// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
// Date        : Sat Oct 18 16:32:29 2025
// Host        : DESKTOP-92OKADH running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ bd_0_hls_inst_0_sim_netlist.v
// Design      : bd_0_hls_inst_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xck26-sfvc784-2LV-c
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* ap_ST_fsm_pp0_stage0 = "88'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000001" *) (* ap_ST_fsm_pp0_stage1 = "88'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000010" *) (* ap_ST_fsm_pp0_stage10 = "88'b0000000000000000000000000000000000000000000000000000000000000000000000000000010000000000" *) 
(* ap_ST_fsm_pp0_stage11 = "88'b0000000000000000000000000000000000000000000000000000000000000000000000000000100000000000" *) (* ap_ST_fsm_pp0_stage12 = "88'b0000000000000000000000000000000000000000000000000000000000000000000000000001000000000000" *) (* ap_ST_fsm_pp0_stage13 = "88'b0000000000000000000000000000000000000000000000000000000000000000000000000010000000000000" *) 
(* ap_ST_fsm_pp0_stage14 = "88'b0000000000000000000000000000000000000000000000000000000000000000000000000100000000000000" *) (* ap_ST_fsm_pp0_stage15 = "88'b0000000000000000000000000000000000000000000000000000000000000000000000001000000000000000" *) (* ap_ST_fsm_pp0_stage16 = "88'b0000000000000000000000000000000000000000000000000000000000000000000000010000000000000000" *) 
(* ap_ST_fsm_pp0_stage17 = "88'b0000000000000000000000000000000000000000000000000000000000000000000000100000000000000000" *) (* ap_ST_fsm_pp0_stage18 = "88'b0000000000000000000000000000000000000000000000000000000000000000000001000000000000000000" *) (* ap_ST_fsm_pp0_stage19 = "88'b0000000000000000000000000000000000000000000000000000000000000000000010000000000000000000" *) 
(* ap_ST_fsm_pp0_stage2 = "88'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000100" *) (* ap_ST_fsm_pp0_stage20 = "88'b0000000000000000000000000000000000000000000000000000000000000000000100000000000000000000" *) (* ap_ST_fsm_pp0_stage21 = "88'b0000000000000000000000000000000000000000000000000000000000000000001000000000000000000000" *) 
(* ap_ST_fsm_pp0_stage22 = "88'b0000000000000000000000000000000000000000000000000000000000000000010000000000000000000000" *) (* ap_ST_fsm_pp0_stage23 = "88'b0000000000000000000000000000000000000000000000000000000000000000100000000000000000000000" *) (* ap_ST_fsm_pp0_stage24 = "88'b0000000000000000000000000000000000000000000000000000000000000001000000000000000000000000" *) 
(* ap_ST_fsm_pp0_stage25 = "88'b0000000000000000000000000000000000000000000000000000000000000010000000000000000000000000" *) (* ap_ST_fsm_pp0_stage26 = "88'b0000000000000000000000000000000000000000000000000000000000000100000000000000000000000000" *) (* ap_ST_fsm_pp0_stage27 = "88'b0000000000000000000000000000000000000000000000000000000000001000000000000000000000000000" *) 
(* ap_ST_fsm_pp0_stage28 = "88'b0000000000000000000000000000000000000000000000000000000000010000000000000000000000000000" *) (* ap_ST_fsm_pp0_stage29 = "88'b0000000000000000000000000000000000000000000000000000000000100000000000000000000000000000" *) (* ap_ST_fsm_pp0_stage3 = "88'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000001000" *) 
(* ap_ST_fsm_pp0_stage30 = "88'b0000000000000000000000000000000000000000000000000000000001000000000000000000000000000000" *) (* ap_ST_fsm_pp0_stage31 = "88'b0000000000000000000000000000000000000000000000000000000010000000000000000000000000000000" *) (* ap_ST_fsm_pp0_stage32 = "88'b0000000000000000000000000000000000000000000000000000000100000000000000000000000000000000" *) 
(* ap_ST_fsm_pp0_stage33 = "88'b0000000000000000000000000000000000000000000000000000001000000000000000000000000000000000" *) (* ap_ST_fsm_pp0_stage34 = "88'b0000000000000000000000000000000000000000000000000000010000000000000000000000000000000000" *) (* ap_ST_fsm_pp0_stage35 = "88'b0000000000000000000000000000000000000000000000000000100000000000000000000000000000000000" *) 
(* ap_ST_fsm_pp0_stage36 = "88'b0000000000000000000000000000000000000000000000000001000000000000000000000000000000000000" *) (* ap_ST_fsm_pp0_stage37 = "88'b0000000000000000000000000000000000000000000000000010000000000000000000000000000000000000" *) (* ap_ST_fsm_pp0_stage38 = "88'b0000000000000000000000000000000000000000000000000100000000000000000000000000000000000000" *) 
(* ap_ST_fsm_pp0_stage39 = "88'b0000000000000000000000000000000000000000000000001000000000000000000000000000000000000000" *) (* ap_ST_fsm_pp0_stage4 = "88'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000010000" *) (* ap_ST_fsm_pp0_stage40 = "88'b0000000000000000000000000000000000000000000000010000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_pp0_stage41 = "88'b0000000000000000000000000000000000000000000000100000000000000000000000000000000000000000" *) (* ap_ST_fsm_pp0_stage42 = "88'b0000000000000000000000000000000000000000000001000000000000000000000000000000000000000000" *) (* ap_ST_fsm_pp0_stage43 = "88'b0000000000000000000000000000000000000000000010000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_pp0_stage44 = "88'b0000000000000000000000000000000000000000000100000000000000000000000000000000000000000000" *) (* ap_ST_fsm_pp0_stage45 = "88'b0000000000000000000000000000000000000000001000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_pp0_stage46 = "88'b0000000000000000000000000000000000000000010000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_pp0_stage47 = "88'b0000000000000000000000000000000000000000100000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_pp0_stage48 = "88'b0000000000000000000000000000000000000001000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_pp0_stage49 = "88'b0000000000000000000000000000000000000010000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_pp0_stage5 = "88'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000100000" *) (* ap_ST_fsm_pp0_stage50 = "88'b0000000000000000000000000000000000000100000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_pp0_stage51 = "88'b0000000000000000000000000000000000001000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_pp0_stage52 = "88'b0000000000000000000000000000000000010000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_pp0_stage53 = "88'b0000000000000000000000000000000000100000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_pp0_stage54 = "88'b0000000000000000000000000000000001000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_pp0_stage55 = "88'b0000000000000000000000000000000010000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_pp0_stage56 = "88'b0000000000000000000000000000000100000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_pp0_stage57 = "88'b0000000000000000000000000000001000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_pp0_stage58 = "88'b0000000000000000000000000000010000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_pp0_stage59 = "88'b0000000000000000000000000000100000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_pp0_stage6 = "88'b0000000000000000000000000000000000000000000000000000000000000000000000000000000001000000" *) 
(* ap_ST_fsm_pp0_stage60 = "88'b0000000000000000000000000001000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_pp0_stage61 = "88'b0000000000000000000000000010000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_pp0_stage62 = "88'b0000000000000000000000000100000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_pp0_stage63 = "88'b0000000000000000000000001000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_pp0_stage64 = "88'b0000000000000000000000010000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_pp0_stage65 = "88'b0000000000000000000000100000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_pp0_stage66 = "88'b0000000000000000000001000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_pp0_stage67 = "88'b0000000000000000000010000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_pp0_stage68 = "88'b0000000000000000000100000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_pp0_stage69 = "88'b0000000000000000001000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_pp0_stage7 = "88'b0000000000000000000000000000000000000000000000000000000000000000000000000000000010000000" *) (* ap_ST_fsm_pp0_stage70 = "88'b0000000000000000010000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_pp0_stage71 = "88'b0000000000000000100000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_pp0_stage72 = "88'b0000000000000001000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_pp0_stage73 = "88'b0000000000000010000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_pp0_stage74 = "88'b0000000000000100000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_pp0_stage75 = "88'b0000000000001000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_pp0_stage76 = "88'b0000000000010000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_pp0_stage77 = "88'b0000000000100000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_pp0_stage78 = "88'b0000000001000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_pp0_stage79 = "88'b0000000010000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_pp0_stage8 = "88'b0000000000000000000000000000000000000000000000000000000000000000000000000000000100000000" *) (* ap_ST_fsm_pp0_stage80 = "88'b0000000100000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_pp0_stage81 = "88'b0000001000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_pp0_stage82 = "88'b0000010000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_pp0_stage83 = "88'b0000100000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_pp0_stage84 = "88'b0001000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_pp0_stage85 = "88'b0010000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_pp0_stage86 = "88'b0100000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_pp0_stage87 = "88'b1000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_pp0_stage9 = "88'b0000000000000000000000000000000000000000000000000000000000000000000000000000001000000000" *) (* hls_module = "yes" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS
   (ap_clk,
    ap_rst_n,
    input_r_TDATA,
    input_r_TVALID,
    input_r_TREADY,
    output_r_TDATA,
    output_r_TVALID,
    output_r_TREADY);
  input ap_clk;
  input ap_rst_n;
  input [15:0]input_r_TDATA;
  input input_r_TVALID;
  output input_r_TREADY;
  output [15:0]output_r_TDATA;
  output output_r_TVALID;
  input output_r_TREADY;

  wire \<const0> ;
  wire \FSM_onehot_mod_value[3]_i_2_n_0 ;
  wire \FSM_onehot_mod_value_reg_n_0_[0] ;
  wire \FSM_onehot_mod_value_reg_n_0_[1] ;
  wire \FSM_onehot_mod_value_reg_n_0_[2] ;
  wire \FSM_onehot_mod_value_reg_n_0_[3] ;
  wire [26:0]add_ln66_55_reg_1401;
  wire [29:15]add_ln66_58_fu_737_p2;
  wire [28:0]add_ln66_61_reg_1491;
  wire [27:0]add_ln66_63_reg_1391;
  wire [29:15]add_ln66_66_fu_710_p2;
  wire [28:0]add_ln66_69_reg_1486;
  wire [23:0]add_ln66_71_reg_1381;
  wire [28:0]add_ln66_77_reg_1481;
  wire am_addmul_16s_16s_13ns_29_4_1_U120_n_0;
  wire am_addmul_16s_16s_13ns_29_4_1_U120_n_1;
  wire am_addmul_16s_16s_13ns_29_4_1_U120_n_10;
  wire am_addmul_16s_16s_13ns_29_4_1_U120_n_11;
  wire am_addmul_16s_16s_13ns_29_4_1_U120_n_12;
  wire am_addmul_16s_16s_13ns_29_4_1_U120_n_13;
  wire am_addmul_16s_16s_13ns_29_4_1_U120_n_14;
  wire am_addmul_16s_16s_13ns_29_4_1_U120_n_15;
  wire am_addmul_16s_16s_13ns_29_4_1_U120_n_16;
  wire am_addmul_16s_16s_13ns_29_4_1_U120_n_17;
  wire am_addmul_16s_16s_13ns_29_4_1_U120_n_18;
  wire am_addmul_16s_16s_13ns_29_4_1_U120_n_19;
  wire am_addmul_16s_16s_13ns_29_4_1_U120_n_2;
  wire am_addmul_16s_16s_13ns_29_4_1_U120_n_20;
  wire am_addmul_16s_16s_13ns_29_4_1_U120_n_21;
  wire am_addmul_16s_16s_13ns_29_4_1_U120_n_22;
  wire am_addmul_16s_16s_13ns_29_4_1_U120_n_23;
  wire am_addmul_16s_16s_13ns_29_4_1_U120_n_24;
  wire am_addmul_16s_16s_13ns_29_4_1_U120_n_25;
  wire am_addmul_16s_16s_13ns_29_4_1_U120_n_26;
  wire am_addmul_16s_16s_13ns_29_4_1_U120_n_27;
  wire am_addmul_16s_16s_13ns_29_4_1_U120_n_28;
  wire am_addmul_16s_16s_13ns_29_4_1_U120_n_29;
  wire am_addmul_16s_16s_13ns_29_4_1_U120_n_3;
  wire am_addmul_16s_16s_13ns_29_4_1_U120_n_30;
  wire am_addmul_16s_16s_13ns_29_4_1_U120_n_31;
  wire am_addmul_16s_16s_13ns_29_4_1_U120_n_32;
  wire am_addmul_16s_16s_13ns_29_4_1_U120_n_33;
  wire am_addmul_16s_16s_13ns_29_4_1_U120_n_34;
  wire am_addmul_16s_16s_13ns_29_4_1_U120_n_35;
  wire am_addmul_16s_16s_13ns_29_4_1_U120_n_36;
  wire am_addmul_16s_16s_13ns_29_4_1_U120_n_37;
  wire am_addmul_16s_16s_13ns_29_4_1_U120_n_38;
  wire am_addmul_16s_16s_13ns_29_4_1_U120_n_39;
  wire am_addmul_16s_16s_13ns_29_4_1_U120_n_4;
  wire am_addmul_16s_16s_13ns_29_4_1_U120_n_40;
  wire am_addmul_16s_16s_13ns_29_4_1_U120_n_41;
  wire am_addmul_16s_16s_13ns_29_4_1_U120_n_42;
  wire am_addmul_16s_16s_13ns_29_4_1_U120_n_43;
  wire am_addmul_16s_16s_13ns_29_4_1_U120_n_44;
  wire am_addmul_16s_16s_13ns_29_4_1_U120_n_45;
  wire am_addmul_16s_16s_13ns_29_4_1_U120_n_46;
  wire am_addmul_16s_16s_13ns_29_4_1_U120_n_47;
  wire am_addmul_16s_16s_13ns_29_4_1_U120_n_48;
  wire am_addmul_16s_16s_13ns_29_4_1_U120_n_49;
  wire am_addmul_16s_16s_13ns_29_4_1_U120_n_5;
  wire am_addmul_16s_16s_13ns_29_4_1_U120_n_50;
  wire am_addmul_16s_16s_13ns_29_4_1_U120_n_51;
  wire am_addmul_16s_16s_13ns_29_4_1_U120_n_52;
  wire am_addmul_16s_16s_13ns_29_4_1_U120_n_53;
  wire am_addmul_16s_16s_13ns_29_4_1_U120_n_54;
  wire am_addmul_16s_16s_13ns_29_4_1_U120_n_55;
  wire am_addmul_16s_16s_13ns_29_4_1_U120_n_56;
  wire am_addmul_16s_16s_13ns_29_4_1_U120_n_57;
  wire am_addmul_16s_16s_13ns_29_4_1_U120_n_58;
  wire am_addmul_16s_16s_13ns_29_4_1_U120_n_6;
  wire am_addmul_16s_16s_13ns_29_4_1_U120_n_7;
  wire am_addmul_16s_16s_13ns_29_4_1_U120_n_8;
  wire am_addmul_16s_16s_13ns_29_4_1_U120_n_9;
  wire am_addmul_16s_16s_13ns_30_4_1_U102_n_0;
  wire am_addmul_16s_16s_13ns_30_4_1_U102_n_1;
  wire am_addmul_16s_16s_13ns_30_4_1_U102_n_10;
  wire am_addmul_16s_16s_13ns_30_4_1_U102_n_11;
  wire am_addmul_16s_16s_13ns_30_4_1_U102_n_12;
  wire am_addmul_16s_16s_13ns_30_4_1_U102_n_13;
  wire am_addmul_16s_16s_13ns_30_4_1_U102_n_14;
  wire am_addmul_16s_16s_13ns_30_4_1_U102_n_15;
  wire am_addmul_16s_16s_13ns_30_4_1_U102_n_16;
  wire am_addmul_16s_16s_13ns_30_4_1_U102_n_17;
  wire am_addmul_16s_16s_13ns_30_4_1_U102_n_18;
  wire am_addmul_16s_16s_13ns_30_4_1_U102_n_19;
  wire am_addmul_16s_16s_13ns_30_4_1_U102_n_2;
  wire am_addmul_16s_16s_13ns_30_4_1_U102_n_20;
  wire am_addmul_16s_16s_13ns_30_4_1_U102_n_21;
  wire am_addmul_16s_16s_13ns_30_4_1_U102_n_22;
  wire am_addmul_16s_16s_13ns_30_4_1_U102_n_23;
  wire am_addmul_16s_16s_13ns_30_4_1_U102_n_24;
  wire am_addmul_16s_16s_13ns_30_4_1_U102_n_25;
  wire am_addmul_16s_16s_13ns_30_4_1_U102_n_26;
  wire am_addmul_16s_16s_13ns_30_4_1_U102_n_27;
  wire am_addmul_16s_16s_13ns_30_4_1_U102_n_28;
  wire am_addmul_16s_16s_13ns_30_4_1_U102_n_29;
  wire am_addmul_16s_16s_13ns_30_4_1_U102_n_3;
  wire am_addmul_16s_16s_13ns_30_4_1_U102_n_30;
  wire am_addmul_16s_16s_13ns_30_4_1_U102_n_31;
  wire am_addmul_16s_16s_13ns_30_4_1_U102_n_32;
  wire am_addmul_16s_16s_13ns_30_4_1_U102_n_33;
  wire am_addmul_16s_16s_13ns_30_4_1_U102_n_34;
  wire am_addmul_16s_16s_13ns_30_4_1_U102_n_35;
  wire am_addmul_16s_16s_13ns_30_4_1_U102_n_36;
  wire am_addmul_16s_16s_13ns_30_4_1_U102_n_37;
  wire am_addmul_16s_16s_13ns_30_4_1_U102_n_38;
  wire am_addmul_16s_16s_13ns_30_4_1_U102_n_39;
  wire am_addmul_16s_16s_13ns_30_4_1_U102_n_4;
  wire am_addmul_16s_16s_13ns_30_4_1_U102_n_40;
  wire am_addmul_16s_16s_13ns_30_4_1_U102_n_41;
  wire am_addmul_16s_16s_13ns_30_4_1_U102_n_42;
  wire am_addmul_16s_16s_13ns_30_4_1_U102_n_43;
  wire am_addmul_16s_16s_13ns_30_4_1_U102_n_44;
  wire am_addmul_16s_16s_13ns_30_4_1_U102_n_45;
  wire am_addmul_16s_16s_13ns_30_4_1_U102_n_46;
  wire am_addmul_16s_16s_13ns_30_4_1_U102_n_47;
  wire am_addmul_16s_16s_13ns_30_4_1_U102_n_5;
  wire am_addmul_16s_16s_13ns_30_4_1_U102_n_6;
  wire am_addmul_16s_16s_13ns_30_4_1_U102_n_7;
  wire am_addmul_16s_16s_13ns_30_4_1_U102_n_8;
  wire am_addmul_16s_16s_13ns_30_4_1_U102_n_9;
  wire ama_addmuladd_16s_16s_12s_29s_29_4_1_U122_n_0;
  wire ama_addmuladd_16s_16s_12s_29s_29_4_1_U122_n_1;
  wire ama_addmuladd_16s_16s_12s_29s_29_4_1_U122_n_10;
  wire ama_addmuladd_16s_16s_12s_29s_29_4_1_U122_n_11;
  wire ama_addmuladd_16s_16s_12s_29s_29_4_1_U122_n_12;
  wire ama_addmuladd_16s_16s_12s_29s_29_4_1_U122_n_13;
  wire ama_addmuladd_16s_16s_12s_29s_29_4_1_U122_n_2;
  wire ama_addmuladd_16s_16s_12s_29s_29_4_1_U122_n_3;
  wire ama_addmuladd_16s_16s_12s_29s_29_4_1_U122_n_4;
  wire ama_addmuladd_16s_16s_12s_29s_29_4_1_U122_n_5;
  wire ama_addmuladd_16s_16s_12s_29s_29_4_1_U122_n_6;
  wire ama_addmuladd_16s_16s_12s_29s_29_4_1_U122_n_7;
  wire ama_addmuladd_16s_16s_12s_29s_29_4_1_U122_n_8;
  wire ama_addmuladd_16s_16s_12s_29s_29_4_1_U122_n_9;
  wire ama_addmuladd_16s_16s_8ns_29s_29_4_1_U121_n_0;
  wire ama_addmuladd_16s_16s_8ns_29s_29_4_1_U121_n_1;
  wire ama_addmuladd_16s_16s_8ns_29s_29_4_1_U121_n_10;
  wire ama_addmuladd_16s_16s_8ns_29s_29_4_1_U121_n_11;
  wire ama_addmuladd_16s_16s_8ns_29s_29_4_1_U121_n_12;
  wire ama_addmuladd_16s_16s_8ns_29s_29_4_1_U121_n_13;
  wire ama_addmuladd_16s_16s_8ns_29s_29_4_1_U121_n_14;
  wire ama_addmuladd_16s_16s_8ns_29s_29_4_1_U121_n_15;
  wire ama_addmuladd_16s_16s_8ns_29s_29_4_1_U121_n_16;
  wire ama_addmuladd_16s_16s_8ns_29s_29_4_1_U121_n_17;
  wire ama_addmuladd_16s_16s_8ns_29s_29_4_1_U121_n_18;
  wire ama_addmuladd_16s_16s_8ns_29s_29_4_1_U121_n_19;
  wire ama_addmuladd_16s_16s_8ns_29s_29_4_1_U121_n_2;
  wire ama_addmuladd_16s_16s_8ns_29s_29_4_1_U121_n_20;
  wire ama_addmuladd_16s_16s_8ns_29s_29_4_1_U121_n_21;
  wire ama_addmuladd_16s_16s_8ns_29s_29_4_1_U121_n_22;
  wire ama_addmuladd_16s_16s_8ns_29s_29_4_1_U121_n_23;
  wire ama_addmuladd_16s_16s_8ns_29s_29_4_1_U121_n_24;
  wire ama_addmuladd_16s_16s_8ns_29s_29_4_1_U121_n_25;
  wire ama_addmuladd_16s_16s_8ns_29s_29_4_1_U121_n_26;
  wire ama_addmuladd_16s_16s_8ns_29s_29_4_1_U121_n_27;
  wire ama_addmuladd_16s_16s_8ns_29s_29_4_1_U121_n_28;
  wire ama_addmuladd_16s_16s_8ns_29s_29_4_1_U121_n_3;
  wire ama_addmuladd_16s_16s_8ns_29s_29_4_1_U121_n_4;
  wire ama_addmuladd_16s_16s_8ns_29s_29_4_1_U121_n_5;
  wire ama_addmuladd_16s_16s_8ns_29s_29_4_1_U121_n_6;
  wire ama_addmuladd_16s_16s_8ns_29s_29_4_1_U121_n_7;
  wire ama_addmuladd_16s_16s_8ns_29s_29_4_1_U121_n_8;
  wire ama_addmuladd_16s_16s_8ns_29s_29_4_1_U121_n_9;
  wire ama_addmuladd_16s_16s_8ns_30s_30_4_1_U106_n_0;
  wire ama_addmuladd_16s_16s_8ns_30s_30_4_1_U106_n_1;
  wire ama_addmuladd_16s_16s_8ns_30s_30_4_1_U106_n_10;
  wire ama_addmuladd_16s_16s_8ns_30s_30_4_1_U106_n_11;
  wire ama_addmuladd_16s_16s_8ns_30s_30_4_1_U106_n_12;
  wire ama_addmuladd_16s_16s_8ns_30s_30_4_1_U106_n_13;
  wire ama_addmuladd_16s_16s_8ns_30s_30_4_1_U106_n_14;
  wire ama_addmuladd_16s_16s_8ns_30s_30_4_1_U106_n_15;
  wire ama_addmuladd_16s_16s_8ns_30s_30_4_1_U106_n_16;
  wire ama_addmuladd_16s_16s_8ns_30s_30_4_1_U106_n_17;
  wire ama_addmuladd_16s_16s_8ns_30s_30_4_1_U106_n_18;
  wire ama_addmuladd_16s_16s_8ns_30s_30_4_1_U106_n_19;
  wire ama_addmuladd_16s_16s_8ns_30s_30_4_1_U106_n_2;
  wire ama_addmuladd_16s_16s_8ns_30s_30_4_1_U106_n_20;
  wire ama_addmuladd_16s_16s_8ns_30s_30_4_1_U106_n_21;
  wire ama_addmuladd_16s_16s_8ns_30s_30_4_1_U106_n_22;
  wire ama_addmuladd_16s_16s_8ns_30s_30_4_1_U106_n_23;
  wire ama_addmuladd_16s_16s_8ns_30s_30_4_1_U106_n_24;
  wire ama_addmuladd_16s_16s_8ns_30s_30_4_1_U106_n_25;
  wire ama_addmuladd_16s_16s_8ns_30s_30_4_1_U106_n_26;
  wire ama_addmuladd_16s_16s_8ns_30s_30_4_1_U106_n_27;
  wire ama_addmuladd_16s_16s_8ns_30s_30_4_1_U106_n_28;
  wire ama_addmuladd_16s_16s_8ns_30s_30_4_1_U106_n_29;
  wire ama_addmuladd_16s_16s_8ns_30s_30_4_1_U106_n_3;
  wire ama_addmuladd_16s_16s_8ns_30s_30_4_1_U106_n_30;
  wire ama_addmuladd_16s_16s_8ns_30s_30_4_1_U106_n_31;
  wire ama_addmuladd_16s_16s_8ns_30s_30_4_1_U106_n_32;
  wire ama_addmuladd_16s_16s_8ns_30s_30_4_1_U106_n_33;
  wire ama_addmuladd_16s_16s_8ns_30s_30_4_1_U106_n_34;
  wire ama_addmuladd_16s_16s_8ns_30s_30_4_1_U106_n_35;
  wire ama_addmuladd_16s_16s_8ns_30s_30_4_1_U106_n_36;
  wire ama_addmuladd_16s_16s_8ns_30s_30_4_1_U106_n_37;
  wire ama_addmuladd_16s_16s_8ns_30s_30_4_1_U106_n_38;
  wire ama_addmuladd_16s_16s_8ns_30s_30_4_1_U106_n_39;
  wire ama_addmuladd_16s_16s_8ns_30s_30_4_1_U106_n_4;
  wire ama_addmuladd_16s_16s_8ns_30s_30_4_1_U106_n_40;
  wire ama_addmuladd_16s_16s_8ns_30s_30_4_1_U106_n_41;
  wire ama_addmuladd_16s_16s_8ns_30s_30_4_1_U106_n_42;
  wire ama_addmuladd_16s_16s_8ns_30s_30_4_1_U106_n_43;
  wire ama_addmuladd_16s_16s_8ns_30s_30_4_1_U106_n_44;
  wire ama_addmuladd_16s_16s_8ns_30s_30_4_1_U106_n_45;
  wire ama_addmuladd_16s_16s_8ns_30s_30_4_1_U106_n_46;
  wire ama_addmuladd_16s_16s_8ns_30s_30_4_1_U106_n_47;
  wire ama_addmuladd_16s_16s_8ns_30s_30_4_1_U106_n_5;
  wire ama_addmuladd_16s_16s_8ns_30s_30_4_1_U106_n_6;
  wire ama_addmuladd_16s_16s_8ns_30s_30_4_1_U106_n_7;
  wire ama_addmuladd_16s_16s_8ns_30s_30_4_1_U106_n_8;
  wire ama_addmuladd_16s_16s_8ns_30s_30_4_1_U106_n_9;
  wire \ap_CS_fsm[2]_i_2_n_0 ;
  wire \ap_CS_fsm[2]_i_3_n_0 ;
  wire \ap_CS_fsm[2]_i_4_n_0 ;
  wire \ap_CS_fsm[2]_i_5_n_0 ;
  wire \ap_CS_fsm[2]_i_6_n_0 ;
  wire \ap_CS_fsm[2]_i_7_n_0 ;
  wire \ap_CS_fsm[2]_i_8_n_0 ;
  wire ap_CS_fsm_pp0_stage1;
  wire ap_CS_fsm_pp0_stage10;
  wire ap_CS_fsm_pp0_stage11;
  wire ap_CS_fsm_pp0_stage12;
  wire ap_CS_fsm_pp0_stage13;
  wire ap_CS_fsm_pp0_stage14;
  wire ap_CS_fsm_pp0_stage15;
  wire ap_CS_fsm_pp0_stage16;
  wire ap_CS_fsm_pp0_stage17;
  wire ap_CS_fsm_pp0_stage18;
  wire ap_CS_fsm_pp0_stage19;
  wire ap_CS_fsm_pp0_stage2;
  wire ap_CS_fsm_pp0_stage20;
  wire ap_CS_fsm_pp0_stage21;
  wire ap_CS_fsm_pp0_stage22;
  wire ap_CS_fsm_pp0_stage23;
  wire ap_CS_fsm_pp0_stage24;
  wire ap_CS_fsm_pp0_stage25;
  wire ap_CS_fsm_pp0_stage26;
  wire ap_CS_fsm_pp0_stage27;
  wire ap_CS_fsm_pp0_stage28;
  wire ap_CS_fsm_pp0_stage29;
  wire ap_CS_fsm_pp0_stage3;
  wire ap_CS_fsm_pp0_stage30;
  wire ap_CS_fsm_pp0_stage31;
  wire ap_CS_fsm_pp0_stage32;
  wire ap_CS_fsm_pp0_stage33;
  wire ap_CS_fsm_pp0_stage34;
  wire ap_CS_fsm_pp0_stage35;
  wire ap_CS_fsm_pp0_stage36;
  wire ap_CS_fsm_pp0_stage37;
  wire ap_CS_fsm_pp0_stage38;
  wire ap_CS_fsm_pp0_stage39;
  wire ap_CS_fsm_pp0_stage4;
  wire ap_CS_fsm_pp0_stage40;
  wire ap_CS_fsm_pp0_stage41;
  wire ap_CS_fsm_pp0_stage42;
  wire ap_CS_fsm_pp0_stage43;
  wire ap_CS_fsm_pp0_stage44;
  wire ap_CS_fsm_pp0_stage45;
  wire ap_CS_fsm_pp0_stage46;
  wire ap_CS_fsm_pp0_stage47;
  wire ap_CS_fsm_pp0_stage48;
  wire ap_CS_fsm_pp0_stage49;
  wire ap_CS_fsm_pp0_stage5;
  wire ap_CS_fsm_pp0_stage50;
  wire ap_CS_fsm_pp0_stage51;
  wire ap_CS_fsm_pp0_stage52;
  wire ap_CS_fsm_pp0_stage53;
  wire ap_CS_fsm_pp0_stage54;
  wire ap_CS_fsm_pp0_stage55;
  wire ap_CS_fsm_pp0_stage56;
  wire ap_CS_fsm_pp0_stage57;
  wire ap_CS_fsm_pp0_stage58;
  wire ap_CS_fsm_pp0_stage59;
  wire ap_CS_fsm_pp0_stage6;
  wire ap_CS_fsm_pp0_stage60;
  wire ap_CS_fsm_pp0_stage62;
  wire ap_CS_fsm_pp0_stage63;
  wire ap_CS_fsm_pp0_stage64;
  wire ap_CS_fsm_pp0_stage65;
  wire ap_CS_fsm_pp0_stage66;
  wire ap_CS_fsm_pp0_stage67;
  wire ap_CS_fsm_pp0_stage68;
  wire ap_CS_fsm_pp0_stage69;
  wire ap_CS_fsm_pp0_stage7;
  wire ap_CS_fsm_pp0_stage70;
  wire ap_CS_fsm_pp0_stage71;
  wire ap_CS_fsm_pp0_stage72;
  wire ap_CS_fsm_pp0_stage73;
  wire ap_CS_fsm_pp0_stage74;
  wire ap_CS_fsm_pp0_stage75;
  wire ap_CS_fsm_pp0_stage76;
  wire ap_CS_fsm_pp0_stage77;
  wire ap_CS_fsm_pp0_stage78;
  wire ap_CS_fsm_pp0_stage79;
  wire ap_CS_fsm_pp0_stage8;
  wire ap_CS_fsm_pp0_stage80;
  wire ap_CS_fsm_pp0_stage81;
  wire ap_CS_fsm_pp0_stage82;
  wire ap_CS_fsm_pp0_stage83;
  wire ap_CS_fsm_pp0_stage84;
  wire ap_CS_fsm_pp0_stage85;
  wire ap_CS_fsm_pp0_stage86;
  wire ap_CS_fsm_pp0_stage87;
  wire \ap_CS_fsm_reg_n_0_[0] ;
  wire \ap_CS_fsm_reg_n_0_[61] ;
  wire ap_CS_fsm_state62;
  wire [12:0]ap_NS_fsm;
  wire ap_block_pp0_stage0_subdone_grp0_done_reg_reg_n_0;
  wire ap_block_pp0_stage10_subdone_grp0_done_reg;
  wire ap_block_pp0_stage11_subdone_grp0_done_reg;
  wire ap_block_pp0_stage11_subdone_grp3_done_reg;
  wire ap_clk;
  wire ap_condition_1329;
  wire ap_condition_2567;
  wire ap_enable_reg_pp0_iter1;
  wire [28:15]ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175;
  wire [28:15]ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_1750_in;
  wire \ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[28]_i_1_n_0 ;
  wire [28:15]ap_phi_reg_pp0_iter1_data_out_load_in_in_reg_175;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [15:2]data_in;
  wire [15:0]data_p1;
  wire [15:0]grp_FIR_filter_fu_188_ap_return;
  wire grp_FIR_filter_fu_188_ap_start_reg;
  wire grp_FIR_filter_fu_188_n_1;
  wire grp_FIR_filter_fu_188_n_10;
  wire grp_FIR_filter_fu_188_n_2;
  wire grp_FIR_filter_fu_188_n_3;
  wire grp_FIR_filter_fu_188_n_5;
  wire grp_FIR_filter_fu_188_n_6;
  wire grp_FIR_filter_fu_188_n_7;
  wire grp_FIR_filter_fu_188_n_8;
  wire grp_FIR_filter_fu_188_n_9;
  wire [15:0]grp_FIR_filter_fu_188_x_n;
  wire grp_fu_1001_ce;
  wire grp_fu_1009_ce;
  wire grp_fu_1040_ce;
  wire grp_fu_1078_ce;
  wire grp_fu_1099_ce;
  wire grp_fu_1123_ce;
  wire grp_fu_1164_ce;
  wire [15:0]input_r_TDATA;
  wire input_r_TREADY;
  wire input_r_TVALID;
  wire mac_muladd_16s_10s_28s_28_4_1_U101_n_1;
  wire mac_muladd_16s_10s_28s_28_4_1_U101_n_10;
  wire mac_muladd_16s_10s_28s_28_4_1_U101_n_11;
  wire mac_muladd_16s_10s_28s_28_4_1_U101_n_12;
  wire mac_muladd_16s_10s_28s_28_4_1_U101_n_13;
  wire mac_muladd_16s_10s_28s_28_4_1_U101_n_14;
  wire mac_muladd_16s_10s_28s_28_4_1_U101_n_15;
  wire mac_muladd_16s_10s_28s_28_4_1_U101_n_16;
  wire mac_muladd_16s_10s_28s_28_4_1_U101_n_17;
  wire mac_muladd_16s_10s_28s_28_4_1_U101_n_18;
  wire mac_muladd_16s_10s_28s_28_4_1_U101_n_19;
  wire mac_muladd_16s_10s_28s_28_4_1_U101_n_2;
  wire mac_muladd_16s_10s_28s_28_4_1_U101_n_20;
  wire mac_muladd_16s_10s_28s_28_4_1_U101_n_21;
  wire mac_muladd_16s_10s_28s_28_4_1_U101_n_22;
  wire mac_muladd_16s_10s_28s_28_4_1_U101_n_23;
  wire mac_muladd_16s_10s_28s_28_4_1_U101_n_24;
  wire mac_muladd_16s_10s_28s_28_4_1_U101_n_25;
  wire mac_muladd_16s_10s_28s_28_4_1_U101_n_26;
  wire mac_muladd_16s_10s_28s_28_4_1_U101_n_27;
  wire mac_muladd_16s_10s_28s_28_4_1_U101_n_28;
  wire mac_muladd_16s_10s_28s_28_4_1_U101_n_3;
  wire mac_muladd_16s_10s_28s_28_4_1_U101_n_4;
  wire mac_muladd_16s_10s_28s_28_4_1_U101_n_5;
  wire mac_muladd_16s_10s_28s_28_4_1_U101_n_6;
  wire mac_muladd_16s_10s_28s_28_4_1_U101_n_7;
  wire mac_muladd_16s_10s_28s_28_4_1_U101_n_8;
  wire mac_muladd_16s_10s_28s_28_4_1_U101_n_9;
  wire mac_muladd_16s_10s_28s_28_4_1_U104_n_0;
  wire mac_muladd_16s_10s_28s_28_4_1_U104_n_1;
  wire mac_muladd_16s_10s_28s_28_4_1_U104_n_10;
  wire mac_muladd_16s_10s_28s_28_4_1_U104_n_11;
  wire mac_muladd_16s_10s_28s_28_4_1_U104_n_12;
  wire mac_muladd_16s_10s_28s_28_4_1_U104_n_13;
  wire mac_muladd_16s_10s_28s_28_4_1_U104_n_14;
  wire mac_muladd_16s_10s_28s_28_4_1_U104_n_15;
  wire mac_muladd_16s_10s_28s_28_4_1_U104_n_16;
  wire mac_muladd_16s_10s_28s_28_4_1_U104_n_17;
  wire mac_muladd_16s_10s_28s_28_4_1_U104_n_18;
  wire mac_muladd_16s_10s_28s_28_4_1_U104_n_19;
  wire mac_muladd_16s_10s_28s_28_4_1_U104_n_2;
  wire mac_muladd_16s_10s_28s_28_4_1_U104_n_20;
  wire mac_muladd_16s_10s_28s_28_4_1_U104_n_21;
  wire mac_muladd_16s_10s_28s_28_4_1_U104_n_22;
  wire mac_muladd_16s_10s_28s_28_4_1_U104_n_23;
  wire mac_muladd_16s_10s_28s_28_4_1_U104_n_24;
  wire mac_muladd_16s_10s_28s_28_4_1_U104_n_25;
  wire mac_muladd_16s_10s_28s_28_4_1_U104_n_26;
  wire mac_muladd_16s_10s_28s_28_4_1_U104_n_27;
  wire mac_muladd_16s_10s_28s_28_4_1_U104_n_3;
  wire mac_muladd_16s_10s_28s_28_4_1_U104_n_4;
  wire mac_muladd_16s_10s_28s_28_4_1_U104_n_5;
  wire mac_muladd_16s_10s_28s_28_4_1_U104_n_6;
  wire mac_muladd_16s_10s_28s_28_4_1_U104_n_7;
  wire mac_muladd_16s_10s_28s_28_4_1_U104_n_8;
  wire mac_muladd_16s_10s_28s_28_4_1_U104_n_9;
  wire mac_muladd_16s_10s_28s_28_4_1_U112_n_0;
  wire mac_muladd_16s_10s_28s_28_4_1_U112_n_1;
  wire mac_muladd_16s_10s_28s_28_4_1_U112_n_10;
  wire mac_muladd_16s_10s_28s_28_4_1_U112_n_11;
  wire mac_muladd_16s_10s_28s_28_4_1_U112_n_12;
  wire mac_muladd_16s_10s_28s_28_4_1_U112_n_13;
  wire mac_muladd_16s_10s_28s_28_4_1_U112_n_14;
  wire mac_muladd_16s_10s_28s_28_4_1_U112_n_15;
  wire mac_muladd_16s_10s_28s_28_4_1_U112_n_16;
  wire mac_muladd_16s_10s_28s_28_4_1_U112_n_17;
  wire mac_muladd_16s_10s_28s_28_4_1_U112_n_18;
  wire mac_muladd_16s_10s_28s_28_4_1_U112_n_19;
  wire mac_muladd_16s_10s_28s_28_4_1_U112_n_2;
  wire mac_muladd_16s_10s_28s_28_4_1_U112_n_20;
  wire mac_muladd_16s_10s_28s_28_4_1_U112_n_21;
  wire mac_muladd_16s_10s_28s_28_4_1_U112_n_22;
  wire mac_muladd_16s_10s_28s_28_4_1_U112_n_23;
  wire mac_muladd_16s_10s_28s_28_4_1_U112_n_24;
  wire mac_muladd_16s_10s_28s_28_4_1_U112_n_25;
  wire mac_muladd_16s_10s_28s_28_4_1_U112_n_26;
  wire mac_muladd_16s_10s_28s_28_4_1_U112_n_27;
  wire mac_muladd_16s_10s_28s_28_4_1_U112_n_3;
  wire mac_muladd_16s_10s_28s_28_4_1_U112_n_4;
  wire mac_muladd_16s_10s_28s_28_4_1_U112_n_5;
  wire mac_muladd_16s_10s_28s_28_4_1_U112_n_6;
  wire mac_muladd_16s_10s_28s_28_4_1_U112_n_7;
  wire mac_muladd_16s_10s_28s_28_4_1_U112_n_8;
  wire mac_muladd_16s_10s_28s_28_4_1_U112_n_9;
  wire mac_muladd_16s_10s_28s_28_4_1_U119_n_0;
  wire mac_muladd_16s_10s_28s_28_4_1_U119_n_1;
  wire mac_muladd_16s_10s_28s_28_4_1_U119_n_10;
  wire mac_muladd_16s_10s_28s_28_4_1_U119_n_11;
  wire mac_muladd_16s_10s_28s_28_4_1_U119_n_12;
  wire mac_muladd_16s_10s_28s_28_4_1_U119_n_13;
  wire mac_muladd_16s_10s_28s_28_4_1_U119_n_14;
  wire mac_muladd_16s_10s_28s_28_4_1_U119_n_15;
  wire mac_muladd_16s_10s_28s_28_4_1_U119_n_16;
  wire mac_muladd_16s_10s_28s_28_4_1_U119_n_17;
  wire mac_muladd_16s_10s_28s_28_4_1_U119_n_18;
  wire mac_muladd_16s_10s_28s_28_4_1_U119_n_19;
  wire mac_muladd_16s_10s_28s_28_4_1_U119_n_2;
  wire mac_muladd_16s_10s_28s_28_4_1_U119_n_20;
  wire mac_muladd_16s_10s_28s_28_4_1_U119_n_21;
  wire mac_muladd_16s_10s_28s_28_4_1_U119_n_22;
  wire mac_muladd_16s_10s_28s_28_4_1_U119_n_23;
  wire mac_muladd_16s_10s_28s_28_4_1_U119_n_24;
  wire mac_muladd_16s_10s_28s_28_4_1_U119_n_25;
  wire mac_muladd_16s_10s_28s_28_4_1_U119_n_26;
  wire mac_muladd_16s_10s_28s_28_4_1_U119_n_27;
  wire mac_muladd_16s_10s_28s_28_4_1_U119_n_3;
  wire mac_muladd_16s_10s_28s_28_4_1_U119_n_4;
  wire mac_muladd_16s_10s_28s_28_4_1_U119_n_5;
  wire mac_muladd_16s_10s_28s_28_4_1_U119_n_6;
  wire mac_muladd_16s_10s_28s_28_4_1_U119_n_7;
  wire mac_muladd_16s_10s_28s_28_4_1_U119_n_8;
  wire mac_muladd_16s_10s_28s_28_4_1_U119_n_9;
  wire mac_muladd_16s_13ns_27s_29_4_1_U116_n_0;
  wire mac_muladd_16s_13ns_27s_29_4_1_U116_n_1;
  wire mac_muladd_16s_13ns_27s_29_4_1_U116_n_10;
  wire mac_muladd_16s_13ns_27s_29_4_1_U116_n_11;
  wire mac_muladd_16s_13ns_27s_29_4_1_U116_n_12;
  wire mac_muladd_16s_13ns_27s_29_4_1_U116_n_13;
  wire mac_muladd_16s_13ns_27s_29_4_1_U116_n_14;
  wire mac_muladd_16s_13ns_27s_29_4_1_U116_n_15;
  wire mac_muladd_16s_13ns_27s_29_4_1_U116_n_16;
  wire mac_muladd_16s_13ns_27s_29_4_1_U116_n_17;
  wire mac_muladd_16s_13ns_27s_29_4_1_U116_n_18;
  wire mac_muladd_16s_13ns_27s_29_4_1_U116_n_19;
  wire mac_muladd_16s_13ns_27s_29_4_1_U116_n_2;
  wire mac_muladd_16s_13ns_27s_29_4_1_U116_n_20;
  wire mac_muladd_16s_13ns_27s_29_4_1_U116_n_21;
  wire mac_muladd_16s_13ns_27s_29_4_1_U116_n_22;
  wire mac_muladd_16s_13ns_27s_29_4_1_U116_n_23;
  wire mac_muladd_16s_13ns_27s_29_4_1_U116_n_24;
  wire mac_muladd_16s_13ns_27s_29_4_1_U116_n_25;
  wire mac_muladd_16s_13ns_27s_29_4_1_U116_n_26;
  wire mac_muladd_16s_13ns_27s_29_4_1_U116_n_27;
  wire mac_muladd_16s_13ns_27s_29_4_1_U116_n_28;
  wire mac_muladd_16s_13ns_27s_29_4_1_U116_n_3;
  wire mac_muladd_16s_13ns_27s_29_4_1_U116_n_4;
  wire mac_muladd_16s_13ns_27s_29_4_1_U116_n_5;
  wire mac_muladd_16s_13ns_27s_29_4_1_U116_n_6;
  wire mac_muladd_16s_13ns_27s_29_4_1_U116_n_7;
  wire mac_muladd_16s_13ns_27s_29_4_1_U116_n_8;
  wire mac_muladd_16s_13ns_27s_29_4_1_U116_n_9;
  wire mac_muladd_16s_13ns_28s_29_4_1_U115_n_0;
  wire mac_muladd_16s_13ns_28s_29_4_1_U115_n_1;
  wire mac_muladd_16s_13ns_28s_29_4_1_U115_n_10;
  wire mac_muladd_16s_13ns_28s_29_4_1_U115_n_11;
  wire mac_muladd_16s_13ns_28s_29_4_1_U115_n_12;
  wire mac_muladd_16s_13ns_28s_29_4_1_U115_n_13;
  wire mac_muladd_16s_13ns_28s_29_4_1_U115_n_14;
  wire mac_muladd_16s_13ns_28s_29_4_1_U115_n_15;
  wire mac_muladd_16s_13ns_28s_29_4_1_U115_n_16;
  wire mac_muladd_16s_13ns_28s_29_4_1_U115_n_17;
  wire mac_muladd_16s_13ns_28s_29_4_1_U115_n_18;
  wire mac_muladd_16s_13ns_28s_29_4_1_U115_n_19;
  wire mac_muladd_16s_13ns_28s_29_4_1_U115_n_2;
  wire mac_muladd_16s_13ns_28s_29_4_1_U115_n_20;
  wire mac_muladd_16s_13ns_28s_29_4_1_U115_n_21;
  wire mac_muladd_16s_13ns_28s_29_4_1_U115_n_22;
  wire mac_muladd_16s_13ns_28s_29_4_1_U115_n_23;
  wire mac_muladd_16s_13ns_28s_29_4_1_U115_n_24;
  wire mac_muladd_16s_13ns_28s_29_4_1_U115_n_25;
  wire mac_muladd_16s_13ns_28s_29_4_1_U115_n_26;
  wire mac_muladd_16s_13ns_28s_29_4_1_U115_n_27;
  wire mac_muladd_16s_13ns_28s_29_4_1_U115_n_28;
  wire mac_muladd_16s_13ns_28s_29_4_1_U115_n_3;
  wire mac_muladd_16s_13ns_28s_29_4_1_U115_n_4;
  wire mac_muladd_16s_13ns_28s_29_4_1_U115_n_5;
  wire mac_muladd_16s_13ns_28s_29_4_1_U115_n_6;
  wire mac_muladd_16s_13ns_28s_29_4_1_U115_n_7;
  wire mac_muladd_16s_13ns_28s_29_4_1_U115_n_8;
  wire mac_muladd_16s_13ns_28s_29_4_1_U115_n_9;
  wire mac_muladd_16s_14ns_24s_29_4_1_U114_n_0;
  wire mac_muladd_16s_14ns_24s_29_4_1_U114_n_1;
  wire mac_muladd_16s_14ns_24s_29_4_1_U114_n_10;
  wire mac_muladd_16s_14ns_24s_29_4_1_U114_n_11;
  wire mac_muladd_16s_14ns_24s_29_4_1_U114_n_12;
  wire mac_muladd_16s_14ns_24s_29_4_1_U114_n_13;
  wire mac_muladd_16s_14ns_24s_29_4_1_U114_n_14;
  wire mac_muladd_16s_14ns_24s_29_4_1_U114_n_15;
  wire mac_muladd_16s_14ns_24s_29_4_1_U114_n_16;
  wire mac_muladd_16s_14ns_24s_29_4_1_U114_n_17;
  wire mac_muladd_16s_14ns_24s_29_4_1_U114_n_18;
  wire mac_muladd_16s_14ns_24s_29_4_1_U114_n_19;
  wire mac_muladd_16s_14ns_24s_29_4_1_U114_n_2;
  wire mac_muladd_16s_14ns_24s_29_4_1_U114_n_20;
  wire mac_muladd_16s_14ns_24s_29_4_1_U114_n_21;
  wire mac_muladd_16s_14ns_24s_29_4_1_U114_n_22;
  wire mac_muladd_16s_14ns_24s_29_4_1_U114_n_23;
  wire mac_muladd_16s_14ns_24s_29_4_1_U114_n_24;
  wire mac_muladd_16s_14ns_24s_29_4_1_U114_n_25;
  wire mac_muladd_16s_14ns_24s_29_4_1_U114_n_26;
  wire mac_muladd_16s_14ns_24s_29_4_1_U114_n_27;
  wire mac_muladd_16s_14ns_24s_29_4_1_U114_n_28;
  wire mac_muladd_16s_14ns_24s_29_4_1_U114_n_3;
  wire mac_muladd_16s_14ns_24s_29_4_1_U114_n_4;
  wire mac_muladd_16s_14ns_24s_29_4_1_U114_n_5;
  wire mac_muladd_16s_14ns_24s_29_4_1_U114_n_6;
  wire mac_muladd_16s_14ns_24s_29_4_1_U114_n_7;
  wire mac_muladd_16s_14ns_24s_29_4_1_U114_n_8;
  wire mac_muladd_16s_14ns_24s_29_4_1_U114_n_9;
  wire mac_muladd_16s_6ns_24s_24_4_1_U103_n_0;
  wire mac_muladd_16s_6ns_24s_24_4_1_U103_n_1;
  wire mac_muladd_16s_6ns_24s_24_4_1_U103_n_10;
  wire mac_muladd_16s_6ns_24s_24_4_1_U103_n_11;
  wire mac_muladd_16s_6ns_24s_24_4_1_U103_n_12;
  wire mac_muladd_16s_6ns_24s_24_4_1_U103_n_13;
  wire mac_muladd_16s_6ns_24s_24_4_1_U103_n_14;
  wire mac_muladd_16s_6ns_24s_24_4_1_U103_n_15;
  wire mac_muladd_16s_6ns_24s_24_4_1_U103_n_16;
  wire mac_muladd_16s_6ns_24s_24_4_1_U103_n_17;
  wire mac_muladd_16s_6ns_24s_24_4_1_U103_n_18;
  wire mac_muladd_16s_6ns_24s_24_4_1_U103_n_19;
  wire mac_muladd_16s_6ns_24s_24_4_1_U103_n_2;
  wire mac_muladd_16s_6ns_24s_24_4_1_U103_n_20;
  wire mac_muladd_16s_6ns_24s_24_4_1_U103_n_21;
  wire mac_muladd_16s_6ns_24s_24_4_1_U103_n_22;
  wire mac_muladd_16s_6ns_24s_24_4_1_U103_n_23;
  wire mac_muladd_16s_6ns_24s_24_4_1_U103_n_3;
  wire mac_muladd_16s_6ns_24s_24_4_1_U103_n_4;
  wire mac_muladd_16s_6ns_24s_24_4_1_U103_n_5;
  wire mac_muladd_16s_6ns_24s_24_4_1_U103_n_6;
  wire mac_muladd_16s_6ns_24s_24_4_1_U103_n_7;
  wire mac_muladd_16s_6ns_24s_24_4_1_U103_n_8;
  wire mac_muladd_16s_6ns_24s_24_4_1_U103_n_9;
  wire mac_muladd_16s_6ns_24s_24_4_1_U111_n_1;
  wire mac_muladd_16s_6ns_24s_24_4_1_U111_n_10;
  wire mac_muladd_16s_6ns_24s_24_4_1_U111_n_11;
  wire mac_muladd_16s_6ns_24s_24_4_1_U111_n_12;
  wire mac_muladd_16s_6ns_24s_24_4_1_U111_n_13;
  wire mac_muladd_16s_6ns_24s_24_4_1_U111_n_14;
  wire mac_muladd_16s_6ns_24s_24_4_1_U111_n_15;
  wire mac_muladd_16s_6ns_24s_24_4_1_U111_n_16;
  wire mac_muladd_16s_6ns_24s_24_4_1_U111_n_17;
  wire mac_muladd_16s_6ns_24s_24_4_1_U111_n_18;
  wire mac_muladd_16s_6ns_24s_24_4_1_U111_n_19;
  wire mac_muladd_16s_6ns_24s_24_4_1_U111_n_2;
  wire mac_muladd_16s_6ns_24s_24_4_1_U111_n_20;
  wire mac_muladd_16s_6ns_24s_24_4_1_U111_n_21;
  wire mac_muladd_16s_6ns_24s_24_4_1_U111_n_22;
  wire mac_muladd_16s_6ns_24s_24_4_1_U111_n_23;
  wire mac_muladd_16s_6ns_24s_24_4_1_U111_n_24;
  wire mac_muladd_16s_6ns_24s_24_4_1_U111_n_3;
  wire mac_muladd_16s_6ns_24s_24_4_1_U111_n_4;
  wire mac_muladd_16s_6ns_24s_24_4_1_U111_n_5;
  wire mac_muladd_16s_6ns_24s_24_4_1_U111_n_6;
  wire mac_muladd_16s_6ns_24s_24_4_1_U111_n_7;
  wire mac_muladd_16s_6ns_24s_24_4_1_U111_n_8;
  wire mac_muladd_16s_6ns_24s_24_4_1_U111_n_9;
  wire mac_muladd_16s_6ns_24s_24_4_1_U117_n_0;
  wire mac_muladd_16s_6ns_24s_24_4_1_U117_n_1;
  wire mac_muladd_16s_6ns_24s_24_4_1_U117_n_10;
  wire mac_muladd_16s_6ns_24s_24_4_1_U117_n_11;
  wire mac_muladd_16s_6ns_24s_24_4_1_U117_n_12;
  wire mac_muladd_16s_6ns_24s_24_4_1_U117_n_13;
  wire mac_muladd_16s_6ns_24s_24_4_1_U117_n_14;
  wire mac_muladd_16s_6ns_24s_24_4_1_U117_n_15;
  wire mac_muladd_16s_6ns_24s_24_4_1_U117_n_16;
  wire mac_muladd_16s_6ns_24s_24_4_1_U117_n_17;
  wire mac_muladd_16s_6ns_24s_24_4_1_U117_n_18;
  wire mac_muladd_16s_6ns_24s_24_4_1_U117_n_19;
  wire mac_muladd_16s_6ns_24s_24_4_1_U117_n_2;
  wire mac_muladd_16s_6ns_24s_24_4_1_U117_n_20;
  wire mac_muladd_16s_6ns_24s_24_4_1_U117_n_21;
  wire mac_muladd_16s_6ns_24s_24_4_1_U117_n_22;
  wire mac_muladd_16s_6ns_24s_24_4_1_U117_n_23;
  wire mac_muladd_16s_6ns_24s_24_4_1_U117_n_25;
  wire mac_muladd_16s_6ns_24s_24_4_1_U117_n_3;
  wire mac_muladd_16s_6ns_24s_24_4_1_U117_n_4;
  wire mac_muladd_16s_6ns_24s_24_4_1_U117_n_5;
  wire mac_muladd_16s_6ns_24s_24_4_1_U117_n_6;
  wire mac_muladd_16s_6ns_24s_24_4_1_U117_n_7;
  wire mac_muladd_16s_6ns_24s_24_4_1_U117_n_8;
  wire mac_muladd_16s_6ns_24s_24_4_1_U117_n_9;
  wire mac_muladd_16s_6ns_24s_24_4_1_U99_n_0;
  wire mac_muladd_16s_6ns_24s_24_4_1_U99_n_1;
  wire mac_muladd_16s_6ns_24s_24_4_1_U99_n_10;
  wire mac_muladd_16s_6ns_24s_24_4_1_U99_n_11;
  wire mac_muladd_16s_6ns_24s_24_4_1_U99_n_12;
  wire mac_muladd_16s_6ns_24s_24_4_1_U99_n_13;
  wire mac_muladd_16s_6ns_24s_24_4_1_U99_n_14;
  wire mac_muladd_16s_6ns_24s_24_4_1_U99_n_15;
  wire mac_muladd_16s_6ns_24s_24_4_1_U99_n_16;
  wire mac_muladd_16s_6ns_24s_24_4_1_U99_n_17;
  wire mac_muladd_16s_6ns_24s_24_4_1_U99_n_18;
  wire mac_muladd_16s_6ns_24s_24_4_1_U99_n_19;
  wire mac_muladd_16s_6ns_24s_24_4_1_U99_n_2;
  wire mac_muladd_16s_6ns_24s_24_4_1_U99_n_20;
  wire mac_muladd_16s_6ns_24s_24_4_1_U99_n_21;
  wire mac_muladd_16s_6ns_24s_24_4_1_U99_n_22;
  wire mac_muladd_16s_6ns_24s_24_4_1_U99_n_23;
  wire mac_muladd_16s_6ns_24s_24_4_1_U99_n_3;
  wire mac_muladd_16s_6ns_24s_24_4_1_U99_n_4;
  wire mac_muladd_16s_6ns_24s_24_4_1_U99_n_5;
  wire mac_muladd_16s_6ns_24s_24_4_1_U99_n_6;
  wire mac_muladd_16s_6ns_24s_24_4_1_U99_n_7;
  wire mac_muladd_16s_6ns_24s_24_4_1_U99_n_8;
  wire mac_muladd_16s_6ns_24s_24_4_1_U99_n_9;
  wire mac_muladd_16s_8ns_27s_27_4_1_U100_n_0;
  wire mac_muladd_16s_8ns_27s_27_4_1_U100_n_1;
  wire mac_muladd_16s_8ns_27s_27_4_1_U100_n_10;
  wire mac_muladd_16s_8ns_27s_27_4_1_U100_n_11;
  wire mac_muladd_16s_8ns_27s_27_4_1_U100_n_12;
  wire mac_muladd_16s_8ns_27s_27_4_1_U100_n_13;
  wire mac_muladd_16s_8ns_27s_27_4_1_U100_n_14;
  wire mac_muladd_16s_8ns_27s_27_4_1_U100_n_15;
  wire mac_muladd_16s_8ns_27s_27_4_1_U100_n_16;
  wire mac_muladd_16s_8ns_27s_27_4_1_U100_n_17;
  wire mac_muladd_16s_8ns_27s_27_4_1_U100_n_18;
  wire mac_muladd_16s_8ns_27s_27_4_1_U100_n_19;
  wire mac_muladd_16s_8ns_27s_27_4_1_U100_n_2;
  wire mac_muladd_16s_8ns_27s_27_4_1_U100_n_20;
  wire mac_muladd_16s_8ns_27s_27_4_1_U100_n_21;
  wire mac_muladd_16s_8ns_27s_27_4_1_U100_n_22;
  wire mac_muladd_16s_8ns_27s_27_4_1_U100_n_23;
  wire mac_muladd_16s_8ns_27s_27_4_1_U100_n_24;
  wire mac_muladd_16s_8ns_27s_27_4_1_U100_n_25;
  wire mac_muladd_16s_8ns_27s_27_4_1_U100_n_26;
  wire mac_muladd_16s_8ns_27s_27_4_1_U100_n_3;
  wire mac_muladd_16s_8ns_27s_27_4_1_U100_n_4;
  wire mac_muladd_16s_8ns_27s_27_4_1_U100_n_5;
  wire mac_muladd_16s_8ns_27s_27_4_1_U100_n_6;
  wire mac_muladd_16s_8ns_27s_27_4_1_U100_n_7;
  wire mac_muladd_16s_8ns_27s_27_4_1_U100_n_8;
  wire mac_muladd_16s_8ns_27s_27_4_1_U100_n_9;
  wire mac_muladd_16s_8ns_27s_27_4_1_U105_n_1;
  wire mac_muladd_16s_8ns_27s_27_4_1_U105_n_10;
  wire mac_muladd_16s_8ns_27s_27_4_1_U105_n_11;
  wire mac_muladd_16s_8ns_27s_27_4_1_U105_n_12;
  wire mac_muladd_16s_8ns_27s_27_4_1_U105_n_13;
  wire mac_muladd_16s_8ns_27s_27_4_1_U105_n_14;
  wire mac_muladd_16s_8ns_27s_27_4_1_U105_n_15;
  wire mac_muladd_16s_8ns_27s_27_4_1_U105_n_16;
  wire mac_muladd_16s_8ns_27s_27_4_1_U105_n_17;
  wire mac_muladd_16s_8ns_27s_27_4_1_U105_n_18;
  wire mac_muladd_16s_8ns_27s_27_4_1_U105_n_19;
  wire mac_muladd_16s_8ns_27s_27_4_1_U105_n_2;
  wire mac_muladd_16s_8ns_27s_27_4_1_U105_n_20;
  wire mac_muladd_16s_8ns_27s_27_4_1_U105_n_21;
  wire mac_muladd_16s_8ns_27s_27_4_1_U105_n_22;
  wire mac_muladd_16s_8ns_27s_27_4_1_U105_n_23;
  wire mac_muladd_16s_8ns_27s_27_4_1_U105_n_24;
  wire mac_muladd_16s_8ns_27s_27_4_1_U105_n_25;
  wire mac_muladd_16s_8ns_27s_27_4_1_U105_n_26;
  wire mac_muladd_16s_8ns_27s_27_4_1_U105_n_27;
  wire mac_muladd_16s_8ns_27s_27_4_1_U105_n_3;
  wire mac_muladd_16s_8ns_27s_27_4_1_U105_n_4;
  wire mac_muladd_16s_8ns_27s_27_4_1_U105_n_5;
  wire mac_muladd_16s_8ns_27s_27_4_1_U105_n_6;
  wire mac_muladd_16s_8ns_27s_27_4_1_U105_n_7;
  wire mac_muladd_16s_8ns_27s_27_4_1_U105_n_8;
  wire mac_muladd_16s_8ns_27s_27_4_1_U105_n_9;
  wire mac_muladd_16s_8ns_27s_27_4_1_U113_n_0;
  wire mac_muladd_16s_8ns_27s_27_4_1_U113_n_1;
  wire mac_muladd_16s_8ns_27s_27_4_1_U113_n_10;
  wire mac_muladd_16s_8ns_27s_27_4_1_U113_n_11;
  wire mac_muladd_16s_8ns_27s_27_4_1_U113_n_12;
  wire mac_muladd_16s_8ns_27s_27_4_1_U113_n_13;
  wire mac_muladd_16s_8ns_27s_27_4_1_U113_n_14;
  wire mac_muladd_16s_8ns_27s_27_4_1_U113_n_15;
  wire mac_muladd_16s_8ns_27s_27_4_1_U113_n_16;
  wire mac_muladd_16s_8ns_27s_27_4_1_U113_n_17;
  wire mac_muladd_16s_8ns_27s_27_4_1_U113_n_18;
  wire mac_muladd_16s_8ns_27s_27_4_1_U113_n_19;
  wire mac_muladd_16s_8ns_27s_27_4_1_U113_n_2;
  wire mac_muladd_16s_8ns_27s_27_4_1_U113_n_20;
  wire mac_muladd_16s_8ns_27s_27_4_1_U113_n_21;
  wire mac_muladd_16s_8ns_27s_27_4_1_U113_n_22;
  wire mac_muladd_16s_8ns_27s_27_4_1_U113_n_23;
  wire mac_muladd_16s_8ns_27s_27_4_1_U113_n_24;
  wire mac_muladd_16s_8ns_27s_27_4_1_U113_n_25;
  wire mac_muladd_16s_8ns_27s_27_4_1_U113_n_26;
  wire mac_muladd_16s_8ns_27s_27_4_1_U113_n_3;
  wire mac_muladd_16s_8ns_27s_27_4_1_U113_n_4;
  wire mac_muladd_16s_8ns_27s_27_4_1_U113_n_5;
  wire mac_muladd_16s_8ns_27s_27_4_1_U113_n_6;
  wire mac_muladd_16s_8ns_27s_27_4_1_U113_n_7;
  wire mac_muladd_16s_8ns_27s_27_4_1_U113_n_8;
  wire mac_muladd_16s_8ns_27s_27_4_1_U113_n_9;
  wire mac_muladd_16s_8ns_27s_27_4_1_U118_n_3;
  wire [1:0]mod_value_load_reg_1186;
  wire [1:0]mod_value_load_reg_1186_pp0_iter1_reg;
  wire [1:0]mod_value_reg;
  wire [15:2]\^output_r_TDATA ;
  wire output_r_TREADY;
  wire output_r_TVALID;
  wire [15:0]p_0_in;
  wire [14:0]p_0_in__0;
  wire [15:0]p_ZL19H_filter_FIR_dec_40_1;
  wire p_ZL19H_filter_FIR_dec_40_10;
  wire [15:0]p_ZL19H_filter_FIR_dec_40_2;
  wire [15:0]p_ZL19H_filter_FIR_dec_40_3;
  wire p_ZL19H_filter_FIR_dec_40_30;
  wire [15:0]p_ZL19H_filter_FIR_dec_40_4;
  wire [15:0]p_ZL19H_filter_FIR_dec_41_1;
  wire p_ZL19H_filter_FIR_dec_41_10;
  wire [15:0]p_ZL19H_filter_FIR_dec_41_2;
  wire [15:0]p_ZL19H_filter_FIR_dec_41_3;
  wire [15:0]p_ZL19H_filter_FIR_dec_42_1;
  wire p_ZL19H_filter_FIR_dec_42_10;
  wire [15:0]p_ZL19H_filter_FIR_dec_42_2;
  wire [15:0]p_ZL19H_filter_FIR_dec_42_3;
  wire [15:0]p_ZL19H_filter_FIR_dec_43_1;
  wire p_ZL19H_filter_FIR_dec_43_10;
  wire [15:0]p_ZL19H_filter_FIR_dec_43_2;
  wire [15:0]p_ZL19H_filter_FIR_dec_43_3;
  wire p_ZL19H_filter_FIR_int_40_00;
  wire [15:0]p_ZL19H_filter_FIR_int_40_1;
  wire p_ZL19H_filter_FIR_int_40_10;
  wire [15:0]p_ZL19H_filter_FIR_int_40_1_load_reg_1511;
  wire [15:0]p_ZL19H_filter_FIR_int_40_2;
  wire [15:0]p_ZL19H_filter_FIR_int_40_3;
  wire p_ZL19H_filter_FIR_int_40_30;
  wire [15:0]p_ZL19H_filter_FIR_int_40_4;
  wire [15:0]p_ZL19H_filter_FIR_int_41_0;
  wire p_ZL19H_filter_FIR_int_41_00;
  wire [15:0]p_ZL19H_filter_FIR_int_41_1;
  wire p_ZL19H_filter_FIR_int_41_10;
  wire [15:0]p_ZL19H_filter_FIR_int_41_2;
  wire [15:0]p_ZL19H_filter_FIR_int_41_3;
  wire p_ZL19H_filter_FIR_int_41_30;
  wire [15:0]p_ZL19H_filter_FIR_int_42_0;
  wire p_ZL19H_filter_FIR_int_42_00;
  wire [15:0]p_ZL19H_filter_FIR_int_42_1;
  wire p_ZL19H_filter_FIR_int_42_10;
  wire [15:0]p_ZL19H_filter_FIR_int_42_2;
  wire [15:0]p_ZL19H_filter_FIR_int_42_3;
  wire p_ZL19H_filter_FIR_int_42_30;
  wire [15:0]p_ZL19H_filter_FIR_int_43_0;
  wire p_ZL19H_filter_FIR_int_43_00;
  wire [15:0]p_ZL19H_filter_FIR_int_43_1;
  wire p_ZL19H_filter_FIR_int_43_10;
  wire [15:0]p_ZL19H_filter_FIR_int_43_2;
  wire [15:0]p_ZL19H_filter_FIR_int_43_3;
  wire p_ZL19H_filter_FIR_int_43_30;
  wire regslice_both_input_r_U_n_20;
  wire regslice_both_input_r_U_n_21;
  wire regslice_both_input_r_U_n_22;
  wire regslice_both_input_r_U_n_23;
  wire regslice_both_input_r_U_n_24;
  wire regslice_both_input_r_U_n_25;
  wire regslice_both_input_r_U_n_26;
  wire regslice_both_input_r_U_n_27;
  wire regslice_both_input_r_U_n_28;
  wire regslice_both_input_r_U_n_29;
  wire regslice_both_input_r_U_n_3;
  wire regslice_both_input_r_U_n_30;
  wire regslice_both_input_r_U_n_31;
  wire regslice_both_output_r_U_n_3;
  wire regslice_both_output_r_U_n_4;
  wire regslice_both_output_r_U_n_7;
  wire regslice_both_output_r_U_n_8;
  wire [15:0]x_n_1_reg_1517;
  wire [15:0]x_n_reg_1174;
  wire [14:0]y1_phase1;
  wire y1_phase10;
  wire [14:0]y1_phase2;
  wire y1_phase20;
  wire [14:0]y1_phase3;
  wire y1_phase30;
  wire [15:0]y2;

  assign output_r_TDATA[15:2] = \^output_r_TDATA [15:2];
  assign output_r_TDATA[1] = \<const0> ;
  assign output_r_TDATA[0] = \<const0> ;
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \FSM_onehot_mod_value[3]_i_2 
       (.I0(\FSM_onehot_mod_value_reg_n_0_[1] ),
        .I1(\FSM_onehot_mod_value_reg_n_0_[3] ),
        .I2(\FSM_onehot_mod_value_reg_n_0_[0] ),
        .O(\FSM_onehot_mod_value[3]_i_2_n_0 ));
  (* FSM_ENCODED_STATES = "iSTATE:0100,iSTATE0:0001,iSTATE1:1000,iSTATE2:0010," *) 
  FDRE #(
    .INIT(1'b1)) 
    \FSM_onehot_mod_value_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_2567),
        .D(\FSM_onehot_mod_value_reg_n_0_[3] ),
        .Q(\FSM_onehot_mod_value_reg_n_0_[0] ),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "iSTATE:0100,iSTATE0:0001,iSTATE1:1000,iSTATE2:0010," *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_mod_value_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_2567),
        .D(\FSM_onehot_mod_value_reg_n_0_[0] ),
        .Q(\FSM_onehot_mod_value_reg_n_0_[1] ),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "iSTATE:0100,iSTATE0:0001,iSTATE1:1000,iSTATE2:0010," *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_mod_value_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_2567),
        .D(\FSM_onehot_mod_value_reg_n_0_[1] ),
        .Q(\FSM_onehot_mod_value_reg_n_0_[2] ),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "iSTATE:0100,iSTATE0:0001,iSTATE1:1000,iSTATE2:0010," *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_mod_value_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_2567),
        .D(\FSM_onehot_mod_value[3]_i_2_n_0 ),
        .Q(\FSM_onehot_mod_value_reg_n_0_[3] ),
        .R(1'b0));
  GND GND
       (.G(\<const0> ));
  FDRE \add_ln66_55_reg_1401_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(mac_muladd_16s_8ns_27s_27_4_1_U105_n_27),
        .Q(add_ln66_55_reg_1401[0]),
        .R(1'b0));
  FDRE \add_ln66_55_reg_1401_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(mac_muladd_16s_8ns_27s_27_4_1_U105_n_17),
        .Q(add_ln66_55_reg_1401[10]),
        .R(1'b0));
  FDRE \add_ln66_55_reg_1401_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(mac_muladd_16s_8ns_27s_27_4_1_U105_n_16),
        .Q(add_ln66_55_reg_1401[11]),
        .R(1'b0));
  FDRE \add_ln66_55_reg_1401_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(mac_muladd_16s_8ns_27s_27_4_1_U105_n_15),
        .Q(add_ln66_55_reg_1401[12]),
        .R(1'b0));
  FDRE \add_ln66_55_reg_1401_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(mac_muladd_16s_8ns_27s_27_4_1_U105_n_14),
        .Q(add_ln66_55_reg_1401[13]),
        .R(1'b0));
  FDRE \add_ln66_55_reg_1401_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(mac_muladd_16s_8ns_27s_27_4_1_U105_n_13),
        .Q(add_ln66_55_reg_1401[14]),
        .R(1'b0));
  FDRE \add_ln66_55_reg_1401_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(mac_muladd_16s_8ns_27s_27_4_1_U105_n_12),
        .Q(add_ln66_55_reg_1401[15]),
        .R(1'b0));
  FDRE \add_ln66_55_reg_1401_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(mac_muladd_16s_8ns_27s_27_4_1_U105_n_11),
        .Q(add_ln66_55_reg_1401[16]),
        .R(1'b0));
  FDRE \add_ln66_55_reg_1401_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(mac_muladd_16s_8ns_27s_27_4_1_U105_n_10),
        .Q(add_ln66_55_reg_1401[17]),
        .R(1'b0));
  FDRE \add_ln66_55_reg_1401_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(mac_muladd_16s_8ns_27s_27_4_1_U105_n_9),
        .Q(add_ln66_55_reg_1401[18]),
        .R(1'b0));
  FDRE \add_ln66_55_reg_1401_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(mac_muladd_16s_8ns_27s_27_4_1_U105_n_8),
        .Q(add_ln66_55_reg_1401[19]),
        .R(1'b0));
  FDRE \add_ln66_55_reg_1401_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(mac_muladd_16s_8ns_27s_27_4_1_U105_n_26),
        .Q(add_ln66_55_reg_1401[1]),
        .R(1'b0));
  FDRE \add_ln66_55_reg_1401_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(mac_muladd_16s_8ns_27s_27_4_1_U105_n_7),
        .Q(add_ln66_55_reg_1401[20]),
        .R(1'b0));
  FDRE \add_ln66_55_reg_1401_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(mac_muladd_16s_8ns_27s_27_4_1_U105_n_6),
        .Q(add_ln66_55_reg_1401[21]),
        .R(1'b0));
  FDRE \add_ln66_55_reg_1401_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(mac_muladd_16s_8ns_27s_27_4_1_U105_n_5),
        .Q(add_ln66_55_reg_1401[22]),
        .R(1'b0));
  FDRE \add_ln66_55_reg_1401_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(mac_muladd_16s_8ns_27s_27_4_1_U105_n_4),
        .Q(add_ln66_55_reg_1401[23]),
        .R(1'b0));
  FDRE \add_ln66_55_reg_1401_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(mac_muladd_16s_8ns_27s_27_4_1_U105_n_3),
        .Q(add_ln66_55_reg_1401[24]),
        .R(1'b0));
  FDRE \add_ln66_55_reg_1401_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(mac_muladd_16s_8ns_27s_27_4_1_U105_n_2),
        .Q(add_ln66_55_reg_1401[25]),
        .R(1'b0));
  FDRE \add_ln66_55_reg_1401_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(mac_muladd_16s_8ns_27s_27_4_1_U105_n_1),
        .Q(add_ln66_55_reg_1401[26]),
        .R(1'b0));
  FDRE \add_ln66_55_reg_1401_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(mac_muladd_16s_8ns_27s_27_4_1_U105_n_25),
        .Q(add_ln66_55_reg_1401[2]),
        .R(1'b0));
  FDRE \add_ln66_55_reg_1401_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(mac_muladd_16s_8ns_27s_27_4_1_U105_n_24),
        .Q(add_ln66_55_reg_1401[3]),
        .R(1'b0));
  FDRE \add_ln66_55_reg_1401_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(mac_muladd_16s_8ns_27s_27_4_1_U105_n_23),
        .Q(add_ln66_55_reg_1401[4]),
        .R(1'b0));
  FDRE \add_ln66_55_reg_1401_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(mac_muladd_16s_8ns_27s_27_4_1_U105_n_22),
        .Q(add_ln66_55_reg_1401[5]),
        .R(1'b0));
  FDRE \add_ln66_55_reg_1401_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(mac_muladd_16s_8ns_27s_27_4_1_U105_n_21),
        .Q(add_ln66_55_reg_1401[6]),
        .R(1'b0));
  FDRE \add_ln66_55_reg_1401_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(mac_muladd_16s_8ns_27s_27_4_1_U105_n_20),
        .Q(add_ln66_55_reg_1401[7]),
        .R(1'b0));
  FDRE \add_ln66_55_reg_1401_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(mac_muladd_16s_8ns_27s_27_4_1_U105_n_19),
        .Q(add_ln66_55_reg_1401[8]),
        .R(1'b0));
  FDRE \add_ln66_55_reg_1401_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(mac_muladd_16s_8ns_27s_27_4_1_U105_n_18),
        .Q(add_ln66_55_reg_1401[9]),
        .R(1'b0));
  FDRE \add_ln66_61_reg_1491_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(mac_muladd_16s_13ns_27s_29_4_1_U116_n_28),
        .Q(add_ln66_61_reg_1491[0]),
        .R(1'b0));
  FDRE \add_ln66_61_reg_1491_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(mac_muladd_16s_13ns_27s_29_4_1_U116_n_18),
        .Q(add_ln66_61_reg_1491[10]),
        .R(1'b0));
  FDRE \add_ln66_61_reg_1491_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(mac_muladd_16s_13ns_27s_29_4_1_U116_n_17),
        .Q(add_ln66_61_reg_1491[11]),
        .R(1'b0));
  FDRE \add_ln66_61_reg_1491_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(mac_muladd_16s_13ns_27s_29_4_1_U116_n_16),
        .Q(add_ln66_61_reg_1491[12]),
        .R(1'b0));
  FDRE \add_ln66_61_reg_1491_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(mac_muladd_16s_13ns_27s_29_4_1_U116_n_15),
        .Q(add_ln66_61_reg_1491[13]),
        .R(1'b0));
  FDRE \add_ln66_61_reg_1491_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(mac_muladd_16s_13ns_27s_29_4_1_U116_n_14),
        .Q(add_ln66_61_reg_1491[14]),
        .R(1'b0));
  FDRE \add_ln66_61_reg_1491_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(mac_muladd_16s_13ns_27s_29_4_1_U116_n_13),
        .Q(add_ln66_61_reg_1491[15]),
        .R(1'b0));
  FDRE \add_ln66_61_reg_1491_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(mac_muladd_16s_13ns_27s_29_4_1_U116_n_12),
        .Q(add_ln66_61_reg_1491[16]),
        .R(1'b0));
  FDRE \add_ln66_61_reg_1491_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(mac_muladd_16s_13ns_27s_29_4_1_U116_n_11),
        .Q(add_ln66_61_reg_1491[17]),
        .R(1'b0));
  FDRE \add_ln66_61_reg_1491_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(mac_muladd_16s_13ns_27s_29_4_1_U116_n_10),
        .Q(add_ln66_61_reg_1491[18]),
        .R(1'b0));
  FDRE \add_ln66_61_reg_1491_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(mac_muladd_16s_13ns_27s_29_4_1_U116_n_9),
        .Q(add_ln66_61_reg_1491[19]),
        .R(1'b0));
  FDRE \add_ln66_61_reg_1491_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(mac_muladd_16s_13ns_27s_29_4_1_U116_n_27),
        .Q(add_ln66_61_reg_1491[1]),
        .R(1'b0));
  FDRE \add_ln66_61_reg_1491_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(mac_muladd_16s_13ns_27s_29_4_1_U116_n_8),
        .Q(add_ln66_61_reg_1491[20]),
        .R(1'b0));
  FDRE \add_ln66_61_reg_1491_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(mac_muladd_16s_13ns_27s_29_4_1_U116_n_7),
        .Q(add_ln66_61_reg_1491[21]),
        .R(1'b0));
  FDRE \add_ln66_61_reg_1491_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(mac_muladd_16s_13ns_27s_29_4_1_U116_n_6),
        .Q(add_ln66_61_reg_1491[22]),
        .R(1'b0));
  FDRE \add_ln66_61_reg_1491_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(mac_muladd_16s_13ns_27s_29_4_1_U116_n_5),
        .Q(add_ln66_61_reg_1491[23]),
        .R(1'b0));
  FDRE \add_ln66_61_reg_1491_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(mac_muladd_16s_13ns_27s_29_4_1_U116_n_4),
        .Q(add_ln66_61_reg_1491[24]),
        .R(1'b0));
  FDRE \add_ln66_61_reg_1491_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(mac_muladd_16s_13ns_27s_29_4_1_U116_n_3),
        .Q(add_ln66_61_reg_1491[25]),
        .R(1'b0));
  FDRE \add_ln66_61_reg_1491_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(mac_muladd_16s_13ns_27s_29_4_1_U116_n_2),
        .Q(add_ln66_61_reg_1491[26]),
        .R(1'b0));
  FDRE \add_ln66_61_reg_1491_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(mac_muladd_16s_13ns_27s_29_4_1_U116_n_1),
        .Q(add_ln66_61_reg_1491[27]),
        .R(1'b0));
  FDRE \add_ln66_61_reg_1491_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(mac_muladd_16s_13ns_27s_29_4_1_U116_n_0),
        .Q(add_ln66_61_reg_1491[28]),
        .R(1'b0));
  FDRE \add_ln66_61_reg_1491_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(mac_muladd_16s_13ns_27s_29_4_1_U116_n_26),
        .Q(add_ln66_61_reg_1491[2]),
        .R(1'b0));
  FDRE \add_ln66_61_reg_1491_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(mac_muladd_16s_13ns_27s_29_4_1_U116_n_25),
        .Q(add_ln66_61_reg_1491[3]),
        .R(1'b0));
  FDRE \add_ln66_61_reg_1491_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(mac_muladd_16s_13ns_27s_29_4_1_U116_n_24),
        .Q(add_ln66_61_reg_1491[4]),
        .R(1'b0));
  FDRE \add_ln66_61_reg_1491_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(mac_muladd_16s_13ns_27s_29_4_1_U116_n_23),
        .Q(add_ln66_61_reg_1491[5]),
        .R(1'b0));
  FDRE \add_ln66_61_reg_1491_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(mac_muladd_16s_13ns_27s_29_4_1_U116_n_22),
        .Q(add_ln66_61_reg_1491[6]),
        .R(1'b0));
  FDRE \add_ln66_61_reg_1491_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(mac_muladd_16s_13ns_27s_29_4_1_U116_n_21),
        .Q(add_ln66_61_reg_1491[7]),
        .R(1'b0));
  FDRE \add_ln66_61_reg_1491_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(mac_muladd_16s_13ns_27s_29_4_1_U116_n_20),
        .Q(add_ln66_61_reg_1491[8]),
        .R(1'b0));
  FDRE \add_ln66_61_reg_1491_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(mac_muladd_16s_13ns_27s_29_4_1_U116_n_19),
        .Q(add_ln66_61_reg_1491[9]),
        .R(1'b0));
  FDRE \add_ln66_63_reg_1391_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(mac_muladd_16s_10s_28s_28_4_1_U104_n_27),
        .Q(add_ln66_63_reg_1391[0]),
        .R(1'b0));
  FDRE \add_ln66_63_reg_1391_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(mac_muladd_16s_10s_28s_28_4_1_U104_n_17),
        .Q(add_ln66_63_reg_1391[10]),
        .R(1'b0));
  FDRE \add_ln66_63_reg_1391_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(mac_muladd_16s_10s_28s_28_4_1_U104_n_16),
        .Q(add_ln66_63_reg_1391[11]),
        .R(1'b0));
  FDRE \add_ln66_63_reg_1391_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(mac_muladd_16s_10s_28s_28_4_1_U104_n_15),
        .Q(add_ln66_63_reg_1391[12]),
        .R(1'b0));
  FDRE \add_ln66_63_reg_1391_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(mac_muladd_16s_10s_28s_28_4_1_U104_n_14),
        .Q(add_ln66_63_reg_1391[13]),
        .R(1'b0));
  FDRE \add_ln66_63_reg_1391_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(mac_muladd_16s_10s_28s_28_4_1_U104_n_13),
        .Q(add_ln66_63_reg_1391[14]),
        .R(1'b0));
  FDRE \add_ln66_63_reg_1391_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(mac_muladd_16s_10s_28s_28_4_1_U104_n_12),
        .Q(add_ln66_63_reg_1391[15]),
        .R(1'b0));
  FDRE \add_ln66_63_reg_1391_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(mac_muladd_16s_10s_28s_28_4_1_U104_n_11),
        .Q(add_ln66_63_reg_1391[16]),
        .R(1'b0));
  FDRE \add_ln66_63_reg_1391_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(mac_muladd_16s_10s_28s_28_4_1_U104_n_10),
        .Q(add_ln66_63_reg_1391[17]),
        .R(1'b0));
  FDRE \add_ln66_63_reg_1391_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(mac_muladd_16s_10s_28s_28_4_1_U104_n_9),
        .Q(add_ln66_63_reg_1391[18]),
        .R(1'b0));
  FDRE \add_ln66_63_reg_1391_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(mac_muladd_16s_10s_28s_28_4_1_U104_n_8),
        .Q(add_ln66_63_reg_1391[19]),
        .R(1'b0));
  FDRE \add_ln66_63_reg_1391_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(mac_muladd_16s_10s_28s_28_4_1_U104_n_26),
        .Q(add_ln66_63_reg_1391[1]),
        .R(1'b0));
  FDRE \add_ln66_63_reg_1391_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(mac_muladd_16s_10s_28s_28_4_1_U104_n_7),
        .Q(add_ln66_63_reg_1391[20]),
        .R(1'b0));
  FDRE \add_ln66_63_reg_1391_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(mac_muladd_16s_10s_28s_28_4_1_U104_n_6),
        .Q(add_ln66_63_reg_1391[21]),
        .R(1'b0));
  FDRE \add_ln66_63_reg_1391_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(mac_muladd_16s_10s_28s_28_4_1_U104_n_5),
        .Q(add_ln66_63_reg_1391[22]),
        .R(1'b0));
  FDRE \add_ln66_63_reg_1391_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(mac_muladd_16s_10s_28s_28_4_1_U104_n_4),
        .Q(add_ln66_63_reg_1391[23]),
        .R(1'b0));
  FDRE \add_ln66_63_reg_1391_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(mac_muladd_16s_10s_28s_28_4_1_U104_n_3),
        .Q(add_ln66_63_reg_1391[24]),
        .R(1'b0));
  FDRE \add_ln66_63_reg_1391_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(mac_muladd_16s_10s_28s_28_4_1_U104_n_2),
        .Q(add_ln66_63_reg_1391[25]),
        .R(1'b0));
  FDRE \add_ln66_63_reg_1391_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(mac_muladd_16s_10s_28s_28_4_1_U104_n_1),
        .Q(add_ln66_63_reg_1391[26]),
        .R(1'b0));
  FDRE \add_ln66_63_reg_1391_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(mac_muladd_16s_10s_28s_28_4_1_U104_n_0),
        .Q(add_ln66_63_reg_1391[27]),
        .R(1'b0));
  FDRE \add_ln66_63_reg_1391_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(mac_muladd_16s_10s_28s_28_4_1_U104_n_25),
        .Q(add_ln66_63_reg_1391[2]),
        .R(1'b0));
  FDRE \add_ln66_63_reg_1391_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(mac_muladd_16s_10s_28s_28_4_1_U104_n_24),
        .Q(add_ln66_63_reg_1391[3]),
        .R(1'b0));
  FDRE \add_ln66_63_reg_1391_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(mac_muladd_16s_10s_28s_28_4_1_U104_n_23),
        .Q(add_ln66_63_reg_1391[4]),
        .R(1'b0));
  FDRE \add_ln66_63_reg_1391_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(mac_muladd_16s_10s_28s_28_4_1_U104_n_22),
        .Q(add_ln66_63_reg_1391[5]),
        .R(1'b0));
  FDRE \add_ln66_63_reg_1391_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(mac_muladd_16s_10s_28s_28_4_1_U104_n_21),
        .Q(add_ln66_63_reg_1391[6]),
        .R(1'b0));
  FDRE \add_ln66_63_reg_1391_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(mac_muladd_16s_10s_28s_28_4_1_U104_n_20),
        .Q(add_ln66_63_reg_1391[7]),
        .R(1'b0));
  FDRE \add_ln66_63_reg_1391_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(mac_muladd_16s_10s_28s_28_4_1_U104_n_19),
        .Q(add_ln66_63_reg_1391[8]),
        .R(1'b0));
  FDRE \add_ln66_63_reg_1391_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(mac_muladd_16s_10s_28s_28_4_1_U104_n_18),
        .Q(add_ln66_63_reg_1391[9]),
        .R(1'b0));
  FDRE \add_ln66_69_reg_1486_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(mac_muladd_16s_13ns_28s_29_4_1_U115_n_28),
        .Q(add_ln66_69_reg_1486[0]),
        .R(1'b0));
  FDRE \add_ln66_69_reg_1486_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(mac_muladd_16s_13ns_28s_29_4_1_U115_n_18),
        .Q(add_ln66_69_reg_1486[10]),
        .R(1'b0));
  FDRE \add_ln66_69_reg_1486_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(mac_muladd_16s_13ns_28s_29_4_1_U115_n_17),
        .Q(add_ln66_69_reg_1486[11]),
        .R(1'b0));
  FDRE \add_ln66_69_reg_1486_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(mac_muladd_16s_13ns_28s_29_4_1_U115_n_16),
        .Q(add_ln66_69_reg_1486[12]),
        .R(1'b0));
  FDRE \add_ln66_69_reg_1486_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(mac_muladd_16s_13ns_28s_29_4_1_U115_n_15),
        .Q(add_ln66_69_reg_1486[13]),
        .R(1'b0));
  FDRE \add_ln66_69_reg_1486_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(mac_muladd_16s_13ns_28s_29_4_1_U115_n_14),
        .Q(add_ln66_69_reg_1486[14]),
        .R(1'b0));
  FDRE \add_ln66_69_reg_1486_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(mac_muladd_16s_13ns_28s_29_4_1_U115_n_13),
        .Q(add_ln66_69_reg_1486[15]),
        .R(1'b0));
  FDRE \add_ln66_69_reg_1486_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(mac_muladd_16s_13ns_28s_29_4_1_U115_n_12),
        .Q(add_ln66_69_reg_1486[16]),
        .R(1'b0));
  FDRE \add_ln66_69_reg_1486_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(mac_muladd_16s_13ns_28s_29_4_1_U115_n_11),
        .Q(add_ln66_69_reg_1486[17]),
        .R(1'b0));
  FDRE \add_ln66_69_reg_1486_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(mac_muladd_16s_13ns_28s_29_4_1_U115_n_10),
        .Q(add_ln66_69_reg_1486[18]),
        .R(1'b0));
  FDRE \add_ln66_69_reg_1486_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(mac_muladd_16s_13ns_28s_29_4_1_U115_n_9),
        .Q(add_ln66_69_reg_1486[19]),
        .R(1'b0));
  FDRE \add_ln66_69_reg_1486_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(mac_muladd_16s_13ns_28s_29_4_1_U115_n_27),
        .Q(add_ln66_69_reg_1486[1]),
        .R(1'b0));
  FDRE \add_ln66_69_reg_1486_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(mac_muladd_16s_13ns_28s_29_4_1_U115_n_8),
        .Q(add_ln66_69_reg_1486[20]),
        .R(1'b0));
  FDRE \add_ln66_69_reg_1486_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(mac_muladd_16s_13ns_28s_29_4_1_U115_n_7),
        .Q(add_ln66_69_reg_1486[21]),
        .R(1'b0));
  FDRE \add_ln66_69_reg_1486_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(mac_muladd_16s_13ns_28s_29_4_1_U115_n_6),
        .Q(add_ln66_69_reg_1486[22]),
        .R(1'b0));
  FDRE \add_ln66_69_reg_1486_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(mac_muladd_16s_13ns_28s_29_4_1_U115_n_5),
        .Q(add_ln66_69_reg_1486[23]),
        .R(1'b0));
  FDRE \add_ln66_69_reg_1486_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(mac_muladd_16s_13ns_28s_29_4_1_U115_n_4),
        .Q(add_ln66_69_reg_1486[24]),
        .R(1'b0));
  FDRE \add_ln66_69_reg_1486_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(mac_muladd_16s_13ns_28s_29_4_1_U115_n_3),
        .Q(add_ln66_69_reg_1486[25]),
        .R(1'b0));
  FDRE \add_ln66_69_reg_1486_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(mac_muladd_16s_13ns_28s_29_4_1_U115_n_2),
        .Q(add_ln66_69_reg_1486[26]),
        .R(1'b0));
  FDRE \add_ln66_69_reg_1486_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(mac_muladd_16s_13ns_28s_29_4_1_U115_n_1),
        .Q(add_ln66_69_reg_1486[27]),
        .R(1'b0));
  FDRE \add_ln66_69_reg_1486_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(mac_muladd_16s_13ns_28s_29_4_1_U115_n_0),
        .Q(add_ln66_69_reg_1486[28]),
        .R(1'b0));
  FDRE \add_ln66_69_reg_1486_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(mac_muladd_16s_13ns_28s_29_4_1_U115_n_26),
        .Q(add_ln66_69_reg_1486[2]),
        .R(1'b0));
  FDRE \add_ln66_69_reg_1486_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(mac_muladd_16s_13ns_28s_29_4_1_U115_n_25),
        .Q(add_ln66_69_reg_1486[3]),
        .R(1'b0));
  FDRE \add_ln66_69_reg_1486_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(mac_muladd_16s_13ns_28s_29_4_1_U115_n_24),
        .Q(add_ln66_69_reg_1486[4]),
        .R(1'b0));
  FDRE \add_ln66_69_reg_1486_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(mac_muladd_16s_13ns_28s_29_4_1_U115_n_23),
        .Q(add_ln66_69_reg_1486[5]),
        .R(1'b0));
  FDRE \add_ln66_69_reg_1486_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(mac_muladd_16s_13ns_28s_29_4_1_U115_n_22),
        .Q(add_ln66_69_reg_1486[6]),
        .R(1'b0));
  FDRE \add_ln66_69_reg_1486_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(mac_muladd_16s_13ns_28s_29_4_1_U115_n_21),
        .Q(add_ln66_69_reg_1486[7]),
        .R(1'b0));
  FDRE \add_ln66_69_reg_1486_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(mac_muladd_16s_13ns_28s_29_4_1_U115_n_20),
        .Q(add_ln66_69_reg_1486[8]),
        .R(1'b0));
  FDRE \add_ln66_69_reg_1486_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(mac_muladd_16s_13ns_28s_29_4_1_U115_n_19),
        .Q(add_ln66_69_reg_1486[9]),
        .R(1'b0));
  FDRE \add_ln66_71_reg_1381_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(mac_muladd_16s_6ns_24s_24_4_1_U103_n_23),
        .Q(add_ln66_71_reg_1381[0]),
        .R(1'b0));
  FDRE \add_ln66_71_reg_1381_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(mac_muladd_16s_6ns_24s_24_4_1_U103_n_13),
        .Q(add_ln66_71_reg_1381[10]),
        .R(1'b0));
  FDRE \add_ln66_71_reg_1381_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(mac_muladd_16s_6ns_24s_24_4_1_U103_n_12),
        .Q(add_ln66_71_reg_1381[11]),
        .R(1'b0));
  FDRE \add_ln66_71_reg_1381_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(mac_muladd_16s_6ns_24s_24_4_1_U103_n_11),
        .Q(add_ln66_71_reg_1381[12]),
        .R(1'b0));
  FDRE \add_ln66_71_reg_1381_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(mac_muladd_16s_6ns_24s_24_4_1_U103_n_10),
        .Q(add_ln66_71_reg_1381[13]),
        .R(1'b0));
  FDRE \add_ln66_71_reg_1381_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(mac_muladd_16s_6ns_24s_24_4_1_U103_n_9),
        .Q(add_ln66_71_reg_1381[14]),
        .R(1'b0));
  FDRE \add_ln66_71_reg_1381_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(mac_muladd_16s_6ns_24s_24_4_1_U103_n_8),
        .Q(add_ln66_71_reg_1381[15]),
        .R(1'b0));
  FDRE \add_ln66_71_reg_1381_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(mac_muladd_16s_6ns_24s_24_4_1_U103_n_7),
        .Q(add_ln66_71_reg_1381[16]),
        .R(1'b0));
  FDRE \add_ln66_71_reg_1381_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(mac_muladd_16s_6ns_24s_24_4_1_U103_n_6),
        .Q(add_ln66_71_reg_1381[17]),
        .R(1'b0));
  FDRE \add_ln66_71_reg_1381_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(mac_muladd_16s_6ns_24s_24_4_1_U103_n_5),
        .Q(add_ln66_71_reg_1381[18]),
        .R(1'b0));
  FDRE \add_ln66_71_reg_1381_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(mac_muladd_16s_6ns_24s_24_4_1_U103_n_4),
        .Q(add_ln66_71_reg_1381[19]),
        .R(1'b0));
  FDRE \add_ln66_71_reg_1381_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(mac_muladd_16s_6ns_24s_24_4_1_U103_n_22),
        .Q(add_ln66_71_reg_1381[1]),
        .R(1'b0));
  FDRE \add_ln66_71_reg_1381_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(mac_muladd_16s_6ns_24s_24_4_1_U103_n_3),
        .Q(add_ln66_71_reg_1381[20]),
        .R(1'b0));
  FDRE \add_ln66_71_reg_1381_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(mac_muladd_16s_6ns_24s_24_4_1_U103_n_2),
        .Q(add_ln66_71_reg_1381[21]),
        .R(1'b0));
  FDRE \add_ln66_71_reg_1381_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(mac_muladd_16s_6ns_24s_24_4_1_U103_n_1),
        .Q(add_ln66_71_reg_1381[22]),
        .R(1'b0));
  FDRE \add_ln66_71_reg_1381_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(mac_muladd_16s_6ns_24s_24_4_1_U103_n_0),
        .Q(add_ln66_71_reg_1381[23]),
        .R(1'b0));
  FDRE \add_ln66_71_reg_1381_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(mac_muladd_16s_6ns_24s_24_4_1_U103_n_21),
        .Q(add_ln66_71_reg_1381[2]),
        .R(1'b0));
  FDRE \add_ln66_71_reg_1381_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(mac_muladd_16s_6ns_24s_24_4_1_U103_n_20),
        .Q(add_ln66_71_reg_1381[3]),
        .R(1'b0));
  FDRE \add_ln66_71_reg_1381_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(mac_muladd_16s_6ns_24s_24_4_1_U103_n_19),
        .Q(add_ln66_71_reg_1381[4]),
        .R(1'b0));
  FDRE \add_ln66_71_reg_1381_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(mac_muladd_16s_6ns_24s_24_4_1_U103_n_18),
        .Q(add_ln66_71_reg_1381[5]),
        .R(1'b0));
  FDRE \add_ln66_71_reg_1381_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(mac_muladd_16s_6ns_24s_24_4_1_U103_n_17),
        .Q(add_ln66_71_reg_1381[6]),
        .R(1'b0));
  FDRE \add_ln66_71_reg_1381_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(mac_muladd_16s_6ns_24s_24_4_1_U103_n_16),
        .Q(add_ln66_71_reg_1381[7]),
        .R(1'b0));
  FDRE \add_ln66_71_reg_1381_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(mac_muladd_16s_6ns_24s_24_4_1_U103_n_15),
        .Q(add_ln66_71_reg_1381[8]),
        .R(1'b0));
  FDRE \add_ln66_71_reg_1381_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(mac_muladd_16s_6ns_24s_24_4_1_U103_n_14),
        .Q(add_ln66_71_reg_1381[9]),
        .R(1'b0));
  FDRE \add_ln66_77_reg_1481_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(mac_muladd_16s_14ns_24s_29_4_1_U114_n_28),
        .Q(add_ln66_77_reg_1481[0]),
        .R(1'b0));
  FDRE \add_ln66_77_reg_1481_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(mac_muladd_16s_14ns_24s_29_4_1_U114_n_18),
        .Q(add_ln66_77_reg_1481[10]),
        .R(1'b0));
  FDRE \add_ln66_77_reg_1481_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(mac_muladd_16s_14ns_24s_29_4_1_U114_n_17),
        .Q(add_ln66_77_reg_1481[11]),
        .R(1'b0));
  FDRE \add_ln66_77_reg_1481_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(mac_muladd_16s_14ns_24s_29_4_1_U114_n_16),
        .Q(add_ln66_77_reg_1481[12]),
        .R(1'b0));
  FDRE \add_ln66_77_reg_1481_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(mac_muladd_16s_14ns_24s_29_4_1_U114_n_15),
        .Q(add_ln66_77_reg_1481[13]),
        .R(1'b0));
  FDRE \add_ln66_77_reg_1481_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(mac_muladd_16s_14ns_24s_29_4_1_U114_n_14),
        .Q(add_ln66_77_reg_1481[14]),
        .R(1'b0));
  FDRE \add_ln66_77_reg_1481_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(mac_muladd_16s_14ns_24s_29_4_1_U114_n_13),
        .Q(add_ln66_77_reg_1481[15]),
        .R(1'b0));
  FDRE \add_ln66_77_reg_1481_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(mac_muladd_16s_14ns_24s_29_4_1_U114_n_12),
        .Q(add_ln66_77_reg_1481[16]),
        .R(1'b0));
  FDRE \add_ln66_77_reg_1481_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(mac_muladd_16s_14ns_24s_29_4_1_U114_n_11),
        .Q(add_ln66_77_reg_1481[17]),
        .R(1'b0));
  FDRE \add_ln66_77_reg_1481_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(mac_muladd_16s_14ns_24s_29_4_1_U114_n_10),
        .Q(add_ln66_77_reg_1481[18]),
        .R(1'b0));
  FDRE \add_ln66_77_reg_1481_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(mac_muladd_16s_14ns_24s_29_4_1_U114_n_9),
        .Q(add_ln66_77_reg_1481[19]),
        .R(1'b0));
  FDRE \add_ln66_77_reg_1481_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(mac_muladd_16s_14ns_24s_29_4_1_U114_n_27),
        .Q(add_ln66_77_reg_1481[1]),
        .R(1'b0));
  FDRE \add_ln66_77_reg_1481_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(mac_muladd_16s_14ns_24s_29_4_1_U114_n_8),
        .Q(add_ln66_77_reg_1481[20]),
        .R(1'b0));
  FDRE \add_ln66_77_reg_1481_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(mac_muladd_16s_14ns_24s_29_4_1_U114_n_7),
        .Q(add_ln66_77_reg_1481[21]),
        .R(1'b0));
  FDRE \add_ln66_77_reg_1481_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(mac_muladd_16s_14ns_24s_29_4_1_U114_n_6),
        .Q(add_ln66_77_reg_1481[22]),
        .R(1'b0));
  FDRE \add_ln66_77_reg_1481_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(mac_muladd_16s_14ns_24s_29_4_1_U114_n_5),
        .Q(add_ln66_77_reg_1481[23]),
        .R(1'b0));
  FDRE \add_ln66_77_reg_1481_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(mac_muladd_16s_14ns_24s_29_4_1_U114_n_4),
        .Q(add_ln66_77_reg_1481[24]),
        .R(1'b0));
  FDRE \add_ln66_77_reg_1481_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(mac_muladd_16s_14ns_24s_29_4_1_U114_n_3),
        .Q(add_ln66_77_reg_1481[25]),
        .R(1'b0));
  FDRE \add_ln66_77_reg_1481_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(mac_muladd_16s_14ns_24s_29_4_1_U114_n_2),
        .Q(add_ln66_77_reg_1481[26]),
        .R(1'b0));
  FDRE \add_ln66_77_reg_1481_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(mac_muladd_16s_14ns_24s_29_4_1_U114_n_1),
        .Q(add_ln66_77_reg_1481[27]),
        .R(1'b0));
  FDRE \add_ln66_77_reg_1481_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(mac_muladd_16s_14ns_24s_29_4_1_U114_n_0),
        .Q(add_ln66_77_reg_1481[28]),
        .R(1'b0));
  FDRE \add_ln66_77_reg_1481_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(mac_muladd_16s_14ns_24s_29_4_1_U114_n_26),
        .Q(add_ln66_77_reg_1481[2]),
        .R(1'b0));
  FDRE \add_ln66_77_reg_1481_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(mac_muladd_16s_14ns_24s_29_4_1_U114_n_25),
        .Q(add_ln66_77_reg_1481[3]),
        .R(1'b0));
  FDRE \add_ln66_77_reg_1481_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(mac_muladd_16s_14ns_24s_29_4_1_U114_n_24),
        .Q(add_ln66_77_reg_1481[4]),
        .R(1'b0));
  FDRE \add_ln66_77_reg_1481_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(mac_muladd_16s_14ns_24s_29_4_1_U114_n_23),
        .Q(add_ln66_77_reg_1481[5]),
        .R(1'b0));
  FDRE \add_ln66_77_reg_1481_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(mac_muladd_16s_14ns_24s_29_4_1_U114_n_22),
        .Q(add_ln66_77_reg_1481[6]),
        .R(1'b0));
  FDRE \add_ln66_77_reg_1481_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(mac_muladd_16s_14ns_24s_29_4_1_U114_n_21),
        .Q(add_ln66_77_reg_1481[7]),
        .R(1'b0));
  FDRE \add_ln66_77_reg_1481_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(mac_muladd_16s_14ns_24s_29_4_1_U114_n_20),
        .Q(add_ln66_77_reg_1481[8]),
        .R(1'b0));
  FDRE \add_ln66_77_reg_1481_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(mac_muladd_16s_14ns_24s_29_4_1_U114_n_19),
        .Q(add_ln66_77_reg_1481[9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_am_addmul_16s_16s_13ns_29_4_1 am_addmul_16s_16s_13ns_29_4_1_U120
       (.ACOUT({am_addmul_16s_16s_13ns_29_4_1_U120_n_0,am_addmul_16s_16s_13ns_29_4_1_U120_n_1,am_addmul_16s_16s_13ns_29_4_1_U120_n_2,am_addmul_16s_16s_13ns_29_4_1_U120_n_3,am_addmul_16s_16s_13ns_29_4_1_U120_n_4,am_addmul_16s_16s_13ns_29_4_1_U120_n_5,am_addmul_16s_16s_13ns_29_4_1_U120_n_6,am_addmul_16s_16s_13ns_29_4_1_U120_n_7,am_addmul_16s_16s_13ns_29_4_1_U120_n_8,am_addmul_16s_16s_13ns_29_4_1_U120_n_9,am_addmul_16s_16s_13ns_29_4_1_U120_n_10,am_addmul_16s_16s_13ns_29_4_1_U120_n_11,am_addmul_16s_16s_13ns_29_4_1_U120_n_12,am_addmul_16s_16s_13ns_29_4_1_U120_n_13,am_addmul_16s_16s_13ns_29_4_1_U120_n_14,am_addmul_16s_16s_13ns_29_4_1_U120_n_15,am_addmul_16s_16s_13ns_29_4_1_U120_n_16,am_addmul_16s_16s_13ns_29_4_1_U120_n_17,am_addmul_16s_16s_13ns_29_4_1_U120_n_18,am_addmul_16s_16s_13ns_29_4_1_U120_n_19,am_addmul_16s_16s_13ns_29_4_1_U120_n_20,am_addmul_16s_16s_13ns_29_4_1_U120_n_21,am_addmul_16s_16s_13ns_29_4_1_U120_n_22,am_addmul_16s_16s_13ns_29_4_1_U120_n_23,am_addmul_16s_16s_13ns_29_4_1_U120_n_24,am_addmul_16s_16s_13ns_29_4_1_U120_n_25,am_addmul_16s_16s_13ns_29_4_1_U120_n_26,am_addmul_16s_16s_13ns_29_4_1_U120_n_27,am_addmul_16s_16s_13ns_29_4_1_U120_n_28,am_addmul_16s_16s_13ns_29_4_1_U120_n_29}),
        .CED(p_ZL19H_filter_FIR_int_40_30),
        .CEP(grp_fu_1009_ce),
        .E(p_ZL19H_filter_FIR_int_40_10),
        .P({am_addmul_16s_16s_13ns_29_4_1_U120_n_30,am_addmul_16s_16s_13ns_29_4_1_U120_n_31,am_addmul_16s_16s_13ns_29_4_1_U120_n_32,am_addmul_16s_16s_13ns_29_4_1_U120_n_33,am_addmul_16s_16s_13ns_29_4_1_U120_n_34,am_addmul_16s_16s_13ns_29_4_1_U120_n_35,am_addmul_16s_16s_13ns_29_4_1_U120_n_36,am_addmul_16s_16s_13ns_29_4_1_U120_n_37,am_addmul_16s_16s_13ns_29_4_1_U120_n_38,am_addmul_16s_16s_13ns_29_4_1_U120_n_39,am_addmul_16s_16s_13ns_29_4_1_U120_n_40,am_addmul_16s_16s_13ns_29_4_1_U120_n_41,am_addmul_16s_16s_13ns_29_4_1_U120_n_42,am_addmul_16s_16s_13ns_29_4_1_U120_n_43,am_addmul_16s_16s_13ns_29_4_1_U120_n_44,am_addmul_16s_16s_13ns_29_4_1_U120_n_45,am_addmul_16s_16s_13ns_29_4_1_U120_n_46,am_addmul_16s_16s_13ns_29_4_1_U120_n_47,am_addmul_16s_16s_13ns_29_4_1_U120_n_48,am_addmul_16s_16s_13ns_29_4_1_U120_n_49,am_addmul_16s_16s_13ns_29_4_1_U120_n_50,am_addmul_16s_16s_13ns_29_4_1_U120_n_51,am_addmul_16s_16s_13ns_29_4_1_U120_n_52,am_addmul_16s_16s_13ns_29_4_1_U120_n_53,am_addmul_16s_16s_13ns_29_4_1_U120_n_54,am_addmul_16s_16s_13ns_29_4_1_U120_n_55,am_addmul_16s_16s_13ns_29_4_1_U120_n_56,am_addmul_16s_16s_13ns_29_4_1_U120_n_57,am_addmul_16s_16s_13ns_29_4_1_U120_n_58}),
        .Q(p_ZL19H_filter_FIR_int_40_4),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .\p_ZL19H_filter_FIR_int_40_3_reg[0] (mod_value_load_reg_1186_pp0_iter1_reg),
        .\p_ZL19H_filter_FIR_int_40_3_reg[0]_0 (ap_CS_fsm_pp0_stage7));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_am_addmul_16s_16s_13ns_30_4_1 am_addmul_16s_16s_13ns_30_4_1_U102
       (.CEA2(p_ZL19H_filter_FIR_dec_40_30),
        .CEP(grp_fu_1001_ce),
        .E(p_ZL19H_filter_FIR_dec_40_10),
        .PCOUT({am_addmul_16s_16s_13ns_30_4_1_U102_n_0,am_addmul_16s_16s_13ns_30_4_1_U102_n_1,am_addmul_16s_16s_13ns_30_4_1_U102_n_2,am_addmul_16s_16s_13ns_30_4_1_U102_n_3,am_addmul_16s_16s_13ns_30_4_1_U102_n_4,am_addmul_16s_16s_13ns_30_4_1_U102_n_5,am_addmul_16s_16s_13ns_30_4_1_U102_n_6,am_addmul_16s_16s_13ns_30_4_1_U102_n_7,am_addmul_16s_16s_13ns_30_4_1_U102_n_8,am_addmul_16s_16s_13ns_30_4_1_U102_n_9,am_addmul_16s_16s_13ns_30_4_1_U102_n_10,am_addmul_16s_16s_13ns_30_4_1_U102_n_11,am_addmul_16s_16s_13ns_30_4_1_U102_n_12,am_addmul_16s_16s_13ns_30_4_1_U102_n_13,am_addmul_16s_16s_13ns_30_4_1_U102_n_14,am_addmul_16s_16s_13ns_30_4_1_U102_n_15,am_addmul_16s_16s_13ns_30_4_1_U102_n_16,am_addmul_16s_16s_13ns_30_4_1_U102_n_17,am_addmul_16s_16s_13ns_30_4_1_U102_n_18,am_addmul_16s_16s_13ns_30_4_1_U102_n_19,am_addmul_16s_16s_13ns_30_4_1_U102_n_20,am_addmul_16s_16s_13ns_30_4_1_U102_n_21,am_addmul_16s_16s_13ns_30_4_1_U102_n_22,am_addmul_16s_16s_13ns_30_4_1_U102_n_23,am_addmul_16s_16s_13ns_30_4_1_U102_n_24,am_addmul_16s_16s_13ns_30_4_1_U102_n_25,am_addmul_16s_16s_13ns_30_4_1_U102_n_26,am_addmul_16s_16s_13ns_30_4_1_U102_n_27,am_addmul_16s_16s_13ns_30_4_1_U102_n_28,am_addmul_16s_16s_13ns_30_4_1_U102_n_29,am_addmul_16s_16s_13ns_30_4_1_U102_n_30,am_addmul_16s_16s_13ns_30_4_1_U102_n_31,am_addmul_16s_16s_13ns_30_4_1_U102_n_32,am_addmul_16s_16s_13ns_30_4_1_U102_n_33,am_addmul_16s_16s_13ns_30_4_1_U102_n_34,am_addmul_16s_16s_13ns_30_4_1_U102_n_35,am_addmul_16s_16s_13ns_30_4_1_U102_n_36,am_addmul_16s_16s_13ns_30_4_1_U102_n_37,am_addmul_16s_16s_13ns_30_4_1_U102_n_38,am_addmul_16s_16s_13ns_30_4_1_U102_n_39,am_addmul_16s_16s_13ns_30_4_1_U102_n_40,am_addmul_16s_16s_13ns_30_4_1_U102_n_41,am_addmul_16s_16s_13ns_30_4_1_U102_n_42,am_addmul_16s_16s_13ns_30_4_1_U102_n_43,am_addmul_16s_16s_13ns_30_4_1_U102_n_44,am_addmul_16s_16s_13ns_30_4_1_U102_n_45,am_addmul_16s_16s_13ns_30_4_1_U102_n_46,am_addmul_16s_16s_13ns_30_4_1_U102_n_47}),
        .Q(p_ZL19H_filter_FIR_dec_40_4),
        .ap_clk(ap_clk),
        .\p_ZL19H_filter_FIR_dec_40_1_reg[0] ({\FSM_onehot_mod_value_reg_n_0_[3] ,\FSM_onehot_mod_value_reg_n_0_[2] ,\FSM_onehot_mod_value_reg_n_0_[1] }),
        .\p_ZL19H_filter_FIR_dec_40_1_reg[0]_0 (ap_block_pp0_stage0_subdone_grp0_done_reg_reg_n_0),
        .\p_ZL19H_filter_FIR_dec_40_3_reg[0] ({ap_CS_fsm_pp0_stage2,\ap_CS_fsm_reg_n_0_[0] }),
        .\p_ZL19H_filter_FIR_dec_40_3_reg[0]_0 (mod_value_load_reg_1186));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_ama_addmuladd_16s_16s_12s_29s_29_4_1 ama_addmuladd_16s_16s_12s_29s_29_4_1_U122
       (.ACOUT({am_addmul_16s_16s_13ns_29_4_1_U120_n_0,am_addmul_16s_16s_13ns_29_4_1_U120_n_1,am_addmul_16s_16s_13ns_29_4_1_U120_n_2,am_addmul_16s_16s_13ns_29_4_1_U120_n_3,am_addmul_16s_16s_13ns_29_4_1_U120_n_4,am_addmul_16s_16s_13ns_29_4_1_U120_n_5,am_addmul_16s_16s_13ns_29_4_1_U120_n_6,am_addmul_16s_16s_13ns_29_4_1_U120_n_7,am_addmul_16s_16s_13ns_29_4_1_U120_n_8,am_addmul_16s_16s_13ns_29_4_1_U120_n_9,am_addmul_16s_16s_13ns_29_4_1_U120_n_10,am_addmul_16s_16s_13ns_29_4_1_U120_n_11,am_addmul_16s_16s_13ns_29_4_1_U120_n_12,am_addmul_16s_16s_13ns_29_4_1_U120_n_13,am_addmul_16s_16s_13ns_29_4_1_U120_n_14,am_addmul_16s_16s_13ns_29_4_1_U120_n_15,am_addmul_16s_16s_13ns_29_4_1_U120_n_16,am_addmul_16s_16s_13ns_29_4_1_U120_n_17,am_addmul_16s_16s_13ns_29_4_1_U120_n_18,am_addmul_16s_16s_13ns_29_4_1_U120_n_19,am_addmul_16s_16s_13ns_29_4_1_U120_n_20,am_addmul_16s_16s_13ns_29_4_1_U120_n_21,am_addmul_16s_16s_13ns_29_4_1_U120_n_22,am_addmul_16s_16s_13ns_29_4_1_U120_n_23,am_addmul_16s_16s_13ns_29_4_1_U120_n_24,am_addmul_16s_16s_13ns_29_4_1_U120_n_25,am_addmul_16s_16s_13ns_29_4_1_U120_n_26,am_addmul_16s_16s_13ns_29_4_1_U120_n_27,am_addmul_16s_16s_13ns_29_4_1_U120_n_28,am_addmul_16s_16s_13ns_29_4_1_U120_n_29}),
        .CEAD(grp_fu_1164_ce),
        .D(data_in),
        .DSP_ALU_INST({ama_addmuladd_16s_16s_8ns_29s_29_4_1_U121_n_0,ama_addmuladd_16s_16s_8ns_29s_29_4_1_U121_n_1,ama_addmuladd_16s_16s_8ns_29s_29_4_1_U121_n_2,ama_addmuladd_16s_16s_8ns_29s_29_4_1_U121_n_3,ama_addmuladd_16s_16s_8ns_29s_29_4_1_U121_n_4,ama_addmuladd_16s_16s_8ns_29s_29_4_1_U121_n_5,ama_addmuladd_16s_16s_8ns_29s_29_4_1_U121_n_6,ama_addmuladd_16s_16s_8ns_29s_29_4_1_U121_n_7,ama_addmuladd_16s_16s_8ns_29s_29_4_1_U121_n_8,ama_addmuladd_16s_16s_8ns_29s_29_4_1_U121_n_9,ama_addmuladd_16s_16s_8ns_29s_29_4_1_U121_n_10,ama_addmuladd_16s_16s_8ns_29s_29_4_1_U121_n_11,ama_addmuladd_16s_16s_8ns_29s_29_4_1_U121_n_12,ama_addmuladd_16s_16s_8ns_29s_29_4_1_U121_n_13,ama_addmuladd_16s_16s_8ns_29s_29_4_1_U121_n_14,ama_addmuladd_16s_16s_8ns_29s_29_4_1_U121_n_15,ama_addmuladd_16s_16s_8ns_29s_29_4_1_U121_n_16,ama_addmuladd_16s_16s_8ns_29s_29_4_1_U121_n_17,ama_addmuladd_16s_16s_8ns_29s_29_4_1_U121_n_18,ama_addmuladd_16s_16s_8ns_29s_29_4_1_U121_n_19,ama_addmuladd_16s_16s_8ns_29s_29_4_1_U121_n_20,ama_addmuladd_16s_16s_8ns_29s_29_4_1_U121_n_21,ama_addmuladd_16s_16s_8ns_29s_29_4_1_U121_n_22,ama_addmuladd_16s_16s_8ns_29s_29_4_1_U121_n_23,ama_addmuladd_16s_16s_8ns_29s_29_4_1_U121_n_24,ama_addmuladd_16s_16s_8ns_29s_29_4_1_U121_n_25,ama_addmuladd_16s_16s_8ns_29s_29_4_1_U121_n_26,ama_addmuladd_16s_16s_8ns_29s_29_4_1_U121_n_27,ama_addmuladd_16s_16s_8ns_29s_29_4_1_U121_n_28}),
        .DSP_PREADD_INST(p_ZL19H_filter_FIR_int_40_30),
        .DSP_PREADD_INST_0(x_n_1_reg_1517),
        .E(p_ZL19H_filter_FIR_int_40_10),
        .P({ama_addmuladd_16s_16s_12s_29s_29_4_1_U122_n_0,ama_addmuladd_16s_16s_12s_29s_29_4_1_U122_n_1,ama_addmuladd_16s_16s_12s_29s_29_4_1_U122_n_2,ama_addmuladd_16s_16s_12s_29s_29_4_1_U122_n_3,ama_addmuladd_16s_16s_12s_29s_29_4_1_U122_n_4,ama_addmuladd_16s_16s_12s_29s_29_4_1_U122_n_5,ama_addmuladd_16s_16s_12s_29s_29_4_1_U122_n_6,ama_addmuladd_16s_16s_12s_29s_29_4_1_U122_n_7,ama_addmuladd_16s_16s_12s_29s_29_4_1_U122_n_8,ama_addmuladd_16s_16s_12s_29s_29_4_1_U122_n_9,ama_addmuladd_16s_16s_12s_29s_29_4_1_U122_n_10,ama_addmuladd_16s_16s_12s_29s_29_4_1_U122_n_11,ama_addmuladd_16s_16s_12s_29s_29_4_1_U122_n_12,ama_addmuladd_16s_16s_12s_29s_29_4_1_U122_n_13}),
        .Q({ap_CS_fsm_pp0_stage7,ap_CS_fsm_pp0_stage1}),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .\data_p2_reg[15] (ap_phi_reg_pp0_iter1_data_out_load_in_in_reg_175),
        .\p_ZL19H_filter_FIR_int_40_1_reg[0] (mod_value_load_reg_1186_pp0_iter1_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_ama_addmuladd_16s_16s_12s_30s_30_4_1 ama_addmuladd_16s_16s_12s_30s_30_4_1_U110
       (.A(regslice_both_input_r_U_n_26),
        .CEA2(grp_fu_1040_ce),
        .D({regslice_both_input_r_U_n_27,data_p1[14:0]}),
        .DSP_ALU_INST(p_ZL19H_filter_FIR_dec_40_30),
        .DSP_PREADD_INST(ap_condition_2567),
        .E(ap_NS_fsm[1]),
        .PCOUT({ama_addmuladd_16s_16s_8ns_30s_30_4_1_U106_n_0,ama_addmuladd_16s_16s_8ns_30s_30_4_1_U106_n_1,ama_addmuladd_16s_16s_8ns_30s_30_4_1_U106_n_2,ama_addmuladd_16s_16s_8ns_30s_30_4_1_U106_n_3,ama_addmuladd_16s_16s_8ns_30s_30_4_1_U106_n_4,ama_addmuladd_16s_16s_8ns_30s_30_4_1_U106_n_5,ama_addmuladd_16s_16s_8ns_30s_30_4_1_U106_n_6,ama_addmuladd_16s_16s_8ns_30s_30_4_1_U106_n_7,ama_addmuladd_16s_16s_8ns_30s_30_4_1_U106_n_8,ama_addmuladd_16s_16s_8ns_30s_30_4_1_U106_n_9,ama_addmuladd_16s_16s_8ns_30s_30_4_1_U106_n_10,ama_addmuladd_16s_16s_8ns_30s_30_4_1_U106_n_11,ama_addmuladd_16s_16s_8ns_30s_30_4_1_U106_n_12,ama_addmuladd_16s_16s_8ns_30s_30_4_1_U106_n_13,ama_addmuladd_16s_16s_8ns_30s_30_4_1_U106_n_14,ama_addmuladd_16s_16s_8ns_30s_30_4_1_U106_n_15,ama_addmuladd_16s_16s_8ns_30s_30_4_1_U106_n_16,ama_addmuladd_16s_16s_8ns_30s_30_4_1_U106_n_17,ama_addmuladd_16s_16s_8ns_30s_30_4_1_U106_n_18,ama_addmuladd_16s_16s_8ns_30s_30_4_1_U106_n_19,ama_addmuladd_16s_16s_8ns_30s_30_4_1_U106_n_20,ama_addmuladd_16s_16s_8ns_30s_30_4_1_U106_n_21,ama_addmuladd_16s_16s_8ns_30s_30_4_1_U106_n_22,ama_addmuladd_16s_16s_8ns_30s_30_4_1_U106_n_23,ama_addmuladd_16s_16s_8ns_30s_30_4_1_U106_n_24,ama_addmuladd_16s_16s_8ns_30s_30_4_1_U106_n_25,ama_addmuladd_16s_16s_8ns_30s_30_4_1_U106_n_26,ama_addmuladd_16s_16s_8ns_30s_30_4_1_U106_n_27,ama_addmuladd_16s_16s_8ns_30s_30_4_1_U106_n_28,ama_addmuladd_16s_16s_8ns_30s_30_4_1_U106_n_29,ama_addmuladd_16s_16s_8ns_30s_30_4_1_U106_n_30,ama_addmuladd_16s_16s_8ns_30s_30_4_1_U106_n_31,ama_addmuladd_16s_16s_8ns_30s_30_4_1_U106_n_32,ama_addmuladd_16s_16s_8ns_30s_30_4_1_U106_n_33,ama_addmuladd_16s_16s_8ns_30s_30_4_1_U106_n_34,ama_addmuladd_16s_16s_8ns_30s_30_4_1_U106_n_35,ama_addmuladd_16s_16s_8ns_30s_30_4_1_U106_n_36,ama_addmuladd_16s_16s_8ns_30s_30_4_1_U106_n_37,ama_addmuladd_16s_16s_8ns_30s_30_4_1_U106_n_38,ama_addmuladd_16s_16s_8ns_30s_30_4_1_U106_n_39,ama_addmuladd_16s_16s_8ns_30s_30_4_1_U106_n_40,ama_addmuladd_16s_16s_8ns_30s_30_4_1_U106_n_41,ama_addmuladd_16s_16s_8ns_30s_30_4_1_U106_n_42,ama_addmuladd_16s_16s_8ns_30s_30_4_1_U106_n_43,ama_addmuladd_16s_16s_8ns_30s_30_4_1_U106_n_44,ama_addmuladd_16s_16s_8ns_30s_30_4_1_U106_n_45,ama_addmuladd_16s_16s_8ns_30s_30_4_1_U106_n_46,ama_addmuladd_16s_16s_8ns_30s_30_4_1_U106_n_47}),
        .Q(p_ZL19H_filter_FIR_dec_40_1),
        .ap_clk(ap_clk),
        .\ap_port_reg_x_n_reg[15] (y1_phase3),
        .\ap_port_reg_x_n_reg[15]_0 (y1_phase2),
        .\ap_port_reg_x_n_reg[15]_1 (y1_phase1),
        .grp_FIR_filter_fu_188_x_n(grp_FIR_filter_fu_188_x_n));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_ama_addmuladd_16s_16s_8ns_29s_29_4_1 ama_addmuladd_16s_16s_8ns_29s_29_4_1_U121
       (.CEA2(ap_CS_fsm_state62),
        .CED(p_ZL19H_filter_FIR_int_40_00),
        .DSP_ALU_INST({am_addmul_16s_16s_13ns_29_4_1_U120_n_30,am_addmul_16s_16s_13ns_29_4_1_U120_n_31,am_addmul_16s_16s_13ns_29_4_1_U120_n_32,am_addmul_16s_16s_13ns_29_4_1_U120_n_33,am_addmul_16s_16s_13ns_29_4_1_U120_n_34,am_addmul_16s_16s_13ns_29_4_1_U120_n_35,am_addmul_16s_16s_13ns_29_4_1_U120_n_36,am_addmul_16s_16s_13ns_29_4_1_U120_n_37,am_addmul_16s_16s_13ns_29_4_1_U120_n_38,am_addmul_16s_16s_13ns_29_4_1_U120_n_39,am_addmul_16s_16s_13ns_29_4_1_U120_n_40,am_addmul_16s_16s_13ns_29_4_1_U120_n_41,am_addmul_16s_16s_13ns_29_4_1_U120_n_42,am_addmul_16s_16s_13ns_29_4_1_U120_n_43,am_addmul_16s_16s_13ns_29_4_1_U120_n_44,am_addmul_16s_16s_13ns_29_4_1_U120_n_45,am_addmul_16s_16s_13ns_29_4_1_U120_n_46,am_addmul_16s_16s_13ns_29_4_1_U120_n_47,am_addmul_16s_16s_13ns_29_4_1_U120_n_48,am_addmul_16s_16s_13ns_29_4_1_U120_n_49,am_addmul_16s_16s_13ns_29_4_1_U120_n_50,am_addmul_16s_16s_13ns_29_4_1_U120_n_51,am_addmul_16s_16s_13ns_29_4_1_U120_n_52,am_addmul_16s_16s_13ns_29_4_1_U120_n_53,am_addmul_16s_16s_13ns_29_4_1_U120_n_54,am_addmul_16s_16s_13ns_29_4_1_U120_n_55,am_addmul_16s_16s_13ns_29_4_1_U120_n_56,am_addmul_16s_16s_13ns_29_4_1_U120_n_57,am_addmul_16s_16s_13ns_29_4_1_U120_n_58}),
        .DSP_OUTPUT_INST({ap_CS_fsm_pp0_stage7,ap_CS_fsm_pp0_stage6,ap_CS_fsm_pp0_stage5,ap_CS_fsm_pp0_stage4}),
        .FIR_accu32_fu_1828_p2(p_0_in),
        .P({ama_addmuladd_16s_16s_8ns_29s_29_4_1_U121_n_0,ama_addmuladd_16s_16s_8ns_29s_29_4_1_U121_n_1,ama_addmuladd_16s_16s_8ns_29s_29_4_1_U121_n_2,ama_addmuladd_16s_16s_8ns_29s_29_4_1_U121_n_3,ama_addmuladd_16s_16s_8ns_29s_29_4_1_U121_n_4,ama_addmuladd_16s_16s_8ns_29s_29_4_1_U121_n_5,ama_addmuladd_16s_16s_8ns_29s_29_4_1_U121_n_6,ama_addmuladd_16s_16s_8ns_29s_29_4_1_U121_n_7,ama_addmuladd_16s_16s_8ns_29s_29_4_1_U121_n_8,ama_addmuladd_16s_16s_8ns_29s_29_4_1_U121_n_9,ama_addmuladd_16s_16s_8ns_29s_29_4_1_U121_n_10,ama_addmuladd_16s_16s_8ns_29s_29_4_1_U121_n_11,ama_addmuladd_16s_16s_8ns_29s_29_4_1_U121_n_12,ama_addmuladd_16s_16s_8ns_29s_29_4_1_U121_n_13,ama_addmuladd_16s_16s_8ns_29s_29_4_1_U121_n_14,ama_addmuladd_16s_16s_8ns_29s_29_4_1_U121_n_15,ama_addmuladd_16s_16s_8ns_29s_29_4_1_U121_n_16,ama_addmuladd_16s_16s_8ns_29s_29_4_1_U121_n_17,ama_addmuladd_16s_16s_8ns_29s_29_4_1_U121_n_18,ama_addmuladd_16s_16s_8ns_29s_29_4_1_U121_n_19,ama_addmuladd_16s_16s_8ns_29s_29_4_1_U121_n_20,ama_addmuladd_16s_16s_8ns_29s_29_4_1_U121_n_21,ama_addmuladd_16s_16s_8ns_29s_29_4_1_U121_n_22,ama_addmuladd_16s_16s_8ns_29s_29_4_1_U121_n_23,ama_addmuladd_16s_16s_8ns_29s_29_4_1_U121_n_24,ama_addmuladd_16s_16s_8ns_29s_29_4_1_U121_n_25,ama_addmuladd_16s_16s_8ns_29s_29_4_1_U121_n_26,ama_addmuladd_16s_16s_8ns_29s_29_4_1_U121_n_27,ama_addmuladd_16s_16s_8ns_29s_29_4_1_U121_n_28}),
        .Q(p_ZL19H_filter_FIR_int_40_1_load_reg_1511),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_ama_addmuladd_16s_16s_8ns_30s_30_4_1 ama_addmuladd_16s_16s_8ns_30s_30_4_1_U106
       (.A({regslice_both_input_r_U_n_29,data_p1[14:0]}),
        .CEP(grp_fu_1009_ce),
        .D(regslice_both_input_r_U_n_27),
        .DSP_A_B_DATA_INST(ap_CS_fsm_pp0_stage1),
        .DSP_A_B_DATA_INST_0(mod_value_load_reg_1186),
        .DSP_OUTPUT_INST({am_addmul_16s_16s_13ns_30_4_1_U102_n_0,am_addmul_16s_16s_13ns_30_4_1_U102_n_1,am_addmul_16s_16s_13ns_30_4_1_U102_n_2,am_addmul_16s_16s_13ns_30_4_1_U102_n_3,am_addmul_16s_16s_13ns_30_4_1_U102_n_4,am_addmul_16s_16s_13ns_30_4_1_U102_n_5,am_addmul_16s_16s_13ns_30_4_1_U102_n_6,am_addmul_16s_16s_13ns_30_4_1_U102_n_7,am_addmul_16s_16s_13ns_30_4_1_U102_n_8,am_addmul_16s_16s_13ns_30_4_1_U102_n_9,am_addmul_16s_16s_13ns_30_4_1_U102_n_10,am_addmul_16s_16s_13ns_30_4_1_U102_n_11,am_addmul_16s_16s_13ns_30_4_1_U102_n_12,am_addmul_16s_16s_13ns_30_4_1_U102_n_13,am_addmul_16s_16s_13ns_30_4_1_U102_n_14,am_addmul_16s_16s_13ns_30_4_1_U102_n_15,am_addmul_16s_16s_13ns_30_4_1_U102_n_16,am_addmul_16s_16s_13ns_30_4_1_U102_n_17,am_addmul_16s_16s_13ns_30_4_1_U102_n_18,am_addmul_16s_16s_13ns_30_4_1_U102_n_19,am_addmul_16s_16s_13ns_30_4_1_U102_n_20,am_addmul_16s_16s_13ns_30_4_1_U102_n_21,am_addmul_16s_16s_13ns_30_4_1_U102_n_22,am_addmul_16s_16s_13ns_30_4_1_U102_n_23,am_addmul_16s_16s_13ns_30_4_1_U102_n_24,am_addmul_16s_16s_13ns_30_4_1_U102_n_25,am_addmul_16s_16s_13ns_30_4_1_U102_n_26,am_addmul_16s_16s_13ns_30_4_1_U102_n_27,am_addmul_16s_16s_13ns_30_4_1_U102_n_28,am_addmul_16s_16s_13ns_30_4_1_U102_n_29,am_addmul_16s_16s_13ns_30_4_1_U102_n_30,am_addmul_16s_16s_13ns_30_4_1_U102_n_31,am_addmul_16s_16s_13ns_30_4_1_U102_n_32,am_addmul_16s_16s_13ns_30_4_1_U102_n_33,am_addmul_16s_16s_13ns_30_4_1_U102_n_34,am_addmul_16s_16s_13ns_30_4_1_U102_n_35,am_addmul_16s_16s_13ns_30_4_1_U102_n_36,am_addmul_16s_16s_13ns_30_4_1_U102_n_37,am_addmul_16s_16s_13ns_30_4_1_U102_n_38,am_addmul_16s_16s_13ns_30_4_1_U102_n_39,am_addmul_16s_16s_13ns_30_4_1_U102_n_40,am_addmul_16s_16s_13ns_30_4_1_U102_n_41,am_addmul_16s_16s_13ns_30_4_1_U102_n_42,am_addmul_16s_16s_13ns_30_4_1_U102_n_43,am_addmul_16s_16s_13ns_30_4_1_U102_n_44,am_addmul_16s_16s_13ns_30_4_1_U102_n_45,am_addmul_16s_16s_13ns_30_4_1_U102_n_46,am_addmul_16s_16s_13ns_30_4_1_U102_n_47}),
        .DSP_PREADD_INST(ap_NS_fsm[1]),
        .E(ap_condition_2567),
        .PCOUT({ama_addmuladd_16s_16s_8ns_30s_30_4_1_U106_n_0,ama_addmuladd_16s_16s_8ns_30s_30_4_1_U106_n_1,ama_addmuladd_16s_16s_8ns_30s_30_4_1_U106_n_2,ama_addmuladd_16s_16s_8ns_30s_30_4_1_U106_n_3,ama_addmuladd_16s_16s_8ns_30s_30_4_1_U106_n_4,ama_addmuladd_16s_16s_8ns_30s_30_4_1_U106_n_5,ama_addmuladd_16s_16s_8ns_30s_30_4_1_U106_n_6,ama_addmuladd_16s_16s_8ns_30s_30_4_1_U106_n_7,ama_addmuladd_16s_16s_8ns_30s_30_4_1_U106_n_8,ama_addmuladd_16s_16s_8ns_30s_30_4_1_U106_n_9,ama_addmuladd_16s_16s_8ns_30s_30_4_1_U106_n_10,ama_addmuladd_16s_16s_8ns_30s_30_4_1_U106_n_11,ama_addmuladd_16s_16s_8ns_30s_30_4_1_U106_n_12,ama_addmuladd_16s_16s_8ns_30s_30_4_1_U106_n_13,ama_addmuladd_16s_16s_8ns_30s_30_4_1_U106_n_14,ama_addmuladd_16s_16s_8ns_30s_30_4_1_U106_n_15,ama_addmuladd_16s_16s_8ns_30s_30_4_1_U106_n_16,ama_addmuladd_16s_16s_8ns_30s_30_4_1_U106_n_17,ama_addmuladd_16s_16s_8ns_30s_30_4_1_U106_n_18,ama_addmuladd_16s_16s_8ns_30s_30_4_1_U106_n_19,ama_addmuladd_16s_16s_8ns_30s_30_4_1_U106_n_20,ama_addmuladd_16s_16s_8ns_30s_30_4_1_U106_n_21,ama_addmuladd_16s_16s_8ns_30s_30_4_1_U106_n_22,ama_addmuladd_16s_16s_8ns_30s_30_4_1_U106_n_23,ama_addmuladd_16s_16s_8ns_30s_30_4_1_U106_n_24,ama_addmuladd_16s_16s_8ns_30s_30_4_1_U106_n_25,ama_addmuladd_16s_16s_8ns_30s_30_4_1_U106_n_26,ama_addmuladd_16s_16s_8ns_30s_30_4_1_U106_n_27,ama_addmuladd_16s_16s_8ns_30s_30_4_1_U106_n_28,ama_addmuladd_16s_16s_8ns_30s_30_4_1_U106_n_29,ama_addmuladd_16s_16s_8ns_30s_30_4_1_U106_n_30,ama_addmuladd_16s_16s_8ns_30s_30_4_1_U106_n_31,ama_addmuladd_16s_16s_8ns_30s_30_4_1_U106_n_32,ama_addmuladd_16s_16s_8ns_30s_30_4_1_U106_n_33,ama_addmuladd_16s_16s_8ns_30s_30_4_1_U106_n_34,ama_addmuladd_16s_16s_8ns_30s_30_4_1_U106_n_35,ama_addmuladd_16s_16s_8ns_30s_30_4_1_U106_n_36,ama_addmuladd_16s_16s_8ns_30s_30_4_1_U106_n_37,ama_addmuladd_16s_16s_8ns_30s_30_4_1_U106_n_38,ama_addmuladd_16s_16s_8ns_30s_30_4_1_U106_n_39,ama_addmuladd_16s_16s_8ns_30s_30_4_1_U106_n_40,ama_addmuladd_16s_16s_8ns_30s_30_4_1_U106_n_41,ama_addmuladd_16s_16s_8ns_30s_30_4_1_U106_n_42,ama_addmuladd_16s_16s_8ns_30s_30_4_1_U106_n_43,ama_addmuladd_16s_16s_8ns_30s_30_4_1_U106_n_44,ama_addmuladd_16s_16s_8ns_30s_30_4_1_U106_n_45,ama_addmuladd_16s_16s_8ns_30s_30_4_1_U106_n_46,ama_addmuladd_16s_16s_8ns_30s_30_4_1_U106_n_47}),
        .Q(p_ZL19H_filter_FIR_dec_40_1),
        .ap_clk(ap_clk));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \ap_CS_fsm[2]_i_1 
       (.I0(\ap_CS_fsm[2]_i_2_n_0 ),
        .I1(\ap_CS_fsm[2]_i_3_n_0 ),
        .I2(\ap_CS_fsm[2]_i_4_n_0 ),
        .I3(grp_FIR_filter_fu_188_n_1),
        .I4(\ap_CS_fsm[2]_i_5_n_0 ),
        .I5(grp_FIR_filter_fu_188_n_2),
        .O(ap_NS_fsm[2]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ap_CS_fsm[2]_i_2 
       (.I0(\ap_CS_fsm[2]_i_6_n_0 ),
        .I1(grp_FIR_filter_fu_188_n_7),
        .I2(ap_CS_fsm_pp0_stage58),
        .I3(ap_CS_fsm_pp0_stage77),
        .I4(ap_CS_fsm_pp0_stage81),
        .I5(ap_CS_fsm_pp0_stage30),
        .O(\ap_CS_fsm[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ap_CS_fsm[2]_i_3 
       (.I0(\ap_CS_fsm[2]_i_7_n_0 ),
        .I1(\ap_CS_fsm[2]_i_8_n_0 ),
        .I2(ap_CS_fsm_pp0_stage10),
        .I3(ap_CS_fsm_pp0_stage26),
        .I4(ap_CS_fsm_pp0_stage29),
        .I5(grp_FIR_filter_fu_188_n_5),
        .O(\ap_CS_fsm[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[2]_i_4 
       (.I0(ap_CS_fsm_pp0_stage63),
        .I1(ap_CS_fsm_pp0_stage65),
        .I2(ap_CS_fsm_pp0_stage37),
        .I3(ap_CS_fsm_pp0_stage72),
        .I4(grp_FIR_filter_fu_188_n_6),
        .I5(grp_FIR_filter_fu_188_n_8),
        .O(\ap_CS_fsm[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ap_CS_fsm[2]_i_5 
       (.I0(grp_fu_1099_ce),
        .I1(ap_CS_fsm_pp0_stage67),
        .I2(ap_condition_1329),
        .I3(ap_CS_fsm_pp0_stage64),
        .I4(ap_CS_fsm_pp0_stage21),
        .I5(grp_FIR_filter_fu_188_n_3),
        .O(\ap_CS_fsm[2]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \ap_CS_fsm[2]_i_6 
       (.I0(ap_CS_fsm_pp0_stage24),
        .I1(ap_CS_fsm_pp0_stage23),
        .I2(ap_CS_fsm_pp0_stage56),
        .I3(ap_CS_fsm_pp0_stage55),
        .I4(grp_FIR_filter_fu_188_n_9),
        .O(\ap_CS_fsm[2]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[2]_i_7 
       (.I0(ap_CS_fsm_pp0_stage19),
        .I1(ap_CS_fsm_pp0_stage20),
        .I2(ap_CS_fsm_pp0_stage3),
        .I3(ap_CS_fsm_pp0_stage4),
        .O(\ap_CS_fsm[2]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[2]_i_8 
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(ap_CS_fsm_pp0_stage50),
        .I3(ap_CS_fsm_pp0_stage11),
        .O(\ap_CS_fsm[2]_i_8_n_0 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[10]),
        .Q(ap_CS_fsm_pp0_stage10),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[11]),
        .Q(ap_CS_fsm_pp0_stage11),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[12]),
        .Q(ap_CS_fsm_pp0_stage12),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage12),
        .Q(ap_CS_fsm_pp0_stage13),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage13),
        .Q(ap_CS_fsm_pp0_stage14),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage14),
        .Q(ap_CS_fsm_pp0_stage15),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage15),
        .Q(ap_CS_fsm_pp0_stage16),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage16),
        .Q(ap_CS_fsm_pp0_stage17),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage17),
        .Q(ap_CS_fsm_pp0_stage18),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage18),
        .Q(ap_CS_fsm_pp0_stage19),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_pp0_stage1),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage19),
        .Q(ap_CS_fsm_pp0_stage20),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage20),
        .Q(ap_CS_fsm_pp0_stage21),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage21),
        .Q(ap_CS_fsm_pp0_stage22),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage22),
        .Q(ap_CS_fsm_pp0_stage23),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage23),
        .Q(ap_CS_fsm_pp0_stage24),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage24),
        .Q(ap_CS_fsm_pp0_stage25),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage25),
        .Q(ap_CS_fsm_pp0_stage26),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage26),
        .Q(ap_CS_fsm_pp0_stage27),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage27),
        .Q(ap_CS_fsm_pp0_stage28),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage28),
        .Q(ap_CS_fsm_pp0_stage29),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_pp0_stage2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage29),
        .Q(ap_CS_fsm_pp0_stage30),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage30),
        .Q(ap_CS_fsm_pp0_stage31),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[32] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage31),
        .Q(ap_CS_fsm_pp0_stage32),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[33] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage32),
        .Q(ap_CS_fsm_pp0_stage33),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[34] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage33),
        .Q(ap_CS_fsm_pp0_stage34),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[35] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage34),
        .Q(ap_CS_fsm_pp0_stage35),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[36] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage35),
        .Q(ap_CS_fsm_pp0_stage36),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[37] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage36),
        .Q(ap_CS_fsm_pp0_stage37),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[38] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage37),
        .Q(ap_CS_fsm_pp0_stage38),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[39] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage38),
        .Q(ap_CS_fsm_pp0_stage39),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage2),
        .Q(ap_CS_fsm_pp0_stage3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[40] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage39),
        .Q(ap_CS_fsm_pp0_stage40),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[41] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage40),
        .Q(ap_CS_fsm_pp0_stage41),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[42] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage41),
        .Q(ap_CS_fsm_pp0_stage42),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[43] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage42),
        .Q(ap_CS_fsm_pp0_stage43),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[44] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage43),
        .Q(ap_CS_fsm_pp0_stage44),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[45] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage44),
        .Q(ap_CS_fsm_pp0_stage45),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[46] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage45),
        .Q(ap_CS_fsm_pp0_stage46),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[47] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage46),
        .Q(ap_CS_fsm_pp0_stage47),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[48] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage47),
        .Q(ap_CS_fsm_pp0_stage48),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[49] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage48),
        .Q(ap_CS_fsm_pp0_stage49),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage3),
        .Q(ap_CS_fsm_pp0_stage4),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[50] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage49),
        .Q(ap_CS_fsm_pp0_stage50),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[51] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage50),
        .Q(ap_CS_fsm_pp0_stage51),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[52] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage51),
        .Q(ap_CS_fsm_pp0_stage52),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[53] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage52),
        .Q(ap_CS_fsm_pp0_stage53),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[54] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage53),
        .Q(ap_CS_fsm_pp0_stage54),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[55] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage54),
        .Q(ap_CS_fsm_pp0_stage55),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[56] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage55),
        .Q(ap_CS_fsm_pp0_stage56),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[57] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage56),
        .Q(ap_CS_fsm_pp0_stage57),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[58] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage57),
        .Q(ap_CS_fsm_pp0_stage58),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[59] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage58),
        .Q(ap_CS_fsm_pp0_stage59),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage4),
        .Q(ap_CS_fsm_pp0_stage5),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[60] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage59),
        .Q(ap_CS_fsm_pp0_stage60),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[61] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage60),
        .Q(\ap_CS_fsm_reg_n_0_[61] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[62] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[61] ),
        .Q(ap_CS_fsm_pp0_stage62),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[63] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage62),
        .Q(ap_CS_fsm_pp0_stage63),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[64] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage63),
        .Q(ap_CS_fsm_pp0_stage64),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[65] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage64),
        .Q(ap_CS_fsm_pp0_stage65),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[66] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage65),
        .Q(ap_CS_fsm_pp0_stage66),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[67] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage66),
        .Q(ap_CS_fsm_pp0_stage67),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[68] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage67),
        .Q(ap_CS_fsm_pp0_stage68),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[69] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage68),
        .Q(ap_CS_fsm_pp0_stage69),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage5),
        .Q(ap_CS_fsm_pp0_stage6),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[70] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage69),
        .Q(ap_CS_fsm_pp0_stage70),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[71] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage70),
        .Q(ap_CS_fsm_pp0_stage71),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[72] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage71),
        .Q(ap_CS_fsm_pp0_stage72),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[73] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage72),
        .Q(ap_CS_fsm_pp0_stage73),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[74] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage73),
        .Q(ap_CS_fsm_pp0_stage74),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[75] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage74),
        .Q(ap_CS_fsm_pp0_stage75),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[76] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage75),
        .Q(ap_CS_fsm_pp0_stage76),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[77] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage76),
        .Q(ap_CS_fsm_pp0_stage77),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[78] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage77),
        .Q(ap_CS_fsm_pp0_stage78),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[79] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage78),
        .Q(ap_CS_fsm_pp0_stage79),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage6),
        .Q(ap_CS_fsm_pp0_stage7),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[80] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage79),
        .Q(ap_CS_fsm_pp0_stage80),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[81] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage80),
        .Q(ap_CS_fsm_pp0_stage81),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[82] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage81),
        .Q(ap_CS_fsm_pp0_stage82),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[83] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage82),
        .Q(ap_CS_fsm_pp0_stage83),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[84] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage83),
        .Q(ap_CS_fsm_pp0_stage84),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[85] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage84),
        .Q(ap_CS_fsm_pp0_stage85),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[86] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage85),
        .Q(ap_CS_fsm_pp0_stage86),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[87] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage86),
        .Q(ap_CS_fsm_pp0_stage87),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage7),
        .Q(ap_CS_fsm_pp0_stage8),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage8),
        .Q(ap_condition_1329),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_block_pp0_stage0_subdone_grp0_done_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_input_r_U_n_3),
        .Q(ap_block_pp0_stage0_subdone_grp0_done_reg_reg_n_0),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_block_pp0_stage10_subdone_grp0_done_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_output_r_U_n_8),
        .Q(ap_block_pp0_stage10_subdone_grp0_done_reg),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_block_pp0_stage11_subdone_grp0_done_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_output_r_U_n_7),
        .Q(ap_block_pp0_stage11_subdone_grp0_done_reg),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_block_pp0_stage11_subdone_grp3_done_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_output_r_U_n_4),
        .Q(ap_block_pp0_stage11_subdone_grp3_done_reg),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_output_r_U_n_3),
        .Q(ap_enable_reg_pp0_iter1),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hA8)) 
    \ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[28]_i_1 
       (.I0(ap_condition_1329),
        .I1(mod_value_load_reg_1186[0]),
        .I2(mod_value_load_reg_1186[1]),
        .O(\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[28]_i_1_n_0 ));
  FDRE \ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175_reg[15] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[28]_i_1_n_0 ),
        .D(ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_1750_in[15]),
        .Q(ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[15]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175_reg[16] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[28]_i_1_n_0 ),
        .D(ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_1750_in[16]),
        .Q(ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[16]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175_reg[17] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[28]_i_1_n_0 ),
        .D(ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_1750_in[17]),
        .Q(ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[17]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175_reg[18] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[28]_i_1_n_0 ),
        .D(ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_1750_in[18]),
        .Q(ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[18]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175_reg[19] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[28]_i_1_n_0 ),
        .D(ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_1750_in[19]),
        .Q(ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[19]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175_reg[20] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[28]_i_1_n_0 ),
        .D(ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_1750_in[20]),
        .Q(ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[20]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175_reg[21] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[28]_i_1_n_0 ),
        .D(ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_1750_in[21]),
        .Q(ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[21]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175_reg[22] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[28]_i_1_n_0 ),
        .D(ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_1750_in[22]),
        .Q(ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[22]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175_reg[23] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[28]_i_1_n_0 ),
        .D(ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_1750_in[23]),
        .Q(ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[23]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175_reg[24] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[28]_i_1_n_0 ),
        .D(ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_1750_in[24]),
        .Q(ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[24]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175_reg[25] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[28]_i_1_n_0 ),
        .D(ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_1750_in[25]),
        .Q(ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[25]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175_reg[26] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[28]_i_1_n_0 ),
        .D(ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_1750_in[26]),
        .Q(ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[26]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175_reg[27] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[28]_i_1_n_0 ),
        .D(ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_1750_in[27]),
        .Q(ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[27]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175_reg[28] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[28]_i_1_n_0 ),
        .D(ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_1750_in[28]),
        .Q(ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[28]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_data_out_load_in_in_reg_175_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage87),
        .D(ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[15]),
        .Q(ap_phi_reg_pp0_iter1_data_out_load_in_in_reg_175[15]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_data_out_load_in_in_reg_175_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage87),
        .D(ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[16]),
        .Q(ap_phi_reg_pp0_iter1_data_out_load_in_in_reg_175[16]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_data_out_load_in_in_reg_175_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage87),
        .D(ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[17]),
        .Q(ap_phi_reg_pp0_iter1_data_out_load_in_in_reg_175[17]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_data_out_load_in_in_reg_175_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage87),
        .D(ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[18]),
        .Q(ap_phi_reg_pp0_iter1_data_out_load_in_in_reg_175[18]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_data_out_load_in_in_reg_175_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage87),
        .D(ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[19]),
        .Q(ap_phi_reg_pp0_iter1_data_out_load_in_in_reg_175[19]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_data_out_load_in_in_reg_175_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage87),
        .D(ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[20]),
        .Q(ap_phi_reg_pp0_iter1_data_out_load_in_in_reg_175[20]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_data_out_load_in_in_reg_175_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage87),
        .D(ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[21]),
        .Q(ap_phi_reg_pp0_iter1_data_out_load_in_in_reg_175[21]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_data_out_load_in_in_reg_175_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage87),
        .D(ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[22]),
        .Q(ap_phi_reg_pp0_iter1_data_out_load_in_in_reg_175[22]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_data_out_load_in_in_reg_175_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage87),
        .D(ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[23]),
        .Q(ap_phi_reg_pp0_iter1_data_out_load_in_in_reg_175[23]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_data_out_load_in_in_reg_175_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage87),
        .D(ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[24]),
        .Q(ap_phi_reg_pp0_iter1_data_out_load_in_in_reg_175[24]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_data_out_load_in_in_reg_175_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage87),
        .D(ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[25]),
        .Q(ap_phi_reg_pp0_iter1_data_out_load_in_in_reg_175[25]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_data_out_load_in_in_reg_175_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage87),
        .D(ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[26]),
        .Q(ap_phi_reg_pp0_iter1_data_out_load_in_in_reg_175[26]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_data_out_load_in_in_reg_175_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage87),
        .D(ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[27]),
        .Q(ap_phi_reg_pp0_iter1_data_out_load_in_in_reg_175[27]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_data_out_load_in_in_reg_175_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage87),
        .D(ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[28]),
        .Q(ap_phi_reg_pp0_iter1_data_out_load_in_in_reg_175[28]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_FIR_filter grp_FIR_filter_fu_188
       (.CEA2(ap_CS_fsm_state62),
        .E(ap_condition_2567),
        .FIR_accu32_fu_1828_p2(p_0_in),
        .Q({ap_CS_fsm_pp0_stage87,ap_CS_fsm_pp0_stage86,ap_CS_fsm_pp0_stage85,ap_CS_fsm_pp0_stage84,ap_CS_fsm_pp0_stage83,ap_CS_fsm_pp0_stage82,ap_CS_fsm_pp0_stage81,ap_CS_fsm_pp0_stage80,ap_CS_fsm_pp0_stage79,ap_CS_fsm_pp0_stage78,ap_CS_fsm_pp0_stage77,ap_CS_fsm_pp0_stage76,ap_CS_fsm_pp0_stage75,ap_CS_fsm_pp0_stage74,ap_CS_fsm_pp0_stage73,ap_CS_fsm_pp0_stage72,ap_CS_fsm_pp0_stage71,ap_CS_fsm_pp0_stage70,ap_CS_fsm_pp0_stage69,ap_CS_fsm_pp0_stage68,ap_CS_fsm_pp0_stage67,ap_CS_fsm_pp0_stage66,ap_CS_fsm_pp0_stage65,ap_CS_fsm_pp0_stage64,ap_CS_fsm_pp0_stage63,ap_CS_fsm_pp0_stage62,\ap_CS_fsm_reg_n_0_[61] ,ap_CS_fsm_pp0_stage60,ap_CS_fsm_pp0_stage59,ap_CS_fsm_pp0_stage58,ap_CS_fsm_pp0_stage57,ap_CS_fsm_pp0_stage56,ap_CS_fsm_pp0_stage55,ap_CS_fsm_pp0_stage54,ap_CS_fsm_pp0_stage53,ap_CS_fsm_pp0_stage52,ap_CS_fsm_pp0_stage51,ap_CS_fsm_pp0_stage50,ap_CS_fsm_pp0_stage49,ap_CS_fsm_pp0_stage48,ap_CS_fsm_pp0_stage47,ap_CS_fsm_pp0_stage46,ap_CS_fsm_pp0_stage45,ap_CS_fsm_pp0_stage44,ap_CS_fsm_pp0_stage43,ap_CS_fsm_pp0_stage42,ap_CS_fsm_pp0_stage41,ap_CS_fsm_pp0_stage40,ap_CS_fsm_pp0_stage39,ap_CS_fsm_pp0_stage38,ap_CS_fsm_pp0_stage37,ap_CS_fsm_pp0_stage36,ap_CS_fsm_pp0_stage35,ap_CS_fsm_pp0_stage34,ap_CS_fsm_pp0_stage33,ap_CS_fsm_pp0_stage32,ap_CS_fsm_pp0_stage31,ap_CS_fsm_pp0_stage30,ap_CS_fsm_pp0_stage29,ap_CS_fsm_pp0_stage28,ap_CS_fsm_pp0_stage27,ap_CS_fsm_pp0_stage26,ap_CS_fsm_pp0_stage25,ap_CS_fsm_pp0_stage24,ap_CS_fsm_pp0_stage23,ap_CS_fsm_pp0_stage22,ap_CS_fsm_pp0_stage21,ap_CS_fsm_pp0_stage20,ap_CS_fsm_pp0_stage19,ap_CS_fsm_pp0_stage18,ap_CS_fsm_pp0_stage17,ap_CS_fsm_pp0_stage16,ap_CS_fsm_pp0_stage15,ap_CS_fsm_pp0_stage14,ap_CS_fsm_pp0_stage13,ap_CS_fsm_pp0_stage12,ap_CS_fsm_pp0_stage11,ap_CS_fsm_pp0_stage10,ap_condition_1329,ap_CS_fsm_pp0_stage8,ap_CS_fsm_pp0_stage7,ap_CS_fsm_pp0_stage6,ap_CS_fsm_pp0_stage5,ap_CS_fsm_pp0_stage4,ap_CS_fsm_pp0_stage3,ap_CS_fsm_pp0_stage2,ap_CS_fsm_pp0_stage1,\ap_CS_fsm_reg_n_0_[0] }),
        .\ap_CS_fsm_reg[49]_0 (grp_FIR_filter_fu_188_n_5),
        .\ap_CS_fsm_reg[51]_0 (grp_FIR_filter_fu_188_n_1),
        .\ap_CS_fsm_reg[57]_0 (grp_FIR_filter_fu_188_n_9),
        .\ap_CS_fsm_reg[59]_0 (grp_FIR_filter_fu_188_n_6),
        .\ap_CS_fsm_reg[66]_0 (grp_FIR_filter_fu_188_n_7),
        .\ap_CS_fsm_reg[69]_0 (grp_FIR_filter_fu_188_n_8),
        .\ap_CS_fsm_reg[79]_0 (grp_FIR_filter_fu_188_n_2),
        .\ap_CS_fsm_reg[82]_0 (grp_FIR_filter_fu_188_n_3),
        .\ap_CS_fsm_reg[87]_0 (grp_FIR_filter_fu_188_n_10),
        .ap_block_pp0_stage10_subdone_grp0_done_reg(ap_block_pp0_stage10_subdone_grp0_done_reg),
        .ap_block_pp0_stage11_subdone_grp0_done_reg(ap_block_pp0_stage11_subdone_grp0_done_reg),
        .ap_clk(ap_clk),
        .ap_return(grp_FIR_filter_fu_188_ap_return),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_FIR_filter_fu_188_ap_start_reg(grp_FIR_filter_fu_188_ap_start_reg),
        .grp_FIR_filter_fu_188_ap_start_reg_reg(mod_value_load_reg_1186),
        .\mod_value_load_reg_1186_pp0_iter1_reg_reg[1] (ap_block_pp0_stage0_subdone_grp0_done_reg_reg_n_0),
        .x_n(grp_FIR_filter_fu_188_x_n));
  FDRE #(
    .INIT(1'b0)) 
    grp_FIR_filter_fu_188_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_FIR_filter_fu_188_n_10),
        .Q(grp_FIR_filter_fu_188_ap_start_reg),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_mac_muladd_16s_10s_28s_28_4_1 mac_muladd_16s_10s_28s_28_4_1_U101
       (.CEA1(p_ZL19H_filter_FIR_dec_41_10),
        .CEP(grp_fu_1001_ce),
        .DSP_ALU_INST(p_ZL19H_filter_FIR_dec_41_3),
        .DSP_A_B_DATA_INST({\FSM_onehot_mod_value_reg_n_0_[3] ,\FSM_onehot_mod_value_reg_n_0_[2] ,\FSM_onehot_mod_value_reg_n_0_[1] }),
        .DSP_OUTPUT_INST(ap_block_pp0_stage0_subdone_grp0_done_reg_reg_n_0),
        .DSP_OUTPUT_INST_0({ap_CS_fsm_pp0_stage3,ap_CS_fsm_pp0_stage2,ap_CS_fsm_pp0_stage1,\ap_CS_fsm_reg_n_0_[0] }),
        .E(ap_condition_2567),
        .P({mac_muladd_16s_10s_28s_28_4_1_U101_n_1,mac_muladd_16s_10s_28s_28_4_1_U101_n_2,mac_muladd_16s_10s_28s_28_4_1_U101_n_3,mac_muladd_16s_10s_28s_28_4_1_U101_n_4,mac_muladd_16s_10s_28s_28_4_1_U101_n_5,mac_muladd_16s_10s_28s_28_4_1_U101_n_6,mac_muladd_16s_10s_28s_28_4_1_U101_n_7,mac_muladd_16s_10s_28s_28_4_1_U101_n_8,mac_muladd_16s_10s_28s_28_4_1_U101_n_9,mac_muladd_16s_10s_28s_28_4_1_U101_n_10,mac_muladd_16s_10s_28s_28_4_1_U101_n_11,mac_muladd_16s_10s_28s_28_4_1_U101_n_12,mac_muladd_16s_10s_28s_28_4_1_U101_n_13,mac_muladd_16s_10s_28s_28_4_1_U101_n_14,mac_muladd_16s_10s_28s_28_4_1_U101_n_15,mac_muladd_16s_10s_28s_28_4_1_U101_n_16,mac_muladd_16s_10s_28s_28_4_1_U101_n_17,mac_muladd_16s_10s_28s_28_4_1_U101_n_18,mac_muladd_16s_10s_28s_28_4_1_U101_n_19,mac_muladd_16s_10s_28s_28_4_1_U101_n_20,mac_muladd_16s_10s_28s_28_4_1_U101_n_21,mac_muladd_16s_10s_28s_28_4_1_U101_n_22,mac_muladd_16s_10s_28s_28_4_1_U101_n_23,mac_muladd_16s_10s_28s_28_4_1_U101_n_24,mac_muladd_16s_10s_28s_28_4_1_U101_n_25,mac_muladd_16s_10s_28s_28_4_1_U101_n_26,mac_muladd_16s_10s_28s_28_4_1_U101_n_27,mac_muladd_16s_10s_28s_28_4_1_U101_n_28}),
        .Q(p_ZL19H_filter_FIR_dec_41_1),
        .ap_clk(ap_clk),
        .\p_ZL19H_filter_FIR_dec_41_1_reg[0] (mod_value_load_reg_1186));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_mac_muladd_16s_10s_28s_28_4_1_0 mac_muladd_16s_10s_28s_28_4_1_U104
       (.A({regslice_both_input_r_U_n_24,regslice_both_input_r_U_n_25,data_p1[14:0]}),
        .CEA1(p_ZL19H_filter_FIR_dec_43_10),
        .CEP(grp_fu_1009_ce),
        .D({mac_muladd_16s_10s_28s_28_4_1_U104_n_0,mac_muladd_16s_10s_28s_28_4_1_U104_n_1,mac_muladd_16s_10s_28s_28_4_1_U104_n_2,mac_muladd_16s_10s_28s_28_4_1_U104_n_3,mac_muladd_16s_10s_28s_28_4_1_U104_n_4,mac_muladd_16s_10s_28s_28_4_1_U104_n_5,mac_muladd_16s_10s_28s_28_4_1_U104_n_6,mac_muladd_16s_10s_28s_28_4_1_U104_n_7,mac_muladd_16s_10s_28s_28_4_1_U104_n_8,mac_muladd_16s_10s_28s_28_4_1_U104_n_9,mac_muladd_16s_10s_28s_28_4_1_U104_n_10,mac_muladd_16s_10s_28s_28_4_1_U104_n_11,mac_muladd_16s_10s_28s_28_4_1_U104_n_12,mac_muladd_16s_10s_28s_28_4_1_U104_n_13,mac_muladd_16s_10s_28s_28_4_1_U104_n_14,mac_muladd_16s_10s_28s_28_4_1_U104_n_15,mac_muladd_16s_10s_28s_28_4_1_U104_n_16,mac_muladd_16s_10s_28s_28_4_1_U104_n_17,mac_muladd_16s_10s_28s_28_4_1_U104_n_18,mac_muladd_16s_10s_28s_28_4_1_U104_n_19,mac_muladd_16s_10s_28s_28_4_1_U104_n_20,mac_muladd_16s_10s_28s_28_4_1_U104_n_21,mac_muladd_16s_10s_28s_28_4_1_U104_n_22,mac_muladd_16s_10s_28s_28_4_1_U104_n_23,mac_muladd_16s_10s_28s_28_4_1_U104_n_24,mac_muladd_16s_10s_28s_28_4_1_U104_n_25,mac_muladd_16s_10s_28s_28_4_1_U104_n_26,mac_muladd_16s_10s_28s_28_4_1_U104_n_27}),
        .DSP_ALU_INST(regslice_both_input_r_U_n_23),
        .E(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_pp0_stage1),
        .ap_clk(ap_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_mac_muladd_16s_10s_28s_28_4_1_1 mac_muladd_16s_10s_28s_28_4_1_U112
       (.CEP(grp_fu_1078_ce),
        .DSP_ALU_INST(p_ZL19H_filter_FIR_int_41_0),
        .DSP_ALU_INST_0(p_ZL19H_filter_FIR_int_41_3),
        .E(p_ZL19H_filter_FIR_int_41_10),
        .P({mac_muladd_16s_10s_28s_28_4_1_U112_n_0,mac_muladd_16s_10s_28s_28_4_1_U112_n_1,mac_muladd_16s_10s_28s_28_4_1_U112_n_2,mac_muladd_16s_10s_28s_28_4_1_U112_n_3,mac_muladd_16s_10s_28s_28_4_1_U112_n_4,mac_muladd_16s_10s_28s_28_4_1_U112_n_5,mac_muladd_16s_10s_28s_28_4_1_U112_n_6,mac_muladd_16s_10s_28s_28_4_1_U112_n_7,mac_muladd_16s_10s_28s_28_4_1_U112_n_8,mac_muladd_16s_10s_28s_28_4_1_U112_n_9,mac_muladd_16s_10s_28s_28_4_1_U112_n_10,mac_muladd_16s_10s_28s_28_4_1_U112_n_11,mac_muladd_16s_10s_28s_28_4_1_U112_n_12,mac_muladd_16s_10s_28s_28_4_1_U112_n_13,mac_muladd_16s_10s_28s_28_4_1_U112_n_14,mac_muladd_16s_10s_28s_28_4_1_U112_n_15,mac_muladd_16s_10s_28s_28_4_1_U112_n_16,mac_muladd_16s_10s_28s_28_4_1_U112_n_17,mac_muladd_16s_10s_28s_28_4_1_U112_n_18,mac_muladd_16s_10s_28s_28_4_1_U112_n_19,mac_muladd_16s_10s_28s_28_4_1_U112_n_20,mac_muladd_16s_10s_28s_28_4_1_U112_n_21,mac_muladd_16s_10s_28s_28_4_1_U112_n_22,mac_muladd_16s_10s_28s_28_4_1_U112_n_23,mac_muladd_16s_10s_28s_28_4_1_U112_n_24,mac_muladd_16s_10s_28s_28_4_1_U112_n_25,mac_muladd_16s_10s_28s_28_4_1_U112_n_26,mac_muladd_16s_10s_28s_28_4_1_U112_n_27}),
        .Q({ap_CS_fsm_pp0_stage3,ap_CS_fsm_pp0_stage2}),
        .ap_clk(ap_clk),
        .\p_ZL19H_filter_FIR_int_41_1_reg[0] (mod_value_load_reg_1186));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_mac_muladd_16s_10s_28s_28_4_1_2 mac_muladd_16s_10s_28s_28_4_1_U119
       (.CED(p_ZL19H_filter_FIR_int_40_00),
        .CEP(grp_fu_1123_ce),
        .E(p_ZL19H_filter_FIR_int_43_30),
        .P({mac_muladd_16s_10s_28s_28_4_1_U119_n_0,mac_muladd_16s_10s_28s_28_4_1_U119_n_1,mac_muladd_16s_10s_28s_28_4_1_U119_n_2,mac_muladd_16s_10s_28s_28_4_1_U119_n_3,mac_muladd_16s_10s_28s_28_4_1_U119_n_4,mac_muladd_16s_10s_28s_28_4_1_U119_n_5,mac_muladd_16s_10s_28s_28_4_1_U119_n_6,mac_muladd_16s_10s_28s_28_4_1_U119_n_7,mac_muladd_16s_10s_28s_28_4_1_U119_n_8,mac_muladd_16s_10s_28s_28_4_1_U119_n_9,mac_muladd_16s_10s_28s_28_4_1_U119_n_10,mac_muladd_16s_10s_28s_28_4_1_U119_n_11,mac_muladd_16s_10s_28s_28_4_1_U119_n_12,mac_muladd_16s_10s_28s_28_4_1_U119_n_13,mac_muladd_16s_10s_28s_28_4_1_U119_n_14,mac_muladd_16s_10s_28s_28_4_1_U119_n_15,mac_muladd_16s_10s_28s_28_4_1_U119_n_16,mac_muladd_16s_10s_28s_28_4_1_U119_n_17,mac_muladd_16s_10s_28s_28_4_1_U119_n_18,mac_muladd_16s_10s_28s_28_4_1_U119_n_19,mac_muladd_16s_10s_28s_28_4_1_U119_n_20,mac_muladd_16s_10s_28s_28_4_1_U119_n_21,mac_muladd_16s_10s_28s_28_4_1_U119_n_22,mac_muladd_16s_10s_28s_28_4_1_U119_n_23,mac_muladd_16s_10s_28s_28_4_1_U119_n_24,mac_muladd_16s_10s_28s_28_4_1_U119_n_25,mac_muladd_16s_10s_28s_28_4_1_U119_n_26,mac_muladd_16s_10s_28s_28_4_1_U119_n_27}),
        .Q({ap_CS_fsm_pp0_stage6,ap_CS_fsm_pp0_stage3}),
        .ap_clk(ap_clk),
        .ap_return(grp_FIR_filter_fu_188_ap_return),
        .\p_ZL19H_filter_FIR_int_43_3_reg[0] (mod_value_load_reg_1186));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_mac_muladd_16s_13ns_27s_29_4_1 mac_muladd_16s_13ns_27s_29_4_1_U116
       (.CEA2(grp_fu_1099_ce),
        .D({mac_muladd_16s_13ns_27s_29_4_1_U116_n_0,mac_muladd_16s_13ns_27s_29_4_1_U116_n_1,mac_muladd_16s_13ns_27s_29_4_1_U116_n_2,mac_muladd_16s_13ns_27s_29_4_1_U116_n_3,mac_muladd_16s_13ns_27s_29_4_1_U116_n_4,mac_muladd_16s_13ns_27s_29_4_1_U116_n_5,mac_muladd_16s_13ns_27s_29_4_1_U116_n_6,mac_muladd_16s_13ns_27s_29_4_1_U116_n_7,mac_muladd_16s_13ns_27s_29_4_1_U116_n_8,mac_muladd_16s_13ns_27s_29_4_1_U116_n_9,mac_muladd_16s_13ns_27s_29_4_1_U116_n_10,mac_muladd_16s_13ns_27s_29_4_1_U116_n_11,mac_muladd_16s_13ns_27s_29_4_1_U116_n_12,mac_muladd_16s_13ns_27s_29_4_1_U116_n_13,mac_muladd_16s_13ns_27s_29_4_1_U116_n_14,mac_muladd_16s_13ns_27s_29_4_1_U116_n_15,mac_muladd_16s_13ns_27s_29_4_1_U116_n_16,mac_muladd_16s_13ns_27s_29_4_1_U116_n_17,mac_muladd_16s_13ns_27s_29_4_1_U116_n_18,mac_muladd_16s_13ns_27s_29_4_1_U116_n_19,mac_muladd_16s_13ns_27s_29_4_1_U116_n_20,mac_muladd_16s_13ns_27s_29_4_1_U116_n_21,mac_muladd_16s_13ns_27s_29_4_1_U116_n_22,mac_muladd_16s_13ns_27s_29_4_1_U116_n_23,mac_muladd_16s_13ns_27s_29_4_1_U116_n_24,mac_muladd_16s_13ns_27s_29_4_1_U116_n_25,mac_muladd_16s_13ns_27s_29_4_1_U116_n_26,mac_muladd_16s_13ns_27s_29_4_1_U116_n_27,mac_muladd_16s_13ns_27s_29_4_1_U116_n_28}),
        .DSP_ALU_INST(p_ZL19H_filter_FIR_int_43_2),
        .P({mac_muladd_16s_8ns_27s_27_4_1_U113_n_0,mac_muladd_16s_8ns_27s_27_4_1_U113_n_1,mac_muladd_16s_8ns_27s_27_4_1_U113_n_2,mac_muladd_16s_8ns_27s_27_4_1_U113_n_3,mac_muladd_16s_8ns_27s_27_4_1_U113_n_4,mac_muladd_16s_8ns_27s_27_4_1_U113_n_5,mac_muladd_16s_8ns_27s_27_4_1_U113_n_6,mac_muladd_16s_8ns_27s_27_4_1_U113_n_7,mac_muladd_16s_8ns_27s_27_4_1_U113_n_8,mac_muladd_16s_8ns_27s_27_4_1_U113_n_9,mac_muladd_16s_8ns_27s_27_4_1_U113_n_10,mac_muladd_16s_8ns_27s_27_4_1_U113_n_11,mac_muladd_16s_8ns_27s_27_4_1_U113_n_12,mac_muladd_16s_8ns_27s_27_4_1_U113_n_13,mac_muladd_16s_8ns_27s_27_4_1_U113_n_14,mac_muladd_16s_8ns_27s_27_4_1_U113_n_15,mac_muladd_16s_8ns_27s_27_4_1_U113_n_16,mac_muladd_16s_8ns_27s_27_4_1_U113_n_17,mac_muladd_16s_8ns_27s_27_4_1_U113_n_18,mac_muladd_16s_8ns_27s_27_4_1_U113_n_19,mac_muladd_16s_8ns_27s_27_4_1_U113_n_20,mac_muladd_16s_8ns_27s_27_4_1_U113_n_21,mac_muladd_16s_8ns_27s_27_4_1_U113_n_22,mac_muladd_16s_8ns_27s_27_4_1_U113_n_23,mac_muladd_16s_8ns_27s_27_4_1_U113_n_24,mac_muladd_16s_8ns_27s_27_4_1_U113_n_25,mac_muladd_16s_8ns_27s_27_4_1_U113_n_26}),
        .Q({ap_CS_fsm_pp0_stage6,ap_CS_fsm_pp0_stage3}),
        .ap_clk(ap_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_mac_muladd_16s_13ns_27s_30_4_1 mac_muladd_16s_13ns_27s_30_4_1_U108
       (.CEA2(grp_fu_1040_ce),
        .DSP_ALU_INST(p_ZL19H_filter_FIR_dec_43_2),
        .P({mac_muladd_16s_8ns_27s_27_4_1_U100_n_0,mac_muladd_16s_8ns_27s_27_4_1_U100_n_1,mac_muladd_16s_8ns_27s_27_4_1_U100_n_2,mac_muladd_16s_8ns_27s_27_4_1_U100_n_3,mac_muladd_16s_8ns_27s_27_4_1_U100_n_4,mac_muladd_16s_8ns_27s_27_4_1_U100_n_5,mac_muladd_16s_8ns_27s_27_4_1_U100_n_6,mac_muladd_16s_8ns_27s_27_4_1_U100_n_7,mac_muladd_16s_8ns_27s_27_4_1_U100_n_8,mac_muladd_16s_8ns_27s_27_4_1_U100_n_9,mac_muladd_16s_8ns_27s_27_4_1_U100_n_10,mac_muladd_16s_8ns_27s_27_4_1_U100_n_11,mac_muladd_16s_8ns_27s_27_4_1_U100_n_12,mac_muladd_16s_8ns_27s_27_4_1_U100_n_13,mac_muladd_16s_8ns_27s_27_4_1_U100_n_14,mac_muladd_16s_8ns_27s_27_4_1_U100_n_15,mac_muladd_16s_8ns_27s_27_4_1_U100_n_16,mac_muladd_16s_8ns_27s_27_4_1_U100_n_17,mac_muladd_16s_8ns_27s_27_4_1_U100_n_18,mac_muladd_16s_8ns_27s_27_4_1_U100_n_19,mac_muladd_16s_8ns_27s_27_4_1_U100_n_20,mac_muladd_16s_8ns_27s_27_4_1_U100_n_21,mac_muladd_16s_8ns_27s_27_4_1_U100_n_22,mac_muladd_16s_8ns_27s_27_4_1_U100_n_23,mac_muladd_16s_8ns_27s_27_4_1_U100_n_24,mac_muladd_16s_8ns_27s_27_4_1_U100_n_25,mac_muladd_16s_8ns_27s_27_4_1_U100_n_26}),
        .Q({ap_CS_fsm_pp0_stage3,ap_CS_fsm_pp0_stage1}),
        .add_ln66_66_fu_710_p2(add_ln66_66_fu_710_p2),
        .ap_clk(ap_clk),
        .\y1_phase1_reg[14] (add_ln66_63_reg_1391));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_mac_muladd_16s_13ns_28s_29_4_1 mac_muladd_16s_13ns_28s_29_4_1_U115
       (.CEA2(grp_fu_1099_ce),
        .D({mac_muladd_16s_13ns_28s_29_4_1_U115_n_0,mac_muladd_16s_13ns_28s_29_4_1_U115_n_1,mac_muladd_16s_13ns_28s_29_4_1_U115_n_2,mac_muladd_16s_13ns_28s_29_4_1_U115_n_3,mac_muladd_16s_13ns_28s_29_4_1_U115_n_4,mac_muladd_16s_13ns_28s_29_4_1_U115_n_5,mac_muladd_16s_13ns_28s_29_4_1_U115_n_6,mac_muladd_16s_13ns_28s_29_4_1_U115_n_7,mac_muladd_16s_13ns_28s_29_4_1_U115_n_8,mac_muladd_16s_13ns_28s_29_4_1_U115_n_9,mac_muladd_16s_13ns_28s_29_4_1_U115_n_10,mac_muladd_16s_13ns_28s_29_4_1_U115_n_11,mac_muladd_16s_13ns_28s_29_4_1_U115_n_12,mac_muladd_16s_13ns_28s_29_4_1_U115_n_13,mac_muladd_16s_13ns_28s_29_4_1_U115_n_14,mac_muladd_16s_13ns_28s_29_4_1_U115_n_15,mac_muladd_16s_13ns_28s_29_4_1_U115_n_16,mac_muladd_16s_13ns_28s_29_4_1_U115_n_17,mac_muladd_16s_13ns_28s_29_4_1_U115_n_18,mac_muladd_16s_13ns_28s_29_4_1_U115_n_19,mac_muladd_16s_13ns_28s_29_4_1_U115_n_20,mac_muladd_16s_13ns_28s_29_4_1_U115_n_21,mac_muladd_16s_13ns_28s_29_4_1_U115_n_22,mac_muladd_16s_13ns_28s_29_4_1_U115_n_23,mac_muladd_16s_13ns_28s_29_4_1_U115_n_24,mac_muladd_16s_13ns_28s_29_4_1_U115_n_25,mac_muladd_16s_13ns_28s_29_4_1_U115_n_26,mac_muladd_16s_13ns_28s_29_4_1_U115_n_27,mac_muladd_16s_13ns_28s_29_4_1_U115_n_28}),
        .DSP_ALU_INST(p_ZL19H_filter_FIR_int_41_2),
        .P({mac_muladd_16s_10s_28s_28_4_1_U112_n_0,mac_muladd_16s_10s_28s_28_4_1_U112_n_1,mac_muladd_16s_10s_28s_28_4_1_U112_n_2,mac_muladd_16s_10s_28s_28_4_1_U112_n_3,mac_muladd_16s_10s_28s_28_4_1_U112_n_4,mac_muladd_16s_10s_28s_28_4_1_U112_n_5,mac_muladd_16s_10s_28s_28_4_1_U112_n_6,mac_muladd_16s_10s_28s_28_4_1_U112_n_7,mac_muladd_16s_10s_28s_28_4_1_U112_n_8,mac_muladd_16s_10s_28s_28_4_1_U112_n_9,mac_muladd_16s_10s_28s_28_4_1_U112_n_10,mac_muladd_16s_10s_28s_28_4_1_U112_n_11,mac_muladd_16s_10s_28s_28_4_1_U112_n_12,mac_muladd_16s_10s_28s_28_4_1_U112_n_13,mac_muladd_16s_10s_28s_28_4_1_U112_n_14,mac_muladd_16s_10s_28s_28_4_1_U112_n_15,mac_muladd_16s_10s_28s_28_4_1_U112_n_16,mac_muladd_16s_10s_28s_28_4_1_U112_n_17,mac_muladd_16s_10s_28s_28_4_1_U112_n_18,mac_muladd_16s_10s_28s_28_4_1_U112_n_19,mac_muladd_16s_10s_28s_28_4_1_U112_n_20,mac_muladd_16s_10s_28s_28_4_1_U112_n_21,mac_muladd_16s_10s_28s_28_4_1_U112_n_22,mac_muladd_16s_10s_28s_28_4_1_U112_n_23,mac_muladd_16s_10s_28s_28_4_1_U112_n_24,mac_muladd_16s_10s_28s_28_4_1_U112_n_25,mac_muladd_16s_10s_28s_28_4_1_U112_n_26,mac_muladd_16s_10s_28s_28_4_1_U112_n_27}),
        .Q({ap_CS_fsm_pp0_stage6,ap_CS_fsm_pp0_stage3}),
        .ap_clk(ap_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_mac_muladd_16s_13ns_28s_30_4_1 mac_muladd_16s_13ns_28s_30_4_1_U109
       (.CEA2(grp_fu_1040_ce),
        .DSP_ALU_INST(p_ZL19H_filter_FIR_dec_41_2),
        .P({mac_muladd_16s_10s_28s_28_4_1_U101_n_1,mac_muladd_16s_10s_28s_28_4_1_U101_n_2,mac_muladd_16s_10s_28s_28_4_1_U101_n_3,mac_muladd_16s_10s_28s_28_4_1_U101_n_4,mac_muladd_16s_10s_28s_28_4_1_U101_n_5,mac_muladd_16s_10s_28s_28_4_1_U101_n_6,mac_muladd_16s_10s_28s_28_4_1_U101_n_7,mac_muladd_16s_10s_28s_28_4_1_U101_n_8,mac_muladd_16s_10s_28s_28_4_1_U101_n_9,mac_muladd_16s_10s_28s_28_4_1_U101_n_10,mac_muladd_16s_10s_28s_28_4_1_U101_n_11,mac_muladd_16s_10s_28s_28_4_1_U101_n_12,mac_muladd_16s_10s_28s_28_4_1_U101_n_13,mac_muladd_16s_10s_28s_28_4_1_U101_n_14,mac_muladd_16s_10s_28s_28_4_1_U101_n_15,mac_muladd_16s_10s_28s_28_4_1_U101_n_16,mac_muladd_16s_10s_28s_28_4_1_U101_n_17,mac_muladd_16s_10s_28s_28_4_1_U101_n_18,mac_muladd_16s_10s_28s_28_4_1_U101_n_19,mac_muladd_16s_10s_28s_28_4_1_U101_n_20,mac_muladd_16s_10s_28s_28_4_1_U101_n_21,mac_muladd_16s_10s_28s_28_4_1_U101_n_22,mac_muladd_16s_10s_28s_28_4_1_U101_n_23,mac_muladd_16s_10s_28s_28_4_1_U101_n_24,mac_muladd_16s_10s_28s_28_4_1_U101_n_25,mac_muladd_16s_10s_28s_28_4_1_U101_n_26,mac_muladd_16s_10s_28s_28_4_1_U101_n_27,mac_muladd_16s_10s_28s_28_4_1_U101_n_28}),
        .Q({ap_CS_fsm_pp0_stage5,ap_CS_fsm_pp0_stage4,ap_CS_fsm_pp0_stage3,ap_CS_fsm_pp0_stage2,ap_CS_fsm_pp0_stage1}),
        .add_ln66_58_fu_737_p2(add_ln66_58_fu_737_p2),
        .ap_clk(ap_clk),
        .\y1_phase3_reg[14] (add_ln66_55_reg_1401));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_mac_muladd_16s_14ns_24s_29_4_1 mac_muladd_16s_14ns_24s_29_4_1_U114
       (.CEA2(grp_fu_1099_ce),
        .D({mac_muladd_16s_14ns_24s_29_4_1_U114_n_0,mac_muladd_16s_14ns_24s_29_4_1_U114_n_1,mac_muladd_16s_14ns_24s_29_4_1_U114_n_2,mac_muladd_16s_14ns_24s_29_4_1_U114_n_3,mac_muladd_16s_14ns_24s_29_4_1_U114_n_4,mac_muladd_16s_14ns_24s_29_4_1_U114_n_5,mac_muladd_16s_14ns_24s_29_4_1_U114_n_6,mac_muladd_16s_14ns_24s_29_4_1_U114_n_7,mac_muladd_16s_14ns_24s_29_4_1_U114_n_8,mac_muladd_16s_14ns_24s_29_4_1_U114_n_9,mac_muladd_16s_14ns_24s_29_4_1_U114_n_10,mac_muladd_16s_14ns_24s_29_4_1_U114_n_11,mac_muladd_16s_14ns_24s_29_4_1_U114_n_12,mac_muladd_16s_14ns_24s_29_4_1_U114_n_13,mac_muladd_16s_14ns_24s_29_4_1_U114_n_14,mac_muladd_16s_14ns_24s_29_4_1_U114_n_15,mac_muladd_16s_14ns_24s_29_4_1_U114_n_16,mac_muladd_16s_14ns_24s_29_4_1_U114_n_17,mac_muladd_16s_14ns_24s_29_4_1_U114_n_18,mac_muladd_16s_14ns_24s_29_4_1_U114_n_19,mac_muladd_16s_14ns_24s_29_4_1_U114_n_20,mac_muladd_16s_14ns_24s_29_4_1_U114_n_21,mac_muladd_16s_14ns_24s_29_4_1_U114_n_22,mac_muladd_16s_14ns_24s_29_4_1_U114_n_23,mac_muladd_16s_14ns_24s_29_4_1_U114_n_24,mac_muladd_16s_14ns_24s_29_4_1_U114_n_25,mac_muladd_16s_14ns_24s_29_4_1_U114_n_26,mac_muladd_16s_14ns_24s_29_4_1_U114_n_27,mac_muladd_16s_14ns_24s_29_4_1_U114_n_28}),
        .DSP_ALU_INST(p_ZL19H_filter_FIR_int_42_2),
        .P({mac_muladd_16s_6ns_24s_24_4_1_U111_n_1,mac_muladd_16s_6ns_24s_24_4_1_U111_n_2,mac_muladd_16s_6ns_24s_24_4_1_U111_n_3,mac_muladd_16s_6ns_24s_24_4_1_U111_n_4,mac_muladd_16s_6ns_24s_24_4_1_U111_n_5,mac_muladd_16s_6ns_24s_24_4_1_U111_n_6,mac_muladd_16s_6ns_24s_24_4_1_U111_n_7,mac_muladd_16s_6ns_24s_24_4_1_U111_n_8,mac_muladd_16s_6ns_24s_24_4_1_U111_n_9,mac_muladd_16s_6ns_24s_24_4_1_U111_n_10,mac_muladd_16s_6ns_24s_24_4_1_U111_n_11,mac_muladd_16s_6ns_24s_24_4_1_U111_n_12,mac_muladd_16s_6ns_24s_24_4_1_U111_n_13,mac_muladd_16s_6ns_24s_24_4_1_U111_n_14,mac_muladd_16s_6ns_24s_24_4_1_U111_n_15,mac_muladd_16s_6ns_24s_24_4_1_U111_n_16,mac_muladd_16s_6ns_24s_24_4_1_U111_n_17,mac_muladd_16s_6ns_24s_24_4_1_U111_n_18,mac_muladd_16s_6ns_24s_24_4_1_U111_n_19,mac_muladd_16s_6ns_24s_24_4_1_U111_n_20,mac_muladd_16s_6ns_24s_24_4_1_U111_n_21,mac_muladd_16s_6ns_24s_24_4_1_U111_n_22,mac_muladd_16s_6ns_24s_24_4_1_U111_n_23,mac_muladd_16s_6ns_24s_24_4_1_U111_n_24}),
        .Q({ap_CS_fsm_pp0_stage8,ap_CS_fsm_pp0_stage7,ap_CS_fsm_pp0_stage6,ap_CS_fsm_pp0_stage5,ap_CS_fsm_pp0_stage3}),
        .ap_clk(ap_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_mac_muladd_16s_14ns_24s_30_4_1 mac_muladd_16s_14ns_24s_30_4_1_U107
       (.CEA2(grp_fu_1040_ce),
        .DSP_ALU_INST(p_ZL19H_filter_FIR_dec_42_2),
        .P({mac_muladd_16s_6ns_24s_24_4_1_U99_n_0,mac_muladd_16s_6ns_24s_24_4_1_U99_n_1,mac_muladd_16s_6ns_24s_24_4_1_U99_n_2,mac_muladd_16s_6ns_24s_24_4_1_U99_n_3,mac_muladd_16s_6ns_24s_24_4_1_U99_n_4,mac_muladd_16s_6ns_24s_24_4_1_U99_n_5,mac_muladd_16s_6ns_24s_24_4_1_U99_n_6,mac_muladd_16s_6ns_24s_24_4_1_U99_n_7,mac_muladd_16s_6ns_24s_24_4_1_U99_n_8,mac_muladd_16s_6ns_24s_24_4_1_U99_n_9,mac_muladd_16s_6ns_24s_24_4_1_U99_n_10,mac_muladd_16s_6ns_24s_24_4_1_U99_n_11,mac_muladd_16s_6ns_24s_24_4_1_U99_n_12,mac_muladd_16s_6ns_24s_24_4_1_U99_n_13,mac_muladd_16s_6ns_24s_24_4_1_U99_n_14,mac_muladd_16s_6ns_24s_24_4_1_U99_n_15,mac_muladd_16s_6ns_24s_24_4_1_U99_n_16,mac_muladd_16s_6ns_24s_24_4_1_U99_n_17,mac_muladd_16s_6ns_24s_24_4_1_U99_n_18,mac_muladd_16s_6ns_24s_24_4_1_U99_n_19,mac_muladd_16s_6ns_24s_24_4_1_U99_n_20,mac_muladd_16s_6ns_24s_24_4_1_U99_n_21,mac_muladd_16s_6ns_24s_24_4_1_U99_n_22,mac_muladd_16s_6ns_24s_24_4_1_U99_n_23}),
        .Q({ap_CS_fsm_pp0_stage3,ap_CS_fsm_pp0_stage1}),
        .add_ln66_74_fu_683_p2(p_0_in__0),
        .ap_clk(ap_clk),
        .\y1_phase2_reg[8] (add_ln66_71_reg_1381));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_mac_muladd_16s_6ns_24s_24_4_1 mac_muladd_16s_6ns_24s_24_4_1_U103
       (.A({regslice_both_input_r_U_n_30,regslice_both_input_r_U_n_31,data_p1[14:0]}),
        .CEA1(p_ZL19H_filter_FIR_dec_42_10),
        .CEP(grp_fu_1009_ce),
        .D({mac_muladd_16s_6ns_24s_24_4_1_U103_n_0,mac_muladd_16s_6ns_24s_24_4_1_U103_n_1,mac_muladd_16s_6ns_24s_24_4_1_U103_n_2,mac_muladd_16s_6ns_24s_24_4_1_U103_n_3,mac_muladd_16s_6ns_24s_24_4_1_U103_n_4,mac_muladd_16s_6ns_24s_24_4_1_U103_n_5,mac_muladd_16s_6ns_24s_24_4_1_U103_n_6,mac_muladd_16s_6ns_24s_24_4_1_U103_n_7,mac_muladd_16s_6ns_24s_24_4_1_U103_n_8,mac_muladd_16s_6ns_24s_24_4_1_U103_n_9,mac_muladd_16s_6ns_24s_24_4_1_U103_n_10,mac_muladd_16s_6ns_24s_24_4_1_U103_n_11,mac_muladd_16s_6ns_24s_24_4_1_U103_n_12,mac_muladd_16s_6ns_24s_24_4_1_U103_n_13,mac_muladd_16s_6ns_24s_24_4_1_U103_n_14,mac_muladd_16s_6ns_24s_24_4_1_U103_n_15,mac_muladd_16s_6ns_24s_24_4_1_U103_n_16,mac_muladd_16s_6ns_24s_24_4_1_U103_n_17,mac_muladd_16s_6ns_24s_24_4_1_U103_n_18,mac_muladd_16s_6ns_24s_24_4_1_U103_n_19,mac_muladd_16s_6ns_24s_24_4_1_U103_n_20,mac_muladd_16s_6ns_24s_24_4_1_U103_n_21,mac_muladd_16s_6ns_24s_24_4_1_U103_n_22,mac_muladd_16s_6ns_24s_24_4_1_U103_n_23}),
        .DSP_ALU_INST({regslice_both_input_r_U_n_28,regslice_both_input_r_U_n_29}),
        .E(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_pp0_stage1),
        .ap_clk(ap_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_mac_muladd_16s_6ns_24s_24_4_1_3 mac_muladd_16s_6ns_24s_24_4_1_U111
       (.CEP(grp_fu_1078_ce),
        .DSP_ALU_INST(p_ZL19H_filter_FIR_int_42_0),
        .DSP_ALU_INST_0(p_ZL19H_filter_FIR_int_42_3),
        .E(p_ZL19H_filter_FIR_int_42_10),
        .P({mac_muladd_16s_6ns_24s_24_4_1_U111_n_1,mac_muladd_16s_6ns_24s_24_4_1_U111_n_2,mac_muladd_16s_6ns_24s_24_4_1_U111_n_3,mac_muladd_16s_6ns_24s_24_4_1_U111_n_4,mac_muladd_16s_6ns_24s_24_4_1_U111_n_5,mac_muladd_16s_6ns_24s_24_4_1_U111_n_6,mac_muladd_16s_6ns_24s_24_4_1_U111_n_7,mac_muladd_16s_6ns_24s_24_4_1_U111_n_8,mac_muladd_16s_6ns_24s_24_4_1_U111_n_9,mac_muladd_16s_6ns_24s_24_4_1_U111_n_10,mac_muladd_16s_6ns_24s_24_4_1_U111_n_11,mac_muladd_16s_6ns_24s_24_4_1_U111_n_12,mac_muladd_16s_6ns_24s_24_4_1_U111_n_13,mac_muladd_16s_6ns_24s_24_4_1_U111_n_14,mac_muladd_16s_6ns_24s_24_4_1_U111_n_15,mac_muladd_16s_6ns_24s_24_4_1_U111_n_16,mac_muladd_16s_6ns_24s_24_4_1_U111_n_17,mac_muladd_16s_6ns_24s_24_4_1_U111_n_18,mac_muladd_16s_6ns_24s_24_4_1_U111_n_19,mac_muladd_16s_6ns_24s_24_4_1_U111_n_20,mac_muladd_16s_6ns_24s_24_4_1_U111_n_21,mac_muladd_16s_6ns_24s_24_4_1_U111_n_22,mac_muladd_16s_6ns_24s_24_4_1_U111_n_23,mac_muladd_16s_6ns_24s_24_4_1_U111_n_24}),
        .Q({ap_CS_fsm_pp0_stage6,ap_CS_fsm_pp0_stage5,ap_CS_fsm_pp0_stage4,ap_CS_fsm_pp0_stage3,ap_CS_fsm_pp0_stage2}),
        .ap_clk(ap_clk),
        .\p_ZL19H_filter_FIR_int_42_1_reg[0] (mod_value_load_reg_1186));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_mac_muladd_16s_6ns_24s_24_4_1_4 mac_muladd_16s_6ns_24s_24_4_1_U117
       (.CED(p_ZL19H_filter_FIR_int_40_00),
        .CEP(grp_fu_1123_ce),
        .E(p_ZL19H_filter_FIR_int_42_30),
        .P({mac_muladd_16s_6ns_24s_24_4_1_U117_n_0,mac_muladd_16s_6ns_24s_24_4_1_U117_n_1,mac_muladd_16s_6ns_24s_24_4_1_U117_n_2,mac_muladd_16s_6ns_24s_24_4_1_U117_n_3,mac_muladd_16s_6ns_24s_24_4_1_U117_n_4,mac_muladd_16s_6ns_24s_24_4_1_U117_n_5,mac_muladd_16s_6ns_24s_24_4_1_U117_n_6,mac_muladd_16s_6ns_24s_24_4_1_U117_n_7,mac_muladd_16s_6ns_24s_24_4_1_U117_n_8,mac_muladd_16s_6ns_24s_24_4_1_U117_n_9,mac_muladd_16s_6ns_24s_24_4_1_U117_n_10,mac_muladd_16s_6ns_24s_24_4_1_U117_n_11,mac_muladd_16s_6ns_24s_24_4_1_U117_n_12,mac_muladd_16s_6ns_24s_24_4_1_U117_n_13,mac_muladd_16s_6ns_24s_24_4_1_U117_n_14,mac_muladd_16s_6ns_24s_24_4_1_U117_n_15,mac_muladd_16s_6ns_24s_24_4_1_U117_n_16,mac_muladd_16s_6ns_24s_24_4_1_U117_n_17,mac_muladd_16s_6ns_24s_24_4_1_U117_n_18,mac_muladd_16s_6ns_24s_24_4_1_U117_n_19,mac_muladd_16s_6ns_24s_24_4_1_U117_n_20,mac_muladd_16s_6ns_24s_24_4_1_U117_n_21,mac_muladd_16s_6ns_24s_24_4_1_U117_n_22,mac_muladd_16s_6ns_24s_24_4_1_U117_n_23}),
        .Q({ap_CS_fsm_pp0_stage6,ap_CS_fsm_pp0_stage3}),
        .S(mac_muladd_16s_6ns_24s_24_4_1_U117_n_25),
        .ap_clk(ap_clk),
        .\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175_reg[28] (mac_muladd_16s_10s_28s_28_4_1_U119_n_0),
        .\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175_reg[28]_0 (add_ln66_69_reg_1486[28]),
        .\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175_reg[28]_1 (mac_muladd_16s_8ns_27s_27_4_1_U118_n_3),
        .ap_return(grp_FIR_filter_fu_188_ap_return),
        .\p_ZL19H_filter_FIR_int_42_3_reg[0] (mod_value_load_reg_1186));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_mac_muladd_16s_6ns_24s_24_4_1_5 mac_muladd_16s_6ns_24s_24_4_1_U99
       (.CEA1(p_ZL19H_filter_FIR_dec_42_10),
        .CEP(grp_fu_1001_ce),
        .DSP_ALU_INST(p_ZL19H_filter_FIR_dec_42_3),
        .DSP_A_B_DATA_INST(ap_block_pp0_stage0_subdone_grp0_done_reg_reg_n_0),
        .DSP_A_B_DATA_INST_0({\FSM_onehot_mod_value_reg_n_0_[3] ,\FSM_onehot_mod_value_reg_n_0_[2] ,\FSM_onehot_mod_value_reg_n_0_[1] }),
        .E(ap_condition_2567),
        .P({mac_muladd_16s_6ns_24s_24_4_1_U99_n_0,mac_muladd_16s_6ns_24s_24_4_1_U99_n_1,mac_muladd_16s_6ns_24s_24_4_1_U99_n_2,mac_muladd_16s_6ns_24s_24_4_1_U99_n_3,mac_muladd_16s_6ns_24s_24_4_1_U99_n_4,mac_muladd_16s_6ns_24s_24_4_1_U99_n_5,mac_muladd_16s_6ns_24s_24_4_1_U99_n_6,mac_muladd_16s_6ns_24s_24_4_1_U99_n_7,mac_muladd_16s_6ns_24s_24_4_1_U99_n_8,mac_muladd_16s_6ns_24s_24_4_1_U99_n_9,mac_muladd_16s_6ns_24s_24_4_1_U99_n_10,mac_muladd_16s_6ns_24s_24_4_1_U99_n_11,mac_muladd_16s_6ns_24s_24_4_1_U99_n_12,mac_muladd_16s_6ns_24s_24_4_1_U99_n_13,mac_muladd_16s_6ns_24s_24_4_1_U99_n_14,mac_muladd_16s_6ns_24s_24_4_1_U99_n_15,mac_muladd_16s_6ns_24s_24_4_1_U99_n_16,mac_muladd_16s_6ns_24s_24_4_1_U99_n_17,mac_muladd_16s_6ns_24s_24_4_1_U99_n_18,mac_muladd_16s_6ns_24s_24_4_1_U99_n_19,mac_muladd_16s_6ns_24s_24_4_1_U99_n_20,mac_muladd_16s_6ns_24s_24_4_1_U99_n_21,mac_muladd_16s_6ns_24s_24_4_1_U99_n_22,mac_muladd_16s_6ns_24s_24_4_1_U99_n_23}),
        .Q(p_ZL19H_filter_FIR_dec_42_1),
        .ap_clk(ap_clk),
        .\p_ZL19H_filter_FIR_dec_42_1_reg[0] ({ap_CS_fsm_pp0_stage1,\ap_CS_fsm_reg_n_0_[0] }),
        .\p_ZL19H_filter_FIR_dec_42_1_reg[0]_0 (mod_value_load_reg_1186));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_mac_muladd_16s_8ns_27s_27_4_1 mac_muladd_16s_8ns_27s_27_4_1_U100
       (.CEA1(p_ZL19H_filter_FIR_dec_43_10),
        .CEP(grp_fu_1001_ce),
        .DSP_ALU_INST(p_ZL19H_filter_FIR_dec_43_3),
        .DSP_A_B_DATA_INST({\FSM_onehot_mod_value_reg_n_0_[3] ,\FSM_onehot_mod_value_reg_n_0_[2] ,\FSM_onehot_mod_value_reg_n_0_[1] }),
        .DSP_A_B_DATA_INST_0(ap_block_pp0_stage0_subdone_grp0_done_reg_reg_n_0),
        .E(ap_condition_2567),
        .P({mac_muladd_16s_8ns_27s_27_4_1_U100_n_0,mac_muladd_16s_8ns_27s_27_4_1_U100_n_1,mac_muladd_16s_8ns_27s_27_4_1_U100_n_2,mac_muladd_16s_8ns_27s_27_4_1_U100_n_3,mac_muladd_16s_8ns_27s_27_4_1_U100_n_4,mac_muladd_16s_8ns_27s_27_4_1_U100_n_5,mac_muladd_16s_8ns_27s_27_4_1_U100_n_6,mac_muladd_16s_8ns_27s_27_4_1_U100_n_7,mac_muladd_16s_8ns_27s_27_4_1_U100_n_8,mac_muladd_16s_8ns_27s_27_4_1_U100_n_9,mac_muladd_16s_8ns_27s_27_4_1_U100_n_10,mac_muladd_16s_8ns_27s_27_4_1_U100_n_11,mac_muladd_16s_8ns_27s_27_4_1_U100_n_12,mac_muladd_16s_8ns_27s_27_4_1_U100_n_13,mac_muladd_16s_8ns_27s_27_4_1_U100_n_14,mac_muladd_16s_8ns_27s_27_4_1_U100_n_15,mac_muladd_16s_8ns_27s_27_4_1_U100_n_16,mac_muladd_16s_8ns_27s_27_4_1_U100_n_17,mac_muladd_16s_8ns_27s_27_4_1_U100_n_18,mac_muladd_16s_8ns_27s_27_4_1_U100_n_19,mac_muladd_16s_8ns_27s_27_4_1_U100_n_20,mac_muladd_16s_8ns_27s_27_4_1_U100_n_21,mac_muladd_16s_8ns_27s_27_4_1_U100_n_22,mac_muladd_16s_8ns_27s_27_4_1_U100_n_23,mac_muladd_16s_8ns_27s_27_4_1_U100_n_24,mac_muladd_16s_8ns_27s_27_4_1_U100_n_25,mac_muladd_16s_8ns_27s_27_4_1_U100_n_26}),
        .Q(p_ZL19H_filter_FIR_dec_43_1),
        .ap_clk(ap_clk),
        .\p_ZL19H_filter_FIR_dec_43_1_reg[0] ({ap_CS_fsm_pp0_stage1,\ap_CS_fsm_reg_n_0_[0] }),
        .\p_ZL19H_filter_FIR_dec_43_1_reg[0]_0 (mod_value_load_reg_1186));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_mac_muladd_16s_8ns_27s_27_4_1_6 mac_muladd_16s_8ns_27s_27_4_1_U105
       (.A({regslice_both_input_r_U_n_21,regslice_both_input_r_U_n_22,data_p1[14:0]}),
        .CEP(grp_fu_1009_ce),
        .D({mac_muladd_16s_8ns_27s_27_4_1_U105_n_1,mac_muladd_16s_8ns_27s_27_4_1_U105_n_2,mac_muladd_16s_8ns_27s_27_4_1_U105_n_3,mac_muladd_16s_8ns_27s_27_4_1_U105_n_4,mac_muladd_16s_8ns_27s_27_4_1_U105_n_5,mac_muladd_16s_8ns_27s_27_4_1_U105_n_6,mac_muladd_16s_8ns_27s_27_4_1_U105_n_7,mac_muladd_16s_8ns_27s_27_4_1_U105_n_8,mac_muladd_16s_8ns_27s_27_4_1_U105_n_9,mac_muladd_16s_8ns_27s_27_4_1_U105_n_10,mac_muladd_16s_8ns_27s_27_4_1_U105_n_11,mac_muladd_16s_8ns_27s_27_4_1_U105_n_12,mac_muladd_16s_8ns_27s_27_4_1_U105_n_13,mac_muladd_16s_8ns_27s_27_4_1_U105_n_14,mac_muladd_16s_8ns_27s_27_4_1_U105_n_15,mac_muladd_16s_8ns_27s_27_4_1_U105_n_16,mac_muladd_16s_8ns_27s_27_4_1_U105_n_17,mac_muladd_16s_8ns_27s_27_4_1_U105_n_18,mac_muladd_16s_8ns_27s_27_4_1_U105_n_19,mac_muladd_16s_8ns_27s_27_4_1_U105_n_20,mac_muladd_16s_8ns_27s_27_4_1_U105_n_21,mac_muladd_16s_8ns_27s_27_4_1_U105_n_22,mac_muladd_16s_8ns_27s_27_4_1_U105_n_23,mac_muladd_16s_8ns_27s_27_4_1_U105_n_24,mac_muladd_16s_8ns_27s_27_4_1_U105_n_25,mac_muladd_16s_8ns_27s_27_4_1_U105_n_26,mac_muladd_16s_8ns_27s_27_4_1_U105_n_27}),
        .DSP_ALU_INST(p_ZL19H_filter_FIR_dec_41_10),
        .DSP_ALU_INST_0(regslice_both_input_r_U_n_20),
        .E(ap_NS_fsm[1]),
        .Q({ap_CS_fsm_pp0_stage4,ap_CS_fsm_pp0_stage3,ap_CS_fsm_pp0_stage2,ap_CS_fsm_pp0_stage1}),
        .ap_clk(ap_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_mac_muladd_16s_8ns_27s_27_4_1_7 mac_muladd_16s_8ns_27s_27_4_1_U113
       (.CEP(grp_fu_1078_ce),
        .DSP_ALU_INST(p_ZL19H_filter_FIR_int_43_0),
        .DSP_ALU_INST_0(p_ZL19H_filter_FIR_int_43_3),
        .E(p_ZL19H_filter_FIR_int_43_10),
        .P({mac_muladd_16s_8ns_27s_27_4_1_U113_n_0,mac_muladd_16s_8ns_27s_27_4_1_U113_n_1,mac_muladd_16s_8ns_27s_27_4_1_U113_n_2,mac_muladd_16s_8ns_27s_27_4_1_U113_n_3,mac_muladd_16s_8ns_27s_27_4_1_U113_n_4,mac_muladd_16s_8ns_27s_27_4_1_U113_n_5,mac_muladd_16s_8ns_27s_27_4_1_U113_n_6,mac_muladd_16s_8ns_27s_27_4_1_U113_n_7,mac_muladd_16s_8ns_27s_27_4_1_U113_n_8,mac_muladd_16s_8ns_27s_27_4_1_U113_n_9,mac_muladd_16s_8ns_27s_27_4_1_U113_n_10,mac_muladd_16s_8ns_27s_27_4_1_U113_n_11,mac_muladd_16s_8ns_27s_27_4_1_U113_n_12,mac_muladd_16s_8ns_27s_27_4_1_U113_n_13,mac_muladd_16s_8ns_27s_27_4_1_U113_n_14,mac_muladd_16s_8ns_27s_27_4_1_U113_n_15,mac_muladd_16s_8ns_27s_27_4_1_U113_n_16,mac_muladd_16s_8ns_27s_27_4_1_U113_n_17,mac_muladd_16s_8ns_27s_27_4_1_U113_n_18,mac_muladd_16s_8ns_27s_27_4_1_U113_n_19,mac_muladd_16s_8ns_27s_27_4_1_U113_n_20,mac_muladd_16s_8ns_27s_27_4_1_U113_n_21,mac_muladd_16s_8ns_27s_27_4_1_U113_n_22,mac_muladd_16s_8ns_27s_27_4_1_U113_n_23,mac_muladd_16s_8ns_27s_27_4_1_U113_n_24,mac_muladd_16s_8ns_27s_27_4_1_U113_n_25,mac_muladd_16s_8ns_27s_27_4_1_U113_n_26}),
        .Q({ap_CS_fsm_pp0_stage3,ap_CS_fsm_pp0_stage2}),
        .ap_clk(ap_clk),
        .\p_ZL19H_filter_FIR_int_43_1_reg[0] (mod_value_load_reg_1186));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_mac_muladd_16s_8ns_27s_27_4_1_8 mac_muladd_16s_8ns_27s_27_4_1_U118
       (.CED(p_ZL19H_filter_FIR_int_40_00),
        .CEP(grp_fu_1123_ce),
        .D(ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_1750_in),
        .E(p_ZL19H_filter_FIR_int_41_30),
        .P({mac_muladd_16s_6ns_24s_24_4_1_U117_n_0,mac_muladd_16s_6ns_24s_24_4_1_U117_n_1,mac_muladd_16s_6ns_24s_24_4_1_U117_n_2,mac_muladd_16s_6ns_24s_24_4_1_U117_n_3,mac_muladd_16s_6ns_24s_24_4_1_U117_n_4,mac_muladd_16s_6ns_24s_24_4_1_U117_n_5,mac_muladd_16s_6ns_24s_24_4_1_U117_n_6,mac_muladd_16s_6ns_24s_24_4_1_U117_n_7,mac_muladd_16s_6ns_24s_24_4_1_U117_n_8,mac_muladd_16s_6ns_24s_24_4_1_U117_n_9,mac_muladd_16s_6ns_24s_24_4_1_U117_n_10,mac_muladd_16s_6ns_24s_24_4_1_U117_n_11,mac_muladd_16s_6ns_24s_24_4_1_U117_n_12,mac_muladd_16s_6ns_24s_24_4_1_U117_n_13,mac_muladd_16s_6ns_24s_24_4_1_U117_n_14,mac_muladd_16s_6ns_24s_24_4_1_U117_n_15,mac_muladd_16s_6ns_24s_24_4_1_U117_n_16,mac_muladd_16s_6ns_24s_24_4_1_U117_n_17,mac_muladd_16s_6ns_24s_24_4_1_U117_n_18,mac_muladd_16s_6ns_24s_24_4_1_U117_n_19,mac_muladd_16s_6ns_24s_24_4_1_U117_n_20,mac_muladd_16s_6ns_24s_24_4_1_U117_n_21,mac_muladd_16s_6ns_24s_24_4_1_U117_n_22,mac_muladd_16s_6ns_24s_24_4_1_U117_n_23}),
        .Q({ap_condition_1329,ap_CS_fsm_pp0_stage8,ap_CS_fsm_pp0_stage7,ap_CS_fsm_pp0_stage6,ap_CS_fsm_pp0_stage4,ap_CS_fsm_pp0_stage3}),
        .S(mac_muladd_16s_6ns_24s_24_4_1_U117_n_25),
        .\add_ln66_61_reg_1491_reg[28] (mac_muladd_16s_8ns_27s_27_4_1_U118_n_3),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[28]_i_7 (add_ln66_61_reg_1491),
        .\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[28]_i_7_0 (add_ln66_77_reg_1481),
        .\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175_reg[28] (add_ln66_69_reg_1486[27:0]),
        .\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175_reg[28]_0 ({mac_muladd_16s_10s_28s_28_4_1_U119_n_0,mac_muladd_16s_10s_28s_28_4_1_U119_n_1,mac_muladd_16s_10s_28s_28_4_1_U119_n_2,mac_muladd_16s_10s_28s_28_4_1_U119_n_3,mac_muladd_16s_10s_28s_28_4_1_U119_n_4,mac_muladd_16s_10s_28s_28_4_1_U119_n_5,mac_muladd_16s_10s_28s_28_4_1_U119_n_6,mac_muladd_16s_10s_28s_28_4_1_U119_n_7,mac_muladd_16s_10s_28s_28_4_1_U119_n_8,mac_muladd_16s_10s_28s_28_4_1_U119_n_9,mac_muladd_16s_10s_28s_28_4_1_U119_n_10,mac_muladd_16s_10s_28s_28_4_1_U119_n_11,mac_muladd_16s_10s_28s_28_4_1_U119_n_12,mac_muladd_16s_10s_28s_28_4_1_U119_n_13,mac_muladd_16s_10s_28s_28_4_1_U119_n_14,mac_muladd_16s_10s_28s_28_4_1_U119_n_15,mac_muladd_16s_10s_28s_28_4_1_U119_n_16,mac_muladd_16s_10s_28s_28_4_1_U119_n_17,mac_muladd_16s_10s_28s_28_4_1_U119_n_18,mac_muladd_16s_10s_28s_28_4_1_U119_n_19,mac_muladd_16s_10s_28s_28_4_1_U119_n_20,mac_muladd_16s_10s_28s_28_4_1_U119_n_21,mac_muladd_16s_10s_28s_28_4_1_U119_n_22,mac_muladd_16s_10s_28s_28_4_1_U119_n_23,mac_muladd_16s_10s_28s_28_4_1_U119_n_24,mac_muladd_16s_10s_28s_28_4_1_U119_n_25,mac_muladd_16s_10s_28s_28_4_1_U119_n_26,mac_muladd_16s_10s_28s_28_4_1_U119_n_27}),
        .ap_return(grp_FIR_filter_fu_188_ap_return),
        .\p_ZL19H_filter_FIR_int_41_3_reg[0] (mod_value_load_reg_1186),
        .\y2_reg[0] (mod_value_load_reg_1186_pp0_iter1_reg));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \mod_value_load_reg_1186[0]_i_1 
       (.I0(\FSM_onehot_mod_value_reg_n_0_[1] ),
        .I1(\FSM_onehot_mod_value_reg_n_0_[3] ),
        .O(mod_value_reg[0]));
  LUT2 #(
    .INIT(4'hE)) 
    \mod_value_load_reg_1186[1]_i_1 
       (.I0(\FSM_onehot_mod_value_reg_n_0_[3] ),
        .I1(\FSM_onehot_mod_value_reg_n_0_[2] ),
        .O(mod_value_reg[1]));
  FDRE \mod_value_load_reg_1186_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_2567),
        .D(mod_value_load_reg_1186[0]),
        .Q(mod_value_load_reg_1186_pp0_iter1_reg[0]),
        .R(1'b0));
  FDRE \mod_value_load_reg_1186_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_2567),
        .D(mod_value_load_reg_1186[1]),
        .Q(mod_value_load_reg_1186_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \mod_value_load_reg_1186_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_2567),
        .D(mod_value_reg[0]),
        .Q(mod_value_load_reg_1186[0]),
        .R(1'b0));
  FDRE \mod_value_load_reg_1186_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_2567),
        .D(mod_value_reg[1]),
        .Q(mod_value_load_reg_1186[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_dec_40_1_reg[0] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_dec_40_10),
        .D(p_ZL19H_filter_FIR_dec_40_2[0]),
        .Q(p_ZL19H_filter_FIR_dec_40_1[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_dec_40_1_reg[10] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_dec_40_10),
        .D(p_ZL19H_filter_FIR_dec_40_2[10]),
        .Q(p_ZL19H_filter_FIR_dec_40_1[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_dec_40_1_reg[11] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_dec_40_10),
        .D(p_ZL19H_filter_FIR_dec_40_2[11]),
        .Q(p_ZL19H_filter_FIR_dec_40_1[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_dec_40_1_reg[12] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_dec_40_10),
        .D(p_ZL19H_filter_FIR_dec_40_2[12]),
        .Q(p_ZL19H_filter_FIR_dec_40_1[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_dec_40_1_reg[13] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_dec_40_10),
        .D(p_ZL19H_filter_FIR_dec_40_2[13]),
        .Q(p_ZL19H_filter_FIR_dec_40_1[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_dec_40_1_reg[14] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_dec_40_10),
        .D(p_ZL19H_filter_FIR_dec_40_2[14]),
        .Q(p_ZL19H_filter_FIR_dec_40_1[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_dec_40_1_reg[15] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_dec_40_10),
        .D(p_ZL19H_filter_FIR_dec_40_2[15]),
        .Q(p_ZL19H_filter_FIR_dec_40_1[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_dec_40_1_reg[1] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_dec_40_10),
        .D(p_ZL19H_filter_FIR_dec_40_2[1]),
        .Q(p_ZL19H_filter_FIR_dec_40_1[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_dec_40_1_reg[2] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_dec_40_10),
        .D(p_ZL19H_filter_FIR_dec_40_2[2]),
        .Q(p_ZL19H_filter_FIR_dec_40_1[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_dec_40_1_reg[3] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_dec_40_10),
        .D(p_ZL19H_filter_FIR_dec_40_2[3]),
        .Q(p_ZL19H_filter_FIR_dec_40_1[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_dec_40_1_reg[4] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_dec_40_10),
        .D(p_ZL19H_filter_FIR_dec_40_2[4]),
        .Q(p_ZL19H_filter_FIR_dec_40_1[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_dec_40_1_reg[5] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_dec_40_10),
        .D(p_ZL19H_filter_FIR_dec_40_2[5]),
        .Q(p_ZL19H_filter_FIR_dec_40_1[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_dec_40_1_reg[6] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_dec_40_10),
        .D(p_ZL19H_filter_FIR_dec_40_2[6]),
        .Q(p_ZL19H_filter_FIR_dec_40_1[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_dec_40_1_reg[7] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_dec_40_10),
        .D(p_ZL19H_filter_FIR_dec_40_2[7]),
        .Q(p_ZL19H_filter_FIR_dec_40_1[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_dec_40_1_reg[8] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_dec_40_10),
        .D(p_ZL19H_filter_FIR_dec_40_2[8]),
        .Q(p_ZL19H_filter_FIR_dec_40_1[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_dec_40_1_reg[9] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_dec_40_10),
        .D(p_ZL19H_filter_FIR_dec_40_2[9]),
        .Q(p_ZL19H_filter_FIR_dec_40_1[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_dec_40_2_reg[0] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_dec_40_10),
        .D(p_ZL19H_filter_FIR_dec_40_3[0]),
        .Q(p_ZL19H_filter_FIR_dec_40_2[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_dec_40_2_reg[10] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_dec_40_10),
        .D(p_ZL19H_filter_FIR_dec_40_3[10]),
        .Q(p_ZL19H_filter_FIR_dec_40_2[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_dec_40_2_reg[11] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_dec_40_10),
        .D(p_ZL19H_filter_FIR_dec_40_3[11]),
        .Q(p_ZL19H_filter_FIR_dec_40_2[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_dec_40_2_reg[12] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_dec_40_10),
        .D(p_ZL19H_filter_FIR_dec_40_3[12]),
        .Q(p_ZL19H_filter_FIR_dec_40_2[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_dec_40_2_reg[13] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_dec_40_10),
        .D(p_ZL19H_filter_FIR_dec_40_3[13]),
        .Q(p_ZL19H_filter_FIR_dec_40_2[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_dec_40_2_reg[14] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_dec_40_10),
        .D(p_ZL19H_filter_FIR_dec_40_3[14]),
        .Q(p_ZL19H_filter_FIR_dec_40_2[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_dec_40_2_reg[15] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_dec_40_10),
        .D(p_ZL19H_filter_FIR_dec_40_3[15]),
        .Q(p_ZL19H_filter_FIR_dec_40_2[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_dec_40_2_reg[1] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_dec_40_10),
        .D(p_ZL19H_filter_FIR_dec_40_3[1]),
        .Q(p_ZL19H_filter_FIR_dec_40_2[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_dec_40_2_reg[2] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_dec_40_10),
        .D(p_ZL19H_filter_FIR_dec_40_3[2]),
        .Q(p_ZL19H_filter_FIR_dec_40_2[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_dec_40_2_reg[3] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_dec_40_10),
        .D(p_ZL19H_filter_FIR_dec_40_3[3]),
        .Q(p_ZL19H_filter_FIR_dec_40_2[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_dec_40_2_reg[4] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_dec_40_10),
        .D(p_ZL19H_filter_FIR_dec_40_3[4]),
        .Q(p_ZL19H_filter_FIR_dec_40_2[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_dec_40_2_reg[5] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_dec_40_10),
        .D(p_ZL19H_filter_FIR_dec_40_3[5]),
        .Q(p_ZL19H_filter_FIR_dec_40_2[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_dec_40_2_reg[6] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_dec_40_10),
        .D(p_ZL19H_filter_FIR_dec_40_3[6]),
        .Q(p_ZL19H_filter_FIR_dec_40_2[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_dec_40_2_reg[7] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_dec_40_10),
        .D(p_ZL19H_filter_FIR_dec_40_3[7]),
        .Q(p_ZL19H_filter_FIR_dec_40_2[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_dec_40_2_reg[8] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_dec_40_10),
        .D(p_ZL19H_filter_FIR_dec_40_3[8]),
        .Q(p_ZL19H_filter_FIR_dec_40_2[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_dec_40_2_reg[9] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_dec_40_10),
        .D(p_ZL19H_filter_FIR_dec_40_3[9]),
        .Q(p_ZL19H_filter_FIR_dec_40_2[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_dec_40_3_reg[0] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_dec_40_30),
        .D(p_ZL19H_filter_FIR_dec_40_4[0]),
        .Q(p_ZL19H_filter_FIR_dec_40_3[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_dec_40_3_reg[10] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_dec_40_30),
        .D(p_ZL19H_filter_FIR_dec_40_4[10]),
        .Q(p_ZL19H_filter_FIR_dec_40_3[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_dec_40_3_reg[11] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_dec_40_30),
        .D(p_ZL19H_filter_FIR_dec_40_4[11]),
        .Q(p_ZL19H_filter_FIR_dec_40_3[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_dec_40_3_reg[12] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_dec_40_30),
        .D(p_ZL19H_filter_FIR_dec_40_4[12]),
        .Q(p_ZL19H_filter_FIR_dec_40_3[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_dec_40_3_reg[13] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_dec_40_30),
        .D(p_ZL19H_filter_FIR_dec_40_4[13]),
        .Q(p_ZL19H_filter_FIR_dec_40_3[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_dec_40_3_reg[14] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_dec_40_30),
        .D(p_ZL19H_filter_FIR_dec_40_4[14]),
        .Q(p_ZL19H_filter_FIR_dec_40_3[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_dec_40_3_reg[15] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_dec_40_30),
        .D(p_ZL19H_filter_FIR_dec_40_4[15]),
        .Q(p_ZL19H_filter_FIR_dec_40_3[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_dec_40_3_reg[1] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_dec_40_30),
        .D(p_ZL19H_filter_FIR_dec_40_4[1]),
        .Q(p_ZL19H_filter_FIR_dec_40_3[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_dec_40_3_reg[2] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_dec_40_30),
        .D(p_ZL19H_filter_FIR_dec_40_4[2]),
        .Q(p_ZL19H_filter_FIR_dec_40_3[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_dec_40_3_reg[3] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_dec_40_30),
        .D(p_ZL19H_filter_FIR_dec_40_4[3]),
        .Q(p_ZL19H_filter_FIR_dec_40_3[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_dec_40_3_reg[4] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_dec_40_30),
        .D(p_ZL19H_filter_FIR_dec_40_4[4]),
        .Q(p_ZL19H_filter_FIR_dec_40_3[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_dec_40_3_reg[5] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_dec_40_30),
        .D(p_ZL19H_filter_FIR_dec_40_4[5]),
        .Q(p_ZL19H_filter_FIR_dec_40_3[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_dec_40_3_reg[6] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_dec_40_30),
        .D(p_ZL19H_filter_FIR_dec_40_4[6]),
        .Q(p_ZL19H_filter_FIR_dec_40_3[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_dec_40_3_reg[7] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_dec_40_30),
        .D(p_ZL19H_filter_FIR_dec_40_4[7]),
        .Q(p_ZL19H_filter_FIR_dec_40_3[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_dec_40_3_reg[8] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_dec_40_30),
        .D(p_ZL19H_filter_FIR_dec_40_4[8]),
        .Q(p_ZL19H_filter_FIR_dec_40_3[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_dec_40_3_reg[9] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_dec_40_30),
        .D(p_ZL19H_filter_FIR_dec_40_4[9]),
        .Q(p_ZL19H_filter_FIR_dec_40_3[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_dec_40_4_reg[0] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_dec_40_30),
        .D(x_n_reg_1174[0]),
        .Q(p_ZL19H_filter_FIR_dec_40_4[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_dec_40_4_reg[10] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_dec_40_30),
        .D(x_n_reg_1174[10]),
        .Q(p_ZL19H_filter_FIR_dec_40_4[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_dec_40_4_reg[11] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_dec_40_30),
        .D(x_n_reg_1174[11]),
        .Q(p_ZL19H_filter_FIR_dec_40_4[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_dec_40_4_reg[12] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_dec_40_30),
        .D(x_n_reg_1174[12]),
        .Q(p_ZL19H_filter_FIR_dec_40_4[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_dec_40_4_reg[13] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_dec_40_30),
        .D(x_n_reg_1174[13]),
        .Q(p_ZL19H_filter_FIR_dec_40_4[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_dec_40_4_reg[14] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_dec_40_30),
        .D(x_n_reg_1174[14]),
        .Q(p_ZL19H_filter_FIR_dec_40_4[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_dec_40_4_reg[15] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_dec_40_30),
        .D(x_n_reg_1174[15]),
        .Q(p_ZL19H_filter_FIR_dec_40_4[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_dec_40_4_reg[1] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_dec_40_30),
        .D(x_n_reg_1174[1]),
        .Q(p_ZL19H_filter_FIR_dec_40_4[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_dec_40_4_reg[2] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_dec_40_30),
        .D(x_n_reg_1174[2]),
        .Q(p_ZL19H_filter_FIR_dec_40_4[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_dec_40_4_reg[3] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_dec_40_30),
        .D(x_n_reg_1174[3]),
        .Q(p_ZL19H_filter_FIR_dec_40_4[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_dec_40_4_reg[4] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_dec_40_30),
        .D(x_n_reg_1174[4]),
        .Q(p_ZL19H_filter_FIR_dec_40_4[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_dec_40_4_reg[5] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_dec_40_30),
        .D(x_n_reg_1174[5]),
        .Q(p_ZL19H_filter_FIR_dec_40_4[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_dec_40_4_reg[6] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_dec_40_30),
        .D(x_n_reg_1174[6]),
        .Q(p_ZL19H_filter_FIR_dec_40_4[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_dec_40_4_reg[7] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_dec_40_30),
        .D(x_n_reg_1174[7]),
        .Q(p_ZL19H_filter_FIR_dec_40_4[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_dec_40_4_reg[8] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_dec_40_30),
        .D(x_n_reg_1174[8]),
        .Q(p_ZL19H_filter_FIR_dec_40_4[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_dec_40_4_reg[9] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_dec_40_30),
        .D(x_n_reg_1174[9]),
        .Q(p_ZL19H_filter_FIR_dec_40_4[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_dec_41_1_reg[0] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_dec_41_10),
        .D(p_ZL19H_filter_FIR_dec_41_2[0]),
        .Q(p_ZL19H_filter_FIR_dec_41_1[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_dec_41_1_reg[10] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_dec_41_10),
        .D(p_ZL19H_filter_FIR_dec_41_2[10]),
        .Q(p_ZL19H_filter_FIR_dec_41_1[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_dec_41_1_reg[11] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_dec_41_10),
        .D(p_ZL19H_filter_FIR_dec_41_2[11]),
        .Q(p_ZL19H_filter_FIR_dec_41_1[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_dec_41_1_reg[12] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_dec_41_10),
        .D(p_ZL19H_filter_FIR_dec_41_2[12]),
        .Q(p_ZL19H_filter_FIR_dec_41_1[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_dec_41_1_reg[13] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_dec_41_10),
        .D(p_ZL19H_filter_FIR_dec_41_2[13]),
        .Q(p_ZL19H_filter_FIR_dec_41_1[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_dec_41_1_reg[14] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_dec_41_10),
        .D(p_ZL19H_filter_FIR_dec_41_2[14]),
        .Q(p_ZL19H_filter_FIR_dec_41_1[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_dec_41_1_reg[15] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_dec_41_10),
        .D(p_ZL19H_filter_FIR_dec_41_2[15]),
        .Q(p_ZL19H_filter_FIR_dec_41_1[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_dec_41_1_reg[1] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_dec_41_10),
        .D(p_ZL19H_filter_FIR_dec_41_2[1]),
        .Q(p_ZL19H_filter_FIR_dec_41_1[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_dec_41_1_reg[2] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_dec_41_10),
        .D(p_ZL19H_filter_FIR_dec_41_2[2]),
        .Q(p_ZL19H_filter_FIR_dec_41_1[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_dec_41_1_reg[3] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_dec_41_10),
        .D(p_ZL19H_filter_FIR_dec_41_2[3]),
        .Q(p_ZL19H_filter_FIR_dec_41_1[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_dec_41_1_reg[4] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_dec_41_10),
        .D(p_ZL19H_filter_FIR_dec_41_2[4]),
        .Q(p_ZL19H_filter_FIR_dec_41_1[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_dec_41_1_reg[5] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_dec_41_10),
        .D(p_ZL19H_filter_FIR_dec_41_2[5]),
        .Q(p_ZL19H_filter_FIR_dec_41_1[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_dec_41_1_reg[6] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_dec_41_10),
        .D(p_ZL19H_filter_FIR_dec_41_2[6]),
        .Q(p_ZL19H_filter_FIR_dec_41_1[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_dec_41_1_reg[7] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_dec_41_10),
        .D(p_ZL19H_filter_FIR_dec_41_2[7]),
        .Q(p_ZL19H_filter_FIR_dec_41_1[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_dec_41_1_reg[8] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_dec_41_10),
        .D(p_ZL19H_filter_FIR_dec_41_2[8]),
        .Q(p_ZL19H_filter_FIR_dec_41_1[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_dec_41_1_reg[9] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_dec_41_10),
        .D(p_ZL19H_filter_FIR_dec_41_2[9]),
        .Q(p_ZL19H_filter_FIR_dec_41_1[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_dec_41_2_reg[0] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_dec_41_10),
        .D(p_ZL19H_filter_FIR_dec_41_3[0]),
        .Q(p_ZL19H_filter_FIR_dec_41_2[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_dec_41_2_reg[10] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_dec_41_10),
        .D(p_ZL19H_filter_FIR_dec_41_3[10]),
        .Q(p_ZL19H_filter_FIR_dec_41_2[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_dec_41_2_reg[11] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_dec_41_10),
        .D(p_ZL19H_filter_FIR_dec_41_3[11]),
        .Q(p_ZL19H_filter_FIR_dec_41_2[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_dec_41_2_reg[12] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_dec_41_10),
        .D(p_ZL19H_filter_FIR_dec_41_3[12]),
        .Q(p_ZL19H_filter_FIR_dec_41_2[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_dec_41_2_reg[13] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_dec_41_10),
        .D(p_ZL19H_filter_FIR_dec_41_3[13]),
        .Q(p_ZL19H_filter_FIR_dec_41_2[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_dec_41_2_reg[14] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_dec_41_10),
        .D(p_ZL19H_filter_FIR_dec_41_3[14]),
        .Q(p_ZL19H_filter_FIR_dec_41_2[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_dec_41_2_reg[15] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_dec_41_10),
        .D(p_ZL19H_filter_FIR_dec_41_3[15]),
        .Q(p_ZL19H_filter_FIR_dec_41_2[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_dec_41_2_reg[1] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_dec_41_10),
        .D(p_ZL19H_filter_FIR_dec_41_3[1]),
        .Q(p_ZL19H_filter_FIR_dec_41_2[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_dec_41_2_reg[2] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_dec_41_10),
        .D(p_ZL19H_filter_FIR_dec_41_3[2]),
        .Q(p_ZL19H_filter_FIR_dec_41_2[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_dec_41_2_reg[3] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_dec_41_10),
        .D(p_ZL19H_filter_FIR_dec_41_3[3]),
        .Q(p_ZL19H_filter_FIR_dec_41_2[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_dec_41_2_reg[4] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_dec_41_10),
        .D(p_ZL19H_filter_FIR_dec_41_3[4]),
        .Q(p_ZL19H_filter_FIR_dec_41_2[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_dec_41_2_reg[5] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_dec_41_10),
        .D(p_ZL19H_filter_FIR_dec_41_3[5]),
        .Q(p_ZL19H_filter_FIR_dec_41_2[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_dec_41_2_reg[6] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_dec_41_10),
        .D(p_ZL19H_filter_FIR_dec_41_3[6]),
        .Q(p_ZL19H_filter_FIR_dec_41_2[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_dec_41_2_reg[7] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_dec_41_10),
        .D(p_ZL19H_filter_FIR_dec_41_3[7]),
        .Q(p_ZL19H_filter_FIR_dec_41_2[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_dec_41_2_reg[8] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_dec_41_10),
        .D(p_ZL19H_filter_FIR_dec_41_3[8]),
        .Q(p_ZL19H_filter_FIR_dec_41_2[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_dec_41_2_reg[9] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_dec_41_10),
        .D(p_ZL19H_filter_FIR_dec_41_3[9]),
        .Q(p_ZL19H_filter_FIR_dec_41_2[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_dec_41_3_reg[0] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_dec_41_10),
        .D(x_n_reg_1174[0]),
        .Q(p_ZL19H_filter_FIR_dec_41_3[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_dec_41_3_reg[10] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_dec_41_10),
        .D(x_n_reg_1174[10]),
        .Q(p_ZL19H_filter_FIR_dec_41_3[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_dec_41_3_reg[11] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_dec_41_10),
        .D(x_n_reg_1174[11]),
        .Q(p_ZL19H_filter_FIR_dec_41_3[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_dec_41_3_reg[12] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_dec_41_10),
        .D(x_n_reg_1174[12]),
        .Q(p_ZL19H_filter_FIR_dec_41_3[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_dec_41_3_reg[13] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_dec_41_10),
        .D(x_n_reg_1174[13]),
        .Q(p_ZL19H_filter_FIR_dec_41_3[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_dec_41_3_reg[14] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_dec_41_10),
        .D(x_n_reg_1174[14]),
        .Q(p_ZL19H_filter_FIR_dec_41_3[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_dec_41_3_reg[15] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_dec_41_10),
        .D(x_n_reg_1174[15]),
        .Q(p_ZL19H_filter_FIR_dec_41_3[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_dec_41_3_reg[1] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_dec_41_10),
        .D(x_n_reg_1174[1]),
        .Q(p_ZL19H_filter_FIR_dec_41_3[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_dec_41_3_reg[2] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_dec_41_10),
        .D(x_n_reg_1174[2]),
        .Q(p_ZL19H_filter_FIR_dec_41_3[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_dec_41_3_reg[3] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_dec_41_10),
        .D(x_n_reg_1174[3]),
        .Q(p_ZL19H_filter_FIR_dec_41_3[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_dec_41_3_reg[4] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_dec_41_10),
        .D(x_n_reg_1174[4]),
        .Q(p_ZL19H_filter_FIR_dec_41_3[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_dec_41_3_reg[5] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_dec_41_10),
        .D(x_n_reg_1174[5]),
        .Q(p_ZL19H_filter_FIR_dec_41_3[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_dec_41_3_reg[6] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_dec_41_10),
        .D(x_n_reg_1174[6]),
        .Q(p_ZL19H_filter_FIR_dec_41_3[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_dec_41_3_reg[7] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_dec_41_10),
        .D(x_n_reg_1174[7]),
        .Q(p_ZL19H_filter_FIR_dec_41_3[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_dec_41_3_reg[8] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_dec_41_10),
        .D(x_n_reg_1174[8]),
        .Q(p_ZL19H_filter_FIR_dec_41_3[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_dec_41_3_reg[9] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_dec_41_10),
        .D(x_n_reg_1174[9]),
        .Q(p_ZL19H_filter_FIR_dec_41_3[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_dec_42_1_reg[0] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_dec_42_10),
        .D(p_ZL19H_filter_FIR_dec_42_2[0]),
        .Q(p_ZL19H_filter_FIR_dec_42_1[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_dec_42_1_reg[10] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_dec_42_10),
        .D(p_ZL19H_filter_FIR_dec_42_2[10]),
        .Q(p_ZL19H_filter_FIR_dec_42_1[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_dec_42_1_reg[11] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_dec_42_10),
        .D(p_ZL19H_filter_FIR_dec_42_2[11]),
        .Q(p_ZL19H_filter_FIR_dec_42_1[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_dec_42_1_reg[12] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_dec_42_10),
        .D(p_ZL19H_filter_FIR_dec_42_2[12]),
        .Q(p_ZL19H_filter_FIR_dec_42_1[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_dec_42_1_reg[13] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_dec_42_10),
        .D(p_ZL19H_filter_FIR_dec_42_2[13]),
        .Q(p_ZL19H_filter_FIR_dec_42_1[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_dec_42_1_reg[14] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_dec_42_10),
        .D(p_ZL19H_filter_FIR_dec_42_2[14]),
        .Q(p_ZL19H_filter_FIR_dec_42_1[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_dec_42_1_reg[15] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_dec_42_10),
        .D(p_ZL19H_filter_FIR_dec_42_2[15]),
        .Q(p_ZL19H_filter_FIR_dec_42_1[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_dec_42_1_reg[1] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_dec_42_10),
        .D(p_ZL19H_filter_FIR_dec_42_2[1]),
        .Q(p_ZL19H_filter_FIR_dec_42_1[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_dec_42_1_reg[2] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_dec_42_10),
        .D(p_ZL19H_filter_FIR_dec_42_2[2]),
        .Q(p_ZL19H_filter_FIR_dec_42_1[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_dec_42_1_reg[3] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_dec_42_10),
        .D(p_ZL19H_filter_FIR_dec_42_2[3]),
        .Q(p_ZL19H_filter_FIR_dec_42_1[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_dec_42_1_reg[4] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_dec_42_10),
        .D(p_ZL19H_filter_FIR_dec_42_2[4]),
        .Q(p_ZL19H_filter_FIR_dec_42_1[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_dec_42_1_reg[5] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_dec_42_10),
        .D(p_ZL19H_filter_FIR_dec_42_2[5]),
        .Q(p_ZL19H_filter_FIR_dec_42_1[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_dec_42_1_reg[6] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_dec_42_10),
        .D(p_ZL19H_filter_FIR_dec_42_2[6]),
        .Q(p_ZL19H_filter_FIR_dec_42_1[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_dec_42_1_reg[7] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_dec_42_10),
        .D(p_ZL19H_filter_FIR_dec_42_2[7]),
        .Q(p_ZL19H_filter_FIR_dec_42_1[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_dec_42_1_reg[8] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_dec_42_10),
        .D(p_ZL19H_filter_FIR_dec_42_2[8]),
        .Q(p_ZL19H_filter_FIR_dec_42_1[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_dec_42_1_reg[9] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_dec_42_10),
        .D(p_ZL19H_filter_FIR_dec_42_2[9]),
        .Q(p_ZL19H_filter_FIR_dec_42_1[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_dec_42_2_reg[0] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_dec_42_10),
        .D(p_ZL19H_filter_FIR_dec_42_3[0]),
        .Q(p_ZL19H_filter_FIR_dec_42_2[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_dec_42_2_reg[10] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_dec_42_10),
        .D(p_ZL19H_filter_FIR_dec_42_3[10]),
        .Q(p_ZL19H_filter_FIR_dec_42_2[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_dec_42_2_reg[11] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_dec_42_10),
        .D(p_ZL19H_filter_FIR_dec_42_3[11]),
        .Q(p_ZL19H_filter_FIR_dec_42_2[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_dec_42_2_reg[12] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_dec_42_10),
        .D(p_ZL19H_filter_FIR_dec_42_3[12]),
        .Q(p_ZL19H_filter_FIR_dec_42_2[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_dec_42_2_reg[13] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_dec_42_10),
        .D(p_ZL19H_filter_FIR_dec_42_3[13]),
        .Q(p_ZL19H_filter_FIR_dec_42_2[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_dec_42_2_reg[14] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_dec_42_10),
        .D(p_ZL19H_filter_FIR_dec_42_3[14]),
        .Q(p_ZL19H_filter_FIR_dec_42_2[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_dec_42_2_reg[15] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_dec_42_10),
        .D(p_ZL19H_filter_FIR_dec_42_3[15]),
        .Q(p_ZL19H_filter_FIR_dec_42_2[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_dec_42_2_reg[1] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_dec_42_10),
        .D(p_ZL19H_filter_FIR_dec_42_3[1]),
        .Q(p_ZL19H_filter_FIR_dec_42_2[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_dec_42_2_reg[2] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_dec_42_10),
        .D(p_ZL19H_filter_FIR_dec_42_3[2]),
        .Q(p_ZL19H_filter_FIR_dec_42_2[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_dec_42_2_reg[3] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_dec_42_10),
        .D(p_ZL19H_filter_FIR_dec_42_3[3]),
        .Q(p_ZL19H_filter_FIR_dec_42_2[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_dec_42_2_reg[4] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_dec_42_10),
        .D(p_ZL19H_filter_FIR_dec_42_3[4]),
        .Q(p_ZL19H_filter_FIR_dec_42_2[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_dec_42_2_reg[5] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_dec_42_10),
        .D(p_ZL19H_filter_FIR_dec_42_3[5]),
        .Q(p_ZL19H_filter_FIR_dec_42_2[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_dec_42_2_reg[6] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_dec_42_10),
        .D(p_ZL19H_filter_FIR_dec_42_3[6]),
        .Q(p_ZL19H_filter_FIR_dec_42_2[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_dec_42_2_reg[7] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_dec_42_10),
        .D(p_ZL19H_filter_FIR_dec_42_3[7]),
        .Q(p_ZL19H_filter_FIR_dec_42_2[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_dec_42_2_reg[8] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_dec_42_10),
        .D(p_ZL19H_filter_FIR_dec_42_3[8]),
        .Q(p_ZL19H_filter_FIR_dec_42_2[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_dec_42_2_reg[9] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_dec_42_10),
        .D(p_ZL19H_filter_FIR_dec_42_3[9]),
        .Q(p_ZL19H_filter_FIR_dec_42_2[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_dec_42_3_reg[0] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_dec_42_10),
        .D(x_n_reg_1174[0]),
        .Q(p_ZL19H_filter_FIR_dec_42_3[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_dec_42_3_reg[10] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_dec_42_10),
        .D(x_n_reg_1174[10]),
        .Q(p_ZL19H_filter_FIR_dec_42_3[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_dec_42_3_reg[11] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_dec_42_10),
        .D(x_n_reg_1174[11]),
        .Q(p_ZL19H_filter_FIR_dec_42_3[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_dec_42_3_reg[12] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_dec_42_10),
        .D(x_n_reg_1174[12]),
        .Q(p_ZL19H_filter_FIR_dec_42_3[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_dec_42_3_reg[13] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_dec_42_10),
        .D(x_n_reg_1174[13]),
        .Q(p_ZL19H_filter_FIR_dec_42_3[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_dec_42_3_reg[14] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_dec_42_10),
        .D(x_n_reg_1174[14]),
        .Q(p_ZL19H_filter_FIR_dec_42_3[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_dec_42_3_reg[15] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_dec_42_10),
        .D(x_n_reg_1174[15]),
        .Q(p_ZL19H_filter_FIR_dec_42_3[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_dec_42_3_reg[1] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_dec_42_10),
        .D(x_n_reg_1174[1]),
        .Q(p_ZL19H_filter_FIR_dec_42_3[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_dec_42_3_reg[2] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_dec_42_10),
        .D(x_n_reg_1174[2]),
        .Q(p_ZL19H_filter_FIR_dec_42_3[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_dec_42_3_reg[3] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_dec_42_10),
        .D(x_n_reg_1174[3]),
        .Q(p_ZL19H_filter_FIR_dec_42_3[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_dec_42_3_reg[4] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_dec_42_10),
        .D(x_n_reg_1174[4]),
        .Q(p_ZL19H_filter_FIR_dec_42_3[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_dec_42_3_reg[5] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_dec_42_10),
        .D(x_n_reg_1174[5]),
        .Q(p_ZL19H_filter_FIR_dec_42_3[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_dec_42_3_reg[6] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_dec_42_10),
        .D(x_n_reg_1174[6]),
        .Q(p_ZL19H_filter_FIR_dec_42_3[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_dec_42_3_reg[7] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_dec_42_10),
        .D(x_n_reg_1174[7]),
        .Q(p_ZL19H_filter_FIR_dec_42_3[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_dec_42_3_reg[8] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_dec_42_10),
        .D(x_n_reg_1174[8]),
        .Q(p_ZL19H_filter_FIR_dec_42_3[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_dec_42_3_reg[9] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_dec_42_10),
        .D(x_n_reg_1174[9]),
        .Q(p_ZL19H_filter_FIR_dec_42_3[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_dec_43_1_reg[0] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_dec_43_10),
        .D(p_ZL19H_filter_FIR_dec_43_2[0]),
        .Q(p_ZL19H_filter_FIR_dec_43_1[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_dec_43_1_reg[10] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_dec_43_10),
        .D(p_ZL19H_filter_FIR_dec_43_2[10]),
        .Q(p_ZL19H_filter_FIR_dec_43_1[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_dec_43_1_reg[11] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_dec_43_10),
        .D(p_ZL19H_filter_FIR_dec_43_2[11]),
        .Q(p_ZL19H_filter_FIR_dec_43_1[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_dec_43_1_reg[12] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_dec_43_10),
        .D(p_ZL19H_filter_FIR_dec_43_2[12]),
        .Q(p_ZL19H_filter_FIR_dec_43_1[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_dec_43_1_reg[13] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_dec_43_10),
        .D(p_ZL19H_filter_FIR_dec_43_2[13]),
        .Q(p_ZL19H_filter_FIR_dec_43_1[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_dec_43_1_reg[14] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_dec_43_10),
        .D(p_ZL19H_filter_FIR_dec_43_2[14]),
        .Q(p_ZL19H_filter_FIR_dec_43_1[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_dec_43_1_reg[15] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_dec_43_10),
        .D(p_ZL19H_filter_FIR_dec_43_2[15]),
        .Q(p_ZL19H_filter_FIR_dec_43_1[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_dec_43_1_reg[1] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_dec_43_10),
        .D(p_ZL19H_filter_FIR_dec_43_2[1]),
        .Q(p_ZL19H_filter_FIR_dec_43_1[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_dec_43_1_reg[2] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_dec_43_10),
        .D(p_ZL19H_filter_FIR_dec_43_2[2]),
        .Q(p_ZL19H_filter_FIR_dec_43_1[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_dec_43_1_reg[3] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_dec_43_10),
        .D(p_ZL19H_filter_FIR_dec_43_2[3]),
        .Q(p_ZL19H_filter_FIR_dec_43_1[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_dec_43_1_reg[4] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_dec_43_10),
        .D(p_ZL19H_filter_FIR_dec_43_2[4]),
        .Q(p_ZL19H_filter_FIR_dec_43_1[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_dec_43_1_reg[5] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_dec_43_10),
        .D(p_ZL19H_filter_FIR_dec_43_2[5]),
        .Q(p_ZL19H_filter_FIR_dec_43_1[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_dec_43_1_reg[6] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_dec_43_10),
        .D(p_ZL19H_filter_FIR_dec_43_2[6]),
        .Q(p_ZL19H_filter_FIR_dec_43_1[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_dec_43_1_reg[7] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_dec_43_10),
        .D(p_ZL19H_filter_FIR_dec_43_2[7]),
        .Q(p_ZL19H_filter_FIR_dec_43_1[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_dec_43_1_reg[8] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_dec_43_10),
        .D(p_ZL19H_filter_FIR_dec_43_2[8]),
        .Q(p_ZL19H_filter_FIR_dec_43_1[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_dec_43_1_reg[9] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_dec_43_10),
        .D(p_ZL19H_filter_FIR_dec_43_2[9]),
        .Q(p_ZL19H_filter_FIR_dec_43_1[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_dec_43_2_reg[0] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_dec_43_10),
        .D(p_ZL19H_filter_FIR_dec_43_3[0]),
        .Q(p_ZL19H_filter_FIR_dec_43_2[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_dec_43_2_reg[10] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_dec_43_10),
        .D(p_ZL19H_filter_FIR_dec_43_3[10]),
        .Q(p_ZL19H_filter_FIR_dec_43_2[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_dec_43_2_reg[11] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_dec_43_10),
        .D(p_ZL19H_filter_FIR_dec_43_3[11]),
        .Q(p_ZL19H_filter_FIR_dec_43_2[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_dec_43_2_reg[12] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_dec_43_10),
        .D(p_ZL19H_filter_FIR_dec_43_3[12]),
        .Q(p_ZL19H_filter_FIR_dec_43_2[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_dec_43_2_reg[13] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_dec_43_10),
        .D(p_ZL19H_filter_FIR_dec_43_3[13]),
        .Q(p_ZL19H_filter_FIR_dec_43_2[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_dec_43_2_reg[14] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_dec_43_10),
        .D(p_ZL19H_filter_FIR_dec_43_3[14]),
        .Q(p_ZL19H_filter_FIR_dec_43_2[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_dec_43_2_reg[15] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_dec_43_10),
        .D(p_ZL19H_filter_FIR_dec_43_3[15]),
        .Q(p_ZL19H_filter_FIR_dec_43_2[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_dec_43_2_reg[1] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_dec_43_10),
        .D(p_ZL19H_filter_FIR_dec_43_3[1]),
        .Q(p_ZL19H_filter_FIR_dec_43_2[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_dec_43_2_reg[2] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_dec_43_10),
        .D(p_ZL19H_filter_FIR_dec_43_3[2]),
        .Q(p_ZL19H_filter_FIR_dec_43_2[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_dec_43_2_reg[3] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_dec_43_10),
        .D(p_ZL19H_filter_FIR_dec_43_3[3]),
        .Q(p_ZL19H_filter_FIR_dec_43_2[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_dec_43_2_reg[4] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_dec_43_10),
        .D(p_ZL19H_filter_FIR_dec_43_3[4]),
        .Q(p_ZL19H_filter_FIR_dec_43_2[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_dec_43_2_reg[5] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_dec_43_10),
        .D(p_ZL19H_filter_FIR_dec_43_3[5]),
        .Q(p_ZL19H_filter_FIR_dec_43_2[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_dec_43_2_reg[6] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_dec_43_10),
        .D(p_ZL19H_filter_FIR_dec_43_3[6]),
        .Q(p_ZL19H_filter_FIR_dec_43_2[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_dec_43_2_reg[7] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_dec_43_10),
        .D(p_ZL19H_filter_FIR_dec_43_3[7]),
        .Q(p_ZL19H_filter_FIR_dec_43_2[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_dec_43_2_reg[8] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_dec_43_10),
        .D(p_ZL19H_filter_FIR_dec_43_3[8]),
        .Q(p_ZL19H_filter_FIR_dec_43_2[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_dec_43_2_reg[9] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_dec_43_10),
        .D(p_ZL19H_filter_FIR_dec_43_3[9]),
        .Q(p_ZL19H_filter_FIR_dec_43_2[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_dec_43_3_reg[0] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_dec_43_10),
        .D(x_n_reg_1174[0]),
        .Q(p_ZL19H_filter_FIR_dec_43_3[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_dec_43_3_reg[10] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_dec_43_10),
        .D(x_n_reg_1174[10]),
        .Q(p_ZL19H_filter_FIR_dec_43_3[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_dec_43_3_reg[11] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_dec_43_10),
        .D(x_n_reg_1174[11]),
        .Q(p_ZL19H_filter_FIR_dec_43_3[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_dec_43_3_reg[12] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_dec_43_10),
        .D(x_n_reg_1174[12]),
        .Q(p_ZL19H_filter_FIR_dec_43_3[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_dec_43_3_reg[13] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_dec_43_10),
        .D(x_n_reg_1174[13]),
        .Q(p_ZL19H_filter_FIR_dec_43_3[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_dec_43_3_reg[14] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_dec_43_10),
        .D(x_n_reg_1174[14]),
        .Q(p_ZL19H_filter_FIR_dec_43_3[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_dec_43_3_reg[15] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_dec_43_10),
        .D(x_n_reg_1174[15]),
        .Q(p_ZL19H_filter_FIR_dec_43_3[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_dec_43_3_reg[1] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_dec_43_10),
        .D(x_n_reg_1174[1]),
        .Q(p_ZL19H_filter_FIR_dec_43_3[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_dec_43_3_reg[2] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_dec_43_10),
        .D(x_n_reg_1174[2]),
        .Q(p_ZL19H_filter_FIR_dec_43_3[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_dec_43_3_reg[3] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_dec_43_10),
        .D(x_n_reg_1174[3]),
        .Q(p_ZL19H_filter_FIR_dec_43_3[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_dec_43_3_reg[4] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_dec_43_10),
        .D(x_n_reg_1174[4]),
        .Q(p_ZL19H_filter_FIR_dec_43_3[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_dec_43_3_reg[5] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_dec_43_10),
        .D(x_n_reg_1174[5]),
        .Q(p_ZL19H_filter_FIR_dec_43_3[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_dec_43_3_reg[6] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_dec_43_10),
        .D(x_n_reg_1174[6]),
        .Q(p_ZL19H_filter_FIR_dec_43_3[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_dec_43_3_reg[7] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_dec_43_10),
        .D(x_n_reg_1174[7]),
        .Q(p_ZL19H_filter_FIR_dec_43_3[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_dec_43_3_reg[8] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_dec_43_10),
        .D(x_n_reg_1174[8]),
        .Q(p_ZL19H_filter_FIR_dec_43_3[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_dec_43_3_reg[9] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_dec_43_10),
        .D(x_n_reg_1174[9]),
        .Q(p_ZL19H_filter_FIR_dec_43_3[9]),
        .R(1'b0));
  FDRE \p_ZL19H_filter_FIR_int_40_1_load_reg_1511_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(p_ZL19H_filter_FIR_int_40_1[0]),
        .Q(p_ZL19H_filter_FIR_int_40_1_load_reg_1511[0]),
        .R(1'b0));
  FDRE \p_ZL19H_filter_FIR_int_40_1_load_reg_1511_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(p_ZL19H_filter_FIR_int_40_1[10]),
        .Q(p_ZL19H_filter_FIR_int_40_1_load_reg_1511[10]),
        .R(1'b0));
  FDRE \p_ZL19H_filter_FIR_int_40_1_load_reg_1511_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(p_ZL19H_filter_FIR_int_40_1[11]),
        .Q(p_ZL19H_filter_FIR_int_40_1_load_reg_1511[11]),
        .R(1'b0));
  FDRE \p_ZL19H_filter_FIR_int_40_1_load_reg_1511_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(p_ZL19H_filter_FIR_int_40_1[12]),
        .Q(p_ZL19H_filter_FIR_int_40_1_load_reg_1511[12]),
        .R(1'b0));
  FDRE \p_ZL19H_filter_FIR_int_40_1_load_reg_1511_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(p_ZL19H_filter_FIR_int_40_1[13]),
        .Q(p_ZL19H_filter_FIR_int_40_1_load_reg_1511[13]),
        .R(1'b0));
  FDRE \p_ZL19H_filter_FIR_int_40_1_load_reg_1511_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(p_ZL19H_filter_FIR_int_40_1[14]),
        .Q(p_ZL19H_filter_FIR_int_40_1_load_reg_1511[14]),
        .R(1'b0));
  FDRE \p_ZL19H_filter_FIR_int_40_1_load_reg_1511_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(p_ZL19H_filter_FIR_int_40_1[15]),
        .Q(p_ZL19H_filter_FIR_int_40_1_load_reg_1511[15]),
        .R(1'b0));
  FDRE \p_ZL19H_filter_FIR_int_40_1_load_reg_1511_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(p_ZL19H_filter_FIR_int_40_1[1]),
        .Q(p_ZL19H_filter_FIR_int_40_1_load_reg_1511[1]),
        .R(1'b0));
  FDRE \p_ZL19H_filter_FIR_int_40_1_load_reg_1511_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(p_ZL19H_filter_FIR_int_40_1[2]),
        .Q(p_ZL19H_filter_FIR_int_40_1_load_reg_1511[2]),
        .R(1'b0));
  FDRE \p_ZL19H_filter_FIR_int_40_1_load_reg_1511_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(p_ZL19H_filter_FIR_int_40_1[3]),
        .Q(p_ZL19H_filter_FIR_int_40_1_load_reg_1511[3]),
        .R(1'b0));
  FDRE \p_ZL19H_filter_FIR_int_40_1_load_reg_1511_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(p_ZL19H_filter_FIR_int_40_1[4]),
        .Q(p_ZL19H_filter_FIR_int_40_1_load_reg_1511[4]),
        .R(1'b0));
  FDRE \p_ZL19H_filter_FIR_int_40_1_load_reg_1511_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(p_ZL19H_filter_FIR_int_40_1[5]),
        .Q(p_ZL19H_filter_FIR_int_40_1_load_reg_1511[5]),
        .R(1'b0));
  FDRE \p_ZL19H_filter_FIR_int_40_1_load_reg_1511_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(p_ZL19H_filter_FIR_int_40_1[6]),
        .Q(p_ZL19H_filter_FIR_int_40_1_load_reg_1511[6]),
        .R(1'b0));
  FDRE \p_ZL19H_filter_FIR_int_40_1_load_reg_1511_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(p_ZL19H_filter_FIR_int_40_1[7]),
        .Q(p_ZL19H_filter_FIR_int_40_1_load_reg_1511[7]),
        .R(1'b0));
  FDRE \p_ZL19H_filter_FIR_int_40_1_load_reg_1511_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(p_ZL19H_filter_FIR_int_40_1[8]),
        .Q(p_ZL19H_filter_FIR_int_40_1_load_reg_1511[8]),
        .R(1'b0));
  FDRE \p_ZL19H_filter_FIR_int_40_1_load_reg_1511_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(p_ZL19H_filter_FIR_int_40_1[9]),
        .Q(p_ZL19H_filter_FIR_int_40_1_load_reg_1511[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_40_1_reg[0] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_40_10),
        .D(p_ZL19H_filter_FIR_int_40_2[0]),
        .Q(p_ZL19H_filter_FIR_int_40_1[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_40_1_reg[10] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_40_10),
        .D(p_ZL19H_filter_FIR_int_40_2[10]),
        .Q(p_ZL19H_filter_FIR_int_40_1[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_40_1_reg[11] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_40_10),
        .D(p_ZL19H_filter_FIR_int_40_2[11]),
        .Q(p_ZL19H_filter_FIR_int_40_1[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_40_1_reg[12] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_40_10),
        .D(p_ZL19H_filter_FIR_int_40_2[12]),
        .Q(p_ZL19H_filter_FIR_int_40_1[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_40_1_reg[13] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_40_10),
        .D(p_ZL19H_filter_FIR_int_40_2[13]),
        .Q(p_ZL19H_filter_FIR_int_40_1[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_40_1_reg[14] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_40_10),
        .D(p_ZL19H_filter_FIR_int_40_2[14]),
        .Q(p_ZL19H_filter_FIR_int_40_1[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_40_1_reg[15] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_40_10),
        .D(p_ZL19H_filter_FIR_int_40_2[15]),
        .Q(p_ZL19H_filter_FIR_int_40_1[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_40_1_reg[1] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_40_10),
        .D(p_ZL19H_filter_FIR_int_40_2[1]),
        .Q(p_ZL19H_filter_FIR_int_40_1[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_40_1_reg[2] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_40_10),
        .D(p_ZL19H_filter_FIR_int_40_2[2]),
        .Q(p_ZL19H_filter_FIR_int_40_1[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_40_1_reg[3] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_40_10),
        .D(p_ZL19H_filter_FIR_int_40_2[3]),
        .Q(p_ZL19H_filter_FIR_int_40_1[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_40_1_reg[4] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_40_10),
        .D(p_ZL19H_filter_FIR_int_40_2[4]),
        .Q(p_ZL19H_filter_FIR_int_40_1[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_40_1_reg[5] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_40_10),
        .D(p_ZL19H_filter_FIR_int_40_2[5]),
        .Q(p_ZL19H_filter_FIR_int_40_1[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_40_1_reg[6] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_40_10),
        .D(p_ZL19H_filter_FIR_int_40_2[6]),
        .Q(p_ZL19H_filter_FIR_int_40_1[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_40_1_reg[7] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_40_10),
        .D(p_ZL19H_filter_FIR_int_40_2[7]),
        .Q(p_ZL19H_filter_FIR_int_40_1[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_40_1_reg[8] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_40_10),
        .D(p_ZL19H_filter_FIR_int_40_2[8]),
        .Q(p_ZL19H_filter_FIR_int_40_1[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_40_1_reg[9] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_40_10),
        .D(p_ZL19H_filter_FIR_int_40_2[9]),
        .Q(p_ZL19H_filter_FIR_int_40_1[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_40_2_reg[0] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_40_10),
        .D(p_ZL19H_filter_FIR_int_40_3[0]),
        .Q(p_ZL19H_filter_FIR_int_40_2[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_40_2_reg[10] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_40_10),
        .D(p_ZL19H_filter_FIR_int_40_3[10]),
        .Q(p_ZL19H_filter_FIR_int_40_2[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_40_2_reg[11] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_40_10),
        .D(p_ZL19H_filter_FIR_int_40_3[11]),
        .Q(p_ZL19H_filter_FIR_int_40_2[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_40_2_reg[12] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_40_10),
        .D(p_ZL19H_filter_FIR_int_40_3[12]),
        .Q(p_ZL19H_filter_FIR_int_40_2[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_40_2_reg[13] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_40_10),
        .D(p_ZL19H_filter_FIR_int_40_3[13]),
        .Q(p_ZL19H_filter_FIR_int_40_2[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_40_2_reg[14] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_40_10),
        .D(p_ZL19H_filter_FIR_int_40_3[14]),
        .Q(p_ZL19H_filter_FIR_int_40_2[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_40_2_reg[15] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_40_10),
        .D(p_ZL19H_filter_FIR_int_40_3[15]),
        .Q(p_ZL19H_filter_FIR_int_40_2[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_40_2_reg[1] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_40_10),
        .D(p_ZL19H_filter_FIR_int_40_3[1]),
        .Q(p_ZL19H_filter_FIR_int_40_2[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_40_2_reg[2] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_40_10),
        .D(p_ZL19H_filter_FIR_int_40_3[2]),
        .Q(p_ZL19H_filter_FIR_int_40_2[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_40_2_reg[3] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_40_10),
        .D(p_ZL19H_filter_FIR_int_40_3[3]),
        .Q(p_ZL19H_filter_FIR_int_40_2[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_40_2_reg[4] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_40_10),
        .D(p_ZL19H_filter_FIR_int_40_3[4]),
        .Q(p_ZL19H_filter_FIR_int_40_2[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_40_2_reg[5] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_40_10),
        .D(p_ZL19H_filter_FIR_int_40_3[5]),
        .Q(p_ZL19H_filter_FIR_int_40_2[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_40_2_reg[6] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_40_10),
        .D(p_ZL19H_filter_FIR_int_40_3[6]),
        .Q(p_ZL19H_filter_FIR_int_40_2[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_40_2_reg[7] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_40_10),
        .D(p_ZL19H_filter_FIR_int_40_3[7]),
        .Q(p_ZL19H_filter_FIR_int_40_2[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_40_2_reg[8] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_40_10),
        .D(p_ZL19H_filter_FIR_int_40_3[8]),
        .Q(p_ZL19H_filter_FIR_int_40_2[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_40_2_reg[9] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_40_10),
        .D(p_ZL19H_filter_FIR_int_40_3[9]),
        .Q(p_ZL19H_filter_FIR_int_40_2[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_40_3_reg[0] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_40_30),
        .D(p_ZL19H_filter_FIR_int_40_4[0]),
        .Q(p_ZL19H_filter_FIR_int_40_3[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_40_3_reg[10] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_40_30),
        .D(p_ZL19H_filter_FIR_int_40_4[10]),
        .Q(p_ZL19H_filter_FIR_int_40_3[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_40_3_reg[11] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_40_30),
        .D(p_ZL19H_filter_FIR_int_40_4[11]),
        .Q(p_ZL19H_filter_FIR_int_40_3[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_40_3_reg[12] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_40_30),
        .D(p_ZL19H_filter_FIR_int_40_4[12]),
        .Q(p_ZL19H_filter_FIR_int_40_3[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_40_3_reg[13] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_40_30),
        .D(p_ZL19H_filter_FIR_int_40_4[13]),
        .Q(p_ZL19H_filter_FIR_int_40_3[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_40_3_reg[14] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_40_30),
        .D(p_ZL19H_filter_FIR_int_40_4[14]),
        .Q(p_ZL19H_filter_FIR_int_40_3[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_40_3_reg[15] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_40_30),
        .D(p_ZL19H_filter_FIR_int_40_4[15]),
        .Q(p_ZL19H_filter_FIR_int_40_3[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_40_3_reg[1] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_40_30),
        .D(p_ZL19H_filter_FIR_int_40_4[1]),
        .Q(p_ZL19H_filter_FIR_int_40_3[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_40_3_reg[2] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_40_30),
        .D(p_ZL19H_filter_FIR_int_40_4[2]),
        .Q(p_ZL19H_filter_FIR_int_40_3[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_40_3_reg[3] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_40_30),
        .D(p_ZL19H_filter_FIR_int_40_4[3]),
        .Q(p_ZL19H_filter_FIR_int_40_3[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_40_3_reg[4] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_40_30),
        .D(p_ZL19H_filter_FIR_int_40_4[4]),
        .Q(p_ZL19H_filter_FIR_int_40_3[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_40_3_reg[5] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_40_30),
        .D(p_ZL19H_filter_FIR_int_40_4[5]),
        .Q(p_ZL19H_filter_FIR_int_40_3[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_40_3_reg[6] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_40_30),
        .D(p_ZL19H_filter_FIR_int_40_4[6]),
        .Q(p_ZL19H_filter_FIR_int_40_3[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_40_3_reg[7] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_40_30),
        .D(p_ZL19H_filter_FIR_int_40_4[7]),
        .Q(p_ZL19H_filter_FIR_int_40_3[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_40_3_reg[8] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_40_30),
        .D(p_ZL19H_filter_FIR_int_40_4[8]),
        .Q(p_ZL19H_filter_FIR_int_40_3[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_40_3_reg[9] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_40_30),
        .D(p_ZL19H_filter_FIR_int_40_4[9]),
        .Q(p_ZL19H_filter_FIR_int_40_3[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_40_4_reg[0] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_40_30),
        .D(x_n_1_reg_1517[0]),
        .Q(p_ZL19H_filter_FIR_int_40_4[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_40_4_reg[10] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_40_30),
        .D(x_n_1_reg_1517[10]),
        .Q(p_ZL19H_filter_FIR_int_40_4[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_40_4_reg[11] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_40_30),
        .D(x_n_1_reg_1517[11]),
        .Q(p_ZL19H_filter_FIR_int_40_4[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_40_4_reg[12] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_40_30),
        .D(x_n_1_reg_1517[12]),
        .Q(p_ZL19H_filter_FIR_int_40_4[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_40_4_reg[13] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_40_30),
        .D(x_n_1_reg_1517[13]),
        .Q(p_ZL19H_filter_FIR_int_40_4[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_40_4_reg[14] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_40_30),
        .D(x_n_1_reg_1517[14]),
        .Q(p_ZL19H_filter_FIR_int_40_4[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_40_4_reg[15] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_40_30),
        .D(x_n_1_reg_1517[15]),
        .Q(p_ZL19H_filter_FIR_int_40_4[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_40_4_reg[1] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_40_30),
        .D(x_n_1_reg_1517[1]),
        .Q(p_ZL19H_filter_FIR_int_40_4[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_40_4_reg[2] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_40_30),
        .D(x_n_1_reg_1517[2]),
        .Q(p_ZL19H_filter_FIR_int_40_4[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_40_4_reg[3] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_40_30),
        .D(x_n_1_reg_1517[3]),
        .Q(p_ZL19H_filter_FIR_int_40_4[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_40_4_reg[4] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_40_30),
        .D(x_n_1_reg_1517[4]),
        .Q(p_ZL19H_filter_FIR_int_40_4[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_40_4_reg[5] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_40_30),
        .D(x_n_1_reg_1517[5]),
        .Q(p_ZL19H_filter_FIR_int_40_4[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_40_4_reg[6] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_40_30),
        .D(x_n_1_reg_1517[6]),
        .Q(p_ZL19H_filter_FIR_int_40_4[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_40_4_reg[7] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_40_30),
        .D(x_n_1_reg_1517[7]),
        .Q(p_ZL19H_filter_FIR_int_40_4[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_40_4_reg[8] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_40_30),
        .D(x_n_1_reg_1517[8]),
        .Q(p_ZL19H_filter_FIR_int_40_4[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_40_4_reg[9] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_40_30),
        .D(x_n_1_reg_1517[9]),
        .Q(p_ZL19H_filter_FIR_int_40_4[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h08)) 
    \p_ZL19H_filter_FIR_int_41_0[15]_i_1 
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(mod_value_load_reg_1186[0]),
        .I2(mod_value_load_reg_1186[1]),
        .O(p_ZL19H_filter_FIR_int_41_00));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_41_0_reg[0] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_41_00),
        .D(p_ZL19H_filter_FIR_int_41_1[0]),
        .Q(p_ZL19H_filter_FIR_int_41_0[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_41_0_reg[10] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_41_00),
        .D(p_ZL19H_filter_FIR_int_41_1[10]),
        .Q(p_ZL19H_filter_FIR_int_41_0[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_41_0_reg[11] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_41_00),
        .D(p_ZL19H_filter_FIR_int_41_1[11]),
        .Q(p_ZL19H_filter_FIR_int_41_0[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_41_0_reg[12] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_41_00),
        .D(p_ZL19H_filter_FIR_int_41_1[12]),
        .Q(p_ZL19H_filter_FIR_int_41_0[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_41_0_reg[13] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_41_00),
        .D(p_ZL19H_filter_FIR_int_41_1[13]),
        .Q(p_ZL19H_filter_FIR_int_41_0[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_41_0_reg[14] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_41_00),
        .D(p_ZL19H_filter_FIR_int_41_1[14]),
        .Q(p_ZL19H_filter_FIR_int_41_0[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_41_0_reg[15] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_41_00),
        .D(p_ZL19H_filter_FIR_int_41_1[15]),
        .Q(p_ZL19H_filter_FIR_int_41_0[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_41_0_reg[1] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_41_00),
        .D(p_ZL19H_filter_FIR_int_41_1[1]),
        .Q(p_ZL19H_filter_FIR_int_41_0[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_41_0_reg[2] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_41_00),
        .D(p_ZL19H_filter_FIR_int_41_1[2]),
        .Q(p_ZL19H_filter_FIR_int_41_0[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_41_0_reg[3] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_41_00),
        .D(p_ZL19H_filter_FIR_int_41_1[3]),
        .Q(p_ZL19H_filter_FIR_int_41_0[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_41_0_reg[4] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_41_00),
        .D(p_ZL19H_filter_FIR_int_41_1[4]),
        .Q(p_ZL19H_filter_FIR_int_41_0[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_41_0_reg[5] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_41_00),
        .D(p_ZL19H_filter_FIR_int_41_1[5]),
        .Q(p_ZL19H_filter_FIR_int_41_0[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_41_0_reg[6] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_41_00),
        .D(p_ZL19H_filter_FIR_int_41_1[6]),
        .Q(p_ZL19H_filter_FIR_int_41_0[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_41_0_reg[7] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_41_00),
        .D(p_ZL19H_filter_FIR_int_41_1[7]),
        .Q(p_ZL19H_filter_FIR_int_41_0[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_41_0_reg[8] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_41_00),
        .D(p_ZL19H_filter_FIR_int_41_1[8]),
        .Q(p_ZL19H_filter_FIR_int_41_0[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_41_0_reg[9] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_41_00),
        .D(p_ZL19H_filter_FIR_int_41_1[9]),
        .Q(p_ZL19H_filter_FIR_int_41_0[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_41_1_reg[0] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_41_10),
        .D(p_ZL19H_filter_FIR_int_41_2[0]),
        .Q(p_ZL19H_filter_FIR_int_41_1[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_41_1_reg[10] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_41_10),
        .D(p_ZL19H_filter_FIR_int_41_2[10]),
        .Q(p_ZL19H_filter_FIR_int_41_1[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_41_1_reg[11] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_41_10),
        .D(p_ZL19H_filter_FIR_int_41_2[11]),
        .Q(p_ZL19H_filter_FIR_int_41_1[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_41_1_reg[12] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_41_10),
        .D(p_ZL19H_filter_FIR_int_41_2[12]),
        .Q(p_ZL19H_filter_FIR_int_41_1[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_41_1_reg[13] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_41_10),
        .D(p_ZL19H_filter_FIR_int_41_2[13]),
        .Q(p_ZL19H_filter_FIR_int_41_1[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_41_1_reg[14] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_41_10),
        .D(p_ZL19H_filter_FIR_int_41_2[14]),
        .Q(p_ZL19H_filter_FIR_int_41_1[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_41_1_reg[15] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_41_10),
        .D(p_ZL19H_filter_FIR_int_41_2[15]),
        .Q(p_ZL19H_filter_FIR_int_41_1[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_41_1_reg[1] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_41_10),
        .D(p_ZL19H_filter_FIR_int_41_2[1]),
        .Q(p_ZL19H_filter_FIR_int_41_1[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_41_1_reg[2] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_41_10),
        .D(p_ZL19H_filter_FIR_int_41_2[2]),
        .Q(p_ZL19H_filter_FIR_int_41_1[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_41_1_reg[3] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_41_10),
        .D(p_ZL19H_filter_FIR_int_41_2[3]),
        .Q(p_ZL19H_filter_FIR_int_41_1[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_41_1_reg[4] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_41_10),
        .D(p_ZL19H_filter_FIR_int_41_2[4]),
        .Q(p_ZL19H_filter_FIR_int_41_1[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_41_1_reg[5] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_41_10),
        .D(p_ZL19H_filter_FIR_int_41_2[5]),
        .Q(p_ZL19H_filter_FIR_int_41_1[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_41_1_reg[6] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_41_10),
        .D(p_ZL19H_filter_FIR_int_41_2[6]),
        .Q(p_ZL19H_filter_FIR_int_41_1[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_41_1_reg[7] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_41_10),
        .D(p_ZL19H_filter_FIR_int_41_2[7]),
        .Q(p_ZL19H_filter_FIR_int_41_1[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_41_1_reg[8] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_41_10),
        .D(p_ZL19H_filter_FIR_int_41_2[8]),
        .Q(p_ZL19H_filter_FIR_int_41_1[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_41_1_reg[9] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_41_10),
        .D(p_ZL19H_filter_FIR_int_41_2[9]),
        .Q(p_ZL19H_filter_FIR_int_41_1[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_41_2_reg[0] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_41_10),
        .D(p_ZL19H_filter_FIR_int_41_3[0]),
        .Q(p_ZL19H_filter_FIR_int_41_2[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_41_2_reg[10] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_41_10),
        .D(p_ZL19H_filter_FIR_int_41_3[10]),
        .Q(p_ZL19H_filter_FIR_int_41_2[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_41_2_reg[11] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_41_10),
        .D(p_ZL19H_filter_FIR_int_41_3[11]),
        .Q(p_ZL19H_filter_FIR_int_41_2[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_41_2_reg[12] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_41_10),
        .D(p_ZL19H_filter_FIR_int_41_3[12]),
        .Q(p_ZL19H_filter_FIR_int_41_2[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_41_2_reg[13] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_41_10),
        .D(p_ZL19H_filter_FIR_int_41_3[13]),
        .Q(p_ZL19H_filter_FIR_int_41_2[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_41_2_reg[14] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_41_10),
        .D(p_ZL19H_filter_FIR_int_41_3[14]),
        .Q(p_ZL19H_filter_FIR_int_41_2[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_41_2_reg[15] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_41_10),
        .D(p_ZL19H_filter_FIR_int_41_3[15]),
        .Q(p_ZL19H_filter_FIR_int_41_2[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_41_2_reg[1] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_41_10),
        .D(p_ZL19H_filter_FIR_int_41_3[1]),
        .Q(p_ZL19H_filter_FIR_int_41_2[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_41_2_reg[2] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_41_10),
        .D(p_ZL19H_filter_FIR_int_41_3[2]),
        .Q(p_ZL19H_filter_FIR_int_41_2[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_41_2_reg[3] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_41_10),
        .D(p_ZL19H_filter_FIR_int_41_3[3]),
        .Q(p_ZL19H_filter_FIR_int_41_2[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_41_2_reg[4] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_41_10),
        .D(p_ZL19H_filter_FIR_int_41_3[4]),
        .Q(p_ZL19H_filter_FIR_int_41_2[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_41_2_reg[5] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_41_10),
        .D(p_ZL19H_filter_FIR_int_41_3[5]),
        .Q(p_ZL19H_filter_FIR_int_41_2[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_41_2_reg[6] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_41_10),
        .D(p_ZL19H_filter_FIR_int_41_3[6]),
        .Q(p_ZL19H_filter_FIR_int_41_2[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_41_2_reg[7] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_41_10),
        .D(p_ZL19H_filter_FIR_int_41_3[7]),
        .Q(p_ZL19H_filter_FIR_int_41_2[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_41_2_reg[8] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_41_10),
        .D(p_ZL19H_filter_FIR_int_41_3[8]),
        .Q(p_ZL19H_filter_FIR_int_41_2[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_41_2_reg[9] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_41_10),
        .D(p_ZL19H_filter_FIR_int_41_3[9]),
        .Q(p_ZL19H_filter_FIR_int_41_2[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_41_3_reg[0] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_41_30),
        .D(y2[0]),
        .Q(p_ZL19H_filter_FIR_int_41_3[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_41_3_reg[10] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_41_30),
        .D(y2[10]),
        .Q(p_ZL19H_filter_FIR_int_41_3[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_41_3_reg[11] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_41_30),
        .D(y2[11]),
        .Q(p_ZL19H_filter_FIR_int_41_3[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_41_3_reg[12] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_41_30),
        .D(y2[12]),
        .Q(p_ZL19H_filter_FIR_int_41_3[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_41_3_reg[13] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_41_30),
        .D(y2[13]),
        .Q(p_ZL19H_filter_FIR_int_41_3[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_41_3_reg[14] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_41_30),
        .D(y2[14]),
        .Q(p_ZL19H_filter_FIR_int_41_3[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_41_3_reg[15] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_41_30),
        .D(y2[15]),
        .Q(p_ZL19H_filter_FIR_int_41_3[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_41_3_reg[1] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_41_30),
        .D(y2[1]),
        .Q(p_ZL19H_filter_FIR_int_41_3[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_41_3_reg[2] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_41_30),
        .D(y2[2]),
        .Q(p_ZL19H_filter_FIR_int_41_3[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_41_3_reg[3] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_41_30),
        .D(y2[3]),
        .Q(p_ZL19H_filter_FIR_int_41_3[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_41_3_reg[4] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_41_30),
        .D(y2[4]),
        .Q(p_ZL19H_filter_FIR_int_41_3[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_41_3_reg[5] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_41_30),
        .D(y2[5]),
        .Q(p_ZL19H_filter_FIR_int_41_3[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_41_3_reg[6] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_41_30),
        .D(y2[6]),
        .Q(p_ZL19H_filter_FIR_int_41_3[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_41_3_reg[7] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_41_30),
        .D(y2[7]),
        .Q(p_ZL19H_filter_FIR_int_41_3[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_41_3_reg[8] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_41_30),
        .D(y2[8]),
        .Q(p_ZL19H_filter_FIR_int_41_3[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_41_3_reg[9] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_41_30),
        .D(y2[9]),
        .Q(p_ZL19H_filter_FIR_int_41_3[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h08)) 
    \p_ZL19H_filter_FIR_int_42_0[15]_i_1 
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(mod_value_load_reg_1186[1]),
        .I2(mod_value_load_reg_1186[0]),
        .O(p_ZL19H_filter_FIR_int_42_00));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_42_0_reg[0] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_42_00),
        .D(p_ZL19H_filter_FIR_int_42_1[0]),
        .Q(p_ZL19H_filter_FIR_int_42_0[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_42_0_reg[10] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_42_00),
        .D(p_ZL19H_filter_FIR_int_42_1[10]),
        .Q(p_ZL19H_filter_FIR_int_42_0[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_42_0_reg[11] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_42_00),
        .D(p_ZL19H_filter_FIR_int_42_1[11]),
        .Q(p_ZL19H_filter_FIR_int_42_0[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_42_0_reg[12] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_42_00),
        .D(p_ZL19H_filter_FIR_int_42_1[12]),
        .Q(p_ZL19H_filter_FIR_int_42_0[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_42_0_reg[13] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_42_00),
        .D(p_ZL19H_filter_FIR_int_42_1[13]),
        .Q(p_ZL19H_filter_FIR_int_42_0[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_42_0_reg[14] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_42_00),
        .D(p_ZL19H_filter_FIR_int_42_1[14]),
        .Q(p_ZL19H_filter_FIR_int_42_0[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_42_0_reg[15] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_42_00),
        .D(p_ZL19H_filter_FIR_int_42_1[15]),
        .Q(p_ZL19H_filter_FIR_int_42_0[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_42_0_reg[1] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_42_00),
        .D(p_ZL19H_filter_FIR_int_42_1[1]),
        .Q(p_ZL19H_filter_FIR_int_42_0[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_42_0_reg[2] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_42_00),
        .D(p_ZL19H_filter_FIR_int_42_1[2]),
        .Q(p_ZL19H_filter_FIR_int_42_0[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_42_0_reg[3] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_42_00),
        .D(p_ZL19H_filter_FIR_int_42_1[3]),
        .Q(p_ZL19H_filter_FIR_int_42_0[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_42_0_reg[4] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_42_00),
        .D(p_ZL19H_filter_FIR_int_42_1[4]),
        .Q(p_ZL19H_filter_FIR_int_42_0[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_42_0_reg[5] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_42_00),
        .D(p_ZL19H_filter_FIR_int_42_1[5]),
        .Q(p_ZL19H_filter_FIR_int_42_0[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_42_0_reg[6] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_42_00),
        .D(p_ZL19H_filter_FIR_int_42_1[6]),
        .Q(p_ZL19H_filter_FIR_int_42_0[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_42_0_reg[7] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_42_00),
        .D(p_ZL19H_filter_FIR_int_42_1[7]),
        .Q(p_ZL19H_filter_FIR_int_42_0[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_42_0_reg[8] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_42_00),
        .D(p_ZL19H_filter_FIR_int_42_1[8]),
        .Q(p_ZL19H_filter_FIR_int_42_0[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_42_0_reg[9] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_42_00),
        .D(p_ZL19H_filter_FIR_int_42_1[9]),
        .Q(p_ZL19H_filter_FIR_int_42_0[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_42_1_reg[0] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_42_10),
        .D(p_ZL19H_filter_FIR_int_42_2[0]),
        .Q(p_ZL19H_filter_FIR_int_42_1[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_42_1_reg[10] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_42_10),
        .D(p_ZL19H_filter_FIR_int_42_2[10]),
        .Q(p_ZL19H_filter_FIR_int_42_1[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_42_1_reg[11] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_42_10),
        .D(p_ZL19H_filter_FIR_int_42_2[11]),
        .Q(p_ZL19H_filter_FIR_int_42_1[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_42_1_reg[12] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_42_10),
        .D(p_ZL19H_filter_FIR_int_42_2[12]),
        .Q(p_ZL19H_filter_FIR_int_42_1[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_42_1_reg[13] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_42_10),
        .D(p_ZL19H_filter_FIR_int_42_2[13]),
        .Q(p_ZL19H_filter_FIR_int_42_1[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_42_1_reg[14] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_42_10),
        .D(p_ZL19H_filter_FIR_int_42_2[14]),
        .Q(p_ZL19H_filter_FIR_int_42_1[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_42_1_reg[15] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_42_10),
        .D(p_ZL19H_filter_FIR_int_42_2[15]),
        .Q(p_ZL19H_filter_FIR_int_42_1[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_42_1_reg[1] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_42_10),
        .D(p_ZL19H_filter_FIR_int_42_2[1]),
        .Q(p_ZL19H_filter_FIR_int_42_1[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_42_1_reg[2] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_42_10),
        .D(p_ZL19H_filter_FIR_int_42_2[2]),
        .Q(p_ZL19H_filter_FIR_int_42_1[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_42_1_reg[3] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_42_10),
        .D(p_ZL19H_filter_FIR_int_42_2[3]),
        .Q(p_ZL19H_filter_FIR_int_42_1[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_42_1_reg[4] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_42_10),
        .D(p_ZL19H_filter_FIR_int_42_2[4]),
        .Q(p_ZL19H_filter_FIR_int_42_1[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_42_1_reg[5] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_42_10),
        .D(p_ZL19H_filter_FIR_int_42_2[5]),
        .Q(p_ZL19H_filter_FIR_int_42_1[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_42_1_reg[6] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_42_10),
        .D(p_ZL19H_filter_FIR_int_42_2[6]),
        .Q(p_ZL19H_filter_FIR_int_42_1[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_42_1_reg[7] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_42_10),
        .D(p_ZL19H_filter_FIR_int_42_2[7]),
        .Q(p_ZL19H_filter_FIR_int_42_1[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_42_1_reg[8] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_42_10),
        .D(p_ZL19H_filter_FIR_int_42_2[8]),
        .Q(p_ZL19H_filter_FIR_int_42_1[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_42_1_reg[9] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_42_10),
        .D(p_ZL19H_filter_FIR_int_42_2[9]),
        .Q(p_ZL19H_filter_FIR_int_42_1[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_42_2_reg[0] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_42_10),
        .D(p_ZL19H_filter_FIR_int_42_3[0]),
        .Q(p_ZL19H_filter_FIR_int_42_2[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_42_2_reg[10] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_42_10),
        .D(p_ZL19H_filter_FIR_int_42_3[10]),
        .Q(p_ZL19H_filter_FIR_int_42_2[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_42_2_reg[11] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_42_10),
        .D(p_ZL19H_filter_FIR_int_42_3[11]),
        .Q(p_ZL19H_filter_FIR_int_42_2[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_42_2_reg[12] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_42_10),
        .D(p_ZL19H_filter_FIR_int_42_3[12]),
        .Q(p_ZL19H_filter_FIR_int_42_2[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_42_2_reg[13] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_42_10),
        .D(p_ZL19H_filter_FIR_int_42_3[13]),
        .Q(p_ZL19H_filter_FIR_int_42_2[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_42_2_reg[14] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_42_10),
        .D(p_ZL19H_filter_FIR_int_42_3[14]),
        .Q(p_ZL19H_filter_FIR_int_42_2[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_42_2_reg[15] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_42_10),
        .D(p_ZL19H_filter_FIR_int_42_3[15]),
        .Q(p_ZL19H_filter_FIR_int_42_2[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_42_2_reg[1] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_42_10),
        .D(p_ZL19H_filter_FIR_int_42_3[1]),
        .Q(p_ZL19H_filter_FIR_int_42_2[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_42_2_reg[2] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_42_10),
        .D(p_ZL19H_filter_FIR_int_42_3[2]),
        .Q(p_ZL19H_filter_FIR_int_42_2[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_42_2_reg[3] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_42_10),
        .D(p_ZL19H_filter_FIR_int_42_3[3]),
        .Q(p_ZL19H_filter_FIR_int_42_2[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_42_2_reg[4] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_42_10),
        .D(p_ZL19H_filter_FIR_int_42_3[4]),
        .Q(p_ZL19H_filter_FIR_int_42_2[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_42_2_reg[5] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_42_10),
        .D(p_ZL19H_filter_FIR_int_42_3[5]),
        .Q(p_ZL19H_filter_FIR_int_42_2[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_42_2_reg[6] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_42_10),
        .D(p_ZL19H_filter_FIR_int_42_3[6]),
        .Q(p_ZL19H_filter_FIR_int_42_2[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_42_2_reg[7] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_42_10),
        .D(p_ZL19H_filter_FIR_int_42_3[7]),
        .Q(p_ZL19H_filter_FIR_int_42_2[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_42_2_reg[8] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_42_10),
        .D(p_ZL19H_filter_FIR_int_42_3[8]),
        .Q(p_ZL19H_filter_FIR_int_42_2[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_42_2_reg[9] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_42_10),
        .D(p_ZL19H_filter_FIR_int_42_3[9]),
        .Q(p_ZL19H_filter_FIR_int_42_2[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_42_3_reg[0] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_42_30),
        .D(y2[0]),
        .Q(p_ZL19H_filter_FIR_int_42_3[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_42_3_reg[10] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_42_30),
        .D(y2[10]),
        .Q(p_ZL19H_filter_FIR_int_42_3[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_42_3_reg[11] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_42_30),
        .D(y2[11]),
        .Q(p_ZL19H_filter_FIR_int_42_3[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_42_3_reg[12] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_42_30),
        .D(y2[12]),
        .Q(p_ZL19H_filter_FIR_int_42_3[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_42_3_reg[13] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_42_30),
        .D(y2[13]),
        .Q(p_ZL19H_filter_FIR_int_42_3[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_42_3_reg[14] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_42_30),
        .D(y2[14]),
        .Q(p_ZL19H_filter_FIR_int_42_3[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_42_3_reg[15] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_42_30),
        .D(y2[15]),
        .Q(p_ZL19H_filter_FIR_int_42_3[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_42_3_reg[1] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_42_30),
        .D(y2[1]),
        .Q(p_ZL19H_filter_FIR_int_42_3[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_42_3_reg[2] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_42_30),
        .D(y2[2]),
        .Q(p_ZL19H_filter_FIR_int_42_3[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_42_3_reg[3] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_42_30),
        .D(y2[3]),
        .Q(p_ZL19H_filter_FIR_int_42_3[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_42_3_reg[4] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_42_30),
        .D(y2[4]),
        .Q(p_ZL19H_filter_FIR_int_42_3[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_42_3_reg[5] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_42_30),
        .D(y2[5]),
        .Q(p_ZL19H_filter_FIR_int_42_3[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_42_3_reg[6] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_42_30),
        .D(y2[6]),
        .Q(p_ZL19H_filter_FIR_int_42_3[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_42_3_reg[7] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_42_30),
        .D(y2[7]),
        .Q(p_ZL19H_filter_FIR_int_42_3[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_42_3_reg[8] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_42_30),
        .D(y2[8]),
        .Q(p_ZL19H_filter_FIR_int_42_3[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_42_3_reg[9] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_42_30),
        .D(y2[9]),
        .Q(p_ZL19H_filter_FIR_int_42_3[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h80)) 
    \p_ZL19H_filter_FIR_int_43_0[15]_i_1 
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(mod_value_load_reg_1186[0]),
        .I2(mod_value_load_reg_1186[1]),
        .O(p_ZL19H_filter_FIR_int_43_00));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_43_0_reg[0] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_43_00),
        .D(p_ZL19H_filter_FIR_int_43_1[0]),
        .Q(p_ZL19H_filter_FIR_int_43_0[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_43_0_reg[10] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_43_00),
        .D(p_ZL19H_filter_FIR_int_43_1[10]),
        .Q(p_ZL19H_filter_FIR_int_43_0[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_43_0_reg[11] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_43_00),
        .D(p_ZL19H_filter_FIR_int_43_1[11]),
        .Q(p_ZL19H_filter_FIR_int_43_0[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_43_0_reg[12] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_43_00),
        .D(p_ZL19H_filter_FIR_int_43_1[12]),
        .Q(p_ZL19H_filter_FIR_int_43_0[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_43_0_reg[13] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_43_00),
        .D(p_ZL19H_filter_FIR_int_43_1[13]),
        .Q(p_ZL19H_filter_FIR_int_43_0[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_43_0_reg[14] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_43_00),
        .D(p_ZL19H_filter_FIR_int_43_1[14]),
        .Q(p_ZL19H_filter_FIR_int_43_0[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_43_0_reg[15] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_43_00),
        .D(p_ZL19H_filter_FIR_int_43_1[15]),
        .Q(p_ZL19H_filter_FIR_int_43_0[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_43_0_reg[1] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_43_00),
        .D(p_ZL19H_filter_FIR_int_43_1[1]),
        .Q(p_ZL19H_filter_FIR_int_43_0[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_43_0_reg[2] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_43_00),
        .D(p_ZL19H_filter_FIR_int_43_1[2]),
        .Q(p_ZL19H_filter_FIR_int_43_0[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_43_0_reg[3] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_43_00),
        .D(p_ZL19H_filter_FIR_int_43_1[3]),
        .Q(p_ZL19H_filter_FIR_int_43_0[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_43_0_reg[4] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_43_00),
        .D(p_ZL19H_filter_FIR_int_43_1[4]),
        .Q(p_ZL19H_filter_FIR_int_43_0[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_43_0_reg[5] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_43_00),
        .D(p_ZL19H_filter_FIR_int_43_1[5]),
        .Q(p_ZL19H_filter_FIR_int_43_0[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_43_0_reg[6] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_43_00),
        .D(p_ZL19H_filter_FIR_int_43_1[6]),
        .Q(p_ZL19H_filter_FIR_int_43_0[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_43_0_reg[7] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_43_00),
        .D(p_ZL19H_filter_FIR_int_43_1[7]),
        .Q(p_ZL19H_filter_FIR_int_43_0[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_43_0_reg[8] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_43_00),
        .D(p_ZL19H_filter_FIR_int_43_1[8]),
        .Q(p_ZL19H_filter_FIR_int_43_0[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_43_0_reg[9] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_43_00),
        .D(p_ZL19H_filter_FIR_int_43_1[9]),
        .Q(p_ZL19H_filter_FIR_int_43_0[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_43_1_reg[0] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_43_10),
        .D(p_ZL19H_filter_FIR_int_43_2[0]),
        .Q(p_ZL19H_filter_FIR_int_43_1[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_43_1_reg[10] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_43_10),
        .D(p_ZL19H_filter_FIR_int_43_2[10]),
        .Q(p_ZL19H_filter_FIR_int_43_1[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_43_1_reg[11] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_43_10),
        .D(p_ZL19H_filter_FIR_int_43_2[11]),
        .Q(p_ZL19H_filter_FIR_int_43_1[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_43_1_reg[12] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_43_10),
        .D(p_ZL19H_filter_FIR_int_43_2[12]),
        .Q(p_ZL19H_filter_FIR_int_43_1[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_43_1_reg[13] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_43_10),
        .D(p_ZL19H_filter_FIR_int_43_2[13]),
        .Q(p_ZL19H_filter_FIR_int_43_1[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_43_1_reg[14] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_43_10),
        .D(p_ZL19H_filter_FIR_int_43_2[14]),
        .Q(p_ZL19H_filter_FIR_int_43_1[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_43_1_reg[15] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_43_10),
        .D(p_ZL19H_filter_FIR_int_43_2[15]),
        .Q(p_ZL19H_filter_FIR_int_43_1[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_43_1_reg[1] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_43_10),
        .D(p_ZL19H_filter_FIR_int_43_2[1]),
        .Q(p_ZL19H_filter_FIR_int_43_1[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_43_1_reg[2] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_43_10),
        .D(p_ZL19H_filter_FIR_int_43_2[2]),
        .Q(p_ZL19H_filter_FIR_int_43_1[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_43_1_reg[3] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_43_10),
        .D(p_ZL19H_filter_FIR_int_43_2[3]),
        .Q(p_ZL19H_filter_FIR_int_43_1[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_43_1_reg[4] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_43_10),
        .D(p_ZL19H_filter_FIR_int_43_2[4]),
        .Q(p_ZL19H_filter_FIR_int_43_1[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_43_1_reg[5] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_43_10),
        .D(p_ZL19H_filter_FIR_int_43_2[5]),
        .Q(p_ZL19H_filter_FIR_int_43_1[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_43_1_reg[6] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_43_10),
        .D(p_ZL19H_filter_FIR_int_43_2[6]),
        .Q(p_ZL19H_filter_FIR_int_43_1[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_43_1_reg[7] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_43_10),
        .D(p_ZL19H_filter_FIR_int_43_2[7]),
        .Q(p_ZL19H_filter_FIR_int_43_1[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_43_1_reg[8] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_43_10),
        .D(p_ZL19H_filter_FIR_int_43_2[8]),
        .Q(p_ZL19H_filter_FIR_int_43_1[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_43_1_reg[9] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_43_10),
        .D(p_ZL19H_filter_FIR_int_43_2[9]),
        .Q(p_ZL19H_filter_FIR_int_43_1[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_43_2_reg[0] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_43_10),
        .D(p_ZL19H_filter_FIR_int_43_3[0]),
        .Q(p_ZL19H_filter_FIR_int_43_2[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_43_2_reg[10] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_43_10),
        .D(p_ZL19H_filter_FIR_int_43_3[10]),
        .Q(p_ZL19H_filter_FIR_int_43_2[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_43_2_reg[11] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_43_10),
        .D(p_ZL19H_filter_FIR_int_43_3[11]),
        .Q(p_ZL19H_filter_FIR_int_43_2[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_43_2_reg[12] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_43_10),
        .D(p_ZL19H_filter_FIR_int_43_3[12]),
        .Q(p_ZL19H_filter_FIR_int_43_2[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_43_2_reg[13] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_43_10),
        .D(p_ZL19H_filter_FIR_int_43_3[13]),
        .Q(p_ZL19H_filter_FIR_int_43_2[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_43_2_reg[14] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_43_10),
        .D(p_ZL19H_filter_FIR_int_43_3[14]),
        .Q(p_ZL19H_filter_FIR_int_43_2[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_43_2_reg[15] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_43_10),
        .D(p_ZL19H_filter_FIR_int_43_3[15]),
        .Q(p_ZL19H_filter_FIR_int_43_2[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_43_2_reg[1] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_43_10),
        .D(p_ZL19H_filter_FIR_int_43_3[1]),
        .Q(p_ZL19H_filter_FIR_int_43_2[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_43_2_reg[2] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_43_10),
        .D(p_ZL19H_filter_FIR_int_43_3[2]),
        .Q(p_ZL19H_filter_FIR_int_43_2[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_43_2_reg[3] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_43_10),
        .D(p_ZL19H_filter_FIR_int_43_3[3]),
        .Q(p_ZL19H_filter_FIR_int_43_2[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_43_2_reg[4] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_43_10),
        .D(p_ZL19H_filter_FIR_int_43_3[4]),
        .Q(p_ZL19H_filter_FIR_int_43_2[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_43_2_reg[5] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_43_10),
        .D(p_ZL19H_filter_FIR_int_43_3[5]),
        .Q(p_ZL19H_filter_FIR_int_43_2[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_43_2_reg[6] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_43_10),
        .D(p_ZL19H_filter_FIR_int_43_3[6]),
        .Q(p_ZL19H_filter_FIR_int_43_2[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_43_2_reg[7] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_43_10),
        .D(p_ZL19H_filter_FIR_int_43_3[7]),
        .Q(p_ZL19H_filter_FIR_int_43_2[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_43_2_reg[8] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_43_10),
        .D(p_ZL19H_filter_FIR_int_43_3[8]),
        .Q(p_ZL19H_filter_FIR_int_43_2[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_43_2_reg[9] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_43_10),
        .D(p_ZL19H_filter_FIR_int_43_3[9]),
        .Q(p_ZL19H_filter_FIR_int_43_2[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_43_3_reg[0] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_43_30),
        .D(y2[0]),
        .Q(p_ZL19H_filter_FIR_int_43_3[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_43_3_reg[10] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_43_30),
        .D(y2[10]),
        .Q(p_ZL19H_filter_FIR_int_43_3[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_43_3_reg[11] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_43_30),
        .D(y2[11]),
        .Q(p_ZL19H_filter_FIR_int_43_3[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_43_3_reg[12] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_43_30),
        .D(y2[12]),
        .Q(p_ZL19H_filter_FIR_int_43_3[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_43_3_reg[13] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_43_30),
        .D(y2[13]),
        .Q(p_ZL19H_filter_FIR_int_43_3[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_43_3_reg[14] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_43_30),
        .D(y2[14]),
        .Q(p_ZL19H_filter_FIR_int_43_3[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_43_3_reg[15] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_43_30),
        .D(y2[15]),
        .Q(p_ZL19H_filter_FIR_int_43_3[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_43_3_reg[1] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_43_30),
        .D(y2[1]),
        .Q(p_ZL19H_filter_FIR_int_43_3[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_43_3_reg[2] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_43_30),
        .D(y2[2]),
        .Q(p_ZL19H_filter_FIR_int_43_3[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_43_3_reg[3] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_43_30),
        .D(y2[3]),
        .Q(p_ZL19H_filter_FIR_int_43_3[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_43_3_reg[4] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_43_30),
        .D(y2[4]),
        .Q(p_ZL19H_filter_FIR_int_43_3[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_43_3_reg[5] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_43_30),
        .D(y2[5]),
        .Q(p_ZL19H_filter_FIR_int_43_3[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_43_3_reg[6] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_43_30),
        .D(y2[6]),
        .Q(p_ZL19H_filter_FIR_int_43_3[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_43_3_reg[7] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_43_30),
        .D(y2[7]),
        .Q(p_ZL19H_filter_FIR_int_43_3[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_43_3_reg[8] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_43_30),
        .D(y2[8]),
        .Q(p_ZL19H_filter_FIR_int_43_3[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_ZL19H_filter_FIR_int_43_3_reg[9] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_43_30),
        .D(y2[9]),
        .Q(p_ZL19H_filter_FIR_int_43_3[9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_regslice_both regslice_both_input_r_U
       (.A({regslice_both_input_r_U_n_21,regslice_both_input_r_U_n_22}),
        .D(ap_NS_fsm[1:0]),
        .Q({ap_CS_fsm_pp0_stage87,\ap_CS_fsm_reg_n_0_[0] }),
        .ack_in_t_reg_0(input_r_TREADY),
        .ap_block_pp0_stage0_subdone_grp0_done_reg_reg(ap_block_pp0_stage0_subdone_grp0_done_reg_reg_n_0),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\data_p1_reg[15]_0 (data_p1),
        .\data_p1_reg[15]_rep_0 (regslice_both_input_r_U_n_20),
        .\data_p1_reg[15]_rep__10_0 ({regslice_both_input_r_U_n_30,regslice_both_input_r_U_n_31}),
        .\data_p1_reg[15]_rep__2_0 (regslice_both_input_r_U_n_23),
        .\data_p1_reg[15]_rep__4_0 ({regslice_both_input_r_U_n_24,regslice_both_input_r_U_n_25}),
        .\data_p1_reg[15]_rep__5_0 (regslice_both_input_r_U_n_26),
        .\data_p1_reg[15]_rep__6_0 (regslice_both_input_r_U_n_27),
        .\data_p1_reg[15]_rep__8_0 ({regslice_both_input_r_U_n_28,regslice_both_input_r_U_n_29}),
        .input_r_TDATA(input_r_TDATA),
        .input_r_TVALID(input_r_TVALID),
        .\state_reg[0]_0 (regslice_both_input_r_U_n_3));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_regslice_both_9 regslice_both_output_r_U
       (.CEAD(grp_fu_1164_ce),
        .D(ap_NS_fsm[12:10]),
        .P({ama_addmuladd_16s_16s_12s_29s_29_4_1_U122_n_0,ama_addmuladd_16s_16s_12s_29s_29_4_1_U122_n_1,ama_addmuladd_16s_16s_12s_29s_29_4_1_U122_n_2,ama_addmuladd_16s_16s_12s_29s_29_4_1_U122_n_3,ama_addmuladd_16s_16s_12s_29s_29_4_1_U122_n_4,ama_addmuladd_16s_16s_12s_29s_29_4_1_U122_n_5,ama_addmuladd_16s_16s_12s_29s_29_4_1_U122_n_6,ama_addmuladd_16s_16s_12s_29s_29_4_1_U122_n_7,ama_addmuladd_16s_16s_12s_29s_29_4_1_U122_n_8,ama_addmuladd_16s_16s_12s_29s_29_4_1_U122_n_9,ama_addmuladd_16s_16s_12s_29s_29_4_1_U122_n_10,ama_addmuladd_16s_16s_12s_29s_29_4_1_U122_n_11,ama_addmuladd_16s_16s_12s_29s_29_4_1_U122_n_12,ama_addmuladd_16s_16s_12s_29s_29_4_1_U122_n_13}),
        .Q({ap_CS_fsm_pp0_stage87,ap_CS_fsm_pp0_stage11,ap_CS_fsm_pp0_stage10,ap_condition_1329,ap_CS_fsm_pp0_stage8,ap_CS_fsm_pp0_stage7}),
        .\ap_CS_fsm_reg[11] (regslice_both_output_r_U_n_7),
        .\ap_CS_fsm_reg[87] (regslice_both_output_r_U_n_3),
        .ap_block_pp0_stage10_subdone_grp0_done_reg(ap_block_pp0_stage10_subdone_grp0_done_reg),
        .ap_block_pp0_stage11_subdone_grp0_done_reg(ap_block_pp0_stage11_subdone_grp0_done_reg),
        .ap_block_pp0_stage11_subdone_grp3_done_reg(ap_block_pp0_stage11_subdone_grp3_done_reg),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter1_reg(regslice_both_output_r_U_n_4),
        .ap_enable_reg_pp0_iter1_reg_0(regslice_both_output_r_U_n_8),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\data_p1_reg[15]_0 (ap_phi_reg_pp0_iter1_data_out_load_in_in_reg_175),
        .\data_p1_reg[2]_0 (mod_value_load_reg_1186_pp0_iter1_reg),
        .\data_p2_reg[15]_0 (data_in),
        .output_r_TDATA(\^output_r_TDATA ),
        .output_r_TREADY(output_r_TREADY),
        .output_r_TVALID(output_r_TVALID));
  FDRE \x_n_1_reg_1517_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(grp_FIR_filter_fu_188_ap_return[0]),
        .Q(x_n_1_reg_1517[0]),
        .R(1'b0));
  FDRE \x_n_1_reg_1517_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(grp_FIR_filter_fu_188_ap_return[10]),
        .Q(x_n_1_reg_1517[10]),
        .R(1'b0));
  FDRE \x_n_1_reg_1517_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(grp_FIR_filter_fu_188_ap_return[11]),
        .Q(x_n_1_reg_1517[11]),
        .R(1'b0));
  FDRE \x_n_1_reg_1517_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(grp_FIR_filter_fu_188_ap_return[12]),
        .Q(x_n_1_reg_1517[12]),
        .R(1'b0));
  FDRE \x_n_1_reg_1517_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(grp_FIR_filter_fu_188_ap_return[13]),
        .Q(x_n_1_reg_1517[13]),
        .R(1'b0));
  FDRE \x_n_1_reg_1517_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(grp_FIR_filter_fu_188_ap_return[14]),
        .Q(x_n_1_reg_1517[14]),
        .R(1'b0));
  FDRE \x_n_1_reg_1517_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(grp_FIR_filter_fu_188_ap_return[15]),
        .Q(x_n_1_reg_1517[15]),
        .R(1'b0));
  FDRE \x_n_1_reg_1517_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(grp_FIR_filter_fu_188_ap_return[1]),
        .Q(x_n_1_reg_1517[1]),
        .R(1'b0));
  FDRE \x_n_1_reg_1517_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(grp_FIR_filter_fu_188_ap_return[2]),
        .Q(x_n_1_reg_1517[2]),
        .R(1'b0));
  FDRE \x_n_1_reg_1517_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(grp_FIR_filter_fu_188_ap_return[3]),
        .Q(x_n_1_reg_1517[3]),
        .R(1'b0));
  FDRE \x_n_1_reg_1517_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(grp_FIR_filter_fu_188_ap_return[4]),
        .Q(x_n_1_reg_1517[4]),
        .R(1'b0));
  FDRE \x_n_1_reg_1517_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(grp_FIR_filter_fu_188_ap_return[5]),
        .Q(x_n_1_reg_1517[5]),
        .R(1'b0));
  FDRE \x_n_1_reg_1517_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(grp_FIR_filter_fu_188_ap_return[6]),
        .Q(x_n_1_reg_1517[6]),
        .R(1'b0));
  FDRE \x_n_1_reg_1517_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(grp_FIR_filter_fu_188_ap_return[7]),
        .Q(x_n_1_reg_1517[7]),
        .R(1'b0));
  FDRE \x_n_1_reg_1517_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(grp_FIR_filter_fu_188_ap_return[8]),
        .Q(x_n_1_reg_1517[8]),
        .R(1'b0));
  FDRE \x_n_1_reg_1517_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(grp_FIR_filter_fu_188_ap_return[9]),
        .Q(x_n_1_reg_1517[9]),
        .R(1'b0));
  FDRE \x_n_reg_1174_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[1]),
        .D(data_p1[0]),
        .Q(x_n_reg_1174[0]),
        .R(1'b0));
  FDRE \x_n_reg_1174_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[1]),
        .D(data_p1[10]),
        .Q(x_n_reg_1174[10]),
        .R(1'b0));
  FDRE \x_n_reg_1174_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[1]),
        .D(data_p1[11]),
        .Q(x_n_reg_1174[11]),
        .R(1'b0));
  FDRE \x_n_reg_1174_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[1]),
        .D(data_p1[12]),
        .Q(x_n_reg_1174[12]),
        .R(1'b0));
  FDRE \x_n_reg_1174_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[1]),
        .D(data_p1[13]),
        .Q(x_n_reg_1174[13]),
        .R(1'b0));
  FDRE \x_n_reg_1174_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[1]),
        .D(data_p1[14]),
        .Q(x_n_reg_1174[14]),
        .R(1'b0));
  FDRE \x_n_reg_1174_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[1]),
        .D(data_p1[15]),
        .Q(x_n_reg_1174[15]),
        .R(1'b0));
  FDRE \x_n_reg_1174_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[1]),
        .D(data_p1[1]),
        .Q(x_n_reg_1174[1]),
        .R(1'b0));
  FDRE \x_n_reg_1174_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[1]),
        .D(data_p1[2]),
        .Q(x_n_reg_1174[2]),
        .R(1'b0));
  FDRE \x_n_reg_1174_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[1]),
        .D(data_p1[3]),
        .Q(x_n_reg_1174[3]),
        .R(1'b0));
  FDRE \x_n_reg_1174_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[1]),
        .D(data_p1[4]),
        .Q(x_n_reg_1174[4]),
        .R(1'b0));
  FDRE \x_n_reg_1174_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[1]),
        .D(data_p1[5]),
        .Q(x_n_reg_1174[5]),
        .R(1'b0));
  FDRE \x_n_reg_1174_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[1]),
        .D(data_p1[6]),
        .Q(x_n_reg_1174[6]),
        .R(1'b0));
  FDRE \x_n_reg_1174_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[1]),
        .D(data_p1[7]),
        .Q(x_n_reg_1174[7]),
        .R(1'b0));
  FDRE \x_n_reg_1174_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[1]),
        .D(data_p1[8]),
        .Q(x_n_reg_1174[8]),
        .R(1'b0));
  FDRE \x_n_reg_1174_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[1]),
        .D(data_p1[9]),
        .Q(x_n_reg_1174[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h08)) 
    \y1_phase1[14]_i_1 
       (.I0(ap_CS_fsm_pp0_stage5),
        .I1(mod_value_load_reg_1186[0]),
        .I2(mod_value_load_reg_1186[1]),
        .O(y1_phase10));
  FDRE #(
    .INIT(1'b0)) 
    \y1_phase1_reg[0] 
       (.C(ap_clk),
        .CE(y1_phase10),
        .D(add_ln66_66_fu_710_p2[15]),
        .Q(y1_phase1[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \y1_phase1_reg[10] 
       (.C(ap_clk),
        .CE(y1_phase10),
        .D(add_ln66_66_fu_710_p2[25]),
        .Q(y1_phase1[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \y1_phase1_reg[11] 
       (.C(ap_clk),
        .CE(y1_phase10),
        .D(add_ln66_66_fu_710_p2[26]),
        .Q(y1_phase1[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \y1_phase1_reg[12] 
       (.C(ap_clk),
        .CE(y1_phase10),
        .D(add_ln66_66_fu_710_p2[27]),
        .Q(y1_phase1[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \y1_phase1_reg[13] 
       (.C(ap_clk),
        .CE(y1_phase10),
        .D(add_ln66_66_fu_710_p2[28]),
        .Q(y1_phase1[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \y1_phase1_reg[14] 
       (.C(ap_clk),
        .CE(y1_phase10),
        .D(add_ln66_66_fu_710_p2[29]),
        .Q(y1_phase1[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \y1_phase1_reg[1] 
       (.C(ap_clk),
        .CE(y1_phase10),
        .D(add_ln66_66_fu_710_p2[16]),
        .Q(y1_phase1[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \y1_phase1_reg[2] 
       (.C(ap_clk),
        .CE(y1_phase10),
        .D(add_ln66_66_fu_710_p2[17]),
        .Q(y1_phase1[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \y1_phase1_reg[3] 
       (.C(ap_clk),
        .CE(y1_phase10),
        .D(add_ln66_66_fu_710_p2[18]),
        .Q(y1_phase1[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \y1_phase1_reg[4] 
       (.C(ap_clk),
        .CE(y1_phase10),
        .D(add_ln66_66_fu_710_p2[19]),
        .Q(y1_phase1[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \y1_phase1_reg[5] 
       (.C(ap_clk),
        .CE(y1_phase10),
        .D(add_ln66_66_fu_710_p2[20]),
        .Q(y1_phase1[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \y1_phase1_reg[6] 
       (.C(ap_clk),
        .CE(y1_phase10),
        .D(add_ln66_66_fu_710_p2[21]),
        .Q(y1_phase1[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \y1_phase1_reg[7] 
       (.C(ap_clk),
        .CE(y1_phase10),
        .D(add_ln66_66_fu_710_p2[22]),
        .Q(y1_phase1[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \y1_phase1_reg[8] 
       (.C(ap_clk),
        .CE(y1_phase10),
        .D(add_ln66_66_fu_710_p2[23]),
        .Q(y1_phase1[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \y1_phase1_reg[9] 
       (.C(ap_clk),
        .CE(y1_phase10),
        .D(add_ln66_66_fu_710_p2[24]),
        .Q(y1_phase1[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h08)) 
    \y1_phase2[14]_i_1 
       (.I0(ap_CS_fsm_pp0_stage5),
        .I1(mod_value_load_reg_1186[1]),
        .I2(mod_value_load_reg_1186[0]),
        .O(y1_phase20));
  FDRE #(
    .INIT(1'b0)) 
    \y1_phase2_reg[0] 
       (.C(ap_clk),
        .CE(y1_phase20),
        .D(p_0_in__0[0]),
        .Q(y1_phase2[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \y1_phase2_reg[10] 
       (.C(ap_clk),
        .CE(y1_phase20),
        .D(p_0_in__0[10]),
        .Q(y1_phase2[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \y1_phase2_reg[11] 
       (.C(ap_clk),
        .CE(y1_phase20),
        .D(p_0_in__0[11]),
        .Q(y1_phase2[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \y1_phase2_reg[12] 
       (.C(ap_clk),
        .CE(y1_phase20),
        .D(p_0_in__0[12]),
        .Q(y1_phase2[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \y1_phase2_reg[13] 
       (.C(ap_clk),
        .CE(y1_phase20),
        .D(p_0_in__0[13]),
        .Q(y1_phase2[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \y1_phase2_reg[14] 
       (.C(ap_clk),
        .CE(y1_phase20),
        .D(p_0_in__0[14]),
        .Q(y1_phase2[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \y1_phase2_reg[1] 
       (.C(ap_clk),
        .CE(y1_phase20),
        .D(p_0_in__0[1]),
        .Q(y1_phase2[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \y1_phase2_reg[2] 
       (.C(ap_clk),
        .CE(y1_phase20),
        .D(p_0_in__0[2]),
        .Q(y1_phase2[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \y1_phase2_reg[3] 
       (.C(ap_clk),
        .CE(y1_phase20),
        .D(p_0_in__0[3]),
        .Q(y1_phase2[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \y1_phase2_reg[4] 
       (.C(ap_clk),
        .CE(y1_phase20),
        .D(p_0_in__0[4]),
        .Q(y1_phase2[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \y1_phase2_reg[5] 
       (.C(ap_clk),
        .CE(y1_phase20),
        .D(p_0_in__0[5]),
        .Q(y1_phase2[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \y1_phase2_reg[6] 
       (.C(ap_clk),
        .CE(y1_phase20),
        .D(p_0_in__0[6]),
        .Q(y1_phase2[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \y1_phase2_reg[7] 
       (.C(ap_clk),
        .CE(y1_phase20),
        .D(p_0_in__0[7]),
        .Q(y1_phase2[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \y1_phase2_reg[8] 
       (.C(ap_clk),
        .CE(y1_phase20),
        .D(p_0_in__0[8]),
        .Q(y1_phase2[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \y1_phase2_reg[9] 
       (.C(ap_clk),
        .CE(y1_phase20),
        .D(p_0_in__0[9]),
        .Q(y1_phase2[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h80)) 
    \y1_phase3[14]_i_1 
       (.I0(ap_CS_fsm_pp0_stage5),
        .I1(mod_value_load_reg_1186[0]),
        .I2(mod_value_load_reg_1186[1]),
        .O(y1_phase30));
  FDRE #(
    .INIT(1'b0)) 
    \y1_phase3_reg[0] 
       (.C(ap_clk),
        .CE(y1_phase30),
        .D(add_ln66_58_fu_737_p2[15]),
        .Q(y1_phase3[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \y1_phase3_reg[10] 
       (.C(ap_clk),
        .CE(y1_phase30),
        .D(add_ln66_58_fu_737_p2[25]),
        .Q(y1_phase3[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \y1_phase3_reg[11] 
       (.C(ap_clk),
        .CE(y1_phase30),
        .D(add_ln66_58_fu_737_p2[26]),
        .Q(y1_phase3[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \y1_phase3_reg[12] 
       (.C(ap_clk),
        .CE(y1_phase30),
        .D(add_ln66_58_fu_737_p2[27]),
        .Q(y1_phase3[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \y1_phase3_reg[13] 
       (.C(ap_clk),
        .CE(y1_phase30),
        .D(add_ln66_58_fu_737_p2[28]),
        .Q(y1_phase3[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \y1_phase3_reg[14] 
       (.C(ap_clk),
        .CE(y1_phase30),
        .D(add_ln66_58_fu_737_p2[29]),
        .Q(y1_phase3[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \y1_phase3_reg[1] 
       (.C(ap_clk),
        .CE(y1_phase30),
        .D(add_ln66_58_fu_737_p2[16]),
        .Q(y1_phase3[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \y1_phase3_reg[2] 
       (.C(ap_clk),
        .CE(y1_phase30),
        .D(add_ln66_58_fu_737_p2[17]),
        .Q(y1_phase3[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \y1_phase3_reg[3] 
       (.C(ap_clk),
        .CE(y1_phase30),
        .D(add_ln66_58_fu_737_p2[18]),
        .Q(y1_phase3[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \y1_phase3_reg[4] 
       (.C(ap_clk),
        .CE(y1_phase30),
        .D(add_ln66_58_fu_737_p2[19]),
        .Q(y1_phase3[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \y1_phase3_reg[5] 
       (.C(ap_clk),
        .CE(y1_phase30),
        .D(add_ln66_58_fu_737_p2[20]),
        .Q(y1_phase3[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \y1_phase3_reg[6] 
       (.C(ap_clk),
        .CE(y1_phase30),
        .D(add_ln66_58_fu_737_p2[21]),
        .Q(y1_phase3[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \y1_phase3_reg[7] 
       (.C(ap_clk),
        .CE(y1_phase30),
        .D(add_ln66_58_fu_737_p2[22]),
        .Q(y1_phase3[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \y1_phase3_reg[8] 
       (.C(ap_clk),
        .CE(y1_phase30),
        .D(add_ln66_58_fu_737_p2[23]),
        .Q(y1_phase3[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \y1_phase3_reg[9] 
       (.C(ap_clk),
        .CE(y1_phase30),
        .D(add_ln66_58_fu_737_p2[24]),
        .Q(y1_phase3[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \y2_reg[0] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_40_00),
        .D(grp_FIR_filter_fu_188_ap_return[0]),
        .Q(y2[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \y2_reg[10] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_40_00),
        .D(grp_FIR_filter_fu_188_ap_return[10]),
        .Q(y2[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \y2_reg[11] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_40_00),
        .D(grp_FIR_filter_fu_188_ap_return[11]),
        .Q(y2[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \y2_reg[12] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_40_00),
        .D(grp_FIR_filter_fu_188_ap_return[12]),
        .Q(y2[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \y2_reg[13] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_40_00),
        .D(grp_FIR_filter_fu_188_ap_return[13]),
        .Q(y2[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \y2_reg[14] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_40_00),
        .D(grp_FIR_filter_fu_188_ap_return[14]),
        .Q(y2[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \y2_reg[15] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_40_00),
        .D(grp_FIR_filter_fu_188_ap_return[15]),
        .Q(y2[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \y2_reg[1] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_40_00),
        .D(grp_FIR_filter_fu_188_ap_return[1]),
        .Q(y2[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \y2_reg[2] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_40_00),
        .D(grp_FIR_filter_fu_188_ap_return[2]),
        .Q(y2[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \y2_reg[3] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_40_00),
        .D(grp_FIR_filter_fu_188_ap_return[3]),
        .Q(y2[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \y2_reg[4] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_40_00),
        .D(grp_FIR_filter_fu_188_ap_return[4]),
        .Q(y2[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \y2_reg[5] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_40_00),
        .D(grp_FIR_filter_fu_188_ap_return[5]),
        .Q(y2[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \y2_reg[6] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_40_00),
        .D(grp_FIR_filter_fu_188_ap_return[6]),
        .Q(y2[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \y2_reg[7] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_40_00),
        .D(grp_FIR_filter_fu_188_ap_return[7]),
        .Q(y2[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \y2_reg[8] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_40_00),
        .D(grp_FIR_filter_fu_188_ap_return[8]),
        .Q(y2[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \y2_reg[9] 
       (.C(ap_clk),
        .CE(p_ZL19H_filter_FIR_int_40_00),
        .D(grp_FIR_filter_fu_188_ap_return[9]),
        .Q(y2[9]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_FIR_filter
   (ap_rst_n_inv,
    \ap_CS_fsm_reg[51]_0 ,
    \ap_CS_fsm_reg[79]_0 ,
    \ap_CS_fsm_reg[82]_0 ,
    E,
    \ap_CS_fsm_reg[49]_0 ,
    \ap_CS_fsm_reg[59]_0 ,
    \ap_CS_fsm_reg[66]_0 ,
    \ap_CS_fsm_reg[69]_0 ,
    \ap_CS_fsm_reg[57]_0 ,
    \ap_CS_fsm_reg[87]_0 ,
    CEA2,
    FIR_accu32_fu_1828_p2,
    ap_return,
    ap_rst_n,
    ap_block_pp0_stage10_subdone_grp0_done_reg,
    Q,
    \mod_value_load_reg_1186_pp0_iter1_reg_reg[1] ,
    ap_block_pp0_stage11_subdone_grp0_done_reg,
    grp_FIR_filter_fu_188_ap_start_reg_reg,
    grp_FIR_filter_fu_188_ap_start_reg,
    ap_clk,
    x_n);
  output ap_rst_n_inv;
  output \ap_CS_fsm_reg[51]_0 ;
  output \ap_CS_fsm_reg[79]_0 ;
  output \ap_CS_fsm_reg[82]_0 ;
  output [0:0]E;
  output \ap_CS_fsm_reg[49]_0 ;
  output \ap_CS_fsm_reg[59]_0 ;
  output \ap_CS_fsm_reg[66]_0 ;
  output \ap_CS_fsm_reg[69]_0 ;
  output \ap_CS_fsm_reg[57]_0 ;
  output \ap_CS_fsm_reg[87]_0 ;
  output CEA2;
  output [15:0]FIR_accu32_fu_1828_p2;
  output [15:0]ap_return;
  input ap_rst_n;
  input ap_block_pp0_stage10_subdone_grp0_done_reg;
  input [87:0]Q;
  input \mod_value_load_reg_1186_pp0_iter1_reg_reg[1] ;
  input ap_block_pp0_stage11_subdone_grp0_done_reg;
  input [1:0]grp_FIR_filter_fu_188_ap_start_reg_reg;
  input grp_FIR_filter_fu_188_ap_start_reg;
  input ap_clk;
  input [15:0]x_n;

  wire CEA2;
  wire [0:0]E;
  wire [30:0]FIR_accu32_6_fu_1819_p2;
  wire [15:0]FIR_accu32_fu_1828_p2;
  wire H_filter_FIR_kernel_U_n_100;
  wire H_filter_FIR_kernel_U_n_101;
  wire H_filter_FIR_kernel_U_n_102;
  wire H_filter_FIR_kernel_U_n_103;
  wire H_filter_FIR_kernel_U_n_104;
  wire H_filter_FIR_kernel_U_n_105;
  wire H_filter_FIR_kernel_U_n_106;
  wire H_filter_FIR_kernel_U_n_107;
  wire H_filter_FIR_kernel_U_n_108;
  wire H_filter_FIR_kernel_U_n_109;
  wire H_filter_FIR_kernel_U_n_110;
  wire H_filter_FIR_kernel_U_n_111;
  wire H_filter_FIR_kernel_U_n_112;
  wire H_filter_FIR_kernel_U_n_113;
  wire H_filter_FIR_kernel_U_n_114;
  wire H_filter_FIR_kernel_U_n_115;
  wire H_filter_FIR_kernel_U_n_116;
  wire H_filter_FIR_kernel_U_n_117;
  wire H_filter_FIR_kernel_U_n_118;
  wire H_filter_FIR_kernel_U_n_119;
  wire H_filter_FIR_kernel_U_n_120;
  wire H_filter_FIR_kernel_U_n_121;
  wire H_filter_FIR_kernel_U_n_122;
  wire H_filter_FIR_kernel_U_n_123;
  wire H_filter_FIR_kernel_U_n_124;
  wire H_filter_FIR_kernel_U_n_125;
  wire H_filter_FIR_kernel_U_n_126;
  wire H_filter_FIR_kernel_U_n_127;
  wire H_filter_FIR_kernel_U_n_128;
  wire H_filter_FIR_kernel_U_n_129;
  wire H_filter_FIR_kernel_U_n_130;
  wire H_filter_FIR_kernel_U_n_131;
  wire H_filter_FIR_kernel_U_n_132;
  wire H_filter_FIR_kernel_U_n_133;
  wire H_filter_FIR_kernel_U_n_134;
  wire H_filter_FIR_kernel_U_n_135;
  wire H_filter_FIR_kernel_U_n_136;
  wire H_filter_FIR_kernel_U_n_137;
  wire H_filter_FIR_kernel_U_n_138;
  wire H_filter_FIR_kernel_U_n_139;
  wire H_filter_FIR_kernel_U_n_140;
  wire H_filter_FIR_kernel_U_n_141;
  wire H_filter_FIR_kernel_U_n_142;
  wire H_filter_FIR_kernel_U_n_143;
  wire H_filter_FIR_kernel_U_n_144;
  wire H_filter_FIR_kernel_U_n_145;
  wire H_filter_FIR_kernel_U_n_146;
  wire H_filter_FIR_kernel_U_n_147;
  wire H_filter_FIR_kernel_U_n_148;
  wire H_filter_FIR_kernel_U_n_149;
  wire H_filter_FIR_kernel_U_n_150;
  wire H_filter_FIR_kernel_U_n_151;
  wire H_filter_FIR_kernel_U_n_152;
  wire H_filter_FIR_kernel_U_n_153;
  wire H_filter_FIR_kernel_U_n_154;
  wire H_filter_FIR_kernel_U_n_155;
  wire H_filter_FIR_kernel_U_n_156;
  wire H_filter_FIR_kernel_U_n_157;
  wire H_filter_FIR_kernel_U_n_158;
  wire H_filter_FIR_kernel_U_n_159;
  wire H_filter_FIR_kernel_U_n_160;
  wire H_filter_FIR_kernel_U_n_161;
  wire H_filter_FIR_kernel_U_n_162;
  wire H_filter_FIR_kernel_U_n_163;
  wire H_filter_FIR_kernel_U_n_164;
  wire H_filter_FIR_kernel_U_n_165;
  wire H_filter_FIR_kernel_U_n_166;
  wire H_filter_FIR_kernel_U_n_167;
  wire H_filter_FIR_kernel_U_n_168;
  wire H_filter_FIR_kernel_U_n_169;
  wire H_filter_FIR_kernel_U_n_170;
  wire H_filter_FIR_kernel_U_n_171;
  wire H_filter_FIR_kernel_U_n_172;
  wire H_filter_FIR_kernel_U_n_173;
  wire H_filter_FIR_kernel_U_n_174;
  wire H_filter_FIR_kernel_U_n_175;
  wire H_filter_FIR_kernel_U_n_176;
  wire H_filter_FIR_kernel_U_n_177;
  wire H_filter_FIR_kernel_U_n_178;
  wire H_filter_FIR_kernel_U_n_179;
  wire H_filter_FIR_kernel_U_n_180;
  wire H_filter_FIR_kernel_U_n_181;
  wire H_filter_FIR_kernel_U_n_182;
  wire H_filter_FIR_kernel_U_n_183;
  wire H_filter_FIR_kernel_U_n_184;
  wire H_filter_FIR_kernel_U_n_185;
  wire H_filter_FIR_kernel_U_n_186;
  wire H_filter_FIR_kernel_U_n_187;
  wire H_filter_FIR_kernel_U_n_188;
  wire H_filter_FIR_kernel_U_n_189;
  wire H_filter_FIR_kernel_U_n_190;
  wire H_filter_FIR_kernel_U_n_192;
  wire H_filter_FIR_kernel_U_n_193;
  wire H_filter_FIR_kernel_U_n_194;
  wire H_filter_FIR_kernel_U_n_195;
  wire H_filter_FIR_kernel_U_n_196;
  wire H_filter_FIR_kernel_U_n_197;
  wire H_filter_FIR_kernel_U_n_198;
  wire H_filter_FIR_kernel_U_n_199;
  wire H_filter_FIR_kernel_U_n_200;
  wire H_filter_FIR_kernel_U_n_201;
  wire H_filter_FIR_kernel_U_n_202;
  wire H_filter_FIR_kernel_U_n_203;
  wire H_filter_FIR_kernel_U_n_204;
  wire H_filter_FIR_kernel_U_n_205;
  wire H_filter_FIR_kernel_U_n_206;
  wire H_filter_FIR_kernel_U_n_207;
  wire H_filter_FIR_kernel_U_n_208;
  wire H_filter_FIR_kernel_U_n_209;
  wire H_filter_FIR_kernel_U_n_210;
  wire H_filter_FIR_kernel_U_n_211;
  wire H_filter_FIR_kernel_U_n_212;
  wire H_filter_FIR_kernel_U_n_213;
  wire H_filter_FIR_kernel_U_n_214;
  wire H_filter_FIR_kernel_U_n_215;
  wire H_filter_FIR_kernel_U_n_216;
  wire H_filter_FIR_kernel_U_n_217;
  wire H_filter_FIR_kernel_U_n_218;
  wire H_filter_FIR_kernel_U_n_219;
  wire H_filter_FIR_kernel_U_n_220;
  wire H_filter_FIR_kernel_U_n_221;
  wire H_filter_FIR_kernel_U_n_222;
  wire H_filter_FIR_kernel_U_n_223;
  wire H_filter_FIR_kernel_U_n_224;
  wire H_filter_FIR_kernel_U_n_225;
  wire H_filter_FIR_kernel_U_n_226;
  wire H_filter_FIR_kernel_U_n_227;
  wire H_filter_FIR_kernel_U_n_228;
  wire H_filter_FIR_kernel_U_n_229;
  wire H_filter_FIR_kernel_U_n_230;
  wire H_filter_FIR_kernel_U_n_231;
  wire H_filter_FIR_kernel_U_n_232;
  wire H_filter_FIR_kernel_U_n_233;
  wire H_filter_FIR_kernel_U_n_234;
  wire H_filter_FIR_kernel_U_n_235;
  wire H_filter_FIR_kernel_U_n_236;
  wire H_filter_FIR_kernel_U_n_237;
  wire H_filter_FIR_kernel_U_n_238;
  wire H_filter_FIR_kernel_U_n_267;
  wire H_filter_FIR_kernel_U_n_268;
  wire H_filter_FIR_kernel_U_n_269;
  wire H_filter_FIR_kernel_U_n_270;
  wire H_filter_FIR_kernel_U_n_271;
  wire H_filter_FIR_kernel_U_n_272;
  wire H_filter_FIR_kernel_U_n_273;
  wire H_filter_FIR_kernel_U_n_274;
  wire H_filter_FIR_kernel_U_n_275;
  wire H_filter_FIR_kernel_U_n_276;
  wire H_filter_FIR_kernel_U_n_277;
  wire H_filter_FIR_kernel_U_n_278;
  wire H_filter_FIR_kernel_U_n_279;
  wire H_filter_FIR_kernel_U_n_280;
  wire H_filter_FIR_kernel_U_n_281;
  wire H_filter_FIR_kernel_U_n_282;
  wire H_filter_FIR_kernel_U_n_283;
  wire H_filter_FIR_kernel_U_n_284;
  wire H_filter_FIR_kernel_U_n_285;
  wire H_filter_FIR_kernel_U_n_286;
  wire H_filter_FIR_kernel_U_n_287;
  wire H_filter_FIR_kernel_U_n_288;
  wire H_filter_FIR_kernel_U_n_309;
  wire H_filter_FIR_kernel_U_n_310;
  wire H_filter_FIR_kernel_U_n_311;
  wire H_filter_FIR_kernel_U_n_312;
  wire H_filter_FIR_kernel_U_n_313;
  wire H_filter_FIR_kernel_U_n_314;
  wire H_filter_FIR_kernel_U_n_315;
  wire H_filter_FIR_kernel_U_n_316;
  wire H_filter_FIR_kernel_U_n_317;
  wire H_filter_FIR_kernel_U_n_318;
  wire H_filter_FIR_kernel_U_n_319;
  wire H_filter_FIR_kernel_U_n_32;
  wire H_filter_FIR_kernel_U_n_320;
  wire H_filter_FIR_kernel_U_n_321;
  wire H_filter_FIR_kernel_U_n_322;
  wire H_filter_FIR_kernel_U_n_323;
  wire H_filter_FIR_kernel_U_n_324;
  wire H_filter_FIR_kernel_U_n_325;
  wire H_filter_FIR_kernel_U_n_326;
  wire H_filter_FIR_kernel_U_n_327;
  wire H_filter_FIR_kernel_U_n_328;
  wire H_filter_FIR_kernel_U_n_329;
  wire H_filter_FIR_kernel_U_n_33;
  wire H_filter_FIR_kernel_U_n_330;
  wire H_filter_FIR_kernel_U_n_331;
  wire H_filter_FIR_kernel_U_n_332;
  wire H_filter_FIR_kernel_U_n_333;
  wire H_filter_FIR_kernel_U_n_334;
  wire H_filter_FIR_kernel_U_n_335;
  wire H_filter_FIR_kernel_U_n_336;
  wire H_filter_FIR_kernel_U_n_337;
  wire H_filter_FIR_kernel_U_n_338;
  wire H_filter_FIR_kernel_U_n_339;
  wire H_filter_FIR_kernel_U_n_34;
  wire H_filter_FIR_kernel_U_n_340;
  wire H_filter_FIR_kernel_U_n_341;
  wire H_filter_FIR_kernel_U_n_342;
  wire H_filter_FIR_kernel_U_n_343;
  wire H_filter_FIR_kernel_U_n_344;
  wire H_filter_FIR_kernel_U_n_345;
  wire H_filter_FIR_kernel_U_n_346;
  wire H_filter_FIR_kernel_U_n_347;
  wire H_filter_FIR_kernel_U_n_348;
  wire H_filter_FIR_kernel_U_n_349;
  wire H_filter_FIR_kernel_U_n_35;
  wire H_filter_FIR_kernel_U_n_350;
  wire H_filter_FIR_kernel_U_n_351;
  wire H_filter_FIR_kernel_U_n_352;
  wire H_filter_FIR_kernel_U_n_353;
  wire H_filter_FIR_kernel_U_n_354;
  wire H_filter_FIR_kernel_U_n_355;
  wire H_filter_FIR_kernel_U_n_356;
  wire H_filter_FIR_kernel_U_n_357;
  wire H_filter_FIR_kernel_U_n_358;
  wire H_filter_FIR_kernel_U_n_359;
  wire H_filter_FIR_kernel_U_n_36;
  wire H_filter_FIR_kernel_U_n_360;
  wire H_filter_FIR_kernel_U_n_361;
  wire H_filter_FIR_kernel_U_n_362;
  wire H_filter_FIR_kernel_U_n_363;
  wire H_filter_FIR_kernel_U_n_364;
  wire H_filter_FIR_kernel_U_n_365;
  wire H_filter_FIR_kernel_U_n_366;
  wire H_filter_FIR_kernel_U_n_367;
  wire H_filter_FIR_kernel_U_n_368;
  wire H_filter_FIR_kernel_U_n_369;
  wire H_filter_FIR_kernel_U_n_37;
  wire H_filter_FIR_kernel_U_n_370;
  wire H_filter_FIR_kernel_U_n_371;
  wire H_filter_FIR_kernel_U_n_372;
  wire H_filter_FIR_kernel_U_n_373;
  wire H_filter_FIR_kernel_U_n_374;
  wire H_filter_FIR_kernel_U_n_375;
  wire H_filter_FIR_kernel_U_n_376;
  wire H_filter_FIR_kernel_U_n_377;
  wire H_filter_FIR_kernel_U_n_378;
  wire H_filter_FIR_kernel_U_n_379;
  wire H_filter_FIR_kernel_U_n_38;
  wire H_filter_FIR_kernel_U_n_380;
  wire H_filter_FIR_kernel_U_n_381;
  wire H_filter_FIR_kernel_U_n_382;
  wire H_filter_FIR_kernel_U_n_383;
  wire H_filter_FIR_kernel_U_n_384;
  wire H_filter_FIR_kernel_U_n_385;
  wire H_filter_FIR_kernel_U_n_386;
  wire H_filter_FIR_kernel_U_n_387;
  wire H_filter_FIR_kernel_U_n_388;
  wire H_filter_FIR_kernel_U_n_389;
  wire H_filter_FIR_kernel_U_n_39;
  wire H_filter_FIR_kernel_U_n_390;
  wire H_filter_FIR_kernel_U_n_391;
  wire H_filter_FIR_kernel_U_n_392;
  wire H_filter_FIR_kernel_U_n_393;
  wire H_filter_FIR_kernel_U_n_394;
  wire H_filter_FIR_kernel_U_n_395;
  wire H_filter_FIR_kernel_U_n_396;
  wire H_filter_FIR_kernel_U_n_397;
  wire H_filter_FIR_kernel_U_n_398;
  wire H_filter_FIR_kernel_U_n_399;
  wire H_filter_FIR_kernel_U_n_40;
  wire H_filter_FIR_kernel_U_n_400;
  wire H_filter_FIR_kernel_U_n_401;
  wire H_filter_FIR_kernel_U_n_402;
  wire H_filter_FIR_kernel_U_n_403;
  wire H_filter_FIR_kernel_U_n_404;
  wire H_filter_FIR_kernel_U_n_405;
  wire H_filter_FIR_kernel_U_n_406;
  wire H_filter_FIR_kernel_U_n_407;
  wire H_filter_FIR_kernel_U_n_408;
  wire H_filter_FIR_kernel_U_n_409;
  wire H_filter_FIR_kernel_U_n_41;
  wire H_filter_FIR_kernel_U_n_410;
  wire H_filter_FIR_kernel_U_n_411;
  wire H_filter_FIR_kernel_U_n_412;
  wire H_filter_FIR_kernel_U_n_413;
  wire H_filter_FIR_kernel_U_n_414;
  wire H_filter_FIR_kernel_U_n_415;
  wire H_filter_FIR_kernel_U_n_416;
  wire H_filter_FIR_kernel_U_n_417;
  wire H_filter_FIR_kernel_U_n_418;
  wire H_filter_FIR_kernel_U_n_419;
  wire H_filter_FIR_kernel_U_n_42;
  wire H_filter_FIR_kernel_U_n_420;
  wire H_filter_FIR_kernel_U_n_421;
  wire H_filter_FIR_kernel_U_n_422;
  wire H_filter_FIR_kernel_U_n_423;
  wire H_filter_FIR_kernel_U_n_424;
  wire H_filter_FIR_kernel_U_n_425;
  wire H_filter_FIR_kernel_U_n_426;
  wire H_filter_FIR_kernel_U_n_427;
  wire H_filter_FIR_kernel_U_n_428;
  wire H_filter_FIR_kernel_U_n_429;
  wire H_filter_FIR_kernel_U_n_43;
  wire H_filter_FIR_kernel_U_n_430;
  wire H_filter_FIR_kernel_U_n_431;
  wire H_filter_FIR_kernel_U_n_432;
  wire H_filter_FIR_kernel_U_n_433;
  wire H_filter_FIR_kernel_U_n_434;
  wire H_filter_FIR_kernel_U_n_435;
  wire H_filter_FIR_kernel_U_n_436;
  wire H_filter_FIR_kernel_U_n_437;
  wire H_filter_FIR_kernel_U_n_438;
  wire H_filter_FIR_kernel_U_n_439;
  wire H_filter_FIR_kernel_U_n_44;
  wire H_filter_FIR_kernel_U_n_440;
  wire H_filter_FIR_kernel_U_n_441;
  wire H_filter_FIR_kernel_U_n_442;
  wire H_filter_FIR_kernel_U_n_443;
  wire H_filter_FIR_kernel_U_n_444;
  wire H_filter_FIR_kernel_U_n_445;
  wire H_filter_FIR_kernel_U_n_446;
  wire H_filter_FIR_kernel_U_n_447;
  wire H_filter_FIR_kernel_U_n_448;
  wire H_filter_FIR_kernel_U_n_449;
  wire H_filter_FIR_kernel_U_n_45;
  wire H_filter_FIR_kernel_U_n_450;
  wire H_filter_FIR_kernel_U_n_451;
  wire H_filter_FIR_kernel_U_n_452;
  wire H_filter_FIR_kernel_U_n_453;
  wire H_filter_FIR_kernel_U_n_454;
  wire H_filter_FIR_kernel_U_n_455;
  wire H_filter_FIR_kernel_U_n_456;
  wire H_filter_FIR_kernel_U_n_457;
  wire H_filter_FIR_kernel_U_n_458;
  wire H_filter_FIR_kernel_U_n_459;
  wire H_filter_FIR_kernel_U_n_46;
  wire H_filter_FIR_kernel_U_n_460;
  wire H_filter_FIR_kernel_U_n_461;
  wire H_filter_FIR_kernel_U_n_462;
  wire H_filter_FIR_kernel_U_n_463;
  wire H_filter_FIR_kernel_U_n_464;
  wire H_filter_FIR_kernel_U_n_465;
  wire H_filter_FIR_kernel_U_n_466;
  wire H_filter_FIR_kernel_U_n_467;
  wire H_filter_FIR_kernel_U_n_468;
  wire H_filter_FIR_kernel_U_n_469;
  wire H_filter_FIR_kernel_U_n_47;
  wire H_filter_FIR_kernel_U_n_470;
  wire H_filter_FIR_kernel_U_n_471;
  wire H_filter_FIR_kernel_U_n_472;
  wire H_filter_FIR_kernel_U_n_473;
  wire H_filter_FIR_kernel_U_n_474;
  wire H_filter_FIR_kernel_U_n_475;
  wire H_filter_FIR_kernel_U_n_476;
  wire H_filter_FIR_kernel_U_n_477;
  wire H_filter_FIR_kernel_U_n_478;
  wire H_filter_FIR_kernel_U_n_479;
  wire H_filter_FIR_kernel_U_n_48;
  wire H_filter_FIR_kernel_U_n_480;
  wire H_filter_FIR_kernel_U_n_481;
  wire H_filter_FIR_kernel_U_n_482;
  wire H_filter_FIR_kernel_U_n_483;
  wire H_filter_FIR_kernel_U_n_484;
  wire H_filter_FIR_kernel_U_n_485;
  wire H_filter_FIR_kernel_U_n_486;
  wire H_filter_FIR_kernel_U_n_487;
  wire H_filter_FIR_kernel_U_n_488;
  wire H_filter_FIR_kernel_U_n_489;
  wire H_filter_FIR_kernel_U_n_49;
  wire H_filter_FIR_kernel_U_n_490;
  wire H_filter_FIR_kernel_U_n_491;
  wire H_filter_FIR_kernel_U_n_492;
  wire H_filter_FIR_kernel_U_n_493;
  wire H_filter_FIR_kernel_U_n_494;
  wire H_filter_FIR_kernel_U_n_495;
  wire H_filter_FIR_kernel_U_n_496;
  wire H_filter_FIR_kernel_U_n_497;
  wire H_filter_FIR_kernel_U_n_498;
  wire H_filter_FIR_kernel_U_n_499;
  wire H_filter_FIR_kernel_U_n_50;
  wire H_filter_FIR_kernel_U_n_500;
  wire H_filter_FIR_kernel_U_n_501;
  wire H_filter_FIR_kernel_U_n_502;
  wire H_filter_FIR_kernel_U_n_503;
  wire H_filter_FIR_kernel_U_n_504;
  wire H_filter_FIR_kernel_U_n_505;
  wire H_filter_FIR_kernel_U_n_506;
  wire H_filter_FIR_kernel_U_n_507;
  wire H_filter_FIR_kernel_U_n_508;
  wire H_filter_FIR_kernel_U_n_509;
  wire H_filter_FIR_kernel_U_n_51;
  wire H_filter_FIR_kernel_U_n_510;
  wire H_filter_FIR_kernel_U_n_511;
  wire H_filter_FIR_kernel_U_n_512;
  wire H_filter_FIR_kernel_U_n_513;
  wire H_filter_FIR_kernel_U_n_514;
  wire H_filter_FIR_kernel_U_n_515;
  wire H_filter_FIR_kernel_U_n_516;
  wire H_filter_FIR_kernel_U_n_517;
  wire H_filter_FIR_kernel_U_n_518;
  wire H_filter_FIR_kernel_U_n_519;
  wire H_filter_FIR_kernel_U_n_520;
  wire H_filter_FIR_kernel_U_n_521;
  wire H_filter_FIR_kernel_U_n_522;
  wire H_filter_FIR_kernel_U_n_523;
  wire H_filter_FIR_kernel_U_n_524;
  wire H_filter_FIR_kernel_U_n_525;
  wire H_filter_FIR_kernel_U_n_526;
  wire H_filter_FIR_kernel_U_n_527;
  wire H_filter_FIR_kernel_U_n_528;
  wire H_filter_FIR_kernel_U_n_529;
  wire H_filter_FIR_kernel_U_n_53;
  wire H_filter_FIR_kernel_U_n_530;
  wire H_filter_FIR_kernel_U_n_531;
  wire H_filter_FIR_kernel_U_n_532;
  wire H_filter_FIR_kernel_U_n_533;
  wire H_filter_FIR_kernel_U_n_534;
  wire H_filter_FIR_kernel_U_n_535;
  wire H_filter_FIR_kernel_U_n_536;
  wire H_filter_FIR_kernel_U_n_537;
  wire H_filter_FIR_kernel_U_n_538;
  wire H_filter_FIR_kernel_U_n_539;
  wire H_filter_FIR_kernel_U_n_54;
  wire H_filter_FIR_kernel_U_n_540;
  wire H_filter_FIR_kernel_U_n_541;
  wire H_filter_FIR_kernel_U_n_542;
  wire H_filter_FIR_kernel_U_n_543;
  wire H_filter_FIR_kernel_U_n_544;
  wire H_filter_FIR_kernel_U_n_545;
  wire H_filter_FIR_kernel_U_n_546;
  wire H_filter_FIR_kernel_U_n_547;
  wire H_filter_FIR_kernel_U_n_548;
  wire H_filter_FIR_kernel_U_n_549;
  wire H_filter_FIR_kernel_U_n_55;
  wire H_filter_FIR_kernel_U_n_550;
  wire H_filter_FIR_kernel_U_n_551;
  wire H_filter_FIR_kernel_U_n_552;
  wire H_filter_FIR_kernel_U_n_553;
  wire H_filter_FIR_kernel_U_n_554;
  wire H_filter_FIR_kernel_U_n_555;
  wire H_filter_FIR_kernel_U_n_556;
  wire H_filter_FIR_kernel_U_n_557;
  wire H_filter_FIR_kernel_U_n_558;
  wire H_filter_FIR_kernel_U_n_559;
  wire H_filter_FIR_kernel_U_n_56;
  wire H_filter_FIR_kernel_U_n_560;
  wire H_filter_FIR_kernel_U_n_561;
  wire H_filter_FIR_kernel_U_n_562;
  wire H_filter_FIR_kernel_U_n_563;
  wire H_filter_FIR_kernel_U_n_564;
  wire H_filter_FIR_kernel_U_n_565;
  wire H_filter_FIR_kernel_U_n_566;
  wire H_filter_FIR_kernel_U_n_567;
  wire H_filter_FIR_kernel_U_n_568;
  wire H_filter_FIR_kernel_U_n_569;
  wire H_filter_FIR_kernel_U_n_57;
  wire H_filter_FIR_kernel_U_n_570;
  wire H_filter_FIR_kernel_U_n_571;
  wire H_filter_FIR_kernel_U_n_572;
  wire H_filter_FIR_kernel_U_n_573;
  wire H_filter_FIR_kernel_U_n_574;
  wire H_filter_FIR_kernel_U_n_575;
  wire H_filter_FIR_kernel_U_n_576;
  wire H_filter_FIR_kernel_U_n_577;
  wire H_filter_FIR_kernel_U_n_578;
  wire H_filter_FIR_kernel_U_n_579;
  wire H_filter_FIR_kernel_U_n_58;
  wire H_filter_FIR_kernel_U_n_580;
  wire H_filter_FIR_kernel_U_n_581;
  wire H_filter_FIR_kernel_U_n_582;
  wire H_filter_FIR_kernel_U_n_583;
  wire H_filter_FIR_kernel_U_n_584;
  wire H_filter_FIR_kernel_U_n_585;
  wire H_filter_FIR_kernel_U_n_586;
  wire H_filter_FIR_kernel_U_n_587;
  wire H_filter_FIR_kernel_U_n_588;
  wire H_filter_FIR_kernel_U_n_589;
  wire H_filter_FIR_kernel_U_n_59;
  wire H_filter_FIR_kernel_U_n_590;
  wire H_filter_FIR_kernel_U_n_591;
  wire H_filter_FIR_kernel_U_n_592;
  wire H_filter_FIR_kernel_U_n_593;
  wire H_filter_FIR_kernel_U_n_594;
  wire H_filter_FIR_kernel_U_n_595;
  wire H_filter_FIR_kernel_U_n_596;
  wire H_filter_FIR_kernel_U_n_597;
  wire H_filter_FIR_kernel_U_n_598;
  wire H_filter_FIR_kernel_U_n_599;
  wire H_filter_FIR_kernel_U_n_60;
  wire H_filter_FIR_kernel_U_n_600;
  wire H_filter_FIR_kernel_U_n_601;
  wire H_filter_FIR_kernel_U_n_602;
  wire H_filter_FIR_kernel_U_n_603;
  wire H_filter_FIR_kernel_U_n_604;
  wire H_filter_FIR_kernel_U_n_605;
  wire H_filter_FIR_kernel_U_n_606;
  wire H_filter_FIR_kernel_U_n_607;
  wire H_filter_FIR_kernel_U_n_608;
  wire H_filter_FIR_kernel_U_n_609;
  wire H_filter_FIR_kernel_U_n_610;
  wire H_filter_FIR_kernel_U_n_611;
  wire H_filter_FIR_kernel_U_n_612;
  wire H_filter_FIR_kernel_U_n_613;
  wire H_filter_FIR_kernel_U_n_614;
  wire H_filter_FIR_kernel_U_n_615;
  wire H_filter_FIR_kernel_U_n_616;
  wire H_filter_FIR_kernel_U_n_617;
  wire H_filter_FIR_kernel_U_n_618;
  wire H_filter_FIR_kernel_U_n_619;
  wire H_filter_FIR_kernel_U_n_62;
  wire H_filter_FIR_kernel_U_n_620;
  wire H_filter_FIR_kernel_U_n_621;
  wire H_filter_FIR_kernel_U_n_63;
  wire H_filter_FIR_kernel_U_n_64;
  wire H_filter_FIR_kernel_U_n_65;
  wire H_filter_FIR_kernel_U_n_66;
  wire H_filter_FIR_kernel_U_n_67;
  wire H_filter_FIR_kernel_U_n_68;
  wire H_filter_FIR_kernel_U_n_69;
  wire H_filter_FIR_kernel_U_n_70;
  wire H_filter_FIR_kernel_U_n_71;
  wire H_filter_FIR_kernel_U_n_72;
  wire H_filter_FIR_kernel_U_n_73;
  wire H_filter_FIR_kernel_U_n_74;
  wire H_filter_FIR_kernel_U_n_75;
  wire H_filter_FIR_kernel_U_n_76;
  wire H_filter_FIR_kernel_U_n_77;
  wire H_filter_FIR_kernel_U_n_94;
  wire H_filter_FIR_kernel_U_n_95;
  wire H_filter_FIR_kernel_U_n_96;
  wire H_filter_FIR_kernel_U_n_97;
  wire H_filter_FIR_kernel_U_n_98;
  wire H_filter_FIR_kernel_U_n_99;
  wire [15:0]H_filter_FIR_kernel_load_10_reg_2398;
  wire [15:0]H_filter_FIR_kernel_load_112_reg_2581;
  wire [15:0]H_filter_FIR_kernel_load_11_reg_2266;
  wire [15:0]H_filter_FIR_kernel_load_14_reg_2414;
  wire [15:0]H_filter_FIR_kernel_load_15_reg_2277;
  wire [15:0]H_filter_FIR_kernel_load_23_reg_2430;
  wire [15:0]H_filter_FIR_kernel_load_24_reg_2288;
  wire [15:0]H_filter_FIR_kernel_load_28_reg_2551;
  wire [15:0]H_filter_FIR_kernel_load_29_reg_2299;
  wire [15:0]H_filter_FIR_kernel_load_35_reg_2310;
  wire [15:0]H_filter_FIR_kernel_load_36_reg_2316;
  wire [15:0]H_filter_FIR_kernel_load_39_reg_2327;
  wire [15:0]H_filter_FIR_kernel_load_42_reg_2333;
  wire [15:0]H_filter_FIR_kernel_load_45_reg_2344;
  wire [15:0]H_filter_FIR_kernel_load_48_reg_2350;
  wire [15:0]H_filter_FIR_kernel_load_4_reg_2392;
  wire [15:0]H_filter_FIR_kernel_load_50_reg_2456;
  wire [15:0]H_filter_FIR_kernel_load_57_reg_2462;
  wire [15:0]H_filter_FIR_kernel_load_76_reg_2478;
  wire [15:0]H_filter_FIR_kernel_load_78_reg_2361;
  wire [15:0]H_filter_FIR_kernel_load_86_reg_2561;
  wire [15:0]H_filter_FIR_kernel_load_92_reg_2576;
  wire [15:0]H_filter_FIR_kernel_load_reg_2535;
  wire [15:0]H_filter_FIR_kernel_q0;
  wire [15:0]H_filter_FIR_kernel_q1;
  wire [87:0]Q;
  wire [17:0]ad;
  wire [27:0]add_ln66_12_reg_2514;
  wire [28:0]add_ln66_15_fu_1098_p2;
  wire [28:0]add_ln66_15_reg_2530;
  wire \add_ln66_15_reg_2530[15]_i_2_n_0 ;
  wire \add_ln66_15_reg_2530[15]_i_3_n_0 ;
  wire \add_ln66_15_reg_2530[15]_i_4_n_0 ;
  wire \add_ln66_15_reg_2530[15]_i_5_n_0 ;
  wire \add_ln66_15_reg_2530[15]_i_6_n_0 ;
  wire \add_ln66_15_reg_2530[15]_i_7_n_0 ;
  wire \add_ln66_15_reg_2530[15]_i_8_n_0 ;
  wire \add_ln66_15_reg_2530[15]_i_9_n_0 ;
  wire \add_ln66_15_reg_2530[23]_i_2_n_0 ;
  wire \add_ln66_15_reg_2530[23]_i_3_n_0 ;
  wire \add_ln66_15_reg_2530[23]_i_4_n_0 ;
  wire \add_ln66_15_reg_2530[23]_i_5_n_0 ;
  wire \add_ln66_15_reg_2530[23]_i_6_n_0 ;
  wire \add_ln66_15_reg_2530[23]_i_7_n_0 ;
  wire \add_ln66_15_reg_2530[23]_i_8_n_0 ;
  wire \add_ln66_15_reg_2530[23]_i_9_n_0 ;
  wire \add_ln66_15_reg_2530[28]_i_2_n_0 ;
  wire \add_ln66_15_reg_2530[28]_i_4_n_0 ;
  wire \add_ln66_15_reg_2530[28]_i_5_n_0 ;
  wire \add_ln66_15_reg_2530[28]_i_6_n_0 ;
  wire \add_ln66_15_reg_2530[7]_i_2_n_0 ;
  wire \add_ln66_15_reg_2530[7]_i_3_n_0 ;
  wire \add_ln66_15_reg_2530[7]_i_4_n_0 ;
  wire \add_ln66_15_reg_2530[7]_i_5_n_0 ;
  wire \add_ln66_15_reg_2530[7]_i_6_n_0 ;
  wire \add_ln66_15_reg_2530[7]_i_7_n_0 ;
  wire \add_ln66_15_reg_2530[7]_i_8_n_0 ;
  wire \add_ln66_15_reg_2530[7]_i_9_n_0 ;
  wire \add_ln66_15_reg_2530_reg[15]_i_1_n_0 ;
  wire \add_ln66_15_reg_2530_reg[15]_i_1_n_1 ;
  wire \add_ln66_15_reg_2530_reg[15]_i_1_n_2 ;
  wire \add_ln66_15_reg_2530_reg[15]_i_1_n_3 ;
  wire \add_ln66_15_reg_2530_reg[15]_i_1_n_4 ;
  wire \add_ln66_15_reg_2530_reg[15]_i_1_n_5 ;
  wire \add_ln66_15_reg_2530_reg[15]_i_1_n_6 ;
  wire \add_ln66_15_reg_2530_reg[15]_i_1_n_7 ;
  wire \add_ln66_15_reg_2530_reg[23]_i_1_n_0 ;
  wire \add_ln66_15_reg_2530_reg[23]_i_1_n_1 ;
  wire \add_ln66_15_reg_2530_reg[23]_i_1_n_2 ;
  wire \add_ln66_15_reg_2530_reg[23]_i_1_n_3 ;
  wire \add_ln66_15_reg_2530_reg[23]_i_1_n_4 ;
  wire \add_ln66_15_reg_2530_reg[23]_i_1_n_5 ;
  wire \add_ln66_15_reg_2530_reg[23]_i_1_n_6 ;
  wire \add_ln66_15_reg_2530_reg[23]_i_1_n_7 ;
  wire \add_ln66_15_reg_2530_reg[28]_i_1_n_4 ;
  wire \add_ln66_15_reg_2530_reg[28]_i_1_n_5 ;
  wire \add_ln66_15_reg_2530_reg[28]_i_1_n_6 ;
  wire \add_ln66_15_reg_2530_reg[28]_i_1_n_7 ;
  wire \add_ln66_15_reg_2530_reg[7]_i_1_n_0 ;
  wire \add_ln66_15_reg_2530_reg[7]_i_1_n_1 ;
  wire \add_ln66_15_reg_2530_reg[7]_i_1_n_2 ;
  wire \add_ln66_15_reg_2530_reg[7]_i_1_n_3 ;
  wire \add_ln66_15_reg_2530_reg[7]_i_1_n_4 ;
  wire \add_ln66_15_reg_2530_reg[7]_i_1_n_5 ;
  wire \add_ln66_15_reg_2530_reg[7]_i_1_n_6 ;
  wire \add_ln66_15_reg_2530_reg[7]_i_1_n_7 ;
  wire [26:0]add_ln66_17_reg_2546;
  wire [25:0]add_ln66_18_reg_2509;
  wire [30:0]add_ln66_23_fu_1463_p2;
  wire [30:0]add_ln66_23_reg_2647;
  wire \add_ln66_23_reg_2647[15]_i_10_n_0 ;
  wire \add_ln66_23_reg_2647[15]_i_11_n_0 ;
  wire \add_ln66_23_reg_2647[15]_i_12_n_0 ;
  wire \add_ln66_23_reg_2647[15]_i_13_n_0 ;
  wire \add_ln66_23_reg_2647[15]_i_14_n_0 ;
  wire \add_ln66_23_reg_2647[15]_i_15_n_0 ;
  wire \add_ln66_23_reg_2647[15]_i_16_n_0 ;
  wire \add_ln66_23_reg_2647[15]_i_17_n_0 ;
  wire \add_ln66_23_reg_2647[15]_i_20_n_0 ;
  wire \add_ln66_23_reg_2647[15]_i_21_n_0 ;
  wire \add_ln66_23_reg_2647[15]_i_22_n_0 ;
  wire \add_ln66_23_reg_2647[15]_i_23_n_0 ;
  wire \add_ln66_23_reg_2647[15]_i_24_n_0 ;
  wire \add_ln66_23_reg_2647[15]_i_25_n_0 ;
  wire \add_ln66_23_reg_2647[15]_i_26_n_0 ;
  wire \add_ln66_23_reg_2647[15]_i_27_n_0 ;
  wire \add_ln66_23_reg_2647[15]_i_28_n_0 ;
  wire \add_ln66_23_reg_2647[15]_i_29_n_0 ;
  wire \add_ln66_23_reg_2647[15]_i_2_n_0 ;
  wire \add_ln66_23_reg_2647[15]_i_30_n_0 ;
  wire \add_ln66_23_reg_2647[15]_i_31_n_0 ;
  wire \add_ln66_23_reg_2647[15]_i_32_n_0 ;
  wire \add_ln66_23_reg_2647[15]_i_33_n_0 ;
  wire \add_ln66_23_reg_2647[15]_i_34_n_0 ;
  wire \add_ln66_23_reg_2647[15]_i_35_n_0 ;
  wire \add_ln66_23_reg_2647[15]_i_36_n_0 ;
  wire \add_ln66_23_reg_2647[15]_i_37_n_0 ;
  wire \add_ln66_23_reg_2647[15]_i_38_n_0 ;
  wire \add_ln66_23_reg_2647[15]_i_39_n_0 ;
  wire \add_ln66_23_reg_2647[15]_i_3_n_0 ;
  wire \add_ln66_23_reg_2647[15]_i_40_n_0 ;
  wire \add_ln66_23_reg_2647[15]_i_41_n_0 ;
  wire \add_ln66_23_reg_2647[15]_i_42_n_0 ;
  wire \add_ln66_23_reg_2647[15]_i_4_n_0 ;
  wire \add_ln66_23_reg_2647[15]_i_5_n_0 ;
  wire \add_ln66_23_reg_2647[15]_i_6_n_0 ;
  wire \add_ln66_23_reg_2647[15]_i_7_n_0 ;
  wire \add_ln66_23_reg_2647[15]_i_8_n_0 ;
  wire \add_ln66_23_reg_2647[15]_i_9_n_0 ;
  wire \add_ln66_23_reg_2647[23]_i_10_n_0 ;
  wire \add_ln66_23_reg_2647[23]_i_11_n_0 ;
  wire \add_ln66_23_reg_2647[23]_i_12_n_0 ;
  wire \add_ln66_23_reg_2647[23]_i_13_n_0 ;
  wire \add_ln66_23_reg_2647[23]_i_14_n_0 ;
  wire \add_ln66_23_reg_2647[23]_i_15_n_0 ;
  wire \add_ln66_23_reg_2647[23]_i_16_n_0 ;
  wire \add_ln66_23_reg_2647[23]_i_17_n_0 ;
  wire \add_ln66_23_reg_2647[23]_i_20_n_0 ;
  wire \add_ln66_23_reg_2647[23]_i_21_n_0 ;
  wire \add_ln66_23_reg_2647[23]_i_22_n_0 ;
  wire \add_ln66_23_reg_2647[23]_i_23_n_0 ;
  wire \add_ln66_23_reg_2647[23]_i_24_n_0 ;
  wire \add_ln66_23_reg_2647[23]_i_25_n_0 ;
  wire \add_ln66_23_reg_2647[23]_i_26_n_0 ;
  wire \add_ln66_23_reg_2647[23]_i_27_n_0 ;
  wire \add_ln66_23_reg_2647[23]_i_28_n_0 ;
  wire \add_ln66_23_reg_2647[23]_i_29_n_0 ;
  wire \add_ln66_23_reg_2647[23]_i_2_n_0 ;
  wire \add_ln66_23_reg_2647[23]_i_30_n_0 ;
  wire \add_ln66_23_reg_2647[23]_i_31_n_0 ;
  wire \add_ln66_23_reg_2647[23]_i_32_n_0 ;
  wire \add_ln66_23_reg_2647[23]_i_33_n_0 ;
  wire \add_ln66_23_reg_2647[23]_i_34_n_0 ;
  wire \add_ln66_23_reg_2647[23]_i_35_n_0 ;
  wire \add_ln66_23_reg_2647[23]_i_36_n_0 ;
  wire \add_ln66_23_reg_2647[23]_i_37_n_0 ;
  wire \add_ln66_23_reg_2647[23]_i_38_n_0 ;
  wire \add_ln66_23_reg_2647[23]_i_39_n_0 ;
  wire \add_ln66_23_reg_2647[23]_i_3_n_0 ;
  wire \add_ln66_23_reg_2647[23]_i_40_n_0 ;
  wire \add_ln66_23_reg_2647[23]_i_41_n_0 ;
  wire \add_ln66_23_reg_2647[23]_i_42_n_0 ;
  wire \add_ln66_23_reg_2647[23]_i_43_n_0 ;
  wire \add_ln66_23_reg_2647[23]_i_4_n_0 ;
  wire \add_ln66_23_reg_2647[23]_i_5_n_0 ;
  wire \add_ln66_23_reg_2647[23]_i_6_n_0 ;
  wire \add_ln66_23_reg_2647[23]_i_7_n_0 ;
  wire \add_ln66_23_reg_2647[23]_i_8_n_0 ;
  wire \add_ln66_23_reg_2647[23]_i_9_n_0 ;
  wire \add_ln66_23_reg_2647[30]_i_10_n_0 ;
  wire \add_ln66_23_reg_2647[30]_i_11_n_0 ;
  wire \add_ln66_23_reg_2647[30]_i_12_n_0 ;
  wire \add_ln66_23_reg_2647[30]_i_13_n_0 ;
  wire \add_ln66_23_reg_2647[30]_i_14_n_0 ;
  wire \add_ln66_23_reg_2647[30]_i_18_n_0 ;
  wire \add_ln66_23_reg_2647[30]_i_20_n_0 ;
  wire \add_ln66_23_reg_2647[30]_i_21_n_0 ;
  wire \add_ln66_23_reg_2647[30]_i_22_n_0 ;
  wire \add_ln66_23_reg_2647[30]_i_24_n_0 ;
  wire \add_ln66_23_reg_2647[30]_i_25_n_0 ;
  wire \add_ln66_23_reg_2647[30]_i_26_n_0 ;
  wire \add_ln66_23_reg_2647[30]_i_27_n_0 ;
  wire \add_ln66_23_reg_2647[30]_i_28_n_0 ;
  wire \add_ln66_23_reg_2647[30]_i_29_n_0 ;
  wire \add_ln66_23_reg_2647[30]_i_2_n_0 ;
  wire \add_ln66_23_reg_2647[30]_i_30_n_0 ;
  wire \add_ln66_23_reg_2647[30]_i_31_n_0 ;
  wire \add_ln66_23_reg_2647[30]_i_32_n_0 ;
  wire \add_ln66_23_reg_2647[30]_i_33_n_0 ;
  wire \add_ln66_23_reg_2647[30]_i_34_n_0 ;
  wire \add_ln66_23_reg_2647[30]_i_36_n_0 ;
  wire \add_ln66_23_reg_2647[30]_i_37_n_0 ;
  wire \add_ln66_23_reg_2647[30]_i_38_n_0 ;
  wire \add_ln66_23_reg_2647[30]_i_39_n_0 ;
  wire \add_ln66_23_reg_2647[30]_i_3_n_0 ;
  wire \add_ln66_23_reg_2647[30]_i_40_n_0 ;
  wire \add_ln66_23_reg_2647[30]_i_41_n_0 ;
  wire \add_ln66_23_reg_2647[30]_i_42_n_0 ;
  wire \add_ln66_23_reg_2647[30]_i_43_n_0 ;
  wire \add_ln66_23_reg_2647[30]_i_44_n_0 ;
  wire \add_ln66_23_reg_2647[30]_i_45_n_0 ;
  wire \add_ln66_23_reg_2647[30]_i_46_n_0 ;
  wire \add_ln66_23_reg_2647[30]_i_47_n_0 ;
  wire \add_ln66_23_reg_2647[30]_i_48_n_0 ;
  wire \add_ln66_23_reg_2647[30]_i_49_n_0 ;
  wire \add_ln66_23_reg_2647[30]_i_4_n_0 ;
  wire \add_ln66_23_reg_2647[30]_i_50_n_0 ;
  wire \add_ln66_23_reg_2647[30]_i_51_n_0 ;
  wire \add_ln66_23_reg_2647[30]_i_52_n_0 ;
  wire \add_ln66_23_reg_2647[30]_i_53_n_0 ;
  wire \add_ln66_23_reg_2647[30]_i_5_n_0 ;
  wire \add_ln66_23_reg_2647[30]_i_6_n_0 ;
  wire \add_ln66_23_reg_2647[30]_i_7_n_0 ;
  wire \add_ln66_23_reg_2647[30]_i_9_n_0 ;
  wire \add_ln66_23_reg_2647[7]_i_10_n_0 ;
  wire \add_ln66_23_reg_2647[7]_i_11_n_0 ;
  wire \add_ln66_23_reg_2647[7]_i_12_n_0 ;
  wire \add_ln66_23_reg_2647[7]_i_13_n_0 ;
  wire \add_ln66_23_reg_2647[7]_i_14_n_0 ;
  wire \add_ln66_23_reg_2647[7]_i_15_n_0 ;
  wire \add_ln66_23_reg_2647[7]_i_16_n_0 ;
  wire \add_ln66_23_reg_2647[7]_i_2_n_0 ;
  wire \add_ln66_23_reg_2647[7]_i_3_n_0 ;
  wire \add_ln66_23_reg_2647[7]_i_4_n_0 ;
  wire \add_ln66_23_reg_2647[7]_i_5_n_0 ;
  wire \add_ln66_23_reg_2647[7]_i_6_n_0 ;
  wire \add_ln66_23_reg_2647[7]_i_7_n_0 ;
  wire \add_ln66_23_reg_2647[7]_i_8_n_0 ;
  wire \add_ln66_23_reg_2647[7]_i_9_n_0 ;
  wire \add_ln66_23_reg_2647_reg[15]_i_18_n_0 ;
  wire \add_ln66_23_reg_2647_reg[15]_i_18_n_1 ;
  wire \add_ln66_23_reg_2647_reg[15]_i_18_n_2 ;
  wire \add_ln66_23_reg_2647_reg[15]_i_18_n_3 ;
  wire \add_ln66_23_reg_2647_reg[15]_i_18_n_4 ;
  wire \add_ln66_23_reg_2647_reg[15]_i_18_n_5 ;
  wire \add_ln66_23_reg_2647_reg[15]_i_18_n_6 ;
  wire \add_ln66_23_reg_2647_reg[15]_i_18_n_7 ;
  wire \add_ln66_23_reg_2647_reg[15]_i_19_n_0 ;
  wire \add_ln66_23_reg_2647_reg[15]_i_19_n_1 ;
  wire \add_ln66_23_reg_2647_reg[15]_i_19_n_2 ;
  wire \add_ln66_23_reg_2647_reg[15]_i_19_n_3 ;
  wire \add_ln66_23_reg_2647_reg[15]_i_19_n_4 ;
  wire \add_ln66_23_reg_2647_reg[15]_i_19_n_5 ;
  wire \add_ln66_23_reg_2647_reg[15]_i_19_n_6 ;
  wire \add_ln66_23_reg_2647_reg[15]_i_19_n_7 ;
  wire \add_ln66_23_reg_2647_reg[15]_i_1_n_0 ;
  wire \add_ln66_23_reg_2647_reg[15]_i_1_n_1 ;
  wire \add_ln66_23_reg_2647_reg[15]_i_1_n_2 ;
  wire \add_ln66_23_reg_2647_reg[15]_i_1_n_3 ;
  wire \add_ln66_23_reg_2647_reg[15]_i_1_n_4 ;
  wire \add_ln66_23_reg_2647_reg[15]_i_1_n_5 ;
  wire \add_ln66_23_reg_2647_reg[15]_i_1_n_6 ;
  wire \add_ln66_23_reg_2647_reg[15]_i_1_n_7 ;
  wire \add_ln66_23_reg_2647_reg[23]_i_18_n_0 ;
  wire \add_ln66_23_reg_2647_reg[23]_i_18_n_1 ;
  wire \add_ln66_23_reg_2647_reg[23]_i_18_n_2 ;
  wire \add_ln66_23_reg_2647_reg[23]_i_18_n_3 ;
  wire \add_ln66_23_reg_2647_reg[23]_i_18_n_4 ;
  wire \add_ln66_23_reg_2647_reg[23]_i_18_n_5 ;
  wire \add_ln66_23_reg_2647_reg[23]_i_18_n_6 ;
  wire \add_ln66_23_reg_2647_reg[23]_i_18_n_7 ;
  wire \add_ln66_23_reg_2647_reg[23]_i_19_n_0 ;
  wire \add_ln66_23_reg_2647_reg[23]_i_19_n_1 ;
  wire \add_ln66_23_reg_2647_reg[23]_i_19_n_2 ;
  wire \add_ln66_23_reg_2647_reg[23]_i_19_n_3 ;
  wire \add_ln66_23_reg_2647_reg[23]_i_19_n_4 ;
  wire \add_ln66_23_reg_2647_reg[23]_i_19_n_5 ;
  wire \add_ln66_23_reg_2647_reg[23]_i_19_n_6 ;
  wire \add_ln66_23_reg_2647_reg[23]_i_19_n_7 ;
  wire \add_ln66_23_reg_2647_reg[23]_i_1_n_0 ;
  wire \add_ln66_23_reg_2647_reg[23]_i_1_n_1 ;
  wire \add_ln66_23_reg_2647_reg[23]_i_1_n_2 ;
  wire \add_ln66_23_reg_2647_reg[23]_i_1_n_3 ;
  wire \add_ln66_23_reg_2647_reg[23]_i_1_n_4 ;
  wire \add_ln66_23_reg_2647_reg[23]_i_1_n_5 ;
  wire \add_ln66_23_reg_2647_reg[23]_i_1_n_6 ;
  wire \add_ln66_23_reg_2647_reg[23]_i_1_n_7 ;
  wire \add_ln66_23_reg_2647_reg[30]_i_15_n_2 ;
  wire \add_ln66_23_reg_2647_reg[30]_i_15_n_4 ;
  wire \add_ln66_23_reg_2647_reg[30]_i_15_n_5 ;
  wire \add_ln66_23_reg_2647_reg[30]_i_15_n_6 ;
  wire \add_ln66_23_reg_2647_reg[30]_i_15_n_7 ;
  wire \add_ln66_23_reg_2647_reg[30]_i_16_n_0 ;
  wire \add_ln66_23_reg_2647_reg[30]_i_16_n_1 ;
  wire \add_ln66_23_reg_2647_reg[30]_i_16_n_2 ;
  wire \add_ln66_23_reg_2647_reg[30]_i_16_n_3 ;
  wire \add_ln66_23_reg_2647_reg[30]_i_16_n_4 ;
  wire \add_ln66_23_reg_2647_reg[30]_i_16_n_5 ;
  wire \add_ln66_23_reg_2647_reg[30]_i_16_n_6 ;
  wire \add_ln66_23_reg_2647_reg[30]_i_16_n_7 ;
  wire \add_ln66_23_reg_2647_reg[30]_i_17_n_4 ;
  wire \add_ln66_23_reg_2647_reg[30]_i_17_n_6 ;
  wire \add_ln66_23_reg_2647_reg[30]_i_17_n_7 ;
  wire \add_ln66_23_reg_2647_reg[30]_i_1_n_2 ;
  wire \add_ln66_23_reg_2647_reg[30]_i_1_n_3 ;
  wire \add_ln66_23_reg_2647_reg[30]_i_1_n_4 ;
  wire \add_ln66_23_reg_2647_reg[30]_i_1_n_5 ;
  wire \add_ln66_23_reg_2647_reg[30]_i_1_n_6 ;
  wire \add_ln66_23_reg_2647_reg[30]_i_1_n_7 ;
  wire \add_ln66_23_reg_2647_reg[30]_i_23_n_0 ;
  wire \add_ln66_23_reg_2647_reg[30]_i_23_n_1 ;
  wire \add_ln66_23_reg_2647_reg[30]_i_23_n_2 ;
  wire \add_ln66_23_reg_2647_reg[30]_i_23_n_3 ;
  wire \add_ln66_23_reg_2647_reg[30]_i_23_n_4 ;
  wire \add_ln66_23_reg_2647_reg[30]_i_23_n_5 ;
  wire \add_ln66_23_reg_2647_reg[30]_i_23_n_6 ;
  wire \add_ln66_23_reg_2647_reg[30]_i_23_n_7 ;
  wire \add_ln66_23_reg_2647_reg[7]_i_1_n_0 ;
  wire \add_ln66_23_reg_2647_reg[7]_i_1_n_1 ;
  wire \add_ln66_23_reg_2647_reg[7]_i_1_n_2 ;
  wire \add_ln66_23_reg_2647_reg[7]_i_1_n_3 ;
  wire \add_ln66_23_reg_2647_reg[7]_i_1_n_4 ;
  wire \add_ln66_23_reg_2647_reg[7]_i_1_n_5 ;
  wire \add_ln66_23_reg_2647_reg[7]_i_1_n_6 ;
  wire \add_ln66_23_reg_2647_reg[7]_i_1_n_7 ;
  wire [26:0]add_ln66_25_reg_2617;
  wire [25:0]add_ln66_27_reg_2642;
  wire [25:0]add_ln66_30_reg_2632;
  wire [24:0]add_ln66_31_reg_2541;
  wire [27:0]add_ln66_34_fu_1507_p2;
  wire [27:0]add_ln66_34_reg_2652;
  wire \add_ln66_34_reg_2652[15]_i_35_n_0 ;
  wire \add_ln66_34_reg_2652[15]_i_36_n_0 ;
  wire \add_ln66_34_reg_2652[15]_i_37_n_0 ;
  wire \add_ln66_34_reg_2652[15]_i_38_n_0 ;
  wire \add_ln66_34_reg_2652[15]_i_39_n_0 ;
  wire \add_ln66_34_reg_2652[15]_i_40_n_0 ;
  wire \add_ln66_34_reg_2652[15]_i_41_n_0 ;
  wire \add_ln66_34_reg_2652[15]_i_42_n_0 ;
  wire \add_ln66_34_reg_2652[15]_i_43_n_0 ;
  wire \add_ln66_34_reg_2652[15]_i_44_n_0 ;
  wire \add_ln66_34_reg_2652[15]_i_45_n_0 ;
  wire \add_ln66_34_reg_2652[15]_i_46_n_0 ;
  wire \add_ln66_34_reg_2652[15]_i_47_n_0 ;
  wire \add_ln66_34_reg_2652[15]_i_48_n_0 ;
  wire \add_ln66_34_reg_2652[15]_i_49_n_0 ;
  wire \add_ln66_34_reg_2652[23]_i_39_n_0 ;
  wire \add_ln66_34_reg_2652[23]_i_40_n_0 ;
  wire \add_ln66_34_reg_2652[23]_i_41_n_0 ;
  wire \add_ln66_34_reg_2652[23]_i_42_n_0 ;
  wire \add_ln66_34_reg_2652[23]_i_43_n_0 ;
  wire \add_ln66_34_reg_2652[23]_i_44_n_0 ;
  wire \add_ln66_34_reg_2652[23]_i_45_n_0 ;
  wire \add_ln66_34_reg_2652[23]_i_46_n_0 ;
  wire \add_ln66_34_reg_2652[23]_i_47_n_0 ;
  wire \add_ln66_34_reg_2652[23]_i_48_n_0 ;
  wire \add_ln66_34_reg_2652[23]_i_49_n_0 ;
  wire \add_ln66_34_reg_2652[23]_i_50_n_0 ;
  wire \add_ln66_34_reg_2652[23]_i_51_n_0 ;
  wire \add_ln66_34_reg_2652[23]_i_52_n_0 ;
  wire \add_ln66_34_reg_2652[23]_i_53_n_0 ;
  wire \add_ln66_34_reg_2652[23]_i_54_n_0 ;
  wire \add_ln66_34_reg_2652[27]_i_12_n_0 ;
  wire \add_ln66_34_reg_2652[27]_i_13_n_0 ;
  wire \add_ln66_34_reg_2652[27]_i_14_n_0 ;
  wire \add_ln66_34_reg_2652[27]_i_15_n_0 ;
  wire \add_ln66_34_reg_2652[27]_i_16_n_0 ;
  wire \add_ln66_34_reg_2652[27]_i_17_n_0 ;
  wire \add_ln66_34_reg_2652[27]_i_18_n_0 ;
  wire \add_ln66_34_reg_2652[27]_i_19_n_0 ;
  wire \add_ln66_34_reg_2652[27]_i_20_n_0 ;
  wire \add_ln66_34_reg_2652[27]_i_21_n_0 ;
  wire \add_ln66_34_reg_2652[27]_i_22_n_0 ;
  wire \add_ln66_34_reg_2652[27]_i_23_n_0 ;
  wire \add_ln66_34_reg_2652[27]_i_24_n_0 ;
  wire \add_ln66_34_reg_2652[27]_i_25_n_0 ;
  wire \add_ln66_34_reg_2652[27]_i_26_n_0 ;
  wire \add_ln66_34_reg_2652[27]_i_27_n_0 ;
  wire \add_ln66_34_reg_2652[27]_i_28_n_0 ;
  wire \add_ln66_34_reg_2652[27]_i_29_n_0 ;
  wire \add_ln66_34_reg_2652[27]_i_2_n_0 ;
  wire \add_ln66_34_reg_2652[27]_i_30_n_0 ;
  wire \add_ln66_34_reg_2652[27]_i_31_n_0 ;
  wire \add_ln66_34_reg_2652[27]_i_32_n_0 ;
  wire \add_ln66_34_reg_2652[27]_i_33_n_0 ;
  wire \add_ln66_34_reg_2652[27]_i_3_n_0 ;
  wire \add_ln66_34_reg_2652[27]_i_5_n_0 ;
  wire \add_ln66_34_reg_2652[27]_i_6_n_0 ;
  wire \add_ln66_34_reg_2652[27]_i_7_n_0 ;
  wire \add_ln66_34_reg_2652[7]_i_12_n_0 ;
  wire \add_ln66_34_reg_2652[7]_i_13_n_0 ;
  wire \add_ln66_34_reg_2652[7]_i_14_n_0 ;
  wire \add_ln66_34_reg_2652[7]_i_5_n_0 ;
  wire \add_ln66_34_reg_2652[7]_i_6_n_0 ;
  wire \add_ln66_34_reg_2652_reg[15]_i_26_n_0 ;
  wire \add_ln66_34_reg_2652_reg[15]_i_26_n_1 ;
  wire \add_ln66_34_reg_2652_reg[15]_i_26_n_10 ;
  wire \add_ln66_34_reg_2652_reg[15]_i_26_n_11 ;
  wire \add_ln66_34_reg_2652_reg[15]_i_26_n_12 ;
  wire \add_ln66_34_reg_2652_reg[15]_i_26_n_13 ;
  wire \add_ln66_34_reg_2652_reg[15]_i_26_n_14 ;
  wire \add_ln66_34_reg_2652_reg[15]_i_26_n_15 ;
  wire \add_ln66_34_reg_2652_reg[15]_i_26_n_2 ;
  wire \add_ln66_34_reg_2652_reg[15]_i_26_n_3 ;
  wire \add_ln66_34_reg_2652_reg[15]_i_26_n_4 ;
  wire \add_ln66_34_reg_2652_reg[15]_i_26_n_5 ;
  wire \add_ln66_34_reg_2652_reg[15]_i_26_n_6 ;
  wire \add_ln66_34_reg_2652_reg[15]_i_26_n_7 ;
  wire \add_ln66_34_reg_2652_reg[15]_i_26_n_8 ;
  wire \add_ln66_34_reg_2652_reg[15]_i_26_n_9 ;
  wire \add_ln66_34_reg_2652_reg[23]_i_25_n_0 ;
  wire \add_ln66_34_reg_2652_reg[23]_i_25_n_1 ;
  wire \add_ln66_34_reg_2652_reg[23]_i_25_n_10 ;
  wire \add_ln66_34_reg_2652_reg[23]_i_25_n_11 ;
  wire \add_ln66_34_reg_2652_reg[23]_i_25_n_12 ;
  wire \add_ln66_34_reg_2652_reg[23]_i_25_n_13 ;
  wire \add_ln66_34_reg_2652_reg[23]_i_25_n_14 ;
  wire \add_ln66_34_reg_2652_reg[23]_i_25_n_15 ;
  wire \add_ln66_34_reg_2652_reg[23]_i_25_n_2 ;
  wire \add_ln66_34_reg_2652_reg[23]_i_25_n_3 ;
  wire \add_ln66_34_reg_2652_reg[23]_i_25_n_4 ;
  wire \add_ln66_34_reg_2652_reg[23]_i_25_n_5 ;
  wire \add_ln66_34_reg_2652_reg[23]_i_25_n_6 ;
  wire \add_ln66_34_reg_2652_reg[23]_i_25_n_7 ;
  wire \add_ln66_34_reg_2652_reg[23]_i_25_n_8 ;
  wire \add_ln66_34_reg_2652_reg[23]_i_25_n_9 ;
  wire \add_ln66_34_reg_2652_reg[27]_i_10_n_0 ;
  wire \add_ln66_34_reg_2652_reg[27]_i_10_n_1 ;
  wire \add_ln66_34_reg_2652_reg[27]_i_10_n_10 ;
  wire \add_ln66_34_reg_2652_reg[27]_i_10_n_11 ;
  wire \add_ln66_34_reg_2652_reg[27]_i_10_n_12 ;
  wire \add_ln66_34_reg_2652_reg[27]_i_10_n_13 ;
  wire \add_ln66_34_reg_2652_reg[27]_i_10_n_14 ;
  wire \add_ln66_34_reg_2652_reg[27]_i_10_n_15 ;
  wire \add_ln66_34_reg_2652_reg[27]_i_10_n_2 ;
  wire \add_ln66_34_reg_2652_reg[27]_i_10_n_3 ;
  wire \add_ln66_34_reg_2652_reg[27]_i_10_n_4 ;
  wire \add_ln66_34_reg_2652_reg[27]_i_10_n_5 ;
  wire \add_ln66_34_reg_2652_reg[27]_i_10_n_6 ;
  wire \add_ln66_34_reg_2652_reg[27]_i_10_n_7 ;
  wire \add_ln66_34_reg_2652_reg[27]_i_10_n_8 ;
  wire \add_ln66_34_reg_2652_reg[27]_i_10_n_9 ;
  wire \add_ln66_34_reg_2652_reg[27]_i_9_n_13 ;
  wire \add_ln66_34_reg_2652_reg[27]_i_9_n_14 ;
  wire \add_ln66_34_reg_2652_reg[27]_i_9_n_15 ;
  wire \add_ln66_34_reg_2652_reg[27]_i_9_n_4 ;
  wire \add_ln66_34_reg_2652_reg[27]_i_9_n_6 ;
  wire \add_ln66_34_reg_2652_reg[27]_i_9_n_7 ;
  wire [25:0]add_ln66_36_reg_2662;
  wire [29:0]add_ln66_3_reg_2484;
  wire [24:0]add_ln66_41_reg_2677;
  wire [22:0]add_ln66_42_reg_2571;
  wire [25:0]add_ln66_45_fu_1738_p2;
  wire [25:0]add_ln66_45_reg_2693;
  wire \add_ln66_45_reg_2693[15]_i_10_n_0 ;
  wire \add_ln66_45_reg_2693[15]_i_11_n_0 ;
  wire \add_ln66_45_reg_2693[15]_i_12_n_0 ;
  wire \add_ln66_45_reg_2693[15]_i_13_n_0 ;
  wire \add_ln66_45_reg_2693[15]_i_14_n_0 ;
  wire \add_ln66_45_reg_2693[15]_i_15_n_0 ;
  wire \add_ln66_45_reg_2693[15]_i_16_n_0 ;
  wire \add_ln66_45_reg_2693[15]_i_17_n_0 ;
  wire \add_ln66_45_reg_2693[15]_i_2_n_0 ;
  wire \add_ln66_45_reg_2693[15]_i_3_n_0 ;
  wire \add_ln66_45_reg_2693[15]_i_4_n_0 ;
  wire \add_ln66_45_reg_2693[15]_i_5_n_0 ;
  wire \add_ln66_45_reg_2693[15]_i_6_n_0 ;
  wire \add_ln66_45_reg_2693[15]_i_7_n_0 ;
  wire \add_ln66_45_reg_2693[15]_i_8_n_0 ;
  wire \add_ln66_45_reg_2693[15]_i_9_n_0 ;
  wire \add_ln66_45_reg_2693[23]_i_11_n_0 ;
  wire \add_ln66_45_reg_2693[23]_i_12_n_0 ;
  wire \add_ln66_45_reg_2693[23]_i_13_n_0 ;
  wire \add_ln66_45_reg_2693[23]_i_14_n_0 ;
  wire \add_ln66_45_reg_2693[23]_i_15_n_0 ;
  wire \add_ln66_45_reg_2693[23]_i_16_n_0 ;
  wire \add_ln66_45_reg_2693[23]_i_17_n_0 ;
  wire \add_ln66_45_reg_2693[23]_i_2_n_0 ;
  wire \add_ln66_45_reg_2693[23]_i_3_n_0 ;
  wire \add_ln66_45_reg_2693[23]_i_4_n_0 ;
  wire \add_ln66_45_reg_2693[23]_i_5_n_0 ;
  wire \add_ln66_45_reg_2693[23]_i_6_n_0 ;
  wire \add_ln66_45_reg_2693[23]_i_7_n_0 ;
  wire \add_ln66_45_reg_2693[23]_i_8_n_0 ;
  wire \add_ln66_45_reg_2693[23]_i_9_n_0 ;
  wire \add_ln66_45_reg_2693[25]_i_2_n_0 ;
  wire \add_ln66_45_reg_2693[7]_i_10_n_0 ;
  wire \add_ln66_45_reg_2693[7]_i_11_n_0 ;
  wire \add_ln66_45_reg_2693[7]_i_12_n_0 ;
  wire \add_ln66_45_reg_2693[7]_i_13_n_0 ;
  wire \add_ln66_45_reg_2693[7]_i_14_n_0 ;
  wire \add_ln66_45_reg_2693[7]_i_15_n_0 ;
  wire \add_ln66_45_reg_2693[7]_i_16_n_0 ;
  wire \add_ln66_45_reg_2693[7]_i_2_n_0 ;
  wire \add_ln66_45_reg_2693[7]_i_3_n_0 ;
  wire \add_ln66_45_reg_2693[7]_i_4_n_0 ;
  wire \add_ln66_45_reg_2693[7]_i_5_n_0 ;
  wire \add_ln66_45_reg_2693[7]_i_6_n_0 ;
  wire \add_ln66_45_reg_2693[7]_i_7_n_0 ;
  wire \add_ln66_45_reg_2693[7]_i_8_n_0 ;
  wire \add_ln66_45_reg_2693[7]_i_9_n_0 ;
  wire \add_ln66_45_reg_2693_reg[15]_i_1_n_0 ;
  wire \add_ln66_45_reg_2693_reg[15]_i_1_n_1 ;
  wire \add_ln66_45_reg_2693_reg[15]_i_1_n_2 ;
  wire \add_ln66_45_reg_2693_reg[15]_i_1_n_3 ;
  wire \add_ln66_45_reg_2693_reg[15]_i_1_n_4 ;
  wire \add_ln66_45_reg_2693_reg[15]_i_1_n_5 ;
  wire \add_ln66_45_reg_2693_reg[15]_i_1_n_6 ;
  wire \add_ln66_45_reg_2693_reg[15]_i_1_n_7 ;
  wire \add_ln66_45_reg_2693_reg[23]_i_1_n_0 ;
  wire \add_ln66_45_reg_2693_reg[23]_i_1_n_1 ;
  wire \add_ln66_45_reg_2693_reg[23]_i_1_n_2 ;
  wire \add_ln66_45_reg_2693_reg[23]_i_1_n_3 ;
  wire \add_ln66_45_reg_2693_reg[23]_i_1_n_4 ;
  wire \add_ln66_45_reg_2693_reg[23]_i_1_n_5 ;
  wire \add_ln66_45_reg_2693_reg[23]_i_1_n_6 ;
  wire \add_ln66_45_reg_2693_reg[23]_i_1_n_7 ;
  wire \add_ln66_45_reg_2693_reg[25]_i_1_n_7 ;
  wire \add_ln66_45_reg_2693_reg[7]_i_1_n_0 ;
  wire \add_ln66_45_reg_2693_reg[7]_i_1_n_1 ;
  wire \add_ln66_45_reg_2693_reg[7]_i_1_n_2 ;
  wire \add_ln66_45_reg_2693_reg[7]_i_1_n_3 ;
  wire \add_ln66_45_reg_2693_reg[7]_i_1_n_4 ;
  wire \add_ln66_45_reg_2693_reg[7]_i_1_n_5 ;
  wire \add_ln66_45_reg_2693_reg[7]_i_1_n_6 ;
  wire \add_ln66_45_reg_2693_reg[7]_i_1_n_7 ;
  wire [30:0]add_ln66_4_fu_1242_p2;
  wire [30:0]add_ln66_4_reg_2607;
  wire \add_ln66_4_reg_2607[15]_i_10_n_0 ;
  wire \add_ln66_4_reg_2607[15]_i_11_n_0 ;
  wire \add_ln66_4_reg_2607[15]_i_12_n_0 ;
  wire \add_ln66_4_reg_2607[15]_i_13_n_0 ;
  wire \add_ln66_4_reg_2607[15]_i_14_n_0 ;
  wire \add_ln66_4_reg_2607[15]_i_15_n_0 ;
  wire \add_ln66_4_reg_2607[15]_i_16_n_0 ;
  wire \add_ln66_4_reg_2607[15]_i_17_n_0 ;
  wire \add_ln66_4_reg_2607[15]_i_2_n_0 ;
  wire \add_ln66_4_reg_2607[15]_i_3_n_0 ;
  wire \add_ln66_4_reg_2607[15]_i_4_n_0 ;
  wire \add_ln66_4_reg_2607[15]_i_5_n_0 ;
  wire \add_ln66_4_reg_2607[15]_i_6_n_0 ;
  wire \add_ln66_4_reg_2607[15]_i_7_n_0 ;
  wire \add_ln66_4_reg_2607[15]_i_8_n_0 ;
  wire \add_ln66_4_reg_2607[15]_i_9_n_0 ;
  wire \add_ln66_4_reg_2607[23]_i_10_n_0 ;
  wire \add_ln66_4_reg_2607[23]_i_11_n_0 ;
  wire \add_ln66_4_reg_2607[23]_i_12_n_0 ;
  wire \add_ln66_4_reg_2607[23]_i_13_n_0 ;
  wire \add_ln66_4_reg_2607[23]_i_14_n_0 ;
  wire \add_ln66_4_reg_2607[23]_i_15_n_0 ;
  wire \add_ln66_4_reg_2607[23]_i_16_n_0 ;
  wire \add_ln66_4_reg_2607[23]_i_17_n_0 ;
  wire \add_ln66_4_reg_2607[23]_i_2_n_0 ;
  wire \add_ln66_4_reg_2607[23]_i_3_n_0 ;
  wire \add_ln66_4_reg_2607[23]_i_4_n_0 ;
  wire \add_ln66_4_reg_2607[23]_i_5_n_0 ;
  wire \add_ln66_4_reg_2607[23]_i_6_n_0 ;
  wire \add_ln66_4_reg_2607[23]_i_7_n_0 ;
  wire \add_ln66_4_reg_2607[23]_i_8_n_0 ;
  wire \add_ln66_4_reg_2607[23]_i_9_n_0 ;
  wire \add_ln66_4_reg_2607[30]_i_10_n_0 ;
  wire \add_ln66_4_reg_2607[30]_i_11_n_0 ;
  wire \add_ln66_4_reg_2607[30]_i_12_n_0 ;
  wire \add_ln66_4_reg_2607[30]_i_13_n_0 ;
  wire \add_ln66_4_reg_2607[30]_i_14_n_0 ;
  wire \add_ln66_4_reg_2607[30]_i_2_n_0 ;
  wire \add_ln66_4_reg_2607[30]_i_3_n_0 ;
  wire \add_ln66_4_reg_2607[30]_i_4_n_0 ;
  wire \add_ln66_4_reg_2607[30]_i_5_n_0 ;
  wire \add_ln66_4_reg_2607[30]_i_6_n_0 ;
  wire \add_ln66_4_reg_2607[30]_i_7_n_0 ;
  wire \add_ln66_4_reg_2607[30]_i_8_n_0 ;
  wire \add_ln66_4_reg_2607[7]_i_10_n_0 ;
  wire \add_ln66_4_reg_2607[7]_i_11_n_0 ;
  wire \add_ln66_4_reg_2607[7]_i_12_n_0 ;
  wire \add_ln66_4_reg_2607[7]_i_13_n_0 ;
  wire \add_ln66_4_reg_2607[7]_i_14_n_0 ;
  wire \add_ln66_4_reg_2607[7]_i_15_n_0 ;
  wire \add_ln66_4_reg_2607[7]_i_16_n_0 ;
  wire \add_ln66_4_reg_2607[7]_i_2_n_0 ;
  wire \add_ln66_4_reg_2607[7]_i_3_n_0 ;
  wire \add_ln66_4_reg_2607[7]_i_4_n_0 ;
  wire \add_ln66_4_reg_2607[7]_i_5_n_0 ;
  wire \add_ln66_4_reg_2607[7]_i_6_n_0 ;
  wire \add_ln66_4_reg_2607[7]_i_7_n_0 ;
  wire \add_ln66_4_reg_2607[7]_i_8_n_0 ;
  wire \add_ln66_4_reg_2607[7]_i_9_n_0 ;
  wire \add_ln66_4_reg_2607_reg[15]_i_1_n_0 ;
  wire \add_ln66_4_reg_2607_reg[15]_i_1_n_1 ;
  wire \add_ln66_4_reg_2607_reg[15]_i_1_n_2 ;
  wire \add_ln66_4_reg_2607_reg[15]_i_1_n_3 ;
  wire \add_ln66_4_reg_2607_reg[15]_i_1_n_4 ;
  wire \add_ln66_4_reg_2607_reg[15]_i_1_n_5 ;
  wire \add_ln66_4_reg_2607_reg[15]_i_1_n_6 ;
  wire \add_ln66_4_reg_2607_reg[15]_i_1_n_7 ;
  wire \add_ln66_4_reg_2607_reg[23]_i_1_n_0 ;
  wire \add_ln66_4_reg_2607_reg[23]_i_1_n_1 ;
  wire \add_ln66_4_reg_2607_reg[23]_i_1_n_2 ;
  wire \add_ln66_4_reg_2607_reg[23]_i_1_n_3 ;
  wire \add_ln66_4_reg_2607_reg[23]_i_1_n_4 ;
  wire \add_ln66_4_reg_2607_reg[23]_i_1_n_5 ;
  wire \add_ln66_4_reg_2607_reg[23]_i_1_n_6 ;
  wire \add_ln66_4_reg_2607_reg[23]_i_1_n_7 ;
  wire \add_ln66_4_reg_2607_reg[30]_i_1_n_2 ;
  wire \add_ln66_4_reg_2607_reg[30]_i_1_n_3 ;
  wire \add_ln66_4_reg_2607_reg[30]_i_1_n_4 ;
  wire \add_ln66_4_reg_2607_reg[30]_i_1_n_5 ;
  wire \add_ln66_4_reg_2607_reg[30]_i_1_n_6 ;
  wire \add_ln66_4_reg_2607_reg[30]_i_1_n_7 ;
  wire \add_ln66_4_reg_2607_reg[7]_i_1_n_0 ;
  wire \add_ln66_4_reg_2607_reg[7]_i_1_n_1 ;
  wire \add_ln66_4_reg_2607_reg[7]_i_1_n_2 ;
  wire \add_ln66_4_reg_2607_reg[7]_i_1_n_3 ;
  wire \add_ln66_4_reg_2607_reg[7]_i_1_n_4 ;
  wire \add_ln66_4_reg_2607_reg[7]_i_1_n_5 ;
  wire \add_ln66_4_reg_2607_reg[7]_i_1_n_6 ;
  wire \add_ln66_4_reg_2607_reg[7]_i_1_n_7 ;
  wire [24:0]add_ln66_50_reg_2708;
  wire [28:0]add_ln66_6_reg_2494;
  wire [29:0]add_ln66_9_fu_1057_p2;
  wire [29:0]add_ln66_9_reg_2499;
  wire \add_ln66_9_reg_2499[15]_i_2_n_0 ;
  wire \add_ln66_9_reg_2499[15]_i_3_n_0 ;
  wire \add_ln66_9_reg_2499[15]_i_4_n_0 ;
  wire \add_ln66_9_reg_2499[15]_i_5_n_0 ;
  wire \add_ln66_9_reg_2499[15]_i_6_n_0 ;
  wire \add_ln66_9_reg_2499[15]_i_7_n_0 ;
  wire \add_ln66_9_reg_2499[15]_i_8_n_0 ;
  wire \add_ln66_9_reg_2499[15]_i_9_n_0 ;
  wire \add_ln66_9_reg_2499[23]_i_2_n_0 ;
  wire \add_ln66_9_reg_2499[23]_i_3_n_0 ;
  wire \add_ln66_9_reg_2499[23]_i_4_n_0 ;
  wire \add_ln66_9_reg_2499[23]_i_5_n_0 ;
  wire \add_ln66_9_reg_2499[23]_i_6_n_0 ;
  wire \add_ln66_9_reg_2499[23]_i_7_n_0 ;
  wire \add_ln66_9_reg_2499[23]_i_8_n_0 ;
  wire \add_ln66_9_reg_2499[23]_i_9_n_0 ;
  wire \add_ln66_9_reg_2499[29]_i_2_n_0 ;
  wire \add_ln66_9_reg_2499[29]_i_3_n_0 ;
  wire \add_ln66_9_reg_2499[29]_i_5_n_0 ;
  wire \add_ln66_9_reg_2499[29]_i_6_n_0 ;
  wire \add_ln66_9_reg_2499[29]_i_7_n_0 ;
  wire \add_ln66_9_reg_2499[7]_i_2_n_0 ;
  wire \add_ln66_9_reg_2499[7]_i_3_n_0 ;
  wire \add_ln66_9_reg_2499[7]_i_4_n_0 ;
  wire \add_ln66_9_reg_2499[7]_i_5_n_0 ;
  wire \add_ln66_9_reg_2499[7]_i_6_n_0 ;
  wire \add_ln66_9_reg_2499[7]_i_7_n_0 ;
  wire \add_ln66_9_reg_2499[7]_i_8_n_0 ;
  wire \add_ln66_9_reg_2499[7]_i_9_n_0 ;
  wire \add_ln66_9_reg_2499_reg[15]_i_1_n_0 ;
  wire \add_ln66_9_reg_2499_reg[15]_i_1_n_1 ;
  wire \add_ln66_9_reg_2499_reg[15]_i_1_n_2 ;
  wire \add_ln66_9_reg_2499_reg[15]_i_1_n_3 ;
  wire \add_ln66_9_reg_2499_reg[15]_i_1_n_4 ;
  wire \add_ln66_9_reg_2499_reg[15]_i_1_n_5 ;
  wire \add_ln66_9_reg_2499_reg[15]_i_1_n_6 ;
  wire \add_ln66_9_reg_2499_reg[15]_i_1_n_7 ;
  wire \add_ln66_9_reg_2499_reg[23]_i_1_n_0 ;
  wire \add_ln66_9_reg_2499_reg[23]_i_1_n_1 ;
  wire \add_ln66_9_reg_2499_reg[23]_i_1_n_2 ;
  wire \add_ln66_9_reg_2499_reg[23]_i_1_n_3 ;
  wire \add_ln66_9_reg_2499_reg[23]_i_1_n_4 ;
  wire \add_ln66_9_reg_2499_reg[23]_i_1_n_5 ;
  wire \add_ln66_9_reg_2499_reg[23]_i_1_n_6 ;
  wire \add_ln66_9_reg_2499_reg[23]_i_1_n_7 ;
  wire \add_ln66_9_reg_2499_reg[29]_i_1_n_3 ;
  wire \add_ln66_9_reg_2499_reg[29]_i_1_n_4 ;
  wire \add_ln66_9_reg_2499_reg[29]_i_1_n_5 ;
  wire \add_ln66_9_reg_2499_reg[29]_i_1_n_6 ;
  wire \add_ln66_9_reg_2499_reg[29]_i_1_n_7 ;
  wire \add_ln66_9_reg_2499_reg[7]_i_1_n_0 ;
  wire \add_ln66_9_reg_2499_reg[7]_i_1_n_1 ;
  wire \add_ln66_9_reg_2499_reg[7]_i_1_n_2 ;
  wire \add_ln66_9_reg_2499_reg[7]_i_1_n_3 ;
  wire \add_ln66_9_reg_2499_reg[7]_i_1_n_4 ;
  wire \add_ln66_9_reg_2499_reg[7]_i_1_n_5 ;
  wire \add_ln66_9_reg_2499_reg[7]_i_1_n_6 ;
  wire \add_ln66_9_reg_2499_reg[7]_i_1_n_7 ;
  wire [30:0]add_ln66_reg_2468;
  wire am_addmul_16s_16s_10ns_28_4_1_U2_n_0;
  wire am_addmul_16s_16s_10ns_28_4_1_U2_n_1;
  wire am_addmul_16s_16s_10ns_28_4_1_U2_n_10;
  wire am_addmul_16s_16s_10ns_28_4_1_U2_n_11;
  wire am_addmul_16s_16s_10ns_28_4_1_U2_n_12;
  wire am_addmul_16s_16s_10ns_28_4_1_U2_n_13;
  wire am_addmul_16s_16s_10ns_28_4_1_U2_n_14;
  wire am_addmul_16s_16s_10ns_28_4_1_U2_n_15;
  wire am_addmul_16s_16s_10ns_28_4_1_U2_n_16;
  wire am_addmul_16s_16s_10ns_28_4_1_U2_n_17;
  wire am_addmul_16s_16s_10ns_28_4_1_U2_n_18;
  wire am_addmul_16s_16s_10ns_28_4_1_U2_n_19;
  wire am_addmul_16s_16s_10ns_28_4_1_U2_n_2;
  wire am_addmul_16s_16s_10ns_28_4_1_U2_n_20;
  wire am_addmul_16s_16s_10ns_28_4_1_U2_n_21;
  wire am_addmul_16s_16s_10ns_28_4_1_U2_n_22;
  wire am_addmul_16s_16s_10ns_28_4_1_U2_n_23;
  wire am_addmul_16s_16s_10ns_28_4_1_U2_n_24;
  wire am_addmul_16s_16s_10ns_28_4_1_U2_n_25;
  wire am_addmul_16s_16s_10ns_28_4_1_U2_n_26;
  wire am_addmul_16s_16s_10ns_28_4_1_U2_n_27;
  wire am_addmul_16s_16s_10ns_28_4_1_U2_n_3;
  wire am_addmul_16s_16s_10ns_28_4_1_U2_n_4;
  wire am_addmul_16s_16s_10ns_28_4_1_U2_n_5;
  wire am_addmul_16s_16s_10ns_28_4_1_U2_n_6;
  wire am_addmul_16s_16s_10ns_28_4_1_U2_n_7;
  wire am_addmul_16s_16s_10ns_28_4_1_U2_n_8;
  wire am_addmul_16s_16s_10ns_28_4_1_U2_n_9;
  wire am_addmul_16s_16s_10s_26_4_1_U14_n_0;
  wire am_addmul_16s_16s_10s_26_4_1_U14_n_1;
  wire am_addmul_16s_16s_10s_26_4_1_U14_n_10;
  wire am_addmul_16s_16s_10s_26_4_1_U14_n_11;
  wire am_addmul_16s_16s_10s_26_4_1_U14_n_12;
  wire am_addmul_16s_16s_10s_26_4_1_U14_n_13;
  wire am_addmul_16s_16s_10s_26_4_1_U14_n_14;
  wire am_addmul_16s_16s_10s_26_4_1_U14_n_15;
  wire am_addmul_16s_16s_10s_26_4_1_U14_n_16;
  wire am_addmul_16s_16s_10s_26_4_1_U14_n_17;
  wire am_addmul_16s_16s_10s_26_4_1_U14_n_18;
  wire am_addmul_16s_16s_10s_26_4_1_U14_n_19;
  wire am_addmul_16s_16s_10s_26_4_1_U14_n_2;
  wire am_addmul_16s_16s_10s_26_4_1_U14_n_20;
  wire am_addmul_16s_16s_10s_26_4_1_U14_n_21;
  wire am_addmul_16s_16s_10s_26_4_1_U14_n_22;
  wire am_addmul_16s_16s_10s_26_4_1_U14_n_23;
  wire am_addmul_16s_16s_10s_26_4_1_U14_n_24;
  wire am_addmul_16s_16s_10s_26_4_1_U14_n_25;
  wire am_addmul_16s_16s_10s_26_4_1_U14_n_3;
  wire am_addmul_16s_16s_10s_26_4_1_U14_n_4;
  wire am_addmul_16s_16s_10s_26_4_1_U14_n_5;
  wire am_addmul_16s_16s_10s_26_4_1_U14_n_6;
  wire am_addmul_16s_16s_10s_26_4_1_U14_n_7;
  wire am_addmul_16s_16s_10s_26_4_1_U14_n_8;
  wire am_addmul_16s_16s_10s_26_4_1_U14_n_9;
  wire am_addmul_16s_16s_10s_27_4_1_U4_n_0;
  wire am_addmul_16s_16s_10s_27_4_1_U4_n_1;
  wire am_addmul_16s_16s_10s_27_4_1_U4_n_10;
  wire am_addmul_16s_16s_10s_27_4_1_U4_n_11;
  wire am_addmul_16s_16s_10s_27_4_1_U4_n_12;
  wire am_addmul_16s_16s_10s_27_4_1_U4_n_13;
  wire am_addmul_16s_16s_10s_27_4_1_U4_n_14;
  wire am_addmul_16s_16s_10s_27_4_1_U4_n_15;
  wire am_addmul_16s_16s_10s_27_4_1_U4_n_16;
  wire am_addmul_16s_16s_10s_27_4_1_U4_n_17;
  wire am_addmul_16s_16s_10s_27_4_1_U4_n_18;
  wire am_addmul_16s_16s_10s_27_4_1_U4_n_19;
  wire am_addmul_16s_16s_10s_27_4_1_U4_n_2;
  wire am_addmul_16s_16s_10s_27_4_1_U4_n_20;
  wire am_addmul_16s_16s_10s_27_4_1_U4_n_21;
  wire am_addmul_16s_16s_10s_27_4_1_U4_n_22;
  wire am_addmul_16s_16s_10s_27_4_1_U4_n_23;
  wire am_addmul_16s_16s_10s_27_4_1_U4_n_24;
  wire am_addmul_16s_16s_10s_27_4_1_U4_n_25;
  wire am_addmul_16s_16s_10s_27_4_1_U4_n_26;
  wire am_addmul_16s_16s_10s_27_4_1_U4_n_3;
  wire am_addmul_16s_16s_10s_27_4_1_U4_n_4;
  wire am_addmul_16s_16s_10s_27_4_1_U4_n_5;
  wire am_addmul_16s_16s_10s_27_4_1_U4_n_6;
  wire am_addmul_16s_16s_10s_27_4_1_U4_n_7;
  wire am_addmul_16s_16s_10s_27_4_1_U4_n_8;
  wire am_addmul_16s_16s_10s_27_4_1_U4_n_9;
  wire am_addmul_16s_16s_11ns_29_4_1_U1_n_0;
  wire am_addmul_16s_16s_11ns_29_4_1_U1_n_1;
  wire am_addmul_16s_16s_11ns_29_4_1_U1_n_10;
  wire am_addmul_16s_16s_11ns_29_4_1_U1_n_11;
  wire am_addmul_16s_16s_11ns_29_4_1_U1_n_12;
  wire am_addmul_16s_16s_11ns_29_4_1_U1_n_13;
  wire am_addmul_16s_16s_11ns_29_4_1_U1_n_14;
  wire am_addmul_16s_16s_11ns_29_4_1_U1_n_15;
  wire am_addmul_16s_16s_11ns_29_4_1_U1_n_16;
  wire am_addmul_16s_16s_11ns_29_4_1_U1_n_17;
  wire am_addmul_16s_16s_11ns_29_4_1_U1_n_18;
  wire am_addmul_16s_16s_11ns_29_4_1_U1_n_19;
  wire am_addmul_16s_16s_11ns_29_4_1_U1_n_2;
  wire am_addmul_16s_16s_11ns_29_4_1_U1_n_20;
  wire am_addmul_16s_16s_11ns_29_4_1_U1_n_21;
  wire am_addmul_16s_16s_11ns_29_4_1_U1_n_22;
  wire am_addmul_16s_16s_11ns_29_4_1_U1_n_23;
  wire am_addmul_16s_16s_11ns_29_4_1_U1_n_24;
  wire am_addmul_16s_16s_11ns_29_4_1_U1_n_25;
  wire am_addmul_16s_16s_11ns_29_4_1_U1_n_26;
  wire am_addmul_16s_16s_11ns_29_4_1_U1_n_27;
  wire am_addmul_16s_16s_11ns_29_4_1_U1_n_28;
  wire am_addmul_16s_16s_11ns_29_4_1_U1_n_3;
  wire am_addmul_16s_16s_11ns_29_4_1_U1_n_4;
  wire am_addmul_16s_16s_11ns_29_4_1_U1_n_5;
  wire am_addmul_16s_16s_11ns_29_4_1_U1_n_6;
  wire am_addmul_16s_16s_11ns_29_4_1_U1_n_7;
  wire am_addmul_16s_16s_11ns_29_4_1_U1_n_8;
  wire am_addmul_16s_16s_11ns_29_4_1_U1_n_9;
  wire am_addmul_16s_16s_11s_28_4_1_U3_n_0;
  wire am_addmul_16s_16s_11s_28_4_1_U3_n_1;
  wire am_addmul_16s_16s_11s_28_4_1_U3_n_10;
  wire am_addmul_16s_16s_11s_28_4_1_U3_n_11;
  wire am_addmul_16s_16s_11s_28_4_1_U3_n_12;
  wire am_addmul_16s_16s_11s_28_4_1_U3_n_13;
  wire am_addmul_16s_16s_11s_28_4_1_U3_n_14;
  wire am_addmul_16s_16s_11s_28_4_1_U3_n_15;
  wire am_addmul_16s_16s_11s_28_4_1_U3_n_16;
  wire am_addmul_16s_16s_11s_28_4_1_U3_n_17;
  wire am_addmul_16s_16s_11s_28_4_1_U3_n_18;
  wire am_addmul_16s_16s_11s_28_4_1_U3_n_19;
  wire am_addmul_16s_16s_11s_28_4_1_U3_n_2;
  wire am_addmul_16s_16s_11s_28_4_1_U3_n_20;
  wire am_addmul_16s_16s_11s_28_4_1_U3_n_21;
  wire am_addmul_16s_16s_11s_28_4_1_U3_n_22;
  wire am_addmul_16s_16s_11s_28_4_1_U3_n_23;
  wire am_addmul_16s_16s_11s_28_4_1_U3_n_24;
  wire am_addmul_16s_16s_11s_28_4_1_U3_n_25;
  wire am_addmul_16s_16s_11s_28_4_1_U3_n_26;
  wire am_addmul_16s_16s_11s_28_4_1_U3_n_27;
  wire am_addmul_16s_16s_11s_28_4_1_U3_n_3;
  wire am_addmul_16s_16s_11s_28_4_1_U3_n_4;
  wire am_addmul_16s_16s_11s_28_4_1_U3_n_5;
  wire am_addmul_16s_16s_11s_28_4_1_U3_n_6;
  wire am_addmul_16s_16s_11s_28_4_1_U3_n_7;
  wire am_addmul_16s_16s_11s_28_4_1_U3_n_8;
  wire am_addmul_16s_16s_11s_28_4_1_U3_n_9;
  wire am_addmul_16s_16s_14ns_31_4_1_U10_n_0;
  wire am_addmul_16s_16s_14ns_31_4_1_U10_n_1;
  wire am_addmul_16s_16s_14ns_31_4_1_U10_n_10;
  wire am_addmul_16s_16s_14ns_31_4_1_U10_n_11;
  wire am_addmul_16s_16s_14ns_31_4_1_U10_n_12;
  wire am_addmul_16s_16s_14ns_31_4_1_U10_n_13;
  wire am_addmul_16s_16s_14ns_31_4_1_U10_n_14;
  wire am_addmul_16s_16s_14ns_31_4_1_U10_n_15;
  wire am_addmul_16s_16s_14ns_31_4_1_U10_n_16;
  wire am_addmul_16s_16s_14ns_31_4_1_U10_n_17;
  wire am_addmul_16s_16s_14ns_31_4_1_U10_n_18;
  wire am_addmul_16s_16s_14ns_31_4_1_U10_n_19;
  wire am_addmul_16s_16s_14ns_31_4_1_U10_n_2;
  wire am_addmul_16s_16s_14ns_31_4_1_U10_n_20;
  wire am_addmul_16s_16s_14ns_31_4_1_U10_n_21;
  wire am_addmul_16s_16s_14ns_31_4_1_U10_n_22;
  wire am_addmul_16s_16s_14ns_31_4_1_U10_n_23;
  wire am_addmul_16s_16s_14ns_31_4_1_U10_n_24;
  wire am_addmul_16s_16s_14ns_31_4_1_U10_n_25;
  wire am_addmul_16s_16s_14ns_31_4_1_U10_n_26;
  wire am_addmul_16s_16s_14ns_31_4_1_U10_n_27;
  wire am_addmul_16s_16s_14ns_31_4_1_U10_n_28;
  wire am_addmul_16s_16s_14ns_31_4_1_U10_n_29;
  wire am_addmul_16s_16s_14ns_31_4_1_U10_n_3;
  wire am_addmul_16s_16s_14ns_31_4_1_U10_n_30;
  wire am_addmul_16s_16s_14ns_31_4_1_U10_n_4;
  wire am_addmul_16s_16s_14ns_31_4_1_U10_n_5;
  wire am_addmul_16s_16s_14ns_31_4_1_U10_n_6;
  wire am_addmul_16s_16s_14ns_31_4_1_U10_n_7;
  wire am_addmul_16s_16s_14ns_31_4_1_U10_n_8;
  wire am_addmul_16s_16s_14ns_31_4_1_U10_n_9;
  wire am_addmul_16s_16s_8ns_25_4_1_U7_n_0;
  wire am_addmul_16s_16s_8ns_25_4_1_U7_n_1;
  wire am_addmul_16s_16s_8ns_25_4_1_U7_n_10;
  wire am_addmul_16s_16s_8ns_25_4_1_U7_n_11;
  wire am_addmul_16s_16s_8ns_25_4_1_U7_n_12;
  wire am_addmul_16s_16s_8ns_25_4_1_U7_n_13;
  wire am_addmul_16s_16s_8ns_25_4_1_U7_n_14;
  wire am_addmul_16s_16s_8ns_25_4_1_U7_n_15;
  wire am_addmul_16s_16s_8ns_25_4_1_U7_n_16;
  wire am_addmul_16s_16s_8ns_25_4_1_U7_n_17;
  wire am_addmul_16s_16s_8ns_25_4_1_U7_n_18;
  wire am_addmul_16s_16s_8ns_25_4_1_U7_n_19;
  wire am_addmul_16s_16s_8ns_25_4_1_U7_n_2;
  wire am_addmul_16s_16s_8ns_25_4_1_U7_n_20;
  wire am_addmul_16s_16s_8ns_25_4_1_U7_n_21;
  wire am_addmul_16s_16s_8ns_25_4_1_U7_n_22;
  wire am_addmul_16s_16s_8ns_25_4_1_U7_n_23;
  wire am_addmul_16s_16s_8ns_25_4_1_U7_n_24;
  wire am_addmul_16s_16s_8ns_25_4_1_U7_n_3;
  wire am_addmul_16s_16s_8ns_25_4_1_U7_n_4;
  wire am_addmul_16s_16s_8ns_25_4_1_U7_n_5;
  wire am_addmul_16s_16s_8ns_25_4_1_U7_n_6;
  wire am_addmul_16s_16s_8ns_25_4_1_U7_n_7;
  wire am_addmul_16s_16s_8ns_25_4_1_U7_n_8;
  wire am_addmul_16s_16s_8ns_25_4_1_U7_n_9;
  wire am_addmul_16s_16s_8s_24_4_1_U9_n_0;
  wire am_addmul_16s_16s_8s_24_4_1_U9_n_1;
  wire am_addmul_16s_16s_8s_24_4_1_U9_n_10;
  wire am_addmul_16s_16s_8s_24_4_1_U9_n_11;
  wire am_addmul_16s_16s_8s_24_4_1_U9_n_12;
  wire am_addmul_16s_16s_8s_24_4_1_U9_n_13;
  wire am_addmul_16s_16s_8s_24_4_1_U9_n_14;
  wire am_addmul_16s_16s_8s_24_4_1_U9_n_15;
  wire am_addmul_16s_16s_8s_24_4_1_U9_n_16;
  wire am_addmul_16s_16s_8s_24_4_1_U9_n_17;
  wire am_addmul_16s_16s_8s_24_4_1_U9_n_18;
  wire am_addmul_16s_16s_8s_24_4_1_U9_n_19;
  wire am_addmul_16s_16s_8s_24_4_1_U9_n_2;
  wire am_addmul_16s_16s_8s_24_4_1_U9_n_20;
  wire am_addmul_16s_16s_8s_24_4_1_U9_n_21;
  wire am_addmul_16s_16s_8s_24_4_1_U9_n_22;
  wire am_addmul_16s_16s_8s_24_4_1_U9_n_23;
  wire am_addmul_16s_16s_8s_24_4_1_U9_n_3;
  wire am_addmul_16s_16s_8s_24_4_1_U9_n_4;
  wire am_addmul_16s_16s_8s_24_4_1_U9_n_5;
  wire am_addmul_16s_16s_8s_24_4_1_U9_n_6;
  wire am_addmul_16s_16s_8s_24_4_1_U9_n_7;
  wire am_addmul_16s_16s_8s_24_4_1_U9_n_8;
  wire am_addmul_16s_16s_8s_24_4_1_U9_n_9;
  wire am_addmul_16s_16s_8s_25_4_1_U16_n_0;
  wire am_addmul_16s_16s_8s_25_4_1_U16_n_1;
  wire am_addmul_16s_16s_8s_25_4_1_U16_n_10;
  wire am_addmul_16s_16s_8s_25_4_1_U16_n_11;
  wire am_addmul_16s_16s_8s_25_4_1_U16_n_12;
  wire am_addmul_16s_16s_8s_25_4_1_U16_n_13;
  wire am_addmul_16s_16s_8s_25_4_1_U16_n_14;
  wire am_addmul_16s_16s_8s_25_4_1_U16_n_15;
  wire am_addmul_16s_16s_8s_25_4_1_U16_n_16;
  wire am_addmul_16s_16s_8s_25_4_1_U16_n_17;
  wire am_addmul_16s_16s_8s_25_4_1_U16_n_18;
  wire am_addmul_16s_16s_8s_25_4_1_U16_n_19;
  wire am_addmul_16s_16s_8s_25_4_1_U16_n_2;
  wire am_addmul_16s_16s_8s_25_4_1_U16_n_20;
  wire am_addmul_16s_16s_8s_25_4_1_U16_n_21;
  wire am_addmul_16s_16s_8s_25_4_1_U16_n_22;
  wire am_addmul_16s_16s_8s_25_4_1_U16_n_23;
  wire am_addmul_16s_16s_8s_25_4_1_U16_n_24;
  wire am_addmul_16s_16s_8s_25_4_1_U16_n_3;
  wire am_addmul_16s_16s_8s_25_4_1_U16_n_4;
  wire am_addmul_16s_16s_8s_25_4_1_U16_n_5;
  wire am_addmul_16s_16s_8s_25_4_1_U16_n_6;
  wire am_addmul_16s_16s_8s_25_4_1_U16_n_7;
  wire am_addmul_16s_16s_8s_25_4_1_U16_n_8;
  wire am_addmul_16s_16s_8s_25_4_1_U16_n_9;
  wire am_addmul_16s_16s_8s_25_4_1_U8_n_0;
  wire am_addmul_16s_16s_8s_25_4_1_U8_n_1;
  wire am_addmul_16s_16s_8s_25_4_1_U8_n_10;
  wire am_addmul_16s_16s_8s_25_4_1_U8_n_11;
  wire am_addmul_16s_16s_8s_25_4_1_U8_n_12;
  wire am_addmul_16s_16s_8s_25_4_1_U8_n_13;
  wire am_addmul_16s_16s_8s_25_4_1_U8_n_14;
  wire am_addmul_16s_16s_8s_25_4_1_U8_n_15;
  wire am_addmul_16s_16s_8s_25_4_1_U8_n_16;
  wire am_addmul_16s_16s_8s_25_4_1_U8_n_17;
  wire am_addmul_16s_16s_8s_25_4_1_U8_n_18;
  wire am_addmul_16s_16s_8s_25_4_1_U8_n_19;
  wire am_addmul_16s_16s_8s_25_4_1_U8_n_2;
  wire am_addmul_16s_16s_8s_25_4_1_U8_n_20;
  wire am_addmul_16s_16s_8s_25_4_1_U8_n_21;
  wire am_addmul_16s_16s_8s_25_4_1_U8_n_22;
  wire am_addmul_16s_16s_8s_25_4_1_U8_n_23;
  wire am_addmul_16s_16s_8s_25_4_1_U8_n_24;
  wire am_addmul_16s_16s_8s_25_4_1_U8_n_3;
  wire am_addmul_16s_16s_8s_25_4_1_U8_n_4;
  wire am_addmul_16s_16s_8s_25_4_1_U8_n_5;
  wire am_addmul_16s_16s_8s_25_4_1_U8_n_6;
  wire am_addmul_16s_16s_8s_25_4_1_U8_n_7;
  wire am_addmul_16s_16s_8s_25_4_1_U8_n_8;
  wire am_addmul_16s_16s_8s_25_4_1_U8_n_9;
  wire am_addmul_16s_16s_9ns_27_4_1_U5_n_0;
  wire am_addmul_16s_16s_9ns_27_4_1_U5_n_1;
  wire am_addmul_16s_16s_9ns_27_4_1_U5_n_10;
  wire am_addmul_16s_16s_9ns_27_4_1_U5_n_11;
  wire am_addmul_16s_16s_9ns_27_4_1_U5_n_12;
  wire am_addmul_16s_16s_9ns_27_4_1_U5_n_13;
  wire am_addmul_16s_16s_9ns_27_4_1_U5_n_14;
  wire am_addmul_16s_16s_9ns_27_4_1_U5_n_15;
  wire am_addmul_16s_16s_9ns_27_4_1_U5_n_16;
  wire am_addmul_16s_16s_9ns_27_4_1_U5_n_17;
  wire am_addmul_16s_16s_9ns_27_4_1_U5_n_18;
  wire am_addmul_16s_16s_9ns_27_4_1_U5_n_19;
  wire am_addmul_16s_16s_9ns_27_4_1_U5_n_2;
  wire am_addmul_16s_16s_9ns_27_4_1_U5_n_20;
  wire am_addmul_16s_16s_9ns_27_4_1_U5_n_21;
  wire am_addmul_16s_16s_9ns_27_4_1_U5_n_22;
  wire am_addmul_16s_16s_9ns_27_4_1_U5_n_23;
  wire am_addmul_16s_16s_9ns_27_4_1_U5_n_24;
  wire am_addmul_16s_16s_9ns_27_4_1_U5_n_25;
  wire am_addmul_16s_16s_9ns_27_4_1_U5_n_26;
  wire am_addmul_16s_16s_9ns_27_4_1_U5_n_3;
  wire am_addmul_16s_16s_9ns_27_4_1_U5_n_4;
  wire am_addmul_16s_16s_9ns_27_4_1_U5_n_5;
  wire am_addmul_16s_16s_9ns_27_4_1_U5_n_6;
  wire am_addmul_16s_16s_9ns_27_4_1_U5_n_7;
  wire am_addmul_16s_16s_9ns_27_4_1_U5_n_8;
  wire am_addmul_16s_16s_9ns_27_4_1_U5_n_9;
  wire am_addmul_16s_16s_9ns_27_4_1_U6_n_0;
  wire am_addmul_16s_16s_9ns_27_4_1_U6_n_1;
  wire am_addmul_16s_16s_9ns_27_4_1_U6_n_10;
  wire am_addmul_16s_16s_9ns_27_4_1_U6_n_11;
  wire am_addmul_16s_16s_9ns_27_4_1_U6_n_12;
  wire am_addmul_16s_16s_9ns_27_4_1_U6_n_13;
  wire am_addmul_16s_16s_9ns_27_4_1_U6_n_14;
  wire am_addmul_16s_16s_9ns_27_4_1_U6_n_15;
  wire am_addmul_16s_16s_9ns_27_4_1_U6_n_16;
  wire am_addmul_16s_16s_9ns_27_4_1_U6_n_17;
  wire am_addmul_16s_16s_9ns_27_4_1_U6_n_18;
  wire am_addmul_16s_16s_9ns_27_4_1_U6_n_19;
  wire am_addmul_16s_16s_9ns_27_4_1_U6_n_2;
  wire am_addmul_16s_16s_9ns_27_4_1_U6_n_20;
  wire am_addmul_16s_16s_9ns_27_4_1_U6_n_21;
  wire am_addmul_16s_16s_9ns_27_4_1_U6_n_22;
  wire am_addmul_16s_16s_9ns_27_4_1_U6_n_23;
  wire am_addmul_16s_16s_9ns_27_4_1_U6_n_24;
  wire am_addmul_16s_16s_9ns_27_4_1_U6_n_25;
  wire am_addmul_16s_16s_9ns_27_4_1_U6_n_26;
  wire am_addmul_16s_16s_9ns_27_4_1_U6_n_3;
  wire am_addmul_16s_16s_9ns_27_4_1_U6_n_4;
  wire am_addmul_16s_16s_9ns_27_4_1_U6_n_5;
  wire am_addmul_16s_16s_9ns_27_4_1_U6_n_6;
  wire am_addmul_16s_16s_9ns_27_4_1_U6_n_7;
  wire am_addmul_16s_16s_9ns_27_4_1_U6_n_8;
  wire am_addmul_16s_16s_9ns_27_4_1_U6_n_9;
  wire am_addmul_17s_17s_6s_23_4_1_U17_n_0;
  wire am_addmul_17s_17s_6s_23_4_1_U17_n_1;
  wire am_addmul_17s_17s_6s_23_4_1_U17_n_10;
  wire am_addmul_17s_17s_6s_23_4_1_U17_n_11;
  wire am_addmul_17s_17s_6s_23_4_1_U17_n_12;
  wire am_addmul_17s_17s_6s_23_4_1_U17_n_13;
  wire am_addmul_17s_17s_6s_23_4_1_U17_n_14;
  wire am_addmul_17s_17s_6s_23_4_1_U17_n_15;
  wire am_addmul_17s_17s_6s_23_4_1_U17_n_16;
  wire am_addmul_17s_17s_6s_23_4_1_U17_n_17;
  wire am_addmul_17s_17s_6s_23_4_1_U17_n_18;
  wire am_addmul_17s_17s_6s_23_4_1_U17_n_19;
  wire am_addmul_17s_17s_6s_23_4_1_U17_n_2;
  wire am_addmul_17s_17s_6s_23_4_1_U17_n_20;
  wire am_addmul_17s_17s_6s_23_4_1_U17_n_21;
  wire am_addmul_17s_17s_6s_23_4_1_U17_n_22;
  wire am_addmul_17s_17s_6s_23_4_1_U17_n_3;
  wire am_addmul_17s_17s_6s_23_4_1_U17_n_4;
  wire am_addmul_17s_17s_6s_23_4_1_U17_n_5;
  wire am_addmul_17s_17s_6s_23_4_1_U17_n_6;
  wire am_addmul_17s_17s_6s_23_4_1_U17_n_7;
  wire am_addmul_17s_17s_6s_23_4_1_U17_n_8;
  wire am_addmul_17s_17s_6s_23_4_1_U17_n_9;
  wire ama_addmuladd_16s_16s_10ns_28s_28_4_1_U12_n_0;
  wire ama_addmuladd_16s_16s_10ns_28s_28_4_1_U12_n_1;
  wire ama_addmuladd_16s_16s_10ns_28s_28_4_1_U12_n_10;
  wire ama_addmuladd_16s_16s_10ns_28s_28_4_1_U12_n_11;
  wire ama_addmuladd_16s_16s_10ns_28s_28_4_1_U12_n_12;
  wire ama_addmuladd_16s_16s_10ns_28s_28_4_1_U12_n_13;
  wire ama_addmuladd_16s_16s_10ns_28s_28_4_1_U12_n_14;
  wire ama_addmuladd_16s_16s_10ns_28s_28_4_1_U12_n_15;
  wire ama_addmuladd_16s_16s_10ns_28s_28_4_1_U12_n_16;
  wire ama_addmuladd_16s_16s_10ns_28s_28_4_1_U12_n_17;
  wire ama_addmuladd_16s_16s_10ns_28s_28_4_1_U12_n_18;
  wire ama_addmuladd_16s_16s_10ns_28s_28_4_1_U12_n_19;
  wire ama_addmuladd_16s_16s_10ns_28s_28_4_1_U12_n_2;
  wire ama_addmuladd_16s_16s_10ns_28s_28_4_1_U12_n_20;
  wire ama_addmuladd_16s_16s_10ns_28s_28_4_1_U12_n_21;
  wire ama_addmuladd_16s_16s_10ns_28s_28_4_1_U12_n_22;
  wire ama_addmuladd_16s_16s_10ns_28s_28_4_1_U12_n_23;
  wire ama_addmuladd_16s_16s_10ns_28s_28_4_1_U12_n_24;
  wire ama_addmuladd_16s_16s_10ns_28s_28_4_1_U12_n_25;
  wire ama_addmuladd_16s_16s_10ns_28s_28_4_1_U12_n_26;
  wire ama_addmuladd_16s_16s_10ns_28s_28_4_1_U12_n_27;
  wire ama_addmuladd_16s_16s_10ns_28s_28_4_1_U12_n_3;
  wire ama_addmuladd_16s_16s_10ns_28s_28_4_1_U12_n_4;
  wire ama_addmuladd_16s_16s_10ns_28s_28_4_1_U12_n_5;
  wire ama_addmuladd_16s_16s_10ns_28s_28_4_1_U12_n_6;
  wire ama_addmuladd_16s_16s_10ns_28s_28_4_1_U12_n_7;
  wire ama_addmuladd_16s_16s_10ns_28s_28_4_1_U12_n_8;
  wire ama_addmuladd_16s_16s_10ns_28s_28_4_1_U12_n_9;
  wire ama_addmuladd_16s_16s_10s_26s_27_4_1_U36_n_0;
  wire ama_addmuladd_16s_16s_10s_26s_27_4_1_U36_n_1;
  wire ama_addmuladd_16s_16s_10s_26s_27_4_1_U36_n_10;
  wire ama_addmuladd_16s_16s_10s_26s_27_4_1_U36_n_11;
  wire ama_addmuladd_16s_16s_10s_26s_27_4_1_U36_n_12;
  wire ama_addmuladd_16s_16s_10s_26s_27_4_1_U36_n_13;
  wire ama_addmuladd_16s_16s_10s_26s_27_4_1_U36_n_14;
  wire ama_addmuladd_16s_16s_10s_26s_27_4_1_U36_n_15;
  wire ama_addmuladd_16s_16s_10s_26s_27_4_1_U36_n_16;
  wire ama_addmuladd_16s_16s_10s_26s_27_4_1_U36_n_17;
  wire ama_addmuladd_16s_16s_10s_26s_27_4_1_U36_n_18;
  wire ama_addmuladd_16s_16s_10s_26s_27_4_1_U36_n_19;
  wire ama_addmuladd_16s_16s_10s_26s_27_4_1_U36_n_2;
  wire ama_addmuladd_16s_16s_10s_26s_27_4_1_U36_n_20;
  wire ama_addmuladd_16s_16s_10s_26s_27_4_1_U36_n_21;
  wire ama_addmuladd_16s_16s_10s_26s_27_4_1_U36_n_22;
  wire ama_addmuladd_16s_16s_10s_26s_27_4_1_U36_n_23;
  wire ama_addmuladd_16s_16s_10s_26s_27_4_1_U36_n_24;
  wire ama_addmuladd_16s_16s_10s_26s_27_4_1_U36_n_25;
  wire ama_addmuladd_16s_16s_10s_26s_27_4_1_U36_n_26;
  wire ama_addmuladd_16s_16s_10s_26s_27_4_1_U36_n_3;
  wire ama_addmuladd_16s_16s_10s_26s_27_4_1_U36_n_4;
  wire ama_addmuladd_16s_16s_10s_26s_27_4_1_U36_n_5;
  wire ama_addmuladd_16s_16s_10s_26s_27_4_1_U36_n_6;
  wire ama_addmuladd_16s_16s_10s_26s_27_4_1_U36_n_7;
  wire ama_addmuladd_16s_16s_10s_26s_27_4_1_U36_n_8;
  wire ama_addmuladd_16s_16s_10s_26s_27_4_1_U36_n_9;
  wire ama_addmuladd_16s_16s_10s_27s_27_4_1_U15_n_0;
  wire ama_addmuladd_16s_16s_10s_27s_27_4_1_U15_n_1;
  wire ama_addmuladd_16s_16s_10s_27s_27_4_1_U15_n_10;
  wire ama_addmuladd_16s_16s_10s_27s_27_4_1_U15_n_11;
  wire ama_addmuladd_16s_16s_10s_27s_27_4_1_U15_n_12;
  wire ama_addmuladd_16s_16s_10s_27s_27_4_1_U15_n_13;
  wire ama_addmuladd_16s_16s_10s_27s_27_4_1_U15_n_14;
  wire ama_addmuladd_16s_16s_10s_27s_27_4_1_U15_n_15;
  wire ama_addmuladd_16s_16s_10s_27s_27_4_1_U15_n_16;
  wire ama_addmuladd_16s_16s_10s_27s_27_4_1_U15_n_17;
  wire ama_addmuladd_16s_16s_10s_27s_27_4_1_U15_n_18;
  wire ama_addmuladd_16s_16s_10s_27s_27_4_1_U15_n_19;
  wire ama_addmuladd_16s_16s_10s_27s_27_4_1_U15_n_2;
  wire ama_addmuladd_16s_16s_10s_27s_27_4_1_U15_n_20;
  wire ama_addmuladd_16s_16s_10s_27s_27_4_1_U15_n_21;
  wire ama_addmuladd_16s_16s_10s_27s_27_4_1_U15_n_22;
  wire ama_addmuladd_16s_16s_10s_27s_27_4_1_U15_n_23;
  wire ama_addmuladd_16s_16s_10s_27s_27_4_1_U15_n_24;
  wire ama_addmuladd_16s_16s_10s_27s_27_4_1_U15_n_25;
  wire ama_addmuladd_16s_16s_10s_27s_27_4_1_U15_n_26;
  wire ama_addmuladd_16s_16s_10s_27s_27_4_1_U15_n_3;
  wire ama_addmuladd_16s_16s_10s_27s_27_4_1_U15_n_4;
  wire ama_addmuladd_16s_16s_10s_27s_27_4_1_U15_n_5;
  wire ama_addmuladd_16s_16s_10s_27s_27_4_1_U15_n_6;
  wire ama_addmuladd_16s_16s_10s_27s_27_4_1_U15_n_7;
  wire ama_addmuladd_16s_16s_10s_27s_27_4_1_U15_n_8;
  wire ama_addmuladd_16s_16s_10s_27s_27_4_1_U15_n_9;
  wire ama_addmuladd_16s_16s_10s_27s_27_4_1_U18_n_0;
  wire ama_addmuladd_16s_16s_10s_27s_27_4_1_U18_n_1;
  wire ama_addmuladd_16s_16s_10s_27s_27_4_1_U18_n_10;
  wire ama_addmuladd_16s_16s_10s_27s_27_4_1_U18_n_11;
  wire ama_addmuladd_16s_16s_10s_27s_27_4_1_U18_n_12;
  wire ama_addmuladd_16s_16s_10s_27s_27_4_1_U18_n_13;
  wire ama_addmuladd_16s_16s_10s_27s_27_4_1_U18_n_14;
  wire ama_addmuladd_16s_16s_10s_27s_27_4_1_U18_n_15;
  wire ama_addmuladd_16s_16s_10s_27s_27_4_1_U18_n_16;
  wire ama_addmuladd_16s_16s_10s_27s_27_4_1_U18_n_17;
  wire ama_addmuladd_16s_16s_10s_27s_27_4_1_U18_n_18;
  wire ama_addmuladd_16s_16s_10s_27s_27_4_1_U18_n_19;
  wire ama_addmuladd_16s_16s_10s_27s_27_4_1_U18_n_2;
  wire ama_addmuladd_16s_16s_10s_27s_27_4_1_U18_n_20;
  wire ama_addmuladd_16s_16s_10s_27s_27_4_1_U18_n_21;
  wire ama_addmuladd_16s_16s_10s_27s_27_4_1_U18_n_22;
  wire ama_addmuladd_16s_16s_10s_27s_27_4_1_U18_n_23;
  wire ama_addmuladd_16s_16s_10s_27s_27_4_1_U18_n_24;
  wire ama_addmuladd_16s_16s_10s_27s_27_4_1_U18_n_25;
  wire ama_addmuladd_16s_16s_10s_27s_27_4_1_U18_n_26;
  wire ama_addmuladd_16s_16s_10s_27s_27_4_1_U18_n_3;
  wire ama_addmuladd_16s_16s_10s_27s_27_4_1_U18_n_4;
  wire ama_addmuladd_16s_16s_10s_27s_27_4_1_U18_n_5;
  wire ama_addmuladd_16s_16s_10s_27s_27_4_1_U18_n_6;
  wire ama_addmuladd_16s_16s_10s_27s_27_4_1_U18_n_7;
  wire ama_addmuladd_16s_16s_10s_27s_27_4_1_U18_n_8;
  wire ama_addmuladd_16s_16s_10s_27s_27_4_1_U18_n_9;
  wire ama_addmuladd_16s_16s_11s_28s_28_4_1_U26_n_0;
  wire ama_addmuladd_16s_16s_11s_28s_28_4_1_U26_n_1;
  wire ama_addmuladd_16s_16s_11s_28s_28_4_1_U26_n_10;
  wire ama_addmuladd_16s_16s_11s_28s_28_4_1_U26_n_11;
  wire ama_addmuladd_16s_16s_11s_28s_28_4_1_U26_n_12;
  wire ama_addmuladd_16s_16s_11s_28s_28_4_1_U26_n_13;
  wire ama_addmuladd_16s_16s_11s_28s_28_4_1_U26_n_14;
  wire ama_addmuladd_16s_16s_11s_28s_28_4_1_U26_n_15;
  wire ama_addmuladd_16s_16s_11s_28s_28_4_1_U26_n_16;
  wire ama_addmuladd_16s_16s_11s_28s_28_4_1_U26_n_17;
  wire ama_addmuladd_16s_16s_11s_28s_28_4_1_U26_n_18;
  wire ama_addmuladd_16s_16s_11s_28s_28_4_1_U26_n_19;
  wire ama_addmuladd_16s_16s_11s_28s_28_4_1_U26_n_2;
  wire ama_addmuladd_16s_16s_11s_28s_28_4_1_U26_n_20;
  wire ama_addmuladd_16s_16s_11s_28s_28_4_1_U26_n_21;
  wire ama_addmuladd_16s_16s_11s_28s_28_4_1_U26_n_22;
  wire ama_addmuladd_16s_16s_11s_28s_28_4_1_U26_n_23;
  wire ama_addmuladd_16s_16s_11s_28s_28_4_1_U26_n_24;
  wire ama_addmuladd_16s_16s_11s_28s_28_4_1_U26_n_25;
  wire ama_addmuladd_16s_16s_11s_28s_28_4_1_U26_n_26;
  wire ama_addmuladd_16s_16s_11s_28s_28_4_1_U26_n_28;
  wire ama_addmuladd_16s_16s_11s_28s_28_4_1_U26_n_29;
  wire ama_addmuladd_16s_16s_11s_28s_28_4_1_U26_n_3;
  wire ama_addmuladd_16s_16s_11s_28s_28_4_1_U26_n_4;
  wire ama_addmuladd_16s_16s_11s_28s_28_4_1_U26_n_5;
  wire ama_addmuladd_16s_16s_11s_28s_28_4_1_U26_n_6;
  wire ama_addmuladd_16s_16s_11s_28s_28_4_1_U26_n_7;
  wire ama_addmuladd_16s_16s_11s_28s_28_4_1_U26_n_8;
  wire ama_addmuladd_16s_16s_11s_28s_28_4_1_U26_n_9;
  wire ama_addmuladd_16s_16s_11s_29s_29_4_1_U11_n_0;
  wire ama_addmuladd_16s_16s_11s_29s_29_4_1_U11_n_1;
  wire ama_addmuladd_16s_16s_11s_29s_29_4_1_U11_n_10;
  wire ama_addmuladd_16s_16s_11s_29s_29_4_1_U11_n_11;
  wire ama_addmuladd_16s_16s_11s_29s_29_4_1_U11_n_12;
  wire ama_addmuladd_16s_16s_11s_29s_29_4_1_U11_n_13;
  wire ama_addmuladd_16s_16s_11s_29s_29_4_1_U11_n_14;
  wire ama_addmuladd_16s_16s_11s_29s_29_4_1_U11_n_15;
  wire ama_addmuladd_16s_16s_11s_29s_29_4_1_U11_n_16;
  wire ama_addmuladd_16s_16s_11s_29s_29_4_1_U11_n_17;
  wire ama_addmuladd_16s_16s_11s_29s_29_4_1_U11_n_18;
  wire ama_addmuladd_16s_16s_11s_29s_29_4_1_U11_n_19;
  wire ama_addmuladd_16s_16s_11s_29s_29_4_1_U11_n_2;
  wire ama_addmuladd_16s_16s_11s_29s_29_4_1_U11_n_20;
  wire ama_addmuladd_16s_16s_11s_29s_29_4_1_U11_n_21;
  wire ama_addmuladd_16s_16s_11s_29s_29_4_1_U11_n_22;
  wire ama_addmuladd_16s_16s_11s_29s_29_4_1_U11_n_23;
  wire ama_addmuladd_16s_16s_11s_29s_29_4_1_U11_n_24;
  wire ama_addmuladd_16s_16s_11s_29s_29_4_1_U11_n_25;
  wire ama_addmuladd_16s_16s_11s_29s_29_4_1_U11_n_26;
  wire ama_addmuladd_16s_16s_11s_29s_29_4_1_U11_n_27;
  wire ama_addmuladd_16s_16s_11s_29s_29_4_1_U11_n_28;
  wire ama_addmuladd_16s_16s_11s_29s_29_4_1_U11_n_3;
  wire ama_addmuladd_16s_16s_11s_29s_29_4_1_U11_n_4;
  wire ama_addmuladd_16s_16s_11s_29s_29_4_1_U11_n_5;
  wire ama_addmuladd_16s_16s_11s_29s_29_4_1_U11_n_6;
  wire ama_addmuladd_16s_16s_11s_29s_29_4_1_U11_n_7;
  wire ama_addmuladd_16s_16s_11s_29s_29_4_1_U11_n_8;
  wire ama_addmuladd_16s_16s_11s_29s_29_4_1_U11_n_9;
  wire ama_addmuladd_16s_16s_11s_31s_31_4_1_U23_n_0;
  wire ama_addmuladd_16s_16s_11s_31s_31_4_1_U23_n_1;
  wire ama_addmuladd_16s_16s_11s_31s_31_4_1_U23_n_10;
  wire ama_addmuladd_16s_16s_11s_31s_31_4_1_U23_n_11;
  wire ama_addmuladd_16s_16s_11s_31s_31_4_1_U23_n_12;
  wire ama_addmuladd_16s_16s_11s_31s_31_4_1_U23_n_13;
  wire ama_addmuladd_16s_16s_11s_31s_31_4_1_U23_n_14;
  wire ama_addmuladd_16s_16s_11s_31s_31_4_1_U23_n_15;
  wire ama_addmuladd_16s_16s_11s_31s_31_4_1_U23_n_16;
  wire ama_addmuladd_16s_16s_11s_31s_31_4_1_U23_n_17;
  wire ama_addmuladd_16s_16s_11s_31s_31_4_1_U23_n_18;
  wire ama_addmuladd_16s_16s_11s_31s_31_4_1_U23_n_19;
  wire ama_addmuladd_16s_16s_11s_31s_31_4_1_U23_n_2;
  wire ama_addmuladd_16s_16s_11s_31s_31_4_1_U23_n_20;
  wire ama_addmuladd_16s_16s_11s_31s_31_4_1_U23_n_21;
  wire ama_addmuladd_16s_16s_11s_31s_31_4_1_U23_n_22;
  wire ama_addmuladd_16s_16s_11s_31s_31_4_1_U23_n_23;
  wire ama_addmuladd_16s_16s_11s_31s_31_4_1_U23_n_24;
  wire ama_addmuladd_16s_16s_11s_31s_31_4_1_U23_n_25;
  wire ama_addmuladd_16s_16s_11s_31s_31_4_1_U23_n_26;
  wire ama_addmuladd_16s_16s_11s_31s_31_4_1_U23_n_27;
  wire ama_addmuladd_16s_16s_11s_31s_31_4_1_U23_n_28;
  wire ama_addmuladd_16s_16s_11s_31s_31_4_1_U23_n_29;
  wire ama_addmuladd_16s_16s_11s_31s_31_4_1_U23_n_3;
  wire ama_addmuladd_16s_16s_11s_31s_31_4_1_U23_n_30;
  wire ama_addmuladd_16s_16s_11s_31s_31_4_1_U23_n_4;
  wire ama_addmuladd_16s_16s_11s_31s_31_4_1_U23_n_5;
  wire ama_addmuladd_16s_16s_11s_31s_31_4_1_U23_n_6;
  wire ama_addmuladd_16s_16s_11s_31s_31_4_1_U23_n_7;
  wire ama_addmuladd_16s_16s_11s_31s_31_4_1_U23_n_8;
  wire ama_addmuladd_16s_16s_11s_31s_31_4_1_U23_n_9;
  wire ama_addmuladd_16s_16s_12s_28s_29_4_1_U25_n_0;
  wire ama_addmuladd_16s_16s_12s_28s_29_4_1_U25_n_1;
  wire ama_addmuladd_16s_16s_12s_28s_29_4_1_U25_n_10;
  wire ama_addmuladd_16s_16s_12s_28s_29_4_1_U25_n_11;
  wire ama_addmuladd_16s_16s_12s_28s_29_4_1_U25_n_12;
  wire ama_addmuladd_16s_16s_12s_28s_29_4_1_U25_n_13;
  wire ama_addmuladd_16s_16s_12s_28s_29_4_1_U25_n_14;
  wire ama_addmuladd_16s_16s_12s_28s_29_4_1_U25_n_15;
  wire ama_addmuladd_16s_16s_12s_28s_29_4_1_U25_n_16;
  wire ama_addmuladd_16s_16s_12s_28s_29_4_1_U25_n_17;
  wire ama_addmuladd_16s_16s_12s_28s_29_4_1_U25_n_18;
  wire ama_addmuladd_16s_16s_12s_28s_29_4_1_U25_n_19;
  wire ama_addmuladd_16s_16s_12s_28s_29_4_1_U25_n_2;
  wire ama_addmuladd_16s_16s_12s_28s_29_4_1_U25_n_20;
  wire ama_addmuladd_16s_16s_12s_28s_29_4_1_U25_n_21;
  wire ama_addmuladd_16s_16s_12s_28s_29_4_1_U25_n_22;
  wire ama_addmuladd_16s_16s_12s_28s_29_4_1_U25_n_23;
  wire ama_addmuladd_16s_16s_12s_28s_29_4_1_U25_n_24;
  wire ama_addmuladd_16s_16s_12s_28s_29_4_1_U25_n_25;
  wire ama_addmuladd_16s_16s_12s_28s_29_4_1_U25_n_26;
  wire ama_addmuladd_16s_16s_12s_28s_29_4_1_U25_n_27;
  wire ama_addmuladd_16s_16s_12s_28s_29_4_1_U25_n_28;
  wire ama_addmuladd_16s_16s_12s_28s_29_4_1_U25_n_3;
  wire ama_addmuladd_16s_16s_12s_28s_29_4_1_U25_n_4;
  wire ama_addmuladd_16s_16s_12s_28s_29_4_1_U25_n_5;
  wire ama_addmuladd_16s_16s_12s_28s_29_4_1_U25_n_6;
  wire ama_addmuladd_16s_16s_12s_28s_29_4_1_U25_n_7;
  wire ama_addmuladd_16s_16s_12s_28s_29_4_1_U25_n_8;
  wire ama_addmuladd_16s_16s_12s_28s_29_4_1_U25_n_9;
  wire ama_addmuladd_16s_16s_13s_29s_30_4_1_U24_n_0;
  wire ama_addmuladd_16s_16s_13s_29s_30_4_1_U24_n_1;
  wire ama_addmuladd_16s_16s_13s_29s_30_4_1_U24_n_10;
  wire ama_addmuladd_16s_16s_13s_29s_30_4_1_U24_n_11;
  wire ama_addmuladd_16s_16s_13s_29s_30_4_1_U24_n_12;
  wire ama_addmuladd_16s_16s_13s_29s_30_4_1_U24_n_13;
  wire ama_addmuladd_16s_16s_13s_29s_30_4_1_U24_n_14;
  wire ama_addmuladd_16s_16s_13s_29s_30_4_1_U24_n_15;
  wire ama_addmuladd_16s_16s_13s_29s_30_4_1_U24_n_16;
  wire ama_addmuladd_16s_16s_13s_29s_30_4_1_U24_n_17;
  wire ama_addmuladd_16s_16s_13s_29s_30_4_1_U24_n_18;
  wire ama_addmuladd_16s_16s_13s_29s_30_4_1_U24_n_19;
  wire ama_addmuladd_16s_16s_13s_29s_30_4_1_U24_n_2;
  wire ama_addmuladd_16s_16s_13s_29s_30_4_1_U24_n_20;
  wire ama_addmuladd_16s_16s_13s_29s_30_4_1_U24_n_21;
  wire ama_addmuladd_16s_16s_13s_29s_30_4_1_U24_n_22;
  wire ama_addmuladd_16s_16s_13s_29s_30_4_1_U24_n_23;
  wire ama_addmuladd_16s_16s_13s_29s_30_4_1_U24_n_24;
  wire ama_addmuladd_16s_16s_13s_29s_30_4_1_U24_n_25;
  wire ama_addmuladd_16s_16s_13s_29s_30_4_1_U24_n_26;
  wire ama_addmuladd_16s_16s_13s_29s_30_4_1_U24_n_27;
  wire ama_addmuladd_16s_16s_13s_29s_30_4_1_U24_n_28;
  wire ama_addmuladd_16s_16s_13s_29s_30_4_1_U24_n_29;
  wire ama_addmuladd_16s_16s_13s_29s_30_4_1_U24_n_3;
  wire ama_addmuladd_16s_16s_13s_29s_30_4_1_U24_n_4;
  wire ama_addmuladd_16s_16s_13s_29s_30_4_1_U24_n_5;
  wire ama_addmuladd_16s_16s_13s_29s_30_4_1_U24_n_6;
  wire ama_addmuladd_16s_16s_13s_29s_30_4_1_U24_n_7;
  wire ama_addmuladd_16s_16s_13s_29s_30_4_1_U24_n_8;
  wire ama_addmuladd_16s_16s_13s_29s_30_4_1_U24_n_9;
  wire ama_addmuladd_16s_16s_4ns_23s_23_4_1_U32_n_0;
  wire ama_addmuladd_16s_16s_4ns_23s_23_4_1_U32_n_1;
  wire ama_addmuladd_16s_16s_4ns_23s_23_4_1_U32_n_10;
  wire ama_addmuladd_16s_16s_4ns_23s_23_4_1_U32_n_11;
  wire ama_addmuladd_16s_16s_4ns_23s_23_4_1_U32_n_12;
  wire ama_addmuladd_16s_16s_4ns_23s_23_4_1_U32_n_13;
  wire ama_addmuladd_16s_16s_4ns_23s_23_4_1_U32_n_14;
  wire ama_addmuladd_16s_16s_4ns_23s_23_4_1_U32_n_15;
  wire ama_addmuladd_16s_16s_4ns_23s_23_4_1_U32_n_16;
  wire ama_addmuladd_16s_16s_4ns_23s_23_4_1_U32_n_17;
  wire ama_addmuladd_16s_16s_4ns_23s_23_4_1_U32_n_18;
  wire ama_addmuladd_16s_16s_4ns_23s_23_4_1_U32_n_19;
  wire ama_addmuladd_16s_16s_4ns_23s_23_4_1_U32_n_2;
  wire ama_addmuladd_16s_16s_4ns_23s_23_4_1_U32_n_20;
  wire ama_addmuladd_16s_16s_4ns_23s_23_4_1_U32_n_21;
  wire ama_addmuladd_16s_16s_4ns_23s_23_4_1_U32_n_22;
  wire ama_addmuladd_16s_16s_4ns_23s_23_4_1_U32_n_3;
  wire ama_addmuladd_16s_16s_4ns_23s_23_4_1_U32_n_4;
  wire ama_addmuladd_16s_16s_4ns_23s_23_4_1_U32_n_5;
  wire ama_addmuladd_16s_16s_4ns_23s_23_4_1_U32_n_6;
  wire ama_addmuladd_16s_16s_4ns_23s_23_4_1_U32_n_7;
  wire ama_addmuladd_16s_16s_4ns_23s_23_4_1_U32_n_8;
  wire ama_addmuladd_16s_16s_4ns_23s_23_4_1_U32_n_9;
  wire ama_addmuladd_16s_16s_6ns_31s_31_4_1_U45_n_0;
  wire ama_addmuladd_16s_16s_6ns_31s_31_4_1_U45_n_1;
  wire ama_addmuladd_16s_16s_6ns_31s_31_4_1_U45_n_10;
  wire ama_addmuladd_16s_16s_6ns_31s_31_4_1_U45_n_11;
  wire ama_addmuladd_16s_16s_6ns_31s_31_4_1_U45_n_12;
  wire ama_addmuladd_16s_16s_6ns_31s_31_4_1_U45_n_13;
  wire ama_addmuladd_16s_16s_6ns_31s_31_4_1_U45_n_14;
  wire ama_addmuladd_16s_16s_6ns_31s_31_4_1_U45_n_15;
  wire ama_addmuladd_16s_16s_6ns_31s_31_4_1_U45_n_16;
  wire ama_addmuladd_16s_16s_6ns_31s_31_4_1_U45_n_17;
  wire ama_addmuladd_16s_16s_6ns_31s_31_4_1_U45_n_18;
  wire ama_addmuladd_16s_16s_6ns_31s_31_4_1_U45_n_19;
  wire ama_addmuladd_16s_16s_6ns_31s_31_4_1_U45_n_2;
  wire ama_addmuladd_16s_16s_6ns_31s_31_4_1_U45_n_20;
  wire ama_addmuladd_16s_16s_6ns_31s_31_4_1_U45_n_21;
  wire ama_addmuladd_16s_16s_6ns_31s_31_4_1_U45_n_22;
  wire ama_addmuladd_16s_16s_6ns_31s_31_4_1_U45_n_23;
  wire ama_addmuladd_16s_16s_6ns_31s_31_4_1_U45_n_24;
  wire ama_addmuladd_16s_16s_6ns_31s_31_4_1_U45_n_25;
  wire ama_addmuladd_16s_16s_6ns_31s_31_4_1_U45_n_26;
  wire ama_addmuladd_16s_16s_6ns_31s_31_4_1_U45_n_27;
  wire ama_addmuladd_16s_16s_6ns_31s_31_4_1_U45_n_28;
  wire ama_addmuladd_16s_16s_6ns_31s_31_4_1_U45_n_29;
  wire ama_addmuladd_16s_16s_6ns_31s_31_4_1_U45_n_3;
  wire ama_addmuladd_16s_16s_6ns_31s_31_4_1_U45_n_30;
  wire ama_addmuladd_16s_16s_6ns_31s_31_4_1_U45_n_31;
  wire ama_addmuladd_16s_16s_6ns_31s_31_4_1_U45_n_32;
  wire ama_addmuladd_16s_16s_6ns_31s_31_4_1_U45_n_33;
  wire ama_addmuladd_16s_16s_6ns_31s_31_4_1_U45_n_34;
  wire ama_addmuladd_16s_16s_6ns_31s_31_4_1_U45_n_35;
  wire ama_addmuladd_16s_16s_6ns_31s_31_4_1_U45_n_36;
  wire ama_addmuladd_16s_16s_6ns_31s_31_4_1_U45_n_37;
  wire ama_addmuladd_16s_16s_6ns_31s_31_4_1_U45_n_38;
  wire ama_addmuladd_16s_16s_6ns_31s_31_4_1_U45_n_39;
  wire ama_addmuladd_16s_16s_6ns_31s_31_4_1_U45_n_4;
  wire ama_addmuladd_16s_16s_6ns_31s_31_4_1_U45_n_40;
  wire ama_addmuladd_16s_16s_6ns_31s_31_4_1_U45_n_41;
  wire ama_addmuladd_16s_16s_6ns_31s_31_4_1_U45_n_42;
  wire ama_addmuladd_16s_16s_6ns_31s_31_4_1_U45_n_43;
  wire ama_addmuladd_16s_16s_6ns_31s_31_4_1_U45_n_44;
  wire ama_addmuladd_16s_16s_6ns_31s_31_4_1_U45_n_5;
  wire ama_addmuladd_16s_16s_6ns_31s_31_4_1_U45_n_6;
  wire ama_addmuladd_16s_16s_6ns_31s_31_4_1_U45_n_7;
  wire ama_addmuladd_16s_16s_6ns_31s_31_4_1_U45_n_8;
  wire ama_addmuladd_16s_16s_6ns_31s_31_4_1_U45_n_9;
  wire ama_addmuladd_16s_16s_7ns_24s_25_4_1_U43_n_0;
  wire ama_addmuladd_16s_16s_7ns_25s_25_4_1_U30_n_0;
  wire ama_addmuladd_16s_16s_7ns_25s_25_4_1_U30_n_1;
  wire ama_addmuladd_16s_16s_7ns_25s_25_4_1_U30_n_10;
  wire ama_addmuladd_16s_16s_7ns_25s_25_4_1_U30_n_11;
  wire ama_addmuladd_16s_16s_7ns_25s_25_4_1_U30_n_12;
  wire ama_addmuladd_16s_16s_7ns_25s_25_4_1_U30_n_13;
  wire ama_addmuladd_16s_16s_7ns_25s_25_4_1_U30_n_14;
  wire ama_addmuladd_16s_16s_7ns_25s_25_4_1_U30_n_15;
  wire ama_addmuladd_16s_16s_7ns_25s_25_4_1_U30_n_16;
  wire ama_addmuladd_16s_16s_7ns_25s_25_4_1_U30_n_17;
  wire ama_addmuladd_16s_16s_7ns_25s_25_4_1_U30_n_18;
  wire ama_addmuladd_16s_16s_7ns_25s_25_4_1_U30_n_19;
  wire ama_addmuladd_16s_16s_7ns_25s_25_4_1_U30_n_2;
  wire ama_addmuladd_16s_16s_7ns_25s_25_4_1_U30_n_20;
  wire ama_addmuladd_16s_16s_7ns_25s_25_4_1_U30_n_21;
  wire ama_addmuladd_16s_16s_7ns_25s_25_4_1_U30_n_22;
  wire ama_addmuladd_16s_16s_7ns_25s_25_4_1_U30_n_23;
  wire ama_addmuladd_16s_16s_7ns_25s_25_4_1_U30_n_24;
  wire ama_addmuladd_16s_16s_7ns_25s_25_4_1_U30_n_3;
  wire ama_addmuladd_16s_16s_7ns_25s_25_4_1_U30_n_4;
  wire ama_addmuladd_16s_16s_7ns_25s_25_4_1_U30_n_5;
  wire ama_addmuladd_16s_16s_7ns_25s_25_4_1_U30_n_6;
  wire ama_addmuladd_16s_16s_7ns_25s_25_4_1_U30_n_7;
  wire ama_addmuladd_16s_16s_7ns_25s_25_4_1_U30_n_8;
  wire ama_addmuladd_16s_16s_7ns_25s_25_4_1_U30_n_9;
  wire ama_addmuladd_16s_16s_7ns_25s_25_4_1_U41_n_0;
  wire ama_addmuladd_16s_16s_7ns_25s_25_4_1_U41_n_1;
  wire ama_addmuladd_16s_16s_7ns_25s_25_4_1_U41_n_10;
  wire ama_addmuladd_16s_16s_7ns_25s_25_4_1_U41_n_11;
  wire ama_addmuladd_16s_16s_7ns_25s_25_4_1_U41_n_12;
  wire ama_addmuladd_16s_16s_7ns_25s_25_4_1_U41_n_13;
  wire ama_addmuladd_16s_16s_7ns_25s_25_4_1_U41_n_14;
  wire ama_addmuladd_16s_16s_7ns_25s_25_4_1_U41_n_15;
  wire ama_addmuladd_16s_16s_7ns_25s_25_4_1_U41_n_16;
  wire ama_addmuladd_16s_16s_7ns_25s_25_4_1_U41_n_17;
  wire ama_addmuladd_16s_16s_7ns_25s_25_4_1_U41_n_18;
  wire ama_addmuladd_16s_16s_7ns_25s_25_4_1_U41_n_19;
  wire ama_addmuladd_16s_16s_7ns_25s_25_4_1_U41_n_2;
  wire ama_addmuladd_16s_16s_7ns_25s_25_4_1_U41_n_20;
  wire ama_addmuladd_16s_16s_7ns_25s_25_4_1_U41_n_21;
  wire ama_addmuladd_16s_16s_7ns_25s_25_4_1_U41_n_22;
  wire ama_addmuladd_16s_16s_7ns_25s_25_4_1_U41_n_23;
  wire ama_addmuladd_16s_16s_7ns_25s_25_4_1_U41_n_24;
  wire ama_addmuladd_16s_16s_7ns_25s_25_4_1_U41_n_25;
  wire ama_addmuladd_16s_16s_7ns_25s_25_4_1_U41_n_3;
  wire ama_addmuladd_16s_16s_7ns_25s_25_4_1_U41_n_4;
  wire ama_addmuladd_16s_16s_7ns_25s_25_4_1_U41_n_43;
  wire ama_addmuladd_16s_16s_7ns_25s_25_4_1_U41_n_5;
  wire ama_addmuladd_16s_16s_7ns_25s_25_4_1_U41_n_6;
  wire ama_addmuladd_16s_16s_7ns_25s_25_4_1_U41_n_7;
  wire ama_addmuladd_16s_16s_7ns_25s_25_4_1_U41_n_8;
  wire ama_addmuladd_16s_16s_7ns_25s_25_4_1_U41_n_9;
  wire ama_addmuladd_16s_16s_7ns_25s_26_4_1_U40_n_0;
  wire ama_addmuladd_16s_16s_7ns_25s_26_4_1_U40_n_1;
  wire ama_addmuladd_16s_16s_7ns_25s_26_4_1_U40_n_10;
  wire ama_addmuladd_16s_16s_7ns_25s_26_4_1_U40_n_11;
  wire ama_addmuladd_16s_16s_7ns_25s_26_4_1_U40_n_12;
  wire ama_addmuladd_16s_16s_7ns_25s_26_4_1_U40_n_13;
  wire ama_addmuladd_16s_16s_7ns_25s_26_4_1_U40_n_14;
  wire ama_addmuladd_16s_16s_7ns_25s_26_4_1_U40_n_15;
  wire ama_addmuladd_16s_16s_7ns_25s_26_4_1_U40_n_16;
  wire ama_addmuladd_16s_16s_7ns_25s_26_4_1_U40_n_17;
  wire ama_addmuladd_16s_16s_7ns_25s_26_4_1_U40_n_18;
  wire ama_addmuladd_16s_16s_7ns_25s_26_4_1_U40_n_19;
  wire ama_addmuladd_16s_16s_7ns_25s_26_4_1_U40_n_2;
  wire ama_addmuladd_16s_16s_7ns_25s_26_4_1_U40_n_20;
  wire ama_addmuladd_16s_16s_7ns_25s_26_4_1_U40_n_21;
  wire ama_addmuladd_16s_16s_7ns_25s_26_4_1_U40_n_22;
  wire ama_addmuladd_16s_16s_7ns_25s_26_4_1_U40_n_23;
  wire ama_addmuladd_16s_16s_7ns_25s_26_4_1_U40_n_24;
  wire ama_addmuladd_16s_16s_7ns_25s_26_4_1_U40_n_25;
  wire ama_addmuladd_16s_16s_7ns_25s_26_4_1_U40_n_26;
  wire ama_addmuladd_16s_16s_7ns_25s_26_4_1_U40_n_3;
  wire ama_addmuladd_16s_16s_7ns_25s_26_4_1_U40_n_4;
  wire ama_addmuladd_16s_16s_7ns_25s_26_4_1_U40_n_5;
  wire ama_addmuladd_16s_16s_7ns_25s_26_4_1_U40_n_6;
  wire ama_addmuladd_16s_16s_7ns_25s_26_4_1_U40_n_7;
  wire ama_addmuladd_16s_16s_7ns_25s_26_4_1_U40_n_8;
  wire ama_addmuladd_16s_16s_7ns_25s_26_4_1_U40_n_9;
  wire ama_addmuladd_16s_16s_7s_24s_24_4_1_U22_n_0;
  wire ama_addmuladd_16s_16s_7s_24s_24_4_1_U22_n_1;
  wire ama_addmuladd_16s_16s_7s_24s_24_4_1_U22_n_10;
  wire ama_addmuladd_16s_16s_7s_24s_24_4_1_U22_n_11;
  wire ama_addmuladd_16s_16s_7s_24s_24_4_1_U22_n_12;
  wire ama_addmuladd_16s_16s_7s_24s_24_4_1_U22_n_13;
  wire ama_addmuladd_16s_16s_7s_24s_24_4_1_U22_n_14;
  wire ama_addmuladd_16s_16s_7s_24s_24_4_1_U22_n_15;
  wire ama_addmuladd_16s_16s_7s_24s_24_4_1_U22_n_16;
  wire ama_addmuladd_16s_16s_7s_24s_24_4_1_U22_n_17;
  wire ama_addmuladd_16s_16s_7s_24s_24_4_1_U22_n_18;
  wire ama_addmuladd_16s_16s_7s_24s_24_4_1_U22_n_19;
  wire ama_addmuladd_16s_16s_7s_24s_24_4_1_U22_n_2;
  wire ama_addmuladd_16s_16s_7s_24s_24_4_1_U22_n_20;
  wire ama_addmuladd_16s_16s_7s_24s_24_4_1_U22_n_21;
  wire ama_addmuladd_16s_16s_7s_24s_24_4_1_U22_n_22;
  wire ama_addmuladd_16s_16s_7s_24s_24_4_1_U22_n_23;
  wire ama_addmuladd_16s_16s_7s_24s_24_4_1_U22_n_3;
  wire ama_addmuladd_16s_16s_7s_24s_24_4_1_U22_n_4;
  wire ama_addmuladd_16s_16s_7s_24s_24_4_1_U22_n_5;
  wire ama_addmuladd_16s_16s_7s_24s_24_4_1_U22_n_6;
  wire ama_addmuladd_16s_16s_7s_24s_24_4_1_U22_n_7;
  wire ama_addmuladd_16s_16s_7s_24s_24_4_1_U22_n_8;
  wire ama_addmuladd_16s_16s_7s_24s_24_4_1_U22_n_9;
  wire ama_addmuladd_16s_16s_7s_25s_25_4_1_U20_n_0;
  wire ama_addmuladd_16s_16s_7s_25s_25_4_1_U20_n_1;
  wire ama_addmuladd_16s_16s_7s_25s_25_4_1_U20_n_10;
  wire ama_addmuladd_16s_16s_7s_25s_25_4_1_U20_n_11;
  wire ama_addmuladd_16s_16s_7s_25s_25_4_1_U20_n_12;
  wire ama_addmuladd_16s_16s_7s_25s_25_4_1_U20_n_13;
  wire ama_addmuladd_16s_16s_7s_25s_25_4_1_U20_n_14;
  wire ama_addmuladd_16s_16s_7s_25s_25_4_1_U20_n_15;
  wire ama_addmuladd_16s_16s_7s_25s_25_4_1_U20_n_16;
  wire ama_addmuladd_16s_16s_7s_25s_25_4_1_U20_n_17;
  wire ama_addmuladd_16s_16s_7s_25s_25_4_1_U20_n_18;
  wire ama_addmuladd_16s_16s_7s_25s_25_4_1_U20_n_19;
  wire ama_addmuladd_16s_16s_7s_25s_25_4_1_U20_n_2;
  wire ama_addmuladd_16s_16s_7s_25s_25_4_1_U20_n_20;
  wire ama_addmuladd_16s_16s_7s_25s_25_4_1_U20_n_21;
  wire ama_addmuladd_16s_16s_7s_25s_25_4_1_U20_n_22;
  wire ama_addmuladd_16s_16s_7s_25s_25_4_1_U20_n_23;
  wire ama_addmuladd_16s_16s_7s_25s_25_4_1_U20_n_24;
  wire ama_addmuladd_16s_16s_7s_25s_25_4_1_U20_n_3;
  wire ama_addmuladd_16s_16s_7s_25s_25_4_1_U20_n_4;
  wire ama_addmuladd_16s_16s_7s_25s_25_4_1_U20_n_5;
  wire ama_addmuladd_16s_16s_7s_25s_25_4_1_U20_n_6;
  wire ama_addmuladd_16s_16s_7s_25s_25_4_1_U20_n_7;
  wire ama_addmuladd_16s_16s_7s_25s_25_4_1_U20_n_8;
  wire ama_addmuladd_16s_16s_7s_25s_25_4_1_U20_n_9;
  wire ama_addmuladd_16s_16s_8ns_24s_25_4_1_U34_n_0;
  wire ama_addmuladd_16s_16s_8ns_24s_25_4_1_U34_n_1;
  wire ama_addmuladd_16s_16s_8ns_24s_25_4_1_U34_n_10;
  wire ama_addmuladd_16s_16s_8ns_24s_25_4_1_U34_n_11;
  wire ama_addmuladd_16s_16s_8ns_24s_25_4_1_U34_n_12;
  wire ama_addmuladd_16s_16s_8ns_24s_25_4_1_U34_n_13;
  wire ama_addmuladd_16s_16s_8ns_24s_25_4_1_U34_n_14;
  wire ama_addmuladd_16s_16s_8ns_24s_25_4_1_U34_n_15;
  wire ama_addmuladd_16s_16s_8ns_24s_25_4_1_U34_n_16;
  wire ama_addmuladd_16s_16s_8ns_24s_25_4_1_U34_n_17;
  wire ama_addmuladd_16s_16s_8ns_24s_25_4_1_U34_n_18;
  wire ama_addmuladd_16s_16s_8ns_24s_25_4_1_U34_n_19;
  wire ama_addmuladd_16s_16s_8ns_24s_25_4_1_U34_n_2;
  wire ama_addmuladd_16s_16s_8ns_24s_25_4_1_U34_n_20;
  wire ama_addmuladd_16s_16s_8ns_24s_25_4_1_U34_n_21;
  wire ama_addmuladd_16s_16s_8ns_24s_25_4_1_U34_n_22;
  wire ama_addmuladd_16s_16s_8ns_24s_25_4_1_U34_n_23;
  wire ama_addmuladd_16s_16s_8ns_24s_25_4_1_U34_n_24;
  wire ama_addmuladd_16s_16s_8ns_24s_25_4_1_U34_n_3;
  wire ama_addmuladd_16s_16s_8ns_24s_25_4_1_U34_n_4;
  wire ama_addmuladd_16s_16s_8ns_24s_25_4_1_U34_n_5;
  wire ama_addmuladd_16s_16s_8ns_24s_25_4_1_U34_n_6;
  wire ama_addmuladd_16s_16s_8ns_24s_25_4_1_U34_n_7;
  wire ama_addmuladd_16s_16s_8ns_24s_25_4_1_U34_n_8;
  wire ama_addmuladd_16s_16s_8ns_24s_25_4_1_U34_n_9;
  wire ama_addmuladd_16s_16s_8ns_27s_27_4_1_U19_n_0;
  wire ama_addmuladd_16s_16s_8ns_27s_27_4_1_U19_n_1;
  wire ama_addmuladd_16s_16s_8ns_27s_27_4_1_U19_n_10;
  wire ama_addmuladd_16s_16s_8ns_27s_27_4_1_U19_n_11;
  wire ama_addmuladd_16s_16s_8ns_27s_27_4_1_U19_n_12;
  wire ama_addmuladd_16s_16s_8ns_27s_27_4_1_U19_n_13;
  wire ama_addmuladd_16s_16s_8ns_27s_27_4_1_U19_n_14;
  wire ama_addmuladd_16s_16s_8ns_27s_27_4_1_U19_n_15;
  wire ama_addmuladd_16s_16s_8ns_27s_27_4_1_U19_n_16;
  wire ama_addmuladd_16s_16s_8ns_27s_27_4_1_U19_n_17;
  wire ama_addmuladd_16s_16s_8ns_27s_27_4_1_U19_n_18;
  wire ama_addmuladd_16s_16s_8ns_27s_27_4_1_U19_n_19;
  wire ama_addmuladd_16s_16s_8ns_27s_27_4_1_U19_n_2;
  wire ama_addmuladd_16s_16s_8ns_27s_27_4_1_U19_n_20;
  wire ama_addmuladd_16s_16s_8ns_27s_27_4_1_U19_n_21;
  wire ama_addmuladd_16s_16s_8ns_27s_27_4_1_U19_n_22;
  wire ama_addmuladd_16s_16s_8ns_27s_27_4_1_U19_n_23;
  wire ama_addmuladd_16s_16s_8ns_27s_27_4_1_U19_n_24;
  wire ama_addmuladd_16s_16s_8ns_27s_27_4_1_U19_n_25;
  wire ama_addmuladd_16s_16s_8ns_27s_27_4_1_U19_n_26;
  wire ama_addmuladd_16s_16s_8ns_27s_27_4_1_U19_n_3;
  wire ama_addmuladd_16s_16s_8ns_27s_27_4_1_U19_n_4;
  wire ama_addmuladd_16s_16s_8ns_27s_27_4_1_U19_n_5;
  wire ama_addmuladd_16s_16s_8ns_27s_27_4_1_U19_n_6;
  wire ama_addmuladd_16s_16s_8ns_27s_27_4_1_U19_n_7;
  wire ama_addmuladd_16s_16s_8ns_27s_27_4_1_U19_n_8;
  wire ama_addmuladd_16s_16s_8ns_27s_27_4_1_U19_n_9;
  wire ama_addmuladd_16s_16s_8s_25s_25_4_1_U21_n_0;
  wire ama_addmuladd_16s_16s_8s_25s_25_4_1_U21_n_1;
  wire ama_addmuladd_16s_16s_8s_25s_25_4_1_U21_n_10;
  wire ama_addmuladd_16s_16s_8s_25s_25_4_1_U21_n_11;
  wire ama_addmuladd_16s_16s_8s_25s_25_4_1_U21_n_12;
  wire ama_addmuladd_16s_16s_8s_25s_25_4_1_U21_n_13;
  wire ama_addmuladd_16s_16s_8s_25s_25_4_1_U21_n_14;
  wire ama_addmuladd_16s_16s_8s_25s_25_4_1_U21_n_15;
  wire ama_addmuladd_16s_16s_8s_25s_25_4_1_U21_n_16;
  wire ama_addmuladd_16s_16s_8s_25s_25_4_1_U21_n_17;
  wire ama_addmuladd_16s_16s_8s_25s_25_4_1_U21_n_18;
  wire ama_addmuladd_16s_16s_8s_25s_25_4_1_U21_n_19;
  wire ama_addmuladd_16s_16s_8s_25s_25_4_1_U21_n_2;
  wire ama_addmuladd_16s_16s_8s_25s_25_4_1_U21_n_20;
  wire ama_addmuladd_16s_16s_8s_25s_25_4_1_U21_n_21;
  wire ama_addmuladd_16s_16s_8s_25s_25_4_1_U21_n_22;
  wire ama_addmuladd_16s_16s_8s_25s_25_4_1_U21_n_23;
  wire ama_addmuladd_16s_16s_8s_25s_25_4_1_U21_n_24;
  wire ama_addmuladd_16s_16s_8s_25s_25_4_1_U21_n_3;
  wire ama_addmuladd_16s_16s_8s_25s_25_4_1_U21_n_4;
  wire ama_addmuladd_16s_16s_8s_25s_25_4_1_U21_n_5;
  wire ama_addmuladd_16s_16s_8s_25s_25_4_1_U21_n_6;
  wire ama_addmuladd_16s_16s_8s_25s_25_4_1_U21_n_7;
  wire ama_addmuladd_16s_16s_8s_25s_25_4_1_U21_n_8;
  wire ama_addmuladd_16s_16s_8s_25s_25_4_1_U21_n_9;
  wire ama_addmuladd_16s_16s_8s_25s_25_4_1_U44_n_0;
  wire ama_addmuladd_16s_16s_8s_25s_25_4_1_U44_n_1;
  wire ama_addmuladd_16s_16s_8s_25s_25_4_1_U44_n_10;
  wire ama_addmuladd_16s_16s_8s_25s_25_4_1_U44_n_11;
  wire ama_addmuladd_16s_16s_8s_25s_25_4_1_U44_n_12;
  wire ama_addmuladd_16s_16s_8s_25s_25_4_1_U44_n_13;
  wire ama_addmuladd_16s_16s_8s_25s_25_4_1_U44_n_14;
  wire ama_addmuladd_16s_16s_8s_25s_25_4_1_U44_n_15;
  wire ama_addmuladd_16s_16s_8s_25s_25_4_1_U44_n_16;
  wire ama_addmuladd_16s_16s_8s_25s_25_4_1_U44_n_17;
  wire ama_addmuladd_16s_16s_8s_25s_25_4_1_U44_n_18;
  wire ama_addmuladd_16s_16s_8s_25s_25_4_1_U44_n_19;
  wire ama_addmuladd_16s_16s_8s_25s_25_4_1_U44_n_2;
  wire ama_addmuladd_16s_16s_8s_25s_25_4_1_U44_n_20;
  wire ama_addmuladd_16s_16s_8s_25s_25_4_1_U44_n_21;
  wire ama_addmuladd_16s_16s_8s_25s_25_4_1_U44_n_22;
  wire ama_addmuladd_16s_16s_8s_25s_25_4_1_U44_n_23;
  wire ama_addmuladd_16s_16s_8s_25s_25_4_1_U44_n_24;
  wire ama_addmuladd_16s_16s_8s_25s_25_4_1_U44_n_25;
  wire ama_addmuladd_16s_16s_8s_25s_25_4_1_U44_n_3;
  wire ama_addmuladd_16s_16s_8s_25s_25_4_1_U44_n_4;
  wire ama_addmuladd_16s_16s_8s_25s_25_4_1_U44_n_5;
  wire ama_addmuladd_16s_16s_8s_25s_25_4_1_U44_n_6;
  wire ama_addmuladd_16s_16s_8s_25s_25_4_1_U44_n_7;
  wire ama_addmuladd_16s_16s_8s_25s_25_4_1_U44_n_8;
  wire ama_addmuladd_16s_16s_8s_25s_25_4_1_U44_n_9;
  wire ama_addmuladd_16s_16s_8s_26s_26_4_1_U27_n_0;
  wire ama_addmuladd_16s_16s_8s_26s_26_4_1_U27_n_1;
  wire ama_addmuladd_16s_16s_8s_26s_26_4_1_U27_n_10;
  wire ama_addmuladd_16s_16s_8s_26s_26_4_1_U27_n_11;
  wire ama_addmuladd_16s_16s_8s_26s_26_4_1_U27_n_12;
  wire ama_addmuladd_16s_16s_8s_26s_26_4_1_U27_n_13;
  wire ama_addmuladd_16s_16s_8s_26s_26_4_1_U27_n_14;
  wire ama_addmuladd_16s_16s_8s_26s_26_4_1_U27_n_15;
  wire ama_addmuladd_16s_16s_8s_26s_26_4_1_U27_n_16;
  wire ama_addmuladd_16s_16s_8s_26s_26_4_1_U27_n_17;
  wire ama_addmuladd_16s_16s_8s_26s_26_4_1_U27_n_18;
  wire ama_addmuladd_16s_16s_8s_26s_26_4_1_U27_n_19;
  wire ama_addmuladd_16s_16s_8s_26s_26_4_1_U27_n_2;
  wire ama_addmuladd_16s_16s_8s_26s_26_4_1_U27_n_20;
  wire ama_addmuladd_16s_16s_8s_26s_26_4_1_U27_n_21;
  wire ama_addmuladd_16s_16s_8s_26s_26_4_1_U27_n_22;
  wire ama_addmuladd_16s_16s_8s_26s_26_4_1_U27_n_23;
  wire ama_addmuladd_16s_16s_8s_26s_26_4_1_U27_n_24;
  wire ama_addmuladd_16s_16s_8s_26s_26_4_1_U27_n_25;
  wire ama_addmuladd_16s_16s_8s_26s_26_4_1_U27_n_3;
  wire ama_addmuladd_16s_16s_8s_26s_26_4_1_U27_n_4;
  wire ama_addmuladd_16s_16s_8s_26s_26_4_1_U27_n_5;
  wire ama_addmuladd_16s_16s_8s_26s_26_4_1_U27_n_6;
  wire ama_addmuladd_16s_16s_8s_26s_26_4_1_U27_n_7;
  wire ama_addmuladd_16s_16s_8s_26s_26_4_1_U27_n_8;
  wire ama_addmuladd_16s_16s_8s_26s_26_4_1_U27_n_9;
  wire ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33_n_0;
  wire ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33_n_1;
  wire ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33_n_10;
  wire ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33_n_11;
  wire ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33_n_12;
  wire ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33_n_13;
  wire ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33_n_14;
  wire ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33_n_15;
  wire ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33_n_16;
  wire ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33_n_17;
  wire ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33_n_18;
  wire ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33_n_19;
  wire ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33_n_2;
  wire ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33_n_20;
  wire ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33_n_21;
  wire ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33_n_22;
  wire ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33_n_23;
  wire ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33_n_24;
  wire ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33_n_25;
  wire ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33_n_3;
  wire ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33_n_4;
  wire ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33_n_5;
  wire ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33_n_6;
  wire ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33_n_7;
  wire ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33_n_8;
  wire ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33_n_9;
  wire ama_addmuladd_16s_16s_9ns_24s_26_4_1_U39_n_0;
  wire ama_addmuladd_16s_16s_9ns_24s_26_4_1_U39_n_1;
  wire ama_addmuladd_16s_16s_9ns_24s_26_4_1_U39_n_10;
  wire ama_addmuladd_16s_16s_9ns_24s_26_4_1_U39_n_11;
  wire ama_addmuladd_16s_16s_9ns_24s_26_4_1_U39_n_12;
  wire ama_addmuladd_16s_16s_9ns_24s_26_4_1_U39_n_13;
  wire ama_addmuladd_16s_16s_9ns_24s_26_4_1_U39_n_14;
  wire ama_addmuladd_16s_16s_9ns_24s_26_4_1_U39_n_15;
  wire ama_addmuladd_16s_16s_9ns_24s_26_4_1_U39_n_16;
  wire ama_addmuladd_16s_16s_9ns_24s_26_4_1_U39_n_17;
  wire ama_addmuladd_16s_16s_9ns_24s_26_4_1_U39_n_18;
  wire ama_addmuladd_16s_16s_9ns_24s_26_4_1_U39_n_19;
  wire ama_addmuladd_16s_16s_9ns_24s_26_4_1_U39_n_2;
  wire ama_addmuladd_16s_16s_9ns_24s_26_4_1_U39_n_20;
  wire ama_addmuladd_16s_16s_9ns_24s_26_4_1_U39_n_21;
  wire ama_addmuladd_16s_16s_9ns_24s_26_4_1_U39_n_22;
  wire ama_addmuladd_16s_16s_9ns_24s_26_4_1_U39_n_23;
  wire ama_addmuladd_16s_16s_9ns_24s_26_4_1_U39_n_24;
  wire ama_addmuladd_16s_16s_9ns_24s_26_4_1_U39_n_25;
  wire ama_addmuladd_16s_16s_9ns_24s_26_4_1_U39_n_27;
  wire ama_addmuladd_16s_16s_9ns_24s_26_4_1_U39_n_28;
  wire ama_addmuladd_16s_16s_9ns_24s_26_4_1_U39_n_29;
  wire ama_addmuladd_16s_16s_9ns_24s_26_4_1_U39_n_3;
  wire ama_addmuladd_16s_16s_9ns_24s_26_4_1_U39_n_30;
  wire ama_addmuladd_16s_16s_9ns_24s_26_4_1_U39_n_4;
  wire ama_addmuladd_16s_16s_9ns_24s_26_4_1_U39_n_5;
  wire ama_addmuladd_16s_16s_9ns_24s_26_4_1_U39_n_6;
  wire ama_addmuladd_16s_16s_9ns_24s_26_4_1_U39_n_7;
  wire ama_addmuladd_16s_16s_9ns_24s_26_4_1_U39_n_8;
  wire ama_addmuladd_16s_16s_9ns_24s_26_4_1_U39_n_9;
  wire ama_addmuladd_16s_16s_9ns_27s_28_4_1_U29_n_0;
  wire ama_addmuladd_16s_16s_9ns_27s_28_4_1_U29_n_1;
  wire ama_addmuladd_16s_16s_9ns_27s_28_4_1_U29_n_10;
  wire ama_addmuladd_16s_16s_9ns_27s_28_4_1_U29_n_11;
  wire ama_addmuladd_16s_16s_9ns_27s_28_4_1_U29_n_12;
  wire ama_addmuladd_16s_16s_9ns_27s_28_4_1_U29_n_13;
  wire ama_addmuladd_16s_16s_9ns_27s_28_4_1_U29_n_14;
  wire ama_addmuladd_16s_16s_9ns_27s_28_4_1_U29_n_15;
  wire ama_addmuladd_16s_16s_9ns_27s_28_4_1_U29_n_16;
  wire ama_addmuladd_16s_16s_9ns_27s_28_4_1_U29_n_17;
  wire ama_addmuladd_16s_16s_9ns_27s_28_4_1_U29_n_18;
  wire ama_addmuladd_16s_16s_9ns_27s_28_4_1_U29_n_19;
  wire ama_addmuladd_16s_16s_9ns_27s_28_4_1_U29_n_2;
  wire ama_addmuladd_16s_16s_9ns_27s_28_4_1_U29_n_20;
  wire ama_addmuladd_16s_16s_9ns_27s_28_4_1_U29_n_21;
  wire ama_addmuladd_16s_16s_9ns_27s_28_4_1_U29_n_22;
  wire ama_addmuladd_16s_16s_9ns_27s_28_4_1_U29_n_23;
  wire ama_addmuladd_16s_16s_9ns_27s_28_4_1_U29_n_24;
  wire ama_addmuladd_16s_16s_9ns_27s_28_4_1_U29_n_25;
  wire ama_addmuladd_16s_16s_9ns_27s_28_4_1_U29_n_26;
  wire ama_addmuladd_16s_16s_9ns_27s_28_4_1_U29_n_27;
  wire ama_addmuladd_16s_16s_9ns_27s_28_4_1_U29_n_29;
  wire ama_addmuladd_16s_16s_9ns_27s_28_4_1_U29_n_3;
  wire ama_addmuladd_16s_16s_9ns_27s_28_4_1_U29_n_4;
  wire ama_addmuladd_16s_16s_9ns_27s_28_4_1_U29_n_5;
  wire ama_addmuladd_16s_16s_9ns_27s_28_4_1_U29_n_6;
  wire ama_addmuladd_16s_16s_9ns_27s_28_4_1_U29_n_7;
  wire ama_addmuladd_16s_16s_9ns_27s_28_4_1_U29_n_8;
  wire ama_addmuladd_16s_16s_9ns_27s_28_4_1_U29_n_9;
  wire ama_addmuladd_16s_16s_9ns_28s_28_4_1_U13_n_0;
  wire ama_addmuladd_16s_16s_9ns_28s_28_4_1_U13_n_1;
  wire ama_addmuladd_16s_16s_9ns_28s_28_4_1_U13_n_10;
  wire ama_addmuladd_16s_16s_9ns_28s_28_4_1_U13_n_11;
  wire ama_addmuladd_16s_16s_9ns_28s_28_4_1_U13_n_12;
  wire ama_addmuladd_16s_16s_9ns_28s_28_4_1_U13_n_13;
  wire ama_addmuladd_16s_16s_9ns_28s_28_4_1_U13_n_14;
  wire ama_addmuladd_16s_16s_9ns_28s_28_4_1_U13_n_15;
  wire ama_addmuladd_16s_16s_9ns_28s_28_4_1_U13_n_16;
  wire ama_addmuladd_16s_16s_9ns_28s_28_4_1_U13_n_17;
  wire ama_addmuladd_16s_16s_9ns_28s_28_4_1_U13_n_18;
  wire ama_addmuladd_16s_16s_9ns_28s_28_4_1_U13_n_19;
  wire ama_addmuladd_16s_16s_9ns_28s_28_4_1_U13_n_2;
  wire ama_addmuladd_16s_16s_9ns_28s_28_4_1_U13_n_20;
  wire ama_addmuladd_16s_16s_9ns_28s_28_4_1_U13_n_21;
  wire ama_addmuladd_16s_16s_9ns_28s_28_4_1_U13_n_22;
  wire ama_addmuladd_16s_16s_9ns_28s_28_4_1_U13_n_23;
  wire ama_addmuladd_16s_16s_9ns_28s_28_4_1_U13_n_24;
  wire ama_addmuladd_16s_16s_9ns_28s_28_4_1_U13_n_25;
  wire ama_addmuladd_16s_16s_9ns_28s_28_4_1_U13_n_26;
  wire ama_addmuladd_16s_16s_9ns_28s_28_4_1_U13_n_27;
  wire ama_addmuladd_16s_16s_9ns_28s_28_4_1_U13_n_29;
  wire ama_addmuladd_16s_16s_9ns_28s_28_4_1_U13_n_3;
  wire ama_addmuladd_16s_16s_9ns_28s_28_4_1_U13_n_4;
  wire ama_addmuladd_16s_16s_9ns_28s_28_4_1_U13_n_5;
  wire ama_addmuladd_16s_16s_9ns_28s_28_4_1_U13_n_6;
  wire ama_addmuladd_16s_16s_9ns_28s_28_4_1_U13_n_7;
  wire ama_addmuladd_16s_16s_9ns_28s_28_4_1_U13_n_8;
  wire ama_addmuladd_16s_16s_9ns_28s_28_4_1_U13_n_9;
  wire ama_addmuladd_16s_16s_9s_25s_26_4_1_U37_n_0;
  wire ama_addmuladd_16s_16s_9s_25s_26_4_1_U37_n_1;
  wire ama_addmuladd_16s_16s_9s_25s_26_4_1_U37_n_10;
  wire ama_addmuladd_16s_16s_9s_25s_26_4_1_U37_n_11;
  wire ama_addmuladd_16s_16s_9s_25s_26_4_1_U37_n_12;
  wire ama_addmuladd_16s_16s_9s_25s_26_4_1_U37_n_13;
  wire ama_addmuladd_16s_16s_9s_25s_26_4_1_U37_n_14;
  wire ama_addmuladd_16s_16s_9s_25s_26_4_1_U37_n_15;
  wire ama_addmuladd_16s_16s_9s_25s_26_4_1_U37_n_16;
  wire ama_addmuladd_16s_16s_9s_25s_26_4_1_U37_n_17;
  wire ama_addmuladd_16s_16s_9s_25s_26_4_1_U37_n_18;
  wire ama_addmuladd_16s_16s_9s_25s_26_4_1_U37_n_19;
  wire ama_addmuladd_16s_16s_9s_25s_26_4_1_U37_n_2;
  wire ama_addmuladd_16s_16s_9s_25s_26_4_1_U37_n_20;
  wire ama_addmuladd_16s_16s_9s_25s_26_4_1_U37_n_21;
  wire ama_addmuladd_16s_16s_9s_25s_26_4_1_U37_n_22;
  wire ama_addmuladd_16s_16s_9s_25s_26_4_1_U37_n_23;
  wire ama_addmuladd_16s_16s_9s_25s_26_4_1_U37_n_24;
  wire ama_addmuladd_16s_16s_9s_25s_26_4_1_U37_n_25;
  wire ama_addmuladd_16s_16s_9s_25s_26_4_1_U37_n_3;
  wire ama_addmuladd_16s_16s_9s_25s_26_4_1_U37_n_4;
  wire ama_addmuladd_16s_16s_9s_25s_26_4_1_U37_n_5;
  wire ama_addmuladd_16s_16s_9s_25s_26_4_1_U37_n_6;
  wire ama_addmuladd_16s_16s_9s_25s_26_4_1_U37_n_7;
  wire ama_addmuladd_16s_16s_9s_25s_26_4_1_U37_n_8;
  wire ama_addmuladd_16s_16s_9s_25s_26_4_1_U37_n_9;
  wire ama_addmuladd_16s_16s_9s_25s_26_4_1_U38_n_0;
  wire ama_addmuladd_16s_16s_9s_25s_26_4_1_U38_n_1;
  wire ama_addmuladd_16s_16s_9s_25s_26_4_1_U38_n_10;
  wire ama_addmuladd_16s_16s_9s_25s_26_4_1_U38_n_11;
  wire ama_addmuladd_16s_16s_9s_25s_26_4_1_U38_n_12;
  wire ama_addmuladd_16s_16s_9s_25s_26_4_1_U38_n_13;
  wire ama_addmuladd_16s_16s_9s_25s_26_4_1_U38_n_14;
  wire ama_addmuladd_16s_16s_9s_25s_26_4_1_U38_n_15;
  wire ama_addmuladd_16s_16s_9s_25s_26_4_1_U38_n_16;
  wire ama_addmuladd_16s_16s_9s_25s_26_4_1_U38_n_17;
  wire ama_addmuladd_16s_16s_9s_25s_26_4_1_U38_n_18;
  wire ama_addmuladd_16s_16s_9s_25s_26_4_1_U38_n_19;
  wire ama_addmuladd_16s_16s_9s_25s_26_4_1_U38_n_2;
  wire ama_addmuladd_16s_16s_9s_25s_26_4_1_U38_n_20;
  wire ama_addmuladd_16s_16s_9s_25s_26_4_1_U38_n_21;
  wire ama_addmuladd_16s_16s_9s_25s_26_4_1_U38_n_22;
  wire ama_addmuladd_16s_16s_9s_25s_26_4_1_U38_n_23;
  wire ama_addmuladd_16s_16s_9s_25s_26_4_1_U38_n_24;
  wire ama_addmuladd_16s_16s_9s_25s_26_4_1_U38_n_25;
  wire ama_addmuladd_16s_16s_9s_25s_26_4_1_U38_n_26;
  wire ama_addmuladd_16s_16s_9s_25s_26_4_1_U38_n_27;
  wire ama_addmuladd_16s_16s_9s_25s_26_4_1_U38_n_3;
  wire ama_addmuladd_16s_16s_9s_25s_26_4_1_U38_n_4;
  wire ama_addmuladd_16s_16s_9s_25s_26_4_1_U38_n_5;
  wire ama_addmuladd_16s_16s_9s_25s_26_4_1_U38_n_6;
  wire ama_addmuladd_16s_16s_9s_25s_26_4_1_U38_n_7;
  wire ama_addmuladd_16s_16s_9s_25s_26_4_1_U38_n_8;
  wire ama_addmuladd_16s_16s_9s_25s_26_4_1_U38_n_9;
  wire ama_addmuladd_16s_16s_9s_27s_27_4_1_U31_n_0;
  wire ama_addmuladd_16s_16s_9s_27s_27_4_1_U31_n_1;
  wire ama_addmuladd_16s_16s_9s_27s_27_4_1_U31_n_10;
  wire ama_addmuladd_16s_16s_9s_27s_27_4_1_U31_n_11;
  wire ama_addmuladd_16s_16s_9s_27s_27_4_1_U31_n_12;
  wire ama_addmuladd_16s_16s_9s_27s_27_4_1_U31_n_13;
  wire ama_addmuladd_16s_16s_9s_27s_27_4_1_U31_n_14;
  wire ama_addmuladd_16s_16s_9s_27s_27_4_1_U31_n_15;
  wire ama_addmuladd_16s_16s_9s_27s_27_4_1_U31_n_16;
  wire ama_addmuladd_16s_16s_9s_27s_27_4_1_U31_n_17;
  wire ama_addmuladd_16s_16s_9s_27s_27_4_1_U31_n_18;
  wire ama_addmuladd_16s_16s_9s_27s_27_4_1_U31_n_19;
  wire ama_addmuladd_16s_16s_9s_27s_27_4_1_U31_n_2;
  wire ama_addmuladd_16s_16s_9s_27s_27_4_1_U31_n_20;
  wire ama_addmuladd_16s_16s_9s_27s_27_4_1_U31_n_21;
  wire ama_addmuladd_16s_16s_9s_27s_27_4_1_U31_n_22;
  wire ama_addmuladd_16s_16s_9s_27s_27_4_1_U31_n_23;
  wire ama_addmuladd_16s_16s_9s_27s_27_4_1_U31_n_24;
  wire ama_addmuladd_16s_16s_9s_27s_27_4_1_U31_n_25;
  wire ama_addmuladd_16s_16s_9s_27s_27_4_1_U31_n_26;
  wire ama_addmuladd_16s_16s_9s_27s_27_4_1_U31_n_3;
  wire ama_addmuladd_16s_16s_9s_27s_27_4_1_U31_n_4;
  wire ama_addmuladd_16s_16s_9s_27s_27_4_1_U31_n_5;
  wire ama_addmuladd_16s_16s_9s_27s_27_4_1_U31_n_6;
  wire ama_addmuladd_16s_16s_9s_27s_27_4_1_U31_n_7;
  wire ama_addmuladd_16s_16s_9s_27s_27_4_1_U31_n_8;
  wire ama_addmuladd_16s_16s_9s_27s_27_4_1_U31_n_9;
  wire ama_addmuladd_17s_17s_10ns_27s_28_4_1_U28_n_0;
  wire ama_addmuladd_17s_17s_10ns_27s_28_4_1_U28_n_1;
  wire ama_addmuladd_17s_17s_10ns_27s_28_4_1_U28_n_10;
  wire ama_addmuladd_17s_17s_10ns_27s_28_4_1_U28_n_11;
  wire ama_addmuladd_17s_17s_10ns_27s_28_4_1_U28_n_12;
  wire ama_addmuladd_17s_17s_10ns_27s_28_4_1_U28_n_13;
  wire ama_addmuladd_17s_17s_10ns_27s_28_4_1_U28_n_14;
  wire ama_addmuladd_17s_17s_10ns_27s_28_4_1_U28_n_15;
  wire ama_addmuladd_17s_17s_10ns_27s_28_4_1_U28_n_16;
  wire ama_addmuladd_17s_17s_10ns_27s_28_4_1_U28_n_17;
  wire ama_addmuladd_17s_17s_10ns_27s_28_4_1_U28_n_18;
  wire ama_addmuladd_17s_17s_10ns_27s_28_4_1_U28_n_19;
  wire ama_addmuladd_17s_17s_10ns_27s_28_4_1_U28_n_2;
  wire ama_addmuladd_17s_17s_10ns_27s_28_4_1_U28_n_20;
  wire ama_addmuladd_17s_17s_10ns_27s_28_4_1_U28_n_21;
  wire ama_addmuladd_17s_17s_10ns_27s_28_4_1_U28_n_22;
  wire ama_addmuladd_17s_17s_10ns_27s_28_4_1_U28_n_23;
  wire ama_addmuladd_17s_17s_10ns_27s_28_4_1_U28_n_24;
  wire ama_addmuladd_17s_17s_10ns_27s_28_4_1_U28_n_25;
  wire ama_addmuladd_17s_17s_10ns_27s_28_4_1_U28_n_26;
  wire ama_addmuladd_17s_17s_10ns_27s_28_4_1_U28_n_27;
  wire ama_addmuladd_17s_17s_10ns_27s_28_4_1_U28_n_3;
  wire ama_addmuladd_17s_17s_10ns_27s_28_4_1_U28_n_4;
  wire ama_addmuladd_17s_17s_10ns_27s_28_4_1_U28_n_5;
  wire ama_addmuladd_17s_17s_10ns_27s_28_4_1_U28_n_6;
  wire ama_addmuladd_17s_17s_10ns_27s_28_4_1_U28_n_7;
  wire ama_addmuladd_17s_17s_10ns_27s_28_4_1_U28_n_8;
  wire ama_addmuladd_17s_17s_10ns_27s_28_4_1_U28_n_9;
  wire ama_submuladd_18s_16s_6ns_22s_24_4_1_U42_n_0;
  wire ama_submuladd_18s_16s_6ns_22s_24_4_1_U42_n_1;
  wire ama_submuladd_18s_16s_6ns_22s_24_4_1_U42_n_10;
  wire ama_submuladd_18s_16s_6ns_22s_24_4_1_U42_n_11;
  wire ama_submuladd_18s_16s_6ns_22s_24_4_1_U42_n_12;
  wire ama_submuladd_18s_16s_6ns_22s_24_4_1_U42_n_13;
  wire ama_submuladd_18s_16s_6ns_22s_24_4_1_U42_n_14;
  wire ama_submuladd_18s_16s_6ns_22s_24_4_1_U42_n_15;
  wire ama_submuladd_18s_16s_6ns_22s_24_4_1_U42_n_16;
  wire ama_submuladd_18s_16s_6ns_22s_24_4_1_U42_n_17;
  wire ama_submuladd_18s_16s_6ns_22s_24_4_1_U42_n_18;
  wire ama_submuladd_18s_16s_6ns_22s_24_4_1_U42_n_19;
  wire ama_submuladd_18s_16s_6ns_22s_24_4_1_U42_n_2;
  wire ama_submuladd_18s_16s_6ns_22s_24_4_1_U42_n_20;
  wire ama_submuladd_18s_16s_6ns_22s_24_4_1_U42_n_21;
  wire ama_submuladd_18s_16s_6ns_22s_24_4_1_U42_n_22;
  wire ama_submuladd_18s_16s_6ns_22s_24_4_1_U42_n_23;
  wire ama_submuladd_18s_16s_6ns_22s_24_4_1_U42_n_25;
  wire ama_submuladd_18s_16s_6ns_22s_24_4_1_U42_n_26;
  wire ama_submuladd_18s_16s_6ns_22s_24_4_1_U42_n_3;
  wire ama_submuladd_18s_16s_6ns_22s_24_4_1_U42_n_4;
  wire ama_submuladd_18s_16s_6ns_22s_24_4_1_U42_n_5;
  wire ama_submuladd_18s_16s_6ns_22s_24_4_1_U42_n_6;
  wire ama_submuladd_18s_16s_6ns_22s_24_4_1_U42_n_7;
  wire ama_submuladd_18s_16s_6ns_22s_24_4_1_U42_n_8;
  wire ama_submuladd_18s_16s_6ns_22s_24_4_1_U42_n_9;
  wire \ap_CS_fsm_reg[49]_0 ;
  wire \ap_CS_fsm_reg[51]_0 ;
  wire \ap_CS_fsm_reg[57]_0 ;
  wire \ap_CS_fsm_reg[59]_0 ;
  wire \ap_CS_fsm_reg[66]_0 ;
  wire \ap_CS_fsm_reg[69]_0 ;
  wire \ap_CS_fsm_reg[79]_0 ;
  wire \ap_CS_fsm_reg[82]_0 ;
  wire \ap_CS_fsm_reg[87]_0 ;
  wire \ap_CS_fsm_reg_n_0_[0] ;
  wire ap_CS_fsm_state10;
  wire ap_CS_fsm_state11;
  wire ap_CS_fsm_state12;
  wire ap_CS_fsm_state13;
  wire ap_CS_fsm_state14;
  wire ap_CS_fsm_state15;
  wire ap_CS_fsm_state16;
  wire ap_CS_fsm_state17;
  wire ap_CS_fsm_state18;
  wire ap_CS_fsm_state19;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state20;
  wire ap_CS_fsm_state21;
  wire ap_CS_fsm_state22;
  wire ap_CS_fsm_state23;
  wire ap_CS_fsm_state24;
  wire ap_CS_fsm_state25;
  wire ap_CS_fsm_state26;
  wire ap_CS_fsm_state27;
  wire ap_CS_fsm_state28;
  wire ap_CS_fsm_state29;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state30;
  wire ap_CS_fsm_state31;
  wire ap_CS_fsm_state32;
  wire ap_CS_fsm_state33;
  wire ap_CS_fsm_state34;
  wire ap_CS_fsm_state35;
  wire ap_CS_fsm_state36;
  wire ap_CS_fsm_state37;
  wire ap_CS_fsm_state38;
  wire ap_CS_fsm_state39;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state40;
  wire ap_CS_fsm_state41;
  wire ap_CS_fsm_state42;
  wire ap_CS_fsm_state43;
  wire ap_CS_fsm_state44;
  wire ap_CS_fsm_state45;
  wire ap_CS_fsm_state46;
  wire ap_CS_fsm_state47;
  wire ap_CS_fsm_state48;
  wire ap_CS_fsm_state49;
  wire ap_CS_fsm_state5;
  wire ap_CS_fsm_state50;
  wire ap_CS_fsm_state51;
  wire ap_CS_fsm_state52;
  wire ap_CS_fsm_state53;
  wire ap_CS_fsm_state54;
  wire ap_CS_fsm_state55;
  wire ap_CS_fsm_state56;
  wire ap_CS_fsm_state57;
  wire ap_CS_fsm_state58;
  wire ap_CS_fsm_state59;
  wire ap_CS_fsm_state6;
  wire ap_CS_fsm_state60;
  wire ap_CS_fsm_state61;
  wire ap_CS_fsm_state63;
  wire ap_CS_fsm_state64;
  wire ap_CS_fsm_state65;
  wire ap_CS_fsm_state66;
  wire ap_CS_fsm_state67;
  wire ap_CS_fsm_state68;
  wire ap_CS_fsm_state69;
  wire ap_CS_fsm_state7;
  wire ap_CS_fsm_state70;
  wire ap_CS_fsm_state71;
  wire ap_CS_fsm_state72;
  wire ap_CS_fsm_state73;
  wire ap_CS_fsm_state74;
  wire ap_CS_fsm_state75;
  wire ap_CS_fsm_state76;
  wire ap_CS_fsm_state77;
  wire ap_CS_fsm_state78;
  wire ap_CS_fsm_state79;
  wire ap_CS_fsm_state8;
  wire ap_CS_fsm_state80;
  wire ap_CS_fsm_state81;
  wire ap_CS_fsm_state82;
  wire ap_CS_fsm_state83;
  wire ap_CS_fsm_state84;
  wire ap_CS_fsm_state85;
  wire ap_CS_fsm_state86;
  wire ap_CS_fsm_state87;
  wire ap_CS_fsm_state88;
  wire ap_CS_fsm_state9;
  wire [1:0]ap_NS_fsm;
  wire ap_NS_fsm185_out;
  wire ap_block_pp0_stage10_subdone_grp0_done_reg;
  wire ap_block_pp0_stage11_subdone_grp0_done_reg;
  wire ap_clk;
  wire [15:0]ap_port_reg_x_n;
  wire [15:0]ap_return;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire grp_FIR_filter_fu_188_ap_ce;
  wire grp_FIR_filter_fu_188_ap_start_reg;
  wire [1:0]grp_FIR_filter_fu_188_ap_start_reg_reg;
  wire grp_fu_1915_ce;
  wire grp_fu_1941_ce;
  wire grp_fu_1958_ce;
  wire grp_fu_1975_ce;
  wire mac_mul_sub_16s_15ns_16s_31_4_1_U35_n_0;
  wire mac_mul_sub_16s_15ns_16s_31_4_1_U35_n_1;
  wire mac_mul_sub_16s_15ns_16s_31_4_1_U35_n_10;
  wire mac_mul_sub_16s_15ns_16s_31_4_1_U35_n_11;
  wire mac_mul_sub_16s_15ns_16s_31_4_1_U35_n_12;
  wire mac_mul_sub_16s_15ns_16s_31_4_1_U35_n_13;
  wire mac_mul_sub_16s_15ns_16s_31_4_1_U35_n_14;
  wire mac_mul_sub_16s_15ns_16s_31_4_1_U35_n_15;
  wire mac_mul_sub_16s_15ns_16s_31_4_1_U35_n_16;
  wire mac_mul_sub_16s_15ns_16s_31_4_1_U35_n_17;
  wire mac_mul_sub_16s_15ns_16s_31_4_1_U35_n_18;
  wire mac_mul_sub_16s_15ns_16s_31_4_1_U35_n_19;
  wire mac_mul_sub_16s_15ns_16s_31_4_1_U35_n_2;
  wire mac_mul_sub_16s_15ns_16s_31_4_1_U35_n_20;
  wire mac_mul_sub_16s_15ns_16s_31_4_1_U35_n_21;
  wire mac_mul_sub_16s_15ns_16s_31_4_1_U35_n_22;
  wire mac_mul_sub_16s_15ns_16s_31_4_1_U35_n_23;
  wire mac_mul_sub_16s_15ns_16s_31_4_1_U35_n_24;
  wire mac_mul_sub_16s_15ns_16s_31_4_1_U35_n_25;
  wire mac_mul_sub_16s_15ns_16s_31_4_1_U35_n_26;
  wire mac_mul_sub_16s_15ns_16s_31_4_1_U35_n_27;
  wire mac_mul_sub_16s_15ns_16s_31_4_1_U35_n_28;
  wire mac_mul_sub_16s_15ns_16s_31_4_1_U35_n_29;
  wire mac_mul_sub_16s_15ns_16s_31_4_1_U35_n_3;
  wire mac_mul_sub_16s_15ns_16s_31_4_1_U35_n_30;
  wire mac_mul_sub_16s_15ns_16s_31_4_1_U35_n_31;
  wire mac_mul_sub_16s_15ns_16s_31_4_1_U35_n_4;
  wire mac_mul_sub_16s_15ns_16s_31_4_1_U35_n_5;
  wire mac_mul_sub_16s_15ns_16s_31_4_1_U35_n_6;
  wire mac_mul_sub_16s_15ns_16s_31_4_1_U35_n_7;
  wire mac_mul_sub_16s_15ns_16s_31_4_1_U35_n_8;
  wire mac_mul_sub_16s_15ns_16s_31_4_1_U35_n_9;
  wire \mod_value_load_reg_1186_pp0_iter1_reg_reg[1] ;
  wire [15:0]p_1_in;
  wire [23:6]p_shl413_fu_1755_p1;
  wire reg_528;
  wire \reg_528_reg_n_0_[0] ;
  wire \reg_528_reg_n_0_[10] ;
  wire \reg_528_reg_n_0_[11] ;
  wire \reg_528_reg_n_0_[12] ;
  wire \reg_528_reg_n_0_[13] ;
  wire \reg_528_reg_n_0_[14] ;
  wire \reg_528_reg_n_0_[15] ;
  wire \reg_528_reg_n_0_[1] ;
  wire \reg_528_reg_n_0_[2] ;
  wire \reg_528_reg_n_0_[3] ;
  wire \reg_528_reg_n_0_[4] ;
  wire \reg_528_reg_n_0_[5] ;
  wire \reg_528_reg_n_0_[6] ;
  wire \reg_528_reg_n_0_[7] ;
  wire \reg_528_reg_n_0_[8] ;
  wire \reg_528_reg_n_0_[9] ;
  wire reg_535;
  wire \reg_535_reg_n_0_[0] ;
  wire \reg_535_reg_n_0_[10] ;
  wire \reg_535_reg_n_0_[11] ;
  wire \reg_535_reg_n_0_[12] ;
  wire \reg_535_reg_n_0_[13] ;
  wire \reg_535_reg_n_0_[14] ;
  wire \reg_535_reg_n_0_[15] ;
  wire \reg_535_reg_n_0_[1] ;
  wire \reg_535_reg_n_0_[2] ;
  wire \reg_535_reg_n_0_[3] ;
  wire \reg_535_reg_n_0_[4] ;
  wire \reg_535_reg_n_0_[5] ;
  wire \reg_535_reg_n_0_[6] ;
  wire \reg_535_reg_n_0_[7] ;
  wire \reg_535_reg_n_0_[8] ;
  wire \reg_535_reg_n_0_[9] ;
  wire reg_541;
  wire \reg_541_reg_n_0_[0] ;
  wire \reg_541_reg_n_0_[10] ;
  wire \reg_541_reg_n_0_[11] ;
  wire \reg_541_reg_n_0_[12] ;
  wire \reg_541_reg_n_0_[13] ;
  wire \reg_541_reg_n_0_[14] ;
  wire \reg_541_reg_n_0_[15] ;
  wire \reg_541_reg_n_0_[1] ;
  wire \reg_541_reg_n_0_[2] ;
  wire \reg_541_reg_n_0_[3] ;
  wire \reg_541_reg_n_0_[4] ;
  wire \reg_541_reg_n_0_[5] ;
  wire \reg_541_reg_n_0_[6] ;
  wire \reg_541_reg_n_0_[7] ;
  wire \reg_541_reg_n_0_[8] ;
  wire \reg_541_reg_n_0_[9] ;
  wire [15:0]reg_548;
  wire reg_5480;
  wire [15:0]reg_554;
  wire reg_5540;
  wire reg_560;
  wire \reg_560_reg_n_0_[0] ;
  wire \reg_560_reg_n_0_[10] ;
  wire \reg_560_reg_n_0_[11] ;
  wire \reg_560_reg_n_0_[12] ;
  wire \reg_560_reg_n_0_[13] ;
  wire \reg_560_reg_n_0_[14] ;
  wire \reg_560_reg_n_0_[15] ;
  wire \reg_560_reg_n_0_[1] ;
  wire \reg_560_reg_n_0_[2] ;
  wire \reg_560_reg_n_0_[3] ;
  wire \reg_560_reg_n_0_[4] ;
  wire \reg_560_reg_n_0_[5] ;
  wire \reg_560_reg_n_0_[6] ;
  wire \reg_560_reg_n_0_[7] ;
  wire \reg_560_reg_n_0_[8] ;
  wire \reg_560_reg_n_0_[9] ;
  wire reg_567;
  wire \reg_567_reg_n_0_[0] ;
  wire \reg_567_reg_n_0_[10] ;
  wire \reg_567_reg_n_0_[11] ;
  wire \reg_567_reg_n_0_[12] ;
  wire \reg_567_reg_n_0_[13] ;
  wire \reg_567_reg_n_0_[14] ;
  wire \reg_567_reg_n_0_[15] ;
  wire \reg_567_reg_n_0_[1] ;
  wire \reg_567_reg_n_0_[2] ;
  wire \reg_567_reg_n_0_[3] ;
  wire \reg_567_reg_n_0_[4] ;
  wire \reg_567_reg_n_0_[5] ;
  wire \reg_567_reg_n_0_[6] ;
  wire \reg_567_reg_n_0_[7] ;
  wire \reg_567_reg_n_0_[8] ;
  wire \reg_567_reg_n_0_[9] ;
  wire reg_573;
  wire \reg_573_reg_n_0_[0] ;
  wire \reg_573_reg_n_0_[10] ;
  wire \reg_573_reg_n_0_[11] ;
  wire \reg_573_reg_n_0_[12] ;
  wire \reg_573_reg_n_0_[13] ;
  wire \reg_573_reg_n_0_[14] ;
  wire \reg_573_reg_n_0_[15] ;
  wire \reg_573_reg_n_0_[1] ;
  wire \reg_573_reg_n_0_[2] ;
  wire \reg_573_reg_n_0_[3] ;
  wire \reg_573_reg_n_0_[4] ;
  wire \reg_573_reg_n_0_[5] ;
  wire \reg_573_reg_n_0_[6] ;
  wire \reg_573_reg_n_0_[7] ;
  wire \reg_573_reg_n_0_[8] ;
  wire \reg_573_reg_n_0_[9] ;
  wire reg_580;
  wire \reg_580_reg_n_0_[0] ;
  wire \reg_580_reg_n_0_[10] ;
  wire \reg_580_reg_n_0_[11] ;
  wire \reg_580_reg_n_0_[12] ;
  wire \reg_580_reg_n_0_[13] ;
  wire \reg_580_reg_n_0_[14] ;
  wire \reg_580_reg_n_0_[15] ;
  wire \reg_580_reg_n_0_[1] ;
  wire \reg_580_reg_n_0_[2] ;
  wire \reg_580_reg_n_0_[3] ;
  wire \reg_580_reg_n_0_[4] ;
  wire \reg_580_reg_n_0_[5] ;
  wire \reg_580_reg_n_0_[6] ;
  wire \reg_580_reg_n_0_[7] ;
  wire \reg_580_reg_n_0_[8] ;
  wire \reg_580_reg_n_0_[9] ;
  wire reg_586;
  wire \reg_586_reg_n_0_[0] ;
  wire \reg_586_reg_n_0_[10] ;
  wire \reg_586_reg_n_0_[11] ;
  wire \reg_586_reg_n_0_[12] ;
  wire \reg_586_reg_n_0_[13] ;
  wire \reg_586_reg_n_0_[14] ;
  wire \reg_586_reg_n_0_[15] ;
  wire \reg_586_reg_n_0_[1] ;
  wire \reg_586_reg_n_0_[2] ;
  wire \reg_586_reg_n_0_[3] ;
  wire \reg_586_reg_n_0_[4] ;
  wire \reg_586_reg_n_0_[5] ;
  wire \reg_586_reg_n_0_[6] ;
  wire \reg_586_reg_n_0_[7] ;
  wire \reg_586_reg_n_0_[8] ;
  wire \reg_586_reg_n_0_[9] ;
  wire [15:0]reg_593;
  wire reg_5930;
  wire [15:0]reg_599;
  wire reg_5990;
  wire [15:0]reg_605;
  wire reg_6050;
  wire [15:0]reg_611;
  wire [15:0]reg_618;
  wire reg_625;
  wire \reg_625_reg_n_0_[0] ;
  wire \reg_625_reg_n_0_[10] ;
  wire \reg_625_reg_n_0_[11] ;
  wire \reg_625_reg_n_0_[12] ;
  wire \reg_625_reg_n_0_[13] ;
  wire \reg_625_reg_n_0_[14] ;
  wire \reg_625_reg_n_0_[15] ;
  wire \reg_625_reg_n_0_[1] ;
  wire \reg_625_reg_n_0_[2] ;
  wire \reg_625_reg_n_0_[3] ;
  wire \reg_625_reg_n_0_[4] ;
  wire \reg_625_reg_n_0_[5] ;
  wire \reg_625_reg_n_0_[6] ;
  wire \reg_625_reg_n_0_[7] ;
  wire \reg_625_reg_n_0_[8] ;
  wire \reg_625_reg_n_0_[9] ;
  wire [15:0]reg_632;
  wire [15:0]reg_639;
  wire [15:0]reg_646;
  wire reg_6460;
  wire [15:0]reg_652;
  wire reg_6520;
  wire [15:0]reg_658;
  wire reg_665;
  wire \reg_665_reg_n_0_[0] ;
  wire \reg_665_reg_n_0_[10] ;
  wire \reg_665_reg_n_0_[11] ;
  wire \reg_665_reg_n_0_[12] ;
  wire \reg_665_reg_n_0_[13] ;
  wire \reg_665_reg_n_0_[14] ;
  wire \reg_665_reg_n_0_[15] ;
  wire \reg_665_reg_n_0_[1] ;
  wire \reg_665_reg_n_0_[2] ;
  wire \reg_665_reg_n_0_[3] ;
  wire \reg_665_reg_n_0_[4] ;
  wire \reg_665_reg_n_0_[5] ;
  wire \reg_665_reg_n_0_[6] ;
  wire \reg_665_reg_n_0_[7] ;
  wire \reg_665_reg_n_0_[8] ;
  wire \reg_665_reg_n_0_[9] ;
  wire [15:0]reg_672;
  wire reg_6720;
  wire reg_678;
  wire \reg_678_reg_n_0_[0] ;
  wire \reg_678_reg_n_0_[10] ;
  wire \reg_678_reg_n_0_[11] ;
  wire \reg_678_reg_n_0_[12] ;
  wire \reg_678_reg_n_0_[13] ;
  wire \reg_678_reg_n_0_[14] ;
  wire \reg_678_reg_n_0_[15] ;
  wire \reg_678_reg_n_0_[1] ;
  wire \reg_678_reg_n_0_[2] ;
  wire \reg_678_reg_n_0_[3] ;
  wire \reg_678_reg_n_0_[4] ;
  wire \reg_678_reg_n_0_[5] ;
  wire \reg_678_reg_n_0_[6] ;
  wire \reg_678_reg_n_0_[7] ;
  wire \reg_678_reg_n_0_[8] ;
  wire \reg_678_reg_n_0_[9] ;
  wire [15:0]reg_684;
  wire reg_6840;
  wire reg_689;
  wire \reg_689_reg_n_0_[0] ;
  wire \reg_689_reg_n_0_[10] ;
  wire \reg_689_reg_n_0_[11] ;
  wire \reg_689_reg_n_0_[12] ;
  wire \reg_689_reg_n_0_[13] ;
  wire \reg_689_reg_n_0_[14] ;
  wire \reg_689_reg_n_0_[15] ;
  wire \reg_689_reg_n_0_[1] ;
  wire \reg_689_reg_n_0_[2] ;
  wire \reg_689_reg_n_0_[3] ;
  wire \reg_689_reg_n_0_[4] ;
  wire \reg_689_reg_n_0_[5] ;
  wire \reg_689_reg_n_0_[6] ;
  wire \reg_689_reg_n_0_[7] ;
  wire \reg_689_reg_n_0_[8] ;
  wire \reg_689_reg_n_0_[9] ;
  wire reg_695;
  wire \reg_695_reg_n_0_[0] ;
  wire \reg_695_reg_n_0_[10] ;
  wire \reg_695_reg_n_0_[11] ;
  wire \reg_695_reg_n_0_[12] ;
  wire \reg_695_reg_n_0_[13] ;
  wire \reg_695_reg_n_0_[14] ;
  wire \reg_695_reg_n_0_[15] ;
  wire \reg_695_reg_n_0_[1] ;
  wire \reg_695_reg_n_0_[2] ;
  wire \reg_695_reg_n_0_[3] ;
  wire \reg_695_reg_n_0_[4] ;
  wire \reg_695_reg_n_0_[5] ;
  wire \reg_695_reg_n_0_[6] ;
  wire \reg_695_reg_n_0_[7] ;
  wire \reg_695_reg_n_0_[8] ;
  wire \reg_695_reg_n_0_[9] ;
  wire [15:0]reg_702;
  wire reg_7020;
  wire [15:0]reg_707;
  wire reg_7070;
  wire [15:0]reg_712;
  wire reg_719;
  wire \reg_719_reg_n_0_[0] ;
  wire \reg_719_reg_n_0_[10] ;
  wire \reg_719_reg_n_0_[11] ;
  wire \reg_719_reg_n_0_[12] ;
  wire \reg_719_reg_n_0_[13] ;
  wire \reg_719_reg_n_0_[14] ;
  wire \reg_719_reg_n_0_[15] ;
  wire \reg_719_reg_n_0_[1] ;
  wire \reg_719_reg_n_0_[2] ;
  wire \reg_719_reg_n_0_[3] ;
  wire \reg_719_reg_n_0_[4] ;
  wire \reg_719_reg_n_0_[5] ;
  wire \reg_719_reg_n_0_[6] ;
  wire \reg_719_reg_n_0_[7] ;
  wire \reg_719_reg_n_0_[8] ;
  wire \reg_719_reg_n_0_[9] ;
  wire [15:0]reg_725;
  wire [15:0]reg_731;
  wire reg_737;
  wire \reg_737_reg_n_0_[0] ;
  wire \reg_737_reg_n_0_[10] ;
  wire \reg_737_reg_n_0_[11] ;
  wire \reg_737_reg_n_0_[12] ;
  wire \reg_737_reg_n_0_[13] ;
  wire \reg_737_reg_n_0_[14] ;
  wire \reg_737_reg_n_0_[15] ;
  wire \reg_737_reg_n_0_[1] ;
  wire \reg_737_reg_n_0_[2] ;
  wire \reg_737_reg_n_0_[3] ;
  wire \reg_737_reg_n_0_[4] ;
  wire \reg_737_reg_n_0_[5] ;
  wire \reg_737_reg_n_0_[6] ;
  wire \reg_737_reg_n_0_[7] ;
  wire \reg_737_reg_n_0_[8] ;
  wire \reg_737_reg_n_0_[9] ;
  wire [15:0]reg_744;
  wire reg_7440;
  wire [15:0]reg_749;
  wire [15:0]reg_756;
  wire reg_762;
  wire \reg_762_reg_n_0_[0] ;
  wire \reg_762_reg_n_0_[10] ;
  wire \reg_762_reg_n_0_[11] ;
  wire \reg_762_reg_n_0_[12] ;
  wire \reg_762_reg_n_0_[13] ;
  wire \reg_762_reg_n_0_[14] ;
  wire \reg_762_reg_n_0_[15] ;
  wire \reg_762_reg_n_0_[1] ;
  wire \reg_762_reg_n_0_[2] ;
  wire \reg_762_reg_n_0_[3] ;
  wire \reg_762_reg_n_0_[4] ;
  wire \reg_762_reg_n_0_[5] ;
  wire \reg_762_reg_n_0_[6] ;
  wire \reg_762_reg_n_0_[7] ;
  wire \reg_762_reg_n_0_[8] ;
  wire \reg_762_reg_n_0_[9] ;
  wire [26:0]sext_ln66_124_fu_1449_p1;
  wire [28:0]sext_ln66_125_fu_1459_p1;
  wire [0:0]tmp105_cast_fu_1591_p1;
  wire [17:0]tmp19_fu_1710_p2;
  wire [16:0]tmp610_fu_1567_p2;
  wire [0:0]tmp71_cast_fu_1136_p1;
  wire [0:0]tmp81_cast_fu_1190_p1;
  wire [15:0]x_n;
  wire [15:0]x_n_read_reg_2524;
  wire \y_reg_2713[0]_i_10_n_0 ;
  wire \y_reg_2713[0]_i_11_n_0 ;
  wire \y_reg_2713[0]_i_12_n_0 ;
  wire \y_reg_2713[0]_i_13_n_0 ;
  wire \y_reg_2713[0]_i_14_n_0 ;
  wire \y_reg_2713[0]_i_15_n_0 ;
  wire \y_reg_2713[0]_i_16_n_0 ;
  wire \y_reg_2713[0]_i_17_n_0 ;
  wire \y_reg_2713[0]_i_18_n_0 ;
  wire \y_reg_2713[0]_i_3_n_0 ;
  wire \y_reg_2713[0]_i_4_n_0 ;
  wire \y_reg_2713[0]_i_5_n_0 ;
  wire \y_reg_2713[0]_i_6_n_0 ;
  wire \y_reg_2713[0]_i_7_n_0 ;
  wire \y_reg_2713[0]_i_8_n_0 ;
  wire \y_reg_2713[0]_i_9_n_0 ;
  wire \y_reg_2713[15]_i_2_n_0 ;
  wire \y_reg_2713[8]_i_2_n_0 ;
  wire \y_reg_2713[8]_i_3_n_0 ;
  wire \y_reg_2713[8]_i_4_n_0 ;
  wire \y_reg_2713[8]_i_5_n_0 ;
  wire \y_reg_2713[8]_i_6_n_0 ;
  wire \y_reg_2713[8]_i_7_n_0 ;
  wire \y_reg_2713[8]_i_8_n_0 ;
  wire \y_reg_2713[8]_i_9_n_0 ;
  wire \y_reg_2713_reg[0]_i_1_n_0 ;
  wire \y_reg_2713_reg[0]_i_1_n_1 ;
  wire \y_reg_2713_reg[0]_i_1_n_2 ;
  wire \y_reg_2713_reg[0]_i_1_n_3 ;
  wire \y_reg_2713_reg[0]_i_1_n_4 ;
  wire \y_reg_2713_reg[0]_i_1_n_5 ;
  wire \y_reg_2713_reg[0]_i_1_n_6 ;
  wire \y_reg_2713_reg[0]_i_1_n_7 ;
  wire \y_reg_2713_reg[0]_i_2_n_0 ;
  wire \y_reg_2713_reg[0]_i_2_n_1 ;
  wire \y_reg_2713_reg[0]_i_2_n_2 ;
  wire \y_reg_2713_reg[0]_i_2_n_3 ;
  wire \y_reg_2713_reg[0]_i_2_n_4 ;
  wire \y_reg_2713_reg[0]_i_2_n_5 ;
  wire \y_reg_2713_reg[0]_i_2_n_6 ;
  wire \y_reg_2713_reg[0]_i_2_n_7 ;
  wire \y_reg_2713_reg[15]_i_1_n_2 ;
  wire \y_reg_2713_reg[15]_i_1_n_3 ;
  wire \y_reg_2713_reg[15]_i_1_n_4 ;
  wire \y_reg_2713_reg[15]_i_1_n_5 ;
  wire \y_reg_2713_reg[15]_i_1_n_6 ;
  wire \y_reg_2713_reg[15]_i_1_n_7 ;
  wire \y_reg_2713_reg[8]_i_1_n_0 ;
  wire \y_reg_2713_reg[8]_i_1_n_1 ;
  wire \y_reg_2713_reg[8]_i_1_n_2 ;
  wire \y_reg_2713_reg[8]_i_1_n_3 ;
  wire \y_reg_2713_reg[8]_i_1_n_4 ;
  wire \y_reg_2713_reg[8]_i_1_n_5 ;
  wire \y_reg_2713_reg[8]_i_1_n_6 ;
  wire \y_reg_2713_reg[8]_i_1_n_7 ;
  wire [7:4]\NLW_add_ln66_15_reg_2530_reg[28]_i_1_CO_UNCONNECTED ;
  wire [7:5]\NLW_add_ln66_15_reg_2530_reg[28]_i_1_O_UNCONNECTED ;
  wire [7:6]\NLW_add_ln66_23_reg_2647_reg[30]_i_1_CO_UNCONNECTED ;
  wire [7:7]\NLW_add_ln66_23_reg_2647_reg[30]_i_1_O_UNCONNECTED ;
  wire [7:4]\NLW_add_ln66_23_reg_2647_reg[30]_i_15_CO_UNCONNECTED ;
  wire [7:5]\NLW_add_ln66_23_reg_2647_reg[30]_i_15_O_UNCONNECTED ;
  wire [7:2]\NLW_add_ln66_23_reg_2647_reg[30]_i_17_CO_UNCONNECTED ;
  wire [7:3]\NLW_add_ln66_23_reg_2647_reg[30]_i_17_O_UNCONNECTED ;
  wire [7:2]\NLW_add_ln66_34_reg_2652_reg[27]_i_9_CO_UNCONNECTED ;
  wire [7:3]\NLW_add_ln66_34_reg_2652_reg[27]_i_9_O_UNCONNECTED ;
  wire [7:1]\NLW_add_ln66_45_reg_2693_reg[25]_i_1_CO_UNCONNECTED ;
  wire [7:2]\NLW_add_ln66_45_reg_2693_reg[25]_i_1_O_UNCONNECTED ;
  wire [7:6]\NLW_add_ln66_4_reg_2607_reg[30]_i_1_CO_UNCONNECTED ;
  wire [7:7]\NLW_add_ln66_4_reg_2607_reg[30]_i_1_O_UNCONNECTED ;
  wire [7:5]\NLW_add_ln66_9_reg_2499_reg[29]_i_1_CO_UNCONNECTED ;
  wire [7:6]\NLW_add_ln66_9_reg_2499_reg[29]_i_1_O_UNCONNECTED ;
  wire [6:0]\NLW_y_reg_2713_reg[0]_i_1_O_UNCONNECTED ;
  wire [7:0]\NLW_y_reg_2713_reg[0]_i_2_O_UNCONNECTED ;
  wire [7:6]\NLW_y_reg_2713_reg[15]_i_1_CO_UNCONNECTED ;
  wire [7:7]\NLW_y_reg_2713_reg[15]_i_1_O_UNCONNECTED ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_FIR_filter_H_filter_FIR_kernel_RAM_AUTO_1R1W H_filter_FIR_kernel_U
       (.A(H_filter_FIR_kernel_q0),
        .C({H_filter_FIR_kernel_U_n_32,H_filter_FIR_kernel_U_n_33,H_filter_FIR_kernel_U_n_34,H_filter_FIR_kernel_U_n_35,H_filter_FIR_kernel_U_n_36,H_filter_FIR_kernel_U_n_37,H_filter_FIR_kernel_U_n_38,H_filter_FIR_kernel_U_n_39,H_filter_FIR_kernel_U_n_40,H_filter_FIR_kernel_U_n_41,H_filter_FIR_kernel_U_n_42,H_filter_FIR_kernel_U_n_43,H_filter_FIR_kernel_U_n_44,H_filter_FIR_kernel_U_n_45,H_filter_FIR_kernel_U_n_46,H_filter_FIR_kernel_U_n_47,H_filter_FIR_kernel_U_n_48,H_filter_FIR_kernel_U_n_49,H_filter_FIR_kernel_U_n_50,H_filter_FIR_kernel_U_n_51,tmp71_cast_fu_1136_p1}),
        .CEA1(ap_CS_fsm_state37),
        .CEA2(reg_5930),
        .CO(ama_addmuladd_16s_16s_7ns_25s_25_4_1_U41_n_43),
        .D(p_1_in),
        .DI({\add_ln66_34_reg_2652[7]_i_5_n_0 ,\add_ln66_34_reg_2652[7]_i_6_n_0 }),
        .DOUTADOUT(H_filter_FIR_kernel_q1),
        .E(CEA2),
        .O({\add_ln66_34_reg_2652_reg[15]_i_26_n_8 ,\add_ln66_34_reg_2652_reg[15]_i_26_n_9 ,\add_ln66_34_reg_2652_reg[15]_i_26_n_10 ,\add_ln66_34_reg_2652_reg[15]_i_26_n_11 ,\add_ln66_34_reg_2652_reg[15]_i_26_n_12 }),
        .Q(add_ln66_25_reg_2617[24:0]),
        .S({H_filter_FIR_kernel_U_n_53,H_filter_FIR_kernel_U_n_54,H_filter_FIR_kernel_U_n_55,H_filter_FIR_kernel_U_n_56,H_filter_FIR_kernel_U_n_57,H_filter_FIR_kernel_U_n_58,H_filter_FIR_kernel_U_n_59,H_filter_FIR_kernel_U_n_60}),
        .ad_carry__0(reg_672),
        .\add_ln66_25_reg_2617_reg[24] (add_ln66_34_fu_1507_p2),
        .\add_ln66_34_reg_2652_reg[23] ({\add_ln66_34_reg_2652_reg[27]_i_10_n_8 ,\add_ln66_34_reg_2652_reg[27]_i_10_n_9 ,\add_ln66_34_reg_2652_reg[27]_i_10_n_10 ,\add_ln66_34_reg_2652_reg[27]_i_10_n_11 ,\add_ln66_34_reg_2652_reg[27]_i_10_n_12 ,\add_ln66_34_reg_2652_reg[27]_i_10_n_13 ,\add_ln66_34_reg_2652_reg[27]_i_10_n_14 ,\add_ln66_34_reg_2652_reg[27]_i_10_n_15 }),
        .\add_ln66_34_reg_2652_reg[23]_0 ({\add_ln66_34_reg_2652_reg[23]_i_25_n_8 ,\add_ln66_34_reg_2652_reg[23]_i_25_n_9 ,\add_ln66_34_reg_2652_reg[23]_i_25_n_10 ,\add_ln66_34_reg_2652_reg[23]_i_25_n_11 ,\add_ln66_34_reg_2652_reg[23]_i_25_n_12 ,\add_ln66_34_reg_2652_reg[23]_i_25_n_13 ,\add_ln66_34_reg_2652_reg[23]_i_25_n_14 ,\add_ln66_34_reg_2652_reg[23]_i_25_n_15 }),
        .\add_ln66_34_reg_2652_reg[23]_i_19_0 ({\reg_737_reg_n_0_[15] ,\reg_737_reg_n_0_[14] ,\reg_737_reg_n_0_[13] ,\reg_737_reg_n_0_[12] ,\reg_737_reg_n_0_[11] ,\reg_737_reg_n_0_[10] ,\reg_737_reg_n_0_[9] ,\reg_737_reg_n_0_[8] ,\reg_737_reg_n_0_[7] ,\reg_737_reg_n_0_[6] ,\reg_737_reg_n_0_[5] ,\reg_737_reg_n_0_[4] ,\reg_737_reg_n_0_[3] ,\reg_737_reg_n_0_[2] ,\reg_737_reg_n_0_[1] ,\reg_737_reg_n_0_[0] }),
        .\add_ln66_34_reg_2652_reg[27] ({\add_ln66_34_reg_2652[27]_i_2_n_0 ,\add_ln66_34_reg_2652[27]_i_3_n_0 }),
        .\add_ln66_34_reg_2652_reg[27]_0 ({\add_ln66_34_reg_2652[27]_i_5_n_0 ,\add_ln66_34_reg_2652[27]_i_6_n_0 ,\add_ln66_34_reg_2652[27]_i_7_n_0 }),
        .\add_ln66_34_reg_2652_reg[27]_1 (\add_ln66_34_reg_2652_reg[27]_i_9_n_15 ),
        .\add_ln66_34_reg_2652_reg[7] ({\add_ln66_34_reg_2652[7]_i_12_n_0 ,\add_ln66_34_reg_2652[7]_i_13_n_0 ,\add_ln66_34_reg_2652[7]_i_14_n_0 }),
        .\ap_CS_fsm_reg[0] (ap_NS_fsm185_out),
        .\ap_CS_fsm_reg[23] ({H_filter_FIR_kernel_U_n_94,H_filter_FIR_kernel_U_n_95,H_filter_FIR_kernel_U_n_96,H_filter_FIR_kernel_U_n_97,H_filter_FIR_kernel_U_n_98,H_filter_FIR_kernel_U_n_99,H_filter_FIR_kernel_U_n_100,H_filter_FIR_kernel_U_n_101,H_filter_FIR_kernel_U_n_102,H_filter_FIR_kernel_U_n_103,H_filter_FIR_kernel_U_n_104,H_filter_FIR_kernel_U_n_105,H_filter_FIR_kernel_U_n_106,H_filter_FIR_kernel_U_n_107,H_filter_FIR_kernel_U_n_108,H_filter_FIR_kernel_U_n_109}),
        .\ap_CS_fsm_reg[38] ({H_filter_FIR_kernel_U_n_126,H_filter_FIR_kernel_U_n_127,H_filter_FIR_kernel_U_n_128,H_filter_FIR_kernel_U_n_129,H_filter_FIR_kernel_U_n_130,H_filter_FIR_kernel_U_n_131,H_filter_FIR_kernel_U_n_132,H_filter_FIR_kernel_U_n_133,H_filter_FIR_kernel_U_n_134,H_filter_FIR_kernel_U_n_135,H_filter_FIR_kernel_U_n_136,H_filter_FIR_kernel_U_n_137,H_filter_FIR_kernel_U_n_138,H_filter_FIR_kernel_U_n_139,H_filter_FIR_kernel_U_n_140,H_filter_FIR_kernel_U_n_141}),
        .\ap_CS_fsm_reg[38]_0 ({H_filter_FIR_kernel_U_n_142,H_filter_FIR_kernel_U_n_143,H_filter_FIR_kernel_U_n_144,H_filter_FIR_kernel_U_n_145,H_filter_FIR_kernel_U_n_146,H_filter_FIR_kernel_U_n_147,H_filter_FIR_kernel_U_n_148,H_filter_FIR_kernel_U_n_149,H_filter_FIR_kernel_U_n_150,H_filter_FIR_kernel_U_n_151,H_filter_FIR_kernel_U_n_152,H_filter_FIR_kernel_U_n_153,H_filter_FIR_kernel_U_n_154,H_filter_FIR_kernel_U_n_155,H_filter_FIR_kernel_U_n_156,H_filter_FIR_kernel_U_n_157}),
        .\ap_CS_fsm_reg[44] ({H_filter_FIR_kernel_U_n_110,H_filter_FIR_kernel_U_n_111,H_filter_FIR_kernel_U_n_112,H_filter_FIR_kernel_U_n_113,H_filter_FIR_kernel_U_n_114,H_filter_FIR_kernel_U_n_115,H_filter_FIR_kernel_U_n_116,H_filter_FIR_kernel_U_n_117,H_filter_FIR_kernel_U_n_118,H_filter_FIR_kernel_U_n_119,H_filter_FIR_kernel_U_n_120,H_filter_FIR_kernel_U_n_121,H_filter_FIR_kernel_U_n_122,H_filter_FIR_kernel_U_n_123,H_filter_FIR_kernel_U_n_124,H_filter_FIR_kernel_U_n_125}),
        .\ap_CS_fsm_reg[53] ({H_filter_FIR_kernel_U_n_158,H_filter_FIR_kernel_U_n_159,H_filter_FIR_kernel_U_n_160,H_filter_FIR_kernel_U_n_161,H_filter_FIR_kernel_U_n_162,H_filter_FIR_kernel_U_n_163,H_filter_FIR_kernel_U_n_164,H_filter_FIR_kernel_U_n_165,H_filter_FIR_kernel_U_n_166,H_filter_FIR_kernel_U_n_167,H_filter_FIR_kernel_U_n_168,H_filter_FIR_kernel_U_n_169,H_filter_FIR_kernel_U_n_170,H_filter_FIR_kernel_U_n_171,H_filter_FIR_kernel_U_n_172,H_filter_FIR_kernel_U_n_173}),
        .\ap_CS_fsm_reg[57] ({H_filter_FIR_kernel_U_n_62,H_filter_FIR_kernel_U_n_63,H_filter_FIR_kernel_U_n_64,H_filter_FIR_kernel_U_n_65,H_filter_FIR_kernel_U_n_66,H_filter_FIR_kernel_U_n_67,H_filter_FIR_kernel_U_n_68,H_filter_FIR_kernel_U_n_69,H_filter_FIR_kernel_U_n_70,H_filter_FIR_kernel_U_n_71,H_filter_FIR_kernel_U_n_72,H_filter_FIR_kernel_U_n_73,H_filter_FIR_kernel_U_n_74,H_filter_FIR_kernel_U_n_75,H_filter_FIR_kernel_U_n_76,H_filter_FIR_kernel_U_n_77}),
        .ap_CS_fsm_state10(ap_CS_fsm_state10),
        .ap_CS_fsm_state11(ap_CS_fsm_state11),
        .ap_CS_fsm_state12(ap_CS_fsm_state12),
        .ap_CS_fsm_state13(ap_CS_fsm_state13),
        .ap_CS_fsm_state14(ap_CS_fsm_state14),
        .ap_CS_fsm_state15(ap_CS_fsm_state15),
        .ap_CS_fsm_state16(ap_CS_fsm_state16),
        .ap_CS_fsm_state17(ap_CS_fsm_state17),
        .ap_CS_fsm_state18(ap_CS_fsm_state18),
        .ap_CS_fsm_state19(ap_CS_fsm_state19),
        .ap_CS_fsm_state20(ap_CS_fsm_state20),
        .ap_CS_fsm_state21(ap_CS_fsm_state21),
        .ap_CS_fsm_state22(ap_CS_fsm_state22),
        .ap_CS_fsm_state23(ap_CS_fsm_state23),
        .ap_CS_fsm_state24(ap_CS_fsm_state24),
        .ap_CS_fsm_state25(ap_CS_fsm_state25),
        .ap_CS_fsm_state26(ap_CS_fsm_state26),
        .ap_CS_fsm_state27(ap_CS_fsm_state27),
        .ap_CS_fsm_state28(ap_CS_fsm_state28),
        .ap_CS_fsm_state29(ap_CS_fsm_state29),
        .ap_CS_fsm_state3(ap_CS_fsm_state3),
        .ap_CS_fsm_state30(ap_CS_fsm_state30),
        .ap_CS_fsm_state31(ap_CS_fsm_state31),
        .ap_CS_fsm_state32(ap_CS_fsm_state32),
        .ap_CS_fsm_state33(ap_CS_fsm_state33),
        .ap_CS_fsm_state34(ap_CS_fsm_state34),
        .ap_CS_fsm_state35(ap_CS_fsm_state35),
        .ap_CS_fsm_state36(ap_CS_fsm_state36),
        .ap_CS_fsm_state38(ap_CS_fsm_state38),
        .ap_CS_fsm_state39(ap_CS_fsm_state39),
        .ap_CS_fsm_state4(ap_CS_fsm_state4),
        .ap_CS_fsm_state40(ap_CS_fsm_state40),
        .ap_CS_fsm_state41(ap_CS_fsm_state41),
        .ap_CS_fsm_state42(ap_CS_fsm_state42),
        .ap_CS_fsm_state43(ap_CS_fsm_state43),
        .ap_CS_fsm_state44(ap_CS_fsm_state44),
        .ap_CS_fsm_state45(ap_CS_fsm_state45),
        .ap_CS_fsm_state46(ap_CS_fsm_state46),
        .ap_CS_fsm_state47(ap_CS_fsm_state47),
        .ap_CS_fsm_state48(ap_CS_fsm_state48),
        .ap_CS_fsm_state49(ap_CS_fsm_state49),
        .ap_CS_fsm_state5(ap_CS_fsm_state5),
        .ap_CS_fsm_state50(ap_CS_fsm_state50),
        .ap_CS_fsm_state51(ap_CS_fsm_state51),
        .ap_CS_fsm_state52(ap_CS_fsm_state52),
        .ap_CS_fsm_state53(ap_CS_fsm_state53),
        .ap_CS_fsm_state54(ap_CS_fsm_state54),
        .ap_CS_fsm_state55(ap_CS_fsm_state55),
        .ap_CS_fsm_state56(ap_CS_fsm_state56),
        .ap_CS_fsm_state57(ap_CS_fsm_state57),
        .ap_CS_fsm_state58(ap_CS_fsm_state58),
        .ap_CS_fsm_state59(ap_CS_fsm_state59),
        .ap_CS_fsm_state6(ap_CS_fsm_state6),
        .ap_CS_fsm_state60(ap_CS_fsm_state60),
        .ap_CS_fsm_state61(ap_CS_fsm_state61),
        .ap_CS_fsm_state63(ap_CS_fsm_state63),
        .ap_CS_fsm_state64(ap_CS_fsm_state64),
        .ap_CS_fsm_state65(ap_CS_fsm_state65),
        .ap_CS_fsm_state66(ap_CS_fsm_state66),
        .ap_CS_fsm_state67(ap_CS_fsm_state67),
        .ap_CS_fsm_state68(ap_CS_fsm_state68),
        .ap_CS_fsm_state69(ap_CS_fsm_state69),
        .ap_CS_fsm_state7(ap_CS_fsm_state7),
        .ap_CS_fsm_state70(ap_CS_fsm_state70),
        .ap_CS_fsm_state71(ap_CS_fsm_state71),
        .ap_CS_fsm_state72(ap_CS_fsm_state72),
        .ap_CS_fsm_state73(ap_CS_fsm_state73),
        .ap_CS_fsm_state74(ap_CS_fsm_state74),
        .ap_CS_fsm_state75(ap_CS_fsm_state75),
        .ap_CS_fsm_state76(ap_CS_fsm_state76),
        .ap_CS_fsm_state77(ap_CS_fsm_state77),
        .ap_CS_fsm_state78(ap_CS_fsm_state78),
        .ap_CS_fsm_state79(ap_CS_fsm_state79),
        .ap_CS_fsm_state8(ap_CS_fsm_state8),
        .ap_CS_fsm_state80(ap_CS_fsm_state80),
        .ap_CS_fsm_state81(ap_CS_fsm_state81),
        .ap_CS_fsm_state82(ap_CS_fsm_state82),
        .ap_CS_fsm_state83(ap_CS_fsm_state83),
        .ap_CS_fsm_state84(ap_CS_fsm_state84),
        .ap_CS_fsm_state85(ap_CS_fsm_state85),
        .ap_CS_fsm_state86(ap_CS_fsm_state86),
        .ap_CS_fsm_state87(ap_CS_fsm_state87),
        .ap_CS_fsm_state88(ap_CS_fsm_state88),
        .ap_CS_fsm_state9(ap_CS_fsm_state9),
        .ap_clk(ap_clk),
        .grp_FIR_filter_fu_188_ap_ce(grp_FIR_filter_fu_188_ap_ce),
        .grp_FIR_filter_fu_188_ap_start_reg(grp_FIR_filter_fu_188_ap_start_reg),
        .p_reg_reg_i_36__1_0({H_filter_FIR_kernel_U_n_192,H_filter_FIR_kernel_U_n_193,H_filter_FIR_kernel_U_n_194,H_filter_FIR_kernel_U_n_195,H_filter_FIR_kernel_U_n_196,H_filter_FIR_kernel_U_n_197,H_filter_FIR_kernel_U_n_198,H_filter_FIR_kernel_U_n_199,H_filter_FIR_kernel_U_n_200,H_filter_FIR_kernel_U_n_201,H_filter_FIR_kernel_U_n_202,H_filter_FIR_kernel_U_n_203,H_filter_FIR_kernel_U_n_204,H_filter_FIR_kernel_U_n_205,H_filter_FIR_kernel_U_n_206,H_filter_FIR_kernel_U_n_207,H_filter_FIR_kernel_U_n_208,H_filter_FIR_kernel_U_n_209,H_filter_FIR_kernel_U_n_210,H_filter_FIR_kernel_U_n_211,H_filter_FIR_kernel_U_n_212,H_filter_FIR_kernel_U_n_213,H_filter_FIR_kernel_U_n_214,H_filter_FIR_kernel_U_n_215}),
        .p_reg_reg_i_3_0({\reg_625_reg_n_0_[15] ,\reg_625_reg_n_0_[14] ,\reg_625_reg_n_0_[13] ,\reg_625_reg_n_0_[12] ,\reg_625_reg_n_0_[11] ,\reg_625_reg_n_0_[10] ,\reg_625_reg_n_0_[9] ,\reg_625_reg_n_0_[8] ,\reg_625_reg_n_0_[7] ,\reg_625_reg_n_0_[6] ,\reg_625_reg_n_0_[5] ,\reg_625_reg_n_0_[4] ,\reg_625_reg_n_0_[3] ,\reg_625_reg_n_0_[2] ,\reg_625_reg_n_0_[1] ,\reg_625_reg_n_0_[0] }),
        .p_reg_reg_i_41_0({\reg_689_reg_n_0_[15] ,\reg_689_reg_n_0_[14] ,\reg_689_reg_n_0_[13] ,\reg_689_reg_n_0_[12] ,\reg_689_reg_n_0_[11] ,\reg_689_reg_n_0_[10] ,\reg_689_reg_n_0_[9] ,\reg_689_reg_n_0_[8] ,\reg_689_reg_n_0_[7] ,\reg_689_reg_n_0_[6] ,\reg_689_reg_n_0_[5] ,\reg_689_reg_n_0_[4] ,\reg_689_reg_n_0_[3] ,\reg_689_reg_n_0_[2] ,\reg_689_reg_n_0_[1] ,\reg_689_reg_n_0_[0] }),
        .p_reg_reg_i_5__1_0(reg_639),
        .ram_reg_bram_0_0(tmp81_cast_fu_1190_p1),
        .ram_reg_bram_0_1(tmp105_cast_fu_1591_p1),
        .ram_reg_bram_0_10({H_filter_FIR_kernel_U_n_390,H_filter_FIR_kernel_U_n_391,H_filter_FIR_kernel_U_n_392,H_filter_FIR_kernel_U_n_393,H_filter_FIR_kernel_U_n_394,H_filter_FIR_kernel_U_n_395,H_filter_FIR_kernel_U_n_396,H_filter_FIR_kernel_U_n_397,H_filter_FIR_kernel_U_n_398,H_filter_FIR_kernel_U_n_399,H_filter_FIR_kernel_U_n_400,H_filter_FIR_kernel_U_n_401,H_filter_FIR_kernel_U_n_402,H_filter_FIR_kernel_U_n_403,H_filter_FIR_kernel_U_n_404,H_filter_FIR_kernel_U_n_405}),
        .ram_reg_bram_0_11({H_filter_FIR_kernel_U_n_406,H_filter_FIR_kernel_U_n_407,H_filter_FIR_kernel_U_n_408,H_filter_FIR_kernel_U_n_409,H_filter_FIR_kernel_U_n_410,H_filter_FIR_kernel_U_n_411,H_filter_FIR_kernel_U_n_412,H_filter_FIR_kernel_U_n_413,H_filter_FIR_kernel_U_n_414,H_filter_FIR_kernel_U_n_415,H_filter_FIR_kernel_U_n_416,H_filter_FIR_kernel_U_n_417,H_filter_FIR_kernel_U_n_418,H_filter_FIR_kernel_U_n_419,H_filter_FIR_kernel_U_n_420,H_filter_FIR_kernel_U_n_421}),
        .ram_reg_bram_0_12({H_filter_FIR_kernel_U_n_422,H_filter_FIR_kernel_U_n_423,H_filter_FIR_kernel_U_n_424,H_filter_FIR_kernel_U_n_425,H_filter_FIR_kernel_U_n_426,H_filter_FIR_kernel_U_n_427,H_filter_FIR_kernel_U_n_428,H_filter_FIR_kernel_U_n_429,H_filter_FIR_kernel_U_n_430,H_filter_FIR_kernel_U_n_431,H_filter_FIR_kernel_U_n_432,H_filter_FIR_kernel_U_n_433,H_filter_FIR_kernel_U_n_434,H_filter_FIR_kernel_U_n_435,H_filter_FIR_kernel_U_n_436,H_filter_FIR_kernel_U_n_437}),
        .ram_reg_bram_0_13({H_filter_FIR_kernel_U_n_438,H_filter_FIR_kernel_U_n_439,H_filter_FIR_kernel_U_n_440,H_filter_FIR_kernel_U_n_441,H_filter_FIR_kernel_U_n_442,H_filter_FIR_kernel_U_n_443,H_filter_FIR_kernel_U_n_444,H_filter_FIR_kernel_U_n_445,H_filter_FIR_kernel_U_n_446,H_filter_FIR_kernel_U_n_447,H_filter_FIR_kernel_U_n_448,H_filter_FIR_kernel_U_n_449,H_filter_FIR_kernel_U_n_450,H_filter_FIR_kernel_U_n_451,H_filter_FIR_kernel_U_n_452,H_filter_FIR_kernel_U_n_453}),
        .ram_reg_bram_0_14({H_filter_FIR_kernel_U_n_454,H_filter_FIR_kernel_U_n_455,H_filter_FIR_kernel_U_n_456,H_filter_FIR_kernel_U_n_457,H_filter_FIR_kernel_U_n_458,H_filter_FIR_kernel_U_n_459,H_filter_FIR_kernel_U_n_460,H_filter_FIR_kernel_U_n_461,H_filter_FIR_kernel_U_n_462,H_filter_FIR_kernel_U_n_463,H_filter_FIR_kernel_U_n_464,H_filter_FIR_kernel_U_n_465,H_filter_FIR_kernel_U_n_466,H_filter_FIR_kernel_U_n_467,H_filter_FIR_kernel_U_n_468,H_filter_FIR_kernel_U_n_469}),
        .ram_reg_bram_0_15({H_filter_FIR_kernel_U_n_470,H_filter_FIR_kernel_U_n_471,H_filter_FIR_kernel_U_n_472,H_filter_FIR_kernel_U_n_473,H_filter_FIR_kernel_U_n_474,H_filter_FIR_kernel_U_n_475,H_filter_FIR_kernel_U_n_476,H_filter_FIR_kernel_U_n_477,H_filter_FIR_kernel_U_n_478,H_filter_FIR_kernel_U_n_479,H_filter_FIR_kernel_U_n_480,H_filter_FIR_kernel_U_n_481,H_filter_FIR_kernel_U_n_482,H_filter_FIR_kernel_U_n_483,H_filter_FIR_kernel_U_n_484,H_filter_FIR_kernel_U_n_485}),
        .ram_reg_bram_0_16({H_filter_FIR_kernel_U_n_486,H_filter_FIR_kernel_U_n_487,H_filter_FIR_kernel_U_n_488,H_filter_FIR_kernel_U_n_489,H_filter_FIR_kernel_U_n_490,H_filter_FIR_kernel_U_n_491,H_filter_FIR_kernel_U_n_492,H_filter_FIR_kernel_U_n_493,H_filter_FIR_kernel_U_n_494,H_filter_FIR_kernel_U_n_495,H_filter_FIR_kernel_U_n_496,H_filter_FIR_kernel_U_n_497,H_filter_FIR_kernel_U_n_498,H_filter_FIR_kernel_U_n_499,H_filter_FIR_kernel_U_n_500,H_filter_FIR_kernel_U_n_501}),
        .ram_reg_bram_0_17({H_filter_FIR_kernel_U_n_502,H_filter_FIR_kernel_U_n_503,H_filter_FIR_kernel_U_n_504,H_filter_FIR_kernel_U_n_505,H_filter_FIR_kernel_U_n_506,H_filter_FIR_kernel_U_n_507,H_filter_FIR_kernel_U_n_508,H_filter_FIR_kernel_U_n_509,H_filter_FIR_kernel_U_n_510,H_filter_FIR_kernel_U_n_511,H_filter_FIR_kernel_U_n_512,H_filter_FIR_kernel_U_n_513,H_filter_FIR_kernel_U_n_514,H_filter_FIR_kernel_U_n_515,H_filter_FIR_kernel_U_n_516,H_filter_FIR_kernel_U_n_517}),
        .ram_reg_bram_0_18({H_filter_FIR_kernel_U_n_518,H_filter_FIR_kernel_U_n_519,H_filter_FIR_kernel_U_n_520,H_filter_FIR_kernel_U_n_521,H_filter_FIR_kernel_U_n_522,H_filter_FIR_kernel_U_n_523,H_filter_FIR_kernel_U_n_524,H_filter_FIR_kernel_U_n_525,H_filter_FIR_kernel_U_n_526,H_filter_FIR_kernel_U_n_527,H_filter_FIR_kernel_U_n_528,H_filter_FIR_kernel_U_n_529,H_filter_FIR_kernel_U_n_530,H_filter_FIR_kernel_U_n_531,H_filter_FIR_kernel_U_n_532,H_filter_FIR_kernel_U_n_533}),
        .ram_reg_bram_0_19({H_filter_FIR_kernel_U_n_534,H_filter_FIR_kernel_U_n_535,H_filter_FIR_kernel_U_n_536,H_filter_FIR_kernel_U_n_537,H_filter_FIR_kernel_U_n_538,H_filter_FIR_kernel_U_n_539,H_filter_FIR_kernel_U_n_540,H_filter_FIR_kernel_U_n_541,H_filter_FIR_kernel_U_n_542,H_filter_FIR_kernel_U_n_543,H_filter_FIR_kernel_U_n_544,H_filter_FIR_kernel_U_n_545,H_filter_FIR_kernel_U_n_546,H_filter_FIR_kernel_U_n_547,H_filter_FIR_kernel_U_n_548,H_filter_FIR_kernel_U_n_549}),
        .ram_reg_bram_0_2({H_filter_FIR_kernel_U_n_216,H_filter_FIR_kernel_U_n_217,H_filter_FIR_kernel_U_n_218,H_filter_FIR_kernel_U_n_219,H_filter_FIR_kernel_U_n_220,H_filter_FIR_kernel_U_n_221,H_filter_FIR_kernel_U_n_222,H_filter_FIR_kernel_U_n_223,H_filter_FIR_kernel_U_n_224,H_filter_FIR_kernel_U_n_225,H_filter_FIR_kernel_U_n_226,H_filter_FIR_kernel_U_n_227,H_filter_FIR_kernel_U_n_228,H_filter_FIR_kernel_U_n_229,H_filter_FIR_kernel_U_n_230,H_filter_FIR_kernel_U_n_231,H_filter_FIR_kernel_U_n_232,H_filter_FIR_kernel_U_n_233,H_filter_FIR_kernel_U_n_234,H_filter_FIR_kernel_U_n_235,H_filter_FIR_kernel_U_n_236,H_filter_FIR_kernel_U_n_237,H_filter_FIR_kernel_U_n_238}),
        .ram_reg_bram_0_20({H_filter_FIR_kernel_U_n_550,H_filter_FIR_kernel_U_n_551,H_filter_FIR_kernel_U_n_552,H_filter_FIR_kernel_U_n_553,H_filter_FIR_kernel_U_n_554,H_filter_FIR_kernel_U_n_555,H_filter_FIR_kernel_U_n_556,H_filter_FIR_kernel_U_n_557,H_filter_FIR_kernel_U_n_558,H_filter_FIR_kernel_U_n_559,H_filter_FIR_kernel_U_n_560,H_filter_FIR_kernel_U_n_561,H_filter_FIR_kernel_U_n_562,H_filter_FIR_kernel_U_n_563,H_filter_FIR_kernel_U_n_564,H_filter_FIR_kernel_U_n_565}),
        .ram_reg_bram_0_21({H_filter_FIR_kernel_U_n_566,H_filter_FIR_kernel_U_n_567,H_filter_FIR_kernel_U_n_568,H_filter_FIR_kernel_U_n_569,H_filter_FIR_kernel_U_n_570,H_filter_FIR_kernel_U_n_571,H_filter_FIR_kernel_U_n_572,H_filter_FIR_kernel_U_n_573,H_filter_FIR_kernel_U_n_574,H_filter_FIR_kernel_U_n_575,H_filter_FIR_kernel_U_n_576,H_filter_FIR_kernel_U_n_577,H_filter_FIR_kernel_U_n_578,H_filter_FIR_kernel_U_n_579,H_filter_FIR_kernel_U_n_580,H_filter_FIR_kernel_U_n_581}),
        .ram_reg_bram_0_22({H_filter_FIR_kernel_U_n_582,H_filter_FIR_kernel_U_n_583,H_filter_FIR_kernel_U_n_584,H_filter_FIR_kernel_U_n_585,H_filter_FIR_kernel_U_n_586,H_filter_FIR_kernel_U_n_587,H_filter_FIR_kernel_U_n_588,H_filter_FIR_kernel_U_n_589,H_filter_FIR_kernel_U_n_590,H_filter_FIR_kernel_U_n_591,H_filter_FIR_kernel_U_n_592,H_filter_FIR_kernel_U_n_593,H_filter_FIR_kernel_U_n_594,H_filter_FIR_kernel_U_n_595,H_filter_FIR_kernel_U_n_596,H_filter_FIR_kernel_U_n_597}),
        .ram_reg_bram_0_23({H_filter_FIR_kernel_U_n_598,H_filter_FIR_kernel_U_n_599,H_filter_FIR_kernel_U_n_600,H_filter_FIR_kernel_U_n_601,H_filter_FIR_kernel_U_n_602,H_filter_FIR_kernel_U_n_603,H_filter_FIR_kernel_U_n_604,H_filter_FIR_kernel_U_n_605,H_filter_FIR_kernel_U_n_606,H_filter_FIR_kernel_U_n_607,H_filter_FIR_kernel_U_n_608,H_filter_FIR_kernel_U_n_609,H_filter_FIR_kernel_U_n_610,H_filter_FIR_kernel_U_n_611,H_filter_FIR_kernel_U_n_612,H_filter_FIR_kernel_U_n_613}),
        .ram_reg_bram_0_24({H_filter_FIR_kernel_U_n_614,H_filter_FIR_kernel_U_n_615,H_filter_FIR_kernel_U_n_616,H_filter_FIR_kernel_U_n_617,H_filter_FIR_kernel_U_n_618,H_filter_FIR_kernel_U_n_619,H_filter_FIR_kernel_U_n_620,H_filter_FIR_kernel_U_n_621}),
        .ram_reg_bram_0_25({\reg_528_reg_n_0_[15] ,\reg_528_reg_n_0_[14] ,\reg_528_reg_n_0_[13] ,\reg_528_reg_n_0_[12] ,\reg_528_reg_n_0_[11] ,\reg_528_reg_n_0_[10] ,\reg_528_reg_n_0_[9] ,\reg_528_reg_n_0_[8] ,\reg_528_reg_n_0_[7] ,\reg_528_reg_n_0_[6] ,\reg_528_reg_n_0_[5] ,\reg_528_reg_n_0_[4] ,\reg_528_reg_n_0_[3] ,\reg_528_reg_n_0_[2] ,\reg_528_reg_n_0_[1] ,\reg_528_reg_n_0_[0] }),
        .ram_reg_bram_0_26(H_filter_FIR_kernel_load_4_reg_2392),
        .ram_reg_bram_0_27({\reg_719_reg_n_0_[15] ,\reg_719_reg_n_0_[14] ,\reg_719_reg_n_0_[13] ,\reg_719_reg_n_0_[12] ,\reg_719_reg_n_0_[11] ,\reg_719_reg_n_0_[10] ,\reg_719_reg_n_0_[9] ,\reg_719_reg_n_0_[8] ,\reg_719_reg_n_0_[7] ,\reg_719_reg_n_0_[6] ,\reg_719_reg_n_0_[5] ,\reg_719_reg_n_0_[4] ,\reg_719_reg_n_0_[3] ,\reg_719_reg_n_0_[2] ,\reg_719_reg_n_0_[1] ,\reg_719_reg_n_0_[0] }),
        .ram_reg_bram_0_28(reg_712),
        .ram_reg_bram_0_29(H_filter_FIR_kernel_load_112_reg_2581),
        .ram_reg_bram_0_3({H_filter_FIR_kernel_U_n_267,H_filter_FIR_kernel_U_n_268,H_filter_FIR_kernel_U_n_269,H_filter_FIR_kernel_U_n_270,H_filter_FIR_kernel_U_n_271,H_filter_FIR_kernel_U_n_272,H_filter_FIR_kernel_U_n_273,H_filter_FIR_kernel_U_n_274,H_filter_FIR_kernel_U_n_275,H_filter_FIR_kernel_U_n_276,H_filter_FIR_kernel_U_n_277,H_filter_FIR_kernel_U_n_278,H_filter_FIR_kernel_U_n_279,H_filter_FIR_kernel_U_n_280,H_filter_FIR_kernel_U_n_281,H_filter_FIR_kernel_U_n_282,H_filter_FIR_kernel_U_n_283,H_filter_FIR_kernel_U_n_284,H_filter_FIR_kernel_U_n_285,H_filter_FIR_kernel_U_n_286,H_filter_FIR_kernel_U_n_287,H_filter_FIR_kernel_U_n_288}),
        .ram_reg_bram_0_4({H_filter_FIR_kernel_U_n_309,H_filter_FIR_kernel_U_n_310,H_filter_FIR_kernel_U_n_311,H_filter_FIR_kernel_U_n_312,H_filter_FIR_kernel_U_n_313,H_filter_FIR_kernel_U_n_314,H_filter_FIR_kernel_U_n_315,H_filter_FIR_kernel_U_n_316,H_filter_FIR_kernel_U_n_317,H_filter_FIR_kernel_U_n_318,H_filter_FIR_kernel_U_n_319,H_filter_FIR_kernel_U_n_320,H_filter_FIR_kernel_U_n_321,H_filter_FIR_kernel_U_n_322,H_filter_FIR_kernel_U_n_323,H_filter_FIR_kernel_U_n_324}),
        .ram_reg_bram_0_5(H_filter_FIR_kernel_U_n_325),
        .ram_reg_bram_0_6({H_filter_FIR_kernel_U_n_326,H_filter_FIR_kernel_U_n_327,H_filter_FIR_kernel_U_n_328,H_filter_FIR_kernel_U_n_329,H_filter_FIR_kernel_U_n_330,H_filter_FIR_kernel_U_n_331,H_filter_FIR_kernel_U_n_332,H_filter_FIR_kernel_U_n_333,H_filter_FIR_kernel_U_n_334,H_filter_FIR_kernel_U_n_335,H_filter_FIR_kernel_U_n_336,H_filter_FIR_kernel_U_n_337,H_filter_FIR_kernel_U_n_338,H_filter_FIR_kernel_U_n_339,H_filter_FIR_kernel_U_n_340,H_filter_FIR_kernel_U_n_341}),
        .ram_reg_bram_0_7({H_filter_FIR_kernel_U_n_342,H_filter_FIR_kernel_U_n_343,H_filter_FIR_kernel_U_n_344,H_filter_FIR_kernel_U_n_345,H_filter_FIR_kernel_U_n_346,H_filter_FIR_kernel_U_n_347,H_filter_FIR_kernel_U_n_348,H_filter_FIR_kernel_U_n_349,H_filter_FIR_kernel_U_n_350,H_filter_FIR_kernel_U_n_351,H_filter_FIR_kernel_U_n_352,H_filter_FIR_kernel_U_n_353,H_filter_FIR_kernel_U_n_354,H_filter_FIR_kernel_U_n_355,H_filter_FIR_kernel_U_n_356,H_filter_FIR_kernel_U_n_357}),
        .ram_reg_bram_0_8({H_filter_FIR_kernel_U_n_358,H_filter_FIR_kernel_U_n_359,H_filter_FIR_kernel_U_n_360,H_filter_FIR_kernel_U_n_361,H_filter_FIR_kernel_U_n_362,H_filter_FIR_kernel_U_n_363,H_filter_FIR_kernel_U_n_364,H_filter_FIR_kernel_U_n_365,H_filter_FIR_kernel_U_n_366,H_filter_FIR_kernel_U_n_367,H_filter_FIR_kernel_U_n_368,H_filter_FIR_kernel_U_n_369,H_filter_FIR_kernel_U_n_370,H_filter_FIR_kernel_U_n_371,H_filter_FIR_kernel_U_n_372,H_filter_FIR_kernel_U_n_373}),
        .ram_reg_bram_0_9({H_filter_FIR_kernel_U_n_374,H_filter_FIR_kernel_U_n_375,H_filter_FIR_kernel_U_n_376,H_filter_FIR_kernel_U_n_377,H_filter_FIR_kernel_U_n_378,H_filter_FIR_kernel_U_n_379,H_filter_FIR_kernel_U_n_380,H_filter_FIR_kernel_U_n_381,H_filter_FIR_kernel_U_n_382,H_filter_FIR_kernel_U_n_383,H_filter_FIR_kernel_U_n_384,H_filter_FIR_kernel_U_n_385,H_filter_FIR_kernel_U_n_386,H_filter_FIR_kernel_U_n_387,H_filter_FIR_kernel_U_n_388,H_filter_FIR_kernel_U_n_389}),
        .ram_reg_bram_0_i_127_0(ap_port_reg_x_n),
        .ram_reg_bram_0_i_127_1(H_filter_FIR_kernel_load_reg_2535),
        .ram_reg_bram_0_i_127_2(reg_707),
        .ram_reg_bram_0_i_127_3(reg_658),
        .ram_reg_bram_0_i_127_4({\reg_573_reg_n_0_[15] ,\reg_573_reg_n_0_[14] ,\reg_573_reg_n_0_[13] ,\reg_573_reg_n_0_[12] ,\reg_573_reg_n_0_[11] ,\reg_573_reg_n_0_[10] ,\reg_573_reg_n_0_[9] ,\reg_573_reg_n_0_[8] ,\reg_573_reg_n_0_[7] ,\reg_573_reg_n_0_[6] ,\reg_573_reg_n_0_[5] ,\reg_573_reg_n_0_[4] ,\reg_573_reg_n_0_[3] ,\reg_573_reg_n_0_[2] ,\reg_573_reg_n_0_[1] ,\reg_573_reg_n_0_[0] }),
        .ram_reg_bram_0_i_127_5({\reg_560_reg_n_0_[15] ,\reg_560_reg_n_0_[14] ,\reg_560_reg_n_0_[13] ,\reg_560_reg_n_0_[12] ,\reg_560_reg_n_0_[11] ,\reg_560_reg_n_0_[10] ,\reg_560_reg_n_0_[9] ,\reg_560_reg_n_0_[8] ,\reg_560_reg_n_0_[7] ,\reg_560_reg_n_0_[6] ,\reg_560_reg_n_0_[5] ,\reg_560_reg_n_0_[4] ,\reg_560_reg_n_0_[3] ,\reg_560_reg_n_0_[2] ,\reg_560_reg_n_0_[1] ,\reg_560_reg_n_0_[0] }),
        .ram_reg_bram_0_i_129_0({\reg_541_reg_n_0_[15] ,\reg_541_reg_n_0_[14] ,\reg_541_reg_n_0_[13] ,\reg_541_reg_n_0_[12] ,\reg_541_reg_n_0_[11] ,\reg_541_reg_n_0_[10] ,\reg_541_reg_n_0_[9] ,\reg_541_reg_n_0_[8] ,\reg_541_reg_n_0_[7] ,\reg_541_reg_n_0_[6] ,\reg_541_reg_n_0_[5] ,\reg_541_reg_n_0_[4] ,\reg_541_reg_n_0_[3] ,\reg_541_reg_n_0_[2] ,\reg_541_reg_n_0_[1] ,\reg_541_reg_n_0_[0] }),
        .ram_reg_bram_0_i_129_1(H_filter_FIR_kernel_load_11_reg_2266),
        .ram_reg_bram_0_i_129_2(H_filter_FIR_kernel_load_14_reg_2414),
        .ram_reg_bram_0_i_174_0({\reg_535_reg_n_0_[15] ,\reg_535_reg_n_0_[14] ,\reg_535_reg_n_0_[13] ,\reg_535_reg_n_0_[12] ,\reg_535_reg_n_0_[11] ,\reg_535_reg_n_0_[10] ,\reg_535_reg_n_0_[9] ,\reg_535_reg_n_0_[8] ,\reg_535_reg_n_0_[7] ,\reg_535_reg_n_0_[6] ,\reg_535_reg_n_0_[5] ,\reg_535_reg_n_0_[4] ,\reg_535_reg_n_0_[3] ,\reg_535_reg_n_0_[2] ,\reg_535_reg_n_0_[1] ,\reg_535_reg_n_0_[0] }),
        .ram_reg_bram_0_i_174_1(reg_702),
        .ram_reg_bram_0_i_174_2(reg_684),
        .ram_reg_bram_0_i_176_0(reg_646),
        .ram_reg_bram_0_i_176_1(reg_652),
        .ram_reg_bram_0_i_176_2(reg_548),
        .ram_reg_bram_0_i_176_3(H_filter_FIR_kernel_load_10_reg_2398),
        .ram_reg_bram_0_i_176_4(H_filter_FIR_kernel_load_23_reg_2430),
        .ram_reg_bram_0_i_176_5(H_filter_FIR_kernel_load_15_reg_2277),
        .ram_reg_bram_0_i_176_6(H_filter_FIR_kernel_load_35_reg_2310),
        .ram_reg_bram_0_i_176_7(H_filter_FIR_kernel_load_29_reg_2299),
        .ram_reg_bram_0_i_356_0(reg_756),
        .ram_reg_bram_0_i_356_1({\reg_762_reg_n_0_[15] ,\reg_762_reg_n_0_[14] ,\reg_762_reg_n_0_[13] ,\reg_762_reg_n_0_[12] ,\reg_762_reg_n_0_[11] ,\reg_762_reg_n_0_[10] ,\reg_762_reg_n_0_[9] ,\reg_762_reg_n_0_[8] ,\reg_762_reg_n_0_[7] ,\reg_762_reg_n_0_[6] ,\reg_762_reg_n_0_[5] ,\reg_762_reg_n_0_[4] ,\reg_762_reg_n_0_[3] ,\reg_762_reg_n_0_[2] ,\reg_762_reg_n_0_[1] ,\reg_762_reg_n_0_[0] }),
        .ram_reg_bram_0_i_358_0({\reg_678_reg_n_0_[15] ,\reg_678_reg_n_0_[14] ,\reg_678_reg_n_0_[13] ,\reg_678_reg_n_0_[12] ,\reg_678_reg_n_0_[11] ,\reg_678_reg_n_0_[10] ,\reg_678_reg_n_0_[9] ,\reg_678_reg_n_0_[8] ,\reg_678_reg_n_0_[7] ,\reg_678_reg_n_0_[6] ,\reg_678_reg_n_0_[5] ,\reg_678_reg_n_0_[4] ,\reg_678_reg_n_0_[3] ,\reg_678_reg_n_0_[2] ,\reg_678_reg_n_0_[1] ,\reg_678_reg_n_0_[0] }),
        .ram_reg_bram_0_i_359_0(reg_632),
        .ram_reg_bram_0_i_359_1(reg_593),
        .ram_reg_bram_0_i_359_2(reg_618),
        .ram_reg_bram_0_i_359_3(reg_605),
        .ram_reg_bram_0_i_367_0({\reg_665_reg_n_0_[15] ,\reg_665_reg_n_0_[14] ,\reg_665_reg_n_0_[13] ,\reg_665_reg_n_0_[12] ,\reg_665_reg_n_0_[11] ,\reg_665_reg_n_0_[10] ,\reg_665_reg_n_0_[9] ,\reg_665_reg_n_0_[8] ,\reg_665_reg_n_0_[7] ,\reg_665_reg_n_0_[6] ,\reg_665_reg_n_0_[5] ,\reg_665_reg_n_0_[4] ,\reg_665_reg_n_0_[3] ,\reg_665_reg_n_0_[2] ,\reg_665_reg_n_0_[1] ,\reg_665_reg_n_0_[0] }),
        .ram_reg_bram_0_i_367_1(H_filter_FIR_kernel_load_24_reg_2288),
        .ram_reg_bram_0_i_367_2(H_filter_FIR_kernel_load_28_reg_2551),
        .ram_reg_bram_0_i_367_3(H_filter_FIR_kernel_load_39_reg_2327),
        .ram_reg_bram_0_i_367_4(H_filter_FIR_kernel_load_36_reg_2316),
        .ram_reg_bram_0_i_368_0({\reg_695_reg_n_0_[15] ,\reg_695_reg_n_0_[14] ,\reg_695_reg_n_0_[13] ,\reg_695_reg_n_0_[12] ,\reg_695_reg_n_0_[11] ,\reg_695_reg_n_0_[10] ,\reg_695_reg_n_0_[9] ,\reg_695_reg_n_0_[8] ,\reg_695_reg_n_0_[7] ,\reg_695_reg_n_0_[6] ,\reg_695_reg_n_0_[5] ,\reg_695_reg_n_0_[4] ,\reg_695_reg_n_0_[3] ,\reg_695_reg_n_0_[2] ,\reg_695_reg_n_0_[1] ,\reg_695_reg_n_0_[0] }),
        .ram_reg_bram_0_i_368_1({\reg_586_reg_n_0_[15] ,\reg_586_reg_n_0_[14] ,\reg_586_reg_n_0_[13] ,\reg_586_reg_n_0_[12] ,\reg_586_reg_n_0_[11] ,\reg_586_reg_n_0_[10] ,\reg_586_reg_n_0_[9] ,\reg_586_reg_n_0_[8] ,\reg_586_reg_n_0_[7] ,\reg_586_reg_n_0_[6] ,\reg_586_reg_n_0_[5] ,\reg_586_reg_n_0_[4] ,\reg_586_reg_n_0_[3] ,\reg_586_reg_n_0_[2] ,\reg_586_reg_n_0_[1] ,\reg_586_reg_n_0_[0] }),
        .ram_reg_bram_0_i_368_2(reg_725),
        .ram_reg_bram_0_i_368_3(H_filter_FIR_kernel_load_45_reg_2344),
        .ram_reg_bram_0_i_368_4(H_filter_FIR_kernel_load_42_reg_2333),
        .ram_reg_bram_0_i_368_5(H_filter_FIR_kernel_load_48_reg_2350),
        .ram_reg_bram_0_i_368_6(H_filter_FIR_kernel_load_76_reg_2478),
        .ram_reg_bram_0_i_490_0(reg_554),
        .ram_reg_bram_0_i_490_1({\reg_567_reg_n_0_[15] ,\reg_567_reg_n_0_[14] ,\reg_567_reg_n_0_[13] ,\reg_567_reg_n_0_[12] ,\reg_567_reg_n_0_[11] ,\reg_567_reg_n_0_[10] ,\reg_567_reg_n_0_[9] ,\reg_567_reg_n_0_[8] ,\reg_567_reg_n_0_[7] ,\reg_567_reg_n_0_[6] ,\reg_567_reg_n_0_[5] ,\reg_567_reg_n_0_[4] ,\reg_567_reg_n_0_[3] ,\reg_567_reg_n_0_[2] ,\reg_567_reg_n_0_[1] ,\reg_567_reg_n_0_[0] }),
        .ram_reg_bram_0_i_493_0(reg_744),
        .ram_reg_bram_0_i_493_1(H_filter_FIR_kernel_load_86_reg_2561),
        .ram_reg_bram_0_i_493_2(H_filter_FIR_kernel_load_92_reg_2576),
        .ram_reg_bram_0_i_493_3(H_filter_FIR_kernel_load_78_reg_2361),
        .ram_reg_bram_0_i_493_4(H_filter_FIR_kernel_load_50_reg_2456),
        .ram_reg_bram_0_i_493_5(H_filter_FIR_kernel_load_57_reg_2462),
        .ram_reg_bram_0_i_733_0(reg_611),
        .ram_reg_bram_0_i_733_1(reg_599),
        .ram_reg_bram_0_i_76_0({ap_CS_fsm_state2,\ap_CS_fsm_reg_n_0_[0] }),
        .ram_reg_bram_0_i_903_0({\reg_580_reg_n_0_[15] ,\reg_580_reg_n_0_[14] ,\reg_580_reg_n_0_[13] ,\reg_580_reg_n_0_[12] ,\reg_580_reg_n_0_[11] ,\reg_580_reg_n_0_[10] ,\reg_580_reg_n_0_[9] ,\reg_580_reg_n_0_[8] ,\reg_580_reg_n_0_[7] ,\reg_580_reg_n_0_[6] ,\reg_580_reg_n_0_[5] ,\reg_580_reg_n_0_[4] ,\reg_580_reg_n_0_[3] ,\reg_580_reg_n_0_[2] ,\reg_580_reg_n_0_[1] ,\reg_580_reg_n_0_[0] }),
        .\reg_625_reg[14] ({H_filter_FIR_kernel_U_n_174,H_filter_FIR_kernel_U_n_175,H_filter_FIR_kernel_U_n_176,H_filter_FIR_kernel_U_n_177,H_filter_FIR_kernel_U_n_178,H_filter_FIR_kernel_U_n_179,H_filter_FIR_kernel_U_n_180,H_filter_FIR_kernel_U_n_181,H_filter_FIR_kernel_U_n_182,H_filter_FIR_kernel_U_n_183,H_filter_FIR_kernel_U_n_184,H_filter_FIR_kernel_U_n_185,H_filter_FIR_kernel_U_n_186,H_filter_FIR_kernel_U_n_187,H_filter_FIR_kernel_U_n_188,H_filter_FIR_kernel_U_n_189,H_filter_FIR_kernel_U_n_190}),
        .\reg_658_reg[0] (ama_addmuladd_16s_16s_6ns_31s_31_4_1_U45_n_40),
        .\reg_731_reg[14] (tmp19_fu_1710_p2),
        .\tmp19_reg_2682_reg[15] (reg_749),
        .\tmp19_reg_2682_reg[17] (reg_731),
        .\tmp19_reg_2682_reg[17]_0 (x_n_read_reg_2524),
        .tmp610_fu_1567_p2(tmp610_fu_1567_p2));
  FDRE \H_filter_FIR_kernel_load_10_reg_2398_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state28),
        .D(H_filter_FIR_kernel_q0[0]),
        .Q(H_filter_FIR_kernel_load_10_reg_2398[0]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_10_reg_2398_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state28),
        .D(H_filter_FIR_kernel_q0[10]),
        .Q(H_filter_FIR_kernel_load_10_reg_2398[10]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_10_reg_2398_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state28),
        .D(H_filter_FIR_kernel_q0[11]),
        .Q(H_filter_FIR_kernel_load_10_reg_2398[11]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_10_reg_2398_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state28),
        .D(H_filter_FIR_kernel_q0[12]),
        .Q(H_filter_FIR_kernel_load_10_reg_2398[12]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_10_reg_2398_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state28),
        .D(H_filter_FIR_kernel_q0[13]),
        .Q(H_filter_FIR_kernel_load_10_reg_2398[13]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_10_reg_2398_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state28),
        .D(H_filter_FIR_kernel_q0[14]),
        .Q(H_filter_FIR_kernel_load_10_reg_2398[14]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_10_reg_2398_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state28),
        .D(H_filter_FIR_kernel_q0[15]),
        .Q(H_filter_FIR_kernel_load_10_reg_2398[15]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_10_reg_2398_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state28),
        .D(H_filter_FIR_kernel_q0[1]),
        .Q(H_filter_FIR_kernel_load_10_reg_2398[1]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_10_reg_2398_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state28),
        .D(H_filter_FIR_kernel_q0[2]),
        .Q(H_filter_FIR_kernel_load_10_reg_2398[2]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_10_reg_2398_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state28),
        .D(H_filter_FIR_kernel_q0[3]),
        .Q(H_filter_FIR_kernel_load_10_reg_2398[3]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_10_reg_2398_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state28),
        .D(H_filter_FIR_kernel_q0[4]),
        .Q(H_filter_FIR_kernel_load_10_reg_2398[4]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_10_reg_2398_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state28),
        .D(H_filter_FIR_kernel_q0[5]),
        .Q(H_filter_FIR_kernel_load_10_reg_2398[5]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_10_reg_2398_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state28),
        .D(H_filter_FIR_kernel_q0[6]),
        .Q(H_filter_FIR_kernel_load_10_reg_2398[6]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_10_reg_2398_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state28),
        .D(H_filter_FIR_kernel_q0[7]),
        .Q(H_filter_FIR_kernel_load_10_reg_2398[7]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_10_reg_2398_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state28),
        .D(H_filter_FIR_kernel_q0[8]),
        .Q(H_filter_FIR_kernel_load_10_reg_2398[8]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_10_reg_2398_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state28),
        .D(H_filter_FIR_kernel_q0[9]),
        .Q(H_filter_FIR_kernel_load_10_reg_2398[9]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_112_reg_2581_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state50),
        .D(H_filter_FIR_kernel_q1[0]),
        .Q(H_filter_FIR_kernel_load_112_reg_2581[0]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_112_reg_2581_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state50),
        .D(H_filter_FIR_kernel_q1[10]),
        .Q(H_filter_FIR_kernel_load_112_reg_2581[10]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_112_reg_2581_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state50),
        .D(H_filter_FIR_kernel_q1[11]),
        .Q(H_filter_FIR_kernel_load_112_reg_2581[11]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_112_reg_2581_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state50),
        .D(H_filter_FIR_kernel_q1[12]),
        .Q(H_filter_FIR_kernel_load_112_reg_2581[12]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_112_reg_2581_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state50),
        .D(H_filter_FIR_kernel_q1[13]),
        .Q(H_filter_FIR_kernel_load_112_reg_2581[13]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_112_reg_2581_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state50),
        .D(H_filter_FIR_kernel_q1[14]),
        .Q(H_filter_FIR_kernel_load_112_reg_2581[14]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_112_reg_2581_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state50),
        .D(H_filter_FIR_kernel_q1[15]),
        .Q(H_filter_FIR_kernel_load_112_reg_2581[15]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_112_reg_2581_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state50),
        .D(H_filter_FIR_kernel_q1[1]),
        .Q(H_filter_FIR_kernel_load_112_reg_2581[1]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_112_reg_2581_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state50),
        .D(H_filter_FIR_kernel_q1[2]),
        .Q(H_filter_FIR_kernel_load_112_reg_2581[2]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_112_reg_2581_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state50),
        .D(H_filter_FIR_kernel_q1[3]),
        .Q(H_filter_FIR_kernel_load_112_reg_2581[3]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_112_reg_2581_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state50),
        .D(H_filter_FIR_kernel_q1[4]),
        .Q(H_filter_FIR_kernel_load_112_reg_2581[4]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_112_reg_2581_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state50),
        .D(H_filter_FIR_kernel_q1[5]),
        .Q(H_filter_FIR_kernel_load_112_reg_2581[5]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_112_reg_2581_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state50),
        .D(H_filter_FIR_kernel_q1[6]),
        .Q(H_filter_FIR_kernel_load_112_reg_2581[6]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_112_reg_2581_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state50),
        .D(H_filter_FIR_kernel_q1[7]),
        .Q(H_filter_FIR_kernel_load_112_reg_2581[7]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_112_reg_2581_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state50),
        .D(H_filter_FIR_kernel_q1[8]),
        .Q(H_filter_FIR_kernel_load_112_reg_2581[8]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_112_reg_2581_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state50),
        .D(H_filter_FIR_kernel_q1[9]),
        .Q(H_filter_FIR_kernel_load_112_reg_2581[9]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_11_reg_2266_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(H_filter_FIR_kernel_q0[0]),
        .Q(H_filter_FIR_kernel_load_11_reg_2266[0]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_11_reg_2266_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(H_filter_FIR_kernel_q0[10]),
        .Q(H_filter_FIR_kernel_load_11_reg_2266[10]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_11_reg_2266_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(H_filter_FIR_kernel_q0[11]),
        .Q(H_filter_FIR_kernel_load_11_reg_2266[11]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_11_reg_2266_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(H_filter_FIR_kernel_q0[12]),
        .Q(H_filter_FIR_kernel_load_11_reg_2266[12]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_11_reg_2266_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(H_filter_FIR_kernel_q0[13]),
        .Q(H_filter_FIR_kernel_load_11_reg_2266[13]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_11_reg_2266_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(H_filter_FIR_kernel_q0[14]),
        .Q(H_filter_FIR_kernel_load_11_reg_2266[14]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_11_reg_2266_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(H_filter_FIR_kernel_q0[15]),
        .Q(H_filter_FIR_kernel_load_11_reg_2266[15]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_11_reg_2266_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(H_filter_FIR_kernel_q0[1]),
        .Q(H_filter_FIR_kernel_load_11_reg_2266[1]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_11_reg_2266_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(H_filter_FIR_kernel_q0[2]),
        .Q(H_filter_FIR_kernel_load_11_reg_2266[2]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_11_reg_2266_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(H_filter_FIR_kernel_q0[3]),
        .Q(H_filter_FIR_kernel_load_11_reg_2266[3]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_11_reg_2266_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(H_filter_FIR_kernel_q0[4]),
        .Q(H_filter_FIR_kernel_load_11_reg_2266[4]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_11_reg_2266_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(H_filter_FIR_kernel_q0[5]),
        .Q(H_filter_FIR_kernel_load_11_reg_2266[5]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_11_reg_2266_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(H_filter_FIR_kernel_q0[6]),
        .Q(H_filter_FIR_kernel_load_11_reg_2266[6]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_11_reg_2266_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(H_filter_FIR_kernel_q0[7]),
        .Q(H_filter_FIR_kernel_load_11_reg_2266[7]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_11_reg_2266_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(H_filter_FIR_kernel_q0[8]),
        .Q(H_filter_FIR_kernel_load_11_reg_2266[8]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_11_reg_2266_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(H_filter_FIR_kernel_q0[9]),
        .Q(H_filter_FIR_kernel_load_11_reg_2266[9]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_14_reg_2414_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(H_filter_FIR_kernel_q1[0]),
        .Q(H_filter_FIR_kernel_load_14_reg_2414[0]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_14_reg_2414_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(H_filter_FIR_kernel_q1[10]),
        .Q(H_filter_FIR_kernel_load_14_reg_2414[10]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_14_reg_2414_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(H_filter_FIR_kernel_q1[11]),
        .Q(H_filter_FIR_kernel_load_14_reg_2414[11]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_14_reg_2414_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(H_filter_FIR_kernel_q1[12]),
        .Q(H_filter_FIR_kernel_load_14_reg_2414[12]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_14_reg_2414_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(H_filter_FIR_kernel_q1[13]),
        .Q(H_filter_FIR_kernel_load_14_reg_2414[13]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_14_reg_2414_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(H_filter_FIR_kernel_q1[14]),
        .Q(H_filter_FIR_kernel_load_14_reg_2414[14]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_14_reg_2414_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(H_filter_FIR_kernel_q1[15]),
        .Q(H_filter_FIR_kernel_load_14_reg_2414[15]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_14_reg_2414_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(H_filter_FIR_kernel_q1[1]),
        .Q(H_filter_FIR_kernel_load_14_reg_2414[1]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_14_reg_2414_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(H_filter_FIR_kernel_q1[2]),
        .Q(H_filter_FIR_kernel_load_14_reg_2414[2]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_14_reg_2414_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(H_filter_FIR_kernel_q1[3]),
        .Q(H_filter_FIR_kernel_load_14_reg_2414[3]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_14_reg_2414_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(H_filter_FIR_kernel_q1[4]),
        .Q(H_filter_FIR_kernel_load_14_reg_2414[4]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_14_reg_2414_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(H_filter_FIR_kernel_q1[5]),
        .Q(H_filter_FIR_kernel_load_14_reg_2414[5]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_14_reg_2414_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(H_filter_FIR_kernel_q1[6]),
        .Q(H_filter_FIR_kernel_load_14_reg_2414[6]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_14_reg_2414_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(H_filter_FIR_kernel_q1[7]),
        .Q(H_filter_FIR_kernel_load_14_reg_2414[7]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_14_reg_2414_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(H_filter_FIR_kernel_q1[8]),
        .Q(H_filter_FIR_kernel_load_14_reg_2414[8]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_14_reg_2414_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(H_filter_FIR_kernel_q1[9]),
        .Q(H_filter_FIR_kernel_load_14_reg_2414[9]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_15_reg_2277_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(H_filter_FIR_kernel_q1[0]),
        .Q(H_filter_FIR_kernel_load_15_reg_2277[0]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_15_reg_2277_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(H_filter_FIR_kernel_q1[10]),
        .Q(H_filter_FIR_kernel_load_15_reg_2277[10]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_15_reg_2277_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(H_filter_FIR_kernel_q1[11]),
        .Q(H_filter_FIR_kernel_load_15_reg_2277[11]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_15_reg_2277_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(H_filter_FIR_kernel_q1[12]),
        .Q(H_filter_FIR_kernel_load_15_reg_2277[12]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_15_reg_2277_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(H_filter_FIR_kernel_q1[13]),
        .Q(H_filter_FIR_kernel_load_15_reg_2277[13]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_15_reg_2277_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(H_filter_FIR_kernel_q1[14]),
        .Q(H_filter_FIR_kernel_load_15_reg_2277[14]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_15_reg_2277_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(H_filter_FIR_kernel_q1[15]),
        .Q(H_filter_FIR_kernel_load_15_reg_2277[15]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_15_reg_2277_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(H_filter_FIR_kernel_q1[1]),
        .Q(H_filter_FIR_kernel_load_15_reg_2277[1]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_15_reg_2277_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(H_filter_FIR_kernel_q1[2]),
        .Q(H_filter_FIR_kernel_load_15_reg_2277[2]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_15_reg_2277_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(H_filter_FIR_kernel_q1[3]),
        .Q(H_filter_FIR_kernel_load_15_reg_2277[3]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_15_reg_2277_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(H_filter_FIR_kernel_q1[4]),
        .Q(H_filter_FIR_kernel_load_15_reg_2277[4]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_15_reg_2277_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(H_filter_FIR_kernel_q1[5]),
        .Q(H_filter_FIR_kernel_load_15_reg_2277[5]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_15_reg_2277_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(H_filter_FIR_kernel_q1[6]),
        .Q(H_filter_FIR_kernel_load_15_reg_2277[6]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_15_reg_2277_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(H_filter_FIR_kernel_q1[7]),
        .Q(H_filter_FIR_kernel_load_15_reg_2277[7]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_15_reg_2277_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(H_filter_FIR_kernel_q1[8]),
        .Q(H_filter_FIR_kernel_load_15_reg_2277[8]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_15_reg_2277_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(H_filter_FIR_kernel_q1[9]),
        .Q(H_filter_FIR_kernel_load_15_reg_2277[9]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_23_reg_2430_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(H_filter_FIR_kernel_q0[0]),
        .Q(H_filter_FIR_kernel_load_23_reg_2430[0]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_23_reg_2430_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(H_filter_FIR_kernel_q0[10]),
        .Q(H_filter_FIR_kernel_load_23_reg_2430[10]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_23_reg_2430_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(H_filter_FIR_kernel_q0[11]),
        .Q(H_filter_FIR_kernel_load_23_reg_2430[11]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_23_reg_2430_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(H_filter_FIR_kernel_q0[12]),
        .Q(H_filter_FIR_kernel_load_23_reg_2430[12]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_23_reg_2430_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(H_filter_FIR_kernel_q0[13]),
        .Q(H_filter_FIR_kernel_load_23_reg_2430[13]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_23_reg_2430_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(H_filter_FIR_kernel_q0[14]),
        .Q(H_filter_FIR_kernel_load_23_reg_2430[14]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_23_reg_2430_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(H_filter_FIR_kernel_q0[15]),
        .Q(H_filter_FIR_kernel_load_23_reg_2430[15]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_23_reg_2430_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(H_filter_FIR_kernel_q0[1]),
        .Q(H_filter_FIR_kernel_load_23_reg_2430[1]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_23_reg_2430_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(H_filter_FIR_kernel_q0[2]),
        .Q(H_filter_FIR_kernel_load_23_reg_2430[2]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_23_reg_2430_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(H_filter_FIR_kernel_q0[3]),
        .Q(H_filter_FIR_kernel_load_23_reg_2430[3]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_23_reg_2430_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(H_filter_FIR_kernel_q0[4]),
        .Q(H_filter_FIR_kernel_load_23_reg_2430[4]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_23_reg_2430_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(H_filter_FIR_kernel_q0[5]),
        .Q(H_filter_FIR_kernel_load_23_reg_2430[5]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_23_reg_2430_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(H_filter_FIR_kernel_q0[6]),
        .Q(H_filter_FIR_kernel_load_23_reg_2430[6]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_23_reg_2430_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(H_filter_FIR_kernel_q0[7]),
        .Q(H_filter_FIR_kernel_load_23_reg_2430[7]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_23_reg_2430_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(H_filter_FIR_kernel_q0[8]),
        .Q(H_filter_FIR_kernel_load_23_reg_2430[8]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_23_reg_2430_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(H_filter_FIR_kernel_q0[9]),
        .Q(H_filter_FIR_kernel_load_23_reg_2430[9]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_24_reg_2288_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(H_filter_FIR_kernel_q0[0]),
        .Q(H_filter_FIR_kernel_load_24_reg_2288[0]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_24_reg_2288_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(H_filter_FIR_kernel_q0[10]),
        .Q(H_filter_FIR_kernel_load_24_reg_2288[10]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_24_reg_2288_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(H_filter_FIR_kernel_q0[11]),
        .Q(H_filter_FIR_kernel_load_24_reg_2288[11]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_24_reg_2288_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(H_filter_FIR_kernel_q0[12]),
        .Q(H_filter_FIR_kernel_load_24_reg_2288[12]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_24_reg_2288_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(H_filter_FIR_kernel_q0[13]),
        .Q(H_filter_FIR_kernel_load_24_reg_2288[13]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_24_reg_2288_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(H_filter_FIR_kernel_q0[14]),
        .Q(H_filter_FIR_kernel_load_24_reg_2288[14]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_24_reg_2288_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(H_filter_FIR_kernel_q0[15]),
        .Q(H_filter_FIR_kernel_load_24_reg_2288[15]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_24_reg_2288_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(H_filter_FIR_kernel_q0[1]),
        .Q(H_filter_FIR_kernel_load_24_reg_2288[1]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_24_reg_2288_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(H_filter_FIR_kernel_q0[2]),
        .Q(H_filter_FIR_kernel_load_24_reg_2288[2]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_24_reg_2288_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(H_filter_FIR_kernel_q0[3]),
        .Q(H_filter_FIR_kernel_load_24_reg_2288[3]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_24_reg_2288_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(H_filter_FIR_kernel_q0[4]),
        .Q(H_filter_FIR_kernel_load_24_reg_2288[4]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_24_reg_2288_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(H_filter_FIR_kernel_q0[5]),
        .Q(H_filter_FIR_kernel_load_24_reg_2288[5]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_24_reg_2288_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(H_filter_FIR_kernel_q0[6]),
        .Q(H_filter_FIR_kernel_load_24_reg_2288[6]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_24_reg_2288_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(H_filter_FIR_kernel_q0[7]),
        .Q(H_filter_FIR_kernel_load_24_reg_2288[7]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_24_reg_2288_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(H_filter_FIR_kernel_q0[8]),
        .Q(H_filter_FIR_kernel_load_24_reg_2288[8]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_24_reg_2288_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(H_filter_FIR_kernel_q0[9]),
        .Q(H_filter_FIR_kernel_load_24_reg_2288[9]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_28_reg_2551_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state49),
        .D(H_filter_FIR_kernel_q0[0]),
        .Q(H_filter_FIR_kernel_load_28_reg_2551[0]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_28_reg_2551_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state49),
        .D(H_filter_FIR_kernel_q0[10]),
        .Q(H_filter_FIR_kernel_load_28_reg_2551[10]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_28_reg_2551_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state49),
        .D(H_filter_FIR_kernel_q0[11]),
        .Q(H_filter_FIR_kernel_load_28_reg_2551[11]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_28_reg_2551_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state49),
        .D(H_filter_FIR_kernel_q0[12]),
        .Q(H_filter_FIR_kernel_load_28_reg_2551[12]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_28_reg_2551_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state49),
        .D(H_filter_FIR_kernel_q0[13]),
        .Q(H_filter_FIR_kernel_load_28_reg_2551[13]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_28_reg_2551_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state49),
        .D(H_filter_FIR_kernel_q0[14]),
        .Q(H_filter_FIR_kernel_load_28_reg_2551[14]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_28_reg_2551_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state49),
        .D(H_filter_FIR_kernel_q0[15]),
        .Q(H_filter_FIR_kernel_load_28_reg_2551[15]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_28_reg_2551_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state49),
        .D(H_filter_FIR_kernel_q0[1]),
        .Q(H_filter_FIR_kernel_load_28_reg_2551[1]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_28_reg_2551_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state49),
        .D(H_filter_FIR_kernel_q0[2]),
        .Q(H_filter_FIR_kernel_load_28_reg_2551[2]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_28_reg_2551_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state49),
        .D(H_filter_FIR_kernel_q0[3]),
        .Q(H_filter_FIR_kernel_load_28_reg_2551[3]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_28_reg_2551_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state49),
        .D(H_filter_FIR_kernel_q0[4]),
        .Q(H_filter_FIR_kernel_load_28_reg_2551[4]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_28_reg_2551_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state49),
        .D(H_filter_FIR_kernel_q0[5]),
        .Q(H_filter_FIR_kernel_load_28_reg_2551[5]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_28_reg_2551_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state49),
        .D(H_filter_FIR_kernel_q0[6]),
        .Q(H_filter_FIR_kernel_load_28_reg_2551[6]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_28_reg_2551_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state49),
        .D(H_filter_FIR_kernel_q0[7]),
        .Q(H_filter_FIR_kernel_load_28_reg_2551[7]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_28_reg_2551_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state49),
        .D(H_filter_FIR_kernel_q0[8]),
        .Q(H_filter_FIR_kernel_load_28_reg_2551[8]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_28_reg_2551_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state49),
        .D(H_filter_FIR_kernel_q0[9]),
        .Q(H_filter_FIR_kernel_load_28_reg_2551[9]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_29_reg_2299_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(H_filter_FIR_kernel_q1[0]),
        .Q(H_filter_FIR_kernel_load_29_reg_2299[0]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_29_reg_2299_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(H_filter_FIR_kernel_q1[10]),
        .Q(H_filter_FIR_kernel_load_29_reg_2299[10]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_29_reg_2299_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(H_filter_FIR_kernel_q1[11]),
        .Q(H_filter_FIR_kernel_load_29_reg_2299[11]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_29_reg_2299_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(H_filter_FIR_kernel_q1[12]),
        .Q(H_filter_FIR_kernel_load_29_reg_2299[12]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_29_reg_2299_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(H_filter_FIR_kernel_q1[13]),
        .Q(H_filter_FIR_kernel_load_29_reg_2299[13]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_29_reg_2299_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(H_filter_FIR_kernel_q1[14]),
        .Q(H_filter_FIR_kernel_load_29_reg_2299[14]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_29_reg_2299_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(H_filter_FIR_kernel_q1[15]),
        .Q(H_filter_FIR_kernel_load_29_reg_2299[15]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_29_reg_2299_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(H_filter_FIR_kernel_q1[1]),
        .Q(H_filter_FIR_kernel_load_29_reg_2299[1]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_29_reg_2299_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(H_filter_FIR_kernel_q1[2]),
        .Q(H_filter_FIR_kernel_load_29_reg_2299[2]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_29_reg_2299_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(H_filter_FIR_kernel_q1[3]),
        .Q(H_filter_FIR_kernel_load_29_reg_2299[3]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_29_reg_2299_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(H_filter_FIR_kernel_q1[4]),
        .Q(H_filter_FIR_kernel_load_29_reg_2299[4]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_29_reg_2299_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(H_filter_FIR_kernel_q1[5]),
        .Q(H_filter_FIR_kernel_load_29_reg_2299[5]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_29_reg_2299_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(H_filter_FIR_kernel_q1[6]),
        .Q(H_filter_FIR_kernel_load_29_reg_2299[6]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_29_reg_2299_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(H_filter_FIR_kernel_q1[7]),
        .Q(H_filter_FIR_kernel_load_29_reg_2299[7]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_29_reg_2299_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(H_filter_FIR_kernel_q1[8]),
        .Q(H_filter_FIR_kernel_load_29_reg_2299[8]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_29_reg_2299_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(H_filter_FIR_kernel_q1[9]),
        .Q(H_filter_FIR_kernel_load_29_reg_2299[9]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_35_reg_2310_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(H_filter_FIR_kernel_q1[0]),
        .Q(H_filter_FIR_kernel_load_35_reg_2310[0]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_35_reg_2310_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(H_filter_FIR_kernel_q1[10]),
        .Q(H_filter_FIR_kernel_load_35_reg_2310[10]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_35_reg_2310_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(H_filter_FIR_kernel_q1[11]),
        .Q(H_filter_FIR_kernel_load_35_reg_2310[11]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_35_reg_2310_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(H_filter_FIR_kernel_q1[12]),
        .Q(H_filter_FIR_kernel_load_35_reg_2310[12]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_35_reg_2310_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(H_filter_FIR_kernel_q1[13]),
        .Q(H_filter_FIR_kernel_load_35_reg_2310[13]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_35_reg_2310_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(H_filter_FIR_kernel_q1[14]),
        .Q(H_filter_FIR_kernel_load_35_reg_2310[14]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_35_reg_2310_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(H_filter_FIR_kernel_q1[15]),
        .Q(H_filter_FIR_kernel_load_35_reg_2310[15]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_35_reg_2310_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(H_filter_FIR_kernel_q1[1]),
        .Q(H_filter_FIR_kernel_load_35_reg_2310[1]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_35_reg_2310_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(H_filter_FIR_kernel_q1[2]),
        .Q(H_filter_FIR_kernel_load_35_reg_2310[2]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_35_reg_2310_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(H_filter_FIR_kernel_q1[3]),
        .Q(H_filter_FIR_kernel_load_35_reg_2310[3]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_35_reg_2310_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(H_filter_FIR_kernel_q1[4]),
        .Q(H_filter_FIR_kernel_load_35_reg_2310[4]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_35_reg_2310_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(H_filter_FIR_kernel_q1[5]),
        .Q(H_filter_FIR_kernel_load_35_reg_2310[5]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_35_reg_2310_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(H_filter_FIR_kernel_q1[6]),
        .Q(H_filter_FIR_kernel_load_35_reg_2310[6]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_35_reg_2310_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(H_filter_FIR_kernel_q1[7]),
        .Q(H_filter_FIR_kernel_load_35_reg_2310[7]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_35_reg_2310_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(H_filter_FIR_kernel_q1[8]),
        .Q(H_filter_FIR_kernel_load_35_reg_2310[8]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_35_reg_2310_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(H_filter_FIR_kernel_q1[9]),
        .Q(H_filter_FIR_kernel_load_35_reg_2310[9]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_36_reg_2316_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(H_filter_FIR_kernel_q0[0]),
        .Q(H_filter_FIR_kernel_load_36_reg_2316[0]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_36_reg_2316_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(H_filter_FIR_kernel_q0[10]),
        .Q(H_filter_FIR_kernel_load_36_reg_2316[10]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_36_reg_2316_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(H_filter_FIR_kernel_q0[11]),
        .Q(H_filter_FIR_kernel_load_36_reg_2316[11]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_36_reg_2316_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(H_filter_FIR_kernel_q0[12]),
        .Q(H_filter_FIR_kernel_load_36_reg_2316[12]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_36_reg_2316_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(H_filter_FIR_kernel_q0[13]),
        .Q(H_filter_FIR_kernel_load_36_reg_2316[13]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_36_reg_2316_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(H_filter_FIR_kernel_q0[14]),
        .Q(H_filter_FIR_kernel_load_36_reg_2316[14]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_36_reg_2316_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(H_filter_FIR_kernel_q0[15]),
        .Q(H_filter_FIR_kernel_load_36_reg_2316[15]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_36_reg_2316_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(H_filter_FIR_kernel_q0[1]),
        .Q(H_filter_FIR_kernel_load_36_reg_2316[1]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_36_reg_2316_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(H_filter_FIR_kernel_q0[2]),
        .Q(H_filter_FIR_kernel_load_36_reg_2316[2]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_36_reg_2316_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(H_filter_FIR_kernel_q0[3]),
        .Q(H_filter_FIR_kernel_load_36_reg_2316[3]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_36_reg_2316_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(H_filter_FIR_kernel_q0[4]),
        .Q(H_filter_FIR_kernel_load_36_reg_2316[4]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_36_reg_2316_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(H_filter_FIR_kernel_q0[5]),
        .Q(H_filter_FIR_kernel_load_36_reg_2316[5]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_36_reg_2316_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(H_filter_FIR_kernel_q0[6]),
        .Q(H_filter_FIR_kernel_load_36_reg_2316[6]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_36_reg_2316_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(H_filter_FIR_kernel_q0[7]),
        .Q(H_filter_FIR_kernel_load_36_reg_2316[7]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_36_reg_2316_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(H_filter_FIR_kernel_q0[8]),
        .Q(H_filter_FIR_kernel_load_36_reg_2316[8]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_36_reg_2316_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(H_filter_FIR_kernel_q0[9]),
        .Q(H_filter_FIR_kernel_load_36_reg_2316[9]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_39_reg_2327_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(H_filter_FIR_kernel_q1[0]),
        .Q(H_filter_FIR_kernel_load_39_reg_2327[0]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_39_reg_2327_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(H_filter_FIR_kernel_q1[10]),
        .Q(H_filter_FIR_kernel_load_39_reg_2327[10]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_39_reg_2327_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(H_filter_FIR_kernel_q1[11]),
        .Q(H_filter_FIR_kernel_load_39_reg_2327[11]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_39_reg_2327_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(H_filter_FIR_kernel_q1[12]),
        .Q(H_filter_FIR_kernel_load_39_reg_2327[12]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_39_reg_2327_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(H_filter_FIR_kernel_q1[13]),
        .Q(H_filter_FIR_kernel_load_39_reg_2327[13]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_39_reg_2327_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(H_filter_FIR_kernel_q1[14]),
        .Q(H_filter_FIR_kernel_load_39_reg_2327[14]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_39_reg_2327_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(H_filter_FIR_kernel_q1[15]),
        .Q(H_filter_FIR_kernel_load_39_reg_2327[15]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_39_reg_2327_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(H_filter_FIR_kernel_q1[1]),
        .Q(H_filter_FIR_kernel_load_39_reg_2327[1]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_39_reg_2327_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(H_filter_FIR_kernel_q1[2]),
        .Q(H_filter_FIR_kernel_load_39_reg_2327[2]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_39_reg_2327_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(H_filter_FIR_kernel_q1[3]),
        .Q(H_filter_FIR_kernel_load_39_reg_2327[3]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_39_reg_2327_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(H_filter_FIR_kernel_q1[4]),
        .Q(H_filter_FIR_kernel_load_39_reg_2327[4]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_39_reg_2327_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(H_filter_FIR_kernel_q1[5]),
        .Q(H_filter_FIR_kernel_load_39_reg_2327[5]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_39_reg_2327_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(H_filter_FIR_kernel_q1[6]),
        .Q(H_filter_FIR_kernel_load_39_reg_2327[6]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_39_reg_2327_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(H_filter_FIR_kernel_q1[7]),
        .Q(H_filter_FIR_kernel_load_39_reg_2327[7]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_39_reg_2327_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(H_filter_FIR_kernel_q1[8]),
        .Q(H_filter_FIR_kernel_load_39_reg_2327[8]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_39_reg_2327_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(H_filter_FIR_kernel_q1[9]),
        .Q(H_filter_FIR_kernel_load_39_reg_2327[9]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_42_reg_2333_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(H_filter_FIR_kernel_q0[0]),
        .Q(H_filter_FIR_kernel_load_42_reg_2333[0]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_42_reg_2333_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(H_filter_FIR_kernel_q0[10]),
        .Q(H_filter_FIR_kernel_load_42_reg_2333[10]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_42_reg_2333_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(H_filter_FIR_kernel_q0[11]),
        .Q(H_filter_FIR_kernel_load_42_reg_2333[11]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_42_reg_2333_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(H_filter_FIR_kernel_q0[12]),
        .Q(H_filter_FIR_kernel_load_42_reg_2333[12]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_42_reg_2333_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(H_filter_FIR_kernel_q0[13]),
        .Q(H_filter_FIR_kernel_load_42_reg_2333[13]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_42_reg_2333_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(H_filter_FIR_kernel_q0[14]),
        .Q(H_filter_FIR_kernel_load_42_reg_2333[14]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_42_reg_2333_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(H_filter_FIR_kernel_q0[15]),
        .Q(H_filter_FIR_kernel_load_42_reg_2333[15]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_42_reg_2333_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(H_filter_FIR_kernel_q0[1]),
        .Q(H_filter_FIR_kernel_load_42_reg_2333[1]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_42_reg_2333_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(H_filter_FIR_kernel_q0[2]),
        .Q(H_filter_FIR_kernel_load_42_reg_2333[2]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_42_reg_2333_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(H_filter_FIR_kernel_q0[3]),
        .Q(H_filter_FIR_kernel_load_42_reg_2333[3]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_42_reg_2333_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(H_filter_FIR_kernel_q0[4]),
        .Q(H_filter_FIR_kernel_load_42_reg_2333[4]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_42_reg_2333_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(H_filter_FIR_kernel_q0[5]),
        .Q(H_filter_FIR_kernel_load_42_reg_2333[5]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_42_reg_2333_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(H_filter_FIR_kernel_q0[6]),
        .Q(H_filter_FIR_kernel_load_42_reg_2333[6]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_42_reg_2333_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(H_filter_FIR_kernel_q0[7]),
        .Q(H_filter_FIR_kernel_load_42_reg_2333[7]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_42_reg_2333_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(H_filter_FIR_kernel_q0[8]),
        .Q(H_filter_FIR_kernel_load_42_reg_2333[8]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_42_reg_2333_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(H_filter_FIR_kernel_q0[9]),
        .Q(H_filter_FIR_kernel_load_42_reg_2333[9]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_45_reg_2344_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(H_filter_FIR_kernel_q1[0]),
        .Q(H_filter_FIR_kernel_load_45_reg_2344[0]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_45_reg_2344_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(H_filter_FIR_kernel_q1[10]),
        .Q(H_filter_FIR_kernel_load_45_reg_2344[10]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_45_reg_2344_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(H_filter_FIR_kernel_q1[11]),
        .Q(H_filter_FIR_kernel_load_45_reg_2344[11]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_45_reg_2344_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(H_filter_FIR_kernel_q1[12]),
        .Q(H_filter_FIR_kernel_load_45_reg_2344[12]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_45_reg_2344_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(H_filter_FIR_kernel_q1[13]),
        .Q(H_filter_FIR_kernel_load_45_reg_2344[13]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_45_reg_2344_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(H_filter_FIR_kernel_q1[14]),
        .Q(H_filter_FIR_kernel_load_45_reg_2344[14]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_45_reg_2344_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(H_filter_FIR_kernel_q1[15]),
        .Q(H_filter_FIR_kernel_load_45_reg_2344[15]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_45_reg_2344_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(H_filter_FIR_kernel_q1[1]),
        .Q(H_filter_FIR_kernel_load_45_reg_2344[1]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_45_reg_2344_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(H_filter_FIR_kernel_q1[2]),
        .Q(H_filter_FIR_kernel_load_45_reg_2344[2]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_45_reg_2344_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(H_filter_FIR_kernel_q1[3]),
        .Q(H_filter_FIR_kernel_load_45_reg_2344[3]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_45_reg_2344_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(H_filter_FIR_kernel_q1[4]),
        .Q(H_filter_FIR_kernel_load_45_reg_2344[4]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_45_reg_2344_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(H_filter_FIR_kernel_q1[5]),
        .Q(H_filter_FIR_kernel_load_45_reg_2344[5]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_45_reg_2344_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(H_filter_FIR_kernel_q1[6]),
        .Q(H_filter_FIR_kernel_load_45_reg_2344[6]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_45_reg_2344_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(H_filter_FIR_kernel_q1[7]),
        .Q(H_filter_FIR_kernel_load_45_reg_2344[7]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_45_reg_2344_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(H_filter_FIR_kernel_q1[8]),
        .Q(H_filter_FIR_kernel_load_45_reg_2344[8]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_45_reg_2344_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(H_filter_FIR_kernel_q1[9]),
        .Q(H_filter_FIR_kernel_load_45_reg_2344[9]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_48_reg_2350_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(H_filter_FIR_kernel_q0[0]),
        .Q(H_filter_FIR_kernel_load_48_reg_2350[0]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_48_reg_2350_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(H_filter_FIR_kernel_q0[10]),
        .Q(H_filter_FIR_kernel_load_48_reg_2350[10]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_48_reg_2350_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(H_filter_FIR_kernel_q0[11]),
        .Q(H_filter_FIR_kernel_load_48_reg_2350[11]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_48_reg_2350_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(H_filter_FIR_kernel_q0[12]),
        .Q(H_filter_FIR_kernel_load_48_reg_2350[12]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_48_reg_2350_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(H_filter_FIR_kernel_q0[13]),
        .Q(H_filter_FIR_kernel_load_48_reg_2350[13]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_48_reg_2350_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(H_filter_FIR_kernel_q0[14]),
        .Q(H_filter_FIR_kernel_load_48_reg_2350[14]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_48_reg_2350_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(H_filter_FIR_kernel_q0[15]),
        .Q(H_filter_FIR_kernel_load_48_reg_2350[15]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_48_reg_2350_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(H_filter_FIR_kernel_q0[1]),
        .Q(H_filter_FIR_kernel_load_48_reg_2350[1]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_48_reg_2350_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(H_filter_FIR_kernel_q0[2]),
        .Q(H_filter_FIR_kernel_load_48_reg_2350[2]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_48_reg_2350_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(H_filter_FIR_kernel_q0[3]),
        .Q(H_filter_FIR_kernel_load_48_reg_2350[3]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_48_reg_2350_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(H_filter_FIR_kernel_q0[4]),
        .Q(H_filter_FIR_kernel_load_48_reg_2350[4]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_48_reg_2350_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(H_filter_FIR_kernel_q0[5]),
        .Q(H_filter_FIR_kernel_load_48_reg_2350[5]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_48_reg_2350_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(H_filter_FIR_kernel_q0[6]),
        .Q(H_filter_FIR_kernel_load_48_reg_2350[6]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_48_reg_2350_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(H_filter_FIR_kernel_q0[7]),
        .Q(H_filter_FIR_kernel_load_48_reg_2350[7]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_48_reg_2350_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(H_filter_FIR_kernel_q0[8]),
        .Q(H_filter_FIR_kernel_load_48_reg_2350[8]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_48_reg_2350_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(H_filter_FIR_kernel_q0[9]),
        .Q(H_filter_FIR_kernel_load_48_reg_2350[9]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_4_reg_2392_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(H_filter_FIR_kernel_q0[0]),
        .Q(H_filter_FIR_kernel_load_4_reg_2392[0]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_4_reg_2392_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(H_filter_FIR_kernel_q0[10]),
        .Q(H_filter_FIR_kernel_load_4_reg_2392[10]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_4_reg_2392_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(H_filter_FIR_kernel_q0[11]),
        .Q(H_filter_FIR_kernel_load_4_reg_2392[11]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_4_reg_2392_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(H_filter_FIR_kernel_q0[12]),
        .Q(H_filter_FIR_kernel_load_4_reg_2392[12]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_4_reg_2392_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(H_filter_FIR_kernel_q0[13]),
        .Q(H_filter_FIR_kernel_load_4_reg_2392[13]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_4_reg_2392_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(H_filter_FIR_kernel_q0[14]),
        .Q(H_filter_FIR_kernel_load_4_reg_2392[14]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_4_reg_2392_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(H_filter_FIR_kernel_q0[15]),
        .Q(H_filter_FIR_kernel_load_4_reg_2392[15]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_4_reg_2392_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(H_filter_FIR_kernel_q0[1]),
        .Q(H_filter_FIR_kernel_load_4_reg_2392[1]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_4_reg_2392_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(H_filter_FIR_kernel_q0[2]),
        .Q(H_filter_FIR_kernel_load_4_reg_2392[2]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_4_reg_2392_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(H_filter_FIR_kernel_q0[3]),
        .Q(H_filter_FIR_kernel_load_4_reg_2392[3]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_4_reg_2392_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(H_filter_FIR_kernel_q0[4]),
        .Q(H_filter_FIR_kernel_load_4_reg_2392[4]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_4_reg_2392_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(H_filter_FIR_kernel_q0[5]),
        .Q(H_filter_FIR_kernel_load_4_reg_2392[5]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_4_reg_2392_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(H_filter_FIR_kernel_q0[6]),
        .Q(H_filter_FIR_kernel_load_4_reg_2392[6]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_4_reg_2392_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(H_filter_FIR_kernel_q0[7]),
        .Q(H_filter_FIR_kernel_load_4_reg_2392[7]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_4_reg_2392_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(H_filter_FIR_kernel_q0[8]),
        .Q(H_filter_FIR_kernel_load_4_reg_2392[8]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_4_reg_2392_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(H_filter_FIR_kernel_q0[9]),
        .Q(H_filter_FIR_kernel_load_4_reg_2392[9]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_50_reg_2456_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(H_filter_FIR_kernel_q1[0]),
        .Q(H_filter_FIR_kernel_load_50_reg_2456[0]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_50_reg_2456_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(H_filter_FIR_kernel_q1[10]),
        .Q(H_filter_FIR_kernel_load_50_reg_2456[10]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_50_reg_2456_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(H_filter_FIR_kernel_q1[11]),
        .Q(H_filter_FIR_kernel_load_50_reg_2456[11]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_50_reg_2456_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(H_filter_FIR_kernel_q1[12]),
        .Q(H_filter_FIR_kernel_load_50_reg_2456[12]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_50_reg_2456_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(H_filter_FIR_kernel_q1[13]),
        .Q(H_filter_FIR_kernel_load_50_reg_2456[13]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_50_reg_2456_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(H_filter_FIR_kernel_q1[14]),
        .Q(H_filter_FIR_kernel_load_50_reg_2456[14]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_50_reg_2456_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(H_filter_FIR_kernel_q1[15]),
        .Q(H_filter_FIR_kernel_load_50_reg_2456[15]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_50_reg_2456_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(H_filter_FIR_kernel_q1[1]),
        .Q(H_filter_FIR_kernel_load_50_reg_2456[1]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_50_reg_2456_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(H_filter_FIR_kernel_q1[2]),
        .Q(H_filter_FIR_kernel_load_50_reg_2456[2]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_50_reg_2456_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(H_filter_FIR_kernel_q1[3]),
        .Q(H_filter_FIR_kernel_load_50_reg_2456[3]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_50_reg_2456_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(H_filter_FIR_kernel_q1[4]),
        .Q(H_filter_FIR_kernel_load_50_reg_2456[4]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_50_reg_2456_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(H_filter_FIR_kernel_q1[5]),
        .Q(H_filter_FIR_kernel_load_50_reg_2456[5]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_50_reg_2456_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(H_filter_FIR_kernel_q1[6]),
        .Q(H_filter_FIR_kernel_load_50_reg_2456[6]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_50_reg_2456_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(H_filter_FIR_kernel_q1[7]),
        .Q(H_filter_FIR_kernel_load_50_reg_2456[7]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_50_reg_2456_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(H_filter_FIR_kernel_q1[8]),
        .Q(H_filter_FIR_kernel_load_50_reg_2456[8]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_50_reg_2456_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(H_filter_FIR_kernel_q1[9]),
        .Q(H_filter_FIR_kernel_load_50_reg_2456[9]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_57_reg_2462_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state37),
        .D(H_filter_FIR_kernel_q0[0]),
        .Q(H_filter_FIR_kernel_load_57_reg_2462[0]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_57_reg_2462_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state37),
        .D(H_filter_FIR_kernel_q0[10]),
        .Q(H_filter_FIR_kernel_load_57_reg_2462[10]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_57_reg_2462_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state37),
        .D(H_filter_FIR_kernel_q0[11]),
        .Q(H_filter_FIR_kernel_load_57_reg_2462[11]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_57_reg_2462_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state37),
        .D(H_filter_FIR_kernel_q0[12]),
        .Q(H_filter_FIR_kernel_load_57_reg_2462[12]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_57_reg_2462_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state37),
        .D(H_filter_FIR_kernel_q0[13]),
        .Q(H_filter_FIR_kernel_load_57_reg_2462[13]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_57_reg_2462_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state37),
        .D(H_filter_FIR_kernel_q0[14]),
        .Q(H_filter_FIR_kernel_load_57_reg_2462[14]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_57_reg_2462_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state37),
        .D(H_filter_FIR_kernel_q0[15]),
        .Q(H_filter_FIR_kernel_load_57_reg_2462[15]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_57_reg_2462_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state37),
        .D(H_filter_FIR_kernel_q0[1]),
        .Q(H_filter_FIR_kernel_load_57_reg_2462[1]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_57_reg_2462_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state37),
        .D(H_filter_FIR_kernel_q0[2]),
        .Q(H_filter_FIR_kernel_load_57_reg_2462[2]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_57_reg_2462_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state37),
        .D(H_filter_FIR_kernel_q0[3]),
        .Q(H_filter_FIR_kernel_load_57_reg_2462[3]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_57_reg_2462_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state37),
        .D(H_filter_FIR_kernel_q0[4]),
        .Q(H_filter_FIR_kernel_load_57_reg_2462[4]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_57_reg_2462_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state37),
        .D(H_filter_FIR_kernel_q0[5]),
        .Q(H_filter_FIR_kernel_load_57_reg_2462[5]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_57_reg_2462_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state37),
        .D(H_filter_FIR_kernel_q0[6]),
        .Q(H_filter_FIR_kernel_load_57_reg_2462[6]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_57_reg_2462_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state37),
        .D(H_filter_FIR_kernel_q0[7]),
        .Q(H_filter_FIR_kernel_load_57_reg_2462[7]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_57_reg_2462_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state37),
        .D(H_filter_FIR_kernel_q0[8]),
        .Q(H_filter_FIR_kernel_load_57_reg_2462[8]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_57_reg_2462_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state37),
        .D(H_filter_FIR_kernel_q0[9]),
        .Q(H_filter_FIR_kernel_load_57_reg_2462[9]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_76_reg_2478_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state41),
        .D(H_filter_FIR_kernel_q1[0]),
        .Q(H_filter_FIR_kernel_load_76_reg_2478[0]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_76_reg_2478_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state41),
        .D(H_filter_FIR_kernel_q1[10]),
        .Q(H_filter_FIR_kernel_load_76_reg_2478[10]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_76_reg_2478_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state41),
        .D(H_filter_FIR_kernel_q1[11]),
        .Q(H_filter_FIR_kernel_load_76_reg_2478[11]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_76_reg_2478_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state41),
        .D(H_filter_FIR_kernel_q1[12]),
        .Q(H_filter_FIR_kernel_load_76_reg_2478[12]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_76_reg_2478_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state41),
        .D(H_filter_FIR_kernel_q1[13]),
        .Q(H_filter_FIR_kernel_load_76_reg_2478[13]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_76_reg_2478_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state41),
        .D(H_filter_FIR_kernel_q1[14]),
        .Q(H_filter_FIR_kernel_load_76_reg_2478[14]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_76_reg_2478_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state41),
        .D(H_filter_FIR_kernel_q1[15]),
        .Q(H_filter_FIR_kernel_load_76_reg_2478[15]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_76_reg_2478_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state41),
        .D(H_filter_FIR_kernel_q1[1]),
        .Q(H_filter_FIR_kernel_load_76_reg_2478[1]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_76_reg_2478_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state41),
        .D(H_filter_FIR_kernel_q1[2]),
        .Q(H_filter_FIR_kernel_load_76_reg_2478[2]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_76_reg_2478_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state41),
        .D(H_filter_FIR_kernel_q1[3]),
        .Q(H_filter_FIR_kernel_load_76_reg_2478[3]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_76_reg_2478_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state41),
        .D(H_filter_FIR_kernel_q1[4]),
        .Q(H_filter_FIR_kernel_load_76_reg_2478[4]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_76_reg_2478_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state41),
        .D(H_filter_FIR_kernel_q1[5]),
        .Q(H_filter_FIR_kernel_load_76_reg_2478[5]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_76_reg_2478_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state41),
        .D(H_filter_FIR_kernel_q1[6]),
        .Q(H_filter_FIR_kernel_load_76_reg_2478[6]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_76_reg_2478_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state41),
        .D(H_filter_FIR_kernel_q1[7]),
        .Q(H_filter_FIR_kernel_load_76_reg_2478[7]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_76_reg_2478_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state41),
        .D(H_filter_FIR_kernel_q1[8]),
        .Q(H_filter_FIR_kernel_load_76_reg_2478[8]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_76_reg_2478_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state41),
        .D(H_filter_FIR_kernel_q1[9]),
        .Q(H_filter_FIR_kernel_load_76_reg_2478[9]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_78_reg_2361_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(H_filter_FIR_kernel_q1[0]),
        .Q(H_filter_FIR_kernel_load_78_reg_2361[0]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_78_reg_2361_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(H_filter_FIR_kernel_q1[10]),
        .Q(H_filter_FIR_kernel_load_78_reg_2361[10]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_78_reg_2361_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(H_filter_FIR_kernel_q1[11]),
        .Q(H_filter_FIR_kernel_load_78_reg_2361[11]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_78_reg_2361_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(H_filter_FIR_kernel_q1[12]),
        .Q(H_filter_FIR_kernel_load_78_reg_2361[12]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_78_reg_2361_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(H_filter_FIR_kernel_q1[13]),
        .Q(H_filter_FIR_kernel_load_78_reg_2361[13]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_78_reg_2361_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(H_filter_FIR_kernel_q1[14]),
        .Q(H_filter_FIR_kernel_load_78_reg_2361[14]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_78_reg_2361_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(H_filter_FIR_kernel_q1[15]),
        .Q(H_filter_FIR_kernel_load_78_reg_2361[15]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_78_reg_2361_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(H_filter_FIR_kernel_q1[1]),
        .Q(H_filter_FIR_kernel_load_78_reg_2361[1]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_78_reg_2361_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(H_filter_FIR_kernel_q1[2]),
        .Q(H_filter_FIR_kernel_load_78_reg_2361[2]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_78_reg_2361_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(H_filter_FIR_kernel_q1[3]),
        .Q(H_filter_FIR_kernel_load_78_reg_2361[3]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_78_reg_2361_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(H_filter_FIR_kernel_q1[4]),
        .Q(H_filter_FIR_kernel_load_78_reg_2361[4]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_78_reg_2361_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(H_filter_FIR_kernel_q1[5]),
        .Q(H_filter_FIR_kernel_load_78_reg_2361[5]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_78_reg_2361_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(H_filter_FIR_kernel_q1[6]),
        .Q(H_filter_FIR_kernel_load_78_reg_2361[6]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_78_reg_2361_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(H_filter_FIR_kernel_q1[7]),
        .Q(H_filter_FIR_kernel_load_78_reg_2361[7]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_78_reg_2361_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(H_filter_FIR_kernel_q1[8]),
        .Q(H_filter_FIR_kernel_load_78_reg_2361[8]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_78_reg_2361_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(H_filter_FIR_kernel_q1[9]),
        .Q(H_filter_FIR_kernel_load_78_reg_2361[9]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_86_reg_2561_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state49),
        .D(H_filter_FIR_kernel_q1[0]),
        .Q(H_filter_FIR_kernel_load_86_reg_2561[0]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_86_reg_2561_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state49),
        .D(H_filter_FIR_kernel_q1[10]),
        .Q(H_filter_FIR_kernel_load_86_reg_2561[10]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_86_reg_2561_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state49),
        .D(H_filter_FIR_kernel_q1[11]),
        .Q(H_filter_FIR_kernel_load_86_reg_2561[11]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_86_reg_2561_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state49),
        .D(H_filter_FIR_kernel_q1[12]),
        .Q(H_filter_FIR_kernel_load_86_reg_2561[12]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_86_reg_2561_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state49),
        .D(H_filter_FIR_kernel_q1[13]),
        .Q(H_filter_FIR_kernel_load_86_reg_2561[13]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_86_reg_2561_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state49),
        .D(H_filter_FIR_kernel_q1[14]),
        .Q(H_filter_FIR_kernel_load_86_reg_2561[14]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_86_reg_2561_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state49),
        .D(H_filter_FIR_kernel_q1[15]),
        .Q(H_filter_FIR_kernel_load_86_reg_2561[15]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_86_reg_2561_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state49),
        .D(H_filter_FIR_kernel_q1[1]),
        .Q(H_filter_FIR_kernel_load_86_reg_2561[1]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_86_reg_2561_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state49),
        .D(H_filter_FIR_kernel_q1[2]),
        .Q(H_filter_FIR_kernel_load_86_reg_2561[2]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_86_reg_2561_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state49),
        .D(H_filter_FIR_kernel_q1[3]),
        .Q(H_filter_FIR_kernel_load_86_reg_2561[3]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_86_reg_2561_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state49),
        .D(H_filter_FIR_kernel_q1[4]),
        .Q(H_filter_FIR_kernel_load_86_reg_2561[4]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_86_reg_2561_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state49),
        .D(H_filter_FIR_kernel_q1[5]),
        .Q(H_filter_FIR_kernel_load_86_reg_2561[5]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_86_reg_2561_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state49),
        .D(H_filter_FIR_kernel_q1[6]),
        .Q(H_filter_FIR_kernel_load_86_reg_2561[6]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_86_reg_2561_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state49),
        .D(H_filter_FIR_kernel_q1[7]),
        .Q(H_filter_FIR_kernel_load_86_reg_2561[7]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_86_reg_2561_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state49),
        .D(H_filter_FIR_kernel_q1[8]),
        .Q(H_filter_FIR_kernel_load_86_reg_2561[8]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_86_reg_2561_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state49),
        .D(H_filter_FIR_kernel_q1[9]),
        .Q(H_filter_FIR_kernel_load_86_reg_2561[9]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_92_reg_2576_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state50),
        .D(H_filter_FIR_kernel_q0[0]),
        .Q(H_filter_FIR_kernel_load_92_reg_2576[0]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_92_reg_2576_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state50),
        .D(H_filter_FIR_kernel_q0[10]),
        .Q(H_filter_FIR_kernel_load_92_reg_2576[10]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_92_reg_2576_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state50),
        .D(H_filter_FIR_kernel_q0[11]),
        .Q(H_filter_FIR_kernel_load_92_reg_2576[11]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_92_reg_2576_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state50),
        .D(H_filter_FIR_kernel_q0[12]),
        .Q(H_filter_FIR_kernel_load_92_reg_2576[12]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_92_reg_2576_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state50),
        .D(H_filter_FIR_kernel_q0[13]),
        .Q(H_filter_FIR_kernel_load_92_reg_2576[13]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_92_reg_2576_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state50),
        .D(H_filter_FIR_kernel_q0[14]),
        .Q(H_filter_FIR_kernel_load_92_reg_2576[14]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_92_reg_2576_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state50),
        .D(H_filter_FIR_kernel_q0[15]),
        .Q(H_filter_FIR_kernel_load_92_reg_2576[15]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_92_reg_2576_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state50),
        .D(H_filter_FIR_kernel_q0[1]),
        .Q(H_filter_FIR_kernel_load_92_reg_2576[1]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_92_reg_2576_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state50),
        .D(H_filter_FIR_kernel_q0[2]),
        .Q(H_filter_FIR_kernel_load_92_reg_2576[2]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_92_reg_2576_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state50),
        .D(H_filter_FIR_kernel_q0[3]),
        .Q(H_filter_FIR_kernel_load_92_reg_2576[3]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_92_reg_2576_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state50),
        .D(H_filter_FIR_kernel_q0[4]),
        .Q(H_filter_FIR_kernel_load_92_reg_2576[4]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_92_reg_2576_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state50),
        .D(H_filter_FIR_kernel_q0[5]),
        .Q(H_filter_FIR_kernel_load_92_reg_2576[5]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_92_reg_2576_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state50),
        .D(H_filter_FIR_kernel_q0[6]),
        .Q(H_filter_FIR_kernel_load_92_reg_2576[6]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_92_reg_2576_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state50),
        .D(H_filter_FIR_kernel_q0[7]),
        .Q(H_filter_FIR_kernel_load_92_reg_2576[7]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_92_reg_2576_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state50),
        .D(H_filter_FIR_kernel_q0[8]),
        .Q(H_filter_FIR_kernel_load_92_reg_2576[8]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_92_reg_2576_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state50),
        .D(H_filter_FIR_kernel_q0[9]),
        .Q(H_filter_FIR_kernel_load_92_reg_2576[9]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_reg_2535_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(H_filter_FIR_kernel_q1[0]),
        .Q(H_filter_FIR_kernel_load_reg_2535[0]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_reg_2535_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(H_filter_FIR_kernel_q1[10]),
        .Q(H_filter_FIR_kernel_load_reg_2535[10]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_reg_2535_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(H_filter_FIR_kernel_q1[11]),
        .Q(H_filter_FIR_kernel_load_reg_2535[11]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_reg_2535_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(H_filter_FIR_kernel_q1[12]),
        .Q(H_filter_FIR_kernel_load_reg_2535[12]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_reg_2535_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(H_filter_FIR_kernel_q1[13]),
        .Q(H_filter_FIR_kernel_load_reg_2535[13]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_reg_2535_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(H_filter_FIR_kernel_q1[14]),
        .Q(H_filter_FIR_kernel_load_reg_2535[14]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_reg_2535_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(H_filter_FIR_kernel_q1[15]),
        .Q(H_filter_FIR_kernel_load_reg_2535[15]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_reg_2535_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(H_filter_FIR_kernel_q1[1]),
        .Q(H_filter_FIR_kernel_load_reg_2535[1]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_reg_2535_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(H_filter_FIR_kernel_q1[2]),
        .Q(H_filter_FIR_kernel_load_reg_2535[2]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_reg_2535_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(H_filter_FIR_kernel_q1[3]),
        .Q(H_filter_FIR_kernel_load_reg_2535[3]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_reg_2535_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(H_filter_FIR_kernel_q1[4]),
        .Q(H_filter_FIR_kernel_load_reg_2535[4]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_reg_2535_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(H_filter_FIR_kernel_q1[5]),
        .Q(H_filter_FIR_kernel_load_reg_2535[5]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_reg_2535_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(H_filter_FIR_kernel_q1[6]),
        .Q(H_filter_FIR_kernel_load_reg_2535[6]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_reg_2535_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(H_filter_FIR_kernel_q1[7]),
        .Q(H_filter_FIR_kernel_load_reg_2535[7]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_reg_2535_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(H_filter_FIR_kernel_q1[8]),
        .Q(H_filter_FIR_kernel_load_reg_2535[8]),
        .R(1'b0));
  FDRE \H_filter_FIR_kernel_load_reg_2535_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(H_filter_FIR_kernel_q1[9]),
        .Q(H_filter_FIR_kernel_load_reg_2535[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    ack_in_t_i_1
       (.I0(ap_rst_n),
        .O(ap_rst_n_inv));
  FDRE \add_ln66_12_reg_2514_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(ama_addmuladd_17s_17s_10ns_27s_28_4_1_U28_n_27),
        .Q(add_ln66_12_reg_2514[0]),
        .R(1'b0));
  FDRE \add_ln66_12_reg_2514_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(ama_addmuladd_17s_17s_10ns_27s_28_4_1_U28_n_17),
        .Q(add_ln66_12_reg_2514[10]),
        .R(1'b0));
  FDRE \add_ln66_12_reg_2514_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(ama_addmuladd_17s_17s_10ns_27s_28_4_1_U28_n_16),
        .Q(add_ln66_12_reg_2514[11]),
        .R(1'b0));
  FDRE \add_ln66_12_reg_2514_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(ama_addmuladd_17s_17s_10ns_27s_28_4_1_U28_n_15),
        .Q(add_ln66_12_reg_2514[12]),
        .R(1'b0));
  FDRE \add_ln66_12_reg_2514_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(ama_addmuladd_17s_17s_10ns_27s_28_4_1_U28_n_14),
        .Q(add_ln66_12_reg_2514[13]),
        .R(1'b0));
  FDRE \add_ln66_12_reg_2514_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(ama_addmuladd_17s_17s_10ns_27s_28_4_1_U28_n_13),
        .Q(add_ln66_12_reg_2514[14]),
        .R(1'b0));
  FDRE \add_ln66_12_reg_2514_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(ama_addmuladd_17s_17s_10ns_27s_28_4_1_U28_n_12),
        .Q(add_ln66_12_reg_2514[15]),
        .R(1'b0));
  FDRE \add_ln66_12_reg_2514_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(ama_addmuladd_17s_17s_10ns_27s_28_4_1_U28_n_11),
        .Q(add_ln66_12_reg_2514[16]),
        .R(1'b0));
  FDRE \add_ln66_12_reg_2514_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(ama_addmuladd_17s_17s_10ns_27s_28_4_1_U28_n_10),
        .Q(add_ln66_12_reg_2514[17]),
        .R(1'b0));
  FDRE \add_ln66_12_reg_2514_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(ama_addmuladd_17s_17s_10ns_27s_28_4_1_U28_n_9),
        .Q(add_ln66_12_reg_2514[18]),
        .R(1'b0));
  FDRE \add_ln66_12_reg_2514_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(ama_addmuladd_17s_17s_10ns_27s_28_4_1_U28_n_8),
        .Q(add_ln66_12_reg_2514[19]),
        .R(1'b0));
  FDRE \add_ln66_12_reg_2514_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(ama_addmuladd_17s_17s_10ns_27s_28_4_1_U28_n_26),
        .Q(add_ln66_12_reg_2514[1]),
        .R(1'b0));
  FDRE \add_ln66_12_reg_2514_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(ama_addmuladd_17s_17s_10ns_27s_28_4_1_U28_n_7),
        .Q(add_ln66_12_reg_2514[20]),
        .R(1'b0));
  FDRE \add_ln66_12_reg_2514_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(ama_addmuladd_17s_17s_10ns_27s_28_4_1_U28_n_6),
        .Q(add_ln66_12_reg_2514[21]),
        .R(1'b0));
  FDRE \add_ln66_12_reg_2514_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(ama_addmuladd_17s_17s_10ns_27s_28_4_1_U28_n_5),
        .Q(add_ln66_12_reg_2514[22]),
        .R(1'b0));
  FDRE \add_ln66_12_reg_2514_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(ama_addmuladd_17s_17s_10ns_27s_28_4_1_U28_n_4),
        .Q(add_ln66_12_reg_2514[23]),
        .R(1'b0));
  FDRE \add_ln66_12_reg_2514_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(ama_addmuladd_17s_17s_10ns_27s_28_4_1_U28_n_3),
        .Q(add_ln66_12_reg_2514[24]),
        .R(1'b0));
  FDRE \add_ln66_12_reg_2514_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(ama_addmuladd_17s_17s_10ns_27s_28_4_1_U28_n_2),
        .Q(add_ln66_12_reg_2514[25]),
        .R(1'b0));
  FDRE \add_ln66_12_reg_2514_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(ama_addmuladd_17s_17s_10ns_27s_28_4_1_U28_n_1),
        .Q(add_ln66_12_reg_2514[26]),
        .R(1'b0));
  FDRE \add_ln66_12_reg_2514_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(ama_addmuladd_17s_17s_10ns_27s_28_4_1_U28_n_0),
        .Q(add_ln66_12_reg_2514[27]),
        .R(1'b0));
  FDRE \add_ln66_12_reg_2514_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(ama_addmuladd_17s_17s_10ns_27s_28_4_1_U28_n_25),
        .Q(add_ln66_12_reg_2514[2]),
        .R(1'b0));
  FDRE \add_ln66_12_reg_2514_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(ama_addmuladd_17s_17s_10ns_27s_28_4_1_U28_n_24),
        .Q(add_ln66_12_reg_2514[3]),
        .R(1'b0));
  FDRE \add_ln66_12_reg_2514_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(ama_addmuladd_17s_17s_10ns_27s_28_4_1_U28_n_23),
        .Q(add_ln66_12_reg_2514[4]),
        .R(1'b0));
  FDRE \add_ln66_12_reg_2514_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(ama_addmuladd_17s_17s_10ns_27s_28_4_1_U28_n_22),
        .Q(add_ln66_12_reg_2514[5]),
        .R(1'b0));
  FDRE \add_ln66_12_reg_2514_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(ama_addmuladd_17s_17s_10ns_27s_28_4_1_U28_n_21),
        .Q(add_ln66_12_reg_2514[6]),
        .R(1'b0));
  FDRE \add_ln66_12_reg_2514_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(ama_addmuladd_17s_17s_10ns_27s_28_4_1_U28_n_20),
        .Q(add_ln66_12_reg_2514[7]),
        .R(1'b0));
  FDRE \add_ln66_12_reg_2514_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(ama_addmuladd_17s_17s_10ns_27s_28_4_1_U28_n_19),
        .Q(add_ln66_12_reg_2514[8]),
        .R(1'b0));
  FDRE \add_ln66_12_reg_2514_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(ama_addmuladd_17s_17s_10ns_27s_28_4_1_U28_n_18),
        .Q(add_ln66_12_reg_2514[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln66_15_reg_2530[15]_i_2 
       (.I0(ama_addmuladd_16s_16s_9ns_27s_28_4_1_U29_n_12),
        .I1(add_ln66_12_reg_2514[15]),
        .O(\add_ln66_15_reg_2530[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln66_15_reg_2530[15]_i_3 
       (.I0(ama_addmuladd_16s_16s_9ns_27s_28_4_1_U29_n_13),
        .I1(add_ln66_12_reg_2514[14]),
        .O(\add_ln66_15_reg_2530[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln66_15_reg_2530[15]_i_4 
       (.I0(ama_addmuladd_16s_16s_9ns_27s_28_4_1_U29_n_14),
        .I1(add_ln66_12_reg_2514[13]),
        .O(\add_ln66_15_reg_2530[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln66_15_reg_2530[15]_i_5 
       (.I0(ama_addmuladd_16s_16s_9ns_27s_28_4_1_U29_n_15),
        .I1(add_ln66_12_reg_2514[12]),
        .O(\add_ln66_15_reg_2530[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln66_15_reg_2530[15]_i_6 
       (.I0(ama_addmuladd_16s_16s_9ns_27s_28_4_1_U29_n_16),
        .I1(add_ln66_12_reg_2514[11]),
        .O(\add_ln66_15_reg_2530[15]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln66_15_reg_2530[15]_i_7 
       (.I0(ama_addmuladd_16s_16s_9ns_27s_28_4_1_U29_n_17),
        .I1(add_ln66_12_reg_2514[10]),
        .O(\add_ln66_15_reg_2530[15]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln66_15_reg_2530[15]_i_8 
       (.I0(ama_addmuladd_16s_16s_9ns_27s_28_4_1_U29_n_18),
        .I1(add_ln66_12_reg_2514[9]),
        .O(\add_ln66_15_reg_2530[15]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln66_15_reg_2530[15]_i_9 
       (.I0(ama_addmuladd_16s_16s_9ns_27s_28_4_1_U29_n_19),
        .I1(add_ln66_12_reg_2514[8]),
        .O(\add_ln66_15_reg_2530[15]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln66_15_reg_2530[23]_i_2 
       (.I0(ama_addmuladd_16s_16s_9ns_27s_28_4_1_U29_n_4),
        .I1(add_ln66_12_reg_2514[23]),
        .O(\add_ln66_15_reg_2530[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln66_15_reg_2530[23]_i_3 
       (.I0(ama_addmuladd_16s_16s_9ns_27s_28_4_1_U29_n_5),
        .I1(add_ln66_12_reg_2514[22]),
        .O(\add_ln66_15_reg_2530[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln66_15_reg_2530[23]_i_4 
       (.I0(ama_addmuladd_16s_16s_9ns_27s_28_4_1_U29_n_6),
        .I1(add_ln66_12_reg_2514[21]),
        .O(\add_ln66_15_reg_2530[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln66_15_reg_2530[23]_i_5 
       (.I0(ama_addmuladd_16s_16s_9ns_27s_28_4_1_U29_n_7),
        .I1(add_ln66_12_reg_2514[20]),
        .O(\add_ln66_15_reg_2530[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln66_15_reg_2530[23]_i_6 
       (.I0(ama_addmuladd_16s_16s_9ns_27s_28_4_1_U29_n_8),
        .I1(add_ln66_12_reg_2514[19]),
        .O(\add_ln66_15_reg_2530[23]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln66_15_reg_2530[23]_i_7 
       (.I0(ama_addmuladd_16s_16s_9ns_27s_28_4_1_U29_n_9),
        .I1(add_ln66_12_reg_2514[18]),
        .O(\add_ln66_15_reg_2530[23]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln66_15_reg_2530[23]_i_8 
       (.I0(ama_addmuladd_16s_16s_9ns_27s_28_4_1_U29_n_10),
        .I1(add_ln66_12_reg_2514[17]),
        .O(\add_ln66_15_reg_2530[23]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln66_15_reg_2530[23]_i_9 
       (.I0(ama_addmuladd_16s_16s_9ns_27s_28_4_1_U29_n_11),
        .I1(add_ln66_12_reg_2514[16]),
        .O(\add_ln66_15_reg_2530[23]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln66_15_reg_2530[28]_i_2 
       (.I0(ama_addmuladd_16s_16s_9ns_27s_28_4_1_U29_n_0),
        .O(\add_ln66_15_reg_2530[28]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln66_15_reg_2530[28]_i_4 
       (.I0(ama_addmuladd_16s_16s_9ns_27s_28_4_1_U29_n_1),
        .I1(add_ln66_12_reg_2514[26]),
        .O(\add_ln66_15_reg_2530[28]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln66_15_reg_2530[28]_i_5 
       (.I0(ama_addmuladd_16s_16s_9ns_27s_28_4_1_U29_n_2),
        .I1(add_ln66_12_reg_2514[25]),
        .O(\add_ln66_15_reg_2530[28]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln66_15_reg_2530[28]_i_6 
       (.I0(ama_addmuladd_16s_16s_9ns_27s_28_4_1_U29_n_3),
        .I1(add_ln66_12_reg_2514[24]),
        .O(\add_ln66_15_reg_2530[28]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln66_15_reg_2530[7]_i_2 
       (.I0(ama_addmuladd_16s_16s_9ns_27s_28_4_1_U29_n_20),
        .I1(add_ln66_12_reg_2514[7]),
        .O(\add_ln66_15_reg_2530[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln66_15_reg_2530[7]_i_3 
       (.I0(ama_addmuladd_16s_16s_9ns_27s_28_4_1_U29_n_21),
        .I1(add_ln66_12_reg_2514[6]),
        .O(\add_ln66_15_reg_2530[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln66_15_reg_2530[7]_i_4 
       (.I0(ama_addmuladd_16s_16s_9ns_27s_28_4_1_U29_n_22),
        .I1(add_ln66_12_reg_2514[5]),
        .O(\add_ln66_15_reg_2530[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln66_15_reg_2530[7]_i_5 
       (.I0(ama_addmuladd_16s_16s_9ns_27s_28_4_1_U29_n_23),
        .I1(add_ln66_12_reg_2514[4]),
        .O(\add_ln66_15_reg_2530[7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln66_15_reg_2530[7]_i_6 
       (.I0(ama_addmuladd_16s_16s_9ns_27s_28_4_1_U29_n_24),
        .I1(add_ln66_12_reg_2514[3]),
        .O(\add_ln66_15_reg_2530[7]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln66_15_reg_2530[7]_i_7 
       (.I0(ama_addmuladd_16s_16s_9ns_27s_28_4_1_U29_n_25),
        .I1(add_ln66_12_reg_2514[2]),
        .O(\add_ln66_15_reg_2530[7]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln66_15_reg_2530[7]_i_8 
       (.I0(ama_addmuladd_16s_16s_9ns_27s_28_4_1_U29_n_26),
        .I1(add_ln66_12_reg_2514[1]),
        .O(\add_ln66_15_reg_2530[7]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln66_15_reg_2530[7]_i_9 
       (.I0(ama_addmuladd_16s_16s_9ns_27s_28_4_1_U29_n_27),
        .I1(add_ln66_12_reg_2514[0]),
        .O(\add_ln66_15_reg_2530[7]_i_9_n_0 ));
  FDRE \add_ln66_15_reg_2530_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(add_ln66_15_fu_1098_p2[0]),
        .Q(add_ln66_15_reg_2530[0]),
        .R(1'b0));
  FDRE \add_ln66_15_reg_2530_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(add_ln66_15_fu_1098_p2[10]),
        .Q(add_ln66_15_reg_2530[10]),
        .R(1'b0));
  FDRE \add_ln66_15_reg_2530_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(add_ln66_15_fu_1098_p2[11]),
        .Q(add_ln66_15_reg_2530[11]),
        .R(1'b0));
  FDRE \add_ln66_15_reg_2530_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(add_ln66_15_fu_1098_p2[12]),
        .Q(add_ln66_15_reg_2530[12]),
        .R(1'b0));
  FDRE \add_ln66_15_reg_2530_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(add_ln66_15_fu_1098_p2[13]),
        .Q(add_ln66_15_reg_2530[13]),
        .R(1'b0));
  FDRE \add_ln66_15_reg_2530_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(add_ln66_15_fu_1098_p2[14]),
        .Q(add_ln66_15_reg_2530[14]),
        .R(1'b0));
  FDRE \add_ln66_15_reg_2530_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(add_ln66_15_fu_1098_p2[15]),
        .Q(add_ln66_15_reg_2530[15]),
        .R(1'b0));
  CARRY8 \add_ln66_15_reg_2530_reg[15]_i_1 
       (.CI(\add_ln66_15_reg_2530_reg[7]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\add_ln66_15_reg_2530_reg[15]_i_1_n_0 ,\add_ln66_15_reg_2530_reg[15]_i_1_n_1 ,\add_ln66_15_reg_2530_reg[15]_i_1_n_2 ,\add_ln66_15_reg_2530_reg[15]_i_1_n_3 ,\add_ln66_15_reg_2530_reg[15]_i_1_n_4 ,\add_ln66_15_reg_2530_reg[15]_i_1_n_5 ,\add_ln66_15_reg_2530_reg[15]_i_1_n_6 ,\add_ln66_15_reg_2530_reg[15]_i_1_n_7 }),
        .DI({ama_addmuladd_16s_16s_9ns_27s_28_4_1_U29_n_12,ama_addmuladd_16s_16s_9ns_27s_28_4_1_U29_n_13,ama_addmuladd_16s_16s_9ns_27s_28_4_1_U29_n_14,ama_addmuladd_16s_16s_9ns_27s_28_4_1_U29_n_15,ama_addmuladd_16s_16s_9ns_27s_28_4_1_U29_n_16,ama_addmuladd_16s_16s_9ns_27s_28_4_1_U29_n_17,ama_addmuladd_16s_16s_9ns_27s_28_4_1_U29_n_18,ama_addmuladd_16s_16s_9ns_27s_28_4_1_U29_n_19}),
        .O(add_ln66_15_fu_1098_p2[15:8]),
        .S({\add_ln66_15_reg_2530[15]_i_2_n_0 ,\add_ln66_15_reg_2530[15]_i_3_n_0 ,\add_ln66_15_reg_2530[15]_i_4_n_0 ,\add_ln66_15_reg_2530[15]_i_5_n_0 ,\add_ln66_15_reg_2530[15]_i_6_n_0 ,\add_ln66_15_reg_2530[15]_i_7_n_0 ,\add_ln66_15_reg_2530[15]_i_8_n_0 ,\add_ln66_15_reg_2530[15]_i_9_n_0 }));
  FDRE \add_ln66_15_reg_2530_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(add_ln66_15_fu_1098_p2[16]),
        .Q(add_ln66_15_reg_2530[16]),
        .R(1'b0));
  FDRE \add_ln66_15_reg_2530_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(add_ln66_15_fu_1098_p2[17]),
        .Q(add_ln66_15_reg_2530[17]),
        .R(1'b0));
  FDRE \add_ln66_15_reg_2530_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(add_ln66_15_fu_1098_p2[18]),
        .Q(add_ln66_15_reg_2530[18]),
        .R(1'b0));
  FDRE \add_ln66_15_reg_2530_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(add_ln66_15_fu_1098_p2[19]),
        .Q(add_ln66_15_reg_2530[19]),
        .R(1'b0));
  FDRE \add_ln66_15_reg_2530_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(add_ln66_15_fu_1098_p2[1]),
        .Q(add_ln66_15_reg_2530[1]),
        .R(1'b0));
  FDRE \add_ln66_15_reg_2530_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(add_ln66_15_fu_1098_p2[20]),
        .Q(add_ln66_15_reg_2530[20]),
        .R(1'b0));
  FDRE \add_ln66_15_reg_2530_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(add_ln66_15_fu_1098_p2[21]),
        .Q(add_ln66_15_reg_2530[21]),
        .R(1'b0));
  FDRE \add_ln66_15_reg_2530_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(add_ln66_15_fu_1098_p2[22]),
        .Q(add_ln66_15_reg_2530[22]),
        .R(1'b0));
  FDRE \add_ln66_15_reg_2530_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(add_ln66_15_fu_1098_p2[23]),
        .Q(add_ln66_15_reg_2530[23]),
        .R(1'b0));
  CARRY8 \add_ln66_15_reg_2530_reg[23]_i_1 
       (.CI(\add_ln66_15_reg_2530_reg[15]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\add_ln66_15_reg_2530_reg[23]_i_1_n_0 ,\add_ln66_15_reg_2530_reg[23]_i_1_n_1 ,\add_ln66_15_reg_2530_reg[23]_i_1_n_2 ,\add_ln66_15_reg_2530_reg[23]_i_1_n_3 ,\add_ln66_15_reg_2530_reg[23]_i_1_n_4 ,\add_ln66_15_reg_2530_reg[23]_i_1_n_5 ,\add_ln66_15_reg_2530_reg[23]_i_1_n_6 ,\add_ln66_15_reg_2530_reg[23]_i_1_n_7 }),
        .DI({ama_addmuladd_16s_16s_9ns_27s_28_4_1_U29_n_4,ama_addmuladd_16s_16s_9ns_27s_28_4_1_U29_n_5,ama_addmuladd_16s_16s_9ns_27s_28_4_1_U29_n_6,ama_addmuladd_16s_16s_9ns_27s_28_4_1_U29_n_7,ama_addmuladd_16s_16s_9ns_27s_28_4_1_U29_n_8,ama_addmuladd_16s_16s_9ns_27s_28_4_1_U29_n_9,ama_addmuladd_16s_16s_9ns_27s_28_4_1_U29_n_10,ama_addmuladd_16s_16s_9ns_27s_28_4_1_U29_n_11}),
        .O(add_ln66_15_fu_1098_p2[23:16]),
        .S({\add_ln66_15_reg_2530[23]_i_2_n_0 ,\add_ln66_15_reg_2530[23]_i_3_n_0 ,\add_ln66_15_reg_2530[23]_i_4_n_0 ,\add_ln66_15_reg_2530[23]_i_5_n_0 ,\add_ln66_15_reg_2530[23]_i_6_n_0 ,\add_ln66_15_reg_2530[23]_i_7_n_0 ,\add_ln66_15_reg_2530[23]_i_8_n_0 ,\add_ln66_15_reg_2530[23]_i_9_n_0 }));
  FDRE \add_ln66_15_reg_2530_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(add_ln66_15_fu_1098_p2[24]),
        .Q(add_ln66_15_reg_2530[24]),
        .R(1'b0));
  FDRE \add_ln66_15_reg_2530_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(add_ln66_15_fu_1098_p2[25]),
        .Q(add_ln66_15_reg_2530[25]),
        .R(1'b0));
  FDRE \add_ln66_15_reg_2530_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(add_ln66_15_fu_1098_p2[26]),
        .Q(add_ln66_15_reg_2530[26]),
        .R(1'b0));
  FDRE \add_ln66_15_reg_2530_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(add_ln66_15_fu_1098_p2[27]),
        .Q(add_ln66_15_reg_2530[27]),
        .R(1'b0));
  FDRE \add_ln66_15_reg_2530_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(add_ln66_15_fu_1098_p2[28]),
        .Q(add_ln66_15_reg_2530[28]),
        .R(1'b0));
  CARRY8 \add_ln66_15_reg_2530_reg[28]_i_1 
       (.CI(\add_ln66_15_reg_2530_reg[23]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_add_ln66_15_reg_2530_reg[28]_i_1_CO_UNCONNECTED [7:4],\add_ln66_15_reg_2530_reg[28]_i_1_n_4 ,\add_ln66_15_reg_2530_reg[28]_i_1_n_5 ,\add_ln66_15_reg_2530_reg[28]_i_1_n_6 ,\add_ln66_15_reg_2530_reg[28]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,\add_ln66_15_reg_2530[28]_i_2_n_0 ,ama_addmuladd_16s_16s_9ns_27s_28_4_1_U29_n_1,ama_addmuladd_16s_16s_9ns_27s_28_4_1_U29_n_2,ama_addmuladd_16s_16s_9ns_27s_28_4_1_U29_n_3}),
        .O({\NLW_add_ln66_15_reg_2530_reg[28]_i_1_O_UNCONNECTED [7:5],add_ln66_15_fu_1098_p2[28:24]}),
        .S({1'b0,1'b0,1'b0,1'b1,ama_addmuladd_16s_16s_9ns_27s_28_4_1_U29_n_29,\add_ln66_15_reg_2530[28]_i_4_n_0 ,\add_ln66_15_reg_2530[28]_i_5_n_0 ,\add_ln66_15_reg_2530[28]_i_6_n_0 }));
  FDRE \add_ln66_15_reg_2530_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(add_ln66_15_fu_1098_p2[2]),
        .Q(add_ln66_15_reg_2530[2]),
        .R(1'b0));
  FDRE \add_ln66_15_reg_2530_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(add_ln66_15_fu_1098_p2[3]),
        .Q(add_ln66_15_reg_2530[3]),
        .R(1'b0));
  FDRE \add_ln66_15_reg_2530_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(add_ln66_15_fu_1098_p2[4]),
        .Q(add_ln66_15_reg_2530[4]),
        .R(1'b0));
  FDRE \add_ln66_15_reg_2530_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(add_ln66_15_fu_1098_p2[5]),
        .Q(add_ln66_15_reg_2530[5]),
        .R(1'b0));
  FDRE \add_ln66_15_reg_2530_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(add_ln66_15_fu_1098_p2[6]),
        .Q(add_ln66_15_reg_2530[6]),
        .R(1'b0));
  FDRE \add_ln66_15_reg_2530_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(add_ln66_15_fu_1098_p2[7]),
        .Q(add_ln66_15_reg_2530[7]),
        .R(1'b0));
  CARRY8 \add_ln66_15_reg_2530_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\add_ln66_15_reg_2530_reg[7]_i_1_n_0 ,\add_ln66_15_reg_2530_reg[7]_i_1_n_1 ,\add_ln66_15_reg_2530_reg[7]_i_1_n_2 ,\add_ln66_15_reg_2530_reg[7]_i_1_n_3 ,\add_ln66_15_reg_2530_reg[7]_i_1_n_4 ,\add_ln66_15_reg_2530_reg[7]_i_1_n_5 ,\add_ln66_15_reg_2530_reg[7]_i_1_n_6 ,\add_ln66_15_reg_2530_reg[7]_i_1_n_7 }),
        .DI({ama_addmuladd_16s_16s_9ns_27s_28_4_1_U29_n_20,ama_addmuladd_16s_16s_9ns_27s_28_4_1_U29_n_21,ama_addmuladd_16s_16s_9ns_27s_28_4_1_U29_n_22,ama_addmuladd_16s_16s_9ns_27s_28_4_1_U29_n_23,ama_addmuladd_16s_16s_9ns_27s_28_4_1_U29_n_24,ama_addmuladd_16s_16s_9ns_27s_28_4_1_U29_n_25,ama_addmuladd_16s_16s_9ns_27s_28_4_1_U29_n_26,ama_addmuladd_16s_16s_9ns_27s_28_4_1_U29_n_27}),
        .O(add_ln66_15_fu_1098_p2[7:0]),
        .S({\add_ln66_15_reg_2530[7]_i_2_n_0 ,\add_ln66_15_reg_2530[7]_i_3_n_0 ,\add_ln66_15_reg_2530[7]_i_4_n_0 ,\add_ln66_15_reg_2530[7]_i_5_n_0 ,\add_ln66_15_reg_2530[7]_i_6_n_0 ,\add_ln66_15_reg_2530[7]_i_7_n_0 ,\add_ln66_15_reg_2530[7]_i_8_n_0 ,\add_ln66_15_reg_2530[7]_i_9_n_0 }));
  FDRE \add_ln66_15_reg_2530_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(add_ln66_15_fu_1098_p2[8]),
        .Q(add_ln66_15_reg_2530[8]),
        .R(1'b0));
  FDRE \add_ln66_15_reg_2530_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(add_ln66_15_fu_1098_p2[9]),
        .Q(add_ln66_15_reg_2530[9]),
        .R(1'b0));
  FDRE \add_ln66_17_reg_2546_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(ama_addmuladd_16s_16s_9s_27s_27_4_1_U31_n_26),
        .Q(add_ln66_17_reg_2546[0]),
        .R(1'b0));
  FDRE \add_ln66_17_reg_2546_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(ama_addmuladd_16s_16s_9s_27s_27_4_1_U31_n_16),
        .Q(add_ln66_17_reg_2546[10]),
        .R(1'b0));
  FDRE \add_ln66_17_reg_2546_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(ama_addmuladd_16s_16s_9s_27s_27_4_1_U31_n_15),
        .Q(add_ln66_17_reg_2546[11]),
        .R(1'b0));
  FDRE \add_ln66_17_reg_2546_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(ama_addmuladd_16s_16s_9s_27s_27_4_1_U31_n_14),
        .Q(add_ln66_17_reg_2546[12]),
        .R(1'b0));
  FDRE \add_ln66_17_reg_2546_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(ama_addmuladd_16s_16s_9s_27s_27_4_1_U31_n_13),
        .Q(add_ln66_17_reg_2546[13]),
        .R(1'b0));
  FDRE \add_ln66_17_reg_2546_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(ama_addmuladd_16s_16s_9s_27s_27_4_1_U31_n_12),
        .Q(add_ln66_17_reg_2546[14]),
        .R(1'b0));
  FDRE \add_ln66_17_reg_2546_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(ama_addmuladd_16s_16s_9s_27s_27_4_1_U31_n_11),
        .Q(add_ln66_17_reg_2546[15]),
        .R(1'b0));
  FDRE \add_ln66_17_reg_2546_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(ama_addmuladd_16s_16s_9s_27s_27_4_1_U31_n_10),
        .Q(add_ln66_17_reg_2546[16]),
        .R(1'b0));
  FDRE \add_ln66_17_reg_2546_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(ama_addmuladd_16s_16s_9s_27s_27_4_1_U31_n_9),
        .Q(add_ln66_17_reg_2546[17]),
        .R(1'b0));
  FDRE \add_ln66_17_reg_2546_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(ama_addmuladd_16s_16s_9s_27s_27_4_1_U31_n_8),
        .Q(add_ln66_17_reg_2546[18]),
        .R(1'b0));
  FDRE \add_ln66_17_reg_2546_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(ama_addmuladd_16s_16s_9s_27s_27_4_1_U31_n_7),
        .Q(add_ln66_17_reg_2546[19]),
        .R(1'b0));
  FDRE \add_ln66_17_reg_2546_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(ama_addmuladd_16s_16s_9s_27s_27_4_1_U31_n_25),
        .Q(add_ln66_17_reg_2546[1]),
        .R(1'b0));
  FDRE \add_ln66_17_reg_2546_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(ama_addmuladd_16s_16s_9s_27s_27_4_1_U31_n_6),
        .Q(add_ln66_17_reg_2546[20]),
        .R(1'b0));
  FDRE \add_ln66_17_reg_2546_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(ama_addmuladd_16s_16s_9s_27s_27_4_1_U31_n_5),
        .Q(add_ln66_17_reg_2546[21]),
        .R(1'b0));
  FDRE \add_ln66_17_reg_2546_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(ama_addmuladd_16s_16s_9s_27s_27_4_1_U31_n_4),
        .Q(add_ln66_17_reg_2546[22]),
        .R(1'b0));
  FDRE \add_ln66_17_reg_2546_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(ama_addmuladd_16s_16s_9s_27s_27_4_1_U31_n_3),
        .Q(add_ln66_17_reg_2546[23]),
        .R(1'b0));
  FDRE \add_ln66_17_reg_2546_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(ama_addmuladd_16s_16s_9s_27s_27_4_1_U31_n_2),
        .Q(add_ln66_17_reg_2546[24]),
        .R(1'b0));
  FDRE \add_ln66_17_reg_2546_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(ama_addmuladd_16s_16s_9s_27s_27_4_1_U31_n_1),
        .Q(add_ln66_17_reg_2546[25]),
        .R(1'b0));
  FDRE \add_ln66_17_reg_2546_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(ama_addmuladd_16s_16s_9s_27s_27_4_1_U31_n_0),
        .Q(add_ln66_17_reg_2546[26]),
        .R(1'b0));
  FDRE \add_ln66_17_reg_2546_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(ama_addmuladd_16s_16s_9s_27s_27_4_1_U31_n_24),
        .Q(add_ln66_17_reg_2546[2]),
        .R(1'b0));
  FDRE \add_ln66_17_reg_2546_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(ama_addmuladd_16s_16s_9s_27s_27_4_1_U31_n_23),
        .Q(add_ln66_17_reg_2546[3]),
        .R(1'b0));
  FDRE \add_ln66_17_reg_2546_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(ama_addmuladd_16s_16s_9s_27s_27_4_1_U31_n_22),
        .Q(add_ln66_17_reg_2546[4]),
        .R(1'b0));
  FDRE \add_ln66_17_reg_2546_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(ama_addmuladd_16s_16s_9s_27s_27_4_1_U31_n_21),
        .Q(add_ln66_17_reg_2546[5]),
        .R(1'b0));
  FDRE \add_ln66_17_reg_2546_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(ama_addmuladd_16s_16s_9s_27s_27_4_1_U31_n_20),
        .Q(add_ln66_17_reg_2546[6]),
        .R(1'b0));
  FDRE \add_ln66_17_reg_2546_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(ama_addmuladd_16s_16s_9s_27s_27_4_1_U31_n_19),
        .Q(add_ln66_17_reg_2546[7]),
        .R(1'b0));
  FDRE \add_ln66_17_reg_2546_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(ama_addmuladd_16s_16s_9s_27s_27_4_1_U31_n_18),
        .Q(add_ln66_17_reg_2546[8]),
        .R(1'b0));
  FDRE \add_ln66_17_reg_2546_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(ama_addmuladd_16s_16s_9s_27s_27_4_1_U31_n_17),
        .Q(add_ln66_17_reg_2546[9]),
        .R(1'b0));
  FDRE \add_ln66_18_reg_2509_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state44),
        .D(ama_addmuladd_16s_16s_8s_26s_26_4_1_U27_n_25),
        .Q(add_ln66_18_reg_2509[0]),
        .R(1'b0));
  FDRE \add_ln66_18_reg_2509_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state44),
        .D(ama_addmuladd_16s_16s_8s_26s_26_4_1_U27_n_15),
        .Q(add_ln66_18_reg_2509[10]),
        .R(1'b0));
  FDRE \add_ln66_18_reg_2509_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state44),
        .D(ama_addmuladd_16s_16s_8s_26s_26_4_1_U27_n_14),
        .Q(add_ln66_18_reg_2509[11]),
        .R(1'b0));
  FDRE \add_ln66_18_reg_2509_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state44),
        .D(ama_addmuladd_16s_16s_8s_26s_26_4_1_U27_n_13),
        .Q(add_ln66_18_reg_2509[12]),
        .R(1'b0));
  FDRE \add_ln66_18_reg_2509_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state44),
        .D(ama_addmuladd_16s_16s_8s_26s_26_4_1_U27_n_12),
        .Q(add_ln66_18_reg_2509[13]),
        .R(1'b0));
  FDRE \add_ln66_18_reg_2509_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state44),
        .D(ama_addmuladd_16s_16s_8s_26s_26_4_1_U27_n_11),
        .Q(add_ln66_18_reg_2509[14]),
        .R(1'b0));
  FDRE \add_ln66_18_reg_2509_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state44),
        .D(ama_addmuladd_16s_16s_8s_26s_26_4_1_U27_n_10),
        .Q(add_ln66_18_reg_2509[15]),
        .R(1'b0));
  FDRE \add_ln66_18_reg_2509_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state44),
        .D(ama_addmuladd_16s_16s_8s_26s_26_4_1_U27_n_9),
        .Q(add_ln66_18_reg_2509[16]),
        .R(1'b0));
  FDRE \add_ln66_18_reg_2509_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state44),
        .D(ama_addmuladd_16s_16s_8s_26s_26_4_1_U27_n_8),
        .Q(add_ln66_18_reg_2509[17]),
        .R(1'b0));
  FDRE \add_ln66_18_reg_2509_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state44),
        .D(ama_addmuladd_16s_16s_8s_26s_26_4_1_U27_n_7),
        .Q(add_ln66_18_reg_2509[18]),
        .R(1'b0));
  FDRE \add_ln66_18_reg_2509_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state44),
        .D(ama_addmuladd_16s_16s_8s_26s_26_4_1_U27_n_6),
        .Q(add_ln66_18_reg_2509[19]),
        .R(1'b0));
  FDRE \add_ln66_18_reg_2509_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state44),
        .D(ama_addmuladd_16s_16s_8s_26s_26_4_1_U27_n_24),
        .Q(add_ln66_18_reg_2509[1]),
        .R(1'b0));
  FDRE \add_ln66_18_reg_2509_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state44),
        .D(ama_addmuladd_16s_16s_8s_26s_26_4_1_U27_n_5),
        .Q(add_ln66_18_reg_2509[20]),
        .R(1'b0));
  FDRE \add_ln66_18_reg_2509_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state44),
        .D(ama_addmuladd_16s_16s_8s_26s_26_4_1_U27_n_4),
        .Q(add_ln66_18_reg_2509[21]),
        .R(1'b0));
  FDRE \add_ln66_18_reg_2509_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state44),
        .D(ama_addmuladd_16s_16s_8s_26s_26_4_1_U27_n_3),
        .Q(add_ln66_18_reg_2509[22]),
        .R(1'b0));
  FDRE \add_ln66_18_reg_2509_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state44),
        .D(ama_addmuladd_16s_16s_8s_26s_26_4_1_U27_n_2),
        .Q(add_ln66_18_reg_2509[23]),
        .R(1'b0));
  FDRE \add_ln66_18_reg_2509_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state44),
        .D(ama_addmuladd_16s_16s_8s_26s_26_4_1_U27_n_1),
        .Q(add_ln66_18_reg_2509[24]),
        .R(1'b0));
  FDRE \add_ln66_18_reg_2509_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state44),
        .D(ama_addmuladd_16s_16s_8s_26s_26_4_1_U27_n_0),
        .Q(add_ln66_18_reg_2509[25]),
        .R(1'b0));
  FDRE \add_ln66_18_reg_2509_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state44),
        .D(ama_addmuladd_16s_16s_8s_26s_26_4_1_U27_n_23),
        .Q(add_ln66_18_reg_2509[2]),
        .R(1'b0));
  FDRE \add_ln66_18_reg_2509_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state44),
        .D(ama_addmuladd_16s_16s_8s_26s_26_4_1_U27_n_22),
        .Q(add_ln66_18_reg_2509[3]),
        .R(1'b0));
  FDRE \add_ln66_18_reg_2509_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state44),
        .D(ama_addmuladd_16s_16s_8s_26s_26_4_1_U27_n_21),
        .Q(add_ln66_18_reg_2509[4]),
        .R(1'b0));
  FDRE \add_ln66_18_reg_2509_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state44),
        .D(ama_addmuladd_16s_16s_8s_26s_26_4_1_U27_n_20),
        .Q(add_ln66_18_reg_2509[5]),
        .R(1'b0));
  FDRE \add_ln66_18_reg_2509_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state44),
        .D(ama_addmuladd_16s_16s_8s_26s_26_4_1_U27_n_19),
        .Q(add_ln66_18_reg_2509[6]),
        .R(1'b0));
  FDRE \add_ln66_18_reg_2509_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state44),
        .D(ama_addmuladd_16s_16s_8s_26s_26_4_1_U27_n_18),
        .Q(add_ln66_18_reg_2509[7]),
        .R(1'b0));
  FDRE \add_ln66_18_reg_2509_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state44),
        .D(ama_addmuladd_16s_16s_8s_26s_26_4_1_U27_n_17),
        .Q(add_ln66_18_reg_2509[8]),
        .R(1'b0));
  FDRE \add_ln66_18_reg_2509_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state44),
        .D(ama_addmuladd_16s_16s_8s_26s_26_4_1_U27_n_16),
        .Q(add_ln66_18_reg_2509[9]),
        .R(1'b0));
  (* HLUTNM = "lutpair89" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln66_23_reg_2647[15]_i_10 
       (.I0(add_ln66_4_reg_2607[15]),
        .I1(add_ln66_9_reg_2499[15]),
        .I2(sext_ln66_125_fu_1459_p1[15]),
        .I3(\add_ln66_23_reg_2647[15]_i_2_n_0 ),
        .O(\add_ln66_23_reg_2647[15]_i_10_n_0 ));
  (* HLUTNM = "lutpair88" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln66_23_reg_2647[15]_i_11 
       (.I0(add_ln66_4_reg_2607[14]),
        .I1(add_ln66_9_reg_2499[14]),
        .I2(sext_ln66_125_fu_1459_p1[14]),
        .I3(\add_ln66_23_reg_2647[15]_i_3_n_0 ),
        .O(\add_ln66_23_reg_2647[15]_i_11_n_0 ));
  (* HLUTNM = "lutpair87" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln66_23_reg_2647[15]_i_12 
       (.I0(add_ln66_4_reg_2607[13]),
        .I1(add_ln66_9_reg_2499[13]),
        .I2(sext_ln66_125_fu_1459_p1[13]),
        .I3(\add_ln66_23_reg_2647[15]_i_4_n_0 ),
        .O(\add_ln66_23_reg_2647[15]_i_12_n_0 ));
  (* HLUTNM = "lutpair86" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln66_23_reg_2647[15]_i_13 
       (.I0(add_ln66_4_reg_2607[12]),
        .I1(add_ln66_9_reg_2499[12]),
        .I2(sext_ln66_125_fu_1459_p1[12]),
        .I3(\add_ln66_23_reg_2647[15]_i_5_n_0 ),
        .O(\add_ln66_23_reg_2647[15]_i_13_n_0 ));
  (* HLUTNM = "lutpair85" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln66_23_reg_2647[15]_i_14 
       (.I0(add_ln66_4_reg_2607[11]),
        .I1(add_ln66_9_reg_2499[11]),
        .I2(sext_ln66_125_fu_1459_p1[11]),
        .I3(\add_ln66_23_reg_2647[15]_i_6_n_0 ),
        .O(\add_ln66_23_reg_2647[15]_i_14_n_0 ));
  (* HLUTNM = "lutpair84" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln66_23_reg_2647[15]_i_15 
       (.I0(add_ln66_4_reg_2607[10]),
        .I1(add_ln66_9_reg_2499[10]),
        .I2(sext_ln66_125_fu_1459_p1[10]),
        .I3(\add_ln66_23_reg_2647[15]_i_7_n_0 ),
        .O(\add_ln66_23_reg_2647[15]_i_15_n_0 ));
  (* HLUTNM = "lutpair83" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln66_23_reg_2647[15]_i_16 
       (.I0(add_ln66_4_reg_2607[9]),
        .I1(add_ln66_9_reg_2499[9]),
        .I2(sext_ln66_125_fu_1459_p1[9]),
        .I3(\add_ln66_23_reg_2647[15]_i_8_n_0 ),
        .O(\add_ln66_23_reg_2647[15]_i_16_n_0 ));
  (* HLUTNM = "lutpair82" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln66_23_reg_2647[15]_i_17 
       (.I0(add_ln66_4_reg_2607[8]),
        .I1(add_ln66_9_reg_2499[8]),
        .I2(sext_ln66_125_fu_1459_p1[8]),
        .I3(\add_ln66_23_reg_2647[15]_i_9_n_0 ),
        .O(\add_ln66_23_reg_2647[15]_i_17_n_0 ));
  (* HLUTNM = "lutpair88" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln66_23_reg_2647[15]_i_2 
       (.I0(add_ln66_4_reg_2607[14]),
        .I1(add_ln66_9_reg_2499[14]),
        .I2(sext_ln66_125_fu_1459_p1[14]),
        .O(\add_ln66_23_reg_2647[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln66_23_reg_2647[15]_i_20 
       (.I0(sext_ln66_124_fu_1449_p1[7]),
        .I1(add_ln66_15_reg_2530[7]),
        .O(\add_ln66_23_reg_2647[15]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln66_23_reg_2647[15]_i_21 
       (.I0(sext_ln66_124_fu_1449_p1[6]),
        .I1(add_ln66_15_reg_2530[6]),
        .O(\add_ln66_23_reg_2647[15]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln66_23_reg_2647[15]_i_22 
       (.I0(sext_ln66_124_fu_1449_p1[5]),
        .I1(add_ln66_15_reg_2530[5]),
        .O(\add_ln66_23_reg_2647[15]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln66_23_reg_2647[15]_i_23 
       (.I0(sext_ln66_124_fu_1449_p1[4]),
        .I1(add_ln66_15_reg_2530[4]),
        .O(\add_ln66_23_reg_2647[15]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln66_23_reg_2647[15]_i_24 
       (.I0(sext_ln66_124_fu_1449_p1[3]),
        .I1(add_ln66_15_reg_2530[3]),
        .O(\add_ln66_23_reg_2647[15]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln66_23_reg_2647[15]_i_25 
       (.I0(sext_ln66_124_fu_1449_p1[2]),
        .I1(add_ln66_15_reg_2530[2]),
        .O(\add_ln66_23_reg_2647[15]_i_25_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln66_23_reg_2647[15]_i_26 
       (.I0(sext_ln66_124_fu_1449_p1[1]),
        .I1(add_ln66_15_reg_2530[1]),
        .O(\add_ln66_23_reg_2647[15]_i_26_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln66_23_reg_2647[15]_i_27 
       (.I0(sext_ln66_124_fu_1449_p1[0]),
        .I1(add_ln66_15_reg_2530[0]),
        .O(\add_ln66_23_reg_2647[15]_i_27_n_0 ));
  (* HLUTNM = "lutpair55" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln66_23_reg_2647[15]_i_28 
       (.I0(add_ln66_18_reg_2509[6]),
        .I1(add_ln66_17_reg_2546[6]),
        .I2(ama_addmuladd_16s_16s_9ns_24s_26_4_1_U39_n_19),
        .O(\add_ln66_23_reg_2647[15]_i_28_n_0 ));
  (* HLUTNM = "lutpair54" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln66_23_reg_2647[15]_i_29 
       (.I0(add_ln66_18_reg_2509[5]),
        .I1(add_ln66_17_reg_2546[5]),
        .I2(ama_addmuladd_16s_16s_9ns_24s_26_4_1_U39_n_20),
        .O(\add_ln66_23_reg_2647[15]_i_29_n_0 ));
  (* HLUTNM = "lutpair87" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln66_23_reg_2647[15]_i_3 
       (.I0(add_ln66_4_reg_2607[13]),
        .I1(add_ln66_9_reg_2499[13]),
        .I2(sext_ln66_125_fu_1459_p1[13]),
        .O(\add_ln66_23_reg_2647[15]_i_3_n_0 ));
  (* HLUTNM = "lutpair53" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln66_23_reg_2647[15]_i_30 
       (.I0(add_ln66_18_reg_2509[4]),
        .I1(add_ln66_17_reg_2546[4]),
        .I2(ama_addmuladd_16s_16s_9ns_24s_26_4_1_U39_n_21),
        .O(\add_ln66_23_reg_2647[15]_i_30_n_0 ));
  (* HLUTNM = "lutpair52" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln66_23_reg_2647[15]_i_31 
       (.I0(add_ln66_18_reg_2509[3]),
        .I1(add_ln66_17_reg_2546[3]),
        .I2(ama_addmuladd_16s_16s_9ns_24s_26_4_1_U39_n_22),
        .O(\add_ln66_23_reg_2647[15]_i_31_n_0 ));
  (* HLUTNM = "lutpair51" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln66_23_reg_2647[15]_i_32 
       (.I0(add_ln66_18_reg_2509[2]),
        .I1(add_ln66_17_reg_2546[2]),
        .I2(ama_addmuladd_16s_16s_9ns_24s_26_4_1_U39_n_23),
        .O(\add_ln66_23_reg_2647[15]_i_32_n_0 ));
  (* HLUTNM = "lutpair50" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln66_23_reg_2647[15]_i_33 
       (.I0(add_ln66_18_reg_2509[1]),
        .I1(add_ln66_17_reg_2546[1]),
        .I2(ama_addmuladd_16s_16s_9ns_24s_26_4_1_U39_n_24),
        .O(\add_ln66_23_reg_2647[15]_i_33_n_0 ));
  (* HLUTNM = "lutpair49" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln66_23_reg_2647[15]_i_34 
       (.I0(add_ln66_18_reg_2509[0]),
        .I1(add_ln66_17_reg_2546[0]),
        .I2(ama_addmuladd_16s_16s_9ns_24s_26_4_1_U39_n_25),
        .O(\add_ln66_23_reg_2647[15]_i_34_n_0 ));
  (* HLUTNM = "lutpair56" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln66_23_reg_2647[15]_i_35 
       (.I0(add_ln66_18_reg_2509[7]),
        .I1(add_ln66_17_reg_2546[7]),
        .I2(ama_addmuladd_16s_16s_9ns_24s_26_4_1_U39_n_18),
        .I3(\add_ln66_23_reg_2647[15]_i_28_n_0 ),
        .O(\add_ln66_23_reg_2647[15]_i_35_n_0 ));
  (* HLUTNM = "lutpair55" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln66_23_reg_2647[15]_i_36 
       (.I0(add_ln66_18_reg_2509[6]),
        .I1(add_ln66_17_reg_2546[6]),
        .I2(ama_addmuladd_16s_16s_9ns_24s_26_4_1_U39_n_19),
        .I3(\add_ln66_23_reg_2647[15]_i_29_n_0 ),
        .O(\add_ln66_23_reg_2647[15]_i_36_n_0 ));
  (* HLUTNM = "lutpair54" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln66_23_reg_2647[15]_i_37 
       (.I0(add_ln66_18_reg_2509[5]),
        .I1(add_ln66_17_reg_2546[5]),
        .I2(ama_addmuladd_16s_16s_9ns_24s_26_4_1_U39_n_20),
        .I3(\add_ln66_23_reg_2647[15]_i_30_n_0 ),
        .O(\add_ln66_23_reg_2647[15]_i_37_n_0 ));
  (* HLUTNM = "lutpair53" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln66_23_reg_2647[15]_i_38 
       (.I0(add_ln66_18_reg_2509[4]),
        .I1(add_ln66_17_reg_2546[4]),
        .I2(ama_addmuladd_16s_16s_9ns_24s_26_4_1_U39_n_21),
        .I3(\add_ln66_23_reg_2647[15]_i_31_n_0 ),
        .O(\add_ln66_23_reg_2647[15]_i_38_n_0 ));
  (* HLUTNM = "lutpair52" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln66_23_reg_2647[15]_i_39 
       (.I0(add_ln66_18_reg_2509[3]),
        .I1(add_ln66_17_reg_2546[3]),
        .I2(ama_addmuladd_16s_16s_9ns_24s_26_4_1_U39_n_22),
        .I3(\add_ln66_23_reg_2647[15]_i_32_n_0 ),
        .O(\add_ln66_23_reg_2647[15]_i_39_n_0 ));
  (* HLUTNM = "lutpair86" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln66_23_reg_2647[15]_i_4 
       (.I0(add_ln66_4_reg_2607[12]),
        .I1(add_ln66_9_reg_2499[12]),
        .I2(sext_ln66_125_fu_1459_p1[12]),
        .O(\add_ln66_23_reg_2647[15]_i_4_n_0 ));
  (* HLUTNM = "lutpair51" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln66_23_reg_2647[15]_i_40 
       (.I0(add_ln66_18_reg_2509[2]),
        .I1(add_ln66_17_reg_2546[2]),
        .I2(ama_addmuladd_16s_16s_9ns_24s_26_4_1_U39_n_23),
        .I3(\add_ln66_23_reg_2647[15]_i_33_n_0 ),
        .O(\add_ln66_23_reg_2647[15]_i_40_n_0 ));
  (* HLUTNM = "lutpair50" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln66_23_reg_2647[15]_i_41 
       (.I0(add_ln66_18_reg_2509[1]),
        .I1(add_ln66_17_reg_2546[1]),
        .I2(ama_addmuladd_16s_16s_9ns_24s_26_4_1_U39_n_24),
        .I3(\add_ln66_23_reg_2647[15]_i_34_n_0 ),
        .O(\add_ln66_23_reg_2647[15]_i_41_n_0 ));
  (* HLUTNM = "lutpair49" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln66_23_reg_2647[15]_i_42 
       (.I0(add_ln66_18_reg_2509[0]),
        .I1(add_ln66_17_reg_2546[0]),
        .I2(ama_addmuladd_16s_16s_9ns_24s_26_4_1_U39_n_25),
        .O(\add_ln66_23_reg_2647[15]_i_42_n_0 ));
  (* HLUTNM = "lutpair85" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln66_23_reg_2647[15]_i_5 
       (.I0(add_ln66_4_reg_2607[11]),
        .I1(add_ln66_9_reg_2499[11]),
        .I2(sext_ln66_125_fu_1459_p1[11]),
        .O(\add_ln66_23_reg_2647[15]_i_5_n_0 ));
  (* HLUTNM = "lutpair84" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln66_23_reg_2647[15]_i_6 
       (.I0(add_ln66_4_reg_2607[10]),
        .I1(add_ln66_9_reg_2499[10]),
        .I2(sext_ln66_125_fu_1459_p1[10]),
        .O(\add_ln66_23_reg_2647[15]_i_6_n_0 ));
  (* HLUTNM = "lutpair83" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln66_23_reg_2647[15]_i_7 
       (.I0(add_ln66_4_reg_2607[9]),
        .I1(add_ln66_9_reg_2499[9]),
        .I2(sext_ln66_125_fu_1459_p1[9]),
        .O(\add_ln66_23_reg_2647[15]_i_7_n_0 ));
  (* HLUTNM = "lutpair82" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln66_23_reg_2647[15]_i_8 
       (.I0(add_ln66_4_reg_2607[8]),
        .I1(add_ln66_9_reg_2499[8]),
        .I2(sext_ln66_125_fu_1459_p1[8]),
        .O(\add_ln66_23_reg_2647[15]_i_8_n_0 ));
  (* HLUTNM = "lutpair81" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln66_23_reg_2647[15]_i_9 
       (.I0(add_ln66_4_reg_2607[7]),
        .I1(add_ln66_9_reg_2499[7]),
        .I2(sext_ln66_125_fu_1459_p1[7]),
        .O(\add_ln66_23_reg_2647[15]_i_9_n_0 ));
  (* HLUTNM = "lutpair97" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln66_23_reg_2647[23]_i_10 
       (.I0(add_ln66_4_reg_2607[23]),
        .I1(add_ln66_9_reg_2499[23]),
        .I2(sext_ln66_125_fu_1459_p1[23]),
        .I3(\add_ln66_23_reg_2647[23]_i_2_n_0 ),
        .O(\add_ln66_23_reg_2647[23]_i_10_n_0 ));
  (* HLUTNM = "lutpair96" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln66_23_reg_2647[23]_i_11 
       (.I0(add_ln66_4_reg_2607[22]),
        .I1(add_ln66_9_reg_2499[22]),
        .I2(sext_ln66_125_fu_1459_p1[22]),
        .I3(\add_ln66_23_reg_2647[23]_i_3_n_0 ),
        .O(\add_ln66_23_reg_2647[23]_i_11_n_0 ));
  (* HLUTNM = "lutpair95" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln66_23_reg_2647[23]_i_12 
       (.I0(add_ln66_4_reg_2607[21]),
        .I1(add_ln66_9_reg_2499[21]),
        .I2(sext_ln66_125_fu_1459_p1[21]),
        .I3(\add_ln66_23_reg_2647[23]_i_4_n_0 ),
        .O(\add_ln66_23_reg_2647[23]_i_12_n_0 ));
  (* HLUTNM = "lutpair94" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln66_23_reg_2647[23]_i_13 
       (.I0(add_ln66_4_reg_2607[20]),
        .I1(add_ln66_9_reg_2499[20]),
        .I2(sext_ln66_125_fu_1459_p1[20]),
        .I3(\add_ln66_23_reg_2647[23]_i_5_n_0 ),
        .O(\add_ln66_23_reg_2647[23]_i_13_n_0 ));
  (* HLUTNM = "lutpair93" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln66_23_reg_2647[23]_i_14 
       (.I0(add_ln66_4_reg_2607[19]),
        .I1(add_ln66_9_reg_2499[19]),
        .I2(sext_ln66_125_fu_1459_p1[19]),
        .I3(\add_ln66_23_reg_2647[23]_i_6_n_0 ),
        .O(\add_ln66_23_reg_2647[23]_i_14_n_0 ));
  (* HLUTNM = "lutpair92" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln66_23_reg_2647[23]_i_15 
       (.I0(add_ln66_4_reg_2607[18]),
        .I1(add_ln66_9_reg_2499[18]),
        .I2(sext_ln66_125_fu_1459_p1[18]),
        .I3(\add_ln66_23_reg_2647[23]_i_7_n_0 ),
        .O(\add_ln66_23_reg_2647[23]_i_15_n_0 ));
  (* HLUTNM = "lutpair91" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln66_23_reg_2647[23]_i_16 
       (.I0(add_ln66_4_reg_2607[17]),
        .I1(add_ln66_9_reg_2499[17]),
        .I2(sext_ln66_125_fu_1459_p1[17]),
        .I3(\add_ln66_23_reg_2647[23]_i_8_n_0 ),
        .O(\add_ln66_23_reg_2647[23]_i_16_n_0 ));
  (* HLUTNM = "lutpair90" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln66_23_reg_2647[23]_i_17 
       (.I0(add_ln66_4_reg_2607[16]),
        .I1(add_ln66_9_reg_2499[16]),
        .I2(sext_ln66_125_fu_1459_p1[16]),
        .I3(\add_ln66_23_reg_2647[23]_i_9_n_0 ),
        .O(\add_ln66_23_reg_2647[23]_i_17_n_0 ));
  (* HLUTNM = "lutpair96" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln66_23_reg_2647[23]_i_2 
       (.I0(add_ln66_4_reg_2607[22]),
        .I1(add_ln66_9_reg_2499[22]),
        .I2(sext_ln66_125_fu_1459_p1[22]),
        .O(\add_ln66_23_reg_2647[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln66_23_reg_2647[23]_i_20 
       (.I0(sext_ln66_124_fu_1449_p1[15]),
        .I1(add_ln66_15_reg_2530[15]),
        .O(\add_ln66_23_reg_2647[23]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln66_23_reg_2647[23]_i_21 
       (.I0(sext_ln66_124_fu_1449_p1[14]),
        .I1(add_ln66_15_reg_2530[14]),
        .O(\add_ln66_23_reg_2647[23]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln66_23_reg_2647[23]_i_22 
       (.I0(sext_ln66_124_fu_1449_p1[13]),
        .I1(add_ln66_15_reg_2530[13]),
        .O(\add_ln66_23_reg_2647[23]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln66_23_reg_2647[23]_i_23 
       (.I0(sext_ln66_124_fu_1449_p1[12]),
        .I1(add_ln66_15_reg_2530[12]),
        .O(\add_ln66_23_reg_2647[23]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln66_23_reg_2647[23]_i_24 
       (.I0(sext_ln66_124_fu_1449_p1[11]),
        .I1(add_ln66_15_reg_2530[11]),
        .O(\add_ln66_23_reg_2647[23]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln66_23_reg_2647[23]_i_25 
       (.I0(sext_ln66_124_fu_1449_p1[10]),
        .I1(add_ln66_15_reg_2530[10]),
        .O(\add_ln66_23_reg_2647[23]_i_25_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln66_23_reg_2647[23]_i_26 
       (.I0(sext_ln66_124_fu_1449_p1[9]),
        .I1(add_ln66_15_reg_2530[9]),
        .O(\add_ln66_23_reg_2647[23]_i_26_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln66_23_reg_2647[23]_i_27 
       (.I0(sext_ln66_124_fu_1449_p1[8]),
        .I1(add_ln66_15_reg_2530[8]),
        .O(\add_ln66_23_reg_2647[23]_i_27_n_0 ));
  (* HLUTNM = "lutpair63" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln66_23_reg_2647[23]_i_28 
       (.I0(add_ln66_18_reg_2509[14]),
        .I1(add_ln66_17_reg_2546[14]),
        .I2(ama_addmuladd_16s_16s_9ns_24s_26_4_1_U39_n_11),
        .O(\add_ln66_23_reg_2647[23]_i_28_n_0 ));
  (* HLUTNM = "lutpair62" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln66_23_reg_2647[23]_i_29 
       (.I0(add_ln66_18_reg_2509[13]),
        .I1(add_ln66_17_reg_2546[13]),
        .I2(ama_addmuladd_16s_16s_9ns_24s_26_4_1_U39_n_12),
        .O(\add_ln66_23_reg_2647[23]_i_29_n_0 ));
  (* HLUTNM = "lutpair95" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln66_23_reg_2647[23]_i_3 
       (.I0(add_ln66_4_reg_2607[21]),
        .I1(add_ln66_9_reg_2499[21]),
        .I2(sext_ln66_125_fu_1459_p1[21]),
        .O(\add_ln66_23_reg_2647[23]_i_3_n_0 ));
  (* HLUTNM = "lutpair61" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln66_23_reg_2647[23]_i_30 
       (.I0(add_ln66_18_reg_2509[12]),
        .I1(add_ln66_17_reg_2546[12]),
        .I2(ama_addmuladd_16s_16s_9ns_24s_26_4_1_U39_n_13),
        .O(\add_ln66_23_reg_2647[23]_i_30_n_0 ));
  (* HLUTNM = "lutpair60" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln66_23_reg_2647[23]_i_31 
       (.I0(add_ln66_18_reg_2509[11]),
        .I1(add_ln66_17_reg_2546[11]),
        .I2(ama_addmuladd_16s_16s_9ns_24s_26_4_1_U39_n_14),
        .O(\add_ln66_23_reg_2647[23]_i_31_n_0 ));
  (* HLUTNM = "lutpair59" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln66_23_reg_2647[23]_i_32 
       (.I0(add_ln66_18_reg_2509[10]),
        .I1(add_ln66_17_reg_2546[10]),
        .I2(ama_addmuladd_16s_16s_9ns_24s_26_4_1_U39_n_15),
        .O(\add_ln66_23_reg_2647[23]_i_32_n_0 ));
  (* HLUTNM = "lutpair58" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln66_23_reg_2647[23]_i_33 
       (.I0(add_ln66_18_reg_2509[9]),
        .I1(add_ln66_17_reg_2546[9]),
        .I2(ama_addmuladd_16s_16s_9ns_24s_26_4_1_U39_n_16),
        .O(\add_ln66_23_reg_2647[23]_i_33_n_0 ));
  (* HLUTNM = "lutpair57" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln66_23_reg_2647[23]_i_34 
       (.I0(add_ln66_18_reg_2509[8]),
        .I1(add_ln66_17_reg_2546[8]),
        .I2(ama_addmuladd_16s_16s_9ns_24s_26_4_1_U39_n_17),
        .O(\add_ln66_23_reg_2647[23]_i_34_n_0 ));
  (* HLUTNM = "lutpair56" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln66_23_reg_2647[23]_i_35 
       (.I0(add_ln66_18_reg_2509[7]),
        .I1(add_ln66_17_reg_2546[7]),
        .I2(ama_addmuladd_16s_16s_9ns_24s_26_4_1_U39_n_18),
        .O(\add_ln66_23_reg_2647[23]_i_35_n_0 ));
  (* HLUTNM = "lutpair64" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln66_23_reg_2647[23]_i_36 
       (.I0(add_ln66_18_reg_2509[15]),
        .I1(add_ln66_17_reg_2546[15]),
        .I2(ama_addmuladd_16s_16s_9ns_24s_26_4_1_U39_n_10),
        .I3(\add_ln66_23_reg_2647[23]_i_28_n_0 ),
        .O(\add_ln66_23_reg_2647[23]_i_36_n_0 ));
  (* HLUTNM = "lutpair63" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln66_23_reg_2647[23]_i_37 
       (.I0(add_ln66_18_reg_2509[14]),
        .I1(add_ln66_17_reg_2546[14]),
        .I2(ama_addmuladd_16s_16s_9ns_24s_26_4_1_U39_n_11),
        .I3(\add_ln66_23_reg_2647[23]_i_29_n_0 ),
        .O(\add_ln66_23_reg_2647[23]_i_37_n_0 ));
  (* HLUTNM = "lutpair62" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln66_23_reg_2647[23]_i_38 
       (.I0(add_ln66_18_reg_2509[13]),
        .I1(add_ln66_17_reg_2546[13]),
        .I2(ama_addmuladd_16s_16s_9ns_24s_26_4_1_U39_n_12),
        .I3(\add_ln66_23_reg_2647[23]_i_30_n_0 ),
        .O(\add_ln66_23_reg_2647[23]_i_38_n_0 ));
  (* HLUTNM = "lutpair61" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln66_23_reg_2647[23]_i_39 
       (.I0(add_ln66_18_reg_2509[12]),
        .I1(add_ln66_17_reg_2546[12]),
        .I2(ama_addmuladd_16s_16s_9ns_24s_26_4_1_U39_n_13),
        .I3(\add_ln66_23_reg_2647[23]_i_31_n_0 ),
        .O(\add_ln66_23_reg_2647[23]_i_39_n_0 ));
  (* HLUTNM = "lutpair94" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln66_23_reg_2647[23]_i_4 
       (.I0(add_ln66_4_reg_2607[20]),
        .I1(add_ln66_9_reg_2499[20]),
        .I2(sext_ln66_125_fu_1459_p1[20]),
        .O(\add_ln66_23_reg_2647[23]_i_4_n_0 ));
  (* HLUTNM = "lutpair60" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln66_23_reg_2647[23]_i_40 
       (.I0(add_ln66_18_reg_2509[11]),
        .I1(add_ln66_17_reg_2546[11]),
        .I2(ama_addmuladd_16s_16s_9ns_24s_26_4_1_U39_n_14),
        .I3(\add_ln66_23_reg_2647[23]_i_32_n_0 ),
        .O(\add_ln66_23_reg_2647[23]_i_40_n_0 ));
  (* HLUTNM = "lutpair59" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln66_23_reg_2647[23]_i_41 
       (.I0(add_ln66_18_reg_2509[10]),
        .I1(add_ln66_17_reg_2546[10]),
        .I2(ama_addmuladd_16s_16s_9ns_24s_26_4_1_U39_n_15),
        .I3(\add_ln66_23_reg_2647[23]_i_33_n_0 ),
        .O(\add_ln66_23_reg_2647[23]_i_41_n_0 ));
  (* HLUTNM = "lutpair58" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln66_23_reg_2647[23]_i_42 
       (.I0(add_ln66_18_reg_2509[9]),
        .I1(add_ln66_17_reg_2546[9]),
        .I2(ama_addmuladd_16s_16s_9ns_24s_26_4_1_U39_n_16),
        .I3(\add_ln66_23_reg_2647[23]_i_34_n_0 ),
        .O(\add_ln66_23_reg_2647[23]_i_42_n_0 ));
  (* HLUTNM = "lutpair57" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln66_23_reg_2647[23]_i_43 
       (.I0(add_ln66_18_reg_2509[8]),
        .I1(add_ln66_17_reg_2546[8]),
        .I2(ama_addmuladd_16s_16s_9ns_24s_26_4_1_U39_n_17),
        .I3(\add_ln66_23_reg_2647[23]_i_35_n_0 ),
        .O(\add_ln66_23_reg_2647[23]_i_43_n_0 ));
  (* HLUTNM = "lutpair93" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln66_23_reg_2647[23]_i_5 
       (.I0(add_ln66_4_reg_2607[19]),
        .I1(add_ln66_9_reg_2499[19]),
        .I2(sext_ln66_125_fu_1459_p1[19]),
        .O(\add_ln66_23_reg_2647[23]_i_5_n_0 ));
  (* HLUTNM = "lutpair92" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln66_23_reg_2647[23]_i_6 
       (.I0(add_ln66_4_reg_2607[18]),
        .I1(add_ln66_9_reg_2499[18]),
        .I2(sext_ln66_125_fu_1459_p1[18]),
        .O(\add_ln66_23_reg_2647[23]_i_6_n_0 ));
  (* HLUTNM = "lutpair91" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln66_23_reg_2647[23]_i_7 
       (.I0(add_ln66_4_reg_2607[17]),
        .I1(add_ln66_9_reg_2499[17]),
        .I2(sext_ln66_125_fu_1459_p1[17]),
        .O(\add_ln66_23_reg_2647[23]_i_7_n_0 ));
  (* HLUTNM = "lutpair90" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln66_23_reg_2647[23]_i_8 
       (.I0(add_ln66_4_reg_2607[16]),
        .I1(add_ln66_9_reg_2499[16]),
        .I2(sext_ln66_125_fu_1459_p1[16]),
        .O(\add_ln66_23_reg_2647[23]_i_8_n_0 ));
  (* HLUTNM = "lutpair89" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln66_23_reg_2647[23]_i_9 
       (.I0(add_ln66_4_reg_2607[15]),
        .I1(add_ln66_9_reg_2499[15]),
        .I2(sext_ln66_125_fu_1459_p1[15]),
        .O(\add_ln66_23_reg_2647[23]_i_9_n_0 ));
  (* HLUTNM = "lutpair102" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln66_23_reg_2647[30]_i_10 
       (.I0(add_ln66_4_reg_2607[28]),
        .I1(add_ln66_9_reg_2499[28]),
        .I2(sext_ln66_125_fu_1459_p1[28]),
        .I3(\add_ln66_23_reg_2647[30]_i_3_n_0 ),
        .O(\add_ln66_23_reg_2647[30]_i_10_n_0 ));
  (* HLUTNM = "lutpair101" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln66_23_reg_2647[30]_i_11 
       (.I0(add_ln66_4_reg_2607[27]),
        .I1(add_ln66_9_reg_2499[27]),
        .I2(sext_ln66_125_fu_1459_p1[27]),
        .I3(\add_ln66_23_reg_2647[30]_i_4_n_0 ),
        .O(\add_ln66_23_reg_2647[30]_i_11_n_0 ));
  (* HLUTNM = "lutpair100" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln66_23_reg_2647[30]_i_12 
       (.I0(add_ln66_4_reg_2607[26]),
        .I1(add_ln66_9_reg_2499[26]),
        .I2(sext_ln66_125_fu_1459_p1[26]),
        .I3(\add_ln66_23_reg_2647[30]_i_5_n_0 ),
        .O(\add_ln66_23_reg_2647[30]_i_12_n_0 ));
  (* HLUTNM = "lutpair99" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln66_23_reg_2647[30]_i_13 
       (.I0(add_ln66_4_reg_2607[25]),
        .I1(add_ln66_9_reg_2499[25]),
        .I2(sext_ln66_125_fu_1459_p1[25]),
        .I3(\add_ln66_23_reg_2647[30]_i_6_n_0 ),
        .O(\add_ln66_23_reg_2647[30]_i_13_n_0 ));
  (* HLUTNM = "lutpair98" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln66_23_reg_2647[30]_i_14 
       (.I0(add_ln66_4_reg_2607[24]),
        .I1(add_ln66_9_reg_2499[24]),
        .I2(sext_ln66_125_fu_1459_p1[24]),
        .I3(\add_ln66_23_reg_2647[30]_i_7_n_0 ),
        .O(\add_ln66_23_reg_2647[30]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln66_23_reg_2647[30]_i_18 
       (.I0(add_ln66_15_reg_2530[27]),
        .I1(add_ln66_15_reg_2530[28]),
        .O(\add_ln66_23_reg_2647[30]_i_18_n_0 ));
  (* HLUTNM = "lutpair102" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln66_23_reg_2647[30]_i_2 
       (.I0(add_ln66_4_reg_2607[28]),
        .I1(add_ln66_9_reg_2499[28]),
        .I2(sext_ln66_125_fu_1459_p1[28]),
        .O(\add_ln66_23_reg_2647[30]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln66_23_reg_2647[30]_i_20 
       (.I0(sext_ln66_124_fu_1449_p1[26]),
        .I1(add_ln66_15_reg_2530[26]),
        .O(\add_ln66_23_reg_2647[30]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln66_23_reg_2647[30]_i_21 
       (.I0(sext_ln66_124_fu_1449_p1[25]),
        .I1(add_ln66_15_reg_2530[25]),
        .O(\add_ln66_23_reg_2647[30]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln66_23_reg_2647[30]_i_22 
       (.I0(sext_ln66_124_fu_1449_p1[24]),
        .I1(add_ln66_15_reg_2530[24]),
        .O(\add_ln66_23_reg_2647[30]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln66_23_reg_2647[30]_i_24 
       (.I0(sext_ln66_124_fu_1449_p1[23]),
        .I1(add_ln66_15_reg_2530[23]),
        .O(\add_ln66_23_reg_2647[30]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln66_23_reg_2647[30]_i_25 
       (.I0(sext_ln66_124_fu_1449_p1[22]),
        .I1(add_ln66_15_reg_2530[22]),
        .O(\add_ln66_23_reg_2647[30]_i_25_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln66_23_reg_2647[30]_i_26 
       (.I0(sext_ln66_124_fu_1449_p1[21]),
        .I1(add_ln66_15_reg_2530[21]),
        .O(\add_ln66_23_reg_2647[30]_i_26_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln66_23_reg_2647[30]_i_27 
       (.I0(sext_ln66_124_fu_1449_p1[20]),
        .I1(add_ln66_15_reg_2530[20]),
        .O(\add_ln66_23_reg_2647[30]_i_27_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln66_23_reg_2647[30]_i_28 
       (.I0(sext_ln66_124_fu_1449_p1[19]),
        .I1(add_ln66_15_reg_2530[19]),
        .O(\add_ln66_23_reg_2647[30]_i_28_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln66_23_reg_2647[30]_i_29 
       (.I0(sext_ln66_124_fu_1449_p1[18]),
        .I1(add_ln66_15_reg_2530[18]),
        .O(\add_ln66_23_reg_2647[30]_i_29_n_0 ));
  (* HLUTNM = "lutpair101" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln66_23_reg_2647[30]_i_3 
       (.I0(add_ln66_4_reg_2607[27]),
        .I1(add_ln66_9_reg_2499[27]),
        .I2(sext_ln66_125_fu_1459_p1[27]),
        .O(\add_ln66_23_reg_2647[30]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln66_23_reg_2647[30]_i_30 
       (.I0(sext_ln66_124_fu_1449_p1[17]),
        .I1(add_ln66_15_reg_2530[17]),
        .O(\add_ln66_23_reg_2647[30]_i_30_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln66_23_reg_2647[30]_i_31 
       (.I0(sext_ln66_124_fu_1449_p1[16]),
        .I1(add_ln66_15_reg_2530[16]),
        .O(\add_ln66_23_reg_2647[30]_i_31_n_0 ));
  LUT3 #(
    .INIT(8'h4D)) 
    \add_ln66_23_reg_2647[30]_i_32 
       (.I0(add_ln66_18_reg_2509[25]),
        .I1(add_ln66_17_reg_2546[25]),
        .I2(ama_addmuladd_16s_16s_9ns_24s_26_4_1_U39_n_0),
        .O(\add_ln66_23_reg_2647[30]_i_32_n_0 ));
  (* HLUTNM = "lutpair73" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln66_23_reg_2647[30]_i_33 
       (.I0(add_ln66_18_reg_2509[24]),
        .I1(add_ln66_17_reg_2546[24]),
        .I2(ama_addmuladd_16s_16s_9ns_24s_26_4_1_U39_n_1),
        .O(\add_ln66_23_reg_2647[30]_i_33_n_0 ));
  (* HLUTNM = "lutpair72" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln66_23_reg_2647[30]_i_34 
       (.I0(add_ln66_18_reg_2509[23]),
        .I1(add_ln66_17_reg_2546[23]),
        .I2(ama_addmuladd_16s_16s_9ns_24s_26_4_1_U39_n_2),
        .O(\add_ln66_23_reg_2647[30]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln66_23_reg_2647[30]_i_36 
       (.I0(\add_ln66_23_reg_2647[30]_i_33_n_0 ),
        .I1(add_ln66_17_reg_2546[25]),
        .I2(add_ln66_18_reg_2509[25]),
        .I3(ama_addmuladd_16s_16s_9ns_24s_26_4_1_U39_n_0),
        .O(\add_ln66_23_reg_2647[30]_i_36_n_0 ));
  (* HLUTNM = "lutpair73" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln66_23_reg_2647[30]_i_37 
       (.I0(add_ln66_18_reg_2509[24]),
        .I1(add_ln66_17_reg_2546[24]),
        .I2(ama_addmuladd_16s_16s_9ns_24s_26_4_1_U39_n_1),
        .I3(\add_ln66_23_reg_2647[30]_i_34_n_0 ),
        .O(\add_ln66_23_reg_2647[30]_i_37_n_0 ));
  (* HLUTNM = "lutpair71" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln66_23_reg_2647[30]_i_38 
       (.I0(add_ln66_18_reg_2509[22]),
        .I1(add_ln66_17_reg_2546[22]),
        .I2(ama_addmuladd_16s_16s_9ns_24s_26_4_1_U39_n_3),
        .O(\add_ln66_23_reg_2647[30]_i_38_n_0 ));
  (* HLUTNM = "lutpair70" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln66_23_reg_2647[30]_i_39 
       (.I0(add_ln66_18_reg_2509[21]),
        .I1(add_ln66_17_reg_2546[21]),
        .I2(ama_addmuladd_16s_16s_9ns_24s_26_4_1_U39_n_4),
        .O(\add_ln66_23_reg_2647[30]_i_39_n_0 ));
  (* HLUTNM = "lutpair100" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln66_23_reg_2647[30]_i_4 
       (.I0(add_ln66_4_reg_2607[26]),
        .I1(add_ln66_9_reg_2499[26]),
        .I2(sext_ln66_125_fu_1459_p1[26]),
        .O(\add_ln66_23_reg_2647[30]_i_4_n_0 ));
  (* HLUTNM = "lutpair69" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln66_23_reg_2647[30]_i_40 
       (.I0(add_ln66_18_reg_2509[20]),
        .I1(add_ln66_17_reg_2546[20]),
        .I2(ama_addmuladd_16s_16s_9ns_24s_26_4_1_U39_n_5),
        .O(\add_ln66_23_reg_2647[30]_i_40_n_0 ));
  (* HLUTNM = "lutpair68" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln66_23_reg_2647[30]_i_41 
       (.I0(add_ln66_18_reg_2509[19]),
        .I1(add_ln66_17_reg_2546[19]),
        .I2(ama_addmuladd_16s_16s_9ns_24s_26_4_1_U39_n_6),
        .O(\add_ln66_23_reg_2647[30]_i_41_n_0 ));
  (* HLUTNM = "lutpair67" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln66_23_reg_2647[30]_i_42 
       (.I0(add_ln66_18_reg_2509[18]),
        .I1(add_ln66_17_reg_2546[18]),
        .I2(ama_addmuladd_16s_16s_9ns_24s_26_4_1_U39_n_7),
        .O(\add_ln66_23_reg_2647[30]_i_42_n_0 ));
  (* HLUTNM = "lutpair66" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln66_23_reg_2647[30]_i_43 
       (.I0(add_ln66_18_reg_2509[17]),
        .I1(add_ln66_17_reg_2546[17]),
        .I2(ama_addmuladd_16s_16s_9ns_24s_26_4_1_U39_n_8),
        .O(\add_ln66_23_reg_2647[30]_i_43_n_0 ));
  (* HLUTNM = "lutpair65" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln66_23_reg_2647[30]_i_44 
       (.I0(add_ln66_18_reg_2509[16]),
        .I1(add_ln66_17_reg_2546[16]),
        .I2(ama_addmuladd_16s_16s_9ns_24s_26_4_1_U39_n_9),
        .O(\add_ln66_23_reg_2647[30]_i_44_n_0 ));
  (* HLUTNM = "lutpair64" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln66_23_reg_2647[30]_i_45 
       (.I0(add_ln66_18_reg_2509[15]),
        .I1(add_ln66_17_reg_2546[15]),
        .I2(ama_addmuladd_16s_16s_9ns_24s_26_4_1_U39_n_10),
        .O(\add_ln66_23_reg_2647[30]_i_45_n_0 ));
  (* HLUTNM = "lutpair72" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln66_23_reg_2647[30]_i_46 
       (.I0(add_ln66_18_reg_2509[23]),
        .I1(add_ln66_17_reg_2546[23]),
        .I2(ama_addmuladd_16s_16s_9ns_24s_26_4_1_U39_n_2),
        .I3(\add_ln66_23_reg_2647[30]_i_38_n_0 ),
        .O(\add_ln66_23_reg_2647[30]_i_46_n_0 ));
  (* HLUTNM = "lutpair71" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln66_23_reg_2647[30]_i_47 
       (.I0(add_ln66_18_reg_2509[22]),
        .I1(add_ln66_17_reg_2546[22]),
        .I2(ama_addmuladd_16s_16s_9ns_24s_26_4_1_U39_n_3),
        .I3(\add_ln66_23_reg_2647[30]_i_39_n_0 ),
        .O(\add_ln66_23_reg_2647[30]_i_47_n_0 ));
  (* HLUTNM = "lutpair70" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln66_23_reg_2647[30]_i_48 
       (.I0(add_ln66_18_reg_2509[21]),
        .I1(add_ln66_17_reg_2546[21]),
        .I2(ama_addmuladd_16s_16s_9ns_24s_26_4_1_U39_n_4),
        .I3(\add_ln66_23_reg_2647[30]_i_40_n_0 ),
        .O(\add_ln66_23_reg_2647[30]_i_48_n_0 ));
  (* HLUTNM = "lutpair69" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln66_23_reg_2647[30]_i_49 
       (.I0(add_ln66_18_reg_2509[20]),
        .I1(add_ln66_17_reg_2546[20]),
        .I2(ama_addmuladd_16s_16s_9ns_24s_26_4_1_U39_n_5),
        .I3(\add_ln66_23_reg_2647[30]_i_41_n_0 ),
        .O(\add_ln66_23_reg_2647[30]_i_49_n_0 ));
  (* HLUTNM = "lutpair99" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln66_23_reg_2647[30]_i_5 
       (.I0(add_ln66_4_reg_2607[25]),
        .I1(add_ln66_9_reg_2499[25]),
        .I2(sext_ln66_125_fu_1459_p1[25]),
        .O(\add_ln66_23_reg_2647[30]_i_5_n_0 ));
  (* HLUTNM = "lutpair68" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln66_23_reg_2647[30]_i_50 
       (.I0(add_ln66_18_reg_2509[19]),
        .I1(add_ln66_17_reg_2546[19]),
        .I2(ama_addmuladd_16s_16s_9ns_24s_26_4_1_U39_n_6),
        .I3(\add_ln66_23_reg_2647[30]_i_42_n_0 ),
        .O(\add_ln66_23_reg_2647[30]_i_50_n_0 ));
  (* HLUTNM = "lutpair67" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln66_23_reg_2647[30]_i_51 
       (.I0(add_ln66_18_reg_2509[18]),
        .I1(add_ln66_17_reg_2546[18]),
        .I2(ama_addmuladd_16s_16s_9ns_24s_26_4_1_U39_n_7),
        .I3(\add_ln66_23_reg_2647[30]_i_43_n_0 ),
        .O(\add_ln66_23_reg_2647[30]_i_51_n_0 ));
  (* HLUTNM = "lutpair66" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln66_23_reg_2647[30]_i_52 
       (.I0(add_ln66_18_reg_2509[17]),
        .I1(add_ln66_17_reg_2546[17]),
        .I2(ama_addmuladd_16s_16s_9ns_24s_26_4_1_U39_n_8),
        .I3(\add_ln66_23_reg_2647[30]_i_44_n_0 ),
        .O(\add_ln66_23_reg_2647[30]_i_52_n_0 ));
  (* HLUTNM = "lutpair65" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln66_23_reg_2647[30]_i_53 
       (.I0(add_ln66_18_reg_2509[16]),
        .I1(add_ln66_17_reg_2546[16]),
        .I2(ama_addmuladd_16s_16s_9ns_24s_26_4_1_U39_n_9),
        .I3(\add_ln66_23_reg_2647[30]_i_45_n_0 ),
        .O(\add_ln66_23_reg_2647[30]_i_53_n_0 ));
  (* HLUTNM = "lutpair98" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln66_23_reg_2647[30]_i_6 
       (.I0(add_ln66_4_reg_2607[24]),
        .I1(add_ln66_9_reg_2499[24]),
        .I2(sext_ln66_125_fu_1459_p1[24]),
        .O(\add_ln66_23_reg_2647[30]_i_6_n_0 ));
  (* HLUTNM = "lutpair97" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln66_23_reg_2647[30]_i_7 
       (.I0(add_ln66_4_reg_2607[23]),
        .I1(add_ln66_9_reg_2499[23]),
        .I2(sext_ln66_125_fu_1459_p1[23]),
        .O(\add_ln66_23_reg_2647[30]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h9669)) 
    \add_ln66_23_reg_2647[30]_i_9 
       (.I0(\add_ln66_23_reg_2647[30]_i_2_n_0 ),
        .I1(add_ln66_9_reg_2499[29]),
        .I2(add_ln66_4_reg_2607[29]),
        .I3(\add_ln66_23_reg_2647_reg[30]_i_15_n_2 ),
        .O(\add_ln66_23_reg_2647[30]_i_9_n_0 ));
  (* HLUTNM = "lutpair80" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln66_23_reg_2647[7]_i_10 
       (.I0(add_ln66_4_reg_2607[6]),
        .I1(add_ln66_9_reg_2499[6]),
        .I2(sext_ln66_125_fu_1459_p1[6]),
        .I3(\add_ln66_23_reg_2647[7]_i_3_n_0 ),
        .O(\add_ln66_23_reg_2647[7]_i_10_n_0 ));
  (* HLUTNM = "lutpair79" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln66_23_reg_2647[7]_i_11 
       (.I0(add_ln66_4_reg_2607[5]),
        .I1(add_ln66_9_reg_2499[5]),
        .I2(sext_ln66_125_fu_1459_p1[5]),
        .I3(\add_ln66_23_reg_2647[7]_i_4_n_0 ),
        .O(\add_ln66_23_reg_2647[7]_i_11_n_0 ));
  (* HLUTNM = "lutpair78" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln66_23_reg_2647[7]_i_12 
       (.I0(add_ln66_4_reg_2607[4]),
        .I1(add_ln66_9_reg_2499[4]),
        .I2(sext_ln66_125_fu_1459_p1[4]),
        .I3(\add_ln66_23_reg_2647[7]_i_5_n_0 ),
        .O(\add_ln66_23_reg_2647[7]_i_12_n_0 ));
  (* HLUTNM = "lutpair77" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln66_23_reg_2647[7]_i_13 
       (.I0(add_ln66_4_reg_2607[3]),
        .I1(add_ln66_9_reg_2499[3]),
        .I2(sext_ln66_125_fu_1459_p1[3]),
        .I3(\add_ln66_23_reg_2647[7]_i_6_n_0 ),
        .O(\add_ln66_23_reg_2647[7]_i_13_n_0 ));
  (* HLUTNM = "lutpair76" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln66_23_reg_2647[7]_i_14 
       (.I0(add_ln66_4_reg_2607[2]),
        .I1(add_ln66_9_reg_2499[2]),
        .I2(sext_ln66_125_fu_1459_p1[2]),
        .I3(\add_ln66_23_reg_2647[7]_i_7_n_0 ),
        .O(\add_ln66_23_reg_2647[7]_i_14_n_0 ));
  (* HLUTNM = "lutpair75" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln66_23_reg_2647[7]_i_15 
       (.I0(add_ln66_4_reg_2607[1]),
        .I1(add_ln66_9_reg_2499[1]),
        .I2(sext_ln66_125_fu_1459_p1[1]),
        .I3(\add_ln66_23_reg_2647[7]_i_8_n_0 ),
        .O(\add_ln66_23_reg_2647[7]_i_15_n_0 ));
  (* HLUTNM = "lutpair74" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln66_23_reg_2647[7]_i_16 
       (.I0(add_ln66_4_reg_2607[0]),
        .I1(add_ln66_9_reg_2499[0]),
        .I2(sext_ln66_125_fu_1459_p1[0]),
        .O(\add_ln66_23_reg_2647[7]_i_16_n_0 ));
  (* HLUTNM = "lutpair80" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln66_23_reg_2647[7]_i_2 
       (.I0(add_ln66_4_reg_2607[6]),
        .I1(add_ln66_9_reg_2499[6]),
        .I2(sext_ln66_125_fu_1459_p1[6]),
        .O(\add_ln66_23_reg_2647[7]_i_2_n_0 ));
  (* HLUTNM = "lutpair79" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln66_23_reg_2647[7]_i_3 
       (.I0(add_ln66_4_reg_2607[5]),
        .I1(add_ln66_9_reg_2499[5]),
        .I2(sext_ln66_125_fu_1459_p1[5]),
        .O(\add_ln66_23_reg_2647[7]_i_3_n_0 ));
  (* HLUTNM = "lutpair78" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln66_23_reg_2647[7]_i_4 
       (.I0(add_ln66_4_reg_2607[4]),
        .I1(add_ln66_9_reg_2499[4]),
        .I2(sext_ln66_125_fu_1459_p1[4]),
        .O(\add_ln66_23_reg_2647[7]_i_4_n_0 ));
  (* HLUTNM = "lutpair77" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln66_23_reg_2647[7]_i_5 
       (.I0(add_ln66_4_reg_2607[3]),
        .I1(add_ln66_9_reg_2499[3]),
        .I2(sext_ln66_125_fu_1459_p1[3]),
        .O(\add_ln66_23_reg_2647[7]_i_5_n_0 ));
  (* HLUTNM = "lutpair76" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln66_23_reg_2647[7]_i_6 
       (.I0(add_ln66_4_reg_2607[2]),
        .I1(add_ln66_9_reg_2499[2]),
        .I2(sext_ln66_125_fu_1459_p1[2]),
        .O(\add_ln66_23_reg_2647[7]_i_6_n_0 ));
  (* HLUTNM = "lutpair75" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln66_23_reg_2647[7]_i_7 
       (.I0(add_ln66_4_reg_2607[1]),
        .I1(add_ln66_9_reg_2499[1]),
        .I2(sext_ln66_125_fu_1459_p1[1]),
        .O(\add_ln66_23_reg_2647[7]_i_7_n_0 ));
  (* HLUTNM = "lutpair74" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln66_23_reg_2647[7]_i_8 
       (.I0(add_ln66_4_reg_2607[0]),
        .I1(add_ln66_9_reg_2499[0]),
        .I2(sext_ln66_125_fu_1459_p1[0]),
        .O(\add_ln66_23_reg_2647[7]_i_8_n_0 ));
  (* HLUTNM = "lutpair81" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln66_23_reg_2647[7]_i_9 
       (.I0(add_ln66_4_reg_2607[7]),
        .I1(add_ln66_9_reg_2499[7]),
        .I2(sext_ln66_125_fu_1459_p1[7]),
        .I3(\add_ln66_23_reg_2647[7]_i_2_n_0 ),
        .O(\add_ln66_23_reg_2647[7]_i_9_n_0 ));
  FDRE \add_ln66_23_reg_2647_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state56),
        .D(add_ln66_23_fu_1463_p2[0]),
        .Q(add_ln66_23_reg_2647[0]),
        .R(1'b0));
  FDRE \add_ln66_23_reg_2647_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state56),
        .D(add_ln66_23_fu_1463_p2[10]),
        .Q(add_ln66_23_reg_2647[10]),
        .R(1'b0));
  FDRE \add_ln66_23_reg_2647_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state56),
        .D(add_ln66_23_fu_1463_p2[11]),
        .Q(add_ln66_23_reg_2647[11]),
        .R(1'b0));
  FDRE \add_ln66_23_reg_2647_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state56),
        .D(add_ln66_23_fu_1463_p2[12]),
        .Q(add_ln66_23_reg_2647[12]),
        .R(1'b0));
  FDRE \add_ln66_23_reg_2647_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state56),
        .D(add_ln66_23_fu_1463_p2[13]),
        .Q(add_ln66_23_reg_2647[13]),
        .R(1'b0));
  FDRE \add_ln66_23_reg_2647_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state56),
        .D(add_ln66_23_fu_1463_p2[14]),
        .Q(add_ln66_23_reg_2647[14]),
        .R(1'b0));
  FDRE \add_ln66_23_reg_2647_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state56),
        .D(add_ln66_23_fu_1463_p2[15]),
        .Q(add_ln66_23_reg_2647[15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln66_23_reg_2647_reg[15]_i_1 
       (.CI(\add_ln66_23_reg_2647_reg[7]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\add_ln66_23_reg_2647_reg[15]_i_1_n_0 ,\add_ln66_23_reg_2647_reg[15]_i_1_n_1 ,\add_ln66_23_reg_2647_reg[15]_i_1_n_2 ,\add_ln66_23_reg_2647_reg[15]_i_1_n_3 ,\add_ln66_23_reg_2647_reg[15]_i_1_n_4 ,\add_ln66_23_reg_2647_reg[15]_i_1_n_5 ,\add_ln66_23_reg_2647_reg[15]_i_1_n_6 ,\add_ln66_23_reg_2647_reg[15]_i_1_n_7 }),
        .DI({\add_ln66_23_reg_2647[15]_i_2_n_0 ,\add_ln66_23_reg_2647[15]_i_3_n_0 ,\add_ln66_23_reg_2647[15]_i_4_n_0 ,\add_ln66_23_reg_2647[15]_i_5_n_0 ,\add_ln66_23_reg_2647[15]_i_6_n_0 ,\add_ln66_23_reg_2647[15]_i_7_n_0 ,\add_ln66_23_reg_2647[15]_i_8_n_0 ,\add_ln66_23_reg_2647[15]_i_9_n_0 }),
        .O(add_ln66_23_fu_1463_p2[15:8]),
        .S({\add_ln66_23_reg_2647[15]_i_10_n_0 ,\add_ln66_23_reg_2647[15]_i_11_n_0 ,\add_ln66_23_reg_2647[15]_i_12_n_0 ,\add_ln66_23_reg_2647[15]_i_13_n_0 ,\add_ln66_23_reg_2647[15]_i_14_n_0 ,\add_ln66_23_reg_2647[15]_i_15_n_0 ,\add_ln66_23_reg_2647[15]_i_16_n_0 ,\add_ln66_23_reg_2647[15]_i_17_n_0 }));
  CARRY8 \add_ln66_23_reg_2647_reg[15]_i_18 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\add_ln66_23_reg_2647_reg[15]_i_18_n_0 ,\add_ln66_23_reg_2647_reg[15]_i_18_n_1 ,\add_ln66_23_reg_2647_reg[15]_i_18_n_2 ,\add_ln66_23_reg_2647_reg[15]_i_18_n_3 ,\add_ln66_23_reg_2647_reg[15]_i_18_n_4 ,\add_ln66_23_reg_2647_reg[15]_i_18_n_5 ,\add_ln66_23_reg_2647_reg[15]_i_18_n_6 ,\add_ln66_23_reg_2647_reg[15]_i_18_n_7 }),
        .DI(sext_ln66_124_fu_1449_p1[7:0]),
        .O(sext_ln66_125_fu_1459_p1[7:0]),
        .S({\add_ln66_23_reg_2647[15]_i_20_n_0 ,\add_ln66_23_reg_2647[15]_i_21_n_0 ,\add_ln66_23_reg_2647[15]_i_22_n_0 ,\add_ln66_23_reg_2647[15]_i_23_n_0 ,\add_ln66_23_reg_2647[15]_i_24_n_0 ,\add_ln66_23_reg_2647[15]_i_25_n_0 ,\add_ln66_23_reg_2647[15]_i_26_n_0 ,\add_ln66_23_reg_2647[15]_i_27_n_0 }));
  CARRY8 \add_ln66_23_reg_2647_reg[15]_i_19 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\add_ln66_23_reg_2647_reg[15]_i_19_n_0 ,\add_ln66_23_reg_2647_reg[15]_i_19_n_1 ,\add_ln66_23_reg_2647_reg[15]_i_19_n_2 ,\add_ln66_23_reg_2647_reg[15]_i_19_n_3 ,\add_ln66_23_reg_2647_reg[15]_i_19_n_4 ,\add_ln66_23_reg_2647_reg[15]_i_19_n_5 ,\add_ln66_23_reg_2647_reg[15]_i_19_n_6 ,\add_ln66_23_reg_2647_reg[15]_i_19_n_7 }),
        .DI({\add_ln66_23_reg_2647[15]_i_28_n_0 ,\add_ln66_23_reg_2647[15]_i_29_n_0 ,\add_ln66_23_reg_2647[15]_i_30_n_0 ,\add_ln66_23_reg_2647[15]_i_31_n_0 ,\add_ln66_23_reg_2647[15]_i_32_n_0 ,\add_ln66_23_reg_2647[15]_i_33_n_0 ,\add_ln66_23_reg_2647[15]_i_34_n_0 ,1'b0}),
        .O(sext_ln66_124_fu_1449_p1[7:0]),
        .S({\add_ln66_23_reg_2647[15]_i_35_n_0 ,\add_ln66_23_reg_2647[15]_i_36_n_0 ,\add_ln66_23_reg_2647[15]_i_37_n_0 ,\add_ln66_23_reg_2647[15]_i_38_n_0 ,\add_ln66_23_reg_2647[15]_i_39_n_0 ,\add_ln66_23_reg_2647[15]_i_40_n_0 ,\add_ln66_23_reg_2647[15]_i_41_n_0 ,\add_ln66_23_reg_2647[15]_i_42_n_0 }));
  FDRE \add_ln66_23_reg_2647_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state56),
        .D(add_ln66_23_fu_1463_p2[16]),
        .Q(add_ln66_23_reg_2647[16]),
        .R(1'b0));
  FDRE \add_ln66_23_reg_2647_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state56),
        .D(add_ln66_23_fu_1463_p2[17]),
        .Q(add_ln66_23_reg_2647[17]),
        .R(1'b0));
  FDRE \add_ln66_23_reg_2647_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state56),
        .D(add_ln66_23_fu_1463_p2[18]),
        .Q(add_ln66_23_reg_2647[18]),
        .R(1'b0));
  FDRE \add_ln66_23_reg_2647_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state56),
        .D(add_ln66_23_fu_1463_p2[19]),
        .Q(add_ln66_23_reg_2647[19]),
        .R(1'b0));
  FDRE \add_ln66_23_reg_2647_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state56),
        .D(add_ln66_23_fu_1463_p2[1]),
        .Q(add_ln66_23_reg_2647[1]),
        .R(1'b0));
  FDRE \add_ln66_23_reg_2647_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state56),
        .D(add_ln66_23_fu_1463_p2[20]),
        .Q(add_ln66_23_reg_2647[20]),
        .R(1'b0));
  FDRE \add_ln66_23_reg_2647_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state56),
        .D(add_ln66_23_fu_1463_p2[21]),
        .Q(add_ln66_23_reg_2647[21]),
        .R(1'b0));
  FDRE \add_ln66_23_reg_2647_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state56),
        .D(add_ln66_23_fu_1463_p2[22]),
        .Q(add_ln66_23_reg_2647[22]),
        .R(1'b0));
  FDRE \add_ln66_23_reg_2647_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state56),
        .D(add_ln66_23_fu_1463_p2[23]),
        .Q(add_ln66_23_reg_2647[23]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln66_23_reg_2647_reg[23]_i_1 
       (.CI(\add_ln66_23_reg_2647_reg[15]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\add_ln66_23_reg_2647_reg[23]_i_1_n_0 ,\add_ln66_23_reg_2647_reg[23]_i_1_n_1 ,\add_ln66_23_reg_2647_reg[23]_i_1_n_2 ,\add_ln66_23_reg_2647_reg[23]_i_1_n_3 ,\add_ln66_23_reg_2647_reg[23]_i_1_n_4 ,\add_ln66_23_reg_2647_reg[23]_i_1_n_5 ,\add_ln66_23_reg_2647_reg[23]_i_1_n_6 ,\add_ln66_23_reg_2647_reg[23]_i_1_n_7 }),
        .DI({\add_ln66_23_reg_2647[23]_i_2_n_0 ,\add_ln66_23_reg_2647[23]_i_3_n_0 ,\add_ln66_23_reg_2647[23]_i_4_n_0 ,\add_ln66_23_reg_2647[23]_i_5_n_0 ,\add_ln66_23_reg_2647[23]_i_6_n_0 ,\add_ln66_23_reg_2647[23]_i_7_n_0 ,\add_ln66_23_reg_2647[23]_i_8_n_0 ,\add_ln66_23_reg_2647[23]_i_9_n_0 }),
        .O(add_ln66_23_fu_1463_p2[23:16]),
        .S({\add_ln66_23_reg_2647[23]_i_10_n_0 ,\add_ln66_23_reg_2647[23]_i_11_n_0 ,\add_ln66_23_reg_2647[23]_i_12_n_0 ,\add_ln66_23_reg_2647[23]_i_13_n_0 ,\add_ln66_23_reg_2647[23]_i_14_n_0 ,\add_ln66_23_reg_2647[23]_i_15_n_0 ,\add_ln66_23_reg_2647[23]_i_16_n_0 ,\add_ln66_23_reg_2647[23]_i_17_n_0 }));
  CARRY8 \add_ln66_23_reg_2647_reg[23]_i_18 
       (.CI(\add_ln66_23_reg_2647_reg[15]_i_18_n_0 ),
        .CI_TOP(1'b0),
        .CO({\add_ln66_23_reg_2647_reg[23]_i_18_n_0 ,\add_ln66_23_reg_2647_reg[23]_i_18_n_1 ,\add_ln66_23_reg_2647_reg[23]_i_18_n_2 ,\add_ln66_23_reg_2647_reg[23]_i_18_n_3 ,\add_ln66_23_reg_2647_reg[23]_i_18_n_4 ,\add_ln66_23_reg_2647_reg[23]_i_18_n_5 ,\add_ln66_23_reg_2647_reg[23]_i_18_n_6 ,\add_ln66_23_reg_2647_reg[23]_i_18_n_7 }),
        .DI(sext_ln66_124_fu_1449_p1[15:8]),
        .O(sext_ln66_125_fu_1459_p1[15:8]),
        .S({\add_ln66_23_reg_2647[23]_i_20_n_0 ,\add_ln66_23_reg_2647[23]_i_21_n_0 ,\add_ln66_23_reg_2647[23]_i_22_n_0 ,\add_ln66_23_reg_2647[23]_i_23_n_0 ,\add_ln66_23_reg_2647[23]_i_24_n_0 ,\add_ln66_23_reg_2647[23]_i_25_n_0 ,\add_ln66_23_reg_2647[23]_i_26_n_0 ,\add_ln66_23_reg_2647[23]_i_27_n_0 }));
  CARRY8 \add_ln66_23_reg_2647_reg[23]_i_19 
       (.CI(\add_ln66_23_reg_2647_reg[15]_i_19_n_0 ),
        .CI_TOP(1'b0),
        .CO({\add_ln66_23_reg_2647_reg[23]_i_19_n_0 ,\add_ln66_23_reg_2647_reg[23]_i_19_n_1 ,\add_ln66_23_reg_2647_reg[23]_i_19_n_2 ,\add_ln66_23_reg_2647_reg[23]_i_19_n_3 ,\add_ln66_23_reg_2647_reg[23]_i_19_n_4 ,\add_ln66_23_reg_2647_reg[23]_i_19_n_5 ,\add_ln66_23_reg_2647_reg[23]_i_19_n_6 ,\add_ln66_23_reg_2647_reg[23]_i_19_n_7 }),
        .DI({\add_ln66_23_reg_2647[23]_i_28_n_0 ,\add_ln66_23_reg_2647[23]_i_29_n_0 ,\add_ln66_23_reg_2647[23]_i_30_n_0 ,\add_ln66_23_reg_2647[23]_i_31_n_0 ,\add_ln66_23_reg_2647[23]_i_32_n_0 ,\add_ln66_23_reg_2647[23]_i_33_n_0 ,\add_ln66_23_reg_2647[23]_i_34_n_0 ,\add_ln66_23_reg_2647[23]_i_35_n_0 }),
        .O(sext_ln66_124_fu_1449_p1[15:8]),
        .S({\add_ln66_23_reg_2647[23]_i_36_n_0 ,\add_ln66_23_reg_2647[23]_i_37_n_0 ,\add_ln66_23_reg_2647[23]_i_38_n_0 ,\add_ln66_23_reg_2647[23]_i_39_n_0 ,\add_ln66_23_reg_2647[23]_i_40_n_0 ,\add_ln66_23_reg_2647[23]_i_41_n_0 ,\add_ln66_23_reg_2647[23]_i_42_n_0 ,\add_ln66_23_reg_2647[23]_i_43_n_0 }));
  FDRE \add_ln66_23_reg_2647_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state56),
        .D(add_ln66_23_fu_1463_p2[24]),
        .Q(add_ln66_23_reg_2647[24]),
        .R(1'b0));
  FDRE \add_ln66_23_reg_2647_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state56),
        .D(add_ln66_23_fu_1463_p2[25]),
        .Q(add_ln66_23_reg_2647[25]),
        .R(1'b0));
  FDRE \add_ln66_23_reg_2647_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state56),
        .D(add_ln66_23_fu_1463_p2[26]),
        .Q(add_ln66_23_reg_2647[26]),
        .R(1'b0));
  FDRE \add_ln66_23_reg_2647_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state56),
        .D(add_ln66_23_fu_1463_p2[27]),
        .Q(add_ln66_23_reg_2647[27]),
        .R(1'b0));
  FDRE \add_ln66_23_reg_2647_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state56),
        .D(add_ln66_23_fu_1463_p2[28]),
        .Q(add_ln66_23_reg_2647[28]),
        .R(1'b0));
  FDRE \add_ln66_23_reg_2647_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state56),
        .D(add_ln66_23_fu_1463_p2[29]),
        .Q(add_ln66_23_reg_2647[29]),
        .R(1'b0));
  FDRE \add_ln66_23_reg_2647_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state56),
        .D(add_ln66_23_fu_1463_p2[2]),
        .Q(add_ln66_23_reg_2647[2]),
        .R(1'b0));
  FDRE \add_ln66_23_reg_2647_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state56),
        .D(add_ln66_23_fu_1463_p2[30]),
        .Q(add_ln66_23_reg_2647[30]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln66_23_reg_2647_reg[30]_i_1 
       (.CI(\add_ln66_23_reg_2647_reg[23]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_add_ln66_23_reg_2647_reg[30]_i_1_CO_UNCONNECTED [7:6],\add_ln66_23_reg_2647_reg[30]_i_1_n_2 ,\add_ln66_23_reg_2647_reg[30]_i_1_n_3 ,\add_ln66_23_reg_2647_reg[30]_i_1_n_4 ,\add_ln66_23_reg_2647_reg[30]_i_1_n_5 ,\add_ln66_23_reg_2647_reg[30]_i_1_n_6 ,\add_ln66_23_reg_2647_reg[30]_i_1_n_7 }),
        .DI({1'b0,1'b0,\add_ln66_23_reg_2647[30]_i_2_n_0 ,\add_ln66_23_reg_2647[30]_i_3_n_0 ,\add_ln66_23_reg_2647[30]_i_4_n_0 ,\add_ln66_23_reg_2647[30]_i_5_n_0 ,\add_ln66_23_reg_2647[30]_i_6_n_0 ,\add_ln66_23_reg_2647[30]_i_7_n_0 }),
        .O({\NLW_add_ln66_23_reg_2647_reg[30]_i_1_O_UNCONNECTED [7],add_ln66_23_fu_1463_p2[30:24]}),
        .S({1'b0,ama_addmuladd_16s_16s_9ns_24s_26_4_1_U39_n_29,\add_ln66_23_reg_2647[30]_i_9_n_0 ,\add_ln66_23_reg_2647[30]_i_10_n_0 ,\add_ln66_23_reg_2647[30]_i_11_n_0 ,\add_ln66_23_reg_2647[30]_i_12_n_0 ,\add_ln66_23_reg_2647[30]_i_13_n_0 ,\add_ln66_23_reg_2647[30]_i_14_n_0 }));
  CARRY8 \add_ln66_23_reg_2647_reg[30]_i_15 
       (.CI(\add_ln66_23_reg_2647_reg[30]_i_16_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_add_ln66_23_reg_2647_reg[30]_i_15_CO_UNCONNECTED [7:6],\add_ln66_23_reg_2647_reg[30]_i_15_n_2 ,\NLW_add_ln66_23_reg_2647_reg[30]_i_15_CO_UNCONNECTED [4],\add_ln66_23_reg_2647_reg[30]_i_15_n_4 ,\add_ln66_23_reg_2647_reg[30]_i_15_n_5 ,\add_ln66_23_reg_2647_reg[30]_i_15_n_6 ,\add_ln66_23_reg_2647_reg[30]_i_15_n_7 }),
        .DI({1'b0,1'b0,1'b0,add_ln66_15_reg_2530[27],\add_ln66_23_reg_2647_reg[30]_i_17_n_4 ,sext_ln66_124_fu_1449_p1[26:24]}),
        .O({\NLW_add_ln66_23_reg_2647_reg[30]_i_15_O_UNCONNECTED [7:5],sext_ln66_125_fu_1459_p1[28:24]}),
        .S({1'b0,1'b0,1'b1,\add_ln66_23_reg_2647[30]_i_18_n_0 ,ama_addmuladd_16s_16s_9ns_24s_26_4_1_U39_n_30,\add_ln66_23_reg_2647[30]_i_20_n_0 ,\add_ln66_23_reg_2647[30]_i_21_n_0 ,\add_ln66_23_reg_2647[30]_i_22_n_0 }));
  CARRY8 \add_ln66_23_reg_2647_reg[30]_i_16 
       (.CI(\add_ln66_23_reg_2647_reg[23]_i_18_n_0 ),
        .CI_TOP(1'b0),
        .CO({\add_ln66_23_reg_2647_reg[30]_i_16_n_0 ,\add_ln66_23_reg_2647_reg[30]_i_16_n_1 ,\add_ln66_23_reg_2647_reg[30]_i_16_n_2 ,\add_ln66_23_reg_2647_reg[30]_i_16_n_3 ,\add_ln66_23_reg_2647_reg[30]_i_16_n_4 ,\add_ln66_23_reg_2647_reg[30]_i_16_n_5 ,\add_ln66_23_reg_2647_reg[30]_i_16_n_6 ,\add_ln66_23_reg_2647_reg[30]_i_16_n_7 }),
        .DI(sext_ln66_124_fu_1449_p1[23:16]),
        .O(sext_ln66_125_fu_1459_p1[23:16]),
        .S({\add_ln66_23_reg_2647[30]_i_24_n_0 ,\add_ln66_23_reg_2647[30]_i_25_n_0 ,\add_ln66_23_reg_2647[30]_i_26_n_0 ,\add_ln66_23_reg_2647[30]_i_27_n_0 ,\add_ln66_23_reg_2647[30]_i_28_n_0 ,\add_ln66_23_reg_2647[30]_i_29_n_0 ,\add_ln66_23_reg_2647[30]_i_30_n_0 ,\add_ln66_23_reg_2647[30]_i_31_n_0 }));
  CARRY8 \add_ln66_23_reg_2647_reg[30]_i_17 
       (.CI(\add_ln66_23_reg_2647_reg[30]_i_23_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_add_ln66_23_reg_2647_reg[30]_i_17_CO_UNCONNECTED [7:4],\add_ln66_23_reg_2647_reg[30]_i_17_n_4 ,\NLW_add_ln66_23_reg_2647_reg[30]_i_17_CO_UNCONNECTED [2],\add_ln66_23_reg_2647_reg[30]_i_17_n_6 ,\add_ln66_23_reg_2647_reg[30]_i_17_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,\add_ln66_23_reg_2647[30]_i_32_n_0 ,\add_ln66_23_reg_2647[30]_i_33_n_0 ,\add_ln66_23_reg_2647[30]_i_34_n_0 }),
        .O({\NLW_add_ln66_23_reg_2647_reg[30]_i_17_O_UNCONNECTED [7:3],sext_ln66_124_fu_1449_p1[26:24]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b1,ama_addmuladd_16s_16s_9ns_24s_26_4_1_U39_n_28,\add_ln66_23_reg_2647[30]_i_36_n_0 ,\add_ln66_23_reg_2647[30]_i_37_n_0 }));
  CARRY8 \add_ln66_23_reg_2647_reg[30]_i_23 
       (.CI(\add_ln66_23_reg_2647_reg[23]_i_19_n_0 ),
        .CI_TOP(1'b0),
        .CO({\add_ln66_23_reg_2647_reg[30]_i_23_n_0 ,\add_ln66_23_reg_2647_reg[30]_i_23_n_1 ,\add_ln66_23_reg_2647_reg[30]_i_23_n_2 ,\add_ln66_23_reg_2647_reg[30]_i_23_n_3 ,\add_ln66_23_reg_2647_reg[30]_i_23_n_4 ,\add_ln66_23_reg_2647_reg[30]_i_23_n_5 ,\add_ln66_23_reg_2647_reg[30]_i_23_n_6 ,\add_ln66_23_reg_2647_reg[30]_i_23_n_7 }),
        .DI({\add_ln66_23_reg_2647[30]_i_38_n_0 ,\add_ln66_23_reg_2647[30]_i_39_n_0 ,\add_ln66_23_reg_2647[30]_i_40_n_0 ,\add_ln66_23_reg_2647[30]_i_41_n_0 ,\add_ln66_23_reg_2647[30]_i_42_n_0 ,\add_ln66_23_reg_2647[30]_i_43_n_0 ,\add_ln66_23_reg_2647[30]_i_44_n_0 ,\add_ln66_23_reg_2647[30]_i_45_n_0 }),
        .O(sext_ln66_124_fu_1449_p1[23:16]),
        .S({\add_ln66_23_reg_2647[30]_i_46_n_0 ,\add_ln66_23_reg_2647[30]_i_47_n_0 ,\add_ln66_23_reg_2647[30]_i_48_n_0 ,\add_ln66_23_reg_2647[30]_i_49_n_0 ,\add_ln66_23_reg_2647[30]_i_50_n_0 ,\add_ln66_23_reg_2647[30]_i_51_n_0 ,\add_ln66_23_reg_2647[30]_i_52_n_0 ,\add_ln66_23_reg_2647[30]_i_53_n_0 }));
  FDRE \add_ln66_23_reg_2647_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state56),
        .D(add_ln66_23_fu_1463_p2[3]),
        .Q(add_ln66_23_reg_2647[3]),
        .R(1'b0));
  FDRE \add_ln66_23_reg_2647_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state56),
        .D(add_ln66_23_fu_1463_p2[4]),
        .Q(add_ln66_23_reg_2647[4]),
        .R(1'b0));
  FDRE \add_ln66_23_reg_2647_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state56),
        .D(add_ln66_23_fu_1463_p2[5]),
        .Q(add_ln66_23_reg_2647[5]),
        .R(1'b0));
  FDRE \add_ln66_23_reg_2647_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state56),
        .D(add_ln66_23_fu_1463_p2[6]),
        .Q(add_ln66_23_reg_2647[6]),
        .R(1'b0));
  FDRE \add_ln66_23_reg_2647_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state56),
        .D(add_ln66_23_fu_1463_p2[7]),
        .Q(add_ln66_23_reg_2647[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln66_23_reg_2647_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\add_ln66_23_reg_2647_reg[7]_i_1_n_0 ,\add_ln66_23_reg_2647_reg[7]_i_1_n_1 ,\add_ln66_23_reg_2647_reg[7]_i_1_n_2 ,\add_ln66_23_reg_2647_reg[7]_i_1_n_3 ,\add_ln66_23_reg_2647_reg[7]_i_1_n_4 ,\add_ln66_23_reg_2647_reg[7]_i_1_n_5 ,\add_ln66_23_reg_2647_reg[7]_i_1_n_6 ,\add_ln66_23_reg_2647_reg[7]_i_1_n_7 }),
        .DI({\add_ln66_23_reg_2647[7]_i_2_n_0 ,\add_ln66_23_reg_2647[7]_i_3_n_0 ,\add_ln66_23_reg_2647[7]_i_4_n_0 ,\add_ln66_23_reg_2647[7]_i_5_n_0 ,\add_ln66_23_reg_2647[7]_i_6_n_0 ,\add_ln66_23_reg_2647[7]_i_7_n_0 ,\add_ln66_23_reg_2647[7]_i_8_n_0 ,1'b0}),
        .O(add_ln66_23_fu_1463_p2[7:0]),
        .S({\add_ln66_23_reg_2647[7]_i_9_n_0 ,\add_ln66_23_reg_2647[7]_i_10_n_0 ,\add_ln66_23_reg_2647[7]_i_11_n_0 ,\add_ln66_23_reg_2647[7]_i_12_n_0 ,\add_ln66_23_reg_2647[7]_i_13_n_0 ,\add_ln66_23_reg_2647[7]_i_14_n_0 ,\add_ln66_23_reg_2647[7]_i_15_n_0 ,\add_ln66_23_reg_2647[7]_i_16_n_0 }));
  FDRE \add_ln66_23_reg_2647_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state56),
        .D(add_ln66_23_fu_1463_p2[8]),
        .Q(add_ln66_23_reg_2647[8]),
        .R(1'b0));
  FDRE \add_ln66_23_reg_2647_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state56),
        .D(add_ln66_23_fu_1463_p2[9]),
        .Q(add_ln66_23_reg_2647[9]),
        .R(1'b0));
  FDRE \add_ln66_25_reg_2617_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state53),
        .D(ama_addmuladd_16s_16s_10s_26s_27_4_1_U36_n_26),
        .Q(add_ln66_25_reg_2617[0]),
        .R(1'b0));
  FDRE \add_ln66_25_reg_2617_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state53),
        .D(ama_addmuladd_16s_16s_10s_26s_27_4_1_U36_n_16),
        .Q(add_ln66_25_reg_2617[10]),
        .R(1'b0));
  FDRE \add_ln66_25_reg_2617_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state53),
        .D(ama_addmuladd_16s_16s_10s_26s_27_4_1_U36_n_15),
        .Q(add_ln66_25_reg_2617[11]),
        .R(1'b0));
  FDRE \add_ln66_25_reg_2617_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state53),
        .D(ama_addmuladd_16s_16s_10s_26s_27_4_1_U36_n_14),
        .Q(add_ln66_25_reg_2617[12]),
        .R(1'b0));
  FDRE \add_ln66_25_reg_2617_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state53),
        .D(ama_addmuladd_16s_16s_10s_26s_27_4_1_U36_n_13),
        .Q(add_ln66_25_reg_2617[13]),
        .R(1'b0));
  FDRE \add_ln66_25_reg_2617_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state53),
        .D(ama_addmuladd_16s_16s_10s_26s_27_4_1_U36_n_12),
        .Q(add_ln66_25_reg_2617[14]),
        .R(1'b0));
  FDRE \add_ln66_25_reg_2617_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state53),
        .D(ama_addmuladd_16s_16s_10s_26s_27_4_1_U36_n_11),
        .Q(add_ln66_25_reg_2617[15]),
        .R(1'b0));
  FDRE \add_ln66_25_reg_2617_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state53),
        .D(ama_addmuladd_16s_16s_10s_26s_27_4_1_U36_n_10),
        .Q(add_ln66_25_reg_2617[16]),
        .R(1'b0));
  FDRE \add_ln66_25_reg_2617_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state53),
        .D(ama_addmuladd_16s_16s_10s_26s_27_4_1_U36_n_9),
        .Q(add_ln66_25_reg_2617[17]),
        .R(1'b0));
  FDRE \add_ln66_25_reg_2617_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state53),
        .D(ama_addmuladd_16s_16s_10s_26s_27_4_1_U36_n_8),
        .Q(add_ln66_25_reg_2617[18]),
        .R(1'b0));
  FDRE \add_ln66_25_reg_2617_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state53),
        .D(ama_addmuladd_16s_16s_10s_26s_27_4_1_U36_n_7),
        .Q(add_ln66_25_reg_2617[19]),
        .R(1'b0));
  FDRE \add_ln66_25_reg_2617_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state53),
        .D(ama_addmuladd_16s_16s_10s_26s_27_4_1_U36_n_25),
        .Q(add_ln66_25_reg_2617[1]),
        .R(1'b0));
  FDRE \add_ln66_25_reg_2617_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state53),
        .D(ama_addmuladd_16s_16s_10s_26s_27_4_1_U36_n_6),
        .Q(add_ln66_25_reg_2617[20]),
        .R(1'b0));
  FDRE \add_ln66_25_reg_2617_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state53),
        .D(ama_addmuladd_16s_16s_10s_26s_27_4_1_U36_n_5),
        .Q(add_ln66_25_reg_2617[21]),
        .R(1'b0));
  FDRE \add_ln66_25_reg_2617_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state53),
        .D(ama_addmuladd_16s_16s_10s_26s_27_4_1_U36_n_4),
        .Q(add_ln66_25_reg_2617[22]),
        .R(1'b0));
  FDRE \add_ln66_25_reg_2617_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state53),
        .D(ama_addmuladd_16s_16s_10s_26s_27_4_1_U36_n_3),
        .Q(add_ln66_25_reg_2617[23]),
        .R(1'b0));
  FDRE \add_ln66_25_reg_2617_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state53),
        .D(ama_addmuladd_16s_16s_10s_26s_27_4_1_U36_n_2),
        .Q(add_ln66_25_reg_2617[24]),
        .R(1'b0));
  FDRE \add_ln66_25_reg_2617_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state53),
        .D(ama_addmuladd_16s_16s_10s_26s_27_4_1_U36_n_1),
        .Q(add_ln66_25_reg_2617[25]),
        .R(1'b0));
  FDRE \add_ln66_25_reg_2617_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state53),
        .D(ama_addmuladd_16s_16s_10s_26s_27_4_1_U36_n_0),
        .Q(add_ln66_25_reg_2617[26]),
        .R(1'b0));
  FDRE \add_ln66_25_reg_2617_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state53),
        .D(ama_addmuladd_16s_16s_10s_26s_27_4_1_U36_n_24),
        .Q(add_ln66_25_reg_2617[2]),
        .R(1'b0));
  FDRE \add_ln66_25_reg_2617_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state53),
        .D(ama_addmuladd_16s_16s_10s_26s_27_4_1_U36_n_23),
        .Q(add_ln66_25_reg_2617[3]),
        .R(1'b0));
  FDRE \add_ln66_25_reg_2617_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state53),
        .D(ama_addmuladd_16s_16s_10s_26s_27_4_1_U36_n_22),
        .Q(add_ln66_25_reg_2617[4]),
        .R(1'b0));
  FDRE \add_ln66_25_reg_2617_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state53),
        .D(ama_addmuladd_16s_16s_10s_26s_27_4_1_U36_n_21),
        .Q(add_ln66_25_reg_2617[5]),
        .R(1'b0));
  FDRE \add_ln66_25_reg_2617_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state53),
        .D(ama_addmuladd_16s_16s_10s_26s_27_4_1_U36_n_20),
        .Q(add_ln66_25_reg_2617[6]),
        .R(1'b0));
  FDRE \add_ln66_25_reg_2617_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state53),
        .D(ama_addmuladd_16s_16s_10s_26s_27_4_1_U36_n_19),
        .Q(add_ln66_25_reg_2617[7]),
        .R(1'b0));
  FDRE \add_ln66_25_reg_2617_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state53),
        .D(ama_addmuladd_16s_16s_10s_26s_27_4_1_U36_n_18),
        .Q(add_ln66_25_reg_2617[8]),
        .R(1'b0));
  FDRE \add_ln66_25_reg_2617_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state53),
        .D(ama_addmuladd_16s_16s_10s_26s_27_4_1_U36_n_17),
        .Q(add_ln66_25_reg_2617[9]),
        .R(1'b0));
  FDRE \add_ln66_27_reg_2642_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state55),
        .D(ama_addmuladd_16s_16s_9s_25s_26_4_1_U38_n_25),
        .Q(add_ln66_27_reg_2642[0]),
        .R(1'b0));
  FDRE \add_ln66_27_reg_2642_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state55),
        .D(ama_addmuladd_16s_16s_9s_25s_26_4_1_U38_n_15),
        .Q(add_ln66_27_reg_2642[10]),
        .R(1'b0));
  FDRE \add_ln66_27_reg_2642_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state55),
        .D(ama_addmuladd_16s_16s_9s_25s_26_4_1_U38_n_14),
        .Q(add_ln66_27_reg_2642[11]),
        .R(1'b0));
  FDRE \add_ln66_27_reg_2642_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state55),
        .D(ama_addmuladd_16s_16s_9s_25s_26_4_1_U38_n_13),
        .Q(add_ln66_27_reg_2642[12]),
        .R(1'b0));
  FDRE \add_ln66_27_reg_2642_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state55),
        .D(ama_addmuladd_16s_16s_9s_25s_26_4_1_U38_n_12),
        .Q(add_ln66_27_reg_2642[13]),
        .R(1'b0));
  FDRE \add_ln66_27_reg_2642_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state55),
        .D(ama_addmuladd_16s_16s_9s_25s_26_4_1_U38_n_11),
        .Q(add_ln66_27_reg_2642[14]),
        .R(1'b0));
  FDRE \add_ln66_27_reg_2642_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state55),
        .D(ama_addmuladd_16s_16s_9s_25s_26_4_1_U38_n_10),
        .Q(add_ln66_27_reg_2642[15]),
        .R(1'b0));
  FDRE \add_ln66_27_reg_2642_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state55),
        .D(ama_addmuladd_16s_16s_9s_25s_26_4_1_U38_n_9),
        .Q(add_ln66_27_reg_2642[16]),
        .R(1'b0));
  FDRE \add_ln66_27_reg_2642_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state55),
        .D(ama_addmuladd_16s_16s_9s_25s_26_4_1_U38_n_8),
        .Q(add_ln66_27_reg_2642[17]),
        .R(1'b0));
  FDRE \add_ln66_27_reg_2642_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state55),
        .D(ama_addmuladd_16s_16s_9s_25s_26_4_1_U38_n_7),
        .Q(add_ln66_27_reg_2642[18]),
        .R(1'b0));
  FDRE \add_ln66_27_reg_2642_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state55),
        .D(ama_addmuladd_16s_16s_9s_25s_26_4_1_U38_n_6),
        .Q(add_ln66_27_reg_2642[19]),
        .R(1'b0));
  FDRE \add_ln66_27_reg_2642_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state55),
        .D(ama_addmuladd_16s_16s_9s_25s_26_4_1_U38_n_24),
        .Q(add_ln66_27_reg_2642[1]),
        .R(1'b0));
  FDRE \add_ln66_27_reg_2642_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state55),
        .D(ama_addmuladd_16s_16s_9s_25s_26_4_1_U38_n_5),
        .Q(add_ln66_27_reg_2642[20]),
        .R(1'b0));
  FDRE \add_ln66_27_reg_2642_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state55),
        .D(ama_addmuladd_16s_16s_9s_25s_26_4_1_U38_n_4),
        .Q(add_ln66_27_reg_2642[21]),
        .R(1'b0));
  FDRE \add_ln66_27_reg_2642_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state55),
        .D(ama_addmuladd_16s_16s_9s_25s_26_4_1_U38_n_3),
        .Q(add_ln66_27_reg_2642[22]),
        .R(1'b0));
  FDRE \add_ln66_27_reg_2642_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state55),
        .D(ama_addmuladd_16s_16s_9s_25s_26_4_1_U38_n_2),
        .Q(add_ln66_27_reg_2642[23]),
        .R(1'b0));
  FDRE \add_ln66_27_reg_2642_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state55),
        .D(ama_addmuladd_16s_16s_9s_25s_26_4_1_U38_n_1),
        .Q(add_ln66_27_reg_2642[24]),
        .R(1'b0));
  FDRE \add_ln66_27_reg_2642_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state55),
        .D(ama_addmuladd_16s_16s_9s_25s_26_4_1_U38_n_0),
        .Q(add_ln66_27_reg_2642[25]),
        .R(1'b0));
  FDRE \add_ln66_27_reg_2642_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state55),
        .D(ama_addmuladd_16s_16s_9s_25s_26_4_1_U38_n_23),
        .Q(add_ln66_27_reg_2642[2]),
        .R(1'b0));
  FDRE \add_ln66_27_reg_2642_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state55),
        .D(ama_addmuladd_16s_16s_9s_25s_26_4_1_U38_n_22),
        .Q(add_ln66_27_reg_2642[3]),
        .R(1'b0));
  FDRE \add_ln66_27_reg_2642_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state55),
        .D(ama_addmuladd_16s_16s_9s_25s_26_4_1_U38_n_21),
        .Q(add_ln66_27_reg_2642[4]),
        .R(1'b0));
  FDRE \add_ln66_27_reg_2642_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state55),
        .D(ama_addmuladd_16s_16s_9s_25s_26_4_1_U38_n_20),
        .Q(add_ln66_27_reg_2642[5]),
        .R(1'b0));
  FDRE \add_ln66_27_reg_2642_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state55),
        .D(ama_addmuladd_16s_16s_9s_25s_26_4_1_U38_n_19),
        .Q(add_ln66_27_reg_2642[6]),
        .R(1'b0));
  FDRE \add_ln66_27_reg_2642_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state55),
        .D(ama_addmuladd_16s_16s_9s_25s_26_4_1_U38_n_18),
        .Q(add_ln66_27_reg_2642[7]),
        .R(1'b0));
  FDRE \add_ln66_27_reg_2642_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state55),
        .D(ama_addmuladd_16s_16s_9s_25s_26_4_1_U38_n_17),
        .Q(add_ln66_27_reg_2642[8]),
        .R(1'b0));
  FDRE \add_ln66_27_reg_2642_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state55),
        .D(ama_addmuladd_16s_16s_9s_25s_26_4_1_U38_n_16),
        .Q(add_ln66_27_reg_2642[9]),
        .R(1'b0));
  FDRE \add_ln66_30_reg_2632_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state54),
        .D(ama_addmuladd_16s_16s_9s_25s_26_4_1_U37_n_25),
        .Q(add_ln66_30_reg_2632[0]),
        .R(1'b0));
  FDRE \add_ln66_30_reg_2632_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state54),
        .D(ama_addmuladd_16s_16s_9s_25s_26_4_1_U37_n_15),
        .Q(add_ln66_30_reg_2632[10]),
        .R(1'b0));
  FDRE \add_ln66_30_reg_2632_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state54),
        .D(ama_addmuladd_16s_16s_9s_25s_26_4_1_U37_n_14),
        .Q(add_ln66_30_reg_2632[11]),
        .R(1'b0));
  FDRE \add_ln66_30_reg_2632_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state54),
        .D(ama_addmuladd_16s_16s_9s_25s_26_4_1_U37_n_13),
        .Q(add_ln66_30_reg_2632[12]),
        .R(1'b0));
  FDRE \add_ln66_30_reg_2632_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state54),
        .D(ama_addmuladd_16s_16s_9s_25s_26_4_1_U37_n_12),
        .Q(add_ln66_30_reg_2632[13]),
        .R(1'b0));
  FDRE \add_ln66_30_reg_2632_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state54),
        .D(ama_addmuladd_16s_16s_9s_25s_26_4_1_U37_n_11),
        .Q(add_ln66_30_reg_2632[14]),
        .R(1'b0));
  FDRE \add_ln66_30_reg_2632_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state54),
        .D(ama_addmuladd_16s_16s_9s_25s_26_4_1_U37_n_10),
        .Q(add_ln66_30_reg_2632[15]),
        .R(1'b0));
  FDRE \add_ln66_30_reg_2632_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state54),
        .D(ama_addmuladd_16s_16s_9s_25s_26_4_1_U37_n_9),
        .Q(add_ln66_30_reg_2632[16]),
        .R(1'b0));
  FDRE \add_ln66_30_reg_2632_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state54),
        .D(ama_addmuladd_16s_16s_9s_25s_26_4_1_U37_n_8),
        .Q(add_ln66_30_reg_2632[17]),
        .R(1'b0));
  FDRE \add_ln66_30_reg_2632_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state54),
        .D(ama_addmuladd_16s_16s_9s_25s_26_4_1_U37_n_7),
        .Q(add_ln66_30_reg_2632[18]),
        .R(1'b0));
  FDRE \add_ln66_30_reg_2632_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state54),
        .D(ama_addmuladd_16s_16s_9s_25s_26_4_1_U37_n_6),
        .Q(add_ln66_30_reg_2632[19]),
        .R(1'b0));
  FDRE \add_ln66_30_reg_2632_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state54),
        .D(ama_addmuladd_16s_16s_9s_25s_26_4_1_U37_n_24),
        .Q(add_ln66_30_reg_2632[1]),
        .R(1'b0));
  FDRE \add_ln66_30_reg_2632_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state54),
        .D(ama_addmuladd_16s_16s_9s_25s_26_4_1_U37_n_5),
        .Q(add_ln66_30_reg_2632[20]),
        .R(1'b0));
  FDRE \add_ln66_30_reg_2632_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state54),
        .D(ama_addmuladd_16s_16s_9s_25s_26_4_1_U37_n_4),
        .Q(add_ln66_30_reg_2632[21]),
        .R(1'b0));
  FDRE \add_ln66_30_reg_2632_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state54),
        .D(ama_addmuladd_16s_16s_9s_25s_26_4_1_U37_n_3),
        .Q(add_ln66_30_reg_2632[22]),
        .R(1'b0));
  FDRE \add_ln66_30_reg_2632_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state54),
        .D(ama_addmuladd_16s_16s_9s_25s_26_4_1_U37_n_2),
        .Q(add_ln66_30_reg_2632[23]),
        .R(1'b0));
  FDRE \add_ln66_30_reg_2632_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state54),
        .D(ama_addmuladd_16s_16s_9s_25s_26_4_1_U37_n_1),
        .Q(add_ln66_30_reg_2632[24]),
        .R(1'b0));
  FDRE \add_ln66_30_reg_2632_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state54),
        .D(ama_addmuladd_16s_16s_9s_25s_26_4_1_U37_n_0),
        .Q(add_ln66_30_reg_2632[25]),
        .R(1'b0));
  FDRE \add_ln66_30_reg_2632_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state54),
        .D(ama_addmuladd_16s_16s_9s_25s_26_4_1_U37_n_23),
        .Q(add_ln66_30_reg_2632[2]),
        .R(1'b0));
  FDRE \add_ln66_30_reg_2632_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state54),
        .D(ama_addmuladd_16s_16s_9s_25s_26_4_1_U37_n_22),
        .Q(add_ln66_30_reg_2632[3]),
        .R(1'b0));
  FDRE \add_ln66_30_reg_2632_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state54),
        .D(ama_addmuladd_16s_16s_9s_25s_26_4_1_U37_n_21),
        .Q(add_ln66_30_reg_2632[4]),
        .R(1'b0));
  FDRE \add_ln66_30_reg_2632_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state54),
        .D(ama_addmuladd_16s_16s_9s_25s_26_4_1_U37_n_20),
        .Q(add_ln66_30_reg_2632[5]),
        .R(1'b0));
  FDRE \add_ln66_30_reg_2632_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state54),
        .D(ama_addmuladd_16s_16s_9s_25s_26_4_1_U37_n_19),
        .Q(add_ln66_30_reg_2632[6]),
        .R(1'b0));
  FDRE \add_ln66_30_reg_2632_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state54),
        .D(ama_addmuladd_16s_16s_9s_25s_26_4_1_U37_n_18),
        .Q(add_ln66_30_reg_2632[7]),
        .R(1'b0));
  FDRE \add_ln66_30_reg_2632_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state54),
        .D(ama_addmuladd_16s_16s_9s_25s_26_4_1_U37_n_17),
        .Q(add_ln66_30_reg_2632[8]),
        .R(1'b0));
  FDRE \add_ln66_30_reg_2632_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state54),
        .D(ama_addmuladd_16s_16s_9s_25s_26_4_1_U37_n_16),
        .Q(add_ln66_30_reg_2632[9]),
        .R(1'b0));
  FDRE \add_ln66_31_reg_2541_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(ama_addmuladd_16s_16s_7ns_25s_25_4_1_U30_n_24),
        .Q(add_ln66_31_reg_2541[0]),
        .R(1'b0));
  FDRE \add_ln66_31_reg_2541_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(ama_addmuladd_16s_16s_7ns_25s_25_4_1_U30_n_14),
        .Q(add_ln66_31_reg_2541[10]),
        .R(1'b0));
  FDRE \add_ln66_31_reg_2541_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(ama_addmuladd_16s_16s_7ns_25s_25_4_1_U30_n_13),
        .Q(add_ln66_31_reg_2541[11]),
        .R(1'b0));
  FDRE \add_ln66_31_reg_2541_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(ama_addmuladd_16s_16s_7ns_25s_25_4_1_U30_n_12),
        .Q(add_ln66_31_reg_2541[12]),
        .R(1'b0));
  FDRE \add_ln66_31_reg_2541_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(ama_addmuladd_16s_16s_7ns_25s_25_4_1_U30_n_11),
        .Q(add_ln66_31_reg_2541[13]),
        .R(1'b0));
  FDRE \add_ln66_31_reg_2541_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(ama_addmuladd_16s_16s_7ns_25s_25_4_1_U30_n_10),
        .Q(add_ln66_31_reg_2541[14]),
        .R(1'b0));
  FDRE \add_ln66_31_reg_2541_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(ama_addmuladd_16s_16s_7ns_25s_25_4_1_U30_n_9),
        .Q(add_ln66_31_reg_2541[15]),
        .R(1'b0));
  FDRE \add_ln66_31_reg_2541_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(ama_addmuladd_16s_16s_7ns_25s_25_4_1_U30_n_8),
        .Q(add_ln66_31_reg_2541[16]),
        .R(1'b0));
  FDRE \add_ln66_31_reg_2541_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(ama_addmuladd_16s_16s_7ns_25s_25_4_1_U30_n_7),
        .Q(add_ln66_31_reg_2541[17]),
        .R(1'b0));
  FDRE \add_ln66_31_reg_2541_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(ama_addmuladd_16s_16s_7ns_25s_25_4_1_U30_n_6),
        .Q(add_ln66_31_reg_2541[18]),
        .R(1'b0));
  FDRE \add_ln66_31_reg_2541_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(ama_addmuladd_16s_16s_7ns_25s_25_4_1_U30_n_5),
        .Q(add_ln66_31_reg_2541[19]),
        .R(1'b0));
  FDRE \add_ln66_31_reg_2541_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(ama_addmuladd_16s_16s_7ns_25s_25_4_1_U30_n_23),
        .Q(add_ln66_31_reg_2541[1]),
        .R(1'b0));
  FDRE \add_ln66_31_reg_2541_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(ama_addmuladd_16s_16s_7ns_25s_25_4_1_U30_n_4),
        .Q(add_ln66_31_reg_2541[20]),
        .R(1'b0));
  FDRE \add_ln66_31_reg_2541_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(ama_addmuladd_16s_16s_7ns_25s_25_4_1_U30_n_3),
        .Q(add_ln66_31_reg_2541[21]),
        .R(1'b0));
  FDRE \add_ln66_31_reg_2541_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(ama_addmuladd_16s_16s_7ns_25s_25_4_1_U30_n_2),
        .Q(add_ln66_31_reg_2541[22]),
        .R(1'b0));
  FDRE \add_ln66_31_reg_2541_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(ama_addmuladd_16s_16s_7ns_25s_25_4_1_U30_n_1),
        .Q(add_ln66_31_reg_2541[23]),
        .R(1'b0));
  FDRE \add_ln66_31_reg_2541_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(ama_addmuladd_16s_16s_7ns_25s_25_4_1_U30_n_0),
        .Q(add_ln66_31_reg_2541[24]),
        .R(1'b0));
  FDRE \add_ln66_31_reg_2541_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(ama_addmuladd_16s_16s_7ns_25s_25_4_1_U30_n_22),
        .Q(add_ln66_31_reg_2541[2]),
        .R(1'b0));
  FDRE \add_ln66_31_reg_2541_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(ama_addmuladd_16s_16s_7ns_25s_25_4_1_U30_n_21),
        .Q(add_ln66_31_reg_2541[3]),
        .R(1'b0));
  FDRE \add_ln66_31_reg_2541_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(ama_addmuladd_16s_16s_7ns_25s_25_4_1_U30_n_20),
        .Q(add_ln66_31_reg_2541[4]),
        .R(1'b0));
  FDRE \add_ln66_31_reg_2541_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(ama_addmuladd_16s_16s_7ns_25s_25_4_1_U30_n_19),
        .Q(add_ln66_31_reg_2541[5]),
        .R(1'b0));
  FDRE \add_ln66_31_reg_2541_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(ama_addmuladd_16s_16s_7ns_25s_25_4_1_U30_n_18),
        .Q(add_ln66_31_reg_2541[6]),
        .R(1'b0));
  FDRE \add_ln66_31_reg_2541_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(ama_addmuladd_16s_16s_7ns_25s_25_4_1_U30_n_17),
        .Q(add_ln66_31_reg_2541[7]),
        .R(1'b0));
  FDRE \add_ln66_31_reg_2541_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(ama_addmuladd_16s_16s_7ns_25s_25_4_1_U30_n_16),
        .Q(add_ln66_31_reg_2541[8]),
        .R(1'b0));
  FDRE \add_ln66_31_reg_2541_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(ama_addmuladd_16s_16s_7ns_25s_25_4_1_U30_n_15),
        .Q(add_ln66_31_reg_2541[9]),
        .R(1'b0));
  (* HLUTNM = "lutpair132" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln66_34_reg_2652[15]_i_35 
       (.I0(add_ln66_27_reg_2642[6]),
        .I1(add_ln66_31_reg_2541[6]),
        .I2(add_ln66_30_reg_2632[6]),
        .O(\add_ln66_34_reg_2652[15]_i_35_n_0 ));
  (* HLUTNM = "lutpair131" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln66_34_reg_2652[15]_i_36 
       (.I0(add_ln66_27_reg_2642[5]),
        .I1(add_ln66_31_reg_2541[5]),
        .I2(add_ln66_30_reg_2632[5]),
        .O(\add_ln66_34_reg_2652[15]_i_36_n_0 ));
  (* HLUTNM = "lutpair130" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln66_34_reg_2652[15]_i_37 
       (.I0(add_ln66_27_reg_2642[4]),
        .I1(add_ln66_31_reg_2541[4]),
        .I2(add_ln66_30_reg_2632[4]),
        .O(\add_ln66_34_reg_2652[15]_i_37_n_0 ));
  (* HLUTNM = "lutpair129" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln66_34_reg_2652[15]_i_38 
       (.I0(add_ln66_27_reg_2642[3]),
        .I1(add_ln66_31_reg_2541[3]),
        .I2(add_ln66_30_reg_2632[3]),
        .O(\add_ln66_34_reg_2652[15]_i_38_n_0 ));
  (* HLUTNM = "lutpair128" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln66_34_reg_2652[15]_i_39 
       (.I0(add_ln66_27_reg_2642[2]),
        .I1(add_ln66_31_reg_2541[2]),
        .I2(add_ln66_30_reg_2632[2]),
        .O(\add_ln66_34_reg_2652[15]_i_39_n_0 ));
  (* HLUTNM = "lutpair127" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln66_34_reg_2652[15]_i_40 
       (.I0(add_ln66_27_reg_2642[1]),
        .I1(add_ln66_31_reg_2541[1]),
        .I2(add_ln66_30_reg_2632[1]),
        .O(\add_ln66_34_reg_2652[15]_i_40_n_0 ));
  (* HLUTNM = "lutpair126" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln66_34_reg_2652[15]_i_41 
       (.I0(add_ln66_31_reg_2541[0]),
        .I1(add_ln66_27_reg_2642[0]),
        .I2(add_ln66_30_reg_2632[0]),
        .O(\add_ln66_34_reg_2652[15]_i_41_n_0 ));
  (* HLUTNM = "lutpair133" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln66_34_reg_2652[15]_i_42 
       (.I0(add_ln66_27_reg_2642[7]),
        .I1(add_ln66_31_reg_2541[7]),
        .I2(add_ln66_30_reg_2632[7]),
        .I3(\add_ln66_34_reg_2652[15]_i_35_n_0 ),
        .O(\add_ln66_34_reg_2652[15]_i_42_n_0 ));
  (* HLUTNM = "lutpair132" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln66_34_reg_2652[15]_i_43 
       (.I0(add_ln66_27_reg_2642[6]),
        .I1(add_ln66_31_reg_2541[6]),
        .I2(add_ln66_30_reg_2632[6]),
        .I3(\add_ln66_34_reg_2652[15]_i_36_n_0 ),
        .O(\add_ln66_34_reg_2652[15]_i_43_n_0 ));
  (* HLUTNM = "lutpair131" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln66_34_reg_2652[15]_i_44 
       (.I0(add_ln66_27_reg_2642[5]),
        .I1(add_ln66_31_reg_2541[5]),
        .I2(add_ln66_30_reg_2632[5]),
        .I3(\add_ln66_34_reg_2652[15]_i_37_n_0 ),
        .O(\add_ln66_34_reg_2652[15]_i_44_n_0 ));
  (* HLUTNM = "lutpair130" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln66_34_reg_2652[15]_i_45 
       (.I0(add_ln66_27_reg_2642[4]),
        .I1(add_ln66_31_reg_2541[4]),
        .I2(add_ln66_30_reg_2632[4]),
        .I3(\add_ln66_34_reg_2652[15]_i_38_n_0 ),
        .O(\add_ln66_34_reg_2652[15]_i_45_n_0 ));
  (* HLUTNM = "lutpair129" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln66_34_reg_2652[15]_i_46 
       (.I0(add_ln66_27_reg_2642[3]),
        .I1(add_ln66_31_reg_2541[3]),
        .I2(add_ln66_30_reg_2632[3]),
        .I3(\add_ln66_34_reg_2652[15]_i_39_n_0 ),
        .O(\add_ln66_34_reg_2652[15]_i_46_n_0 ));
  (* HLUTNM = "lutpair128" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln66_34_reg_2652[15]_i_47 
       (.I0(add_ln66_27_reg_2642[2]),
        .I1(add_ln66_31_reg_2541[2]),
        .I2(add_ln66_30_reg_2632[2]),
        .I3(\add_ln66_34_reg_2652[15]_i_40_n_0 ),
        .O(\add_ln66_34_reg_2652[15]_i_47_n_0 ));
  (* HLUTNM = "lutpair127" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln66_34_reg_2652[15]_i_48 
       (.I0(add_ln66_27_reg_2642[1]),
        .I1(add_ln66_31_reg_2541[1]),
        .I2(add_ln66_30_reg_2632[1]),
        .I3(\add_ln66_34_reg_2652[15]_i_41_n_0 ),
        .O(\add_ln66_34_reg_2652[15]_i_48_n_0 ));
  (* HLUTNM = "lutpair126" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln66_34_reg_2652[15]_i_49 
       (.I0(add_ln66_31_reg_2541[0]),
        .I1(add_ln66_27_reg_2642[0]),
        .I2(add_ln66_30_reg_2632[0]),
        .O(\add_ln66_34_reg_2652[15]_i_49_n_0 ));
  (* HLUTNM = "lutpair140" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln66_34_reg_2652[23]_i_39 
       (.I0(add_ln66_27_reg_2642[14]),
        .I1(add_ln66_31_reg_2541[14]),
        .I2(add_ln66_30_reg_2632[14]),
        .O(\add_ln66_34_reg_2652[23]_i_39_n_0 ));
  (* HLUTNM = "lutpair139" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln66_34_reg_2652[23]_i_40 
       (.I0(add_ln66_27_reg_2642[13]),
        .I1(add_ln66_31_reg_2541[13]),
        .I2(add_ln66_30_reg_2632[13]),
        .O(\add_ln66_34_reg_2652[23]_i_40_n_0 ));
  (* HLUTNM = "lutpair138" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln66_34_reg_2652[23]_i_41 
       (.I0(add_ln66_27_reg_2642[12]),
        .I1(add_ln66_31_reg_2541[12]),
        .I2(add_ln66_30_reg_2632[12]),
        .O(\add_ln66_34_reg_2652[23]_i_41_n_0 ));
  (* HLUTNM = "lutpair137" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln66_34_reg_2652[23]_i_42 
       (.I0(add_ln66_27_reg_2642[11]),
        .I1(add_ln66_31_reg_2541[11]),
        .I2(add_ln66_30_reg_2632[11]),
        .O(\add_ln66_34_reg_2652[23]_i_42_n_0 ));
  (* HLUTNM = "lutpair136" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln66_34_reg_2652[23]_i_43 
       (.I0(add_ln66_27_reg_2642[10]),
        .I1(add_ln66_31_reg_2541[10]),
        .I2(add_ln66_30_reg_2632[10]),
        .O(\add_ln66_34_reg_2652[23]_i_43_n_0 ));
  (* HLUTNM = "lutpair135" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln66_34_reg_2652[23]_i_44 
       (.I0(add_ln66_27_reg_2642[9]),
        .I1(add_ln66_31_reg_2541[9]),
        .I2(add_ln66_30_reg_2632[9]),
        .O(\add_ln66_34_reg_2652[23]_i_44_n_0 ));
  (* HLUTNM = "lutpair134" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln66_34_reg_2652[23]_i_45 
       (.I0(add_ln66_27_reg_2642[8]),
        .I1(add_ln66_31_reg_2541[8]),
        .I2(add_ln66_30_reg_2632[8]),
        .O(\add_ln66_34_reg_2652[23]_i_45_n_0 ));
  (* HLUTNM = "lutpair133" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln66_34_reg_2652[23]_i_46 
       (.I0(add_ln66_27_reg_2642[7]),
        .I1(add_ln66_31_reg_2541[7]),
        .I2(add_ln66_30_reg_2632[7]),
        .O(\add_ln66_34_reg_2652[23]_i_46_n_0 ));
  (* HLUTNM = "lutpair141" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln66_34_reg_2652[23]_i_47 
       (.I0(add_ln66_27_reg_2642[15]),
        .I1(add_ln66_31_reg_2541[15]),
        .I2(add_ln66_30_reg_2632[15]),
        .I3(\add_ln66_34_reg_2652[23]_i_39_n_0 ),
        .O(\add_ln66_34_reg_2652[23]_i_47_n_0 ));
  (* HLUTNM = "lutpair140" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln66_34_reg_2652[23]_i_48 
       (.I0(add_ln66_27_reg_2642[14]),
        .I1(add_ln66_31_reg_2541[14]),
        .I2(add_ln66_30_reg_2632[14]),
        .I3(\add_ln66_34_reg_2652[23]_i_40_n_0 ),
        .O(\add_ln66_34_reg_2652[23]_i_48_n_0 ));
  (* HLUTNM = "lutpair139" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln66_34_reg_2652[23]_i_49 
       (.I0(add_ln66_27_reg_2642[13]),
        .I1(add_ln66_31_reg_2541[13]),
        .I2(add_ln66_30_reg_2632[13]),
        .I3(\add_ln66_34_reg_2652[23]_i_41_n_0 ),
        .O(\add_ln66_34_reg_2652[23]_i_49_n_0 ));
  (* HLUTNM = "lutpair138" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln66_34_reg_2652[23]_i_50 
       (.I0(add_ln66_27_reg_2642[12]),
        .I1(add_ln66_31_reg_2541[12]),
        .I2(add_ln66_30_reg_2632[12]),
        .I3(\add_ln66_34_reg_2652[23]_i_42_n_0 ),
        .O(\add_ln66_34_reg_2652[23]_i_50_n_0 ));
  (* HLUTNM = "lutpair137" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln66_34_reg_2652[23]_i_51 
       (.I0(add_ln66_27_reg_2642[11]),
        .I1(add_ln66_31_reg_2541[11]),
        .I2(add_ln66_30_reg_2632[11]),
        .I3(\add_ln66_34_reg_2652[23]_i_43_n_0 ),
        .O(\add_ln66_34_reg_2652[23]_i_51_n_0 ));
  (* HLUTNM = "lutpair136" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln66_34_reg_2652[23]_i_52 
       (.I0(add_ln66_27_reg_2642[10]),
        .I1(add_ln66_31_reg_2541[10]),
        .I2(add_ln66_30_reg_2632[10]),
        .I3(\add_ln66_34_reg_2652[23]_i_44_n_0 ),
        .O(\add_ln66_34_reg_2652[23]_i_52_n_0 ));
  (* HLUTNM = "lutpair135" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln66_34_reg_2652[23]_i_53 
       (.I0(add_ln66_27_reg_2642[9]),
        .I1(add_ln66_31_reg_2541[9]),
        .I2(add_ln66_30_reg_2632[9]),
        .I3(\add_ln66_34_reg_2652[23]_i_45_n_0 ),
        .O(\add_ln66_34_reg_2652[23]_i_53_n_0 ));
  (* HLUTNM = "lutpair134" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln66_34_reg_2652[23]_i_54 
       (.I0(add_ln66_27_reg_2642[8]),
        .I1(add_ln66_31_reg_2541[8]),
        .I2(add_ln66_30_reg_2632[8]),
        .I3(\add_ln66_34_reg_2652[23]_i_46_n_0 ),
        .O(\add_ln66_34_reg_2652[23]_i_54_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \add_ln66_34_reg_2652[27]_i_12 
       (.I0(add_ln66_30_reg_2632[24]),
        .I1(add_ln66_27_reg_2642[24]),
        .I2(add_ln66_30_reg_2632[25]),
        .I3(add_ln66_27_reg_2642[25]),
        .O(\add_ln66_34_reg_2652[27]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'h41)) 
    \add_ln66_34_reg_2652[27]_i_13 
       (.I0(add_ln66_31_reg_2541[24]),
        .I1(add_ln66_30_reg_2632[24]),
        .I2(add_ln66_27_reg_2642[24]),
        .O(\add_ln66_34_reg_2652[27]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln66_34_reg_2652[27]_i_14 
       (.I0(add_ln66_31_reg_2541[24]),
        .I1(add_ln66_30_reg_2632[24]),
        .I2(add_ln66_27_reg_2642[24]),
        .O(\add_ln66_34_reg_2652[27]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'hEFF1)) 
    \add_ln66_34_reg_2652[27]_i_15 
       (.I0(add_ln66_27_reg_2642[24]),
        .I1(add_ln66_30_reg_2632[24]),
        .I2(add_ln66_30_reg_2632[25]),
        .I3(add_ln66_27_reg_2642[25]),
        .O(\add_ln66_34_reg_2652[27]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'h96969669)) 
    \add_ln66_34_reg_2652[27]_i_16 
       (.I0(\add_ln66_34_reg_2652[27]_i_13_n_0 ),
        .I1(add_ln66_27_reg_2642[25]),
        .I2(add_ln66_30_reg_2632[25]),
        .I3(add_ln66_27_reg_2642[24]),
        .I4(add_ln66_30_reg_2632[24]),
        .O(\add_ln66_34_reg_2652[27]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln66_34_reg_2652[27]_i_17 
       (.I0(add_ln66_27_reg_2642[24]),
        .I1(add_ln66_30_reg_2632[24]),
        .I2(add_ln66_31_reg_2541[24]),
        .I3(add_ln66_30_reg_2632[23]),
        .I4(add_ln66_31_reg_2541[23]),
        .I5(add_ln66_27_reg_2642[23]),
        .O(\add_ln66_34_reg_2652[27]_i_17_n_0 ));
  (* HLUTNM = "lutpair148" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln66_34_reg_2652[27]_i_18 
       (.I0(add_ln66_27_reg_2642[22]),
        .I1(add_ln66_31_reg_2541[22]),
        .I2(add_ln66_30_reg_2632[22]),
        .O(\add_ln66_34_reg_2652[27]_i_18_n_0 ));
  (* HLUTNM = "lutpair147" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln66_34_reg_2652[27]_i_19 
       (.I0(add_ln66_27_reg_2642[21]),
        .I1(add_ln66_31_reg_2541[21]),
        .I2(add_ln66_30_reg_2632[21]),
        .O(\add_ln66_34_reg_2652[27]_i_19_n_0 ));
  (* HLUTNM = "lutpair151" *) 
  LUT4 #(
    .INIT(16'hE00E)) 
    \add_ln66_34_reg_2652[27]_i_2 
       (.I0(\add_ln66_34_reg_2652_reg[27]_i_9_n_15 ),
        .I1(add_ln66_25_reg_2617[24]),
        .I2(\add_ln66_34_reg_2652_reg[27]_i_9_n_14 ),
        .I3(add_ln66_25_reg_2617[25]),
        .O(\add_ln66_34_reg_2652[27]_i_2_n_0 ));
  (* HLUTNM = "lutpair146" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln66_34_reg_2652[27]_i_20 
       (.I0(add_ln66_27_reg_2642[20]),
        .I1(add_ln66_31_reg_2541[20]),
        .I2(add_ln66_30_reg_2632[20]),
        .O(\add_ln66_34_reg_2652[27]_i_20_n_0 ));
  (* HLUTNM = "lutpair145" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln66_34_reg_2652[27]_i_21 
       (.I0(add_ln66_27_reg_2642[19]),
        .I1(add_ln66_31_reg_2541[19]),
        .I2(add_ln66_30_reg_2632[19]),
        .O(\add_ln66_34_reg_2652[27]_i_21_n_0 ));
  (* HLUTNM = "lutpair144" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln66_34_reg_2652[27]_i_22 
       (.I0(add_ln66_27_reg_2642[18]),
        .I1(add_ln66_31_reg_2541[18]),
        .I2(add_ln66_30_reg_2632[18]),
        .O(\add_ln66_34_reg_2652[27]_i_22_n_0 ));
  (* HLUTNM = "lutpair143" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln66_34_reg_2652[27]_i_23 
       (.I0(add_ln66_27_reg_2642[17]),
        .I1(add_ln66_31_reg_2541[17]),
        .I2(add_ln66_30_reg_2632[17]),
        .O(\add_ln66_34_reg_2652[27]_i_23_n_0 ));
  (* HLUTNM = "lutpair142" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln66_34_reg_2652[27]_i_24 
       (.I0(add_ln66_27_reg_2642[16]),
        .I1(add_ln66_31_reg_2541[16]),
        .I2(add_ln66_30_reg_2632[16]),
        .O(\add_ln66_34_reg_2652[27]_i_24_n_0 ));
  (* HLUTNM = "lutpair141" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln66_34_reg_2652[27]_i_25 
       (.I0(add_ln66_27_reg_2642[15]),
        .I1(add_ln66_31_reg_2541[15]),
        .I2(add_ln66_30_reg_2632[15]),
        .O(\add_ln66_34_reg_2652[27]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln66_34_reg_2652[27]_i_26 
       (.I0(\add_ln66_34_reg_2652[27]_i_18_n_0 ),
        .I1(add_ln66_31_reg_2541[23]),
        .I2(add_ln66_30_reg_2632[23]),
        .I3(add_ln66_27_reg_2642[23]),
        .O(\add_ln66_34_reg_2652[27]_i_26_n_0 ));
  (* HLUTNM = "lutpair148" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln66_34_reg_2652[27]_i_27 
       (.I0(add_ln66_27_reg_2642[22]),
        .I1(add_ln66_31_reg_2541[22]),
        .I2(add_ln66_30_reg_2632[22]),
        .I3(\add_ln66_34_reg_2652[27]_i_19_n_0 ),
        .O(\add_ln66_34_reg_2652[27]_i_27_n_0 ));
  (* HLUTNM = "lutpair147" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln66_34_reg_2652[27]_i_28 
       (.I0(add_ln66_27_reg_2642[21]),
        .I1(add_ln66_31_reg_2541[21]),
        .I2(add_ln66_30_reg_2632[21]),
        .I3(\add_ln66_34_reg_2652[27]_i_20_n_0 ),
        .O(\add_ln66_34_reg_2652[27]_i_28_n_0 ));
  (* HLUTNM = "lutpair146" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln66_34_reg_2652[27]_i_29 
       (.I0(add_ln66_27_reg_2642[20]),
        .I1(add_ln66_31_reg_2541[20]),
        .I2(add_ln66_30_reg_2632[20]),
        .I3(\add_ln66_34_reg_2652[27]_i_21_n_0 ),
        .O(\add_ln66_34_reg_2652[27]_i_29_n_0 ));
  (* HLUTNM = "lutpair150" *) 
  LUT4 #(
    .INIT(16'hE00E)) 
    \add_ln66_34_reg_2652[27]_i_3 
       (.I0(\add_ln66_34_reg_2652_reg[27]_i_10_n_8 ),
        .I1(add_ln66_25_reg_2617[23]),
        .I2(\add_ln66_34_reg_2652_reg[27]_i_9_n_15 ),
        .I3(add_ln66_25_reg_2617[24]),
        .O(\add_ln66_34_reg_2652[27]_i_3_n_0 ));
  (* HLUTNM = "lutpair145" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln66_34_reg_2652[27]_i_30 
       (.I0(add_ln66_27_reg_2642[19]),
        .I1(add_ln66_31_reg_2541[19]),
        .I2(add_ln66_30_reg_2632[19]),
        .I3(\add_ln66_34_reg_2652[27]_i_22_n_0 ),
        .O(\add_ln66_34_reg_2652[27]_i_30_n_0 ));
  (* HLUTNM = "lutpair144" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln66_34_reg_2652[27]_i_31 
       (.I0(add_ln66_27_reg_2642[18]),
        .I1(add_ln66_31_reg_2541[18]),
        .I2(add_ln66_30_reg_2632[18]),
        .I3(\add_ln66_34_reg_2652[27]_i_23_n_0 ),
        .O(\add_ln66_34_reg_2652[27]_i_31_n_0 ));
  (* HLUTNM = "lutpair143" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln66_34_reg_2652[27]_i_32 
       (.I0(add_ln66_27_reg_2642[17]),
        .I1(add_ln66_31_reg_2541[17]),
        .I2(add_ln66_30_reg_2632[17]),
        .I3(\add_ln66_34_reg_2652[27]_i_24_n_0 ),
        .O(\add_ln66_34_reg_2652[27]_i_32_n_0 ));
  (* HLUTNM = "lutpair142" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln66_34_reg_2652[27]_i_33 
       (.I0(add_ln66_27_reg_2642[16]),
        .I1(add_ln66_31_reg_2541[16]),
        .I2(add_ln66_30_reg_2632[16]),
        .I3(\add_ln66_34_reg_2652[27]_i_25_n_0 ),
        .O(\add_ln66_34_reg_2652[27]_i_33_n_0 ));
  LUT5 #(
    .INIT(32'h5959599A)) 
    \add_ln66_34_reg_2652[27]_i_5 
       (.I0(\add_ln66_34_reg_2652_reg[27]_i_9_n_4 ),
        .I1(add_ln66_25_reg_2617[26]),
        .I2(\add_ln66_34_reg_2652_reg[27]_i_9_n_13 ),
        .I3(\add_ln66_34_reg_2652_reg[27]_i_9_n_14 ),
        .I4(add_ln66_25_reg_2617[25]),
        .O(\add_ln66_34_reg_2652[27]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h96969669)) 
    \add_ln66_34_reg_2652[27]_i_6 
       (.I0(\add_ln66_34_reg_2652[27]_i_2_n_0 ),
        .I1(add_ln66_25_reg_2617[26]),
        .I2(\add_ln66_34_reg_2652_reg[27]_i_9_n_13 ),
        .I3(add_ln66_25_reg_2617[25]),
        .I4(\add_ln66_34_reg_2652_reg[27]_i_9_n_14 ),
        .O(\add_ln66_34_reg_2652[27]_i_6_n_0 ));
  (* HLUTNM = "lutpair151" *) 
  LUT5 #(
    .INIT(32'hE11E1EE1)) 
    \add_ln66_34_reg_2652[27]_i_7 
       (.I0(\add_ln66_34_reg_2652_reg[27]_i_9_n_15 ),
        .I1(add_ln66_25_reg_2617[24]),
        .I2(\add_ln66_34_reg_2652_reg[27]_i_9_n_14 ),
        .I3(add_ln66_25_reg_2617[25]),
        .I4(\add_ln66_34_reg_2652[27]_i_3_n_0 ),
        .O(\add_ln66_34_reg_2652[27]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln66_34_reg_2652[7]_i_12 
       (.I0(add_ln66_25_reg_2617[2]),
        .I1(\add_ln66_34_reg_2652_reg[15]_i_26_n_13 ),
        .O(\add_ln66_34_reg_2652[7]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln66_34_reg_2652[7]_i_13 
       (.I0(add_ln66_25_reg_2617[1]),
        .I1(\add_ln66_34_reg_2652_reg[15]_i_26_n_14 ),
        .O(\add_ln66_34_reg_2652[7]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln66_34_reg_2652[7]_i_14 
       (.I0(add_ln66_25_reg_2617[0]),
        .I1(\add_ln66_34_reg_2652_reg[15]_i_26_n_15 ),
        .O(\add_ln66_34_reg_2652[7]_i_14_n_0 ));
  (* HLUTNM = "lutpair153" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \add_ln66_34_reg_2652[7]_i_5 
       (.I0(add_ln66_25_reg_2617[3]),
        .I1(\add_ln66_34_reg_2652_reg[15]_i_26_n_12 ),
        .O(\add_ln66_34_reg_2652[7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln66_34_reg_2652[7]_i_6 
       (.I0(\add_ln66_34_reg_2652_reg[15]_i_26_n_12 ),
        .I1(add_ln66_25_reg_2617[3]),
        .O(\add_ln66_34_reg_2652[7]_i_6_n_0 ));
  FDRE \add_ln66_34_reg_2652_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state56),
        .D(add_ln66_34_fu_1507_p2[0]),
        .Q(add_ln66_34_reg_2652[0]),
        .R(1'b0));
  FDRE \add_ln66_34_reg_2652_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state56),
        .D(add_ln66_34_fu_1507_p2[10]),
        .Q(add_ln66_34_reg_2652[10]),
        .R(1'b0));
  FDRE \add_ln66_34_reg_2652_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state56),
        .D(add_ln66_34_fu_1507_p2[11]),
        .Q(add_ln66_34_reg_2652[11]),
        .R(1'b0));
  FDRE \add_ln66_34_reg_2652_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state56),
        .D(add_ln66_34_fu_1507_p2[12]),
        .Q(add_ln66_34_reg_2652[12]),
        .R(1'b0));
  FDRE \add_ln66_34_reg_2652_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state56),
        .D(add_ln66_34_fu_1507_p2[13]),
        .Q(add_ln66_34_reg_2652[13]),
        .R(1'b0));
  FDRE \add_ln66_34_reg_2652_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state56),
        .D(add_ln66_34_fu_1507_p2[14]),
        .Q(add_ln66_34_reg_2652[14]),
        .R(1'b0));
  FDRE \add_ln66_34_reg_2652_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state56),
        .D(add_ln66_34_fu_1507_p2[15]),
        .Q(add_ln66_34_reg_2652[15]),
        .R(1'b0));
  CARRY8 \add_ln66_34_reg_2652_reg[15]_i_26 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\add_ln66_34_reg_2652_reg[15]_i_26_n_0 ,\add_ln66_34_reg_2652_reg[15]_i_26_n_1 ,\add_ln66_34_reg_2652_reg[15]_i_26_n_2 ,\add_ln66_34_reg_2652_reg[15]_i_26_n_3 ,\add_ln66_34_reg_2652_reg[15]_i_26_n_4 ,\add_ln66_34_reg_2652_reg[15]_i_26_n_5 ,\add_ln66_34_reg_2652_reg[15]_i_26_n_6 ,\add_ln66_34_reg_2652_reg[15]_i_26_n_7 }),
        .DI({\add_ln66_34_reg_2652[15]_i_35_n_0 ,\add_ln66_34_reg_2652[15]_i_36_n_0 ,\add_ln66_34_reg_2652[15]_i_37_n_0 ,\add_ln66_34_reg_2652[15]_i_38_n_0 ,\add_ln66_34_reg_2652[15]_i_39_n_0 ,\add_ln66_34_reg_2652[15]_i_40_n_0 ,\add_ln66_34_reg_2652[15]_i_41_n_0 ,1'b0}),
        .O({\add_ln66_34_reg_2652_reg[15]_i_26_n_8 ,\add_ln66_34_reg_2652_reg[15]_i_26_n_9 ,\add_ln66_34_reg_2652_reg[15]_i_26_n_10 ,\add_ln66_34_reg_2652_reg[15]_i_26_n_11 ,\add_ln66_34_reg_2652_reg[15]_i_26_n_12 ,\add_ln66_34_reg_2652_reg[15]_i_26_n_13 ,\add_ln66_34_reg_2652_reg[15]_i_26_n_14 ,\add_ln66_34_reg_2652_reg[15]_i_26_n_15 }),
        .S({\add_ln66_34_reg_2652[15]_i_42_n_0 ,\add_ln66_34_reg_2652[15]_i_43_n_0 ,\add_ln66_34_reg_2652[15]_i_44_n_0 ,\add_ln66_34_reg_2652[15]_i_45_n_0 ,\add_ln66_34_reg_2652[15]_i_46_n_0 ,\add_ln66_34_reg_2652[15]_i_47_n_0 ,\add_ln66_34_reg_2652[15]_i_48_n_0 ,\add_ln66_34_reg_2652[15]_i_49_n_0 }));
  FDRE \add_ln66_34_reg_2652_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state56),
        .D(add_ln66_34_fu_1507_p2[16]),
        .Q(add_ln66_34_reg_2652[16]),
        .R(1'b0));
  FDRE \add_ln66_34_reg_2652_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state56),
        .D(add_ln66_34_fu_1507_p2[17]),
        .Q(add_ln66_34_reg_2652[17]),
        .R(1'b0));
  FDRE \add_ln66_34_reg_2652_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state56),
        .D(add_ln66_34_fu_1507_p2[18]),
        .Q(add_ln66_34_reg_2652[18]),
        .R(1'b0));
  FDRE \add_ln66_34_reg_2652_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state56),
        .D(add_ln66_34_fu_1507_p2[19]),
        .Q(add_ln66_34_reg_2652[19]),
        .R(1'b0));
  FDRE \add_ln66_34_reg_2652_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state56),
        .D(add_ln66_34_fu_1507_p2[1]),
        .Q(add_ln66_34_reg_2652[1]),
        .R(1'b0));
  FDRE \add_ln66_34_reg_2652_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state56),
        .D(add_ln66_34_fu_1507_p2[20]),
        .Q(add_ln66_34_reg_2652[20]),
        .R(1'b0));
  FDRE \add_ln66_34_reg_2652_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state56),
        .D(add_ln66_34_fu_1507_p2[21]),
        .Q(add_ln66_34_reg_2652[21]),
        .R(1'b0));
  FDRE \add_ln66_34_reg_2652_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state56),
        .D(add_ln66_34_fu_1507_p2[22]),
        .Q(add_ln66_34_reg_2652[22]),
        .R(1'b0));
  FDRE \add_ln66_34_reg_2652_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state56),
        .D(add_ln66_34_fu_1507_p2[23]),
        .Q(add_ln66_34_reg_2652[23]),
        .R(1'b0));
  CARRY8 \add_ln66_34_reg_2652_reg[23]_i_25 
       (.CI(\add_ln66_34_reg_2652_reg[15]_i_26_n_0 ),
        .CI_TOP(1'b0),
        .CO({\add_ln66_34_reg_2652_reg[23]_i_25_n_0 ,\add_ln66_34_reg_2652_reg[23]_i_25_n_1 ,\add_ln66_34_reg_2652_reg[23]_i_25_n_2 ,\add_ln66_34_reg_2652_reg[23]_i_25_n_3 ,\add_ln66_34_reg_2652_reg[23]_i_25_n_4 ,\add_ln66_34_reg_2652_reg[23]_i_25_n_5 ,\add_ln66_34_reg_2652_reg[23]_i_25_n_6 ,\add_ln66_34_reg_2652_reg[23]_i_25_n_7 }),
        .DI({\add_ln66_34_reg_2652[23]_i_39_n_0 ,\add_ln66_34_reg_2652[23]_i_40_n_0 ,\add_ln66_34_reg_2652[23]_i_41_n_0 ,\add_ln66_34_reg_2652[23]_i_42_n_0 ,\add_ln66_34_reg_2652[23]_i_43_n_0 ,\add_ln66_34_reg_2652[23]_i_44_n_0 ,\add_ln66_34_reg_2652[23]_i_45_n_0 ,\add_ln66_34_reg_2652[23]_i_46_n_0 }),
        .O({\add_ln66_34_reg_2652_reg[23]_i_25_n_8 ,\add_ln66_34_reg_2652_reg[23]_i_25_n_9 ,\add_ln66_34_reg_2652_reg[23]_i_25_n_10 ,\add_ln66_34_reg_2652_reg[23]_i_25_n_11 ,\add_ln66_34_reg_2652_reg[23]_i_25_n_12 ,\add_ln66_34_reg_2652_reg[23]_i_25_n_13 ,\add_ln66_34_reg_2652_reg[23]_i_25_n_14 ,\add_ln66_34_reg_2652_reg[23]_i_25_n_15 }),
        .S({\add_ln66_34_reg_2652[23]_i_47_n_0 ,\add_ln66_34_reg_2652[23]_i_48_n_0 ,\add_ln66_34_reg_2652[23]_i_49_n_0 ,\add_ln66_34_reg_2652[23]_i_50_n_0 ,\add_ln66_34_reg_2652[23]_i_51_n_0 ,\add_ln66_34_reg_2652[23]_i_52_n_0 ,\add_ln66_34_reg_2652[23]_i_53_n_0 ,\add_ln66_34_reg_2652[23]_i_54_n_0 }));
  FDRE \add_ln66_34_reg_2652_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state56),
        .D(add_ln66_34_fu_1507_p2[24]),
        .Q(add_ln66_34_reg_2652[24]),
        .R(1'b0));
  FDRE \add_ln66_34_reg_2652_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state56),
        .D(add_ln66_34_fu_1507_p2[25]),
        .Q(add_ln66_34_reg_2652[25]),
        .R(1'b0));
  FDRE \add_ln66_34_reg_2652_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state56),
        .D(add_ln66_34_fu_1507_p2[26]),
        .Q(add_ln66_34_reg_2652[26]),
        .R(1'b0));
  FDRE \add_ln66_34_reg_2652_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state56),
        .D(add_ln66_34_fu_1507_p2[27]),
        .Q(add_ln66_34_reg_2652[27]),
        .R(1'b0));
  CARRY8 \add_ln66_34_reg_2652_reg[27]_i_10 
       (.CI(\add_ln66_34_reg_2652_reg[23]_i_25_n_0 ),
        .CI_TOP(1'b0),
        .CO({\add_ln66_34_reg_2652_reg[27]_i_10_n_0 ,\add_ln66_34_reg_2652_reg[27]_i_10_n_1 ,\add_ln66_34_reg_2652_reg[27]_i_10_n_2 ,\add_ln66_34_reg_2652_reg[27]_i_10_n_3 ,\add_ln66_34_reg_2652_reg[27]_i_10_n_4 ,\add_ln66_34_reg_2652_reg[27]_i_10_n_5 ,\add_ln66_34_reg_2652_reg[27]_i_10_n_6 ,\add_ln66_34_reg_2652_reg[27]_i_10_n_7 }),
        .DI({\add_ln66_34_reg_2652[27]_i_18_n_0 ,\add_ln66_34_reg_2652[27]_i_19_n_0 ,\add_ln66_34_reg_2652[27]_i_20_n_0 ,\add_ln66_34_reg_2652[27]_i_21_n_0 ,\add_ln66_34_reg_2652[27]_i_22_n_0 ,\add_ln66_34_reg_2652[27]_i_23_n_0 ,\add_ln66_34_reg_2652[27]_i_24_n_0 ,\add_ln66_34_reg_2652[27]_i_25_n_0 }),
        .O({\add_ln66_34_reg_2652_reg[27]_i_10_n_8 ,\add_ln66_34_reg_2652_reg[27]_i_10_n_9 ,\add_ln66_34_reg_2652_reg[27]_i_10_n_10 ,\add_ln66_34_reg_2652_reg[27]_i_10_n_11 ,\add_ln66_34_reg_2652_reg[27]_i_10_n_12 ,\add_ln66_34_reg_2652_reg[27]_i_10_n_13 ,\add_ln66_34_reg_2652_reg[27]_i_10_n_14 ,\add_ln66_34_reg_2652_reg[27]_i_10_n_15 }),
        .S({\add_ln66_34_reg_2652[27]_i_26_n_0 ,\add_ln66_34_reg_2652[27]_i_27_n_0 ,\add_ln66_34_reg_2652[27]_i_28_n_0 ,\add_ln66_34_reg_2652[27]_i_29_n_0 ,\add_ln66_34_reg_2652[27]_i_30_n_0 ,\add_ln66_34_reg_2652[27]_i_31_n_0 ,\add_ln66_34_reg_2652[27]_i_32_n_0 ,\add_ln66_34_reg_2652[27]_i_33_n_0 }));
  CARRY8 \add_ln66_34_reg_2652_reg[27]_i_9 
       (.CI(\add_ln66_34_reg_2652_reg[27]_i_10_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_add_ln66_34_reg_2652_reg[27]_i_9_CO_UNCONNECTED [7:4],\add_ln66_34_reg_2652_reg[27]_i_9_n_4 ,\NLW_add_ln66_34_reg_2652_reg[27]_i_9_CO_UNCONNECTED [2],\add_ln66_34_reg_2652_reg[27]_i_9_n_6 ,\add_ln66_34_reg_2652_reg[27]_i_9_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,\add_ln66_34_reg_2652[27]_i_12_n_0 ,\add_ln66_34_reg_2652[27]_i_13_n_0 ,\add_ln66_34_reg_2652[27]_i_14_n_0 }),
        .O({\NLW_add_ln66_34_reg_2652_reg[27]_i_9_O_UNCONNECTED [7:3],\add_ln66_34_reg_2652_reg[27]_i_9_n_13 ,\add_ln66_34_reg_2652_reg[27]_i_9_n_14 ,\add_ln66_34_reg_2652_reg[27]_i_9_n_15 }),
        .S({1'b0,1'b0,1'b0,1'b0,1'b1,\add_ln66_34_reg_2652[27]_i_15_n_0 ,\add_ln66_34_reg_2652[27]_i_16_n_0 ,\add_ln66_34_reg_2652[27]_i_17_n_0 }));
  FDRE \add_ln66_34_reg_2652_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state56),
        .D(add_ln66_34_fu_1507_p2[2]),
        .Q(add_ln66_34_reg_2652[2]),
        .R(1'b0));
  FDRE \add_ln66_34_reg_2652_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state56),
        .D(add_ln66_34_fu_1507_p2[3]),
        .Q(add_ln66_34_reg_2652[3]),
        .R(1'b0));
  FDRE \add_ln66_34_reg_2652_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state56),
        .D(add_ln66_34_fu_1507_p2[4]),
        .Q(add_ln66_34_reg_2652[4]),
        .R(1'b0));
  FDRE \add_ln66_34_reg_2652_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state56),
        .D(add_ln66_34_fu_1507_p2[5]),
        .Q(add_ln66_34_reg_2652[5]),
        .R(1'b0));
  FDRE \add_ln66_34_reg_2652_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state56),
        .D(add_ln66_34_fu_1507_p2[6]),
        .Q(add_ln66_34_reg_2652[6]),
        .R(1'b0));
  FDRE \add_ln66_34_reg_2652_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state56),
        .D(add_ln66_34_fu_1507_p2[7]),
        .Q(add_ln66_34_reg_2652[7]),
        .R(1'b0));
  FDRE \add_ln66_34_reg_2652_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state56),
        .D(add_ln66_34_fu_1507_p2[8]),
        .Q(add_ln66_34_reg_2652[8]),
        .R(1'b0));
  FDRE \add_ln66_34_reg_2652_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state56),
        .D(add_ln66_34_fu_1507_p2[9]),
        .Q(add_ln66_34_reg_2652[9]),
        .R(1'b0));
  FDRE \add_ln66_36_reg_2662_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state57),
        .D(ama_addmuladd_16s_16s_7ns_25s_26_4_1_U40_n_25),
        .Q(add_ln66_36_reg_2662[0]),
        .R(1'b0));
  FDRE \add_ln66_36_reg_2662_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state57),
        .D(ama_addmuladd_16s_16s_7ns_25s_26_4_1_U40_n_15),
        .Q(add_ln66_36_reg_2662[10]),
        .R(1'b0));
  FDRE \add_ln66_36_reg_2662_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state57),
        .D(ama_addmuladd_16s_16s_7ns_25s_26_4_1_U40_n_14),
        .Q(add_ln66_36_reg_2662[11]),
        .R(1'b0));
  FDRE \add_ln66_36_reg_2662_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state57),
        .D(ama_addmuladd_16s_16s_7ns_25s_26_4_1_U40_n_13),
        .Q(add_ln66_36_reg_2662[12]),
        .R(1'b0));
  FDRE \add_ln66_36_reg_2662_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state57),
        .D(ama_addmuladd_16s_16s_7ns_25s_26_4_1_U40_n_12),
        .Q(add_ln66_36_reg_2662[13]),
        .R(1'b0));
  FDRE \add_ln66_36_reg_2662_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state57),
        .D(ama_addmuladd_16s_16s_7ns_25s_26_4_1_U40_n_11),
        .Q(add_ln66_36_reg_2662[14]),
        .R(1'b0));
  FDRE \add_ln66_36_reg_2662_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state57),
        .D(ama_addmuladd_16s_16s_7ns_25s_26_4_1_U40_n_10),
        .Q(add_ln66_36_reg_2662[15]),
        .R(1'b0));
  FDRE \add_ln66_36_reg_2662_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state57),
        .D(ama_addmuladd_16s_16s_7ns_25s_26_4_1_U40_n_9),
        .Q(add_ln66_36_reg_2662[16]),
        .R(1'b0));
  FDRE \add_ln66_36_reg_2662_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state57),
        .D(ama_addmuladd_16s_16s_7ns_25s_26_4_1_U40_n_8),
        .Q(add_ln66_36_reg_2662[17]),
        .R(1'b0));
  FDRE \add_ln66_36_reg_2662_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state57),
        .D(ama_addmuladd_16s_16s_7ns_25s_26_4_1_U40_n_7),
        .Q(add_ln66_36_reg_2662[18]),
        .R(1'b0));
  FDRE \add_ln66_36_reg_2662_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state57),
        .D(ama_addmuladd_16s_16s_7ns_25s_26_4_1_U40_n_6),
        .Q(add_ln66_36_reg_2662[19]),
        .R(1'b0));
  FDRE \add_ln66_36_reg_2662_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state57),
        .D(ama_addmuladd_16s_16s_7ns_25s_26_4_1_U40_n_24),
        .Q(add_ln66_36_reg_2662[1]),
        .R(1'b0));
  FDRE \add_ln66_36_reg_2662_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state57),
        .D(ama_addmuladd_16s_16s_7ns_25s_26_4_1_U40_n_5),
        .Q(add_ln66_36_reg_2662[20]),
        .R(1'b0));
  FDRE \add_ln66_36_reg_2662_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state57),
        .D(ama_addmuladd_16s_16s_7ns_25s_26_4_1_U40_n_4),
        .Q(add_ln66_36_reg_2662[21]),
        .R(1'b0));
  FDRE \add_ln66_36_reg_2662_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state57),
        .D(ama_addmuladd_16s_16s_7ns_25s_26_4_1_U40_n_3),
        .Q(add_ln66_36_reg_2662[22]),
        .R(1'b0));
  FDRE \add_ln66_36_reg_2662_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state57),
        .D(ama_addmuladd_16s_16s_7ns_25s_26_4_1_U40_n_2),
        .Q(add_ln66_36_reg_2662[23]),
        .R(1'b0));
  FDRE \add_ln66_36_reg_2662_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state57),
        .D(ama_addmuladd_16s_16s_7ns_25s_26_4_1_U40_n_1),
        .Q(add_ln66_36_reg_2662[24]),
        .R(1'b0));
  FDRE \add_ln66_36_reg_2662_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state57),
        .D(ama_addmuladd_16s_16s_7ns_25s_26_4_1_U40_n_0),
        .Q(add_ln66_36_reg_2662[25]),
        .R(1'b0));
  FDRE \add_ln66_36_reg_2662_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state57),
        .D(ama_addmuladd_16s_16s_7ns_25s_26_4_1_U40_n_23),
        .Q(add_ln66_36_reg_2662[2]),
        .R(1'b0));
  FDRE \add_ln66_36_reg_2662_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state57),
        .D(ama_addmuladd_16s_16s_7ns_25s_26_4_1_U40_n_22),
        .Q(add_ln66_36_reg_2662[3]),
        .R(1'b0));
  FDRE \add_ln66_36_reg_2662_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state57),
        .D(ama_addmuladd_16s_16s_7ns_25s_26_4_1_U40_n_21),
        .Q(add_ln66_36_reg_2662[4]),
        .R(1'b0));
  FDRE \add_ln66_36_reg_2662_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state57),
        .D(ama_addmuladd_16s_16s_7ns_25s_26_4_1_U40_n_20),
        .Q(add_ln66_36_reg_2662[5]),
        .R(1'b0));
  FDRE \add_ln66_36_reg_2662_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state57),
        .D(ama_addmuladd_16s_16s_7ns_25s_26_4_1_U40_n_19),
        .Q(add_ln66_36_reg_2662[6]),
        .R(1'b0));
  FDRE \add_ln66_36_reg_2662_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state57),
        .D(ama_addmuladd_16s_16s_7ns_25s_26_4_1_U40_n_18),
        .Q(add_ln66_36_reg_2662[7]),
        .R(1'b0));
  FDRE \add_ln66_36_reg_2662_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state57),
        .D(ama_addmuladd_16s_16s_7ns_25s_26_4_1_U40_n_17),
        .Q(add_ln66_36_reg_2662[8]),
        .R(1'b0));
  FDRE \add_ln66_36_reg_2662_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state57),
        .D(ama_addmuladd_16s_16s_7ns_25s_26_4_1_U40_n_16),
        .Q(add_ln66_36_reg_2662[9]),
        .R(1'b0));
  FDRE \add_ln66_3_reg_2484_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state41),
        .D(ama_addmuladd_16s_16s_13s_29s_30_4_1_U24_n_29),
        .Q(add_ln66_3_reg_2484[0]),
        .R(1'b0));
  FDRE \add_ln66_3_reg_2484_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state41),
        .D(ama_addmuladd_16s_16s_13s_29s_30_4_1_U24_n_19),
        .Q(add_ln66_3_reg_2484[10]),
        .R(1'b0));
  FDRE \add_ln66_3_reg_2484_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state41),
        .D(ama_addmuladd_16s_16s_13s_29s_30_4_1_U24_n_18),
        .Q(add_ln66_3_reg_2484[11]),
        .R(1'b0));
  FDRE \add_ln66_3_reg_2484_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state41),
        .D(ama_addmuladd_16s_16s_13s_29s_30_4_1_U24_n_17),
        .Q(add_ln66_3_reg_2484[12]),
        .R(1'b0));
  FDRE \add_ln66_3_reg_2484_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state41),
        .D(ama_addmuladd_16s_16s_13s_29s_30_4_1_U24_n_16),
        .Q(add_ln66_3_reg_2484[13]),
        .R(1'b0));
  FDRE \add_ln66_3_reg_2484_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state41),
        .D(ama_addmuladd_16s_16s_13s_29s_30_4_1_U24_n_15),
        .Q(add_ln66_3_reg_2484[14]),
        .R(1'b0));
  FDRE \add_ln66_3_reg_2484_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state41),
        .D(ama_addmuladd_16s_16s_13s_29s_30_4_1_U24_n_14),
        .Q(add_ln66_3_reg_2484[15]),
        .R(1'b0));
  FDRE \add_ln66_3_reg_2484_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state41),
        .D(ama_addmuladd_16s_16s_13s_29s_30_4_1_U24_n_13),
        .Q(add_ln66_3_reg_2484[16]),
        .R(1'b0));
  FDRE \add_ln66_3_reg_2484_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state41),
        .D(ama_addmuladd_16s_16s_13s_29s_30_4_1_U24_n_12),
        .Q(add_ln66_3_reg_2484[17]),
        .R(1'b0));
  FDRE \add_ln66_3_reg_2484_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state41),
        .D(ama_addmuladd_16s_16s_13s_29s_30_4_1_U24_n_11),
        .Q(add_ln66_3_reg_2484[18]),
        .R(1'b0));
  FDRE \add_ln66_3_reg_2484_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state41),
        .D(ama_addmuladd_16s_16s_13s_29s_30_4_1_U24_n_10),
        .Q(add_ln66_3_reg_2484[19]),
        .R(1'b0));
  FDRE \add_ln66_3_reg_2484_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state41),
        .D(ama_addmuladd_16s_16s_13s_29s_30_4_1_U24_n_28),
        .Q(add_ln66_3_reg_2484[1]),
        .R(1'b0));
  FDRE \add_ln66_3_reg_2484_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state41),
        .D(ama_addmuladd_16s_16s_13s_29s_30_4_1_U24_n_9),
        .Q(add_ln66_3_reg_2484[20]),
        .R(1'b0));
  FDRE \add_ln66_3_reg_2484_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state41),
        .D(ama_addmuladd_16s_16s_13s_29s_30_4_1_U24_n_8),
        .Q(add_ln66_3_reg_2484[21]),
        .R(1'b0));
  FDRE \add_ln66_3_reg_2484_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state41),
        .D(ama_addmuladd_16s_16s_13s_29s_30_4_1_U24_n_7),
        .Q(add_ln66_3_reg_2484[22]),
        .R(1'b0));
  FDRE \add_ln66_3_reg_2484_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state41),
        .D(ama_addmuladd_16s_16s_13s_29s_30_4_1_U24_n_6),
        .Q(add_ln66_3_reg_2484[23]),
        .R(1'b0));
  FDRE \add_ln66_3_reg_2484_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state41),
        .D(ama_addmuladd_16s_16s_13s_29s_30_4_1_U24_n_5),
        .Q(add_ln66_3_reg_2484[24]),
        .R(1'b0));
  FDRE \add_ln66_3_reg_2484_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state41),
        .D(ama_addmuladd_16s_16s_13s_29s_30_4_1_U24_n_4),
        .Q(add_ln66_3_reg_2484[25]),
        .R(1'b0));
  FDRE \add_ln66_3_reg_2484_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state41),
        .D(ama_addmuladd_16s_16s_13s_29s_30_4_1_U24_n_3),
        .Q(add_ln66_3_reg_2484[26]),
        .R(1'b0));
  FDRE \add_ln66_3_reg_2484_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state41),
        .D(ama_addmuladd_16s_16s_13s_29s_30_4_1_U24_n_2),
        .Q(add_ln66_3_reg_2484[27]),
        .R(1'b0));
  FDRE \add_ln66_3_reg_2484_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state41),
        .D(ama_addmuladd_16s_16s_13s_29s_30_4_1_U24_n_1),
        .Q(add_ln66_3_reg_2484[28]),
        .R(1'b0));
  FDRE \add_ln66_3_reg_2484_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state41),
        .D(ama_addmuladd_16s_16s_13s_29s_30_4_1_U24_n_0),
        .Q(add_ln66_3_reg_2484[29]),
        .R(1'b0));
  FDRE \add_ln66_3_reg_2484_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state41),
        .D(ama_addmuladd_16s_16s_13s_29s_30_4_1_U24_n_27),
        .Q(add_ln66_3_reg_2484[2]),
        .R(1'b0));
  FDRE \add_ln66_3_reg_2484_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state41),
        .D(ama_addmuladd_16s_16s_13s_29s_30_4_1_U24_n_26),
        .Q(add_ln66_3_reg_2484[3]),
        .R(1'b0));
  FDRE \add_ln66_3_reg_2484_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state41),
        .D(ama_addmuladd_16s_16s_13s_29s_30_4_1_U24_n_25),
        .Q(add_ln66_3_reg_2484[4]),
        .R(1'b0));
  FDRE \add_ln66_3_reg_2484_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state41),
        .D(ama_addmuladd_16s_16s_13s_29s_30_4_1_U24_n_24),
        .Q(add_ln66_3_reg_2484[5]),
        .R(1'b0));
  FDRE \add_ln66_3_reg_2484_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state41),
        .D(ama_addmuladd_16s_16s_13s_29s_30_4_1_U24_n_23),
        .Q(add_ln66_3_reg_2484[6]),
        .R(1'b0));
  FDRE \add_ln66_3_reg_2484_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state41),
        .D(ama_addmuladd_16s_16s_13s_29s_30_4_1_U24_n_22),
        .Q(add_ln66_3_reg_2484[7]),
        .R(1'b0));
  FDRE \add_ln66_3_reg_2484_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state41),
        .D(ama_addmuladd_16s_16s_13s_29s_30_4_1_U24_n_21),
        .Q(add_ln66_3_reg_2484[8]),
        .R(1'b0));
  FDRE \add_ln66_3_reg_2484_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state41),
        .D(ama_addmuladd_16s_16s_13s_29s_30_4_1_U24_n_20),
        .Q(add_ln66_3_reg_2484[9]),
        .R(1'b0));
  FDRE \add_ln66_41_reg_2677_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state58),
        .D(ama_addmuladd_16s_16s_7ns_25s_25_4_1_U41_n_24),
        .Q(add_ln66_41_reg_2677[0]),
        .R(1'b0));
  FDRE \add_ln66_41_reg_2677_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state58),
        .D(ama_addmuladd_16s_16s_7ns_25s_25_4_1_U41_n_14),
        .Q(add_ln66_41_reg_2677[10]),
        .R(1'b0));
  FDRE \add_ln66_41_reg_2677_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state58),
        .D(ama_addmuladd_16s_16s_7ns_25s_25_4_1_U41_n_13),
        .Q(add_ln66_41_reg_2677[11]),
        .R(1'b0));
  FDRE \add_ln66_41_reg_2677_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state58),
        .D(ama_addmuladd_16s_16s_7ns_25s_25_4_1_U41_n_12),
        .Q(add_ln66_41_reg_2677[12]),
        .R(1'b0));
  FDRE \add_ln66_41_reg_2677_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state58),
        .D(ama_addmuladd_16s_16s_7ns_25s_25_4_1_U41_n_11),
        .Q(add_ln66_41_reg_2677[13]),
        .R(1'b0));
  FDRE \add_ln66_41_reg_2677_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state58),
        .D(ama_addmuladd_16s_16s_7ns_25s_25_4_1_U41_n_10),
        .Q(add_ln66_41_reg_2677[14]),
        .R(1'b0));
  FDRE \add_ln66_41_reg_2677_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state58),
        .D(ama_addmuladd_16s_16s_7ns_25s_25_4_1_U41_n_9),
        .Q(add_ln66_41_reg_2677[15]),
        .R(1'b0));
  FDRE \add_ln66_41_reg_2677_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state58),
        .D(ama_addmuladd_16s_16s_7ns_25s_25_4_1_U41_n_8),
        .Q(add_ln66_41_reg_2677[16]),
        .R(1'b0));
  FDRE \add_ln66_41_reg_2677_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state58),
        .D(ama_addmuladd_16s_16s_7ns_25s_25_4_1_U41_n_7),
        .Q(add_ln66_41_reg_2677[17]),
        .R(1'b0));
  FDRE \add_ln66_41_reg_2677_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state58),
        .D(ama_addmuladd_16s_16s_7ns_25s_25_4_1_U41_n_6),
        .Q(add_ln66_41_reg_2677[18]),
        .R(1'b0));
  FDRE \add_ln66_41_reg_2677_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state58),
        .D(ama_addmuladd_16s_16s_7ns_25s_25_4_1_U41_n_5),
        .Q(add_ln66_41_reg_2677[19]),
        .R(1'b0));
  FDRE \add_ln66_41_reg_2677_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state58),
        .D(ama_addmuladd_16s_16s_7ns_25s_25_4_1_U41_n_23),
        .Q(add_ln66_41_reg_2677[1]),
        .R(1'b0));
  FDRE \add_ln66_41_reg_2677_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state58),
        .D(ama_addmuladd_16s_16s_7ns_25s_25_4_1_U41_n_4),
        .Q(add_ln66_41_reg_2677[20]),
        .R(1'b0));
  FDRE \add_ln66_41_reg_2677_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state58),
        .D(ama_addmuladd_16s_16s_7ns_25s_25_4_1_U41_n_3),
        .Q(add_ln66_41_reg_2677[21]),
        .R(1'b0));
  FDRE \add_ln66_41_reg_2677_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state58),
        .D(ama_addmuladd_16s_16s_7ns_25s_25_4_1_U41_n_2),
        .Q(add_ln66_41_reg_2677[22]),
        .R(1'b0));
  FDRE \add_ln66_41_reg_2677_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state58),
        .D(ama_addmuladd_16s_16s_7ns_25s_25_4_1_U41_n_1),
        .Q(add_ln66_41_reg_2677[23]),
        .R(1'b0));
  FDRE \add_ln66_41_reg_2677_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state58),
        .D(ama_addmuladd_16s_16s_7ns_25s_25_4_1_U41_n_0),
        .Q(add_ln66_41_reg_2677[24]),
        .R(1'b0));
  FDRE \add_ln66_41_reg_2677_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state58),
        .D(ama_addmuladd_16s_16s_7ns_25s_25_4_1_U41_n_22),
        .Q(add_ln66_41_reg_2677[2]),
        .R(1'b0));
  FDRE \add_ln66_41_reg_2677_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state58),
        .D(ama_addmuladd_16s_16s_7ns_25s_25_4_1_U41_n_21),
        .Q(add_ln66_41_reg_2677[3]),
        .R(1'b0));
  FDRE \add_ln66_41_reg_2677_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state58),
        .D(ama_addmuladd_16s_16s_7ns_25s_25_4_1_U41_n_20),
        .Q(add_ln66_41_reg_2677[4]),
        .R(1'b0));
  FDRE \add_ln66_41_reg_2677_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state58),
        .D(ama_addmuladd_16s_16s_7ns_25s_25_4_1_U41_n_19),
        .Q(add_ln66_41_reg_2677[5]),
        .R(1'b0));
  FDRE \add_ln66_41_reg_2677_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state58),
        .D(ama_addmuladd_16s_16s_7ns_25s_25_4_1_U41_n_18),
        .Q(add_ln66_41_reg_2677[6]),
        .R(1'b0));
  FDRE \add_ln66_41_reg_2677_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state58),
        .D(ama_addmuladd_16s_16s_7ns_25s_25_4_1_U41_n_17),
        .Q(add_ln66_41_reg_2677[7]),
        .R(1'b0));
  FDRE \add_ln66_41_reg_2677_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state58),
        .D(ama_addmuladd_16s_16s_7ns_25s_25_4_1_U41_n_16),
        .Q(add_ln66_41_reg_2677[8]),
        .R(1'b0));
  FDRE \add_ln66_41_reg_2677_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state58),
        .D(ama_addmuladd_16s_16s_7ns_25s_25_4_1_U41_n_15),
        .Q(add_ln66_41_reg_2677[9]),
        .R(1'b0));
  FDRE \add_ln66_42_reg_2571_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state49),
        .D(ama_addmuladd_16s_16s_4ns_23s_23_4_1_U32_n_22),
        .Q(add_ln66_42_reg_2571[0]),
        .R(1'b0));
  FDRE \add_ln66_42_reg_2571_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state49),
        .D(ama_addmuladd_16s_16s_4ns_23s_23_4_1_U32_n_12),
        .Q(add_ln66_42_reg_2571[10]),
        .R(1'b0));
  FDRE \add_ln66_42_reg_2571_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state49),
        .D(ama_addmuladd_16s_16s_4ns_23s_23_4_1_U32_n_11),
        .Q(add_ln66_42_reg_2571[11]),
        .R(1'b0));
  FDRE \add_ln66_42_reg_2571_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state49),
        .D(ama_addmuladd_16s_16s_4ns_23s_23_4_1_U32_n_10),
        .Q(add_ln66_42_reg_2571[12]),
        .R(1'b0));
  FDRE \add_ln66_42_reg_2571_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state49),
        .D(ama_addmuladd_16s_16s_4ns_23s_23_4_1_U32_n_9),
        .Q(add_ln66_42_reg_2571[13]),
        .R(1'b0));
  FDRE \add_ln66_42_reg_2571_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state49),
        .D(ama_addmuladd_16s_16s_4ns_23s_23_4_1_U32_n_8),
        .Q(add_ln66_42_reg_2571[14]),
        .R(1'b0));
  FDRE \add_ln66_42_reg_2571_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state49),
        .D(ama_addmuladd_16s_16s_4ns_23s_23_4_1_U32_n_7),
        .Q(add_ln66_42_reg_2571[15]),
        .R(1'b0));
  FDRE \add_ln66_42_reg_2571_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state49),
        .D(ama_addmuladd_16s_16s_4ns_23s_23_4_1_U32_n_6),
        .Q(add_ln66_42_reg_2571[16]),
        .R(1'b0));
  FDRE \add_ln66_42_reg_2571_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state49),
        .D(ama_addmuladd_16s_16s_4ns_23s_23_4_1_U32_n_5),
        .Q(add_ln66_42_reg_2571[17]),
        .R(1'b0));
  FDRE \add_ln66_42_reg_2571_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state49),
        .D(ama_addmuladd_16s_16s_4ns_23s_23_4_1_U32_n_4),
        .Q(add_ln66_42_reg_2571[18]),
        .R(1'b0));
  FDRE \add_ln66_42_reg_2571_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state49),
        .D(ama_addmuladd_16s_16s_4ns_23s_23_4_1_U32_n_3),
        .Q(add_ln66_42_reg_2571[19]),
        .R(1'b0));
  FDRE \add_ln66_42_reg_2571_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state49),
        .D(ama_addmuladd_16s_16s_4ns_23s_23_4_1_U32_n_21),
        .Q(add_ln66_42_reg_2571[1]),
        .R(1'b0));
  FDRE \add_ln66_42_reg_2571_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state49),
        .D(ama_addmuladd_16s_16s_4ns_23s_23_4_1_U32_n_2),
        .Q(add_ln66_42_reg_2571[20]),
        .R(1'b0));
  FDRE \add_ln66_42_reg_2571_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state49),
        .D(ama_addmuladd_16s_16s_4ns_23s_23_4_1_U32_n_1),
        .Q(add_ln66_42_reg_2571[21]),
        .R(1'b0));
  FDRE \add_ln66_42_reg_2571_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state49),
        .D(ama_addmuladd_16s_16s_4ns_23s_23_4_1_U32_n_0),
        .Q(add_ln66_42_reg_2571[22]),
        .R(1'b0));
  FDRE \add_ln66_42_reg_2571_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state49),
        .D(ama_addmuladd_16s_16s_4ns_23s_23_4_1_U32_n_20),
        .Q(add_ln66_42_reg_2571[2]),
        .R(1'b0));
  FDRE \add_ln66_42_reg_2571_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state49),
        .D(ama_addmuladd_16s_16s_4ns_23s_23_4_1_U32_n_19),
        .Q(add_ln66_42_reg_2571[3]),
        .R(1'b0));
  FDRE \add_ln66_42_reg_2571_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state49),
        .D(ama_addmuladd_16s_16s_4ns_23s_23_4_1_U32_n_18),
        .Q(add_ln66_42_reg_2571[4]),
        .R(1'b0));
  FDRE \add_ln66_42_reg_2571_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state49),
        .D(ama_addmuladd_16s_16s_4ns_23s_23_4_1_U32_n_17),
        .Q(add_ln66_42_reg_2571[5]),
        .R(1'b0));
  FDRE \add_ln66_42_reg_2571_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state49),
        .D(ama_addmuladd_16s_16s_4ns_23s_23_4_1_U32_n_16),
        .Q(add_ln66_42_reg_2571[6]),
        .R(1'b0));
  FDRE \add_ln66_42_reg_2571_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state49),
        .D(ama_addmuladd_16s_16s_4ns_23s_23_4_1_U32_n_15),
        .Q(add_ln66_42_reg_2571[7]),
        .R(1'b0));
  FDRE \add_ln66_42_reg_2571_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state49),
        .D(ama_addmuladd_16s_16s_4ns_23s_23_4_1_U32_n_14),
        .Q(add_ln66_42_reg_2571[8]),
        .R(1'b0));
  FDRE \add_ln66_42_reg_2571_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state49),
        .D(ama_addmuladd_16s_16s_4ns_23s_23_4_1_U32_n_13),
        .Q(add_ln66_42_reg_2571[9]),
        .R(1'b0));
  (* HLUTNM = "lutpair15" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln66_45_reg_2693[15]_i_10 
       (.I0(add_ln66_42_reg_2571[15]),
        .I1(add_ln66_41_reg_2677[15]),
        .I2(ama_submuladd_18s_16s_6ns_22s_24_4_1_U42_n_8),
        .I3(\add_ln66_45_reg_2693[15]_i_2_n_0 ),
        .O(\add_ln66_45_reg_2693[15]_i_10_n_0 ));
  (* HLUTNM = "lutpair14" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln66_45_reg_2693[15]_i_11 
       (.I0(add_ln66_42_reg_2571[14]),
        .I1(add_ln66_41_reg_2677[14]),
        .I2(ama_submuladd_18s_16s_6ns_22s_24_4_1_U42_n_9),
        .I3(\add_ln66_45_reg_2693[15]_i_3_n_0 ),
        .O(\add_ln66_45_reg_2693[15]_i_11_n_0 ));
  (* HLUTNM = "lutpair13" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln66_45_reg_2693[15]_i_12 
       (.I0(add_ln66_42_reg_2571[13]),
        .I1(add_ln66_41_reg_2677[13]),
        .I2(ama_submuladd_18s_16s_6ns_22s_24_4_1_U42_n_10),
        .I3(\add_ln66_45_reg_2693[15]_i_4_n_0 ),
        .O(\add_ln66_45_reg_2693[15]_i_12_n_0 ));
  (* HLUTNM = "lutpair12" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln66_45_reg_2693[15]_i_13 
       (.I0(add_ln66_42_reg_2571[12]),
        .I1(add_ln66_41_reg_2677[12]),
        .I2(ama_submuladd_18s_16s_6ns_22s_24_4_1_U42_n_11),
        .I3(\add_ln66_45_reg_2693[15]_i_5_n_0 ),
        .O(\add_ln66_45_reg_2693[15]_i_13_n_0 ));
  (* HLUTNM = "lutpair11" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln66_45_reg_2693[15]_i_14 
       (.I0(add_ln66_42_reg_2571[11]),
        .I1(add_ln66_41_reg_2677[11]),
        .I2(ama_submuladd_18s_16s_6ns_22s_24_4_1_U42_n_12),
        .I3(\add_ln66_45_reg_2693[15]_i_6_n_0 ),
        .O(\add_ln66_45_reg_2693[15]_i_14_n_0 ));
  (* HLUTNM = "lutpair10" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln66_45_reg_2693[15]_i_15 
       (.I0(add_ln66_42_reg_2571[10]),
        .I1(add_ln66_41_reg_2677[10]),
        .I2(ama_submuladd_18s_16s_6ns_22s_24_4_1_U42_n_13),
        .I3(\add_ln66_45_reg_2693[15]_i_7_n_0 ),
        .O(\add_ln66_45_reg_2693[15]_i_15_n_0 ));
  (* HLUTNM = "lutpair9" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln66_45_reg_2693[15]_i_16 
       (.I0(add_ln66_42_reg_2571[9]),
        .I1(add_ln66_41_reg_2677[9]),
        .I2(ama_submuladd_18s_16s_6ns_22s_24_4_1_U42_n_14),
        .I3(\add_ln66_45_reg_2693[15]_i_8_n_0 ),
        .O(\add_ln66_45_reg_2693[15]_i_16_n_0 ));
  (* HLUTNM = "lutpair8" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln66_45_reg_2693[15]_i_17 
       (.I0(add_ln66_42_reg_2571[8]),
        .I1(add_ln66_41_reg_2677[8]),
        .I2(ama_submuladd_18s_16s_6ns_22s_24_4_1_U42_n_15),
        .I3(\add_ln66_45_reg_2693[15]_i_9_n_0 ),
        .O(\add_ln66_45_reg_2693[15]_i_17_n_0 ));
  (* HLUTNM = "lutpair14" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln66_45_reg_2693[15]_i_2 
       (.I0(add_ln66_42_reg_2571[14]),
        .I1(add_ln66_41_reg_2677[14]),
        .I2(ama_submuladd_18s_16s_6ns_22s_24_4_1_U42_n_9),
        .O(\add_ln66_45_reg_2693[15]_i_2_n_0 ));
  (* HLUTNM = "lutpair13" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln66_45_reg_2693[15]_i_3 
       (.I0(add_ln66_42_reg_2571[13]),
        .I1(add_ln66_41_reg_2677[13]),
        .I2(ama_submuladd_18s_16s_6ns_22s_24_4_1_U42_n_10),
        .O(\add_ln66_45_reg_2693[15]_i_3_n_0 ));
  (* HLUTNM = "lutpair12" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln66_45_reg_2693[15]_i_4 
       (.I0(add_ln66_42_reg_2571[12]),
        .I1(add_ln66_41_reg_2677[12]),
        .I2(ama_submuladd_18s_16s_6ns_22s_24_4_1_U42_n_11),
        .O(\add_ln66_45_reg_2693[15]_i_4_n_0 ));
  (* HLUTNM = "lutpair11" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln66_45_reg_2693[15]_i_5 
       (.I0(add_ln66_42_reg_2571[11]),
        .I1(add_ln66_41_reg_2677[11]),
        .I2(ama_submuladd_18s_16s_6ns_22s_24_4_1_U42_n_12),
        .O(\add_ln66_45_reg_2693[15]_i_5_n_0 ));
  (* HLUTNM = "lutpair10" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln66_45_reg_2693[15]_i_6 
       (.I0(add_ln66_42_reg_2571[10]),
        .I1(add_ln66_41_reg_2677[10]),
        .I2(ama_submuladd_18s_16s_6ns_22s_24_4_1_U42_n_13),
        .O(\add_ln66_45_reg_2693[15]_i_6_n_0 ));
  (* HLUTNM = "lutpair9" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln66_45_reg_2693[15]_i_7 
       (.I0(add_ln66_42_reg_2571[9]),
        .I1(add_ln66_41_reg_2677[9]),
        .I2(ama_submuladd_18s_16s_6ns_22s_24_4_1_U42_n_14),
        .O(\add_ln66_45_reg_2693[15]_i_7_n_0 ));
  (* HLUTNM = "lutpair8" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln66_45_reg_2693[15]_i_8 
       (.I0(add_ln66_42_reg_2571[8]),
        .I1(add_ln66_41_reg_2677[8]),
        .I2(ama_submuladd_18s_16s_6ns_22s_24_4_1_U42_n_15),
        .O(\add_ln66_45_reg_2693[15]_i_8_n_0 ));
  (* HLUTNM = "lutpair7" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln66_45_reg_2693[15]_i_9 
       (.I0(add_ln66_42_reg_2571[7]),
        .I1(add_ln66_41_reg_2677[7]),
        .I2(ama_submuladd_18s_16s_6ns_22s_24_4_1_U42_n_16),
        .O(\add_ln66_45_reg_2693[15]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln66_45_reg_2693[23]_i_11 
       (.I0(ama_submuladd_18s_16s_6ns_22s_24_4_1_U42_n_1),
        .I1(add_ln66_41_reg_2677[22]),
        .I2(add_ln66_42_reg_2571[22]),
        .I3(ama_submuladd_18s_16s_6ns_22s_24_4_1_U42_n_2),
        .I4(add_ln66_41_reg_2677[21]),
        .I5(add_ln66_42_reg_2571[21]),
        .O(\add_ln66_45_reg_2693[23]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln66_45_reg_2693[23]_i_12 
       (.I0(\add_ln66_45_reg_2693[23]_i_4_n_0 ),
        .I1(add_ln66_41_reg_2677[21]),
        .I2(add_ln66_42_reg_2571[21]),
        .I3(ama_submuladd_18s_16s_6ns_22s_24_4_1_U42_n_2),
        .O(\add_ln66_45_reg_2693[23]_i_12_n_0 ));
  (* HLUTNM = "lutpair20" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln66_45_reg_2693[23]_i_13 
       (.I0(add_ln66_42_reg_2571[20]),
        .I1(add_ln66_41_reg_2677[20]),
        .I2(ama_submuladd_18s_16s_6ns_22s_24_4_1_U42_n_3),
        .I3(\add_ln66_45_reg_2693[23]_i_5_n_0 ),
        .O(\add_ln66_45_reg_2693[23]_i_13_n_0 ));
  (* HLUTNM = "lutpair19" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln66_45_reg_2693[23]_i_14 
       (.I0(add_ln66_42_reg_2571[19]),
        .I1(add_ln66_41_reg_2677[19]),
        .I2(ama_submuladd_18s_16s_6ns_22s_24_4_1_U42_n_4),
        .I3(\add_ln66_45_reg_2693[23]_i_6_n_0 ),
        .O(\add_ln66_45_reg_2693[23]_i_14_n_0 ));
  (* HLUTNM = "lutpair18" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln66_45_reg_2693[23]_i_15 
       (.I0(add_ln66_42_reg_2571[18]),
        .I1(add_ln66_41_reg_2677[18]),
        .I2(ama_submuladd_18s_16s_6ns_22s_24_4_1_U42_n_5),
        .I3(\add_ln66_45_reg_2693[23]_i_7_n_0 ),
        .O(\add_ln66_45_reg_2693[23]_i_15_n_0 ));
  (* HLUTNM = "lutpair17" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln66_45_reg_2693[23]_i_16 
       (.I0(add_ln66_42_reg_2571[17]),
        .I1(add_ln66_41_reg_2677[17]),
        .I2(ama_submuladd_18s_16s_6ns_22s_24_4_1_U42_n_6),
        .I3(\add_ln66_45_reg_2693[23]_i_8_n_0 ),
        .O(\add_ln66_45_reg_2693[23]_i_16_n_0 ));
  (* HLUTNM = "lutpair16" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln66_45_reg_2693[23]_i_17 
       (.I0(add_ln66_42_reg_2571[16]),
        .I1(add_ln66_41_reg_2677[16]),
        .I2(ama_submuladd_18s_16s_6ns_22s_24_4_1_U42_n_7),
        .I3(\add_ln66_45_reg_2693[23]_i_9_n_0 ),
        .O(\add_ln66_45_reg_2693[23]_i_17_n_0 ));
  LUT3 #(
    .INIT(8'h28)) 
    \add_ln66_45_reg_2693[23]_i_2 
       (.I0(ama_submuladd_18s_16s_6ns_22s_24_4_1_U42_n_1),
        .I1(add_ln66_42_reg_2571[22]),
        .I2(add_ln66_41_reg_2677[22]),
        .O(\add_ln66_45_reg_2693[23]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln66_45_reg_2693[23]_i_3 
       (.I0(add_ln66_42_reg_2571[22]),
        .I1(add_ln66_41_reg_2677[22]),
        .I2(ama_submuladd_18s_16s_6ns_22s_24_4_1_U42_n_1),
        .O(\add_ln66_45_reg_2693[23]_i_3_n_0 ));
  (* HLUTNM = "lutpair20" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln66_45_reg_2693[23]_i_4 
       (.I0(add_ln66_42_reg_2571[20]),
        .I1(add_ln66_41_reg_2677[20]),
        .I2(ama_submuladd_18s_16s_6ns_22s_24_4_1_U42_n_3),
        .O(\add_ln66_45_reg_2693[23]_i_4_n_0 ));
  (* HLUTNM = "lutpair19" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln66_45_reg_2693[23]_i_5 
       (.I0(add_ln66_42_reg_2571[19]),
        .I1(add_ln66_41_reg_2677[19]),
        .I2(ama_submuladd_18s_16s_6ns_22s_24_4_1_U42_n_4),
        .O(\add_ln66_45_reg_2693[23]_i_5_n_0 ));
  (* HLUTNM = "lutpair18" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln66_45_reg_2693[23]_i_6 
       (.I0(add_ln66_42_reg_2571[18]),
        .I1(add_ln66_41_reg_2677[18]),
        .I2(ama_submuladd_18s_16s_6ns_22s_24_4_1_U42_n_5),
        .O(\add_ln66_45_reg_2693[23]_i_6_n_0 ));
  (* HLUTNM = "lutpair17" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln66_45_reg_2693[23]_i_7 
       (.I0(add_ln66_42_reg_2571[17]),
        .I1(add_ln66_41_reg_2677[17]),
        .I2(ama_submuladd_18s_16s_6ns_22s_24_4_1_U42_n_6),
        .O(\add_ln66_45_reg_2693[23]_i_7_n_0 ));
  (* HLUTNM = "lutpair16" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln66_45_reg_2693[23]_i_8 
       (.I0(add_ln66_42_reg_2571[16]),
        .I1(add_ln66_41_reg_2677[16]),
        .I2(ama_submuladd_18s_16s_6ns_22s_24_4_1_U42_n_7),
        .O(\add_ln66_45_reg_2693[23]_i_8_n_0 ));
  (* HLUTNM = "lutpair15" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln66_45_reg_2693[23]_i_9 
       (.I0(add_ln66_42_reg_2571[15]),
        .I1(add_ln66_41_reg_2677[15]),
        .I2(ama_submuladd_18s_16s_6ns_22s_24_4_1_U42_n_8),
        .O(\add_ln66_45_reg_2693[23]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hDD4D)) 
    \add_ln66_45_reg_2693[25]_i_2 
       (.I0(ama_submuladd_18s_16s_6ns_22s_24_4_1_U42_n_0),
        .I1(add_ln66_41_reg_2677[23]),
        .I2(add_ln66_42_reg_2571[22]),
        .I3(add_ln66_41_reg_2677[22]),
        .O(\add_ln66_45_reg_2693[25]_i_2_n_0 ));
  (* HLUTNM = "lutpair6" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln66_45_reg_2693[7]_i_10 
       (.I0(add_ln66_42_reg_2571[6]),
        .I1(add_ln66_41_reg_2677[6]),
        .I2(ama_submuladd_18s_16s_6ns_22s_24_4_1_U42_n_17),
        .I3(\add_ln66_45_reg_2693[7]_i_3_n_0 ),
        .O(\add_ln66_45_reg_2693[7]_i_10_n_0 ));
  (* HLUTNM = "lutpair5" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln66_45_reg_2693[7]_i_11 
       (.I0(add_ln66_42_reg_2571[5]),
        .I1(add_ln66_41_reg_2677[5]),
        .I2(ama_submuladd_18s_16s_6ns_22s_24_4_1_U42_n_18),
        .I3(\add_ln66_45_reg_2693[7]_i_4_n_0 ),
        .O(\add_ln66_45_reg_2693[7]_i_11_n_0 ));
  (* HLUTNM = "lutpair4" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln66_45_reg_2693[7]_i_12 
       (.I0(add_ln66_42_reg_2571[4]),
        .I1(add_ln66_41_reg_2677[4]),
        .I2(ama_submuladd_18s_16s_6ns_22s_24_4_1_U42_n_19),
        .I3(\add_ln66_45_reg_2693[7]_i_5_n_0 ),
        .O(\add_ln66_45_reg_2693[7]_i_12_n_0 ));
  (* HLUTNM = "lutpair3" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln66_45_reg_2693[7]_i_13 
       (.I0(add_ln66_42_reg_2571[3]),
        .I1(add_ln66_41_reg_2677[3]),
        .I2(ama_submuladd_18s_16s_6ns_22s_24_4_1_U42_n_20),
        .I3(\add_ln66_45_reg_2693[7]_i_6_n_0 ),
        .O(\add_ln66_45_reg_2693[7]_i_13_n_0 ));
  (* HLUTNM = "lutpair2" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln66_45_reg_2693[7]_i_14 
       (.I0(add_ln66_42_reg_2571[2]),
        .I1(add_ln66_41_reg_2677[2]),
        .I2(ama_submuladd_18s_16s_6ns_22s_24_4_1_U42_n_21),
        .I3(\add_ln66_45_reg_2693[7]_i_7_n_0 ),
        .O(\add_ln66_45_reg_2693[7]_i_14_n_0 ));
  (* HLUTNM = "lutpair1" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln66_45_reg_2693[7]_i_15 
       (.I0(add_ln66_42_reg_2571[1]),
        .I1(add_ln66_41_reg_2677[1]),
        .I2(ama_submuladd_18s_16s_6ns_22s_24_4_1_U42_n_22),
        .I3(\add_ln66_45_reg_2693[7]_i_8_n_0 ),
        .O(\add_ln66_45_reg_2693[7]_i_15_n_0 ));
  (* HLUTNM = "lutpair0" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln66_45_reg_2693[7]_i_16 
       (.I0(add_ln66_42_reg_2571[0]),
        .I1(add_ln66_41_reg_2677[0]),
        .I2(ama_submuladd_18s_16s_6ns_22s_24_4_1_U42_n_23),
        .O(\add_ln66_45_reg_2693[7]_i_16_n_0 ));
  (* HLUTNM = "lutpair6" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln66_45_reg_2693[7]_i_2 
       (.I0(add_ln66_42_reg_2571[6]),
        .I1(add_ln66_41_reg_2677[6]),
        .I2(ama_submuladd_18s_16s_6ns_22s_24_4_1_U42_n_17),
        .O(\add_ln66_45_reg_2693[7]_i_2_n_0 ));
  (* HLUTNM = "lutpair5" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln66_45_reg_2693[7]_i_3 
       (.I0(add_ln66_42_reg_2571[5]),
        .I1(add_ln66_41_reg_2677[5]),
        .I2(ama_submuladd_18s_16s_6ns_22s_24_4_1_U42_n_18),
        .O(\add_ln66_45_reg_2693[7]_i_3_n_0 ));
  (* HLUTNM = "lutpair4" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln66_45_reg_2693[7]_i_4 
       (.I0(add_ln66_42_reg_2571[4]),
        .I1(add_ln66_41_reg_2677[4]),
        .I2(ama_submuladd_18s_16s_6ns_22s_24_4_1_U42_n_19),
        .O(\add_ln66_45_reg_2693[7]_i_4_n_0 ));
  (* HLUTNM = "lutpair3" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln66_45_reg_2693[7]_i_5 
       (.I0(add_ln66_42_reg_2571[3]),
        .I1(add_ln66_41_reg_2677[3]),
        .I2(ama_submuladd_18s_16s_6ns_22s_24_4_1_U42_n_20),
        .O(\add_ln66_45_reg_2693[7]_i_5_n_0 ));
  (* HLUTNM = "lutpair2" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln66_45_reg_2693[7]_i_6 
       (.I0(add_ln66_42_reg_2571[2]),
        .I1(add_ln66_41_reg_2677[2]),
        .I2(ama_submuladd_18s_16s_6ns_22s_24_4_1_U42_n_21),
        .O(\add_ln66_45_reg_2693[7]_i_6_n_0 ));
  (* HLUTNM = "lutpair1" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln66_45_reg_2693[7]_i_7 
       (.I0(add_ln66_42_reg_2571[1]),
        .I1(add_ln66_41_reg_2677[1]),
        .I2(ama_submuladd_18s_16s_6ns_22s_24_4_1_U42_n_22),
        .O(\add_ln66_45_reg_2693[7]_i_7_n_0 ));
  (* HLUTNM = "lutpair0" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln66_45_reg_2693[7]_i_8 
       (.I0(add_ln66_42_reg_2571[0]),
        .I1(add_ln66_41_reg_2677[0]),
        .I2(ama_submuladd_18s_16s_6ns_22s_24_4_1_U42_n_23),
        .O(\add_ln66_45_reg_2693[7]_i_8_n_0 ));
  (* HLUTNM = "lutpair7" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln66_45_reg_2693[7]_i_9 
       (.I0(add_ln66_42_reg_2571[7]),
        .I1(add_ln66_41_reg_2677[7]),
        .I2(ama_submuladd_18s_16s_6ns_22s_24_4_1_U42_n_16),
        .I3(\add_ln66_45_reg_2693[7]_i_2_n_0 ),
        .O(\add_ln66_45_reg_2693[7]_i_9_n_0 ));
  FDRE \add_ln66_45_reg_2693_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state59),
        .D(add_ln66_45_fu_1738_p2[0]),
        .Q(add_ln66_45_reg_2693[0]),
        .R(1'b0));
  FDRE \add_ln66_45_reg_2693_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state59),
        .D(add_ln66_45_fu_1738_p2[10]),
        .Q(add_ln66_45_reg_2693[10]),
        .R(1'b0));
  FDRE \add_ln66_45_reg_2693_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state59),
        .D(add_ln66_45_fu_1738_p2[11]),
        .Q(add_ln66_45_reg_2693[11]),
        .R(1'b0));
  FDRE \add_ln66_45_reg_2693_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state59),
        .D(add_ln66_45_fu_1738_p2[12]),
        .Q(add_ln66_45_reg_2693[12]),
        .R(1'b0));
  FDRE \add_ln66_45_reg_2693_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state59),
        .D(add_ln66_45_fu_1738_p2[13]),
        .Q(add_ln66_45_reg_2693[13]),
        .R(1'b0));
  FDRE \add_ln66_45_reg_2693_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state59),
        .D(add_ln66_45_fu_1738_p2[14]),
        .Q(add_ln66_45_reg_2693[14]),
        .R(1'b0));
  FDRE \add_ln66_45_reg_2693_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state59),
        .D(add_ln66_45_fu_1738_p2[15]),
        .Q(add_ln66_45_reg_2693[15]),
        .R(1'b0));
  CARRY8 \add_ln66_45_reg_2693_reg[15]_i_1 
       (.CI(\add_ln66_45_reg_2693_reg[7]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\add_ln66_45_reg_2693_reg[15]_i_1_n_0 ,\add_ln66_45_reg_2693_reg[15]_i_1_n_1 ,\add_ln66_45_reg_2693_reg[15]_i_1_n_2 ,\add_ln66_45_reg_2693_reg[15]_i_1_n_3 ,\add_ln66_45_reg_2693_reg[15]_i_1_n_4 ,\add_ln66_45_reg_2693_reg[15]_i_1_n_5 ,\add_ln66_45_reg_2693_reg[15]_i_1_n_6 ,\add_ln66_45_reg_2693_reg[15]_i_1_n_7 }),
        .DI({\add_ln66_45_reg_2693[15]_i_2_n_0 ,\add_ln66_45_reg_2693[15]_i_3_n_0 ,\add_ln66_45_reg_2693[15]_i_4_n_0 ,\add_ln66_45_reg_2693[15]_i_5_n_0 ,\add_ln66_45_reg_2693[15]_i_6_n_0 ,\add_ln66_45_reg_2693[15]_i_7_n_0 ,\add_ln66_45_reg_2693[15]_i_8_n_0 ,\add_ln66_45_reg_2693[15]_i_9_n_0 }),
        .O(add_ln66_45_fu_1738_p2[15:8]),
        .S({\add_ln66_45_reg_2693[15]_i_10_n_0 ,\add_ln66_45_reg_2693[15]_i_11_n_0 ,\add_ln66_45_reg_2693[15]_i_12_n_0 ,\add_ln66_45_reg_2693[15]_i_13_n_0 ,\add_ln66_45_reg_2693[15]_i_14_n_0 ,\add_ln66_45_reg_2693[15]_i_15_n_0 ,\add_ln66_45_reg_2693[15]_i_16_n_0 ,\add_ln66_45_reg_2693[15]_i_17_n_0 }));
  FDRE \add_ln66_45_reg_2693_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state59),
        .D(add_ln66_45_fu_1738_p2[16]),
        .Q(add_ln66_45_reg_2693[16]),
        .R(1'b0));
  FDRE \add_ln66_45_reg_2693_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state59),
        .D(add_ln66_45_fu_1738_p2[17]),
        .Q(add_ln66_45_reg_2693[17]),
        .R(1'b0));
  FDRE \add_ln66_45_reg_2693_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state59),
        .D(add_ln66_45_fu_1738_p2[18]),
        .Q(add_ln66_45_reg_2693[18]),
        .R(1'b0));
  FDRE \add_ln66_45_reg_2693_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state59),
        .D(add_ln66_45_fu_1738_p2[19]),
        .Q(add_ln66_45_reg_2693[19]),
        .R(1'b0));
  FDRE \add_ln66_45_reg_2693_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state59),
        .D(add_ln66_45_fu_1738_p2[1]),
        .Q(add_ln66_45_reg_2693[1]),
        .R(1'b0));
  FDRE \add_ln66_45_reg_2693_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state59),
        .D(add_ln66_45_fu_1738_p2[20]),
        .Q(add_ln66_45_reg_2693[20]),
        .R(1'b0));
  FDRE \add_ln66_45_reg_2693_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state59),
        .D(add_ln66_45_fu_1738_p2[21]),
        .Q(add_ln66_45_reg_2693[21]),
        .R(1'b0));
  FDRE \add_ln66_45_reg_2693_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state59),
        .D(add_ln66_45_fu_1738_p2[22]),
        .Q(add_ln66_45_reg_2693[22]),
        .R(1'b0));
  FDRE \add_ln66_45_reg_2693_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state59),
        .D(add_ln66_45_fu_1738_p2[23]),
        .Q(add_ln66_45_reg_2693[23]),
        .R(1'b0));
  CARRY8 \add_ln66_45_reg_2693_reg[23]_i_1 
       (.CI(\add_ln66_45_reg_2693_reg[15]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\add_ln66_45_reg_2693_reg[23]_i_1_n_0 ,\add_ln66_45_reg_2693_reg[23]_i_1_n_1 ,\add_ln66_45_reg_2693_reg[23]_i_1_n_2 ,\add_ln66_45_reg_2693_reg[23]_i_1_n_3 ,\add_ln66_45_reg_2693_reg[23]_i_1_n_4 ,\add_ln66_45_reg_2693_reg[23]_i_1_n_5 ,\add_ln66_45_reg_2693_reg[23]_i_1_n_6 ,\add_ln66_45_reg_2693_reg[23]_i_1_n_7 }),
        .DI({\add_ln66_45_reg_2693[23]_i_2_n_0 ,\add_ln66_45_reg_2693[23]_i_3_n_0 ,\add_ln66_45_reg_2693[23]_i_4_n_0 ,\add_ln66_45_reg_2693[23]_i_5_n_0 ,\add_ln66_45_reg_2693[23]_i_6_n_0 ,\add_ln66_45_reg_2693[23]_i_7_n_0 ,\add_ln66_45_reg_2693[23]_i_8_n_0 ,\add_ln66_45_reg_2693[23]_i_9_n_0 }),
        .O(add_ln66_45_fu_1738_p2[23:16]),
        .S({ama_submuladd_18s_16s_6ns_22s_24_4_1_U42_n_25,\add_ln66_45_reg_2693[23]_i_11_n_0 ,\add_ln66_45_reg_2693[23]_i_12_n_0 ,\add_ln66_45_reg_2693[23]_i_13_n_0 ,\add_ln66_45_reg_2693[23]_i_14_n_0 ,\add_ln66_45_reg_2693[23]_i_15_n_0 ,\add_ln66_45_reg_2693[23]_i_16_n_0 ,\add_ln66_45_reg_2693[23]_i_17_n_0 }));
  FDRE \add_ln66_45_reg_2693_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state59),
        .D(add_ln66_45_fu_1738_p2[24]),
        .Q(add_ln66_45_reg_2693[24]),
        .R(1'b0));
  FDRE \add_ln66_45_reg_2693_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state59),
        .D(add_ln66_45_fu_1738_p2[25]),
        .Q(add_ln66_45_reg_2693[25]),
        .R(1'b0));
  CARRY8 \add_ln66_45_reg_2693_reg[25]_i_1 
       (.CI(\add_ln66_45_reg_2693_reg[23]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_add_ln66_45_reg_2693_reg[25]_i_1_CO_UNCONNECTED [7:1],\add_ln66_45_reg_2693_reg[25]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\add_ln66_45_reg_2693[25]_i_2_n_0 }),
        .O({\NLW_add_ln66_45_reg_2693_reg[25]_i_1_O_UNCONNECTED [7:2],add_ln66_45_fu_1738_p2[25:24]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,ama_submuladd_18s_16s_6ns_22s_24_4_1_U42_n_26}));
  FDRE \add_ln66_45_reg_2693_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state59),
        .D(add_ln66_45_fu_1738_p2[2]),
        .Q(add_ln66_45_reg_2693[2]),
        .R(1'b0));
  FDRE \add_ln66_45_reg_2693_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state59),
        .D(add_ln66_45_fu_1738_p2[3]),
        .Q(add_ln66_45_reg_2693[3]),
        .R(1'b0));
  FDRE \add_ln66_45_reg_2693_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state59),
        .D(add_ln66_45_fu_1738_p2[4]),
        .Q(add_ln66_45_reg_2693[4]),
        .R(1'b0));
  FDRE \add_ln66_45_reg_2693_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state59),
        .D(add_ln66_45_fu_1738_p2[5]),
        .Q(add_ln66_45_reg_2693[5]),
        .R(1'b0));
  FDRE \add_ln66_45_reg_2693_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state59),
        .D(add_ln66_45_fu_1738_p2[6]),
        .Q(add_ln66_45_reg_2693[6]),
        .R(1'b0));
  FDRE \add_ln66_45_reg_2693_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state59),
        .D(add_ln66_45_fu_1738_p2[7]),
        .Q(add_ln66_45_reg_2693[7]),
        .R(1'b0));
  CARRY8 \add_ln66_45_reg_2693_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\add_ln66_45_reg_2693_reg[7]_i_1_n_0 ,\add_ln66_45_reg_2693_reg[7]_i_1_n_1 ,\add_ln66_45_reg_2693_reg[7]_i_1_n_2 ,\add_ln66_45_reg_2693_reg[7]_i_1_n_3 ,\add_ln66_45_reg_2693_reg[7]_i_1_n_4 ,\add_ln66_45_reg_2693_reg[7]_i_1_n_5 ,\add_ln66_45_reg_2693_reg[7]_i_1_n_6 ,\add_ln66_45_reg_2693_reg[7]_i_1_n_7 }),
        .DI({\add_ln66_45_reg_2693[7]_i_2_n_0 ,\add_ln66_45_reg_2693[7]_i_3_n_0 ,\add_ln66_45_reg_2693[7]_i_4_n_0 ,\add_ln66_45_reg_2693[7]_i_5_n_0 ,\add_ln66_45_reg_2693[7]_i_6_n_0 ,\add_ln66_45_reg_2693[7]_i_7_n_0 ,\add_ln66_45_reg_2693[7]_i_8_n_0 ,1'b0}),
        .O(add_ln66_45_fu_1738_p2[7:0]),
        .S({\add_ln66_45_reg_2693[7]_i_9_n_0 ,\add_ln66_45_reg_2693[7]_i_10_n_0 ,\add_ln66_45_reg_2693[7]_i_11_n_0 ,\add_ln66_45_reg_2693[7]_i_12_n_0 ,\add_ln66_45_reg_2693[7]_i_13_n_0 ,\add_ln66_45_reg_2693[7]_i_14_n_0 ,\add_ln66_45_reg_2693[7]_i_15_n_0 ,\add_ln66_45_reg_2693[7]_i_16_n_0 }));
  FDRE \add_ln66_45_reg_2693_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state59),
        .D(add_ln66_45_fu_1738_p2[8]),
        .Q(add_ln66_45_reg_2693[8]),
        .R(1'b0));
  FDRE \add_ln66_45_reg_2693_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state59),
        .D(add_ln66_45_fu_1738_p2[9]),
        .Q(add_ln66_45_reg_2693[9]),
        .R(1'b0));
  (* HLUTNM = "lutpair36" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln66_4_reg_2607[15]_i_10 
       (.I0(mac_mul_sub_16s_15ns_16s_31_4_1_U35_n_15),
        .I1(add_ln66_reg_2468[15]),
        .I2(add_ln66_3_reg_2484[15]),
        .I3(\add_ln66_4_reg_2607[15]_i_2_n_0 ),
        .O(\add_ln66_4_reg_2607[15]_i_10_n_0 ));
  (* HLUTNM = "lutpair35" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln66_4_reg_2607[15]_i_11 
       (.I0(mac_mul_sub_16s_15ns_16s_31_4_1_U35_n_16),
        .I1(add_ln66_reg_2468[14]),
        .I2(add_ln66_3_reg_2484[14]),
        .I3(\add_ln66_4_reg_2607[15]_i_3_n_0 ),
        .O(\add_ln66_4_reg_2607[15]_i_11_n_0 ));
  (* HLUTNM = "lutpair34" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln66_4_reg_2607[15]_i_12 
       (.I0(mac_mul_sub_16s_15ns_16s_31_4_1_U35_n_17),
        .I1(add_ln66_reg_2468[13]),
        .I2(add_ln66_3_reg_2484[13]),
        .I3(\add_ln66_4_reg_2607[15]_i_4_n_0 ),
        .O(\add_ln66_4_reg_2607[15]_i_12_n_0 ));
  (* HLUTNM = "lutpair33" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln66_4_reg_2607[15]_i_13 
       (.I0(mac_mul_sub_16s_15ns_16s_31_4_1_U35_n_18),
        .I1(add_ln66_reg_2468[12]),
        .I2(add_ln66_3_reg_2484[12]),
        .I3(\add_ln66_4_reg_2607[15]_i_5_n_0 ),
        .O(\add_ln66_4_reg_2607[15]_i_13_n_0 ));
  (* HLUTNM = "lutpair32" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln66_4_reg_2607[15]_i_14 
       (.I0(mac_mul_sub_16s_15ns_16s_31_4_1_U35_n_19),
        .I1(add_ln66_reg_2468[11]),
        .I2(add_ln66_3_reg_2484[11]),
        .I3(\add_ln66_4_reg_2607[15]_i_6_n_0 ),
        .O(\add_ln66_4_reg_2607[15]_i_14_n_0 ));
  (* HLUTNM = "lutpair31" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln66_4_reg_2607[15]_i_15 
       (.I0(mac_mul_sub_16s_15ns_16s_31_4_1_U35_n_20),
        .I1(add_ln66_reg_2468[10]),
        .I2(add_ln66_3_reg_2484[10]),
        .I3(\add_ln66_4_reg_2607[15]_i_7_n_0 ),
        .O(\add_ln66_4_reg_2607[15]_i_15_n_0 ));
  (* HLUTNM = "lutpair30" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln66_4_reg_2607[15]_i_16 
       (.I0(mac_mul_sub_16s_15ns_16s_31_4_1_U35_n_21),
        .I1(add_ln66_reg_2468[9]),
        .I2(add_ln66_3_reg_2484[9]),
        .I3(\add_ln66_4_reg_2607[15]_i_8_n_0 ),
        .O(\add_ln66_4_reg_2607[15]_i_16_n_0 ));
  (* HLUTNM = "lutpair29" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln66_4_reg_2607[15]_i_17 
       (.I0(mac_mul_sub_16s_15ns_16s_31_4_1_U35_n_22),
        .I1(add_ln66_reg_2468[8]),
        .I2(add_ln66_3_reg_2484[8]),
        .I3(\add_ln66_4_reg_2607[15]_i_9_n_0 ),
        .O(\add_ln66_4_reg_2607[15]_i_17_n_0 ));
  (* HLUTNM = "lutpair35" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln66_4_reg_2607[15]_i_2 
       (.I0(mac_mul_sub_16s_15ns_16s_31_4_1_U35_n_16),
        .I1(add_ln66_reg_2468[14]),
        .I2(add_ln66_3_reg_2484[14]),
        .O(\add_ln66_4_reg_2607[15]_i_2_n_0 ));
  (* HLUTNM = "lutpair34" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln66_4_reg_2607[15]_i_3 
       (.I0(mac_mul_sub_16s_15ns_16s_31_4_1_U35_n_17),
        .I1(add_ln66_reg_2468[13]),
        .I2(add_ln66_3_reg_2484[13]),
        .O(\add_ln66_4_reg_2607[15]_i_3_n_0 ));
  (* HLUTNM = "lutpair33" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln66_4_reg_2607[15]_i_4 
       (.I0(mac_mul_sub_16s_15ns_16s_31_4_1_U35_n_18),
        .I1(add_ln66_reg_2468[12]),
        .I2(add_ln66_3_reg_2484[12]),
        .O(\add_ln66_4_reg_2607[15]_i_4_n_0 ));
  (* HLUTNM = "lutpair32" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln66_4_reg_2607[15]_i_5 
       (.I0(mac_mul_sub_16s_15ns_16s_31_4_1_U35_n_19),
        .I1(add_ln66_reg_2468[11]),
        .I2(add_ln66_3_reg_2484[11]),
        .O(\add_ln66_4_reg_2607[15]_i_5_n_0 ));
  (* HLUTNM = "lutpair31" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln66_4_reg_2607[15]_i_6 
       (.I0(mac_mul_sub_16s_15ns_16s_31_4_1_U35_n_20),
        .I1(add_ln66_reg_2468[10]),
        .I2(add_ln66_3_reg_2484[10]),
        .O(\add_ln66_4_reg_2607[15]_i_6_n_0 ));
  (* HLUTNM = "lutpair30" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln66_4_reg_2607[15]_i_7 
       (.I0(mac_mul_sub_16s_15ns_16s_31_4_1_U35_n_21),
        .I1(add_ln66_reg_2468[9]),
        .I2(add_ln66_3_reg_2484[9]),
        .O(\add_ln66_4_reg_2607[15]_i_7_n_0 ));
  (* HLUTNM = "lutpair29" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln66_4_reg_2607[15]_i_8 
       (.I0(mac_mul_sub_16s_15ns_16s_31_4_1_U35_n_22),
        .I1(add_ln66_reg_2468[8]),
        .I2(add_ln66_3_reg_2484[8]),
        .O(\add_ln66_4_reg_2607[15]_i_8_n_0 ));
  (* HLUTNM = "lutpair28" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln66_4_reg_2607[15]_i_9 
       (.I0(mac_mul_sub_16s_15ns_16s_31_4_1_U35_n_23),
        .I1(add_ln66_reg_2468[7]),
        .I2(add_ln66_3_reg_2484[7]),
        .O(\add_ln66_4_reg_2607[15]_i_9_n_0 ));
  (* HLUTNM = "lutpair44" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln66_4_reg_2607[23]_i_10 
       (.I0(mac_mul_sub_16s_15ns_16s_31_4_1_U35_n_7),
        .I1(add_ln66_reg_2468[23]),
        .I2(add_ln66_3_reg_2484[23]),
        .I3(\add_ln66_4_reg_2607[23]_i_2_n_0 ),
        .O(\add_ln66_4_reg_2607[23]_i_10_n_0 ));
  (* HLUTNM = "lutpair43" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln66_4_reg_2607[23]_i_11 
       (.I0(mac_mul_sub_16s_15ns_16s_31_4_1_U35_n_8),
        .I1(add_ln66_reg_2468[22]),
        .I2(add_ln66_3_reg_2484[22]),
        .I3(\add_ln66_4_reg_2607[23]_i_3_n_0 ),
        .O(\add_ln66_4_reg_2607[23]_i_11_n_0 ));
  (* HLUTNM = "lutpair42" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln66_4_reg_2607[23]_i_12 
       (.I0(mac_mul_sub_16s_15ns_16s_31_4_1_U35_n_9),
        .I1(add_ln66_reg_2468[21]),
        .I2(add_ln66_3_reg_2484[21]),
        .I3(\add_ln66_4_reg_2607[23]_i_4_n_0 ),
        .O(\add_ln66_4_reg_2607[23]_i_12_n_0 ));
  (* HLUTNM = "lutpair41" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln66_4_reg_2607[23]_i_13 
       (.I0(mac_mul_sub_16s_15ns_16s_31_4_1_U35_n_10),
        .I1(add_ln66_reg_2468[20]),
        .I2(add_ln66_3_reg_2484[20]),
        .I3(\add_ln66_4_reg_2607[23]_i_5_n_0 ),
        .O(\add_ln66_4_reg_2607[23]_i_13_n_0 ));
  (* HLUTNM = "lutpair40" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln66_4_reg_2607[23]_i_14 
       (.I0(mac_mul_sub_16s_15ns_16s_31_4_1_U35_n_11),
        .I1(add_ln66_reg_2468[19]),
        .I2(add_ln66_3_reg_2484[19]),
        .I3(\add_ln66_4_reg_2607[23]_i_6_n_0 ),
        .O(\add_ln66_4_reg_2607[23]_i_14_n_0 ));
  (* HLUTNM = "lutpair39" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln66_4_reg_2607[23]_i_15 
       (.I0(mac_mul_sub_16s_15ns_16s_31_4_1_U35_n_12),
        .I1(add_ln66_reg_2468[18]),
        .I2(add_ln66_3_reg_2484[18]),
        .I3(\add_ln66_4_reg_2607[23]_i_7_n_0 ),
        .O(\add_ln66_4_reg_2607[23]_i_15_n_0 ));
  (* HLUTNM = "lutpair38" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln66_4_reg_2607[23]_i_16 
       (.I0(mac_mul_sub_16s_15ns_16s_31_4_1_U35_n_13),
        .I1(add_ln66_reg_2468[17]),
        .I2(add_ln66_3_reg_2484[17]),
        .I3(\add_ln66_4_reg_2607[23]_i_8_n_0 ),
        .O(\add_ln66_4_reg_2607[23]_i_16_n_0 ));
  (* HLUTNM = "lutpair37" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln66_4_reg_2607[23]_i_17 
       (.I0(mac_mul_sub_16s_15ns_16s_31_4_1_U35_n_14),
        .I1(add_ln66_reg_2468[16]),
        .I2(add_ln66_3_reg_2484[16]),
        .I3(\add_ln66_4_reg_2607[23]_i_9_n_0 ),
        .O(\add_ln66_4_reg_2607[23]_i_17_n_0 ));
  (* HLUTNM = "lutpair43" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln66_4_reg_2607[23]_i_2 
       (.I0(mac_mul_sub_16s_15ns_16s_31_4_1_U35_n_8),
        .I1(add_ln66_reg_2468[22]),
        .I2(add_ln66_3_reg_2484[22]),
        .O(\add_ln66_4_reg_2607[23]_i_2_n_0 ));
  (* HLUTNM = "lutpair42" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln66_4_reg_2607[23]_i_3 
       (.I0(mac_mul_sub_16s_15ns_16s_31_4_1_U35_n_9),
        .I1(add_ln66_reg_2468[21]),
        .I2(add_ln66_3_reg_2484[21]),
        .O(\add_ln66_4_reg_2607[23]_i_3_n_0 ));
  (* HLUTNM = "lutpair41" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln66_4_reg_2607[23]_i_4 
       (.I0(mac_mul_sub_16s_15ns_16s_31_4_1_U35_n_10),
        .I1(add_ln66_reg_2468[20]),
        .I2(add_ln66_3_reg_2484[20]),
        .O(\add_ln66_4_reg_2607[23]_i_4_n_0 ));
  (* HLUTNM = "lutpair40" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln66_4_reg_2607[23]_i_5 
       (.I0(mac_mul_sub_16s_15ns_16s_31_4_1_U35_n_11),
        .I1(add_ln66_reg_2468[19]),
        .I2(add_ln66_3_reg_2484[19]),
        .O(\add_ln66_4_reg_2607[23]_i_5_n_0 ));
  (* HLUTNM = "lutpair39" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln66_4_reg_2607[23]_i_6 
       (.I0(mac_mul_sub_16s_15ns_16s_31_4_1_U35_n_12),
        .I1(add_ln66_reg_2468[18]),
        .I2(add_ln66_3_reg_2484[18]),
        .O(\add_ln66_4_reg_2607[23]_i_6_n_0 ));
  (* HLUTNM = "lutpair38" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln66_4_reg_2607[23]_i_7 
       (.I0(mac_mul_sub_16s_15ns_16s_31_4_1_U35_n_13),
        .I1(add_ln66_reg_2468[17]),
        .I2(add_ln66_3_reg_2484[17]),
        .O(\add_ln66_4_reg_2607[23]_i_7_n_0 ));
  (* HLUTNM = "lutpair37" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln66_4_reg_2607[23]_i_8 
       (.I0(mac_mul_sub_16s_15ns_16s_31_4_1_U35_n_14),
        .I1(add_ln66_reg_2468[16]),
        .I2(add_ln66_3_reg_2484[16]),
        .O(\add_ln66_4_reg_2607[23]_i_8_n_0 ));
  (* HLUTNM = "lutpair36" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln66_4_reg_2607[23]_i_9 
       (.I0(mac_mul_sub_16s_15ns_16s_31_4_1_U35_n_15),
        .I1(add_ln66_reg_2468[15]),
        .I2(add_ln66_3_reg_2484[15]),
        .O(\add_ln66_4_reg_2607[23]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln66_4_reg_2607[30]_i_10 
       (.I0(\add_ln66_4_reg_2607[30]_i_3_n_0 ),
        .I1(add_ln66_reg_2468[28]),
        .I2(mac_mul_sub_16s_15ns_16s_31_4_1_U35_n_2),
        .I3(add_ln66_3_reg_2484[28]),
        .O(\add_ln66_4_reg_2607[30]_i_10_n_0 ));
  (* HLUTNM = "lutpair48" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln66_4_reg_2607[30]_i_11 
       (.I0(mac_mul_sub_16s_15ns_16s_31_4_1_U35_n_3),
        .I1(add_ln66_reg_2468[27]),
        .I2(add_ln66_3_reg_2484[27]),
        .I3(\add_ln66_4_reg_2607[30]_i_4_n_0 ),
        .O(\add_ln66_4_reg_2607[30]_i_11_n_0 ));
  (* HLUTNM = "lutpair47" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln66_4_reg_2607[30]_i_12 
       (.I0(mac_mul_sub_16s_15ns_16s_31_4_1_U35_n_4),
        .I1(add_ln66_reg_2468[26]),
        .I2(add_ln66_3_reg_2484[26]),
        .I3(\add_ln66_4_reg_2607[30]_i_5_n_0 ),
        .O(\add_ln66_4_reg_2607[30]_i_12_n_0 ));
  (* HLUTNM = "lutpair46" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln66_4_reg_2607[30]_i_13 
       (.I0(mac_mul_sub_16s_15ns_16s_31_4_1_U35_n_5),
        .I1(add_ln66_reg_2468[25]),
        .I2(add_ln66_3_reg_2484[25]),
        .I3(\add_ln66_4_reg_2607[30]_i_6_n_0 ),
        .O(\add_ln66_4_reg_2607[30]_i_13_n_0 ));
  (* HLUTNM = "lutpair45" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln66_4_reg_2607[30]_i_14 
       (.I0(mac_mul_sub_16s_15ns_16s_31_4_1_U35_n_6),
        .I1(add_ln66_reg_2468[24]),
        .I2(add_ln66_3_reg_2484[24]),
        .I3(\add_ln66_4_reg_2607[30]_i_7_n_0 ),
        .O(\add_ln66_4_reg_2607[30]_i_14_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln66_4_reg_2607[30]_i_2 
       (.I0(add_ln66_3_reg_2484[29]),
        .I1(add_ln66_reg_2468[29]),
        .I2(mac_mul_sub_16s_15ns_16s_31_4_1_U35_n_1),
        .O(\add_ln66_4_reg_2607[30]_i_2_n_0 ));
  (* HLUTNM = "lutpair48" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln66_4_reg_2607[30]_i_3 
       (.I0(mac_mul_sub_16s_15ns_16s_31_4_1_U35_n_3),
        .I1(add_ln66_reg_2468[27]),
        .I2(add_ln66_3_reg_2484[27]),
        .O(\add_ln66_4_reg_2607[30]_i_3_n_0 ));
  (* HLUTNM = "lutpair47" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln66_4_reg_2607[30]_i_4 
       (.I0(mac_mul_sub_16s_15ns_16s_31_4_1_U35_n_4),
        .I1(add_ln66_reg_2468[26]),
        .I2(add_ln66_3_reg_2484[26]),
        .O(\add_ln66_4_reg_2607[30]_i_4_n_0 ));
  (* HLUTNM = "lutpair46" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln66_4_reg_2607[30]_i_5 
       (.I0(mac_mul_sub_16s_15ns_16s_31_4_1_U35_n_5),
        .I1(add_ln66_reg_2468[25]),
        .I2(add_ln66_3_reg_2484[25]),
        .O(\add_ln66_4_reg_2607[30]_i_5_n_0 ));
  (* HLUTNM = "lutpair45" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln66_4_reg_2607[30]_i_6 
       (.I0(mac_mul_sub_16s_15ns_16s_31_4_1_U35_n_6),
        .I1(add_ln66_reg_2468[24]),
        .I2(add_ln66_3_reg_2484[24]),
        .O(\add_ln66_4_reg_2607[30]_i_6_n_0 ));
  (* HLUTNM = "lutpair44" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln66_4_reg_2607[30]_i_7 
       (.I0(mac_mul_sub_16s_15ns_16s_31_4_1_U35_n_7),
        .I1(add_ln66_reg_2468[23]),
        .I2(add_ln66_3_reg_2484[23]),
        .O(\add_ln66_4_reg_2607[30]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h693C3C96)) 
    \add_ln66_4_reg_2607[30]_i_8 
       (.I0(add_ln66_3_reg_2484[29]),
        .I1(add_ln66_reg_2468[30]),
        .I2(mac_mul_sub_16s_15ns_16s_31_4_1_U35_n_0),
        .I3(add_ln66_reg_2468[29]),
        .I4(mac_mul_sub_16s_15ns_16s_31_4_1_U35_n_1),
        .O(\add_ln66_4_reg_2607[30]_i_8_n_0 ));
  (* HLUTNM = "lutpair27" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln66_4_reg_2607[7]_i_10 
       (.I0(mac_mul_sub_16s_15ns_16s_31_4_1_U35_n_24),
        .I1(add_ln66_reg_2468[6]),
        .I2(add_ln66_3_reg_2484[6]),
        .I3(\add_ln66_4_reg_2607[7]_i_3_n_0 ),
        .O(\add_ln66_4_reg_2607[7]_i_10_n_0 ));
  (* HLUTNM = "lutpair26" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln66_4_reg_2607[7]_i_11 
       (.I0(mac_mul_sub_16s_15ns_16s_31_4_1_U35_n_25),
        .I1(add_ln66_reg_2468[5]),
        .I2(add_ln66_3_reg_2484[5]),
        .I3(\add_ln66_4_reg_2607[7]_i_4_n_0 ),
        .O(\add_ln66_4_reg_2607[7]_i_11_n_0 ));
  (* HLUTNM = "lutpair25" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln66_4_reg_2607[7]_i_12 
       (.I0(mac_mul_sub_16s_15ns_16s_31_4_1_U35_n_26),
        .I1(add_ln66_reg_2468[4]),
        .I2(add_ln66_3_reg_2484[4]),
        .I3(\add_ln66_4_reg_2607[7]_i_5_n_0 ),
        .O(\add_ln66_4_reg_2607[7]_i_12_n_0 ));
  (* HLUTNM = "lutpair24" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln66_4_reg_2607[7]_i_13 
       (.I0(mac_mul_sub_16s_15ns_16s_31_4_1_U35_n_27),
        .I1(add_ln66_reg_2468[3]),
        .I2(add_ln66_3_reg_2484[3]),
        .I3(\add_ln66_4_reg_2607[7]_i_6_n_0 ),
        .O(\add_ln66_4_reg_2607[7]_i_13_n_0 ));
  (* HLUTNM = "lutpair23" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln66_4_reg_2607[7]_i_14 
       (.I0(mac_mul_sub_16s_15ns_16s_31_4_1_U35_n_28),
        .I1(add_ln66_reg_2468[2]),
        .I2(add_ln66_3_reg_2484[2]),
        .I3(\add_ln66_4_reg_2607[7]_i_7_n_0 ),
        .O(\add_ln66_4_reg_2607[7]_i_14_n_0 ));
  (* HLUTNM = "lutpair22" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln66_4_reg_2607[7]_i_15 
       (.I0(mac_mul_sub_16s_15ns_16s_31_4_1_U35_n_29),
        .I1(add_ln66_reg_2468[1]),
        .I2(add_ln66_3_reg_2484[1]),
        .I3(\add_ln66_4_reg_2607[7]_i_8_n_0 ),
        .O(\add_ln66_4_reg_2607[7]_i_15_n_0 ));
  (* HLUTNM = "lutpair21" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln66_4_reg_2607[7]_i_16 
       (.I0(mac_mul_sub_16s_15ns_16s_31_4_1_U35_n_30),
        .I1(add_ln66_reg_2468[0]),
        .I2(add_ln66_3_reg_2484[0]),
        .O(\add_ln66_4_reg_2607[7]_i_16_n_0 ));
  (* HLUTNM = "lutpair27" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln66_4_reg_2607[7]_i_2 
       (.I0(mac_mul_sub_16s_15ns_16s_31_4_1_U35_n_24),
        .I1(add_ln66_reg_2468[6]),
        .I2(add_ln66_3_reg_2484[6]),
        .O(\add_ln66_4_reg_2607[7]_i_2_n_0 ));
  (* HLUTNM = "lutpair26" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln66_4_reg_2607[7]_i_3 
       (.I0(mac_mul_sub_16s_15ns_16s_31_4_1_U35_n_25),
        .I1(add_ln66_reg_2468[5]),
        .I2(add_ln66_3_reg_2484[5]),
        .O(\add_ln66_4_reg_2607[7]_i_3_n_0 ));
  (* HLUTNM = "lutpair25" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln66_4_reg_2607[7]_i_4 
       (.I0(mac_mul_sub_16s_15ns_16s_31_4_1_U35_n_26),
        .I1(add_ln66_reg_2468[4]),
        .I2(add_ln66_3_reg_2484[4]),
        .O(\add_ln66_4_reg_2607[7]_i_4_n_0 ));
  (* HLUTNM = "lutpair24" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln66_4_reg_2607[7]_i_5 
       (.I0(mac_mul_sub_16s_15ns_16s_31_4_1_U35_n_27),
        .I1(add_ln66_reg_2468[3]),
        .I2(add_ln66_3_reg_2484[3]),
        .O(\add_ln66_4_reg_2607[7]_i_5_n_0 ));
  (* HLUTNM = "lutpair23" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln66_4_reg_2607[7]_i_6 
       (.I0(mac_mul_sub_16s_15ns_16s_31_4_1_U35_n_28),
        .I1(add_ln66_reg_2468[2]),
        .I2(add_ln66_3_reg_2484[2]),
        .O(\add_ln66_4_reg_2607[7]_i_6_n_0 ));
  (* HLUTNM = "lutpair22" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln66_4_reg_2607[7]_i_7 
       (.I0(mac_mul_sub_16s_15ns_16s_31_4_1_U35_n_29),
        .I1(add_ln66_reg_2468[1]),
        .I2(add_ln66_3_reg_2484[1]),
        .O(\add_ln66_4_reg_2607[7]_i_7_n_0 ));
  (* HLUTNM = "lutpair21" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln66_4_reg_2607[7]_i_8 
       (.I0(mac_mul_sub_16s_15ns_16s_31_4_1_U35_n_30),
        .I1(add_ln66_reg_2468[0]),
        .I2(add_ln66_3_reg_2484[0]),
        .O(\add_ln66_4_reg_2607[7]_i_8_n_0 ));
  (* HLUTNM = "lutpair28" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln66_4_reg_2607[7]_i_9 
       (.I0(mac_mul_sub_16s_15ns_16s_31_4_1_U35_n_23),
        .I1(add_ln66_reg_2468[7]),
        .I2(add_ln66_3_reg_2484[7]),
        .I3(\add_ln66_4_reg_2607[7]_i_2_n_0 ),
        .O(\add_ln66_4_reg_2607[7]_i_9_n_0 ));
  FDRE \add_ln66_4_reg_2607_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state52),
        .D(add_ln66_4_fu_1242_p2[0]),
        .Q(add_ln66_4_reg_2607[0]),
        .R(1'b0));
  FDRE \add_ln66_4_reg_2607_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state52),
        .D(add_ln66_4_fu_1242_p2[10]),
        .Q(add_ln66_4_reg_2607[10]),
        .R(1'b0));
  FDRE \add_ln66_4_reg_2607_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state52),
        .D(add_ln66_4_fu_1242_p2[11]),
        .Q(add_ln66_4_reg_2607[11]),
        .R(1'b0));
  FDRE \add_ln66_4_reg_2607_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state52),
        .D(add_ln66_4_fu_1242_p2[12]),
        .Q(add_ln66_4_reg_2607[12]),
        .R(1'b0));
  FDRE \add_ln66_4_reg_2607_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state52),
        .D(add_ln66_4_fu_1242_p2[13]),
        .Q(add_ln66_4_reg_2607[13]),
        .R(1'b0));
  FDRE \add_ln66_4_reg_2607_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state52),
        .D(add_ln66_4_fu_1242_p2[14]),
        .Q(add_ln66_4_reg_2607[14]),
        .R(1'b0));
  FDRE \add_ln66_4_reg_2607_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state52),
        .D(add_ln66_4_fu_1242_p2[15]),
        .Q(add_ln66_4_reg_2607[15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln66_4_reg_2607_reg[15]_i_1 
       (.CI(\add_ln66_4_reg_2607_reg[7]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\add_ln66_4_reg_2607_reg[15]_i_1_n_0 ,\add_ln66_4_reg_2607_reg[15]_i_1_n_1 ,\add_ln66_4_reg_2607_reg[15]_i_1_n_2 ,\add_ln66_4_reg_2607_reg[15]_i_1_n_3 ,\add_ln66_4_reg_2607_reg[15]_i_1_n_4 ,\add_ln66_4_reg_2607_reg[15]_i_1_n_5 ,\add_ln66_4_reg_2607_reg[15]_i_1_n_6 ,\add_ln66_4_reg_2607_reg[15]_i_1_n_7 }),
        .DI({\add_ln66_4_reg_2607[15]_i_2_n_0 ,\add_ln66_4_reg_2607[15]_i_3_n_0 ,\add_ln66_4_reg_2607[15]_i_4_n_0 ,\add_ln66_4_reg_2607[15]_i_5_n_0 ,\add_ln66_4_reg_2607[15]_i_6_n_0 ,\add_ln66_4_reg_2607[15]_i_7_n_0 ,\add_ln66_4_reg_2607[15]_i_8_n_0 ,\add_ln66_4_reg_2607[15]_i_9_n_0 }),
        .O(add_ln66_4_fu_1242_p2[15:8]),
        .S({\add_ln66_4_reg_2607[15]_i_10_n_0 ,\add_ln66_4_reg_2607[15]_i_11_n_0 ,\add_ln66_4_reg_2607[15]_i_12_n_0 ,\add_ln66_4_reg_2607[15]_i_13_n_0 ,\add_ln66_4_reg_2607[15]_i_14_n_0 ,\add_ln66_4_reg_2607[15]_i_15_n_0 ,\add_ln66_4_reg_2607[15]_i_16_n_0 ,\add_ln66_4_reg_2607[15]_i_17_n_0 }));
  FDRE \add_ln66_4_reg_2607_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state52),
        .D(add_ln66_4_fu_1242_p2[16]),
        .Q(add_ln66_4_reg_2607[16]),
        .R(1'b0));
  FDRE \add_ln66_4_reg_2607_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state52),
        .D(add_ln66_4_fu_1242_p2[17]),
        .Q(add_ln66_4_reg_2607[17]),
        .R(1'b0));
  FDRE \add_ln66_4_reg_2607_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state52),
        .D(add_ln66_4_fu_1242_p2[18]),
        .Q(add_ln66_4_reg_2607[18]),
        .R(1'b0));
  FDRE \add_ln66_4_reg_2607_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state52),
        .D(add_ln66_4_fu_1242_p2[19]),
        .Q(add_ln66_4_reg_2607[19]),
        .R(1'b0));
  FDRE \add_ln66_4_reg_2607_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state52),
        .D(add_ln66_4_fu_1242_p2[1]),
        .Q(add_ln66_4_reg_2607[1]),
        .R(1'b0));
  FDRE \add_ln66_4_reg_2607_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state52),
        .D(add_ln66_4_fu_1242_p2[20]),
        .Q(add_ln66_4_reg_2607[20]),
        .R(1'b0));
  FDRE \add_ln66_4_reg_2607_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state52),
        .D(add_ln66_4_fu_1242_p2[21]),
        .Q(add_ln66_4_reg_2607[21]),
        .R(1'b0));
  FDRE \add_ln66_4_reg_2607_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state52),
        .D(add_ln66_4_fu_1242_p2[22]),
        .Q(add_ln66_4_reg_2607[22]),
        .R(1'b0));
  FDRE \add_ln66_4_reg_2607_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state52),
        .D(add_ln66_4_fu_1242_p2[23]),
        .Q(add_ln66_4_reg_2607[23]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln66_4_reg_2607_reg[23]_i_1 
       (.CI(\add_ln66_4_reg_2607_reg[15]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\add_ln66_4_reg_2607_reg[23]_i_1_n_0 ,\add_ln66_4_reg_2607_reg[23]_i_1_n_1 ,\add_ln66_4_reg_2607_reg[23]_i_1_n_2 ,\add_ln66_4_reg_2607_reg[23]_i_1_n_3 ,\add_ln66_4_reg_2607_reg[23]_i_1_n_4 ,\add_ln66_4_reg_2607_reg[23]_i_1_n_5 ,\add_ln66_4_reg_2607_reg[23]_i_1_n_6 ,\add_ln66_4_reg_2607_reg[23]_i_1_n_7 }),
        .DI({\add_ln66_4_reg_2607[23]_i_2_n_0 ,\add_ln66_4_reg_2607[23]_i_3_n_0 ,\add_ln66_4_reg_2607[23]_i_4_n_0 ,\add_ln66_4_reg_2607[23]_i_5_n_0 ,\add_ln66_4_reg_2607[23]_i_6_n_0 ,\add_ln66_4_reg_2607[23]_i_7_n_0 ,\add_ln66_4_reg_2607[23]_i_8_n_0 ,\add_ln66_4_reg_2607[23]_i_9_n_0 }),
        .O(add_ln66_4_fu_1242_p2[23:16]),
        .S({\add_ln66_4_reg_2607[23]_i_10_n_0 ,\add_ln66_4_reg_2607[23]_i_11_n_0 ,\add_ln66_4_reg_2607[23]_i_12_n_0 ,\add_ln66_4_reg_2607[23]_i_13_n_0 ,\add_ln66_4_reg_2607[23]_i_14_n_0 ,\add_ln66_4_reg_2607[23]_i_15_n_0 ,\add_ln66_4_reg_2607[23]_i_16_n_0 ,\add_ln66_4_reg_2607[23]_i_17_n_0 }));
  FDRE \add_ln66_4_reg_2607_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state52),
        .D(add_ln66_4_fu_1242_p2[24]),
        .Q(add_ln66_4_reg_2607[24]),
        .R(1'b0));
  FDRE \add_ln66_4_reg_2607_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state52),
        .D(add_ln66_4_fu_1242_p2[25]),
        .Q(add_ln66_4_reg_2607[25]),
        .R(1'b0));
  FDRE \add_ln66_4_reg_2607_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state52),
        .D(add_ln66_4_fu_1242_p2[26]),
        .Q(add_ln66_4_reg_2607[26]),
        .R(1'b0));
  FDRE \add_ln66_4_reg_2607_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state52),
        .D(add_ln66_4_fu_1242_p2[27]),
        .Q(add_ln66_4_reg_2607[27]),
        .R(1'b0));
  FDRE \add_ln66_4_reg_2607_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state52),
        .D(add_ln66_4_fu_1242_p2[28]),
        .Q(add_ln66_4_reg_2607[28]),
        .R(1'b0));
  FDRE \add_ln66_4_reg_2607_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state52),
        .D(add_ln66_4_fu_1242_p2[29]),
        .Q(add_ln66_4_reg_2607[29]),
        .R(1'b0));
  FDRE \add_ln66_4_reg_2607_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state52),
        .D(add_ln66_4_fu_1242_p2[2]),
        .Q(add_ln66_4_reg_2607[2]),
        .R(1'b0));
  FDRE \add_ln66_4_reg_2607_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state52),
        .D(add_ln66_4_fu_1242_p2[30]),
        .Q(add_ln66_4_reg_2607[30]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln66_4_reg_2607_reg[30]_i_1 
       (.CI(\add_ln66_4_reg_2607_reg[23]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_add_ln66_4_reg_2607_reg[30]_i_1_CO_UNCONNECTED [7:6],\add_ln66_4_reg_2607_reg[30]_i_1_n_2 ,\add_ln66_4_reg_2607_reg[30]_i_1_n_3 ,\add_ln66_4_reg_2607_reg[30]_i_1_n_4 ,\add_ln66_4_reg_2607_reg[30]_i_1_n_5 ,\add_ln66_4_reg_2607_reg[30]_i_1_n_6 ,\add_ln66_4_reg_2607_reg[30]_i_1_n_7 }),
        .DI({1'b0,1'b0,\add_ln66_4_reg_2607[30]_i_2_n_0 ,\add_ln66_4_reg_2607[30]_i_3_n_0 ,\add_ln66_4_reg_2607[30]_i_4_n_0 ,\add_ln66_4_reg_2607[30]_i_5_n_0 ,\add_ln66_4_reg_2607[30]_i_6_n_0 ,\add_ln66_4_reg_2607[30]_i_7_n_0 }),
        .O({\NLW_add_ln66_4_reg_2607_reg[30]_i_1_O_UNCONNECTED [7],add_ln66_4_fu_1242_p2[30:24]}),
        .S({1'b0,\add_ln66_4_reg_2607[30]_i_8_n_0 ,mac_mul_sub_16s_15ns_16s_31_4_1_U35_n_31,\add_ln66_4_reg_2607[30]_i_10_n_0 ,\add_ln66_4_reg_2607[30]_i_11_n_0 ,\add_ln66_4_reg_2607[30]_i_12_n_0 ,\add_ln66_4_reg_2607[30]_i_13_n_0 ,\add_ln66_4_reg_2607[30]_i_14_n_0 }));
  FDRE \add_ln66_4_reg_2607_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state52),
        .D(add_ln66_4_fu_1242_p2[3]),
        .Q(add_ln66_4_reg_2607[3]),
        .R(1'b0));
  FDRE \add_ln66_4_reg_2607_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state52),
        .D(add_ln66_4_fu_1242_p2[4]),
        .Q(add_ln66_4_reg_2607[4]),
        .R(1'b0));
  FDRE \add_ln66_4_reg_2607_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state52),
        .D(add_ln66_4_fu_1242_p2[5]),
        .Q(add_ln66_4_reg_2607[5]),
        .R(1'b0));
  FDRE \add_ln66_4_reg_2607_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state52),
        .D(add_ln66_4_fu_1242_p2[6]),
        .Q(add_ln66_4_reg_2607[6]),
        .R(1'b0));
  FDRE \add_ln66_4_reg_2607_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state52),
        .D(add_ln66_4_fu_1242_p2[7]),
        .Q(add_ln66_4_reg_2607[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln66_4_reg_2607_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\add_ln66_4_reg_2607_reg[7]_i_1_n_0 ,\add_ln66_4_reg_2607_reg[7]_i_1_n_1 ,\add_ln66_4_reg_2607_reg[7]_i_1_n_2 ,\add_ln66_4_reg_2607_reg[7]_i_1_n_3 ,\add_ln66_4_reg_2607_reg[7]_i_1_n_4 ,\add_ln66_4_reg_2607_reg[7]_i_1_n_5 ,\add_ln66_4_reg_2607_reg[7]_i_1_n_6 ,\add_ln66_4_reg_2607_reg[7]_i_1_n_7 }),
        .DI({\add_ln66_4_reg_2607[7]_i_2_n_0 ,\add_ln66_4_reg_2607[7]_i_3_n_0 ,\add_ln66_4_reg_2607[7]_i_4_n_0 ,\add_ln66_4_reg_2607[7]_i_5_n_0 ,\add_ln66_4_reg_2607[7]_i_6_n_0 ,\add_ln66_4_reg_2607[7]_i_7_n_0 ,\add_ln66_4_reg_2607[7]_i_8_n_0 ,1'b0}),
        .O(add_ln66_4_fu_1242_p2[7:0]),
        .S({\add_ln66_4_reg_2607[7]_i_9_n_0 ,\add_ln66_4_reg_2607[7]_i_10_n_0 ,\add_ln66_4_reg_2607[7]_i_11_n_0 ,\add_ln66_4_reg_2607[7]_i_12_n_0 ,\add_ln66_4_reg_2607[7]_i_13_n_0 ,\add_ln66_4_reg_2607[7]_i_14_n_0 ,\add_ln66_4_reg_2607[7]_i_15_n_0 ,\add_ln66_4_reg_2607[7]_i_16_n_0 }));
  FDRE \add_ln66_4_reg_2607_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state52),
        .D(add_ln66_4_fu_1242_p2[8]),
        .Q(add_ln66_4_reg_2607[8]),
        .R(1'b0));
  FDRE \add_ln66_4_reg_2607_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state52),
        .D(add_ln66_4_fu_1242_p2[9]),
        .Q(add_ln66_4_reg_2607[9]),
        .R(1'b0));
  FDRE \add_ln66_50_reg_2708_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state61),
        .D(ama_addmuladd_16s_16s_8s_25s_25_4_1_U44_n_24),
        .Q(add_ln66_50_reg_2708[0]),
        .R(1'b0));
  FDRE \add_ln66_50_reg_2708_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state61),
        .D(ama_addmuladd_16s_16s_8s_25s_25_4_1_U44_n_14),
        .Q(add_ln66_50_reg_2708[10]),
        .R(1'b0));
  FDRE \add_ln66_50_reg_2708_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state61),
        .D(ama_addmuladd_16s_16s_8s_25s_25_4_1_U44_n_13),
        .Q(add_ln66_50_reg_2708[11]),
        .R(1'b0));
  FDRE \add_ln66_50_reg_2708_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state61),
        .D(ama_addmuladd_16s_16s_8s_25s_25_4_1_U44_n_12),
        .Q(add_ln66_50_reg_2708[12]),
        .R(1'b0));
  FDRE \add_ln66_50_reg_2708_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state61),
        .D(ama_addmuladd_16s_16s_8s_25s_25_4_1_U44_n_11),
        .Q(add_ln66_50_reg_2708[13]),
        .R(1'b0));
  FDRE \add_ln66_50_reg_2708_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state61),
        .D(ama_addmuladd_16s_16s_8s_25s_25_4_1_U44_n_10),
        .Q(add_ln66_50_reg_2708[14]),
        .R(1'b0));
  FDRE \add_ln66_50_reg_2708_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state61),
        .D(ama_addmuladd_16s_16s_8s_25s_25_4_1_U44_n_9),
        .Q(add_ln66_50_reg_2708[15]),
        .R(1'b0));
  FDRE \add_ln66_50_reg_2708_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state61),
        .D(ama_addmuladd_16s_16s_8s_25s_25_4_1_U44_n_8),
        .Q(add_ln66_50_reg_2708[16]),
        .R(1'b0));
  FDRE \add_ln66_50_reg_2708_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state61),
        .D(ama_addmuladd_16s_16s_8s_25s_25_4_1_U44_n_7),
        .Q(add_ln66_50_reg_2708[17]),
        .R(1'b0));
  FDRE \add_ln66_50_reg_2708_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state61),
        .D(ama_addmuladd_16s_16s_8s_25s_25_4_1_U44_n_6),
        .Q(add_ln66_50_reg_2708[18]),
        .R(1'b0));
  FDRE \add_ln66_50_reg_2708_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state61),
        .D(ama_addmuladd_16s_16s_8s_25s_25_4_1_U44_n_5),
        .Q(add_ln66_50_reg_2708[19]),
        .R(1'b0));
  FDRE \add_ln66_50_reg_2708_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state61),
        .D(ama_addmuladd_16s_16s_8s_25s_25_4_1_U44_n_23),
        .Q(add_ln66_50_reg_2708[1]),
        .R(1'b0));
  FDRE \add_ln66_50_reg_2708_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state61),
        .D(ama_addmuladd_16s_16s_8s_25s_25_4_1_U44_n_4),
        .Q(add_ln66_50_reg_2708[20]),
        .R(1'b0));
  FDRE \add_ln66_50_reg_2708_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state61),
        .D(ama_addmuladd_16s_16s_8s_25s_25_4_1_U44_n_3),
        .Q(add_ln66_50_reg_2708[21]),
        .R(1'b0));
  FDRE \add_ln66_50_reg_2708_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state61),
        .D(ama_addmuladd_16s_16s_8s_25s_25_4_1_U44_n_2),
        .Q(add_ln66_50_reg_2708[22]),
        .R(1'b0));
  FDRE \add_ln66_50_reg_2708_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state61),
        .D(ama_addmuladd_16s_16s_8s_25s_25_4_1_U44_n_1),
        .Q(add_ln66_50_reg_2708[23]),
        .R(1'b0));
  FDRE \add_ln66_50_reg_2708_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state61),
        .D(ama_addmuladd_16s_16s_8s_25s_25_4_1_U44_n_0),
        .Q(add_ln66_50_reg_2708[24]),
        .R(1'b0));
  FDRE \add_ln66_50_reg_2708_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state61),
        .D(ama_addmuladd_16s_16s_8s_25s_25_4_1_U44_n_22),
        .Q(add_ln66_50_reg_2708[2]),
        .R(1'b0));
  FDRE \add_ln66_50_reg_2708_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state61),
        .D(ama_addmuladd_16s_16s_8s_25s_25_4_1_U44_n_21),
        .Q(add_ln66_50_reg_2708[3]),
        .R(1'b0));
  FDRE \add_ln66_50_reg_2708_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state61),
        .D(ama_addmuladd_16s_16s_8s_25s_25_4_1_U44_n_20),
        .Q(add_ln66_50_reg_2708[4]),
        .R(1'b0));
  FDRE \add_ln66_50_reg_2708_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state61),
        .D(ama_addmuladd_16s_16s_8s_25s_25_4_1_U44_n_19),
        .Q(add_ln66_50_reg_2708[5]),
        .R(1'b0));
  FDRE \add_ln66_50_reg_2708_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state61),
        .D(ama_addmuladd_16s_16s_8s_25s_25_4_1_U44_n_18),
        .Q(add_ln66_50_reg_2708[6]),
        .R(1'b0));
  FDRE \add_ln66_50_reg_2708_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state61),
        .D(ama_addmuladd_16s_16s_8s_25s_25_4_1_U44_n_17),
        .Q(add_ln66_50_reg_2708[7]),
        .R(1'b0));
  FDRE \add_ln66_50_reg_2708_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state61),
        .D(ama_addmuladd_16s_16s_8s_25s_25_4_1_U44_n_16),
        .Q(add_ln66_50_reg_2708[8]),
        .R(1'b0));
  FDRE \add_ln66_50_reg_2708_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state61),
        .D(ama_addmuladd_16s_16s_8s_25s_25_4_1_U44_n_15),
        .Q(add_ln66_50_reg_2708[9]),
        .R(1'b0));
  FDRE \add_ln66_6_reg_2494_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state42),
        .D(ama_addmuladd_16s_16s_12s_28s_29_4_1_U25_n_28),
        .Q(add_ln66_6_reg_2494[0]),
        .R(1'b0));
  FDRE \add_ln66_6_reg_2494_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state42),
        .D(ama_addmuladd_16s_16s_12s_28s_29_4_1_U25_n_18),
        .Q(add_ln66_6_reg_2494[10]),
        .R(1'b0));
  FDRE \add_ln66_6_reg_2494_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state42),
        .D(ama_addmuladd_16s_16s_12s_28s_29_4_1_U25_n_17),
        .Q(add_ln66_6_reg_2494[11]),
        .R(1'b0));
  FDRE \add_ln66_6_reg_2494_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state42),
        .D(ama_addmuladd_16s_16s_12s_28s_29_4_1_U25_n_16),
        .Q(add_ln66_6_reg_2494[12]),
        .R(1'b0));
  FDRE \add_ln66_6_reg_2494_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state42),
        .D(ama_addmuladd_16s_16s_12s_28s_29_4_1_U25_n_15),
        .Q(add_ln66_6_reg_2494[13]),
        .R(1'b0));
  FDRE \add_ln66_6_reg_2494_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state42),
        .D(ama_addmuladd_16s_16s_12s_28s_29_4_1_U25_n_14),
        .Q(add_ln66_6_reg_2494[14]),
        .R(1'b0));
  FDRE \add_ln66_6_reg_2494_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state42),
        .D(ama_addmuladd_16s_16s_12s_28s_29_4_1_U25_n_13),
        .Q(add_ln66_6_reg_2494[15]),
        .R(1'b0));
  FDRE \add_ln66_6_reg_2494_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state42),
        .D(ama_addmuladd_16s_16s_12s_28s_29_4_1_U25_n_12),
        .Q(add_ln66_6_reg_2494[16]),
        .R(1'b0));
  FDRE \add_ln66_6_reg_2494_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state42),
        .D(ama_addmuladd_16s_16s_12s_28s_29_4_1_U25_n_11),
        .Q(add_ln66_6_reg_2494[17]),
        .R(1'b0));
  FDRE \add_ln66_6_reg_2494_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state42),
        .D(ama_addmuladd_16s_16s_12s_28s_29_4_1_U25_n_10),
        .Q(add_ln66_6_reg_2494[18]),
        .R(1'b0));
  FDRE \add_ln66_6_reg_2494_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state42),
        .D(ama_addmuladd_16s_16s_12s_28s_29_4_1_U25_n_9),
        .Q(add_ln66_6_reg_2494[19]),
        .R(1'b0));
  FDRE \add_ln66_6_reg_2494_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state42),
        .D(ama_addmuladd_16s_16s_12s_28s_29_4_1_U25_n_27),
        .Q(add_ln66_6_reg_2494[1]),
        .R(1'b0));
  FDRE \add_ln66_6_reg_2494_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state42),
        .D(ama_addmuladd_16s_16s_12s_28s_29_4_1_U25_n_8),
        .Q(add_ln66_6_reg_2494[20]),
        .R(1'b0));
  FDRE \add_ln66_6_reg_2494_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state42),
        .D(ama_addmuladd_16s_16s_12s_28s_29_4_1_U25_n_7),
        .Q(add_ln66_6_reg_2494[21]),
        .R(1'b0));
  FDRE \add_ln66_6_reg_2494_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state42),
        .D(ama_addmuladd_16s_16s_12s_28s_29_4_1_U25_n_6),
        .Q(add_ln66_6_reg_2494[22]),
        .R(1'b0));
  FDRE \add_ln66_6_reg_2494_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state42),
        .D(ama_addmuladd_16s_16s_12s_28s_29_4_1_U25_n_5),
        .Q(add_ln66_6_reg_2494[23]),
        .R(1'b0));
  FDRE \add_ln66_6_reg_2494_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state42),
        .D(ama_addmuladd_16s_16s_12s_28s_29_4_1_U25_n_4),
        .Q(add_ln66_6_reg_2494[24]),
        .R(1'b0));
  FDRE \add_ln66_6_reg_2494_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state42),
        .D(ama_addmuladd_16s_16s_12s_28s_29_4_1_U25_n_3),
        .Q(add_ln66_6_reg_2494[25]),
        .R(1'b0));
  FDRE \add_ln66_6_reg_2494_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state42),
        .D(ama_addmuladd_16s_16s_12s_28s_29_4_1_U25_n_2),
        .Q(add_ln66_6_reg_2494[26]),
        .R(1'b0));
  FDRE \add_ln66_6_reg_2494_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state42),
        .D(ama_addmuladd_16s_16s_12s_28s_29_4_1_U25_n_1),
        .Q(add_ln66_6_reg_2494[27]),
        .R(1'b0));
  FDRE \add_ln66_6_reg_2494_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state42),
        .D(ama_addmuladd_16s_16s_12s_28s_29_4_1_U25_n_0),
        .Q(add_ln66_6_reg_2494[28]),
        .R(1'b0));
  FDRE \add_ln66_6_reg_2494_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state42),
        .D(ama_addmuladd_16s_16s_12s_28s_29_4_1_U25_n_26),
        .Q(add_ln66_6_reg_2494[2]),
        .R(1'b0));
  FDRE \add_ln66_6_reg_2494_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state42),
        .D(ama_addmuladd_16s_16s_12s_28s_29_4_1_U25_n_25),
        .Q(add_ln66_6_reg_2494[3]),
        .R(1'b0));
  FDRE \add_ln66_6_reg_2494_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state42),
        .D(ama_addmuladd_16s_16s_12s_28s_29_4_1_U25_n_24),
        .Q(add_ln66_6_reg_2494[4]),
        .R(1'b0));
  FDRE \add_ln66_6_reg_2494_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state42),
        .D(ama_addmuladd_16s_16s_12s_28s_29_4_1_U25_n_23),
        .Q(add_ln66_6_reg_2494[5]),
        .R(1'b0));
  FDRE \add_ln66_6_reg_2494_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state42),
        .D(ama_addmuladd_16s_16s_12s_28s_29_4_1_U25_n_22),
        .Q(add_ln66_6_reg_2494[6]),
        .R(1'b0));
  FDRE \add_ln66_6_reg_2494_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state42),
        .D(ama_addmuladd_16s_16s_12s_28s_29_4_1_U25_n_21),
        .Q(add_ln66_6_reg_2494[7]),
        .R(1'b0));
  FDRE \add_ln66_6_reg_2494_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state42),
        .D(ama_addmuladd_16s_16s_12s_28s_29_4_1_U25_n_20),
        .Q(add_ln66_6_reg_2494[8]),
        .R(1'b0));
  FDRE \add_ln66_6_reg_2494_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state42),
        .D(ama_addmuladd_16s_16s_12s_28s_29_4_1_U25_n_19),
        .Q(add_ln66_6_reg_2494[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln66_9_reg_2499[15]_i_2 
       (.I0(ama_addmuladd_16s_16s_11s_28s_28_4_1_U26_n_11),
        .I1(add_ln66_6_reg_2494[15]),
        .O(\add_ln66_9_reg_2499[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln66_9_reg_2499[15]_i_3 
       (.I0(ama_addmuladd_16s_16s_11s_28s_28_4_1_U26_n_12),
        .I1(add_ln66_6_reg_2494[14]),
        .O(\add_ln66_9_reg_2499[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln66_9_reg_2499[15]_i_4 
       (.I0(ama_addmuladd_16s_16s_11s_28s_28_4_1_U26_n_13),
        .I1(add_ln66_6_reg_2494[13]),
        .O(\add_ln66_9_reg_2499[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln66_9_reg_2499[15]_i_5 
       (.I0(ama_addmuladd_16s_16s_11s_28s_28_4_1_U26_n_14),
        .I1(add_ln66_6_reg_2494[12]),
        .O(\add_ln66_9_reg_2499[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln66_9_reg_2499[15]_i_6 
       (.I0(ama_addmuladd_16s_16s_11s_28s_28_4_1_U26_n_15),
        .I1(add_ln66_6_reg_2494[11]),
        .O(\add_ln66_9_reg_2499[15]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln66_9_reg_2499[15]_i_7 
       (.I0(ama_addmuladd_16s_16s_11s_28s_28_4_1_U26_n_16),
        .I1(add_ln66_6_reg_2494[10]),
        .O(\add_ln66_9_reg_2499[15]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln66_9_reg_2499[15]_i_8 
       (.I0(ama_addmuladd_16s_16s_11s_28s_28_4_1_U26_n_17),
        .I1(add_ln66_6_reg_2494[9]),
        .O(\add_ln66_9_reg_2499[15]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln66_9_reg_2499[15]_i_9 
       (.I0(ama_addmuladd_16s_16s_11s_28s_28_4_1_U26_n_18),
        .I1(add_ln66_6_reg_2494[8]),
        .O(\add_ln66_9_reg_2499[15]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln66_9_reg_2499[23]_i_2 
       (.I0(ama_addmuladd_16s_16s_11s_28s_28_4_1_U26_n_3),
        .I1(add_ln66_6_reg_2494[23]),
        .O(\add_ln66_9_reg_2499[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln66_9_reg_2499[23]_i_3 
       (.I0(ama_addmuladd_16s_16s_11s_28s_28_4_1_U26_n_4),
        .I1(add_ln66_6_reg_2494[22]),
        .O(\add_ln66_9_reg_2499[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln66_9_reg_2499[23]_i_4 
       (.I0(ama_addmuladd_16s_16s_11s_28s_28_4_1_U26_n_5),
        .I1(add_ln66_6_reg_2494[21]),
        .O(\add_ln66_9_reg_2499[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln66_9_reg_2499[23]_i_5 
       (.I0(ama_addmuladd_16s_16s_11s_28s_28_4_1_U26_n_6),
        .I1(add_ln66_6_reg_2494[20]),
        .O(\add_ln66_9_reg_2499[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln66_9_reg_2499[23]_i_6 
       (.I0(ama_addmuladd_16s_16s_11s_28s_28_4_1_U26_n_7),
        .I1(add_ln66_6_reg_2494[19]),
        .O(\add_ln66_9_reg_2499[23]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln66_9_reg_2499[23]_i_7 
       (.I0(ama_addmuladd_16s_16s_11s_28s_28_4_1_U26_n_8),
        .I1(add_ln66_6_reg_2494[18]),
        .O(\add_ln66_9_reg_2499[23]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln66_9_reg_2499[23]_i_8 
       (.I0(ama_addmuladd_16s_16s_11s_28s_28_4_1_U26_n_9),
        .I1(add_ln66_6_reg_2494[17]),
        .O(\add_ln66_9_reg_2499[23]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln66_9_reg_2499[23]_i_9 
       (.I0(ama_addmuladd_16s_16s_11s_28s_28_4_1_U26_n_10),
        .I1(add_ln66_6_reg_2494[16]),
        .O(\add_ln66_9_reg_2499[23]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln66_9_reg_2499[29]_i_2 
       (.I0(add_ln66_6_reg_2494[27]),
        .O(\add_ln66_9_reg_2499[29]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln66_9_reg_2499[29]_i_3 
       (.I0(add_ln66_6_reg_2494[27]),
        .I1(add_ln66_6_reg_2494[28]),
        .O(\add_ln66_9_reg_2499[29]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln66_9_reg_2499[29]_i_5 
       (.I0(ama_addmuladd_16s_16s_11s_28s_28_4_1_U26_n_0),
        .I1(add_ln66_6_reg_2494[26]),
        .O(\add_ln66_9_reg_2499[29]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln66_9_reg_2499[29]_i_6 
       (.I0(ama_addmuladd_16s_16s_11s_28s_28_4_1_U26_n_1),
        .I1(add_ln66_6_reg_2494[25]),
        .O(\add_ln66_9_reg_2499[29]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln66_9_reg_2499[29]_i_7 
       (.I0(ama_addmuladd_16s_16s_11s_28s_28_4_1_U26_n_2),
        .I1(add_ln66_6_reg_2494[24]),
        .O(\add_ln66_9_reg_2499[29]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln66_9_reg_2499[7]_i_2 
       (.I0(ama_addmuladd_16s_16s_11s_28s_28_4_1_U26_n_19),
        .I1(add_ln66_6_reg_2494[7]),
        .O(\add_ln66_9_reg_2499[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln66_9_reg_2499[7]_i_3 
       (.I0(ama_addmuladd_16s_16s_11s_28s_28_4_1_U26_n_20),
        .I1(add_ln66_6_reg_2494[6]),
        .O(\add_ln66_9_reg_2499[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln66_9_reg_2499[7]_i_4 
       (.I0(ama_addmuladd_16s_16s_11s_28s_28_4_1_U26_n_21),
        .I1(add_ln66_6_reg_2494[5]),
        .O(\add_ln66_9_reg_2499[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln66_9_reg_2499[7]_i_5 
       (.I0(ama_addmuladd_16s_16s_11s_28s_28_4_1_U26_n_22),
        .I1(add_ln66_6_reg_2494[4]),
        .O(\add_ln66_9_reg_2499[7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln66_9_reg_2499[7]_i_6 
       (.I0(ama_addmuladd_16s_16s_11s_28s_28_4_1_U26_n_23),
        .I1(add_ln66_6_reg_2494[3]),
        .O(\add_ln66_9_reg_2499[7]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln66_9_reg_2499[7]_i_7 
       (.I0(ama_addmuladd_16s_16s_11s_28s_28_4_1_U26_n_24),
        .I1(add_ln66_6_reg_2494[2]),
        .O(\add_ln66_9_reg_2499[7]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln66_9_reg_2499[7]_i_8 
       (.I0(ama_addmuladd_16s_16s_11s_28s_28_4_1_U26_n_25),
        .I1(add_ln66_6_reg_2494[1]),
        .O(\add_ln66_9_reg_2499[7]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln66_9_reg_2499[7]_i_9 
       (.I0(ama_addmuladd_16s_16s_11s_28s_28_4_1_U26_n_26),
        .I1(add_ln66_6_reg_2494[0]),
        .O(\add_ln66_9_reg_2499[7]_i_9_n_0 ));
  FDRE \add_ln66_9_reg_2499_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state43),
        .D(add_ln66_9_fu_1057_p2[0]),
        .Q(add_ln66_9_reg_2499[0]),
        .R(1'b0));
  FDRE \add_ln66_9_reg_2499_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state43),
        .D(add_ln66_9_fu_1057_p2[10]),
        .Q(add_ln66_9_reg_2499[10]),
        .R(1'b0));
  FDRE \add_ln66_9_reg_2499_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state43),
        .D(add_ln66_9_fu_1057_p2[11]),
        .Q(add_ln66_9_reg_2499[11]),
        .R(1'b0));
  FDRE \add_ln66_9_reg_2499_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state43),
        .D(add_ln66_9_fu_1057_p2[12]),
        .Q(add_ln66_9_reg_2499[12]),
        .R(1'b0));
  FDRE \add_ln66_9_reg_2499_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state43),
        .D(add_ln66_9_fu_1057_p2[13]),
        .Q(add_ln66_9_reg_2499[13]),
        .R(1'b0));
  FDRE \add_ln66_9_reg_2499_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state43),
        .D(add_ln66_9_fu_1057_p2[14]),
        .Q(add_ln66_9_reg_2499[14]),
        .R(1'b0));
  FDRE \add_ln66_9_reg_2499_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state43),
        .D(add_ln66_9_fu_1057_p2[15]),
        .Q(add_ln66_9_reg_2499[15]),
        .R(1'b0));
  CARRY8 \add_ln66_9_reg_2499_reg[15]_i_1 
       (.CI(\add_ln66_9_reg_2499_reg[7]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\add_ln66_9_reg_2499_reg[15]_i_1_n_0 ,\add_ln66_9_reg_2499_reg[15]_i_1_n_1 ,\add_ln66_9_reg_2499_reg[15]_i_1_n_2 ,\add_ln66_9_reg_2499_reg[15]_i_1_n_3 ,\add_ln66_9_reg_2499_reg[15]_i_1_n_4 ,\add_ln66_9_reg_2499_reg[15]_i_1_n_5 ,\add_ln66_9_reg_2499_reg[15]_i_1_n_6 ,\add_ln66_9_reg_2499_reg[15]_i_1_n_7 }),
        .DI({ama_addmuladd_16s_16s_11s_28s_28_4_1_U26_n_11,ama_addmuladd_16s_16s_11s_28s_28_4_1_U26_n_12,ama_addmuladd_16s_16s_11s_28s_28_4_1_U26_n_13,ama_addmuladd_16s_16s_11s_28s_28_4_1_U26_n_14,ama_addmuladd_16s_16s_11s_28s_28_4_1_U26_n_15,ama_addmuladd_16s_16s_11s_28s_28_4_1_U26_n_16,ama_addmuladd_16s_16s_11s_28s_28_4_1_U26_n_17,ama_addmuladd_16s_16s_11s_28s_28_4_1_U26_n_18}),
        .O(add_ln66_9_fu_1057_p2[15:8]),
        .S({\add_ln66_9_reg_2499[15]_i_2_n_0 ,\add_ln66_9_reg_2499[15]_i_3_n_0 ,\add_ln66_9_reg_2499[15]_i_4_n_0 ,\add_ln66_9_reg_2499[15]_i_5_n_0 ,\add_ln66_9_reg_2499[15]_i_6_n_0 ,\add_ln66_9_reg_2499[15]_i_7_n_0 ,\add_ln66_9_reg_2499[15]_i_8_n_0 ,\add_ln66_9_reg_2499[15]_i_9_n_0 }));
  FDRE \add_ln66_9_reg_2499_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state43),
        .D(add_ln66_9_fu_1057_p2[16]),
        .Q(add_ln66_9_reg_2499[16]),
        .R(1'b0));
  FDRE \add_ln66_9_reg_2499_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state43),
        .D(add_ln66_9_fu_1057_p2[17]),
        .Q(add_ln66_9_reg_2499[17]),
        .R(1'b0));
  FDRE \add_ln66_9_reg_2499_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state43),
        .D(add_ln66_9_fu_1057_p2[18]),
        .Q(add_ln66_9_reg_2499[18]),
        .R(1'b0));
  FDRE \add_ln66_9_reg_2499_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state43),
        .D(add_ln66_9_fu_1057_p2[19]),
        .Q(add_ln66_9_reg_2499[19]),
        .R(1'b0));
  FDRE \add_ln66_9_reg_2499_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state43),
        .D(add_ln66_9_fu_1057_p2[1]),
        .Q(add_ln66_9_reg_2499[1]),
        .R(1'b0));
  FDRE \add_ln66_9_reg_2499_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state43),
        .D(add_ln66_9_fu_1057_p2[20]),
        .Q(add_ln66_9_reg_2499[20]),
        .R(1'b0));
  FDRE \add_ln66_9_reg_2499_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state43),
        .D(add_ln66_9_fu_1057_p2[21]),
        .Q(add_ln66_9_reg_2499[21]),
        .R(1'b0));
  FDRE \add_ln66_9_reg_2499_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state43),
        .D(add_ln66_9_fu_1057_p2[22]),
        .Q(add_ln66_9_reg_2499[22]),
        .R(1'b0));
  FDRE \add_ln66_9_reg_2499_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state43),
        .D(add_ln66_9_fu_1057_p2[23]),
        .Q(add_ln66_9_reg_2499[23]),
        .R(1'b0));
  CARRY8 \add_ln66_9_reg_2499_reg[23]_i_1 
       (.CI(\add_ln66_9_reg_2499_reg[15]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\add_ln66_9_reg_2499_reg[23]_i_1_n_0 ,\add_ln66_9_reg_2499_reg[23]_i_1_n_1 ,\add_ln66_9_reg_2499_reg[23]_i_1_n_2 ,\add_ln66_9_reg_2499_reg[23]_i_1_n_3 ,\add_ln66_9_reg_2499_reg[23]_i_1_n_4 ,\add_ln66_9_reg_2499_reg[23]_i_1_n_5 ,\add_ln66_9_reg_2499_reg[23]_i_1_n_6 ,\add_ln66_9_reg_2499_reg[23]_i_1_n_7 }),
        .DI({ama_addmuladd_16s_16s_11s_28s_28_4_1_U26_n_3,ama_addmuladd_16s_16s_11s_28s_28_4_1_U26_n_4,ama_addmuladd_16s_16s_11s_28s_28_4_1_U26_n_5,ama_addmuladd_16s_16s_11s_28s_28_4_1_U26_n_6,ama_addmuladd_16s_16s_11s_28s_28_4_1_U26_n_7,ama_addmuladd_16s_16s_11s_28s_28_4_1_U26_n_8,ama_addmuladd_16s_16s_11s_28s_28_4_1_U26_n_9,ama_addmuladd_16s_16s_11s_28s_28_4_1_U26_n_10}),
        .O(add_ln66_9_fu_1057_p2[23:16]),
        .S({\add_ln66_9_reg_2499[23]_i_2_n_0 ,\add_ln66_9_reg_2499[23]_i_3_n_0 ,\add_ln66_9_reg_2499[23]_i_4_n_0 ,\add_ln66_9_reg_2499[23]_i_5_n_0 ,\add_ln66_9_reg_2499[23]_i_6_n_0 ,\add_ln66_9_reg_2499[23]_i_7_n_0 ,\add_ln66_9_reg_2499[23]_i_8_n_0 ,\add_ln66_9_reg_2499[23]_i_9_n_0 }));
  FDRE \add_ln66_9_reg_2499_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state43),
        .D(add_ln66_9_fu_1057_p2[24]),
        .Q(add_ln66_9_reg_2499[24]),
        .R(1'b0));
  FDRE \add_ln66_9_reg_2499_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state43),
        .D(add_ln66_9_fu_1057_p2[25]),
        .Q(add_ln66_9_reg_2499[25]),
        .R(1'b0));
  FDRE \add_ln66_9_reg_2499_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state43),
        .D(add_ln66_9_fu_1057_p2[26]),
        .Q(add_ln66_9_reg_2499[26]),
        .R(1'b0));
  FDRE \add_ln66_9_reg_2499_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state43),
        .D(add_ln66_9_fu_1057_p2[27]),
        .Q(add_ln66_9_reg_2499[27]),
        .R(1'b0));
  FDRE \add_ln66_9_reg_2499_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state43),
        .D(add_ln66_9_fu_1057_p2[28]),
        .Q(add_ln66_9_reg_2499[28]),
        .R(1'b0));
  FDRE \add_ln66_9_reg_2499_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state43),
        .D(add_ln66_9_fu_1057_p2[29]),
        .Q(add_ln66_9_reg_2499[29]),
        .R(1'b0));
  CARRY8 \add_ln66_9_reg_2499_reg[29]_i_1 
       (.CI(\add_ln66_9_reg_2499_reg[23]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_add_ln66_9_reg_2499_reg[29]_i_1_CO_UNCONNECTED [7:5],\add_ln66_9_reg_2499_reg[29]_i_1_n_3 ,\add_ln66_9_reg_2499_reg[29]_i_1_n_4 ,\add_ln66_9_reg_2499_reg[29]_i_1_n_5 ,\add_ln66_9_reg_2499_reg[29]_i_1_n_6 ,\add_ln66_9_reg_2499_reg[29]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,add_ln66_6_reg_2494[27],\add_ln66_9_reg_2499[29]_i_2_n_0 ,ama_addmuladd_16s_16s_11s_28s_28_4_1_U26_n_0,ama_addmuladd_16s_16s_11s_28s_28_4_1_U26_n_1,ama_addmuladd_16s_16s_11s_28s_28_4_1_U26_n_2}),
        .O({\NLW_add_ln66_9_reg_2499_reg[29]_i_1_O_UNCONNECTED [7:6],add_ln66_9_fu_1057_p2[29:24]}),
        .S({1'b0,1'b0,1'b1,\add_ln66_9_reg_2499[29]_i_3_n_0 ,ama_addmuladd_16s_16s_11s_28s_28_4_1_U26_n_29,\add_ln66_9_reg_2499[29]_i_5_n_0 ,\add_ln66_9_reg_2499[29]_i_6_n_0 ,\add_ln66_9_reg_2499[29]_i_7_n_0 }));
  FDRE \add_ln66_9_reg_2499_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state43),
        .D(add_ln66_9_fu_1057_p2[2]),
        .Q(add_ln66_9_reg_2499[2]),
        .R(1'b0));
  FDRE \add_ln66_9_reg_2499_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state43),
        .D(add_ln66_9_fu_1057_p2[3]),
        .Q(add_ln66_9_reg_2499[3]),
        .R(1'b0));
  FDRE \add_ln66_9_reg_2499_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state43),
        .D(add_ln66_9_fu_1057_p2[4]),
        .Q(add_ln66_9_reg_2499[4]),
        .R(1'b0));
  FDRE \add_ln66_9_reg_2499_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state43),
        .D(add_ln66_9_fu_1057_p2[5]),
        .Q(add_ln66_9_reg_2499[5]),
        .R(1'b0));
  FDRE \add_ln66_9_reg_2499_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state43),
        .D(add_ln66_9_fu_1057_p2[6]),
        .Q(add_ln66_9_reg_2499[6]),
        .R(1'b0));
  FDRE \add_ln66_9_reg_2499_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state43),
        .D(add_ln66_9_fu_1057_p2[7]),
        .Q(add_ln66_9_reg_2499[7]),
        .R(1'b0));
  CARRY8 \add_ln66_9_reg_2499_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\add_ln66_9_reg_2499_reg[7]_i_1_n_0 ,\add_ln66_9_reg_2499_reg[7]_i_1_n_1 ,\add_ln66_9_reg_2499_reg[7]_i_1_n_2 ,\add_ln66_9_reg_2499_reg[7]_i_1_n_3 ,\add_ln66_9_reg_2499_reg[7]_i_1_n_4 ,\add_ln66_9_reg_2499_reg[7]_i_1_n_5 ,\add_ln66_9_reg_2499_reg[7]_i_1_n_6 ,\add_ln66_9_reg_2499_reg[7]_i_1_n_7 }),
        .DI({ama_addmuladd_16s_16s_11s_28s_28_4_1_U26_n_19,ama_addmuladd_16s_16s_11s_28s_28_4_1_U26_n_20,ama_addmuladd_16s_16s_11s_28s_28_4_1_U26_n_21,ama_addmuladd_16s_16s_11s_28s_28_4_1_U26_n_22,ama_addmuladd_16s_16s_11s_28s_28_4_1_U26_n_23,ama_addmuladd_16s_16s_11s_28s_28_4_1_U26_n_24,ama_addmuladd_16s_16s_11s_28s_28_4_1_U26_n_25,ama_addmuladd_16s_16s_11s_28s_28_4_1_U26_n_26}),
        .O(add_ln66_9_fu_1057_p2[7:0]),
        .S({\add_ln66_9_reg_2499[7]_i_2_n_0 ,\add_ln66_9_reg_2499[7]_i_3_n_0 ,\add_ln66_9_reg_2499[7]_i_4_n_0 ,\add_ln66_9_reg_2499[7]_i_5_n_0 ,\add_ln66_9_reg_2499[7]_i_6_n_0 ,\add_ln66_9_reg_2499[7]_i_7_n_0 ,\add_ln66_9_reg_2499[7]_i_8_n_0 ,\add_ln66_9_reg_2499[7]_i_9_n_0 }));
  FDRE \add_ln66_9_reg_2499_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state43),
        .D(add_ln66_9_fu_1057_p2[8]),
        .Q(add_ln66_9_reg_2499[8]),
        .R(1'b0));
  FDRE \add_ln66_9_reg_2499_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state43),
        .D(add_ln66_9_fu_1057_p2[9]),
        .Q(add_ln66_9_reg_2499[9]),
        .R(1'b0));
  FDRE \add_ln66_reg_2468_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(ama_addmuladd_16s_16s_11s_31s_31_4_1_U23_n_30),
        .Q(add_ln66_reg_2468[0]),
        .R(1'b0));
  FDRE \add_ln66_reg_2468_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(ama_addmuladd_16s_16s_11s_31s_31_4_1_U23_n_20),
        .Q(add_ln66_reg_2468[10]),
        .R(1'b0));
  FDRE \add_ln66_reg_2468_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(ama_addmuladd_16s_16s_11s_31s_31_4_1_U23_n_19),
        .Q(add_ln66_reg_2468[11]),
        .R(1'b0));
  FDRE \add_ln66_reg_2468_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(ama_addmuladd_16s_16s_11s_31s_31_4_1_U23_n_18),
        .Q(add_ln66_reg_2468[12]),
        .R(1'b0));
  FDRE \add_ln66_reg_2468_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(ama_addmuladd_16s_16s_11s_31s_31_4_1_U23_n_17),
        .Q(add_ln66_reg_2468[13]),
        .R(1'b0));
  FDRE \add_ln66_reg_2468_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(ama_addmuladd_16s_16s_11s_31s_31_4_1_U23_n_16),
        .Q(add_ln66_reg_2468[14]),
        .R(1'b0));
  FDRE \add_ln66_reg_2468_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(ama_addmuladd_16s_16s_11s_31s_31_4_1_U23_n_15),
        .Q(add_ln66_reg_2468[15]),
        .R(1'b0));
  FDRE \add_ln66_reg_2468_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(ama_addmuladd_16s_16s_11s_31s_31_4_1_U23_n_14),
        .Q(add_ln66_reg_2468[16]),
        .R(1'b0));
  FDRE \add_ln66_reg_2468_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(ama_addmuladd_16s_16s_11s_31s_31_4_1_U23_n_13),
        .Q(add_ln66_reg_2468[17]),
        .R(1'b0));
  FDRE \add_ln66_reg_2468_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(ama_addmuladd_16s_16s_11s_31s_31_4_1_U23_n_12),
        .Q(add_ln66_reg_2468[18]),
        .R(1'b0));
  FDRE \add_ln66_reg_2468_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(ama_addmuladd_16s_16s_11s_31s_31_4_1_U23_n_11),
        .Q(add_ln66_reg_2468[19]),
        .R(1'b0));
  FDRE \add_ln66_reg_2468_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(ama_addmuladd_16s_16s_11s_31s_31_4_1_U23_n_29),
        .Q(add_ln66_reg_2468[1]),
        .R(1'b0));
  FDRE \add_ln66_reg_2468_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(ama_addmuladd_16s_16s_11s_31s_31_4_1_U23_n_10),
        .Q(add_ln66_reg_2468[20]),
        .R(1'b0));
  FDRE \add_ln66_reg_2468_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(ama_addmuladd_16s_16s_11s_31s_31_4_1_U23_n_9),
        .Q(add_ln66_reg_2468[21]),
        .R(1'b0));
  FDRE \add_ln66_reg_2468_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(ama_addmuladd_16s_16s_11s_31s_31_4_1_U23_n_8),
        .Q(add_ln66_reg_2468[22]),
        .R(1'b0));
  FDRE \add_ln66_reg_2468_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(ama_addmuladd_16s_16s_11s_31s_31_4_1_U23_n_7),
        .Q(add_ln66_reg_2468[23]),
        .R(1'b0));
  FDRE \add_ln66_reg_2468_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(ama_addmuladd_16s_16s_11s_31s_31_4_1_U23_n_6),
        .Q(add_ln66_reg_2468[24]),
        .R(1'b0));
  FDRE \add_ln66_reg_2468_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(ama_addmuladd_16s_16s_11s_31s_31_4_1_U23_n_5),
        .Q(add_ln66_reg_2468[25]),
        .R(1'b0));
  FDRE \add_ln66_reg_2468_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(ama_addmuladd_16s_16s_11s_31s_31_4_1_U23_n_4),
        .Q(add_ln66_reg_2468[26]),
        .R(1'b0));
  FDRE \add_ln66_reg_2468_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(ama_addmuladd_16s_16s_11s_31s_31_4_1_U23_n_3),
        .Q(add_ln66_reg_2468[27]),
        .R(1'b0));
  FDRE \add_ln66_reg_2468_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(ama_addmuladd_16s_16s_11s_31s_31_4_1_U23_n_2),
        .Q(add_ln66_reg_2468[28]),
        .R(1'b0));
  FDRE \add_ln66_reg_2468_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(ama_addmuladd_16s_16s_11s_31s_31_4_1_U23_n_1),
        .Q(add_ln66_reg_2468[29]),
        .R(1'b0));
  FDRE \add_ln66_reg_2468_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(ama_addmuladd_16s_16s_11s_31s_31_4_1_U23_n_28),
        .Q(add_ln66_reg_2468[2]),
        .R(1'b0));
  FDRE \add_ln66_reg_2468_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(ama_addmuladd_16s_16s_11s_31s_31_4_1_U23_n_0),
        .Q(add_ln66_reg_2468[30]),
        .R(1'b0));
  FDRE \add_ln66_reg_2468_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(ama_addmuladd_16s_16s_11s_31s_31_4_1_U23_n_27),
        .Q(add_ln66_reg_2468[3]),
        .R(1'b0));
  FDRE \add_ln66_reg_2468_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(ama_addmuladd_16s_16s_11s_31s_31_4_1_U23_n_26),
        .Q(add_ln66_reg_2468[4]),
        .R(1'b0));
  FDRE \add_ln66_reg_2468_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(ama_addmuladd_16s_16s_11s_31s_31_4_1_U23_n_25),
        .Q(add_ln66_reg_2468[5]),
        .R(1'b0));
  FDRE \add_ln66_reg_2468_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(ama_addmuladd_16s_16s_11s_31s_31_4_1_U23_n_24),
        .Q(add_ln66_reg_2468[6]),
        .R(1'b0));
  FDRE \add_ln66_reg_2468_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(ama_addmuladd_16s_16s_11s_31s_31_4_1_U23_n_23),
        .Q(add_ln66_reg_2468[7]),
        .R(1'b0));
  FDRE \add_ln66_reg_2468_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(ama_addmuladd_16s_16s_11s_31s_31_4_1_U23_n_22),
        .Q(add_ln66_reg_2468[8]),
        .R(1'b0));
  FDRE \add_ln66_reg_2468_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(ama_addmuladd_16s_16s_11s_31s_31_4_1_U23_n_21),
        .Q(add_ln66_reg_2468[9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_am_addmul_16s_16s_10ns_28_4_1 am_addmul_16s_16s_10ns_28_4_1_U2
       (.DOUTADOUT(H_filter_FIR_kernel_q1),
        .DSP_ALU_INST({H_filter_FIR_kernel_U_n_550,H_filter_FIR_kernel_U_n_551,H_filter_FIR_kernel_U_n_552,H_filter_FIR_kernel_U_n_553,H_filter_FIR_kernel_U_n_554,H_filter_FIR_kernel_U_n_555,H_filter_FIR_kernel_U_n_556,H_filter_FIR_kernel_U_n_557,H_filter_FIR_kernel_U_n_558,H_filter_FIR_kernel_U_n_559,H_filter_FIR_kernel_U_n_560,H_filter_FIR_kernel_U_n_561,H_filter_FIR_kernel_U_n_562,H_filter_FIR_kernel_U_n_563,H_filter_FIR_kernel_U_n_564,H_filter_FIR_kernel_U_n_565}),
        .E(reg_573),
        .P({am_addmul_16s_16s_10ns_28_4_1_U2_n_0,am_addmul_16s_16s_10ns_28_4_1_U2_n_1,am_addmul_16s_16s_10ns_28_4_1_U2_n_2,am_addmul_16s_16s_10ns_28_4_1_U2_n_3,am_addmul_16s_16s_10ns_28_4_1_U2_n_4,am_addmul_16s_16s_10ns_28_4_1_U2_n_5,am_addmul_16s_16s_10ns_28_4_1_U2_n_6,am_addmul_16s_16s_10ns_28_4_1_U2_n_7,am_addmul_16s_16s_10ns_28_4_1_U2_n_8,am_addmul_16s_16s_10ns_28_4_1_U2_n_9,am_addmul_16s_16s_10ns_28_4_1_U2_n_10,am_addmul_16s_16s_10ns_28_4_1_U2_n_11,am_addmul_16s_16s_10ns_28_4_1_U2_n_12,am_addmul_16s_16s_10ns_28_4_1_U2_n_13,am_addmul_16s_16s_10ns_28_4_1_U2_n_14,am_addmul_16s_16s_10ns_28_4_1_U2_n_15,am_addmul_16s_16s_10ns_28_4_1_U2_n_16,am_addmul_16s_16s_10ns_28_4_1_U2_n_17,am_addmul_16s_16s_10ns_28_4_1_U2_n_18,am_addmul_16s_16s_10ns_28_4_1_U2_n_19,am_addmul_16s_16s_10ns_28_4_1_U2_n_20,am_addmul_16s_16s_10ns_28_4_1_U2_n_21,am_addmul_16s_16s_10ns_28_4_1_U2_n_22,am_addmul_16s_16s_10ns_28_4_1_U2_n_23,am_addmul_16s_16s_10ns_28_4_1_U2_n_24,am_addmul_16s_16s_10ns_28_4_1_U2_n_25,am_addmul_16s_16s_10ns_28_4_1_U2_n_26,am_addmul_16s_16s_10ns_28_4_1_U2_n_27}),
        .ap_CS_fsm_state10(ap_CS_fsm_state10),
        .ap_CS_fsm_state34(ap_CS_fsm_state34),
        .ap_CS_fsm_state5(ap_CS_fsm_state5),
        .ap_CS_fsm_state7(ap_CS_fsm_state7),
        .ap_CS_fsm_state8(ap_CS_fsm_state8),
        .ap_CS_fsm_state9(ap_CS_fsm_state9),
        .ap_clk(ap_clk),
        .grp_FIR_filter_fu_188_ap_ce(grp_FIR_filter_fu_188_ap_ce));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_am_addmul_16s_16s_10s_26_4_1 am_addmul_16s_16s_10s_26_4_1_U14
       (.A(H_filter_FIR_kernel_q0),
        .CEAD(grp_fu_1941_ce),
        .DOUTADOUT(H_filter_FIR_kernel_q1),
        .P({am_addmul_16s_16s_10s_26_4_1_U14_n_0,am_addmul_16s_16s_10s_26_4_1_U14_n_1,am_addmul_16s_16s_10s_26_4_1_U14_n_2,am_addmul_16s_16s_10s_26_4_1_U14_n_3,am_addmul_16s_16s_10s_26_4_1_U14_n_4,am_addmul_16s_16s_10s_26_4_1_U14_n_5,am_addmul_16s_16s_10s_26_4_1_U14_n_6,am_addmul_16s_16s_10s_26_4_1_U14_n_7,am_addmul_16s_16s_10s_26_4_1_U14_n_8,am_addmul_16s_16s_10s_26_4_1_U14_n_9,am_addmul_16s_16s_10s_26_4_1_U14_n_10,am_addmul_16s_16s_10s_26_4_1_U14_n_11,am_addmul_16s_16s_10s_26_4_1_U14_n_12,am_addmul_16s_16s_10s_26_4_1_U14_n_13,am_addmul_16s_16s_10s_26_4_1_U14_n_14,am_addmul_16s_16s_10s_26_4_1_U14_n_15,am_addmul_16s_16s_10s_26_4_1_U14_n_16,am_addmul_16s_16s_10s_26_4_1_U14_n_17,am_addmul_16s_16s_10s_26_4_1_U14_n_18,am_addmul_16s_16s_10s_26_4_1_U14_n_19,am_addmul_16s_16s_10s_26_4_1_U14_n_20,am_addmul_16s_16s_10s_26_4_1_U14_n_21,am_addmul_16s_16s_10s_26_4_1_U14_n_22,am_addmul_16s_16s_10s_26_4_1_U14_n_23,am_addmul_16s_16s_10s_26_4_1_U14_n_24,am_addmul_16s_16s_10s_26_4_1_U14_n_25}),
        .ap_CS_fsm_state15(ap_CS_fsm_state15),
        .ap_clk(ap_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_am_addmul_16s_16s_10s_27_4_1 am_addmul_16s_16s_10s_27_4_1_U4
       (.DOUTADOUT(H_filter_FIR_kernel_q1),
        .DSP_ALU_INST({H_filter_FIR_kernel_U_n_518,H_filter_FIR_kernel_U_n_519,H_filter_FIR_kernel_U_n_520,H_filter_FIR_kernel_U_n_521,H_filter_FIR_kernel_U_n_522,H_filter_FIR_kernel_U_n_523,H_filter_FIR_kernel_U_n_524,H_filter_FIR_kernel_U_n_525,H_filter_FIR_kernel_U_n_526,H_filter_FIR_kernel_U_n_527,H_filter_FIR_kernel_U_n_528,H_filter_FIR_kernel_U_n_529,H_filter_FIR_kernel_U_n_530,H_filter_FIR_kernel_U_n_531,H_filter_FIR_kernel_U_n_532,H_filter_FIR_kernel_U_n_533}),
        .DSP_PREADD_INST(reg_6050),
        .E(reg_560),
        .P({am_addmul_16s_16s_10s_27_4_1_U4_n_0,am_addmul_16s_16s_10s_27_4_1_U4_n_1,am_addmul_16s_16s_10s_27_4_1_U4_n_2,am_addmul_16s_16s_10s_27_4_1_U4_n_3,am_addmul_16s_16s_10s_27_4_1_U4_n_4,am_addmul_16s_16s_10s_27_4_1_U4_n_5,am_addmul_16s_16s_10s_27_4_1_U4_n_6,am_addmul_16s_16s_10s_27_4_1_U4_n_7,am_addmul_16s_16s_10s_27_4_1_U4_n_8,am_addmul_16s_16s_10s_27_4_1_U4_n_9,am_addmul_16s_16s_10s_27_4_1_U4_n_10,am_addmul_16s_16s_10s_27_4_1_U4_n_11,am_addmul_16s_16s_10s_27_4_1_U4_n_12,am_addmul_16s_16s_10s_27_4_1_U4_n_13,am_addmul_16s_16s_10s_27_4_1_U4_n_14,am_addmul_16s_16s_10s_27_4_1_U4_n_15,am_addmul_16s_16s_10s_27_4_1_U4_n_16,am_addmul_16s_16s_10s_27_4_1_U4_n_17,am_addmul_16s_16s_10s_27_4_1_U4_n_18,am_addmul_16s_16s_10s_27_4_1_U4_n_19,am_addmul_16s_16s_10s_27_4_1_U4_n_20,am_addmul_16s_16s_10s_27_4_1_U4_n_21,am_addmul_16s_16s_10s_27_4_1_U4_n_22,am_addmul_16s_16s_10s_27_4_1_U4_n_23,am_addmul_16s_16s_10s_27_4_1_U4_n_24,am_addmul_16s_16s_10s_27_4_1_U4_n_25,am_addmul_16s_16s_10s_27_4_1_U4_n_26}),
        .ap_CS_fsm_state10(ap_CS_fsm_state10),
        .ap_CS_fsm_state11(ap_CS_fsm_state11),
        .ap_CS_fsm_state12(ap_CS_fsm_state12),
        .ap_CS_fsm_state33(ap_CS_fsm_state33),
        .ap_CS_fsm_state4(ap_CS_fsm_state4),
        .ap_CS_fsm_state9(ap_CS_fsm_state9),
        .ap_clk(ap_clk),
        .grp_FIR_filter_fu_188_ap_ce(grp_FIR_filter_fu_188_ap_ce));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_am_addmul_16s_16s_11ns_29_4_1 am_addmul_16s_16s_11ns_29_4_1_U1
       (.A(H_filter_FIR_kernel_q0),
        .DOUTADOUT(H_filter_FIR_kernel_q1),
        .P({am_addmul_16s_16s_11ns_29_4_1_U1_n_0,am_addmul_16s_16s_11ns_29_4_1_U1_n_1,am_addmul_16s_16s_11ns_29_4_1_U1_n_2,am_addmul_16s_16s_11ns_29_4_1_U1_n_3,am_addmul_16s_16s_11ns_29_4_1_U1_n_4,am_addmul_16s_16s_11ns_29_4_1_U1_n_5,am_addmul_16s_16s_11ns_29_4_1_U1_n_6,am_addmul_16s_16s_11ns_29_4_1_U1_n_7,am_addmul_16s_16s_11ns_29_4_1_U1_n_8,am_addmul_16s_16s_11ns_29_4_1_U1_n_9,am_addmul_16s_16s_11ns_29_4_1_U1_n_10,am_addmul_16s_16s_11ns_29_4_1_U1_n_11,am_addmul_16s_16s_11ns_29_4_1_U1_n_12,am_addmul_16s_16s_11ns_29_4_1_U1_n_13,am_addmul_16s_16s_11ns_29_4_1_U1_n_14,am_addmul_16s_16s_11ns_29_4_1_U1_n_15,am_addmul_16s_16s_11ns_29_4_1_U1_n_16,am_addmul_16s_16s_11ns_29_4_1_U1_n_17,am_addmul_16s_16s_11ns_29_4_1_U1_n_18,am_addmul_16s_16s_11ns_29_4_1_U1_n_19,am_addmul_16s_16s_11ns_29_4_1_U1_n_20,am_addmul_16s_16s_11ns_29_4_1_U1_n_21,am_addmul_16s_16s_11ns_29_4_1_U1_n_22,am_addmul_16s_16s_11ns_29_4_1_U1_n_23,am_addmul_16s_16s_11ns_29_4_1_U1_n_24,am_addmul_16s_16s_11ns_29_4_1_U1_n_25,am_addmul_16s_16s_11ns_29_4_1_U1_n_26,am_addmul_16s_16s_11ns_29_4_1_U1_n_27,am_addmul_16s_16s_11ns_29_4_1_U1_n_28}),
        .ap_CS_fsm_state6(ap_CS_fsm_state6),
        .ap_CS_fsm_state7(ap_CS_fsm_state7),
        .ap_CS_fsm_state8(ap_CS_fsm_state8),
        .ap_CS_fsm_state9(ap_CS_fsm_state9),
        .ap_clk(ap_clk),
        .grp_FIR_filter_fu_188_ap_ce(grp_FIR_filter_fu_188_ap_ce));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_am_addmul_16s_16s_11s_28_4_1 am_addmul_16s_16s_11s_28_4_1_U3
       (.A(H_filter_FIR_kernel_q0),
        .DSP_ALU_INST({H_filter_FIR_kernel_U_n_566,H_filter_FIR_kernel_U_n_567,H_filter_FIR_kernel_U_n_568,H_filter_FIR_kernel_U_n_569,H_filter_FIR_kernel_U_n_570,H_filter_FIR_kernel_U_n_571,H_filter_FIR_kernel_U_n_572,H_filter_FIR_kernel_U_n_573,H_filter_FIR_kernel_U_n_574,H_filter_FIR_kernel_U_n_575,H_filter_FIR_kernel_U_n_576,H_filter_FIR_kernel_U_n_577,H_filter_FIR_kernel_U_n_578,H_filter_FIR_kernel_U_n_579,H_filter_FIR_kernel_U_n_580,H_filter_FIR_kernel_U_n_581}),
        .E(reg_567),
        .P({am_addmul_16s_16s_11s_28_4_1_U3_n_0,am_addmul_16s_16s_11s_28_4_1_U3_n_1,am_addmul_16s_16s_11s_28_4_1_U3_n_2,am_addmul_16s_16s_11s_28_4_1_U3_n_3,am_addmul_16s_16s_11s_28_4_1_U3_n_4,am_addmul_16s_16s_11s_28_4_1_U3_n_5,am_addmul_16s_16s_11s_28_4_1_U3_n_6,am_addmul_16s_16s_11s_28_4_1_U3_n_7,am_addmul_16s_16s_11s_28_4_1_U3_n_8,am_addmul_16s_16s_11s_28_4_1_U3_n_9,am_addmul_16s_16s_11s_28_4_1_U3_n_10,am_addmul_16s_16s_11s_28_4_1_U3_n_11,am_addmul_16s_16s_11s_28_4_1_U3_n_12,am_addmul_16s_16s_11s_28_4_1_U3_n_13,am_addmul_16s_16s_11s_28_4_1_U3_n_14,am_addmul_16s_16s_11s_28_4_1_U3_n_15,am_addmul_16s_16s_11s_28_4_1_U3_n_16,am_addmul_16s_16s_11s_28_4_1_U3_n_17,am_addmul_16s_16s_11s_28_4_1_U3_n_18,am_addmul_16s_16s_11s_28_4_1_U3_n_19,am_addmul_16s_16s_11s_28_4_1_U3_n_20,am_addmul_16s_16s_11s_28_4_1_U3_n_21,am_addmul_16s_16s_11s_28_4_1_U3_n_22,am_addmul_16s_16s_11s_28_4_1_U3_n_23,am_addmul_16s_16s_11s_28_4_1_U3_n_24,am_addmul_16s_16s_11s_28_4_1_U3_n_25,am_addmul_16s_16s_11s_28_4_1_U3_n_26,am_addmul_16s_16s_11s_28_4_1_U3_n_27}),
        .\ap_CS_fsm_reg[18] (reg_5990),
        .ap_CS_fsm_state10(ap_CS_fsm_state10),
        .ap_CS_fsm_state11(ap_CS_fsm_state11),
        .ap_CS_fsm_state19(ap_CS_fsm_state19),
        .ap_CS_fsm_state33(ap_CS_fsm_state33),
        .ap_CS_fsm_state38(ap_CS_fsm_state38),
        .ap_CS_fsm_state5(ap_CS_fsm_state5),
        .ap_CS_fsm_state7(ap_CS_fsm_state7),
        .ap_CS_fsm_state8(ap_CS_fsm_state8),
        .ap_CS_fsm_state9(ap_CS_fsm_state9),
        .ap_clk(ap_clk),
        .grp_FIR_filter_fu_188_ap_ce(grp_FIR_filter_fu_188_ap_ce));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_am_addmul_16s_16s_14ns_31_4_1 am_addmul_16s_16s_14ns_31_4_1_U10
       (.A({ad[17],ad[15:0]}),
        .CEAD(grp_fu_1915_ce),
        .DOUTADOUT(H_filter_FIR_kernel_q1[14:0]),
        .DSP_A_B_DATA_INST({H_filter_FIR_kernel_U_n_614,H_filter_FIR_kernel_U_n_615,H_filter_FIR_kernel_U_n_616,H_filter_FIR_kernel_U_n_617,H_filter_FIR_kernel_U_n_618,H_filter_FIR_kernel_U_n_619,H_filter_FIR_kernel_U_n_620,H_filter_FIR_kernel_U_n_621}),
        .DSP_A_B_DATA_INST_0(H_filter_FIR_kernel_U_n_325),
        .P({am_addmul_16s_16s_14ns_31_4_1_U10_n_0,am_addmul_16s_16s_14ns_31_4_1_U10_n_1,am_addmul_16s_16s_14ns_31_4_1_U10_n_2,am_addmul_16s_16s_14ns_31_4_1_U10_n_3,am_addmul_16s_16s_14ns_31_4_1_U10_n_4,am_addmul_16s_16s_14ns_31_4_1_U10_n_5,am_addmul_16s_16s_14ns_31_4_1_U10_n_6,am_addmul_16s_16s_14ns_31_4_1_U10_n_7,am_addmul_16s_16s_14ns_31_4_1_U10_n_8,am_addmul_16s_16s_14ns_31_4_1_U10_n_9,am_addmul_16s_16s_14ns_31_4_1_U10_n_10,am_addmul_16s_16s_14ns_31_4_1_U10_n_11,am_addmul_16s_16s_14ns_31_4_1_U10_n_12,am_addmul_16s_16s_14ns_31_4_1_U10_n_13,am_addmul_16s_16s_14ns_31_4_1_U10_n_14,am_addmul_16s_16s_14ns_31_4_1_U10_n_15,am_addmul_16s_16s_14ns_31_4_1_U10_n_16,am_addmul_16s_16s_14ns_31_4_1_U10_n_17,am_addmul_16s_16s_14ns_31_4_1_U10_n_18,am_addmul_16s_16s_14ns_31_4_1_U10_n_19,am_addmul_16s_16s_14ns_31_4_1_U10_n_20,am_addmul_16s_16s_14ns_31_4_1_U10_n_21,am_addmul_16s_16s_14ns_31_4_1_U10_n_22,am_addmul_16s_16s_14ns_31_4_1_U10_n_23,am_addmul_16s_16s_14ns_31_4_1_U10_n_24,am_addmul_16s_16s_14ns_31_4_1_U10_n_25,am_addmul_16s_16s_14ns_31_4_1_U10_n_26,am_addmul_16s_16s_14ns_31_4_1_U10_n_27,am_addmul_16s_16s_14ns_31_4_1_U10_n_28,am_addmul_16s_16s_14ns_31_4_1_U10_n_29,am_addmul_16s_16s_14ns_31_4_1_U10_n_30}),
        .S({H_filter_FIR_kernel_U_n_53,H_filter_FIR_kernel_U_n_54,H_filter_FIR_kernel_U_n_55,H_filter_FIR_kernel_U_n_56,H_filter_FIR_kernel_U_n_57,H_filter_FIR_kernel_U_n_58,H_filter_FIR_kernel_U_n_59,H_filter_FIR_kernel_U_n_60}),
        .ap_clk(ap_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_am_addmul_16s_16s_8ns_25_4_1 am_addmul_16s_16s_8ns_25_4_1_U7
       (.DSP_ALU_INST({H_filter_FIR_kernel_U_n_422,H_filter_FIR_kernel_U_n_423,H_filter_FIR_kernel_U_n_424,H_filter_FIR_kernel_U_n_425,H_filter_FIR_kernel_U_n_426,H_filter_FIR_kernel_U_n_427,H_filter_FIR_kernel_U_n_428,H_filter_FIR_kernel_U_n_429,H_filter_FIR_kernel_U_n_430,H_filter_FIR_kernel_U_n_431,H_filter_FIR_kernel_U_n_432,H_filter_FIR_kernel_U_n_433,H_filter_FIR_kernel_U_n_434,H_filter_FIR_kernel_U_n_435,H_filter_FIR_kernel_U_n_436,H_filter_FIR_kernel_U_n_437}),
        .DSP_PREADD_INST({H_filter_FIR_kernel_U_n_374,H_filter_FIR_kernel_U_n_375,H_filter_FIR_kernel_U_n_376,H_filter_FIR_kernel_U_n_377,H_filter_FIR_kernel_U_n_378,H_filter_FIR_kernel_U_n_379,H_filter_FIR_kernel_U_n_380,H_filter_FIR_kernel_U_n_381,H_filter_FIR_kernel_U_n_382,H_filter_FIR_kernel_U_n_383,H_filter_FIR_kernel_U_n_384,H_filter_FIR_kernel_U_n_385,H_filter_FIR_kernel_U_n_386,H_filter_FIR_kernel_U_n_387,H_filter_FIR_kernel_U_n_388,H_filter_FIR_kernel_U_n_389}),
        .E(reg_541),
        .P({am_addmul_16s_16s_8ns_25_4_1_U7_n_0,am_addmul_16s_16s_8ns_25_4_1_U7_n_1,am_addmul_16s_16s_8ns_25_4_1_U7_n_2,am_addmul_16s_16s_8ns_25_4_1_U7_n_3,am_addmul_16s_16s_8ns_25_4_1_U7_n_4,am_addmul_16s_16s_8ns_25_4_1_U7_n_5,am_addmul_16s_16s_8ns_25_4_1_U7_n_6,am_addmul_16s_16s_8ns_25_4_1_U7_n_7,am_addmul_16s_16s_8ns_25_4_1_U7_n_8,am_addmul_16s_16s_8ns_25_4_1_U7_n_9,am_addmul_16s_16s_8ns_25_4_1_U7_n_10,am_addmul_16s_16s_8ns_25_4_1_U7_n_11,am_addmul_16s_16s_8ns_25_4_1_U7_n_12,am_addmul_16s_16s_8ns_25_4_1_U7_n_13,am_addmul_16s_16s_8ns_25_4_1_U7_n_14,am_addmul_16s_16s_8ns_25_4_1_U7_n_15,am_addmul_16s_16s_8ns_25_4_1_U7_n_16,am_addmul_16s_16s_8ns_25_4_1_U7_n_17,am_addmul_16s_16s_8ns_25_4_1_U7_n_18,am_addmul_16s_16s_8ns_25_4_1_U7_n_19,am_addmul_16s_16s_8ns_25_4_1_U7_n_20,am_addmul_16s_16s_8ns_25_4_1_U7_n_21,am_addmul_16s_16s_8ns_25_4_1_U7_n_22,am_addmul_16s_16s_8ns_25_4_1_U7_n_23,am_addmul_16s_16s_8ns_25_4_1_U7_n_24}),
        .\ap_CS_fsm_reg[8] (reg_625),
        .ap_CS_fsm_state12(ap_CS_fsm_state12),
        .ap_CS_fsm_state13(ap_CS_fsm_state13),
        .ap_CS_fsm_state14(ap_CS_fsm_state14),
        .ap_CS_fsm_state15(ap_CS_fsm_state15),
        .ap_CS_fsm_state23(ap_CS_fsm_state23),
        .ap_CS_fsm_state3(ap_CS_fsm_state3),
        .ap_CS_fsm_state53(ap_CS_fsm_state53),
        .ap_CS_fsm_state9(ap_CS_fsm_state9),
        .ap_clk(ap_clk),
        .grp_FIR_filter_fu_188_ap_ce(grp_FIR_filter_fu_188_ap_ce));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_am_addmul_16s_16s_8s_24_4_1 am_addmul_16s_16s_8s_24_4_1_U9
       (.DSP_ALU_INST({H_filter_FIR_kernel_U_n_358,H_filter_FIR_kernel_U_n_359,H_filter_FIR_kernel_U_n_360,H_filter_FIR_kernel_U_n_361,H_filter_FIR_kernel_U_n_362,H_filter_FIR_kernel_U_n_363,H_filter_FIR_kernel_U_n_364,H_filter_FIR_kernel_U_n_365,H_filter_FIR_kernel_U_n_366,H_filter_FIR_kernel_U_n_367,H_filter_FIR_kernel_U_n_368,H_filter_FIR_kernel_U_n_369,H_filter_FIR_kernel_U_n_370,H_filter_FIR_kernel_U_n_371,H_filter_FIR_kernel_U_n_372,H_filter_FIR_kernel_U_n_373}),
        .DSP_PREADD_INST(ama_addmuladd_16s_16s_9s_25s_26_4_1_U38_n_27),
        .DSP_PREADD_INST_0({H_filter_FIR_kernel_U_n_158,H_filter_FIR_kernel_U_n_159,H_filter_FIR_kernel_U_n_160,H_filter_FIR_kernel_U_n_161,H_filter_FIR_kernel_U_n_162,H_filter_FIR_kernel_U_n_163,H_filter_FIR_kernel_U_n_164,H_filter_FIR_kernel_U_n_165,H_filter_FIR_kernel_U_n_166,H_filter_FIR_kernel_U_n_167,H_filter_FIR_kernel_U_n_168,H_filter_FIR_kernel_U_n_169,H_filter_FIR_kernel_U_n_170,H_filter_FIR_kernel_U_n_171,H_filter_FIR_kernel_U_n_172,H_filter_FIR_kernel_U_n_173}),
        .E(reg_528),
        .P({am_addmul_16s_16s_8s_24_4_1_U9_n_0,am_addmul_16s_16s_8s_24_4_1_U9_n_1,am_addmul_16s_16s_8s_24_4_1_U9_n_2,am_addmul_16s_16s_8s_24_4_1_U9_n_3,am_addmul_16s_16s_8s_24_4_1_U9_n_4,am_addmul_16s_16s_8s_24_4_1_U9_n_5,am_addmul_16s_16s_8s_24_4_1_U9_n_6,am_addmul_16s_16s_8s_24_4_1_U9_n_7,am_addmul_16s_16s_8s_24_4_1_U9_n_8,am_addmul_16s_16s_8s_24_4_1_U9_n_9,am_addmul_16s_16s_8s_24_4_1_U9_n_10,am_addmul_16s_16s_8s_24_4_1_U9_n_11,am_addmul_16s_16s_8s_24_4_1_U9_n_12,am_addmul_16s_16s_8s_24_4_1_U9_n_13,am_addmul_16s_16s_8s_24_4_1_U9_n_14,am_addmul_16s_16s_8s_24_4_1_U9_n_15,am_addmul_16s_16s_8s_24_4_1_U9_n_16,am_addmul_16s_16s_8s_24_4_1_U9_n_17,am_addmul_16s_16s_8s_24_4_1_U9_n_18,am_addmul_16s_16s_8s_24_4_1_U9_n_19,am_addmul_16s_16s_8s_24_4_1_U9_n_20,am_addmul_16s_16s_8s_24_4_1_U9_n_21,am_addmul_16s_16s_8s_24_4_1_U9_n_22,am_addmul_16s_16s_8s_24_4_1_U9_n_23}),
        .Q(ap_CS_fsm_state2),
        .ap_CS_fsm_state14(ap_CS_fsm_state14),
        .ap_CS_fsm_state15(ap_CS_fsm_state15),
        .ap_CS_fsm_state16(ap_CS_fsm_state16),
        .ap_CS_fsm_state17(ap_CS_fsm_state17),
        .ap_CS_fsm_state57(ap_CS_fsm_state57),
        .ap_clk(ap_clk),
        .grp_FIR_filter_fu_188_ap_ce(grp_FIR_filter_fu_188_ap_ce));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_am_addmul_16s_16s_8s_25_4_1 am_addmul_16s_16s_8s_25_4_1_U16
       (.A(H_filter_FIR_kernel_q0),
        .CEAD(grp_fu_1958_ce),
        .E(reg_6520),
        .P({am_addmul_16s_16s_8s_25_4_1_U16_n_0,am_addmul_16s_16s_8s_25_4_1_U16_n_1,am_addmul_16s_16s_8s_25_4_1_U16_n_2,am_addmul_16s_16s_8s_25_4_1_U16_n_3,am_addmul_16s_16s_8s_25_4_1_U16_n_4,am_addmul_16s_16s_8s_25_4_1_U16_n_5,am_addmul_16s_16s_8s_25_4_1_U16_n_6,am_addmul_16s_16s_8s_25_4_1_U16_n_7,am_addmul_16s_16s_8s_25_4_1_U16_n_8,am_addmul_16s_16s_8s_25_4_1_U16_n_9,am_addmul_16s_16s_8s_25_4_1_U16_n_10,am_addmul_16s_16s_8s_25_4_1_U16_n_11,am_addmul_16s_16s_8s_25_4_1_U16_n_12,am_addmul_16s_16s_8s_25_4_1_U16_n_13,am_addmul_16s_16s_8s_25_4_1_U16_n_14,am_addmul_16s_16s_8s_25_4_1_U16_n_15,am_addmul_16s_16s_8s_25_4_1_U16_n_16,am_addmul_16s_16s_8s_25_4_1_U16_n_17,am_addmul_16s_16s_8s_25_4_1_U16_n_18,am_addmul_16s_16s_8s_25_4_1_U16_n_19,am_addmul_16s_16s_8s_25_4_1_U16_n_20,am_addmul_16s_16s_8s_25_4_1_U16_n_21,am_addmul_16s_16s_8s_25_4_1_U16_n_22,am_addmul_16s_16s_8s_25_4_1_U16_n_23,am_addmul_16s_16s_8s_25_4_1_U16_n_24}),
        .ap_CS_fsm_state12(ap_CS_fsm_state12),
        .ap_CS_fsm_state52(ap_CS_fsm_state52),
        .ap_clk(ap_clk),
        .grp_FIR_filter_fu_188_ap_ce(grp_FIR_filter_fu_188_ap_ce));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_am_addmul_16s_16s_8s_25_4_1_19 am_addmul_16s_16s_8s_25_4_1_U8
       (.DSP_ALU_INST({H_filter_FIR_kernel_U_n_326,H_filter_FIR_kernel_U_n_327,H_filter_FIR_kernel_U_n_328,H_filter_FIR_kernel_U_n_329,H_filter_FIR_kernel_U_n_330,H_filter_FIR_kernel_U_n_331,H_filter_FIR_kernel_U_n_332,H_filter_FIR_kernel_U_n_333,H_filter_FIR_kernel_U_n_334,H_filter_FIR_kernel_U_n_335,H_filter_FIR_kernel_U_n_336,H_filter_FIR_kernel_U_n_337,H_filter_FIR_kernel_U_n_338,H_filter_FIR_kernel_U_n_339,H_filter_FIR_kernel_U_n_340,H_filter_FIR_kernel_U_n_341}),
        .DSP_PREADD_INST(ama_addmuladd_16s_16s_9ns_24s_26_4_1_U39_n_27),
        .DSP_PREADD_INST_0({H_filter_FIR_kernel_U_n_94,H_filter_FIR_kernel_U_n_95,H_filter_FIR_kernel_U_n_96,H_filter_FIR_kernel_U_n_97,H_filter_FIR_kernel_U_n_98,H_filter_FIR_kernel_U_n_99,H_filter_FIR_kernel_U_n_100,H_filter_FIR_kernel_U_n_101,H_filter_FIR_kernel_U_n_102,H_filter_FIR_kernel_U_n_103,H_filter_FIR_kernel_U_n_104,H_filter_FIR_kernel_U_n_105,H_filter_FIR_kernel_U_n_106,H_filter_FIR_kernel_U_n_107,H_filter_FIR_kernel_U_n_108,H_filter_FIR_kernel_U_n_109}),
        .E(reg_535),
        .P({am_addmul_16s_16s_8s_25_4_1_U8_n_0,am_addmul_16s_16s_8s_25_4_1_U8_n_1,am_addmul_16s_16s_8s_25_4_1_U8_n_2,am_addmul_16s_16s_8s_25_4_1_U8_n_3,am_addmul_16s_16s_8s_25_4_1_U8_n_4,am_addmul_16s_16s_8s_25_4_1_U8_n_5,am_addmul_16s_16s_8s_25_4_1_U8_n_6,am_addmul_16s_16s_8s_25_4_1_U8_n_7,am_addmul_16s_16s_8s_25_4_1_U8_n_8,am_addmul_16s_16s_8s_25_4_1_U8_n_9,am_addmul_16s_16s_8s_25_4_1_U8_n_10,am_addmul_16s_16s_8s_25_4_1_U8_n_11,am_addmul_16s_16s_8s_25_4_1_U8_n_12,am_addmul_16s_16s_8s_25_4_1_U8_n_13,am_addmul_16s_16s_8s_25_4_1_U8_n_14,am_addmul_16s_16s_8s_25_4_1_U8_n_15,am_addmul_16s_16s_8s_25_4_1_U8_n_16,am_addmul_16s_16s_8s_25_4_1_U8_n_17,am_addmul_16s_16s_8s_25_4_1_U8_n_18,am_addmul_16s_16s_8s_25_4_1_U8_n_19,am_addmul_16s_16s_8s_25_4_1_U8_n_20,am_addmul_16s_16s_8s_25_4_1_U8_n_21,am_addmul_16s_16s_8s_25_4_1_U8_n_22,am_addmul_16s_16s_8s_25_4_1_U8_n_23,am_addmul_16s_16s_8s_25_4_1_U8_n_24}),
        .Q(ap_CS_fsm_state2),
        .ap_CS_fsm_state13(ap_CS_fsm_state13),
        .ap_CS_fsm_state14(ap_CS_fsm_state14),
        .ap_CS_fsm_state15(ap_CS_fsm_state15),
        .ap_CS_fsm_state16(ap_CS_fsm_state16),
        .ap_CS_fsm_state28(ap_CS_fsm_state28),
        .ap_clk(ap_clk),
        .grp_FIR_filter_fu_188_ap_ce(grp_FIR_filter_fu_188_ap_ce));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_am_addmul_16s_16s_9ns_27_4_1 am_addmul_16s_16s_9ns_27_4_1_U5
       (.DOUTADOUT(H_filter_FIR_kernel_q1),
        .DSP_PREADD_INST(ama_addmuladd_16s_16s_9ns_28s_28_4_1_U13_n_29),
        .DSP_PREADD_INST_0({H_filter_FIR_kernel_U_n_142,H_filter_FIR_kernel_U_n_143,H_filter_FIR_kernel_U_n_144,H_filter_FIR_kernel_U_n_145,H_filter_FIR_kernel_U_n_146,H_filter_FIR_kernel_U_n_147,H_filter_FIR_kernel_U_n_148,H_filter_FIR_kernel_U_n_149,H_filter_FIR_kernel_U_n_150,H_filter_FIR_kernel_U_n_151,H_filter_FIR_kernel_U_n_152,H_filter_FIR_kernel_U_n_153,H_filter_FIR_kernel_U_n_154,H_filter_FIR_kernel_U_n_155,H_filter_FIR_kernel_U_n_156,H_filter_FIR_kernel_U_n_157}),
        .E(reg_5540),
        .P({am_addmul_16s_16s_9ns_27_4_1_U5_n_0,am_addmul_16s_16s_9ns_27_4_1_U5_n_1,am_addmul_16s_16s_9ns_27_4_1_U5_n_2,am_addmul_16s_16s_9ns_27_4_1_U5_n_3,am_addmul_16s_16s_9ns_27_4_1_U5_n_4,am_addmul_16s_16s_9ns_27_4_1_U5_n_5,am_addmul_16s_16s_9ns_27_4_1_U5_n_6,am_addmul_16s_16s_9ns_27_4_1_U5_n_7,am_addmul_16s_16s_9ns_27_4_1_U5_n_8,am_addmul_16s_16s_9ns_27_4_1_U5_n_9,am_addmul_16s_16s_9ns_27_4_1_U5_n_10,am_addmul_16s_16s_9ns_27_4_1_U5_n_11,am_addmul_16s_16s_9ns_27_4_1_U5_n_12,am_addmul_16s_16s_9ns_27_4_1_U5_n_13,am_addmul_16s_16s_9ns_27_4_1_U5_n_14,am_addmul_16s_16s_9ns_27_4_1_U5_n_15,am_addmul_16s_16s_9ns_27_4_1_U5_n_16,am_addmul_16s_16s_9ns_27_4_1_U5_n_17,am_addmul_16s_16s_9ns_27_4_1_U5_n_18,am_addmul_16s_16s_9ns_27_4_1_U5_n_19,am_addmul_16s_16s_9ns_27_4_1_U5_n_20,am_addmul_16s_16s_9ns_27_4_1_U5_n_21,am_addmul_16s_16s_9ns_27_4_1_U5_n_22,am_addmul_16s_16s_9ns_27_4_1_U5_n_23,am_addmul_16s_16s_9ns_27_4_1_U5_n_24,am_addmul_16s_16s_9ns_27_4_1_U5_n_25,am_addmul_16s_16s_9ns_27_4_1_U5_n_26}),
        .ap_CS_fsm_state10(ap_CS_fsm_state10),
        .ap_CS_fsm_state11(ap_CS_fsm_state11),
        .ap_CS_fsm_state12(ap_CS_fsm_state12),
        .ap_CS_fsm_state13(ap_CS_fsm_state13),
        .ap_CS_fsm_state32(ap_CS_fsm_state32),
        .ap_CS_fsm_state4(ap_CS_fsm_state4),
        .ap_clk(ap_clk),
        .grp_FIR_filter_fu_188_ap_ce(grp_FIR_filter_fu_188_ap_ce));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_am_addmul_16s_16s_9ns_27_4_1_20 am_addmul_16s_16s_9ns_27_4_1_U6
       (.A(H_filter_FIR_kernel_q0),
        .DSP_PREADD_INST(ama_addmuladd_16s_16s_11s_28s_28_4_1_U26_n_28),
        .DSP_PREADD_INST_0({H_filter_FIR_kernel_U_n_126,H_filter_FIR_kernel_U_n_127,H_filter_FIR_kernel_U_n_128,H_filter_FIR_kernel_U_n_129,H_filter_FIR_kernel_U_n_130,H_filter_FIR_kernel_U_n_131,H_filter_FIR_kernel_U_n_132,H_filter_FIR_kernel_U_n_133,H_filter_FIR_kernel_U_n_134,H_filter_FIR_kernel_U_n_135,H_filter_FIR_kernel_U_n_136,H_filter_FIR_kernel_U_n_137,H_filter_FIR_kernel_U_n_138,H_filter_FIR_kernel_U_n_139,H_filter_FIR_kernel_U_n_140,H_filter_FIR_kernel_U_n_141}),
        .E(reg_5480),
        .P({am_addmul_16s_16s_9ns_27_4_1_U6_n_0,am_addmul_16s_16s_9ns_27_4_1_U6_n_1,am_addmul_16s_16s_9ns_27_4_1_U6_n_2,am_addmul_16s_16s_9ns_27_4_1_U6_n_3,am_addmul_16s_16s_9ns_27_4_1_U6_n_4,am_addmul_16s_16s_9ns_27_4_1_U6_n_5,am_addmul_16s_16s_9ns_27_4_1_U6_n_6,am_addmul_16s_16s_9ns_27_4_1_U6_n_7,am_addmul_16s_16s_9ns_27_4_1_U6_n_8,am_addmul_16s_16s_9ns_27_4_1_U6_n_9,am_addmul_16s_16s_9ns_27_4_1_U6_n_10,am_addmul_16s_16s_9ns_27_4_1_U6_n_11,am_addmul_16s_16s_9ns_27_4_1_U6_n_12,am_addmul_16s_16s_9ns_27_4_1_U6_n_13,am_addmul_16s_16s_9ns_27_4_1_U6_n_14,am_addmul_16s_16s_9ns_27_4_1_U6_n_15,am_addmul_16s_16s_9ns_27_4_1_U6_n_16,am_addmul_16s_16s_9ns_27_4_1_U6_n_17,am_addmul_16s_16s_9ns_27_4_1_U6_n_18,am_addmul_16s_16s_9ns_27_4_1_U6_n_19,am_addmul_16s_16s_9ns_27_4_1_U6_n_20,am_addmul_16s_16s_9ns_27_4_1_U6_n_21,am_addmul_16s_16s_9ns_27_4_1_U6_n_22,am_addmul_16s_16s_9ns_27_4_1_U6_n_23,am_addmul_16s_16s_9ns_27_4_1_U6_n_24,am_addmul_16s_16s_9ns_27_4_1_U6_n_25,am_addmul_16s_16s_9ns_27_4_1_U6_n_26}),
        .ap_CS_fsm_state11(ap_CS_fsm_state11),
        .ap_CS_fsm_state12(ap_CS_fsm_state12),
        .ap_CS_fsm_state13(ap_CS_fsm_state13),
        .ap_CS_fsm_state14(ap_CS_fsm_state14),
        .ap_clk(ap_clk),
        .grp_FIR_filter_fu_188_ap_ce(grp_FIR_filter_fu_188_ap_ce));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_am_addmul_17s_17s_6s_23_4_1 am_addmul_17s_17s_6s_23_4_1_U17
       (.CEAD(grp_fu_1975_ce),
        .DSP_PREADD_INST({H_filter_FIR_kernel_U_n_174,H_filter_FIR_kernel_U_n_175,H_filter_FIR_kernel_U_n_176,H_filter_FIR_kernel_U_n_177,H_filter_FIR_kernel_U_n_178,H_filter_FIR_kernel_U_n_179,H_filter_FIR_kernel_U_n_180,H_filter_FIR_kernel_U_n_181,H_filter_FIR_kernel_U_n_182,H_filter_FIR_kernel_U_n_183,H_filter_FIR_kernel_U_n_184,H_filter_FIR_kernel_U_n_185,H_filter_FIR_kernel_U_n_186,H_filter_FIR_kernel_U_n_187,H_filter_FIR_kernel_U_n_188,H_filter_FIR_kernel_U_n_189,H_filter_FIR_kernel_U_n_190}),
        .P({am_addmul_17s_17s_6s_23_4_1_U17_n_0,am_addmul_17s_17s_6s_23_4_1_U17_n_1,am_addmul_17s_17s_6s_23_4_1_U17_n_2,am_addmul_17s_17s_6s_23_4_1_U17_n_3,am_addmul_17s_17s_6s_23_4_1_U17_n_4,am_addmul_17s_17s_6s_23_4_1_U17_n_5,am_addmul_17s_17s_6s_23_4_1_U17_n_6,am_addmul_17s_17s_6s_23_4_1_U17_n_7,am_addmul_17s_17s_6s_23_4_1_U17_n_8,am_addmul_17s_17s_6s_23_4_1_U17_n_9,am_addmul_17s_17s_6s_23_4_1_U17_n_10,am_addmul_17s_17s_6s_23_4_1_U17_n_11,am_addmul_17s_17s_6s_23_4_1_U17_n_12,am_addmul_17s_17s_6s_23_4_1_U17_n_13,am_addmul_17s_17s_6s_23_4_1_U17_n_14,am_addmul_17s_17s_6s_23_4_1_U17_n_15,am_addmul_17s_17s_6s_23_4_1_U17_n_16,am_addmul_17s_17s_6s_23_4_1_U17_n_17,am_addmul_17s_17s_6s_23_4_1_U17_n_18,am_addmul_17s_17s_6s_23_4_1_U17_n_19,am_addmul_17s_17s_6s_23_4_1_U17_n_20,am_addmul_17s_17s_6s_23_4_1_U17_n_21,am_addmul_17s_17s_6s_23_4_1_U17_n_22}),
        .Q({\reg_665_reg_n_0_[15] ,\reg_665_reg_n_0_[14] ,\reg_665_reg_n_0_[13] ,\reg_665_reg_n_0_[12] ,\reg_665_reg_n_0_[11] ,\reg_665_reg_n_0_[10] ,\reg_665_reg_n_0_[9] ,\reg_665_reg_n_0_[8] ,\reg_665_reg_n_0_[7] ,\reg_665_reg_n_0_[6] ,\reg_665_reg_n_0_[5] ,\reg_665_reg_n_0_[4] ,\reg_665_reg_n_0_[3] ,\reg_665_reg_n_0_[2] ,\reg_665_reg_n_0_[1] ,\reg_665_reg_n_0_[0] }),
        .ap_clk(ap_clk),
        .p_reg_reg_i_6(reg_646));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_ama_addmuladd_16s_16s_10ns_28s_28_4_1 ama_addmuladd_16s_16s_10ns_28s_28_4_1_U12
       (.A(H_filter_FIR_kernel_q0),
        .DOUTADOUT(H_filter_FIR_kernel_q1),
        .DSP_ALU_INST({am_addmul_16s_16s_10ns_28_4_1_U2_n_0,am_addmul_16s_16s_10ns_28_4_1_U2_n_1,am_addmul_16s_16s_10ns_28_4_1_U2_n_2,am_addmul_16s_16s_10ns_28_4_1_U2_n_3,am_addmul_16s_16s_10ns_28_4_1_U2_n_4,am_addmul_16s_16s_10ns_28_4_1_U2_n_5,am_addmul_16s_16s_10ns_28_4_1_U2_n_6,am_addmul_16s_16s_10ns_28_4_1_U2_n_7,am_addmul_16s_16s_10ns_28_4_1_U2_n_8,am_addmul_16s_16s_10ns_28_4_1_U2_n_9,am_addmul_16s_16s_10ns_28_4_1_U2_n_10,am_addmul_16s_16s_10ns_28_4_1_U2_n_11,am_addmul_16s_16s_10ns_28_4_1_U2_n_12,am_addmul_16s_16s_10ns_28_4_1_U2_n_13,am_addmul_16s_16s_10ns_28_4_1_U2_n_14,am_addmul_16s_16s_10ns_28_4_1_U2_n_15,am_addmul_16s_16s_10ns_28_4_1_U2_n_16,am_addmul_16s_16s_10ns_28_4_1_U2_n_17,am_addmul_16s_16s_10ns_28_4_1_U2_n_18,am_addmul_16s_16s_10ns_28_4_1_U2_n_19,am_addmul_16s_16s_10ns_28_4_1_U2_n_20,am_addmul_16s_16s_10ns_28_4_1_U2_n_21,am_addmul_16s_16s_10ns_28_4_1_U2_n_22,am_addmul_16s_16s_10ns_28_4_1_U2_n_23,am_addmul_16s_16s_10ns_28_4_1_U2_n_24,am_addmul_16s_16s_10ns_28_4_1_U2_n_25,am_addmul_16s_16s_10ns_28_4_1_U2_n_26,am_addmul_16s_16s_10ns_28_4_1_U2_n_27}),
        .E(reg_6050),
        .P({ama_addmuladd_16s_16s_10ns_28s_28_4_1_U12_n_0,ama_addmuladd_16s_16s_10ns_28s_28_4_1_U12_n_1,ama_addmuladd_16s_16s_10ns_28s_28_4_1_U12_n_2,ama_addmuladd_16s_16s_10ns_28s_28_4_1_U12_n_3,ama_addmuladd_16s_16s_10ns_28s_28_4_1_U12_n_4,ama_addmuladd_16s_16s_10ns_28s_28_4_1_U12_n_5,ama_addmuladd_16s_16s_10ns_28s_28_4_1_U12_n_6,ama_addmuladd_16s_16s_10ns_28s_28_4_1_U12_n_7,ama_addmuladd_16s_16s_10ns_28s_28_4_1_U12_n_8,ama_addmuladd_16s_16s_10ns_28s_28_4_1_U12_n_9,ama_addmuladd_16s_16s_10ns_28s_28_4_1_U12_n_10,ama_addmuladd_16s_16s_10ns_28s_28_4_1_U12_n_11,ama_addmuladd_16s_16s_10ns_28s_28_4_1_U12_n_12,ama_addmuladd_16s_16s_10ns_28s_28_4_1_U12_n_13,ama_addmuladd_16s_16s_10ns_28s_28_4_1_U12_n_14,ama_addmuladd_16s_16s_10ns_28s_28_4_1_U12_n_15,ama_addmuladd_16s_16s_10ns_28s_28_4_1_U12_n_16,ama_addmuladd_16s_16s_10ns_28s_28_4_1_U12_n_17,ama_addmuladd_16s_16s_10ns_28s_28_4_1_U12_n_18,ama_addmuladd_16s_16s_10ns_28s_28_4_1_U12_n_19,ama_addmuladd_16s_16s_10ns_28s_28_4_1_U12_n_20,ama_addmuladd_16s_16s_10ns_28s_28_4_1_U12_n_21,ama_addmuladd_16s_16s_10ns_28s_28_4_1_U12_n_22,ama_addmuladd_16s_16s_10ns_28s_28_4_1_U12_n_23,ama_addmuladd_16s_16s_10ns_28s_28_4_1_U12_n_24,ama_addmuladd_16s_16s_10ns_28s_28_4_1_U12_n_25,ama_addmuladd_16s_16s_10ns_28s_28_4_1_U12_n_26,ama_addmuladd_16s_16s_10ns_28s_28_4_1_U12_n_27}),
        .ap_CS_fsm_state10(ap_CS_fsm_state10),
        .ap_CS_fsm_state17(ap_CS_fsm_state17),
        .ap_CS_fsm_state20(ap_CS_fsm_state20),
        .ap_CS_fsm_state21(ap_CS_fsm_state21),
        .ap_CS_fsm_state22(ap_CS_fsm_state22),
        .ap_CS_fsm_state23(ap_CS_fsm_state23),
        .ap_CS_fsm_state24(ap_CS_fsm_state24),
        .ap_CS_fsm_state38(ap_CS_fsm_state38),
        .ap_CS_fsm_state8(ap_CS_fsm_state8),
        .ap_clk(ap_clk),
        .grp_FIR_filter_fu_188_ap_ce(grp_FIR_filter_fu_188_ap_ce));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_ama_addmuladd_16s_16s_10s_26s_27_4_1 ama_addmuladd_16s_16s_10s_26s_27_4_1_U36
       (.A(H_filter_FIR_kernel_q0),
        .D({ama_addmuladd_16s_16s_10s_26s_27_4_1_U36_n_0,ama_addmuladd_16s_16s_10s_26s_27_4_1_U36_n_1,ama_addmuladd_16s_16s_10s_26s_27_4_1_U36_n_2,ama_addmuladd_16s_16s_10s_26s_27_4_1_U36_n_3,ama_addmuladd_16s_16s_10s_26s_27_4_1_U36_n_4,ama_addmuladd_16s_16s_10s_26s_27_4_1_U36_n_5,ama_addmuladd_16s_16s_10s_26s_27_4_1_U36_n_6,ama_addmuladd_16s_16s_10s_26s_27_4_1_U36_n_7,ama_addmuladd_16s_16s_10s_26s_27_4_1_U36_n_8,ama_addmuladd_16s_16s_10s_26s_27_4_1_U36_n_9,ama_addmuladd_16s_16s_10s_26s_27_4_1_U36_n_10,ama_addmuladd_16s_16s_10s_26s_27_4_1_U36_n_11,ama_addmuladd_16s_16s_10s_26s_27_4_1_U36_n_12,ama_addmuladd_16s_16s_10s_26s_27_4_1_U36_n_13,ama_addmuladd_16s_16s_10s_26s_27_4_1_U36_n_14,ama_addmuladd_16s_16s_10s_26s_27_4_1_U36_n_15,ama_addmuladd_16s_16s_10s_26s_27_4_1_U36_n_16,ama_addmuladd_16s_16s_10s_26s_27_4_1_U36_n_17,ama_addmuladd_16s_16s_10s_26s_27_4_1_U36_n_18,ama_addmuladd_16s_16s_10s_26s_27_4_1_U36_n_19,ama_addmuladd_16s_16s_10s_26s_27_4_1_U36_n_20,ama_addmuladd_16s_16s_10s_26s_27_4_1_U36_n_21,ama_addmuladd_16s_16s_10s_26s_27_4_1_U36_n_22,ama_addmuladd_16s_16s_10s_26s_27_4_1_U36_n_23,ama_addmuladd_16s_16s_10s_26s_27_4_1_U36_n_24,ama_addmuladd_16s_16s_10s_26s_27_4_1_U36_n_25,ama_addmuladd_16s_16s_10s_26s_27_4_1_U36_n_26}),
        .DSP_ALU_INST({H_filter_FIR_kernel_U_n_486,H_filter_FIR_kernel_U_n_487,H_filter_FIR_kernel_U_n_488,H_filter_FIR_kernel_U_n_489,H_filter_FIR_kernel_U_n_490,H_filter_FIR_kernel_U_n_491,H_filter_FIR_kernel_U_n_492,H_filter_FIR_kernel_U_n_493,H_filter_FIR_kernel_U_n_494,H_filter_FIR_kernel_U_n_495,H_filter_FIR_kernel_U_n_496,H_filter_FIR_kernel_U_n_497,H_filter_FIR_kernel_U_n_498,H_filter_FIR_kernel_U_n_499,H_filter_FIR_kernel_U_n_500,H_filter_FIR_kernel_U_n_501}),
        .E(reg_737),
        .P({ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33_n_0,ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33_n_1,ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33_n_2,ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33_n_3,ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33_n_4,ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33_n_5,ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33_n_6,ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33_n_7,ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33_n_8,ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33_n_9,ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33_n_10,ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33_n_11,ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33_n_12,ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33_n_13,ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33_n_14,ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33_n_15,ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33_n_16,ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33_n_17,ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33_n_18,ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33_n_19,ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33_n_20,ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33_n_21,ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33_n_22,ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33_n_23,ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33_n_24,ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33_n_25}),
        .\ap_CS_fsm_reg[34] (reg_7440),
        .ap_CS_fsm_state31(ap_CS_fsm_state31),
        .ap_CS_fsm_state35(ap_CS_fsm_state35),
        .ap_CS_fsm_state42(ap_CS_fsm_state42),
        .ap_CS_fsm_state50(ap_CS_fsm_state50),
        .ap_CS_fsm_state51(ap_CS_fsm_state51),
        .ap_CS_fsm_state52(ap_CS_fsm_state52),
        .ap_CS_fsm_state53(ap_CS_fsm_state53),
        .ap_clk(ap_clk),
        .grp_FIR_filter_fu_188_ap_ce(grp_FIR_filter_fu_188_ap_ce));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1 ama_addmuladd_16s_16s_10s_27s_27_4_1_U15
       (.A(H_filter_FIR_kernel_q0),
        .CEAD(grp_fu_1958_ce),
        .DSP_ALU_INST({am_addmul_16s_16s_10s_27_4_1_U4_n_0,am_addmul_16s_16s_10s_27_4_1_U4_n_1,am_addmul_16s_16s_10s_27_4_1_U4_n_2,am_addmul_16s_16s_10s_27_4_1_U4_n_3,am_addmul_16s_16s_10s_27_4_1_U4_n_4,am_addmul_16s_16s_10s_27_4_1_U4_n_5,am_addmul_16s_16s_10s_27_4_1_U4_n_6,am_addmul_16s_16s_10s_27_4_1_U4_n_7,am_addmul_16s_16s_10s_27_4_1_U4_n_8,am_addmul_16s_16s_10s_27_4_1_U4_n_9,am_addmul_16s_16s_10s_27_4_1_U4_n_10,am_addmul_16s_16s_10s_27_4_1_U4_n_11,am_addmul_16s_16s_10s_27_4_1_U4_n_12,am_addmul_16s_16s_10s_27_4_1_U4_n_13,am_addmul_16s_16s_10s_27_4_1_U4_n_14,am_addmul_16s_16s_10s_27_4_1_U4_n_15,am_addmul_16s_16s_10s_27_4_1_U4_n_16,am_addmul_16s_16s_10s_27_4_1_U4_n_17,am_addmul_16s_16s_10s_27_4_1_U4_n_18,am_addmul_16s_16s_10s_27_4_1_U4_n_19,am_addmul_16s_16s_10s_27_4_1_U4_n_20,am_addmul_16s_16s_10s_27_4_1_U4_n_21,am_addmul_16s_16s_10s_27_4_1_U4_n_22,am_addmul_16s_16s_10s_27_4_1_U4_n_23,am_addmul_16s_16s_10s_27_4_1_U4_n_24,am_addmul_16s_16s_10s_27_4_1_U4_n_25,am_addmul_16s_16s_10s_27_4_1_U4_n_26}),
        .DSP_PREADD_INST({H_filter_FIR_kernel_U_n_126,H_filter_FIR_kernel_U_n_127,H_filter_FIR_kernel_U_n_128,H_filter_FIR_kernel_U_n_129,H_filter_FIR_kernel_U_n_130,H_filter_FIR_kernel_U_n_131,H_filter_FIR_kernel_U_n_132,H_filter_FIR_kernel_U_n_133,H_filter_FIR_kernel_U_n_134,H_filter_FIR_kernel_U_n_135,H_filter_FIR_kernel_U_n_136,H_filter_FIR_kernel_U_n_137,H_filter_FIR_kernel_U_n_138,H_filter_FIR_kernel_U_n_139,H_filter_FIR_kernel_U_n_140,H_filter_FIR_kernel_U_n_141}),
        .E(ama_addmuladd_16s_16s_11s_28s_28_4_1_U26_n_28),
        .P({ama_addmuladd_16s_16s_10s_27s_27_4_1_U15_n_0,ama_addmuladd_16s_16s_10s_27s_27_4_1_U15_n_1,ama_addmuladd_16s_16s_10s_27s_27_4_1_U15_n_2,ama_addmuladd_16s_16s_10s_27s_27_4_1_U15_n_3,ama_addmuladd_16s_16s_10s_27s_27_4_1_U15_n_4,ama_addmuladd_16s_16s_10s_27s_27_4_1_U15_n_5,ama_addmuladd_16s_16s_10s_27s_27_4_1_U15_n_6,ama_addmuladd_16s_16s_10s_27s_27_4_1_U15_n_7,ama_addmuladd_16s_16s_10s_27s_27_4_1_U15_n_8,ama_addmuladd_16s_16s_10s_27s_27_4_1_U15_n_9,ama_addmuladd_16s_16s_10s_27s_27_4_1_U15_n_10,ama_addmuladd_16s_16s_10s_27s_27_4_1_U15_n_11,ama_addmuladd_16s_16s_10s_27s_27_4_1_U15_n_12,ama_addmuladd_16s_16s_10s_27s_27_4_1_U15_n_13,ama_addmuladd_16s_16s_10s_27s_27_4_1_U15_n_14,ama_addmuladd_16s_16s_10s_27s_27_4_1_U15_n_15,ama_addmuladd_16s_16s_10s_27s_27_4_1_U15_n_16,ama_addmuladd_16s_16s_10s_27s_27_4_1_U15_n_17,ama_addmuladd_16s_16s_10s_27s_27_4_1_U15_n_18,ama_addmuladd_16s_16s_10s_27s_27_4_1_U15_n_19,ama_addmuladd_16s_16s_10s_27s_27_4_1_U15_n_20,ama_addmuladd_16s_16s_10s_27s_27_4_1_U15_n_21,ama_addmuladd_16s_16s_10s_27s_27_4_1_U15_n_22,ama_addmuladd_16s_16s_10s_27s_27_4_1_U15_n_23,ama_addmuladd_16s_16s_10s_27s_27_4_1_U15_n_24,ama_addmuladd_16s_16s_10s_27s_27_4_1_U15_n_25,ama_addmuladd_16s_16s_10s_27s_27_4_1_U15_n_26}),
        .ap_CS_fsm_state12(ap_CS_fsm_state12),
        .ap_CS_fsm_state16(ap_CS_fsm_state16),
        .ap_CS_fsm_state25(ap_CS_fsm_state25),
        .ap_CS_fsm_state26(ap_CS_fsm_state26),
        .ap_CS_fsm_state27(ap_CS_fsm_state27),
        .ap_CS_fsm_state28(ap_CS_fsm_state28),
        .ap_clk(ap_clk),
        .grp_FIR_filter_fu_188_ap_ce(grp_FIR_filter_fu_188_ap_ce));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_21 ama_addmuladd_16s_16s_10s_27s_27_4_1_U18
       (.CEAD(grp_fu_1975_ce),
        .DOUTADOUT(H_filter_FIR_kernel_q1),
        .DSP_ALU_INST({am_addmul_16s_16s_9ns_27_4_1_U5_n_0,am_addmul_16s_16s_9ns_27_4_1_U5_n_1,am_addmul_16s_16s_9ns_27_4_1_U5_n_2,am_addmul_16s_16s_9ns_27_4_1_U5_n_3,am_addmul_16s_16s_9ns_27_4_1_U5_n_4,am_addmul_16s_16s_9ns_27_4_1_U5_n_5,am_addmul_16s_16s_9ns_27_4_1_U5_n_6,am_addmul_16s_16s_9ns_27_4_1_U5_n_7,am_addmul_16s_16s_9ns_27_4_1_U5_n_8,am_addmul_16s_16s_9ns_27_4_1_U5_n_9,am_addmul_16s_16s_9ns_27_4_1_U5_n_10,am_addmul_16s_16s_9ns_27_4_1_U5_n_11,am_addmul_16s_16s_9ns_27_4_1_U5_n_12,am_addmul_16s_16s_9ns_27_4_1_U5_n_13,am_addmul_16s_16s_9ns_27_4_1_U5_n_14,am_addmul_16s_16s_9ns_27_4_1_U5_n_15,am_addmul_16s_16s_9ns_27_4_1_U5_n_16,am_addmul_16s_16s_9ns_27_4_1_U5_n_17,am_addmul_16s_16s_9ns_27_4_1_U5_n_18,am_addmul_16s_16s_9ns_27_4_1_U5_n_19,am_addmul_16s_16s_9ns_27_4_1_U5_n_20,am_addmul_16s_16s_9ns_27_4_1_U5_n_21,am_addmul_16s_16s_9ns_27_4_1_U5_n_22,am_addmul_16s_16s_9ns_27_4_1_U5_n_23,am_addmul_16s_16s_9ns_27_4_1_U5_n_24,am_addmul_16s_16s_9ns_27_4_1_U5_n_25,am_addmul_16s_16s_9ns_27_4_1_U5_n_26}),
        .DSP_PREADD_INST({H_filter_FIR_kernel_U_n_534,H_filter_FIR_kernel_U_n_535,H_filter_FIR_kernel_U_n_536,H_filter_FIR_kernel_U_n_537,H_filter_FIR_kernel_U_n_538,H_filter_FIR_kernel_U_n_539,H_filter_FIR_kernel_U_n_540,H_filter_FIR_kernel_U_n_541,H_filter_FIR_kernel_U_n_542,H_filter_FIR_kernel_U_n_543,H_filter_FIR_kernel_U_n_544,H_filter_FIR_kernel_U_n_545,H_filter_FIR_kernel_U_n_546,H_filter_FIR_kernel_U_n_547,H_filter_FIR_kernel_U_n_548,H_filter_FIR_kernel_U_n_549}),
        .E(reg_678),
        .P({ama_addmuladd_16s_16s_10s_27s_27_4_1_U18_n_0,ama_addmuladd_16s_16s_10s_27s_27_4_1_U18_n_1,ama_addmuladd_16s_16s_10s_27s_27_4_1_U18_n_2,ama_addmuladd_16s_16s_10s_27s_27_4_1_U18_n_3,ama_addmuladd_16s_16s_10s_27s_27_4_1_U18_n_4,ama_addmuladd_16s_16s_10s_27s_27_4_1_U18_n_5,ama_addmuladd_16s_16s_10s_27s_27_4_1_U18_n_6,ama_addmuladd_16s_16s_10s_27s_27_4_1_U18_n_7,ama_addmuladd_16s_16s_10s_27s_27_4_1_U18_n_8,ama_addmuladd_16s_16s_10s_27s_27_4_1_U18_n_9,ama_addmuladd_16s_16s_10s_27s_27_4_1_U18_n_10,ama_addmuladd_16s_16s_10s_27s_27_4_1_U18_n_11,ama_addmuladd_16s_16s_10s_27s_27_4_1_U18_n_12,ama_addmuladd_16s_16s_10s_27s_27_4_1_U18_n_13,ama_addmuladd_16s_16s_10s_27s_27_4_1_U18_n_14,ama_addmuladd_16s_16s_10s_27s_27_4_1_U18_n_15,ama_addmuladd_16s_16s_10s_27s_27_4_1_U18_n_16,ama_addmuladd_16s_16s_10s_27s_27_4_1_U18_n_17,ama_addmuladd_16s_16s_10s_27s_27_4_1_U18_n_18,ama_addmuladd_16s_16s_10s_27s_27_4_1_U18_n_19,ama_addmuladd_16s_16s_10s_27s_27_4_1_U18_n_20,ama_addmuladd_16s_16s_10s_27s_27_4_1_U18_n_21,ama_addmuladd_16s_16s_10s_27s_27_4_1_U18_n_22,ama_addmuladd_16s_16s_10s_27s_27_4_1_U18_n_23,ama_addmuladd_16s_16s_10s_27s_27_4_1_U18_n_24,ama_addmuladd_16s_16s_10s_27s_27_4_1_U18_n_25,ama_addmuladd_16s_16s_10s_27s_27_4_1_U18_n_26}),
        .ap_CS_fsm_state13(ap_CS_fsm_state13),
        .ap_CS_fsm_state16(ap_CS_fsm_state16),
        .ap_CS_fsm_state21(ap_CS_fsm_state21),
        .ap_CS_fsm_state26(ap_CS_fsm_state26),
        .ap_CS_fsm_state27(ap_CS_fsm_state27),
        .ap_CS_fsm_state28(ap_CS_fsm_state28),
        .ap_CS_fsm_state29(ap_CS_fsm_state29),
        .ap_CS_fsm_state40(ap_CS_fsm_state40),
        .ap_clk(ap_clk),
        .grp_FIR_filter_fu_188_ap_ce(grp_FIR_filter_fu_188_ap_ce));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_ama_addmuladd_16s_16s_11s_28s_28_4_1 ama_addmuladd_16s_16s_11s_28s_28_4_1_U26
       (.DSP_ALU_INST({H_filter_FIR_kernel_U_n_598,H_filter_FIR_kernel_U_n_599,H_filter_FIR_kernel_U_n_600,H_filter_FIR_kernel_U_n_601,H_filter_FIR_kernel_U_n_602,H_filter_FIR_kernel_U_n_603,H_filter_FIR_kernel_U_n_604,H_filter_FIR_kernel_U_n_605,H_filter_FIR_kernel_U_n_606,H_filter_FIR_kernel_U_n_607,H_filter_FIR_kernel_U_n_608,H_filter_FIR_kernel_U_n_609,H_filter_FIR_kernel_U_n_610,H_filter_FIR_kernel_U_n_611,H_filter_FIR_kernel_U_n_612,H_filter_FIR_kernel_U_n_613}),
        .DSP_PREADD_INST({H_filter_FIR_kernel_U_n_126,H_filter_FIR_kernel_U_n_127,H_filter_FIR_kernel_U_n_128,H_filter_FIR_kernel_U_n_129,H_filter_FIR_kernel_U_n_130,H_filter_FIR_kernel_U_n_131,H_filter_FIR_kernel_U_n_132,H_filter_FIR_kernel_U_n_133,H_filter_FIR_kernel_U_n_134,H_filter_FIR_kernel_U_n_135,H_filter_FIR_kernel_U_n_136,H_filter_FIR_kernel_U_n_137,H_filter_FIR_kernel_U_n_138,H_filter_FIR_kernel_U_n_139,H_filter_FIR_kernel_U_n_140,H_filter_FIR_kernel_U_n_141}),
        .E(reg_580),
        .P({ama_addmuladd_16s_16s_9ns_28s_28_4_1_U13_n_0,ama_addmuladd_16s_16s_9ns_28s_28_4_1_U13_n_1,ama_addmuladd_16s_16s_9ns_28s_28_4_1_U13_n_2,ama_addmuladd_16s_16s_9ns_28s_28_4_1_U13_n_3,ama_addmuladd_16s_16s_9ns_28s_28_4_1_U13_n_4,ama_addmuladd_16s_16s_9ns_28s_28_4_1_U13_n_5,ama_addmuladd_16s_16s_9ns_28s_28_4_1_U13_n_6,ama_addmuladd_16s_16s_9ns_28s_28_4_1_U13_n_7,ama_addmuladd_16s_16s_9ns_28s_28_4_1_U13_n_8,ama_addmuladd_16s_16s_9ns_28s_28_4_1_U13_n_9,ama_addmuladd_16s_16s_9ns_28s_28_4_1_U13_n_10,ama_addmuladd_16s_16s_9ns_28s_28_4_1_U13_n_11,ama_addmuladd_16s_16s_9ns_28s_28_4_1_U13_n_12,ama_addmuladd_16s_16s_9ns_28s_28_4_1_U13_n_13,ama_addmuladd_16s_16s_9ns_28s_28_4_1_U13_n_14,ama_addmuladd_16s_16s_9ns_28s_28_4_1_U13_n_15,ama_addmuladd_16s_16s_9ns_28s_28_4_1_U13_n_16,ama_addmuladd_16s_16s_9ns_28s_28_4_1_U13_n_17,ama_addmuladd_16s_16s_9ns_28s_28_4_1_U13_n_18,ama_addmuladd_16s_16s_9ns_28s_28_4_1_U13_n_19,ama_addmuladd_16s_16s_9ns_28s_28_4_1_U13_n_20,ama_addmuladd_16s_16s_9ns_28s_28_4_1_U13_n_21,ama_addmuladd_16s_16s_9ns_28s_28_4_1_U13_n_22,ama_addmuladd_16s_16s_9ns_28s_28_4_1_U13_n_23,ama_addmuladd_16s_16s_9ns_28s_28_4_1_U13_n_24,ama_addmuladd_16s_16s_9ns_28s_28_4_1_U13_n_25,ama_addmuladd_16s_16s_9ns_28s_28_4_1_U13_n_26,ama_addmuladd_16s_16s_9ns_28s_28_4_1_U13_n_27}),
        .Q(add_ln66_6_reg_2494[27]),
        .S(ama_addmuladd_16s_16s_11s_28s_28_4_1_U26_n_29),
        .\ap_CS_fsm_reg[8] (ama_addmuladd_16s_16s_11s_28s_28_4_1_U26_n_28),
        .ap_CS_fsm_state21(ap_CS_fsm_state21),
        .ap_CS_fsm_state25(ap_CS_fsm_state25),
        .ap_CS_fsm_state34(ap_CS_fsm_state34),
        .ap_CS_fsm_state39(ap_CS_fsm_state39),
        .ap_CS_fsm_state40(ap_CS_fsm_state40),
        .ap_CS_fsm_state41(ap_CS_fsm_state41),
        .ap_CS_fsm_state42(ap_CS_fsm_state42),
        .ap_CS_fsm_state43(ap_CS_fsm_state43),
        .ap_CS_fsm_state6(ap_CS_fsm_state6),
        .ap_CS_fsm_state9(ap_CS_fsm_state9),
        .ap_clk(ap_clk),
        .grp_FIR_filter_fu_188_ap_ce(grp_FIR_filter_fu_188_ap_ce),
        .p_0_in({ama_addmuladd_16s_16s_11s_28s_28_4_1_U26_n_0,ama_addmuladd_16s_16s_11s_28s_28_4_1_U26_n_1,ama_addmuladd_16s_16s_11s_28s_28_4_1_U26_n_2,ama_addmuladd_16s_16s_11s_28s_28_4_1_U26_n_3,ama_addmuladd_16s_16s_11s_28s_28_4_1_U26_n_4,ama_addmuladd_16s_16s_11s_28s_28_4_1_U26_n_5,ama_addmuladd_16s_16s_11s_28s_28_4_1_U26_n_6,ama_addmuladd_16s_16s_11s_28s_28_4_1_U26_n_7,ama_addmuladd_16s_16s_11s_28s_28_4_1_U26_n_8,ama_addmuladd_16s_16s_11s_28s_28_4_1_U26_n_9,ama_addmuladd_16s_16s_11s_28s_28_4_1_U26_n_10,ama_addmuladd_16s_16s_11s_28s_28_4_1_U26_n_11,ama_addmuladd_16s_16s_11s_28s_28_4_1_U26_n_12,ama_addmuladd_16s_16s_11s_28s_28_4_1_U26_n_13,ama_addmuladd_16s_16s_11s_28s_28_4_1_U26_n_14,ama_addmuladd_16s_16s_11s_28s_28_4_1_U26_n_15,ama_addmuladd_16s_16s_11s_28s_28_4_1_U26_n_16,ama_addmuladd_16s_16s_11s_28s_28_4_1_U26_n_17,ama_addmuladd_16s_16s_11s_28s_28_4_1_U26_n_18,ama_addmuladd_16s_16s_11s_28s_28_4_1_U26_n_19,ama_addmuladd_16s_16s_11s_28s_28_4_1_U26_n_20,ama_addmuladd_16s_16s_11s_28s_28_4_1_U26_n_21,ama_addmuladd_16s_16s_11s_28s_28_4_1_U26_n_22,ama_addmuladd_16s_16s_11s_28s_28_4_1_U26_n_23,ama_addmuladd_16s_16s_11s_28s_28_4_1_U26_n_24,ama_addmuladd_16s_16s_11s_28s_28_4_1_U26_n_25,ama_addmuladd_16s_16s_11s_28s_28_4_1_U26_n_26}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_ama_addmuladd_16s_16s_11s_29s_29_4_1 ama_addmuladd_16s_16s_11s_29s_29_4_1_U11
       (.A(H_filter_FIR_kernel_q0),
        .CEAD(grp_fu_1915_ce),
        .DSP_ALU_INST({H_filter_FIR_kernel_U_n_582,H_filter_FIR_kernel_U_n_583,H_filter_FIR_kernel_U_n_584,H_filter_FIR_kernel_U_n_585,H_filter_FIR_kernel_U_n_586,H_filter_FIR_kernel_U_n_587,H_filter_FIR_kernel_U_n_588,H_filter_FIR_kernel_U_n_589,H_filter_FIR_kernel_U_n_590,H_filter_FIR_kernel_U_n_591,H_filter_FIR_kernel_U_n_592,H_filter_FIR_kernel_U_n_593,H_filter_FIR_kernel_U_n_594,H_filter_FIR_kernel_U_n_595,H_filter_FIR_kernel_U_n_596,H_filter_FIR_kernel_U_n_597}),
        .DSP_ALU_INST_0({am_addmul_16s_16s_11ns_29_4_1_U1_n_0,am_addmul_16s_16s_11ns_29_4_1_U1_n_1,am_addmul_16s_16s_11ns_29_4_1_U1_n_2,am_addmul_16s_16s_11ns_29_4_1_U1_n_3,am_addmul_16s_16s_11ns_29_4_1_U1_n_4,am_addmul_16s_16s_11ns_29_4_1_U1_n_5,am_addmul_16s_16s_11ns_29_4_1_U1_n_6,am_addmul_16s_16s_11ns_29_4_1_U1_n_7,am_addmul_16s_16s_11ns_29_4_1_U1_n_8,am_addmul_16s_16s_11ns_29_4_1_U1_n_9,am_addmul_16s_16s_11ns_29_4_1_U1_n_10,am_addmul_16s_16s_11ns_29_4_1_U1_n_11,am_addmul_16s_16s_11ns_29_4_1_U1_n_12,am_addmul_16s_16s_11ns_29_4_1_U1_n_13,am_addmul_16s_16s_11ns_29_4_1_U1_n_14,am_addmul_16s_16s_11ns_29_4_1_U1_n_15,am_addmul_16s_16s_11ns_29_4_1_U1_n_16,am_addmul_16s_16s_11ns_29_4_1_U1_n_17,am_addmul_16s_16s_11ns_29_4_1_U1_n_18,am_addmul_16s_16s_11ns_29_4_1_U1_n_19,am_addmul_16s_16s_11ns_29_4_1_U1_n_20,am_addmul_16s_16s_11ns_29_4_1_U1_n_21,am_addmul_16s_16s_11ns_29_4_1_U1_n_22,am_addmul_16s_16s_11ns_29_4_1_U1_n_23,am_addmul_16s_16s_11ns_29_4_1_U1_n_24,am_addmul_16s_16s_11ns_29_4_1_U1_n_25,am_addmul_16s_16s_11ns_29_4_1_U1_n_26,am_addmul_16s_16s_11ns_29_4_1_U1_n_27,am_addmul_16s_16s_11ns_29_4_1_U1_n_28}),
        .E(reg_586),
        .P({ama_addmuladd_16s_16s_11s_29s_29_4_1_U11_n_0,ama_addmuladd_16s_16s_11s_29s_29_4_1_U11_n_1,ama_addmuladd_16s_16s_11s_29s_29_4_1_U11_n_2,ama_addmuladd_16s_16s_11s_29s_29_4_1_U11_n_3,ama_addmuladd_16s_16s_11s_29s_29_4_1_U11_n_4,ama_addmuladd_16s_16s_11s_29s_29_4_1_U11_n_5,ama_addmuladd_16s_16s_11s_29s_29_4_1_U11_n_6,ama_addmuladd_16s_16s_11s_29s_29_4_1_U11_n_7,ama_addmuladd_16s_16s_11s_29s_29_4_1_U11_n_8,ama_addmuladd_16s_16s_11s_29s_29_4_1_U11_n_9,ama_addmuladd_16s_16s_11s_29s_29_4_1_U11_n_10,ama_addmuladd_16s_16s_11s_29s_29_4_1_U11_n_11,ama_addmuladd_16s_16s_11s_29s_29_4_1_U11_n_12,ama_addmuladd_16s_16s_11s_29s_29_4_1_U11_n_13,ama_addmuladd_16s_16s_11s_29s_29_4_1_U11_n_14,ama_addmuladd_16s_16s_11s_29s_29_4_1_U11_n_15,ama_addmuladd_16s_16s_11s_29s_29_4_1_U11_n_16,ama_addmuladd_16s_16s_11s_29s_29_4_1_U11_n_17,ama_addmuladd_16s_16s_11s_29s_29_4_1_U11_n_18,ama_addmuladd_16s_16s_11s_29s_29_4_1_U11_n_19,ama_addmuladd_16s_16s_11s_29s_29_4_1_U11_n_20,ama_addmuladd_16s_16s_11s_29s_29_4_1_U11_n_21,ama_addmuladd_16s_16s_11s_29s_29_4_1_U11_n_22,ama_addmuladd_16s_16s_11s_29s_29_4_1_U11_n_23,ama_addmuladd_16s_16s_11s_29s_29_4_1_U11_n_24,ama_addmuladd_16s_16s_11s_29s_29_4_1_U11_n_25,ama_addmuladd_16s_16s_11s_29s_29_4_1_U11_n_26,ama_addmuladd_16s_16s_11s_29s_29_4_1_U11_n_27,ama_addmuladd_16s_16s_11s_29s_29_4_1_U11_n_28}),
        .ap_CS_fsm_state18(ap_CS_fsm_state18),
        .ap_CS_fsm_state19(ap_CS_fsm_state19),
        .ap_CS_fsm_state20(ap_CS_fsm_state20),
        .ap_CS_fsm_state21(ap_CS_fsm_state21),
        .ap_CS_fsm_state22(ap_CS_fsm_state22),
        .ap_CS_fsm_state6(ap_CS_fsm_state6),
        .ap_CS_fsm_state9(ap_CS_fsm_state9),
        .ap_clk(ap_clk),
        .grp_FIR_filter_fu_188_ap_ce(grp_FIR_filter_fu_188_ap_ce));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_ama_addmuladd_16s_16s_11s_31s_31_4_1 ama_addmuladd_16s_16s_11s_31s_31_4_1_U23
       (.A({ad[17],ad[15:0]}),
        .CEA1(ap_CS_fsm_state37),
        .D({ama_addmuladd_16s_16s_11s_31s_31_4_1_U23_n_0,ama_addmuladd_16s_16s_11s_31s_31_4_1_U23_n_1,ama_addmuladd_16s_16s_11s_31s_31_4_1_U23_n_2,ama_addmuladd_16s_16s_11s_31s_31_4_1_U23_n_3,ama_addmuladd_16s_16s_11s_31s_31_4_1_U23_n_4,ama_addmuladd_16s_16s_11s_31s_31_4_1_U23_n_5,ama_addmuladd_16s_16s_11s_31s_31_4_1_U23_n_6,ama_addmuladd_16s_16s_11s_31s_31_4_1_U23_n_7,ama_addmuladd_16s_16s_11s_31s_31_4_1_U23_n_8,ama_addmuladd_16s_16s_11s_31s_31_4_1_U23_n_9,ama_addmuladd_16s_16s_11s_31s_31_4_1_U23_n_10,ama_addmuladd_16s_16s_11s_31s_31_4_1_U23_n_11,ama_addmuladd_16s_16s_11s_31s_31_4_1_U23_n_12,ama_addmuladd_16s_16s_11s_31s_31_4_1_U23_n_13,ama_addmuladd_16s_16s_11s_31s_31_4_1_U23_n_14,ama_addmuladd_16s_16s_11s_31s_31_4_1_U23_n_15,ama_addmuladd_16s_16s_11s_31s_31_4_1_U23_n_16,ama_addmuladd_16s_16s_11s_31s_31_4_1_U23_n_17,ama_addmuladd_16s_16s_11s_31s_31_4_1_U23_n_18,ama_addmuladd_16s_16s_11s_31s_31_4_1_U23_n_19,ama_addmuladd_16s_16s_11s_31s_31_4_1_U23_n_20,ama_addmuladd_16s_16s_11s_31s_31_4_1_U23_n_21,ama_addmuladd_16s_16s_11s_31s_31_4_1_U23_n_22,ama_addmuladd_16s_16s_11s_31s_31_4_1_U23_n_23,ama_addmuladd_16s_16s_11s_31s_31_4_1_U23_n_24,ama_addmuladd_16s_16s_11s_31s_31_4_1_U23_n_25,ama_addmuladd_16s_16s_11s_31s_31_4_1_U23_n_26,ama_addmuladd_16s_16s_11s_31s_31_4_1_U23_n_27,ama_addmuladd_16s_16s_11s_31s_31_4_1_U23_n_28,ama_addmuladd_16s_16s_11s_31s_31_4_1_U23_n_29,ama_addmuladd_16s_16s_11s_31s_31_4_1_U23_n_30}),
        .P({am_addmul_16s_16s_14ns_31_4_1_U10_n_0,am_addmul_16s_16s_14ns_31_4_1_U10_n_1,am_addmul_16s_16s_14ns_31_4_1_U10_n_2,am_addmul_16s_16s_14ns_31_4_1_U10_n_3,am_addmul_16s_16s_14ns_31_4_1_U10_n_4,am_addmul_16s_16s_14ns_31_4_1_U10_n_5,am_addmul_16s_16s_14ns_31_4_1_U10_n_6,am_addmul_16s_16s_14ns_31_4_1_U10_n_7,am_addmul_16s_16s_14ns_31_4_1_U10_n_8,am_addmul_16s_16s_14ns_31_4_1_U10_n_9,am_addmul_16s_16s_14ns_31_4_1_U10_n_10,am_addmul_16s_16s_14ns_31_4_1_U10_n_11,am_addmul_16s_16s_14ns_31_4_1_U10_n_12,am_addmul_16s_16s_14ns_31_4_1_U10_n_13,am_addmul_16s_16s_14ns_31_4_1_U10_n_14,am_addmul_16s_16s_14ns_31_4_1_U10_n_15,am_addmul_16s_16s_14ns_31_4_1_U10_n_16,am_addmul_16s_16s_14ns_31_4_1_U10_n_17,am_addmul_16s_16s_14ns_31_4_1_U10_n_18,am_addmul_16s_16s_14ns_31_4_1_U10_n_19,am_addmul_16s_16s_14ns_31_4_1_U10_n_20,am_addmul_16s_16s_14ns_31_4_1_U10_n_21,am_addmul_16s_16s_14ns_31_4_1_U10_n_22,am_addmul_16s_16s_14ns_31_4_1_U10_n_23,am_addmul_16s_16s_14ns_31_4_1_U10_n_24,am_addmul_16s_16s_14ns_31_4_1_U10_n_25,am_addmul_16s_16s_14ns_31_4_1_U10_n_26,am_addmul_16s_16s_14ns_31_4_1_U10_n_27,am_addmul_16s_16s_14ns_31_4_1_U10_n_28,am_addmul_16s_16s_14ns_31_4_1_U10_n_29,am_addmul_16s_16s_14ns_31_4_1_U10_n_30}),
        .ap_CS_fsm_state22(ap_CS_fsm_state22),
        .ap_CS_fsm_state38(ap_CS_fsm_state38),
        .ap_CS_fsm_state39(ap_CS_fsm_state39),
        .ap_CS_fsm_state40(ap_CS_fsm_state40),
        .ap_clk(ap_clk),
        .grp_FIR_filter_fu_188_ap_ce(grp_FIR_filter_fu_188_ap_ce));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_ama_addmuladd_16s_16s_12s_28s_29_4_1 ama_addmuladd_16s_16s_12s_28s_29_4_1_U25
       (.D({ama_addmuladd_16s_16s_12s_28s_29_4_1_U25_n_0,ama_addmuladd_16s_16s_12s_28s_29_4_1_U25_n_1,ama_addmuladd_16s_16s_12s_28s_29_4_1_U25_n_2,ama_addmuladd_16s_16s_12s_28s_29_4_1_U25_n_3,ama_addmuladd_16s_16s_12s_28s_29_4_1_U25_n_4,ama_addmuladd_16s_16s_12s_28s_29_4_1_U25_n_5,ama_addmuladd_16s_16s_12s_28s_29_4_1_U25_n_6,ama_addmuladd_16s_16s_12s_28s_29_4_1_U25_n_7,ama_addmuladd_16s_16s_12s_28s_29_4_1_U25_n_8,ama_addmuladd_16s_16s_12s_28s_29_4_1_U25_n_9,ama_addmuladd_16s_16s_12s_28s_29_4_1_U25_n_10,ama_addmuladd_16s_16s_12s_28s_29_4_1_U25_n_11,ama_addmuladd_16s_16s_12s_28s_29_4_1_U25_n_12,ama_addmuladd_16s_16s_12s_28s_29_4_1_U25_n_13,ama_addmuladd_16s_16s_12s_28s_29_4_1_U25_n_14,ama_addmuladd_16s_16s_12s_28s_29_4_1_U25_n_15,ama_addmuladd_16s_16s_12s_28s_29_4_1_U25_n_16,ama_addmuladd_16s_16s_12s_28s_29_4_1_U25_n_17,ama_addmuladd_16s_16s_12s_28s_29_4_1_U25_n_18,ama_addmuladd_16s_16s_12s_28s_29_4_1_U25_n_19,ama_addmuladd_16s_16s_12s_28s_29_4_1_U25_n_20,ama_addmuladd_16s_16s_12s_28s_29_4_1_U25_n_21,ama_addmuladd_16s_16s_12s_28s_29_4_1_U25_n_22,ama_addmuladd_16s_16s_12s_28s_29_4_1_U25_n_23,ama_addmuladd_16s_16s_12s_28s_29_4_1_U25_n_24,ama_addmuladd_16s_16s_12s_28s_29_4_1_U25_n_25,ama_addmuladd_16s_16s_12s_28s_29_4_1_U25_n_26,ama_addmuladd_16s_16s_12s_28s_29_4_1_U25_n_27,ama_addmuladd_16s_16s_12s_28s_29_4_1_U25_n_28}),
        .DOUTADOUT(H_filter_FIR_kernel_q1),
        .P({ama_addmuladd_16s_16s_10ns_28s_28_4_1_U12_n_0,ama_addmuladd_16s_16s_10ns_28s_28_4_1_U12_n_1,ama_addmuladd_16s_16s_10ns_28s_28_4_1_U12_n_2,ama_addmuladd_16s_16s_10ns_28s_28_4_1_U12_n_3,ama_addmuladd_16s_16s_10ns_28s_28_4_1_U12_n_4,ama_addmuladd_16s_16s_10ns_28s_28_4_1_U12_n_5,ama_addmuladd_16s_16s_10ns_28s_28_4_1_U12_n_6,ama_addmuladd_16s_16s_10ns_28s_28_4_1_U12_n_7,ama_addmuladd_16s_16s_10ns_28s_28_4_1_U12_n_8,ama_addmuladd_16s_16s_10ns_28s_28_4_1_U12_n_9,ama_addmuladd_16s_16s_10ns_28s_28_4_1_U12_n_10,ama_addmuladd_16s_16s_10ns_28s_28_4_1_U12_n_11,ama_addmuladd_16s_16s_10ns_28s_28_4_1_U12_n_12,ama_addmuladd_16s_16s_10ns_28s_28_4_1_U12_n_13,ama_addmuladd_16s_16s_10ns_28s_28_4_1_U12_n_14,ama_addmuladd_16s_16s_10ns_28s_28_4_1_U12_n_15,ama_addmuladd_16s_16s_10ns_28s_28_4_1_U12_n_16,ama_addmuladd_16s_16s_10ns_28s_28_4_1_U12_n_17,ama_addmuladd_16s_16s_10ns_28s_28_4_1_U12_n_18,ama_addmuladd_16s_16s_10ns_28s_28_4_1_U12_n_19,ama_addmuladd_16s_16s_10ns_28s_28_4_1_U12_n_20,ama_addmuladd_16s_16s_10ns_28s_28_4_1_U12_n_21,ama_addmuladd_16s_16s_10ns_28s_28_4_1_U12_n_22,ama_addmuladd_16s_16s_10ns_28s_28_4_1_U12_n_23,ama_addmuladd_16s_16s_10ns_28s_28_4_1_U12_n_24,ama_addmuladd_16s_16s_10ns_28s_28_4_1_U12_n_25,ama_addmuladd_16s_16s_10ns_28s_28_4_1_U12_n_26,ama_addmuladd_16s_16s_10ns_28s_28_4_1_U12_n_27}),
        .ap_CS_fsm_state24(ap_CS_fsm_state24),
        .ap_CS_fsm_state35(ap_CS_fsm_state35),
        .ap_CS_fsm_state39(ap_CS_fsm_state39),
        .ap_CS_fsm_state40(ap_CS_fsm_state40),
        .ap_CS_fsm_state41(ap_CS_fsm_state41),
        .ap_CS_fsm_state42(ap_CS_fsm_state42),
        .ap_clk(ap_clk),
        .grp_FIR_filter_fu_188_ap_ce(grp_FIR_filter_fu_188_ap_ce));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_ama_addmuladd_16s_16s_13s_29s_30_4_1 ama_addmuladd_16s_16s_13s_29s_30_4_1_U24
       (.A(H_filter_FIR_kernel_q0),
        .D({ama_addmuladd_16s_16s_13s_29s_30_4_1_U24_n_0,ama_addmuladd_16s_16s_13s_29s_30_4_1_U24_n_1,ama_addmuladd_16s_16s_13s_29s_30_4_1_U24_n_2,ama_addmuladd_16s_16s_13s_29s_30_4_1_U24_n_3,ama_addmuladd_16s_16s_13s_29s_30_4_1_U24_n_4,ama_addmuladd_16s_16s_13s_29s_30_4_1_U24_n_5,ama_addmuladd_16s_16s_13s_29s_30_4_1_U24_n_6,ama_addmuladd_16s_16s_13s_29s_30_4_1_U24_n_7,ama_addmuladd_16s_16s_13s_29s_30_4_1_U24_n_8,ama_addmuladd_16s_16s_13s_29s_30_4_1_U24_n_9,ama_addmuladd_16s_16s_13s_29s_30_4_1_U24_n_10,ama_addmuladd_16s_16s_13s_29s_30_4_1_U24_n_11,ama_addmuladd_16s_16s_13s_29s_30_4_1_U24_n_12,ama_addmuladd_16s_16s_13s_29s_30_4_1_U24_n_13,ama_addmuladd_16s_16s_13s_29s_30_4_1_U24_n_14,ama_addmuladd_16s_16s_13s_29s_30_4_1_U24_n_15,ama_addmuladd_16s_16s_13s_29s_30_4_1_U24_n_16,ama_addmuladd_16s_16s_13s_29s_30_4_1_U24_n_17,ama_addmuladd_16s_16s_13s_29s_30_4_1_U24_n_18,ama_addmuladd_16s_16s_13s_29s_30_4_1_U24_n_19,ama_addmuladd_16s_16s_13s_29s_30_4_1_U24_n_20,ama_addmuladd_16s_16s_13s_29s_30_4_1_U24_n_21,ama_addmuladd_16s_16s_13s_29s_30_4_1_U24_n_22,ama_addmuladd_16s_16s_13s_29s_30_4_1_U24_n_23,ama_addmuladd_16s_16s_13s_29s_30_4_1_U24_n_24,ama_addmuladd_16s_16s_13s_29s_30_4_1_U24_n_25,ama_addmuladd_16s_16s_13s_29s_30_4_1_U24_n_26,ama_addmuladd_16s_16s_13s_29s_30_4_1_U24_n_27,ama_addmuladd_16s_16s_13s_29s_30_4_1_U24_n_28,ama_addmuladd_16s_16s_13s_29s_30_4_1_U24_n_29}),
        .DOUTADOUT(H_filter_FIR_kernel_q1),
        .E(reg_5930),
        .P({ama_addmuladd_16s_16s_11s_29s_29_4_1_U11_n_0,ama_addmuladd_16s_16s_11s_29s_29_4_1_U11_n_1,ama_addmuladd_16s_16s_11s_29s_29_4_1_U11_n_2,ama_addmuladd_16s_16s_11s_29s_29_4_1_U11_n_3,ama_addmuladd_16s_16s_11s_29s_29_4_1_U11_n_4,ama_addmuladd_16s_16s_11s_29s_29_4_1_U11_n_5,ama_addmuladd_16s_16s_11s_29s_29_4_1_U11_n_6,ama_addmuladd_16s_16s_11s_29s_29_4_1_U11_n_7,ama_addmuladd_16s_16s_11s_29s_29_4_1_U11_n_8,ama_addmuladd_16s_16s_11s_29s_29_4_1_U11_n_9,ama_addmuladd_16s_16s_11s_29s_29_4_1_U11_n_10,ama_addmuladd_16s_16s_11s_29s_29_4_1_U11_n_11,ama_addmuladd_16s_16s_11s_29s_29_4_1_U11_n_12,ama_addmuladd_16s_16s_11s_29s_29_4_1_U11_n_13,ama_addmuladd_16s_16s_11s_29s_29_4_1_U11_n_14,ama_addmuladd_16s_16s_11s_29s_29_4_1_U11_n_15,ama_addmuladd_16s_16s_11s_29s_29_4_1_U11_n_16,ama_addmuladd_16s_16s_11s_29s_29_4_1_U11_n_17,ama_addmuladd_16s_16s_11s_29s_29_4_1_U11_n_18,ama_addmuladd_16s_16s_11s_29s_29_4_1_U11_n_19,ama_addmuladd_16s_16s_11s_29s_29_4_1_U11_n_20,ama_addmuladd_16s_16s_11s_29s_29_4_1_U11_n_21,ama_addmuladd_16s_16s_11s_29s_29_4_1_U11_n_22,ama_addmuladd_16s_16s_11s_29s_29_4_1_U11_n_23,ama_addmuladd_16s_16s_11s_29s_29_4_1_U11_n_24,ama_addmuladd_16s_16s_11s_29s_29_4_1_U11_n_25,ama_addmuladd_16s_16s_11s_29s_29_4_1_U11_n_26,ama_addmuladd_16s_16s_11s_29s_29_4_1_U11_n_27,ama_addmuladd_16s_16s_11s_29s_29_4_1_U11_n_28}),
        .ap_CS_fsm_state22(ap_CS_fsm_state22),
        .ap_CS_fsm_state38(ap_CS_fsm_state38),
        .ap_CS_fsm_state39(ap_CS_fsm_state39),
        .ap_CS_fsm_state40(ap_CS_fsm_state40),
        .ap_CS_fsm_state41(ap_CS_fsm_state41),
        .ap_clk(ap_clk),
        .grp_FIR_filter_fu_188_ap_ce(grp_FIR_filter_fu_188_ap_ce));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_ama_addmuladd_16s_16s_4ns_23s_23_4_1 ama_addmuladd_16s_16s_4ns_23s_23_4_1_U32
       (.D({ama_addmuladd_16s_16s_4ns_23s_23_4_1_U32_n_0,ama_addmuladd_16s_16s_4ns_23s_23_4_1_U32_n_1,ama_addmuladd_16s_16s_4ns_23s_23_4_1_U32_n_2,ama_addmuladd_16s_16s_4ns_23s_23_4_1_U32_n_3,ama_addmuladd_16s_16s_4ns_23s_23_4_1_U32_n_4,ama_addmuladd_16s_16s_4ns_23s_23_4_1_U32_n_5,ama_addmuladd_16s_16s_4ns_23s_23_4_1_U32_n_6,ama_addmuladd_16s_16s_4ns_23s_23_4_1_U32_n_7,ama_addmuladd_16s_16s_4ns_23s_23_4_1_U32_n_8,ama_addmuladd_16s_16s_4ns_23s_23_4_1_U32_n_9,ama_addmuladd_16s_16s_4ns_23s_23_4_1_U32_n_10,ama_addmuladd_16s_16s_4ns_23s_23_4_1_U32_n_11,ama_addmuladd_16s_16s_4ns_23s_23_4_1_U32_n_12,ama_addmuladd_16s_16s_4ns_23s_23_4_1_U32_n_13,ama_addmuladd_16s_16s_4ns_23s_23_4_1_U32_n_14,ama_addmuladd_16s_16s_4ns_23s_23_4_1_U32_n_15,ama_addmuladd_16s_16s_4ns_23s_23_4_1_U32_n_16,ama_addmuladd_16s_16s_4ns_23s_23_4_1_U32_n_17,ama_addmuladd_16s_16s_4ns_23s_23_4_1_U32_n_18,ama_addmuladd_16s_16s_4ns_23s_23_4_1_U32_n_19,ama_addmuladd_16s_16s_4ns_23s_23_4_1_U32_n_20,ama_addmuladd_16s_16s_4ns_23s_23_4_1_U32_n_21,ama_addmuladd_16s_16s_4ns_23s_23_4_1_U32_n_22}),
        .DOUTADOUT(H_filter_FIR_kernel_q1),
        .DSP_ALU_INST({H_filter_FIR_kernel_U_n_406,H_filter_FIR_kernel_U_n_407,H_filter_FIR_kernel_U_n_408,H_filter_FIR_kernel_U_n_409,H_filter_FIR_kernel_U_n_410,H_filter_FIR_kernel_U_n_411,H_filter_FIR_kernel_U_n_412,H_filter_FIR_kernel_U_n_413,H_filter_FIR_kernel_U_n_414,H_filter_FIR_kernel_U_n_415,H_filter_FIR_kernel_U_n_416,H_filter_FIR_kernel_U_n_417,H_filter_FIR_kernel_U_n_418,H_filter_FIR_kernel_U_n_419,H_filter_FIR_kernel_U_n_420,H_filter_FIR_kernel_U_n_421}),
        .E(reg_719),
        .P({am_addmul_17s_17s_6s_23_4_1_U17_n_0,am_addmul_17s_17s_6s_23_4_1_U17_n_1,am_addmul_17s_17s_6s_23_4_1_U17_n_2,am_addmul_17s_17s_6s_23_4_1_U17_n_3,am_addmul_17s_17s_6s_23_4_1_U17_n_4,am_addmul_17s_17s_6s_23_4_1_U17_n_5,am_addmul_17s_17s_6s_23_4_1_U17_n_6,am_addmul_17s_17s_6s_23_4_1_U17_n_7,am_addmul_17s_17s_6s_23_4_1_U17_n_8,am_addmul_17s_17s_6s_23_4_1_U17_n_9,am_addmul_17s_17s_6s_23_4_1_U17_n_10,am_addmul_17s_17s_6s_23_4_1_U17_n_11,am_addmul_17s_17s_6s_23_4_1_U17_n_12,am_addmul_17s_17s_6s_23_4_1_U17_n_13,am_addmul_17s_17s_6s_23_4_1_U17_n_14,am_addmul_17s_17s_6s_23_4_1_U17_n_15,am_addmul_17s_17s_6s_23_4_1_U17_n_16,am_addmul_17s_17s_6s_23_4_1_U17_n_17,am_addmul_17s_17s_6s_23_4_1_U17_n_18,am_addmul_17s_17s_6s_23_4_1_U17_n_19,am_addmul_17s_17s_6s_23_4_1_U17_n_20,am_addmul_17s_17s_6s_23_4_1_U17_n_21,am_addmul_17s_17s_6s_23_4_1_U17_n_22}),
        .ap_CS_fsm_state27(ap_CS_fsm_state27),
        .ap_CS_fsm_state29(ap_CS_fsm_state29),
        .ap_CS_fsm_state46(ap_CS_fsm_state46),
        .ap_CS_fsm_state47(ap_CS_fsm_state47),
        .ap_CS_fsm_state48(ap_CS_fsm_state48),
        .ap_CS_fsm_state49(ap_CS_fsm_state49),
        .ap_clk(ap_clk),
        .grp_FIR_filter_fu_188_ap_ce(grp_FIR_filter_fu_188_ap_ce));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_ama_addmuladd_16s_16s_6ns_31s_31_4_1 ama_addmuladd_16s_16s_6ns_31s_31_4_1_U45
       (.C(FIR_accu32_6_fu_1819_p2),
        .DI(ama_addmuladd_16s_16s_6ns_31s_31_4_1_U45_n_41),
        .DOUTADOUT(H_filter_FIR_kernel_q1),
        .DSP_ALU_INST({H_filter_FIR_kernel_U_n_309,H_filter_FIR_kernel_U_n_310,H_filter_FIR_kernel_U_n_311,H_filter_FIR_kernel_U_n_312,H_filter_FIR_kernel_U_n_313,H_filter_FIR_kernel_U_n_314,H_filter_FIR_kernel_U_n_315,H_filter_FIR_kernel_U_n_316,H_filter_FIR_kernel_U_n_317,H_filter_FIR_kernel_U_n_318,H_filter_FIR_kernel_U_n_319,H_filter_FIR_kernel_U_n_320,H_filter_FIR_kernel_U_n_321,H_filter_FIR_kernel_U_n_322,H_filter_FIR_kernel_U_n_323,H_filter_FIR_kernel_U_n_324}),
        .DSP_OUTPUT_INST(CEA2),
        .E(ama_addmuladd_16s_16s_6ns_31s_31_4_1_U45_n_29),
        .P({ama_addmuladd_16s_16s_6ns_31s_31_4_1_U45_n_0,ama_addmuladd_16s_16s_6ns_31s_31_4_1_U45_n_1,ama_addmuladd_16s_16s_6ns_31s_31_4_1_U45_n_2,ama_addmuladd_16s_16s_6ns_31s_31_4_1_U45_n_3,ama_addmuladd_16s_16s_6ns_31s_31_4_1_U45_n_4,ama_addmuladd_16s_16s_6ns_31s_31_4_1_U45_n_5,ama_addmuladd_16s_16s_6ns_31s_31_4_1_U45_n_6,ama_addmuladd_16s_16s_6ns_31s_31_4_1_U45_n_7,ama_addmuladd_16s_16s_6ns_31s_31_4_1_U45_n_8,ama_addmuladd_16s_16s_6ns_31s_31_4_1_U45_n_9,ama_addmuladd_16s_16s_6ns_31s_31_4_1_U45_n_10,ama_addmuladd_16s_16s_6ns_31s_31_4_1_U45_n_11,ama_addmuladd_16s_16s_6ns_31s_31_4_1_U45_n_12,ama_addmuladd_16s_16s_6ns_31s_31_4_1_U45_n_13,ama_addmuladd_16s_16s_6ns_31s_31_4_1_U45_n_14,ama_addmuladd_16s_16s_6ns_31s_31_4_1_U45_n_15,ama_addmuladd_16s_16s_6ns_31s_31_4_1_U45_n_16,ama_addmuladd_16s_16s_6ns_31s_31_4_1_U45_n_17,ama_addmuladd_16s_16s_6ns_31s_31_4_1_U45_n_18,ama_addmuladd_16s_16s_6ns_31s_31_4_1_U45_n_19,ama_addmuladd_16s_16s_6ns_31s_31_4_1_U45_n_20,ama_addmuladd_16s_16s_6ns_31s_31_4_1_U45_n_21,ama_addmuladd_16s_16s_6ns_31s_31_4_1_U45_n_22,ama_addmuladd_16s_16s_6ns_31s_31_4_1_U45_n_23,ama_addmuladd_16s_16s_6ns_31s_31_4_1_U45_n_24,ama_addmuladd_16s_16s_6ns_31s_31_4_1_U45_n_25,ama_addmuladd_16s_16s_6ns_31s_31_4_1_U45_n_26,ama_addmuladd_16s_16s_6ns_31s_31_4_1_U45_n_27,ama_addmuladd_16s_16s_6ns_31s_31_4_1_U45_n_28}),
        .Q(add_ln66_50_reg_2708[24]),
        .S({ama_addmuladd_16s_16s_6ns_31s_31_4_1_U45_n_30,ama_addmuladd_16s_16s_6ns_31s_31_4_1_U45_n_31,ama_addmuladd_16s_16s_6ns_31s_31_4_1_U45_n_32,ama_addmuladd_16s_16s_6ns_31s_31_4_1_U45_n_33,ama_addmuladd_16s_16s_6ns_31s_31_4_1_U45_n_34,ama_addmuladd_16s_16s_6ns_31s_31_4_1_U45_n_35,ama_addmuladd_16s_16s_6ns_31s_31_4_1_U45_n_36}),
        .\add_ln66_23_reg_2647_reg[0] (ama_addmuladd_16s_16s_6ns_31s_31_4_1_U45_n_44),
        .\add_ln66_23_reg_2647_reg[29] (ama_addmuladd_16s_16s_6ns_31s_31_4_1_U45_n_39),
        .\add_ln66_23_reg_2647_reg[29]_0 (ama_addmuladd_16s_16s_6ns_31s_31_4_1_U45_n_43),
        .\add_ln66_34_reg_2652_reg[26] (ama_addmuladd_16s_16s_6ns_31s_31_4_1_U45_n_38),
        .\add_ln66_36_reg_2662_reg[24] (ama_addmuladd_16s_16s_6ns_31s_31_4_1_U45_n_37),
        .\add_ln66_45_reg_2693_reg[25] (ama_addmuladd_16s_16s_6ns_31s_31_4_1_U45_n_42),
        .\ap_CS_fsm_reg[58] (ama_addmuladd_16s_16s_6ns_31s_31_4_1_U45_n_40),
        .ap_CS_fsm_state13(ap_CS_fsm_state13),
        .ap_CS_fsm_state48(ap_CS_fsm_state48),
        .ap_CS_fsm_state50(ap_CS_fsm_state50),
        .ap_CS_fsm_state59(ap_CS_fsm_state59),
        .ap_CS_fsm_state60(ap_CS_fsm_state60),
        .ap_CS_fsm_state61(ap_CS_fsm_state61),
        .ap_clk(ap_clk),
        .grp_FIR_filter_fu_188_ap_ce(grp_FIR_filter_fu_188_ap_ce),
        .p_reg_reg_i_130(add_ln66_36_reg_2662[25:24]),
        .p_reg_reg_i_2__3({add_ln66_23_reg_2647[30:29],add_ln66_23_reg_2647[0]}),
        .p_reg_reg_i_5__3(reg_658[0]),
        .p_reg_reg_i_67(add_ln66_34_reg_2652[27:26]),
        .p_reg_reg_i_79(add_ln66_45_reg_2693[25]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_ama_addmuladd_16s_16s_7ns_24s_25_4_1 ama_addmuladd_16s_16s_7ns_24s_25_4_1_U43
       (.C(FIR_accu32_6_fu_1819_p2),
        .DI(ama_addmuladd_16s_16s_6ns_31s_31_4_1_U45_n_41),
        .DOUTADOUT(H_filter_FIR_kernel_q1),
        .DSP_C_DATA_INST(ama_addmuladd_16s_16s_6ns_31s_31_4_1_U45_n_44),
        .DSP_C_DATA_INST_0(ama_addmuladd_16s_16s_6ns_31s_31_4_1_U45_n_43),
        .DSP_C_DATA_INST_1(ama_addmuladd_16s_16s_6ns_31s_31_4_1_U45_n_39),
        .DSP_PREADD_INST({H_filter_FIR_kernel_U_n_110,H_filter_FIR_kernel_U_n_111,H_filter_FIR_kernel_U_n_112,H_filter_FIR_kernel_U_n_113,H_filter_FIR_kernel_U_n_114,H_filter_FIR_kernel_U_n_115,H_filter_FIR_kernel_U_n_116,H_filter_FIR_kernel_U_n_117,H_filter_FIR_kernel_U_n_118,H_filter_FIR_kernel_U_n_119,H_filter_FIR_kernel_U_n_120,H_filter_FIR_kernel_U_n_121,H_filter_FIR_kernel_U_n_122,H_filter_FIR_kernel_U_n_123,H_filter_FIR_kernel_U_n_124,H_filter_FIR_kernel_U_n_125}),
        .E(ama_addmuladd_16s_16s_7ns_24s_25_4_1_U43_n_0),
        .P({ama_addmuladd_16s_16s_7s_24s_24_4_1_U22_n_0,ama_addmuladd_16s_16s_7s_24s_24_4_1_U22_n_1,ama_addmuladd_16s_16s_7s_24s_24_4_1_U22_n_2,ama_addmuladd_16s_16s_7s_24s_24_4_1_U22_n_3,ama_addmuladd_16s_16s_7s_24s_24_4_1_U22_n_4,ama_addmuladd_16s_16s_7s_24s_24_4_1_U22_n_5,ama_addmuladd_16s_16s_7s_24s_24_4_1_U22_n_6,ama_addmuladd_16s_16s_7s_24s_24_4_1_U22_n_7,ama_addmuladd_16s_16s_7s_24s_24_4_1_U22_n_8,ama_addmuladd_16s_16s_7s_24s_24_4_1_U22_n_9,ama_addmuladd_16s_16s_7s_24s_24_4_1_U22_n_10,ama_addmuladd_16s_16s_7s_24s_24_4_1_U22_n_11,ama_addmuladd_16s_16s_7s_24s_24_4_1_U22_n_12,ama_addmuladd_16s_16s_7s_24s_24_4_1_U22_n_13,ama_addmuladd_16s_16s_7s_24s_24_4_1_U22_n_14,ama_addmuladd_16s_16s_7s_24s_24_4_1_U22_n_15,ama_addmuladd_16s_16s_7s_24s_24_4_1_U22_n_16,ama_addmuladd_16s_16s_7s_24s_24_4_1_U22_n_17,ama_addmuladd_16s_16s_7s_24s_24_4_1_U22_n_18,ama_addmuladd_16s_16s_7s_24s_24_4_1_U22_n_19,ama_addmuladd_16s_16s_7s_24s_24_4_1_U22_n_20,ama_addmuladd_16s_16s_7s_24s_24_4_1_U22_n_21,ama_addmuladd_16s_16s_7s_24s_24_4_1_U22_n_22,ama_addmuladd_16s_16s_7s_24s_24_4_1_U22_n_23}),
        .Q(add_ln66_23_reg_2647[29:0]),
        .ap_CS_fsm_state26(ap_CS_fsm_state26),
        .ap_CS_fsm_state29(ap_CS_fsm_state29),
        .ap_CS_fsm_state33(ap_CS_fsm_state33),
        .ap_CS_fsm_state45(ap_CS_fsm_state45),
        .ap_CS_fsm_state57(ap_CS_fsm_state57),
        .ap_CS_fsm_state58(ap_CS_fsm_state58),
        .ap_CS_fsm_state59(ap_CS_fsm_state59),
        .ap_CS_fsm_state60(ap_CS_fsm_state60),
        .ap_clk(ap_clk),
        .grp_FIR_filter_fu_188_ap_ce(grp_FIR_filter_fu_188_ap_ce),
        .p_reg_reg_i_112__0(ama_addmuladd_16s_16s_6ns_31s_31_4_1_U45_n_37),
        .p_reg_reg_i_130(add_ln66_36_reg_2662[24:0]),
        .p_reg_reg_i_18__11(add_ln66_34_reg_2652[26:0]),
        .p_reg_reg_i_18__11_0(ama_addmuladd_16s_16s_6ns_31s_31_4_1_U45_n_38),
        .p_reg_reg_i_4__3(reg_658),
        .p_reg_reg_i_67(ama_addmuladd_16s_16s_6ns_31s_31_4_1_U45_n_42),
        .p_reg_reg_i_79(add_ln66_45_reg_2693));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1 ama_addmuladd_16s_16s_7ns_25s_25_4_1_U30
       (.D({ama_addmuladd_16s_16s_7ns_25s_25_4_1_U30_n_0,ama_addmuladd_16s_16s_7ns_25s_25_4_1_U30_n_1,ama_addmuladd_16s_16s_7ns_25s_25_4_1_U30_n_2,ama_addmuladd_16s_16s_7ns_25s_25_4_1_U30_n_3,ama_addmuladd_16s_16s_7ns_25s_25_4_1_U30_n_4,ama_addmuladd_16s_16s_7ns_25s_25_4_1_U30_n_5,ama_addmuladd_16s_16s_7ns_25s_25_4_1_U30_n_6,ama_addmuladd_16s_16s_7ns_25s_25_4_1_U30_n_7,ama_addmuladd_16s_16s_7ns_25s_25_4_1_U30_n_8,ama_addmuladd_16s_16s_7ns_25s_25_4_1_U30_n_9,ama_addmuladd_16s_16s_7ns_25s_25_4_1_U30_n_10,ama_addmuladd_16s_16s_7ns_25s_25_4_1_U30_n_11,ama_addmuladd_16s_16s_7ns_25s_25_4_1_U30_n_12,ama_addmuladd_16s_16s_7ns_25s_25_4_1_U30_n_13,ama_addmuladd_16s_16s_7ns_25s_25_4_1_U30_n_14,ama_addmuladd_16s_16s_7ns_25s_25_4_1_U30_n_15,ama_addmuladd_16s_16s_7ns_25s_25_4_1_U30_n_16,ama_addmuladd_16s_16s_7ns_25s_25_4_1_U30_n_17,ama_addmuladd_16s_16s_7ns_25s_25_4_1_U30_n_18,ama_addmuladd_16s_16s_7ns_25s_25_4_1_U30_n_19,ama_addmuladd_16s_16s_7ns_25s_25_4_1_U30_n_20,ama_addmuladd_16s_16s_7ns_25s_25_4_1_U30_n_21,ama_addmuladd_16s_16s_7ns_25s_25_4_1_U30_n_22,ama_addmuladd_16s_16s_7ns_25s_25_4_1_U30_n_23,ama_addmuladd_16s_16s_7ns_25s_25_4_1_U30_n_24}),
        .DOUTADOUT(H_filter_FIR_kernel_q1),
        .DSP_ALU_INST({H_filter_FIR_kernel_U_n_390,H_filter_FIR_kernel_U_n_391,H_filter_FIR_kernel_U_n_392,H_filter_FIR_kernel_U_n_393,H_filter_FIR_kernel_U_n_394,H_filter_FIR_kernel_U_n_395,H_filter_FIR_kernel_U_n_396,H_filter_FIR_kernel_U_n_397,H_filter_FIR_kernel_U_n_398,H_filter_FIR_kernel_U_n_399,H_filter_FIR_kernel_U_n_400,H_filter_FIR_kernel_U_n_401,H_filter_FIR_kernel_U_n_402,H_filter_FIR_kernel_U_n_403,H_filter_FIR_kernel_U_n_404,H_filter_FIR_kernel_U_n_405}),
        .E(reg_665),
        .P({am_addmul_16s_16s_8s_25_4_1_U16_n_0,am_addmul_16s_16s_8s_25_4_1_U16_n_1,am_addmul_16s_16s_8s_25_4_1_U16_n_2,am_addmul_16s_16s_8s_25_4_1_U16_n_3,am_addmul_16s_16s_8s_25_4_1_U16_n_4,am_addmul_16s_16s_8s_25_4_1_U16_n_5,am_addmul_16s_16s_8s_25_4_1_U16_n_6,am_addmul_16s_16s_8s_25_4_1_U16_n_7,am_addmul_16s_16s_8s_25_4_1_U16_n_8,am_addmul_16s_16s_8s_25_4_1_U16_n_9,am_addmul_16s_16s_8s_25_4_1_U16_n_10,am_addmul_16s_16s_8s_25_4_1_U16_n_11,am_addmul_16s_16s_8s_25_4_1_U16_n_12,am_addmul_16s_16s_8s_25_4_1_U16_n_13,am_addmul_16s_16s_8s_25_4_1_U16_n_14,am_addmul_16s_16s_8s_25_4_1_U16_n_15,am_addmul_16s_16s_8s_25_4_1_U16_n_16,am_addmul_16s_16s_8s_25_4_1_U16_n_17,am_addmul_16s_16s_8s_25_4_1_U16_n_18,am_addmul_16s_16s_8s_25_4_1_U16_n_19,am_addmul_16s_16s_8s_25_4_1_U16_n_20,am_addmul_16s_16s_8s_25_4_1_U16_n_21,am_addmul_16s_16s_8s_25_4_1_U16_n_22,am_addmul_16s_16s_8s_25_4_1_U16_n_23,am_addmul_16s_16s_8s_25_4_1_U16_n_24}),
        .ap_CS_fsm_state14(ap_CS_fsm_state14),
        .ap_CS_fsm_state28(ap_CS_fsm_state28),
        .ap_CS_fsm_state30(ap_CS_fsm_state30),
        .ap_CS_fsm_state44(ap_CS_fsm_state44),
        .ap_CS_fsm_state45(ap_CS_fsm_state45),
        .ap_CS_fsm_state46(ap_CS_fsm_state46),
        .ap_CS_fsm_state47(ap_CS_fsm_state47),
        .ap_clk(ap_clk),
        .grp_FIR_filter_fu_188_ap_ce(grp_FIR_filter_fu_188_ap_ce));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1_22 ama_addmuladd_16s_16s_7ns_25s_25_4_1_U41
       (.A(H_filter_FIR_kernel_q0),
        .C({H_filter_FIR_kernel_U_n_192,H_filter_FIR_kernel_U_n_193,H_filter_FIR_kernel_U_n_194,H_filter_FIR_kernel_U_n_195,H_filter_FIR_kernel_U_n_196,H_filter_FIR_kernel_U_n_197,H_filter_FIR_kernel_U_n_198,H_filter_FIR_kernel_U_n_199,H_filter_FIR_kernel_U_n_200,H_filter_FIR_kernel_U_n_201,H_filter_FIR_kernel_U_n_202,H_filter_FIR_kernel_U_n_203,H_filter_FIR_kernel_U_n_204,H_filter_FIR_kernel_U_n_205,H_filter_FIR_kernel_U_n_206,H_filter_FIR_kernel_U_n_207,H_filter_FIR_kernel_U_n_208,H_filter_FIR_kernel_U_n_209,H_filter_FIR_kernel_U_n_210,H_filter_FIR_kernel_U_n_211,H_filter_FIR_kernel_U_n_212,H_filter_FIR_kernel_U_n_213,H_filter_FIR_kernel_U_n_214,H_filter_FIR_kernel_U_n_215,tmp105_cast_fu_1591_p1}),
        .CO(ama_addmuladd_16s_16s_7ns_25s_25_4_1_U41_n_43),
        .D({ama_addmuladd_16s_16s_7ns_25s_25_4_1_U41_n_0,ama_addmuladd_16s_16s_7ns_25s_25_4_1_U41_n_1,ama_addmuladd_16s_16s_7ns_25s_25_4_1_U41_n_2,ama_addmuladd_16s_16s_7ns_25s_25_4_1_U41_n_3,ama_addmuladd_16s_16s_7ns_25s_25_4_1_U41_n_4,ama_addmuladd_16s_16s_7ns_25s_25_4_1_U41_n_5,ama_addmuladd_16s_16s_7ns_25s_25_4_1_U41_n_6,ama_addmuladd_16s_16s_7ns_25s_25_4_1_U41_n_7,ama_addmuladd_16s_16s_7ns_25s_25_4_1_U41_n_8,ama_addmuladd_16s_16s_7ns_25s_25_4_1_U41_n_9,ama_addmuladd_16s_16s_7ns_25s_25_4_1_U41_n_10,ama_addmuladd_16s_16s_7ns_25s_25_4_1_U41_n_11,ama_addmuladd_16s_16s_7ns_25s_25_4_1_U41_n_12,ama_addmuladd_16s_16s_7ns_25s_25_4_1_U41_n_13,ama_addmuladd_16s_16s_7ns_25s_25_4_1_U41_n_14,ama_addmuladd_16s_16s_7ns_25s_25_4_1_U41_n_15,ama_addmuladd_16s_16s_7ns_25s_25_4_1_U41_n_16,ama_addmuladd_16s_16s_7ns_25s_25_4_1_U41_n_17,ama_addmuladd_16s_16s_7ns_25s_25_4_1_U41_n_18,ama_addmuladd_16s_16s_7ns_25s_25_4_1_U41_n_19,ama_addmuladd_16s_16s_7ns_25s_25_4_1_U41_n_20,ama_addmuladd_16s_16s_7ns_25s_25_4_1_U41_n_21,ama_addmuladd_16s_16s_7ns_25s_25_4_1_U41_n_22,ama_addmuladd_16s_16s_7ns_25s_25_4_1_U41_n_23,ama_addmuladd_16s_16s_7ns_25s_25_4_1_U41_n_24}),
        .DSP_PREADD_INST({H_filter_FIR_kernel_U_n_454,H_filter_FIR_kernel_U_n_455,H_filter_FIR_kernel_U_n_456,H_filter_FIR_kernel_U_n_457,H_filter_FIR_kernel_U_n_458,H_filter_FIR_kernel_U_n_459,H_filter_FIR_kernel_U_n_460,H_filter_FIR_kernel_U_n_461,H_filter_FIR_kernel_U_n_462,H_filter_FIR_kernel_U_n_463,H_filter_FIR_kernel_U_n_464,H_filter_FIR_kernel_U_n_465,H_filter_FIR_kernel_U_n_466,H_filter_FIR_kernel_U_n_467,H_filter_FIR_kernel_U_n_468,H_filter_FIR_kernel_U_n_469}),
        .E(ama_addmuladd_16s_16s_7ns_25s_25_4_1_U41_n_25),
        .Q({\reg_762_reg_n_0_[15] ,\reg_762_reg_n_0_[14] ,\reg_762_reg_n_0_[13] ,\reg_762_reg_n_0_[12] ,\reg_762_reg_n_0_[11] ,\reg_762_reg_n_0_[10] ,\reg_762_reg_n_0_[9] ,\reg_762_reg_n_0_[8] ,\reg_762_reg_n_0_[7] ,\reg_762_reg_n_0_[6] ,\reg_762_reg_n_0_[5] ,\reg_762_reg_n_0_[4] ,\reg_762_reg_n_0_[3] ,\reg_762_reg_n_0_[2] ,\reg_762_reg_n_0_[1] ,\reg_762_reg_n_0_[0] }),
        .ap_CS_fsm_state28(ap_CS_fsm_state28),
        .ap_CS_fsm_state45(ap_CS_fsm_state45),
        .ap_CS_fsm_state55(ap_CS_fsm_state55),
        .ap_CS_fsm_state56(ap_CS_fsm_state56),
        .ap_CS_fsm_state57(ap_CS_fsm_state57),
        .ap_CS_fsm_state58(ap_CS_fsm_state58),
        .ap_clk(ap_clk),
        .grp_FIR_filter_fu_188_ap_ce(grp_FIR_filter_fu_188_ap_ce),
        .p_reg_reg_i_73({\reg_541_reg_n_0_[15] ,\reg_541_reg_n_0_[14] ,\reg_541_reg_n_0_[13] ,\reg_541_reg_n_0_[12] ,\reg_541_reg_n_0_[11] ,\reg_541_reg_n_0_[10] ,\reg_541_reg_n_0_[9] ,\reg_541_reg_n_0_[8] ,\reg_541_reg_n_0_[7] ,\reg_541_reg_n_0_[6] ,\reg_541_reg_n_0_[5] ,\reg_541_reg_n_0_[4] ,\reg_541_reg_n_0_[3] ,\reg_541_reg_n_0_[2] ,\reg_541_reg_n_0_[1] ,\reg_541_reg_n_0_[0] }),
        .p_reg_reg_i_73_0(reg_632),
        .p_reg_reg_i_76(reg_725),
        .tmp610_fu_1567_p2(tmp610_fu_1567_p2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_26_4_1 ama_addmuladd_16s_16s_7ns_25s_26_4_1_U40
       (.A(H_filter_FIR_kernel_q0),
        .D({ama_addmuladd_16s_16s_7ns_25s_26_4_1_U40_n_0,ama_addmuladd_16s_16s_7ns_25s_26_4_1_U40_n_1,ama_addmuladd_16s_16s_7ns_25s_26_4_1_U40_n_2,ama_addmuladd_16s_16s_7ns_25s_26_4_1_U40_n_3,ama_addmuladd_16s_16s_7ns_25s_26_4_1_U40_n_4,ama_addmuladd_16s_16s_7ns_25s_26_4_1_U40_n_5,ama_addmuladd_16s_16s_7ns_25s_26_4_1_U40_n_6,ama_addmuladd_16s_16s_7ns_25s_26_4_1_U40_n_7,ama_addmuladd_16s_16s_7ns_25s_26_4_1_U40_n_8,ama_addmuladd_16s_16s_7ns_25s_26_4_1_U40_n_9,ama_addmuladd_16s_16s_7ns_25s_26_4_1_U40_n_10,ama_addmuladd_16s_16s_7ns_25s_26_4_1_U40_n_11,ama_addmuladd_16s_16s_7ns_25s_26_4_1_U40_n_12,ama_addmuladd_16s_16s_7ns_25s_26_4_1_U40_n_13,ama_addmuladd_16s_16s_7ns_25s_26_4_1_U40_n_14,ama_addmuladd_16s_16s_7ns_25s_26_4_1_U40_n_15,ama_addmuladd_16s_16s_7ns_25s_26_4_1_U40_n_16,ama_addmuladd_16s_16s_7ns_25s_26_4_1_U40_n_17,ama_addmuladd_16s_16s_7ns_25s_26_4_1_U40_n_18,ama_addmuladd_16s_16s_7ns_25s_26_4_1_U40_n_19,ama_addmuladd_16s_16s_7ns_25s_26_4_1_U40_n_20,ama_addmuladd_16s_16s_7ns_25s_26_4_1_U40_n_21,ama_addmuladd_16s_16s_7ns_25s_26_4_1_U40_n_22,ama_addmuladd_16s_16s_7ns_25s_26_4_1_U40_n_23,ama_addmuladd_16s_16s_7ns_25s_26_4_1_U40_n_24,ama_addmuladd_16s_16s_7ns_25s_26_4_1_U40_n_25}),
        .DSP_ALU_INST({H_filter_FIR_kernel_U_n_342,H_filter_FIR_kernel_U_n_343,H_filter_FIR_kernel_U_n_344,H_filter_FIR_kernel_U_n_345,H_filter_FIR_kernel_U_n_346,H_filter_FIR_kernel_U_n_347,H_filter_FIR_kernel_U_n_348,H_filter_FIR_kernel_U_n_349,H_filter_FIR_kernel_U_n_350,H_filter_FIR_kernel_U_n_351,H_filter_FIR_kernel_U_n_352,H_filter_FIR_kernel_U_n_353,H_filter_FIR_kernel_U_n_354,H_filter_FIR_kernel_U_n_355,H_filter_FIR_kernel_U_n_356,H_filter_FIR_kernel_U_n_357}),
        .DSP_PREADD_INST(reg_7070),
        .E(ama_addmuladd_16s_16s_7ns_25s_26_4_1_U40_n_26),
        .P({ama_addmuladd_16s_16s_8s_25s_25_4_1_U21_n_0,ama_addmuladd_16s_16s_8s_25s_25_4_1_U21_n_1,ama_addmuladd_16s_16s_8s_25s_25_4_1_U21_n_2,ama_addmuladd_16s_16s_8s_25s_25_4_1_U21_n_3,ama_addmuladd_16s_16s_8s_25s_25_4_1_U21_n_4,ama_addmuladd_16s_16s_8s_25s_25_4_1_U21_n_5,ama_addmuladd_16s_16s_8s_25s_25_4_1_U21_n_6,ama_addmuladd_16s_16s_8s_25s_25_4_1_U21_n_7,ama_addmuladd_16s_16s_8s_25s_25_4_1_U21_n_8,ama_addmuladd_16s_16s_8s_25s_25_4_1_U21_n_9,ama_addmuladd_16s_16s_8s_25s_25_4_1_U21_n_10,ama_addmuladd_16s_16s_8s_25s_25_4_1_U21_n_11,ama_addmuladd_16s_16s_8s_25s_25_4_1_U21_n_12,ama_addmuladd_16s_16s_8s_25s_25_4_1_U21_n_13,ama_addmuladd_16s_16s_8s_25s_25_4_1_U21_n_14,ama_addmuladd_16s_16s_8s_25s_25_4_1_U21_n_15,ama_addmuladd_16s_16s_8s_25s_25_4_1_U21_n_16,ama_addmuladd_16s_16s_8s_25s_25_4_1_U21_n_17,ama_addmuladd_16s_16s_8s_25s_25_4_1_U21_n_18,ama_addmuladd_16s_16s_8s_25s_25_4_1_U21_n_19,ama_addmuladd_16s_16s_8s_25s_25_4_1_U21_n_20,ama_addmuladd_16s_16s_8s_25s_25_4_1_U21_n_21,ama_addmuladd_16s_16s_8s_25s_25_4_1_U21_n_22,ama_addmuladd_16s_16s_8s_25s_25_4_1_U21_n_23,ama_addmuladd_16s_16s_8s_25s_25_4_1_U21_n_24}),
        .ap_CS_fsm_state29(ap_CS_fsm_state29),
        .ap_CS_fsm_state32(ap_CS_fsm_state32),
        .ap_CS_fsm_state54(ap_CS_fsm_state54),
        .ap_CS_fsm_state55(ap_CS_fsm_state55),
        .ap_CS_fsm_state56(ap_CS_fsm_state56),
        .ap_CS_fsm_state57(ap_CS_fsm_state57),
        .ap_clk(ap_clk),
        .grp_FIR_filter_fu_188_ap_ce(grp_FIR_filter_fu_188_ap_ce));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_ama_addmuladd_16s_16s_7s_24s_24_4_1 ama_addmuladd_16s_16s_7s_24s_24_4_1_U22
       (.A(H_filter_FIR_kernel_q0),
        .DSP_ALU_INST({am_addmul_16s_16s_8s_24_4_1_U9_n_0,am_addmul_16s_16s_8s_24_4_1_U9_n_1,am_addmul_16s_16s_8s_24_4_1_U9_n_2,am_addmul_16s_16s_8s_24_4_1_U9_n_3,am_addmul_16s_16s_8s_24_4_1_U9_n_4,am_addmul_16s_16s_8s_24_4_1_U9_n_5,am_addmul_16s_16s_8s_24_4_1_U9_n_6,am_addmul_16s_16s_8s_24_4_1_U9_n_7,am_addmul_16s_16s_8s_24_4_1_U9_n_8,am_addmul_16s_16s_8s_24_4_1_U9_n_9,am_addmul_16s_16s_8s_24_4_1_U9_n_10,am_addmul_16s_16s_8s_24_4_1_U9_n_11,am_addmul_16s_16s_8s_24_4_1_U9_n_12,am_addmul_16s_16s_8s_24_4_1_U9_n_13,am_addmul_16s_16s_8s_24_4_1_U9_n_14,am_addmul_16s_16s_8s_24_4_1_U9_n_15,am_addmul_16s_16s_8s_24_4_1_U9_n_16,am_addmul_16s_16s_8s_24_4_1_U9_n_17,am_addmul_16s_16s_8s_24_4_1_U9_n_18,am_addmul_16s_16s_8s_24_4_1_U9_n_19,am_addmul_16s_16s_8s_24_4_1_U9_n_20,am_addmul_16s_16s_8s_24_4_1_U9_n_21,am_addmul_16s_16s_8s_24_4_1_U9_n_22,am_addmul_16s_16s_8s_24_4_1_U9_n_23}),
        .E(reg_7070),
        .P({ama_addmuladd_16s_16s_7s_24s_24_4_1_U22_n_0,ama_addmuladd_16s_16s_7s_24s_24_4_1_U22_n_1,ama_addmuladd_16s_16s_7s_24s_24_4_1_U22_n_2,ama_addmuladd_16s_16s_7s_24s_24_4_1_U22_n_3,ama_addmuladd_16s_16s_7s_24s_24_4_1_U22_n_4,ama_addmuladd_16s_16s_7s_24s_24_4_1_U22_n_5,ama_addmuladd_16s_16s_7s_24s_24_4_1_U22_n_6,ama_addmuladd_16s_16s_7s_24s_24_4_1_U22_n_7,ama_addmuladd_16s_16s_7s_24s_24_4_1_U22_n_8,ama_addmuladd_16s_16s_7s_24s_24_4_1_U22_n_9,ama_addmuladd_16s_16s_7s_24s_24_4_1_U22_n_10,ama_addmuladd_16s_16s_7s_24s_24_4_1_U22_n_11,ama_addmuladd_16s_16s_7s_24s_24_4_1_U22_n_12,ama_addmuladd_16s_16s_7s_24s_24_4_1_U22_n_13,ama_addmuladd_16s_16s_7s_24s_24_4_1_U22_n_14,ama_addmuladd_16s_16s_7s_24s_24_4_1_U22_n_15,ama_addmuladd_16s_16s_7s_24s_24_4_1_U22_n_16,ama_addmuladd_16s_16s_7s_24s_24_4_1_U22_n_17,ama_addmuladd_16s_16s_7s_24s_24_4_1_U22_n_18,ama_addmuladd_16s_16s_7s_24s_24_4_1_U22_n_19,ama_addmuladd_16s_16s_7s_24s_24_4_1_U22_n_20,ama_addmuladd_16s_16s_7s_24s_24_4_1_U22_n_21,ama_addmuladd_16s_16s_7s_24s_24_4_1_U22_n_22,ama_addmuladd_16s_16s_7s_24s_24_4_1_U22_n_23}),
        .ap_CS_fsm_state11(ap_CS_fsm_state11),
        .ap_CS_fsm_state17(ap_CS_fsm_state17),
        .ap_CS_fsm_state26(ap_CS_fsm_state26),
        .ap_CS_fsm_state30(ap_CS_fsm_state30),
        .ap_CS_fsm_state31(ap_CS_fsm_state31),
        .ap_CS_fsm_state32(ap_CS_fsm_state32),
        .ap_CS_fsm_state33(ap_CS_fsm_state33),
        .ap_CS_fsm_state44(ap_CS_fsm_state44),
        .ap_clk(ap_clk),
        .grp_FIR_filter_fu_188_ap_ce(grp_FIR_filter_fu_188_ap_ce));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_ama_addmuladd_16s_16s_7s_25s_25_4_1 ama_addmuladd_16s_16s_7s_25s_25_4_1_U20
       (.A(H_filter_FIR_kernel_q0),
        .DSP_ALU_INST({am_addmul_16s_16s_8ns_25_4_1_U7_n_0,am_addmul_16s_16s_8ns_25_4_1_U7_n_1,am_addmul_16s_16s_8ns_25_4_1_U7_n_2,am_addmul_16s_16s_8ns_25_4_1_U7_n_3,am_addmul_16s_16s_8ns_25_4_1_U7_n_4,am_addmul_16s_16s_8ns_25_4_1_U7_n_5,am_addmul_16s_16s_8ns_25_4_1_U7_n_6,am_addmul_16s_16s_8ns_25_4_1_U7_n_7,am_addmul_16s_16s_8ns_25_4_1_U7_n_8,am_addmul_16s_16s_8ns_25_4_1_U7_n_9,am_addmul_16s_16s_8ns_25_4_1_U7_n_10,am_addmul_16s_16s_8ns_25_4_1_U7_n_11,am_addmul_16s_16s_8ns_25_4_1_U7_n_12,am_addmul_16s_16s_8ns_25_4_1_U7_n_13,am_addmul_16s_16s_8ns_25_4_1_U7_n_14,am_addmul_16s_16s_8ns_25_4_1_U7_n_15,am_addmul_16s_16s_8ns_25_4_1_U7_n_16,am_addmul_16s_16s_8ns_25_4_1_U7_n_17,am_addmul_16s_16s_8ns_25_4_1_U7_n_18,am_addmul_16s_16s_8ns_25_4_1_U7_n_19,am_addmul_16s_16s_8ns_25_4_1_U7_n_20,am_addmul_16s_16s_8ns_25_4_1_U7_n_21,am_addmul_16s_16s_8ns_25_4_1_U7_n_22,am_addmul_16s_16s_8ns_25_4_1_U7_n_23,am_addmul_16s_16s_8ns_25_4_1_U7_n_24}),
        .DSP_PREADD_INST({H_filter_FIR_kernel_U_n_94,H_filter_FIR_kernel_U_n_95,H_filter_FIR_kernel_U_n_96,H_filter_FIR_kernel_U_n_97,H_filter_FIR_kernel_U_n_98,H_filter_FIR_kernel_U_n_99,H_filter_FIR_kernel_U_n_100,H_filter_FIR_kernel_U_n_101,H_filter_FIR_kernel_U_n_102,H_filter_FIR_kernel_U_n_103,H_filter_FIR_kernel_U_n_104,H_filter_FIR_kernel_U_n_105,H_filter_FIR_kernel_U_n_106,H_filter_FIR_kernel_U_n_107,H_filter_FIR_kernel_U_n_108,H_filter_FIR_kernel_U_n_109}),
        .E(ama_addmuladd_16s_16s_9ns_24s_26_4_1_U39_n_27),
        .P({ama_addmuladd_16s_16s_7s_25s_25_4_1_U20_n_0,ama_addmuladd_16s_16s_7s_25s_25_4_1_U20_n_1,ama_addmuladd_16s_16s_7s_25s_25_4_1_U20_n_2,ama_addmuladd_16s_16s_7s_25s_25_4_1_U20_n_3,ama_addmuladd_16s_16s_7s_25s_25_4_1_U20_n_4,ama_addmuladd_16s_16s_7s_25s_25_4_1_U20_n_5,ama_addmuladd_16s_16s_7s_25s_25_4_1_U20_n_6,ama_addmuladd_16s_16s_7s_25s_25_4_1_U20_n_7,ama_addmuladd_16s_16s_7s_25s_25_4_1_U20_n_8,ama_addmuladd_16s_16s_7s_25s_25_4_1_U20_n_9,ama_addmuladd_16s_16s_7s_25s_25_4_1_U20_n_10,ama_addmuladd_16s_16s_7s_25s_25_4_1_U20_n_11,ama_addmuladd_16s_16s_7s_25s_25_4_1_U20_n_12,ama_addmuladd_16s_16s_7s_25s_25_4_1_U20_n_13,ama_addmuladd_16s_16s_7s_25s_25_4_1_U20_n_14,ama_addmuladd_16s_16s_7s_25s_25_4_1_U20_n_15,ama_addmuladd_16s_16s_7s_25s_25_4_1_U20_n_16,ama_addmuladd_16s_16s_7s_25s_25_4_1_U20_n_17,ama_addmuladd_16s_16s_7s_25s_25_4_1_U20_n_18,ama_addmuladd_16s_16s_7s_25s_25_4_1_U20_n_19,ama_addmuladd_16s_16s_7s_25s_25_4_1_U20_n_20,ama_addmuladd_16s_16s_7s_25s_25_4_1_U20_n_21,ama_addmuladd_16s_16s_7s_25s_25_4_1_U20_n_22,ama_addmuladd_16s_16s_7s_25s_25_4_1_U20_n_23,ama_addmuladd_16s_16s_7s_25s_25_4_1_U20_n_24}),
        .ap_CS_fsm_state13(ap_CS_fsm_state13),
        .ap_CS_fsm_state15(ap_CS_fsm_state15),
        .ap_CS_fsm_state28(ap_CS_fsm_state28),
        .ap_CS_fsm_state29(ap_CS_fsm_state29),
        .ap_CS_fsm_state30(ap_CS_fsm_state30),
        .ap_CS_fsm_state31(ap_CS_fsm_state31),
        .ap_clk(ap_clk),
        .grp_FIR_filter_fu_188_ap_ce(grp_FIR_filter_fu_188_ap_ce));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_ama_addmuladd_16s_16s_8ns_24s_25_4_1 ama_addmuladd_16s_16s_8ns_24s_25_4_1_U34
       (.C({H_filter_FIR_kernel_U_n_216,H_filter_FIR_kernel_U_n_217,H_filter_FIR_kernel_U_n_218,H_filter_FIR_kernel_U_n_219,H_filter_FIR_kernel_U_n_220,H_filter_FIR_kernel_U_n_221,H_filter_FIR_kernel_U_n_222,H_filter_FIR_kernel_U_n_223,H_filter_FIR_kernel_U_n_224,H_filter_FIR_kernel_U_n_225,H_filter_FIR_kernel_U_n_226,H_filter_FIR_kernel_U_n_227,H_filter_FIR_kernel_U_n_228,H_filter_FIR_kernel_U_n_229,H_filter_FIR_kernel_U_n_230,H_filter_FIR_kernel_U_n_231,H_filter_FIR_kernel_U_n_232,H_filter_FIR_kernel_U_n_233,H_filter_FIR_kernel_U_n_234,H_filter_FIR_kernel_U_n_235,H_filter_FIR_kernel_U_n_236,H_filter_FIR_kernel_U_n_237,H_filter_FIR_kernel_U_n_238,tmp81_cast_fu_1190_p1}),
        .D({H_filter_FIR_kernel_U_n_309,H_filter_FIR_kernel_U_n_310,H_filter_FIR_kernel_U_n_311,H_filter_FIR_kernel_U_n_312,H_filter_FIR_kernel_U_n_313,H_filter_FIR_kernel_U_n_314,H_filter_FIR_kernel_U_n_315,H_filter_FIR_kernel_U_n_316,H_filter_FIR_kernel_U_n_317,H_filter_FIR_kernel_U_n_318,H_filter_FIR_kernel_U_n_319,H_filter_FIR_kernel_U_n_320,H_filter_FIR_kernel_U_n_321,H_filter_FIR_kernel_U_n_322,H_filter_FIR_kernel_U_n_323,H_filter_FIR_kernel_U_n_324}),
        .DSP_PREADD_INST({H_filter_FIR_kernel_U_n_502,H_filter_FIR_kernel_U_n_503,H_filter_FIR_kernel_U_n_504,H_filter_FIR_kernel_U_n_505,H_filter_FIR_kernel_U_n_506,H_filter_FIR_kernel_U_n_507,H_filter_FIR_kernel_U_n_508,H_filter_FIR_kernel_U_n_509,H_filter_FIR_kernel_U_n_510,H_filter_FIR_kernel_U_n_511,H_filter_FIR_kernel_U_n_512,H_filter_FIR_kernel_U_n_513,H_filter_FIR_kernel_U_n_514,H_filter_FIR_kernel_U_n_515,H_filter_FIR_kernel_U_n_516,H_filter_FIR_kernel_U_n_517}),
        .E(ama_addmuladd_16s_16s_6ns_31s_31_4_1_U45_n_29),
        .P({ama_addmuladd_16s_16s_8ns_24s_25_4_1_U34_n_0,ama_addmuladd_16s_16s_8ns_24s_25_4_1_U34_n_1,ama_addmuladd_16s_16s_8ns_24s_25_4_1_U34_n_2,ama_addmuladd_16s_16s_8ns_24s_25_4_1_U34_n_3,ama_addmuladd_16s_16s_8ns_24s_25_4_1_U34_n_4,ama_addmuladd_16s_16s_8ns_24s_25_4_1_U34_n_5,ama_addmuladd_16s_16s_8ns_24s_25_4_1_U34_n_6,ama_addmuladd_16s_16s_8ns_24s_25_4_1_U34_n_7,ama_addmuladd_16s_16s_8ns_24s_25_4_1_U34_n_8,ama_addmuladd_16s_16s_8ns_24s_25_4_1_U34_n_9,ama_addmuladd_16s_16s_8ns_24s_25_4_1_U34_n_10,ama_addmuladd_16s_16s_8ns_24s_25_4_1_U34_n_11,ama_addmuladd_16s_16s_8ns_24s_25_4_1_U34_n_12,ama_addmuladd_16s_16s_8ns_24s_25_4_1_U34_n_13,ama_addmuladd_16s_16s_8ns_24s_25_4_1_U34_n_14,ama_addmuladd_16s_16s_8ns_24s_25_4_1_U34_n_15,ama_addmuladd_16s_16s_8ns_24s_25_4_1_U34_n_16,ama_addmuladd_16s_16s_8ns_24s_25_4_1_U34_n_17,ama_addmuladd_16s_16s_8ns_24s_25_4_1_U34_n_18,ama_addmuladd_16s_16s_8ns_24s_25_4_1_U34_n_19,ama_addmuladd_16s_16s_8ns_24s_25_4_1_U34_n_20,ama_addmuladd_16s_16s_8ns_24s_25_4_1_U34_n_21,ama_addmuladd_16s_16s_8ns_24s_25_4_1_U34_n_22,ama_addmuladd_16s_16s_8ns_24s_25_4_1_U34_n_23,ama_addmuladd_16s_16s_8ns_24s_25_4_1_U34_n_24}),
        .\ap_CS_fsm_reg[54] (reg_695),
        .ap_CS_fsm_state24(ap_CS_fsm_state24),
        .ap_CS_fsm_state48(ap_CS_fsm_state48),
        .ap_CS_fsm_state49(ap_CS_fsm_state49),
        .ap_CS_fsm_state50(ap_CS_fsm_state50),
        .ap_CS_fsm_state51(ap_CS_fsm_state51),
        .ap_CS_fsm_state55(ap_CS_fsm_state55),
        .ap_clk(ap_clk),
        .grp_FIR_filter_fu_188_ap_ce(grp_FIR_filter_fu_188_ap_ce));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_ama_addmuladd_16s_16s_8ns_27s_27_4_1 ama_addmuladd_16s_16s_8ns_27s_27_4_1_U19
       (.A(H_filter_FIR_kernel_q0),
        .DOUTADOUT(H_filter_FIR_kernel_q1),
        .DSP_ALU_INST({am_addmul_16s_16s_9ns_27_4_1_U6_n_0,am_addmul_16s_16s_9ns_27_4_1_U6_n_1,am_addmul_16s_16s_9ns_27_4_1_U6_n_2,am_addmul_16s_16s_9ns_27_4_1_U6_n_3,am_addmul_16s_16s_9ns_27_4_1_U6_n_4,am_addmul_16s_16s_9ns_27_4_1_U6_n_5,am_addmul_16s_16s_9ns_27_4_1_U6_n_6,am_addmul_16s_16s_9ns_27_4_1_U6_n_7,am_addmul_16s_16s_9ns_27_4_1_U6_n_8,am_addmul_16s_16s_9ns_27_4_1_U6_n_9,am_addmul_16s_16s_9ns_27_4_1_U6_n_10,am_addmul_16s_16s_9ns_27_4_1_U6_n_11,am_addmul_16s_16s_9ns_27_4_1_U6_n_12,am_addmul_16s_16s_9ns_27_4_1_U6_n_13,am_addmul_16s_16s_9ns_27_4_1_U6_n_14,am_addmul_16s_16s_9ns_27_4_1_U6_n_15,am_addmul_16s_16s_9ns_27_4_1_U6_n_16,am_addmul_16s_16s_9ns_27_4_1_U6_n_17,am_addmul_16s_16s_9ns_27_4_1_U6_n_18,am_addmul_16s_16s_9ns_27_4_1_U6_n_19,am_addmul_16s_16s_9ns_27_4_1_U6_n_20,am_addmul_16s_16s_9ns_27_4_1_U6_n_21,am_addmul_16s_16s_9ns_27_4_1_U6_n_22,am_addmul_16s_16s_9ns_27_4_1_U6_n_23,am_addmul_16s_16s_9ns_27_4_1_U6_n_24,am_addmul_16s_16s_9ns_27_4_1_U6_n_25,am_addmul_16s_16s_9ns_27_4_1_U6_n_26}),
        .P({ama_addmuladd_16s_16s_8ns_27s_27_4_1_U19_n_0,ama_addmuladd_16s_16s_8ns_27s_27_4_1_U19_n_1,ama_addmuladd_16s_16s_8ns_27s_27_4_1_U19_n_2,ama_addmuladd_16s_16s_8ns_27s_27_4_1_U19_n_3,ama_addmuladd_16s_16s_8ns_27s_27_4_1_U19_n_4,ama_addmuladd_16s_16s_8ns_27s_27_4_1_U19_n_5,ama_addmuladd_16s_16s_8ns_27s_27_4_1_U19_n_6,ama_addmuladd_16s_16s_8ns_27s_27_4_1_U19_n_7,ama_addmuladd_16s_16s_8ns_27s_27_4_1_U19_n_8,ama_addmuladd_16s_16s_8ns_27s_27_4_1_U19_n_9,ama_addmuladd_16s_16s_8ns_27s_27_4_1_U19_n_10,ama_addmuladd_16s_16s_8ns_27s_27_4_1_U19_n_11,ama_addmuladd_16s_16s_8ns_27s_27_4_1_U19_n_12,ama_addmuladd_16s_16s_8ns_27s_27_4_1_U19_n_13,ama_addmuladd_16s_16s_8ns_27s_27_4_1_U19_n_14,ama_addmuladd_16s_16s_8ns_27s_27_4_1_U19_n_15,ama_addmuladd_16s_16s_8ns_27s_27_4_1_U19_n_16,ama_addmuladd_16s_16s_8ns_27s_27_4_1_U19_n_17,ama_addmuladd_16s_16s_8ns_27s_27_4_1_U19_n_18,ama_addmuladd_16s_16s_8ns_27s_27_4_1_U19_n_19,ama_addmuladd_16s_16s_8ns_27s_27_4_1_U19_n_20,ama_addmuladd_16s_16s_8ns_27s_27_4_1_U19_n_21,ama_addmuladd_16s_16s_8ns_27s_27_4_1_U19_n_22,ama_addmuladd_16s_16s_8ns_27s_27_4_1_U19_n_23,ama_addmuladd_16s_16s_8ns_27s_27_4_1_U19_n_24,ama_addmuladd_16s_16s_8ns_27s_27_4_1_U19_n_25,ama_addmuladd_16s_16s_8ns_27s_27_4_1_U19_n_26}),
        .ap_CS_fsm_state14(ap_CS_fsm_state14),
        .ap_CS_fsm_state15(ap_CS_fsm_state15),
        .ap_CS_fsm_state22(ap_CS_fsm_state22),
        .ap_CS_fsm_state27(ap_CS_fsm_state27),
        .ap_CS_fsm_state28(ap_CS_fsm_state28),
        .ap_CS_fsm_state29(ap_CS_fsm_state29),
        .ap_CS_fsm_state30(ap_CS_fsm_state30),
        .ap_clk(ap_clk),
        .grp_FIR_filter_fu_188_ap_ce(grp_FIR_filter_fu_188_ap_ce));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_ama_addmuladd_16s_16s_8s_25s_25_4_1 ama_addmuladd_16s_16s_8s_25s_25_4_1_U21
       (.DOUTADOUT(H_filter_FIR_kernel_q1),
        .DSP_ALU_INST({am_addmul_16s_16s_8s_25_4_1_U8_n_0,am_addmul_16s_16s_8s_25_4_1_U8_n_1,am_addmul_16s_16s_8s_25_4_1_U8_n_2,am_addmul_16s_16s_8s_25_4_1_U8_n_3,am_addmul_16s_16s_8s_25_4_1_U8_n_4,am_addmul_16s_16s_8s_25_4_1_U8_n_5,am_addmul_16s_16s_8s_25_4_1_U8_n_6,am_addmul_16s_16s_8s_25_4_1_U8_n_7,am_addmul_16s_16s_8s_25_4_1_U8_n_8,am_addmul_16s_16s_8s_25_4_1_U8_n_9,am_addmul_16s_16s_8s_25_4_1_U8_n_10,am_addmul_16s_16s_8s_25_4_1_U8_n_11,am_addmul_16s_16s_8s_25_4_1_U8_n_12,am_addmul_16s_16s_8s_25_4_1_U8_n_13,am_addmul_16s_16s_8s_25_4_1_U8_n_14,am_addmul_16s_16s_8s_25_4_1_U8_n_15,am_addmul_16s_16s_8s_25_4_1_U8_n_16,am_addmul_16s_16s_8s_25_4_1_U8_n_17,am_addmul_16s_16s_8s_25_4_1_U8_n_18,am_addmul_16s_16s_8s_25_4_1_U8_n_19,am_addmul_16s_16s_8s_25_4_1_U8_n_20,am_addmul_16s_16s_8s_25_4_1_U8_n_21,am_addmul_16s_16s_8s_25_4_1_U8_n_22,am_addmul_16s_16s_8s_25_4_1_U8_n_23,am_addmul_16s_16s_8s_25_4_1_U8_n_24}),
        .E(reg_7020),
        .P({ama_addmuladd_16s_16s_8s_25s_25_4_1_U21_n_0,ama_addmuladd_16s_16s_8s_25s_25_4_1_U21_n_1,ama_addmuladd_16s_16s_8s_25s_25_4_1_U21_n_2,ama_addmuladd_16s_16s_8s_25s_25_4_1_U21_n_3,ama_addmuladd_16s_16s_8s_25s_25_4_1_U21_n_4,ama_addmuladd_16s_16s_8s_25s_25_4_1_U21_n_5,ama_addmuladd_16s_16s_8s_25s_25_4_1_U21_n_6,ama_addmuladd_16s_16s_8s_25s_25_4_1_U21_n_7,ama_addmuladd_16s_16s_8s_25s_25_4_1_U21_n_8,ama_addmuladd_16s_16s_8s_25s_25_4_1_U21_n_9,ama_addmuladd_16s_16s_8s_25s_25_4_1_U21_n_10,ama_addmuladd_16s_16s_8s_25s_25_4_1_U21_n_11,ama_addmuladd_16s_16s_8s_25s_25_4_1_U21_n_12,ama_addmuladd_16s_16s_8s_25s_25_4_1_U21_n_13,ama_addmuladd_16s_16s_8s_25s_25_4_1_U21_n_14,ama_addmuladd_16s_16s_8s_25s_25_4_1_U21_n_15,ama_addmuladd_16s_16s_8s_25s_25_4_1_U21_n_16,ama_addmuladd_16s_16s_8s_25s_25_4_1_U21_n_17,ama_addmuladd_16s_16s_8s_25s_25_4_1_U21_n_18,ama_addmuladd_16s_16s_8s_25s_25_4_1_U21_n_19,ama_addmuladd_16s_16s_8s_25s_25_4_1_U21_n_20,ama_addmuladd_16s_16s_8s_25s_25_4_1_U21_n_21,ama_addmuladd_16s_16s_8s_25s_25_4_1_U21_n_22,ama_addmuladd_16s_16s_8s_25s_25_4_1_U21_n_23,ama_addmuladd_16s_16s_8s_25s_25_4_1_U21_n_24}),
        .ap_CS_fsm_state12(ap_CS_fsm_state12),
        .ap_CS_fsm_state16(ap_CS_fsm_state16),
        .ap_CS_fsm_state25(ap_CS_fsm_state25),
        .ap_CS_fsm_state29(ap_CS_fsm_state29),
        .ap_CS_fsm_state30(ap_CS_fsm_state30),
        .ap_CS_fsm_state31(ap_CS_fsm_state31),
        .ap_CS_fsm_state32(ap_CS_fsm_state32),
        .ap_CS_fsm_state44(ap_CS_fsm_state44),
        .ap_clk(ap_clk),
        .grp_FIR_filter_fu_188_ap_ce(grp_FIR_filter_fu_188_ap_ce));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_ama_addmuladd_16s_16s_8s_25s_25_4_1_23 ama_addmuladd_16s_16s_8s_25s_25_4_1_U44
       (.D({ama_addmuladd_16s_16s_8s_25s_25_4_1_U44_n_0,ama_addmuladd_16s_16s_8s_25s_25_4_1_U44_n_1,ama_addmuladd_16s_16s_8s_25s_25_4_1_U44_n_2,ama_addmuladd_16s_16s_8s_25s_25_4_1_U44_n_3,ama_addmuladd_16s_16s_8s_25s_25_4_1_U44_n_4,ama_addmuladd_16s_16s_8s_25s_25_4_1_U44_n_5,ama_addmuladd_16s_16s_8s_25s_25_4_1_U44_n_6,ama_addmuladd_16s_16s_8s_25s_25_4_1_U44_n_7,ama_addmuladd_16s_16s_8s_25s_25_4_1_U44_n_8,ama_addmuladd_16s_16s_8s_25s_25_4_1_U44_n_9,ama_addmuladd_16s_16s_8s_25s_25_4_1_U44_n_10,ama_addmuladd_16s_16s_8s_25s_25_4_1_U44_n_11,ama_addmuladd_16s_16s_8s_25s_25_4_1_U44_n_12,ama_addmuladd_16s_16s_8s_25s_25_4_1_U44_n_13,ama_addmuladd_16s_16s_8s_25s_25_4_1_U44_n_14,ama_addmuladd_16s_16s_8s_25s_25_4_1_U44_n_15,ama_addmuladd_16s_16s_8s_25s_25_4_1_U44_n_16,ama_addmuladd_16s_16s_8s_25s_25_4_1_U44_n_17,ama_addmuladd_16s_16s_8s_25s_25_4_1_U44_n_18,ama_addmuladd_16s_16s_8s_25s_25_4_1_U44_n_19,ama_addmuladd_16s_16s_8s_25s_25_4_1_U44_n_20,ama_addmuladd_16s_16s_8s_25s_25_4_1_U44_n_21,ama_addmuladd_16s_16s_8s_25s_25_4_1_U44_n_22,ama_addmuladd_16s_16s_8s_25s_25_4_1_U44_n_23,ama_addmuladd_16s_16s_8s_25s_25_4_1_U44_n_24}),
        .DOUTADOUT(H_filter_FIR_kernel_q1),
        .DSP_PREADD_INST(p_1_in),
        .E(ama_addmuladd_16s_16s_8s_25s_25_4_1_U44_n_25),
        .Q(p_shl413_fu_1755_p1),
        .ap_CS_fsm_state43(ap_CS_fsm_state43),
        .ap_CS_fsm_state47(ap_CS_fsm_state47),
        .ap_CS_fsm_state51(ap_CS_fsm_state51),
        .ap_CS_fsm_state58(ap_CS_fsm_state58),
        .ap_CS_fsm_state59(ap_CS_fsm_state59),
        .ap_CS_fsm_state60(ap_CS_fsm_state60),
        .ap_CS_fsm_state61(ap_CS_fsm_state61),
        .ap_clk(ap_clk),
        .grp_FIR_filter_fu_188_ap_ce(grp_FIR_filter_fu_188_ap_ce));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_ama_addmuladd_16s_16s_8s_26s_26_4_1 ama_addmuladd_16s_16s_8s_26s_26_4_1_U27
       (.A(H_filter_FIR_kernel_q0),
        .D({ama_addmuladd_16s_16s_8s_26s_26_4_1_U27_n_0,ama_addmuladd_16s_16s_8s_26s_26_4_1_U27_n_1,ama_addmuladd_16s_16s_8s_26s_26_4_1_U27_n_2,ama_addmuladd_16s_16s_8s_26s_26_4_1_U27_n_3,ama_addmuladd_16s_16s_8s_26s_26_4_1_U27_n_4,ama_addmuladd_16s_16s_8s_26s_26_4_1_U27_n_5,ama_addmuladd_16s_16s_8s_26s_26_4_1_U27_n_6,ama_addmuladd_16s_16s_8s_26s_26_4_1_U27_n_7,ama_addmuladd_16s_16s_8s_26s_26_4_1_U27_n_8,ama_addmuladd_16s_16s_8s_26s_26_4_1_U27_n_9,ama_addmuladd_16s_16s_8s_26s_26_4_1_U27_n_10,ama_addmuladd_16s_16s_8s_26s_26_4_1_U27_n_11,ama_addmuladd_16s_16s_8s_26s_26_4_1_U27_n_12,ama_addmuladd_16s_16s_8s_26s_26_4_1_U27_n_13,ama_addmuladd_16s_16s_8s_26s_26_4_1_U27_n_14,ama_addmuladd_16s_16s_8s_26s_26_4_1_U27_n_15,ama_addmuladd_16s_16s_8s_26s_26_4_1_U27_n_16,ama_addmuladd_16s_16s_8s_26s_26_4_1_U27_n_17,ama_addmuladd_16s_16s_8s_26s_26_4_1_U27_n_18,ama_addmuladd_16s_16s_8s_26s_26_4_1_U27_n_19,ama_addmuladd_16s_16s_8s_26s_26_4_1_U27_n_20,ama_addmuladd_16s_16s_8s_26s_26_4_1_U27_n_21,ama_addmuladd_16s_16s_8s_26s_26_4_1_U27_n_22,ama_addmuladd_16s_16s_8s_26s_26_4_1_U27_n_23,ama_addmuladd_16s_16s_8s_26s_26_4_1_U27_n_24,ama_addmuladd_16s_16s_8s_26s_26_4_1_U27_n_25}),
        .DOUTADOUT(H_filter_FIR_kernel_q1),
        .E(reg_5540),
        .P({am_addmul_16s_16s_10s_26_4_1_U14_n_0,am_addmul_16s_16s_10s_26_4_1_U14_n_1,am_addmul_16s_16s_10s_26_4_1_U14_n_2,am_addmul_16s_16s_10s_26_4_1_U14_n_3,am_addmul_16s_16s_10s_26_4_1_U14_n_4,am_addmul_16s_16s_10s_26_4_1_U14_n_5,am_addmul_16s_16s_10s_26_4_1_U14_n_6,am_addmul_16s_16s_10s_26_4_1_U14_n_7,am_addmul_16s_16s_10s_26_4_1_U14_n_8,am_addmul_16s_16s_10s_26_4_1_U14_n_9,am_addmul_16s_16s_10s_26_4_1_U14_n_10,am_addmul_16s_16s_10s_26_4_1_U14_n_11,am_addmul_16s_16s_10s_26_4_1_U14_n_12,am_addmul_16s_16s_10s_26_4_1_U14_n_13,am_addmul_16s_16s_10s_26_4_1_U14_n_14,am_addmul_16s_16s_10s_26_4_1_U14_n_15,am_addmul_16s_16s_10s_26_4_1_U14_n_16,am_addmul_16s_16s_10s_26_4_1_U14_n_17,am_addmul_16s_16s_10s_26_4_1_U14_n_18,am_addmul_16s_16s_10s_26_4_1_U14_n_19,am_addmul_16s_16s_10s_26_4_1_U14_n_20,am_addmul_16s_16s_10s_26_4_1_U14_n_21,am_addmul_16s_16s_10s_26_4_1_U14_n_22,am_addmul_16s_16s_10s_26_4_1_U14_n_23,am_addmul_16s_16s_10s_26_4_1_U14_n_24,am_addmul_16s_16s_10s_26_4_1_U14_n_25}),
        .ap_CS_fsm_state25(ap_CS_fsm_state25),
        .ap_CS_fsm_state41(ap_CS_fsm_state41),
        .ap_CS_fsm_state42(ap_CS_fsm_state42),
        .ap_CS_fsm_state43(ap_CS_fsm_state43),
        .ap_CS_fsm_state44(ap_CS_fsm_state44),
        .ap_clk(ap_clk),
        .grp_FIR_filter_fu_188_ap_ce(grp_FIR_filter_fu_188_ap_ce));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_ama_addmuladd_16s_16s_9ns_22s_26_4_1 ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33
       (.C({H_filter_FIR_kernel_U_n_32,H_filter_FIR_kernel_U_n_33,H_filter_FIR_kernel_U_n_34,H_filter_FIR_kernel_U_n_35,H_filter_FIR_kernel_U_n_36,H_filter_FIR_kernel_U_n_37,H_filter_FIR_kernel_U_n_38,H_filter_FIR_kernel_U_n_39,H_filter_FIR_kernel_U_n_40,H_filter_FIR_kernel_U_n_41,H_filter_FIR_kernel_U_n_42,H_filter_FIR_kernel_U_n_43,H_filter_FIR_kernel_U_n_44,H_filter_FIR_kernel_U_n_45,H_filter_FIR_kernel_U_n_46,H_filter_FIR_kernel_U_n_47,H_filter_FIR_kernel_U_n_48,H_filter_FIR_kernel_U_n_49,H_filter_FIR_kernel_U_n_50,H_filter_FIR_kernel_U_n_51,tmp71_cast_fu_1136_p1}),
        .DOUTADOUT(H_filter_FIR_kernel_q1),
        .DSP_PREADD_INST({H_filter_FIR_kernel_U_n_470,H_filter_FIR_kernel_U_n_471,H_filter_FIR_kernel_U_n_472,H_filter_FIR_kernel_U_n_473,H_filter_FIR_kernel_U_n_474,H_filter_FIR_kernel_U_n_475,H_filter_FIR_kernel_U_n_476,H_filter_FIR_kernel_U_n_477,H_filter_FIR_kernel_U_n_478,H_filter_FIR_kernel_U_n_479,H_filter_FIR_kernel_U_n_480,H_filter_FIR_kernel_U_n_481,H_filter_FIR_kernel_U_n_482,H_filter_FIR_kernel_U_n_483,H_filter_FIR_kernel_U_n_484,H_filter_FIR_kernel_U_n_485}),
        .E(reg_689),
        .P({ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33_n_0,ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33_n_1,ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33_n_2,ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33_n_3,ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33_n_4,ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33_n_5,ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33_n_6,ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33_n_7,ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33_n_8,ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33_n_9,ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33_n_10,ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33_n_11,ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33_n_12,ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33_n_13,ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33_n_14,ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33_n_15,ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33_n_16,ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33_n_17,ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33_n_18,ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33_n_19,ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33_n_20,ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33_n_21,ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33_n_22,ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33_n_23,ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33_n_24,ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33_n_25}),
        .ap_CS_fsm_state14(ap_CS_fsm_state14),
        .ap_CS_fsm_state23(ap_CS_fsm_state23),
        .ap_CS_fsm_state47(ap_CS_fsm_state47),
        .ap_CS_fsm_state48(ap_CS_fsm_state48),
        .ap_CS_fsm_state49(ap_CS_fsm_state49),
        .ap_CS_fsm_state50(ap_CS_fsm_state50),
        .ap_clk(ap_clk),
        .grp_FIR_filter_fu_188_ap_ce(grp_FIR_filter_fu_188_ap_ce));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_ama_addmuladd_16s_16s_9ns_24s_26_4_1 ama_addmuladd_16s_16s_9ns_24s_26_4_1_U39
       (.A(H_filter_FIR_kernel_q0),
        .CO(\add_ln66_23_reg_2647_reg[30]_i_15_n_2 ),
        .DI({add_ln66_15_reg_2530[27],\add_ln66_23_reg_2647_reg[30]_i_17_n_4 }),
        .DSP_ALU_INST({H_filter_FIR_kernel_U_n_267,H_filter_FIR_kernel_U_n_268,H_filter_FIR_kernel_U_n_269,H_filter_FIR_kernel_U_n_270,H_filter_FIR_kernel_U_n_271,H_filter_FIR_kernel_U_n_272,H_filter_FIR_kernel_U_n_273,H_filter_FIR_kernel_U_n_274,H_filter_FIR_kernel_U_n_275,H_filter_FIR_kernel_U_n_276,H_filter_FIR_kernel_U_n_277,H_filter_FIR_kernel_U_n_278,H_filter_FIR_kernel_U_n_279,H_filter_FIR_kernel_U_n_280,H_filter_FIR_kernel_U_n_281,H_filter_FIR_kernel_U_n_282,H_filter_FIR_kernel_U_n_283,H_filter_FIR_kernel_U_n_284,H_filter_FIR_kernel_U_n_285,H_filter_FIR_kernel_U_n_286,H_filter_FIR_kernel_U_n_287,H_filter_FIR_kernel_U_n_288}),
        .DSP_PREADD_INST({H_filter_FIR_kernel_U_n_94,H_filter_FIR_kernel_U_n_95,H_filter_FIR_kernel_U_n_96,H_filter_FIR_kernel_U_n_97,H_filter_FIR_kernel_U_n_98,H_filter_FIR_kernel_U_n_99,H_filter_FIR_kernel_U_n_100,H_filter_FIR_kernel_U_n_101,H_filter_FIR_kernel_U_n_102,H_filter_FIR_kernel_U_n_103,H_filter_FIR_kernel_U_n_104,H_filter_FIR_kernel_U_n_105,H_filter_FIR_kernel_U_n_106,H_filter_FIR_kernel_U_n_107,H_filter_FIR_kernel_U_n_108,H_filter_FIR_kernel_U_n_109}),
        .E(reg_5480),
        .P({ama_addmuladd_16s_16s_9ns_24s_26_4_1_U39_n_0,ama_addmuladd_16s_16s_9ns_24s_26_4_1_U39_n_1,ama_addmuladd_16s_16s_9ns_24s_26_4_1_U39_n_2,ama_addmuladd_16s_16s_9ns_24s_26_4_1_U39_n_3,ama_addmuladd_16s_16s_9ns_24s_26_4_1_U39_n_4,ama_addmuladd_16s_16s_9ns_24s_26_4_1_U39_n_5,ama_addmuladd_16s_16s_9ns_24s_26_4_1_U39_n_6,ama_addmuladd_16s_16s_9ns_24s_26_4_1_U39_n_7,ama_addmuladd_16s_16s_9ns_24s_26_4_1_U39_n_8,ama_addmuladd_16s_16s_9ns_24s_26_4_1_U39_n_9,ama_addmuladd_16s_16s_9ns_24s_26_4_1_U39_n_10,ama_addmuladd_16s_16s_9ns_24s_26_4_1_U39_n_11,ama_addmuladd_16s_16s_9ns_24s_26_4_1_U39_n_12,ama_addmuladd_16s_16s_9ns_24s_26_4_1_U39_n_13,ama_addmuladd_16s_16s_9ns_24s_26_4_1_U39_n_14,ama_addmuladd_16s_16s_9ns_24s_26_4_1_U39_n_15,ama_addmuladd_16s_16s_9ns_24s_26_4_1_U39_n_16,ama_addmuladd_16s_16s_9ns_24s_26_4_1_U39_n_17,ama_addmuladd_16s_16s_9ns_24s_26_4_1_U39_n_18,ama_addmuladd_16s_16s_9ns_24s_26_4_1_U39_n_19,ama_addmuladd_16s_16s_9ns_24s_26_4_1_U39_n_20,ama_addmuladd_16s_16s_9ns_24s_26_4_1_U39_n_21,ama_addmuladd_16s_16s_9ns_24s_26_4_1_U39_n_22,ama_addmuladd_16s_16s_9ns_24s_26_4_1_U39_n_23,ama_addmuladd_16s_16s_9ns_24s_26_4_1_U39_n_24,ama_addmuladd_16s_16s_9ns_24s_26_4_1_U39_n_25}),
        .Q(add_ln66_17_reg_2546[26:25]),
        .S(ama_addmuladd_16s_16s_9ns_24s_26_4_1_U39_n_28),
        .\add_ln66_15_reg_2530_reg[27] (ama_addmuladd_16s_16s_9ns_24s_26_4_1_U39_n_30),
        .\add_ln66_23_reg_2647_reg[30] (add_ln66_4_reg_2607[30:29]),
        .\add_ln66_23_reg_2647_reg[30]_0 (add_ln66_9_reg_2499[29]),
        .\add_ln66_23_reg_2647_reg[30]_i_17 (add_ln66_18_reg_2509[25]),
        .\add_ln66_4_reg_2607_reg[29] (ama_addmuladd_16s_16s_9ns_24s_26_4_1_U39_n_29),
        .\ap_CS_fsm_reg[53] (ama_addmuladd_16s_16s_9ns_24s_26_4_1_U39_n_27),
        .ap_CS_fsm_state10(ap_CS_fsm_state10),
        .ap_CS_fsm_state24(ap_CS_fsm_state24),
        .ap_CS_fsm_state3(ap_CS_fsm_state3),
        .ap_CS_fsm_state32(ap_CS_fsm_state32),
        .ap_CS_fsm_state42(ap_CS_fsm_state42),
        .ap_CS_fsm_state53(ap_CS_fsm_state53),
        .ap_CS_fsm_state54(ap_CS_fsm_state54),
        .ap_CS_fsm_state55(ap_CS_fsm_state55),
        .ap_CS_fsm_state56(ap_CS_fsm_state56),
        .ap_clk(ap_clk),
        .grp_FIR_filter_fu_188_ap_ce(grp_FIR_filter_fu_188_ap_ce));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_28_4_1 ama_addmuladd_16s_16s_9ns_27s_28_4_1_U29
       (.A(H_filter_FIR_kernel_q0),
        .D({H_filter_FIR_kernel_U_n_566,H_filter_FIR_kernel_U_n_567,H_filter_FIR_kernel_U_n_568,H_filter_FIR_kernel_U_n_569,H_filter_FIR_kernel_U_n_570,H_filter_FIR_kernel_U_n_571,H_filter_FIR_kernel_U_n_572,H_filter_FIR_kernel_U_n_573,H_filter_FIR_kernel_U_n_574,H_filter_FIR_kernel_U_n_575,H_filter_FIR_kernel_U_n_576,H_filter_FIR_kernel_U_n_577,H_filter_FIR_kernel_U_n_578,H_filter_FIR_kernel_U_n_579,H_filter_FIR_kernel_U_n_580,H_filter_FIR_kernel_U_n_581}),
        .DSP_ALU_INST({ama_addmuladd_16s_16s_10s_27s_27_4_1_U18_n_0,ama_addmuladd_16s_16s_10s_27s_27_4_1_U18_n_1,ama_addmuladd_16s_16s_10s_27s_27_4_1_U18_n_2,ama_addmuladd_16s_16s_10s_27s_27_4_1_U18_n_3,ama_addmuladd_16s_16s_10s_27s_27_4_1_U18_n_4,ama_addmuladd_16s_16s_10s_27s_27_4_1_U18_n_5,ama_addmuladd_16s_16s_10s_27s_27_4_1_U18_n_6,ama_addmuladd_16s_16s_10s_27s_27_4_1_U18_n_7,ama_addmuladd_16s_16s_10s_27s_27_4_1_U18_n_8,ama_addmuladd_16s_16s_10s_27s_27_4_1_U18_n_9,ama_addmuladd_16s_16s_10s_27s_27_4_1_U18_n_10,ama_addmuladd_16s_16s_10s_27s_27_4_1_U18_n_11,ama_addmuladd_16s_16s_10s_27s_27_4_1_U18_n_12,ama_addmuladd_16s_16s_10s_27s_27_4_1_U18_n_13,ama_addmuladd_16s_16s_10s_27s_27_4_1_U18_n_14,ama_addmuladd_16s_16s_10s_27s_27_4_1_U18_n_15,ama_addmuladd_16s_16s_10s_27s_27_4_1_U18_n_16,ama_addmuladd_16s_16s_10s_27s_27_4_1_U18_n_17,ama_addmuladd_16s_16s_10s_27s_27_4_1_U18_n_18,ama_addmuladd_16s_16s_10s_27s_27_4_1_U18_n_19,ama_addmuladd_16s_16s_10s_27s_27_4_1_U18_n_20,ama_addmuladd_16s_16s_10s_27s_27_4_1_U18_n_21,ama_addmuladd_16s_16s_10s_27s_27_4_1_U18_n_22,ama_addmuladd_16s_16s_10s_27s_27_4_1_U18_n_23,ama_addmuladd_16s_16s_10s_27s_27_4_1_U18_n_24,ama_addmuladd_16s_16s_10s_27s_27_4_1_U18_n_25,ama_addmuladd_16s_16s_10s_27s_27_4_1_U18_n_26}),
        .E(reg_567),
        .P({ama_addmuladd_16s_16s_9ns_27s_28_4_1_U29_n_0,ama_addmuladd_16s_16s_9ns_27s_28_4_1_U29_n_1,ama_addmuladd_16s_16s_9ns_27s_28_4_1_U29_n_2,ama_addmuladd_16s_16s_9ns_27s_28_4_1_U29_n_3,ama_addmuladd_16s_16s_9ns_27s_28_4_1_U29_n_4,ama_addmuladd_16s_16s_9ns_27s_28_4_1_U29_n_5,ama_addmuladd_16s_16s_9ns_27s_28_4_1_U29_n_6,ama_addmuladd_16s_16s_9ns_27s_28_4_1_U29_n_7,ama_addmuladd_16s_16s_9ns_27s_28_4_1_U29_n_8,ama_addmuladd_16s_16s_9ns_27s_28_4_1_U29_n_9,ama_addmuladd_16s_16s_9ns_27s_28_4_1_U29_n_10,ama_addmuladd_16s_16s_9ns_27s_28_4_1_U29_n_11,ama_addmuladd_16s_16s_9ns_27s_28_4_1_U29_n_12,ama_addmuladd_16s_16s_9ns_27s_28_4_1_U29_n_13,ama_addmuladd_16s_16s_9ns_27s_28_4_1_U29_n_14,ama_addmuladd_16s_16s_9ns_27s_28_4_1_U29_n_15,ama_addmuladd_16s_16s_9ns_27s_28_4_1_U29_n_16,ama_addmuladd_16s_16s_9ns_27s_28_4_1_U29_n_17,ama_addmuladd_16s_16s_9ns_27s_28_4_1_U29_n_18,ama_addmuladd_16s_16s_9ns_27s_28_4_1_U29_n_19,ama_addmuladd_16s_16s_9ns_27s_28_4_1_U29_n_20,ama_addmuladd_16s_16s_9ns_27s_28_4_1_U29_n_21,ama_addmuladd_16s_16s_9ns_27s_28_4_1_U29_n_22,ama_addmuladd_16s_16s_9ns_27s_28_4_1_U29_n_23,ama_addmuladd_16s_16s_9ns_27s_28_4_1_U29_n_24,ama_addmuladd_16s_16s_9ns_27s_28_4_1_U29_n_25,ama_addmuladd_16s_16s_9ns_27s_28_4_1_U29_n_26,ama_addmuladd_16s_16s_9ns_27s_28_4_1_U29_n_27}),
        .Q(add_ln66_12_reg_2514[27]),
        .S(ama_addmuladd_16s_16s_9ns_27s_28_4_1_U29_n_29),
        .\ap_CS_fsm_reg[21] (reg_6840),
        .ap_CS_fsm_state22(ap_CS_fsm_state22),
        .ap_CS_fsm_state29(ap_CS_fsm_state29),
        .ap_CS_fsm_state40(ap_CS_fsm_state40),
        .ap_CS_fsm_state43(ap_CS_fsm_state43),
        .ap_CS_fsm_state44(ap_CS_fsm_state44),
        .ap_CS_fsm_state45(ap_CS_fsm_state45),
        .ap_CS_fsm_state46(ap_CS_fsm_state46),
        .ap_clk(ap_clk),
        .grp_FIR_filter_fu_188_ap_ce(grp_FIR_filter_fu_188_ap_ce));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_ama_addmuladd_16s_16s_9ns_28s_28_4_1 ama_addmuladd_16s_16s_9ns_28s_28_4_1_U13
       (.CEAD(grp_fu_1941_ce),
        .DOUTADOUT(H_filter_FIR_kernel_q1),
        .DSP_ALU_INST({am_addmul_16s_16s_11s_28_4_1_U3_n_0,am_addmul_16s_16s_11s_28_4_1_U3_n_1,am_addmul_16s_16s_11s_28_4_1_U3_n_2,am_addmul_16s_16s_11s_28_4_1_U3_n_3,am_addmul_16s_16s_11s_28_4_1_U3_n_4,am_addmul_16s_16s_11s_28_4_1_U3_n_5,am_addmul_16s_16s_11s_28_4_1_U3_n_6,am_addmul_16s_16s_11s_28_4_1_U3_n_7,am_addmul_16s_16s_11s_28_4_1_U3_n_8,am_addmul_16s_16s_11s_28_4_1_U3_n_9,am_addmul_16s_16s_11s_28_4_1_U3_n_10,am_addmul_16s_16s_11s_28_4_1_U3_n_11,am_addmul_16s_16s_11s_28_4_1_U3_n_12,am_addmul_16s_16s_11s_28_4_1_U3_n_13,am_addmul_16s_16s_11s_28_4_1_U3_n_14,am_addmul_16s_16s_11s_28_4_1_U3_n_15,am_addmul_16s_16s_11s_28_4_1_U3_n_16,am_addmul_16s_16s_11s_28_4_1_U3_n_17,am_addmul_16s_16s_11s_28_4_1_U3_n_18,am_addmul_16s_16s_11s_28_4_1_U3_n_19,am_addmul_16s_16s_11s_28_4_1_U3_n_20,am_addmul_16s_16s_11s_28_4_1_U3_n_21,am_addmul_16s_16s_11s_28_4_1_U3_n_22,am_addmul_16s_16s_11s_28_4_1_U3_n_23,am_addmul_16s_16s_11s_28_4_1_U3_n_24,am_addmul_16s_16s_11s_28_4_1_U3_n_25,am_addmul_16s_16s_11s_28_4_1_U3_n_26,am_addmul_16s_16s_11s_28_4_1_U3_n_27}),
        .DSP_PREADD_INST({H_filter_FIR_kernel_U_n_142,H_filter_FIR_kernel_U_n_143,H_filter_FIR_kernel_U_n_144,H_filter_FIR_kernel_U_n_145,H_filter_FIR_kernel_U_n_146,H_filter_FIR_kernel_U_n_147,H_filter_FIR_kernel_U_n_148,H_filter_FIR_kernel_U_n_149,H_filter_FIR_kernel_U_n_150,H_filter_FIR_kernel_U_n_151,H_filter_FIR_kernel_U_n_152,H_filter_FIR_kernel_U_n_153,H_filter_FIR_kernel_U_n_154,H_filter_FIR_kernel_U_n_155,H_filter_FIR_kernel_U_n_156,H_filter_FIR_kernel_U_n_157}),
        .E(ama_addmuladd_16s_16s_9ns_28s_28_4_1_U13_n_29),
        .P({ama_addmuladd_16s_16s_9ns_28s_28_4_1_U13_n_0,ama_addmuladd_16s_16s_9ns_28s_28_4_1_U13_n_1,ama_addmuladd_16s_16s_9ns_28s_28_4_1_U13_n_2,ama_addmuladd_16s_16s_9ns_28s_28_4_1_U13_n_3,ama_addmuladd_16s_16s_9ns_28s_28_4_1_U13_n_4,ama_addmuladd_16s_16s_9ns_28s_28_4_1_U13_n_5,ama_addmuladd_16s_16s_9ns_28s_28_4_1_U13_n_6,ama_addmuladd_16s_16s_9ns_28s_28_4_1_U13_n_7,ama_addmuladd_16s_16s_9ns_28s_28_4_1_U13_n_8,ama_addmuladd_16s_16s_9ns_28s_28_4_1_U13_n_9,ama_addmuladd_16s_16s_9ns_28s_28_4_1_U13_n_10,ama_addmuladd_16s_16s_9ns_28s_28_4_1_U13_n_11,ama_addmuladd_16s_16s_9ns_28s_28_4_1_U13_n_12,ama_addmuladd_16s_16s_9ns_28s_28_4_1_U13_n_13,ama_addmuladd_16s_16s_9ns_28s_28_4_1_U13_n_14,ama_addmuladd_16s_16s_9ns_28s_28_4_1_U13_n_15,ama_addmuladd_16s_16s_9ns_28s_28_4_1_U13_n_16,ama_addmuladd_16s_16s_9ns_28s_28_4_1_U13_n_17,ama_addmuladd_16s_16s_9ns_28s_28_4_1_U13_n_18,ama_addmuladd_16s_16s_9ns_28s_28_4_1_U13_n_19,ama_addmuladd_16s_16s_9ns_28s_28_4_1_U13_n_20,ama_addmuladd_16s_16s_9ns_28s_28_4_1_U13_n_21,ama_addmuladd_16s_16s_9ns_28s_28_4_1_U13_n_22,ama_addmuladd_16s_16s_9ns_28s_28_4_1_U13_n_23,ama_addmuladd_16s_16s_9ns_28s_28_4_1_U13_n_24,ama_addmuladd_16s_16s_9ns_28s_28_4_1_U13_n_25,ama_addmuladd_16s_16s_9ns_28s_28_4_1_U13_n_26,ama_addmuladd_16s_16s_9ns_28s_28_4_1_U13_n_27}),
        .ap_CS_fsm_state11(ap_CS_fsm_state11),
        .ap_CS_fsm_state17(ap_CS_fsm_state17),
        .ap_CS_fsm_state20(ap_CS_fsm_state20),
        .ap_CS_fsm_state22(ap_CS_fsm_state22),
        .ap_CS_fsm_state23(ap_CS_fsm_state23),
        .ap_CS_fsm_state24(ap_CS_fsm_state24),
        .ap_CS_fsm_state25(ap_CS_fsm_state25),
        .ap_CS_fsm_state39(ap_CS_fsm_state39),
        .ap_CS_fsm_state8(ap_CS_fsm_state8),
        .ap_clk(ap_clk),
        .grp_FIR_filter_fu_188_ap_ce(grp_FIR_filter_fu_188_ap_ce));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_ama_addmuladd_16s_16s_9s_25s_26_4_1 ama_addmuladd_16s_16s_9s_25s_26_4_1_U37
       (.A(H_filter_FIR_kernel_q0),
        .D({ama_addmuladd_16s_16s_9s_25s_26_4_1_U37_n_0,ama_addmuladd_16s_16s_9s_25s_26_4_1_U37_n_1,ama_addmuladd_16s_16s_9s_25s_26_4_1_U37_n_2,ama_addmuladd_16s_16s_9s_25s_26_4_1_U37_n_3,ama_addmuladd_16s_16s_9s_25s_26_4_1_U37_n_4,ama_addmuladd_16s_16s_9s_25s_26_4_1_U37_n_5,ama_addmuladd_16s_16s_9s_25s_26_4_1_U37_n_6,ama_addmuladd_16s_16s_9s_25s_26_4_1_U37_n_7,ama_addmuladd_16s_16s_9s_25s_26_4_1_U37_n_8,ama_addmuladd_16s_16s_9s_25s_26_4_1_U37_n_9,ama_addmuladd_16s_16s_9s_25s_26_4_1_U37_n_10,ama_addmuladd_16s_16s_9s_25s_26_4_1_U37_n_11,ama_addmuladd_16s_16s_9s_25s_26_4_1_U37_n_12,ama_addmuladd_16s_16s_9s_25s_26_4_1_U37_n_13,ama_addmuladd_16s_16s_9s_25s_26_4_1_U37_n_14,ama_addmuladd_16s_16s_9s_25s_26_4_1_U37_n_15,ama_addmuladd_16s_16s_9s_25s_26_4_1_U37_n_16,ama_addmuladd_16s_16s_9s_25s_26_4_1_U37_n_17,ama_addmuladd_16s_16s_9s_25s_26_4_1_U37_n_18,ama_addmuladd_16s_16s_9s_25s_26_4_1_U37_n_19,ama_addmuladd_16s_16s_9s_25s_26_4_1_U37_n_20,ama_addmuladd_16s_16s_9s_25s_26_4_1_U37_n_21,ama_addmuladd_16s_16s_9s_25s_26_4_1_U37_n_22,ama_addmuladd_16s_16s_9s_25s_26_4_1_U37_n_23,ama_addmuladd_16s_16s_9s_25s_26_4_1_U37_n_24,ama_addmuladd_16s_16s_9s_25s_26_4_1_U37_n_25}),
        .DSP_PREADD_INST(p_1_in),
        .E(ama_addmuladd_16s_16s_8s_25s_25_4_1_U44_n_25),
        .P({ama_addmuladd_16s_16s_8ns_24s_25_4_1_U34_n_0,ama_addmuladd_16s_16s_8ns_24s_25_4_1_U34_n_1,ama_addmuladd_16s_16s_8ns_24s_25_4_1_U34_n_2,ama_addmuladd_16s_16s_8ns_24s_25_4_1_U34_n_3,ama_addmuladd_16s_16s_8ns_24s_25_4_1_U34_n_4,ama_addmuladd_16s_16s_8ns_24s_25_4_1_U34_n_5,ama_addmuladd_16s_16s_8ns_24s_25_4_1_U34_n_6,ama_addmuladd_16s_16s_8ns_24s_25_4_1_U34_n_7,ama_addmuladd_16s_16s_8ns_24s_25_4_1_U34_n_8,ama_addmuladd_16s_16s_8ns_24s_25_4_1_U34_n_9,ama_addmuladd_16s_16s_8ns_24s_25_4_1_U34_n_10,ama_addmuladd_16s_16s_8ns_24s_25_4_1_U34_n_11,ama_addmuladd_16s_16s_8ns_24s_25_4_1_U34_n_12,ama_addmuladd_16s_16s_8ns_24s_25_4_1_U34_n_13,ama_addmuladd_16s_16s_8ns_24s_25_4_1_U34_n_14,ama_addmuladd_16s_16s_8ns_24s_25_4_1_U34_n_15,ama_addmuladd_16s_16s_8ns_24s_25_4_1_U34_n_16,ama_addmuladd_16s_16s_8ns_24s_25_4_1_U34_n_17,ama_addmuladd_16s_16s_8ns_24s_25_4_1_U34_n_18,ama_addmuladd_16s_16s_8ns_24s_25_4_1_U34_n_19,ama_addmuladd_16s_16s_8ns_24s_25_4_1_U34_n_20,ama_addmuladd_16s_16s_8ns_24s_25_4_1_U34_n_21,ama_addmuladd_16s_16s_8ns_24s_25_4_1_U34_n_22,ama_addmuladd_16s_16s_8ns_24s_25_4_1_U34_n_23,ama_addmuladd_16s_16s_8ns_24s_25_4_1_U34_n_24}),
        .ap_CS_fsm_state30(ap_CS_fsm_state30),
        .ap_CS_fsm_state51(ap_CS_fsm_state51),
        .ap_CS_fsm_state52(ap_CS_fsm_state52),
        .ap_CS_fsm_state53(ap_CS_fsm_state53),
        .ap_CS_fsm_state54(ap_CS_fsm_state54),
        .ap_clk(ap_clk),
        .grp_FIR_filter_fu_188_ap_ce(grp_FIR_filter_fu_188_ap_ce));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_ama_addmuladd_16s_16s_9s_25s_26_4_1_24 ama_addmuladd_16s_16s_9s_25s_26_4_1_U38
       (.D({ama_addmuladd_16s_16s_9s_25s_26_4_1_U38_n_0,ama_addmuladd_16s_16s_9s_25s_26_4_1_U38_n_1,ama_addmuladd_16s_16s_9s_25s_26_4_1_U38_n_2,ama_addmuladd_16s_16s_9s_25s_26_4_1_U38_n_3,ama_addmuladd_16s_16s_9s_25s_26_4_1_U38_n_4,ama_addmuladd_16s_16s_9s_25s_26_4_1_U38_n_5,ama_addmuladd_16s_16s_9s_25s_26_4_1_U38_n_6,ama_addmuladd_16s_16s_9s_25s_26_4_1_U38_n_7,ama_addmuladd_16s_16s_9s_25s_26_4_1_U38_n_8,ama_addmuladd_16s_16s_9s_25s_26_4_1_U38_n_9,ama_addmuladd_16s_16s_9s_25s_26_4_1_U38_n_10,ama_addmuladd_16s_16s_9s_25s_26_4_1_U38_n_11,ama_addmuladd_16s_16s_9s_25s_26_4_1_U38_n_12,ama_addmuladd_16s_16s_9s_25s_26_4_1_U38_n_13,ama_addmuladd_16s_16s_9s_25s_26_4_1_U38_n_14,ama_addmuladd_16s_16s_9s_25s_26_4_1_U38_n_15,ama_addmuladd_16s_16s_9s_25s_26_4_1_U38_n_16,ama_addmuladd_16s_16s_9s_25s_26_4_1_U38_n_17,ama_addmuladd_16s_16s_9s_25s_26_4_1_U38_n_18,ama_addmuladd_16s_16s_9s_25s_26_4_1_U38_n_19,ama_addmuladd_16s_16s_9s_25s_26_4_1_U38_n_20,ama_addmuladd_16s_16s_9s_25s_26_4_1_U38_n_21,ama_addmuladd_16s_16s_9s_25s_26_4_1_U38_n_22,ama_addmuladd_16s_16s_9s_25s_26_4_1_U38_n_23,ama_addmuladd_16s_16s_9s_25s_26_4_1_U38_n_24,ama_addmuladd_16s_16s_9s_25s_26_4_1_U38_n_25}),
        .DSP_ALU_INST({H_filter_FIR_kernel_U_n_62,H_filter_FIR_kernel_U_n_63,H_filter_FIR_kernel_U_n_64,H_filter_FIR_kernel_U_n_65,H_filter_FIR_kernel_U_n_66,H_filter_FIR_kernel_U_n_67,H_filter_FIR_kernel_U_n_68,H_filter_FIR_kernel_U_n_69,H_filter_FIR_kernel_U_n_70,H_filter_FIR_kernel_U_n_71,H_filter_FIR_kernel_U_n_72,H_filter_FIR_kernel_U_n_73,H_filter_FIR_kernel_U_n_74,H_filter_FIR_kernel_U_n_75,H_filter_FIR_kernel_U_n_76,H_filter_FIR_kernel_U_n_77}),
        .DSP_PREADD_INST({H_filter_FIR_kernel_U_n_158,H_filter_FIR_kernel_U_n_159,H_filter_FIR_kernel_U_n_160,H_filter_FIR_kernel_U_n_161,H_filter_FIR_kernel_U_n_162,H_filter_FIR_kernel_U_n_163,H_filter_FIR_kernel_U_n_164,H_filter_FIR_kernel_U_n_165,H_filter_FIR_kernel_U_n_166,H_filter_FIR_kernel_U_n_167,H_filter_FIR_kernel_U_n_168,H_filter_FIR_kernel_U_n_169,H_filter_FIR_kernel_U_n_170,H_filter_FIR_kernel_U_n_171,H_filter_FIR_kernel_U_n_172,H_filter_FIR_kernel_U_n_173}),
        .E(ama_addmuladd_16s_16s_9s_25s_26_4_1_U38_n_26),
        .P({ama_addmuladd_16s_16s_7s_25s_25_4_1_U20_n_0,ama_addmuladd_16s_16s_7s_25s_25_4_1_U20_n_1,ama_addmuladd_16s_16s_7s_25s_25_4_1_U20_n_2,ama_addmuladd_16s_16s_7s_25s_25_4_1_U20_n_3,ama_addmuladd_16s_16s_7s_25s_25_4_1_U20_n_4,ama_addmuladd_16s_16s_7s_25s_25_4_1_U20_n_5,ama_addmuladd_16s_16s_7s_25s_25_4_1_U20_n_6,ama_addmuladd_16s_16s_7s_25s_25_4_1_U20_n_7,ama_addmuladd_16s_16s_7s_25s_25_4_1_U20_n_8,ama_addmuladd_16s_16s_7s_25s_25_4_1_U20_n_9,ama_addmuladd_16s_16s_7s_25s_25_4_1_U20_n_10,ama_addmuladd_16s_16s_7s_25s_25_4_1_U20_n_11,ama_addmuladd_16s_16s_7s_25s_25_4_1_U20_n_12,ama_addmuladd_16s_16s_7s_25s_25_4_1_U20_n_13,ama_addmuladd_16s_16s_7s_25s_25_4_1_U20_n_14,ama_addmuladd_16s_16s_7s_25s_25_4_1_U20_n_15,ama_addmuladd_16s_16s_7s_25s_25_4_1_U20_n_16,ama_addmuladd_16s_16s_7s_25s_25_4_1_U20_n_17,ama_addmuladd_16s_16s_7s_25s_25_4_1_U20_n_18,ama_addmuladd_16s_16s_7s_25s_25_4_1_U20_n_19,ama_addmuladd_16s_16s_7s_25s_25_4_1_U20_n_20,ama_addmuladd_16s_16s_7s_25s_25_4_1_U20_n_21,ama_addmuladd_16s_16s_7s_25s_25_4_1_U20_n_22,ama_addmuladd_16s_16s_7s_25s_25_4_1_U20_n_23,ama_addmuladd_16s_16s_7s_25s_25_4_1_U20_n_24}),
        .Q(Q),
        .\ap_CS_fsm_reg[0] (E),
        .\ap_CS_fsm_reg[42] (ama_addmuladd_16s_16s_9s_25s_26_4_1_U38_n_27),
        .\ap_CS_fsm_reg[49] (\ap_CS_fsm_reg[49]_0 ),
        .\ap_CS_fsm_reg[51] (\ap_CS_fsm_reg[51]_0 ),
        .\ap_CS_fsm_reg[57] (\ap_CS_fsm_reg[57]_0 ),
        .\ap_CS_fsm_reg[59] (\ap_CS_fsm_reg[59]_0 ),
        .\ap_CS_fsm_reg[66] (\ap_CS_fsm_reg[66]_0 ),
        .\ap_CS_fsm_reg[69] (\ap_CS_fsm_reg[69]_0 ),
        .\ap_CS_fsm_reg[79] (\ap_CS_fsm_reg[79]_0 ),
        .\ap_CS_fsm_reg[82] (\ap_CS_fsm_reg[82]_0 ),
        .ap_CS_fsm_state10(ap_CS_fsm_state10),
        .ap_CS_fsm_state25(ap_CS_fsm_state25),
        .ap_CS_fsm_state31(ap_CS_fsm_state31),
        .ap_CS_fsm_state43(ap_CS_fsm_state43),
        .ap_CS_fsm_state52(ap_CS_fsm_state52),
        .ap_CS_fsm_state53(ap_CS_fsm_state53),
        .ap_CS_fsm_state54(ap_CS_fsm_state54),
        .ap_CS_fsm_state55(ap_CS_fsm_state55),
        .ap_CS_fsm_state58(ap_CS_fsm_state58),
        .ap_block_pp0_stage10_subdone_grp0_done_reg(ap_block_pp0_stage10_subdone_grp0_done_reg),
        .ap_block_pp0_stage11_subdone_grp0_done_reg(ap_block_pp0_stage11_subdone_grp0_done_reg),
        .ap_clk(ap_clk),
        .grp_FIR_filter_fu_188_ap_ce(grp_FIR_filter_fu_188_ap_ce),
        .\mod_value_load_reg_1186_pp0_iter1_reg_reg[1] (\mod_value_load_reg_1186_pp0_iter1_reg_reg[1] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_ama_addmuladd_16s_16s_9s_27s_27_4_1 ama_addmuladd_16s_16s_9s_27s_27_4_1_U31
       (.D({ama_addmuladd_16s_16s_9s_27s_27_4_1_U31_n_0,ama_addmuladd_16s_16s_9s_27s_27_4_1_U31_n_1,ama_addmuladd_16s_16s_9s_27s_27_4_1_U31_n_2,ama_addmuladd_16s_16s_9s_27s_27_4_1_U31_n_3,ama_addmuladd_16s_16s_9s_27s_27_4_1_U31_n_4,ama_addmuladd_16s_16s_9s_27s_27_4_1_U31_n_5,ama_addmuladd_16s_16s_9s_27s_27_4_1_U31_n_6,ama_addmuladd_16s_16s_9s_27s_27_4_1_U31_n_7,ama_addmuladd_16s_16s_9s_27s_27_4_1_U31_n_8,ama_addmuladd_16s_16s_9s_27s_27_4_1_U31_n_9,ama_addmuladd_16s_16s_9s_27s_27_4_1_U31_n_10,ama_addmuladd_16s_16s_9s_27s_27_4_1_U31_n_11,ama_addmuladd_16s_16s_9s_27s_27_4_1_U31_n_12,ama_addmuladd_16s_16s_9s_27s_27_4_1_U31_n_13,ama_addmuladd_16s_16s_9s_27s_27_4_1_U31_n_14,ama_addmuladd_16s_16s_9s_27s_27_4_1_U31_n_15,ama_addmuladd_16s_16s_9s_27s_27_4_1_U31_n_16,ama_addmuladd_16s_16s_9s_27s_27_4_1_U31_n_17,ama_addmuladd_16s_16s_9s_27s_27_4_1_U31_n_18,ama_addmuladd_16s_16s_9s_27s_27_4_1_U31_n_19,ama_addmuladd_16s_16s_9s_27s_27_4_1_U31_n_20,ama_addmuladd_16s_16s_9s_27s_27_4_1_U31_n_21,ama_addmuladd_16s_16s_9s_27s_27_4_1_U31_n_22,ama_addmuladd_16s_16s_9s_27s_27_4_1_U31_n_23,ama_addmuladd_16s_16s_9s_27s_27_4_1_U31_n_24,ama_addmuladd_16s_16s_9s_27s_27_4_1_U31_n_25,ama_addmuladd_16s_16s_9s_27s_27_4_1_U31_n_26}),
        .DOUTADOUT(H_filter_FIR_kernel_q1),
        .DSP_ALU_INST({H_filter_FIR_kernel_U_n_518,H_filter_FIR_kernel_U_n_519,H_filter_FIR_kernel_U_n_520,H_filter_FIR_kernel_U_n_521,H_filter_FIR_kernel_U_n_522,H_filter_FIR_kernel_U_n_523,H_filter_FIR_kernel_U_n_524,H_filter_FIR_kernel_U_n_525,H_filter_FIR_kernel_U_n_526,H_filter_FIR_kernel_U_n_527,H_filter_FIR_kernel_U_n_528,H_filter_FIR_kernel_U_n_529,H_filter_FIR_kernel_U_n_530,H_filter_FIR_kernel_U_n_531,H_filter_FIR_kernel_U_n_532,H_filter_FIR_kernel_U_n_533}),
        .E(reg_560),
        .P({ama_addmuladd_16s_16s_8ns_27s_27_4_1_U19_n_0,ama_addmuladd_16s_16s_8ns_27s_27_4_1_U19_n_1,ama_addmuladd_16s_16s_8ns_27s_27_4_1_U19_n_2,ama_addmuladd_16s_16s_8ns_27s_27_4_1_U19_n_3,ama_addmuladd_16s_16s_8ns_27s_27_4_1_U19_n_4,ama_addmuladd_16s_16s_8ns_27s_27_4_1_U19_n_5,ama_addmuladd_16s_16s_8ns_27s_27_4_1_U19_n_6,ama_addmuladd_16s_16s_8ns_27s_27_4_1_U19_n_7,ama_addmuladd_16s_16s_8ns_27s_27_4_1_U19_n_8,ama_addmuladd_16s_16s_8ns_27s_27_4_1_U19_n_9,ama_addmuladd_16s_16s_8ns_27s_27_4_1_U19_n_10,ama_addmuladd_16s_16s_8ns_27s_27_4_1_U19_n_11,ama_addmuladd_16s_16s_8ns_27s_27_4_1_U19_n_12,ama_addmuladd_16s_16s_8ns_27s_27_4_1_U19_n_13,ama_addmuladd_16s_16s_8ns_27s_27_4_1_U19_n_14,ama_addmuladd_16s_16s_8ns_27s_27_4_1_U19_n_15,ama_addmuladd_16s_16s_8ns_27s_27_4_1_U19_n_16,ama_addmuladd_16s_16s_8ns_27s_27_4_1_U19_n_17,ama_addmuladd_16s_16s_8ns_27s_27_4_1_U19_n_18,ama_addmuladd_16s_16s_8ns_27s_27_4_1_U19_n_19,ama_addmuladd_16s_16s_8ns_27s_27_4_1_U19_n_20,ama_addmuladd_16s_16s_8ns_27s_27_4_1_U19_n_21,ama_addmuladd_16s_16s_8ns_27s_27_4_1_U19_n_22,ama_addmuladd_16s_16s_8ns_27s_27_4_1_U19_n_23,ama_addmuladd_16s_16s_8ns_27s_27_4_1_U19_n_24,ama_addmuladd_16s_16s_8ns_27s_27_4_1_U19_n_25,ama_addmuladd_16s_16s_8ns_27s_27_4_1_U19_n_26}),
        .ap_CS_fsm_state30(ap_CS_fsm_state30),
        .ap_CS_fsm_state41(ap_CS_fsm_state41),
        .ap_CS_fsm_state45(ap_CS_fsm_state45),
        .ap_CS_fsm_state46(ap_CS_fsm_state46),
        .ap_CS_fsm_state47(ap_CS_fsm_state47),
        .ap_CS_fsm_state48(ap_CS_fsm_state48),
        .ap_clk(ap_clk),
        .grp_FIR_filter_fu_188_ap_ce(grp_FIR_filter_fu_188_ap_ce));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_ama_addmuladd_17s_17s_10ns_27s_28_4_1 ama_addmuladd_17s_17s_10ns_27s_28_4_1_U28
       (.P({ama_addmuladd_16s_16s_10s_27s_27_4_1_U15_n_0,ama_addmuladd_16s_16s_10s_27s_27_4_1_U15_n_1,ama_addmuladd_16s_16s_10s_27s_27_4_1_U15_n_2,ama_addmuladd_16s_16s_10s_27s_27_4_1_U15_n_3,ama_addmuladd_16s_16s_10s_27s_27_4_1_U15_n_4,ama_addmuladd_16s_16s_10s_27s_27_4_1_U15_n_5,ama_addmuladd_16s_16s_10s_27s_27_4_1_U15_n_6,ama_addmuladd_16s_16s_10s_27s_27_4_1_U15_n_7,ama_addmuladd_16s_16s_10s_27s_27_4_1_U15_n_8,ama_addmuladd_16s_16s_10s_27s_27_4_1_U15_n_9,ama_addmuladd_16s_16s_10s_27s_27_4_1_U15_n_10,ama_addmuladd_16s_16s_10s_27s_27_4_1_U15_n_11,ama_addmuladd_16s_16s_10s_27s_27_4_1_U15_n_12,ama_addmuladd_16s_16s_10s_27s_27_4_1_U15_n_13,ama_addmuladd_16s_16s_10s_27s_27_4_1_U15_n_14,ama_addmuladd_16s_16s_10s_27s_27_4_1_U15_n_15,ama_addmuladd_16s_16s_10s_27s_27_4_1_U15_n_16,ama_addmuladd_16s_16s_10s_27s_27_4_1_U15_n_17,ama_addmuladd_16s_16s_10s_27s_27_4_1_U15_n_18,ama_addmuladd_16s_16s_10s_27s_27_4_1_U15_n_19,ama_addmuladd_16s_16s_10s_27s_27_4_1_U15_n_20,ama_addmuladd_16s_16s_10s_27s_27_4_1_U15_n_21,ama_addmuladd_16s_16s_10s_27s_27_4_1_U15_n_22,ama_addmuladd_16s_16s_10s_27s_27_4_1_U15_n_23,ama_addmuladd_16s_16s_10s_27s_27_4_1_U15_n_24,ama_addmuladd_16s_16s_10s_27s_27_4_1_U15_n_25,ama_addmuladd_16s_16s_10s_27s_27_4_1_U15_n_26}),
        .Q(reg_605),
        .ap_CS_fsm_state28(ap_CS_fsm_state28),
        .ap_CS_fsm_state42(ap_CS_fsm_state42),
        .ap_CS_fsm_state43(ap_CS_fsm_state43),
        .ap_CS_fsm_state44(ap_CS_fsm_state44),
        .ap_CS_fsm_state45(ap_CS_fsm_state45),
        .ap_clk(ap_clk),
        .ap_clk_0({ama_addmuladd_17s_17s_10ns_27s_28_4_1_U28_n_0,ama_addmuladd_17s_17s_10ns_27s_28_4_1_U28_n_1,ama_addmuladd_17s_17s_10ns_27s_28_4_1_U28_n_2,ama_addmuladd_17s_17s_10ns_27s_28_4_1_U28_n_3,ama_addmuladd_17s_17s_10ns_27s_28_4_1_U28_n_4,ama_addmuladd_17s_17s_10ns_27s_28_4_1_U28_n_5,ama_addmuladd_17s_17s_10ns_27s_28_4_1_U28_n_6,ama_addmuladd_17s_17s_10ns_27s_28_4_1_U28_n_7,ama_addmuladd_17s_17s_10ns_27s_28_4_1_U28_n_8,ama_addmuladd_17s_17s_10ns_27s_28_4_1_U28_n_9,ama_addmuladd_17s_17s_10ns_27s_28_4_1_U28_n_10,ama_addmuladd_17s_17s_10ns_27s_28_4_1_U28_n_11,ama_addmuladd_17s_17s_10ns_27s_28_4_1_U28_n_12,ama_addmuladd_17s_17s_10ns_27s_28_4_1_U28_n_13,ama_addmuladd_17s_17s_10ns_27s_28_4_1_U28_n_14,ama_addmuladd_17s_17s_10ns_27s_28_4_1_U28_n_15,ama_addmuladd_17s_17s_10ns_27s_28_4_1_U28_n_16,ama_addmuladd_17s_17s_10ns_27s_28_4_1_U28_n_17,ama_addmuladd_17s_17s_10ns_27s_28_4_1_U28_n_18,ama_addmuladd_17s_17s_10ns_27s_28_4_1_U28_n_19,ama_addmuladd_17s_17s_10ns_27s_28_4_1_U28_n_20,ama_addmuladd_17s_17s_10ns_27s_28_4_1_U28_n_21,ama_addmuladd_17s_17s_10ns_27s_28_4_1_U28_n_22,ama_addmuladd_17s_17s_10ns_27s_28_4_1_U28_n_23,ama_addmuladd_17s_17s_10ns_27s_28_4_1_U28_n_24,ama_addmuladd_17s_17s_10ns_27s_28_4_1_U28_n_25,ama_addmuladd_17s_17s_10ns_27s_28_4_1_U28_n_26,ama_addmuladd_17s_17s_10ns_27s_28_4_1_U28_n_27}),
        .grp_FIR_filter_fu_188_ap_ce(grp_FIR_filter_fu_188_ap_ce),
        .p_reg_reg_i_3__2({\reg_678_reg_n_0_[15] ,\reg_678_reg_n_0_[14] ,\reg_678_reg_n_0_[13] ,\reg_678_reg_n_0_[12] ,\reg_678_reg_n_0_[11] ,\reg_678_reg_n_0_[10] ,\reg_678_reg_n_0_[9] ,\reg_678_reg_n_0_[8] ,\reg_678_reg_n_0_[7] ,\reg_678_reg_n_0_[6] ,\reg_678_reg_n_0_[5] ,\reg_678_reg_n_0_[4] ,\reg_678_reg_n_0_[3] ,\reg_678_reg_n_0_[2] ,\reg_678_reg_n_0_[1] ,\reg_678_reg_n_0_[0] }),
        .p_reg_reg_i_6__1(reg_744),
        .p_reg_reg_i_6__1_0({\reg_573_reg_n_0_[15] ,\reg_573_reg_n_0_[14] ,\reg_573_reg_n_0_[13] ,\reg_573_reg_n_0_[12] ,\reg_573_reg_n_0_[11] ,\reg_573_reg_n_0_[10] ,\reg_573_reg_n_0_[9] ,\reg_573_reg_n_0_[8] ,\reg_573_reg_n_0_[7] ,\reg_573_reg_n_0_[6] ,\reg_573_reg_n_0_[5] ,\reg_573_reg_n_0_[4] ,\reg_573_reg_n_0_[3] ,\reg_573_reg_n_0_[2] ,\reg_573_reg_n_0_[1] ,\reg_573_reg_n_0_[0] }));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_ama_submuladd_18s_16s_6ns_22s_24_4_1 ama_submuladd_18s_16s_6ns_22s_24_4_1_U42
       (.DSP_ALU_INST({H_filter_FIR_kernel_U_n_438,H_filter_FIR_kernel_U_n_439,H_filter_FIR_kernel_U_n_440,H_filter_FIR_kernel_U_n_441,H_filter_FIR_kernel_U_n_442,H_filter_FIR_kernel_U_n_443,H_filter_FIR_kernel_U_n_444,H_filter_FIR_kernel_U_n_445,H_filter_FIR_kernel_U_n_446,H_filter_FIR_kernel_U_n_447,H_filter_FIR_kernel_U_n_448,H_filter_FIR_kernel_U_n_449,H_filter_FIR_kernel_U_n_450,H_filter_FIR_kernel_U_n_451,H_filter_FIR_kernel_U_n_452,H_filter_FIR_kernel_U_n_453}),
        .E(reg_762),
        .P({ama_submuladd_18s_16s_6ns_22s_24_4_1_U42_n_0,ama_submuladd_18s_16s_6ns_22s_24_4_1_U42_n_1,ama_submuladd_18s_16s_6ns_22s_24_4_1_U42_n_2,ama_submuladd_18s_16s_6ns_22s_24_4_1_U42_n_3,ama_submuladd_18s_16s_6ns_22s_24_4_1_U42_n_4,ama_submuladd_18s_16s_6ns_22s_24_4_1_U42_n_5,ama_submuladd_18s_16s_6ns_22s_24_4_1_U42_n_6,ama_submuladd_18s_16s_6ns_22s_24_4_1_U42_n_7,ama_submuladd_18s_16s_6ns_22s_24_4_1_U42_n_8,ama_submuladd_18s_16s_6ns_22s_24_4_1_U42_n_9,ama_submuladd_18s_16s_6ns_22s_24_4_1_U42_n_10,ama_submuladd_18s_16s_6ns_22s_24_4_1_U42_n_11,ama_submuladd_18s_16s_6ns_22s_24_4_1_U42_n_12,ama_submuladd_18s_16s_6ns_22s_24_4_1_U42_n_13,ama_submuladd_18s_16s_6ns_22s_24_4_1_U42_n_14,ama_submuladd_18s_16s_6ns_22s_24_4_1_U42_n_15,ama_submuladd_18s_16s_6ns_22s_24_4_1_U42_n_16,ama_submuladd_18s_16s_6ns_22s_24_4_1_U42_n_17,ama_submuladd_18s_16s_6ns_22s_24_4_1_U42_n_18,ama_submuladd_18s_16s_6ns_22s_24_4_1_U42_n_19,ama_submuladd_18s_16s_6ns_22s_24_4_1_U42_n_20,ama_submuladd_18s_16s_6ns_22s_24_4_1_U42_n_21,ama_submuladd_18s_16s_6ns_22s_24_4_1_U42_n_22,ama_submuladd_18s_16s_6ns_22s_24_4_1_U42_n_23}),
        .Q(add_ln66_41_reg_2677[24:22]),
        .S(ama_submuladd_18s_16s_6ns_22s_24_4_1_U42_n_25),
        .\add_ln66_41_reg_2677_reg[22] (ama_submuladd_18s_16s_6ns_22s_24_4_1_U42_n_26),
        .\add_ln66_45_reg_2693_reg[25] (add_ln66_42_reg_2571[22]),
        .ap_CS_fsm_state47(ap_CS_fsm_state47),
        .ap_CS_fsm_state56(ap_CS_fsm_state56),
        .ap_CS_fsm_state57(ap_CS_fsm_state57),
        .ap_CS_fsm_state58(ap_CS_fsm_state58),
        .ap_CS_fsm_state59(ap_CS_fsm_state59),
        .ap_clk(ap_clk),
        .grp_FIR_filter_fu_188_ap_ce(grp_FIR_filter_fu_188_ap_ce),
        .p_reg_reg_i_3__0({\reg_535_reg_n_0_[15] ,\reg_535_reg_n_0_[14] ,\reg_535_reg_n_0_[13] ,\reg_535_reg_n_0_[12] ,\reg_535_reg_n_0_[11] ,\reg_535_reg_n_0_[10] ,\reg_535_reg_n_0_[9] ,\reg_535_reg_n_0_[8] ,\reg_535_reg_n_0_[7] ,\reg_535_reg_n_0_[6] ,\reg_535_reg_n_0_[5] ,\reg_535_reg_n_0_[4] ,\reg_535_reg_n_0_[3] ,\reg_535_reg_n_0_[2] ,\reg_535_reg_n_0_[1] ,\reg_535_reg_n_0_[0] }),
        .p_reg_reg_i_3__0_0(H_filter_FIR_kernel_load_4_reg_2392),
        .p_reg_reg_i_3__0_1({\reg_719_reg_n_0_[15] ,\reg_719_reg_n_0_[14] ,\reg_719_reg_n_0_[13] ,\reg_719_reg_n_0_[12] ,\reg_719_reg_n_0_[11] ,\reg_719_reg_n_0_[10] ,\reg_719_reg_n_0_[9] ,\reg_719_reg_n_0_[8] ,\reg_719_reg_n_0_[7] ,\reg_719_reg_n_0_[6] ,\reg_719_reg_n_0_[5] ,\reg_719_reg_n_0_[4] ,\reg_719_reg_n_0_[3] ,\reg_719_reg_n_0_[2] ,\reg_719_reg_n_0_[1] ,\reg_719_reg_n_0_[0] }),
        .p_reg_reg_i_6__0(reg_712),
        .p_reg_reg_i_6__0_0(reg_652));
  LUT4 #(
    .INIT(16'hBFA0)) 
    \ap_CS_fsm[0]_i_1 
       (.I0(ap_CS_fsm_state88),
        .I1(grp_FIR_filter_fu_188_ap_start_reg),
        .I2(grp_FIR_filter_fu_188_ap_ce),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .O(ap_NS_fsm[0]));
  LUT4 #(
    .INIT(16'h8F80)) 
    \ap_CS_fsm[1]_i_1 
       (.I0(grp_FIR_filter_fu_188_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(grp_FIR_filter_fu_188_ap_ce),
        .I3(ap_CS_fsm_state2),
        .O(ap_NS_fsm[1]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[10] 
       (.C(ap_clk),
        .CE(grp_FIR_filter_fu_188_ap_ce),
        .D(ap_CS_fsm_state10),
        .Q(ap_CS_fsm_state11),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[11] 
       (.C(ap_clk),
        .CE(grp_FIR_filter_fu_188_ap_ce),
        .D(ap_CS_fsm_state11),
        .Q(ap_CS_fsm_state12),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[12] 
       (.C(ap_clk),
        .CE(grp_FIR_filter_fu_188_ap_ce),
        .D(ap_CS_fsm_state12),
        .Q(ap_CS_fsm_state13),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[13] 
       (.C(ap_clk),
        .CE(grp_FIR_filter_fu_188_ap_ce),
        .D(ap_CS_fsm_state13),
        .Q(ap_CS_fsm_state14),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[14] 
       (.C(ap_clk),
        .CE(grp_FIR_filter_fu_188_ap_ce),
        .D(ap_CS_fsm_state14),
        .Q(ap_CS_fsm_state15),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[15] 
       (.C(ap_clk),
        .CE(grp_FIR_filter_fu_188_ap_ce),
        .D(ap_CS_fsm_state15),
        .Q(ap_CS_fsm_state16),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[16] 
       (.C(ap_clk),
        .CE(grp_FIR_filter_fu_188_ap_ce),
        .D(ap_CS_fsm_state16),
        .Q(ap_CS_fsm_state17),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[17] 
       (.C(ap_clk),
        .CE(grp_FIR_filter_fu_188_ap_ce),
        .D(ap_CS_fsm_state17),
        .Q(ap_CS_fsm_state18),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[18] 
       (.C(ap_clk),
        .CE(grp_FIR_filter_fu_188_ap_ce),
        .D(ap_CS_fsm_state18),
        .Q(ap_CS_fsm_state19),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[19] 
       (.C(ap_clk),
        .CE(grp_FIR_filter_fu_188_ap_ce),
        .D(ap_CS_fsm_state19),
        .Q(ap_CS_fsm_state20),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[20] 
       (.C(ap_clk),
        .CE(grp_FIR_filter_fu_188_ap_ce),
        .D(ap_CS_fsm_state20),
        .Q(ap_CS_fsm_state21),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[21] 
       (.C(ap_clk),
        .CE(grp_FIR_filter_fu_188_ap_ce),
        .D(ap_CS_fsm_state21),
        .Q(ap_CS_fsm_state22),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[22] 
       (.C(ap_clk),
        .CE(grp_FIR_filter_fu_188_ap_ce),
        .D(ap_CS_fsm_state22),
        .Q(ap_CS_fsm_state23),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[23] 
       (.C(ap_clk),
        .CE(grp_FIR_filter_fu_188_ap_ce),
        .D(ap_CS_fsm_state23),
        .Q(ap_CS_fsm_state24),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[24] 
       (.C(ap_clk),
        .CE(grp_FIR_filter_fu_188_ap_ce),
        .D(ap_CS_fsm_state24),
        .Q(ap_CS_fsm_state25),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[25] 
       (.C(ap_clk),
        .CE(grp_FIR_filter_fu_188_ap_ce),
        .D(ap_CS_fsm_state25),
        .Q(ap_CS_fsm_state26),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[26] 
       (.C(ap_clk),
        .CE(grp_FIR_filter_fu_188_ap_ce),
        .D(ap_CS_fsm_state26),
        .Q(ap_CS_fsm_state27),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[27] 
       (.C(ap_clk),
        .CE(grp_FIR_filter_fu_188_ap_ce),
        .D(ap_CS_fsm_state27),
        .Q(ap_CS_fsm_state28),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[28] 
       (.C(ap_clk),
        .CE(grp_FIR_filter_fu_188_ap_ce),
        .D(ap_CS_fsm_state28),
        .Q(ap_CS_fsm_state29),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[29] 
       (.C(ap_clk),
        .CE(grp_FIR_filter_fu_188_ap_ce),
        .D(ap_CS_fsm_state29),
        .Q(ap_CS_fsm_state30),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(grp_FIR_filter_fu_188_ap_ce),
        .D(ap_CS_fsm_state2),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[30] 
       (.C(ap_clk),
        .CE(grp_FIR_filter_fu_188_ap_ce),
        .D(ap_CS_fsm_state30),
        .Q(ap_CS_fsm_state31),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[31] 
       (.C(ap_clk),
        .CE(grp_FIR_filter_fu_188_ap_ce),
        .D(ap_CS_fsm_state31),
        .Q(ap_CS_fsm_state32),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[32] 
       (.C(ap_clk),
        .CE(grp_FIR_filter_fu_188_ap_ce),
        .D(ap_CS_fsm_state32),
        .Q(ap_CS_fsm_state33),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[33] 
       (.C(ap_clk),
        .CE(grp_FIR_filter_fu_188_ap_ce),
        .D(ap_CS_fsm_state33),
        .Q(ap_CS_fsm_state34),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[34] 
       (.C(ap_clk),
        .CE(grp_FIR_filter_fu_188_ap_ce),
        .D(ap_CS_fsm_state34),
        .Q(ap_CS_fsm_state35),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[35] 
       (.C(ap_clk),
        .CE(grp_FIR_filter_fu_188_ap_ce),
        .D(ap_CS_fsm_state35),
        .Q(ap_CS_fsm_state36),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[36] 
       (.C(ap_clk),
        .CE(grp_FIR_filter_fu_188_ap_ce),
        .D(ap_CS_fsm_state36),
        .Q(ap_CS_fsm_state37),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[37] 
       (.C(ap_clk),
        .CE(grp_FIR_filter_fu_188_ap_ce),
        .D(ap_CS_fsm_state37),
        .Q(ap_CS_fsm_state38),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[38] 
       (.C(ap_clk),
        .CE(grp_FIR_filter_fu_188_ap_ce),
        .D(ap_CS_fsm_state38),
        .Q(ap_CS_fsm_state39),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[39] 
       (.C(ap_clk),
        .CE(grp_FIR_filter_fu_188_ap_ce),
        .D(ap_CS_fsm_state39),
        .Q(ap_CS_fsm_state40),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(grp_FIR_filter_fu_188_ap_ce),
        .D(ap_CS_fsm_state3),
        .Q(ap_CS_fsm_state4),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[40] 
       (.C(ap_clk),
        .CE(grp_FIR_filter_fu_188_ap_ce),
        .D(ap_CS_fsm_state40),
        .Q(ap_CS_fsm_state41),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[41] 
       (.C(ap_clk),
        .CE(grp_FIR_filter_fu_188_ap_ce),
        .D(ap_CS_fsm_state41),
        .Q(ap_CS_fsm_state42),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[42] 
       (.C(ap_clk),
        .CE(grp_FIR_filter_fu_188_ap_ce),
        .D(ap_CS_fsm_state42),
        .Q(ap_CS_fsm_state43),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[43] 
       (.C(ap_clk),
        .CE(grp_FIR_filter_fu_188_ap_ce),
        .D(ap_CS_fsm_state43),
        .Q(ap_CS_fsm_state44),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[44] 
       (.C(ap_clk),
        .CE(grp_FIR_filter_fu_188_ap_ce),
        .D(ap_CS_fsm_state44),
        .Q(ap_CS_fsm_state45),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[45] 
       (.C(ap_clk),
        .CE(grp_FIR_filter_fu_188_ap_ce),
        .D(ap_CS_fsm_state45),
        .Q(ap_CS_fsm_state46),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[46] 
       (.C(ap_clk),
        .CE(grp_FIR_filter_fu_188_ap_ce),
        .D(ap_CS_fsm_state46),
        .Q(ap_CS_fsm_state47),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[47] 
       (.C(ap_clk),
        .CE(grp_FIR_filter_fu_188_ap_ce),
        .D(ap_CS_fsm_state47),
        .Q(ap_CS_fsm_state48),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[48] 
       (.C(ap_clk),
        .CE(grp_FIR_filter_fu_188_ap_ce),
        .D(ap_CS_fsm_state48),
        .Q(ap_CS_fsm_state49),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[49] 
       (.C(ap_clk),
        .CE(grp_FIR_filter_fu_188_ap_ce),
        .D(ap_CS_fsm_state49),
        .Q(ap_CS_fsm_state50),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(grp_FIR_filter_fu_188_ap_ce),
        .D(ap_CS_fsm_state4),
        .Q(ap_CS_fsm_state5),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[50] 
       (.C(ap_clk),
        .CE(grp_FIR_filter_fu_188_ap_ce),
        .D(ap_CS_fsm_state50),
        .Q(ap_CS_fsm_state51),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[51] 
       (.C(ap_clk),
        .CE(grp_FIR_filter_fu_188_ap_ce),
        .D(ap_CS_fsm_state51),
        .Q(ap_CS_fsm_state52),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[52] 
       (.C(ap_clk),
        .CE(grp_FIR_filter_fu_188_ap_ce),
        .D(ap_CS_fsm_state52),
        .Q(ap_CS_fsm_state53),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[53] 
       (.C(ap_clk),
        .CE(grp_FIR_filter_fu_188_ap_ce),
        .D(ap_CS_fsm_state53),
        .Q(ap_CS_fsm_state54),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[54] 
       (.C(ap_clk),
        .CE(grp_FIR_filter_fu_188_ap_ce),
        .D(ap_CS_fsm_state54),
        .Q(ap_CS_fsm_state55),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[55] 
       (.C(ap_clk),
        .CE(grp_FIR_filter_fu_188_ap_ce),
        .D(ap_CS_fsm_state55),
        .Q(ap_CS_fsm_state56),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[56] 
       (.C(ap_clk),
        .CE(grp_FIR_filter_fu_188_ap_ce),
        .D(ap_CS_fsm_state56),
        .Q(ap_CS_fsm_state57),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[57] 
       (.C(ap_clk),
        .CE(grp_FIR_filter_fu_188_ap_ce),
        .D(ap_CS_fsm_state57),
        .Q(ap_CS_fsm_state58),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[58] 
       (.C(ap_clk),
        .CE(grp_FIR_filter_fu_188_ap_ce),
        .D(ap_CS_fsm_state58),
        .Q(ap_CS_fsm_state59),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[59] 
       (.C(ap_clk),
        .CE(grp_FIR_filter_fu_188_ap_ce),
        .D(ap_CS_fsm_state59),
        .Q(ap_CS_fsm_state60),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(grp_FIR_filter_fu_188_ap_ce),
        .D(ap_CS_fsm_state5),
        .Q(ap_CS_fsm_state6),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[60] 
       (.C(ap_clk),
        .CE(grp_FIR_filter_fu_188_ap_ce),
        .D(ap_CS_fsm_state60),
        .Q(ap_CS_fsm_state61),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[61] 
       (.C(ap_clk),
        .CE(grp_FIR_filter_fu_188_ap_ce),
        .D(ap_CS_fsm_state61),
        .Q(CEA2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[62] 
       (.C(ap_clk),
        .CE(grp_FIR_filter_fu_188_ap_ce),
        .D(CEA2),
        .Q(ap_CS_fsm_state63),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[63] 
       (.C(ap_clk),
        .CE(grp_FIR_filter_fu_188_ap_ce),
        .D(ap_CS_fsm_state63),
        .Q(ap_CS_fsm_state64),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[64] 
       (.C(ap_clk),
        .CE(grp_FIR_filter_fu_188_ap_ce),
        .D(ap_CS_fsm_state64),
        .Q(ap_CS_fsm_state65),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[65] 
       (.C(ap_clk),
        .CE(grp_FIR_filter_fu_188_ap_ce),
        .D(ap_CS_fsm_state65),
        .Q(ap_CS_fsm_state66),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[66] 
       (.C(ap_clk),
        .CE(grp_FIR_filter_fu_188_ap_ce),
        .D(ap_CS_fsm_state66),
        .Q(ap_CS_fsm_state67),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[67] 
       (.C(ap_clk),
        .CE(grp_FIR_filter_fu_188_ap_ce),
        .D(ap_CS_fsm_state67),
        .Q(ap_CS_fsm_state68),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[68] 
       (.C(ap_clk),
        .CE(grp_FIR_filter_fu_188_ap_ce),
        .D(ap_CS_fsm_state68),
        .Q(ap_CS_fsm_state69),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[69] 
       (.C(ap_clk),
        .CE(grp_FIR_filter_fu_188_ap_ce),
        .D(ap_CS_fsm_state69),
        .Q(ap_CS_fsm_state70),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(grp_FIR_filter_fu_188_ap_ce),
        .D(ap_CS_fsm_state6),
        .Q(ap_CS_fsm_state7),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[70] 
       (.C(ap_clk),
        .CE(grp_FIR_filter_fu_188_ap_ce),
        .D(ap_CS_fsm_state70),
        .Q(ap_CS_fsm_state71),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[71] 
       (.C(ap_clk),
        .CE(grp_FIR_filter_fu_188_ap_ce),
        .D(ap_CS_fsm_state71),
        .Q(ap_CS_fsm_state72),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[72] 
       (.C(ap_clk),
        .CE(grp_FIR_filter_fu_188_ap_ce),
        .D(ap_CS_fsm_state72),
        .Q(ap_CS_fsm_state73),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[73] 
       (.C(ap_clk),
        .CE(grp_FIR_filter_fu_188_ap_ce),
        .D(ap_CS_fsm_state73),
        .Q(ap_CS_fsm_state74),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[74] 
       (.C(ap_clk),
        .CE(grp_FIR_filter_fu_188_ap_ce),
        .D(ap_CS_fsm_state74),
        .Q(ap_CS_fsm_state75),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[75] 
       (.C(ap_clk),
        .CE(grp_FIR_filter_fu_188_ap_ce),
        .D(ap_CS_fsm_state75),
        .Q(ap_CS_fsm_state76),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[76] 
       (.C(ap_clk),
        .CE(grp_FIR_filter_fu_188_ap_ce),
        .D(ap_CS_fsm_state76),
        .Q(ap_CS_fsm_state77),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[77] 
       (.C(ap_clk),
        .CE(grp_FIR_filter_fu_188_ap_ce),
        .D(ap_CS_fsm_state77),
        .Q(ap_CS_fsm_state78),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[78] 
       (.C(ap_clk),
        .CE(grp_FIR_filter_fu_188_ap_ce),
        .D(ap_CS_fsm_state78),
        .Q(ap_CS_fsm_state79),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[79] 
       (.C(ap_clk),
        .CE(grp_FIR_filter_fu_188_ap_ce),
        .D(ap_CS_fsm_state79),
        .Q(ap_CS_fsm_state80),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(grp_FIR_filter_fu_188_ap_ce),
        .D(ap_CS_fsm_state7),
        .Q(ap_CS_fsm_state8),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[80] 
       (.C(ap_clk),
        .CE(grp_FIR_filter_fu_188_ap_ce),
        .D(ap_CS_fsm_state80),
        .Q(ap_CS_fsm_state81),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[81] 
       (.C(ap_clk),
        .CE(grp_FIR_filter_fu_188_ap_ce),
        .D(ap_CS_fsm_state81),
        .Q(ap_CS_fsm_state82),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[82] 
       (.C(ap_clk),
        .CE(grp_FIR_filter_fu_188_ap_ce),
        .D(ap_CS_fsm_state82),
        .Q(ap_CS_fsm_state83),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[83] 
       (.C(ap_clk),
        .CE(grp_FIR_filter_fu_188_ap_ce),
        .D(ap_CS_fsm_state83),
        .Q(ap_CS_fsm_state84),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[84] 
       (.C(ap_clk),
        .CE(grp_FIR_filter_fu_188_ap_ce),
        .D(ap_CS_fsm_state84),
        .Q(ap_CS_fsm_state85),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[85] 
       (.C(ap_clk),
        .CE(grp_FIR_filter_fu_188_ap_ce),
        .D(ap_CS_fsm_state85),
        .Q(ap_CS_fsm_state86),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[86] 
       (.C(ap_clk),
        .CE(grp_FIR_filter_fu_188_ap_ce),
        .D(ap_CS_fsm_state86),
        .Q(ap_CS_fsm_state87),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[87] 
       (.C(ap_clk),
        .CE(grp_FIR_filter_fu_188_ap_ce),
        .D(ap_CS_fsm_state87),
        .Q(ap_CS_fsm_state88),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(grp_FIR_filter_fu_188_ap_ce),
        .D(ap_CS_fsm_state8),
        .Q(ap_CS_fsm_state9),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(grp_FIR_filter_fu_188_ap_ce),
        .D(ap_CS_fsm_state9),
        .Q(ap_CS_fsm_state10),
        .R(ap_rst_n_inv));
  FDRE \ap_port_reg_x_n_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm185_out),
        .D(x_n[0]),
        .Q(ap_port_reg_x_n[0]),
        .R(1'b0));
  FDRE \ap_port_reg_x_n_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm185_out),
        .D(x_n[10]),
        .Q(ap_port_reg_x_n[10]),
        .R(1'b0));
  FDRE \ap_port_reg_x_n_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm185_out),
        .D(x_n[11]),
        .Q(ap_port_reg_x_n[11]),
        .R(1'b0));
  FDRE \ap_port_reg_x_n_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm185_out),
        .D(x_n[12]),
        .Q(ap_port_reg_x_n[12]),
        .R(1'b0));
  FDRE \ap_port_reg_x_n_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm185_out),
        .D(x_n[13]),
        .Q(ap_port_reg_x_n[13]),
        .R(1'b0));
  FDRE \ap_port_reg_x_n_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm185_out),
        .D(x_n[14]),
        .Q(ap_port_reg_x_n[14]),
        .R(1'b0));
  FDRE \ap_port_reg_x_n_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm185_out),
        .D(x_n[15]),
        .Q(ap_port_reg_x_n[15]),
        .R(1'b0));
  FDRE \ap_port_reg_x_n_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm185_out),
        .D(x_n[1]),
        .Q(ap_port_reg_x_n[1]),
        .R(1'b0));
  FDRE \ap_port_reg_x_n_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm185_out),
        .D(x_n[2]),
        .Q(ap_port_reg_x_n[2]),
        .R(1'b0));
  FDRE \ap_port_reg_x_n_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm185_out),
        .D(x_n[3]),
        .Q(ap_port_reg_x_n[3]),
        .R(1'b0));
  FDRE \ap_port_reg_x_n_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm185_out),
        .D(x_n[4]),
        .Q(ap_port_reg_x_n[4]),
        .R(1'b0));
  FDRE \ap_port_reg_x_n_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm185_out),
        .D(x_n[5]),
        .Q(ap_port_reg_x_n[5]),
        .R(1'b0));
  FDRE \ap_port_reg_x_n_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm185_out),
        .D(x_n[6]),
        .Q(ap_port_reg_x_n[6]),
        .R(1'b0));
  FDRE \ap_port_reg_x_n_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm185_out),
        .D(x_n[7]),
        .Q(ap_port_reg_x_n[7]),
        .R(1'b0));
  FDRE \ap_port_reg_x_n_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm185_out),
        .D(x_n[8]),
        .Q(ap_port_reg_x_n[8]),
        .R(1'b0));
  FDRE \ap_port_reg_x_n_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm185_out),
        .D(x_n[9]),
        .Q(ap_port_reg_x_n[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h777F7777000F0000)) 
    grp_FIR_filter_fu_188_ap_start_reg_i_1
       (.I0(ap_CS_fsm_state88),
        .I1(grp_FIR_filter_fu_188_ap_ce),
        .I2(grp_FIR_filter_fu_188_ap_start_reg_reg[1]),
        .I3(grp_FIR_filter_fu_188_ap_start_reg_reg[0]),
        .I4(Q[4]),
        .I5(grp_FIR_filter_fu_188_ap_start_reg),
        .O(\ap_CS_fsm_reg[87]_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_mac_mul_sub_16s_15ns_16s_31_4_1 mac_mul_sub_16s_15ns_16s_31_4_1_U35
       (.A(H_filter_FIR_kernel_q0),
        .CEA1(ap_CS_fsm_state37),
        .DOUTADOUT(H_filter_FIR_kernel_q1),
        .P({mac_mul_sub_16s_15ns_16s_31_4_1_U35_n_0,mac_mul_sub_16s_15ns_16s_31_4_1_U35_n_1,mac_mul_sub_16s_15ns_16s_31_4_1_U35_n_2,mac_mul_sub_16s_15ns_16s_31_4_1_U35_n_3,mac_mul_sub_16s_15ns_16s_31_4_1_U35_n_4,mac_mul_sub_16s_15ns_16s_31_4_1_U35_n_5,mac_mul_sub_16s_15ns_16s_31_4_1_U35_n_6,mac_mul_sub_16s_15ns_16s_31_4_1_U35_n_7,mac_mul_sub_16s_15ns_16s_31_4_1_U35_n_8,mac_mul_sub_16s_15ns_16s_31_4_1_U35_n_9,mac_mul_sub_16s_15ns_16s_31_4_1_U35_n_10,mac_mul_sub_16s_15ns_16s_31_4_1_U35_n_11,mac_mul_sub_16s_15ns_16s_31_4_1_U35_n_12,mac_mul_sub_16s_15ns_16s_31_4_1_U35_n_13,mac_mul_sub_16s_15ns_16s_31_4_1_U35_n_14,mac_mul_sub_16s_15ns_16s_31_4_1_U35_n_15,mac_mul_sub_16s_15ns_16s_31_4_1_U35_n_16,mac_mul_sub_16s_15ns_16s_31_4_1_U35_n_17,mac_mul_sub_16s_15ns_16s_31_4_1_U35_n_18,mac_mul_sub_16s_15ns_16s_31_4_1_U35_n_19,mac_mul_sub_16s_15ns_16s_31_4_1_U35_n_20,mac_mul_sub_16s_15ns_16s_31_4_1_U35_n_21,mac_mul_sub_16s_15ns_16s_31_4_1_U35_n_22,mac_mul_sub_16s_15ns_16s_31_4_1_U35_n_23,mac_mul_sub_16s_15ns_16s_31_4_1_U35_n_24,mac_mul_sub_16s_15ns_16s_31_4_1_U35_n_25,mac_mul_sub_16s_15ns_16s_31_4_1_U35_n_26,mac_mul_sub_16s_15ns_16s_31_4_1_U35_n_27,mac_mul_sub_16s_15ns_16s_31_4_1_U35_n_28,mac_mul_sub_16s_15ns_16s_31_4_1_U35_n_29,mac_mul_sub_16s_15ns_16s_31_4_1_U35_n_30}),
        .Q(add_ln66_3_reg_2484[29:28]),
        .S(mac_mul_sub_16s_15ns_16s_31_4_1_U35_n_31),
        .\add_ln66_4_reg_2607_reg[30] (add_ln66_reg_2468[29:28]),
        .ap_CS_fsm_state49(ap_CS_fsm_state49),
        .ap_CS_fsm_state50(ap_CS_fsm_state50),
        .ap_CS_fsm_state51(ap_CS_fsm_state51),
        .ap_CS_fsm_state52(ap_CS_fsm_state52),
        .ap_clk(ap_clk),
        .grp_FIR_filter_fu_188_ap_ce(grp_FIR_filter_fu_188_ap_ce));
  FDRE \reg_528_reg[0] 
       (.C(ap_clk),
        .CE(reg_528),
        .D(H_filter_FIR_kernel_U_n_373),
        .Q(\reg_528_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \reg_528_reg[10] 
       (.C(ap_clk),
        .CE(reg_528),
        .D(H_filter_FIR_kernel_U_n_363),
        .Q(\reg_528_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \reg_528_reg[11] 
       (.C(ap_clk),
        .CE(reg_528),
        .D(H_filter_FIR_kernel_U_n_362),
        .Q(\reg_528_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \reg_528_reg[12] 
       (.C(ap_clk),
        .CE(reg_528),
        .D(H_filter_FIR_kernel_U_n_361),
        .Q(\reg_528_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \reg_528_reg[13] 
       (.C(ap_clk),
        .CE(reg_528),
        .D(H_filter_FIR_kernel_U_n_360),
        .Q(\reg_528_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \reg_528_reg[14] 
       (.C(ap_clk),
        .CE(reg_528),
        .D(H_filter_FIR_kernel_U_n_359),
        .Q(\reg_528_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \reg_528_reg[15] 
       (.C(ap_clk),
        .CE(reg_528),
        .D(H_filter_FIR_kernel_U_n_358),
        .Q(\reg_528_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \reg_528_reg[1] 
       (.C(ap_clk),
        .CE(reg_528),
        .D(H_filter_FIR_kernel_U_n_372),
        .Q(\reg_528_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \reg_528_reg[2] 
       (.C(ap_clk),
        .CE(reg_528),
        .D(H_filter_FIR_kernel_U_n_371),
        .Q(\reg_528_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \reg_528_reg[3] 
       (.C(ap_clk),
        .CE(reg_528),
        .D(H_filter_FIR_kernel_U_n_370),
        .Q(\reg_528_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \reg_528_reg[4] 
       (.C(ap_clk),
        .CE(reg_528),
        .D(H_filter_FIR_kernel_U_n_369),
        .Q(\reg_528_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \reg_528_reg[5] 
       (.C(ap_clk),
        .CE(reg_528),
        .D(H_filter_FIR_kernel_U_n_368),
        .Q(\reg_528_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \reg_528_reg[6] 
       (.C(ap_clk),
        .CE(reg_528),
        .D(H_filter_FIR_kernel_U_n_367),
        .Q(\reg_528_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \reg_528_reg[7] 
       (.C(ap_clk),
        .CE(reg_528),
        .D(H_filter_FIR_kernel_U_n_366),
        .Q(\reg_528_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \reg_528_reg[8] 
       (.C(ap_clk),
        .CE(reg_528),
        .D(H_filter_FIR_kernel_U_n_365),
        .Q(\reg_528_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \reg_528_reg[9] 
       (.C(ap_clk),
        .CE(reg_528),
        .D(H_filter_FIR_kernel_U_n_364),
        .Q(\reg_528_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \reg_535_reg[0] 
       (.C(ap_clk),
        .CE(reg_535),
        .D(H_filter_FIR_kernel_U_n_341),
        .Q(\reg_535_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \reg_535_reg[10] 
       (.C(ap_clk),
        .CE(reg_535),
        .D(H_filter_FIR_kernel_U_n_331),
        .Q(\reg_535_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \reg_535_reg[11] 
       (.C(ap_clk),
        .CE(reg_535),
        .D(H_filter_FIR_kernel_U_n_330),
        .Q(\reg_535_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \reg_535_reg[12] 
       (.C(ap_clk),
        .CE(reg_535),
        .D(H_filter_FIR_kernel_U_n_329),
        .Q(\reg_535_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \reg_535_reg[13] 
       (.C(ap_clk),
        .CE(reg_535),
        .D(H_filter_FIR_kernel_U_n_328),
        .Q(\reg_535_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \reg_535_reg[14] 
       (.C(ap_clk),
        .CE(reg_535),
        .D(H_filter_FIR_kernel_U_n_327),
        .Q(\reg_535_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \reg_535_reg[15] 
       (.C(ap_clk),
        .CE(reg_535),
        .D(H_filter_FIR_kernel_U_n_326),
        .Q(\reg_535_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \reg_535_reg[1] 
       (.C(ap_clk),
        .CE(reg_535),
        .D(H_filter_FIR_kernel_U_n_340),
        .Q(\reg_535_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \reg_535_reg[2] 
       (.C(ap_clk),
        .CE(reg_535),
        .D(H_filter_FIR_kernel_U_n_339),
        .Q(\reg_535_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \reg_535_reg[3] 
       (.C(ap_clk),
        .CE(reg_535),
        .D(H_filter_FIR_kernel_U_n_338),
        .Q(\reg_535_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \reg_535_reg[4] 
       (.C(ap_clk),
        .CE(reg_535),
        .D(H_filter_FIR_kernel_U_n_337),
        .Q(\reg_535_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \reg_535_reg[5] 
       (.C(ap_clk),
        .CE(reg_535),
        .D(H_filter_FIR_kernel_U_n_336),
        .Q(\reg_535_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \reg_535_reg[6] 
       (.C(ap_clk),
        .CE(reg_535),
        .D(H_filter_FIR_kernel_U_n_335),
        .Q(\reg_535_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \reg_535_reg[7] 
       (.C(ap_clk),
        .CE(reg_535),
        .D(H_filter_FIR_kernel_U_n_334),
        .Q(\reg_535_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \reg_535_reg[8] 
       (.C(ap_clk),
        .CE(reg_535),
        .D(H_filter_FIR_kernel_U_n_333),
        .Q(\reg_535_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \reg_535_reg[9] 
       (.C(ap_clk),
        .CE(reg_535),
        .D(H_filter_FIR_kernel_U_n_332),
        .Q(\reg_535_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \reg_541_reg[0] 
       (.C(ap_clk),
        .CE(reg_541),
        .D(H_filter_FIR_kernel_U_n_437),
        .Q(\reg_541_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \reg_541_reg[10] 
       (.C(ap_clk),
        .CE(reg_541),
        .D(H_filter_FIR_kernel_U_n_427),
        .Q(\reg_541_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \reg_541_reg[11] 
       (.C(ap_clk),
        .CE(reg_541),
        .D(H_filter_FIR_kernel_U_n_426),
        .Q(\reg_541_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \reg_541_reg[12] 
       (.C(ap_clk),
        .CE(reg_541),
        .D(H_filter_FIR_kernel_U_n_425),
        .Q(\reg_541_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \reg_541_reg[13] 
       (.C(ap_clk),
        .CE(reg_541),
        .D(H_filter_FIR_kernel_U_n_424),
        .Q(\reg_541_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \reg_541_reg[14] 
       (.C(ap_clk),
        .CE(reg_541),
        .D(H_filter_FIR_kernel_U_n_423),
        .Q(\reg_541_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \reg_541_reg[15] 
       (.C(ap_clk),
        .CE(reg_541),
        .D(H_filter_FIR_kernel_U_n_422),
        .Q(\reg_541_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \reg_541_reg[1] 
       (.C(ap_clk),
        .CE(reg_541),
        .D(H_filter_FIR_kernel_U_n_436),
        .Q(\reg_541_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \reg_541_reg[2] 
       (.C(ap_clk),
        .CE(reg_541),
        .D(H_filter_FIR_kernel_U_n_435),
        .Q(\reg_541_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \reg_541_reg[3] 
       (.C(ap_clk),
        .CE(reg_541),
        .D(H_filter_FIR_kernel_U_n_434),
        .Q(\reg_541_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \reg_541_reg[4] 
       (.C(ap_clk),
        .CE(reg_541),
        .D(H_filter_FIR_kernel_U_n_433),
        .Q(\reg_541_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \reg_541_reg[5] 
       (.C(ap_clk),
        .CE(reg_541),
        .D(H_filter_FIR_kernel_U_n_432),
        .Q(\reg_541_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \reg_541_reg[6] 
       (.C(ap_clk),
        .CE(reg_541),
        .D(H_filter_FIR_kernel_U_n_431),
        .Q(\reg_541_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \reg_541_reg[7] 
       (.C(ap_clk),
        .CE(reg_541),
        .D(H_filter_FIR_kernel_U_n_430),
        .Q(\reg_541_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \reg_541_reg[8] 
       (.C(ap_clk),
        .CE(reg_541),
        .D(H_filter_FIR_kernel_U_n_429),
        .Q(\reg_541_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \reg_541_reg[9] 
       (.C(ap_clk),
        .CE(reg_541),
        .D(H_filter_FIR_kernel_U_n_428),
        .Q(\reg_541_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \reg_548_reg[0] 
       (.C(ap_clk),
        .CE(reg_5480),
        .D(H_filter_FIR_kernel_q0[0]),
        .Q(reg_548[0]),
        .R(1'b0));
  FDRE \reg_548_reg[10] 
       (.C(ap_clk),
        .CE(reg_5480),
        .D(H_filter_FIR_kernel_q0[10]),
        .Q(reg_548[10]),
        .R(1'b0));
  FDRE \reg_548_reg[11] 
       (.C(ap_clk),
        .CE(reg_5480),
        .D(H_filter_FIR_kernel_q0[11]),
        .Q(reg_548[11]),
        .R(1'b0));
  FDRE \reg_548_reg[12] 
       (.C(ap_clk),
        .CE(reg_5480),
        .D(H_filter_FIR_kernel_q0[12]),
        .Q(reg_548[12]),
        .R(1'b0));
  FDRE \reg_548_reg[13] 
       (.C(ap_clk),
        .CE(reg_5480),
        .D(H_filter_FIR_kernel_q0[13]),
        .Q(reg_548[13]),
        .R(1'b0));
  FDRE \reg_548_reg[14] 
       (.C(ap_clk),
        .CE(reg_5480),
        .D(H_filter_FIR_kernel_q0[14]),
        .Q(reg_548[14]),
        .R(1'b0));
  FDRE \reg_548_reg[15] 
       (.C(ap_clk),
        .CE(reg_5480),
        .D(H_filter_FIR_kernel_q0[15]),
        .Q(reg_548[15]),
        .R(1'b0));
  FDRE \reg_548_reg[1] 
       (.C(ap_clk),
        .CE(reg_5480),
        .D(H_filter_FIR_kernel_q0[1]),
        .Q(reg_548[1]),
        .R(1'b0));
  FDRE \reg_548_reg[2] 
       (.C(ap_clk),
        .CE(reg_5480),
        .D(H_filter_FIR_kernel_q0[2]),
        .Q(reg_548[2]),
        .R(1'b0));
  FDRE \reg_548_reg[3] 
       (.C(ap_clk),
        .CE(reg_5480),
        .D(H_filter_FIR_kernel_q0[3]),
        .Q(reg_548[3]),
        .R(1'b0));
  FDRE \reg_548_reg[4] 
       (.C(ap_clk),
        .CE(reg_5480),
        .D(H_filter_FIR_kernel_q0[4]),
        .Q(reg_548[4]),
        .R(1'b0));
  FDRE \reg_548_reg[5] 
       (.C(ap_clk),
        .CE(reg_5480),
        .D(H_filter_FIR_kernel_q0[5]),
        .Q(reg_548[5]),
        .R(1'b0));
  FDRE \reg_548_reg[6] 
       (.C(ap_clk),
        .CE(reg_5480),
        .D(H_filter_FIR_kernel_q0[6]),
        .Q(reg_548[6]),
        .R(1'b0));
  FDRE \reg_548_reg[7] 
       (.C(ap_clk),
        .CE(reg_5480),
        .D(H_filter_FIR_kernel_q0[7]),
        .Q(reg_548[7]),
        .R(1'b0));
  FDRE \reg_548_reg[8] 
       (.C(ap_clk),
        .CE(reg_5480),
        .D(H_filter_FIR_kernel_q0[8]),
        .Q(reg_548[8]),
        .R(1'b0));
  FDRE \reg_548_reg[9] 
       (.C(ap_clk),
        .CE(reg_5480),
        .D(H_filter_FIR_kernel_q0[9]),
        .Q(reg_548[9]),
        .R(1'b0));
  FDRE \reg_554_reg[0] 
       (.C(ap_clk),
        .CE(reg_5540),
        .D(H_filter_FIR_kernel_q1[0]),
        .Q(reg_554[0]),
        .R(1'b0));
  FDRE \reg_554_reg[10] 
       (.C(ap_clk),
        .CE(reg_5540),
        .D(H_filter_FIR_kernel_q1[10]),
        .Q(reg_554[10]),
        .R(1'b0));
  FDRE \reg_554_reg[11] 
       (.C(ap_clk),
        .CE(reg_5540),
        .D(H_filter_FIR_kernel_q1[11]),
        .Q(reg_554[11]),
        .R(1'b0));
  FDRE \reg_554_reg[12] 
       (.C(ap_clk),
        .CE(reg_5540),
        .D(H_filter_FIR_kernel_q1[12]),
        .Q(reg_554[12]),
        .R(1'b0));
  FDRE \reg_554_reg[13] 
       (.C(ap_clk),
        .CE(reg_5540),
        .D(H_filter_FIR_kernel_q1[13]),
        .Q(reg_554[13]),
        .R(1'b0));
  FDRE \reg_554_reg[14] 
       (.C(ap_clk),
        .CE(reg_5540),
        .D(H_filter_FIR_kernel_q1[14]),
        .Q(reg_554[14]),
        .R(1'b0));
  FDRE \reg_554_reg[15] 
       (.C(ap_clk),
        .CE(reg_5540),
        .D(H_filter_FIR_kernel_q1[15]),
        .Q(reg_554[15]),
        .R(1'b0));
  FDRE \reg_554_reg[1] 
       (.C(ap_clk),
        .CE(reg_5540),
        .D(H_filter_FIR_kernel_q1[1]),
        .Q(reg_554[1]),
        .R(1'b0));
  FDRE \reg_554_reg[2] 
       (.C(ap_clk),
        .CE(reg_5540),
        .D(H_filter_FIR_kernel_q1[2]),
        .Q(reg_554[2]),
        .R(1'b0));
  FDRE \reg_554_reg[3] 
       (.C(ap_clk),
        .CE(reg_5540),
        .D(H_filter_FIR_kernel_q1[3]),
        .Q(reg_554[3]),
        .R(1'b0));
  FDRE \reg_554_reg[4] 
       (.C(ap_clk),
        .CE(reg_5540),
        .D(H_filter_FIR_kernel_q1[4]),
        .Q(reg_554[4]),
        .R(1'b0));
  FDRE \reg_554_reg[5] 
       (.C(ap_clk),
        .CE(reg_5540),
        .D(H_filter_FIR_kernel_q1[5]),
        .Q(reg_554[5]),
        .R(1'b0));
  FDRE \reg_554_reg[6] 
       (.C(ap_clk),
        .CE(reg_5540),
        .D(H_filter_FIR_kernel_q1[6]),
        .Q(reg_554[6]),
        .R(1'b0));
  FDRE \reg_554_reg[7] 
       (.C(ap_clk),
        .CE(reg_5540),
        .D(H_filter_FIR_kernel_q1[7]),
        .Q(reg_554[7]),
        .R(1'b0));
  FDRE \reg_554_reg[8] 
       (.C(ap_clk),
        .CE(reg_5540),
        .D(H_filter_FIR_kernel_q1[8]),
        .Q(reg_554[8]),
        .R(1'b0));
  FDRE \reg_554_reg[9] 
       (.C(ap_clk),
        .CE(reg_5540),
        .D(H_filter_FIR_kernel_q1[9]),
        .Q(reg_554[9]),
        .R(1'b0));
  FDRE \reg_560_reg[0] 
       (.C(ap_clk),
        .CE(reg_560),
        .D(H_filter_FIR_kernel_U_n_533),
        .Q(\reg_560_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \reg_560_reg[10] 
       (.C(ap_clk),
        .CE(reg_560),
        .D(H_filter_FIR_kernel_U_n_523),
        .Q(\reg_560_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \reg_560_reg[11] 
       (.C(ap_clk),
        .CE(reg_560),
        .D(H_filter_FIR_kernel_U_n_522),
        .Q(\reg_560_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \reg_560_reg[12] 
       (.C(ap_clk),
        .CE(reg_560),
        .D(H_filter_FIR_kernel_U_n_521),
        .Q(\reg_560_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \reg_560_reg[13] 
       (.C(ap_clk),
        .CE(reg_560),
        .D(H_filter_FIR_kernel_U_n_520),
        .Q(\reg_560_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \reg_560_reg[14] 
       (.C(ap_clk),
        .CE(reg_560),
        .D(H_filter_FIR_kernel_U_n_519),
        .Q(\reg_560_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \reg_560_reg[15] 
       (.C(ap_clk),
        .CE(reg_560),
        .D(H_filter_FIR_kernel_U_n_518),
        .Q(\reg_560_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \reg_560_reg[1] 
       (.C(ap_clk),
        .CE(reg_560),
        .D(H_filter_FIR_kernel_U_n_532),
        .Q(\reg_560_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \reg_560_reg[2] 
       (.C(ap_clk),
        .CE(reg_560),
        .D(H_filter_FIR_kernel_U_n_531),
        .Q(\reg_560_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \reg_560_reg[3] 
       (.C(ap_clk),
        .CE(reg_560),
        .D(H_filter_FIR_kernel_U_n_530),
        .Q(\reg_560_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \reg_560_reg[4] 
       (.C(ap_clk),
        .CE(reg_560),
        .D(H_filter_FIR_kernel_U_n_529),
        .Q(\reg_560_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \reg_560_reg[5] 
       (.C(ap_clk),
        .CE(reg_560),
        .D(H_filter_FIR_kernel_U_n_528),
        .Q(\reg_560_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \reg_560_reg[6] 
       (.C(ap_clk),
        .CE(reg_560),
        .D(H_filter_FIR_kernel_U_n_527),
        .Q(\reg_560_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \reg_560_reg[7] 
       (.C(ap_clk),
        .CE(reg_560),
        .D(H_filter_FIR_kernel_U_n_526),
        .Q(\reg_560_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \reg_560_reg[8] 
       (.C(ap_clk),
        .CE(reg_560),
        .D(H_filter_FIR_kernel_U_n_525),
        .Q(\reg_560_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \reg_560_reg[9] 
       (.C(ap_clk),
        .CE(reg_560),
        .D(H_filter_FIR_kernel_U_n_524),
        .Q(\reg_560_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \reg_567_reg[0] 
       (.C(ap_clk),
        .CE(reg_567),
        .D(H_filter_FIR_kernel_U_n_581),
        .Q(\reg_567_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \reg_567_reg[10] 
       (.C(ap_clk),
        .CE(reg_567),
        .D(H_filter_FIR_kernel_U_n_571),
        .Q(\reg_567_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \reg_567_reg[11] 
       (.C(ap_clk),
        .CE(reg_567),
        .D(H_filter_FIR_kernel_U_n_570),
        .Q(\reg_567_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \reg_567_reg[12] 
       (.C(ap_clk),
        .CE(reg_567),
        .D(H_filter_FIR_kernel_U_n_569),
        .Q(\reg_567_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \reg_567_reg[13] 
       (.C(ap_clk),
        .CE(reg_567),
        .D(H_filter_FIR_kernel_U_n_568),
        .Q(\reg_567_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \reg_567_reg[14] 
       (.C(ap_clk),
        .CE(reg_567),
        .D(H_filter_FIR_kernel_U_n_567),
        .Q(\reg_567_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \reg_567_reg[15] 
       (.C(ap_clk),
        .CE(reg_567),
        .D(H_filter_FIR_kernel_U_n_566),
        .Q(\reg_567_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \reg_567_reg[1] 
       (.C(ap_clk),
        .CE(reg_567),
        .D(H_filter_FIR_kernel_U_n_580),
        .Q(\reg_567_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \reg_567_reg[2] 
       (.C(ap_clk),
        .CE(reg_567),
        .D(H_filter_FIR_kernel_U_n_579),
        .Q(\reg_567_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \reg_567_reg[3] 
       (.C(ap_clk),
        .CE(reg_567),
        .D(H_filter_FIR_kernel_U_n_578),
        .Q(\reg_567_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \reg_567_reg[4] 
       (.C(ap_clk),
        .CE(reg_567),
        .D(H_filter_FIR_kernel_U_n_577),
        .Q(\reg_567_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \reg_567_reg[5] 
       (.C(ap_clk),
        .CE(reg_567),
        .D(H_filter_FIR_kernel_U_n_576),
        .Q(\reg_567_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \reg_567_reg[6] 
       (.C(ap_clk),
        .CE(reg_567),
        .D(H_filter_FIR_kernel_U_n_575),
        .Q(\reg_567_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \reg_567_reg[7] 
       (.C(ap_clk),
        .CE(reg_567),
        .D(H_filter_FIR_kernel_U_n_574),
        .Q(\reg_567_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \reg_567_reg[8] 
       (.C(ap_clk),
        .CE(reg_567),
        .D(H_filter_FIR_kernel_U_n_573),
        .Q(\reg_567_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \reg_567_reg[9] 
       (.C(ap_clk),
        .CE(reg_567),
        .D(H_filter_FIR_kernel_U_n_572),
        .Q(\reg_567_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \reg_573_reg[0] 
       (.C(ap_clk),
        .CE(reg_573),
        .D(H_filter_FIR_kernel_U_n_565),
        .Q(\reg_573_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \reg_573_reg[10] 
       (.C(ap_clk),
        .CE(reg_573),
        .D(H_filter_FIR_kernel_U_n_555),
        .Q(\reg_573_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \reg_573_reg[11] 
       (.C(ap_clk),
        .CE(reg_573),
        .D(H_filter_FIR_kernel_U_n_554),
        .Q(\reg_573_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \reg_573_reg[12] 
       (.C(ap_clk),
        .CE(reg_573),
        .D(H_filter_FIR_kernel_U_n_553),
        .Q(\reg_573_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \reg_573_reg[13] 
       (.C(ap_clk),
        .CE(reg_573),
        .D(H_filter_FIR_kernel_U_n_552),
        .Q(\reg_573_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \reg_573_reg[14] 
       (.C(ap_clk),
        .CE(reg_573),
        .D(H_filter_FIR_kernel_U_n_551),
        .Q(\reg_573_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \reg_573_reg[15] 
       (.C(ap_clk),
        .CE(reg_573),
        .D(H_filter_FIR_kernel_U_n_550),
        .Q(\reg_573_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \reg_573_reg[1] 
       (.C(ap_clk),
        .CE(reg_573),
        .D(H_filter_FIR_kernel_U_n_564),
        .Q(\reg_573_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \reg_573_reg[2] 
       (.C(ap_clk),
        .CE(reg_573),
        .D(H_filter_FIR_kernel_U_n_563),
        .Q(\reg_573_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \reg_573_reg[3] 
       (.C(ap_clk),
        .CE(reg_573),
        .D(H_filter_FIR_kernel_U_n_562),
        .Q(\reg_573_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \reg_573_reg[4] 
       (.C(ap_clk),
        .CE(reg_573),
        .D(H_filter_FIR_kernel_U_n_561),
        .Q(\reg_573_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \reg_573_reg[5] 
       (.C(ap_clk),
        .CE(reg_573),
        .D(H_filter_FIR_kernel_U_n_560),
        .Q(\reg_573_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \reg_573_reg[6] 
       (.C(ap_clk),
        .CE(reg_573),
        .D(H_filter_FIR_kernel_U_n_559),
        .Q(\reg_573_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \reg_573_reg[7] 
       (.C(ap_clk),
        .CE(reg_573),
        .D(H_filter_FIR_kernel_U_n_558),
        .Q(\reg_573_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \reg_573_reg[8] 
       (.C(ap_clk),
        .CE(reg_573),
        .D(H_filter_FIR_kernel_U_n_557),
        .Q(\reg_573_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \reg_573_reg[9] 
       (.C(ap_clk),
        .CE(reg_573),
        .D(H_filter_FIR_kernel_U_n_556),
        .Q(\reg_573_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \reg_580_reg[0] 
       (.C(ap_clk),
        .CE(reg_580),
        .D(H_filter_FIR_kernel_U_n_613),
        .Q(\reg_580_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \reg_580_reg[10] 
       (.C(ap_clk),
        .CE(reg_580),
        .D(H_filter_FIR_kernel_U_n_603),
        .Q(\reg_580_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \reg_580_reg[11] 
       (.C(ap_clk),
        .CE(reg_580),
        .D(H_filter_FIR_kernel_U_n_602),
        .Q(\reg_580_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \reg_580_reg[12] 
       (.C(ap_clk),
        .CE(reg_580),
        .D(H_filter_FIR_kernel_U_n_601),
        .Q(\reg_580_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \reg_580_reg[13] 
       (.C(ap_clk),
        .CE(reg_580),
        .D(H_filter_FIR_kernel_U_n_600),
        .Q(\reg_580_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \reg_580_reg[14] 
       (.C(ap_clk),
        .CE(reg_580),
        .D(H_filter_FIR_kernel_U_n_599),
        .Q(\reg_580_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \reg_580_reg[15] 
       (.C(ap_clk),
        .CE(reg_580),
        .D(H_filter_FIR_kernel_U_n_598),
        .Q(\reg_580_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \reg_580_reg[1] 
       (.C(ap_clk),
        .CE(reg_580),
        .D(H_filter_FIR_kernel_U_n_612),
        .Q(\reg_580_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \reg_580_reg[2] 
       (.C(ap_clk),
        .CE(reg_580),
        .D(H_filter_FIR_kernel_U_n_611),
        .Q(\reg_580_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \reg_580_reg[3] 
       (.C(ap_clk),
        .CE(reg_580),
        .D(H_filter_FIR_kernel_U_n_610),
        .Q(\reg_580_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \reg_580_reg[4] 
       (.C(ap_clk),
        .CE(reg_580),
        .D(H_filter_FIR_kernel_U_n_609),
        .Q(\reg_580_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \reg_580_reg[5] 
       (.C(ap_clk),
        .CE(reg_580),
        .D(H_filter_FIR_kernel_U_n_608),
        .Q(\reg_580_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \reg_580_reg[6] 
       (.C(ap_clk),
        .CE(reg_580),
        .D(H_filter_FIR_kernel_U_n_607),
        .Q(\reg_580_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \reg_580_reg[7] 
       (.C(ap_clk),
        .CE(reg_580),
        .D(H_filter_FIR_kernel_U_n_606),
        .Q(\reg_580_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \reg_580_reg[8] 
       (.C(ap_clk),
        .CE(reg_580),
        .D(H_filter_FIR_kernel_U_n_605),
        .Q(\reg_580_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \reg_580_reg[9] 
       (.C(ap_clk),
        .CE(reg_580),
        .D(H_filter_FIR_kernel_U_n_604),
        .Q(\reg_580_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \reg_586_reg[0] 
       (.C(ap_clk),
        .CE(reg_586),
        .D(H_filter_FIR_kernel_U_n_597),
        .Q(\reg_586_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \reg_586_reg[10] 
       (.C(ap_clk),
        .CE(reg_586),
        .D(H_filter_FIR_kernel_U_n_587),
        .Q(\reg_586_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \reg_586_reg[11] 
       (.C(ap_clk),
        .CE(reg_586),
        .D(H_filter_FIR_kernel_U_n_586),
        .Q(\reg_586_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \reg_586_reg[12] 
       (.C(ap_clk),
        .CE(reg_586),
        .D(H_filter_FIR_kernel_U_n_585),
        .Q(\reg_586_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \reg_586_reg[13] 
       (.C(ap_clk),
        .CE(reg_586),
        .D(H_filter_FIR_kernel_U_n_584),
        .Q(\reg_586_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \reg_586_reg[14] 
       (.C(ap_clk),
        .CE(reg_586),
        .D(H_filter_FIR_kernel_U_n_583),
        .Q(\reg_586_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \reg_586_reg[15] 
       (.C(ap_clk),
        .CE(reg_586),
        .D(H_filter_FIR_kernel_U_n_582),
        .Q(\reg_586_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \reg_586_reg[1] 
       (.C(ap_clk),
        .CE(reg_586),
        .D(H_filter_FIR_kernel_U_n_596),
        .Q(\reg_586_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \reg_586_reg[2] 
       (.C(ap_clk),
        .CE(reg_586),
        .D(H_filter_FIR_kernel_U_n_595),
        .Q(\reg_586_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \reg_586_reg[3] 
       (.C(ap_clk),
        .CE(reg_586),
        .D(H_filter_FIR_kernel_U_n_594),
        .Q(\reg_586_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \reg_586_reg[4] 
       (.C(ap_clk),
        .CE(reg_586),
        .D(H_filter_FIR_kernel_U_n_593),
        .Q(\reg_586_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \reg_586_reg[5] 
       (.C(ap_clk),
        .CE(reg_586),
        .D(H_filter_FIR_kernel_U_n_592),
        .Q(\reg_586_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \reg_586_reg[6] 
       (.C(ap_clk),
        .CE(reg_586),
        .D(H_filter_FIR_kernel_U_n_591),
        .Q(\reg_586_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \reg_586_reg[7] 
       (.C(ap_clk),
        .CE(reg_586),
        .D(H_filter_FIR_kernel_U_n_590),
        .Q(\reg_586_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \reg_586_reg[8] 
       (.C(ap_clk),
        .CE(reg_586),
        .D(H_filter_FIR_kernel_U_n_589),
        .Q(\reg_586_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \reg_586_reg[9] 
       (.C(ap_clk),
        .CE(reg_586),
        .D(H_filter_FIR_kernel_U_n_588),
        .Q(\reg_586_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \reg_593_reg[0] 
       (.C(ap_clk),
        .CE(reg_5930),
        .D(H_filter_FIR_kernel_q1[0]),
        .Q(reg_593[0]),
        .R(1'b0));
  FDRE \reg_593_reg[10] 
       (.C(ap_clk),
        .CE(reg_5930),
        .D(H_filter_FIR_kernel_q1[10]),
        .Q(reg_593[10]),
        .R(1'b0));
  FDRE \reg_593_reg[11] 
       (.C(ap_clk),
        .CE(reg_5930),
        .D(H_filter_FIR_kernel_q1[11]),
        .Q(reg_593[11]),
        .R(1'b0));
  FDRE \reg_593_reg[12] 
       (.C(ap_clk),
        .CE(reg_5930),
        .D(H_filter_FIR_kernel_q1[12]),
        .Q(reg_593[12]),
        .R(1'b0));
  FDRE \reg_593_reg[13] 
       (.C(ap_clk),
        .CE(reg_5930),
        .D(H_filter_FIR_kernel_q1[13]),
        .Q(reg_593[13]),
        .R(1'b0));
  FDRE \reg_593_reg[14] 
       (.C(ap_clk),
        .CE(reg_5930),
        .D(H_filter_FIR_kernel_q1[14]),
        .Q(reg_593[14]),
        .R(1'b0));
  FDRE \reg_593_reg[15] 
       (.C(ap_clk),
        .CE(reg_5930),
        .D(H_filter_FIR_kernel_q1[15]),
        .Q(reg_593[15]),
        .R(1'b0));
  FDRE \reg_593_reg[1] 
       (.C(ap_clk),
        .CE(reg_5930),
        .D(H_filter_FIR_kernel_q1[1]),
        .Q(reg_593[1]),
        .R(1'b0));
  FDRE \reg_593_reg[2] 
       (.C(ap_clk),
        .CE(reg_5930),
        .D(H_filter_FIR_kernel_q1[2]),
        .Q(reg_593[2]),
        .R(1'b0));
  FDRE \reg_593_reg[3] 
       (.C(ap_clk),
        .CE(reg_5930),
        .D(H_filter_FIR_kernel_q1[3]),
        .Q(reg_593[3]),
        .R(1'b0));
  FDRE \reg_593_reg[4] 
       (.C(ap_clk),
        .CE(reg_5930),
        .D(H_filter_FIR_kernel_q1[4]),
        .Q(reg_593[4]),
        .R(1'b0));
  FDRE \reg_593_reg[5] 
       (.C(ap_clk),
        .CE(reg_5930),
        .D(H_filter_FIR_kernel_q1[5]),
        .Q(reg_593[5]),
        .R(1'b0));
  FDRE \reg_593_reg[6] 
       (.C(ap_clk),
        .CE(reg_5930),
        .D(H_filter_FIR_kernel_q1[6]),
        .Q(reg_593[6]),
        .R(1'b0));
  FDRE \reg_593_reg[7] 
       (.C(ap_clk),
        .CE(reg_5930),
        .D(H_filter_FIR_kernel_q1[7]),
        .Q(reg_593[7]),
        .R(1'b0));
  FDRE \reg_593_reg[8] 
       (.C(ap_clk),
        .CE(reg_5930),
        .D(H_filter_FIR_kernel_q1[8]),
        .Q(reg_593[8]),
        .R(1'b0));
  FDRE \reg_593_reg[9] 
       (.C(ap_clk),
        .CE(reg_5930),
        .D(H_filter_FIR_kernel_q1[9]),
        .Q(reg_593[9]),
        .R(1'b0));
  FDRE \reg_599_reg[0] 
       (.C(ap_clk),
        .CE(reg_5990),
        .D(H_filter_FIR_kernel_q0[0]),
        .Q(reg_599[0]),
        .R(1'b0));
  FDRE \reg_599_reg[10] 
       (.C(ap_clk),
        .CE(reg_5990),
        .D(H_filter_FIR_kernel_q0[10]),
        .Q(reg_599[10]),
        .R(1'b0));
  FDRE \reg_599_reg[11] 
       (.C(ap_clk),
        .CE(reg_5990),
        .D(H_filter_FIR_kernel_q0[11]),
        .Q(reg_599[11]),
        .R(1'b0));
  FDRE \reg_599_reg[12] 
       (.C(ap_clk),
        .CE(reg_5990),
        .D(H_filter_FIR_kernel_q0[12]),
        .Q(reg_599[12]),
        .R(1'b0));
  FDRE \reg_599_reg[13] 
       (.C(ap_clk),
        .CE(reg_5990),
        .D(H_filter_FIR_kernel_q0[13]),
        .Q(reg_599[13]),
        .R(1'b0));
  FDRE \reg_599_reg[14] 
       (.C(ap_clk),
        .CE(reg_5990),
        .D(H_filter_FIR_kernel_q0[14]),
        .Q(reg_599[14]),
        .R(1'b0));
  FDRE \reg_599_reg[15] 
       (.C(ap_clk),
        .CE(reg_5990),
        .D(H_filter_FIR_kernel_q0[15]),
        .Q(reg_599[15]),
        .R(1'b0));
  FDRE \reg_599_reg[1] 
       (.C(ap_clk),
        .CE(reg_5990),
        .D(H_filter_FIR_kernel_q0[1]),
        .Q(reg_599[1]),
        .R(1'b0));
  FDRE \reg_599_reg[2] 
       (.C(ap_clk),
        .CE(reg_5990),
        .D(H_filter_FIR_kernel_q0[2]),
        .Q(reg_599[2]),
        .R(1'b0));
  FDRE \reg_599_reg[3] 
       (.C(ap_clk),
        .CE(reg_5990),
        .D(H_filter_FIR_kernel_q0[3]),
        .Q(reg_599[3]),
        .R(1'b0));
  FDRE \reg_599_reg[4] 
       (.C(ap_clk),
        .CE(reg_5990),
        .D(H_filter_FIR_kernel_q0[4]),
        .Q(reg_599[4]),
        .R(1'b0));
  FDRE \reg_599_reg[5] 
       (.C(ap_clk),
        .CE(reg_5990),
        .D(H_filter_FIR_kernel_q0[5]),
        .Q(reg_599[5]),
        .R(1'b0));
  FDRE \reg_599_reg[6] 
       (.C(ap_clk),
        .CE(reg_5990),
        .D(H_filter_FIR_kernel_q0[6]),
        .Q(reg_599[6]),
        .R(1'b0));
  FDRE \reg_599_reg[7] 
       (.C(ap_clk),
        .CE(reg_5990),
        .D(H_filter_FIR_kernel_q0[7]),
        .Q(reg_599[7]),
        .R(1'b0));
  FDRE \reg_599_reg[8] 
       (.C(ap_clk),
        .CE(reg_5990),
        .D(H_filter_FIR_kernel_q0[8]),
        .Q(reg_599[8]),
        .R(1'b0));
  FDRE \reg_599_reg[9] 
       (.C(ap_clk),
        .CE(reg_5990),
        .D(H_filter_FIR_kernel_q0[9]),
        .Q(reg_599[9]),
        .R(1'b0));
  FDRE \reg_605_reg[0] 
       (.C(ap_clk),
        .CE(reg_6050),
        .D(H_filter_FIR_kernel_q1[0]),
        .Q(reg_605[0]),
        .R(1'b0));
  FDRE \reg_605_reg[10] 
       (.C(ap_clk),
        .CE(reg_6050),
        .D(H_filter_FIR_kernel_q1[10]),
        .Q(reg_605[10]),
        .R(1'b0));
  FDRE \reg_605_reg[11] 
       (.C(ap_clk),
        .CE(reg_6050),
        .D(H_filter_FIR_kernel_q1[11]),
        .Q(reg_605[11]),
        .R(1'b0));
  FDRE \reg_605_reg[12] 
       (.C(ap_clk),
        .CE(reg_6050),
        .D(H_filter_FIR_kernel_q1[12]),
        .Q(reg_605[12]),
        .R(1'b0));
  FDRE \reg_605_reg[13] 
       (.C(ap_clk),
        .CE(reg_6050),
        .D(H_filter_FIR_kernel_q1[13]),
        .Q(reg_605[13]),
        .R(1'b0));
  FDRE \reg_605_reg[14] 
       (.C(ap_clk),
        .CE(reg_6050),
        .D(H_filter_FIR_kernel_q1[14]),
        .Q(reg_605[14]),
        .R(1'b0));
  FDRE \reg_605_reg[15] 
       (.C(ap_clk),
        .CE(reg_6050),
        .D(H_filter_FIR_kernel_q1[15]),
        .Q(reg_605[15]),
        .R(1'b0));
  FDRE \reg_605_reg[1] 
       (.C(ap_clk),
        .CE(reg_6050),
        .D(H_filter_FIR_kernel_q1[1]),
        .Q(reg_605[1]),
        .R(1'b0));
  FDRE \reg_605_reg[2] 
       (.C(ap_clk),
        .CE(reg_6050),
        .D(H_filter_FIR_kernel_q1[2]),
        .Q(reg_605[2]),
        .R(1'b0));
  FDRE \reg_605_reg[3] 
       (.C(ap_clk),
        .CE(reg_6050),
        .D(H_filter_FIR_kernel_q1[3]),
        .Q(reg_605[3]),
        .R(1'b0));
  FDRE \reg_605_reg[4] 
       (.C(ap_clk),
        .CE(reg_6050),
        .D(H_filter_FIR_kernel_q1[4]),
        .Q(reg_605[4]),
        .R(1'b0));
  FDRE \reg_605_reg[5] 
       (.C(ap_clk),
        .CE(reg_6050),
        .D(H_filter_FIR_kernel_q1[5]),
        .Q(reg_605[5]),
        .R(1'b0));
  FDRE \reg_605_reg[6] 
       (.C(ap_clk),
        .CE(reg_6050),
        .D(H_filter_FIR_kernel_q1[6]),
        .Q(reg_605[6]),
        .R(1'b0));
  FDRE \reg_605_reg[7] 
       (.C(ap_clk),
        .CE(reg_6050),
        .D(H_filter_FIR_kernel_q1[7]),
        .Q(reg_605[7]),
        .R(1'b0));
  FDRE \reg_605_reg[8] 
       (.C(ap_clk),
        .CE(reg_6050),
        .D(H_filter_FIR_kernel_q1[8]),
        .Q(reg_605[8]),
        .R(1'b0));
  FDRE \reg_605_reg[9] 
       (.C(ap_clk),
        .CE(reg_6050),
        .D(H_filter_FIR_kernel_q1[9]),
        .Q(reg_605[9]),
        .R(1'b0));
  FDRE \reg_611_reg[0] 
       (.C(ap_clk),
        .CE(ama_addmuladd_16s_16s_9ns_28s_28_4_1_U13_n_29),
        .D(H_filter_FIR_kernel_U_n_157),
        .Q(reg_611[0]),
        .R(1'b0));
  FDRE \reg_611_reg[10] 
       (.C(ap_clk),
        .CE(ama_addmuladd_16s_16s_9ns_28s_28_4_1_U13_n_29),
        .D(H_filter_FIR_kernel_U_n_147),
        .Q(reg_611[10]),
        .R(1'b0));
  FDRE \reg_611_reg[11] 
       (.C(ap_clk),
        .CE(ama_addmuladd_16s_16s_9ns_28s_28_4_1_U13_n_29),
        .D(H_filter_FIR_kernel_U_n_146),
        .Q(reg_611[11]),
        .R(1'b0));
  FDRE \reg_611_reg[12] 
       (.C(ap_clk),
        .CE(ama_addmuladd_16s_16s_9ns_28s_28_4_1_U13_n_29),
        .D(H_filter_FIR_kernel_U_n_145),
        .Q(reg_611[12]),
        .R(1'b0));
  FDRE \reg_611_reg[13] 
       (.C(ap_clk),
        .CE(ama_addmuladd_16s_16s_9ns_28s_28_4_1_U13_n_29),
        .D(H_filter_FIR_kernel_U_n_144),
        .Q(reg_611[13]),
        .R(1'b0));
  FDRE \reg_611_reg[14] 
       (.C(ap_clk),
        .CE(ama_addmuladd_16s_16s_9ns_28s_28_4_1_U13_n_29),
        .D(H_filter_FIR_kernel_U_n_143),
        .Q(reg_611[14]),
        .R(1'b0));
  FDRE \reg_611_reg[15] 
       (.C(ap_clk),
        .CE(ama_addmuladd_16s_16s_9ns_28s_28_4_1_U13_n_29),
        .D(H_filter_FIR_kernel_U_n_142),
        .Q(reg_611[15]),
        .R(1'b0));
  FDRE \reg_611_reg[1] 
       (.C(ap_clk),
        .CE(ama_addmuladd_16s_16s_9ns_28s_28_4_1_U13_n_29),
        .D(H_filter_FIR_kernel_U_n_156),
        .Q(reg_611[1]),
        .R(1'b0));
  FDRE \reg_611_reg[2] 
       (.C(ap_clk),
        .CE(ama_addmuladd_16s_16s_9ns_28s_28_4_1_U13_n_29),
        .D(H_filter_FIR_kernel_U_n_155),
        .Q(reg_611[2]),
        .R(1'b0));
  FDRE \reg_611_reg[3] 
       (.C(ap_clk),
        .CE(ama_addmuladd_16s_16s_9ns_28s_28_4_1_U13_n_29),
        .D(H_filter_FIR_kernel_U_n_154),
        .Q(reg_611[3]),
        .R(1'b0));
  FDRE \reg_611_reg[4] 
       (.C(ap_clk),
        .CE(ama_addmuladd_16s_16s_9ns_28s_28_4_1_U13_n_29),
        .D(H_filter_FIR_kernel_U_n_153),
        .Q(reg_611[4]),
        .R(1'b0));
  FDRE \reg_611_reg[5] 
       (.C(ap_clk),
        .CE(ama_addmuladd_16s_16s_9ns_28s_28_4_1_U13_n_29),
        .D(H_filter_FIR_kernel_U_n_152),
        .Q(reg_611[5]),
        .R(1'b0));
  FDRE \reg_611_reg[6] 
       (.C(ap_clk),
        .CE(ama_addmuladd_16s_16s_9ns_28s_28_4_1_U13_n_29),
        .D(H_filter_FIR_kernel_U_n_151),
        .Q(reg_611[6]),
        .R(1'b0));
  FDRE \reg_611_reg[7] 
       (.C(ap_clk),
        .CE(ama_addmuladd_16s_16s_9ns_28s_28_4_1_U13_n_29),
        .D(H_filter_FIR_kernel_U_n_150),
        .Q(reg_611[7]),
        .R(1'b0));
  FDRE \reg_611_reg[8] 
       (.C(ap_clk),
        .CE(ama_addmuladd_16s_16s_9ns_28s_28_4_1_U13_n_29),
        .D(H_filter_FIR_kernel_U_n_149),
        .Q(reg_611[8]),
        .R(1'b0));
  FDRE \reg_611_reg[9] 
       (.C(ap_clk),
        .CE(ama_addmuladd_16s_16s_9ns_28s_28_4_1_U13_n_29),
        .D(H_filter_FIR_kernel_U_n_148),
        .Q(reg_611[9]),
        .R(1'b0));
  FDRE \reg_618_reg[0] 
       (.C(ap_clk),
        .CE(ama_addmuladd_16s_16s_11s_28s_28_4_1_U26_n_28),
        .D(H_filter_FIR_kernel_U_n_141),
        .Q(reg_618[0]),
        .R(1'b0));
  FDRE \reg_618_reg[10] 
       (.C(ap_clk),
        .CE(ama_addmuladd_16s_16s_11s_28s_28_4_1_U26_n_28),
        .D(H_filter_FIR_kernel_U_n_131),
        .Q(reg_618[10]),
        .R(1'b0));
  FDRE \reg_618_reg[11] 
       (.C(ap_clk),
        .CE(ama_addmuladd_16s_16s_11s_28s_28_4_1_U26_n_28),
        .D(H_filter_FIR_kernel_U_n_130),
        .Q(reg_618[11]),
        .R(1'b0));
  FDRE \reg_618_reg[12] 
       (.C(ap_clk),
        .CE(ama_addmuladd_16s_16s_11s_28s_28_4_1_U26_n_28),
        .D(H_filter_FIR_kernel_U_n_129),
        .Q(reg_618[12]),
        .R(1'b0));
  FDRE \reg_618_reg[13] 
       (.C(ap_clk),
        .CE(ama_addmuladd_16s_16s_11s_28s_28_4_1_U26_n_28),
        .D(H_filter_FIR_kernel_U_n_128),
        .Q(reg_618[13]),
        .R(1'b0));
  FDRE \reg_618_reg[14] 
       (.C(ap_clk),
        .CE(ama_addmuladd_16s_16s_11s_28s_28_4_1_U26_n_28),
        .D(H_filter_FIR_kernel_U_n_127),
        .Q(reg_618[14]),
        .R(1'b0));
  FDRE \reg_618_reg[15] 
       (.C(ap_clk),
        .CE(ama_addmuladd_16s_16s_11s_28s_28_4_1_U26_n_28),
        .D(H_filter_FIR_kernel_U_n_126),
        .Q(reg_618[15]),
        .R(1'b0));
  FDRE \reg_618_reg[1] 
       (.C(ap_clk),
        .CE(ama_addmuladd_16s_16s_11s_28s_28_4_1_U26_n_28),
        .D(H_filter_FIR_kernel_U_n_140),
        .Q(reg_618[1]),
        .R(1'b0));
  FDRE \reg_618_reg[2] 
       (.C(ap_clk),
        .CE(ama_addmuladd_16s_16s_11s_28s_28_4_1_U26_n_28),
        .D(H_filter_FIR_kernel_U_n_139),
        .Q(reg_618[2]),
        .R(1'b0));
  FDRE \reg_618_reg[3] 
       (.C(ap_clk),
        .CE(ama_addmuladd_16s_16s_11s_28s_28_4_1_U26_n_28),
        .D(H_filter_FIR_kernel_U_n_138),
        .Q(reg_618[3]),
        .R(1'b0));
  FDRE \reg_618_reg[4] 
       (.C(ap_clk),
        .CE(ama_addmuladd_16s_16s_11s_28s_28_4_1_U26_n_28),
        .D(H_filter_FIR_kernel_U_n_137),
        .Q(reg_618[4]),
        .R(1'b0));
  FDRE \reg_618_reg[5] 
       (.C(ap_clk),
        .CE(ama_addmuladd_16s_16s_11s_28s_28_4_1_U26_n_28),
        .D(H_filter_FIR_kernel_U_n_136),
        .Q(reg_618[5]),
        .R(1'b0));
  FDRE \reg_618_reg[6] 
       (.C(ap_clk),
        .CE(ama_addmuladd_16s_16s_11s_28s_28_4_1_U26_n_28),
        .D(H_filter_FIR_kernel_U_n_135),
        .Q(reg_618[6]),
        .R(1'b0));
  FDRE \reg_618_reg[7] 
       (.C(ap_clk),
        .CE(ama_addmuladd_16s_16s_11s_28s_28_4_1_U26_n_28),
        .D(H_filter_FIR_kernel_U_n_134),
        .Q(reg_618[7]),
        .R(1'b0));
  FDRE \reg_618_reg[8] 
       (.C(ap_clk),
        .CE(ama_addmuladd_16s_16s_11s_28s_28_4_1_U26_n_28),
        .D(H_filter_FIR_kernel_U_n_133),
        .Q(reg_618[8]),
        .R(1'b0));
  FDRE \reg_618_reg[9] 
       (.C(ap_clk),
        .CE(ama_addmuladd_16s_16s_11s_28s_28_4_1_U26_n_28),
        .D(H_filter_FIR_kernel_U_n_132),
        .Q(reg_618[9]),
        .R(1'b0));
  FDRE \reg_625_reg[0] 
       (.C(ap_clk),
        .CE(reg_625),
        .D(H_filter_FIR_kernel_U_n_389),
        .Q(\reg_625_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \reg_625_reg[10] 
       (.C(ap_clk),
        .CE(reg_625),
        .D(H_filter_FIR_kernel_U_n_379),
        .Q(\reg_625_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \reg_625_reg[11] 
       (.C(ap_clk),
        .CE(reg_625),
        .D(H_filter_FIR_kernel_U_n_378),
        .Q(\reg_625_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \reg_625_reg[12] 
       (.C(ap_clk),
        .CE(reg_625),
        .D(H_filter_FIR_kernel_U_n_377),
        .Q(\reg_625_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \reg_625_reg[13] 
       (.C(ap_clk),
        .CE(reg_625),
        .D(H_filter_FIR_kernel_U_n_376),
        .Q(\reg_625_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \reg_625_reg[14] 
       (.C(ap_clk),
        .CE(reg_625),
        .D(H_filter_FIR_kernel_U_n_375),
        .Q(\reg_625_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \reg_625_reg[15] 
       (.C(ap_clk),
        .CE(reg_625),
        .D(H_filter_FIR_kernel_U_n_374),
        .Q(\reg_625_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \reg_625_reg[1] 
       (.C(ap_clk),
        .CE(reg_625),
        .D(H_filter_FIR_kernel_U_n_388),
        .Q(\reg_625_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \reg_625_reg[2] 
       (.C(ap_clk),
        .CE(reg_625),
        .D(H_filter_FIR_kernel_U_n_387),
        .Q(\reg_625_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \reg_625_reg[3] 
       (.C(ap_clk),
        .CE(reg_625),
        .D(H_filter_FIR_kernel_U_n_386),
        .Q(\reg_625_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \reg_625_reg[4] 
       (.C(ap_clk),
        .CE(reg_625),
        .D(H_filter_FIR_kernel_U_n_385),
        .Q(\reg_625_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \reg_625_reg[5] 
       (.C(ap_clk),
        .CE(reg_625),
        .D(H_filter_FIR_kernel_U_n_384),
        .Q(\reg_625_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \reg_625_reg[6] 
       (.C(ap_clk),
        .CE(reg_625),
        .D(H_filter_FIR_kernel_U_n_383),
        .Q(\reg_625_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \reg_625_reg[7] 
       (.C(ap_clk),
        .CE(reg_625),
        .D(H_filter_FIR_kernel_U_n_382),
        .Q(\reg_625_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \reg_625_reg[8] 
       (.C(ap_clk),
        .CE(reg_625),
        .D(H_filter_FIR_kernel_U_n_381),
        .Q(\reg_625_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \reg_625_reg[9] 
       (.C(ap_clk),
        .CE(reg_625),
        .D(H_filter_FIR_kernel_U_n_380),
        .Q(\reg_625_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \reg_632_reg[0] 
       (.C(ap_clk),
        .CE(ama_addmuladd_16s_16s_9ns_24s_26_4_1_U39_n_27),
        .D(H_filter_FIR_kernel_U_n_109),
        .Q(reg_632[0]),
        .R(1'b0));
  FDRE \reg_632_reg[10] 
       (.C(ap_clk),
        .CE(ama_addmuladd_16s_16s_9ns_24s_26_4_1_U39_n_27),
        .D(H_filter_FIR_kernel_U_n_99),
        .Q(reg_632[10]),
        .R(1'b0));
  FDRE \reg_632_reg[11] 
       (.C(ap_clk),
        .CE(ama_addmuladd_16s_16s_9ns_24s_26_4_1_U39_n_27),
        .D(H_filter_FIR_kernel_U_n_98),
        .Q(reg_632[11]),
        .R(1'b0));
  FDRE \reg_632_reg[12] 
       (.C(ap_clk),
        .CE(ama_addmuladd_16s_16s_9ns_24s_26_4_1_U39_n_27),
        .D(H_filter_FIR_kernel_U_n_97),
        .Q(reg_632[12]),
        .R(1'b0));
  FDRE \reg_632_reg[13] 
       (.C(ap_clk),
        .CE(ama_addmuladd_16s_16s_9ns_24s_26_4_1_U39_n_27),
        .D(H_filter_FIR_kernel_U_n_96),
        .Q(reg_632[13]),
        .R(1'b0));
  FDRE \reg_632_reg[14] 
       (.C(ap_clk),
        .CE(ama_addmuladd_16s_16s_9ns_24s_26_4_1_U39_n_27),
        .D(H_filter_FIR_kernel_U_n_95),
        .Q(reg_632[14]),
        .R(1'b0));
  FDRE \reg_632_reg[15] 
       (.C(ap_clk),
        .CE(ama_addmuladd_16s_16s_9ns_24s_26_4_1_U39_n_27),
        .D(H_filter_FIR_kernel_U_n_94),
        .Q(reg_632[15]),
        .R(1'b0));
  FDRE \reg_632_reg[1] 
       (.C(ap_clk),
        .CE(ama_addmuladd_16s_16s_9ns_24s_26_4_1_U39_n_27),
        .D(H_filter_FIR_kernel_U_n_108),
        .Q(reg_632[1]),
        .R(1'b0));
  FDRE \reg_632_reg[2] 
       (.C(ap_clk),
        .CE(ama_addmuladd_16s_16s_9ns_24s_26_4_1_U39_n_27),
        .D(H_filter_FIR_kernel_U_n_107),
        .Q(reg_632[2]),
        .R(1'b0));
  FDRE \reg_632_reg[3] 
       (.C(ap_clk),
        .CE(ama_addmuladd_16s_16s_9ns_24s_26_4_1_U39_n_27),
        .D(H_filter_FIR_kernel_U_n_106),
        .Q(reg_632[3]),
        .R(1'b0));
  FDRE \reg_632_reg[4] 
       (.C(ap_clk),
        .CE(ama_addmuladd_16s_16s_9ns_24s_26_4_1_U39_n_27),
        .D(H_filter_FIR_kernel_U_n_105),
        .Q(reg_632[4]),
        .R(1'b0));
  FDRE \reg_632_reg[5] 
       (.C(ap_clk),
        .CE(ama_addmuladd_16s_16s_9ns_24s_26_4_1_U39_n_27),
        .D(H_filter_FIR_kernel_U_n_104),
        .Q(reg_632[5]),
        .R(1'b0));
  FDRE \reg_632_reg[6] 
       (.C(ap_clk),
        .CE(ama_addmuladd_16s_16s_9ns_24s_26_4_1_U39_n_27),
        .D(H_filter_FIR_kernel_U_n_103),
        .Q(reg_632[6]),
        .R(1'b0));
  FDRE \reg_632_reg[7] 
       (.C(ap_clk),
        .CE(ama_addmuladd_16s_16s_9ns_24s_26_4_1_U39_n_27),
        .D(H_filter_FIR_kernel_U_n_102),
        .Q(reg_632[7]),
        .R(1'b0));
  FDRE \reg_632_reg[8] 
       (.C(ap_clk),
        .CE(ama_addmuladd_16s_16s_9ns_24s_26_4_1_U39_n_27),
        .D(H_filter_FIR_kernel_U_n_101),
        .Q(reg_632[8]),
        .R(1'b0));
  FDRE \reg_632_reg[9] 
       (.C(ap_clk),
        .CE(ama_addmuladd_16s_16s_9ns_24s_26_4_1_U39_n_27),
        .D(H_filter_FIR_kernel_U_n_100),
        .Q(reg_632[9]),
        .R(1'b0));
  FDRE \reg_639_reg[0] 
       (.C(ap_clk),
        .CE(ama_addmuladd_16s_16s_9s_25s_26_4_1_U38_n_27),
        .D(H_filter_FIR_kernel_U_n_173),
        .Q(reg_639[0]),
        .R(1'b0));
  FDRE \reg_639_reg[10] 
       (.C(ap_clk),
        .CE(ama_addmuladd_16s_16s_9s_25s_26_4_1_U38_n_27),
        .D(H_filter_FIR_kernel_U_n_163),
        .Q(reg_639[10]),
        .R(1'b0));
  FDRE \reg_639_reg[11] 
       (.C(ap_clk),
        .CE(ama_addmuladd_16s_16s_9s_25s_26_4_1_U38_n_27),
        .D(H_filter_FIR_kernel_U_n_162),
        .Q(reg_639[11]),
        .R(1'b0));
  FDRE \reg_639_reg[12] 
       (.C(ap_clk),
        .CE(ama_addmuladd_16s_16s_9s_25s_26_4_1_U38_n_27),
        .D(H_filter_FIR_kernel_U_n_161),
        .Q(reg_639[12]),
        .R(1'b0));
  FDRE \reg_639_reg[13] 
       (.C(ap_clk),
        .CE(ama_addmuladd_16s_16s_9s_25s_26_4_1_U38_n_27),
        .D(H_filter_FIR_kernel_U_n_160),
        .Q(reg_639[13]),
        .R(1'b0));
  FDRE \reg_639_reg[14] 
       (.C(ap_clk),
        .CE(ama_addmuladd_16s_16s_9s_25s_26_4_1_U38_n_27),
        .D(H_filter_FIR_kernel_U_n_159),
        .Q(reg_639[14]),
        .R(1'b0));
  FDRE \reg_639_reg[15] 
       (.C(ap_clk),
        .CE(ama_addmuladd_16s_16s_9s_25s_26_4_1_U38_n_27),
        .D(H_filter_FIR_kernel_U_n_158),
        .Q(reg_639[15]),
        .R(1'b0));
  FDRE \reg_639_reg[1] 
       (.C(ap_clk),
        .CE(ama_addmuladd_16s_16s_9s_25s_26_4_1_U38_n_27),
        .D(H_filter_FIR_kernel_U_n_172),
        .Q(reg_639[1]),
        .R(1'b0));
  FDRE \reg_639_reg[2] 
       (.C(ap_clk),
        .CE(ama_addmuladd_16s_16s_9s_25s_26_4_1_U38_n_27),
        .D(H_filter_FIR_kernel_U_n_171),
        .Q(reg_639[2]),
        .R(1'b0));
  FDRE \reg_639_reg[3] 
       (.C(ap_clk),
        .CE(ama_addmuladd_16s_16s_9s_25s_26_4_1_U38_n_27),
        .D(H_filter_FIR_kernel_U_n_170),
        .Q(reg_639[3]),
        .R(1'b0));
  FDRE \reg_639_reg[4] 
       (.C(ap_clk),
        .CE(ama_addmuladd_16s_16s_9s_25s_26_4_1_U38_n_27),
        .D(H_filter_FIR_kernel_U_n_169),
        .Q(reg_639[4]),
        .R(1'b0));
  FDRE \reg_639_reg[5] 
       (.C(ap_clk),
        .CE(ama_addmuladd_16s_16s_9s_25s_26_4_1_U38_n_27),
        .D(H_filter_FIR_kernel_U_n_168),
        .Q(reg_639[5]),
        .R(1'b0));
  FDRE \reg_639_reg[6] 
       (.C(ap_clk),
        .CE(ama_addmuladd_16s_16s_9s_25s_26_4_1_U38_n_27),
        .D(H_filter_FIR_kernel_U_n_167),
        .Q(reg_639[6]),
        .R(1'b0));
  FDRE \reg_639_reg[7] 
       (.C(ap_clk),
        .CE(ama_addmuladd_16s_16s_9s_25s_26_4_1_U38_n_27),
        .D(H_filter_FIR_kernel_U_n_166),
        .Q(reg_639[7]),
        .R(1'b0));
  FDRE \reg_639_reg[8] 
       (.C(ap_clk),
        .CE(ama_addmuladd_16s_16s_9s_25s_26_4_1_U38_n_27),
        .D(H_filter_FIR_kernel_U_n_165),
        .Q(reg_639[8]),
        .R(1'b0));
  FDRE \reg_639_reg[9] 
       (.C(ap_clk),
        .CE(ama_addmuladd_16s_16s_9s_25s_26_4_1_U38_n_27),
        .D(H_filter_FIR_kernel_U_n_164),
        .Q(reg_639[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hE0)) 
    \reg_646[15]_i_1 
       (.I0(ap_CS_fsm_state51),
        .I1(ap_CS_fsm_state11),
        .I2(grp_FIR_filter_fu_188_ap_ce),
        .O(reg_6460));
  FDRE \reg_646_reg[0] 
       (.C(ap_clk),
        .CE(reg_6460),
        .D(H_filter_FIR_kernel_q1[0]),
        .Q(reg_646[0]),
        .R(1'b0));
  FDRE \reg_646_reg[10] 
       (.C(ap_clk),
        .CE(reg_6460),
        .D(H_filter_FIR_kernel_q1[10]),
        .Q(reg_646[10]),
        .R(1'b0));
  FDRE \reg_646_reg[11] 
       (.C(ap_clk),
        .CE(reg_6460),
        .D(H_filter_FIR_kernel_q1[11]),
        .Q(reg_646[11]),
        .R(1'b0));
  FDRE \reg_646_reg[12] 
       (.C(ap_clk),
        .CE(reg_6460),
        .D(H_filter_FIR_kernel_q1[12]),
        .Q(reg_646[12]),
        .R(1'b0));
  FDRE \reg_646_reg[13] 
       (.C(ap_clk),
        .CE(reg_6460),
        .D(H_filter_FIR_kernel_q1[13]),
        .Q(reg_646[13]),
        .R(1'b0));
  FDRE \reg_646_reg[14] 
       (.C(ap_clk),
        .CE(reg_6460),
        .D(H_filter_FIR_kernel_q1[14]),
        .Q(reg_646[14]),
        .R(1'b0));
  FDRE \reg_646_reg[15] 
       (.C(ap_clk),
        .CE(reg_6460),
        .D(H_filter_FIR_kernel_q1[15]),
        .Q(reg_646[15]),
        .R(1'b0));
  FDRE \reg_646_reg[1] 
       (.C(ap_clk),
        .CE(reg_6460),
        .D(H_filter_FIR_kernel_q1[1]),
        .Q(reg_646[1]),
        .R(1'b0));
  FDRE \reg_646_reg[2] 
       (.C(ap_clk),
        .CE(reg_6460),
        .D(H_filter_FIR_kernel_q1[2]),
        .Q(reg_646[2]),
        .R(1'b0));
  FDRE \reg_646_reg[3] 
       (.C(ap_clk),
        .CE(reg_6460),
        .D(H_filter_FIR_kernel_q1[3]),
        .Q(reg_646[3]),
        .R(1'b0));
  FDRE \reg_646_reg[4] 
       (.C(ap_clk),
        .CE(reg_6460),
        .D(H_filter_FIR_kernel_q1[4]),
        .Q(reg_646[4]),
        .R(1'b0));
  FDRE \reg_646_reg[5] 
       (.C(ap_clk),
        .CE(reg_6460),
        .D(H_filter_FIR_kernel_q1[5]),
        .Q(reg_646[5]),
        .R(1'b0));
  FDRE \reg_646_reg[6] 
       (.C(ap_clk),
        .CE(reg_6460),
        .D(H_filter_FIR_kernel_q1[6]),
        .Q(reg_646[6]),
        .R(1'b0));
  FDRE \reg_646_reg[7] 
       (.C(ap_clk),
        .CE(reg_6460),
        .D(H_filter_FIR_kernel_q1[7]),
        .Q(reg_646[7]),
        .R(1'b0));
  FDRE \reg_646_reg[8] 
       (.C(ap_clk),
        .CE(reg_6460),
        .D(H_filter_FIR_kernel_q1[8]),
        .Q(reg_646[8]),
        .R(1'b0));
  FDRE \reg_646_reg[9] 
       (.C(ap_clk),
        .CE(reg_6460),
        .D(H_filter_FIR_kernel_q1[9]),
        .Q(reg_646[9]),
        .R(1'b0));
  FDRE \reg_652_reg[0] 
       (.C(ap_clk),
        .CE(reg_6520),
        .D(H_filter_FIR_kernel_q0[0]),
        .Q(reg_652[0]),
        .R(1'b0));
  FDRE \reg_652_reg[10] 
       (.C(ap_clk),
        .CE(reg_6520),
        .D(H_filter_FIR_kernel_q0[10]),
        .Q(reg_652[10]),
        .R(1'b0));
  FDRE \reg_652_reg[11] 
       (.C(ap_clk),
        .CE(reg_6520),
        .D(H_filter_FIR_kernel_q0[11]),
        .Q(reg_652[11]),
        .R(1'b0));
  FDRE \reg_652_reg[12] 
       (.C(ap_clk),
        .CE(reg_6520),
        .D(H_filter_FIR_kernel_q0[12]),
        .Q(reg_652[12]),
        .R(1'b0));
  FDRE \reg_652_reg[13] 
       (.C(ap_clk),
        .CE(reg_6520),
        .D(H_filter_FIR_kernel_q0[13]),
        .Q(reg_652[13]),
        .R(1'b0));
  FDRE \reg_652_reg[14] 
       (.C(ap_clk),
        .CE(reg_6520),
        .D(H_filter_FIR_kernel_q0[14]),
        .Q(reg_652[14]),
        .R(1'b0));
  FDRE \reg_652_reg[15] 
       (.C(ap_clk),
        .CE(reg_6520),
        .D(H_filter_FIR_kernel_q0[15]),
        .Q(reg_652[15]),
        .R(1'b0));
  FDRE \reg_652_reg[1] 
       (.C(ap_clk),
        .CE(reg_6520),
        .D(H_filter_FIR_kernel_q0[1]),
        .Q(reg_652[1]),
        .R(1'b0));
  FDRE \reg_652_reg[2] 
       (.C(ap_clk),
        .CE(reg_6520),
        .D(H_filter_FIR_kernel_q0[2]),
        .Q(reg_652[2]),
        .R(1'b0));
  FDRE \reg_652_reg[3] 
       (.C(ap_clk),
        .CE(reg_6520),
        .D(H_filter_FIR_kernel_q0[3]),
        .Q(reg_652[3]),
        .R(1'b0));
  FDRE \reg_652_reg[4] 
       (.C(ap_clk),
        .CE(reg_6520),
        .D(H_filter_FIR_kernel_q0[4]),
        .Q(reg_652[4]),
        .R(1'b0));
  FDRE \reg_652_reg[5] 
       (.C(ap_clk),
        .CE(reg_6520),
        .D(H_filter_FIR_kernel_q0[5]),
        .Q(reg_652[5]),
        .R(1'b0));
  FDRE \reg_652_reg[6] 
       (.C(ap_clk),
        .CE(reg_6520),
        .D(H_filter_FIR_kernel_q0[6]),
        .Q(reg_652[6]),
        .R(1'b0));
  FDRE \reg_652_reg[7] 
       (.C(ap_clk),
        .CE(reg_6520),
        .D(H_filter_FIR_kernel_q0[7]),
        .Q(reg_652[7]),
        .R(1'b0));
  FDRE \reg_652_reg[8] 
       (.C(ap_clk),
        .CE(reg_6520),
        .D(H_filter_FIR_kernel_q0[8]),
        .Q(reg_652[8]),
        .R(1'b0));
  FDRE \reg_652_reg[9] 
       (.C(ap_clk),
        .CE(reg_6520),
        .D(H_filter_FIR_kernel_q0[9]),
        .Q(reg_652[9]),
        .R(1'b0));
  FDRE \reg_658_reg[0] 
       (.C(ap_clk),
        .CE(ama_addmuladd_16s_16s_6ns_31s_31_4_1_U45_n_29),
        .D(H_filter_FIR_kernel_U_n_324),
        .Q(reg_658[0]),
        .R(1'b0));
  FDRE \reg_658_reg[10] 
       (.C(ap_clk),
        .CE(ama_addmuladd_16s_16s_6ns_31s_31_4_1_U45_n_29),
        .D(H_filter_FIR_kernel_U_n_314),
        .Q(reg_658[10]),
        .R(1'b0));
  FDRE \reg_658_reg[11] 
       (.C(ap_clk),
        .CE(ama_addmuladd_16s_16s_6ns_31s_31_4_1_U45_n_29),
        .D(H_filter_FIR_kernel_U_n_313),
        .Q(reg_658[11]),
        .R(1'b0));
  FDRE \reg_658_reg[12] 
       (.C(ap_clk),
        .CE(ama_addmuladd_16s_16s_6ns_31s_31_4_1_U45_n_29),
        .D(H_filter_FIR_kernel_U_n_312),
        .Q(reg_658[12]),
        .R(1'b0));
  FDRE \reg_658_reg[13] 
       (.C(ap_clk),
        .CE(ama_addmuladd_16s_16s_6ns_31s_31_4_1_U45_n_29),
        .D(H_filter_FIR_kernel_U_n_311),
        .Q(reg_658[13]),
        .R(1'b0));
  FDRE \reg_658_reg[14] 
       (.C(ap_clk),
        .CE(ama_addmuladd_16s_16s_6ns_31s_31_4_1_U45_n_29),
        .D(H_filter_FIR_kernel_U_n_310),
        .Q(reg_658[14]),
        .R(1'b0));
  FDRE \reg_658_reg[15] 
       (.C(ap_clk),
        .CE(ama_addmuladd_16s_16s_6ns_31s_31_4_1_U45_n_29),
        .D(H_filter_FIR_kernel_U_n_309),
        .Q(reg_658[15]),
        .R(1'b0));
  FDRE \reg_658_reg[1] 
       (.C(ap_clk),
        .CE(ama_addmuladd_16s_16s_6ns_31s_31_4_1_U45_n_29),
        .D(H_filter_FIR_kernel_U_n_323),
        .Q(reg_658[1]),
        .R(1'b0));
  FDRE \reg_658_reg[2] 
       (.C(ap_clk),
        .CE(ama_addmuladd_16s_16s_6ns_31s_31_4_1_U45_n_29),
        .D(H_filter_FIR_kernel_U_n_322),
        .Q(reg_658[2]),
        .R(1'b0));
  FDRE \reg_658_reg[3] 
       (.C(ap_clk),
        .CE(ama_addmuladd_16s_16s_6ns_31s_31_4_1_U45_n_29),
        .D(H_filter_FIR_kernel_U_n_321),
        .Q(reg_658[3]),
        .R(1'b0));
  FDRE \reg_658_reg[4] 
       (.C(ap_clk),
        .CE(ama_addmuladd_16s_16s_6ns_31s_31_4_1_U45_n_29),
        .D(H_filter_FIR_kernel_U_n_320),
        .Q(reg_658[4]),
        .R(1'b0));
  FDRE \reg_658_reg[5] 
       (.C(ap_clk),
        .CE(ama_addmuladd_16s_16s_6ns_31s_31_4_1_U45_n_29),
        .D(H_filter_FIR_kernel_U_n_319),
        .Q(reg_658[5]),
        .R(1'b0));
  FDRE \reg_658_reg[6] 
       (.C(ap_clk),
        .CE(ama_addmuladd_16s_16s_6ns_31s_31_4_1_U45_n_29),
        .D(H_filter_FIR_kernel_U_n_318),
        .Q(reg_658[6]),
        .R(1'b0));
  FDRE \reg_658_reg[7] 
       (.C(ap_clk),
        .CE(ama_addmuladd_16s_16s_6ns_31s_31_4_1_U45_n_29),
        .D(H_filter_FIR_kernel_U_n_317),
        .Q(reg_658[7]),
        .R(1'b0));
  FDRE \reg_658_reg[8] 
       (.C(ap_clk),
        .CE(ama_addmuladd_16s_16s_6ns_31s_31_4_1_U45_n_29),
        .D(H_filter_FIR_kernel_U_n_316),
        .Q(reg_658[8]),
        .R(1'b0));
  FDRE \reg_658_reg[9] 
       (.C(ap_clk),
        .CE(ama_addmuladd_16s_16s_6ns_31s_31_4_1_U45_n_29),
        .D(H_filter_FIR_kernel_U_n_315),
        .Q(reg_658[9]),
        .R(1'b0));
  FDRE \reg_665_reg[0] 
       (.C(ap_clk),
        .CE(reg_665),
        .D(H_filter_FIR_kernel_U_n_405),
        .Q(\reg_665_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \reg_665_reg[10] 
       (.C(ap_clk),
        .CE(reg_665),
        .D(H_filter_FIR_kernel_U_n_395),
        .Q(\reg_665_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \reg_665_reg[11] 
       (.C(ap_clk),
        .CE(reg_665),
        .D(H_filter_FIR_kernel_U_n_394),
        .Q(\reg_665_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \reg_665_reg[12] 
       (.C(ap_clk),
        .CE(reg_665),
        .D(H_filter_FIR_kernel_U_n_393),
        .Q(\reg_665_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \reg_665_reg[13] 
       (.C(ap_clk),
        .CE(reg_665),
        .D(H_filter_FIR_kernel_U_n_392),
        .Q(\reg_665_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \reg_665_reg[14] 
       (.C(ap_clk),
        .CE(reg_665),
        .D(H_filter_FIR_kernel_U_n_391),
        .Q(\reg_665_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \reg_665_reg[15] 
       (.C(ap_clk),
        .CE(reg_665),
        .D(H_filter_FIR_kernel_U_n_390),
        .Q(\reg_665_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \reg_665_reg[1] 
       (.C(ap_clk),
        .CE(reg_665),
        .D(H_filter_FIR_kernel_U_n_404),
        .Q(\reg_665_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \reg_665_reg[2] 
       (.C(ap_clk),
        .CE(reg_665),
        .D(H_filter_FIR_kernel_U_n_403),
        .Q(\reg_665_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \reg_665_reg[3] 
       (.C(ap_clk),
        .CE(reg_665),
        .D(H_filter_FIR_kernel_U_n_402),
        .Q(\reg_665_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \reg_665_reg[4] 
       (.C(ap_clk),
        .CE(reg_665),
        .D(H_filter_FIR_kernel_U_n_401),
        .Q(\reg_665_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \reg_665_reg[5] 
       (.C(ap_clk),
        .CE(reg_665),
        .D(H_filter_FIR_kernel_U_n_400),
        .Q(\reg_665_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \reg_665_reg[6] 
       (.C(ap_clk),
        .CE(reg_665),
        .D(H_filter_FIR_kernel_U_n_399),
        .Q(\reg_665_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \reg_665_reg[7] 
       (.C(ap_clk),
        .CE(reg_665),
        .D(H_filter_FIR_kernel_U_n_398),
        .Q(\reg_665_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \reg_665_reg[8] 
       (.C(ap_clk),
        .CE(reg_665),
        .D(H_filter_FIR_kernel_U_n_397),
        .Q(\reg_665_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \reg_665_reg[9] 
       (.C(ap_clk),
        .CE(reg_665),
        .D(H_filter_FIR_kernel_U_n_396),
        .Q(\reg_665_reg_n_0_[9] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hE0)) 
    \reg_672[15]_i_1 
       (.I0(ap_CS_fsm_state36),
        .I1(ap_CS_fsm_state18),
        .I2(grp_FIR_filter_fu_188_ap_ce),
        .O(reg_6720));
  FDRE \reg_672_reg[0] 
       (.C(ap_clk),
        .CE(reg_6720),
        .D(H_filter_FIR_kernel_q0[0]),
        .Q(reg_672[0]),
        .R(1'b0));
  FDRE \reg_672_reg[10] 
       (.C(ap_clk),
        .CE(reg_6720),
        .D(H_filter_FIR_kernel_q0[10]),
        .Q(reg_672[10]),
        .R(1'b0));
  FDRE \reg_672_reg[11] 
       (.C(ap_clk),
        .CE(reg_6720),
        .D(H_filter_FIR_kernel_q0[11]),
        .Q(reg_672[11]),
        .R(1'b0));
  FDRE \reg_672_reg[12] 
       (.C(ap_clk),
        .CE(reg_6720),
        .D(H_filter_FIR_kernel_q0[12]),
        .Q(reg_672[12]),
        .R(1'b0));
  FDRE \reg_672_reg[13] 
       (.C(ap_clk),
        .CE(reg_6720),
        .D(H_filter_FIR_kernel_q0[13]),
        .Q(reg_672[13]),
        .R(1'b0));
  FDRE \reg_672_reg[14] 
       (.C(ap_clk),
        .CE(reg_6720),
        .D(H_filter_FIR_kernel_q0[14]),
        .Q(reg_672[14]),
        .R(1'b0));
  FDRE \reg_672_reg[15] 
       (.C(ap_clk),
        .CE(reg_6720),
        .D(H_filter_FIR_kernel_q0[15]),
        .Q(reg_672[15]),
        .R(1'b0));
  FDRE \reg_672_reg[1] 
       (.C(ap_clk),
        .CE(reg_6720),
        .D(H_filter_FIR_kernel_q0[1]),
        .Q(reg_672[1]),
        .R(1'b0));
  FDRE \reg_672_reg[2] 
       (.C(ap_clk),
        .CE(reg_6720),
        .D(H_filter_FIR_kernel_q0[2]),
        .Q(reg_672[2]),
        .R(1'b0));
  FDRE \reg_672_reg[3] 
       (.C(ap_clk),
        .CE(reg_6720),
        .D(H_filter_FIR_kernel_q0[3]),
        .Q(reg_672[3]),
        .R(1'b0));
  FDRE \reg_672_reg[4] 
       (.C(ap_clk),
        .CE(reg_6720),
        .D(H_filter_FIR_kernel_q0[4]),
        .Q(reg_672[4]),
        .R(1'b0));
  FDRE \reg_672_reg[5] 
       (.C(ap_clk),
        .CE(reg_6720),
        .D(H_filter_FIR_kernel_q0[5]),
        .Q(reg_672[5]),
        .R(1'b0));
  FDRE \reg_672_reg[6] 
       (.C(ap_clk),
        .CE(reg_6720),
        .D(H_filter_FIR_kernel_q0[6]),
        .Q(reg_672[6]),
        .R(1'b0));
  FDRE \reg_672_reg[7] 
       (.C(ap_clk),
        .CE(reg_6720),
        .D(H_filter_FIR_kernel_q0[7]),
        .Q(reg_672[7]),
        .R(1'b0));
  FDRE \reg_672_reg[8] 
       (.C(ap_clk),
        .CE(reg_6720),
        .D(H_filter_FIR_kernel_q0[8]),
        .Q(reg_672[8]),
        .R(1'b0));
  FDRE \reg_672_reg[9] 
       (.C(ap_clk),
        .CE(reg_6720),
        .D(H_filter_FIR_kernel_q0[9]),
        .Q(reg_672[9]),
        .R(1'b0));
  FDRE \reg_678_reg[0] 
       (.C(ap_clk),
        .CE(reg_678),
        .D(H_filter_FIR_kernel_U_n_549),
        .Q(\reg_678_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \reg_678_reg[10] 
       (.C(ap_clk),
        .CE(reg_678),
        .D(H_filter_FIR_kernel_U_n_539),
        .Q(\reg_678_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \reg_678_reg[11] 
       (.C(ap_clk),
        .CE(reg_678),
        .D(H_filter_FIR_kernel_U_n_538),
        .Q(\reg_678_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \reg_678_reg[12] 
       (.C(ap_clk),
        .CE(reg_678),
        .D(H_filter_FIR_kernel_U_n_537),
        .Q(\reg_678_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \reg_678_reg[13] 
       (.C(ap_clk),
        .CE(reg_678),
        .D(H_filter_FIR_kernel_U_n_536),
        .Q(\reg_678_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \reg_678_reg[14] 
       (.C(ap_clk),
        .CE(reg_678),
        .D(H_filter_FIR_kernel_U_n_535),
        .Q(\reg_678_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \reg_678_reg[15] 
       (.C(ap_clk),
        .CE(reg_678),
        .D(H_filter_FIR_kernel_U_n_534),
        .Q(\reg_678_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \reg_678_reg[1] 
       (.C(ap_clk),
        .CE(reg_678),
        .D(H_filter_FIR_kernel_U_n_548),
        .Q(\reg_678_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \reg_678_reg[2] 
       (.C(ap_clk),
        .CE(reg_678),
        .D(H_filter_FIR_kernel_U_n_547),
        .Q(\reg_678_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \reg_678_reg[3] 
       (.C(ap_clk),
        .CE(reg_678),
        .D(H_filter_FIR_kernel_U_n_546),
        .Q(\reg_678_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \reg_678_reg[4] 
       (.C(ap_clk),
        .CE(reg_678),
        .D(H_filter_FIR_kernel_U_n_545),
        .Q(\reg_678_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \reg_678_reg[5] 
       (.C(ap_clk),
        .CE(reg_678),
        .D(H_filter_FIR_kernel_U_n_544),
        .Q(\reg_678_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \reg_678_reg[6] 
       (.C(ap_clk),
        .CE(reg_678),
        .D(H_filter_FIR_kernel_U_n_543),
        .Q(\reg_678_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \reg_678_reg[7] 
       (.C(ap_clk),
        .CE(reg_678),
        .D(H_filter_FIR_kernel_U_n_542),
        .Q(\reg_678_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \reg_678_reg[8] 
       (.C(ap_clk),
        .CE(reg_678),
        .D(H_filter_FIR_kernel_U_n_541),
        .Q(\reg_678_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \reg_678_reg[9] 
       (.C(ap_clk),
        .CE(reg_678),
        .D(H_filter_FIR_kernel_U_n_540),
        .Q(\reg_678_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \reg_684_reg[0] 
       (.C(ap_clk),
        .CE(reg_6840),
        .D(H_filter_FIR_kernel_q0[0]),
        .Q(reg_684[0]),
        .R(1'b0));
  FDRE \reg_684_reg[10] 
       (.C(ap_clk),
        .CE(reg_6840),
        .D(H_filter_FIR_kernel_q0[10]),
        .Q(reg_684[10]),
        .R(1'b0));
  FDRE \reg_684_reg[11] 
       (.C(ap_clk),
        .CE(reg_6840),
        .D(H_filter_FIR_kernel_q0[11]),
        .Q(reg_684[11]),
        .R(1'b0));
  FDRE \reg_684_reg[12] 
       (.C(ap_clk),
        .CE(reg_6840),
        .D(H_filter_FIR_kernel_q0[12]),
        .Q(reg_684[12]),
        .R(1'b0));
  FDRE \reg_684_reg[13] 
       (.C(ap_clk),
        .CE(reg_6840),
        .D(H_filter_FIR_kernel_q0[13]),
        .Q(reg_684[13]),
        .R(1'b0));
  FDRE \reg_684_reg[14] 
       (.C(ap_clk),
        .CE(reg_6840),
        .D(H_filter_FIR_kernel_q0[14]),
        .Q(reg_684[14]),
        .R(1'b0));
  FDRE \reg_684_reg[15] 
       (.C(ap_clk),
        .CE(reg_6840),
        .D(H_filter_FIR_kernel_q0[15]),
        .Q(reg_684[15]),
        .R(1'b0));
  FDRE \reg_684_reg[1] 
       (.C(ap_clk),
        .CE(reg_6840),
        .D(H_filter_FIR_kernel_q0[1]),
        .Q(reg_684[1]),
        .R(1'b0));
  FDRE \reg_684_reg[2] 
       (.C(ap_clk),
        .CE(reg_6840),
        .D(H_filter_FIR_kernel_q0[2]),
        .Q(reg_684[2]),
        .R(1'b0));
  FDRE \reg_684_reg[3] 
       (.C(ap_clk),
        .CE(reg_6840),
        .D(H_filter_FIR_kernel_q0[3]),
        .Q(reg_684[3]),
        .R(1'b0));
  FDRE \reg_684_reg[4] 
       (.C(ap_clk),
        .CE(reg_6840),
        .D(H_filter_FIR_kernel_q0[4]),
        .Q(reg_684[4]),
        .R(1'b0));
  FDRE \reg_684_reg[5] 
       (.C(ap_clk),
        .CE(reg_6840),
        .D(H_filter_FIR_kernel_q0[5]),
        .Q(reg_684[5]),
        .R(1'b0));
  FDRE \reg_684_reg[6] 
       (.C(ap_clk),
        .CE(reg_6840),
        .D(H_filter_FIR_kernel_q0[6]),
        .Q(reg_684[6]),
        .R(1'b0));
  FDRE \reg_684_reg[7] 
       (.C(ap_clk),
        .CE(reg_6840),
        .D(H_filter_FIR_kernel_q0[7]),
        .Q(reg_684[7]),
        .R(1'b0));
  FDRE \reg_684_reg[8] 
       (.C(ap_clk),
        .CE(reg_6840),
        .D(H_filter_FIR_kernel_q0[8]),
        .Q(reg_684[8]),
        .R(1'b0));
  FDRE \reg_684_reg[9] 
       (.C(ap_clk),
        .CE(reg_6840),
        .D(H_filter_FIR_kernel_q0[9]),
        .Q(reg_684[9]),
        .R(1'b0));
  FDRE \reg_689_reg[0] 
       (.C(ap_clk),
        .CE(reg_689),
        .D(H_filter_FIR_kernel_U_n_485),
        .Q(\reg_689_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \reg_689_reg[10] 
       (.C(ap_clk),
        .CE(reg_689),
        .D(H_filter_FIR_kernel_U_n_475),
        .Q(\reg_689_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \reg_689_reg[11] 
       (.C(ap_clk),
        .CE(reg_689),
        .D(H_filter_FIR_kernel_U_n_474),
        .Q(\reg_689_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \reg_689_reg[12] 
       (.C(ap_clk),
        .CE(reg_689),
        .D(H_filter_FIR_kernel_U_n_473),
        .Q(\reg_689_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \reg_689_reg[13] 
       (.C(ap_clk),
        .CE(reg_689),
        .D(H_filter_FIR_kernel_U_n_472),
        .Q(\reg_689_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \reg_689_reg[14] 
       (.C(ap_clk),
        .CE(reg_689),
        .D(H_filter_FIR_kernel_U_n_471),
        .Q(\reg_689_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \reg_689_reg[15] 
       (.C(ap_clk),
        .CE(reg_689),
        .D(H_filter_FIR_kernel_U_n_470),
        .Q(\reg_689_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \reg_689_reg[1] 
       (.C(ap_clk),
        .CE(reg_689),
        .D(H_filter_FIR_kernel_U_n_484),
        .Q(\reg_689_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \reg_689_reg[2] 
       (.C(ap_clk),
        .CE(reg_689),
        .D(H_filter_FIR_kernel_U_n_483),
        .Q(\reg_689_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \reg_689_reg[3] 
       (.C(ap_clk),
        .CE(reg_689),
        .D(H_filter_FIR_kernel_U_n_482),
        .Q(\reg_689_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \reg_689_reg[4] 
       (.C(ap_clk),
        .CE(reg_689),
        .D(H_filter_FIR_kernel_U_n_481),
        .Q(\reg_689_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \reg_689_reg[5] 
       (.C(ap_clk),
        .CE(reg_689),
        .D(H_filter_FIR_kernel_U_n_480),
        .Q(\reg_689_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \reg_689_reg[6] 
       (.C(ap_clk),
        .CE(reg_689),
        .D(H_filter_FIR_kernel_U_n_479),
        .Q(\reg_689_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \reg_689_reg[7] 
       (.C(ap_clk),
        .CE(reg_689),
        .D(H_filter_FIR_kernel_U_n_478),
        .Q(\reg_689_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \reg_689_reg[8] 
       (.C(ap_clk),
        .CE(reg_689),
        .D(H_filter_FIR_kernel_U_n_477),
        .Q(\reg_689_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \reg_689_reg[9] 
       (.C(ap_clk),
        .CE(reg_689),
        .D(H_filter_FIR_kernel_U_n_476),
        .Q(\reg_689_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \reg_695_reg[0] 
       (.C(ap_clk),
        .CE(reg_695),
        .D(H_filter_FIR_kernel_U_n_517),
        .Q(\reg_695_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \reg_695_reg[10] 
       (.C(ap_clk),
        .CE(reg_695),
        .D(H_filter_FIR_kernel_U_n_507),
        .Q(\reg_695_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \reg_695_reg[11] 
       (.C(ap_clk),
        .CE(reg_695),
        .D(H_filter_FIR_kernel_U_n_506),
        .Q(\reg_695_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \reg_695_reg[12] 
       (.C(ap_clk),
        .CE(reg_695),
        .D(H_filter_FIR_kernel_U_n_505),
        .Q(\reg_695_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \reg_695_reg[13] 
       (.C(ap_clk),
        .CE(reg_695),
        .D(H_filter_FIR_kernel_U_n_504),
        .Q(\reg_695_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \reg_695_reg[14] 
       (.C(ap_clk),
        .CE(reg_695),
        .D(H_filter_FIR_kernel_U_n_503),
        .Q(\reg_695_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \reg_695_reg[15] 
       (.C(ap_clk),
        .CE(reg_695),
        .D(H_filter_FIR_kernel_U_n_502),
        .Q(\reg_695_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \reg_695_reg[1] 
       (.C(ap_clk),
        .CE(reg_695),
        .D(H_filter_FIR_kernel_U_n_516),
        .Q(\reg_695_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \reg_695_reg[2] 
       (.C(ap_clk),
        .CE(reg_695),
        .D(H_filter_FIR_kernel_U_n_515),
        .Q(\reg_695_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \reg_695_reg[3] 
       (.C(ap_clk),
        .CE(reg_695),
        .D(H_filter_FIR_kernel_U_n_514),
        .Q(\reg_695_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \reg_695_reg[4] 
       (.C(ap_clk),
        .CE(reg_695),
        .D(H_filter_FIR_kernel_U_n_513),
        .Q(\reg_695_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \reg_695_reg[5] 
       (.C(ap_clk),
        .CE(reg_695),
        .D(H_filter_FIR_kernel_U_n_512),
        .Q(\reg_695_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \reg_695_reg[6] 
       (.C(ap_clk),
        .CE(reg_695),
        .D(H_filter_FIR_kernel_U_n_511),
        .Q(\reg_695_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \reg_695_reg[7] 
       (.C(ap_clk),
        .CE(reg_695),
        .D(H_filter_FIR_kernel_U_n_510),
        .Q(\reg_695_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \reg_695_reg[8] 
       (.C(ap_clk),
        .CE(reg_695),
        .D(H_filter_FIR_kernel_U_n_509),
        .Q(\reg_695_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \reg_695_reg[9] 
       (.C(ap_clk),
        .CE(reg_695),
        .D(H_filter_FIR_kernel_U_n_508),
        .Q(\reg_695_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \reg_702_reg[0] 
       (.C(ap_clk),
        .CE(reg_7020),
        .D(H_filter_FIR_kernel_q1[0]),
        .Q(reg_702[0]),
        .R(1'b0));
  FDRE \reg_702_reg[10] 
       (.C(ap_clk),
        .CE(reg_7020),
        .D(H_filter_FIR_kernel_q1[10]),
        .Q(reg_702[10]),
        .R(1'b0));
  FDRE \reg_702_reg[11] 
       (.C(ap_clk),
        .CE(reg_7020),
        .D(H_filter_FIR_kernel_q1[11]),
        .Q(reg_702[11]),
        .R(1'b0));
  FDRE \reg_702_reg[12] 
       (.C(ap_clk),
        .CE(reg_7020),
        .D(H_filter_FIR_kernel_q1[12]),
        .Q(reg_702[12]),
        .R(1'b0));
  FDRE \reg_702_reg[13] 
       (.C(ap_clk),
        .CE(reg_7020),
        .D(H_filter_FIR_kernel_q1[13]),
        .Q(reg_702[13]),
        .R(1'b0));
  FDRE \reg_702_reg[14] 
       (.C(ap_clk),
        .CE(reg_7020),
        .D(H_filter_FIR_kernel_q1[14]),
        .Q(reg_702[14]),
        .R(1'b0));
  FDRE \reg_702_reg[15] 
       (.C(ap_clk),
        .CE(reg_7020),
        .D(H_filter_FIR_kernel_q1[15]),
        .Q(reg_702[15]),
        .R(1'b0));
  FDRE \reg_702_reg[1] 
       (.C(ap_clk),
        .CE(reg_7020),
        .D(H_filter_FIR_kernel_q1[1]),
        .Q(reg_702[1]),
        .R(1'b0));
  FDRE \reg_702_reg[2] 
       (.C(ap_clk),
        .CE(reg_7020),
        .D(H_filter_FIR_kernel_q1[2]),
        .Q(reg_702[2]),
        .R(1'b0));
  FDRE \reg_702_reg[3] 
       (.C(ap_clk),
        .CE(reg_7020),
        .D(H_filter_FIR_kernel_q1[3]),
        .Q(reg_702[3]),
        .R(1'b0));
  FDRE \reg_702_reg[4] 
       (.C(ap_clk),
        .CE(reg_7020),
        .D(H_filter_FIR_kernel_q1[4]),
        .Q(reg_702[4]),
        .R(1'b0));
  FDRE \reg_702_reg[5] 
       (.C(ap_clk),
        .CE(reg_7020),
        .D(H_filter_FIR_kernel_q1[5]),
        .Q(reg_702[5]),
        .R(1'b0));
  FDRE \reg_702_reg[6] 
       (.C(ap_clk),
        .CE(reg_7020),
        .D(H_filter_FIR_kernel_q1[6]),
        .Q(reg_702[6]),
        .R(1'b0));
  FDRE \reg_702_reg[7] 
       (.C(ap_clk),
        .CE(reg_7020),
        .D(H_filter_FIR_kernel_q1[7]),
        .Q(reg_702[7]),
        .R(1'b0));
  FDRE \reg_702_reg[8] 
       (.C(ap_clk),
        .CE(reg_7020),
        .D(H_filter_FIR_kernel_q1[8]),
        .Q(reg_702[8]),
        .R(1'b0));
  FDRE \reg_702_reg[9] 
       (.C(ap_clk),
        .CE(reg_7020),
        .D(H_filter_FIR_kernel_q1[9]),
        .Q(reg_702[9]),
        .R(1'b0));
  FDRE \reg_707_reg[0] 
       (.C(ap_clk),
        .CE(reg_7070),
        .D(H_filter_FIR_kernel_q0[0]),
        .Q(reg_707[0]),
        .R(1'b0));
  FDRE \reg_707_reg[10] 
       (.C(ap_clk),
        .CE(reg_7070),
        .D(H_filter_FIR_kernel_q0[10]),
        .Q(reg_707[10]),
        .R(1'b0));
  FDRE \reg_707_reg[11] 
       (.C(ap_clk),
        .CE(reg_7070),
        .D(H_filter_FIR_kernel_q0[11]),
        .Q(reg_707[11]),
        .R(1'b0));
  FDRE \reg_707_reg[12] 
       (.C(ap_clk),
        .CE(reg_7070),
        .D(H_filter_FIR_kernel_q0[12]),
        .Q(reg_707[12]),
        .R(1'b0));
  FDRE \reg_707_reg[13] 
       (.C(ap_clk),
        .CE(reg_7070),
        .D(H_filter_FIR_kernel_q0[13]),
        .Q(reg_707[13]),
        .R(1'b0));
  FDRE \reg_707_reg[14] 
       (.C(ap_clk),
        .CE(reg_7070),
        .D(H_filter_FIR_kernel_q0[14]),
        .Q(reg_707[14]),
        .R(1'b0));
  FDRE \reg_707_reg[15] 
       (.C(ap_clk),
        .CE(reg_7070),
        .D(H_filter_FIR_kernel_q0[15]),
        .Q(reg_707[15]),
        .R(1'b0));
  FDRE \reg_707_reg[1] 
       (.C(ap_clk),
        .CE(reg_7070),
        .D(H_filter_FIR_kernel_q0[1]),
        .Q(reg_707[1]),
        .R(1'b0));
  FDRE \reg_707_reg[2] 
       (.C(ap_clk),
        .CE(reg_7070),
        .D(H_filter_FIR_kernel_q0[2]),
        .Q(reg_707[2]),
        .R(1'b0));
  FDRE \reg_707_reg[3] 
       (.C(ap_clk),
        .CE(reg_7070),
        .D(H_filter_FIR_kernel_q0[3]),
        .Q(reg_707[3]),
        .R(1'b0));
  FDRE \reg_707_reg[4] 
       (.C(ap_clk),
        .CE(reg_7070),
        .D(H_filter_FIR_kernel_q0[4]),
        .Q(reg_707[4]),
        .R(1'b0));
  FDRE \reg_707_reg[5] 
       (.C(ap_clk),
        .CE(reg_7070),
        .D(H_filter_FIR_kernel_q0[5]),
        .Q(reg_707[5]),
        .R(1'b0));
  FDRE \reg_707_reg[6] 
       (.C(ap_clk),
        .CE(reg_7070),
        .D(H_filter_FIR_kernel_q0[6]),
        .Q(reg_707[6]),
        .R(1'b0));
  FDRE \reg_707_reg[7] 
       (.C(ap_clk),
        .CE(reg_7070),
        .D(H_filter_FIR_kernel_q0[7]),
        .Q(reg_707[7]),
        .R(1'b0));
  FDRE \reg_707_reg[8] 
       (.C(ap_clk),
        .CE(reg_7070),
        .D(H_filter_FIR_kernel_q0[8]),
        .Q(reg_707[8]),
        .R(1'b0));
  FDRE \reg_707_reg[9] 
       (.C(ap_clk),
        .CE(reg_7070),
        .D(H_filter_FIR_kernel_q0[9]),
        .Q(reg_707[9]),
        .R(1'b0));
  FDRE \reg_712_reg[0] 
       (.C(ap_clk),
        .CE(ama_addmuladd_16s_16s_7ns_24s_25_4_1_U43_n_0),
        .D(H_filter_FIR_kernel_U_n_125),
        .Q(reg_712[0]),
        .R(1'b0));
  FDRE \reg_712_reg[10] 
       (.C(ap_clk),
        .CE(ama_addmuladd_16s_16s_7ns_24s_25_4_1_U43_n_0),
        .D(H_filter_FIR_kernel_U_n_115),
        .Q(reg_712[10]),
        .R(1'b0));
  FDRE \reg_712_reg[11] 
       (.C(ap_clk),
        .CE(ama_addmuladd_16s_16s_7ns_24s_25_4_1_U43_n_0),
        .D(H_filter_FIR_kernel_U_n_114),
        .Q(reg_712[11]),
        .R(1'b0));
  FDRE \reg_712_reg[12] 
       (.C(ap_clk),
        .CE(ama_addmuladd_16s_16s_7ns_24s_25_4_1_U43_n_0),
        .D(H_filter_FIR_kernel_U_n_113),
        .Q(reg_712[12]),
        .R(1'b0));
  FDRE \reg_712_reg[13] 
       (.C(ap_clk),
        .CE(ama_addmuladd_16s_16s_7ns_24s_25_4_1_U43_n_0),
        .D(H_filter_FIR_kernel_U_n_112),
        .Q(reg_712[13]),
        .R(1'b0));
  FDRE \reg_712_reg[14] 
       (.C(ap_clk),
        .CE(ama_addmuladd_16s_16s_7ns_24s_25_4_1_U43_n_0),
        .D(H_filter_FIR_kernel_U_n_111),
        .Q(reg_712[14]),
        .R(1'b0));
  FDRE \reg_712_reg[15] 
       (.C(ap_clk),
        .CE(ama_addmuladd_16s_16s_7ns_24s_25_4_1_U43_n_0),
        .D(H_filter_FIR_kernel_U_n_110),
        .Q(reg_712[15]),
        .R(1'b0));
  FDRE \reg_712_reg[1] 
       (.C(ap_clk),
        .CE(ama_addmuladd_16s_16s_7ns_24s_25_4_1_U43_n_0),
        .D(H_filter_FIR_kernel_U_n_124),
        .Q(reg_712[1]),
        .R(1'b0));
  FDRE \reg_712_reg[2] 
       (.C(ap_clk),
        .CE(ama_addmuladd_16s_16s_7ns_24s_25_4_1_U43_n_0),
        .D(H_filter_FIR_kernel_U_n_123),
        .Q(reg_712[2]),
        .R(1'b0));
  FDRE \reg_712_reg[3] 
       (.C(ap_clk),
        .CE(ama_addmuladd_16s_16s_7ns_24s_25_4_1_U43_n_0),
        .D(H_filter_FIR_kernel_U_n_122),
        .Q(reg_712[3]),
        .R(1'b0));
  FDRE \reg_712_reg[4] 
       (.C(ap_clk),
        .CE(ama_addmuladd_16s_16s_7ns_24s_25_4_1_U43_n_0),
        .D(H_filter_FIR_kernel_U_n_121),
        .Q(reg_712[4]),
        .R(1'b0));
  FDRE \reg_712_reg[5] 
       (.C(ap_clk),
        .CE(ama_addmuladd_16s_16s_7ns_24s_25_4_1_U43_n_0),
        .D(H_filter_FIR_kernel_U_n_120),
        .Q(reg_712[5]),
        .R(1'b0));
  FDRE \reg_712_reg[6] 
       (.C(ap_clk),
        .CE(ama_addmuladd_16s_16s_7ns_24s_25_4_1_U43_n_0),
        .D(H_filter_FIR_kernel_U_n_119),
        .Q(reg_712[6]),
        .R(1'b0));
  FDRE \reg_712_reg[7] 
       (.C(ap_clk),
        .CE(ama_addmuladd_16s_16s_7ns_24s_25_4_1_U43_n_0),
        .D(H_filter_FIR_kernel_U_n_118),
        .Q(reg_712[7]),
        .R(1'b0));
  FDRE \reg_712_reg[8] 
       (.C(ap_clk),
        .CE(ama_addmuladd_16s_16s_7ns_24s_25_4_1_U43_n_0),
        .D(H_filter_FIR_kernel_U_n_117),
        .Q(reg_712[8]),
        .R(1'b0));
  FDRE \reg_712_reg[9] 
       (.C(ap_clk),
        .CE(ama_addmuladd_16s_16s_7ns_24s_25_4_1_U43_n_0),
        .D(H_filter_FIR_kernel_U_n_116),
        .Q(reg_712[9]),
        .R(1'b0));
  FDRE \reg_719_reg[0] 
       (.C(ap_clk),
        .CE(reg_719),
        .D(H_filter_FIR_kernel_U_n_421),
        .Q(\reg_719_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \reg_719_reg[10] 
       (.C(ap_clk),
        .CE(reg_719),
        .D(H_filter_FIR_kernel_U_n_411),
        .Q(\reg_719_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \reg_719_reg[11] 
       (.C(ap_clk),
        .CE(reg_719),
        .D(H_filter_FIR_kernel_U_n_410),
        .Q(\reg_719_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \reg_719_reg[12] 
       (.C(ap_clk),
        .CE(reg_719),
        .D(H_filter_FIR_kernel_U_n_409),
        .Q(\reg_719_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \reg_719_reg[13] 
       (.C(ap_clk),
        .CE(reg_719),
        .D(H_filter_FIR_kernel_U_n_408),
        .Q(\reg_719_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \reg_719_reg[14] 
       (.C(ap_clk),
        .CE(reg_719),
        .D(H_filter_FIR_kernel_U_n_407),
        .Q(\reg_719_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \reg_719_reg[15] 
       (.C(ap_clk),
        .CE(reg_719),
        .D(H_filter_FIR_kernel_U_n_406),
        .Q(\reg_719_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \reg_719_reg[1] 
       (.C(ap_clk),
        .CE(reg_719),
        .D(H_filter_FIR_kernel_U_n_420),
        .Q(\reg_719_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \reg_719_reg[2] 
       (.C(ap_clk),
        .CE(reg_719),
        .D(H_filter_FIR_kernel_U_n_419),
        .Q(\reg_719_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \reg_719_reg[3] 
       (.C(ap_clk),
        .CE(reg_719),
        .D(H_filter_FIR_kernel_U_n_418),
        .Q(\reg_719_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \reg_719_reg[4] 
       (.C(ap_clk),
        .CE(reg_719),
        .D(H_filter_FIR_kernel_U_n_417),
        .Q(\reg_719_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \reg_719_reg[5] 
       (.C(ap_clk),
        .CE(reg_719),
        .D(H_filter_FIR_kernel_U_n_416),
        .Q(\reg_719_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \reg_719_reg[6] 
       (.C(ap_clk),
        .CE(reg_719),
        .D(H_filter_FIR_kernel_U_n_415),
        .Q(\reg_719_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \reg_719_reg[7] 
       (.C(ap_clk),
        .CE(reg_719),
        .D(H_filter_FIR_kernel_U_n_414),
        .Q(\reg_719_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \reg_719_reg[8] 
       (.C(ap_clk),
        .CE(reg_719),
        .D(H_filter_FIR_kernel_U_n_413),
        .Q(\reg_719_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \reg_719_reg[9] 
       (.C(ap_clk),
        .CE(reg_719),
        .D(H_filter_FIR_kernel_U_n_412),
        .Q(\reg_719_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \reg_725_reg[0] 
       (.C(ap_clk),
        .CE(ama_addmuladd_16s_16s_7ns_25s_26_4_1_U40_n_26),
        .D(H_filter_FIR_kernel_U_n_357),
        .Q(reg_725[0]),
        .R(1'b0));
  FDRE \reg_725_reg[10] 
       (.C(ap_clk),
        .CE(ama_addmuladd_16s_16s_7ns_25s_26_4_1_U40_n_26),
        .D(H_filter_FIR_kernel_U_n_347),
        .Q(reg_725[10]),
        .R(1'b0));
  FDRE \reg_725_reg[11] 
       (.C(ap_clk),
        .CE(ama_addmuladd_16s_16s_7ns_25s_26_4_1_U40_n_26),
        .D(H_filter_FIR_kernel_U_n_346),
        .Q(reg_725[11]),
        .R(1'b0));
  FDRE \reg_725_reg[12] 
       (.C(ap_clk),
        .CE(ama_addmuladd_16s_16s_7ns_25s_26_4_1_U40_n_26),
        .D(H_filter_FIR_kernel_U_n_345),
        .Q(reg_725[12]),
        .R(1'b0));
  FDRE \reg_725_reg[13] 
       (.C(ap_clk),
        .CE(ama_addmuladd_16s_16s_7ns_25s_26_4_1_U40_n_26),
        .D(H_filter_FIR_kernel_U_n_344),
        .Q(reg_725[13]),
        .R(1'b0));
  FDRE \reg_725_reg[14] 
       (.C(ap_clk),
        .CE(ama_addmuladd_16s_16s_7ns_25s_26_4_1_U40_n_26),
        .D(H_filter_FIR_kernel_U_n_343),
        .Q(reg_725[14]),
        .R(1'b0));
  FDRE \reg_725_reg[15] 
       (.C(ap_clk),
        .CE(ama_addmuladd_16s_16s_7ns_25s_26_4_1_U40_n_26),
        .D(H_filter_FIR_kernel_U_n_342),
        .Q(reg_725[15]),
        .R(1'b0));
  FDRE \reg_725_reg[1] 
       (.C(ap_clk),
        .CE(ama_addmuladd_16s_16s_7ns_25s_26_4_1_U40_n_26),
        .D(H_filter_FIR_kernel_U_n_356),
        .Q(reg_725[1]),
        .R(1'b0));
  FDRE \reg_725_reg[2] 
       (.C(ap_clk),
        .CE(ama_addmuladd_16s_16s_7ns_25s_26_4_1_U40_n_26),
        .D(H_filter_FIR_kernel_U_n_355),
        .Q(reg_725[2]),
        .R(1'b0));
  FDRE \reg_725_reg[3] 
       (.C(ap_clk),
        .CE(ama_addmuladd_16s_16s_7ns_25s_26_4_1_U40_n_26),
        .D(H_filter_FIR_kernel_U_n_354),
        .Q(reg_725[3]),
        .R(1'b0));
  FDRE \reg_725_reg[4] 
       (.C(ap_clk),
        .CE(ama_addmuladd_16s_16s_7ns_25s_26_4_1_U40_n_26),
        .D(H_filter_FIR_kernel_U_n_353),
        .Q(reg_725[4]),
        .R(1'b0));
  FDRE \reg_725_reg[5] 
       (.C(ap_clk),
        .CE(ama_addmuladd_16s_16s_7ns_25s_26_4_1_U40_n_26),
        .D(H_filter_FIR_kernel_U_n_352),
        .Q(reg_725[5]),
        .R(1'b0));
  FDRE \reg_725_reg[6] 
       (.C(ap_clk),
        .CE(ama_addmuladd_16s_16s_7ns_25s_26_4_1_U40_n_26),
        .D(H_filter_FIR_kernel_U_n_351),
        .Q(reg_725[6]),
        .R(1'b0));
  FDRE \reg_725_reg[7] 
       (.C(ap_clk),
        .CE(ama_addmuladd_16s_16s_7ns_25s_26_4_1_U40_n_26),
        .D(H_filter_FIR_kernel_U_n_350),
        .Q(reg_725[7]),
        .R(1'b0));
  FDRE \reg_725_reg[8] 
       (.C(ap_clk),
        .CE(ama_addmuladd_16s_16s_7ns_25s_26_4_1_U40_n_26),
        .D(H_filter_FIR_kernel_U_n_349),
        .Q(reg_725[8]),
        .R(1'b0));
  FDRE \reg_725_reg[9] 
       (.C(ap_clk),
        .CE(ama_addmuladd_16s_16s_7ns_25s_26_4_1_U40_n_26),
        .D(H_filter_FIR_kernel_U_n_348),
        .Q(reg_725[9]),
        .R(1'b0));
  FDRE \reg_731_reg[0] 
       (.C(ap_clk),
        .CE(ama_addmuladd_16s_16s_9s_25s_26_4_1_U38_n_26),
        .D(H_filter_FIR_kernel_U_n_77),
        .Q(reg_731[0]),
        .R(1'b0));
  FDRE \reg_731_reg[10] 
       (.C(ap_clk),
        .CE(ama_addmuladd_16s_16s_9s_25s_26_4_1_U38_n_26),
        .D(H_filter_FIR_kernel_U_n_67),
        .Q(reg_731[10]),
        .R(1'b0));
  FDRE \reg_731_reg[11] 
       (.C(ap_clk),
        .CE(ama_addmuladd_16s_16s_9s_25s_26_4_1_U38_n_26),
        .D(H_filter_FIR_kernel_U_n_66),
        .Q(reg_731[11]),
        .R(1'b0));
  FDRE \reg_731_reg[12] 
       (.C(ap_clk),
        .CE(ama_addmuladd_16s_16s_9s_25s_26_4_1_U38_n_26),
        .D(H_filter_FIR_kernel_U_n_65),
        .Q(reg_731[12]),
        .R(1'b0));
  FDRE \reg_731_reg[13] 
       (.C(ap_clk),
        .CE(ama_addmuladd_16s_16s_9s_25s_26_4_1_U38_n_26),
        .D(H_filter_FIR_kernel_U_n_64),
        .Q(reg_731[13]),
        .R(1'b0));
  FDRE \reg_731_reg[14] 
       (.C(ap_clk),
        .CE(ama_addmuladd_16s_16s_9s_25s_26_4_1_U38_n_26),
        .D(H_filter_FIR_kernel_U_n_63),
        .Q(reg_731[14]),
        .R(1'b0));
  FDRE \reg_731_reg[15] 
       (.C(ap_clk),
        .CE(ama_addmuladd_16s_16s_9s_25s_26_4_1_U38_n_26),
        .D(H_filter_FIR_kernel_U_n_62),
        .Q(reg_731[15]),
        .R(1'b0));
  FDRE \reg_731_reg[1] 
       (.C(ap_clk),
        .CE(ama_addmuladd_16s_16s_9s_25s_26_4_1_U38_n_26),
        .D(H_filter_FIR_kernel_U_n_76),
        .Q(reg_731[1]),
        .R(1'b0));
  FDRE \reg_731_reg[2] 
       (.C(ap_clk),
        .CE(ama_addmuladd_16s_16s_9s_25s_26_4_1_U38_n_26),
        .D(H_filter_FIR_kernel_U_n_75),
        .Q(reg_731[2]),
        .R(1'b0));
  FDRE \reg_731_reg[3] 
       (.C(ap_clk),
        .CE(ama_addmuladd_16s_16s_9s_25s_26_4_1_U38_n_26),
        .D(H_filter_FIR_kernel_U_n_74),
        .Q(reg_731[3]),
        .R(1'b0));
  FDRE \reg_731_reg[4] 
       (.C(ap_clk),
        .CE(ama_addmuladd_16s_16s_9s_25s_26_4_1_U38_n_26),
        .D(H_filter_FIR_kernel_U_n_73),
        .Q(reg_731[4]),
        .R(1'b0));
  FDRE \reg_731_reg[5] 
       (.C(ap_clk),
        .CE(ama_addmuladd_16s_16s_9s_25s_26_4_1_U38_n_26),
        .D(H_filter_FIR_kernel_U_n_72),
        .Q(reg_731[5]),
        .R(1'b0));
  FDRE \reg_731_reg[6] 
       (.C(ap_clk),
        .CE(ama_addmuladd_16s_16s_9s_25s_26_4_1_U38_n_26),
        .D(H_filter_FIR_kernel_U_n_71),
        .Q(reg_731[6]),
        .R(1'b0));
  FDRE \reg_731_reg[7] 
       (.C(ap_clk),
        .CE(ama_addmuladd_16s_16s_9s_25s_26_4_1_U38_n_26),
        .D(H_filter_FIR_kernel_U_n_70),
        .Q(reg_731[7]),
        .R(1'b0));
  FDRE \reg_731_reg[8] 
       (.C(ap_clk),
        .CE(ama_addmuladd_16s_16s_9s_25s_26_4_1_U38_n_26),
        .D(H_filter_FIR_kernel_U_n_69),
        .Q(reg_731[8]),
        .R(1'b0));
  FDRE \reg_731_reg[9] 
       (.C(ap_clk),
        .CE(ama_addmuladd_16s_16s_9s_25s_26_4_1_U38_n_26),
        .D(H_filter_FIR_kernel_U_n_68),
        .Q(reg_731[9]),
        .R(1'b0));
  FDRE \reg_737_reg[0] 
       (.C(ap_clk),
        .CE(reg_737),
        .D(H_filter_FIR_kernel_U_n_501),
        .Q(\reg_737_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \reg_737_reg[10] 
       (.C(ap_clk),
        .CE(reg_737),
        .D(H_filter_FIR_kernel_U_n_491),
        .Q(\reg_737_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \reg_737_reg[11] 
       (.C(ap_clk),
        .CE(reg_737),
        .D(H_filter_FIR_kernel_U_n_490),
        .Q(\reg_737_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \reg_737_reg[12] 
       (.C(ap_clk),
        .CE(reg_737),
        .D(H_filter_FIR_kernel_U_n_489),
        .Q(\reg_737_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \reg_737_reg[13] 
       (.C(ap_clk),
        .CE(reg_737),
        .D(H_filter_FIR_kernel_U_n_488),
        .Q(\reg_737_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \reg_737_reg[14] 
       (.C(ap_clk),
        .CE(reg_737),
        .D(H_filter_FIR_kernel_U_n_487),
        .Q(\reg_737_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \reg_737_reg[15] 
       (.C(ap_clk),
        .CE(reg_737),
        .D(H_filter_FIR_kernel_U_n_486),
        .Q(\reg_737_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \reg_737_reg[1] 
       (.C(ap_clk),
        .CE(reg_737),
        .D(H_filter_FIR_kernel_U_n_500),
        .Q(\reg_737_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \reg_737_reg[2] 
       (.C(ap_clk),
        .CE(reg_737),
        .D(H_filter_FIR_kernel_U_n_499),
        .Q(\reg_737_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \reg_737_reg[3] 
       (.C(ap_clk),
        .CE(reg_737),
        .D(H_filter_FIR_kernel_U_n_498),
        .Q(\reg_737_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \reg_737_reg[4] 
       (.C(ap_clk),
        .CE(reg_737),
        .D(H_filter_FIR_kernel_U_n_497),
        .Q(\reg_737_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \reg_737_reg[5] 
       (.C(ap_clk),
        .CE(reg_737),
        .D(H_filter_FIR_kernel_U_n_496),
        .Q(\reg_737_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \reg_737_reg[6] 
       (.C(ap_clk),
        .CE(reg_737),
        .D(H_filter_FIR_kernel_U_n_495),
        .Q(\reg_737_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \reg_737_reg[7] 
       (.C(ap_clk),
        .CE(reg_737),
        .D(H_filter_FIR_kernel_U_n_494),
        .Q(\reg_737_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \reg_737_reg[8] 
       (.C(ap_clk),
        .CE(reg_737),
        .D(H_filter_FIR_kernel_U_n_493),
        .Q(\reg_737_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \reg_737_reg[9] 
       (.C(ap_clk),
        .CE(reg_737),
        .D(H_filter_FIR_kernel_U_n_492),
        .Q(\reg_737_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \reg_744_reg[0] 
       (.C(ap_clk),
        .CE(reg_7440),
        .D(H_filter_FIR_kernel_q0[0]),
        .Q(reg_744[0]),
        .R(1'b0));
  FDRE \reg_744_reg[10] 
       (.C(ap_clk),
        .CE(reg_7440),
        .D(H_filter_FIR_kernel_q0[10]),
        .Q(reg_744[10]),
        .R(1'b0));
  FDRE \reg_744_reg[11] 
       (.C(ap_clk),
        .CE(reg_7440),
        .D(H_filter_FIR_kernel_q0[11]),
        .Q(reg_744[11]),
        .R(1'b0));
  FDRE \reg_744_reg[12] 
       (.C(ap_clk),
        .CE(reg_7440),
        .D(H_filter_FIR_kernel_q0[12]),
        .Q(reg_744[12]),
        .R(1'b0));
  FDRE \reg_744_reg[13] 
       (.C(ap_clk),
        .CE(reg_7440),
        .D(H_filter_FIR_kernel_q0[13]),
        .Q(reg_744[13]),
        .R(1'b0));
  FDRE \reg_744_reg[14] 
       (.C(ap_clk),
        .CE(reg_7440),
        .D(H_filter_FIR_kernel_q0[14]),
        .Q(reg_744[14]),
        .R(1'b0));
  FDRE \reg_744_reg[15] 
       (.C(ap_clk),
        .CE(reg_7440),
        .D(H_filter_FIR_kernel_q0[15]),
        .Q(reg_744[15]),
        .R(1'b0));
  FDRE \reg_744_reg[1] 
       (.C(ap_clk),
        .CE(reg_7440),
        .D(H_filter_FIR_kernel_q0[1]),
        .Q(reg_744[1]),
        .R(1'b0));
  FDRE \reg_744_reg[2] 
       (.C(ap_clk),
        .CE(reg_7440),
        .D(H_filter_FIR_kernel_q0[2]),
        .Q(reg_744[2]),
        .R(1'b0));
  FDRE \reg_744_reg[3] 
       (.C(ap_clk),
        .CE(reg_7440),
        .D(H_filter_FIR_kernel_q0[3]),
        .Q(reg_744[3]),
        .R(1'b0));
  FDRE \reg_744_reg[4] 
       (.C(ap_clk),
        .CE(reg_7440),
        .D(H_filter_FIR_kernel_q0[4]),
        .Q(reg_744[4]),
        .R(1'b0));
  FDRE \reg_744_reg[5] 
       (.C(ap_clk),
        .CE(reg_7440),
        .D(H_filter_FIR_kernel_q0[5]),
        .Q(reg_744[5]),
        .R(1'b0));
  FDRE \reg_744_reg[6] 
       (.C(ap_clk),
        .CE(reg_7440),
        .D(H_filter_FIR_kernel_q0[6]),
        .Q(reg_744[6]),
        .R(1'b0));
  FDRE \reg_744_reg[7] 
       (.C(ap_clk),
        .CE(reg_7440),
        .D(H_filter_FIR_kernel_q0[7]),
        .Q(reg_744[7]),
        .R(1'b0));
  FDRE \reg_744_reg[8] 
       (.C(ap_clk),
        .CE(reg_7440),
        .D(H_filter_FIR_kernel_q0[8]),
        .Q(reg_744[8]),
        .R(1'b0));
  FDRE \reg_744_reg[9] 
       (.C(ap_clk),
        .CE(reg_7440),
        .D(H_filter_FIR_kernel_q0[9]),
        .Q(reg_744[9]),
        .R(1'b0));
  FDRE \reg_749_reg[0] 
       (.C(ap_clk),
        .CE(ama_addmuladd_16s_16s_8s_25s_25_4_1_U44_n_25),
        .D(p_1_in[0]),
        .Q(reg_749[0]),
        .R(1'b0));
  FDRE \reg_749_reg[10] 
       (.C(ap_clk),
        .CE(ama_addmuladd_16s_16s_8s_25s_25_4_1_U44_n_25),
        .D(p_1_in[10]),
        .Q(reg_749[10]),
        .R(1'b0));
  FDRE \reg_749_reg[11] 
       (.C(ap_clk),
        .CE(ama_addmuladd_16s_16s_8s_25s_25_4_1_U44_n_25),
        .D(p_1_in[11]),
        .Q(reg_749[11]),
        .R(1'b0));
  FDRE \reg_749_reg[12] 
       (.C(ap_clk),
        .CE(ama_addmuladd_16s_16s_8s_25s_25_4_1_U44_n_25),
        .D(p_1_in[12]),
        .Q(reg_749[12]),
        .R(1'b0));
  FDRE \reg_749_reg[13] 
       (.C(ap_clk),
        .CE(ama_addmuladd_16s_16s_8s_25s_25_4_1_U44_n_25),
        .D(p_1_in[13]),
        .Q(reg_749[13]),
        .R(1'b0));
  FDRE \reg_749_reg[14] 
       (.C(ap_clk),
        .CE(ama_addmuladd_16s_16s_8s_25s_25_4_1_U44_n_25),
        .D(p_1_in[14]),
        .Q(reg_749[14]),
        .R(1'b0));
  FDRE \reg_749_reg[15] 
       (.C(ap_clk),
        .CE(ama_addmuladd_16s_16s_8s_25s_25_4_1_U44_n_25),
        .D(p_1_in[15]),
        .Q(reg_749[15]),
        .R(1'b0));
  FDRE \reg_749_reg[1] 
       (.C(ap_clk),
        .CE(ama_addmuladd_16s_16s_8s_25s_25_4_1_U44_n_25),
        .D(p_1_in[1]),
        .Q(reg_749[1]),
        .R(1'b0));
  FDRE \reg_749_reg[2] 
       (.C(ap_clk),
        .CE(ama_addmuladd_16s_16s_8s_25s_25_4_1_U44_n_25),
        .D(p_1_in[2]),
        .Q(reg_749[2]),
        .R(1'b0));
  FDRE \reg_749_reg[3] 
       (.C(ap_clk),
        .CE(ama_addmuladd_16s_16s_8s_25s_25_4_1_U44_n_25),
        .D(p_1_in[3]),
        .Q(reg_749[3]),
        .R(1'b0));
  FDRE \reg_749_reg[4] 
       (.C(ap_clk),
        .CE(ama_addmuladd_16s_16s_8s_25s_25_4_1_U44_n_25),
        .D(p_1_in[4]),
        .Q(reg_749[4]),
        .R(1'b0));
  FDRE \reg_749_reg[5] 
       (.C(ap_clk),
        .CE(ama_addmuladd_16s_16s_8s_25s_25_4_1_U44_n_25),
        .D(p_1_in[5]),
        .Q(reg_749[5]),
        .R(1'b0));
  FDRE \reg_749_reg[6] 
       (.C(ap_clk),
        .CE(ama_addmuladd_16s_16s_8s_25s_25_4_1_U44_n_25),
        .D(p_1_in[6]),
        .Q(reg_749[6]),
        .R(1'b0));
  FDRE \reg_749_reg[7] 
       (.C(ap_clk),
        .CE(ama_addmuladd_16s_16s_8s_25s_25_4_1_U44_n_25),
        .D(p_1_in[7]),
        .Q(reg_749[7]),
        .R(1'b0));
  FDRE \reg_749_reg[8] 
       (.C(ap_clk),
        .CE(ama_addmuladd_16s_16s_8s_25s_25_4_1_U44_n_25),
        .D(p_1_in[8]),
        .Q(reg_749[8]),
        .R(1'b0));
  FDRE \reg_749_reg[9] 
       (.C(ap_clk),
        .CE(ama_addmuladd_16s_16s_8s_25s_25_4_1_U44_n_25),
        .D(p_1_in[9]),
        .Q(reg_749[9]),
        .R(1'b0));
  FDRE \reg_756_reg[0] 
       (.C(ap_clk),
        .CE(ama_addmuladd_16s_16s_7ns_25s_25_4_1_U41_n_25),
        .D(H_filter_FIR_kernel_U_n_469),
        .Q(reg_756[0]),
        .R(1'b0));
  FDRE \reg_756_reg[10] 
       (.C(ap_clk),
        .CE(ama_addmuladd_16s_16s_7ns_25s_25_4_1_U41_n_25),
        .D(H_filter_FIR_kernel_U_n_459),
        .Q(reg_756[10]),
        .R(1'b0));
  FDRE \reg_756_reg[11] 
       (.C(ap_clk),
        .CE(ama_addmuladd_16s_16s_7ns_25s_25_4_1_U41_n_25),
        .D(H_filter_FIR_kernel_U_n_458),
        .Q(reg_756[11]),
        .R(1'b0));
  FDRE \reg_756_reg[12] 
       (.C(ap_clk),
        .CE(ama_addmuladd_16s_16s_7ns_25s_25_4_1_U41_n_25),
        .D(H_filter_FIR_kernel_U_n_457),
        .Q(reg_756[12]),
        .R(1'b0));
  FDRE \reg_756_reg[13] 
       (.C(ap_clk),
        .CE(ama_addmuladd_16s_16s_7ns_25s_25_4_1_U41_n_25),
        .D(H_filter_FIR_kernel_U_n_456),
        .Q(reg_756[13]),
        .R(1'b0));
  FDRE \reg_756_reg[14] 
       (.C(ap_clk),
        .CE(ama_addmuladd_16s_16s_7ns_25s_25_4_1_U41_n_25),
        .D(H_filter_FIR_kernel_U_n_455),
        .Q(reg_756[14]),
        .R(1'b0));
  FDRE \reg_756_reg[15] 
       (.C(ap_clk),
        .CE(ama_addmuladd_16s_16s_7ns_25s_25_4_1_U41_n_25),
        .D(H_filter_FIR_kernel_U_n_454),
        .Q(reg_756[15]),
        .R(1'b0));
  FDRE \reg_756_reg[1] 
       (.C(ap_clk),
        .CE(ama_addmuladd_16s_16s_7ns_25s_25_4_1_U41_n_25),
        .D(H_filter_FIR_kernel_U_n_468),
        .Q(reg_756[1]),
        .R(1'b0));
  FDRE \reg_756_reg[2] 
       (.C(ap_clk),
        .CE(ama_addmuladd_16s_16s_7ns_25s_25_4_1_U41_n_25),
        .D(H_filter_FIR_kernel_U_n_467),
        .Q(reg_756[2]),
        .R(1'b0));
  FDRE \reg_756_reg[3] 
       (.C(ap_clk),
        .CE(ama_addmuladd_16s_16s_7ns_25s_25_4_1_U41_n_25),
        .D(H_filter_FIR_kernel_U_n_466),
        .Q(reg_756[3]),
        .R(1'b0));
  FDRE \reg_756_reg[4] 
       (.C(ap_clk),
        .CE(ama_addmuladd_16s_16s_7ns_25s_25_4_1_U41_n_25),
        .D(H_filter_FIR_kernel_U_n_465),
        .Q(reg_756[4]),
        .R(1'b0));
  FDRE \reg_756_reg[5] 
       (.C(ap_clk),
        .CE(ama_addmuladd_16s_16s_7ns_25s_25_4_1_U41_n_25),
        .D(H_filter_FIR_kernel_U_n_464),
        .Q(reg_756[5]),
        .R(1'b0));
  FDRE \reg_756_reg[6] 
       (.C(ap_clk),
        .CE(ama_addmuladd_16s_16s_7ns_25s_25_4_1_U41_n_25),
        .D(H_filter_FIR_kernel_U_n_463),
        .Q(reg_756[6]),
        .R(1'b0));
  FDRE \reg_756_reg[7] 
       (.C(ap_clk),
        .CE(ama_addmuladd_16s_16s_7ns_25s_25_4_1_U41_n_25),
        .D(H_filter_FIR_kernel_U_n_462),
        .Q(reg_756[7]),
        .R(1'b0));
  FDRE \reg_756_reg[8] 
       (.C(ap_clk),
        .CE(ama_addmuladd_16s_16s_7ns_25s_25_4_1_U41_n_25),
        .D(H_filter_FIR_kernel_U_n_461),
        .Q(reg_756[8]),
        .R(1'b0));
  FDRE \reg_756_reg[9] 
       (.C(ap_clk),
        .CE(ama_addmuladd_16s_16s_7ns_25s_25_4_1_U41_n_25),
        .D(H_filter_FIR_kernel_U_n_460),
        .Q(reg_756[9]),
        .R(1'b0));
  FDRE \reg_762_reg[0] 
       (.C(ap_clk),
        .CE(reg_762),
        .D(H_filter_FIR_kernel_U_n_453),
        .Q(\reg_762_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \reg_762_reg[10] 
       (.C(ap_clk),
        .CE(reg_762),
        .D(H_filter_FIR_kernel_U_n_443),
        .Q(\reg_762_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \reg_762_reg[11] 
       (.C(ap_clk),
        .CE(reg_762),
        .D(H_filter_FIR_kernel_U_n_442),
        .Q(\reg_762_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \reg_762_reg[12] 
       (.C(ap_clk),
        .CE(reg_762),
        .D(H_filter_FIR_kernel_U_n_441),
        .Q(\reg_762_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \reg_762_reg[13] 
       (.C(ap_clk),
        .CE(reg_762),
        .D(H_filter_FIR_kernel_U_n_440),
        .Q(\reg_762_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \reg_762_reg[14] 
       (.C(ap_clk),
        .CE(reg_762),
        .D(H_filter_FIR_kernel_U_n_439),
        .Q(\reg_762_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \reg_762_reg[15] 
       (.C(ap_clk),
        .CE(reg_762),
        .D(H_filter_FIR_kernel_U_n_438),
        .Q(\reg_762_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \reg_762_reg[1] 
       (.C(ap_clk),
        .CE(reg_762),
        .D(H_filter_FIR_kernel_U_n_452),
        .Q(\reg_762_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \reg_762_reg[2] 
       (.C(ap_clk),
        .CE(reg_762),
        .D(H_filter_FIR_kernel_U_n_451),
        .Q(\reg_762_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \reg_762_reg[3] 
       (.C(ap_clk),
        .CE(reg_762),
        .D(H_filter_FIR_kernel_U_n_450),
        .Q(\reg_762_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \reg_762_reg[4] 
       (.C(ap_clk),
        .CE(reg_762),
        .D(H_filter_FIR_kernel_U_n_449),
        .Q(\reg_762_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \reg_762_reg[5] 
       (.C(ap_clk),
        .CE(reg_762),
        .D(H_filter_FIR_kernel_U_n_448),
        .Q(\reg_762_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \reg_762_reg[6] 
       (.C(ap_clk),
        .CE(reg_762),
        .D(H_filter_FIR_kernel_U_n_447),
        .Q(\reg_762_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \reg_762_reg[7] 
       (.C(ap_clk),
        .CE(reg_762),
        .D(H_filter_FIR_kernel_U_n_446),
        .Q(\reg_762_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \reg_762_reg[8] 
       (.C(ap_clk),
        .CE(reg_762),
        .D(H_filter_FIR_kernel_U_n_445),
        .Q(\reg_762_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \reg_762_reg[9] 
       (.C(ap_clk),
        .CE(reg_762),
        .D(H_filter_FIR_kernel_U_n_444),
        .Q(\reg_762_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \tmp19_reg_2682_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state59),
        .D(tmp19_fu_1710_p2[0]),
        .Q(p_shl413_fu_1755_p1[6]),
        .R(1'b0));
  FDRE \tmp19_reg_2682_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state59),
        .D(tmp19_fu_1710_p2[10]),
        .Q(p_shl413_fu_1755_p1[16]),
        .R(1'b0));
  FDRE \tmp19_reg_2682_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state59),
        .D(tmp19_fu_1710_p2[11]),
        .Q(p_shl413_fu_1755_p1[17]),
        .R(1'b0));
  FDRE \tmp19_reg_2682_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state59),
        .D(tmp19_fu_1710_p2[12]),
        .Q(p_shl413_fu_1755_p1[18]),
        .R(1'b0));
  FDRE \tmp19_reg_2682_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state59),
        .D(tmp19_fu_1710_p2[13]),
        .Q(p_shl413_fu_1755_p1[19]),
        .R(1'b0));
  FDRE \tmp19_reg_2682_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state59),
        .D(tmp19_fu_1710_p2[14]),
        .Q(p_shl413_fu_1755_p1[20]),
        .R(1'b0));
  FDRE \tmp19_reg_2682_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state59),
        .D(tmp19_fu_1710_p2[15]),
        .Q(p_shl413_fu_1755_p1[21]),
        .R(1'b0));
  FDRE \tmp19_reg_2682_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state59),
        .D(tmp19_fu_1710_p2[16]),
        .Q(p_shl413_fu_1755_p1[22]),
        .R(1'b0));
  FDRE \tmp19_reg_2682_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state59),
        .D(tmp19_fu_1710_p2[17]),
        .Q(p_shl413_fu_1755_p1[23]),
        .R(1'b0));
  FDRE \tmp19_reg_2682_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state59),
        .D(tmp19_fu_1710_p2[1]),
        .Q(p_shl413_fu_1755_p1[7]),
        .R(1'b0));
  FDRE \tmp19_reg_2682_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state59),
        .D(tmp19_fu_1710_p2[2]),
        .Q(p_shl413_fu_1755_p1[8]),
        .R(1'b0));
  FDRE \tmp19_reg_2682_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state59),
        .D(tmp19_fu_1710_p2[3]),
        .Q(p_shl413_fu_1755_p1[9]),
        .R(1'b0));
  FDRE \tmp19_reg_2682_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state59),
        .D(tmp19_fu_1710_p2[4]),
        .Q(p_shl413_fu_1755_p1[10]),
        .R(1'b0));
  FDRE \tmp19_reg_2682_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state59),
        .D(tmp19_fu_1710_p2[5]),
        .Q(p_shl413_fu_1755_p1[11]),
        .R(1'b0));
  FDRE \tmp19_reg_2682_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state59),
        .D(tmp19_fu_1710_p2[6]),
        .Q(p_shl413_fu_1755_p1[12]),
        .R(1'b0));
  FDRE \tmp19_reg_2682_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state59),
        .D(tmp19_fu_1710_p2[7]),
        .Q(p_shl413_fu_1755_p1[13]),
        .R(1'b0));
  FDRE \tmp19_reg_2682_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state59),
        .D(tmp19_fu_1710_p2[8]),
        .Q(p_shl413_fu_1755_p1[14]),
        .R(1'b0));
  FDRE \tmp19_reg_2682_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state59),
        .D(tmp19_fu_1710_p2[9]),
        .Q(p_shl413_fu_1755_p1[15]),
        .R(1'b0));
  FDRE \x_n_read_reg_2524_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(ap_port_reg_x_n[0]),
        .Q(x_n_read_reg_2524[0]),
        .R(1'b0));
  FDRE \x_n_read_reg_2524_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(ap_port_reg_x_n[10]),
        .Q(x_n_read_reg_2524[10]),
        .R(1'b0));
  FDRE \x_n_read_reg_2524_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(ap_port_reg_x_n[11]),
        .Q(x_n_read_reg_2524[11]),
        .R(1'b0));
  FDRE \x_n_read_reg_2524_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(ap_port_reg_x_n[12]),
        .Q(x_n_read_reg_2524[12]),
        .R(1'b0));
  FDRE \x_n_read_reg_2524_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(ap_port_reg_x_n[13]),
        .Q(x_n_read_reg_2524[13]),
        .R(1'b0));
  FDRE \x_n_read_reg_2524_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(ap_port_reg_x_n[14]),
        .Q(x_n_read_reg_2524[14]),
        .R(1'b0));
  FDRE \x_n_read_reg_2524_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(ap_port_reg_x_n[15]),
        .Q(x_n_read_reg_2524[15]),
        .R(1'b0));
  FDRE \x_n_read_reg_2524_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(ap_port_reg_x_n[1]),
        .Q(x_n_read_reg_2524[1]),
        .R(1'b0));
  FDRE \x_n_read_reg_2524_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(ap_port_reg_x_n[2]),
        .Q(x_n_read_reg_2524[2]),
        .R(1'b0));
  FDRE \x_n_read_reg_2524_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(ap_port_reg_x_n[3]),
        .Q(x_n_read_reg_2524[3]),
        .R(1'b0));
  FDRE \x_n_read_reg_2524_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(ap_port_reg_x_n[4]),
        .Q(x_n_read_reg_2524[4]),
        .R(1'b0));
  FDRE \x_n_read_reg_2524_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(ap_port_reg_x_n[5]),
        .Q(x_n_read_reg_2524[5]),
        .R(1'b0));
  FDRE \x_n_read_reg_2524_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(ap_port_reg_x_n[6]),
        .Q(x_n_read_reg_2524[6]),
        .R(1'b0));
  FDRE \x_n_read_reg_2524_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(ap_port_reg_x_n[7]),
        .Q(x_n_read_reg_2524[7]),
        .R(1'b0));
  FDRE \x_n_read_reg_2524_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(ap_port_reg_x_n[8]),
        .Q(x_n_read_reg_2524[8]),
        .R(1'b0));
  FDRE \x_n_read_reg_2524_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(ap_port_reg_x_n[9]),
        .Q(x_n_read_reg_2524[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \y_reg_2713[0]_i_10 
       (.I0(add_ln66_50_reg_2708[8]),
        .I1(ama_addmuladd_16s_16s_6ns_31s_31_4_1_U45_n_20),
        .O(\y_reg_2713[0]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \y_reg_2713[0]_i_11 
       (.I0(add_ln66_50_reg_2708[7]),
        .I1(ama_addmuladd_16s_16s_6ns_31s_31_4_1_U45_n_21),
        .O(\y_reg_2713[0]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \y_reg_2713[0]_i_12 
       (.I0(add_ln66_50_reg_2708[6]),
        .I1(ama_addmuladd_16s_16s_6ns_31s_31_4_1_U45_n_22),
        .O(\y_reg_2713[0]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \y_reg_2713[0]_i_13 
       (.I0(add_ln66_50_reg_2708[5]),
        .I1(ama_addmuladd_16s_16s_6ns_31s_31_4_1_U45_n_23),
        .O(\y_reg_2713[0]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \y_reg_2713[0]_i_14 
       (.I0(add_ln66_50_reg_2708[4]),
        .I1(ama_addmuladd_16s_16s_6ns_31s_31_4_1_U45_n_24),
        .O(\y_reg_2713[0]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \y_reg_2713[0]_i_15 
       (.I0(add_ln66_50_reg_2708[3]),
        .I1(ama_addmuladd_16s_16s_6ns_31s_31_4_1_U45_n_25),
        .O(\y_reg_2713[0]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \y_reg_2713[0]_i_16 
       (.I0(add_ln66_50_reg_2708[2]),
        .I1(ama_addmuladd_16s_16s_6ns_31s_31_4_1_U45_n_26),
        .O(\y_reg_2713[0]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \y_reg_2713[0]_i_17 
       (.I0(add_ln66_50_reg_2708[1]),
        .I1(ama_addmuladd_16s_16s_6ns_31s_31_4_1_U45_n_27),
        .O(\y_reg_2713[0]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \y_reg_2713[0]_i_18 
       (.I0(add_ln66_50_reg_2708[0]),
        .I1(ama_addmuladd_16s_16s_6ns_31s_31_4_1_U45_n_28),
        .O(\y_reg_2713[0]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \y_reg_2713[0]_i_3 
       (.I0(add_ln66_50_reg_2708[15]),
        .I1(ama_addmuladd_16s_16s_6ns_31s_31_4_1_U45_n_13),
        .O(\y_reg_2713[0]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \y_reg_2713[0]_i_4 
       (.I0(add_ln66_50_reg_2708[14]),
        .I1(ama_addmuladd_16s_16s_6ns_31s_31_4_1_U45_n_14),
        .O(\y_reg_2713[0]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \y_reg_2713[0]_i_5 
       (.I0(add_ln66_50_reg_2708[13]),
        .I1(ama_addmuladd_16s_16s_6ns_31s_31_4_1_U45_n_15),
        .O(\y_reg_2713[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \y_reg_2713[0]_i_6 
       (.I0(add_ln66_50_reg_2708[12]),
        .I1(ama_addmuladd_16s_16s_6ns_31s_31_4_1_U45_n_16),
        .O(\y_reg_2713[0]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \y_reg_2713[0]_i_7 
       (.I0(add_ln66_50_reg_2708[11]),
        .I1(ama_addmuladd_16s_16s_6ns_31s_31_4_1_U45_n_17),
        .O(\y_reg_2713[0]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \y_reg_2713[0]_i_8 
       (.I0(add_ln66_50_reg_2708[10]),
        .I1(ama_addmuladd_16s_16s_6ns_31s_31_4_1_U45_n_18),
        .O(\y_reg_2713[0]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \y_reg_2713[0]_i_9 
       (.I0(add_ln66_50_reg_2708[9]),
        .I1(ama_addmuladd_16s_16s_6ns_31s_31_4_1_U45_n_19),
        .O(\y_reg_2713[0]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_reg_2713[15]_i_2 
       (.I0(ama_addmuladd_16s_16s_6ns_31s_31_4_1_U45_n_4),
        .O(\y_reg_2713[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \y_reg_2713[8]_i_2 
       (.I0(add_ln66_50_reg_2708[23]),
        .I1(ama_addmuladd_16s_16s_6ns_31s_31_4_1_U45_n_5),
        .O(\y_reg_2713[8]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \y_reg_2713[8]_i_3 
       (.I0(add_ln66_50_reg_2708[22]),
        .I1(ama_addmuladd_16s_16s_6ns_31s_31_4_1_U45_n_6),
        .O(\y_reg_2713[8]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \y_reg_2713[8]_i_4 
       (.I0(add_ln66_50_reg_2708[21]),
        .I1(ama_addmuladd_16s_16s_6ns_31s_31_4_1_U45_n_7),
        .O(\y_reg_2713[8]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \y_reg_2713[8]_i_5 
       (.I0(add_ln66_50_reg_2708[20]),
        .I1(ama_addmuladd_16s_16s_6ns_31s_31_4_1_U45_n_8),
        .O(\y_reg_2713[8]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \y_reg_2713[8]_i_6 
       (.I0(add_ln66_50_reg_2708[19]),
        .I1(ama_addmuladd_16s_16s_6ns_31s_31_4_1_U45_n_9),
        .O(\y_reg_2713[8]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \y_reg_2713[8]_i_7 
       (.I0(add_ln66_50_reg_2708[18]),
        .I1(ama_addmuladd_16s_16s_6ns_31s_31_4_1_U45_n_10),
        .O(\y_reg_2713[8]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \y_reg_2713[8]_i_8 
       (.I0(add_ln66_50_reg_2708[17]),
        .I1(ama_addmuladd_16s_16s_6ns_31s_31_4_1_U45_n_11),
        .O(\y_reg_2713[8]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \y_reg_2713[8]_i_9 
       (.I0(add_ln66_50_reg_2708[16]),
        .I1(ama_addmuladd_16s_16s_6ns_31s_31_4_1_U45_n_12),
        .O(\y_reg_2713[8]_i_9_n_0 ));
  FDRE \y_reg_2713_reg[0] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(FIR_accu32_fu_1828_p2[0]),
        .Q(ap_return[0]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \y_reg_2713_reg[0]_i_1 
       (.CI(\y_reg_2713_reg[0]_i_2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\y_reg_2713_reg[0]_i_1_n_0 ,\y_reg_2713_reg[0]_i_1_n_1 ,\y_reg_2713_reg[0]_i_1_n_2 ,\y_reg_2713_reg[0]_i_1_n_3 ,\y_reg_2713_reg[0]_i_1_n_4 ,\y_reg_2713_reg[0]_i_1_n_5 ,\y_reg_2713_reg[0]_i_1_n_6 ,\y_reg_2713_reg[0]_i_1_n_7 }),
        .DI(add_ln66_50_reg_2708[15:8]),
        .O({FIR_accu32_fu_1828_p2[0],\NLW_y_reg_2713_reg[0]_i_1_O_UNCONNECTED [6:0]}),
        .S({\y_reg_2713[0]_i_3_n_0 ,\y_reg_2713[0]_i_4_n_0 ,\y_reg_2713[0]_i_5_n_0 ,\y_reg_2713[0]_i_6_n_0 ,\y_reg_2713[0]_i_7_n_0 ,\y_reg_2713[0]_i_8_n_0 ,\y_reg_2713[0]_i_9_n_0 ,\y_reg_2713[0]_i_10_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \y_reg_2713_reg[0]_i_2 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\y_reg_2713_reg[0]_i_2_n_0 ,\y_reg_2713_reg[0]_i_2_n_1 ,\y_reg_2713_reg[0]_i_2_n_2 ,\y_reg_2713_reg[0]_i_2_n_3 ,\y_reg_2713_reg[0]_i_2_n_4 ,\y_reg_2713_reg[0]_i_2_n_5 ,\y_reg_2713_reg[0]_i_2_n_6 ,\y_reg_2713_reg[0]_i_2_n_7 }),
        .DI(add_ln66_50_reg_2708[7:0]),
        .O(\NLW_y_reg_2713_reg[0]_i_2_O_UNCONNECTED [7:0]),
        .S({\y_reg_2713[0]_i_11_n_0 ,\y_reg_2713[0]_i_12_n_0 ,\y_reg_2713[0]_i_13_n_0 ,\y_reg_2713[0]_i_14_n_0 ,\y_reg_2713[0]_i_15_n_0 ,\y_reg_2713[0]_i_16_n_0 ,\y_reg_2713[0]_i_17_n_0 ,\y_reg_2713[0]_i_18_n_0 }));
  FDRE \y_reg_2713_reg[10] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(FIR_accu32_fu_1828_p2[10]),
        .Q(ap_return[10]),
        .R(1'b0));
  FDRE \y_reg_2713_reg[11] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(FIR_accu32_fu_1828_p2[11]),
        .Q(ap_return[11]),
        .R(1'b0));
  FDRE \y_reg_2713_reg[12] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(FIR_accu32_fu_1828_p2[12]),
        .Q(ap_return[12]),
        .R(1'b0));
  FDRE \y_reg_2713_reg[13] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(FIR_accu32_fu_1828_p2[13]),
        .Q(ap_return[13]),
        .R(1'b0));
  FDRE \y_reg_2713_reg[14] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(FIR_accu32_fu_1828_p2[14]),
        .Q(ap_return[14]),
        .R(1'b0));
  FDRE \y_reg_2713_reg[15] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(FIR_accu32_fu_1828_p2[15]),
        .Q(ap_return[15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \y_reg_2713_reg[15]_i_1 
       (.CI(\y_reg_2713_reg[8]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_y_reg_2713_reg[15]_i_1_CO_UNCONNECTED [7:6],\y_reg_2713_reg[15]_i_1_n_2 ,\y_reg_2713_reg[15]_i_1_n_3 ,\y_reg_2713_reg[15]_i_1_n_4 ,\y_reg_2713_reg[15]_i_1_n_5 ,\y_reg_2713_reg[15]_i_1_n_6 ,\y_reg_2713_reg[15]_i_1_n_7 }),
        .DI({1'b0,1'b0,ama_addmuladd_16s_16s_6ns_31s_31_4_1_U45_n_0,ama_addmuladd_16s_16s_6ns_31s_31_4_1_U45_n_1,ama_addmuladd_16s_16s_6ns_31s_31_4_1_U45_n_2,ama_addmuladd_16s_16s_6ns_31s_31_4_1_U45_n_3,ama_addmuladd_16s_16s_6ns_31s_31_4_1_U45_n_4,\y_reg_2713[15]_i_2_n_0 }),
        .O({\NLW_y_reg_2713_reg[15]_i_1_O_UNCONNECTED [7],FIR_accu32_fu_1828_p2[15:9]}),
        .S({1'b0,ama_addmuladd_16s_16s_6ns_31s_31_4_1_U45_n_30,ama_addmuladd_16s_16s_6ns_31s_31_4_1_U45_n_31,ama_addmuladd_16s_16s_6ns_31s_31_4_1_U45_n_32,ama_addmuladd_16s_16s_6ns_31s_31_4_1_U45_n_33,ama_addmuladd_16s_16s_6ns_31s_31_4_1_U45_n_34,ama_addmuladd_16s_16s_6ns_31s_31_4_1_U45_n_35,ama_addmuladd_16s_16s_6ns_31s_31_4_1_U45_n_36}));
  FDRE \y_reg_2713_reg[1] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(FIR_accu32_fu_1828_p2[1]),
        .Q(ap_return[1]),
        .R(1'b0));
  FDRE \y_reg_2713_reg[2] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(FIR_accu32_fu_1828_p2[2]),
        .Q(ap_return[2]),
        .R(1'b0));
  FDRE \y_reg_2713_reg[3] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(FIR_accu32_fu_1828_p2[3]),
        .Q(ap_return[3]),
        .R(1'b0));
  FDRE \y_reg_2713_reg[4] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(FIR_accu32_fu_1828_p2[4]),
        .Q(ap_return[4]),
        .R(1'b0));
  FDRE \y_reg_2713_reg[5] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(FIR_accu32_fu_1828_p2[5]),
        .Q(ap_return[5]),
        .R(1'b0));
  FDRE \y_reg_2713_reg[6] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(FIR_accu32_fu_1828_p2[6]),
        .Q(ap_return[6]),
        .R(1'b0));
  FDRE \y_reg_2713_reg[7] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(FIR_accu32_fu_1828_p2[7]),
        .Q(ap_return[7]),
        .R(1'b0));
  FDRE \y_reg_2713_reg[8] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(FIR_accu32_fu_1828_p2[8]),
        .Q(ap_return[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \y_reg_2713_reg[8]_i_1 
       (.CI(\y_reg_2713_reg[0]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\y_reg_2713_reg[8]_i_1_n_0 ,\y_reg_2713_reg[8]_i_1_n_1 ,\y_reg_2713_reg[8]_i_1_n_2 ,\y_reg_2713_reg[8]_i_1_n_3 ,\y_reg_2713_reg[8]_i_1_n_4 ,\y_reg_2713_reg[8]_i_1_n_5 ,\y_reg_2713_reg[8]_i_1_n_6 ,\y_reg_2713_reg[8]_i_1_n_7 }),
        .DI(add_ln66_50_reg_2708[23:16]),
        .O(FIR_accu32_fu_1828_p2[8:1]),
        .S({\y_reg_2713[8]_i_2_n_0 ,\y_reg_2713[8]_i_3_n_0 ,\y_reg_2713[8]_i_4_n_0 ,\y_reg_2713[8]_i_5_n_0 ,\y_reg_2713[8]_i_6_n_0 ,\y_reg_2713[8]_i_7_n_0 ,\y_reg_2713[8]_i_8_n_0 ,\y_reg_2713[8]_i_9_n_0 }));
  FDRE \y_reg_2713_reg[9] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(FIR_accu32_fu_1828_p2[9]),
        .Q(ap_return[9]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_FIR_filter_H_filter_FIR_kernel_RAM_AUTO_1R1W
   (DOUTADOUT,
    A,
    C,
    S,
    ram_reg_bram_0_0,
    \ap_CS_fsm_reg[57] ,
    D,
    \ap_CS_fsm_reg[23] ,
    \ap_CS_fsm_reg[44] ,
    \ap_CS_fsm_reg[38] ,
    \ap_CS_fsm_reg[38]_0 ,
    \ap_CS_fsm_reg[53] ,
    \reg_625_reg[14] ,
    ram_reg_bram_0_1,
    p_reg_reg_i_36__1_0,
    ram_reg_bram_0_2,
    \add_ln66_25_reg_2617_reg[24] ,
    ram_reg_bram_0_3,
    \reg_731_reg[14] ,
    CEA2,
    \ap_CS_fsm_reg[0] ,
    ram_reg_bram_0_4,
    ram_reg_bram_0_5,
    ram_reg_bram_0_6,
    ram_reg_bram_0_7,
    ram_reg_bram_0_8,
    ram_reg_bram_0_9,
    ram_reg_bram_0_10,
    ram_reg_bram_0_11,
    ram_reg_bram_0_12,
    ram_reg_bram_0_13,
    ram_reg_bram_0_14,
    ram_reg_bram_0_15,
    ram_reg_bram_0_16,
    ram_reg_bram_0_17,
    ram_reg_bram_0_18,
    ram_reg_bram_0_19,
    ram_reg_bram_0_20,
    ram_reg_bram_0_21,
    ram_reg_bram_0_22,
    ram_reg_bram_0_23,
    ram_reg_bram_0_24,
    ap_clk,
    tmp610_fu_1567_p2,
    O,
    Q,
    \add_ln66_34_reg_2652_reg[23] ,
    \tmp19_reg_2682_reg[17] ,
    \tmp19_reg_2682_reg[17]_0 ,
    \tmp19_reg_2682_reg[15] ,
    ap_CS_fsm_state41,
    ap_CS_fsm_state39,
    ap_CS_fsm_state40,
    ap_CS_fsm_state56,
    ap_CS_fsm_state54,
    ap_CS_fsm_state55,
    ap_CS_fsm_state50,
    ap_CS_fsm_state51,
    ap_CS_fsm_state52,
    ap_CS_fsm_state53,
    ap_CS_fsm_state60,
    ap_CS_fsm_state33,
    ap_CS_fsm_state34,
    ap_CS_fsm_state30,
    ap_CS_fsm_state29,
    ap_CS_fsm_state42,
    ap_CS_fsm_state27,
    ap_CS_fsm_state35,
    ap_CS_fsm_state31,
    ap_CS_fsm_state28,
    ap_CS_fsm_state86,
    ap_CS_fsm_state80,
    ap_CS_fsm_state82,
    ap_CS_fsm_state84,
    ap_CS_fsm_state66,
    ap_CS_fsm_state64,
    ap_CS_fsm_state65,
    ap_CS_fsm_state45,
    ap_CS_fsm_state44,
    ap_CS_fsm_state46,
    ap_CS_fsm_state87,
    ap_CS_fsm_state26,
    E,
    ram_reg_bram_0_25,
    ap_CS_fsm_state57,
    ram_reg_bram_0_i_368_0,
    ram_reg_bram_0_i_129_0,
    ap_CS_fsm_state75,
    ap_CS_fsm_state73,
    ap_CS_fsm_state74,
    ram_reg_bram_0_i_493_0,
    ram_reg_bram_0_i_493_1,
    ap_CS_fsm_state32,
    ap_CS_fsm_state88,
    ap_CS_fsm_state85,
    ap_CS_fsm_state48,
    ap_CS_fsm_state61,
    ap_CS_fsm_state49,
    ap_CS_fsm_state68,
    ap_CS_fsm_state38,
    ap_CS_fsm_state69,
    ap_CS_fsm_state67,
    ap_CS_fsm_state24,
    ap_CS_fsm_state25,
    ap_CS_fsm_state10,
    ap_CS_fsm_state11,
    ap_CS_fsm_state6,
    ap_CS_fsm_state5,
    ap_CS_fsm_state72,
    ap_CS_fsm_state4,
    p_reg_reg_i_5__1_0,
    p_reg_reg_i_41_0,
    \add_ln66_34_reg_2652_reg[23]_i_19_0 ,
    ad_carry__0,
    p_reg_reg_i_3_0,
    grp_FIR_filter_fu_188_ap_ce,
    ap_CS_fsm_state58,
    ap_CS_fsm_state43,
    DI,
    \add_ln66_34_reg_2652_reg[7] ,
    \add_ln66_34_reg_2652_reg[27] ,
    \add_ln66_34_reg_2652_reg[27]_0 ,
    ap_CS_fsm_state9,
    grp_FIR_filter_fu_188_ap_start_reg,
    ram_reg_bram_0_i_76_0,
    \reg_658_reg[0] ,
    ap_CS_fsm_state59,
    ap_CS_fsm_state14,
    ap_CS_fsm_state12,
    ap_CS_fsm_state17,
    ap_CS_fsm_state3,
    ap_CS_fsm_state20,
    ap_CS_fsm_state7,
    ap_CS_fsm_state19,
    ap_CS_fsm_state36,
    ap_CS_fsm_state21,
    ap_CS_fsm_state47,
    ap_CS_fsm_state18,
    CEA1,
    ram_reg_bram_0_26,
    ram_reg_bram_0_i_127_0,
    ram_reg_bram_0_i_127_1,
    ram_reg_bram_0_i_127_2,
    ram_reg_bram_0_i_358_0,
    ap_CS_fsm_state79,
    ap_CS_fsm_state23,
    ram_reg_bram_0_27,
    ram_reg_bram_0_28,
    ram_reg_bram_0_i_174_0,
    ram_reg_bram_0_i_733_0,
    ram_reg_bram_0_i_733_1,
    ram_reg_bram_0_i_368_1,
    ap_CS_fsm_state70,
    ap_CS_fsm_state8,
    ap_CS_fsm_state22,
    ap_CS_fsm_state13,
    ap_CS_fsm_state15,
    ap_CS_fsm_state16,
    ap_CS_fsm_state77,
    ap_CS_fsm_state78,
    ap_CS_fsm_state63,
    ap_CS_fsm_state71,
    ap_CS_fsm_state81,
    ap_CS_fsm_state83,
    ap_CS_fsm_state76,
    CO,
    \add_ln66_34_reg_2652_reg[23]_0 ,
    ram_reg_bram_0_i_359_0,
    ram_reg_bram_0_i_176_0,
    ram_reg_bram_0_i_176_1,
    ram_reg_bram_0_29,
    ram_reg_bram_0_i_127_3,
    ram_reg_bram_0_i_356_0,
    ram_reg_bram_0_i_356_1,
    ram_reg_bram_0_i_127_4,
    ram_reg_bram_0_i_127_5,
    ram_reg_bram_0_i_176_2,
    ram_reg_bram_0_i_490_0,
    ram_reg_bram_0_i_493_2,
    ram_reg_bram_0_i_493_3,
    ram_reg_bram_0_i_493_4,
    ram_reg_bram_0_i_493_5,
    ram_reg_bram_0_i_359_1,
    ram_reg_bram_0_i_174_1,
    ram_reg_bram_0_i_359_2,
    ram_reg_bram_0_i_174_2,
    ram_reg_bram_0_i_368_2,
    ram_reg_bram_0_i_176_3,
    ram_reg_bram_0_i_176_4,
    ram_reg_bram_0_i_176_5,
    ram_reg_bram_0_i_176_6,
    ram_reg_bram_0_i_176_7,
    ram_reg_bram_0_i_367_0,
    ram_reg_bram_0_i_490_1,
    ram_reg_bram_0_i_359_3,
    ram_reg_bram_0_i_903_0,
    ram_reg_bram_0_i_368_3,
    ram_reg_bram_0_i_368_4,
    ram_reg_bram_0_i_368_5,
    ram_reg_bram_0_i_368_6,
    ram_reg_bram_0_i_129_1,
    ram_reg_bram_0_i_129_2,
    ram_reg_bram_0_i_367_1,
    ram_reg_bram_0_i_367_2,
    ram_reg_bram_0_i_367_3,
    ram_reg_bram_0_i_367_4,
    \add_ln66_34_reg_2652_reg[27]_1 );
  output [15:0]DOUTADOUT;
  output [15:0]A;
  output [20:0]C;
  output [7:0]S;
  output [0:0]ram_reg_bram_0_0;
  output [15:0]\ap_CS_fsm_reg[57] ;
  output [15:0]D;
  output [15:0]\ap_CS_fsm_reg[23] ;
  output [15:0]\ap_CS_fsm_reg[44] ;
  output [15:0]\ap_CS_fsm_reg[38] ;
  output [15:0]\ap_CS_fsm_reg[38]_0 ;
  output [15:0]\ap_CS_fsm_reg[53] ;
  output [16:0]\reg_625_reg[14] ;
  output [0:0]ram_reg_bram_0_1;
  output [23:0]p_reg_reg_i_36__1_0;
  output [22:0]ram_reg_bram_0_2;
  output [27:0]\add_ln66_25_reg_2617_reg[24] ;
  output [21:0]ram_reg_bram_0_3;
  output [17:0]\reg_731_reg[14] ;
  output CEA2;
  output [0:0]\ap_CS_fsm_reg[0] ;
  output [15:0]ram_reg_bram_0_4;
  output [0:0]ram_reg_bram_0_5;
  output [15:0]ram_reg_bram_0_6;
  output [15:0]ram_reg_bram_0_7;
  output [15:0]ram_reg_bram_0_8;
  output [15:0]ram_reg_bram_0_9;
  output [15:0]ram_reg_bram_0_10;
  output [15:0]ram_reg_bram_0_11;
  output [15:0]ram_reg_bram_0_12;
  output [15:0]ram_reg_bram_0_13;
  output [15:0]ram_reg_bram_0_14;
  output [15:0]ram_reg_bram_0_15;
  output [15:0]ram_reg_bram_0_16;
  output [15:0]ram_reg_bram_0_17;
  output [15:0]ram_reg_bram_0_18;
  output [15:0]ram_reg_bram_0_19;
  output [15:0]ram_reg_bram_0_20;
  output [15:0]ram_reg_bram_0_21;
  output [15:0]ram_reg_bram_0_22;
  output [15:0]ram_reg_bram_0_23;
  output [7:0]ram_reg_bram_0_24;
  input ap_clk;
  input [16:0]tmp610_fu_1567_p2;
  input [4:0]O;
  input [24:0]Q;
  input [7:0]\add_ln66_34_reg_2652_reg[23] ;
  input [15:0]\tmp19_reg_2682_reg[17] ;
  input [15:0]\tmp19_reg_2682_reg[17]_0 ;
  input [15:0]\tmp19_reg_2682_reg[15] ;
  input ap_CS_fsm_state41;
  input ap_CS_fsm_state39;
  input ap_CS_fsm_state40;
  input ap_CS_fsm_state56;
  input ap_CS_fsm_state54;
  input ap_CS_fsm_state55;
  input ap_CS_fsm_state50;
  input ap_CS_fsm_state51;
  input ap_CS_fsm_state52;
  input ap_CS_fsm_state53;
  input ap_CS_fsm_state60;
  input ap_CS_fsm_state33;
  input ap_CS_fsm_state34;
  input ap_CS_fsm_state30;
  input ap_CS_fsm_state29;
  input ap_CS_fsm_state42;
  input ap_CS_fsm_state27;
  input ap_CS_fsm_state35;
  input ap_CS_fsm_state31;
  input ap_CS_fsm_state28;
  input ap_CS_fsm_state86;
  input ap_CS_fsm_state80;
  input ap_CS_fsm_state82;
  input ap_CS_fsm_state84;
  input ap_CS_fsm_state66;
  input ap_CS_fsm_state64;
  input ap_CS_fsm_state65;
  input ap_CS_fsm_state45;
  input ap_CS_fsm_state44;
  input ap_CS_fsm_state46;
  input ap_CS_fsm_state87;
  input ap_CS_fsm_state26;
  input [0:0]E;
  input [15:0]ram_reg_bram_0_25;
  input ap_CS_fsm_state57;
  input [15:0]ram_reg_bram_0_i_368_0;
  input [15:0]ram_reg_bram_0_i_129_0;
  input ap_CS_fsm_state75;
  input ap_CS_fsm_state73;
  input ap_CS_fsm_state74;
  input [15:0]ram_reg_bram_0_i_493_0;
  input [15:0]ram_reg_bram_0_i_493_1;
  input ap_CS_fsm_state32;
  input ap_CS_fsm_state88;
  input ap_CS_fsm_state85;
  input ap_CS_fsm_state48;
  input ap_CS_fsm_state61;
  input ap_CS_fsm_state49;
  input ap_CS_fsm_state68;
  input ap_CS_fsm_state38;
  input ap_CS_fsm_state69;
  input ap_CS_fsm_state67;
  input ap_CS_fsm_state24;
  input ap_CS_fsm_state25;
  input ap_CS_fsm_state10;
  input ap_CS_fsm_state11;
  input ap_CS_fsm_state6;
  input ap_CS_fsm_state5;
  input ap_CS_fsm_state72;
  input ap_CS_fsm_state4;
  input [15:0]p_reg_reg_i_5__1_0;
  input [15:0]p_reg_reg_i_41_0;
  input [15:0]\add_ln66_34_reg_2652_reg[23]_i_19_0 ;
  input [15:0]ad_carry__0;
  input [15:0]p_reg_reg_i_3_0;
  input grp_FIR_filter_fu_188_ap_ce;
  input ap_CS_fsm_state58;
  input ap_CS_fsm_state43;
  input [1:0]DI;
  input [2:0]\add_ln66_34_reg_2652_reg[7] ;
  input [1:0]\add_ln66_34_reg_2652_reg[27] ;
  input [2:0]\add_ln66_34_reg_2652_reg[27]_0 ;
  input ap_CS_fsm_state9;
  input grp_FIR_filter_fu_188_ap_start_reg;
  input [1:0]ram_reg_bram_0_i_76_0;
  input \reg_658_reg[0] ;
  input ap_CS_fsm_state59;
  input ap_CS_fsm_state14;
  input ap_CS_fsm_state12;
  input ap_CS_fsm_state17;
  input ap_CS_fsm_state3;
  input ap_CS_fsm_state20;
  input ap_CS_fsm_state7;
  input ap_CS_fsm_state19;
  input ap_CS_fsm_state36;
  input ap_CS_fsm_state21;
  input ap_CS_fsm_state47;
  input ap_CS_fsm_state18;
  input CEA1;
  input [15:0]ram_reg_bram_0_26;
  input [15:0]ram_reg_bram_0_i_127_0;
  input [15:0]ram_reg_bram_0_i_127_1;
  input [15:0]ram_reg_bram_0_i_127_2;
  input [15:0]ram_reg_bram_0_i_358_0;
  input ap_CS_fsm_state79;
  input ap_CS_fsm_state23;
  input [15:0]ram_reg_bram_0_27;
  input [15:0]ram_reg_bram_0_28;
  input [15:0]ram_reg_bram_0_i_174_0;
  input [15:0]ram_reg_bram_0_i_733_0;
  input [15:0]ram_reg_bram_0_i_733_1;
  input [15:0]ram_reg_bram_0_i_368_1;
  input ap_CS_fsm_state70;
  input ap_CS_fsm_state8;
  input ap_CS_fsm_state22;
  input ap_CS_fsm_state13;
  input ap_CS_fsm_state15;
  input ap_CS_fsm_state16;
  input ap_CS_fsm_state77;
  input ap_CS_fsm_state78;
  input ap_CS_fsm_state63;
  input ap_CS_fsm_state71;
  input ap_CS_fsm_state81;
  input ap_CS_fsm_state83;
  input ap_CS_fsm_state76;
  input [0:0]CO;
  input [7:0]\add_ln66_34_reg_2652_reg[23]_0 ;
  input [15:0]ram_reg_bram_0_i_359_0;
  input [15:0]ram_reg_bram_0_i_176_0;
  input [15:0]ram_reg_bram_0_i_176_1;
  input [15:0]ram_reg_bram_0_29;
  input [15:0]ram_reg_bram_0_i_127_3;
  input [15:0]ram_reg_bram_0_i_356_0;
  input [15:0]ram_reg_bram_0_i_356_1;
  input [15:0]ram_reg_bram_0_i_127_4;
  input [15:0]ram_reg_bram_0_i_127_5;
  input [15:0]ram_reg_bram_0_i_176_2;
  input [15:0]ram_reg_bram_0_i_490_0;
  input [15:0]ram_reg_bram_0_i_493_2;
  input [15:0]ram_reg_bram_0_i_493_3;
  input [15:0]ram_reg_bram_0_i_493_4;
  input [15:0]ram_reg_bram_0_i_493_5;
  input [15:0]ram_reg_bram_0_i_359_1;
  input [15:0]ram_reg_bram_0_i_174_1;
  input [15:0]ram_reg_bram_0_i_359_2;
  input [15:0]ram_reg_bram_0_i_174_2;
  input [15:0]ram_reg_bram_0_i_368_2;
  input [15:0]ram_reg_bram_0_i_176_3;
  input [15:0]ram_reg_bram_0_i_176_4;
  input [15:0]ram_reg_bram_0_i_176_5;
  input [15:0]ram_reg_bram_0_i_176_6;
  input [15:0]ram_reg_bram_0_i_176_7;
  input [15:0]ram_reg_bram_0_i_367_0;
  input [15:0]ram_reg_bram_0_i_490_1;
  input [15:0]ram_reg_bram_0_i_359_3;
  input [15:0]ram_reg_bram_0_i_903_0;
  input [15:0]ram_reg_bram_0_i_368_3;
  input [15:0]ram_reg_bram_0_i_368_4;
  input [15:0]ram_reg_bram_0_i_368_5;
  input [15:0]ram_reg_bram_0_i_368_6;
  input [15:0]ram_reg_bram_0_i_129_1;
  input [15:0]ram_reg_bram_0_i_129_2;
  input [15:0]ram_reg_bram_0_i_367_1;
  input [15:0]ram_reg_bram_0_i_367_2;
  input [15:0]ram_reg_bram_0_i_367_3;
  input [15:0]ram_reg_bram_0_i_367_4;
  input [0:0]\add_ln66_34_reg_2652_reg[27]_1 ;

  wire [15:0]A;
  wire [20:0]C;
  wire CEA1;
  wire CEA2;
  wire [0:0]CO;
  wire [15:0]D;
  wire [1:0]DI;
  wire [15:0]DOUTADOUT;
  wire [0:0]E;
  wire H_filter_FIR_kernel_ce0_local;
  wire H_filter_FIR_kernel_ce1_local;
  wire H_filter_FIR_kernel_we0_local;
  wire H_filter_FIR_kernel_we1_local;
  wire [4:0]O;
  wire [24:0]Q;
  wire [7:0]S;
  wire [15:0]ad_carry__0;
  wire [27:0]\add_ln66_25_reg_2617_reg[24] ;
  wire \add_ln66_34_reg_2652[15]_i_10_n_0 ;
  wire \add_ln66_34_reg_2652[15]_i_11_n_0 ;
  wire \add_ln66_34_reg_2652[15]_i_12_n_0 ;
  wire \add_ln66_34_reg_2652[15]_i_13_n_0 ;
  wire \add_ln66_34_reg_2652[15]_i_14_n_0 ;
  wire \add_ln66_34_reg_2652[15]_i_15_n_0 ;
  wire \add_ln66_34_reg_2652[15]_i_16_n_0 ;
  wire \add_ln66_34_reg_2652[15]_i_17_n_0 ;
  wire \add_ln66_34_reg_2652[15]_i_18_n_0 ;
  wire \add_ln66_34_reg_2652[15]_i_20_n_0 ;
  wire \add_ln66_34_reg_2652[15]_i_21_n_0 ;
  wire \add_ln66_34_reg_2652[15]_i_22_n_0 ;
  wire \add_ln66_34_reg_2652[15]_i_23_n_0 ;
  wire \add_ln66_34_reg_2652[15]_i_24_n_0 ;
  wire \add_ln66_34_reg_2652[15]_i_25_n_0 ;
  wire \add_ln66_34_reg_2652[15]_i_27_n_0 ;
  wire \add_ln66_34_reg_2652[15]_i_28_n_0 ;
  wire \add_ln66_34_reg_2652[15]_i_29_n_0 ;
  wire \add_ln66_34_reg_2652[15]_i_2_n_0 ;
  wire \add_ln66_34_reg_2652[15]_i_30_n_0 ;
  wire \add_ln66_34_reg_2652[15]_i_31_n_0 ;
  wire \add_ln66_34_reg_2652[15]_i_32_n_0 ;
  wire \add_ln66_34_reg_2652[15]_i_33_n_0 ;
  wire \add_ln66_34_reg_2652[15]_i_34_n_0 ;
  wire \add_ln66_34_reg_2652[15]_i_3_n_0 ;
  wire \add_ln66_34_reg_2652[15]_i_4_n_0 ;
  wire \add_ln66_34_reg_2652[15]_i_5_n_0 ;
  wire \add_ln66_34_reg_2652[15]_i_6_n_0 ;
  wire \add_ln66_34_reg_2652[15]_i_7_n_0 ;
  wire \add_ln66_34_reg_2652[15]_i_8_n_0 ;
  wire \add_ln66_34_reg_2652[15]_i_9_n_0 ;
  wire \add_ln66_34_reg_2652[23]_i_10_n_0 ;
  wire \add_ln66_34_reg_2652[23]_i_11_n_0 ;
  wire \add_ln66_34_reg_2652[23]_i_12_n_0 ;
  wire \add_ln66_34_reg_2652[23]_i_13_n_0 ;
  wire \add_ln66_34_reg_2652[23]_i_14_n_0 ;
  wire \add_ln66_34_reg_2652[23]_i_15_n_0 ;
  wire \add_ln66_34_reg_2652[23]_i_16_n_0 ;
  wire \add_ln66_34_reg_2652[23]_i_17_n_0 ;
  wire \add_ln66_34_reg_2652[23]_i_18_n_0 ;
  wire \add_ln66_34_reg_2652[23]_i_20_n_0 ;
  wire \add_ln66_34_reg_2652[23]_i_21_n_0 ;
  wire \add_ln66_34_reg_2652[23]_i_22_n_0 ;
  wire \add_ln66_34_reg_2652[23]_i_23_n_0 ;
  wire \add_ln66_34_reg_2652[23]_i_24_n_0 ;
  wire \add_ln66_34_reg_2652[23]_i_26_n_0 ;
  wire \add_ln66_34_reg_2652[23]_i_27_n_0 ;
  wire \add_ln66_34_reg_2652[23]_i_28_n_0 ;
  wire \add_ln66_34_reg_2652[23]_i_29_n_0 ;
  wire \add_ln66_34_reg_2652[23]_i_2_n_0 ;
  wire \add_ln66_34_reg_2652[23]_i_30_n_0 ;
  wire \add_ln66_34_reg_2652[23]_i_31_n_0 ;
  wire \add_ln66_34_reg_2652[23]_i_32_n_0 ;
  wire \add_ln66_34_reg_2652[23]_i_33_n_0 ;
  wire \add_ln66_34_reg_2652[23]_i_34_n_0 ;
  wire \add_ln66_34_reg_2652[23]_i_35_n_0 ;
  wire \add_ln66_34_reg_2652[23]_i_36_n_0 ;
  wire \add_ln66_34_reg_2652[23]_i_37_n_0 ;
  wire \add_ln66_34_reg_2652[23]_i_38_n_0 ;
  wire \add_ln66_34_reg_2652[23]_i_3_n_0 ;
  wire \add_ln66_34_reg_2652[23]_i_4_n_0 ;
  wire \add_ln66_34_reg_2652[23]_i_5_n_0 ;
  wire \add_ln66_34_reg_2652[23]_i_6_n_0 ;
  wire \add_ln66_34_reg_2652[23]_i_7_n_0 ;
  wire \add_ln66_34_reg_2652[23]_i_8_n_0 ;
  wire \add_ln66_34_reg_2652[23]_i_9_n_0 ;
  wire \add_ln66_34_reg_2652[27]_i_4_n_0 ;
  wire \add_ln66_34_reg_2652[27]_i_8_n_0 ;
  wire \add_ln66_34_reg_2652[7]_i_10_n_0 ;
  wire \add_ln66_34_reg_2652[7]_i_11_n_0 ;
  wire \add_ln66_34_reg_2652[7]_i_15_n_0 ;
  wire \add_ln66_34_reg_2652[7]_i_2_n_0 ;
  wire \add_ln66_34_reg_2652[7]_i_3_n_0 ;
  wire \add_ln66_34_reg_2652[7]_i_4_n_0 ;
  wire \add_ln66_34_reg_2652[7]_i_7_n_0 ;
  wire \add_ln66_34_reg_2652[7]_i_8_n_0 ;
  wire \add_ln66_34_reg_2652[7]_i_9_n_0 ;
  wire \add_ln66_34_reg_2652_reg[15]_i_19_n_0 ;
  wire \add_ln66_34_reg_2652_reg[15]_i_19_n_1 ;
  wire \add_ln66_34_reg_2652_reg[15]_i_19_n_2 ;
  wire \add_ln66_34_reg_2652_reg[15]_i_19_n_3 ;
  wire \add_ln66_34_reg_2652_reg[15]_i_19_n_4 ;
  wire \add_ln66_34_reg_2652_reg[15]_i_19_n_5 ;
  wire \add_ln66_34_reg_2652_reg[15]_i_19_n_6 ;
  wire \add_ln66_34_reg_2652_reg[15]_i_19_n_7 ;
  wire \add_ln66_34_reg_2652_reg[15]_i_1_n_0 ;
  wire \add_ln66_34_reg_2652_reg[15]_i_1_n_1 ;
  wire \add_ln66_34_reg_2652_reg[15]_i_1_n_2 ;
  wire \add_ln66_34_reg_2652_reg[15]_i_1_n_3 ;
  wire \add_ln66_34_reg_2652_reg[15]_i_1_n_4 ;
  wire \add_ln66_34_reg_2652_reg[15]_i_1_n_5 ;
  wire \add_ln66_34_reg_2652_reg[15]_i_1_n_6 ;
  wire \add_ln66_34_reg_2652_reg[15]_i_1_n_7 ;
  wire [7:0]\add_ln66_34_reg_2652_reg[23] ;
  wire [7:0]\add_ln66_34_reg_2652_reg[23]_0 ;
  wire [15:0]\add_ln66_34_reg_2652_reg[23]_i_19_0 ;
  wire \add_ln66_34_reg_2652_reg[23]_i_19_n_0 ;
  wire \add_ln66_34_reg_2652_reg[23]_i_19_n_1 ;
  wire \add_ln66_34_reg_2652_reg[23]_i_19_n_2 ;
  wire \add_ln66_34_reg_2652_reg[23]_i_19_n_3 ;
  wire \add_ln66_34_reg_2652_reg[23]_i_19_n_4 ;
  wire \add_ln66_34_reg_2652_reg[23]_i_19_n_5 ;
  wire \add_ln66_34_reg_2652_reg[23]_i_19_n_6 ;
  wire \add_ln66_34_reg_2652_reg[23]_i_19_n_7 ;
  wire \add_ln66_34_reg_2652_reg[23]_i_1_n_0 ;
  wire \add_ln66_34_reg_2652_reg[23]_i_1_n_1 ;
  wire \add_ln66_34_reg_2652_reg[23]_i_1_n_2 ;
  wire \add_ln66_34_reg_2652_reg[23]_i_1_n_3 ;
  wire \add_ln66_34_reg_2652_reg[23]_i_1_n_4 ;
  wire \add_ln66_34_reg_2652_reg[23]_i_1_n_5 ;
  wire \add_ln66_34_reg_2652_reg[23]_i_1_n_6 ;
  wire \add_ln66_34_reg_2652_reg[23]_i_1_n_7 ;
  wire [1:0]\add_ln66_34_reg_2652_reg[27] ;
  wire [2:0]\add_ln66_34_reg_2652_reg[27]_0 ;
  wire [0:0]\add_ln66_34_reg_2652_reg[27]_1 ;
  wire \add_ln66_34_reg_2652_reg[27]_i_11_n_7 ;
  wire \add_ln66_34_reg_2652_reg[27]_i_1_n_5 ;
  wire \add_ln66_34_reg_2652_reg[27]_i_1_n_6 ;
  wire \add_ln66_34_reg_2652_reg[27]_i_1_n_7 ;
  wire [2:0]\add_ln66_34_reg_2652_reg[7] ;
  wire \add_ln66_34_reg_2652_reg[7]_i_1_n_0 ;
  wire \add_ln66_34_reg_2652_reg[7]_i_1_n_1 ;
  wire \add_ln66_34_reg_2652_reg[7]_i_1_n_2 ;
  wire \add_ln66_34_reg_2652_reg[7]_i_1_n_3 ;
  wire \add_ln66_34_reg_2652_reg[7]_i_1_n_4 ;
  wire \add_ln66_34_reg_2652_reg[7]_i_1_n_5 ;
  wire \add_ln66_34_reg_2652_reg[7]_i_1_n_6 ;
  wire \add_ln66_34_reg_2652_reg[7]_i_1_n_7 ;
  wire [0:0]\ap_CS_fsm_reg[0] ;
  wire [15:0]\ap_CS_fsm_reg[23] ;
  wire [15:0]\ap_CS_fsm_reg[38] ;
  wire [15:0]\ap_CS_fsm_reg[38]_0 ;
  wire [15:0]\ap_CS_fsm_reg[44] ;
  wire [15:0]\ap_CS_fsm_reg[53] ;
  wire [15:0]\ap_CS_fsm_reg[57] ;
  wire ap_CS_fsm_state10;
  wire ap_CS_fsm_state11;
  wire ap_CS_fsm_state12;
  wire ap_CS_fsm_state13;
  wire ap_CS_fsm_state14;
  wire ap_CS_fsm_state15;
  wire ap_CS_fsm_state16;
  wire ap_CS_fsm_state17;
  wire ap_CS_fsm_state18;
  wire ap_CS_fsm_state19;
  wire ap_CS_fsm_state20;
  wire ap_CS_fsm_state21;
  wire ap_CS_fsm_state22;
  wire ap_CS_fsm_state23;
  wire ap_CS_fsm_state24;
  wire ap_CS_fsm_state25;
  wire ap_CS_fsm_state26;
  wire ap_CS_fsm_state27;
  wire ap_CS_fsm_state28;
  wire ap_CS_fsm_state29;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state30;
  wire ap_CS_fsm_state31;
  wire ap_CS_fsm_state32;
  wire ap_CS_fsm_state33;
  wire ap_CS_fsm_state34;
  wire ap_CS_fsm_state35;
  wire ap_CS_fsm_state36;
  wire ap_CS_fsm_state38;
  wire ap_CS_fsm_state39;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state40;
  wire ap_CS_fsm_state41;
  wire ap_CS_fsm_state42;
  wire ap_CS_fsm_state43;
  wire ap_CS_fsm_state44;
  wire ap_CS_fsm_state45;
  wire ap_CS_fsm_state46;
  wire ap_CS_fsm_state47;
  wire ap_CS_fsm_state48;
  wire ap_CS_fsm_state49;
  wire ap_CS_fsm_state5;
  wire ap_CS_fsm_state50;
  wire ap_CS_fsm_state51;
  wire ap_CS_fsm_state52;
  wire ap_CS_fsm_state53;
  wire ap_CS_fsm_state54;
  wire ap_CS_fsm_state55;
  wire ap_CS_fsm_state56;
  wire ap_CS_fsm_state57;
  wire ap_CS_fsm_state58;
  wire ap_CS_fsm_state59;
  wire ap_CS_fsm_state6;
  wire ap_CS_fsm_state60;
  wire ap_CS_fsm_state61;
  wire ap_CS_fsm_state63;
  wire ap_CS_fsm_state64;
  wire ap_CS_fsm_state65;
  wire ap_CS_fsm_state66;
  wire ap_CS_fsm_state67;
  wire ap_CS_fsm_state68;
  wire ap_CS_fsm_state69;
  wire ap_CS_fsm_state7;
  wire ap_CS_fsm_state70;
  wire ap_CS_fsm_state71;
  wire ap_CS_fsm_state72;
  wire ap_CS_fsm_state73;
  wire ap_CS_fsm_state74;
  wire ap_CS_fsm_state75;
  wire ap_CS_fsm_state76;
  wire ap_CS_fsm_state77;
  wire ap_CS_fsm_state78;
  wire ap_CS_fsm_state79;
  wire ap_CS_fsm_state8;
  wire ap_CS_fsm_state80;
  wire ap_CS_fsm_state81;
  wire ap_CS_fsm_state82;
  wire ap_CS_fsm_state83;
  wire ap_CS_fsm_state84;
  wire ap_CS_fsm_state85;
  wire ap_CS_fsm_state86;
  wire ap_CS_fsm_state87;
  wire ap_CS_fsm_state88;
  wire ap_CS_fsm_state9;
  wire ap_clk;
  wire grp_FIR_filter_fu_188_ap_ce;
  wire grp_FIR_filter_fu_188_ap_ready;
  wire grp_FIR_filter_fu_188_ap_start_reg;
  wire p_reg_reg_i_100_n_0;
  wire p_reg_reg_i_101_n_0;
  wire p_reg_reg_i_102_n_0;
  wire p_reg_reg_i_10__13_n_0;
  wire p_reg_reg_i_10__9_n_0;
  wire p_reg_reg_i_11__13_n_0;
  wire p_reg_reg_i_11__9_n_0;
  wire p_reg_reg_i_12__10_n_0;
  wire p_reg_reg_i_12__9_n_0;
  wire p_reg_reg_i_13__13_n_0;
  wire p_reg_reg_i_13__9_n_0;
  wire p_reg_reg_i_14__10_n_0;
  wire p_reg_reg_i_14_n_0;
  wire p_reg_reg_i_14_n_1;
  wire p_reg_reg_i_14_n_2;
  wire p_reg_reg_i_14_n_3;
  wire p_reg_reg_i_14_n_4;
  wire p_reg_reg_i_14_n_5;
  wire p_reg_reg_i_14_n_6;
  wire p_reg_reg_i_14_n_7;
  wire p_reg_reg_i_15__13_n_0;
  wire p_reg_reg_i_15__9_n_0;
  wire p_reg_reg_i_16__13_n_0;
  wire p_reg_reg_i_16__9_n_0;
  wire p_reg_reg_i_17__13_n_0;
  wire p_reg_reg_i_17__9_n_0;
  wire p_reg_reg_i_18__12_n_0;
  wire p_reg_reg_i_18__8_n_0;
  wire p_reg_reg_i_19__0_n_5;
  wire p_reg_reg_i_19__0_n_6;
  wire p_reg_reg_i_19__0_n_7;
  wire p_reg_reg_i_19__5_n_0;
  wire p_reg_reg_i_19__9_n_0;
  wire p_reg_reg_i_19_n_1;
  wire p_reg_reg_i_19_n_2;
  wire p_reg_reg_i_19_n_3;
  wire p_reg_reg_i_19_n_4;
  wire p_reg_reg_i_19_n_5;
  wire p_reg_reg_i_19_n_6;
  wire p_reg_reg_i_19_n_7;
  wire p_reg_reg_i_20__0_n_0;
  wire p_reg_reg_i_20__0_n_1;
  wire p_reg_reg_i_20__0_n_2;
  wire p_reg_reg_i_20__0_n_3;
  wire p_reg_reg_i_20__0_n_4;
  wire p_reg_reg_i_20__0_n_5;
  wire p_reg_reg_i_20__0_n_6;
  wire p_reg_reg_i_20__0_n_7;
  wire p_reg_reg_i_20__4_n_0;
  wire p_reg_reg_i_20__8_n_0;
  wire p_reg_reg_i_20_n_0;
  wire p_reg_reg_i_20_n_1;
  wire p_reg_reg_i_20_n_2;
  wire p_reg_reg_i_20_n_3;
  wire p_reg_reg_i_20_n_4;
  wire p_reg_reg_i_20_n_5;
  wire p_reg_reg_i_20_n_6;
  wire p_reg_reg_i_20_n_7;
  wire p_reg_reg_i_21__0_n_0;
  wire p_reg_reg_i_21__0_n_1;
  wire p_reg_reg_i_21__0_n_2;
  wire p_reg_reg_i_21__0_n_3;
  wire p_reg_reg_i_21__0_n_4;
  wire p_reg_reg_i_21__0_n_5;
  wire p_reg_reg_i_21__0_n_6;
  wire p_reg_reg_i_21__0_n_7;
  wire p_reg_reg_i_21__4_n_0;
  wire p_reg_reg_i_21__8_n_0;
  wire p_reg_reg_i_21_n_0;
  wire p_reg_reg_i_21_n_1;
  wire p_reg_reg_i_21_n_2;
  wire p_reg_reg_i_21_n_3;
  wire p_reg_reg_i_21_n_4;
  wire p_reg_reg_i_21_n_5;
  wire p_reg_reg_i_21_n_6;
  wire p_reg_reg_i_21_n_7;
  wire p_reg_reg_i_22__0_n_0;
  wire p_reg_reg_i_22__0_n_1;
  wire p_reg_reg_i_22__0_n_2;
  wire p_reg_reg_i_22__0_n_3;
  wire p_reg_reg_i_22__0_n_4;
  wire p_reg_reg_i_22__0_n_5;
  wire p_reg_reg_i_22__0_n_6;
  wire p_reg_reg_i_22__0_n_7;
  wire p_reg_reg_i_22__4_n_0;
  wire p_reg_reg_i_22__9_n_0;
  wire p_reg_reg_i_22_n_0;
  wire p_reg_reg_i_22_n_1;
  wire p_reg_reg_i_22_n_2;
  wire p_reg_reg_i_22_n_3;
  wire p_reg_reg_i_22_n_4;
  wire p_reg_reg_i_22_n_5;
  wire p_reg_reg_i_22_n_6;
  wire p_reg_reg_i_22_n_7;
  wire p_reg_reg_i_23__0_n_0;
  wire p_reg_reg_i_23__1_n_0;
  wire p_reg_reg_i_23__4_n_0;
  wire p_reg_reg_i_23__5_n_0;
  wire p_reg_reg_i_24__1_n_0;
  wire p_reg_reg_i_24__4_n_0;
  wire p_reg_reg_i_24__8_n_0;
  wire p_reg_reg_i_24_n_0;
  wire p_reg_reg_i_24_n_1;
  wire p_reg_reg_i_24_n_2;
  wire p_reg_reg_i_24_n_3;
  wire p_reg_reg_i_24_n_4;
  wire p_reg_reg_i_24_n_5;
  wire p_reg_reg_i_24_n_6;
  wire p_reg_reg_i_24_n_7;
  wire p_reg_reg_i_25__1_n_0;
  wire p_reg_reg_i_25__8_n_0;
  wire p_reg_reg_i_25__9_n_0;
  wire p_reg_reg_i_26__0_n_0;
  wire p_reg_reg_i_26__7_n_0;
  wire p_reg_reg_i_26__9_n_0;
  wire p_reg_reg_i_27__0_n_0;
  wire p_reg_reg_i_27__3_n_0;
  wire p_reg_reg_i_27__5_n_0;
  wire p_reg_reg_i_28__0_n_0;
  wire p_reg_reg_i_28__3_n_0;
  wire p_reg_reg_i_28__9_n_0;
  wire p_reg_reg_i_29__0_n_0;
  wire p_reg_reg_i_29__1_n_0;
  wire p_reg_reg_i_29__4_n_0;
  wire p_reg_reg_i_2__1_n_2;
  wire p_reg_reg_i_2__1_n_3;
  wire p_reg_reg_i_2__1_n_4;
  wire p_reg_reg_i_2__1_n_5;
  wire p_reg_reg_i_2__1_n_6;
  wire p_reg_reg_i_2__1_n_7;
  wire p_reg_reg_i_30__0_n_0;
  wire p_reg_reg_i_30__1_n_0;
  wire p_reg_reg_i_30__5_n_0;
  wire p_reg_reg_i_31__0_n_0;
  wire p_reg_reg_i_31__4_n_0;
  wire p_reg_reg_i_31__8_n_0;
  wire p_reg_reg_i_32__0_n_0;
  wire p_reg_reg_i_32__4_n_0;
  wire p_reg_reg_i_32__5_n_0;
  wire p_reg_reg_i_33__0_n_0;
  wire p_reg_reg_i_33__4_n_0;
  wire p_reg_reg_i_33__5_n_0;
  wire p_reg_reg_i_34__0_n_0;
  wire p_reg_reg_i_34__4_n_0;
  wire p_reg_reg_i_34__5_n_0;
  wire p_reg_reg_i_35__0_n_0;
  wire p_reg_reg_i_35__4_n_0;
  wire p_reg_reg_i_35__5_n_0;
  wire [23:0]p_reg_reg_i_36__1_0;
  wire p_reg_reg_i_36__1_n_0;
  wire p_reg_reg_i_36__2_n_0;
  wire p_reg_reg_i_36__3_n_0;
  wire p_reg_reg_i_36_n_2;
  wire p_reg_reg_i_36_n_3;
  wire p_reg_reg_i_36_n_4;
  wire p_reg_reg_i_36_n_5;
  wire p_reg_reg_i_36_n_6;
  wire p_reg_reg_i_36_n_7;
  wire p_reg_reg_i_37__1_n_0;
  wire p_reg_reg_i_37__2_n_0;
  wire p_reg_reg_i_37__6_n_0;
  wire p_reg_reg_i_37_n_0;
  wire p_reg_reg_i_37_n_1;
  wire p_reg_reg_i_37_n_2;
  wire p_reg_reg_i_37_n_3;
  wire p_reg_reg_i_37_n_4;
  wire p_reg_reg_i_37_n_5;
  wire p_reg_reg_i_37_n_6;
  wire p_reg_reg_i_37_n_7;
  wire p_reg_reg_i_38__1_n_0;
  wire p_reg_reg_i_38__2_n_0;
  wire p_reg_reg_i_38__4_n_0;
  wire p_reg_reg_i_38_n_0;
  wire p_reg_reg_i_38_n_1;
  wire p_reg_reg_i_38_n_2;
  wire p_reg_reg_i_38_n_3;
  wire p_reg_reg_i_38_n_4;
  wire p_reg_reg_i_38_n_5;
  wire p_reg_reg_i_38_n_6;
  wire p_reg_reg_i_38_n_7;
  wire p_reg_reg_i_39__1_n_0;
  wire p_reg_reg_i_39__2_n_0;
  wire p_reg_reg_i_39__4_n_0;
  wire p_reg_reg_i_39_n_0;
  wire p_reg_reg_i_39_n_1;
  wire p_reg_reg_i_39_n_2;
  wire p_reg_reg_i_39_n_3;
  wire p_reg_reg_i_39_n_4;
  wire p_reg_reg_i_39_n_5;
  wire p_reg_reg_i_39_n_6;
  wire p_reg_reg_i_39_n_7;
  wire [15:0]p_reg_reg_i_3_0;
  wire p_reg_reg_i_3__1_n_0;
  wire p_reg_reg_i_3__1_n_1;
  wire p_reg_reg_i_3__1_n_2;
  wire p_reg_reg_i_3__1_n_3;
  wire p_reg_reg_i_3__1_n_4;
  wire p_reg_reg_i_3__1_n_5;
  wire p_reg_reg_i_3__1_n_6;
  wire p_reg_reg_i_3__1_n_7;
  wire p_reg_reg_i_3_n_0;
  wire p_reg_reg_i_3_n_1;
  wire p_reg_reg_i_3_n_2;
  wire p_reg_reg_i_3_n_3;
  wire p_reg_reg_i_3_n_4;
  wire p_reg_reg_i_3_n_5;
  wire p_reg_reg_i_3_n_6;
  wire p_reg_reg_i_3_n_7;
  wire p_reg_reg_i_40__1_n_0;
  wire p_reg_reg_i_40__2_n_0;
  wire p_reg_reg_i_40__4_n_0;
  wire [15:0]p_reg_reg_i_41_0;
  wire p_reg_reg_i_41__2_n_0;
  wire p_reg_reg_i_41__3_n_0;
  wire p_reg_reg_i_41__5_n_0;
  wire p_reg_reg_i_41_n_0;
  wire p_reg_reg_i_41_n_1;
  wire p_reg_reg_i_41_n_2;
  wire p_reg_reg_i_41_n_3;
  wire p_reg_reg_i_41_n_4;
  wire p_reg_reg_i_41_n_5;
  wire p_reg_reg_i_41_n_6;
  wire p_reg_reg_i_41_n_7;
  wire p_reg_reg_i_42__0_n_0;
  wire p_reg_reg_i_42__1_n_0;
  wire p_reg_reg_i_42__2_n_0;
  wire p_reg_reg_i_43__0_n_0;
  wire p_reg_reg_i_43__1_n_0;
  wire p_reg_reg_i_43__2_n_0;
  wire p_reg_reg_i_43__4_n_0;
  wire p_reg_reg_i_44__1_n_0;
  wire p_reg_reg_i_44__3_n_0;
  wire p_reg_reg_i_44__4_n_0;
  wire p_reg_reg_i_44_n_0;
  wire p_reg_reg_i_45__0_n_0;
  wire p_reg_reg_i_45__2_n_0;
  wire p_reg_reg_i_45__4_n_0;
  wire p_reg_reg_i_45_n_0;
  wire p_reg_reg_i_46__0_n_0;
  wire p_reg_reg_i_46__2_n_0;
  wire p_reg_reg_i_46__4_n_0;
  wire p_reg_reg_i_46_n_0;
  wire p_reg_reg_i_47__1_n_0;
  wire p_reg_reg_i_47__3_n_0;
  wire p_reg_reg_i_47_n_0;
  wire p_reg_reg_i_48__1_n_0;
  wire p_reg_reg_i_48__3_n_0;
  wire p_reg_reg_i_48_n_0;
  wire p_reg_reg_i_49__0_n_0;
  wire p_reg_reg_i_49__2_n_0;
  wire p_reg_reg_i_49_n_7;
  wire p_reg_reg_i_4__1_n_0;
  wire p_reg_reg_i_4__1_n_1;
  wire p_reg_reg_i_4__1_n_2;
  wire p_reg_reg_i_4__1_n_3;
  wire p_reg_reg_i_4__1_n_4;
  wire p_reg_reg_i_4__1_n_5;
  wire p_reg_reg_i_4__1_n_6;
  wire p_reg_reg_i_4__1_n_7;
  wire p_reg_reg_i_4_n_0;
  wire p_reg_reg_i_4_n_1;
  wire p_reg_reg_i_4_n_2;
  wire p_reg_reg_i_4_n_3;
  wire p_reg_reg_i_4_n_4;
  wire p_reg_reg_i_4_n_5;
  wire p_reg_reg_i_4_n_6;
  wire p_reg_reg_i_4_n_7;
  wire p_reg_reg_i_50__0_n_0;
  wire p_reg_reg_i_50__1_n_0;
  wire p_reg_reg_i_50__2_n_0;
  wire p_reg_reg_i_51__0_n_0;
  wire p_reg_reg_i_51__1_n_0;
  wire p_reg_reg_i_51__3_n_0;
  wire p_reg_reg_i_52__0_n_0;
  wire p_reg_reg_i_52__1_n_0;
  wire p_reg_reg_i_52__3_n_0;
  wire p_reg_reg_i_53__1_n_0;
  wire p_reg_reg_i_53__3_n_0;
  wire p_reg_reg_i_53_n_0;
  wire p_reg_reg_i_54__0_n_0;
  wire p_reg_reg_i_54__2_n_0;
  wire p_reg_reg_i_54__3_n_0;
  wire p_reg_reg_i_55__0_n_0;
  wire p_reg_reg_i_55__2_n_0;
  wire p_reg_reg_i_55__3_n_0;
  wire p_reg_reg_i_56__0_n_0;
  wire p_reg_reg_i_56__3_n_0;
  wire p_reg_reg_i_57__1_n_0;
  wire p_reg_reg_i_57__3_n_0;
  wire p_reg_reg_i_57_n_0;
  wire p_reg_reg_i_58__0_n_0;
  wire p_reg_reg_i_58__1_n_0;
  wire p_reg_reg_i_58__2_n_0;
  wire p_reg_reg_i_59__0_n_0;
  wire p_reg_reg_i_59__2_n_0;
  wire p_reg_reg_i_59_n_0;
  wire [15:0]p_reg_reg_i_5__1_0;
  wire p_reg_reg_i_5__1_n_0;
  wire p_reg_reg_i_5__1_n_1;
  wire p_reg_reg_i_5__1_n_2;
  wire p_reg_reg_i_5__1_n_3;
  wire p_reg_reg_i_5__1_n_4;
  wire p_reg_reg_i_5__1_n_5;
  wire p_reg_reg_i_5__1_n_6;
  wire p_reg_reg_i_5__1_n_7;
  wire p_reg_reg_i_60__1_n_0;
  wire p_reg_reg_i_60__2_n_0;
  wire p_reg_reg_i_60_n_0;
  wire p_reg_reg_i_61__0_n_0;
  wire p_reg_reg_i_61__2_n_0;
  wire p_reg_reg_i_61_n_0;
  wire p_reg_reg_i_62__0_n_0;
  wire p_reg_reg_i_62__1_n_0;
  wire p_reg_reg_i_62_n_0;
  wire p_reg_reg_i_63__0_n_0;
  wire p_reg_reg_i_63__1_n_0;
  wire p_reg_reg_i_63_n_0;
  wire p_reg_reg_i_64__0_n_0;
  wire p_reg_reg_i_64__1_n_0;
  wire p_reg_reg_i_64_n_0;
  wire p_reg_reg_i_65__0_n_0;
  wire p_reg_reg_i_65__1_n_0;
  wire p_reg_reg_i_65_n_0;
  wire p_reg_reg_i_66__0_n_0;
  wire p_reg_reg_i_66__1_n_0;
  wire p_reg_reg_i_66_n_0;
  wire p_reg_reg_i_67__0_n_0;
  wire p_reg_reg_i_67__1_n_0;
  wire p_reg_reg_i_67__2_n_0;
  wire p_reg_reg_i_68__0_n_0;
  wire p_reg_reg_i_68__1_n_0;
  wire p_reg_reg_i_68__2_n_0;
  wire p_reg_reg_i_69__0_n_0;
  wire p_reg_reg_i_69__1_n_0;
  wire p_reg_reg_i_69__2_n_0;
  wire p_reg_reg_i_70__0_n_0;
  wire p_reg_reg_i_70__1_n_0;
  wire p_reg_reg_i_70__2_n_0;
  wire p_reg_reg_i_71__0_n_0;
  wire p_reg_reg_i_71__1_n_0;
  wire p_reg_reg_i_71_n_0;
  wire p_reg_reg_i_72__0_n_0;
  wire p_reg_reg_i_72__1_n_0;
  wire p_reg_reg_i_72_n_0;
  wire p_reg_reg_i_73__0_n_0;
  wire p_reg_reg_i_73__1_n_0;
  wire p_reg_reg_i_74__0_n_0;
  wire p_reg_reg_i_74__1_n_0;
  wire p_reg_reg_i_74_n_7;
  wire p_reg_reg_i_75__0_n_7;
  wire p_reg_reg_i_75__1_n_0;
  wire p_reg_reg_i_75_n_0;
  wire p_reg_reg_i_75_n_1;
  wire p_reg_reg_i_75_n_2;
  wire p_reg_reg_i_75_n_3;
  wire p_reg_reg_i_75_n_4;
  wire p_reg_reg_i_75_n_5;
  wire p_reg_reg_i_75_n_6;
  wire p_reg_reg_i_75_n_7;
  wire p_reg_reg_i_76__1_n_0;
  wire p_reg_reg_i_77__0_n_0;
  wire p_reg_reg_i_78__0_n_0;
  wire p_reg_reg_i_79__1_n_0;
  wire p_reg_reg_i_7__1_n_7;
  wire p_reg_reg_i_80__0_n_0;
  wire p_reg_reg_i_81__0_n_0;
  wire p_reg_reg_i_82__0_n_0;
  wire p_reg_reg_i_83__0_n_0;
  wire p_reg_reg_i_8__11_n_0;
  wire p_reg_reg_i_8__12_n_0;
  wire p_reg_reg_i_94_n_0;
  wire p_reg_reg_i_95__0_n_0;
  wire p_reg_reg_i_96_n_0;
  wire p_reg_reg_i_97_n_0;
  wire p_reg_reg_i_98_n_0;
  wire p_reg_reg_i_99_n_0;
  wire p_reg_reg_i_9__11_n_0;
  wire p_reg_reg_i_9__13_n_0;
  wire [0:0]ram_reg_bram_0_0;
  wire [0:0]ram_reg_bram_0_1;
  wire [15:0]ram_reg_bram_0_10;
  wire [15:0]ram_reg_bram_0_11;
  wire [15:0]ram_reg_bram_0_12;
  wire [15:0]ram_reg_bram_0_13;
  wire [15:0]ram_reg_bram_0_14;
  wire [15:0]ram_reg_bram_0_15;
  wire [15:0]ram_reg_bram_0_16;
  wire [15:0]ram_reg_bram_0_17;
  wire [15:0]ram_reg_bram_0_18;
  wire [15:0]ram_reg_bram_0_19;
  wire [22:0]ram_reg_bram_0_2;
  wire [15:0]ram_reg_bram_0_20;
  wire [15:0]ram_reg_bram_0_21;
  wire [15:0]ram_reg_bram_0_22;
  wire [15:0]ram_reg_bram_0_23;
  wire [7:0]ram_reg_bram_0_24;
  wire [15:0]ram_reg_bram_0_25;
  wire [15:0]ram_reg_bram_0_26;
  wire [15:0]ram_reg_bram_0_27;
  wire [15:0]ram_reg_bram_0_28;
  wire [15:0]ram_reg_bram_0_29;
  wire [21:0]ram_reg_bram_0_3;
  wire [15:0]ram_reg_bram_0_4;
  wire [0:0]ram_reg_bram_0_5;
  wire [15:0]ram_reg_bram_0_6;
  wire [15:0]ram_reg_bram_0_7;
  wire [15:0]ram_reg_bram_0_8;
  wire [15:0]ram_reg_bram_0_9;
  wire ram_reg_bram_0_i_1000_n_0;
  wire ram_reg_bram_0_i_1001_n_0;
  wire ram_reg_bram_0_i_1002_n_0;
  wire ram_reg_bram_0_i_1003_n_0;
  wire ram_reg_bram_0_i_1004_n_0;
  wire ram_reg_bram_0_i_1005_n_0;
  wire ram_reg_bram_0_i_1006_n_0;
  wire ram_reg_bram_0_i_1007_n_0;
  wire ram_reg_bram_0_i_1008_n_0;
  wire ram_reg_bram_0_i_1009_n_0;
  wire ram_reg_bram_0_i_100_n_0;
  wire ram_reg_bram_0_i_1010_n_0;
  wire ram_reg_bram_0_i_1011_n_0;
  wire ram_reg_bram_0_i_1012_n_0;
  wire ram_reg_bram_0_i_1013_n_0;
  wire ram_reg_bram_0_i_1014_n_0;
  wire ram_reg_bram_0_i_1015_n_0;
  wire ram_reg_bram_0_i_1016_n_0;
  wire ram_reg_bram_0_i_1017_n_0;
  wire ram_reg_bram_0_i_1018_n_0;
  wire ram_reg_bram_0_i_1019_n_0;
  wire ram_reg_bram_0_i_101_n_0;
  wire ram_reg_bram_0_i_1020_n_0;
  wire ram_reg_bram_0_i_1021_n_0;
  wire ram_reg_bram_0_i_1022_n_0;
  wire ram_reg_bram_0_i_1023_n_0;
  wire ram_reg_bram_0_i_1024_n_0;
  wire ram_reg_bram_0_i_1025_n_0;
  wire ram_reg_bram_0_i_1026_n_0;
  wire ram_reg_bram_0_i_1027_n_0;
  wire ram_reg_bram_0_i_1028_n_0;
  wire ram_reg_bram_0_i_1029_n_0;
  wire ram_reg_bram_0_i_102_n_0;
  wire ram_reg_bram_0_i_1030_n_0;
  wire ram_reg_bram_0_i_1031_n_0;
  wire ram_reg_bram_0_i_1032_n_0;
  wire ram_reg_bram_0_i_1033_n_0;
  wire ram_reg_bram_0_i_1034_n_0;
  wire ram_reg_bram_0_i_1035_n_0;
  wire ram_reg_bram_0_i_1036_n_0;
  wire ram_reg_bram_0_i_1037_n_0;
  wire ram_reg_bram_0_i_1038_n_0;
  wire ram_reg_bram_0_i_1039_n_0;
  wire ram_reg_bram_0_i_103_n_0;
  wire ram_reg_bram_0_i_1040_n_0;
  wire ram_reg_bram_0_i_1041_n_0;
  wire ram_reg_bram_0_i_1042_n_0;
  wire ram_reg_bram_0_i_1043_n_0;
  wire ram_reg_bram_0_i_1044_n_0;
  wire ram_reg_bram_0_i_1045_n_0;
  wire ram_reg_bram_0_i_1046_n_0;
  wire ram_reg_bram_0_i_1047_n_0;
  wire ram_reg_bram_0_i_1048_n_0;
  wire ram_reg_bram_0_i_1049_n_0;
  wire ram_reg_bram_0_i_104_n_0;
  wire ram_reg_bram_0_i_1050_n_0;
  wire ram_reg_bram_0_i_1051_n_0;
  wire ram_reg_bram_0_i_1052_n_0;
  wire ram_reg_bram_0_i_1053_n_0;
  wire ram_reg_bram_0_i_1054_n_0;
  wire ram_reg_bram_0_i_1055_n_0;
  wire ram_reg_bram_0_i_1056_n_0;
  wire ram_reg_bram_0_i_1057_n_0;
  wire ram_reg_bram_0_i_1058_n_0;
  wire ram_reg_bram_0_i_1059_n_0;
  wire ram_reg_bram_0_i_105_n_0;
  wire ram_reg_bram_0_i_1060_n_0;
  wire ram_reg_bram_0_i_1061_n_0;
  wire ram_reg_bram_0_i_1062_n_0;
  wire ram_reg_bram_0_i_1063_n_0;
  wire ram_reg_bram_0_i_1064_n_0;
  wire ram_reg_bram_0_i_1065_n_0;
  wire ram_reg_bram_0_i_1066_n_0;
  wire ram_reg_bram_0_i_1067_n_0;
  wire ram_reg_bram_0_i_1068_n_0;
  wire ram_reg_bram_0_i_1069_n_0;
  wire ram_reg_bram_0_i_106_n_0;
  wire ram_reg_bram_0_i_1070_n_0;
  wire ram_reg_bram_0_i_1071_n_0;
  wire ram_reg_bram_0_i_1072_n_0;
  wire ram_reg_bram_0_i_1073_n_0;
  wire ram_reg_bram_0_i_1074_n_0;
  wire ram_reg_bram_0_i_1075_n_0;
  wire ram_reg_bram_0_i_1076_n_0;
  wire ram_reg_bram_0_i_1077_n_0;
  wire ram_reg_bram_0_i_1078_n_0;
  wire ram_reg_bram_0_i_1079_n_0;
  wire ram_reg_bram_0_i_107_n_0;
  wire ram_reg_bram_0_i_1080_n_0;
  wire ram_reg_bram_0_i_1081_n_0;
  wire ram_reg_bram_0_i_1082_n_0;
  wire ram_reg_bram_0_i_1083_n_0;
  wire ram_reg_bram_0_i_1084_n_0;
  wire ram_reg_bram_0_i_1085_n_0;
  wire ram_reg_bram_0_i_1086_n_0;
  wire ram_reg_bram_0_i_1087_n_0;
  wire ram_reg_bram_0_i_1088_n_0;
  wire ram_reg_bram_0_i_1089_n_0;
  wire ram_reg_bram_0_i_108_n_0;
  wire ram_reg_bram_0_i_1090_n_0;
  wire ram_reg_bram_0_i_1091_n_0;
  wire ram_reg_bram_0_i_1092_n_0;
  wire ram_reg_bram_0_i_1093_n_0;
  wire ram_reg_bram_0_i_1094_n_0;
  wire ram_reg_bram_0_i_1095_n_0;
  wire ram_reg_bram_0_i_1096_n_0;
  wire ram_reg_bram_0_i_1097_n_0;
  wire ram_reg_bram_0_i_1098_n_0;
  wire ram_reg_bram_0_i_1099_n_0;
  wire ram_reg_bram_0_i_109_n_0;
  wire ram_reg_bram_0_i_10_n_0;
  wire ram_reg_bram_0_i_1100_n_0;
  wire ram_reg_bram_0_i_1101_n_0;
  wire ram_reg_bram_0_i_1102_n_0;
  wire ram_reg_bram_0_i_1103_n_0;
  wire ram_reg_bram_0_i_1104_n_0;
  wire ram_reg_bram_0_i_1105_n_0;
  wire ram_reg_bram_0_i_1106_n_0;
  wire ram_reg_bram_0_i_1107_n_0;
  wire ram_reg_bram_0_i_1108_n_0;
  wire ram_reg_bram_0_i_1109_n_0;
  wire ram_reg_bram_0_i_110_n_0;
  wire ram_reg_bram_0_i_1110_n_0;
  wire ram_reg_bram_0_i_1111_n_0;
  wire ram_reg_bram_0_i_1112_n_0;
  wire ram_reg_bram_0_i_1113_n_0;
  wire ram_reg_bram_0_i_1114_n_0;
  wire ram_reg_bram_0_i_1115_n_0;
  wire ram_reg_bram_0_i_1116_n_0;
  wire ram_reg_bram_0_i_1117_n_0;
  wire ram_reg_bram_0_i_1118_n_0;
  wire ram_reg_bram_0_i_1119_n_0;
  wire ram_reg_bram_0_i_111_n_0;
  wire ram_reg_bram_0_i_1120_n_0;
  wire ram_reg_bram_0_i_1121_n_0;
  wire ram_reg_bram_0_i_1122_n_0;
  wire ram_reg_bram_0_i_1123_n_0;
  wire ram_reg_bram_0_i_1124_n_0;
  wire ram_reg_bram_0_i_1125_n_0;
  wire ram_reg_bram_0_i_1126_n_0;
  wire ram_reg_bram_0_i_1127_n_0;
  wire ram_reg_bram_0_i_1128_n_0;
  wire ram_reg_bram_0_i_1129_n_0;
  wire ram_reg_bram_0_i_112_n_0;
  wire ram_reg_bram_0_i_1130_n_0;
  wire ram_reg_bram_0_i_1131_n_0;
  wire ram_reg_bram_0_i_1132_n_0;
  wire ram_reg_bram_0_i_1133_n_0;
  wire ram_reg_bram_0_i_1134_n_0;
  wire ram_reg_bram_0_i_1135_n_0;
  wire ram_reg_bram_0_i_1136_n_0;
  wire ram_reg_bram_0_i_1137_n_0;
  wire ram_reg_bram_0_i_1138_n_0;
  wire ram_reg_bram_0_i_1139_n_0;
  wire ram_reg_bram_0_i_113_n_0;
  wire ram_reg_bram_0_i_1140_n_0;
  wire ram_reg_bram_0_i_114_n_0;
  wire ram_reg_bram_0_i_115_n_0;
  wire ram_reg_bram_0_i_116_n_0;
  wire ram_reg_bram_0_i_117_n_0;
  wire ram_reg_bram_0_i_118_n_0;
  wire ram_reg_bram_0_i_119_n_0;
  wire ram_reg_bram_0_i_11_n_0;
  wire ram_reg_bram_0_i_120_n_0;
  wire ram_reg_bram_0_i_121_n_0;
  wire ram_reg_bram_0_i_122_n_0;
  wire ram_reg_bram_0_i_123_n_0;
  wire ram_reg_bram_0_i_124_n_0;
  wire ram_reg_bram_0_i_125_n_0;
  wire ram_reg_bram_0_i_126_n_0;
  wire [15:0]ram_reg_bram_0_i_127_0;
  wire [15:0]ram_reg_bram_0_i_127_1;
  wire [15:0]ram_reg_bram_0_i_127_2;
  wire [15:0]ram_reg_bram_0_i_127_3;
  wire [15:0]ram_reg_bram_0_i_127_4;
  wire [15:0]ram_reg_bram_0_i_127_5;
  wire ram_reg_bram_0_i_127_n_0;
  wire ram_reg_bram_0_i_128_n_0;
  wire [15:0]ram_reg_bram_0_i_129_0;
  wire [15:0]ram_reg_bram_0_i_129_1;
  wire [15:0]ram_reg_bram_0_i_129_2;
  wire ram_reg_bram_0_i_129_n_0;
  wire ram_reg_bram_0_i_12_n_0;
  wire ram_reg_bram_0_i_130_n_0;
  wire ram_reg_bram_0_i_131_n_0;
  wire ram_reg_bram_0_i_132_n_0;
  wire ram_reg_bram_0_i_133_n_0;
  wire ram_reg_bram_0_i_134_n_0;
  wire ram_reg_bram_0_i_135_n_0;
  wire ram_reg_bram_0_i_136_n_0;
  wire ram_reg_bram_0_i_137_n_0;
  wire ram_reg_bram_0_i_138_n_0;
  wire ram_reg_bram_0_i_139_n_0;
  wire ram_reg_bram_0_i_13_n_0;
  wire ram_reg_bram_0_i_140_n_0;
  wire ram_reg_bram_0_i_141_n_0;
  wire ram_reg_bram_0_i_142_n_0;
  wire ram_reg_bram_0_i_143_n_0;
  wire ram_reg_bram_0_i_144_n_0;
  wire ram_reg_bram_0_i_145_n_0;
  wire ram_reg_bram_0_i_146_n_0;
  wire ram_reg_bram_0_i_147_n_0;
  wire ram_reg_bram_0_i_148_n_0;
  wire ram_reg_bram_0_i_149_n_0;
  wire ram_reg_bram_0_i_14_n_0;
  wire ram_reg_bram_0_i_150_n_0;
  wire ram_reg_bram_0_i_151_n_0;
  wire ram_reg_bram_0_i_152_n_0;
  wire ram_reg_bram_0_i_153_n_0;
  wire ram_reg_bram_0_i_154_n_0;
  wire ram_reg_bram_0_i_155_n_0;
  wire ram_reg_bram_0_i_156_n_0;
  wire ram_reg_bram_0_i_157_n_0;
  wire ram_reg_bram_0_i_158_n_0;
  wire ram_reg_bram_0_i_159_n_0;
  wire ram_reg_bram_0_i_15_n_0;
  wire ram_reg_bram_0_i_160_n_0;
  wire ram_reg_bram_0_i_161_n_0;
  wire ram_reg_bram_0_i_162_n_0;
  wire ram_reg_bram_0_i_163_n_0;
  wire ram_reg_bram_0_i_164_n_0;
  wire ram_reg_bram_0_i_165_n_0;
  wire ram_reg_bram_0_i_166_n_0;
  wire ram_reg_bram_0_i_167_n_0;
  wire ram_reg_bram_0_i_168_n_0;
  wire ram_reg_bram_0_i_169_n_0;
  wire ram_reg_bram_0_i_16_n_0;
  wire ram_reg_bram_0_i_170_n_0;
  wire ram_reg_bram_0_i_171_n_0;
  wire ram_reg_bram_0_i_172_n_0;
  wire ram_reg_bram_0_i_173_n_0;
  wire [15:0]ram_reg_bram_0_i_174_0;
  wire [15:0]ram_reg_bram_0_i_174_1;
  wire [15:0]ram_reg_bram_0_i_174_2;
  wire ram_reg_bram_0_i_174_n_0;
  wire ram_reg_bram_0_i_175_n_0;
  wire [15:0]ram_reg_bram_0_i_176_0;
  wire [15:0]ram_reg_bram_0_i_176_1;
  wire [15:0]ram_reg_bram_0_i_176_2;
  wire [15:0]ram_reg_bram_0_i_176_3;
  wire [15:0]ram_reg_bram_0_i_176_4;
  wire [15:0]ram_reg_bram_0_i_176_5;
  wire [15:0]ram_reg_bram_0_i_176_6;
  wire [15:0]ram_reg_bram_0_i_176_7;
  wire ram_reg_bram_0_i_176_n_0;
  wire ram_reg_bram_0_i_177_n_0;
  wire ram_reg_bram_0_i_178_n_0;
  wire ram_reg_bram_0_i_179_n_0;
  wire ram_reg_bram_0_i_17_n_0;
  wire ram_reg_bram_0_i_180_n_0;
  wire ram_reg_bram_0_i_181_n_0;
  wire ram_reg_bram_0_i_182_n_0;
  wire ram_reg_bram_0_i_183_n_0;
  wire ram_reg_bram_0_i_184_n_0;
  wire ram_reg_bram_0_i_185_n_0;
  wire ram_reg_bram_0_i_186_n_0;
  wire ram_reg_bram_0_i_187_n_0;
  wire ram_reg_bram_0_i_188_n_0;
  wire ram_reg_bram_0_i_189_n_0;
  wire ram_reg_bram_0_i_18_n_0;
  wire ram_reg_bram_0_i_190_n_0;
  wire ram_reg_bram_0_i_191_n_0;
  wire ram_reg_bram_0_i_192_n_0;
  wire ram_reg_bram_0_i_193_n_0;
  wire ram_reg_bram_0_i_194_n_0;
  wire ram_reg_bram_0_i_195_n_0;
  wire ram_reg_bram_0_i_196_n_0;
  wire ram_reg_bram_0_i_197_n_0;
  wire ram_reg_bram_0_i_198_n_0;
  wire ram_reg_bram_0_i_199_n_0;
  wire ram_reg_bram_0_i_19_n_0;
  wire ram_reg_bram_0_i_200_n_0;
  wire ram_reg_bram_0_i_201_n_0;
  wire ram_reg_bram_0_i_202_n_0;
  wire ram_reg_bram_0_i_203_n_0;
  wire ram_reg_bram_0_i_204_n_0;
  wire ram_reg_bram_0_i_205_n_0;
  wire ram_reg_bram_0_i_206_n_0;
  wire ram_reg_bram_0_i_207_n_0;
  wire ram_reg_bram_0_i_208_n_0;
  wire ram_reg_bram_0_i_209_n_0;
  wire ram_reg_bram_0_i_20_n_0;
  wire ram_reg_bram_0_i_210_n_0;
  wire ram_reg_bram_0_i_211_n_0;
  wire ram_reg_bram_0_i_212_n_0;
  wire ram_reg_bram_0_i_213_n_0;
  wire ram_reg_bram_0_i_214_n_0;
  wire ram_reg_bram_0_i_215_n_0;
  wire ram_reg_bram_0_i_216_n_0;
  wire ram_reg_bram_0_i_217_n_0;
  wire ram_reg_bram_0_i_218_n_0;
  wire ram_reg_bram_0_i_219_n_0;
  wire ram_reg_bram_0_i_21_n_0;
  wire ram_reg_bram_0_i_220_n_0;
  wire ram_reg_bram_0_i_221_n_0;
  wire ram_reg_bram_0_i_222_n_0;
  wire ram_reg_bram_0_i_223_n_0;
  wire ram_reg_bram_0_i_224_n_0;
  wire ram_reg_bram_0_i_225_n_0;
  wire ram_reg_bram_0_i_226_n_0;
  wire ram_reg_bram_0_i_227_n_0;
  wire ram_reg_bram_0_i_228_n_0;
  wire ram_reg_bram_0_i_229_n_0;
  wire ram_reg_bram_0_i_22_n_0;
  wire ram_reg_bram_0_i_230_n_0;
  wire ram_reg_bram_0_i_231_n_0;
  wire ram_reg_bram_0_i_232_n_0;
  wire ram_reg_bram_0_i_233_n_0;
  wire ram_reg_bram_0_i_234_n_0;
  wire ram_reg_bram_0_i_235_n_0;
  wire ram_reg_bram_0_i_236_n_0;
  wire ram_reg_bram_0_i_237_n_0;
  wire ram_reg_bram_0_i_238_n_0;
  wire ram_reg_bram_0_i_239_n_0;
  wire ram_reg_bram_0_i_23_n_0;
  wire ram_reg_bram_0_i_240_n_0;
  wire ram_reg_bram_0_i_241_n_0;
  wire ram_reg_bram_0_i_242_n_0;
  wire ram_reg_bram_0_i_243_n_0;
  wire ram_reg_bram_0_i_244_n_0;
  wire ram_reg_bram_0_i_245_n_0;
  wire ram_reg_bram_0_i_246_n_0;
  wire ram_reg_bram_0_i_247_n_0;
  wire ram_reg_bram_0_i_248_n_0;
  wire ram_reg_bram_0_i_249_n_0;
  wire ram_reg_bram_0_i_24_n_0;
  wire ram_reg_bram_0_i_250_n_0;
  wire ram_reg_bram_0_i_251_n_0;
  wire ram_reg_bram_0_i_252_n_0;
  wire ram_reg_bram_0_i_253_n_0;
  wire ram_reg_bram_0_i_254_n_0;
  wire ram_reg_bram_0_i_255_n_0;
  wire ram_reg_bram_0_i_256_n_0;
  wire ram_reg_bram_0_i_257_n_0;
  wire ram_reg_bram_0_i_258_n_0;
  wire ram_reg_bram_0_i_259_n_0;
  wire ram_reg_bram_0_i_25_n_0;
  wire ram_reg_bram_0_i_260_n_0;
  wire ram_reg_bram_0_i_261_n_0;
  wire ram_reg_bram_0_i_262_n_0;
  wire ram_reg_bram_0_i_263_n_0;
  wire ram_reg_bram_0_i_264_n_0;
  wire ram_reg_bram_0_i_265_n_0;
  wire ram_reg_bram_0_i_266_n_0;
  wire ram_reg_bram_0_i_267_n_0;
  wire ram_reg_bram_0_i_268_n_0;
  wire ram_reg_bram_0_i_269_n_0;
  wire ram_reg_bram_0_i_26_n_0;
  wire ram_reg_bram_0_i_270_n_0;
  wire ram_reg_bram_0_i_271_n_0;
  wire ram_reg_bram_0_i_272_n_0;
  wire ram_reg_bram_0_i_273_n_0;
  wire ram_reg_bram_0_i_274_n_0;
  wire ram_reg_bram_0_i_275_n_0;
  wire ram_reg_bram_0_i_276_n_0;
  wire ram_reg_bram_0_i_277_n_0;
  wire ram_reg_bram_0_i_278_n_0;
  wire ram_reg_bram_0_i_279_n_0;
  wire ram_reg_bram_0_i_27_n_0;
  wire ram_reg_bram_0_i_280_n_0;
  wire ram_reg_bram_0_i_281_n_0;
  wire ram_reg_bram_0_i_282_n_0;
  wire ram_reg_bram_0_i_283_n_0;
  wire ram_reg_bram_0_i_284_n_0;
  wire ram_reg_bram_0_i_285_n_0;
  wire ram_reg_bram_0_i_286_n_0;
  wire ram_reg_bram_0_i_287_n_0;
  wire ram_reg_bram_0_i_288_n_0;
  wire ram_reg_bram_0_i_289_n_0;
  wire ram_reg_bram_0_i_28_n_0;
  wire ram_reg_bram_0_i_290_n_0;
  wire ram_reg_bram_0_i_291_n_0;
  wire ram_reg_bram_0_i_292_n_0;
  wire ram_reg_bram_0_i_293_n_0;
  wire ram_reg_bram_0_i_294_n_0;
  wire ram_reg_bram_0_i_295_n_0;
  wire ram_reg_bram_0_i_296_n_0;
  wire ram_reg_bram_0_i_297_n_0;
  wire ram_reg_bram_0_i_298_n_0;
  wire ram_reg_bram_0_i_299_n_0;
  wire ram_reg_bram_0_i_29_n_0;
  wire ram_reg_bram_0_i_300_n_0;
  wire ram_reg_bram_0_i_301_n_0;
  wire ram_reg_bram_0_i_302_n_0;
  wire ram_reg_bram_0_i_303_n_0;
  wire ram_reg_bram_0_i_304_n_0;
  wire ram_reg_bram_0_i_305_n_0;
  wire ram_reg_bram_0_i_306_n_0;
  wire ram_reg_bram_0_i_307_n_0;
  wire ram_reg_bram_0_i_308_n_0;
  wire ram_reg_bram_0_i_309_n_0;
  wire ram_reg_bram_0_i_30_n_0;
  wire ram_reg_bram_0_i_310_n_0;
  wire ram_reg_bram_0_i_311_n_0;
  wire ram_reg_bram_0_i_312_n_0;
  wire ram_reg_bram_0_i_313_n_0;
  wire ram_reg_bram_0_i_314_n_0;
  wire ram_reg_bram_0_i_315_n_0;
  wire ram_reg_bram_0_i_316_n_0;
  wire ram_reg_bram_0_i_317_n_0;
  wire ram_reg_bram_0_i_318_n_0;
  wire ram_reg_bram_0_i_319_n_0;
  wire ram_reg_bram_0_i_31_n_0;
  wire ram_reg_bram_0_i_320_n_0;
  wire ram_reg_bram_0_i_321_n_0;
  wire ram_reg_bram_0_i_322_n_0;
  wire ram_reg_bram_0_i_323_n_0;
  wire ram_reg_bram_0_i_324_n_0;
  wire ram_reg_bram_0_i_325_n_0;
  wire ram_reg_bram_0_i_326_n_0;
  wire ram_reg_bram_0_i_327_n_0;
  wire ram_reg_bram_0_i_328_n_0;
  wire ram_reg_bram_0_i_329_n_0;
  wire ram_reg_bram_0_i_32_n_0;
  wire ram_reg_bram_0_i_330_n_0;
  wire ram_reg_bram_0_i_331_n_0;
  wire ram_reg_bram_0_i_332_n_0;
  wire ram_reg_bram_0_i_333_n_0;
  wire ram_reg_bram_0_i_334_n_0;
  wire ram_reg_bram_0_i_335_n_0;
  wire ram_reg_bram_0_i_336_n_0;
  wire ram_reg_bram_0_i_337_n_0;
  wire ram_reg_bram_0_i_338_n_0;
  wire ram_reg_bram_0_i_339_n_0;
  wire ram_reg_bram_0_i_33_n_0;
  wire ram_reg_bram_0_i_340_n_0;
  wire ram_reg_bram_0_i_341_n_0;
  wire ram_reg_bram_0_i_342_n_0;
  wire ram_reg_bram_0_i_343_n_0;
  wire ram_reg_bram_0_i_344_n_0;
  wire ram_reg_bram_0_i_345_n_0;
  wire ram_reg_bram_0_i_346_n_0;
  wire ram_reg_bram_0_i_347_n_0;
  wire ram_reg_bram_0_i_348_n_0;
  wire ram_reg_bram_0_i_349_n_0;
  wire ram_reg_bram_0_i_34_n_0;
  wire ram_reg_bram_0_i_350_n_0;
  wire ram_reg_bram_0_i_351_n_0;
  wire ram_reg_bram_0_i_352_n_0;
  wire ram_reg_bram_0_i_353_n_0;
  wire ram_reg_bram_0_i_354_n_0;
  wire ram_reg_bram_0_i_355_n_0;
  wire [15:0]ram_reg_bram_0_i_356_0;
  wire [15:0]ram_reg_bram_0_i_356_1;
  wire ram_reg_bram_0_i_356_n_0;
  wire ram_reg_bram_0_i_357_n_0;
  wire [15:0]ram_reg_bram_0_i_358_0;
  wire ram_reg_bram_0_i_358_n_0;
  wire [15:0]ram_reg_bram_0_i_359_0;
  wire [15:0]ram_reg_bram_0_i_359_1;
  wire [15:0]ram_reg_bram_0_i_359_2;
  wire [15:0]ram_reg_bram_0_i_359_3;
  wire ram_reg_bram_0_i_359_n_0;
  wire ram_reg_bram_0_i_35_n_0;
  wire ram_reg_bram_0_i_360_n_0;
  wire ram_reg_bram_0_i_361_n_0;
  wire ram_reg_bram_0_i_362_n_0;
  wire ram_reg_bram_0_i_363_n_0;
  wire ram_reg_bram_0_i_364_n_0;
  wire ram_reg_bram_0_i_365_n_0;
  wire ram_reg_bram_0_i_366_n_0;
  wire [15:0]ram_reg_bram_0_i_367_0;
  wire [15:0]ram_reg_bram_0_i_367_1;
  wire [15:0]ram_reg_bram_0_i_367_2;
  wire [15:0]ram_reg_bram_0_i_367_3;
  wire [15:0]ram_reg_bram_0_i_367_4;
  wire ram_reg_bram_0_i_367_n_0;
  wire [15:0]ram_reg_bram_0_i_368_0;
  wire [15:0]ram_reg_bram_0_i_368_1;
  wire [15:0]ram_reg_bram_0_i_368_2;
  wire [15:0]ram_reg_bram_0_i_368_3;
  wire [15:0]ram_reg_bram_0_i_368_4;
  wire [15:0]ram_reg_bram_0_i_368_5;
  wire [15:0]ram_reg_bram_0_i_368_6;
  wire ram_reg_bram_0_i_368_n_0;
  wire ram_reg_bram_0_i_369_n_0;
  wire ram_reg_bram_0_i_36_n_0;
  wire ram_reg_bram_0_i_370_n_0;
  wire ram_reg_bram_0_i_371_n_0;
  wire ram_reg_bram_0_i_372_n_0;
  wire ram_reg_bram_0_i_373_n_0;
  wire ram_reg_bram_0_i_374_n_0;
  wire ram_reg_bram_0_i_375_n_0;
  wire ram_reg_bram_0_i_376_n_0;
  wire ram_reg_bram_0_i_377_n_0;
  wire ram_reg_bram_0_i_378_n_0;
  wire ram_reg_bram_0_i_379_n_0;
  wire ram_reg_bram_0_i_37_n_0;
  wire ram_reg_bram_0_i_380_n_0;
  wire ram_reg_bram_0_i_381_n_0;
  wire ram_reg_bram_0_i_382_n_0;
  wire ram_reg_bram_0_i_383_n_0;
  wire ram_reg_bram_0_i_384_n_0;
  wire ram_reg_bram_0_i_385_n_0;
  wire ram_reg_bram_0_i_386_n_0;
  wire ram_reg_bram_0_i_387_n_0;
  wire ram_reg_bram_0_i_388_n_0;
  wire ram_reg_bram_0_i_389_n_0;
  wire ram_reg_bram_0_i_38_n_0;
  wire ram_reg_bram_0_i_390_n_0;
  wire ram_reg_bram_0_i_391_n_0;
  wire ram_reg_bram_0_i_392_n_0;
  wire ram_reg_bram_0_i_393_n_0;
  wire ram_reg_bram_0_i_394_n_0;
  wire ram_reg_bram_0_i_395_n_0;
  wire ram_reg_bram_0_i_396_n_0;
  wire ram_reg_bram_0_i_397_n_0;
  wire ram_reg_bram_0_i_398_n_0;
  wire ram_reg_bram_0_i_399_n_0;
  wire ram_reg_bram_0_i_39_n_0;
  wire ram_reg_bram_0_i_3_n_0;
  wire ram_reg_bram_0_i_400_n_0;
  wire ram_reg_bram_0_i_401_n_0;
  wire ram_reg_bram_0_i_402_n_0;
  wire ram_reg_bram_0_i_403_n_0;
  wire ram_reg_bram_0_i_404_n_0;
  wire ram_reg_bram_0_i_405_n_0;
  wire ram_reg_bram_0_i_406_n_0;
  wire ram_reg_bram_0_i_407_n_0;
  wire ram_reg_bram_0_i_408_n_0;
  wire ram_reg_bram_0_i_409_n_0;
  wire ram_reg_bram_0_i_40_n_0;
  wire ram_reg_bram_0_i_410_n_0;
  wire ram_reg_bram_0_i_411_n_0;
  wire ram_reg_bram_0_i_412_n_0;
  wire ram_reg_bram_0_i_413_n_0;
  wire ram_reg_bram_0_i_414_n_0;
  wire ram_reg_bram_0_i_415_n_0;
  wire ram_reg_bram_0_i_416_n_0;
  wire ram_reg_bram_0_i_417_n_0;
  wire ram_reg_bram_0_i_418_n_0;
  wire ram_reg_bram_0_i_419_n_0;
  wire ram_reg_bram_0_i_41_n_0;
  wire ram_reg_bram_0_i_420_n_0;
  wire ram_reg_bram_0_i_421_n_0;
  wire ram_reg_bram_0_i_422_n_0;
  wire ram_reg_bram_0_i_423_n_0;
  wire ram_reg_bram_0_i_424_n_0;
  wire ram_reg_bram_0_i_425_n_0;
  wire ram_reg_bram_0_i_426_n_0;
  wire ram_reg_bram_0_i_427_n_0;
  wire ram_reg_bram_0_i_428_n_0;
  wire ram_reg_bram_0_i_429_n_0;
  wire ram_reg_bram_0_i_42_n_0;
  wire ram_reg_bram_0_i_430_n_0;
  wire ram_reg_bram_0_i_431_n_0;
  wire ram_reg_bram_0_i_432_n_0;
  wire ram_reg_bram_0_i_433_n_0;
  wire ram_reg_bram_0_i_434_n_0;
  wire ram_reg_bram_0_i_435_n_0;
  wire ram_reg_bram_0_i_436_n_0;
  wire ram_reg_bram_0_i_437_n_0;
  wire ram_reg_bram_0_i_438_n_0;
  wire ram_reg_bram_0_i_439_n_0;
  wire ram_reg_bram_0_i_43_n_0;
  wire ram_reg_bram_0_i_440_n_0;
  wire ram_reg_bram_0_i_441_n_0;
  wire ram_reg_bram_0_i_442_n_0;
  wire ram_reg_bram_0_i_443_n_0;
  wire ram_reg_bram_0_i_444_n_0;
  wire ram_reg_bram_0_i_445_n_0;
  wire ram_reg_bram_0_i_446_n_0;
  wire ram_reg_bram_0_i_447_n_0;
  wire ram_reg_bram_0_i_448_n_0;
  wire ram_reg_bram_0_i_449_n_0;
  wire ram_reg_bram_0_i_44_n_0;
  wire ram_reg_bram_0_i_450_n_0;
  wire ram_reg_bram_0_i_451_n_0;
  wire ram_reg_bram_0_i_452_n_0;
  wire ram_reg_bram_0_i_453_n_0;
  wire ram_reg_bram_0_i_454_n_0;
  wire ram_reg_bram_0_i_455_n_0;
  wire ram_reg_bram_0_i_456_n_0;
  wire ram_reg_bram_0_i_457_n_0;
  wire ram_reg_bram_0_i_458_n_0;
  wire ram_reg_bram_0_i_459_n_0;
  wire ram_reg_bram_0_i_45_n_0;
  wire ram_reg_bram_0_i_460_n_0;
  wire ram_reg_bram_0_i_461_n_0;
  wire ram_reg_bram_0_i_462_n_0;
  wire ram_reg_bram_0_i_463_n_0;
  wire ram_reg_bram_0_i_464_n_0;
  wire ram_reg_bram_0_i_465_n_0;
  wire ram_reg_bram_0_i_466_n_0;
  wire ram_reg_bram_0_i_467_n_0;
  wire ram_reg_bram_0_i_468_n_0;
  wire ram_reg_bram_0_i_469_n_0;
  wire ram_reg_bram_0_i_46_n_0;
  wire ram_reg_bram_0_i_470_n_0;
  wire ram_reg_bram_0_i_471_n_0;
  wire ram_reg_bram_0_i_472_n_0;
  wire ram_reg_bram_0_i_473_n_0;
  wire ram_reg_bram_0_i_474_n_0;
  wire ram_reg_bram_0_i_475_n_0;
  wire ram_reg_bram_0_i_476_n_0;
  wire ram_reg_bram_0_i_477_n_0;
  wire ram_reg_bram_0_i_478_n_0;
  wire ram_reg_bram_0_i_479_n_0;
  wire ram_reg_bram_0_i_47_n_0;
  wire ram_reg_bram_0_i_480_n_0;
  wire ram_reg_bram_0_i_481_n_0;
  wire ram_reg_bram_0_i_482_n_0;
  wire ram_reg_bram_0_i_483_n_0;
  wire ram_reg_bram_0_i_484_n_0;
  wire ram_reg_bram_0_i_485_n_0;
  wire ram_reg_bram_0_i_486_n_0;
  wire ram_reg_bram_0_i_487_n_0;
  wire ram_reg_bram_0_i_488_n_0;
  wire ram_reg_bram_0_i_489_n_0;
  wire ram_reg_bram_0_i_48_n_0;
  wire [15:0]ram_reg_bram_0_i_490_0;
  wire [15:0]ram_reg_bram_0_i_490_1;
  wire ram_reg_bram_0_i_490_n_0;
  wire ram_reg_bram_0_i_491_n_0;
  wire ram_reg_bram_0_i_492_n_0;
  wire [15:0]ram_reg_bram_0_i_493_0;
  wire [15:0]ram_reg_bram_0_i_493_1;
  wire [15:0]ram_reg_bram_0_i_493_2;
  wire [15:0]ram_reg_bram_0_i_493_3;
  wire [15:0]ram_reg_bram_0_i_493_4;
  wire [15:0]ram_reg_bram_0_i_493_5;
  wire ram_reg_bram_0_i_493_n_0;
  wire ram_reg_bram_0_i_494_n_0;
  wire ram_reg_bram_0_i_495_n_0;
  wire ram_reg_bram_0_i_496_n_0;
  wire ram_reg_bram_0_i_497_n_0;
  wire ram_reg_bram_0_i_498_n_0;
  wire ram_reg_bram_0_i_499_n_0;
  wire ram_reg_bram_0_i_4_n_0;
  wire ram_reg_bram_0_i_500_n_0;
  wire ram_reg_bram_0_i_501_n_0;
  wire ram_reg_bram_0_i_502_n_0;
  wire ram_reg_bram_0_i_503_n_0;
  wire ram_reg_bram_0_i_504_n_0;
  wire ram_reg_bram_0_i_505_n_0;
  wire ram_reg_bram_0_i_506_n_0;
  wire ram_reg_bram_0_i_507_n_0;
  wire ram_reg_bram_0_i_508_n_0;
  wire ram_reg_bram_0_i_509_n_0;
  wire ram_reg_bram_0_i_510_n_0;
  wire ram_reg_bram_0_i_511_n_0;
  wire ram_reg_bram_0_i_512_n_0;
  wire ram_reg_bram_0_i_513_n_0;
  wire ram_reg_bram_0_i_514_n_0;
  wire ram_reg_bram_0_i_515_n_0;
  wire ram_reg_bram_0_i_516_n_0;
  wire ram_reg_bram_0_i_517_n_0;
  wire ram_reg_bram_0_i_518_n_0;
  wire ram_reg_bram_0_i_519_n_0;
  wire ram_reg_bram_0_i_51_n_0;
  wire ram_reg_bram_0_i_520_n_0;
  wire ram_reg_bram_0_i_521_n_0;
  wire ram_reg_bram_0_i_522_n_0;
  wire ram_reg_bram_0_i_523_n_0;
  wire ram_reg_bram_0_i_524_n_0;
  wire ram_reg_bram_0_i_525_n_0;
  wire ram_reg_bram_0_i_526_n_0;
  wire ram_reg_bram_0_i_527_n_0;
  wire ram_reg_bram_0_i_528_n_0;
  wire ram_reg_bram_0_i_529_n_0;
  wire ram_reg_bram_0_i_52_n_0;
  wire ram_reg_bram_0_i_530_n_0;
  wire ram_reg_bram_0_i_531_n_0;
  wire ram_reg_bram_0_i_532_n_0;
  wire ram_reg_bram_0_i_533_n_0;
  wire ram_reg_bram_0_i_534_n_0;
  wire ram_reg_bram_0_i_535_n_0;
  wire ram_reg_bram_0_i_536_n_0;
  wire ram_reg_bram_0_i_537_n_0;
  wire ram_reg_bram_0_i_538_n_0;
  wire ram_reg_bram_0_i_539_n_0;
  wire ram_reg_bram_0_i_53_n_0;
  wire ram_reg_bram_0_i_540_n_0;
  wire ram_reg_bram_0_i_541_n_0;
  wire ram_reg_bram_0_i_542_n_0;
  wire ram_reg_bram_0_i_543_n_0;
  wire ram_reg_bram_0_i_544_n_0;
  wire ram_reg_bram_0_i_545_n_0;
  wire ram_reg_bram_0_i_546_n_0;
  wire ram_reg_bram_0_i_547_n_0;
  wire ram_reg_bram_0_i_548_n_0;
  wire ram_reg_bram_0_i_549_n_0;
  wire ram_reg_bram_0_i_54_n_0;
  wire ram_reg_bram_0_i_550_n_0;
  wire ram_reg_bram_0_i_551_n_0;
  wire ram_reg_bram_0_i_552_n_0;
  wire ram_reg_bram_0_i_553_n_0;
  wire ram_reg_bram_0_i_554_n_0;
  wire ram_reg_bram_0_i_555_n_0;
  wire ram_reg_bram_0_i_556_n_0;
  wire ram_reg_bram_0_i_557_n_0;
  wire ram_reg_bram_0_i_558_n_0;
  wire ram_reg_bram_0_i_559_n_0;
  wire ram_reg_bram_0_i_55_n_0;
  wire ram_reg_bram_0_i_560_n_0;
  wire ram_reg_bram_0_i_561_n_0;
  wire ram_reg_bram_0_i_562_n_0;
  wire ram_reg_bram_0_i_563_n_0;
  wire ram_reg_bram_0_i_564_n_0;
  wire ram_reg_bram_0_i_565_n_0;
  wire ram_reg_bram_0_i_566_n_0;
  wire ram_reg_bram_0_i_567_n_0;
  wire ram_reg_bram_0_i_568_n_0;
  wire ram_reg_bram_0_i_569_n_0;
  wire ram_reg_bram_0_i_56_n_0;
  wire ram_reg_bram_0_i_570_n_0;
  wire ram_reg_bram_0_i_571_n_0;
  wire ram_reg_bram_0_i_572_n_0;
  wire ram_reg_bram_0_i_573_n_0;
  wire ram_reg_bram_0_i_574_n_0;
  wire ram_reg_bram_0_i_575_n_0;
  wire ram_reg_bram_0_i_576_n_0;
  wire ram_reg_bram_0_i_577_n_0;
  wire ram_reg_bram_0_i_578_n_0;
  wire ram_reg_bram_0_i_579_n_0;
  wire ram_reg_bram_0_i_580_n_0;
  wire ram_reg_bram_0_i_581_n_0;
  wire ram_reg_bram_0_i_582_n_0;
  wire ram_reg_bram_0_i_583_n_0;
  wire ram_reg_bram_0_i_584_n_0;
  wire ram_reg_bram_0_i_585_n_0;
  wire ram_reg_bram_0_i_586_n_0;
  wire ram_reg_bram_0_i_587_n_0;
  wire ram_reg_bram_0_i_588_n_0;
  wire ram_reg_bram_0_i_589_n_0;
  wire ram_reg_bram_0_i_58_n_0;
  wire ram_reg_bram_0_i_590_n_0;
  wire ram_reg_bram_0_i_591_n_0;
  wire ram_reg_bram_0_i_592_n_0;
  wire ram_reg_bram_0_i_593_n_0;
  wire ram_reg_bram_0_i_594_n_0;
  wire ram_reg_bram_0_i_595_n_0;
  wire ram_reg_bram_0_i_596_n_0;
  wire ram_reg_bram_0_i_597_n_0;
  wire ram_reg_bram_0_i_598_n_0;
  wire ram_reg_bram_0_i_599_n_0;
  wire ram_reg_bram_0_i_59_n_0;
  wire ram_reg_bram_0_i_5_n_0;
  wire ram_reg_bram_0_i_600_n_0;
  wire ram_reg_bram_0_i_601_n_0;
  wire ram_reg_bram_0_i_602_n_0;
  wire ram_reg_bram_0_i_603_n_0;
  wire ram_reg_bram_0_i_604_n_0;
  wire ram_reg_bram_0_i_605_n_0;
  wire ram_reg_bram_0_i_606_n_0;
  wire ram_reg_bram_0_i_607_n_0;
  wire ram_reg_bram_0_i_608_n_0;
  wire ram_reg_bram_0_i_609_n_0;
  wire ram_reg_bram_0_i_60_n_0;
  wire ram_reg_bram_0_i_610_n_0;
  wire ram_reg_bram_0_i_611_n_0;
  wire ram_reg_bram_0_i_612_n_0;
  wire ram_reg_bram_0_i_613_n_0;
  wire ram_reg_bram_0_i_614_n_0;
  wire ram_reg_bram_0_i_615_n_0;
  wire ram_reg_bram_0_i_616_n_0;
  wire ram_reg_bram_0_i_617_n_0;
  wire ram_reg_bram_0_i_618_n_0;
  wire ram_reg_bram_0_i_619_n_0;
  wire ram_reg_bram_0_i_61_n_0;
  wire ram_reg_bram_0_i_620_n_0;
  wire ram_reg_bram_0_i_621_n_0;
  wire ram_reg_bram_0_i_622_n_0;
  wire ram_reg_bram_0_i_623_n_0;
  wire ram_reg_bram_0_i_624_n_0;
  wire ram_reg_bram_0_i_625_n_0;
  wire ram_reg_bram_0_i_626_n_0;
  wire ram_reg_bram_0_i_627_n_0;
  wire ram_reg_bram_0_i_628_n_0;
  wire ram_reg_bram_0_i_629_n_0;
  wire ram_reg_bram_0_i_62_n_0;
  wire ram_reg_bram_0_i_630_n_0;
  wire ram_reg_bram_0_i_631_n_0;
  wire ram_reg_bram_0_i_632_n_0;
  wire ram_reg_bram_0_i_633_n_0;
  wire ram_reg_bram_0_i_634_n_0;
  wire ram_reg_bram_0_i_635_n_0;
  wire ram_reg_bram_0_i_636_n_0;
  wire ram_reg_bram_0_i_637_n_0;
  wire ram_reg_bram_0_i_638_n_0;
  wire ram_reg_bram_0_i_639_n_0;
  wire ram_reg_bram_0_i_63_n_0;
  wire ram_reg_bram_0_i_640_n_0;
  wire ram_reg_bram_0_i_641_n_0;
  wire ram_reg_bram_0_i_642_n_0;
  wire ram_reg_bram_0_i_643_n_0;
  wire ram_reg_bram_0_i_644_n_0;
  wire ram_reg_bram_0_i_645_n_0;
  wire ram_reg_bram_0_i_646_n_0;
  wire ram_reg_bram_0_i_647_n_0;
  wire ram_reg_bram_0_i_648_n_0;
  wire ram_reg_bram_0_i_649_n_0;
  wire ram_reg_bram_0_i_64_n_0;
  wire ram_reg_bram_0_i_650_n_0;
  wire ram_reg_bram_0_i_651_n_0;
  wire ram_reg_bram_0_i_652_n_0;
  wire ram_reg_bram_0_i_653_n_0;
  wire ram_reg_bram_0_i_654_n_0;
  wire ram_reg_bram_0_i_655_n_0;
  wire ram_reg_bram_0_i_656_n_0;
  wire ram_reg_bram_0_i_657_n_0;
  wire ram_reg_bram_0_i_658_n_0;
  wire ram_reg_bram_0_i_659_n_0;
  wire ram_reg_bram_0_i_65_n_0;
  wire ram_reg_bram_0_i_660_n_0;
  wire ram_reg_bram_0_i_661_n_0;
  wire ram_reg_bram_0_i_662_n_0;
  wire ram_reg_bram_0_i_663_n_0;
  wire ram_reg_bram_0_i_664_n_0;
  wire ram_reg_bram_0_i_665_n_0;
  wire ram_reg_bram_0_i_666_n_0;
  wire ram_reg_bram_0_i_667_n_0;
  wire ram_reg_bram_0_i_668_n_0;
  wire ram_reg_bram_0_i_669_n_0;
  wire ram_reg_bram_0_i_66_n_0;
  wire ram_reg_bram_0_i_670_n_0;
  wire ram_reg_bram_0_i_671_n_0;
  wire ram_reg_bram_0_i_672_n_0;
  wire ram_reg_bram_0_i_673_n_0;
  wire ram_reg_bram_0_i_674_n_0;
  wire ram_reg_bram_0_i_675_n_0;
  wire ram_reg_bram_0_i_676_n_0;
  wire ram_reg_bram_0_i_677_n_0;
  wire ram_reg_bram_0_i_678_n_0;
  wire ram_reg_bram_0_i_679_n_0;
  wire ram_reg_bram_0_i_67_n_0;
  wire ram_reg_bram_0_i_680_n_0;
  wire ram_reg_bram_0_i_681_n_0;
  wire ram_reg_bram_0_i_682_n_0;
  wire ram_reg_bram_0_i_683_n_0;
  wire ram_reg_bram_0_i_684_n_0;
  wire ram_reg_bram_0_i_685_n_0;
  wire ram_reg_bram_0_i_686_n_0;
  wire ram_reg_bram_0_i_687_n_0;
  wire ram_reg_bram_0_i_688_n_0;
  wire ram_reg_bram_0_i_689_n_0;
  wire ram_reg_bram_0_i_68_n_0;
  wire ram_reg_bram_0_i_690_n_0;
  wire ram_reg_bram_0_i_691_n_0;
  wire ram_reg_bram_0_i_692_n_0;
  wire ram_reg_bram_0_i_693_n_0;
  wire ram_reg_bram_0_i_694_n_0;
  wire ram_reg_bram_0_i_695_n_0;
  wire ram_reg_bram_0_i_696_n_0;
  wire ram_reg_bram_0_i_697_n_0;
  wire ram_reg_bram_0_i_698_n_0;
  wire ram_reg_bram_0_i_699_n_0;
  wire ram_reg_bram_0_i_69_n_0;
  wire ram_reg_bram_0_i_6_n_0;
  wire ram_reg_bram_0_i_700_n_0;
  wire ram_reg_bram_0_i_701_n_0;
  wire ram_reg_bram_0_i_702_n_0;
  wire ram_reg_bram_0_i_703_n_0;
  wire ram_reg_bram_0_i_704_n_0;
  wire ram_reg_bram_0_i_705_n_0;
  wire ram_reg_bram_0_i_706_n_0;
  wire ram_reg_bram_0_i_707_n_0;
  wire ram_reg_bram_0_i_708_n_0;
  wire ram_reg_bram_0_i_709_n_0;
  wire ram_reg_bram_0_i_70_n_0;
  wire ram_reg_bram_0_i_710_n_0;
  wire ram_reg_bram_0_i_711_n_0;
  wire ram_reg_bram_0_i_712_n_0;
  wire ram_reg_bram_0_i_713_n_0;
  wire ram_reg_bram_0_i_714_n_0;
  wire ram_reg_bram_0_i_715_n_0;
  wire ram_reg_bram_0_i_716_n_0;
  wire ram_reg_bram_0_i_717_n_0;
  wire ram_reg_bram_0_i_718_n_0;
  wire ram_reg_bram_0_i_719_n_0;
  wire ram_reg_bram_0_i_71_n_0;
  wire ram_reg_bram_0_i_720_n_0;
  wire ram_reg_bram_0_i_721_n_0;
  wire ram_reg_bram_0_i_722_n_0;
  wire ram_reg_bram_0_i_723_n_0;
  wire ram_reg_bram_0_i_724_n_0;
  wire ram_reg_bram_0_i_725_n_0;
  wire ram_reg_bram_0_i_726_n_0;
  wire ram_reg_bram_0_i_727_n_0;
  wire ram_reg_bram_0_i_728_n_0;
  wire ram_reg_bram_0_i_729_n_0;
  wire ram_reg_bram_0_i_72_n_0;
  wire ram_reg_bram_0_i_730_n_0;
  wire ram_reg_bram_0_i_731_n_0;
  wire ram_reg_bram_0_i_732_n_0;
  wire [15:0]ram_reg_bram_0_i_733_0;
  wire [15:0]ram_reg_bram_0_i_733_1;
  wire ram_reg_bram_0_i_733_n_0;
  wire ram_reg_bram_0_i_734_n_0;
  wire ram_reg_bram_0_i_735_n_0;
  wire ram_reg_bram_0_i_736_n_0;
  wire ram_reg_bram_0_i_737_n_0;
  wire ram_reg_bram_0_i_738_n_0;
  wire ram_reg_bram_0_i_739_n_0;
  wire ram_reg_bram_0_i_73_n_0;
  wire ram_reg_bram_0_i_740_n_0;
  wire ram_reg_bram_0_i_741_n_0;
  wire ram_reg_bram_0_i_742_n_0;
  wire ram_reg_bram_0_i_743_n_0;
  wire ram_reg_bram_0_i_744_n_0;
  wire ram_reg_bram_0_i_745_n_0;
  wire ram_reg_bram_0_i_746_n_0;
  wire ram_reg_bram_0_i_747_n_0;
  wire ram_reg_bram_0_i_748_n_0;
  wire ram_reg_bram_0_i_749_n_0;
  wire ram_reg_bram_0_i_74_n_0;
  wire ram_reg_bram_0_i_750_n_0;
  wire ram_reg_bram_0_i_751_n_0;
  wire ram_reg_bram_0_i_752_n_0;
  wire ram_reg_bram_0_i_753_n_0;
  wire ram_reg_bram_0_i_754_n_0;
  wire ram_reg_bram_0_i_755_n_0;
  wire ram_reg_bram_0_i_756_n_0;
  wire ram_reg_bram_0_i_757_n_0;
  wire ram_reg_bram_0_i_758_n_0;
  wire ram_reg_bram_0_i_759_n_0;
  wire ram_reg_bram_0_i_75_n_0;
  wire ram_reg_bram_0_i_760_n_0;
  wire ram_reg_bram_0_i_761_n_0;
  wire ram_reg_bram_0_i_762_n_0;
  wire ram_reg_bram_0_i_763_n_0;
  wire ram_reg_bram_0_i_764_n_0;
  wire ram_reg_bram_0_i_765_n_0;
  wire ram_reg_bram_0_i_766_n_0;
  wire ram_reg_bram_0_i_767_n_0;
  wire ram_reg_bram_0_i_768_n_0;
  wire ram_reg_bram_0_i_769_n_0;
  wire [1:0]ram_reg_bram_0_i_76_0;
  wire ram_reg_bram_0_i_76_n_0;
  wire ram_reg_bram_0_i_770_n_0;
  wire ram_reg_bram_0_i_771_n_0;
  wire ram_reg_bram_0_i_772_n_0;
  wire ram_reg_bram_0_i_773_n_0;
  wire ram_reg_bram_0_i_774_n_0;
  wire ram_reg_bram_0_i_775_n_0;
  wire ram_reg_bram_0_i_776_n_0;
  wire ram_reg_bram_0_i_777_n_0;
  wire ram_reg_bram_0_i_778_n_0;
  wire ram_reg_bram_0_i_779_n_0;
  wire ram_reg_bram_0_i_77_n_0;
  wire ram_reg_bram_0_i_780_n_0;
  wire ram_reg_bram_0_i_781_n_0;
  wire ram_reg_bram_0_i_782_n_0;
  wire ram_reg_bram_0_i_783_n_0;
  wire ram_reg_bram_0_i_784_n_0;
  wire ram_reg_bram_0_i_785_n_0;
  wire ram_reg_bram_0_i_786_n_0;
  wire ram_reg_bram_0_i_787_n_0;
  wire ram_reg_bram_0_i_788_n_0;
  wire ram_reg_bram_0_i_789_n_0;
  wire ram_reg_bram_0_i_78_n_0;
  wire ram_reg_bram_0_i_790_n_0;
  wire ram_reg_bram_0_i_791_n_0;
  wire ram_reg_bram_0_i_792_n_0;
  wire ram_reg_bram_0_i_793_n_0;
  wire ram_reg_bram_0_i_794_n_0;
  wire ram_reg_bram_0_i_795_n_0;
  wire ram_reg_bram_0_i_796_n_0;
  wire ram_reg_bram_0_i_797_n_0;
  wire ram_reg_bram_0_i_798_n_0;
  wire ram_reg_bram_0_i_799_n_0;
  wire ram_reg_bram_0_i_79_n_0;
  wire ram_reg_bram_0_i_7_n_0;
  wire ram_reg_bram_0_i_800_n_0;
  wire ram_reg_bram_0_i_801_n_0;
  wire ram_reg_bram_0_i_802_n_0;
  wire ram_reg_bram_0_i_803_n_0;
  wire ram_reg_bram_0_i_804_n_0;
  wire ram_reg_bram_0_i_805_n_0;
  wire ram_reg_bram_0_i_806_n_0;
  wire ram_reg_bram_0_i_807_n_0;
  wire ram_reg_bram_0_i_808_n_0;
  wire ram_reg_bram_0_i_809_n_0;
  wire ram_reg_bram_0_i_80_n_0;
  wire ram_reg_bram_0_i_810_n_0;
  wire ram_reg_bram_0_i_811_n_0;
  wire ram_reg_bram_0_i_812_n_0;
  wire ram_reg_bram_0_i_813_n_0;
  wire ram_reg_bram_0_i_814_n_0;
  wire ram_reg_bram_0_i_815_n_0;
  wire ram_reg_bram_0_i_816_n_0;
  wire ram_reg_bram_0_i_817_n_0;
  wire ram_reg_bram_0_i_818_n_0;
  wire ram_reg_bram_0_i_819_n_0;
  wire ram_reg_bram_0_i_81_n_0;
  wire ram_reg_bram_0_i_820_n_0;
  wire ram_reg_bram_0_i_821_n_0;
  wire ram_reg_bram_0_i_822_n_0;
  wire ram_reg_bram_0_i_823_n_0;
  wire ram_reg_bram_0_i_824_n_0;
  wire ram_reg_bram_0_i_825_n_0;
  wire ram_reg_bram_0_i_826_n_0;
  wire ram_reg_bram_0_i_827_n_0;
  wire ram_reg_bram_0_i_828_n_0;
  wire ram_reg_bram_0_i_829_n_0;
  wire ram_reg_bram_0_i_82_n_0;
  wire ram_reg_bram_0_i_830_n_0;
  wire ram_reg_bram_0_i_831_n_0;
  wire ram_reg_bram_0_i_832_n_0;
  wire ram_reg_bram_0_i_833_n_0;
  wire ram_reg_bram_0_i_834_n_0;
  wire ram_reg_bram_0_i_835_n_0;
  wire ram_reg_bram_0_i_836_n_0;
  wire ram_reg_bram_0_i_837_n_0;
  wire ram_reg_bram_0_i_838_n_0;
  wire ram_reg_bram_0_i_839_n_0;
  wire ram_reg_bram_0_i_83_n_0;
  wire ram_reg_bram_0_i_840_n_0;
  wire ram_reg_bram_0_i_841_n_0;
  wire ram_reg_bram_0_i_842_n_0;
  wire ram_reg_bram_0_i_843_n_0;
  wire ram_reg_bram_0_i_844_n_0;
  wire ram_reg_bram_0_i_845_n_0;
  wire ram_reg_bram_0_i_846_n_0;
  wire ram_reg_bram_0_i_847_n_0;
  wire ram_reg_bram_0_i_848_n_0;
  wire ram_reg_bram_0_i_849_n_0;
  wire ram_reg_bram_0_i_84_n_0;
  wire ram_reg_bram_0_i_850_n_0;
  wire ram_reg_bram_0_i_851_n_0;
  wire ram_reg_bram_0_i_852_n_0;
  wire ram_reg_bram_0_i_853_n_0;
  wire ram_reg_bram_0_i_854_n_0;
  wire ram_reg_bram_0_i_855_n_0;
  wire ram_reg_bram_0_i_856_n_0;
  wire ram_reg_bram_0_i_857_n_0;
  wire ram_reg_bram_0_i_858_n_0;
  wire ram_reg_bram_0_i_859_n_0;
  wire ram_reg_bram_0_i_85_n_0;
  wire ram_reg_bram_0_i_860_n_0;
  wire ram_reg_bram_0_i_861_n_0;
  wire ram_reg_bram_0_i_862_n_0;
  wire ram_reg_bram_0_i_863_n_0;
  wire ram_reg_bram_0_i_864_n_0;
  wire ram_reg_bram_0_i_865_n_0;
  wire ram_reg_bram_0_i_866_n_0;
  wire ram_reg_bram_0_i_867_n_0;
  wire ram_reg_bram_0_i_868_n_0;
  wire ram_reg_bram_0_i_869_n_0;
  wire ram_reg_bram_0_i_86_n_0;
  wire ram_reg_bram_0_i_870_n_0;
  wire ram_reg_bram_0_i_871_n_0;
  wire ram_reg_bram_0_i_872_n_0;
  wire ram_reg_bram_0_i_873_n_0;
  wire ram_reg_bram_0_i_874_n_0;
  wire ram_reg_bram_0_i_875_n_0;
  wire ram_reg_bram_0_i_876_n_0;
  wire ram_reg_bram_0_i_877_n_0;
  wire ram_reg_bram_0_i_878_n_0;
  wire ram_reg_bram_0_i_879_n_0;
  wire ram_reg_bram_0_i_87_n_0;
  wire ram_reg_bram_0_i_880_n_0;
  wire ram_reg_bram_0_i_881_n_0;
  wire ram_reg_bram_0_i_882_n_0;
  wire ram_reg_bram_0_i_883_n_0;
  wire ram_reg_bram_0_i_884_n_0;
  wire ram_reg_bram_0_i_885_n_0;
  wire ram_reg_bram_0_i_886_n_0;
  wire ram_reg_bram_0_i_887_n_0;
  wire ram_reg_bram_0_i_888_n_0;
  wire ram_reg_bram_0_i_889_n_0;
  wire ram_reg_bram_0_i_88_n_0;
  wire ram_reg_bram_0_i_890_n_0;
  wire ram_reg_bram_0_i_891_n_0;
  wire ram_reg_bram_0_i_892_n_0;
  wire ram_reg_bram_0_i_893_n_0;
  wire ram_reg_bram_0_i_894_n_0;
  wire ram_reg_bram_0_i_895_n_0;
  wire ram_reg_bram_0_i_896_n_0;
  wire ram_reg_bram_0_i_897_n_0;
  wire ram_reg_bram_0_i_898_n_0;
  wire ram_reg_bram_0_i_899_n_0;
  wire ram_reg_bram_0_i_89_n_0;
  wire ram_reg_bram_0_i_8_n_0;
  wire ram_reg_bram_0_i_900_n_0;
  wire ram_reg_bram_0_i_901_n_0;
  wire ram_reg_bram_0_i_902_n_0;
  wire [15:0]ram_reg_bram_0_i_903_0;
  wire ram_reg_bram_0_i_903_n_0;
  wire ram_reg_bram_0_i_904_n_0;
  wire ram_reg_bram_0_i_905_n_0;
  wire ram_reg_bram_0_i_906_n_0;
  wire ram_reg_bram_0_i_907_n_0;
  wire ram_reg_bram_0_i_908_n_0;
  wire ram_reg_bram_0_i_909_n_0;
  wire ram_reg_bram_0_i_90_n_0;
  wire ram_reg_bram_0_i_910_n_0;
  wire ram_reg_bram_0_i_911_n_0;
  wire ram_reg_bram_0_i_912_n_0;
  wire ram_reg_bram_0_i_913_n_0;
  wire ram_reg_bram_0_i_914_n_0;
  wire ram_reg_bram_0_i_915_n_0;
  wire ram_reg_bram_0_i_916_n_0;
  wire ram_reg_bram_0_i_917_n_0;
  wire ram_reg_bram_0_i_918_n_0;
  wire ram_reg_bram_0_i_919_n_0;
  wire ram_reg_bram_0_i_91_n_0;
  wire ram_reg_bram_0_i_920_n_0;
  wire ram_reg_bram_0_i_921_n_0;
  wire ram_reg_bram_0_i_922_n_0;
  wire ram_reg_bram_0_i_923_n_0;
  wire ram_reg_bram_0_i_924_n_0;
  wire ram_reg_bram_0_i_925_n_0;
  wire ram_reg_bram_0_i_926_n_0;
  wire ram_reg_bram_0_i_927_n_0;
  wire ram_reg_bram_0_i_928_n_0;
  wire ram_reg_bram_0_i_929_n_0;
  wire ram_reg_bram_0_i_92_n_0;
  wire ram_reg_bram_0_i_930_n_0;
  wire ram_reg_bram_0_i_931_n_0;
  wire ram_reg_bram_0_i_932_n_0;
  wire ram_reg_bram_0_i_933_n_0;
  wire ram_reg_bram_0_i_934_n_0;
  wire ram_reg_bram_0_i_935_n_0;
  wire ram_reg_bram_0_i_936_n_0;
  wire ram_reg_bram_0_i_937_n_0;
  wire ram_reg_bram_0_i_938_n_0;
  wire ram_reg_bram_0_i_939_n_0;
  wire ram_reg_bram_0_i_93_n_0;
  wire ram_reg_bram_0_i_940_n_0;
  wire ram_reg_bram_0_i_941_n_0;
  wire ram_reg_bram_0_i_942_n_0;
  wire ram_reg_bram_0_i_943_n_0;
  wire ram_reg_bram_0_i_944_n_0;
  wire ram_reg_bram_0_i_945_n_0;
  wire ram_reg_bram_0_i_946_n_0;
  wire ram_reg_bram_0_i_947_n_0;
  wire ram_reg_bram_0_i_948_n_0;
  wire ram_reg_bram_0_i_949_n_0;
  wire ram_reg_bram_0_i_94_n_0;
  wire ram_reg_bram_0_i_950_n_0;
  wire ram_reg_bram_0_i_951_n_0;
  wire ram_reg_bram_0_i_952_n_0;
  wire ram_reg_bram_0_i_953_n_0;
  wire ram_reg_bram_0_i_954_n_0;
  wire ram_reg_bram_0_i_955_n_0;
  wire ram_reg_bram_0_i_956_n_0;
  wire ram_reg_bram_0_i_957_n_0;
  wire ram_reg_bram_0_i_958_n_0;
  wire ram_reg_bram_0_i_959_n_0;
  wire ram_reg_bram_0_i_95_n_0;
  wire ram_reg_bram_0_i_960_n_0;
  wire ram_reg_bram_0_i_961_n_0;
  wire ram_reg_bram_0_i_962_n_0;
  wire ram_reg_bram_0_i_963_n_0;
  wire ram_reg_bram_0_i_964_n_0;
  wire ram_reg_bram_0_i_965_n_0;
  wire ram_reg_bram_0_i_966_n_0;
  wire ram_reg_bram_0_i_967_n_0;
  wire ram_reg_bram_0_i_968_n_0;
  wire ram_reg_bram_0_i_969_n_0;
  wire ram_reg_bram_0_i_96_n_0;
  wire ram_reg_bram_0_i_970_n_0;
  wire ram_reg_bram_0_i_971_n_0;
  wire ram_reg_bram_0_i_972_n_0;
  wire ram_reg_bram_0_i_973_n_0;
  wire ram_reg_bram_0_i_974_n_0;
  wire ram_reg_bram_0_i_975_n_0;
  wire ram_reg_bram_0_i_976_n_0;
  wire ram_reg_bram_0_i_977_n_0;
  wire ram_reg_bram_0_i_978_n_0;
  wire ram_reg_bram_0_i_979_n_0;
  wire ram_reg_bram_0_i_97_n_0;
  wire ram_reg_bram_0_i_980_n_0;
  wire ram_reg_bram_0_i_981_n_0;
  wire ram_reg_bram_0_i_982_n_0;
  wire ram_reg_bram_0_i_983_n_0;
  wire ram_reg_bram_0_i_984_n_0;
  wire ram_reg_bram_0_i_985_n_0;
  wire ram_reg_bram_0_i_986_n_0;
  wire ram_reg_bram_0_i_987_n_0;
  wire ram_reg_bram_0_i_988_n_0;
  wire ram_reg_bram_0_i_989_n_0;
  wire ram_reg_bram_0_i_98_n_0;
  wire ram_reg_bram_0_i_990_n_0;
  wire ram_reg_bram_0_i_991_n_0;
  wire ram_reg_bram_0_i_992_n_0;
  wire ram_reg_bram_0_i_993_n_0;
  wire ram_reg_bram_0_i_994_n_0;
  wire ram_reg_bram_0_i_995_n_0;
  wire ram_reg_bram_0_i_996_n_0;
  wire ram_reg_bram_0_i_997_n_0;
  wire ram_reg_bram_0_i_998_n_0;
  wire ram_reg_bram_0_i_999_n_0;
  wire ram_reg_bram_0_i_99_n_0;
  wire ram_reg_bram_0_i_9_n_0;
  wire [16:0]\reg_625_reg[14] ;
  wire \reg_658_reg[0] ;
  wire [17:0]\reg_731_reg[14] ;
  wire [15:1]tmp105_cast_fu_1591_p1__0;
  wire \tmp19_reg_2682[15]_i_10_n_0 ;
  wire \tmp19_reg_2682[15]_i_11_n_0 ;
  wire \tmp19_reg_2682[15]_i_12_n_0 ;
  wire \tmp19_reg_2682[15]_i_13_n_0 ;
  wire \tmp19_reg_2682[15]_i_14_n_0 ;
  wire \tmp19_reg_2682[15]_i_15_n_0 ;
  wire \tmp19_reg_2682[15]_i_16_n_0 ;
  wire \tmp19_reg_2682[15]_i_17_n_0 ;
  wire \tmp19_reg_2682[15]_i_18_n_0 ;
  wire \tmp19_reg_2682[15]_i_19_n_0 ;
  wire \tmp19_reg_2682[15]_i_20_n_0 ;
  wire \tmp19_reg_2682[15]_i_21_n_0 ;
  wire \tmp19_reg_2682[15]_i_22_n_0 ;
  wire \tmp19_reg_2682[15]_i_23_n_0 ;
  wire \tmp19_reg_2682[15]_i_24_n_0 ;
  wire \tmp19_reg_2682[15]_i_25_n_0 ;
  wire \tmp19_reg_2682[15]_i_2_n_0 ;
  wire \tmp19_reg_2682[15]_i_3_n_0 ;
  wire \tmp19_reg_2682[15]_i_4_n_0 ;
  wire \tmp19_reg_2682[15]_i_5_n_0 ;
  wire \tmp19_reg_2682[15]_i_6_n_0 ;
  wire \tmp19_reg_2682[15]_i_7_n_0 ;
  wire \tmp19_reg_2682[15]_i_8_n_0 ;
  wire \tmp19_reg_2682[15]_i_9_n_0 ;
  wire \tmp19_reg_2682[17]_i_2_n_0 ;
  wire \tmp19_reg_2682[17]_i_3_n_0 ;
  wire \tmp19_reg_2682[17]_i_4_n_0 ;
  wire \tmp19_reg_2682[17]_i_5_n_0 ;
  wire \tmp19_reg_2682[7]_i_10_n_0 ;
  wire \tmp19_reg_2682[7]_i_11_n_0 ;
  wire \tmp19_reg_2682[7]_i_12_n_0 ;
  wire \tmp19_reg_2682[7]_i_13_n_0 ;
  wire \tmp19_reg_2682[7]_i_14_n_0 ;
  wire \tmp19_reg_2682[7]_i_15_n_0 ;
  wire \tmp19_reg_2682[7]_i_16_n_0 ;
  wire \tmp19_reg_2682[7]_i_17_n_0 ;
  wire \tmp19_reg_2682[7]_i_18_n_0 ;
  wire \tmp19_reg_2682[7]_i_19_n_0 ;
  wire \tmp19_reg_2682[7]_i_20_n_0 ;
  wire \tmp19_reg_2682[7]_i_21_n_0 ;
  wire \tmp19_reg_2682[7]_i_2_n_0 ;
  wire \tmp19_reg_2682[7]_i_3_n_0 ;
  wire \tmp19_reg_2682[7]_i_4_n_0 ;
  wire \tmp19_reg_2682[7]_i_5_n_0 ;
  wire \tmp19_reg_2682[7]_i_6_n_0 ;
  wire \tmp19_reg_2682[7]_i_7_n_0 ;
  wire \tmp19_reg_2682[7]_i_8_n_0 ;
  wire \tmp19_reg_2682[7]_i_9_n_0 ;
  wire [15:0]\tmp19_reg_2682_reg[15] ;
  wire \tmp19_reg_2682_reg[15]_i_1_n_0 ;
  wire \tmp19_reg_2682_reg[15]_i_1_n_1 ;
  wire \tmp19_reg_2682_reg[15]_i_1_n_2 ;
  wire \tmp19_reg_2682_reg[15]_i_1_n_3 ;
  wire \tmp19_reg_2682_reg[15]_i_1_n_4 ;
  wire \tmp19_reg_2682_reg[15]_i_1_n_5 ;
  wire \tmp19_reg_2682_reg[15]_i_1_n_6 ;
  wire \tmp19_reg_2682_reg[15]_i_1_n_7 ;
  wire [15:0]\tmp19_reg_2682_reg[17] ;
  wire [15:0]\tmp19_reg_2682_reg[17]_0 ;
  wire \tmp19_reg_2682_reg[17]_i_1_n_7 ;
  wire \tmp19_reg_2682_reg[7]_i_1_n_0 ;
  wire \tmp19_reg_2682_reg[7]_i_1_n_1 ;
  wire \tmp19_reg_2682_reg[7]_i_1_n_2 ;
  wire \tmp19_reg_2682_reg[7]_i_1_n_3 ;
  wire \tmp19_reg_2682_reg[7]_i_1_n_4 ;
  wire \tmp19_reg_2682_reg[7]_i_1_n_5 ;
  wire \tmp19_reg_2682_reg[7]_i_1_n_6 ;
  wire \tmp19_reg_2682_reg[7]_i_1_n_7 ;
  wire [16:0]tmp610_fu_1567_p2;
  wire [16:0]tmp65_fu_1288_p2;
  wire [15:1]tmp71_cast_fu_1136_p1__0;
  wire [16:1]tmp81_cast_fu_1190_p1__0;
  wire [15:0]tmp85_fu_1367_p2;
  wire [7:3]\NLW_add_ln66_34_reg_2652_reg[27]_i_1_CO_UNCONNECTED ;
  wire [7:4]\NLW_add_ln66_34_reg_2652_reg[27]_i_1_O_UNCONNECTED ;
  wire [7:1]\NLW_add_ln66_34_reg_2652_reg[27]_i_11_CO_UNCONNECTED ;
  wire [7:0]\NLW_add_ln66_34_reg_2652_reg[27]_i_11_O_UNCONNECTED ;
  wire [7:7]NLW_p_reg_reg_i_19_CO_UNCONNECTED;
  wire [7:3]NLW_p_reg_reg_i_19__0_CO_UNCONNECTED;
  wire [7:4]NLW_p_reg_reg_i_19__0_O_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_i_2_CO_UNCONNECTED;
  wire [7:1]NLW_p_reg_reg_i_2_O_UNCONNECTED;
  wire [7:6]NLW_p_reg_reg_i_2__1_CO_UNCONNECTED;
  wire [7:7]NLW_p_reg_reg_i_2__1_O_UNCONNECTED;
  wire [7:6]NLW_p_reg_reg_i_36_CO_UNCONNECTED;
  wire [7:7]NLW_p_reg_reg_i_36_O_UNCONNECTED;
  wire [7:1]NLW_p_reg_reg_i_49_CO_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_i_49_O_UNCONNECTED;
  wire [0:0]NLW_p_reg_reg_i_4__1_O_UNCONNECTED;
  wire [7:1]NLW_p_reg_reg_i_74_CO_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_i_74_O_UNCONNECTED;
  wire [7:1]NLW_p_reg_reg_i_75__0_CO_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_i_75__0_O_UNCONNECTED;
  wire [7:1]NLW_p_reg_reg_i_7__1_CO_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_i_7__1_O_UNCONNECTED;
  wire [15:0]NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;
  wire [7:1]\NLW_tmp19_reg_2682_reg[17]_i_1_CO_UNCONNECTED ;
  wire [7:2]\NLW_tmp19_reg_2682_reg[17]_i_1_O_UNCONNECTED ;

  LUT1 #(
    .INIT(2'h1)) 
    ad_carry__0_i_1
       (.I0(DOUTADOUT[15]),
        .O(ram_reg_bram_0_5));
  LUT2 #(
    .INIT(4'h6)) 
    ad_carry__0_i_2
       (.I0(DOUTADOUT[15]),
        .I1(ad_carry__0[15]),
        .O(S[7]));
  LUT2 #(
    .INIT(4'h6)) 
    ad_carry__0_i_3
       (.I0(DOUTADOUT[14]),
        .I1(ad_carry__0[14]),
        .O(S[6]));
  LUT2 #(
    .INIT(4'h6)) 
    ad_carry__0_i_4
       (.I0(DOUTADOUT[13]),
        .I1(ad_carry__0[13]),
        .O(S[5]));
  LUT2 #(
    .INIT(4'h6)) 
    ad_carry__0_i_5
       (.I0(DOUTADOUT[12]),
        .I1(ad_carry__0[12]),
        .O(S[4]));
  LUT2 #(
    .INIT(4'h6)) 
    ad_carry__0_i_6
       (.I0(DOUTADOUT[11]),
        .I1(ad_carry__0[11]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h6)) 
    ad_carry__0_i_7
       (.I0(DOUTADOUT[10]),
        .I1(ad_carry__0[10]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h6)) 
    ad_carry__0_i_8
       (.I0(DOUTADOUT[9]),
        .I1(ad_carry__0[9]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h6)) 
    ad_carry__0_i_9
       (.I0(DOUTADOUT[8]),
        .I1(ad_carry__0[8]),
        .O(S[0]));
  LUT2 #(
    .INIT(4'h6)) 
    ad_carry_i_1
       (.I0(DOUTADOUT[7]),
        .I1(ad_carry__0[7]),
        .O(ram_reg_bram_0_24[7]));
  LUT2 #(
    .INIT(4'h6)) 
    ad_carry_i_2
       (.I0(DOUTADOUT[6]),
        .I1(ad_carry__0[6]),
        .O(ram_reg_bram_0_24[6]));
  LUT2 #(
    .INIT(4'h6)) 
    ad_carry_i_3
       (.I0(DOUTADOUT[5]),
        .I1(ad_carry__0[5]),
        .O(ram_reg_bram_0_24[5]));
  LUT2 #(
    .INIT(4'h6)) 
    ad_carry_i_4
       (.I0(DOUTADOUT[4]),
        .I1(ad_carry__0[4]),
        .O(ram_reg_bram_0_24[4]));
  LUT2 #(
    .INIT(4'h6)) 
    ad_carry_i_5
       (.I0(DOUTADOUT[3]),
        .I1(ad_carry__0[3]),
        .O(ram_reg_bram_0_24[3]));
  LUT2 #(
    .INIT(4'h6)) 
    ad_carry_i_6
       (.I0(DOUTADOUT[2]),
        .I1(ad_carry__0[2]),
        .O(ram_reg_bram_0_24[2]));
  LUT2 #(
    .INIT(4'h6)) 
    ad_carry_i_7
       (.I0(DOUTADOUT[1]),
        .I1(ad_carry__0[1]),
        .O(ram_reg_bram_0_24[1]));
  LUT2 #(
    .INIT(4'h6)) 
    ad_carry_i_8
       (.I0(DOUTADOUT[0]),
        .I1(ad_carry__0[0]),
        .O(ram_reg_bram_0_24[0]));
  LUT6 #(
    .INIT(64'h6996696996966996)) 
    \add_ln66_34_reg_2652[15]_i_10 
       (.I0(\add_ln66_34_reg_2652[15]_i_2_n_0 ),
        .I1(tmp85_fu_1367_p2[9]),
        .I2(\add_ln66_34_reg_2652[23]_i_26_n_0 ),
        .I3(\add_ln66_34_reg_2652_reg[23]_0 [6]),
        .I4(tmp85_fu_1367_p2[11]),
        .I5(Q[14]),
        .O(\add_ln66_34_reg_2652[15]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h6996696996966996)) 
    \add_ln66_34_reg_2652[15]_i_11 
       (.I0(\add_ln66_34_reg_2652[15]_i_3_n_0 ),
        .I1(tmp85_fu_1367_p2[8]),
        .I2(\add_ln66_34_reg_2652[15]_i_18_n_0 ),
        .I3(\add_ln66_34_reg_2652_reg[23]_0 [5]),
        .I4(tmp85_fu_1367_p2[10]),
        .I5(Q[13]),
        .O(\add_ln66_34_reg_2652[15]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h6996696996966996)) 
    \add_ln66_34_reg_2652[15]_i_12 
       (.I0(\add_ln66_34_reg_2652[15]_i_4_n_0 ),
        .I1(tmp85_fu_1367_p2[7]),
        .I2(\add_ln66_34_reg_2652[15]_i_20_n_0 ),
        .I3(\add_ln66_34_reg_2652_reg[23]_0 [4]),
        .I4(tmp85_fu_1367_p2[9]),
        .I5(Q[12]),
        .O(\add_ln66_34_reg_2652[15]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h6996696996966996)) 
    \add_ln66_34_reg_2652[15]_i_13 
       (.I0(\add_ln66_34_reg_2652[15]_i_5_n_0 ),
        .I1(tmp85_fu_1367_p2[6]),
        .I2(\add_ln66_34_reg_2652[15]_i_21_n_0 ),
        .I3(\add_ln66_34_reg_2652_reg[23]_0 [3]),
        .I4(tmp85_fu_1367_p2[8]),
        .I5(Q[11]),
        .O(\add_ln66_34_reg_2652[15]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h6996696996966996)) 
    \add_ln66_34_reg_2652[15]_i_14 
       (.I0(\add_ln66_34_reg_2652[15]_i_6_n_0 ),
        .I1(tmp85_fu_1367_p2[5]),
        .I2(\add_ln66_34_reg_2652[15]_i_22_n_0 ),
        .I3(\add_ln66_34_reg_2652_reg[23]_0 [2]),
        .I4(tmp85_fu_1367_p2[7]),
        .I5(Q[10]),
        .O(\add_ln66_34_reg_2652[15]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h6996696996966996)) 
    \add_ln66_34_reg_2652[15]_i_15 
       (.I0(\add_ln66_34_reg_2652[15]_i_7_n_0 ),
        .I1(tmp85_fu_1367_p2[4]),
        .I2(\add_ln66_34_reg_2652[15]_i_23_n_0 ),
        .I3(\add_ln66_34_reg_2652_reg[23]_0 [1]),
        .I4(tmp85_fu_1367_p2[6]),
        .I5(Q[9]),
        .O(\add_ln66_34_reg_2652[15]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h6996696996966996)) 
    \add_ln66_34_reg_2652[15]_i_16 
       (.I0(\add_ln66_34_reg_2652[15]_i_8_n_0 ),
        .I1(tmp85_fu_1367_p2[3]),
        .I2(\add_ln66_34_reg_2652[15]_i_24_n_0 ),
        .I3(\add_ln66_34_reg_2652_reg[23]_0 [0]),
        .I4(tmp85_fu_1367_p2[5]),
        .I5(Q[8]),
        .O(\add_ln66_34_reg_2652[15]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h6996696996966996)) 
    \add_ln66_34_reg_2652[15]_i_17 
       (.I0(\add_ln66_34_reg_2652[15]_i_9_n_0 ),
        .I1(tmp85_fu_1367_p2[2]),
        .I2(\add_ln66_34_reg_2652[15]_i_25_n_0 ),
        .I3(O[4]),
        .I4(tmp85_fu_1367_p2[4]),
        .I5(Q[7]),
        .O(\add_ln66_34_reg_2652[15]_i_17_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln66_34_reg_2652[15]_i_18 
       (.I0(\add_ln66_34_reg_2652_reg[23]_0 [6]),
        .I1(Q[14]),
        .I2(tmp85_fu_1367_p2[11]),
        .O(\add_ln66_34_reg_2652[15]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'h71771171)) 
    \add_ln66_34_reg_2652[15]_i_2 
       (.I0(tmp85_fu_1367_p2[8]),
        .I1(\add_ln66_34_reg_2652[15]_i_18_n_0 ),
        .I2(\add_ln66_34_reg_2652_reg[23]_0 [5]),
        .I3(tmp85_fu_1367_p2[10]),
        .I4(Q[13]),
        .O(\add_ln66_34_reg_2652[15]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln66_34_reg_2652[15]_i_20 
       (.I0(\add_ln66_34_reg_2652_reg[23]_0 [5]),
        .I1(Q[13]),
        .I2(tmp85_fu_1367_p2[10]),
        .O(\add_ln66_34_reg_2652[15]_i_20_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln66_34_reg_2652[15]_i_21 
       (.I0(\add_ln66_34_reg_2652_reg[23]_0 [4]),
        .I1(Q[12]),
        .I2(tmp85_fu_1367_p2[9]),
        .O(\add_ln66_34_reg_2652[15]_i_21_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln66_34_reg_2652[15]_i_22 
       (.I0(\add_ln66_34_reg_2652_reg[23]_0 [3]),
        .I1(Q[11]),
        .I2(tmp85_fu_1367_p2[8]),
        .O(\add_ln66_34_reg_2652[15]_i_22_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln66_34_reg_2652[15]_i_23 
       (.I0(\add_ln66_34_reg_2652_reg[23]_0 [2]),
        .I1(Q[10]),
        .I2(tmp85_fu_1367_p2[7]),
        .O(\add_ln66_34_reg_2652[15]_i_23_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln66_34_reg_2652[15]_i_24 
       (.I0(\add_ln66_34_reg_2652_reg[23]_0 [1]),
        .I1(Q[9]),
        .I2(tmp85_fu_1367_p2[6]),
        .O(\add_ln66_34_reg_2652[15]_i_24_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln66_34_reg_2652[15]_i_25 
       (.I0(\add_ln66_34_reg_2652_reg[23]_0 [0]),
        .I1(Q[8]),
        .I2(tmp85_fu_1367_p2[5]),
        .O(\add_ln66_34_reg_2652[15]_i_25_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln66_34_reg_2652[15]_i_27 
       (.I0(A[7]),
        .I1(\add_ln66_34_reg_2652_reg[23]_i_19_0 [7]),
        .O(\add_ln66_34_reg_2652[15]_i_27_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln66_34_reg_2652[15]_i_28 
       (.I0(A[6]),
        .I1(\add_ln66_34_reg_2652_reg[23]_i_19_0 [6]),
        .O(\add_ln66_34_reg_2652[15]_i_28_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln66_34_reg_2652[15]_i_29 
       (.I0(A[5]),
        .I1(\add_ln66_34_reg_2652_reg[23]_i_19_0 [5]),
        .O(\add_ln66_34_reg_2652[15]_i_29_n_0 ));
  LUT5 #(
    .INIT(32'h71771171)) 
    \add_ln66_34_reg_2652[15]_i_3 
       (.I0(tmp85_fu_1367_p2[7]),
        .I1(\add_ln66_34_reg_2652[15]_i_20_n_0 ),
        .I2(\add_ln66_34_reg_2652_reg[23]_0 [4]),
        .I3(tmp85_fu_1367_p2[9]),
        .I4(Q[12]),
        .O(\add_ln66_34_reg_2652[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln66_34_reg_2652[15]_i_30 
       (.I0(A[4]),
        .I1(\add_ln66_34_reg_2652_reg[23]_i_19_0 [4]),
        .O(\add_ln66_34_reg_2652[15]_i_30_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln66_34_reg_2652[15]_i_31 
       (.I0(A[3]),
        .I1(\add_ln66_34_reg_2652_reg[23]_i_19_0 [3]),
        .O(\add_ln66_34_reg_2652[15]_i_31_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln66_34_reg_2652[15]_i_32 
       (.I0(A[2]),
        .I1(\add_ln66_34_reg_2652_reg[23]_i_19_0 [2]),
        .O(\add_ln66_34_reg_2652[15]_i_32_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln66_34_reg_2652[15]_i_33 
       (.I0(A[1]),
        .I1(\add_ln66_34_reg_2652_reg[23]_i_19_0 [1]),
        .O(\add_ln66_34_reg_2652[15]_i_33_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln66_34_reg_2652[15]_i_34 
       (.I0(A[0]),
        .I1(\add_ln66_34_reg_2652_reg[23]_i_19_0 [0]),
        .O(\add_ln66_34_reg_2652[15]_i_34_n_0 ));
  LUT5 #(
    .INIT(32'h71771171)) 
    \add_ln66_34_reg_2652[15]_i_4 
       (.I0(tmp85_fu_1367_p2[6]),
        .I1(\add_ln66_34_reg_2652[15]_i_21_n_0 ),
        .I2(\add_ln66_34_reg_2652_reg[23]_0 [3]),
        .I3(tmp85_fu_1367_p2[8]),
        .I4(Q[11]),
        .O(\add_ln66_34_reg_2652[15]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h71771171)) 
    \add_ln66_34_reg_2652[15]_i_5 
       (.I0(tmp85_fu_1367_p2[5]),
        .I1(\add_ln66_34_reg_2652[15]_i_22_n_0 ),
        .I2(\add_ln66_34_reg_2652_reg[23]_0 [2]),
        .I3(tmp85_fu_1367_p2[7]),
        .I4(Q[10]),
        .O(\add_ln66_34_reg_2652[15]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h71771171)) 
    \add_ln66_34_reg_2652[15]_i_6 
       (.I0(tmp85_fu_1367_p2[4]),
        .I1(\add_ln66_34_reg_2652[15]_i_23_n_0 ),
        .I2(\add_ln66_34_reg_2652_reg[23]_0 [1]),
        .I3(tmp85_fu_1367_p2[6]),
        .I4(Q[9]),
        .O(\add_ln66_34_reg_2652[15]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h71771171)) 
    \add_ln66_34_reg_2652[15]_i_7 
       (.I0(tmp85_fu_1367_p2[3]),
        .I1(\add_ln66_34_reg_2652[15]_i_24_n_0 ),
        .I2(\add_ln66_34_reg_2652_reg[23]_0 [0]),
        .I3(tmp85_fu_1367_p2[5]),
        .I4(Q[8]),
        .O(\add_ln66_34_reg_2652[15]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h71771171)) 
    \add_ln66_34_reg_2652[15]_i_8 
       (.I0(tmp85_fu_1367_p2[2]),
        .I1(\add_ln66_34_reg_2652[15]_i_25_n_0 ),
        .I2(O[4]),
        .I3(tmp85_fu_1367_p2[4]),
        .I4(Q[7]),
        .O(\add_ln66_34_reg_2652[15]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h69FF69FF69FF0069)) 
    \add_ln66_34_reg_2652[15]_i_9 
       (.I0(tmp85_fu_1367_p2[4]),
        .I1(Q[7]),
        .I2(O[4]),
        .I3(tmp85_fu_1367_p2[1]),
        .I4(Q[6]),
        .I5(O[3]),
        .O(\add_ln66_34_reg_2652[15]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h9A5965A665A69A59)) 
    \add_ln66_34_reg_2652[23]_i_10 
       (.I0(\add_ln66_34_reg_2652[23]_i_2_n_0 ),
        .I1(Q[22]),
        .I2(\add_ln66_34_reg_2652_reg[27]_i_11_n_7 ),
        .I3(\add_ln66_34_reg_2652_reg[23] [6]),
        .I4(\add_ln66_34_reg_2652_reg[23] [7]),
        .I5(Q[23]),
        .O(\add_ln66_34_reg_2652[23]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'h66699996)) 
    \add_ln66_34_reg_2652[23]_i_11 
       (.I0(\add_ln66_34_reg_2652[23]_i_3_n_0 ),
        .I1(\add_ln66_34_reg_2652[23]_i_18_n_0 ),
        .I2(Q[21]),
        .I3(\add_ln66_34_reg_2652_reg[23] [5]),
        .I4(\add_ln66_34_reg_2652[23]_i_27_n_0 ),
        .O(\add_ln66_34_reg_2652[23]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAA69AA69AA696955)) 
    \add_ln66_34_reg_2652[23]_i_12 
       (.I0(\add_ln66_34_reg_2652[23]_i_4_n_0 ),
        .I1(\add_ln66_34_reg_2652_reg[23] [4]),
        .I2(Q[20]),
        .I3(tmp85_fu_1367_p2[14]),
        .I4(tmp85_fu_1367_p2[13]),
        .I5(\add_ln66_34_reg_2652_reg[27]_i_11_n_7 ),
        .O(\add_ln66_34_reg_2652[23]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h6669)) 
    \add_ln66_34_reg_2652[23]_i_13 
       (.I0(\add_ln66_34_reg_2652[23]_i_5_n_0 ),
        .I1(\add_ln66_34_reg_2652[23]_i_28_n_0 ),
        .I2(Q[19]),
        .I3(\add_ln66_34_reg_2652_reg[23] [3]),
        .O(\add_ln66_34_reg_2652[23]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \add_ln66_34_reg_2652[23]_i_14 
       (.I0(\add_ln66_34_reg_2652[23]_i_6_n_0 ),
        .I1(Q[19]),
        .I2(\add_ln66_34_reg_2652_reg[23] [3]),
        .I3(tmp85_fu_1367_p2[13]),
        .I4(\add_ln66_34_reg_2652_reg[27]_i_11_n_7 ),
        .I5(\add_ln66_34_reg_2652[23]_i_21_n_0 ),
        .O(\add_ln66_34_reg_2652[23]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h6996696996966996)) 
    \add_ln66_34_reg_2652[23]_i_15 
       (.I0(\add_ln66_34_reg_2652[23]_i_7_n_0 ),
        .I1(tmp85_fu_1367_p2[12]),
        .I2(\add_ln66_34_reg_2652[23]_i_22_n_0 ),
        .I3(\add_ln66_34_reg_2652_reg[23] [1]),
        .I4(tmp85_fu_1367_p2[14]),
        .I5(Q[17]),
        .O(\add_ln66_34_reg_2652[23]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h6996696996966996)) 
    \add_ln66_34_reg_2652[23]_i_16 
       (.I0(\add_ln66_34_reg_2652[23]_i_8_n_0 ),
        .I1(tmp85_fu_1367_p2[11]),
        .I2(\add_ln66_34_reg_2652[23]_i_23_n_0 ),
        .I3(\add_ln66_34_reg_2652_reg[23] [0]),
        .I4(tmp85_fu_1367_p2[13]),
        .I5(Q[16]),
        .O(\add_ln66_34_reg_2652[23]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h6996696996966996)) 
    \add_ln66_34_reg_2652[23]_i_17 
       (.I0(\add_ln66_34_reg_2652[23]_i_9_n_0 ),
        .I1(tmp85_fu_1367_p2[10]),
        .I2(\add_ln66_34_reg_2652[23]_i_24_n_0 ),
        .I3(\add_ln66_34_reg_2652_reg[23]_0 [7]),
        .I4(tmp85_fu_1367_p2[12]),
        .I5(Q[15]),
        .O(\add_ln66_34_reg_2652[23]_i_17_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln66_34_reg_2652[23]_i_18 
       (.I0(\add_ln66_34_reg_2652_reg[23] [6]),
        .I1(Q[22]),
        .I2(\add_ln66_34_reg_2652_reg[27]_i_11_n_7 ),
        .O(\add_ln66_34_reg_2652[23]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h8F8F8F0EEFEFEF8F)) 
    \add_ln66_34_reg_2652[23]_i_2 
       (.I0(\add_ln66_34_reg_2652_reg[23] [5]),
        .I1(Q[21]),
        .I2(\add_ln66_34_reg_2652[23]_i_18_n_0 ),
        .I3(Q[20]),
        .I4(\add_ln66_34_reg_2652_reg[23] [4]),
        .I5(tmp85_fu_1367_p2[15]),
        .O(\add_ln66_34_reg_2652[23]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0EE0E00EE00E0EE0)) 
    \add_ln66_34_reg_2652[23]_i_20 
       (.I0(\add_ln66_34_reg_2652_reg[23] [3]),
        .I1(Q[19]),
        .I2(tmp85_fu_1367_p2[14]),
        .I3(\add_ln66_34_reg_2652[23]_i_38_n_0 ),
        .I4(Q[20]),
        .I5(\add_ln66_34_reg_2652_reg[23] [4]),
        .O(\add_ln66_34_reg_2652[23]_i_20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hB2)) 
    \add_ln66_34_reg_2652[23]_i_21 
       (.I0(\add_ln66_34_reg_2652_reg[23] [2]),
        .I1(tmp85_fu_1367_p2[15]),
        .I2(Q[18]),
        .O(\add_ln66_34_reg_2652[23]_i_21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln66_34_reg_2652[23]_i_22 
       (.I0(\add_ln66_34_reg_2652_reg[23] [2]),
        .I1(Q[18]),
        .I2(tmp85_fu_1367_p2[15]),
        .O(\add_ln66_34_reg_2652[23]_i_22_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln66_34_reg_2652[23]_i_23 
       (.I0(\add_ln66_34_reg_2652_reg[23] [1]),
        .I1(Q[17]),
        .I2(tmp85_fu_1367_p2[14]),
        .O(\add_ln66_34_reg_2652[23]_i_23_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln66_34_reg_2652[23]_i_24 
       (.I0(\add_ln66_34_reg_2652_reg[23] [0]),
        .I1(Q[16]),
        .I2(tmp85_fu_1367_p2[13]),
        .O(\add_ln66_34_reg_2652[23]_i_24_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln66_34_reg_2652[23]_i_26 
       (.I0(\add_ln66_34_reg_2652_reg[23]_0 [7]),
        .I1(Q[15]),
        .I2(tmp85_fu_1367_p2[12]),
        .O(\add_ln66_34_reg_2652[23]_i_26_n_0 ));
  LUT5 #(
    .INIT(32'h10F1F110)) 
    \add_ln66_34_reg_2652[23]_i_27 
       (.I0(Q[20]),
        .I1(\add_ln66_34_reg_2652_reg[23] [4]),
        .I2(tmp85_fu_1367_p2[15]),
        .I3(\add_ln66_34_reg_2652_reg[23] [5]),
        .I4(Q[21]),
        .O(\add_ln66_34_reg_2652[23]_i_27_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT5 #(
    .INIT(32'h66699996)) 
    \add_ln66_34_reg_2652[23]_i_28 
       (.I0(\add_ln66_34_reg_2652_reg[23] [4]),
        .I1(Q[20]),
        .I2(tmp85_fu_1367_p2[13]),
        .I3(\add_ln66_34_reg_2652_reg[27]_i_11_n_7 ),
        .I4(tmp85_fu_1367_p2[14]),
        .O(\add_ln66_34_reg_2652[23]_i_28_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln66_34_reg_2652[23]_i_29 
       (.I0(A[15]),
        .O(\add_ln66_34_reg_2652[23]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'h2882288228828228)) 
    \add_ln66_34_reg_2652[23]_i_3 
       (.I0(\add_ln66_34_reg_2652[23]_i_20_n_0 ),
        .I1(tmp85_fu_1367_p2[15]),
        .I2(\add_ln66_34_reg_2652_reg[23] [5]),
        .I3(Q[21]),
        .I4(Q[20]),
        .I5(\add_ln66_34_reg_2652_reg[23] [4]),
        .O(\add_ln66_34_reg_2652[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln66_34_reg_2652[23]_i_30 
       (.I0(A[15]),
        .I1(\add_ln66_34_reg_2652_reg[23]_i_19_0 [15]),
        .O(\add_ln66_34_reg_2652[23]_i_30_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln66_34_reg_2652[23]_i_31 
       (.I0(A[14]),
        .I1(\add_ln66_34_reg_2652_reg[23]_i_19_0 [14]),
        .O(\add_ln66_34_reg_2652[23]_i_31_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln66_34_reg_2652[23]_i_32 
       (.I0(A[13]),
        .I1(\add_ln66_34_reg_2652_reg[23]_i_19_0 [13]),
        .O(\add_ln66_34_reg_2652[23]_i_32_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln66_34_reg_2652[23]_i_33 
       (.I0(A[12]),
        .I1(\add_ln66_34_reg_2652_reg[23]_i_19_0 [12]),
        .O(\add_ln66_34_reg_2652[23]_i_33_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln66_34_reg_2652[23]_i_34 
       (.I0(A[11]),
        .I1(\add_ln66_34_reg_2652_reg[23]_i_19_0 [11]),
        .O(\add_ln66_34_reg_2652[23]_i_34_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln66_34_reg_2652[23]_i_35 
       (.I0(A[10]),
        .I1(\add_ln66_34_reg_2652_reg[23]_i_19_0 [10]),
        .O(\add_ln66_34_reg_2652[23]_i_35_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln66_34_reg_2652[23]_i_36 
       (.I0(A[9]),
        .I1(\add_ln66_34_reg_2652_reg[23]_i_19_0 [9]),
        .O(\add_ln66_34_reg_2652[23]_i_36_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln66_34_reg_2652[23]_i_37 
       (.I0(A[8]),
        .I1(\add_ln66_34_reg_2652_reg[23]_i_19_0 [8]),
        .O(\add_ln66_34_reg_2652[23]_i_37_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \add_ln66_34_reg_2652[23]_i_38 
       (.I0(tmp85_fu_1367_p2[13]),
        .I1(\add_ln66_34_reg_2652_reg[27]_i_11_n_7 ),
        .O(\add_ln66_34_reg_2652[23]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'h9669966996696996)) 
    \add_ln66_34_reg_2652[23]_i_4 
       (.I0(\add_ln66_34_reg_2652[23]_i_20_n_0 ),
        .I1(tmp85_fu_1367_p2[15]),
        .I2(\add_ln66_34_reg_2652_reg[23] [5]),
        .I3(Q[21]),
        .I4(Q[20]),
        .I5(\add_ln66_34_reg_2652_reg[23] [4]),
        .O(\add_ln66_34_reg_2652[23]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h9FF90990)) 
    \add_ln66_34_reg_2652[23]_i_5 
       (.I0(\add_ln66_34_reg_2652_reg[23] [3]),
        .I1(Q[19]),
        .I2(\add_ln66_34_reg_2652_reg[27]_i_11_n_7 ),
        .I3(tmp85_fu_1367_p2[13]),
        .I4(\add_ln66_34_reg_2652[23]_i_21_n_0 ),
        .O(\add_ln66_34_reg_2652[23]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h71771171)) 
    \add_ln66_34_reg_2652[23]_i_6 
       (.I0(tmp85_fu_1367_p2[12]),
        .I1(\add_ln66_34_reg_2652[23]_i_22_n_0 ),
        .I2(\add_ln66_34_reg_2652_reg[23] [1]),
        .I3(tmp85_fu_1367_p2[14]),
        .I4(Q[17]),
        .O(\add_ln66_34_reg_2652[23]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h71771171)) 
    \add_ln66_34_reg_2652[23]_i_7 
       (.I0(tmp85_fu_1367_p2[11]),
        .I1(\add_ln66_34_reg_2652[23]_i_23_n_0 ),
        .I2(\add_ln66_34_reg_2652_reg[23] [0]),
        .I3(tmp85_fu_1367_p2[13]),
        .I4(Q[16]),
        .O(\add_ln66_34_reg_2652[23]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h71771171)) 
    \add_ln66_34_reg_2652[23]_i_8 
       (.I0(tmp85_fu_1367_p2[10]),
        .I1(\add_ln66_34_reg_2652[23]_i_24_n_0 ),
        .I2(\add_ln66_34_reg_2652_reg[23]_0 [7]),
        .I3(tmp85_fu_1367_p2[12]),
        .I4(Q[15]),
        .O(\add_ln66_34_reg_2652[23]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h71771171)) 
    \add_ln66_34_reg_2652[23]_i_9 
       (.I0(tmp85_fu_1367_p2[9]),
        .I1(\add_ln66_34_reg_2652[23]_i_26_n_0 ),
        .I2(\add_ln66_34_reg_2652_reg[23]_0 [6]),
        .I3(tmp85_fu_1367_p2[11]),
        .I4(Q[14]),
        .O(\add_ln66_34_reg_2652[23]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hB20000B2)) 
    \add_ln66_34_reg_2652[27]_i_4 
       (.I0(Q[22]),
        .I1(\add_ln66_34_reg_2652_reg[27]_i_11_n_7 ),
        .I2(\add_ln66_34_reg_2652_reg[23] [6]),
        .I3(\add_ln66_34_reg_2652_reg[23] [7]),
        .I4(Q[23]),
        .O(\add_ln66_34_reg_2652[27]_i_4_n_0 ));
  (* HLUTNM = "lutpair150" *) 
  LUT5 #(
    .INIT(32'hE11E1EE1)) 
    \add_ln66_34_reg_2652[27]_i_8 
       (.I0(\add_ln66_34_reg_2652_reg[23] [7]),
        .I1(Q[23]),
        .I2(\add_ln66_34_reg_2652_reg[27]_1 ),
        .I3(Q[24]),
        .I4(\add_ln66_34_reg_2652[27]_i_4_n_0 ),
        .O(\add_ln66_34_reg_2652[27]_i_8_n_0 ));
  (* HLUTNM = "lutpair149" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \add_ln66_34_reg_2652[7]_i_10 
       (.I0(Q[4]),
        .I1(tmp85_fu_1367_p2[1]),
        .I2(O[1]),
        .I3(DI[1]),
        .O(\add_ln66_34_reg_2652[7]_i_10_n_0 ));
  (* HLUTNM = "lutpair153" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln66_34_reg_2652[7]_i_11 
       (.I0(Q[3]),
        .I1(O[0]),
        .I2(tmp85_fu_1367_p2[0]),
        .O(\add_ln66_34_reg_2652[7]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln66_34_reg_2652[7]_i_15 
       (.I0(O[4]),
        .I1(Q[7]),
        .I2(tmp85_fu_1367_p2[4]),
        .O(\add_ln66_34_reg_2652[7]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h099F)) 
    \add_ln66_34_reg_2652[7]_i_2 
       (.I0(Q[6]),
        .I1(O[3]),
        .I2(tmp85_fu_1367_p2[3]),
        .I3(tmp85_fu_1367_p2[0]),
        .O(\add_ln66_34_reg_2652[7]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h9669)) 
    \add_ln66_34_reg_2652[7]_i_3 
       (.I0(O[3]),
        .I1(Q[6]),
        .I2(tmp85_fu_1367_p2[0]),
        .I3(tmp85_fu_1367_p2[3]),
        .O(\add_ln66_34_reg_2652[7]_i_3_n_0 ));
  (* HLUTNM = "lutpair149" *) 
  LUT3 #(
    .INIT(8'hB2)) 
    \add_ln66_34_reg_2652[7]_i_4 
       (.I0(Q[4]),
        .I1(tmp85_fu_1367_p2[1]),
        .I2(O[1]),
        .O(\add_ln66_34_reg_2652[7]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h69696996)) 
    \add_ln66_34_reg_2652[7]_i_7 
       (.I0(\add_ln66_34_reg_2652[7]_i_2_n_0 ),
        .I1(tmp85_fu_1367_p2[1]),
        .I2(\add_ln66_34_reg_2652[7]_i_15_n_0 ),
        .I3(Q[6]),
        .I4(O[3]),
        .O(\add_ln66_34_reg_2652[7]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h65A6)) 
    \add_ln66_34_reg_2652[7]_i_8 
       (.I0(\add_ln66_34_reg_2652[7]_i_3_n_0 ),
        .I1(O[2]),
        .I2(tmp85_fu_1367_p2[2]),
        .I3(Q[5]),
        .O(\add_ln66_34_reg_2652[7]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h9669)) 
    \add_ln66_34_reg_2652[7]_i_9 
       (.I0(\add_ln66_34_reg_2652[7]_i_4_n_0 ),
        .I1(tmp85_fu_1367_p2[2]),
        .I2(Q[5]),
        .I3(O[2]),
        .O(\add_ln66_34_reg_2652[7]_i_9_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln66_34_reg_2652_reg[15]_i_1 
       (.CI(\add_ln66_34_reg_2652_reg[7]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\add_ln66_34_reg_2652_reg[15]_i_1_n_0 ,\add_ln66_34_reg_2652_reg[15]_i_1_n_1 ,\add_ln66_34_reg_2652_reg[15]_i_1_n_2 ,\add_ln66_34_reg_2652_reg[15]_i_1_n_3 ,\add_ln66_34_reg_2652_reg[15]_i_1_n_4 ,\add_ln66_34_reg_2652_reg[15]_i_1_n_5 ,\add_ln66_34_reg_2652_reg[15]_i_1_n_6 ,\add_ln66_34_reg_2652_reg[15]_i_1_n_7 }),
        .DI({\add_ln66_34_reg_2652[15]_i_2_n_0 ,\add_ln66_34_reg_2652[15]_i_3_n_0 ,\add_ln66_34_reg_2652[15]_i_4_n_0 ,\add_ln66_34_reg_2652[15]_i_5_n_0 ,\add_ln66_34_reg_2652[15]_i_6_n_0 ,\add_ln66_34_reg_2652[15]_i_7_n_0 ,\add_ln66_34_reg_2652[15]_i_8_n_0 ,\add_ln66_34_reg_2652[15]_i_9_n_0 }),
        .O(\add_ln66_25_reg_2617_reg[24] [15:8]),
        .S({\add_ln66_34_reg_2652[15]_i_10_n_0 ,\add_ln66_34_reg_2652[15]_i_11_n_0 ,\add_ln66_34_reg_2652[15]_i_12_n_0 ,\add_ln66_34_reg_2652[15]_i_13_n_0 ,\add_ln66_34_reg_2652[15]_i_14_n_0 ,\add_ln66_34_reg_2652[15]_i_15_n_0 ,\add_ln66_34_reg_2652[15]_i_16_n_0 ,\add_ln66_34_reg_2652[15]_i_17_n_0 }));
  CARRY8 \add_ln66_34_reg_2652_reg[15]_i_19 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\add_ln66_34_reg_2652_reg[15]_i_19_n_0 ,\add_ln66_34_reg_2652_reg[15]_i_19_n_1 ,\add_ln66_34_reg_2652_reg[15]_i_19_n_2 ,\add_ln66_34_reg_2652_reg[15]_i_19_n_3 ,\add_ln66_34_reg_2652_reg[15]_i_19_n_4 ,\add_ln66_34_reg_2652_reg[15]_i_19_n_5 ,\add_ln66_34_reg_2652_reg[15]_i_19_n_6 ,\add_ln66_34_reg_2652_reg[15]_i_19_n_7 }),
        .DI(A[7:0]),
        .O(tmp85_fu_1367_p2[7:0]),
        .S({\add_ln66_34_reg_2652[15]_i_27_n_0 ,\add_ln66_34_reg_2652[15]_i_28_n_0 ,\add_ln66_34_reg_2652[15]_i_29_n_0 ,\add_ln66_34_reg_2652[15]_i_30_n_0 ,\add_ln66_34_reg_2652[15]_i_31_n_0 ,\add_ln66_34_reg_2652[15]_i_32_n_0 ,\add_ln66_34_reg_2652[15]_i_33_n_0 ,\add_ln66_34_reg_2652[15]_i_34_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln66_34_reg_2652_reg[23]_i_1 
       (.CI(\add_ln66_34_reg_2652_reg[15]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\add_ln66_34_reg_2652_reg[23]_i_1_n_0 ,\add_ln66_34_reg_2652_reg[23]_i_1_n_1 ,\add_ln66_34_reg_2652_reg[23]_i_1_n_2 ,\add_ln66_34_reg_2652_reg[23]_i_1_n_3 ,\add_ln66_34_reg_2652_reg[23]_i_1_n_4 ,\add_ln66_34_reg_2652_reg[23]_i_1_n_5 ,\add_ln66_34_reg_2652_reg[23]_i_1_n_6 ,\add_ln66_34_reg_2652_reg[23]_i_1_n_7 }),
        .DI({\add_ln66_34_reg_2652[23]_i_2_n_0 ,\add_ln66_34_reg_2652[23]_i_3_n_0 ,\add_ln66_34_reg_2652[23]_i_4_n_0 ,\add_ln66_34_reg_2652[23]_i_5_n_0 ,\add_ln66_34_reg_2652[23]_i_6_n_0 ,\add_ln66_34_reg_2652[23]_i_7_n_0 ,\add_ln66_34_reg_2652[23]_i_8_n_0 ,\add_ln66_34_reg_2652[23]_i_9_n_0 }),
        .O(\add_ln66_25_reg_2617_reg[24] [23:16]),
        .S({\add_ln66_34_reg_2652[23]_i_10_n_0 ,\add_ln66_34_reg_2652[23]_i_11_n_0 ,\add_ln66_34_reg_2652[23]_i_12_n_0 ,\add_ln66_34_reg_2652[23]_i_13_n_0 ,\add_ln66_34_reg_2652[23]_i_14_n_0 ,\add_ln66_34_reg_2652[23]_i_15_n_0 ,\add_ln66_34_reg_2652[23]_i_16_n_0 ,\add_ln66_34_reg_2652[23]_i_17_n_0 }));
  CARRY8 \add_ln66_34_reg_2652_reg[23]_i_19 
       (.CI(\add_ln66_34_reg_2652_reg[15]_i_19_n_0 ),
        .CI_TOP(1'b0),
        .CO({\add_ln66_34_reg_2652_reg[23]_i_19_n_0 ,\add_ln66_34_reg_2652_reg[23]_i_19_n_1 ,\add_ln66_34_reg_2652_reg[23]_i_19_n_2 ,\add_ln66_34_reg_2652_reg[23]_i_19_n_3 ,\add_ln66_34_reg_2652_reg[23]_i_19_n_4 ,\add_ln66_34_reg_2652_reg[23]_i_19_n_5 ,\add_ln66_34_reg_2652_reg[23]_i_19_n_6 ,\add_ln66_34_reg_2652_reg[23]_i_19_n_7 }),
        .DI({\add_ln66_34_reg_2652[23]_i_29_n_0 ,A[14:8]}),
        .O(tmp85_fu_1367_p2[15:8]),
        .S({\add_ln66_34_reg_2652[23]_i_30_n_0 ,\add_ln66_34_reg_2652[23]_i_31_n_0 ,\add_ln66_34_reg_2652[23]_i_32_n_0 ,\add_ln66_34_reg_2652[23]_i_33_n_0 ,\add_ln66_34_reg_2652[23]_i_34_n_0 ,\add_ln66_34_reg_2652[23]_i_35_n_0 ,\add_ln66_34_reg_2652[23]_i_36_n_0 ,\add_ln66_34_reg_2652[23]_i_37_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln66_34_reg_2652_reg[27]_i_1 
       (.CI(\add_ln66_34_reg_2652_reg[23]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_add_ln66_34_reg_2652_reg[27]_i_1_CO_UNCONNECTED [7:3],\add_ln66_34_reg_2652_reg[27]_i_1_n_5 ,\add_ln66_34_reg_2652_reg[27]_i_1_n_6 ,\add_ln66_34_reg_2652_reg[27]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,\add_ln66_34_reg_2652_reg[27] ,\add_ln66_34_reg_2652[27]_i_4_n_0 }),
        .O({\NLW_add_ln66_34_reg_2652_reg[27]_i_1_O_UNCONNECTED [7:4],\add_ln66_25_reg_2617_reg[24] [27:24]}),
        .S({1'b0,1'b0,1'b0,1'b0,\add_ln66_34_reg_2652_reg[27]_0 ,\add_ln66_34_reg_2652[27]_i_8_n_0 }));
  CARRY8 \add_ln66_34_reg_2652_reg[27]_i_11 
       (.CI(\add_ln66_34_reg_2652_reg[23]_i_19_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_add_ln66_34_reg_2652_reg[27]_i_11_CO_UNCONNECTED [7:1],\add_ln66_34_reg_2652_reg[27]_i_11_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_add_ln66_34_reg_2652_reg[27]_i_11_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln66_34_reg_2652_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\add_ln66_34_reg_2652_reg[7]_i_1_n_0 ,\add_ln66_34_reg_2652_reg[7]_i_1_n_1 ,\add_ln66_34_reg_2652_reg[7]_i_1_n_2 ,\add_ln66_34_reg_2652_reg[7]_i_1_n_3 ,\add_ln66_34_reg_2652_reg[7]_i_1_n_4 ,\add_ln66_34_reg_2652_reg[7]_i_1_n_5 ,\add_ln66_34_reg_2652_reg[7]_i_1_n_6 ,\add_ln66_34_reg_2652_reg[7]_i_1_n_7 }),
        .DI({\add_ln66_34_reg_2652[7]_i_2_n_0 ,\add_ln66_34_reg_2652[7]_i_3_n_0 ,\add_ln66_34_reg_2652[7]_i_4_n_0 ,DI,Q[2:0]}),
        .O(\add_ln66_25_reg_2617_reg[24] [7:0]),
        .S({\add_ln66_34_reg_2652[7]_i_7_n_0 ,\add_ln66_34_reg_2652[7]_i_8_n_0 ,\add_ln66_34_reg_2652[7]_i_9_n_0 ,\add_ln66_34_reg_2652[7]_i_10_n_0 ,\add_ln66_34_reg_2652[7]_i_11_n_0 ,\add_ln66_34_reg_2652_reg[7] }));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \ap_port_reg_x_n[15]_i_1 
       (.I0(ram_reg_bram_0_i_76_0[0]),
        .I1(grp_FIR_filter_fu_188_ap_ce),
        .I2(grp_FIR_filter_fu_188_ap_start_reg),
        .O(\ap_CS_fsm_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_10
       (.I0(DOUTADOUT[9]),
        .I1(ap_CS_fsm_state55),
        .I2(A[9]),
        .O(ram_reg_bram_0_7[9]));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_100
       (.I0(A[10]),
        .I1(\tmp19_reg_2682_reg[17] [10]),
        .O(p_reg_reg_i_100_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_101
       (.I0(A[9]),
        .I1(\tmp19_reg_2682_reg[17] [9]),
        .O(p_reg_reg_i_101_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_102
       (.I0(A[8]),
        .I1(\tmp19_reg_2682_reg[17] [8]),
        .O(p_reg_reg_i_102_n_0));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_10__0
       (.I0(A[8]),
        .I1(ap_CS_fsm_state46),
        .I2(DOUTADOUT[8]),
        .O(ram_reg_bram_0_11[8]));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_10__1
       (.I0(A[8]),
        .I1(ap_CS_fsm_state56),
        .I2(DOUTADOUT[8]),
        .O(ram_reg_bram_0_14[8]));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_10__13
       (.I0(tmp65_fu_1288_p2[13]),
        .I1(tmp65_fu_1288_p2[14]),
        .O(p_reg_reg_i_10__13_n_0));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT4 #(
    .INIT(16'hF780)) 
    p_reg_reg_i_10__15
       (.I0(grp_FIR_filter_fu_188_ap_ce),
        .I1(ap_CS_fsm_state58),
        .I2(DOUTADOUT[8]),
        .I3(A[8]),
        .O(D[8]));
  LUT5 #(
    .INIT(32'hFFE01F00)) 
    p_reg_reg_i_10__16
       (.I0(ap_CS_fsm_state24),
        .I1(ap_CS_fsm_state54),
        .I2(grp_FIR_filter_fu_188_ap_ce),
        .I3(DOUTADOUT[9]),
        .I4(A[9]),
        .O(\ap_CS_fsm_reg[23] [9]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT4 #(
    .INIT(16'hF780)) 
    p_reg_reg_i_10__17
       (.I0(grp_FIR_filter_fu_188_ap_ce),
        .I1(ap_CS_fsm_state45),
        .I2(A[8]),
        .I3(DOUTADOUT[8]),
        .O(\ap_CS_fsm_reg[44] [8]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT4 #(
    .INIT(16'hF780)) 
    p_reg_reg_i_10__18
       (.I0(grp_FIR_filter_fu_188_ap_ce),
        .I1(ap_CS_fsm_state39),
        .I2(A[9]),
        .I3(DOUTADOUT[9]),
        .O(\ap_CS_fsm_reg[38] [9]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT4 #(
    .INIT(16'hF780)) 
    p_reg_reg_i_10__19
       (.I0(grp_FIR_filter_fu_188_ap_ce),
        .I1(ap_CS_fsm_state39),
        .I2(DOUTADOUT[8]),
        .I3(A[8]),
        .O(\ap_CS_fsm_reg[38]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_10__2
       (.I0(DOUTADOUT[8]),
        .I1(ap_CS_fsm_state48),
        .I2(A[8]),
        .O(ram_reg_bram_0_15[8]));
  LUT5 #(
    .INIT(32'hFF57A800)) 
    p_reg_reg_i_10__20
       (.I0(grp_FIR_filter_fu_188_ap_ce),
        .I1(ap_CS_fsm_state54),
        .I2(ap_CS_fsm_state43),
        .I3(DOUTADOUT[9]),
        .I4(A[9]),
        .O(\ap_CS_fsm_reg[53] [9]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_10__3
       (.I0(DOUTADOUT[9]),
        .I1(ap_CS_fsm_state53),
        .I2(A[9]),
        .O(ram_reg_bram_0_16[9]));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_10__4
       (.I0(A[9]),
        .I1(ap_CS_fsm_state55),
        .I2(DOUTADOUT[9]),
        .O(ram_reg_bram_0_17[9]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_10__5
       (.I0(DOUTADOUT[8]),
        .I1(ap_CS_fsm_state33),
        .I2(A[8]),
        .O(ram_reg_bram_0_18[8]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_10__6
       (.I0(A[9]),
        .I1(ap_CS_fsm_state33),
        .I2(DOUTADOUT[9]),
        .O(ram_reg_bram_0_21[9]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_10__7
       (.I0(DOUTADOUT[7]),
        .I1(ap_CS_fsm_state18),
        .I2(A[7]),
        .O(ram_reg_bram_0_22[7]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_10__8
       (.I0(A[8]),
        .I1(ap_CS_fsm_state34),
        .I2(DOUTADOUT[8]),
        .O(ram_reg_bram_0_23[8]));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_10__9
       (.I0(p_reg_reg_i_3_0[14]),
        .I1(DOUTADOUT[14]),
        .O(p_reg_reg_i_10__9_n_0));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_11
       (.I0(DOUTADOUT[8]),
        .I1(ap_CS_fsm_state55),
        .I2(A[8]),
        .O(ram_reg_bram_0_7[8]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_11__0
       (.I0(A[7]),
        .I1(ap_CS_fsm_state46),
        .I2(DOUTADOUT[7]),
        .O(ram_reg_bram_0_11[7]));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_11__1
       (.I0(A[7]),
        .I1(ap_CS_fsm_state56),
        .I2(DOUTADOUT[7]),
        .O(ram_reg_bram_0_14[7]));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_11__13
       (.I0(p_reg_reg_i_7__1_n_7),
        .I1(tmp65_fu_1288_p2[13]),
        .O(p_reg_reg_i_11__13_n_0));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT4 #(
    .INIT(16'hF780)) 
    p_reg_reg_i_11__15
       (.I0(grp_FIR_filter_fu_188_ap_ce),
        .I1(ap_CS_fsm_state58),
        .I2(DOUTADOUT[7]),
        .I3(A[7]),
        .O(D[7]));
  LUT5 #(
    .INIT(32'hFFE01F00)) 
    p_reg_reg_i_11__16
       (.I0(ap_CS_fsm_state24),
        .I1(ap_CS_fsm_state54),
        .I2(grp_FIR_filter_fu_188_ap_ce),
        .I3(DOUTADOUT[8]),
        .I4(A[8]),
        .O(\ap_CS_fsm_reg[23] [8]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT4 #(
    .INIT(16'hF780)) 
    p_reg_reg_i_11__17
       (.I0(grp_FIR_filter_fu_188_ap_ce),
        .I1(ap_CS_fsm_state45),
        .I2(A[7]),
        .I3(DOUTADOUT[7]),
        .O(\ap_CS_fsm_reg[44] [7]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT4 #(
    .INIT(16'hF780)) 
    p_reg_reg_i_11__18
       (.I0(grp_FIR_filter_fu_188_ap_ce),
        .I1(ap_CS_fsm_state39),
        .I2(A[8]),
        .I3(DOUTADOUT[8]),
        .O(\ap_CS_fsm_reg[38] [8]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT4 #(
    .INIT(16'hF780)) 
    p_reg_reg_i_11__19
       (.I0(grp_FIR_filter_fu_188_ap_ce),
        .I1(ap_CS_fsm_state39),
        .I2(DOUTADOUT[7]),
        .I3(A[7]),
        .O(\ap_CS_fsm_reg[38]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_11__2
       (.I0(DOUTADOUT[7]),
        .I1(ap_CS_fsm_state48),
        .I2(A[7]),
        .O(ram_reg_bram_0_15[7]));
  LUT5 #(
    .INIT(32'hFF57A800)) 
    p_reg_reg_i_11__20
       (.I0(grp_FIR_filter_fu_188_ap_ce),
        .I1(ap_CS_fsm_state54),
        .I2(ap_CS_fsm_state43),
        .I3(DOUTADOUT[8]),
        .I4(A[8]),
        .O(\ap_CS_fsm_reg[53] [8]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_11__3
       (.I0(DOUTADOUT[8]),
        .I1(ap_CS_fsm_state53),
        .I2(A[8]),
        .O(ram_reg_bram_0_16[8]));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_11__4
       (.I0(A[8]),
        .I1(ap_CS_fsm_state55),
        .I2(DOUTADOUT[8]),
        .O(ram_reg_bram_0_17[8]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_11__5
       (.I0(DOUTADOUT[7]),
        .I1(ap_CS_fsm_state33),
        .I2(A[7]),
        .O(ram_reg_bram_0_18[7]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_11__6
       (.I0(A[8]),
        .I1(ap_CS_fsm_state33),
        .I2(DOUTADOUT[8]),
        .O(ram_reg_bram_0_21[8]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_11__7
       (.I0(DOUTADOUT[6]),
        .I1(ap_CS_fsm_state18),
        .I2(A[6]),
        .O(ram_reg_bram_0_22[6]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_11__8
       (.I0(A[7]),
        .I1(ap_CS_fsm_state34),
        .I2(DOUTADOUT[7]),
        .O(ram_reg_bram_0_23[7]));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_11__9
       (.I0(p_reg_reg_i_3_0[13]),
        .I1(DOUTADOUT[13]),
        .O(p_reg_reg_i_11__9_n_0));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_12
       (.I0(DOUTADOUT[7]),
        .I1(ap_CS_fsm_state55),
        .I2(A[7]),
        .O(ram_reg_bram_0_7[7]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_12__0
       (.I0(A[6]),
        .I1(ap_CS_fsm_state46),
        .I2(DOUTADOUT[6]),
        .O(ram_reg_bram_0_11[6]));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_12__1
       (.I0(A[6]),
        .I1(ap_CS_fsm_state56),
        .I2(DOUTADOUT[6]),
        .O(ram_reg_bram_0_14[6]));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_12__10
       (.I0(p_reg_reg_i_7__1_n_7),
        .I1(tmp65_fu_1288_p2[12]),
        .O(p_reg_reg_i_12__10_n_0));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT4 #(
    .INIT(16'hF780)) 
    p_reg_reg_i_12__15
       (.I0(grp_FIR_filter_fu_188_ap_ce),
        .I1(ap_CS_fsm_state58),
        .I2(DOUTADOUT[6]),
        .I3(A[6]),
        .O(D[6]));
  LUT5 #(
    .INIT(32'hFFE01F00)) 
    p_reg_reg_i_12__16
       (.I0(ap_CS_fsm_state24),
        .I1(ap_CS_fsm_state54),
        .I2(grp_FIR_filter_fu_188_ap_ce),
        .I3(DOUTADOUT[7]),
        .I4(A[7]),
        .O(\ap_CS_fsm_reg[23] [7]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT4 #(
    .INIT(16'hF780)) 
    p_reg_reg_i_12__17
       (.I0(grp_FIR_filter_fu_188_ap_ce),
        .I1(ap_CS_fsm_state45),
        .I2(A[6]),
        .I3(DOUTADOUT[6]),
        .O(\ap_CS_fsm_reg[44] [6]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT4 #(
    .INIT(16'hF780)) 
    p_reg_reg_i_12__18
       (.I0(grp_FIR_filter_fu_188_ap_ce),
        .I1(ap_CS_fsm_state39),
        .I2(A[7]),
        .I3(DOUTADOUT[7]),
        .O(\ap_CS_fsm_reg[38] [7]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT4 #(
    .INIT(16'hF780)) 
    p_reg_reg_i_12__19
       (.I0(grp_FIR_filter_fu_188_ap_ce),
        .I1(ap_CS_fsm_state39),
        .I2(DOUTADOUT[6]),
        .I3(A[6]),
        .O(\ap_CS_fsm_reg[38]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_12__2
       (.I0(DOUTADOUT[6]),
        .I1(ap_CS_fsm_state48),
        .I2(A[6]),
        .O(ram_reg_bram_0_15[6]));
  LUT5 #(
    .INIT(32'hFF57A800)) 
    p_reg_reg_i_12__20
       (.I0(grp_FIR_filter_fu_188_ap_ce),
        .I1(ap_CS_fsm_state54),
        .I2(ap_CS_fsm_state43),
        .I3(DOUTADOUT[7]),
        .I4(A[7]),
        .O(\ap_CS_fsm_reg[53] [7]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_12__3
       (.I0(DOUTADOUT[7]),
        .I1(ap_CS_fsm_state53),
        .I2(A[7]),
        .O(ram_reg_bram_0_16[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_12__4
       (.I0(A[7]),
        .I1(ap_CS_fsm_state55),
        .I2(DOUTADOUT[7]),
        .O(ram_reg_bram_0_17[7]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_12__5
       (.I0(DOUTADOUT[6]),
        .I1(ap_CS_fsm_state33),
        .I2(A[6]),
        .O(ram_reg_bram_0_18[6]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_12__6
       (.I0(A[7]),
        .I1(ap_CS_fsm_state33),
        .I2(DOUTADOUT[7]),
        .O(ram_reg_bram_0_21[7]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_12__7
       (.I0(DOUTADOUT[5]),
        .I1(ap_CS_fsm_state18),
        .I2(A[5]),
        .O(ram_reg_bram_0_22[5]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_12__8
       (.I0(A[6]),
        .I1(ap_CS_fsm_state34),
        .I2(DOUTADOUT[6]),
        .O(ram_reg_bram_0_23[6]));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_12__9
       (.I0(p_reg_reg_i_3_0[12]),
        .I1(DOUTADOUT[12]),
        .O(p_reg_reg_i_12__9_n_0));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_13
       (.I0(DOUTADOUT[6]),
        .I1(ap_CS_fsm_state55),
        .I2(A[6]),
        .O(ram_reg_bram_0_7[6]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_13__0
       (.I0(A[5]),
        .I1(ap_CS_fsm_state46),
        .I2(DOUTADOUT[5]),
        .O(ram_reg_bram_0_11[5]));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_13__1
       (.I0(A[5]),
        .I1(ap_CS_fsm_state56),
        .I2(DOUTADOUT[5]),
        .O(ram_reg_bram_0_14[5]));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_13__13
       (.I0(tmp65_fu_1288_p2[11]),
        .I1(tmp65_fu_1288_p2[15]),
        .O(p_reg_reg_i_13__13_n_0));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT4 #(
    .INIT(16'hF780)) 
    p_reg_reg_i_13__15
       (.I0(grp_FIR_filter_fu_188_ap_ce),
        .I1(ap_CS_fsm_state58),
        .I2(DOUTADOUT[5]),
        .I3(A[5]),
        .O(D[5]));
  LUT5 #(
    .INIT(32'hFFE01F00)) 
    p_reg_reg_i_13__16
       (.I0(ap_CS_fsm_state24),
        .I1(ap_CS_fsm_state54),
        .I2(grp_FIR_filter_fu_188_ap_ce),
        .I3(DOUTADOUT[6]),
        .I4(A[6]),
        .O(\ap_CS_fsm_reg[23] [6]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT4 #(
    .INIT(16'hF780)) 
    p_reg_reg_i_13__17
       (.I0(grp_FIR_filter_fu_188_ap_ce),
        .I1(ap_CS_fsm_state45),
        .I2(A[5]),
        .I3(DOUTADOUT[5]),
        .O(\ap_CS_fsm_reg[44] [5]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT4 #(
    .INIT(16'hF780)) 
    p_reg_reg_i_13__18
       (.I0(grp_FIR_filter_fu_188_ap_ce),
        .I1(ap_CS_fsm_state39),
        .I2(A[6]),
        .I3(DOUTADOUT[6]),
        .O(\ap_CS_fsm_reg[38] [6]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT4 #(
    .INIT(16'hF780)) 
    p_reg_reg_i_13__19
       (.I0(grp_FIR_filter_fu_188_ap_ce),
        .I1(ap_CS_fsm_state39),
        .I2(DOUTADOUT[5]),
        .I3(A[5]),
        .O(\ap_CS_fsm_reg[38]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_13__2
       (.I0(DOUTADOUT[5]),
        .I1(ap_CS_fsm_state48),
        .I2(A[5]),
        .O(ram_reg_bram_0_15[5]));
  LUT5 #(
    .INIT(32'hFF57A800)) 
    p_reg_reg_i_13__20
       (.I0(grp_FIR_filter_fu_188_ap_ce),
        .I1(ap_CS_fsm_state54),
        .I2(ap_CS_fsm_state43),
        .I3(DOUTADOUT[6]),
        .I4(A[6]),
        .O(\ap_CS_fsm_reg[53] [6]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_13__3
       (.I0(DOUTADOUT[6]),
        .I1(ap_CS_fsm_state53),
        .I2(A[6]),
        .O(ram_reg_bram_0_16[6]));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_13__4
       (.I0(A[6]),
        .I1(ap_CS_fsm_state55),
        .I2(DOUTADOUT[6]),
        .O(ram_reg_bram_0_17[6]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_13__5
       (.I0(DOUTADOUT[5]),
        .I1(ap_CS_fsm_state33),
        .I2(A[5]),
        .O(ram_reg_bram_0_18[5]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_13__6
       (.I0(A[6]),
        .I1(ap_CS_fsm_state33),
        .I2(DOUTADOUT[6]),
        .O(ram_reg_bram_0_21[6]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_13__7
       (.I0(DOUTADOUT[4]),
        .I1(ap_CS_fsm_state18),
        .I2(A[4]),
        .O(ram_reg_bram_0_22[4]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_13__8
       (.I0(A[5]),
        .I1(ap_CS_fsm_state34),
        .I2(DOUTADOUT[5]),
        .O(ram_reg_bram_0_23[5]));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_13__9
       (.I0(p_reg_reg_i_3_0[11]),
        .I1(DOUTADOUT[11]),
        .O(p_reg_reg_i_13__9_n_0));
  CARRY8 p_reg_reg_i_14
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({p_reg_reg_i_14_n_0,p_reg_reg_i_14_n_1,p_reg_reg_i_14_n_2,p_reg_reg_i_14_n_3,p_reg_reg_i_14_n_4,p_reg_reg_i_14_n_5,p_reg_reg_i_14_n_6,p_reg_reg_i_14_n_7}),
        .DI(A[7:0]),
        .O(tmp65_fu_1288_p2[7:0]),
        .S({p_reg_reg_i_39__2_n_0,p_reg_reg_i_40__2_n_0,p_reg_reg_i_41__3_n_0,p_reg_reg_i_42__1_n_0,p_reg_reg_i_43__2_n_0,p_reg_reg_i_44__1_n_0,p_reg_reg_i_45__2_n_0,p_reg_reg_i_46__2_n_0}));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_14__0
       (.I0(DOUTADOUT[5]),
        .I1(ap_CS_fsm_state55),
        .I2(A[5]),
        .O(ram_reg_bram_0_7[5]));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_14__1
       (.I0(A[4]),
        .I1(ap_CS_fsm_state46),
        .I2(DOUTADOUT[4]),
        .O(ram_reg_bram_0_11[4]));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_14__10
       (.I0(p_reg_reg_i_3_0[10]),
        .I1(DOUTADOUT[10]),
        .O(p_reg_reg_i_14__10_n_0));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT4 #(
    .INIT(16'hF780)) 
    p_reg_reg_i_14__15
       (.I0(grp_FIR_filter_fu_188_ap_ce),
        .I1(ap_CS_fsm_state58),
        .I2(DOUTADOUT[4]),
        .I3(A[4]),
        .O(D[4]));
  LUT5 #(
    .INIT(32'hFFE01F00)) 
    p_reg_reg_i_14__16
       (.I0(ap_CS_fsm_state24),
        .I1(ap_CS_fsm_state54),
        .I2(grp_FIR_filter_fu_188_ap_ce),
        .I3(DOUTADOUT[5]),
        .I4(A[5]),
        .O(\ap_CS_fsm_reg[23] [5]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT4 #(
    .INIT(16'hF780)) 
    p_reg_reg_i_14__17
       (.I0(grp_FIR_filter_fu_188_ap_ce),
        .I1(ap_CS_fsm_state45),
        .I2(A[4]),
        .I3(DOUTADOUT[4]),
        .O(\ap_CS_fsm_reg[44] [4]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT4 #(
    .INIT(16'hF780)) 
    p_reg_reg_i_14__18
       (.I0(grp_FIR_filter_fu_188_ap_ce),
        .I1(ap_CS_fsm_state39),
        .I2(A[5]),
        .I3(DOUTADOUT[5]),
        .O(\ap_CS_fsm_reg[38] [5]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT4 #(
    .INIT(16'hF780)) 
    p_reg_reg_i_14__19
       (.I0(grp_FIR_filter_fu_188_ap_ce),
        .I1(ap_CS_fsm_state39),
        .I2(DOUTADOUT[4]),
        .I3(A[4]),
        .O(\ap_CS_fsm_reg[38]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_14__2
       (.I0(A[4]),
        .I1(ap_CS_fsm_state56),
        .I2(DOUTADOUT[4]),
        .O(ram_reg_bram_0_14[4]));
  LUT5 #(
    .INIT(32'hFF57A800)) 
    p_reg_reg_i_14__20
       (.I0(grp_FIR_filter_fu_188_ap_ce),
        .I1(ap_CS_fsm_state54),
        .I2(ap_CS_fsm_state43),
        .I3(DOUTADOUT[5]),
        .I4(A[5]),
        .O(\ap_CS_fsm_reg[53] [5]));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_14__3
       (.I0(DOUTADOUT[4]),
        .I1(ap_CS_fsm_state48),
        .I2(A[4]),
        .O(ram_reg_bram_0_15[4]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_14__4
       (.I0(DOUTADOUT[5]),
        .I1(ap_CS_fsm_state53),
        .I2(A[5]),
        .O(ram_reg_bram_0_16[5]));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_14__5
       (.I0(A[5]),
        .I1(ap_CS_fsm_state55),
        .I2(DOUTADOUT[5]),
        .O(ram_reg_bram_0_17[5]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_14__6
       (.I0(DOUTADOUT[4]),
        .I1(ap_CS_fsm_state33),
        .I2(A[4]),
        .O(ram_reg_bram_0_18[4]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_14__7
       (.I0(A[5]),
        .I1(ap_CS_fsm_state33),
        .I2(DOUTADOUT[5]),
        .O(ram_reg_bram_0_21[5]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_14__8
       (.I0(DOUTADOUT[3]),
        .I1(ap_CS_fsm_state18),
        .I2(A[3]),
        .O(ram_reg_bram_0_22[3]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_14__9
       (.I0(A[4]),
        .I1(ap_CS_fsm_state34),
        .I2(DOUTADOUT[4]),
        .O(ram_reg_bram_0_23[4]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_15
       (.I0(DOUTADOUT[4]),
        .I1(ap_CS_fsm_state55),
        .I2(A[4]),
        .O(ram_reg_bram_0_7[4]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_15__0
       (.I0(A[3]),
        .I1(ap_CS_fsm_state46),
        .I2(DOUTADOUT[3]),
        .O(ram_reg_bram_0_11[3]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_15__1
       (.I0(A[3]),
        .I1(ap_CS_fsm_state56),
        .I2(DOUTADOUT[3]),
        .O(ram_reg_bram_0_14[3]));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_15__13
       (.I0(tmp65_fu_1288_p2[10]),
        .I1(tmp65_fu_1288_p2[14]),
        .O(p_reg_reg_i_15__13_n_0));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT4 #(
    .INIT(16'hF780)) 
    p_reg_reg_i_15__15
       (.I0(grp_FIR_filter_fu_188_ap_ce),
        .I1(ap_CS_fsm_state58),
        .I2(DOUTADOUT[3]),
        .I3(A[3]),
        .O(D[3]));
  LUT5 #(
    .INIT(32'hFFE01F00)) 
    p_reg_reg_i_15__16
       (.I0(ap_CS_fsm_state24),
        .I1(ap_CS_fsm_state54),
        .I2(grp_FIR_filter_fu_188_ap_ce),
        .I3(DOUTADOUT[4]),
        .I4(A[4]),
        .O(\ap_CS_fsm_reg[23] [4]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT4 #(
    .INIT(16'hF780)) 
    p_reg_reg_i_15__17
       (.I0(grp_FIR_filter_fu_188_ap_ce),
        .I1(ap_CS_fsm_state45),
        .I2(A[3]),
        .I3(DOUTADOUT[3]),
        .O(\ap_CS_fsm_reg[44] [3]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT4 #(
    .INIT(16'hF780)) 
    p_reg_reg_i_15__18
       (.I0(grp_FIR_filter_fu_188_ap_ce),
        .I1(ap_CS_fsm_state39),
        .I2(A[4]),
        .I3(DOUTADOUT[4]),
        .O(\ap_CS_fsm_reg[38] [4]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT4 #(
    .INIT(16'hF780)) 
    p_reg_reg_i_15__19
       (.I0(grp_FIR_filter_fu_188_ap_ce),
        .I1(ap_CS_fsm_state39),
        .I2(DOUTADOUT[3]),
        .I3(A[3]),
        .O(\ap_CS_fsm_reg[38]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_15__2
       (.I0(DOUTADOUT[3]),
        .I1(ap_CS_fsm_state48),
        .I2(A[3]),
        .O(ram_reg_bram_0_15[3]));
  LUT5 #(
    .INIT(32'hFF57A800)) 
    p_reg_reg_i_15__20
       (.I0(grp_FIR_filter_fu_188_ap_ce),
        .I1(ap_CS_fsm_state54),
        .I2(ap_CS_fsm_state43),
        .I3(DOUTADOUT[4]),
        .I4(A[4]),
        .O(\ap_CS_fsm_reg[53] [4]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_15__3
       (.I0(DOUTADOUT[4]),
        .I1(ap_CS_fsm_state53),
        .I2(A[4]),
        .O(ram_reg_bram_0_16[4]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_15__4
       (.I0(A[4]),
        .I1(ap_CS_fsm_state55),
        .I2(DOUTADOUT[4]),
        .O(ram_reg_bram_0_17[4]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_15__5
       (.I0(DOUTADOUT[3]),
        .I1(ap_CS_fsm_state33),
        .I2(A[3]),
        .O(ram_reg_bram_0_18[3]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_15__6
       (.I0(A[4]),
        .I1(ap_CS_fsm_state33),
        .I2(DOUTADOUT[4]),
        .O(ram_reg_bram_0_21[4]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_15__7
       (.I0(DOUTADOUT[2]),
        .I1(ap_CS_fsm_state18),
        .I2(A[2]),
        .O(ram_reg_bram_0_22[2]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_15__8
       (.I0(A[3]),
        .I1(ap_CS_fsm_state34),
        .I2(DOUTADOUT[3]),
        .O(ram_reg_bram_0_23[3]));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_15__9
       (.I0(p_reg_reg_i_3_0[9]),
        .I1(DOUTADOUT[9]),
        .O(p_reg_reg_i_15__9_n_0));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_16
       (.I0(DOUTADOUT[3]),
        .I1(ap_CS_fsm_state55),
        .I2(A[3]),
        .O(ram_reg_bram_0_7[3]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_16__0
       (.I0(A[2]),
        .I1(ap_CS_fsm_state46),
        .I2(DOUTADOUT[2]),
        .O(ram_reg_bram_0_11[2]));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_16__1
       (.I0(A[2]),
        .I1(ap_CS_fsm_state56),
        .I2(DOUTADOUT[2]),
        .O(ram_reg_bram_0_14[2]));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_16__13
       (.I0(tmp65_fu_1288_p2[9]),
        .I1(tmp65_fu_1288_p2[13]),
        .O(p_reg_reg_i_16__13_n_0));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT4 #(
    .INIT(16'hF780)) 
    p_reg_reg_i_16__15
       (.I0(grp_FIR_filter_fu_188_ap_ce),
        .I1(ap_CS_fsm_state58),
        .I2(DOUTADOUT[2]),
        .I3(A[2]),
        .O(D[2]));
  LUT5 #(
    .INIT(32'hFFE01F00)) 
    p_reg_reg_i_16__16
       (.I0(ap_CS_fsm_state24),
        .I1(ap_CS_fsm_state54),
        .I2(grp_FIR_filter_fu_188_ap_ce),
        .I3(DOUTADOUT[3]),
        .I4(A[3]),
        .O(\ap_CS_fsm_reg[23] [3]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT4 #(
    .INIT(16'hF780)) 
    p_reg_reg_i_16__17
       (.I0(grp_FIR_filter_fu_188_ap_ce),
        .I1(ap_CS_fsm_state45),
        .I2(A[2]),
        .I3(DOUTADOUT[2]),
        .O(\ap_CS_fsm_reg[44] [2]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT4 #(
    .INIT(16'hF780)) 
    p_reg_reg_i_16__18
       (.I0(grp_FIR_filter_fu_188_ap_ce),
        .I1(ap_CS_fsm_state39),
        .I2(A[3]),
        .I3(DOUTADOUT[3]),
        .O(\ap_CS_fsm_reg[38] [3]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT4 #(
    .INIT(16'hF780)) 
    p_reg_reg_i_16__19
       (.I0(grp_FIR_filter_fu_188_ap_ce),
        .I1(ap_CS_fsm_state39),
        .I2(DOUTADOUT[2]),
        .I3(A[2]),
        .O(\ap_CS_fsm_reg[38]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_16__2
       (.I0(DOUTADOUT[2]),
        .I1(ap_CS_fsm_state48),
        .I2(A[2]),
        .O(ram_reg_bram_0_15[2]));
  LUT5 #(
    .INIT(32'hFF57A800)) 
    p_reg_reg_i_16__20
       (.I0(grp_FIR_filter_fu_188_ap_ce),
        .I1(ap_CS_fsm_state54),
        .I2(ap_CS_fsm_state43),
        .I3(DOUTADOUT[3]),
        .I4(A[3]),
        .O(\ap_CS_fsm_reg[53] [3]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_16__3
       (.I0(DOUTADOUT[3]),
        .I1(ap_CS_fsm_state53),
        .I2(A[3]),
        .O(ram_reg_bram_0_16[3]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_16__4
       (.I0(A[3]),
        .I1(ap_CS_fsm_state55),
        .I2(DOUTADOUT[3]),
        .O(ram_reg_bram_0_17[3]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_16__5
       (.I0(DOUTADOUT[2]),
        .I1(ap_CS_fsm_state33),
        .I2(A[2]),
        .O(ram_reg_bram_0_18[2]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_16__6
       (.I0(A[3]),
        .I1(ap_CS_fsm_state33),
        .I2(DOUTADOUT[3]),
        .O(ram_reg_bram_0_21[3]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_16__7
       (.I0(DOUTADOUT[1]),
        .I1(ap_CS_fsm_state18),
        .I2(A[1]),
        .O(ram_reg_bram_0_22[1]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_16__8
       (.I0(A[2]),
        .I1(ap_CS_fsm_state34),
        .I2(DOUTADOUT[2]),
        .O(ram_reg_bram_0_23[2]));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_16__9
       (.I0(p_reg_reg_i_3_0[8]),
        .I1(DOUTADOUT[8]),
        .O(p_reg_reg_i_16__9_n_0));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_17
       (.I0(DOUTADOUT[2]),
        .I1(ap_CS_fsm_state55),
        .I2(A[2]),
        .O(ram_reg_bram_0_7[2]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_17__0
       (.I0(A[1]),
        .I1(ap_CS_fsm_state46),
        .I2(DOUTADOUT[1]),
        .O(ram_reg_bram_0_11[1]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_17__1
       (.I0(A[1]),
        .I1(ap_CS_fsm_state56),
        .I2(DOUTADOUT[1]),
        .O(ram_reg_bram_0_14[1]));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_17__13
       (.I0(tmp65_fu_1288_p2[8]),
        .I1(tmp65_fu_1288_p2[12]),
        .O(p_reg_reg_i_17__13_n_0));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT4 #(
    .INIT(16'hF780)) 
    p_reg_reg_i_17__15
       (.I0(grp_FIR_filter_fu_188_ap_ce),
        .I1(ap_CS_fsm_state58),
        .I2(DOUTADOUT[1]),
        .I3(A[1]),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hFFE01F00)) 
    p_reg_reg_i_17__16
       (.I0(ap_CS_fsm_state24),
        .I1(ap_CS_fsm_state54),
        .I2(grp_FIR_filter_fu_188_ap_ce),
        .I3(DOUTADOUT[2]),
        .I4(A[2]),
        .O(\ap_CS_fsm_reg[23] [2]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT4 #(
    .INIT(16'hF780)) 
    p_reg_reg_i_17__17
       (.I0(grp_FIR_filter_fu_188_ap_ce),
        .I1(ap_CS_fsm_state45),
        .I2(A[1]),
        .I3(DOUTADOUT[1]),
        .O(\ap_CS_fsm_reg[44] [1]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT4 #(
    .INIT(16'hF780)) 
    p_reg_reg_i_17__18
       (.I0(grp_FIR_filter_fu_188_ap_ce),
        .I1(ap_CS_fsm_state39),
        .I2(A[2]),
        .I3(DOUTADOUT[2]),
        .O(\ap_CS_fsm_reg[38] [2]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT4 #(
    .INIT(16'hF780)) 
    p_reg_reg_i_17__19
       (.I0(grp_FIR_filter_fu_188_ap_ce),
        .I1(ap_CS_fsm_state39),
        .I2(DOUTADOUT[1]),
        .I3(A[1]),
        .O(\ap_CS_fsm_reg[38]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_17__2
       (.I0(DOUTADOUT[1]),
        .I1(ap_CS_fsm_state48),
        .I2(A[1]),
        .O(ram_reg_bram_0_15[1]));
  LUT5 #(
    .INIT(32'hFF57A800)) 
    p_reg_reg_i_17__20
       (.I0(grp_FIR_filter_fu_188_ap_ce),
        .I1(ap_CS_fsm_state54),
        .I2(ap_CS_fsm_state43),
        .I3(DOUTADOUT[2]),
        .I4(A[2]),
        .O(\ap_CS_fsm_reg[53] [2]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_17__3
       (.I0(DOUTADOUT[2]),
        .I1(ap_CS_fsm_state53),
        .I2(A[2]),
        .O(ram_reg_bram_0_16[2]));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_17__4
       (.I0(A[2]),
        .I1(ap_CS_fsm_state55),
        .I2(DOUTADOUT[2]),
        .O(ram_reg_bram_0_17[2]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_17__5
       (.I0(DOUTADOUT[1]),
        .I1(ap_CS_fsm_state33),
        .I2(A[1]),
        .O(ram_reg_bram_0_18[1]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_17__6
       (.I0(A[2]),
        .I1(ap_CS_fsm_state33),
        .I2(DOUTADOUT[2]),
        .O(ram_reg_bram_0_21[2]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_17__7
       (.I0(DOUTADOUT[0]),
        .I1(ap_CS_fsm_state18),
        .I2(A[0]),
        .O(ram_reg_bram_0_22[0]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_17__8
       (.I0(A[1]),
        .I1(ap_CS_fsm_state34),
        .I2(DOUTADOUT[1]),
        .O(ram_reg_bram_0_23[1]));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_17__9
       (.I0(p_reg_reg_i_3_0[7]),
        .I1(DOUTADOUT[7]),
        .O(p_reg_reg_i_17__9_n_0));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_18
       (.I0(DOUTADOUT[1]),
        .I1(ap_CS_fsm_state55),
        .I2(A[1]),
        .O(ram_reg_bram_0_7[1]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_18__0
       (.I0(A[0]),
        .I1(ap_CS_fsm_state46),
        .I2(DOUTADOUT[0]),
        .O(ram_reg_bram_0_11[0]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_18__1
       (.I0(A[0]),
        .I1(ap_CS_fsm_state56),
        .I2(DOUTADOUT[0]),
        .O(ram_reg_bram_0_14[0]));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_18__12
       (.I0(tmp65_fu_1288_p2[7]),
        .I1(tmp65_fu_1288_p2[11]),
        .O(p_reg_reg_i_18__12_n_0));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT4 #(
    .INIT(16'hF780)) 
    p_reg_reg_i_18__14
       (.I0(grp_FIR_filter_fu_188_ap_ce),
        .I1(ap_CS_fsm_state58),
        .I2(DOUTADOUT[0]),
        .I3(A[0]),
        .O(D[0]));
  LUT5 #(
    .INIT(32'hFFE01F00)) 
    p_reg_reg_i_18__15
       (.I0(ap_CS_fsm_state24),
        .I1(ap_CS_fsm_state54),
        .I2(grp_FIR_filter_fu_188_ap_ce),
        .I3(DOUTADOUT[1]),
        .I4(A[1]),
        .O(\ap_CS_fsm_reg[23] [1]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT4 #(
    .INIT(16'hF780)) 
    p_reg_reg_i_18__16
       (.I0(grp_FIR_filter_fu_188_ap_ce),
        .I1(ap_CS_fsm_state45),
        .I2(A[0]),
        .I3(DOUTADOUT[0]),
        .O(\ap_CS_fsm_reg[44] [0]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT4 #(
    .INIT(16'hF780)) 
    p_reg_reg_i_18__17
       (.I0(grp_FIR_filter_fu_188_ap_ce),
        .I1(ap_CS_fsm_state39),
        .I2(A[1]),
        .I3(DOUTADOUT[1]),
        .O(\ap_CS_fsm_reg[38] [1]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT4 #(
    .INIT(16'hF780)) 
    p_reg_reg_i_18__18
       (.I0(grp_FIR_filter_fu_188_ap_ce),
        .I1(ap_CS_fsm_state39),
        .I2(DOUTADOUT[0]),
        .I3(A[0]),
        .O(\ap_CS_fsm_reg[38]_0 [0]));
  LUT5 #(
    .INIT(32'hFF57A800)) 
    p_reg_reg_i_18__19
       (.I0(grp_FIR_filter_fu_188_ap_ce),
        .I1(ap_CS_fsm_state54),
        .I2(ap_CS_fsm_state43),
        .I3(DOUTADOUT[1]),
        .I4(A[1]),
        .O(\ap_CS_fsm_reg[53] [1]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_18__2
       (.I0(DOUTADOUT[0]),
        .I1(ap_CS_fsm_state48),
        .I2(A[0]),
        .O(ram_reg_bram_0_15[0]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_18__3
       (.I0(DOUTADOUT[1]),
        .I1(ap_CS_fsm_state53),
        .I2(A[1]),
        .O(ram_reg_bram_0_16[1]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_18__4
       (.I0(A[1]),
        .I1(ap_CS_fsm_state55),
        .I2(DOUTADOUT[1]),
        .O(ram_reg_bram_0_17[1]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_18__5
       (.I0(DOUTADOUT[0]),
        .I1(ap_CS_fsm_state33),
        .I2(A[0]),
        .O(ram_reg_bram_0_18[0]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_18__6
       (.I0(A[1]),
        .I1(ap_CS_fsm_state33),
        .I2(DOUTADOUT[1]),
        .O(ram_reg_bram_0_21[1]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_18__7
       (.I0(A[0]),
        .I1(ap_CS_fsm_state34),
        .I2(DOUTADOUT[0]),
        .O(ram_reg_bram_0_23[0]));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_18__8
       (.I0(p_reg_reg_i_3_0[6]),
        .I1(DOUTADOUT[6]),
        .O(p_reg_reg_i_18__8_n_0));
  CARRY8 p_reg_reg_i_19
       (.CI(p_reg_reg_i_20_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_p_reg_reg_i_19_CO_UNCONNECTED[7],p_reg_reg_i_19_n_1,p_reg_reg_i_19_n_2,p_reg_reg_i_19_n_3,p_reg_reg_i_19_n_4,p_reg_reg_i_19_n_5,p_reg_reg_i_19_n_6,p_reg_reg_i_19_n_7}),
        .DI({1'b0,p_reg_reg_i_23__0_n_0,p_reg_reg_i_24__1_n_0,p_reg_reg_i_25__1_n_0,p_reg_reg_i_26__0_n_0,p_reg_reg_i_27__0_n_0,p_reg_reg_i_28__0_n_0,p_reg_reg_i_29__0_n_0}),
        .O(p_reg_reg_i_36__1_0[23:16]),
        .S({1'b1,p_reg_reg_i_30__5_n_0,p_reg_reg_i_31__4_n_0,p_reg_reg_i_32__4_n_0,p_reg_reg_i_33__4_n_0,p_reg_reg_i_34__4_n_0,p_reg_reg_i_35__4_n_0,p_reg_reg_i_36__1_n_0}));
  CARRY8 p_reg_reg_i_19__0
       (.CI(p_reg_reg_i_20__0_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_p_reg_reg_i_19__0_CO_UNCONNECTED[7:3],p_reg_reg_i_19__0_n_5,p_reg_reg_i_19__0_n_6,p_reg_reg_i_19__0_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,p_reg_reg_i_23__1_n_0,tmp71_cast_fu_1136_p1__0[15:14]}),
        .O({NLW_p_reg_reg_i_19__0_O_UNCONNECTED[7:4],C[20:17]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b1,p_reg_reg_i_25__8_n_0,p_reg_reg_i_26__7_n_0,p_reg_reg_i_27__5_n_0}));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_19__1
       (.I0(DOUTADOUT[0]),
        .I1(ap_CS_fsm_state55),
        .I2(A[0]),
        .O(ram_reg_bram_0_7[0]));
  LUT5 #(
    .INIT(32'hFFE01F00)) 
    p_reg_reg_i_19__11
       (.I0(ap_CS_fsm_state24),
        .I1(ap_CS_fsm_state54),
        .I2(grp_FIR_filter_fu_188_ap_ce),
        .I3(DOUTADOUT[0]),
        .I4(A[0]),
        .O(\ap_CS_fsm_reg[23] [0]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT4 #(
    .INIT(16'hF780)) 
    p_reg_reg_i_19__12
       (.I0(grp_FIR_filter_fu_188_ap_ce),
        .I1(ap_CS_fsm_state39),
        .I2(A[0]),
        .I3(DOUTADOUT[0]),
        .O(\ap_CS_fsm_reg[38] [0]));
  LUT5 #(
    .INIT(32'hFF57A800)) 
    p_reg_reg_i_19__13
       (.I0(grp_FIR_filter_fu_188_ap_ce),
        .I1(ap_CS_fsm_state54),
        .I2(ap_CS_fsm_state43),
        .I3(DOUTADOUT[0]),
        .I4(A[0]),
        .O(\ap_CS_fsm_reg[53] [0]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_19__2
       (.I0(DOUTADOUT[0]),
        .I1(ap_CS_fsm_state53),
        .I2(A[0]),
        .O(ram_reg_bram_0_16[0]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_19__3
       (.I0(A[0]),
        .I1(ap_CS_fsm_state55),
        .I2(DOUTADOUT[0]),
        .O(ram_reg_bram_0_17[0]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_19__4
       (.I0(A[0]),
        .I1(ap_CS_fsm_state33),
        .I2(DOUTADOUT[0]),
        .O(ram_reg_bram_0_21[0]));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_19__5
       (.I0(p_reg_reg_i_3_0[5]),
        .I1(DOUTADOUT[5]),
        .O(p_reg_reg_i_19__5_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_19__9
       (.I0(tmp65_fu_1288_p2[6]),
        .I1(tmp65_fu_1288_p2[10]),
        .O(p_reg_reg_i_19__9_n_0));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT4 #(
    .INIT(16'hCCC8)) 
    p_reg_reg_i_1__11
       (.I0(ap_CS_fsm_state7),
        .I1(grp_FIR_filter_fu_188_ap_ce),
        .I2(ap_CS_fsm_state19),
        .I3(ap_CS_fsm_state36),
        .O(CEA2));
  CARRY8 p_reg_reg_i_2
       (.CI(p_reg_reg_i_3_n_0),
        .CI_TOP(1'b0),
        .CO(NLW_p_reg_reg_i_2_CO_UNCONNECTED[7:0]),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_p_reg_reg_i_2_O_UNCONNECTED[7:1],\reg_625_reg[14] [16]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}));
  CARRY8 p_reg_reg_i_20
       (.CI(p_reg_reg_i_21_n_0),
        .CI_TOP(1'b0),
        .CO({p_reg_reg_i_20_n_0,p_reg_reg_i_20_n_1,p_reg_reg_i_20_n_2,p_reg_reg_i_20_n_3,p_reg_reg_i_20_n_4,p_reg_reg_i_20_n_5,p_reg_reg_i_20_n_6,p_reg_reg_i_20_n_7}),
        .DI({p_reg_reg_i_37__6_n_0,p_reg_reg_i_38__4_n_0,p_reg_reg_i_39__4_n_0,p_reg_reg_i_40__4_n_0,p_reg_reg_i_41__5_n_0,p_reg_reg_i_42__2_n_0,p_reg_reg_i_43__4_n_0,p_reg_reg_i_44__3_n_0}),
        .O(p_reg_reg_i_36__1_0[15:8]),
        .S({p_reg_reg_i_45__0_n_0,p_reg_reg_i_46__0_n_0,p_reg_reg_i_47__1_n_0,p_reg_reg_i_48__1_n_0,p_reg_reg_i_49__2_n_0,p_reg_reg_i_50__2_n_0,p_reg_reg_i_51__1_n_0,p_reg_reg_i_52__1_n_0}));
  CARRY8 p_reg_reg_i_20__0
       (.CI(p_reg_reg_i_21__0_n_0),
        .CI_TOP(1'b0),
        .CO({p_reg_reg_i_20__0_n_0,p_reg_reg_i_20__0_n_1,p_reg_reg_i_20__0_n_2,p_reg_reg_i_20__0_n_3,p_reg_reg_i_20__0_n_4,p_reg_reg_i_20__0_n_5,p_reg_reg_i_20__0_n_6,p_reg_reg_i_20__0_n_7}),
        .DI({p_reg_reg_i_28__9_n_0,p_reg_reg_i_29__1_n_0,p_reg_reg_i_30__0_n_0,p_reg_reg_i_31__0_n_0,p_reg_reg_i_32__0_n_0,p_reg_reg_i_33__0_n_0,p_reg_reg_i_34__0_n_0,p_reg_reg_i_35__0_n_0}),
        .O(C[16:9]),
        .S({p_reg_reg_i_36__2_n_0,p_reg_reg_i_37__1_n_0,p_reg_reg_i_38__1_n_0,p_reg_reg_i_39__1_n_0,p_reg_reg_i_40__1_n_0,p_reg_reg_i_41__2_n_0,p_reg_reg_i_42__0_n_0,p_reg_reg_i_43__0_n_0}));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_20__1
       (.I0(DOUTADOUT[15]),
        .I1(\reg_658_reg[0] ),
        .I2(A[15]),
        .O(ram_reg_bram_0_4[15]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_20__2
       (.I0(DOUTADOUT[15]),
        .I1(ap_CS_fsm_state28),
        .I2(A[15]),
        .O(ram_reg_bram_0_6[15]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_20__3
       (.I0(A[15]),
        .I1(ap_CS_fsm_state57),
        .I2(DOUTADOUT[15]),
        .O(ram_reg_bram_0_8[15]));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_20__4
       (.I0(p_reg_reg_i_3_0[4]),
        .I1(DOUTADOUT[4]),
        .O(p_reg_reg_i_20__4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_20__8
       (.I0(tmp65_fu_1288_p2[5]),
        .I1(tmp65_fu_1288_p2[9]),
        .O(p_reg_reg_i_20__8_n_0));
  CARRY8 p_reg_reg_i_21
       (.CI(p_reg_reg_i_53_n_0),
        .CI_TOP(1'b0),
        .CO({p_reg_reg_i_21_n_0,p_reg_reg_i_21_n_1,p_reg_reg_i_21_n_2,p_reg_reg_i_21_n_3,p_reg_reg_i_21_n_4,p_reg_reg_i_21_n_5,p_reg_reg_i_21_n_6,p_reg_reg_i_21_n_7}),
        .DI({p_reg_reg_i_54__0_n_0,p_reg_reg_i_55__0_n_0,tmp610_fu_1567_p2[1:0],1'b0,1'b0,1'b0,1'b0}),
        .O(p_reg_reg_i_36__1_0[7:0]),
        .S({p_reg_reg_i_57__1_n_0,p_reg_reg_i_58__2_n_0,p_reg_reg_i_59__0_n_0,p_reg_reg_i_60__1_n_0,p_reg_reg_i_61_n_0,p_reg_reg_i_62_n_0,p_reg_reg_i_63_n_0,p_reg_reg_i_64_n_0}));
  CARRY8 p_reg_reg_i_21__0
       (.CI(p_reg_reg_i_44_n_0),
        .CI_TOP(1'b0),
        .CO({p_reg_reg_i_21__0_n_0,p_reg_reg_i_21__0_n_1,p_reg_reg_i_21__0_n_2,p_reg_reg_i_21__0_n_3,p_reg_reg_i_21__0_n_4,p_reg_reg_i_21__0_n_5,p_reg_reg_i_21__0_n_6,p_reg_reg_i_21__0_n_7}),
        .DI({p_reg_reg_i_45_n_0,p_reg_reg_i_46_n_0,p_reg_reg_i_47_n_0,p_reg_reg_i_48_n_0,p_reg_reg_i_49__0_n_0,tmp71_cast_fu_1136_p1__0[3],1'b0,1'b0}),
        .O(C[8:1]),
        .S({p_reg_reg_i_50__0_n_0,p_reg_reg_i_51__0_n_0,p_reg_reg_i_52__0_n_0,p_reg_reg_i_53__1_n_0,p_reg_reg_i_54__2_n_0,p_reg_reg_i_55__2_n_0,p_reg_reg_i_56__0_n_0,p_reg_reg_i_57_n_0}));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_21__1
       (.I0(DOUTADOUT[14]),
        .I1(\reg_658_reg[0] ),
        .I2(A[14]),
        .O(ram_reg_bram_0_4[14]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_21__2
       (.I0(DOUTADOUT[14]),
        .I1(ap_CS_fsm_state28),
        .I2(A[14]),
        .O(ram_reg_bram_0_6[14]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_21__3
       (.I0(A[14]),
        .I1(ap_CS_fsm_state57),
        .I2(DOUTADOUT[14]),
        .O(ram_reg_bram_0_8[14]));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_21__4
       (.I0(p_reg_reg_i_3_0[3]),
        .I1(DOUTADOUT[3]),
        .O(p_reg_reg_i_21__4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_21__8
       (.I0(tmp65_fu_1288_p2[4]),
        .I1(tmp65_fu_1288_p2[8]),
        .O(p_reg_reg_i_21__8_n_0));
  CARRY8 p_reg_reg_i_22
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({p_reg_reg_i_22_n_0,p_reg_reg_i_22_n_1,p_reg_reg_i_22_n_2,p_reg_reg_i_22_n_3,p_reg_reg_i_22_n_4,p_reg_reg_i_22_n_5,p_reg_reg_i_22_n_6,p_reg_reg_i_22_n_7}),
        .DI(A[7:0]),
        .O({tmp105_cast_fu_1591_p1__0[7:1],ram_reg_bram_0_1}),
        .S({p_reg_reg_i_65__0_n_0,p_reg_reg_i_66__1_n_0,p_reg_reg_i_67__0_n_0,p_reg_reg_i_68__0_n_0,p_reg_reg_i_69__0_n_0,p_reg_reg_i_70__0_n_0,p_reg_reg_i_71_n_0,p_reg_reg_i_72_n_0}));
  CARRY8 p_reg_reg_i_22__0
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({p_reg_reg_i_22__0_n_0,p_reg_reg_i_22__0_n_1,p_reg_reg_i_22__0_n_2,p_reg_reg_i_22__0_n_3,p_reg_reg_i_22__0_n_4,p_reg_reg_i_22__0_n_5,p_reg_reg_i_22__0_n_6,p_reg_reg_i_22__0_n_7}),
        .DI(DOUTADOUT[7:0]),
        .O({tmp71_cast_fu_1136_p1__0[7:1],C[0]}),
        .S({p_reg_reg_i_58__1_n_0,p_reg_reg_i_59_n_0,p_reg_reg_i_60_n_0,p_reg_reg_i_61__0_n_0,p_reg_reg_i_62__1_n_0,p_reg_reg_i_63__1_n_0,p_reg_reg_i_64__1_n_0,p_reg_reg_i_65__1_n_0}));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_22__1
       (.I0(DOUTADOUT[13]),
        .I1(\reg_658_reg[0] ),
        .I2(A[13]),
        .O(ram_reg_bram_0_4[13]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_22__2
       (.I0(DOUTADOUT[13]),
        .I1(ap_CS_fsm_state28),
        .I2(A[13]),
        .O(ram_reg_bram_0_6[13]));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_22__3
       (.I0(A[13]),
        .I1(ap_CS_fsm_state57),
        .I2(DOUTADOUT[13]),
        .O(ram_reg_bram_0_8[13]));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_22__4
       (.I0(p_reg_reg_i_3_0[2]),
        .I1(DOUTADOUT[2]),
        .O(p_reg_reg_i_22__4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_22__9
       (.I0(tmp65_fu_1288_p2[3]),
        .I1(tmp65_fu_1288_p2[7]),
        .O(p_reg_reg_i_22__9_n_0));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_23
       (.I0(DOUTADOUT[12]),
        .I1(\reg_658_reg[0] ),
        .I2(A[12]),
        .O(ram_reg_bram_0_4[12]));
  LUT4 #(
    .INIT(16'h6066)) 
    p_reg_reg_i_23__0
       (.I0(CO),
        .I1(p_reg_reg_i_74_n_7),
        .I2(tmp610_fu_1567_p2[16]),
        .I3(tmp105_cast_fu_1591_p1__0[15]),
        .O(p_reg_reg_i_23__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_23__1
       (.I0(tmp71_cast_fu_1136_p1__0[15]),
        .O(p_reg_reg_i_23__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_23__2
       (.I0(DOUTADOUT[12]),
        .I1(ap_CS_fsm_state28),
        .I2(A[12]),
        .O(ram_reg_bram_0_6[12]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_23__3
       (.I0(A[12]),
        .I1(ap_CS_fsm_state57),
        .I2(DOUTADOUT[12]),
        .O(ram_reg_bram_0_8[12]));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_23__4
       (.I0(tmp65_fu_1288_p2[0]),
        .O(p_reg_reg_i_23__4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_23__5
       (.I0(p_reg_reg_i_3_0[1]),
        .I1(DOUTADOUT[1]),
        .O(p_reg_reg_i_23__5_n_0));
  CARRY8 p_reg_reg_i_24
       (.CI(p_reg_reg_i_22__0_n_0),
        .CI_TOP(1'b0),
        .CO({p_reg_reg_i_24_n_0,p_reg_reg_i_24_n_1,p_reg_reg_i_24_n_2,p_reg_reg_i_24_n_3,p_reg_reg_i_24_n_4,p_reg_reg_i_24_n_5,p_reg_reg_i_24_n_6,p_reg_reg_i_24_n_7}),
        .DI({p_reg_reg_i_66__0_n_0,DOUTADOUT[14:8]}),
        .O(tmp71_cast_fu_1136_p1__0[15:8]),
        .S({p_reg_reg_i_67__2_n_0,p_reg_reg_i_68__1_n_0,p_reg_reg_i_69__1_n_0,p_reg_reg_i_70__1_n_0,p_reg_reg_i_71__0_n_0,p_reg_reg_i_72__0_n_0,p_reg_reg_i_73__0_n_0,p_reg_reg_i_74__0_n_0}));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_24__0
       (.I0(DOUTADOUT[11]),
        .I1(\reg_658_reg[0] ),
        .I2(A[11]),
        .O(ram_reg_bram_0_4[11]));
  LUT4 #(
    .INIT(16'h6066)) 
    p_reg_reg_i_24__1
       (.I0(tmp610_fu_1567_p2[16]),
        .I1(tmp105_cast_fu_1591_p1__0[15]),
        .I2(tmp610_fu_1567_p2[15]),
        .I3(tmp105_cast_fu_1591_p1__0[14]),
        .O(p_reg_reg_i_24__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_24__2
       (.I0(DOUTADOUT[11]),
        .I1(ap_CS_fsm_state28),
        .I2(A[11]),
        .O(ram_reg_bram_0_6[11]));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_24__3
       (.I0(A[11]),
        .I1(ap_CS_fsm_state57),
        .I2(DOUTADOUT[11]),
        .O(ram_reg_bram_0_8[11]));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_24__4
       (.I0(p_reg_reg_i_3_0[0]),
        .I1(DOUTADOUT[0]),
        .O(p_reg_reg_i_24__4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_24__8
       (.I0(tmp65_fu_1288_p2[2]),
        .I1(tmp65_fu_1288_p2[6]),
        .O(p_reg_reg_i_24__8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_25
       (.I0(DOUTADOUT[10]),
        .I1(\reg_658_reg[0] ),
        .I2(A[10]),
        .O(ram_reg_bram_0_4[10]));
  LUT4 #(
    .INIT(16'h6066)) 
    p_reg_reg_i_25__1
       (.I0(tmp610_fu_1567_p2[15]),
        .I1(tmp105_cast_fu_1591_p1__0[14]),
        .I2(tmp610_fu_1567_p2[14]),
        .I3(tmp105_cast_fu_1591_p1__0[13]),
        .O(p_reg_reg_i_25__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_25__3
       (.I0(DOUTADOUT[10]),
        .I1(ap_CS_fsm_state28),
        .I2(A[10]),
        .O(ram_reg_bram_0_6[10]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_25__4
       (.I0(A[10]),
        .I1(ap_CS_fsm_state57),
        .I2(DOUTADOUT[10]),
        .O(ram_reg_bram_0_8[10]));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_25__8
       (.I0(tmp71_cast_fu_1136_p1__0[15]),
        .I1(p_reg_reg_i_75__0_n_7),
        .O(p_reg_reg_i_25__8_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_25__9
       (.I0(tmp65_fu_1288_p2[1]),
        .I1(tmp65_fu_1288_p2[5]),
        .O(p_reg_reg_i_25__9_n_0));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_26
       (.I0(DOUTADOUT[9]),
        .I1(\reg_658_reg[0] ),
        .I2(A[9]),
        .O(ram_reg_bram_0_4[9]));
  LUT4 #(
    .INIT(16'h6066)) 
    p_reg_reg_i_26__0
       (.I0(tmp610_fu_1567_p2[14]),
        .I1(tmp105_cast_fu_1591_p1__0[13]),
        .I2(tmp610_fu_1567_p2[13]),
        .I3(tmp105_cast_fu_1591_p1__0[12]),
        .O(p_reg_reg_i_26__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_26__2
       (.I0(DOUTADOUT[9]),
        .I1(ap_CS_fsm_state28),
        .I2(A[9]),
        .O(ram_reg_bram_0_6[9]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_26__3
       (.I0(A[9]),
        .I1(ap_CS_fsm_state57),
        .I2(DOUTADOUT[9]),
        .O(ram_reg_bram_0_8[9]));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_26__7
       (.I0(tmp71_cast_fu_1136_p1__0[14]),
        .I1(tmp71_cast_fu_1136_p1__0[15]),
        .O(p_reg_reg_i_26__7_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_26__9
       (.I0(tmp65_fu_1288_p2[0]),
        .I1(tmp65_fu_1288_p2[4]),
        .O(p_reg_reg_i_26__9_n_0));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_27
       (.I0(DOUTADOUT[8]),
        .I1(\reg_658_reg[0] ),
        .I2(A[8]),
        .O(ram_reg_bram_0_4[8]));
  LUT4 #(
    .INIT(16'h6066)) 
    p_reg_reg_i_27__0
       (.I0(tmp610_fu_1567_p2[13]),
        .I1(tmp105_cast_fu_1591_p1__0[12]),
        .I2(tmp610_fu_1567_p2[12]),
        .I3(tmp105_cast_fu_1591_p1__0[11]),
        .O(p_reg_reg_i_27__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_27__1
       (.I0(DOUTADOUT[8]),
        .I1(ap_CS_fsm_state28),
        .I2(A[8]),
        .O(ram_reg_bram_0_6[8]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_27__2
       (.I0(A[8]),
        .I1(ap_CS_fsm_state57),
        .I2(DOUTADOUT[8]),
        .O(ram_reg_bram_0_8[8]));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_27__3
       (.I0(tmp65_fu_1288_p2[3]),
        .O(p_reg_reg_i_27__3_n_0));
  LUT3 #(
    .INIT(8'h87)) 
    p_reg_reg_i_27__5
       (.I0(tmp71_cast_fu_1136_p1__0[13]),
        .I1(p_reg_reg_i_75__0_n_7),
        .I2(tmp71_cast_fu_1136_p1__0[14]),
        .O(p_reg_reg_i_27__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_28
       (.I0(DOUTADOUT[7]),
        .I1(\reg_658_reg[0] ),
        .I2(A[7]),
        .O(ram_reg_bram_0_4[7]));
  LUT4 #(
    .INIT(16'h0666)) 
    p_reg_reg_i_28__0
       (.I0(tmp610_fu_1567_p2[12]),
        .I1(tmp105_cast_fu_1591_p1__0[11]),
        .I2(p_reg_reg_i_74_n_7),
        .I3(tmp105_cast_fu_1591_p1__0[10]),
        .O(p_reg_reg_i_28__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_28__1
       (.I0(DOUTADOUT[7]),
        .I1(ap_CS_fsm_state28),
        .I2(A[7]),
        .O(ram_reg_bram_0_6[7]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_28__2
       (.I0(A[7]),
        .I1(ap_CS_fsm_state57),
        .I2(DOUTADOUT[7]),
        .O(ram_reg_bram_0_8[7]));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_28__3
       (.I0(tmp65_fu_1288_p2[2]),
        .O(p_reg_reg_i_28__3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_28__9
       (.I0(tmp71_cast_fu_1136_p1__0[13]),
        .I1(p_reg_reg_i_75__0_n_7),
        .O(p_reg_reg_i_28__9_n_0));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_29
       (.I0(DOUTADOUT[6]),
        .I1(\reg_658_reg[0] ),
        .I2(A[6]),
        .O(ram_reg_bram_0_4[6]));
  LUT3 #(
    .INIT(8'h82)) 
    p_reg_reg_i_29__0
       (.I0(tmp610_fu_1567_p2[11]),
        .I1(p_reg_reg_i_74_n_7),
        .I2(tmp105_cast_fu_1591_p1__0[10]),
        .O(p_reg_reg_i_29__0_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    p_reg_reg_i_29__1
       (.I0(tmp71_cast_fu_1136_p1__0[14]),
        .I1(tmp71_cast_fu_1136_p1__0[11]),
        .O(p_reg_reg_i_29__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_29__2
       (.I0(DOUTADOUT[6]),
        .I1(ap_CS_fsm_state28),
        .I2(A[6]),
        .O(ram_reg_bram_0_6[6]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_29__3
       (.I0(A[6]),
        .I1(ap_CS_fsm_state57),
        .I2(DOUTADOUT[6]),
        .O(ram_reg_bram_0_8[6]));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_29__4
       (.I0(tmp65_fu_1288_p2[1]),
        .O(p_reg_reg_i_29__4_n_0));
  CARRY8 p_reg_reg_i_2__1
       (.CI(p_reg_reg_i_3__1_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_p_reg_reg_i_2__1_CO_UNCONNECTED[7:6],p_reg_reg_i_2__1_n_2,p_reg_reg_i_2__1_n_3,p_reg_reg_i_2__1_n_4,p_reg_reg_i_2__1_n_5,p_reg_reg_i_2__1_n_6,p_reg_reg_i_2__1_n_7}),
        .DI({1'b0,1'b0,tmp65_fu_1288_p2[15:13],tmp65_fu_1288_p2[16],p_reg_reg_i_7__1_n_7,tmp65_fu_1288_p2[11]}),
        .O({NLW_p_reg_reg_i_2__1_O_UNCONNECTED[7],ram_reg_bram_0_3[21:15]}),
        .S({1'b0,1'b1,p_reg_reg_i_8__12_n_0,p_reg_reg_i_9__11_n_0,p_reg_reg_i_10__13_n_0,p_reg_reg_i_11__13_n_0,p_reg_reg_i_12__10_n_0,p_reg_reg_i_13__13_n_0}));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_2__23
       (.I0(DOUTADOUT[15]),
        .I1(ap_CS_fsm_state18),
        .I2(A[15]),
        .O(ram_reg_bram_0_22[15]));
  CARRY8 p_reg_reg_i_3
       (.CI(p_reg_reg_i_4_n_0),
        .CI_TOP(1'b0),
        .CO({p_reg_reg_i_3_n_0,p_reg_reg_i_3_n_1,p_reg_reg_i_3_n_2,p_reg_reg_i_3_n_3,p_reg_reg_i_3_n_4,p_reg_reg_i_3_n_5,p_reg_reg_i_3_n_6,p_reg_reg_i_3_n_7}),
        .DI({p_reg_reg_i_8__11_n_0,p_reg_reg_i_3_0[14:8]}),
        .O(\reg_625_reg[14] [15:8]),
        .S({p_reg_reg_i_9__13_n_0,p_reg_reg_i_10__9_n_0,p_reg_reg_i_11__9_n_0,p_reg_reg_i_12__9_n_0,p_reg_reg_i_13__9_n_0,p_reg_reg_i_14__10_n_0,p_reg_reg_i_15__9_n_0,p_reg_reg_i_16__9_n_0}));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_30
       (.I0(DOUTADOUT[5]),
        .I1(\reg_658_reg[0] ),
        .I2(A[5]),
        .O(ram_reg_bram_0_4[5]));
  LUT2 #(
    .INIT(4'h1)) 
    p_reg_reg_i_30__0
       (.I0(tmp71_cast_fu_1136_p1__0[13]),
        .I1(tmp71_cast_fu_1136_p1__0[10]),
        .O(p_reg_reg_i_30__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_30__1
       (.I0(A[15]),
        .O(p_reg_reg_i_30__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_30__2
       (.I0(DOUTADOUT[5]),
        .I1(ap_CS_fsm_state28),
        .I2(A[5]),
        .O(ram_reg_bram_0_6[5]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_30__3
       (.I0(A[5]),
        .I1(ap_CS_fsm_state57),
        .I2(DOUTADOUT[5]),
        .O(ram_reg_bram_0_8[5]));
  LUT4 #(
    .INIT(16'hF2DF)) 
    p_reg_reg_i_30__5
       (.I0(tmp105_cast_fu_1591_p1__0[15]),
        .I1(tmp610_fu_1567_p2[16]),
        .I2(p_reg_reg_i_74_n_7),
        .I3(CO),
        .O(p_reg_reg_i_30__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_31
       (.I0(DOUTADOUT[4]),
        .I1(\reg_658_reg[0] ),
        .I2(A[4]),
        .O(ram_reg_bram_0_4[4]));
  LUT2 #(
    .INIT(4'h1)) 
    p_reg_reg_i_31__0
       (.I0(tmp71_cast_fu_1136_p1__0[9]),
        .I1(tmp71_cast_fu_1136_p1__0[12]),
        .O(p_reg_reg_i_31__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_31__1
       (.I0(DOUTADOUT[4]),
        .I1(ap_CS_fsm_state28),
        .I2(A[4]),
        .O(ram_reg_bram_0_6[4]));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_31__2
       (.I0(A[4]),
        .I1(ap_CS_fsm_state57),
        .I2(DOUTADOUT[4]),
        .O(ram_reg_bram_0_8[4]));
  LUT6 #(
    .INIT(64'hF00FD22D2DD2F00F)) 
    p_reg_reg_i_31__4
       (.I0(tmp105_cast_fu_1591_p1__0[14]),
        .I1(tmp610_fu_1567_p2[15]),
        .I2(CO),
        .I3(p_reg_reg_i_74_n_7),
        .I4(tmp610_fu_1567_p2[16]),
        .I5(tmp105_cast_fu_1591_p1__0[15]),
        .O(p_reg_reg_i_31__4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_31__8
       (.I0(A[15]),
        .I1(p_reg_reg_i_5__1_0[15]),
        .O(p_reg_reg_i_31__8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_32
       (.I0(DOUTADOUT[3]),
        .I1(\reg_658_reg[0] ),
        .I2(A[3]),
        .O(ram_reg_bram_0_4[3]));
  LUT2 #(
    .INIT(4'h1)) 
    p_reg_reg_i_32__0
       (.I0(tmp71_cast_fu_1136_p1__0[8]),
        .I1(tmp71_cast_fu_1136_p1__0[11]),
        .O(p_reg_reg_i_32__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_32__1
       (.I0(DOUTADOUT[3]),
        .I1(ap_CS_fsm_state28),
        .I2(A[3]),
        .O(ram_reg_bram_0_6[3]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_32__2
       (.I0(A[3]),
        .I1(ap_CS_fsm_state57),
        .I2(DOUTADOUT[3]),
        .O(ram_reg_bram_0_8[3]));
  LUT6 #(
    .INIT(64'hF00FD22D2DD2F00F)) 
    p_reg_reg_i_32__4
       (.I0(tmp105_cast_fu_1591_p1__0[13]),
        .I1(tmp610_fu_1567_p2[14]),
        .I2(tmp610_fu_1567_p2[16]),
        .I3(tmp105_cast_fu_1591_p1__0[15]),
        .I4(tmp610_fu_1567_p2[15]),
        .I5(tmp105_cast_fu_1591_p1__0[14]),
        .O(p_reg_reg_i_32__4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_32__5
       (.I0(A[14]),
        .I1(p_reg_reg_i_5__1_0[14]),
        .O(p_reg_reg_i_32__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_33
       (.I0(DOUTADOUT[2]),
        .I1(\reg_658_reg[0] ),
        .I2(A[2]),
        .O(ram_reg_bram_0_4[2]));
  LUT2 #(
    .INIT(4'h1)) 
    p_reg_reg_i_33__0
       (.I0(tmp71_cast_fu_1136_p1__0[7]),
        .I1(tmp71_cast_fu_1136_p1__0[10]),
        .O(p_reg_reg_i_33__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_33__1
       (.I0(DOUTADOUT[2]),
        .I1(ap_CS_fsm_state28),
        .I2(A[2]),
        .O(ram_reg_bram_0_6[2]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_33__2
       (.I0(A[2]),
        .I1(ap_CS_fsm_state57),
        .I2(DOUTADOUT[2]),
        .O(ram_reg_bram_0_8[2]));
  LUT6 #(
    .INIT(64'hF00FD22D2DD2F00F)) 
    p_reg_reg_i_33__4
       (.I0(tmp105_cast_fu_1591_p1__0[12]),
        .I1(tmp610_fu_1567_p2[13]),
        .I2(tmp610_fu_1567_p2[15]),
        .I3(tmp105_cast_fu_1591_p1__0[14]),
        .I4(tmp610_fu_1567_p2[14]),
        .I5(tmp105_cast_fu_1591_p1__0[13]),
        .O(p_reg_reg_i_33__4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_33__5
       (.I0(A[13]),
        .I1(p_reg_reg_i_5__1_0[13]),
        .O(p_reg_reg_i_33__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_34
       (.I0(DOUTADOUT[1]),
        .I1(\reg_658_reg[0] ),
        .I2(A[1]),
        .O(ram_reg_bram_0_4[1]));
  LUT2 #(
    .INIT(4'h1)) 
    p_reg_reg_i_34__0
       (.I0(tmp71_cast_fu_1136_p1__0[6]),
        .I1(tmp71_cast_fu_1136_p1__0[9]),
        .O(p_reg_reg_i_34__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_34__1
       (.I0(DOUTADOUT[1]),
        .I1(ap_CS_fsm_state28),
        .I2(A[1]),
        .O(ram_reg_bram_0_6[1]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_34__2
       (.I0(A[1]),
        .I1(ap_CS_fsm_state57),
        .I2(DOUTADOUT[1]),
        .O(ram_reg_bram_0_8[1]));
  LUT6 #(
    .INIT(64'hF00FD22D2DD2F00F)) 
    p_reg_reg_i_34__4
       (.I0(tmp105_cast_fu_1591_p1__0[11]),
        .I1(tmp610_fu_1567_p2[12]),
        .I2(tmp610_fu_1567_p2[14]),
        .I3(tmp105_cast_fu_1591_p1__0[13]),
        .I4(tmp610_fu_1567_p2[13]),
        .I5(tmp105_cast_fu_1591_p1__0[12]),
        .O(p_reg_reg_i_34__4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_34__5
       (.I0(A[12]),
        .I1(p_reg_reg_i_5__1_0[12]),
        .O(p_reg_reg_i_34__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_35
       (.I0(DOUTADOUT[0]),
        .I1(\reg_658_reg[0] ),
        .I2(A[0]),
        .O(ram_reg_bram_0_4[0]));
  LUT2 #(
    .INIT(4'h1)) 
    p_reg_reg_i_35__0
       (.I0(tmp71_cast_fu_1136_p1__0[5]),
        .I1(tmp71_cast_fu_1136_p1__0[8]),
        .O(p_reg_reg_i_35__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_35__1
       (.I0(DOUTADOUT[0]),
        .I1(ap_CS_fsm_state28),
        .I2(A[0]),
        .O(ram_reg_bram_0_6[0]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_35__2
       (.I0(A[0]),
        .I1(ap_CS_fsm_state57),
        .I2(DOUTADOUT[0]),
        .O(ram_reg_bram_0_8[0]));
  LUT6 #(
    .INIT(64'hF00F78878778F00F)) 
    p_reg_reg_i_35__4
       (.I0(tmp105_cast_fu_1591_p1__0[10]),
        .I1(p_reg_reg_i_74_n_7),
        .I2(tmp610_fu_1567_p2[13]),
        .I3(tmp105_cast_fu_1591_p1__0[12]),
        .I4(tmp610_fu_1567_p2[12]),
        .I5(tmp105_cast_fu_1591_p1__0[11]),
        .O(p_reg_reg_i_35__4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_35__5
       (.I0(A[11]),
        .I1(p_reg_reg_i_5__1_0[11]),
        .O(p_reg_reg_i_35__5_n_0));
  CARRY8 p_reg_reg_i_36
       (.CI(p_reg_reg_i_37_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_p_reg_reg_i_36_CO_UNCONNECTED[7:6],p_reg_reg_i_36_n_2,p_reg_reg_i_36_n_3,p_reg_reg_i_36_n_4,p_reg_reg_i_36_n_5,p_reg_reg_i_36_n_6,p_reg_reg_i_36_n_7}),
        .DI({1'b0,1'b0,tmp81_cast_fu_1190_p1__0[15:11],tmp81_cast_fu_1190_p1__0[16]}),
        .O({NLW_p_reg_reg_i_36_O_UNCONNECTED[7],ram_reg_bram_0_2[22:16]}),
        .S({1'b0,1'b1,p_reg_reg_i_43__1_n_0,p_reg_reg_i_44__4_n_0,p_reg_reg_i_45__4_n_0,p_reg_reg_i_46__4_n_0,p_reg_reg_i_47__3_n_0,p_reg_reg_i_48__3_n_0}));
  LUT5 #(
    .INIT(32'h96C3C369)) 
    p_reg_reg_i_36__1
       (.I0(tmp610_fu_1567_p2[11]),
        .I1(tmp610_fu_1567_p2[12]),
        .I2(tmp105_cast_fu_1591_p1__0[11]),
        .I3(p_reg_reg_i_74_n_7),
        .I4(tmp105_cast_fu_1591_p1__0[10]),
        .O(p_reg_reg_i_36__1_n_0));
  LUT4 #(
    .INIT(16'h9996)) 
    p_reg_reg_i_36__2
       (.I0(p_reg_reg_i_75__0_n_7),
        .I1(tmp71_cast_fu_1136_p1__0[13]),
        .I2(tmp71_cast_fu_1136_p1__0[12]),
        .I3(tmp71_cast_fu_1136_p1__0[15]),
        .O(p_reg_reg_i_36__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_36__3
       (.I0(A[10]),
        .I1(p_reg_reg_i_5__1_0[10]),
        .O(p_reg_reg_i_36__3_n_0));
  CARRY8 p_reg_reg_i_37
       (.CI(p_reg_reg_i_38_n_0),
        .CI_TOP(1'b0),
        .CO({p_reg_reg_i_37_n_0,p_reg_reg_i_37_n_1,p_reg_reg_i_37_n_2,p_reg_reg_i_37_n_3,p_reg_reg_i_37_n_4,p_reg_reg_i_37_n_5,p_reg_reg_i_37_n_6,p_reg_reg_i_37_n_7}),
        .DI({p_reg_reg_i_49_n_7,tmp81_cast_fu_1190_p1__0[9:3]}),
        .O(ram_reg_bram_0_2[15:8]),
        .S({p_reg_reg_i_50__1_n_0,p_reg_reg_i_51__3_n_0,p_reg_reg_i_52__3_n_0,p_reg_reg_i_53__3_n_0,p_reg_reg_i_54__3_n_0,p_reg_reg_i_55__3_n_0,p_reg_reg_i_56__3_n_0,p_reg_reg_i_57__3_n_0}));
  LUT4 #(
    .INIT(16'h1EE1)) 
    p_reg_reg_i_37__1
       (.I0(tmp71_cast_fu_1136_p1__0[11]),
        .I1(tmp71_cast_fu_1136_p1__0[14]),
        .I2(tmp71_cast_fu_1136_p1__0[12]),
        .I3(tmp71_cast_fu_1136_p1__0[15]),
        .O(p_reg_reg_i_37__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_37__2
       (.I0(A[9]),
        .I1(p_reg_reg_i_5__1_0[9]),
        .O(p_reg_reg_i_37__2_n_0));
  LUT3 #(
    .INIT(8'h69)) 
    p_reg_reg_i_37__6
       (.I0(p_reg_reg_i_74_n_7),
        .I1(tmp105_cast_fu_1591_p1__0[10]),
        .I2(tmp610_fu_1567_p2[11]),
        .O(p_reg_reg_i_37__6_n_0));
  CARRY8 p_reg_reg_i_38
       (.CI(p_reg_reg_i_58__0_n_0),
        .CI_TOP(1'b0),
        .CO({p_reg_reg_i_38_n_0,p_reg_reg_i_38_n_1,p_reg_reg_i_38_n_2,p_reg_reg_i_38_n_3,p_reg_reg_i_38_n_4,p_reg_reg_i_38_n_5,p_reg_reg_i_38_n_6,p_reg_reg_i_38_n_7}),
        .DI({tmp81_cast_fu_1190_p1__0[2:1],ram_reg_bram_0_0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(ram_reg_bram_0_2[7:0]),
        .S({p_reg_reg_i_59__2_n_0,p_reg_reg_i_60__2_n_0,p_reg_reg_i_61__2_n_0,p_reg_reg_i_62__0_n_0,p_reg_reg_i_63__0_n_0,p_reg_reg_i_64__0_n_0,p_reg_reg_i_65_n_0,p_reg_reg_i_66_n_0}));
  LUT4 #(
    .INIT(16'h1EE1)) 
    p_reg_reg_i_38__1
       (.I0(tmp71_cast_fu_1136_p1__0[10]),
        .I1(tmp71_cast_fu_1136_p1__0[13]),
        .I2(tmp71_cast_fu_1136_p1__0[11]),
        .I3(tmp71_cast_fu_1136_p1__0[14]),
        .O(p_reg_reg_i_38__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_38__2
       (.I0(A[8]),
        .I1(p_reg_reg_i_5__1_0[8]),
        .O(p_reg_reg_i_38__2_n_0));
  (* HLUTNM = "lutpair111" *) 
  LUT3 #(
    .INIT(8'h4D)) 
    p_reg_reg_i_38__4
       (.I0(tmp105_cast_fu_1591_p1__0[8]),
        .I1(tmp610_fu_1567_p2[9]),
        .I2(tmp105_cast_fu_1591_p1__0[14]),
        .O(p_reg_reg_i_38__4_n_0));
  CARRY8 p_reg_reg_i_39
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({p_reg_reg_i_39_n_0,p_reg_reg_i_39_n_1,p_reg_reg_i_39_n_2,p_reg_reg_i_39_n_3,p_reg_reg_i_39_n_4,p_reg_reg_i_39_n_5,p_reg_reg_i_39_n_6,p_reg_reg_i_39_n_7}),
        .DI(A[7:0]),
        .O({tmp81_cast_fu_1190_p1__0[7:1],ram_reg_bram_0_0}),
        .S({p_reg_reg_i_67__1_n_0,p_reg_reg_i_68__2_n_0,p_reg_reg_i_69__2_n_0,p_reg_reg_i_70__2_n_0,p_reg_reg_i_71__1_n_0,p_reg_reg_i_72__1_n_0,p_reg_reg_i_73__1_n_0,p_reg_reg_i_74__1_n_0}));
  LUT4 #(
    .INIT(16'h1EE1)) 
    p_reg_reg_i_39__1
       (.I0(tmp71_cast_fu_1136_p1__0[12]),
        .I1(tmp71_cast_fu_1136_p1__0[9]),
        .I2(tmp71_cast_fu_1136_p1__0[10]),
        .I3(tmp71_cast_fu_1136_p1__0[13]),
        .O(p_reg_reg_i_39__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_39__2
       (.I0(A[7]),
        .I1(p_reg_reg_i_5__1_0[7]),
        .O(p_reg_reg_i_39__2_n_0));
  (* HLUTNM = "lutpair110" *) 
  LUT3 #(
    .INIT(8'h4D)) 
    p_reg_reg_i_39__4
       (.I0(tmp105_cast_fu_1591_p1__0[7]),
        .I1(tmp610_fu_1567_p2[8]),
        .I2(tmp105_cast_fu_1591_p1__0[13]),
        .O(p_reg_reg_i_39__4_n_0));
  CARRY8 p_reg_reg_i_3__1
       (.CI(p_reg_reg_i_4__1_n_0),
        .CI_TOP(1'b0),
        .CO({p_reg_reg_i_3__1_n_0,p_reg_reg_i_3__1_n_1,p_reg_reg_i_3__1_n_2,p_reg_reg_i_3__1_n_3,p_reg_reg_i_3__1_n_4,p_reg_reg_i_3__1_n_5,p_reg_reg_i_3__1_n_6,p_reg_reg_i_3__1_n_7}),
        .DI(tmp65_fu_1288_p2[10:3]),
        .O(ram_reg_bram_0_3[14:7]),
        .S({p_reg_reg_i_15__13_n_0,p_reg_reg_i_16__13_n_0,p_reg_reg_i_17__13_n_0,p_reg_reg_i_18__12_n_0,p_reg_reg_i_19__9_n_0,p_reg_reg_i_20__8_n_0,p_reg_reg_i_21__8_n_0,p_reg_reg_i_22__9_n_0}));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_3__11
       (.I0(A[15]),
        .I1(ap_CS_fsm_state46),
        .I2(DOUTADOUT[15]),
        .O(ram_reg_bram_0_11[15]));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_3__12
       (.I0(A[15]),
        .I1(ap_CS_fsm_state56),
        .I2(DOUTADOUT[15]),
        .O(ram_reg_bram_0_14[15]));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_3__13
       (.I0(DOUTADOUT[15]),
        .I1(ap_CS_fsm_state48),
        .I2(A[15]),
        .O(ram_reg_bram_0_15[15]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_3__14
       (.I0(DOUTADOUT[15]),
        .I1(ap_CS_fsm_state33),
        .I2(A[15]),
        .O(ram_reg_bram_0_18[15]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_3__15
       (.I0(DOUTADOUT[14]),
        .I1(ap_CS_fsm_state18),
        .I2(A[14]),
        .O(ram_reg_bram_0_22[14]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_3__16
       (.I0(A[15]),
        .I1(ap_CS_fsm_state34),
        .I2(DOUTADOUT[15]),
        .O(ram_reg_bram_0_23[15]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT4 #(
    .INIT(16'hF780)) 
    p_reg_reg_i_3__18
       (.I0(grp_FIR_filter_fu_188_ap_ce),
        .I1(ap_CS_fsm_state58),
        .I2(DOUTADOUT[15]),
        .I3(A[15]),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT4 #(
    .INIT(16'hF780)) 
    p_reg_reg_i_3__19
       (.I0(grp_FIR_filter_fu_188_ap_ce),
        .I1(ap_CS_fsm_state45),
        .I2(A[15]),
        .I3(DOUTADOUT[15]),
        .O(\ap_CS_fsm_reg[44] [15]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT4 #(
    .INIT(16'hF780)) 
    p_reg_reg_i_3__20
       (.I0(grp_FIR_filter_fu_188_ap_ce),
        .I1(ap_CS_fsm_state39),
        .I2(DOUTADOUT[15]),
        .I3(A[15]),
        .O(\ap_CS_fsm_reg[38]_0 [15]));
  CARRY8 p_reg_reg_i_4
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({p_reg_reg_i_4_n_0,p_reg_reg_i_4_n_1,p_reg_reg_i_4_n_2,p_reg_reg_i_4_n_3,p_reg_reg_i_4_n_4,p_reg_reg_i_4_n_5,p_reg_reg_i_4_n_6,p_reg_reg_i_4_n_7}),
        .DI(p_reg_reg_i_3_0[7:0]),
        .O(\reg_625_reg[14] [7:0]),
        .S({p_reg_reg_i_17__9_n_0,p_reg_reg_i_18__8_n_0,p_reg_reg_i_19__5_n_0,p_reg_reg_i_20__4_n_0,p_reg_reg_i_21__4_n_0,p_reg_reg_i_22__4_n_0,p_reg_reg_i_23__5_n_0,p_reg_reg_i_24__4_n_0}));
  LUT4 #(
    .INIT(16'h1EE1)) 
    p_reg_reg_i_40__1
       (.I0(tmp71_cast_fu_1136_p1__0[11]),
        .I1(tmp71_cast_fu_1136_p1__0[8]),
        .I2(tmp71_cast_fu_1136_p1__0[12]),
        .I3(tmp71_cast_fu_1136_p1__0[9]),
        .O(p_reg_reg_i_40__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_40__2
       (.I0(A[6]),
        .I1(p_reg_reg_i_5__1_0[6]),
        .O(p_reg_reg_i_40__2_n_0));
  (* HLUTNM = "lutpair109" *) 
  LUT3 #(
    .INIT(8'h4D)) 
    p_reg_reg_i_40__4
       (.I0(tmp105_cast_fu_1591_p1__0[6]),
        .I1(tmp610_fu_1567_p2[7]),
        .I2(tmp105_cast_fu_1591_p1__0[12]),
        .O(p_reg_reg_i_40__4_n_0));
  CARRY8 p_reg_reg_i_41
       (.CI(p_reg_reg_i_39_n_0),
        .CI_TOP(1'b0),
        .CO({p_reg_reg_i_41_n_0,p_reg_reg_i_41_n_1,p_reg_reg_i_41_n_2,p_reg_reg_i_41_n_3,p_reg_reg_i_41_n_4,p_reg_reg_i_41_n_5,p_reg_reg_i_41_n_6,p_reg_reg_i_41_n_7}),
        .DI({p_reg_reg_i_75__1_n_0,A[14:8]}),
        .O(tmp81_cast_fu_1190_p1__0[15:8]),
        .S({p_reg_reg_i_76__1_n_0,p_reg_reg_i_77__0_n_0,p_reg_reg_i_78__0_n_0,p_reg_reg_i_79__1_n_0,p_reg_reg_i_80__0_n_0,p_reg_reg_i_81__0_n_0,p_reg_reg_i_82__0_n_0,p_reg_reg_i_83__0_n_0}));
  LUT4 #(
    .INIT(16'h1EE1)) 
    p_reg_reg_i_41__2
       (.I0(tmp71_cast_fu_1136_p1__0[10]),
        .I1(tmp71_cast_fu_1136_p1__0[7]),
        .I2(tmp71_cast_fu_1136_p1__0[11]),
        .I3(tmp71_cast_fu_1136_p1__0[8]),
        .O(p_reg_reg_i_41__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_41__3
       (.I0(A[5]),
        .I1(p_reg_reg_i_5__1_0[5]),
        .O(p_reg_reg_i_41__3_n_0));
  (* HLUTNM = "lutpair108" *) 
  LUT3 #(
    .INIT(8'h4D)) 
    p_reg_reg_i_41__5
       (.I0(tmp105_cast_fu_1591_p1__0[11]),
        .I1(tmp610_fu_1567_p2[6]),
        .I2(tmp105_cast_fu_1591_p1__0[5]),
        .O(p_reg_reg_i_41__5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_42
       (.I0(p_reg_reg_i_49_n_7),
        .O(tmp81_cast_fu_1190_p1__0[16]));
  LUT4 #(
    .INIT(16'h1EE1)) 
    p_reg_reg_i_42__0
       (.I0(tmp71_cast_fu_1136_p1__0[9]),
        .I1(tmp71_cast_fu_1136_p1__0[6]),
        .I2(tmp71_cast_fu_1136_p1__0[10]),
        .I3(tmp71_cast_fu_1136_p1__0[7]),
        .O(p_reg_reg_i_42__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_42__1
       (.I0(A[4]),
        .I1(p_reg_reg_i_5__1_0[4]),
        .O(p_reg_reg_i_42__1_n_0));
  (* HLUTNM = "lutpair107" *) 
  LUT3 #(
    .INIT(8'h4D)) 
    p_reg_reg_i_42__2
       (.I0(tmp105_cast_fu_1591_p1__0[10]),
        .I1(tmp610_fu_1567_p2[5]),
        .I2(tmp105_cast_fu_1591_p1__0[4]),
        .O(p_reg_reg_i_42__2_n_0));
  LUT4 #(
    .INIT(16'h1EE1)) 
    p_reg_reg_i_43__0
       (.I0(tmp71_cast_fu_1136_p1__0[8]),
        .I1(tmp71_cast_fu_1136_p1__0[5]),
        .I2(tmp71_cast_fu_1136_p1__0[9]),
        .I3(tmp71_cast_fu_1136_p1__0[6]),
        .O(p_reg_reg_i_43__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_43__1
       (.I0(tmp81_cast_fu_1190_p1__0[15]),
        .I1(p_reg_reg_i_49_n_7),
        .O(p_reg_reg_i_43__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_43__2
       (.I0(A[3]),
        .I1(p_reg_reg_i_5__1_0[3]),
        .O(p_reg_reg_i_43__2_n_0));
  (* HLUTNM = "lutpair106" *) 
  LUT3 #(
    .INIT(8'h4D)) 
    p_reg_reg_i_43__4
       (.I0(tmp105_cast_fu_1591_p1__0[9]),
        .I1(tmp610_fu_1567_p2[4]),
        .I2(tmp105_cast_fu_1591_p1__0[3]),
        .O(p_reg_reg_i_43__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_44
       (.I0(C[0]),
        .O(p_reg_reg_i_44_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_44__1
       (.I0(A[2]),
        .I1(p_reg_reg_i_5__1_0[2]),
        .O(p_reg_reg_i_44__1_n_0));
  (* HLUTNM = "lutpair105" *) 
  LUT3 #(
    .INIT(8'h4D)) 
    p_reg_reg_i_44__3
       (.I0(tmp105_cast_fu_1591_p1__0[8]),
        .I1(tmp610_fu_1567_p2[3]),
        .I2(tmp105_cast_fu_1591_p1__0[2]),
        .O(p_reg_reg_i_44__3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_44__4
       (.I0(tmp81_cast_fu_1190_p1__0[14]),
        .I1(tmp81_cast_fu_1190_p1__0[15]),
        .O(p_reg_reg_i_44__4_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    p_reg_reg_i_45
       (.I0(tmp71_cast_fu_1136_p1__0[4]),
        .I1(tmp71_cast_fu_1136_p1__0[7]),
        .O(p_reg_reg_i_45_n_0));
  LUT6 #(
    .INIT(64'h6996696996966996)) 
    p_reg_reg_i_45__0
       (.I0(tmp610_fu_1567_p2[11]),
        .I1(tmp105_cast_fu_1591_p1__0[10]),
        .I2(p_reg_reg_i_74_n_7),
        .I3(tmp105_cast_fu_1591_p1__0[15]),
        .I4(tmp610_fu_1567_p2[10]),
        .I5(tmp105_cast_fu_1591_p1__0[9]),
        .O(p_reg_reg_i_45__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_45__2
       (.I0(A[1]),
        .I1(p_reg_reg_i_5__1_0[1]),
        .O(p_reg_reg_i_45__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_45__4
       (.I0(tmp81_cast_fu_1190_p1__0[13]),
        .I1(tmp81_cast_fu_1190_p1__0[14]),
        .O(p_reg_reg_i_45__4_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    p_reg_reg_i_46
       (.I0(tmp71_cast_fu_1136_p1__0[3]),
        .I1(tmp71_cast_fu_1136_p1__0[6]),
        .O(p_reg_reg_i_46_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    p_reg_reg_i_46__0
       (.I0(p_reg_reg_i_38__4_n_0),
        .I1(tmp105_cast_fu_1591_p1__0[15]),
        .I2(tmp610_fu_1567_p2[10]),
        .I3(tmp105_cast_fu_1591_p1__0[9]),
        .O(p_reg_reg_i_46__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_46__2
       (.I0(A[0]),
        .I1(p_reg_reg_i_5__1_0[0]),
        .O(p_reg_reg_i_46__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_46__4
       (.I0(tmp81_cast_fu_1190_p1__0[12]),
        .I1(tmp81_cast_fu_1190_p1__0[13]),
        .O(p_reg_reg_i_46__4_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    p_reg_reg_i_47
       (.I0(tmp71_cast_fu_1136_p1__0[2]),
        .I1(tmp71_cast_fu_1136_p1__0[5]),
        .O(p_reg_reg_i_47_n_0));
  (* HLUTNM = "lutpair111" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    p_reg_reg_i_47__1
       (.I0(tmp105_cast_fu_1591_p1__0[8]),
        .I1(tmp610_fu_1567_p2[9]),
        .I2(tmp105_cast_fu_1591_p1__0[14]),
        .I3(p_reg_reg_i_39__4_n_0),
        .O(p_reg_reg_i_47__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_47__3
       (.I0(tmp81_cast_fu_1190_p1__0[11]),
        .I1(tmp81_cast_fu_1190_p1__0[12]),
        .O(p_reg_reg_i_47__3_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    p_reg_reg_i_48
       (.I0(tmp71_cast_fu_1136_p1__0[4]),
        .I1(tmp71_cast_fu_1136_p1__0[1]),
        .O(p_reg_reg_i_48_n_0));
  (* HLUTNM = "lutpair110" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    p_reg_reg_i_48__1
       (.I0(tmp105_cast_fu_1591_p1__0[7]),
        .I1(tmp610_fu_1567_p2[8]),
        .I2(tmp105_cast_fu_1591_p1__0[13]),
        .I3(p_reg_reg_i_40__4_n_0),
        .O(p_reg_reg_i_48__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_48__3
       (.I0(p_reg_reg_i_49_n_7),
        .I1(tmp81_cast_fu_1190_p1__0[11]),
        .O(p_reg_reg_i_48__3_n_0));
  CARRY8 p_reg_reg_i_49
       (.CI(p_reg_reg_i_41_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_p_reg_reg_i_49_CO_UNCONNECTED[7:1],p_reg_reg_i_49_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_p_reg_reg_i_49_O_UNCONNECTED[7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_49__0
       (.I0(tmp71_cast_fu_1136_p1__0[3]),
        .O(p_reg_reg_i_49__0_n_0));
  (* HLUTNM = "lutpair109" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    p_reg_reg_i_49__2
       (.I0(tmp105_cast_fu_1591_p1__0[6]),
        .I1(tmp610_fu_1567_p2[7]),
        .I2(tmp105_cast_fu_1591_p1__0[12]),
        .I3(p_reg_reg_i_41__5_n_0),
        .O(p_reg_reg_i_49__2_n_0));
  CARRY8 p_reg_reg_i_4__1
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({p_reg_reg_i_4__1_n_0,p_reg_reg_i_4__1_n_1,p_reg_reg_i_4__1_n_2,p_reg_reg_i_4__1_n_3,p_reg_reg_i_4__1_n_4,p_reg_reg_i_4__1_n_5,p_reg_reg_i_4__1_n_6,p_reg_reg_i_4__1_n_7}),
        .DI({tmp65_fu_1288_p2[2:0],1'b0,1'b0,1'b0,p_reg_reg_i_23__4_n_0,1'b0}),
        .O({ram_reg_bram_0_3[6:0],NLW_p_reg_reg_i_4__1_O_UNCONNECTED[0]}),
        .S({p_reg_reg_i_24__8_n_0,p_reg_reg_i_25__9_n_0,p_reg_reg_i_26__9_n_0,p_reg_reg_i_27__3_n_0,p_reg_reg_i_28__3_n_0,p_reg_reg_i_29__4_n_0,tmp65_fu_1288_p2[0],1'b0}));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_4__10
       (.I0(DOUTADOUT[14]),
        .I1(ap_CS_fsm_state33),
        .I2(A[14]),
        .O(ram_reg_bram_0_18[14]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_4__11
       (.I0(A[15]),
        .I1(ap_CS_fsm_state33),
        .I2(DOUTADOUT[15]),
        .O(ram_reg_bram_0_21[15]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_4__12
       (.I0(DOUTADOUT[13]),
        .I1(ap_CS_fsm_state18),
        .I2(A[13]),
        .O(ram_reg_bram_0_22[13]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_4__13
       (.I0(A[14]),
        .I1(ap_CS_fsm_state34),
        .I2(DOUTADOUT[14]),
        .O(ram_reg_bram_0_23[14]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT4 #(
    .INIT(16'hF780)) 
    p_reg_reg_i_4__15
       (.I0(grp_FIR_filter_fu_188_ap_ce),
        .I1(ap_CS_fsm_state58),
        .I2(DOUTADOUT[14]),
        .I3(A[14]),
        .O(D[14]));
  LUT5 #(
    .INIT(32'hFFE01F00)) 
    p_reg_reg_i_4__16
       (.I0(ap_CS_fsm_state24),
        .I1(ap_CS_fsm_state54),
        .I2(grp_FIR_filter_fu_188_ap_ce),
        .I3(DOUTADOUT[15]),
        .I4(A[15]),
        .O(\ap_CS_fsm_reg[23] [15]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT4 #(
    .INIT(16'hF780)) 
    p_reg_reg_i_4__17
       (.I0(grp_FIR_filter_fu_188_ap_ce),
        .I1(ap_CS_fsm_state45),
        .I2(A[14]),
        .I3(DOUTADOUT[14]),
        .O(\ap_CS_fsm_reg[44] [14]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT4 #(
    .INIT(16'hF780)) 
    p_reg_reg_i_4__18
       (.I0(grp_FIR_filter_fu_188_ap_ce),
        .I1(ap_CS_fsm_state39),
        .I2(A[15]),
        .I3(DOUTADOUT[15]),
        .O(\ap_CS_fsm_reg[38] [15]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT4 #(
    .INIT(16'hF780)) 
    p_reg_reg_i_4__19
       (.I0(grp_FIR_filter_fu_188_ap_ce),
        .I1(ap_CS_fsm_state39),
        .I2(DOUTADOUT[14]),
        .I3(A[14]),
        .O(\ap_CS_fsm_reg[38]_0 [14]));
  LUT5 #(
    .INIT(32'hFF57A800)) 
    p_reg_reg_i_4__20
       (.I0(grp_FIR_filter_fu_188_ap_ce),
        .I1(ap_CS_fsm_state54),
        .I2(ap_CS_fsm_state43),
        .I3(DOUTADOUT[15]),
        .I4(A[15]),
        .O(\ap_CS_fsm_reg[53] [15]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_4__4
       (.I0(DOUTADOUT[15]),
        .I1(ap_CS_fsm_state55),
        .I2(A[15]),
        .O(ram_reg_bram_0_7[15]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_4__5
       (.I0(A[14]),
        .I1(ap_CS_fsm_state46),
        .I2(DOUTADOUT[14]),
        .O(ram_reg_bram_0_11[14]));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_4__6
       (.I0(A[14]),
        .I1(ap_CS_fsm_state56),
        .I2(DOUTADOUT[14]),
        .O(ram_reg_bram_0_14[14]));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_4__7
       (.I0(DOUTADOUT[14]),
        .I1(ap_CS_fsm_state48),
        .I2(A[14]),
        .O(ram_reg_bram_0_15[14]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_4__8
       (.I0(DOUTADOUT[15]),
        .I1(ap_CS_fsm_state53),
        .I2(A[15]),
        .O(ram_reg_bram_0_16[15]));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_4__9
       (.I0(A[15]),
        .I1(ap_CS_fsm_state55),
        .I2(DOUTADOUT[15]),
        .O(ram_reg_bram_0_17[15]));
  LUT4 #(
    .INIT(16'h1EE1)) 
    p_reg_reg_i_50__0
       (.I0(tmp71_cast_fu_1136_p1__0[7]),
        .I1(tmp71_cast_fu_1136_p1__0[4]),
        .I2(tmp71_cast_fu_1136_p1__0[8]),
        .I3(tmp71_cast_fu_1136_p1__0[5]),
        .O(p_reg_reg_i_50__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_50__1
       (.I0(p_reg_reg_i_49_n_7),
        .I1(tmp81_cast_fu_1190_p1__0[10]),
        .O(p_reg_reg_i_50__1_n_0));
  (* HLUTNM = "lutpair108" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    p_reg_reg_i_50__2
       (.I0(tmp105_cast_fu_1591_p1__0[11]),
        .I1(tmp610_fu_1567_p2[6]),
        .I2(tmp105_cast_fu_1591_p1__0[5]),
        .I3(p_reg_reg_i_42__2_n_0),
        .O(p_reg_reg_i_50__2_n_0));
  LUT4 #(
    .INIT(16'h1EE1)) 
    p_reg_reg_i_51__0
       (.I0(tmp71_cast_fu_1136_p1__0[6]),
        .I1(tmp71_cast_fu_1136_p1__0[3]),
        .I2(tmp71_cast_fu_1136_p1__0[7]),
        .I3(tmp71_cast_fu_1136_p1__0[4]),
        .O(p_reg_reg_i_51__0_n_0));
  (* HLUTNM = "lutpair107" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    p_reg_reg_i_51__1
       (.I0(tmp105_cast_fu_1591_p1__0[10]),
        .I1(tmp610_fu_1567_p2[5]),
        .I2(tmp105_cast_fu_1591_p1__0[4]),
        .I3(p_reg_reg_i_43__4_n_0),
        .O(p_reg_reg_i_51__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_51__3
       (.I0(tmp81_cast_fu_1190_p1__0[9]),
        .I1(tmp81_cast_fu_1190_p1__0[15]),
        .O(p_reg_reg_i_51__3_n_0));
  LUT4 #(
    .INIT(16'h1EE1)) 
    p_reg_reg_i_52__0
       (.I0(tmp71_cast_fu_1136_p1__0[5]),
        .I1(tmp71_cast_fu_1136_p1__0[2]),
        .I2(tmp71_cast_fu_1136_p1__0[6]),
        .I3(tmp71_cast_fu_1136_p1__0[3]),
        .O(p_reg_reg_i_52__0_n_0));
  (* HLUTNM = "lutpair106" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    p_reg_reg_i_52__1
       (.I0(tmp105_cast_fu_1591_p1__0[9]),
        .I1(tmp610_fu_1567_p2[4]),
        .I2(tmp105_cast_fu_1591_p1__0[3]),
        .I3(p_reg_reg_i_44__3_n_0),
        .O(p_reg_reg_i_52__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_52__3
       (.I0(tmp81_cast_fu_1190_p1__0[8]),
        .I1(tmp81_cast_fu_1190_p1__0[14]),
        .O(p_reg_reg_i_52__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_53
       (.I0(ram_reg_bram_0_1),
        .O(p_reg_reg_i_53_n_0));
  LUT4 #(
    .INIT(16'h1EE1)) 
    p_reg_reg_i_53__1
       (.I0(tmp71_cast_fu_1136_p1__0[1]),
        .I1(tmp71_cast_fu_1136_p1__0[4]),
        .I2(tmp71_cast_fu_1136_p1__0[5]),
        .I3(tmp71_cast_fu_1136_p1__0[2]),
        .O(p_reg_reg_i_53__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_53__3
       (.I0(tmp81_cast_fu_1190_p1__0[7]),
        .I1(tmp81_cast_fu_1190_p1__0[13]),
        .O(p_reg_reg_i_53__3_n_0));
  (* HLUTNM = "lutpair104" *) 
  LUT3 #(
    .INIT(8'h4D)) 
    p_reg_reg_i_54__0
       (.I0(tmp105_cast_fu_1591_p1__0[7]),
        .I1(tmp610_fu_1567_p2[2]),
        .I2(tmp105_cast_fu_1591_p1__0[1]),
        .O(p_reg_reg_i_54__0_n_0));
  LUT3 #(
    .INIT(8'h69)) 
    p_reg_reg_i_54__2
       (.I0(tmp71_cast_fu_1136_p1__0[3]),
        .I1(tmp71_cast_fu_1136_p1__0[1]),
        .I2(tmp71_cast_fu_1136_p1__0[4]),
        .O(p_reg_reg_i_54__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_54__3
       (.I0(tmp81_cast_fu_1190_p1__0[6]),
        .I1(tmp81_cast_fu_1190_p1__0[12]),
        .O(p_reg_reg_i_54__3_n_0));
  (* HLUTNM = "lutpair103" *) 
  LUT2 #(
    .INIT(4'h7)) 
    p_reg_reg_i_55__0
       (.I0(ram_reg_bram_0_1),
        .I1(tmp105_cast_fu_1591_p1__0[6]),
        .O(p_reg_reg_i_55__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_55__2
       (.I0(tmp71_cast_fu_1136_p1__0[3]),
        .I1(C[0]),
        .O(p_reg_reg_i_55__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_55__3
       (.I0(tmp81_cast_fu_1190_p1__0[5]),
        .I1(tmp81_cast_fu_1190_p1__0[11]),
        .O(p_reg_reg_i_55__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_56__0
       (.I0(tmp71_cast_fu_1136_p1__0[2]),
        .O(p_reg_reg_i_56__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_56__3
       (.I0(tmp81_cast_fu_1190_p1__0[4]),
        .I1(tmp81_cast_fu_1190_p1__0[10]),
        .O(p_reg_reg_i_56__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_57
       (.I0(tmp71_cast_fu_1136_p1__0[1]),
        .O(p_reg_reg_i_57_n_0));
  (* HLUTNM = "lutpair105" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    p_reg_reg_i_57__1
       (.I0(tmp105_cast_fu_1591_p1__0[8]),
        .I1(tmp610_fu_1567_p2[3]),
        .I2(tmp105_cast_fu_1591_p1__0[2]),
        .I3(p_reg_reg_i_54__0_n_0),
        .O(p_reg_reg_i_57__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_57__3
       (.I0(tmp81_cast_fu_1190_p1__0[3]),
        .I1(tmp81_cast_fu_1190_p1__0[9]),
        .O(p_reg_reg_i_57__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_58__0
       (.I0(ram_reg_bram_0_0),
        .O(p_reg_reg_i_58__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_58__1
       (.I0(DOUTADOUT[7]),
        .I1(A[7]),
        .O(p_reg_reg_i_58__1_n_0));
  (* HLUTNM = "lutpair104" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    p_reg_reg_i_58__2
       (.I0(tmp105_cast_fu_1591_p1__0[7]),
        .I1(tmp610_fu_1567_p2[2]),
        .I2(tmp105_cast_fu_1591_p1__0[1]),
        .I3(p_reg_reg_i_55__0_n_0),
        .O(p_reg_reg_i_58__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_59
       (.I0(DOUTADOUT[6]),
        .I1(A[6]),
        .O(p_reg_reg_i_59_n_0));
  (* HLUTNM = "lutpair103" *) 
  LUT3 #(
    .INIT(8'h69)) 
    p_reg_reg_i_59__0
       (.I0(ram_reg_bram_0_1),
        .I1(tmp105_cast_fu_1591_p1__0[6]),
        .I2(tmp610_fu_1567_p2[1]),
        .O(p_reg_reg_i_59__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_59__2
       (.I0(tmp81_cast_fu_1190_p1__0[2]),
        .I1(tmp81_cast_fu_1190_p1__0[8]),
        .O(p_reg_reg_i_59__2_n_0));
  CARRY8 p_reg_reg_i_5__1
       (.CI(p_reg_reg_i_14_n_0),
        .CI_TOP(1'b0),
        .CO({p_reg_reg_i_5__1_n_0,p_reg_reg_i_5__1_n_1,p_reg_reg_i_5__1_n_2,p_reg_reg_i_5__1_n_3,p_reg_reg_i_5__1_n_4,p_reg_reg_i_5__1_n_5,p_reg_reg_i_5__1_n_6,p_reg_reg_i_5__1_n_7}),
        .DI({p_reg_reg_i_30__1_n_0,A[14:8]}),
        .O(tmp65_fu_1288_p2[15:8]),
        .S({p_reg_reg_i_31__8_n_0,p_reg_reg_i_32__5_n_0,p_reg_reg_i_33__5_n_0,p_reg_reg_i_34__5_n_0,p_reg_reg_i_35__5_n_0,p_reg_reg_i_36__3_n_0,p_reg_reg_i_37__2_n_0,p_reg_reg_i_38__2_n_0}));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_5__10
       (.I0(DOUTADOUT[13]),
        .I1(ap_CS_fsm_state33),
        .I2(A[13]),
        .O(ram_reg_bram_0_18[13]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_5__11
       (.I0(A[14]),
        .I1(ap_CS_fsm_state33),
        .I2(DOUTADOUT[14]),
        .O(ram_reg_bram_0_21[14]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_5__12
       (.I0(DOUTADOUT[12]),
        .I1(ap_CS_fsm_state18),
        .I2(A[12]),
        .O(ram_reg_bram_0_22[12]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_5__13
       (.I0(A[13]),
        .I1(ap_CS_fsm_state34),
        .I2(DOUTADOUT[13]),
        .O(ram_reg_bram_0_23[13]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT4 #(
    .INIT(16'hF780)) 
    p_reg_reg_i_5__15
       (.I0(grp_FIR_filter_fu_188_ap_ce),
        .I1(ap_CS_fsm_state58),
        .I2(DOUTADOUT[13]),
        .I3(A[13]),
        .O(D[13]));
  LUT5 #(
    .INIT(32'hFFE01F00)) 
    p_reg_reg_i_5__16
       (.I0(ap_CS_fsm_state24),
        .I1(ap_CS_fsm_state54),
        .I2(grp_FIR_filter_fu_188_ap_ce),
        .I3(DOUTADOUT[14]),
        .I4(A[14]),
        .O(\ap_CS_fsm_reg[23] [14]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT4 #(
    .INIT(16'hF780)) 
    p_reg_reg_i_5__17
       (.I0(grp_FIR_filter_fu_188_ap_ce),
        .I1(ap_CS_fsm_state45),
        .I2(A[13]),
        .I3(DOUTADOUT[13]),
        .O(\ap_CS_fsm_reg[44] [13]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT4 #(
    .INIT(16'hF780)) 
    p_reg_reg_i_5__18
       (.I0(grp_FIR_filter_fu_188_ap_ce),
        .I1(ap_CS_fsm_state39),
        .I2(A[14]),
        .I3(DOUTADOUT[14]),
        .O(\ap_CS_fsm_reg[38] [14]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT4 #(
    .INIT(16'hF780)) 
    p_reg_reg_i_5__19
       (.I0(grp_FIR_filter_fu_188_ap_ce),
        .I1(ap_CS_fsm_state39),
        .I2(DOUTADOUT[13]),
        .I3(A[13]),
        .O(\ap_CS_fsm_reg[38]_0 [13]));
  LUT5 #(
    .INIT(32'hFF57A800)) 
    p_reg_reg_i_5__20
       (.I0(grp_FIR_filter_fu_188_ap_ce),
        .I1(ap_CS_fsm_state54),
        .I2(ap_CS_fsm_state43),
        .I3(DOUTADOUT[14]),
        .I4(A[14]),
        .O(\ap_CS_fsm_reg[53] [14]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_5__4
       (.I0(DOUTADOUT[14]),
        .I1(ap_CS_fsm_state55),
        .I2(A[14]),
        .O(ram_reg_bram_0_7[14]));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_5__5
       (.I0(A[13]),
        .I1(ap_CS_fsm_state46),
        .I2(DOUTADOUT[13]),
        .O(ram_reg_bram_0_11[13]));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_5__6
       (.I0(A[13]),
        .I1(ap_CS_fsm_state56),
        .I2(DOUTADOUT[13]),
        .O(ram_reg_bram_0_14[13]));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_5__7
       (.I0(DOUTADOUT[13]),
        .I1(ap_CS_fsm_state48),
        .I2(A[13]),
        .O(ram_reg_bram_0_15[13]));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_5__8
       (.I0(DOUTADOUT[14]),
        .I1(ap_CS_fsm_state53),
        .I2(A[14]),
        .O(ram_reg_bram_0_16[14]));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_5__9
       (.I0(A[14]),
        .I1(ap_CS_fsm_state55),
        .I2(DOUTADOUT[14]),
        .O(ram_reg_bram_0_17[14]));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_60
       (.I0(DOUTADOUT[5]),
        .I1(A[5]),
        .O(p_reg_reg_i_60_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_60__1
       (.I0(tmp610_fu_1567_p2[0]),
        .I1(tmp105_cast_fu_1591_p1__0[5]),
        .O(p_reg_reg_i_60__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_60__2
       (.I0(tmp81_cast_fu_1190_p1__0[1]),
        .I1(tmp81_cast_fu_1190_p1__0[7]),
        .O(p_reg_reg_i_60__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_61
       (.I0(tmp105_cast_fu_1591_p1__0[4]),
        .O(p_reg_reg_i_61_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_61__0
       (.I0(DOUTADOUT[4]),
        .I1(A[4]),
        .O(p_reg_reg_i_61__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_61__2
       (.I0(ram_reg_bram_0_0),
        .I1(tmp81_cast_fu_1190_p1__0[6]),
        .O(p_reg_reg_i_61__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_62
       (.I0(tmp105_cast_fu_1591_p1__0[3]),
        .O(p_reg_reg_i_62_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_62__0
       (.I0(tmp81_cast_fu_1190_p1__0[5]),
        .O(p_reg_reg_i_62__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_62__1
       (.I0(DOUTADOUT[3]),
        .I1(A[3]),
        .O(p_reg_reg_i_62__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_63
       (.I0(tmp105_cast_fu_1591_p1__0[2]),
        .O(p_reg_reg_i_63_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_63__0
       (.I0(tmp81_cast_fu_1190_p1__0[4]),
        .O(p_reg_reg_i_63__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_63__1
       (.I0(DOUTADOUT[2]),
        .I1(A[2]),
        .O(p_reg_reg_i_63__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_64
       (.I0(tmp105_cast_fu_1591_p1__0[1]),
        .O(p_reg_reg_i_64_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_64__0
       (.I0(tmp81_cast_fu_1190_p1__0[3]),
        .O(p_reg_reg_i_64__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_64__1
       (.I0(DOUTADOUT[1]),
        .I1(A[1]),
        .O(p_reg_reg_i_64__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_65
       (.I0(tmp81_cast_fu_1190_p1__0[2]),
        .O(p_reg_reg_i_65_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_65__0
       (.I0(A[7]),
        .I1(\tmp19_reg_2682_reg[17] [7]),
        .O(p_reg_reg_i_65__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_65__1
       (.I0(DOUTADOUT[0]),
        .I1(A[0]),
        .O(p_reg_reg_i_65__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_66
       (.I0(tmp81_cast_fu_1190_p1__0[1]),
        .O(p_reg_reg_i_66_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_66__0
       (.I0(DOUTADOUT[15]),
        .O(p_reg_reg_i_66__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_66__1
       (.I0(A[6]),
        .I1(\tmp19_reg_2682_reg[17] [6]),
        .O(p_reg_reg_i_66__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_67__0
       (.I0(A[5]),
        .I1(\tmp19_reg_2682_reg[17] [5]),
        .O(p_reg_reg_i_67__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_67__1
       (.I0(A[7]),
        .I1(p_reg_reg_i_41_0[7]),
        .O(p_reg_reg_i_67__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_67__2
       (.I0(DOUTADOUT[15]),
        .I1(A[15]),
        .O(p_reg_reg_i_67__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_68__0
       (.I0(A[4]),
        .I1(\tmp19_reg_2682_reg[17] [4]),
        .O(p_reg_reg_i_68__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_68__1
       (.I0(DOUTADOUT[14]),
        .I1(A[14]),
        .O(p_reg_reg_i_68__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_68__2
       (.I0(A[6]),
        .I1(p_reg_reg_i_41_0[6]),
        .O(p_reg_reg_i_68__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_69__0
       (.I0(A[3]),
        .I1(\tmp19_reg_2682_reg[17] [3]),
        .O(p_reg_reg_i_69__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_69__1
       (.I0(DOUTADOUT[13]),
        .I1(A[13]),
        .O(p_reg_reg_i_69__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_69__2
       (.I0(A[5]),
        .I1(p_reg_reg_i_41_0[5]),
        .O(p_reg_reg_i_69__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_6__10
       (.I0(DOUTADOUT[12]),
        .I1(ap_CS_fsm_state33),
        .I2(A[12]),
        .O(ram_reg_bram_0_18[12]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_6__11
       (.I0(A[13]),
        .I1(ap_CS_fsm_state33),
        .I2(DOUTADOUT[13]),
        .O(ram_reg_bram_0_21[13]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_6__12
       (.I0(DOUTADOUT[11]),
        .I1(ap_CS_fsm_state18),
        .I2(A[11]),
        .O(ram_reg_bram_0_22[11]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_6__13
       (.I0(A[12]),
        .I1(ap_CS_fsm_state34),
        .I2(DOUTADOUT[12]),
        .O(ram_reg_bram_0_23[12]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT4 #(
    .INIT(16'hF780)) 
    p_reg_reg_i_6__15
       (.I0(grp_FIR_filter_fu_188_ap_ce),
        .I1(ap_CS_fsm_state58),
        .I2(DOUTADOUT[12]),
        .I3(A[12]),
        .O(D[12]));
  LUT5 #(
    .INIT(32'hFFE01F00)) 
    p_reg_reg_i_6__16
       (.I0(ap_CS_fsm_state24),
        .I1(ap_CS_fsm_state54),
        .I2(grp_FIR_filter_fu_188_ap_ce),
        .I3(DOUTADOUT[13]),
        .I4(A[13]),
        .O(\ap_CS_fsm_reg[23] [13]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT4 #(
    .INIT(16'hF780)) 
    p_reg_reg_i_6__17
       (.I0(grp_FIR_filter_fu_188_ap_ce),
        .I1(ap_CS_fsm_state45),
        .I2(A[12]),
        .I3(DOUTADOUT[12]),
        .O(\ap_CS_fsm_reg[44] [12]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT4 #(
    .INIT(16'hF780)) 
    p_reg_reg_i_6__18
       (.I0(grp_FIR_filter_fu_188_ap_ce),
        .I1(ap_CS_fsm_state39),
        .I2(A[13]),
        .I3(DOUTADOUT[13]),
        .O(\ap_CS_fsm_reg[38] [13]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT4 #(
    .INIT(16'hF780)) 
    p_reg_reg_i_6__19
       (.I0(grp_FIR_filter_fu_188_ap_ce),
        .I1(ap_CS_fsm_state39),
        .I2(DOUTADOUT[12]),
        .I3(A[12]),
        .O(\ap_CS_fsm_reg[38]_0 [12]));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_6__2
       (.I0(p_reg_reg_i_7__1_n_7),
        .O(tmp65_fu_1288_p2[16]));
  LUT5 #(
    .INIT(32'hFF57A800)) 
    p_reg_reg_i_6__20
       (.I0(grp_FIR_filter_fu_188_ap_ce),
        .I1(ap_CS_fsm_state54),
        .I2(ap_CS_fsm_state43),
        .I3(DOUTADOUT[13]),
        .I4(A[13]),
        .O(\ap_CS_fsm_reg[53] [13]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_6__4
       (.I0(DOUTADOUT[13]),
        .I1(ap_CS_fsm_state55),
        .I2(A[13]),
        .O(ram_reg_bram_0_7[13]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_6__5
       (.I0(A[12]),
        .I1(ap_CS_fsm_state46),
        .I2(DOUTADOUT[12]),
        .O(ram_reg_bram_0_11[12]));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_6__6
       (.I0(A[12]),
        .I1(ap_CS_fsm_state56),
        .I2(DOUTADOUT[12]),
        .O(ram_reg_bram_0_14[12]));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_6__7
       (.I0(DOUTADOUT[12]),
        .I1(ap_CS_fsm_state48),
        .I2(A[12]),
        .O(ram_reg_bram_0_15[12]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_6__8
       (.I0(DOUTADOUT[13]),
        .I1(ap_CS_fsm_state53),
        .I2(A[13]),
        .O(ram_reg_bram_0_16[13]));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_6__9
       (.I0(A[13]),
        .I1(ap_CS_fsm_state55),
        .I2(DOUTADOUT[13]),
        .O(ram_reg_bram_0_17[13]));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_70__0
       (.I0(A[2]),
        .I1(\tmp19_reg_2682_reg[17] [2]),
        .O(p_reg_reg_i_70__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_70__1
       (.I0(DOUTADOUT[12]),
        .I1(A[12]),
        .O(p_reg_reg_i_70__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_70__2
       (.I0(A[4]),
        .I1(p_reg_reg_i_41_0[4]),
        .O(p_reg_reg_i_70__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_71
       (.I0(A[1]),
        .I1(\tmp19_reg_2682_reg[17] [1]),
        .O(p_reg_reg_i_71_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_71__0
       (.I0(DOUTADOUT[11]),
        .I1(A[11]),
        .O(p_reg_reg_i_71__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_71__1
       (.I0(A[3]),
        .I1(p_reg_reg_i_41_0[3]),
        .O(p_reg_reg_i_71__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_72
       (.I0(A[0]),
        .I1(\tmp19_reg_2682_reg[17] [0]),
        .O(p_reg_reg_i_72_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_72__0
       (.I0(DOUTADOUT[10]),
        .I1(A[10]),
        .O(p_reg_reg_i_72__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_72__1
       (.I0(A[2]),
        .I1(p_reg_reg_i_41_0[2]),
        .O(p_reg_reg_i_72__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_73__0
       (.I0(DOUTADOUT[9]),
        .I1(A[9]),
        .O(p_reg_reg_i_73__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_73__1
       (.I0(A[1]),
        .I1(p_reg_reg_i_41_0[1]),
        .O(p_reg_reg_i_73__1_n_0));
  CARRY8 p_reg_reg_i_74
       (.CI(p_reg_reg_i_75_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_p_reg_reg_i_74_CO_UNCONNECTED[7:1],p_reg_reg_i_74_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_p_reg_reg_i_74_O_UNCONNECTED[7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_74__0
       (.I0(DOUTADOUT[8]),
        .I1(A[8]),
        .O(p_reg_reg_i_74__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_74__1
       (.I0(A[0]),
        .I1(p_reg_reg_i_41_0[0]),
        .O(p_reg_reg_i_74__1_n_0));
  CARRY8 p_reg_reg_i_75
       (.CI(p_reg_reg_i_22_n_0),
        .CI_TOP(1'b0),
        .CO({p_reg_reg_i_75_n_0,p_reg_reg_i_75_n_1,p_reg_reg_i_75_n_2,p_reg_reg_i_75_n_3,p_reg_reg_i_75_n_4,p_reg_reg_i_75_n_5,p_reg_reg_i_75_n_6,p_reg_reg_i_75_n_7}),
        .DI({p_reg_reg_i_94_n_0,A[14:8]}),
        .O(tmp105_cast_fu_1591_p1__0[15:8]),
        .S({p_reg_reg_i_95__0_n_0,p_reg_reg_i_96_n_0,p_reg_reg_i_97_n_0,p_reg_reg_i_98_n_0,p_reg_reg_i_99_n_0,p_reg_reg_i_100_n_0,p_reg_reg_i_101_n_0,p_reg_reg_i_102_n_0}));
  CARRY8 p_reg_reg_i_75__0
       (.CI(p_reg_reg_i_24_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_p_reg_reg_i_75__0_CO_UNCONNECTED[7:1],p_reg_reg_i_75__0_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_p_reg_reg_i_75__0_O_UNCONNECTED[7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_75__1
       (.I0(A[15]),
        .O(p_reg_reg_i_75__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_76__1
       (.I0(A[15]),
        .I1(p_reg_reg_i_41_0[15]),
        .O(p_reg_reg_i_76__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_77__0
       (.I0(A[14]),
        .I1(p_reg_reg_i_41_0[14]),
        .O(p_reg_reg_i_77__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_78__0
       (.I0(A[13]),
        .I1(p_reg_reg_i_41_0[13]),
        .O(p_reg_reg_i_78__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_79__1
       (.I0(A[12]),
        .I1(p_reg_reg_i_41_0[12]),
        .O(p_reg_reg_i_79__1_n_0));
  CARRY8 p_reg_reg_i_7__1
       (.CI(p_reg_reg_i_5__1_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_p_reg_reg_i_7__1_CO_UNCONNECTED[7:1],p_reg_reg_i_7__1_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_p_reg_reg_i_7__1_O_UNCONNECTED[7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_7__10
       (.I0(DOUTADOUT[11]),
        .I1(ap_CS_fsm_state33),
        .I2(A[11]),
        .O(ram_reg_bram_0_18[11]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_7__11
       (.I0(A[12]),
        .I1(ap_CS_fsm_state33),
        .I2(DOUTADOUT[12]),
        .O(ram_reg_bram_0_21[12]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_7__12
       (.I0(DOUTADOUT[10]),
        .I1(ap_CS_fsm_state18),
        .I2(A[10]),
        .O(ram_reg_bram_0_22[10]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_7__13
       (.I0(A[11]),
        .I1(ap_CS_fsm_state34),
        .I2(DOUTADOUT[11]),
        .O(ram_reg_bram_0_23[11]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT4 #(
    .INIT(16'hF780)) 
    p_reg_reg_i_7__15
       (.I0(grp_FIR_filter_fu_188_ap_ce),
        .I1(ap_CS_fsm_state58),
        .I2(DOUTADOUT[11]),
        .I3(A[11]),
        .O(D[11]));
  LUT5 #(
    .INIT(32'hFFE01F00)) 
    p_reg_reg_i_7__16
       (.I0(ap_CS_fsm_state24),
        .I1(ap_CS_fsm_state54),
        .I2(grp_FIR_filter_fu_188_ap_ce),
        .I3(DOUTADOUT[12]),
        .I4(A[12]),
        .O(\ap_CS_fsm_reg[23] [12]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT4 #(
    .INIT(16'hF780)) 
    p_reg_reg_i_7__17
       (.I0(grp_FIR_filter_fu_188_ap_ce),
        .I1(ap_CS_fsm_state45),
        .I2(A[11]),
        .I3(DOUTADOUT[11]),
        .O(\ap_CS_fsm_reg[44] [11]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT4 #(
    .INIT(16'hF780)) 
    p_reg_reg_i_7__18
       (.I0(grp_FIR_filter_fu_188_ap_ce),
        .I1(ap_CS_fsm_state39),
        .I2(A[12]),
        .I3(DOUTADOUT[12]),
        .O(\ap_CS_fsm_reg[38] [12]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT4 #(
    .INIT(16'hF780)) 
    p_reg_reg_i_7__19
       (.I0(grp_FIR_filter_fu_188_ap_ce),
        .I1(ap_CS_fsm_state39),
        .I2(DOUTADOUT[11]),
        .I3(A[11]),
        .O(\ap_CS_fsm_reg[38]_0 [11]));
  LUT5 #(
    .INIT(32'hFF57A800)) 
    p_reg_reg_i_7__20
       (.I0(grp_FIR_filter_fu_188_ap_ce),
        .I1(ap_CS_fsm_state54),
        .I2(ap_CS_fsm_state43),
        .I3(DOUTADOUT[12]),
        .I4(A[12]),
        .O(\ap_CS_fsm_reg[53] [12]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_7__4
       (.I0(DOUTADOUT[12]),
        .I1(ap_CS_fsm_state55),
        .I2(A[12]),
        .O(ram_reg_bram_0_7[12]));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_7__5
       (.I0(A[11]),
        .I1(ap_CS_fsm_state46),
        .I2(DOUTADOUT[11]),
        .O(ram_reg_bram_0_11[11]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_7__6
       (.I0(A[11]),
        .I1(ap_CS_fsm_state56),
        .I2(DOUTADOUT[11]),
        .O(ram_reg_bram_0_14[11]));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_7__7
       (.I0(DOUTADOUT[11]),
        .I1(ap_CS_fsm_state48),
        .I2(A[11]),
        .O(ram_reg_bram_0_15[11]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_7__8
       (.I0(DOUTADOUT[12]),
        .I1(ap_CS_fsm_state53),
        .I2(A[12]),
        .O(ram_reg_bram_0_16[12]));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_7__9
       (.I0(A[12]),
        .I1(ap_CS_fsm_state55),
        .I2(DOUTADOUT[12]),
        .O(ram_reg_bram_0_17[12]));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_80__0
       (.I0(A[11]),
        .I1(p_reg_reg_i_41_0[11]),
        .O(p_reg_reg_i_80__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_81__0
       (.I0(A[10]),
        .I1(p_reg_reg_i_41_0[10]),
        .O(p_reg_reg_i_81__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_82__0
       (.I0(A[9]),
        .I1(p_reg_reg_i_41_0[9]),
        .O(p_reg_reg_i_82__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_83__0
       (.I0(A[8]),
        .I1(p_reg_reg_i_41_0[8]),
        .O(p_reg_reg_i_83__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_8__1
       (.I0(DOUTADOUT[11]),
        .I1(ap_CS_fsm_state55),
        .I2(A[11]),
        .O(ram_reg_bram_0_7[11]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_8__10
       (.I0(A[10]),
        .I1(ap_CS_fsm_state34),
        .I2(DOUTADOUT[10]),
        .O(ram_reg_bram_0_23[10]));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_8__11
       (.I0(DOUTADOUT[15]),
        .O(p_reg_reg_i_8__11_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_8__12
       (.I0(tmp65_fu_1288_p2[15]),
        .I1(p_reg_reg_i_7__1_n_7),
        .O(p_reg_reg_i_8__12_n_0));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT4 #(
    .INIT(16'hF780)) 
    p_reg_reg_i_8__15
       (.I0(grp_FIR_filter_fu_188_ap_ce),
        .I1(ap_CS_fsm_state58),
        .I2(DOUTADOUT[10]),
        .I3(A[10]),
        .O(D[10]));
  LUT5 #(
    .INIT(32'hFFE01F00)) 
    p_reg_reg_i_8__16
       (.I0(ap_CS_fsm_state24),
        .I1(ap_CS_fsm_state54),
        .I2(grp_FIR_filter_fu_188_ap_ce),
        .I3(DOUTADOUT[11]),
        .I4(A[11]),
        .O(\ap_CS_fsm_reg[23] [11]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT4 #(
    .INIT(16'hF780)) 
    p_reg_reg_i_8__17
       (.I0(grp_FIR_filter_fu_188_ap_ce),
        .I1(ap_CS_fsm_state45),
        .I2(A[10]),
        .I3(DOUTADOUT[10]),
        .O(\ap_CS_fsm_reg[44] [10]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT4 #(
    .INIT(16'hF780)) 
    p_reg_reg_i_8__18
       (.I0(grp_FIR_filter_fu_188_ap_ce),
        .I1(ap_CS_fsm_state39),
        .I2(A[11]),
        .I3(DOUTADOUT[11]),
        .O(\ap_CS_fsm_reg[38] [11]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT4 #(
    .INIT(16'hF780)) 
    p_reg_reg_i_8__19
       (.I0(grp_FIR_filter_fu_188_ap_ce),
        .I1(ap_CS_fsm_state39),
        .I2(DOUTADOUT[10]),
        .I3(A[10]),
        .O(\ap_CS_fsm_reg[38]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_8__2
       (.I0(A[10]),
        .I1(ap_CS_fsm_state46),
        .I2(DOUTADOUT[10]),
        .O(ram_reg_bram_0_11[10]));
  LUT5 #(
    .INIT(32'hFF57A800)) 
    p_reg_reg_i_8__20
       (.I0(grp_FIR_filter_fu_188_ap_ce),
        .I1(ap_CS_fsm_state54),
        .I2(ap_CS_fsm_state43),
        .I3(DOUTADOUT[11]),
        .I4(A[11]),
        .O(\ap_CS_fsm_reg[53] [11]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_8__3
       (.I0(A[10]),
        .I1(ap_CS_fsm_state56),
        .I2(DOUTADOUT[10]),
        .O(ram_reg_bram_0_14[10]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_8__4
       (.I0(DOUTADOUT[10]),
        .I1(ap_CS_fsm_state48),
        .I2(A[10]),
        .O(ram_reg_bram_0_15[10]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_8__5
       (.I0(DOUTADOUT[11]),
        .I1(ap_CS_fsm_state53),
        .I2(A[11]),
        .O(ram_reg_bram_0_16[11]));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_8__6
       (.I0(A[11]),
        .I1(ap_CS_fsm_state55),
        .I2(DOUTADOUT[11]),
        .O(ram_reg_bram_0_17[11]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_8__7
       (.I0(DOUTADOUT[10]),
        .I1(ap_CS_fsm_state33),
        .I2(A[10]),
        .O(ram_reg_bram_0_18[10]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_8__8
       (.I0(A[11]),
        .I1(ap_CS_fsm_state33),
        .I2(DOUTADOUT[11]),
        .O(ram_reg_bram_0_21[11]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_8__9
       (.I0(DOUTADOUT[9]),
        .I1(ap_CS_fsm_state18),
        .I2(A[9]),
        .O(ram_reg_bram_0_22[9]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_9
       (.I0(DOUTADOUT[10]),
        .I1(ap_CS_fsm_state55),
        .I2(A[10]),
        .O(ram_reg_bram_0_7[10]));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_94
       (.I0(A[15]),
        .O(p_reg_reg_i_94_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_95__0
       (.I0(A[15]),
        .I1(\tmp19_reg_2682_reg[17] [15]),
        .O(p_reg_reg_i_95__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_96
       (.I0(A[14]),
        .I1(\tmp19_reg_2682_reg[17] [14]),
        .O(p_reg_reg_i_96_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_97
       (.I0(A[13]),
        .I1(\tmp19_reg_2682_reg[17] [13]),
        .O(p_reg_reg_i_97_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_98
       (.I0(A[12]),
        .I1(\tmp19_reg_2682_reg[17] [12]),
        .O(p_reg_reg_i_98_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_99
       (.I0(A[11]),
        .I1(\tmp19_reg_2682_reg[17] [11]),
        .O(p_reg_reg_i_99_n_0));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_9__0
       (.I0(A[9]),
        .I1(ap_CS_fsm_state46),
        .I2(DOUTADOUT[9]),
        .O(ram_reg_bram_0_11[9]));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_9__1
       (.I0(A[9]),
        .I1(ap_CS_fsm_state56),
        .I2(DOUTADOUT[9]),
        .O(ram_reg_bram_0_14[9]));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_9__11
       (.I0(tmp65_fu_1288_p2[14]),
        .I1(tmp65_fu_1288_p2[15]),
        .O(p_reg_reg_i_9__11_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_9__13
       (.I0(p_reg_reg_i_3_0[15]),
        .I1(DOUTADOUT[15]),
        .O(p_reg_reg_i_9__13_n_0));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT4 #(
    .INIT(16'hF780)) 
    p_reg_reg_i_9__15
       (.I0(grp_FIR_filter_fu_188_ap_ce),
        .I1(ap_CS_fsm_state58),
        .I2(DOUTADOUT[9]),
        .I3(A[9]),
        .O(D[9]));
  LUT5 #(
    .INIT(32'hFFE01F00)) 
    p_reg_reg_i_9__16
       (.I0(ap_CS_fsm_state24),
        .I1(ap_CS_fsm_state54),
        .I2(grp_FIR_filter_fu_188_ap_ce),
        .I3(DOUTADOUT[10]),
        .I4(A[10]),
        .O(\ap_CS_fsm_reg[23] [10]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT4 #(
    .INIT(16'hF780)) 
    p_reg_reg_i_9__17
       (.I0(grp_FIR_filter_fu_188_ap_ce),
        .I1(ap_CS_fsm_state45),
        .I2(A[9]),
        .I3(DOUTADOUT[9]),
        .O(\ap_CS_fsm_reg[44] [9]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT4 #(
    .INIT(16'hF780)) 
    p_reg_reg_i_9__18
       (.I0(grp_FIR_filter_fu_188_ap_ce),
        .I1(ap_CS_fsm_state39),
        .I2(A[10]),
        .I3(DOUTADOUT[10]),
        .O(\ap_CS_fsm_reg[38] [10]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT4 #(
    .INIT(16'hF780)) 
    p_reg_reg_i_9__19
       (.I0(grp_FIR_filter_fu_188_ap_ce),
        .I1(ap_CS_fsm_state39),
        .I2(DOUTADOUT[9]),
        .I3(A[9]),
        .O(\ap_CS_fsm_reg[38]_0 [9]));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_9__2
       (.I0(DOUTADOUT[9]),
        .I1(ap_CS_fsm_state48),
        .I2(A[9]),
        .O(ram_reg_bram_0_15[9]));
  LUT5 #(
    .INIT(32'hFF57A800)) 
    p_reg_reg_i_9__20
       (.I0(grp_FIR_filter_fu_188_ap_ce),
        .I1(ap_CS_fsm_state54),
        .I2(ap_CS_fsm_state43),
        .I3(DOUTADOUT[10]),
        .I4(A[10]),
        .O(\ap_CS_fsm_reg[53] [10]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_9__3
       (.I0(DOUTADOUT[10]),
        .I1(ap_CS_fsm_state53),
        .I2(A[10]),
        .O(ram_reg_bram_0_16[10]));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_9__4
       (.I0(A[10]),
        .I1(ap_CS_fsm_state55),
        .I2(DOUTADOUT[10]),
        .O(ram_reg_bram_0_17[10]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_9__5
       (.I0(DOUTADOUT[9]),
        .I1(ap_CS_fsm_state33),
        .I2(A[9]),
        .O(ram_reg_bram_0_18[9]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_9__6
       (.I0(A[10]),
        .I1(ap_CS_fsm_state33),
        .I2(DOUTADOUT[10]),
        .O(ram_reg_bram_0_21[10]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_9__7
       (.I0(DOUTADOUT[8]),
        .I1(ap_CS_fsm_state18),
        .I2(A[8]),
        .O(ram_reg_bram_0_22[8]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_9__8
       (.I0(A[9]),
        .I1(ap_CS_fsm_state34),
        .I2(DOUTADOUT[9]),
        .O(ram_reg_bram_0_23[9]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "1872" *) 
  (* RTL_RAM_NAME = "FIR_HLS_FIR_filter/H_filter_FIR_kernel_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "116" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "15" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg_bram_0
       (.ADDRARDADDR({1'b0,1'b0,1'b0,ram_reg_bram_0_i_3_n_0,ram_reg_bram_0_i_4_n_0,ram_reg_bram_0_i_5_n_0,ram_reg_bram_0_i_6_n_0,ram_reg_bram_0_i_7_n_0,ram_reg_bram_0_i_8_n_0,ram_reg_bram_0_i_9_n_0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,ram_reg_bram_0_i_10_n_0,ram_reg_bram_0_i_11_n_0,ram_reg_bram_0_i_12_n_0,ram_reg_bram_0_i_13_n_0,ram_reg_bram_0_i_14_n_0,ram_reg_bram_0_i_15_n_0,ram_reg_bram_0_i_16_n_0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN({ram_reg_bram_0_i_17_n_0,ram_reg_bram_0_i_18_n_0,ram_reg_bram_0_i_19_n_0,ram_reg_bram_0_i_20_n_0,ram_reg_bram_0_i_21_n_0,ram_reg_bram_0_i_22_n_0,ram_reg_bram_0_i_23_n_0,ram_reg_bram_0_i_24_n_0,ram_reg_bram_0_i_25_n_0,ram_reg_bram_0_i_26_n_0,ram_reg_bram_0_i_27_n_0,ram_reg_bram_0_i_28_n_0,ram_reg_bram_0_i_29_n_0,ram_reg_bram_0_i_30_n_0,ram_reg_bram_0_i_31_n_0,ram_reg_bram_0_i_32_n_0}),
        .DINBDIN({ram_reg_bram_0_i_33_n_0,ram_reg_bram_0_i_34_n_0,ram_reg_bram_0_i_35_n_0,ram_reg_bram_0_i_36_n_0,ram_reg_bram_0_i_37_n_0,ram_reg_bram_0_i_38_n_0,ram_reg_bram_0_i_39_n_0,ram_reg_bram_0_i_40_n_0,ram_reg_bram_0_i_41_n_0,ram_reg_bram_0_i_42_n_0,ram_reg_bram_0_i_43_n_0,ram_reg_bram_0_i_44_n_0,ram_reg_bram_0_i_45_n_0,ram_reg_bram_0_i_46_n_0,ram_reg_bram_0_i_47_n_0,ram_reg_bram_0_i_48_n_0}),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0}),
        .DOUTADOUT(DOUTADOUT),
        .DOUTBDOUT(A),
        .DOUTPADOUTP(NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(H_filter_FIR_kernel_ce1_local),
        .ENBWREN(H_filter_FIR_kernel_ce0_local),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({H_filter_FIR_kernel_we1_local,H_filter_FIR_kernel_we1_local}),
        .WEBWE({1'b0,1'b0,H_filter_FIR_kernel_we0_local,H_filter_FIR_kernel_we0_local}));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_bram_0_i_1
       (.I0(ram_reg_bram_0_i_51_n_0),
        .I1(ram_reg_bram_0_i_52_n_0),
        .I2(ram_reg_bram_0_i_53_n_0),
        .I3(ram_reg_bram_0_i_54_n_0),
        .I4(ram_reg_bram_0_i_55_n_0),
        .I5(ram_reg_bram_0_i_56_n_0),
        .O(H_filter_FIR_kernel_ce1_local));
  LUT6 #(
    .INIT(64'hFFFFFFFF11111151)) 
    ram_reg_bram_0_i_10
       (.I0(ram_reg_bram_0_i_88_n_0),
        .I1(ram_reg_bram_0_i_89_n_0),
        .I2(ram_reg_bram_0_i_90_n_0),
        .I3(ap_CS_fsm_state49),
        .I4(ram_reg_bram_0_i_91_n_0),
        .I5(ram_reg_bram_0_i_92_n_0),
        .O(ram_reg_bram_0_i_10_n_0));
  LUT6 #(
    .INIT(64'hEEEFEEEEEEEEEEEE)) 
    ram_reg_bram_0_i_100
       (.I0(ram_reg_bram_0_i_66_n_0),
        .I1(ap_CS_fsm_state70),
        .I2(ap_CS_fsm_state60),
        .I3(ap_CS_fsm_state58),
        .I4(ram_reg_bram_0_i_244_n_0),
        .I5(ap_CS_fsm_state55),
        .O(ram_reg_bram_0_i_100_n_0));
  LUT5 #(
    .INIT(32'hF808FFFF)) 
    ram_reg_bram_0_i_1000
       (.I0(ram_reg_bram_0_i_493_5[5]),
        .I1(ap_CS_fsm_state70),
        .I2(ap_CS_fsm_state71),
        .I3(ram_reg_bram_0_i_359_1[5]),
        .I4(ram_reg_bram_0_i_99_n_0),
        .O(ram_reg_bram_0_i_1000_n_0));
  LUT6 #(
    .INIT(64'hF1F0FFF0F1FFFFFF)) 
    ram_reg_bram_0_i_1001
       (.I0(ap_CS_fsm_state84),
        .I1(ap_CS_fsm_state48),
        .I2(ap_CS_fsm_state51),
        .I3(ram_reg_bram_0_i_1107_n_0),
        .I4(\tmp19_reg_2682_reg[17] [4]),
        .I5(\tmp19_reg_2682_reg[15] [4]),
        .O(ram_reg_bram_0_i_1001_n_0));
  LUT6 #(
    .INIT(64'h5555330F55553300)) 
    ram_reg_bram_0_i_1002
       (.I0(ram_reg_bram_0_25[4]),
        .I1(ram_reg_bram_0_i_368_0[4]),
        .I2(ram_reg_bram_0_i_129_0[4]),
        .I3(ap_CS_fsm_state55),
        .I4(ap_CS_fsm_state57),
        .I5(ap_CS_fsm_state53),
        .O(ram_reg_bram_0_i_1002_n_0));
  LUT6 #(
    .INIT(64'h0C008888CCC08888)) 
    ram_reg_bram_0_i_1003
       (.I0(ram_reg_bram_0_i_359_3[4]),
        .I1(ram_reg_bram_0_i_904_n_0),
        .I2(ram_reg_bram_0_i_1100_n_0),
        .I3(DOUTADOUT[4]),
        .I4(ram_reg_bram_0_i_1102_n_0),
        .I5(ram_reg_bram_0_i_1128_n_0),
        .O(ram_reg_bram_0_i_1003_n_0));
  LUT6 #(
    .INIT(64'h00F4FFF400000000)) 
    ram_reg_bram_0_i_1004
       (.I0(p_reg_reg_i_3_0[4]),
        .I1(ap_CS_fsm_state23),
        .I2(ram_reg_bram_0_i_1129_n_0),
        .I3(ap_CS_fsm_state25),
        .I4(p_reg_reg_i_5__1_0[4]),
        .I5(ram_reg_bram_0_i_910_n_0),
        .O(ram_reg_bram_0_i_1004_n_0));
  LUT6 #(
    .INIT(64'hB888FFFFB8880000)) 
    ram_reg_bram_0_i_1005
       (.I0(ram_reg_bram_0_i_490_0[4]),
        .I1(ap_CS_fsm_state32),
        .I2(ram_reg_bram_0_i_367_0[4]),
        .I3(ap_CS_fsm_state30),
        .I4(ram_reg_bram_0_i_1104_n_0),
        .I5(ram_reg_bram_0_i_490_1[4]),
        .O(ram_reg_bram_0_i_1005_n_0));
  LUT6 #(
    .INIT(64'hCFCAC0CACFCFC0CF)) 
    ram_reg_bram_0_i_1006
       (.I0(ram_reg_bram_0_i_493_3[4]),
        .I1(ram_reg_bram_0_i_359_1[4]),
        .I2(ap_CS_fsm_state71),
        .I3(ap_CS_fsm_state70),
        .I4(ram_reg_bram_0_i_493_5[4]),
        .I5(ap_CS_fsm_state66),
        .O(ram_reg_bram_0_i_1006_n_0));
  LUT5 #(
    .INIT(32'hD888FFFF)) 
    ram_reg_bram_0_i_1007
       (.I0(ap_CS_fsm_state65),
        .I1(ram_reg_bram_0_i_493_0[4]),
        .I2(ram_reg_bram_0_i_493_1[4]),
        .I3(ap_CS_fsm_state64),
        .I4(ram_reg_bram_0_i_492_n_0),
        .O(ram_reg_bram_0_i_1007_n_0));
  LUT6 #(
    .INIT(64'h00000F77FFFF0F77)) 
    ram_reg_bram_0_i_1008
       (.I0(ram_reg_bram_0_i_176_6[4]),
        .I1(ap_CS_fsm_state77),
        .I2(ram_reg_bram_0_i_176_2[4]),
        .I3(ap_CS_fsm_state78),
        .I4(ap_CS_fsm_state79),
        .I5(ram_reg_bram_0_i_176_7[4]),
        .O(ram_reg_bram_0_i_1008_n_0));
  LUT6 #(
    .INIT(64'hFF0FF000F808F808)) 
    ram_reg_bram_0_i_1009
       (.I0(ap_CS_fsm_state81),
        .I1(ram_reg_bram_0_i_176_4[4]),
        .I2(ap_CS_fsm_state83),
        .I3(ram_reg_bram_0_i_176_5[4]),
        .I4(\add_ln66_34_reg_2652_reg[23]_i_19_0 [4]),
        .I5(ap_CS_fsm_state82),
        .O(ram_reg_bram_0_i_1009_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF55551110)) 
    ram_reg_bram_0_i_101
       (.I0(ram_reg_bram_0_i_313_n_0),
        .I1(ram_reg_bram_0_i_314_n_0),
        .I2(ram_reg_bram_0_i_315_n_0),
        .I3(ram_reg_bram_0_i_316_n_0),
        .I4(ram_reg_bram_0_i_317_n_0),
        .I5(ram_reg_bram_0_i_318_n_0),
        .O(ram_reg_bram_0_i_101_n_0));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAACCC0)) 
    ram_reg_bram_0_i_1010
       (.I0(\tmp19_reg_2682_reg[15] [3]),
        .I1(\tmp19_reg_2682_reg[17] [3]),
        .I2(ap_CS_fsm_state48),
        .I3(ap_CS_fsm_state84),
        .I4(ap_CS_fsm_state49),
        .I5(ap_CS_fsm_state61),
        .O(ram_reg_bram_0_i_1010_n_0));
  LUT6 #(
    .INIT(64'hCFCAC0CACFC0C0C0)) 
    ram_reg_bram_0_i_1011
       (.I0(ap_CS_fsm_state53),
        .I1(ram_reg_bram_0_25[3]),
        .I2(ap_CS_fsm_state57),
        .I3(ap_CS_fsm_state55),
        .I4(ram_reg_bram_0_i_368_0[3]),
        .I5(ram_reg_bram_0_i_129_0[3]),
        .O(ram_reg_bram_0_i_1011_n_0));
  LUT6 #(
    .INIT(64'h0C008888CCC08888)) 
    ram_reg_bram_0_i_1012
       (.I0(ram_reg_bram_0_i_359_3[3]),
        .I1(ram_reg_bram_0_i_904_n_0),
        .I2(ram_reg_bram_0_i_1100_n_0),
        .I3(DOUTADOUT[3]),
        .I4(ram_reg_bram_0_i_1102_n_0),
        .I5(ram_reg_bram_0_i_1130_n_0),
        .O(ram_reg_bram_0_i_1012_n_0));
  LUT6 #(
    .INIT(64'h00F4FFF400000000)) 
    ram_reg_bram_0_i_1013
       (.I0(p_reg_reg_i_3_0[3]),
        .I1(ap_CS_fsm_state23),
        .I2(ram_reg_bram_0_i_1131_n_0),
        .I3(ap_CS_fsm_state25),
        .I4(p_reg_reg_i_5__1_0[3]),
        .I5(ram_reg_bram_0_i_910_n_0),
        .O(ram_reg_bram_0_i_1013_n_0));
  LUT6 #(
    .INIT(64'hB888FFFFB8880000)) 
    ram_reg_bram_0_i_1014
       (.I0(ram_reg_bram_0_i_490_0[3]),
        .I1(ap_CS_fsm_state32),
        .I2(ram_reg_bram_0_i_367_0[3]),
        .I3(ap_CS_fsm_state30),
        .I4(ram_reg_bram_0_i_1104_n_0),
        .I5(ram_reg_bram_0_i_490_1[3]),
        .O(ram_reg_bram_0_i_1014_n_0));
  LUT6 #(
    .INIT(64'hCFCAC0CACFCFC0CF)) 
    ram_reg_bram_0_i_1015
       (.I0(ram_reg_bram_0_i_493_3[3]),
        .I1(ram_reg_bram_0_i_359_1[3]),
        .I2(ap_CS_fsm_state71),
        .I3(ap_CS_fsm_state70),
        .I4(ram_reg_bram_0_i_493_5[3]),
        .I5(ap_CS_fsm_state66),
        .O(ram_reg_bram_0_i_1015_n_0));
  LUT5 #(
    .INIT(32'hD888FFFF)) 
    ram_reg_bram_0_i_1016
       (.I0(ap_CS_fsm_state65),
        .I1(ram_reg_bram_0_i_493_0[3]),
        .I2(ram_reg_bram_0_i_493_1[3]),
        .I3(ap_CS_fsm_state64),
        .I4(ram_reg_bram_0_i_492_n_0),
        .O(ram_reg_bram_0_i_1016_n_0));
  LUT6 #(
    .INIT(64'h00000F77FFFF0F77)) 
    ram_reg_bram_0_i_1017
       (.I0(ram_reg_bram_0_i_176_6[3]),
        .I1(ap_CS_fsm_state77),
        .I2(ram_reg_bram_0_i_176_2[3]),
        .I3(ap_CS_fsm_state78),
        .I4(ap_CS_fsm_state79),
        .I5(ram_reg_bram_0_i_176_7[3]),
        .O(ram_reg_bram_0_i_1017_n_0));
  LUT6 #(
    .INIT(64'hFF0FF000F808F808)) 
    ram_reg_bram_0_i_1018
       (.I0(ap_CS_fsm_state81),
        .I1(ram_reg_bram_0_i_176_4[3]),
        .I2(ap_CS_fsm_state83),
        .I3(ram_reg_bram_0_i_176_5[3]),
        .I4(\add_ln66_34_reg_2652_reg[23]_i_19_0 [3]),
        .I5(ap_CS_fsm_state82),
        .O(ram_reg_bram_0_i_1018_n_0));
  LUT6 #(
    .INIT(64'hF1F0FFF0F1FFFFFF)) 
    ram_reg_bram_0_i_1019
       (.I0(ap_CS_fsm_state84),
        .I1(ap_CS_fsm_state48),
        .I2(ap_CS_fsm_state51),
        .I3(ram_reg_bram_0_i_1107_n_0),
        .I4(\tmp19_reg_2682_reg[17] [2]),
        .I5(\tmp19_reg_2682_reg[15] [2]),
        .O(ram_reg_bram_0_i_1019_n_0));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_bram_0_i_102
       (.I0(ap_CS_fsm_state80),
        .I1(ap_CS_fsm_state78),
        .O(ram_reg_bram_0_i_102_n_0));
  LUT6 #(
    .INIT(64'h5555330F55553300)) 
    ram_reg_bram_0_i_1020
       (.I0(ram_reg_bram_0_25[2]),
        .I1(ram_reg_bram_0_i_368_0[2]),
        .I2(ram_reg_bram_0_i_129_0[2]),
        .I3(ap_CS_fsm_state55),
        .I4(ap_CS_fsm_state57),
        .I5(ap_CS_fsm_state53),
        .O(ram_reg_bram_0_i_1020_n_0));
  LUT6 #(
    .INIT(64'h0C008888CCC08888)) 
    ram_reg_bram_0_i_1021
       (.I0(ram_reg_bram_0_i_359_3[2]),
        .I1(ram_reg_bram_0_i_904_n_0),
        .I2(ram_reg_bram_0_i_1100_n_0),
        .I3(DOUTADOUT[2]),
        .I4(ram_reg_bram_0_i_1102_n_0),
        .I5(ram_reg_bram_0_i_1132_n_0),
        .O(ram_reg_bram_0_i_1021_n_0));
  LUT6 #(
    .INIT(64'h00F4FFF400000000)) 
    ram_reg_bram_0_i_1022
       (.I0(p_reg_reg_i_3_0[2]),
        .I1(ap_CS_fsm_state23),
        .I2(ram_reg_bram_0_i_1133_n_0),
        .I3(ap_CS_fsm_state25),
        .I4(p_reg_reg_i_5__1_0[2]),
        .I5(ram_reg_bram_0_i_910_n_0),
        .O(ram_reg_bram_0_i_1022_n_0));
  LUT6 #(
    .INIT(64'hB888FFFFB8880000)) 
    ram_reg_bram_0_i_1023
       (.I0(ram_reg_bram_0_i_490_0[2]),
        .I1(ap_CS_fsm_state32),
        .I2(ram_reg_bram_0_i_367_0[2]),
        .I3(ap_CS_fsm_state30),
        .I4(ram_reg_bram_0_i_1104_n_0),
        .I5(ram_reg_bram_0_i_490_1[2]),
        .O(ram_reg_bram_0_i_1023_n_0));
  LUT6 #(
    .INIT(64'hCFCAC0CACFCFC0CF)) 
    ram_reg_bram_0_i_1024
       (.I0(ram_reg_bram_0_i_493_3[2]),
        .I1(ram_reg_bram_0_i_359_1[2]),
        .I2(ap_CS_fsm_state71),
        .I3(ap_CS_fsm_state70),
        .I4(ram_reg_bram_0_i_493_5[2]),
        .I5(ap_CS_fsm_state66),
        .O(ram_reg_bram_0_i_1024_n_0));
  LUT5 #(
    .INIT(32'hD888FFFF)) 
    ram_reg_bram_0_i_1025
       (.I0(ap_CS_fsm_state65),
        .I1(ram_reg_bram_0_i_493_0[2]),
        .I2(ram_reg_bram_0_i_493_1[2]),
        .I3(ap_CS_fsm_state64),
        .I4(ram_reg_bram_0_i_492_n_0),
        .O(ram_reg_bram_0_i_1025_n_0));
  LUT6 #(
    .INIT(64'h00000F77FFFF0F77)) 
    ram_reg_bram_0_i_1026
       (.I0(ram_reg_bram_0_i_176_6[2]),
        .I1(ap_CS_fsm_state77),
        .I2(ram_reg_bram_0_i_176_2[2]),
        .I3(ap_CS_fsm_state78),
        .I4(ap_CS_fsm_state79),
        .I5(ram_reg_bram_0_i_176_7[2]),
        .O(ram_reg_bram_0_i_1026_n_0));
  LUT6 #(
    .INIT(64'hFF0FF000F808F808)) 
    ram_reg_bram_0_i_1027
       (.I0(ap_CS_fsm_state81),
        .I1(ram_reg_bram_0_i_176_4[2]),
        .I2(ap_CS_fsm_state83),
        .I3(ram_reg_bram_0_i_176_5[2]),
        .I4(\add_ln66_34_reg_2652_reg[23]_i_19_0 [2]),
        .I5(ap_CS_fsm_state82),
        .O(ram_reg_bram_0_i_1027_n_0));
  LUT6 #(
    .INIT(64'hF1F1F0FFFFFFF0FF)) 
    ram_reg_bram_0_i_1028
       (.I0(ap_CS_fsm_state84),
        .I1(ap_CS_fsm_state48),
        .I2(ap_CS_fsm_state51),
        .I3(\tmp19_reg_2682_reg[15] [1]),
        .I4(ram_reg_bram_0_i_1107_n_0),
        .I5(\tmp19_reg_2682_reg[17] [1]),
        .O(ram_reg_bram_0_i_1028_n_0));
  LUT6 #(
    .INIT(64'h0C008888CCC08888)) 
    ram_reg_bram_0_i_1029
       (.I0(ram_reg_bram_0_i_359_3[1]),
        .I1(ram_reg_bram_0_i_904_n_0),
        .I2(ram_reg_bram_0_i_1100_n_0),
        .I3(DOUTADOUT[1]),
        .I4(ram_reg_bram_0_i_1102_n_0),
        .I5(ram_reg_bram_0_i_1134_n_0),
        .O(ram_reg_bram_0_i_1029_n_0));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT4 #(
    .INIT(16'h5501)) 
    ram_reg_bram_0_i_103
       (.I0(ap_CS_fsm_state86),
        .I1(ap_CS_fsm_state80),
        .I2(ap_CS_fsm_state82),
        .I3(ap_CS_fsm_state84),
        .O(ram_reg_bram_0_i_103_n_0));
  LUT6 #(
    .INIT(64'h00F4FFF400000000)) 
    ram_reg_bram_0_i_1030
       (.I0(p_reg_reg_i_3_0[1]),
        .I1(ap_CS_fsm_state23),
        .I2(ram_reg_bram_0_i_1135_n_0),
        .I3(ap_CS_fsm_state25),
        .I4(p_reg_reg_i_5__1_0[1]),
        .I5(ram_reg_bram_0_i_910_n_0),
        .O(ram_reg_bram_0_i_1030_n_0));
  LUT6 #(
    .INIT(64'hB888FFFFB8880000)) 
    ram_reg_bram_0_i_1031
       (.I0(ram_reg_bram_0_i_490_0[1]),
        .I1(ap_CS_fsm_state32),
        .I2(ram_reg_bram_0_i_367_0[1]),
        .I3(ap_CS_fsm_state30),
        .I4(ram_reg_bram_0_i_1104_n_0),
        .I5(ram_reg_bram_0_i_490_1[1]),
        .O(ram_reg_bram_0_i_1031_n_0));
  LUT6 #(
    .INIT(64'h00000F77FFFF0F77)) 
    ram_reg_bram_0_i_1032
       (.I0(ram_reg_bram_0_i_493_2[1]),
        .I1(ap_CS_fsm_state63),
        .I2(ram_reg_bram_0_i_493_1[1]),
        .I3(ap_CS_fsm_state64),
        .I4(ap_CS_fsm_state65),
        .I5(ram_reg_bram_0_i_493_0[1]),
        .O(ram_reg_bram_0_i_1032_n_0));
  LUT5 #(
    .INIT(32'hF808FFFF)) 
    ram_reg_bram_0_i_1033
       (.I0(ap_CS_fsm_state70),
        .I1(ram_reg_bram_0_i_493_5[1]),
        .I2(ap_CS_fsm_state71),
        .I3(ram_reg_bram_0_i_359_1[1]),
        .I4(ram_reg_bram_0_i_99_n_0),
        .O(ram_reg_bram_0_i_1033_n_0));
  LUT6 #(
    .INIT(64'h00000F77FFFF0F77)) 
    ram_reg_bram_0_i_1034
       (.I0(ram_reg_bram_0_i_176_6[1]),
        .I1(ap_CS_fsm_state77),
        .I2(ram_reg_bram_0_i_176_2[1]),
        .I3(ap_CS_fsm_state78),
        .I4(ap_CS_fsm_state79),
        .I5(ram_reg_bram_0_i_176_7[1]),
        .O(ram_reg_bram_0_i_1034_n_0));
  LUT6 #(
    .INIT(64'h00F00FFF07F707F7)) 
    ram_reg_bram_0_i_1035
       (.I0(ap_CS_fsm_state81),
        .I1(ram_reg_bram_0_i_176_4[1]),
        .I2(ap_CS_fsm_state83),
        .I3(ram_reg_bram_0_i_176_5[1]),
        .I4(\add_ln66_34_reg_2652_reg[23]_i_19_0 [1]),
        .I5(ap_CS_fsm_state82),
        .O(ram_reg_bram_0_i_1035_n_0));
  LUT6 #(
    .INIT(64'hF1F1F0FFFFFFF0FF)) 
    ram_reg_bram_0_i_1036
       (.I0(ap_CS_fsm_state84),
        .I1(ap_CS_fsm_state48),
        .I2(ap_CS_fsm_state51),
        .I3(\tmp19_reg_2682_reg[15] [0]),
        .I4(ram_reg_bram_0_i_1107_n_0),
        .I5(\tmp19_reg_2682_reg[17] [0]),
        .O(ram_reg_bram_0_i_1036_n_0));
  LUT6 #(
    .INIT(64'h0C008888CCC08888)) 
    ram_reg_bram_0_i_1037
       (.I0(ram_reg_bram_0_i_359_3[0]),
        .I1(ram_reg_bram_0_i_904_n_0),
        .I2(ram_reg_bram_0_i_1100_n_0),
        .I3(DOUTADOUT[0]),
        .I4(ram_reg_bram_0_i_1102_n_0),
        .I5(ram_reg_bram_0_i_1136_n_0),
        .O(ram_reg_bram_0_i_1037_n_0));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT5 #(
    .INIT(32'hAA8A008A)) 
    ram_reg_bram_0_i_1038
       (.I0(ram_reg_bram_0_i_1137_n_0),
        .I1(p_reg_reg_i_3_0[0]),
        .I2(ap_CS_fsm_state23),
        .I3(ap_CS_fsm_state25),
        .I4(p_reg_reg_i_5__1_0[0]),
        .O(ram_reg_bram_0_i_1038_n_0));
  LUT6 #(
    .INIT(64'hB888FFFFB8880000)) 
    ram_reg_bram_0_i_1039
       (.I0(ram_reg_bram_0_i_490_0[0]),
        .I1(ap_CS_fsm_state32),
        .I2(ram_reg_bram_0_i_367_0[0]),
        .I3(ap_CS_fsm_state30),
        .I4(ram_reg_bram_0_i_1104_n_0),
        .I5(ram_reg_bram_0_i_490_1[0]),
        .O(ram_reg_bram_0_i_1039_n_0));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT5 #(
    .INIT(32'hFFFFFF0E)) 
    ram_reg_bram_0_i_104
       (.I0(ap_CS_fsm_state72),
        .I1(ap_CS_fsm_state74),
        .I2(ap_CS_fsm_state76),
        .I3(ap_CS_fsm_state78),
        .I4(ap_CS_fsm_state84),
        .O(ram_reg_bram_0_i_104_n_0));
  LUT6 #(
    .INIT(64'h00000F77FFFF0F77)) 
    ram_reg_bram_0_i_1040
       (.I0(ram_reg_bram_0_i_176_6[0]),
        .I1(ap_CS_fsm_state77),
        .I2(ram_reg_bram_0_i_176_2[0]),
        .I3(ap_CS_fsm_state78),
        .I4(ap_CS_fsm_state79),
        .I5(ram_reg_bram_0_i_176_7[0]),
        .O(ram_reg_bram_0_i_1040_n_0));
  LUT6 #(
    .INIT(64'hFF0FF000F808F808)) 
    ram_reg_bram_0_i_1041
       (.I0(ap_CS_fsm_state81),
        .I1(ram_reg_bram_0_i_176_4[0]),
        .I2(ap_CS_fsm_state83),
        .I3(ram_reg_bram_0_i_176_5[0]),
        .I4(\add_ln66_34_reg_2652_reg[23]_i_19_0 [0]),
        .I5(ap_CS_fsm_state82),
        .O(ram_reg_bram_0_i_1041_n_0));
  LUT6 #(
    .INIT(64'h0000FFFF47444744)) 
    ram_reg_bram_0_i_1042
       (.I0(ram_reg_bram_0_i_176_1[0]),
        .I1(ap_CS_fsm_state87),
        .I2(ram_reg_bram_0_i_176_3[0]),
        .I3(ap_CS_fsm_state85),
        .I4(ram_reg_bram_0_i_176_0[0]),
        .I5(ap_CS_fsm_state88),
        .O(ram_reg_bram_0_i_1042_n_0));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT5 #(
    .INIT(32'hFFFEFEFE)) 
    ram_reg_bram_0_i_1043
       (.I0(ap_CS_fsm_state70),
        .I1(ap_CS_fsm_state66),
        .I2(ap_CS_fsm_state71),
        .I3(ram_reg_bram_0_i_493_0[0]),
        .I4(ap_CS_fsm_state65),
        .O(ram_reg_bram_0_i_1043_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_bram_0_i_1044
       (.I0(ap_CS_fsm_state13),
        .I1(ap_CS_fsm_state80),
        .I2(ap_CS_fsm_state12),
        .I3(ap_CS_fsm_state11),
        .I4(ap_CS_fsm_state84),
        .I5(ap_CS_fsm_state10),
        .O(ram_reg_bram_0_i_1044_n_0));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    ram_reg_bram_0_i_1045
       (.I0(ap_CS_fsm_state67),
        .I1(ap_CS_fsm_state8),
        .I2(ap_CS_fsm_state68),
        .I3(ap_CS_fsm_state7),
        .O(ram_reg_bram_0_i_1045_n_0));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    ram_reg_bram_0_i_1046
       (.I0(ap_CS_fsm_state10),
        .I1(ap_CS_fsm_state84),
        .I2(ap_CS_fsm_state11),
        .O(ram_reg_bram_0_i_1046_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_bram_0_i_1047
       (.I0(ap_CS_fsm_state17),
        .I1(ap_CS_fsm_state16),
        .O(ram_reg_bram_0_i_1047_n_0));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_bram_0_i_1048
       (.I0(ap_CS_fsm_state21),
        .I1(ap_CS_fsm_state20),
        .O(ram_reg_bram_0_i_1048_n_0));
  LUT6 #(
    .INIT(64'hAEAFFFFFAAAAAAAA)) 
    ram_reg_bram_0_i_1049
       (.I0(ram_reg_bram_0_i_1046_n_0),
        .I1(ram_reg_bram_0_i_269_n_0),
        .I2(ram_reg_bram_0_i_1138_n_0),
        .I3(ram_reg_bram_0_i_681_n_0),
        .I4(ram_reg_bram_0_i_1045_n_0),
        .I5(ram_reg_bram_0_i_679_n_0),
        .O(ram_reg_bram_0_i_1049_n_0));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_bram_0_i_105
       (.I0(ap_CS_fsm_state70),
        .I1(ap_CS_fsm_state76),
        .I2(ap_CS_fsm_state64),
        .I3(ap_CS_fsm_state65),
        .O(ram_reg_bram_0_i_105_n_0));
  LUT6 #(
    .INIT(64'hEFEFEFEFEFEFEFEE)) 
    ram_reg_bram_0_i_1050
       (.I0(ap_CS_fsm_state16),
        .I1(ap_CS_fsm_state17),
        .I2(ap_CS_fsm_state15),
        .I3(ram_reg_bram_0_i_102_n_0),
        .I4(ap_CS_fsm_state14),
        .I5(ap_CS_fsm_state13),
        .O(ram_reg_bram_0_i_1050_n_0));
  LUT6 #(
    .INIT(64'h1111111100000010)) 
    ram_reg_bram_0_i_1051
       (.I0(ap_CS_fsm_state84),
        .I1(ap_CS_fsm_state11),
        .I2(ram_reg_bram_0_i_679_n_0),
        .I3(ap_CS_fsm_state67),
        .I4(ap_CS_fsm_state8),
        .I5(ap_CS_fsm_state10),
        .O(ram_reg_bram_0_i_1051_n_0));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_bram_0_i_1052
       (.I0(ap_CS_fsm_state22),
        .I1(ap_CS_fsm_state20),
        .O(ram_reg_bram_0_i_1052_n_0));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_bram_0_i_1053
       (.I0(ap_CS_fsm_state32),
        .I1(ap_CS_fsm_state30),
        .O(ram_reg_bram_0_i_1053_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_bram_0_i_1054
       (.I0(ap_CS_fsm_state36),
        .I1(ap_CS_fsm_state35),
        .O(ram_reg_bram_0_i_1054_n_0));
  LUT6 #(
    .INIT(64'h000000A2AAAAAAAA)) 
    ram_reg_bram_0_i_1055
       (.I0(ram_reg_bram_0_i_679_n_0),
        .I1(ram_reg_bram_0_i_268_n_0),
        .I2(ram_reg_bram_0_i_292_n_0),
        .I3(ap_CS_fsm_state69),
        .I4(ap_CS_fsm_state6),
        .I5(ram_reg_bram_0_i_1045_n_0),
        .O(ram_reg_bram_0_i_1055_n_0));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_bram_0_i_1056
       (.I0(ap_CS_fsm_state34),
        .I1(ap_CS_fsm_state33),
        .O(ram_reg_bram_0_i_1056_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF4)) 
    ram_reg_bram_0_i_1057
       (.I0(ap_CS_fsm_state16),
        .I1(ram_reg_bram_0_i_1139_n_0),
        .I2(ap_CS_fsm_state18),
        .I3(ap_CS_fsm_state17),
        .I4(ap_CS_fsm_state19),
        .I5(ap_CS_fsm_state21),
        .O(ram_reg_bram_0_i_1057_n_0));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_bram_0_i_1058
       (.I0(ap_CS_fsm_state22),
        .I1(ap_CS_fsm_state23),
        .O(ram_reg_bram_0_i_1058_n_0));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_1059
       (.I0(ap_CS_fsm_state20),
        .I1(ap_CS_fsm_state21),
        .O(ram_reg_bram_0_i_1059_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF55551000)) 
    ram_reg_bram_0_i_106
       (.I0(ram_reg_bram_0_i_319_n_0),
        .I1(ram_reg_bram_0_i_320_n_0),
        .I2(ram_reg_bram_0_i_321_n_0),
        .I3(ram_reg_bram_0_i_322_n_0),
        .I4(ram_reg_bram_0_i_323_n_0),
        .I5(ram_reg_bram_0_i_324_n_0),
        .O(ram_reg_bram_0_i_106_n_0));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    ram_reg_bram_0_i_1060
       (.I0(ap_CS_fsm_state28),
        .I1(ap_CS_fsm_state27),
        .I2(ap_CS_fsm_state29),
        .I3(ap_CS_fsm_state30),
        .O(ram_reg_bram_0_i_1060_n_0));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    ram_reg_bram_0_i_1061
       (.I0(ap_CS_fsm_state44),
        .I1(ap_CS_fsm_state45),
        .I2(ap_CS_fsm_state46),
        .I3(ap_CS_fsm_state43),
        .O(ram_reg_bram_0_i_1061_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    ram_reg_bram_0_i_1062
       (.I0(ap_CS_fsm_state33),
        .I1(ap_CS_fsm_state73),
        .I2(ap_CS_fsm_state8),
        .I3(ap_CS_fsm_state67),
        .I4(ap_CS_fsm_state71),
        .I5(ram_reg_bram_0_i_261_n_0),
        .O(ram_reg_bram_0_i_1062_n_0));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    ram_reg_bram_0_i_1063
       (.I0(ap_CS_fsm_state21),
        .I1(ap_CS_fsm_state19),
        .I2(ap_CS_fsm_state20),
        .I3(ap_CS_fsm_state22),
        .O(ram_reg_bram_0_i_1063_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_bram_0_i_1064
       (.I0(ap_CS_fsm_state19),
        .I1(ap_CS_fsm_state21),
        .O(ram_reg_bram_0_i_1064_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_bram_0_i_1065
       (.I0(ap_CS_fsm_state69),
        .I1(ap_CS_fsm_state5),
        .I2(ap_CS_fsm_state6),
        .I3(ap_CS_fsm_state68),
        .I4(ap_CS_fsm_state7),
        .I5(ap_CS_fsm_state67),
        .O(ram_reg_bram_0_i_1065_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_bram_0_i_1066
       (.I0(ram_reg_bram_0_i_326_n_0),
        .I1(ram_reg_bram_0_i_702_n_0),
        .I2(ap_CS_fsm_state81),
        .I3(ap_CS_fsm_state12),
        .I4(ap_CS_fsm_state79),
        .I5(ap_CS_fsm_state13),
        .O(ram_reg_bram_0_i_1066_n_0));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_bram_0_i_1067
       (.I0(ap_CS_fsm_state5),
        .I1(ap_CS_fsm_state69),
        .O(ram_reg_bram_0_i_1067_n_0));
  LUT6 #(
    .INIT(64'h000000000000FFFE)) 
    ram_reg_bram_0_i_1068
       (.I0(ap_CS_fsm_state12),
        .I1(ap_CS_fsm_state81),
        .I2(ap_CS_fsm_state13),
        .I3(ap_CS_fsm_state79),
        .I4(ap_CS_fsm_state75),
        .I5(ap_CS_fsm_state15),
        .O(ram_reg_bram_0_i_1068_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_bram_0_i_1069
       (.I0(ap_CS_fsm_state10),
        .I1(ap_CS_fsm_state85),
        .I2(ap_CS_fsm_state11),
        .I3(ram_reg_bram_0_i_1072_n_0),
        .I4(ap_CS_fsm_state9),
        .I5(ap_CS_fsm_state61),
        .O(ram_reg_bram_0_i_1069_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0EFF)) 
    ram_reg_bram_0_i_107
       (.I0(ap_CS_fsm_state55),
        .I1(ap_CS_fsm_state54),
        .I2(ap_CS_fsm_state56),
        .I3(ram_reg_bram_0_i_325_n_0),
        .I4(ap_CS_fsm_state58),
        .I5(ap_CS_fsm_state63),
        .O(ram_reg_bram_0_i_107_n_0));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT5 #(
    .INIT(32'hEEEEEEFE)) 
    ram_reg_bram_0_i_1070
       (.I0(ap_CS_fsm_state79),
        .I1(ap_CS_fsm_state13),
        .I2(ap_CS_fsm_state11),
        .I3(ap_CS_fsm_state12),
        .I4(ap_CS_fsm_state81),
        .O(ram_reg_bram_0_i_1070_n_0));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_bram_0_i_1071
       (.I0(ap_CS_fsm_state19),
        .I1(ap_CS_fsm_state17),
        .O(ram_reg_bram_0_i_1071_n_0));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_bram_0_i_1072
       (.I0(ap_CS_fsm_state75),
        .I1(ap_CS_fsm_state15),
        .O(ram_reg_bram_0_i_1072_n_0));
  LUT6 #(
    .INIT(64'hFEFEFEFEFEFFFEFE)) 
    ram_reg_bram_0_i_1073
       (.I0(ap_CS_fsm_state6),
        .I1(ap_CS_fsm_state68),
        .I2(ram_reg_bram_0_i_1067_n_0),
        .I3(ap_CS_fsm_state3),
        .I4(ram_reg_bram_0_i_76_0[1]),
        .I5(ap_CS_fsm_state4),
        .O(ram_reg_bram_0_i_1073_n_0));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_bram_0_i_1074
       (.I0(ap_CS_fsm_state13),
        .I1(ap_CS_fsm_state79),
        .O(ram_reg_bram_0_i_1074_n_0));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_bram_0_i_1075
       (.I0(ap_CS_fsm_state16),
        .I1(ap_CS_fsm_state73),
        .I2(ap_CS_fsm_state17),
        .I3(ap_CS_fsm_state19),
        .O(ram_reg_bram_0_i_1075_n_0));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_bram_0_i_1076
       (.I0(ap_CS_fsm_state14),
        .I1(ap_CS_fsm_state77),
        .O(ram_reg_bram_0_i_1076_n_0));
  LUT6 #(
    .INIT(64'hE0FFE0FFFFFF00FF)) 
    ram_reg_bram_0_i_1077
       (.I0(ap_CS_fsm_state70),
        .I1(ap_CS_fsm_state38),
        .I2(ram_reg_bram_0_i_733_1[15]),
        .I3(ram_reg_bram_0_i_1092_n_0),
        .I4(ram_reg_bram_0_i_733_0[15]),
        .I5(ram_reg_bram_0_i_1095_n_0),
        .O(ram_reg_bram_0_i_1077_n_0));
  LUT6 #(
    .INIT(64'hE0FFE0FFFFFF00FF)) 
    ram_reg_bram_0_i_1078
       (.I0(ap_CS_fsm_state70),
        .I1(ap_CS_fsm_state38),
        .I2(ram_reg_bram_0_i_733_1[14]),
        .I3(ram_reg_bram_0_i_1092_n_0),
        .I4(ram_reg_bram_0_i_733_0[14]),
        .I5(ram_reg_bram_0_i_1095_n_0),
        .O(ram_reg_bram_0_i_1078_n_0));
  LUT6 #(
    .INIT(64'h570057000000FF00)) 
    ram_reg_bram_0_i_1079
       (.I0(ram_reg_bram_0_i_733_1[13]),
        .I1(ap_CS_fsm_state70),
        .I2(ap_CS_fsm_state38),
        .I3(ram_reg_bram_0_i_1092_n_0),
        .I4(ram_reg_bram_0_i_733_0[13]),
        .I5(ram_reg_bram_0_i_1095_n_0),
        .O(ram_reg_bram_0_i_1079_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_bram_0_i_108
       (.I0(ram_reg_bram_0_i_326_n_0),
        .I1(ram_reg_bram_0_i_327_n_0),
        .I2(ram_reg_bram_0_i_328_n_0),
        .I3(ram_reg_bram_0_i_294_n_0),
        .I4(ram_reg_bram_0_i_329_n_0),
        .I5(ram_reg_bram_0_i_330_n_0),
        .O(ram_reg_bram_0_i_108_n_0));
  LUT6 #(
    .INIT(64'hE0FFE0FFFFFF00FF)) 
    ram_reg_bram_0_i_1080
       (.I0(ap_CS_fsm_state70),
        .I1(ap_CS_fsm_state38),
        .I2(ram_reg_bram_0_i_733_1[12]),
        .I3(ram_reg_bram_0_i_1092_n_0),
        .I4(ram_reg_bram_0_i_733_0[12]),
        .I5(ram_reg_bram_0_i_1095_n_0),
        .O(ram_reg_bram_0_i_1080_n_0));
  LUT6 #(
    .INIT(64'hE0FFE0FFFFFF00FF)) 
    ram_reg_bram_0_i_1081
       (.I0(ap_CS_fsm_state70),
        .I1(ap_CS_fsm_state38),
        .I2(ram_reg_bram_0_i_733_1[11]),
        .I3(ram_reg_bram_0_i_1092_n_0),
        .I4(ram_reg_bram_0_i_733_0[11]),
        .I5(ram_reg_bram_0_i_1095_n_0),
        .O(ram_reg_bram_0_i_1081_n_0));
  LUT6 #(
    .INIT(64'hE0FFE0FFFFFF00FF)) 
    ram_reg_bram_0_i_1082
       (.I0(ap_CS_fsm_state70),
        .I1(ap_CS_fsm_state38),
        .I2(ram_reg_bram_0_i_733_1[10]),
        .I3(ram_reg_bram_0_i_1092_n_0),
        .I4(ram_reg_bram_0_i_733_0[10]),
        .I5(ram_reg_bram_0_i_1095_n_0),
        .O(ram_reg_bram_0_i_1082_n_0));
  LUT6 #(
    .INIT(64'hE0FFE0FFFFFF00FF)) 
    ram_reg_bram_0_i_1083
       (.I0(ap_CS_fsm_state70),
        .I1(ap_CS_fsm_state38),
        .I2(ram_reg_bram_0_i_733_1[9]),
        .I3(ram_reg_bram_0_i_1092_n_0),
        .I4(ram_reg_bram_0_i_733_0[9]),
        .I5(ram_reg_bram_0_i_1095_n_0),
        .O(ram_reg_bram_0_i_1083_n_0));
  LUT6 #(
    .INIT(64'hE0FFE0FFFFFF00FF)) 
    ram_reg_bram_0_i_1084
       (.I0(ap_CS_fsm_state70),
        .I1(ap_CS_fsm_state38),
        .I2(ram_reg_bram_0_i_733_1[8]),
        .I3(ram_reg_bram_0_i_1092_n_0),
        .I4(ram_reg_bram_0_i_733_0[8]),
        .I5(ram_reg_bram_0_i_1095_n_0),
        .O(ram_reg_bram_0_i_1084_n_0));
  LUT6 #(
    .INIT(64'hE0FFE0FFFFFF00FF)) 
    ram_reg_bram_0_i_1085
       (.I0(ap_CS_fsm_state70),
        .I1(ap_CS_fsm_state38),
        .I2(ram_reg_bram_0_i_733_1[7]),
        .I3(ram_reg_bram_0_i_1092_n_0),
        .I4(ram_reg_bram_0_i_733_0[7]),
        .I5(ram_reg_bram_0_i_1095_n_0),
        .O(ram_reg_bram_0_i_1085_n_0));
  LUT6 #(
    .INIT(64'hE0FFE0FFFFFF00FF)) 
    ram_reg_bram_0_i_1086
       (.I0(ap_CS_fsm_state70),
        .I1(ap_CS_fsm_state38),
        .I2(ram_reg_bram_0_i_733_1[6]),
        .I3(ram_reg_bram_0_i_1092_n_0),
        .I4(ram_reg_bram_0_i_733_0[6]),
        .I5(ram_reg_bram_0_i_1095_n_0),
        .O(ram_reg_bram_0_i_1086_n_0));
  LUT5 #(
    .INIT(32'hCCCCAAA0)) 
    ram_reg_bram_0_i_1087
       (.I0(ram_reg_bram_0_i_356_0[6]),
        .I1(ram_reg_bram_0_i_356_1[6]),
        .I2(ap_CS_fsm_state63),
        .I3(ap_CS_fsm_state55),
        .I4(ap_CS_fsm_state56),
        .O(ram_reg_bram_0_i_1087_n_0));
  LUT6 #(
    .INIT(64'h00000F77FFFF0F77)) 
    ram_reg_bram_0_i_1088
       (.I0(ap_CS_fsm_state51),
        .I1(ram_reg_bram_0_i_176_0[6]),
        .I2(ram_reg_bram_0_i_176_1[6]),
        .I3(ap_CS_fsm_state52),
        .I4(ap_CS_fsm_state53),
        .I5(\add_ln66_34_reg_2652_reg[23]_i_19_0 [6]),
        .O(ram_reg_bram_0_i_1088_n_0));
  LUT6 #(
    .INIT(64'hE0FFE0FFFFFF00FF)) 
    ram_reg_bram_0_i_1089
       (.I0(ap_CS_fsm_state70),
        .I1(ap_CS_fsm_state38),
        .I2(ram_reg_bram_0_i_733_1[5]),
        .I3(ram_reg_bram_0_i_1092_n_0),
        .I4(ram_reg_bram_0_i_733_0[5]),
        .I5(ram_reg_bram_0_i_1095_n_0),
        .O(ram_reg_bram_0_i_1089_n_0));
  LUT6 #(
    .INIT(64'hEEEEEEEEEEEEFFFE)) 
    ram_reg_bram_0_i_109
       (.I0(ap_CS_fsm_state78),
        .I1(ap_CS_fsm_state80),
        .I2(ap_CS_fsm_state70),
        .I3(ap_CS_fsm_state72),
        .I4(ap_CS_fsm_state76),
        .I5(ap_CS_fsm_state74),
        .O(ram_reg_bram_0_i_109_n_0));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_bram_0_i_1090
       (.I0(ap_CS_fsm_state27),
        .I1(ap_CS_fsm_state24),
        .O(ram_reg_bram_0_i_1090_n_0));
  LUT6 #(
    .INIT(64'hE0FFE0FFFFFF00FF)) 
    ram_reg_bram_0_i_1091
       (.I0(ap_CS_fsm_state70),
        .I1(ap_CS_fsm_state38),
        .I2(ram_reg_bram_0_i_733_1[4]),
        .I3(ram_reg_bram_0_i_1092_n_0),
        .I4(ram_reg_bram_0_i_733_0[4]),
        .I5(ram_reg_bram_0_i_1095_n_0),
        .O(ram_reg_bram_0_i_1091_n_0));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_bram_0_i_1092
       (.I0(ap_CS_fsm_state40),
        .I1(ap_CS_fsm_state68),
        .O(ram_reg_bram_0_i_1092_n_0));
  LUT6 #(
    .INIT(64'hE0FFE0FFFFFF00FF)) 
    ram_reg_bram_0_i_1093
       (.I0(ap_CS_fsm_state70),
        .I1(ap_CS_fsm_state38),
        .I2(ram_reg_bram_0_i_733_1[3]),
        .I3(ram_reg_bram_0_i_1092_n_0),
        .I4(ram_reg_bram_0_i_733_0[3]),
        .I5(ram_reg_bram_0_i_1095_n_0),
        .O(ram_reg_bram_0_i_1093_n_0));
  LUT6 #(
    .INIT(64'hE0FFE0FFFFFF00FF)) 
    ram_reg_bram_0_i_1094
       (.I0(ap_CS_fsm_state70),
        .I1(ap_CS_fsm_state38),
        .I2(ram_reg_bram_0_i_733_1[2]),
        .I3(ram_reg_bram_0_i_1092_n_0),
        .I4(ram_reg_bram_0_i_733_0[2]),
        .I5(ram_reg_bram_0_i_1095_n_0),
        .O(ram_reg_bram_0_i_1094_n_0));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_bram_0_i_1095
       (.I0(ap_CS_fsm_state39),
        .I1(ap_CS_fsm_state69),
        .O(ram_reg_bram_0_i_1095_n_0));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT4 #(
    .INIT(16'hFFF1)) 
    ram_reg_bram_0_i_1096
       (.I0(ap_CS_fsm_state70),
        .I1(ap_CS_fsm_state38),
        .I2(ap_CS_fsm_state69),
        .I3(ap_CS_fsm_state39),
        .O(ram_reg_bram_0_i_1096_n_0));
  LUT6 #(
    .INIT(64'hE0FFE0FFFFFF00FF)) 
    ram_reg_bram_0_i_1097
       (.I0(ap_CS_fsm_state70),
        .I1(ap_CS_fsm_state38),
        .I2(ram_reg_bram_0_i_733_1[0]),
        .I3(ram_reg_bram_0_i_1092_n_0),
        .I4(ram_reg_bram_0_i_733_0[0]),
        .I5(ram_reg_bram_0_i_1095_n_0),
        .O(ram_reg_bram_0_i_1097_n_0));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT5 #(
    .INIT(32'hCCCCAAA0)) 
    ram_reg_bram_0_i_1098
       (.I0(ram_reg_bram_0_i_356_0[0]),
        .I1(ram_reg_bram_0_i_356_1[0]),
        .I2(ap_CS_fsm_state63),
        .I3(ap_CS_fsm_state55),
        .I4(ap_CS_fsm_state56),
        .O(ram_reg_bram_0_i_1098_n_0));
  LUT6 #(
    .INIT(64'h00000F77FFFF0F77)) 
    ram_reg_bram_0_i_1099
       (.I0(ap_CS_fsm_state51),
        .I1(ram_reg_bram_0_i_176_0[0]),
        .I2(ram_reg_bram_0_i_176_1[0]),
        .I3(ap_CS_fsm_state52),
        .I4(ap_CS_fsm_state53),
        .I5(\add_ln66_34_reg_2652_reg[23]_i_19_0 [0]),
        .O(ram_reg_bram_0_i_1099_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF5510)) 
    ram_reg_bram_0_i_11
       (.I0(ram_reg_bram_0_i_93_n_0),
        .I1(ram_reg_bram_0_i_94_n_0),
        .I2(ram_reg_bram_0_i_95_n_0),
        .I3(ram_reg_bram_0_i_96_n_0),
        .I4(ram_reg_bram_0_i_97_n_0),
        .I5(ram_reg_bram_0_i_98_n_0),
        .O(ram_reg_bram_0_i_11_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_bram_0_i_110
       (.I0(ram_reg_bram_0_i_331_n_0),
        .I1(ap_CS_fsm_state53),
        .I2(ap_CS_fsm_state56),
        .I3(ap_CS_fsm_state58),
        .I4(ap_CS_fsm_state54),
        .I5(ap_CS_fsm_state52),
        .O(ram_reg_bram_0_i_110_n_0));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    ram_reg_bram_0_i_1100
       (.I0(ap_CS_fsm_state56),
        .I1(ap_CS_fsm_state52),
        .I2(CEA1),
        .I3(ap_CS_fsm_state46),
        .O(ram_reg_bram_0_i_1100_n_0));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT5 #(
    .INIT(32'h000EFF0E)) 
    ram_reg_bram_0_i_1101
       (.I0(ap_CS_fsm_state34),
        .I1(ap_CS_fsm_state73),
        .I2(ram_reg_bram_0_i_903_0[15]),
        .I3(ap_CS_fsm_state36),
        .I4(ad_carry__0[15]),
        .O(ram_reg_bram_0_i_1101_n_0));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_bram_0_i_1102
       (.I0(ap_CS_fsm_state38),
        .I1(ap_CS_fsm_state69),
        .O(ram_reg_bram_0_i_1102_n_0));
  LUT6 #(
    .INIT(64'h000000005533550F)) 
    ram_reg_bram_0_i_1103
       (.I0(ram_reg_bram_0_i_733_0[15]),
        .I1(ram_reg_bram_0_i_733_1[15]),
        .I2(ram_reg_bram_0_i_368_1[15]),
        .I3(ap_CS_fsm_state20),
        .I4(ap_CS_fsm_state19),
        .I5(ap_CS_fsm_state23),
        .O(ram_reg_bram_0_i_1103_n_0));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_bram_0_i_1104
       (.I0(ap_CS_fsm_state33),
        .I1(ap_CS_fsm_state75),
        .O(ram_reg_bram_0_i_1104_n_0));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    ram_reg_bram_0_i_1105
       (.I0(ap_CS_fsm_state73),
        .I1(ap_CS_fsm_state36),
        .I2(ap_CS_fsm_state34),
        .O(ram_reg_bram_0_i_1105_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_bram_0_i_1106
       (.I0(ap_CS_fsm_state39),
        .I1(ap_CS_fsm_state68),
        .I2(ap_CS_fsm_state38),
        .I3(ap_CS_fsm_state69),
        .I4(ap_CS_fsm_state67),
        .I5(ap_CS_fsm_state40),
        .O(ram_reg_bram_0_i_1106_n_0));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_bram_0_i_1107
       (.I0(ap_CS_fsm_state49),
        .I1(ap_CS_fsm_state61),
        .O(ram_reg_bram_0_i_1107_n_0));
  LUT5 #(
    .INIT(32'h000EFF0E)) 
    ram_reg_bram_0_i_1108
       (.I0(ap_CS_fsm_state34),
        .I1(ap_CS_fsm_state73),
        .I2(ram_reg_bram_0_i_903_0[14]),
        .I3(ap_CS_fsm_state36),
        .I4(ad_carry__0[14]),
        .O(ram_reg_bram_0_i_1108_n_0));
  LUT6 #(
    .INIT(64'h000000005533550F)) 
    ram_reg_bram_0_i_1109
       (.I0(ram_reg_bram_0_i_733_0[14]),
        .I1(ram_reg_bram_0_i_733_1[14]),
        .I2(ram_reg_bram_0_i_368_1[14]),
        .I3(ap_CS_fsm_state20),
        .I4(ap_CS_fsm_state19),
        .I5(ap_CS_fsm_state23),
        .O(ram_reg_bram_0_i_1109_n_0));
  LUT6 #(
    .INIT(64'h00000000AAAABBFB)) 
    ram_reg_bram_0_i_111
       (.I0(ram_reg_bram_0_i_332_n_0),
        .I1(ram_reg_bram_0_i_333_n_0),
        .I2(ram_reg_bram_0_i_334_n_0),
        .I3(ram_reg_bram_0_i_335_n_0),
        .I4(ram_reg_bram_0_i_336_n_0),
        .I5(ram_reg_bram_0_i_337_n_0),
        .O(ram_reg_bram_0_i_111_n_0));
  LUT5 #(
    .INIT(32'h000EFF0E)) 
    ram_reg_bram_0_i_1110
       (.I0(ap_CS_fsm_state34),
        .I1(ap_CS_fsm_state73),
        .I2(ram_reg_bram_0_i_903_0[13]),
        .I3(ap_CS_fsm_state36),
        .I4(ad_carry__0[13]),
        .O(ram_reg_bram_0_i_1110_n_0));
  LUT6 #(
    .INIT(64'h000000005533550F)) 
    ram_reg_bram_0_i_1111
       (.I0(ram_reg_bram_0_i_733_0[13]),
        .I1(ram_reg_bram_0_i_733_1[13]),
        .I2(ram_reg_bram_0_i_368_1[13]),
        .I3(ap_CS_fsm_state20),
        .I4(ap_CS_fsm_state19),
        .I5(ap_CS_fsm_state23),
        .O(ram_reg_bram_0_i_1111_n_0));
  LUT5 #(
    .INIT(32'h000EFF0E)) 
    ram_reg_bram_0_i_1112
       (.I0(ap_CS_fsm_state34),
        .I1(ap_CS_fsm_state73),
        .I2(ram_reg_bram_0_i_903_0[12]),
        .I3(ap_CS_fsm_state36),
        .I4(ad_carry__0[12]),
        .O(ram_reg_bram_0_i_1112_n_0));
  LUT6 #(
    .INIT(64'h000000005533550F)) 
    ram_reg_bram_0_i_1113
       (.I0(ram_reg_bram_0_i_733_0[12]),
        .I1(ram_reg_bram_0_i_733_1[12]),
        .I2(ram_reg_bram_0_i_368_1[12]),
        .I3(ap_CS_fsm_state20),
        .I4(ap_CS_fsm_state19),
        .I5(ap_CS_fsm_state23),
        .O(ram_reg_bram_0_i_1113_n_0));
  LUT5 #(
    .INIT(32'h000EFF0E)) 
    ram_reg_bram_0_i_1114
       (.I0(ap_CS_fsm_state34),
        .I1(ap_CS_fsm_state73),
        .I2(ram_reg_bram_0_i_903_0[11]),
        .I3(ap_CS_fsm_state36),
        .I4(ad_carry__0[11]),
        .O(ram_reg_bram_0_i_1114_n_0));
  LUT6 #(
    .INIT(64'h000000005533550F)) 
    ram_reg_bram_0_i_1115
       (.I0(ram_reg_bram_0_i_733_0[11]),
        .I1(ram_reg_bram_0_i_733_1[11]),
        .I2(ram_reg_bram_0_i_368_1[11]),
        .I3(ap_CS_fsm_state20),
        .I4(ap_CS_fsm_state19),
        .I5(ap_CS_fsm_state23),
        .O(ram_reg_bram_0_i_1115_n_0));
  LUT5 #(
    .INIT(32'h000EFF0E)) 
    ram_reg_bram_0_i_1116
       (.I0(ap_CS_fsm_state34),
        .I1(ap_CS_fsm_state73),
        .I2(ram_reg_bram_0_i_903_0[10]),
        .I3(ap_CS_fsm_state36),
        .I4(ad_carry__0[10]),
        .O(ram_reg_bram_0_i_1116_n_0));
  LUT6 #(
    .INIT(64'h000000005533550F)) 
    ram_reg_bram_0_i_1117
       (.I0(ram_reg_bram_0_i_733_0[10]),
        .I1(ram_reg_bram_0_i_733_1[10]),
        .I2(ram_reg_bram_0_i_368_1[10]),
        .I3(ap_CS_fsm_state20),
        .I4(ap_CS_fsm_state19),
        .I5(ap_CS_fsm_state23),
        .O(ram_reg_bram_0_i_1117_n_0));
  LUT5 #(
    .INIT(32'h000EFF0E)) 
    ram_reg_bram_0_i_1118
       (.I0(ap_CS_fsm_state34),
        .I1(ap_CS_fsm_state73),
        .I2(ram_reg_bram_0_i_903_0[9]),
        .I3(ap_CS_fsm_state36),
        .I4(ad_carry__0[9]),
        .O(ram_reg_bram_0_i_1118_n_0));
  LUT6 #(
    .INIT(64'h000000005533550F)) 
    ram_reg_bram_0_i_1119
       (.I0(ram_reg_bram_0_i_733_0[9]),
        .I1(ram_reg_bram_0_i_733_1[9]),
        .I2(ram_reg_bram_0_i_368_1[9]),
        .I3(ap_CS_fsm_state20),
        .I4(ap_CS_fsm_state19),
        .I5(ap_CS_fsm_state23),
        .O(ram_reg_bram_0_i_1119_n_0));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ram_reg_bram_0_i_112
       (.I0(ap_CS_fsm_state46),
        .I1(ap_CS_fsm_state44),
        .I2(ap_CS_fsm_state45),
        .I3(ap_CS_fsm_state49),
        .I4(ap_CS_fsm_state48),
        .O(ram_reg_bram_0_i_112_n_0));
  LUT5 #(
    .INIT(32'h000EFF0E)) 
    ram_reg_bram_0_i_1120
       (.I0(ap_CS_fsm_state34),
        .I1(ap_CS_fsm_state73),
        .I2(ram_reg_bram_0_i_903_0[8]),
        .I3(ap_CS_fsm_state36),
        .I4(ad_carry__0[8]),
        .O(ram_reg_bram_0_i_1120_n_0));
  LUT6 #(
    .INIT(64'h000000005533550F)) 
    ram_reg_bram_0_i_1121
       (.I0(ram_reg_bram_0_i_733_0[8]),
        .I1(ram_reg_bram_0_i_733_1[8]),
        .I2(ram_reg_bram_0_i_368_1[8]),
        .I3(ap_CS_fsm_state20),
        .I4(ap_CS_fsm_state19),
        .I5(ap_CS_fsm_state23),
        .O(ram_reg_bram_0_i_1121_n_0));
  LUT5 #(
    .INIT(32'h000EFF0E)) 
    ram_reg_bram_0_i_1122
       (.I0(ap_CS_fsm_state34),
        .I1(ap_CS_fsm_state73),
        .I2(ram_reg_bram_0_i_903_0[7]),
        .I3(ap_CS_fsm_state36),
        .I4(ad_carry__0[7]),
        .O(ram_reg_bram_0_i_1122_n_0));
  LUT6 #(
    .INIT(64'h000000005533550F)) 
    ram_reg_bram_0_i_1123
       (.I0(ram_reg_bram_0_i_733_0[7]),
        .I1(ram_reg_bram_0_i_733_1[7]),
        .I2(ram_reg_bram_0_i_368_1[7]),
        .I3(ap_CS_fsm_state20),
        .I4(ap_CS_fsm_state19),
        .I5(ap_CS_fsm_state23),
        .O(ram_reg_bram_0_i_1123_n_0));
  LUT5 #(
    .INIT(32'h000EFF0E)) 
    ram_reg_bram_0_i_1124
       (.I0(ap_CS_fsm_state34),
        .I1(ap_CS_fsm_state73),
        .I2(ram_reg_bram_0_i_903_0[6]),
        .I3(ap_CS_fsm_state36),
        .I4(ad_carry__0[6]),
        .O(ram_reg_bram_0_i_1124_n_0));
  LUT6 #(
    .INIT(64'h000000005533550F)) 
    ram_reg_bram_0_i_1125
       (.I0(ram_reg_bram_0_i_733_0[6]),
        .I1(ram_reg_bram_0_i_733_1[6]),
        .I2(ram_reg_bram_0_i_368_1[6]),
        .I3(ap_CS_fsm_state20),
        .I4(ap_CS_fsm_state19),
        .I5(ap_CS_fsm_state23),
        .O(ram_reg_bram_0_i_1125_n_0));
  LUT5 #(
    .INIT(32'h000EFF0E)) 
    ram_reg_bram_0_i_1126
       (.I0(ap_CS_fsm_state34),
        .I1(ap_CS_fsm_state73),
        .I2(ram_reg_bram_0_i_903_0[5]),
        .I3(ap_CS_fsm_state36),
        .I4(ad_carry__0[5]),
        .O(ram_reg_bram_0_i_1126_n_0));
  LUT6 #(
    .INIT(64'h000000005533550F)) 
    ram_reg_bram_0_i_1127
       (.I0(ram_reg_bram_0_i_733_0[5]),
        .I1(ram_reg_bram_0_i_733_1[5]),
        .I2(ram_reg_bram_0_i_368_1[5]),
        .I3(ap_CS_fsm_state20),
        .I4(ap_CS_fsm_state19),
        .I5(ap_CS_fsm_state23),
        .O(ram_reg_bram_0_i_1127_n_0));
  LUT5 #(
    .INIT(32'h000EFF0E)) 
    ram_reg_bram_0_i_1128
       (.I0(ap_CS_fsm_state34),
        .I1(ap_CS_fsm_state73),
        .I2(ram_reg_bram_0_i_903_0[4]),
        .I3(ap_CS_fsm_state36),
        .I4(ad_carry__0[4]),
        .O(ram_reg_bram_0_i_1128_n_0));
  LUT6 #(
    .INIT(64'h000000005533550F)) 
    ram_reg_bram_0_i_1129
       (.I0(ram_reg_bram_0_i_733_0[4]),
        .I1(ram_reg_bram_0_i_733_1[4]),
        .I2(ram_reg_bram_0_i_368_1[4]),
        .I3(ap_CS_fsm_state20),
        .I4(ap_CS_fsm_state19),
        .I5(ap_CS_fsm_state23),
        .O(ram_reg_bram_0_i_1129_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF10FFFF)) 
    ram_reg_bram_0_i_113
       (.I0(ap_CS_fsm_state58),
        .I1(ram_reg_bram_0_i_338_n_0),
        .I2(ram_reg_bram_0_i_339_n_0),
        .I3(ap_CS_fsm_state60),
        .I4(ram_reg_bram_0_i_340_n_0),
        .I5(ram_reg_bram_0_i_66_n_0),
        .O(ram_reg_bram_0_i_113_n_0));
  LUT5 #(
    .INIT(32'h000EFF0E)) 
    ram_reg_bram_0_i_1130
       (.I0(ap_CS_fsm_state34),
        .I1(ap_CS_fsm_state73),
        .I2(ram_reg_bram_0_i_903_0[3]),
        .I3(ap_CS_fsm_state36),
        .I4(ad_carry__0[3]),
        .O(ram_reg_bram_0_i_1130_n_0));
  LUT6 #(
    .INIT(64'h000000005533550F)) 
    ram_reg_bram_0_i_1131
       (.I0(ram_reg_bram_0_i_733_0[3]),
        .I1(ram_reg_bram_0_i_733_1[3]),
        .I2(ram_reg_bram_0_i_368_1[3]),
        .I3(ap_CS_fsm_state20),
        .I4(ap_CS_fsm_state19),
        .I5(ap_CS_fsm_state23),
        .O(ram_reg_bram_0_i_1131_n_0));
  LUT5 #(
    .INIT(32'h000EFF0E)) 
    ram_reg_bram_0_i_1132
       (.I0(ap_CS_fsm_state34),
        .I1(ap_CS_fsm_state73),
        .I2(ram_reg_bram_0_i_903_0[2]),
        .I3(ap_CS_fsm_state36),
        .I4(ad_carry__0[2]),
        .O(ram_reg_bram_0_i_1132_n_0));
  LUT6 #(
    .INIT(64'h000000005533550F)) 
    ram_reg_bram_0_i_1133
       (.I0(ram_reg_bram_0_i_733_0[2]),
        .I1(ram_reg_bram_0_i_733_1[2]),
        .I2(ram_reg_bram_0_i_368_1[2]),
        .I3(ap_CS_fsm_state20),
        .I4(ap_CS_fsm_state19),
        .I5(ap_CS_fsm_state23),
        .O(ram_reg_bram_0_i_1133_n_0));
  LUT5 #(
    .INIT(32'h000EFF0E)) 
    ram_reg_bram_0_i_1134
       (.I0(ap_CS_fsm_state34),
        .I1(ap_CS_fsm_state73),
        .I2(ram_reg_bram_0_i_903_0[1]),
        .I3(ap_CS_fsm_state36),
        .I4(ad_carry__0[1]),
        .O(ram_reg_bram_0_i_1134_n_0));
  LUT6 #(
    .INIT(64'h000000005533550F)) 
    ram_reg_bram_0_i_1135
       (.I0(ram_reg_bram_0_i_733_0[1]),
        .I1(ram_reg_bram_0_i_733_1[1]),
        .I2(ram_reg_bram_0_i_368_1[1]),
        .I3(ap_CS_fsm_state20),
        .I4(ap_CS_fsm_state19),
        .I5(ap_CS_fsm_state23),
        .O(ram_reg_bram_0_i_1135_n_0));
  LUT5 #(
    .INIT(32'h000EFF0E)) 
    ram_reg_bram_0_i_1136
       (.I0(ap_CS_fsm_state34),
        .I1(ap_CS_fsm_state73),
        .I2(ram_reg_bram_0_i_903_0[0]),
        .I3(ap_CS_fsm_state36),
        .I4(ad_carry__0[0]),
        .O(ram_reg_bram_0_i_1136_n_0));
  LUT6 #(
    .INIT(64'hBFB3BFBFBFB3B3B3)) 
    ram_reg_bram_0_i_1137
       (.I0(ram_reg_bram_0_i_733_0[0]),
        .I1(ram_reg_bram_0_i_1140_n_0),
        .I2(ap_CS_fsm_state20),
        .I3(ram_reg_bram_0_i_733_1[0]),
        .I4(ap_CS_fsm_state19),
        .I5(ram_reg_bram_0_i_368_1[0]),
        .O(ram_reg_bram_0_i_1137_n_0));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_bram_0_i_1138
       (.I0(ap_CS_fsm_state72),
        .I1(ap_CS_fsm_state5),
        .I2(ap_CS_fsm_state69),
        .I3(ap_CS_fsm_state6),
        .O(ram_reg_bram_0_i_1138_n_0));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    ram_reg_bram_0_i_1139
       (.I0(ap_CS_fsm_state15),
        .I1(ap_CS_fsm_state78),
        .I2(ap_CS_fsm_state14),
        .O(ram_reg_bram_0_i_1139_n_0));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    ram_reg_bram_0_i_114
       (.I0(ap_CS_fsm_state84),
        .I1(ap_CS_fsm_state82),
        .I2(ap_CS_fsm_state86),
        .O(ram_reg_bram_0_i_114_n_0));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_bram_0_i_1140
       (.I0(ap_CS_fsm_state25),
        .I1(ap_CS_fsm_state23),
        .O(ram_reg_bram_0_i_1140_n_0));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT5 #(
    .INIT(32'hAAAAAABA)) 
    ram_reg_bram_0_i_115
       (.I0(ap_CS_fsm_state82),
        .I1(ap_CS_fsm_state76),
        .I2(ap_CS_fsm_state74),
        .I3(ap_CS_fsm_state80),
        .I4(ap_CS_fsm_state78),
        .O(ram_reg_bram_0_i_115_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0400)) 
    ram_reg_bram_0_i_116
       (.I0(ap_CS_fsm_state56),
        .I1(ram_reg_bram_0_i_245_n_0),
        .I2(ap_CS_fsm_state53),
        .I3(ap_CS_fsm_state52),
        .I4(ram_reg_bram_0_i_341_n_0),
        .I5(ap_CS_fsm_state65),
        .O(ram_reg_bram_0_i_116_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF5510FFFF)) 
    ram_reg_bram_0_i_117
       (.I0(ram_reg_bram_0_i_342_n_0),
        .I1(ram_reg_bram_0_i_343_n_0),
        .I2(ram_reg_bram_0_i_344_n_0),
        .I3(ram_reg_bram_0_i_345_n_0),
        .I4(ram_reg_bram_0_i_309_n_0),
        .I5(ram_reg_bram_0_i_308_n_0),
        .O(ram_reg_bram_0_i_117_n_0));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT5 #(
    .INIT(32'hAAAEFFFF)) 
    ram_reg_bram_0_i_118
       (.I0(ram_reg_bram_0_i_331_n_0),
        .I1(ap_CS_fsm_state46),
        .I2(ap_CS_fsm_state49),
        .I3(ap_CS_fsm_state48),
        .I4(ram_reg_bram_0_i_346_n_0),
        .O(ram_reg_bram_0_i_118_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_bram_0_i_119
       (.I0(ap_CS_fsm_state80),
        .I1(ap_CS_fsm_state78),
        .I2(ap_CS_fsm_state72),
        .I3(ram_reg_bram_0_i_347_n_0),
        .I4(ap_CS_fsm_state76),
        .I5(ap_CS_fsm_state70),
        .O(ram_reg_bram_0_i_119_n_0));
  LUT6 #(
    .INIT(64'h5555555555554044)) 
    ram_reg_bram_0_i_12
       (.I0(ram_reg_bram_0_i_98_n_0),
        .I1(ram_reg_bram_0_i_99_n_0),
        .I2(ram_reg_bram_0_i_100_n_0),
        .I3(ram_reg_bram_0_i_101_n_0),
        .I4(ap_CS_fsm_state82),
        .I5(ram_reg_bram_0_i_102_n_0),
        .O(ram_reg_bram_0_i_12_n_0));
  LUT6 #(
    .INIT(64'hAAAAAABAAAAAAAAA)) 
    ram_reg_bram_0_i_120
       (.I0(ram_reg_bram_0_i_98_n_0),
        .I1(ram_reg_bram_0_i_348_n_0),
        .I2(ram_reg_bram_0_i_349_n_0),
        .I3(ram_reg_bram_0_i_350_n_0),
        .I4(ram_reg_bram_0_i_341_n_0),
        .I5(ram_reg_bram_0_i_351_n_0),
        .O(ram_reg_bram_0_i_120_n_0));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT5 #(
    .INIT(32'hFEFEFEEE)) 
    ram_reg_bram_0_i_121
       (.I0(ap_CS_fsm_state78),
        .I1(ap_CS_fsm_state84),
        .I2(ram_reg_bram_0_i_99_n_0),
        .I3(ap_CS_fsm_state65),
        .I4(ap_CS_fsm_state70),
        .O(ram_reg_bram_0_i_121_n_0));
  LUT6 #(
    .INIT(64'h00000000FF020000)) 
    ram_reg_bram_0_i_122
       (.I0(CEA1),
        .I1(ap_CS_fsm_state38),
        .I2(ap_CS_fsm_state39),
        .I3(ap_CS_fsm_state40),
        .I4(ram_reg_bram_0_i_289_n_0),
        .I5(ram_reg_bram_0_i_352_n_0),
        .O(ram_reg_bram_0_i_122_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFF7FFFF)) 
    ram_reg_bram_0_i_123
       (.I0(ram_reg_bram_0_i_346_n_0),
        .I1(ram_reg_bram_0_i_353_n_0),
        .I2(ram_reg_bram_0_i_256_n_0),
        .I3(ap_CS_fsm_state88),
        .I4(ram_reg_bram_0_i_90_n_0),
        .I5(ap_CS_fsm_state49),
        .O(ram_reg_bram_0_i_123_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF54550000)) 
    ram_reg_bram_0_i_124
       (.I0(ram_reg_bram_0_i_327_n_0),
        .I1(ap_CS_fsm_state24),
        .I2(ap_CS_fsm_state25),
        .I3(ap_CS_fsm_state23),
        .I4(ram_reg_bram_0_i_354_n_0),
        .I5(ram_reg_bram_0_i_355_n_0),
        .O(ram_reg_bram_0_i_124_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFE0FF)) 
    ram_reg_bram_0_i_125
       (.I0(ap_CS_fsm_state51),
        .I1(ap_CS_fsm_state52),
        .I2(ram_reg_bram_0_i_346_n_0),
        .I3(ram_reg_bram_0_i_99_n_0),
        .I4(ap_CS_fsm_state64),
        .I5(ram_reg_bram_0_i_341_n_0),
        .O(ram_reg_bram_0_i_125_n_0));
  LUT6 #(
    .INIT(64'h0200022202220222)) 
    ram_reg_bram_0_i_126
       (.I0(ram_reg_bram_0_i_356_n_0),
        .I1(ap_CS_fsm_state61),
        .I2(\tmp19_reg_2682_reg[17]_0 [15]),
        .I3(ap_CS_fsm_state59),
        .I4(\tmp19_reg_2682_reg[15] [15]),
        .I5(ap_CS_fsm_state58),
        .O(ram_reg_bram_0_i_126_n_0));
  LUT6 #(
    .INIT(64'h000000000FFFEEEE)) 
    ram_reg_bram_0_i_127
       (.I0(ram_reg_bram_0_i_357_n_0),
        .I1(ram_reg_bram_0_i_358_n_0),
        .I2(ram_reg_bram_0_i_359_n_0),
        .I3(ram_reg_bram_0_i_360_n_0),
        .I4(ram_reg_bram_0_i_361_n_0),
        .I5(ram_reg_bram_0_i_362_n_0),
        .O(ram_reg_bram_0_i_127_n_0));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    ram_reg_bram_0_i_128
       (.I0(ram_reg_bram_0_i_363_n_0),
        .I1(ap_CS_fsm_state87),
        .I2(ram_reg_bram_0_i_364_n_0),
        .I3(ram_reg_bram_0_i_261_n_0),
        .I4(ap_CS_fsm_state66),
        .I5(ram_reg_bram_0_i_365_n_0),
        .O(ram_reg_bram_0_i_128_n_0));
  LUT5 #(
    .INIT(32'hB8BB8888)) 
    ram_reg_bram_0_i_129
       (.I0(ram_reg_bram_0_26[15]),
        .I1(ap_CS_fsm_state87),
        .I2(ram_reg_bram_0_i_366_n_0),
        .I3(ram_reg_bram_0_i_367_n_0),
        .I4(ram_reg_bram_0_i_368_n_0),
        .O(ram_reg_bram_0_i_129_n_0));
  LUT6 #(
    .INIT(64'h0000000075757775)) 
    ram_reg_bram_0_i_13
       (.I0(ram_reg_bram_0_i_103_n_0),
        .I1(ram_reg_bram_0_i_104_n_0),
        .I2(ram_reg_bram_0_i_105_n_0),
        .I3(ram_reg_bram_0_i_106_n_0),
        .I4(ram_reg_bram_0_i_107_n_0),
        .I5(ram_reg_bram_0_i_108_n_0),
        .O(ram_reg_bram_0_i_13_n_0));
  LUT6 #(
    .INIT(64'h000000000FFFEEEE)) 
    ram_reg_bram_0_i_130
       (.I0(ram_reg_bram_0_i_369_n_0),
        .I1(ram_reg_bram_0_i_370_n_0),
        .I2(ram_reg_bram_0_i_371_n_0),
        .I3(ram_reg_bram_0_i_372_n_0),
        .I4(ram_reg_bram_0_i_361_n_0),
        .I5(ram_reg_bram_0_i_362_n_0),
        .O(ram_reg_bram_0_i_130_n_0));
  LUT6 #(
    .INIT(64'h0200022202220222)) 
    ram_reg_bram_0_i_131
       (.I0(ram_reg_bram_0_i_373_n_0),
        .I1(ap_CS_fsm_state61),
        .I2(\tmp19_reg_2682_reg[17]_0 [14]),
        .I3(ap_CS_fsm_state59),
        .I4(\tmp19_reg_2682_reg[15] [14]),
        .I5(ap_CS_fsm_state58),
        .O(ram_reg_bram_0_i_131_n_0));
  LUT6 #(
    .INIT(64'h88888888BBB8BBBB)) 
    ram_reg_bram_0_i_132
       (.I0(ram_reg_bram_0_26[14]),
        .I1(ap_CS_fsm_state87),
        .I2(ram_reg_bram_0_i_363_n_0),
        .I3(ram_reg_bram_0_i_374_n_0),
        .I4(ram_reg_bram_0_i_375_n_0),
        .I5(ram_reg_bram_0_i_376_n_0),
        .O(ram_reg_bram_0_i_132_n_0));
  LUT5 #(
    .INIT(32'hBABBAAAA)) 
    ram_reg_bram_0_i_133
       (.I0(ram_reg_bram_0_i_362_n_0),
        .I1(ram_reg_bram_0_i_377_n_0),
        .I2(ram_reg_bram_0_i_378_n_0),
        .I3(ram_reg_bram_0_i_361_n_0),
        .I4(ram_reg_bram_0_i_379_n_0),
        .O(ram_reg_bram_0_i_133_n_0));
  LUT5 #(
    .INIT(32'hF7D5D5D5)) 
    ram_reg_bram_0_i_134
       (.I0(ram_reg_bram_0_i_380_n_0),
        .I1(ap_CS_fsm_state59),
        .I2(\tmp19_reg_2682_reg[17]_0 [13]),
        .I3(\tmp19_reg_2682_reg[15] [13]),
        .I4(ap_CS_fsm_state58),
        .O(ram_reg_bram_0_i_134_n_0));
  LUT6 #(
    .INIT(64'hB8B8B888B8B8B8B8)) 
    ram_reg_bram_0_i_135
       (.I0(ram_reg_bram_0_26[13]),
        .I1(ap_CS_fsm_state87),
        .I2(ram_reg_bram_0_i_381_n_0),
        .I3(ram_reg_bram_0_i_363_n_0),
        .I4(ram_reg_bram_0_i_382_n_0),
        .I5(ram_reg_bram_0_i_383_n_0),
        .O(ram_reg_bram_0_i_135_n_0));
  LUT6 #(
    .INIT(64'h000000000FFFEEEE)) 
    ram_reg_bram_0_i_136
       (.I0(ram_reg_bram_0_i_384_n_0),
        .I1(ram_reg_bram_0_i_385_n_0),
        .I2(ram_reg_bram_0_i_386_n_0),
        .I3(ram_reg_bram_0_i_387_n_0),
        .I4(ram_reg_bram_0_i_361_n_0),
        .I5(ram_reg_bram_0_i_362_n_0),
        .O(ram_reg_bram_0_i_136_n_0));
  LUT6 #(
    .INIT(64'h0200022202220222)) 
    ram_reg_bram_0_i_137
       (.I0(ram_reg_bram_0_i_388_n_0),
        .I1(ap_CS_fsm_state61),
        .I2(\tmp19_reg_2682_reg[17]_0 [12]),
        .I3(ap_CS_fsm_state59),
        .I4(\tmp19_reg_2682_reg[15] [12]),
        .I5(ap_CS_fsm_state58),
        .O(ram_reg_bram_0_i_137_n_0));
  LUT6 #(
    .INIT(64'h88888888BBB8BBBB)) 
    ram_reg_bram_0_i_138
       (.I0(ram_reg_bram_0_26[12]),
        .I1(ap_CS_fsm_state87),
        .I2(ram_reg_bram_0_i_363_n_0),
        .I3(ram_reg_bram_0_i_389_n_0),
        .I4(ram_reg_bram_0_i_390_n_0),
        .I5(ram_reg_bram_0_i_391_n_0),
        .O(ram_reg_bram_0_i_138_n_0));
  LUT6 #(
    .INIT(64'h0200022202220222)) 
    ram_reg_bram_0_i_139
       (.I0(ram_reg_bram_0_i_392_n_0),
        .I1(ap_CS_fsm_state61),
        .I2(\tmp19_reg_2682_reg[17]_0 [11]),
        .I3(ap_CS_fsm_state59),
        .I4(\tmp19_reg_2682_reg[15] [11]),
        .I5(ap_CS_fsm_state58),
        .O(ram_reg_bram_0_i_139_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF55551110)) 
    ram_reg_bram_0_i_14
       (.I0(ram_reg_bram_0_i_109_n_0),
        .I1(ram_reg_bram_0_i_110_n_0),
        .I2(ram_reg_bram_0_i_111_n_0),
        .I3(ram_reg_bram_0_i_112_n_0),
        .I4(ram_reg_bram_0_i_113_n_0),
        .I5(ram_reg_bram_0_i_114_n_0),
        .O(ram_reg_bram_0_i_14_n_0));
  LUT6 #(
    .INIT(64'h000000000FFFEEEE)) 
    ram_reg_bram_0_i_140
       (.I0(ram_reg_bram_0_i_393_n_0),
        .I1(ram_reg_bram_0_i_394_n_0),
        .I2(ram_reg_bram_0_i_395_n_0),
        .I3(ram_reg_bram_0_i_396_n_0),
        .I4(ram_reg_bram_0_i_361_n_0),
        .I5(ram_reg_bram_0_i_362_n_0),
        .O(ram_reg_bram_0_i_140_n_0));
  LUT5 #(
    .INIT(32'hB888B8B8)) 
    ram_reg_bram_0_i_141
       (.I0(ram_reg_bram_0_26[11]),
        .I1(ap_CS_fsm_state87),
        .I2(ram_reg_bram_0_i_397_n_0),
        .I3(ram_reg_bram_0_i_398_n_0),
        .I4(ram_reg_bram_0_i_399_n_0),
        .O(ram_reg_bram_0_i_141_n_0));
  LUT6 #(
    .INIT(64'h0200022202220222)) 
    ram_reg_bram_0_i_142
       (.I0(ram_reg_bram_0_i_400_n_0),
        .I1(ap_CS_fsm_state61),
        .I2(\tmp19_reg_2682_reg[17]_0 [10]),
        .I3(ap_CS_fsm_state59),
        .I4(\tmp19_reg_2682_reg[15] [10]),
        .I5(ap_CS_fsm_state58),
        .O(ram_reg_bram_0_i_142_n_0));
  LUT6 #(
    .INIT(64'h000000000FFFEEEE)) 
    ram_reg_bram_0_i_143
       (.I0(ram_reg_bram_0_i_401_n_0),
        .I1(ram_reg_bram_0_i_402_n_0),
        .I2(ram_reg_bram_0_i_403_n_0),
        .I3(ram_reg_bram_0_i_404_n_0),
        .I4(ram_reg_bram_0_i_361_n_0),
        .I5(ram_reg_bram_0_i_362_n_0),
        .O(ram_reg_bram_0_i_143_n_0));
  LUT5 #(
    .INIT(32'hFF00B0B0)) 
    ram_reg_bram_0_i_144
       (.I0(ram_reg_bram_0_i_405_n_0),
        .I1(ram_reg_bram_0_i_406_n_0),
        .I2(ram_reg_bram_0_i_407_n_0),
        .I3(ram_reg_bram_0_26[10]),
        .I4(ap_CS_fsm_state87),
        .O(ram_reg_bram_0_i_144_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFF0004444)) 
    ram_reg_bram_0_i_145
       (.I0(ram_reg_bram_0_i_408_n_0),
        .I1(ram_reg_bram_0_i_409_n_0),
        .I2(ram_reg_bram_0_i_410_n_0),
        .I3(ram_reg_bram_0_i_411_n_0),
        .I4(ram_reg_bram_0_i_361_n_0),
        .I5(ram_reg_bram_0_i_362_n_0),
        .O(ram_reg_bram_0_i_145_n_0));
  LUT6 #(
    .INIT(64'h0200022202220222)) 
    ram_reg_bram_0_i_146
       (.I0(ram_reg_bram_0_i_412_n_0),
        .I1(ap_CS_fsm_state61),
        .I2(\tmp19_reg_2682_reg[17]_0 [9]),
        .I3(ap_CS_fsm_state59),
        .I4(\tmp19_reg_2682_reg[15] [9]),
        .I5(ap_CS_fsm_state58),
        .O(ram_reg_bram_0_i_146_n_0));
  LUT5 #(
    .INIT(32'hFF00B0B0)) 
    ram_reg_bram_0_i_147
       (.I0(ram_reg_bram_0_i_413_n_0),
        .I1(ram_reg_bram_0_i_414_n_0),
        .I2(ram_reg_bram_0_i_415_n_0),
        .I3(ram_reg_bram_0_26[9]),
        .I4(ap_CS_fsm_state87),
        .O(ram_reg_bram_0_i_147_n_0));
  LUT6 #(
    .INIT(64'h000000000FFFEEEE)) 
    ram_reg_bram_0_i_148
       (.I0(ram_reg_bram_0_i_416_n_0),
        .I1(ram_reg_bram_0_i_417_n_0),
        .I2(ram_reg_bram_0_i_418_n_0),
        .I3(ram_reg_bram_0_i_419_n_0),
        .I4(ram_reg_bram_0_i_361_n_0),
        .I5(ram_reg_bram_0_i_362_n_0),
        .O(ram_reg_bram_0_i_148_n_0));
  LUT5 #(
    .INIT(32'hF7D5D5D5)) 
    ram_reg_bram_0_i_149
       (.I0(ram_reg_bram_0_i_420_n_0),
        .I1(ap_CS_fsm_state59),
        .I2(\tmp19_reg_2682_reg[17]_0 [8]),
        .I3(\tmp19_reg_2682_reg[15] [8]),
        .I4(ap_CS_fsm_state58),
        .O(ram_reg_bram_0_i_149_n_0));
  LUT6 #(
    .INIT(64'h00000000AAAAEEFE)) 
    ram_reg_bram_0_i_15
       (.I0(ram_reg_bram_0_i_115_n_0),
        .I1(ram_reg_bram_0_i_116_n_0),
        .I2(ram_reg_bram_0_i_117_n_0),
        .I3(ram_reg_bram_0_i_118_n_0),
        .I4(ram_reg_bram_0_i_119_n_0),
        .I5(ram_reg_bram_0_i_120_n_0),
        .O(ram_reg_bram_0_i_15_n_0));
  LUT5 #(
    .INIT(32'h8B888B8B)) 
    ram_reg_bram_0_i_150
       (.I0(ram_reg_bram_0_26[8]),
        .I1(ap_CS_fsm_state87),
        .I2(ram_reg_bram_0_i_421_n_0),
        .I3(ram_reg_bram_0_i_422_n_0),
        .I4(ram_reg_bram_0_i_423_n_0),
        .O(ram_reg_bram_0_i_150_n_0));
  LUT6 #(
    .INIT(64'h0200022202220222)) 
    ram_reg_bram_0_i_151
       (.I0(ram_reg_bram_0_i_424_n_0),
        .I1(ap_CS_fsm_state61),
        .I2(\tmp19_reg_2682_reg[17]_0 [7]),
        .I3(ap_CS_fsm_state59),
        .I4(\tmp19_reg_2682_reg[15] [7]),
        .I5(ap_CS_fsm_state58),
        .O(ram_reg_bram_0_i_151_n_0));
  LUT6 #(
    .INIT(64'h000000000FFFEEEE)) 
    ram_reg_bram_0_i_152
       (.I0(ram_reg_bram_0_i_425_n_0),
        .I1(ram_reg_bram_0_i_426_n_0),
        .I2(ram_reg_bram_0_i_427_n_0),
        .I3(ram_reg_bram_0_i_428_n_0),
        .I4(ram_reg_bram_0_i_361_n_0),
        .I5(ram_reg_bram_0_i_362_n_0),
        .O(ram_reg_bram_0_i_152_n_0));
  LUT5 #(
    .INIT(32'hFF00B0B0)) 
    ram_reg_bram_0_i_153
       (.I0(ram_reg_bram_0_i_429_n_0),
        .I1(ram_reg_bram_0_i_430_n_0),
        .I2(ram_reg_bram_0_i_431_n_0),
        .I3(ram_reg_bram_0_26[7]),
        .I4(ap_CS_fsm_state87),
        .O(ram_reg_bram_0_i_153_n_0));
  LUT6 #(
    .INIT(64'h00000000AAAAAAFB)) 
    ram_reg_bram_0_i_154
       (.I0(ram_reg_bram_0_i_432_n_0),
        .I1(ram_reg_bram_0_i_433_n_0),
        .I2(ram_reg_bram_0_i_434_n_0),
        .I3(ram_reg_bram_0_i_435_n_0),
        .I4(ram_reg_bram_0_i_436_n_0),
        .I5(ram_reg_bram_0_i_437_n_0),
        .O(ram_reg_bram_0_i_154_n_0));
  LUT6 #(
    .INIT(64'h000000F2F2F200F2)) 
    ram_reg_bram_0_i_155
       (.I0(ram_reg_bram_0_i_438_n_0),
        .I1(ram_reg_bram_0_i_439_n_0),
        .I2(ram_reg_bram_0_i_362_n_0),
        .I3(ram_reg_bram_0_i_440_n_0),
        .I4(ap_CS_fsm_state61),
        .I5(ram_reg_bram_0_25[6]),
        .O(ram_reg_bram_0_i_155_n_0));
  LUT6 #(
    .INIT(64'h0200022202220222)) 
    ram_reg_bram_0_i_156
       (.I0(ram_reg_bram_0_i_441_n_0),
        .I1(ap_CS_fsm_state61),
        .I2(\tmp19_reg_2682_reg[17]_0 [5]),
        .I3(ap_CS_fsm_state59),
        .I4(\tmp19_reg_2682_reg[15] [5]),
        .I5(ap_CS_fsm_state58),
        .O(ram_reg_bram_0_i_156_n_0));
  LUT6 #(
    .INIT(64'h000000000FFFEEEE)) 
    ram_reg_bram_0_i_157
       (.I0(ram_reg_bram_0_i_442_n_0),
        .I1(ram_reg_bram_0_i_443_n_0),
        .I2(ram_reg_bram_0_i_444_n_0),
        .I3(ram_reg_bram_0_i_445_n_0),
        .I4(ram_reg_bram_0_i_361_n_0),
        .I5(ram_reg_bram_0_i_362_n_0),
        .O(ram_reg_bram_0_i_157_n_0));
  LUT5 #(
    .INIT(32'h8B888B8B)) 
    ram_reg_bram_0_i_158
       (.I0(ram_reg_bram_0_26[5]),
        .I1(ap_CS_fsm_state87),
        .I2(ram_reg_bram_0_i_446_n_0),
        .I3(ram_reg_bram_0_i_447_n_0),
        .I4(ram_reg_bram_0_i_448_n_0),
        .O(ram_reg_bram_0_i_158_n_0));
  LUT6 #(
    .INIT(64'hB8B8B888B8B8B8B8)) 
    ram_reg_bram_0_i_159
       (.I0(ram_reg_bram_0_26[4]),
        .I1(ap_CS_fsm_state87),
        .I2(ram_reg_bram_0_i_449_n_0),
        .I3(ram_reg_bram_0_i_363_n_0),
        .I4(ram_reg_bram_0_i_450_n_0),
        .I5(ram_reg_bram_0_i_451_n_0),
        .O(ram_reg_bram_0_i_159_n_0));
  LUT6 #(
    .INIT(64'h88888888AAA8AAAA)) 
    ram_reg_bram_0_i_16
       (.I0(ram_reg_bram_0_i_103_n_0),
        .I1(ram_reg_bram_0_i_121_n_0),
        .I2(ram_reg_bram_0_i_122_n_0),
        .I3(ram_reg_bram_0_i_123_n_0),
        .I4(ram_reg_bram_0_i_124_n_0),
        .I5(ram_reg_bram_0_i_125_n_0),
        .O(ram_reg_bram_0_i_16_n_0));
  LUT6 #(
    .INIT(64'hABBBBBBBAAAAAAAA)) 
    ram_reg_bram_0_i_160
       (.I0(ram_reg_bram_0_i_362_n_0),
        .I1(ram_reg_bram_0_i_452_n_0),
        .I2(ram_reg_bram_0_i_361_n_0),
        .I3(ram_reg_bram_0_i_453_n_0),
        .I4(ram_reg_bram_0_i_454_n_0),
        .I5(ram_reg_bram_0_i_455_n_0),
        .O(ram_reg_bram_0_i_160_n_0));
  LUT5 #(
    .INIT(32'hF7D5D5D5)) 
    ram_reg_bram_0_i_161
       (.I0(ram_reg_bram_0_i_456_n_0),
        .I1(ap_CS_fsm_state59),
        .I2(\tmp19_reg_2682_reg[17]_0 [4]),
        .I3(\tmp19_reg_2682_reg[15] [4]),
        .I4(ap_CS_fsm_state58),
        .O(ram_reg_bram_0_i_161_n_0));
  LUT6 #(
    .INIT(64'h0200022202220222)) 
    ram_reg_bram_0_i_162
       (.I0(ram_reg_bram_0_i_457_n_0),
        .I1(ap_CS_fsm_state61),
        .I2(\tmp19_reg_2682_reg[17]_0 [3]),
        .I3(ap_CS_fsm_state59),
        .I4(\tmp19_reg_2682_reg[15] [3]),
        .I5(ap_CS_fsm_state58),
        .O(ram_reg_bram_0_i_162_n_0));
  LUT6 #(
    .INIT(64'h000000000FFFEEEE)) 
    ram_reg_bram_0_i_163
       (.I0(ram_reg_bram_0_i_458_n_0),
        .I1(ram_reg_bram_0_i_459_n_0),
        .I2(ram_reg_bram_0_i_460_n_0),
        .I3(ram_reg_bram_0_i_461_n_0),
        .I4(ram_reg_bram_0_i_361_n_0),
        .I5(ram_reg_bram_0_i_362_n_0),
        .O(ram_reg_bram_0_i_163_n_0));
  LUT5 #(
    .INIT(32'hB888B8B8)) 
    ram_reg_bram_0_i_164
       (.I0(ram_reg_bram_0_26[3]),
        .I1(ap_CS_fsm_state87),
        .I2(ram_reg_bram_0_i_462_n_0),
        .I3(ram_reg_bram_0_i_463_n_0),
        .I4(ram_reg_bram_0_i_464_n_0),
        .O(ram_reg_bram_0_i_164_n_0));
  LUT6 #(
    .INIT(64'hB8B8B888B8B8B8B8)) 
    ram_reg_bram_0_i_165
       (.I0(ram_reg_bram_0_26[2]),
        .I1(ap_CS_fsm_state87),
        .I2(ram_reg_bram_0_i_465_n_0),
        .I3(ram_reg_bram_0_i_363_n_0),
        .I4(ram_reg_bram_0_i_466_n_0),
        .I5(ram_reg_bram_0_i_467_n_0),
        .O(ram_reg_bram_0_i_165_n_0));
  LUT6 #(
    .INIT(64'hAAAAABFBAAAAAAAA)) 
    ram_reg_bram_0_i_166
       (.I0(ram_reg_bram_0_i_362_n_0),
        .I1(ram_reg_bram_0_i_468_n_0),
        .I2(ap_CS_fsm_state50),
        .I3(ram_reg_bram_0_i_127_1[2]),
        .I4(ram_reg_bram_0_i_469_n_0),
        .I5(ram_reg_bram_0_i_470_n_0),
        .O(ram_reg_bram_0_i_166_n_0));
  LUT5 #(
    .INIT(32'hF7D5D5D5)) 
    ram_reg_bram_0_i_167
       (.I0(ram_reg_bram_0_i_471_n_0),
        .I1(ap_CS_fsm_state59),
        .I2(\tmp19_reg_2682_reg[17]_0 [2]),
        .I3(\tmp19_reg_2682_reg[15] [2]),
        .I4(ap_CS_fsm_state58),
        .O(ram_reg_bram_0_i_167_n_0));
  LUT6 #(
    .INIT(64'hB8B8B888B8B8B8B8)) 
    ram_reg_bram_0_i_168
       (.I0(ram_reg_bram_0_26[1]),
        .I1(ap_CS_fsm_state87),
        .I2(ram_reg_bram_0_i_472_n_0),
        .I3(ram_reg_bram_0_i_363_n_0),
        .I4(ram_reg_bram_0_i_473_n_0),
        .I5(ram_reg_bram_0_i_474_n_0),
        .O(ram_reg_bram_0_i_168_n_0));
  LUT6 #(
    .INIT(64'hBABBBABABBBBBBBB)) 
    ram_reg_bram_0_i_169
       (.I0(ram_reg_bram_0_i_362_n_0),
        .I1(ram_reg_bram_0_i_475_n_0),
        .I2(ram_reg_bram_0_i_476_n_0),
        .I3(ram_reg_bram_0_i_127_0[1]),
        .I4(ap_CS_fsm_state46),
        .I5(ram_reg_bram_0_i_477_n_0),
        .O(ram_reg_bram_0_i_169_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF510000)) 
    ram_reg_bram_0_i_17
       (.I0(ram_reg_bram_0_i_126_n_0),
        .I1(ap_CS_fsm_state61),
        .I2(ram_reg_bram_0_25[15]),
        .I3(ram_reg_bram_0_i_127_n_0),
        .I4(ram_reg_bram_0_i_128_n_0),
        .I5(ram_reg_bram_0_i_129_n_0),
        .O(ram_reg_bram_0_i_17_n_0));
  LUT5 #(
    .INIT(32'hF7D5D5D5)) 
    ram_reg_bram_0_i_170
       (.I0(ram_reg_bram_0_i_478_n_0),
        .I1(ap_CS_fsm_state59),
        .I2(\tmp19_reg_2682_reg[17]_0 [1]),
        .I3(\tmp19_reg_2682_reg[15] [1]),
        .I4(ap_CS_fsm_state58),
        .O(ram_reg_bram_0_i_170_n_0));
  LUT6 #(
    .INIT(64'h00000000AAAAAAFB)) 
    ram_reg_bram_0_i_171
       (.I0(ram_reg_bram_0_i_479_n_0),
        .I1(ram_reg_bram_0_i_433_n_0),
        .I2(ram_reg_bram_0_i_480_n_0),
        .I3(ram_reg_bram_0_i_481_n_0),
        .I4(ram_reg_bram_0_i_436_n_0),
        .I5(ram_reg_bram_0_i_482_n_0),
        .O(ram_reg_bram_0_i_171_n_0));
  LUT6 #(
    .INIT(64'h000000F2F2F200F2)) 
    ram_reg_bram_0_i_172
       (.I0(ram_reg_bram_0_i_483_n_0),
        .I1(ram_reg_bram_0_i_484_n_0),
        .I2(ram_reg_bram_0_i_362_n_0),
        .I3(ram_reg_bram_0_i_485_n_0),
        .I4(ap_CS_fsm_state61),
        .I5(ram_reg_bram_0_25[0]),
        .O(ram_reg_bram_0_i_172_n_0));
  LUT6 #(
    .INIT(64'h0200022202220222)) 
    ram_reg_bram_0_i_173
       (.I0(ram_reg_bram_0_i_486_n_0),
        .I1(ap_CS_fsm_state60),
        .I2(A[15]),
        .I3(ap_CS_fsm_state59),
        .I4(ram_reg_bram_0_29[15]),
        .I5(ap_CS_fsm_state58),
        .O(ram_reg_bram_0_i_173_n_0));
  LUT6 #(
    .INIT(64'h000000000000F0EE)) 
    ram_reg_bram_0_i_174
       (.I0(ram_reg_bram_0_i_487_n_0),
        .I1(ram_reg_bram_0_i_488_n_0),
        .I2(ram_reg_bram_0_28[15]),
        .I3(ap_CS_fsm_state45),
        .I4(ram_reg_bram_0_i_489_n_0),
        .I5(ram_reg_bram_0_i_490_n_0),
        .O(ram_reg_bram_0_i_174_n_0));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    ram_reg_bram_0_i_175
       (.I0(ram_reg_bram_0_i_491_n_0),
        .I1(ram_reg_bram_0_i_492_n_0),
        .I2(ap_CS_fsm_state65),
        .I3(ap_CS_fsm_state64),
        .I4(ap_CS_fsm_state63),
        .I5(ram_reg_bram_0_i_99_n_0),
        .O(ram_reg_bram_0_i_175_n_0));
  LUT6 #(
    .INIT(64'hEEEEEEEEEEEEFFEF)) 
    ram_reg_bram_0_i_176
       (.I0(ram_reg_bram_0_i_493_n_0),
        .I1(ram_reg_bram_0_i_494_n_0),
        .I2(ram_reg_bram_0_i_495_n_0),
        .I3(ram_reg_bram_0_i_496_n_0),
        .I4(ram_reg_bram_0_i_497_n_0),
        .I5(ram_reg_bram_0_i_498_n_0),
        .O(ram_reg_bram_0_i_176_n_0));
  LUT6 #(
    .INIT(64'h00000FEEFFFF0FEE)) 
    ram_reg_bram_0_i_177
       (.I0(ram_reg_bram_0_i_499_n_0),
        .I1(ram_reg_bram_0_i_500_n_0),
        .I2(ram_reg_bram_0_29[14]),
        .I3(ap_CS_fsm_state58),
        .I4(ap_CS_fsm_state59),
        .I5(A[14]),
        .O(ram_reg_bram_0_i_177_n_0));
  LUT6 #(
    .INIT(64'h000000000F000E0E)) 
    ram_reg_bram_0_i_178
       (.I0(ram_reg_bram_0_i_501_n_0),
        .I1(ram_reg_bram_0_i_502_n_0),
        .I2(ram_reg_bram_0_i_489_n_0),
        .I3(ram_reg_bram_0_28[14]),
        .I4(ap_CS_fsm_state45),
        .I5(ram_reg_bram_0_i_503_n_0),
        .O(ram_reg_bram_0_i_178_n_0));
  LUT6 #(
    .INIT(64'hFF10FF10FFFFFF10)) 
    ram_reg_bram_0_i_179
       (.I0(ram_reg_bram_0_i_504_n_0),
        .I1(ram_reg_bram_0_i_505_n_0),
        .I2(ram_reg_bram_0_i_506_n_0),
        .I3(ram_reg_bram_0_i_507_n_0),
        .I4(ram_reg_bram_0_i_508_n_0),
        .I5(ram_reg_bram_0_i_498_n_0),
        .O(ram_reg_bram_0_i_179_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFBABB0000)) 
    ram_reg_bram_0_i_18
       (.I0(ram_reg_bram_0_i_130_n_0),
        .I1(ram_reg_bram_0_i_131_n_0),
        .I2(ram_reg_bram_0_25[14]),
        .I3(ap_CS_fsm_state61),
        .I4(ram_reg_bram_0_i_128_n_0),
        .I5(ram_reg_bram_0_i_132_n_0),
        .O(ram_reg_bram_0_i_18_n_0));
  LUT6 #(
    .INIT(64'h0200022202220222)) 
    ram_reg_bram_0_i_180
       (.I0(ram_reg_bram_0_i_509_n_0),
        .I1(ap_CS_fsm_state60),
        .I2(A[13]),
        .I3(ap_CS_fsm_state59),
        .I4(ram_reg_bram_0_29[13]),
        .I5(ap_CS_fsm_state58),
        .O(ram_reg_bram_0_i_180_n_0));
  LUT6 #(
    .INIT(64'h000000000F000E0E)) 
    ram_reg_bram_0_i_181
       (.I0(ram_reg_bram_0_i_510_n_0),
        .I1(ram_reg_bram_0_i_511_n_0),
        .I2(ram_reg_bram_0_i_489_n_0),
        .I3(ram_reg_bram_0_28[13]),
        .I4(ap_CS_fsm_state45),
        .I5(ram_reg_bram_0_i_512_n_0),
        .O(ram_reg_bram_0_i_181_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF1011)) 
    ram_reg_bram_0_i_182
       (.I0(ram_reg_bram_0_i_505_n_0),
        .I1(ram_reg_bram_0_i_513_n_0),
        .I2(ram_reg_bram_0_i_514_n_0),
        .I3(ram_reg_bram_0_i_99_n_0),
        .I4(ram_reg_bram_0_i_515_n_0),
        .I5(ram_reg_bram_0_i_516_n_0),
        .O(ram_reg_bram_0_i_182_n_0));
  LUT6 #(
    .INIT(64'h00000FEEFFFF0FEE)) 
    ram_reg_bram_0_i_183
       (.I0(ram_reg_bram_0_i_517_n_0),
        .I1(ram_reg_bram_0_i_518_n_0),
        .I2(ram_reg_bram_0_29[12]),
        .I3(ap_CS_fsm_state58),
        .I4(ap_CS_fsm_state59),
        .I5(A[12]),
        .O(ram_reg_bram_0_i_183_n_0));
  LUT6 #(
    .INIT(64'h000000000F000E0E)) 
    ram_reg_bram_0_i_184
       (.I0(ram_reg_bram_0_i_519_n_0),
        .I1(ram_reg_bram_0_i_520_n_0),
        .I2(ram_reg_bram_0_i_489_n_0),
        .I3(ram_reg_bram_0_28[12]),
        .I4(ap_CS_fsm_state45),
        .I5(ram_reg_bram_0_i_521_n_0),
        .O(ram_reg_bram_0_i_184_n_0));
  LUT5 #(
    .INIT(32'h10FF1010)) 
    ram_reg_bram_0_i_185
       (.I0(ram_reg_bram_0_i_505_n_0),
        .I1(ram_reg_bram_0_i_522_n_0),
        .I2(ram_reg_bram_0_i_523_n_0),
        .I3(ram_reg_bram_0_i_524_n_0),
        .I4(ram_reg_bram_0_i_525_n_0),
        .O(ram_reg_bram_0_i_185_n_0));
  LUT6 #(
    .INIT(64'h00000000202A2A2A)) 
    ram_reg_bram_0_i_186
       (.I0(ram_reg_bram_0_i_526_n_0),
        .I1(A[11]),
        .I2(ap_CS_fsm_state59),
        .I3(ap_CS_fsm_state58),
        .I4(ram_reg_bram_0_29[11]),
        .I5(ap_CS_fsm_state60),
        .O(ram_reg_bram_0_i_186_n_0));
  LUT6 #(
    .INIT(64'h000000000F000E0E)) 
    ram_reg_bram_0_i_187
       (.I0(ram_reg_bram_0_i_527_n_0),
        .I1(ram_reg_bram_0_i_528_n_0),
        .I2(ram_reg_bram_0_i_489_n_0),
        .I3(ram_reg_bram_0_28[11]),
        .I4(ap_CS_fsm_state45),
        .I5(ram_reg_bram_0_i_529_n_0),
        .O(ram_reg_bram_0_i_187_n_0));
  LUT5 #(
    .INIT(32'h10FF1010)) 
    ram_reg_bram_0_i_188
       (.I0(ram_reg_bram_0_i_505_n_0),
        .I1(ram_reg_bram_0_i_530_n_0),
        .I2(ram_reg_bram_0_i_531_n_0),
        .I3(ram_reg_bram_0_i_532_n_0),
        .I4(ram_reg_bram_0_i_533_n_0),
        .O(ram_reg_bram_0_i_188_n_0));
  LUT6 #(
    .INIT(64'h00000000202A2A2A)) 
    ram_reg_bram_0_i_189
       (.I0(ram_reg_bram_0_i_534_n_0),
        .I1(A[10]),
        .I2(ap_CS_fsm_state59),
        .I3(ap_CS_fsm_state58),
        .I4(ram_reg_bram_0_29[10]),
        .I5(ap_CS_fsm_state60),
        .O(ram_reg_bram_0_i_189_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD5D0000)) 
    ram_reg_bram_0_i_19
       (.I0(ram_reg_bram_0_i_133_n_0),
        .I1(ram_reg_bram_0_i_134_n_0),
        .I2(ap_CS_fsm_state61),
        .I3(ram_reg_bram_0_25[13]),
        .I4(ram_reg_bram_0_i_128_n_0),
        .I5(ram_reg_bram_0_i_135_n_0),
        .O(ram_reg_bram_0_i_19_n_0));
  LUT6 #(
    .INIT(64'h000000000F000E0E)) 
    ram_reg_bram_0_i_190
       (.I0(ram_reg_bram_0_i_535_n_0),
        .I1(ram_reg_bram_0_i_536_n_0),
        .I2(ram_reg_bram_0_i_489_n_0),
        .I3(ram_reg_bram_0_28[10]),
        .I4(ap_CS_fsm_state45),
        .I5(ram_reg_bram_0_i_537_n_0),
        .O(ram_reg_bram_0_i_190_n_0));
  LUT5 #(
    .INIT(32'h10FF1010)) 
    ram_reg_bram_0_i_191
       (.I0(ram_reg_bram_0_i_505_n_0),
        .I1(ram_reg_bram_0_i_538_n_0),
        .I2(ram_reg_bram_0_i_539_n_0),
        .I3(ram_reg_bram_0_i_540_n_0),
        .I4(ram_reg_bram_0_i_541_n_0),
        .O(ram_reg_bram_0_i_191_n_0));
  LUT6 #(
    .INIT(64'h00000FEEFFFF0FEE)) 
    ram_reg_bram_0_i_192
       (.I0(ram_reg_bram_0_i_542_n_0),
        .I1(ram_reg_bram_0_i_543_n_0),
        .I2(ram_reg_bram_0_29[9]),
        .I3(ap_CS_fsm_state58),
        .I4(ap_CS_fsm_state59),
        .I5(A[9]),
        .O(ram_reg_bram_0_i_192_n_0));
  LUT6 #(
    .INIT(64'h000000000F000E0E)) 
    ram_reg_bram_0_i_193
       (.I0(ram_reg_bram_0_i_544_n_0),
        .I1(ram_reg_bram_0_i_545_n_0),
        .I2(ram_reg_bram_0_i_489_n_0),
        .I3(ram_reg_bram_0_28[9]),
        .I4(ap_CS_fsm_state45),
        .I5(ram_reg_bram_0_i_546_n_0),
        .O(ram_reg_bram_0_i_193_n_0));
  LUT5 #(
    .INIT(32'h10FF1010)) 
    ram_reg_bram_0_i_194
       (.I0(ram_reg_bram_0_i_505_n_0),
        .I1(ram_reg_bram_0_i_547_n_0),
        .I2(ram_reg_bram_0_i_548_n_0),
        .I3(ram_reg_bram_0_i_549_n_0),
        .I4(ram_reg_bram_0_i_550_n_0),
        .O(ram_reg_bram_0_i_194_n_0));
  LUT6 #(
    .INIT(64'h00000F22FFFF0F22)) 
    ram_reg_bram_0_i_195
       (.I0(ram_reg_bram_0_i_551_n_0),
        .I1(ram_reg_bram_0_i_552_n_0),
        .I2(ram_reg_bram_0_29[8]),
        .I3(ap_CS_fsm_state58),
        .I4(ap_CS_fsm_state59),
        .I5(A[8]),
        .O(ram_reg_bram_0_i_195_n_0));
  LUT6 #(
    .INIT(64'h000000000F000E0E)) 
    ram_reg_bram_0_i_196
       (.I0(ram_reg_bram_0_i_553_n_0),
        .I1(ram_reg_bram_0_i_554_n_0),
        .I2(ram_reg_bram_0_i_489_n_0),
        .I3(ram_reg_bram_0_28[8]),
        .I4(ap_CS_fsm_state45),
        .I5(ram_reg_bram_0_i_555_n_0),
        .O(ram_reg_bram_0_i_196_n_0));
  LUT6 #(
    .INIT(64'h1010100010101010)) 
    ram_reg_bram_0_i_197
       (.I0(ram_reg_bram_0_i_175_n_0),
        .I1(ram_reg_bram_0_i_556_n_0),
        .I2(ram_reg_bram_0_i_557_n_0),
        .I3(ram_reg_bram_0_i_505_n_0),
        .I4(ram_reg_bram_0_i_558_n_0),
        .I5(ram_reg_bram_0_i_559_n_0),
        .O(ram_reg_bram_0_i_197_n_0));
  LUT6 #(
    .INIT(64'h00000000303A3F3A)) 
    ram_reg_bram_0_i_198
       (.I0(ram_reg_bram_0_i_560_n_0),
        .I1(A[7]),
        .I2(ap_CS_fsm_state59),
        .I3(ap_CS_fsm_state58),
        .I4(ram_reg_bram_0_29[7]),
        .I5(ap_CS_fsm_state60),
        .O(ram_reg_bram_0_i_198_n_0));
  LUT6 #(
    .INIT(64'h000000000F000E0E)) 
    ram_reg_bram_0_i_199
       (.I0(ram_reg_bram_0_i_561_n_0),
        .I1(ram_reg_bram_0_i_562_n_0),
        .I2(ram_reg_bram_0_i_489_n_0),
        .I3(ram_reg_bram_0_28[7]),
        .I4(ap_CS_fsm_state45),
        .I5(ram_reg_bram_0_i_563_n_0),
        .O(ram_reg_bram_0_i_199_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_bram_0_i_2
       (.I0(grp_FIR_filter_fu_188_ap_ready),
        .I1(ram_reg_bram_0_i_56_n_0),
        .I2(ram_reg_bram_0_i_55_n_0),
        .I3(ram_reg_bram_0_i_58_n_0),
        .I4(ram_reg_bram_0_i_52_n_0),
        .I5(ram_reg_bram_0_i_51_n_0),
        .O(H_filter_FIR_kernel_ce0_local));
  LUT6 #(
    .INIT(64'hFFFFFFFFBABB0000)) 
    ram_reg_bram_0_i_20
       (.I0(ram_reg_bram_0_i_136_n_0),
        .I1(ram_reg_bram_0_i_137_n_0),
        .I2(ram_reg_bram_0_25[12]),
        .I3(ap_CS_fsm_state61),
        .I4(ram_reg_bram_0_i_128_n_0),
        .I5(ram_reg_bram_0_i_138_n_0),
        .O(ram_reg_bram_0_i_20_n_0));
  LUT5 #(
    .INIT(32'h10FF1010)) 
    ram_reg_bram_0_i_200
       (.I0(ram_reg_bram_0_i_505_n_0),
        .I1(ram_reg_bram_0_i_564_n_0),
        .I2(ram_reg_bram_0_i_565_n_0),
        .I3(ram_reg_bram_0_i_566_n_0),
        .I4(ram_reg_bram_0_i_567_n_0),
        .O(ram_reg_bram_0_i_200_n_0));
  LUT6 #(
    .INIT(64'h00000000202A2A2A)) 
    ram_reg_bram_0_i_201
       (.I0(ram_reg_bram_0_i_568_n_0),
        .I1(A[6]),
        .I2(ap_CS_fsm_state59),
        .I3(ap_CS_fsm_state58),
        .I4(ram_reg_bram_0_29[6]),
        .I5(ap_CS_fsm_state60),
        .O(ram_reg_bram_0_i_201_n_0));
  LUT6 #(
    .INIT(64'h000000000F000E0E)) 
    ram_reg_bram_0_i_202
       (.I0(ram_reg_bram_0_i_569_n_0),
        .I1(ram_reg_bram_0_i_570_n_0),
        .I2(ram_reg_bram_0_i_489_n_0),
        .I3(ram_reg_bram_0_28[6]),
        .I4(ap_CS_fsm_state45),
        .I5(ram_reg_bram_0_i_571_n_0),
        .O(ram_reg_bram_0_i_202_n_0));
  LUT6 #(
    .INIT(64'h1011FFFF10111011)) 
    ram_reg_bram_0_i_203
       (.I0(ram_reg_bram_0_i_505_n_0),
        .I1(ram_reg_bram_0_i_572_n_0),
        .I2(ram_reg_bram_0_i_573_n_0),
        .I3(ram_reg_bram_0_i_99_n_0),
        .I4(ram_reg_bram_0_i_574_n_0),
        .I5(ram_reg_bram_0_i_575_n_0),
        .O(ram_reg_bram_0_i_203_n_0));
  LUT6 #(
    .INIT(64'h00000F22FFFF0F22)) 
    ram_reg_bram_0_i_204
       (.I0(ram_reg_bram_0_i_576_n_0),
        .I1(ram_reg_bram_0_i_577_n_0),
        .I2(ram_reg_bram_0_29[5]),
        .I3(ap_CS_fsm_state58),
        .I4(ap_CS_fsm_state59),
        .I5(A[5]),
        .O(ram_reg_bram_0_i_204_n_0));
  LUT6 #(
    .INIT(64'h000000000F000E0E)) 
    ram_reg_bram_0_i_205
       (.I0(ram_reg_bram_0_i_578_n_0),
        .I1(ram_reg_bram_0_i_579_n_0),
        .I2(ram_reg_bram_0_i_489_n_0),
        .I3(ram_reg_bram_0_28[5]),
        .I4(ap_CS_fsm_state45),
        .I5(ram_reg_bram_0_i_580_n_0),
        .O(ram_reg_bram_0_i_205_n_0));
  LUT6 #(
    .INIT(64'h00000000EEEEEE0E)) 
    ram_reg_bram_0_i_206
       (.I0(ram_reg_bram_0_i_581_n_0),
        .I1(ram_reg_bram_0_i_582_n_0),
        .I2(ram_reg_bram_0_i_583_n_0),
        .I3(ram_reg_bram_0_i_584_n_0),
        .I4(ram_reg_bram_0_i_505_n_0),
        .I5(ram_reg_bram_0_i_175_n_0),
        .O(ram_reg_bram_0_i_206_n_0));
  LUT6 #(
    .INIT(64'h00000000202A2A2A)) 
    ram_reg_bram_0_i_207
       (.I0(ram_reg_bram_0_i_585_n_0),
        .I1(A[4]),
        .I2(ap_CS_fsm_state59),
        .I3(ap_CS_fsm_state58),
        .I4(ram_reg_bram_0_29[4]),
        .I5(ap_CS_fsm_state60),
        .O(ram_reg_bram_0_i_207_n_0));
  LUT6 #(
    .INIT(64'h000000000F000E0E)) 
    ram_reg_bram_0_i_208
       (.I0(ram_reg_bram_0_i_586_n_0),
        .I1(ram_reg_bram_0_i_587_n_0),
        .I2(ram_reg_bram_0_i_489_n_0),
        .I3(ram_reg_bram_0_28[4]),
        .I4(ap_CS_fsm_state45),
        .I5(ram_reg_bram_0_i_588_n_0),
        .O(ram_reg_bram_0_i_208_n_0));
  LUT6 #(
    .INIT(64'h1011FFFF10111011)) 
    ram_reg_bram_0_i_209
       (.I0(ram_reg_bram_0_i_505_n_0),
        .I1(ram_reg_bram_0_i_589_n_0),
        .I2(ram_reg_bram_0_i_590_n_0),
        .I3(ram_reg_bram_0_i_99_n_0),
        .I4(ram_reg_bram_0_i_591_n_0),
        .I5(ram_reg_bram_0_i_592_n_0),
        .O(ram_reg_bram_0_i_209_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF510000)) 
    ram_reg_bram_0_i_21
       (.I0(ram_reg_bram_0_i_139_n_0),
        .I1(ap_CS_fsm_state61),
        .I2(ram_reg_bram_0_25[11]),
        .I3(ram_reg_bram_0_i_140_n_0),
        .I4(ram_reg_bram_0_i_128_n_0),
        .I5(ram_reg_bram_0_i_141_n_0),
        .O(ram_reg_bram_0_i_21_n_0));
  LUT6 #(
    .INIT(64'h00000000303A3F3A)) 
    ram_reg_bram_0_i_210
       (.I0(ram_reg_bram_0_i_593_n_0),
        .I1(A[3]),
        .I2(ap_CS_fsm_state59),
        .I3(ap_CS_fsm_state58),
        .I4(ram_reg_bram_0_29[3]),
        .I5(ap_CS_fsm_state60),
        .O(ram_reg_bram_0_i_210_n_0));
  LUT6 #(
    .INIT(64'h000000000F000E0E)) 
    ram_reg_bram_0_i_211
       (.I0(ram_reg_bram_0_i_594_n_0),
        .I1(ram_reg_bram_0_i_595_n_0),
        .I2(ram_reg_bram_0_i_489_n_0),
        .I3(ram_reg_bram_0_28[3]),
        .I4(ap_CS_fsm_state45),
        .I5(ram_reg_bram_0_i_596_n_0),
        .O(ram_reg_bram_0_i_211_n_0));
  LUT6 #(
    .INIT(64'h1011FFFF10111011)) 
    ram_reg_bram_0_i_212
       (.I0(ram_reg_bram_0_i_505_n_0),
        .I1(ram_reg_bram_0_i_597_n_0),
        .I2(ram_reg_bram_0_i_598_n_0),
        .I3(ram_reg_bram_0_i_99_n_0),
        .I4(ram_reg_bram_0_i_599_n_0),
        .I5(ram_reg_bram_0_i_600_n_0),
        .O(ram_reg_bram_0_i_212_n_0));
  LUT6 #(
    .INIT(64'h00000000202A2A2A)) 
    ram_reg_bram_0_i_213
       (.I0(ram_reg_bram_0_i_601_n_0),
        .I1(A[2]),
        .I2(ap_CS_fsm_state59),
        .I3(ap_CS_fsm_state58),
        .I4(ram_reg_bram_0_29[2]),
        .I5(ap_CS_fsm_state60),
        .O(ram_reg_bram_0_i_213_n_0));
  LUT6 #(
    .INIT(64'h000000000F000E0E)) 
    ram_reg_bram_0_i_214
       (.I0(ram_reg_bram_0_i_602_n_0),
        .I1(ram_reg_bram_0_i_603_n_0),
        .I2(ram_reg_bram_0_i_489_n_0),
        .I3(ram_reg_bram_0_28[2]),
        .I4(ap_CS_fsm_state45),
        .I5(ram_reg_bram_0_i_604_n_0),
        .O(ram_reg_bram_0_i_214_n_0));
  LUT6 #(
    .INIT(64'h1011FFFF10111011)) 
    ram_reg_bram_0_i_215
       (.I0(ram_reg_bram_0_i_505_n_0),
        .I1(ram_reg_bram_0_i_605_n_0),
        .I2(ram_reg_bram_0_i_606_n_0),
        .I3(ram_reg_bram_0_i_99_n_0),
        .I4(ram_reg_bram_0_i_607_n_0),
        .I5(ram_reg_bram_0_i_608_n_0),
        .O(ram_reg_bram_0_i_215_n_0));
  LUT6 #(
    .INIT(64'h00000FEEFFFF0FEE)) 
    ram_reg_bram_0_i_216
       (.I0(ram_reg_bram_0_i_609_n_0),
        .I1(ram_reg_bram_0_i_610_n_0),
        .I2(ram_reg_bram_0_29[1]),
        .I3(ap_CS_fsm_state58),
        .I4(ap_CS_fsm_state59),
        .I5(A[1]),
        .O(ram_reg_bram_0_i_216_n_0));
  LUT6 #(
    .INIT(64'h000000000F000E0E)) 
    ram_reg_bram_0_i_217
       (.I0(ram_reg_bram_0_i_611_n_0),
        .I1(ram_reg_bram_0_i_612_n_0),
        .I2(ram_reg_bram_0_i_489_n_0),
        .I3(ram_reg_bram_0_28[1]),
        .I4(ap_CS_fsm_state45),
        .I5(ram_reg_bram_0_i_613_n_0),
        .O(ram_reg_bram_0_i_217_n_0));
  LUT5 #(
    .INIT(32'hFFFFFF10)) 
    ram_reg_bram_0_i_218
       (.I0(ram_reg_bram_0_i_505_n_0),
        .I1(ram_reg_bram_0_i_614_n_0),
        .I2(ram_reg_bram_0_i_615_n_0),
        .I3(ram_reg_bram_0_i_616_n_0),
        .I4(ram_reg_bram_0_i_617_n_0),
        .O(ram_reg_bram_0_i_218_n_0));
  LUT6 #(
    .INIT(64'h00000FEEFFFF0FEE)) 
    ram_reg_bram_0_i_219
       (.I0(ram_reg_bram_0_i_618_n_0),
        .I1(ram_reg_bram_0_i_619_n_0),
        .I2(ram_reg_bram_0_29[0]),
        .I3(ap_CS_fsm_state58),
        .I4(ap_CS_fsm_state59),
        .I5(A[0]),
        .O(ram_reg_bram_0_i_219_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF510000)) 
    ram_reg_bram_0_i_22
       (.I0(ram_reg_bram_0_i_142_n_0),
        .I1(ap_CS_fsm_state61),
        .I2(ram_reg_bram_0_25[10]),
        .I3(ram_reg_bram_0_i_143_n_0),
        .I4(ram_reg_bram_0_i_128_n_0),
        .I5(ram_reg_bram_0_i_144_n_0),
        .O(ram_reg_bram_0_i_22_n_0));
  LUT6 #(
    .INIT(64'h000000000F000E0E)) 
    ram_reg_bram_0_i_220
       (.I0(ram_reg_bram_0_i_620_n_0),
        .I1(ram_reg_bram_0_i_621_n_0),
        .I2(ram_reg_bram_0_i_489_n_0),
        .I3(ram_reg_bram_0_28[0]),
        .I4(ap_CS_fsm_state45),
        .I5(ram_reg_bram_0_i_622_n_0),
        .O(ram_reg_bram_0_i_220_n_0));
  LUT6 #(
    .INIT(64'hAAA8AAAAA8A8A8A8)) 
    ram_reg_bram_0_i_221
       (.I0(ram_reg_bram_0_i_623_n_0),
        .I1(ram_reg_bram_0_i_505_n_0),
        .I2(ram_reg_bram_0_i_624_n_0),
        .I3(ram_reg_bram_0_i_625_n_0),
        .I4(ram_reg_bram_0_i_626_n_0),
        .I5(ram_reg_bram_0_i_99_n_0),
        .O(ram_reg_bram_0_i_221_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_bram_0_i_222
       (.I0(ram_reg_bram_0_i_627_n_0),
        .I1(ram_reg_bram_0_i_241_n_0),
        .I2(ram_reg_bram_0_i_240_n_0),
        .I3(ram_reg_bram_0_i_239_n_0),
        .I4(ram_reg_bram_0_i_628_n_0),
        .I5(ram_reg_bram_0_i_237_n_0),
        .O(ram_reg_bram_0_i_222_n_0));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    ram_reg_bram_0_i_223
       (.I0(ap_CS_fsm_state32),
        .I1(ap_CS_fsm_state44),
        .I2(grp_FIR_filter_fu_188_ap_ce),
        .O(ram_reg_bram_0_i_223_n_0));
  LUT5 #(
    .INIT(32'hF0F0F0E0)) 
    ram_reg_bram_0_i_224
       (.I0(ap_CS_fsm_state60),
        .I1(ap_CS_fsm_state61),
        .I2(grp_FIR_filter_fu_188_ap_ce),
        .I3(ap_CS_fsm_state63),
        .I4(E),
        .O(ram_reg_bram_0_i_224_n_0));
  LUT6 #(
    .INIT(64'hFF00FF00FE00FF00)) 
    ram_reg_bram_0_i_225
       (.I0(ap_CS_fsm_state24),
        .I1(ap_CS_fsm_state47),
        .I2(ap_CS_fsm_state50),
        .I3(grp_FIR_filter_fu_188_ap_ce),
        .I4(ram_reg_bram_0_i_629_n_0),
        .I5(ap_CS_fsm_state35),
        .O(ram_reg_bram_0_i_225_n_0));
  LUT5 #(
    .INIT(32'hF0F0F0E0)) 
    ram_reg_bram_0_i_226
       (.I0(ap_CS_fsm_state87),
        .I1(ap_CS_fsm_state86),
        .I2(grp_FIR_filter_fu_188_ap_ce),
        .I3(ap_CS_fsm_state75),
        .I4(ap_CS_fsm_state76),
        .O(ram_reg_bram_0_i_226_n_0));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT5 #(
    .INIT(32'hF0F0F0E0)) 
    ram_reg_bram_0_i_227
       (.I0(ap_CS_fsm_state65),
        .I1(ap_CS_fsm_state66),
        .I2(grp_FIR_filter_fu_188_ap_ce),
        .I3(ap_CS_fsm_state79),
        .I4(ap_CS_fsm_state64),
        .O(ram_reg_bram_0_i_227_n_0));
  LUT5 #(
    .INIT(32'hF0F0F0E0)) 
    ram_reg_bram_0_i_228
       (.I0(ap_CS_fsm_state73),
        .I1(ap_CS_fsm_state74),
        .I2(grp_FIR_filter_fu_188_ap_ce),
        .I3(ap_CS_fsm_state72),
        .I4(ap_CS_fsm_state71),
        .O(ram_reg_bram_0_i_228_n_0));
  LUT5 #(
    .INIT(32'hF0F0F0E0)) 
    ram_reg_bram_0_i_229
       (.I0(ap_CS_fsm_state67),
        .I1(ap_CS_fsm_state68),
        .I2(grp_FIR_filter_fu_188_ap_ce),
        .I3(ap_CS_fsm_state70),
        .I4(ap_CS_fsm_state69),
        .O(ram_reg_bram_0_i_229_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF75770000)) 
    ram_reg_bram_0_i_23
       (.I0(ram_reg_bram_0_i_145_n_0),
        .I1(ram_reg_bram_0_i_146_n_0),
        .I2(ram_reg_bram_0_25[9]),
        .I3(ap_CS_fsm_state61),
        .I4(ram_reg_bram_0_i_128_n_0),
        .I5(ram_reg_bram_0_i_147_n_0),
        .O(ram_reg_bram_0_i_23_n_0));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT5 #(
    .INIT(32'hF0F0F0E0)) 
    ram_reg_bram_0_i_230
       (.I0(ap_CS_fsm_state83),
        .I1(ap_CS_fsm_state82),
        .I2(grp_FIR_filter_fu_188_ap_ce),
        .I3(ap_CS_fsm_state78),
        .I4(ap_CS_fsm_state85),
        .O(ram_reg_bram_0_i_230_n_0));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT5 #(
    .INIT(32'hF0F0F0E0)) 
    ram_reg_bram_0_i_231
       (.I0(ap_CS_fsm_state80),
        .I1(ap_CS_fsm_state77),
        .I2(grp_FIR_filter_fu_188_ap_ce),
        .I3(ap_CS_fsm_state81),
        .I4(ap_CS_fsm_state84),
        .O(ram_reg_bram_0_i_231_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_bram_0_i_232
       (.I0(ap_CS_fsm_state15),
        .I1(ap_CS_fsm_state16),
        .I2(ap_CS_fsm_state13),
        .I3(ap_CS_fsm_state22),
        .I4(ap_CS_fsm_state5),
        .I5(ap_CS_fsm_state8),
        .O(ram_reg_bram_0_i_232_n_0));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT5 #(
    .INIT(32'hF0F0F0E0)) 
    ram_reg_bram_0_i_233
       (.I0(ap_CS_fsm_state44),
        .I1(ap_CS_fsm_state32),
        .I2(grp_FIR_filter_fu_188_ap_ce),
        .I3(ap_CS_fsm_state26),
        .I4(ap_CS_fsm_state31),
        .O(ram_reg_bram_0_i_233_n_0));
  LUT5 #(
    .INIT(32'hF0F0F0E0)) 
    ram_reg_bram_0_i_234
       (.I0(ram_reg_bram_0_i_76_0[1]),
        .I1(ap_CS_fsm_state4),
        .I2(grp_FIR_filter_fu_188_ap_ce),
        .I3(ap_CS_fsm_state17),
        .I4(ap_CS_fsm_state3),
        .O(ram_reg_bram_0_i_234_n_0));
  LUT5 #(
    .INIT(32'hF0F0F0E0)) 
    ram_reg_bram_0_i_235
       (.I0(ap_CS_fsm_state14),
        .I1(ap_CS_fsm_state11),
        .I2(grp_FIR_filter_fu_188_ap_ce),
        .I3(ap_CS_fsm_state6),
        .I4(ap_CS_fsm_state12),
        .O(ram_reg_bram_0_i_235_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_bram_0_i_236
       (.I0(ap_CS_fsm_state23),
        .I1(ap_CS_fsm_state25),
        .I2(ap_CS_fsm_state42),
        .I3(ap_CS_fsm_state49),
        .I4(ap_CS_fsm_state30),
        .I5(ap_CS_fsm_state28),
        .O(ram_reg_bram_0_i_236_n_0));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT4 #(
    .INIT(16'hFE00)) 
    ram_reg_bram_0_i_237
       (.I0(ap_CS_fsm_state52),
        .I1(ap_CS_fsm_state58),
        .I2(ap_CS_fsm_state54),
        .I3(grp_FIR_filter_fu_188_ap_ce),
        .O(ram_reg_bram_0_i_237_n_0));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_bram_0_i_238
       (.I0(grp_FIR_filter_fu_188_ap_ce),
        .I1(ap_CS_fsm_state51),
        .O(ram_reg_bram_0_i_238_n_0));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT4 #(
    .INIT(16'hCCC8)) 
    ram_reg_bram_0_i_239
       (.I0(ap_CS_fsm_state40),
        .I1(grp_FIR_filter_fu_188_ap_ce),
        .I2(ap_CS_fsm_state57),
        .I3(ap_CS_fsm_state34),
        .O(ram_reg_bram_0_i_239_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEAE0000)) 
    ram_reg_bram_0_i_24
       (.I0(ram_reg_bram_0_i_148_n_0),
        .I1(ram_reg_bram_0_i_149_n_0),
        .I2(ap_CS_fsm_state61),
        .I3(ram_reg_bram_0_25[8]),
        .I4(ram_reg_bram_0_i_128_n_0),
        .I5(ram_reg_bram_0_i_150_n_0),
        .O(ram_reg_bram_0_i_24_n_0));
  LUT5 #(
    .INIT(32'hF0F0F0E0)) 
    ram_reg_bram_0_i_240
       (.I0(ap_CS_fsm_state56),
        .I1(ap_CS_fsm_state55),
        .I2(grp_FIR_filter_fu_188_ap_ce),
        .I3(ap_CS_fsm_state38),
        .I4(ap_CS_fsm_state53),
        .O(ram_reg_bram_0_i_240_n_0));
  LUT5 #(
    .INIT(32'hF0F0F0E0)) 
    ram_reg_bram_0_i_241
       (.I0(ap_CS_fsm_state39),
        .I1(ap_CS_fsm_state46),
        .I2(grp_FIR_filter_fu_188_ap_ce),
        .I3(ap_CS_fsm_state20),
        .I4(ap_CS_fsm_state33),
        .O(ram_reg_bram_0_i_241_n_0));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT5 #(
    .INIT(32'hF0F0F080)) 
    ram_reg_bram_0_i_242
       (.I0(grp_FIR_filter_fu_188_ap_start_reg),
        .I1(ram_reg_bram_0_i_76_0[0]),
        .I2(grp_FIR_filter_fu_188_ap_ce),
        .I3(ap_CS_fsm_state9),
        .I4(ap_CS_fsm_state10),
        .O(ram_reg_bram_0_i_242_n_0));
  LUT6 #(
    .INIT(64'hAAAAAAA8AAAAAAAA)) 
    ram_reg_bram_0_i_243
       (.I0(grp_FIR_filter_fu_188_ap_ce),
        .I1(ap_CS_fsm_state8),
        .I2(ap_CS_fsm_state5),
        .I3(ap_CS_fsm_state22),
        .I4(ap_CS_fsm_state13),
        .I5(ram_reg_bram_0_i_630_n_0),
        .O(ram_reg_bram_0_i_243_n_0));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_bram_0_i_244
       (.I0(ap_CS_fsm_state57),
        .I1(ap_CS_fsm_state56),
        .O(ram_reg_bram_0_i_244_n_0));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_bram_0_i_245
       (.I0(ap_CS_fsm_state55),
        .I1(ap_CS_fsm_state54),
        .O(ram_reg_bram_0_i_245_n_0));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_bram_0_i_246
       (.I0(ap_CS_fsm_state46),
        .I1(ap_CS_fsm_state47),
        .O(ram_reg_bram_0_i_246_n_0));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    ram_reg_bram_0_i_247
       (.I0(ap_CS_fsm_state42),
        .I1(ap_CS_fsm_state43),
        .I2(ap_CS_fsm_state44),
        .I3(ap_CS_fsm_state45),
        .O(ram_reg_bram_0_i_247_n_0));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    ram_reg_bram_0_i_248
       (.I0(ap_CS_fsm_state40),
        .I1(ap_CS_fsm_state39),
        .I2(ap_CS_fsm_state41),
        .I3(ram_reg_bram_0_i_631_n_0),
        .I4(ap_CS_fsm_state36),
        .I5(ap_CS_fsm_state35),
        .O(ram_reg_bram_0_i_248_n_0));
  LUT6 #(
    .INIT(64'h5755000000000000)) 
    ram_reg_bram_0_i_249
       (.I0(ram_reg_bram_0_i_632_n_0),
        .I1(E),
        .I2(ap_CS_fsm_state9),
        .I3(ram_reg_bram_0_i_633_n_0),
        .I4(ram_reg_bram_0_i_634_n_0),
        .I5(ram_reg_bram_0_i_635_n_0),
        .O(ram_reg_bram_0_i_249_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF510000)) 
    ram_reg_bram_0_i_25
       (.I0(ram_reg_bram_0_i_151_n_0),
        .I1(ap_CS_fsm_state61),
        .I2(ram_reg_bram_0_25[7]),
        .I3(ram_reg_bram_0_i_152_n_0),
        .I4(ram_reg_bram_0_i_128_n_0),
        .I5(ram_reg_bram_0_i_153_n_0),
        .O(ram_reg_bram_0_i_25_n_0));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    ram_reg_bram_0_i_250
       (.I0(ap_CS_fsm_state30),
        .I1(ap_CS_fsm_state32),
        .I2(ap_CS_fsm_state31),
        .I3(ap_CS_fsm_state33),
        .I4(ap_CS_fsm_state34),
        .O(ram_reg_bram_0_i_250_n_0));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    ram_reg_bram_0_i_251
       (.I0(ap_CS_fsm_state29),
        .I1(ap_CS_fsm_state28),
        .I2(ap_CS_fsm_state26),
        .I3(ap_CS_fsm_state87),
        .I4(ap_CS_fsm_state27),
        .O(ram_reg_bram_0_i_251_n_0));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_bram_0_i_252
       (.I0(ap_CS_fsm_state51),
        .I1(ap_CS_fsm_state50),
        .O(ram_reg_bram_0_i_252_n_0));
  LUT6 #(
    .INIT(64'h00808888AAAAAAAA)) 
    ram_reg_bram_0_i_253
       (.I0(ram_reg_bram_0_i_250_n_0),
        .I1(ram_reg_bram_0_i_635_n_0),
        .I2(ram_reg_bram_0_i_636_n_0),
        .I3(ram_reg_bram_0_i_637_n_0),
        .I4(ram_reg_bram_0_i_634_n_0),
        .I5(ram_reg_bram_0_i_251_n_0),
        .O(ram_reg_bram_0_i_253_n_0));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAFFFB)) 
    ram_reg_bram_0_i_254
       (.I0(ram_reg_bram_0_i_638_n_0),
        .I1(ram_reg_bram_0_i_639_n_0),
        .I2(ap_CS_fsm_state60),
        .I3(ap_CS_fsm_state49),
        .I4(ap_CS_fsm_state51),
        .I5(ap_CS_fsm_state50),
        .O(ram_reg_bram_0_i_254_n_0));
  LUT6 #(
    .INIT(64'hDDDDFFFDFFFFFFFF)) 
    ram_reg_bram_0_i_255
       (.I0(ram_reg_bram_0_i_353_n_0),
        .I1(ap_CS_fsm_state50),
        .I2(ap_CS_fsm_state42),
        .I3(ap_CS_fsm_state43),
        .I4(ram_reg_bram_0_i_256_n_0),
        .I5(ram_reg_bram_0_i_640_n_0),
        .O(ram_reg_bram_0_i_255_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_bram_0_i_256
       (.I0(ap_CS_fsm_state45),
        .I1(ap_CS_fsm_state44),
        .O(ram_reg_bram_0_i_256_n_0));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT3 #(
    .INIT(8'h01)) 
    ram_reg_bram_0_i_257
       (.I0(ap_CS_fsm_state41),
        .I1(ap_CS_fsm_state39),
        .I2(ap_CS_fsm_state40),
        .O(ram_reg_bram_0_i_257_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFDFDFDFDFD)) 
    ram_reg_bram_0_i_258
       (.I0(ram_reg_bram_0_i_631_n_0),
        .I1(ap_CS_fsm_state36),
        .I2(ap_CS_fsm_state35),
        .I3(ap_CS_fsm_state31),
        .I4(ap_CS_fsm_state30),
        .I5(ram_reg_bram_0_i_641_n_0),
        .O(ram_reg_bram_0_i_258_n_0));
  LUT6 #(
    .INIT(64'hFFFF54FFFFFFFFFF)) 
    ram_reg_bram_0_i_259
       (.I0(ram_reg_bram_0_i_642_n_0),
        .I1(ram_reg_bram_0_i_643_n_0),
        .I2(ram_reg_bram_0_i_644_n_0),
        .I3(ram_reg_bram_0_i_641_n_0),
        .I4(ram_reg_bram_0_i_645_n_0),
        .I5(ram_reg_bram_0_i_251_n_0),
        .O(ram_reg_bram_0_i_259_n_0));
  LUT5 #(
    .INIT(32'hE2FFE2E2)) 
    ram_reg_bram_0_i_26
       (.I0(ram_reg_bram_0_i_154_n_0),
        .I1(ap_CS_fsm_state87),
        .I2(ram_reg_bram_0_26[6]),
        .I3(ram_reg_bram_0_i_155_n_0),
        .I4(ram_reg_bram_0_i_128_n_0),
        .O(ram_reg_bram_0_i_26_n_0));
  LUT6 #(
    .INIT(64'h5755575557555757)) 
    ram_reg_bram_0_i_260
       (.I0(ram_reg_bram_0_i_646_n_0),
        .I1(ap_CS_fsm_state53),
        .I2(ram_reg_bram_0_i_647_n_0),
        .I3(ap_CS_fsm_state51),
        .I4(ram_reg_bram_0_i_62_n_0),
        .I5(ap_CS_fsm_state50),
        .O(ram_reg_bram_0_i_260_n_0));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_bram_0_i_261
       (.I0(ap_CS_fsm_state65),
        .I1(ap_CS_fsm_state64),
        .O(ram_reg_bram_0_i_261_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF000D)) 
    ram_reg_bram_0_i_262
       (.I0(ram_reg_bram_0_i_62_n_0),
        .I1(ap_CS_fsm_state50),
        .I2(ap_CS_fsm_state51),
        .I3(ap_CS_fsm_state52),
        .I4(ap_CS_fsm_state56),
        .I5(ap_CS_fsm_state53),
        .O(ram_reg_bram_0_i_262_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF00FE)) 
    ram_reg_bram_0_i_263
       (.I0(CEA1),
        .I1(ap_CS_fsm_state38),
        .I2(ap_CS_fsm_state70),
        .I3(ap_CS_fsm_state39),
        .I4(ram_reg_bram_0_i_648_n_0),
        .I5(ap_CS_fsm_state43),
        .O(ram_reg_bram_0_i_263_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF01010100)) 
    ram_reg_bram_0_i_264
       (.I0(ram_reg_bram_0_i_327_n_0),
        .I1(ram_reg_bram_0_i_645_n_0),
        .I2(ap_CS_fsm_state30),
        .I3(ram_reg_bram_0_i_649_n_0),
        .I4(ram_reg_bram_0_i_650_n_0),
        .I5(ram_reg_bram_0_i_651_n_0),
        .O(ram_reg_bram_0_i_264_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF04)) 
    ram_reg_bram_0_i_265
       (.I0(ap_CS_fsm_state34),
        .I1(ap_CS_fsm_state32),
        .I2(ap_CS_fsm_state33),
        .I3(ap_CS_fsm_state36),
        .I4(ap_CS_fsm_state35),
        .I5(ap_CS_fsm_state39),
        .O(ram_reg_bram_0_i_265_n_0));
  LUT6 #(
    .INIT(64'h0FFF0FFFFFFF4FFF)) 
    ram_reg_bram_0_i_266
       (.I0(ap_CS_fsm_state43),
        .I1(ap_CS_fsm_state42),
        .I2(ram_reg_bram_0_i_652_n_0),
        .I3(ram_reg_bram_0_i_639_n_0),
        .I4(ap_CS_fsm_state44),
        .I5(ram_reg_bram_0_i_653_n_0),
        .O(ram_reg_bram_0_i_266_n_0));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT4 #(
    .INIT(16'hAAFE)) 
    ram_reg_bram_0_i_267
       (.I0(ap_CS_fsm_state57),
        .I1(ap_CS_fsm_state55),
        .I2(ap_CS_fsm_state54),
        .I3(ap_CS_fsm_state56),
        .O(ram_reg_bram_0_i_267_n_0));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_bram_0_i_268
       (.I0(ap_CS_fsm_state81),
        .I1(ram_reg_bram_0_i_76_0[1]),
        .I2(ap_CS_fsm_state76),
        .I3(ap_CS_fsm_state3),
        .O(ram_reg_bram_0_i_268_n_0));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_bram_0_i_269
       (.I0(ap_CS_fsm_state4),
        .I1(ap_CS_fsm_state74),
        .O(ram_reg_bram_0_i_269_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF0B0000)) 
    ram_reg_bram_0_i_27
       (.I0(ram_reg_bram_0_25[5]),
        .I1(ap_CS_fsm_state61),
        .I2(ram_reg_bram_0_i_156_n_0),
        .I3(ram_reg_bram_0_i_157_n_0),
        .I4(ram_reg_bram_0_i_128_n_0),
        .I5(ram_reg_bram_0_i_158_n_0),
        .O(ram_reg_bram_0_i_27_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_bram_0_i_270
       (.I0(ap_CS_fsm_state6),
        .I1(ap_CS_fsm_state69),
        .O(ram_reg_bram_0_i_270_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_bram_0_i_271
       (.I0(ram_reg_bram_0_i_327_n_0),
        .I1(ram_reg_bram_0_i_654_n_0),
        .I2(ram_reg_bram_0_i_655_n_0),
        .I3(ram_reg_bram_0_i_656_n_0),
        .I4(ram_reg_bram_0_i_657_n_0),
        .I5(ram_reg_bram_0_i_658_n_0),
        .O(ram_reg_bram_0_i_271_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    ram_reg_bram_0_i_272
       (.I0(ram_reg_bram_0_i_245_n_0),
        .I1(ap_CS_fsm_state53),
        .I2(ap_CS_fsm_state49),
        .I3(ap_CS_fsm_state60),
        .I4(ap_CS_fsm_state51),
        .I5(ap_CS_fsm_state50),
        .O(ram_reg_bram_0_i_272_n_0));
  LUT6 #(
    .INIT(64'hFF00FF00FFFFFF10)) 
    ram_reg_bram_0_i_273
       (.I0(CEA1),
        .I1(ap_CS_fsm_state70),
        .I2(ap_CS_fsm_state36),
        .I3(ram_reg_bram_0_i_659_n_0),
        .I4(ap_CS_fsm_state38),
        .I5(ram_reg_bram_0_i_660_n_0),
        .O(ram_reg_bram_0_i_273_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF5400FF00)) 
    ram_reg_bram_0_i_274
       (.I0(ram_reg_bram_0_i_661_n_0),
        .I1(ram_reg_bram_0_i_662_n_0),
        .I2(ram_reg_bram_0_i_663_n_0),
        .I3(ram_reg_bram_0_i_664_n_0),
        .I4(ram_reg_bram_0_i_665_n_0),
        .I5(ram_reg_bram_0_i_666_n_0),
        .O(ram_reg_bram_0_i_274_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFEFEFF)) 
    ram_reg_bram_0_i_275
       (.I0(ap_CS_fsm_state70),
        .I1(CEA1),
        .I2(ram_reg_bram_0_i_660_n_0),
        .I3(ap_CS_fsm_state34),
        .I4(ram_reg_bram_0_i_310_n_0),
        .I5(ap_CS_fsm_state35),
        .O(ram_reg_bram_0_i_275_n_0));
  LUT6 #(
    .INIT(64'h00FF0002FFFFFFFF)) 
    ram_reg_bram_0_i_276
       (.I0(ap_CS_fsm_state42),
        .I1(ap_CS_fsm_state43),
        .I2(ap_CS_fsm_state44),
        .I3(ap_CS_fsm_state46),
        .I4(ap_CS_fsm_state45),
        .I5(ram_reg_bram_0_i_639_n_0),
        .O(ram_reg_bram_0_i_276_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_bram_0_i_277
       (.I0(ram_reg_bram_0_i_667_n_0),
        .I1(ap_CS_fsm_state65),
        .I2(ap_CS_fsm_state56),
        .I3(ap_CS_fsm_state57),
        .I4(ap_CS_fsm_state59),
        .I5(ap_CS_fsm_state63),
        .O(ram_reg_bram_0_i_277_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_bram_0_i_278
       (.I0(ap_CS_fsm_state75),
        .I1(ap_CS_fsm_state73),
        .I2(ap_CS_fsm_state79),
        .I3(ap_CS_fsm_state66),
        .I4(ap_CS_fsm_state71),
        .I5(ram_reg_bram_0_i_347_n_0),
        .O(ram_reg_bram_0_i_278_n_0));
  LUT6 #(
    .INIT(64'h00000000AAAABBFB)) 
    ram_reg_bram_0_i_279
       (.I0(ram_reg_bram_0_i_668_n_0),
        .I1(ram_reg_bram_0_i_333_n_0),
        .I2(ram_reg_bram_0_i_665_n_0),
        .I3(ram_reg_bram_0_i_669_n_0),
        .I4(ram_reg_bram_0_i_670_n_0),
        .I5(ram_reg_bram_0_i_671_n_0),
        .O(ram_reg_bram_0_i_279_n_0));
  LUT6 #(
    .INIT(64'hFFFBBBFBAAAAAAAA)) 
    ram_reg_bram_0_i_28
       (.I0(ram_reg_bram_0_i_159_n_0),
        .I1(ram_reg_bram_0_i_160_n_0),
        .I2(ram_reg_bram_0_i_161_n_0),
        .I3(ap_CS_fsm_state61),
        .I4(ram_reg_bram_0_25[4]),
        .I5(ram_reg_bram_0_i_128_n_0),
        .O(ram_reg_bram_0_i_28_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFBF)) 
    ram_reg_bram_0_i_280
       (.I0(ram_reg_bram_0_i_293_n_0),
        .I1(ram_reg_bram_0_i_245_n_0),
        .I2(ram_reg_bram_0_i_325_n_0),
        .I3(ap_CS_fsm_state50),
        .I4(ap_CS_fsm_state51),
        .I5(ap_CS_fsm_state49),
        .O(ram_reg_bram_0_i_280_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF1)) 
    ram_reg_bram_0_i_281
       (.I0(ram_reg_bram_0_i_261_n_0),
        .I1(ap_CS_fsm_state66),
        .I2(ap_CS_fsm_state71),
        .I3(ap_CS_fsm_state73),
        .I4(ap_CS_fsm_state79),
        .I5(ap_CS_fsm_state77),
        .O(ram_reg_bram_0_i_281_n_0));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    ram_reg_bram_0_i_282
       (.I0(ap_CS_fsm_state13),
        .I1(ap_CS_fsm_state80),
        .I2(ap_CS_fsm_state12),
        .I3(ap_CS_fsm_state16),
        .O(ram_reg_bram_0_i_282_n_0));
  LUT6 #(
    .INIT(64'h0000000000002000)) 
    ram_reg_bram_0_i_283
       (.I0(ram_reg_bram_0_i_333_n_0),
        .I1(ap_CS_fsm_state23),
        .I2(ram_reg_bram_0_i_631_n_0),
        .I3(ram_reg_bram_0_i_672_n_0),
        .I4(ram_reg_bram_0_i_256_n_0),
        .I5(ram_reg_bram_0_i_673_n_0),
        .O(ram_reg_bram_0_i_283_n_0));
  LUT6 #(
    .INIT(64'hFFFEFFFEFFFEFFFF)) 
    ram_reg_bram_0_i_284
       (.I0(ap_CS_fsm_state6),
        .I1(ap_CS_fsm_state69),
        .I2(ap_CS_fsm_state5),
        .I3(ap_CS_fsm_state72),
        .I4(ap_CS_fsm_state74),
        .I5(ap_CS_fsm_state4),
        .O(ram_reg_bram_0_i_284_n_0));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    ram_reg_bram_0_i_285
       (.I0(ap_CS_fsm_state51),
        .I1(ap_CS_fsm_state53),
        .I2(ap_CS_fsm_state54),
        .I3(ap_CS_fsm_state52),
        .O(ram_reg_bram_0_i_285_n_0));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT3 #(
    .INIT(8'h01)) 
    ram_reg_bram_0_i_286
       (.I0(ap_CS_fsm_state38),
        .I1(ap_CS_fsm_state39),
        .I2(ap_CS_fsm_state40),
        .O(ram_reg_bram_0_i_286_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0010)) 
    ram_reg_bram_0_i_287
       (.I0(ap_CS_fsm_state31),
        .I1(ap_CS_fsm_state35),
        .I2(ram_reg_bram_0_i_674_n_0),
        .I3(ram_reg_bram_0_i_675_n_0),
        .I4(ram_reg_bram_0_i_676_n_0),
        .I5(ap_CS_fsm_state36),
        .O(ram_reg_bram_0_i_287_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF00020000)) 
    ram_reg_bram_0_i_288
       (.I0(ram_reg_bram_0_i_333_n_0),
        .I1(ap_CS_fsm_state23),
        .I2(ram_reg_bram_0_i_645_n_0),
        .I3(ap_CS_fsm_state24),
        .I4(ram_reg_bram_0_i_677_n_0),
        .I5(ram_reg_bram_0_i_678_n_0),
        .O(ram_reg_bram_0_i_288_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_bram_0_i_289
       (.I0(ap_CS_fsm_state42),
        .I1(ap_CS_fsm_state41),
        .O(ram_reg_bram_0_i_289_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF510000)) 
    ram_reg_bram_0_i_29
       (.I0(ram_reg_bram_0_i_162_n_0),
        .I1(ap_CS_fsm_state61),
        .I2(ram_reg_bram_0_25[3]),
        .I3(ram_reg_bram_0_i_163_n_0),
        .I4(ram_reg_bram_0_i_128_n_0),
        .I5(ram_reg_bram_0_i_164_n_0),
        .O(ram_reg_bram_0_i_29_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_bram_0_i_290
       (.I0(ap_CS_fsm_state83),
        .I1(ap_CS_fsm_state77),
        .I2(ap_CS_fsm_state73),
        .I3(ap_CS_fsm_state75),
        .I4(ap_CS_fsm_state79),
        .I5(ap_CS_fsm_state82),
        .O(ram_reg_bram_0_i_290_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_bram_0_i_291
       (.I0(ap_CS_fsm_state63),
        .I1(ap_CS_fsm_state59),
        .I2(ap_CS_fsm_state58),
        .I3(ap_CS_fsm_state57),
        .I4(ap_CS_fsm_state55),
        .I5(ap_CS_fsm_state56),
        .O(ram_reg_bram_0_i_291_n_0));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_bram_0_i_292
       (.I0(ap_CS_fsm_state72),
        .I1(ap_CS_fsm_state5),
        .I2(ap_CS_fsm_state74),
        .I3(ap_CS_fsm_state4),
        .O(ram_reg_bram_0_i_292_n_0));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_bram_0_i_293
       (.I0(ap_CS_fsm_state53),
        .I1(ap_CS_fsm_state52),
        .O(ram_reg_bram_0_i_293_n_0));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_bram_0_i_294
       (.I0(ap_CS_fsm_state20),
        .I1(ap_CS_fsm_state22),
        .I2(ap_CS_fsm_state29),
        .I3(ap_CS_fsm_state32),
        .O(ram_reg_bram_0_i_294_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEFFFF)) 
    ram_reg_bram_0_i_295
       (.I0(ap_CS_fsm_state28),
        .I1(ap_CS_fsm_state27),
        .I2(ap_CS_fsm_state86),
        .I3(ap_CS_fsm_state18),
        .I4(ram_reg_bram_0_i_679_n_0),
        .I5(ram_reg_bram_0_i_680_n_0),
        .O(ram_reg_bram_0_i_295_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFDFFFFFF)) 
    ram_reg_bram_0_i_296
       (.I0(ram_reg_bram_0_i_681_n_0),
        .I1(ap_CS_fsm_state38),
        .I2(ram_reg_bram_0_i_660_n_0),
        .I3(ram_reg_bram_0_i_639_n_0),
        .I4(ram_reg_bram_0_i_62_n_0),
        .I5(ram_reg_bram_0_i_682_n_0),
        .O(ram_reg_bram_0_i_296_n_0));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_bram_0_i_297
       (.I0(ap_CS_fsm_state65),
        .I1(ap_CS_fsm_state70),
        .O(ram_reg_bram_0_i_297_n_0));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    ram_reg_bram_0_i_298
       (.I0(ap_CS_fsm_state56),
        .I1(ap_CS_fsm_state54),
        .I2(ap_CS_fsm_state55),
        .O(ram_reg_bram_0_i_298_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_bram_0_i_299
       (.I0(ap_CS_fsm_state88),
        .I1(ap_CS_fsm_state47),
        .O(ram_reg_bram_0_i_299_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF11511111)) 
    ram_reg_bram_0_i_3
       (.I0(ram_reg_bram_0_i_59_n_0),
        .I1(ram_reg_bram_0_i_60_n_0),
        .I2(ram_reg_bram_0_i_61_n_0),
        .I3(ap_CS_fsm_state48),
        .I4(ram_reg_bram_0_i_62_n_0),
        .I5(ram_reg_bram_0_i_63_n_0),
        .O(ram_reg_bram_0_i_3_n_0));
  LUT6 #(
    .INIT(64'hFFFBBBFBAAAAAAAA)) 
    ram_reg_bram_0_i_30
       (.I0(ram_reg_bram_0_i_165_n_0),
        .I1(ram_reg_bram_0_i_166_n_0),
        .I2(ram_reg_bram_0_i_167_n_0),
        .I3(ap_CS_fsm_state61),
        .I4(ram_reg_bram_0_25[2]),
        .I5(ram_reg_bram_0_i_128_n_0),
        .O(ram_reg_bram_0_i_30_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEFF)) 
    ram_reg_bram_0_i_300
       (.I0(ap_CS_fsm_state35),
        .I1(ap_CS_fsm_state71),
        .I2(ap_CS_fsm_state34),
        .I3(ram_reg_bram_0_i_683_n_0),
        .I4(ap_CS_fsm_state36),
        .I5(CEA1),
        .O(ram_reg_bram_0_i_300_n_0));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT3 #(
    .INIT(8'h01)) 
    ram_reg_bram_0_i_301
       (.I0(ap_CS_fsm_state42),
        .I1(ap_CS_fsm_state43),
        .I2(E),
        .O(ram_reg_bram_0_i_301_n_0));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'h01)) 
    ram_reg_bram_0_i_302
       (.I0(ap_CS_fsm_state45),
        .I1(ap_CS_fsm_state44),
        .I2(ap_CS_fsm_state46),
        .O(ram_reg_bram_0_i_302_n_0));
  LUT6 #(
    .INIT(64'h40FFFFFFFFFFFFFF)) 
    ram_reg_bram_0_i_303
       (.I0(ram_reg_bram_0_i_684_n_0),
        .I1(ram_reg_bram_0_i_685_n_0),
        .I2(ram_reg_bram_0_i_686_n_0),
        .I3(ram_reg_bram_0_i_251_n_0),
        .I4(ram_reg_bram_0_i_687_n_0),
        .I5(ram_reg_bram_0_i_310_n_0),
        .O(ram_reg_bram_0_i_303_n_0));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'h02)) 
    ram_reg_bram_0_i_304
       (.I0(ap_CS_fsm_state57),
        .I1(ap_CS_fsm_state60),
        .I2(ap_CS_fsm_state58),
        .O(ram_reg_bram_0_i_304_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_bram_0_i_305
       (.I0(ap_CS_fsm_state74),
        .I1(ap_CS_fsm_state72),
        .I2(ap_CS_fsm_state80),
        .I3(ap_CS_fsm_state82),
        .I4(ap_CS_fsm_state76),
        .I5(ap_CS_fsm_state78),
        .O(ram_reg_bram_0_i_305_n_0));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_bram_0_i_306
       (.I0(ap_CS_fsm_state78),
        .I1(ap_CS_fsm_state76),
        .I2(ap_CS_fsm_state82),
        .I3(ap_CS_fsm_state80),
        .O(ram_reg_bram_0_i_306_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF2FF)) 
    ram_reg_bram_0_i_307
       (.I0(ap_CS_fsm_state53),
        .I1(ap_CS_fsm_state54),
        .I2(ram_reg_bram_0_i_688_n_0),
        .I3(ram_reg_bram_0_i_689_n_0),
        .I4(ap_CS_fsm_state56),
        .I5(ap_CS_fsm_state64),
        .O(ram_reg_bram_0_i_307_n_0));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_bram_0_i_308
       (.I0(ap_CS_fsm_state44),
        .I1(ap_CS_fsm_state45),
        .I2(E),
        .I3(ap_CS_fsm_state43),
        .O(ram_reg_bram_0_i_308_n_0));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_bram_0_i_309
       (.I0(ap_CS_fsm_state48),
        .I1(ap_CS_fsm_state49),
        .O(ram_reg_bram_0_i_309_n_0));
  LUT6 #(
    .INIT(64'hFFFBBBFBAAAAAAAA)) 
    ram_reg_bram_0_i_31
       (.I0(ram_reg_bram_0_i_168_n_0),
        .I1(ram_reg_bram_0_i_169_n_0),
        .I2(ram_reg_bram_0_i_170_n_0),
        .I3(ap_CS_fsm_state61),
        .I4(ram_reg_bram_0_25[1]),
        .I5(ram_reg_bram_0_i_128_n_0),
        .O(ram_reg_bram_0_i_31_n_0));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_bram_0_i_310
       (.I0(ap_CS_fsm_state32),
        .I1(ap_CS_fsm_state33),
        .O(ram_reg_bram_0_i_310_n_0));
  LUT6 #(
    .INIT(64'hDDDD5DDD5D5D5D5D)) 
    ram_reg_bram_0_i_311
       (.I0(ram_reg_bram_0_i_664_n_0),
        .I1(ram_reg_bram_0_i_685_n_0),
        .I2(ram_reg_bram_0_i_686_n_0),
        .I3(ram_reg_bram_0_i_690_n_0),
        .I4(ram_reg_bram_0_i_691_n_0),
        .I5(ram_reg_bram_0_i_692_n_0),
        .O(ram_reg_bram_0_i_311_n_0));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_bram_0_i_312
       (.I0(ap_CS_fsm_state49),
        .I1(ap_CS_fsm_state48),
        .I2(ap_CS_fsm_state50),
        .I3(ap_CS_fsm_state59),
        .O(ram_reg_bram_0_i_312_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF4FFF)) 
    ram_reg_bram_0_i_313
       (.I0(ram_reg_bram_0_i_301_n_0),
        .I1(ram_reg_bram_0_i_302_n_0),
        .I2(ram_reg_bram_0_i_309_n_0),
        .I3(ram_reg_bram_0_i_299_n_0),
        .I4(ap_CS_fsm_state53),
        .I5(ap_CS_fsm_state51),
        .O(ram_reg_bram_0_i_313_n_0));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    ram_reg_bram_0_i_314
       (.I0(ap_CS_fsm_state29),
        .I1(ap_CS_fsm_state30),
        .I2(ap_CS_fsm_state31),
        .I3(ap_CS_fsm_state34),
        .I4(ram_reg_bram_0_i_693_n_0),
        .O(ram_reg_bram_0_i_314_n_0));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAA0002)) 
    ram_reg_bram_0_i_315
       (.I0(ram_reg_bram_0_i_694_n_0),
        .I1(ap_CS_fsm_state17),
        .I2(ap_CS_fsm_state18),
        .I3(ram_reg_bram_0_i_695_n_0),
        .I4(ram_reg_bram_0_i_696_n_0),
        .I5(ram_reg_bram_0_i_697_n_0),
        .O(ram_reg_bram_0_i_315_n_0));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ram_reg_bram_0_i_316
       (.I0(ap_CS_fsm_state28),
        .I1(ap_CS_fsm_state26),
        .I2(ap_CS_fsm_state87),
        .I3(ap_CS_fsm_state27),
        .I4(ap_CS_fsm_state25),
        .O(ram_reg_bram_0_i_316_n_0));
  LUT6 #(
    .INIT(64'h5400FFFFFFFFFFFF)) 
    ram_reg_bram_0_i_317
       (.I0(ap_CS_fsm_state34),
        .I1(ap_CS_fsm_state33),
        .I2(ap_CS_fsm_state32),
        .I3(ram_reg_bram_0_i_693_n_0),
        .I4(ram_reg_bram_0_i_302_n_0),
        .I5(ram_reg_bram_0_i_257_n_0),
        .O(ram_reg_bram_0_i_317_n_0));
  LUT6 #(
    .INIT(64'hEFEEEFEEEFEEEFEF)) 
    ram_reg_bram_0_i_318
       (.I0(ram_reg_bram_0_i_698_n_0),
        .I1(ap_CS_fsm_state54),
        .I2(ap_CS_fsm_state53),
        .I3(ap_CS_fsm_state52),
        .I4(ap_CS_fsm_state51),
        .I5(ram_reg_bram_0_i_90_n_0),
        .O(ram_reg_bram_0_i_318_n_0));
  LUT6 #(
    .INIT(64'hEFEFEFEEFFFFFFFF)) 
    ram_reg_bram_0_i_319
       (.I0(ram_reg_bram_0_i_352_n_0),
        .I1(ram_reg_bram_0_i_648_n_0),
        .I2(ap_CS_fsm_state39),
        .I3(CEA1),
        .I4(ap_CS_fsm_state38),
        .I5(ram_reg_bram_0_i_699_n_0),
        .O(ram_reg_bram_0_i_319_n_0));
  LUT5 #(
    .INIT(32'hE2FFE2E2)) 
    ram_reg_bram_0_i_32
       (.I0(ram_reg_bram_0_i_171_n_0),
        .I1(ap_CS_fsm_state87),
        .I2(ram_reg_bram_0_26[0]),
        .I3(ram_reg_bram_0_i_172_n_0),
        .I4(ram_reg_bram_0_i_128_n_0),
        .O(ram_reg_bram_0_i_32_n_0));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_bram_0_i_320
       (.I0(ap_CS_fsm_state30),
        .I1(ap_CS_fsm_state28),
        .O(ram_reg_bram_0_i_320_n_0));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_bram_0_i_321
       (.I0(ap_CS_fsm_state31),
        .I1(ap_CS_fsm_state33),
        .O(ram_reg_bram_0_i_321_n_0));
  LUT6 #(
    .INIT(64'hBBBBBBBBAAABAAAA)) 
    ram_reg_bram_0_i_322
       (.I0(ram_reg_bram_0_i_700_n_0),
        .I1(ram_reg_bram_0_i_701_n_0),
        .I2(ap_CS_fsm_state18),
        .I3(ram_reg_bram_0_i_702_n_0),
        .I4(ram_reg_bram_0_i_703_n_0),
        .I5(ram_reg_bram_0_i_704_n_0),
        .O(ram_reg_bram_0_i_322_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0004)) 
    ram_reg_bram_0_i_323
       (.I0(ap_CS_fsm_state30),
        .I1(ap_CS_fsm_state29),
        .I2(ap_CS_fsm_state31),
        .I3(ap_CS_fsm_state33),
        .I4(ram_reg_bram_0_i_705_n_0),
        .I5(ram_reg_bram_0_i_706_n_0),
        .O(ram_reg_bram_0_i_323_n_0));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT5 #(
    .INIT(32'hFFFFFFF4)) 
    ram_reg_bram_0_i_324
       (.I0(ram_reg_bram_0_i_707_n_0),
        .I1(ram_reg_bram_0_i_699_n_0),
        .I2(ap_CS_fsm_state53),
        .I3(ap_CS_fsm_state56),
        .I4(ap_CS_fsm_state52),
        .O(ram_reg_bram_0_i_324_n_0));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_bram_0_i_325
       (.I0(ap_CS_fsm_state57),
        .I1(ap_CS_fsm_state60),
        .O(ram_reg_bram_0_i_325_n_0));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_bram_0_i_326
       (.I0(ap_CS_fsm_state15),
        .I1(ap_CS_fsm_state75),
        .I2(ap_CS_fsm_state77),
        .I3(ap_CS_fsm_state14),
        .O(ram_reg_bram_0_i_326_n_0));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    ram_reg_bram_0_i_327
       (.I0(ap_CS_fsm_state27),
        .I1(ap_CS_fsm_state87),
        .I2(ap_CS_fsm_state26),
        .O(ram_reg_bram_0_i_327_n_0));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_bram_0_i_328
       (.I0(ap_CS_fsm_state67),
        .I1(ap_CS_fsm_state7),
        .I2(ap_CS_fsm_state68),
        .I3(ap_CS_fsm_state6),
        .O(ram_reg_bram_0_i_328_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_bram_0_i_329
       (.I0(ram_reg_bram_0_i_708_n_0),
        .I1(ram_reg_bram_0_i_709_n_0),
        .I2(ap_CS_fsm_state70),
        .I3(ap_CS_fsm_state65),
        .I4(ap_CS_fsm_state80),
        .I5(ap_CS_fsm_state42),
        .O(ram_reg_bram_0_i_329_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF510000)) 
    ram_reg_bram_0_i_33
       (.I0(ram_reg_bram_0_i_173_n_0),
        .I1(ap_CS_fsm_state60),
        .I2(ram_reg_bram_0_27[15]),
        .I3(ram_reg_bram_0_i_174_n_0),
        .I4(ram_reg_bram_0_i_175_n_0),
        .I5(ram_reg_bram_0_i_176_n_0),
        .O(ram_reg_bram_0_i_33_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_bram_0_i_330
       (.I0(ram_reg_bram_0_i_710_n_0),
        .I1(ram_reg_bram_0_i_76_0[1]),
        .I2(ap_CS_fsm_state3),
        .I3(ap_CS_fsm_state76),
        .I4(ap_CS_fsm_state44),
        .I5(ram_reg_bram_0_i_706_n_0),
        .O(ram_reg_bram_0_i_330_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFE0)) 
    ram_reg_bram_0_i_331
       (.I0(ap_CS_fsm_state88),
        .I1(ap_CS_fsm_state47),
        .I2(ram_reg_bram_0_i_309_n_0),
        .I3(ap_CS_fsm_state59),
        .I4(ap_CS_fsm_state50),
        .I5(ap_CS_fsm_state51),
        .O(ram_reg_bram_0_i_331_n_0));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ram_reg_bram_0_i_332
       (.I0(ram_reg_bram_0_i_711_n_0),
        .I1(ap_CS_fsm_state34),
        .I2(ap_CS_fsm_state71),
        .I3(ap_CS_fsm_state35),
        .I4(CEA1),
        .O(ram_reg_bram_0_i_332_n_0));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_bram_0_i_333
       (.I0(ap_CS_fsm_state26),
        .I1(ap_CS_fsm_state87),
        .O(ram_reg_bram_0_i_333_n_0));
  LUT6 #(
    .INIT(64'h555555555555FF75)) 
    ram_reg_bram_0_i_334
       (.I0(ram_reg_bram_0_i_712_n_0),
        .I1(ram_reg_bram_0_i_713_n_0),
        .I2(ram_reg_bram_0_i_714_n_0),
        .I3(ram_reg_bram_0_i_715_n_0),
        .I4(ap_CS_fsm_state17),
        .I5(ram_reg_bram_0_i_702_n_0),
        .O(ram_reg_bram_0_i_334_n_0));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'h02)) 
    ram_reg_bram_0_i_335
       (.I0(ap_CS_fsm_state23),
        .I1(ap_CS_fsm_state25),
        .I2(ap_CS_fsm_state24),
        .O(ram_reg_bram_0_i_335_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0040)) 
    ram_reg_bram_0_i_336
       (.I0(ram_reg_bram_0_i_716_n_0),
        .I1(ap_CS_fsm_state20),
        .I2(ram_reg_bram_0_i_333_n_0),
        .I3(ap_CS_fsm_state22),
        .I4(ram_reg_bram_0_i_717_n_0),
        .I5(ap_CS_fsm_state27),
        .O(ram_reg_bram_0_i_336_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFDFDD)) 
    ram_reg_bram_0_i_337
       (.I0(ram_reg_bram_0_i_301_n_0),
        .I1(ap_CS_fsm_state41),
        .I2(CEA1),
        .I3(ap_CS_fsm_state36),
        .I4(ap_CS_fsm_state38),
        .I5(ram_reg_bram_0_i_660_n_0),
        .O(ram_reg_bram_0_i_337_n_0));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_338
       (.I0(ap_CS_fsm_state56),
        .I1(ap_CS_fsm_state57),
        .O(ram_reg_bram_0_i_338_n_0));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_bram_0_i_339
       (.I0(ap_CS_fsm_state57),
        .I1(ap_CS_fsm_state55),
        .O(ram_reg_bram_0_i_339_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFDCD0000)) 
    ram_reg_bram_0_i_34
       (.I0(ram_reg_bram_0_i_177_n_0),
        .I1(ram_reg_bram_0_i_178_n_0),
        .I2(ap_CS_fsm_state60),
        .I3(ram_reg_bram_0_27[14]),
        .I4(ram_reg_bram_0_i_175_n_0),
        .I5(ram_reg_bram_0_i_179_n_0),
        .O(ram_reg_bram_0_i_34_n_0));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_bram_0_i_340
       (.I0(ap_CS_fsm_state76),
        .I1(ap_CS_fsm_state74),
        .O(ram_reg_bram_0_i_340_n_0));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_bram_0_i_341
       (.I0(ap_CS_fsm_state63),
        .I1(ap_CS_fsm_state58),
        .I2(ap_CS_fsm_state60),
        .I3(ap_CS_fsm_state57),
        .O(ram_reg_bram_0_i_341_n_0));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT5 #(
    .INIT(32'hFFFFFF10)) 
    ram_reg_bram_0_i_342
       (.I0(ap_CS_fsm_state40),
        .I1(ap_CS_fsm_state39),
        .I2(ap_CS_fsm_state38),
        .I3(ap_CS_fsm_state41),
        .I4(ap_CS_fsm_state42),
        .O(ram_reg_bram_0_i_342_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEEEFFFE)) 
    ram_reg_bram_0_i_343
       (.I0(ap_CS_fsm_state71),
        .I1(ap_CS_fsm_state35),
        .I2(ap_CS_fsm_state29),
        .I3(ap_CS_fsm_state30),
        .I4(ram_reg_bram_0_i_718_n_0),
        .I5(ap_CS_fsm_state33),
        .O(ram_reg_bram_0_i_343_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000EFEE)) 
    ram_reg_bram_0_i_344
       (.I0(ap_CS_fsm_state87),
        .I1(ap_CS_fsm_state26),
        .I2(ram_reg_bram_0_i_719_n_0),
        .I3(ram_reg_bram_0_i_720_n_0),
        .I4(ap_CS_fsm_state27),
        .I5(ram_reg_bram_0_i_721_n_0),
        .O(ram_reg_bram_0_i_344_n_0));
  LUT6 #(
    .INIT(64'hFEFEFEFFFEFEFEFE)) 
    ram_reg_bram_0_i_345
       (.I0(ap_CS_fsm_state36),
        .I1(CEA1),
        .I2(ram_reg_bram_0_i_660_n_0),
        .I3(ap_CS_fsm_state35),
        .I4(ap_CS_fsm_state71),
        .I5(ap_CS_fsm_state34),
        .O(ram_reg_bram_0_i_345_n_0));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    ram_reg_bram_0_i_346
       (.I0(ap_CS_fsm_state56),
        .I1(ap_CS_fsm_state53),
        .I2(ap_CS_fsm_state54),
        .I3(ap_CS_fsm_state55),
        .O(ram_reg_bram_0_i_346_n_0));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_347
       (.I0(ap_CS_fsm_state64),
        .I1(ap_CS_fsm_state65),
        .O(ram_reg_bram_0_i_347_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFF4FFFF)) 
    ram_reg_bram_0_i_348
       (.I0(ram_reg_bram_0_i_722_n_0),
        .I1(ram_reg_bram_0_i_723_n_0),
        .I2(ram_reg_bram_0_i_717_n_0),
        .I3(ap_CS_fsm_state22),
        .I4(ram_reg_bram_0_i_333_n_0),
        .I5(ram_reg_bram_0_i_308_n_0),
        .O(ram_reg_bram_0_i_348_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_bram_0_i_349
       (.I0(ap_CS_fsm_state19),
        .I1(ap_CS_fsm_state17),
        .I2(ap_CS_fsm_state8),
        .I3(ap_CS_fsm_state49),
        .I4(ram_reg_bram_0_i_724_n_0),
        .I5(ram_reg_bram_0_i_725_n_0),
        .O(ram_reg_bram_0_i_349_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF510000)) 
    ram_reg_bram_0_i_35
       (.I0(ram_reg_bram_0_i_180_n_0),
        .I1(ap_CS_fsm_state60),
        .I2(ram_reg_bram_0_27[13]),
        .I3(ram_reg_bram_0_i_181_n_0),
        .I4(ram_reg_bram_0_i_175_n_0),
        .I5(ram_reg_bram_0_i_182_n_0),
        .O(ram_reg_bram_0_i_35_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ram_reg_bram_0_i_350
       (.I0(ram_reg_bram_0_i_726_n_0),
        .I1(ap_CS_fsm_state34),
        .I2(ap_CS_fsm_state65),
        .I3(ap_CS_fsm_state52),
        .I4(ap_CS_fsm_state74),
        .O(ram_reg_bram_0_i_350_n_0));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    ram_reg_bram_0_i_351
       (.I0(ap_CS_fsm_state77),
        .I1(ap_CS_fsm_state14),
        .I2(ap_CS_fsm_state16),
        .I3(ap_CS_fsm_state73),
        .O(ram_reg_bram_0_i_351_n_0));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_bram_0_i_352
       (.I0(ap_CS_fsm_state43),
        .I1(E),
        .O(ram_reg_bram_0_i_352_n_0));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT3 #(
    .INIT(8'h01)) 
    ram_reg_bram_0_i_353
       (.I0(ap_CS_fsm_state47),
        .I1(ap_CS_fsm_state48),
        .I2(ap_CS_fsm_state46),
        .O(ram_reg_bram_0_i_353_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF4440FFFF)) 
    ram_reg_bram_0_i_354
       (.I0(ap_CS_fsm_state17),
        .I1(ram_reg_bram_0_i_692_n_0),
        .I2(ram_reg_bram_0_i_691_n_0),
        .I3(ram_reg_bram_0_i_690_n_0),
        .I4(ram_reg_bram_0_i_712_n_0),
        .I5(ap_CS_fsm_state20),
        .O(ram_reg_bram_0_i_354_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_bram_0_i_355
       (.I0(ram_reg_bram_0_i_706_n_0),
        .I1(ap_CS_fsm_state38),
        .I2(ram_reg_bram_0_i_727_n_0),
        .I3(ram_reg_bram_0_i_717_n_0),
        .I4(ram_reg_bram_0_i_352_n_0),
        .I5(ap_CS_fsm_state41),
        .O(ram_reg_bram_0_i_355_n_0));
  LUT6 #(
    .INIT(64'hCFDDCFDDCFDDCCDD)) 
    ram_reg_bram_0_i_356
       (.I0(ram_reg_bram_0_28[15]),
        .I1(ram_reg_bram_0_i_728_n_0),
        .I2(ram_reg_bram_0_i_729_n_0),
        .I3(ram_reg_bram_0_i_325_n_0),
        .I4(ram_reg_bram_0_i_730_n_0),
        .I5(ram_reg_bram_0_i_731_n_0),
        .O(ram_reg_bram_0_i_356_n_0));
  LUT6 #(
    .INIT(64'hFA0AFA0AFC0CF000)) 
    ram_reg_bram_0_i_357
       (.I0(p_reg_reg_i_41_0[15]),
        .I1(ram_reg_bram_0_i_127_3[15]),
        .I2(ap_CS_fsm_state50),
        .I3(ram_reg_bram_0_i_127_1[15]),
        .I4(ap_CS_fsm_state47),
        .I5(ram_reg_bram_0_i_724_n_0),
        .O(ram_reg_bram_0_i_357_n_0));
  LUT6 #(
    .INIT(64'hFF004E4E00000000)) 
    ram_reg_bram_0_i_358
       (.I0(ram_reg_bram_0_i_732_n_0),
        .I1(ram_reg_bram_0_i_127_2[15]),
        .I2(ram_reg_bram_0_i_733_n_0),
        .I3(ram_reg_bram_0_i_127_0[15]),
        .I4(ap_CS_fsm_state46),
        .I5(ram_reg_bram_0_i_477_n_0),
        .O(ram_reg_bram_0_i_358_n_0));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'hFFFFFFF4)) 
    ram_reg_bram_0_i_359
       (.I0(ram_reg_bram_0_i_734_n_0),
        .I1(ram_reg_bram_0_i_735_n_0),
        .I2(ap_CS_fsm_state32),
        .I3(ap_CS_fsm_state33),
        .I4(ap_CS_fsm_state34),
        .O(ram_reg_bram_0_i_359_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFDCD0000)) 
    ram_reg_bram_0_i_36
       (.I0(ram_reg_bram_0_i_183_n_0),
        .I1(ram_reg_bram_0_i_184_n_0),
        .I2(ap_CS_fsm_state60),
        .I3(ram_reg_bram_0_27[12]),
        .I4(ram_reg_bram_0_i_175_n_0),
        .I5(ram_reg_bram_0_i_185_n_0),
        .O(ram_reg_bram_0_i_36_n_0));
  LUT6 #(
    .INIT(64'h00000F77FFFF0F77)) 
    ram_reg_bram_0_i_360
       (.I0(ap_CS_fsm_state32),
        .I1(ram_reg_bram_0_i_176_2[15]),
        .I2(ram_reg_bram_0_i_127_5[15]),
        .I3(ap_CS_fsm_state33),
        .I4(ap_CS_fsm_state34),
        .I5(ram_reg_bram_0_i_127_4[15]),
        .O(ram_reg_bram_0_i_360_n_0));
  LUT6 #(
    .INIT(64'h0000001000000000)) 
    ram_reg_bram_0_i_361
       (.I0(ap_CS_fsm_state40),
        .I1(ap_CS_fsm_state68),
        .I2(ram_reg_bram_0_i_736_n_0),
        .I3(ram_reg_bram_0_i_737_n_0),
        .I4(ap_CS_fsm_state46),
        .I5(ram_reg_bram_0_i_477_n_0),
        .O(ram_reg_bram_0_i_361_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFDF)) 
    ram_reg_bram_0_i_362
       (.I0(ram_reg_bram_0_i_738_n_0),
        .I1(ap_CS_fsm_state61),
        .I2(ram_reg_bram_0_i_325_n_0),
        .I3(ram_reg_bram_0_i_728_n_0),
        .I4(ap_CS_fsm_state51),
        .I5(ram_reg_bram_0_i_293_n_0),
        .O(ram_reg_bram_0_i_362_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFB)) 
    ram_reg_bram_0_i_363
       (.I0(ap_CS_fsm_state83),
        .I1(ram_reg_bram_0_i_739_n_0),
        .I2(ram_reg_bram_0_i_436_n_0),
        .I3(ap_CS_fsm_state77),
        .I4(ap_CS_fsm_state78),
        .I5(ap_CS_fsm_state76),
        .O(ram_reg_bram_0_i_363_n_0));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT3 #(
    .INIT(8'h01)) 
    ram_reg_bram_0_i_364
       (.I0(ap_CS_fsm_state74),
        .I1(ap_CS_fsm_state73),
        .I2(ap_CS_fsm_state75),
        .O(ram_reg_bram_0_i_364_n_0));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    ram_reg_bram_0_i_365
       (.I0(ap_CS_fsm_state72),
        .I1(ap_CS_fsm_state71),
        .I2(ap_CS_fsm_state67),
        .O(ram_reg_bram_0_i_365_n_0));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    ram_reg_bram_0_i_366
       (.I0(ram_reg_bram_0_i_129_0[15]),
        .I1(ap_CS_fsm_state86),
        .I2(ram_reg_bram_0_i_129_1[15]),
        .I3(ap_CS_fsm_state85),
        .I4(ap_CS_fsm_state84),
        .I5(ram_reg_bram_0_i_129_2[15]),
        .O(ram_reg_bram_0_i_366_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF7000)) 
    ram_reg_bram_0_i_367
       (.I0(ram_reg_bram_0_i_490_0[15]),
        .I1(ap_CS_fsm_state78),
        .I2(ram_reg_bram_0_i_433_n_0),
        .I3(ram_reg_bram_0_i_740_n_0),
        .I4(ram_reg_bram_0_i_741_n_0),
        .I5(ram_reg_bram_0_i_436_n_0),
        .O(ram_reg_bram_0_i_367_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF100)) 
    ram_reg_bram_0_i_368
       (.I0(ram_reg_bram_0_i_742_n_0),
        .I1(ram_reg_bram_0_i_365_n_0),
        .I2(ram_reg_bram_0_i_743_n_0),
        .I3(ram_reg_bram_0_i_364_n_0),
        .I4(ram_reg_bram_0_i_744_n_0),
        .I5(ram_reg_bram_0_i_363_n_0),
        .O(ram_reg_bram_0_i_368_n_0));
  LUT6 #(
    .INIT(64'hFA0AFA0AFC0CF000)) 
    ram_reg_bram_0_i_369
       (.I0(p_reg_reg_i_41_0[14]),
        .I1(ram_reg_bram_0_i_127_3[14]),
        .I2(ap_CS_fsm_state50),
        .I3(ram_reg_bram_0_i_127_1[14]),
        .I4(ap_CS_fsm_state47),
        .I5(ram_reg_bram_0_i_724_n_0),
        .O(ram_reg_bram_0_i_369_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF0D0000)) 
    ram_reg_bram_0_i_37
       (.I0(ap_CS_fsm_state60),
        .I1(ram_reg_bram_0_27[11]),
        .I2(ram_reg_bram_0_i_186_n_0),
        .I3(ram_reg_bram_0_i_187_n_0),
        .I4(ram_reg_bram_0_i_175_n_0),
        .I5(ram_reg_bram_0_i_188_n_0),
        .O(ram_reg_bram_0_i_37_n_0));
  LUT6 #(
    .INIT(64'hFF004E4E00000000)) 
    ram_reg_bram_0_i_370
       (.I0(ram_reg_bram_0_i_732_n_0),
        .I1(ram_reg_bram_0_i_127_2[14]),
        .I2(ram_reg_bram_0_i_745_n_0),
        .I3(ram_reg_bram_0_i_127_0[14]),
        .I4(ap_CS_fsm_state46),
        .I5(ram_reg_bram_0_i_477_n_0),
        .O(ram_reg_bram_0_i_370_n_0));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT5 #(
    .INIT(32'hFFFFFFF4)) 
    ram_reg_bram_0_i_371
       (.I0(ram_reg_bram_0_i_746_n_0),
        .I1(ram_reg_bram_0_i_747_n_0),
        .I2(ap_CS_fsm_state32),
        .I3(ap_CS_fsm_state33),
        .I4(ap_CS_fsm_state34),
        .O(ram_reg_bram_0_i_371_n_0));
  LUT6 #(
    .INIT(64'h00000F77FFFF0F77)) 
    ram_reg_bram_0_i_372
       (.I0(ap_CS_fsm_state32),
        .I1(ram_reg_bram_0_i_176_2[14]),
        .I2(ram_reg_bram_0_i_127_5[14]),
        .I3(ap_CS_fsm_state33),
        .I4(ap_CS_fsm_state34),
        .I5(ram_reg_bram_0_i_127_4[14]),
        .O(ram_reg_bram_0_i_372_n_0));
  LUT6 #(
    .INIT(64'hCFDDCFDDCFDDCCDD)) 
    ram_reg_bram_0_i_373
       (.I0(ram_reg_bram_0_28[14]),
        .I1(ram_reg_bram_0_i_728_n_0),
        .I2(ram_reg_bram_0_i_748_n_0),
        .I3(ram_reg_bram_0_i_325_n_0),
        .I4(ram_reg_bram_0_i_730_n_0),
        .I5(ram_reg_bram_0_i_749_n_0),
        .O(ram_reg_bram_0_i_373_n_0));
  LUT6 #(
    .INIT(64'hCCCCAFA0CCCCA0A0)) 
    ram_reg_bram_0_i_374
       (.I0(ram_reg_bram_0_i_368_3[14]),
        .I1(ram_reg_bram_0_i_368_4[14]),
        .I2(ap_CS_fsm_state74),
        .I3(ap_CS_fsm_state73),
        .I4(ap_CS_fsm_state75),
        .I5(ram_reg_bram_0_i_368_5[14]),
        .O(ram_reg_bram_0_i_374_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF54)) 
    ram_reg_bram_0_i_375
       (.I0(ram_reg_bram_0_i_750_n_0),
        .I1(ram_reg_bram_0_i_365_n_0),
        .I2(ram_reg_bram_0_i_751_n_0),
        .I3(ap_CS_fsm_state75),
        .I4(ap_CS_fsm_state73),
        .I5(ap_CS_fsm_state74),
        .O(ram_reg_bram_0_i_375_n_0));
  LUT5 #(
    .INIT(32'h0000EEFE)) 
    ram_reg_bram_0_i_376
       (.I0(ram_reg_bram_0_i_436_n_0),
        .I1(ram_reg_bram_0_i_752_n_0),
        .I2(ram_reg_bram_0_i_433_n_0),
        .I3(ram_reg_bram_0_i_753_n_0),
        .I4(ram_reg_bram_0_i_754_n_0),
        .O(ram_reg_bram_0_i_376_n_0));
  LUT6 #(
    .INIT(64'hFA0AFA0AFC0CF000)) 
    ram_reg_bram_0_i_377
       (.I0(p_reg_reg_i_41_0[13]),
        .I1(ram_reg_bram_0_i_127_3[13]),
        .I2(ap_CS_fsm_state50),
        .I3(ram_reg_bram_0_i_127_1[13]),
        .I4(ap_CS_fsm_state47),
        .I5(ram_reg_bram_0_i_724_n_0),
        .O(ram_reg_bram_0_i_377_n_0));
  LUT6 #(
    .INIT(64'h2A2A0AAAAAAAAAAA)) 
    ram_reg_bram_0_i_378
       (.I0(ram_reg_bram_0_i_755_n_0),
        .I1(ram_reg_bram_0_i_756_n_0),
        .I2(ram_reg_bram_0_i_641_n_0),
        .I3(A[13]),
        .I4(ram_reg_bram_0_i_757_n_0),
        .I5(ram_reg_bram_0_i_758_n_0),
        .O(ram_reg_bram_0_i_378_n_0));
  LUT6 #(
    .INIT(64'h00FFB1B1FFFFFFFF)) 
    ram_reg_bram_0_i_379
       (.I0(ram_reg_bram_0_i_732_n_0),
        .I1(ram_reg_bram_0_i_127_2[13]),
        .I2(ram_reg_bram_0_i_759_n_0),
        .I3(ram_reg_bram_0_i_127_0[13]),
        .I4(ap_CS_fsm_state46),
        .I5(ram_reg_bram_0_i_477_n_0),
        .O(ram_reg_bram_0_i_379_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF0D0000)) 
    ram_reg_bram_0_i_38
       (.I0(ap_CS_fsm_state60),
        .I1(ram_reg_bram_0_27[10]),
        .I2(ram_reg_bram_0_i_189_n_0),
        .I3(ram_reg_bram_0_i_190_n_0),
        .I4(ram_reg_bram_0_i_175_n_0),
        .I5(ram_reg_bram_0_i_191_n_0),
        .O(ram_reg_bram_0_i_38_n_0));
  LUT6 #(
    .INIT(64'hCFDDCFDDCFDDCCDD)) 
    ram_reg_bram_0_i_380
       (.I0(ram_reg_bram_0_28[13]),
        .I1(ram_reg_bram_0_i_728_n_0),
        .I2(ram_reg_bram_0_i_760_n_0),
        .I3(ram_reg_bram_0_i_325_n_0),
        .I4(ram_reg_bram_0_i_730_n_0),
        .I5(ram_reg_bram_0_i_761_n_0),
        .O(ram_reg_bram_0_i_380_n_0));
  LUT5 #(
    .INIT(32'hFFFF1011)) 
    ram_reg_bram_0_i_381
       (.I0(ram_reg_bram_0_i_436_n_0),
        .I1(ram_reg_bram_0_i_762_n_0),
        .I2(ram_reg_bram_0_i_763_n_0),
        .I3(ram_reg_bram_0_i_433_n_0),
        .I4(ram_reg_bram_0_i_764_n_0),
        .O(ram_reg_bram_0_i_381_n_0));
  LUT6 #(
    .INIT(64'hCCCCAFA0CCCCA0A0)) 
    ram_reg_bram_0_i_382
       (.I0(ram_reg_bram_0_i_368_3[13]),
        .I1(ram_reg_bram_0_i_368_4[13]),
        .I2(ap_CS_fsm_state74),
        .I3(ap_CS_fsm_state73),
        .I4(ap_CS_fsm_state75),
        .I5(ram_reg_bram_0_i_368_5[13]),
        .O(ram_reg_bram_0_i_382_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF54)) 
    ram_reg_bram_0_i_383
       (.I0(ram_reg_bram_0_i_765_n_0),
        .I1(ram_reg_bram_0_i_365_n_0),
        .I2(ram_reg_bram_0_i_766_n_0),
        .I3(ap_CS_fsm_state75),
        .I4(ap_CS_fsm_state73),
        .I5(ap_CS_fsm_state74),
        .O(ram_reg_bram_0_i_383_n_0));
  LUT6 #(
    .INIT(64'hFA0AFA0AFC0CF000)) 
    ram_reg_bram_0_i_384
       (.I0(p_reg_reg_i_41_0[12]),
        .I1(ram_reg_bram_0_i_127_3[12]),
        .I2(ap_CS_fsm_state50),
        .I3(ram_reg_bram_0_i_127_1[12]),
        .I4(ap_CS_fsm_state47),
        .I5(ram_reg_bram_0_i_724_n_0),
        .O(ram_reg_bram_0_i_384_n_0));
  LUT6 #(
    .INIT(64'hFF004E4E00000000)) 
    ram_reg_bram_0_i_385
       (.I0(ram_reg_bram_0_i_732_n_0),
        .I1(ram_reg_bram_0_i_127_2[12]),
        .I2(ram_reg_bram_0_i_767_n_0),
        .I3(ram_reg_bram_0_i_127_0[12]),
        .I4(ap_CS_fsm_state46),
        .I5(ram_reg_bram_0_i_477_n_0),
        .O(ram_reg_bram_0_i_385_n_0));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'hFFFFFFF4)) 
    ram_reg_bram_0_i_386
       (.I0(ram_reg_bram_0_i_768_n_0),
        .I1(ram_reg_bram_0_i_769_n_0),
        .I2(ap_CS_fsm_state32),
        .I3(ap_CS_fsm_state33),
        .I4(ap_CS_fsm_state34),
        .O(ram_reg_bram_0_i_386_n_0));
  LUT6 #(
    .INIT(64'h00000F77FFFF0F77)) 
    ram_reg_bram_0_i_387
       (.I0(ap_CS_fsm_state32),
        .I1(ram_reg_bram_0_i_176_2[12]),
        .I2(ram_reg_bram_0_i_127_5[12]),
        .I3(ap_CS_fsm_state33),
        .I4(ap_CS_fsm_state34),
        .I5(ram_reg_bram_0_i_127_4[12]),
        .O(ram_reg_bram_0_i_387_n_0));
  LUT6 #(
    .INIT(64'hCFDDCFDDCFDDCCDD)) 
    ram_reg_bram_0_i_388
       (.I0(ram_reg_bram_0_28[12]),
        .I1(ram_reg_bram_0_i_728_n_0),
        .I2(ram_reg_bram_0_i_770_n_0),
        .I3(ram_reg_bram_0_i_325_n_0),
        .I4(ram_reg_bram_0_i_730_n_0),
        .I5(ram_reg_bram_0_i_771_n_0),
        .O(ram_reg_bram_0_i_388_n_0));
  LUT6 #(
    .INIT(64'hCCCCAFA0CCCCA0A0)) 
    ram_reg_bram_0_i_389
       (.I0(ram_reg_bram_0_i_368_3[12]),
        .I1(ram_reg_bram_0_i_368_4[12]),
        .I2(ap_CS_fsm_state74),
        .I3(ap_CS_fsm_state73),
        .I4(ap_CS_fsm_state75),
        .I5(ram_reg_bram_0_i_368_5[12]),
        .O(ram_reg_bram_0_i_389_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFDCD0000)) 
    ram_reg_bram_0_i_39
       (.I0(ram_reg_bram_0_i_192_n_0),
        .I1(ram_reg_bram_0_i_193_n_0),
        .I2(ap_CS_fsm_state60),
        .I3(ram_reg_bram_0_27[9]),
        .I4(ram_reg_bram_0_i_175_n_0),
        .I5(ram_reg_bram_0_i_194_n_0),
        .O(ram_reg_bram_0_i_39_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF54)) 
    ram_reg_bram_0_i_390
       (.I0(ram_reg_bram_0_i_772_n_0),
        .I1(ram_reg_bram_0_i_365_n_0),
        .I2(ram_reg_bram_0_i_773_n_0),
        .I3(ap_CS_fsm_state75),
        .I4(ap_CS_fsm_state73),
        .I5(ap_CS_fsm_state74),
        .O(ram_reg_bram_0_i_390_n_0));
  LUT5 #(
    .INIT(32'h0000EEFE)) 
    ram_reg_bram_0_i_391
       (.I0(ram_reg_bram_0_i_436_n_0),
        .I1(ram_reg_bram_0_i_774_n_0),
        .I2(ram_reg_bram_0_i_433_n_0),
        .I3(ram_reg_bram_0_i_775_n_0),
        .I4(ram_reg_bram_0_i_776_n_0),
        .O(ram_reg_bram_0_i_391_n_0));
  LUT6 #(
    .INIT(64'hCFDDCFDDCFDDCCDD)) 
    ram_reg_bram_0_i_392
       (.I0(ram_reg_bram_0_28[11]),
        .I1(ram_reg_bram_0_i_728_n_0),
        .I2(ram_reg_bram_0_i_777_n_0),
        .I3(ram_reg_bram_0_i_325_n_0),
        .I4(ram_reg_bram_0_i_730_n_0),
        .I5(ram_reg_bram_0_i_778_n_0),
        .O(ram_reg_bram_0_i_392_n_0));
  LUT6 #(
    .INIT(64'hFA0AFA0AFC0CF000)) 
    ram_reg_bram_0_i_393
       (.I0(p_reg_reg_i_41_0[11]),
        .I1(ram_reg_bram_0_i_127_3[11]),
        .I2(ap_CS_fsm_state50),
        .I3(ram_reg_bram_0_i_127_1[11]),
        .I4(ap_CS_fsm_state47),
        .I5(ram_reg_bram_0_i_724_n_0),
        .O(ram_reg_bram_0_i_393_n_0));
  LUT6 #(
    .INIT(64'hFF004E4E00000000)) 
    ram_reg_bram_0_i_394
       (.I0(ram_reg_bram_0_i_732_n_0),
        .I1(ram_reg_bram_0_i_127_2[11]),
        .I2(ram_reg_bram_0_i_779_n_0),
        .I3(ram_reg_bram_0_i_127_0[11]),
        .I4(ap_CS_fsm_state46),
        .I5(ram_reg_bram_0_i_477_n_0),
        .O(ram_reg_bram_0_i_394_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFF4)) 
    ram_reg_bram_0_i_395
       (.I0(ram_reg_bram_0_i_780_n_0),
        .I1(ram_reg_bram_0_i_781_n_0),
        .I2(ap_CS_fsm_state32),
        .I3(ap_CS_fsm_state33),
        .I4(ap_CS_fsm_state34),
        .O(ram_reg_bram_0_i_395_n_0));
  LUT6 #(
    .INIT(64'h00000F77FFFF0F77)) 
    ram_reg_bram_0_i_396
       (.I0(ap_CS_fsm_state32),
        .I1(ram_reg_bram_0_i_176_2[11]),
        .I2(ram_reg_bram_0_i_127_5[11]),
        .I3(ap_CS_fsm_state33),
        .I4(ap_CS_fsm_state34),
        .I5(ram_reg_bram_0_i_127_4[11]),
        .O(ram_reg_bram_0_i_396_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF100)) 
    ram_reg_bram_0_i_397
       (.I0(ram_reg_bram_0_i_782_n_0),
        .I1(ram_reg_bram_0_i_365_n_0),
        .I2(ram_reg_bram_0_i_783_n_0),
        .I3(ram_reg_bram_0_i_784_n_0),
        .I4(ram_reg_bram_0_i_785_n_0),
        .I5(ram_reg_bram_0_i_363_n_0),
        .O(ram_reg_bram_0_i_397_n_0));
  LUT6 #(
    .INIT(64'h000000000000FFD5)) 
    ram_reg_bram_0_i_398
       (.I0(ram_reg_bram_0_i_433_n_0),
        .I1(ram_reg_bram_0_i_490_0[11]),
        .I2(ap_CS_fsm_state78),
        .I3(ram_reg_bram_0_i_786_n_0),
        .I4(ram_reg_bram_0_i_787_n_0),
        .I5(ram_reg_bram_0_i_436_n_0),
        .O(ram_reg_bram_0_i_398_n_0));
  LUT6 #(
    .INIT(64'h4744477747774777)) 
    ram_reg_bram_0_i_399
       (.I0(ram_reg_bram_0_i_129_0[11]),
        .I1(ap_CS_fsm_state86),
        .I2(ram_reg_bram_0_i_129_1[11]),
        .I3(ap_CS_fsm_state85),
        .I4(ram_reg_bram_0_i_129_2[11]),
        .I5(ap_CS_fsm_state84),
        .O(ram_reg_bram_0_i_399_n_0));
  LUT6 #(
    .INIT(64'h77F7FFFF55555555)) 
    ram_reg_bram_0_i_4
       (.I0(ram_reg_bram_0_i_64_n_0),
        .I1(ram_reg_bram_0_i_65_n_0),
        .I2(ap_CS_fsm_state59),
        .I3(ram_reg_bram_0_i_66_n_0),
        .I4(ram_reg_bram_0_i_67_n_0),
        .I5(ram_reg_bram_0_i_68_n_0),
        .O(ram_reg_bram_0_i_4_n_0));
  LUT6 #(
    .INIT(64'h00000000FFFFD1FF)) 
    ram_reg_bram_0_i_40
       (.I0(ram_reg_bram_0_i_195_n_0),
        .I1(ap_CS_fsm_state60),
        .I2(ram_reg_bram_0_27[8]),
        .I3(ram_reg_bram_0_i_175_n_0),
        .I4(ram_reg_bram_0_i_196_n_0),
        .I5(ram_reg_bram_0_i_197_n_0),
        .O(ram_reg_bram_0_i_40_n_0));
  LUT6 #(
    .INIT(64'hCFDDCFDDCFDDCCDD)) 
    ram_reg_bram_0_i_400
       (.I0(ram_reg_bram_0_28[10]),
        .I1(ram_reg_bram_0_i_728_n_0),
        .I2(ram_reg_bram_0_i_788_n_0),
        .I3(ram_reg_bram_0_i_325_n_0),
        .I4(ram_reg_bram_0_i_730_n_0),
        .I5(ram_reg_bram_0_i_789_n_0),
        .O(ram_reg_bram_0_i_400_n_0));
  LUT6 #(
    .INIT(64'hFA0AFA0AFC0CF000)) 
    ram_reg_bram_0_i_401
       (.I0(p_reg_reg_i_41_0[10]),
        .I1(ram_reg_bram_0_i_127_3[10]),
        .I2(ap_CS_fsm_state50),
        .I3(ram_reg_bram_0_i_127_1[10]),
        .I4(ap_CS_fsm_state47),
        .I5(ram_reg_bram_0_i_724_n_0),
        .O(ram_reg_bram_0_i_401_n_0));
  LUT6 #(
    .INIT(64'hFF004E4E00000000)) 
    ram_reg_bram_0_i_402
       (.I0(ram_reg_bram_0_i_732_n_0),
        .I1(ram_reg_bram_0_i_127_2[10]),
        .I2(ram_reg_bram_0_i_790_n_0),
        .I3(ram_reg_bram_0_i_127_0[10]),
        .I4(ap_CS_fsm_state46),
        .I5(ram_reg_bram_0_i_477_n_0),
        .O(ram_reg_bram_0_i_402_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFF4)) 
    ram_reg_bram_0_i_403
       (.I0(ram_reg_bram_0_i_791_n_0),
        .I1(ram_reg_bram_0_i_792_n_0),
        .I2(ap_CS_fsm_state32),
        .I3(ap_CS_fsm_state33),
        .I4(ap_CS_fsm_state34),
        .O(ram_reg_bram_0_i_403_n_0));
  LUT6 #(
    .INIT(64'h00000F77FFFF0F77)) 
    ram_reg_bram_0_i_404
       (.I0(ap_CS_fsm_state32),
        .I1(ram_reg_bram_0_i_176_2[10]),
        .I2(ram_reg_bram_0_i_127_5[10]),
        .I3(ap_CS_fsm_state33),
        .I4(ap_CS_fsm_state34),
        .I5(ram_reg_bram_0_i_127_4[10]),
        .O(ram_reg_bram_0_i_404_n_0));
  LUT6 #(
    .INIT(64'h000000000000FFD5)) 
    ram_reg_bram_0_i_405
       (.I0(ram_reg_bram_0_i_433_n_0),
        .I1(ram_reg_bram_0_i_490_0[10]),
        .I2(ap_CS_fsm_state78),
        .I3(ram_reg_bram_0_i_793_n_0),
        .I4(ram_reg_bram_0_i_794_n_0),
        .I5(ram_reg_bram_0_i_436_n_0),
        .O(ram_reg_bram_0_i_405_n_0));
  LUT6 #(
    .INIT(64'h4744477747774777)) 
    ram_reg_bram_0_i_406
       (.I0(ram_reg_bram_0_i_129_0[10]),
        .I1(ap_CS_fsm_state86),
        .I2(ram_reg_bram_0_i_129_1[10]),
        .I3(ap_CS_fsm_state85),
        .I4(ram_reg_bram_0_i_129_2[10]),
        .I5(ap_CS_fsm_state84),
        .O(ram_reg_bram_0_i_406_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF100)) 
    ram_reg_bram_0_i_407
       (.I0(ram_reg_bram_0_i_795_n_0),
        .I1(ram_reg_bram_0_i_365_n_0),
        .I2(ram_reg_bram_0_i_796_n_0),
        .I3(ram_reg_bram_0_i_784_n_0),
        .I4(ram_reg_bram_0_i_797_n_0),
        .I5(ram_reg_bram_0_i_363_n_0),
        .O(ram_reg_bram_0_i_407_n_0));
  LUT6 #(
    .INIT(64'hFA0AFA0AFC0CF000)) 
    ram_reg_bram_0_i_408
       (.I0(p_reg_reg_i_41_0[9]),
        .I1(ram_reg_bram_0_i_127_3[9]),
        .I2(ap_CS_fsm_state50),
        .I3(ram_reg_bram_0_i_127_1[9]),
        .I4(ap_CS_fsm_state47),
        .I5(ram_reg_bram_0_i_724_n_0),
        .O(ram_reg_bram_0_i_408_n_0));
  LUT6 #(
    .INIT(64'h00FFB1B1FFFFFFFF)) 
    ram_reg_bram_0_i_409
       (.I0(ram_reg_bram_0_i_732_n_0),
        .I1(ram_reg_bram_0_i_127_2[9]),
        .I2(ram_reg_bram_0_i_798_n_0),
        .I3(ram_reg_bram_0_i_127_0[9]),
        .I4(ap_CS_fsm_state46),
        .I5(ram_reg_bram_0_i_477_n_0),
        .O(ram_reg_bram_0_i_409_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF0D0000)) 
    ram_reg_bram_0_i_41
       (.I0(ap_CS_fsm_state60),
        .I1(ram_reg_bram_0_27[7]),
        .I2(ram_reg_bram_0_i_198_n_0),
        .I3(ram_reg_bram_0_i_199_n_0),
        .I4(ram_reg_bram_0_i_175_n_0),
        .I5(ram_reg_bram_0_i_200_n_0),
        .O(ram_reg_bram_0_i_41_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFB)) 
    ram_reg_bram_0_i_410
       (.I0(ram_reg_bram_0_i_799_n_0),
        .I1(ram_reg_bram_0_i_800_n_0),
        .I2(ap_CS_fsm_state34),
        .I3(ap_CS_fsm_state33),
        .I4(ap_CS_fsm_state32),
        .O(ram_reg_bram_0_i_410_n_0));
  LUT6 #(
    .INIT(64'h00000F77FFFF0F77)) 
    ram_reg_bram_0_i_411
       (.I0(ap_CS_fsm_state32),
        .I1(ram_reg_bram_0_i_176_2[9]),
        .I2(ram_reg_bram_0_i_127_5[9]),
        .I3(ap_CS_fsm_state33),
        .I4(ap_CS_fsm_state34),
        .I5(ram_reg_bram_0_i_127_4[9]),
        .O(ram_reg_bram_0_i_411_n_0));
  LUT6 #(
    .INIT(64'hCFDDCFDDCFDDCCDD)) 
    ram_reg_bram_0_i_412
       (.I0(ram_reg_bram_0_28[9]),
        .I1(ram_reg_bram_0_i_728_n_0),
        .I2(ram_reg_bram_0_i_801_n_0),
        .I3(ram_reg_bram_0_i_325_n_0),
        .I4(ram_reg_bram_0_i_730_n_0),
        .I5(ram_reg_bram_0_i_802_n_0),
        .O(ram_reg_bram_0_i_412_n_0));
  LUT6 #(
    .INIT(64'h000000000000FFD5)) 
    ram_reg_bram_0_i_413
       (.I0(ram_reg_bram_0_i_433_n_0),
        .I1(ram_reg_bram_0_i_490_0[9]),
        .I2(ap_CS_fsm_state78),
        .I3(ram_reg_bram_0_i_803_n_0),
        .I4(ram_reg_bram_0_i_804_n_0),
        .I5(ram_reg_bram_0_i_436_n_0),
        .O(ram_reg_bram_0_i_413_n_0));
  LUT6 #(
    .INIT(64'h4744477747774777)) 
    ram_reg_bram_0_i_414
       (.I0(ram_reg_bram_0_i_129_0[9]),
        .I1(ap_CS_fsm_state86),
        .I2(ram_reg_bram_0_i_129_1[9]),
        .I3(ap_CS_fsm_state85),
        .I4(ram_reg_bram_0_i_129_2[9]),
        .I5(ap_CS_fsm_state84),
        .O(ram_reg_bram_0_i_414_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF100)) 
    ram_reg_bram_0_i_415
       (.I0(ram_reg_bram_0_i_805_n_0),
        .I1(ram_reg_bram_0_i_365_n_0),
        .I2(ram_reg_bram_0_i_806_n_0),
        .I3(ram_reg_bram_0_i_784_n_0),
        .I4(ram_reg_bram_0_i_807_n_0),
        .I5(ram_reg_bram_0_i_363_n_0),
        .O(ram_reg_bram_0_i_415_n_0));
  LUT6 #(
    .INIT(64'hFA0AFA0AFC0CF000)) 
    ram_reg_bram_0_i_416
       (.I0(p_reg_reg_i_41_0[8]),
        .I1(ram_reg_bram_0_i_127_3[8]),
        .I2(ap_CS_fsm_state50),
        .I3(ram_reg_bram_0_i_127_1[8]),
        .I4(ap_CS_fsm_state47),
        .I5(ram_reg_bram_0_i_724_n_0),
        .O(ram_reg_bram_0_i_416_n_0));
  LUT6 #(
    .INIT(64'hFF004E4E00000000)) 
    ram_reg_bram_0_i_417
       (.I0(ram_reg_bram_0_i_732_n_0),
        .I1(ram_reg_bram_0_i_127_2[8]),
        .I2(ram_reg_bram_0_i_808_n_0),
        .I3(ram_reg_bram_0_i_127_0[8]),
        .I4(ap_CS_fsm_state46),
        .I5(ram_reg_bram_0_i_477_n_0),
        .O(ram_reg_bram_0_i_417_n_0));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'hFFFFFFF4)) 
    ram_reg_bram_0_i_418
       (.I0(ram_reg_bram_0_i_809_n_0),
        .I1(ram_reg_bram_0_i_810_n_0),
        .I2(ap_CS_fsm_state32),
        .I3(ap_CS_fsm_state33),
        .I4(ap_CS_fsm_state34),
        .O(ram_reg_bram_0_i_418_n_0));
  LUT6 #(
    .INIT(64'h00000F77FFFF0F77)) 
    ram_reg_bram_0_i_419
       (.I0(ap_CS_fsm_state32),
        .I1(ram_reg_bram_0_i_176_2[8]),
        .I2(ram_reg_bram_0_i_127_5[8]),
        .I3(ap_CS_fsm_state33),
        .I4(ap_CS_fsm_state34),
        .I5(ram_reg_bram_0_i_127_4[8]),
        .O(ram_reg_bram_0_i_419_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF0D0000)) 
    ram_reg_bram_0_i_42
       (.I0(ap_CS_fsm_state60),
        .I1(ram_reg_bram_0_27[6]),
        .I2(ram_reg_bram_0_i_201_n_0),
        .I3(ram_reg_bram_0_i_202_n_0),
        .I4(ram_reg_bram_0_i_175_n_0),
        .I5(ram_reg_bram_0_i_203_n_0),
        .O(ram_reg_bram_0_i_42_n_0));
  LUT6 #(
    .INIT(64'hCFDDCFDDCFDDCCDD)) 
    ram_reg_bram_0_i_420
       (.I0(ram_reg_bram_0_28[8]),
        .I1(ram_reg_bram_0_i_728_n_0),
        .I2(ram_reg_bram_0_i_811_n_0),
        .I3(ram_reg_bram_0_i_325_n_0),
        .I4(ram_reg_bram_0_i_730_n_0),
        .I5(ram_reg_bram_0_i_812_n_0),
        .O(ram_reg_bram_0_i_420_n_0));
  LUT6 #(
    .INIT(64'h00000000000055FD)) 
    ram_reg_bram_0_i_421
       (.I0(ram_reg_bram_0_i_364_n_0),
        .I1(ram_reg_bram_0_i_813_n_0),
        .I2(ram_reg_bram_0_i_365_n_0),
        .I3(ram_reg_bram_0_i_814_n_0),
        .I4(ram_reg_bram_0_i_815_n_0),
        .I5(ram_reg_bram_0_i_363_n_0),
        .O(ram_reg_bram_0_i_421_n_0));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    ram_reg_bram_0_i_422
       (.I0(ram_reg_bram_0_i_129_0[8]),
        .I1(ap_CS_fsm_state86),
        .I2(ram_reg_bram_0_i_129_1[8]),
        .I3(ap_CS_fsm_state85),
        .I4(ap_CS_fsm_state84),
        .I5(ram_reg_bram_0_i_129_2[8]),
        .O(ram_reg_bram_0_i_422_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF2A00)) 
    ram_reg_bram_0_i_423
       (.I0(ram_reg_bram_0_i_433_n_0),
        .I1(ram_reg_bram_0_i_490_0[8]),
        .I2(ap_CS_fsm_state78),
        .I3(ram_reg_bram_0_i_816_n_0),
        .I4(ram_reg_bram_0_i_817_n_0),
        .I5(ram_reg_bram_0_i_436_n_0),
        .O(ram_reg_bram_0_i_423_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF545400FF)) 
    ram_reg_bram_0_i_424
       (.I0(ram_reg_bram_0_i_818_n_0),
        .I1(ram_reg_bram_0_i_730_n_0),
        .I2(ram_reg_bram_0_i_819_n_0),
        .I3(ram_reg_bram_0_28[7]),
        .I4(ram_reg_bram_0_i_325_n_0),
        .I5(ram_reg_bram_0_i_728_n_0),
        .O(ram_reg_bram_0_i_424_n_0));
  LUT6 #(
    .INIT(64'hFA0AFA0AFC0CF000)) 
    ram_reg_bram_0_i_425
       (.I0(p_reg_reg_i_41_0[7]),
        .I1(ram_reg_bram_0_i_127_3[7]),
        .I2(ap_CS_fsm_state50),
        .I3(ram_reg_bram_0_i_127_1[7]),
        .I4(ap_CS_fsm_state47),
        .I5(ram_reg_bram_0_i_724_n_0),
        .O(ram_reg_bram_0_i_425_n_0));
  LUT6 #(
    .INIT(64'hFF004E4E00000000)) 
    ram_reg_bram_0_i_426
       (.I0(ram_reg_bram_0_i_732_n_0),
        .I1(ram_reg_bram_0_i_127_2[7]),
        .I2(ram_reg_bram_0_i_820_n_0),
        .I3(ram_reg_bram_0_i_127_0[7]),
        .I4(ap_CS_fsm_state46),
        .I5(ram_reg_bram_0_i_477_n_0),
        .O(ram_reg_bram_0_i_426_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFF4)) 
    ram_reg_bram_0_i_427
       (.I0(ram_reg_bram_0_i_821_n_0),
        .I1(ram_reg_bram_0_i_822_n_0),
        .I2(ap_CS_fsm_state32),
        .I3(ap_CS_fsm_state33),
        .I4(ap_CS_fsm_state34),
        .O(ram_reg_bram_0_i_427_n_0));
  LUT6 #(
    .INIT(64'h00000F77FFFF0F77)) 
    ram_reg_bram_0_i_428
       (.I0(ap_CS_fsm_state32),
        .I1(ram_reg_bram_0_i_176_2[7]),
        .I2(ram_reg_bram_0_i_127_5[7]),
        .I3(ap_CS_fsm_state33),
        .I4(ap_CS_fsm_state34),
        .I5(ram_reg_bram_0_i_127_4[7]),
        .O(ram_reg_bram_0_i_428_n_0));
  LUT6 #(
    .INIT(64'h000000000000FFD5)) 
    ram_reg_bram_0_i_429
       (.I0(ram_reg_bram_0_i_433_n_0),
        .I1(ram_reg_bram_0_i_490_0[7]),
        .I2(ap_CS_fsm_state78),
        .I3(ram_reg_bram_0_i_823_n_0),
        .I4(ram_reg_bram_0_i_824_n_0),
        .I5(ram_reg_bram_0_i_436_n_0),
        .O(ram_reg_bram_0_i_429_n_0));
  LUT6 #(
    .INIT(64'h00000000FFFFD1FF)) 
    ram_reg_bram_0_i_43
       (.I0(ram_reg_bram_0_i_204_n_0),
        .I1(ap_CS_fsm_state60),
        .I2(ram_reg_bram_0_27[5]),
        .I3(ram_reg_bram_0_i_175_n_0),
        .I4(ram_reg_bram_0_i_205_n_0),
        .I5(ram_reg_bram_0_i_206_n_0),
        .O(ram_reg_bram_0_i_43_n_0));
  LUT6 #(
    .INIT(64'h4744477747774777)) 
    ram_reg_bram_0_i_430
       (.I0(ram_reg_bram_0_i_129_0[7]),
        .I1(ap_CS_fsm_state86),
        .I2(ram_reg_bram_0_i_129_1[7]),
        .I3(ap_CS_fsm_state85),
        .I4(ram_reg_bram_0_i_129_2[7]),
        .I5(ap_CS_fsm_state84),
        .O(ram_reg_bram_0_i_430_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF100)) 
    ram_reg_bram_0_i_431
       (.I0(ram_reg_bram_0_i_825_n_0),
        .I1(ram_reg_bram_0_i_365_n_0),
        .I2(ram_reg_bram_0_i_826_n_0),
        .I3(ram_reg_bram_0_i_784_n_0),
        .I4(ram_reg_bram_0_i_827_n_0),
        .I5(ram_reg_bram_0_i_363_n_0),
        .O(ram_reg_bram_0_i_431_n_0));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    ram_reg_bram_0_i_432
       (.I0(ram_reg_bram_0_i_129_0[6]),
        .I1(ap_CS_fsm_state86),
        .I2(ram_reg_bram_0_i_129_1[6]),
        .I3(ap_CS_fsm_state85),
        .I4(ap_CS_fsm_state84),
        .I5(ram_reg_bram_0_i_129_2[6]),
        .O(ram_reg_bram_0_i_432_n_0));
  LUT6 #(
    .INIT(64'h0101010101010100)) 
    ram_reg_bram_0_i_433
       (.I0(ap_CS_fsm_state83),
        .I1(ap_CS_fsm_state80),
        .I2(ap_CS_fsm_state81),
        .I3(ap_CS_fsm_state76),
        .I4(ap_CS_fsm_state78),
        .I5(ap_CS_fsm_state77),
        .O(ram_reg_bram_0_i_433_n_0));
  LUT6 #(
    .INIT(64'hFFFF0000B888B888)) 
    ram_reg_bram_0_i_434
       (.I0(ram_reg_bram_0_i_367_4[6]),
        .I1(ap_CS_fsm_state77),
        .I2(ram_reg_bram_0_i_367_3[6]),
        .I3(ap_CS_fsm_state76),
        .I4(ram_reg_bram_0_i_490_0[6]),
        .I5(ap_CS_fsm_state78),
        .O(ram_reg_bram_0_i_434_n_0));
  LUT6 #(
    .INIT(64'h00005350FFFF5350)) 
    ram_reg_bram_0_i_435
       (.I0(ram_reg_bram_0_i_367_1[6]),
        .I1(ram_reg_bram_0_i_367_2[6]),
        .I2(ap_CS_fsm_state81),
        .I3(ap_CS_fsm_state80),
        .I4(ap_CS_fsm_state83),
        .I5(ram_reg_bram_0_i_367_0[6]),
        .O(ram_reg_bram_0_i_435_n_0));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    ram_reg_bram_0_i_436
       (.I0(ap_CS_fsm_state85),
        .I1(ap_CS_fsm_state84),
        .I2(ap_CS_fsm_state86),
        .O(ram_reg_bram_0_i_436_n_0));
  LUT6 #(
    .INIT(64'h00000000000055FD)) 
    ram_reg_bram_0_i_437
       (.I0(ram_reg_bram_0_i_364_n_0),
        .I1(ram_reg_bram_0_i_828_n_0),
        .I2(ram_reg_bram_0_i_365_n_0),
        .I3(ram_reg_bram_0_i_829_n_0),
        .I4(ram_reg_bram_0_i_830_n_0),
        .I5(ram_reg_bram_0_i_363_n_0),
        .O(ram_reg_bram_0_i_437_n_0));
  LUT6 #(
    .INIT(64'h00FFB1B1FFFFFFFF)) 
    ram_reg_bram_0_i_438
       (.I0(ram_reg_bram_0_i_732_n_0),
        .I1(ram_reg_bram_0_i_127_2[6]),
        .I2(ram_reg_bram_0_i_831_n_0),
        .I3(ram_reg_bram_0_i_127_0[6]),
        .I4(ap_CS_fsm_state46),
        .I5(ram_reg_bram_0_i_477_n_0),
        .O(ram_reg_bram_0_i_438_n_0));
  LUT6 #(
    .INIT(64'hFBBBBBBBAAAAAAAA)) 
    ram_reg_bram_0_i_439
       (.I0(ram_reg_bram_0_i_832_n_0),
        .I1(ram_reg_bram_0_i_833_n_0),
        .I2(ram_reg_bram_0_i_641_n_0),
        .I3(ram_reg_bram_0_i_834_n_0),
        .I4(ram_reg_bram_0_i_835_n_0),
        .I5(ram_reg_bram_0_i_361_n_0),
        .O(ram_reg_bram_0_i_439_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF0D0000)) 
    ram_reg_bram_0_i_44
       (.I0(ap_CS_fsm_state60),
        .I1(ram_reg_bram_0_27[4]),
        .I2(ram_reg_bram_0_i_207_n_0),
        .I3(ram_reg_bram_0_i_208_n_0),
        .I4(ram_reg_bram_0_i_175_n_0),
        .I5(ram_reg_bram_0_i_209_n_0),
        .O(ram_reg_bram_0_i_44_n_0));
  LUT5 #(
    .INIT(32'hF7D5D5D5)) 
    ram_reg_bram_0_i_440
       (.I0(ram_reg_bram_0_i_836_n_0),
        .I1(ap_CS_fsm_state59),
        .I2(\tmp19_reg_2682_reg[17]_0 [6]),
        .I3(\tmp19_reg_2682_reg[15] [6]),
        .I4(ap_CS_fsm_state58),
        .O(ram_reg_bram_0_i_440_n_0));
  LUT6 #(
    .INIT(64'hCFDDCFDDCFDDCCDD)) 
    ram_reg_bram_0_i_441
       (.I0(ram_reg_bram_0_28[5]),
        .I1(ram_reg_bram_0_i_728_n_0),
        .I2(ram_reg_bram_0_i_837_n_0),
        .I3(ram_reg_bram_0_i_325_n_0),
        .I4(ram_reg_bram_0_i_730_n_0),
        .I5(ram_reg_bram_0_i_838_n_0),
        .O(ram_reg_bram_0_i_441_n_0));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    ram_reg_bram_0_i_442
       (.I0(ram_reg_bram_0_i_127_1[5]),
        .I1(ap_CS_fsm_state50),
        .I2(p_reg_reg_i_41_0[5]),
        .I3(ram_reg_bram_0_i_724_n_0),
        .I4(ap_CS_fsm_state47),
        .I5(ram_reg_bram_0_i_127_3[5]),
        .O(ram_reg_bram_0_i_442_n_0));
  LUT6 #(
    .INIT(64'hFF004E4E00000000)) 
    ram_reg_bram_0_i_443
       (.I0(ram_reg_bram_0_i_732_n_0),
        .I1(ram_reg_bram_0_i_127_2[5]),
        .I2(ram_reg_bram_0_i_839_n_0),
        .I3(ram_reg_bram_0_i_127_0[5]),
        .I4(ap_CS_fsm_state46),
        .I5(ram_reg_bram_0_i_477_n_0),
        .O(ram_reg_bram_0_i_443_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFF4)) 
    ram_reg_bram_0_i_444
       (.I0(ram_reg_bram_0_i_840_n_0),
        .I1(ram_reg_bram_0_i_841_n_0),
        .I2(ap_CS_fsm_state32),
        .I3(ap_CS_fsm_state33),
        .I4(ap_CS_fsm_state34),
        .O(ram_reg_bram_0_i_444_n_0));
  LUT6 #(
    .INIT(64'h00000F77FFFF0F77)) 
    ram_reg_bram_0_i_445
       (.I0(ap_CS_fsm_state32),
        .I1(ram_reg_bram_0_i_176_2[5]),
        .I2(ram_reg_bram_0_i_127_5[5]),
        .I3(ap_CS_fsm_state33),
        .I4(ap_CS_fsm_state34),
        .I5(ram_reg_bram_0_i_127_4[5]),
        .O(ram_reg_bram_0_i_445_n_0));
  LUT6 #(
    .INIT(64'h00000000000055FD)) 
    ram_reg_bram_0_i_446
       (.I0(ram_reg_bram_0_i_364_n_0),
        .I1(ram_reg_bram_0_i_842_n_0),
        .I2(ram_reg_bram_0_i_365_n_0),
        .I3(ram_reg_bram_0_i_843_n_0),
        .I4(ram_reg_bram_0_i_844_n_0),
        .I5(ram_reg_bram_0_i_363_n_0),
        .O(ram_reg_bram_0_i_446_n_0));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    ram_reg_bram_0_i_447
       (.I0(ram_reg_bram_0_i_129_0[5]),
        .I1(ap_CS_fsm_state86),
        .I2(ram_reg_bram_0_i_129_1[5]),
        .I3(ap_CS_fsm_state85),
        .I4(ap_CS_fsm_state84),
        .I5(ram_reg_bram_0_i_129_2[5]),
        .O(ram_reg_bram_0_i_447_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF2A00)) 
    ram_reg_bram_0_i_448
       (.I0(ram_reg_bram_0_i_433_n_0),
        .I1(ram_reg_bram_0_i_490_0[5]),
        .I2(ap_CS_fsm_state78),
        .I3(ram_reg_bram_0_i_845_n_0),
        .I4(ram_reg_bram_0_i_846_n_0),
        .I5(ram_reg_bram_0_i_436_n_0),
        .O(ram_reg_bram_0_i_448_n_0));
  LUT5 #(
    .INIT(32'hFFFF1011)) 
    ram_reg_bram_0_i_449
       (.I0(ram_reg_bram_0_i_436_n_0),
        .I1(ram_reg_bram_0_i_847_n_0),
        .I2(ram_reg_bram_0_i_848_n_0),
        .I3(ram_reg_bram_0_i_433_n_0),
        .I4(ram_reg_bram_0_i_849_n_0),
        .O(ram_reg_bram_0_i_449_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF0D0000)) 
    ram_reg_bram_0_i_45
       (.I0(ap_CS_fsm_state60),
        .I1(ram_reg_bram_0_27[3]),
        .I2(ram_reg_bram_0_i_210_n_0),
        .I3(ram_reg_bram_0_i_211_n_0),
        .I4(ram_reg_bram_0_i_175_n_0),
        .I5(ram_reg_bram_0_i_212_n_0),
        .O(ram_reg_bram_0_i_45_n_0));
  LUT6 #(
    .INIT(64'hCCCCAFA0CCCCA0A0)) 
    ram_reg_bram_0_i_450
       (.I0(ram_reg_bram_0_i_368_3[4]),
        .I1(ram_reg_bram_0_i_368_4[4]),
        .I2(ap_CS_fsm_state74),
        .I3(ap_CS_fsm_state73),
        .I4(ap_CS_fsm_state75),
        .I5(ram_reg_bram_0_i_368_5[4]),
        .O(ram_reg_bram_0_i_450_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF54)) 
    ram_reg_bram_0_i_451
       (.I0(ram_reg_bram_0_i_850_n_0),
        .I1(ram_reg_bram_0_i_365_n_0),
        .I2(ram_reg_bram_0_i_851_n_0),
        .I3(ap_CS_fsm_state75),
        .I4(ap_CS_fsm_state73),
        .I5(ap_CS_fsm_state74),
        .O(ram_reg_bram_0_i_451_n_0));
  LUT6 #(
    .INIT(64'hFA0AFA0AFC0CF000)) 
    ram_reg_bram_0_i_452
       (.I0(p_reg_reg_i_41_0[4]),
        .I1(ram_reg_bram_0_i_127_3[4]),
        .I2(ap_CS_fsm_state50),
        .I3(ram_reg_bram_0_i_127_1[4]),
        .I4(ap_CS_fsm_state47),
        .I5(ram_reg_bram_0_i_724_n_0),
        .O(ram_reg_bram_0_i_452_n_0));
  LUT6 #(
    .INIT(64'hAAAACFCFAAAAC0CF)) 
    ram_reg_bram_0_i_453
       (.I0(ram_reg_bram_0_i_127_4[4]),
        .I1(ram_reg_bram_0_i_127_5[4]),
        .I2(ap_CS_fsm_state33),
        .I3(ap_CS_fsm_state32),
        .I4(ap_CS_fsm_state34),
        .I5(ram_reg_bram_0_i_176_2[4]),
        .O(ram_reg_bram_0_i_453_n_0));
  LUT5 #(
    .INIT(32'h1F1FFF0F)) 
    ram_reg_bram_0_i_454
       (.I0(ram_reg_bram_0_i_852_n_0),
        .I1(ram_reg_bram_0_i_853_n_0),
        .I2(ram_reg_bram_0_i_641_n_0),
        .I3(A[4]),
        .I4(ram_reg_bram_0_i_757_n_0),
        .O(ram_reg_bram_0_i_454_n_0));
  LUT6 #(
    .INIT(64'h00FFB0B0FFFFFFFF)) 
    ram_reg_bram_0_i_455
       (.I0(ram_reg_bram_0_i_732_n_0),
        .I1(ram_reg_bram_0_i_127_2[4]),
        .I2(ram_reg_bram_0_i_854_n_0),
        .I3(ram_reg_bram_0_i_127_0[4]),
        .I4(ap_CS_fsm_state46),
        .I5(ram_reg_bram_0_i_477_n_0),
        .O(ram_reg_bram_0_i_455_n_0));
  LUT6 #(
    .INIT(64'hCFDDCFDDCFDDCCDD)) 
    ram_reg_bram_0_i_456
       (.I0(ram_reg_bram_0_28[4]),
        .I1(ram_reg_bram_0_i_728_n_0),
        .I2(ram_reg_bram_0_i_855_n_0),
        .I3(ram_reg_bram_0_i_325_n_0),
        .I4(ram_reg_bram_0_i_730_n_0),
        .I5(ram_reg_bram_0_i_856_n_0),
        .O(ram_reg_bram_0_i_456_n_0));
  LUT6 #(
    .INIT(64'hCFDDCFDDCFDDCCDD)) 
    ram_reg_bram_0_i_457
       (.I0(ram_reg_bram_0_28[3]),
        .I1(ram_reg_bram_0_i_728_n_0),
        .I2(ram_reg_bram_0_i_857_n_0),
        .I3(ram_reg_bram_0_i_325_n_0),
        .I4(ram_reg_bram_0_i_730_n_0),
        .I5(ram_reg_bram_0_i_858_n_0),
        .O(ram_reg_bram_0_i_457_n_0));
  LUT6 #(
    .INIT(64'hFA0AFA0AFC0CF000)) 
    ram_reg_bram_0_i_458
       (.I0(p_reg_reg_i_41_0[3]),
        .I1(ram_reg_bram_0_i_127_3[3]),
        .I2(ap_CS_fsm_state50),
        .I3(ram_reg_bram_0_i_127_1[3]),
        .I4(ap_CS_fsm_state47),
        .I5(ram_reg_bram_0_i_724_n_0),
        .O(ram_reg_bram_0_i_458_n_0));
  LUT6 #(
    .INIT(64'hFF004E4E00000000)) 
    ram_reg_bram_0_i_459
       (.I0(ram_reg_bram_0_i_732_n_0),
        .I1(ram_reg_bram_0_i_127_2[3]),
        .I2(ram_reg_bram_0_i_859_n_0),
        .I3(ram_reg_bram_0_i_127_0[3]),
        .I4(ap_CS_fsm_state46),
        .I5(ram_reg_bram_0_i_477_n_0),
        .O(ram_reg_bram_0_i_459_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF0D0000)) 
    ram_reg_bram_0_i_46
       (.I0(ap_CS_fsm_state60),
        .I1(ram_reg_bram_0_27[2]),
        .I2(ram_reg_bram_0_i_213_n_0),
        .I3(ram_reg_bram_0_i_214_n_0),
        .I4(ram_reg_bram_0_i_175_n_0),
        .I5(ram_reg_bram_0_i_215_n_0),
        .O(ram_reg_bram_0_i_46_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFB)) 
    ram_reg_bram_0_i_460
       (.I0(ram_reg_bram_0_i_860_n_0),
        .I1(ram_reg_bram_0_i_861_n_0),
        .I2(ap_CS_fsm_state34),
        .I3(ap_CS_fsm_state33),
        .I4(ap_CS_fsm_state32),
        .O(ram_reg_bram_0_i_460_n_0));
  LUT6 #(
    .INIT(64'h00000F77FFFF0F77)) 
    ram_reg_bram_0_i_461
       (.I0(ap_CS_fsm_state32),
        .I1(ram_reg_bram_0_i_176_2[3]),
        .I2(ram_reg_bram_0_i_127_5[3]),
        .I3(ap_CS_fsm_state33),
        .I4(ap_CS_fsm_state34),
        .I5(ram_reg_bram_0_i_127_4[3]),
        .O(ram_reg_bram_0_i_461_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF100)) 
    ram_reg_bram_0_i_462
       (.I0(ram_reg_bram_0_i_862_n_0),
        .I1(ram_reg_bram_0_i_365_n_0),
        .I2(ram_reg_bram_0_i_863_n_0),
        .I3(ram_reg_bram_0_i_784_n_0),
        .I4(ram_reg_bram_0_i_864_n_0),
        .I5(ram_reg_bram_0_i_363_n_0),
        .O(ram_reg_bram_0_i_462_n_0));
  LUT6 #(
    .INIT(64'h000000000000FFD5)) 
    ram_reg_bram_0_i_463
       (.I0(ram_reg_bram_0_i_433_n_0),
        .I1(ram_reg_bram_0_i_490_0[3]),
        .I2(ap_CS_fsm_state78),
        .I3(ram_reg_bram_0_i_865_n_0),
        .I4(ram_reg_bram_0_i_866_n_0),
        .I5(ram_reg_bram_0_i_436_n_0),
        .O(ram_reg_bram_0_i_463_n_0));
  LUT6 #(
    .INIT(64'h4744477747774777)) 
    ram_reg_bram_0_i_464
       (.I0(ram_reg_bram_0_i_129_0[3]),
        .I1(ap_CS_fsm_state86),
        .I2(ram_reg_bram_0_i_129_1[3]),
        .I3(ap_CS_fsm_state85),
        .I4(ram_reg_bram_0_i_129_2[3]),
        .I5(ap_CS_fsm_state84),
        .O(ram_reg_bram_0_i_464_n_0));
  LUT5 #(
    .INIT(32'hFFFF1011)) 
    ram_reg_bram_0_i_465
       (.I0(ram_reg_bram_0_i_436_n_0),
        .I1(ram_reg_bram_0_i_867_n_0),
        .I2(ram_reg_bram_0_i_868_n_0),
        .I3(ram_reg_bram_0_i_433_n_0),
        .I4(ram_reg_bram_0_i_869_n_0),
        .O(ram_reg_bram_0_i_465_n_0));
  LUT6 #(
    .INIT(64'hCCCCAFA0CCCCA0A0)) 
    ram_reg_bram_0_i_466
       (.I0(ram_reg_bram_0_i_368_3[2]),
        .I1(ram_reg_bram_0_i_368_4[2]),
        .I2(ap_CS_fsm_state74),
        .I3(ap_CS_fsm_state73),
        .I4(ap_CS_fsm_state75),
        .I5(ram_reg_bram_0_i_368_5[2]),
        .O(ram_reg_bram_0_i_466_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF54)) 
    ram_reg_bram_0_i_467
       (.I0(ram_reg_bram_0_i_870_n_0),
        .I1(ram_reg_bram_0_i_365_n_0),
        .I2(ram_reg_bram_0_i_871_n_0),
        .I3(ap_CS_fsm_state75),
        .I4(ap_CS_fsm_state73),
        .I5(ap_CS_fsm_state74),
        .O(ram_reg_bram_0_i_467_n_0));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT5 #(
    .INIT(32'hABA8A8A8)) 
    ram_reg_bram_0_i_468
       (.I0(p_reg_reg_i_41_0[2]),
        .I1(ap_CS_fsm_state48),
        .I2(ap_CS_fsm_state82),
        .I3(ap_CS_fsm_state47),
        .I4(ram_reg_bram_0_i_127_3[2]),
        .O(ram_reg_bram_0_i_468_n_0));
  LUT6 #(
    .INIT(64'hDFD5000000000000)) 
    ram_reg_bram_0_i_469
       (.I0(ram_reg_bram_0_i_641_n_0),
        .I1(ram_reg_bram_0_i_872_n_0),
        .I2(ram_reg_bram_0_i_873_n_0),
        .I3(ram_reg_bram_0_i_874_n_0),
        .I4(ram_reg_bram_0_i_875_n_0),
        .I5(ram_reg_bram_0_i_361_n_0),
        .O(ram_reg_bram_0_i_469_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFDCD0000)) 
    ram_reg_bram_0_i_47
       (.I0(ram_reg_bram_0_i_216_n_0),
        .I1(ram_reg_bram_0_i_217_n_0),
        .I2(ap_CS_fsm_state60),
        .I3(ram_reg_bram_0_27[1]),
        .I4(ram_reg_bram_0_i_175_n_0),
        .I5(ram_reg_bram_0_i_218_n_0),
        .O(ram_reg_bram_0_i_47_n_0));
  LUT6 #(
    .INIT(64'h00FFB1B1FFFFFFFF)) 
    ram_reg_bram_0_i_470
       (.I0(ram_reg_bram_0_i_732_n_0),
        .I1(ram_reg_bram_0_i_127_2[2]),
        .I2(ram_reg_bram_0_i_876_n_0),
        .I3(ram_reg_bram_0_i_127_0[2]),
        .I4(ap_CS_fsm_state46),
        .I5(ram_reg_bram_0_i_477_n_0),
        .O(ram_reg_bram_0_i_470_n_0));
  LUT6 #(
    .INIT(64'hCFDDCFDDCFDDCCDD)) 
    ram_reg_bram_0_i_471
       (.I0(ram_reg_bram_0_28[2]),
        .I1(ram_reg_bram_0_i_728_n_0),
        .I2(ram_reg_bram_0_i_877_n_0),
        .I3(ram_reg_bram_0_i_325_n_0),
        .I4(ram_reg_bram_0_i_730_n_0),
        .I5(ram_reg_bram_0_i_878_n_0),
        .O(ram_reg_bram_0_i_471_n_0));
  LUT5 #(
    .INIT(32'hFFFF1011)) 
    ram_reg_bram_0_i_472
       (.I0(ram_reg_bram_0_i_436_n_0),
        .I1(ram_reg_bram_0_i_879_n_0),
        .I2(ram_reg_bram_0_i_880_n_0),
        .I3(ram_reg_bram_0_i_433_n_0),
        .I4(ram_reg_bram_0_i_881_n_0),
        .O(ram_reg_bram_0_i_472_n_0));
  LUT6 #(
    .INIT(64'hCCCCAFA0CCCCA0A0)) 
    ram_reg_bram_0_i_473
       (.I0(ram_reg_bram_0_i_368_3[1]),
        .I1(ram_reg_bram_0_i_368_4[1]),
        .I2(ap_CS_fsm_state74),
        .I3(ap_CS_fsm_state73),
        .I4(ap_CS_fsm_state75),
        .I5(ram_reg_bram_0_i_368_5[1]),
        .O(ram_reg_bram_0_i_473_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF54)) 
    ram_reg_bram_0_i_474
       (.I0(ram_reg_bram_0_i_882_n_0),
        .I1(ram_reg_bram_0_i_365_n_0),
        .I2(ram_reg_bram_0_i_883_n_0),
        .I3(ap_CS_fsm_state75),
        .I4(ap_CS_fsm_state73),
        .I5(ap_CS_fsm_state74),
        .O(ram_reg_bram_0_i_474_n_0));
  LUT6 #(
    .INIT(64'hAAEAAAAAEAEAEAEA)) 
    ram_reg_bram_0_i_475
       (.I0(ram_reg_bram_0_i_884_n_0),
        .I1(ram_reg_bram_0_i_361_n_0),
        .I2(ram_reg_bram_0_i_885_n_0),
        .I3(ram_reg_bram_0_i_886_n_0),
        .I4(ram_reg_bram_0_i_887_n_0),
        .I5(ram_reg_bram_0_i_641_n_0),
        .O(ram_reg_bram_0_i_475_n_0));
  LUT6 #(
    .INIT(64'h000000001B1B00FF)) 
    ram_reg_bram_0_i_476
       (.I0(ram_reg_bram_0_i_736_n_0),
        .I1(p_reg_reg_i_5__1_0[1]),
        .I2(ram_reg_bram_0_i_888_n_0),
        .I3(ram_reg_bram_0_i_127_2[1]),
        .I4(ram_reg_bram_0_i_732_n_0),
        .I5(ap_CS_fsm_state46),
        .O(ram_reg_bram_0_i_476_n_0));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    ram_reg_bram_0_i_477
       (.I0(ap_CS_fsm_state50),
        .I1(ap_CS_fsm_state47),
        .I2(ap_CS_fsm_state82),
        .I3(ap_CS_fsm_state48),
        .O(ram_reg_bram_0_i_477_n_0));
  LUT6 #(
    .INIT(64'hCFDDCFDDCFDDCCDD)) 
    ram_reg_bram_0_i_478
       (.I0(ram_reg_bram_0_28[1]),
        .I1(ram_reg_bram_0_i_728_n_0),
        .I2(ram_reg_bram_0_i_889_n_0),
        .I3(ram_reg_bram_0_i_325_n_0),
        .I4(ram_reg_bram_0_i_730_n_0),
        .I5(ram_reg_bram_0_i_890_n_0),
        .O(ram_reg_bram_0_i_478_n_0));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    ram_reg_bram_0_i_479
       (.I0(ram_reg_bram_0_i_129_0[0]),
        .I1(ap_CS_fsm_state86),
        .I2(ram_reg_bram_0_i_129_1[0]),
        .I3(ap_CS_fsm_state85),
        .I4(ap_CS_fsm_state84),
        .I5(ram_reg_bram_0_i_129_2[0]),
        .O(ram_reg_bram_0_i_479_n_0));
  LUT6 #(
    .INIT(64'h00000000FFFFD1FF)) 
    ram_reg_bram_0_i_48
       (.I0(ram_reg_bram_0_i_219_n_0),
        .I1(ap_CS_fsm_state60),
        .I2(ram_reg_bram_0_27[0]),
        .I3(ram_reg_bram_0_i_175_n_0),
        .I4(ram_reg_bram_0_i_220_n_0),
        .I5(ram_reg_bram_0_i_221_n_0),
        .O(ram_reg_bram_0_i_48_n_0));
  LUT6 #(
    .INIT(64'hFFFF0000B888B888)) 
    ram_reg_bram_0_i_480
       (.I0(ram_reg_bram_0_i_367_4[0]),
        .I1(ap_CS_fsm_state77),
        .I2(ram_reg_bram_0_i_367_3[0]),
        .I3(ap_CS_fsm_state76),
        .I4(ram_reg_bram_0_i_490_0[0]),
        .I5(ap_CS_fsm_state78),
        .O(ram_reg_bram_0_i_480_n_0));
  LUT6 #(
    .INIT(64'h00005350FFFF5350)) 
    ram_reg_bram_0_i_481
       (.I0(ram_reg_bram_0_i_367_1[0]),
        .I1(ram_reg_bram_0_i_367_2[0]),
        .I2(ap_CS_fsm_state81),
        .I3(ap_CS_fsm_state80),
        .I4(ap_CS_fsm_state83),
        .I5(ram_reg_bram_0_i_367_0[0]),
        .O(ram_reg_bram_0_i_481_n_0));
  LUT6 #(
    .INIT(64'h00000000000055FD)) 
    ram_reg_bram_0_i_482
       (.I0(ram_reg_bram_0_i_364_n_0),
        .I1(ram_reg_bram_0_i_891_n_0),
        .I2(ram_reg_bram_0_i_365_n_0),
        .I3(ram_reg_bram_0_i_892_n_0),
        .I4(ram_reg_bram_0_i_893_n_0),
        .I5(ram_reg_bram_0_i_363_n_0),
        .O(ram_reg_bram_0_i_482_n_0));
  LUT6 #(
    .INIT(64'h00FFB1B1FFFFFFFF)) 
    ram_reg_bram_0_i_483
       (.I0(ram_reg_bram_0_i_732_n_0),
        .I1(ram_reg_bram_0_i_127_2[0]),
        .I2(ram_reg_bram_0_i_894_n_0),
        .I3(ram_reg_bram_0_i_127_0[0]),
        .I4(ap_CS_fsm_state46),
        .I5(ram_reg_bram_0_i_477_n_0),
        .O(ram_reg_bram_0_i_483_n_0));
  LUT6 #(
    .INIT(64'hBFBBBBBBAAAAAAAA)) 
    ram_reg_bram_0_i_484
       (.I0(ram_reg_bram_0_i_895_n_0),
        .I1(ram_reg_bram_0_i_896_n_0),
        .I2(ram_reg_bram_0_i_897_n_0),
        .I3(ram_reg_bram_0_i_898_n_0),
        .I4(ram_reg_bram_0_i_641_n_0),
        .I5(ram_reg_bram_0_i_361_n_0),
        .O(ram_reg_bram_0_i_484_n_0));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT5 #(
    .INIT(32'hF7D5D5D5)) 
    ram_reg_bram_0_i_485
       (.I0(ram_reg_bram_0_i_899_n_0),
        .I1(ap_CS_fsm_state59),
        .I2(\tmp19_reg_2682_reg[17]_0 [0]),
        .I3(\tmp19_reg_2682_reg[15] [0]),
        .I4(ap_CS_fsm_state58),
        .O(ram_reg_bram_0_i_485_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF4700)) 
    ram_reg_bram_0_i_486
       (.I0(ram_reg_bram_0_i_127_3[15]),
        .I1(ap_CS_fsm_state51),
        .I2(ram_reg_bram_0_i_900_n_0),
        .I3(ram_reg_bram_0_i_901_n_0),
        .I4(ram_reg_bram_0_i_902_n_0),
        .I5(ram_reg_bram_0_i_728_n_0),
        .O(ram_reg_bram_0_i_486_n_0));
  LUT6 #(
    .INIT(64'hFEFEFF000000FF00)) 
    ram_reg_bram_0_i_487
       (.I0(ap_CS_fsm_state54),
        .I1(ap_CS_fsm_state80),
        .I2(ap_CS_fsm_state42),
        .I3(ram_reg_bram_0_i_174_1[15]),
        .I4(ram_reg_bram_0_i_732_n_0),
        .I5(ram_reg_bram_0_i_359_0[15]),
        .O(ram_reg_bram_0_i_487_n_0));
  LUT6 #(
    .INIT(64'h00000000BABAFF00)) 
    ram_reg_bram_0_i_488
       (.I0(ram_reg_bram_0_i_903_n_0),
        .I1(ram_reg_bram_0_i_904_n_0),
        .I2(ram_reg_bram_0_i_359_2[15]),
        .I3(ram_reg_bram_0_i_174_2[15]),
        .I4(ram_reg_bram_0_i_905_n_0),
        .I5(ram_reg_bram_0_i_906_n_0),
        .O(ram_reg_bram_0_i_488_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    ram_reg_bram_0_i_489
       (.I0(ram_reg_bram_0_i_339_n_0),
        .I1(ap_CS_fsm_state51),
        .I2(ap_CS_fsm_state53),
        .I3(ap_CS_fsm_state60),
        .I4(ram_reg_bram_0_i_728_n_0),
        .I5(ram_reg_bram_0_i_907_n_0),
        .O(ram_reg_bram_0_i_489_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFEFEFEFEFE)) 
    ram_reg_bram_0_i_49
       (.I0(ram_reg_bram_0_i_51_n_0),
        .I1(ram_reg_bram_0_i_52_n_0),
        .I2(ram_reg_bram_0_i_222_n_0),
        .I3(ap_CS_fsm_state32),
        .I4(ap_CS_fsm_state44),
        .I5(grp_FIR_filter_fu_188_ap_ce),
        .O(H_filter_FIR_kernel_we1_local));
  LUT6 #(
    .INIT(64'h000000000000EEEF)) 
    ram_reg_bram_0_i_490
       (.I0(ram_reg_bram_0_i_908_n_0),
        .I1(ram_reg_bram_0_i_909_n_0),
        .I2(ram_reg_bram_0_i_910_n_0),
        .I3(ram_reg_bram_0_i_174_0[15]),
        .I4(ram_reg_bram_0_i_911_n_0),
        .I5(ram_reg_bram_0_i_912_n_0),
        .O(ram_reg_bram_0_i_490_n_0));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT5 #(
    .INIT(32'h00010000)) 
    ram_reg_bram_0_i_491
       (.I0(ram_reg_bram_0_i_498_n_0),
        .I1(ap_CS_fsm_state78),
        .I2(ap_CS_fsm_state77),
        .I3(ap_CS_fsm_state79),
        .I4(ram_reg_bram_0_i_495_n_0),
        .O(ram_reg_bram_0_i_491_n_0));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'h01)) 
    ram_reg_bram_0_i_492
       (.I0(ap_CS_fsm_state71),
        .I1(ap_CS_fsm_state66),
        .I2(ap_CS_fsm_state70),
        .O(ram_reg_bram_0_i_492_n_0));
  LUT6 #(
    .INIT(64'hA8AAA8A888888888)) 
    ram_reg_bram_0_i_493
       (.I0(ram_reg_bram_0_i_491_n_0),
        .I1(ram_reg_bram_0_i_913_n_0),
        .I2(ram_reg_bram_0_i_914_n_0),
        .I3(ram_reg_bram_0_i_915_n_0),
        .I4(ram_reg_bram_0_i_492_n_0),
        .I5(ram_reg_bram_0_i_99_n_0),
        .O(ram_reg_bram_0_i_493_n_0));
  LUT6 #(
    .INIT(64'hAAAACFC0AAAAC0C0)) 
    ram_reg_bram_0_i_494
       (.I0(ram_reg_bram_0_i_176_0[15]),
        .I1(ram_reg_bram_0_i_176_1[15]),
        .I2(ap_CS_fsm_state87),
        .I3(ram_reg_bram_0_i_176_3[15]),
        .I4(ap_CS_fsm_state88),
        .I5(ap_CS_fsm_state85),
        .O(ram_reg_bram_0_i_494_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    ram_reg_bram_0_i_495
       (.I0(ap_CS_fsm_state83),
        .I1(ap_CS_fsm_state82),
        .I2(ap_CS_fsm_state81),
        .O(ram_reg_bram_0_i_495_n_0));
  LUT6 #(
    .INIT(64'hCCAFCCA0CCA0CCA0)) 
    ram_reg_bram_0_i_496
       (.I0(ram_reg_bram_0_i_176_2[15]),
        .I1(ram_reg_bram_0_i_176_7[15]),
        .I2(ap_CS_fsm_state78),
        .I3(ap_CS_fsm_state79),
        .I4(ap_CS_fsm_state77),
        .I5(ram_reg_bram_0_i_176_6[15]),
        .O(ram_reg_bram_0_i_496_n_0));
  LUT6 #(
    .INIT(64'h55550F0055550FCC)) 
    ram_reg_bram_0_i_497
       (.I0(ram_reg_bram_0_i_176_5[15]),
        .I1(ap_CS_fsm_state81),
        .I2(\add_ln66_34_reg_2652_reg[23]_i_19_0 [15]),
        .I3(ap_CS_fsm_state82),
        .I4(ap_CS_fsm_state83),
        .I5(ram_reg_bram_0_i_176_4[15]),
        .O(ram_reg_bram_0_i_497_n_0));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    ram_reg_bram_0_i_498
       (.I0(ap_CS_fsm_state88),
        .I1(ap_CS_fsm_state85),
        .I2(ap_CS_fsm_state87),
        .O(ram_reg_bram_0_i_498_n_0));
  LUT6 #(
    .INIT(64'h55550F3355550F00)) 
    ram_reg_bram_0_i_499
       (.I0(ram_reg_bram_0_25[14]),
        .I1(ram_reg_bram_0_i_129_0[14]),
        .I2(ram_reg_bram_0_i_368_0[14]),
        .I3(ap_CS_fsm_state55),
        .I4(ap_CS_fsm_state57),
        .I5(ap_CS_fsm_state53),
        .O(ram_reg_bram_0_i_499_n_0));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAA00A8)) 
    ram_reg_bram_0_i_5
       (.I0(ram_reg_bram_0_i_64_n_0),
        .I1(ram_reg_bram_0_i_69_n_0),
        .I2(ram_reg_bram_0_i_70_n_0),
        .I3(ram_reg_bram_0_i_71_n_0),
        .I4(ap_CS_fsm_state79),
        .I5(ap_CS_fsm_state82),
        .O(ram_reg_bram_0_i_5_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_bram_0_i_50
       (.I0(ram_reg_bram_0_i_223_n_0),
        .I1(ram_reg_bram_0_i_52_n_0),
        .I2(ram_reg_bram_0_i_55_n_0),
        .I3(ram_reg_bram_0_i_224_n_0),
        .I4(grp_FIR_filter_fu_188_ap_ready),
        .I5(ram_reg_bram_0_i_222_n_0),
        .O(H_filter_FIR_kernel_we0_local));
  LUT6 #(
    .INIT(64'h000000000000002A)) 
    ram_reg_bram_0_i_500
       (.I0(ram_reg_bram_0_i_916_n_0),
        .I1(ap_CS_fsm_state51),
        .I2(ram_reg_bram_0_i_127_3[14]),
        .I3(ap_CS_fsm_state53),
        .I4(ap_CS_fsm_state55),
        .I5(ap_CS_fsm_state57),
        .O(ram_reg_bram_0_i_500_n_0));
  LUT6 #(
    .INIT(64'hFEFEFF000000FF00)) 
    ram_reg_bram_0_i_501
       (.I0(ap_CS_fsm_state54),
        .I1(ap_CS_fsm_state80),
        .I2(ap_CS_fsm_state42),
        .I3(ram_reg_bram_0_i_174_1[14]),
        .I4(ram_reg_bram_0_i_732_n_0),
        .I5(ram_reg_bram_0_i_359_0[14]),
        .O(ram_reg_bram_0_i_501_n_0));
  LUT6 #(
    .INIT(64'h00000000F4F4FF00)) 
    ram_reg_bram_0_i_502
       (.I0(ram_reg_bram_0_i_904_n_0),
        .I1(ram_reg_bram_0_i_359_2[14]),
        .I2(ram_reg_bram_0_i_917_n_0),
        .I3(ram_reg_bram_0_i_174_2[14]),
        .I4(ram_reg_bram_0_i_905_n_0),
        .I5(ram_reg_bram_0_i_906_n_0),
        .O(ram_reg_bram_0_i_502_n_0));
  LUT6 #(
    .INIT(64'h000000000000EEEF)) 
    ram_reg_bram_0_i_503
       (.I0(ram_reg_bram_0_i_918_n_0),
        .I1(ram_reg_bram_0_i_909_n_0),
        .I2(ram_reg_bram_0_i_910_n_0),
        .I3(ram_reg_bram_0_i_174_0[14]),
        .I4(ram_reg_bram_0_i_919_n_0),
        .I5(ram_reg_bram_0_i_912_n_0),
        .O(ram_reg_bram_0_i_503_n_0));
  LUT6 #(
    .INIT(64'h33330F5533330F00)) 
    ram_reg_bram_0_i_504
       (.I0(ram_reg_bram_0_i_493_4[14]),
        .I1(ram_reg_bram_0_i_127_5[14]),
        .I2(ram_reg_bram_0_i_127_4[14]),
        .I3(ap_CS_fsm_state74),
        .I4(ap_CS_fsm_state76),
        .I5(ap_CS_fsm_state72),
        .O(ram_reg_bram_0_i_504_n_0));
  LUT6 #(
    .INIT(64'h5555555D55555555)) 
    ram_reg_bram_0_i_505
       (.I0(ram_reg_bram_0_i_491_n_0),
        .I1(ram_reg_bram_0_i_492_n_0),
        .I2(ap_CS_fsm_state65),
        .I3(ap_CS_fsm_state64),
        .I4(ap_CS_fsm_state63),
        .I5(ram_reg_bram_0_i_99_n_0),
        .O(ram_reg_bram_0_i_505_n_0));
  LUT6 #(
    .INIT(64'hCCCCCCCCCCCCFCDD)) 
    ram_reg_bram_0_i_506
       (.I0(ram_reg_bram_0_i_920_n_0),
        .I1(ram_reg_bram_0_i_921_n_0),
        .I2(ram_reg_bram_0_i_493_3[14]),
        .I3(ap_CS_fsm_state66),
        .I4(ap_CS_fsm_state71),
        .I5(ap_CS_fsm_state70),
        .O(ram_reg_bram_0_i_506_n_0));
  LUT6 #(
    .INIT(64'hFFFF0000B888B888)) 
    ram_reg_bram_0_i_507
       (.I0(ram_reg_bram_0_i_176_1[14]),
        .I1(ap_CS_fsm_state87),
        .I2(ram_reg_bram_0_i_176_3[14]),
        .I3(ap_CS_fsm_state85),
        .I4(ram_reg_bram_0_i_176_0[14]),
        .I5(ap_CS_fsm_state88),
        .O(ram_reg_bram_0_i_507_n_0));
  MUXF7 ram_reg_bram_0_i_508
       (.I0(ram_reg_bram_0_i_922_n_0),
        .I1(ram_reg_bram_0_i_923_n_0),
        .O(ram_reg_bram_0_i_508_n_0),
        .S(ram_reg_bram_0_i_495_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF2A00)) 
    ram_reg_bram_0_i_509
       (.I0(ram_reg_bram_0_i_901_n_0),
        .I1(ram_reg_bram_0_i_127_3[13]),
        .I2(ap_CS_fsm_state51),
        .I3(ram_reg_bram_0_i_924_n_0),
        .I4(ram_reg_bram_0_i_925_n_0),
        .I5(ram_reg_bram_0_i_728_n_0),
        .O(ram_reg_bram_0_i_509_n_0));
  LUT6 #(
    .INIT(64'hFFFAFFFAFFFAFEFA)) 
    ram_reg_bram_0_i_51
       (.I0(ram_reg_bram_0_i_224_n_0),
        .I1(ap_CS_fsm_state21),
        .I2(ram_reg_bram_0_i_225_n_0),
        .I3(grp_FIR_filter_fu_188_ap_ce),
        .I4(ap_CS_fsm_state41),
        .I5(ap_CS_fsm_state43),
        .O(ram_reg_bram_0_i_51_n_0));
  LUT6 #(
    .INIT(64'hFEFEFF000000FF00)) 
    ram_reg_bram_0_i_510
       (.I0(ap_CS_fsm_state54),
        .I1(ap_CS_fsm_state80),
        .I2(ap_CS_fsm_state42),
        .I3(ram_reg_bram_0_i_174_1[13]),
        .I4(ram_reg_bram_0_i_732_n_0),
        .I5(ram_reg_bram_0_i_359_0[13]),
        .O(ram_reg_bram_0_i_510_n_0));
  LUT6 #(
    .INIT(64'h00000000F4F4FF00)) 
    ram_reg_bram_0_i_511
       (.I0(ram_reg_bram_0_i_904_n_0),
        .I1(ram_reg_bram_0_i_359_2[13]),
        .I2(ram_reg_bram_0_i_926_n_0),
        .I3(ram_reg_bram_0_i_174_2[13]),
        .I4(ram_reg_bram_0_i_905_n_0),
        .I5(ram_reg_bram_0_i_906_n_0),
        .O(ram_reg_bram_0_i_511_n_0));
  LUT6 #(
    .INIT(64'h000000000000EEEF)) 
    ram_reg_bram_0_i_512
       (.I0(ram_reg_bram_0_i_927_n_0),
        .I1(ram_reg_bram_0_i_909_n_0),
        .I2(ram_reg_bram_0_i_910_n_0),
        .I3(ram_reg_bram_0_i_174_0[13]),
        .I4(ram_reg_bram_0_i_928_n_0),
        .I5(ram_reg_bram_0_i_912_n_0),
        .O(ram_reg_bram_0_i_512_n_0));
  LUT6 #(
    .INIT(64'h33330F5533330F00)) 
    ram_reg_bram_0_i_513
       (.I0(ram_reg_bram_0_i_493_4[13]),
        .I1(ram_reg_bram_0_i_127_5[13]),
        .I2(ram_reg_bram_0_i_127_4[13]),
        .I3(ap_CS_fsm_state74),
        .I4(ap_CS_fsm_state76),
        .I5(ap_CS_fsm_state72),
        .O(ram_reg_bram_0_i_513_n_0));
  LUT6 #(
    .INIT(64'h888A888888888888)) 
    ram_reg_bram_0_i_514
       (.I0(ram_reg_bram_0_i_929_n_0),
        .I1(ram_reg_bram_0_i_930_n_0),
        .I2(ap_CS_fsm_state65),
        .I3(ap_CS_fsm_state64),
        .I4(ap_CS_fsm_state63),
        .I5(ram_reg_bram_0_i_493_2[13]),
        .O(ram_reg_bram_0_i_514_n_0));
  LUT6 #(
    .INIT(64'hAAAACFC0AAAAC0C0)) 
    ram_reg_bram_0_i_515
       (.I0(ram_reg_bram_0_i_176_0[13]),
        .I1(ram_reg_bram_0_i_176_1[13]),
        .I2(ap_CS_fsm_state87),
        .I3(ram_reg_bram_0_i_176_3[13]),
        .I4(ap_CS_fsm_state88),
        .I5(ap_CS_fsm_state85),
        .O(ram_reg_bram_0_i_515_n_0));
  LUT6 #(
    .INIT(64'h0000010001010101)) 
    ram_reg_bram_0_i_516
       (.I0(ap_CS_fsm_state87),
        .I1(ap_CS_fsm_state85),
        .I2(ap_CS_fsm_state88),
        .I3(ram_reg_bram_0_i_495_n_0),
        .I4(ram_reg_bram_0_i_931_n_0),
        .I5(ram_reg_bram_0_i_932_n_0),
        .O(ram_reg_bram_0_i_516_n_0));
  LUT6 #(
    .INIT(64'h3333550F33335500)) 
    ram_reg_bram_0_i_517
       (.I0(ram_reg_bram_0_i_368_0[12]),
        .I1(ram_reg_bram_0_25[12]),
        .I2(ram_reg_bram_0_i_129_0[12]),
        .I3(ap_CS_fsm_state55),
        .I4(ap_CS_fsm_state57),
        .I5(ap_CS_fsm_state53),
        .O(ram_reg_bram_0_i_517_n_0));
  LUT6 #(
    .INIT(64'h000000000000002A)) 
    ram_reg_bram_0_i_518
       (.I0(ram_reg_bram_0_i_933_n_0),
        .I1(ap_CS_fsm_state51),
        .I2(ram_reg_bram_0_i_127_3[12]),
        .I3(ap_CS_fsm_state53),
        .I4(ap_CS_fsm_state55),
        .I5(ap_CS_fsm_state57),
        .O(ram_reg_bram_0_i_518_n_0));
  LUT6 #(
    .INIT(64'hFEFEFF000000FF00)) 
    ram_reg_bram_0_i_519
       (.I0(ap_CS_fsm_state54),
        .I1(ap_CS_fsm_state80),
        .I2(ap_CS_fsm_state42),
        .I3(ram_reg_bram_0_i_174_1[12]),
        .I4(ram_reg_bram_0_i_732_n_0),
        .I5(ram_reg_bram_0_i_359_0[12]),
        .O(ram_reg_bram_0_i_519_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_bram_0_i_52
       (.I0(ram_reg_bram_0_i_226_n_0),
        .I1(ram_reg_bram_0_i_227_n_0),
        .I2(ram_reg_bram_0_i_228_n_0),
        .I3(ram_reg_bram_0_i_229_n_0),
        .I4(ram_reg_bram_0_i_230_n_0),
        .I5(ram_reg_bram_0_i_231_n_0),
        .O(ram_reg_bram_0_i_52_n_0));
  LUT6 #(
    .INIT(64'h00000000F4F4FF00)) 
    ram_reg_bram_0_i_520
       (.I0(ram_reg_bram_0_i_904_n_0),
        .I1(ram_reg_bram_0_i_359_2[12]),
        .I2(ram_reg_bram_0_i_934_n_0),
        .I3(ram_reg_bram_0_i_174_2[12]),
        .I4(ram_reg_bram_0_i_905_n_0),
        .I5(ram_reg_bram_0_i_906_n_0),
        .O(ram_reg_bram_0_i_520_n_0));
  LUT6 #(
    .INIT(64'h000000000000EEEF)) 
    ram_reg_bram_0_i_521
       (.I0(ram_reg_bram_0_i_935_n_0),
        .I1(ram_reg_bram_0_i_909_n_0),
        .I2(ram_reg_bram_0_i_910_n_0),
        .I3(ram_reg_bram_0_i_174_0[12]),
        .I4(ram_reg_bram_0_i_936_n_0),
        .I5(ram_reg_bram_0_i_912_n_0),
        .O(ram_reg_bram_0_i_521_n_0));
  LUT6 #(
    .INIT(64'h33330F5533330F00)) 
    ram_reg_bram_0_i_522
       (.I0(ram_reg_bram_0_i_493_4[12]),
        .I1(ram_reg_bram_0_i_127_5[12]),
        .I2(ram_reg_bram_0_i_127_4[12]),
        .I3(ap_CS_fsm_state74),
        .I4(ap_CS_fsm_state76),
        .I5(ap_CS_fsm_state72),
        .O(ram_reg_bram_0_i_522_n_0));
  LUT6 #(
    .INIT(64'hCCCCCCCCCCCCFCDD)) 
    ram_reg_bram_0_i_523
       (.I0(ram_reg_bram_0_i_937_n_0),
        .I1(ram_reg_bram_0_i_938_n_0),
        .I2(ram_reg_bram_0_i_493_3[12]),
        .I3(ap_CS_fsm_state66),
        .I4(ap_CS_fsm_state71),
        .I5(ap_CS_fsm_state70),
        .O(ram_reg_bram_0_i_523_n_0));
  LUT6 #(
    .INIT(64'h5555303F55553030)) 
    ram_reg_bram_0_i_524
       (.I0(ram_reg_bram_0_i_176_0[12]),
        .I1(ram_reg_bram_0_i_176_1[12]),
        .I2(ap_CS_fsm_state87),
        .I3(ram_reg_bram_0_i_176_3[12]),
        .I4(ap_CS_fsm_state88),
        .I5(ap_CS_fsm_state85),
        .O(ram_reg_bram_0_i_524_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF4)) 
    ram_reg_bram_0_i_525
       (.I0(ram_reg_bram_0_i_939_n_0),
        .I1(ram_reg_bram_0_i_495_n_0),
        .I2(ram_reg_bram_0_i_940_n_0),
        .I3(ap_CS_fsm_state88),
        .I4(ap_CS_fsm_state85),
        .I5(ap_CS_fsm_state87),
        .O(ram_reg_bram_0_i_525_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF2A00)) 
    ram_reg_bram_0_i_526
       (.I0(ram_reg_bram_0_i_901_n_0),
        .I1(ram_reg_bram_0_i_127_3[11]),
        .I2(ap_CS_fsm_state51),
        .I3(ram_reg_bram_0_i_941_n_0),
        .I4(ram_reg_bram_0_i_942_n_0),
        .I5(ram_reg_bram_0_i_728_n_0),
        .O(ram_reg_bram_0_i_526_n_0));
  LUT6 #(
    .INIT(64'h00000000F4F4FF00)) 
    ram_reg_bram_0_i_527
       (.I0(ram_reg_bram_0_i_904_n_0),
        .I1(ram_reg_bram_0_i_359_2[11]),
        .I2(ram_reg_bram_0_i_943_n_0),
        .I3(ram_reg_bram_0_i_174_2[11]),
        .I4(ram_reg_bram_0_i_905_n_0),
        .I5(ram_reg_bram_0_i_906_n_0),
        .O(ram_reg_bram_0_i_527_n_0));
  LUT6 #(
    .INIT(64'hFEFF00FFFE000000)) 
    ram_reg_bram_0_i_528
       (.I0(ap_CS_fsm_state54),
        .I1(ap_CS_fsm_state80),
        .I2(ap_CS_fsm_state42),
        .I3(ram_reg_bram_0_i_732_n_0),
        .I4(ram_reg_bram_0_i_359_0[11]),
        .I5(ram_reg_bram_0_i_174_1[11]),
        .O(ram_reg_bram_0_i_528_n_0));
  LUT6 #(
    .INIT(64'h000000000000FFAB)) 
    ram_reg_bram_0_i_529
       (.I0(ram_reg_bram_0_i_909_n_0),
        .I1(ram_reg_bram_0_i_910_n_0),
        .I2(ram_reg_bram_0_i_174_0[11]),
        .I3(ram_reg_bram_0_i_944_n_0),
        .I4(ram_reg_bram_0_i_945_n_0),
        .I5(ram_reg_bram_0_i_912_n_0),
        .O(ram_reg_bram_0_i_529_n_0));
  LUT6 #(
    .INIT(64'hFFFCFFFCFFFCFDFC)) 
    ram_reg_bram_0_i_53
       (.I0(ram_reg_bram_0_i_232_n_0),
        .I1(ram_reg_bram_0_i_233_n_0),
        .I2(\ap_CS_fsm_reg[0] ),
        .I3(grp_FIR_filter_fu_188_ap_ce),
        .I4(ap_CS_fsm_state9),
        .I5(ap_CS_fsm_state10),
        .O(ram_reg_bram_0_i_53_n_0));
  LUT6 #(
    .INIT(64'h33330F5533330F00)) 
    ram_reg_bram_0_i_530
       (.I0(ram_reg_bram_0_i_493_4[11]),
        .I1(ram_reg_bram_0_i_127_5[11]),
        .I2(ram_reg_bram_0_i_127_4[11]),
        .I3(ap_CS_fsm_state74),
        .I4(ap_CS_fsm_state76),
        .I5(ap_CS_fsm_state72),
        .O(ram_reg_bram_0_i_530_n_0));
  LUT6 #(
    .INIT(64'hCCCCCCCCCCCCFCDD)) 
    ram_reg_bram_0_i_531
       (.I0(ram_reg_bram_0_i_946_n_0),
        .I1(ram_reg_bram_0_i_947_n_0),
        .I2(ram_reg_bram_0_i_493_3[11]),
        .I3(ap_CS_fsm_state66),
        .I4(ap_CS_fsm_state71),
        .I5(ap_CS_fsm_state70),
        .O(ram_reg_bram_0_i_531_n_0));
  LUT6 #(
    .INIT(64'h5555303F55553030)) 
    ram_reg_bram_0_i_532
       (.I0(ram_reg_bram_0_i_176_0[11]),
        .I1(ram_reg_bram_0_i_176_1[11]),
        .I2(ap_CS_fsm_state87),
        .I3(ram_reg_bram_0_i_176_3[11]),
        .I4(ap_CS_fsm_state88),
        .I5(ap_CS_fsm_state85),
        .O(ram_reg_bram_0_i_532_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF4)) 
    ram_reg_bram_0_i_533
       (.I0(ram_reg_bram_0_i_948_n_0),
        .I1(ram_reg_bram_0_i_495_n_0),
        .I2(ram_reg_bram_0_i_949_n_0),
        .I3(ap_CS_fsm_state88),
        .I4(ap_CS_fsm_state85),
        .I5(ap_CS_fsm_state87),
        .O(ram_reg_bram_0_i_533_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF2A00)) 
    ram_reg_bram_0_i_534
       (.I0(ram_reg_bram_0_i_901_n_0),
        .I1(ram_reg_bram_0_i_127_3[10]),
        .I2(ap_CS_fsm_state51),
        .I3(ram_reg_bram_0_i_950_n_0),
        .I4(ram_reg_bram_0_i_951_n_0),
        .I5(ram_reg_bram_0_i_728_n_0),
        .O(ram_reg_bram_0_i_534_n_0));
  LUT6 #(
    .INIT(64'h00000000F4F4FF00)) 
    ram_reg_bram_0_i_535
       (.I0(ram_reg_bram_0_i_904_n_0),
        .I1(ram_reg_bram_0_i_359_2[10]),
        .I2(ram_reg_bram_0_i_952_n_0),
        .I3(ram_reg_bram_0_i_174_2[10]),
        .I4(ram_reg_bram_0_i_905_n_0),
        .I5(ram_reg_bram_0_i_906_n_0),
        .O(ram_reg_bram_0_i_535_n_0));
  LUT6 #(
    .INIT(64'hFEFF00FFFE000000)) 
    ram_reg_bram_0_i_536
       (.I0(ap_CS_fsm_state54),
        .I1(ap_CS_fsm_state80),
        .I2(ap_CS_fsm_state42),
        .I3(ram_reg_bram_0_i_732_n_0),
        .I4(ram_reg_bram_0_i_359_0[10]),
        .I5(ram_reg_bram_0_i_174_1[10]),
        .O(ram_reg_bram_0_i_536_n_0));
  LUT6 #(
    .INIT(64'h000000000000FFAB)) 
    ram_reg_bram_0_i_537
       (.I0(ram_reg_bram_0_i_909_n_0),
        .I1(ram_reg_bram_0_i_910_n_0),
        .I2(ram_reg_bram_0_i_174_0[10]),
        .I3(ram_reg_bram_0_i_953_n_0),
        .I4(ram_reg_bram_0_i_954_n_0),
        .I5(ram_reg_bram_0_i_912_n_0),
        .O(ram_reg_bram_0_i_537_n_0));
  LUT6 #(
    .INIT(64'h33330F5533330F00)) 
    ram_reg_bram_0_i_538
       (.I0(ram_reg_bram_0_i_493_4[10]),
        .I1(ram_reg_bram_0_i_127_5[10]),
        .I2(ram_reg_bram_0_i_127_4[10]),
        .I3(ap_CS_fsm_state74),
        .I4(ap_CS_fsm_state76),
        .I5(ap_CS_fsm_state72),
        .O(ram_reg_bram_0_i_538_n_0));
  LUT6 #(
    .INIT(64'hCCCCCCCCCCCCFCDD)) 
    ram_reg_bram_0_i_539
       (.I0(ram_reg_bram_0_i_955_n_0),
        .I1(ram_reg_bram_0_i_956_n_0),
        .I2(ram_reg_bram_0_i_493_3[10]),
        .I3(ap_CS_fsm_state66),
        .I4(ap_CS_fsm_state71),
        .I5(ap_CS_fsm_state70),
        .O(ram_reg_bram_0_i_539_n_0));
  LUT3 #(
    .INIT(8'hFE)) 
    ram_reg_bram_0_i_54
       (.I0(CEA2),
        .I1(ram_reg_bram_0_i_234_n_0),
        .I2(ram_reg_bram_0_i_235_n_0),
        .O(ram_reg_bram_0_i_54_n_0));
  LUT6 #(
    .INIT(64'h5555303F55553030)) 
    ram_reg_bram_0_i_540
       (.I0(ram_reg_bram_0_i_176_0[10]),
        .I1(ram_reg_bram_0_i_176_1[10]),
        .I2(ap_CS_fsm_state87),
        .I3(ram_reg_bram_0_i_176_3[10]),
        .I4(ap_CS_fsm_state88),
        .I5(ap_CS_fsm_state85),
        .O(ram_reg_bram_0_i_540_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF4)) 
    ram_reg_bram_0_i_541
       (.I0(ram_reg_bram_0_i_957_n_0),
        .I1(ram_reg_bram_0_i_495_n_0),
        .I2(ram_reg_bram_0_i_958_n_0),
        .I3(ap_CS_fsm_state88),
        .I4(ap_CS_fsm_state85),
        .I5(ap_CS_fsm_state87),
        .O(ram_reg_bram_0_i_541_n_0));
  LUT6 #(
    .INIT(64'h55550F3355550F00)) 
    ram_reg_bram_0_i_542
       (.I0(ram_reg_bram_0_25[9]),
        .I1(ram_reg_bram_0_i_129_0[9]),
        .I2(ram_reg_bram_0_i_368_0[9]),
        .I3(ap_CS_fsm_state55),
        .I4(ap_CS_fsm_state57),
        .I5(ap_CS_fsm_state53),
        .O(ram_reg_bram_0_i_542_n_0));
  LUT6 #(
    .INIT(64'h000000000000002A)) 
    ram_reg_bram_0_i_543
       (.I0(ram_reg_bram_0_i_959_n_0),
        .I1(ap_CS_fsm_state51),
        .I2(ram_reg_bram_0_i_127_3[9]),
        .I3(ap_CS_fsm_state53),
        .I4(ap_CS_fsm_state55),
        .I5(ap_CS_fsm_state57),
        .O(ram_reg_bram_0_i_543_n_0));
  LUT6 #(
    .INIT(64'hFEFEFF000000FF00)) 
    ram_reg_bram_0_i_544
       (.I0(ap_CS_fsm_state54),
        .I1(ap_CS_fsm_state80),
        .I2(ap_CS_fsm_state42),
        .I3(ram_reg_bram_0_i_174_1[9]),
        .I4(ram_reg_bram_0_i_732_n_0),
        .I5(ram_reg_bram_0_i_359_0[9]),
        .O(ram_reg_bram_0_i_544_n_0));
  LUT6 #(
    .INIT(64'h00000000F4F4FF00)) 
    ram_reg_bram_0_i_545
       (.I0(ram_reg_bram_0_i_904_n_0),
        .I1(ram_reg_bram_0_i_359_2[9]),
        .I2(ram_reg_bram_0_i_960_n_0),
        .I3(ram_reg_bram_0_i_174_2[9]),
        .I4(ram_reg_bram_0_i_905_n_0),
        .I5(ram_reg_bram_0_i_906_n_0),
        .O(ram_reg_bram_0_i_545_n_0));
  LUT6 #(
    .INIT(64'h000000000000EEEF)) 
    ram_reg_bram_0_i_546
       (.I0(ram_reg_bram_0_i_961_n_0),
        .I1(ram_reg_bram_0_i_909_n_0),
        .I2(ram_reg_bram_0_i_910_n_0),
        .I3(ram_reg_bram_0_i_174_0[9]),
        .I4(ram_reg_bram_0_i_962_n_0),
        .I5(ram_reg_bram_0_i_912_n_0),
        .O(ram_reg_bram_0_i_546_n_0));
  LUT6 #(
    .INIT(64'h33330F5533330F00)) 
    ram_reg_bram_0_i_547
       (.I0(ram_reg_bram_0_i_493_4[9]),
        .I1(ram_reg_bram_0_i_127_5[9]),
        .I2(ram_reg_bram_0_i_127_4[9]),
        .I3(ap_CS_fsm_state74),
        .I4(ap_CS_fsm_state76),
        .I5(ap_CS_fsm_state72),
        .O(ram_reg_bram_0_i_547_n_0));
  LUT6 #(
    .INIT(64'hCCCCCCCCCCCCFCDD)) 
    ram_reg_bram_0_i_548
       (.I0(ram_reg_bram_0_i_963_n_0),
        .I1(ram_reg_bram_0_i_964_n_0),
        .I2(ram_reg_bram_0_i_493_3[9]),
        .I3(ap_CS_fsm_state66),
        .I4(ap_CS_fsm_state71),
        .I5(ap_CS_fsm_state70),
        .O(ram_reg_bram_0_i_548_n_0));
  LUT6 #(
    .INIT(64'h5555303F55553030)) 
    ram_reg_bram_0_i_549
       (.I0(ram_reg_bram_0_i_176_0[9]),
        .I1(ram_reg_bram_0_i_176_1[9]),
        .I2(ap_CS_fsm_state87),
        .I3(ram_reg_bram_0_i_176_3[9]),
        .I4(ap_CS_fsm_state88),
        .I5(ap_CS_fsm_state85),
        .O(ram_reg_bram_0_i_549_n_0));
  LUT5 #(
    .INIT(32'hFF00FD00)) 
    ram_reg_bram_0_i_55
       (.I0(ram_reg_bram_0_i_236_n_0),
        .I1(ap_CS_fsm_state18),
        .I2(CEA1),
        .I3(grp_FIR_filter_fu_188_ap_ce),
        .I4(ap_CS_fsm_state45),
        .O(ram_reg_bram_0_i_55_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF4)) 
    ram_reg_bram_0_i_550
       (.I0(ram_reg_bram_0_i_965_n_0),
        .I1(ram_reg_bram_0_i_495_n_0),
        .I2(ram_reg_bram_0_i_966_n_0),
        .I3(ap_CS_fsm_state88),
        .I4(ap_CS_fsm_state85),
        .I5(ap_CS_fsm_state87),
        .O(ram_reg_bram_0_i_550_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF35)) 
    ram_reg_bram_0_i_551
       (.I0(ram_reg_bram_0_i_967_n_0),
        .I1(ram_reg_bram_0_i_127_3[8]),
        .I2(ap_CS_fsm_state51),
        .I3(ap_CS_fsm_state53),
        .I4(ap_CS_fsm_state55),
        .I5(ap_CS_fsm_state57),
        .O(ram_reg_bram_0_i_551_n_0));
  LUT6 #(
    .INIT(64'hCFCAC0CACFC0C0C0)) 
    ram_reg_bram_0_i_552
       (.I0(ap_CS_fsm_state53),
        .I1(ram_reg_bram_0_25[8]),
        .I2(ap_CS_fsm_state57),
        .I3(ap_CS_fsm_state55),
        .I4(ram_reg_bram_0_i_368_0[8]),
        .I5(ram_reg_bram_0_i_129_0[8]),
        .O(ram_reg_bram_0_i_552_n_0));
  LUT6 #(
    .INIT(64'h00000000F4F4FF00)) 
    ram_reg_bram_0_i_553
       (.I0(ram_reg_bram_0_i_904_n_0),
        .I1(ram_reg_bram_0_i_359_2[8]),
        .I2(ram_reg_bram_0_i_968_n_0),
        .I3(ram_reg_bram_0_i_174_2[8]),
        .I4(ram_reg_bram_0_i_905_n_0),
        .I5(ram_reg_bram_0_i_906_n_0),
        .O(ram_reg_bram_0_i_553_n_0));
  LUT6 #(
    .INIT(64'hFEFF00FFFE000000)) 
    ram_reg_bram_0_i_554
       (.I0(ap_CS_fsm_state54),
        .I1(ap_CS_fsm_state80),
        .I2(ap_CS_fsm_state42),
        .I3(ram_reg_bram_0_i_732_n_0),
        .I4(ram_reg_bram_0_i_359_0[8]),
        .I5(ram_reg_bram_0_i_174_1[8]),
        .O(ram_reg_bram_0_i_554_n_0));
  LUT6 #(
    .INIT(64'h000000000000FFAB)) 
    ram_reg_bram_0_i_555
       (.I0(ram_reg_bram_0_i_909_n_0),
        .I1(ram_reg_bram_0_i_910_n_0),
        .I2(ram_reg_bram_0_i_174_0[8]),
        .I3(ram_reg_bram_0_i_969_n_0),
        .I4(ram_reg_bram_0_i_970_n_0),
        .I5(ram_reg_bram_0_i_912_n_0),
        .O(ram_reg_bram_0_i_555_n_0));
  LUT6 #(
    .INIT(64'hFFFF0000B888B888)) 
    ram_reg_bram_0_i_556
       (.I0(ram_reg_bram_0_i_176_1[8]),
        .I1(ap_CS_fsm_state87),
        .I2(ram_reg_bram_0_i_176_3[8]),
        .I3(ap_CS_fsm_state85),
        .I4(ram_reg_bram_0_i_176_0[8]),
        .I5(ap_CS_fsm_state88),
        .O(ram_reg_bram_0_i_556_n_0));
  LUT6 #(
    .INIT(64'hFEFFFEFEFEFFFEFF)) 
    ram_reg_bram_0_i_557
       (.I0(ap_CS_fsm_state87),
        .I1(ap_CS_fsm_state85),
        .I2(ap_CS_fsm_state88),
        .I3(ram_reg_bram_0_i_971_n_0),
        .I4(ram_reg_bram_0_i_972_n_0),
        .I5(ram_reg_bram_0_i_495_n_0),
        .O(ram_reg_bram_0_i_557_n_0));
  LUT6 #(
    .INIT(64'h33330F5533330F00)) 
    ram_reg_bram_0_i_558
       (.I0(ram_reg_bram_0_i_493_4[8]),
        .I1(ram_reg_bram_0_i_127_5[8]),
        .I2(ram_reg_bram_0_i_127_4[8]),
        .I3(ap_CS_fsm_state74),
        .I4(ap_CS_fsm_state76),
        .I5(ap_CS_fsm_state72),
        .O(ram_reg_bram_0_i_558_n_0));
  LUT6 #(
    .INIT(64'hCCCCCCCCCCCCFCDD)) 
    ram_reg_bram_0_i_559
       (.I0(ram_reg_bram_0_i_973_n_0),
        .I1(ram_reg_bram_0_i_974_n_0),
        .I2(ram_reg_bram_0_i_493_3[8]),
        .I3(ap_CS_fsm_state66),
        .I4(ap_CS_fsm_state71),
        .I5(ap_CS_fsm_state70),
        .O(ram_reg_bram_0_i_559_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFEF)) 
    ram_reg_bram_0_i_56
       (.I0(ram_reg_bram_0_i_237_n_0),
        .I1(ram_reg_bram_0_i_238_n_0),
        .I2(\reg_658_reg[0] ),
        .I3(ram_reg_bram_0_i_239_n_0),
        .I4(ram_reg_bram_0_i_240_n_0),
        .I5(ram_reg_bram_0_i_241_n_0),
        .O(ram_reg_bram_0_i_56_n_0));
  LUT5 #(
    .INIT(32'h00005D7F)) 
    ram_reg_bram_0_i_560
       (.I0(ram_reg_bram_0_i_901_n_0),
        .I1(ap_CS_fsm_state51),
        .I2(ram_reg_bram_0_i_127_3[7]),
        .I3(ram_reg_bram_0_i_975_n_0),
        .I4(ram_reg_bram_0_i_976_n_0),
        .O(ram_reg_bram_0_i_560_n_0));
  LUT6 #(
    .INIT(64'h00000000F4F4FF00)) 
    ram_reg_bram_0_i_561
       (.I0(ram_reg_bram_0_i_904_n_0),
        .I1(ram_reg_bram_0_i_359_2[7]),
        .I2(ram_reg_bram_0_i_977_n_0),
        .I3(ram_reg_bram_0_i_174_2[7]),
        .I4(ram_reg_bram_0_i_905_n_0),
        .I5(ram_reg_bram_0_i_906_n_0),
        .O(ram_reg_bram_0_i_561_n_0));
  LUT6 #(
    .INIT(64'hFEFF00FFFE000000)) 
    ram_reg_bram_0_i_562
       (.I0(ap_CS_fsm_state54),
        .I1(ap_CS_fsm_state80),
        .I2(ap_CS_fsm_state42),
        .I3(ram_reg_bram_0_i_732_n_0),
        .I4(ram_reg_bram_0_i_359_0[7]),
        .I5(ram_reg_bram_0_i_174_1[7]),
        .O(ram_reg_bram_0_i_562_n_0));
  LUT6 #(
    .INIT(64'h000000000000FFAB)) 
    ram_reg_bram_0_i_563
       (.I0(ram_reg_bram_0_i_909_n_0),
        .I1(ram_reg_bram_0_i_910_n_0),
        .I2(ram_reg_bram_0_i_174_0[7]),
        .I3(ram_reg_bram_0_i_978_n_0),
        .I4(ram_reg_bram_0_i_979_n_0),
        .I5(ram_reg_bram_0_i_912_n_0),
        .O(ram_reg_bram_0_i_563_n_0));
  LUT6 #(
    .INIT(64'h33330F5533330F00)) 
    ram_reg_bram_0_i_564
       (.I0(ram_reg_bram_0_i_493_4[7]),
        .I1(ram_reg_bram_0_i_127_5[7]),
        .I2(ram_reg_bram_0_i_127_4[7]),
        .I3(ap_CS_fsm_state74),
        .I4(ap_CS_fsm_state76),
        .I5(ap_CS_fsm_state72),
        .O(ram_reg_bram_0_i_564_n_0));
  LUT6 #(
    .INIT(64'hCCCCCCCCCCCCFCDD)) 
    ram_reg_bram_0_i_565
       (.I0(ram_reg_bram_0_i_980_n_0),
        .I1(ram_reg_bram_0_i_981_n_0),
        .I2(ram_reg_bram_0_i_493_3[7]),
        .I3(ap_CS_fsm_state66),
        .I4(ap_CS_fsm_state71),
        .I5(ap_CS_fsm_state70),
        .O(ram_reg_bram_0_i_565_n_0));
  LUT6 #(
    .INIT(64'h5555303F55553030)) 
    ram_reg_bram_0_i_566
       (.I0(ram_reg_bram_0_i_176_0[7]),
        .I1(ram_reg_bram_0_i_176_1[7]),
        .I2(ap_CS_fsm_state87),
        .I3(ram_reg_bram_0_i_176_3[7]),
        .I4(ap_CS_fsm_state88),
        .I5(ap_CS_fsm_state85),
        .O(ram_reg_bram_0_i_566_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF4)) 
    ram_reg_bram_0_i_567
       (.I0(ram_reg_bram_0_i_982_n_0),
        .I1(ram_reg_bram_0_i_495_n_0),
        .I2(ram_reg_bram_0_i_983_n_0),
        .I3(ap_CS_fsm_state88),
        .I4(ap_CS_fsm_state85),
        .I5(ap_CS_fsm_state87),
        .O(ram_reg_bram_0_i_567_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF2A00)) 
    ram_reg_bram_0_i_568
       (.I0(ram_reg_bram_0_i_901_n_0),
        .I1(ram_reg_bram_0_i_127_3[6]),
        .I2(ap_CS_fsm_state51),
        .I3(ram_reg_bram_0_i_984_n_0),
        .I4(ram_reg_bram_0_i_985_n_0),
        .I5(ram_reg_bram_0_i_728_n_0),
        .O(ram_reg_bram_0_i_568_n_0));
  LUT6 #(
    .INIT(64'h00000000F4F4FF00)) 
    ram_reg_bram_0_i_569
       (.I0(ram_reg_bram_0_i_904_n_0),
        .I1(ram_reg_bram_0_i_359_2[6]),
        .I2(ram_reg_bram_0_i_986_n_0),
        .I3(ram_reg_bram_0_i_174_2[6]),
        .I4(ram_reg_bram_0_i_905_n_0),
        .I5(ram_reg_bram_0_i_906_n_0),
        .O(ram_reg_bram_0_i_569_n_0));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_bram_0_i_57
       (.I0(grp_FIR_filter_fu_188_ap_ce),
        .I1(ap_CS_fsm_state88),
        .O(grp_FIR_filter_fu_188_ap_ready));
  LUT6 #(
    .INIT(64'hFEFF00FFFE000000)) 
    ram_reg_bram_0_i_570
       (.I0(ap_CS_fsm_state54),
        .I1(ap_CS_fsm_state80),
        .I2(ap_CS_fsm_state42),
        .I3(ram_reg_bram_0_i_732_n_0),
        .I4(ram_reg_bram_0_i_359_0[6]),
        .I5(ram_reg_bram_0_i_174_1[6]),
        .O(ram_reg_bram_0_i_570_n_0));
  LUT6 #(
    .INIT(64'h000000000000FFAB)) 
    ram_reg_bram_0_i_571
       (.I0(ram_reg_bram_0_i_909_n_0),
        .I1(ram_reg_bram_0_i_910_n_0),
        .I2(ram_reg_bram_0_i_174_0[6]),
        .I3(ram_reg_bram_0_i_987_n_0),
        .I4(ram_reg_bram_0_i_988_n_0),
        .I5(ram_reg_bram_0_i_912_n_0),
        .O(ram_reg_bram_0_i_571_n_0));
  LUT6 #(
    .INIT(64'h33330F5533330F00)) 
    ram_reg_bram_0_i_572
       (.I0(ram_reg_bram_0_i_493_4[6]),
        .I1(ram_reg_bram_0_i_127_5[6]),
        .I2(ram_reg_bram_0_i_127_4[6]),
        .I3(ap_CS_fsm_state74),
        .I4(ap_CS_fsm_state76),
        .I5(ap_CS_fsm_state72),
        .O(ram_reg_bram_0_i_572_n_0));
  LUT6 #(
    .INIT(64'h888A888888888888)) 
    ram_reg_bram_0_i_573
       (.I0(ram_reg_bram_0_i_989_n_0),
        .I1(ram_reg_bram_0_i_990_n_0),
        .I2(ap_CS_fsm_state65),
        .I3(ap_CS_fsm_state64),
        .I4(ap_CS_fsm_state63),
        .I5(ram_reg_bram_0_i_493_2[6]),
        .O(ram_reg_bram_0_i_573_n_0));
  LUT6 #(
    .INIT(64'h5555303F55553030)) 
    ram_reg_bram_0_i_574
       (.I0(ram_reg_bram_0_i_176_0[6]),
        .I1(ram_reg_bram_0_i_176_1[6]),
        .I2(ap_CS_fsm_state87),
        .I3(ram_reg_bram_0_i_176_3[6]),
        .I4(ap_CS_fsm_state88),
        .I5(ap_CS_fsm_state85),
        .O(ram_reg_bram_0_i_574_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF4)) 
    ram_reg_bram_0_i_575
       (.I0(ram_reg_bram_0_i_991_n_0),
        .I1(ram_reg_bram_0_i_495_n_0),
        .I2(ram_reg_bram_0_i_992_n_0),
        .I3(ap_CS_fsm_state88),
        .I4(ap_CS_fsm_state85),
        .I5(ap_CS_fsm_state87),
        .O(ram_reg_bram_0_i_575_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF35)) 
    ram_reg_bram_0_i_576
       (.I0(ram_reg_bram_0_i_993_n_0),
        .I1(ram_reg_bram_0_i_127_3[5]),
        .I2(ap_CS_fsm_state51),
        .I3(ap_CS_fsm_state53),
        .I4(ap_CS_fsm_state55),
        .I5(ap_CS_fsm_state57),
        .O(ram_reg_bram_0_i_576_n_0));
  LUT6 #(
    .INIT(64'hCFCAC0CACFC0C0C0)) 
    ram_reg_bram_0_i_577
       (.I0(ap_CS_fsm_state53),
        .I1(ram_reg_bram_0_25[5]),
        .I2(ap_CS_fsm_state57),
        .I3(ap_CS_fsm_state55),
        .I4(ram_reg_bram_0_i_368_0[5]),
        .I5(ram_reg_bram_0_i_129_0[5]),
        .O(ram_reg_bram_0_i_577_n_0));
  LUT6 #(
    .INIT(64'h00000000F4F4FF00)) 
    ram_reg_bram_0_i_578
       (.I0(ram_reg_bram_0_i_904_n_0),
        .I1(ram_reg_bram_0_i_359_2[5]),
        .I2(ram_reg_bram_0_i_994_n_0),
        .I3(ram_reg_bram_0_i_174_2[5]),
        .I4(ram_reg_bram_0_i_905_n_0),
        .I5(ram_reg_bram_0_i_906_n_0),
        .O(ram_reg_bram_0_i_578_n_0));
  LUT6 #(
    .INIT(64'hFEFF00FFFE000000)) 
    ram_reg_bram_0_i_579
       (.I0(ap_CS_fsm_state54),
        .I1(ap_CS_fsm_state80),
        .I2(ap_CS_fsm_state42),
        .I3(ram_reg_bram_0_i_732_n_0),
        .I4(ram_reg_bram_0_i_359_0[5]),
        .I5(ram_reg_bram_0_i_174_1[5]),
        .O(ram_reg_bram_0_i_579_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_bram_0_i_58
       (.I0(ram_reg_bram_0_i_235_n_0),
        .I1(ram_reg_bram_0_i_234_n_0),
        .I2(CEA2),
        .I3(ram_reg_bram_0_i_242_n_0),
        .I4(ram_reg_bram_0_i_233_n_0),
        .I5(ram_reg_bram_0_i_243_n_0),
        .O(ram_reg_bram_0_i_58_n_0));
  LUT6 #(
    .INIT(64'h000000000000FFAB)) 
    ram_reg_bram_0_i_580
       (.I0(ram_reg_bram_0_i_909_n_0),
        .I1(ram_reg_bram_0_i_910_n_0),
        .I2(ram_reg_bram_0_i_174_0[5]),
        .I3(ram_reg_bram_0_i_995_n_0),
        .I4(ram_reg_bram_0_i_996_n_0),
        .I5(ram_reg_bram_0_i_912_n_0),
        .O(ram_reg_bram_0_i_580_n_0));
  LUT6 #(
    .INIT(64'h5555303F55553030)) 
    ram_reg_bram_0_i_581
       (.I0(ram_reg_bram_0_i_176_0[5]),
        .I1(ram_reg_bram_0_i_176_1[5]),
        .I2(ap_CS_fsm_state87),
        .I3(ram_reg_bram_0_i_176_3[5]),
        .I4(ap_CS_fsm_state88),
        .I5(ap_CS_fsm_state85),
        .O(ram_reg_bram_0_i_581_n_0));
  LUT6 #(
    .INIT(64'h000000000000000D)) 
    ram_reg_bram_0_i_582
       (.I0(ram_reg_bram_0_i_495_n_0),
        .I1(ram_reg_bram_0_i_997_n_0),
        .I2(ram_reg_bram_0_i_998_n_0),
        .I3(ap_CS_fsm_state88),
        .I4(ap_CS_fsm_state85),
        .I5(ap_CS_fsm_state87),
        .O(ram_reg_bram_0_i_582_n_0));
  LUT6 #(
    .INIT(64'hCCCCCCCCCCCCFCDD)) 
    ram_reg_bram_0_i_583
       (.I0(ram_reg_bram_0_i_999_n_0),
        .I1(ram_reg_bram_0_i_1000_n_0),
        .I2(ram_reg_bram_0_i_493_3[5]),
        .I3(ap_CS_fsm_state66),
        .I4(ap_CS_fsm_state71),
        .I5(ap_CS_fsm_state70),
        .O(ram_reg_bram_0_i_583_n_0));
  LUT6 #(
    .INIT(64'h33330F5533330F00)) 
    ram_reg_bram_0_i_584
       (.I0(ram_reg_bram_0_i_493_4[5]),
        .I1(ram_reg_bram_0_i_127_5[5]),
        .I2(ram_reg_bram_0_i_127_4[5]),
        .I3(ap_CS_fsm_state74),
        .I4(ap_CS_fsm_state76),
        .I5(ap_CS_fsm_state72),
        .O(ram_reg_bram_0_i_584_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF2A00)) 
    ram_reg_bram_0_i_585
       (.I0(ram_reg_bram_0_i_901_n_0),
        .I1(ram_reg_bram_0_i_127_3[4]),
        .I2(ap_CS_fsm_state51),
        .I3(ram_reg_bram_0_i_1001_n_0),
        .I4(ram_reg_bram_0_i_1002_n_0),
        .I5(ram_reg_bram_0_i_728_n_0),
        .O(ram_reg_bram_0_i_585_n_0));
  LUT6 #(
    .INIT(64'h00000000F4F4FF00)) 
    ram_reg_bram_0_i_586
       (.I0(ram_reg_bram_0_i_904_n_0),
        .I1(ram_reg_bram_0_i_359_2[4]),
        .I2(ram_reg_bram_0_i_1003_n_0),
        .I3(ram_reg_bram_0_i_174_2[4]),
        .I4(ram_reg_bram_0_i_905_n_0),
        .I5(ram_reg_bram_0_i_906_n_0),
        .O(ram_reg_bram_0_i_586_n_0));
  LUT6 #(
    .INIT(64'hFEFEFF000000FF00)) 
    ram_reg_bram_0_i_587
       (.I0(ap_CS_fsm_state54),
        .I1(ap_CS_fsm_state80),
        .I2(ap_CS_fsm_state42),
        .I3(ram_reg_bram_0_i_174_1[4]),
        .I4(ram_reg_bram_0_i_732_n_0),
        .I5(ram_reg_bram_0_i_359_0[4]),
        .O(ram_reg_bram_0_i_587_n_0));
  LUT6 #(
    .INIT(64'h000000000000FFAB)) 
    ram_reg_bram_0_i_588
       (.I0(ram_reg_bram_0_i_909_n_0),
        .I1(ram_reg_bram_0_i_910_n_0),
        .I2(ram_reg_bram_0_i_174_0[4]),
        .I3(ram_reg_bram_0_i_1004_n_0),
        .I4(ram_reg_bram_0_i_1005_n_0),
        .I5(ram_reg_bram_0_i_912_n_0),
        .O(ram_reg_bram_0_i_588_n_0));
  LUT6 #(
    .INIT(64'h33330F5533330F00)) 
    ram_reg_bram_0_i_589
       (.I0(ram_reg_bram_0_i_493_4[4]),
        .I1(ram_reg_bram_0_i_127_5[4]),
        .I2(ram_reg_bram_0_i_127_4[4]),
        .I3(ap_CS_fsm_state74),
        .I4(ap_CS_fsm_state76),
        .I5(ap_CS_fsm_state72),
        .O(ram_reg_bram_0_i_589_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF7)) 
    ram_reg_bram_0_i_59
       (.I0(ram_reg_bram_0_i_244_n_0),
        .I1(ram_reg_bram_0_i_245_n_0),
        .I2(ap_CS_fsm_state71),
        .I3(ram_reg_bram_0_i_66_n_0),
        .I4(ap_CS_fsm_state58),
        .I5(ap_CS_fsm_state66),
        .O(ram_reg_bram_0_i_59_n_0));
  LUT6 #(
    .INIT(64'h888A888888888888)) 
    ram_reg_bram_0_i_590
       (.I0(ram_reg_bram_0_i_1006_n_0),
        .I1(ram_reg_bram_0_i_1007_n_0),
        .I2(ap_CS_fsm_state65),
        .I3(ap_CS_fsm_state64),
        .I4(ap_CS_fsm_state63),
        .I5(ram_reg_bram_0_i_493_2[4]),
        .O(ram_reg_bram_0_i_590_n_0));
  LUT6 #(
    .INIT(64'h5555303F55553030)) 
    ram_reg_bram_0_i_591
       (.I0(ram_reg_bram_0_i_176_0[4]),
        .I1(ram_reg_bram_0_i_176_1[4]),
        .I2(ap_CS_fsm_state87),
        .I3(ram_reg_bram_0_i_176_3[4]),
        .I4(ap_CS_fsm_state88),
        .I5(ap_CS_fsm_state85),
        .O(ram_reg_bram_0_i_591_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF4)) 
    ram_reg_bram_0_i_592
       (.I0(ram_reg_bram_0_i_1008_n_0),
        .I1(ram_reg_bram_0_i_495_n_0),
        .I2(ram_reg_bram_0_i_1009_n_0),
        .I3(ap_CS_fsm_state88),
        .I4(ap_CS_fsm_state85),
        .I5(ap_CS_fsm_state87),
        .O(ram_reg_bram_0_i_592_n_0));
  LUT5 #(
    .INIT(32'h00005D7F)) 
    ram_reg_bram_0_i_593
       (.I0(ram_reg_bram_0_i_901_n_0),
        .I1(ap_CS_fsm_state51),
        .I2(ram_reg_bram_0_i_127_3[3]),
        .I3(ram_reg_bram_0_i_1010_n_0),
        .I4(ram_reg_bram_0_i_1011_n_0),
        .O(ram_reg_bram_0_i_593_n_0));
  LUT6 #(
    .INIT(64'h00000000F4F4FF00)) 
    ram_reg_bram_0_i_594
       (.I0(ram_reg_bram_0_i_904_n_0),
        .I1(ram_reg_bram_0_i_359_2[3]),
        .I2(ram_reg_bram_0_i_1012_n_0),
        .I3(ram_reg_bram_0_i_174_2[3]),
        .I4(ram_reg_bram_0_i_905_n_0),
        .I5(ram_reg_bram_0_i_906_n_0),
        .O(ram_reg_bram_0_i_594_n_0));
  LUT6 #(
    .INIT(64'hFEFF00FFFE000000)) 
    ram_reg_bram_0_i_595
       (.I0(ap_CS_fsm_state54),
        .I1(ap_CS_fsm_state80),
        .I2(ap_CS_fsm_state42),
        .I3(ram_reg_bram_0_i_732_n_0),
        .I4(ram_reg_bram_0_i_359_0[3]),
        .I5(ram_reg_bram_0_i_174_1[3]),
        .O(ram_reg_bram_0_i_595_n_0));
  LUT6 #(
    .INIT(64'h000000000000FFAB)) 
    ram_reg_bram_0_i_596
       (.I0(ram_reg_bram_0_i_909_n_0),
        .I1(ram_reg_bram_0_i_910_n_0),
        .I2(ram_reg_bram_0_i_174_0[3]),
        .I3(ram_reg_bram_0_i_1013_n_0),
        .I4(ram_reg_bram_0_i_1014_n_0),
        .I5(ram_reg_bram_0_i_912_n_0),
        .O(ram_reg_bram_0_i_596_n_0));
  LUT6 #(
    .INIT(64'h33330F5533330F00)) 
    ram_reg_bram_0_i_597
       (.I0(ram_reg_bram_0_i_493_4[3]),
        .I1(ram_reg_bram_0_i_127_5[3]),
        .I2(ram_reg_bram_0_i_127_4[3]),
        .I3(ap_CS_fsm_state74),
        .I4(ap_CS_fsm_state76),
        .I5(ap_CS_fsm_state72),
        .O(ram_reg_bram_0_i_597_n_0));
  LUT6 #(
    .INIT(64'h888A888888888888)) 
    ram_reg_bram_0_i_598
       (.I0(ram_reg_bram_0_i_1015_n_0),
        .I1(ram_reg_bram_0_i_1016_n_0),
        .I2(ap_CS_fsm_state65),
        .I3(ap_CS_fsm_state64),
        .I4(ap_CS_fsm_state63),
        .I5(ram_reg_bram_0_i_493_2[3]),
        .O(ram_reg_bram_0_i_598_n_0));
  LUT6 #(
    .INIT(64'h5555303F55553030)) 
    ram_reg_bram_0_i_599
       (.I0(ram_reg_bram_0_i_176_0[3]),
        .I1(ram_reg_bram_0_i_176_1[3]),
        .I2(ap_CS_fsm_state87),
        .I3(ram_reg_bram_0_i_176_3[3]),
        .I4(ap_CS_fsm_state88),
        .I5(ap_CS_fsm_state85),
        .O(ram_reg_bram_0_i_599_n_0));
  LUT6 #(
    .INIT(64'h00000000FFFF00AE)) 
    ram_reg_bram_0_i_6
       (.I0(ram_reg_bram_0_i_72_n_0),
        .I1(ram_reg_bram_0_i_73_n_0),
        .I2(ram_reg_bram_0_i_74_n_0),
        .I3(ram_reg_bram_0_i_75_n_0),
        .I4(ap_CS_fsm_state86),
        .I5(ram_reg_bram_0_i_76_n_0),
        .O(ram_reg_bram_0_i_6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    ram_reg_bram_0_i_60
       (.I0(ap_CS_fsm_state50),
        .I1(ap_CS_fsm_state51),
        .I2(ap_CS_fsm_state52),
        .I3(ap_CS_fsm_state53),
        .O(ram_reg_bram_0_i_60_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF4)) 
    ram_reg_bram_0_i_600
       (.I0(ram_reg_bram_0_i_1017_n_0),
        .I1(ram_reg_bram_0_i_495_n_0),
        .I2(ram_reg_bram_0_i_1018_n_0),
        .I3(ap_CS_fsm_state88),
        .I4(ap_CS_fsm_state85),
        .I5(ap_CS_fsm_state87),
        .O(ram_reg_bram_0_i_600_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF2A00)) 
    ram_reg_bram_0_i_601
       (.I0(ram_reg_bram_0_i_901_n_0),
        .I1(ram_reg_bram_0_i_127_3[2]),
        .I2(ap_CS_fsm_state51),
        .I3(ram_reg_bram_0_i_1019_n_0),
        .I4(ram_reg_bram_0_i_1020_n_0),
        .I5(ram_reg_bram_0_i_728_n_0),
        .O(ram_reg_bram_0_i_601_n_0));
  LUT6 #(
    .INIT(64'h00000000F4F4FF00)) 
    ram_reg_bram_0_i_602
       (.I0(ram_reg_bram_0_i_904_n_0),
        .I1(ram_reg_bram_0_i_359_2[2]),
        .I2(ram_reg_bram_0_i_1021_n_0),
        .I3(ram_reg_bram_0_i_174_2[2]),
        .I4(ram_reg_bram_0_i_905_n_0),
        .I5(ram_reg_bram_0_i_906_n_0),
        .O(ram_reg_bram_0_i_602_n_0));
  LUT6 #(
    .INIT(64'hFEFF00FFFE000000)) 
    ram_reg_bram_0_i_603
       (.I0(ap_CS_fsm_state54),
        .I1(ap_CS_fsm_state80),
        .I2(ap_CS_fsm_state42),
        .I3(ram_reg_bram_0_i_732_n_0),
        .I4(ram_reg_bram_0_i_359_0[2]),
        .I5(ram_reg_bram_0_i_174_1[2]),
        .O(ram_reg_bram_0_i_603_n_0));
  LUT6 #(
    .INIT(64'h000000000000FFAB)) 
    ram_reg_bram_0_i_604
       (.I0(ram_reg_bram_0_i_909_n_0),
        .I1(ram_reg_bram_0_i_910_n_0),
        .I2(ram_reg_bram_0_i_174_0[2]),
        .I3(ram_reg_bram_0_i_1022_n_0),
        .I4(ram_reg_bram_0_i_1023_n_0),
        .I5(ram_reg_bram_0_i_912_n_0),
        .O(ram_reg_bram_0_i_604_n_0));
  LUT6 #(
    .INIT(64'h33330F5533330F00)) 
    ram_reg_bram_0_i_605
       (.I0(ram_reg_bram_0_i_493_4[2]),
        .I1(ram_reg_bram_0_i_127_5[2]),
        .I2(ram_reg_bram_0_i_127_4[2]),
        .I3(ap_CS_fsm_state74),
        .I4(ap_CS_fsm_state76),
        .I5(ap_CS_fsm_state72),
        .O(ram_reg_bram_0_i_605_n_0));
  LUT6 #(
    .INIT(64'h888A888888888888)) 
    ram_reg_bram_0_i_606
       (.I0(ram_reg_bram_0_i_1024_n_0),
        .I1(ram_reg_bram_0_i_1025_n_0),
        .I2(ap_CS_fsm_state65),
        .I3(ap_CS_fsm_state64),
        .I4(ap_CS_fsm_state63),
        .I5(ram_reg_bram_0_i_493_2[2]),
        .O(ram_reg_bram_0_i_606_n_0));
  LUT6 #(
    .INIT(64'h5555303F55553030)) 
    ram_reg_bram_0_i_607
       (.I0(ram_reg_bram_0_i_176_0[2]),
        .I1(ram_reg_bram_0_i_176_1[2]),
        .I2(ap_CS_fsm_state87),
        .I3(ram_reg_bram_0_i_176_3[2]),
        .I4(ap_CS_fsm_state88),
        .I5(ap_CS_fsm_state85),
        .O(ram_reg_bram_0_i_607_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF4)) 
    ram_reg_bram_0_i_608
       (.I0(ram_reg_bram_0_i_1026_n_0),
        .I1(ram_reg_bram_0_i_495_n_0),
        .I2(ram_reg_bram_0_i_1027_n_0),
        .I3(ap_CS_fsm_state88),
        .I4(ap_CS_fsm_state85),
        .I5(ap_CS_fsm_state87),
        .O(ram_reg_bram_0_i_608_n_0));
  LUT6 #(
    .INIT(64'h55550F3355550F00)) 
    ram_reg_bram_0_i_609
       (.I0(ram_reg_bram_0_25[1]),
        .I1(ram_reg_bram_0_i_129_0[1]),
        .I2(ram_reg_bram_0_i_368_0[1]),
        .I3(ap_CS_fsm_state55),
        .I4(ap_CS_fsm_state57),
        .I5(ap_CS_fsm_state53),
        .O(ram_reg_bram_0_i_609_n_0));
  LUT6 #(
    .INIT(64'hEAAAEAEAEAEAEAEA)) 
    ram_reg_bram_0_i_61
       (.I0(ram_reg_bram_0_i_246_n_0),
        .I1(ram_reg_bram_0_i_247_n_0),
        .I2(ram_reg_bram_0_i_248_n_0),
        .I3(ram_reg_bram_0_i_249_n_0),
        .I4(ram_reg_bram_0_i_250_n_0),
        .I5(ram_reg_bram_0_i_251_n_0),
        .O(ram_reg_bram_0_i_61_n_0));
  LUT6 #(
    .INIT(64'h000000000000002A)) 
    ram_reg_bram_0_i_610
       (.I0(ram_reg_bram_0_i_1028_n_0),
        .I1(ap_CS_fsm_state51),
        .I2(ram_reg_bram_0_i_127_3[1]),
        .I3(ap_CS_fsm_state53),
        .I4(ap_CS_fsm_state55),
        .I5(ap_CS_fsm_state57),
        .O(ram_reg_bram_0_i_610_n_0));
  LUT6 #(
    .INIT(64'hFEFEFF000000FF00)) 
    ram_reg_bram_0_i_611
       (.I0(ap_CS_fsm_state54),
        .I1(ap_CS_fsm_state80),
        .I2(ap_CS_fsm_state42),
        .I3(ram_reg_bram_0_i_174_1[1]),
        .I4(ram_reg_bram_0_i_732_n_0),
        .I5(ram_reg_bram_0_i_359_0[1]),
        .O(ram_reg_bram_0_i_611_n_0));
  LUT6 #(
    .INIT(64'h00000000F4F4FF00)) 
    ram_reg_bram_0_i_612
       (.I0(ram_reg_bram_0_i_904_n_0),
        .I1(ram_reg_bram_0_i_359_2[1]),
        .I2(ram_reg_bram_0_i_1029_n_0),
        .I3(ram_reg_bram_0_i_174_2[1]),
        .I4(ram_reg_bram_0_i_905_n_0),
        .I5(ram_reg_bram_0_i_906_n_0),
        .O(ram_reg_bram_0_i_612_n_0));
  LUT6 #(
    .INIT(64'h000000000000EEEF)) 
    ram_reg_bram_0_i_613
       (.I0(ram_reg_bram_0_i_1030_n_0),
        .I1(ram_reg_bram_0_i_909_n_0),
        .I2(ram_reg_bram_0_i_910_n_0),
        .I3(ram_reg_bram_0_i_174_0[1]),
        .I4(ram_reg_bram_0_i_1031_n_0),
        .I5(ram_reg_bram_0_i_912_n_0),
        .O(ram_reg_bram_0_i_613_n_0));
  LUT6 #(
    .INIT(64'h33330F5533330F00)) 
    ram_reg_bram_0_i_614
       (.I0(ram_reg_bram_0_i_493_4[1]),
        .I1(ram_reg_bram_0_i_127_5[1]),
        .I2(ram_reg_bram_0_i_127_4[1]),
        .I3(ap_CS_fsm_state74),
        .I4(ap_CS_fsm_state76),
        .I5(ap_CS_fsm_state72),
        .O(ram_reg_bram_0_i_614_n_0));
  LUT6 #(
    .INIT(64'hCCCCCCCCCCCCFCDD)) 
    ram_reg_bram_0_i_615
       (.I0(ram_reg_bram_0_i_1032_n_0),
        .I1(ram_reg_bram_0_i_1033_n_0),
        .I2(ram_reg_bram_0_i_493_3[1]),
        .I3(ap_CS_fsm_state66),
        .I4(ap_CS_fsm_state71),
        .I5(ap_CS_fsm_state70),
        .O(ram_reg_bram_0_i_615_n_0));
  LUT6 #(
    .INIT(64'hAAAACFC0AAAAC0C0)) 
    ram_reg_bram_0_i_616
       (.I0(ram_reg_bram_0_i_176_0[1]),
        .I1(ram_reg_bram_0_i_176_1[1]),
        .I2(ap_CS_fsm_state87),
        .I3(ram_reg_bram_0_i_176_3[1]),
        .I4(ap_CS_fsm_state88),
        .I5(ap_CS_fsm_state85),
        .O(ram_reg_bram_0_i_616_n_0));
  LUT6 #(
    .INIT(64'h0000010001010101)) 
    ram_reg_bram_0_i_617
       (.I0(ap_CS_fsm_state87),
        .I1(ap_CS_fsm_state85),
        .I2(ap_CS_fsm_state88),
        .I3(ram_reg_bram_0_i_495_n_0),
        .I4(ram_reg_bram_0_i_1034_n_0),
        .I5(ram_reg_bram_0_i_1035_n_0),
        .O(ram_reg_bram_0_i_617_n_0));
  LUT6 #(
    .INIT(64'h5555330F55553300)) 
    ram_reg_bram_0_i_618
       (.I0(ram_reg_bram_0_25[0]),
        .I1(ram_reg_bram_0_i_368_0[0]),
        .I2(ram_reg_bram_0_i_129_0[0]),
        .I3(ap_CS_fsm_state55),
        .I4(ap_CS_fsm_state57),
        .I5(ap_CS_fsm_state53),
        .O(ram_reg_bram_0_i_618_n_0));
  LUT6 #(
    .INIT(64'h000000000000002A)) 
    ram_reg_bram_0_i_619
       (.I0(ram_reg_bram_0_i_1036_n_0),
        .I1(ap_CS_fsm_state51),
        .I2(ram_reg_bram_0_i_127_3[0]),
        .I3(ap_CS_fsm_state53),
        .I4(ap_CS_fsm_state55),
        .I5(ap_CS_fsm_state57),
        .O(ram_reg_bram_0_i_619_n_0));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_bram_0_i_62
       (.I0(ap_CS_fsm_state49),
        .I1(ap_CS_fsm_state60),
        .O(ram_reg_bram_0_i_62_n_0));
  LUT6 #(
    .INIT(64'h00000000F4F4FF00)) 
    ram_reg_bram_0_i_620
       (.I0(ram_reg_bram_0_i_904_n_0),
        .I1(ram_reg_bram_0_i_359_2[0]),
        .I2(ram_reg_bram_0_i_1037_n_0),
        .I3(ram_reg_bram_0_i_174_2[0]),
        .I4(ram_reg_bram_0_i_905_n_0),
        .I5(ram_reg_bram_0_i_906_n_0),
        .O(ram_reg_bram_0_i_620_n_0));
  LUT6 #(
    .INIT(64'hFEFEFF000000FF00)) 
    ram_reg_bram_0_i_621
       (.I0(ap_CS_fsm_state54),
        .I1(ap_CS_fsm_state80),
        .I2(ap_CS_fsm_state42),
        .I3(ram_reg_bram_0_i_174_1[0]),
        .I4(ram_reg_bram_0_i_732_n_0),
        .I5(ram_reg_bram_0_i_359_0[0]),
        .O(ram_reg_bram_0_i_621_n_0));
  LUT6 #(
    .INIT(64'h000000000000ABEF)) 
    ram_reg_bram_0_i_622
       (.I0(ram_reg_bram_0_i_909_n_0),
        .I1(ram_reg_bram_0_i_910_n_0),
        .I2(ram_reg_bram_0_i_174_0[0]),
        .I3(ram_reg_bram_0_i_1038_n_0),
        .I4(ram_reg_bram_0_i_1039_n_0),
        .I5(ram_reg_bram_0_i_912_n_0),
        .O(ram_reg_bram_0_i_622_n_0));
  LUT6 #(
    .INIT(64'h00000000FFFF000B)) 
    ram_reg_bram_0_i_623
       (.I0(ram_reg_bram_0_i_1040_n_0),
        .I1(ram_reg_bram_0_i_495_n_0),
        .I2(ram_reg_bram_0_i_1041_n_0),
        .I3(ram_reg_bram_0_i_498_n_0),
        .I4(ram_reg_bram_0_i_1042_n_0),
        .I5(ram_reg_bram_0_i_175_n_0),
        .O(ram_reg_bram_0_i_623_n_0));
  LUT6 #(
    .INIT(64'h5555330F55553300)) 
    ram_reg_bram_0_i_624
       (.I0(ram_reg_bram_0_i_127_5[0]),
        .I1(ram_reg_bram_0_i_127_4[0]),
        .I2(ram_reg_bram_0_i_493_4[0]),
        .I3(ap_CS_fsm_state74),
        .I4(ap_CS_fsm_state76),
        .I5(ap_CS_fsm_state72),
        .O(ram_reg_bram_0_i_624_n_0));
  LUT6 #(
    .INIT(64'h30353F3530303F30)) 
    ram_reg_bram_0_i_625
       (.I0(ram_reg_bram_0_i_493_3[0]),
        .I1(ram_reg_bram_0_i_359_1[0]),
        .I2(ap_CS_fsm_state71),
        .I3(ap_CS_fsm_state70),
        .I4(ram_reg_bram_0_i_493_5[0]),
        .I5(ap_CS_fsm_state66),
        .O(ram_reg_bram_0_i_625_n_0));
  LUT6 #(
    .INIT(64'hF0F0FFF0F0F0F8F8)) 
    ram_reg_bram_0_i_626
       (.I0(ap_CS_fsm_state63),
        .I1(ram_reg_bram_0_i_493_2[0]),
        .I2(ram_reg_bram_0_i_1043_n_0),
        .I3(ram_reg_bram_0_i_493_1[0]),
        .I4(ap_CS_fsm_state65),
        .I5(ap_CS_fsm_state64),
        .O(ram_reg_bram_0_i_626_n_0));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    ram_reg_bram_0_i_627
       (.I0(ap_CS_fsm_state36),
        .I1(ap_CS_fsm_state19),
        .I2(grp_FIR_filter_fu_188_ap_ce),
        .O(ram_reg_bram_0_i_627_n_0));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT4 #(
    .INIT(16'hCCC8)) 
    ram_reg_bram_0_i_628
       (.I0(ap_CS_fsm_state51),
        .I1(grp_FIR_filter_fu_188_ap_ce),
        .I2(ap_CS_fsm_state48),
        .I3(ap_CS_fsm_state59),
        .O(ram_reg_bram_0_i_628_n_0));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_bram_0_i_629
       (.I0(ap_CS_fsm_state27),
        .I1(ap_CS_fsm_state29),
        .O(ram_reg_bram_0_i_629_n_0));
  LUT6 #(
    .INIT(64'h0010FFFFFFFFFFFF)) 
    ram_reg_bram_0_i_63
       (.I0(ap_CS_fsm_state66),
        .I1(ap_CS_fsm_state71),
        .I2(ap_CS_fsm_state59),
        .I3(ram_reg_bram_0_i_66_n_0),
        .I4(ram_reg_bram_0_i_64_n_0),
        .I5(ram_reg_bram_0_i_68_n_0),
        .O(ram_reg_bram_0_i_63_n_0));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_bram_0_i_630
       (.I0(ap_CS_fsm_state16),
        .I1(ap_CS_fsm_state15),
        .O(ram_reg_bram_0_i_630_n_0));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'h01)) 
    ram_reg_bram_0_i_631
       (.I0(CEA1),
        .I1(ap_CS_fsm_state38),
        .I2(ap_CS_fsm_state70),
        .O(ram_reg_bram_0_i_631_n_0));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    ram_reg_bram_0_i_632
       (.I0(ram_reg_bram_0_i_1044_n_0),
        .I1(ap_CS_fsm_state15),
        .I2(ap_CS_fsm_state78),
        .I3(ap_CS_fsm_state14),
        .I4(ap_CS_fsm_state17),
        .I5(ap_CS_fsm_state16),
        .O(ram_reg_bram_0_i_632_n_0));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    ram_reg_bram_0_i_633
       (.I0(ram_reg_bram_0_i_1045_n_0),
        .I1(ap_CS_fsm_state6),
        .I2(ap_CS_fsm_state69),
        .I3(ap_CS_fsm_state5),
        .I4(ap_CS_fsm_state72),
        .O(ram_reg_bram_0_i_633_n_0));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    ram_reg_bram_0_i_634
       (.I0(ap_CS_fsm_state18),
        .I1(ap_CS_fsm_state19),
        .I2(ap_CS_fsm_state20),
        .I3(ap_CS_fsm_state21),
        .O(ram_reg_bram_0_i_634_n_0));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    ram_reg_bram_0_i_635
       (.I0(ap_CS_fsm_state22),
        .I1(ap_CS_fsm_state24),
        .I2(ap_CS_fsm_state23),
        .I3(ap_CS_fsm_state61),
        .I4(ap_CS_fsm_state25),
        .O(ram_reg_bram_0_i_635_n_0));
  LUT6 #(
    .INIT(64'hBBBBBBBFAAAAAAAA)) 
    ram_reg_bram_0_i_636
       (.I0(ram_reg_bram_0_i_1046_n_0),
        .I1(ram_reg_bram_0_i_633_n_0),
        .I2(ram_reg_bram_0_i_268_n_0),
        .I3(ap_CS_fsm_state4),
        .I4(ap_CS_fsm_state74),
        .I5(ram_reg_bram_0_i_679_n_0),
        .O(ram_reg_bram_0_i_636_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_bram_0_i_637
       (.I0(ap_CS_fsm_state12),
        .I1(ap_CS_fsm_state15),
        .I2(ap_CS_fsm_state13),
        .I3(ap_CS_fsm_state14),
        .I4(ram_reg_bram_0_i_102_n_0),
        .I5(ram_reg_bram_0_i_1047_n_0),
        .O(ram_reg_bram_0_i_637_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    ram_reg_bram_0_i_638
       (.I0(ram_reg_bram_0_i_66_n_0),
        .I1(ram_reg_bram_0_i_293_n_0),
        .I2(ap_CS_fsm_state57),
        .I3(ap_CS_fsm_state58),
        .I4(ap_CS_fsm_state56),
        .I5(ram_reg_bram_0_i_245_n_0),
        .O(ram_reg_bram_0_i_638_n_0));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_bram_0_i_639
       (.I0(ap_CS_fsm_state48),
        .I1(ap_CS_fsm_state47),
        .O(ram_reg_bram_0_i_639_n_0));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_bram_0_i_64
       (.I0(ap_CS_fsm_state86),
        .I1(ap_CS_fsm_state83),
        .O(ram_reg_bram_0_i_64_n_0));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'h01)) 
    ram_reg_bram_0_i_640
       (.I0(ap_CS_fsm_state53),
        .I1(ap_CS_fsm_state54),
        .I2(ap_CS_fsm_state52),
        .O(ram_reg_bram_0_i_640_n_0));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'h01)) 
    ram_reg_bram_0_i_641
       (.I0(ap_CS_fsm_state34),
        .I1(ap_CS_fsm_state33),
        .I2(ap_CS_fsm_state32),
        .O(ram_reg_bram_0_i_641_n_0));
  LUT6 #(
    .INIT(64'hFEFFFEFFFEFFFEFE)) 
    ram_reg_bram_0_i_642
       (.I0(ap_CS_fsm_state22),
        .I1(ap_CS_fsm_state24),
        .I2(ap_CS_fsm_state23),
        .I3(ram_reg_bram_0_i_1048_n_0),
        .I4(ap_CS_fsm_state19),
        .I5(ap_CS_fsm_state18),
        .O(ram_reg_bram_0_i_642_n_0));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    ram_reg_bram_0_i_643
       (.I0(ram_reg_bram_0_i_1049_n_0),
        .I1(ap_CS_fsm_state12),
        .I2(ap_CS_fsm_state80),
        .I3(ap_CS_fsm_state13),
        .I4(ap_CS_fsm_state14),
        .I5(ap_CS_fsm_state78),
        .O(ram_reg_bram_0_i_643_n_0));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ram_reg_bram_0_i_644
       (.I0(ap_CS_fsm_state15),
        .I1(ap_CS_fsm_state21),
        .I2(ap_CS_fsm_state20),
        .I3(ap_CS_fsm_state17),
        .I4(ap_CS_fsm_state16),
        .O(ram_reg_bram_0_i_644_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_bram_0_i_645
       (.I0(ap_CS_fsm_state25),
        .I1(ap_CS_fsm_state61),
        .O(ram_reg_bram_0_i_645_n_0));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    ram_reg_bram_0_i_646
       (.I0(ap_CS_fsm_state56),
        .I1(ap_CS_fsm_state55),
        .I2(ap_CS_fsm_state57),
        .I3(ap_CS_fsm_state58),
        .O(ram_reg_bram_0_i_646_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_bram_0_i_647
       (.I0(ap_CS_fsm_state52),
        .I1(ap_CS_fsm_state54),
        .O(ram_reg_bram_0_i_647_n_0));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_bram_0_i_648
       (.I0(ap_CS_fsm_state45),
        .I1(ap_CS_fsm_state46),
        .I2(ap_CS_fsm_state41),
        .I3(ap_CS_fsm_state40),
        .O(ram_reg_bram_0_i_648_n_0));
  LUT6 #(
    .INIT(64'h000000000000AAAB)) 
    ram_reg_bram_0_i_649
       (.I0(ram_reg_bram_0_i_1050_n_0),
        .I1(ap_CS_fsm_state15),
        .I2(ap_CS_fsm_state12),
        .I3(ram_reg_bram_0_i_1051_n_0),
        .I4(ram_reg_bram_0_i_1052_n_0),
        .I5(ap_CS_fsm_state18),
        .O(ram_reg_bram_0_i_649_n_0));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_bram_0_i_65
       (.I0(ap_CS_fsm_state66),
        .I1(ap_CS_fsm_state71),
        .O(ram_reg_bram_0_i_65_n_0));
  LUT6 #(
    .INIT(64'hEEEEFFEEEEEEFFFE)) 
    ram_reg_bram_0_i_650
       (.I0(ap_CS_fsm_state23),
        .I1(ap_CS_fsm_state24),
        .I2(ap_CS_fsm_state19),
        .I3(ap_CS_fsm_state21),
        .I4(ap_CS_fsm_state22),
        .I5(ap_CS_fsm_state20),
        .O(ram_reg_bram_0_i_650_n_0));
  LUT6 #(
    .INIT(64'hFEFEFEFEFFFFFFFE)) 
    ram_reg_bram_0_i_651
       (.I0(ap_CS_fsm_state31),
        .I1(ap_CS_fsm_state33),
        .I2(ap_CS_fsm_state34),
        .I3(ap_CS_fsm_state28),
        .I4(ap_CS_fsm_state29),
        .I5(ap_CS_fsm_state30),
        .O(ram_reg_bram_0_i_651_n_0));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_bram_0_i_652
       (.I0(ap_CS_fsm_state51),
        .I1(ap_CS_fsm_state52),
        .O(ram_reg_bram_0_i_652_n_0));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_bram_0_i_653
       (.I0(ap_CS_fsm_state46),
        .I1(ap_CS_fsm_state45),
        .O(ram_reg_bram_0_i_653_n_0));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    ram_reg_bram_0_i_654
       (.I0(ap_CS_fsm_state54),
        .I1(ap_CS_fsm_state52),
        .I2(ap_CS_fsm_state51),
        .O(ram_reg_bram_0_i_654_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_bram_0_i_655
       (.I0(ap_CS_fsm_state82),
        .I1(ap_CS_fsm_state77),
        .I2(ap_CS_fsm_state71),
        .I3(ap_CS_fsm_state75),
        .O(ram_reg_bram_0_i_655_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_bram_0_i_656
       (.I0(ap_CS_fsm_state42),
        .I1(ap_CS_fsm_state39),
        .I2(ap_CS_fsm_state12),
        .I3(ap_CS_fsm_state15),
        .I4(ram_reg_bram_0_i_339_n_0),
        .I5(ram_reg_bram_0_i_1053_n_0),
        .O(ram_reg_bram_0_i_656_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    ram_reg_bram_0_i_657
       (.I0(ram_reg_bram_0_i_1054_n_0),
        .I1(ram_reg_bram_0_i_1052_n_0),
        .I2(ap_CS_fsm_state44),
        .I3(ap_CS_fsm_state10),
        .I4(ap_CS_fsm_state7),
        .I5(ap_CS_fsm_state68),
        .O(ram_reg_bram_0_i_657_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFDFF)) 
    ram_reg_bram_0_i_658
       (.I0(ram_reg_bram_0_i_261_n_0),
        .I1(ap_CS_fsm_state18),
        .I2(ap_CS_fsm_state86),
        .I3(ram_reg_bram_0_i_639_n_0),
        .I4(ap_CS_fsm_state25),
        .I5(ap_CS_fsm_state61),
        .O(ram_reg_bram_0_i_658_n_0));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_bram_0_i_659
       (.I0(ap_CS_fsm_state41),
        .I1(ap_CS_fsm_state43),
        .I2(ap_CS_fsm_state44),
        .I3(ap_CS_fsm_state46),
        .O(ram_reg_bram_0_i_659_n_0));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    ram_reg_bram_0_i_66
       (.I0(ap_CS_fsm_state63),
        .I1(ap_CS_fsm_state64),
        .I2(ap_CS_fsm_state65),
        .O(ram_reg_bram_0_i_66_n_0));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_bram_0_i_660
       (.I0(ap_CS_fsm_state40),
        .I1(ap_CS_fsm_state39),
        .O(ram_reg_bram_0_i_660_n_0));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    ram_reg_bram_0_i_661
       (.I0(ap_CS_fsm_state21),
        .I1(ap_CS_fsm_state23),
        .I2(ap_CS_fsm_state22),
        .O(ram_reg_bram_0_i_661_n_0));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_bram_0_i_662
       (.I0(ap_CS_fsm_state20),
        .I1(ap_CS_fsm_state19),
        .I2(ap_CS_fsm_state17),
        .I3(ap_CS_fsm_state18),
        .O(ram_reg_bram_0_i_662_n_0));
  LUT6 #(
    .INIT(64'h1111111111110010)) 
    ram_reg_bram_0_i_663
       (.I0(ap_CS_fsm_state15),
        .I1(ap_CS_fsm_state16),
        .I2(ram_reg_bram_0_i_1044_n_0),
        .I3(ram_reg_bram_0_i_1055_n_0),
        .I4(ap_CS_fsm_state14),
        .I5(ap_CS_fsm_state78),
        .O(ram_reg_bram_0_i_663_n_0));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    ram_reg_bram_0_i_664
       (.I0(ap_CS_fsm_state28),
        .I1(ap_CS_fsm_state27),
        .I2(ap_CS_fsm_state87),
        .I3(ap_CS_fsm_state26),
        .O(ram_reg_bram_0_i_664_n_0));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'h01)) 
    ram_reg_bram_0_i_665
       (.I0(ap_CS_fsm_state24),
        .I1(ap_CS_fsm_state61),
        .I2(ap_CS_fsm_state25),
        .O(ram_reg_bram_0_i_665_n_0));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_bram_0_i_666
       (.I0(ap_CS_fsm_state34),
        .I1(ap_CS_fsm_state31),
        .I2(ap_CS_fsm_state30),
        .I3(ap_CS_fsm_state29),
        .O(ram_reg_bram_0_i_666_n_0));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    ram_reg_bram_0_i_667
       (.I0(ap_CS_fsm_state54),
        .I1(ap_CS_fsm_state55),
        .I2(ap_CS_fsm_state53),
        .I3(ap_CS_fsm_state52),
        .O(ram_reg_bram_0_i_667_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFF4FFFF)) 
    ram_reg_bram_0_i_668
       (.I0(ram_reg_bram_0_i_1056_n_0),
        .I1(ram_reg_bram_0_i_1054_n_0),
        .I2(ap_CS_fsm_state43),
        .I3(ap_CS_fsm_state44),
        .I4(ram_reg_bram_0_i_631_n_0),
        .I5(ram_reg_bram_0_i_648_n_0),
        .O(ram_reg_bram_0_i_668_n_0));
  LUT6 #(
    .INIT(64'h00000000EAEE0000)) 
    ram_reg_bram_0_i_669
       (.I0(ram_reg_bram_0_i_1057_n_0),
        .I1(ram_reg_bram_0_i_282_n_0),
        .I2(ram_reg_bram_0_i_1046_n_0),
        .I3(ram_reg_bram_0_i_679_n_0),
        .I4(ram_reg_bram_0_i_1058_n_0),
        .I5(ram_reg_bram_0_i_1059_n_0),
        .O(ram_reg_bram_0_i_669_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF04044404)) 
    ram_reg_bram_0_i_67
       (.I0(ap_CS_fsm_state46),
        .I1(ram_reg_bram_0_i_252_n_0),
        .I2(ram_reg_bram_0_i_247_n_0),
        .I3(ram_reg_bram_0_i_248_n_0),
        .I4(ram_reg_bram_0_i_253_n_0),
        .I5(ram_reg_bram_0_i_254_n_0),
        .O(ram_reg_bram_0_i_67_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    ram_reg_bram_0_i_670
       (.I0(ram_reg_bram_0_i_1060_n_0),
        .I1(ap_CS_fsm_state34),
        .I2(ap_CS_fsm_state35),
        .I3(ap_CS_fsm_state36),
        .I4(ap_CS_fsm_state31),
        .I5(ap_CS_fsm_state32),
        .O(ram_reg_bram_0_i_670_n_0));
  LUT6 #(
    .INIT(64'hDDDFDDDD55555555)) 
    ram_reg_bram_0_i_671
       (.I0(ram_reg_bram_0_i_639_n_0),
        .I1(ap_CS_fsm_state42),
        .I2(ap_CS_fsm_state41),
        .I3(ap_CS_fsm_state40),
        .I4(ap_CS_fsm_state39),
        .I5(ram_reg_bram_0_i_1061_n_0),
        .O(ram_reg_bram_0_i_671_n_0));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_bram_0_i_672
       (.I0(ap_CS_fsm_state40),
        .I1(ap_CS_fsm_state41),
        .O(ram_reg_bram_0_i_672_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_bram_0_i_673
       (.I0(ap_CS_fsm_state46),
        .I1(ap_CS_fsm_state43),
        .I2(ap_CS_fsm_state77),
        .I3(ap_CS_fsm_state79),
        .I4(ram_reg_bram_0_i_1052_n_0),
        .I5(ram_reg_bram_0_i_1062_n_0),
        .O(ram_reg_bram_0_i_673_n_0));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_bram_0_i_674
       (.I0(ap_CS_fsm_state33),
        .I1(ap_CS_fsm_state34),
        .O(ram_reg_bram_0_i_674_n_0));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_bram_0_i_675
       (.I0(ap_CS_fsm_state32),
        .I1(ap_CS_fsm_state30),
        .O(ram_reg_bram_0_i_675_n_0));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_bram_0_i_676
       (.I0(ap_CS_fsm_state70),
        .I1(CEA1),
        .O(ram_reg_bram_0_i_676_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF7500FFFF)) 
    ram_reg_bram_0_i_677
       (.I0(ram_reg_bram_0_i_679_n_0),
        .I1(ram_reg_bram_0_i_270_n_0),
        .I2(ram_reg_bram_0_i_1045_n_0),
        .I3(ram_reg_bram_0_i_632_n_0),
        .I4(ram_reg_bram_0_i_1063_n_0),
        .I5(ap_CS_fsm_state18),
        .O(ram_reg_bram_0_i_677_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    ram_reg_bram_0_i_678
       (.I0(ap_CS_fsm_state27),
        .I1(ap_CS_fsm_state35),
        .I2(ap_CS_fsm_state31),
        .I3(ap_CS_fsm_state28),
        .I4(ap_CS_fsm_state29),
        .I5(ram_reg_bram_0_i_641_n_0),
        .O(ram_reg_bram_0_i_678_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_bram_0_i_679
       (.I0(ap_CS_fsm_state9),
        .I1(E),
        .O(ram_reg_bram_0_i_679_n_0));
  LUT5 #(
    .INIT(32'h00000001)) 
    ram_reg_bram_0_i_68
       (.I0(ap_CS_fsm_state82),
        .I1(ap_CS_fsm_state79),
        .I2(ap_CS_fsm_state75),
        .I3(ap_CS_fsm_state73),
        .I4(ap_CS_fsm_state77),
        .O(ram_reg_bram_0_i_68_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEFF)) 
    ram_reg_bram_0_i_680
       (.I0(ram_reg_bram_0_i_1064_n_0),
        .I1(ap_CS_fsm_state46),
        .I2(ap_CS_fsm_state44),
        .I3(ram_reg_bram_0_i_321_n_0),
        .I4(ap_CS_fsm_state43),
        .I5(ap_CS_fsm_state54),
        .O(ram_reg_bram_0_i_680_n_0));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT4 #(
    .INIT(16'h000E)) 
    ram_reg_bram_0_i_681
       (.I0(ap_CS_fsm_state81),
        .I1(ram_reg_bram_0_i_76_0[1]),
        .I2(ap_CS_fsm_state76),
        .I3(ap_CS_fsm_state3),
        .O(ram_reg_bram_0_i_681_n_0));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    ram_reg_bram_0_i_682
       (.I0(ap_CS_fsm_state34),
        .I1(ap_CS_fsm_state71),
        .I2(ap_CS_fsm_state35),
        .O(ram_reg_bram_0_i_682_n_0));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    ram_reg_bram_0_i_683
       (.I0(ap_CS_fsm_state38),
        .I1(ap_CS_fsm_state39),
        .I2(ap_CS_fsm_state41),
        .I3(ap_CS_fsm_state40),
        .O(ram_reg_bram_0_i_683_n_0));
  LUT6 #(
    .INIT(64'h000000000000FFFD)) 
    ram_reg_bram_0_i_684
       (.I0(ram_reg_bram_0_i_1065_n_0),
        .I1(ap_CS_fsm_state8),
        .I2(ap_CS_fsm_state61),
        .I3(ap_CS_fsm_state9),
        .I4(ram_reg_bram_0_i_691_n_0),
        .I5(ram_reg_bram_0_i_1066_n_0),
        .O(ram_reg_bram_0_i_684_n_0));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    ram_reg_bram_0_i_685
       (.I0(ap_CS_fsm_state23),
        .I1(ap_CS_fsm_state22),
        .I2(ap_CS_fsm_state25),
        .I3(ap_CS_fsm_state24),
        .O(ram_reg_bram_0_i_685_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_bram_0_i_686
       (.I0(ap_CS_fsm_state66),
        .I1(ap_CS_fsm_state21),
        .I2(ap_CS_fsm_state18),
        .I3(ap_CS_fsm_state17),
        .I4(ap_CS_fsm_state19),
        .I5(ap_CS_fsm_state20),
        .O(ram_reg_bram_0_i_686_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_bram_0_i_687
       (.I0(ap_CS_fsm_state31),
        .I1(ap_CS_fsm_state30),
        .O(ram_reg_bram_0_i_687_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_bram_0_i_688
       (.I0(ap_CS_fsm_state58),
        .I1(ap_CS_fsm_state60),
        .O(ram_reg_bram_0_i_688_n_0));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_bram_0_i_689
       (.I0(ap_CS_fsm_state65),
        .I1(ap_CS_fsm_state63),
        .O(ram_reg_bram_0_i_689_n_0));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ram_reg_bram_0_i_69
       (.I0(ap_CS_fsm_state59),
        .I1(ap_CS_fsm_state63),
        .I2(ap_CS_fsm_state64),
        .I3(ap_CS_fsm_state65),
        .I4(ap_CS_fsm_state71),
        .O(ram_reg_bram_0_i_69_n_0));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAFFFE)) 
    ram_reg_bram_0_i_690
       (.I0(ap_CS_fsm_state8),
        .I1(ap_CS_fsm_state4),
        .I2(ram_reg_bram_0_i_76_0[1]),
        .I3(ap_CS_fsm_state3),
        .I4(ram_reg_bram_0_i_1067_n_0),
        .I5(ram_reg_bram_0_i_328_n_0),
        .O(ram_reg_bram_0_i_690_n_0));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    ram_reg_bram_0_i_691
       (.I0(ap_CS_fsm_state11),
        .I1(ap_CS_fsm_state85),
        .I2(ap_CS_fsm_state10),
        .O(ram_reg_bram_0_i_691_n_0));
  LUT6 #(
    .INIT(64'h5554555455545555)) 
    ram_reg_bram_0_i_692
       (.I0(ram_reg_bram_0_i_1066_n_0),
        .I1(ap_CS_fsm_state11),
        .I2(ap_CS_fsm_state85),
        .I3(ap_CS_fsm_state10),
        .I4(ap_CS_fsm_state9),
        .I5(ap_CS_fsm_state61),
        .O(ram_reg_bram_0_i_692_n_0));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    ram_reg_bram_0_i_693
       (.I0(CEA1),
        .I1(ap_CS_fsm_state38),
        .I2(ap_CS_fsm_state35),
        .I3(ap_CS_fsm_state71),
        .I4(ap_CS_fsm_state36),
        .O(ram_reg_bram_0_i_693_n_0));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'h01)) 
    ram_reg_bram_0_i_694
       (.I0(ap_CS_fsm_state23),
        .I1(ap_CS_fsm_state24),
        .I2(ap_CS_fsm_state22),
        .O(ram_reg_bram_0_i_694_n_0));
  LUT6 #(
    .INIT(64'hA8A8A8A88888A888)) 
    ram_reg_bram_0_i_695
       (.I0(ram_reg_bram_0_i_351_n_0),
        .I1(ram_reg_bram_0_i_1068_n_0),
        .I2(ram_reg_bram_0_i_1069_n_0),
        .I3(ram_reg_bram_0_i_1067_n_0),
        .I4(ram_reg_bram_0_i_328_n_0),
        .I5(ap_CS_fsm_state8),
        .O(ram_reg_bram_0_i_695_n_0));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_bram_0_i_696
       (.I0(ap_CS_fsm_state21),
        .I1(ap_CS_fsm_state66),
        .O(ram_reg_bram_0_i_696_n_0));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_bram_0_i_697
       (.I0(ap_CS_fsm_state19),
        .I1(ap_CS_fsm_state20),
        .O(ram_reg_bram_0_i_697_n_0));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_bram_0_i_698
       (.I0(ap_CS_fsm_state60),
        .I1(ap_CS_fsm_state58),
        .I2(ap_CS_fsm_state56),
        .I3(ap_CS_fsm_state57),
        .O(ram_reg_bram_0_i_698_n_0));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    ram_reg_bram_0_i_699
       (.I0(ap_CS_fsm_state88),
        .I1(ap_CS_fsm_state47),
        .I2(ram_reg_bram_0_i_309_n_0),
        .I3(ap_CS_fsm_state59),
        .I4(ap_CS_fsm_state50),
        .I5(ap_CS_fsm_state51),
        .O(ram_reg_bram_0_i_699_n_0));
  LUT6 #(
    .INIT(64'h8A888A888A88AAAA)) 
    ram_reg_bram_0_i_7
       (.I0(ram_reg_bram_0_i_64_n_0),
        .I1(ap_CS_fsm_state82),
        .I2(ap_CS_fsm_state79),
        .I3(ap_CS_fsm_state77),
        .I4(ram_reg_bram_0_i_77_n_0),
        .I5(ram_reg_bram_0_i_78_n_0),
        .O(ram_reg_bram_0_i_7_n_0));
  LUT6 #(
    .INIT(64'h00000000BAAABABA)) 
    ram_reg_bram_0_i_70
       (.I0(ram_reg_bram_0_i_255_n_0),
        .I1(ram_reg_bram_0_i_256_n_0),
        .I2(ram_reg_bram_0_i_257_n_0),
        .I3(ram_reg_bram_0_i_258_n_0),
        .I4(ram_reg_bram_0_i_259_n_0),
        .I5(ram_reg_bram_0_i_260_n_0),
        .O(ram_reg_bram_0_i_70_n_0));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_bram_0_i_700
       (.I0(ap_CS_fsm_state25),
        .I1(ap_CS_fsm_state27),
        .I2(ap_CS_fsm_state87),
        .I3(ap_CS_fsm_state26),
        .O(ram_reg_bram_0_i_700_n_0));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT5 #(
    .INIT(32'hAAAAAAFE)) 
    ram_reg_bram_0_i_701
       (.I0(ap_CS_fsm_state24),
        .I1(ap_CS_fsm_state21),
        .I2(ap_CS_fsm_state66),
        .I3(ap_CS_fsm_state22),
        .I4(ap_CS_fsm_state23),
        .O(ram_reg_bram_0_i_701_n_0));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_bram_0_i_702
       (.I0(ap_CS_fsm_state73),
        .I1(ap_CS_fsm_state16),
        .O(ram_reg_bram_0_i_702_n_0));
  LUT6 #(
    .INIT(64'hBBBBBBBBBABABABB)) 
    ram_reg_bram_0_i_703
       (.I0(ram_reg_bram_0_i_326_n_0),
        .I1(ram_reg_bram_0_i_1070_n_0),
        .I2(ram_reg_bram_0_i_708_n_0),
        .I3(ap_CS_fsm_state4),
        .I4(ram_reg_bram_0_i_1067_n_0),
        .I5(ram_reg_bram_0_i_328_n_0),
        .O(ram_reg_bram_0_i_703_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFDC)) 
    ram_reg_bram_0_i_704
       (.I0(ap_CS_fsm_state18),
        .I1(ap_CS_fsm_state19),
        .I2(ap_CS_fsm_state17),
        .I3(ap_CS_fsm_state22),
        .I4(ap_CS_fsm_state20),
        .I5(ap_CS_fsm_state23),
        .O(ram_reg_bram_0_i_704_n_0));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT4 #(
    .INIT(16'hFFF4)) 
    ram_reg_bram_0_i_705
       (.I0(ap_CS_fsm_state33),
        .I1(ap_CS_fsm_state32),
        .I2(ap_CS_fsm_state39),
        .I3(ap_CS_fsm_state34),
        .O(ram_reg_bram_0_i_705_n_0));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    ram_reg_bram_0_i_706
       (.I0(ap_CS_fsm_state36),
        .I1(ap_CS_fsm_state71),
        .I2(ap_CS_fsm_state35),
        .O(ram_reg_bram_0_i_706_n_0));
  LUT6 #(
    .INIT(64'hFFF5FFF5FFF4FFF5)) 
    ram_reg_bram_0_i_707
       (.I0(ap_CS_fsm_state44),
        .I1(E),
        .I2(ap_CS_fsm_state45),
        .I3(ap_CS_fsm_state46),
        .I4(ap_CS_fsm_state42),
        .I5(ap_CS_fsm_state43),
        .O(ram_reg_bram_0_i_707_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_bram_0_i_708
       (.I0(ap_CS_fsm_state9),
        .I1(ap_CS_fsm_state61),
        .I2(ap_CS_fsm_state8),
        .I3(ap_CS_fsm_state10),
        .I4(ap_CS_fsm_state85),
        .I5(ram_reg_bram_0_i_725_n_0),
        .O(ram_reg_bram_0_i_708_n_0));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_bram_0_i_709
       (.I0(ap_CS_fsm_state64),
        .I1(ap_CS_fsm_state56),
        .I2(ap_CS_fsm_state23),
        .I3(ap_CS_fsm_state25),
        .O(ram_reg_bram_0_i_709_n_0));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT5 #(
    .INIT(32'hFFFFFFF4)) 
    ram_reg_bram_0_i_71
       (.I0(ap_CS_fsm_state71),
        .I1(ap_CS_fsm_state66),
        .I2(ap_CS_fsm_state75),
        .I3(ap_CS_fsm_state73),
        .I4(ap_CS_fsm_state77),
        .O(ram_reg_bram_0_i_71_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_bram_0_i_710
       (.I0(ap_CS_fsm_state86),
        .I1(ap_CS_fsm_state82),
        .I2(ap_CS_fsm_state34),
        .I3(ap_CS_fsm_state39),
        .I4(ram_reg_bram_0_i_1071_n_0),
        .I5(ram_reg_bram_0_i_293_n_0),
        .O(ram_reg_bram_0_i_710_n_0));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT5 #(
    .INIT(32'hABABABAA)) 
    ram_reg_bram_0_i_711
       (.I0(ap_CS_fsm_state33),
        .I1(ap_CS_fsm_state31),
        .I2(ap_CS_fsm_state32),
        .I3(ap_CS_fsm_state30),
        .I4(ap_CS_fsm_state29),
        .O(ram_reg_bram_0_i_711_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_bram_0_i_712
       (.I0(ram_reg_bram_0_i_696_n_0),
        .I1(ap_CS_fsm_state24),
        .I2(ap_CS_fsm_state25),
        .I3(ap_CS_fsm_state19),
        .I4(ap_CS_fsm_state18),
        .I5(ap_CS_fsm_state22),
        .O(ram_reg_bram_0_i_712_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_bram_0_i_713
       (.I0(ram_reg_bram_0_i_1072_n_0),
        .I1(ap_CS_fsm_state11),
        .I2(ap_CS_fsm_state10),
        .I3(ap_CS_fsm_state85),
        .I4(ap_CS_fsm_state12),
        .I5(ap_CS_fsm_state81),
        .O(ram_reg_bram_0_i_713_n_0));
  LUT6 #(
    .INIT(64'hEEEEEEEFEEEEEEEE)) 
    ram_reg_bram_0_i_714
       (.I0(ap_CS_fsm_state61),
        .I1(ap_CS_fsm_state9),
        .I2(ap_CS_fsm_state8),
        .I3(ap_CS_fsm_state67),
        .I4(ap_CS_fsm_state7),
        .I5(ram_reg_bram_0_i_1073_n_0),
        .O(ram_reg_bram_0_i_714_n_0));
  LUT6 #(
    .INIT(64'h000000000000FFFE)) 
    ram_reg_bram_0_i_715
       (.I0(ap_CS_fsm_state13),
        .I1(ap_CS_fsm_state79),
        .I2(ap_CS_fsm_state14),
        .I3(ap_CS_fsm_state77),
        .I4(ap_CS_fsm_state75),
        .I5(ap_CS_fsm_state15),
        .O(ram_reg_bram_0_i_715_n_0));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_bram_0_i_716
       (.I0(ap_CS_fsm_state25),
        .I1(ap_CS_fsm_state24),
        .I2(ap_CS_fsm_state66),
        .I3(ap_CS_fsm_state21),
        .O(ram_reg_bram_0_i_716_n_0));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    ram_reg_bram_0_i_717
       (.I0(ap_CS_fsm_state28),
        .I1(ap_CS_fsm_state32),
        .I2(ap_CS_fsm_state31),
        .O(ram_reg_bram_0_i_717_n_0));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_bram_0_i_718
       (.I0(ap_CS_fsm_state31),
        .I1(ap_CS_fsm_state32),
        .O(ram_reg_bram_0_i_718_n_0));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT5 #(
    .INIT(32'hFEFEFFFE)) 
    ram_reg_bram_0_i_719
       (.I0(ram_reg_bram_0_i_716_n_0),
        .I1(ap_CS_fsm_state20),
        .I2(ap_CS_fsm_state23),
        .I3(ap_CS_fsm_state18),
        .I4(ap_CS_fsm_state19),
        .O(ram_reg_bram_0_i_719_n_0));
  LUT6 #(
    .INIT(64'hFFFEFFFEFFFEFFFF)) 
    ram_reg_bram_0_i_72
       (.I0(ap_CS_fsm_state75),
        .I1(ap_CS_fsm_state71),
        .I2(ap_CS_fsm_state77),
        .I3(ap_CS_fsm_state82),
        .I4(ram_reg_bram_0_i_261_n_0),
        .I5(ap_CS_fsm_state66),
        .O(ram_reg_bram_0_i_72_n_0));
  LUT6 #(
    .INIT(64'hFF88FFA8FFCCFFFF)) 
    ram_reg_bram_0_i_720
       (.I0(ram_reg_bram_0_i_1074_n_0),
        .I1(ram_reg_bram_0_i_1069_n_0),
        .I2(ram_reg_bram_0_i_725_n_0),
        .I3(ram_reg_bram_0_i_1075_n_0),
        .I4(ram_reg_bram_0_i_1072_n_0),
        .I5(ram_reg_bram_0_i_1076_n_0),
        .O(ram_reg_bram_0_i_720_n_0));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAABAA)) 
    ram_reg_bram_0_i_721
       (.I0(ram_reg_bram_0_i_717_n_0),
        .I1(ap_CS_fsm_state25),
        .I2(ap_CS_fsm_state27),
        .I3(ap_CS_fsm_state22),
        .I4(ap_CS_fsm_state24),
        .I5(ap_CS_fsm_state23),
        .O(ram_reg_bram_0_i_721_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_bram_0_i_722
       (.I0(ap_CS_fsm_state7),
        .I1(ap_CS_fsm_state67),
        .O(ram_reg_bram_0_i_722_n_0));
  LUT6 #(
    .INIT(64'hEEEFEEEEEEEFEEEF)) 
    ram_reg_bram_0_i_723
       (.I0(ap_CS_fsm_state68),
        .I1(ap_CS_fsm_state6),
        .I2(ap_CS_fsm_state5),
        .I3(ap_CS_fsm_state69),
        .I4(ap_CS_fsm_state4),
        .I5(ap_CS_fsm_state3),
        .O(ram_reg_bram_0_i_723_n_0));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_bram_0_i_724
       (.I0(ap_CS_fsm_state48),
        .I1(ap_CS_fsm_state82),
        .O(ram_reg_bram_0_i_724_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_bram_0_i_725
       (.I0(ap_CS_fsm_state12),
        .I1(ap_CS_fsm_state81),
        .O(ram_reg_bram_0_i_725_n_0));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_bram_0_i_726
       (.I0(ap_CS_fsm_state39),
        .I1(ap_CS_fsm_state40),
        .I2(CEA1),
        .I3(ap_CS_fsm_state36),
        .O(ram_reg_bram_0_i_726_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_bram_0_i_727
       (.I0(ap_CS_fsm_state33),
        .I1(ap_CS_fsm_state34),
        .I2(ap_CS_fsm_state30),
        .I3(ap_CS_fsm_state29),
        .I4(ap_CS_fsm_state39),
        .I5(ap_CS_fsm_state42),
        .O(ram_reg_bram_0_i_727_n_0));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_bram_0_i_728
       (.I0(ap_CS_fsm_state59),
        .I1(ap_CS_fsm_state58),
        .O(ram_reg_bram_0_i_728_n_0));
  LUT5 #(
    .INIT(32'hCCCCAAA0)) 
    ram_reg_bram_0_i_729
       (.I0(ram_reg_bram_0_i_356_0[15]),
        .I1(ram_reg_bram_0_i_356_1[15]),
        .I2(ap_CS_fsm_state63),
        .I3(ap_CS_fsm_state55),
        .I4(ap_CS_fsm_state56),
        .O(ram_reg_bram_0_i_729_n_0));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    ram_reg_bram_0_i_73
       (.I0(ap_CS_fsm_state66),
        .I1(ap_CS_fsm_state58),
        .I2(ap_CS_fsm_state63),
        .I3(ap_CS_fsm_state59),
        .O(ram_reg_bram_0_i_73_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF01)) 
    ram_reg_bram_0_i_730
       (.I0(ap_CS_fsm_state53),
        .I1(ap_CS_fsm_state52),
        .I2(ap_CS_fsm_state51),
        .I3(ap_CS_fsm_state63),
        .I4(ap_CS_fsm_state55),
        .I5(ap_CS_fsm_state56),
        .O(ram_reg_bram_0_i_730_n_0));
  LUT6 #(
    .INIT(64'h00000F77FFFF0F77)) 
    ram_reg_bram_0_i_731
       (.I0(ap_CS_fsm_state51),
        .I1(ram_reg_bram_0_i_176_0[15]),
        .I2(ram_reg_bram_0_i_176_1[15]),
        .I3(ap_CS_fsm_state52),
        .I4(ap_CS_fsm_state53),
        .I5(\add_ln66_34_reg_2652_reg[23]_i_19_0 [15]),
        .O(ram_reg_bram_0_i_731_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_bram_0_i_732
       (.I0(ap_CS_fsm_state44),
        .I1(E),
        .O(ram_reg_bram_0_i_732_n_0));
  LUT6 #(
    .INIT(64'h1111DDD1DDDDDDDD)) 
    ram_reg_bram_0_i_733
       (.I0(p_reg_reg_i_5__1_0[15]),
        .I1(ram_reg_bram_0_i_736_n_0),
        .I2(ap_CS_fsm_state40),
        .I3(ap_CS_fsm_state68),
        .I4(ram_reg_bram_0_i_358_0[15]),
        .I5(ram_reg_bram_0_i_1077_n_0),
        .O(ram_reg_bram_0_i_733_n_0));
  LUT6 #(
    .INIT(64'hB888FFFFB8880000)) 
    ram_reg_bram_0_i_734
       (.I0(DOUTADOUT[15]),
        .I1(ap_CS_fsm_state27),
        .I2(ap_CS_fsm_state24),
        .I3(ram_reg_bram_0_i_359_0[15]),
        .I4(ram_reg_bram_0_i_757_n_0),
        .I5(A[15]),
        .O(ram_reg_bram_0_i_734_n_0));
  LUT6 #(
    .INIT(64'hBABABFBABABFBFBF)) 
    ram_reg_bram_0_i_735
       (.I0(ram_reg_bram_0_i_873_n_0),
        .I1(ram_reg_bram_0_i_359_2[15]),
        .I2(ap_CS_fsm_state21),
        .I3(ap_CS_fsm_state20),
        .I4(ram_reg_bram_0_i_359_3[15]),
        .I5(ram_reg_bram_0_i_359_1[15]),
        .O(ram_reg_bram_0_i_735_n_0));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'h01)) 
    ram_reg_bram_0_i_736
       (.I0(ap_CS_fsm_state54),
        .I1(ap_CS_fsm_state43),
        .I2(ap_CS_fsm_state79),
        .O(ram_reg_bram_0_i_736_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_bram_0_i_737
       (.I0(ap_CS_fsm_state69),
        .I1(ap_CS_fsm_state39),
        .I2(ap_CS_fsm_state38),
        .I3(ap_CS_fsm_state70),
        .I4(ap_CS_fsm_state44),
        .I5(E),
        .O(ram_reg_bram_0_i_737_n_0));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'h01)) 
    ram_reg_bram_0_i_738
       (.I0(ap_CS_fsm_state56),
        .I1(ap_CS_fsm_state55),
        .I2(ap_CS_fsm_state63),
        .O(ram_reg_bram_0_i_738_n_0));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_bram_0_i_739
       (.I0(ap_CS_fsm_state80),
        .I1(ap_CS_fsm_state81),
        .O(ram_reg_bram_0_i_739_n_0));
  LUT6 #(
    .INIT(64'h00000000AAAAEEFE)) 
    ram_reg_bram_0_i_74
       (.I0(ram_reg_bram_0_i_262_n_0),
        .I1(ram_reg_bram_0_i_263_n_0),
        .I2(ram_reg_bram_0_i_264_n_0),
        .I3(ram_reg_bram_0_i_265_n_0),
        .I4(ram_reg_bram_0_i_266_n_0),
        .I5(ram_reg_bram_0_i_267_n_0),
        .O(ram_reg_bram_0_i_74_n_0));
  LUT5 #(
    .INIT(32'hAABFFFBF)) 
    ram_reg_bram_0_i_740
       (.I0(ap_CS_fsm_state78),
        .I1(ram_reg_bram_0_i_367_3[15]),
        .I2(ap_CS_fsm_state76),
        .I3(ap_CS_fsm_state77),
        .I4(ram_reg_bram_0_i_367_4[15]),
        .O(ram_reg_bram_0_i_740_n_0));
  LUT6 #(
    .INIT(64'h00005350FFFF5350)) 
    ram_reg_bram_0_i_741
       (.I0(ram_reg_bram_0_i_367_1[15]),
        .I1(ram_reg_bram_0_i_367_2[15]),
        .I2(ap_CS_fsm_state81),
        .I3(ap_CS_fsm_state80),
        .I4(ap_CS_fsm_state83),
        .I5(ram_reg_bram_0_i_367_0[15]),
        .O(ram_reg_bram_0_i_741_n_0));
  LUT6 #(
    .INIT(64'h00000F77FFFF0F77)) 
    ram_reg_bram_0_i_742
       (.I0(ram_reg_bram_0_i_368_2[15]),
        .I1(ap_CS_fsm_state64),
        .I2(p_reg_reg_i_3_0[15]),
        .I3(ap_CS_fsm_state65),
        .I4(ap_CS_fsm_state66),
        .I5(ram_reg_bram_0_i_368_0[15]),
        .O(ram_reg_bram_0_i_742_n_0));
  LUT6 #(
    .INIT(64'hBBB88B88B8B88888)) 
    ram_reg_bram_0_i_743
       (.I0(ram_reg_bram_0_i_368_1[15]),
        .I1(ap_CS_fsm_state72),
        .I2(ap_CS_fsm_state71),
        .I3(ap_CS_fsm_state67),
        .I4(ad_carry__0[15]),
        .I5(ram_reg_bram_0_i_368_6[15]),
        .O(ram_reg_bram_0_i_743_n_0));
  LUT6 #(
    .INIT(64'hCCCCAFA0CCCCA0A0)) 
    ram_reg_bram_0_i_744
       (.I0(ram_reg_bram_0_i_368_3[15]),
        .I1(ram_reg_bram_0_i_368_4[15]),
        .I2(ap_CS_fsm_state74),
        .I3(ap_CS_fsm_state73),
        .I4(ap_CS_fsm_state75),
        .I5(ram_reg_bram_0_i_368_5[15]),
        .O(ram_reg_bram_0_i_744_n_0));
  LUT6 #(
    .INIT(64'h1111DDD1DDDDDDDD)) 
    ram_reg_bram_0_i_745
       (.I0(p_reg_reg_i_5__1_0[14]),
        .I1(ram_reg_bram_0_i_736_n_0),
        .I2(ap_CS_fsm_state40),
        .I3(ap_CS_fsm_state68),
        .I4(ram_reg_bram_0_i_358_0[14]),
        .I5(ram_reg_bram_0_i_1078_n_0),
        .O(ram_reg_bram_0_i_745_n_0));
  LUT6 #(
    .INIT(64'hB888FFFFB8880000)) 
    ram_reg_bram_0_i_746
       (.I0(DOUTADOUT[14]),
        .I1(ap_CS_fsm_state27),
        .I2(ap_CS_fsm_state24),
        .I3(ram_reg_bram_0_i_359_0[14]),
        .I4(ram_reg_bram_0_i_757_n_0),
        .I5(A[14]),
        .O(ram_reg_bram_0_i_746_n_0));
  LUT6 #(
    .INIT(64'hBABABABFBFBFBABF)) 
    ram_reg_bram_0_i_747
       (.I0(ram_reg_bram_0_i_873_n_0),
        .I1(ram_reg_bram_0_i_359_2[14]),
        .I2(ap_CS_fsm_state21),
        .I3(ram_reg_bram_0_i_359_1[14]),
        .I4(ap_CS_fsm_state20),
        .I5(ram_reg_bram_0_i_359_3[14]),
        .O(ram_reg_bram_0_i_747_n_0));
  LUT5 #(
    .INIT(32'hCCCCAAA0)) 
    ram_reg_bram_0_i_748
       (.I0(ram_reg_bram_0_i_356_0[14]),
        .I1(ram_reg_bram_0_i_356_1[14]),
        .I2(ap_CS_fsm_state63),
        .I3(ap_CS_fsm_state55),
        .I4(ap_CS_fsm_state56),
        .O(ram_reg_bram_0_i_748_n_0));
  LUT6 #(
    .INIT(64'h00000F77FFFF0F77)) 
    ram_reg_bram_0_i_749
       (.I0(ap_CS_fsm_state51),
        .I1(ram_reg_bram_0_i_176_0[14]),
        .I2(ram_reg_bram_0_i_176_1[14]),
        .I3(ap_CS_fsm_state52),
        .I4(ap_CS_fsm_state53),
        .I5(\add_ln66_34_reg_2652_reg[23]_i_19_0 [14]),
        .O(ram_reg_bram_0_i_749_n_0));
  LUT6 #(
    .INIT(64'hF4F4F4F4F4F5F4F4)) 
    ram_reg_bram_0_i_75
       (.I0(ap_CS_fsm_state82),
        .I1(ap_CS_fsm_state79),
        .I2(ap_CS_fsm_state83),
        .I3(ap_CS_fsm_state77),
        .I4(ap_CS_fsm_state73),
        .I5(ap_CS_fsm_state75),
        .O(ram_reg_bram_0_i_75_n_0));
  LUT6 #(
    .INIT(64'hBBB88B88B8B88888)) 
    ram_reg_bram_0_i_750
       (.I0(ram_reg_bram_0_i_368_1[14]),
        .I1(ap_CS_fsm_state72),
        .I2(ap_CS_fsm_state71),
        .I3(ap_CS_fsm_state67),
        .I4(ad_carry__0[14]),
        .I5(ram_reg_bram_0_i_368_6[14]),
        .O(ram_reg_bram_0_i_750_n_0));
  LUT6 #(
    .INIT(64'h00000F77FFFF0F77)) 
    ram_reg_bram_0_i_751
       (.I0(ram_reg_bram_0_i_368_2[14]),
        .I1(ap_CS_fsm_state64),
        .I2(p_reg_reg_i_3_0[14]),
        .I3(ap_CS_fsm_state65),
        .I4(ap_CS_fsm_state66),
        .I5(ram_reg_bram_0_i_368_0[14]),
        .O(ram_reg_bram_0_i_751_n_0));
  LUT6 #(
    .INIT(64'h00005350FFFF5350)) 
    ram_reg_bram_0_i_752
       (.I0(ram_reg_bram_0_i_367_1[14]),
        .I1(ram_reg_bram_0_i_367_2[14]),
        .I2(ap_CS_fsm_state81),
        .I3(ap_CS_fsm_state80),
        .I4(ap_CS_fsm_state83),
        .I5(ram_reg_bram_0_i_367_0[14]),
        .O(ram_reg_bram_0_i_752_n_0));
  LUT6 #(
    .INIT(64'hFFFF0000B888B888)) 
    ram_reg_bram_0_i_753
       (.I0(ram_reg_bram_0_i_367_4[14]),
        .I1(ap_CS_fsm_state77),
        .I2(ram_reg_bram_0_i_367_3[14]),
        .I3(ap_CS_fsm_state76),
        .I4(ram_reg_bram_0_i_490_0[14]),
        .I5(ap_CS_fsm_state78),
        .O(ram_reg_bram_0_i_753_n_0));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    ram_reg_bram_0_i_754
       (.I0(ram_reg_bram_0_i_129_0[14]),
        .I1(ap_CS_fsm_state86),
        .I2(ram_reg_bram_0_i_129_1[14]),
        .I3(ap_CS_fsm_state85),
        .I4(ap_CS_fsm_state84),
        .I5(ram_reg_bram_0_i_129_2[14]),
        .O(ram_reg_bram_0_i_754_n_0));
  LUT6 #(
    .INIT(64'h00000F77FFFF0F77)) 
    ram_reg_bram_0_i_755
       (.I0(ap_CS_fsm_state32),
        .I1(ram_reg_bram_0_i_176_2[13]),
        .I2(ram_reg_bram_0_i_127_5[13]),
        .I3(ap_CS_fsm_state33),
        .I4(ap_CS_fsm_state34),
        .I5(ram_reg_bram_0_i_127_4[13]),
        .O(ram_reg_bram_0_i_755_n_0));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT4 #(
    .INIT(16'hB8BB)) 
    ram_reg_bram_0_i_756
       (.I0(DOUTADOUT[13]),
        .I1(ap_CS_fsm_state27),
        .I2(ram_reg_bram_0_i_359_0[13]),
        .I3(ap_CS_fsm_state24),
        .O(ram_reg_bram_0_i_756_n_0));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'h01)) 
    ram_reg_bram_0_i_757
       (.I0(ap_CS_fsm_state41),
        .I1(ap_CS_fsm_state29),
        .I2(ap_CS_fsm_state35),
        .O(ram_reg_bram_0_i_757_n_0));
  LUT6 #(
    .INIT(64'hEFEFEFEAEAEAEFEA)) 
    ram_reg_bram_0_i_758
       (.I0(ram_reg_bram_0_i_873_n_0),
        .I1(ram_reg_bram_0_i_359_2[13]),
        .I2(ap_CS_fsm_state21),
        .I3(ram_reg_bram_0_i_359_1[13]),
        .I4(ap_CS_fsm_state20),
        .I5(ram_reg_bram_0_i_359_3[13]),
        .O(ram_reg_bram_0_i_758_n_0));
  LUT6 #(
    .INIT(64'hFF0E0000FF0EFFFF)) 
    ram_reg_bram_0_i_759
       (.I0(ap_CS_fsm_state40),
        .I1(ap_CS_fsm_state68),
        .I2(ram_reg_bram_0_i_358_0[13]),
        .I3(ram_reg_bram_0_i_1079_n_0),
        .I4(ram_reg_bram_0_i_736_n_0),
        .I5(p_reg_reg_i_5__1_0[13]),
        .O(ram_reg_bram_0_i_759_n_0));
  LUT6 #(
    .INIT(64'h00000000FFFF000D)) 
    ram_reg_bram_0_i_76
       (.I0(ram_reg_bram_0_i_268_n_0),
        .I1(ram_reg_bram_0_i_269_n_0),
        .I2(ap_CS_fsm_state72),
        .I3(ap_CS_fsm_state5),
        .I4(ram_reg_bram_0_i_270_n_0),
        .I5(ram_reg_bram_0_i_271_n_0),
        .O(ram_reg_bram_0_i_76_n_0));
  LUT5 #(
    .INIT(32'hCCCCAAA0)) 
    ram_reg_bram_0_i_760
       (.I0(ram_reg_bram_0_i_356_0[13]),
        .I1(ram_reg_bram_0_i_356_1[13]),
        .I2(ap_CS_fsm_state63),
        .I3(ap_CS_fsm_state55),
        .I4(ap_CS_fsm_state56),
        .O(ram_reg_bram_0_i_760_n_0));
  LUT6 #(
    .INIT(64'h00000F77FFFF0F77)) 
    ram_reg_bram_0_i_761
       (.I0(ap_CS_fsm_state51),
        .I1(ram_reg_bram_0_i_176_0[13]),
        .I2(ram_reg_bram_0_i_176_1[13]),
        .I3(ap_CS_fsm_state52),
        .I4(ap_CS_fsm_state53),
        .I5(\add_ln66_34_reg_2652_reg[23]_i_19_0 [13]),
        .O(ram_reg_bram_0_i_761_n_0));
  LUT6 #(
    .INIT(64'h00005350FFFF5350)) 
    ram_reg_bram_0_i_762
       (.I0(ram_reg_bram_0_i_367_1[13]),
        .I1(ram_reg_bram_0_i_367_2[13]),
        .I2(ap_CS_fsm_state81),
        .I3(ap_CS_fsm_state80),
        .I4(ap_CS_fsm_state83),
        .I5(ram_reg_bram_0_i_367_0[13]),
        .O(ram_reg_bram_0_i_762_n_0));
  LUT6 #(
    .INIT(64'hFFFF0000B888B888)) 
    ram_reg_bram_0_i_763
       (.I0(ram_reg_bram_0_i_367_4[13]),
        .I1(ap_CS_fsm_state77),
        .I2(ram_reg_bram_0_i_367_3[13]),
        .I3(ap_CS_fsm_state76),
        .I4(ram_reg_bram_0_i_490_0[13]),
        .I5(ap_CS_fsm_state78),
        .O(ram_reg_bram_0_i_763_n_0));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    ram_reg_bram_0_i_764
       (.I0(ram_reg_bram_0_i_129_0[13]),
        .I1(ap_CS_fsm_state86),
        .I2(ram_reg_bram_0_i_129_1[13]),
        .I3(ap_CS_fsm_state85),
        .I4(ap_CS_fsm_state84),
        .I5(ram_reg_bram_0_i_129_2[13]),
        .O(ram_reg_bram_0_i_764_n_0));
  LUT6 #(
    .INIT(64'hBBB88B88B8B88888)) 
    ram_reg_bram_0_i_765
       (.I0(ram_reg_bram_0_i_368_1[13]),
        .I1(ap_CS_fsm_state72),
        .I2(ap_CS_fsm_state71),
        .I3(ap_CS_fsm_state67),
        .I4(ad_carry__0[13]),
        .I5(ram_reg_bram_0_i_368_6[13]),
        .O(ram_reg_bram_0_i_765_n_0));
  LUT6 #(
    .INIT(64'h00000F77FFFF0F77)) 
    ram_reg_bram_0_i_766
       (.I0(ram_reg_bram_0_i_368_2[13]),
        .I1(ap_CS_fsm_state64),
        .I2(p_reg_reg_i_3_0[13]),
        .I3(ap_CS_fsm_state65),
        .I4(ap_CS_fsm_state66),
        .I5(ram_reg_bram_0_i_368_0[13]),
        .O(ram_reg_bram_0_i_766_n_0));
  LUT6 #(
    .INIT(64'h1111DDD1DDDDDDDD)) 
    ram_reg_bram_0_i_767
       (.I0(p_reg_reg_i_5__1_0[12]),
        .I1(ram_reg_bram_0_i_736_n_0),
        .I2(ap_CS_fsm_state40),
        .I3(ap_CS_fsm_state68),
        .I4(ram_reg_bram_0_i_358_0[12]),
        .I5(ram_reg_bram_0_i_1080_n_0),
        .O(ram_reg_bram_0_i_767_n_0));
  LUT6 #(
    .INIT(64'hB888FFFFB8880000)) 
    ram_reg_bram_0_i_768
       (.I0(DOUTADOUT[12]),
        .I1(ap_CS_fsm_state27),
        .I2(ap_CS_fsm_state24),
        .I3(ram_reg_bram_0_i_359_0[12]),
        .I4(ram_reg_bram_0_i_757_n_0),
        .I5(A[12]),
        .O(ram_reg_bram_0_i_768_n_0));
  LUT6 #(
    .INIT(64'hBABABABFBFBFBABF)) 
    ram_reg_bram_0_i_769
       (.I0(ram_reg_bram_0_i_873_n_0),
        .I1(ram_reg_bram_0_i_359_2[12]),
        .I2(ap_CS_fsm_state21),
        .I3(ram_reg_bram_0_i_359_1[12]),
        .I4(ap_CS_fsm_state20),
        .I5(ram_reg_bram_0_i_359_3[12]),
        .O(ram_reg_bram_0_i_769_n_0));
  LUT6 #(
    .INIT(64'h00000000AAAAEEFE)) 
    ram_reg_bram_0_i_77
       (.I0(ram_reg_bram_0_i_272_n_0),
        .I1(ram_reg_bram_0_i_273_n_0),
        .I2(ram_reg_bram_0_i_274_n_0),
        .I3(ram_reg_bram_0_i_275_n_0),
        .I4(ram_reg_bram_0_i_276_n_0),
        .I5(ram_reg_bram_0_i_277_n_0),
        .O(ram_reg_bram_0_i_77_n_0));
  LUT5 #(
    .INIT(32'hCCCCAAA0)) 
    ram_reg_bram_0_i_770
       (.I0(ram_reg_bram_0_i_356_0[12]),
        .I1(ram_reg_bram_0_i_356_1[12]),
        .I2(ap_CS_fsm_state63),
        .I3(ap_CS_fsm_state55),
        .I4(ap_CS_fsm_state56),
        .O(ram_reg_bram_0_i_770_n_0));
  LUT6 #(
    .INIT(64'h00000F77FFFF0F77)) 
    ram_reg_bram_0_i_771
       (.I0(ap_CS_fsm_state51),
        .I1(ram_reg_bram_0_i_176_0[12]),
        .I2(ram_reg_bram_0_i_176_1[12]),
        .I3(ap_CS_fsm_state52),
        .I4(ap_CS_fsm_state53),
        .I5(\add_ln66_34_reg_2652_reg[23]_i_19_0 [12]),
        .O(ram_reg_bram_0_i_771_n_0));
  LUT6 #(
    .INIT(64'hBBB88B88B8B88888)) 
    ram_reg_bram_0_i_772
       (.I0(ram_reg_bram_0_i_368_1[12]),
        .I1(ap_CS_fsm_state72),
        .I2(ap_CS_fsm_state71),
        .I3(ap_CS_fsm_state67),
        .I4(ad_carry__0[12]),
        .I5(ram_reg_bram_0_i_368_6[12]),
        .O(ram_reg_bram_0_i_772_n_0));
  LUT6 #(
    .INIT(64'h00000F77FFFF0F77)) 
    ram_reg_bram_0_i_773
       (.I0(ram_reg_bram_0_i_368_2[12]),
        .I1(ap_CS_fsm_state64),
        .I2(p_reg_reg_i_3_0[12]),
        .I3(ap_CS_fsm_state65),
        .I4(ap_CS_fsm_state66),
        .I5(ram_reg_bram_0_i_368_0[12]),
        .O(ram_reg_bram_0_i_773_n_0));
  LUT6 #(
    .INIT(64'h00005350FFFF5350)) 
    ram_reg_bram_0_i_774
       (.I0(ram_reg_bram_0_i_367_1[12]),
        .I1(ram_reg_bram_0_i_367_2[12]),
        .I2(ap_CS_fsm_state81),
        .I3(ap_CS_fsm_state80),
        .I4(ap_CS_fsm_state83),
        .I5(ram_reg_bram_0_i_367_0[12]),
        .O(ram_reg_bram_0_i_774_n_0));
  LUT6 #(
    .INIT(64'hFFFF0000B888B888)) 
    ram_reg_bram_0_i_775
       (.I0(ram_reg_bram_0_i_367_4[12]),
        .I1(ap_CS_fsm_state77),
        .I2(ram_reg_bram_0_i_367_3[12]),
        .I3(ap_CS_fsm_state76),
        .I4(ram_reg_bram_0_i_490_0[12]),
        .I5(ap_CS_fsm_state78),
        .O(ram_reg_bram_0_i_775_n_0));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    ram_reg_bram_0_i_776
       (.I0(ram_reg_bram_0_i_129_0[12]),
        .I1(ap_CS_fsm_state86),
        .I2(ram_reg_bram_0_i_129_1[12]),
        .I3(ap_CS_fsm_state85),
        .I4(ap_CS_fsm_state84),
        .I5(ram_reg_bram_0_i_129_2[12]),
        .O(ram_reg_bram_0_i_776_n_0));
  LUT5 #(
    .INIT(32'hCCCCAAA0)) 
    ram_reg_bram_0_i_777
       (.I0(ram_reg_bram_0_i_356_0[11]),
        .I1(ram_reg_bram_0_i_356_1[11]),
        .I2(ap_CS_fsm_state63),
        .I3(ap_CS_fsm_state55),
        .I4(ap_CS_fsm_state56),
        .O(ram_reg_bram_0_i_777_n_0));
  LUT6 #(
    .INIT(64'h00000F77FFFF0F77)) 
    ram_reg_bram_0_i_778
       (.I0(ap_CS_fsm_state51),
        .I1(ram_reg_bram_0_i_176_0[11]),
        .I2(ram_reg_bram_0_i_176_1[11]),
        .I3(ap_CS_fsm_state52),
        .I4(ap_CS_fsm_state53),
        .I5(\add_ln66_34_reg_2652_reg[23]_i_19_0 [11]),
        .O(ram_reg_bram_0_i_778_n_0));
  LUT6 #(
    .INIT(64'h1111DDD1DDDDDDDD)) 
    ram_reg_bram_0_i_779
       (.I0(p_reg_reg_i_5__1_0[11]),
        .I1(ram_reg_bram_0_i_736_n_0),
        .I2(ap_CS_fsm_state40),
        .I3(ap_CS_fsm_state68),
        .I4(ram_reg_bram_0_i_358_0[11]),
        .I5(ram_reg_bram_0_i_1081_n_0),
        .O(ram_reg_bram_0_i_779_n_0));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT5 #(
    .INIT(32'hFFFF0004)) 
    ram_reg_bram_0_i_78
       (.I0(ap_CS_fsm_state59),
        .I1(ap_CS_fsm_state58),
        .I2(ap_CS_fsm_state65),
        .I3(ap_CS_fsm_state63),
        .I4(ram_reg_bram_0_i_278_n_0),
        .O(ram_reg_bram_0_i_78_n_0));
  LUT6 #(
    .INIT(64'hB888FFFFB8880000)) 
    ram_reg_bram_0_i_780
       (.I0(DOUTADOUT[11]),
        .I1(ap_CS_fsm_state27),
        .I2(ap_CS_fsm_state24),
        .I3(ram_reg_bram_0_i_359_0[11]),
        .I4(ram_reg_bram_0_i_757_n_0),
        .I5(A[11]),
        .O(ram_reg_bram_0_i_780_n_0));
  LUT6 #(
    .INIT(64'hBABABABFBFBFBABF)) 
    ram_reg_bram_0_i_781
       (.I0(ram_reg_bram_0_i_873_n_0),
        .I1(ram_reg_bram_0_i_359_2[11]),
        .I2(ap_CS_fsm_state21),
        .I3(ram_reg_bram_0_i_359_1[11]),
        .I4(ap_CS_fsm_state20),
        .I5(ram_reg_bram_0_i_359_3[11]),
        .O(ram_reg_bram_0_i_781_n_0));
  LUT6 #(
    .INIT(64'h00000F77FFFF0F77)) 
    ram_reg_bram_0_i_782
       (.I0(ram_reg_bram_0_i_368_2[11]),
        .I1(ap_CS_fsm_state64),
        .I2(p_reg_reg_i_3_0[11]),
        .I3(ap_CS_fsm_state65),
        .I4(ap_CS_fsm_state66),
        .I5(ram_reg_bram_0_i_368_0[11]),
        .O(ram_reg_bram_0_i_782_n_0));
  LUT6 #(
    .INIT(64'hBBB88B88B8B88888)) 
    ram_reg_bram_0_i_783
       (.I0(ram_reg_bram_0_i_368_1[11]),
        .I1(ap_CS_fsm_state72),
        .I2(ap_CS_fsm_state71),
        .I3(ap_CS_fsm_state67),
        .I4(ad_carry__0[11]),
        .I5(ram_reg_bram_0_i_368_6[11]),
        .O(ram_reg_bram_0_i_783_n_0));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    ram_reg_bram_0_i_784
       (.I0(ram_reg_bram_0_i_365_n_0),
        .I1(ap_CS_fsm_state66),
        .I2(ap_CS_fsm_state64),
        .I3(ap_CS_fsm_state65),
        .I4(ram_reg_bram_0_i_364_n_0),
        .O(ram_reg_bram_0_i_784_n_0));
  LUT6 #(
    .INIT(64'hCCCCAFA0CCCCA0A0)) 
    ram_reg_bram_0_i_785
       (.I0(ram_reg_bram_0_i_368_3[11]),
        .I1(ram_reg_bram_0_i_368_4[11]),
        .I2(ap_CS_fsm_state74),
        .I3(ap_CS_fsm_state73),
        .I4(ap_CS_fsm_state75),
        .I5(ram_reg_bram_0_i_368_5[11]),
        .O(ram_reg_bram_0_i_785_n_0));
  LUT5 #(
    .INIT(32'h0000F808)) 
    ram_reg_bram_0_i_786
       (.I0(ap_CS_fsm_state76),
        .I1(ram_reg_bram_0_i_367_3[11]),
        .I2(ap_CS_fsm_state77),
        .I3(ram_reg_bram_0_i_367_4[11]),
        .I4(ap_CS_fsm_state78),
        .O(ram_reg_bram_0_i_786_n_0));
  LUT6 #(
    .INIT(64'h00005350FFFF5350)) 
    ram_reg_bram_0_i_787
       (.I0(ram_reg_bram_0_i_367_1[11]),
        .I1(ram_reg_bram_0_i_367_2[11]),
        .I2(ap_CS_fsm_state81),
        .I3(ap_CS_fsm_state80),
        .I4(ap_CS_fsm_state83),
        .I5(ram_reg_bram_0_i_367_0[11]),
        .O(ram_reg_bram_0_i_787_n_0));
  LUT5 #(
    .INIT(32'hCCCCAAA0)) 
    ram_reg_bram_0_i_788
       (.I0(ram_reg_bram_0_i_356_0[10]),
        .I1(ram_reg_bram_0_i_356_1[10]),
        .I2(ap_CS_fsm_state63),
        .I3(ap_CS_fsm_state55),
        .I4(ap_CS_fsm_state56),
        .O(ram_reg_bram_0_i_788_n_0));
  LUT6 #(
    .INIT(64'h00000F77FFFF0F77)) 
    ram_reg_bram_0_i_789
       (.I0(ap_CS_fsm_state51),
        .I1(ram_reg_bram_0_i_176_0[10]),
        .I2(ram_reg_bram_0_i_176_1[10]),
        .I3(ap_CS_fsm_state52),
        .I4(ap_CS_fsm_state53),
        .I5(\add_ln66_34_reg_2652_reg[23]_i_19_0 [10]),
        .O(ram_reg_bram_0_i_789_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFB0B0B000)) 
    ram_reg_bram_0_i_79
       (.I0(ap_CS_fsm_state57),
        .I1(ap_CS_fsm_state56),
        .I2(ram_reg_bram_0_i_73_n_0),
        .I3(ram_reg_bram_0_i_279_n_0),
        .I4(ram_reg_bram_0_i_280_n_0),
        .I5(ram_reg_bram_0_i_281_n_0),
        .O(ram_reg_bram_0_i_79_n_0));
  LUT6 #(
    .INIT(64'h1111DDD1DDDDDDDD)) 
    ram_reg_bram_0_i_790
       (.I0(p_reg_reg_i_5__1_0[10]),
        .I1(ram_reg_bram_0_i_736_n_0),
        .I2(ap_CS_fsm_state40),
        .I3(ap_CS_fsm_state68),
        .I4(ram_reg_bram_0_i_358_0[10]),
        .I5(ram_reg_bram_0_i_1082_n_0),
        .O(ram_reg_bram_0_i_790_n_0));
  LUT6 #(
    .INIT(64'hB888FFFFB8880000)) 
    ram_reg_bram_0_i_791
       (.I0(DOUTADOUT[10]),
        .I1(ap_CS_fsm_state27),
        .I2(ap_CS_fsm_state24),
        .I3(ram_reg_bram_0_i_359_0[10]),
        .I4(ram_reg_bram_0_i_757_n_0),
        .I5(A[10]),
        .O(ram_reg_bram_0_i_791_n_0));
  LUT6 #(
    .INIT(64'hBABABABFBFBFBABF)) 
    ram_reg_bram_0_i_792
       (.I0(ram_reg_bram_0_i_873_n_0),
        .I1(ram_reg_bram_0_i_359_2[10]),
        .I2(ap_CS_fsm_state21),
        .I3(ram_reg_bram_0_i_359_1[10]),
        .I4(ap_CS_fsm_state20),
        .I5(ram_reg_bram_0_i_359_3[10]),
        .O(ram_reg_bram_0_i_792_n_0));
  LUT5 #(
    .INIT(32'h0000F808)) 
    ram_reg_bram_0_i_793
       (.I0(ap_CS_fsm_state76),
        .I1(ram_reg_bram_0_i_367_3[10]),
        .I2(ap_CS_fsm_state77),
        .I3(ram_reg_bram_0_i_367_4[10]),
        .I4(ap_CS_fsm_state78),
        .O(ram_reg_bram_0_i_793_n_0));
  LUT6 #(
    .INIT(64'h00005350FFFF5350)) 
    ram_reg_bram_0_i_794
       (.I0(ram_reg_bram_0_i_367_1[10]),
        .I1(ram_reg_bram_0_i_367_2[10]),
        .I2(ap_CS_fsm_state81),
        .I3(ap_CS_fsm_state80),
        .I4(ap_CS_fsm_state83),
        .I5(ram_reg_bram_0_i_367_0[10]),
        .O(ram_reg_bram_0_i_794_n_0));
  LUT6 #(
    .INIT(64'h00000F77FFFF0F77)) 
    ram_reg_bram_0_i_795
       (.I0(ram_reg_bram_0_i_368_2[10]),
        .I1(ap_CS_fsm_state64),
        .I2(p_reg_reg_i_3_0[10]),
        .I3(ap_CS_fsm_state65),
        .I4(ap_CS_fsm_state66),
        .I5(ram_reg_bram_0_i_368_0[10]),
        .O(ram_reg_bram_0_i_795_n_0));
  LUT6 #(
    .INIT(64'hBBB88B88B8B88888)) 
    ram_reg_bram_0_i_796
       (.I0(ram_reg_bram_0_i_368_1[10]),
        .I1(ap_CS_fsm_state72),
        .I2(ap_CS_fsm_state71),
        .I3(ap_CS_fsm_state67),
        .I4(ad_carry__0[10]),
        .I5(ram_reg_bram_0_i_368_6[10]),
        .O(ram_reg_bram_0_i_796_n_0));
  LUT6 #(
    .INIT(64'hCCCCAFA0CCCCA0A0)) 
    ram_reg_bram_0_i_797
       (.I0(ram_reg_bram_0_i_368_3[10]),
        .I1(ram_reg_bram_0_i_368_4[10]),
        .I2(ap_CS_fsm_state74),
        .I3(ap_CS_fsm_state73),
        .I4(ap_CS_fsm_state75),
        .I5(ram_reg_bram_0_i_368_5[10]),
        .O(ram_reg_bram_0_i_797_n_0));
  LUT6 #(
    .INIT(64'h1111DDD1DDDDDDDD)) 
    ram_reg_bram_0_i_798
       (.I0(p_reg_reg_i_5__1_0[9]),
        .I1(ram_reg_bram_0_i_736_n_0),
        .I2(ap_CS_fsm_state40),
        .I3(ap_CS_fsm_state68),
        .I4(ram_reg_bram_0_i_358_0[9]),
        .I5(ram_reg_bram_0_i_1083_n_0),
        .O(ram_reg_bram_0_i_798_n_0));
  LUT6 #(
    .INIT(64'h1010101515151015)) 
    ram_reg_bram_0_i_799
       (.I0(ram_reg_bram_0_i_873_n_0),
        .I1(ram_reg_bram_0_i_359_2[9]),
        .I2(ap_CS_fsm_state21),
        .I3(ram_reg_bram_0_i_359_1[9]),
        .I4(ap_CS_fsm_state20),
        .I5(ram_reg_bram_0_i_359_3[9]),
        .O(ram_reg_bram_0_i_799_n_0));
  LUT6 #(
    .INIT(64'h0000000020220000)) 
    ram_reg_bram_0_i_8
       (.I0(ram_reg_bram_0_i_79_n_0),
        .I1(ram_reg_bram_0_i_80_n_0),
        .I2(ram_reg_bram_0_i_81_n_0),
        .I3(ap_CS_fsm_state75),
        .I4(ram_reg_bram_0_i_82_n_0),
        .I5(ap_CS_fsm_state86),
        .O(ram_reg_bram_0_i_8_n_0));
  LUT6 #(
    .INIT(64'h4040400040404040)) 
    ram_reg_bram_0_i_80
       (.I0(ram_reg_bram_0_i_280_n_0),
        .I1(ram_reg_bram_0_i_282_n_0),
        .I2(ram_reg_bram_0_i_283_n_0),
        .I3(ap_CS_fsm_state68),
        .I4(ap_CS_fsm_state7),
        .I5(ram_reg_bram_0_i_284_n_0),
        .O(ram_reg_bram_0_i_80_n_0));
  LUT6 #(
    .INIT(64'hB8BBFFFFB8BB0000)) 
    ram_reg_bram_0_i_800
       (.I0(DOUTADOUT[9]),
        .I1(ap_CS_fsm_state27),
        .I2(ram_reg_bram_0_i_359_0[9]),
        .I3(ap_CS_fsm_state24),
        .I4(ram_reg_bram_0_i_757_n_0),
        .I5(A[9]),
        .O(ram_reg_bram_0_i_800_n_0));
  LUT5 #(
    .INIT(32'hCCCCAAA0)) 
    ram_reg_bram_0_i_801
       (.I0(ram_reg_bram_0_i_356_0[9]),
        .I1(ram_reg_bram_0_i_356_1[9]),
        .I2(ap_CS_fsm_state63),
        .I3(ap_CS_fsm_state55),
        .I4(ap_CS_fsm_state56),
        .O(ram_reg_bram_0_i_801_n_0));
  LUT6 #(
    .INIT(64'h00000F77FFFF0F77)) 
    ram_reg_bram_0_i_802
       (.I0(ap_CS_fsm_state51),
        .I1(ram_reg_bram_0_i_176_0[9]),
        .I2(ram_reg_bram_0_i_176_1[9]),
        .I3(ap_CS_fsm_state52),
        .I4(ap_CS_fsm_state53),
        .I5(\add_ln66_34_reg_2652_reg[23]_i_19_0 [9]),
        .O(ram_reg_bram_0_i_802_n_0));
  LUT5 #(
    .INIT(32'h0000F808)) 
    ram_reg_bram_0_i_803
       (.I0(ap_CS_fsm_state76),
        .I1(ram_reg_bram_0_i_367_3[9]),
        .I2(ap_CS_fsm_state77),
        .I3(ram_reg_bram_0_i_367_4[9]),
        .I4(ap_CS_fsm_state78),
        .O(ram_reg_bram_0_i_803_n_0));
  LUT6 #(
    .INIT(64'h00005350FFFF5350)) 
    ram_reg_bram_0_i_804
       (.I0(ram_reg_bram_0_i_367_1[9]),
        .I1(ram_reg_bram_0_i_367_2[9]),
        .I2(ap_CS_fsm_state81),
        .I3(ap_CS_fsm_state80),
        .I4(ap_CS_fsm_state83),
        .I5(ram_reg_bram_0_i_367_0[9]),
        .O(ram_reg_bram_0_i_804_n_0));
  LUT6 #(
    .INIT(64'h00000F77FFFF0F77)) 
    ram_reg_bram_0_i_805
       (.I0(ram_reg_bram_0_i_368_2[9]),
        .I1(ap_CS_fsm_state64),
        .I2(p_reg_reg_i_3_0[9]),
        .I3(ap_CS_fsm_state65),
        .I4(ap_CS_fsm_state66),
        .I5(ram_reg_bram_0_i_368_0[9]),
        .O(ram_reg_bram_0_i_805_n_0));
  LUT6 #(
    .INIT(64'hFFFF0000E4A0E4A0)) 
    ram_reg_bram_0_i_806
       (.I0(ap_CS_fsm_state71),
        .I1(ap_CS_fsm_state67),
        .I2(ad_carry__0[9]),
        .I3(ram_reg_bram_0_i_368_6[9]),
        .I4(ram_reg_bram_0_i_368_1[9]),
        .I5(ap_CS_fsm_state72),
        .O(ram_reg_bram_0_i_806_n_0));
  LUT6 #(
    .INIT(64'hCCCCAFA0CCCCA0A0)) 
    ram_reg_bram_0_i_807
       (.I0(ram_reg_bram_0_i_368_3[9]),
        .I1(ram_reg_bram_0_i_368_4[9]),
        .I2(ap_CS_fsm_state74),
        .I3(ap_CS_fsm_state73),
        .I4(ap_CS_fsm_state75),
        .I5(ram_reg_bram_0_i_368_5[9]),
        .O(ram_reg_bram_0_i_807_n_0));
  LUT6 #(
    .INIT(64'h1111DDD1DDDDDDDD)) 
    ram_reg_bram_0_i_808
       (.I0(p_reg_reg_i_5__1_0[8]),
        .I1(ram_reg_bram_0_i_736_n_0),
        .I2(ap_CS_fsm_state40),
        .I3(ap_CS_fsm_state68),
        .I4(ram_reg_bram_0_i_358_0[8]),
        .I5(ram_reg_bram_0_i_1084_n_0),
        .O(ram_reg_bram_0_i_808_n_0));
  LUT6 #(
    .INIT(64'hB888FFFFB8880000)) 
    ram_reg_bram_0_i_809
       (.I0(DOUTADOUT[8]),
        .I1(ap_CS_fsm_state27),
        .I2(ap_CS_fsm_state24),
        .I3(ram_reg_bram_0_i_359_0[8]),
        .I4(ram_reg_bram_0_i_757_n_0),
        .I5(A[8]),
        .O(ram_reg_bram_0_i_809_n_0));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_bram_0_i_81
       (.I0(ap_CS_fsm_state79),
        .I1(ap_CS_fsm_state77),
        .O(ram_reg_bram_0_i_81_n_0));
  LUT6 #(
    .INIT(64'hBABABABFBFBFBABF)) 
    ram_reg_bram_0_i_810
       (.I0(ram_reg_bram_0_i_873_n_0),
        .I1(ram_reg_bram_0_i_359_2[8]),
        .I2(ap_CS_fsm_state21),
        .I3(ram_reg_bram_0_i_359_1[8]),
        .I4(ap_CS_fsm_state20),
        .I5(ram_reg_bram_0_i_359_3[8]),
        .O(ram_reg_bram_0_i_810_n_0));
  LUT5 #(
    .INIT(32'hCCCCAAA0)) 
    ram_reg_bram_0_i_811
       (.I0(ram_reg_bram_0_i_356_0[8]),
        .I1(ram_reg_bram_0_i_356_1[8]),
        .I2(ap_CS_fsm_state63),
        .I3(ap_CS_fsm_state55),
        .I4(ap_CS_fsm_state56),
        .O(ram_reg_bram_0_i_811_n_0));
  LUT6 #(
    .INIT(64'h00000F77FFFF0F77)) 
    ram_reg_bram_0_i_812
       (.I0(ap_CS_fsm_state51),
        .I1(ram_reg_bram_0_i_176_0[8]),
        .I2(ram_reg_bram_0_i_176_1[8]),
        .I3(ap_CS_fsm_state52),
        .I4(ap_CS_fsm_state53),
        .I5(\add_ln66_34_reg_2652_reg[23]_i_19_0 [8]),
        .O(ram_reg_bram_0_i_812_n_0));
  LUT6 #(
    .INIT(64'h00000F77FFFF0F77)) 
    ram_reg_bram_0_i_813
       (.I0(ram_reg_bram_0_i_368_2[8]),
        .I1(ap_CS_fsm_state64),
        .I2(p_reg_reg_i_3_0[8]),
        .I3(ap_CS_fsm_state65),
        .I4(ap_CS_fsm_state66),
        .I5(ram_reg_bram_0_i_368_0[8]),
        .O(ram_reg_bram_0_i_813_n_0));
  LUT6 #(
    .INIT(64'hBBB88B88B8B88888)) 
    ram_reg_bram_0_i_814
       (.I0(ram_reg_bram_0_i_368_1[8]),
        .I1(ap_CS_fsm_state72),
        .I2(ap_CS_fsm_state71),
        .I3(ap_CS_fsm_state67),
        .I4(ad_carry__0[8]),
        .I5(ram_reg_bram_0_i_368_6[8]),
        .O(ram_reg_bram_0_i_814_n_0));
  LUT6 #(
    .INIT(64'hCCCCAFA0CCCCA0A0)) 
    ram_reg_bram_0_i_815
       (.I0(ram_reg_bram_0_i_368_3[8]),
        .I1(ram_reg_bram_0_i_368_4[8]),
        .I2(ap_CS_fsm_state74),
        .I3(ap_CS_fsm_state73),
        .I4(ap_CS_fsm_state75),
        .I5(ram_reg_bram_0_i_368_5[8]),
        .O(ram_reg_bram_0_i_815_n_0));
  LUT5 #(
    .INIT(32'hAABFFFBF)) 
    ram_reg_bram_0_i_816
       (.I0(ap_CS_fsm_state78),
        .I1(ram_reg_bram_0_i_367_3[8]),
        .I2(ap_CS_fsm_state76),
        .I3(ap_CS_fsm_state77),
        .I4(ram_reg_bram_0_i_367_4[8]),
        .O(ram_reg_bram_0_i_816_n_0));
  LUT6 #(
    .INIT(64'h00005350FFFF5350)) 
    ram_reg_bram_0_i_817
       (.I0(ram_reg_bram_0_i_367_1[8]),
        .I1(ram_reg_bram_0_i_367_2[8]),
        .I2(ap_CS_fsm_state81),
        .I3(ap_CS_fsm_state80),
        .I4(ap_CS_fsm_state83),
        .I5(ram_reg_bram_0_i_367_0[8]),
        .O(ram_reg_bram_0_i_817_n_0));
  LUT5 #(
    .INIT(32'hCCCCAAA0)) 
    ram_reg_bram_0_i_818
       (.I0(ram_reg_bram_0_i_356_0[7]),
        .I1(ram_reg_bram_0_i_356_1[7]),
        .I2(ap_CS_fsm_state63),
        .I3(ap_CS_fsm_state55),
        .I4(ap_CS_fsm_state56),
        .O(ram_reg_bram_0_i_818_n_0));
  LUT6 #(
    .INIT(64'h00000F77FFFF0F77)) 
    ram_reg_bram_0_i_819
       (.I0(ap_CS_fsm_state51),
        .I1(ram_reg_bram_0_i_176_0[7]),
        .I2(ram_reg_bram_0_i_176_1[7]),
        .I3(ap_CS_fsm_state52),
        .I4(ap_CS_fsm_state53),
        .I5(\add_ln66_34_reg_2652_reg[23]_i_19_0 [7]),
        .O(ram_reg_bram_0_i_819_n_0));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_bram_0_i_82
       (.I0(ap_CS_fsm_state82),
        .I1(ap_CS_fsm_state83),
        .O(ram_reg_bram_0_i_82_n_0));
  LUT6 #(
    .INIT(64'h1111DDD1DDDDDDDD)) 
    ram_reg_bram_0_i_820
       (.I0(p_reg_reg_i_5__1_0[7]),
        .I1(ram_reg_bram_0_i_736_n_0),
        .I2(ap_CS_fsm_state40),
        .I3(ap_CS_fsm_state68),
        .I4(ram_reg_bram_0_i_358_0[7]),
        .I5(ram_reg_bram_0_i_1085_n_0),
        .O(ram_reg_bram_0_i_820_n_0));
  LUT6 #(
    .INIT(64'hB888FFFFB8880000)) 
    ram_reg_bram_0_i_821
       (.I0(DOUTADOUT[7]),
        .I1(ap_CS_fsm_state27),
        .I2(ap_CS_fsm_state24),
        .I3(ram_reg_bram_0_i_359_0[7]),
        .I4(ram_reg_bram_0_i_757_n_0),
        .I5(A[7]),
        .O(ram_reg_bram_0_i_821_n_0));
  LUT6 #(
    .INIT(64'hBABABABFBFBFBABF)) 
    ram_reg_bram_0_i_822
       (.I0(ram_reg_bram_0_i_873_n_0),
        .I1(ram_reg_bram_0_i_359_2[7]),
        .I2(ap_CS_fsm_state21),
        .I3(ram_reg_bram_0_i_359_1[7]),
        .I4(ap_CS_fsm_state20),
        .I5(ram_reg_bram_0_i_359_3[7]),
        .O(ram_reg_bram_0_i_822_n_0));
  LUT5 #(
    .INIT(32'h0000F808)) 
    ram_reg_bram_0_i_823
       (.I0(ap_CS_fsm_state76),
        .I1(ram_reg_bram_0_i_367_3[7]),
        .I2(ap_CS_fsm_state77),
        .I3(ram_reg_bram_0_i_367_4[7]),
        .I4(ap_CS_fsm_state78),
        .O(ram_reg_bram_0_i_823_n_0));
  LUT6 #(
    .INIT(64'h00005350FFFF5350)) 
    ram_reg_bram_0_i_824
       (.I0(ram_reg_bram_0_i_367_1[7]),
        .I1(ram_reg_bram_0_i_367_2[7]),
        .I2(ap_CS_fsm_state81),
        .I3(ap_CS_fsm_state80),
        .I4(ap_CS_fsm_state83),
        .I5(ram_reg_bram_0_i_367_0[7]),
        .O(ram_reg_bram_0_i_824_n_0));
  LUT6 #(
    .INIT(64'h00000F77FFFF0F77)) 
    ram_reg_bram_0_i_825
       (.I0(ram_reg_bram_0_i_368_2[7]),
        .I1(ap_CS_fsm_state64),
        .I2(p_reg_reg_i_3_0[7]),
        .I3(ap_CS_fsm_state65),
        .I4(ap_CS_fsm_state66),
        .I5(ram_reg_bram_0_i_368_0[7]),
        .O(ram_reg_bram_0_i_825_n_0));
  LUT6 #(
    .INIT(64'hBBB88B88B8B88888)) 
    ram_reg_bram_0_i_826
       (.I0(ram_reg_bram_0_i_368_1[7]),
        .I1(ap_CS_fsm_state72),
        .I2(ap_CS_fsm_state71),
        .I3(ap_CS_fsm_state67),
        .I4(ad_carry__0[7]),
        .I5(ram_reg_bram_0_i_368_6[7]),
        .O(ram_reg_bram_0_i_826_n_0));
  LUT6 #(
    .INIT(64'hCCCCAFA0CCCCA0A0)) 
    ram_reg_bram_0_i_827
       (.I0(ram_reg_bram_0_i_368_3[7]),
        .I1(ram_reg_bram_0_i_368_4[7]),
        .I2(ap_CS_fsm_state74),
        .I3(ap_CS_fsm_state73),
        .I4(ap_CS_fsm_state75),
        .I5(ram_reg_bram_0_i_368_5[7]),
        .O(ram_reg_bram_0_i_827_n_0));
  LUT6 #(
    .INIT(64'h00000F77FFFF0F77)) 
    ram_reg_bram_0_i_828
       (.I0(ram_reg_bram_0_i_368_2[6]),
        .I1(ap_CS_fsm_state64),
        .I2(p_reg_reg_i_3_0[6]),
        .I3(ap_CS_fsm_state65),
        .I4(ap_CS_fsm_state66),
        .I5(ram_reg_bram_0_i_368_0[6]),
        .O(ram_reg_bram_0_i_828_n_0));
  LUT6 #(
    .INIT(64'hBBB88B88B8B88888)) 
    ram_reg_bram_0_i_829
       (.I0(ram_reg_bram_0_i_368_1[6]),
        .I1(ap_CS_fsm_state72),
        .I2(ap_CS_fsm_state71),
        .I3(ap_CS_fsm_state67),
        .I4(ad_carry__0[6]),
        .I5(ram_reg_bram_0_i_368_6[6]),
        .O(ram_reg_bram_0_i_829_n_0));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT4 #(
    .INIT(16'hBAAA)) 
    ram_reg_bram_0_i_83
       (.I0(ap_CS_fsm_state86),
        .I1(ap_CS_fsm_state83),
        .I2(ram_reg_bram_0_i_68_n_0),
        .I3(ap_CS_fsm_state71),
        .O(ram_reg_bram_0_i_83_n_0));
  LUT6 #(
    .INIT(64'hCCCCAFA0CCCCA0A0)) 
    ram_reg_bram_0_i_830
       (.I0(ram_reg_bram_0_i_368_3[6]),
        .I1(ram_reg_bram_0_i_368_4[6]),
        .I2(ap_CS_fsm_state74),
        .I3(ap_CS_fsm_state73),
        .I4(ap_CS_fsm_state75),
        .I5(ram_reg_bram_0_i_368_5[6]),
        .O(ram_reg_bram_0_i_830_n_0));
  LUT6 #(
    .INIT(64'h1111DDD1DDDDDDDD)) 
    ram_reg_bram_0_i_831
       (.I0(p_reg_reg_i_5__1_0[6]),
        .I1(ram_reg_bram_0_i_736_n_0),
        .I2(ap_CS_fsm_state40),
        .I3(ap_CS_fsm_state68),
        .I4(ram_reg_bram_0_i_358_0[6]),
        .I5(ram_reg_bram_0_i_1086_n_0),
        .O(ram_reg_bram_0_i_831_n_0));
  LUT6 #(
    .INIT(64'hFA0AFA0AFC0CF000)) 
    ram_reg_bram_0_i_832
       (.I0(p_reg_reg_i_41_0[6]),
        .I1(ram_reg_bram_0_i_127_3[6]),
        .I2(ap_CS_fsm_state50),
        .I3(ram_reg_bram_0_i_127_1[6]),
        .I4(ap_CS_fsm_state47),
        .I5(ram_reg_bram_0_i_724_n_0),
        .O(ram_reg_bram_0_i_832_n_0));
  LUT6 #(
    .INIT(64'h00000F77FFFF0F77)) 
    ram_reg_bram_0_i_833
       (.I0(ap_CS_fsm_state32),
        .I1(ram_reg_bram_0_i_176_2[6]),
        .I2(ram_reg_bram_0_i_127_5[6]),
        .I3(ap_CS_fsm_state33),
        .I4(ap_CS_fsm_state34),
        .I5(ram_reg_bram_0_i_127_4[6]),
        .O(ram_reg_bram_0_i_833_n_0));
  LUT6 #(
    .INIT(64'hCCAFFFFFCCAF0000)) 
    ram_reg_bram_0_i_834
       (.I0(ram_reg_bram_0_i_359_0[6]),
        .I1(DOUTADOUT[6]),
        .I2(ap_CS_fsm_state24),
        .I3(ap_CS_fsm_state27),
        .I4(ram_reg_bram_0_i_757_n_0),
        .I5(A[6]),
        .O(ram_reg_bram_0_i_834_n_0));
  LUT6 #(
    .INIT(64'hFEFFAEAFFEFAAEAA)) 
    ram_reg_bram_0_i_835
       (.I0(ram_reg_bram_0_i_873_n_0),
        .I1(ram_reg_bram_0_i_359_3[6]),
        .I2(ap_CS_fsm_state21),
        .I3(ap_CS_fsm_state20),
        .I4(ram_reg_bram_0_i_359_2[6]),
        .I5(ram_reg_bram_0_i_359_1[6]),
        .O(ram_reg_bram_0_i_835_n_0));
  LUT6 #(
    .INIT(64'hCFDDCFDDCFDDCCDD)) 
    ram_reg_bram_0_i_836
       (.I0(ram_reg_bram_0_28[6]),
        .I1(ram_reg_bram_0_i_728_n_0),
        .I2(ram_reg_bram_0_i_1087_n_0),
        .I3(ram_reg_bram_0_i_325_n_0),
        .I4(ram_reg_bram_0_i_730_n_0),
        .I5(ram_reg_bram_0_i_1088_n_0),
        .O(ram_reg_bram_0_i_836_n_0));
  LUT5 #(
    .INIT(32'hCCCCAAA0)) 
    ram_reg_bram_0_i_837
       (.I0(ram_reg_bram_0_i_356_0[5]),
        .I1(ram_reg_bram_0_i_356_1[5]),
        .I2(ap_CS_fsm_state63),
        .I3(ap_CS_fsm_state55),
        .I4(ap_CS_fsm_state56),
        .O(ram_reg_bram_0_i_837_n_0));
  LUT6 #(
    .INIT(64'h00000F77FFFF0F77)) 
    ram_reg_bram_0_i_838
       (.I0(ap_CS_fsm_state51),
        .I1(ram_reg_bram_0_i_176_0[5]),
        .I2(ram_reg_bram_0_i_176_1[5]),
        .I3(ap_CS_fsm_state52),
        .I4(ap_CS_fsm_state53),
        .I5(\add_ln66_34_reg_2652_reg[23]_i_19_0 [5]),
        .O(ram_reg_bram_0_i_838_n_0));
  LUT6 #(
    .INIT(64'h1111DDD1DDDDDDDD)) 
    ram_reg_bram_0_i_839
       (.I0(p_reg_reg_i_5__1_0[5]),
        .I1(ram_reg_bram_0_i_736_n_0),
        .I2(ap_CS_fsm_state40),
        .I3(ap_CS_fsm_state68),
        .I4(ram_reg_bram_0_i_358_0[5]),
        .I5(ram_reg_bram_0_i_1089_n_0),
        .O(ram_reg_bram_0_i_839_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    ram_reg_bram_0_i_84
       (.I0(ap_CS_fsm_state46),
        .I1(ap_CS_fsm_state48),
        .I2(ap_CS_fsm_state47),
        .I3(ap_CS_fsm_state49),
        .I4(ap_CS_fsm_state60),
        .I5(ram_reg_bram_0_i_285_n_0),
        .O(ram_reg_bram_0_i_84_n_0));
  LUT6 #(
    .INIT(64'hB888FFFFB8880000)) 
    ram_reg_bram_0_i_840
       (.I0(DOUTADOUT[5]),
        .I1(ap_CS_fsm_state27),
        .I2(ap_CS_fsm_state24),
        .I3(ram_reg_bram_0_i_359_0[5]),
        .I4(ram_reg_bram_0_i_757_n_0),
        .I5(A[5]),
        .O(ram_reg_bram_0_i_840_n_0));
  LUT6 #(
    .INIT(64'hBABABABFBFBFBABF)) 
    ram_reg_bram_0_i_841
       (.I0(ram_reg_bram_0_i_873_n_0),
        .I1(ram_reg_bram_0_i_359_2[5]),
        .I2(ap_CS_fsm_state21),
        .I3(ram_reg_bram_0_i_359_1[5]),
        .I4(ap_CS_fsm_state20),
        .I5(ram_reg_bram_0_i_359_3[5]),
        .O(ram_reg_bram_0_i_841_n_0));
  LUT6 #(
    .INIT(64'h00000F77FFFF0F77)) 
    ram_reg_bram_0_i_842
       (.I0(ram_reg_bram_0_i_368_2[5]),
        .I1(ap_CS_fsm_state64),
        .I2(p_reg_reg_i_3_0[5]),
        .I3(ap_CS_fsm_state65),
        .I4(ap_CS_fsm_state66),
        .I5(ram_reg_bram_0_i_368_0[5]),
        .O(ram_reg_bram_0_i_842_n_0));
  LUT6 #(
    .INIT(64'hBBB88B88B8B88888)) 
    ram_reg_bram_0_i_843
       (.I0(ram_reg_bram_0_i_368_1[5]),
        .I1(ap_CS_fsm_state72),
        .I2(ap_CS_fsm_state71),
        .I3(ap_CS_fsm_state67),
        .I4(ad_carry__0[5]),
        .I5(ram_reg_bram_0_i_368_6[5]),
        .O(ram_reg_bram_0_i_843_n_0));
  LUT6 #(
    .INIT(64'hCCCCAFA0CCCCA0A0)) 
    ram_reg_bram_0_i_844
       (.I0(ram_reg_bram_0_i_368_3[5]),
        .I1(ram_reg_bram_0_i_368_4[5]),
        .I2(ap_CS_fsm_state74),
        .I3(ap_CS_fsm_state73),
        .I4(ap_CS_fsm_state75),
        .I5(ram_reg_bram_0_i_368_5[5]),
        .O(ram_reg_bram_0_i_844_n_0));
  LUT5 #(
    .INIT(32'hAABFFFBF)) 
    ram_reg_bram_0_i_845
       (.I0(ap_CS_fsm_state78),
        .I1(ram_reg_bram_0_i_367_3[5]),
        .I2(ap_CS_fsm_state76),
        .I3(ap_CS_fsm_state77),
        .I4(ram_reg_bram_0_i_367_4[5]),
        .O(ram_reg_bram_0_i_845_n_0));
  LUT6 #(
    .INIT(64'h00005350FFFF5350)) 
    ram_reg_bram_0_i_846
       (.I0(ram_reg_bram_0_i_367_1[5]),
        .I1(ram_reg_bram_0_i_367_2[5]),
        .I2(ap_CS_fsm_state81),
        .I3(ap_CS_fsm_state80),
        .I4(ap_CS_fsm_state83),
        .I5(ram_reg_bram_0_i_367_0[5]),
        .O(ram_reg_bram_0_i_846_n_0));
  LUT6 #(
    .INIT(64'h00005350FFFF5350)) 
    ram_reg_bram_0_i_847
       (.I0(ram_reg_bram_0_i_367_1[4]),
        .I1(ram_reg_bram_0_i_367_2[4]),
        .I2(ap_CS_fsm_state81),
        .I3(ap_CS_fsm_state80),
        .I4(ap_CS_fsm_state83),
        .I5(ram_reg_bram_0_i_367_0[4]),
        .O(ram_reg_bram_0_i_847_n_0));
  LUT6 #(
    .INIT(64'hFFFF0000B888B888)) 
    ram_reg_bram_0_i_848
       (.I0(ram_reg_bram_0_i_367_4[4]),
        .I1(ap_CS_fsm_state77),
        .I2(ram_reg_bram_0_i_367_3[4]),
        .I3(ap_CS_fsm_state76),
        .I4(ram_reg_bram_0_i_490_0[4]),
        .I5(ap_CS_fsm_state78),
        .O(ram_reg_bram_0_i_848_n_0));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    ram_reg_bram_0_i_849
       (.I0(ram_reg_bram_0_i_129_0[4]),
        .I1(ap_CS_fsm_state86),
        .I2(ram_reg_bram_0_i_129_1[4]),
        .I3(ap_CS_fsm_state85),
        .I4(ap_CS_fsm_state84),
        .I5(ram_reg_bram_0_i_129_2[4]),
        .O(ram_reg_bram_0_i_849_n_0));
  LUT6 #(
    .INIT(64'h1000101011111111)) 
    ram_reg_bram_0_i_85
       (.I0(ap_CS_fsm_state44),
        .I1(ap_CS_fsm_state43),
        .I2(ram_reg_bram_0_i_286_n_0),
        .I3(ram_reg_bram_0_i_287_n_0),
        .I4(ram_reg_bram_0_i_288_n_0),
        .I5(ram_reg_bram_0_i_289_n_0),
        .O(ram_reg_bram_0_i_85_n_0));
  LUT6 #(
    .INIT(64'hBBB88B88B8B88888)) 
    ram_reg_bram_0_i_850
       (.I0(ram_reg_bram_0_i_368_1[4]),
        .I1(ap_CS_fsm_state72),
        .I2(ap_CS_fsm_state71),
        .I3(ap_CS_fsm_state67),
        .I4(ad_carry__0[4]),
        .I5(ram_reg_bram_0_i_368_6[4]),
        .O(ram_reg_bram_0_i_850_n_0));
  LUT6 #(
    .INIT(64'h00000F77FFFF0F77)) 
    ram_reg_bram_0_i_851
       (.I0(ram_reg_bram_0_i_368_2[4]),
        .I1(ap_CS_fsm_state64),
        .I2(p_reg_reg_i_3_0[4]),
        .I3(ap_CS_fsm_state65),
        .I4(ap_CS_fsm_state66),
        .I5(ram_reg_bram_0_i_368_0[4]),
        .O(ram_reg_bram_0_i_851_n_0));
  LUT6 #(
    .INIT(64'h0300033303110311)) 
    ram_reg_bram_0_i_852
       (.I0(ram_reg_bram_0_i_359_1[4]),
        .I1(ram_reg_bram_0_i_1090_n_0),
        .I2(ram_reg_bram_0_i_359_2[4]),
        .I3(ap_CS_fsm_state21),
        .I4(ram_reg_bram_0_i_359_3[4]),
        .I5(ap_CS_fsm_state20),
        .O(ram_reg_bram_0_i_852_n_0));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT4 #(
    .INIT(16'h4474)) 
    ram_reg_bram_0_i_853
       (.I0(DOUTADOUT[4]),
        .I1(ap_CS_fsm_state27),
        .I2(ap_CS_fsm_state24),
        .I3(ram_reg_bram_0_i_359_0[4]),
        .O(ram_reg_bram_0_i_853_n_0));
  LUT6 #(
    .INIT(64'h57FF57FF00FFFFFF)) 
    ram_reg_bram_0_i_854
       (.I0(ram_reg_bram_0_i_1091_n_0),
        .I1(ram_reg_bram_0_i_1092_n_0),
        .I2(ram_reg_bram_0_i_358_0[4]),
        .I3(ram_reg_bram_0_i_732_n_0),
        .I4(p_reg_reg_i_5__1_0[4]),
        .I5(ram_reg_bram_0_i_736_n_0),
        .O(ram_reg_bram_0_i_854_n_0));
  LUT5 #(
    .INIT(32'hCCCCAAA0)) 
    ram_reg_bram_0_i_855
       (.I0(ram_reg_bram_0_i_356_0[4]),
        .I1(ram_reg_bram_0_i_356_1[4]),
        .I2(ap_CS_fsm_state63),
        .I3(ap_CS_fsm_state55),
        .I4(ap_CS_fsm_state56),
        .O(ram_reg_bram_0_i_855_n_0));
  LUT6 #(
    .INIT(64'h00000F77FFFF0F77)) 
    ram_reg_bram_0_i_856
       (.I0(ap_CS_fsm_state51),
        .I1(ram_reg_bram_0_i_176_0[4]),
        .I2(ram_reg_bram_0_i_176_1[4]),
        .I3(ap_CS_fsm_state52),
        .I4(ap_CS_fsm_state53),
        .I5(\add_ln66_34_reg_2652_reg[23]_i_19_0 [4]),
        .O(ram_reg_bram_0_i_856_n_0));
  LUT5 #(
    .INIT(32'hCCCCAAA0)) 
    ram_reg_bram_0_i_857
       (.I0(ram_reg_bram_0_i_356_0[3]),
        .I1(ram_reg_bram_0_i_356_1[3]),
        .I2(ap_CS_fsm_state63),
        .I3(ap_CS_fsm_state55),
        .I4(ap_CS_fsm_state56),
        .O(ram_reg_bram_0_i_857_n_0));
  LUT6 #(
    .INIT(64'h00000F77FFFF0F77)) 
    ram_reg_bram_0_i_858
       (.I0(ap_CS_fsm_state51),
        .I1(ram_reg_bram_0_i_176_0[3]),
        .I2(ram_reg_bram_0_i_176_1[3]),
        .I3(ap_CS_fsm_state52),
        .I4(ap_CS_fsm_state53),
        .I5(\add_ln66_34_reg_2652_reg[23]_i_19_0 [3]),
        .O(ram_reg_bram_0_i_858_n_0));
  LUT6 #(
    .INIT(64'h1111DDD1DDDDDDDD)) 
    ram_reg_bram_0_i_859
       (.I0(p_reg_reg_i_5__1_0[3]),
        .I1(ram_reg_bram_0_i_736_n_0),
        .I2(ap_CS_fsm_state40),
        .I3(ap_CS_fsm_state68),
        .I4(ram_reg_bram_0_i_358_0[3]),
        .I5(ram_reg_bram_0_i_1093_n_0),
        .O(ram_reg_bram_0_i_859_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFBFFFBFFFB)) 
    ram_reg_bram_0_i_86
       (.I0(ram_reg_bram_0_i_290_n_0),
        .I1(ram_reg_bram_0_i_261_n_0),
        .I2(ap_CS_fsm_state66),
        .I3(ram_reg_bram_0_i_291_n_0),
        .I4(ram_reg_bram_0_i_285_n_0),
        .I5(ap_CS_fsm_state50),
        .O(ram_reg_bram_0_i_86_n_0));
  LUT6 #(
    .INIT(64'h1010101515151015)) 
    ram_reg_bram_0_i_860
       (.I0(ram_reg_bram_0_i_873_n_0),
        .I1(ram_reg_bram_0_i_359_2[3]),
        .I2(ap_CS_fsm_state21),
        .I3(ram_reg_bram_0_i_359_1[3]),
        .I4(ap_CS_fsm_state20),
        .I5(ram_reg_bram_0_i_359_3[3]),
        .O(ram_reg_bram_0_i_860_n_0));
  LUT6 #(
    .INIT(64'hB8BBFFFFB8BB0000)) 
    ram_reg_bram_0_i_861
       (.I0(DOUTADOUT[3]),
        .I1(ap_CS_fsm_state27),
        .I2(ram_reg_bram_0_i_359_0[3]),
        .I3(ap_CS_fsm_state24),
        .I4(ram_reg_bram_0_i_757_n_0),
        .I5(A[3]),
        .O(ram_reg_bram_0_i_861_n_0));
  LUT6 #(
    .INIT(64'h00000F77FFFF0F77)) 
    ram_reg_bram_0_i_862
       (.I0(ram_reg_bram_0_i_368_2[3]),
        .I1(ap_CS_fsm_state64),
        .I2(p_reg_reg_i_3_0[3]),
        .I3(ap_CS_fsm_state65),
        .I4(ap_CS_fsm_state66),
        .I5(ram_reg_bram_0_i_368_0[3]),
        .O(ram_reg_bram_0_i_862_n_0));
  LUT6 #(
    .INIT(64'hBBB88B88B8B88888)) 
    ram_reg_bram_0_i_863
       (.I0(ram_reg_bram_0_i_368_1[3]),
        .I1(ap_CS_fsm_state72),
        .I2(ap_CS_fsm_state71),
        .I3(ap_CS_fsm_state67),
        .I4(ad_carry__0[3]),
        .I5(ram_reg_bram_0_i_368_6[3]),
        .O(ram_reg_bram_0_i_863_n_0));
  LUT6 #(
    .INIT(64'hCCCCAFA0CCCCA0A0)) 
    ram_reg_bram_0_i_864
       (.I0(ram_reg_bram_0_i_368_3[3]),
        .I1(ram_reg_bram_0_i_368_4[3]),
        .I2(ap_CS_fsm_state74),
        .I3(ap_CS_fsm_state73),
        .I4(ap_CS_fsm_state75),
        .I5(ram_reg_bram_0_i_368_5[3]),
        .O(ram_reg_bram_0_i_864_n_0));
  LUT5 #(
    .INIT(32'h0000F808)) 
    ram_reg_bram_0_i_865
       (.I0(ap_CS_fsm_state76),
        .I1(ram_reg_bram_0_i_367_3[3]),
        .I2(ap_CS_fsm_state77),
        .I3(ram_reg_bram_0_i_367_4[3]),
        .I4(ap_CS_fsm_state78),
        .O(ram_reg_bram_0_i_865_n_0));
  LUT6 #(
    .INIT(64'h00005350FFFF5350)) 
    ram_reg_bram_0_i_866
       (.I0(ram_reg_bram_0_i_367_1[3]),
        .I1(ram_reg_bram_0_i_367_2[3]),
        .I2(ap_CS_fsm_state81),
        .I3(ap_CS_fsm_state80),
        .I4(ap_CS_fsm_state83),
        .I5(ram_reg_bram_0_i_367_0[3]),
        .O(ram_reg_bram_0_i_866_n_0));
  LUT6 #(
    .INIT(64'h00005350FFFF5350)) 
    ram_reg_bram_0_i_867
       (.I0(ram_reg_bram_0_i_367_1[2]),
        .I1(ram_reg_bram_0_i_367_2[2]),
        .I2(ap_CS_fsm_state81),
        .I3(ap_CS_fsm_state80),
        .I4(ap_CS_fsm_state83),
        .I5(ram_reg_bram_0_i_367_0[2]),
        .O(ram_reg_bram_0_i_867_n_0));
  LUT6 #(
    .INIT(64'hFFFF0000B888B888)) 
    ram_reg_bram_0_i_868
       (.I0(ram_reg_bram_0_i_367_4[2]),
        .I1(ap_CS_fsm_state77),
        .I2(ram_reg_bram_0_i_367_3[2]),
        .I3(ap_CS_fsm_state76),
        .I4(ram_reg_bram_0_i_490_0[2]),
        .I5(ap_CS_fsm_state78),
        .O(ram_reg_bram_0_i_868_n_0));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    ram_reg_bram_0_i_869
       (.I0(ram_reg_bram_0_i_129_0[2]),
        .I1(ap_CS_fsm_state86),
        .I2(ram_reg_bram_0_i_129_1[2]),
        .I3(ap_CS_fsm_state85),
        .I4(ap_CS_fsm_state84),
        .I5(ram_reg_bram_0_i_129_2[2]),
        .O(ram_reg_bram_0_i_869_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_bram_0_i_87
       (.I0(ram_reg_bram_0_i_292_n_0),
        .I1(ram_reg_bram_0_i_293_n_0),
        .I2(ap_CS_fsm_state51),
        .I3(ram_reg_bram_0_i_294_n_0),
        .I4(ram_reg_bram_0_i_295_n_0),
        .I5(ram_reg_bram_0_i_296_n_0),
        .O(ram_reg_bram_0_i_87_n_0));
  LUT6 #(
    .INIT(64'hBBB88B88B8B88888)) 
    ram_reg_bram_0_i_870
       (.I0(ram_reg_bram_0_i_368_1[2]),
        .I1(ap_CS_fsm_state72),
        .I2(ap_CS_fsm_state71),
        .I3(ap_CS_fsm_state67),
        .I4(ad_carry__0[2]),
        .I5(ram_reg_bram_0_i_368_6[2]),
        .O(ram_reg_bram_0_i_870_n_0));
  LUT6 #(
    .INIT(64'h00000F77FFFF0F77)) 
    ram_reg_bram_0_i_871
       (.I0(ram_reg_bram_0_i_368_2[2]),
        .I1(ap_CS_fsm_state64),
        .I2(p_reg_reg_i_3_0[2]),
        .I3(ap_CS_fsm_state65),
        .I4(ap_CS_fsm_state66),
        .I5(ram_reg_bram_0_i_368_0[2]),
        .O(ram_reg_bram_0_i_871_n_0));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ram_reg_bram_0_i_872
       (.I0(DOUTADOUT[2]),
        .I1(ap_CS_fsm_state27),
        .I2(ram_reg_bram_0_i_359_0[2]),
        .I3(ram_reg_bram_0_i_757_n_0),
        .I4(A[2]),
        .O(ram_reg_bram_0_i_872_n_0));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ram_reg_bram_0_i_873
       (.I0(ap_CS_fsm_state24),
        .I1(ap_CS_fsm_state27),
        .I2(ap_CS_fsm_state35),
        .I3(ap_CS_fsm_state29),
        .I4(ap_CS_fsm_state41),
        .O(ram_reg_bram_0_i_873_n_0));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT5 #(
    .INIT(32'hFFB800B8)) 
    ram_reg_bram_0_i_874
       (.I0(ram_reg_bram_0_i_359_3[2]),
        .I1(ap_CS_fsm_state20),
        .I2(ram_reg_bram_0_i_359_1[2]),
        .I3(ap_CS_fsm_state21),
        .I4(ram_reg_bram_0_i_359_2[2]),
        .O(ram_reg_bram_0_i_874_n_0));
  LUT6 #(
    .INIT(64'hCFCAC0CACFCFC0CF)) 
    ram_reg_bram_0_i_875
       (.I0(ram_reg_bram_0_i_176_2[2]),
        .I1(ram_reg_bram_0_i_127_4[2]),
        .I2(ap_CS_fsm_state34),
        .I3(ap_CS_fsm_state33),
        .I4(ram_reg_bram_0_i_127_5[2]),
        .I5(ap_CS_fsm_state32),
        .O(ram_reg_bram_0_i_875_n_0));
  LUT6 #(
    .INIT(64'h1111DDD1DDDDDDDD)) 
    ram_reg_bram_0_i_876
       (.I0(p_reg_reg_i_5__1_0[2]),
        .I1(ram_reg_bram_0_i_736_n_0),
        .I2(ap_CS_fsm_state40),
        .I3(ap_CS_fsm_state68),
        .I4(ram_reg_bram_0_i_358_0[2]),
        .I5(ram_reg_bram_0_i_1094_n_0),
        .O(ram_reg_bram_0_i_876_n_0));
  LUT5 #(
    .INIT(32'hCCCCAAA0)) 
    ram_reg_bram_0_i_877
       (.I0(ram_reg_bram_0_i_356_0[2]),
        .I1(ram_reg_bram_0_i_356_1[2]),
        .I2(ap_CS_fsm_state63),
        .I3(ap_CS_fsm_state55),
        .I4(ap_CS_fsm_state56),
        .O(ram_reg_bram_0_i_877_n_0));
  LUT6 #(
    .INIT(64'h00000F77FFFF0F77)) 
    ram_reg_bram_0_i_878
       (.I0(ap_CS_fsm_state51),
        .I1(ram_reg_bram_0_i_176_0[2]),
        .I2(ram_reg_bram_0_i_176_1[2]),
        .I3(ap_CS_fsm_state52),
        .I4(ap_CS_fsm_state53),
        .I5(\add_ln66_34_reg_2652_reg[23]_i_19_0 [2]),
        .O(ram_reg_bram_0_i_878_n_0));
  LUT6 #(
    .INIT(64'h00005350FFFF5350)) 
    ram_reg_bram_0_i_879
       (.I0(ram_reg_bram_0_i_367_1[1]),
        .I1(ram_reg_bram_0_i_367_2[1]),
        .I2(ap_CS_fsm_state81),
        .I3(ap_CS_fsm_state80),
        .I4(ap_CS_fsm_state83),
        .I5(ram_reg_bram_0_i_367_0[1]),
        .O(ram_reg_bram_0_i_879_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_bram_0_i_88
       (.I0(ap_CS_fsm_state64),
        .I1(ap_CS_fsm_state60),
        .I2(ap_CS_fsm_state58),
        .I3(ap_CS_fsm_state63),
        .I4(ram_reg_bram_0_i_297_n_0),
        .I5(ram_reg_bram_0_i_298_n_0),
        .O(ram_reg_bram_0_i_88_n_0));
  LUT6 #(
    .INIT(64'hFFFF0000B888B888)) 
    ram_reg_bram_0_i_880
       (.I0(ram_reg_bram_0_i_367_4[1]),
        .I1(ap_CS_fsm_state77),
        .I2(ram_reg_bram_0_i_367_3[1]),
        .I3(ap_CS_fsm_state76),
        .I4(ram_reg_bram_0_i_490_0[1]),
        .I5(ap_CS_fsm_state78),
        .O(ram_reg_bram_0_i_880_n_0));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    ram_reg_bram_0_i_881
       (.I0(ram_reg_bram_0_i_129_0[1]),
        .I1(ap_CS_fsm_state86),
        .I2(ram_reg_bram_0_i_129_1[1]),
        .I3(ap_CS_fsm_state85),
        .I4(ap_CS_fsm_state84),
        .I5(ram_reg_bram_0_i_129_2[1]),
        .O(ram_reg_bram_0_i_881_n_0));
  LUT6 #(
    .INIT(64'hBBB88B88B8B88888)) 
    ram_reg_bram_0_i_882
       (.I0(ram_reg_bram_0_i_368_1[1]),
        .I1(ap_CS_fsm_state72),
        .I2(ap_CS_fsm_state71),
        .I3(ap_CS_fsm_state67),
        .I4(ad_carry__0[1]),
        .I5(ram_reg_bram_0_i_368_6[1]),
        .O(ram_reg_bram_0_i_882_n_0));
  LUT6 #(
    .INIT(64'h00000F77FFFF0F77)) 
    ram_reg_bram_0_i_883
       (.I0(ram_reg_bram_0_i_368_2[1]),
        .I1(ap_CS_fsm_state64),
        .I2(p_reg_reg_i_3_0[1]),
        .I3(ap_CS_fsm_state65),
        .I4(ap_CS_fsm_state66),
        .I5(ram_reg_bram_0_i_368_0[1]),
        .O(ram_reg_bram_0_i_883_n_0));
  LUT6 #(
    .INIT(64'hFA0AFA0AFC0CF000)) 
    ram_reg_bram_0_i_884
       (.I0(p_reg_reg_i_41_0[1]),
        .I1(ram_reg_bram_0_i_127_3[1]),
        .I2(ap_CS_fsm_state50),
        .I3(ram_reg_bram_0_i_127_1[1]),
        .I4(ap_CS_fsm_state47),
        .I5(ram_reg_bram_0_i_724_n_0),
        .O(ram_reg_bram_0_i_884_n_0));
  LUT6 #(
    .INIT(64'hAAAACFCFAAAAC0CF)) 
    ram_reg_bram_0_i_885
       (.I0(ram_reg_bram_0_i_127_4[1]),
        .I1(ram_reg_bram_0_i_127_5[1]),
        .I2(ap_CS_fsm_state33),
        .I3(ap_CS_fsm_state32),
        .I4(ap_CS_fsm_state34),
        .I5(ram_reg_bram_0_i_176_2[1]),
        .O(ram_reg_bram_0_i_885_n_0));
  LUT6 #(
    .INIT(64'h447400004474FFFF)) 
    ram_reg_bram_0_i_886
       (.I0(DOUTADOUT[1]),
        .I1(ap_CS_fsm_state27),
        .I2(ap_CS_fsm_state24),
        .I3(ram_reg_bram_0_i_359_0[1]),
        .I4(ram_reg_bram_0_i_757_n_0),
        .I5(A[1]),
        .O(ram_reg_bram_0_i_886_n_0));
  LUT6 #(
    .INIT(64'hEFEFEFEAEAEAEFEA)) 
    ram_reg_bram_0_i_887
       (.I0(ram_reg_bram_0_i_873_n_0),
        .I1(ram_reg_bram_0_i_359_2[1]),
        .I2(ap_CS_fsm_state21),
        .I3(ram_reg_bram_0_i_359_1[1]),
        .I4(ap_CS_fsm_state20),
        .I5(ram_reg_bram_0_i_359_3[1]),
        .O(ram_reg_bram_0_i_887_n_0));
  LUT6 #(
    .INIT(64'h44F4FFFF44F40000)) 
    ram_reg_bram_0_i_888
       (.I0(ram_reg_bram_0_i_1095_n_0),
        .I1(ram_reg_bram_0_i_733_0[1]),
        .I2(ram_reg_bram_0_i_733_1[1]),
        .I3(ram_reg_bram_0_i_1096_n_0),
        .I4(ram_reg_bram_0_i_1092_n_0),
        .I5(ram_reg_bram_0_i_358_0[1]),
        .O(ram_reg_bram_0_i_888_n_0));
  LUT5 #(
    .INIT(32'hCCCCAAA0)) 
    ram_reg_bram_0_i_889
       (.I0(ram_reg_bram_0_i_356_0[1]),
        .I1(ram_reg_bram_0_i_356_1[1]),
        .I2(ap_CS_fsm_state63),
        .I3(ap_CS_fsm_state55),
        .I4(ap_CS_fsm_state56),
        .O(ram_reg_bram_0_i_889_n_0));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'h01)) 
    ram_reg_bram_0_i_89
       (.I0(ap_CS_fsm_state51),
        .I1(ap_CS_fsm_state52),
        .I2(ap_CS_fsm_state53),
        .O(ram_reg_bram_0_i_89_n_0));
  LUT6 #(
    .INIT(64'h00000F77FFFF0F77)) 
    ram_reg_bram_0_i_890
       (.I0(ap_CS_fsm_state51),
        .I1(ram_reg_bram_0_i_176_0[1]),
        .I2(ram_reg_bram_0_i_176_1[1]),
        .I3(ap_CS_fsm_state52),
        .I4(ap_CS_fsm_state53),
        .I5(\add_ln66_34_reg_2652_reg[23]_i_19_0 [1]),
        .O(ram_reg_bram_0_i_890_n_0));
  LUT6 #(
    .INIT(64'h00000F77FFFF0F77)) 
    ram_reg_bram_0_i_891
       (.I0(ram_reg_bram_0_i_368_2[0]),
        .I1(ap_CS_fsm_state64),
        .I2(p_reg_reg_i_3_0[0]),
        .I3(ap_CS_fsm_state65),
        .I4(ap_CS_fsm_state66),
        .I5(ram_reg_bram_0_i_368_0[0]),
        .O(ram_reg_bram_0_i_891_n_0));
  LUT6 #(
    .INIT(64'hBBB88B88B8B88888)) 
    ram_reg_bram_0_i_892
       (.I0(ram_reg_bram_0_i_368_1[0]),
        .I1(ap_CS_fsm_state72),
        .I2(ap_CS_fsm_state71),
        .I3(ap_CS_fsm_state67),
        .I4(ad_carry__0[0]),
        .I5(ram_reg_bram_0_i_368_6[0]),
        .O(ram_reg_bram_0_i_892_n_0));
  LUT6 #(
    .INIT(64'hCCCCAFA0CCCCA0A0)) 
    ram_reg_bram_0_i_893
       (.I0(ram_reg_bram_0_i_368_3[0]),
        .I1(ram_reg_bram_0_i_368_4[0]),
        .I2(ap_CS_fsm_state74),
        .I3(ap_CS_fsm_state73),
        .I4(ap_CS_fsm_state75),
        .I5(ram_reg_bram_0_i_368_5[0]),
        .O(ram_reg_bram_0_i_893_n_0));
  LUT6 #(
    .INIT(64'h1111DDD1DDDDDDDD)) 
    ram_reg_bram_0_i_894
       (.I0(p_reg_reg_i_5__1_0[0]),
        .I1(ram_reg_bram_0_i_736_n_0),
        .I2(ap_CS_fsm_state40),
        .I3(ap_CS_fsm_state68),
        .I4(ram_reg_bram_0_i_358_0[0]),
        .I5(ram_reg_bram_0_i_1097_n_0),
        .O(ram_reg_bram_0_i_894_n_0));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    ram_reg_bram_0_i_895
       (.I0(ram_reg_bram_0_i_127_1[0]),
        .I1(ap_CS_fsm_state50),
        .I2(p_reg_reg_i_41_0[0]),
        .I3(ram_reg_bram_0_i_724_n_0),
        .I4(ap_CS_fsm_state47),
        .I5(ram_reg_bram_0_i_127_3[0]),
        .O(ram_reg_bram_0_i_895_n_0));
  LUT6 #(
    .INIT(64'h00000F77FFFF0F77)) 
    ram_reg_bram_0_i_896
       (.I0(ap_CS_fsm_state32),
        .I1(ram_reg_bram_0_i_176_2[0]),
        .I2(ram_reg_bram_0_i_127_5[0]),
        .I3(ap_CS_fsm_state33),
        .I4(ap_CS_fsm_state34),
        .I5(ram_reg_bram_0_i_127_4[0]),
        .O(ram_reg_bram_0_i_896_n_0));
  LUT6 #(
    .INIT(64'h1010151010151515)) 
    ram_reg_bram_0_i_897
       (.I0(ram_reg_bram_0_i_873_n_0),
        .I1(ram_reg_bram_0_i_359_2[0]),
        .I2(ap_CS_fsm_state21),
        .I3(ap_CS_fsm_state20),
        .I4(ram_reg_bram_0_i_359_3[0]),
        .I5(ram_reg_bram_0_i_359_1[0]),
        .O(ram_reg_bram_0_i_897_n_0));
  LUT6 #(
    .INIT(64'hCCAFFFFFCCAF0000)) 
    ram_reg_bram_0_i_898
       (.I0(ram_reg_bram_0_i_359_0[0]),
        .I1(DOUTADOUT[0]),
        .I2(ap_CS_fsm_state24),
        .I3(ap_CS_fsm_state27),
        .I4(ram_reg_bram_0_i_757_n_0),
        .I5(A[0]),
        .O(ram_reg_bram_0_i_898_n_0));
  LUT6 #(
    .INIT(64'hCFDDCFDDCFDDCCDD)) 
    ram_reg_bram_0_i_899
       (.I0(ram_reg_bram_0_28[0]),
        .I1(ram_reg_bram_0_i_728_n_0),
        .I2(ram_reg_bram_0_i_1098_n_0),
        .I3(ram_reg_bram_0_i_325_n_0),
        .I4(ram_reg_bram_0_i_730_n_0),
        .I5(ram_reg_bram_0_i_1099_n_0),
        .O(ram_reg_bram_0_i_899_n_0));
  LUT6 #(
    .INIT(64'h00000000AAAAEEEF)) 
    ram_reg_bram_0_i_9
       (.I0(ram_reg_bram_0_i_83_n_0),
        .I1(ram_reg_bram_0_i_84_n_0),
        .I2(ap_CS_fsm_state45),
        .I3(ram_reg_bram_0_i_85_n_0),
        .I4(ram_reg_bram_0_i_86_n_0),
        .I5(ram_reg_bram_0_i_87_n_0),
        .O(ram_reg_bram_0_i_9_n_0));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_bram_0_i_90
       (.I0(ap_CS_fsm_state59),
        .I1(ap_CS_fsm_state50),
        .O(ram_reg_bram_0_i_90_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFA8000000A8)) 
    ram_reg_bram_0_i_900
       (.I0(\tmp19_reg_2682_reg[17] [15]),
        .I1(ap_CS_fsm_state84),
        .I2(ap_CS_fsm_state48),
        .I3(ap_CS_fsm_state49),
        .I4(ap_CS_fsm_state61),
        .I5(\tmp19_reg_2682_reg[15] [15]),
        .O(ram_reg_bram_0_i_900_n_0));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'h01)) 
    ram_reg_bram_0_i_901
       (.I0(ap_CS_fsm_state53),
        .I1(ap_CS_fsm_state55),
        .I2(ap_CS_fsm_state57),
        .O(ram_reg_bram_0_i_901_n_0));
  LUT6 #(
    .INIT(64'h55550F3355550F00)) 
    ram_reg_bram_0_i_902
       (.I0(ram_reg_bram_0_25[15]),
        .I1(ram_reg_bram_0_i_129_0[15]),
        .I2(ram_reg_bram_0_i_368_0[15]),
        .I3(ap_CS_fsm_state55),
        .I4(ap_CS_fsm_state57),
        .I5(ap_CS_fsm_state53),
        .O(ram_reg_bram_0_i_902_n_0));
  LUT6 #(
    .INIT(64'h4E4EFF0000000000)) 
    ram_reg_bram_0_i_903
       (.I0(ram_reg_bram_0_i_1100_n_0),
        .I1(DOUTADOUT[15]),
        .I2(ram_reg_bram_0_i_1101_n_0),
        .I3(ram_reg_bram_0_i_359_3[15]),
        .I4(ram_reg_bram_0_i_1102_n_0),
        .I5(ram_reg_bram_0_i_904_n_0),
        .O(ram_reg_bram_0_i_903_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_bram_0_i_904
       (.I0(ap_CS_fsm_state39),
        .I1(ap_CS_fsm_state68),
        .O(ram_reg_bram_0_i_904_n_0));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_bram_0_i_905
       (.I0(ap_CS_fsm_state40),
        .I1(ap_CS_fsm_state67),
        .O(ram_reg_bram_0_i_905_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ram_reg_bram_0_i_906
       (.I0(ap_CS_fsm_state42),
        .I1(ap_CS_fsm_state80),
        .I2(ap_CS_fsm_state54),
        .I3(E),
        .I4(ap_CS_fsm_state44),
        .O(ram_reg_bram_0_i_906_n_0));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    ram_reg_bram_0_i_907
       (.I0(ap_CS_fsm_state61),
        .I1(ap_CS_fsm_state49),
        .I2(ap_CS_fsm_state84),
        .I3(ap_CS_fsm_state48),
        .O(ram_reg_bram_0_i_907_n_0));
  LUT6 #(
    .INIT(64'h00F4FFF400000000)) 
    ram_reg_bram_0_i_908
       (.I0(p_reg_reg_i_3_0[15]),
        .I1(ap_CS_fsm_state23),
        .I2(ram_reg_bram_0_i_1103_n_0),
        .I3(ap_CS_fsm_state25),
        .I4(p_reg_reg_i_5__1_0[15]),
        .I5(ram_reg_bram_0_i_910_n_0),
        .O(ram_reg_bram_0_i_908_n_0));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_bram_0_i_909
       (.I0(ap_CS_fsm_state30),
        .I1(ap_CS_fsm_state32),
        .I2(ap_CS_fsm_state75),
        .I3(ap_CS_fsm_state33),
        .O(ram_reg_bram_0_i_909_n_0));
  LUT6 #(
    .INIT(64'h4044444444444444)) 
    ram_reg_bram_0_i_91
       (.I0(ap_CS_fsm_state48),
        .I1(ram_reg_bram_0_i_299_n_0),
        .I2(ram_reg_bram_0_i_300_n_0),
        .I3(ram_reg_bram_0_i_301_n_0),
        .I4(ram_reg_bram_0_i_302_n_0),
        .I5(ram_reg_bram_0_i_303_n_0),
        .O(ram_reg_bram_0_i_91_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_bram_0_i_910
       (.I0(ap_CS_fsm_state28),
        .I1(ap_CS_fsm_state86),
        .O(ram_reg_bram_0_i_910_n_0));
  LUT6 #(
    .INIT(64'hB888FFFFB8880000)) 
    ram_reg_bram_0_i_911
       (.I0(ram_reg_bram_0_i_490_0[15]),
        .I1(ap_CS_fsm_state32),
        .I2(ram_reg_bram_0_i_367_0[15]),
        .I3(ap_CS_fsm_state30),
        .I4(ram_reg_bram_0_i_1104_n_0),
        .I5(ram_reg_bram_0_i_490_1[15]),
        .O(ram_reg_bram_0_i_911_n_0));
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    ram_reg_bram_0_i_912
       (.I0(ram_reg_bram_0_i_906_n_0),
        .I1(ap_CS_fsm_state45),
        .I2(ram_reg_bram_0_i_1105_n_0),
        .I3(ram_reg_bram_0_i_1100_n_0),
        .I4(ram_reg_bram_0_i_1106_n_0),
        .O(ram_reg_bram_0_i_912_n_0));
  LUT6 #(
    .INIT(64'hFBF8F8F80B080808)) 
    ram_reg_bram_0_i_913
       (.I0(ram_reg_bram_0_i_127_4[15]),
        .I1(ap_CS_fsm_state74),
        .I2(ap_CS_fsm_state76),
        .I3(ram_reg_bram_0_i_493_4[15]),
        .I4(ap_CS_fsm_state72),
        .I5(ram_reg_bram_0_i_127_5[15]),
        .O(ram_reg_bram_0_i_913_n_0));
  LUT6 #(
    .INIT(64'hFFFFF0880000F088)) 
    ram_reg_bram_0_i_914
       (.I0(ap_CS_fsm_state66),
        .I1(ram_reg_bram_0_i_493_3[15]),
        .I2(ram_reg_bram_0_i_493_5[15]),
        .I3(ap_CS_fsm_state70),
        .I4(ap_CS_fsm_state71),
        .I5(ram_reg_bram_0_i_359_1[15]),
        .O(ram_reg_bram_0_i_914_n_0));
  LUT6 #(
    .INIT(64'h00000F77FFFF0F77)) 
    ram_reg_bram_0_i_915
       (.I0(ram_reg_bram_0_i_493_2[15]),
        .I1(ap_CS_fsm_state63),
        .I2(ram_reg_bram_0_i_493_1[15]),
        .I3(ap_CS_fsm_state64),
        .I4(ap_CS_fsm_state65),
        .I5(ram_reg_bram_0_i_493_0[15]),
        .O(ram_reg_bram_0_i_915_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF353535F5)) 
    ram_reg_bram_0_i_916
       (.I0(\tmp19_reg_2682_reg[15] [14]),
        .I1(\tmp19_reg_2682_reg[17] [14]),
        .I2(ram_reg_bram_0_i_1107_n_0),
        .I3(ap_CS_fsm_state84),
        .I4(ap_CS_fsm_state48),
        .I5(ap_CS_fsm_state51),
        .O(ram_reg_bram_0_i_916_n_0));
  LUT6 #(
    .INIT(64'h0C008888CCC08888)) 
    ram_reg_bram_0_i_917
       (.I0(ram_reg_bram_0_i_359_3[14]),
        .I1(ram_reg_bram_0_i_904_n_0),
        .I2(ram_reg_bram_0_i_1100_n_0),
        .I3(DOUTADOUT[14]),
        .I4(ram_reg_bram_0_i_1102_n_0),
        .I5(ram_reg_bram_0_i_1108_n_0),
        .O(ram_reg_bram_0_i_917_n_0));
  LUT6 #(
    .INIT(64'h00F4FFF400000000)) 
    ram_reg_bram_0_i_918
       (.I0(p_reg_reg_i_3_0[14]),
        .I1(ap_CS_fsm_state23),
        .I2(ram_reg_bram_0_i_1109_n_0),
        .I3(ap_CS_fsm_state25),
        .I4(p_reg_reg_i_5__1_0[14]),
        .I5(ram_reg_bram_0_i_910_n_0),
        .O(ram_reg_bram_0_i_918_n_0));
  LUT6 #(
    .INIT(64'hB888FFFFB8880000)) 
    ram_reg_bram_0_i_919
       (.I0(ram_reg_bram_0_i_490_0[14]),
        .I1(ap_CS_fsm_state32),
        .I2(ram_reg_bram_0_i_367_0[14]),
        .I3(ap_CS_fsm_state30),
        .I4(ram_reg_bram_0_i_1104_n_0),
        .I5(ram_reg_bram_0_i_490_1[14]),
        .O(ram_reg_bram_0_i_919_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF10FF)) 
    ram_reg_bram_0_i_92
       (.I0(ap_CS_fsm_state70),
        .I1(ram_reg_bram_0_i_66_n_0),
        .I2(ram_reg_bram_0_i_304_n_0),
        .I3(ram_reg_bram_0_i_305_n_0),
        .I4(ap_CS_fsm_state86),
        .I5(ap_CS_fsm_state84),
        .O(ram_reg_bram_0_i_92_n_0));
  LUT6 #(
    .INIT(64'h00000F77FFFF0F77)) 
    ram_reg_bram_0_i_920
       (.I0(ram_reg_bram_0_i_493_2[14]),
        .I1(ap_CS_fsm_state63),
        .I2(ram_reg_bram_0_i_493_1[14]),
        .I3(ap_CS_fsm_state64),
        .I4(ap_CS_fsm_state65),
        .I5(ram_reg_bram_0_i_493_0[14]),
        .O(ram_reg_bram_0_i_920_n_0));
  LUT5 #(
    .INIT(32'hF808FFFF)) 
    ram_reg_bram_0_i_921
       (.I0(ap_CS_fsm_state70),
        .I1(ram_reg_bram_0_i_493_5[14]),
        .I2(ap_CS_fsm_state71),
        .I3(ram_reg_bram_0_i_359_1[14]),
        .I4(ram_reg_bram_0_i_99_n_0),
        .O(ram_reg_bram_0_i_921_n_0));
  LUT5 #(
    .INIT(32'hCCAFCCA0)) 
    ram_reg_bram_0_i_922
       (.I0(\add_ln66_34_reg_2652_reg[23]_i_19_0 [14]),
        .I1(ram_reg_bram_0_i_176_5[14]),
        .I2(ap_CS_fsm_state82),
        .I3(ap_CS_fsm_state83),
        .I4(ram_reg_bram_0_i_176_4[14]),
        .O(ram_reg_bram_0_i_922_n_0));
  LUT6 #(
    .INIT(64'hFFFFF0880000F088)) 
    ram_reg_bram_0_i_923
       (.I0(ap_CS_fsm_state77),
        .I1(ram_reg_bram_0_i_176_6[14]),
        .I2(ram_reg_bram_0_i_176_2[14]),
        .I3(ap_CS_fsm_state78),
        .I4(ap_CS_fsm_state79),
        .I5(ram_reg_bram_0_i_176_7[14]),
        .O(ram_reg_bram_0_i_923_n_0));
  LUT6 #(
    .INIT(64'hF1F1F0FFFFFFF0FF)) 
    ram_reg_bram_0_i_924
       (.I0(ap_CS_fsm_state84),
        .I1(ap_CS_fsm_state48),
        .I2(ap_CS_fsm_state51),
        .I3(\tmp19_reg_2682_reg[15] [13]),
        .I4(ram_reg_bram_0_i_1107_n_0),
        .I5(\tmp19_reg_2682_reg[17] [13]),
        .O(ram_reg_bram_0_i_924_n_0));
  LUT6 #(
    .INIT(64'h55550F3355550F00)) 
    ram_reg_bram_0_i_925
       (.I0(ram_reg_bram_0_25[13]),
        .I1(ram_reg_bram_0_i_129_0[13]),
        .I2(ram_reg_bram_0_i_368_0[13]),
        .I3(ap_CS_fsm_state55),
        .I4(ap_CS_fsm_state57),
        .I5(ap_CS_fsm_state53),
        .O(ram_reg_bram_0_i_925_n_0));
  LUT6 #(
    .INIT(64'h0C008888CCC08888)) 
    ram_reg_bram_0_i_926
       (.I0(ram_reg_bram_0_i_359_3[13]),
        .I1(ram_reg_bram_0_i_904_n_0),
        .I2(ram_reg_bram_0_i_1100_n_0),
        .I3(DOUTADOUT[13]),
        .I4(ram_reg_bram_0_i_1102_n_0),
        .I5(ram_reg_bram_0_i_1110_n_0),
        .O(ram_reg_bram_0_i_926_n_0));
  LUT6 #(
    .INIT(64'h00F4FFF400000000)) 
    ram_reg_bram_0_i_927
       (.I0(p_reg_reg_i_3_0[13]),
        .I1(ap_CS_fsm_state23),
        .I2(ram_reg_bram_0_i_1111_n_0),
        .I3(ap_CS_fsm_state25),
        .I4(p_reg_reg_i_5__1_0[13]),
        .I5(ram_reg_bram_0_i_910_n_0),
        .O(ram_reg_bram_0_i_927_n_0));
  LUT6 #(
    .INIT(64'hB888FFFFB8880000)) 
    ram_reg_bram_0_i_928
       (.I0(ram_reg_bram_0_i_490_0[13]),
        .I1(ap_CS_fsm_state32),
        .I2(ram_reg_bram_0_i_367_0[13]),
        .I3(ap_CS_fsm_state30),
        .I4(ram_reg_bram_0_i_1104_n_0),
        .I5(ram_reg_bram_0_i_490_1[13]),
        .O(ram_reg_bram_0_i_928_n_0));
  LUT6 #(
    .INIT(64'hCFCAC0CACFCFC0CF)) 
    ram_reg_bram_0_i_929
       (.I0(ram_reg_bram_0_i_493_3[13]),
        .I1(ram_reg_bram_0_i_359_1[13]),
        .I2(ap_CS_fsm_state71),
        .I3(ap_CS_fsm_state70),
        .I4(ram_reg_bram_0_i_493_5[13]),
        .I5(ap_CS_fsm_state66),
        .O(ram_reg_bram_0_i_929_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ram_reg_bram_0_i_93
       (.I0(ram_reg_bram_0_i_306_n_0),
        .I1(ram_reg_bram_0_i_307_n_0),
        .I2(ap_CS_fsm_state55),
        .I3(ap_CS_fsm_state74),
        .I4(ap_CS_fsm_state72),
        .O(ram_reg_bram_0_i_93_n_0));
  LUT5 #(
    .INIT(32'hD888FFFF)) 
    ram_reg_bram_0_i_930
       (.I0(ap_CS_fsm_state65),
        .I1(ram_reg_bram_0_i_493_0[13]),
        .I2(ram_reg_bram_0_i_493_1[13]),
        .I3(ap_CS_fsm_state64),
        .I4(ram_reg_bram_0_i_492_n_0),
        .O(ram_reg_bram_0_i_930_n_0));
  LUT6 #(
    .INIT(64'h00000F77FFFF0F77)) 
    ram_reg_bram_0_i_931
       (.I0(ram_reg_bram_0_i_176_6[13]),
        .I1(ap_CS_fsm_state77),
        .I2(ram_reg_bram_0_i_176_2[13]),
        .I3(ap_CS_fsm_state78),
        .I4(ap_CS_fsm_state79),
        .I5(ram_reg_bram_0_i_176_7[13]),
        .O(ram_reg_bram_0_i_931_n_0));
  LUT6 #(
    .INIT(64'h00F00FFF07F707F7)) 
    ram_reg_bram_0_i_932
       (.I0(ap_CS_fsm_state81),
        .I1(ram_reg_bram_0_i_176_4[13]),
        .I2(ap_CS_fsm_state83),
        .I3(ram_reg_bram_0_i_176_5[13]),
        .I4(\add_ln66_34_reg_2652_reg[23]_i_19_0 [13]),
        .I5(ap_CS_fsm_state82),
        .O(ram_reg_bram_0_i_932_n_0));
  LUT6 #(
    .INIT(64'hF1F0FFF0F1FFFFFF)) 
    ram_reg_bram_0_i_933
       (.I0(ap_CS_fsm_state84),
        .I1(ap_CS_fsm_state48),
        .I2(ap_CS_fsm_state51),
        .I3(ram_reg_bram_0_i_1107_n_0),
        .I4(\tmp19_reg_2682_reg[17] [12]),
        .I5(\tmp19_reg_2682_reg[15] [12]),
        .O(ram_reg_bram_0_i_933_n_0));
  LUT6 #(
    .INIT(64'h0C008888CCC08888)) 
    ram_reg_bram_0_i_934
       (.I0(ram_reg_bram_0_i_359_3[12]),
        .I1(ram_reg_bram_0_i_904_n_0),
        .I2(ram_reg_bram_0_i_1100_n_0),
        .I3(DOUTADOUT[12]),
        .I4(ram_reg_bram_0_i_1102_n_0),
        .I5(ram_reg_bram_0_i_1112_n_0),
        .O(ram_reg_bram_0_i_934_n_0));
  LUT6 #(
    .INIT(64'h00F4FFF400000000)) 
    ram_reg_bram_0_i_935
       (.I0(p_reg_reg_i_3_0[12]),
        .I1(ap_CS_fsm_state23),
        .I2(ram_reg_bram_0_i_1113_n_0),
        .I3(ap_CS_fsm_state25),
        .I4(p_reg_reg_i_5__1_0[12]),
        .I5(ram_reg_bram_0_i_910_n_0),
        .O(ram_reg_bram_0_i_935_n_0));
  LUT6 #(
    .INIT(64'hB888FFFFB8880000)) 
    ram_reg_bram_0_i_936
       (.I0(ram_reg_bram_0_i_490_0[12]),
        .I1(ap_CS_fsm_state32),
        .I2(ram_reg_bram_0_i_367_0[12]),
        .I3(ap_CS_fsm_state30),
        .I4(ram_reg_bram_0_i_1104_n_0),
        .I5(ram_reg_bram_0_i_490_1[12]),
        .O(ram_reg_bram_0_i_936_n_0));
  LUT6 #(
    .INIT(64'h00000F77FFFF0F77)) 
    ram_reg_bram_0_i_937
       (.I0(ram_reg_bram_0_i_493_2[12]),
        .I1(ap_CS_fsm_state63),
        .I2(ram_reg_bram_0_i_493_1[12]),
        .I3(ap_CS_fsm_state64),
        .I4(ap_CS_fsm_state65),
        .I5(ram_reg_bram_0_i_493_0[12]),
        .O(ram_reg_bram_0_i_937_n_0));
  LUT5 #(
    .INIT(32'hF808FFFF)) 
    ram_reg_bram_0_i_938
       (.I0(ap_CS_fsm_state70),
        .I1(ram_reg_bram_0_i_493_5[12]),
        .I2(ap_CS_fsm_state71),
        .I3(ram_reg_bram_0_i_359_1[12]),
        .I4(ram_reg_bram_0_i_99_n_0),
        .O(ram_reg_bram_0_i_938_n_0));
  LUT6 #(
    .INIT(64'h00000F77FFFF0F77)) 
    ram_reg_bram_0_i_939
       (.I0(ram_reg_bram_0_i_176_6[12]),
        .I1(ap_CS_fsm_state77),
        .I2(ram_reg_bram_0_i_176_2[12]),
        .I3(ap_CS_fsm_state78),
        .I4(ap_CS_fsm_state79),
        .I5(ram_reg_bram_0_i_176_7[12]),
        .O(ram_reg_bram_0_i_939_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEFF)) 
    ram_reg_bram_0_i_94
       (.I0(ram_reg_bram_0_i_308_n_0),
        .I1(ap_CS_fsm_state42),
        .I2(ap_CS_fsm_state46),
        .I3(ram_reg_bram_0_i_309_n_0),
        .I4(ap_CS_fsm_state50),
        .I5(ap_CS_fsm_state59),
        .O(ram_reg_bram_0_i_94_n_0));
  LUT6 #(
    .INIT(64'hFF0FF000F808F808)) 
    ram_reg_bram_0_i_940
       (.I0(ap_CS_fsm_state81),
        .I1(ram_reg_bram_0_i_176_4[12]),
        .I2(ap_CS_fsm_state83),
        .I3(ram_reg_bram_0_i_176_5[12]),
        .I4(\add_ln66_34_reg_2652_reg[23]_i_19_0 [12]),
        .I5(ap_CS_fsm_state82),
        .O(ram_reg_bram_0_i_940_n_0));
  LUT6 #(
    .INIT(64'hF1F0FFF0F1FFFFFF)) 
    ram_reg_bram_0_i_941
       (.I0(ap_CS_fsm_state84),
        .I1(ap_CS_fsm_state48),
        .I2(ap_CS_fsm_state51),
        .I3(ram_reg_bram_0_i_1107_n_0),
        .I4(\tmp19_reg_2682_reg[17] [11]),
        .I5(\tmp19_reg_2682_reg[15] [11]),
        .O(ram_reg_bram_0_i_941_n_0));
  LUT6 #(
    .INIT(64'h3333550F33335500)) 
    ram_reg_bram_0_i_942
       (.I0(ram_reg_bram_0_i_368_0[11]),
        .I1(ram_reg_bram_0_25[11]),
        .I2(ram_reg_bram_0_i_129_0[11]),
        .I3(ap_CS_fsm_state55),
        .I4(ap_CS_fsm_state57),
        .I5(ap_CS_fsm_state53),
        .O(ram_reg_bram_0_i_942_n_0));
  LUT6 #(
    .INIT(64'h0C008888CCC08888)) 
    ram_reg_bram_0_i_943
       (.I0(ram_reg_bram_0_i_359_3[11]),
        .I1(ram_reg_bram_0_i_904_n_0),
        .I2(ram_reg_bram_0_i_1100_n_0),
        .I3(DOUTADOUT[11]),
        .I4(ram_reg_bram_0_i_1102_n_0),
        .I5(ram_reg_bram_0_i_1114_n_0),
        .O(ram_reg_bram_0_i_943_n_0));
  LUT6 #(
    .INIT(64'h00F4FFF400000000)) 
    ram_reg_bram_0_i_944
       (.I0(p_reg_reg_i_3_0[11]),
        .I1(ap_CS_fsm_state23),
        .I2(ram_reg_bram_0_i_1115_n_0),
        .I3(ap_CS_fsm_state25),
        .I4(p_reg_reg_i_5__1_0[11]),
        .I5(ram_reg_bram_0_i_910_n_0),
        .O(ram_reg_bram_0_i_944_n_0));
  LUT6 #(
    .INIT(64'hB888FFFFB8880000)) 
    ram_reg_bram_0_i_945
       (.I0(ram_reg_bram_0_i_490_0[11]),
        .I1(ap_CS_fsm_state32),
        .I2(ram_reg_bram_0_i_367_0[11]),
        .I3(ap_CS_fsm_state30),
        .I4(ram_reg_bram_0_i_1104_n_0),
        .I5(ram_reg_bram_0_i_490_1[11]),
        .O(ram_reg_bram_0_i_945_n_0));
  LUT6 #(
    .INIT(64'h00000F77FFFF0F77)) 
    ram_reg_bram_0_i_946
       (.I0(ram_reg_bram_0_i_493_2[11]),
        .I1(ap_CS_fsm_state63),
        .I2(ram_reg_bram_0_i_493_1[11]),
        .I3(ap_CS_fsm_state64),
        .I4(ap_CS_fsm_state65),
        .I5(ram_reg_bram_0_i_493_0[11]),
        .O(ram_reg_bram_0_i_946_n_0));
  LUT5 #(
    .INIT(32'hF808FFFF)) 
    ram_reg_bram_0_i_947
       (.I0(ap_CS_fsm_state70),
        .I1(ram_reg_bram_0_i_493_5[11]),
        .I2(ap_CS_fsm_state71),
        .I3(ram_reg_bram_0_i_359_1[11]),
        .I4(ram_reg_bram_0_i_99_n_0),
        .O(ram_reg_bram_0_i_947_n_0));
  LUT6 #(
    .INIT(64'h00000F77FFFF0F77)) 
    ram_reg_bram_0_i_948
       (.I0(ram_reg_bram_0_i_176_6[11]),
        .I1(ap_CS_fsm_state77),
        .I2(ram_reg_bram_0_i_176_2[11]),
        .I3(ap_CS_fsm_state78),
        .I4(ap_CS_fsm_state79),
        .I5(ram_reg_bram_0_i_176_7[11]),
        .O(ram_reg_bram_0_i_948_n_0));
  LUT6 #(
    .INIT(64'hFF0FF000F808F808)) 
    ram_reg_bram_0_i_949
       (.I0(ap_CS_fsm_state81),
        .I1(ram_reg_bram_0_i_176_4[11]),
        .I2(ap_CS_fsm_state83),
        .I3(ram_reg_bram_0_i_176_5[11]),
        .I4(\add_ln66_34_reg_2652_reg[23]_i_19_0 [11]),
        .I5(ap_CS_fsm_state82),
        .O(ram_reg_bram_0_i_949_n_0));
  LUT6 #(
    .INIT(64'hAAABAAAAAAAAAAAA)) 
    ram_reg_bram_0_i_95
       (.I0(ram_reg_bram_0_i_300_n_0),
        .I1(ap_CS_fsm_state31),
        .I2(ap_CS_fsm_state30),
        .I3(ap_CS_fsm_state29),
        .I4(ram_reg_bram_0_i_310_n_0),
        .I5(ram_reg_bram_0_i_311_n_0),
        .O(ram_reg_bram_0_i_95_n_0));
  LUT6 #(
    .INIT(64'hF1F0FFF0F1FFFFFF)) 
    ram_reg_bram_0_i_950
       (.I0(ap_CS_fsm_state84),
        .I1(ap_CS_fsm_state48),
        .I2(ap_CS_fsm_state51),
        .I3(ram_reg_bram_0_i_1107_n_0),
        .I4(\tmp19_reg_2682_reg[17] [10]),
        .I5(\tmp19_reg_2682_reg[15] [10]),
        .O(ram_reg_bram_0_i_950_n_0));
  LUT6 #(
    .INIT(64'h3333550F33335500)) 
    ram_reg_bram_0_i_951
       (.I0(ram_reg_bram_0_i_368_0[10]),
        .I1(ram_reg_bram_0_25[10]),
        .I2(ram_reg_bram_0_i_129_0[10]),
        .I3(ap_CS_fsm_state55),
        .I4(ap_CS_fsm_state57),
        .I5(ap_CS_fsm_state53),
        .O(ram_reg_bram_0_i_951_n_0));
  LUT6 #(
    .INIT(64'h0C008888CCC08888)) 
    ram_reg_bram_0_i_952
       (.I0(ram_reg_bram_0_i_359_3[10]),
        .I1(ram_reg_bram_0_i_904_n_0),
        .I2(ram_reg_bram_0_i_1100_n_0),
        .I3(DOUTADOUT[10]),
        .I4(ram_reg_bram_0_i_1102_n_0),
        .I5(ram_reg_bram_0_i_1116_n_0),
        .O(ram_reg_bram_0_i_952_n_0));
  LUT6 #(
    .INIT(64'h00F4FFF400000000)) 
    ram_reg_bram_0_i_953
       (.I0(p_reg_reg_i_3_0[10]),
        .I1(ap_CS_fsm_state23),
        .I2(ram_reg_bram_0_i_1117_n_0),
        .I3(ap_CS_fsm_state25),
        .I4(p_reg_reg_i_5__1_0[10]),
        .I5(ram_reg_bram_0_i_910_n_0),
        .O(ram_reg_bram_0_i_953_n_0));
  LUT6 #(
    .INIT(64'hB888FFFFB8880000)) 
    ram_reg_bram_0_i_954
       (.I0(ram_reg_bram_0_i_490_0[10]),
        .I1(ap_CS_fsm_state32),
        .I2(ram_reg_bram_0_i_367_0[10]),
        .I3(ap_CS_fsm_state30),
        .I4(ram_reg_bram_0_i_1104_n_0),
        .I5(ram_reg_bram_0_i_490_1[10]),
        .O(ram_reg_bram_0_i_954_n_0));
  LUT6 #(
    .INIT(64'h00000F77FFFF0F77)) 
    ram_reg_bram_0_i_955
       (.I0(ram_reg_bram_0_i_493_2[10]),
        .I1(ap_CS_fsm_state63),
        .I2(ram_reg_bram_0_i_493_1[10]),
        .I3(ap_CS_fsm_state64),
        .I4(ap_CS_fsm_state65),
        .I5(ram_reg_bram_0_i_493_0[10]),
        .O(ram_reg_bram_0_i_955_n_0));
  LUT5 #(
    .INIT(32'hF808FFFF)) 
    ram_reg_bram_0_i_956
       (.I0(ram_reg_bram_0_i_493_5[10]),
        .I1(ap_CS_fsm_state70),
        .I2(ap_CS_fsm_state71),
        .I3(ram_reg_bram_0_i_359_1[10]),
        .I4(ram_reg_bram_0_i_99_n_0),
        .O(ram_reg_bram_0_i_956_n_0));
  LUT6 #(
    .INIT(64'h00000F77FFFF0F77)) 
    ram_reg_bram_0_i_957
       (.I0(ram_reg_bram_0_i_176_6[10]),
        .I1(ap_CS_fsm_state77),
        .I2(ram_reg_bram_0_i_176_2[10]),
        .I3(ap_CS_fsm_state78),
        .I4(ap_CS_fsm_state79),
        .I5(ram_reg_bram_0_i_176_7[10]),
        .O(ram_reg_bram_0_i_957_n_0));
  LUT6 #(
    .INIT(64'hFF0FF000F808F808)) 
    ram_reg_bram_0_i_958
       (.I0(ap_CS_fsm_state81),
        .I1(ram_reg_bram_0_i_176_4[10]),
        .I2(ap_CS_fsm_state83),
        .I3(ram_reg_bram_0_i_176_5[10]),
        .I4(\add_ln66_34_reg_2652_reg[23]_i_19_0 [10]),
        .I5(ap_CS_fsm_state82),
        .O(ram_reg_bram_0_i_958_n_0));
  LUT6 #(
    .INIT(64'hF1F0FFF0F1FFFFFF)) 
    ram_reg_bram_0_i_959
       (.I0(ap_CS_fsm_state84),
        .I1(ap_CS_fsm_state48),
        .I2(ap_CS_fsm_state51),
        .I3(ram_reg_bram_0_i_1107_n_0),
        .I4(\tmp19_reg_2682_reg[17] [9]),
        .I5(\tmp19_reg_2682_reg[15] [9]),
        .O(ram_reg_bram_0_i_959_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF54)) 
    ram_reg_bram_0_i_96
       (.I0(ram_reg_bram_0_i_312_n_0),
        .I1(ap_CS_fsm_state88),
        .I2(ap_CS_fsm_state47),
        .I3(ap_CS_fsm_state51),
        .I4(ap_CS_fsm_state52),
        .I5(ap_CS_fsm_state54),
        .O(ram_reg_bram_0_i_96_n_0));
  LUT6 #(
    .INIT(64'h0C008888CCC08888)) 
    ram_reg_bram_0_i_960
       (.I0(ram_reg_bram_0_i_359_3[9]),
        .I1(ram_reg_bram_0_i_904_n_0),
        .I2(ram_reg_bram_0_i_1100_n_0),
        .I3(DOUTADOUT[9]),
        .I4(ram_reg_bram_0_i_1102_n_0),
        .I5(ram_reg_bram_0_i_1118_n_0),
        .O(ram_reg_bram_0_i_960_n_0));
  LUT6 #(
    .INIT(64'h00F4FFF400000000)) 
    ram_reg_bram_0_i_961
       (.I0(p_reg_reg_i_3_0[9]),
        .I1(ap_CS_fsm_state23),
        .I2(ram_reg_bram_0_i_1119_n_0),
        .I3(ap_CS_fsm_state25),
        .I4(p_reg_reg_i_5__1_0[9]),
        .I5(ram_reg_bram_0_i_910_n_0),
        .O(ram_reg_bram_0_i_961_n_0));
  LUT6 #(
    .INIT(64'hB888FFFFB8880000)) 
    ram_reg_bram_0_i_962
       (.I0(ram_reg_bram_0_i_490_0[9]),
        .I1(ap_CS_fsm_state32),
        .I2(ram_reg_bram_0_i_367_0[9]),
        .I3(ap_CS_fsm_state30),
        .I4(ram_reg_bram_0_i_1104_n_0),
        .I5(ram_reg_bram_0_i_490_1[9]),
        .O(ram_reg_bram_0_i_962_n_0));
  LUT6 #(
    .INIT(64'h00000F77FFFF0F77)) 
    ram_reg_bram_0_i_963
       (.I0(ram_reg_bram_0_i_493_2[9]),
        .I1(ap_CS_fsm_state63),
        .I2(ram_reg_bram_0_i_493_1[9]),
        .I3(ap_CS_fsm_state64),
        .I4(ap_CS_fsm_state65),
        .I5(ram_reg_bram_0_i_493_0[9]),
        .O(ram_reg_bram_0_i_963_n_0));
  LUT5 #(
    .INIT(32'hF808FFFF)) 
    ram_reg_bram_0_i_964
       (.I0(ap_CS_fsm_state70),
        .I1(ram_reg_bram_0_i_493_5[9]),
        .I2(ap_CS_fsm_state71),
        .I3(ram_reg_bram_0_i_359_1[9]),
        .I4(ram_reg_bram_0_i_99_n_0),
        .O(ram_reg_bram_0_i_964_n_0));
  LUT6 #(
    .INIT(64'h00000F77FFFF0F77)) 
    ram_reg_bram_0_i_965
       (.I0(ram_reg_bram_0_i_176_6[9]),
        .I1(ap_CS_fsm_state77),
        .I2(ram_reg_bram_0_i_176_2[9]),
        .I3(ap_CS_fsm_state78),
        .I4(ap_CS_fsm_state79),
        .I5(ram_reg_bram_0_i_176_7[9]),
        .O(ram_reg_bram_0_i_965_n_0));
  LUT6 #(
    .INIT(64'hFF0FF000F808F808)) 
    ram_reg_bram_0_i_966
       (.I0(ap_CS_fsm_state81),
        .I1(ram_reg_bram_0_i_176_4[9]),
        .I2(ap_CS_fsm_state83),
        .I3(ram_reg_bram_0_i_176_5[9]),
        .I4(\add_ln66_34_reg_2652_reg[23]_i_19_0 [9]),
        .I5(ap_CS_fsm_state82),
        .O(ram_reg_bram_0_i_966_n_0));
  LUT6 #(
    .INIT(64'hFFFEFFF0000E0000)) 
    ram_reg_bram_0_i_967
       (.I0(ap_CS_fsm_state48),
        .I1(ap_CS_fsm_state84),
        .I2(ap_CS_fsm_state61),
        .I3(ap_CS_fsm_state49),
        .I4(\tmp19_reg_2682_reg[17] [8]),
        .I5(\tmp19_reg_2682_reg[15] [8]),
        .O(ram_reg_bram_0_i_967_n_0));
  LUT6 #(
    .INIT(64'h0C008888CCC08888)) 
    ram_reg_bram_0_i_968
       (.I0(ram_reg_bram_0_i_359_3[8]),
        .I1(ram_reg_bram_0_i_904_n_0),
        .I2(ram_reg_bram_0_i_1100_n_0),
        .I3(DOUTADOUT[8]),
        .I4(ram_reg_bram_0_i_1102_n_0),
        .I5(ram_reg_bram_0_i_1120_n_0),
        .O(ram_reg_bram_0_i_968_n_0));
  LUT6 #(
    .INIT(64'h00F4FFF400000000)) 
    ram_reg_bram_0_i_969
       (.I0(p_reg_reg_i_3_0[8]),
        .I1(ap_CS_fsm_state23),
        .I2(ram_reg_bram_0_i_1121_n_0),
        .I3(ap_CS_fsm_state25),
        .I4(p_reg_reg_i_5__1_0[8]),
        .I5(ram_reg_bram_0_i_910_n_0),
        .O(ram_reg_bram_0_i_969_n_0));
  LUT6 #(
    .INIT(64'hAAAAAAAA00000200)) 
    ram_reg_bram_0_i_97
       (.I0(ram_reg_bram_0_i_305_n_0),
        .I1(ap_CS_fsm_state58),
        .I2(ap_CS_fsm_state60),
        .I3(ap_CS_fsm_state57),
        .I4(ram_reg_bram_0_i_66_n_0),
        .I5(ap_CS_fsm_state70),
        .O(ram_reg_bram_0_i_97_n_0));
  LUT6 #(
    .INIT(64'hB888FFFFB8880000)) 
    ram_reg_bram_0_i_970
       (.I0(ram_reg_bram_0_i_490_0[8]),
        .I1(ap_CS_fsm_state32),
        .I2(ram_reg_bram_0_i_367_0[8]),
        .I3(ap_CS_fsm_state30),
        .I4(ram_reg_bram_0_i_1104_n_0),
        .I5(ram_reg_bram_0_i_490_1[8]),
        .O(ram_reg_bram_0_i_970_n_0));
  LUT6 #(
    .INIT(64'hFF0FF000F808F808)) 
    ram_reg_bram_0_i_971
       (.I0(ap_CS_fsm_state81),
        .I1(ram_reg_bram_0_i_176_4[8]),
        .I2(ap_CS_fsm_state83),
        .I3(ram_reg_bram_0_i_176_5[8]),
        .I4(\add_ln66_34_reg_2652_reg[23]_i_19_0 [8]),
        .I5(ap_CS_fsm_state82),
        .O(ram_reg_bram_0_i_971_n_0));
  LUT6 #(
    .INIT(64'h00000F77FFFF0F77)) 
    ram_reg_bram_0_i_972
       (.I0(ram_reg_bram_0_i_176_6[8]),
        .I1(ap_CS_fsm_state77),
        .I2(ram_reg_bram_0_i_176_2[8]),
        .I3(ap_CS_fsm_state78),
        .I4(ap_CS_fsm_state79),
        .I5(ram_reg_bram_0_i_176_7[8]),
        .O(ram_reg_bram_0_i_972_n_0));
  LUT6 #(
    .INIT(64'h00000F77FFFF0F77)) 
    ram_reg_bram_0_i_973
       (.I0(ram_reg_bram_0_i_493_2[8]),
        .I1(ap_CS_fsm_state63),
        .I2(ram_reg_bram_0_i_493_1[8]),
        .I3(ap_CS_fsm_state64),
        .I4(ap_CS_fsm_state65),
        .I5(ram_reg_bram_0_i_493_0[8]),
        .O(ram_reg_bram_0_i_973_n_0));
  LUT5 #(
    .INIT(32'hF808FFFF)) 
    ram_reg_bram_0_i_974
       (.I0(ap_CS_fsm_state70),
        .I1(ram_reg_bram_0_i_493_5[8]),
        .I2(ap_CS_fsm_state71),
        .I3(ram_reg_bram_0_i_359_1[8]),
        .I4(ram_reg_bram_0_i_99_n_0),
        .O(ram_reg_bram_0_i_974_n_0));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAACCC0)) 
    ram_reg_bram_0_i_975
       (.I0(\tmp19_reg_2682_reg[15] [7]),
        .I1(\tmp19_reg_2682_reg[17] [7]),
        .I2(ap_CS_fsm_state48),
        .I3(ap_CS_fsm_state84),
        .I4(ap_CS_fsm_state49),
        .I5(ap_CS_fsm_state61),
        .O(ram_reg_bram_0_i_975_n_0));
  LUT6 #(
    .INIT(64'hCFCAC0CACFC0C0C0)) 
    ram_reg_bram_0_i_976
       (.I0(ap_CS_fsm_state53),
        .I1(ram_reg_bram_0_25[7]),
        .I2(ap_CS_fsm_state57),
        .I3(ap_CS_fsm_state55),
        .I4(ram_reg_bram_0_i_368_0[7]),
        .I5(ram_reg_bram_0_i_129_0[7]),
        .O(ram_reg_bram_0_i_976_n_0));
  LUT6 #(
    .INIT(64'h0C008888CCC08888)) 
    ram_reg_bram_0_i_977
       (.I0(ram_reg_bram_0_i_359_3[7]),
        .I1(ram_reg_bram_0_i_904_n_0),
        .I2(ram_reg_bram_0_i_1100_n_0),
        .I3(DOUTADOUT[7]),
        .I4(ram_reg_bram_0_i_1102_n_0),
        .I5(ram_reg_bram_0_i_1122_n_0),
        .O(ram_reg_bram_0_i_977_n_0));
  LUT6 #(
    .INIT(64'h00F4FFF400000000)) 
    ram_reg_bram_0_i_978
       (.I0(p_reg_reg_i_3_0[7]),
        .I1(ap_CS_fsm_state23),
        .I2(ram_reg_bram_0_i_1123_n_0),
        .I3(ap_CS_fsm_state25),
        .I4(p_reg_reg_i_5__1_0[7]),
        .I5(ram_reg_bram_0_i_910_n_0),
        .O(ram_reg_bram_0_i_978_n_0));
  LUT6 #(
    .INIT(64'hB888FFFFB8880000)) 
    ram_reg_bram_0_i_979
       (.I0(ram_reg_bram_0_i_490_0[7]),
        .I1(ap_CS_fsm_state32),
        .I2(ram_reg_bram_0_i_367_0[7]),
        .I3(ap_CS_fsm_state30),
        .I4(ram_reg_bram_0_i_1104_n_0),
        .I5(ram_reg_bram_0_i_490_1[7]),
        .O(ram_reg_bram_0_i_979_n_0));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_bram_0_i_98
       (.I0(ap_CS_fsm_state86),
        .I1(ap_CS_fsm_state84),
        .O(ram_reg_bram_0_i_98_n_0));
  LUT6 #(
    .INIT(64'h00000F77FFFF0F77)) 
    ram_reg_bram_0_i_980
       (.I0(ram_reg_bram_0_i_493_2[7]),
        .I1(ap_CS_fsm_state63),
        .I2(ram_reg_bram_0_i_493_1[7]),
        .I3(ap_CS_fsm_state64),
        .I4(ap_CS_fsm_state65),
        .I5(ram_reg_bram_0_i_493_0[7]),
        .O(ram_reg_bram_0_i_980_n_0));
  LUT5 #(
    .INIT(32'hF808FFFF)) 
    ram_reg_bram_0_i_981
       (.I0(ap_CS_fsm_state70),
        .I1(ram_reg_bram_0_i_493_5[7]),
        .I2(ap_CS_fsm_state71),
        .I3(ram_reg_bram_0_i_359_1[7]),
        .I4(ram_reg_bram_0_i_99_n_0),
        .O(ram_reg_bram_0_i_981_n_0));
  LUT6 #(
    .INIT(64'h00000F77FFFF0F77)) 
    ram_reg_bram_0_i_982
       (.I0(ram_reg_bram_0_i_176_6[7]),
        .I1(ap_CS_fsm_state77),
        .I2(ram_reg_bram_0_i_176_2[7]),
        .I3(ap_CS_fsm_state78),
        .I4(ap_CS_fsm_state79),
        .I5(ram_reg_bram_0_i_176_7[7]),
        .O(ram_reg_bram_0_i_982_n_0));
  LUT6 #(
    .INIT(64'hFF0FF000F808F808)) 
    ram_reg_bram_0_i_983
       (.I0(ap_CS_fsm_state81),
        .I1(ram_reg_bram_0_i_176_4[7]),
        .I2(ap_CS_fsm_state83),
        .I3(ram_reg_bram_0_i_176_5[7]),
        .I4(\add_ln66_34_reg_2652_reg[23]_i_19_0 [7]),
        .I5(ap_CS_fsm_state82),
        .O(ram_reg_bram_0_i_983_n_0));
  LUT6 #(
    .INIT(64'hF1F1F0FFFFFFF0FF)) 
    ram_reg_bram_0_i_984
       (.I0(ap_CS_fsm_state84),
        .I1(ap_CS_fsm_state48),
        .I2(ap_CS_fsm_state51),
        .I3(\tmp19_reg_2682_reg[15] [6]),
        .I4(ram_reg_bram_0_i_1107_n_0),
        .I5(\tmp19_reg_2682_reg[17] [6]),
        .O(ram_reg_bram_0_i_984_n_0));
  LUT6 #(
    .INIT(64'h5555330F55553300)) 
    ram_reg_bram_0_i_985
       (.I0(ram_reg_bram_0_25[6]),
        .I1(ram_reg_bram_0_i_368_0[6]),
        .I2(ram_reg_bram_0_i_129_0[6]),
        .I3(ap_CS_fsm_state55),
        .I4(ap_CS_fsm_state57),
        .I5(ap_CS_fsm_state53),
        .O(ram_reg_bram_0_i_985_n_0));
  LUT6 #(
    .INIT(64'h0C008888CCC08888)) 
    ram_reg_bram_0_i_986
       (.I0(ram_reg_bram_0_i_359_3[6]),
        .I1(ram_reg_bram_0_i_904_n_0),
        .I2(ram_reg_bram_0_i_1100_n_0),
        .I3(DOUTADOUT[6]),
        .I4(ram_reg_bram_0_i_1102_n_0),
        .I5(ram_reg_bram_0_i_1124_n_0),
        .O(ram_reg_bram_0_i_986_n_0));
  LUT6 #(
    .INIT(64'h00F4FFF400000000)) 
    ram_reg_bram_0_i_987
       (.I0(p_reg_reg_i_3_0[6]),
        .I1(ap_CS_fsm_state23),
        .I2(ram_reg_bram_0_i_1125_n_0),
        .I3(ap_CS_fsm_state25),
        .I4(p_reg_reg_i_5__1_0[6]),
        .I5(ram_reg_bram_0_i_910_n_0),
        .O(ram_reg_bram_0_i_987_n_0));
  LUT6 #(
    .INIT(64'hB888FFFFB8880000)) 
    ram_reg_bram_0_i_988
       (.I0(ram_reg_bram_0_i_490_0[6]),
        .I1(ap_CS_fsm_state32),
        .I2(ram_reg_bram_0_i_367_0[6]),
        .I3(ap_CS_fsm_state30),
        .I4(ram_reg_bram_0_i_1104_n_0),
        .I5(ram_reg_bram_0_i_490_1[6]),
        .O(ram_reg_bram_0_i_988_n_0));
  LUT6 #(
    .INIT(64'hCFCAC0CACFCFC0CF)) 
    ram_reg_bram_0_i_989
       (.I0(ram_reg_bram_0_i_493_3[6]),
        .I1(ram_reg_bram_0_i_359_1[6]),
        .I2(ap_CS_fsm_state71),
        .I3(ap_CS_fsm_state70),
        .I4(ram_reg_bram_0_i_493_5[6]),
        .I5(ap_CS_fsm_state66),
        .O(ram_reg_bram_0_i_989_n_0));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'h01)) 
    ram_reg_bram_0_i_99
       (.I0(ap_CS_fsm_state74),
        .I1(ap_CS_fsm_state76),
        .I2(ap_CS_fsm_state72),
        .O(ram_reg_bram_0_i_99_n_0));
  LUT5 #(
    .INIT(32'hD888FFFF)) 
    ram_reg_bram_0_i_990
       (.I0(ap_CS_fsm_state65),
        .I1(ram_reg_bram_0_i_493_0[6]),
        .I2(ram_reg_bram_0_i_493_1[6]),
        .I3(ap_CS_fsm_state64),
        .I4(ram_reg_bram_0_i_492_n_0),
        .O(ram_reg_bram_0_i_990_n_0));
  LUT6 #(
    .INIT(64'h00000F77FFFF0F77)) 
    ram_reg_bram_0_i_991
       (.I0(ram_reg_bram_0_i_176_6[6]),
        .I1(ap_CS_fsm_state77),
        .I2(ram_reg_bram_0_i_176_2[6]),
        .I3(ap_CS_fsm_state78),
        .I4(ap_CS_fsm_state79),
        .I5(ram_reg_bram_0_i_176_7[6]),
        .O(ram_reg_bram_0_i_991_n_0));
  LUT6 #(
    .INIT(64'hFF0FF000F808F808)) 
    ram_reg_bram_0_i_992
       (.I0(ap_CS_fsm_state81),
        .I1(ram_reg_bram_0_i_176_4[6]),
        .I2(ap_CS_fsm_state83),
        .I3(ram_reg_bram_0_i_176_5[6]),
        .I4(\add_ln66_34_reg_2652_reg[23]_i_19_0 [6]),
        .I5(ap_CS_fsm_state82),
        .O(ram_reg_bram_0_i_992_n_0));
  LUT6 #(
    .INIT(64'hFFFEFFF0000E0000)) 
    ram_reg_bram_0_i_993
       (.I0(ap_CS_fsm_state48),
        .I1(ap_CS_fsm_state84),
        .I2(ap_CS_fsm_state61),
        .I3(ap_CS_fsm_state49),
        .I4(\tmp19_reg_2682_reg[17] [5]),
        .I5(\tmp19_reg_2682_reg[15] [5]),
        .O(ram_reg_bram_0_i_993_n_0));
  LUT6 #(
    .INIT(64'h0C008888CCC08888)) 
    ram_reg_bram_0_i_994
       (.I0(ram_reg_bram_0_i_359_3[5]),
        .I1(ram_reg_bram_0_i_904_n_0),
        .I2(ram_reg_bram_0_i_1100_n_0),
        .I3(DOUTADOUT[5]),
        .I4(ram_reg_bram_0_i_1102_n_0),
        .I5(ram_reg_bram_0_i_1126_n_0),
        .O(ram_reg_bram_0_i_994_n_0));
  LUT6 #(
    .INIT(64'h00F4FFF400000000)) 
    ram_reg_bram_0_i_995
       (.I0(p_reg_reg_i_3_0[5]),
        .I1(ap_CS_fsm_state23),
        .I2(ram_reg_bram_0_i_1127_n_0),
        .I3(ap_CS_fsm_state25),
        .I4(p_reg_reg_i_5__1_0[5]),
        .I5(ram_reg_bram_0_i_910_n_0),
        .O(ram_reg_bram_0_i_995_n_0));
  LUT6 #(
    .INIT(64'hB888FFFFB8880000)) 
    ram_reg_bram_0_i_996
       (.I0(ram_reg_bram_0_i_490_0[5]),
        .I1(ap_CS_fsm_state32),
        .I2(ram_reg_bram_0_i_367_0[5]),
        .I3(ap_CS_fsm_state30),
        .I4(ram_reg_bram_0_i_1104_n_0),
        .I5(ram_reg_bram_0_i_490_1[5]),
        .O(ram_reg_bram_0_i_996_n_0));
  LUT6 #(
    .INIT(64'h00000F77FFFF0F77)) 
    ram_reg_bram_0_i_997
       (.I0(ram_reg_bram_0_i_176_6[5]),
        .I1(ap_CS_fsm_state77),
        .I2(ram_reg_bram_0_i_176_2[5]),
        .I3(ap_CS_fsm_state78),
        .I4(ap_CS_fsm_state79),
        .I5(ram_reg_bram_0_i_176_7[5]),
        .O(ram_reg_bram_0_i_997_n_0));
  LUT6 #(
    .INIT(64'hFF0FF000F808F808)) 
    ram_reg_bram_0_i_998
       (.I0(ap_CS_fsm_state81),
        .I1(ram_reg_bram_0_i_176_4[5]),
        .I2(ap_CS_fsm_state83),
        .I3(ram_reg_bram_0_i_176_5[5]),
        .I4(\add_ln66_34_reg_2652_reg[23]_i_19_0 [5]),
        .I5(ap_CS_fsm_state82),
        .O(ram_reg_bram_0_i_998_n_0));
  LUT6 #(
    .INIT(64'h00000F77FFFF0F77)) 
    ram_reg_bram_0_i_999
       (.I0(ram_reg_bram_0_i_493_2[5]),
        .I1(ap_CS_fsm_state63),
        .I2(ram_reg_bram_0_i_493_1[5]),
        .I3(ap_CS_fsm_state64),
        .I4(ap_CS_fsm_state65),
        .I5(ram_reg_bram_0_i_493_0[5]),
        .O(ram_reg_bram_0_i_999_n_0));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_541[0]_i_1 
       (.I0(A[0]),
        .I1(ap_CS_fsm_state53),
        .I2(DOUTADOUT[0]),
        .O(ram_reg_bram_0_12[0]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_541[10]_i_1 
       (.I0(A[10]),
        .I1(ap_CS_fsm_state53),
        .I2(DOUTADOUT[10]),
        .O(ram_reg_bram_0_12[10]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_541[11]_i_1 
       (.I0(A[11]),
        .I1(ap_CS_fsm_state53),
        .I2(DOUTADOUT[11]),
        .O(ram_reg_bram_0_12[11]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_541[12]_i_1 
       (.I0(A[12]),
        .I1(ap_CS_fsm_state53),
        .I2(DOUTADOUT[12]),
        .O(ram_reg_bram_0_12[12]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_541[13]_i_1 
       (.I0(A[13]),
        .I1(ap_CS_fsm_state53),
        .I2(DOUTADOUT[13]),
        .O(ram_reg_bram_0_12[13]));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_541[14]_i_1 
       (.I0(A[14]),
        .I1(ap_CS_fsm_state53),
        .I2(DOUTADOUT[14]),
        .O(ram_reg_bram_0_12[14]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_541[15]_i_2 
       (.I0(A[15]),
        .I1(ap_CS_fsm_state53),
        .I2(DOUTADOUT[15]),
        .O(ram_reg_bram_0_12[15]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_541[1]_i_1 
       (.I0(A[1]),
        .I1(ap_CS_fsm_state53),
        .I2(DOUTADOUT[1]),
        .O(ram_reg_bram_0_12[1]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_541[2]_i_1 
       (.I0(A[2]),
        .I1(ap_CS_fsm_state53),
        .I2(DOUTADOUT[2]),
        .O(ram_reg_bram_0_12[2]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_541[3]_i_1 
       (.I0(A[3]),
        .I1(ap_CS_fsm_state53),
        .I2(DOUTADOUT[3]),
        .O(ram_reg_bram_0_12[3]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_541[4]_i_1 
       (.I0(A[4]),
        .I1(ap_CS_fsm_state53),
        .I2(DOUTADOUT[4]),
        .O(ram_reg_bram_0_12[4]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_541[5]_i_1 
       (.I0(A[5]),
        .I1(ap_CS_fsm_state53),
        .I2(DOUTADOUT[5]),
        .O(ram_reg_bram_0_12[5]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_541[6]_i_1 
       (.I0(A[6]),
        .I1(ap_CS_fsm_state53),
        .I2(DOUTADOUT[6]),
        .O(ram_reg_bram_0_12[6]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_541[7]_i_1 
       (.I0(A[7]),
        .I1(ap_CS_fsm_state53),
        .I2(DOUTADOUT[7]),
        .O(ram_reg_bram_0_12[7]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_541[8]_i_1 
       (.I0(A[8]),
        .I1(ap_CS_fsm_state53),
        .I2(DOUTADOUT[8]),
        .O(ram_reg_bram_0_12[8]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_541[9]_i_1 
       (.I0(A[9]),
        .I1(ap_CS_fsm_state53),
        .I2(DOUTADOUT[9]),
        .O(ram_reg_bram_0_12[9]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_573[0]_i_1 
       (.I0(DOUTADOUT[0]),
        .I1(ap_CS_fsm_state34),
        .I2(A[0]),
        .O(ram_reg_bram_0_20[0]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_573[10]_i_1 
       (.I0(DOUTADOUT[10]),
        .I1(ap_CS_fsm_state34),
        .I2(A[10]),
        .O(ram_reg_bram_0_20[10]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_573[11]_i_1 
       (.I0(DOUTADOUT[11]),
        .I1(ap_CS_fsm_state34),
        .I2(A[11]),
        .O(ram_reg_bram_0_20[11]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_573[12]_i_1 
       (.I0(DOUTADOUT[12]),
        .I1(ap_CS_fsm_state34),
        .I2(A[12]),
        .O(ram_reg_bram_0_20[12]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_573[13]_i_1 
       (.I0(DOUTADOUT[13]),
        .I1(ap_CS_fsm_state34),
        .I2(A[13]),
        .O(ram_reg_bram_0_20[13]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_573[14]_i_1 
       (.I0(DOUTADOUT[14]),
        .I1(ap_CS_fsm_state34),
        .I2(A[14]),
        .O(ram_reg_bram_0_20[14]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_573[15]_i_2 
       (.I0(DOUTADOUT[15]),
        .I1(ap_CS_fsm_state34),
        .I2(A[15]),
        .O(ram_reg_bram_0_20[15]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_573[1]_i_1 
       (.I0(DOUTADOUT[1]),
        .I1(ap_CS_fsm_state34),
        .I2(A[1]),
        .O(ram_reg_bram_0_20[1]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_573[2]_i_1 
       (.I0(DOUTADOUT[2]),
        .I1(ap_CS_fsm_state34),
        .I2(A[2]),
        .O(ram_reg_bram_0_20[2]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_573[3]_i_1 
       (.I0(DOUTADOUT[3]),
        .I1(ap_CS_fsm_state34),
        .I2(A[3]),
        .O(ram_reg_bram_0_20[3]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_573[4]_i_1 
       (.I0(DOUTADOUT[4]),
        .I1(ap_CS_fsm_state34),
        .I2(A[4]),
        .O(ram_reg_bram_0_20[4]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_573[5]_i_1 
       (.I0(DOUTADOUT[5]),
        .I1(ap_CS_fsm_state34),
        .I2(A[5]),
        .O(ram_reg_bram_0_20[5]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_573[6]_i_1 
       (.I0(DOUTADOUT[6]),
        .I1(ap_CS_fsm_state34),
        .I2(A[6]),
        .O(ram_reg_bram_0_20[6]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_573[7]_i_1 
       (.I0(DOUTADOUT[7]),
        .I1(ap_CS_fsm_state34),
        .I2(A[7]),
        .O(ram_reg_bram_0_20[7]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_573[8]_i_1 
       (.I0(DOUTADOUT[8]),
        .I1(ap_CS_fsm_state34),
        .I2(A[8]),
        .O(ram_reg_bram_0_20[8]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_573[9]_i_1 
       (.I0(DOUTADOUT[9]),
        .I1(ap_CS_fsm_state34),
        .I2(A[9]),
        .O(ram_reg_bram_0_20[9]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_625[0]_i_1 
       (.I0(DOUTADOUT[0]),
        .I1(ap_CS_fsm_state23),
        .I2(A[0]),
        .O(ram_reg_bram_0_9[0]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_625[10]_i_1 
       (.I0(DOUTADOUT[10]),
        .I1(ap_CS_fsm_state23),
        .I2(A[10]),
        .O(ram_reg_bram_0_9[10]));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_625[11]_i_1 
       (.I0(DOUTADOUT[11]),
        .I1(ap_CS_fsm_state23),
        .I2(A[11]),
        .O(ram_reg_bram_0_9[11]));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_625[12]_i_1 
       (.I0(DOUTADOUT[12]),
        .I1(ap_CS_fsm_state23),
        .I2(A[12]),
        .O(ram_reg_bram_0_9[12]));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_625[13]_i_1 
       (.I0(DOUTADOUT[13]),
        .I1(ap_CS_fsm_state23),
        .I2(A[13]),
        .O(ram_reg_bram_0_9[13]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_625[14]_i_1 
       (.I0(DOUTADOUT[14]),
        .I1(ap_CS_fsm_state23),
        .I2(A[14]),
        .O(ram_reg_bram_0_9[14]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_625[15]_i_2 
       (.I0(DOUTADOUT[15]),
        .I1(ap_CS_fsm_state23),
        .I2(A[15]),
        .O(ram_reg_bram_0_9[15]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_625[1]_i_1 
       (.I0(DOUTADOUT[1]),
        .I1(ap_CS_fsm_state23),
        .I2(A[1]),
        .O(ram_reg_bram_0_9[1]));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_625[2]_i_1 
       (.I0(DOUTADOUT[2]),
        .I1(ap_CS_fsm_state23),
        .I2(A[2]),
        .O(ram_reg_bram_0_9[2]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_625[3]_i_1 
       (.I0(DOUTADOUT[3]),
        .I1(ap_CS_fsm_state23),
        .I2(A[3]),
        .O(ram_reg_bram_0_9[3]));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_625[4]_i_1 
       (.I0(DOUTADOUT[4]),
        .I1(ap_CS_fsm_state23),
        .I2(A[4]),
        .O(ram_reg_bram_0_9[4]));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_625[5]_i_1 
       (.I0(DOUTADOUT[5]),
        .I1(ap_CS_fsm_state23),
        .I2(A[5]),
        .O(ram_reg_bram_0_9[5]));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_625[6]_i_1 
       (.I0(DOUTADOUT[6]),
        .I1(ap_CS_fsm_state23),
        .I2(A[6]),
        .O(ram_reg_bram_0_9[6]));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_625[7]_i_1 
       (.I0(DOUTADOUT[7]),
        .I1(ap_CS_fsm_state23),
        .I2(A[7]),
        .O(ram_reg_bram_0_9[7]));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_625[8]_i_1 
       (.I0(DOUTADOUT[8]),
        .I1(ap_CS_fsm_state23),
        .I2(A[8]),
        .O(ram_reg_bram_0_9[8]));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_625[9]_i_1 
       (.I0(DOUTADOUT[9]),
        .I1(ap_CS_fsm_state23),
        .I2(A[9]),
        .O(ram_reg_bram_0_9[9]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_665[0]_i_1 
       (.I0(DOUTADOUT[0]),
        .I1(ap_CS_fsm_state30),
        .I2(A[0]),
        .O(ram_reg_bram_0_10[0]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_665[10]_i_1 
       (.I0(DOUTADOUT[10]),
        .I1(ap_CS_fsm_state30),
        .I2(A[10]),
        .O(ram_reg_bram_0_10[10]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_665[11]_i_1 
       (.I0(DOUTADOUT[11]),
        .I1(ap_CS_fsm_state30),
        .I2(A[11]),
        .O(ram_reg_bram_0_10[11]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_665[12]_i_1 
       (.I0(DOUTADOUT[12]),
        .I1(ap_CS_fsm_state30),
        .I2(A[12]),
        .O(ram_reg_bram_0_10[12]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_665[13]_i_1 
       (.I0(DOUTADOUT[13]),
        .I1(ap_CS_fsm_state30),
        .I2(A[13]),
        .O(ram_reg_bram_0_10[13]));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_665[14]_i_1 
       (.I0(DOUTADOUT[14]),
        .I1(ap_CS_fsm_state30),
        .I2(A[14]),
        .O(ram_reg_bram_0_10[14]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_665[15]_i_2 
       (.I0(DOUTADOUT[15]),
        .I1(ap_CS_fsm_state30),
        .I2(A[15]),
        .O(ram_reg_bram_0_10[15]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_665[1]_i_1 
       (.I0(DOUTADOUT[1]),
        .I1(ap_CS_fsm_state30),
        .I2(A[1]),
        .O(ram_reg_bram_0_10[1]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_665[2]_i_1 
       (.I0(DOUTADOUT[2]),
        .I1(ap_CS_fsm_state30),
        .I2(A[2]),
        .O(ram_reg_bram_0_10[2]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_665[3]_i_1 
       (.I0(DOUTADOUT[3]),
        .I1(ap_CS_fsm_state30),
        .I2(A[3]),
        .O(ram_reg_bram_0_10[3]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_665[4]_i_1 
       (.I0(DOUTADOUT[4]),
        .I1(ap_CS_fsm_state30),
        .I2(A[4]),
        .O(ram_reg_bram_0_10[4]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_665[5]_i_1 
       (.I0(DOUTADOUT[5]),
        .I1(ap_CS_fsm_state30),
        .I2(A[5]),
        .O(ram_reg_bram_0_10[5]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_665[6]_i_1 
       (.I0(DOUTADOUT[6]),
        .I1(ap_CS_fsm_state30),
        .I2(A[6]),
        .O(ram_reg_bram_0_10[6]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_665[7]_i_1 
       (.I0(DOUTADOUT[7]),
        .I1(ap_CS_fsm_state30),
        .I2(A[7]),
        .O(ram_reg_bram_0_10[7]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_665[8]_i_1 
       (.I0(DOUTADOUT[8]),
        .I1(ap_CS_fsm_state30),
        .I2(A[8]),
        .O(ram_reg_bram_0_10[8]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_665[9]_i_1 
       (.I0(DOUTADOUT[9]),
        .I1(ap_CS_fsm_state30),
        .I2(A[9]),
        .O(ram_reg_bram_0_10[9]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_678[0]_i_1 
       (.I0(DOUTADOUT[0]),
        .I1(ap_CS_fsm_state40),
        .I2(A[0]),
        .O(ram_reg_bram_0_19[0]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_678[10]_i_1 
       (.I0(DOUTADOUT[10]),
        .I1(ap_CS_fsm_state40),
        .I2(A[10]),
        .O(ram_reg_bram_0_19[10]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_678[11]_i_1 
       (.I0(DOUTADOUT[11]),
        .I1(ap_CS_fsm_state40),
        .I2(A[11]),
        .O(ram_reg_bram_0_19[11]));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_678[12]_i_1 
       (.I0(DOUTADOUT[12]),
        .I1(ap_CS_fsm_state40),
        .I2(A[12]),
        .O(ram_reg_bram_0_19[12]));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_678[13]_i_1 
       (.I0(DOUTADOUT[13]),
        .I1(ap_CS_fsm_state40),
        .I2(A[13]),
        .O(ram_reg_bram_0_19[13]));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_678[14]_i_1 
       (.I0(DOUTADOUT[14]),
        .I1(ap_CS_fsm_state40),
        .I2(A[14]),
        .O(ram_reg_bram_0_19[14]));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_678[15]_i_2 
       (.I0(DOUTADOUT[15]),
        .I1(ap_CS_fsm_state40),
        .I2(A[15]),
        .O(ram_reg_bram_0_19[15]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_678[1]_i_1 
       (.I0(DOUTADOUT[1]),
        .I1(ap_CS_fsm_state40),
        .I2(A[1]),
        .O(ram_reg_bram_0_19[1]));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_678[2]_i_1 
       (.I0(DOUTADOUT[2]),
        .I1(ap_CS_fsm_state40),
        .I2(A[2]),
        .O(ram_reg_bram_0_19[2]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_678[3]_i_1 
       (.I0(DOUTADOUT[3]),
        .I1(ap_CS_fsm_state40),
        .I2(A[3]),
        .O(ram_reg_bram_0_19[3]));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_678[4]_i_1 
       (.I0(DOUTADOUT[4]),
        .I1(ap_CS_fsm_state40),
        .I2(A[4]),
        .O(ram_reg_bram_0_19[4]));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_678[5]_i_1 
       (.I0(DOUTADOUT[5]),
        .I1(ap_CS_fsm_state40),
        .I2(A[5]),
        .O(ram_reg_bram_0_19[5]));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_678[6]_i_1 
       (.I0(DOUTADOUT[6]),
        .I1(ap_CS_fsm_state40),
        .I2(A[6]),
        .O(ram_reg_bram_0_19[6]));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_678[7]_i_1 
       (.I0(DOUTADOUT[7]),
        .I1(ap_CS_fsm_state40),
        .I2(A[7]),
        .O(ram_reg_bram_0_19[7]));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_678[8]_i_1 
       (.I0(DOUTADOUT[8]),
        .I1(ap_CS_fsm_state40),
        .I2(A[8]),
        .O(ram_reg_bram_0_19[8]));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_678[9]_i_1 
       (.I0(DOUTADOUT[9]),
        .I1(ap_CS_fsm_state40),
        .I2(A[9]),
        .O(ram_reg_bram_0_19[9]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT4 #(
    .INIT(16'hF780)) 
    \reg_731[0]_i_1 
       (.I0(grp_FIR_filter_fu_188_ap_ce),
        .I1(ap_CS_fsm_state58),
        .I2(A[0]),
        .I3(DOUTADOUT[0]),
        .O(\ap_CS_fsm_reg[57] [0]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT4 #(
    .INIT(16'hF780)) 
    \reg_731[10]_i_1 
       (.I0(grp_FIR_filter_fu_188_ap_ce),
        .I1(ap_CS_fsm_state58),
        .I2(A[10]),
        .I3(DOUTADOUT[10]),
        .O(\ap_CS_fsm_reg[57] [10]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT4 #(
    .INIT(16'hF780)) 
    \reg_731[11]_i_1 
       (.I0(grp_FIR_filter_fu_188_ap_ce),
        .I1(ap_CS_fsm_state58),
        .I2(A[11]),
        .I3(DOUTADOUT[11]),
        .O(\ap_CS_fsm_reg[57] [11]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT4 #(
    .INIT(16'hF780)) 
    \reg_731[12]_i_1 
       (.I0(grp_FIR_filter_fu_188_ap_ce),
        .I1(ap_CS_fsm_state58),
        .I2(A[12]),
        .I3(DOUTADOUT[12]),
        .O(\ap_CS_fsm_reg[57] [12]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT4 #(
    .INIT(16'hF780)) 
    \reg_731[13]_i_1 
       (.I0(grp_FIR_filter_fu_188_ap_ce),
        .I1(ap_CS_fsm_state58),
        .I2(A[13]),
        .I3(DOUTADOUT[13]),
        .O(\ap_CS_fsm_reg[57] [13]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT4 #(
    .INIT(16'hF780)) 
    \reg_731[14]_i_1 
       (.I0(grp_FIR_filter_fu_188_ap_ce),
        .I1(ap_CS_fsm_state58),
        .I2(A[14]),
        .I3(DOUTADOUT[14]),
        .O(\ap_CS_fsm_reg[57] [14]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT4 #(
    .INIT(16'hF780)) 
    \reg_731[15]_i_2 
       (.I0(grp_FIR_filter_fu_188_ap_ce),
        .I1(ap_CS_fsm_state58),
        .I2(A[15]),
        .I3(DOUTADOUT[15]),
        .O(\ap_CS_fsm_reg[57] [15]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT4 #(
    .INIT(16'hF780)) 
    \reg_731[1]_i_1 
       (.I0(grp_FIR_filter_fu_188_ap_ce),
        .I1(ap_CS_fsm_state58),
        .I2(A[1]),
        .I3(DOUTADOUT[1]),
        .O(\ap_CS_fsm_reg[57] [1]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT4 #(
    .INIT(16'hF780)) 
    \reg_731[2]_i_1 
       (.I0(grp_FIR_filter_fu_188_ap_ce),
        .I1(ap_CS_fsm_state58),
        .I2(A[2]),
        .I3(DOUTADOUT[2]),
        .O(\ap_CS_fsm_reg[57] [2]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT4 #(
    .INIT(16'hF780)) 
    \reg_731[3]_i_1 
       (.I0(grp_FIR_filter_fu_188_ap_ce),
        .I1(ap_CS_fsm_state58),
        .I2(A[3]),
        .I3(DOUTADOUT[3]),
        .O(\ap_CS_fsm_reg[57] [3]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT4 #(
    .INIT(16'hF780)) 
    \reg_731[4]_i_1 
       (.I0(grp_FIR_filter_fu_188_ap_ce),
        .I1(ap_CS_fsm_state58),
        .I2(A[4]),
        .I3(DOUTADOUT[4]),
        .O(\ap_CS_fsm_reg[57] [4]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT4 #(
    .INIT(16'hF780)) 
    \reg_731[5]_i_1 
       (.I0(grp_FIR_filter_fu_188_ap_ce),
        .I1(ap_CS_fsm_state58),
        .I2(A[5]),
        .I3(DOUTADOUT[5]),
        .O(\ap_CS_fsm_reg[57] [5]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT4 #(
    .INIT(16'hF780)) 
    \reg_731[6]_i_1 
       (.I0(grp_FIR_filter_fu_188_ap_ce),
        .I1(ap_CS_fsm_state58),
        .I2(A[6]),
        .I3(DOUTADOUT[6]),
        .O(\ap_CS_fsm_reg[57] [6]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT4 #(
    .INIT(16'hF780)) 
    \reg_731[7]_i_1 
       (.I0(grp_FIR_filter_fu_188_ap_ce),
        .I1(ap_CS_fsm_state58),
        .I2(A[7]),
        .I3(DOUTADOUT[7]),
        .O(\ap_CS_fsm_reg[57] [7]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT4 #(
    .INIT(16'hF780)) 
    \reg_731[8]_i_1 
       (.I0(grp_FIR_filter_fu_188_ap_ce),
        .I1(ap_CS_fsm_state58),
        .I2(A[8]),
        .I3(DOUTADOUT[8]),
        .O(\ap_CS_fsm_reg[57] [8]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT4 #(
    .INIT(16'hF780)) 
    \reg_731[9]_i_1 
       (.I0(grp_FIR_filter_fu_188_ap_ce),
        .I1(ap_CS_fsm_state58),
        .I2(A[9]),
        .I3(DOUTADOUT[9]),
        .O(\ap_CS_fsm_reg[57] [9]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_762[0]_i_1 
       (.I0(DOUTADOUT[0]),
        .I1(ap_CS_fsm_state56),
        .I2(A[0]),
        .O(ram_reg_bram_0_13[0]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_762[10]_i_1 
       (.I0(DOUTADOUT[10]),
        .I1(ap_CS_fsm_state56),
        .I2(A[10]),
        .O(ram_reg_bram_0_13[10]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_762[11]_i_1 
       (.I0(DOUTADOUT[11]),
        .I1(ap_CS_fsm_state56),
        .I2(A[11]),
        .O(ram_reg_bram_0_13[11]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_762[12]_i_1 
       (.I0(DOUTADOUT[12]),
        .I1(ap_CS_fsm_state56),
        .I2(A[12]),
        .O(ram_reg_bram_0_13[12]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_762[13]_i_1 
       (.I0(DOUTADOUT[13]),
        .I1(ap_CS_fsm_state56),
        .I2(A[13]),
        .O(ram_reg_bram_0_13[13]));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_762[14]_i_1 
       (.I0(DOUTADOUT[14]),
        .I1(ap_CS_fsm_state56),
        .I2(A[14]),
        .O(ram_reg_bram_0_13[14]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_762[15]_i_2 
       (.I0(DOUTADOUT[15]),
        .I1(ap_CS_fsm_state56),
        .I2(A[15]),
        .O(ram_reg_bram_0_13[15]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_762[1]_i_1 
       (.I0(DOUTADOUT[1]),
        .I1(ap_CS_fsm_state56),
        .I2(A[1]),
        .O(ram_reg_bram_0_13[1]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_762[2]_i_1 
       (.I0(DOUTADOUT[2]),
        .I1(ap_CS_fsm_state56),
        .I2(A[2]),
        .O(ram_reg_bram_0_13[2]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_762[3]_i_1 
       (.I0(DOUTADOUT[3]),
        .I1(ap_CS_fsm_state56),
        .I2(A[3]),
        .O(ram_reg_bram_0_13[3]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_762[4]_i_1 
       (.I0(DOUTADOUT[4]),
        .I1(ap_CS_fsm_state56),
        .I2(A[4]),
        .O(ram_reg_bram_0_13[4]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_762[5]_i_1 
       (.I0(DOUTADOUT[5]),
        .I1(ap_CS_fsm_state56),
        .I2(A[5]),
        .O(ram_reg_bram_0_13[5]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_762[6]_i_1 
       (.I0(DOUTADOUT[6]),
        .I1(ap_CS_fsm_state56),
        .I2(A[6]),
        .O(ram_reg_bram_0_13[6]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_762[7]_i_1 
       (.I0(DOUTADOUT[7]),
        .I1(ap_CS_fsm_state56),
        .I2(A[7]),
        .O(ram_reg_bram_0_13[7]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_762[8]_i_1 
       (.I0(DOUTADOUT[8]),
        .I1(ap_CS_fsm_state56),
        .I2(A[8]),
        .O(ram_reg_bram_0_13[8]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_762[9]_i_1 
       (.I0(DOUTADOUT[9]),
        .I1(ap_CS_fsm_state56),
        .I2(A[9]),
        .O(ram_reg_bram_0_13[9]));
  LUT6 #(
    .INIT(64'h9696966996696969)) 
    \tmp19_reg_2682[15]_i_10 
       (.I0(\tmp19_reg_2682[15]_i_2_n_0 ),
        .I1(\tmp19_reg_2682_reg[15] [15]),
        .I2(\tmp19_reg_2682[17]_i_4_n_0 ),
        .I3(\tmp19_reg_2682_reg[17] [14]),
        .I4(\tmp19_reg_2682_reg[17]_0 [14]),
        .I5(DOUTADOUT[14]),
        .O(\tmp19_reg_2682[15]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \tmp19_reg_2682[15]_i_11 
       (.I0(\tmp19_reg_2682[15]_i_3_n_0 ),
        .I1(\tmp19_reg_2682_reg[15] [14]),
        .I2(\tmp19_reg_2682[15]_i_18_n_0 ),
        .I3(\tmp19_reg_2682_reg[17] [13]),
        .I4(\tmp19_reg_2682_reg[17]_0 [13]),
        .I5(DOUTADOUT[13]),
        .O(\tmp19_reg_2682[15]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h9696966996696969)) 
    \tmp19_reg_2682[15]_i_12 
       (.I0(\tmp19_reg_2682[15]_i_4_n_0 ),
        .I1(\tmp19_reg_2682_reg[15] [13]),
        .I2(\tmp19_reg_2682[15]_i_19_n_0 ),
        .I3(\tmp19_reg_2682_reg[17] [12]),
        .I4(\tmp19_reg_2682_reg[17]_0 [12]),
        .I5(DOUTADOUT[12]),
        .O(\tmp19_reg_2682[15]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h9696966996696969)) 
    \tmp19_reg_2682[15]_i_13 
       (.I0(\tmp19_reg_2682[15]_i_5_n_0 ),
        .I1(\tmp19_reg_2682_reg[15] [12]),
        .I2(\tmp19_reg_2682[15]_i_20_n_0 ),
        .I3(\tmp19_reg_2682_reg[17] [11]),
        .I4(\tmp19_reg_2682_reg[17]_0 [11]),
        .I5(DOUTADOUT[11]),
        .O(\tmp19_reg_2682[15]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \tmp19_reg_2682[15]_i_14 
       (.I0(\tmp19_reg_2682[15]_i_6_n_0 ),
        .I1(\tmp19_reg_2682_reg[15] [11]),
        .I2(\tmp19_reg_2682[15]_i_21_n_0 ),
        .I3(\tmp19_reg_2682_reg[17] [10]),
        .I4(\tmp19_reg_2682_reg[17]_0 [10]),
        .I5(DOUTADOUT[10]),
        .O(\tmp19_reg_2682[15]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h9696966996696969)) 
    \tmp19_reg_2682[15]_i_15 
       (.I0(\tmp19_reg_2682[15]_i_7_n_0 ),
        .I1(\tmp19_reg_2682_reg[15] [10]),
        .I2(\tmp19_reg_2682[15]_i_22_n_0 ),
        .I3(\tmp19_reg_2682_reg[17] [9]),
        .I4(\tmp19_reg_2682_reg[17]_0 [9]),
        .I5(DOUTADOUT[9]),
        .O(\tmp19_reg_2682[15]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \tmp19_reg_2682[15]_i_16 
       (.I0(\tmp19_reg_2682[15]_i_8_n_0 ),
        .I1(\tmp19_reg_2682_reg[15] [9]),
        .I2(\tmp19_reg_2682[15]_i_23_n_0 ),
        .I3(\tmp19_reg_2682_reg[17] [8]),
        .I4(\tmp19_reg_2682_reg[17]_0 [8]),
        .I5(DOUTADOUT[8]),
        .O(\tmp19_reg_2682[15]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h9696966996696969)) 
    \tmp19_reg_2682[15]_i_17 
       (.I0(\tmp19_reg_2682[15]_i_9_n_0 ),
        .I1(\tmp19_reg_2682_reg[15] [8]),
        .I2(\tmp19_reg_2682[15]_i_24_n_0 ),
        .I3(\tmp19_reg_2682_reg[17] [7]),
        .I4(\tmp19_reg_2682_reg[17]_0 [7]),
        .I5(DOUTADOUT[7]),
        .O(\tmp19_reg_2682[15]_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \tmp19_reg_2682[15]_i_18 
       (.I0(DOUTADOUT[14]),
        .I1(\tmp19_reg_2682_reg[17]_0 [14]),
        .I2(\tmp19_reg_2682_reg[17] [14]),
        .O(\tmp19_reg_2682[15]_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \tmp19_reg_2682[15]_i_19 
       (.I0(DOUTADOUT[13]),
        .I1(\tmp19_reg_2682_reg[17]_0 [13]),
        .I2(\tmp19_reg_2682_reg[17] [13]),
        .O(\tmp19_reg_2682[15]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'hFFE8E800)) 
    \tmp19_reg_2682[15]_i_2 
       (.I0(\tmp19_reg_2682_reg[17] [13]),
        .I1(\tmp19_reg_2682_reg[17]_0 [13]),
        .I2(DOUTADOUT[13]),
        .I3(\tmp19_reg_2682_reg[15] [14]),
        .I4(\tmp19_reg_2682[15]_i_18_n_0 ),
        .O(\tmp19_reg_2682[15]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \tmp19_reg_2682[15]_i_20 
       (.I0(DOUTADOUT[12]),
        .I1(\tmp19_reg_2682_reg[17]_0 [12]),
        .I2(\tmp19_reg_2682_reg[17] [12]),
        .O(\tmp19_reg_2682[15]_i_20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \tmp19_reg_2682[15]_i_21 
       (.I0(DOUTADOUT[11]),
        .I1(\tmp19_reg_2682_reg[17]_0 [11]),
        .I2(\tmp19_reg_2682_reg[17] [11]),
        .O(\tmp19_reg_2682[15]_i_21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \tmp19_reg_2682[15]_i_22 
       (.I0(DOUTADOUT[10]),
        .I1(\tmp19_reg_2682_reg[17]_0 [10]),
        .I2(\tmp19_reg_2682_reg[17] [10]),
        .O(\tmp19_reg_2682[15]_i_22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \tmp19_reg_2682[15]_i_23 
       (.I0(DOUTADOUT[9]),
        .I1(\tmp19_reg_2682_reg[17]_0 [9]),
        .I2(\tmp19_reg_2682_reg[17] [9]),
        .O(\tmp19_reg_2682[15]_i_23_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \tmp19_reg_2682[15]_i_24 
       (.I0(DOUTADOUT[8]),
        .I1(\tmp19_reg_2682_reg[17]_0 [8]),
        .I2(\tmp19_reg_2682_reg[17] [8]),
        .O(\tmp19_reg_2682[15]_i_24_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \tmp19_reg_2682[15]_i_25 
       (.I0(DOUTADOUT[7]),
        .I1(\tmp19_reg_2682_reg[17]_0 [7]),
        .I2(\tmp19_reg_2682_reg[17] [7]),
        .O(\tmp19_reg_2682[15]_i_25_n_0 ));
  LUT5 #(
    .INIT(32'hDDD4D444)) 
    \tmp19_reg_2682[15]_i_3 
       (.I0(\tmp19_reg_2682[15]_i_19_n_0 ),
        .I1(\tmp19_reg_2682_reg[15] [13]),
        .I2(\tmp19_reg_2682_reg[17] [12]),
        .I3(\tmp19_reg_2682_reg[17]_0 [12]),
        .I4(DOUTADOUT[12]),
        .O(\tmp19_reg_2682[15]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hDDD4D444)) 
    \tmp19_reg_2682[15]_i_4 
       (.I0(\tmp19_reg_2682[15]_i_20_n_0 ),
        .I1(\tmp19_reg_2682_reg[15] [12]),
        .I2(\tmp19_reg_2682_reg[17] [11]),
        .I3(\tmp19_reg_2682_reg[17]_0 [11]),
        .I4(DOUTADOUT[11]),
        .O(\tmp19_reg_2682[15]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFE8E800)) 
    \tmp19_reg_2682[15]_i_5 
       (.I0(\tmp19_reg_2682_reg[17] [10]),
        .I1(\tmp19_reg_2682_reg[17]_0 [10]),
        .I2(DOUTADOUT[10]),
        .I3(\tmp19_reg_2682_reg[15] [11]),
        .I4(\tmp19_reg_2682[15]_i_21_n_0 ),
        .O(\tmp19_reg_2682[15]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hDDD4D444)) 
    \tmp19_reg_2682[15]_i_6 
       (.I0(\tmp19_reg_2682[15]_i_22_n_0 ),
        .I1(\tmp19_reg_2682_reg[15] [10]),
        .I2(\tmp19_reg_2682_reg[17] [9]),
        .I3(\tmp19_reg_2682_reg[17]_0 [9]),
        .I4(DOUTADOUT[9]),
        .O(\tmp19_reg_2682[15]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \tmp19_reg_2682[15]_i_7 
       (.I0(\tmp19_reg_2682_reg[15] [9]),
        .I1(\tmp19_reg_2682[15]_i_23_n_0 ),
        .I2(\tmp19_reg_2682_reg[17] [8]),
        .I3(\tmp19_reg_2682_reg[17]_0 [8]),
        .I4(DOUTADOUT[8]),
        .O(\tmp19_reg_2682[15]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hDDD4D444)) 
    \tmp19_reg_2682[15]_i_8 
       (.I0(\tmp19_reg_2682[15]_i_24_n_0 ),
        .I1(\tmp19_reg_2682_reg[15] [8]),
        .I2(\tmp19_reg_2682_reg[17] [7]),
        .I3(\tmp19_reg_2682_reg[17]_0 [7]),
        .I4(DOUTADOUT[7]),
        .O(\tmp19_reg_2682[15]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hFFE8E800)) 
    \tmp19_reg_2682[15]_i_9 
       (.I0(\tmp19_reg_2682_reg[17] [6]),
        .I1(\tmp19_reg_2682_reg[17]_0 [6]),
        .I2(DOUTADOUT[6]),
        .I3(\tmp19_reg_2682_reg[15] [7]),
        .I4(\tmp19_reg_2682[15]_i_25_n_0 ),
        .O(\tmp19_reg_2682[15]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hE8FF00E8)) 
    \tmp19_reg_2682[17]_i_2 
       (.I0(\tmp19_reg_2682_reg[17] [14]),
        .I1(\tmp19_reg_2682_reg[17]_0 [14]),
        .I2(DOUTADOUT[14]),
        .I3(\tmp19_reg_2682_reg[15] [15]),
        .I4(\tmp19_reg_2682[17]_i_4_n_0 ),
        .O(\tmp19_reg_2682[17]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h4DDBDBB2)) 
    \tmp19_reg_2682[17]_i_3 
       (.I0(\tmp19_reg_2682_reg[15] [15]),
        .I1(\tmp19_reg_2682[17]_i_5_n_0 ),
        .I2(DOUTADOUT[15]),
        .I3(\tmp19_reg_2682_reg[17]_0 [15]),
        .I4(\tmp19_reg_2682_reg[17] [15]),
        .O(\tmp19_reg_2682[17]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \tmp19_reg_2682[17]_i_4 
       (.I0(\tmp19_reg_2682_reg[17] [15]),
        .I1(\tmp19_reg_2682_reg[17]_0 [15]),
        .I2(DOUTADOUT[15]),
        .O(\tmp19_reg_2682[17]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp19_reg_2682[17]_i_5 
       (.I0(\tmp19_reg_2682_reg[17] [14]),
        .I1(\tmp19_reg_2682_reg[17]_0 [14]),
        .I2(DOUTADOUT[14]),
        .O(\tmp19_reg_2682[17]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \tmp19_reg_2682[7]_i_10 
       (.I0(\tmp19_reg_2682[7]_i_3_n_0 ),
        .I1(\tmp19_reg_2682_reg[15] [6]),
        .I2(\tmp19_reg_2682[7]_i_17_n_0 ),
        .I3(\tmp19_reg_2682_reg[17] [5]),
        .I4(\tmp19_reg_2682_reg[17]_0 [5]),
        .I5(DOUTADOUT[5]),
        .O(\tmp19_reg_2682[7]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h9696966996696969)) 
    \tmp19_reg_2682[7]_i_11 
       (.I0(\tmp19_reg_2682[7]_i_4_n_0 ),
        .I1(\tmp19_reg_2682_reg[15] [5]),
        .I2(\tmp19_reg_2682[7]_i_18_n_0 ),
        .I3(\tmp19_reg_2682_reg[17] [4]),
        .I4(\tmp19_reg_2682_reg[17]_0 [4]),
        .I5(DOUTADOUT[4]),
        .O(\tmp19_reg_2682[7]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h9696966996696969)) 
    \tmp19_reg_2682[7]_i_12 
       (.I0(\tmp19_reg_2682[7]_i_5_n_0 ),
        .I1(\tmp19_reg_2682_reg[15] [4]),
        .I2(\tmp19_reg_2682[7]_i_19_n_0 ),
        .I3(\tmp19_reg_2682_reg[17] [3]),
        .I4(\tmp19_reg_2682_reg[17]_0 [3]),
        .I5(DOUTADOUT[3]),
        .O(\tmp19_reg_2682[7]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h9696966996696969)) 
    \tmp19_reg_2682[7]_i_13 
       (.I0(\tmp19_reg_2682[7]_i_6_n_0 ),
        .I1(\tmp19_reg_2682[7]_i_20_n_0 ),
        .I2(\tmp19_reg_2682_reg[15] [3]),
        .I3(\tmp19_reg_2682_reg[17] [2]),
        .I4(\tmp19_reg_2682_reg[17]_0 [2]),
        .I5(DOUTADOUT[2]),
        .O(\tmp19_reg_2682[7]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h6999999699969666)) 
    \tmp19_reg_2682[7]_i_14 
       (.I0(\tmp19_reg_2682_reg[15] [2]),
        .I1(\tmp19_reg_2682[7]_i_21_n_0 ),
        .I2(DOUTADOUT[1]),
        .I3(\tmp19_reg_2682_reg[17]_0 [1]),
        .I4(\tmp19_reg_2682_reg[17] [1]),
        .I5(\tmp19_reg_2682_reg[15] [1]),
        .O(\tmp19_reg_2682[7]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h566A)) 
    \tmp19_reg_2682[7]_i_15 
       (.I0(\tmp19_reg_2682[7]_i_8_n_0 ),
        .I1(\tmp19_reg_2682_reg[17]_0 [0]),
        .I2(DOUTADOUT[0]),
        .I3(\tmp19_reg_2682_reg[17] [0]),
        .O(\tmp19_reg_2682[7]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp19_reg_2682[7]_i_16 
       (.I0(DOUTADOUT[0]),
        .I1(\tmp19_reg_2682_reg[17]_0 [0]),
        .I2(\tmp19_reg_2682_reg[17] [0]),
        .I3(\tmp19_reg_2682_reg[15] [0]),
        .O(\tmp19_reg_2682[7]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \tmp19_reg_2682[7]_i_17 
       (.I0(DOUTADOUT[6]),
        .I1(\tmp19_reg_2682_reg[17]_0 [6]),
        .I2(\tmp19_reg_2682_reg[17] [6]),
        .O(\tmp19_reg_2682[7]_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \tmp19_reg_2682[7]_i_18 
       (.I0(DOUTADOUT[5]),
        .I1(\tmp19_reg_2682_reg[17]_0 [5]),
        .I2(\tmp19_reg_2682_reg[17] [5]),
        .O(\tmp19_reg_2682[7]_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \tmp19_reg_2682[7]_i_19 
       (.I0(DOUTADOUT[4]),
        .I1(\tmp19_reg_2682_reg[17]_0 [4]),
        .I2(\tmp19_reg_2682_reg[17] [4]),
        .O(\tmp19_reg_2682[7]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'hFFE8E800)) 
    \tmp19_reg_2682[7]_i_2 
       (.I0(\tmp19_reg_2682_reg[17] [5]),
        .I1(\tmp19_reg_2682_reg[17]_0 [5]),
        .I2(DOUTADOUT[5]),
        .I3(\tmp19_reg_2682_reg[15] [6]),
        .I4(\tmp19_reg_2682[7]_i_17_n_0 ),
        .O(\tmp19_reg_2682[7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \tmp19_reg_2682[7]_i_20 
       (.I0(DOUTADOUT[3]),
        .I1(\tmp19_reg_2682_reg[17]_0 [3]),
        .I2(\tmp19_reg_2682_reg[17] [3]),
        .O(\tmp19_reg_2682[7]_i_20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \tmp19_reg_2682[7]_i_21 
       (.I0(DOUTADOUT[2]),
        .I1(\tmp19_reg_2682_reg[17]_0 [2]),
        .I2(\tmp19_reg_2682_reg[17] [2]),
        .O(\tmp19_reg_2682[7]_i_21_n_0 ));
  LUT5 #(
    .INIT(32'hE8FF00E8)) 
    \tmp19_reg_2682[7]_i_3 
       (.I0(\tmp19_reg_2682_reg[17] [4]),
        .I1(\tmp19_reg_2682_reg[17]_0 [4]),
        .I2(DOUTADOUT[4]),
        .I3(\tmp19_reg_2682[7]_i_18_n_0 ),
        .I4(\tmp19_reg_2682_reg[15] [5]),
        .O(\tmp19_reg_2682[7]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hDDD4D444)) 
    \tmp19_reg_2682[7]_i_4 
       (.I0(\tmp19_reg_2682[7]_i_19_n_0 ),
        .I1(\tmp19_reg_2682_reg[15] [4]),
        .I2(\tmp19_reg_2682_reg[17] [3]),
        .I3(\tmp19_reg_2682_reg[17]_0 [3]),
        .I4(DOUTADOUT[3]),
        .O(\tmp19_reg_2682[7]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hDDD4D444)) 
    \tmp19_reg_2682[7]_i_5 
       (.I0(\tmp19_reg_2682[7]_i_20_n_0 ),
        .I1(\tmp19_reg_2682_reg[15] [3]),
        .I2(\tmp19_reg_2682_reg[17] [2]),
        .I3(\tmp19_reg_2682_reg[17]_0 [2]),
        .I4(DOUTADOUT[2]),
        .O(\tmp19_reg_2682[7]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFE8E800)) 
    \tmp19_reg_2682[7]_i_6 
       (.I0(\tmp19_reg_2682_reg[17] [1]),
        .I1(\tmp19_reg_2682_reg[17]_0 [1]),
        .I2(DOUTADOUT[1]),
        .I3(\tmp19_reg_2682_reg[15] [2]),
        .I4(\tmp19_reg_2682[7]_i_21_n_0 ),
        .O(\tmp19_reg_2682[7]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hE81717E8)) 
    \tmp19_reg_2682[7]_i_7 
       (.I0(DOUTADOUT[1]),
        .I1(\tmp19_reg_2682_reg[17]_0 [1]),
        .I2(\tmp19_reg_2682_reg[17] [1]),
        .I3(\tmp19_reg_2682[7]_i_21_n_0 ),
        .I4(\tmp19_reg_2682_reg[15] [2]),
        .O(\tmp19_reg_2682[7]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp19_reg_2682[7]_i_8 
       (.I0(\tmp19_reg_2682_reg[17] [1]),
        .I1(\tmp19_reg_2682_reg[17]_0 [1]),
        .I2(DOUTADOUT[1]),
        .I3(\tmp19_reg_2682_reg[15] [1]),
        .O(\tmp19_reg_2682[7]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \tmp19_reg_2682[7]_i_9 
       (.I0(\tmp19_reg_2682[7]_i_2_n_0 ),
        .I1(\tmp19_reg_2682_reg[15] [7]),
        .I2(\tmp19_reg_2682[15]_i_25_n_0 ),
        .I3(\tmp19_reg_2682_reg[17] [6]),
        .I4(\tmp19_reg_2682_reg[17]_0 [6]),
        .I5(DOUTADOUT[6]),
        .O(\tmp19_reg_2682[7]_i_9_n_0 ));
  CARRY8 \tmp19_reg_2682_reg[15]_i_1 
       (.CI(\tmp19_reg_2682_reg[7]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\tmp19_reg_2682_reg[15]_i_1_n_0 ,\tmp19_reg_2682_reg[15]_i_1_n_1 ,\tmp19_reg_2682_reg[15]_i_1_n_2 ,\tmp19_reg_2682_reg[15]_i_1_n_3 ,\tmp19_reg_2682_reg[15]_i_1_n_4 ,\tmp19_reg_2682_reg[15]_i_1_n_5 ,\tmp19_reg_2682_reg[15]_i_1_n_6 ,\tmp19_reg_2682_reg[15]_i_1_n_7 }),
        .DI({\tmp19_reg_2682[15]_i_2_n_0 ,\tmp19_reg_2682[15]_i_3_n_0 ,\tmp19_reg_2682[15]_i_4_n_0 ,\tmp19_reg_2682[15]_i_5_n_0 ,\tmp19_reg_2682[15]_i_6_n_0 ,\tmp19_reg_2682[15]_i_7_n_0 ,\tmp19_reg_2682[15]_i_8_n_0 ,\tmp19_reg_2682[15]_i_9_n_0 }),
        .O(\reg_731_reg[14] [15:8]),
        .S({\tmp19_reg_2682[15]_i_10_n_0 ,\tmp19_reg_2682[15]_i_11_n_0 ,\tmp19_reg_2682[15]_i_12_n_0 ,\tmp19_reg_2682[15]_i_13_n_0 ,\tmp19_reg_2682[15]_i_14_n_0 ,\tmp19_reg_2682[15]_i_15_n_0 ,\tmp19_reg_2682[15]_i_16_n_0 ,\tmp19_reg_2682[15]_i_17_n_0 }));
  CARRY8 \tmp19_reg_2682_reg[17]_i_1 
       (.CI(\tmp19_reg_2682_reg[15]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_tmp19_reg_2682_reg[17]_i_1_CO_UNCONNECTED [7:1],\tmp19_reg_2682_reg[17]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\tmp19_reg_2682[17]_i_2_n_0 }),
        .O({\NLW_tmp19_reg_2682_reg[17]_i_1_O_UNCONNECTED [7:2],\reg_731_reg[14] [17:16]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,\tmp19_reg_2682[17]_i_3_n_0 }));
  CARRY8 \tmp19_reg_2682_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\tmp19_reg_2682_reg[7]_i_1_n_0 ,\tmp19_reg_2682_reg[7]_i_1_n_1 ,\tmp19_reg_2682_reg[7]_i_1_n_2 ,\tmp19_reg_2682_reg[7]_i_1_n_3 ,\tmp19_reg_2682_reg[7]_i_1_n_4 ,\tmp19_reg_2682_reg[7]_i_1_n_5 ,\tmp19_reg_2682_reg[7]_i_1_n_6 ,\tmp19_reg_2682_reg[7]_i_1_n_7 }),
        .DI({\tmp19_reg_2682[7]_i_2_n_0 ,\tmp19_reg_2682[7]_i_3_n_0 ,\tmp19_reg_2682[7]_i_4_n_0 ,\tmp19_reg_2682[7]_i_5_n_0 ,\tmp19_reg_2682[7]_i_6_n_0 ,\tmp19_reg_2682[7]_i_7_n_0 ,\tmp19_reg_2682[7]_i_8_n_0 ,\tmp19_reg_2682_reg[15] [0]}),
        .O(\reg_731_reg[14] [7:0]),
        .S({\tmp19_reg_2682[7]_i_9_n_0 ,\tmp19_reg_2682[7]_i_10_n_0 ,\tmp19_reg_2682[7]_i_11_n_0 ,\tmp19_reg_2682[7]_i_12_n_0 ,\tmp19_reg_2682[7]_i_13_n_0 ,\tmp19_reg_2682[7]_i_14_n_0 ,\tmp19_reg_2682[7]_i_15_n_0 ,\tmp19_reg_2682[7]_i_16_n_0 }));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_am_addmul_16s_16s_10ns_28_4_1
   (P,
    E,
    ap_clk,
    DOUTADOUT,
    DSP_ALU_INST,
    ap_CS_fsm_state34,
    ap_CS_fsm_state5,
    grp_FIR_filter_fu_188_ap_ce,
    ap_CS_fsm_state9,
    ap_CS_fsm_state10,
    ap_CS_fsm_state8,
    ap_CS_fsm_state7);
  output [27:0]P;
  output [0:0]E;
  input ap_clk;
  input [15:0]DOUTADOUT;
  input [15:0]DSP_ALU_INST;
  input ap_CS_fsm_state34;
  input ap_CS_fsm_state5;
  input grp_FIR_filter_fu_188_ap_ce;
  input ap_CS_fsm_state9;
  input ap_CS_fsm_state10;
  input ap_CS_fsm_state8;
  input ap_CS_fsm_state7;

  wire [15:0]DOUTADOUT;
  wire [15:0]DSP_ALU_INST;
  wire [0:0]E;
  wire [27:0]P;
  wire ap_CS_fsm_state10;
  wire ap_CS_fsm_state34;
  wire ap_CS_fsm_state5;
  wire ap_CS_fsm_state7;
  wire ap_CS_fsm_state8;
  wire ap_CS_fsm_state9;
  wire ap_clk;
  wire grp_FIR_filter_fu_188_ap_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0 FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U
       (.DOUTADOUT(DOUTADOUT),
        .DSP_ALU_INST(DSP_ALU_INST),
        .E(E),
        .P(P),
        .ap_CS_fsm_state10(ap_CS_fsm_state10),
        .ap_CS_fsm_state34(ap_CS_fsm_state34),
        .ap_CS_fsm_state5(ap_CS_fsm_state5),
        .ap_CS_fsm_state7(ap_CS_fsm_state7),
        .ap_CS_fsm_state8(ap_CS_fsm_state8),
        .ap_CS_fsm_state9(ap_CS_fsm_state9),
        .ap_clk(ap_clk),
        .grp_FIR_filter_fu_188_ap_ce(grp_FIR_filter_fu_188_ap_ce));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0
   (P,
    E,
    ap_clk,
    DOUTADOUT,
    DSP_ALU_INST,
    ap_CS_fsm_state34,
    ap_CS_fsm_state5,
    grp_FIR_filter_fu_188_ap_ce,
    ap_CS_fsm_state9,
    ap_CS_fsm_state10,
    ap_CS_fsm_state8,
    ap_CS_fsm_state7);
  output [27:0]P;
  output [0:0]E;
  input ap_clk;
  input [15:0]DOUTADOUT;
  input [15:0]DSP_ALU_INST;
  input ap_CS_fsm_state34;
  input ap_CS_fsm_state5;
  input grp_FIR_filter_fu_188_ap_ce;
  input ap_CS_fsm_state9;
  input ap_CS_fsm_state10;
  input ap_CS_fsm_state8;
  input ap_CS_fsm_state7;

  wire [15:0]DOUTADOUT;
  wire [15:0]DSP_ALU_INST;
  wire [0:0]E;
  wire [27:0]P;
  wire ap_CS_fsm_state10;
  wire ap_CS_fsm_state34;
  wire ap_CS_fsm_state5;
  wire ap_CS_fsm_state7;
  wire ap_CS_fsm_state8;
  wire ap_CS_fsm_state9;
  wire ap_clk;
  wire grp_FIR_filter_fu_188_ap_ce;
  wire grp_fu_1851_ce;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:28]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("AD"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(0),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(E),
        .CEAD(grp_fu_1851_ce),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(grp_fu_1851_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_1851_ce),
        .CEP(grp_fu_1851_ce),
        .CLK(ap_clk),
        .D({DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT}),
        .INMODE({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:28],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
  LUT5 #(
    .INIT(32'hF0F0F0E0)) 
    p_reg_reg_i_1__12
       (.I0(ap_CS_fsm_state9),
        .I1(ap_CS_fsm_state10),
        .I2(grp_FIR_filter_fu_188_ap_ce),
        .I3(ap_CS_fsm_state8),
        .I4(ap_CS_fsm_state7),
        .O(grp_fu_1851_ce));
  LUT3 #(
    .INIT(8'hE0)) 
    \reg_573[15]_i_1 
       (.I0(ap_CS_fsm_state34),
        .I1(ap_CS_fsm_state5),
        .I2(grp_FIR_filter_fu_188_ap_ce),
        .O(E));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_am_addmul_16s_16s_10s_26_4_1
   (P,
    ap_CS_fsm_state15,
    CEAD,
    ap_clk,
    A,
    DOUTADOUT);
  output [25:0]P;
  input ap_CS_fsm_state15;
  input CEAD;
  input ap_clk;
  input [15:0]A;
  input [15:0]DOUTADOUT;

  wire [15:0]A;
  wire CEAD;
  wire [15:0]DOUTADOUT;
  wire [25:0]P;
  wire ap_CS_fsm_state15;
  wire ap_clk;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_am_addmul_16s_16s_10s_26_4_1_DSP48_0 FIR_HLS_am_addmul_16s_16s_10s_26_4_1_DSP48_0_U
       (.A(A),
        .CEAD(CEAD),
        .DOUTADOUT(DOUTADOUT),
        .P(P),
        .ap_CS_fsm_state15(ap_CS_fsm_state15),
        .ap_clk(ap_clk));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_am_addmul_16s_16s_10s_26_4_1_DSP48_0
   (P,
    ap_CS_fsm_state15,
    CEAD,
    ap_clk,
    A,
    DOUTADOUT);
  output [25:0]P;
  input ap_CS_fsm_state15;
  input CEAD;
  input ap_clk;
  input [15:0]A;
  input [15:0]DOUTADOUT;

  wire [15:0]A;
  wire CEAD;
  wire [15:0]DOUTADOUT;
  wire [25:0]P;
  wire ap_CS_fsm_state15;
  wire ap_clk;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:26]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("AD"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(0),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b1,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(ap_CS_fsm_state15),
        .CEAD(CEAD),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEAD),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(CEAD),
        .CEP(CEAD),
        .CLK(ap_clk),
        .D({A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A}),
        .INMODE({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:26],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_am_addmul_16s_16s_10s_27_4_1
   (P,
    E,
    DSP_PREADD_INST,
    ap_clk,
    DOUTADOUT,
    DSP_ALU_INST,
    ap_CS_fsm_state9,
    ap_CS_fsm_state10,
    grp_FIR_filter_fu_188_ap_ce,
    ap_CS_fsm_state12,
    ap_CS_fsm_state11,
    ap_CS_fsm_state33,
    ap_CS_fsm_state4);
  output [26:0]P;
  output [0:0]E;
  input [0:0]DSP_PREADD_INST;
  input ap_clk;
  input [15:0]DOUTADOUT;
  input [15:0]DSP_ALU_INST;
  input ap_CS_fsm_state9;
  input ap_CS_fsm_state10;
  input grp_FIR_filter_fu_188_ap_ce;
  input ap_CS_fsm_state12;
  input ap_CS_fsm_state11;
  input ap_CS_fsm_state33;
  input ap_CS_fsm_state4;

  wire [15:0]DOUTADOUT;
  wire [15:0]DSP_ALU_INST;
  wire [0:0]DSP_PREADD_INST;
  wire [0:0]E;
  wire [26:0]P;
  wire ap_CS_fsm_state10;
  wire ap_CS_fsm_state11;
  wire ap_CS_fsm_state12;
  wire ap_CS_fsm_state33;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state9;
  wire ap_clk;
  wire grp_FIR_filter_fu_188_ap_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0 FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U
       (.DOUTADOUT(DOUTADOUT),
        .DSP_ALU_INST(DSP_ALU_INST),
        .DSP_PREADD_INST(DSP_PREADD_INST),
        .E(E),
        .P(P),
        .ap_CS_fsm_state10(ap_CS_fsm_state10),
        .ap_CS_fsm_state11(ap_CS_fsm_state11),
        .ap_CS_fsm_state12(ap_CS_fsm_state12),
        .ap_CS_fsm_state33(ap_CS_fsm_state33),
        .ap_CS_fsm_state4(ap_CS_fsm_state4),
        .ap_CS_fsm_state9(ap_CS_fsm_state9),
        .ap_clk(ap_clk),
        .grp_FIR_filter_fu_188_ap_ce(grp_FIR_filter_fu_188_ap_ce));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0
   (P,
    E,
    DSP_PREADD_INST,
    ap_clk,
    DOUTADOUT,
    DSP_ALU_INST,
    ap_CS_fsm_state9,
    ap_CS_fsm_state10,
    grp_FIR_filter_fu_188_ap_ce,
    ap_CS_fsm_state12,
    ap_CS_fsm_state11,
    ap_CS_fsm_state33,
    ap_CS_fsm_state4);
  output [26:0]P;
  output [0:0]E;
  input [0:0]DSP_PREADD_INST;
  input ap_clk;
  input [15:0]DOUTADOUT;
  input [15:0]DSP_ALU_INST;
  input ap_CS_fsm_state9;
  input ap_CS_fsm_state10;
  input grp_FIR_filter_fu_188_ap_ce;
  input ap_CS_fsm_state12;
  input ap_CS_fsm_state11;
  input ap_CS_fsm_state33;
  input ap_CS_fsm_state4;

  wire [15:0]DOUTADOUT;
  wire [15:0]DSP_ALU_INST;
  wire [0:0]DSP_PREADD_INST;
  wire [0:0]E;
  wire [26:0]P;
  wire ap_CS_fsm_state10;
  wire ap_CS_fsm_state11;
  wire ap_CS_fsm_state12;
  wire ap_CS_fsm_state33;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state9;
  wire ap_clk;
  wire grp_FIR_filter_fu_188_ap_ce;
  wire grp_fu_1867_ce;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:27]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("AD"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(E),
        .CEAD(grp_fu_1867_ce),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(grp_fu_1867_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(DSP_PREADD_INST),
        .CEINMODE(1'b0),
        .CEM(grp_fu_1867_ce),
        .CEP(grp_fu_1867_ce),
        .CLK(ap_clk),
        .D({DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT}),
        .INMODE({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:27],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
  LUT5 #(
    .INIT(32'hF0F0F0E0)) 
    p_reg_reg_i_1__5
       (.I0(ap_CS_fsm_state9),
        .I1(ap_CS_fsm_state10),
        .I2(grp_FIR_filter_fu_188_ap_ce),
        .I3(ap_CS_fsm_state12),
        .I4(ap_CS_fsm_state11),
        .O(grp_fu_1867_ce));
  LUT3 #(
    .INIT(8'hE0)) 
    p_reg_reg_i_1__8
       (.I0(ap_CS_fsm_state33),
        .I1(ap_CS_fsm_state4),
        .I2(grp_FIR_filter_fu_188_ap_ce),
        .O(E));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_am_addmul_16s_16s_11ns_29_4_1
   (P,
    ap_clk,
    A,
    DOUTADOUT,
    ap_CS_fsm_state8,
    ap_CS_fsm_state7,
    grp_FIR_filter_fu_188_ap_ce,
    ap_CS_fsm_state6,
    ap_CS_fsm_state9);
  output [28:0]P;
  input ap_clk;
  input [15:0]A;
  input [15:0]DOUTADOUT;
  input ap_CS_fsm_state8;
  input ap_CS_fsm_state7;
  input grp_FIR_filter_fu_188_ap_ce;
  input ap_CS_fsm_state6;
  input ap_CS_fsm_state9;

  wire [15:0]A;
  wire [15:0]DOUTADOUT;
  wire [28:0]P;
  wire ap_CS_fsm_state6;
  wire ap_CS_fsm_state7;
  wire ap_CS_fsm_state8;
  wire ap_CS_fsm_state9;
  wire ap_clk;
  wire grp_FIR_filter_fu_188_ap_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_am_addmul_16s_16s_11ns_29_4_1_DSP48_0 FIR_HLS_am_addmul_16s_16s_11ns_29_4_1_DSP48_0_U
       (.A(A),
        .DOUTADOUT(DOUTADOUT),
        .P(P),
        .ap_CS_fsm_state6(ap_CS_fsm_state6),
        .ap_CS_fsm_state7(ap_CS_fsm_state7),
        .ap_CS_fsm_state8(ap_CS_fsm_state8),
        .ap_CS_fsm_state9(ap_CS_fsm_state9),
        .ap_clk(ap_clk),
        .grp_FIR_filter_fu_188_ap_ce(grp_FIR_filter_fu_188_ap_ce));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_am_addmul_16s_16s_11ns_29_4_1_DSP48_0
   (P,
    ap_clk,
    A,
    DOUTADOUT,
    ap_CS_fsm_state8,
    ap_CS_fsm_state7,
    grp_FIR_filter_fu_188_ap_ce,
    ap_CS_fsm_state6,
    ap_CS_fsm_state9);
  output [28:0]P;
  input ap_clk;
  input [15:0]A;
  input [15:0]DOUTADOUT;
  input ap_CS_fsm_state8;
  input ap_CS_fsm_state7;
  input grp_FIR_filter_fu_188_ap_ce;
  input ap_CS_fsm_state6;
  input ap_CS_fsm_state9;

  wire [15:0]A;
  wire [15:0]DOUTADOUT;
  wire [28:0]P;
  wire ap_CS_fsm_state6;
  wire ap_CS_fsm_state7;
  wire ap_CS_fsm_state8;
  wire ap_CS_fsm_state9;
  wire ap_clk;
  wire grp_FIR_filter_fu_188_ap_ce;
  wire grp_fu_1843_ce;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:29]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("AD"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(0),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(grp_fu_1843_ce),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(grp_fu_1843_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_1843_ce),
        .CEP(grp_fu_1843_ce),
        .CLK(ap_clk),
        .D({A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A}),
        .INMODE({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:29],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
  LUT5 #(
    .INIT(32'hF0F0F0E0)) 
    p_reg_reg_i_1__13
       (.I0(ap_CS_fsm_state8),
        .I1(ap_CS_fsm_state7),
        .I2(grp_FIR_filter_fu_188_ap_ce),
        .I3(ap_CS_fsm_state6),
        .I4(ap_CS_fsm_state9),
        .O(grp_fu_1843_ce));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_am_addmul_16s_16s_11s_28_4_1
   (P,
    E,
    \ap_CS_fsm_reg[18] ,
    ap_clk,
    A,
    DSP_ALU_INST,
    ap_CS_fsm_state33,
    ap_CS_fsm_state5,
    grp_FIR_filter_fu_188_ap_ce,
    ap_CS_fsm_state19,
    ap_CS_fsm_state7,
    ap_CS_fsm_state38,
    ap_CS_fsm_state11,
    ap_CS_fsm_state10,
    ap_CS_fsm_state9,
    ap_CS_fsm_state8);
  output [27:0]P;
  output [0:0]E;
  output [0:0]\ap_CS_fsm_reg[18] ;
  input ap_clk;
  input [15:0]A;
  input [15:0]DSP_ALU_INST;
  input ap_CS_fsm_state33;
  input ap_CS_fsm_state5;
  input grp_FIR_filter_fu_188_ap_ce;
  input ap_CS_fsm_state19;
  input ap_CS_fsm_state7;
  input ap_CS_fsm_state38;
  input ap_CS_fsm_state11;
  input ap_CS_fsm_state10;
  input ap_CS_fsm_state9;
  input ap_CS_fsm_state8;

  wire [15:0]A;
  wire [15:0]DSP_ALU_INST;
  wire [0:0]E;
  wire [27:0]P;
  wire [0:0]\ap_CS_fsm_reg[18] ;
  wire ap_CS_fsm_state10;
  wire ap_CS_fsm_state11;
  wire ap_CS_fsm_state19;
  wire ap_CS_fsm_state33;
  wire ap_CS_fsm_state38;
  wire ap_CS_fsm_state5;
  wire ap_CS_fsm_state7;
  wire ap_CS_fsm_state8;
  wire ap_CS_fsm_state9;
  wire ap_clk;
  wire grp_FIR_filter_fu_188_ap_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_am_addmul_16s_16s_11s_28_4_1_DSP48_0 FIR_HLS_am_addmul_16s_16s_11s_28_4_1_DSP48_0_U
       (.A(A),
        .DSP_ALU_INST(DSP_ALU_INST),
        .E(E),
        .P(P),
        .\ap_CS_fsm_reg[18] (\ap_CS_fsm_reg[18] ),
        .ap_CS_fsm_state10(ap_CS_fsm_state10),
        .ap_CS_fsm_state11(ap_CS_fsm_state11),
        .ap_CS_fsm_state19(ap_CS_fsm_state19),
        .ap_CS_fsm_state33(ap_CS_fsm_state33),
        .ap_CS_fsm_state38(ap_CS_fsm_state38),
        .ap_CS_fsm_state5(ap_CS_fsm_state5),
        .ap_CS_fsm_state7(ap_CS_fsm_state7),
        .ap_CS_fsm_state8(ap_CS_fsm_state8),
        .ap_CS_fsm_state9(ap_CS_fsm_state9),
        .ap_clk(ap_clk),
        .grp_FIR_filter_fu_188_ap_ce(grp_FIR_filter_fu_188_ap_ce));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_am_addmul_16s_16s_11s_28_4_1_DSP48_0
   (P,
    E,
    \ap_CS_fsm_reg[18] ,
    ap_clk,
    A,
    DSP_ALU_INST,
    ap_CS_fsm_state33,
    ap_CS_fsm_state5,
    grp_FIR_filter_fu_188_ap_ce,
    ap_CS_fsm_state19,
    ap_CS_fsm_state7,
    ap_CS_fsm_state38,
    ap_CS_fsm_state11,
    ap_CS_fsm_state10,
    ap_CS_fsm_state9,
    ap_CS_fsm_state8);
  output [27:0]P;
  output [0:0]E;
  output [0:0]\ap_CS_fsm_reg[18] ;
  input ap_clk;
  input [15:0]A;
  input [15:0]DSP_ALU_INST;
  input ap_CS_fsm_state33;
  input ap_CS_fsm_state5;
  input grp_FIR_filter_fu_188_ap_ce;
  input ap_CS_fsm_state19;
  input ap_CS_fsm_state7;
  input ap_CS_fsm_state38;
  input ap_CS_fsm_state11;
  input ap_CS_fsm_state10;
  input ap_CS_fsm_state9;
  input ap_CS_fsm_state8;

  wire [15:0]A;
  wire [15:0]DSP_ALU_INST;
  wire [0:0]E;
  wire [27:0]P;
  wire [0:0]\ap_CS_fsm_reg[18] ;
  wire ap_CS_fsm_state10;
  wire ap_CS_fsm_state11;
  wire ap_CS_fsm_state19;
  wire ap_CS_fsm_state33;
  wire ap_CS_fsm_state38;
  wire ap_CS_fsm_state5;
  wire ap_CS_fsm_state7;
  wire ap_CS_fsm_state8;
  wire ap_CS_fsm_state9;
  wire ap_clk;
  wire grp_FIR_filter_fu_188_ap_ce;
  wire grp_fu_1859_ce;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:28]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("AD"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b1,1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(E),
        .CEAD(grp_fu_1859_ce),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(grp_fu_1859_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(\ap_CS_fsm_reg[18] ),
        .CEINMODE(1'b0),
        .CEM(grp_fu_1859_ce),
        .CEP(grp_fu_1859_ce),
        .CLK(ap_clk),
        .D({A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A}),
        .INMODE({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:28],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
  LUT5 #(
    .INIT(32'hAAAAAAA8)) 
    p_reg_reg_i_1__39
       (.I0(grp_FIR_filter_fu_188_ap_ce),
        .I1(ap_CS_fsm_state11),
        .I2(ap_CS_fsm_state10),
        .I3(ap_CS_fsm_state9),
        .I4(ap_CS_fsm_state8),
        .O(grp_fu_1859_ce));
  LUT3 #(
    .INIT(8'hE0)) 
    p_reg_reg_i_1__9
       (.I0(ap_CS_fsm_state33),
        .I1(ap_CS_fsm_state5),
        .I2(grp_FIR_filter_fu_188_ap_ce),
        .O(E));
  LUT4 #(
    .INIT(16'hFE00)) 
    p_reg_reg_i_2__8
       (.I0(ap_CS_fsm_state19),
        .I1(ap_CS_fsm_state7),
        .I2(ap_CS_fsm_state38),
        .I3(grp_FIR_filter_fu_188_ap_ce),
        .O(\ap_CS_fsm_reg[18] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_am_addmul_16s_16s_13ns_29_4_1
   (ACOUT,
    P,
    CED,
    E,
    CEP,
    ap_clk,
    Q,
    \p_ZL19H_filter_FIR_int_40_3_reg[0] ,
    \p_ZL19H_filter_FIR_int_40_3_reg[0]_0 ,
    ap_enable_reg_pp0_iter1);
  output [29:0]ACOUT;
  output [28:0]P;
  output CED;
  input [0:0]E;
  input CEP;
  input ap_clk;
  input [15:0]Q;
  input [1:0]\p_ZL19H_filter_FIR_int_40_3_reg[0] ;
  input [0:0]\p_ZL19H_filter_FIR_int_40_3_reg[0]_0 ;
  input ap_enable_reg_pp0_iter1;

  wire [29:0]ACOUT;
  wire CED;
  wire CEP;
  wire [0:0]E;
  wire [28:0]P;
  wire [15:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire [1:0]\p_ZL19H_filter_FIR_int_40_3_reg[0] ;
  wire [0:0]\p_ZL19H_filter_FIR_int_40_3_reg[0]_0 ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_am_addmul_16s_16s_13ns_29_4_1_DSP48_0 FIR_HLS_am_addmul_16s_16s_13ns_29_4_1_DSP48_0_U
       (.ACOUT(ACOUT),
        .CED(CED),
        .CEP(CEP),
        .E(E),
        .P(P),
        .Q(Q),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .\p_ZL19H_filter_FIR_int_40_3_reg[0] (\p_ZL19H_filter_FIR_int_40_3_reg[0] ),
        .\p_ZL19H_filter_FIR_int_40_3_reg[0]_0 (\p_ZL19H_filter_FIR_int_40_3_reg[0]_0 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_am_addmul_16s_16s_13ns_29_4_1_DSP48_0
   (ACOUT,
    P,
    CED,
    E,
    CEP,
    ap_clk,
    Q,
    \p_ZL19H_filter_FIR_int_40_3_reg[0] ,
    \p_ZL19H_filter_FIR_int_40_3_reg[0]_0 ,
    ap_enable_reg_pp0_iter1);
  output [29:0]ACOUT;
  output [28:0]P;
  output CED;
  input [0:0]E;
  input CEP;
  input ap_clk;
  input [15:0]Q;
  input [1:0]\p_ZL19H_filter_FIR_int_40_3_reg[0] ;
  input [0:0]\p_ZL19H_filter_FIR_int_40_3_reg[0]_0 ;
  input ap_enable_reg_pp0_iter1;

  wire [29:0]ACOUT;
  wire CED;
  wire CEP;
  wire [0:0]E;
  wire [28:0]P;
  wire [15:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire [1:0]\p_ZL19H_filter_FIR_int_40_3_reg[0] ;
  wire [0:0]\p_ZL19H_filter_FIR_int_40_3_reg[0]_0 ;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:29]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  LUT4 #(
    .INIT(16'h1000)) 
    \p_ZL19H_filter_FIR_int_40_4[15]_i_1 
       (.I0(\p_ZL19H_filter_FIR_int_40_3_reg[0] [0]),
        .I1(\p_ZL19H_filter_FIR_int_40_3_reg[0] [1]),
        .I2(\p_ZL19H_filter_FIR_int_40_3_reg[0]_0 ),
        .I3(ap_enable_reg_pp0_iter1),
        .O(CED));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("AD"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({Q[15],Q[15],Q[15],Q[15],Q[15],Q[15],Q[15],Q[15],Q[15],Q[15],Q[15],Q[15],Q[15],Q[15],Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(ACOUT),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(CED),
        .CEA2(E),
        .CEAD(CEP),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEP),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(CED),
        .CEINMODE(1'b0),
        .CEM(CEP),
        .CEP(CEP),
        .CLK(ap_clk),
        .D({Q[15],Q[15],Q[15],Q[15],Q[15],Q[15],Q[15],Q[15],Q[15],Q[15],Q[15],Q}),
        .INMODE({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:29],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_am_addmul_16s_16s_13ns_30_4_1
   (PCOUT,
    CEA2,
    E,
    CEP,
    ap_clk,
    Q,
    \p_ZL19H_filter_FIR_dec_40_3_reg[0] ,
    \p_ZL19H_filter_FIR_dec_40_3_reg[0]_0 ,
    \p_ZL19H_filter_FIR_dec_40_1_reg[0] ,
    \p_ZL19H_filter_FIR_dec_40_1_reg[0]_0 );
  output [47:0]PCOUT;
  output CEA2;
  output [0:0]E;
  input CEP;
  input ap_clk;
  input [15:0]Q;
  input [1:0]\p_ZL19H_filter_FIR_dec_40_3_reg[0] ;
  input [1:0]\p_ZL19H_filter_FIR_dec_40_3_reg[0]_0 ;
  input [2:0]\p_ZL19H_filter_FIR_dec_40_1_reg[0] ;
  input \p_ZL19H_filter_FIR_dec_40_1_reg[0]_0 ;

  wire CEA2;
  wire CEP;
  wire [0:0]E;
  wire [47:0]PCOUT;
  wire [15:0]Q;
  wire ap_clk;
  wire [2:0]\p_ZL19H_filter_FIR_dec_40_1_reg[0] ;
  wire \p_ZL19H_filter_FIR_dec_40_1_reg[0]_0 ;
  wire [1:0]\p_ZL19H_filter_FIR_dec_40_3_reg[0] ;
  wire [1:0]\p_ZL19H_filter_FIR_dec_40_3_reg[0]_0 ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_am_addmul_16s_16s_13ns_30_4_1_DSP48_0 FIR_HLS_am_addmul_16s_16s_13ns_30_4_1_DSP48_0_U
       (.CEA2(CEA2),
        .CEP(CEP),
        .E(E),
        .PCOUT(PCOUT),
        .Q(Q),
        .ap_clk(ap_clk),
        .\p_ZL19H_filter_FIR_dec_40_1_reg[0] (\p_ZL19H_filter_FIR_dec_40_1_reg[0] ),
        .\p_ZL19H_filter_FIR_dec_40_1_reg[0]_0 (\p_ZL19H_filter_FIR_dec_40_1_reg[0]_0 ),
        .\p_ZL19H_filter_FIR_dec_40_3_reg[0] (\p_ZL19H_filter_FIR_dec_40_3_reg[0] ),
        .\p_ZL19H_filter_FIR_dec_40_3_reg[0]_0 (\p_ZL19H_filter_FIR_dec_40_3_reg[0]_0 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_am_addmul_16s_16s_13ns_30_4_1_DSP48_0
   (PCOUT,
    CEA2,
    E,
    CEP,
    ap_clk,
    Q,
    \p_ZL19H_filter_FIR_dec_40_3_reg[0] ,
    \p_ZL19H_filter_FIR_dec_40_3_reg[0]_0 ,
    \p_ZL19H_filter_FIR_dec_40_1_reg[0] ,
    \p_ZL19H_filter_FIR_dec_40_1_reg[0]_0 );
  output [47:0]PCOUT;
  output CEA2;
  output [0:0]E;
  input CEP;
  input ap_clk;
  input [15:0]Q;
  input [1:0]\p_ZL19H_filter_FIR_dec_40_3_reg[0] ;
  input [1:0]\p_ZL19H_filter_FIR_dec_40_3_reg[0]_0 ;
  input [2:0]\p_ZL19H_filter_FIR_dec_40_1_reg[0] ;
  input \p_ZL19H_filter_FIR_dec_40_1_reg[0]_0 ;

  wire CEA2;
  wire CEP;
  wire [0:0]E;
  wire [47:0]PCOUT;
  wire [15:0]Q;
  wire ap_clk;
  wire [2:0]\p_ZL19H_filter_FIR_dec_40_1_reg[0] ;
  wire \p_ZL19H_filter_FIR_dec_40_1_reg[0]_0 ;
  wire [1:0]\p_ZL19H_filter_FIR_dec_40_3_reg[0] ;
  wire [1:0]\p_ZL19H_filter_FIR_dec_40_3_reg[0]_0 ;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_P_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  LUT3 #(
    .INIT(8'h02)) 
    \p_ZL19H_filter_FIR_dec_40_4[15]_i_1 
       (.I0(\p_ZL19H_filter_FIR_dec_40_3_reg[0] [1]),
        .I1(\p_ZL19H_filter_FIR_dec_40_3_reg[0]_0 [0]),
        .I2(\p_ZL19H_filter_FIR_dec_40_3_reg[0]_0 [1]),
        .O(CEA2));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("AD"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({Q[15],Q[15],Q[15],Q[15],Q[15],Q[15],Q[15],Q[15],Q[15],Q[15],Q[15],Q[15],Q[15],Q[15],Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(CEA2),
        .CEA2(E),
        .CEAD(CEP),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEP),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(CEA2),
        .CEINMODE(1'b0),
        .CEM(CEP),
        .CEP(CEP),
        .CLK(ap_clk),
        .D({Q[15],Q[15],Q[15],Q[15],Q[15],Q[15],Q[15],Q[15],Q[15],Q[15],Q[15],Q}),
        .INMODE({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_p_reg_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(PCOUT),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
  LUT5 #(
    .INIT(32'h00000004)) 
    p_reg_reg_i_1__52
       (.I0(\p_ZL19H_filter_FIR_dec_40_1_reg[0] [1]),
        .I1(\p_ZL19H_filter_FIR_dec_40_3_reg[0] [0]),
        .I2(\p_ZL19H_filter_FIR_dec_40_1_reg[0]_0 ),
        .I3(\p_ZL19H_filter_FIR_dec_40_1_reg[0] [2]),
        .I4(\p_ZL19H_filter_FIR_dec_40_1_reg[0] [0]),
        .O(E));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_am_addmul_16s_16s_14ns_31_4_1
   (P,
    A,
    CEAD,
    ap_clk,
    DOUTADOUT,
    DSP_A_B_DATA_INST,
    DSP_A_B_DATA_INST_0,
    S);
  output [30:0]P;
  output [16:0]A;
  input CEAD;
  input ap_clk;
  input [14:0]DOUTADOUT;
  input [7:0]DSP_A_B_DATA_INST;
  input [0:0]DSP_A_B_DATA_INST_0;
  input [7:0]S;

  wire [16:0]A;
  wire CEAD;
  wire [14:0]DOUTADOUT;
  wire [7:0]DSP_A_B_DATA_INST;
  wire [0:0]DSP_A_B_DATA_INST_0;
  wire [30:0]P;
  wire [7:0]S;
  wire ap_clk;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_am_addmul_16s_16s_14ns_31_4_1_DSP48_0 FIR_HLS_am_addmul_16s_16s_14ns_31_4_1_DSP48_0_U
       (.A(A),
        .CEAD(CEAD),
        .DOUTADOUT(DOUTADOUT),
        .DSP_A_B_DATA_INST(DSP_A_B_DATA_INST),
        .DSP_A_B_DATA_INST_0(DSP_A_B_DATA_INST_0),
        .P(P),
        .S(S),
        .ap_clk(ap_clk));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_am_addmul_16s_16s_14ns_31_4_1_DSP48_0
   (P,
    A,
    CEAD,
    ap_clk,
    DOUTADOUT,
    DSP_A_B_DATA_INST,
    DSP_A_B_DATA_INST_0,
    S);
  output [30:0]P;
  output [16:0]A;
  input CEAD;
  input ap_clk;
  input [14:0]DOUTADOUT;
  input [7:0]DSP_A_B_DATA_INST;
  input [0:0]DSP_A_B_DATA_INST_0;
  input [7:0]S;

  wire [16:0]A;
  wire CEAD;
  wire [14:0]DOUTADOUT;
  wire [7:0]DSP_A_B_DATA_INST;
  wire [0:0]DSP_A_B_DATA_INST_0;
  wire [30:0]P;
  wire [7:0]S;
  wire ad_carry__0_n_0;
  wire ad_carry__0_n_1;
  wire ad_carry__0_n_2;
  wire ad_carry__0_n_3;
  wire ad_carry__0_n_4;
  wire ad_carry__0_n_5;
  wire ad_carry__0_n_6;
  wire ad_carry__0_n_7;
  wire ad_carry_n_0;
  wire ad_carry_n_1;
  wire ad_carry_n_2;
  wire ad_carry_n_3;
  wire ad_carry_n_4;
  wire ad_carry_n_5;
  wire ad_carry_n_6;
  wire ad_carry_n_7;
  wire ap_clk;
  wire [7:0]NLW_ad_carry__1_CO_UNCONNECTED;
  wire [7:1]NLW_ad_carry__1_O_UNCONNECTED;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:31]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  CARRY8 ad_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({ad_carry_n_0,ad_carry_n_1,ad_carry_n_2,ad_carry_n_3,ad_carry_n_4,ad_carry_n_5,ad_carry_n_6,ad_carry_n_7}),
        .DI(DOUTADOUT[7:0]),
        .O(A[7:0]),
        .S(DSP_A_B_DATA_INST));
  CARRY8 ad_carry__0
       (.CI(ad_carry_n_0),
        .CI_TOP(1'b0),
        .CO({ad_carry__0_n_0,ad_carry__0_n_1,ad_carry__0_n_2,ad_carry__0_n_3,ad_carry__0_n_4,ad_carry__0_n_5,ad_carry__0_n_6,ad_carry__0_n_7}),
        .DI({DSP_A_B_DATA_INST_0,DOUTADOUT[14:8]}),
        .O(A[15:8]),
        .S(S));
  CARRY8 ad_carry__1
       (.CI(ad_carry__0_n_0),
        .CI_TOP(1'b0),
        .CO(NLW_ad_carry__1_CO_UNCONNECTED[7:0]),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_ad_carry__1_O_UNCONNECTED[7:1],A[16]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({A[16],A[16],A[16],A[16],A[16],A[16],A[16],A[16],A[16],A[16],A[16],A[16],A[16],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(CEAD),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEAD),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(CEAD),
        .CEP(CEAD),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:31],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_am_addmul_16s_16s_8ns_25_4_1
   (P,
    E,
    \ap_CS_fsm_reg[8] ,
    ap_clk,
    DSP_PREADD_INST,
    DSP_ALU_INST,
    ap_CS_fsm_state53,
    ap_CS_fsm_state3,
    grp_FIR_filter_fu_188_ap_ce,
    ap_CS_fsm_state9,
    ap_CS_fsm_state23,
    ap_CS_fsm_state12,
    ap_CS_fsm_state15,
    ap_CS_fsm_state13,
    ap_CS_fsm_state14);
  output [24:0]P;
  output [0:0]E;
  output [0:0]\ap_CS_fsm_reg[8] ;
  input ap_clk;
  input [15:0]DSP_PREADD_INST;
  input [15:0]DSP_ALU_INST;
  input ap_CS_fsm_state53;
  input ap_CS_fsm_state3;
  input grp_FIR_filter_fu_188_ap_ce;
  input ap_CS_fsm_state9;
  input ap_CS_fsm_state23;
  input ap_CS_fsm_state12;
  input ap_CS_fsm_state15;
  input ap_CS_fsm_state13;
  input ap_CS_fsm_state14;

  wire [15:0]DSP_ALU_INST;
  wire [15:0]DSP_PREADD_INST;
  wire [0:0]E;
  wire [24:0]P;
  wire [0:0]\ap_CS_fsm_reg[8] ;
  wire ap_CS_fsm_state12;
  wire ap_CS_fsm_state13;
  wire ap_CS_fsm_state14;
  wire ap_CS_fsm_state15;
  wire ap_CS_fsm_state23;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state53;
  wire ap_CS_fsm_state9;
  wire ap_clk;
  wire grp_FIR_filter_fu_188_ap_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_am_addmul_16s_16s_8ns_25_4_1_DSP48_0 FIR_HLS_am_addmul_16s_16s_8ns_25_4_1_DSP48_0_U
       (.DSP_ALU_INST(DSP_ALU_INST),
        .DSP_PREADD_INST(DSP_PREADD_INST),
        .E(E),
        .P(P),
        .\ap_CS_fsm_reg[8] (\ap_CS_fsm_reg[8] ),
        .ap_CS_fsm_state12(ap_CS_fsm_state12),
        .ap_CS_fsm_state13(ap_CS_fsm_state13),
        .ap_CS_fsm_state14(ap_CS_fsm_state14),
        .ap_CS_fsm_state15(ap_CS_fsm_state15),
        .ap_CS_fsm_state23(ap_CS_fsm_state23),
        .ap_CS_fsm_state3(ap_CS_fsm_state3),
        .ap_CS_fsm_state53(ap_CS_fsm_state53),
        .ap_CS_fsm_state9(ap_CS_fsm_state9),
        .ap_clk(ap_clk),
        .grp_FIR_filter_fu_188_ap_ce(grp_FIR_filter_fu_188_ap_ce));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_am_addmul_16s_16s_8ns_25_4_1_DSP48_0
   (P,
    E,
    \ap_CS_fsm_reg[8] ,
    ap_clk,
    DSP_PREADD_INST,
    DSP_ALU_INST,
    ap_CS_fsm_state53,
    ap_CS_fsm_state3,
    grp_FIR_filter_fu_188_ap_ce,
    ap_CS_fsm_state9,
    ap_CS_fsm_state23,
    ap_CS_fsm_state12,
    ap_CS_fsm_state15,
    ap_CS_fsm_state13,
    ap_CS_fsm_state14);
  output [24:0]P;
  output [0:0]E;
  output [0:0]\ap_CS_fsm_reg[8] ;
  input ap_clk;
  input [15:0]DSP_PREADD_INST;
  input [15:0]DSP_ALU_INST;
  input ap_CS_fsm_state53;
  input ap_CS_fsm_state3;
  input grp_FIR_filter_fu_188_ap_ce;
  input ap_CS_fsm_state9;
  input ap_CS_fsm_state23;
  input ap_CS_fsm_state12;
  input ap_CS_fsm_state15;
  input ap_CS_fsm_state13;
  input ap_CS_fsm_state14;

  wire [15:0]DSP_ALU_INST;
  wire [15:0]DSP_PREADD_INST;
  wire [0:0]E;
  wire [24:0]P;
  wire [0:0]\ap_CS_fsm_reg[8] ;
  wire ap_CS_fsm_state12;
  wire ap_CS_fsm_state13;
  wire ap_CS_fsm_state14;
  wire ap_CS_fsm_state15;
  wire ap_CS_fsm_state23;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state53;
  wire ap_CS_fsm_state9;
  wire ap_clk;
  wire grp_FIR_filter_fu_188_ap_ce;
  wire grp_fu_1891_ce;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:25]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("AD"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(E),
        .CEAD(grp_fu_1891_ce),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(grp_fu_1891_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(\ap_CS_fsm_reg[8] ),
        .CEINMODE(1'b0),
        .CEM(grp_fu_1891_ce),
        .CEP(grp_fu_1891_ce),
        .CLK(ap_clk),
        .D({DSP_PREADD_INST[15],DSP_PREADD_INST[15],DSP_PREADD_INST[15],DSP_PREADD_INST[15],DSP_PREADD_INST[15],DSP_PREADD_INST[15],DSP_PREADD_INST[15],DSP_PREADD_INST[15],DSP_PREADD_INST[15],DSP_PREADD_INST[15],DSP_PREADD_INST[15],DSP_PREADD_INST}),
        .INMODE({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:25],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
  LUT5 #(
    .INIT(32'hAAAAAAA8)) 
    p_reg_reg_i_1__40
       (.I0(grp_FIR_filter_fu_188_ap_ce),
        .I1(ap_CS_fsm_state12),
        .I2(ap_CS_fsm_state15),
        .I3(ap_CS_fsm_state13),
        .I4(ap_CS_fsm_state14),
        .O(grp_fu_1891_ce));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \reg_541[15]_i_1 
       (.I0(ap_CS_fsm_state53),
        .I1(ap_CS_fsm_state3),
        .I2(grp_FIR_filter_fu_188_ap_ce),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \reg_625[15]_i_1 
       (.I0(ap_CS_fsm_state9),
        .I1(ap_CS_fsm_state23),
        .I2(grp_FIR_filter_fu_188_ap_ce),
        .O(\ap_CS_fsm_reg[8] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_am_addmul_16s_16s_8s_24_4_1
   (P,
    E,
    DSP_PREADD_INST,
    ap_clk,
    DSP_PREADD_INST_0,
    DSP_ALU_INST,
    Q,
    ap_CS_fsm_state57,
    grp_FIR_filter_fu_188_ap_ce,
    ap_CS_fsm_state17,
    ap_CS_fsm_state16,
    ap_CS_fsm_state14,
    ap_CS_fsm_state15);
  output [23:0]P;
  output [0:0]E;
  input [0:0]DSP_PREADD_INST;
  input ap_clk;
  input [15:0]DSP_PREADD_INST_0;
  input [15:0]DSP_ALU_INST;
  input [0:0]Q;
  input ap_CS_fsm_state57;
  input grp_FIR_filter_fu_188_ap_ce;
  input ap_CS_fsm_state17;
  input ap_CS_fsm_state16;
  input ap_CS_fsm_state14;
  input ap_CS_fsm_state15;

  wire [15:0]DSP_ALU_INST;
  wire [0:0]DSP_PREADD_INST;
  wire [15:0]DSP_PREADD_INST_0;
  wire [0:0]E;
  wire [23:0]P;
  wire [0:0]Q;
  wire ap_CS_fsm_state14;
  wire ap_CS_fsm_state15;
  wire ap_CS_fsm_state16;
  wire ap_CS_fsm_state17;
  wire ap_CS_fsm_state57;
  wire ap_clk;
  wire grp_FIR_filter_fu_188_ap_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_am_addmul_16s_16s_8s_24_4_1_DSP48_0 FIR_HLS_am_addmul_16s_16s_8s_24_4_1_DSP48_0_U
       (.DSP_ALU_INST(DSP_ALU_INST),
        .DSP_PREADD_INST(DSP_PREADD_INST),
        .DSP_PREADD_INST_0(DSP_PREADD_INST_0),
        .E(E),
        .P(P),
        .Q(Q),
        .ap_CS_fsm_state14(ap_CS_fsm_state14),
        .ap_CS_fsm_state15(ap_CS_fsm_state15),
        .ap_CS_fsm_state16(ap_CS_fsm_state16),
        .ap_CS_fsm_state17(ap_CS_fsm_state17),
        .ap_CS_fsm_state57(ap_CS_fsm_state57),
        .ap_clk(ap_clk),
        .grp_FIR_filter_fu_188_ap_ce(grp_FIR_filter_fu_188_ap_ce));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_am_addmul_16s_16s_8s_24_4_1_DSP48_0
   (P,
    E,
    DSP_PREADD_INST,
    ap_clk,
    DSP_PREADD_INST_0,
    DSP_ALU_INST,
    Q,
    ap_CS_fsm_state57,
    grp_FIR_filter_fu_188_ap_ce,
    ap_CS_fsm_state17,
    ap_CS_fsm_state16,
    ap_CS_fsm_state14,
    ap_CS_fsm_state15);
  output [23:0]P;
  output [0:0]E;
  input [0:0]DSP_PREADD_INST;
  input ap_clk;
  input [15:0]DSP_PREADD_INST_0;
  input [15:0]DSP_ALU_INST;
  input [0:0]Q;
  input ap_CS_fsm_state57;
  input grp_FIR_filter_fu_188_ap_ce;
  input ap_CS_fsm_state17;
  input ap_CS_fsm_state16;
  input ap_CS_fsm_state14;
  input ap_CS_fsm_state15;

  wire [15:0]DSP_ALU_INST;
  wire [0:0]DSP_PREADD_INST;
  wire [15:0]DSP_PREADD_INST_0;
  wire [0:0]E;
  wire [23:0]P;
  wire [0:0]Q;
  wire ap_CS_fsm_state14;
  wire ap_CS_fsm_state15;
  wire ap_CS_fsm_state16;
  wire ap_CS_fsm_state17;
  wire ap_CS_fsm_state57;
  wire ap_clk;
  wire grp_FIR_filter_fu_188_ap_ce;
  wire grp_fu_1907_ce;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:24]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("AD"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(E),
        .CEAD(grp_fu_1907_ce),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(grp_fu_1907_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(DSP_PREADD_INST),
        .CEINMODE(1'b0),
        .CEM(grp_fu_1907_ce),
        .CEP(grp_fu_1907_ce),
        .CLK(ap_clk),
        .D({DSP_PREADD_INST_0[15],DSP_PREADD_INST_0[15],DSP_PREADD_INST_0[15],DSP_PREADD_INST_0[15],DSP_PREADD_INST_0[15],DSP_PREADD_INST_0[15],DSP_PREADD_INST_0[15],DSP_PREADD_INST_0[15],DSP_PREADD_INST_0[15],DSP_PREADD_INST_0[15],DSP_PREADD_INST_0[15],DSP_PREADD_INST_0}),
        .INMODE({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:24],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
  LUT3 #(
    .INIT(8'hE0)) 
    p_reg_reg_i_1__15
       (.I0(Q),
        .I1(ap_CS_fsm_state57),
        .I2(grp_FIR_filter_fu_188_ap_ce),
        .O(E));
  LUT5 #(
    .INIT(32'hAAAAAAA8)) 
    p_reg_reg_i_2__22
       (.I0(grp_FIR_filter_fu_188_ap_ce),
        .I1(ap_CS_fsm_state17),
        .I2(ap_CS_fsm_state16),
        .I3(ap_CS_fsm_state14),
        .I4(ap_CS_fsm_state15),
        .O(grp_fu_1907_ce));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_am_addmul_16s_16s_8s_25_4_1
   (P,
    E,
    CEAD,
    ap_clk,
    A,
    ap_CS_fsm_state52,
    ap_CS_fsm_state12,
    grp_FIR_filter_fu_188_ap_ce);
  output [24:0]P;
  output [0:0]E;
  input CEAD;
  input ap_clk;
  input [15:0]A;
  input ap_CS_fsm_state52;
  input ap_CS_fsm_state12;
  input grp_FIR_filter_fu_188_ap_ce;

  wire [15:0]A;
  wire CEAD;
  wire [0:0]E;
  wire [24:0]P;
  wire ap_CS_fsm_state12;
  wire ap_CS_fsm_state52;
  wire ap_clk;
  wire grp_FIR_filter_fu_188_ap_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_am_addmul_16s_16s_8s_25_4_1_DSP48_0_30 FIR_HLS_am_addmul_16s_16s_8s_25_4_1_DSP48_0_U
       (.A(A),
        .CEAD(CEAD),
        .E(E),
        .P(P),
        .ap_CS_fsm_state12(ap_CS_fsm_state12),
        .ap_CS_fsm_state52(ap_CS_fsm_state52),
        .ap_clk(ap_clk),
        .grp_FIR_filter_fu_188_ap_ce(grp_FIR_filter_fu_188_ap_ce));
endmodule

(* ORIG_REF_NAME = "FIR_HLS_am_addmul_16s_16s_8s_25_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_am_addmul_16s_16s_8s_25_4_1_19
   (P,
    E,
    DSP_PREADD_INST,
    ap_clk,
    DSP_PREADD_INST_0,
    DSP_ALU_INST,
    Q,
    ap_CS_fsm_state28,
    grp_FIR_filter_fu_188_ap_ce,
    ap_CS_fsm_state13,
    ap_CS_fsm_state14,
    ap_CS_fsm_state16,
    ap_CS_fsm_state15);
  output [24:0]P;
  output [0:0]E;
  input [0:0]DSP_PREADD_INST;
  input ap_clk;
  input [15:0]DSP_PREADD_INST_0;
  input [15:0]DSP_ALU_INST;
  input [0:0]Q;
  input ap_CS_fsm_state28;
  input grp_FIR_filter_fu_188_ap_ce;
  input ap_CS_fsm_state13;
  input ap_CS_fsm_state14;
  input ap_CS_fsm_state16;
  input ap_CS_fsm_state15;

  wire [15:0]DSP_ALU_INST;
  wire [0:0]DSP_PREADD_INST;
  wire [15:0]DSP_PREADD_INST_0;
  wire [0:0]E;
  wire [24:0]P;
  wire [0:0]Q;
  wire ap_CS_fsm_state13;
  wire ap_CS_fsm_state14;
  wire ap_CS_fsm_state15;
  wire ap_CS_fsm_state16;
  wire ap_CS_fsm_state28;
  wire ap_clk;
  wire grp_FIR_filter_fu_188_ap_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_am_addmul_16s_16s_8s_25_4_1_DSP48_0 FIR_HLS_am_addmul_16s_16s_8s_25_4_1_DSP48_0_U
       (.DSP_ALU_INST(DSP_ALU_INST),
        .DSP_PREADD_INST(DSP_PREADD_INST),
        .DSP_PREADD_INST_0(DSP_PREADD_INST_0),
        .E(E),
        .P(P),
        .Q(Q),
        .ap_CS_fsm_state13(ap_CS_fsm_state13),
        .ap_CS_fsm_state14(ap_CS_fsm_state14),
        .ap_CS_fsm_state15(ap_CS_fsm_state15),
        .ap_CS_fsm_state16(ap_CS_fsm_state16),
        .ap_CS_fsm_state28(ap_CS_fsm_state28),
        .ap_clk(ap_clk),
        .grp_FIR_filter_fu_188_ap_ce(grp_FIR_filter_fu_188_ap_ce));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_am_addmul_16s_16s_8s_25_4_1_DSP48_0
   (P,
    E,
    DSP_PREADD_INST,
    ap_clk,
    DSP_PREADD_INST_0,
    DSP_ALU_INST,
    Q,
    ap_CS_fsm_state28,
    grp_FIR_filter_fu_188_ap_ce,
    ap_CS_fsm_state13,
    ap_CS_fsm_state14,
    ap_CS_fsm_state16,
    ap_CS_fsm_state15);
  output [24:0]P;
  output [0:0]E;
  input [0:0]DSP_PREADD_INST;
  input ap_clk;
  input [15:0]DSP_PREADD_INST_0;
  input [15:0]DSP_ALU_INST;
  input [0:0]Q;
  input ap_CS_fsm_state28;
  input grp_FIR_filter_fu_188_ap_ce;
  input ap_CS_fsm_state13;
  input ap_CS_fsm_state14;
  input ap_CS_fsm_state16;
  input ap_CS_fsm_state15;

  wire [15:0]DSP_ALU_INST;
  wire [0:0]DSP_PREADD_INST;
  wire [15:0]DSP_PREADD_INST_0;
  wire [0:0]E;
  wire [24:0]P;
  wire [0:0]Q;
  wire ap_CS_fsm_state13;
  wire ap_CS_fsm_state14;
  wire ap_CS_fsm_state15;
  wire ap_CS_fsm_state16;
  wire ap_CS_fsm_state28;
  wire ap_clk;
  wire grp_FIR_filter_fu_188_ap_ce;
  wire grp_fu_1899_ce;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:25]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("AD"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b1,1'b1,1'b0,1'b0,1'b0,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(E),
        .CEAD(grp_fu_1899_ce),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(grp_fu_1899_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(DSP_PREADD_INST),
        .CEINMODE(1'b0),
        .CEM(grp_fu_1899_ce),
        .CEP(grp_fu_1899_ce),
        .CLK(ap_clk),
        .D({DSP_PREADD_INST_0[15],DSP_PREADD_INST_0[15],DSP_PREADD_INST_0[15],DSP_PREADD_INST_0[15],DSP_PREADD_INST_0[15],DSP_PREADD_INST_0[15],DSP_PREADD_INST_0[15],DSP_PREADD_INST_0[15],DSP_PREADD_INST_0[15],DSP_PREADD_INST_0[15],DSP_PREADD_INST_0[15],DSP_PREADD_INST_0}),
        .INMODE({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:25],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
  LUT3 #(
    .INIT(8'hE0)) 
    p_reg_reg_i_1__16
       (.I0(Q),
        .I1(ap_CS_fsm_state28),
        .I2(grp_FIR_filter_fu_188_ap_ce),
        .O(E));
  LUT5 #(
    .INIT(32'hAAAAAAA8)) 
    p_reg_reg_i_2__12
       (.I0(grp_FIR_filter_fu_188_ap_ce),
        .I1(ap_CS_fsm_state13),
        .I2(ap_CS_fsm_state14),
        .I3(ap_CS_fsm_state16),
        .I4(ap_CS_fsm_state15),
        .O(grp_fu_1899_ce));
endmodule

(* ORIG_REF_NAME = "FIR_HLS_am_addmul_16s_16s_8s_25_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_am_addmul_16s_16s_8s_25_4_1_DSP48_0_30
   (P,
    E,
    CEAD,
    ap_clk,
    A,
    ap_CS_fsm_state52,
    ap_CS_fsm_state12,
    grp_FIR_filter_fu_188_ap_ce);
  output [24:0]P;
  output [0:0]E;
  input CEAD;
  input ap_clk;
  input [15:0]A;
  input ap_CS_fsm_state52;
  input ap_CS_fsm_state12;
  input grp_FIR_filter_fu_188_ap_ce;

  wire [15:0]A;
  wire CEAD;
  wire [0:0]E;
  wire [24:0]P;
  wire ap_CS_fsm_state12;
  wire ap_CS_fsm_state52;
  wire ap_clk;
  wire grp_FIR_filter_fu_188_ap_ce;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:25]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("AD"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(0),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(E),
        .CEAD(CEAD),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEAD),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(CEAD),
        .CEP(CEAD),
        .CLK(ap_clk),
        .D({A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A}),
        .INMODE({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:25],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
  LUT3 #(
    .INIT(8'hE0)) 
    \reg_652[15]_i_1 
       (.I0(ap_CS_fsm_state52),
        .I1(ap_CS_fsm_state12),
        .I2(grp_FIR_filter_fu_188_ap_ce),
        .O(E));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_am_addmul_16s_16s_9ns_27_4_1
   (P,
    E,
    DSP_PREADD_INST,
    ap_clk,
    DSP_PREADD_INST_0,
    DOUTADOUT,
    ap_CS_fsm_state10,
    ap_CS_fsm_state11,
    ap_CS_fsm_state12,
    grp_FIR_filter_fu_188_ap_ce,
    ap_CS_fsm_state13,
    ap_CS_fsm_state32,
    ap_CS_fsm_state4);
  output [26:0]P;
  output [0:0]E;
  input [0:0]DSP_PREADD_INST;
  input ap_clk;
  input [15:0]DSP_PREADD_INST_0;
  input [15:0]DOUTADOUT;
  input ap_CS_fsm_state10;
  input ap_CS_fsm_state11;
  input ap_CS_fsm_state12;
  input grp_FIR_filter_fu_188_ap_ce;
  input ap_CS_fsm_state13;
  input ap_CS_fsm_state32;
  input ap_CS_fsm_state4;

  wire [15:0]DOUTADOUT;
  wire [0:0]DSP_PREADD_INST;
  wire [15:0]DSP_PREADD_INST_0;
  wire [0:0]E;
  wire [26:0]P;
  wire ap_CS_fsm_state10;
  wire ap_CS_fsm_state11;
  wire ap_CS_fsm_state12;
  wire ap_CS_fsm_state13;
  wire ap_CS_fsm_state32;
  wire ap_CS_fsm_state4;
  wire ap_clk;
  wire grp_FIR_filter_fu_188_ap_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_am_addmul_16s_16s_9ns_27_4_1_DSP48_0_29 FIR_HLS_am_addmul_16s_16s_9ns_27_4_1_DSP48_0_U
       (.DOUTADOUT(DOUTADOUT),
        .DSP_PREADD_INST(DSP_PREADD_INST),
        .DSP_PREADD_INST_0(DSP_PREADD_INST_0),
        .E(E),
        .P(P),
        .ap_CS_fsm_state10(ap_CS_fsm_state10),
        .ap_CS_fsm_state11(ap_CS_fsm_state11),
        .ap_CS_fsm_state12(ap_CS_fsm_state12),
        .ap_CS_fsm_state13(ap_CS_fsm_state13),
        .ap_CS_fsm_state32(ap_CS_fsm_state32),
        .ap_CS_fsm_state4(ap_CS_fsm_state4),
        .ap_clk(ap_clk),
        .grp_FIR_filter_fu_188_ap_ce(grp_FIR_filter_fu_188_ap_ce));
endmodule

(* ORIG_REF_NAME = "FIR_HLS_am_addmul_16s_16s_9ns_27_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_am_addmul_16s_16s_9ns_27_4_1_20
   (P,
    E,
    DSP_PREADD_INST,
    ap_clk,
    DSP_PREADD_INST_0,
    A,
    ap_CS_fsm_state14,
    ap_CS_fsm_state11,
    ap_CS_fsm_state12,
    grp_FIR_filter_fu_188_ap_ce,
    ap_CS_fsm_state13);
  output [26:0]P;
  input [0:0]E;
  input [0:0]DSP_PREADD_INST;
  input ap_clk;
  input [15:0]DSP_PREADD_INST_0;
  input [15:0]A;
  input ap_CS_fsm_state14;
  input ap_CS_fsm_state11;
  input ap_CS_fsm_state12;
  input grp_FIR_filter_fu_188_ap_ce;
  input ap_CS_fsm_state13;

  wire [15:0]A;
  wire [0:0]DSP_PREADD_INST;
  wire [15:0]DSP_PREADD_INST_0;
  wire [0:0]E;
  wire [26:0]P;
  wire ap_CS_fsm_state11;
  wire ap_CS_fsm_state12;
  wire ap_CS_fsm_state13;
  wire ap_CS_fsm_state14;
  wire ap_clk;
  wire grp_FIR_filter_fu_188_ap_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_am_addmul_16s_16s_9ns_27_4_1_DSP48_0 FIR_HLS_am_addmul_16s_16s_9ns_27_4_1_DSP48_0_U
       (.A(A),
        .DSP_PREADD_INST(DSP_PREADD_INST),
        .DSP_PREADD_INST_0(DSP_PREADD_INST_0),
        .E(E),
        .P(P),
        .ap_CS_fsm_state11(ap_CS_fsm_state11),
        .ap_CS_fsm_state12(ap_CS_fsm_state12),
        .ap_CS_fsm_state13(ap_CS_fsm_state13),
        .ap_CS_fsm_state14(ap_CS_fsm_state14),
        .ap_clk(ap_clk),
        .grp_FIR_filter_fu_188_ap_ce(grp_FIR_filter_fu_188_ap_ce));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_am_addmul_16s_16s_9ns_27_4_1_DSP48_0
   (P,
    E,
    DSP_PREADD_INST,
    ap_clk,
    DSP_PREADD_INST_0,
    A,
    ap_CS_fsm_state14,
    ap_CS_fsm_state11,
    ap_CS_fsm_state12,
    grp_FIR_filter_fu_188_ap_ce,
    ap_CS_fsm_state13);
  output [26:0]P;
  input [0:0]E;
  input [0:0]DSP_PREADD_INST;
  input ap_clk;
  input [15:0]DSP_PREADD_INST_0;
  input [15:0]A;
  input ap_CS_fsm_state14;
  input ap_CS_fsm_state11;
  input ap_CS_fsm_state12;
  input grp_FIR_filter_fu_188_ap_ce;
  input ap_CS_fsm_state13;

  wire [15:0]A;
  wire [0:0]DSP_PREADD_INST;
  wire [15:0]DSP_PREADD_INST_0;
  wire [0:0]E;
  wire [26:0]P;
  wire ap_CS_fsm_state11;
  wire ap_CS_fsm_state12;
  wire ap_CS_fsm_state13;
  wire ap_CS_fsm_state14;
  wire ap_clk;
  wire grp_FIR_filter_fu_188_ap_ce;
  wire grp_fu_1883_ce;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:27]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("AD"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(E),
        .CEAD(grp_fu_1883_ce),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(grp_fu_1883_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(DSP_PREADD_INST),
        .CEINMODE(1'b0),
        .CEM(grp_fu_1883_ce),
        .CEP(grp_fu_1883_ce),
        .CLK(ap_clk),
        .D({DSP_PREADD_INST_0[15],DSP_PREADD_INST_0[15],DSP_PREADD_INST_0[15],DSP_PREADD_INST_0[15],DSP_PREADD_INST_0[15],DSP_PREADD_INST_0[15],DSP_PREADD_INST_0[15],DSP_PREADD_INST_0[15],DSP_PREADD_INST_0[15],DSP_PREADD_INST_0[15],DSP_PREADD_INST_0[15],DSP_PREADD_INST_0}),
        .INMODE({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:27],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
  LUT5 #(
    .INIT(32'hFF00FE00)) 
    p_reg_reg_i_2__6
       (.I0(ap_CS_fsm_state14),
        .I1(ap_CS_fsm_state11),
        .I2(ap_CS_fsm_state12),
        .I3(grp_FIR_filter_fu_188_ap_ce),
        .I4(ap_CS_fsm_state13),
        .O(grp_fu_1883_ce));
endmodule

(* ORIG_REF_NAME = "FIR_HLS_am_addmul_16s_16s_9ns_27_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_am_addmul_16s_16s_9ns_27_4_1_DSP48_0_29
   (P,
    E,
    DSP_PREADD_INST,
    ap_clk,
    DSP_PREADD_INST_0,
    DOUTADOUT,
    ap_CS_fsm_state10,
    ap_CS_fsm_state11,
    ap_CS_fsm_state12,
    grp_FIR_filter_fu_188_ap_ce,
    ap_CS_fsm_state13,
    ap_CS_fsm_state32,
    ap_CS_fsm_state4);
  output [26:0]P;
  output [0:0]E;
  input [0:0]DSP_PREADD_INST;
  input ap_clk;
  input [15:0]DSP_PREADD_INST_0;
  input [15:0]DOUTADOUT;
  input ap_CS_fsm_state10;
  input ap_CS_fsm_state11;
  input ap_CS_fsm_state12;
  input grp_FIR_filter_fu_188_ap_ce;
  input ap_CS_fsm_state13;
  input ap_CS_fsm_state32;
  input ap_CS_fsm_state4;

  wire [15:0]DOUTADOUT;
  wire [0:0]DSP_PREADD_INST;
  wire [15:0]DSP_PREADD_INST_0;
  wire [0:0]E;
  wire [26:0]P;
  wire ap_CS_fsm_state10;
  wire ap_CS_fsm_state11;
  wire ap_CS_fsm_state12;
  wire ap_CS_fsm_state13;
  wire ap_CS_fsm_state32;
  wire ap_CS_fsm_state4;
  wire ap_clk;
  wire grp_FIR_filter_fu_188_ap_ce;
  wire grp_fu_1875_ce;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:27]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("AD"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(E),
        .CEAD(grp_fu_1875_ce),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(grp_fu_1875_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(DSP_PREADD_INST),
        .CEINMODE(1'b0),
        .CEM(grp_fu_1875_ce),
        .CEP(grp_fu_1875_ce),
        .CLK(ap_clk),
        .D({DSP_PREADD_INST_0[15],DSP_PREADD_INST_0[15],DSP_PREADD_INST_0[15],DSP_PREADD_INST_0[15],DSP_PREADD_INST_0[15],DSP_PREADD_INST_0[15],DSP_PREADD_INST_0[15],DSP_PREADD_INST_0[15],DSP_PREADD_INST_0[15],DSP_PREADD_INST_0[15],DSP_PREADD_INST_0[15],DSP_PREADD_INST_0}),
        .INMODE({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:27],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
  LUT5 #(
    .INIT(32'hFF00FE00)) 
    p_reg_reg_i_1__2
       (.I0(ap_CS_fsm_state10),
        .I1(ap_CS_fsm_state11),
        .I2(ap_CS_fsm_state12),
        .I3(grp_FIR_filter_fu_188_ap_ce),
        .I4(ap_CS_fsm_state13),
        .O(grp_fu_1875_ce));
  LUT3 #(
    .INIT(8'hE0)) 
    p_reg_reg_i_1__6
       (.I0(ap_CS_fsm_state32),
        .I1(ap_CS_fsm_state4),
        .I2(grp_FIR_filter_fu_188_ap_ce),
        .O(E));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_am_addmul_17s_17s_6s_23_4_1
   (P,
    CEAD,
    ap_clk,
    DSP_PREADD_INST,
    Q,
    p_reg_reg_i_6);
  output [22:0]P;
  input CEAD;
  input ap_clk;
  input [16:0]DSP_PREADD_INST;
  input [15:0]Q;
  input [15:0]p_reg_reg_i_6;

  wire CEAD;
  wire [16:0]DSP_PREADD_INST;
  wire [22:0]P;
  wire [15:0]Q;
  wire ap_clk;
  wire [15:0]p_reg_reg_i_6;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_am_addmul_17s_17s_6s_23_4_1_DSP48_0 FIR_HLS_am_addmul_17s_17s_6s_23_4_1_DSP48_0_U
       (.CEAD(CEAD),
        .DSP_PREADD_INST(DSP_PREADD_INST),
        .P(P),
        .Q(Q),
        .ap_clk(ap_clk),
        .p_reg_reg_i_6_0(p_reg_reg_i_6));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_am_addmul_17s_17s_6s_23_4_1_DSP48_0
   (P,
    CEAD,
    ap_clk,
    DSP_PREADD_INST,
    Q,
    p_reg_reg_i_6_0);
  output [22:0]P;
  input CEAD;
  input ap_clk;
  input [16:0]DSP_PREADD_INST;
  input [15:0]Q;
  input [15:0]p_reg_reg_i_6_0;

  wire CEAD;
  wire [16:0]DSP_PREADD_INST;
  wire [22:0]P;
  wire [15:0]Q;
  wire ap_clk;
  wire p_reg_reg_i_25__0_n_0;
  wire p_reg_reg_i_26__6_n_0;
  wire p_reg_reg_i_27__4_n_0;
  wire p_reg_reg_i_28__4_n_0;
  wire p_reg_reg_i_29__5_n_0;
  wire p_reg_reg_i_30__4_n_0;
  wire p_reg_reg_i_31__3_n_0;
  wire p_reg_reg_i_32__3_n_0;
  wire p_reg_reg_i_33__3_n_0;
  wire p_reg_reg_i_34__3_n_0;
  wire p_reg_reg_i_35__3_n_0;
  wire p_reg_reg_i_36__0_n_0;
  wire p_reg_reg_i_37__0_n_0;
  wire p_reg_reg_i_38__0_n_0;
  wire p_reg_reg_i_39__0_n_0;
  wire p_reg_reg_i_40__0_n_0;
  wire p_reg_reg_i_41__1_n_0;
  wire p_reg_reg_i_5_n_15;
  wire [15:0]p_reg_reg_i_6_0;
  wire p_reg_reg_i_6_n_0;
  wire p_reg_reg_i_6_n_1;
  wire p_reg_reg_i_6_n_10;
  wire p_reg_reg_i_6_n_11;
  wire p_reg_reg_i_6_n_12;
  wire p_reg_reg_i_6_n_13;
  wire p_reg_reg_i_6_n_14;
  wire p_reg_reg_i_6_n_15;
  wire p_reg_reg_i_6_n_2;
  wire p_reg_reg_i_6_n_3;
  wire p_reg_reg_i_6_n_4;
  wire p_reg_reg_i_6_n_5;
  wire p_reg_reg_i_6_n_6;
  wire p_reg_reg_i_6_n_7;
  wire p_reg_reg_i_6_n_8;
  wire p_reg_reg_i_6_n_9;
  wire p_reg_reg_i_7_n_0;
  wire p_reg_reg_i_7_n_1;
  wire p_reg_reg_i_7_n_10;
  wire p_reg_reg_i_7_n_11;
  wire p_reg_reg_i_7_n_12;
  wire p_reg_reg_i_7_n_13;
  wire p_reg_reg_i_7_n_14;
  wire p_reg_reg_i_7_n_15;
  wire p_reg_reg_i_7_n_2;
  wire p_reg_reg_i_7_n_3;
  wire p_reg_reg_i_7_n_4;
  wire p_reg_reg_i_7_n_5;
  wire p_reg_reg_i_7_n_6;
  wire p_reg_reg_i_7_n_7;
  wire p_reg_reg_i_7_n_8;
  wire p_reg_reg_i_7_n_9;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:23]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_i_5_CO_UNCONNECTED;
  wire [7:1]NLW_p_reg_reg_i_5_O_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("AD"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(0),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({p_reg_reg_i_5_n_15,p_reg_reg_i_5_n_15,p_reg_reg_i_5_n_15,p_reg_reg_i_5_n_15,p_reg_reg_i_5_n_15,p_reg_reg_i_5_n_15,p_reg_reg_i_5_n_15,p_reg_reg_i_5_n_15,p_reg_reg_i_5_n_15,p_reg_reg_i_5_n_15,p_reg_reg_i_5_n_15,p_reg_reg_i_5_n_15,p_reg_reg_i_5_n_15,p_reg_reg_i_5_n_15,p_reg_reg_i_6_n_8,p_reg_reg_i_6_n_9,p_reg_reg_i_6_n_10,p_reg_reg_i_6_n_11,p_reg_reg_i_6_n_12,p_reg_reg_i_6_n_13,p_reg_reg_i_6_n_14,p_reg_reg_i_6_n_15,p_reg_reg_i_7_n_8,p_reg_reg_i_7_n_9,p_reg_reg_i_7_n_10,p_reg_reg_i_7_n_11,p_reg_reg_i_7_n_12,p_reg_reg_i_7_n_13,p_reg_reg_i_7_n_14,p_reg_reg_i_7_n_15}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b1,1'b0,1'b0,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(CEAD),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEAD),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(CEAD),
        .CEP(CEAD),
        .CLK(ap_clk),
        .D({DSP_PREADD_INST[16],DSP_PREADD_INST[16],DSP_PREADD_INST[16],DSP_PREADD_INST[16],DSP_PREADD_INST[16],DSP_PREADD_INST[16],DSP_PREADD_INST[16],DSP_PREADD_INST[16],DSP_PREADD_INST[16],DSP_PREADD_INST[16],DSP_PREADD_INST}),
        .INMODE({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:23],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_25__0
       (.I0(Q[15]),
        .O(p_reg_reg_i_25__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_26__6
       (.I0(Q[15]),
        .I1(p_reg_reg_i_6_0[15]),
        .O(p_reg_reg_i_26__6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_27__4
       (.I0(Q[14]),
        .I1(p_reg_reg_i_6_0[14]),
        .O(p_reg_reg_i_27__4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_28__4
       (.I0(Q[13]),
        .I1(p_reg_reg_i_6_0[13]),
        .O(p_reg_reg_i_28__4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_29__5
       (.I0(Q[12]),
        .I1(p_reg_reg_i_6_0[12]),
        .O(p_reg_reg_i_29__5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_30__4
       (.I0(Q[11]),
        .I1(p_reg_reg_i_6_0[11]),
        .O(p_reg_reg_i_30__4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_31__3
       (.I0(Q[10]),
        .I1(p_reg_reg_i_6_0[10]),
        .O(p_reg_reg_i_31__3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_32__3
       (.I0(Q[9]),
        .I1(p_reg_reg_i_6_0[9]),
        .O(p_reg_reg_i_32__3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_33__3
       (.I0(Q[8]),
        .I1(p_reg_reg_i_6_0[8]),
        .O(p_reg_reg_i_33__3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_34__3
       (.I0(Q[7]),
        .I1(p_reg_reg_i_6_0[7]),
        .O(p_reg_reg_i_34__3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_35__3
       (.I0(Q[6]),
        .I1(p_reg_reg_i_6_0[6]),
        .O(p_reg_reg_i_35__3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_36__0
       (.I0(Q[5]),
        .I1(p_reg_reg_i_6_0[5]),
        .O(p_reg_reg_i_36__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_37__0
       (.I0(Q[4]),
        .I1(p_reg_reg_i_6_0[4]),
        .O(p_reg_reg_i_37__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_38__0
       (.I0(Q[3]),
        .I1(p_reg_reg_i_6_0[3]),
        .O(p_reg_reg_i_38__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_39__0
       (.I0(Q[2]),
        .I1(p_reg_reg_i_6_0[2]),
        .O(p_reg_reg_i_39__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_40__0
       (.I0(Q[1]),
        .I1(p_reg_reg_i_6_0[1]),
        .O(p_reg_reg_i_40__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_41__1
       (.I0(Q[0]),
        .I1(p_reg_reg_i_6_0[0]),
        .O(p_reg_reg_i_41__1_n_0));
  CARRY8 p_reg_reg_i_5
       (.CI(p_reg_reg_i_6_n_0),
        .CI_TOP(1'b0),
        .CO(NLW_p_reg_reg_i_5_CO_UNCONNECTED[7:0]),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_p_reg_reg_i_5_O_UNCONNECTED[7:1],p_reg_reg_i_5_n_15}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}));
  CARRY8 p_reg_reg_i_6
       (.CI(p_reg_reg_i_7_n_0),
        .CI_TOP(1'b0),
        .CO({p_reg_reg_i_6_n_0,p_reg_reg_i_6_n_1,p_reg_reg_i_6_n_2,p_reg_reg_i_6_n_3,p_reg_reg_i_6_n_4,p_reg_reg_i_6_n_5,p_reg_reg_i_6_n_6,p_reg_reg_i_6_n_7}),
        .DI({p_reg_reg_i_25__0_n_0,Q[14:8]}),
        .O({p_reg_reg_i_6_n_8,p_reg_reg_i_6_n_9,p_reg_reg_i_6_n_10,p_reg_reg_i_6_n_11,p_reg_reg_i_6_n_12,p_reg_reg_i_6_n_13,p_reg_reg_i_6_n_14,p_reg_reg_i_6_n_15}),
        .S({p_reg_reg_i_26__6_n_0,p_reg_reg_i_27__4_n_0,p_reg_reg_i_28__4_n_0,p_reg_reg_i_29__5_n_0,p_reg_reg_i_30__4_n_0,p_reg_reg_i_31__3_n_0,p_reg_reg_i_32__3_n_0,p_reg_reg_i_33__3_n_0}));
  CARRY8 p_reg_reg_i_7
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({p_reg_reg_i_7_n_0,p_reg_reg_i_7_n_1,p_reg_reg_i_7_n_2,p_reg_reg_i_7_n_3,p_reg_reg_i_7_n_4,p_reg_reg_i_7_n_5,p_reg_reg_i_7_n_6,p_reg_reg_i_7_n_7}),
        .DI(Q[7:0]),
        .O({p_reg_reg_i_7_n_8,p_reg_reg_i_7_n_9,p_reg_reg_i_7_n_10,p_reg_reg_i_7_n_11,p_reg_reg_i_7_n_12,p_reg_reg_i_7_n_13,p_reg_reg_i_7_n_14,p_reg_reg_i_7_n_15}),
        .S({p_reg_reg_i_34__3_n_0,p_reg_reg_i_35__3_n_0,p_reg_reg_i_36__0_n_0,p_reg_reg_i_37__0_n_0,p_reg_reg_i_38__0_n_0,p_reg_reg_i_39__0_n_0,p_reg_reg_i_40__0_n_0,p_reg_reg_i_41__1_n_0}));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_ama_addmuladd_16s_16s_10ns_28s_28_4_1
   (P,
    E,
    ap_CS_fsm_state17,
    ap_CS_fsm_state10,
    ap_clk,
    DOUTADOUT,
    A,
    DSP_ALU_INST,
    ap_CS_fsm_state8,
    ap_CS_fsm_state20,
    ap_CS_fsm_state38,
    grp_FIR_filter_fu_188_ap_ce,
    ap_CS_fsm_state21,
    ap_CS_fsm_state23,
    ap_CS_fsm_state22,
    ap_CS_fsm_state24);
  output [27:0]P;
  output [0:0]E;
  input ap_CS_fsm_state17;
  input ap_CS_fsm_state10;
  input ap_clk;
  input [15:0]DOUTADOUT;
  input [15:0]A;
  input [27:0]DSP_ALU_INST;
  input ap_CS_fsm_state8;
  input ap_CS_fsm_state20;
  input ap_CS_fsm_state38;
  input grp_FIR_filter_fu_188_ap_ce;
  input ap_CS_fsm_state21;
  input ap_CS_fsm_state23;
  input ap_CS_fsm_state22;
  input ap_CS_fsm_state24;

  wire [15:0]A;
  wire [15:0]DOUTADOUT;
  wire [27:0]DSP_ALU_INST;
  wire [0:0]E;
  wire [27:0]P;
  wire ap_CS_fsm_state10;
  wire ap_CS_fsm_state17;
  wire ap_CS_fsm_state20;
  wire ap_CS_fsm_state21;
  wire ap_CS_fsm_state22;
  wire ap_CS_fsm_state23;
  wire ap_CS_fsm_state24;
  wire ap_CS_fsm_state38;
  wire ap_CS_fsm_state8;
  wire ap_clk;
  wire grp_FIR_filter_fu_188_ap_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_ama_addmuladd_16s_16s_10ns_28s_28_4_1_DSP48_0 FIR_HLS_ama_addmuladd_16s_16s_10ns_28s_28_4_1_DSP48_0_U
       (.A(A),
        .DOUTADOUT(DOUTADOUT),
        .DSP_ALU_INST(DSP_ALU_INST),
        .E(E),
        .P(P),
        .ap_CS_fsm_state10(ap_CS_fsm_state10),
        .ap_CS_fsm_state17(ap_CS_fsm_state17),
        .ap_CS_fsm_state20(ap_CS_fsm_state20),
        .ap_CS_fsm_state21(ap_CS_fsm_state21),
        .ap_CS_fsm_state22(ap_CS_fsm_state22),
        .ap_CS_fsm_state23(ap_CS_fsm_state23),
        .ap_CS_fsm_state24(ap_CS_fsm_state24),
        .ap_CS_fsm_state38(ap_CS_fsm_state38),
        .ap_CS_fsm_state8(ap_CS_fsm_state8),
        .ap_clk(ap_clk),
        .grp_FIR_filter_fu_188_ap_ce(grp_FIR_filter_fu_188_ap_ce));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_ama_addmuladd_16s_16s_10ns_28s_28_4_1_DSP48_0
   (P,
    E,
    ap_CS_fsm_state17,
    ap_CS_fsm_state10,
    ap_clk,
    DOUTADOUT,
    A,
    DSP_ALU_INST,
    ap_CS_fsm_state8,
    ap_CS_fsm_state20,
    ap_CS_fsm_state38,
    grp_FIR_filter_fu_188_ap_ce,
    ap_CS_fsm_state21,
    ap_CS_fsm_state23,
    ap_CS_fsm_state22,
    ap_CS_fsm_state24);
  output [27:0]P;
  output [0:0]E;
  input ap_CS_fsm_state17;
  input ap_CS_fsm_state10;
  input ap_clk;
  input [15:0]DOUTADOUT;
  input [15:0]A;
  input [27:0]DSP_ALU_INST;
  input ap_CS_fsm_state8;
  input ap_CS_fsm_state20;
  input ap_CS_fsm_state38;
  input grp_FIR_filter_fu_188_ap_ce;
  input ap_CS_fsm_state21;
  input ap_CS_fsm_state23;
  input ap_CS_fsm_state22;
  input ap_CS_fsm_state24;

  wire [15:0]A;
  wire [15:0]DOUTADOUT;
  wire [27:0]DSP_ALU_INST;
  wire [0:0]E;
  wire [27:0]P;
  wire ap_CS_fsm_state10;
  wire ap_CS_fsm_state17;
  wire ap_CS_fsm_state20;
  wire ap_CS_fsm_state21;
  wire ap_CS_fsm_state22;
  wire ap_CS_fsm_state23;
  wire ap_CS_fsm_state24;
  wire ap_CS_fsm_state38;
  wire ap_CS_fsm_state8;
  wire ap_clk;
  wire grp_FIR_filter_fu_188_ap_ce;
  wire grp_fu_1932_ce;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:28]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("AD"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({DSP_ALU_INST[27],DSP_ALU_INST[27],DSP_ALU_INST[27],DSP_ALU_INST[27],DSP_ALU_INST[27],DSP_ALU_INST[27],DSP_ALU_INST[27],DSP_ALU_INST[27],DSP_ALU_INST[27],DSP_ALU_INST[27],DSP_ALU_INST[27],DSP_ALU_INST[27],DSP_ALU_INST[27],DSP_ALU_INST[27],DSP_ALU_INST[27],DSP_ALU_INST[27],DSP_ALU_INST[27],DSP_ALU_INST[27],DSP_ALU_INST[27],DSP_ALU_INST[27],DSP_ALU_INST}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(ap_CS_fsm_state17),
        .CEAD(grp_fu_1932_ce),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(grp_fu_1932_ce),
        .CEC(ap_CS_fsm_state10),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(E),
        .CEINMODE(1'b0),
        .CEM(grp_fu_1932_ce),
        .CEP(grp_fu_1932_ce),
        .CLK(ap_clk),
        .D({DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT}),
        .INMODE({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:28],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
  LUT5 #(
    .INIT(32'hAAAAAAA8)) 
    p_reg_reg_i_1__32
       (.I0(grp_FIR_filter_fu_188_ap_ce),
        .I1(ap_CS_fsm_state21),
        .I2(ap_CS_fsm_state23),
        .I3(ap_CS_fsm_state22),
        .I4(ap_CS_fsm_state24),
        .O(grp_fu_1932_ce));
  LUT4 #(
    .INIT(16'hFE00)) 
    \reg_605[15]_i_1 
       (.I0(ap_CS_fsm_state8),
        .I1(ap_CS_fsm_state20),
        .I2(ap_CS_fsm_state38),
        .I3(grp_FIR_filter_fu_188_ap_ce),
        .O(E));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_ama_addmuladd_16s_16s_10s_26s_27_4_1
   (D,
    E,
    \ap_CS_fsm_reg[34] ,
    ap_CS_fsm_state50,
    ap_clk,
    A,
    DSP_ALU_INST,
    P,
    ap_CS_fsm_state53,
    ap_CS_fsm_state31,
    grp_FIR_filter_fu_188_ap_ce,
    ap_CS_fsm_state35,
    ap_CS_fsm_state42,
    ap_CS_fsm_state52,
    ap_CS_fsm_state51);
  output [26:0]D;
  output [0:0]E;
  output [0:0]\ap_CS_fsm_reg[34] ;
  input ap_CS_fsm_state50;
  input ap_clk;
  input [15:0]A;
  input [15:0]DSP_ALU_INST;
  input [25:0]P;
  input ap_CS_fsm_state53;
  input ap_CS_fsm_state31;
  input grp_FIR_filter_fu_188_ap_ce;
  input ap_CS_fsm_state35;
  input ap_CS_fsm_state42;
  input ap_CS_fsm_state52;
  input ap_CS_fsm_state51;

  wire [15:0]A;
  wire [26:0]D;
  wire [15:0]DSP_ALU_INST;
  wire [0:0]E;
  wire [25:0]P;
  wire [0:0]\ap_CS_fsm_reg[34] ;
  wire ap_CS_fsm_state31;
  wire ap_CS_fsm_state35;
  wire ap_CS_fsm_state42;
  wire ap_CS_fsm_state50;
  wire ap_CS_fsm_state51;
  wire ap_CS_fsm_state52;
  wire ap_CS_fsm_state53;
  wire ap_clk;
  wire grp_FIR_filter_fu_188_ap_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_ama_addmuladd_16s_16s_10s_26s_27_4_1_DSP48_0 FIR_HLS_ama_addmuladd_16s_16s_10s_26s_27_4_1_DSP48_0_U
       (.A(A),
        .D(D),
        .DSP_ALU_INST(DSP_ALU_INST),
        .E(E),
        .P(P),
        .\ap_CS_fsm_reg[34] (\ap_CS_fsm_reg[34] ),
        .ap_CS_fsm_state31(ap_CS_fsm_state31),
        .ap_CS_fsm_state35(ap_CS_fsm_state35),
        .ap_CS_fsm_state42(ap_CS_fsm_state42),
        .ap_CS_fsm_state50(ap_CS_fsm_state50),
        .ap_CS_fsm_state51(ap_CS_fsm_state51),
        .ap_CS_fsm_state52(ap_CS_fsm_state52),
        .ap_CS_fsm_state53(ap_CS_fsm_state53),
        .ap_clk(ap_clk),
        .grp_FIR_filter_fu_188_ap_ce(grp_FIR_filter_fu_188_ap_ce));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_ama_addmuladd_16s_16s_10s_26s_27_4_1_DSP48_0
   (D,
    E,
    \ap_CS_fsm_reg[34] ,
    ap_CS_fsm_state50,
    ap_clk,
    A,
    DSP_ALU_INST,
    P,
    ap_CS_fsm_state53,
    ap_CS_fsm_state31,
    grp_FIR_filter_fu_188_ap_ce,
    ap_CS_fsm_state35,
    ap_CS_fsm_state42,
    ap_CS_fsm_state52,
    ap_CS_fsm_state51);
  output [26:0]D;
  output [0:0]E;
  output [0:0]\ap_CS_fsm_reg[34] ;
  input ap_CS_fsm_state50;
  input ap_clk;
  input [15:0]A;
  input [15:0]DSP_ALU_INST;
  input [25:0]P;
  input ap_CS_fsm_state53;
  input ap_CS_fsm_state31;
  input grp_FIR_filter_fu_188_ap_ce;
  input ap_CS_fsm_state35;
  input ap_CS_fsm_state42;
  input ap_CS_fsm_state52;
  input ap_CS_fsm_state51;

  wire [15:0]A;
  wire [26:0]D;
  wire [15:0]DSP_ALU_INST;
  wire [0:0]E;
  wire [25:0]P;
  wire [0:0]\ap_CS_fsm_reg[34] ;
  wire ap_CS_fsm_state31;
  wire ap_CS_fsm_state35;
  wire ap_CS_fsm_state42;
  wire ap_CS_fsm_state50;
  wire ap_CS_fsm_state51;
  wire ap_CS_fsm_state52;
  wire ap_CS_fsm_state53;
  wire ap_clk;
  wire grp_FIR_filter_fu_188_ap_ce;
  wire grp_fu_2153_ce;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:27]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("AD"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(E),
        .CEAD(grp_fu_2153_ce),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(grp_fu_2153_ce),
        .CEC(ap_CS_fsm_state50),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(\ap_CS_fsm_reg[34] ),
        .CEINMODE(1'b0),
        .CEM(grp_fu_2153_ce),
        .CEP(grp_fu_2153_ce),
        .CLK(ap_clk),
        .D({A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A}),
        .INMODE({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:27],D}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    p_reg_reg_i_1__3
       (.I0(ap_CS_fsm_state53),
        .I1(ap_CS_fsm_state31),
        .I2(grp_FIR_filter_fu_188_ap_ce),
        .O(E));
  LUT5 #(
    .INIT(32'hAAAAAAA8)) 
    p_reg_reg_i_2__14
       (.I0(grp_FIR_filter_fu_188_ap_ce),
        .I1(ap_CS_fsm_state53),
        .I2(ap_CS_fsm_state52),
        .I3(ap_CS_fsm_state51),
        .I4(ap_CS_fsm_state50),
        .O(grp_fu_2153_ce));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    p_reg_reg_i_3__5
       (.I0(ap_CS_fsm_state35),
        .I1(ap_CS_fsm_state42),
        .I2(grp_FIR_filter_fu_188_ap_ce),
        .O(\ap_CS_fsm_reg[34] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1
   (P,
    CEAD,
    ap_CS_fsm_state16,
    ap_CS_fsm_state12,
    E,
    ap_clk,
    DSP_PREADD_INST,
    A,
    DSP_ALU_INST,
    grp_FIR_filter_fu_188_ap_ce,
    ap_CS_fsm_state26,
    ap_CS_fsm_state28,
    ap_CS_fsm_state27,
    ap_CS_fsm_state25);
  output [26:0]P;
  output CEAD;
  input ap_CS_fsm_state16;
  input ap_CS_fsm_state12;
  input [0:0]E;
  input ap_clk;
  input [15:0]DSP_PREADD_INST;
  input [15:0]A;
  input [26:0]DSP_ALU_INST;
  input grp_FIR_filter_fu_188_ap_ce;
  input ap_CS_fsm_state26;
  input ap_CS_fsm_state28;
  input ap_CS_fsm_state27;
  input ap_CS_fsm_state25;

  wire [15:0]A;
  wire CEAD;
  wire [26:0]DSP_ALU_INST;
  wire [15:0]DSP_PREADD_INST;
  wire [0:0]E;
  wire [26:0]P;
  wire ap_CS_fsm_state12;
  wire ap_CS_fsm_state16;
  wire ap_CS_fsm_state25;
  wire ap_CS_fsm_state26;
  wire ap_CS_fsm_state27;
  wire ap_CS_fsm_state28;
  wire ap_clk;
  wire grp_FIR_filter_fu_188_ap_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_28 FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U
       (.A(A),
        .CEP(CEAD),
        .DSP_ALU_INST(DSP_ALU_INST),
        .DSP_PREADD_INST(DSP_PREADD_INST),
        .E(E),
        .P(P),
        .ap_CS_fsm_state12(ap_CS_fsm_state12),
        .ap_CS_fsm_state16(ap_CS_fsm_state16),
        .ap_CS_fsm_state25(ap_CS_fsm_state25),
        .ap_CS_fsm_state26(ap_CS_fsm_state26),
        .ap_CS_fsm_state27(ap_CS_fsm_state27),
        .ap_CS_fsm_state28(ap_CS_fsm_state28),
        .ap_clk(ap_clk),
        .grp_FIR_filter_fu_188_ap_ce(grp_FIR_filter_fu_188_ap_ce));
endmodule

(* ORIG_REF_NAME = "FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_21
   (P,
    CEAD,
    E,
    ap_CS_fsm_state16,
    ap_CS_fsm_state13,
    ap_clk,
    DSP_PREADD_INST,
    DOUTADOUT,
    DSP_ALU_INST,
    ap_CS_fsm_state40,
    ap_CS_fsm_state21,
    grp_FIR_filter_fu_188_ap_ce,
    ap_CS_fsm_state26,
    ap_CS_fsm_state28,
    ap_CS_fsm_state27,
    ap_CS_fsm_state29);
  output [26:0]P;
  output CEAD;
  output [0:0]E;
  input ap_CS_fsm_state16;
  input ap_CS_fsm_state13;
  input ap_clk;
  input [15:0]DSP_PREADD_INST;
  input [15:0]DOUTADOUT;
  input [26:0]DSP_ALU_INST;
  input ap_CS_fsm_state40;
  input ap_CS_fsm_state21;
  input grp_FIR_filter_fu_188_ap_ce;
  input ap_CS_fsm_state26;
  input ap_CS_fsm_state28;
  input ap_CS_fsm_state27;
  input ap_CS_fsm_state29;

  wire CEAD;
  wire [15:0]DOUTADOUT;
  wire [26:0]DSP_ALU_INST;
  wire [15:0]DSP_PREADD_INST;
  wire [0:0]E;
  wire [26:0]P;
  wire ap_CS_fsm_state13;
  wire ap_CS_fsm_state16;
  wire ap_CS_fsm_state21;
  wire ap_CS_fsm_state26;
  wire ap_CS_fsm_state27;
  wire ap_CS_fsm_state28;
  wire ap_CS_fsm_state29;
  wire ap_CS_fsm_state40;
  wire ap_clk;
  wire grp_FIR_filter_fu_188_ap_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0 FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U
       (.CEP(CEAD),
        .DOUTADOUT(DOUTADOUT),
        .DSP_ALU_INST(DSP_ALU_INST),
        .DSP_PREADD_INST(DSP_PREADD_INST),
        .E(E),
        .P(P),
        .ap_CS_fsm_state13(ap_CS_fsm_state13),
        .ap_CS_fsm_state16(ap_CS_fsm_state16),
        .ap_CS_fsm_state21(ap_CS_fsm_state21),
        .ap_CS_fsm_state26(ap_CS_fsm_state26),
        .ap_CS_fsm_state27(ap_CS_fsm_state27),
        .ap_CS_fsm_state28(ap_CS_fsm_state28),
        .ap_CS_fsm_state29(ap_CS_fsm_state29),
        .ap_CS_fsm_state40(ap_CS_fsm_state40),
        .ap_clk(ap_clk),
        .grp_FIR_filter_fu_188_ap_ce(grp_FIR_filter_fu_188_ap_ce));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0
   (P,
    CEP,
    E,
    ap_CS_fsm_state16,
    ap_CS_fsm_state13,
    ap_clk,
    DSP_PREADD_INST,
    DOUTADOUT,
    DSP_ALU_INST,
    ap_CS_fsm_state40,
    ap_CS_fsm_state21,
    grp_FIR_filter_fu_188_ap_ce,
    ap_CS_fsm_state26,
    ap_CS_fsm_state28,
    ap_CS_fsm_state27,
    ap_CS_fsm_state29);
  output [26:0]P;
  output CEP;
  output [0:0]E;
  input ap_CS_fsm_state16;
  input ap_CS_fsm_state13;
  input ap_clk;
  input [15:0]DSP_PREADD_INST;
  input [15:0]DOUTADOUT;
  input [26:0]DSP_ALU_INST;
  input ap_CS_fsm_state40;
  input ap_CS_fsm_state21;
  input grp_FIR_filter_fu_188_ap_ce;
  input ap_CS_fsm_state26;
  input ap_CS_fsm_state28;
  input ap_CS_fsm_state27;
  input ap_CS_fsm_state29;

  wire CEP;
  wire [15:0]DOUTADOUT;
  wire [26:0]DSP_ALU_INST;
  wire [15:0]DSP_PREADD_INST;
  wire [0:0]E;
  wire [26:0]P;
  wire ap_CS_fsm_state13;
  wire ap_CS_fsm_state16;
  wire ap_CS_fsm_state21;
  wire ap_CS_fsm_state26;
  wire ap_CS_fsm_state27;
  wire ap_CS_fsm_state28;
  wire ap_CS_fsm_state29;
  wire ap_CS_fsm_state40;
  wire ap_clk;
  wire grp_FIR_filter_fu_188_ap_ce;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:27]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("AD"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b0,1'b1,1'b0,1'b1,1'b1,1'b0,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({DSP_ALU_INST[26],DSP_ALU_INST[26],DSP_ALU_INST[26],DSP_ALU_INST[26],DSP_ALU_INST[26],DSP_ALU_INST[26],DSP_ALU_INST[26],DSP_ALU_INST[26],DSP_ALU_INST[26],DSP_ALU_INST[26],DSP_ALU_INST[26],DSP_ALU_INST[26],DSP_ALU_INST[26],DSP_ALU_INST[26],DSP_ALU_INST[26],DSP_ALU_INST[26],DSP_ALU_INST[26],DSP_ALU_INST[26],DSP_ALU_INST[26],DSP_ALU_INST[26],DSP_ALU_INST[26],DSP_ALU_INST}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(ap_CS_fsm_state16),
        .CEAD(CEP),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEP),
        .CEC(ap_CS_fsm_state13),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(E),
        .CEINMODE(1'b0),
        .CEM(CEP),
        .CEP(CEP),
        .CLK(ap_clk),
        .D({DSP_PREADD_INST[15],DSP_PREADD_INST[15],DSP_PREADD_INST[15],DSP_PREADD_INST[15],DSP_PREADD_INST[15],DSP_PREADD_INST[15],DSP_PREADD_INST[15],DSP_PREADD_INST[15],DSP_PREADD_INST[15],DSP_PREADD_INST[15],DSP_PREADD_INST[15],DSP_PREADD_INST}),
        .INMODE({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:27],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
  LUT5 #(
    .INIT(32'hAAAAAAA8)) 
    p_reg_reg_i_1__34
       (.I0(grp_FIR_filter_fu_188_ap_ce),
        .I1(ap_CS_fsm_state26),
        .I2(ap_CS_fsm_state28),
        .I3(ap_CS_fsm_state27),
        .I4(ap_CS_fsm_state29),
        .O(CEP));
  LUT3 #(
    .INIT(8'hE0)) 
    \reg_678[15]_i_1 
       (.I0(ap_CS_fsm_state40),
        .I1(ap_CS_fsm_state21),
        .I2(grp_FIR_filter_fu_188_ap_ce),
        .O(E));
endmodule

(* ORIG_REF_NAME = "FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_28
   (P,
    CEP,
    ap_CS_fsm_state16,
    ap_CS_fsm_state12,
    E,
    ap_clk,
    DSP_PREADD_INST,
    A,
    DSP_ALU_INST,
    grp_FIR_filter_fu_188_ap_ce,
    ap_CS_fsm_state26,
    ap_CS_fsm_state28,
    ap_CS_fsm_state27,
    ap_CS_fsm_state25);
  output [26:0]P;
  output CEP;
  input ap_CS_fsm_state16;
  input ap_CS_fsm_state12;
  input [0:0]E;
  input ap_clk;
  input [15:0]DSP_PREADD_INST;
  input [15:0]A;
  input [26:0]DSP_ALU_INST;
  input grp_FIR_filter_fu_188_ap_ce;
  input ap_CS_fsm_state26;
  input ap_CS_fsm_state28;
  input ap_CS_fsm_state27;
  input ap_CS_fsm_state25;

  wire [15:0]A;
  wire CEP;
  wire [26:0]DSP_ALU_INST;
  wire [15:0]DSP_PREADD_INST;
  wire [0:0]E;
  wire [26:0]P;
  wire ap_CS_fsm_state12;
  wire ap_CS_fsm_state16;
  wire ap_CS_fsm_state25;
  wire ap_CS_fsm_state26;
  wire ap_CS_fsm_state27;
  wire ap_CS_fsm_state28;
  wire ap_clk;
  wire grp_FIR_filter_fu_188_ap_ce;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:27]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("AD"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b0,1'b1,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({DSP_ALU_INST[26],DSP_ALU_INST[26],DSP_ALU_INST[26],DSP_ALU_INST[26],DSP_ALU_INST[26],DSP_ALU_INST[26],DSP_ALU_INST[26],DSP_ALU_INST[26],DSP_ALU_INST[26],DSP_ALU_INST[26],DSP_ALU_INST[26],DSP_ALU_INST[26],DSP_ALU_INST[26],DSP_ALU_INST[26],DSP_ALU_INST[26],DSP_ALU_INST[26],DSP_ALU_INST[26],DSP_ALU_INST[26],DSP_ALU_INST[26],DSP_ALU_INST[26],DSP_ALU_INST[26],DSP_ALU_INST}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(ap_CS_fsm_state16),
        .CEAD(CEP),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEP),
        .CEC(ap_CS_fsm_state12),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(E),
        .CEINMODE(1'b0),
        .CEM(CEP),
        .CEP(CEP),
        .CLK(ap_clk),
        .D({DSP_PREADD_INST[15],DSP_PREADD_INST[15],DSP_PREADD_INST[15],DSP_PREADD_INST[15],DSP_PREADD_INST[15],DSP_PREADD_INST[15],DSP_PREADD_INST[15],DSP_PREADD_INST[15],DSP_PREADD_INST[15],DSP_PREADD_INST[15],DSP_PREADD_INST[15],DSP_PREADD_INST}),
        .INMODE({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:27],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
  LUT5 #(
    .INIT(32'hAAAAAAA8)) 
    p_reg_reg_i_1__35
       (.I0(grp_FIR_filter_fu_188_ap_ce),
        .I1(ap_CS_fsm_state26),
        .I2(ap_CS_fsm_state28),
        .I3(ap_CS_fsm_state27),
        .I4(ap_CS_fsm_state25),
        .O(CEP));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_ama_addmuladd_16s_16s_11s_28s_28_4_1
   (p_0_in,
    E,
    \ap_CS_fsm_reg[8] ,
    S,
    ap_CS_fsm_state25,
    ap_clk,
    DSP_PREADD_INST,
    DSP_ALU_INST,
    P,
    Q,
    ap_CS_fsm_state34,
    ap_CS_fsm_state6,
    grp_FIR_filter_fu_188_ap_ce,
    ap_CS_fsm_state9,
    ap_CS_fsm_state21,
    ap_CS_fsm_state39,
    ap_CS_fsm_state43,
    ap_CS_fsm_state42,
    ap_CS_fsm_state40,
    ap_CS_fsm_state41);
  output [26:0]p_0_in;
  output [0:0]E;
  output [0:0]\ap_CS_fsm_reg[8] ;
  output [0:0]S;
  input ap_CS_fsm_state25;
  input ap_clk;
  input [15:0]DSP_PREADD_INST;
  input [15:0]DSP_ALU_INST;
  input [27:0]P;
  input [0:0]Q;
  input ap_CS_fsm_state34;
  input ap_CS_fsm_state6;
  input grp_FIR_filter_fu_188_ap_ce;
  input ap_CS_fsm_state9;
  input ap_CS_fsm_state21;
  input ap_CS_fsm_state39;
  input ap_CS_fsm_state43;
  input ap_CS_fsm_state42;
  input ap_CS_fsm_state40;
  input ap_CS_fsm_state41;

  wire [15:0]DSP_ALU_INST;
  wire [15:0]DSP_PREADD_INST;
  wire [0:0]E;
  wire [27:0]P;
  wire [0:0]Q;
  wire [0:0]S;
  wire [0:0]\ap_CS_fsm_reg[8] ;
  wire ap_CS_fsm_state21;
  wire ap_CS_fsm_state25;
  wire ap_CS_fsm_state34;
  wire ap_CS_fsm_state39;
  wire ap_CS_fsm_state40;
  wire ap_CS_fsm_state41;
  wire ap_CS_fsm_state42;
  wire ap_CS_fsm_state43;
  wire ap_CS_fsm_state6;
  wire ap_CS_fsm_state9;
  wire ap_clk;
  wire grp_FIR_filter_fu_188_ap_ce;
  wire [26:0]p_0_in;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_ama_addmuladd_16s_16s_11s_28s_28_4_1_DSP48_0 FIR_HLS_ama_addmuladd_16s_16s_11s_28s_28_4_1_DSP48_0_U
       (.DSP_ALU_INST(DSP_ALU_INST),
        .DSP_PREADD_INST(DSP_PREADD_INST),
        .E(E),
        .P(P),
        .Q(Q),
        .S(S),
        .\ap_CS_fsm_reg[8] (\ap_CS_fsm_reg[8] ),
        .ap_CS_fsm_state21(ap_CS_fsm_state21),
        .ap_CS_fsm_state25(ap_CS_fsm_state25),
        .ap_CS_fsm_state34(ap_CS_fsm_state34),
        .ap_CS_fsm_state39(ap_CS_fsm_state39),
        .ap_CS_fsm_state40(ap_CS_fsm_state40),
        .ap_CS_fsm_state41(ap_CS_fsm_state41),
        .ap_CS_fsm_state42(ap_CS_fsm_state42),
        .ap_CS_fsm_state43(ap_CS_fsm_state43),
        .ap_CS_fsm_state6(ap_CS_fsm_state6),
        .ap_CS_fsm_state9(ap_CS_fsm_state9),
        .ap_clk(ap_clk),
        .grp_FIR_filter_fu_188_ap_ce(grp_FIR_filter_fu_188_ap_ce),
        .p_0_in(p_0_in));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_ama_addmuladd_16s_16s_11s_28s_28_4_1_DSP48_0
   (p_0_in,
    E,
    \ap_CS_fsm_reg[8] ,
    S,
    ap_CS_fsm_state25,
    ap_clk,
    DSP_PREADD_INST,
    DSP_ALU_INST,
    P,
    Q,
    ap_CS_fsm_state34,
    ap_CS_fsm_state6,
    grp_FIR_filter_fu_188_ap_ce,
    ap_CS_fsm_state9,
    ap_CS_fsm_state21,
    ap_CS_fsm_state39,
    ap_CS_fsm_state43,
    ap_CS_fsm_state42,
    ap_CS_fsm_state40,
    ap_CS_fsm_state41);
  output [26:0]p_0_in;
  output [0:0]E;
  output [0:0]\ap_CS_fsm_reg[8] ;
  output [0:0]S;
  input ap_CS_fsm_state25;
  input ap_clk;
  input [15:0]DSP_PREADD_INST;
  input [15:0]DSP_ALU_INST;
  input [27:0]P;
  input [0:0]Q;
  input ap_CS_fsm_state34;
  input ap_CS_fsm_state6;
  input grp_FIR_filter_fu_188_ap_ce;
  input ap_CS_fsm_state9;
  input ap_CS_fsm_state21;
  input ap_CS_fsm_state39;
  input ap_CS_fsm_state43;
  input ap_CS_fsm_state42;
  input ap_CS_fsm_state40;
  input ap_CS_fsm_state41;

  wire [15:0]DSP_ALU_INST;
  wire [15:0]DSP_PREADD_INST;
  wire [0:0]E;
  wire [27:0]P;
  wire [0:0]Q;
  wire [0:0]S;
  wire [0:0]\ap_CS_fsm_reg[8] ;
  wire ap_CS_fsm_state21;
  wire ap_CS_fsm_state25;
  wire ap_CS_fsm_state34;
  wire ap_CS_fsm_state39;
  wire ap_CS_fsm_state40;
  wire ap_CS_fsm_state41;
  wire ap_CS_fsm_state42;
  wire ap_CS_fsm_state43;
  wire ap_CS_fsm_state6;
  wire ap_CS_fsm_state9;
  wire ap_clk;
  wire grp_FIR_filter_fu_188_ap_ce;
  wire grp_fu_2057_ce;
  wire [26:0]p_0_in;
  wire p_reg_reg_n_78;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:28]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \add_ln66_9_reg_2499[29]_i_4 
       (.I0(Q),
        .I1(p_reg_reg_n_78),
        .O(S));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("AD"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({P[27],P[27],P[27],P[27],P[27],P[27],P[27],P[27],P[27],P[27],P[27],P[27],P[27],P[27],P[27],P[27],P[27],P[27],P[27],P[27],P}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(E),
        .CEAD(grp_fu_2057_ce),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(grp_fu_2057_ce),
        .CEC(ap_CS_fsm_state25),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(\ap_CS_fsm_reg[8] ),
        .CEINMODE(1'b0),
        .CEM(grp_fu_2057_ce),
        .CEP(grp_fu_2057_ce),
        .CLK(ap_clk),
        .D({DSP_PREADD_INST[15],DSP_PREADD_INST[15],DSP_PREADD_INST[15],DSP_PREADD_INST[15],DSP_PREADD_INST[15],DSP_PREADD_INST[15],DSP_PREADD_INST[15],DSP_PREADD_INST[15],DSP_PREADD_INST[15],DSP_PREADD_INST[15],DSP_PREADD_INST[15],DSP_PREADD_INST}),
        .INMODE({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:28],p_reg_reg_n_78,p_0_in}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
  LUT3 #(
    .INIT(8'hE0)) 
    p_reg_reg_i_1__10
       (.I0(ap_CS_fsm_state34),
        .I1(ap_CS_fsm_state6),
        .I2(grp_FIR_filter_fu_188_ap_ce),
        .O(E));
  LUT5 #(
    .INIT(32'hAAAAAAA8)) 
    p_reg_reg_i_2__15
       (.I0(grp_FIR_filter_fu_188_ap_ce),
        .I1(ap_CS_fsm_state43),
        .I2(ap_CS_fsm_state42),
        .I3(ap_CS_fsm_state40),
        .I4(ap_CS_fsm_state41),
        .O(grp_fu_2057_ce));
  LUT4 #(
    .INIT(16'hCCC8)) 
    p_reg_reg_i_3__10
       (.I0(ap_CS_fsm_state9),
        .I1(grp_FIR_filter_fu_188_ap_ce),
        .I2(ap_CS_fsm_state21),
        .I3(ap_CS_fsm_state39),
        .O(\ap_CS_fsm_reg[8] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_ama_addmuladd_16s_16s_11s_29s_29_4_1
   (P,
    E,
    CEAD,
    ap_CS_fsm_state9,
    ap_clk,
    A,
    DSP_ALU_INST,
    DSP_ALU_INST_0,
    ap_CS_fsm_state18,
    ap_CS_fsm_state6,
    grp_FIR_filter_fu_188_ap_ce,
    ap_CS_fsm_state22,
    ap_CS_fsm_state20,
    ap_CS_fsm_state19,
    ap_CS_fsm_state21);
  output [28:0]P;
  output [0:0]E;
  output CEAD;
  input ap_CS_fsm_state9;
  input ap_clk;
  input [15:0]A;
  input [15:0]DSP_ALU_INST;
  input [28:0]DSP_ALU_INST_0;
  input ap_CS_fsm_state18;
  input ap_CS_fsm_state6;
  input grp_FIR_filter_fu_188_ap_ce;
  input ap_CS_fsm_state22;
  input ap_CS_fsm_state20;
  input ap_CS_fsm_state19;
  input ap_CS_fsm_state21;

  wire [15:0]A;
  wire CEAD;
  wire [15:0]DSP_ALU_INST;
  wire [28:0]DSP_ALU_INST_0;
  wire [0:0]E;
  wire [28:0]P;
  wire ap_CS_fsm_state18;
  wire ap_CS_fsm_state19;
  wire ap_CS_fsm_state20;
  wire ap_CS_fsm_state21;
  wire ap_CS_fsm_state22;
  wire ap_CS_fsm_state6;
  wire ap_CS_fsm_state9;
  wire ap_clk;
  wire grp_FIR_filter_fu_188_ap_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_ama_addmuladd_16s_16s_11s_29s_29_4_1_DSP48_0 FIR_HLS_ama_addmuladd_16s_16s_11s_29s_29_4_1_DSP48_0_U
       (.A(A),
        .CEP(CEAD),
        .DSP_ALU_INST(DSP_ALU_INST),
        .DSP_ALU_INST_0(DSP_ALU_INST_0),
        .E(E),
        .P(P),
        .ap_CS_fsm_state18(ap_CS_fsm_state18),
        .ap_CS_fsm_state19(ap_CS_fsm_state19),
        .ap_CS_fsm_state20(ap_CS_fsm_state20),
        .ap_CS_fsm_state21(ap_CS_fsm_state21),
        .ap_CS_fsm_state22(ap_CS_fsm_state22),
        .ap_CS_fsm_state6(ap_CS_fsm_state6),
        .ap_CS_fsm_state9(ap_CS_fsm_state9),
        .ap_clk(ap_clk),
        .grp_FIR_filter_fu_188_ap_ce(grp_FIR_filter_fu_188_ap_ce));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_ama_addmuladd_16s_16s_11s_29s_29_4_1_DSP48_0
   (P,
    E,
    CEP,
    ap_CS_fsm_state9,
    ap_clk,
    A,
    DSP_ALU_INST,
    DSP_ALU_INST_0,
    ap_CS_fsm_state18,
    ap_CS_fsm_state6,
    grp_FIR_filter_fu_188_ap_ce,
    ap_CS_fsm_state22,
    ap_CS_fsm_state20,
    ap_CS_fsm_state19,
    ap_CS_fsm_state21);
  output [28:0]P;
  output [0:0]E;
  output CEP;
  input ap_CS_fsm_state9;
  input ap_clk;
  input [15:0]A;
  input [15:0]DSP_ALU_INST;
  input [28:0]DSP_ALU_INST_0;
  input ap_CS_fsm_state18;
  input ap_CS_fsm_state6;
  input grp_FIR_filter_fu_188_ap_ce;
  input ap_CS_fsm_state22;
  input ap_CS_fsm_state20;
  input ap_CS_fsm_state19;
  input ap_CS_fsm_state21;

  wire [15:0]A;
  wire CEP;
  wire [15:0]DSP_ALU_INST;
  wire [28:0]DSP_ALU_INST_0;
  wire [0:0]E;
  wire [28:0]P;
  wire ap_CS_fsm_state18;
  wire ap_CS_fsm_state19;
  wire ap_CS_fsm_state20;
  wire ap_CS_fsm_state21;
  wire ap_CS_fsm_state22;
  wire ap_CS_fsm_state6;
  wire ap_CS_fsm_state9;
  wire ap_clk;
  wire grp_FIR_filter_fu_188_ap_ce;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:29]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("AD"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(0),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b1,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(E),
        .CEAD(CEP),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEP),
        .CEC(ap_CS_fsm_state9),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(CEP),
        .CEP(CEP),
        .CLK(ap_clk),
        .D({A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A}),
        .INMODE({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:29],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
  LUT3 #(
    .INIT(8'hE0)) 
    p_reg_reg_i_1__17
       (.I0(ap_CS_fsm_state18),
        .I1(ap_CS_fsm_state6),
        .I2(grp_FIR_filter_fu_188_ap_ce),
        .O(E));
  LUT5 #(
    .INIT(32'hAAAAAAA8)) 
    p_reg_reg_i_1__30
       (.I0(grp_FIR_filter_fu_188_ap_ce),
        .I1(ap_CS_fsm_state22),
        .I2(ap_CS_fsm_state20),
        .I3(ap_CS_fsm_state19),
        .I4(ap_CS_fsm_state21),
        .O(CEP));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_ama_addmuladd_16s_16s_11s_31s_31_4_1
   (D,
    ap_CS_fsm_state22,
    ap_clk,
    A,
    P,
    grp_FIR_filter_fu_188_ap_ce,
    ap_CS_fsm_state40,
    ap_CS_fsm_state39,
    ap_CS_fsm_state38,
    CEA1);
  output [30:0]D;
  input ap_CS_fsm_state22;
  input ap_clk;
  input [16:0]A;
  input [30:0]P;
  input grp_FIR_filter_fu_188_ap_ce;
  input ap_CS_fsm_state40;
  input ap_CS_fsm_state39;
  input ap_CS_fsm_state38;
  input CEA1;

  wire [16:0]A;
  wire CEA1;
  wire [30:0]D;
  wire [30:0]P;
  wire ap_CS_fsm_state22;
  wire ap_CS_fsm_state38;
  wire ap_CS_fsm_state39;
  wire ap_CS_fsm_state40;
  wire ap_clk;
  wire grp_FIR_filter_fu_188_ap_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_ama_addmuladd_16s_16s_11s_31s_31_4_1_DSP48_0 FIR_HLS_ama_addmuladd_16s_16s_11s_31s_31_4_1_DSP48_0_U
       (.A(A),
        .CEA1(CEA1),
        .D(D),
        .P(P),
        .ap_CS_fsm_state22(ap_CS_fsm_state22),
        .ap_CS_fsm_state38(ap_CS_fsm_state38),
        .ap_CS_fsm_state39(ap_CS_fsm_state39),
        .ap_CS_fsm_state40(ap_CS_fsm_state40),
        .ap_clk(ap_clk),
        .grp_FIR_filter_fu_188_ap_ce(grp_FIR_filter_fu_188_ap_ce));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_ama_addmuladd_16s_16s_11s_31s_31_4_1_DSP48_0
   (D,
    ap_CS_fsm_state22,
    ap_clk,
    A,
    P,
    grp_FIR_filter_fu_188_ap_ce,
    ap_CS_fsm_state40,
    ap_CS_fsm_state39,
    ap_CS_fsm_state38,
    CEA1);
  output [30:0]D;
  input ap_CS_fsm_state22;
  input ap_clk;
  input [16:0]A;
  input [30:0]P;
  input grp_FIR_filter_fu_188_ap_ce;
  input ap_CS_fsm_state40;
  input ap_CS_fsm_state39;
  input ap_CS_fsm_state38;
  input CEA1;

  wire [16:0]A;
  wire CEA1;
  wire [30:0]D;
  wire [30:0]P;
  wire ap_CS_fsm_state22;
  wire ap_CS_fsm_state38;
  wire ap_CS_fsm_state39;
  wire ap_CS_fsm_state40;
  wire ap_clk;
  wire grp_FIR_filter_fu_188_ap_ce;
  wire grp_fu_2028_ce;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:31]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({A[16],A[16],A[16],A[16],A[16],A[16],A[16],A[16],A[16],A[16],A[16],A[16],A[16],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({P[30],P[30],P[30],P[30],P[30],P[30],P[30],P[30],P[30],P[30],P[30],P[30],P[30],P[30],P[30],P[30],P[30],P}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(grp_fu_2028_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(grp_fu_2028_ce),
        .CEC(ap_CS_fsm_state22),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_2028_ce),
        .CEP(grp_fu_2028_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:31],D}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
  LUT5 #(
    .INIT(32'hAAAAAAA8)) 
    p_reg_reg_i_1__20
       (.I0(grp_FIR_filter_fu_188_ap_ce),
        .I1(ap_CS_fsm_state40),
        .I2(ap_CS_fsm_state39),
        .I3(ap_CS_fsm_state38),
        .I4(CEA1),
        .O(grp_fu_2028_ce));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_ama_addmuladd_16s_16s_12s_28s_29_4_1
   (D,
    ap_CS_fsm_state35,
    ap_CS_fsm_state24,
    ap_clk,
    DOUTADOUT,
    P,
    grp_FIR_filter_fu_188_ap_ce,
    ap_CS_fsm_state42,
    ap_CS_fsm_state41,
    ap_CS_fsm_state39,
    ap_CS_fsm_state40);
  output [28:0]D;
  input ap_CS_fsm_state35;
  input ap_CS_fsm_state24;
  input ap_clk;
  input [15:0]DOUTADOUT;
  input [27:0]P;
  input grp_FIR_filter_fu_188_ap_ce;
  input ap_CS_fsm_state42;
  input ap_CS_fsm_state41;
  input ap_CS_fsm_state39;
  input ap_CS_fsm_state40;

  wire [28:0]D;
  wire [15:0]DOUTADOUT;
  wire [27:0]P;
  wire ap_CS_fsm_state24;
  wire ap_CS_fsm_state35;
  wire ap_CS_fsm_state39;
  wire ap_CS_fsm_state40;
  wire ap_CS_fsm_state41;
  wire ap_CS_fsm_state42;
  wire ap_clk;
  wire grp_FIR_filter_fu_188_ap_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_ama_addmuladd_16s_16s_12s_28s_29_4_1_DSP48_0 FIR_HLS_ama_addmuladd_16s_16s_12s_28s_29_4_1_DSP48_0_U
       (.D(D),
        .DOUTADOUT(DOUTADOUT),
        .P(P),
        .ap_CS_fsm_state24(ap_CS_fsm_state24),
        .ap_CS_fsm_state35(ap_CS_fsm_state35),
        .ap_CS_fsm_state39(ap_CS_fsm_state39),
        .ap_CS_fsm_state40(ap_CS_fsm_state40),
        .ap_CS_fsm_state41(ap_CS_fsm_state41),
        .ap_CS_fsm_state42(ap_CS_fsm_state42),
        .ap_clk(ap_clk),
        .grp_FIR_filter_fu_188_ap_ce(grp_FIR_filter_fu_188_ap_ce));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_ama_addmuladd_16s_16s_12s_28s_29_4_1_DSP48_0
   (D,
    ap_CS_fsm_state35,
    ap_CS_fsm_state24,
    ap_clk,
    DOUTADOUT,
    P,
    grp_FIR_filter_fu_188_ap_ce,
    ap_CS_fsm_state42,
    ap_CS_fsm_state41,
    ap_CS_fsm_state39,
    ap_CS_fsm_state40);
  output [28:0]D;
  input ap_CS_fsm_state35;
  input ap_CS_fsm_state24;
  input ap_clk;
  input [15:0]DOUTADOUT;
  input [27:0]P;
  input grp_FIR_filter_fu_188_ap_ce;
  input ap_CS_fsm_state42;
  input ap_CS_fsm_state41;
  input ap_CS_fsm_state39;
  input ap_CS_fsm_state40;

  wire [28:0]D;
  wire [15:0]DOUTADOUT;
  wire [27:0]P;
  wire ap_CS_fsm_state24;
  wire ap_CS_fsm_state35;
  wire ap_CS_fsm_state39;
  wire ap_CS_fsm_state40;
  wire ap_CS_fsm_state41;
  wire ap_CS_fsm_state42;
  wire ap_clk;
  wire grp_FIR_filter_fu_188_ap_ce;
  wire grp_fu_2047_ce;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:29]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("AD"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(0),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b1,1'b0,1'b1,1'b1,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({P[27],P[27],P[27],P[27],P[27],P[27],P[27],P[27],P[27],P[27],P[27],P[27],P[27],P[27],P[27],P[27],P[27],P[27],P[27],P[27],P}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(ap_CS_fsm_state35),
        .CEAD(grp_fu_2047_ce),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(grp_fu_2047_ce),
        .CEC(ap_CS_fsm_state24),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_2047_ce),
        .CEP(grp_fu_2047_ce),
        .CLK(ap_clk),
        .D({DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT}),
        .INMODE({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:29],D}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
  LUT5 #(
    .INIT(32'hAAAAAAA8)) 
    p_reg_reg_i_1__19
       (.I0(grp_FIR_filter_fu_188_ap_ce),
        .I1(ap_CS_fsm_state42),
        .I2(ap_CS_fsm_state41),
        .I3(ap_CS_fsm_state39),
        .I4(ap_CS_fsm_state40),
        .O(grp_fu_2047_ce));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_ama_addmuladd_16s_16s_12s_29s_29_4_1
   (P,
    E,
    D,
    Q,
    CEAD,
    DSP_PREADD_INST,
    ap_clk,
    DSP_PREADD_INST_0,
    ACOUT,
    DSP_ALU_INST,
    \p_ZL19H_filter_FIR_int_40_1_reg[0] ,
    \data_p2_reg[15] ,
    ap_enable_reg_pp0_iter1);
  output [13:0]P;
  output [0:0]E;
  output [13:0]D;
  input [1:0]Q;
  input CEAD;
  input [0:0]DSP_PREADD_INST;
  input ap_clk;
  input [15:0]DSP_PREADD_INST_0;
  input [29:0]ACOUT;
  input [28:0]DSP_ALU_INST;
  input [1:0]\p_ZL19H_filter_FIR_int_40_1_reg[0] ;
  input [13:0]\data_p2_reg[15] ;
  input ap_enable_reg_pp0_iter1;

  wire [29:0]ACOUT;
  wire CEAD;
  wire [13:0]D;
  wire [28:0]DSP_ALU_INST;
  wire [0:0]DSP_PREADD_INST;
  wire [15:0]DSP_PREADD_INST_0;
  wire [0:0]E;
  wire [13:0]P;
  wire [1:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire [13:0]\data_p2_reg[15] ;
  wire [1:0]\p_ZL19H_filter_FIR_int_40_1_reg[0] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_ama_addmuladd_16s_16s_12s_29s_29_4_1_DSP48_0 FIR_HLS_ama_addmuladd_16s_16s_12s_29s_29_4_1_DSP48_0_U
       (.ACOUT(ACOUT),
        .CEAD(CEAD),
        .D(D),
        .DSP_ALU_INST(DSP_ALU_INST),
        .DSP_PREADD_INST(DSP_PREADD_INST),
        .DSP_PREADD_INST_0(DSP_PREADD_INST_0),
        .E(E),
        .P(P),
        .Q(Q),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .\data_p2_reg[15] (\data_p2_reg[15] ),
        .\p_ZL19H_filter_FIR_int_40_1_reg[0] (\p_ZL19H_filter_FIR_int_40_1_reg[0] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_ama_addmuladd_16s_16s_12s_29s_29_4_1_DSP48_0
   (P,
    E,
    D,
    Q,
    CEAD,
    DSP_PREADD_INST,
    ap_clk,
    DSP_PREADD_INST_0,
    ACOUT,
    DSP_ALU_INST,
    \p_ZL19H_filter_FIR_int_40_1_reg[0] ,
    \data_p2_reg[15] ,
    ap_enable_reg_pp0_iter1);
  output [13:0]P;
  output [0:0]E;
  output [13:0]D;
  input [1:0]Q;
  input CEAD;
  input [0:0]DSP_PREADD_INST;
  input ap_clk;
  input [15:0]DSP_PREADD_INST_0;
  input [29:0]ACOUT;
  input [28:0]DSP_ALU_INST;
  input [1:0]\p_ZL19H_filter_FIR_int_40_1_reg[0] ;
  input [13:0]\data_p2_reg[15] ;
  input ap_enable_reg_pp0_iter1;

  wire [29:0]ACOUT;
  wire CEAD;
  wire [13:0]D;
  wire [28:0]DSP_ALU_INST;
  wire [0:0]DSP_PREADD_INST;
  wire [15:0]DSP_PREADD_INST_0;
  wire [0:0]E;
  wire [13:0]P;
  wire [1:0]Q;
  wire add_ln66_53_reg_15270;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire [13:0]\data_p2_reg[15] ;
  wire [1:0]\p_ZL19H_filter_FIR_int_40_1_reg[0] ;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_91;
  wire p_reg_reg_n_92;
  wire p_reg_reg_n_93;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:29]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  LUT4 #(
    .INIT(16'hFE02)) 
    \data_p2[10]_i_1 
       (.I0(P[8]),
        .I1(\p_ZL19H_filter_FIR_int_40_1_reg[0] [1]),
        .I2(\p_ZL19H_filter_FIR_int_40_1_reg[0] [0]),
        .I3(\data_p2_reg[15] [8]),
        .O(D[8]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \data_p2[11]_i_1 
       (.I0(P[9]),
        .I1(\p_ZL19H_filter_FIR_int_40_1_reg[0] [1]),
        .I2(\p_ZL19H_filter_FIR_int_40_1_reg[0] [0]),
        .I3(\data_p2_reg[15] [9]),
        .O(D[9]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \data_p2[12]_i_1 
       (.I0(P[10]),
        .I1(\p_ZL19H_filter_FIR_int_40_1_reg[0] [1]),
        .I2(\p_ZL19H_filter_FIR_int_40_1_reg[0] [0]),
        .I3(\data_p2_reg[15] [10]),
        .O(D[10]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \data_p2[13]_i_1 
       (.I0(P[11]),
        .I1(\p_ZL19H_filter_FIR_int_40_1_reg[0] [1]),
        .I2(\p_ZL19H_filter_FIR_int_40_1_reg[0] [0]),
        .I3(\data_p2_reg[15] [11]),
        .O(D[11]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \data_p2[14]_i_1 
       (.I0(P[12]),
        .I1(\p_ZL19H_filter_FIR_int_40_1_reg[0] [1]),
        .I2(\p_ZL19H_filter_FIR_int_40_1_reg[0] [0]),
        .I3(\data_p2_reg[15] [12]),
        .O(D[12]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \data_p2[15]_i_2 
       (.I0(P[13]),
        .I1(\p_ZL19H_filter_FIR_int_40_1_reg[0] [1]),
        .I2(\p_ZL19H_filter_FIR_int_40_1_reg[0] [0]),
        .I3(\data_p2_reg[15] [13]),
        .O(D[13]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \data_p2[2]_i_1 
       (.I0(P[0]),
        .I1(\p_ZL19H_filter_FIR_int_40_1_reg[0] [1]),
        .I2(\p_ZL19H_filter_FIR_int_40_1_reg[0] [0]),
        .I3(\data_p2_reg[15] [0]),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \data_p2[3]_i_1 
       (.I0(P[1]),
        .I1(\p_ZL19H_filter_FIR_int_40_1_reg[0] [1]),
        .I2(\p_ZL19H_filter_FIR_int_40_1_reg[0] [0]),
        .I3(\data_p2_reg[15] [1]),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \data_p2[4]_i_1 
       (.I0(P[2]),
        .I1(\p_ZL19H_filter_FIR_int_40_1_reg[0] [1]),
        .I2(\p_ZL19H_filter_FIR_int_40_1_reg[0] [0]),
        .I3(\data_p2_reg[15] [2]),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \data_p2[5]_i_1 
       (.I0(P[3]),
        .I1(\p_ZL19H_filter_FIR_int_40_1_reg[0] [1]),
        .I2(\p_ZL19H_filter_FIR_int_40_1_reg[0] [0]),
        .I3(\data_p2_reg[15] [3]),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \data_p2[6]_i_1 
       (.I0(P[4]),
        .I1(\p_ZL19H_filter_FIR_int_40_1_reg[0] [1]),
        .I2(\p_ZL19H_filter_FIR_int_40_1_reg[0] [0]),
        .I3(\data_p2_reg[15] [4]),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \data_p2[7]_i_1 
       (.I0(P[5]),
        .I1(\p_ZL19H_filter_FIR_int_40_1_reg[0] [1]),
        .I2(\p_ZL19H_filter_FIR_int_40_1_reg[0] [0]),
        .I3(\data_p2_reg[15] [5]),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \data_p2[8]_i_1 
       (.I0(P[6]),
        .I1(\p_ZL19H_filter_FIR_int_40_1_reg[0] [1]),
        .I2(\p_ZL19H_filter_FIR_int_40_1_reg[0] [0]),
        .I3(\data_p2_reg[15] [6]),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \data_p2[9]_i_1 
       (.I0(P[7]),
        .I1(\p_ZL19H_filter_FIR_int_40_1_reg[0] [1]),
        .I2(\p_ZL19H_filter_FIR_int_40_1_reg[0] [0]),
        .I3(\data_p2_reg[15] [7]),
        .O(D[7]));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("AD"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("CASCADE"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN(ACOUT),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({DSP_ALU_INST[28],DSP_ALU_INST[28],DSP_ALU_INST[28],DSP_ALU_INST[28],DSP_ALU_INST[28],DSP_ALU_INST[28],DSP_ALU_INST[28],DSP_ALU_INST[28],DSP_ALU_INST[28],DSP_ALU_INST[28],DSP_ALU_INST[28],DSP_ALU_INST[28],DSP_ALU_INST[28],DSP_ALU_INST[28],DSP_ALU_INST[28],DSP_ALU_INST[28],DSP_ALU_INST[28],DSP_ALU_INST[28],DSP_ALU_INST[28],DSP_ALU_INST}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(E),
        .CEA2(Q[0]),
        .CEAD(CEAD),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEAD),
        .CEC(add_ln66_53_reg_15270),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(DSP_PREADD_INST),
        .CEINMODE(1'b0),
        .CEM(CEAD),
        .CEP(CEAD),
        .CLK(ap_clk),
        .D({DSP_PREADD_INST_0[15],DSP_PREADD_INST_0[15],DSP_PREADD_INST_0[15],DSP_PREADD_INST_0[15],DSP_PREADD_INST_0[15],DSP_PREADD_INST_0[15],DSP_PREADD_INST_0[15],DSP_PREADD_INST_0[15],DSP_PREADD_INST_0[15],DSP_PREADD_INST_0[15],DSP_PREADD_INST_0[15],DSP_PREADD_INST_0}),
        .INMODE({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:29],P,p_reg_reg_n_91,p_reg_reg_n_92,p_reg_reg_n_93,p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    p_reg_reg_i_1__44
       (.I0(Q[0]),
        .I1(\p_ZL19H_filter_FIR_int_40_1_reg[0] [1]),
        .I2(\p_ZL19H_filter_FIR_int_40_1_reg[0] [0]),
        .I3(ap_enable_reg_pp0_iter1),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT2 #(
    .INIT(4'h8)) 
    p_reg_reg_i_2__26
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(Q[1]),
        .O(add_ln66_53_reg_15270));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_ama_addmuladd_16s_16s_12s_30s_30_4_1
   (grp_FIR_filter_fu_188_x_n,
    E,
    DSP_ALU_INST,
    CEA2,
    DSP_PREADD_INST,
    ap_clk,
    Q,
    D,
    A,
    PCOUT,
    \ap_port_reg_x_n_reg[15] ,
    \ap_port_reg_x_n_reg[15]_0 ,
    \ap_port_reg_x_n_reg[15]_1 );
  output [15:0]grp_FIR_filter_fu_188_x_n;
  input [0:0]E;
  input [0:0]DSP_ALU_INST;
  input CEA2;
  input [0:0]DSP_PREADD_INST;
  input ap_clk;
  input [15:0]Q;
  input [15:0]D;
  input [0:0]A;
  input [47:0]PCOUT;
  input [14:0]\ap_port_reg_x_n_reg[15] ;
  input [14:0]\ap_port_reg_x_n_reg[15]_0 ;
  input [14:0]\ap_port_reg_x_n_reg[15]_1 ;

  wire [0:0]A;
  wire CEA2;
  wire [15:0]D;
  wire [0:0]DSP_ALU_INST;
  wire [0:0]DSP_PREADD_INST;
  wire [0:0]E;
  wire [47:0]PCOUT;
  wire [15:0]Q;
  wire ap_clk;
  wire [14:0]\ap_port_reg_x_n_reg[15] ;
  wire [14:0]\ap_port_reg_x_n_reg[15]_0 ;
  wire [14:0]\ap_port_reg_x_n_reg[15]_1 ;
  wire [15:0]grp_FIR_filter_fu_188_x_n;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_ama_addmuladd_16s_16s_12s_30s_30_4_1_DSP48_0 FIR_HLS_ama_addmuladd_16s_16s_12s_30s_30_4_1_DSP48_0_U
       (.A({D[15],A,D[14:0]}),
        .CEA2(CEA2),
        .DSP_ALU_INST(DSP_ALU_INST),
        .DSP_PREADD_INST(DSP_PREADD_INST),
        .E(E),
        .PCOUT(PCOUT),
        .Q(Q),
        .ap_clk(ap_clk),
        .\ap_port_reg_x_n_reg[15] (\ap_port_reg_x_n_reg[15] ),
        .\ap_port_reg_x_n_reg[15]_0 (\ap_port_reg_x_n_reg[15]_0 ),
        .\ap_port_reg_x_n_reg[15]_1 (\ap_port_reg_x_n_reg[15]_1 ),
        .grp_FIR_filter_fu_188_x_n(grp_FIR_filter_fu_188_x_n));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_ama_addmuladd_16s_16s_12s_30s_30_4_1_DSP48_0
   (grp_FIR_filter_fu_188_x_n,
    E,
    DSP_ALU_INST,
    CEA2,
    DSP_PREADD_INST,
    ap_clk,
    Q,
    A,
    PCOUT,
    \ap_port_reg_x_n_reg[15] ,
    \ap_port_reg_x_n_reg[15]_0 ,
    \ap_port_reg_x_n_reg[15]_1 );
  output [15:0]grp_FIR_filter_fu_188_x_n;
  input [0:0]E;
  input [0:0]DSP_ALU_INST;
  input CEA2;
  input [0:0]DSP_PREADD_INST;
  input ap_clk;
  input [15:0]Q;
  input [16:0]A;
  input [47:0]PCOUT;
  input [14:0]\ap_port_reg_x_n_reg[15] ;
  input [14:0]\ap_port_reg_x_n_reg[15]_0 ;
  input [14:0]\ap_port_reg_x_n_reg[15]_1 ;

  wire [16:0]A;
  wire CEA2;
  wire [0:0]DSP_ALU_INST;
  wire [0:0]DSP_PREADD_INST;
  wire [0:0]E;
  wire [47:0]PCOUT;
  wire [15:0]Q;
  wire ap_clk;
  wire \ap_port_reg_x_n[15]_i_10_n_0 ;
  wire \ap_port_reg_x_n[15]_i_11_n_0 ;
  wire \ap_port_reg_x_n[15]_i_12_n_0 ;
  wire \ap_port_reg_x_n[15]_i_13_n_0 ;
  wire \ap_port_reg_x_n[15]_i_14_n_0 ;
  wire \ap_port_reg_x_n[15]_i_15_n_0 ;
  wire \ap_port_reg_x_n[15]_i_16_n_0 ;
  wire \ap_port_reg_x_n[15]_i_17_n_0 ;
  wire \ap_port_reg_x_n[15]_i_18_n_0 ;
  wire \ap_port_reg_x_n[15]_i_19_n_0 ;
  wire \ap_port_reg_x_n[15]_i_20_n_0 ;
  wire \ap_port_reg_x_n[15]_i_21_n_0 ;
  wire \ap_port_reg_x_n[15]_i_22_n_0 ;
  wire \ap_port_reg_x_n[15]_i_23_n_0 ;
  wire \ap_port_reg_x_n[15]_i_24_n_0 ;
  wire \ap_port_reg_x_n[15]_i_25_n_0 ;
  wire \ap_port_reg_x_n[15]_i_26_n_0 ;
  wire \ap_port_reg_x_n[15]_i_3_n_0 ;
  wire \ap_port_reg_x_n[15]_i_4_n_0 ;
  wire \ap_port_reg_x_n[15]_i_5_n_0 ;
  wire \ap_port_reg_x_n[15]_i_6_n_0 ;
  wire \ap_port_reg_x_n[15]_i_7_n_0 ;
  wire \ap_port_reg_x_n[15]_i_8_n_0 ;
  wire \ap_port_reg_x_n[15]_i_9_n_0 ;
  wire \ap_port_reg_x_n[7]_i_10_n_0 ;
  wire \ap_port_reg_x_n[7]_i_11_n_0 ;
  wire \ap_port_reg_x_n[7]_i_12_n_0 ;
  wire \ap_port_reg_x_n[7]_i_13_n_0 ;
  wire \ap_port_reg_x_n[7]_i_14_n_0 ;
  wire \ap_port_reg_x_n[7]_i_15_n_0 ;
  wire \ap_port_reg_x_n[7]_i_16_n_0 ;
  wire \ap_port_reg_x_n[7]_i_17_n_0 ;
  wire \ap_port_reg_x_n[7]_i_18_n_0 ;
  wire \ap_port_reg_x_n[7]_i_19_n_0 ;
  wire \ap_port_reg_x_n[7]_i_20_n_0 ;
  wire \ap_port_reg_x_n[7]_i_21_n_0 ;
  wire \ap_port_reg_x_n[7]_i_2_n_0 ;
  wire \ap_port_reg_x_n[7]_i_3_n_0 ;
  wire \ap_port_reg_x_n[7]_i_4_n_0 ;
  wire \ap_port_reg_x_n[7]_i_5_n_0 ;
  wire \ap_port_reg_x_n[7]_i_6_n_0 ;
  wire \ap_port_reg_x_n[7]_i_7_n_0 ;
  wire \ap_port_reg_x_n[7]_i_8_n_0 ;
  wire \ap_port_reg_x_n[7]_i_9_n_0 ;
  wire [14:0]\ap_port_reg_x_n_reg[15] ;
  wire [14:0]\ap_port_reg_x_n_reg[15]_0 ;
  wire [14:0]\ap_port_reg_x_n_reg[15]_1 ;
  wire \ap_port_reg_x_n_reg[15]_i_2_n_1 ;
  wire \ap_port_reg_x_n_reg[15]_i_2_n_2 ;
  wire \ap_port_reg_x_n_reg[15]_i_2_n_3 ;
  wire \ap_port_reg_x_n_reg[15]_i_2_n_4 ;
  wire \ap_port_reg_x_n_reg[15]_i_2_n_5 ;
  wire \ap_port_reg_x_n_reg[15]_i_2_n_6 ;
  wire \ap_port_reg_x_n_reg[15]_i_2_n_7 ;
  wire \ap_port_reg_x_n_reg[7]_i_1_n_0 ;
  wire \ap_port_reg_x_n_reg[7]_i_1_n_1 ;
  wire \ap_port_reg_x_n_reg[7]_i_1_n_2 ;
  wire \ap_port_reg_x_n_reg[7]_i_1_n_3 ;
  wire \ap_port_reg_x_n_reg[7]_i_1_n_4 ;
  wire \ap_port_reg_x_n_reg[7]_i_1_n_5 ;
  wire \ap_port_reg_x_n_reg[7]_i_1_n_6 ;
  wire \ap_port_reg_x_n_reg[7]_i_1_n_7 ;
  wire [15:0]grp_FIR_filter_fu_188_x_n;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_91;
  wire p_reg_reg_n_92;
  wire p_reg_reg_n_93;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire [14:0]sext_ln69_fu_770_p1;
  wire [7:7]\NLW_ap_port_reg_x_n_reg[15]_i_2_CO_UNCONNECTED ;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:30]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  LUT5 #(
    .INIT(32'h2BBDBDD4)) 
    \ap_port_reg_x_n[15]_i_10 
       (.I0(\ap_port_reg_x_n[15]_i_25_n_0 ),
        .I1(\ap_port_reg_x_n_reg[15] [14]),
        .I2(\ap_port_reg_x_n_reg[15]_1 [14]),
        .I3(sext_ln69_fu_770_p1[14]),
        .I4(\ap_port_reg_x_n_reg[15]_0 [14]),
        .O(\ap_port_reg_x_n[15]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \ap_port_reg_x_n[15]_i_11 
       (.I0(\ap_port_reg_x_n[15]_i_3_n_0 ),
        .I1(\ap_port_reg_x_n[15]_i_26_n_0 ),
        .I2(\ap_port_reg_x_n_reg[15] [14]),
        .I3(\ap_port_reg_x_n_reg[15]_0 [13]),
        .I4(sext_ln69_fu_770_p1[13]),
        .I5(\ap_port_reg_x_n_reg[15]_1 [13]),
        .O(\ap_port_reg_x_n[15]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \ap_port_reg_x_n[15]_i_12 
       (.I0(\ap_port_reg_x_n[15]_i_4_n_0 ),
        .I1(\ap_port_reg_x_n[15]_i_18_n_0 ),
        .I2(\ap_port_reg_x_n_reg[15] [13]),
        .I3(\ap_port_reg_x_n_reg[15]_0 [12]),
        .I4(sext_ln69_fu_770_p1[12]),
        .I5(\ap_port_reg_x_n_reg[15]_1 [12]),
        .O(\ap_port_reg_x_n[15]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \ap_port_reg_x_n[15]_i_13 
       (.I0(\ap_port_reg_x_n[15]_i_5_n_0 ),
        .I1(\ap_port_reg_x_n[15]_i_19_n_0 ),
        .I2(\ap_port_reg_x_n_reg[15] [12]),
        .I3(\ap_port_reg_x_n_reg[15]_0 [11]),
        .I4(sext_ln69_fu_770_p1[11]),
        .I5(\ap_port_reg_x_n_reg[15]_1 [11]),
        .O(\ap_port_reg_x_n[15]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \ap_port_reg_x_n[15]_i_14 
       (.I0(\ap_port_reg_x_n[15]_i_6_n_0 ),
        .I1(\ap_port_reg_x_n[15]_i_20_n_0 ),
        .I2(\ap_port_reg_x_n_reg[15] [11]),
        .I3(\ap_port_reg_x_n_reg[15]_0 [10]),
        .I4(sext_ln69_fu_770_p1[10]),
        .I5(\ap_port_reg_x_n_reg[15]_1 [10]),
        .O(\ap_port_reg_x_n[15]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \ap_port_reg_x_n[15]_i_15 
       (.I0(\ap_port_reg_x_n[15]_i_7_n_0 ),
        .I1(\ap_port_reg_x_n[15]_i_21_n_0 ),
        .I2(\ap_port_reg_x_n_reg[15] [10]),
        .I3(\ap_port_reg_x_n_reg[15]_0 [9]),
        .I4(sext_ln69_fu_770_p1[9]),
        .I5(\ap_port_reg_x_n_reg[15]_1 [9]),
        .O(\ap_port_reg_x_n[15]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \ap_port_reg_x_n[15]_i_16 
       (.I0(\ap_port_reg_x_n[15]_i_8_n_0 ),
        .I1(\ap_port_reg_x_n[15]_i_22_n_0 ),
        .I2(\ap_port_reg_x_n_reg[15] [9]),
        .I3(\ap_port_reg_x_n_reg[15]_0 [8]),
        .I4(sext_ln69_fu_770_p1[8]),
        .I5(\ap_port_reg_x_n_reg[15]_1 [8]),
        .O(\ap_port_reg_x_n[15]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \ap_port_reg_x_n[15]_i_17 
       (.I0(\ap_port_reg_x_n[15]_i_9_n_0 ),
        .I1(\ap_port_reg_x_n[15]_i_23_n_0 ),
        .I2(\ap_port_reg_x_n_reg[15] [8]),
        .I3(\ap_port_reg_x_n_reg[15]_0 [7]),
        .I4(sext_ln69_fu_770_p1[7]),
        .I5(\ap_port_reg_x_n_reg[15]_1 [7]),
        .O(\ap_port_reg_x_n[15]_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \ap_port_reg_x_n[15]_i_18 
       (.I0(\ap_port_reg_x_n_reg[15]_1 [13]),
        .I1(\ap_port_reg_x_n_reg[15]_0 [13]),
        .I2(sext_ln69_fu_770_p1[13]),
        .O(\ap_port_reg_x_n[15]_i_18_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \ap_port_reg_x_n[15]_i_19 
       (.I0(\ap_port_reg_x_n_reg[15]_1 [12]),
        .I1(\ap_port_reg_x_n_reg[15]_0 [12]),
        .I2(sext_ln69_fu_770_p1[12]),
        .O(\ap_port_reg_x_n[15]_i_19_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \ap_port_reg_x_n[15]_i_20 
       (.I0(\ap_port_reg_x_n_reg[15]_1 [11]),
        .I1(\ap_port_reg_x_n_reg[15]_0 [11]),
        .I2(sext_ln69_fu_770_p1[11]),
        .O(\ap_port_reg_x_n[15]_i_20_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \ap_port_reg_x_n[15]_i_21 
       (.I0(\ap_port_reg_x_n_reg[15]_1 [10]),
        .I1(\ap_port_reg_x_n_reg[15]_0 [10]),
        .I2(sext_ln69_fu_770_p1[10]),
        .O(\ap_port_reg_x_n[15]_i_21_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \ap_port_reg_x_n[15]_i_22 
       (.I0(\ap_port_reg_x_n_reg[15]_1 [9]),
        .I1(\ap_port_reg_x_n_reg[15]_0 [9]),
        .I2(sext_ln69_fu_770_p1[9]),
        .O(\ap_port_reg_x_n[15]_i_22_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \ap_port_reg_x_n[15]_i_23 
       (.I0(\ap_port_reg_x_n_reg[15]_1 [8]),
        .I1(\ap_port_reg_x_n_reg[15]_0 [8]),
        .I2(sext_ln69_fu_770_p1[8]),
        .O(\ap_port_reg_x_n[15]_i_23_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \ap_port_reg_x_n[15]_i_24 
       (.I0(\ap_port_reg_x_n_reg[15]_1 [7]),
        .I1(\ap_port_reg_x_n_reg[15]_0 [7]),
        .I2(sext_ln69_fu_770_p1[7]),
        .O(\ap_port_reg_x_n[15]_i_24_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \ap_port_reg_x_n[15]_i_25 
       (.I0(\ap_port_reg_x_n_reg[15]_0 [13]),
        .I1(sext_ln69_fu_770_p1[13]),
        .I2(\ap_port_reg_x_n_reg[15]_1 [13]),
        .O(\ap_port_reg_x_n[15]_i_25_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \ap_port_reg_x_n[15]_i_26 
       (.I0(\ap_port_reg_x_n_reg[15]_1 [14]),
        .I1(\ap_port_reg_x_n_reg[15]_0 [14]),
        .I2(sext_ln69_fu_770_p1[14]),
        .O(\ap_port_reg_x_n[15]_i_26_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \ap_port_reg_x_n[15]_i_3 
       (.I0(\ap_port_reg_x_n_reg[15] [13]),
        .I1(\ap_port_reg_x_n[15]_i_18_n_0 ),
        .I2(\ap_port_reg_x_n_reg[15]_1 [12]),
        .I3(sext_ln69_fu_770_p1[12]),
        .I4(\ap_port_reg_x_n_reg[15]_0 [12]),
        .O(\ap_port_reg_x_n[15]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \ap_port_reg_x_n[15]_i_4 
       (.I0(\ap_port_reg_x_n_reg[15] [12]),
        .I1(\ap_port_reg_x_n[15]_i_19_n_0 ),
        .I2(\ap_port_reg_x_n_reg[15]_1 [11]),
        .I3(sext_ln69_fu_770_p1[11]),
        .I4(\ap_port_reg_x_n_reg[15]_0 [11]),
        .O(\ap_port_reg_x_n[15]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \ap_port_reg_x_n[15]_i_5 
       (.I0(\ap_port_reg_x_n_reg[15] [11]),
        .I1(\ap_port_reg_x_n[15]_i_20_n_0 ),
        .I2(\ap_port_reg_x_n_reg[15]_1 [10]),
        .I3(sext_ln69_fu_770_p1[10]),
        .I4(\ap_port_reg_x_n_reg[15]_0 [10]),
        .O(\ap_port_reg_x_n[15]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \ap_port_reg_x_n[15]_i_6 
       (.I0(\ap_port_reg_x_n_reg[15] [10]),
        .I1(\ap_port_reg_x_n[15]_i_21_n_0 ),
        .I2(\ap_port_reg_x_n_reg[15]_1 [9]),
        .I3(sext_ln69_fu_770_p1[9]),
        .I4(\ap_port_reg_x_n_reg[15]_0 [9]),
        .O(\ap_port_reg_x_n[15]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \ap_port_reg_x_n[15]_i_7 
       (.I0(\ap_port_reg_x_n_reg[15] [9]),
        .I1(\ap_port_reg_x_n[15]_i_22_n_0 ),
        .I2(\ap_port_reg_x_n_reg[15]_1 [8]),
        .I3(sext_ln69_fu_770_p1[8]),
        .I4(\ap_port_reg_x_n_reg[15]_0 [8]),
        .O(\ap_port_reg_x_n[15]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \ap_port_reg_x_n[15]_i_8 
       (.I0(\ap_port_reg_x_n_reg[15] [8]),
        .I1(\ap_port_reg_x_n[15]_i_23_n_0 ),
        .I2(\ap_port_reg_x_n_reg[15]_1 [7]),
        .I3(sext_ln69_fu_770_p1[7]),
        .I4(\ap_port_reg_x_n_reg[15]_0 [7]),
        .O(\ap_port_reg_x_n[15]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \ap_port_reg_x_n[15]_i_9 
       (.I0(\ap_port_reg_x_n_reg[15] [7]),
        .I1(\ap_port_reg_x_n[15]_i_24_n_0 ),
        .I2(\ap_port_reg_x_n_reg[15]_1 [6]),
        .I3(sext_ln69_fu_770_p1[6]),
        .I4(\ap_port_reg_x_n_reg[15]_0 [6]),
        .O(\ap_port_reg_x_n[15]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \ap_port_reg_x_n[7]_i_10 
       (.I0(\ap_port_reg_x_n[7]_i_3_n_0 ),
        .I1(\ap_port_reg_x_n[7]_i_17_n_0 ),
        .I2(\ap_port_reg_x_n_reg[15] [6]),
        .I3(\ap_port_reg_x_n_reg[15]_0 [5]),
        .I4(sext_ln69_fu_770_p1[5]),
        .I5(\ap_port_reg_x_n_reg[15]_1 [5]),
        .O(\ap_port_reg_x_n[7]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \ap_port_reg_x_n[7]_i_11 
       (.I0(\ap_port_reg_x_n[7]_i_4_n_0 ),
        .I1(\ap_port_reg_x_n[7]_i_18_n_0 ),
        .I2(\ap_port_reg_x_n_reg[15] [5]),
        .I3(\ap_port_reg_x_n_reg[15]_0 [4]),
        .I4(sext_ln69_fu_770_p1[4]),
        .I5(\ap_port_reg_x_n_reg[15]_1 [4]),
        .O(\ap_port_reg_x_n[7]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \ap_port_reg_x_n[7]_i_12 
       (.I0(\ap_port_reg_x_n[7]_i_5_n_0 ),
        .I1(\ap_port_reg_x_n[7]_i_19_n_0 ),
        .I2(\ap_port_reg_x_n_reg[15] [4]),
        .I3(\ap_port_reg_x_n_reg[15]_0 [3]),
        .I4(sext_ln69_fu_770_p1[3]),
        .I5(\ap_port_reg_x_n_reg[15]_1 [3]),
        .O(\ap_port_reg_x_n[7]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \ap_port_reg_x_n[7]_i_13 
       (.I0(\ap_port_reg_x_n[7]_i_6_n_0 ),
        .I1(\ap_port_reg_x_n[7]_i_20_n_0 ),
        .I2(\ap_port_reg_x_n_reg[15] [3]),
        .I3(\ap_port_reg_x_n_reg[15]_0 [2]),
        .I4(sext_ln69_fu_770_p1[2]),
        .I5(\ap_port_reg_x_n_reg[15]_1 [2]),
        .O(\ap_port_reg_x_n[7]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h6999999699969666)) 
    \ap_port_reg_x_n[7]_i_14 
       (.I0(\ap_port_reg_x_n[7]_i_21_n_0 ),
        .I1(\ap_port_reg_x_n_reg[15] [2]),
        .I2(\ap_port_reg_x_n_reg[15]_1 [1]),
        .I3(\ap_port_reg_x_n_reg[15]_0 [1]),
        .I4(sext_ln69_fu_770_p1[1]),
        .I5(\ap_port_reg_x_n_reg[15] [1]),
        .O(\ap_port_reg_x_n[7]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h566A)) 
    \ap_port_reg_x_n[7]_i_15 
       (.I0(\ap_port_reg_x_n[7]_i_8_n_0 ),
        .I1(\ap_port_reg_x_n_reg[15]_1 [0]),
        .I2(sext_ln69_fu_770_p1[0]),
        .I3(\ap_port_reg_x_n_reg[15]_0 [0]),
        .O(\ap_port_reg_x_n[7]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \ap_port_reg_x_n[7]_i_16 
       (.I0(sext_ln69_fu_770_p1[0]),
        .I1(\ap_port_reg_x_n_reg[15]_0 [0]),
        .I2(\ap_port_reg_x_n_reg[15]_1 [0]),
        .I3(\ap_port_reg_x_n_reg[15] [0]),
        .O(\ap_port_reg_x_n[7]_i_16_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \ap_port_reg_x_n[7]_i_17 
       (.I0(\ap_port_reg_x_n_reg[15]_1 [6]),
        .I1(\ap_port_reg_x_n_reg[15]_0 [6]),
        .I2(sext_ln69_fu_770_p1[6]),
        .O(\ap_port_reg_x_n[7]_i_17_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \ap_port_reg_x_n[7]_i_18 
       (.I0(\ap_port_reg_x_n_reg[15]_1 [5]),
        .I1(\ap_port_reg_x_n_reg[15]_0 [5]),
        .I2(sext_ln69_fu_770_p1[5]),
        .O(\ap_port_reg_x_n[7]_i_18_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \ap_port_reg_x_n[7]_i_19 
       (.I0(\ap_port_reg_x_n_reg[15]_1 [4]),
        .I1(\ap_port_reg_x_n_reg[15]_0 [4]),
        .I2(sext_ln69_fu_770_p1[4]),
        .O(\ap_port_reg_x_n[7]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \ap_port_reg_x_n[7]_i_2 
       (.I0(\ap_port_reg_x_n_reg[15] [6]),
        .I1(\ap_port_reg_x_n[7]_i_17_n_0 ),
        .I2(\ap_port_reg_x_n_reg[15]_1 [5]),
        .I3(sext_ln69_fu_770_p1[5]),
        .I4(\ap_port_reg_x_n_reg[15]_0 [5]),
        .O(\ap_port_reg_x_n[7]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \ap_port_reg_x_n[7]_i_20 
       (.I0(\ap_port_reg_x_n_reg[15]_1 [3]),
        .I1(\ap_port_reg_x_n_reg[15]_0 [3]),
        .I2(sext_ln69_fu_770_p1[3]),
        .O(\ap_port_reg_x_n[7]_i_20_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \ap_port_reg_x_n[7]_i_21 
       (.I0(\ap_port_reg_x_n_reg[15]_1 [2]),
        .I1(\ap_port_reg_x_n_reg[15]_0 [2]),
        .I2(sext_ln69_fu_770_p1[2]),
        .O(\ap_port_reg_x_n[7]_i_21_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \ap_port_reg_x_n[7]_i_3 
       (.I0(\ap_port_reg_x_n_reg[15] [5]),
        .I1(\ap_port_reg_x_n[7]_i_18_n_0 ),
        .I2(\ap_port_reg_x_n_reg[15]_1 [4]),
        .I3(sext_ln69_fu_770_p1[4]),
        .I4(\ap_port_reg_x_n_reg[15]_0 [4]),
        .O(\ap_port_reg_x_n[7]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \ap_port_reg_x_n[7]_i_4 
       (.I0(\ap_port_reg_x_n_reg[15] [4]),
        .I1(\ap_port_reg_x_n[7]_i_19_n_0 ),
        .I2(\ap_port_reg_x_n_reg[15]_1 [3]),
        .I3(sext_ln69_fu_770_p1[3]),
        .I4(\ap_port_reg_x_n_reg[15]_0 [3]),
        .O(\ap_port_reg_x_n[7]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \ap_port_reg_x_n[7]_i_5 
       (.I0(\ap_port_reg_x_n_reg[15] [3]),
        .I1(\ap_port_reg_x_n[7]_i_20_n_0 ),
        .I2(\ap_port_reg_x_n_reg[15]_1 [2]),
        .I3(sext_ln69_fu_770_p1[2]),
        .I4(\ap_port_reg_x_n_reg[15]_0 [2]),
        .O(\ap_port_reg_x_n[7]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \ap_port_reg_x_n[7]_i_6 
       (.I0(\ap_port_reg_x_n_reg[15] [2]),
        .I1(\ap_port_reg_x_n[7]_i_21_n_0 ),
        .I2(\ap_port_reg_x_n_reg[15]_1 [1]),
        .I3(sext_ln69_fu_770_p1[1]),
        .I4(\ap_port_reg_x_n_reg[15]_0 [1]),
        .O(\ap_port_reg_x_n[7]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hE81717E8)) 
    \ap_port_reg_x_n[7]_i_7 
       (.I0(\ap_port_reg_x_n_reg[15]_1 [1]),
        .I1(sext_ln69_fu_770_p1[1]),
        .I2(\ap_port_reg_x_n_reg[15]_0 [1]),
        .I3(\ap_port_reg_x_n_reg[15] [2]),
        .I4(\ap_port_reg_x_n[7]_i_21_n_0 ),
        .O(\ap_port_reg_x_n[7]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \ap_port_reg_x_n[7]_i_8 
       (.I0(sext_ln69_fu_770_p1[1]),
        .I1(\ap_port_reg_x_n_reg[15]_0 [1]),
        .I2(\ap_port_reg_x_n_reg[15]_1 [1]),
        .I3(\ap_port_reg_x_n_reg[15] [1]),
        .O(\ap_port_reg_x_n[7]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \ap_port_reg_x_n[7]_i_9 
       (.I0(\ap_port_reg_x_n[7]_i_2_n_0 ),
        .I1(\ap_port_reg_x_n[15]_i_24_n_0 ),
        .I2(\ap_port_reg_x_n_reg[15] [7]),
        .I3(\ap_port_reg_x_n_reg[15]_0 [6]),
        .I4(sext_ln69_fu_770_p1[6]),
        .I5(\ap_port_reg_x_n_reg[15]_1 [6]),
        .O(\ap_port_reg_x_n[7]_i_9_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \ap_port_reg_x_n_reg[15]_i_2 
       (.CI(\ap_port_reg_x_n_reg[7]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_ap_port_reg_x_n_reg[15]_i_2_CO_UNCONNECTED [7],\ap_port_reg_x_n_reg[15]_i_2_n_1 ,\ap_port_reg_x_n_reg[15]_i_2_n_2 ,\ap_port_reg_x_n_reg[15]_i_2_n_3 ,\ap_port_reg_x_n_reg[15]_i_2_n_4 ,\ap_port_reg_x_n_reg[15]_i_2_n_5 ,\ap_port_reg_x_n_reg[15]_i_2_n_6 ,\ap_port_reg_x_n_reg[15]_i_2_n_7 }),
        .DI({1'b0,\ap_port_reg_x_n[15]_i_3_n_0 ,\ap_port_reg_x_n[15]_i_4_n_0 ,\ap_port_reg_x_n[15]_i_5_n_0 ,\ap_port_reg_x_n[15]_i_6_n_0 ,\ap_port_reg_x_n[15]_i_7_n_0 ,\ap_port_reg_x_n[15]_i_8_n_0 ,\ap_port_reg_x_n[15]_i_9_n_0 }),
        .O(grp_FIR_filter_fu_188_x_n[15:8]),
        .S({\ap_port_reg_x_n[15]_i_10_n_0 ,\ap_port_reg_x_n[15]_i_11_n_0 ,\ap_port_reg_x_n[15]_i_12_n_0 ,\ap_port_reg_x_n[15]_i_13_n_0 ,\ap_port_reg_x_n[15]_i_14_n_0 ,\ap_port_reg_x_n[15]_i_15_n_0 ,\ap_port_reg_x_n[15]_i_16_n_0 ,\ap_port_reg_x_n[15]_i_17_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \ap_port_reg_x_n_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\ap_port_reg_x_n_reg[7]_i_1_n_0 ,\ap_port_reg_x_n_reg[7]_i_1_n_1 ,\ap_port_reg_x_n_reg[7]_i_1_n_2 ,\ap_port_reg_x_n_reg[7]_i_1_n_3 ,\ap_port_reg_x_n_reg[7]_i_1_n_4 ,\ap_port_reg_x_n_reg[7]_i_1_n_5 ,\ap_port_reg_x_n_reg[7]_i_1_n_6 ,\ap_port_reg_x_n_reg[7]_i_1_n_7 }),
        .DI({\ap_port_reg_x_n[7]_i_2_n_0 ,\ap_port_reg_x_n[7]_i_3_n_0 ,\ap_port_reg_x_n[7]_i_4_n_0 ,\ap_port_reg_x_n[7]_i_5_n_0 ,\ap_port_reg_x_n[7]_i_6_n_0 ,\ap_port_reg_x_n[7]_i_7_n_0 ,\ap_port_reg_x_n[7]_i_8_n_0 ,\ap_port_reg_x_n_reg[15] [0]}),
        .O(grp_FIR_filter_fu_188_x_n[7:0]),
        .S({\ap_port_reg_x_n[7]_i_9_n_0 ,\ap_port_reg_x_n[7]_i_10_n_0 ,\ap_port_reg_x_n[7]_i_11_n_0 ,\ap_port_reg_x_n[7]_i_12_n_0 ,\ap_port_reg_x_n[7]_i_13_n_0 ,\ap_port_reg_x_n[7]_i_14_n_0 ,\ap_port_reg_x_n[7]_i_15_n_0 ,\ap_port_reg_x_n[7]_i_16_n_0 }));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("AD"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({A[16],A[16],A[16],A[16],A[16:15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(E),
        .CEA2(DSP_ALU_INST),
        .CEAD(CEA2),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEA2),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(DSP_PREADD_INST),
        .CEINMODE(1'b0),
        .CEM(CEA2),
        .CEP(CEA2),
        .CLK(ap_clk),
        .D({Q[15],Q[15],Q[15],Q[15],Q[15],Q[15],Q[15],Q[15],Q[15],Q[15],Q[15],Q}),
        .INMODE({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:30],sext_ln69_fu_770_p1,p_reg_reg_n_91,p_reg_reg_n_92,p_reg_reg_n_93,p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN(PCOUT),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_ama_addmuladd_16s_16s_13s_29s_30_4_1
   (D,
    E,
    ap_CS_fsm_state22,
    ap_clk,
    A,
    DOUTADOUT,
    P,
    grp_FIR_filter_fu_188_ap_ce,
    ap_CS_fsm_state40,
    ap_CS_fsm_state41,
    ap_CS_fsm_state39,
    ap_CS_fsm_state38);
  output [29:0]D;
  input [0:0]E;
  input ap_CS_fsm_state22;
  input ap_clk;
  input [15:0]A;
  input [15:0]DOUTADOUT;
  input [28:0]P;
  input grp_FIR_filter_fu_188_ap_ce;
  input ap_CS_fsm_state40;
  input ap_CS_fsm_state41;
  input ap_CS_fsm_state39;
  input ap_CS_fsm_state38;

  wire [15:0]A;
  wire [29:0]D;
  wire [15:0]DOUTADOUT;
  wire [0:0]E;
  wire [28:0]P;
  wire ap_CS_fsm_state22;
  wire ap_CS_fsm_state38;
  wire ap_CS_fsm_state39;
  wire ap_CS_fsm_state40;
  wire ap_CS_fsm_state41;
  wire ap_clk;
  wire grp_FIR_filter_fu_188_ap_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_ama_addmuladd_16s_16s_13s_29s_30_4_1_DSP48_0 FIR_HLS_ama_addmuladd_16s_16s_13s_29s_30_4_1_DSP48_0_U
       (.A(A),
        .D(D),
        .DOUTADOUT(DOUTADOUT),
        .E(E),
        .P(P),
        .ap_CS_fsm_state22(ap_CS_fsm_state22),
        .ap_CS_fsm_state38(ap_CS_fsm_state38),
        .ap_CS_fsm_state39(ap_CS_fsm_state39),
        .ap_CS_fsm_state40(ap_CS_fsm_state40),
        .ap_CS_fsm_state41(ap_CS_fsm_state41),
        .ap_clk(ap_clk),
        .grp_FIR_filter_fu_188_ap_ce(grp_FIR_filter_fu_188_ap_ce));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_ama_addmuladd_16s_16s_13s_29s_30_4_1_DSP48_0
   (D,
    E,
    ap_CS_fsm_state22,
    ap_clk,
    A,
    DOUTADOUT,
    P,
    grp_FIR_filter_fu_188_ap_ce,
    ap_CS_fsm_state40,
    ap_CS_fsm_state41,
    ap_CS_fsm_state39,
    ap_CS_fsm_state38);
  output [29:0]D;
  input [0:0]E;
  input ap_CS_fsm_state22;
  input ap_clk;
  input [15:0]A;
  input [15:0]DOUTADOUT;
  input [28:0]P;
  input grp_FIR_filter_fu_188_ap_ce;
  input ap_CS_fsm_state40;
  input ap_CS_fsm_state41;
  input ap_CS_fsm_state39;
  input ap_CS_fsm_state38;

  wire [15:0]A;
  wire [29:0]D;
  wire [15:0]DOUTADOUT;
  wire [0:0]E;
  wire [28:0]P;
  wire ap_CS_fsm_state22;
  wire ap_CS_fsm_state38;
  wire ap_CS_fsm_state39;
  wire ap_CS_fsm_state40;
  wire ap_CS_fsm_state41;
  wire ap_clk;
  wire grp_FIR_filter_fu_188_ap_ce;
  wire grp_fu_2037_ce;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:30]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("AD"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(0),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b0,1'b1,1'b1,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({P[28],P[28],P[28],P[28],P[28],P[28],P[28],P[28],P[28],P[28],P[28],P[28],P[28],P[28],P[28],P[28],P[28],P[28],P[28],P}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(E),
        .CEAD(grp_fu_2037_ce),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(grp_fu_2037_ce),
        .CEC(ap_CS_fsm_state22),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_2037_ce),
        .CEP(grp_fu_2037_ce),
        .CLK(ap_clk),
        .D({A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A}),
        .INMODE({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:30],D}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
  LUT5 #(
    .INIT(32'hAAAAAAA8)) 
    p_reg_reg_i_2__16
       (.I0(grp_FIR_filter_fu_188_ap_ce),
        .I1(ap_CS_fsm_state40),
        .I2(ap_CS_fsm_state41),
        .I3(ap_CS_fsm_state39),
        .I4(ap_CS_fsm_state38),
        .O(grp_fu_2037_ce));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_ama_addmuladd_16s_16s_4ns_23s_23_4_1
   (D,
    E,
    ap_CS_fsm_state29,
    ap_clk,
    DOUTADOUT,
    DSP_ALU_INST,
    P,
    ap_CS_fsm_state46,
    ap_CS_fsm_state27,
    grp_FIR_filter_fu_188_ap_ce,
    ap_CS_fsm_state47,
    ap_CS_fsm_state48,
    ap_CS_fsm_state49);
  output [22:0]D;
  output [0:0]E;
  input ap_CS_fsm_state29;
  input ap_clk;
  input [15:0]DOUTADOUT;
  input [15:0]DSP_ALU_INST;
  input [22:0]P;
  input ap_CS_fsm_state46;
  input ap_CS_fsm_state27;
  input grp_FIR_filter_fu_188_ap_ce;
  input ap_CS_fsm_state47;
  input ap_CS_fsm_state48;
  input ap_CS_fsm_state49;

  wire [22:0]D;
  wire [15:0]DOUTADOUT;
  wire [15:0]DSP_ALU_INST;
  wire [0:0]E;
  wire [22:0]P;
  wire ap_CS_fsm_state27;
  wire ap_CS_fsm_state29;
  wire ap_CS_fsm_state46;
  wire ap_CS_fsm_state47;
  wire ap_CS_fsm_state48;
  wire ap_CS_fsm_state49;
  wire ap_clk;
  wire grp_FIR_filter_fu_188_ap_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_ama_addmuladd_16s_16s_4ns_23s_23_4_1_DSP48_0 FIR_HLS_ama_addmuladd_16s_16s_4ns_23s_23_4_1_DSP48_0_U
       (.D(D),
        .DOUTADOUT(DOUTADOUT),
        .DSP_ALU_INST(DSP_ALU_INST),
        .E(E),
        .P(P),
        .ap_CS_fsm_state27(ap_CS_fsm_state27),
        .ap_CS_fsm_state29(ap_CS_fsm_state29),
        .ap_CS_fsm_state46(ap_CS_fsm_state46),
        .ap_CS_fsm_state47(ap_CS_fsm_state47),
        .ap_CS_fsm_state48(ap_CS_fsm_state48),
        .ap_CS_fsm_state49(ap_CS_fsm_state49),
        .ap_clk(ap_clk),
        .grp_FIR_filter_fu_188_ap_ce(grp_FIR_filter_fu_188_ap_ce));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_ama_addmuladd_16s_16s_4ns_23s_23_4_1_DSP48_0
   (D,
    E,
    ap_CS_fsm_state29,
    ap_clk,
    DOUTADOUT,
    DSP_ALU_INST,
    P,
    ap_CS_fsm_state46,
    ap_CS_fsm_state27,
    grp_FIR_filter_fu_188_ap_ce,
    ap_CS_fsm_state47,
    ap_CS_fsm_state48,
    ap_CS_fsm_state49);
  output [22:0]D;
  output [0:0]E;
  input ap_CS_fsm_state29;
  input ap_clk;
  input [15:0]DOUTADOUT;
  input [15:0]DSP_ALU_INST;
  input [22:0]P;
  input ap_CS_fsm_state46;
  input ap_CS_fsm_state27;
  input grp_FIR_filter_fu_188_ap_ce;
  input ap_CS_fsm_state47;
  input ap_CS_fsm_state48;
  input ap_CS_fsm_state49;

  wire [22:0]D;
  wire [15:0]DOUTADOUT;
  wire [15:0]DSP_ALU_INST;
  wire [0:0]E;
  wire [22:0]P;
  wire ap_CS_fsm_state27;
  wire ap_CS_fsm_state29;
  wire ap_CS_fsm_state46;
  wire ap_CS_fsm_state47;
  wire ap_CS_fsm_state48;
  wire ap_CS_fsm_state49;
  wire ap_clk;
  wire grp_FIR_filter_fu_188_ap_ce;
  wire grp_fu_2115_ce;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:23]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("AD"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(0),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({P[22],P[22],P[22],P[22],P[22],P[22],P[22],P[22],P[22],P[22],P[22],P[22],P[22],P[22],P[22],P[22],P[22],P[22],P[22],P[22],P[22],P[22],P[22],P[22],P[22],P}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(E),
        .CEAD(grp_fu_2115_ce),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(grp_fu_2115_ce),
        .CEC(ap_CS_fsm_state29),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_2115_ce),
        .CEP(grp_fu_2115_ce),
        .CLK(ap_clk),
        .D({DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT}),
        .INMODE({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:23],D}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
  LUT3 #(
    .INIT(8'hE0)) 
    p_reg_reg_i_1__14
       (.I0(ap_CS_fsm_state46),
        .I1(ap_CS_fsm_state27),
        .I2(grp_FIR_filter_fu_188_ap_ce),
        .O(E));
  LUT5 #(
    .INIT(32'hAAAAAAA8)) 
    p_reg_reg_i_2__21
       (.I0(grp_FIR_filter_fu_188_ap_ce),
        .I1(ap_CS_fsm_state46),
        .I2(ap_CS_fsm_state47),
        .I3(ap_CS_fsm_state48),
        .I4(ap_CS_fsm_state49),
        .O(grp_fu_2115_ce));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_ama_addmuladd_16s_16s_6ns_31s_31_4_1
   (P,
    E,
    S,
    \add_ln66_36_reg_2662_reg[24] ,
    \add_ln66_34_reg_2652_reg[26] ,
    \add_ln66_23_reg_2647_reg[29] ,
    \ap_CS_fsm_reg[58] ,
    DI,
    \add_ln66_45_reg_2693_reg[25] ,
    \add_ln66_23_reg_2647_reg[29]_0 ,
    \add_ln66_23_reg_2647_reg[0] ,
    ap_CS_fsm_state60,
    ap_CS_fsm_state50,
    ap_clk,
    DOUTADOUT,
    DSP_ALU_INST,
    C,
    Q,
    p_reg_reg_i_130,
    p_reg_reg_i_67,
    p_reg_reg_i_2__3,
    ap_CS_fsm_state13,
    grp_FIR_filter_fu_188_ap_ce,
    ap_CS_fsm_state48,
    ap_CS_fsm_state59,
    DSP_OUTPUT_INST,
    ap_CS_fsm_state61,
    p_reg_reg_i_79,
    p_reg_reg_i_5__3);
  output [28:0]P;
  output [0:0]E;
  output [6:0]S;
  output [0:0]\add_ln66_36_reg_2662_reg[24] ;
  output [0:0]\add_ln66_34_reg_2652_reg[26] ;
  output [0:0]\add_ln66_23_reg_2647_reg[29] ;
  output \ap_CS_fsm_reg[58] ;
  output [0:0]DI;
  output [0:0]\add_ln66_45_reg_2693_reg[25] ;
  output [0:0]\add_ln66_23_reg_2647_reg[29]_0 ;
  output [0:0]\add_ln66_23_reg_2647_reg[0] ;
  input ap_CS_fsm_state60;
  input ap_CS_fsm_state50;
  input ap_clk;
  input [15:0]DOUTADOUT;
  input [15:0]DSP_ALU_INST;
  input [30:0]C;
  input [0:0]Q;
  input [1:0]p_reg_reg_i_130;
  input [1:0]p_reg_reg_i_67;
  input [2:0]p_reg_reg_i_2__3;
  input ap_CS_fsm_state13;
  input grp_FIR_filter_fu_188_ap_ce;
  input ap_CS_fsm_state48;
  input ap_CS_fsm_state59;
  input [0:0]DSP_OUTPUT_INST;
  input ap_CS_fsm_state61;
  input [0:0]p_reg_reg_i_79;
  input [0:0]p_reg_reg_i_5__3;

  wire [30:0]C;
  wire [0:0]DI;
  wire [15:0]DOUTADOUT;
  wire [15:0]DSP_ALU_INST;
  wire [0:0]DSP_OUTPUT_INST;
  wire [0:0]E;
  wire [28:0]P;
  wire [0:0]Q;
  wire [6:0]S;
  wire [0:0]\add_ln66_23_reg_2647_reg[0] ;
  wire [0:0]\add_ln66_23_reg_2647_reg[29] ;
  wire [0:0]\add_ln66_23_reg_2647_reg[29]_0 ;
  wire [0:0]\add_ln66_34_reg_2652_reg[26] ;
  wire [0:0]\add_ln66_36_reg_2662_reg[24] ;
  wire [0:0]\add_ln66_45_reg_2693_reg[25] ;
  wire \ap_CS_fsm_reg[58] ;
  wire ap_CS_fsm_state13;
  wire ap_CS_fsm_state48;
  wire ap_CS_fsm_state50;
  wire ap_CS_fsm_state59;
  wire ap_CS_fsm_state60;
  wire ap_CS_fsm_state61;
  wire ap_clk;
  wire grp_FIR_filter_fu_188_ap_ce;
  wire [1:0]p_reg_reg_i_130;
  wire [2:0]p_reg_reg_i_2__3;
  wire [0:0]p_reg_reg_i_5__3;
  wire [1:0]p_reg_reg_i_67;
  wire [0:0]p_reg_reg_i_79;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_ama_addmuladd_16s_16s_6ns_31s_31_4_1_DSP48_0 FIR_HLS_ama_addmuladd_16s_16s_6ns_31s_31_4_1_DSP48_0_U
       (.C(C),
        .DI(DI),
        .DOUTADOUT(DOUTADOUT),
        .DSP_ALU_INST(DSP_ALU_INST),
        .DSP_OUTPUT_INST(DSP_OUTPUT_INST),
        .E(E),
        .P(P),
        .Q(Q),
        .S(S),
        .\add_ln66_23_reg_2647_reg[0] (\add_ln66_23_reg_2647_reg[0] ),
        .\add_ln66_23_reg_2647_reg[29] (\add_ln66_23_reg_2647_reg[29] ),
        .\add_ln66_23_reg_2647_reg[29]_0 (\add_ln66_23_reg_2647_reg[29]_0 ),
        .\add_ln66_34_reg_2652_reg[26] (\add_ln66_34_reg_2652_reg[26] ),
        .\add_ln66_36_reg_2662_reg[24] (\add_ln66_36_reg_2662_reg[24] ),
        .\add_ln66_45_reg_2693_reg[25] (\add_ln66_45_reg_2693_reg[25] ),
        .\ap_CS_fsm_reg[58] (\ap_CS_fsm_reg[58] ),
        .ap_CS_fsm_state13(ap_CS_fsm_state13),
        .ap_CS_fsm_state48(ap_CS_fsm_state48),
        .ap_CS_fsm_state50(ap_CS_fsm_state50),
        .ap_CS_fsm_state59(ap_CS_fsm_state59),
        .ap_CS_fsm_state60(ap_CS_fsm_state60),
        .ap_CS_fsm_state61(ap_CS_fsm_state61),
        .ap_clk(ap_clk),
        .grp_FIR_filter_fu_188_ap_ce(grp_FIR_filter_fu_188_ap_ce),
        .p_reg_reg_i_130(p_reg_reg_i_130),
        .p_reg_reg_i_2__3(p_reg_reg_i_2__3),
        .p_reg_reg_i_5__3(p_reg_reg_i_5__3),
        .p_reg_reg_i_67(p_reg_reg_i_67),
        .p_reg_reg_i_79(p_reg_reg_i_79));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_ama_addmuladd_16s_16s_6ns_31s_31_4_1_DSP48_0
   (P,
    E,
    S,
    \add_ln66_36_reg_2662_reg[24] ,
    \add_ln66_34_reg_2652_reg[26] ,
    \add_ln66_23_reg_2647_reg[29] ,
    \ap_CS_fsm_reg[58] ,
    DI,
    \add_ln66_45_reg_2693_reg[25] ,
    \add_ln66_23_reg_2647_reg[29]_0 ,
    \add_ln66_23_reg_2647_reg[0] ,
    ap_CS_fsm_state60,
    ap_CS_fsm_state50,
    ap_clk,
    DOUTADOUT,
    DSP_ALU_INST,
    C,
    Q,
    p_reg_reg_i_130,
    p_reg_reg_i_67,
    p_reg_reg_i_2__3,
    ap_CS_fsm_state13,
    grp_FIR_filter_fu_188_ap_ce,
    ap_CS_fsm_state48,
    ap_CS_fsm_state59,
    DSP_OUTPUT_INST,
    ap_CS_fsm_state61,
    p_reg_reg_i_79,
    p_reg_reg_i_5__3);
  output [28:0]P;
  output [0:0]E;
  output [6:0]S;
  output [0:0]\add_ln66_36_reg_2662_reg[24] ;
  output [0:0]\add_ln66_34_reg_2652_reg[26] ;
  output [0:0]\add_ln66_23_reg_2647_reg[29] ;
  output \ap_CS_fsm_reg[58] ;
  output [0:0]DI;
  output [0:0]\add_ln66_45_reg_2693_reg[25] ;
  output [0:0]\add_ln66_23_reg_2647_reg[29]_0 ;
  output [0:0]\add_ln66_23_reg_2647_reg[0] ;
  input ap_CS_fsm_state60;
  input ap_CS_fsm_state50;
  input ap_clk;
  input [15:0]DOUTADOUT;
  input [15:0]DSP_ALU_INST;
  input [30:0]C;
  input [0:0]Q;
  input [1:0]p_reg_reg_i_130;
  input [1:0]p_reg_reg_i_67;
  input [2:0]p_reg_reg_i_2__3;
  input ap_CS_fsm_state13;
  input grp_FIR_filter_fu_188_ap_ce;
  input ap_CS_fsm_state48;
  input ap_CS_fsm_state59;
  input [0:0]DSP_OUTPUT_INST;
  input ap_CS_fsm_state61;
  input [0:0]p_reg_reg_i_79;
  input [0:0]p_reg_reg_i_5__3;

  wire [30:0]C;
  wire [0:0]DI;
  wire [15:0]DOUTADOUT;
  wire [15:0]DSP_ALU_INST;
  wire [0:0]DSP_OUTPUT_INST;
  wire [0:0]E;
  wire [28:0]P;
  wire [0:0]Q;
  wire [6:0]S;
  wire [0:0]\add_ln66_23_reg_2647_reg[0] ;
  wire [0:0]\add_ln66_23_reg_2647_reg[29] ;
  wire [0:0]\add_ln66_23_reg_2647_reg[29]_0 ;
  wire [0:0]\add_ln66_34_reg_2652_reg[26] ;
  wire [0:0]\add_ln66_36_reg_2662_reg[24] ;
  wire [0:0]\add_ln66_45_reg_2693_reg[25] ;
  wire \ap_CS_fsm_reg[58] ;
  wire ap_CS_fsm_state13;
  wire ap_CS_fsm_state48;
  wire ap_CS_fsm_state50;
  wire ap_CS_fsm_state59;
  wire ap_CS_fsm_state60;
  wire ap_CS_fsm_state61;
  wire ap_clk;
  wire grp_FIR_filter_fu_188_ap_ce;
  wire grp_fu_2246_ce;
  wire [1:0]p_reg_reg_i_130;
  wire [2:0]p_reg_reg_i_2__3;
  wire [0:0]p_reg_reg_i_5__3;
  wire [1:0]p_reg_reg_i_67;
  wire [0:0]p_reg_reg_i_79;
  wire p_reg_reg_n_75;
  wire p_reg_reg_n_76;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:31]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("AD"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b1,1'b1,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({C[30],C[30],C[30],C[30],C[30],C[30],C[30],C[30],C[30],C[30],C[30],C[30],C[30],C[30],C[30],C[30],C[30],C}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(E),
        .CEAD(grp_fu_2246_ce),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(grp_fu_2246_ce),
        .CEC(ap_CS_fsm_state60),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(ap_CS_fsm_state50),
        .CEINMODE(1'b0),
        .CEM(grp_fu_2246_ce),
        .CEP(grp_fu_2246_ce),
        .CLK(ap_clk),
        .D({DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT}),
        .INMODE({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:31],p_reg_reg_n_75,p_reg_reg_n_76,P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT4 #(
    .INIT(16'hCCC8)) 
    p_reg_reg_i_1
       (.I0(ap_CS_fsm_state13),
        .I1(grp_FIR_filter_fu_188_ap_ce),
        .I2(ap_CS_fsm_state48),
        .I3(ap_CS_fsm_state59),
        .O(E));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_110__0
       (.I0(p_reg_reg_i_79),
        .O(\add_ln66_45_reg_2693_reg[25] ));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_12__13
       (.I0(p_reg_reg_i_2__3[1]),
        .I1(p_reg_reg_i_2__3[2]),
        .O(\add_ln66_23_reg_2647_reg[29] ));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_141
       (.I0(p_reg_reg_i_130[0]),
        .O(DI));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_142
       (.I0(p_reg_reg_i_130[0]),
        .I1(p_reg_reg_i_130[1]),
        .O(\add_ln66_36_reg_2662_reg[24] ));
  LUT5 #(
    .INIT(32'hFF00FE00)) 
    p_reg_reg_i_1__1
       (.I0(DSP_OUTPUT_INST),
        .I1(ap_CS_fsm_state61),
        .I2(ap_CS_fsm_state60),
        .I3(grp_FIR_filter_fu_188_ap_ce),
        .I4(ap_CS_fsm_state59),
        .O(grp_fu_2246_ce));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT3 #(
    .INIT(8'h1F)) 
    p_reg_reg_i_40
       (.I0(ap_CS_fsm_state59),
        .I1(ap_CS_fsm_state48),
        .I2(grp_FIR_filter_fu_188_ap_ce),
        .O(\ap_CS_fsm_reg[58] ));
  (* HLUTNM = "lutpair152" *) 
  LUT2 #(
    .INIT(4'hB)) 
    p_reg_reg_i_57__2
       (.I0(p_reg_reg_i_2__3[0]),
        .I1(p_reg_reg_i_5__3),
        .O(\add_ln66_23_reg_2647_reg[0] ));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_6__3
       (.I0(p_reg_reg_i_2__3[1]),
        .O(\add_ln66_23_reg_2647_reg[29]_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_80__1
       (.I0(p_reg_reg_i_67[0]),
        .I1(p_reg_reg_i_67[1]),
        .O(\add_ln66_34_reg_2652_reg[26] ));
  LUT2 #(
    .INIT(4'h9)) 
    \y_reg_2713[15]_i_3 
       (.I0(p_reg_reg_n_76),
        .I1(p_reg_reg_n_75),
        .O(S[6]));
  LUT2 #(
    .INIT(4'h9)) 
    \y_reg_2713[15]_i_4 
       (.I0(P[28]),
        .I1(p_reg_reg_n_76),
        .O(S[5]));
  LUT2 #(
    .INIT(4'h9)) 
    \y_reg_2713[15]_i_5 
       (.I0(P[27]),
        .I1(P[28]),
        .O(S[4]));
  LUT2 #(
    .INIT(4'h9)) 
    \y_reg_2713[15]_i_6 
       (.I0(P[26]),
        .I1(P[27]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h9)) 
    \y_reg_2713[15]_i_7 
       (.I0(P[25]),
        .I1(P[26]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h9)) 
    \y_reg_2713[15]_i_8 
       (.I0(P[24]),
        .I1(P[25]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \y_reg_2713[15]_i_9 
       (.I0(P[24]),
        .I1(Q),
        .O(S[0]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_ama_addmuladd_16s_16s_7ns_24s_25_4_1
   (E,
    C,
    ap_CS_fsm_state29,
    ap_CS_fsm_state33,
    ap_clk,
    DSP_PREADD_INST,
    DOUTADOUT,
    P,
    Q,
    p_reg_reg_i_4__3,
    p_reg_reg_i_130,
    p_reg_reg_i_79,
    p_reg_reg_i_18__11,
    DI,
    p_reg_reg_i_112__0,
    p_reg_reg_i_67,
    p_reg_reg_i_18__11_0,
    DSP_C_DATA_INST,
    DSP_C_DATA_INST_0,
    DSP_C_DATA_INST_1,
    ap_CS_fsm_state57,
    grp_FIR_filter_fu_188_ap_ce,
    ap_CS_fsm_state26,
    ap_CS_fsm_state45,
    ap_CS_fsm_state59,
    ap_CS_fsm_state58,
    ap_CS_fsm_state60);
  output [0:0]E;
  output [30:0]C;
  input ap_CS_fsm_state29;
  input ap_CS_fsm_state33;
  input ap_clk;
  input [15:0]DSP_PREADD_INST;
  input [15:0]DOUTADOUT;
  input [23:0]P;
  input [29:0]Q;
  input [15:0]p_reg_reg_i_4__3;
  input [24:0]p_reg_reg_i_130;
  input [25:0]p_reg_reg_i_79;
  input [26:0]p_reg_reg_i_18__11;
  input [0:0]DI;
  input [0:0]p_reg_reg_i_112__0;
  input [0:0]p_reg_reg_i_67;
  input [0:0]p_reg_reg_i_18__11_0;
  input [0:0]DSP_C_DATA_INST;
  input [0:0]DSP_C_DATA_INST_0;
  input [0:0]DSP_C_DATA_INST_1;
  input ap_CS_fsm_state57;
  input grp_FIR_filter_fu_188_ap_ce;
  input ap_CS_fsm_state26;
  input ap_CS_fsm_state45;
  input ap_CS_fsm_state59;
  input ap_CS_fsm_state58;
  input ap_CS_fsm_state60;

  wire [30:0]C;
  wire [0:0]DI;
  wire [15:0]DOUTADOUT;
  wire [0:0]DSP_C_DATA_INST;
  wire [0:0]DSP_C_DATA_INST_0;
  wire [0:0]DSP_C_DATA_INST_1;
  wire [15:0]DSP_PREADD_INST;
  wire [0:0]E;
  wire [23:0]P;
  wire [29:0]Q;
  wire ap_CS_fsm_state26;
  wire ap_CS_fsm_state29;
  wire ap_CS_fsm_state33;
  wire ap_CS_fsm_state45;
  wire ap_CS_fsm_state57;
  wire ap_CS_fsm_state58;
  wire ap_CS_fsm_state59;
  wire ap_CS_fsm_state60;
  wire ap_clk;
  wire grp_FIR_filter_fu_188_ap_ce;
  wire [0:0]p_reg_reg_i_112__0;
  wire [24:0]p_reg_reg_i_130;
  wire [26:0]p_reg_reg_i_18__11;
  wire [0:0]p_reg_reg_i_18__11_0;
  wire [15:0]p_reg_reg_i_4__3;
  wire [0:0]p_reg_reg_i_67;
  wire [25:0]p_reg_reg_i_79;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_ama_addmuladd_16s_16s_7ns_24s_25_4_1_DSP48_0 FIR_HLS_ama_addmuladd_16s_16s_7ns_24s_25_4_1_DSP48_0_U
       (.C(C),
        .DI(DI),
        .DOUTADOUT(DOUTADOUT),
        .DSP_C_DATA_INST(DSP_C_DATA_INST),
        .DSP_C_DATA_INST_0(DSP_C_DATA_INST_0),
        .DSP_C_DATA_INST_1(DSP_C_DATA_INST_1),
        .DSP_PREADD_INST(DSP_PREADD_INST),
        .E(E),
        .P(P),
        .Q(Q),
        .ap_CS_fsm_state26(ap_CS_fsm_state26),
        .ap_CS_fsm_state29(ap_CS_fsm_state29),
        .ap_CS_fsm_state33(ap_CS_fsm_state33),
        .ap_CS_fsm_state45(ap_CS_fsm_state45),
        .ap_CS_fsm_state57(ap_CS_fsm_state57),
        .ap_CS_fsm_state58(ap_CS_fsm_state58),
        .ap_CS_fsm_state59(ap_CS_fsm_state59),
        .ap_CS_fsm_state60(ap_CS_fsm_state60),
        .ap_clk(ap_clk),
        .grp_FIR_filter_fu_188_ap_ce(grp_FIR_filter_fu_188_ap_ce),
        .p_reg_reg_i_112__0_0(p_reg_reg_i_112__0),
        .p_reg_reg_i_130_0(p_reg_reg_i_130),
        .p_reg_reg_i_18__11_0(p_reg_reg_i_18__11),
        .p_reg_reg_i_18__11_1(p_reg_reg_i_18__11_0),
        .p_reg_reg_i_4__3_0(p_reg_reg_i_4__3),
        .p_reg_reg_i_67_0(p_reg_reg_i_67),
        .p_reg_reg_i_79_0(p_reg_reg_i_79));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_ama_addmuladd_16s_16s_7ns_24s_25_4_1_DSP48_0
   (E,
    C,
    ap_CS_fsm_state29,
    ap_CS_fsm_state33,
    ap_clk,
    DSP_PREADD_INST,
    DOUTADOUT,
    P,
    Q,
    p_reg_reg_i_4__3_0,
    p_reg_reg_i_130_0,
    p_reg_reg_i_79_0,
    p_reg_reg_i_18__11_0,
    DI,
    p_reg_reg_i_112__0_0,
    p_reg_reg_i_67_0,
    p_reg_reg_i_18__11_1,
    DSP_C_DATA_INST,
    DSP_C_DATA_INST_0,
    DSP_C_DATA_INST_1,
    ap_CS_fsm_state57,
    grp_FIR_filter_fu_188_ap_ce,
    ap_CS_fsm_state26,
    ap_CS_fsm_state45,
    ap_CS_fsm_state59,
    ap_CS_fsm_state58,
    ap_CS_fsm_state60);
  output [0:0]E;
  output [30:0]C;
  input ap_CS_fsm_state29;
  input ap_CS_fsm_state33;
  input ap_clk;
  input [15:0]DSP_PREADD_INST;
  input [15:0]DOUTADOUT;
  input [23:0]P;
  input [29:0]Q;
  input [15:0]p_reg_reg_i_4__3_0;
  input [24:0]p_reg_reg_i_130_0;
  input [25:0]p_reg_reg_i_79_0;
  input [26:0]p_reg_reg_i_18__11_0;
  input [0:0]DI;
  input [0:0]p_reg_reg_i_112__0_0;
  input [0:0]p_reg_reg_i_67_0;
  input [0:0]p_reg_reg_i_18__11_1;
  input [0:0]DSP_C_DATA_INST;
  input [0:0]DSP_C_DATA_INST_0;
  input [0:0]DSP_C_DATA_INST_1;
  input ap_CS_fsm_state57;
  input grp_FIR_filter_fu_188_ap_ce;
  input ap_CS_fsm_state26;
  input ap_CS_fsm_state45;
  input ap_CS_fsm_state59;
  input ap_CS_fsm_state58;
  input ap_CS_fsm_state60;

  wire [30:0]C;
  wire [0:0]DI;
  wire [15:0]DOUTADOUT;
  wire [0:0]DSP_C_DATA_INST;
  wire [0:0]DSP_C_DATA_INST_0;
  wire [0:0]DSP_C_DATA_INST_1;
  wire [15:0]DSP_PREADD_INST;
  wire [0:0]E;
  wire [23:0]P;
  wire [29:0]Q;
  wire ap_CS_fsm_state26;
  wire ap_CS_fsm_state29;
  wire ap_CS_fsm_state33;
  wire ap_CS_fsm_state45;
  wire ap_CS_fsm_state57;
  wire ap_CS_fsm_state58;
  wire ap_CS_fsm_state59;
  wire ap_CS_fsm_state60;
  wire ap_clk;
  wire grp_FIR_filter_fu_188_ap_ce;
  wire grp_fu_2225_ce;
  wire p_reg_reg_i_100__0_n_0;
  wire p_reg_reg_i_101__0_n_0;
  wire p_reg_reg_i_102__0_n_0;
  wire p_reg_reg_i_103__0_n_0;
  wire p_reg_reg_i_104__0_n_0;
  wire p_reg_reg_i_105__0_n_0;
  wire p_reg_reg_i_106__0_n_0;
  wire p_reg_reg_i_107__0_n_0;
  wire p_reg_reg_i_108__0_n_0;
  wire p_reg_reg_i_109__0_n_0;
  wire p_reg_reg_i_10__11_n_0;
  wire p_reg_reg_i_111__0_n_0;
  wire [0:0]p_reg_reg_i_112__0_0;
  wire p_reg_reg_i_112__0_n_0;
  wire p_reg_reg_i_113__0_n_0;
  wire p_reg_reg_i_114__0_n_0;
  wire p_reg_reg_i_115__0_n_0;
  wire p_reg_reg_i_116__0_n_0;
  wire p_reg_reg_i_117__0_n_0;
  wire p_reg_reg_i_118__0_n_0;
  wire p_reg_reg_i_119_n_0;
  wire p_reg_reg_i_11__12_n_0;
  wire p_reg_reg_i_120_n_0;
  wire p_reg_reg_i_121_n_0;
  wire p_reg_reg_i_122_n_0;
  wire p_reg_reg_i_123_n_0;
  wire p_reg_reg_i_124_n_0;
  wire p_reg_reg_i_125_n_0;
  wire p_reg_reg_i_126__0_n_0;
  wire p_reg_reg_i_127_n_0;
  wire p_reg_reg_i_128_n_0;
  wire p_reg_reg_i_129_n_0;
  wire p_reg_reg_i_129_n_1;
  wire p_reg_reg_i_129_n_2;
  wire p_reg_reg_i_129_n_3;
  wire p_reg_reg_i_129_n_4;
  wire p_reg_reg_i_129_n_5;
  wire p_reg_reg_i_129_n_6;
  wire p_reg_reg_i_129_n_7;
  wire [24:0]p_reg_reg_i_130_0;
  wire p_reg_reg_i_130_n_7;
  wire p_reg_reg_i_131_n_0;
  wire p_reg_reg_i_131_n_1;
  wire p_reg_reg_i_131_n_2;
  wire p_reg_reg_i_131_n_3;
  wire p_reg_reg_i_131_n_4;
  wire p_reg_reg_i_131_n_5;
  wire p_reg_reg_i_131_n_6;
  wire p_reg_reg_i_131_n_7;
  wire p_reg_reg_i_132_n_0;
  wire p_reg_reg_i_132_n_1;
  wire p_reg_reg_i_132_n_2;
  wire p_reg_reg_i_132_n_3;
  wire p_reg_reg_i_132_n_4;
  wire p_reg_reg_i_132_n_5;
  wire p_reg_reg_i_132_n_6;
  wire p_reg_reg_i_132_n_7;
  wire p_reg_reg_i_133_n_0;
  wire p_reg_reg_i_134_n_0;
  wire p_reg_reg_i_135_n_0;
  wire p_reg_reg_i_136_n_0;
  wire p_reg_reg_i_137_n_0;
  wire p_reg_reg_i_138_n_0;
  wire p_reg_reg_i_139_n_0;
  wire p_reg_reg_i_13__12_n_0;
  wire p_reg_reg_i_140_n_0;
  wire p_reg_reg_i_143_n_0;
  wire p_reg_reg_i_144_n_0;
  wire p_reg_reg_i_145_n_0;
  wire p_reg_reg_i_146_n_0;
  wire p_reg_reg_i_147_n_0;
  wire p_reg_reg_i_148_n_0;
  wire p_reg_reg_i_149_n_0;
  wire p_reg_reg_i_14__12_n_0;
  wire p_reg_reg_i_150_n_0;
  wire p_reg_reg_i_151_n_0;
  wire p_reg_reg_i_152_n_0;
  wire p_reg_reg_i_153_n_0;
  wire p_reg_reg_i_154_n_0;
  wire p_reg_reg_i_155_n_0;
  wire p_reg_reg_i_156_n_0;
  wire p_reg_reg_i_157_n_0;
  wire p_reg_reg_i_158_n_0;
  wire p_reg_reg_i_159_n_0;
  wire p_reg_reg_i_15__11_n_0;
  wire p_reg_reg_i_16__12_n_0;
  wire p_reg_reg_i_17__12_n_0;
  wire [26:0]p_reg_reg_i_18__11_0;
  wire [0:0]p_reg_reg_i_18__11_1;
  wire p_reg_reg_i_18__11_n_0;
  wire p_reg_reg_i_19__8_n_0;
  wire p_reg_reg_i_20__7_n_0;
  wire p_reg_reg_i_21__7_n_0;
  wire p_reg_reg_i_22__7_n_0;
  wire p_reg_reg_i_23__8_n_0;
  wire p_reg_reg_i_24__7_n_0;
  wire p_reg_reg_i_25__6_n_0;
  wire p_reg_reg_i_26__1_n_0;
  wire p_reg_reg_i_27__8_n_0;
  wire p_reg_reg_i_28__7_n_0;
  wire p_reg_reg_i_29__8_n_0;
  wire p_reg_reg_i_2__3_n_2;
  wire p_reg_reg_i_2__3_n_3;
  wire p_reg_reg_i_2__3_n_4;
  wire p_reg_reg_i_2__3_n_5;
  wire p_reg_reg_i_2__3_n_6;
  wire p_reg_reg_i_2__3_n_7;
  wire p_reg_reg_i_30__8_n_0;
  wire p_reg_reg_i_31__7_n_0;
  wire p_reg_reg_i_32__8_n_0;
  wire p_reg_reg_i_33__8_n_0;
  wire p_reg_reg_i_34__8_n_0;
  wire p_reg_reg_i_35__8_n_0;
  wire p_reg_reg_i_36__6_n_0;
  wire p_reg_reg_i_37__5_n_0;
  wire p_reg_reg_i_38__6_n_0;
  wire p_reg_reg_i_39__6_n_0;
  wire p_reg_reg_i_3__3_n_0;
  wire p_reg_reg_i_3__3_n_1;
  wire p_reg_reg_i_3__3_n_2;
  wire p_reg_reg_i_3__3_n_3;
  wire p_reg_reg_i_3__3_n_4;
  wire p_reg_reg_i_3__3_n_5;
  wire p_reg_reg_i_3__3_n_6;
  wire p_reg_reg_i_3__3_n_7;
  wire p_reg_reg_i_40__6_n_0;
  wire p_reg_reg_i_41__6_n_0;
  wire p_reg_reg_i_42__3_n_0;
  wire p_reg_reg_i_43__3_n_0;
  wire p_reg_reg_i_44__2_n_0;
  wire p_reg_reg_i_45__3_n_0;
  wire p_reg_reg_i_46__3_n_0;
  wire p_reg_reg_i_47__2_n_0;
  wire p_reg_reg_i_48__2_n_0;
  wire p_reg_reg_i_49__3_n_0;
  wire [15:0]p_reg_reg_i_4__3_0;
  wire p_reg_reg_i_4__3_n_0;
  wire p_reg_reg_i_4__3_n_1;
  wire p_reg_reg_i_4__3_n_2;
  wire p_reg_reg_i_4__3_n_3;
  wire p_reg_reg_i_4__3_n_4;
  wire p_reg_reg_i_4__3_n_5;
  wire p_reg_reg_i_4__3_n_6;
  wire p_reg_reg_i_4__3_n_7;
  wire p_reg_reg_i_50__3_n_0;
  wire p_reg_reg_i_51__2_n_0;
  wire p_reg_reg_i_52__2_n_0;
  wire p_reg_reg_i_53__2_n_0;
  wire p_reg_reg_i_54__1_n_0;
  wire p_reg_reg_i_55__1_n_0;
  wire p_reg_reg_i_56__2_n_0;
  wire p_reg_reg_i_58_n_0;
  wire p_reg_reg_i_58_n_1;
  wire p_reg_reg_i_58_n_2;
  wire p_reg_reg_i_58_n_3;
  wire p_reg_reg_i_58_n_4;
  wire p_reg_reg_i_58_n_5;
  wire p_reg_reg_i_58_n_6;
  wire p_reg_reg_i_58_n_7;
  wire p_reg_reg_i_59__1_n_0;
  wire p_reg_reg_i_5__3_n_0;
  wire p_reg_reg_i_5__3_n_1;
  wire p_reg_reg_i_5__3_n_2;
  wire p_reg_reg_i_5__3_n_3;
  wire p_reg_reg_i_5__3_n_4;
  wire p_reg_reg_i_5__3_n_5;
  wire p_reg_reg_i_5__3_n_6;
  wire p_reg_reg_i_5__3_n_7;
  wire p_reg_reg_i_60__0_n_0;
  wire p_reg_reg_i_61__1_n_0;
  wire p_reg_reg_i_62__2_n_0;
  wire p_reg_reg_i_63__2_n_0;
  wire p_reg_reg_i_64__2_n_0;
  wire p_reg_reg_i_65__2_n_0;
  wire p_reg_reg_i_66__2_n_0;
  wire [0:0]p_reg_reg_i_67_0;
  wire p_reg_reg_i_67_n_3;
  wire p_reg_reg_i_67_n_5;
  wire p_reg_reg_i_67_n_6;
  wire p_reg_reg_i_67_n_7;
  wire p_reg_reg_i_68_n_0;
  wire p_reg_reg_i_68_n_1;
  wire p_reg_reg_i_68_n_2;
  wire p_reg_reg_i_68_n_3;
  wire p_reg_reg_i_68_n_4;
  wire p_reg_reg_i_68_n_5;
  wire p_reg_reg_i_68_n_6;
  wire p_reg_reg_i_68_n_7;
  wire p_reg_reg_i_69_n_0;
  wire p_reg_reg_i_69_n_1;
  wire p_reg_reg_i_69_n_2;
  wire p_reg_reg_i_69_n_3;
  wire p_reg_reg_i_69_n_4;
  wire p_reg_reg_i_69_n_5;
  wire p_reg_reg_i_69_n_6;
  wire p_reg_reg_i_69_n_7;
  wire p_reg_reg_i_70_n_0;
  wire p_reg_reg_i_70_n_1;
  wire p_reg_reg_i_70_n_2;
  wire p_reg_reg_i_70_n_3;
  wire p_reg_reg_i_70_n_4;
  wire p_reg_reg_i_70_n_5;
  wire p_reg_reg_i_70_n_6;
  wire p_reg_reg_i_70_n_7;
  wire p_reg_reg_i_71__2_n_0;
  wire p_reg_reg_i_72__2_n_0;
  wire p_reg_reg_i_73__2_n_0;
  wire p_reg_reg_i_74__2_n_0;
  wire p_reg_reg_i_75__2_n_0;
  wire p_reg_reg_i_76__0_n_0;
  wire p_reg_reg_i_77__1_n_0;
  wire p_reg_reg_i_78__1_n_0;
  wire [25:0]p_reg_reg_i_79_0;
  wire p_reg_reg_i_79_n_5;
  wire p_reg_reg_i_79_n_7;
  wire p_reg_reg_i_7__3_n_0;
  wire p_reg_reg_i_81__1_n_0;
  wire p_reg_reg_i_82__1_n_0;
  wire p_reg_reg_i_83__1_n_0;
  wire p_reg_reg_i_84_n_0;
  wire p_reg_reg_i_84_n_1;
  wire p_reg_reg_i_84_n_2;
  wire p_reg_reg_i_84_n_3;
  wire p_reg_reg_i_84_n_4;
  wire p_reg_reg_i_84_n_5;
  wire p_reg_reg_i_84_n_6;
  wire p_reg_reg_i_84_n_7;
  wire p_reg_reg_i_85__0_n_0;
  wire p_reg_reg_i_86__0_n_0;
  wire p_reg_reg_i_87__0_n_0;
  wire p_reg_reg_i_88__0_n_0;
  wire p_reg_reg_i_89__0_n_0;
  wire p_reg_reg_i_8__13_n_0;
  wire p_reg_reg_i_90__0_n_0;
  wire p_reg_reg_i_91__0_n_0;
  wire p_reg_reg_i_92__0_n_0;
  wire p_reg_reg_i_93_n_0;
  wire p_reg_reg_i_93_n_1;
  wire p_reg_reg_i_93_n_2;
  wire p_reg_reg_i_93_n_3;
  wire p_reg_reg_i_93_n_4;
  wire p_reg_reg_i_93_n_5;
  wire p_reg_reg_i_93_n_6;
  wire p_reg_reg_i_93_n_7;
  wire p_reg_reg_i_94__0_n_0;
  wire p_reg_reg_i_95_n_0;
  wire p_reg_reg_i_96__0_n_0;
  wire p_reg_reg_i_97__0_n_0;
  wire p_reg_reg_i_98__0_n_0;
  wire p_reg_reg_i_99__0_n_0;
  wire p_reg_reg_i_9__10_n_0;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_81;
  wire p_reg_reg_n_82;
  wire p_reg_reg_n_83;
  wire p_reg_reg_n_84;
  wire p_reg_reg_n_85;
  wire p_reg_reg_n_86;
  wire p_reg_reg_n_87;
  wire p_reg_reg_n_88;
  wire p_reg_reg_n_89;
  wire p_reg_reg_n_90;
  wire p_reg_reg_n_91;
  wire p_reg_reg_n_92;
  wire p_reg_reg_n_93;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire [25:0]sext_ln66_139_fu_1787_p1;
  wire [25:0]sext_ln66_146_fu_1800_p1;
  wire [27:0]sext_ln66_147_fu_1810_p1;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:25]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;
  wire [7:1]NLW_p_reg_reg_i_130_CO_UNCONNECTED;
  wire [7:2]NLW_p_reg_reg_i_130_O_UNCONNECTED;
  wire [7:6]NLW_p_reg_reg_i_2__3_CO_UNCONNECTED;
  wire [7:7]NLW_p_reg_reg_i_2__3_O_UNCONNECTED;
  wire [7:3]NLW_p_reg_reg_i_67_CO_UNCONNECTED;
  wire [7:4]NLW_p_reg_reg_i_67_O_UNCONNECTED;
  wire [7:1]NLW_p_reg_reg_i_79_CO_UNCONNECTED;
  wire [7:2]NLW_p_reg_reg_i_79_O_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("AD"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({P[23],P[23],P[23],P[23],P[23],P[23],P[23],P[23],P[23],P[23],P[23],P[23],P[23],P[23],P[23],P[23],P[23],P[23],P[23],P[23],P[23],P[23],P[23],P[23],P}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(ap_CS_fsm_state29),
        .CEAD(grp_fu_2225_ce),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(grp_fu_2225_ce),
        .CEC(ap_CS_fsm_state33),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(E),
        .CEINMODE(1'b0),
        .CEM(grp_fu_2225_ce),
        .CEP(grp_fu_2225_ce),
        .CLK(ap_clk),
        .D({DSP_PREADD_INST[15],DSP_PREADD_INST[15],DSP_PREADD_INST[15],DSP_PREADD_INST[15],DSP_PREADD_INST[15],DSP_PREADD_INST[15],DSP_PREADD_INST[15],DSP_PREADD_INST[15],DSP_PREADD_INST[15],DSP_PREADD_INST[15],DSP_PREADD_INST[15],DSP_PREADD_INST}),
        .INMODE({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:25],p_reg_reg_n_81,p_reg_reg_n_82,p_reg_reg_n_83,p_reg_reg_n_84,p_reg_reg_n_85,p_reg_reg_n_86,p_reg_reg_n_87,p_reg_reg_n_88,p_reg_reg_n_89,p_reg_reg_n_90,p_reg_reg_n_91,p_reg_reg_n_92,p_reg_reg_n_93,p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_100__0
       (.I0(sext_ln66_146_fu_1800_p1[9]),
        .I1(p_reg_reg_i_18__11_0[9]),
        .O(p_reg_reg_i_100__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_101__0
       (.I0(sext_ln66_146_fu_1800_p1[8]),
        .I1(p_reg_reg_i_18__11_0[8]),
        .O(p_reg_reg_i_101__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_102__0
       (.I0(p_reg_reg_i_79_0[7]),
        .I1(sext_ln66_139_fu_1787_p1[7]),
        .O(p_reg_reg_i_102__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_103__0
       (.I0(p_reg_reg_i_79_0[6]),
        .I1(sext_ln66_139_fu_1787_p1[6]),
        .O(p_reg_reg_i_103__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_104__0
       (.I0(p_reg_reg_i_79_0[5]),
        .I1(sext_ln66_139_fu_1787_p1[5]),
        .O(p_reg_reg_i_104__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_105__0
       (.I0(p_reg_reg_i_79_0[4]),
        .I1(sext_ln66_139_fu_1787_p1[4]),
        .O(p_reg_reg_i_105__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_106__0
       (.I0(p_reg_reg_i_79_0[3]),
        .I1(sext_ln66_139_fu_1787_p1[3]),
        .O(p_reg_reg_i_106__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_107__0
       (.I0(p_reg_reg_i_79_0[2]),
        .I1(sext_ln66_139_fu_1787_p1[2]),
        .O(p_reg_reg_i_107__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_108__0
       (.I0(p_reg_reg_i_79_0[1]),
        .I1(sext_ln66_139_fu_1787_p1[1]),
        .O(p_reg_reg_i_108__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_109__0
       (.I0(p_reg_reg_i_79_0[0]),
        .I1(sext_ln66_139_fu_1787_p1[0]),
        .O(p_reg_reg_i_109__0_n_0));
  LUT4 #(
    .INIT(16'hE00E)) 
    p_reg_reg_i_10__11
       (.I0(Q[23]),
        .I1(sext_ln66_147_fu_1810_p1[23]),
        .I2(Q[24]),
        .I3(sext_ln66_147_fu_1810_p1[24]),
        .O(p_reg_reg_i_10__11_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_111__0
       (.I0(p_reg_reg_i_79_0[25]),
        .I1(sext_ln66_139_fu_1787_p1[25]),
        .O(p_reg_reg_i_111__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_112__0
       (.I0(p_reg_reg_i_79_0[24]),
        .I1(sext_ln66_139_fu_1787_p1[24]),
        .O(p_reg_reg_i_112__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_113__0
       (.I0(p_reg_reg_i_79_0[23]),
        .I1(sext_ln66_139_fu_1787_p1[23]),
        .O(p_reg_reg_i_113__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_114__0
       (.I0(p_reg_reg_i_79_0[22]),
        .I1(sext_ln66_139_fu_1787_p1[22]),
        .O(p_reg_reg_i_114__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_115__0
       (.I0(p_reg_reg_i_79_0[21]),
        .I1(sext_ln66_139_fu_1787_p1[21]),
        .O(p_reg_reg_i_115__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_116__0
       (.I0(p_reg_reg_i_79_0[20]),
        .I1(sext_ln66_139_fu_1787_p1[20]),
        .O(p_reg_reg_i_116__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_117__0
       (.I0(p_reg_reg_i_79_0[19]),
        .I1(sext_ln66_139_fu_1787_p1[19]),
        .O(p_reg_reg_i_117__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_118__0
       (.I0(p_reg_reg_i_79_0[18]),
        .I1(sext_ln66_139_fu_1787_p1[18]),
        .O(p_reg_reg_i_118__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_119
       (.I0(p_reg_reg_i_79_0[17]),
        .I1(sext_ln66_139_fu_1787_p1[17]),
        .O(p_reg_reg_i_119_n_0));
  LUT4 #(
    .INIT(16'hE00E)) 
    p_reg_reg_i_11__12
       (.I0(Q[22]),
        .I1(sext_ln66_147_fu_1810_p1[22]),
        .I2(Q[23]),
        .I3(sext_ln66_147_fu_1810_p1[23]),
        .O(p_reg_reg_i_11__12_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_120
       (.I0(p_reg_reg_i_79_0[16]),
        .I1(sext_ln66_139_fu_1787_p1[16]),
        .O(p_reg_reg_i_120_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_121
       (.I0(p_reg_reg_i_79_0[15]),
        .I1(sext_ln66_139_fu_1787_p1[15]),
        .O(p_reg_reg_i_121_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_122
       (.I0(p_reg_reg_i_79_0[14]),
        .I1(sext_ln66_139_fu_1787_p1[14]),
        .O(p_reg_reg_i_122_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_123
       (.I0(p_reg_reg_i_79_0[13]),
        .I1(sext_ln66_139_fu_1787_p1[13]),
        .O(p_reg_reg_i_123_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_124
       (.I0(p_reg_reg_i_79_0[12]),
        .I1(sext_ln66_139_fu_1787_p1[12]),
        .O(p_reg_reg_i_124_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_125
       (.I0(p_reg_reg_i_79_0[11]),
        .I1(sext_ln66_139_fu_1787_p1[11]),
        .O(p_reg_reg_i_125_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_126__0
       (.I0(p_reg_reg_i_79_0[10]),
        .I1(sext_ln66_139_fu_1787_p1[10]),
        .O(p_reg_reg_i_126__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_127
       (.I0(p_reg_reg_i_79_0[9]),
        .I1(sext_ln66_139_fu_1787_p1[9]),
        .O(p_reg_reg_i_127_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_128
       (.I0(p_reg_reg_i_79_0[8]),
        .I1(sext_ln66_139_fu_1787_p1[8]),
        .O(p_reg_reg_i_128_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 p_reg_reg_i_129
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({p_reg_reg_i_129_n_0,p_reg_reg_i_129_n_1,p_reg_reg_i_129_n_2,p_reg_reg_i_129_n_3,p_reg_reg_i_129_n_4,p_reg_reg_i_129_n_5,p_reg_reg_i_129_n_6,p_reg_reg_i_129_n_7}),
        .DI({p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105}),
        .O(sext_ln66_139_fu_1787_p1[7:0]),
        .S({p_reg_reg_i_133_n_0,p_reg_reg_i_134_n_0,p_reg_reg_i_135_n_0,p_reg_reg_i_136_n_0,p_reg_reg_i_137_n_0,p_reg_reg_i_138_n_0,p_reg_reg_i_139_n_0,p_reg_reg_i_140_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 p_reg_reg_i_130
       (.CI(p_reg_reg_i_131_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_p_reg_reg_i_130_CO_UNCONNECTED[7:1],p_reg_reg_i_130_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DI}),
        .O({NLW_p_reg_reg_i_130_O_UNCONNECTED[7:2],sext_ln66_139_fu_1787_p1[25:24]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_reg_reg_i_112__0_0,p_reg_reg_i_143_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 p_reg_reg_i_131
       (.CI(p_reg_reg_i_132_n_0),
        .CI_TOP(1'b0),
        .CO({p_reg_reg_i_131_n_0,p_reg_reg_i_131_n_1,p_reg_reg_i_131_n_2,p_reg_reg_i_131_n_3,p_reg_reg_i_131_n_4,p_reg_reg_i_131_n_5,p_reg_reg_i_131_n_6,p_reg_reg_i_131_n_7}),
        .DI({p_reg_reg_n_82,p_reg_reg_n_83,p_reg_reg_n_84,p_reg_reg_n_85,p_reg_reg_n_86,p_reg_reg_n_87,p_reg_reg_n_88,p_reg_reg_n_89}),
        .O(sext_ln66_139_fu_1787_p1[23:16]),
        .S({p_reg_reg_i_144_n_0,p_reg_reg_i_145_n_0,p_reg_reg_i_146_n_0,p_reg_reg_i_147_n_0,p_reg_reg_i_148_n_0,p_reg_reg_i_149_n_0,p_reg_reg_i_150_n_0,p_reg_reg_i_151_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 p_reg_reg_i_132
       (.CI(p_reg_reg_i_129_n_0),
        .CI_TOP(1'b0),
        .CO({p_reg_reg_i_132_n_0,p_reg_reg_i_132_n_1,p_reg_reg_i_132_n_2,p_reg_reg_i_132_n_3,p_reg_reg_i_132_n_4,p_reg_reg_i_132_n_5,p_reg_reg_i_132_n_6,p_reg_reg_i_132_n_7}),
        .DI({p_reg_reg_n_90,p_reg_reg_n_91,p_reg_reg_n_92,p_reg_reg_n_93,p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97}),
        .O(sext_ln66_139_fu_1787_p1[15:8]),
        .S({p_reg_reg_i_152_n_0,p_reg_reg_i_153_n_0,p_reg_reg_i_154_n_0,p_reg_reg_i_155_n_0,p_reg_reg_i_156_n_0,p_reg_reg_i_157_n_0,p_reg_reg_i_158_n_0,p_reg_reg_i_159_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_133
       (.I0(p_reg_reg_n_98),
        .I1(p_reg_reg_i_130_0[7]),
        .O(p_reg_reg_i_133_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_134
       (.I0(p_reg_reg_n_99),
        .I1(p_reg_reg_i_130_0[6]),
        .O(p_reg_reg_i_134_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_135
       (.I0(p_reg_reg_n_100),
        .I1(p_reg_reg_i_130_0[5]),
        .O(p_reg_reg_i_135_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_136
       (.I0(p_reg_reg_n_101),
        .I1(p_reg_reg_i_130_0[4]),
        .O(p_reg_reg_i_136_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_137
       (.I0(p_reg_reg_n_102),
        .I1(p_reg_reg_i_130_0[3]),
        .O(p_reg_reg_i_137_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_138
       (.I0(p_reg_reg_n_103),
        .I1(p_reg_reg_i_130_0[2]),
        .O(p_reg_reg_i_138_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_139
       (.I0(p_reg_reg_n_104),
        .I1(p_reg_reg_i_130_0[1]),
        .O(p_reg_reg_i_139_n_0));
  LUT5 #(
    .INIT(32'hFEE0011F)) 
    p_reg_reg_i_13__12
       (.I0(Q[27]),
        .I1(sext_ln66_147_fu_1810_p1[27]),
        .I2(Q[28]),
        .I3(p_reg_reg_i_67_n_3),
        .I4(Q[29]),
        .O(p_reg_reg_i_13__12_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_140
       (.I0(p_reg_reg_n_105),
        .I1(p_reg_reg_i_130_0[0]),
        .O(p_reg_reg_i_140_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_143
       (.I0(p_reg_reg_i_130_0[24]),
        .I1(p_reg_reg_n_81),
        .O(p_reg_reg_i_143_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_144
       (.I0(p_reg_reg_n_82),
        .I1(p_reg_reg_i_130_0[23]),
        .O(p_reg_reg_i_144_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_145
       (.I0(p_reg_reg_n_83),
        .I1(p_reg_reg_i_130_0[22]),
        .O(p_reg_reg_i_145_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_146
       (.I0(p_reg_reg_n_84),
        .I1(p_reg_reg_i_130_0[21]),
        .O(p_reg_reg_i_146_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_147
       (.I0(p_reg_reg_n_85),
        .I1(p_reg_reg_i_130_0[20]),
        .O(p_reg_reg_i_147_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_148
       (.I0(p_reg_reg_n_86),
        .I1(p_reg_reg_i_130_0[19]),
        .O(p_reg_reg_i_148_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_149
       (.I0(p_reg_reg_n_87),
        .I1(p_reg_reg_i_130_0[18]),
        .O(p_reg_reg_i_149_n_0));
  LUT6 #(
    .INIT(64'h1EE1F00FF00FE11E)) 
    p_reg_reg_i_14__12
       (.I0(sext_ln66_147_fu_1810_p1[26]),
        .I1(Q[26]),
        .I2(p_reg_reg_i_67_n_3),
        .I3(Q[28]),
        .I4(sext_ln66_147_fu_1810_p1[27]),
        .I5(Q[27]),
        .O(p_reg_reg_i_14__12_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_150
       (.I0(p_reg_reg_n_88),
        .I1(p_reg_reg_i_130_0[17]),
        .O(p_reg_reg_i_150_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_151
       (.I0(p_reg_reg_n_89),
        .I1(p_reg_reg_i_130_0[16]),
        .O(p_reg_reg_i_151_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_152
       (.I0(p_reg_reg_n_90),
        .I1(p_reg_reg_i_130_0[15]),
        .O(p_reg_reg_i_152_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_153
       (.I0(p_reg_reg_n_91),
        .I1(p_reg_reg_i_130_0[14]),
        .O(p_reg_reg_i_153_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_154
       (.I0(p_reg_reg_n_92),
        .I1(p_reg_reg_i_130_0[13]),
        .O(p_reg_reg_i_154_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_155
       (.I0(p_reg_reg_n_93),
        .I1(p_reg_reg_i_130_0[12]),
        .O(p_reg_reg_i_155_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_156
       (.I0(p_reg_reg_n_94),
        .I1(p_reg_reg_i_130_0[11]),
        .O(p_reg_reg_i_156_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_157
       (.I0(p_reg_reg_n_95),
        .I1(p_reg_reg_i_130_0[10]),
        .O(p_reg_reg_i_157_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_158
       (.I0(p_reg_reg_n_96),
        .I1(p_reg_reg_i_130_0[9]),
        .O(p_reg_reg_i_158_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_159
       (.I0(p_reg_reg_n_97),
        .I1(p_reg_reg_i_130_0[8]),
        .O(p_reg_reg_i_159_n_0));
  LUT5 #(
    .INIT(32'h96969669)) 
    p_reg_reg_i_15__11
       (.I0(p_reg_reg_i_8__13_n_0),
        .I1(sext_ln66_147_fu_1810_p1[27]),
        .I2(Q[27]),
        .I3(sext_ln66_147_fu_1810_p1[26]),
        .I4(Q[26]),
        .O(p_reg_reg_i_15__11_n_0));
  LUT5 #(
    .INIT(32'hE11E1EE1)) 
    p_reg_reg_i_16__12
       (.I0(Q[25]),
        .I1(sext_ln66_147_fu_1810_p1[25]),
        .I2(Q[26]),
        .I3(sext_ln66_147_fu_1810_p1[26]),
        .I4(p_reg_reg_i_9__10_n_0),
        .O(p_reg_reg_i_16__12_n_0));
  LUT5 #(
    .INIT(32'hE11E1EE1)) 
    p_reg_reg_i_17__12
       (.I0(Q[24]),
        .I1(sext_ln66_147_fu_1810_p1[24]),
        .I2(Q[25]),
        .I3(sext_ln66_147_fu_1810_p1[25]),
        .I4(p_reg_reg_i_10__11_n_0),
        .O(p_reg_reg_i_17__12_n_0));
  LUT5 #(
    .INIT(32'hE11E1EE1)) 
    p_reg_reg_i_18__11
       (.I0(Q[23]),
        .I1(sext_ln66_147_fu_1810_p1[23]),
        .I2(Q[24]),
        .I3(sext_ln66_147_fu_1810_p1[24]),
        .I4(p_reg_reg_i_11__12_n_0),
        .O(p_reg_reg_i_18__11_n_0));
  LUT4 #(
    .INIT(16'hE00E)) 
    p_reg_reg_i_19__8
       (.I0(Q[21]),
        .I1(sext_ln66_147_fu_1810_p1[21]),
        .I2(Q[22]),
        .I3(sext_ln66_147_fu_1810_p1[22]),
        .O(p_reg_reg_i_19__8_n_0));
  LUT5 #(
    .INIT(32'hAAAAAAA8)) 
    p_reg_reg_i_1__27
       (.I0(grp_FIR_filter_fu_188_ap_ce),
        .I1(ap_CS_fsm_state59),
        .I2(ap_CS_fsm_state58),
        .I3(ap_CS_fsm_state57),
        .I4(ap_CS_fsm_state60),
        .O(grp_fu_2225_ce));
  LUT4 #(
    .INIT(16'hE00E)) 
    p_reg_reg_i_20__7
       (.I0(Q[20]),
        .I1(sext_ln66_147_fu_1810_p1[20]),
        .I2(Q[21]),
        .I3(sext_ln66_147_fu_1810_p1[21]),
        .O(p_reg_reg_i_20__7_n_0));
  LUT4 #(
    .INIT(16'hE00E)) 
    p_reg_reg_i_21__7
       (.I0(Q[19]),
        .I1(sext_ln66_147_fu_1810_p1[19]),
        .I2(Q[20]),
        .I3(sext_ln66_147_fu_1810_p1[20]),
        .O(p_reg_reg_i_21__7_n_0));
  LUT4 #(
    .INIT(16'hE00E)) 
    p_reg_reg_i_22__7
       (.I0(Q[18]),
        .I1(sext_ln66_147_fu_1810_p1[18]),
        .I2(Q[19]),
        .I3(sext_ln66_147_fu_1810_p1[19]),
        .O(p_reg_reg_i_22__7_n_0));
  LUT4 #(
    .INIT(16'hE00E)) 
    p_reg_reg_i_23__8
       (.I0(Q[17]),
        .I1(sext_ln66_147_fu_1810_p1[17]),
        .I2(Q[18]),
        .I3(sext_ln66_147_fu_1810_p1[18]),
        .O(p_reg_reg_i_23__8_n_0));
  LUT4 #(
    .INIT(16'hE00E)) 
    p_reg_reg_i_24__7
       (.I0(Q[16]),
        .I1(sext_ln66_147_fu_1810_p1[16]),
        .I2(Q[17]),
        .I3(sext_ln66_147_fu_1810_p1[17]),
        .O(p_reg_reg_i_24__7_n_0));
  LUT4 #(
    .INIT(16'hE00E)) 
    p_reg_reg_i_25__6
       (.I0(Q[15]),
        .I1(p_reg_reg_i_4__3_0[15]),
        .I2(Q[16]),
        .I3(sext_ln66_147_fu_1810_p1[16]),
        .O(p_reg_reg_i_25__6_n_0));
  LUT3 #(
    .INIT(8'h82)) 
    p_reg_reg_i_26__1
       (.I0(sext_ln66_147_fu_1810_p1[15]),
        .I1(Q[15]),
        .I2(p_reg_reg_i_4__3_0[15]),
        .O(p_reg_reg_i_26__1_n_0));
  LUT5 #(
    .INIT(32'hE11E1EE1)) 
    p_reg_reg_i_27__8
       (.I0(Q[22]),
        .I1(sext_ln66_147_fu_1810_p1[22]),
        .I2(Q[23]),
        .I3(sext_ln66_147_fu_1810_p1[23]),
        .I4(p_reg_reg_i_19__8_n_0),
        .O(p_reg_reg_i_27__8_n_0));
  LUT5 #(
    .INIT(32'hE11E1EE1)) 
    p_reg_reg_i_28__7
       (.I0(Q[21]),
        .I1(sext_ln66_147_fu_1810_p1[21]),
        .I2(Q[22]),
        .I3(sext_ln66_147_fu_1810_p1[22]),
        .I4(p_reg_reg_i_20__7_n_0),
        .O(p_reg_reg_i_28__7_n_0));
  LUT5 #(
    .INIT(32'hE11E1EE1)) 
    p_reg_reg_i_29__8
       (.I0(Q[20]),
        .I1(sext_ln66_147_fu_1810_p1[20]),
        .I2(Q[21]),
        .I3(sext_ln66_147_fu_1810_p1[21]),
        .I4(p_reg_reg_i_21__7_n_0),
        .O(p_reg_reg_i_29__8_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 p_reg_reg_i_2__3
       (.CI(p_reg_reg_i_3__3_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_p_reg_reg_i_2__3_CO_UNCONNECTED[7:6],p_reg_reg_i_2__3_n_2,p_reg_reg_i_2__3_n_3,p_reg_reg_i_2__3_n_4,p_reg_reg_i_2__3_n_5,p_reg_reg_i_2__3_n_6,p_reg_reg_i_2__3_n_7}),
        .DI({1'b0,1'b0,DSP_C_DATA_INST_0,p_reg_reg_i_7__3_n_0,p_reg_reg_i_8__13_n_0,p_reg_reg_i_9__10_n_0,p_reg_reg_i_10__11_n_0,p_reg_reg_i_11__12_n_0}),
        .O({NLW_p_reg_reg_i_2__3_O_UNCONNECTED[7],C[30:24]}),
        .S({1'b0,DSP_C_DATA_INST_1,p_reg_reg_i_13__12_n_0,p_reg_reg_i_14__12_n_0,p_reg_reg_i_15__11_n_0,p_reg_reg_i_16__12_n_0,p_reg_reg_i_17__12_n_0,p_reg_reg_i_18__11_n_0}));
  LUT4 #(
    .INIT(16'hCCC8)) 
    p_reg_reg_i_2__9
       (.I0(ap_CS_fsm_state57),
        .I1(grp_FIR_filter_fu_188_ap_ce),
        .I2(ap_CS_fsm_state26),
        .I3(ap_CS_fsm_state45),
        .O(E));
  LUT5 #(
    .INIT(32'hE11E1EE1)) 
    p_reg_reg_i_30__8
       (.I0(Q[19]),
        .I1(sext_ln66_147_fu_1810_p1[19]),
        .I2(Q[20]),
        .I3(sext_ln66_147_fu_1810_p1[20]),
        .I4(p_reg_reg_i_22__7_n_0),
        .O(p_reg_reg_i_30__8_n_0));
  LUT5 #(
    .INIT(32'hE11E1EE1)) 
    p_reg_reg_i_31__7
       (.I0(Q[18]),
        .I1(sext_ln66_147_fu_1810_p1[18]),
        .I2(Q[19]),
        .I3(sext_ln66_147_fu_1810_p1[19]),
        .I4(p_reg_reg_i_23__8_n_0),
        .O(p_reg_reg_i_31__7_n_0));
  LUT5 #(
    .INIT(32'hE11E1EE1)) 
    p_reg_reg_i_32__8
       (.I0(Q[17]),
        .I1(sext_ln66_147_fu_1810_p1[17]),
        .I2(Q[18]),
        .I3(sext_ln66_147_fu_1810_p1[18]),
        .I4(p_reg_reg_i_24__7_n_0),
        .O(p_reg_reg_i_32__8_n_0));
  LUT5 #(
    .INIT(32'hE11E1EE1)) 
    p_reg_reg_i_33__8
       (.I0(Q[16]),
        .I1(sext_ln66_147_fu_1810_p1[16]),
        .I2(Q[17]),
        .I3(sext_ln66_147_fu_1810_p1[17]),
        .I4(p_reg_reg_i_25__6_n_0),
        .O(p_reg_reg_i_33__8_n_0));
  LUT5 #(
    .INIT(32'hE11E1EE1)) 
    p_reg_reg_i_34__8
       (.I0(Q[15]),
        .I1(p_reg_reg_i_4__3_0[15]),
        .I2(Q[16]),
        .I3(sext_ln66_147_fu_1810_p1[16]),
        .I4(p_reg_reg_i_26__1_n_0),
        .O(p_reg_reg_i_34__8_n_0));
  LUT3 #(
    .INIT(8'h69)) 
    p_reg_reg_i_35__8
       (.I0(Q[15]),
        .I1(p_reg_reg_i_4__3_0[15]),
        .I2(sext_ln66_147_fu_1810_p1[15]),
        .O(p_reg_reg_i_35__8_n_0));
  LUT3 #(
    .INIT(8'hB2)) 
    p_reg_reg_i_36__6
       (.I0(sext_ln66_147_fu_1810_p1[13]),
        .I1(p_reg_reg_i_4__3_0[13]),
        .I2(Q[13]),
        .O(p_reg_reg_i_36__6_n_0));
  LUT3 #(
    .INIT(8'hB2)) 
    p_reg_reg_i_37__5
       (.I0(sext_ln66_147_fu_1810_p1[12]),
        .I1(p_reg_reg_i_4__3_0[12]),
        .I2(Q[12]),
        .O(p_reg_reg_i_37__5_n_0));
  LUT3 #(
    .INIT(8'hB2)) 
    p_reg_reg_i_38__6
       (.I0(sext_ln66_147_fu_1810_p1[11]),
        .I1(p_reg_reg_i_4__3_0[11]),
        .I2(Q[11]),
        .O(p_reg_reg_i_38__6_n_0));
  LUT3 #(
    .INIT(8'hB2)) 
    p_reg_reg_i_39__6
       (.I0(sext_ln66_147_fu_1810_p1[10]),
        .I1(p_reg_reg_i_4__3_0[10]),
        .I2(Q[10]),
        .O(p_reg_reg_i_39__6_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 p_reg_reg_i_3__3
       (.CI(p_reg_reg_i_4__3_n_0),
        .CI_TOP(1'b0),
        .CO({p_reg_reg_i_3__3_n_0,p_reg_reg_i_3__3_n_1,p_reg_reg_i_3__3_n_2,p_reg_reg_i_3__3_n_3,p_reg_reg_i_3__3_n_4,p_reg_reg_i_3__3_n_5,p_reg_reg_i_3__3_n_6,p_reg_reg_i_3__3_n_7}),
        .DI({p_reg_reg_i_19__8_n_0,p_reg_reg_i_20__7_n_0,p_reg_reg_i_21__7_n_0,p_reg_reg_i_22__7_n_0,p_reg_reg_i_23__8_n_0,p_reg_reg_i_24__7_n_0,p_reg_reg_i_25__6_n_0,p_reg_reg_i_26__1_n_0}),
        .O(C[23:16]),
        .S({p_reg_reg_i_27__8_n_0,p_reg_reg_i_28__7_n_0,p_reg_reg_i_29__8_n_0,p_reg_reg_i_30__8_n_0,p_reg_reg_i_31__7_n_0,p_reg_reg_i_32__8_n_0,p_reg_reg_i_33__8_n_0,p_reg_reg_i_34__8_n_0}));
  LUT3 #(
    .INIT(8'hB2)) 
    p_reg_reg_i_40__6
       (.I0(sext_ln66_147_fu_1810_p1[9]),
        .I1(p_reg_reg_i_4__3_0[9]),
        .I2(Q[9]),
        .O(p_reg_reg_i_40__6_n_0));
  LUT3 #(
    .INIT(8'hB2)) 
    p_reg_reg_i_41__6
       (.I0(sext_ln66_147_fu_1810_p1[8]),
        .I1(p_reg_reg_i_4__3_0[8]),
        .I2(Q[8]),
        .O(p_reg_reg_i_41__6_n_0));
  LUT3 #(
    .INIT(8'hB2)) 
    p_reg_reg_i_42__3
       (.I0(sext_ln66_147_fu_1810_p1[7]),
        .I1(p_reg_reg_i_4__3_0[7]),
        .I2(Q[7]),
        .O(p_reg_reg_i_42__3_n_0));
  LUT6 #(
    .INIT(64'h9669969669699669)) 
    p_reg_reg_i_43__3
       (.I0(sext_ln66_147_fu_1810_p1[15]),
        .I1(p_reg_reg_i_4__3_0[15]),
        .I2(Q[15]),
        .I3(Q[14]),
        .I4(p_reg_reg_i_4__3_0[14]),
        .I5(sext_ln66_147_fu_1810_p1[14]),
        .O(p_reg_reg_i_43__3_n_0));
  LUT4 #(
    .INIT(16'h9669)) 
    p_reg_reg_i_44__2
       (.I0(p_reg_reg_i_36__6_n_0),
        .I1(p_reg_reg_i_4__3_0[14]),
        .I2(sext_ln66_147_fu_1810_p1[14]),
        .I3(Q[14]),
        .O(p_reg_reg_i_44__2_n_0));
  LUT4 #(
    .INIT(16'h9669)) 
    p_reg_reg_i_45__3
       (.I0(sext_ln66_147_fu_1810_p1[13]),
        .I1(p_reg_reg_i_4__3_0[13]),
        .I2(Q[13]),
        .I3(p_reg_reg_i_37__5_n_0),
        .O(p_reg_reg_i_45__3_n_0));
  LUT4 #(
    .INIT(16'h9669)) 
    p_reg_reg_i_46__3
       (.I0(sext_ln66_147_fu_1810_p1[12]),
        .I1(p_reg_reg_i_4__3_0[12]),
        .I2(Q[12]),
        .I3(p_reg_reg_i_38__6_n_0),
        .O(p_reg_reg_i_46__3_n_0));
  LUT4 #(
    .INIT(16'h9669)) 
    p_reg_reg_i_47__2
       (.I0(sext_ln66_147_fu_1810_p1[11]),
        .I1(p_reg_reg_i_4__3_0[11]),
        .I2(Q[11]),
        .I3(p_reg_reg_i_39__6_n_0),
        .O(p_reg_reg_i_47__2_n_0));
  LUT4 #(
    .INIT(16'h9669)) 
    p_reg_reg_i_48__2
       (.I0(sext_ln66_147_fu_1810_p1[10]),
        .I1(p_reg_reg_i_4__3_0[10]),
        .I2(Q[10]),
        .I3(p_reg_reg_i_40__6_n_0),
        .O(p_reg_reg_i_48__2_n_0));
  LUT4 #(
    .INIT(16'h9669)) 
    p_reg_reg_i_49__3
       (.I0(sext_ln66_147_fu_1810_p1[9]),
        .I1(p_reg_reg_i_4__3_0[9]),
        .I2(Q[9]),
        .I3(p_reg_reg_i_41__6_n_0),
        .O(p_reg_reg_i_49__3_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 p_reg_reg_i_4__3
       (.CI(p_reg_reg_i_5__3_n_0),
        .CI_TOP(1'b0),
        .CO({p_reg_reg_i_4__3_n_0,p_reg_reg_i_4__3_n_1,p_reg_reg_i_4__3_n_2,p_reg_reg_i_4__3_n_3,p_reg_reg_i_4__3_n_4,p_reg_reg_i_4__3_n_5,p_reg_reg_i_4__3_n_6,p_reg_reg_i_4__3_n_7}),
        .DI({p_reg_reg_i_35__8_n_0,p_reg_reg_i_36__6_n_0,p_reg_reg_i_37__5_n_0,p_reg_reg_i_38__6_n_0,p_reg_reg_i_39__6_n_0,p_reg_reg_i_40__6_n_0,p_reg_reg_i_41__6_n_0,p_reg_reg_i_42__3_n_0}),
        .O(C[15:8]),
        .S({p_reg_reg_i_43__3_n_0,p_reg_reg_i_44__2_n_0,p_reg_reg_i_45__3_n_0,p_reg_reg_i_46__3_n_0,p_reg_reg_i_47__2_n_0,p_reg_reg_i_48__2_n_0,p_reg_reg_i_49__3_n_0,p_reg_reg_i_50__3_n_0}));
  LUT4 #(
    .INIT(16'h9669)) 
    p_reg_reg_i_50__3
       (.I0(sext_ln66_147_fu_1810_p1[8]),
        .I1(p_reg_reg_i_4__3_0[8]),
        .I2(Q[8]),
        .I3(p_reg_reg_i_42__3_n_0),
        .O(p_reg_reg_i_50__3_n_0));
  LUT3 #(
    .INIT(8'hB2)) 
    p_reg_reg_i_51__2
       (.I0(sext_ln66_147_fu_1810_p1[6]),
        .I1(p_reg_reg_i_4__3_0[6]),
        .I2(Q[6]),
        .O(p_reg_reg_i_51__2_n_0));
  LUT3 #(
    .INIT(8'hB2)) 
    p_reg_reg_i_52__2
       (.I0(sext_ln66_147_fu_1810_p1[5]),
        .I1(p_reg_reg_i_4__3_0[5]),
        .I2(Q[5]),
        .O(p_reg_reg_i_52__2_n_0));
  LUT3 #(
    .INIT(8'hB2)) 
    p_reg_reg_i_53__2
       (.I0(sext_ln66_147_fu_1810_p1[4]),
        .I1(p_reg_reg_i_4__3_0[4]),
        .I2(Q[4]),
        .O(p_reg_reg_i_53__2_n_0));
  LUT3 #(
    .INIT(8'hB2)) 
    p_reg_reg_i_54__1
       (.I0(sext_ln66_147_fu_1810_p1[3]),
        .I1(p_reg_reg_i_4__3_0[3]),
        .I2(Q[3]),
        .O(p_reg_reg_i_54__1_n_0));
  LUT3 #(
    .INIT(8'hB2)) 
    p_reg_reg_i_55__1
       (.I0(sext_ln66_147_fu_1810_p1[2]),
        .I1(p_reg_reg_i_4__3_0[2]),
        .I2(Q[2]),
        .O(p_reg_reg_i_55__1_n_0));
  LUT3 #(
    .INIT(8'hB2)) 
    p_reg_reg_i_56__2
       (.I0(sext_ln66_147_fu_1810_p1[1]),
        .I1(p_reg_reg_i_4__3_0[1]),
        .I2(Q[1]),
        .O(p_reg_reg_i_56__2_n_0));
  CARRY8 p_reg_reg_i_58
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({p_reg_reg_i_58_n_0,p_reg_reg_i_58_n_1,p_reg_reg_i_58_n_2,p_reg_reg_i_58_n_3,p_reg_reg_i_58_n_4,p_reg_reg_i_58_n_5,p_reg_reg_i_58_n_6,p_reg_reg_i_58_n_7}),
        .DI(sext_ln66_146_fu_1800_p1[7:0]),
        .O(sext_ln66_147_fu_1810_p1[7:0]),
        .S({p_reg_reg_i_71__2_n_0,p_reg_reg_i_72__2_n_0,p_reg_reg_i_73__2_n_0,p_reg_reg_i_74__2_n_0,p_reg_reg_i_75__2_n_0,p_reg_reg_i_76__0_n_0,p_reg_reg_i_77__1_n_0,p_reg_reg_i_78__1_n_0}));
  LUT4 #(
    .INIT(16'h9669)) 
    p_reg_reg_i_59__1
       (.I0(sext_ln66_147_fu_1810_p1[7]),
        .I1(p_reg_reg_i_4__3_0[7]),
        .I2(Q[7]),
        .I3(p_reg_reg_i_51__2_n_0),
        .O(p_reg_reg_i_59__1_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 p_reg_reg_i_5__3
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({p_reg_reg_i_5__3_n_0,p_reg_reg_i_5__3_n_1,p_reg_reg_i_5__3_n_2,p_reg_reg_i_5__3_n_3,p_reg_reg_i_5__3_n_4,p_reg_reg_i_5__3_n_5,p_reg_reg_i_5__3_n_6,p_reg_reg_i_5__3_n_7}),
        .DI({p_reg_reg_i_51__2_n_0,p_reg_reg_i_52__2_n_0,p_reg_reg_i_53__2_n_0,p_reg_reg_i_54__1_n_0,p_reg_reg_i_55__1_n_0,p_reg_reg_i_56__2_n_0,DSP_C_DATA_INST,sext_ln66_147_fu_1810_p1[0]}),
        .O(C[7:0]),
        .S({p_reg_reg_i_59__1_n_0,p_reg_reg_i_60__0_n_0,p_reg_reg_i_61__1_n_0,p_reg_reg_i_62__2_n_0,p_reg_reg_i_63__2_n_0,p_reg_reg_i_64__2_n_0,p_reg_reg_i_65__2_n_0,p_reg_reg_i_66__2_n_0}));
  LUT4 #(
    .INIT(16'h9669)) 
    p_reg_reg_i_60__0
       (.I0(sext_ln66_147_fu_1810_p1[6]),
        .I1(p_reg_reg_i_4__3_0[6]),
        .I2(Q[6]),
        .I3(p_reg_reg_i_52__2_n_0),
        .O(p_reg_reg_i_60__0_n_0));
  LUT4 #(
    .INIT(16'h9669)) 
    p_reg_reg_i_61__1
       (.I0(sext_ln66_147_fu_1810_p1[5]),
        .I1(p_reg_reg_i_4__3_0[5]),
        .I2(Q[5]),
        .I3(p_reg_reg_i_53__2_n_0),
        .O(p_reg_reg_i_61__1_n_0));
  LUT4 #(
    .INIT(16'h9669)) 
    p_reg_reg_i_62__2
       (.I0(sext_ln66_147_fu_1810_p1[4]),
        .I1(p_reg_reg_i_4__3_0[4]),
        .I2(Q[4]),
        .I3(p_reg_reg_i_54__1_n_0),
        .O(p_reg_reg_i_62__2_n_0));
  LUT4 #(
    .INIT(16'h9669)) 
    p_reg_reg_i_63__2
       (.I0(sext_ln66_147_fu_1810_p1[3]),
        .I1(p_reg_reg_i_4__3_0[3]),
        .I2(Q[3]),
        .I3(p_reg_reg_i_55__1_n_0),
        .O(p_reg_reg_i_63__2_n_0));
  LUT4 #(
    .INIT(16'h9669)) 
    p_reg_reg_i_64__2
       (.I0(sext_ln66_147_fu_1810_p1[2]),
        .I1(p_reg_reg_i_4__3_0[2]),
        .I2(Q[2]),
        .I3(p_reg_reg_i_56__2_n_0),
        .O(p_reg_reg_i_64__2_n_0));
  LUT4 #(
    .INIT(16'h9669)) 
    p_reg_reg_i_65__2
       (.I0(sext_ln66_147_fu_1810_p1[1]),
        .I1(p_reg_reg_i_4__3_0[1]),
        .I2(Q[1]),
        .I3(DSP_C_DATA_INST),
        .O(p_reg_reg_i_65__2_n_0));
  (* HLUTNM = "lutpair152" *) 
  LUT3 #(
    .INIT(8'h96)) 
    p_reg_reg_i_66__2
       (.I0(Q[0]),
        .I1(p_reg_reg_i_4__3_0[0]),
        .I2(sext_ln66_147_fu_1810_p1[0]),
        .O(p_reg_reg_i_66__2_n_0));
  CARRY8 p_reg_reg_i_67
       (.CI(p_reg_reg_i_68_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_p_reg_reg_i_67_CO_UNCONNECTED[7:5],p_reg_reg_i_67_n_3,NLW_p_reg_reg_i_67_CO_UNCONNECTED[3],p_reg_reg_i_67_n_5,p_reg_reg_i_67_n_6,p_reg_reg_i_67_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,p_reg_reg_i_18__11_0[26],p_reg_reg_i_79_n_5,sext_ln66_146_fu_1800_p1[25:24]}),
        .O({NLW_p_reg_reg_i_67_O_UNCONNECTED[7:4],sext_ln66_147_fu_1810_p1[27:24]}),
        .S({1'b0,1'b0,1'b0,1'b1,p_reg_reg_i_18__11_1,p_reg_reg_i_81__1_n_0,p_reg_reg_i_82__1_n_0,p_reg_reg_i_83__1_n_0}));
  CARRY8 p_reg_reg_i_68
       (.CI(p_reg_reg_i_69_n_0),
        .CI_TOP(1'b0),
        .CO({p_reg_reg_i_68_n_0,p_reg_reg_i_68_n_1,p_reg_reg_i_68_n_2,p_reg_reg_i_68_n_3,p_reg_reg_i_68_n_4,p_reg_reg_i_68_n_5,p_reg_reg_i_68_n_6,p_reg_reg_i_68_n_7}),
        .DI(sext_ln66_146_fu_1800_p1[23:16]),
        .O(sext_ln66_147_fu_1810_p1[23:16]),
        .S({p_reg_reg_i_85__0_n_0,p_reg_reg_i_86__0_n_0,p_reg_reg_i_87__0_n_0,p_reg_reg_i_88__0_n_0,p_reg_reg_i_89__0_n_0,p_reg_reg_i_90__0_n_0,p_reg_reg_i_91__0_n_0,p_reg_reg_i_92__0_n_0}));
  CARRY8 p_reg_reg_i_69
       (.CI(p_reg_reg_i_58_n_0),
        .CI_TOP(1'b0),
        .CO({p_reg_reg_i_69_n_0,p_reg_reg_i_69_n_1,p_reg_reg_i_69_n_2,p_reg_reg_i_69_n_3,p_reg_reg_i_69_n_4,p_reg_reg_i_69_n_5,p_reg_reg_i_69_n_6,p_reg_reg_i_69_n_7}),
        .DI(sext_ln66_146_fu_1800_p1[15:8]),
        .O(sext_ln66_147_fu_1810_p1[15:8]),
        .S({p_reg_reg_i_94__0_n_0,p_reg_reg_i_95_n_0,p_reg_reg_i_96__0_n_0,p_reg_reg_i_97__0_n_0,p_reg_reg_i_98__0_n_0,p_reg_reg_i_99__0_n_0,p_reg_reg_i_100__0_n_0,p_reg_reg_i_101__0_n_0}));
  CARRY8 p_reg_reg_i_70
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({p_reg_reg_i_70_n_0,p_reg_reg_i_70_n_1,p_reg_reg_i_70_n_2,p_reg_reg_i_70_n_3,p_reg_reg_i_70_n_4,p_reg_reg_i_70_n_5,p_reg_reg_i_70_n_6,p_reg_reg_i_70_n_7}),
        .DI(p_reg_reg_i_79_0[7:0]),
        .O(sext_ln66_146_fu_1800_p1[7:0]),
        .S({p_reg_reg_i_102__0_n_0,p_reg_reg_i_103__0_n_0,p_reg_reg_i_104__0_n_0,p_reg_reg_i_105__0_n_0,p_reg_reg_i_106__0_n_0,p_reg_reg_i_107__0_n_0,p_reg_reg_i_108__0_n_0,p_reg_reg_i_109__0_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_71__2
       (.I0(sext_ln66_146_fu_1800_p1[7]),
        .I1(p_reg_reg_i_18__11_0[7]),
        .O(p_reg_reg_i_71__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_72__2
       (.I0(sext_ln66_146_fu_1800_p1[6]),
        .I1(p_reg_reg_i_18__11_0[6]),
        .O(p_reg_reg_i_72__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_73__2
       (.I0(sext_ln66_146_fu_1800_p1[5]),
        .I1(p_reg_reg_i_18__11_0[5]),
        .O(p_reg_reg_i_73__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_74__2
       (.I0(sext_ln66_146_fu_1800_p1[4]),
        .I1(p_reg_reg_i_18__11_0[4]),
        .O(p_reg_reg_i_74__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_75__2
       (.I0(sext_ln66_146_fu_1800_p1[3]),
        .I1(p_reg_reg_i_18__11_0[3]),
        .O(p_reg_reg_i_75__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_76__0
       (.I0(sext_ln66_146_fu_1800_p1[2]),
        .I1(p_reg_reg_i_18__11_0[2]),
        .O(p_reg_reg_i_76__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_77__1
       (.I0(sext_ln66_146_fu_1800_p1[1]),
        .I1(p_reg_reg_i_18__11_0[1]),
        .O(p_reg_reg_i_77__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_78__1
       (.I0(sext_ln66_146_fu_1800_p1[0]),
        .I1(p_reg_reg_i_18__11_0[0]),
        .O(p_reg_reg_i_78__1_n_0));
  CARRY8 p_reg_reg_i_79
       (.CI(p_reg_reg_i_84_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_p_reg_reg_i_79_CO_UNCONNECTED[7:3],p_reg_reg_i_79_n_5,NLW_p_reg_reg_i_79_CO_UNCONNECTED[1],p_reg_reg_i_79_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_reg_reg_i_67_0,p_reg_reg_i_79_0[24]}),
        .O({NLW_p_reg_reg_i_79_O_UNCONNECTED[7:2],sext_ln66_146_fu_1800_p1[25:24]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,p_reg_reg_i_111__0_n_0,p_reg_reg_i_112__0_n_0}));
  LUT4 #(
    .INIT(16'hE00E)) 
    p_reg_reg_i_7__3
       (.I0(Q[26]),
        .I1(sext_ln66_147_fu_1810_p1[26]),
        .I2(Q[27]),
        .I3(sext_ln66_147_fu_1810_p1[27]),
        .O(p_reg_reg_i_7__3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_81__1
       (.I0(p_reg_reg_i_18__11_0[26]),
        .I1(p_reg_reg_i_79_n_5),
        .O(p_reg_reg_i_81__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_82__1
       (.I0(sext_ln66_146_fu_1800_p1[25]),
        .I1(p_reg_reg_i_18__11_0[25]),
        .O(p_reg_reg_i_82__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_83__1
       (.I0(sext_ln66_146_fu_1800_p1[24]),
        .I1(p_reg_reg_i_18__11_0[24]),
        .O(p_reg_reg_i_83__1_n_0));
  CARRY8 p_reg_reg_i_84
       (.CI(p_reg_reg_i_93_n_0),
        .CI_TOP(1'b0),
        .CO({p_reg_reg_i_84_n_0,p_reg_reg_i_84_n_1,p_reg_reg_i_84_n_2,p_reg_reg_i_84_n_3,p_reg_reg_i_84_n_4,p_reg_reg_i_84_n_5,p_reg_reg_i_84_n_6,p_reg_reg_i_84_n_7}),
        .DI(p_reg_reg_i_79_0[23:16]),
        .O(sext_ln66_146_fu_1800_p1[23:16]),
        .S({p_reg_reg_i_113__0_n_0,p_reg_reg_i_114__0_n_0,p_reg_reg_i_115__0_n_0,p_reg_reg_i_116__0_n_0,p_reg_reg_i_117__0_n_0,p_reg_reg_i_118__0_n_0,p_reg_reg_i_119_n_0,p_reg_reg_i_120_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_85__0
       (.I0(sext_ln66_146_fu_1800_p1[23]),
        .I1(p_reg_reg_i_18__11_0[23]),
        .O(p_reg_reg_i_85__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_86__0
       (.I0(sext_ln66_146_fu_1800_p1[22]),
        .I1(p_reg_reg_i_18__11_0[22]),
        .O(p_reg_reg_i_86__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_87__0
       (.I0(sext_ln66_146_fu_1800_p1[21]),
        .I1(p_reg_reg_i_18__11_0[21]),
        .O(p_reg_reg_i_87__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_88__0
       (.I0(sext_ln66_146_fu_1800_p1[20]),
        .I1(p_reg_reg_i_18__11_0[20]),
        .O(p_reg_reg_i_88__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_89__0
       (.I0(sext_ln66_146_fu_1800_p1[19]),
        .I1(p_reg_reg_i_18__11_0[19]),
        .O(p_reg_reg_i_89__0_n_0));
  LUT4 #(
    .INIT(16'hE00E)) 
    p_reg_reg_i_8__13
       (.I0(Q[25]),
        .I1(sext_ln66_147_fu_1810_p1[25]),
        .I2(Q[26]),
        .I3(sext_ln66_147_fu_1810_p1[26]),
        .O(p_reg_reg_i_8__13_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_90__0
       (.I0(sext_ln66_146_fu_1800_p1[18]),
        .I1(p_reg_reg_i_18__11_0[18]),
        .O(p_reg_reg_i_90__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_91__0
       (.I0(sext_ln66_146_fu_1800_p1[17]),
        .I1(p_reg_reg_i_18__11_0[17]),
        .O(p_reg_reg_i_91__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_92__0
       (.I0(sext_ln66_146_fu_1800_p1[16]),
        .I1(p_reg_reg_i_18__11_0[16]),
        .O(p_reg_reg_i_92__0_n_0));
  CARRY8 p_reg_reg_i_93
       (.CI(p_reg_reg_i_70_n_0),
        .CI_TOP(1'b0),
        .CO({p_reg_reg_i_93_n_0,p_reg_reg_i_93_n_1,p_reg_reg_i_93_n_2,p_reg_reg_i_93_n_3,p_reg_reg_i_93_n_4,p_reg_reg_i_93_n_5,p_reg_reg_i_93_n_6,p_reg_reg_i_93_n_7}),
        .DI(p_reg_reg_i_79_0[15:8]),
        .O(sext_ln66_146_fu_1800_p1[15:8]),
        .S({p_reg_reg_i_121_n_0,p_reg_reg_i_122_n_0,p_reg_reg_i_123_n_0,p_reg_reg_i_124_n_0,p_reg_reg_i_125_n_0,p_reg_reg_i_126__0_n_0,p_reg_reg_i_127_n_0,p_reg_reg_i_128_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_94__0
       (.I0(sext_ln66_146_fu_1800_p1[15]),
        .I1(p_reg_reg_i_18__11_0[15]),
        .O(p_reg_reg_i_94__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_95
       (.I0(sext_ln66_146_fu_1800_p1[14]),
        .I1(p_reg_reg_i_18__11_0[14]),
        .O(p_reg_reg_i_95_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_96__0
       (.I0(sext_ln66_146_fu_1800_p1[13]),
        .I1(p_reg_reg_i_18__11_0[13]),
        .O(p_reg_reg_i_96__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_97__0
       (.I0(sext_ln66_146_fu_1800_p1[12]),
        .I1(p_reg_reg_i_18__11_0[12]),
        .O(p_reg_reg_i_97__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_98__0
       (.I0(sext_ln66_146_fu_1800_p1[11]),
        .I1(p_reg_reg_i_18__11_0[11]),
        .O(p_reg_reg_i_98__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_99__0
       (.I0(sext_ln66_146_fu_1800_p1[10]),
        .I1(p_reg_reg_i_18__11_0[10]),
        .O(p_reg_reg_i_99__0_n_0));
  LUT4 #(
    .INIT(16'hE00E)) 
    p_reg_reg_i_9__10
       (.I0(Q[24]),
        .I1(sext_ln66_147_fu_1810_p1[24]),
        .I2(Q[25]),
        .I3(sext_ln66_147_fu_1810_p1[25]),
        .O(p_reg_reg_i_9__10_n_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1
   (D,
    E,
    ap_CS_fsm_state28,
    ap_clk,
    DOUTADOUT,
    DSP_ALU_INST,
    P,
    ap_CS_fsm_state30,
    ap_CS_fsm_state14,
    grp_FIR_filter_fu_188_ap_ce,
    ap_CS_fsm_state46,
    ap_CS_fsm_state47,
    ap_CS_fsm_state45,
    ap_CS_fsm_state44);
  output [24:0]D;
  output [0:0]E;
  input ap_CS_fsm_state28;
  input ap_clk;
  input [15:0]DOUTADOUT;
  input [15:0]DSP_ALU_INST;
  input [24:0]P;
  input ap_CS_fsm_state30;
  input ap_CS_fsm_state14;
  input grp_FIR_filter_fu_188_ap_ce;
  input ap_CS_fsm_state46;
  input ap_CS_fsm_state47;
  input ap_CS_fsm_state45;
  input ap_CS_fsm_state44;

  wire [24:0]D;
  wire [15:0]DOUTADOUT;
  wire [15:0]DSP_ALU_INST;
  wire [0:0]E;
  wire [24:0]P;
  wire ap_CS_fsm_state14;
  wire ap_CS_fsm_state28;
  wire ap_CS_fsm_state30;
  wire ap_CS_fsm_state44;
  wire ap_CS_fsm_state45;
  wire ap_CS_fsm_state46;
  wire ap_CS_fsm_state47;
  wire ap_clk;
  wire grp_FIR_filter_fu_188_ap_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1_DSP48_0_27 FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1_DSP48_0_U
       (.D(D),
        .DOUTADOUT(DOUTADOUT),
        .DSP_ALU_INST(DSP_ALU_INST),
        .E(E),
        .P(P),
        .ap_CS_fsm_state14(ap_CS_fsm_state14),
        .ap_CS_fsm_state28(ap_CS_fsm_state28),
        .ap_CS_fsm_state30(ap_CS_fsm_state30),
        .ap_CS_fsm_state44(ap_CS_fsm_state44),
        .ap_CS_fsm_state45(ap_CS_fsm_state45),
        .ap_CS_fsm_state46(ap_CS_fsm_state46),
        .ap_CS_fsm_state47(ap_CS_fsm_state47),
        .ap_clk(ap_clk),
        .grp_FIR_filter_fu_188_ap_ce(grp_FIR_filter_fu_188_ap_ce));
endmodule

(* ORIG_REF_NAME = "FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1_22
   (D,
    E,
    tmp610_fu_1567_p2,
    CO,
    ap_CS_fsm_state28,
    ap_clk,
    DSP_PREADD_INST,
    A,
    C,
    Q,
    p_reg_reg_i_73,
    p_reg_reg_i_73_0,
    p_reg_reg_i_76,
    ap_CS_fsm_state45,
    ap_CS_fsm_state56,
    grp_FIR_filter_fu_188_ap_ce,
    ap_CS_fsm_state58,
    ap_CS_fsm_state57,
    ap_CS_fsm_state55);
  output [24:0]D;
  output [0:0]E;
  output [16:0]tmp610_fu_1567_p2;
  output [0:0]CO;
  input ap_CS_fsm_state28;
  input ap_clk;
  input [15:0]DSP_PREADD_INST;
  input [15:0]A;
  input [24:0]C;
  input [15:0]Q;
  input [15:0]p_reg_reg_i_73;
  input [15:0]p_reg_reg_i_73_0;
  input [15:0]p_reg_reg_i_76;
  input ap_CS_fsm_state45;
  input ap_CS_fsm_state56;
  input grp_FIR_filter_fu_188_ap_ce;
  input ap_CS_fsm_state58;
  input ap_CS_fsm_state57;
  input ap_CS_fsm_state55;

  wire [15:0]A;
  wire [24:0]C;
  wire [0:0]CO;
  wire [24:0]D;
  wire [15:0]DSP_PREADD_INST;
  wire [0:0]E;
  wire [15:0]Q;
  wire ap_CS_fsm_state28;
  wire ap_CS_fsm_state45;
  wire ap_CS_fsm_state55;
  wire ap_CS_fsm_state56;
  wire ap_CS_fsm_state57;
  wire ap_CS_fsm_state58;
  wire ap_clk;
  wire grp_FIR_filter_fu_188_ap_ce;
  wire [15:0]p_reg_reg_i_73;
  wire [15:0]p_reg_reg_i_73_0;
  wire [15:0]p_reg_reg_i_76;
  wire [16:0]tmp610_fu_1567_p2;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1_DSP48_0 FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1_DSP48_0_U
       (.A(A),
        .C(C),
        .CO(CO),
        .D(D),
        .DSP_PREADD_INST(DSP_PREADD_INST),
        .E(E),
        .Q(Q),
        .ap_CS_fsm_state28(ap_CS_fsm_state28),
        .ap_CS_fsm_state45(ap_CS_fsm_state45),
        .ap_CS_fsm_state55(ap_CS_fsm_state55),
        .ap_CS_fsm_state56(ap_CS_fsm_state56),
        .ap_CS_fsm_state57(ap_CS_fsm_state57),
        .ap_CS_fsm_state58(ap_CS_fsm_state58),
        .ap_clk(ap_clk),
        .grp_FIR_filter_fu_188_ap_ce(grp_FIR_filter_fu_188_ap_ce),
        .p_reg_reg_i_73_0(p_reg_reg_i_73),
        .p_reg_reg_i_73_1(p_reg_reg_i_73_0),
        .p_reg_reg_i_76_0(p_reg_reg_i_76),
        .tmp610_fu_1567_p2(tmp610_fu_1567_p2));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1_DSP48_0
   (D,
    E,
    tmp610_fu_1567_p2,
    CO,
    ap_CS_fsm_state28,
    ap_clk,
    DSP_PREADD_INST,
    A,
    C,
    Q,
    p_reg_reg_i_73_0,
    p_reg_reg_i_73_1,
    p_reg_reg_i_76_0,
    ap_CS_fsm_state45,
    ap_CS_fsm_state56,
    grp_FIR_filter_fu_188_ap_ce,
    ap_CS_fsm_state58,
    ap_CS_fsm_state57,
    ap_CS_fsm_state55);
  output [24:0]D;
  output [0:0]E;
  output [16:0]tmp610_fu_1567_p2;
  output [0:0]CO;
  input ap_CS_fsm_state28;
  input ap_clk;
  input [15:0]DSP_PREADD_INST;
  input [15:0]A;
  input [24:0]C;
  input [15:0]Q;
  input [15:0]p_reg_reg_i_73_0;
  input [15:0]p_reg_reg_i_73_1;
  input [15:0]p_reg_reg_i_76_0;
  input ap_CS_fsm_state45;
  input ap_CS_fsm_state56;
  input grp_FIR_filter_fu_188_ap_ce;
  input ap_CS_fsm_state58;
  input ap_CS_fsm_state57;
  input ap_CS_fsm_state55;

  wire [15:0]A;
  wire [24:0]C;
  wire [0:0]CO;
  wire [24:0]D;
  wire [15:0]DSP_PREADD_INST;
  wire [0:0]E;
  wire [15:0]Q;
  wire ap_CS_fsm_state28;
  wire ap_CS_fsm_state45;
  wire ap_CS_fsm_state55;
  wire ap_CS_fsm_state56;
  wire ap_CS_fsm_state57;
  wire ap_CS_fsm_state58;
  wire ap_clk;
  wire grp_FIR_filter_fu_188_ap_ce;
  wire grp_fu_2204_ce;
  wire p_reg_reg_i_103_n_0;
  wire p_reg_reg_i_104_n_0;
  wire p_reg_reg_i_105_n_0;
  wire p_reg_reg_i_106_n_0;
  wire p_reg_reg_i_107_n_0;
  wire p_reg_reg_i_108_n_0;
  wire p_reg_reg_i_109_n_0;
  wire p_reg_reg_i_110_n_0;
  wire p_reg_reg_i_111_n_0;
  wire p_reg_reg_i_112_n_0;
  wire p_reg_reg_i_113_n_0;
  wire p_reg_reg_i_114_n_0;
  wire p_reg_reg_i_115_n_0;
  wire p_reg_reg_i_116_n_0;
  wire p_reg_reg_i_117_n_0;
  wire p_reg_reg_i_118_n_0;
  wire p_reg_reg_i_119__0_n_0;
  wire p_reg_reg_i_120__0_n_0;
  wire p_reg_reg_i_121__0_n_0;
  wire p_reg_reg_i_122__0_n_0;
  wire p_reg_reg_i_123__0_n_0;
  wire p_reg_reg_i_124__0_n_0;
  wire p_reg_reg_i_125__0_n_0;
  wire p_reg_reg_i_126_n_0;
  wire p_reg_reg_i_127__0_n_0;
  wire p_reg_reg_i_128__0_n_0;
  wire p_reg_reg_i_129__0_n_0;
  wire p_reg_reg_i_130__0_n_0;
  wire p_reg_reg_i_131__0_n_0;
  wire p_reg_reg_i_132__0_n_0;
  wire p_reg_reg_i_133__0_n_0;
  wire p_reg_reg_i_56_n_0;
  wire p_reg_reg_i_56_n_1;
  wire p_reg_reg_i_56_n_2;
  wire p_reg_reg_i_56_n_3;
  wire p_reg_reg_i_56_n_4;
  wire p_reg_reg_i_56_n_5;
  wire p_reg_reg_i_56_n_6;
  wire p_reg_reg_i_56_n_7;
  wire [15:0]p_reg_reg_i_73_0;
  wire [15:0]p_reg_reg_i_73_1;
  wire [15:0]p_reg_reg_i_76_0;
  wire p_reg_reg_i_76_n_0;
  wire p_reg_reg_i_76_n_1;
  wire p_reg_reg_i_76_n_2;
  wire p_reg_reg_i_76_n_3;
  wire p_reg_reg_i_76_n_4;
  wire p_reg_reg_i_76_n_5;
  wire p_reg_reg_i_76_n_6;
  wire p_reg_reg_i_76_n_7;
  wire p_reg_reg_i_77_n_0;
  wire p_reg_reg_i_78_n_0;
  wire p_reg_reg_i_79__0_n_0;
  wire p_reg_reg_i_80_n_0;
  wire p_reg_reg_i_81_n_0;
  wire p_reg_reg_i_82_n_0;
  wire p_reg_reg_i_83_n_0;
  wire p_reg_reg_i_84__0_n_0;
  wire p_reg_reg_i_85_n_0;
  wire p_reg_reg_i_86_n_0;
  wire p_reg_reg_i_87_n_0;
  wire p_reg_reg_i_88_n_0;
  wire p_reg_reg_i_89_n_0;
  wire p_reg_reg_i_90_n_0;
  wire p_reg_reg_i_91_n_0;
  wire p_reg_reg_i_92_n_0;
  wire p_reg_reg_i_93__0_n_0;
  wire [16:0]tmp610_fu_1567_p2;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:25]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_i_73_CO_UNCONNECTED;
  wire [7:1]NLW_p_reg_reg_i_73_O_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("AD"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({C[24],C[24],C[24],C[24],C[24],C[24],C[24],C[24],C[24],C[24],C[24],C[24],C[24],C[24],C[24],C[24],C[24],C[24],C[24],C[24],C[24],C[24],C[24],C}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(ap_CS_fsm_state28),
        .CEAD(grp_fu_2204_ce),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(grp_fu_2204_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(E),
        .CEINMODE(1'b0),
        .CEM(grp_fu_2204_ce),
        .CEP(grp_fu_2204_ce),
        .CLK(ap_clk),
        .D({DSP_PREADD_INST[15],DSP_PREADD_INST[15],DSP_PREADD_INST[15],DSP_PREADD_INST[15],DSP_PREADD_INST[15],DSP_PREADD_INST[15],DSP_PREADD_INST[15],DSP_PREADD_INST[15],DSP_PREADD_INST[15],DSP_PREADD_INST[15],DSP_PREADD_INST[15],DSP_PREADD_INST}),
        .INMODE({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:25],D}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
  LUT5 #(
    .INIT(32'hE8FF00E8)) 
    p_reg_reg_i_103
       (.I0(p_reg_reg_i_73_1[13]),
        .I1(p_reg_reg_i_73_0[13]),
        .I2(Q[13]),
        .I3(p_reg_reg_i_127__0_n_0),
        .I4(p_reg_reg_i_76_0[14]),
        .O(p_reg_reg_i_103_n_0));
  LUT5 #(
    .INIT(32'hE8FF00E8)) 
    p_reg_reg_i_104
       (.I0(p_reg_reg_i_73_1[12]),
        .I1(p_reg_reg_i_73_0[12]),
        .I2(Q[12]),
        .I3(p_reg_reg_i_128__0_n_0),
        .I4(p_reg_reg_i_76_0[13]),
        .O(p_reg_reg_i_104_n_0));
  LUT5 #(
    .INIT(32'hE8FF00E8)) 
    p_reg_reg_i_105
       (.I0(p_reg_reg_i_73_1[11]),
        .I1(p_reg_reg_i_73_0[11]),
        .I2(Q[11]),
        .I3(p_reg_reg_i_129__0_n_0),
        .I4(p_reg_reg_i_76_0[12]),
        .O(p_reg_reg_i_105_n_0));
  LUT5 #(
    .INIT(32'hE8FF00E8)) 
    p_reg_reg_i_106
       (.I0(p_reg_reg_i_73_1[10]),
        .I1(p_reg_reg_i_73_0[10]),
        .I2(Q[10]),
        .I3(p_reg_reg_i_130__0_n_0),
        .I4(p_reg_reg_i_76_0[11]),
        .O(p_reg_reg_i_106_n_0));
  LUT5 #(
    .INIT(32'hDDD4D444)) 
    p_reg_reg_i_107
       (.I0(p_reg_reg_i_131__0_n_0),
        .I1(p_reg_reg_i_76_0[10]),
        .I2(p_reg_reg_i_73_1[9]),
        .I3(p_reg_reg_i_73_0[9]),
        .I4(Q[9]),
        .O(p_reg_reg_i_107_n_0));
  LUT5 #(
    .INIT(32'hE8FF00E8)) 
    p_reg_reg_i_108
       (.I0(p_reg_reg_i_73_1[8]),
        .I1(p_reg_reg_i_73_0[8]),
        .I2(Q[8]),
        .I3(p_reg_reg_i_132__0_n_0),
        .I4(p_reg_reg_i_76_0[9]),
        .O(p_reg_reg_i_108_n_0));
  LUT5 #(
    .INIT(32'hE8FF00E8)) 
    p_reg_reg_i_109
       (.I0(p_reg_reg_i_73_1[7]),
        .I1(p_reg_reg_i_73_0[7]),
        .I2(Q[7]),
        .I3(p_reg_reg_i_133__0_n_0),
        .I4(p_reg_reg_i_76_0[8]),
        .O(p_reg_reg_i_109_n_0));
  LUT5 #(
    .INIT(32'hE8FF00E8)) 
    p_reg_reg_i_110
       (.I0(p_reg_reg_i_73_1[6]),
        .I1(p_reg_reg_i_73_0[6]),
        .I2(Q[6]),
        .I3(p_reg_reg_i_124__0_n_0),
        .I4(p_reg_reg_i_76_0[7]),
        .O(p_reg_reg_i_110_n_0));
  LUT6 #(
    .INIT(64'h9696966996696969)) 
    p_reg_reg_i_111
       (.I0(p_reg_reg_i_103_n_0),
        .I1(p_reg_reg_i_76_0[15]),
        .I2(p_reg_reg_i_125__0_n_0),
        .I3(p_reg_reg_i_73_1[14]),
        .I4(p_reg_reg_i_73_0[14]),
        .I5(Q[14]),
        .O(p_reg_reg_i_111_n_0));
  LUT6 #(
    .INIT(64'h9696966996696969)) 
    p_reg_reg_i_112
       (.I0(p_reg_reg_i_104_n_0),
        .I1(p_reg_reg_i_76_0[14]),
        .I2(p_reg_reg_i_127__0_n_0),
        .I3(p_reg_reg_i_73_1[13]),
        .I4(p_reg_reg_i_73_0[13]),
        .I5(Q[13]),
        .O(p_reg_reg_i_112_n_0));
  LUT6 #(
    .INIT(64'h9696966996696969)) 
    p_reg_reg_i_113
       (.I0(p_reg_reg_i_105_n_0),
        .I1(p_reg_reg_i_76_0[13]),
        .I2(p_reg_reg_i_128__0_n_0),
        .I3(p_reg_reg_i_73_1[12]),
        .I4(p_reg_reg_i_73_0[12]),
        .I5(Q[12]),
        .O(p_reg_reg_i_113_n_0));
  LUT6 #(
    .INIT(64'h9696966996696969)) 
    p_reg_reg_i_114
       (.I0(p_reg_reg_i_106_n_0),
        .I1(p_reg_reg_i_76_0[12]),
        .I2(p_reg_reg_i_129__0_n_0),
        .I3(p_reg_reg_i_73_1[11]),
        .I4(p_reg_reg_i_73_0[11]),
        .I5(Q[11]),
        .O(p_reg_reg_i_114_n_0));
  LUT6 #(
    .INIT(64'h9696966996696969)) 
    p_reg_reg_i_115
       (.I0(p_reg_reg_i_107_n_0),
        .I1(p_reg_reg_i_76_0[11]),
        .I2(p_reg_reg_i_130__0_n_0),
        .I3(p_reg_reg_i_73_1[10]),
        .I4(p_reg_reg_i_73_0[10]),
        .I5(Q[10]),
        .O(p_reg_reg_i_115_n_0));
  LUT6 #(
    .INIT(64'h9696966996696969)) 
    p_reg_reg_i_116
       (.I0(p_reg_reg_i_108_n_0),
        .I1(p_reg_reg_i_76_0[10]),
        .I2(p_reg_reg_i_131__0_n_0),
        .I3(p_reg_reg_i_73_1[9]),
        .I4(p_reg_reg_i_73_0[9]),
        .I5(Q[9]),
        .O(p_reg_reg_i_116_n_0));
  LUT6 #(
    .INIT(64'h9696966996696969)) 
    p_reg_reg_i_117
       (.I0(p_reg_reg_i_109_n_0),
        .I1(p_reg_reg_i_76_0[9]),
        .I2(p_reg_reg_i_132__0_n_0),
        .I3(p_reg_reg_i_73_1[8]),
        .I4(p_reg_reg_i_73_0[8]),
        .I5(Q[8]),
        .O(p_reg_reg_i_117_n_0));
  LUT6 #(
    .INIT(64'h9696966996696969)) 
    p_reg_reg_i_118
       (.I0(p_reg_reg_i_110_n_0),
        .I1(p_reg_reg_i_76_0[8]),
        .I2(p_reg_reg_i_133__0_n_0),
        .I3(p_reg_reg_i_73_1[7]),
        .I4(p_reg_reg_i_73_0[7]),
        .I5(Q[7]),
        .O(p_reg_reg_i_118_n_0));
  LUT3 #(
    .INIT(8'h69)) 
    p_reg_reg_i_119__0
       (.I0(Q[6]),
        .I1(p_reg_reg_i_73_0[6]),
        .I2(p_reg_reg_i_73_1[6]),
        .O(p_reg_reg_i_119__0_n_0));
  LUT3 #(
    .INIT(8'h69)) 
    p_reg_reg_i_120__0
       (.I0(Q[5]),
        .I1(p_reg_reg_i_73_0[5]),
        .I2(p_reg_reg_i_73_1[5]),
        .O(p_reg_reg_i_120__0_n_0));
  LUT3 #(
    .INIT(8'h69)) 
    p_reg_reg_i_121__0
       (.I0(Q[4]),
        .I1(p_reg_reg_i_73_0[4]),
        .I2(p_reg_reg_i_73_1[4]),
        .O(p_reg_reg_i_121__0_n_0));
  LUT3 #(
    .INIT(8'h69)) 
    p_reg_reg_i_122__0
       (.I0(Q[3]),
        .I1(p_reg_reg_i_73_0[3]),
        .I2(p_reg_reg_i_73_1[3]),
        .O(p_reg_reg_i_122__0_n_0));
  LUT3 #(
    .INIT(8'h69)) 
    p_reg_reg_i_123__0
       (.I0(Q[2]),
        .I1(p_reg_reg_i_73_0[2]),
        .I2(p_reg_reg_i_73_1[2]),
        .O(p_reg_reg_i_123__0_n_0));
  LUT3 #(
    .INIT(8'h69)) 
    p_reg_reg_i_124__0
       (.I0(Q[7]),
        .I1(p_reg_reg_i_73_0[7]),
        .I2(p_reg_reg_i_73_1[7]),
        .O(p_reg_reg_i_124__0_n_0));
  LUT3 #(
    .INIT(8'h69)) 
    p_reg_reg_i_125__0
       (.I0(Q[15]),
        .I1(p_reg_reg_i_73_0[15]),
        .I2(p_reg_reg_i_73_1[15]),
        .O(p_reg_reg_i_125__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    p_reg_reg_i_126
       (.I0(p_reg_reg_i_73_1[14]),
        .I1(p_reg_reg_i_73_0[14]),
        .I2(Q[14]),
        .O(p_reg_reg_i_126_n_0));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT3 #(
    .INIT(8'h69)) 
    p_reg_reg_i_127__0
       (.I0(Q[14]),
        .I1(p_reg_reg_i_73_0[14]),
        .I2(p_reg_reg_i_73_1[14]),
        .O(p_reg_reg_i_127__0_n_0));
  LUT3 #(
    .INIT(8'h69)) 
    p_reg_reg_i_128__0
       (.I0(Q[13]),
        .I1(p_reg_reg_i_73_0[13]),
        .I2(p_reg_reg_i_73_1[13]),
        .O(p_reg_reg_i_128__0_n_0));
  LUT3 #(
    .INIT(8'h69)) 
    p_reg_reg_i_129__0
       (.I0(Q[12]),
        .I1(p_reg_reg_i_73_0[12]),
        .I2(p_reg_reg_i_73_1[12]),
        .O(p_reg_reg_i_129__0_n_0));
  LUT3 #(
    .INIT(8'h69)) 
    p_reg_reg_i_130__0
       (.I0(Q[11]),
        .I1(p_reg_reg_i_73_0[11]),
        .I2(p_reg_reg_i_73_1[11]),
        .O(p_reg_reg_i_130__0_n_0));
  LUT3 #(
    .INIT(8'h69)) 
    p_reg_reg_i_131__0
       (.I0(Q[10]),
        .I1(p_reg_reg_i_73_0[10]),
        .I2(p_reg_reg_i_73_1[10]),
        .O(p_reg_reg_i_131__0_n_0));
  LUT3 #(
    .INIT(8'h69)) 
    p_reg_reg_i_132__0
       (.I0(Q[9]),
        .I1(p_reg_reg_i_73_0[9]),
        .I2(p_reg_reg_i_73_1[9]),
        .O(p_reg_reg_i_132__0_n_0));
  LUT3 #(
    .INIT(8'h69)) 
    p_reg_reg_i_133__0
       (.I0(Q[8]),
        .I1(p_reg_reg_i_73_0[8]),
        .I2(p_reg_reg_i_73_1[8]),
        .O(p_reg_reg_i_133__0_n_0));
  LUT5 #(
    .INIT(32'hAAAAAAA8)) 
    p_reg_reg_i_1__29
       (.I0(grp_FIR_filter_fu_188_ap_ce),
        .I1(ap_CS_fsm_state58),
        .I2(ap_CS_fsm_state57),
        .I3(ap_CS_fsm_state55),
        .I4(ap_CS_fsm_state56),
        .O(grp_fu_2204_ce));
  LUT2 #(
    .INIT(4'hE)) 
    p_reg_reg_i_2__13
       (.I0(ap_CS_fsm_state45),
        .I1(ap_CS_fsm_state56),
        .O(E));
  CARRY8 p_reg_reg_i_56
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({p_reg_reg_i_56_n_0,p_reg_reg_i_56_n_1,p_reg_reg_i_56_n_2,p_reg_reg_i_56_n_3,p_reg_reg_i_56_n_4,p_reg_reg_i_56_n_5,p_reg_reg_i_56_n_6,p_reg_reg_i_56_n_7}),
        .DI({p_reg_reg_i_77_n_0,p_reg_reg_i_78_n_0,p_reg_reg_i_79__0_n_0,p_reg_reg_i_80_n_0,p_reg_reg_i_81_n_0,p_reg_reg_i_82_n_0,p_reg_reg_i_83_n_0,p_reg_reg_i_76_0[0]}),
        .O(tmp610_fu_1567_p2[7:0]),
        .S({p_reg_reg_i_84__0_n_0,p_reg_reg_i_85_n_0,p_reg_reg_i_86_n_0,p_reg_reg_i_87_n_0,p_reg_reg_i_88_n_0,p_reg_reg_i_89_n_0,p_reg_reg_i_90_n_0,p_reg_reg_i_91_n_0}));
  CARRY8 p_reg_reg_i_73
       (.CI(p_reg_reg_i_76_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_p_reg_reg_i_73_CO_UNCONNECTED[7:2],CO,NLW_p_reg_reg_i_73_CO_UNCONNECTED[0]}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_reg_reg_i_92_n_0}),
        .O({NLW_p_reg_reg_i_73_O_UNCONNECTED[7:1],tmp610_fu_1567_p2[16]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,p_reg_reg_i_93__0_n_0}));
  CARRY8 p_reg_reg_i_76
       (.CI(p_reg_reg_i_56_n_0),
        .CI_TOP(1'b0),
        .CO({p_reg_reg_i_76_n_0,p_reg_reg_i_76_n_1,p_reg_reg_i_76_n_2,p_reg_reg_i_76_n_3,p_reg_reg_i_76_n_4,p_reg_reg_i_76_n_5,p_reg_reg_i_76_n_6,p_reg_reg_i_76_n_7}),
        .DI({p_reg_reg_i_103_n_0,p_reg_reg_i_104_n_0,p_reg_reg_i_105_n_0,p_reg_reg_i_106_n_0,p_reg_reg_i_107_n_0,p_reg_reg_i_108_n_0,p_reg_reg_i_109_n_0,p_reg_reg_i_110_n_0}),
        .O(tmp610_fu_1567_p2[15:8]),
        .S({p_reg_reg_i_111_n_0,p_reg_reg_i_112_n_0,p_reg_reg_i_113_n_0,p_reg_reg_i_114_n_0,p_reg_reg_i_115_n_0,p_reg_reg_i_116_n_0,p_reg_reg_i_117_n_0,p_reg_reg_i_118_n_0}));
  LUT5 #(
    .INIT(32'hE8FF00E8)) 
    p_reg_reg_i_77
       (.I0(p_reg_reg_i_73_1[5]),
        .I1(p_reg_reg_i_73_0[5]),
        .I2(Q[5]),
        .I3(p_reg_reg_i_119__0_n_0),
        .I4(p_reg_reg_i_76_0[6]),
        .O(p_reg_reg_i_77_n_0));
  LUT5 #(
    .INIT(32'hDDD4D444)) 
    p_reg_reg_i_78
       (.I0(p_reg_reg_i_120__0_n_0),
        .I1(p_reg_reg_i_76_0[5]),
        .I2(p_reg_reg_i_73_1[4]),
        .I3(p_reg_reg_i_73_0[4]),
        .I4(Q[4]),
        .O(p_reg_reg_i_78_n_0));
  LUT5 #(
    .INIT(32'hE8FF00E8)) 
    p_reg_reg_i_79__0
       (.I0(p_reg_reg_i_73_1[3]),
        .I1(p_reg_reg_i_73_0[3]),
        .I2(Q[3]),
        .I3(p_reg_reg_i_121__0_n_0),
        .I4(p_reg_reg_i_76_0[4]),
        .O(p_reg_reg_i_79__0_n_0));
  LUT5 #(
    .INIT(32'hE8FF00E8)) 
    p_reg_reg_i_80
       (.I0(p_reg_reg_i_73_1[2]),
        .I1(p_reg_reg_i_73_0[2]),
        .I2(Q[2]),
        .I3(p_reg_reg_i_122__0_n_0),
        .I4(p_reg_reg_i_76_0[3]),
        .O(p_reg_reg_i_80_n_0));
  LUT5 #(
    .INIT(32'hE8FF00E8)) 
    p_reg_reg_i_81
       (.I0(Q[1]),
        .I1(p_reg_reg_i_73_1[1]),
        .I2(p_reg_reg_i_73_0[1]),
        .I3(p_reg_reg_i_123__0_n_0),
        .I4(p_reg_reg_i_76_0[2]),
        .O(p_reg_reg_i_81_n_0));
  LUT5 #(
    .INIT(32'h17E8E817)) 
    p_reg_reg_i_82
       (.I0(p_reg_reg_i_73_0[1]),
        .I1(p_reg_reg_i_73_1[1]),
        .I2(Q[1]),
        .I3(p_reg_reg_i_123__0_n_0),
        .I4(p_reg_reg_i_76_0[2]),
        .O(p_reg_reg_i_82_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    p_reg_reg_i_83
       (.I0(p_reg_reg_i_73_1[1]),
        .I1(p_reg_reg_i_73_0[1]),
        .I2(Q[1]),
        .I3(p_reg_reg_i_76_0[1]),
        .O(p_reg_reg_i_83_n_0));
  LUT6 #(
    .INIT(64'h9696966996696969)) 
    p_reg_reg_i_84__0
       (.I0(p_reg_reg_i_77_n_0),
        .I1(p_reg_reg_i_76_0[7]),
        .I2(p_reg_reg_i_124__0_n_0),
        .I3(p_reg_reg_i_73_1[6]),
        .I4(p_reg_reg_i_73_0[6]),
        .I5(Q[6]),
        .O(p_reg_reg_i_84__0_n_0));
  LUT6 #(
    .INIT(64'h9696966996696969)) 
    p_reg_reg_i_85
       (.I0(p_reg_reg_i_78_n_0),
        .I1(p_reg_reg_i_76_0[6]),
        .I2(p_reg_reg_i_119__0_n_0),
        .I3(p_reg_reg_i_73_1[5]),
        .I4(p_reg_reg_i_73_0[5]),
        .I5(Q[5]),
        .O(p_reg_reg_i_85_n_0));
  LUT6 #(
    .INIT(64'h9696966996696969)) 
    p_reg_reg_i_86
       (.I0(p_reg_reg_i_79__0_n_0),
        .I1(p_reg_reg_i_76_0[5]),
        .I2(p_reg_reg_i_120__0_n_0),
        .I3(p_reg_reg_i_73_1[4]),
        .I4(p_reg_reg_i_73_0[4]),
        .I5(Q[4]),
        .O(p_reg_reg_i_86_n_0));
  LUT6 #(
    .INIT(64'h9696966996696969)) 
    p_reg_reg_i_87
       (.I0(p_reg_reg_i_80_n_0),
        .I1(p_reg_reg_i_76_0[4]),
        .I2(p_reg_reg_i_121__0_n_0),
        .I3(p_reg_reg_i_73_1[3]),
        .I4(p_reg_reg_i_73_0[3]),
        .I5(Q[3]),
        .O(p_reg_reg_i_87_n_0));
  LUT6 #(
    .INIT(64'h9696966996696969)) 
    p_reg_reg_i_88
       (.I0(p_reg_reg_i_81_n_0),
        .I1(p_reg_reg_i_76_0[3]),
        .I2(p_reg_reg_i_122__0_n_0),
        .I3(p_reg_reg_i_73_1[2]),
        .I4(p_reg_reg_i_73_0[2]),
        .I5(Q[2]),
        .O(p_reg_reg_i_88_n_0));
  LUT6 #(
    .INIT(64'h9666666966696999)) 
    p_reg_reg_i_89
       (.I0(p_reg_reg_i_76_0[2]),
        .I1(p_reg_reg_i_123__0_n_0),
        .I2(p_reg_reg_i_76_0[1]),
        .I3(Q[1]),
        .I4(p_reg_reg_i_73_0[1]),
        .I5(p_reg_reg_i_73_1[1]),
        .O(p_reg_reg_i_89_n_0));
  LUT4 #(
    .INIT(16'h566A)) 
    p_reg_reg_i_90
       (.I0(p_reg_reg_i_83_n_0),
        .I1(p_reg_reg_i_73_0[0]),
        .I2(Q[0]),
        .I3(p_reg_reg_i_73_1[0]),
        .O(p_reg_reg_i_90_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    p_reg_reg_i_91
       (.I0(Q[0]),
        .I1(p_reg_reg_i_73_0[0]),
        .I2(p_reg_reg_i_73_1[0]),
        .I3(p_reg_reg_i_76_0[0]),
        .O(p_reg_reg_i_91_n_0));
  LUT5 #(
    .INIT(32'hE8FF00E8)) 
    p_reg_reg_i_92
       (.I0(p_reg_reg_i_73_1[14]),
        .I1(p_reg_reg_i_73_0[14]),
        .I2(Q[14]),
        .I3(p_reg_reg_i_76_0[15]),
        .I4(p_reg_reg_i_125__0_n_0),
        .O(p_reg_reg_i_92_n_0));
  LUT5 #(
    .INIT(32'h4DDBDBB2)) 
    p_reg_reg_i_93__0
       (.I0(p_reg_reg_i_76_0[15]),
        .I1(p_reg_reg_i_126_n_0),
        .I2(p_reg_reg_i_73_1[15]),
        .I3(p_reg_reg_i_73_0[15]),
        .I4(Q[15]),
        .O(p_reg_reg_i_93__0_n_0));
endmodule

(* ORIG_REF_NAME = "FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1_DSP48_0_27
   (D,
    E,
    ap_CS_fsm_state28,
    ap_clk,
    DOUTADOUT,
    DSP_ALU_INST,
    P,
    ap_CS_fsm_state30,
    ap_CS_fsm_state14,
    grp_FIR_filter_fu_188_ap_ce,
    ap_CS_fsm_state46,
    ap_CS_fsm_state47,
    ap_CS_fsm_state45,
    ap_CS_fsm_state44);
  output [24:0]D;
  output [0:0]E;
  input ap_CS_fsm_state28;
  input ap_clk;
  input [15:0]DOUTADOUT;
  input [15:0]DSP_ALU_INST;
  input [24:0]P;
  input ap_CS_fsm_state30;
  input ap_CS_fsm_state14;
  input grp_FIR_filter_fu_188_ap_ce;
  input ap_CS_fsm_state46;
  input ap_CS_fsm_state47;
  input ap_CS_fsm_state45;
  input ap_CS_fsm_state44;

  wire [24:0]D;
  wire [15:0]DOUTADOUT;
  wire [15:0]DSP_ALU_INST;
  wire [0:0]E;
  wire [24:0]P;
  wire ap_CS_fsm_state14;
  wire ap_CS_fsm_state28;
  wire ap_CS_fsm_state30;
  wire ap_CS_fsm_state44;
  wire ap_CS_fsm_state45;
  wire ap_CS_fsm_state46;
  wire ap_CS_fsm_state47;
  wire ap_clk;
  wire grp_FIR_filter_fu_188_ap_ce;
  wire grp_fu_2097_ce;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:25]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("AD"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(0),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b1,1'b1,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(E),
        .CEAD(grp_fu_2097_ce),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(grp_fu_2097_ce),
        .CEC(ap_CS_fsm_state28),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_2097_ce),
        .CEP(grp_fu_2097_ce),
        .CLK(ap_clk),
        .D({DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT}),
        .INMODE({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:25],D}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
  LUT5 #(
    .INIT(32'hAAAAAAA8)) 
    p_reg_reg_i_1__22
       (.I0(grp_FIR_filter_fu_188_ap_ce),
        .I1(ap_CS_fsm_state46),
        .I2(ap_CS_fsm_state47),
        .I3(ap_CS_fsm_state45),
        .I4(ap_CS_fsm_state44),
        .O(grp_fu_2097_ce));
  LUT3 #(
    .INIT(8'hE0)) 
    \reg_665[15]_i_1 
       (.I0(ap_CS_fsm_state30),
        .I1(ap_CS_fsm_state14),
        .I2(grp_FIR_filter_fu_188_ap_ce),
        .O(E));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_26_4_1
   (D,
    E,
    ap_CS_fsm_state32,
    DSP_PREADD_INST,
    ap_clk,
    A,
    DSP_ALU_INST,
    P,
    ap_CS_fsm_state55,
    ap_CS_fsm_state29,
    grp_FIR_filter_fu_188_ap_ce,
    ap_CS_fsm_state57,
    ap_CS_fsm_state56,
    ap_CS_fsm_state54);
  output [25:0]D;
  output [0:0]E;
  input ap_CS_fsm_state32;
  input [0:0]DSP_PREADD_INST;
  input ap_clk;
  input [15:0]A;
  input [15:0]DSP_ALU_INST;
  input [24:0]P;
  input ap_CS_fsm_state55;
  input ap_CS_fsm_state29;
  input grp_FIR_filter_fu_188_ap_ce;
  input ap_CS_fsm_state57;
  input ap_CS_fsm_state56;
  input ap_CS_fsm_state54;

  wire [15:0]A;
  wire [25:0]D;
  wire [15:0]DSP_ALU_INST;
  wire [0:0]DSP_PREADD_INST;
  wire [0:0]E;
  wire [24:0]P;
  wire ap_CS_fsm_state29;
  wire ap_CS_fsm_state32;
  wire ap_CS_fsm_state54;
  wire ap_CS_fsm_state55;
  wire ap_CS_fsm_state56;
  wire ap_CS_fsm_state57;
  wire ap_clk;
  wire grp_FIR_filter_fu_188_ap_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_26_4_1_DSP48_0 FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_26_4_1_DSP48_0_U
       (.A(A),
        .D(D),
        .DSP_ALU_INST(DSP_ALU_INST),
        .DSP_PREADD_INST(DSP_PREADD_INST),
        .E(E),
        .P(P),
        .ap_CS_fsm_state29(ap_CS_fsm_state29),
        .ap_CS_fsm_state32(ap_CS_fsm_state32),
        .ap_CS_fsm_state54(ap_CS_fsm_state54),
        .ap_CS_fsm_state55(ap_CS_fsm_state55),
        .ap_CS_fsm_state56(ap_CS_fsm_state56),
        .ap_CS_fsm_state57(ap_CS_fsm_state57),
        .ap_clk(ap_clk),
        .grp_FIR_filter_fu_188_ap_ce(grp_FIR_filter_fu_188_ap_ce));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_26_4_1_DSP48_0
   (D,
    E,
    ap_CS_fsm_state32,
    DSP_PREADD_INST,
    ap_clk,
    A,
    DSP_ALU_INST,
    P,
    ap_CS_fsm_state55,
    ap_CS_fsm_state29,
    grp_FIR_filter_fu_188_ap_ce,
    ap_CS_fsm_state57,
    ap_CS_fsm_state56,
    ap_CS_fsm_state54);
  output [25:0]D;
  output [0:0]E;
  input ap_CS_fsm_state32;
  input [0:0]DSP_PREADD_INST;
  input ap_clk;
  input [15:0]A;
  input [15:0]DSP_ALU_INST;
  input [24:0]P;
  input ap_CS_fsm_state55;
  input ap_CS_fsm_state29;
  input grp_FIR_filter_fu_188_ap_ce;
  input ap_CS_fsm_state57;
  input ap_CS_fsm_state56;
  input ap_CS_fsm_state54;

  wire [15:0]A;
  wire [25:0]D;
  wire [15:0]DSP_ALU_INST;
  wire [0:0]DSP_PREADD_INST;
  wire [0:0]E;
  wire [24:0]P;
  wire ap_CS_fsm_state29;
  wire ap_CS_fsm_state32;
  wire ap_CS_fsm_state54;
  wire ap_CS_fsm_state55;
  wire ap_CS_fsm_state56;
  wire ap_CS_fsm_state57;
  wire ap_clk;
  wire grp_FIR_filter_fu_188_ap_ce;
  wire grp_fu_2194_ce;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:26]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("AD"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(E),
        .CEAD(grp_fu_2194_ce),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(grp_fu_2194_ce),
        .CEC(ap_CS_fsm_state32),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(DSP_PREADD_INST),
        .CEINMODE(1'b0),
        .CEM(grp_fu_2194_ce),
        .CEP(grp_fu_2194_ce),
        .CLK(ap_clk),
        .D({A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A}),
        .INMODE({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:26],D}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
  LUT2 #(
    .INIT(4'hE)) 
    p_reg_reg_i_1__18
       (.I0(ap_CS_fsm_state55),
        .I1(ap_CS_fsm_state29),
        .O(E));
  LUT5 #(
    .INIT(32'hAAAAAAA8)) 
    p_reg_reg_i_2__20
       (.I0(grp_FIR_filter_fu_188_ap_ce),
        .I1(ap_CS_fsm_state57),
        .I2(ap_CS_fsm_state56),
        .I3(ap_CS_fsm_state55),
        .I4(ap_CS_fsm_state54),
        .O(grp_fu_2194_ce));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_ama_addmuladd_16s_16s_7s_24s_24_4_1
   (P,
    E,
    ap_CS_fsm_state11,
    ap_CS_fsm_state17,
    ap_clk,
    A,
    DSP_ALU_INST,
    ap_CS_fsm_state26,
    ap_CS_fsm_state44,
    grp_FIR_filter_fu_188_ap_ce,
    ap_CS_fsm_state32,
    ap_CS_fsm_state33,
    ap_CS_fsm_state31,
    ap_CS_fsm_state30);
  output [23:0]P;
  output [0:0]E;
  input ap_CS_fsm_state11;
  input ap_CS_fsm_state17;
  input ap_clk;
  input [15:0]A;
  input [23:0]DSP_ALU_INST;
  input ap_CS_fsm_state26;
  input ap_CS_fsm_state44;
  input grp_FIR_filter_fu_188_ap_ce;
  input ap_CS_fsm_state32;
  input ap_CS_fsm_state33;
  input ap_CS_fsm_state31;
  input ap_CS_fsm_state30;

  wire [15:0]A;
  wire [23:0]DSP_ALU_INST;
  wire [0:0]E;
  wire [23:0]P;
  wire ap_CS_fsm_state11;
  wire ap_CS_fsm_state17;
  wire ap_CS_fsm_state26;
  wire ap_CS_fsm_state30;
  wire ap_CS_fsm_state31;
  wire ap_CS_fsm_state32;
  wire ap_CS_fsm_state33;
  wire ap_CS_fsm_state44;
  wire ap_clk;
  wire grp_FIR_filter_fu_188_ap_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_ama_addmuladd_16s_16s_7s_24s_24_4_1_DSP48_0 FIR_HLS_ama_addmuladd_16s_16s_7s_24s_24_4_1_DSP48_0_U
       (.A(A),
        .DSP_ALU_INST(DSP_ALU_INST),
        .E(E),
        .P(P),
        .ap_CS_fsm_state11(ap_CS_fsm_state11),
        .ap_CS_fsm_state17(ap_CS_fsm_state17),
        .ap_CS_fsm_state26(ap_CS_fsm_state26),
        .ap_CS_fsm_state30(ap_CS_fsm_state30),
        .ap_CS_fsm_state31(ap_CS_fsm_state31),
        .ap_CS_fsm_state32(ap_CS_fsm_state32),
        .ap_CS_fsm_state33(ap_CS_fsm_state33),
        .ap_CS_fsm_state44(ap_CS_fsm_state44),
        .ap_clk(ap_clk),
        .grp_FIR_filter_fu_188_ap_ce(grp_FIR_filter_fu_188_ap_ce));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_ama_addmuladd_16s_16s_7s_24s_24_4_1_DSP48_0
   (P,
    E,
    ap_CS_fsm_state11,
    ap_CS_fsm_state17,
    ap_clk,
    A,
    DSP_ALU_INST,
    ap_CS_fsm_state26,
    ap_CS_fsm_state44,
    grp_FIR_filter_fu_188_ap_ce,
    ap_CS_fsm_state32,
    ap_CS_fsm_state33,
    ap_CS_fsm_state31,
    ap_CS_fsm_state30);
  output [23:0]P;
  output [0:0]E;
  input ap_CS_fsm_state11;
  input ap_CS_fsm_state17;
  input ap_clk;
  input [15:0]A;
  input [23:0]DSP_ALU_INST;
  input ap_CS_fsm_state26;
  input ap_CS_fsm_state44;
  input grp_FIR_filter_fu_188_ap_ce;
  input ap_CS_fsm_state32;
  input ap_CS_fsm_state33;
  input ap_CS_fsm_state31;
  input ap_CS_fsm_state30;

  wire [15:0]A;
  wire [23:0]DSP_ALU_INST;
  wire [0:0]E;
  wire [23:0]P;
  wire ap_CS_fsm_state11;
  wire ap_CS_fsm_state17;
  wire ap_CS_fsm_state26;
  wire ap_CS_fsm_state30;
  wire ap_CS_fsm_state31;
  wire ap_CS_fsm_state32;
  wire ap_CS_fsm_state33;
  wire ap_CS_fsm_state44;
  wire ap_clk;
  wire grp_FIR_filter_fu_188_ap_ce;
  wire grp_fu_2019_ce;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:24]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("AD"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b1,1'b0,1'b0,1'b0,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({DSP_ALU_INST[23],DSP_ALU_INST[23],DSP_ALU_INST[23],DSP_ALU_INST[23],DSP_ALU_INST[23],DSP_ALU_INST[23],DSP_ALU_INST[23],DSP_ALU_INST[23],DSP_ALU_INST[23],DSP_ALU_INST[23],DSP_ALU_INST[23],DSP_ALU_INST[23],DSP_ALU_INST[23],DSP_ALU_INST[23],DSP_ALU_INST[23],DSP_ALU_INST[23],DSP_ALU_INST[23],DSP_ALU_INST[23],DSP_ALU_INST[23],DSP_ALU_INST[23],DSP_ALU_INST[23],DSP_ALU_INST[23],DSP_ALU_INST[23],DSP_ALU_INST[23],DSP_ALU_INST}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(ap_CS_fsm_state11),
        .CEAD(grp_fu_2019_ce),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(grp_fu_2019_ce),
        .CEC(ap_CS_fsm_state17),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(E),
        .CEINMODE(1'b0),
        .CEM(grp_fu_2019_ce),
        .CEP(grp_fu_2019_ce),
        .CLK(ap_clk),
        .D({A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A}),
        .INMODE({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:24],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
  LUT5 #(
    .INIT(32'hAAAAAAA8)) 
    p_reg_reg_i_1__38
       (.I0(grp_FIR_filter_fu_188_ap_ce),
        .I1(ap_CS_fsm_state32),
        .I2(ap_CS_fsm_state33),
        .I3(ap_CS_fsm_state31),
        .I4(ap_CS_fsm_state30),
        .O(grp_fu_2019_ce));
  LUT3 #(
    .INIT(8'hE0)) 
    p_reg_reg_i_3__7
       (.I0(ap_CS_fsm_state26),
        .I1(ap_CS_fsm_state44),
        .I2(grp_FIR_filter_fu_188_ap_ce),
        .O(E));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_ama_addmuladd_16s_16s_7s_25s_25_4_1
   (P,
    ap_CS_fsm_state13,
    ap_CS_fsm_state15,
    E,
    ap_clk,
    DSP_PREADD_INST,
    A,
    DSP_ALU_INST,
    grp_FIR_filter_fu_188_ap_ce,
    ap_CS_fsm_state28,
    ap_CS_fsm_state29,
    ap_CS_fsm_state31,
    ap_CS_fsm_state30);
  output [24:0]P;
  input ap_CS_fsm_state13;
  input ap_CS_fsm_state15;
  input [0:0]E;
  input ap_clk;
  input [15:0]DSP_PREADD_INST;
  input [15:0]A;
  input [24:0]DSP_ALU_INST;
  input grp_FIR_filter_fu_188_ap_ce;
  input ap_CS_fsm_state28;
  input ap_CS_fsm_state29;
  input ap_CS_fsm_state31;
  input ap_CS_fsm_state30;

  wire [15:0]A;
  wire [24:0]DSP_ALU_INST;
  wire [15:0]DSP_PREADD_INST;
  wire [0:0]E;
  wire [24:0]P;
  wire ap_CS_fsm_state13;
  wire ap_CS_fsm_state15;
  wire ap_CS_fsm_state28;
  wire ap_CS_fsm_state29;
  wire ap_CS_fsm_state30;
  wire ap_CS_fsm_state31;
  wire ap_clk;
  wire grp_FIR_filter_fu_188_ap_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_ama_addmuladd_16s_16s_7s_25s_25_4_1_DSP48_0 FIR_HLS_ama_addmuladd_16s_16s_7s_25s_25_4_1_DSP48_0_U
       (.A(A),
        .DSP_ALU_INST(DSP_ALU_INST),
        .DSP_PREADD_INST(DSP_PREADD_INST),
        .E(E),
        .P(P),
        .ap_CS_fsm_state13(ap_CS_fsm_state13),
        .ap_CS_fsm_state15(ap_CS_fsm_state15),
        .ap_CS_fsm_state28(ap_CS_fsm_state28),
        .ap_CS_fsm_state29(ap_CS_fsm_state29),
        .ap_CS_fsm_state30(ap_CS_fsm_state30),
        .ap_CS_fsm_state31(ap_CS_fsm_state31),
        .ap_clk(ap_clk),
        .grp_FIR_filter_fu_188_ap_ce(grp_FIR_filter_fu_188_ap_ce));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_ama_addmuladd_16s_16s_7s_25s_25_4_1_DSP48_0
   (P,
    ap_CS_fsm_state13,
    ap_CS_fsm_state15,
    E,
    ap_clk,
    DSP_PREADD_INST,
    A,
    DSP_ALU_INST,
    grp_FIR_filter_fu_188_ap_ce,
    ap_CS_fsm_state28,
    ap_CS_fsm_state29,
    ap_CS_fsm_state31,
    ap_CS_fsm_state30);
  output [24:0]P;
  input ap_CS_fsm_state13;
  input ap_CS_fsm_state15;
  input [0:0]E;
  input ap_clk;
  input [15:0]DSP_PREADD_INST;
  input [15:0]A;
  input [24:0]DSP_ALU_INST;
  input grp_FIR_filter_fu_188_ap_ce;
  input ap_CS_fsm_state28;
  input ap_CS_fsm_state29;
  input ap_CS_fsm_state31;
  input ap_CS_fsm_state30;

  wire [15:0]A;
  wire [24:0]DSP_ALU_INST;
  wire [15:0]DSP_PREADD_INST;
  wire [0:0]E;
  wire [24:0]P;
  wire ap_CS_fsm_state13;
  wire ap_CS_fsm_state15;
  wire ap_CS_fsm_state28;
  wire ap_CS_fsm_state29;
  wire ap_CS_fsm_state30;
  wire ap_CS_fsm_state31;
  wire ap_clk;
  wire grp_FIR_filter_fu_188_ap_ce;
  wire grp_fu_2001_ce;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:25]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("AD"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({DSP_ALU_INST[24],DSP_ALU_INST[24],DSP_ALU_INST[24],DSP_ALU_INST[24],DSP_ALU_INST[24],DSP_ALU_INST[24],DSP_ALU_INST[24],DSP_ALU_INST[24],DSP_ALU_INST[24],DSP_ALU_INST[24],DSP_ALU_INST[24],DSP_ALU_INST[24],DSP_ALU_INST[24],DSP_ALU_INST[24],DSP_ALU_INST[24],DSP_ALU_INST[24],DSP_ALU_INST[24],DSP_ALU_INST[24],DSP_ALU_INST[24],DSP_ALU_INST[24],DSP_ALU_INST[24],DSP_ALU_INST[24],DSP_ALU_INST[24],DSP_ALU_INST}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(ap_CS_fsm_state13),
        .CEAD(grp_fu_2001_ce),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(grp_fu_2001_ce),
        .CEC(ap_CS_fsm_state15),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(E),
        .CEINMODE(1'b0),
        .CEM(grp_fu_2001_ce),
        .CEP(grp_fu_2001_ce),
        .CLK(ap_clk),
        .D({DSP_PREADD_INST[15],DSP_PREADD_INST[15],DSP_PREADD_INST[15],DSP_PREADD_INST[15],DSP_PREADD_INST[15],DSP_PREADD_INST[15],DSP_PREADD_INST[15],DSP_PREADD_INST[15],DSP_PREADD_INST[15],DSP_PREADD_INST[15],DSP_PREADD_INST[15],DSP_PREADD_INST}),
        .INMODE({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:25],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
  LUT5 #(
    .INIT(32'hAAAAAAA8)) 
    p_reg_reg_i_1__37
       (.I0(grp_FIR_filter_fu_188_ap_ce),
        .I1(ap_CS_fsm_state28),
        .I2(ap_CS_fsm_state29),
        .I3(ap_CS_fsm_state31),
        .I4(ap_CS_fsm_state30),
        .O(grp_fu_2001_ce));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_ama_addmuladd_16s_16s_8ns_24s_25_4_1
   (P,
    \ap_CS_fsm_reg[54] ,
    E,
    ap_clk,
    DSP_PREADD_INST,
    D,
    C,
    ap_CS_fsm_state48,
    ap_CS_fsm_state50,
    ap_CS_fsm_state51,
    ap_CS_fsm_state49,
    grp_FIR_filter_fu_188_ap_ce,
    ap_CS_fsm_state55,
    ap_CS_fsm_state24);
  output [24:0]P;
  output [0:0]\ap_CS_fsm_reg[54] ;
  input [0:0]E;
  input ap_clk;
  input [15:0]DSP_PREADD_INST;
  input [15:0]D;
  input [23:0]C;
  input ap_CS_fsm_state48;
  input ap_CS_fsm_state50;
  input ap_CS_fsm_state51;
  input ap_CS_fsm_state49;
  input grp_FIR_filter_fu_188_ap_ce;
  input ap_CS_fsm_state55;
  input ap_CS_fsm_state24;

  wire [23:0]C;
  wire [15:0]D;
  wire [15:0]DSP_PREADD_INST;
  wire [0:0]E;
  wire [24:0]P;
  wire [0:0]\ap_CS_fsm_reg[54] ;
  wire ap_CS_fsm_state24;
  wire ap_CS_fsm_state48;
  wire ap_CS_fsm_state49;
  wire ap_CS_fsm_state50;
  wire ap_CS_fsm_state51;
  wire ap_CS_fsm_state55;
  wire ap_clk;
  wire grp_FIR_filter_fu_188_ap_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_ama_addmuladd_16s_16s_8ns_24s_25_4_1_DSP48_0 FIR_HLS_ama_addmuladd_16s_16s_8ns_24s_25_4_1_DSP48_0_U
       (.C(C),
        .D(D),
        .DSP_PREADD_INST(DSP_PREADD_INST),
        .E(E),
        .P(P),
        .\ap_CS_fsm_reg[54] (\ap_CS_fsm_reg[54] ),
        .ap_CS_fsm_state24(ap_CS_fsm_state24),
        .ap_CS_fsm_state48(ap_CS_fsm_state48),
        .ap_CS_fsm_state49(ap_CS_fsm_state49),
        .ap_CS_fsm_state50(ap_CS_fsm_state50),
        .ap_CS_fsm_state51(ap_CS_fsm_state51),
        .ap_CS_fsm_state55(ap_CS_fsm_state55),
        .ap_clk(ap_clk),
        .grp_FIR_filter_fu_188_ap_ce(grp_FIR_filter_fu_188_ap_ce));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_ama_addmuladd_16s_16s_8ns_24s_25_4_1_DSP48_0
   (P,
    \ap_CS_fsm_reg[54] ,
    E,
    ap_clk,
    DSP_PREADD_INST,
    D,
    C,
    ap_CS_fsm_state48,
    ap_CS_fsm_state50,
    ap_CS_fsm_state51,
    ap_CS_fsm_state49,
    grp_FIR_filter_fu_188_ap_ce,
    ap_CS_fsm_state55,
    ap_CS_fsm_state24);
  output [24:0]P;
  output [0:0]\ap_CS_fsm_reg[54] ;
  input [0:0]E;
  input ap_clk;
  input [15:0]DSP_PREADD_INST;
  input [15:0]D;
  input [23:0]C;
  input ap_CS_fsm_state48;
  input ap_CS_fsm_state50;
  input ap_CS_fsm_state51;
  input ap_CS_fsm_state49;
  input grp_FIR_filter_fu_188_ap_ce;
  input ap_CS_fsm_state55;
  input ap_CS_fsm_state24;

  wire [23:0]C;
  wire [15:0]D;
  wire [15:0]DSP_PREADD_INST;
  wire [0:0]E;
  wire [24:0]P;
  wire [0:0]\ap_CS_fsm_reg[54] ;
  wire ap_CS_fsm_state24;
  wire ap_CS_fsm_state48;
  wire ap_CS_fsm_state49;
  wire ap_CS_fsm_state50;
  wire ap_CS_fsm_state51;
  wire ap_CS_fsm_state55;
  wire ap_clk;
  wire grp_FIR_filter_fu_188_ap_ce;
  wire grp_fu_2134_ce;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:25]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("AD"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({D[15],D[15],D[15],D[15],D[15],D[15],D[15],D[15],D[15],D[15],D[15],D[15],D[15],D[15],D}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({C[23],C[23],C[23],C[23],C[23],C[23],C[23],C[23],C[23],C[23],C[23],C[23],C[23],C[23],C[23],C[23],C[23],C[23],C[23],C[23],C[23],C[23],C[23],C[23],C}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(E),
        .CEAD(grp_fu_2134_ce),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(grp_fu_2134_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(\ap_CS_fsm_reg[54] ),
        .CEINMODE(1'b0),
        .CEM(grp_fu_2134_ce),
        .CEP(grp_fu_2134_ce),
        .CLK(ap_clk),
        .D({DSP_PREADD_INST[15],DSP_PREADD_INST[15],DSP_PREADD_INST[15],DSP_PREADD_INST[15],DSP_PREADD_INST[15],DSP_PREADD_INST[15],DSP_PREADD_INST[15],DSP_PREADD_INST[15],DSP_PREADD_INST[15],DSP_PREADD_INST[15],DSP_PREADD_INST[15],DSP_PREADD_INST}),
        .INMODE({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:25],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    p_reg_reg_i_2__4
       (.I0(ap_CS_fsm_state48),
        .I1(ap_CS_fsm_state50),
        .I2(ap_CS_fsm_state51),
        .I3(ap_CS_fsm_state49),
        .I4(grp_FIR_filter_fu_188_ap_ce),
        .O(grp_fu_2134_ce));
  LUT3 #(
    .INIT(8'hE0)) 
    p_reg_reg_i_3__6
       (.I0(ap_CS_fsm_state55),
        .I1(ap_CS_fsm_state24),
        .I2(grp_FIR_filter_fu_188_ap_ce),
        .O(\ap_CS_fsm_reg[54] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_ama_addmuladd_16s_16s_8ns_27s_27_4_1
   (P,
    ap_CS_fsm_state15,
    ap_CS_fsm_state14,
    ap_CS_fsm_state22,
    ap_clk,
    DOUTADOUT,
    A,
    DSP_ALU_INST,
    grp_FIR_filter_fu_188_ap_ce,
    ap_CS_fsm_state30,
    ap_CS_fsm_state29,
    ap_CS_fsm_state27,
    ap_CS_fsm_state28);
  output [26:0]P;
  input ap_CS_fsm_state15;
  input ap_CS_fsm_state14;
  input ap_CS_fsm_state22;
  input ap_clk;
  input [15:0]DOUTADOUT;
  input [15:0]A;
  input [26:0]DSP_ALU_INST;
  input grp_FIR_filter_fu_188_ap_ce;
  input ap_CS_fsm_state30;
  input ap_CS_fsm_state29;
  input ap_CS_fsm_state27;
  input ap_CS_fsm_state28;

  wire [15:0]A;
  wire [15:0]DOUTADOUT;
  wire [26:0]DSP_ALU_INST;
  wire [26:0]P;
  wire ap_CS_fsm_state14;
  wire ap_CS_fsm_state15;
  wire ap_CS_fsm_state22;
  wire ap_CS_fsm_state27;
  wire ap_CS_fsm_state28;
  wire ap_CS_fsm_state29;
  wire ap_CS_fsm_state30;
  wire ap_clk;
  wire grp_FIR_filter_fu_188_ap_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_ama_addmuladd_16s_16s_8ns_27s_27_4_1_DSP48_0 FIR_HLS_ama_addmuladd_16s_16s_8ns_27s_27_4_1_DSP48_0_U
       (.A(A),
        .DOUTADOUT(DOUTADOUT),
        .DSP_ALU_INST(DSP_ALU_INST),
        .P(P),
        .ap_CS_fsm_state14(ap_CS_fsm_state14),
        .ap_CS_fsm_state15(ap_CS_fsm_state15),
        .ap_CS_fsm_state22(ap_CS_fsm_state22),
        .ap_CS_fsm_state27(ap_CS_fsm_state27),
        .ap_CS_fsm_state28(ap_CS_fsm_state28),
        .ap_CS_fsm_state29(ap_CS_fsm_state29),
        .ap_CS_fsm_state30(ap_CS_fsm_state30),
        .ap_clk(ap_clk),
        .grp_FIR_filter_fu_188_ap_ce(grp_FIR_filter_fu_188_ap_ce));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_ama_addmuladd_16s_16s_8ns_27s_27_4_1_DSP48_0
   (P,
    ap_CS_fsm_state15,
    ap_CS_fsm_state14,
    ap_CS_fsm_state22,
    ap_clk,
    DOUTADOUT,
    A,
    DSP_ALU_INST,
    grp_FIR_filter_fu_188_ap_ce,
    ap_CS_fsm_state30,
    ap_CS_fsm_state29,
    ap_CS_fsm_state27,
    ap_CS_fsm_state28);
  output [26:0]P;
  input ap_CS_fsm_state15;
  input ap_CS_fsm_state14;
  input ap_CS_fsm_state22;
  input ap_clk;
  input [15:0]DOUTADOUT;
  input [15:0]A;
  input [26:0]DSP_ALU_INST;
  input grp_FIR_filter_fu_188_ap_ce;
  input ap_CS_fsm_state30;
  input ap_CS_fsm_state29;
  input ap_CS_fsm_state27;
  input ap_CS_fsm_state28;

  wire [15:0]A;
  wire [15:0]DOUTADOUT;
  wire [26:0]DSP_ALU_INST;
  wire [26:0]P;
  wire ap_CS_fsm_state14;
  wire ap_CS_fsm_state15;
  wire ap_CS_fsm_state22;
  wire ap_CS_fsm_state27;
  wire ap_CS_fsm_state28;
  wire ap_CS_fsm_state29;
  wire ap_CS_fsm_state30;
  wire ap_clk;
  wire grp_FIR_filter_fu_188_ap_ce;
  wire grp_fu_1992_ce;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:27]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("AD"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({DSP_ALU_INST[26],DSP_ALU_INST[26],DSP_ALU_INST[26],DSP_ALU_INST[26],DSP_ALU_INST[26],DSP_ALU_INST[26],DSP_ALU_INST[26],DSP_ALU_INST[26],DSP_ALU_INST[26],DSP_ALU_INST[26],DSP_ALU_INST[26],DSP_ALU_INST[26],DSP_ALU_INST[26],DSP_ALU_INST[26],DSP_ALU_INST[26],DSP_ALU_INST[26],DSP_ALU_INST[26],DSP_ALU_INST[26],DSP_ALU_INST[26],DSP_ALU_INST[26],DSP_ALU_INST[26],DSP_ALU_INST}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(ap_CS_fsm_state15),
        .CEAD(grp_fu_1992_ce),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(grp_fu_1992_ce),
        .CEC(ap_CS_fsm_state14),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(ap_CS_fsm_state22),
        .CEINMODE(1'b0),
        .CEM(grp_fu_1992_ce),
        .CEP(grp_fu_1992_ce),
        .CLK(ap_clk),
        .D({DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT}),
        .INMODE({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:27],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
  LUT5 #(
    .INIT(32'hAAAAAAA8)) 
    p_reg_reg_i_1__33
       (.I0(grp_FIR_filter_fu_188_ap_ce),
        .I1(ap_CS_fsm_state30),
        .I2(ap_CS_fsm_state29),
        .I3(ap_CS_fsm_state27),
        .I4(ap_CS_fsm_state28),
        .O(grp_fu_1992_ce));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_ama_addmuladd_16s_16s_8ns_29s_29_4_1
   (P,
    CEA2,
    CED,
    ap_clk,
    Q,
    FIR_accu32_fu_1828_p2,
    DSP_ALU_INST,
    ap_enable_reg_pp0_iter1,
    DSP_OUTPUT_INST);
  output [28:0]P;
  input CEA2;
  input CED;
  input ap_clk;
  input [15:0]Q;
  input [15:0]FIR_accu32_fu_1828_p2;
  input [28:0]DSP_ALU_INST;
  input ap_enable_reg_pp0_iter1;
  input [3:0]DSP_OUTPUT_INST;

  wire CEA2;
  wire CED;
  wire [28:0]DSP_ALU_INST;
  wire [3:0]DSP_OUTPUT_INST;
  wire [15:0]FIR_accu32_fu_1828_p2;
  wire [28:0]P;
  wire [15:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_ama_addmuladd_16s_16s_8ns_29s_29_4_1_DSP48_0 FIR_HLS_ama_addmuladd_16s_16s_8ns_29s_29_4_1_DSP48_0_U
       (.CEA2(CEA2),
        .CED(CED),
        .DSP_ALU_INST(DSP_ALU_INST),
        .DSP_OUTPUT_INST(DSP_OUTPUT_INST),
        .FIR_accu32_fu_1828_p2(FIR_accu32_fu_1828_p2),
        .P(P),
        .Q(Q),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_ama_addmuladd_16s_16s_8ns_29s_29_4_1_DSP48_0
   (P,
    CEA2,
    CED,
    ap_clk,
    Q,
    FIR_accu32_fu_1828_p2,
    DSP_ALU_INST,
    ap_enable_reg_pp0_iter1,
    DSP_OUTPUT_INST);
  output [28:0]P;
  input CEA2;
  input CED;
  input ap_clk;
  input [15:0]Q;
  input [15:0]FIR_accu32_fu_1828_p2;
  input [28:0]DSP_ALU_INST;
  input ap_enable_reg_pp0_iter1;
  input [3:0]DSP_OUTPUT_INST;

  wire CEA2;
  wire CED;
  wire [28:0]DSP_ALU_INST;
  wire [3:0]DSP_OUTPUT_INST;
  wire [15:0]FIR_accu32_fu_1828_p2;
  wire [28:0]P;
  wire [15:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire grp_fu_1155_ce;
  wire tmp1_i89_reg_15220;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:29]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("AD"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({FIR_accu32_fu_1828_p2[15],FIR_accu32_fu_1828_p2[15],FIR_accu32_fu_1828_p2[15],FIR_accu32_fu_1828_p2[15],FIR_accu32_fu_1828_p2[15],FIR_accu32_fu_1828_p2[15],FIR_accu32_fu_1828_p2[15],FIR_accu32_fu_1828_p2[15],FIR_accu32_fu_1828_p2[15],FIR_accu32_fu_1828_p2[15],FIR_accu32_fu_1828_p2[15],FIR_accu32_fu_1828_p2[15],FIR_accu32_fu_1828_p2[15],FIR_accu32_fu_1828_p2[15],FIR_accu32_fu_1828_p2}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({DSP_ALU_INST[28],DSP_ALU_INST[28],DSP_ALU_INST[28],DSP_ALU_INST[28],DSP_ALU_INST[28],DSP_ALU_INST[28],DSP_ALU_INST[28],DSP_ALU_INST[28],DSP_ALU_INST[28],DSP_ALU_INST[28],DSP_ALU_INST[28],DSP_ALU_INST[28],DSP_ALU_INST[28],DSP_ALU_INST[28],DSP_ALU_INST[28],DSP_ALU_INST[28],DSP_ALU_INST[28],DSP_ALU_INST[28],DSP_ALU_INST[28],DSP_ALU_INST}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(CEA2),
        .CEAD(grp_fu_1155_ce),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(grp_fu_1155_ce),
        .CEC(tmp1_i89_reg_15220),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(CED),
        .CEINMODE(1'b0),
        .CEM(grp_fu_1155_ce),
        .CEP(grp_fu_1155_ce),
        .CLK(ap_clk),
        .D({Q[15],Q[15],Q[15],Q[15],Q[15],Q[15],Q[15],Q[15],Q[15],Q[15],Q[15],Q}),
        .INMODE({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:29],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    p_reg_reg_i_1__45
       (.I0(DSP_OUTPUT_INST[0]),
        .I1(DSP_OUTPUT_INST[2]),
        .I2(DSP_OUTPUT_INST[1]),
        .I3(DSP_OUTPUT_INST[3]),
        .O(grp_fu_1155_ce));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT2 #(
    .INIT(4'h8)) 
    p_reg_reg_i_2__25
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(DSP_OUTPUT_INST[0]),
        .O(tmp1_i89_reg_15220));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_ama_addmuladd_16s_16s_8ns_30s_30_4_1
   (PCOUT,
    E,
    CEP,
    DSP_PREADD_INST,
    ap_clk,
    A,
    D,
    Q,
    DSP_OUTPUT_INST,
    DSP_A_B_DATA_INST,
    DSP_A_B_DATA_INST_0);
  output [47:0]PCOUT;
  input [0:0]E;
  input CEP;
  input [0:0]DSP_PREADD_INST;
  input ap_clk;
  input [15:0]A;
  input [0:0]D;
  input [15:0]Q;
  input [47:0]DSP_OUTPUT_INST;
  input [0:0]DSP_A_B_DATA_INST;
  input [1:0]DSP_A_B_DATA_INST_0;

  wire [15:0]A;
  wire CEP;
  wire [0:0]D;
  wire [0:0]DSP_A_B_DATA_INST;
  wire [1:0]DSP_A_B_DATA_INST_0;
  wire [47:0]DSP_OUTPUT_INST;
  wire [0:0]DSP_PREADD_INST;
  wire [0:0]E;
  wire [47:0]PCOUT;
  wire [15:0]Q;
  wire ap_clk;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_ama_addmuladd_16s_16s_8ns_30s_30_4_1_DSP48_0 FIR_HLS_ama_addmuladd_16s_16s_8ns_30s_30_4_1_DSP48_0_U
       (.CEP(CEP),
        .D({A[15],D,A[14:0]}),
        .DSP_A_B_DATA_INST(DSP_A_B_DATA_INST),
        .DSP_A_B_DATA_INST_0(DSP_A_B_DATA_INST_0),
        .DSP_OUTPUT_INST(DSP_OUTPUT_INST),
        .DSP_PREADD_INST(DSP_PREADD_INST),
        .E(E),
        .PCOUT(PCOUT),
        .Q(Q),
        .ap_clk(ap_clk));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_ama_addmuladd_16s_16s_8ns_30s_30_4_1_DSP48_0
   (PCOUT,
    E,
    CEP,
    DSP_PREADD_INST,
    ap_clk,
    D,
    Q,
    DSP_OUTPUT_INST,
    DSP_A_B_DATA_INST,
    DSP_A_B_DATA_INST_0);
  output [47:0]PCOUT;
  input [0:0]E;
  input CEP;
  input [0:0]DSP_PREADD_INST;
  input ap_clk;
  input [16:0]D;
  input [15:0]Q;
  input [47:0]DSP_OUTPUT_INST;
  input [0:0]DSP_A_B_DATA_INST;
  input [1:0]DSP_A_B_DATA_INST_0;

  wire CEP;
  wire [16:0]D;
  wire [0:0]DSP_A_B_DATA_INST;
  wire [1:0]DSP_A_B_DATA_INST_0;
  wire [47:0]DSP_OUTPUT_INST;
  wire [0:0]DSP_PREADD_INST;
  wire [0:0]E;
  wire [47:0]PCOUT;
  wire [15:0]Q;
  wire ap_clk;
  wire p_ZL19H_filter_FIR_dec_40_00;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_P_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("AD"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({Q[15],Q[15],Q[15],Q[15],Q[15],Q[15],Q[15],Q[15],Q[15],Q[15],Q[15],Q[15],Q[15],Q[15],Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(E),
        .CEA2(p_ZL19H_filter_FIR_dec_40_00),
        .CEAD(CEP),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEP),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(DSP_PREADD_INST),
        .CEINMODE(1'b0),
        .CEM(CEP),
        .CEP(CEP),
        .CLK(ap_clk),
        .D({D[16],D[16],D[16],D[16],D[16],D[16],D[16:15],D[15],D[15],D[15],D[15:0]}),
        .INMODE({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_p_reg_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN(DSP_OUTPUT_INST),
        .PCOUT(PCOUT),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
  LUT3 #(
    .INIT(8'h02)) 
    p_reg_reg_i_1__42
       (.I0(DSP_A_B_DATA_INST),
        .I1(DSP_A_B_DATA_INST_0[0]),
        .I2(DSP_A_B_DATA_INST_0[1]),
        .O(p_ZL19H_filter_FIR_dec_40_00));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_ama_addmuladd_16s_16s_8s_25s_25_4_1
   (P,
    E,
    ap_CS_fsm_state12,
    ap_CS_fsm_state16,
    ap_clk,
    DOUTADOUT,
    DSP_ALU_INST,
    ap_CS_fsm_state25,
    ap_CS_fsm_state44,
    grp_FIR_filter_fu_188_ap_ce,
    ap_CS_fsm_state31,
    ap_CS_fsm_state32,
    ap_CS_fsm_state30,
    ap_CS_fsm_state29);
  output [24:0]P;
  output [0:0]E;
  input ap_CS_fsm_state12;
  input ap_CS_fsm_state16;
  input ap_clk;
  input [15:0]DOUTADOUT;
  input [24:0]DSP_ALU_INST;
  input ap_CS_fsm_state25;
  input ap_CS_fsm_state44;
  input grp_FIR_filter_fu_188_ap_ce;
  input ap_CS_fsm_state31;
  input ap_CS_fsm_state32;
  input ap_CS_fsm_state30;
  input ap_CS_fsm_state29;

  wire [15:0]DOUTADOUT;
  wire [24:0]DSP_ALU_INST;
  wire [0:0]E;
  wire [24:0]P;
  wire ap_CS_fsm_state12;
  wire ap_CS_fsm_state16;
  wire ap_CS_fsm_state25;
  wire ap_CS_fsm_state29;
  wire ap_CS_fsm_state30;
  wire ap_CS_fsm_state31;
  wire ap_CS_fsm_state32;
  wire ap_CS_fsm_state44;
  wire ap_clk;
  wire grp_FIR_filter_fu_188_ap_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_ama_addmuladd_16s_16s_8s_25s_25_4_1_DSP48_0_26 FIR_HLS_ama_addmuladd_16s_16s_8s_25s_25_4_1_DSP48_0_U
       (.DOUTADOUT(DOUTADOUT),
        .DSP_ALU_INST(DSP_ALU_INST),
        .E(E),
        .P(P),
        .ap_CS_fsm_state12(ap_CS_fsm_state12),
        .ap_CS_fsm_state16(ap_CS_fsm_state16),
        .ap_CS_fsm_state25(ap_CS_fsm_state25),
        .ap_CS_fsm_state29(ap_CS_fsm_state29),
        .ap_CS_fsm_state30(ap_CS_fsm_state30),
        .ap_CS_fsm_state31(ap_CS_fsm_state31),
        .ap_CS_fsm_state32(ap_CS_fsm_state32),
        .ap_CS_fsm_state44(ap_CS_fsm_state44),
        .ap_clk(ap_clk),
        .grp_FIR_filter_fu_188_ap_ce(grp_FIR_filter_fu_188_ap_ce));
endmodule

(* ORIG_REF_NAME = "FIR_HLS_ama_addmuladd_16s_16s_8s_25s_25_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_ama_addmuladd_16s_16s_8s_25s_25_4_1_23
   (D,
    E,
    ap_CS_fsm_state47,
    ap_clk,
    DSP_PREADD_INST,
    DOUTADOUT,
    Q,
    ap_CS_fsm_state58,
    ap_CS_fsm_state61,
    ap_CS_fsm_state60,
    grp_FIR_filter_fu_188_ap_ce,
    ap_CS_fsm_state59,
    ap_CS_fsm_state51,
    ap_CS_fsm_state43);
  output [24:0]D;
  output [0:0]E;
  input ap_CS_fsm_state47;
  input ap_clk;
  input [15:0]DSP_PREADD_INST;
  input [15:0]DOUTADOUT;
  input [17:0]Q;
  input ap_CS_fsm_state58;
  input ap_CS_fsm_state61;
  input ap_CS_fsm_state60;
  input grp_FIR_filter_fu_188_ap_ce;
  input ap_CS_fsm_state59;
  input ap_CS_fsm_state51;
  input ap_CS_fsm_state43;

  wire [24:0]D;
  wire [15:0]DOUTADOUT;
  wire [15:0]DSP_PREADD_INST;
  wire [0:0]E;
  wire [17:0]Q;
  wire ap_CS_fsm_state43;
  wire ap_CS_fsm_state47;
  wire ap_CS_fsm_state51;
  wire ap_CS_fsm_state58;
  wire ap_CS_fsm_state59;
  wire ap_CS_fsm_state60;
  wire ap_CS_fsm_state61;
  wire ap_clk;
  wire grp_FIR_filter_fu_188_ap_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_ama_addmuladd_16s_16s_8s_25s_25_4_1_DSP48_0 FIR_HLS_ama_addmuladd_16s_16s_8s_25s_25_4_1_DSP48_0_U
       (.D(D),
        .DOUTADOUT(DOUTADOUT),
        .DSP_PREADD_INST(DSP_PREADD_INST),
        .E(E),
        .Q(Q),
        .ap_CS_fsm_state43(ap_CS_fsm_state43),
        .ap_CS_fsm_state47(ap_CS_fsm_state47),
        .ap_CS_fsm_state51(ap_CS_fsm_state51),
        .ap_CS_fsm_state58(ap_CS_fsm_state58),
        .ap_CS_fsm_state59(ap_CS_fsm_state59),
        .ap_CS_fsm_state60(ap_CS_fsm_state60),
        .ap_CS_fsm_state61(ap_CS_fsm_state61),
        .ap_clk(ap_clk),
        .grp_FIR_filter_fu_188_ap_ce(grp_FIR_filter_fu_188_ap_ce));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_ama_addmuladd_16s_16s_8s_25s_25_4_1_DSP48_0
   (D,
    E,
    ap_CS_fsm_state47,
    ap_clk,
    DSP_PREADD_INST,
    DOUTADOUT,
    Q,
    ap_CS_fsm_state58,
    ap_CS_fsm_state61,
    ap_CS_fsm_state60,
    grp_FIR_filter_fu_188_ap_ce,
    ap_CS_fsm_state59,
    ap_CS_fsm_state51,
    ap_CS_fsm_state43);
  output [24:0]D;
  output [0:0]E;
  input ap_CS_fsm_state47;
  input ap_clk;
  input [15:0]DSP_PREADD_INST;
  input [15:0]DOUTADOUT;
  input [17:0]Q;
  input ap_CS_fsm_state58;
  input ap_CS_fsm_state61;
  input ap_CS_fsm_state60;
  input grp_FIR_filter_fu_188_ap_ce;
  input ap_CS_fsm_state59;
  input ap_CS_fsm_state51;
  input ap_CS_fsm_state43;

  wire [24:1]C;
  wire [24:0]D;
  wire [15:0]DOUTADOUT;
  wire [15:0]DSP_PREADD_INST;
  wire [0:0]E;
  wire [17:0]Q;
  wire ap_CS_fsm_state43;
  wire ap_CS_fsm_state47;
  wire ap_CS_fsm_state51;
  wire ap_CS_fsm_state58;
  wire ap_CS_fsm_state59;
  wire ap_CS_fsm_state60;
  wire ap_CS_fsm_state61;
  wire ap_clk;
  wire grp_FIR_filter_fu_188_ap_ce;
  wire grp_fu_2236_ce;
  wire p_reg_reg_i_10__14_n_0;
  wire p_reg_reg_i_11__14_n_0;
  wire p_reg_reg_i_12__14_n_0;
  wire p_reg_reg_i_13__14_n_0;
  wire p_reg_reg_i_14__14_n_0;
  wire p_reg_reg_i_15__14_n_0;
  wire p_reg_reg_i_16__14_n_0;
  wire p_reg_reg_i_17__14_n_0;
  wire p_reg_reg_i_18__13_n_0;
  wire p_reg_reg_i_19__10_n_0;
  wire p_reg_reg_i_20__9_n_0;
  wire p_reg_reg_i_21__9_n_0;
  wire p_reg_reg_i_22__8_n_0;
  wire p_reg_reg_i_23__9_n_0;
  wire p_reg_reg_i_24__9_n_0;
  wire p_reg_reg_i_25__7_n_0;
  wire p_reg_reg_i_26__5_n_0;
  wire p_reg_reg_i_27__9_n_0;
  wire p_reg_reg_i_28__8_n_0;
  wire p_reg_reg_i_3__17_n_0;
  wire p_reg_reg_i_3__17_n_1;
  wire p_reg_reg_i_3__17_n_2;
  wire p_reg_reg_i_3__17_n_3;
  wire p_reg_reg_i_3__17_n_4;
  wire p_reg_reg_i_3__17_n_5;
  wire p_reg_reg_i_3__17_n_6;
  wire p_reg_reg_i_3__17_n_7;
  wire p_reg_reg_i_4__14_n_0;
  wire p_reg_reg_i_4__14_n_1;
  wire p_reg_reg_i_4__14_n_2;
  wire p_reg_reg_i_4__14_n_3;
  wire p_reg_reg_i_4__14_n_4;
  wire p_reg_reg_i_4__14_n_5;
  wire p_reg_reg_i_4__14_n_6;
  wire p_reg_reg_i_4__14_n_7;
  wire p_reg_reg_i_5__14_n_0;
  wire p_reg_reg_i_5__14_n_1;
  wire p_reg_reg_i_5__14_n_2;
  wire p_reg_reg_i_5__14_n_3;
  wire p_reg_reg_i_5__14_n_4;
  wire p_reg_reg_i_5__14_n_5;
  wire p_reg_reg_i_5__14_n_6;
  wire p_reg_reg_i_5__14_n_7;
  wire p_reg_reg_i_6__14_n_0;
  wire p_reg_reg_i_7__14_n_0;
  wire p_reg_reg_i_8__14_n_0;
  wire p_reg_reg_i_9__14_n_0;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:25]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_i_2__24_CO_UNCONNECTED;
  wire [7:1]NLW_p_reg_reg_i_2__24_O_UNCONNECTED;
  wire [0:0]NLW_p_reg_reg_i_5__14_O_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("AD"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b0,1'b1,1'b0,1'b1,1'b1,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({C[24],C[24],C[24],C[24],C[24],C[24],C[24],C[24],C[24],C[24],C[24],C[24],C[24],C[24],C[24],C[24],C[24],C[24],C[24],C[24],C[24],C[24],C[24],C,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(ap_CS_fsm_state47),
        .CEAD(grp_fu_2236_ce),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(grp_fu_2236_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(E),
        .CEINMODE(1'b0),
        .CEM(grp_fu_2236_ce),
        .CEP(grp_fu_2236_ce),
        .CLK(ap_clk),
        .D({DSP_PREADD_INST[15],DSP_PREADD_INST[15],DSP_PREADD_INST[15],DSP_PREADD_INST[15],DSP_PREADD_INST[15],DSP_PREADD_INST[15],DSP_PREADD_INST[15],DSP_PREADD_INST[15],DSP_PREADD_INST[15],DSP_PREADD_INST[15],DSP_PREADD_INST[15],DSP_PREADD_INST}),
        .INMODE({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:25],D}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_10__14
       (.I0(Q[17]),
        .I1(Q[13]),
        .O(p_reg_reg_i_10__14_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_11__14
       (.I0(Q[17]),
        .I1(Q[12]),
        .O(p_reg_reg_i_11__14_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_12__14
       (.I0(Q[11]),
        .I1(Q[16]),
        .O(p_reg_reg_i_12__14_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_13__14
       (.I0(Q[10]),
        .I1(Q[15]),
        .O(p_reg_reg_i_13__14_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_14__14
       (.I0(Q[9]),
        .I1(Q[14]),
        .O(p_reg_reg_i_14__14_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_15__14
       (.I0(Q[8]),
        .I1(Q[13]),
        .O(p_reg_reg_i_15__14_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_16__14
       (.I0(Q[7]),
        .I1(Q[12]),
        .O(p_reg_reg_i_16__14_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_17__14
       (.I0(Q[6]),
        .I1(Q[11]),
        .O(p_reg_reg_i_17__14_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_18__13
       (.I0(Q[5]),
        .I1(Q[10]),
        .O(p_reg_reg_i_18__13_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_19__10
       (.I0(Q[4]),
        .I1(Q[9]),
        .O(p_reg_reg_i_19__10_n_0));
  LUT5 #(
    .INIT(32'hFF00FE00)) 
    p_reg_reg_i_1__0
       (.I0(ap_CS_fsm_state58),
        .I1(ap_CS_fsm_state61),
        .I2(ap_CS_fsm_state60),
        .I3(grp_FIR_filter_fu_188_ap_ce),
        .I4(ap_CS_fsm_state59),
        .O(grp_fu_2236_ce));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_20__9
       (.I0(Q[3]),
        .I1(Q[8]),
        .O(p_reg_reg_i_20__9_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_21__9
       (.I0(Q[2]),
        .I1(Q[7]),
        .O(p_reg_reg_i_21__9_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_22__8
       (.I0(Q[0]),
        .O(p_reg_reg_i_22__8_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_23__9
       (.I0(Q[1]),
        .I1(Q[6]),
        .O(p_reg_reg_i_23__9_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_24__9
       (.I0(Q[0]),
        .I1(Q[5]),
        .O(p_reg_reg_i_24__9_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_25__7
       (.I0(Q[4]),
        .O(p_reg_reg_i_25__7_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_26__5
       (.I0(Q[3]),
        .O(p_reg_reg_i_26__5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_27__9
       (.I0(Q[2]),
        .O(p_reg_reg_i_27__9_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_28__8
       (.I0(Q[1]),
        .O(p_reg_reg_i_28__8_n_0));
  CARRY8 p_reg_reg_i_2__24
       (.CI(p_reg_reg_i_3__17_n_0),
        .CI_TOP(1'b0),
        .CO(NLW_p_reg_reg_i_2__24_CO_UNCONNECTED[7:0]),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_p_reg_reg_i_2__24_O_UNCONNECTED[7:1],C[24]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}));
  LUT4 #(
    .INIT(16'hCCC8)) 
    p_reg_reg_i_2__7
       (.I0(ap_CS_fsm_state58),
        .I1(grp_FIR_filter_fu_188_ap_ce),
        .I2(ap_CS_fsm_state51),
        .I3(ap_CS_fsm_state43),
        .O(E));
  CARRY8 p_reg_reg_i_3__17
       (.CI(p_reg_reg_i_4__14_n_0),
        .CI_TOP(1'b0),
        .CO({p_reg_reg_i_3__17_n_0,p_reg_reg_i_3__17_n_1,p_reg_reg_i_3__17_n_2,p_reg_reg_i_3__17_n_3,p_reg_reg_i_3__17_n_4,p_reg_reg_i_3__17_n_5,p_reg_reg_i_3__17_n_6,p_reg_reg_i_3__17_n_7}),
        .DI({Q[16:13],Q[17],Q[12:10]}),
        .O(C[23:16]),
        .S({p_reg_reg_i_6__14_n_0,p_reg_reg_i_7__14_n_0,p_reg_reg_i_8__14_n_0,p_reg_reg_i_9__14_n_0,p_reg_reg_i_10__14_n_0,p_reg_reg_i_11__14_n_0,p_reg_reg_i_12__14_n_0,p_reg_reg_i_13__14_n_0}));
  CARRY8 p_reg_reg_i_4__14
       (.CI(p_reg_reg_i_5__14_n_0),
        .CI_TOP(1'b0),
        .CO({p_reg_reg_i_4__14_n_0,p_reg_reg_i_4__14_n_1,p_reg_reg_i_4__14_n_2,p_reg_reg_i_4__14_n_3,p_reg_reg_i_4__14_n_4,p_reg_reg_i_4__14_n_5,p_reg_reg_i_4__14_n_6,p_reg_reg_i_4__14_n_7}),
        .DI(Q[9:2]),
        .O(C[15:8]),
        .S({p_reg_reg_i_14__14_n_0,p_reg_reg_i_15__14_n_0,p_reg_reg_i_16__14_n_0,p_reg_reg_i_17__14_n_0,p_reg_reg_i_18__13_n_0,p_reg_reg_i_19__10_n_0,p_reg_reg_i_20__9_n_0,p_reg_reg_i_21__9_n_0}));
  CARRY8 p_reg_reg_i_5__14
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({p_reg_reg_i_5__14_n_0,p_reg_reg_i_5__14_n_1,p_reg_reg_i_5__14_n_2,p_reg_reg_i_5__14_n_3,p_reg_reg_i_5__14_n_4,p_reg_reg_i_5__14_n_5,p_reg_reg_i_5__14_n_6,p_reg_reg_i_5__14_n_7}),
        .DI({Q[1:0],1'b0,1'b0,1'b0,1'b0,p_reg_reg_i_22__8_n_0,1'b0}),
        .O({C[7:1],NLW_p_reg_reg_i_5__14_O_UNCONNECTED[0]}),
        .S({p_reg_reg_i_23__9_n_0,p_reg_reg_i_24__9_n_0,p_reg_reg_i_25__7_n_0,p_reg_reg_i_26__5_n_0,p_reg_reg_i_27__9_n_0,p_reg_reg_i_28__8_n_0,Q[0],1'b0}));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_6__14
       (.I0(Q[16]),
        .I1(Q[17]),
        .O(p_reg_reg_i_6__14_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_7__14
       (.I0(Q[15]),
        .I1(Q[16]),
        .O(p_reg_reg_i_7__14_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_8__14
       (.I0(Q[14]),
        .I1(Q[15]),
        .O(p_reg_reg_i_8__14_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_9__14
       (.I0(Q[13]),
        .I1(Q[14]),
        .O(p_reg_reg_i_9__14_n_0));
endmodule

(* ORIG_REF_NAME = "FIR_HLS_ama_addmuladd_16s_16s_8s_25s_25_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_ama_addmuladd_16s_16s_8s_25s_25_4_1_DSP48_0_26
   (P,
    E,
    ap_CS_fsm_state12,
    ap_CS_fsm_state16,
    ap_clk,
    DOUTADOUT,
    DSP_ALU_INST,
    ap_CS_fsm_state25,
    ap_CS_fsm_state44,
    grp_FIR_filter_fu_188_ap_ce,
    ap_CS_fsm_state31,
    ap_CS_fsm_state32,
    ap_CS_fsm_state30,
    ap_CS_fsm_state29);
  output [24:0]P;
  output [0:0]E;
  input ap_CS_fsm_state12;
  input ap_CS_fsm_state16;
  input ap_clk;
  input [15:0]DOUTADOUT;
  input [24:0]DSP_ALU_INST;
  input ap_CS_fsm_state25;
  input ap_CS_fsm_state44;
  input grp_FIR_filter_fu_188_ap_ce;
  input ap_CS_fsm_state31;
  input ap_CS_fsm_state32;
  input ap_CS_fsm_state30;
  input ap_CS_fsm_state29;

  wire [15:0]DOUTADOUT;
  wire [24:0]DSP_ALU_INST;
  wire [0:0]E;
  wire [24:0]P;
  wire ap_CS_fsm_state12;
  wire ap_CS_fsm_state16;
  wire ap_CS_fsm_state25;
  wire ap_CS_fsm_state29;
  wire ap_CS_fsm_state30;
  wire ap_CS_fsm_state31;
  wire ap_CS_fsm_state32;
  wire ap_CS_fsm_state44;
  wire ap_clk;
  wire grp_FIR_filter_fu_188_ap_ce;
  wire grp_fu_2010_ce;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:25]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("AD"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1,1'b1,1'b1,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({DSP_ALU_INST[24],DSP_ALU_INST[24],DSP_ALU_INST[24],DSP_ALU_INST[24],DSP_ALU_INST[24],DSP_ALU_INST[24],DSP_ALU_INST[24],DSP_ALU_INST[24],DSP_ALU_INST[24],DSP_ALU_INST[24],DSP_ALU_INST[24],DSP_ALU_INST[24],DSP_ALU_INST[24],DSP_ALU_INST[24],DSP_ALU_INST[24],DSP_ALU_INST[24],DSP_ALU_INST[24],DSP_ALU_INST[24],DSP_ALU_INST[24],DSP_ALU_INST[24],DSP_ALU_INST[24],DSP_ALU_INST[24],DSP_ALU_INST[24],DSP_ALU_INST}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(ap_CS_fsm_state12),
        .CEAD(grp_fu_2010_ce),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(grp_fu_2010_ce),
        .CEC(ap_CS_fsm_state16),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(E),
        .CEINMODE(1'b0),
        .CEM(grp_fu_2010_ce),
        .CEP(grp_fu_2010_ce),
        .CLK(ap_clk),
        .D({DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT}),
        .INMODE({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:25],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
  LUT5 #(
    .INIT(32'hAAAAAAA8)) 
    p_reg_reg_i_1__36
       (.I0(grp_FIR_filter_fu_188_ap_ce),
        .I1(ap_CS_fsm_state31),
        .I2(ap_CS_fsm_state32),
        .I3(ap_CS_fsm_state30),
        .I4(ap_CS_fsm_state29),
        .O(grp_fu_2010_ce));
  LUT3 #(
    .INIT(8'hE0)) 
    p_reg_reg_i_2__10
       (.I0(ap_CS_fsm_state25),
        .I1(ap_CS_fsm_state44),
        .I2(grp_FIR_filter_fu_188_ap_ce),
        .O(E));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_ama_addmuladd_16s_16s_8s_26s_26_4_1
   (D,
    E,
    ap_CS_fsm_state25,
    ap_clk,
    A,
    DOUTADOUT,
    P,
    grp_FIR_filter_fu_188_ap_ce,
    ap_CS_fsm_state42,
    ap_CS_fsm_state41,
    ap_CS_fsm_state43,
    ap_CS_fsm_state44);
  output [25:0]D;
  input [0:0]E;
  input ap_CS_fsm_state25;
  input ap_clk;
  input [15:0]A;
  input [15:0]DOUTADOUT;
  input [25:0]P;
  input grp_FIR_filter_fu_188_ap_ce;
  input ap_CS_fsm_state42;
  input ap_CS_fsm_state41;
  input ap_CS_fsm_state43;
  input ap_CS_fsm_state44;

  wire [15:0]A;
  wire [25:0]D;
  wire [15:0]DOUTADOUT;
  wire [0:0]E;
  wire [25:0]P;
  wire ap_CS_fsm_state25;
  wire ap_CS_fsm_state41;
  wire ap_CS_fsm_state42;
  wire ap_CS_fsm_state43;
  wire ap_CS_fsm_state44;
  wire ap_clk;
  wire grp_FIR_filter_fu_188_ap_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_ama_addmuladd_16s_16s_8s_26s_26_4_1_DSP48_0 FIR_HLS_ama_addmuladd_16s_16s_8s_26s_26_4_1_DSP48_0_U
       (.A(A),
        .D(D),
        .DOUTADOUT(DOUTADOUT),
        .E(E),
        .P(P),
        .ap_CS_fsm_state25(ap_CS_fsm_state25),
        .ap_CS_fsm_state41(ap_CS_fsm_state41),
        .ap_CS_fsm_state42(ap_CS_fsm_state42),
        .ap_CS_fsm_state43(ap_CS_fsm_state43),
        .ap_CS_fsm_state44(ap_CS_fsm_state44),
        .ap_clk(ap_clk),
        .grp_FIR_filter_fu_188_ap_ce(grp_FIR_filter_fu_188_ap_ce));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_ama_addmuladd_16s_16s_8s_26s_26_4_1_DSP48_0
   (D,
    E,
    ap_CS_fsm_state25,
    ap_clk,
    A,
    DOUTADOUT,
    P,
    grp_FIR_filter_fu_188_ap_ce,
    ap_CS_fsm_state42,
    ap_CS_fsm_state41,
    ap_CS_fsm_state43,
    ap_CS_fsm_state44);
  output [25:0]D;
  input [0:0]E;
  input ap_CS_fsm_state25;
  input ap_clk;
  input [15:0]A;
  input [15:0]DOUTADOUT;
  input [25:0]P;
  input grp_FIR_filter_fu_188_ap_ce;
  input ap_CS_fsm_state42;
  input ap_CS_fsm_state41;
  input ap_CS_fsm_state43;
  input ap_CS_fsm_state44;

  wire [15:0]A;
  wire [25:0]D;
  wire [15:0]DOUTADOUT;
  wire [0:0]E;
  wire [25:0]P;
  wire ap_CS_fsm_state25;
  wire ap_CS_fsm_state41;
  wire ap_CS_fsm_state42;
  wire ap_CS_fsm_state43;
  wire ap_CS_fsm_state44;
  wire ap_clk;
  wire grp_FIR_filter_fu_188_ap_ce;
  wire grp_fu_2067_ce;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:26]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("AD"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(0),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b0,1'b1,1'b0,1'b0,1'b1,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(E),
        .CEAD(grp_fu_2067_ce),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(grp_fu_2067_ce),
        .CEC(ap_CS_fsm_state25),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_2067_ce),
        .CEP(grp_fu_2067_ce),
        .CLK(ap_clk),
        .D({A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A}),
        .INMODE({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:26],D}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
  LUT5 #(
    .INIT(32'hAAAAAAA8)) 
    p_reg_reg_i_2__18
       (.I0(grp_FIR_filter_fu_188_ap_ce),
        .I1(ap_CS_fsm_state42),
        .I2(ap_CS_fsm_state41),
        .I3(ap_CS_fsm_state43),
        .I4(ap_CS_fsm_state44),
        .O(grp_fu_2067_ce));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_ama_addmuladd_16s_16s_9ns_22s_26_4_1
   (P,
    E,
    ap_CS_fsm_state14,
    ap_clk,
    DSP_PREADD_INST,
    DOUTADOUT,
    C,
    ap_CS_fsm_state48,
    ap_CS_fsm_state23,
    grp_FIR_filter_fu_188_ap_ce,
    ap_CS_fsm_state47,
    ap_CS_fsm_state50,
    ap_CS_fsm_state49);
  output [25:0]P;
  output [0:0]E;
  input ap_CS_fsm_state14;
  input ap_clk;
  input [15:0]DSP_PREADD_INST;
  input [15:0]DOUTADOUT;
  input [20:0]C;
  input ap_CS_fsm_state48;
  input ap_CS_fsm_state23;
  input grp_FIR_filter_fu_188_ap_ce;
  input ap_CS_fsm_state47;
  input ap_CS_fsm_state50;
  input ap_CS_fsm_state49;

  wire [20:0]C;
  wire [15:0]DOUTADOUT;
  wire [15:0]DSP_PREADD_INST;
  wire [0:0]E;
  wire [25:0]P;
  wire ap_CS_fsm_state14;
  wire ap_CS_fsm_state23;
  wire ap_CS_fsm_state47;
  wire ap_CS_fsm_state48;
  wire ap_CS_fsm_state49;
  wire ap_CS_fsm_state50;
  wire ap_clk;
  wire grp_FIR_filter_fu_188_ap_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_ama_addmuladd_16s_16s_9ns_22s_26_4_1_DSP48_0 FIR_HLS_ama_addmuladd_16s_16s_9ns_22s_26_4_1_DSP48_0_U
       (.C(C),
        .DOUTADOUT(DOUTADOUT),
        .DSP_PREADD_INST(DSP_PREADD_INST),
        .E(E),
        .P(P),
        .ap_CS_fsm_state14(ap_CS_fsm_state14),
        .ap_CS_fsm_state23(ap_CS_fsm_state23),
        .ap_CS_fsm_state47(ap_CS_fsm_state47),
        .ap_CS_fsm_state48(ap_CS_fsm_state48),
        .ap_CS_fsm_state49(ap_CS_fsm_state49),
        .ap_CS_fsm_state50(ap_CS_fsm_state50),
        .ap_clk(ap_clk),
        .grp_FIR_filter_fu_188_ap_ce(grp_FIR_filter_fu_188_ap_ce));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_ama_addmuladd_16s_16s_9ns_22s_26_4_1_DSP48_0
   (P,
    E,
    ap_CS_fsm_state14,
    ap_clk,
    DSP_PREADD_INST,
    DOUTADOUT,
    C,
    ap_CS_fsm_state48,
    ap_CS_fsm_state23,
    grp_FIR_filter_fu_188_ap_ce,
    ap_CS_fsm_state47,
    ap_CS_fsm_state50,
    ap_CS_fsm_state49);
  output [25:0]P;
  output [0:0]E;
  input ap_CS_fsm_state14;
  input ap_clk;
  input [15:0]DSP_PREADD_INST;
  input [15:0]DOUTADOUT;
  input [20:0]C;
  input ap_CS_fsm_state48;
  input ap_CS_fsm_state23;
  input grp_FIR_filter_fu_188_ap_ce;
  input ap_CS_fsm_state47;
  input ap_CS_fsm_state50;
  input ap_CS_fsm_state49;

  wire [20:0]C;
  wire [15:0]DOUTADOUT;
  wire [15:0]DSP_PREADD_INST;
  wire [0:0]E;
  wire [25:0]P;
  wire ap_CS_fsm_state14;
  wire ap_CS_fsm_state23;
  wire ap_CS_fsm_state47;
  wire ap_CS_fsm_state48;
  wire ap_CS_fsm_state49;
  wire ap_CS_fsm_state50;
  wire ap_clk;
  wire grp_FIR_filter_fu_188_ap_ce;
  wire grp_fu_2124_ce;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:26]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("AD"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({C[20],C[20],C[20],C[20],C[20],C[20],C[20],C[20],C[20],C[20],C[20],C[20],C[20],C[20],C[20],C[20],C[20],C[20],C[20],C[20],C[20],C[20],C[20],C[20],C[20],C[20],C[20],C}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(ap_CS_fsm_state14),
        .CEAD(grp_fu_2124_ce),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(grp_fu_2124_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(E),
        .CEINMODE(1'b0),
        .CEM(grp_fu_2124_ce),
        .CEP(grp_fu_2124_ce),
        .CLK(ap_clk),
        .D({DSP_PREADD_INST[15],DSP_PREADD_INST[15],DSP_PREADD_INST[15],DSP_PREADD_INST[15],DSP_PREADD_INST[15],DSP_PREADD_INST[15],DSP_PREADD_INST[15],DSP_PREADD_INST[15],DSP_PREADD_INST[15],DSP_PREADD_INST[15],DSP_PREADD_INST[15],DSP_PREADD_INST}),
        .INMODE({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:26],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
  LUT5 #(
    .INIT(32'hAAAAAAA8)) 
    p_reg_reg_i_1__28
       (.I0(grp_FIR_filter_fu_188_ap_ce),
        .I1(ap_CS_fsm_state47),
        .I2(ap_CS_fsm_state50),
        .I3(ap_CS_fsm_state48),
        .I4(ap_CS_fsm_state49),
        .O(grp_fu_2124_ce));
  LUT3 #(
    .INIT(8'hE0)) 
    p_reg_reg_i_2__5
       (.I0(ap_CS_fsm_state48),
        .I1(ap_CS_fsm_state23),
        .I2(grp_FIR_filter_fu_188_ap_ce),
        .O(E));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_ama_addmuladd_16s_16s_9ns_24s_26_4_1
   (P,
    E,
    \ap_CS_fsm_reg[53] ,
    S,
    \add_ln66_4_reg_2607_reg[29] ,
    \add_ln66_15_reg_2530_reg[27] ,
    ap_clk,
    DSP_PREADD_INST,
    A,
    DSP_ALU_INST,
    Q,
    \add_ln66_23_reg_2647_reg[30]_i_17 ,
    CO,
    \add_ln66_23_reg_2647_reg[30] ,
    \add_ln66_23_reg_2647_reg[30]_0 ,
    DI,
    ap_CS_fsm_state3,
    ap_CS_fsm_state32,
    grp_FIR_filter_fu_188_ap_ce,
    ap_CS_fsm_state54,
    ap_CS_fsm_state24,
    ap_CS_fsm_state10,
    ap_CS_fsm_state42,
    ap_CS_fsm_state55,
    ap_CS_fsm_state53,
    ap_CS_fsm_state56);
  output [25:0]P;
  output [0:0]E;
  output [0:0]\ap_CS_fsm_reg[53] ;
  output [0:0]S;
  output [0:0]\add_ln66_4_reg_2607_reg[29] ;
  output [0:0]\add_ln66_15_reg_2530_reg[27] ;
  input ap_clk;
  input [15:0]DSP_PREADD_INST;
  input [15:0]A;
  input [21:0]DSP_ALU_INST;
  input [1:0]Q;
  input [0:0]\add_ln66_23_reg_2647_reg[30]_i_17 ;
  input [0:0]CO;
  input [1:0]\add_ln66_23_reg_2647_reg[30] ;
  input [0:0]\add_ln66_23_reg_2647_reg[30]_0 ;
  input [1:0]DI;
  input ap_CS_fsm_state3;
  input ap_CS_fsm_state32;
  input grp_FIR_filter_fu_188_ap_ce;
  input ap_CS_fsm_state54;
  input ap_CS_fsm_state24;
  input ap_CS_fsm_state10;
  input ap_CS_fsm_state42;
  input ap_CS_fsm_state55;
  input ap_CS_fsm_state53;
  input ap_CS_fsm_state56;

  wire [15:0]A;
  wire [0:0]CO;
  wire [1:0]DI;
  wire [21:0]DSP_ALU_INST;
  wire [15:0]DSP_PREADD_INST;
  wire [0:0]E;
  wire [25:0]P;
  wire [1:0]Q;
  wire [0:0]S;
  wire [0:0]\add_ln66_15_reg_2530_reg[27] ;
  wire [1:0]\add_ln66_23_reg_2647_reg[30] ;
  wire [0:0]\add_ln66_23_reg_2647_reg[30]_0 ;
  wire [0:0]\add_ln66_23_reg_2647_reg[30]_i_17 ;
  wire [0:0]\add_ln66_4_reg_2607_reg[29] ;
  wire [0:0]\ap_CS_fsm_reg[53] ;
  wire ap_CS_fsm_state10;
  wire ap_CS_fsm_state24;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state32;
  wire ap_CS_fsm_state42;
  wire ap_CS_fsm_state53;
  wire ap_CS_fsm_state54;
  wire ap_CS_fsm_state55;
  wire ap_CS_fsm_state56;
  wire ap_clk;
  wire grp_FIR_filter_fu_188_ap_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_ama_addmuladd_16s_16s_9ns_24s_26_4_1_DSP48_0 FIR_HLS_ama_addmuladd_16s_16s_9ns_24s_26_4_1_DSP48_0_U
       (.A(A),
        .CO(CO),
        .DI(DI),
        .DSP_ALU_INST(DSP_ALU_INST),
        .DSP_PREADD_INST(DSP_PREADD_INST),
        .E(E),
        .P(P),
        .Q(Q),
        .S(S),
        .\add_ln66_15_reg_2530_reg[27] (\add_ln66_15_reg_2530_reg[27] ),
        .\add_ln66_23_reg_2647_reg[30] (\add_ln66_23_reg_2647_reg[30] ),
        .\add_ln66_23_reg_2647_reg[30]_0 (\add_ln66_23_reg_2647_reg[30]_0 ),
        .\add_ln66_23_reg_2647_reg[30]_i_17 (\add_ln66_23_reg_2647_reg[30]_i_17 ),
        .\add_ln66_4_reg_2607_reg[29] (\add_ln66_4_reg_2607_reg[29] ),
        .\ap_CS_fsm_reg[53] (\ap_CS_fsm_reg[53] ),
        .ap_CS_fsm_state10(ap_CS_fsm_state10),
        .ap_CS_fsm_state24(ap_CS_fsm_state24),
        .ap_CS_fsm_state3(ap_CS_fsm_state3),
        .ap_CS_fsm_state32(ap_CS_fsm_state32),
        .ap_CS_fsm_state42(ap_CS_fsm_state42),
        .ap_CS_fsm_state53(ap_CS_fsm_state53),
        .ap_CS_fsm_state54(ap_CS_fsm_state54),
        .ap_CS_fsm_state55(ap_CS_fsm_state55),
        .ap_CS_fsm_state56(ap_CS_fsm_state56),
        .ap_clk(ap_clk),
        .grp_FIR_filter_fu_188_ap_ce(grp_FIR_filter_fu_188_ap_ce));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_ama_addmuladd_16s_16s_9ns_24s_26_4_1_DSP48_0
   (P,
    E,
    \ap_CS_fsm_reg[53] ,
    S,
    \add_ln66_4_reg_2607_reg[29] ,
    \add_ln66_15_reg_2530_reg[27] ,
    ap_clk,
    DSP_PREADD_INST,
    A,
    DSP_ALU_INST,
    Q,
    \add_ln66_23_reg_2647_reg[30]_i_17 ,
    CO,
    \add_ln66_23_reg_2647_reg[30] ,
    \add_ln66_23_reg_2647_reg[30]_0 ,
    DI,
    ap_CS_fsm_state3,
    ap_CS_fsm_state32,
    grp_FIR_filter_fu_188_ap_ce,
    ap_CS_fsm_state54,
    ap_CS_fsm_state24,
    ap_CS_fsm_state10,
    ap_CS_fsm_state42,
    ap_CS_fsm_state55,
    ap_CS_fsm_state53,
    ap_CS_fsm_state56);
  output [25:0]P;
  output [0:0]E;
  output [0:0]\ap_CS_fsm_reg[53] ;
  output [0:0]S;
  output [0:0]\add_ln66_4_reg_2607_reg[29] ;
  output [0:0]\add_ln66_15_reg_2530_reg[27] ;
  input ap_clk;
  input [15:0]DSP_PREADD_INST;
  input [15:0]A;
  input [21:0]DSP_ALU_INST;
  input [1:0]Q;
  input [0:0]\add_ln66_23_reg_2647_reg[30]_i_17 ;
  input [0:0]CO;
  input [1:0]\add_ln66_23_reg_2647_reg[30] ;
  input [0:0]\add_ln66_23_reg_2647_reg[30]_0 ;
  input [1:0]DI;
  input ap_CS_fsm_state3;
  input ap_CS_fsm_state32;
  input grp_FIR_filter_fu_188_ap_ce;
  input ap_CS_fsm_state54;
  input ap_CS_fsm_state24;
  input ap_CS_fsm_state10;
  input ap_CS_fsm_state42;
  input ap_CS_fsm_state55;
  input ap_CS_fsm_state53;
  input ap_CS_fsm_state56;

  wire [15:0]A;
  wire [0:0]CO;
  wire [1:0]DI;
  wire [21:0]DSP_ALU_INST;
  wire [15:0]DSP_PREADD_INST;
  wire [0:0]E;
  wire [25:0]P;
  wire [1:0]Q;
  wire [0:0]S;
  wire [0:0]\add_ln66_15_reg_2530_reg[27] ;
  wire [1:0]\add_ln66_23_reg_2647_reg[30] ;
  wire [0:0]\add_ln66_23_reg_2647_reg[30]_0 ;
  wire [0:0]\add_ln66_23_reg_2647_reg[30]_i_17 ;
  wire [0:0]\add_ln66_4_reg_2607_reg[29] ;
  wire [0:0]\ap_CS_fsm_reg[53] ;
  wire ap_CS_fsm_state10;
  wire ap_CS_fsm_state24;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state32;
  wire ap_CS_fsm_state42;
  wire ap_CS_fsm_state53;
  wire ap_CS_fsm_state54;
  wire ap_CS_fsm_state55;
  wire ap_CS_fsm_state56;
  wire ap_clk;
  wire grp_FIR_filter_fu_188_ap_ce;
  wire grp_fu_2183_ce;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:26]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h9)) 
    \add_ln66_23_reg_2647[30]_i_19 
       (.I0(DI[1]),
        .I1(DI[0]),
        .O(\add_ln66_15_reg_2530_reg[27] ));
  LUT4 #(
    .INIT(16'h4DB2)) 
    \add_ln66_23_reg_2647[30]_i_35 
       (.I0(P[25]),
        .I1(Q[0]),
        .I2(\add_ln66_23_reg_2647_reg[30]_i_17 ),
        .I3(Q[1]),
        .O(S));
  LUT4 #(
    .INIT(16'h8E71)) 
    \add_ln66_23_reg_2647[30]_i_8 
       (.I0(CO),
        .I1(\add_ln66_23_reg_2647_reg[30] [0]),
        .I2(\add_ln66_23_reg_2647_reg[30]_0 ),
        .I3(\add_ln66_23_reg_2647_reg[30] [1]),
        .O(\add_ln66_4_reg_2607_reg[29] ));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("AD"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({DSP_ALU_INST[21],DSP_ALU_INST[21],DSP_ALU_INST[21],DSP_ALU_INST[21],DSP_ALU_INST[21],DSP_ALU_INST[21],DSP_ALU_INST[21],DSP_ALU_INST[21],DSP_ALU_INST[21],DSP_ALU_INST[21],DSP_ALU_INST[21],DSP_ALU_INST[21],DSP_ALU_INST[21],DSP_ALU_INST[21],DSP_ALU_INST[21],DSP_ALU_INST[21],DSP_ALU_INST[21],DSP_ALU_INST[21],DSP_ALU_INST[21],DSP_ALU_INST[21],DSP_ALU_INST[21],DSP_ALU_INST[21],DSP_ALU_INST[21],DSP_ALU_INST[21],DSP_ALU_INST,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(E),
        .CEAD(grp_fu_2183_ce),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(grp_fu_2183_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(\ap_CS_fsm_reg[53] ),
        .CEINMODE(1'b0),
        .CEM(grp_fu_2183_ce),
        .CEP(grp_fu_2183_ce),
        .CLK(ap_clk),
        .D({DSP_PREADD_INST[15],DSP_PREADD_INST[15],DSP_PREADD_INST[15],DSP_PREADD_INST[15],DSP_PREADD_INST[15],DSP_PREADD_INST[15],DSP_PREADD_INST[15],DSP_PREADD_INST[15],DSP_PREADD_INST[15],DSP_PREADD_INST[15],DSP_PREADD_INST[15],DSP_PREADD_INST}),
        .INMODE({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:26],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
  LUT5 #(
    .INIT(32'hAAAAAAA8)) 
    p_reg_reg_i_1__24
       (.I0(grp_FIR_filter_fu_188_ap_ce),
        .I1(ap_CS_fsm_state55),
        .I2(ap_CS_fsm_state54),
        .I3(ap_CS_fsm_state53),
        .I4(ap_CS_fsm_state56),
        .O(grp_fu_2183_ce));
  LUT3 #(
    .INIT(8'hE0)) 
    p_reg_reg_i_1__7
       (.I0(ap_CS_fsm_state3),
        .I1(ap_CS_fsm_state32),
        .I2(grp_FIR_filter_fu_188_ap_ce),
        .O(E));
  LUT5 #(
    .INIT(32'hF0F0F0E0)) 
    p_reg_reg_i_3__4
       (.I0(ap_CS_fsm_state54),
        .I1(ap_CS_fsm_state24),
        .I2(grp_FIR_filter_fu_188_ap_ce),
        .I3(ap_CS_fsm_state10),
        .I4(ap_CS_fsm_state42),
        .O(\ap_CS_fsm_reg[53] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_28_4_1
   (P,
    \ap_CS_fsm_reg[21] ,
    S,
    E,
    ap_CS_fsm_state29,
    ap_clk,
    A,
    D,
    DSP_ALU_INST,
    Q,
    ap_CS_fsm_state22,
    ap_CS_fsm_state40,
    grp_FIR_filter_fu_188_ap_ce,
    ap_CS_fsm_state43,
    ap_CS_fsm_state46,
    ap_CS_fsm_state45,
    ap_CS_fsm_state44);
  output [27:0]P;
  output [0:0]\ap_CS_fsm_reg[21] ;
  output [0:0]S;
  input [0:0]E;
  input ap_CS_fsm_state29;
  input ap_clk;
  input [15:0]A;
  input [15:0]D;
  input [26:0]DSP_ALU_INST;
  input [0:0]Q;
  input ap_CS_fsm_state22;
  input ap_CS_fsm_state40;
  input grp_FIR_filter_fu_188_ap_ce;
  input ap_CS_fsm_state43;
  input ap_CS_fsm_state46;
  input ap_CS_fsm_state45;
  input ap_CS_fsm_state44;

  wire [15:0]A;
  wire [15:0]D;
  wire [26:0]DSP_ALU_INST;
  wire [0:0]E;
  wire [27:0]P;
  wire [0:0]Q;
  wire [0:0]S;
  wire [0:0]\ap_CS_fsm_reg[21] ;
  wire ap_CS_fsm_state22;
  wire ap_CS_fsm_state29;
  wire ap_CS_fsm_state40;
  wire ap_CS_fsm_state43;
  wire ap_CS_fsm_state44;
  wire ap_CS_fsm_state45;
  wire ap_CS_fsm_state46;
  wire ap_clk;
  wire grp_FIR_filter_fu_188_ap_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_28_4_1_DSP48_0 FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_28_4_1_DSP48_0_U
       (.A(A),
        .D(D),
        .DSP_ALU_INST(DSP_ALU_INST),
        .E(E),
        .P(P),
        .Q(Q),
        .S(S),
        .\ap_CS_fsm_reg[21] (\ap_CS_fsm_reg[21] ),
        .ap_CS_fsm_state22(ap_CS_fsm_state22),
        .ap_CS_fsm_state29(ap_CS_fsm_state29),
        .ap_CS_fsm_state40(ap_CS_fsm_state40),
        .ap_CS_fsm_state43(ap_CS_fsm_state43),
        .ap_CS_fsm_state44(ap_CS_fsm_state44),
        .ap_CS_fsm_state45(ap_CS_fsm_state45),
        .ap_CS_fsm_state46(ap_CS_fsm_state46),
        .ap_clk(ap_clk),
        .grp_FIR_filter_fu_188_ap_ce(grp_FIR_filter_fu_188_ap_ce));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_28_4_1_DSP48_0
   (P,
    \ap_CS_fsm_reg[21] ,
    S,
    E,
    ap_CS_fsm_state29,
    ap_clk,
    A,
    D,
    DSP_ALU_INST,
    Q,
    ap_CS_fsm_state22,
    ap_CS_fsm_state40,
    grp_FIR_filter_fu_188_ap_ce,
    ap_CS_fsm_state43,
    ap_CS_fsm_state46,
    ap_CS_fsm_state45,
    ap_CS_fsm_state44);
  output [27:0]P;
  output [0:0]\ap_CS_fsm_reg[21] ;
  output [0:0]S;
  input [0:0]E;
  input ap_CS_fsm_state29;
  input ap_clk;
  input [15:0]A;
  input [15:0]D;
  input [26:0]DSP_ALU_INST;
  input [0:0]Q;
  input ap_CS_fsm_state22;
  input ap_CS_fsm_state40;
  input grp_FIR_filter_fu_188_ap_ce;
  input ap_CS_fsm_state43;
  input ap_CS_fsm_state46;
  input ap_CS_fsm_state45;
  input ap_CS_fsm_state44;

  wire [15:0]A;
  wire [15:0]D;
  wire [26:0]DSP_ALU_INST;
  wire [0:0]E;
  wire [27:0]P;
  wire [0:0]Q;
  wire [0:0]S;
  wire [0:0]\ap_CS_fsm_reg[21] ;
  wire ap_CS_fsm_state22;
  wire ap_CS_fsm_state29;
  wire ap_CS_fsm_state40;
  wire ap_CS_fsm_state43;
  wire ap_CS_fsm_state44;
  wire ap_CS_fsm_state45;
  wire ap_CS_fsm_state46;
  wire ap_clk;
  wire grp_FIR_filter_fu_188_ap_ce;
  wire grp_fu_2086_ce;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:28]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \add_ln66_15_reg_2530[28]_i_3 
       (.I0(P[27]),
        .I1(Q),
        .O(S));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("AD"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({D[15],D[15],D[15],D[15],D[15],D[15],D[15],D[15],D[15],D[15],D[15],D[15],D[15],D[15],D}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({DSP_ALU_INST[26],DSP_ALU_INST[26],DSP_ALU_INST[26],DSP_ALU_INST[26],DSP_ALU_INST[26],DSP_ALU_INST[26],DSP_ALU_INST[26],DSP_ALU_INST[26],DSP_ALU_INST[26],DSP_ALU_INST[26],DSP_ALU_INST[26],DSP_ALU_INST[26],DSP_ALU_INST[26],DSP_ALU_INST[26],DSP_ALU_INST[26],DSP_ALU_INST[26],DSP_ALU_INST[26],DSP_ALU_INST[26],DSP_ALU_INST[26],DSP_ALU_INST[26],DSP_ALU_INST[26],DSP_ALU_INST}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(E),
        .CEAD(grp_fu_2086_ce),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(grp_fu_2086_ce),
        .CEC(ap_CS_fsm_state29),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(\ap_CS_fsm_reg[21] ),
        .CEINMODE(1'b0),
        .CEM(grp_fu_2086_ce),
        .CEP(grp_fu_2086_ce),
        .CLK(ap_clk),
        .D({A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A}),
        .INMODE({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:28],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
  LUT5 #(
    .INIT(32'hAAAAAAA8)) 
    p_reg_reg_i_2__17
       (.I0(grp_FIR_filter_fu_188_ap_ce),
        .I1(ap_CS_fsm_state43),
        .I2(ap_CS_fsm_state46),
        .I3(ap_CS_fsm_state45),
        .I4(ap_CS_fsm_state44),
        .O(grp_fu_2086_ce));
  LUT3 #(
    .INIT(8'hE0)) 
    p_reg_reg_i_3__9
       (.I0(ap_CS_fsm_state22),
        .I1(ap_CS_fsm_state40),
        .I2(grp_FIR_filter_fu_188_ap_ce),
        .O(\ap_CS_fsm_reg[21] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_ama_addmuladd_16s_16s_9ns_28s_28_4_1
   (P,
    CEAD,
    E,
    ap_CS_fsm_state17,
    ap_CS_fsm_state11,
    ap_clk,
    DSP_PREADD_INST,
    DOUTADOUT,
    DSP_ALU_INST,
    ap_CS_fsm_state39,
    grp_FIR_filter_fu_188_ap_ce,
    ap_CS_fsm_state8,
    ap_CS_fsm_state20,
    ap_CS_fsm_state24,
    ap_CS_fsm_state25,
    ap_CS_fsm_state22,
    ap_CS_fsm_state23);
  output [27:0]P;
  output CEAD;
  output [0:0]E;
  input ap_CS_fsm_state17;
  input ap_CS_fsm_state11;
  input ap_clk;
  input [15:0]DSP_PREADD_INST;
  input [15:0]DOUTADOUT;
  input [27:0]DSP_ALU_INST;
  input ap_CS_fsm_state39;
  input grp_FIR_filter_fu_188_ap_ce;
  input ap_CS_fsm_state8;
  input ap_CS_fsm_state20;
  input ap_CS_fsm_state24;
  input ap_CS_fsm_state25;
  input ap_CS_fsm_state22;
  input ap_CS_fsm_state23;

  wire CEAD;
  wire [15:0]DOUTADOUT;
  wire [27:0]DSP_ALU_INST;
  wire [15:0]DSP_PREADD_INST;
  wire [0:0]E;
  wire [27:0]P;
  wire ap_CS_fsm_state11;
  wire ap_CS_fsm_state17;
  wire ap_CS_fsm_state20;
  wire ap_CS_fsm_state22;
  wire ap_CS_fsm_state23;
  wire ap_CS_fsm_state24;
  wire ap_CS_fsm_state25;
  wire ap_CS_fsm_state39;
  wire ap_CS_fsm_state8;
  wire ap_clk;
  wire grp_FIR_filter_fu_188_ap_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_ama_addmuladd_16s_16s_9ns_28s_28_4_1_DSP48_0 FIR_HLS_ama_addmuladd_16s_16s_9ns_28s_28_4_1_DSP48_0_U
       (.CEP(CEAD),
        .DOUTADOUT(DOUTADOUT),
        .DSP_ALU_INST(DSP_ALU_INST),
        .DSP_PREADD_INST(DSP_PREADD_INST),
        .E(E),
        .P(P),
        .ap_CS_fsm_state11(ap_CS_fsm_state11),
        .ap_CS_fsm_state17(ap_CS_fsm_state17),
        .ap_CS_fsm_state20(ap_CS_fsm_state20),
        .ap_CS_fsm_state22(ap_CS_fsm_state22),
        .ap_CS_fsm_state23(ap_CS_fsm_state23),
        .ap_CS_fsm_state24(ap_CS_fsm_state24),
        .ap_CS_fsm_state25(ap_CS_fsm_state25),
        .ap_CS_fsm_state39(ap_CS_fsm_state39),
        .ap_CS_fsm_state8(ap_CS_fsm_state8),
        .ap_clk(ap_clk),
        .grp_FIR_filter_fu_188_ap_ce(grp_FIR_filter_fu_188_ap_ce));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_ama_addmuladd_16s_16s_9ns_28s_28_4_1_DSP48_0
   (P,
    CEP,
    E,
    ap_CS_fsm_state17,
    ap_CS_fsm_state11,
    ap_clk,
    DSP_PREADD_INST,
    DOUTADOUT,
    DSP_ALU_INST,
    ap_CS_fsm_state39,
    grp_FIR_filter_fu_188_ap_ce,
    ap_CS_fsm_state8,
    ap_CS_fsm_state20,
    ap_CS_fsm_state24,
    ap_CS_fsm_state25,
    ap_CS_fsm_state22,
    ap_CS_fsm_state23);
  output [27:0]P;
  output CEP;
  output [0:0]E;
  input ap_CS_fsm_state17;
  input ap_CS_fsm_state11;
  input ap_clk;
  input [15:0]DSP_PREADD_INST;
  input [15:0]DOUTADOUT;
  input [27:0]DSP_ALU_INST;
  input ap_CS_fsm_state39;
  input grp_FIR_filter_fu_188_ap_ce;
  input ap_CS_fsm_state8;
  input ap_CS_fsm_state20;
  input ap_CS_fsm_state24;
  input ap_CS_fsm_state25;
  input ap_CS_fsm_state22;
  input ap_CS_fsm_state23;

  wire CEP;
  wire [15:0]DOUTADOUT;
  wire [27:0]DSP_ALU_INST;
  wire [15:0]DSP_PREADD_INST;
  wire [0:0]E;
  wire [27:0]P;
  wire ap_CS_fsm_state11;
  wire ap_CS_fsm_state17;
  wire ap_CS_fsm_state20;
  wire ap_CS_fsm_state22;
  wire ap_CS_fsm_state23;
  wire ap_CS_fsm_state24;
  wire ap_CS_fsm_state25;
  wire ap_CS_fsm_state39;
  wire ap_CS_fsm_state8;
  wire ap_clk;
  wire grp_FIR_filter_fu_188_ap_ce;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:28]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("AD"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b1,1'b1,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({DSP_ALU_INST[27],DSP_ALU_INST[27],DSP_ALU_INST[27],DSP_ALU_INST[27],DSP_ALU_INST[27],DSP_ALU_INST[27],DSP_ALU_INST[27],DSP_ALU_INST[27],DSP_ALU_INST[27],DSP_ALU_INST[27],DSP_ALU_INST[27],DSP_ALU_INST[27],DSP_ALU_INST[27],DSP_ALU_INST[27],DSP_ALU_INST[27],DSP_ALU_INST[27],DSP_ALU_INST[27],DSP_ALU_INST[27],DSP_ALU_INST[27],DSP_ALU_INST[27],DSP_ALU_INST}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(ap_CS_fsm_state17),
        .CEAD(CEP),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEP),
        .CEC(ap_CS_fsm_state11),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(E),
        .CEINMODE(1'b0),
        .CEM(CEP),
        .CEP(CEP),
        .CLK(ap_clk),
        .D({DSP_PREADD_INST[15],DSP_PREADD_INST[15],DSP_PREADD_INST[15],DSP_PREADD_INST[15],DSP_PREADD_INST[15],DSP_PREADD_INST[15],DSP_PREADD_INST[15],DSP_PREADD_INST[15],DSP_PREADD_INST[15],DSP_PREADD_INST[15],DSP_PREADD_INST[15],DSP_PREADD_INST}),
        .INMODE({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:28],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
  LUT5 #(
    .INIT(32'hAAAAAAA8)) 
    p_reg_reg_i_1__31
       (.I0(grp_FIR_filter_fu_188_ap_ce),
        .I1(ap_CS_fsm_state24),
        .I2(ap_CS_fsm_state25),
        .I3(ap_CS_fsm_state22),
        .I4(ap_CS_fsm_state23),
        .O(CEP));
  LUT4 #(
    .INIT(16'hCCC8)) 
    p_reg_reg_i_2__11
       (.I0(ap_CS_fsm_state39),
        .I1(grp_FIR_filter_fu_188_ap_ce),
        .I2(ap_CS_fsm_state8),
        .I3(ap_CS_fsm_state20),
        .O(E));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_ama_addmuladd_16s_16s_9s_25s_26_4_1
   (D,
    ap_CS_fsm_state30,
    ap_CS_fsm_state51,
    E,
    ap_clk,
    DSP_PREADD_INST,
    A,
    P,
    grp_FIR_filter_fu_188_ap_ce,
    ap_CS_fsm_state52,
    ap_CS_fsm_state54,
    ap_CS_fsm_state53);
  output [25:0]D;
  input ap_CS_fsm_state30;
  input ap_CS_fsm_state51;
  input [0:0]E;
  input ap_clk;
  input [15:0]DSP_PREADD_INST;
  input [15:0]A;
  input [24:0]P;
  input grp_FIR_filter_fu_188_ap_ce;
  input ap_CS_fsm_state52;
  input ap_CS_fsm_state54;
  input ap_CS_fsm_state53;

  wire [15:0]A;
  wire [25:0]D;
  wire [15:0]DSP_PREADD_INST;
  wire [0:0]E;
  wire [24:0]P;
  wire ap_CS_fsm_state30;
  wire ap_CS_fsm_state51;
  wire ap_CS_fsm_state52;
  wire ap_CS_fsm_state53;
  wire ap_CS_fsm_state54;
  wire ap_clk;
  wire grp_FIR_filter_fu_188_ap_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_ama_addmuladd_16s_16s_9s_25s_26_4_1_DSP48_0_25 FIR_HLS_ama_addmuladd_16s_16s_9s_25s_26_4_1_DSP48_0_U
       (.A(A),
        .D(D),
        .DSP_PREADD_INST(DSP_PREADD_INST),
        .E(E),
        .P(P),
        .ap_CS_fsm_state30(ap_CS_fsm_state30),
        .ap_CS_fsm_state51(ap_CS_fsm_state51),
        .ap_CS_fsm_state52(ap_CS_fsm_state52),
        .ap_CS_fsm_state53(ap_CS_fsm_state53),
        .ap_CS_fsm_state54(ap_CS_fsm_state54),
        .ap_clk(ap_clk),
        .grp_FIR_filter_fu_188_ap_ce(grp_FIR_filter_fu_188_ap_ce));
endmodule

(* ORIG_REF_NAME = "FIR_HLS_ama_addmuladd_16s_16s_9s_25s_26_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_ama_addmuladd_16s_16s_9s_25s_26_4_1_24
   (D,
    E,
    \ap_CS_fsm_reg[42] ,
    grp_FIR_filter_fu_188_ap_ce,
    \ap_CS_fsm_reg[51] ,
    \ap_CS_fsm_reg[79] ,
    \ap_CS_fsm_reg[82] ,
    \ap_CS_fsm_reg[0] ,
    \ap_CS_fsm_reg[49] ,
    \ap_CS_fsm_reg[59] ,
    \ap_CS_fsm_reg[66] ,
    \ap_CS_fsm_reg[69] ,
    \ap_CS_fsm_reg[57] ,
    ap_CS_fsm_state31,
    ap_clk,
    DSP_PREADD_INST,
    DSP_ALU_INST,
    P,
    ap_block_pp0_stage10_subdone_grp0_done_reg,
    Q,
    \mod_value_load_reg_1186_pp0_iter1_reg_reg[1] ,
    ap_block_pp0_stage11_subdone_grp0_done_reg,
    ap_CS_fsm_state52,
    ap_CS_fsm_state58,
    ap_CS_fsm_state43,
    ap_CS_fsm_state54,
    ap_CS_fsm_state10,
    ap_CS_fsm_state25,
    ap_CS_fsm_state53,
    ap_CS_fsm_state55);
  output [25:0]D;
  output [0:0]E;
  output [0:0]\ap_CS_fsm_reg[42] ;
  output grp_FIR_filter_fu_188_ap_ce;
  output \ap_CS_fsm_reg[51] ;
  output \ap_CS_fsm_reg[79] ;
  output \ap_CS_fsm_reg[82] ;
  output [0:0]\ap_CS_fsm_reg[0] ;
  output \ap_CS_fsm_reg[49] ;
  output \ap_CS_fsm_reg[59] ;
  output \ap_CS_fsm_reg[66] ;
  output \ap_CS_fsm_reg[69] ;
  output \ap_CS_fsm_reg[57] ;
  input ap_CS_fsm_state31;
  input ap_clk;
  input [15:0]DSP_PREADD_INST;
  input [15:0]DSP_ALU_INST;
  input [24:0]P;
  input ap_block_pp0_stage10_subdone_grp0_done_reg;
  input [87:0]Q;
  input \mod_value_load_reg_1186_pp0_iter1_reg_reg[1] ;
  input ap_block_pp0_stage11_subdone_grp0_done_reg;
  input ap_CS_fsm_state52;
  input ap_CS_fsm_state58;
  input ap_CS_fsm_state43;
  input ap_CS_fsm_state54;
  input ap_CS_fsm_state10;
  input ap_CS_fsm_state25;
  input ap_CS_fsm_state53;
  input ap_CS_fsm_state55;

  wire [25:0]D;
  wire [15:0]DSP_ALU_INST;
  wire [15:0]DSP_PREADD_INST;
  wire [0:0]E;
  wire [24:0]P;
  wire [87:0]Q;
  wire [0:0]\ap_CS_fsm_reg[0] ;
  wire [0:0]\ap_CS_fsm_reg[42] ;
  wire \ap_CS_fsm_reg[49] ;
  wire \ap_CS_fsm_reg[51] ;
  wire \ap_CS_fsm_reg[57] ;
  wire \ap_CS_fsm_reg[59] ;
  wire \ap_CS_fsm_reg[66] ;
  wire \ap_CS_fsm_reg[69] ;
  wire \ap_CS_fsm_reg[79] ;
  wire \ap_CS_fsm_reg[82] ;
  wire ap_CS_fsm_state10;
  wire ap_CS_fsm_state25;
  wire ap_CS_fsm_state31;
  wire ap_CS_fsm_state43;
  wire ap_CS_fsm_state52;
  wire ap_CS_fsm_state53;
  wire ap_CS_fsm_state54;
  wire ap_CS_fsm_state55;
  wire ap_CS_fsm_state58;
  wire ap_block_pp0_stage10_subdone_grp0_done_reg;
  wire ap_block_pp0_stage11_subdone_grp0_done_reg;
  wire ap_clk;
  wire grp_FIR_filter_fu_188_ap_ce;
  wire \mod_value_load_reg_1186_pp0_iter1_reg_reg[1] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_ama_addmuladd_16s_16s_9s_25s_26_4_1_DSP48_0 FIR_HLS_ama_addmuladd_16s_16s_9s_25s_26_4_1_DSP48_0_U
       (.D(D),
        .DSP_ALU_INST(DSP_ALU_INST),
        .DSP_PREADD_INST(DSP_PREADD_INST),
        .E(E),
        .P(P),
        .Q(Q),
        .\ap_CS_fsm_reg[0] (\ap_CS_fsm_reg[0] ),
        .\ap_CS_fsm_reg[42] (\ap_CS_fsm_reg[42] ),
        .\ap_CS_fsm_reg[49] (\ap_CS_fsm_reg[49] ),
        .\ap_CS_fsm_reg[51] (\ap_CS_fsm_reg[51] ),
        .\ap_CS_fsm_reg[57] (\ap_CS_fsm_reg[57] ),
        .\ap_CS_fsm_reg[59] (\ap_CS_fsm_reg[59] ),
        .\ap_CS_fsm_reg[5] (grp_FIR_filter_fu_188_ap_ce),
        .\ap_CS_fsm_reg[66] (\ap_CS_fsm_reg[66] ),
        .\ap_CS_fsm_reg[69] (\ap_CS_fsm_reg[69] ),
        .\ap_CS_fsm_reg[79] (\ap_CS_fsm_reg[79] ),
        .\ap_CS_fsm_reg[82] (\ap_CS_fsm_reg[82] ),
        .ap_CS_fsm_state10(ap_CS_fsm_state10),
        .ap_CS_fsm_state25(ap_CS_fsm_state25),
        .ap_CS_fsm_state31(ap_CS_fsm_state31),
        .ap_CS_fsm_state43(ap_CS_fsm_state43),
        .ap_CS_fsm_state52(ap_CS_fsm_state52),
        .ap_CS_fsm_state53(ap_CS_fsm_state53),
        .ap_CS_fsm_state54(ap_CS_fsm_state54),
        .ap_CS_fsm_state55(ap_CS_fsm_state55),
        .ap_CS_fsm_state58(ap_CS_fsm_state58),
        .ap_block_pp0_stage10_subdone_grp0_done_reg(ap_block_pp0_stage10_subdone_grp0_done_reg),
        .ap_block_pp0_stage11_subdone_grp0_done_reg(ap_block_pp0_stage11_subdone_grp0_done_reg),
        .ap_clk(ap_clk),
        .\mod_value_load_reg_1186_pp0_iter1_reg_reg[1] (\mod_value_load_reg_1186_pp0_iter1_reg_reg[1] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_ama_addmuladd_16s_16s_9s_25s_26_4_1_DSP48_0
   (D,
    E,
    \ap_CS_fsm_reg[42] ,
    \ap_CS_fsm_reg[5] ,
    \ap_CS_fsm_reg[51] ,
    \ap_CS_fsm_reg[79] ,
    \ap_CS_fsm_reg[82] ,
    \ap_CS_fsm_reg[0] ,
    \ap_CS_fsm_reg[49] ,
    \ap_CS_fsm_reg[59] ,
    \ap_CS_fsm_reg[66] ,
    \ap_CS_fsm_reg[69] ,
    \ap_CS_fsm_reg[57] ,
    ap_CS_fsm_state31,
    ap_clk,
    DSP_PREADD_INST,
    DSP_ALU_INST,
    P,
    ap_block_pp0_stage10_subdone_grp0_done_reg,
    Q,
    \mod_value_load_reg_1186_pp0_iter1_reg_reg[1] ,
    ap_block_pp0_stage11_subdone_grp0_done_reg,
    ap_CS_fsm_state52,
    ap_CS_fsm_state58,
    ap_CS_fsm_state43,
    ap_CS_fsm_state54,
    ap_CS_fsm_state10,
    ap_CS_fsm_state25,
    ap_CS_fsm_state53,
    ap_CS_fsm_state55);
  output [25:0]D;
  output [0:0]E;
  output [0:0]\ap_CS_fsm_reg[42] ;
  output \ap_CS_fsm_reg[5] ;
  output \ap_CS_fsm_reg[51] ;
  output \ap_CS_fsm_reg[79] ;
  output \ap_CS_fsm_reg[82] ;
  output [0:0]\ap_CS_fsm_reg[0] ;
  output \ap_CS_fsm_reg[49] ;
  output \ap_CS_fsm_reg[59] ;
  output \ap_CS_fsm_reg[66] ;
  output \ap_CS_fsm_reg[69] ;
  output \ap_CS_fsm_reg[57] ;
  input ap_CS_fsm_state31;
  input ap_clk;
  input [15:0]DSP_PREADD_INST;
  input [15:0]DSP_ALU_INST;
  input [24:0]P;
  input ap_block_pp0_stage10_subdone_grp0_done_reg;
  input [87:0]Q;
  input \mod_value_load_reg_1186_pp0_iter1_reg_reg[1] ;
  input ap_block_pp0_stage11_subdone_grp0_done_reg;
  input ap_CS_fsm_state52;
  input ap_CS_fsm_state58;
  input ap_CS_fsm_state43;
  input ap_CS_fsm_state54;
  input ap_CS_fsm_state10;
  input ap_CS_fsm_state25;
  input ap_CS_fsm_state53;
  input ap_CS_fsm_state55;

  wire [25:0]D;
  wire [15:0]DSP_ALU_INST;
  wire [15:0]DSP_PREADD_INST;
  wire [0:0]E;
  wire [24:0]P;
  wire [87:0]Q;
  wire \ap_CS_fsm[87]_i_10_n_0 ;
  wire \ap_CS_fsm[87]_i_11_n_0 ;
  wire \ap_CS_fsm[87]_i_12_n_0 ;
  wire \ap_CS_fsm[87]_i_13_n_0 ;
  wire \ap_CS_fsm[87]_i_17_n_0 ;
  wire \ap_CS_fsm[87]_i_18_n_0 ;
  wire \ap_CS_fsm[87]_i_20_n_0 ;
  wire \ap_CS_fsm[87]_i_21_n_0 ;
  wire \ap_CS_fsm[87]_i_22_n_0 ;
  wire \ap_CS_fsm[87]_i_23_n_0 ;
  wire \ap_CS_fsm[87]_i_24_n_0 ;
  wire \ap_CS_fsm[87]_i_25_n_0 ;
  wire \ap_CS_fsm[87]_i_26_n_0 ;
  wire \ap_CS_fsm[87]_i_2_n_0 ;
  wire \ap_CS_fsm[87]_i_3_n_0 ;
  wire \ap_CS_fsm[87]_i_4_n_0 ;
  wire \ap_CS_fsm[87]_i_6_n_0 ;
  wire [0:0]\ap_CS_fsm_reg[0] ;
  wire [0:0]\ap_CS_fsm_reg[42] ;
  wire \ap_CS_fsm_reg[49] ;
  wire \ap_CS_fsm_reg[51] ;
  wire \ap_CS_fsm_reg[57] ;
  wire \ap_CS_fsm_reg[59] ;
  wire \ap_CS_fsm_reg[5] ;
  wire \ap_CS_fsm_reg[66] ;
  wire \ap_CS_fsm_reg[69] ;
  wire \ap_CS_fsm_reg[79] ;
  wire \ap_CS_fsm_reg[82] ;
  wire ap_CS_fsm_state10;
  wire ap_CS_fsm_state25;
  wire ap_CS_fsm_state31;
  wire ap_CS_fsm_state43;
  wire ap_CS_fsm_state52;
  wire ap_CS_fsm_state53;
  wire ap_CS_fsm_state54;
  wire ap_CS_fsm_state55;
  wire ap_CS_fsm_state58;
  wire ap_block_pp0_stage10_subdone_grp0_done_reg;
  wire ap_block_pp0_stage11_subdone_grp0_done_reg;
  wire ap_clk;
  wire grp_fu_2173_ce;
  wire \mod_value_load_reg_1186_pp0_iter1_reg_reg[1] ;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:26]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h2)) 
    \FSM_onehot_mod_value[3]_i_1 
       (.I0(Q[0]),
        .I1(\mod_value_load_reg_1186_pp0_iter1_reg_reg[1] ),
        .O(\ap_CS_fsm_reg[0] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ap_CS_fsm[87]_i_1 
       (.I0(\ap_CS_fsm[87]_i_2_n_0 ),
        .I1(\ap_CS_fsm[87]_i_3_n_0 ),
        .I2(\ap_CS_fsm[87]_i_4_n_0 ),
        .I3(\ap_CS_fsm_reg[51] ),
        .I4(\ap_CS_fsm[87]_i_6_n_0 ),
        .I5(\ap_CS_fsm_reg[79] ),
        .O(\ap_CS_fsm_reg[5] ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[87]_i_10 
       (.I0(Q[58]),
        .I1(Q[77]),
        .I2(Q[81]),
        .I3(Q[30]),
        .O(\ap_CS_fsm[87]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[87]_i_11 
       (.I0(Q[50]),
        .I1(Q[4]),
        .I2(Q[67]),
        .I3(Q[9]),
        .O(\ap_CS_fsm[87]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[87]_i_12 
       (.I0(Q[29]),
        .I1(Q[26]),
        .O(\ap_CS_fsm[87]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \ap_CS_fsm[87]_i_13 
       (.I0(Q[72]),
        .I1(Q[37]),
        .I2(Q[65]),
        .I3(Q[63]),
        .O(\ap_CS_fsm[87]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[87]_i_14 
       (.I0(Q[66]),
        .I1(Q[45]),
        .I2(Q[68]),
        .I3(Q[17]),
        .O(\ap_CS_fsm_reg[66] ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[87]_i_15 
       (.I0(Q[69]),
        .I1(Q[32]),
        .I2(Q[22]),
        .I3(Q[31]),
        .O(\ap_CS_fsm_reg[69] ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[87]_i_16 
       (.I0(Q[57]),
        .I1(Q[53]),
        .I2(Q[15]),
        .I3(Q[33]),
        .O(\ap_CS_fsm_reg[57] ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[87]_i_17 
       (.I0(Q[71]),
        .I1(Q[52]),
        .I2(Q[76]),
        .I3(Q[13]),
        .O(\ap_CS_fsm[87]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'hFFF4)) 
    \ap_CS_fsm[87]_i_18 
       (.I0(ap_block_pp0_stage11_subdone_grp0_done_reg),
        .I1(Q[11]),
        .I2(Q[64]),
        .I3(Q[21]),
        .O(\ap_CS_fsm[87]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[87]_i_19 
       (.I0(Q[82]),
        .I1(Q[85]),
        .I2(Q[25]),
        .I3(Q[12]),
        .O(\ap_CS_fsm_reg[82] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ap_CS_fsm[87]_i_2 
       (.I0(\ap_CS_fsm_reg[49] ),
        .I1(\ap_CS_fsm_reg[59] ),
        .I2(\ap_CS_fsm[87]_i_10_n_0 ),
        .I3(Q[5]),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(\ap_CS_fsm[87]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[87]_i_20 
       (.I0(Q[8]),
        .I1(Q[7]),
        .I2(Q[19]),
        .I3(Q[20]),
        .O(\ap_CS_fsm[87]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[87]_i_21 
       (.I0(Q[79]),
        .I1(Q[16]),
        .I2(Q[83]),
        .I3(Q[27]),
        .O(\ap_CS_fsm[87]_i_21_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[87]_i_22 
       (.I0(Q[38]),
        .I1(Q[44]),
        .I2(Q[80]),
        .I3(Q[47]),
        .O(\ap_CS_fsm[87]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[87]_i_23 
       (.I0(Q[61]),
        .I1(Q[62]),
        .I2(Q[74]),
        .I3(Q[43]),
        .O(\ap_CS_fsm[87]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[87]_i_24 
       (.I0(Q[18]),
        .I1(Q[48]),
        .I2(Q[35]),
        .I3(Q[36]),
        .O(\ap_CS_fsm[87]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[87]_i_25 
       (.I0(Q[84]),
        .I1(Q[41]),
        .I2(Q[28]),
        .I3(Q[60]),
        .O(\ap_CS_fsm[87]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[87]_i_26 
       (.I0(Q[73]),
        .I1(Q[39]),
        .I2(Q[87]),
        .I3(Q[40]),
        .O(\ap_CS_fsm[87]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEFFFF)) 
    \ap_CS_fsm[87]_i_3 
       (.I0(\ap_CS_fsm[87]_i_11_n_0 ),
        .I1(Q[1]),
        .I2(Q[6]),
        .I3(\ap_CS_fsm[87]_i_12_n_0 ),
        .I4(\ap_CS_fsm[87]_i_13_n_0 ),
        .I5(\ap_CS_fsm_reg[66] ),
        .O(\ap_CS_fsm[87]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ap_CS_fsm[87]_i_4 
       (.I0(\ap_CS_fsm_reg[69] ),
        .I1(\ap_CS_fsm_reg[57] ),
        .I2(Q[55]),
        .I3(Q[56]),
        .I4(Q[23]),
        .I5(Q[24]),
        .O(\ap_CS_fsm[87]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \ap_CS_fsm[87]_i_5 
       (.I0(Q[51]),
        .I1(Q[70]),
        .I2(Q[14]),
        .I3(Q[75]),
        .I4(\ap_CS_fsm[87]_i_17_n_0 ),
        .O(\ap_CS_fsm_reg[51] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFFFEFE)) 
    \ap_CS_fsm[87]_i_6 
       (.I0(\ap_CS_fsm[87]_i_18_n_0 ),
        .I1(\ap_CS_fsm_reg[82] ),
        .I2(\ap_CS_fsm_reg[0] ),
        .I3(ap_block_pp0_stage10_subdone_grp0_done_reg),
        .I4(Q[10]),
        .I5(\ap_CS_fsm[87]_i_20_n_0 ),
        .O(\ap_CS_fsm[87]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ap_CS_fsm[87]_i_7 
       (.I0(\ap_CS_fsm[87]_i_21_n_0 ),
        .I1(\ap_CS_fsm[87]_i_22_n_0 ),
        .I2(\ap_CS_fsm[87]_i_23_n_0 ),
        .I3(\ap_CS_fsm[87]_i_24_n_0 ),
        .I4(\ap_CS_fsm[87]_i_25_n_0 ),
        .I5(\ap_CS_fsm[87]_i_26_n_0 ),
        .O(\ap_CS_fsm_reg[79] ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[87]_i_8 
       (.I0(Q[49]),
        .I1(Q[54]),
        .I2(Q[42]),
        .I3(Q[46]),
        .O(\ap_CS_fsm_reg[49] ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[87]_i_9 
       (.I0(Q[59]),
        .I1(Q[34]),
        .I2(Q[78]),
        .I3(Q[86]),
        .O(\ap_CS_fsm_reg[59] ));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("AD"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(E),
        .CEAD(grp_fu_2173_ce),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(grp_fu_2173_ce),
        .CEC(ap_CS_fsm_state31),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(\ap_CS_fsm_reg[42] ),
        .CEINMODE(1'b0),
        .CEM(grp_fu_2173_ce),
        .CEP(grp_fu_2173_ce),
        .CLK(ap_clk),
        .D({DSP_PREADD_INST[15],DSP_PREADD_INST[15],DSP_PREADD_INST[15],DSP_PREADD_INST[15],DSP_PREADD_INST[15],DSP_PREADD_INST[15],DSP_PREADD_INST[15],DSP_PREADD_INST[15],DSP_PREADD_INST[15],DSP_PREADD_INST[15],DSP_PREADD_INST[15],DSP_PREADD_INST}),
        .INMODE({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:26],D}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
  LUT5 #(
    .INIT(32'hAAAAAAA8)) 
    p_reg_reg_i_1__23
       (.I0(\ap_CS_fsm_reg[5] ),
        .I1(ap_CS_fsm_state53),
        .I2(ap_CS_fsm_state52),
        .I3(ap_CS_fsm_state55),
        .I4(ap_CS_fsm_state54),
        .O(grp_fu_2173_ce));
  LUT5 #(
    .INIT(32'hF0F0F0E0)) 
    p_reg_reg_i_3__8
       (.I0(ap_CS_fsm_state43),
        .I1(ap_CS_fsm_state54),
        .I2(\ap_CS_fsm_reg[5] ),
        .I3(ap_CS_fsm_state10),
        .I4(ap_CS_fsm_state25),
        .O(\ap_CS_fsm_reg[42] ));
  LUT4 #(
    .INIT(16'hCCC8)) 
    \reg_731[15]_i_1 
       (.I0(ap_CS_fsm_state31),
        .I1(\ap_CS_fsm_reg[5] ),
        .I2(ap_CS_fsm_state52),
        .I3(ap_CS_fsm_state58),
        .O(E));
endmodule

(* ORIG_REF_NAME = "FIR_HLS_ama_addmuladd_16s_16s_9s_25s_26_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_ama_addmuladd_16s_16s_9s_25s_26_4_1_DSP48_0_25
   (D,
    ap_CS_fsm_state30,
    ap_CS_fsm_state51,
    E,
    ap_clk,
    DSP_PREADD_INST,
    A,
    P,
    grp_FIR_filter_fu_188_ap_ce,
    ap_CS_fsm_state52,
    ap_CS_fsm_state54,
    ap_CS_fsm_state53);
  output [25:0]D;
  input ap_CS_fsm_state30;
  input ap_CS_fsm_state51;
  input [0:0]E;
  input ap_clk;
  input [15:0]DSP_PREADD_INST;
  input [15:0]A;
  input [24:0]P;
  input grp_FIR_filter_fu_188_ap_ce;
  input ap_CS_fsm_state52;
  input ap_CS_fsm_state54;
  input ap_CS_fsm_state53;

  wire [15:0]A;
  wire [25:0]D;
  wire [15:0]DSP_PREADD_INST;
  wire [0:0]E;
  wire [24:0]P;
  wire ap_CS_fsm_state30;
  wire ap_CS_fsm_state51;
  wire ap_CS_fsm_state52;
  wire ap_CS_fsm_state53;
  wire ap_CS_fsm_state54;
  wire ap_clk;
  wire grp_FIR_filter_fu_188_ap_ce;
  wire grp_fu_2163_ce;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:26]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("AD"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b1,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(ap_CS_fsm_state30),
        .CEAD(grp_fu_2163_ce),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(grp_fu_2163_ce),
        .CEC(ap_CS_fsm_state51),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(E),
        .CEINMODE(1'b0),
        .CEM(grp_fu_2163_ce),
        .CEP(grp_fu_2163_ce),
        .CLK(ap_clk),
        .D({DSP_PREADD_INST[15],DSP_PREADD_INST[15],DSP_PREADD_INST[15],DSP_PREADD_INST[15],DSP_PREADD_INST[15],DSP_PREADD_INST[15],DSP_PREADD_INST[15],DSP_PREADD_INST[15],DSP_PREADD_INST[15],DSP_PREADD_INST[15],DSP_PREADD_INST[15],DSP_PREADD_INST}),
        .INMODE({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:26],D}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
  LUT5 #(
    .INIT(32'hAAAAAAA8)) 
    p_reg_reg_i_1__25
       (.I0(grp_FIR_filter_fu_188_ap_ce),
        .I1(ap_CS_fsm_state52),
        .I2(ap_CS_fsm_state54),
        .I3(ap_CS_fsm_state53),
        .I4(ap_CS_fsm_state51),
        .O(grp_fu_2163_ce));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_ama_addmuladd_16s_16s_9s_27s_27_4_1
   (D,
    E,
    ap_CS_fsm_state30,
    ap_CS_fsm_state41,
    ap_clk,
    DOUTADOUT,
    DSP_ALU_INST,
    P,
    grp_FIR_filter_fu_188_ap_ce,
    ap_CS_fsm_state46,
    ap_CS_fsm_state45,
    ap_CS_fsm_state48,
    ap_CS_fsm_state47);
  output [26:0]D;
  input [0:0]E;
  input ap_CS_fsm_state30;
  input ap_CS_fsm_state41;
  input ap_clk;
  input [15:0]DOUTADOUT;
  input [15:0]DSP_ALU_INST;
  input [26:0]P;
  input grp_FIR_filter_fu_188_ap_ce;
  input ap_CS_fsm_state46;
  input ap_CS_fsm_state45;
  input ap_CS_fsm_state48;
  input ap_CS_fsm_state47;

  wire [26:0]D;
  wire [15:0]DOUTADOUT;
  wire [15:0]DSP_ALU_INST;
  wire [0:0]E;
  wire [26:0]P;
  wire ap_CS_fsm_state30;
  wire ap_CS_fsm_state41;
  wire ap_CS_fsm_state45;
  wire ap_CS_fsm_state46;
  wire ap_CS_fsm_state47;
  wire ap_CS_fsm_state48;
  wire ap_clk;
  wire grp_FIR_filter_fu_188_ap_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_ama_addmuladd_16s_16s_9s_27s_27_4_1_DSP48_0 FIR_HLS_ama_addmuladd_16s_16s_9s_27s_27_4_1_DSP48_0_U
       (.D(D),
        .DOUTADOUT(DOUTADOUT),
        .DSP_ALU_INST(DSP_ALU_INST),
        .E(E),
        .P(P),
        .ap_CS_fsm_state30(ap_CS_fsm_state30),
        .ap_CS_fsm_state41(ap_CS_fsm_state41),
        .ap_CS_fsm_state45(ap_CS_fsm_state45),
        .ap_CS_fsm_state46(ap_CS_fsm_state46),
        .ap_CS_fsm_state47(ap_CS_fsm_state47),
        .ap_CS_fsm_state48(ap_CS_fsm_state48),
        .ap_clk(ap_clk),
        .grp_FIR_filter_fu_188_ap_ce(grp_FIR_filter_fu_188_ap_ce));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_ama_addmuladd_16s_16s_9s_27s_27_4_1_DSP48_0
   (D,
    E,
    ap_CS_fsm_state30,
    ap_CS_fsm_state41,
    ap_clk,
    DOUTADOUT,
    DSP_ALU_INST,
    P,
    grp_FIR_filter_fu_188_ap_ce,
    ap_CS_fsm_state46,
    ap_CS_fsm_state45,
    ap_CS_fsm_state48,
    ap_CS_fsm_state47);
  output [26:0]D;
  input [0:0]E;
  input ap_CS_fsm_state30;
  input ap_CS_fsm_state41;
  input ap_clk;
  input [15:0]DOUTADOUT;
  input [15:0]DSP_ALU_INST;
  input [26:0]P;
  input grp_FIR_filter_fu_188_ap_ce;
  input ap_CS_fsm_state46;
  input ap_CS_fsm_state45;
  input ap_CS_fsm_state48;
  input ap_CS_fsm_state47;

  wire [26:0]D;
  wire [15:0]DOUTADOUT;
  wire [15:0]DSP_ALU_INST;
  wire [0:0]E;
  wire [26:0]P;
  wire ap_CS_fsm_state30;
  wire ap_CS_fsm_state41;
  wire ap_CS_fsm_state45;
  wire ap_CS_fsm_state46;
  wire ap_CS_fsm_state47;
  wire ap_CS_fsm_state48;
  wire ap_clk;
  wire grp_FIR_filter_fu_188_ap_ce;
  wire grp_fu_2106_ce;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:27]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("AD"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b1,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({P[26],P[26],P[26],P[26],P[26],P[26],P[26],P[26],P[26],P[26],P[26],P[26],P[26],P[26],P[26],P[26],P[26],P[26],P[26],P[26],P[26],P}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(E),
        .CEAD(grp_fu_2106_ce),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(grp_fu_2106_ce),
        .CEC(ap_CS_fsm_state30),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(ap_CS_fsm_state41),
        .CEINMODE(1'b0),
        .CEM(grp_fu_2106_ce),
        .CEP(grp_fu_2106_ce),
        .CLK(ap_clk),
        .D({DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT}),
        .INMODE({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:27],D}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
  LUT5 #(
    .INIT(32'hAAAAAAA8)) 
    p_reg_reg_i_2__19
       (.I0(grp_FIR_filter_fu_188_ap_ce),
        .I1(ap_CS_fsm_state46),
        .I2(ap_CS_fsm_state45),
        .I3(ap_CS_fsm_state48),
        .I4(ap_CS_fsm_state47),
        .O(grp_fu_2106_ce));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_ama_addmuladd_17s_17s_10ns_27s_28_4_1
   (ap_clk_0,
    ap_CS_fsm_state28,
    ap_clk,
    P,
    Q,
    p_reg_reg_i_3__2,
    p_reg_reg_i_6__1,
    p_reg_reg_i_6__1_0,
    grp_FIR_filter_fu_188_ap_ce,
    ap_CS_fsm_state45,
    ap_CS_fsm_state44,
    ap_CS_fsm_state43,
    ap_CS_fsm_state42);
  output [27:0]ap_clk_0;
  input ap_CS_fsm_state28;
  input ap_clk;
  input [26:0]P;
  input [15:0]Q;
  input [15:0]p_reg_reg_i_3__2;
  input [15:0]p_reg_reg_i_6__1;
  input [15:0]p_reg_reg_i_6__1_0;
  input grp_FIR_filter_fu_188_ap_ce;
  input ap_CS_fsm_state45;
  input ap_CS_fsm_state44;
  input ap_CS_fsm_state43;
  input ap_CS_fsm_state42;

  wire [26:0]P;
  wire [15:0]Q;
  wire ap_CS_fsm_state28;
  wire ap_CS_fsm_state42;
  wire ap_CS_fsm_state43;
  wire ap_CS_fsm_state44;
  wire ap_CS_fsm_state45;
  wire ap_clk;
  wire [27:0]ap_clk_0;
  wire grp_FIR_filter_fu_188_ap_ce;
  wire [15:0]p_reg_reg_i_3__2;
  wire [15:0]p_reg_reg_i_6__1;
  wire [15:0]p_reg_reg_i_6__1_0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_ama_addmuladd_17s_17s_10ns_27s_28_4_1_DSP48_0 FIR_HLS_ama_addmuladd_17s_17s_10ns_27s_28_4_1_DSP48_0_U
       (.P(P),
        .Q(Q),
        .ap_CS_fsm_state28(ap_CS_fsm_state28),
        .ap_CS_fsm_state42(ap_CS_fsm_state42),
        .ap_CS_fsm_state43(ap_CS_fsm_state43),
        .ap_CS_fsm_state44(ap_CS_fsm_state44),
        .ap_CS_fsm_state45(ap_CS_fsm_state45),
        .ap_clk(ap_clk),
        .ap_clk_0(ap_clk_0),
        .grp_FIR_filter_fu_188_ap_ce(grp_FIR_filter_fu_188_ap_ce),
        .p_reg_reg_i_3__2_0(p_reg_reg_i_3__2),
        .p_reg_reg_i_6__1_0(p_reg_reg_i_6__1),
        .p_reg_reg_i_6__1_1(p_reg_reg_i_6__1_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_ama_addmuladd_17s_17s_10ns_27s_28_4_1_DSP48_0
   (ap_clk_0,
    ap_CS_fsm_state28,
    ap_clk,
    P,
    Q,
    p_reg_reg_i_3__2_0,
    p_reg_reg_i_6__1_0,
    p_reg_reg_i_6__1_1,
    grp_FIR_filter_fu_188_ap_ce,
    ap_CS_fsm_state45,
    ap_CS_fsm_state44,
    ap_CS_fsm_state43,
    ap_CS_fsm_state42);
  output [27:0]ap_clk_0;
  input ap_CS_fsm_state28;
  input ap_clk;
  input [26:0]P;
  input [15:0]Q;
  input [15:0]p_reg_reg_i_3__2_0;
  input [15:0]p_reg_reg_i_6__1_0;
  input [15:0]p_reg_reg_i_6__1_1;
  input grp_FIR_filter_fu_188_ap_ce;
  input ap_CS_fsm_state45;
  input ap_CS_fsm_state44;
  input ap_CS_fsm_state43;
  input ap_CS_fsm_state42;

  wire [16:0]A;
  wire [16:0]D;
  wire [26:0]P;
  wire [15:0]Q;
  wire ap_CS_fsm_state28;
  wire ap_CS_fsm_state42;
  wire ap_CS_fsm_state43;
  wire ap_CS_fsm_state44;
  wire ap_CS_fsm_state45;
  wire ap_clk;
  wire [27:0]ap_clk_0;
  wire grp_FIR_filter_fu_188_ap_ce;
  wire grp_fu_2076_ce;
  wire p_reg_reg_i_10__10_n_0;
  wire p_reg_reg_i_11__10_n_0;
  wire p_reg_reg_i_12__11_n_0;
  wire p_reg_reg_i_13__10_n_0;
  wire p_reg_reg_i_14__11_n_0;
  wire p_reg_reg_i_15__10_n_0;
  wire p_reg_reg_i_16__10_n_0;
  wire p_reg_reg_i_17__10_n_0;
  wire p_reg_reg_i_18__10_n_0;
  wire p_reg_reg_i_19__7_n_0;
  wire p_reg_reg_i_20__5_n_0;
  wire p_reg_reg_i_21__5_n_0;
  wire p_reg_reg_i_22__5_n_0;
  wire p_reg_reg_i_23__6_n_0;
  wire p_reg_reg_i_24__5_n_0;
  wire p_reg_reg_i_25__2_n_0;
  wire p_reg_reg_i_26__8_n_0;
  wire p_reg_reg_i_27__6_n_0;
  wire p_reg_reg_i_28__5_n_0;
  wire p_reg_reg_i_29__6_n_0;
  wire p_reg_reg_i_30__6_n_0;
  wire p_reg_reg_i_31__5_n_0;
  wire p_reg_reg_i_32__6_n_0;
  wire p_reg_reg_i_33__6_n_0;
  wire p_reg_reg_i_34__6_n_0;
  wire p_reg_reg_i_35__6_n_0;
  wire p_reg_reg_i_36__4_n_0;
  wire p_reg_reg_i_37__3_n_0;
  wire p_reg_reg_i_38__3_n_0;
  wire p_reg_reg_i_39__3_n_0;
  wire [15:0]p_reg_reg_i_3__2_0;
  wire p_reg_reg_i_3__2_n_0;
  wire p_reg_reg_i_3__2_n_1;
  wire p_reg_reg_i_3__2_n_2;
  wire p_reg_reg_i_3__2_n_3;
  wire p_reg_reg_i_3__2_n_4;
  wire p_reg_reg_i_3__2_n_5;
  wire p_reg_reg_i_3__2_n_6;
  wire p_reg_reg_i_3__2_n_7;
  wire p_reg_reg_i_40__3_n_0;
  wire p_reg_reg_i_41__4_n_0;
  wire p_reg_reg_i_4__2_n_0;
  wire p_reg_reg_i_4__2_n_1;
  wire p_reg_reg_i_4__2_n_2;
  wire p_reg_reg_i_4__2_n_3;
  wire p_reg_reg_i_4__2_n_4;
  wire p_reg_reg_i_4__2_n_5;
  wire p_reg_reg_i_4__2_n_6;
  wire p_reg_reg_i_4__2_n_7;
  wire [15:0]p_reg_reg_i_6__1_0;
  wire [15:0]p_reg_reg_i_6__1_1;
  wire p_reg_reg_i_6__1_n_0;
  wire p_reg_reg_i_6__1_n_1;
  wire p_reg_reg_i_6__1_n_2;
  wire p_reg_reg_i_6__1_n_3;
  wire p_reg_reg_i_6__1_n_4;
  wire p_reg_reg_i_6__1_n_5;
  wire p_reg_reg_i_6__1_n_6;
  wire p_reg_reg_i_6__1_n_7;
  wire p_reg_reg_i_7__2_n_0;
  wire p_reg_reg_i_7__2_n_1;
  wire p_reg_reg_i_7__2_n_2;
  wire p_reg_reg_i_7__2_n_3;
  wire p_reg_reg_i_7__2_n_4;
  wire p_reg_reg_i_7__2_n_5;
  wire p_reg_reg_i_7__2_n_6;
  wire p_reg_reg_i_7__2_n_7;
  wire p_reg_reg_i_8__0_n_0;
  wire p_reg_reg_i_9__12_n_0;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:28]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_i_2__2_CO_UNCONNECTED;
  wire [7:1]NLW_p_reg_reg_i_2__2_O_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_i_5__2_CO_UNCONNECTED;
  wire [7:1]NLW_p_reg_reg_i_5__2_O_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("AD"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(0),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({D[16],D[16],D[16],D[16],D[16],D[16],D[16],D[16],D[16],D[16],D[16],D[16],D[16],D}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({P[26],P[26],P[26],P[26],P[26],P[26],P[26],P[26],P[26],P[26],P[26],P[26],P[26],P[26],P[26],P[26],P[26],P[26],P[26],P[26],P[26],P}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(grp_fu_2076_ce),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(grp_fu_2076_ce),
        .CEC(ap_CS_fsm_state28),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_2076_ce),
        .CEP(grp_fu_2076_ce),
        .CLK(ap_clk),
        .D({A[16],A[16],A[16],A[16],A[16],A[16],A[16],A[16],A[16],A[16],A}),
        .INMODE({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:28],ap_clk_0}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_10__10
       (.I0(Q[14]),
        .I1(p_reg_reg_i_3__2_0[14]),
        .O(p_reg_reg_i_10__10_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_11__10
       (.I0(Q[13]),
        .I1(p_reg_reg_i_3__2_0[13]),
        .O(p_reg_reg_i_11__10_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_12__11
       (.I0(Q[12]),
        .I1(p_reg_reg_i_3__2_0[12]),
        .O(p_reg_reg_i_12__11_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_13__10
       (.I0(Q[11]),
        .I1(p_reg_reg_i_3__2_0[11]),
        .O(p_reg_reg_i_13__10_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_14__11
       (.I0(Q[10]),
        .I1(p_reg_reg_i_3__2_0[10]),
        .O(p_reg_reg_i_14__11_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_15__10
       (.I0(Q[9]),
        .I1(p_reg_reg_i_3__2_0[9]),
        .O(p_reg_reg_i_15__10_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_16__10
       (.I0(Q[8]),
        .I1(p_reg_reg_i_3__2_0[8]),
        .O(p_reg_reg_i_16__10_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_17__10
       (.I0(Q[7]),
        .I1(p_reg_reg_i_3__2_0[7]),
        .O(p_reg_reg_i_17__10_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_18__10
       (.I0(Q[6]),
        .I1(p_reg_reg_i_3__2_0[6]),
        .O(p_reg_reg_i_18__10_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_19__7
       (.I0(Q[5]),
        .I1(p_reg_reg_i_3__2_0[5]),
        .O(p_reg_reg_i_19__7_n_0));
  LUT5 #(
    .INIT(32'hAAAAAAA8)) 
    p_reg_reg_i_1__21
       (.I0(grp_FIR_filter_fu_188_ap_ce),
        .I1(ap_CS_fsm_state45),
        .I2(ap_CS_fsm_state44),
        .I3(ap_CS_fsm_state43),
        .I4(ap_CS_fsm_state42),
        .O(grp_fu_2076_ce));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_20__5
       (.I0(Q[4]),
        .I1(p_reg_reg_i_3__2_0[4]),
        .O(p_reg_reg_i_20__5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_21__5
       (.I0(Q[3]),
        .I1(p_reg_reg_i_3__2_0[3]),
        .O(p_reg_reg_i_21__5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_22__5
       (.I0(Q[2]),
        .I1(p_reg_reg_i_3__2_0[2]),
        .O(p_reg_reg_i_22__5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_23__6
       (.I0(Q[1]),
        .I1(p_reg_reg_i_3__2_0[1]),
        .O(p_reg_reg_i_23__6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_24__5
       (.I0(Q[0]),
        .I1(p_reg_reg_i_3__2_0[0]),
        .O(p_reg_reg_i_24__5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_25__2
       (.I0(p_reg_reg_i_6__1_0[15]),
        .O(p_reg_reg_i_25__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_26__8
       (.I0(p_reg_reg_i_6__1_0[15]),
        .I1(p_reg_reg_i_6__1_1[15]),
        .O(p_reg_reg_i_26__8_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_27__6
       (.I0(p_reg_reg_i_6__1_0[14]),
        .I1(p_reg_reg_i_6__1_1[14]),
        .O(p_reg_reg_i_27__6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_28__5
       (.I0(p_reg_reg_i_6__1_0[13]),
        .I1(p_reg_reg_i_6__1_1[13]),
        .O(p_reg_reg_i_28__5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_29__6
       (.I0(p_reg_reg_i_6__1_0[12]),
        .I1(p_reg_reg_i_6__1_1[12]),
        .O(p_reg_reg_i_29__6_n_0));
  CARRY8 p_reg_reg_i_2__2
       (.CI(p_reg_reg_i_3__2_n_0),
        .CI_TOP(1'b0),
        .CO(NLW_p_reg_reg_i_2__2_CO_UNCONNECTED[7:0]),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_p_reg_reg_i_2__2_O_UNCONNECTED[7:1],A[16]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_30__6
       (.I0(p_reg_reg_i_6__1_0[11]),
        .I1(p_reg_reg_i_6__1_1[11]),
        .O(p_reg_reg_i_30__6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_31__5
       (.I0(p_reg_reg_i_6__1_0[10]),
        .I1(p_reg_reg_i_6__1_1[10]),
        .O(p_reg_reg_i_31__5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_32__6
       (.I0(p_reg_reg_i_6__1_0[9]),
        .I1(p_reg_reg_i_6__1_1[9]),
        .O(p_reg_reg_i_32__6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_33__6
       (.I0(p_reg_reg_i_6__1_0[8]),
        .I1(p_reg_reg_i_6__1_1[8]),
        .O(p_reg_reg_i_33__6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_34__6
       (.I0(p_reg_reg_i_6__1_0[7]),
        .I1(p_reg_reg_i_6__1_1[7]),
        .O(p_reg_reg_i_34__6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_35__6
       (.I0(p_reg_reg_i_6__1_0[6]),
        .I1(p_reg_reg_i_6__1_1[6]),
        .O(p_reg_reg_i_35__6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_36__4
       (.I0(p_reg_reg_i_6__1_0[5]),
        .I1(p_reg_reg_i_6__1_1[5]),
        .O(p_reg_reg_i_36__4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_37__3
       (.I0(p_reg_reg_i_6__1_0[4]),
        .I1(p_reg_reg_i_6__1_1[4]),
        .O(p_reg_reg_i_37__3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_38__3
       (.I0(p_reg_reg_i_6__1_0[3]),
        .I1(p_reg_reg_i_6__1_1[3]),
        .O(p_reg_reg_i_38__3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_39__3
       (.I0(p_reg_reg_i_6__1_0[2]),
        .I1(p_reg_reg_i_6__1_1[2]),
        .O(p_reg_reg_i_39__3_n_0));
  CARRY8 p_reg_reg_i_3__2
       (.CI(p_reg_reg_i_4__2_n_0),
        .CI_TOP(1'b0),
        .CO({p_reg_reg_i_3__2_n_0,p_reg_reg_i_3__2_n_1,p_reg_reg_i_3__2_n_2,p_reg_reg_i_3__2_n_3,p_reg_reg_i_3__2_n_4,p_reg_reg_i_3__2_n_5,p_reg_reg_i_3__2_n_6,p_reg_reg_i_3__2_n_7}),
        .DI({p_reg_reg_i_8__0_n_0,Q[14:8]}),
        .O(A[15:8]),
        .S({p_reg_reg_i_9__12_n_0,p_reg_reg_i_10__10_n_0,p_reg_reg_i_11__10_n_0,p_reg_reg_i_12__11_n_0,p_reg_reg_i_13__10_n_0,p_reg_reg_i_14__11_n_0,p_reg_reg_i_15__10_n_0,p_reg_reg_i_16__10_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_40__3
       (.I0(p_reg_reg_i_6__1_0[1]),
        .I1(p_reg_reg_i_6__1_1[1]),
        .O(p_reg_reg_i_40__3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_41__4
       (.I0(p_reg_reg_i_6__1_0[0]),
        .I1(p_reg_reg_i_6__1_1[0]),
        .O(p_reg_reg_i_41__4_n_0));
  CARRY8 p_reg_reg_i_4__2
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({p_reg_reg_i_4__2_n_0,p_reg_reg_i_4__2_n_1,p_reg_reg_i_4__2_n_2,p_reg_reg_i_4__2_n_3,p_reg_reg_i_4__2_n_4,p_reg_reg_i_4__2_n_5,p_reg_reg_i_4__2_n_6,p_reg_reg_i_4__2_n_7}),
        .DI(Q[7:0]),
        .O(A[7:0]),
        .S({p_reg_reg_i_17__10_n_0,p_reg_reg_i_18__10_n_0,p_reg_reg_i_19__7_n_0,p_reg_reg_i_20__5_n_0,p_reg_reg_i_21__5_n_0,p_reg_reg_i_22__5_n_0,p_reg_reg_i_23__6_n_0,p_reg_reg_i_24__5_n_0}));
  CARRY8 p_reg_reg_i_5__2
       (.CI(p_reg_reg_i_6__1_n_0),
        .CI_TOP(1'b0),
        .CO(NLW_p_reg_reg_i_5__2_CO_UNCONNECTED[7:0]),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_p_reg_reg_i_5__2_O_UNCONNECTED[7:1],D[16]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}));
  CARRY8 p_reg_reg_i_6__1
       (.CI(p_reg_reg_i_7__2_n_0),
        .CI_TOP(1'b0),
        .CO({p_reg_reg_i_6__1_n_0,p_reg_reg_i_6__1_n_1,p_reg_reg_i_6__1_n_2,p_reg_reg_i_6__1_n_3,p_reg_reg_i_6__1_n_4,p_reg_reg_i_6__1_n_5,p_reg_reg_i_6__1_n_6,p_reg_reg_i_6__1_n_7}),
        .DI({p_reg_reg_i_25__2_n_0,p_reg_reg_i_6__1_0[14:8]}),
        .O(D[15:8]),
        .S({p_reg_reg_i_26__8_n_0,p_reg_reg_i_27__6_n_0,p_reg_reg_i_28__5_n_0,p_reg_reg_i_29__6_n_0,p_reg_reg_i_30__6_n_0,p_reg_reg_i_31__5_n_0,p_reg_reg_i_32__6_n_0,p_reg_reg_i_33__6_n_0}));
  CARRY8 p_reg_reg_i_7__2
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({p_reg_reg_i_7__2_n_0,p_reg_reg_i_7__2_n_1,p_reg_reg_i_7__2_n_2,p_reg_reg_i_7__2_n_3,p_reg_reg_i_7__2_n_4,p_reg_reg_i_7__2_n_5,p_reg_reg_i_7__2_n_6,p_reg_reg_i_7__2_n_7}),
        .DI(p_reg_reg_i_6__1_0[7:0]),
        .O(D[7:0]),
        .S({p_reg_reg_i_34__6_n_0,p_reg_reg_i_35__6_n_0,p_reg_reg_i_36__4_n_0,p_reg_reg_i_37__3_n_0,p_reg_reg_i_38__3_n_0,p_reg_reg_i_39__3_n_0,p_reg_reg_i_40__3_n_0,p_reg_reg_i_41__4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_8__0
       (.I0(Q[15]),
        .O(p_reg_reg_i_8__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_9__12
       (.I0(Q[15]),
        .I1(p_reg_reg_i_3__2_0[15]),
        .O(p_reg_reg_i_9__12_n_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_ama_submuladd_18s_16s_6ns_22s_24_4_1
   (P,
    E,
    S,
    \add_ln66_41_reg_2677_reg[22] ,
    ap_clk,
    DSP_ALU_INST,
    Q,
    \add_ln66_45_reg_2693_reg[25] ,
    p_reg_reg_i_3__0,
    p_reg_reg_i_3__0_0,
    p_reg_reg_i_3__0_1,
    p_reg_reg_i_6__0,
    p_reg_reg_i_6__0_0,
    ap_CS_fsm_state47,
    ap_CS_fsm_state56,
    grp_FIR_filter_fu_188_ap_ce,
    ap_CS_fsm_state59,
    ap_CS_fsm_state58,
    ap_CS_fsm_state57);
  output [23:0]P;
  output [0:0]E;
  output [0:0]S;
  output [0:0]\add_ln66_41_reg_2677_reg[22] ;
  input ap_clk;
  input [15:0]DSP_ALU_INST;
  input [2:0]Q;
  input [0:0]\add_ln66_45_reg_2693_reg[25] ;
  input [15:0]p_reg_reg_i_3__0;
  input [15:0]p_reg_reg_i_3__0_0;
  input [15:0]p_reg_reg_i_3__0_1;
  input [15:0]p_reg_reg_i_6__0;
  input [15:0]p_reg_reg_i_6__0_0;
  input ap_CS_fsm_state47;
  input ap_CS_fsm_state56;
  input grp_FIR_filter_fu_188_ap_ce;
  input ap_CS_fsm_state59;
  input ap_CS_fsm_state58;
  input ap_CS_fsm_state57;

  wire [15:0]DSP_ALU_INST;
  wire [0:0]E;
  wire [23:0]P;
  wire [2:0]Q;
  wire [0:0]S;
  wire [0:0]\add_ln66_41_reg_2677_reg[22] ;
  wire [0:0]\add_ln66_45_reg_2693_reg[25] ;
  wire ap_CS_fsm_state47;
  wire ap_CS_fsm_state56;
  wire ap_CS_fsm_state57;
  wire ap_CS_fsm_state58;
  wire ap_CS_fsm_state59;
  wire ap_clk;
  wire grp_FIR_filter_fu_188_ap_ce;
  wire [15:0]p_reg_reg_i_3__0;
  wire [15:0]p_reg_reg_i_3__0_0;
  wire [15:0]p_reg_reg_i_3__0_1;
  wire [15:0]p_reg_reg_i_6__0;
  wire [15:0]p_reg_reg_i_6__0_0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_ama_submuladd_18s_16s_6ns_22s_24_4_1_DSP48_0 FIR_HLS_ama_submuladd_18s_16s_6ns_22s_24_4_1_DSP48_0_U
       (.DSP_ALU_INST(DSP_ALU_INST),
        .E(E),
        .P(P),
        .Q(Q),
        .S(S),
        .\add_ln66_41_reg_2677_reg[22] (\add_ln66_41_reg_2677_reg[22] ),
        .\add_ln66_45_reg_2693_reg[25] (\add_ln66_45_reg_2693_reg[25] ),
        .ap_CS_fsm_state47(ap_CS_fsm_state47),
        .ap_CS_fsm_state56(ap_CS_fsm_state56),
        .ap_CS_fsm_state57(ap_CS_fsm_state57),
        .ap_CS_fsm_state58(ap_CS_fsm_state58),
        .ap_CS_fsm_state59(ap_CS_fsm_state59),
        .ap_clk(ap_clk),
        .grp_FIR_filter_fu_188_ap_ce(grp_FIR_filter_fu_188_ap_ce),
        .p_reg_reg_i_3__0_0(p_reg_reg_i_3__0),
        .p_reg_reg_i_3__0_1(p_reg_reg_i_3__0_0),
        .p_reg_reg_i_3__0_2(p_reg_reg_i_3__0_1),
        .p_reg_reg_i_6__0_0(p_reg_reg_i_6__0),
        .p_reg_reg_i_6__0_1(p_reg_reg_i_6__0_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_ama_submuladd_18s_16s_6ns_22s_24_4_1_DSP48_0
   (P,
    E,
    S,
    \add_ln66_41_reg_2677_reg[22] ,
    ap_clk,
    DSP_ALU_INST,
    Q,
    \add_ln66_45_reg_2693_reg[25] ,
    p_reg_reg_i_3__0_0,
    p_reg_reg_i_3__0_1,
    p_reg_reg_i_3__0_2,
    p_reg_reg_i_6__0_0,
    p_reg_reg_i_6__0_1,
    ap_CS_fsm_state47,
    ap_CS_fsm_state56,
    grp_FIR_filter_fu_188_ap_ce,
    ap_CS_fsm_state59,
    ap_CS_fsm_state58,
    ap_CS_fsm_state57);
  output [23:0]P;
  output [0:0]E;
  output [0:0]S;
  output [0:0]\add_ln66_41_reg_2677_reg[22] ;
  input ap_clk;
  input [15:0]DSP_ALU_INST;
  input [2:0]Q;
  input [0:0]\add_ln66_45_reg_2693_reg[25] ;
  input [15:0]p_reg_reg_i_3__0_0;
  input [15:0]p_reg_reg_i_3__0_1;
  input [15:0]p_reg_reg_i_3__0_2;
  input [15:0]p_reg_reg_i_6__0_0;
  input [15:0]p_reg_reg_i_6__0_1;
  input ap_CS_fsm_state47;
  input ap_CS_fsm_state56;
  input grp_FIR_filter_fu_188_ap_ce;
  input ap_CS_fsm_state59;
  input ap_CS_fsm_state58;
  input ap_CS_fsm_state57;

  wire [15:0]DSP_ALU_INST;
  wire [0:0]E;
  wire [23:0]P;
  wire [2:0]Q;
  wire [0:0]S;
  wire [0:0]\add_ln66_41_reg_2677_reg[22] ;
  wire [0:0]\add_ln66_45_reg_2693_reg[25] ;
  wire ap_CS_fsm_state47;
  wire ap_CS_fsm_state56;
  wire ap_CS_fsm_state57;
  wire ap_CS_fsm_state58;
  wire ap_CS_fsm_state59;
  wire ap_clk;
  wire grp_FIR_filter_fu_188_ap_ce;
  wire grp_fu_2214_ce;
  wire p_reg_reg_i_10__12_n_0;
  wire p_reg_reg_i_11__11_n_0;
  wire p_reg_reg_i_12__12_n_0;
  wire p_reg_reg_i_13__11_n_0;
  wire p_reg_reg_i_14__13_n_0;
  wire p_reg_reg_i_15__12_n_0;
  wire p_reg_reg_i_16__11_n_0;
  wire p_reg_reg_i_17__11_n_0;
  wire p_reg_reg_i_18__9_n_0;
  wire p_reg_reg_i_19__6_n_0;
  wire p_reg_reg_i_20__6_n_0;
  wire p_reg_reg_i_21__6_n_0;
  wire p_reg_reg_i_22__6_n_0;
  wire p_reg_reg_i_23__7_n_0;
  wire p_reg_reg_i_24__6_n_0;
  wire p_reg_reg_i_25__5_n_0;
  wire p_reg_reg_i_26__4_n_0;
  wire p_reg_reg_i_27__7_n_0;
  wire p_reg_reg_i_28__6_n_0;
  wire p_reg_reg_i_29__7_n_0;
  wire p_reg_reg_i_2__0_n_14;
  wire p_reg_reg_i_2__0_n_15;
  wire p_reg_reg_i_2__0_n_7;
  wire p_reg_reg_i_30__7_n_0;
  wire p_reg_reg_i_31__6_n_0;
  wire p_reg_reg_i_32__7_n_0;
  wire p_reg_reg_i_33__7_n_0;
  wire p_reg_reg_i_34__7_n_0;
  wire p_reg_reg_i_35__7_n_0;
  wire p_reg_reg_i_36__5_n_0;
  wire p_reg_reg_i_37__4_n_0;
  wire p_reg_reg_i_38__5_n_0;
  wire p_reg_reg_i_39__5_n_0;
  wire [15:0]p_reg_reg_i_3__0_0;
  wire [15:0]p_reg_reg_i_3__0_1;
  wire [15:0]p_reg_reg_i_3__0_2;
  wire p_reg_reg_i_3__0_n_0;
  wire p_reg_reg_i_3__0_n_1;
  wire p_reg_reg_i_3__0_n_10;
  wire p_reg_reg_i_3__0_n_11;
  wire p_reg_reg_i_3__0_n_12;
  wire p_reg_reg_i_3__0_n_13;
  wire p_reg_reg_i_3__0_n_14;
  wire p_reg_reg_i_3__0_n_15;
  wire p_reg_reg_i_3__0_n_2;
  wire p_reg_reg_i_3__0_n_3;
  wire p_reg_reg_i_3__0_n_4;
  wire p_reg_reg_i_3__0_n_5;
  wire p_reg_reg_i_3__0_n_6;
  wire p_reg_reg_i_3__0_n_7;
  wire p_reg_reg_i_3__0_n_8;
  wire p_reg_reg_i_3__0_n_9;
  wire p_reg_reg_i_40__5_n_0;
  wire p_reg_reg_i_41__0_n_0;
  wire p_reg_reg_i_42__4_n_0;
  wire p_reg_reg_i_43_n_0;
  wire p_reg_reg_i_44__0_n_0;
  wire p_reg_reg_i_45__1_n_0;
  wire p_reg_reg_i_46__1_n_0;
  wire p_reg_reg_i_47__0_n_0;
  wire p_reg_reg_i_48__0_n_0;
  wire p_reg_reg_i_49__1_n_0;
  wire p_reg_reg_i_4__0_n_0;
  wire p_reg_reg_i_4__0_n_1;
  wire p_reg_reg_i_4__0_n_10;
  wire p_reg_reg_i_4__0_n_11;
  wire p_reg_reg_i_4__0_n_12;
  wire p_reg_reg_i_4__0_n_13;
  wire p_reg_reg_i_4__0_n_14;
  wire p_reg_reg_i_4__0_n_15;
  wire p_reg_reg_i_4__0_n_2;
  wire p_reg_reg_i_4__0_n_3;
  wire p_reg_reg_i_4__0_n_4;
  wire p_reg_reg_i_4__0_n_5;
  wire p_reg_reg_i_4__0_n_6;
  wire p_reg_reg_i_4__0_n_7;
  wire p_reg_reg_i_4__0_n_8;
  wire p_reg_reg_i_4__0_n_9;
  wire p_reg_reg_i_50_n_0;
  wire p_reg_reg_i_51_n_0;
  wire p_reg_reg_i_52_n_0;
  wire p_reg_reg_i_53__0_n_0;
  wire p_reg_reg_i_54_n_0;
  wire p_reg_reg_i_55_n_0;
  wire p_reg_reg_i_56__1_n_0;
  wire p_reg_reg_i_57__0_n_0;
  wire [15:0]p_reg_reg_i_6__0_0;
  wire [15:0]p_reg_reg_i_6__0_1;
  wire p_reg_reg_i_6__0_n_0;
  wire p_reg_reg_i_6__0_n_1;
  wire p_reg_reg_i_6__0_n_2;
  wire p_reg_reg_i_6__0_n_3;
  wire p_reg_reg_i_6__0_n_4;
  wire p_reg_reg_i_6__0_n_5;
  wire p_reg_reg_i_6__0_n_6;
  wire p_reg_reg_i_6__0_n_7;
  wire p_reg_reg_i_7__0_n_0;
  wire p_reg_reg_i_7__0_n_1;
  wire p_reg_reg_i_7__0_n_2;
  wire p_reg_reg_i_7__0_n_3;
  wire p_reg_reg_i_7__0_n_4;
  wire p_reg_reg_i_7__0_n_5;
  wire p_reg_reg_i_7__0_n_6;
  wire p_reg_reg_i_7__0_n_7;
  wire p_reg_reg_i_8_n_0;
  wire p_reg_reg_i_9__9_n_0;
  wire [16:0]tmp109_fu_1640_p2;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:24]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;
  wire [7:1]NLW_p_reg_reg_i_2__0_CO_UNCONNECTED;
  wire [7:2]NLW_p_reg_reg_i_2__0_O_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_i_5__0_CO_UNCONNECTED;
  wire [7:1]NLW_p_reg_reg_i_5__0_O_UNCONNECTED;

  LUT5 #(
    .INIT(32'h3C69963C)) 
    \add_ln66_45_reg_2693[23]_i_10 
       (.I0(P[22]),
        .I1(P[23]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(\add_ln66_45_reg_2693_reg[25] ),
        .O(S));
  LUT5 #(
    .INIT(32'hB0FB4F04)) 
    \add_ln66_45_reg_2693[25]_i_3 
       (.I0(Q[0]),
        .I1(\add_ln66_45_reg_2693_reg[25] ),
        .I2(Q[1]),
        .I3(P[23]),
        .I4(Q[2]),
        .O(\add_ln66_41_reg_2677_reg[22] ));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("AD"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(0),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b1}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b1,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({tmp109_fu_1640_p2[16],tmp109_fu_1640_p2[16],tmp109_fu_1640_p2[16],tmp109_fu_1640_p2[16],tmp109_fu_1640_p2[16],tmp109_fu_1640_p2[16],tmp109_fu_1640_p2[16],tmp109_fu_1640_p2[16],tmp109_fu_1640_p2[16],tmp109_fu_1640_p2[16],tmp109_fu_1640_p2[16],tmp109_fu_1640_p2[16],tmp109_fu_1640_p2[16],tmp109_fu_1640_p2[16],tmp109_fu_1640_p2[16],tmp109_fu_1640_p2[16],tmp109_fu_1640_p2[16],tmp109_fu_1640_p2[16],tmp109_fu_1640_p2[16],tmp109_fu_1640_p2[16],tmp109_fu_1640_p2[16],tmp109_fu_1640_p2[16],tmp109_fu_1640_p2[16],tmp109_fu_1640_p2[16],tmp109_fu_1640_p2[16],tmp109_fu_1640_p2[16],tmp109_fu_1640_p2[16],tmp109_fu_1640_p2,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b1),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(E),
        .CEAD(grp_fu_2214_ce),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(grp_fu_2214_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_2214_ce),
        .CEP(grp_fu_2214_ce),
        .CLK(ap_clk),
        .D({p_reg_reg_i_2__0_n_14,p_reg_reg_i_2__0_n_14,p_reg_reg_i_2__0_n_14,p_reg_reg_i_2__0_n_14,p_reg_reg_i_2__0_n_14,p_reg_reg_i_2__0_n_14,p_reg_reg_i_2__0_n_14,p_reg_reg_i_2__0_n_14,p_reg_reg_i_2__0_n_14,p_reg_reg_i_2__0_n_14,p_reg_reg_i_2__0_n_15,p_reg_reg_i_3__0_n_8,p_reg_reg_i_3__0_n_9,p_reg_reg_i_3__0_n_10,p_reg_reg_i_3__0_n_11,p_reg_reg_i_3__0_n_12,p_reg_reg_i_3__0_n_13,p_reg_reg_i_3__0_n_14,p_reg_reg_i_3__0_n_15,p_reg_reg_i_4__0_n_8,p_reg_reg_i_4__0_n_9,p_reg_reg_i_4__0_n_10,p_reg_reg_i_4__0_n_11,p_reg_reg_i_4__0_n_12,p_reg_reg_i_4__0_n_13,p_reg_reg_i_4__0_n_14,p_reg_reg_i_4__0_n_15}),
        .INMODE({1'b0,1'b1,1'b1,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:24],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
  LUT3 #(
    .INIT(8'h69)) 
    p_reg_reg_i_10__12
       (.I0(p_reg_reg_i_3__0_0[15]),
        .I1(p_reg_reg_i_3__0_1[15]),
        .I2(p_reg_reg_i_3__0_2[15]),
        .O(p_reg_reg_i_10__12_n_0));
  (* HLUTNM = "lutpair125" *) 
  LUT3 #(
    .INIT(8'hB2)) 
    p_reg_reg_i_11__11
       (.I0(p_reg_reg_i_3__0_2[13]),
        .I1(p_reg_reg_i_3__0_1[13]),
        .I2(p_reg_reg_i_3__0_0[13]),
        .O(p_reg_reg_i_11__11_n_0));
  (* HLUTNM = "lutpair124" *) 
  LUT3 #(
    .INIT(8'hB2)) 
    p_reg_reg_i_12__12
       (.I0(p_reg_reg_i_3__0_2[12]),
        .I1(p_reg_reg_i_3__0_1[12]),
        .I2(p_reg_reg_i_3__0_0[12]),
        .O(p_reg_reg_i_12__12_n_0));
  (* HLUTNM = "lutpair123" *) 
  LUT3 #(
    .INIT(8'hB2)) 
    p_reg_reg_i_13__11
       (.I0(p_reg_reg_i_3__0_2[11]),
        .I1(p_reg_reg_i_3__0_1[11]),
        .I2(p_reg_reg_i_3__0_0[11]),
        .O(p_reg_reg_i_13__11_n_0));
  (* HLUTNM = "lutpair122" *) 
  LUT3 #(
    .INIT(8'hB2)) 
    p_reg_reg_i_14__13
       (.I0(p_reg_reg_i_3__0_2[10]),
        .I1(p_reg_reg_i_3__0_1[10]),
        .I2(p_reg_reg_i_3__0_0[10]),
        .O(p_reg_reg_i_14__13_n_0));
  (* HLUTNM = "lutpair121" *) 
  LUT3 #(
    .INIT(8'hB2)) 
    p_reg_reg_i_15__12
       (.I0(p_reg_reg_i_3__0_2[9]),
        .I1(p_reg_reg_i_3__0_1[9]),
        .I2(p_reg_reg_i_3__0_0[9]),
        .O(p_reg_reg_i_15__12_n_0));
  (* HLUTNM = "lutpair120" *) 
  LUT3 #(
    .INIT(8'hB2)) 
    p_reg_reg_i_16__11
       (.I0(p_reg_reg_i_3__0_2[8]),
        .I1(p_reg_reg_i_3__0_1[8]),
        .I2(p_reg_reg_i_3__0_0[8]),
        .O(p_reg_reg_i_16__11_n_0));
  (* HLUTNM = "lutpair119" *) 
  LUT3 #(
    .INIT(8'hB2)) 
    p_reg_reg_i_17__11
       (.I0(p_reg_reg_i_3__0_2[7]),
        .I1(p_reg_reg_i_3__0_1[7]),
        .I2(p_reg_reg_i_3__0_0[7]),
        .O(p_reg_reg_i_17__11_n_0));
  LUT6 #(
    .INIT(64'h9669969669699669)) 
    p_reg_reg_i_18__9
       (.I0(p_reg_reg_i_3__0_2[15]),
        .I1(p_reg_reg_i_3__0_1[15]),
        .I2(p_reg_reg_i_3__0_0[15]),
        .I3(p_reg_reg_i_3__0_0[14]),
        .I4(p_reg_reg_i_3__0_1[14]),
        .I5(p_reg_reg_i_3__0_2[14]),
        .O(p_reg_reg_i_18__9_n_0));
  LUT4 #(
    .INIT(16'h9669)) 
    p_reg_reg_i_19__6
       (.I0(p_reg_reg_i_11__11_n_0),
        .I1(p_reg_reg_i_3__0_1[14]),
        .I2(p_reg_reg_i_3__0_2[14]),
        .I3(p_reg_reg_i_3__0_0[14]),
        .O(p_reg_reg_i_19__6_n_0));
  LUT5 #(
    .INIT(32'hAAAAAAA8)) 
    p_reg_reg_i_1__26
       (.I0(grp_FIR_filter_fu_188_ap_ce),
        .I1(ap_CS_fsm_state59),
        .I2(ap_CS_fsm_state58),
        .I3(ap_CS_fsm_state57),
        .I4(ap_CS_fsm_state56),
        .O(grp_fu_2214_ce));
  (* HLUTNM = "lutpair125" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    p_reg_reg_i_20__6
       (.I0(p_reg_reg_i_3__0_2[13]),
        .I1(p_reg_reg_i_3__0_1[13]),
        .I2(p_reg_reg_i_3__0_0[13]),
        .I3(p_reg_reg_i_12__12_n_0),
        .O(p_reg_reg_i_20__6_n_0));
  (* HLUTNM = "lutpair124" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    p_reg_reg_i_21__6
       (.I0(p_reg_reg_i_3__0_2[12]),
        .I1(p_reg_reg_i_3__0_1[12]),
        .I2(p_reg_reg_i_3__0_0[12]),
        .I3(p_reg_reg_i_13__11_n_0),
        .O(p_reg_reg_i_21__6_n_0));
  (* HLUTNM = "lutpair123" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    p_reg_reg_i_22__6
       (.I0(p_reg_reg_i_3__0_2[11]),
        .I1(p_reg_reg_i_3__0_1[11]),
        .I2(p_reg_reg_i_3__0_0[11]),
        .I3(p_reg_reg_i_14__13_n_0),
        .O(p_reg_reg_i_22__6_n_0));
  (* HLUTNM = "lutpair122" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    p_reg_reg_i_23__7
       (.I0(p_reg_reg_i_3__0_2[10]),
        .I1(p_reg_reg_i_3__0_1[10]),
        .I2(p_reg_reg_i_3__0_0[10]),
        .I3(p_reg_reg_i_15__12_n_0),
        .O(p_reg_reg_i_23__7_n_0));
  (* HLUTNM = "lutpair121" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    p_reg_reg_i_24__6
       (.I0(p_reg_reg_i_3__0_2[9]),
        .I1(p_reg_reg_i_3__0_1[9]),
        .I2(p_reg_reg_i_3__0_0[9]),
        .I3(p_reg_reg_i_16__11_n_0),
        .O(p_reg_reg_i_24__6_n_0));
  (* HLUTNM = "lutpair120" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    p_reg_reg_i_25__5
       (.I0(p_reg_reg_i_3__0_2[8]),
        .I1(p_reg_reg_i_3__0_1[8]),
        .I2(p_reg_reg_i_3__0_0[8]),
        .I3(p_reg_reg_i_17__11_n_0),
        .O(p_reg_reg_i_25__5_n_0));
  (* HLUTNM = "lutpair118" *) 
  LUT3 #(
    .INIT(8'hB2)) 
    p_reg_reg_i_26__4
       (.I0(p_reg_reg_i_3__0_2[6]),
        .I1(p_reg_reg_i_3__0_1[6]),
        .I2(p_reg_reg_i_3__0_0[6]),
        .O(p_reg_reg_i_26__4_n_0));
  (* HLUTNM = "lutpair117" *) 
  LUT3 #(
    .INIT(8'hB2)) 
    p_reg_reg_i_27__7
       (.I0(p_reg_reg_i_3__0_2[5]),
        .I1(p_reg_reg_i_3__0_1[5]),
        .I2(p_reg_reg_i_3__0_0[5]),
        .O(p_reg_reg_i_27__7_n_0));
  (* HLUTNM = "lutpair116" *) 
  LUT3 #(
    .INIT(8'hB2)) 
    p_reg_reg_i_28__6
       (.I0(p_reg_reg_i_3__0_2[4]),
        .I1(p_reg_reg_i_3__0_1[4]),
        .I2(p_reg_reg_i_3__0_0[4]),
        .O(p_reg_reg_i_28__6_n_0));
  (* HLUTNM = "lutpair115" *) 
  LUT3 #(
    .INIT(8'hB2)) 
    p_reg_reg_i_29__7
       (.I0(p_reg_reg_i_3__0_2[3]),
        .I1(p_reg_reg_i_3__0_1[3]),
        .I2(p_reg_reg_i_3__0_0[3]),
        .O(p_reg_reg_i_29__7_n_0));
  CARRY8 p_reg_reg_i_2__0
       (.CI(p_reg_reg_i_3__0_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_p_reg_reg_i_2__0_CO_UNCONNECTED[7:1],p_reg_reg_i_2__0_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_reg_reg_i_8_n_0}),
        .O({NLW_p_reg_reg_i_2__0_O_UNCONNECTED[7:2],p_reg_reg_i_2__0_n_14,p_reg_reg_i_2__0_n_15}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,p_reg_reg_i_9__9_n_0}));
  (* HLUTNM = "lutpair114" *) 
  LUT3 #(
    .INIT(8'hB2)) 
    p_reg_reg_i_30__7
       (.I0(p_reg_reg_i_3__0_2[2]),
        .I1(p_reg_reg_i_3__0_1[2]),
        .I2(p_reg_reg_i_3__0_0[2]),
        .O(p_reg_reg_i_30__7_n_0));
  (* HLUTNM = "lutpair113" *) 
  LUT3 #(
    .INIT(8'hB2)) 
    p_reg_reg_i_31__6
       (.I0(p_reg_reg_i_3__0_2[1]),
        .I1(p_reg_reg_i_3__0_1[1]),
        .I2(p_reg_reg_i_3__0_0[1]),
        .O(p_reg_reg_i_31__6_n_0));
  (* HLUTNM = "lutpair112" *) 
  LUT2 #(
    .INIT(4'hB)) 
    p_reg_reg_i_32__7
       (.I0(p_reg_reg_i_3__0_2[0]),
        .I1(p_reg_reg_i_3__0_1[0]),
        .O(p_reg_reg_i_32__7_n_0));
  (* HLUTNM = "lutpair119" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    p_reg_reg_i_33__7
       (.I0(p_reg_reg_i_3__0_2[7]),
        .I1(p_reg_reg_i_3__0_1[7]),
        .I2(p_reg_reg_i_3__0_0[7]),
        .I3(p_reg_reg_i_26__4_n_0),
        .O(p_reg_reg_i_33__7_n_0));
  (* HLUTNM = "lutpair118" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    p_reg_reg_i_34__7
       (.I0(p_reg_reg_i_3__0_2[6]),
        .I1(p_reg_reg_i_3__0_1[6]),
        .I2(p_reg_reg_i_3__0_0[6]),
        .I3(p_reg_reg_i_27__7_n_0),
        .O(p_reg_reg_i_34__7_n_0));
  (* HLUTNM = "lutpair117" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    p_reg_reg_i_35__7
       (.I0(p_reg_reg_i_3__0_2[5]),
        .I1(p_reg_reg_i_3__0_1[5]),
        .I2(p_reg_reg_i_3__0_0[5]),
        .I3(p_reg_reg_i_28__6_n_0),
        .O(p_reg_reg_i_35__7_n_0));
  (* HLUTNM = "lutpair116" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    p_reg_reg_i_36__5
       (.I0(p_reg_reg_i_3__0_2[4]),
        .I1(p_reg_reg_i_3__0_1[4]),
        .I2(p_reg_reg_i_3__0_0[4]),
        .I3(p_reg_reg_i_29__7_n_0),
        .O(p_reg_reg_i_36__5_n_0));
  (* HLUTNM = "lutpair115" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    p_reg_reg_i_37__4
       (.I0(p_reg_reg_i_3__0_2[3]),
        .I1(p_reg_reg_i_3__0_1[3]),
        .I2(p_reg_reg_i_3__0_0[3]),
        .I3(p_reg_reg_i_30__7_n_0),
        .O(p_reg_reg_i_37__4_n_0));
  (* HLUTNM = "lutpair114" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    p_reg_reg_i_38__5
       (.I0(p_reg_reg_i_3__0_2[2]),
        .I1(p_reg_reg_i_3__0_1[2]),
        .I2(p_reg_reg_i_3__0_0[2]),
        .I3(p_reg_reg_i_31__6_n_0),
        .O(p_reg_reg_i_38__5_n_0));
  (* HLUTNM = "lutpair113" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    p_reg_reg_i_39__5
       (.I0(p_reg_reg_i_3__0_2[1]),
        .I1(p_reg_reg_i_3__0_1[1]),
        .I2(p_reg_reg_i_3__0_0[1]),
        .I3(p_reg_reg_i_32__7_n_0),
        .O(p_reg_reg_i_39__5_n_0));
  CARRY8 p_reg_reg_i_3__0
       (.CI(p_reg_reg_i_4__0_n_0),
        .CI_TOP(1'b0),
        .CO({p_reg_reg_i_3__0_n_0,p_reg_reg_i_3__0_n_1,p_reg_reg_i_3__0_n_2,p_reg_reg_i_3__0_n_3,p_reg_reg_i_3__0_n_4,p_reg_reg_i_3__0_n_5,p_reg_reg_i_3__0_n_6,p_reg_reg_i_3__0_n_7}),
        .DI({p_reg_reg_i_10__12_n_0,p_reg_reg_i_11__11_n_0,p_reg_reg_i_12__12_n_0,p_reg_reg_i_13__11_n_0,p_reg_reg_i_14__13_n_0,p_reg_reg_i_15__12_n_0,p_reg_reg_i_16__11_n_0,p_reg_reg_i_17__11_n_0}),
        .O({p_reg_reg_i_3__0_n_8,p_reg_reg_i_3__0_n_9,p_reg_reg_i_3__0_n_10,p_reg_reg_i_3__0_n_11,p_reg_reg_i_3__0_n_12,p_reg_reg_i_3__0_n_13,p_reg_reg_i_3__0_n_14,p_reg_reg_i_3__0_n_15}),
        .S({p_reg_reg_i_18__9_n_0,p_reg_reg_i_19__6_n_0,p_reg_reg_i_20__6_n_0,p_reg_reg_i_21__6_n_0,p_reg_reg_i_22__6_n_0,p_reg_reg_i_23__7_n_0,p_reg_reg_i_24__6_n_0,p_reg_reg_i_25__5_n_0}));
  (* HLUTNM = "lutpair112" *) 
  LUT3 #(
    .INIT(8'h96)) 
    p_reg_reg_i_40__5
       (.I0(p_reg_reg_i_3__0_2[0]),
        .I1(p_reg_reg_i_3__0_1[0]),
        .I2(p_reg_reg_i_3__0_0[0]),
        .O(p_reg_reg_i_40__5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_41__0
       (.I0(p_reg_reg_i_6__0_0[15]),
        .O(p_reg_reg_i_41__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_42__4
       (.I0(p_reg_reg_i_6__0_0[15]),
        .I1(p_reg_reg_i_6__0_1[15]),
        .O(p_reg_reg_i_42__4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_43
       (.I0(p_reg_reg_i_6__0_0[14]),
        .I1(p_reg_reg_i_6__0_1[14]),
        .O(p_reg_reg_i_43_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_44__0
       (.I0(p_reg_reg_i_6__0_0[13]),
        .I1(p_reg_reg_i_6__0_1[13]),
        .O(p_reg_reg_i_44__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_45__1
       (.I0(p_reg_reg_i_6__0_0[12]),
        .I1(p_reg_reg_i_6__0_1[12]),
        .O(p_reg_reg_i_45__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_46__1
       (.I0(p_reg_reg_i_6__0_0[11]),
        .I1(p_reg_reg_i_6__0_1[11]),
        .O(p_reg_reg_i_46__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_47__0
       (.I0(p_reg_reg_i_6__0_0[10]),
        .I1(p_reg_reg_i_6__0_1[10]),
        .O(p_reg_reg_i_47__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_48__0
       (.I0(p_reg_reg_i_6__0_0[9]),
        .I1(p_reg_reg_i_6__0_1[9]),
        .O(p_reg_reg_i_48__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_49__1
       (.I0(p_reg_reg_i_6__0_0[8]),
        .I1(p_reg_reg_i_6__0_1[8]),
        .O(p_reg_reg_i_49__1_n_0));
  CARRY8 p_reg_reg_i_4__0
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({p_reg_reg_i_4__0_n_0,p_reg_reg_i_4__0_n_1,p_reg_reg_i_4__0_n_2,p_reg_reg_i_4__0_n_3,p_reg_reg_i_4__0_n_4,p_reg_reg_i_4__0_n_5,p_reg_reg_i_4__0_n_6,p_reg_reg_i_4__0_n_7}),
        .DI({p_reg_reg_i_26__4_n_0,p_reg_reg_i_27__7_n_0,p_reg_reg_i_28__6_n_0,p_reg_reg_i_29__7_n_0,p_reg_reg_i_30__7_n_0,p_reg_reg_i_31__6_n_0,p_reg_reg_i_32__7_n_0,p_reg_reg_i_3__0_0[0]}),
        .O({p_reg_reg_i_4__0_n_8,p_reg_reg_i_4__0_n_9,p_reg_reg_i_4__0_n_10,p_reg_reg_i_4__0_n_11,p_reg_reg_i_4__0_n_12,p_reg_reg_i_4__0_n_13,p_reg_reg_i_4__0_n_14,p_reg_reg_i_4__0_n_15}),
        .S({p_reg_reg_i_33__7_n_0,p_reg_reg_i_34__7_n_0,p_reg_reg_i_35__7_n_0,p_reg_reg_i_36__5_n_0,p_reg_reg_i_37__4_n_0,p_reg_reg_i_38__5_n_0,p_reg_reg_i_39__5_n_0,p_reg_reg_i_40__5_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_50
       (.I0(p_reg_reg_i_6__0_0[7]),
        .I1(p_reg_reg_i_6__0_1[7]),
        .O(p_reg_reg_i_50_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_51
       (.I0(p_reg_reg_i_6__0_0[6]),
        .I1(p_reg_reg_i_6__0_1[6]),
        .O(p_reg_reg_i_51_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_52
       (.I0(p_reg_reg_i_6__0_0[5]),
        .I1(p_reg_reg_i_6__0_1[5]),
        .O(p_reg_reg_i_52_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_53__0
       (.I0(p_reg_reg_i_6__0_0[4]),
        .I1(p_reg_reg_i_6__0_1[4]),
        .O(p_reg_reg_i_53__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_54
       (.I0(p_reg_reg_i_6__0_0[3]),
        .I1(p_reg_reg_i_6__0_1[3]),
        .O(p_reg_reg_i_54_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_55
       (.I0(p_reg_reg_i_6__0_0[2]),
        .I1(p_reg_reg_i_6__0_1[2]),
        .O(p_reg_reg_i_55_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_56__1
       (.I0(p_reg_reg_i_6__0_0[1]),
        .I1(p_reg_reg_i_6__0_1[1]),
        .O(p_reg_reg_i_56__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_57__0
       (.I0(p_reg_reg_i_6__0_0[0]),
        .I1(p_reg_reg_i_6__0_1[0]),
        .O(p_reg_reg_i_57__0_n_0));
  CARRY8 p_reg_reg_i_5__0
       (.CI(p_reg_reg_i_6__0_n_0),
        .CI_TOP(1'b0),
        .CO(NLW_p_reg_reg_i_5__0_CO_UNCONNECTED[7:0]),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_p_reg_reg_i_5__0_O_UNCONNECTED[7:1],tmp109_fu_1640_p2[16]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}));
  CARRY8 p_reg_reg_i_6__0
       (.CI(p_reg_reg_i_7__0_n_0),
        .CI_TOP(1'b0),
        .CO({p_reg_reg_i_6__0_n_0,p_reg_reg_i_6__0_n_1,p_reg_reg_i_6__0_n_2,p_reg_reg_i_6__0_n_3,p_reg_reg_i_6__0_n_4,p_reg_reg_i_6__0_n_5,p_reg_reg_i_6__0_n_6,p_reg_reg_i_6__0_n_7}),
        .DI({p_reg_reg_i_41__0_n_0,p_reg_reg_i_6__0_0[14:8]}),
        .O(tmp109_fu_1640_p2[15:8]),
        .S({p_reg_reg_i_42__4_n_0,p_reg_reg_i_43_n_0,p_reg_reg_i_44__0_n_0,p_reg_reg_i_45__1_n_0,p_reg_reg_i_46__1_n_0,p_reg_reg_i_47__0_n_0,p_reg_reg_i_48__0_n_0,p_reg_reg_i_49__1_n_0}));
  CARRY8 p_reg_reg_i_7__0
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({p_reg_reg_i_7__0_n_0,p_reg_reg_i_7__0_n_1,p_reg_reg_i_7__0_n_2,p_reg_reg_i_7__0_n_3,p_reg_reg_i_7__0_n_4,p_reg_reg_i_7__0_n_5,p_reg_reg_i_7__0_n_6,p_reg_reg_i_7__0_n_7}),
        .DI(p_reg_reg_i_6__0_0[7:0]),
        .O(tmp109_fu_1640_p2[7:0]),
        .S({p_reg_reg_i_50_n_0,p_reg_reg_i_51_n_0,p_reg_reg_i_52_n_0,p_reg_reg_i_53__0_n_0,p_reg_reg_i_54_n_0,p_reg_reg_i_55_n_0,p_reg_reg_i_56__1_n_0,p_reg_reg_i_57__0_n_0}));
  LUT3 #(
    .INIT(8'h06)) 
    p_reg_reg_i_8
       (.I0(p_reg_reg_i_3__0_1[15]),
        .I1(p_reg_reg_i_3__0_2[15]),
        .I2(p_reg_reg_i_3__0_0[15]),
        .O(p_reg_reg_i_8_n_0));
  LUT3 #(
    .INIT(8'hE7)) 
    p_reg_reg_i_9__9
       (.I0(p_reg_reg_i_3__0_0[15]),
        .I1(p_reg_reg_i_3__0_2[15]),
        .I2(p_reg_reg_i_3__0_1[15]),
        .O(p_reg_reg_i_9__9_n_0));
  LUT3 #(
    .INIT(8'hE0)) 
    \reg_762[15]_i_1 
       (.I0(ap_CS_fsm_state47),
        .I1(ap_CS_fsm_state56),
        .I2(grp_FIR_filter_fu_188_ap_ce),
        .O(E));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_mac_mul_sub_16s_15ns_16s_31_4_1
   (P,
    S,
    CEA1,
    ap_clk,
    A,
    DOUTADOUT,
    Q,
    \add_ln66_4_reg_2607_reg[30] ,
    ap_CS_fsm_state52,
    ap_CS_fsm_state50,
    ap_CS_fsm_state51,
    ap_CS_fsm_state49,
    grp_FIR_filter_fu_188_ap_ce);
  output [30:0]P;
  output [0:0]S;
  input CEA1;
  input ap_clk;
  input [15:0]A;
  input [15:0]DOUTADOUT;
  input [1:0]Q;
  input [1:0]\add_ln66_4_reg_2607_reg[30] ;
  input ap_CS_fsm_state52;
  input ap_CS_fsm_state50;
  input ap_CS_fsm_state51;
  input ap_CS_fsm_state49;
  input grp_FIR_filter_fu_188_ap_ce;

  wire [15:0]A;
  wire CEA1;
  wire [15:0]DOUTADOUT;
  wire [30:0]P;
  wire [1:0]Q;
  wire [0:0]S;
  wire [1:0]\add_ln66_4_reg_2607_reg[30] ;
  wire ap_CS_fsm_state49;
  wire ap_CS_fsm_state50;
  wire ap_CS_fsm_state51;
  wire ap_CS_fsm_state52;
  wire ap_clk;
  wire grp_FIR_filter_fu_188_ap_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_mac_mul_sub_16s_15ns_16s_31_4_1_DSP48_0 FIR_HLS_mac_mul_sub_16s_15ns_16s_31_4_1_DSP48_0_U
       (.A(A),
        .CEA1(CEA1),
        .DOUTADOUT(DOUTADOUT),
        .P(P),
        .Q(Q),
        .S(S),
        .\add_ln66_4_reg_2607_reg[30] (\add_ln66_4_reg_2607_reg[30] ),
        .ap_CS_fsm_state49(ap_CS_fsm_state49),
        .ap_CS_fsm_state50(ap_CS_fsm_state50),
        .ap_CS_fsm_state51(ap_CS_fsm_state51),
        .ap_CS_fsm_state52(ap_CS_fsm_state52),
        .ap_clk(ap_clk),
        .grp_FIR_filter_fu_188_ap_ce(grp_FIR_filter_fu_188_ap_ce));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_mac_mul_sub_16s_15ns_16s_31_4_1_DSP48_0
   (P,
    S,
    CEA1,
    ap_clk,
    A,
    DOUTADOUT,
    Q,
    \add_ln66_4_reg_2607_reg[30] ,
    ap_CS_fsm_state52,
    ap_CS_fsm_state50,
    ap_CS_fsm_state51,
    ap_CS_fsm_state49,
    grp_FIR_filter_fu_188_ap_ce);
  output [30:0]P;
  output [0:0]S;
  input CEA1;
  input ap_clk;
  input [15:0]A;
  input [15:0]DOUTADOUT;
  input [1:0]Q;
  input [1:0]\add_ln66_4_reg_2607_reg[30] ;
  input ap_CS_fsm_state52;
  input ap_CS_fsm_state50;
  input ap_CS_fsm_state51;
  input ap_CS_fsm_state49;
  input grp_FIR_filter_fu_188_ap_ce;

  wire [15:0]A;
  wire CEA1;
  wire [15:0]DOUTADOUT;
  wire [30:0]P;
  wire [1:0]Q;
  wire [0:0]S;
  wire [1:0]\add_ln66_4_reg_2607_reg[30] ;
  wire ap_CS_fsm_state49;
  wire ap_CS_fsm_state50;
  wire ap_CS_fsm_state51;
  wire ap_CS_fsm_state52;
  wire ap_clk;
  wire grp_FIR_filter_fu_188_ap_ce;
  wire grp_fu_2144_ce;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:31]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln66_4_reg_2607[30]_i_9 
       (.I0(Q[1]),
        .I1(\add_ln66_4_reg_2607_reg[30] [1]),
        .I2(P[29]),
        .I3(Q[0]),
        .I4(\add_ln66_4_reg_2607_reg[30] [0]),
        .I5(P[28]),
        .O(S));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b1}),
        .B({1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b0,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT[15],DOUTADOUT}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b1),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(CEA1),
        .CEA2(grp_fu_2144_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(grp_fu_2144_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_2144_ce),
        .CEP(grp_fu_2144_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:31],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    p_reg_reg_i_1__4
       (.I0(ap_CS_fsm_state52),
        .I1(ap_CS_fsm_state50),
        .I2(ap_CS_fsm_state51),
        .I3(ap_CS_fsm_state49),
        .I4(grp_FIR_filter_fu_188_ap_ce),
        .O(grp_fu_2144_ce));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_mac_muladd_16s_10s_28s_28_4_1
   (CEP,
    P,
    CEA1,
    ap_clk,
    Q,
    E,
    DSP_ALU_INST,
    DSP_OUTPUT_INST,
    DSP_OUTPUT_INST_0,
    \p_ZL19H_filter_FIR_dec_41_1_reg[0] ,
    DSP_A_B_DATA_INST);
  output CEP;
  output [27:0]P;
  output CEA1;
  input ap_clk;
  input [15:0]Q;
  input [0:0]E;
  input [15:0]DSP_ALU_INST;
  input DSP_OUTPUT_INST;
  input [3:0]DSP_OUTPUT_INST_0;
  input [1:0]\p_ZL19H_filter_FIR_dec_41_1_reg[0] ;
  input [2:0]DSP_A_B_DATA_INST;

  wire CEA1;
  wire CEP;
  wire [15:0]DSP_ALU_INST;
  wire [2:0]DSP_A_B_DATA_INST;
  wire DSP_OUTPUT_INST;
  wire [3:0]DSP_OUTPUT_INST_0;
  wire [0:0]E;
  wire [27:0]P;
  wire [15:0]Q;
  wire ap_clk;
  wire [1:0]\p_ZL19H_filter_FIR_dec_41_1_reg[0] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_mac_muladd_16s_10s_28s_28_4_1_DSP48_0_18 FIR_HLS_mac_muladd_16s_10s_28s_28_4_1_DSP48_0_U
       (.CEA1(CEA1),
        .CEB2(CEP),
        .DSP_ALU_INST(DSP_ALU_INST),
        .DSP_A_B_DATA_INST(DSP_A_B_DATA_INST),
        .DSP_OUTPUT_INST(DSP_OUTPUT_INST),
        .DSP_OUTPUT_INST_0(DSP_OUTPUT_INST_0),
        .E(E),
        .P(P),
        .Q(Q),
        .ap_clk(ap_clk),
        .\p_ZL19H_filter_FIR_dec_41_1_reg[0] (\p_ZL19H_filter_FIR_dec_41_1_reg[0] ));
endmodule

(* ORIG_REF_NAME = "FIR_HLS_mac_muladd_16s_10s_28s_28_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_mac_muladd_16s_10s_28s_28_4_1_0
   (D,
    E,
    CEP,
    ap_clk,
    A,
    CEA1,
    Q,
    DSP_ALU_INST);
  output [27:0]D;
  input [0:0]E;
  input CEP;
  input ap_clk;
  input [16:0]A;
  input CEA1;
  input [0:0]Q;
  input [0:0]DSP_ALU_INST;

  wire [16:0]A;
  wire CEA1;
  wire CEP;
  wire [27:0]D;
  wire [0:0]DSP_ALU_INST;
  wire [0:0]E;
  wire [0:0]Q;
  wire ap_clk;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_mac_muladd_16s_10s_28s_28_4_1_DSP48_0_17 FIR_HLS_mac_muladd_16s_10s_28s_28_4_1_DSP48_0_U
       (.A(A),
        .CEA1(CEA1),
        .CEP(CEP),
        .D(D),
        .DSP_ALU_INST(DSP_ALU_INST),
        .E(E),
        .Q(Q),
        .ap_clk(ap_clk));
endmodule

(* ORIG_REF_NAME = "FIR_HLS_mac_muladd_16s_10s_28s_28_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_mac_muladd_16s_10s_28s_28_4_1_1
   (P,
    E,
    Q,
    CEP,
    ap_clk,
    DSP_ALU_INST,
    DSP_ALU_INST_0,
    \p_ZL19H_filter_FIR_int_41_1_reg[0] );
  output [27:0]P;
  output [0:0]E;
  input [1:0]Q;
  input CEP;
  input ap_clk;
  input [15:0]DSP_ALU_INST;
  input [15:0]DSP_ALU_INST_0;
  input [1:0]\p_ZL19H_filter_FIR_int_41_1_reg[0] ;

  wire CEP;
  wire [15:0]DSP_ALU_INST;
  wire [15:0]DSP_ALU_INST_0;
  wire [0:0]E;
  wire [27:0]P;
  wire [1:0]Q;
  wire ap_clk;
  wire [1:0]\p_ZL19H_filter_FIR_int_41_1_reg[0] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_mac_muladd_16s_10s_28s_28_4_1_DSP48_0_16 FIR_HLS_mac_muladd_16s_10s_28s_28_4_1_DSP48_0_U
       (.CEP(CEP),
        .DSP_ALU_INST(DSP_ALU_INST),
        .DSP_ALU_INST_0(DSP_ALU_INST_0),
        .E(E),
        .P(P),
        .Q(Q),
        .ap_clk(ap_clk),
        .\p_ZL19H_filter_FIR_int_41_1_reg[0] (\p_ZL19H_filter_FIR_int_41_1_reg[0] ));
endmodule

(* ORIG_REF_NAME = "FIR_HLS_mac_muladd_16s_10s_28s_28_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_mac_muladd_16s_10s_28s_28_4_1_2
   (P,
    E,
    CED,
    CEP,
    ap_clk,
    ap_return,
    Q,
    \p_ZL19H_filter_FIR_int_43_3_reg[0] );
  output [27:0]P;
  output [0:0]E;
  input CED;
  input CEP;
  input ap_clk;
  input [15:0]ap_return;
  input [1:0]Q;
  input [1:0]\p_ZL19H_filter_FIR_int_43_3_reg[0] ;

  wire CED;
  wire CEP;
  wire [0:0]E;
  wire [27:0]P;
  wire [1:0]Q;
  wire ap_clk;
  wire [15:0]ap_return;
  wire [1:0]\p_ZL19H_filter_FIR_int_43_3_reg[0] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_mac_muladd_16s_10s_28s_28_4_1_DSP48_0 FIR_HLS_mac_muladd_16s_10s_28s_28_4_1_DSP48_0_U
       (.CED(CED),
        .CEP(CEP),
        .E(E),
        .P(P),
        .Q(Q),
        .ap_clk(ap_clk),
        .ap_return(ap_return),
        .\p_ZL19H_filter_FIR_int_43_3_reg[0] (\p_ZL19H_filter_FIR_int_43_3_reg[0] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_mac_muladd_16s_10s_28s_28_4_1_DSP48_0
   (P,
    E,
    CED,
    CEP,
    ap_clk,
    ap_return,
    Q,
    \p_ZL19H_filter_FIR_int_43_3_reg[0] );
  output [27:0]P;
  output [0:0]E;
  input CED;
  input CEP;
  input ap_clk;
  input [15:0]ap_return;
  input [1:0]Q;
  input [1:0]\p_ZL19H_filter_FIR_int_43_3_reg[0] ;

  wire CED;
  wire CEP;
  wire [0:0]E;
  wire [27:0]P;
  wire [1:0]Q;
  wire ap_clk;
  wire [15:0]ap_return;
  wire m_reg_reg_n_106;
  wire m_reg_reg_n_107;
  wire m_reg_reg_n_108;
  wire m_reg_reg_n_109;
  wire m_reg_reg_n_110;
  wire m_reg_reg_n_111;
  wire m_reg_reg_n_112;
  wire m_reg_reg_n_113;
  wire m_reg_reg_n_114;
  wire m_reg_reg_n_115;
  wire m_reg_reg_n_116;
  wire m_reg_reg_n_117;
  wire m_reg_reg_n_118;
  wire m_reg_reg_n_119;
  wire m_reg_reg_n_120;
  wire m_reg_reg_n_121;
  wire m_reg_reg_n_122;
  wire m_reg_reg_n_123;
  wire m_reg_reg_n_124;
  wire m_reg_reg_n_125;
  wire m_reg_reg_n_126;
  wire m_reg_reg_n_127;
  wire m_reg_reg_n_128;
  wire m_reg_reg_n_129;
  wire m_reg_reg_n_130;
  wire m_reg_reg_n_131;
  wire m_reg_reg_n_132;
  wire m_reg_reg_n_133;
  wire m_reg_reg_n_134;
  wire m_reg_reg_n_135;
  wire m_reg_reg_n_136;
  wire m_reg_reg_n_137;
  wire m_reg_reg_n_138;
  wire m_reg_reg_n_139;
  wire m_reg_reg_n_140;
  wire m_reg_reg_n_141;
  wire m_reg_reg_n_142;
  wire m_reg_reg_n_143;
  wire m_reg_reg_n_144;
  wire m_reg_reg_n_145;
  wire m_reg_reg_n_146;
  wire m_reg_reg_n_147;
  wire m_reg_reg_n_148;
  wire m_reg_reg_n_149;
  wire m_reg_reg_n_150;
  wire m_reg_reg_n_151;
  wire m_reg_reg_n_152;
  wire m_reg_reg_n_153;
  wire [1:0]\p_ZL19H_filter_FIR_int_43_3_reg[0] ;
  wire NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_m_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_m_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_m_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_m_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_m_reg_reg_P_UNCONNECTED;
  wire [7:0]NLW_m_reg_reg_XOROUT_UNCONNECTED;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:28]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    m_reg_reg
       (.A({ap_return[15],ap_return[15],ap_return[15],ap_return[15],ap_return[15],ap_return[15],ap_return[15],ap_return[15],ap_return[15],ap_return[15],ap_return[15],ap_return[15],ap_return[15],ap_return[15],ap_return}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_m_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b0,1'b1,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_m_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_m_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(CED),
        .CEA2(CEP),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEP),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(CEP),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_m_reg_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_m_reg_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({m_reg_reg_n_106,m_reg_reg_n_107,m_reg_reg_n_108,m_reg_reg_n_109,m_reg_reg_n_110,m_reg_reg_n_111,m_reg_reg_n_112,m_reg_reg_n_113,m_reg_reg_n_114,m_reg_reg_n_115,m_reg_reg_n_116,m_reg_reg_n_117,m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_m_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_m_reg_reg_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({ap_return[15],ap_return[15],ap_return[15],ap_return[15],ap_return[15],ap_return[15],ap_return[15],ap_return[15],ap_return[15],ap_return[15],ap_return[15],ap_return[15],ap_return[15],ap_return[15],ap_return}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(CED),
        .CEA2(E),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(Q[0]),
        .CEP(CEP),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:28],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({m_reg_reg_n_106,m_reg_reg_n_107,m_reg_reg_n_108,m_reg_reg_n_109,m_reg_reg_n_110,m_reg_reg_n_111,m_reg_reg_n_112,m_reg_reg_n_113,m_reg_reg_n_114,m_reg_reg_n_115,m_reg_reg_n_116,m_reg_reg_n_117,m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
  LUT3 #(
    .INIT(8'h80)) 
    p_reg_reg_i_1__48
       (.I0(Q[1]),
        .I1(\p_ZL19H_filter_FIR_int_43_3_reg[0] [0]),
        .I2(\p_ZL19H_filter_FIR_int_43_3_reg[0] [1]),
        .O(E));
endmodule

(* ORIG_REF_NAME = "FIR_HLS_mac_muladd_16s_10s_28s_28_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_mac_muladd_16s_10s_28s_28_4_1_DSP48_0_16
   (P,
    E,
    Q,
    CEP,
    ap_clk,
    DSP_ALU_INST,
    DSP_ALU_INST_0,
    \p_ZL19H_filter_FIR_int_41_1_reg[0] );
  output [27:0]P;
  output [0:0]E;
  input [1:0]Q;
  input CEP;
  input ap_clk;
  input [15:0]DSP_ALU_INST;
  input [15:0]DSP_ALU_INST_0;
  input [1:0]\p_ZL19H_filter_FIR_int_41_1_reg[0] ;

  wire CEP;
  wire [15:0]DSP_ALU_INST;
  wire [15:0]DSP_ALU_INST_0;
  wire [0:0]E;
  wire [27:0]P;
  wire [1:0]Q;
  wire ap_clk;
  wire m_reg_reg_n_106;
  wire m_reg_reg_n_107;
  wire m_reg_reg_n_108;
  wire m_reg_reg_n_109;
  wire m_reg_reg_n_110;
  wire m_reg_reg_n_111;
  wire m_reg_reg_n_112;
  wire m_reg_reg_n_113;
  wire m_reg_reg_n_114;
  wire m_reg_reg_n_115;
  wire m_reg_reg_n_116;
  wire m_reg_reg_n_117;
  wire m_reg_reg_n_118;
  wire m_reg_reg_n_119;
  wire m_reg_reg_n_120;
  wire m_reg_reg_n_121;
  wire m_reg_reg_n_122;
  wire m_reg_reg_n_123;
  wire m_reg_reg_n_124;
  wire m_reg_reg_n_125;
  wire m_reg_reg_n_126;
  wire m_reg_reg_n_127;
  wire m_reg_reg_n_128;
  wire m_reg_reg_n_129;
  wire m_reg_reg_n_130;
  wire m_reg_reg_n_131;
  wire m_reg_reg_n_132;
  wire m_reg_reg_n_133;
  wire m_reg_reg_n_134;
  wire m_reg_reg_n_135;
  wire m_reg_reg_n_136;
  wire m_reg_reg_n_137;
  wire m_reg_reg_n_138;
  wire m_reg_reg_n_139;
  wire m_reg_reg_n_140;
  wire m_reg_reg_n_141;
  wire m_reg_reg_n_142;
  wire m_reg_reg_n_143;
  wire m_reg_reg_n_144;
  wire m_reg_reg_n_145;
  wire m_reg_reg_n_146;
  wire m_reg_reg_n_147;
  wire m_reg_reg_n_148;
  wire m_reg_reg_n_149;
  wire m_reg_reg_n_150;
  wire m_reg_reg_n_151;
  wire m_reg_reg_n_152;
  wire m_reg_reg_n_153;
  wire [1:0]\p_ZL19H_filter_FIR_int_41_1_reg[0] ;
  wire NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_m_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_m_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_m_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_m_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_m_reg_reg_P_UNCONNECTED;
  wire [7:0]NLW_m_reg_reg_XOROUT_UNCONNECTED;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:28]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    m_reg_reg
       (.A({DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_m_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b0,1'b1,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_m_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_m_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(Q[0]),
        .CEA2(CEP),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEP),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(CEP),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_m_reg_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_m_reg_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({m_reg_reg_n_106,m_reg_reg_n_107,m_reg_reg_n_108,m_reg_reg_n_109,m_reg_reg_n_110,m_reg_reg_n_111,m_reg_reg_n_112,m_reg_reg_n_113,m_reg_reg_n_114,m_reg_reg_n_115,m_reg_reg_n_116,m_reg_reg_n_117,m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_m_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_m_reg_reg_XOROUT_UNCONNECTED[7:0]));
  LUT3 #(
    .INIT(8'h08)) 
    \p_ZL19H_filter_FIR_int_41_2[15]_i_1 
       (.I0(Q[1]),
        .I1(\p_ZL19H_filter_FIR_int_41_1_reg[0] [0]),
        .I2(\p_ZL19H_filter_FIR_int_41_1_reg[0] [1]),
        .O(E));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(E),
        .CEA2(E),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(Q[0]),
        .CEP(CEP),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:28],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({m_reg_reg_n_106,m_reg_reg_n_107,m_reg_reg_n_108,m_reg_reg_n_109,m_reg_reg_n_110,m_reg_reg_n_111,m_reg_reg_n_112,m_reg_reg_n_113,m_reg_reg_n_114,m_reg_reg_n_115,m_reg_reg_n_116,m_reg_reg_n_117,m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "FIR_HLS_mac_muladd_16s_10s_28s_28_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_mac_muladd_16s_10s_28s_28_4_1_DSP48_0_17
   (D,
    E,
    CEP,
    ap_clk,
    A,
    CEA1,
    Q,
    DSP_ALU_INST);
  output [27:0]D;
  input [0:0]E;
  input CEP;
  input ap_clk;
  input [16:0]A;
  input CEA1;
  input [0:0]Q;
  input [0:0]DSP_ALU_INST;

  wire [16:0]A;
  wire CEA1;
  wire CEP;
  wire [27:0]D;
  wire [0:0]DSP_ALU_INST;
  wire [0:0]E;
  wire [0:0]Q;
  wire ap_clk;
  wire m_reg_reg_n_106;
  wire m_reg_reg_n_107;
  wire m_reg_reg_n_108;
  wire m_reg_reg_n_109;
  wire m_reg_reg_n_110;
  wire m_reg_reg_n_111;
  wire m_reg_reg_n_112;
  wire m_reg_reg_n_113;
  wire m_reg_reg_n_114;
  wire m_reg_reg_n_115;
  wire m_reg_reg_n_116;
  wire m_reg_reg_n_117;
  wire m_reg_reg_n_118;
  wire m_reg_reg_n_119;
  wire m_reg_reg_n_120;
  wire m_reg_reg_n_121;
  wire m_reg_reg_n_122;
  wire m_reg_reg_n_123;
  wire m_reg_reg_n_124;
  wire m_reg_reg_n_125;
  wire m_reg_reg_n_126;
  wire m_reg_reg_n_127;
  wire m_reg_reg_n_128;
  wire m_reg_reg_n_129;
  wire m_reg_reg_n_130;
  wire m_reg_reg_n_131;
  wire m_reg_reg_n_132;
  wire m_reg_reg_n_133;
  wire m_reg_reg_n_134;
  wire m_reg_reg_n_135;
  wire m_reg_reg_n_136;
  wire m_reg_reg_n_137;
  wire m_reg_reg_n_138;
  wire m_reg_reg_n_139;
  wire m_reg_reg_n_140;
  wire m_reg_reg_n_141;
  wire m_reg_reg_n_142;
  wire m_reg_reg_n_143;
  wire m_reg_reg_n_144;
  wire m_reg_reg_n_145;
  wire m_reg_reg_n_146;
  wire m_reg_reg_n_147;
  wire m_reg_reg_n_148;
  wire m_reg_reg_n_149;
  wire m_reg_reg_n_150;
  wire m_reg_reg_n_151;
  wire m_reg_reg_n_152;
  wire m_reg_reg_n_153;
  wire NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_m_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_m_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_m_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_m_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_m_reg_reg_P_UNCONNECTED;
  wire [7:0]NLW_m_reg_reg_XOROUT_UNCONNECTED;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:28]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    m_reg_reg
       (.A({A[16],A[16],A[16],A[16],A[16],A[16],A[16],A[16],A[16],A[16:15],A[15],A[15],A[15],A[15:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_m_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b0,1'b1,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_m_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_m_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(E),
        .CEA2(CEP),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEP),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(CEP),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_m_reg_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_m_reg_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({m_reg_reg_n_106,m_reg_reg_n_107,m_reg_reg_n_108,m_reg_reg_n_109,m_reg_reg_n_110,m_reg_reg_n_111,m_reg_reg_n_112,m_reg_reg_n_113,m_reg_reg_n_114,m_reg_reg_n_115,m_reg_reg_n_116,m_reg_reg_n_117,m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_m_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_m_reg_reg_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({A[15],A[15],A[15],A[15],A[15],DSP_ALU_INST,DSP_ALU_INST,DSP_ALU_INST,DSP_ALU_INST,DSP_ALU_INST,DSP_ALU_INST,DSP_ALU_INST,DSP_ALU_INST,DSP_ALU_INST,DSP_ALU_INST,A[14:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(E),
        .CEA2(CEA1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(Q),
        .CEP(CEP),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:28],D}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({m_reg_reg_n_106,m_reg_reg_n_107,m_reg_reg_n_108,m_reg_reg_n_109,m_reg_reg_n_110,m_reg_reg_n_111,m_reg_reg_n_112,m_reg_reg_n_113,m_reg_reg_n_114,m_reg_reg_n_115,m_reg_reg_n_116,m_reg_reg_n_117,m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "FIR_HLS_mac_muladd_16s_10s_28s_28_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_mac_muladd_16s_10s_28s_28_4_1_DSP48_0_18
   (CEB2,
    P,
    CEA1,
    ap_clk,
    Q,
    E,
    DSP_ALU_INST,
    DSP_OUTPUT_INST,
    DSP_OUTPUT_INST_0,
    \p_ZL19H_filter_FIR_dec_41_1_reg[0] ,
    DSP_A_B_DATA_INST);
  output CEB2;
  output [27:0]P;
  output CEA1;
  input ap_clk;
  input [15:0]Q;
  input [0:0]E;
  input [15:0]DSP_ALU_INST;
  input DSP_OUTPUT_INST;
  input [3:0]DSP_OUTPUT_INST_0;
  input [1:0]\p_ZL19H_filter_FIR_dec_41_1_reg[0] ;
  input [2:0]DSP_A_B_DATA_INST;

  wire CEA1;
  wire CEB2;
  wire [15:0]DSP_ALU_INST;
  wire [2:0]DSP_A_B_DATA_INST;
  wire DSP_OUTPUT_INST;
  wire [3:0]DSP_OUTPUT_INST_0;
  wire [0:0]E;
  wire [27:0]P;
  wire [15:0]Q;
  wire ap_clk;
  wire m_reg_reg_n_106;
  wire m_reg_reg_n_107;
  wire m_reg_reg_n_108;
  wire m_reg_reg_n_109;
  wire m_reg_reg_n_110;
  wire m_reg_reg_n_111;
  wire m_reg_reg_n_112;
  wire m_reg_reg_n_113;
  wire m_reg_reg_n_114;
  wire m_reg_reg_n_115;
  wire m_reg_reg_n_116;
  wire m_reg_reg_n_117;
  wire m_reg_reg_n_118;
  wire m_reg_reg_n_119;
  wire m_reg_reg_n_120;
  wire m_reg_reg_n_121;
  wire m_reg_reg_n_122;
  wire m_reg_reg_n_123;
  wire m_reg_reg_n_124;
  wire m_reg_reg_n_125;
  wire m_reg_reg_n_126;
  wire m_reg_reg_n_127;
  wire m_reg_reg_n_128;
  wire m_reg_reg_n_129;
  wire m_reg_reg_n_130;
  wire m_reg_reg_n_131;
  wire m_reg_reg_n_132;
  wire m_reg_reg_n_133;
  wire m_reg_reg_n_134;
  wire m_reg_reg_n_135;
  wire m_reg_reg_n_136;
  wire m_reg_reg_n_137;
  wire m_reg_reg_n_138;
  wire m_reg_reg_n_139;
  wire m_reg_reg_n_140;
  wire m_reg_reg_n_141;
  wire m_reg_reg_n_142;
  wire m_reg_reg_n_143;
  wire m_reg_reg_n_144;
  wire m_reg_reg_n_145;
  wire m_reg_reg_n_146;
  wire m_reg_reg_n_147;
  wire m_reg_reg_n_148;
  wire m_reg_reg_n_149;
  wire m_reg_reg_n_150;
  wire m_reg_reg_n_151;
  wire m_reg_reg_n_152;
  wire m_reg_reg_n_153;
  wire p_ZL19H_filter_FIR_dec_41_00;
  wire [1:0]\p_ZL19H_filter_FIR_dec_41_1_reg[0] ;
  wire NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_m_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_m_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_m_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_m_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_m_reg_reg_P_UNCONNECTED;
  wire [7:0]NLW_m_reg_reg_XOROUT_UNCONNECTED;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:28]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    m_reg_reg
       (.A({Q[15],Q[15],Q[15],Q[15],Q[15],Q[15],Q[15],Q[15],Q[15],Q[15],Q[15],Q[15],Q[15],Q[15],Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_m_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b0,1'b1,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_m_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_m_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(p_ZL19H_filter_FIR_dec_41_00),
        .CEA2(CEB2),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEB2),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(CEB2),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_m_reg_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_m_reg_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({m_reg_reg_n_106,m_reg_reg_n_107,m_reg_reg_n_108,m_reg_reg_n_109,m_reg_reg_n_110,m_reg_reg_n_111,m_reg_reg_n_112,m_reg_reg_n_113,m_reg_reg_n_114,m_reg_reg_n_115,m_reg_reg_n_116,m_reg_reg_n_117,m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_m_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_m_reg_reg_XOROUT_UNCONNECTED[7:0]));
  LUT5 #(
    .INIT(32'h0000C8C0)) 
    m_reg_reg_i_1__1
       (.I0(DSP_A_B_DATA_INST[1]),
        .I1(DSP_OUTPUT_INST_0[0]),
        .I2(DSP_A_B_DATA_INST[2]),
        .I3(DSP_A_B_DATA_INST[0]),
        .I4(DSP_OUTPUT_INST),
        .O(p_ZL19H_filter_FIR_dec_41_00));
  LUT5 #(
    .INIT(32'hFFFFFFF4)) 
    m_reg_reg_i_2
       (.I0(DSP_OUTPUT_INST),
        .I1(DSP_OUTPUT_INST_0[0]),
        .I2(DSP_OUTPUT_INST_0[3]),
        .I3(DSP_OUTPUT_INST_0[2]),
        .I4(DSP_OUTPUT_INST_0[1]),
        .O(CEB2));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(CEA1),
        .CEA2(CEA1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(E),
        .CEP(CEB2),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:28],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({m_reg_reg_n_106,m_reg_reg_n_107,m_reg_reg_n_108,m_reg_reg_n_109,m_reg_reg_n_110,m_reg_reg_n_111,m_reg_reg_n_112,m_reg_reg_n_113,m_reg_reg_n_114,m_reg_reg_n_115,m_reg_reg_n_116,m_reg_reg_n_117,m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
  LUT3 #(
    .INIT(8'h80)) 
    p_reg_reg_i_1__47
       (.I0(DSP_OUTPUT_INST_0[1]),
        .I1(\p_ZL19H_filter_FIR_dec_41_1_reg[0] [0]),
        .I2(\p_ZL19H_filter_FIR_dec_41_1_reg[0] [1]),
        .O(CEA1));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_mac_muladd_16s_13ns_27s_29_4_1
   (D,
    Q,
    CEA2,
    ap_clk,
    DSP_ALU_INST,
    P);
  output [28:0]D;
  input [1:0]Q;
  input CEA2;
  input ap_clk;
  input [15:0]DSP_ALU_INST;
  input [26:0]P;

  wire CEA2;
  wire [28:0]D;
  wire [15:0]DSP_ALU_INST;
  wire [26:0]P;
  wire [1:0]Q;
  wire ap_clk;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_mac_muladd_16s_13ns_27s_29_4_1_DSP48_0 FIR_HLS_mac_muladd_16s_13ns_27s_29_4_1_DSP48_0_U
       (.CEA2(CEA2),
        .D(D),
        .DSP_ALU_INST(DSP_ALU_INST),
        .P(P),
        .Q(Q),
        .ap_clk(ap_clk));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_mac_muladd_16s_13ns_27s_29_4_1_DSP48_0
   (D,
    Q,
    CEA2,
    ap_clk,
    DSP_ALU_INST,
    P);
  output [28:0]D;
  input [1:0]Q;
  input CEA2;
  input ap_clk;
  input [15:0]DSP_ALU_INST;
  input [26:0]P;

  wire CEA2;
  wire [28:0]D;
  wire [15:0]DSP_ALU_INST;
  wire [26:0]P;
  wire [1:0]Q;
  wire ap_clk;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:29]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({P[26],P[26],P[26],P[26],P[26],P[26],P[26],P[26],P[26],P[26],P[26],P[26],P[26],P[26],P[26],P[26],P[26],P[26],P[26],P[26],P[26],P}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(Q[0]),
        .CEA2(CEA2),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEA2),
        .CEC(Q[1]),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(CEA2),
        .CEP(CEA2),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:29],D}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_mac_muladd_16s_13ns_27s_30_4_1
   (add_ln66_66_fu_710_p2,
    Q,
    CEA2,
    ap_clk,
    DSP_ALU_INST,
    P,
    \y1_phase1_reg[14] );
  output [14:0]add_ln66_66_fu_710_p2;
  input [1:0]Q;
  input CEA2;
  input ap_clk;
  input [15:0]DSP_ALU_INST;
  input [26:0]P;
  input [27:0]\y1_phase1_reg[14] ;

  wire CEA2;
  wire [15:0]DSP_ALU_INST;
  wire [26:0]P;
  wire [1:0]Q;
  wire [14:0]add_ln66_66_fu_710_p2;
  wire ap_clk;
  wire [27:0]\y1_phase1_reg[14] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_mac_muladd_16s_13ns_27s_30_4_1_DSP48_0 FIR_HLS_mac_muladd_16s_13ns_27s_30_4_1_DSP48_0_U
       (.CEA2(CEA2),
        .DSP_ALU_INST(DSP_ALU_INST),
        .P(P),
        .Q(Q),
        .add_ln66_66_fu_710_p2(add_ln66_66_fu_710_p2),
        .ap_clk(ap_clk),
        .\y1_phase1_reg[14] (\y1_phase1_reg[14] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_mac_muladd_16s_13ns_27s_30_4_1_DSP48_0
   (add_ln66_66_fu_710_p2,
    Q,
    CEA2,
    ap_clk,
    DSP_ALU_INST,
    P,
    \y1_phase1_reg[14] );
  output [14:0]add_ln66_66_fu_710_p2;
  input [1:0]Q;
  input CEA2;
  input ap_clk;
  input [15:0]DSP_ALU_INST;
  input [26:0]P;
  input [27:0]\y1_phase1_reg[14] ;

  wire CEA2;
  wire [15:0]DSP_ALU_INST;
  wire [26:0]P;
  wire [1:0]Q;
  wire [14:0]add_ln66_66_fu_710_p2;
  wire ap_clk;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_76;
  wire p_reg_reg_n_77;
  wire p_reg_reg_n_78;
  wire p_reg_reg_n_79;
  wire p_reg_reg_n_80;
  wire p_reg_reg_n_81;
  wire p_reg_reg_n_82;
  wire p_reg_reg_n_83;
  wire p_reg_reg_n_84;
  wire p_reg_reg_n_85;
  wire p_reg_reg_n_86;
  wire p_reg_reg_n_87;
  wire p_reg_reg_n_88;
  wire p_reg_reg_n_89;
  wire p_reg_reg_n_90;
  wire p_reg_reg_n_91;
  wire p_reg_reg_n_92;
  wire p_reg_reg_n_93;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire \y1_phase1[0]_i_10_n_0 ;
  wire \y1_phase1[0]_i_11_n_0 ;
  wire \y1_phase1[0]_i_12_n_0 ;
  wire \y1_phase1[0]_i_13_n_0 ;
  wire \y1_phase1[0]_i_14_n_0 ;
  wire \y1_phase1[0]_i_15_n_0 ;
  wire \y1_phase1[0]_i_16_n_0 ;
  wire \y1_phase1[0]_i_17_n_0 ;
  wire \y1_phase1[0]_i_18_n_0 ;
  wire \y1_phase1[0]_i_3_n_0 ;
  wire \y1_phase1[0]_i_4_n_0 ;
  wire \y1_phase1[0]_i_5_n_0 ;
  wire \y1_phase1[0]_i_6_n_0 ;
  wire \y1_phase1[0]_i_7_n_0 ;
  wire \y1_phase1[0]_i_8_n_0 ;
  wire \y1_phase1[0]_i_9_n_0 ;
  wire \y1_phase1[14]_i_3_n_0 ;
  wire \y1_phase1[14]_i_4_n_0 ;
  wire \y1_phase1[14]_i_5_n_0 ;
  wire \y1_phase1[14]_i_6_n_0 ;
  wire \y1_phase1[14]_i_7_n_0 ;
  wire \y1_phase1[14]_i_8_n_0 ;
  wire \y1_phase1[14]_i_9_n_0 ;
  wire \y1_phase1[8]_i_2_n_0 ;
  wire \y1_phase1[8]_i_3_n_0 ;
  wire \y1_phase1[8]_i_4_n_0 ;
  wire \y1_phase1[8]_i_5_n_0 ;
  wire \y1_phase1[8]_i_6_n_0 ;
  wire \y1_phase1[8]_i_7_n_0 ;
  wire \y1_phase1[8]_i_8_n_0 ;
  wire \y1_phase1[8]_i_9_n_0 ;
  wire \y1_phase1_reg[0]_i_1_n_0 ;
  wire \y1_phase1_reg[0]_i_1_n_1 ;
  wire \y1_phase1_reg[0]_i_1_n_2 ;
  wire \y1_phase1_reg[0]_i_1_n_3 ;
  wire \y1_phase1_reg[0]_i_1_n_4 ;
  wire \y1_phase1_reg[0]_i_1_n_5 ;
  wire \y1_phase1_reg[0]_i_1_n_6 ;
  wire \y1_phase1_reg[0]_i_1_n_7 ;
  wire \y1_phase1_reg[0]_i_2_n_0 ;
  wire \y1_phase1_reg[0]_i_2_n_1 ;
  wire \y1_phase1_reg[0]_i_2_n_2 ;
  wire \y1_phase1_reg[0]_i_2_n_3 ;
  wire \y1_phase1_reg[0]_i_2_n_4 ;
  wire \y1_phase1_reg[0]_i_2_n_5 ;
  wire \y1_phase1_reg[0]_i_2_n_6 ;
  wire \y1_phase1_reg[0]_i_2_n_7 ;
  wire [27:0]\y1_phase1_reg[14] ;
  wire \y1_phase1_reg[14]_i_2_n_3 ;
  wire \y1_phase1_reg[14]_i_2_n_4 ;
  wire \y1_phase1_reg[14]_i_2_n_5 ;
  wire \y1_phase1_reg[14]_i_2_n_6 ;
  wire \y1_phase1_reg[14]_i_2_n_7 ;
  wire \y1_phase1_reg[8]_i_1_n_0 ;
  wire \y1_phase1_reg[8]_i_1_n_1 ;
  wire \y1_phase1_reg[8]_i_1_n_2 ;
  wire \y1_phase1_reg[8]_i_1_n_3 ;
  wire \y1_phase1_reg[8]_i_1_n_4 ;
  wire \y1_phase1_reg[8]_i_1_n_5 ;
  wire \y1_phase1_reg[8]_i_1_n_6 ;
  wire \y1_phase1_reg[8]_i_1_n_7 ;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:30]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;
  wire [6:0]\NLW_y1_phase1_reg[0]_i_1_O_UNCONNECTED ;
  wire [7:0]\NLW_y1_phase1_reg[0]_i_2_O_UNCONNECTED ;
  wire [7:5]\NLW_y1_phase1_reg[14]_i_2_CO_UNCONNECTED ;
  wire [7:6]\NLW_y1_phase1_reg[14]_i_2_O_UNCONNECTED ;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({P[26],P[26],P[26],P[26],P[26],P[26],P[26],P[26],P[26],P[26],P[26],P[26],P[26],P[26],P[26],P[26],P[26],P[26],P[26],P[26],P[26],P}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(Q[0]),
        .CEA2(CEA2),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEA2),
        .CEC(Q[1]),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(CEA2),
        .CEP(CEA2),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:30],p_reg_reg_n_76,p_reg_reg_n_77,p_reg_reg_n_78,p_reg_reg_n_79,p_reg_reg_n_80,p_reg_reg_n_81,p_reg_reg_n_82,p_reg_reg_n_83,p_reg_reg_n_84,p_reg_reg_n_85,p_reg_reg_n_86,p_reg_reg_n_87,p_reg_reg_n_88,p_reg_reg_n_89,p_reg_reg_n_90,p_reg_reg_n_91,p_reg_reg_n_92,p_reg_reg_n_93,p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
  LUT2 #(
    .INIT(4'h6)) 
    \y1_phase1[0]_i_10 
       (.I0(p_reg_reg_n_97),
        .I1(\y1_phase1_reg[14] [8]),
        .O(\y1_phase1[0]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \y1_phase1[0]_i_11 
       (.I0(p_reg_reg_n_98),
        .I1(\y1_phase1_reg[14] [7]),
        .O(\y1_phase1[0]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \y1_phase1[0]_i_12 
       (.I0(p_reg_reg_n_99),
        .I1(\y1_phase1_reg[14] [6]),
        .O(\y1_phase1[0]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \y1_phase1[0]_i_13 
       (.I0(p_reg_reg_n_100),
        .I1(\y1_phase1_reg[14] [5]),
        .O(\y1_phase1[0]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \y1_phase1[0]_i_14 
       (.I0(p_reg_reg_n_101),
        .I1(\y1_phase1_reg[14] [4]),
        .O(\y1_phase1[0]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \y1_phase1[0]_i_15 
       (.I0(p_reg_reg_n_102),
        .I1(\y1_phase1_reg[14] [3]),
        .O(\y1_phase1[0]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \y1_phase1[0]_i_16 
       (.I0(p_reg_reg_n_103),
        .I1(\y1_phase1_reg[14] [2]),
        .O(\y1_phase1[0]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \y1_phase1[0]_i_17 
       (.I0(p_reg_reg_n_104),
        .I1(\y1_phase1_reg[14] [1]),
        .O(\y1_phase1[0]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \y1_phase1[0]_i_18 
       (.I0(p_reg_reg_n_105),
        .I1(\y1_phase1_reg[14] [0]),
        .O(\y1_phase1[0]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \y1_phase1[0]_i_3 
       (.I0(p_reg_reg_n_90),
        .I1(\y1_phase1_reg[14] [15]),
        .O(\y1_phase1[0]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \y1_phase1[0]_i_4 
       (.I0(p_reg_reg_n_91),
        .I1(\y1_phase1_reg[14] [14]),
        .O(\y1_phase1[0]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \y1_phase1[0]_i_5 
       (.I0(p_reg_reg_n_92),
        .I1(\y1_phase1_reg[14] [13]),
        .O(\y1_phase1[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \y1_phase1[0]_i_6 
       (.I0(p_reg_reg_n_93),
        .I1(\y1_phase1_reg[14] [12]),
        .O(\y1_phase1[0]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \y1_phase1[0]_i_7 
       (.I0(p_reg_reg_n_94),
        .I1(\y1_phase1_reg[14] [11]),
        .O(\y1_phase1[0]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \y1_phase1[0]_i_8 
       (.I0(p_reg_reg_n_95),
        .I1(\y1_phase1_reg[14] [10]),
        .O(\y1_phase1[0]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \y1_phase1[0]_i_9 
       (.I0(p_reg_reg_n_96),
        .I1(\y1_phase1_reg[14] [9]),
        .O(\y1_phase1[0]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y1_phase1[14]_i_3 
       (.I0(\y1_phase1_reg[14] [27]),
        .O(\y1_phase1[14]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \y1_phase1[14]_i_4 
       (.I0(p_reg_reg_n_77),
        .I1(p_reg_reg_n_76),
        .O(\y1_phase1[14]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \y1_phase1[14]_i_5 
       (.I0(\y1_phase1_reg[14] [27]),
        .I1(p_reg_reg_n_77),
        .O(\y1_phase1[14]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \y1_phase1[14]_i_6 
       (.I0(\y1_phase1_reg[14] [27]),
        .I1(p_reg_reg_n_78),
        .O(\y1_phase1[14]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \y1_phase1[14]_i_7 
       (.I0(p_reg_reg_n_79),
        .I1(\y1_phase1_reg[14] [26]),
        .O(\y1_phase1[14]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \y1_phase1[14]_i_8 
       (.I0(p_reg_reg_n_80),
        .I1(\y1_phase1_reg[14] [25]),
        .O(\y1_phase1[14]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \y1_phase1[14]_i_9 
       (.I0(p_reg_reg_n_81),
        .I1(\y1_phase1_reg[14] [24]),
        .O(\y1_phase1[14]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \y1_phase1[8]_i_2 
       (.I0(p_reg_reg_n_82),
        .I1(\y1_phase1_reg[14] [23]),
        .O(\y1_phase1[8]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \y1_phase1[8]_i_3 
       (.I0(p_reg_reg_n_83),
        .I1(\y1_phase1_reg[14] [22]),
        .O(\y1_phase1[8]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \y1_phase1[8]_i_4 
       (.I0(p_reg_reg_n_84),
        .I1(\y1_phase1_reg[14] [21]),
        .O(\y1_phase1[8]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \y1_phase1[8]_i_5 
       (.I0(p_reg_reg_n_85),
        .I1(\y1_phase1_reg[14] [20]),
        .O(\y1_phase1[8]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \y1_phase1[8]_i_6 
       (.I0(p_reg_reg_n_86),
        .I1(\y1_phase1_reg[14] [19]),
        .O(\y1_phase1[8]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \y1_phase1[8]_i_7 
       (.I0(p_reg_reg_n_87),
        .I1(\y1_phase1_reg[14] [18]),
        .O(\y1_phase1[8]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \y1_phase1[8]_i_8 
       (.I0(p_reg_reg_n_88),
        .I1(\y1_phase1_reg[14] [17]),
        .O(\y1_phase1[8]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \y1_phase1[8]_i_9 
       (.I0(p_reg_reg_n_89),
        .I1(\y1_phase1_reg[14] [16]),
        .O(\y1_phase1[8]_i_9_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \y1_phase1_reg[0]_i_1 
       (.CI(\y1_phase1_reg[0]_i_2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\y1_phase1_reg[0]_i_1_n_0 ,\y1_phase1_reg[0]_i_1_n_1 ,\y1_phase1_reg[0]_i_1_n_2 ,\y1_phase1_reg[0]_i_1_n_3 ,\y1_phase1_reg[0]_i_1_n_4 ,\y1_phase1_reg[0]_i_1_n_5 ,\y1_phase1_reg[0]_i_1_n_6 ,\y1_phase1_reg[0]_i_1_n_7 }),
        .DI({p_reg_reg_n_90,p_reg_reg_n_91,p_reg_reg_n_92,p_reg_reg_n_93,p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97}),
        .O({add_ln66_66_fu_710_p2[0],\NLW_y1_phase1_reg[0]_i_1_O_UNCONNECTED [6:0]}),
        .S({\y1_phase1[0]_i_3_n_0 ,\y1_phase1[0]_i_4_n_0 ,\y1_phase1[0]_i_5_n_0 ,\y1_phase1[0]_i_6_n_0 ,\y1_phase1[0]_i_7_n_0 ,\y1_phase1[0]_i_8_n_0 ,\y1_phase1[0]_i_9_n_0 ,\y1_phase1[0]_i_10_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \y1_phase1_reg[0]_i_2 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\y1_phase1_reg[0]_i_2_n_0 ,\y1_phase1_reg[0]_i_2_n_1 ,\y1_phase1_reg[0]_i_2_n_2 ,\y1_phase1_reg[0]_i_2_n_3 ,\y1_phase1_reg[0]_i_2_n_4 ,\y1_phase1_reg[0]_i_2_n_5 ,\y1_phase1_reg[0]_i_2_n_6 ,\y1_phase1_reg[0]_i_2_n_7 }),
        .DI({p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105}),
        .O(\NLW_y1_phase1_reg[0]_i_2_O_UNCONNECTED [7:0]),
        .S({\y1_phase1[0]_i_11_n_0 ,\y1_phase1[0]_i_12_n_0 ,\y1_phase1[0]_i_13_n_0 ,\y1_phase1[0]_i_14_n_0 ,\y1_phase1[0]_i_15_n_0 ,\y1_phase1[0]_i_16_n_0 ,\y1_phase1[0]_i_17_n_0 ,\y1_phase1[0]_i_18_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \y1_phase1_reg[14]_i_2 
       (.CI(\y1_phase1_reg[8]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_y1_phase1_reg[14]_i_2_CO_UNCONNECTED [7:5],\y1_phase1_reg[14]_i_2_n_3 ,\y1_phase1_reg[14]_i_2_n_4 ,\y1_phase1_reg[14]_i_2_n_5 ,\y1_phase1_reg[14]_i_2_n_6 ,\y1_phase1_reg[14]_i_2_n_7 }),
        .DI({1'b0,1'b0,1'b0,\y1_phase1[14]_i_3_n_0 ,\y1_phase1_reg[14] [27],p_reg_reg_n_79,p_reg_reg_n_80,p_reg_reg_n_81}),
        .O({\NLW_y1_phase1_reg[14]_i_2_O_UNCONNECTED [7:6],add_ln66_66_fu_710_p2[14:9]}),
        .S({1'b0,1'b0,\y1_phase1[14]_i_4_n_0 ,\y1_phase1[14]_i_5_n_0 ,\y1_phase1[14]_i_6_n_0 ,\y1_phase1[14]_i_7_n_0 ,\y1_phase1[14]_i_8_n_0 ,\y1_phase1[14]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \y1_phase1_reg[8]_i_1 
       (.CI(\y1_phase1_reg[0]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\y1_phase1_reg[8]_i_1_n_0 ,\y1_phase1_reg[8]_i_1_n_1 ,\y1_phase1_reg[8]_i_1_n_2 ,\y1_phase1_reg[8]_i_1_n_3 ,\y1_phase1_reg[8]_i_1_n_4 ,\y1_phase1_reg[8]_i_1_n_5 ,\y1_phase1_reg[8]_i_1_n_6 ,\y1_phase1_reg[8]_i_1_n_7 }),
        .DI({p_reg_reg_n_82,p_reg_reg_n_83,p_reg_reg_n_84,p_reg_reg_n_85,p_reg_reg_n_86,p_reg_reg_n_87,p_reg_reg_n_88,p_reg_reg_n_89}),
        .O(add_ln66_66_fu_710_p2[8:1]),
        .S({\y1_phase1[8]_i_2_n_0 ,\y1_phase1[8]_i_3_n_0 ,\y1_phase1[8]_i_4_n_0 ,\y1_phase1[8]_i_5_n_0 ,\y1_phase1[8]_i_6_n_0 ,\y1_phase1[8]_i_7_n_0 ,\y1_phase1[8]_i_8_n_0 ,\y1_phase1[8]_i_9_n_0 }));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_mac_muladd_16s_13ns_28s_29_4_1
   (D,
    Q,
    CEA2,
    ap_clk,
    DSP_ALU_INST,
    P);
  output [28:0]D;
  input [1:0]Q;
  input CEA2;
  input ap_clk;
  input [15:0]DSP_ALU_INST;
  input [27:0]P;

  wire CEA2;
  wire [28:0]D;
  wire [15:0]DSP_ALU_INST;
  wire [27:0]P;
  wire [1:0]Q;
  wire ap_clk;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_mac_muladd_16s_13ns_28s_29_4_1_DSP48_0 FIR_HLS_mac_muladd_16s_13ns_28s_29_4_1_DSP48_0_U
       (.CEA2(CEA2),
        .D(D),
        .DSP_ALU_INST(DSP_ALU_INST),
        .P(P),
        .Q(Q),
        .ap_clk(ap_clk));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_mac_muladd_16s_13ns_28s_29_4_1_DSP48_0
   (D,
    Q,
    CEA2,
    ap_clk,
    DSP_ALU_INST,
    P);
  output [28:0]D;
  input [1:0]Q;
  input CEA2;
  input ap_clk;
  input [15:0]DSP_ALU_INST;
  input [27:0]P;

  wire CEA2;
  wire [28:0]D;
  wire [15:0]DSP_ALU_INST;
  wire [27:0]P;
  wire [1:0]Q;
  wire ap_clk;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:29]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({P[27],P[27],P[27],P[27],P[27],P[27],P[27],P[27],P[27],P[27],P[27],P[27],P[27],P[27],P[27],P[27],P[27],P[27],P[27],P[27],P}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(Q[0]),
        .CEA2(CEA2),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEA2),
        .CEC(Q[1]),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(CEA2),
        .CEP(CEA2),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:29],D}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_mac_muladd_16s_13ns_28s_30_4_1
   (CEA2,
    add_ln66_58_fu_737_p2,
    Q,
    ap_clk,
    DSP_ALU_INST,
    P,
    \y1_phase3_reg[14] );
  output CEA2;
  output [14:0]add_ln66_58_fu_737_p2;
  input [4:0]Q;
  input ap_clk;
  input [15:0]DSP_ALU_INST;
  input [27:0]P;
  input [26:0]\y1_phase3_reg[14] ;

  wire CEA2;
  wire [15:0]DSP_ALU_INST;
  wire [27:0]P;
  wire [4:0]Q;
  wire [14:0]add_ln66_58_fu_737_p2;
  wire ap_clk;
  wire [26:0]\y1_phase3_reg[14] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_mac_muladd_16s_13ns_28s_30_4_1_DSP48_0 FIR_HLS_mac_muladd_16s_13ns_28s_30_4_1_DSP48_0_U
       (.CEP(CEA2),
        .DSP_ALU_INST(DSP_ALU_INST),
        .P(P),
        .Q(Q),
        .add_ln66_58_fu_737_p2(add_ln66_58_fu_737_p2),
        .ap_clk(ap_clk),
        .\y1_phase3_reg[14] (\y1_phase3_reg[14] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_mac_muladd_16s_13ns_28s_30_4_1_DSP48_0
   (CEP,
    add_ln66_58_fu_737_p2,
    Q,
    ap_clk,
    DSP_ALU_INST,
    P,
    \y1_phase3_reg[14] );
  output CEP;
  output [14:0]add_ln66_58_fu_737_p2;
  input [4:0]Q;
  input ap_clk;
  input [15:0]DSP_ALU_INST;
  input [27:0]P;
  input [26:0]\y1_phase3_reg[14] ;

  wire CEP;
  wire [15:0]DSP_ALU_INST;
  wire [27:0]P;
  wire [4:0]Q;
  wire [14:0]add_ln66_58_fu_737_p2;
  wire ap_clk;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_76;
  wire p_reg_reg_n_77;
  wire p_reg_reg_n_78;
  wire p_reg_reg_n_79;
  wire p_reg_reg_n_80;
  wire p_reg_reg_n_81;
  wire p_reg_reg_n_82;
  wire p_reg_reg_n_83;
  wire p_reg_reg_n_84;
  wire p_reg_reg_n_85;
  wire p_reg_reg_n_86;
  wire p_reg_reg_n_87;
  wire p_reg_reg_n_88;
  wire p_reg_reg_n_89;
  wire p_reg_reg_n_90;
  wire p_reg_reg_n_91;
  wire p_reg_reg_n_92;
  wire p_reg_reg_n_93;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire \y1_phase3[0]_i_10_n_0 ;
  wire \y1_phase3[0]_i_11_n_0 ;
  wire \y1_phase3[0]_i_12_n_0 ;
  wire \y1_phase3[0]_i_13_n_0 ;
  wire \y1_phase3[0]_i_14_n_0 ;
  wire \y1_phase3[0]_i_15_n_0 ;
  wire \y1_phase3[0]_i_16_n_0 ;
  wire \y1_phase3[0]_i_17_n_0 ;
  wire \y1_phase3[0]_i_18_n_0 ;
  wire \y1_phase3[0]_i_3_n_0 ;
  wire \y1_phase3[0]_i_4_n_0 ;
  wire \y1_phase3[0]_i_5_n_0 ;
  wire \y1_phase3[0]_i_6_n_0 ;
  wire \y1_phase3[0]_i_7_n_0 ;
  wire \y1_phase3[0]_i_8_n_0 ;
  wire \y1_phase3[0]_i_9_n_0 ;
  wire \y1_phase3[14]_i_3_n_0 ;
  wire \y1_phase3[14]_i_4_n_0 ;
  wire \y1_phase3[14]_i_5_n_0 ;
  wire \y1_phase3[14]_i_6_n_0 ;
  wire \y1_phase3[14]_i_7_n_0 ;
  wire \y1_phase3[14]_i_8_n_0 ;
  wire \y1_phase3[14]_i_9_n_0 ;
  wire \y1_phase3[8]_i_2_n_0 ;
  wire \y1_phase3[8]_i_3_n_0 ;
  wire \y1_phase3[8]_i_4_n_0 ;
  wire \y1_phase3[8]_i_5_n_0 ;
  wire \y1_phase3[8]_i_6_n_0 ;
  wire \y1_phase3[8]_i_7_n_0 ;
  wire \y1_phase3[8]_i_8_n_0 ;
  wire \y1_phase3[8]_i_9_n_0 ;
  wire \y1_phase3_reg[0]_i_1_n_0 ;
  wire \y1_phase3_reg[0]_i_1_n_1 ;
  wire \y1_phase3_reg[0]_i_1_n_2 ;
  wire \y1_phase3_reg[0]_i_1_n_3 ;
  wire \y1_phase3_reg[0]_i_1_n_4 ;
  wire \y1_phase3_reg[0]_i_1_n_5 ;
  wire \y1_phase3_reg[0]_i_1_n_6 ;
  wire \y1_phase3_reg[0]_i_1_n_7 ;
  wire \y1_phase3_reg[0]_i_2_n_0 ;
  wire \y1_phase3_reg[0]_i_2_n_1 ;
  wire \y1_phase3_reg[0]_i_2_n_2 ;
  wire \y1_phase3_reg[0]_i_2_n_3 ;
  wire \y1_phase3_reg[0]_i_2_n_4 ;
  wire \y1_phase3_reg[0]_i_2_n_5 ;
  wire \y1_phase3_reg[0]_i_2_n_6 ;
  wire \y1_phase3_reg[0]_i_2_n_7 ;
  wire [26:0]\y1_phase3_reg[14] ;
  wire \y1_phase3_reg[14]_i_2_n_3 ;
  wire \y1_phase3_reg[14]_i_2_n_4 ;
  wire \y1_phase3_reg[14]_i_2_n_5 ;
  wire \y1_phase3_reg[14]_i_2_n_6 ;
  wire \y1_phase3_reg[14]_i_2_n_7 ;
  wire \y1_phase3_reg[8]_i_1_n_0 ;
  wire \y1_phase3_reg[8]_i_1_n_1 ;
  wire \y1_phase3_reg[8]_i_1_n_2 ;
  wire \y1_phase3_reg[8]_i_1_n_3 ;
  wire \y1_phase3_reg[8]_i_1_n_4 ;
  wire \y1_phase3_reg[8]_i_1_n_5 ;
  wire \y1_phase3_reg[8]_i_1_n_6 ;
  wire \y1_phase3_reg[8]_i_1_n_7 ;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:30]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;
  wire [6:0]\NLW_y1_phase3_reg[0]_i_1_O_UNCONNECTED ;
  wire [7:0]\NLW_y1_phase3_reg[0]_i_2_O_UNCONNECTED ;
  wire [7:5]\NLW_y1_phase3_reg[14]_i_2_CO_UNCONNECTED ;
  wire [7:6]\NLW_y1_phase3_reg[14]_i_2_O_UNCONNECTED ;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({P[27],P[27],P[27],P[27],P[27],P[27],P[27],P[27],P[27],P[27],P[27],P[27],P[27],P[27],P[27],P[27],P[27],P[27],P[27],P[27],P}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(Q[0]),
        .CEA2(CEP),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEP),
        .CEC(Q[2]),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(CEP),
        .CEP(CEP),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:30],p_reg_reg_n_76,p_reg_reg_n_77,p_reg_reg_n_78,p_reg_reg_n_79,p_reg_reg_n_80,p_reg_reg_n_81,p_reg_reg_n_82,p_reg_reg_n_83,p_reg_reg_n_84,p_reg_reg_n_85,p_reg_reg_n_86,p_reg_reg_n_87,p_reg_reg_n_88,p_reg_reg_n_89,p_reg_reg_n_90,p_reg_reg_n_91,p_reg_reg_n_92,p_reg_reg_n_93,p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    p_reg_reg_i_1__51
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[4]),
        .O(CEP));
  LUT2 #(
    .INIT(4'h6)) 
    \y1_phase3[0]_i_10 
       (.I0(p_reg_reg_n_97),
        .I1(\y1_phase3_reg[14] [8]),
        .O(\y1_phase3[0]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \y1_phase3[0]_i_11 
       (.I0(p_reg_reg_n_98),
        .I1(\y1_phase3_reg[14] [7]),
        .O(\y1_phase3[0]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \y1_phase3[0]_i_12 
       (.I0(p_reg_reg_n_99),
        .I1(\y1_phase3_reg[14] [6]),
        .O(\y1_phase3[0]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \y1_phase3[0]_i_13 
       (.I0(p_reg_reg_n_100),
        .I1(\y1_phase3_reg[14] [5]),
        .O(\y1_phase3[0]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \y1_phase3[0]_i_14 
       (.I0(p_reg_reg_n_101),
        .I1(\y1_phase3_reg[14] [4]),
        .O(\y1_phase3[0]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \y1_phase3[0]_i_15 
       (.I0(p_reg_reg_n_102),
        .I1(\y1_phase3_reg[14] [3]),
        .O(\y1_phase3[0]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \y1_phase3[0]_i_16 
       (.I0(p_reg_reg_n_103),
        .I1(\y1_phase3_reg[14] [2]),
        .O(\y1_phase3[0]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \y1_phase3[0]_i_17 
       (.I0(p_reg_reg_n_104),
        .I1(\y1_phase3_reg[14] [1]),
        .O(\y1_phase3[0]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \y1_phase3[0]_i_18 
       (.I0(p_reg_reg_n_105),
        .I1(\y1_phase3_reg[14] [0]),
        .O(\y1_phase3[0]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \y1_phase3[0]_i_3 
       (.I0(p_reg_reg_n_90),
        .I1(\y1_phase3_reg[14] [15]),
        .O(\y1_phase3[0]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \y1_phase3[0]_i_4 
       (.I0(p_reg_reg_n_91),
        .I1(\y1_phase3_reg[14] [14]),
        .O(\y1_phase3[0]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \y1_phase3[0]_i_5 
       (.I0(p_reg_reg_n_92),
        .I1(\y1_phase3_reg[14] [13]),
        .O(\y1_phase3[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \y1_phase3[0]_i_6 
       (.I0(p_reg_reg_n_93),
        .I1(\y1_phase3_reg[14] [12]),
        .O(\y1_phase3[0]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \y1_phase3[0]_i_7 
       (.I0(p_reg_reg_n_94),
        .I1(\y1_phase3_reg[14] [11]),
        .O(\y1_phase3[0]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \y1_phase3[0]_i_8 
       (.I0(p_reg_reg_n_95),
        .I1(\y1_phase3_reg[14] [10]),
        .O(\y1_phase3[0]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \y1_phase3[0]_i_9 
       (.I0(p_reg_reg_n_96),
        .I1(\y1_phase3_reg[14] [9]),
        .O(\y1_phase3[0]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y1_phase3[14]_i_3 
       (.I0(\y1_phase3_reg[14] [26]),
        .O(\y1_phase3[14]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \y1_phase3[14]_i_4 
       (.I0(p_reg_reg_n_77),
        .I1(p_reg_reg_n_76),
        .O(\y1_phase3[14]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \y1_phase3[14]_i_5 
       (.I0(p_reg_reg_n_78),
        .I1(p_reg_reg_n_77),
        .O(\y1_phase3[14]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \y1_phase3[14]_i_6 
       (.I0(\y1_phase3_reg[14] [26]),
        .I1(p_reg_reg_n_78),
        .O(\y1_phase3[14]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \y1_phase3[14]_i_7 
       (.I0(\y1_phase3_reg[14] [26]),
        .I1(p_reg_reg_n_79),
        .O(\y1_phase3[14]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \y1_phase3[14]_i_8 
       (.I0(p_reg_reg_n_80),
        .I1(\y1_phase3_reg[14] [25]),
        .O(\y1_phase3[14]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \y1_phase3[14]_i_9 
       (.I0(p_reg_reg_n_81),
        .I1(\y1_phase3_reg[14] [24]),
        .O(\y1_phase3[14]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \y1_phase3[8]_i_2 
       (.I0(p_reg_reg_n_82),
        .I1(\y1_phase3_reg[14] [23]),
        .O(\y1_phase3[8]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \y1_phase3[8]_i_3 
       (.I0(p_reg_reg_n_83),
        .I1(\y1_phase3_reg[14] [22]),
        .O(\y1_phase3[8]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \y1_phase3[8]_i_4 
       (.I0(p_reg_reg_n_84),
        .I1(\y1_phase3_reg[14] [21]),
        .O(\y1_phase3[8]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \y1_phase3[8]_i_5 
       (.I0(p_reg_reg_n_85),
        .I1(\y1_phase3_reg[14] [20]),
        .O(\y1_phase3[8]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \y1_phase3[8]_i_6 
       (.I0(p_reg_reg_n_86),
        .I1(\y1_phase3_reg[14] [19]),
        .O(\y1_phase3[8]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \y1_phase3[8]_i_7 
       (.I0(p_reg_reg_n_87),
        .I1(\y1_phase3_reg[14] [18]),
        .O(\y1_phase3[8]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \y1_phase3[8]_i_8 
       (.I0(p_reg_reg_n_88),
        .I1(\y1_phase3_reg[14] [17]),
        .O(\y1_phase3[8]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \y1_phase3[8]_i_9 
       (.I0(p_reg_reg_n_89),
        .I1(\y1_phase3_reg[14] [16]),
        .O(\y1_phase3[8]_i_9_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \y1_phase3_reg[0]_i_1 
       (.CI(\y1_phase3_reg[0]_i_2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\y1_phase3_reg[0]_i_1_n_0 ,\y1_phase3_reg[0]_i_1_n_1 ,\y1_phase3_reg[0]_i_1_n_2 ,\y1_phase3_reg[0]_i_1_n_3 ,\y1_phase3_reg[0]_i_1_n_4 ,\y1_phase3_reg[0]_i_1_n_5 ,\y1_phase3_reg[0]_i_1_n_6 ,\y1_phase3_reg[0]_i_1_n_7 }),
        .DI({p_reg_reg_n_90,p_reg_reg_n_91,p_reg_reg_n_92,p_reg_reg_n_93,p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97}),
        .O({add_ln66_58_fu_737_p2[0],\NLW_y1_phase3_reg[0]_i_1_O_UNCONNECTED [6:0]}),
        .S({\y1_phase3[0]_i_3_n_0 ,\y1_phase3[0]_i_4_n_0 ,\y1_phase3[0]_i_5_n_0 ,\y1_phase3[0]_i_6_n_0 ,\y1_phase3[0]_i_7_n_0 ,\y1_phase3[0]_i_8_n_0 ,\y1_phase3[0]_i_9_n_0 ,\y1_phase3[0]_i_10_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \y1_phase3_reg[0]_i_2 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\y1_phase3_reg[0]_i_2_n_0 ,\y1_phase3_reg[0]_i_2_n_1 ,\y1_phase3_reg[0]_i_2_n_2 ,\y1_phase3_reg[0]_i_2_n_3 ,\y1_phase3_reg[0]_i_2_n_4 ,\y1_phase3_reg[0]_i_2_n_5 ,\y1_phase3_reg[0]_i_2_n_6 ,\y1_phase3_reg[0]_i_2_n_7 }),
        .DI({p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105}),
        .O(\NLW_y1_phase3_reg[0]_i_2_O_UNCONNECTED [7:0]),
        .S({\y1_phase3[0]_i_11_n_0 ,\y1_phase3[0]_i_12_n_0 ,\y1_phase3[0]_i_13_n_0 ,\y1_phase3[0]_i_14_n_0 ,\y1_phase3[0]_i_15_n_0 ,\y1_phase3[0]_i_16_n_0 ,\y1_phase3[0]_i_17_n_0 ,\y1_phase3[0]_i_18_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \y1_phase3_reg[14]_i_2 
       (.CI(\y1_phase3_reg[8]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_y1_phase3_reg[14]_i_2_CO_UNCONNECTED [7:5],\y1_phase3_reg[14]_i_2_n_3 ,\y1_phase3_reg[14]_i_2_n_4 ,\y1_phase3_reg[14]_i_2_n_5 ,\y1_phase3_reg[14]_i_2_n_6 ,\y1_phase3_reg[14]_i_2_n_7 }),
        .DI({1'b0,1'b0,1'b0,p_reg_reg_n_78,\y1_phase3[14]_i_3_n_0 ,\y1_phase3_reg[14] [26],p_reg_reg_n_80,p_reg_reg_n_81}),
        .O({\NLW_y1_phase3_reg[14]_i_2_O_UNCONNECTED [7:6],add_ln66_58_fu_737_p2[14:9]}),
        .S({1'b0,1'b0,\y1_phase3[14]_i_4_n_0 ,\y1_phase3[14]_i_5_n_0 ,\y1_phase3[14]_i_6_n_0 ,\y1_phase3[14]_i_7_n_0 ,\y1_phase3[14]_i_8_n_0 ,\y1_phase3[14]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \y1_phase3_reg[8]_i_1 
       (.CI(\y1_phase3_reg[0]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\y1_phase3_reg[8]_i_1_n_0 ,\y1_phase3_reg[8]_i_1_n_1 ,\y1_phase3_reg[8]_i_1_n_2 ,\y1_phase3_reg[8]_i_1_n_3 ,\y1_phase3_reg[8]_i_1_n_4 ,\y1_phase3_reg[8]_i_1_n_5 ,\y1_phase3_reg[8]_i_1_n_6 ,\y1_phase3_reg[8]_i_1_n_7 }),
        .DI({p_reg_reg_n_82,p_reg_reg_n_83,p_reg_reg_n_84,p_reg_reg_n_85,p_reg_reg_n_86,p_reg_reg_n_87,p_reg_reg_n_88,p_reg_reg_n_89}),
        .O(add_ln66_58_fu_737_p2[8:1]),
        .S({\y1_phase3[8]_i_2_n_0 ,\y1_phase3[8]_i_3_n_0 ,\y1_phase3[8]_i_4_n_0 ,\y1_phase3[8]_i_5_n_0 ,\y1_phase3[8]_i_6_n_0 ,\y1_phase3[8]_i_7_n_0 ,\y1_phase3[8]_i_8_n_0 ,\y1_phase3[8]_i_9_n_0 }));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_mac_muladd_16s_14ns_24s_29_4_1
   (D,
    CEA2,
    Q,
    ap_clk,
    DSP_ALU_INST,
    P);
  output [28:0]D;
  output CEA2;
  input [4:0]Q;
  input ap_clk;
  input [15:0]DSP_ALU_INST;
  input [23:0]P;

  wire CEA2;
  wire [28:0]D;
  wire [15:0]DSP_ALU_INST;
  wire [23:0]P;
  wire [4:0]Q;
  wire ap_clk;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_mac_muladd_16s_14ns_24s_29_4_1_DSP48_0 FIR_HLS_mac_muladd_16s_14ns_24s_29_4_1_DSP48_0_U
       (.CEP(CEA2),
        .D(D),
        .DSP_ALU_INST(DSP_ALU_INST),
        .P(P),
        .Q(Q),
        .ap_clk(ap_clk));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_mac_muladd_16s_14ns_24s_29_4_1_DSP48_0
   (D,
    CEP,
    Q,
    ap_clk,
    DSP_ALU_INST,
    P);
  output [28:0]D;
  output CEP;
  input [4:0]Q;
  input ap_clk;
  input [15:0]DSP_ALU_INST;
  input [23:0]P;

  wire CEP;
  wire [28:0]D;
  wire [15:0]DSP_ALU_INST;
  wire [23:0]P;
  wire [4:0]Q;
  wire ap_clk;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:29]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b1,1'b1,1'b0,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({P[23],P[23],P[23],P[23],P[23],P[23],P[23],P[23],P[23],P[23],P[23],P[23],P[23],P[23],P[23],P[23],P[23],P[23],P[23],P[23],P[23],P[23],P[23],P[23],P}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(Q[0]),
        .CEA2(CEP),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEP),
        .CEC(Q[2]),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(CEP),
        .CEP(CEP),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:29],D}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    p_reg_reg_i_1__43
       (.I0(Q[4]),
        .I1(Q[3]),
        .I2(Q[1]),
        .I3(Q[2]),
        .O(CEP));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_mac_muladd_16s_14ns_24s_30_4_1
   (add_ln66_74_fu_683_p2,
    Q,
    CEA2,
    ap_clk,
    DSP_ALU_INST,
    P,
    \y1_phase2_reg[8] );
  output [14:0]add_ln66_74_fu_683_p2;
  input [1:0]Q;
  input CEA2;
  input ap_clk;
  input [15:0]DSP_ALU_INST;
  input [23:0]P;
  input [23:0]\y1_phase2_reg[8] ;

  wire CEA2;
  wire [15:0]DSP_ALU_INST;
  wire [23:0]P;
  wire [1:0]Q;
  wire [14:0]add_ln66_74_fu_683_p2;
  wire ap_clk;
  wire [23:0]\y1_phase2_reg[8] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_mac_muladd_16s_14ns_24s_30_4_1_DSP48_0 FIR_HLS_mac_muladd_16s_14ns_24s_30_4_1_DSP48_0_U
       (.CEA2(CEA2),
        .DSP_ALU_INST(DSP_ALU_INST),
        .P(P),
        .Q(Q),
        .add_ln66_74_fu_683_p2(add_ln66_74_fu_683_p2),
        .ap_clk(ap_clk),
        .\y1_phase2_reg[8] (\y1_phase2_reg[8] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_mac_muladd_16s_14ns_24s_30_4_1_DSP48_0
   (add_ln66_74_fu_683_p2,
    Q,
    CEA2,
    ap_clk,
    DSP_ALU_INST,
    P,
    \y1_phase2_reg[8] );
  output [14:0]add_ln66_74_fu_683_p2;
  input [1:0]Q;
  input CEA2;
  input ap_clk;
  input [15:0]DSP_ALU_INST;
  input [23:0]P;
  input [23:0]\y1_phase2_reg[8] ;

  wire CEA2;
  wire [15:0]DSP_ALU_INST;
  wire [23:0]P;
  wire [1:0]Q;
  wire [14:0]add_ln66_74_fu_683_p2;
  wire ap_clk;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_76;
  wire p_reg_reg_n_77;
  wire p_reg_reg_n_78;
  wire p_reg_reg_n_79;
  wire p_reg_reg_n_80;
  wire p_reg_reg_n_81;
  wire p_reg_reg_n_82;
  wire p_reg_reg_n_83;
  wire p_reg_reg_n_84;
  wire p_reg_reg_n_85;
  wire p_reg_reg_n_86;
  wire p_reg_reg_n_87;
  wire p_reg_reg_n_88;
  wire p_reg_reg_n_89;
  wire p_reg_reg_n_90;
  wire p_reg_reg_n_91;
  wire p_reg_reg_n_92;
  wire p_reg_reg_n_93;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire \y1_phase2[0]_i_10_n_0 ;
  wire \y1_phase2[0]_i_11_n_0 ;
  wire \y1_phase2[0]_i_12_n_0 ;
  wire \y1_phase2[0]_i_13_n_0 ;
  wire \y1_phase2[0]_i_14_n_0 ;
  wire \y1_phase2[0]_i_15_n_0 ;
  wire \y1_phase2[0]_i_16_n_0 ;
  wire \y1_phase2[0]_i_17_n_0 ;
  wire \y1_phase2[0]_i_18_n_0 ;
  wire \y1_phase2[0]_i_3_n_0 ;
  wire \y1_phase2[0]_i_4_n_0 ;
  wire \y1_phase2[0]_i_5_n_0 ;
  wire \y1_phase2[0]_i_6_n_0 ;
  wire \y1_phase2[0]_i_7_n_0 ;
  wire \y1_phase2[0]_i_8_n_0 ;
  wire \y1_phase2[0]_i_9_n_0 ;
  wire \y1_phase2[14]_i_3_n_0 ;
  wire \y1_phase2[14]_i_4_n_0 ;
  wire \y1_phase2[14]_i_5_n_0 ;
  wire \y1_phase2[14]_i_6_n_0 ;
  wire \y1_phase2[14]_i_7_n_0 ;
  wire \y1_phase2[14]_i_8_n_0 ;
  wire \y1_phase2[14]_i_9_n_0 ;
  wire \y1_phase2[8]_i_2_n_0 ;
  wire \y1_phase2[8]_i_3_n_0 ;
  wire \y1_phase2[8]_i_4_n_0 ;
  wire \y1_phase2[8]_i_5_n_0 ;
  wire \y1_phase2[8]_i_6_n_0 ;
  wire \y1_phase2[8]_i_7_n_0 ;
  wire \y1_phase2[8]_i_8_n_0 ;
  wire \y1_phase2[8]_i_9_n_0 ;
  wire \y1_phase2_reg[0]_i_1_n_0 ;
  wire \y1_phase2_reg[0]_i_1_n_1 ;
  wire \y1_phase2_reg[0]_i_1_n_2 ;
  wire \y1_phase2_reg[0]_i_1_n_3 ;
  wire \y1_phase2_reg[0]_i_1_n_4 ;
  wire \y1_phase2_reg[0]_i_1_n_5 ;
  wire \y1_phase2_reg[0]_i_1_n_6 ;
  wire \y1_phase2_reg[0]_i_1_n_7 ;
  wire \y1_phase2_reg[0]_i_2_n_0 ;
  wire \y1_phase2_reg[0]_i_2_n_1 ;
  wire \y1_phase2_reg[0]_i_2_n_2 ;
  wire \y1_phase2_reg[0]_i_2_n_3 ;
  wire \y1_phase2_reg[0]_i_2_n_4 ;
  wire \y1_phase2_reg[0]_i_2_n_5 ;
  wire \y1_phase2_reg[0]_i_2_n_6 ;
  wire \y1_phase2_reg[0]_i_2_n_7 ;
  wire \y1_phase2_reg[14]_i_2_n_3 ;
  wire \y1_phase2_reg[14]_i_2_n_4 ;
  wire \y1_phase2_reg[14]_i_2_n_5 ;
  wire \y1_phase2_reg[14]_i_2_n_6 ;
  wire \y1_phase2_reg[14]_i_2_n_7 ;
  wire [23:0]\y1_phase2_reg[8] ;
  wire \y1_phase2_reg[8]_i_1_n_0 ;
  wire \y1_phase2_reg[8]_i_1_n_1 ;
  wire \y1_phase2_reg[8]_i_1_n_2 ;
  wire \y1_phase2_reg[8]_i_1_n_3 ;
  wire \y1_phase2_reg[8]_i_1_n_4 ;
  wire \y1_phase2_reg[8]_i_1_n_5 ;
  wire \y1_phase2_reg[8]_i_1_n_6 ;
  wire \y1_phase2_reg[8]_i_1_n_7 ;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:30]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;
  wire [6:0]\NLW_y1_phase2_reg[0]_i_1_O_UNCONNECTED ;
  wire [7:0]\NLW_y1_phase2_reg[0]_i_2_O_UNCONNECTED ;
  wire [7:5]\NLW_y1_phase2_reg[14]_i_2_CO_UNCONNECTED ;
  wire [7:6]\NLW_y1_phase2_reg[14]_i_2_O_UNCONNECTED ;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b1,1'b1,1'b0,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({P[23],P[23],P[23],P[23],P[23],P[23],P[23],P[23],P[23],P[23],P[23],P[23],P[23],P[23],P[23],P[23],P[23],P[23],P[23],P[23],P[23],P[23],P[23],P[23],P}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(Q[0]),
        .CEA2(CEA2),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEA2),
        .CEC(Q[1]),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(CEA2),
        .CEP(CEA2),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:30],p_reg_reg_n_76,p_reg_reg_n_77,p_reg_reg_n_78,p_reg_reg_n_79,p_reg_reg_n_80,p_reg_reg_n_81,p_reg_reg_n_82,p_reg_reg_n_83,p_reg_reg_n_84,p_reg_reg_n_85,p_reg_reg_n_86,p_reg_reg_n_87,p_reg_reg_n_88,p_reg_reg_n_89,p_reg_reg_n_90,p_reg_reg_n_91,p_reg_reg_n_92,p_reg_reg_n_93,p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
  LUT2 #(
    .INIT(4'h6)) 
    \y1_phase2[0]_i_10 
       (.I0(p_reg_reg_n_97),
        .I1(\y1_phase2_reg[8] [8]),
        .O(\y1_phase2[0]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \y1_phase2[0]_i_11 
       (.I0(p_reg_reg_n_98),
        .I1(\y1_phase2_reg[8] [7]),
        .O(\y1_phase2[0]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \y1_phase2[0]_i_12 
       (.I0(p_reg_reg_n_99),
        .I1(\y1_phase2_reg[8] [6]),
        .O(\y1_phase2[0]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \y1_phase2[0]_i_13 
       (.I0(p_reg_reg_n_100),
        .I1(\y1_phase2_reg[8] [5]),
        .O(\y1_phase2[0]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \y1_phase2[0]_i_14 
       (.I0(p_reg_reg_n_101),
        .I1(\y1_phase2_reg[8] [4]),
        .O(\y1_phase2[0]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \y1_phase2[0]_i_15 
       (.I0(p_reg_reg_n_102),
        .I1(\y1_phase2_reg[8] [3]),
        .O(\y1_phase2[0]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \y1_phase2[0]_i_16 
       (.I0(p_reg_reg_n_103),
        .I1(\y1_phase2_reg[8] [2]),
        .O(\y1_phase2[0]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \y1_phase2[0]_i_17 
       (.I0(p_reg_reg_n_104),
        .I1(\y1_phase2_reg[8] [1]),
        .O(\y1_phase2[0]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \y1_phase2[0]_i_18 
       (.I0(p_reg_reg_n_105),
        .I1(\y1_phase2_reg[8] [0]),
        .O(\y1_phase2[0]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \y1_phase2[0]_i_3 
       (.I0(p_reg_reg_n_90),
        .I1(\y1_phase2_reg[8] [15]),
        .O(\y1_phase2[0]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \y1_phase2[0]_i_4 
       (.I0(p_reg_reg_n_91),
        .I1(\y1_phase2_reg[8] [14]),
        .O(\y1_phase2[0]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \y1_phase2[0]_i_5 
       (.I0(p_reg_reg_n_92),
        .I1(\y1_phase2_reg[8] [13]),
        .O(\y1_phase2[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \y1_phase2[0]_i_6 
       (.I0(p_reg_reg_n_93),
        .I1(\y1_phase2_reg[8] [12]),
        .O(\y1_phase2[0]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \y1_phase2[0]_i_7 
       (.I0(p_reg_reg_n_94),
        .I1(\y1_phase2_reg[8] [11]),
        .O(\y1_phase2[0]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \y1_phase2[0]_i_8 
       (.I0(p_reg_reg_n_95),
        .I1(\y1_phase2_reg[8] [10]),
        .O(\y1_phase2[0]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \y1_phase2[0]_i_9 
       (.I0(p_reg_reg_n_96),
        .I1(\y1_phase2_reg[8] [9]),
        .O(\y1_phase2[0]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y1_phase2[14]_i_3 
       (.I0(\y1_phase2_reg[8] [23]),
        .O(\y1_phase2[14]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \y1_phase2[14]_i_4 
       (.I0(p_reg_reg_n_77),
        .I1(p_reg_reg_n_76),
        .O(\y1_phase2[14]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \y1_phase2[14]_i_5 
       (.I0(p_reg_reg_n_78),
        .I1(p_reg_reg_n_77),
        .O(\y1_phase2[14]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \y1_phase2[14]_i_6 
       (.I0(p_reg_reg_n_79),
        .I1(p_reg_reg_n_78),
        .O(\y1_phase2[14]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \y1_phase2[14]_i_7 
       (.I0(p_reg_reg_n_80),
        .I1(p_reg_reg_n_79),
        .O(\y1_phase2[14]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \y1_phase2[14]_i_8 
       (.I0(p_reg_reg_n_81),
        .I1(p_reg_reg_n_80),
        .O(\y1_phase2[14]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \y1_phase2[14]_i_9 
       (.I0(\y1_phase2_reg[8] [23]),
        .I1(p_reg_reg_n_81),
        .O(\y1_phase2[14]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \y1_phase2[8]_i_2 
       (.I0(\y1_phase2_reg[8] [23]),
        .I1(p_reg_reg_n_82),
        .O(\y1_phase2[8]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \y1_phase2[8]_i_3 
       (.I0(p_reg_reg_n_83),
        .I1(\y1_phase2_reg[8] [22]),
        .O(\y1_phase2[8]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \y1_phase2[8]_i_4 
       (.I0(p_reg_reg_n_84),
        .I1(\y1_phase2_reg[8] [21]),
        .O(\y1_phase2[8]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \y1_phase2[8]_i_5 
       (.I0(p_reg_reg_n_85),
        .I1(\y1_phase2_reg[8] [20]),
        .O(\y1_phase2[8]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \y1_phase2[8]_i_6 
       (.I0(p_reg_reg_n_86),
        .I1(\y1_phase2_reg[8] [19]),
        .O(\y1_phase2[8]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \y1_phase2[8]_i_7 
       (.I0(p_reg_reg_n_87),
        .I1(\y1_phase2_reg[8] [18]),
        .O(\y1_phase2[8]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \y1_phase2[8]_i_8 
       (.I0(p_reg_reg_n_88),
        .I1(\y1_phase2_reg[8] [17]),
        .O(\y1_phase2[8]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \y1_phase2[8]_i_9 
       (.I0(p_reg_reg_n_89),
        .I1(\y1_phase2_reg[8] [16]),
        .O(\y1_phase2[8]_i_9_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \y1_phase2_reg[0]_i_1 
       (.CI(\y1_phase2_reg[0]_i_2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\y1_phase2_reg[0]_i_1_n_0 ,\y1_phase2_reg[0]_i_1_n_1 ,\y1_phase2_reg[0]_i_1_n_2 ,\y1_phase2_reg[0]_i_1_n_3 ,\y1_phase2_reg[0]_i_1_n_4 ,\y1_phase2_reg[0]_i_1_n_5 ,\y1_phase2_reg[0]_i_1_n_6 ,\y1_phase2_reg[0]_i_1_n_7 }),
        .DI({p_reg_reg_n_90,p_reg_reg_n_91,p_reg_reg_n_92,p_reg_reg_n_93,p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97}),
        .O({add_ln66_74_fu_683_p2[0],\NLW_y1_phase2_reg[0]_i_1_O_UNCONNECTED [6:0]}),
        .S({\y1_phase2[0]_i_3_n_0 ,\y1_phase2[0]_i_4_n_0 ,\y1_phase2[0]_i_5_n_0 ,\y1_phase2[0]_i_6_n_0 ,\y1_phase2[0]_i_7_n_0 ,\y1_phase2[0]_i_8_n_0 ,\y1_phase2[0]_i_9_n_0 ,\y1_phase2[0]_i_10_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \y1_phase2_reg[0]_i_2 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\y1_phase2_reg[0]_i_2_n_0 ,\y1_phase2_reg[0]_i_2_n_1 ,\y1_phase2_reg[0]_i_2_n_2 ,\y1_phase2_reg[0]_i_2_n_3 ,\y1_phase2_reg[0]_i_2_n_4 ,\y1_phase2_reg[0]_i_2_n_5 ,\y1_phase2_reg[0]_i_2_n_6 ,\y1_phase2_reg[0]_i_2_n_7 }),
        .DI({p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105}),
        .O(\NLW_y1_phase2_reg[0]_i_2_O_UNCONNECTED [7:0]),
        .S({\y1_phase2[0]_i_11_n_0 ,\y1_phase2[0]_i_12_n_0 ,\y1_phase2[0]_i_13_n_0 ,\y1_phase2[0]_i_14_n_0 ,\y1_phase2[0]_i_15_n_0 ,\y1_phase2[0]_i_16_n_0 ,\y1_phase2[0]_i_17_n_0 ,\y1_phase2[0]_i_18_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \y1_phase2_reg[14]_i_2 
       (.CI(\y1_phase2_reg[8]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_y1_phase2_reg[14]_i_2_CO_UNCONNECTED [7:5],\y1_phase2_reg[14]_i_2_n_3 ,\y1_phase2_reg[14]_i_2_n_4 ,\y1_phase2_reg[14]_i_2_n_5 ,\y1_phase2_reg[14]_i_2_n_6 ,\y1_phase2_reg[14]_i_2_n_7 }),
        .DI({1'b0,1'b0,1'b0,p_reg_reg_n_78,p_reg_reg_n_79,p_reg_reg_n_80,p_reg_reg_n_81,\y1_phase2[14]_i_3_n_0 }),
        .O({\NLW_y1_phase2_reg[14]_i_2_O_UNCONNECTED [7:6],add_ln66_74_fu_683_p2[14:9]}),
        .S({1'b0,1'b0,\y1_phase2[14]_i_4_n_0 ,\y1_phase2[14]_i_5_n_0 ,\y1_phase2[14]_i_6_n_0 ,\y1_phase2[14]_i_7_n_0 ,\y1_phase2[14]_i_8_n_0 ,\y1_phase2[14]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \y1_phase2_reg[8]_i_1 
       (.CI(\y1_phase2_reg[0]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\y1_phase2_reg[8]_i_1_n_0 ,\y1_phase2_reg[8]_i_1_n_1 ,\y1_phase2_reg[8]_i_1_n_2 ,\y1_phase2_reg[8]_i_1_n_3 ,\y1_phase2_reg[8]_i_1_n_4 ,\y1_phase2_reg[8]_i_1_n_5 ,\y1_phase2_reg[8]_i_1_n_6 ,\y1_phase2_reg[8]_i_1_n_7 }),
        .DI({\y1_phase2_reg[8] [23],p_reg_reg_n_83,p_reg_reg_n_84,p_reg_reg_n_85,p_reg_reg_n_86,p_reg_reg_n_87,p_reg_reg_n_88,p_reg_reg_n_89}),
        .O(add_ln66_74_fu_683_p2[8:1]),
        .S({\y1_phase2[8]_i_2_n_0 ,\y1_phase2[8]_i_3_n_0 ,\y1_phase2[8]_i_4_n_0 ,\y1_phase2[8]_i_5_n_0 ,\y1_phase2[8]_i_6_n_0 ,\y1_phase2[8]_i_7_n_0 ,\y1_phase2[8]_i_8_n_0 ,\y1_phase2[8]_i_9_n_0 }));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_mac_muladd_16s_6ns_24s_24_4_1
   (D,
    E,
    CEP,
    ap_clk,
    A,
    CEA1,
    Q,
    DSP_ALU_INST);
  output [23:0]D;
  input [0:0]E;
  input CEP;
  input ap_clk;
  input [16:0]A;
  input CEA1;
  input [0:0]Q;
  input [1:0]DSP_ALU_INST;

  wire [16:0]A;
  wire CEA1;
  wire CEP;
  wire [23:0]D;
  wire [1:0]DSP_ALU_INST;
  wire [0:0]E;
  wire [0:0]Q;
  wire ap_clk;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_mac_muladd_16s_6ns_24s_24_4_1_DSP48_0_15 FIR_HLS_mac_muladd_16s_6ns_24s_24_4_1_DSP48_0_U
       (.A(A),
        .CEA1(CEA1),
        .CEP(CEP),
        .D(D),
        .DSP_ALU_INST(DSP_ALU_INST),
        .E(E),
        .Q(Q),
        .ap_clk(ap_clk));
endmodule

(* ORIG_REF_NAME = "FIR_HLS_mac_muladd_16s_6ns_24s_24_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_mac_muladd_16s_6ns_24s_24_4_1_3
   (CEP,
    P,
    E,
    Q,
    ap_clk,
    DSP_ALU_INST,
    DSP_ALU_INST_0,
    \p_ZL19H_filter_FIR_int_42_1_reg[0] );
  output CEP;
  output [23:0]P;
  output [0:0]E;
  input [4:0]Q;
  input ap_clk;
  input [15:0]DSP_ALU_INST;
  input [15:0]DSP_ALU_INST_0;
  input [1:0]\p_ZL19H_filter_FIR_int_42_1_reg[0] ;

  wire CEP;
  wire [15:0]DSP_ALU_INST;
  wire [15:0]DSP_ALU_INST_0;
  wire [0:0]E;
  wire [23:0]P;
  wire [4:0]Q;
  wire ap_clk;
  wire [1:0]\p_ZL19H_filter_FIR_int_42_1_reg[0] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_mac_muladd_16s_6ns_24s_24_4_1_DSP48_0_14 FIR_HLS_mac_muladd_16s_6ns_24s_24_4_1_DSP48_0_U
       (.CEB2(CEP),
        .DSP_ALU_INST(DSP_ALU_INST),
        .DSP_ALU_INST_0(DSP_ALU_INST_0),
        .E(E),
        .P(P),
        .Q(Q),
        .ap_clk(ap_clk),
        .\p_ZL19H_filter_FIR_int_42_1_reg[0] (\p_ZL19H_filter_FIR_int_42_1_reg[0] ));
endmodule

(* ORIG_REF_NAME = "FIR_HLS_mac_muladd_16s_6ns_24s_24_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_mac_muladd_16s_6ns_24s_24_4_1_4
   (P,
    E,
    S,
    CED,
    CEP,
    ap_clk,
    ap_return,
    Q,
    \ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175_reg[28] ,
    \p_ZL19H_filter_FIR_int_42_3_reg[0] ,
    \ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175_reg[28]_0 ,
    \ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175_reg[28]_1 );
  output [23:0]P;
  output [0:0]E;
  output [0:0]S;
  input CED;
  input CEP;
  input ap_clk;
  input [15:0]ap_return;
  input [1:0]Q;
  input [0:0]\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175_reg[28] ;
  input [1:0]\p_ZL19H_filter_FIR_int_42_3_reg[0] ;
  input [0:0]\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175_reg[28]_0 ;
  input \ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175_reg[28]_1 ;

  wire CED;
  wire CEP;
  wire [0:0]E;
  wire [23:0]P;
  wire [1:0]Q;
  wire [0:0]S;
  wire ap_clk;
  wire [0:0]\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175_reg[28] ;
  wire [0:0]\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175_reg[28]_0 ;
  wire \ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175_reg[28]_1 ;
  wire [15:0]ap_return;
  wire [1:0]\p_ZL19H_filter_FIR_int_42_3_reg[0] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_mac_muladd_16s_6ns_24s_24_4_1_DSP48_0_13 FIR_HLS_mac_muladd_16s_6ns_24s_24_4_1_DSP48_0_U
       (.CED(CED),
        .CEP(CEP),
        .E(E),
        .P(P),
        .Q(Q),
        .S(S),
        .ap_clk(ap_clk),
        .\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175_reg[28] (\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175_reg[28] ),
        .\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175_reg[28]_0 (\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175_reg[28]_0 ),
        .\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175_reg[28]_1 (\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175_reg[28]_1 ),
        .ap_return(ap_return),
        .\p_ZL19H_filter_FIR_int_42_3_reg[0] (\p_ZL19H_filter_FIR_int_42_3_reg[0] ));
endmodule

(* ORIG_REF_NAME = "FIR_HLS_mac_muladd_16s_6ns_24s_24_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_mac_muladd_16s_6ns_24s_24_4_1_5
   (P,
    CEA1,
    CEP,
    ap_clk,
    Q,
    E,
    DSP_ALU_INST,
    \p_ZL19H_filter_FIR_dec_42_1_reg[0] ,
    \p_ZL19H_filter_FIR_dec_42_1_reg[0]_0 ,
    DSP_A_B_DATA_INST,
    DSP_A_B_DATA_INST_0);
  output [23:0]P;
  output CEA1;
  input CEP;
  input ap_clk;
  input [15:0]Q;
  input [0:0]E;
  input [15:0]DSP_ALU_INST;
  input [1:0]\p_ZL19H_filter_FIR_dec_42_1_reg[0] ;
  input [1:0]\p_ZL19H_filter_FIR_dec_42_1_reg[0]_0 ;
  input DSP_A_B_DATA_INST;
  input [2:0]DSP_A_B_DATA_INST_0;

  wire CEA1;
  wire CEP;
  wire [15:0]DSP_ALU_INST;
  wire DSP_A_B_DATA_INST;
  wire [2:0]DSP_A_B_DATA_INST_0;
  wire [0:0]E;
  wire [23:0]P;
  wire [15:0]Q;
  wire ap_clk;
  wire [1:0]\p_ZL19H_filter_FIR_dec_42_1_reg[0] ;
  wire [1:0]\p_ZL19H_filter_FIR_dec_42_1_reg[0]_0 ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_mac_muladd_16s_6ns_24s_24_4_1_DSP48_0 FIR_HLS_mac_muladd_16s_6ns_24s_24_4_1_DSP48_0_U
       (.CEA1(CEA1),
        .CEP(CEP),
        .DSP_ALU_INST(DSP_ALU_INST),
        .DSP_A_B_DATA_INST(DSP_A_B_DATA_INST),
        .DSP_A_B_DATA_INST_0(DSP_A_B_DATA_INST_0),
        .E(E),
        .P(P),
        .Q(Q),
        .ap_clk(ap_clk),
        .\p_ZL19H_filter_FIR_dec_42_1_reg[0] (\p_ZL19H_filter_FIR_dec_42_1_reg[0] ),
        .\p_ZL19H_filter_FIR_dec_42_1_reg[0]_0 (\p_ZL19H_filter_FIR_dec_42_1_reg[0]_0 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_mac_muladd_16s_6ns_24s_24_4_1_DSP48_0
   (P,
    CEA1,
    CEP,
    ap_clk,
    Q,
    E,
    DSP_ALU_INST,
    \p_ZL19H_filter_FIR_dec_42_1_reg[0] ,
    \p_ZL19H_filter_FIR_dec_42_1_reg[0]_0 ,
    DSP_A_B_DATA_INST,
    DSP_A_B_DATA_INST_0);
  output [23:0]P;
  output CEA1;
  input CEP;
  input ap_clk;
  input [15:0]Q;
  input [0:0]E;
  input [15:0]DSP_ALU_INST;
  input [1:0]\p_ZL19H_filter_FIR_dec_42_1_reg[0] ;
  input [1:0]\p_ZL19H_filter_FIR_dec_42_1_reg[0]_0 ;
  input DSP_A_B_DATA_INST;
  input [2:0]DSP_A_B_DATA_INST_0;

  wire CEA1;
  wire CEP;
  wire [15:0]DSP_ALU_INST;
  wire DSP_A_B_DATA_INST;
  wire [2:0]DSP_A_B_DATA_INST_0;
  wire [0:0]E;
  wire [23:0]P;
  wire [15:0]Q;
  wire ap_clk;
  wire m_reg_reg_n_106;
  wire m_reg_reg_n_107;
  wire m_reg_reg_n_108;
  wire m_reg_reg_n_109;
  wire m_reg_reg_n_110;
  wire m_reg_reg_n_111;
  wire m_reg_reg_n_112;
  wire m_reg_reg_n_113;
  wire m_reg_reg_n_114;
  wire m_reg_reg_n_115;
  wire m_reg_reg_n_116;
  wire m_reg_reg_n_117;
  wire m_reg_reg_n_118;
  wire m_reg_reg_n_119;
  wire m_reg_reg_n_120;
  wire m_reg_reg_n_121;
  wire m_reg_reg_n_122;
  wire m_reg_reg_n_123;
  wire m_reg_reg_n_124;
  wire m_reg_reg_n_125;
  wire m_reg_reg_n_126;
  wire m_reg_reg_n_127;
  wire m_reg_reg_n_128;
  wire m_reg_reg_n_129;
  wire m_reg_reg_n_130;
  wire m_reg_reg_n_131;
  wire m_reg_reg_n_132;
  wire m_reg_reg_n_133;
  wire m_reg_reg_n_134;
  wire m_reg_reg_n_135;
  wire m_reg_reg_n_136;
  wire m_reg_reg_n_137;
  wire m_reg_reg_n_138;
  wire m_reg_reg_n_139;
  wire m_reg_reg_n_140;
  wire m_reg_reg_n_141;
  wire m_reg_reg_n_142;
  wire m_reg_reg_n_143;
  wire m_reg_reg_n_144;
  wire m_reg_reg_n_145;
  wire m_reg_reg_n_146;
  wire m_reg_reg_n_147;
  wire m_reg_reg_n_148;
  wire m_reg_reg_n_149;
  wire m_reg_reg_n_150;
  wire m_reg_reg_n_151;
  wire m_reg_reg_n_152;
  wire m_reg_reg_n_153;
  wire p_ZL19H_filter_FIR_dec_42_00;
  wire [1:0]\p_ZL19H_filter_FIR_dec_42_1_reg[0] ;
  wire [1:0]\p_ZL19H_filter_FIR_dec_42_1_reg[0]_0 ;
  wire NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_m_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_m_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_m_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_m_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_m_reg_reg_P_UNCONNECTED;
  wire [7:0]NLW_m_reg_reg_XOROUT_UNCONNECTED;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:24]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    m_reg_reg
       (.A({Q[15],Q[15],Q[15],Q[15],Q[15],Q[15],Q[15],Q[15],Q[15],Q[15],Q[15],Q[15],Q[15],Q[15],Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_m_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b0,1'b1,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_m_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_m_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(p_ZL19H_filter_FIR_dec_42_00),
        .CEA2(CEP),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEP),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(CEP),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_m_reg_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_m_reg_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({m_reg_reg_n_106,m_reg_reg_n_107,m_reg_reg_n_108,m_reg_reg_n_109,m_reg_reg_n_110,m_reg_reg_n_111,m_reg_reg_n_112,m_reg_reg_n_113,m_reg_reg_n_114,m_reg_reg_n_115,m_reg_reg_n_116,m_reg_reg_n_117,m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_m_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_m_reg_reg_XOROUT_UNCONNECTED[7:0]));
  LUT5 #(
    .INIT(32'h01000000)) 
    m_reg_reg_i_1__3
       (.I0(DSP_A_B_DATA_INST),
        .I1(DSP_A_B_DATA_INST_0[0]),
        .I2(DSP_A_B_DATA_INST_0[2]),
        .I3(DSP_A_B_DATA_INST_0[1]),
        .I4(\p_ZL19H_filter_FIR_dec_42_1_reg[0] [0]),
        .O(p_ZL19H_filter_FIR_dec_42_00));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b0,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(CEA1),
        .CEA2(CEA1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(E),
        .CEP(CEP),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:24],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({m_reg_reg_n_106,m_reg_reg_n_107,m_reg_reg_n_108,m_reg_reg_n_109,m_reg_reg_n_110,m_reg_reg_n_111,m_reg_reg_n_112,m_reg_reg_n_113,m_reg_reg_n_114,m_reg_reg_n_115,m_reg_reg_n_116,m_reg_reg_n_117,m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
  LUT3 #(
    .INIT(8'h08)) 
    p_reg_reg_i_1__49
       (.I0(\p_ZL19H_filter_FIR_dec_42_1_reg[0] [1]),
        .I1(\p_ZL19H_filter_FIR_dec_42_1_reg[0]_0 [1]),
        .I2(\p_ZL19H_filter_FIR_dec_42_1_reg[0]_0 [0]),
        .O(CEA1));
endmodule

(* ORIG_REF_NAME = "FIR_HLS_mac_muladd_16s_6ns_24s_24_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_mac_muladd_16s_6ns_24s_24_4_1_DSP48_0_13
   (P,
    E,
    S,
    CED,
    CEP,
    ap_clk,
    ap_return,
    Q,
    \ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175_reg[28] ,
    \p_ZL19H_filter_FIR_int_42_3_reg[0] ,
    \ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175_reg[28]_0 ,
    \ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175_reg[28]_1 );
  output [23:0]P;
  output [0:0]E;
  output [0:0]S;
  input CED;
  input CEP;
  input ap_clk;
  input [15:0]ap_return;
  input [1:0]Q;
  input [0:0]\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175_reg[28] ;
  input [1:0]\p_ZL19H_filter_FIR_int_42_3_reg[0] ;
  input [0:0]\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175_reg[28]_0 ;
  input \ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175_reg[28]_1 ;

  wire CED;
  wire CEP;
  wire [0:0]E;
  wire [23:0]P;
  wire [1:0]Q;
  wire [0:0]S;
  wire ap_clk;
  wire [0:0]\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175_reg[28] ;
  wire [0:0]\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175_reg[28]_0 ;
  wire \ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175_reg[28]_1 ;
  wire [15:0]ap_return;
  wire m_reg_reg_n_106;
  wire m_reg_reg_n_107;
  wire m_reg_reg_n_108;
  wire m_reg_reg_n_109;
  wire m_reg_reg_n_110;
  wire m_reg_reg_n_111;
  wire m_reg_reg_n_112;
  wire m_reg_reg_n_113;
  wire m_reg_reg_n_114;
  wire m_reg_reg_n_115;
  wire m_reg_reg_n_116;
  wire m_reg_reg_n_117;
  wire m_reg_reg_n_118;
  wire m_reg_reg_n_119;
  wire m_reg_reg_n_120;
  wire m_reg_reg_n_121;
  wire m_reg_reg_n_122;
  wire m_reg_reg_n_123;
  wire m_reg_reg_n_124;
  wire m_reg_reg_n_125;
  wire m_reg_reg_n_126;
  wire m_reg_reg_n_127;
  wire m_reg_reg_n_128;
  wire m_reg_reg_n_129;
  wire m_reg_reg_n_130;
  wire m_reg_reg_n_131;
  wire m_reg_reg_n_132;
  wire m_reg_reg_n_133;
  wire m_reg_reg_n_134;
  wire m_reg_reg_n_135;
  wire m_reg_reg_n_136;
  wire m_reg_reg_n_137;
  wire m_reg_reg_n_138;
  wire m_reg_reg_n_139;
  wire m_reg_reg_n_140;
  wire m_reg_reg_n_141;
  wire m_reg_reg_n_142;
  wire m_reg_reg_n_143;
  wire m_reg_reg_n_144;
  wire m_reg_reg_n_145;
  wire m_reg_reg_n_146;
  wire m_reg_reg_n_147;
  wire m_reg_reg_n_148;
  wire m_reg_reg_n_149;
  wire m_reg_reg_n_150;
  wire m_reg_reg_n_151;
  wire m_reg_reg_n_152;
  wire m_reg_reg_n_153;
  wire [1:0]\p_ZL19H_filter_FIR_int_42_3_reg[0] ;
  wire NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_m_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_m_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_m_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_m_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_m_reg_reg_P_UNCONNECTED;
  wire [7:0]NLW_m_reg_reg_XOROUT_UNCONNECTED;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:24]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  LUT6 #(
    .INIT(64'hCFACC0AC30533F53)) 
    \ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[28]_i_7 
       (.I0(P[23]),
        .I1(\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175_reg[28] ),
        .I2(\p_ZL19H_filter_FIR_int_42_3_reg[0] [1]),
        .I3(\p_ZL19H_filter_FIR_int_42_3_reg[0] [0]),
        .I4(\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175_reg[28]_0 ),
        .I5(\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175_reg[28]_1 ),
        .O(S));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    m_reg_reg
       (.A({ap_return[15],ap_return[15],ap_return[15],ap_return[15],ap_return[15],ap_return[15],ap_return[15],ap_return[15],ap_return[15],ap_return[15],ap_return[15],ap_return[15],ap_return[15],ap_return[15],ap_return}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_m_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b0,1'b1,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_m_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_m_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(CED),
        .CEA2(CEP),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEP),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(CEP),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_m_reg_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_m_reg_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({m_reg_reg_n_106,m_reg_reg_n_107,m_reg_reg_n_108,m_reg_reg_n_109,m_reg_reg_n_110,m_reg_reg_n_111,m_reg_reg_n_112,m_reg_reg_n_113,m_reg_reg_n_114,m_reg_reg_n_115,m_reg_reg_n_116,m_reg_reg_n_117,m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_m_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_m_reg_reg_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({ap_return[15],ap_return[15],ap_return[15],ap_return[15],ap_return[15],ap_return[15],ap_return[15],ap_return[15],ap_return[15],ap_return[15],ap_return[15],ap_return[15],ap_return[15],ap_return[15],ap_return}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b0,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(CED),
        .CEA2(E),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(Q[0]),
        .CEP(CEP),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:24],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({m_reg_reg_n_106,m_reg_reg_n_107,m_reg_reg_n_108,m_reg_reg_n_109,m_reg_reg_n_110,m_reg_reg_n_111,m_reg_reg_n_112,m_reg_reg_n_113,m_reg_reg_n_114,m_reg_reg_n_115,m_reg_reg_n_116,m_reg_reg_n_117,m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
  LUT3 #(
    .INIT(8'h08)) 
    p_reg_reg_i_1__50
       (.I0(Q[1]),
        .I1(\p_ZL19H_filter_FIR_int_42_3_reg[0] [1]),
        .I2(\p_ZL19H_filter_FIR_int_42_3_reg[0] [0]),
        .O(E));
endmodule

(* ORIG_REF_NAME = "FIR_HLS_mac_muladd_16s_6ns_24s_24_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_mac_muladd_16s_6ns_24s_24_4_1_DSP48_0_14
   (CEB2,
    P,
    E,
    Q,
    ap_clk,
    DSP_ALU_INST,
    DSP_ALU_INST_0,
    \p_ZL19H_filter_FIR_int_42_1_reg[0] );
  output CEB2;
  output [23:0]P;
  output [0:0]E;
  input [4:0]Q;
  input ap_clk;
  input [15:0]DSP_ALU_INST;
  input [15:0]DSP_ALU_INST_0;
  input [1:0]\p_ZL19H_filter_FIR_int_42_1_reg[0] ;

  wire CEB2;
  wire [15:0]DSP_ALU_INST;
  wire [15:0]DSP_ALU_INST_0;
  wire [0:0]E;
  wire [23:0]P;
  wire [4:0]Q;
  wire ap_clk;
  wire m_reg_reg_n_106;
  wire m_reg_reg_n_107;
  wire m_reg_reg_n_108;
  wire m_reg_reg_n_109;
  wire m_reg_reg_n_110;
  wire m_reg_reg_n_111;
  wire m_reg_reg_n_112;
  wire m_reg_reg_n_113;
  wire m_reg_reg_n_114;
  wire m_reg_reg_n_115;
  wire m_reg_reg_n_116;
  wire m_reg_reg_n_117;
  wire m_reg_reg_n_118;
  wire m_reg_reg_n_119;
  wire m_reg_reg_n_120;
  wire m_reg_reg_n_121;
  wire m_reg_reg_n_122;
  wire m_reg_reg_n_123;
  wire m_reg_reg_n_124;
  wire m_reg_reg_n_125;
  wire m_reg_reg_n_126;
  wire m_reg_reg_n_127;
  wire m_reg_reg_n_128;
  wire m_reg_reg_n_129;
  wire m_reg_reg_n_130;
  wire m_reg_reg_n_131;
  wire m_reg_reg_n_132;
  wire m_reg_reg_n_133;
  wire m_reg_reg_n_134;
  wire m_reg_reg_n_135;
  wire m_reg_reg_n_136;
  wire m_reg_reg_n_137;
  wire m_reg_reg_n_138;
  wire m_reg_reg_n_139;
  wire m_reg_reg_n_140;
  wire m_reg_reg_n_141;
  wire m_reg_reg_n_142;
  wire m_reg_reg_n_143;
  wire m_reg_reg_n_144;
  wire m_reg_reg_n_145;
  wire m_reg_reg_n_146;
  wire m_reg_reg_n_147;
  wire m_reg_reg_n_148;
  wire m_reg_reg_n_149;
  wire m_reg_reg_n_150;
  wire m_reg_reg_n_151;
  wire m_reg_reg_n_152;
  wire m_reg_reg_n_153;
  wire [1:0]\p_ZL19H_filter_FIR_int_42_1_reg[0] ;
  wire NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_m_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_m_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_m_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_m_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_m_reg_reg_P_UNCONNECTED;
  wire [7:0]NLW_m_reg_reg_XOROUT_UNCONNECTED;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:24]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    m_reg_reg
       (.A({DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_m_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b0,1'b1,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_m_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_m_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(Q[0]),
        .CEA2(CEB2),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEB2),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(CEB2),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_m_reg_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_m_reg_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({m_reg_reg_n_106,m_reg_reg_n_107,m_reg_reg_n_108,m_reg_reg_n_109,m_reg_reg_n_110,m_reg_reg_n_111,m_reg_reg_n_112,m_reg_reg_n_113,m_reg_reg_n_114,m_reg_reg_n_115,m_reg_reg_n_116,m_reg_reg_n_117,m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_m_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_m_reg_reg_XOROUT_UNCONNECTED[7:0]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    m_reg_reg_i_1__0
       (.I0(Q[3]),
        .I1(Q[4]),
        .I2(Q[1]),
        .I3(Q[2]),
        .O(CEB2));
  LUT3 #(
    .INIT(8'h08)) 
    \p_ZL19H_filter_FIR_int_42_2[15]_i_1 
       (.I0(Q[1]),
        .I1(\p_ZL19H_filter_FIR_int_42_1_reg[0] [1]),
        .I2(\p_ZL19H_filter_FIR_int_42_1_reg[0] [0]),
        .O(E));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b0,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(E),
        .CEA2(E),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(Q[0]),
        .CEP(CEB2),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:24],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({m_reg_reg_n_106,m_reg_reg_n_107,m_reg_reg_n_108,m_reg_reg_n_109,m_reg_reg_n_110,m_reg_reg_n_111,m_reg_reg_n_112,m_reg_reg_n_113,m_reg_reg_n_114,m_reg_reg_n_115,m_reg_reg_n_116,m_reg_reg_n_117,m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "FIR_HLS_mac_muladd_16s_6ns_24s_24_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_mac_muladd_16s_6ns_24s_24_4_1_DSP48_0_15
   (D,
    E,
    CEP,
    ap_clk,
    A,
    CEA1,
    Q,
    DSP_ALU_INST);
  output [23:0]D;
  input [0:0]E;
  input CEP;
  input ap_clk;
  input [16:0]A;
  input CEA1;
  input [0:0]Q;
  input [1:0]DSP_ALU_INST;

  wire [16:0]A;
  wire CEA1;
  wire CEP;
  wire [23:0]D;
  wire [1:0]DSP_ALU_INST;
  wire [0:0]E;
  wire [0:0]Q;
  wire ap_clk;
  wire m_reg_reg_n_106;
  wire m_reg_reg_n_107;
  wire m_reg_reg_n_108;
  wire m_reg_reg_n_109;
  wire m_reg_reg_n_110;
  wire m_reg_reg_n_111;
  wire m_reg_reg_n_112;
  wire m_reg_reg_n_113;
  wire m_reg_reg_n_114;
  wire m_reg_reg_n_115;
  wire m_reg_reg_n_116;
  wire m_reg_reg_n_117;
  wire m_reg_reg_n_118;
  wire m_reg_reg_n_119;
  wire m_reg_reg_n_120;
  wire m_reg_reg_n_121;
  wire m_reg_reg_n_122;
  wire m_reg_reg_n_123;
  wire m_reg_reg_n_124;
  wire m_reg_reg_n_125;
  wire m_reg_reg_n_126;
  wire m_reg_reg_n_127;
  wire m_reg_reg_n_128;
  wire m_reg_reg_n_129;
  wire m_reg_reg_n_130;
  wire m_reg_reg_n_131;
  wire m_reg_reg_n_132;
  wire m_reg_reg_n_133;
  wire m_reg_reg_n_134;
  wire m_reg_reg_n_135;
  wire m_reg_reg_n_136;
  wire m_reg_reg_n_137;
  wire m_reg_reg_n_138;
  wire m_reg_reg_n_139;
  wire m_reg_reg_n_140;
  wire m_reg_reg_n_141;
  wire m_reg_reg_n_142;
  wire m_reg_reg_n_143;
  wire m_reg_reg_n_144;
  wire m_reg_reg_n_145;
  wire m_reg_reg_n_146;
  wire m_reg_reg_n_147;
  wire m_reg_reg_n_148;
  wire m_reg_reg_n_149;
  wire m_reg_reg_n_150;
  wire m_reg_reg_n_151;
  wire m_reg_reg_n_152;
  wire m_reg_reg_n_153;
  wire NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_m_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_m_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_m_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_m_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_m_reg_reg_P_UNCONNECTED;
  wire [7:0]NLW_m_reg_reg_XOROUT_UNCONNECTED;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:24]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    m_reg_reg
       (.A({A[16],A[16],A[16],A[16],A[16],A[16],A[16:15],A[15],A[15],A[15],A[15],A[15],A[15],A[15:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_m_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b0,1'b1,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_m_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_m_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(E),
        .CEA2(CEP),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEP),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(CEP),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_m_reg_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_m_reg_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({m_reg_reg_n_106,m_reg_reg_n_107,m_reg_reg_n_108,m_reg_reg_n_109,m_reg_reg_n_110,m_reg_reg_n_111,m_reg_reg_n_112,m_reg_reg_n_113,m_reg_reg_n_114,m_reg_reg_n_115,m_reg_reg_n_116,m_reg_reg_n_117,m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_m_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_m_reg_reg_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({A[15],A[15],DSP_ALU_INST[1],DSP_ALU_INST[1],DSP_ALU_INST[1],DSP_ALU_INST[1],DSP_ALU_INST[1],DSP_ALU_INST[1],DSP_ALU_INST[1],DSP_ALU_INST[1],DSP_ALU_INST[1],DSP_ALU_INST,DSP_ALU_INST[0],DSP_ALU_INST[0],A[14:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b0,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(E),
        .CEA2(CEA1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(Q),
        .CEP(CEP),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:24],D}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({m_reg_reg_n_106,m_reg_reg_n_107,m_reg_reg_n_108,m_reg_reg_n_109,m_reg_reg_n_110,m_reg_reg_n_111,m_reg_reg_n_112,m_reg_reg_n_113,m_reg_reg_n_114,m_reg_reg_n_115,m_reg_reg_n_116,m_reg_reg_n_117,m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_mac_muladd_16s_8ns_27s_27_4_1
   (P,
    CEA1,
    CEP,
    ap_clk,
    Q,
    E,
    DSP_ALU_INST,
    \p_ZL19H_filter_FIR_dec_43_1_reg[0] ,
    \p_ZL19H_filter_FIR_dec_43_1_reg[0]_0 ,
    DSP_A_B_DATA_INST,
    DSP_A_B_DATA_INST_0);
  output [26:0]P;
  output CEA1;
  input CEP;
  input ap_clk;
  input [15:0]Q;
  input [0:0]E;
  input [15:0]DSP_ALU_INST;
  input [1:0]\p_ZL19H_filter_FIR_dec_43_1_reg[0] ;
  input [1:0]\p_ZL19H_filter_FIR_dec_43_1_reg[0]_0 ;
  input [2:0]DSP_A_B_DATA_INST;
  input DSP_A_B_DATA_INST_0;

  wire CEA1;
  wire CEP;
  wire [15:0]DSP_ALU_INST;
  wire [2:0]DSP_A_B_DATA_INST;
  wire DSP_A_B_DATA_INST_0;
  wire [0:0]E;
  wire [26:0]P;
  wire [15:0]Q;
  wire ap_clk;
  wire [1:0]\p_ZL19H_filter_FIR_dec_43_1_reg[0] ;
  wire [1:0]\p_ZL19H_filter_FIR_dec_43_1_reg[0]_0 ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_mac_muladd_16s_8ns_27s_27_4_1_DSP48_0_12 FIR_HLS_mac_muladd_16s_8ns_27s_27_4_1_DSP48_0_U
       (.CEA1(CEA1),
        .CEP(CEP),
        .DSP_ALU_INST(DSP_ALU_INST),
        .DSP_A_B_DATA_INST(DSP_A_B_DATA_INST),
        .DSP_A_B_DATA_INST_0(DSP_A_B_DATA_INST_0),
        .E(E),
        .P(P),
        .Q(Q),
        .ap_clk(ap_clk),
        .\p_ZL19H_filter_FIR_dec_43_1_reg[0] (\p_ZL19H_filter_FIR_dec_43_1_reg[0] ),
        .\p_ZL19H_filter_FIR_dec_43_1_reg[0]_0 (\p_ZL19H_filter_FIR_dec_43_1_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "FIR_HLS_mac_muladd_16s_8ns_27s_27_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_mac_muladd_16s_8ns_27s_27_4_1_6
   (CEP,
    D,
    E,
    ap_clk,
    A,
    DSP_ALU_INST,
    Q,
    DSP_ALU_INST_0);
  output CEP;
  output [26:0]D;
  input [0:0]E;
  input ap_clk;
  input [16:0]A;
  input [0:0]DSP_ALU_INST;
  input [3:0]Q;
  input [0:0]DSP_ALU_INST_0;

  wire [16:0]A;
  wire CEP;
  wire [26:0]D;
  wire [0:0]DSP_ALU_INST;
  wire [0:0]DSP_ALU_INST_0;
  wire [0:0]E;
  wire [3:0]Q;
  wire ap_clk;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_mac_muladd_16s_8ns_27s_27_4_1_DSP48_0_11 FIR_HLS_mac_muladd_16s_8ns_27s_27_4_1_DSP48_0_U
       (.A(A),
        .CEB2(CEP),
        .D(D),
        .DSP_ALU_INST(DSP_ALU_INST),
        .DSP_ALU_INST_0(DSP_ALU_INST_0),
        .E(E),
        .Q(Q),
        .ap_clk(ap_clk));
endmodule

(* ORIG_REF_NAME = "FIR_HLS_mac_muladd_16s_8ns_27s_27_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_mac_muladd_16s_8ns_27s_27_4_1_7
   (P,
    E,
    Q,
    CEP,
    ap_clk,
    DSP_ALU_INST,
    DSP_ALU_INST_0,
    \p_ZL19H_filter_FIR_int_43_1_reg[0] );
  output [26:0]P;
  output [0:0]E;
  input [1:0]Q;
  input CEP;
  input ap_clk;
  input [15:0]DSP_ALU_INST;
  input [15:0]DSP_ALU_INST_0;
  input [1:0]\p_ZL19H_filter_FIR_int_43_1_reg[0] ;

  wire CEP;
  wire [15:0]DSP_ALU_INST;
  wire [15:0]DSP_ALU_INST_0;
  wire [0:0]E;
  wire [26:0]P;
  wire [1:0]Q;
  wire ap_clk;
  wire [1:0]\p_ZL19H_filter_FIR_int_43_1_reg[0] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_mac_muladd_16s_8ns_27s_27_4_1_DSP48_0_10 FIR_HLS_mac_muladd_16s_8ns_27s_27_4_1_DSP48_0_U
       (.CEP(CEP),
        .DSP_ALU_INST(DSP_ALU_INST),
        .DSP_ALU_INST_0(DSP_ALU_INST_0),
        .E(E),
        .P(P),
        .Q(Q),
        .ap_clk(ap_clk),
        .\p_ZL19H_filter_FIR_int_43_1_reg[0] (\p_ZL19H_filter_FIR_int_43_1_reg[0] ));
endmodule

(* ORIG_REF_NAME = "FIR_HLS_mac_muladd_16s_8ns_27s_27_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_mac_muladd_16s_8ns_27s_27_4_1_8
   (CED,
    CEP,
    E,
    \add_ln66_61_reg_1491_reg[28] ,
    D,
    ap_clk,
    ap_return,
    Q,
    \y2_reg[0] ,
    ap_enable_reg_pp0_iter1,
    \ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[28]_i_7 ,
    \ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[28]_i_7_0 ,
    \p_ZL19H_filter_FIR_int_41_3_reg[0] ,
    S,
    \ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175_reg[28] ,
    P,
    \ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175_reg[28]_0 );
  output CED;
  output CEP;
  output [0:0]E;
  output \add_ln66_61_reg_1491_reg[28] ;
  output [13:0]D;
  input ap_clk;
  input [15:0]ap_return;
  input [5:0]Q;
  input [1:0]\y2_reg[0] ;
  input ap_enable_reg_pp0_iter1;
  input [28:0]\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[28]_i_7 ;
  input [28:0]\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[28]_i_7_0 ;
  input [1:0]\p_ZL19H_filter_FIR_int_41_3_reg[0] ;
  input [0:0]S;
  input [27:0]\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175_reg[28] ;
  input [23:0]P;
  input [27:0]\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175_reg[28]_0 ;

  wire CED;
  wire CEP;
  wire [13:0]D;
  wire [0:0]E;
  wire [23:0]P;
  wire [5:0]Q;
  wire [0:0]S;
  wire \add_ln66_61_reg_1491_reg[28] ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire [28:0]\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[28]_i_7 ;
  wire [28:0]\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[28]_i_7_0 ;
  wire [27:0]\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175_reg[28] ;
  wire [27:0]\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175_reg[28]_0 ;
  wire [15:0]ap_return;
  wire [1:0]\p_ZL19H_filter_FIR_int_41_3_reg[0] ;
  wire [1:0]\y2_reg[0] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_mac_muladd_16s_8ns_27s_27_4_1_DSP48_0 FIR_HLS_mac_muladd_16s_8ns_27s_27_4_1_DSP48_0_U
       (.CEB2(CEP),
        .CED(CED),
        .D(D),
        .E(E),
        .P(P),
        .Q(Q),
        .S(S),
        .\add_ln66_61_reg_1491_reg[28] (\add_ln66_61_reg_1491_reg[28] ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[28]_i_7 (\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[28]_i_7 ),
        .\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[28]_i_7_0 (\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[28]_i_7_0 ),
        .\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175_reg[28] (\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175_reg[28] ),
        .\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175_reg[28]_0 (\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175_reg[28]_0 ),
        .ap_return(ap_return),
        .\p_ZL19H_filter_FIR_int_41_3_reg[0] (\p_ZL19H_filter_FIR_int_41_3_reg[0] ),
        .\y2_reg[0] (\y2_reg[0] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_mac_muladd_16s_8ns_27s_27_4_1_DSP48_0
   (CED,
    CEB2,
    E,
    \add_ln66_61_reg_1491_reg[28] ,
    D,
    ap_clk,
    ap_return,
    Q,
    \y2_reg[0] ,
    ap_enable_reg_pp0_iter1,
    \ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[28]_i_7 ,
    \ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[28]_i_7_0 ,
    \p_ZL19H_filter_FIR_int_41_3_reg[0] ,
    S,
    \ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175_reg[28] ,
    P,
    \ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175_reg[28]_0 );
  output CED;
  output CEB2;
  output [0:0]E;
  output \add_ln66_61_reg_1491_reg[28] ;
  output [13:0]D;
  input ap_clk;
  input [15:0]ap_return;
  input [5:0]Q;
  input [1:0]\y2_reg[0] ;
  input ap_enable_reg_pp0_iter1;
  input [28:0]\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[28]_i_7 ;
  input [28:0]\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[28]_i_7_0 ;
  input [1:0]\p_ZL19H_filter_FIR_int_41_3_reg[0] ;
  input [0:0]S;
  input [27:0]\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175_reg[28] ;
  input [23:0]P;
  input [27:0]\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175_reg[28]_0 ;

  wire CEB2;
  wire CED;
  wire [13:0]D;
  wire [0:0]E;
  wire [23:0]P;
  wire [5:0]Q;
  wire [0:0]S;
  wire \add_ln66_61_reg_1491_reg[28] ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire \ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[15]_i_11_n_0 ;
  wire \ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[15]_i_12_n_0 ;
  wire \ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[15]_i_13_n_0 ;
  wire \ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[15]_i_14_n_0 ;
  wire \ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[15]_i_15_n_0 ;
  wire \ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[15]_i_16_n_0 ;
  wire \ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[15]_i_17_n_0 ;
  wire \ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[15]_i_18_n_0 ;
  wire \ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[15]_i_27_n_0 ;
  wire \ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[15]_i_28_n_0 ;
  wire \ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[15]_i_29_n_0 ;
  wire \ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[15]_i_30_n_0 ;
  wire \ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[15]_i_31_n_0 ;
  wire \ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[15]_i_32_n_0 ;
  wire \ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[15]_i_33_n_0 ;
  wire \ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[15]_i_34_n_0 ;
  wire \ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[23]_i_10_n_0 ;
  wire \ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[23]_i_11_n_0 ;
  wire \ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[23]_i_12_n_0 ;
  wire \ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[23]_i_13_n_0 ;
  wire \ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[23]_i_14_n_0 ;
  wire \ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[23]_i_15_n_0 ;
  wire \ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[23]_i_16_n_0 ;
  wire \ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[23]_i_17_n_0 ;
  wire \ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[28]_i_10_n_0 ;
  wire \ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[28]_i_11_n_0 ;
  wire [28:0]\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[28]_i_7 ;
  wire [28:0]\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[28]_i_7_0 ;
  wire \ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[28]_i_8_n_0 ;
  wire \ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[28]_i_9_n_0 ;
  wire \ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175_reg[15]_i_1_n_0 ;
  wire \ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175_reg[15]_i_1_n_1 ;
  wire \ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175_reg[15]_i_1_n_2 ;
  wire \ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175_reg[15]_i_1_n_3 ;
  wire \ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175_reg[15]_i_1_n_4 ;
  wire \ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175_reg[15]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175_reg[15]_i_1_n_6 ;
  wire \ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175_reg[15]_i_1_n_7 ;
  wire \ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175_reg[15]_i_2_n_0 ;
  wire \ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175_reg[15]_i_2_n_1 ;
  wire \ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175_reg[15]_i_2_n_2 ;
  wire \ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175_reg[15]_i_2_n_3 ;
  wire \ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175_reg[15]_i_2_n_4 ;
  wire \ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175_reg[15]_i_2_n_5 ;
  wire \ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175_reg[15]_i_2_n_6 ;
  wire \ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175_reg[15]_i_2_n_7 ;
  wire \ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175_reg[23]_i_1_n_0 ;
  wire \ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175_reg[23]_i_1_n_1 ;
  wire \ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175_reg[23]_i_1_n_2 ;
  wire \ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175_reg[23]_i_1_n_3 ;
  wire \ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175_reg[23]_i_1_n_4 ;
  wire \ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175_reg[23]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175_reg[23]_i_1_n_6 ;
  wire \ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175_reg[23]_i_1_n_7 ;
  wire [27:0]\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175_reg[28] ;
  wire [27:0]\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175_reg[28]_0 ;
  wire \ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175_reg[28]_i_2_n_4 ;
  wire \ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175_reg[28]_i_2_n_5 ;
  wire \ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175_reg[28]_i_2_n_6 ;
  wire \ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175_reg[28]_i_2_n_7 ;
  wire [15:0]ap_return;
  wire m_reg_reg_n_106;
  wire m_reg_reg_n_107;
  wire m_reg_reg_n_108;
  wire m_reg_reg_n_109;
  wire m_reg_reg_n_110;
  wire m_reg_reg_n_111;
  wire m_reg_reg_n_112;
  wire m_reg_reg_n_113;
  wire m_reg_reg_n_114;
  wire m_reg_reg_n_115;
  wire m_reg_reg_n_116;
  wire m_reg_reg_n_117;
  wire m_reg_reg_n_118;
  wire m_reg_reg_n_119;
  wire m_reg_reg_n_120;
  wire m_reg_reg_n_121;
  wire m_reg_reg_n_122;
  wire m_reg_reg_n_123;
  wire m_reg_reg_n_124;
  wire m_reg_reg_n_125;
  wire m_reg_reg_n_126;
  wire m_reg_reg_n_127;
  wire m_reg_reg_n_128;
  wire m_reg_reg_n_129;
  wire m_reg_reg_n_130;
  wire m_reg_reg_n_131;
  wire m_reg_reg_n_132;
  wire m_reg_reg_n_133;
  wire m_reg_reg_n_134;
  wire m_reg_reg_n_135;
  wire m_reg_reg_n_136;
  wire m_reg_reg_n_137;
  wire m_reg_reg_n_138;
  wire m_reg_reg_n_139;
  wire m_reg_reg_n_140;
  wire m_reg_reg_n_141;
  wire m_reg_reg_n_142;
  wire m_reg_reg_n_143;
  wire m_reg_reg_n_144;
  wire m_reg_reg_n_145;
  wire m_reg_reg_n_146;
  wire m_reg_reg_n_147;
  wire m_reg_reg_n_148;
  wire m_reg_reg_n_149;
  wire m_reg_reg_n_150;
  wire m_reg_reg_n_151;
  wire m_reg_reg_n_152;
  wire m_reg_reg_n_153;
  wire [27:0]p_1_in__0;
  wire [1:0]\p_ZL19H_filter_FIR_int_41_3_reg[0] ;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_79;
  wire p_reg_reg_n_80;
  wire p_reg_reg_n_81;
  wire p_reg_reg_n_82;
  wire p_reg_reg_n_83;
  wire p_reg_reg_n_84;
  wire p_reg_reg_n_85;
  wire p_reg_reg_n_86;
  wire p_reg_reg_n_87;
  wire p_reg_reg_n_88;
  wire p_reg_reg_n_89;
  wire p_reg_reg_n_90;
  wire p_reg_reg_n_91;
  wire p_reg_reg_n_92;
  wire p_reg_reg_n_93;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire [1:0]\y2_reg[0] ;
  wire [6:0]\NLW_ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175_reg[15]_i_1_O_UNCONNECTED ;
  wire [7:0]\NLW_ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175_reg[15]_i_2_O_UNCONNECTED ;
  wire [7:4]\NLW_ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175_reg[28]_i_2_CO_UNCONNECTED ;
  wire [7:5]\NLW_ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175_reg[28]_i_2_O_UNCONNECTED ;
  wire NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_m_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_m_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_m_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_m_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_m_reg_reg_P_UNCONNECTED;
  wire [7:0]NLW_m_reg_reg_XOROUT_UNCONNECTED;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:27]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  LUT5 #(
    .INIT(32'hAFCAA0CA)) 
    \ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[15]_i_10 
       (.I0(\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[28]_i_7 [8]),
        .I1(\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[28]_i_7_0 [8]),
        .I2(\p_ZL19H_filter_FIR_int_41_3_reg[0] [1]),
        .I3(\p_ZL19H_filter_FIR_int_41_3_reg[0] [0]),
        .I4(p_reg_reg_n_97),
        .O(p_1_in__0[8]));
  LUT6 #(
    .INIT(64'h55655A65A56AAA6A)) 
    \ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[15]_i_11 
       (.I0(p_1_in__0[15]),
        .I1(\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175_reg[28] [15]),
        .I2(\p_ZL19H_filter_FIR_int_41_3_reg[0] [0]),
        .I3(\p_ZL19H_filter_FIR_int_41_3_reg[0] [1]),
        .I4(P[15]),
        .I5(\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175_reg[28]_0 [15]),
        .O(\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[15]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h55655A65A56AAA6A)) 
    \ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[15]_i_12 
       (.I0(p_1_in__0[14]),
        .I1(\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175_reg[28] [14]),
        .I2(\p_ZL19H_filter_FIR_int_41_3_reg[0] [0]),
        .I3(\p_ZL19H_filter_FIR_int_41_3_reg[0] [1]),
        .I4(P[14]),
        .I5(\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175_reg[28]_0 [14]),
        .O(\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[15]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h55655A65A56AAA6A)) 
    \ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[15]_i_13 
       (.I0(p_1_in__0[13]),
        .I1(\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175_reg[28] [13]),
        .I2(\p_ZL19H_filter_FIR_int_41_3_reg[0] [0]),
        .I3(\p_ZL19H_filter_FIR_int_41_3_reg[0] [1]),
        .I4(P[13]),
        .I5(\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175_reg[28]_0 [13]),
        .O(\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[15]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h55655A65A56AAA6A)) 
    \ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[15]_i_14 
       (.I0(p_1_in__0[12]),
        .I1(\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175_reg[28] [12]),
        .I2(\p_ZL19H_filter_FIR_int_41_3_reg[0] [0]),
        .I3(\p_ZL19H_filter_FIR_int_41_3_reg[0] [1]),
        .I4(P[12]),
        .I5(\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175_reg[28]_0 [12]),
        .O(\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[15]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h55655A65A56AAA6A)) 
    \ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[15]_i_15 
       (.I0(p_1_in__0[11]),
        .I1(\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175_reg[28] [11]),
        .I2(\p_ZL19H_filter_FIR_int_41_3_reg[0] [0]),
        .I3(\p_ZL19H_filter_FIR_int_41_3_reg[0] [1]),
        .I4(P[11]),
        .I5(\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175_reg[28]_0 [11]),
        .O(\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[15]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h55655A65A56AAA6A)) 
    \ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[15]_i_16 
       (.I0(p_1_in__0[10]),
        .I1(\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175_reg[28] [10]),
        .I2(\p_ZL19H_filter_FIR_int_41_3_reg[0] [0]),
        .I3(\p_ZL19H_filter_FIR_int_41_3_reg[0] [1]),
        .I4(P[10]),
        .I5(\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175_reg[28]_0 [10]),
        .O(\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[15]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h55655A65A56AAA6A)) 
    \ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[15]_i_17 
       (.I0(p_1_in__0[9]),
        .I1(\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175_reg[28] [9]),
        .I2(\p_ZL19H_filter_FIR_int_41_3_reg[0] [0]),
        .I3(\p_ZL19H_filter_FIR_int_41_3_reg[0] [1]),
        .I4(P[9]),
        .I5(\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175_reg[28]_0 [9]),
        .O(\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[15]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h55655A65A56AAA6A)) 
    \ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[15]_i_18 
       (.I0(p_1_in__0[8]),
        .I1(\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175_reg[28] [8]),
        .I2(\p_ZL19H_filter_FIR_int_41_3_reg[0] [0]),
        .I3(\p_ZL19H_filter_FIR_int_41_3_reg[0] [1]),
        .I4(P[8]),
        .I5(\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175_reg[28]_0 [8]),
        .O(\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[15]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'hAFCAA0CA)) 
    \ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[15]_i_19 
       (.I0(\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[28]_i_7 [7]),
        .I1(\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[28]_i_7_0 [7]),
        .I2(\p_ZL19H_filter_FIR_int_41_3_reg[0] [1]),
        .I3(\p_ZL19H_filter_FIR_int_41_3_reg[0] [0]),
        .I4(p_reg_reg_n_98),
        .O(p_1_in__0[7]));
  LUT5 #(
    .INIT(32'hAFCAA0CA)) 
    \ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[15]_i_20 
       (.I0(\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[28]_i_7 [6]),
        .I1(\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[28]_i_7_0 [6]),
        .I2(\p_ZL19H_filter_FIR_int_41_3_reg[0] [1]),
        .I3(\p_ZL19H_filter_FIR_int_41_3_reg[0] [0]),
        .I4(p_reg_reg_n_99),
        .O(p_1_in__0[6]));
  LUT5 #(
    .INIT(32'hAFCAA0CA)) 
    \ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[15]_i_21 
       (.I0(\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[28]_i_7 [5]),
        .I1(\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[28]_i_7_0 [5]),
        .I2(\p_ZL19H_filter_FIR_int_41_3_reg[0] [1]),
        .I3(\p_ZL19H_filter_FIR_int_41_3_reg[0] [0]),
        .I4(p_reg_reg_n_100),
        .O(p_1_in__0[5]));
  LUT5 #(
    .INIT(32'hAFCAA0CA)) 
    \ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[15]_i_22 
       (.I0(\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[28]_i_7 [4]),
        .I1(\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[28]_i_7_0 [4]),
        .I2(\p_ZL19H_filter_FIR_int_41_3_reg[0] [1]),
        .I3(\p_ZL19H_filter_FIR_int_41_3_reg[0] [0]),
        .I4(p_reg_reg_n_101),
        .O(p_1_in__0[4]));
  LUT5 #(
    .INIT(32'hAFCAA0CA)) 
    \ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[15]_i_23 
       (.I0(\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[28]_i_7 [3]),
        .I1(\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[28]_i_7_0 [3]),
        .I2(\p_ZL19H_filter_FIR_int_41_3_reg[0] [1]),
        .I3(\p_ZL19H_filter_FIR_int_41_3_reg[0] [0]),
        .I4(p_reg_reg_n_102),
        .O(p_1_in__0[3]));
  LUT5 #(
    .INIT(32'hAFCAA0CA)) 
    \ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[15]_i_24 
       (.I0(\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[28]_i_7 [2]),
        .I1(\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[28]_i_7_0 [2]),
        .I2(\p_ZL19H_filter_FIR_int_41_3_reg[0] [1]),
        .I3(\p_ZL19H_filter_FIR_int_41_3_reg[0] [0]),
        .I4(p_reg_reg_n_103),
        .O(p_1_in__0[2]));
  LUT5 #(
    .INIT(32'hAFCAA0CA)) 
    \ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[15]_i_25 
       (.I0(\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[28]_i_7 [1]),
        .I1(\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[28]_i_7_0 [1]),
        .I2(\p_ZL19H_filter_FIR_int_41_3_reg[0] [1]),
        .I3(\p_ZL19H_filter_FIR_int_41_3_reg[0] [0]),
        .I4(p_reg_reg_n_104),
        .O(p_1_in__0[1]));
  LUT5 #(
    .INIT(32'hAFCAA0CA)) 
    \ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[15]_i_26 
       (.I0(\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[28]_i_7 [0]),
        .I1(\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[28]_i_7_0 [0]),
        .I2(\p_ZL19H_filter_FIR_int_41_3_reg[0] [1]),
        .I3(\p_ZL19H_filter_FIR_int_41_3_reg[0] [0]),
        .I4(p_reg_reg_n_105),
        .O(p_1_in__0[0]));
  LUT6 #(
    .INIT(64'h55655A65A56AAA6A)) 
    \ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[15]_i_27 
       (.I0(p_1_in__0[7]),
        .I1(\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175_reg[28] [7]),
        .I2(\p_ZL19H_filter_FIR_int_41_3_reg[0] [0]),
        .I3(\p_ZL19H_filter_FIR_int_41_3_reg[0] [1]),
        .I4(P[7]),
        .I5(\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175_reg[28]_0 [7]),
        .O(\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[15]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'h55655A65A56AAA6A)) 
    \ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[15]_i_28 
       (.I0(p_1_in__0[6]),
        .I1(\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175_reg[28] [6]),
        .I2(\p_ZL19H_filter_FIR_int_41_3_reg[0] [0]),
        .I3(\p_ZL19H_filter_FIR_int_41_3_reg[0] [1]),
        .I4(P[6]),
        .I5(\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175_reg[28]_0 [6]),
        .O(\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[15]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'h55655A65A56AAA6A)) 
    \ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[15]_i_29 
       (.I0(p_1_in__0[5]),
        .I1(\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175_reg[28] [5]),
        .I2(\p_ZL19H_filter_FIR_int_41_3_reg[0] [0]),
        .I3(\p_ZL19H_filter_FIR_int_41_3_reg[0] [1]),
        .I4(P[5]),
        .I5(\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175_reg[28]_0 [5]),
        .O(\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[15]_i_29_n_0 ));
  LUT5 #(
    .INIT(32'hAFCAA0CA)) 
    \ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[15]_i_3 
       (.I0(\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[28]_i_7 [15]),
        .I1(\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[28]_i_7_0 [15]),
        .I2(\p_ZL19H_filter_FIR_int_41_3_reg[0] [1]),
        .I3(\p_ZL19H_filter_FIR_int_41_3_reg[0] [0]),
        .I4(p_reg_reg_n_90),
        .O(p_1_in__0[15]));
  LUT6 #(
    .INIT(64'h55655A65A56AAA6A)) 
    \ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[15]_i_30 
       (.I0(p_1_in__0[4]),
        .I1(\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175_reg[28] [4]),
        .I2(\p_ZL19H_filter_FIR_int_41_3_reg[0] [0]),
        .I3(\p_ZL19H_filter_FIR_int_41_3_reg[0] [1]),
        .I4(P[4]),
        .I5(\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175_reg[28]_0 [4]),
        .O(\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[15]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'h55655A65A56AAA6A)) 
    \ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[15]_i_31 
       (.I0(p_1_in__0[3]),
        .I1(\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175_reg[28] [3]),
        .I2(\p_ZL19H_filter_FIR_int_41_3_reg[0] [0]),
        .I3(\p_ZL19H_filter_FIR_int_41_3_reg[0] [1]),
        .I4(P[3]),
        .I5(\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175_reg[28]_0 [3]),
        .O(\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[15]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'h55655A65A56AAA6A)) 
    \ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[15]_i_32 
       (.I0(p_1_in__0[2]),
        .I1(\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175_reg[28] [2]),
        .I2(\p_ZL19H_filter_FIR_int_41_3_reg[0] [0]),
        .I3(\p_ZL19H_filter_FIR_int_41_3_reg[0] [1]),
        .I4(P[2]),
        .I5(\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175_reg[28]_0 [2]),
        .O(\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[15]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'h55655A65A56AAA6A)) 
    \ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[15]_i_33 
       (.I0(p_1_in__0[1]),
        .I1(\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175_reg[28] [1]),
        .I2(\p_ZL19H_filter_FIR_int_41_3_reg[0] [0]),
        .I3(\p_ZL19H_filter_FIR_int_41_3_reg[0] [1]),
        .I4(P[1]),
        .I5(\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175_reg[28]_0 [1]),
        .O(\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[15]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'h55655A65A56AAA6A)) 
    \ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[15]_i_34 
       (.I0(p_1_in__0[0]),
        .I1(\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175_reg[28] [0]),
        .I2(\p_ZL19H_filter_FIR_int_41_3_reg[0] [0]),
        .I3(\p_ZL19H_filter_FIR_int_41_3_reg[0] [1]),
        .I4(P[0]),
        .I5(\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175_reg[28]_0 [0]),
        .O(\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[15]_i_34_n_0 ));
  LUT5 #(
    .INIT(32'hAFCAA0CA)) 
    \ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[15]_i_4 
       (.I0(\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[28]_i_7 [14]),
        .I1(\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[28]_i_7_0 [14]),
        .I2(\p_ZL19H_filter_FIR_int_41_3_reg[0] [1]),
        .I3(\p_ZL19H_filter_FIR_int_41_3_reg[0] [0]),
        .I4(p_reg_reg_n_91),
        .O(p_1_in__0[14]));
  LUT5 #(
    .INIT(32'hAFCAA0CA)) 
    \ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[15]_i_5 
       (.I0(\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[28]_i_7 [13]),
        .I1(\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[28]_i_7_0 [13]),
        .I2(\p_ZL19H_filter_FIR_int_41_3_reg[0] [1]),
        .I3(\p_ZL19H_filter_FIR_int_41_3_reg[0] [0]),
        .I4(p_reg_reg_n_92),
        .O(p_1_in__0[13]));
  LUT5 #(
    .INIT(32'hAFCAA0CA)) 
    \ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[15]_i_6 
       (.I0(\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[28]_i_7 [12]),
        .I1(\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[28]_i_7_0 [12]),
        .I2(\p_ZL19H_filter_FIR_int_41_3_reg[0] [1]),
        .I3(\p_ZL19H_filter_FIR_int_41_3_reg[0] [0]),
        .I4(p_reg_reg_n_93),
        .O(p_1_in__0[12]));
  LUT5 #(
    .INIT(32'hAFCAA0CA)) 
    \ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[15]_i_7 
       (.I0(\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[28]_i_7 [11]),
        .I1(\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[28]_i_7_0 [11]),
        .I2(\p_ZL19H_filter_FIR_int_41_3_reg[0] [1]),
        .I3(\p_ZL19H_filter_FIR_int_41_3_reg[0] [0]),
        .I4(p_reg_reg_n_94),
        .O(p_1_in__0[11]));
  LUT5 #(
    .INIT(32'hAFCAA0CA)) 
    \ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[15]_i_8 
       (.I0(\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[28]_i_7 [10]),
        .I1(\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[28]_i_7_0 [10]),
        .I2(\p_ZL19H_filter_FIR_int_41_3_reg[0] [1]),
        .I3(\p_ZL19H_filter_FIR_int_41_3_reg[0] [0]),
        .I4(p_reg_reg_n_95),
        .O(p_1_in__0[10]));
  LUT5 #(
    .INIT(32'hAFCAA0CA)) 
    \ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[15]_i_9 
       (.I0(\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[28]_i_7 [9]),
        .I1(\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[28]_i_7_0 [9]),
        .I2(\p_ZL19H_filter_FIR_int_41_3_reg[0] [1]),
        .I3(\p_ZL19H_filter_FIR_int_41_3_reg[0] [0]),
        .I4(p_reg_reg_n_96),
        .O(p_1_in__0[9]));
  LUT6 #(
    .INIT(64'h55655A65A56AAA6A)) 
    \ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[23]_i_10 
       (.I0(p_1_in__0[23]),
        .I1(P[23]),
        .I2(\p_ZL19H_filter_FIR_int_41_3_reg[0] [1]),
        .I3(\p_ZL19H_filter_FIR_int_41_3_reg[0] [0]),
        .I4(\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175_reg[28] [23]),
        .I5(\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175_reg[28]_0 [23]),
        .O(\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[23]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h55655A65A56AAA6A)) 
    \ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[23]_i_11 
       (.I0(p_1_in__0[22]),
        .I1(\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175_reg[28] [22]),
        .I2(\p_ZL19H_filter_FIR_int_41_3_reg[0] [0]),
        .I3(\p_ZL19H_filter_FIR_int_41_3_reg[0] [1]),
        .I4(P[22]),
        .I5(\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175_reg[28]_0 [22]),
        .O(\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[23]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h55655A65A56AAA6A)) 
    \ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[23]_i_12 
       (.I0(p_1_in__0[21]),
        .I1(\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175_reg[28] [21]),
        .I2(\p_ZL19H_filter_FIR_int_41_3_reg[0] [0]),
        .I3(\p_ZL19H_filter_FIR_int_41_3_reg[0] [1]),
        .I4(P[21]),
        .I5(\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175_reg[28]_0 [21]),
        .O(\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[23]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h55655A65A56AAA6A)) 
    \ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[23]_i_13 
       (.I0(p_1_in__0[20]),
        .I1(\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175_reg[28] [20]),
        .I2(\p_ZL19H_filter_FIR_int_41_3_reg[0] [0]),
        .I3(\p_ZL19H_filter_FIR_int_41_3_reg[0] [1]),
        .I4(P[20]),
        .I5(\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175_reg[28]_0 [20]),
        .O(\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[23]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h55655A65A56AAA6A)) 
    \ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[23]_i_14 
       (.I0(p_1_in__0[19]),
        .I1(\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175_reg[28] [19]),
        .I2(\p_ZL19H_filter_FIR_int_41_3_reg[0] [0]),
        .I3(\p_ZL19H_filter_FIR_int_41_3_reg[0] [1]),
        .I4(P[19]),
        .I5(\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175_reg[28]_0 [19]),
        .O(\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[23]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h55655A65A56AAA6A)) 
    \ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[23]_i_15 
       (.I0(p_1_in__0[18]),
        .I1(\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175_reg[28] [18]),
        .I2(\p_ZL19H_filter_FIR_int_41_3_reg[0] [0]),
        .I3(\p_ZL19H_filter_FIR_int_41_3_reg[0] [1]),
        .I4(P[18]),
        .I5(\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175_reg[28]_0 [18]),
        .O(\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[23]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h55655A65A56AAA6A)) 
    \ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[23]_i_16 
       (.I0(p_1_in__0[17]),
        .I1(\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175_reg[28] [17]),
        .I2(\p_ZL19H_filter_FIR_int_41_3_reg[0] [0]),
        .I3(\p_ZL19H_filter_FIR_int_41_3_reg[0] [1]),
        .I4(P[17]),
        .I5(\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175_reg[28]_0 [17]),
        .O(\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[23]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h55655A65A56AAA6A)) 
    \ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[23]_i_17 
       (.I0(p_1_in__0[16]),
        .I1(\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175_reg[28] [16]),
        .I2(\p_ZL19H_filter_FIR_int_41_3_reg[0] [0]),
        .I3(\p_ZL19H_filter_FIR_int_41_3_reg[0] [1]),
        .I4(P[16]),
        .I5(\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175_reg[28]_0 [16]),
        .O(\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[23]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'hAFCAA0CA)) 
    \ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[23]_i_2 
       (.I0(\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[28]_i_7 [23]),
        .I1(\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[28]_i_7_0 [23]),
        .I2(\p_ZL19H_filter_FIR_int_41_3_reg[0] [1]),
        .I3(\p_ZL19H_filter_FIR_int_41_3_reg[0] [0]),
        .I4(p_reg_reg_n_82),
        .O(p_1_in__0[23]));
  LUT5 #(
    .INIT(32'hAFCAA0CA)) 
    \ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[23]_i_3 
       (.I0(\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[28]_i_7 [22]),
        .I1(\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[28]_i_7_0 [22]),
        .I2(\p_ZL19H_filter_FIR_int_41_3_reg[0] [1]),
        .I3(\p_ZL19H_filter_FIR_int_41_3_reg[0] [0]),
        .I4(p_reg_reg_n_83),
        .O(p_1_in__0[22]));
  LUT5 #(
    .INIT(32'hAFCAA0CA)) 
    \ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[23]_i_4 
       (.I0(\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[28]_i_7 [21]),
        .I1(\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[28]_i_7_0 [21]),
        .I2(\p_ZL19H_filter_FIR_int_41_3_reg[0] [1]),
        .I3(\p_ZL19H_filter_FIR_int_41_3_reg[0] [0]),
        .I4(p_reg_reg_n_84),
        .O(p_1_in__0[21]));
  LUT5 #(
    .INIT(32'hAFCAA0CA)) 
    \ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[23]_i_5 
       (.I0(\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[28]_i_7 [20]),
        .I1(\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[28]_i_7_0 [20]),
        .I2(\p_ZL19H_filter_FIR_int_41_3_reg[0] [1]),
        .I3(\p_ZL19H_filter_FIR_int_41_3_reg[0] [0]),
        .I4(p_reg_reg_n_85),
        .O(p_1_in__0[20]));
  LUT5 #(
    .INIT(32'hAFCAA0CA)) 
    \ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[23]_i_6 
       (.I0(\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[28]_i_7 [19]),
        .I1(\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[28]_i_7_0 [19]),
        .I2(\p_ZL19H_filter_FIR_int_41_3_reg[0] [1]),
        .I3(\p_ZL19H_filter_FIR_int_41_3_reg[0] [0]),
        .I4(p_reg_reg_n_86),
        .O(p_1_in__0[19]));
  LUT5 #(
    .INIT(32'hAFCAA0CA)) 
    \ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[23]_i_7 
       (.I0(\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[28]_i_7 [18]),
        .I1(\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[28]_i_7_0 [18]),
        .I2(\p_ZL19H_filter_FIR_int_41_3_reg[0] [1]),
        .I3(\p_ZL19H_filter_FIR_int_41_3_reg[0] [0]),
        .I4(p_reg_reg_n_87),
        .O(p_1_in__0[18]));
  LUT5 #(
    .INIT(32'hAFCAA0CA)) 
    \ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[23]_i_8 
       (.I0(\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[28]_i_7 [17]),
        .I1(\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[28]_i_7_0 [17]),
        .I2(\p_ZL19H_filter_FIR_int_41_3_reg[0] [1]),
        .I3(\p_ZL19H_filter_FIR_int_41_3_reg[0] [0]),
        .I4(p_reg_reg_n_88),
        .O(p_1_in__0[17]));
  LUT5 #(
    .INIT(32'hAFCAA0CA)) 
    \ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[23]_i_9 
       (.I0(\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[28]_i_7 [16]),
        .I1(\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[28]_i_7_0 [16]),
        .I2(\p_ZL19H_filter_FIR_int_41_3_reg[0] [1]),
        .I3(\p_ZL19H_filter_FIR_int_41_3_reg[0] [0]),
        .I4(p_reg_reg_n_89),
        .O(p_1_in__0[16]));
  LUT6 #(
    .INIT(64'h55655A65A56AAA6A)) 
    \ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[28]_i_10 
       (.I0(p_1_in__0[25]),
        .I1(P[23]),
        .I2(\p_ZL19H_filter_FIR_int_41_3_reg[0] [1]),
        .I3(\p_ZL19H_filter_FIR_int_41_3_reg[0] [0]),
        .I4(\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175_reg[28] [25]),
        .I5(\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175_reg[28]_0 [25]),
        .O(\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[28]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h55655A65A56AAA6A)) 
    \ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[28]_i_11 
       (.I0(p_1_in__0[24]),
        .I1(P[23]),
        .I2(\p_ZL19H_filter_FIR_int_41_3_reg[0] [1]),
        .I3(\p_ZL19H_filter_FIR_int_41_3_reg[0] [0]),
        .I4(\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175_reg[28] [24]),
        .I5(\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175_reg[28]_0 [24]),
        .O(\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[28]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'h50355F35)) 
    \ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[28]_i_12 
       (.I0(\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[28]_i_7 [28]),
        .I1(\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[28]_i_7_0 [28]),
        .I2(\p_ZL19H_filter_FIR_int_41_3_reg[0] [1]),
        .I3(\p_ZL19H_filter_FIR_int_41_3_reg[0] [0]),
        .I4(p_reg_reg_n_79),
        .O(\add_ln66_61_reg_1491_reg[28] ));
  LUT5 #(
    .INIT(32'hAFCAA0CA)) 
    \ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[28]_i_3 
       (.I0(\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[28]_i_7 [27]),
        .I1(\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[28]_i_7_0 [27]),
        .I2(\p_ZL19H_filter_FIR_int_41_3_reg[0] [1]),
        .I3(\p_ZL19H_filter_FIR_int_41_3_reg[0] [0]),
        .I4(p_reg_reg_n_79),
        .O(p_1_in__0[27]));
  LUT5 #(
    .INIT(32'hAFCAA0CA)) 
    \ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[28]_i_4 
       (.I0(\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[28]_i_7 [26]),
        .I1(\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[28]_i_7_0 [26]),
        .I2(\p_ZL19H_filter_FIR_int_41_3_reg[0] [1]),
        .I3(\p_ZL19H_filter_FIR_int_41_3_reg[0] [0]),
        .I4(p_reg_reg_n_79),
        .O(p_1_in__0[26]));
  LUT5 #(
    .INIT(32'hAFCAA0CA)) 
    \ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[28]_i_5 
       (.I0(\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[28]_i_7 [25]),
        .I1(\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[28]_i_7_0 [25]),
        .I2(\p_ZL19H_filter_FIR_int_41_3_reg[0] [1]),
        .I3(\p_ZL19H_filter_FIR_int_41_3_reg[0] [0]),
        .I4(p_reg_reg_n_80),
        .O(p_1_in__0[25]));
  LUT5 #(
    .INIT(32'hAFCAA0CA)) 
    \ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[28]_i_6 
       (.I0(\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[28]_i_7 [24]),
        .I1(\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[28]_i_7_0 [24]),
        .I2(\p_ZL19H_filter_FIR_int_41_3_reg[0] [1]),
        .I3(\p_ZL19H_filter_FIR_int_41_3_reg[0] [0]),
        .I4(p_reg_reg_n_81),
        .O(p_1_in__0[24]));
  LUT6 #(
    .INIT(64'h55655A65A56AAA6A)) 
    \ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[28]_i_8 
       (.I0(p_1_in__0[27]),
        .I1(\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175_reg[28] [27]),
        .I2(\p_ZL19H_filter_FIR_int_41_3_reg[0] [0]),
        .I3(\p_ZL19H_filter_FIR_int_41_3_reg[0] [1]),
        .I4(P[23]),
        .I5(\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175_reg[28]_0 [27]),
        .O(\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[28]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h55655A65A56AAA6A)) 
    \ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[28]_i_9 
       (.I0(p_1_in__0[26]),
        .I1(P[23]),
        .I2(\p_ZL19H_filter_FIR_int_41_3_reg[0] [1]),
        .I3(\p_ZL19H_filter_FIR_int_41_3_reg[0] [0]),
        .I4(\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175_reg[28] [26]),
        .I5(\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175_reg[28]_0 [26]),
        .O(\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[28]_i_9_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175_reg[15]_i_1 
       (.CI(\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175_reg[15]_i_2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175_reg[15]_i_1_n_0 ,\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175_reg[15]_i_1_n_1 ,\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175_reg[15]_i_1_n_2 ,\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175_reg[15]_i_1_n_3 ,\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175_reg[15]_i_1_n_4 ,\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175_reg[15]_i_1_n_5 ,\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175_reg[15]_i_1_n_6 ,\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175_reg[15]_i_1_n_7 }),
        .DI(p_1_in__0[15:8]),
        .O({D[0],\NLW_ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175_reg[15]_i_1_O_UNCONNECTED [6:0]}),
        .S({\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[15]_i_11_n_0 ,\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[15]_i_12_n_0 ,\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[15]_i_13_n_0 ,\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[15]_i_14_n_0 ,\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[15]_i_15_n_0 ,\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[15]_i_16_n_0 ,\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[15]_i_17_n_0 ,\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[15]_i_18_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175_reg[15]_i_2 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175_reg[15]_i_2_n_0 ,\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175_reg[15]_i_2_n_1 ,\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175_reg[15]_i_2_n_2 ,\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175_reg[15]_i_2_n_3 ,\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175_reg[15]_i_2_n_4 ,\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175_reg[15]_i_2_n_5 ,\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175_reg[15]_i_2_n_6 ,\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175_reg[15]_i_2_n_7 }),
        .DI(p_1_in__0[7:0]),
        .O(\NLW_ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175_reg[15]_i_2_O_UNCONNECTED [7:0]),
        .S({\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[15]_i_27_n_0 ,\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[15]_i_28_n_0 ,\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[15]_i_29_n_0 ,\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[15]_i_30_n_0 ,\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[15]_i_31_n_0 ,\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[15]_i_32_n_0 ,\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[15]_i_33_n_0 ,\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[15]_i_34_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175_reg[23]_i_1 
       (.CI(\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175_reg[15]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175_reg[23]_i_1_n_0 ,\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175_reg[23]_i_1_n_1 ,\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175_reg[23]_i_1_n_2 ,\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175_reg[23]_i_1_n_3 ,\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175_reg[23]_i_1_n_4 ,\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175_reg[23]_i_1_n_5 ,\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175_reg[23]_i_1_n_6 ,\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175_reg[23]_i_1_n_7 }),
        .DI(p_1_in__0[23:16]),
        .O(D[8:1]),
        .S({\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[23]_i_10_n_0 ,\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[23]_i_11_n_0 ,\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[23]_i_12_n_0 ,\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[23]_i_13_n_0 ,\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[23]_i_14_n_0 ,\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[23]_i_15_n_0 ,\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[23]_i_16_n_0 ,\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[23]_i_17_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175_reg[28]_i_2 
       (.CI(\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175_reg[23]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175_reg[28]_i_2_CO_UNCONNECTED [7:4],\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175_reg[28]_i_2_n_4 ,\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175_reg[28]_i_2_n_5 ,\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175_reg[28]_i_2_n_6 ,\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175_reg[28]_i_2_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,p_1_in__0[27:24]}),
        .O({\NLW_ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175_reg[28]_i_2_O_UNCONNECTED [7:5],D[13:9]}),
        .S({1'b0,1'b0,1'b0,S,\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[28]_i_8_n_0 ,\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[28]_i_9_n_0 ,\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[28]_i_10_n_0 ,\ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175[28]_i_11_n_0 }));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    m_reg_reg
       (.A({ap_return[15],ap_return[15],ap_return[15],ap_return[15],ap_return[15],ap_return[15],ap_return[15],ap_return[15],ap_return[15],ap_return[15],ap_return[15],ap_return[15],ap_return[15],ap_return[15],ap_return}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_m_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b0,1'b1,1'b1,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_m_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_m_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(CED),
        .CEA2(CEB2),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEB2),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(CEB2),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_m_reg_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_m_reg_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({m_reg_reg_n_106,m_reg_reg_n_107,m_reg_reg_n_108,m_reg_reg_n_109,m_reg_reg_n_110,m_reg_reg_n_111,m_reg_reg_n_112,m_reg_reg_n_113,m_reg_reg_n_114,m_reg_reg_n_115,m_reg_reg_n_116,m_reg_reg_n_117,m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_m_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_m_reg_reg_XOROUT_UNCONNECTED[7:0]));
  LUT4 #(
    .INIT(16'h1000)) 
    m_reg_reg_i_1
       (.I0(\y2_reg[0] [0]),
        .I1(\y2_reg[0] [1]),
        .I2(Q[1]),
        .I3(ap_enable_reg_pp0_iter1),
        .O(CED));
  LUT4 #(
    .INIT(16'hFFFE)) 
    m_reg_reg_i_2__0
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(Q[4]),
        .I3(Q[5]),
        .O(CEB2));
  LUT3 #(
    .INIT(8'h08)) 
    \p_ZL19H_filter_FIR_int_41_3[15]_i_1 
       (.I0(Q[2]),
        .I1(\p_ZL19H_filter_FIR_int_41_3_reg[0] [0]),
        .I2(\p_ZL19H_filter_FIR_int_41_3_reg[0] [1]),
        .O(E));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({ap_return[15],ap_return[15],ap_return[15],ap_return[15],ap_return[15],ap_return[15],ap_return[15],ap_return[15],ap_return[15],ap_return[15],ap_return[15],ap_return[15],ap_return[15],ap_return[15],ap_return}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b1,1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(CED),
        .CEA2(E),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(Q[0]),
        .CEP(CEB2),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:27],p_reg_reg_n_79,p_reg_reg_n_80,p_reg_reg_n_81,p_reg_reg_n_82,p_reg_reg_n_83,p_reg_reg_n_84,p_reg_reg_n_85,p_reg_reg_n_86,p_reg_reg_n_87,p_reg_reg_n_88,p_reg_reg_n_89,p_reg_reg_n_90,p_reg_reg_n_91,p_reg_reg_n_92,p_reg_reg_n_93,p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({m_reg_reg_n_106,m_reg_reg_n_107,m_reg_reg_n_108,m_reg_reg_n_109,m_reg_reg_n_110,m_reg_reg_n_111,m_reg_reg_n_112,m_reg_reg_n_113,m_reg_reg_n_114,m_reg_reg_n_115,m_reg_reg_n_116,m_reg_reg_n_117,m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "FIR_HLS_mac_muladd_16s_8ns_27s_27_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_mac_muladd_16s_8ns_27s_27_4_1_DSP48_0_10
   (P,
    E,
    Q,
    CEP,
    ap_clk,
    DSP_ALU_INST,
    DSP_ALU_INST_0,
    \p_ZL19H_filter_FIR_int_43_1_reg[0] );
  output [26:0]P;
  output [0:0]E;
  input [1:0]Q;
  input CEP;
  input ap_clk;
  input [15:0]DSP_ALU_INST;
  input [15:0]DSP_ALU_INST_0;
  input [1:0]\p_ZL19H_filter_FIR_int_43_1_reg[0] ;

  wire CEP;
  wire [15:0]DSP_ALU_INST;
  wire [15:0]DSP_ALU_INST_0;
  wire [0:0]E;
  wire [26:0]P;
  wire [1:0]Q;
  wire ap_clk;
  wire m_reg_reg_n_106;
  wire m_reg_reg_n_107;
  wire m_reg_reg_n_108;
  wire m_reg_reg_n_109;
  wire m_reg_reg_n_110;
  wire m_reg_reg_n_111;
  wire m_reg_reg_n_112;
  wire m_reg_reg_n_113;
  wire m_reg_reg_n_114;
  wire m_reg_reg_n_115;
  wire m_reg_reg_n_116;
  wire m_reg_reg_n_117;
  wire m_reg_reg_n_118;
  wire m_reg_reg_n_119;
  wire m_reg_reg_n_120;
  wire m_reg_reg_n_121;
  wire m_reg_reg_n_122;
  wire m_reg_reg_n_123;
  wire m_reg_reg_n_124;
  wire m_reg_reg_n_125;
  wire m_reg_reg_n_126;
  wire m_reg_reg_n_127;
  wire m_reg_reg_n_128;
  wire m_reg_reg_n_129;
  wire m_reg_reg_n_130;
  wire m_reg_reg_n_131;
  wire m_reg_reg_n_132;
  wire m_reg_reg_n_133;
  wire m_reg_reg_n_134;
  wire m_reg_reg_n_135;
  wire m_reg_reg_n_136;
  wire m_reg_reg_n_137;
  wire m_reg_reg_n_138;
  wire m_reg_reg_n_139;
  wire m_reg_reg_n_140;
  wire m_reg_reg_n_141;
  wire m_reg_reg_n_142;
  wire m_reg_reg_n_143;
  wire m_reg_reg_n_144;
  wire m_reg_reg_n_145;
  wire m_reg_reg_n_146;
  wire m_reg_reg_n_147;
  wire m_reg_reg_n_148;
  wire m_reg_reg_n_149;
  wire m_reg_reg_n_150;
  wire m_reg_reg_n_151;
  wire m_reg_reg_n_152;
  wire m_reg_reg_n_153;
  wire [1:0]\p_ZL19H_filter_FIR_int_43_1_reg[0] ;
  wire NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_m_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_m_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_m_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_m_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_m_reg_reg_P_UNCONNECTED;
  wire [7:0]NLW_m_reg_reg_XOROUT_UNCONNECTED;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:27]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    m_reg_reg
       (.A({DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_m_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b0,1'b1,1'b1,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_m_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_m_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(Q[0]),
        .CEA2(CEP),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEP),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(CEP),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_m_reg_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_m_reg_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({m_reg_reg_n_106,m_reg_reg_n_107,m_reg_reg_n_108,m_reg_reg_n_109,m_reg_reg_n_110,m_reg_reg_n_111,m_reg_reg_n_112,m_reg_reg_n_113,m_reg_reg_n_114,m_reg_reg_n_115,m_reg_reg_n_116,m_reg_reg_n_117,m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_m_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_m_reg_reg_XOROUT_UNCONNECTED[7:0]));
  LUT3 #(
    .INIT(8'h80)) 
    \p_ZL19H_filter_FIR_int_43_2[15]_i_1 
       (.I0(Q[1]),
        .I1(\p_ZL19H_filter_FIR_int_43_1_reg[0] [0]),
        .I2(\p_ZL19H_filter_FIR_int_43_1_reg[0] [1]),
        .O(E));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0[15],DSP_ALU_INST_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b1,1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(E),
        .CEA2(E),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(Q[0]),
        .CEP(CEP),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:27],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({m_reg_reg_n_106,m_reg_reg_n_107,m_reg_reg_n_108,m_reg_reg_n_109,m_reg_reg_n_110,m_reg_reg_n_111,m_reg_reg_n_112,m_reg_reg_n_113,m_reg_reg_n_114,m_reg_reg_n_115,m_reg_reg_n_116,m_reg_reg_n_117,m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "FIR_HLS_mac_muladd_16s_8ns_27s_27_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_mac_muladd_16s_8ns_27s_27_4_1_DSP48_0_11
   (CEB2,
    D,
    E,
    ap_clk,
    A,
    DSP_ALU_INST,
    Q,
    DSP_ALU_INST_0);
  output CEB2;
  output [26:0]D;
  input [0:0]E;
  input ap_clk;
  input [16:0]A;
  input [0:0]DSP_ALU_INST;
  input [3:0]Q;
  input [0:0]DSP_ALU_INST_0;

  wire [16:0]A;
  wire CEB2;
  wire [26:0]D;
  wire [0:0]DSP_ALU_INST;
  wire [0:0]DSP_ALU_INST_0;
  wire [0:0]E;
  wire [3:0]Q;
  wire ap_clk;
  wire m_reg_reg_n_106;
  wire m_reg_reg_n_107;
  wire m_reg_reg_n_108;
  wire m_reg_reg_n_109;
  wire m_reg_reg_n_110;
  wire m_reg_reg_n_111;
  wire m_reg_reg_n_112;
  wire m_reg_reg_n_113;
  wire m_reg_reg_n_114;
  wire m_reg_reg_n_115;
  wire m_reg_reg_n_116;
  wire m_reg_reg_n_117;
  wire m_reg_reg_n_118;
  wire m_reg_reg_n_119;
  wire m_reg_reg_n_120;
  wire m_reg_reg_n_121;
  wire m_reg_reg_n_122;
  wire m_reg_reg_n_123;
  wire m_reg_reg_n_124;
  wire m_reg_reg_n_125;
  wire m_reg_reg_n_126;
  wire m_reg_reg_n_127;
  wire m_reg_reg_n_128;
  wire m_reg_reg_n_129;
  wire m_reg_reg_n_130;
  wire m_reg_reg_n_131;
  wire m_reg_reg_n_132;
  wire m_reg_reg_n_133;
  wire m_reg_reg_n_134;
  wire m_reg_reg_n_135;
  wire m_reg_reg_n_136;
  wire m_reg_reg_n_137;
  wire m_reg_reg_n_138;
  wire m_reg_reg_n_139;
  wire m_reg_reg_n_140;
  wire m_reg_reg_n_141;
  wire m_reg_reg_n_142;
  wire m_reg_reg_n_143;
  wire m_reg_reg_n_144;
  wire m_reg_reg_n_145;
  wire m_reg_reg_n_146;
  wire m_reg_reg_n_147;
  wire m_reg_reg_n_148;
  wire m_reg_reg_n_149;
  wire m_reg_reg_n_150;
  wire m_reg_reg_n_151;
  wire m_reg_reg_n_152;
  wire m_reg_reg_n_153;
  wire NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_m_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_m_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_m_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_m_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_m_reg_reg_P_UNCONNECTED;
  wire [7:0]NLW_m_reg_reg_XOROUT_UNCONNECTED;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:27]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    m_reg_reg
       (.A({A[16],A[16],A[16],A[16],A[16],A[16],A[16],A[16],A[16],A[16:15],A[15],A[15],A[15],A[15:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_m_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b0,1'b1,1'b1,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_m_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_m_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(E),
        .CEA2(CEB2),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEB2),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(CEB2),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_m_reg_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_m_reg_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({m_reg_reg_n_106,m_reg_reg_n_107,m_reg_reg_n_108,m_reg_reg_n_109,m_reg_reg_n_110,m_reg_reg_n_111,m_reg_reg_n_112,m_reg_reg_n_113,m_reg_reg_n_114,m_reg_reg_n_115,m_reg_reg_n_116,m_reg_reg_n_117,m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_m_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_m_reg_reg_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({A[15],A[15],A[15],A[15],A[15],DSP_ALU_INST_0,DSP_ALU_INST_0,DSP_ALU_INST_0,DSP_ALU_INST_0,DSP_ALU_INST_0,DSP_ALU_INST_0,DSP_ALU_INST_0,DSP_ALU_INST_0,DSP_ALU_INST_0,DSP_ALU_INST_0,A[14:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b1,1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(E),
        .CEA2(DSP_ALU_INST),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(Q[0]),
        .CEP(CEB2),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:27],D}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({m_reg_reg_n_106,m_reg_reg_n_107,m_reg_reg_n_108,m_reg_reg_n_109,m_reg_reg_n_110,m_reg_reg_n_111,m_reg_reg_n_112,m_reg_reg_n_113,m_reg_reg_n_114,m_reg_reg_n_115,m_reg_reg_n_116,m_reg_reg_n_117,m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    p_reg_reg_i_2__27
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .O(CEB2));
endmodule

(* ORIG_REF_NAME = "FIR_HLS_mac_muladd_16s_8ns_27s_27_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_mac_muladd_16s_8ns_27s_27_4_1_DSP48_0_12
   (P,
    CEA1,
    CEP,
    ap_clk,
    Q,
    E,
    DSP_ALU_INST,
    \p_ZL19H_filter_FIR_dec_43_1_reg[0] ,
    \p_ZL19H_filter_FIR_dec_43_1_reg[0]_0 ,
    DSP_A_B_DATA_INST,
    DSP_A_B_DATA_INST_0);
  output [26:0]P;
  output CEA1;
  input CEP;
  input ap_clk;
  input [15:0]Q;
  input [0:0]E;
  input [15:0]DSP_ALU_INST;
  input [1:0]\p_ZL19H_filter_FIR_dec_43_1_reg[0] ;
  input [1:0]\p_ZL19H_filter_FIR_dec_43_1_reg[0]_0 ;
  input [2:0]DSP_A_B_DATA_INST;
  input DSP_A_B_DATA_INST_0;

  wire CEA1;
  wire CEP;
  wire [15:0]DSP_ALU_INST;
  wire [2:0]DSP_A_B_DATA_INST;
  wire DSP_A_B_DATA_INST_0;
  wire [0:0]E;
  wire [26:0]P;
  wire [15:0]Q;
  wire ap_clk;
  wire m_reg_reg_n_106;
  wire m_reg_reg_n_107;
  wire m_reg_reg_n_108;
  wire m_reg_reg_n_109;
  wire m_reg_reg_n_110;
  wire m_reg_reg_n_111;
  wire m_reg_reg_n_112;
  wire m_reg_reg_n_113;
  wire m_reg_reg_n_114;
  wire m_reg_reg_n_115;
  wire m_reg_reg_n_116;
  wire m_reg_reg_n_117;
  wire m_reg_reg_n_118;
  wire m_reg_reg_n_119;
  wire m_reg_reg_n_120;
  wire m_reg_reg_n_121;
  wire m_reg_reg_n_122;
  wire m_reg_reg_n_123;
  wire m_reg_reg_n_124;
  wire m_reg_reg_n_125;
  wire m_reg_reg_n_126;
  wire m_reg_reg_n_127;
  wire m_reg_reg_n_128;
  wire m_reg_reg_n_129;
  wire m_reg_reg_n_130;
  wire m_reg_reg_n_131;
  wire m_reg_reg_n_132;
  wire m_reg_reg_n_133;
  wire m_reg_reg_n_134;
  wire m_reg_reg_n_135;
  wire m_reg_reg_n_136;
  wire m_reg_reg_n_137;
  wire m_reg_reg_n_138;
  wire m_reg_reg_n_139;
  wire m_reg_reg_n_140;
  wire m_reg_reg_n_141;
  wire m_reg_reg_n_142;
  wire m_reg_reg_n_143;
  wire m_reg_reg_n_144;
  wire m_reg_reg_n_145;
  wire m_reg_reg_n_146;
  wire m_reg_reg_n_147;
  wire m_reg_reg_n_148;
  wire m_reg_reg_n_149;
  wire m_reg_reg_n_150;
  wire m_reg_reg_n_151;
  wire m_reg_reg_n_152;
  wire m_reg_reg_n_153;
  wire p_ZL19H_filter_FIR_dec_43_00;
  wire [1:0]\p_ZL19H_filter_FIR_dec_43_1_reg[0] ;
  wire [1:0]\p_ZL19H_filter_FIR_dec_43_1_reg[0]_0 ;
  wire NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_m_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_m_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_m_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_m_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_m_reg_reg_P_UNCONNECTED;
  wire [7:0]NLW_m_reg_reg_XOROUT_UNCONNECTED;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:27]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    m_reg_reg
       (.A({Q[15],Q[15],Q[15],Q[15],Q[15],Q[15],Q[15],Q[15],Q[15],Q[15],Q[15],Q[15],Q[15],Q[15],Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_m_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b0,1'b1,1'b1,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_m_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_m_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(p_ZL19H_filter_FIR_dec_43_00),
        .CEA2(CEP),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEP),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(CEP),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_m_reg_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_m_reg_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({m_reg_reg_n_106,m_reg_reg_n_107,m_reg_reg_n_108,m_reg_reg_n_109,m_reg_reg_n_110,m_reg_reg_n_111,m_reg_reg_n_112,m_reg_reg_n_113,m_reg_reg_n_114,m_reg_reg_n_115,m_reg_reg_n_116,m_reg_reg_n_117,m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_m_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_m_reg_reg_XOROUT_UNCONNECTED[7:0]));
  LUT5 #(
    .INIT(32'h00000400)) 
    m_reg_reg_i_1__2
       (.I0(DSP_A_B_DATA_INST[1]),
        .I1(\p_ZL19H_filter_FIR_dec_43_1_reg[0] [0]),
        .I2(DSP_A_B_DATA_INST[2]),
        .I3(DSP_A_B_DATA_INST[0]),
        .I4(DSP_A_B_DATA_INST_0),
        .O(p_ZL19H_filter_FIR_dec_43_00));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b1,1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(CEA1),
        .CEA2(CEA1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(E),
        .CEP(CEP),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:27],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({m_reg_reg_n_106,m_reg_reg_n_107,m_reg_reg_n_108,m_reg_reg_n_109,m_reg_reg_n_110,m_reg_reg_n_111,m_reg_reg_n_112,m_reg_reg_n_113,m_reg_reg_n_114,m_reg_reg_n_115,m_reg_reg_n_116,m_reg_reg_n_117,m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
  LUT3 #(
    .INIT(8'h08)) 
    p_reg_reg_i_1__46
       (.I0(\p_ZL19H_filter_FIR_dec_43_1_reg[0] [1]),
        .I1(\p_ZL19H_filter_FIR_dec_43_1_reg[0]_0 [0]),
        .I2(\p_ZL19H_filter_FIR_dec_43_1_reg[0]_0 [1]),
        .O(CEA1));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_regslice_both
   (ack_in_t_reg_0,
    D,
    \state_reg[0]_0 ,
    \data_p1_reg[15]_0 ,
    \data_p1_reg[15]_rep_0 ,
    A,
    \data_p1_reg[15]_rep__2_0 ,
    \data_p1_reg[15]_rep__4_0 ,
    \data_p1_reg[15]_rep__5_0 ,
    \data_p1_reg[15]_rep__6_0 ,
    \data_p1_reg[15]_rep__8_0 ,
    \data_p1_reg[15]_rep__10_0 ,
    ap_rst_n_inv,
    ap_clk,
    Q,
    input_r_TVALID,
    input_r_TDATA,
    ap_block_pp0_stage0_subdone_grp0_done_reg_reg);
  output ack_in_t_reg_0;
  output [1:0]D;
  output \state_reg[0]_0 ;
  output [15:0]\data_p1_reg[15]_0 ;
  output [0:0]\data_p1_reg[15]_rep_0 ;
  output [1:0]A;
  output [0:0]\data_p1_reg[15]_rep__2_0 ;
  output [1:0]\data_p1_reg[15]_rep__4_0 ;
  output [0:0]\data_p1_reg[15]_rep__5_0 ;
  output [0:0]\data_p1_reg[15]_rep__6_0 ;
  output [1:0]\data_p1_reg[15]_rep__8_0 ;
  output [1:0]\data_p1_reg[15]_rep__10_0 ;
  input ap_rst_n_inv;
  input ap_clk;
  input [1:0]Q;
  input input_r_TVALID;
  input [15:0]input_r_TDATA;
  input ap_block_pp0_stage0_subdone_grp0_done_reg_reg;

  wire [1:0]A;
  wire [1:0]D;
  wire [1:0]Q;
  wire ack_in_t_i_2_n_0;
  wire ack_in_t_reg_0;
  wire ap_block_pp0_stage0_subdone_grp0_done_reg_reg;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire \data_p1[0]_i_1_n_0 ;
  wire \data_p1[10]_i_1__0_n_0 ;
  wire \data_p1[11]_i_1__0_n_0 ;
  wire \data_p1[12]_i_1__0_n_0 ;
  wire \data_p1[13]_i_1__0_n_0 ;
  wire \data_p1[14]_i_1__0_n_0 ;
  wire \data_p1[15]_i_2__0_n_0 ;
  wire \data_p1[15]_rep__0_i_1_n_0 ;
  wire \data_p1[15]_rep__10_i_1_n_0 ;
  wire \data_p1[15]_rep__1_i_1_n_0 ;
  wire \data_p1[15]_rep__2_i_1_n_0 ;
  wire \data_p1[15]_rep__3_i_1_n_0 ;
  wire \data_p1[15]_rep__4_i_1_n_0 ;
  wire \data_p1[15]_rep__5_i_1_n_0 ;
  wire \data_p1[15]_rep__6_i_1_n_0 ;
  wire \data_p1[15]_rep__7_i_1_n_0 ;
  wire \data_p1[15]_rep__8_i_1_n_0 ;
  wire \data_p1[15]_rep__9_i_1_n_0 ;
  wire \data_p1[15]_rep_i_1_n_0 ;
  wire \data_p1[1]_i_1_n_0 ;
  wire \data_p1[2]_i_1__0_n_0 ;
  wire \data_p1[3]_i_1__0_n_0 ;
  wire \data_p1[4]_i_1__0_n_0 ;
  wire \data_p1[5]_i_1__0_n_0 ;
  wire \data_p1[6]_i_1__0_n_0 ;
  wire \data_p1[7]_i_1__0_n_0 ;
  wire \data_p1[8]_i_1__0_n_0 ;
  wire \data_p1[9]_i_1__0_n_0 ;
  wire [15:0]\data_p1_reg[15]_0 ;
  wire [0:0]\data_p1_reg[15]_rep_0 ;
  wire [1:0]\data_p1_reg[15]_rep__10_0 ;
  wire [0:0]\data_p1_reg[15]_rep__2_0 ;
  wire [1:0]\data_p1_reg[15]_rep__4_0 ;
  wire [0:0]\data_p1_reg[15]_rep__5_0 ;
  wire [0:0]\data_p1_reg[15]_rep__6_0 ;
  wire [1:0]\data_p1_reg[15]_rep__8_0 ;
  wire [15:0]data_p2;
  wire [15:0]input_r_TDATA;
  wire input_r_TVALID;
  wire input_r_TVALID_int_regslice;
  wire load_p1;
  wire load_p2;
  wire [1:0]next__0;
  wire [1:1]state;
  wire \state[0]_i_1_n_0 ;
  wire \state[1]_i_1__0_n_0 ;
  wire [1:0]state__0;
  wire \state_reg[0]_0 ;

  LUT5 #(
    .INIT(32'hF444FFFF)) 
    \FSM_sequential_state[0]_i_1 
       (.I0(input_r_TVALID),
        .I1(state__0[0]),
        .I2(Q[0]),
        .I3(input_r_TVALID_int_regslice),
        .I4(state__0[1]),
        .O(next__0[0]));
  LUT6 #(
    .INIT(64'hFF70F0F0F070F0F0)) 
    \FSM_sequential_state[1]_i_1 
       (.I0(Q[0]),
        .I1(input_r_TVALID_int_regslice),
        .I2(state__0[1]),
        .I3(input_r_TVALID),
        .I4(state__0[0]),
        .I5(ack_in_t_reg_0),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:01,TWO:10,ONE:11,iSTATE:00" *) 
  FDSE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .S(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ZERO:01,TWO:10,ONE:11,iSTATE:00" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hD5FFFFFF00FFC000)) 
    ack_in_t_i_2
       (.I0(input_r_TVALID),
        .I1(input_r_TVALID_int_regslice),
        .I2(Q[0]),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .I5(ack_in_t_reg_0),
        .O(ack_in_t_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ack_in_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ack_in_t_i_2_n_0),
        .Q(ack_in_t_reg_0),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h3A)) 
    \ap_CS_fsm[0]_i_1__0 
       (.I0(Q[1]),
        .I1(input_r_TVALID_int_regslice),
        .I2(Q[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[1]_i_1__0 
       (.I0(Q[0]),
        .I1(input_r_TVALID_int_regslice),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT3 #(
    .INIT(8'h74)) 
    ap_block_pp0_stage0_subdone_grp0_done_reg_i_1
       (.I0(input_r_TVALID_int_regslice),
        .I1(Q[0]),
        .I2(ap_block_pp0_stage0_subdone_grp0_done_reg_reg),
        .O(\state_reg[0]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[0]_i_1 
       (.I0(input_r_TDATA[0]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(data_p2[0]),
        .O(\data_p1[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[10]_i_1__0 
       (.I0(input_r_TDATA[10]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(data_p2[10]),
        .O(\data_p1[10]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[11]_i_1__0 
       (.I0(input_r_TDATA[11]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(data_p2[11]),
        .O(\data_p1[11]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[12]_i_1__0 
       (.I0(input_r_TDATA[12]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(data_p2[12]),
        .O(\data_p1[12]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[13]_i_1__0 
       (.I0(input_r_TDATA[13]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(data_p2[13]),
        .O(\data_p1[13]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[14]_i_1__0 
       (.I0(input_r_TDATA[14]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(data_p2[14]),
        .O(\data_p1[14]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hD0008888)) 
    \data_p1[15]_i_1 
       (.I0(state__0[0]),
        .I1(input_r_TVALID),
        .I2(Q[0]),
        .I3(input_r_TVALID_int_regslice),
        .I4(state__0[1]),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[15]_i_2__0 
       (.I0(input_r_TDATA[15]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(data_p2[15]),
        .O(\data_p1[15]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[15]_rep__0_i_1 
       (.I0(input_r_TDATA[15]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(data_p2[15]),
        .O(\data_p1[15]_rep__0_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[15]_rep__10_i_1 
       (.I0(input_r_TDATA[15]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(data_p2[15]),
        .O(\data_p1[15]_rep__10_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[15]_rep__1_i_1 
       (.I0(input_r_TDATA[15]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(data_p2[15]),
        .O(\data_p1[15]_rep__1_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[15]_rep__2_i_1 
       (.I0(input_r_TDATA[15]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(data_p2[15]),
        .O(\data_p1[15]_rep__2_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[15]_rep__3_i_1 
       (.I0(input_r_TDATA[15]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(data_p2[15]),
        .O(\data_p1[15]_rep__3_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[15]_rep__4_i_1 
       (.I0(input_r_TDATA[15]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(data_p2[15]),
        .O(\data_p1[15]_rep__4_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[15]_rep__5_i_1 
       (.I0(input_r_TDATA[15]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(data_p2[15]),
        .O(\data_p1[15]_rep__5_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[15]_rep__6_i_1 
       (.I0(input_r_TDATA[15]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(data_p2[15]),
        .O(\data_p1[15]_rep__6_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[15]_rep__7_i_1 
       (.I0(input_r_TDATA[15]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(data_p2[15]),
        .O(\data_p1[15]_rep__7_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[15]_rep__8_i_1 
       (.I0(input_r_TDATA[15]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(data_p2[15]),
        .O(\data_p1[15]_rep__8_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[15]_rep__9_i_1 
       (.I0(input_r_TDATA[15]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(data_p2[15]),
        .O(\data_p1[15]_rep__9_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[15]_rep_i_1 
       (.I0(input_r_TDATA[15]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(data_p2[15]),
        .O(\data_p1[15]_rep_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[1]_i_1 
       (.I0(input_r_TDATA[1]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(data_p2[1]),
        .O(\data_p1[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[2]_i_1__0 
       (.I0(input_r_TDATA[2]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(data_p2[2]),
        .O(\data_p1[2]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[3]_i_1__0 
       (.I0(input_r_TDATA[3]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(data_p2[3]),
        .O(\data_p1[3]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[4]_i_1__0 
       (.I0(input_r_TDATA[4]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(data_p2[4]),
        .O(\data_p1[4]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[5]_i_1__0 
       (.I0(input_r_TDATA[5]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(data_p2[5]),
        .O(\data_p1[5]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[6]_i_1__0 
       (.I0(input_r_TDATA[6]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(data_p2[6]),
        .O(\data_p1[6]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[7]_i_1__0 
       (.I0(input_r_TDATA[7]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(data_p2[7]),
        .O(\data_p1[7]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[8]_i_1__0 
       (.I0(input_r_TDATA[8]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(data_p2[8]),
        .O(\data_p1[8]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[9]_i_1__0 
       (.I0(input_r_TDATA[9]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(data_p2[9]),
        .O(\data_p1[9]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[0]_i_1_n_0 ),
        .Q(\data_p1_reg[15]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1__0_n_0 ),
        .Q(\data_p1_reg[15]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1__0_n_0 ),
        .Q(\data_p1_reg[15]_0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1__0_n_0 ),
        .Q(\data_p1_reg[15]_0 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1__0_n_0 ),
        .Q(\data_p1_reg[15]_0 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1__0_n_0 ),
        .Q(\data_p1_reg[15]_0 [14]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "data_p1_reg[15]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_2__0_n_0 ),
        .Q(\data_p1_reg[15]_0 [15]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "data_p1_reg[15]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[15]_rep 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_rep_i_1_n_0 ),
        .Q(\data_p1_reg[15]_rep_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "data_p1_reg[15]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[15]_rep__0 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_rep__0_i_1_n_0 ),
        .Q(A[0]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "data_p1_reg[15]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[15]_rep__1 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_rep__1_i_1_n_0 ),
        .Q(A[1]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "data_p1_reg[15]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[15]_rep__10 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_rep__10_i_1_n_0 ),
        .Q(\data_p1_reg[15]_rep__10_0 [1]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "data_p1_reg[15]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[15]_rep__2 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_rep__2_i_1_n_0 ),
        .Q(\data_p1_reg[15]_rep__2_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "data_p1_reg[15]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[15]_rep__3 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_rep__3_i_1_n_0 ),
        .Q(\data_p1_reg[15]_rep__4_0 [0]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "data_p1_reg[15]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[15]_rep__4 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_rep__4_i_1_n_0 ),
        .Q(\data_p1_reg[15]_rep__4_0 [1]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "data_p1_reg[15]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[15]_rep__5 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_rep__5_i_1_n_0 ),
        .Q(\data_p1_reg[15]_rep__5_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "data_p1_reg[15]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[15]_rep__6 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_rep__6_i_1_n_0 ),
        .Q(\data_p1_reg[15]_rep__6_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "data_p1_reg[15]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[15]_rep__7 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_rep__7_i_1_n_0 ),
        .Q(\data_p1_reg[15]_rep__8_0 [0]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "data_p1_reg[15]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[15]_rep__8 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_rep__8_i_1_n_0 ),
        .Q(\data_p1_reg[15]_rep__8_0 [1]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "data_p1_reg[15]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[15]_rep__9 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_rep__9_i_1_n_0 ),
        .Q(\data_p1_reg[15]_rep__10_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[1]_i_1_n_0 ),
        .Q(\data_p1_reg[15]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1__0_n_0 ),
        .Q(\data_p1_reg[15]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1__0_n_0 ),
        .Q(\data_p1_reg[15]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1__0_n_0 ),
        .Q(\data_p1_reg[15]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1__0_n_0 ),
        .Q(\data_p1_reg[15]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1__0_n_0 ),
        .Q(\data_p1_reg[15]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1__0_n_0 ),
        .Q(\data_p1_reg[15]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1__0_n_0 ),
        .Q(\data_p1_reg[15]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1__0_n_0 ),
        .Q(\data_p1_reg[15]_0 [9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[15]_i_1 
       (.I0(ack_in_t_reg_0),
        .I1(input_r_TVALID),
        .O(load_p2));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(input_r_TDATA[0]),
        .Q(data_p2[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(input_r_TDATA[10]),
        .Q(data_p2[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(input_r_TDATA[11]),
        .Q(data_p2[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(input_r_TDATA[12]),
        .Q(data_p2[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(input_r_TDATA[13]),
        .Q(data_p2[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(input_r_TDATA[14]),
        .Q(data_p2[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(input_r_TDATA[15]),
        .Q(data_p2[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(input_r_TDATA[1]),
        .Q(data_p2[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(input_r_TDATA[2]),
        .Q(data_p2[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(input_r_TDATA[3]),
        .Q(data_p2[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(input_r_TDATA[4]),
        .Q(data_p2[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(input_r_TDATA[5]),
        .Q(data_p2[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(input_r_TDATA[6]),
        .Q(data_p2[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(input_r_TDATA[7]),
        .Q(data_p2[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(input_r_TDATA[8]),
        .Q(data_p2[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(input_r_TDATA[9]),
        .Q(data_p2[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT5 #(
    .INIT(32'hF7F7C000)) 
    \state[0]_i_1 
       (.I0(Q[0]),
        .I1(state),
        .I2(input_r_TVALID),
        .I3(ack_in_t_reg_0),
        .I4(input_r_TVALID_int_regslice),
        .O(\state[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT4 #(
    .INIT(16'hF2FF)) 
    \state[1]_i_1__0 
       (.I0(state),
        .I1(input_r_TVALID),
        .I2(Q[0]),
        .I3(input_r_TVALID_int_regslice),
        .O(\state[1]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1_n_0 ),
        .Q(input_r_TVALID_int_regslice),
        .R(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b0)) 
    \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__0_n_0 ),
        .Q(state),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "FIR_HLS_regslice_both" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS_regslice_both_9
   (D,
    \ap_CS_fsm_reg[87] ,
    ap_enable_reg_pp0_iter1_reg,
    CEAD,
    output_r_TVALID,
    \ap_CS_fsm_reg[11] ,
    ap_enable_reg_pp0_iter1_reg_0,
    output_r_TDATA,
    ap_rst_n_inv,
    ap_clk,
    Q,
    ap_enable_reg_pp0_iter1,
    ap_block_pp0_stage11_subdone_grp3_done_reg,
    output_r_TREADY,
    ap_rst_n,
    P,
    \data_p1_reg[15]_0 ,
    \data_p1_reg[2]_0 ,
    ap_block_pp0_stage11_subdone_grp0_done_reg,
    ap_block_pp0_stage10_subdone_grp0_done_reg,
    \data_p2_reg[15]_0 );
  output [2:0]D;
  output \ap_CS_fsm_reg[87] ;
  output ap_enable_reg_pp0_iter1_reg;
  output CEAD;
  output output_r_TVALID;
  output \ap_CS_fsm_reg[11] ;
  output ap_enable_reg_pp0_iter1_reg_0;
  output [13:0]output_r_TDATA;
  input ap_rst_n_inv;
  input ap_clk;
  input [5:0]Q;
  input ap_enable_reg_pp0_iter1;
  input ap_block_pp0_stage11_subdone_grp3_done_reg;
  input output_r_TREADY;
  input ap_rst_n;
  input [13:0]P;
  input [13:0]\data_p1_reg[15]_0 ;
  input [1:0]\data_p1_reg[2]_0 ;
  input ap_block_pp0_stage11_subdone_grp0_done_reg;
  input ap_block_pp0_stage10_subdone_grp0_done_reg;
  input [13:0]\data_p2_reg[15]_0 ;

  wire CEAD;
  wire [2:0]D;
  wire [13:0]P;
  wire [5:0]Q;
  wire ack_in_t_i_1__0_n_0;
  wire ack_in_t_reg_n_0;
  wire \ap_CS_fsm[12]_i_2_n_0 ;
  wire \ap_CS_fsm[12]_i_3_n_0 ;
  wire \ap_CS_fsm_reg[11] ;
  wire \ap_CS_fsm_reg[87] ;
  wire ap_block_pp0_stage10_subdone_grp0_done_reg;
  wire ap_block_pp0_stage11_subdone;
  wire ap_block_pp0_stage11_subdone_grp0_done_reg;
  wire ap_block_pp0_stage11_subdone_grp3_done_reg;
  wire ap_block_pp0_stage11_subdone_grp3_done_reg_i_2_n_0;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_enable_reg_pp0_iter1_reg_0;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire \data_p1[10]_i_1_n_0 ;
  wire \data_p1[11]_i_1_n_0 ;
  wire \data_p1[12]_i_1_n_0 ;
  wire \data_p1[13]_i_1_n_0 ;
  wire \data_p1[14]_i_1_n_0 ;
  wire \data_p1[15]_i_2_n_0 ;
  wire \data_p1[15]_i_3_n_0 ;
  wire \data_p1[2]_i_1_n_0 ;
  wire \data_p1[3]_i_1_n_0 ;
  wire \data_p1[4]_i_1_n_0 ;
  wire \data_p1[5]_i_1_n_0 ;
  wire \data_p1[6]_i_1_n_0 ;
  wire \data_p1[7]_i_1_n_0 ;
  wire \data_p1[8]_i_1_n_0 ;
  wire \data_p1[9]_i_1_n_0 ;
  wire [13:0]\data_p1_reg[15]_0 ;
  wire [1:0]\data_p1_reg[2]_0 ;
  wire [13:0]\data_p2_reg[15]_0 ;
  wire \data_p2_reg_n_0_[10] ;
  wire \data_p2_reg_n_0_[11] ;
  wire \data_p2_reg_n_0_[12] ;
  wire \data_p2_reg_n_0_[13] ;
  wire \data_p2_reg_n_0_[14] ;
  wire \data_p2_reg_n_0_[15] ;
  wire \data_p2_reg_n_0_[2] ;
  wire \data_p2_reg_n_0_[3] ;
  wire \data_p2_reg_n_0_[4] ;
  wire \data_p2_reg_n_0_[5] ;
  wire \data_p2_reg_n_0_[6] ;
  wire \data_p2_reg_n_0_[7] ;
  wire \data_p2_reg_n_0_[8] ;
  wire \data_p2_reg_n_0_[9] ;
  wire load_p1;
  wire load_p2;
  wire [1:0]next__0;
  wire [13:0]output_r_TDATA;
  wire output_r_TREADY;
  wire output_r_TVALID;
  wire [1:1]state;
  wire \state[0]_i_1__0_n_0 ;
  wire \state[1]_i_1_n_0 ;
  wire [1:0]state__0;

  LUT6 #(
    .INIT(64'hFFFF7F00FFFFFFFF)) 
    \FSM_sequential_state[0]_i_1__0 
       (.I0(ack_in_t_reg_n_0),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(Q[3]),
        .I3(state__0[0]),
        .I4(output_r_TREADY),
        .I5(state__0[1]),
        .O(next__0[0]));
  LUT6 #(
    .INIT(64'hD5558000FFFF8000)) 
    \FSM_sequential_state[1]_i_1__0 
       (.I0(state__0[0]),
        .I1(ack_in_t_reg_n_0),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(Q[3]),
        .I4(state__0[1]),
        .I5(output_r_TREADY),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:01,TWO:10,ONE:11,iSTATE:00" *) 
  FDSE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .S(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ZERO:01,TWO:10,ONE:11,iSTATE:00" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hAA2AFFFFFFAAAAAA)) 
    ack_in_t_i_1__0
       (.I0(ack_in_t_reg_n_0),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(Q[3]),
        .I3(output_r_TREADY),
        .I4(state__0[1]),
        .I5(state__0[0]),
        .O(ack_in_t_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ack_in_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ack_in_t_i_1__0_n_0),
        .Q(ack_in_t_reg_n_0),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT4 #(
    .INIT(16'hBAAA)) 
    \ap_CS_fsm[10]_i_1 
       (.I0(Q[2]),
        .I1(ack_in_t_reg_n_0),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(Q[3]),
        .O(D[0]));
  LUT5 #(
    .INIT(32'hF8F8C8F8)) 
    \ap_CS_fsm[11]_i_1 
       (.I0(ap_block_pp0_stage11_subdone),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(ack_in_t_reg_n_0),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h1FFF111100000000)) 
    \ap_CS_fsm[11]_i_2 
       (.I0(ap_block_pp0_stage11_subdone_grp3_done_reg),
        .I1(ack_in_t_reg_n_0),
        .I2(state__0[0]),
        .I3(output_r_TREADY),
        .I4(state__0[1]),
        .I5(ap_enable_reg_pp0_iter1),
        .O(ap_block_pp0_stage11_subdone));
  LUT6 #(
    .INIT(64'h00AAA8AA00AA00AA)) 
    \ap_CS_fsm[12]_i_1 
       (.I0(Q[4]),
        .I1(ap_block_pp0_stage11_subdone_grp3_done_reg),
        .I2(ack_in_t_reg_n_0),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(\ap_CS_fsm[12]_i_2_n_0 ),
        .I5(\ap_CS_fsm[12]_i_3_n_0 ),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[12]_i_2 
       (.I0(state__0[1]),
        .I1(output_r_TREADY),
        .O(\ap_CS_fsm[12]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \ap_CS_fsm[12]_i_3 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .O(\ap_CS_fsm[12]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    ap_block_pp0_stage10_subdone_grp0_done_reg_i_1
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ack_in_t_reg_n_0),
        .I2(Q[3]),
        .I3(ap_block_pp0_stage10_subdone_grp0_done_reg),
        .O(ap_enable_reg_pp0_iter1_reg_0));
  LUT3 #(
    .INIT(8'hB8)) 
    ap_block_pp0_stage11_subdone_grp0_done_reg_i_1
       (.I0(ap_block_pp0_stage11_subdone),
        .I1(Q[4]),
        .I2(ap_block_pp0_stage11_subdone_grp0_done_reg),
        .O(\ap_CS_fsm_reg[11] ));
  LUT6 #(
    .INIT(64'hAAAAA20000000000)) 
    ap_block_pp0_stage11_subdone_grp3_done_reg_i_1
       (.I0(ap_block_pp0_stage11_subdone_grp3_done_reg_i_2_n_0),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ack_in_t_reg_n_0),
        .I3(Q[4]),
        .I4(ap_block_pp0_stage11_subdone_grp3_done_reg),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp0_iter1_reg));
  LUT6 #(
    .INIT(64'hD0D0D0F0FFFFFFFF)) 
    ap_block_pp0_stage11_subdone_grp3_done_reg_i_2
       (.I0(\ap_CS_fsm[12]_i_3_n_0 ),
        .I1(\ap_CS_fsm[12]_i_2_n_0 ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ack_in_t_reg_n_0),
        .I4(ap_block_pp0_stage11_subdone_grp3_done_reg),
        .I5(Q[4]),
        .O(ap_block_pp0_stage11_subdone_grp3_done_reg_i_2_n_0));
  LUT4 #(
    .INIT(16'hAC00)) 
    ap_enable_reg_pp0_iter1_i_1
       (.I0(ap_block_pp0_stage11_subdone_grp3_done_reg_i_2_n_0),
        .I1(Q[5]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_rst_n),
        .O(\ap_CS_fsm_reg[87] ));
  LUT6 #(
    .INIT(64'hB8FFB8B8B800B8B8)) 
    \data_p1[10]_i_1 
       (.I0(P[8]),
        .I1(\data_p1[15]_i_3_n_0 ),
        .I2(\data_p1_reg[15]_0 [8]),
        .I3(state__0[0]),
        .I4(state__0[1]),
        .I5(\data_p2_reg_n_0_[10] ),
        .O(\data_p1[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hB8FFB8B8B800B8B8)) 
    \data_p1[11]_i_1 
       (.I0(P[9]),
        .I1(\data_p1[15]_i_3_n_0 ),
        .I2(\data_p1_reg[15]_0 [9]),
        .I3(state__0[0]),
        .I4(state__0[1]),
        .I5(\data_p2_reg_n_0_[11] ),
        .O(\data_p1[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hB8FFB8B8B800B8B8)) 
    \data_p1[12]_i_1 
       (.I0(P[10]),
        .I1(\data_p1[15]_i_3_n_0 ),
        .I2(\data_p1_reg[15]_0 [10]),
        .I3(state__0[0]),
        .I4(state__0[1]),
        .I5(\data_p2_reg_n_0_[12] ),
        .O(\data_p1[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hB8FFB8B8B800B8B8)) 
    \data_p1[13]_i_1 
       (.I0(P[11]),
        .I1(\data_p1[15]_i_3_n_0 ),
        .I2(\data_p1_reg[15]_0 [11]),
        .I3(state__0[0]),
        .I4(state__0[1]),
        .I5(\data_p2_reg_n_0_[13] ),
        .O(\data_p1[13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hB8FFB8B8B800B8B8)) 
    \data_p1[14]_i_1 
       (.I0(P[12]),
        .I1(\data_p1[15]_i_3_n_0 ),
        .I2(\data_p1_reg[15]_0 [12]),
        .I3(state__0[0]),
        .I4(state__0[1]),
        .I5(\data_p2_reg_n_0_[14] ),
        .O(\data_p1[14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hD000000088888888)) 
    \data_p1[15]_i_1__0 
       (.I0(state__0[1]),
        .I1(output_r_TREADY),
        .I2(ack_in_t_reg_n_0),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(Q[3]),
        .I5(state__0[0]),
        .O(load_p1));
  LUT6 #(
    .INIT(64'hB8FFB8B8B800B8B8)) 
    \data_p1[15]_i_2 
       (.I0(P[13]),
        .I1(\data_p1[15]_i_3_n_0 ),
        .I2(\data_p1_reg[15]_0 [13]),
        .I3(state__0[0]),
        .I4(state__0[1]),
        .I5(\data_p2_reg_n_0_[15] ),
        .O(\data_p1[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \data_p1[15]_i_3 
       (.I0(\data_p1_reg[2]_0 [1]),
        .I1(\data_p1_reg[2]_0 [0]),
        .O(\data_p1[15]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hB8FFB8B8B800B8B8)) 
    \data_p1[2]_i_1 
       (.I0(P[0]),
        .I1(\data_p1[15]_i_3_n_0 ),
        .I2(\data_p1_reg[15]_0 [0]),
        .I3(state__0[0]),
        .I4(state__0[1]),
        .I5(\data_p2_reg_n_0_[2] ),
        .O(\data_p1[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hB8FFB8B8B800B8B8)) 
    \data_p1[3]_i_1 
       (.I0(P[1]),
        .I1(\data_p1[15]_i_3_n_0 ),
        .I2(\data_p1_reg[15]_0 [1]),
        .I3(state__0[0]),
        .I4(state__0[1]),
        .I5(\data_p2_reg_n_0_[3] ),
        .O(\data_p1[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hB8FFB8B8B800B8B8)) 
    \data_p1[4]_i_1 
       (.I0(P[2]),
        .I1(\data_p1[15]_i_3_n_0 ),
        .I2(\data_p1_reg[15]_0 [2]),
        .I3(state__0[0]),
        .I4(state__0[1]),
        .I5(\data_p2_reg_n_0_[4] ),
        .O(\data_p1[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hB8FFB8B8B800B8B8)) 
    \data_p1[5]_i_1 
       (.I0(P[3]),
        .I1(\data_p1[15]_i_3_n_0 ),
        .I2(\data_p1_reg[15]_0 [3]),
        .I3(state__0[0]),
        .I4(state__0[1]),
        .I5(\data_p2_reg_n_0_[5] ),
        .O(\data_p1[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hB8FFB8B8B800B8B8)) 
    \data_p1[6]_i_1 
       (.I0(P[4]),
        .I1(\data_p1[15]_i_3_n_0 ),
        .I2(\data_p1_reg[15]_0 [4]),
        .I3(state__0[0]),
        .I4(state__0[1]),
        .I5(\data_p2_reg_n_0_[6] ),
        .O(\data_p1[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hB8FFB8B8B800B8B8)) 
    \data_p1[7]_i_1 
       (.I0(P[5]),
        .I1(\data_p1[15]_i_3_n_0 ),
        .I2(\data_p1_reg[15]_0 [5]),
        .I3(state__0[0]),
        .I4(state__0[1]),
        .I5(\data_p2_reg_n_0_[7] ),
        .O(\data_p1[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hB8FFB8B8B800B8B8)) 
    \data_p1[8]_i_1 
       (.I0(P[6]),
        .I1(\data_p1[15]_i_3_n_0 ),
        .I2(\data_p1_reg[15]_0 [6]),
        .I3(state__0[0]),
        .I4(state__0[1]),
        .I5(\data_p2_reg_n_0_[8] ),
        .O(\data_p1[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hB8FFB8B8B800B8B8)) 
    \data_p1[9]_i_1 
       (.I0(P[7]),
        .I1(\data_p1[15]_i_3_n_0 ),
        .I2(\data_p1_reg[15]_0 [7]),
        .I3(state__0[0]),
        .I4(state__0[1]),
        .I5(\data_p2_reg_n_0_[9] ),
        .O(\data_p1[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1_n_0 ),
        .Q(output_r_TDATA[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1_n_0 ),
        .Q(output_r_TDATA[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1_n_0 ),
        .Q(output_r_TDATA[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1_n_0 ),
        .Q(output_r_TDATA[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1_n_0 ),
        .Q(output_r_TDATA[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_2_n_0 ),
        .Q(output_r_TDATA[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1_n_0 ),
        .Q(output_r_TDATA[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1_n_0 ),
        .Q(output_r_TDATA[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1_n_0 ),
        .Q(output_r_TDATA[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1_n_0 ),
        .Q(output_r_TDATA[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1_n_0 ),
        .Q(output_r_TDATA[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1_n_0 ),
        .Q(output_r_TDATA[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1_n_0 ),
        .Q(output_r_TDATA[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1_n_0 ),
        .Q(output_r_TDATA[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h80)) 
    \data_p2[15]_i_1__0 
       (.I0(ack_in_t_reg_n_0),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(Q[3]),
        .O(load_p2));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[15]_0 [8]),
        .Q(\data_p2_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[15]_0 [9]),
        .Q(\data_p2_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[15]_0 [10]),
        .Q(\data_p2_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[15]_0 [11]),
        .Q(\data_p2_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[15]_0 [12]),
        .Q(\data_p2_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[15]_0 [13]),
        .Q(\data_p2_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[15]_0 [0]),
        .Q(\data_p2_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[15]_0 [1]),
        .Q(\data_p2_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[15]_0 [2]),
        .Q(\data_p2_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[15]_0 [3]),
        .Q(\data_p2_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[15]_0 [4]),
        .Q(\data_p2_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[15]_0 [5]),
        .Q(\data_p2_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[15]_0 [6]),
        .Q(\data_p2_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[15]_0 [7]),
        .Q(\data_p2_reg_n_0_[9] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFEFFFFFEFEFEFE)) 
    p_reg_reg_i_1__41
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(ack_in_t_reg_n_0),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(Q[3]),
        .O(CEAD));
  LUT6 #(
    .INIT(64'hFC4C4C4C4C4C4C4C)) 
    \state[0]_i_1__0 
       (.I0(output_r_TREADY),
        .I1(output_r_TVALID),
        .I2(state),
        .I3(ack_in_t_reg_n_0),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(Q[3]),
        .O(\state[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF7F00FFFFFFFF)) 
    \state[1]_i_1 
       (.I0(Q[3]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ack_in_t_reg_n_0),
        .I3(state),
        .I4(output_r_TREADY),
        .I5(output_r_TVALID),
        .O(\state[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__0_n_0 ),
        .Q(output_r_TVALID),
        .R(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b0)) 
    \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1_n_0 ),
        .Q(state),
        .S(ap_rst_n_inv));
endmodule

(* CHECK_LICENSE_TYPE = "bd_0_hls_inst_0,FIR_HLS,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "HLS" *) 
(* X_CORE_INFO = "FIR_HLS,Vivado 2024.2" *) (* hls_module = "yes" *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (ap_clk,
    ap_rst_n,
    input_r_TDATA,
    input_r_TREADY,
    input_r_TVALID,
    output_r_TDATA,
    output_r_TREADY,
    output_r_TVALID);
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ap_clk CLK" *) (* X_INTERFACE_MODE = "slave" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF input_r:output_r, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 100000000.0, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN bd_0_ap_clk_0, INSERT_VIP 0" *) input ap_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ap_rst_n RST" *) (* X_INTERFACE_MODE = "slave" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input ap_rst_n;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 input_r TDATA" *) (* X_INTERFACE_MODE = "slave" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME input_r, TUSER_WIDTH 0, TDATA_NUM_BYTES 2, TDEST_WIDTH 0, TID_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 100000000.0, PHASE 0.0, CLK_DOMAIN bd_0_ap_clk_0, LAYERED_METADATA undef, INSERT_VIP 0" *) input [15:0]input_r_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 input_r TREADY" *) output input_r_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 input_r TVALID" *) input input_r_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 output_r TDATA" *) (* X_INTERFACE_MODE = "master" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME output_r, TUSER_WIDTH 0, TDATA_NUM_BYTES 2, TDEST_WIDTH 0, TID_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 100000000.0, PHASE 0.0, CLK_DOMAIN bd_0_ap_clk_0, LAYERED_METADATA undef, INSERT_VIP 0" *) output [15:0]output_r_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 output_r TREADY" *) input output_r_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 output_r TVALID" *) output output_r_TVALID;

  wire \<const0> ;
  wire ap_clk;
  wire ap_rst_n;
  wire [15:0]input_r_TDATA;
  wire input_r_TREADY;
  wire input_r_TVALID;
  wire [15:2]\^output_r_TDATA ;
  wire output_r_TREADY;
  wire output_r_TVALID;
  wire [1:0]NLW_inst_output_r_TDATA_UNCONNECTED;

  assign output_r_TDATA[15:2] = \^output_r_TDATA [15:2];
  assign output_r_TDATA[1] = \<const0> ;
  assign output_r_TDATA[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* SDX_KERNEL = "true" *) 
  (* SDX_KERNEL_SYNTH_INST = "inst" *) 
  (* SDX_KERNEL_TYPE = "hls" *) 
  (* ap_ST_fsm_pp0_stage0 = "88'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000001" *) 
  (* ap_ST_fsm_pp0_stage1 = "88'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000010" *) 
  (* ap_ST_fsm_pp0_stage10 = "88'b0000000000000000000000000000000000000000000000000000000000000000000000000000010000000000" *) 
  (* ap_ST_fsm_pp0_stage11 = "88'b0000000000000000000000000000000000000000000000000000000000000000000000000000100000000000" *) 
  (* ap_ST_fsm_pp0_stage12 = "88'b0000000000000000000000000000000000000000000000000000000000000000000000000001000000000000" *) 
  (* ap_ST_fsm_pp0_stage13 = "88'b0000000000000000000000000000000000000000000000000000000000000000000000000010000000000000" *) 
  (* ap_ST_fsm_pp0_stage14 = "88'b0000000000000000000000000000000000000000000000000000000000000000000000000100000000000000" *) 
  (* ap_ST_fsm_pp0_stage15 = "88'b0000000000000000000000000000000000000000000000000000000000000000000000001000000000000000" *) 
  (* ap_ST_fsm_pp0_stage16 = "88'b0000000000000000000000000000000000000000000000000000000000000000000000010000000000000000" *) 
  (* ap_ST_fsm_pp0_stage17 = "88'b0000000000000000000000000000000000000000000000000000000000000000000000100000000000000000" *) 
  (* ap_ST_fsm_pp0_stage18 = "88'b0000000000000000000000000000000000000000000000000000000000000000000001000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage19 = "88'b0000000000000000000000000000000000000000000000000000000000000000000010000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage2 = "88'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000100" *) 
  (* ap_ST_fsm_pp0_stage20 = "88'b0000000000000000000000000000000000000000000000000000000000000000000100000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage21 = "88'b0000000000000000000000000000000000000000000000000000000000000000001000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage22 = "88'b0000000000000000000000000000000000000000000000000000000000000000010000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage23 = "88'b0000000000000000000000000000000000000000000000000000000000000000100000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage24 = "88'b0000000000000000000000000000000000000000000000000000000000000001000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage25 = "88'b0000000000000000000000000000000000000000000000000000000000000010000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage26 = "88'b0000000000000000000000000000000000000000000000000000000000000100000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage27 = "88'b0000000000000000000000000000000000000000000000000000000000001000000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage28 = "88'b0000000000000000000000000000000000000000000000000000000000010000000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage29 = "88'b0000000000000000000000000000000000000000000000000000000000100000000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage3 = "88'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000001000" *) 
  (* ap_ST_fsm_pp0_stage30 = "88'b0000000000000000000000000000000000000000000000000000000001000000000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage31 = "88'b0000000000000000000000000000000000000000000000000000000010000000000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage32 = "88'b0000000000000000000000000000000000000000000000000000000100000000000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage33 = "88'b0000000000000000000000000000000000000000000000000000001000000000000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage34 = "88'b0000000000000000000000000000000000000000000000000000010000000000000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage35 = "88'b0000000000000000000000000000000000000000000000000000100000000000000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage36 = "88'b0000000000000000000000000000000000000000000000000001000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage37 = "88'b0000000000000000000000000000000000000000000000000010000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage38 = "88'b0000000000000000000000000000000000000000000000000100000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage39 = "88'b0000000000000000000000000000000000000000000000001000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage4 = "88'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000010000" *) 
  (* ap_ST_fsm_pp0_stage40 = "88'b0000000000000000000000000000000000000000000000010000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage41 = "88'b0000000000000000000000000000000000000000000000100000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage42 = "88'b0000000000000000000000000000000000000000000001000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage43 = "88'b0000000000000000000000000000000000000000000010000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage44 = "88'b0000000000000000000000000000000000000000000100000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage45 = "88'b0000000000000000000000000000000000000000001000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage46 = "88'b0000000000000000000000000000000000000000010000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage47 = "88'b0000000000000000000000000000000000000000100000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage48 = "88'b0000000000000000000000000000000000000001000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage49 = "88'b0000000000000000000000000000000000000010000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage5 = "88'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000100000" *) 
  (* ap_ST_fsm_pp0_stage50 = "88'b0000000000000000000000000000000000000100000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage51 = "88'b0000000000000000000000000000000000001000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage52 = "88'b0000000000000000000000000000000000010000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage53 = "88'b0000000000000000000000000000000000100000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage54 = "88'b0000000000000000000000000000000001000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage55 = "88'b0000000000000000000000000000000010000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage56 = "88'b0000000000000000000000000000000100000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage57 = "88'b0000000000000000000000000000001000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage58 = "88'b0000000000000000000000000000010000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage59 = "88'b0000000000000000000000000000100000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage6 = "88'b0000000000000000000000000000000000000000000000000000000000000000000000000000000001000000" *) 
  (* ap_ST_fsm_pp0_stage60 = "88'b0000000000000000000000000001000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage61 = "88'b0000000000000000000000000010000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage62 = "88'b0000000000000000000000000100000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage63 = "88'b0000000000000000000000001000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage64 = "88'b0000000000000000000000010000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage65 = "88'b0000000000000000000000100000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage66 = "88'b0000000000000000000001000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage67 = "88'b0000000000000000000010000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage68 = "88'b0000000000000000000100000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage69 = "88'b0000000000000000001000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage7 = "88'b0000000000000000000000000000000000000000000000000000000000000000000000000000000010000000" *) 
  (* ap_ST_fsm_pp0_stage70 = "88'b0000000000000000010000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage71 = "88'b0000000000000000100000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage72 = "88'b0000000000000001000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage73 = "88'b0000000000000010000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage74 = "88'b0000000000000100000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage75 = "88'b0000000000001000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage76 = "88'b0000000000010000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage77 = "88'b0000000000100000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage78 = "88'b0000000001000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage79 = "88'b0000000010000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage8 = "88'b0000000000000000000000000000000000000000000000000000000000000000000000000000000100000000" *) 
  (* ap_ST_fsm_pp0_stage80 = "88'b0000000100000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage81 = "88'b0000001000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage82 = "88'b0000010000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage83 = "88'b0000100000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage84 = "88'b0001000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage85 = "88'b0010000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage86 = "88'b0100000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage87 = "88'b1000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage9 = "88'b0000000000000000000000000000000000000000000000000000000000000000000000000000001000000000" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_HLS inst
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .input_r_TDATA(input_r_TDATA),
        .input_r_TREADY(input_r_TREADY),
        .input_r_TVALID(input_r_TVALID),
        .output_r_TDATA({\^output_r_TDATA ,NLW_inst_output_r_TDATA_UNCONNECTED[1:0]}),
        .output_r_TREADY(output_r_TREADY),
        .output_r_TVALID(output_r_TVALID));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
