
NUCLEO-H7A3ZI_MPU6050.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000002ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a3f8  080002b0  080002b0  000102b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000414  0800a6a8  0800a6a8  0001a6a8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800aabc  0800aabc  0001aabc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0800aac4  0800aac4  0001aac4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  0800aac8  0800aac8  0001aac8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         000001e0  24000000  0800aacc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          000001b8  240001e0  0800acac  000201e0  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  24000398  0800acac  00020398  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  000201e0  2**0
                  CONTENTS, READONLY
 10 .debug_info   0001b0b2  00000000  00000000  0002020e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00002fad  00000000  00000000  0003b2c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00001420  00000000  00000000  0003e270  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_ranges 000012d8  00000000  00000000  0003f690  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  0003238b  00000000  00000000  00040968  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   0001b82b  00000000  00000000  00072cf3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    00141cb3  00000000  00000000  0008e51e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000050  00000000  00000000  001d01d1  2**0
                  CONTENTS, READONLY
 18 .debug_frame  000062e8  00000000  00000000  001d0224  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002b0 <__do_global_dtors_aux>:
 80002b0:	b510      	push	{r4, lr}
 80002b2:	4c05      	ldr	r4, [pc, #20]	; (80002c8 <__do_global_dtors_aux+0x18>)
 80002b4:	7823      	ldrb	r3, [r4, #0]
 80002b6:	b933      	cbnz	r3, 80002c6 <__do_global_dtors_aux+0x16>
 80002b8:	4b04      	ldr	r3, [pc, #16]	; (80002cc <__do_global_dtors_aux+0x1c>)
 80002ba:	b113      	cbz	r3, 80002c2 <__do_global_dtors_aux+0x12>
 80002bc:	4804      	ldr	r0, [pc, #16]	; (80002d0 <__do_global_dtors_aux+0x20>)
 80002be:	f3af 8000 	nop.w
 80002c2:	2301      	movs	r3, #1
 80002c4:	7023      	strb	r3, [r4, #0]
 80002c6:	bd10      	pop	{r4, pc}
 80002c8:	240001e0 	.word	0x240001e0
 80002cc:	00000000 	.word	0x00000000
 80002d0:	0800a690 	.word	0x0800a690

080002d4 <frame_dummy>:
 80002d4:	b508      	push	{r3, lr}
 80002d6:	4b03      	ldr	r3, [pc, #12]	; (80002e4 <frame_dummy+0x10>)
 80002d8:	b11b      	cbz	r3, 80002e2 <frame_dummy+0xe>
 80002da:	4903      	ldr	r1, [pc, #12]	; (80002e8 <frame_dummy+0x14>)
 80002dc:	4803      	ldr	r0, [pc, #12]	; (80002ec <frame_dummy+0x18>)
 80002de:	f3af 8000 	nop.w
 80002e2:	bd08      	pop	{r3, pc}
 80002e4:	00000000 	.word	0x00000000
 80002e8:	240001e4 	.word	0x240001e4
 80002ec:	0800a690 	.word	0x0800a690

080002f0 <strlen>:
 80002f0:	4603      	mov	r3, r0
 80002f2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002f6:	2a00      	cmp	r2, #0
 80002f8:	d1fb      	bne.n	80002f2 <strlen+0x2>
 80002fa:	1a18      	subs	r0, r3, r0
 80002fc:	3801      	subs	r0, #1
 80002fe:	4770      	bx	lr

08000300 <memchr>:
 8000300:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000304:	2a10      	cmp	r2, #16
 8000306:	db2b      	blt.n	8000360 <memchr+0x60>
 8000308:	f010 0f07 	tst.w	r0, #7
 800030c:	d008      	beq.n	8000320 <memchr+0x20>
 800030e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000312:	3a01      	subs	r2, #1
 8000314:	428b      	cmp	r3, r1
 8000316:	d02d      	beq.n	8000374 <memchr+0x74>
 8000318:	f010 0f07 	tst.w	r0, #7
 800031c:	b342      	cbz	r2, 8000370 <memchr+0x70>
 800031e:	d1f6      	bne.n	800030e <memchr+0xe>
 8000320:	b4f0      	push	{r4, r5, r6, r7}
 8000322:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000326:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800032a:	f022 0407 	bic.w	r4, r2, #7
 800032e:	f07f 0700 	mvns.w	r7, #0
 8000332:	2300      	movs	r3, #0
 8000334:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000338:	3c08      	subs	r4, #8
 800033a:	ea85 0501 	eor.w	r5, r5, r1
 800033e:	ea86 0601 	eor.w	r6, r6, r1
 8000342:	fa85 f547 	uadd8	r5, r5, r7
 8000346:	faa3 f587 	sel	r5, r3, r7
 800034a:	fa86 f647 	uadd8	r6, r6, r7
 800034e:	faa5 f687 	sel	r6, r5, r7
 8000352:	b98e      	cbnz	r6, 8000378 <memchr+0x78>
 8000354:	d1ee      	bne.n	8000334 <memchr+0x34>
 8000356:	bcf0      	pop	{r4, r5, r6, r7}
 8000358:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800035c:	f002 0207 	and.w	r2, r2, #7
 8000360:	b132      	cbz	r2, 8000370 <memchr+0x70>
 8000362:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000366:	3a01      	subs	r2, #1
 8000368:	ea83 0301 	eor.w	r3, r3, r1
 800036c:	b113      	cbz	r3, 8000374 <memchr+0x74>
 800036e:	d1f8      	bne.n	8000362 <memchr+0x62>
 8000370:	2000      	movs	r0, #0
 8000372:	4770      	bx	lr
 8000374:	3801      	subs	r0, #1
 8000376:	4770      	bx	lr
 8000378:	2d00      	cmp	r5, #0
 800037a:	bf06      	itte	eq
 800037c:	4635      	moveq	r5, r6
 800037e:	3803      	subeq	r0, #3
 8000380:	3807      	subne	r0, #7
 8000382:	f015 0f01 	tst.w	r5, #1
 8000386:	d107      	bne.n	8000398 <memchr+0x98>
 8000388:	3001      	adds	r0, #1
 800038a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800038e:	bf02      	ittt	eq
 8000390:	3001      	addeq	r0, #1
 8000392:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000396:	3001      	addeq	r0, #1
 8000398:	bcf0      	pop	{r4, r5, r6, r7}
 800039a:	3801      	subs	r0, #1
 800039c:	4770      	bx	lr
 800039e:	bf00      	nop

080003a0 <__aeabi_uldivmod>:
 80003a0:	b953      	cbnz	r3, 80003b8 <__aeabi_uldivmod+0x18>
 80003a2:	b94a      	cbnz	r2, 80003b8 <__aeabi_uldivmod+0x18>
 80003a4:	2900      	cmp	r1, #0
 80003a6:	bf08      	it	eq
 80003a8:	2800      	cmpeq	r0, #0
 80003aa:	bf1c      	itt	ne
 80003ac:	f04f 31ff 	movne.w	r1, #4294967295
 80003b0:	f04f 30ff 	movne.w	r0, #4294967295
 80003b4:	f000 b974 	b.w	80006a0 <__aeabi_idiv0>
 80003b8:	f1ad 0c08 	sub.w	ip, sp, #8
 80003bc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003c0:	f000 f806 	bl	80003d0 <__udivmoddi4>
 80003c4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003c8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003cc:	b004      	add	sp, #16
 80003ce:	4770      	bx	lr

080003d0 <__udivmoddi4>:
 80003d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003d4:	9d08      	ldr	r5, [sp, #32]
 80003d6:	4604      	mov	r4, r0
 80003d8:	468e      	mov	lr, r1
 80003da:	2b00      	cmp	r3, #0
 80003dc:	d14d      	bne.n	800047a <__udivmoddi4+0xaa>
 80003de:	428a      	cmp	r2, r1
 80003e0:	4694      	mov	ip, r2
 80003e2:	d969      	bls.n	80004b8 <__udivmoddi4+0xe8>
 80003e4:	fab2 f282 	clz	r2, r2
 80003e8:	b152      	cbz	r2, 8000400 <__udivmoddi4+0x30>
 80003ea:	fa01 f302 	lsl.w	r3, r1, r2
 80003ee:	f1c2 0120 	rsb	r1, r2, #32
 80003f2:	fa20 f101 	lsr.w	r1, r0, r1
 80003f6:	fa0c fc02 	lsl.w	ip, ip, r2
 80003fa:	ea41 0e03 	orr.w	lr, r1, r3
 80003fe:	4094      	lsls	r4, r2
 8000400:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000404:	0c21      	lsrs	r1, r4, #16
 8000406:	fbbe f6f8 	udiv	r6, lr, r8
 800040a:	fa1f f78c 	uxth.w	r7, ip
 800040e:	fb08 e316 	mls	r3, r8, r6, lr
 8000412:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000416:	fb06 f107 	mul.w	r1, r6, r7
 800041a:	4299      	cmp	r1, r3
 800041c:	d90a      	bls.n	8000434 <__udivmoddi4+0x64>
 800041e:	eb1c 0303 	adds.w	r3, ip, r3
 8000422:	f106 30ff 	add.w	r0, r6, #4294967295
 8000426:	f080 811f 	bcs.w	8000668 <__udivmoddi4+0x298>
 800042a:	4299      	cmp	r1, r3
 800042c:	f240 811c 	bls.w	8000668 <__udivmoddi4+0x298>
 8000430:	3e02      	subs	r6, #2
 8000432:	4463      	add	r3, ip
 8000434:	1a5b      	subs	r3, r3, r1
 8000436:	b2a4      	uxth	r4, r4
 8000438:	fbb3 f0f8 	udiv	r0, r3, r8
 800043c:	fb08 3310 	mls	r3, r8, r0, r3
 8000440:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000444:	fb00 f707 	mul.w	r7, r0, r7
 8000448:	42a7      	cmp	r7, r4
 800044a:	d90a      	bls.n	8000462 <__udivmoddi4+0x92>
 800044c:	eb1c 0404 	adds.w	r4, ip, r4
 8000450:	f100 33ff 	add.w	r3, r0, #4294967295
 8000454:	f080 810a 	bcs.w	800066c <__udivmoddi4+0x29c>
 8000458:	42a7      	cmp	r7, r4
 800045a:	f240 8107 	bls.w	800066c <__udivmoddi4+0x29c>
 800045e:	4464      	add	r4, ip
 8000460:	3802      	subs	r0, #2
 8000462:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000466:	1be4      	subs	r4, r4, r7
 8000468:	2600      	movs	r6, #0
 800046a:	b11d      	cbz	r5, 8000474 <__udivmoddi4+0xa4>
 800046c:	40d4      	lsrs	r4, r2
 800046e:	2300      	movs	r3, #0
 8000470:	e9c5 4300 	strd	r4, r3, [r5]
 8000474:	4631      	mov	r1, r6
 8000476:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800047a:	428b      	cmp	r3, r1
 800047c:	d909      	bls.n	8000492 <__udivmoddi4+0xc2>
 800047e:	2d00      	cmp	r5, #0
 8000480:	f000 80ef 	beq.w	8000662 <__udivmoddi4+0x292>
 8000484:	2600      	movs	r6, #0
 8000486:	e9c5 0100 	strd	r0, r1, [r5]
 800048a:	4630      	mov	r0, r6
 800048c:	4631      	mov	r1, r6
 800048e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000492:	fab3 f683 	clz	r6, r3
 8000496:	2e00      	cmp	r6, #0
 8000498:	d14a      	bne.n	8000530 <__udivmoddi4+0x160>
 800049a:	428b      	cmp	r3, r1
 800049c:	d302      	bcc.n	80004a4 <__udivmoddi4+0xd4>
 800049e:	4282      	cmp	r2, r0
 80004a0:	f200 80f9 	bhi.w	8000696 <__udivmoddi4+0x2c6>
 80004a4:	1a84      	subs	r4, r0, r2
 80004a6:	eb61 0303 	sbc.w	r3, r1, r3
 80004aa:	2001      	movs	r0, #1
 80004ac:	469e      	mov	lr, r3
 80004ae:	2d00      	cmp	r5, #0
 80004b0:	d0e0      	beq.n	8000474 <__udivmoddi4+0xa4>
 80004b2:	e9c5 4e00 	strd	r4, lr, [r5]
 80004b6:	e7dd      	b.n	8000474 <__udivmoddi4+0xa4>
 80004b8:	b902      	cbnz	r2, 80004bc <__udivmoddi4+0xec>
 80004ba:	deff      	udf	#255	; 0xff
 80004bc:	fab2 f282 	clz	r2, r2
 80004c0:	2a00      	cmp	r2, #0
 80004c2:	f040 8092 	bne.w	80005ea <__udivmoddi4+0x21a>
 80004c6:	eba1 010c 	sub.w	r1, r1, ip
 80004ca:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004ce:	fa1f fe8c 	uxth.w	lr, ip
 80004d2:	2601      	movs	r6, #1
 80004d4:	0c20      	lsrs	r0, r4, #16
 80004d6:	fbb1 f3f7 	udiv	r3, r1, r7
 80004da:	fb07 1113 	mls	r1, r7, r3, r1
 80004de:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80004e2:	fb0e f003 	mul.w	r0, lr, r3
 80004e6:	4288      	cmp	r0, r1
 80004e8:	d908      	bls.n	80004fc <__udivmoddi4+0x12c>
 80004ea:	eb1c 0101 	adds.w	r1, ip, r1
 80004ee:	f103 38ff 	add.w	r8, r3, #4294967295
 80004f2:	d202      	bcs.n	80004fa <__udivmoddi4+0x12a>
 80004f4:	4288      	cmp	r0, r1
 80004f6:	f200 80cb 	bhi.w	8000690 <__udivmoddi4+0x2c0>
 80004fa:	4643      	mov	r3, r8
 80004fc:	1a09      	subs	r1, r1, r0
 80004fe:	b2a4      	uxth	r4, r4
 8000500:	fbb1 f0f7 	udiv	r0, r1, r7
 8000504:	fb07 1110 	mls	r1, r7, r0, r1
 8000508:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 800050c:	fb0e fe00 	mul.w	lr, lr, r0
 8000510:	45a6      	cmp	lr, r4
 8000512:	d908      	bls.n	8000526 <__udivmoddi4+0x156>
 8000514:	eb1c 0404 	adds.w	r4, ip, r4
 8000518:	f100 31ff 	add.w	r1, r0, #4294967295
 800051c:	d202      	bcs.n	8000524 <__udivmoddi4+0x154>
 800051e:	45a6      	cmp	lr, r4
 8000520:	f200 80bb 	bhi.w	800069a <__udivmoddi4+0x2ca>
 8000524:	4608      	mov	r0, r1
 8000526:	eba4 040e 	sub.w	r4, r4, lr
 800052a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800052e:	e79c      	b.n	800046a <__udivmoddi4+0x9a>
 8000530:	f1c6 0720 	rsb	r7, r6, #32
 8000534:	40b3      	lsls	r3, r6
 8000536:	fa22 fc07 	lsr.w	ip, r2, r7
 800053a:	ea4c 0c03 	orr.w	ip, ip, r3
 800053e:	fa20 f407 	lsr.w	r4, r0, r7
 8000542:	fa01 f306 	lsl.w	r3, r1, r6
 8000546:	431c      	orrs	r4, r3
 8000548:	40f9      	lsrs	r1, r7
 800054a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800054e:	fa00 f306 	lsl.w	r3, r0, r6
 8000552:	fbb1 f8f9 	udiv	r8, r1, r9
 8000556:	0c20      	lsrs	r0, r4, #16
 8000558:	fa1f fe8c 	uxth.w	lr, ip
 800055c:	fb09 1118 	mls	r1, r9, r8, r1
 8000560:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000564:	fb08 f00e 	mul.w	r0, r8, lr
 8000568:	4288      	cmp	r0, r1
 800056a:	fa02 f206 	lsl.w	r2, r2, r6
 800056e:	d90b      	bls.n	8000588 <__udivmoddi4+0x1b8>
 8000570:	eb1c 0101 	adds.w	r1, ip, r1
 8000574:	f108 3aff 	add.w	sl, r8, #4294967295
 8000578:	f080 8088 	bcs.w	800068c <__udivmoddi4+0x2bc>
 800057c:	4288      	cmp	r0, r1
 800057e:	f240 8085 	bls.w	800068c <__udivmoddi4+0x2bc>
 8000582:	f1a8 0802 	sub.w	r8, r8, #2
 8000586:	4461      	add	r1, ip
 8000588:	1a09      	subs	r1, r1, r0
 800058a:	b2a4      	uxth	r4, r4
 800058c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000590:	fb09 1110 	mls	r1, r9, r0, r1
 8000594:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000598:	fb00 fe0e 	mul.w	lr, r0, lr
 800059c:	458e      	cmp	lr, r1
 800059e:	d908      	bls.n	80005b2 <__udivmoddi4+0x1e2>
 80005a0:	eb1c 0101 	adds.w	r1, ip, r1
 80005a4:	f100 34ff 	add.w	r4, r0, #4294967295
 80005a8:	d26c      	bcs.n	8000684 <__udivmoddi4+0x2b4>
 80005aa:	458e      	cmp	lr, r1
 80005ac:	d96a      	bls.n	8000684 <__udivmoddi4+0x2b4>
 80005ae:	3802      	subs	r0, #2
 80005b0:	4461      	add	r1, ip
 80005b2:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80005b6:	fba0 9402 	umull	r9, r4, r0, r2
 80005ba:	eba1 010e 	sub.w	r1, r1, lr
 80005be:	42a1      	cmp	r1, r4
 80005c0:	46c8      	mov	r8, r9
 80005c2:	46a6      	mov	lr, r4
 80005c4:	d356      	bcc.n	8000674 <__udivmoddi4+0x2a4>
 80005c6:	d053      	beq.n	8000670 <__udivmoddi4+0x2a0>
 80005c8:	b15d      	cbz	r5, 80005e2 <__udivmoddi4+0x212>
 80005ca:	ebb3 0208 	subs.w	r2, r3, r8
 80005ce:	eb61 010e 	sbc.w	r1, r1, lr
 80005d2:	fa01 f707 	lsl.w	r7, r1, r7
 80005d6:	fa22 f306 	lsr.w	r3, r2, r6
 80005da:	40f1      	lsrs	r1, r6
 80005dc:	431f      	orrs	r7, r3
 80005de:	e9c5 7100 	strd	r7, r1, [r5]
 80005e2:	2600      	movs	r6, #0
 80005e4:	4631      	mov	r1, r6
 80005e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	40d8      	lsrs	r0, r3
 80005f0:	fa0c fc02 	lsl.w	ip, ip, r2
 80005f4:	fa21 f303 	lsr.w	r3, r1, r3
 80005f8:	4091      	lsls	r1, r2
 80005fa:	4301      	orrs	r1, r0
 80005fc:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000600:	fa1f fe8c 	uxth.w	lr, ip
 8000604:	fbb3 f0f7 	udiv	r0, r3, r7
 8000608:	fb07 3610 	mls	r6, r7, r0, r3
 800060c:	0c0b      	lsrs	r3, r1, #16
 800060e:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000612:	fb00 f60e 	mul.w	r6, r0, lr
 8000616:	429e      	cmp	r6, r3
 8000618:	fa04 f402 	lsl.w	r4, r4, r2
 800061c:	d908      	bls.n	8000630 <__udivmoddi4+0x260>
 800061e:	eb1c 0303 	adds.w	r3, ip, r3
 8000622:	f100 38ff 	add.w	r8, r0, #4294967295
 8000626:	d22f      	bcs.n	8000688 <__udivmoddi4+0x2b8>
 8000628:	429e      	cmp	r6, r3
 800062a:	d92d      	bls.n	8000688 <__udivmoddi4+0x2b8>
 800062c:	3802      	subs	r0, #2
 800062e:	4463      	add	r3, ip
 8000630:	1b9b      	subs	r3, r3, r6
 8000632:	b289      	uxth	r1, r1
 8000634:	fbb3 f6f7 	udiv	r6, r3, r7
 8000638:	fb07 3316 	mls	r3, r7, r6, r3
 800063c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000640:	fb06 f30e 	mul.w	r3, r6, lr
 8000644:	428b      	cmp	r3, r1
 8000646:	d908      	bls.n	800065a <__udivmoddi4+0x28a>
 8000648:	eb1c 0101 	adds.w	r1, ip, r1
 800064c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000650:	d216      	bcs.n	8000680 <__udivmoddi4+0x2b0>
 8000652:	428b      	cmp	r3, r1
 8000654:	d914      	bls.n	8000680 <__udivmoddi4+0x2b0>
 8000656:	3e02      	subs	r6, #2
 8000658:	4461      	add	r1, ip
 800065a:	1ac9      	subs	r1, r1, r3
 800065c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000660:	e738      	b.n	80004d4 <__udivmoddi4+0x104>
 8000662:	462e      	mov	r6, r5
 8000664:	4628      	mov	r0, r5
 8000666:	e705      	b.n	8000474 <__udivmoddi4+0xa4>
 8000668:	4606      	mov	r6, r0
 800066a:	e6e3      	b.n	8000434 <__udivmoddi4+0x64>
 800066c:	4618      	mov	r0, r3
 800066e:	e6f8      	b.n	8000462 <__udivmoddi4+0x92>
 8000670:	454b      	cmp	r3, r9
 8000672:	d2a9      	bcs.n	80005c8 <__udivmoddi4+0x1f8>
 8000674:	ebb9 0802 	subs.w	r8, r9, r2
 8000678:	eb64 0e0c 	sbc.w	lr, r4, ip
 800067c:	3801      	subs	r0, #1
 800067e:	e7a3      	b.n	80005c8 <__udivmoddi4+0x1f8>
 8000680:	4646      	mov	r6, r8
 8000682:	e7ea      	b.n	800065a <__udivmoddi4+0x28a>
 8000684:	4620      	mov	r0, r4
 8000686:	e794      	b.n	80005b2 <__udivmoddi4+0x1e2>
 8000688:	4640      	mov	r0, r8
 800068a:	e7d1      	b.n	8000630 <__udivmoddi4+0x260>
 800068c:	46d0      	mov	r8, sl
 800068e:	e77b      	b.n	8000588 <__udivmoddi4+0x1b8>
 8000690:	3b02      	subs	r3, #2
 8000692:	4461      	add	r1, ip
 8000694:	e732      	b.n	80004fc <__udivmoddi4+0x12c>
 8000696:	4630      	mov	r0, r6
 8000698:	e709      	b.n	80004ae <__udivmoddi4+0xde>
 800069a:	4464      	add	r4, ip
 800069c:	3802      	subs	r0, #2
 800069e:	e742      	b.n	8000526 <__udivmoddi4+0x156>

080006a0 <__aeabi_idiv0>:
 80006a0:	4770      	bx	lr
 80006a2:	bf00      	nop

080006a4 <MX_GPIO_Init>:
     PA10   ------> USB_OTG_HS_ID
     PA11   ------> USB_OTG_HS_DM
     PA12   ------> USB_OTG_HS_DP
*/
void MX_GPIO_Init(void)
{
 80006a4:	b580      	push	{r7, lr}
 80006a6:	b08e      	sub	sp, #56	; 0x38
 80006a8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006aa:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80006ae:	2200      	movs	r2, #0
 80006b0:	601a      	str	r2, [r3, #0]
 80006b2:	605a      	str	r2, [r3, #4]
 80006b4:	609a      	str	r2, [r3, #8]
 80006b6:	60da      	str	r2, [r3, #12]
 80006b8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80006ba:	4b80      	ldr	r3, [pc, #512]	; (80008bc <MX_GPIO_Init+0x218>)
 80006bc:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 80006c0:	4a7e      	ldr	r2, [pc, #504]	; (80008bc <MX_GPIO_Init+0x218>)
 80006c2:	f043 0304 	orr.w	r3, r3, #4
 80006c6:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 80006ca:	4b7c      	ldr	r3, [pc, #496]	; (80008bc <MX_GPIO_Init+0x218>)
 80006cc:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 80006d0:	f003 0304 	and.w	r3, r3, #4
 80006d4:	623b      	str	r3, [r7, #32]
 80006d6:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80006d8:	4b78      	ldr	r3, [pc, #480]	; (80008bc <MX_GPIO_Init+0x218>)
 80006da:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 80006de:	4a77      	ldr	r2, [pc, #476]	; (80008bc <MX_GPIO_Init+0x218>)
 80006e0:	f043 0320 	orr.w	r3, r3, #32
 80006e4:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 80006e8:	4b74      	ldr	r3, [pc, #464]	; (80008bc <MX_GPIO_Init+0x218>)
 80006ea:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 80006ee:	f003 0320 	and.w	r3, r3, #32
 80006f2:	61fb      	str	r3, [r7, #28]
 80006f4:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80006f6:	4b71      	ldr	r3, [pc, #452]	; (80008bc <MX_GPIO_Init+0x218>)
 80006f8:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 80006fc:	4a6f      	ldr	r2, [pc, #444]	; (80008bc <MX_GPIO_Init+0x218>)
 80006fe:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000702:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 8000706:	4b6d      	ldr	r3, [pc, #436]	; (80008bc <MX_GPIO_Init+0x218>)
 8000708:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 800070c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000710:	61bb      	str	r3, [r7, #24]
 8000712:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000714:	4b69      	ldr	r3, [pc, #420]	; (80008bc <MX_GPIO_Init+0x218>)
 8000716:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 800071a:	4a68      	ldr	r2, [pc, #416]	; (80008bc <MX_GPIO_Init+0x218>)
 800071c:	f043 0302 	orr.w	r3, r3, #2
 8000720:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 8000724:	4b65      	ldr	r3, [pc, #404]	; (80008bc <MX_GPIO_Init+0x218>)
 8000726:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 800072a:	f003 0302 	and.w	r3, r3, #2
 800072e:	617b      	str	r3, [r7, #20]
 8000730:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000732:	4b62      	ldr	r3, [pc, #392]	; (80008bc <MX_GPIO_Init+0x218>)
 8000734:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8000738:	4a60      	ldr	r2, [pc, #384]	; (80008bc <MX_GPIO_Init+0x218>)
 800073a:	f043 0310 	orr.w	r3, r3, #16
 800073e:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 8000742:	4b5e      	ldr	r3, [pc, #376]	; (80008bc <MX_GPIO_Init+0x218>)
 8000744:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8000748:	f003 0310 	and.w	r3, r3, #16
 800074c:	613b      	str	r3, [r7, #16]
 800074e:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000750:	4b5a      	ldr	r3, [pc, #360]	; (80008bc <MX_GPIO_Init+0x218>)
 8000752:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8000756:	4a59      	ldr	r2, [pc, #356]	; (80008bc <MX_GPIO_Init+0x218>)
 8000758:	f043 0308 	orr.w	r3, r3, #8
 800075c:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 8000760:	4b56      	ldr	r3, [pc, #344]	; (80008bc <MX_GPIO_Init+0x218>)
 8000762:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8000766:	f003 0308 	and.w	r3, r3, #8
 800076a:	60fb      	str	r3, [r7, #12]
 800076c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800076e:	4b53      	ldr	r3, [pc, #332]	; (80008bc <MX_GPIO_Init+0x218>)
 8000770:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8000774:	4a51      	ldr	r2, [pc, #324]	; (80008bc <MX_GPIO_Init+0x218>)
 8000776:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800077a:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 800077e:	4b4f      	ldr	r3, [pc, #316]	; (80008bc <MX_GPIO_Init+0x218>)
 8000780:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8000784:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000788:	60bb      	str	r3, [r7, #8]
 800078a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800078c:	4b4b      	ldr	r3, [pc, #300]	; (80008bc <MX_GPIO_Init+0x218>)
 800078e:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8000792:	4a4a      	ldr	r2, [pc, #296]	; (80008bc <MX_GPIO_Init+0x218>)
 8000794:	f043 0301 	orr.w	r3, r3, #1
 8000798:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 800079c:	4b47      	ldr	r3, [pc, #284]	; (80008bc <MX_GPIO_Init+0x218>)
 800079e:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 80007a2:	f003 0301 	and.w	r3, r3, #1
 80007a6:	607b      	str	r3, [r7, #4]
 80007a8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_FS_PWR_EN_GPIO_Port, USB_FS_PWR_EN_Pin, GPIO_PIN_RESET);
 80007aa:	2200      	movs	r2, #0
 80007ac:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80007b0:	4843      	ldr	r0, [pc, #268]	; (80008c0 <MX_GPIO_Init+0x21c>)
 80007b2:	f001 f9a3 	bl	8001afc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin, GPIO_PIN_RESET);
 80007b6:	2200      	movs	r2, #0
 80007b8:	f244 0101 	movw	r1, #16385	; 0x4001
 80007bc:	4841      	ldr	r0, [pc, #260]	; (80008c4 <MX_GPIO_Init+0x220>)
 80007be:	f001 f99d 	bl	8001afc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80007c2:	2200      	movs	r2, #0
 80007c4:	2102      	movs	r1, #2
 80007c6:	4840      	ldr	r0, [pc, #256]	; (80008c8 <MX_GPIO_Init+0x224>)
 80007c8:	f001 f998 	bl	8001afc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 80007cc:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80007d0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80007d2:	2300      	movs	r3, #0
 80007d4:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007d6:	2300      	movs	r3, #0
 80007d8:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80007da:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80007de:	4619      	mov	r1, r3
 80007e0:	483a      	ldr	r0, [pc, #232]	; (80008cc <MX_GPIO_Init+0x228>)
 80007e2:	f000 ffdb 	bl	800179c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_FS_PWR_EN_Pin;
 80007e6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80007ea:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007ec:	2301      	movs	r3, #1
 80007ee:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007f0:	2300      	movs	r3, #0
 80007f2:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007f4:	2300      	movs	r3, #0
 80007f6:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(USB_FS_PWR_EN_GPIO_Port, &GPIO_InitStruct);
 80007f8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80007fc:	4619      	mov	r1, r3
 80007fe:	4830      	ldr	r0, [pc, #192]	; (80008c0 <MX_GPIO_Init+0x21c>)
 8000800:	f000 ffcc 	bl	800179c <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin;
 8000804:	f244 0301 	movw	r3, #16385	; 0x4001
 8000808:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800080a:	2301      	movs	r3, #1
 800080c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800080e:	2300      	movs	r3, #0
 8000810:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000812:	2300      	movs	r3, #0
 8000814:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000816:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800081a:	4619      	mov	r1, r3
 800081c:	4829      	ldr	r0, [pc, #164]	; (80008c4 <MX_GPIO_Init+0x220>)
 800081e:	f000 ffbd 	bl	800179c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_FS_OVCR_Pin;
 8000822:	2380      	movs	r3, #128	; 0x80
 8000824:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000826:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 800082a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800082c:	2300      	movs	r3, #0
 800082e:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(USB_FS_OVCR_GPIO_Port, &GPIO_InitStruct);
 8000830:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000834:	4619      	mov	r1, r3
 8000836:	4826      	ldr	r0, [pc, #152]	; (80008d0 <MX_GPIO_Init+0x22c>)
 8000838:	f000 ffb0 	bl	800179c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_FS_VBUS_Pin;
 800083c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000840:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000842:	2300      	movs	r3, #0
 8000844:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000846:	2300      	movs	r3, #0
 8000848:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(USB_FS_VBUS_GPIO_Port, &GPIO_InitStruct);
 800084a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800084e:	4619      	mov	r1, r3
 8000850:	4820      	ldr	r0, [pc, #128]	; (80008d4 <MX_GPIO_Init+0x230>)
 8000852:	f000 ffa3 	bl	800179c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_FS_ID_Pin;
 8000856:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800085a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800085c:	2302      	movs	r3, #2
 800085e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000860:	2300      	movs	r3, #0
 8000862:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000864:	2300      	movs	r3, #0
 8000866:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_HS;
 8000868:	230a      	movs	r3, #10
 800086a:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(USB_FS_ID_GPIO_Port, &GPIO_InitStruct);
 800086c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000870:	4619      	mov	r1, r3
 8000872:	4818      	ldr	r0, [pc, #96]	; (80008d4 <MX_GPIO_Init+0x230>)
 8000874:	f000 ff92 	bl	800179c <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = USB_FS_N_Pin|USB_FS_P_Pin;
 8000878:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 800087c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800087e:	2302      	movs	r3, #2
 8000880:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000882:	2300      	movs	r3, #0
 8000884:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000886:	2300      	movs	r3, #0
 8000888:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800088a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800088e:	4619      	mov	r1, r3
 8000890:	4810      	ldr	r0, [pc, #64]	; (80008d4 <MX_GPIO_Init+0x230>)
 8000892:	f000 ff83 	bl	800179c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000896:	2302      	movs	r3, #2
 8000898:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800089a:	2301      	movs	r3, #1
 800089c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800089e:	2300      	movs	r3, #0
 80008a0:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008a2:	2300      	movs	r3, #0
 80008a4:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80008a6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80008aa:	4619      	mov	r1, r3
 80008ac:	4806      	ldr	r0, [pc, #24]	; (80008c8 <MX_GPIO_Init+0x224>)
 80008ae:	f000 ff75 	bl	800179c <HAL_GPIO_Init>

}
 80008b2:	bf00      	nop
 80008b4:	3738      	adds	r7, #56	; 0x38
 80008b6:	46bd      	mov	sp, r7
 80008b8:	bd80      	pop	{r7, pc}
 80008ba:	bf00      	nop
 80008bc:	58024400 	.word	0x58024400
 80008c0:	58021400 	.word	0x58021400
 80008c4:	58020400 	.word	0x58020400
 80008c8:	58021000 	.word	0x58021000
 80008cc:	58020800 	.word	0x58020800
 80008d0:	58021800 	.word	0x58021800
 80008d4:	58020000 	.word	0x58020000

080008d8 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 80008d8:	b580      	push	{r7, lr}
 80008da:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80008dc:	4b1b      	ldr	r3, [pc, #108]	; (800094c <MX_I2C1_Init+0x74>)
 80008de:	4a1c      	ldr	r2, [pc, #112]	; (8000950 <MX_I2C1_Init+0x78>)
 80008e0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x20B0CCFF;
 80008e2:	4b1a      	ldr	r3, [pc, #104]	; (800094c <MX_I2C1_Init+0x74>)
 80008e4:	4a1b      	ldr	r2, [pc, #108]	; (8000954 <MX_I2C1_Init+0x7c>)
 80008e6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80008e8:	4b18      	ldr	r3, [pc, #96]	; (800094c <MX_I2C1_Init+0x74>)
 80008ea:	2200      	movs	r2, #0
 80008ec:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80008ee:	4b17      	ldr	r3, [pc, #92]	; (800094c <MX_I2C1_Init+0x74>)
 80008f0:	2201      	movs	r2, #1
 80008f2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80008f4:	4b15      	ldr	r3, [pc, #84]	; (800094c <MX_I2C1_Init+0x74>)
 80008f6:	2200      	movs	r2, #0
 80008f8:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80008fa:	4b14      	ldr	r3, [pc, #80]	; (800094c <MX_I2C1_Init+0x74>)
 80008fc:	2200      	movs	r2, #0
 80008fe:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000900:	4b12      	ldr	r3, [pc, #72]	; (800094c <MX_I2C1_Init+0x74>)
 8000902:	2200      	movs	r2, #0
 8000904:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000906:	4b11      	ldr	r3, [pc, #68]	; (800094c <MX_I2C1_Init+0x74>)
 8000908:	2200      	movs	r2, #0
 800090a:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800090c:	4b0f      	ldr	r3, [pc, #60]	; (800094c <MX_I2C1_Init+0x74>)
 800090e:	2200      	movs	r2, #0
 8000910:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000912:	480e      	ldr	r0, [pc, #56]	; (800094c <MX_I2C1_Init+0x74>)
 8000914:	f001 f926 	bl	8001b64 <HAL_I2C_Init>
 8000918:	4603      	mov	r3, r0
 800091a:	2b00      	cmp	r3, #0
 800091c:	d001      	beq.n	8000922 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 800091e:	f000 f99d 	bl	8000c5c <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000922:	2100      	movs	r1, #0
 8000924:	4809      	ldr	r0, [pc, #36]	; (800094c <MX_I2C1_Init+0x74>)
 8000926:	f001 fe93 	bl	8002650 <HAL_I2CEx_ConfigAnalogFilter>
 800092a:	4603      	mov	r3, r0
 800092c:	2b00      	cmp	r3, #0
 800092e:	d001      	beq.n	8000934 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8000930:	f000 f994 	bl	8000c5c <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000934:	2100      	movs	r1, #0
 8000936:	4805      	ldr	r0, [pc, #20]	; (800094c <MX_I2C1_Init+0x74>)
 8000938:	f001 fed5 	bl	80026e6 <HAL_I2CEx_ConfigDigitalFilter>
 800093c:	4603      	mov	r3, r0
 800093e:	2b00      	cmp	r3, #0
 8000940:	d001      	beq.n	8000946 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8000942:	f000 f98b 	bl	8000c5c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000946:	bf00      	nop
 8000948:	bd80      	pop	{r7, pc}
 800094a:	bf00      	nop
 800094c:	240001fc 	.word	0x240001fc
 8000950:	40005400 	.word	0x40005400
 8000954:	20b0ccff 	.word	0x20b0ccff

08000958 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8000958:	b580      	push	{r7, lr}
 800095a:	b0ba      	sub	sp, #232	; 0xe8
 800095c:	af00      	add	r7, sp, #0
 800095e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000960:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8000964:	2200      	movs	r2, #0
 8000966:	601a      	str	r2, [r3, #0]
 8000968:	605a      	str	r2, [r3, #4]
 800096a:	609a      	str	r2, [r3, #8]
 800096c:	60da      	str	r2, [r3, #12]
 800096e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000970:	f107 0310 	add.w	r3, r7, #16
 8000974:	22c0      	movs	r2, #192	; 0xc0
 8000976:	2100      	movs	r1, #0
 8000978:	4618      	mov	r0, r3
 800097a:	f007 fa11 	bl	8007da0 <memset>
  if(i2cHandle->Instance==I2C1)
 800097e:	687b      	ldr	r3, [r7, #4]
 8000980:	681b      	ldr	r3, [r3, #0]
 8000982:	4a26      	ldr	r2, [pc, #152]	; (8000a1c <HAL_I2C_MspInit+0xc4>)
 8000984:	4293      	cmp	r3, r2
 8000986:	d145      	bne.n	8000a14 <HAL_I2C_MspInit+0xbc>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8000988:	f04f 0208 	mov.w	r2, #8
 800098c:	f04f 0300 	mov.w	r3, #0
 8000990:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.I2c123ClockSelection = RCC_I2C123CLKSOURCE_D2PCLK1;
 8000994:	2300      	movs	r3, #0
 8000996:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800099a:	f107 0310 	add.w	r3, r7, #16
 800099e:	4618      	mov	r0, r3
 80009a0:	f002 ff06 	bl	80037b0 <HAL_RCCEx_PeriphCLKConfig>
 80009a4:	4603      	mov	r3, r0
 80009a6:	2b00      	cmp	r3, #0
 80009a8:	d001      	beq.n	80009ae <HAL_I2C_MspInit+0x56>
    {
      Error_Handler();
 80009aa:	f000 f957 	bl	8000c5c <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80009ae:	4b1c      	ldr	r3, [pc, #112]	; (8000a20 <HAL_I2C_MspInit+0xc8>)
 80009b0:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 80009b4:	4a1a      	ldr	r2, [pc, #104]	; (8000a20 <HAL_I2C_MspInit+0xc8>)
 80009b6:	f043 0302 	orr.w	r3, r3, #2
 80009ba:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 80009be:	4b18      	ldr	r3, [pc, #96]	; (8000a20 <HAL_I2C_MspInit+0xc8>)
 80009c0:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 80009c4:	f003 0302 	and.w	r3, r3, #2
 80009c8:	60fb      	str	r3, [r7, #12]
 80009ca:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80009cc:	23c0      	movs	r3, #192	; 0xc0
 80009ce:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80009d2:	2312      	movs	r3, #18
 80009d4:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009d8:	2300      	movs	r3, #0
 80009da:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009de:	2300      	movs	r3, #0
 80009e0:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80009e4:	2304      	movs	r3, #4
 80009e6:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80009ea:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 80009ee:	4619      	mov	r1, r3
 80009f0:	480c      	ldr	r0, [pc, #48]	; (8000a24 <HAL_I2C_MspInit+0xcc>)
 80009f2:	f000 fed3 	bl	800179c <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80009f6:	4b0a      	ldr	r3, [pc, #40]	; (8000a20 <HAL_I2C_MspInit+0xc8>)
 80009f8:	f8d3 3148 	ldr.w	r3, [r3, #328]	; 0x148
 80009fc:	4a08      	ldr	r2, [pc, #32]	; (8000a20 <HAL_I2C_MspInit+0xc8>)
 80009fe:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000a02:	f8c2 3148 	str.w	r3, [r2, #328]	; 0x148
 8000a06:	4b06      	ldr	r3, [pc, #24]	; (8000a20 <HAL_I2C_MspInit+0xc8>)
 8000a08:	f8d3 3148 	ldr.w	r3, [r3, #328]	; 0x148
 8000a0c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000a10:	60bb      	str	r3, [r7, #8]
 8000a12:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8000a14:	bf00      	nop
 8000a16:	37e8      	adds	r7, #232	; 0xe8
 8000a18:	46bd      	mov	sp, r7
 8000a1a:	bd80      	pop	{r7, pc}
 8000a1c:	40005400 	.word	0x40005400
 8000a20:	58024400 	.word	0x58024400
 8000a24:	58020400 	.word	0x58020400

08000a28 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000a28:	b580      	push	{r7, lr}
 8000a2a:	b086      	sub	sp, #24
 8000a2c:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000a2e:	f000 fd13 	bl	8001458 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000a32:	f000 f889 	bl	8000b48 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000a36:	f7ff fe35 	bl	80006a4 <MX_GPIO_Init>
  MX_USART3_UART_Init();
 8000a3a:	f000 fc25 	bl	8001288 <MX_USART3_UART_Init>
  MX_USB_OTG_HS_USB_Init();
 8000a3e:	f000 fcd9 	bl	80013f4 <MX_USB_OTG_HS_USB_Init>
  MX_I2C1_Init();
 8000a42:	f7ff ff49 	bl	80008d8 <MX_I2C1_Init>
  MX_TIM7_Init();
 8000a46:	f000 fb6b 	bl	8001120 <MX_TIM7_Init>
  MX_TIM1_Init();
 8000a4a:	f000 fa99 	bl	8000f80 <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */
	HAL_TIM_Base_Start_IT(&htim7);
 8000a4e:	483a      	ldr	r0, [pc, #232]	; (8000b38 <main+0x110>)
 8000a50:	f004 fce6 	bl	8005420 <HAL_TIM_Base_Start_IT>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8000a54:	2100      	movs	r1, #0
 8000a56:	4839      	ldr	r0, [pc, #228]	; (8000b3c <main+0x114>)
 8000a58:	f004 fdbc 	bl	80055d4 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 8000a5c:	2104      	movs	r1, #4
 8000a5e:	4837      	ldr	r0, [pc, #220]	; (8000b3c <main+0x114>)
 8000a60:	f004 fdb8 	bl	80055d4 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 8000a64:	2108      	movs	r1, #8
 8000a66:	4835      	ldr	r0, [pc, #212]	; (8000b3c <main+0x114>)
 8000a68:	f004 fdb4 	bl	80055d4 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_4);
 8000a6c:	210c      	movs	r1, #12
 8000a6e:	4833      	ldr	r0, [pc, #204]	; (8000b3c <main+0x114>)
 8000a70:	f004 fdb0 	bl	80055d4 <HAL_TIM_PWM_Start>
	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, 800);
 8000a74:	4b31      	ldr	r3, [pc, #196]	; (8000b3c <main+0x114>)
 8000a76:	681b      	ldr	r3, [r3, #0]
 8000a78:	f44f 7248 	mov.w	r2, #800	; 0x320
 8000a7c:	635a      	str	r2, [r3, #52]	; 0x34
	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, 600);
 8000a7e:	4b2f      	ldr	r3, [pc, #188]	; (8000b3c <main+0x114>)
 8000a80:	681b      	ldr	r3, [r3, #0]
 8000a82:	f44f 7216 	mov.w	r2, #600	; 0x258
 8000a86:	639a      	str	r2, [r3, #56]	; 0x38
	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_3, 400);
 8000a88:	4b2c      	ldr	r3, [pc, #176]	; (8000b3c <main+0x114>)
 8000a8a:	681b      	ldr	r3, [r3, #0]
 8000a8c:	f44f 72c8 	mov.w	r2, #400	; 0x190
 8000a90:	63da      	str	r2, [r3, #60]	; 0x3c
	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_4, 200);
 8000a92:	4b2a      	ldr	r3, [pc, #168]	; (8000b3c <main+0x114>)
 8000a94:	681b      	ldr	r3, [r3, #0]
 8000a96:	22c8      	movs	r2, #200	; 0xc8
 8000a98:	641a      	str	r2, [r3, #64]	; 0x40

	//Init MPU6050
	HAL_I2C_Mem_Read(&hi2c1, MPU6050_ADDR, WHO_AM_I_REG, 1, &check, 1, 1000);
 8000a9a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000a9e:	9302      	str	r3, [sp, #8]
 8000aa0:	2301      	movs	r3, #1
 8000aa2:	9301      	str	r3, [sp, #4]
 8000aa4:	4b26      	ldr	r3, [pc, #152]	; (8000b40 <main+0x118>)
 8000aa6:	9300      	str	r3, [sp, #0]
 8000aa8:	2301      	movs	r3, #1
 8000aaa:	2275      	movs	r2, #117	; 0x75
 8000aac:	21d0      	movs	r1, #208	; 0xd0
 8000aae:	4825      	ldr	r0, [pc, #148]	; (8000b44 <main+0x11c>)
 8000ab0:	f001 f9fc 	bl	8001eac <HAL_I2C_Mem_Read>
	if (check == 0x68)  // 0x68 will be returned by the sensor if everything goes well
 8000ab4:	4b22      	ldr	r3, [pc, #136]	; (8000b40 <main+0x118>)
 8000ab6:	781b      	ldrb	r3, [r3, #0]
 8000ab8:	2b68      	cmp	r3, #104	; 0x68
 8000aba:	d13b      	bne.n	8000b34 <main+0x10c>
	{
		uint8_t Data;
		// power management register 0X6B we should write all 0's to wake the sensor up
		Data = 0;
 8000abc:	2300      	movs	r3, #0
 8000abe:	71fb      	strb	r3, [r7, #7]
		HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, PWR_MGMT_1_REG, 1,&Data, 1, 1000);
 8000ac0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000ac4:	9302      	str	r3, [sp, #8]
 8000ac6:	2301      	movs	r3, #1
 8000ac8:	9301      	str	r3, [sp, #4]
 8000aca:	1dfb      	adds	r3, r7, #7
 8000acc:	9300      	str	r3, [sp, #0]
 8000ace:	2301      	movs	r3, #1
 8000ad0:	226b      	movs	r2, #107	; 0x6b
 8000ad2:	21d0      	movs	r1, #208	; 0xd0
 8000ad4:	481b      	ldr	r0, [pc, #108]	; (8000b44 <main+0x11c>)
 8000ad6:	f001 f8d5 	bl	8001c84 <HAL_I2C_Mem_Write>

		// Set DATA RATE of 1KHz by writing SMPLRT_DIV register
		Data = 0x07;
 8000ada:	2307      	movs	r3, #7
 8000adc:	71fb      	strb	r3, [r7, #7]
		HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, SMPLRT_DIV_REG, 1, &Data, 1, 1000);
 8000ade:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000ae2:	9302      	str	r3, [sp, #8]
 8000ae4:	2301      	movs	r3, #1
 8000ae6:	9301      	str	r3, [sp, #4]
 8000ae8:	1dfb      	adds	r3, r7, #7
 8000aea:	9300      	str	r3, [sp, #0]
 8000aec:	2301      	movs	r3, #1
 8000aee:	2219      	movs	r2, #25
 8000af0:	21d0      	movs	r1, #208	; 0xd0
 8000af2:	4814      	ldr	r0, [pc, #80]	; (8000b44 <main+0x11c>)
 8000af4:	f001 f8c6 	bl	8001c84 <HAL_I2C_Mem_Write>

		// Set accelerometer configuration in ACCEL_CONFIG Register
		// XA_ST=0,YA_ST=0,ZA_ST=0, FS_SEL=0 -> ± 2g
		Data = 0x00;
 8000af8:	2300      	movs	r3, #0
 8000afa:	71fb      	strb	r3, [r7, #7]
		HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, ACCEL_CONFIG_REG, 1, &Data, 1, 1000);
 8000afc:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000b00:	9302      	str	r3, [sp, #8]
 8000b02:	2301      	movs	r3, #1
 8000b04:	9301      	str	r3, [sp, #4]
 8000b06:	1dfb      	adds	r3, r7, #7
 8000b08:	9300      	str	r3, [sp, #0]
 8000b0a:	2301      	movs	r3, #1
 8000b0c:	221c      	movs	r2, #28
 8000b0e:	21d0      	movs	r1, #208	; 0xd0
 8000b10:	480c      	ldr	r0, [pc, #48]	; (8000b44 <main+0x11c>)
 8000b12:	f001 f8b7 	bl	8001c84 <HAL_I2C_Mem_Write>

		// Set Gyroscopic configuration in GYRO_CONFIG Register
		// XG_ST=0,YG_ST=0,ZG_ST=0, FS_SEL=0 -> ± 250 °/s
		Data = 0x00;
 8000b16:	2300      	movs	r3, #0
 8000b18:	71fb      	strb	r3, [r7, #7]
		HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, GYRO_CONFIG_REG, 1, &Data, 1, 1000);
 8000b1a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000b1e:	9302      	str	r3, [sp, #8]
 8000b20:	2301      	movs	r3, #1
 8000b22:	9301      	str	r3, [sp, #4]
 8000b24:	1dfb      	adds	r3, r7, #7
 8000b26:	9300      	str	r3, [sp, #0]
 8000b28:	2301      	movs	r3, #1
 8000b2a:	221b      	movs	r2, #27
 8000b2c:	21d0      	movs	r1, #208	; 0xd0
 8000b2e:	4805      	ldr	r0, [pc, #20]	; (8000b44 <main+0x11c>)
 8000b30:	f001 f8a8 	bl	8001c84 <HAL_I2C_Mem_Write>
	}
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000b34:	e7fe      	b.n	8000b34 <main+0x10c>
 8000b36:	bf00      	nop
 8000b38:	240002a4 	.word	0x240002a4
 8000b3c:	24000258 	.word	0x24000258
 8000b40:	24000251 	.word	0x24000251
 8000b44:	240001fc 	.word	0x240001fc

08000b48 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000b48:	b580      	push	{r7, lr}
 8000b4a:	b09c      	sub	sp, #112	; 0x70
 8000b4c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000b4e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000b52:	224c      	movs	r2, #76	; 0x4c
 8000b54:	2100      	movs	r1, #0
 8000b56:	4618      	mov	r0, r3
 8000b58:	f007 f922 	bl	8007da0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000b5c:	1d3b      	adds	r3, r7, #4
 8000b5e:	2220      	movs	r2, #32
 8000b60:	2100      	movs	r1, #0
 8000b62:	4618      	mov	r0, r3
 8000b64:	f007 f91c 	bl	8007da0 <memset>

  /*AXI clock gating */
  RCC->CKGAENR = 0xFFFFFFFF;
 8000b68:	4b30      	ldr	r3, [pc, #192]	; (8000c2c <SystemClock_Config+0xe4>)
 8000b6a:	f04f 32ff 	mov.w	r2, #4294967295
 8000b6e:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_DIRECT_SMPS_SUPPLY);
 8000b72:	2004      	movs	r0, #4
 8000b74:	f001 fe04 	bl	8002780 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 8000b78:	2300      	movs	r3, #0
 8000b7a:	603b      	str	r3, [r7, #0]
 8000b7c:	4b2c      	ldr	r3, [pc, #176]	; (8000c30 <SystemClock_Config+0xe8>)
 8000b7e:	699b      	ldr	r3, [r3, #24]
 8000b80:	4a2b      	ldr	r2, [pc, #172]	; (8000c30 <SystemClock_Config+0xe8>)
 8000b82:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000b86:	6193      	str	r3, [r2, #24]
 8000b88:	4b29      	ldr	r3, [pc, #164]	; (8000c30 <SystemClock_Config+0xe8>)
 8000b8a:	699b      	ldr	r3, [r3, #24]
 8000b8c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000b90:	603b      	str	r3, [r7, #0]
 8000b92:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000b94:	bf00      	nop
 8000b96:	4b26      	ldr	r3, [pc, #152]	; (8000c30 <SystemClock_Config+0xe8>)
 8000b98:	699b      	ldr	r3, [r3, #24]
 8000b9a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8000b9e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8000ba2:	d1f8      	bne.n	8000b96 <SystemClock_Config+0x4e>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_HSE;
 8000ba4:	2321      	movs	r3, #33	; 0x21
 8000ba6:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8000ba8:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8000bac:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8000bae:	2301      	movs	r3, #1
 8000bb0:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000bb2:	2302      	movs	r3, #2
 8000bb4:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000bb6:	2302      	movs	r3, #2
 8000bb8:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000bba:	2301      	movs	r3, #1
 8000bbc:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLN = 70;
 8000bbe:	2346      	movs	r3, #70	; 0x46
 8000bc0:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 8000bc2:	2302      	movs	r3, #2
 8000bc4:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000bc6:	2304      	movs	r3, #4
 8000bc8:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000bca:	2302      	movs	r3, #2
 8000bcc:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 8000bce:	230c      	movs	r3, #12
 8000bd0:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8000bd2:	2300      	movs	r3, #0
 8000bd4:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8000bd6:	2300      	movs	r3, #0
 8000bd8:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000bda:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000bde:	4618      	mov	r0, r3
 8000be0:	f001 fe28 	bl	8002834 <HAL_RCC_OscConfig>
 8000be4:	4603      	mov	r3, r0
 8000be6:	2b00      	cmp	r3, #0
 8000be8:	d001      	beq.n	8000bee <SystemClock_Config+0xa6>
  {
    Error_Handler();
 8000bea:	f000 f837 	bl	8000c5c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000bee:	233f      	movs	r3, #63	; 0x3f
 8000bf0:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000bf2:	2303      	movs	r3, #3
 8000bf4:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000bf6:	2300      	movs	r3, #0
 8000bf8:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 8000bfa:	2300      	movs	r3, #0
 8000bfc:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 8000bfe:	2340      	movs	r3, #64	; 0x40
 8000c00:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8000c02:	2340      	movs	r3, #64	; 0x40
 8000c04:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8000c06:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000c0a:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8000c0c:	2340      	movs	r3, #64	; 0x40
 8000c0e:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
 8000c10:	1d3b      	adds	r3, r7, #4
 8000c12:	2107      	movs	r1, #7
 8000c14:	4618      	mov	r0, r3
 8000c16:	f002 fa3f 	bl	8003098 <HAL_RCC_ClockConfig>
 8000c1a:	4603      	mov	r3, r0
 8000c1c:	2b00      	cmp	r3, #0
 8000c1e:	d001      	beq.n	8000c24 <SystemClock_Config+0xdc>
  {
    Error_Handler();
 8000c20:	f000 f81c 	bl	8000c5c <Error_Handler>
  }
}
 8000c24:	bf00      	nop
 8000c26:	3770      	adds	r7, #112	; 0x70
 8000c28:	46bd      	mov	sp, r7
 8000c2a:	bd80      	pop	{r7, pc}
 8000c2c:	58024400 	.word	0x58024400
 8000c30:	58024800 	.word	0x58024800

08000c34 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000c34:	b580      	push	{r7, lr}
 8000c36:	b082      	sub	sp, #8
 8000c38:	af00      	add	r7, sp, #0
 8000c3a:	6078      	str	r0, [r7, #4]
	HAL_GPIO_TogglePin(LD1_GPIO_Port, LD1_Pin);
 8000c3c:	2101      	movs	r1, #1
 8000c3e:	4805      	ldr	r0, [pc, #20]	; (8000c54 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000c40:	f000 ff75 	bl	8001b2e <HAL_GPIO_TogglePin>
	timFlagIt = 1;
 8000c44:	4b04      	ldr	r3, [pc, #16]	; (8000c58 <HAL_TIM_PeriodElapsedCallback+0x24>)
 8000c46:	2201      	movs	r2, #1
 8000c48:	701a      	strb	r2, [r3, #0]
}
 8000c4a:	bf00      	nop
 8000c4c:	3708      	adds	r7, #8
 8000c4e:	46bd      	mov	sp, r7
 8000c50:	bd80      	pop	{r7, pc}
 8000c52:	bf00      	nop
 8000c54:	58020400 	.word	0x58020400
 8000c58:	24000250 	.word	0x24000250

08000c5c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000c5c:	b480      	push	{r7}
 8000c5e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000c60:	b672      	cpsid	i
}
 8000c62:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8000c64:	e7fe      	b.n	8000c64 <Error_Handler+0x8>
	...

08000c68 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000c68:	b480      	push	{r7}
 8000c6a:	b083      	sub	sp, #12
 8000c6c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000c6e:	4b0a      	ldr	r3, [pc, #40]	; (8000c98 <HAL_MspInit+0x30>)
 8000c70:	f8d3 3154 	ldr.w	r3, [r3, #340]	; 0x154
 8000c74:	4a08      	ldr	r2, [pc, #32]	; (8000c98 <HAL_MspInit+0x30>)
 8000c76:	f043 0302 	orr.w	r3, r3, #2
 8000c7a:	f8c2 3154 	str.w	r3, [r2, #340]	; 0x154
 8000c7e:	4b06      	ldr	r3, [pc, #24]	; (8000c98 <HAL_MspInit+0x30>)
 8000c80:	f8d3 3154 	ldr.w	r3, [r3, #340]	; 0x154
 8000c84:	f003 0302 	and.w	r3, r3, #2
 8000c88:	607b      	str	r3, [r7, #4]
 8000c8a:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000c8c:	bf00      	nop
 8000c8e:	370c      	adds	r7, #12
 8000c90:	46bd      	mov	sp, r7
 8000c92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c96:	4770      	bx	lr
 8000c98:	58024400 	.word	0x58024400

08000c9c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000c9c:	b480      	push	{r7}
 8000c9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000ca0:	e7fe      	b.n	8000ca0 <NMI_Handler+0x4>

08000ca2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000ca2:	b480      	push	{r7}
 8000ca4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000ca6:	e7fe      	b.n	8000ca6 <HardFault_Handler+0x4>

08000ca8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000ca8:	b480      	push	{r7}
 8000caa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000cac:	e7fe      	b.n	8000cac <MemManage_Handler+0x4>

08000cae <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000cae:	b480      	push	{r7}
 8000cb0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000cb2:	e7fe      	b.n	8000cb2 <BusFault_Handler+0x4>

08000cb4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000cb4:	b480      	push	{r7}
 8000cb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000cb8:	e7fe      	b.n	8000cb8 <UsageFault_Handler+0x4>

08000cba <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000cba:	b480      	push	{r7}
 8000cbc:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000cbe:	bf00      	nop
 8000cc0:	46bd      	mov	sp, r7
 8000cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cc6:	4770      	bx	lr

08000cc8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000cc8:	b480      	push	{r7}
 8000cca:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000ccc:	bf00      	nop
 8000cce:	46bd      	mov	sp, r7
 8000cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cd4:	4770      	bx	lr

08000cd6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000cd6:	b480      	push	{r7}
 8000cd8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000cda:	bf00      	nop
 8000cdc:	46bd      	mov	sp, r7
 8000cde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ce2:	4770      	bx	lr

08000ce4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000ce4:	b580      	push	{r7, lr}
 8000ce6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000ce8:	f000 fc28 	bl	800153c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000cec:	bf00      	nop
 8000cee:	bd80      	pop	{r7, pc}

08000cf0 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8000cf0:	b580      	push	{r7, lr}
 8000cf2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8000cf4:	4802      	ldr	r0, [pc, #8]	; (8000d00 <TIM7_IRQHandler+0x10>)
 8000cf6:	f004 fd7b 	bl	80057f0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 8000cfa:	bf00      	nop
 8000cfc:	bd80      	pop	{r7, pc}
 8000cfe:	bf00      	nop
 8000d00:	240002a4 	.word	0x240002a4

08000d04 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8000d04:	b480      	push	{r7}
 8000d06:	af00      	add	r7, sp, #0
  return 1;
 8000d08:	2301      	movs	r3, #1
}
 8000d0a:	4618      	mov	r0, r3
 8000d0c:	46bd      	mov	sp, r7
 8000d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d12:	4770      	bx	lr

08000d14 <_kill>:

int _kill(int pid, int sig)
{
 8000d14:	b580      	push	{r7, lr}
 8000d16:	b082      	sub	sp, #8
 8000d18:	af00      	add	r7, sp, #0
 8000d1a:	6078      	str	r0, [r7, #4]
 8000d1c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8000d1e:	f007 f815 	bl	8007d4c <__errno>
 8000d22:	4603      	mov	r3, r0
 8000d24:	2216      	movs	r2, #22
 8000d26:	601a      	str	r2, [r3, #0]
  return -1;
 8000d28:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000d2c:	4618      	mov	r0, r3
 8000d2e:	3708      	adds	r7, #8
 8000d30:	46bd      	mov	sp, r7
 8000d32:	bd80      	pop	{r7, pc}

08000d34 <_exit>:

void _exit (int status)
{
 8000d34:	b580      	push	{r7, lr}
 8000d36:	b082      	sub	sp, #8
 8000d38:	af00      	add	r7, sp, #0
 8000d3a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8000d3c:	f04f 31ff 	mov.w	r1, #4294967295
 8000d40:	6878      	ldr	r0, [r7, #4]
 8000d42:	f7ff ffe7 	bl	8000d14 <_kill>
  while (1) {}    /* Make sure we hang here */
 8000d46:	e7fe      	b.n	8000d46 <_exit+0x12>

08000d48 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000d48:	b580      	push	{r7, lr}
 8000d4a:	b086      	sub	sp, #24
 8000d4c:	af00      	add	r7, sp, #0
 8000d4e:	60f8      	str	r0, [r7, #12]
 8000d50:	60b9      	str	r1, [r7, #8]
 8000d52:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000d54:	2300      	movs	r3, #0
 8000d56:	617b      	str	r3, [r7, #20]
 8000d58:	e00a      	b.n	8000d70 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000d5a:	f3af 8000 	nop.w
 8000d5e:	4601      	mov	r1, r0
 8000d60:	68bb      	ldr	r3, [r7, #8]
 8000d62:	1c5a      	adds	r2, r3, #1
 8000d64:	60ba      	str	r2, [r7, #8]
 8000d66:	b2ca      	uxtb	r2, r1
 8000d68:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000d6a:	697b      	ldr	r3, [r7, #20]
 8000d6c:	3301      	adds	r3, #1
 8000d6e:	617b      	str	r3, [r7, #20]
 8000d70:	697a      	ldr	r2, [r7, #20]
 8000d72:	687b      	ldr	r3, [r7, #4]
 8000d74:	429a      	cmp	r2, r3
 8000d76:	dbf0      	blt.n	8000d5a <_read+0x12>
  }

  return len;
 8000d78:	687b      	ldr	r3, [r7, #4]
}
 8000d7a:	4618      	mov	r0, r3
 8000d7c:	3718      	adds	r7, #24
 8000d7e:	46bd      	mov	sp, r7
 8000d80:	bd80      	pop	{r7, pc}

08000d82 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000d82:	b580      	push	{r7, lr}
 8000d84:	b086      	sub	sp, #24
 8000d86:	af00      	add	r7, sp, #0
 8000d88:	60f8      	str	r0, [r7, #12]
 8000d8a:	60b9      	str	r1, [r7, #8]
 8000d8c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000d8e:	2300      	movs	r3, #0
 8000d90:	617b      	str	r3, [r7, #20]
 8000d92:	e009      	b.n	8000da8 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000d94:	68bb      	ldr	r3, [r7, #8]
 8000d96:	1c5a      	adds	r2, r3, #1
 8000d98:	60ba      	str	r2, [r7, #8]
 8000d9a:	781b      	ldrb	r3, [r3, #0]
 8000d9c:	4618      	mov	r0, r3
 8000d9e:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000da2:	697b      	ldr	r3, [r7, #20]
 8000da4:	3301      	adds	r3, #1
 8000da6:	617b      	str	r3, [r7, #20]
 8000da8:	697a      	ldr	r2, [r7, #20]
 8000daa:	687b      	ldr	r3, [r7, #4]
 8000dac:	429a      	cmp	r2, r3
 8000dae:	dbf1      	blt.n	8000d94 <_write+0x12>
  }
  return len;
 8000db0:	687b      	ldr	r3, [r7, #4]
}
 8000db2:	4618      	mov	r0, r3
 8000db4:	3718      	adds	r7, #24
 8000db6:	46bd      	mov	sp, r7
 8000db8:	bd80      	pop	{r7, pc}

08000dba <_close>:

int _close(int file)
{
 8000dba:	b480      	push	{r7}
 8000dbc:	b083      	sub	sp, #12
 8000dbe:	af00      	add	r7, sp, #0
 8000dc0:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000dc2:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000dc6:	4618      	mov	r0, r3
 8000dc8:	370c      	adds	r7, #12
 8000dca:	46bd      	mov	sp, r7
 8000dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dd0:	4770      	bx	lr

08000dd2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000dd2:	b480      	push	{r7}
 8000dd4:	b083      	sub	sp, #12
 8000dd6:	af00      	add	r7, sp, #0
 8000dd8:	6078      	str	r0, [r7, #4]
 8000dda:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000ddc:	683b      	ldr	r3, [r7, #0]
 8000dde:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000de2:	605a      	str	r2, [r3, #4]
  return 0;
 8000de4:	2300      	movs	r3, #0
}
 8000de6:	4618      	mov	r0, r3
 8000de8:	370c      	adds	r7, #12
 8000dea:	46bd      	mov	sp, r7
 8000dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000df0:	4770      	bx	lr

08000df2 <_isatty>:

int _isatty(int file)
{
 8000df2:	b480      	push	{r7}
 8000df4:	b083      	sub	sp, #12
 8000df6:	af00      	add	r7, sp, #0
 8000df8:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000dfa:	2301      	movs	r3, #1
}
 8000dfc:	4618      	mov	r0, r3
 8000dfe:	370c      	adds	r7, #12
 8000e00:	46bd      	mov	sp, r7
 8000e02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e06:	4770      	bx	lr

08000e08 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000e08:	b480      	push	{r7}
 8000e0a:	b085      	sub	sp, #20
 8000e0c:	af00      	add	r7, sp, #0
 8000e0e:	60f8      	str	r0, [r7, #12]
 8000e10:	60b9      	str	r1, [r7, #8]
 8000e12:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000e14:	2300      	movs	r3, #0
}
 8000e16:	4618      	mov	r0, r3
 8000e18:	3714      	adds	r7, #20
 8000e1a:	46bd      	mov	sp, r7
 8000e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e20:	4770      	bx	lr
	...

08000e24 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000e24:	b580      	push	{r7, lr}
 8000e26:	b086      	sub	sp, #24
 8000e28:	af00      	add	r7, sp, #0
 8000e2a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000e2c:	4a14      	ldr	r2, [pc, #80]	; (8000e80 <_sbrk+0x5c>)
 8000e2e:	4b15      	ldr	r3, [pc, #84]	; (8000e84 <_sbrk+0x60>)
 8000e30:	1ad3      	subs	r3, r2, r3
 8000e32:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000e34:	697b      	ldr	r3, [r7, #20]
 8000e36:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000e38:	4b13      	ldr	r3, [pc, #76]	; (8000e88 <_sbrk+0x64>)
 8000e3a:	681b      	ldr	r3, [r3, #0]
 8000e3c:	2b00      	cmp	r3, #0
 8000e3e:	d102      	bne.n	8000e46 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000e40:	4b11      	ldr	r3, [pc, #68]	; (8000e88 <_sbrk+0x64>)
 8000e42:	4a12      	ldr	r2, [pc, #72]	; (8000e8c <_sbrk+0x68>)
 8000e44:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000e46:	4b10      	ldr	r3, [pc, #64]	; (8000e88 <_sbrk+0x64>)
 8000e48:	681a      	ldr	r2, [r3, #0]
 8000e4a:	687b      	ldr	r3, [r7, #4]
 8000e4c:	4413      	add	r3, r2
 8000e4e:	693a      	ldr	r2, [r7, #16]
 8000e50:	429a      	cmp	r2, r3
 8000e52:	d207      	bcs.n	8000e64 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000e54:	f006 ff7a 	bl	8007d4c <__errno>
 8000e58:	4603      	mov	r3, r0
 8000e5a:	220c      	movs	r2, #12
 8000e5c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000e5e:	f04f 33ff 	mov.w	r3, #4294967295
 8000e62:	e009      	b.n	8000e78 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000e64:	4b08      	ldr	r3, [pc, #32]	; (8000e88 <_sbrk+0x64>)
 8000e66:	681b      	ldr	r3, [r3, #0]
 8000e68:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000e6a:	4b07      	ldr	r3, [pc, #28]	; (8000e88 <_sbrk+0x64>)
 8000e6c:	681a      	ldr	r2, [r3, #0]
 8000e6e:	687b      	ldr	r3, [r7, #4]
 8000e70:	4413      	add	r3, r2
 8000e72:	4a05      	ldr	r2, [pc, #20]	; (8000e88 <_sbrk+0x64>)
 8000e74:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000e76:	68fb      	ldr	r3, [r7, #12]
}
 8000e78:	4618      	mov	r0, r3
 8000e7a:	3718      	adds	r7, #24
 8000e7c:	46bd      	mov	sp, r7
 8000e7e:	bd80      	pop	{r7, pc}
 8000e80:	24100000 	.word	0x24100000
 8000e84:	00000400 	.word	0x00000400
 8000e88:	24000254 	.word	0x24000254
 8000e8c:	24000398 	.word	0x24000398

08000e90 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000e90:	b480      	push	{r7}
 8000e92:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000e94:	4b32      	ldr	r3, [pc, #200]	; (8000f60 <SystemInit+0xd0>)
 8000e96:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000e9a:	4a31      	ldr	r2, [pc, #196]	; (8000f60 <SystemInit+0xd0>)
 8000e9c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000ea0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000ea4:	4b2f      	ldr	r3, [pc, #188]	; (8000f64 <SystemInit+0xd4>)
 8000ea6:	681b      	ldr	r3, [r3, #0]
 8000ea8:	f003 030f 	and.w	r3, r3, #15
 8000eac:	2b02      	cmp	r3, #2
 8000eae:	d807      	bhi.n	8000ec0 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000eb0:	4b2c      	ldr	r3, [pc, #176]	; (8000f64 <SystemInit+0xd4>)
 8000eb2:	681b      	ldr	r3, [r3, #0]
 8000eb4:	f023 030f 	bic.w	r3, r3, #15
 8000eb8:	4a2a      	ldr	r2, [pc, #168]	; (8000f64 <SystemInit+0xd4>)
 8000eba:	f043 0303 	orr.w	r3, r3, #3
 8000ebe:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8000ec0:	4b29      	ldr	r3, [pc, #164]	; (8000f68 <SystemInit+0xd8>)
 8000ec2:	681b      	ldr	r3, [r3, #0]
 8000ec4:	4a28      	ldr	r2, [pc, #160]	; (8000f68 <SystemInit+0xd8>)
 8000ec6:	f043 0301 	orr.w	r3, r3, #1
 8000eca:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8000ecc:	4b26      	ldr	r3, [pc, #152]	; (8000f68 <SystemInit+0xd8>)
 8000ece:	2200      	movs	r2, #0
 8000ed0:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8000ed2:	4b25      	ldr	r3, [pc, #148]	; (8000f68 <SystemInit+0xd8>)
 8000ed4:	681a      	ldr	r2, [r3, #0]
 8000ed6:	4924      	ldr	r1, [pc, #144]	; (8000f68 <SystemInit+0xd8>)
 8000ed8:	4b24      	ldr	r3, [pc, #144]	; (8000f6c <SystemInit+0xdc>)
 8000eda:	4013      	ands	r3, r2
 8000edc:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000ede:	4b21      	ldr	r3, [pc, #132]	; (8000f64 <SystemInit+0xd4>)
 8000ee0:	681b      	ldr	r3, [r3, #0]
 8000ee2:	f003 030c 	and.w	r3, r3, #12
 8000ee6:	2b00      	cmp	r3, #0
 8000ee8:	d007      	beq.n	8000efa <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000eea:	4b1e      	ldr	r3, [pc, #120]	; (8000f64 <SystemInit+0xd4>)
 8000eec:	681b      	ldr	r3, [r3, #0]
 8000eee:	f023 030f 	bic.w	r3, r3, #15
 8000ef2:	4a1c      	ldr	r2, [pc, #112]	; (8000f64 <SystemInit+0xd4>)
 8000ef4:	f043 0303 	orr.w	r3, r3, #3
 8000ef8:	6013      	str	r3, [r2, #0]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
#else
  /* Reset CDCFGR1 register */
  RCC->CDCFGR1 = 0x00000000;
 8000efa:	4b1b      	ldr	r3, [pc, #108]	; (8000f68 <SystemInit+0xd8>)
 8000efc:	2200      	movs	r2, #0
 8000efe:	619a      	str	r2, [r3, #24]

  /* Reset CDCFGR2 register */
  RCC->CDCFGR2 = 0x00000000;
 8000f00:	4b19      	ldr	r3, [pc, #100]	; (8000f68 <SystemInit+0xd8>)
 8000f02:	2200      	movs	r2, #0
 8000f04:	61da      	str	r2, [r3, #28]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
 8000f06:	4b18      	ldr	r3, [pc, #96]	; (8000f68 <SystemInit+0xd8>)
 8000f08:	2200      	movs	r2, #0
 8000f0a:	621a      	str	r2, [r3, #32]
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8000f0c:	4b16      	ldr	r3, [pc, #88]	; (8000f68 <SystemInit+0xd8>)
 8000f0e:	4a18      	ldr	r2, [pc, #96]	; (8000f70 <SystemInit+0xe0>)
 8000f10:	629a      	str	r2, [r3, #40]	; 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8000f12:	4b15      	ldr	r3, [pc, #84]	; (8000f68 <SystemInit+0xd8>)
 8000f14:	4a17      	ldr	r2, [pc, #92]	; (8000f74 <SystemInit+0xe4>)
 8000f16:	62da      	str	r2, [r3, #44]	; 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8000f18:	4b13      	ldr	r3, [pc, #76]	; (8000f68 <SystemInit+0xd8>)
 8000f1a:	4a17      	ldr	r2, [pc, #92]	; (8000f78 <SystemInit+0xe8>)
 8000f1c:	631a      	str	r2, [r3, #48]	; 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8000f1e:	4b12      	ldr	r3, [pc, #72]	; (8000f68 <SystemInit+0xd8>)
 8000f20:	2200      	movs	r2, #0
 8000f22:	635a      	str	r2, [r3, #52]	; 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8000f24:	4b10      	ldr	r3, [pc, #64]	; (8000f68 <SystemInit+0xd8>)
 8000f26:	4a14      	ldr	r2, [pc, #80]	; (8000f78 <SystemInit+0xe8>)
 8000f28:	639a      	str	r2, [r3, #56]	; 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8000f2a:	4b0f      	ldr	r3, [pc, #60]	; (8000f68 <SystemInit+0xd8>)
 8000f2c:	2200      	movs	r2, #0
 8000f2e:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8000f30:	4b0d      	ldr	r3, [pc, #52]	; (8000f68 <SystemInit+0xd8>)
 8000f32:	4a11      	ldr	r2, [pc, #68]	; (8000f78 <SystemInit+0xe8>)
 8000f34:	641a      	str	r2, [r3, #64]	; 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8000f36:	4b0c      	ldr	r3, [pc, #48]	; (8000f68 <SystemInit+0xd8>)
 8000f38:	2200      	movs	r2, #0
 8000f3a:	645a      	str	r2, [r3, #68]	; 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000f3c:	4b0a      	ldr	r3, [pc, #40]	; (8000f68 <SystemInit+0xd8>)
 8000f3e:	681b      	ldr	r3, [r3, #0]
 8000f40:	4a09      	ldr	r2, [pc, #36]	; (8000f68 <SystemInit+0xd8>)
 8000f42:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000f46:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8000f48:	4b07      	ldr	r3, [pc, #28]	; (8000f68 <SystemInit+0xd8>)
 8000f4a:	2200      	movs	r2, #0
 8000f4c:	661a      	str	r2, [r3, #96]	; 0x60
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8000f4e:	4b0b      	ldr	r3, [pc, #44]	; (8000f7c <SystemInit+0xec>)
 8000f50:	f243 02d2 	movw	r2, #12498	; 0x30d2
 8000f54:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8000f56:	bf00      	nop
 8000f58:	46bd      	mov	sp, r7
 8000f5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f5e:	4770      	bx	lr
 8000f60:	e000ed00 	.word	0xe000ed00
 8000f64:	52002000 	.word	0x52002000
 8000f68:	58024400 	.word	0x58024400
 8000f6c:	eaf6ed7f 	.word	0xeaf6ed7f
 8000f70:	02020200 	.word	0x02020200
 8000f74:	01ff0000 	.word	0x01ff0000
 8000f78:	01010280 	.word	0x01010280
 8000f7c:	52004000 	.word	0x52004000

08000f80 <MX_TIM1_Init>:
TIM_HandleTypeDef htim1;
TIM_HandleTypeDef htim7;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8000f80:	b580      	push	{r7, lr}
 8000f82:	b09c      	sub	sp, #112	; 0x70
 8000f84:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000f86:	f107 0360 	add.w	r3, r7, #96	; 0x60
 8000f8a:	2200      	movs	r2, #0
 8000f8c:	601a      	str	r2, [r3, #0]
 8000f8e:	605a      	str	r2, [r3, #4]
 8000f90:	609a      	str	r2, [r3, #8]
 8000f92:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000f94:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8000f98:	2200      	movs	r2, #0
 8000f9a:	601a      	str	r2, [r3, #0]
 8000f9c:	605a      	str	r2, [r3, #4]
 8000f9e:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000fa0:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8000fa4:	2200      	movs	r2, #0
 8000fa6:	601a      	str	r2, [r3, #0]
 8000fa8:	605a      	str	r2, [r3, #4]
 8000faa:	609a      	str	r2, [r3, #8]
 8000fac:	60da      	str	r2, [r3, #12]
 8000fae:	611a      	str	r2, [r3, #16]
 8000fb0:	615a      	str	r2, [r3, #20]
 8000fb2:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8000fb4:	1d3b      	adds	r3, r7, #4
 8000fb6:	2234      	movs	r2, #52	; 0x34
 8000fb8:	2100      	movs	r1, #0
 8000fba:	4618      	mov	r0, r3
 8000fbc:	f006 fef0 	bl	8007da0 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000fc0:	4b55      	ldr	r3, [pc, #340]	; (8001118 <MX_TIM1_Init+0x198>)
 8000fc2:	4a56      	ldr	r2, [pc, #344]	; (800111c <MX_TIM1_Init+0x19c>)
 8000fc4:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 4-1;
 8000fc6:	4b54      	ldr	r3, [pc, #336]	; (8001118 <MX_TIM1_Init+0x198>)
 8000fc8:	2203      	movs	r2, #3
 8000fca:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000fcc:	4b52      	ldr	r3, [pc, #328]	; (8001118 <MX_TIM1_Init+0x198>)
 8000fce:	2200      	movs	r2, #0
 8000fd0:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1000-1;
 8000fd2:	4b51      	ldr	r3, [pc, #324]	; (8001118 <MX_TIM1_Init+0x198>)
 8000fd4:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000fd8:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000fda:	4b4f      	ldr	r3, [pc, #316]	; (8001118 <MX_TIM1_Init+0x198>)
 8000fdc:	2200      	movs	r2, #0
 8000fde:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000fe0:	4b4d      	ldr	r3, [pc, #308]	; (8001118 <MX_TIM1_Init+0x198>)
 8000fe2:	2200      	movs	r2, #0
 8000fe4:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000fe6:	4b4c      	ldr	r3, [pc, #304]	; (8001118 <MX_TIM1_Init+0x198>)
 8000fe8:	2200      	movs	r2, #0
 8000fea:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000fec:	484a      	ldr	r0, [pc, #296]	; (8001118 <MX_TIM1_Init+0x198>)
 8000fee:	f004 f9bf 	bl	8005370 <HAL_TIM_Base_Init>
 8000ff2:	4603      	mov	r3, r0
 8000ff4:	2b00      	cmp	r3, #0
 8000ff6:	d001      	beq.n	8000ffc <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 8000ff8:	f7ff fe30 	bl	8000c5c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000ffc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001000:	663b      	str	r3, [r7, #96]	; 0x60
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001002:	f107 0360 	add.w	r3, r7, #96	; 0x60
 8001006:	4619      	mov	r1, r3
 8001008:	4843      	ldr	r0, [pc, #268]	; (8001118 <MX_TIM1_Init+0x198>)
 800100a:	f004 fe25 	bl	8005c58 <HAL_TIM_ConfigClockSource>
 800100e:	4603      	mov	r3, r0
 8001010:	2b00      	cmp	r3, #0
 8001012:	d001      	beq.n	8001018 <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 8001014:	f7ff fe22 	bl	8000c5c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001018:	483f      	ldr	r0, [pc, #252]	; (8001118 <MX_TIM1_Init+0x198>)
 800101a:	f004 fa79 	bl	8005510 <HAL_TIM_PWM_Init>
 800101e:	4603      	mov	r3, r0
 8001020:	2b00      	cmp	r3, #0
 8001022:	d001      	beq.n	8001028 <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 8001024:	f7ff fe1a 	bl	8000c5c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001028:	2300      	movs	r3, #0
 800102a:	657b      	str	r3, [r7, #84]	; 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 800102c:	2300      	movs	r3, #0
 800102e:	65bb      	str	r3, [r7, #88]	; 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001030:	2300      	movs	r3, #0
 8001032:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001034:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8001038:	4619      	mov	r1, r3
 800103a:	4837      	ldr	r0, [pc, #220]	; (8001118 <MX_TIM1_Init+0x198>)
 800103c:	f005 fb60 	bl	8006700 <HAL_TIMEx_MasterConfigSynchronization>
 8001040:	4603      	mov	r3, r0
 8001042:	2b00      	cmp	r3, #0
 8001044:	d001      	beq.n	800104a <MX_TIM1_Init+0xca>
  {
    Error_Handler();
 8001046:	f7ff fe09 	bl	8000c5c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800104a:	2360      	movs	r3, #96	; 0x60
 800104c:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.Pulse = 0;
 800104e:	2300      	movs	r3, #0
 8001050:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001052:	2300      	movs	r3, #0
 8001054:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001056:	2300      	movs	r3, #0
 8001058:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800105a:	2300      	movs	r3, #0
 800105c:	64bb      	str	r3, [r7, #72]	; 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800105e:	2300      	movs	r3, #0
 8001060:	64fb      	str	r3, [r7, #76]	; 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001062:	2300      	movs	r3, #0
 8001064:	653b      	str	r3, [r7, #80]	; 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001066:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800106a:	2200      	movs	r2, #0
 800106c:	4619      	mov	r1, r3
 800106e:	482a      	ldr	r0, [pc, #168]	; (8001118 <MX_TIM1_Init+0x198>)
 8001070:	f004 fcde 	bl	8005a30 <HAL_TIM_PWM_ConfigChannel>
 8001074:	4603      	mov	r3, r0
 8001076:	2b00      	cmp	r3, #0
 8001078:	d001      	beq.n	800107e <MX_TIM1_Init+0xfe>
  {
    Error_Handler();
 800107a:	f7ff fdef 	bl	8000c5c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800107e:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001082:	2204      	movs	r2, #4
 8001084:	4619      	mov	r1, r3
 8001086:	4824      	ldr	r0, [pc, #144]	; (8001118 <MX_TIM1_Init+0x198>)
 8001088:	f004 fcd2 	bl	8005a30 <HAL_TIM_PWM_ConfigChannel>
 800108c:	4603      	mov	r3, r0
 800108e:	2b00      	cmp	r3, #0
 8001090:	d001      	beq.n	8001096 <MX_TIM1_Init+0x116>
  {
    Error_Handler();
 8001092:	f7ff fde3 	bl	8000c5c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001096:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800109a:	2208      	movs	r2, #8
 800109c:	4619      	mov	r1, r3
 800109e:	481e      	ldr	r0, [pc, #120]	; (8001118 <MX_TIM1_Init+0x198>)
 80010a0:	f004 fcc6 	bl	8005a30 <HAL_TIM_PWM_ConfigChannel>
 80010a4:	4603      	mov	r3, r0
 80010a6:	2b00      	cmp	r3, #0
 80010a8:	d001      	beq.n	80010ae <MX_TIM1_Init+0x12e>
  {
    Error_Handler();
 80010aa:	f7ff fdd7 	bl	8000c5c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80010ae:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80010b2:	220c      	movs	r2, #12
 80010b4:	4619      	mov	r1, r3
 80010b6:	4818      	ldr	r0, [pc, #96]	; (8001118 <MX_TIM1_Init+0x198>)
 80010b8:	f004 fcba 	bl	8005a30 <HAL_TIM_PWM_ConfigChannel>
 80010bc:	4603      	mov	r3, r0
 80010be:	2b00      	cmp	r3, #0
 80010c0:	d001      	beq.n	80010c6 <MX_TIM1_Init+0x146>
  {
    Error_Handler();
 80010c2:	f7ff fdcb 	bl	8000c5c <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80010c6:	2300      	movs	r3, #0
 80010c8:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80010ca:	2300      	movs	r3, #0
 80010cc:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80010ce:	2300      	movs	r3, #0
 80010d0:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80010d2:	2300      	movs	r3, #0
 80010d4:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80010d6:	2300      	movs	r3, #0
 80010d8:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80010da:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80010de:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 80010e0:	2300      	movs	r3, #0
 80010e2:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 80010e4:	2300      	movs	r3, #0
 80010e6:	627b      	str	r3, [r7, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 80010e8:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80010ec:	62bb      	str	r3, [r7, #40]	; 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 80010ee:	2300      	movs	r3, #0
 80010f0:	62fb      	str	r3, [r7, #44]	; 0x2c
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80010f2:	2300      	movs	r3, #0
 80010f4:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80010f6:	1d3b      	adds	r3, r7, #4
 80010f8:	4619      	mov	r1, r3
 80010fa:	4807      	ldr	r0, [pc, #28]	; (8001118 <MX_TIM1_Init+0x198>)
 80010fc:	f005 fb8e 	bl	800681c <HAL_TIMEx_ConfigBreakDeadTime>
 8001100:	4603      	mov	r3, r0
 8001102:	2b00      	cmp	r3, #0
 8001104:	d001      	beq.n	800110a <MX_TIM1_Init+0x18a>
  {
    Error_Handler();
 8001106:	f7ff fda9 	bl	8000c5c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 800110a:	4803      	ldr	r0, [pc, #12]	; (8001118 <MX_TIM1_Init+0x198>)
 800110c:	f000 f880 	bl	8001210 <HAL_TIM_MspPostInit>

}
 8001110:	bf00      	nop
 8001112:	3770      	adds	r7, #112	; 0x70
 8001114:	46bd      	mov	sp, r7
 8001116:	bd80      	pop	{r7, pc}
 8001118:	24000258 	.word	0x24000258
 800111c:	40010000 	.word	0x40010000

08001120 <MX_TIM7_Init>:
/* TIM7 init function */
void MX_TIM7_Init(void)
{
 8001120:	b580      	push	{r7, lr}
 8001122:	b084      	sub	sp, #16
 8001124:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001126:	1d3b      	adds	r3, r7, #4
 8001128:	2200      	movs	r2, #0
 800112a:	601a      	str	r2, [r3, #0]
 800112c:	605a      	str	r2, [r3, #4]
 800112e:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8001130:	4b15      	ldr	r3, [pc, #84]	; (8001188 <MX_TIM7_Init+0x68>)
 8001132:	4a16      	ldr	r2, [pc, #88]	; (800118c <MX_TIM7_Init+0x6c>)
 8001134:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 28000-1;
 8001136:	4b14      	ldr	r3, [pc, #80]	; (8001188 <MX_TIM7_Init+0x68>)
 8001138:	f646 525f 	movw	r2, #27999	; 0x6d5f
 800113c:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 800113e:	4b12      	ldr	r3, [pc, #72]	; (8001188 <MX_TIM7_Init+0x68>)
 8001140:	2200      	movs	r2, #0
 8001142:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 1000-1;
 8001144:	4b10      	ldr	r3, [pc, #64]	; (8001188 <MX_TIM7_Init+0x68>)
 8001146:	f240 32e7 	movw	r2, #999	; 0x3e7
 800114a:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800114c:	4b0e      	ldr	r3, [pc, #56]	; (8001188 <MX_TIM7_Init+0x68>)
 800114e:	2200      	movs	r2, #0
 8001150:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8001152:	480d      	ldr	r0, [pc, #52]	; (8001188 <MX_TIM7_Init+0x68>)
 8001154:	f004 f90c 	bl	8005370 <HAL_TIM_Base_Init>
 8001158:	4603      	mov	r3, r0
 800115a:	2b00      	cmp	r3, #0
 800115c:	d001      	beq.n	8001162 <MX_TIM7_Init+0x42>
  {
    Error_Handler();
 800115e:	f7ff fd7d 	bl	8000c5c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001162:	2300      	movs	r3, #0
 8001164:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001166:	2300      	movs	r3, #0
 8001168:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 800116a:	1d3b      	adds	r3, r7, #4
 800116c:	4619      	mov	r1, r3
 800116e:	4806      	ldr	r0, [pc, #24]	; (8001188 <MX_TIM7_Init+0x68>)
 8001170:	f005 fac6 	bl	8006700 <HAL_TIMEx_MasterConfigSynchronization>
 8001174:	4603      	mov	r3, r0
 8001176:	2b00      	cmp	r3, #0
 8001178:	d001      	beq.n	800117e <MX_TIM7_Init+0x5e>
  {
    Error_Handler();
 800117a:	f7ff fd6f 	bl	8000c5c <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 800117e:	bf00      	nop
 8001180:	3710      	adds	r7, #16
 8001182:	46bd      	mov	sp, r7
 8001184:	bd80      	pop	{r7, pc}
 8001186:	bf00      	nop
 8001188:	240002a4 	.word	0x240002a4
 800118c:	40001400 	.word	0x40001400

08001190 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001190:	b580      	push	{r7, lr}
 8001192:	b084      	sub	sp, #16
 8001194:	af00      	add	r7, sp, #0
 8001196:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	681b      	ldr	r3, [r3, #0]
 800119c:	4a19      	ldr	r2, [pc, #100]	; (8001204 <HAL_TIM_Base_MspInit+0x74>)
 800119e:	4293      	cmp	r3, r2
 80011a0:	d10f      	bne.n	80011c2 <HAL_TIM_Base_MspInit+0x32>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80011a2:	4b19      	ldr	r3, [pc, #100]	; (8001208 <HAL_TIM_Base_MspInit+0x78>)
 80011a4:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 80011a8:	4a17      	ldr	r2, [pc, #92]	; (8001208 <HAL_TIM_Base_MspInit+0x78>)
 80011aa:	f043 0301 	orr.w	r3, r3, #1
 80011ae:	f8c2 3150 	str.w	r3, [r2, #336]	; 0x150
 80011b2:	4b15      	ldr	r3, [pc, #84]	; (8001208 <HAL_TIM_Base_MspInit+0x78>)
 80011b4:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 80011b8:	f003 0301 	and.w	r3, r3, #1
 80011bc:	60fb      	str	r3, [r7, #12]
 80011be:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }
}
 80011c0:	e01b      	b.n	80011fa <HAL_TIM_Base_MspInit+0x6a>
  else if(tim_baseHandle->Instance==TIM7)
 80011c2:	687b      	ldr	r3, [r7, #4]
 80011c4:	681b      	ldr	r3, [r3, #0]
 80011c6:	4a11      	ldr	r2, [pc, #68]	; (800120c <HAL_TIM_Base_MspInit+0x7c>)
 80011c8:	4293      	cmp	r3, r2
 80011ca:	d116      	bne.n	80011fa <HAL_TIM_Base_MspInit+0x6a>
    __HAL_RCC_TIM7_CLK_ENABLE();
 80011cc:	4b0e      	ldr	r3, [pc, #56]	; (8001208 <HAL_TIM_Base_MspInit+0x78>)
 80011ce:	f8d3 3148 	ldr.w	r3, [r3, #328]	; 0x148
 80011d2:	4a0d      	ldr	r2, [pc, #52]	; (8001208 <HAL_TIM_Base_MspInit+0x78>)
 80011d4:	f043 0320 	orr.w	r3, r3, #32
 80011d8:	f8c2 3148 	str.w	r3, [r2, #328]	; 0x148
 80011dc:	4b0a      	ldr	r3, [pc, #40]	; (8001208 <HAL_TIM_Base_MspInit+0x78>)
 80011de:	f8d3 3148 	ldr.w	r3, [r3, #328]	; 0x148
 80011e2:	f003 0320 	and.w	r3, r3, #32
 80011e6:	60bb      	str	r3, [r7, #8]
 80011e8:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 80011ea:	2200      	movs	r2, #0
 80011ec:	2100      	movs	r1, #0
 80011ee:	2037      	movs	r0, #55	; 0x37
 80011f0:	f000 fa9f 	bl	8001732 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 80011f4:	2037      	movs	r0, #55	; 0x37
 80011f6:	f000 fab6 	bl	8001766 <HAL_NVIC_EnableIRQ>
}
 80011fa:	bf00      	nop
 80011fc:	3710      	adds	r7, #16
 80011fe:	46bd      	mov	sp, r7
 8001200:	bd80      	pop	{r7, pc}
 8001202:	bf00      	nop
 8001204:	40010000 	.word	0x40010000
 8001208:	58024400 	.word	0x58024400
 800120c:	40001400 	.word	0x40001400

08001210 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8001210:	b580      	push	{r7, lr}
 8001212:	b088      	sub	sp, #32
 8001214:	af00      	add	r7, sp, #0
 8001216:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001218:	f107 030c 	add.w	r3, r7, #12
 800121c:	2200      	movs	r2, #0
 800121e:	601a      	str	r2, [r3, #0]
 8001220:	605a      	str	r2, [r3, #4]
 8001222:	609a      	str	r2, [r3, #8]
 8001224:	60da      	str	r2, [r3, #12]
 8001226:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	681b      	ldr	r3, [r3, #0]
 800122c:	4a13      	ldr	r2, [pc, #76]	; (800127c <HAL_TIM_MspPostInit+0x6c>)
 800122e:	4293      	cmp	r3, r2
 8001230:	d11f      	bne.n	8001272 <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001232:	4b13      	ldr	r3, [pc, #76]	; (8001280 <HAL_TIM_MspPostInit+0x70>)
 8001234:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8001238:	4a11      	ldr	r2, [pc, #68]	; (8001280 <HAL_TIM_MspPostInit+0x70>)
 800123a:	f043 0310 	orr.w	r3, r3, #16
 800123e:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 8001242:	4b0f      	ldr	r3, [pc, #60]	; (8001280 <HAL_TIM_MspPostInit+0x70>)
 8001244:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8001248:	f003 0310 	and.w	r3, r3, #16
 800124c:	60bb      	str	r3, [r7, #8]
 800124e:	68bb      	ldr	r3, [r7, #8]
    PE9     ------> TIM1_CH1
    PE11     ------> TIM1_CH2
    PE13     ------> TIM1_CH3
    PE14     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_11|GPIO_PIN_13|GPIO_PIN_14;
 8001250:	f44f 43d4 	mov.w	r3, #27136	; 0x6a00
 8001254:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001256:	2302      	movs	r3, #2
 8001258:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800125a:	2300      	movs	r3, #0
 800125c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800125e:	2300      	movs	r3, #0
 8001260:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8001262:	2301      	movs	r3, #1
 8001264:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001266:	f107 030c 	add.w	r3, r7, #12
 800126a:	4619      	mov	r1, r3
 800126c:	4805      	ldr	r0, [pc, #20]	; (8001284 <HAL_TIM_MspPostInit+0x74>)
 800126e:	f000 fa95 	bl	800179c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8001272:	bf00      	nop
 8001274:	3720      	adds	r7, #32
 8001276:	46bd      	mov	sp, r7
 8001278:	bd80      	pop	{r7, pc}
 800127a:	bf00      	nop
 800127c:	40010000 	.word	0x40010000
 8001280:	58024400 	.word	0x58024400
 8001284:	58021000 	.word	0x58021000

08001288 <MX_USART3_UART_Init>:
UART_HandleTypeDef huart3;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8001288:	b580      	push	{r7, lr}
 800128a:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 800128c:	4b22      	ldr	r3, [pc, #136]	; (8001318 <MX_USART3_UART_Init+0x90>)
 800128e:	4a23      	ldr	r2, [pc, #140]	; (800131c <MX_USART3_UART_Init+0x94>)
 8001290:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8001292:	4b21      	ldr	r3, [pc, #132]	; (8001318 <MX_USART3_UART_Init+0x90>)
 8001294:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001298:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800129a:	4b1f      	ldr	r3, [pc, #124]	; (8001318 <MX_USART3_UART_Init+0x90>)
 800129c:	2200      	movs	r2, #0
 800129e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80012a0:	4b1d      	ldr	r3, [pc, #116]	; (8001318 <MX_USART3_UART_Init+0x90>)
 80012a2:	2200      	movs	r2, #0
 80012a4:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80012a6:	4b1c      	ldr	r3, [pc, #112]	; (8001318 <MX_USART3_UART_Init+0x90>)
 80012a8:	2200      	movs	r2, #0
 80012aa:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80012ac:	4b1a      	ldr	r3, [pc, #104]	; (8001318 <MX_USART3_UART_Init+0x90>)
 80012ae:	220c      	movs	r2, #12
 80012b0:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80012b2:	4b19      	ldr	r3, [pc, #100]	; (8001318 <MX_USART3_UART_Init+0x90>)
 80012b4:	2200      	movs	r2, #0
 80012b6:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80012b8:	4b17      	ldr	r3, [pc, #92]	; (8001318 <MX_USART3_UART_Init+0x90>)
 80012ba:	2200      	movs	r2, #0
 80012bc:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80012be:	4b16      	ldr	r3, [pc, #88]	; (8001318 <MX_USART3_UART_Init+0x90>)
 80012c0:	2200      	movs	r2, #0
 80012c2:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80012c4:	4b14      	ldr	r3, [pc, #80]	; (8001318 <MX_USART3_UART_Init+0x90>)
 80012c6:	2200      	movs	r2, #0
 80012c8:	625a      	str	r2, [r3, #36]	; 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80012ca:	4b13      	ldr	r3, [pc, #76]	; (8001318 <MX_USART3_UART_Init+0x90>)
 80012cc:	2200      	movs	r2, #0
 80012ce:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80012d0:	4811      	ldr	r0, [pc, #68]	; (8001318 <MX_USART3_UART_Init+0x90>)
 80012d2:	f005 fb61 	bl	8006998 <HAL_UART_Init>
 80012d6:	4603      	mov	r3, r0
 80012d8:	2b00      	cmp	r3, #0
 80012da:	d001      	beq.n	80012e0 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 80012dc:	f7ff fcbe 	bl	8000c5c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80012e0:	2100      	movs	r1, #0
 80012e2:	480d      	ldr	r0, [pc, #52]	; (8001318 <MX_USART3_UART_Init+0x90>)
 80012e4:	f006 fc67 	bl	8007bb6 <HAL_UARTEx_SetTxFifoThreshold>
 80012e8:	4603      	mov	r3, r0
 80012ea:	2b00      	cmp	r3, #0
 80012ec:	d001      	beq.n	80012f2 <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 80012ee:	f7ff fcb5 	bl	8000c5c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80012f2:	2100      	movs	r1, #0
 80012f4:	4808      	ldr	r0, [pc, #32]	; (8001318 <MX_USART3_UART_Init+0x90>)
 80012f6:	f006 fc9c 	bl	8007c32 <HAL_UARTEx_SetRxFifoThreshold>
 80012fa:	4603      	mov	r3, r0
 80012fc:	2b00      	cmp	r3, #0
 80012fe:	d001      	beq.n	8001304 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8001300:	f7ff fcac 	bl	8000c5c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8001304:	4804      	ldr	r0, [pc, #16]	; (8001318 <MX_USART3_UART_Init+0x90>)
 8001306:	f006 fc1d 	bl	8007b44 <HAL_UARTEx_DisableFifoMode>
 800130a:	4603      	mov	r3, r0
 800130c:	2b00      	cmp	r3, #0
 800130e:	d001      	beq.n	8001314 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8001310:	f7ff fca4 	bl	8000c5c <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001314:	bf00      	nop
 8001316:	bd80      	pop	{r7, pc}
 8001318:	240002f0 	.word	0x240002f0
 800131c:	40004800 	.word	0x40004800

08001320 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001320:	b580      	push	{r7, lr}
 8001322:	b0ba      	sub	sp, #232	; 0xe8
 8001324:	af00      	add	r7, sp, #0
 8001326:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001328:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 800132c:	2200      	movs	r2, #0
 800132e:	601a      	str	r2, [r3, #0]
 8001330:	605a      	str	r2, [r3, #4]
 8001332:	609a      	str	r2, [r3, #8]
 8001334:	60da      	str	r2, [r3, #12]
 8001336:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001338:	f107 0310 	add.w	r3, r7, #16
 800133c:	22c0      	movs	r2, #192	; 0xc0
 800133e:	2100      	movs	r1, #0
 8001340:	4618      	mov	r0, r3
 8001342:	f006 fd2d 	bl	8007da0 <memset>
  if(uartHandle->Instance==USART3)
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	681b      	ldr	r3, [r3, #0]
 800134a:	4a27      	ldr	r2, [pc, #156]	; (80013e8 <HAL_UART_MspInit+0xc8>)
 800134c:	4293      	cmp	r3, r2
 800134e:	d146      	bne.n	80013de <HAL_UART_MspInit+0xbe>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8001350:	f04f 0202 	mov.w	r2, #2
 8001354:	f04f 0300 	mov.w	r3, #0
 8001358:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 800135c:	2300      	movs	r3, #0
 800135e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001362:	f107 0310 	add.w	r3, r7, #16
 8001366:	4618      	mov	r0, r3
 8001368:	f002 fa22 	bl	80037b0 <HAL_RCCEx_PeriphCLKConfig>
 800136c:	4603      	mov	r3, r0
 800136e:	2b00      	cmp	r3, #0
 8001370:	d001      	beq.n	8001376 <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 8001372:	f7ff fc73 	bl	8000c5c <Error_Handler>
    }

    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8001376:	4b1d      	ldr	r3, [pc, #116]	; (80013ec <HAL_UART_MspInit+0xcc>)
 8001378:	f8d3 3148 	ldr.w	r3, [r3, #328]	; 0x148
 800137c:	4a1b      	ldr	r2, [pc, #108]	; (80013ec <HAL_UART_MspInit+0xcc>)
 800137e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001382:	f8c2 3148 	str.w	r3, [r2, #328]	; 0x148
 8001386:	4b19      	ldr	r3, [pc, #100]	; (80013ec <HAL_UART_MspInit+0xcc>)
 8001388:	f8d3 3148 	ldr.w	r3, [r3, #328]	; 0x148
 800138c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001390:	60fb      	str	r3, [r7, #12]
 8001392:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001394:	4b15      	ldr	r3, [pc, #84]	; (80013ec <HAL_UART_MspInit+0xcc>)
 8001396:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 800139a:	4a14      	ldr	r2, [pc, #80]	; (80013ec <HAL_UART_MspInit+0xcc>)
 800139c:	f043 0308 	orr.w	r3, r3, #8
 80013a0:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 80013a4:	4b11      	ldr	r3, [pc, #68]	; (80013ec <HAL_UART_MspInit+0xcc>)
 80013a6:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 80013aa:	f003 0308 	and.w	r3, r3, #8
 80013ae:	60bb      	str	r3, [r7, #8]
 80013b0:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLINK_RX_Pin|STLINK_TX_Pin;
 80013b2:	f44f 7340 	mov.w	r3, #768	; 0x300
 80013b6:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013ba:	2302      	movs	r3, #2
 80013bc:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013c0:	2300      	movs	r3, #0
 80013c2:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013c6:	2300      	movs	r3, #0
 80013c8:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80013cc:	2307      	movs	r3, #7
 80013ce:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80013d2:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 80013d6:	4619      	mov	r1, r3
 80013d8:	4805      	ldr	r0, [pc, #20]	; (80013f0 <HAL_UART_MspInit+0xd0>)
 80013da:	f000 f9df 	bl	800179c <HAL_GPIO_Init>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 80013de:	bf00      	nop
 80013e0:	37e8      	adds	r7, #232	; 0xe8
 80013e2:	46bd      	mov	sp, r7
 80013e4:	bd80      	pop	{r7, pc}
 80013e6:	bf00      	nop
 80013e8:	40004800 	.word	0x40004800
 80013ec:	58024400 	.word	0x58024400
 80013f0:	58020c00 	.word	0x58020c00

080013f4 <MX_USB_OTG_HS_USB_Init>:
/* USER CODE END 0 */

/* USB_OTG_HS init function */

void MX_USB_OTG_HS_USB_Init(void)
{
 80013f4:	b480      	push	{r7}
 80013f6:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_HS_Init 1 */
  /* USER CODE BEGIN USB_OTG_HS_Init 2 */

  /* USER CODE END USB_OTG_HS_Init 2 */

}
 80013f8:	bf00      	nop
 80013fa:	46bd      	mov	sp, r7
 80013fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001400:	4770      	bx	lr
	...

08001404 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001404:	f8df d034 	ldr.w	sp, [pc, #52]	; 800143c <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit
 8001408:	f7ff fd42 	bl	8000e90 <SystemInit>
  
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800140c:	480c      	ldr	r0, [pc, #48]	; (8001440 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800140e:	490d      	ldr	r1, [pc, #52]	; (8001444 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001410:	4a0d      	ldr	r2, [pc, #52]	; (8001448 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001412:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001414:	e002      	b.n	800141c <LoopCopyDataInit>

08001416 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001416:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001418:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800141a:	3304      	adds	r3, #4

0800141c <LoopCopyDataInit>:
    
LoopCopyDataInit:
  adds r4, r0, r3
 800141c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800141e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001420:	d3f9      	bcc.n	8001416 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001422:	4a0a      	ldr	r2, [pc, #40]	; (800144c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001424:	4c0a      	ldr	r4, [pc, #40]	; (8001450 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001426:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001428:	e001      	b.n	800142e <LoopFillZerobss>

0800142a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800142a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800142c:	3204      	adds	r2, #4

0800142e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800142e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001430:	d3fb      	bcc.n	800142a <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8001432:	f006 fc91 	bl	8007d58 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001436:	f7ff faf7 	bl	8000a28 <main>
  bx  lr
 800143a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800143c:	24100000 	.word	0x24100000
  ldr r0, =_sdata
 8001440:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8001444:	240001e0 	.word	0x240001e0
  ldr r2, =_sidata
 8001448:	0800aacc 	.word	0x0800aacc
  ldr r2, =_sbss
 800144c:	240001e0 	.word	0x240001e0
  ldr r4, =_ebss
 8001450:	24000398 	.word	0x24000398

08001454 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001454:	e7fe      	b.n	8001454 <ADC_IRQHandler>
	...

08001458 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001458:	b580      	push	{r7, lr}
 800145a:	b082      	sub	sp, #8
 800145c:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800145e:	2003      	movs	r0, #3
 8001460:	f000 f95c 	bl	800171c <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
 8001464:	f001 ffce 	bl	8003404 <HAL_RCC_GetSysClockFreq>
 8001468:	4602      	mov	r2, r0
 800146a:	4b15      	ldr	r3, [pc, #84]	; (80014c0 <HAL_Init+0x68>)
 800146c:	699b      	ldr	r3, [r3, #24]
 800146e:	0a1b      	lsrs	r3, r3, #8
 8001470:	f003 030f 	and.w	r3, r3, #15
 8001474:	4913      	ldr	r1, [pc, #76]	; (80014c4 <HAL_Init+0x6c>)
 8001476:	5ccb      	ldrb	r3, [r1, r3]
 8001478:	f003 031f 	and.w	r3, r3, #31
 800147c:	fa22 f303 	lsr.w	r3, r2, r3
 8001480:	607b      	str	r3, [r7, #4]

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
#else
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE)>> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
 8001482:	4b0f      	ldr	r3, [pc, #60]	; (80014c0 <HAL_Init+0x68>)
 8001484:	699b      	ldr	r3, [r3, #24]
 8001486:	f003 030f 	and.w	r3, r3, #15
 800148a:	4a0e      	ldr	r2, [pc, #56]	; (80014c4 <HAL_Init+0x6c>)
 800148c:	5cd3      	ldrb	r3, [r2, r3]
 800148e:	f003 031f 	and.w	r3, r3, #31
 8001492:	687a      	ldr	r2, [r7, #4]
 8001494:	fa22 f303 	lsr.w	r3, r2, r3
 8001498:	4a0b      	ldr	r2, [pc, #44]	; (80014c8 <HAL_Init+0x70>)
 800149a:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800149c:	4a0b      	ldr	r2, [pc, #44]	; (80014cc <HAL_Init+0x74>)
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80014a2:	2000      	movs	r0, #0
 80014a4:	f000 f814 	bl	80014d0 <HAL_InitTick>
 80014a8:	4603      	mov	r3, r0
 80014aa:	2b00      	cmp	r3, #0
 80014ac:	d001      	beq.n	80014b2 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 80014ae:	2301      	movs	r3, #1
 80014b0:	e002      	b.n	80014b8 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 80014b2:	f7ff fbd9 	bl	8000c68 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80014b6:	2300      	movs	r3, #0
}
 80014b8:	4618      	mov	r0, r3
 80014ba:	3708      	adds	r7, #8
 80014bc:	46bd      	mov	sp, r7
 80014be:	bd80      	pop	{r7, pc}
 80014c0:	58024400 	.word	0x58024400
 80014c4:	0800a6a8 	.word	0x0800a6a8
 80014c8:	24000004 	.word	0x24000004
 80014cc:	24000000 	.word	0x24000000

080014d0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80014d0:	b580      	push	{r7, lr}
 80014d2:	b082      	sub	sp, #8
 80014d4:	af00      	add	r7, sp, #0
 80014d6:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 80014d8:	4b15      	ldr	r3, [pc, #84]	; (8001530 <HAL_InitTick+0x60>)
 80014da:	781b      	ldrb	r3, [r3, #0]
 80014dc:	2b00      	cmp	r3, #0
 80014de:	d101      	bne.n	80014e4 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 80014e0:	2301      	movs	r3, #1
 80014e2:	e021      	b.n	8001528 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 80014e4:	4b13      	ldr	r3, [pc, #76]	; (8001534 <HAL_InitTick+0x64>)
 80014e6:	681a      	ldr	r2, [r3, #0]
 80014e8:	4b11      	ldr	r3, [pc, #68]	; (8001530 <HAL_InitTick+0x60>)
 80014ea:	781b      	ldrb	r3, [r3, #0]
 80014ec:	4619      	mov	r1, r3
 80014ee:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80014f2:	fbb3 f3f1 	udiv	r3, r3, r1
 80014f6:	fbb2 f3f3 	udiv	r3, r2, r3
 80014fa:	4618      	mov	r0, r3
 80014fc:	f000 f941 	bl	8001782 <HAL_SYSTICK_Config>
 8001500:	4603      	mov	r3, r0
 8001502:	2b00      	cmp	r3, #0
 8001504:	d001      	beq.n	800150a <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8001506:	2301      	movs	r3, #1
 8001508:	e00e      	b.n	8001528 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	2b0f      	cmp	r3, #15
 800150e:	d80a      	bhi.n	8001526 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001510:	2200      	movs	r2, #0
 8001512:	6879      	ldr	r1, [r7, #4]
 8001514:	f04f 30ff 	mov.w	r0, #4294967295
 8001518:	f000 f90b 	bl	8001732 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800151c:	4a06      	ldr	r2, [pc, #24]	; (8001538 <HAL_InitTick+0x68>)
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001522:	2300      	movs	r3, #0
 8001524:	e000      	b.n	8001528 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8001526:	2301      	movs	r3, #1
}
 8001528:	4618      	mov	r0, r3
 800152a:	3708      	adds	r7, #8
 800152c:	46bd      	mov	sp, r7
 800152e:	bd80      	pop	{r7, pc}
 8001530:	2400000c 	.word	0x2400000c
 8001534:	24000000 	.word	0x24000000
 8001538:	24000008 	.word	0x24000008

0800153c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800153c:	b480      	push	{r7}
 800153e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001540:	4b06      	ldr	r3, [pc, #24]	; (800155c <HAL_IncTick+0x20>)
 8001542:	781b      	ldrb	r3, [r3, #0]
 8001544:	461a      	mov	r2, r3
 8001546:	4b06      	ldr	r3, [pc, #24]	; (8001560 <HAL_IncTick+0x24>)
 8001548:	681b      	ldr	r3, [r3, #0]
 800154a:	4413      	add	r3, r2
 800154c:	4a04      	ldr	r2, [pc, #16]	; (8001560 <HAL_IncTick+0x24>)
 800154e:	6013      	str	r3, [r2, #0]
}
 8001550:	bf00      	nop
 8001552:	46bd      	mov	sp, r7
 8001554:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001558:	4770      	bx	lr
 800155a:	bf00      	nop
 800155c:	2400000c 	.word	0x2400000c
 8001560:	24000384 	.word	0x24000384

08001564 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001564:	b480      	push	{r7}
 8001566:	af00      	add	r7, sp, #0
  return uwTick;
 8001568:	4b03      	ldr	r3, [pc, #12]	; (8001578 <HAL_GetTick+0x14>)
 800156a:	681b      	ldr	r3, [r3, #0]
}
 800156c:	4618      	mov	r0, r3
 800156e:	46bd      	mov	sp, r7
 8001570:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001574:	4770      	bx	lr
 8001576:	bf00      	nop
 8001578:	24000384 	.word	0x24000384

0800157c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800157c:	b480      	push	{r7}
 800157e:	b085      	sub	sp, #20
 8001580:	af00      	add	r7, sp, #0
 8001582:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	f003 0307 	and.w	r3, r3, #7
 800158a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800158c:	4b0b      	ldr	r3, [pc, #44]	; (80015bc <__NVIC_SetPriorityGrouping+0x40>)
 800158e:	68db      	ldr	r3, [r3, #12]
 8001590:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001592:	68ba      	ldr	r2, [r7, #8]
 8001594:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001598:	4013      	ands	r3, r2
 800159a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800159c:	68fb      	ldr	r3, [r7, #12]
 800159e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80015a0:	68bb      	ldr	r3, [r7, #8]
 80015a2:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80015a4:	4b06      	ldr	r3, [pc, #24]	; (80015c0 <__NVIC_SetPriorityGrouping+0x44>)
 80015a6:	4313      	orrs	r3, r2
 80015a8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80015aa:	4a04      	ldr	r2, [pc, #16]	; (80015bc <__NVIC_SetPriorityGrouping+0x40>)
 80015ac:	68bb      	ldr	r3, [r7, #8]
 80015ae:	60d3      	str	r3, [r2, #12]
}
 80015b0:	bf00      	nop
 80015b2:	3714      	adds	r7, #20
 80015b4:	46bd      	mov	sp, r7
 80015b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ba:	4770      	bx	lr
 80015bc:	e000ed00 	.word	0xe000ed00
 80015c0:	05fa0000 	.word	0x05fa0000

080015c4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80015c4:	b480      	push	{r7}
 80015c6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80015c8:	4b04      	ldr	r3, [pc, #16]	; (80015dc <__NVIC_GetPriorityGrouping+0x18>)
 80015ca:	68db      	ldr	r3, [r3, #12]
 80015cc:	0a1b      	lsrs	r3, r3, #8
 80015ce:	f003 0307 	and.w	r3, r3, #7
}
 80015d2:	4618      	mov	r0, r3
 80015d4:	46bd      	mov	sp, r7
 80015d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015da:	4770      	bx	lr
 80015dc:	e000ed00 	.word	0xe000ed00

080015e0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80015e0:	b480      	push	{r7}
 80015e2:	b083      	sub	sp, #12
 80015e4:	af00      	add	r7, sp, #0
 80015e6:	4603      	mov	r3, r0
 80015e8:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80015ea:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80015ee:	2b00      	cmp	r3, #0
 80015f0:	db0b      	blt.n	800160a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80015f2:	88fb      	ldrh	r3, [r7, #6]
 80015f4:	f003 021f 	and.w	r2, r3, #31
 80015f8:	4907      	ldr	r1, [pc, #28]	; (8001618 <__NVIC_EnableIRQ+0x38>)
 80015fa:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80015fe:	095b      	lsrs	r3, r3, #5
 8001600:	2001      	movs	r0, #1
 8001602:	fa00 f202 	lsl.w	r2, r0, r2
 8001606:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800160a:	bf00      	nop
 800160c:	370c      	adds	r7, #12
 800160e:	46bd      	mov	sp, r7
 8001610:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001614:	4770      	bx	lr
 8001616:	bf00      	nop
 8001618:	e000e100 	.word	0xe000e100

0800161c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800161c:	b480      	push	{r7}
 800161e:	b083      	sub	sp, #12
 8001620:	af00      	add	r7, sp, #0
 8001622:	4603      	mov	r3, r0
 8001624:	6039      	str	r1, [r7, #0]
 8001626:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001628:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800162c:	2b00      	cmp	r3, #0
 800162e:	db0a      	blt.n	8001646 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001630:	683b      	ldr	r3, [r7, #0]
 8001632:	b2da      	uxtb	r2, r3
 8001634:	490c      	ldr	r1, [pc, #48]	; (8001668 <__NVIC_SetPriority+0x4c>)
 8001636:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800163a:	0112      	lsls	r2, r2, #4
 800163c:	b2d2      	uxtb	r2, r2
 800163e:	440b      	add	r3, r1
 8001640:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001644:	e00a      	b.n	800165c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001646:	683b      	ldr	r3, [r7, #0]
 8001648:	b2da      	uxtb	r2, r3
 800164a:	4908      	ldr	r1, [pc, #32]	; (800166c <__NVIC_SetPriority+0x50>)
 800164c:	88fb      	ldrh	r3, [r7, #6]
 800164e:	f003 030f 	and.w	r3, r3, #15
 8001652:	3b04      	subs	r3, #4
 8001654:	0112      	lsls	r2, r2, #4
 8001656:	b2d2      	uxtb	r2, r2
 8001658:	440b      	add	r3, r1
 800165a:	761a      	strb	r2, [r3, #24]
}
 800165c:	bf00      	nop
 800165e:	370c      	adds	r7, #12
 8001660:	46bd      	mov	sp, r7
 8001662:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001666:	4770      	bx	lr
 8001668:	e000e100 	.word	0xe000e100
 800166c:	e000ed00 	.word	0xe000ed00

08001670 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001670:	b480      	push	{r7}
 8001672:	b089      	sub	sp, #36	; 0x24
 8001674:	af00      	add	r7, sp, #0
 8001676:	60f8      	str	r0, [r7, #12]
 8001678:	60b9      	str	r1, [r7, #8]
 800167a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800167c:	68fb      	ldr	r3, [r7, #12]
 800167e:	f003 0307 	and.w	r3, r3, #7
 8001682:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001684:	69fb      	ldr	r3, [r7, #28]
 8001686:	f1c3 0307 	rsb	r3, r3, #7
 800168a:	2b04      	cmp	r3, #4
 800168c:	bf28      	it	cs
 800168e:	2304      	movcs	r3, #4
 8001690:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001692:	69fb      	ldr	r3, [r7, #28]
 8001694:	3304      	adds	r3, #4
 8001696:	2b06      	cmp	r3, #6
 8001698:	d902      	bls.n	80016a0 <NVIC_EncodePriority+0x30>
 800169a:	69fb      	ldr	r3, [r7, #28]
 800169c:	3b03      	subs	r3, #3
 800169e:	e000      	b.n	80016a2 <NVIC_EncodePriority+0x32>
 80016a0:	2300      	movs	r3, #0
 80016a2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80016a4:	f04f 32ff 	mov.w	r2, #4294967295
 80016a8:	69bb      	ldr	r3, [r7, #24]
 80016aa:	fa02 f303 	lsl.w	r3, r2, r3
 80016ae:	43da      	mvns	r2, r3
 80016b0:	68bb      	ldr	r3, [r7, #8]
 80016b2:	401a      	ands	r2, r3
 80016b4:	697b      	ldr	r3, [r7, #20]
 80016b6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80016b8:	f04f 31ff 	mov.w	r1, #4294967295
 80016bc:	697b      	ldr	r3, [r7, #20]
 80016be:	fa01 f303 	lsl.w	r3, r1, r3
 80016c2:	43d9      	mvns	r1, r3
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80016c8:	4313      	orrs	r3, r2
         );
}
 80016ca:	4618      	mov	r0, r3
 80016cc:	3724      	adds	r7, #36	; 0x24
 80016ce:	46bd      	mov	sp, r7
 80016d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016d4:	4770      	bx	lr
	...

080016d8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80016d8:	b580      	push	{r7, lr}
 80016da:	b082      	sub	sp, #8
 80016dc:	af00      	add	r7, sp, #0
 80016de:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	3b01      	subs	r3, #1
 80016e4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80016e8:	d301      	bcc.n	80016ee <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80016ea:	2301      	movs	r3, #1
 80016ec:	e00f      	b.n	800170e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80016ee:	4a0a      	ldr	r2, [pc, #40]	; (8001718 <SysTick_Config+0x40>)
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	3b01      	subs	r3, #1
 80016f4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80016f6:	210f      	movs	r1, #15
 80016f8:	f04f 30ff 	mov.w	r0, #4294967295
 80016fc:	f7ff ff8e 	bl	800161c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001700:	4b05      	ldr	r3, [pc, #20]	; (8001718 <SysTick_Config+0x40>)
 8001702:	2200      	movs	r2, #0
 8001704:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001706:	4b04      	ldr	r3, [pc, #16]	; (8001718 <SysTick_Config+0x40>)
 8001708:	2207      	movs	r2, #7
 800170a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800170c:	2300      	movs	r3, #0
}
 800170e:	4618      	mov	r0, r3
 8001710:	3708      	adds	r7, #8
 8001712:	46bd      	mov	sp, r7
 8001714:	bd80      	pop	{r7, pc}
 8001716:	bf00      	nop
 8001718:	e000e010 	.word	0xe000e010

0800171c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800171c:	b580      	push	{r7, lr}
 800171e:	b082      	sub	sp, #8
 8001720:	af00      	add	r7, sp, #0
 8001722:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001724:	6878      	ldr	r0, [r7, #4]
 8001726:	f7ff ff29 	bl	800157c <__NVIC_SetPriorityGrouping>
}
 800172a:	bf00      	nop
 800172c:	3708      	adds	r7, #8
 800172e:	46bd      	mov	sp, r7
 8001730:	bd80      	pop	{r7, pc}

08001732 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001732:	b580      	push	{r7, lr}
 8001734:	b086      	sub	sp, #24
 8001736:	af00      	add	r7, sp, #0
 8001738:	4603      	mov	r3, r0
 800173a:	60b9      	str	r1, [r7, #8]
 800173c:	607a      	str	r2, [r7, #4]
 800173e:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001740:	f7ff ff40 	bl	80015c4 <__NVIC_GetPriorityGrouping>
 8001744:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001746:	687a      	ldr	r2, [r7, #4]
 8001748:	68b9      	ldr	r1, [r7, #8]
 800174a:	6978      	ldr	r0, [r7, #20]
 800174c:	f7ff ff90 	bl	8001670 <NVIC_EncodePriority>
 8001750:	4602      	mov	r2, r0
 8001752:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001756:	4611      	mov	r1, r2
 8001758:	4618      	mov	r0, r3
 800175a:	f7ff ff5f 	bl	800161c <__NVIC_SetPriority>
}
 800175e:	bf00      	nop
 8001760:	3718      	adds	r7, #24
 8001762:	46bd      	mov	sp, r7
 8001764:	bd80      	pop	{r7, pc}

08001766 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001766:	b580      	push	{r7, lr}
 8001768:	b082      	sub	sp, #8
 800176a:	af00      	add	r7, sp, #0
 800176c:	4603      	mov	r3, r0
 800176e:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001770:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001774:	4618      	mov	r0, r3
 8001776:	f7ff ff33 	bl	80015e0 <__NVIC_EnableIRQ>
}
 800177a:	bf00      	nop
 800177c:	3708      	adds	r7, #8
 800177e:	46bd      	mov	sp, r7
 8001780:	bd80      	pop	{r7, pc}

08001782 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001782:	b580      	push	{r7, lr}
 8001784:	b082      	sub	sp, #8
 8001786:	af00      	add	r7, sp, #0
 8001788:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800178a:	6878      	ldr	r0, [r7, #4]
 800178c:	f7ff ffa4 	bl	80016d8 <SysTick_Config>
 8001790:	4603      	mov	r3, r0
}
 8001792:	4618      	mov	r0, r3
 8001794:	3708      	adds	r7, #8
 8001796:	46bd      	mov	sp, r7
 8001798:	bd80      	pop	{r7, pc}
	...

0800179c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800179c:	b480      	push	{r7}
 800179e:	b089      	sub	sp, #36	; 0x24
 80017a0:	af00      	add	r7, sp, #0
 80017a2:	6078      	str	r0, [r7, #4]
 80017a4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80017a6:	2300      	movs	r3, #0
 80017a8:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 80017aa:	4b89      	ldr	r3, [pc, #548]	; (80019d0 <HAL_GPIO_Init+0x234>)
 80017ac:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80017ae:	e194      	b.n	8001ada <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80017b0:	683b      	ldr	r3, [r7, #0]
 80017b2:	681a      	ldr	r2, [r3, #0]
 80017b4:	2101      	movs	r1, #1
 80017b6:	69fb      	ldr	r3, [r7, #28]
 80017b8:	fa01 f303 	lsl.w	r3, r1, r3
 80017bc:	4013      	ands	r3, r2
 80017be:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 80017c0:	693b      	ldr	r3, [r7, #16]
 80017c2:	2b00      	cmp	r3, #0
 80017c4:	f000 8186 	beq.w	8001ad4 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80017c8:	683b      	ldr	r3, [r7, #0]
 80017ca:	685b      	ldr	r3, [r3, #4]
 80017cc:	f003 0303 	and.w	r3, r3, #3
 80017d0:	2b01      	cmp	r3, #1
 80017d2:	d005      	beq.n	80017e0 <HAL_GPIO_Init+0x44>
 80017d4:	683b      	ldr	r3, [r7, #0]
 80017d6:	685b      	ldr	r3, [r3, #4]
 80017d8:	f003 0303 	and.w	r3, r3, #3
 80017dc:	2b02      	cmp	r3, #2
 80017de:	d130      	bne.n	8001842 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	689b      	ldr	r3, [r3, #8]
 80017e4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80017e6:	69fb      	ldr	r3, [r7, #28]
 80017e8:	005b      	lsls	r3, r3, #1
 80017ea:	2203      	movs	r2, #3
 80017ec:	fa02 f303 	lsl.w	r3, r2, r3
 80017f0:	43db      	mvns	r3, r3
 80017f2:	69ba      	ldr	r2, [r7, #24]
 80017f4:	4013      	ands	r3, r2
 80017f6:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80017f8:	683b      	ldr	r3, [r7, #0]
 80017fa:	68da      	ldr	r2, [r3, #12]
 80017fc:	69fb      	ldr	r3, [r7, #28]
 80017fe:	005b      	lsls	r3, r3, #1
 8001800:	fa02 f303 	lsl.w	r3, r2, r3
 8001804:	69ba      	ldr	r2, [r7, #24]
 8001806:	4313      	orrs	r3, r2
 8001808:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	69ba      	ldr	r2, [r7, #24]
 800180e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	685b      	ldr	r3, [r3, #4]
 8001814:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001816:	2201      	movs	r2, #1
 8001818:	69fb      	ldr	r3, [r7, #28]
 800181a:	fa02 f303 	lsl.w	r3, r2, r3
 800181e:	43db      	mvns	r3, r3
 8001820:	69ba      	ldr	r2, [r7, #24]
 8001822:	4013      	ands	r3, r2
 8001824:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001826:	683b      	ldr	r3, [r7, #0]
 8001828:	685b      	ldr	r3, [r3, #4]
 800182a:	091b      	lsrs	r3, r3, #4
 800182c:	f003 0201 	and.w	r2, r3, #1
 8001830:	69fb      	ldr	r3, [r7, #28]
 8001832:	fa02 f303 	lsl.w	r3, r2, r3
 8001836:	69ba      	ldr	r2, [r7, #24]
 8001838:	4313      	orrs	r3, r2
 800183a:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	69ba      	ldr	r2, [r7, #24]
 8001840:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001842:	683b      	ldr	r3, [r7, #0]
 8001844:	685b      	ldr	r3, [r3, #4]
 8001846:	f003 0303 	and.w	r3, r3, #3
 800184a:	2b03      	cmp	r3, #3
 800184c:	d017      	beq.n	800187e <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	68db      	ldr	r3, [r3, #12]
 8001852:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001854:	69fb      	ldr	r3, [r7, #28]
 8001856:	005b      	lsls	r3, r3, #1
 8001858:	2203      	movs	r2, #3
 800185a:	fa02 f303 	lsl.w	r3, r2, r3
 800185e:	43db      	mvns	r3, r3
 8001860:	69ba      	ldr	r2, [r7, #24]
 8001862:	4013      	ands	r3, r2
 8001864:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001866:	683b      	ldr	r3, [r7, #0]
 8001868:	689a      	ldr	r2, [r3, #8]
 800186a:	69fb      	ldr	r3, [r7, #28]
 800186c:	005b      	lsls	r3, r3, #1
 800186e:	fa02 f303 	lsl.w	r3, r2, r3
 8001872:	69ba      	ldr	r2, [r7, #24]
 8001874:	4313      	orrs	r3, r2
 8001876:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	69ba      	ldr	r2, [r7, #24]
 800187c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800187e:	683b      	ldr	r3, [r7, #0]
 8001880:	685b      	ldr	r3, [r3, #4]
 8001882:	f003 0303 	and.w	r3, r3, #3
 8001886:	2b02      	cmp	r3, #2
 8001888:	d123      	bne.n	80018d2 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800188a:	69fb      	ldr	r3, [r7, #28]
 800188c:	08da      	lsrs	r2, r3, #3
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	3208      	adds	r2, #8
 8001892:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001896:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8001898:	69fb      	ldr	r3, [r7, #28]
 800189a:	f003 0307 	and.w	r3, r3, #7
 800189e:	009b      	lsls	r3, r3, #2
 80018a0:	220f      	movs	r2, #15
 80018a2:	fa02 f303 	lsl.w	r3, r2, r3
 80018a6:	43db      	mvns	r3, r3
 80018a8:	69ba      	ldr	r2, [r7, #24]
 80018aa:	4013      	ands	r3, r2
 80018ac:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80018ae:	683b      	ldr	r3, [r7, #0]
 80018b0:	691a      	ldr	r2, [r3, #16]
 80018b2:	69fb      	ldr	r3, [r7, #28]
 80018b4:	f003 0307 	and.w	r3, r3, #7
 80018b8:	009b      	lsls	r3, r3, #2
 80018ba:	fa02 f303 	lsl.w	r3, r2, r3
 80018be:	69ba      	ldr	r2, [r7, #24]
 80018c0:	4313      	orrs	r3, r2
 80018c2:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80018c4:	69fb      	ldr	r3, [r7, #28]
 80018c6:	08da      	lsrs	r2, r3, #3
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	3208      	adds	r2, #8
 80018cc:	69b9      	ldr	r1, [r7, #24]
 80018ce:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	681b      	ldr	r3, [r3, #0]
 80018d6:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80018d8:	69fb      	ldr	r3, [r7, #28]
 80018da:	005b      	lsls	r3, r3, #1
 80018dc:	2203      	movs	r2, #3
 80018de:	fa02 f303 	lsl.w	r3, r2, r3
 80018e2:	43db      	mvns	r3, r3
 80018e4:	69ba      	ldr	r2, [r7, #24]
 80018e6:	4013      	ands	r3, r2
 80018e8:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80018ea:	683b      	ldr	r3, [r7, #0]
 80018ec:	685b      	ldr	r3, [r3, #4]
 80018ee:	f003 0203 	and.w	r2, r3, #3
 80018f2:	69fb      	ldr	r3, [r7, #28]
 80018f4:	005b      	lsls	r3, r3, #1
 80018f6:	fa02 f303 	lsl.w	r3, r2, r3
 80018fa:	69ba      	ldr	r2, [r7, #24]
 80018fc:	4313      	orrs	r3, r2
 80018fe:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	69ba      	ldr	r2, [r7, #24]
 8001904:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001906:	683b      	ldr	r3, [r7, #0]
 8001908:	685b      	ldr	r3, [r3, #4]
 800190a:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800190e:	2b00      	cmp	r3, #0
 8001910:	f000 80e0 	beq.w	8001ad4 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001914:	4b2f      	ldr	r3, [pc, #188]	; (80019d4 <HAL_GPIO_Init+0x238>)
 8001916:	f8d3 3154 	ldr.w	r3, [r3, #340]	; 0x154
 800191a:	4a2e      	ldr	r2, [pc, #184]	; (80019d4 <HAL_GPIO_Init+0x238>)
 800191c:	f043 0302 	orr.w	r3, r3, #2
 8001920:	f8c2 3154 	str.w	r3, [r2, #340]	; 0x154
 8001924:	4b2b      	ldr	r3, [pc, #172]	; (80019d4 <HAL_GPIO_Init+0x238>)
 8001926:	f8d3 3154 	ldr.w	r3, [r3, #340]	; 0x154
 800192a:	f003 0302 	and.w	r3, r3, #2
 800192e:	60fb      	str	r3, [r7, #12]
 8001930:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001932:	4a29      	ldr	r2, [pc, #164]	; (80019d8 <HAL_GPIO_Init+0x23c>)
 8001934:	69fb      	ldr	r3, [r7, #28]
 8001936:	089b      	lsrs	r3, r3, #2
 8001938:	3302      	adds	r3, #2
 800193a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800193e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8001940:	69fb      	ldr	r3, [r7, #28]
 8001942:	f003 0303 	and.w	r3, r3, #3
 8001946:	009b      	lsls	r3, r3, #2
 8001948:	220f      	movs	r2, #15
 800194a:	fa02 f303 	lsl.w	r3, r2, r3
 800194e:	43db      	mvns	r3, r3
 8001950:	69ba      	ldr	r2, [r7, #24]
 8001952:	4013      	ands	r3, r2
 8001954:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	4a20      	ldr	r2, [pc, #128]	; (80019dc <HAL_GPIO_Init+0x240>)
 800195a:	4293      	cmp	r3, r2
 800195c:	d052      	beq.n	8001a04 <HAL_GPIO_Init+0x268>
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	4a1f      	ldr	r2, [pc, #124]	; (80019e0 <HAL_GPIO_Init+0x244>)
 8001962:	4293      	cmp	r3, r2
 8001964:	d031      	beq.n	80019ca <HAL_GPIO_Init+0x22e>
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	4a1e      	ldr	r2, [pc, #120]	; (80019e4 <HAL_GPIO_Init+0x248>)
 800196a:	4293      	cmp	r3, r2
 800196c:	d02b      	beq.n	80019c6 <HAL_GPIO_Init+0x22a>
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	4a1d      	ldr	r2, [pc, #116]	; (80019e8 <HAL_GPIO_Init+0x24c>)
 8001972:	4293      	cmp	r3, r2
 8001974:	d025      	beq.n	80019c2 <HAL_GPIO_Init+0x226>
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	4a1c      	ldr	r2, [pc, #112]	; (80019ec <HAL_GPIO_Init+0x250>)
 800197a:	4293      	cmp	r3, r2
 800197c:	d01f      	beq.n	80019be <HAL_GPIO_Init+0x222>
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	4a1b      	ldr	r2, [pc, #108]	; (80019f0 <HAL_GPIO_Init+0x254>)
 8001982:	4293      	cmp	r3, r2
 8001984:	d019      	beq.n	80019ba <HAL_GPIO_Init+0x21e>
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	4a1a      	ldr	r2, [pc, #104]	; (80019f4 <HAL_GPIO_Init+0x258>)
 800198a:	4293      	cmp	r3, r2
 800198c:	d013      	beq.n	80019b6 <HAL_GPIO_Init+0x21a>
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	4a19      	ldr	r2, [pc, #100]	; (80019f8 <HAL_GPIO_Init+0x25c>)
 8001992:	4293      	cmp	r3, r2
 8001994:	d00d      	beq.n	80019b2 <HAL_GPIO_Init+0x216>
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	4a18      	ldr	r2, [pc, #96]	; (80019fc <HAL_GPIO_Init+0x260>)
 800199a:	4293      	cmp	r3, r2
 800199c:	d007      	beq.n	80019ae <HAL_GPIO_Init+0x212>
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	4a17      	ldr	r2, [pc, #92]	; (8001a00 <HAL_GPIO_Init+0x264>)
 80019a2:	4293      	cmp	r3, r2
 80019a4:	d101      	bne.n	80019aa <HAL_GPIO_Init+0x20e>
 80019a6:	2309      	movs	r3, #9
 80019a8:	e02d      	b.n	8001a06 <HAL_GPIO_Init+0x26a>
 80019aa:	230a      	movs	r3, #10
 80019ac:	e02b      	b.n	8001a06 <HAL_GPIO_Init+0x26a>
 80019ae:	2308      	movs	r3, #8
 80019b0:	e029      	b.n	8001a06 <HAL_GPIO_Init+0x26a>
 80019b2:	2307      	movs	r3, #7
 80019b4:	e027      	b.n	8001a06 <HAL_GPIO_Init+0x26a>
 80019b6:	2306      	movs	r3, #6
 80019b8:	e025      	b.n	8001a06 <HAL_GPIO_Init+0x26a>
 80019ba:	2305      	movs	r3, #5
 80019bc:	e023      	b.n	8001a06 <HAL_GPIO_Init+0x26a>
 80019be:	2304      	movs	r3, #4
 80019c0:	e021      	b.n	8001a06 <HAL_GPIO_Init+0x26a>
 80019c2:	2303      	movs	r3, #3
 80019c4:	e01f      	b.n	8001a06 <HAL_GPIO_Init+0x26a>
 80019c6:	2302      	movs	r3, #2
 80019c8:	e01d      	b.n	8001a06 <HAL_GPIO_Init+0x26a>
 80019ca:	2301      	movs	r3, #1
 80019cc:	e01b      	b.n	8001a06 <HAL_GPIO_Init+0x26a>
 80019ce:	bf00      	nop
 80019d0:	58000080 	.word	0x58000080
 80019d4:	58024400 	.word	0x58024400
 80019d8:	58000400 	.word	0x58000400
 80019dc:	58020000 	.word	0x58020000
 80019e0:	58020400 	.word	0x58020400
 80019e4:	58020800 	.word	0x58020800
 80019e8:	58020c00 	.word	0x58020c00
 80019ec:	58021000 	.word	0x58021000
 80019f0:	58021400 	.word	0x58021400
 80019f4:	58021800 	.word	0x58021800
 80019f8:	58021c00 	.word	0x58021c00
 80019fc:	58022000 	.word	0x58022000
 8001a00:	58022400 	.word	0x58022400
 8001a04:	2300      	movs	r3, #0
 8001a06:	69fa      	ldr	r2, [r7, #28]
 8001a08:	f002 0203 	and.w	r2, r2, #3
 8001a0c:	0092      	lsls	r2, r2, #2
 8001a0e:	4093      	lsls	r3, r2
 8001a10:	69ba      	ldr	r2, [r7, #24]
 8001a12:	4313      	orrs	r3, r2
 8001a14:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001a16:	4938      	ldr	r1, [pc, #224]	; (8001af8 <HAL_GPIO_Init+0x35c>)
 8001a18:	69fb      	ldr	r3, [r7, #28]
 8001a1a:	089b      	lsrs	r3, r3, #2
 8001a1c:	3302      	adds	r3, #2
 8001a1e:	69ba      	ldr	r2, [r7, #24]
 8001a20:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001a24:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001a28:	681b      	ldr	r3, [r3, #0]
 8001a2a:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001a2c:	693b      	ldr	r3, [r7, #16]
 8001a2e:	43db      	mvns	r3, r3
 8001a30:	69ba      	ldr	r2, [r7, #24]
 8001a32:	4013      	ands	r3, r2
 8001a34:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001a36:	683b      	ldr	r3, [r7, #0]
 8001a38:	685b      	ldr	r3, [r3, #4]
 8001a3a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001a3e:	2b00      	cmp	r3, #0
 8001a40:	d003      	beq.n	8001a4a <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8001a42:	69ba      	ldr	r2, [r7, #24]
 8001a44:	693b      	ldr	r3, [r7, #16]
 8001a46:	4313      	orrs	r3, r2
 8001a48:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8001a4a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001a4e:	69bb      	ldr	r3, [r7, #24]
 8001a50:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8001a52:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001a56:	685b      	ldr	r3, [r3, #4]
 8001a58:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001a5a:	693b      	ldr	r3, [r7, #16]
 8001a5c:	43db      	mvns	r3, r3
 8001a5e:	69ba      	ldr	r2, [r7, #24]
 8001a60:	4013      	ands	r3, r2
 8001a62:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001a64:	683b      	ldr	r3, [r7, #0]
 8001a66:	685b      	ldr	r3, [r3, #4]
 8001a68:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001a6c:	2b00      	cmp	r3, #0
 8001a6e:	d003      	beq.n	8001a78 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8001a70:	69ba      	ldr	r2, [r7, #24]
 8001a72:	693b      	ldr	r3, [r7, #16]
 8001a74:	4313      	orrs	r3, r2
 8001a76:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8001a78:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001a7c:	69bb      	ldr	r3, [r7, #24]
 8001a7e:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8001a80:	697b      	ldr	r3, [r7, #20]
 8001a82:	685b      	ldr	r3, [r3, #4]
 8001a84:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001a86:	693b      	ldr	r3, [r7, #16]
 8001a88:	43db      	mvns	r3, r3
 8001a8a:	69ba      	ldr	r2, [r7, #24]
 8001a8c:	4013      	ands	r3, r2
 8001a8e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001a90:	683b      	ldr	r3, [r7, #0]
 8001a92:	685b      	ldr	r3, [r3, #4]
 8001a94:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a98:	2b00      	cmp	r3, #0
 8001a9a:	d003      	beq.n	8001aa4 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8001a9c:	69ba      	ldr	r2, [r7, #24]
 8001a9e:	693b      	ldr	r3, [r7, #16]
 8001aa0:	4313      	orrs	r3, r2
 8001aa2:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8001aa4:	697b      	ldr	r3, [r7, #20]
 8001aa6:	69ba      	ldr	r2, [r7, #24]
 8001aa8:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8001aaa:	697b      	ldr	r3, [r7, #20]
 8001aac:	681b      	ldr	r3, [r3, #0]
 8001aae:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001ab0:	693b      	ldr	r3, [r7, #16]
 8001ab2:	43db      	mvns	r3, r3
 8001ab4:	69ba      	ldr	r2, [r7, #24]
 8001ab6:	4013      	ands	r3, r2
 8001ab8:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001aba:	683b      	ldr	r3, [r7, #0]
 8001abc:	685b      	ldr	r3, [r3, #4]
 8001abe:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001ac2:	2b00      	cmp	r3, #0
 8001ac4:	d003      	beq.n	8001ace <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 8001ac6:	69ba      	ldr	r2, [r7, #24]
 8001ac8:	693b      	ldr	r3, [r7, #16]
 8001aca:	4313      	orrs	r3, r2
 8001acc:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8001ace:	697b      	ldr	r3, [r7, #20]
 8001ad0:	69ba      	ldr	r2, [r7, #24]
 8001ad2:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8001ad4:	69fb      	ldr	r3, [r7, #28]
 8001ad6:	3301      	adds	r3, #1
 8001ad8:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8001ada:	683b      	ldr	r3, [r7, #0]
 8001adc:	681a      	ldr	r2, [r3, #0]
 8001ade:	69fb      	ldr	r3, [r7, #28]
 8001ae0:	fa22 f303 	lsr.w	r3, r2, r3
 8001ae4:	2b00      	cmp	r3, #0
 8001ae6:	f47f ae63 	bne.w	80017b0 <HAL_GPIO_Init+0x14>
  }
}
 8001aea:	bf00      	nop
 8001aec:	bf00      	nop
 8001aee:	3724      	adds	r7, #36	; 0x24
 8001af0:	46bd      	mov	sp, r7
 8001af2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001af6:	4770      	bx	lr
 8001af8:	58000400 	.word	0x58000400

08001afc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001afc:	b480      	push	{r7}
 8001afe:	b083      	sub	sp, #12
 8001b00:	af00      	add	r7, sp, #0
 8001b02:	6078      	str	r0, [r7, #4]
 8001b04:	460b      	mov	r3, r1
 8001b06:	807b      	strh	r3, [r7, #2]
 8001b08:	4613      	mov	r3, r2
 8001b0a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001b0c:	787b      	ldrb	r3, [r7, #1]
 8001b0e:	2b00      	cmp	r3, #0
 8001b10:	d003      	beq.n	8001b1a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001b12:	887a      	ldrh	r2, [r7, #2]
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8001b18:	e003      	b.n	8001b22 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8001b1a:	887b      	ldrh	r3, [r7, #2]
 8001b1c:	041a      	lsls	r2, r3, #16
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	619a      	str	r2, [r3, #24]
}
 8001b22:	bf00      	nop
 8001b24:	370c      	adds	r7, #12
 8001b26:	46bd      	mov	sp, r7
 8001b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b2c:	4770      	bx	lr

08001b2e <HAL_GPIO_TogglePin>:
  * @param  GPIOx: Where x can be (A..K) to select the GPIO peripheral.
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001b2e:	b480      	push	{r7}
 8001b30:	b085      	sub	sp, #20
 8001b32:	af00      	add	r7, sp, #0
 8001b34:	6078      	str	r0, [r7, #4]
 8001b36:	460b      	mov	r3, r1
 8001b38:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	695b      	ldr	r3, [r3, #20]
 8001b3e:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001b40:	887a      	ldrh	r2, [r7, #2]
 8001b42:	68fb      	ldr	r3, [r7, #12]
 8001b44:	4013      	ands	r3, r2
 8001b46:	041a      	lsls	r2, r3, #16
 8001b48:	68fb      	ldr	r3, [r7, #12]
 8001b4a:	43d9      	mvns	r1, r3
 8001b4c:	887b      	ldrh	r3, [r7, #2]
 8001b4e:	400b      	ands	r3, r1
 8001b50:	431a      	orrs	r2, r3
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	619a      	str	r2, [r3, #24]
}
 8001b56:	bf00      	nop
 8001b58:	3714      	adds	r7, #20
 8001b5a:	46bd      	mov	sp, r7
 8001b5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b60:	4770      	bx	lr
	...

08001b64 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001b64:	b580      	push	{r7, lr}
 8001b66:	b082      	sub	sp, #8
 8001b68:	af00      	add	r7, sp, #0
 8001b6a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	2b00      	cmp	r3, #0
 8001b70:	d101      	bne.n	8001b76 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001b72:	2301      	movs	r3, #1
 8001b74:	e07f      	b.n	8001c76 <HAL_I2C_Init+0x112>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001b7c:	b2db      	uxtb	r3, r3
 8001b7e:	2b00      	cmp	r3, #0
 8001b80:	d106      	bne.n	8001b90 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	2200      	movs	r2, #0
 8001b86:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8001b8a:	6878      	ldr	r0, [r7, #4]
 8001b8c:	f7fe fee4 	bl	8000958 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	2224      	movs	r2, #36	; 0x24
 8001b94:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	681b      	ldr	r3, [r3, #0]
 8001b9c:	681a      	ldr	r2, [r3, #0]
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	681b      	ldr	r3, [r3, #0]
 8001ba2:	f022 0201 	bic.w	r2, r2, #1
 8001ba6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	685a      	ldr	r2, [r3, #4]
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8001bb4:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	681b      	ldr	r3, [r3, #0]
 8001bba:	689a      	ldr	r2, [r3, #8]
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001bc4:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	68db      	ldr	r3, [r3, #12]
 8001bca:	2b01      	cmp	r3, #1
 8001bcc:	d107      	bne.n	8001bde <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	689a      	ldr	r2, [r3, #8]
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	681b      	ldr	r3, [r3, #0]
 8001bd6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001bda:	609a      	str	r2, [r3, #8]
 8001bdc:	e006      	b.n	8001bec <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	689a      	ldr	r2, [r3, #8]
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	681b      	ldr	r3, [r3, #0]
 8001be6:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8001bea:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	68db      	ldr	r3, [r3, #12]
 8001bf0:	2b02      	cmp	r3, #2
 8001bf2:	d104      	bne.n	8001bfe <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001bfc:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	681b      	ldr	r3, [r3, #0]
 8001c02:	6859      	ldr	r1, [r3, #4]
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	681a      	ldr	r2, [r3, #0]
 8001c08:	4b1d      	ldr	r3, [pc, #116]	; (8001c80 <HAL_I2C_Init+0x11c>)
 8001c0a:	430b      	orrs	r3, r1
 8001c0c:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	681b      	ldr	r3, [r3, #0]
 8001c12:	68da      	ldr	r2, [r3, #12]
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001c1c:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	691a      	ldr	r2, [r3, #16]
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	695b      	ldr	r3, [r3, #20]
 8001c26:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	699b      	ldr	r3, [r3, #24]
 8001c2e:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	681b      	ldr	r3, [r3, #0]
 8001c34:	430a      	orrs	r2, r1
 8001c36:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	69d9      	ldr	r1, [r3, #28]
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	6a1a      	ldr	r2, [r3, #32]
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	430a      	orrs	r2, r1
 8001c46:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	681a      	ldr	r2, [r3, #0]
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	681b      	ldr	r3, [r3, #0]
 8001c52:	f042 0201 	orr.w	r2, r2, #1
 8001c56:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	2200      	movs	r2, #0
 8001c5c:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	2220      	movs	r2, #32
 8001c62:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	2200      	movs	r2, #0
 8001c6a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	2200      	movs	r2, #0
 8001c70:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8001c74:	2300      	movs	r3, #0
}
 8001c76:	4618      	mov	r0, r3
 8001c78:	3708      	adds	r7, #8
 8001c7a:	46bd      	mov	sp, r7
 8001c7c:	bd80      	pop	{r7, pc}
 8001c7e:	bf00      	nop
 8001c80:	02008000 	.word	0x02008000

08001c84 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001c84:	b580      	push	{r7, lr}
 8001c86:	b088      	sub	sp, #32
 8001c88:	af02      	add	r7, sp, #8
 8001c8a:	60f8      	str	r0, [r7, #12]
 8001c8c:	4608      	mov	r0, r1
 8001c8e:	4611      	mov	r1, r2
 8001c90:	461a      	mov	r2, r3
 8001c92:	4603      	mov	r3, r0
 8001c94:	817b      	strh	r3, [r7, #10]
 8001c96:	460b      	mov	r3, r1
 8001c98:	813b      	strh	r3, [r7, #8]
 8001c9a:	4613      	mov	r3, r2
 8001c9c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001c9e:	68fb      	ldr	r3, [r7, #12]
 8001ca0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001ca4:	b2db      	uxtb	r3, r3
 8001ca6:	2b20      	cmp	r3, #32
 8001ca8:	f040 80f9 	bne.w	8001e9e <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8001cac:	6a3b      	ldr	r3, [r7, #32]
 8001cae:	2b00      	cmp	r3, #0
 8001cb0:	d002      	beq.n	8001cb8 <HAL_I2C_Mem_Write+0x34>
 8001cb2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8001cb4:	2b00      	cmp	r3, #0
 8001cb6:	d105      	bne.n	8001cc4 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8001cb8:	68fb      	ldr	r3, [r7, #12]
 8001cba:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001cbe:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8001cc0:	2301      	movs	r3, #1
 8001cc2:	e0ed      	b.n	8001ea0 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001cc4:	68fb      	ldr	r3, [r7, #12]
 8001cc6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8001cca:	2b01      	cmp	r3, #1
 8001ccc:	d101      	bne.n	8001cd2 <HAL_I2C_Mem_Write+0x4e>
 8001cce:	2302      	movs	r3, #2
 8001cd0:	e0e6      	b.n	8001ea0 <HAL_I2C_Mem_Write+0x21c>
 8001cd2:	68fb      	ldr	r3, [r7, #12]
 8001cd4:	2201      	movs	r2, #1
 8001cd6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8001cda:	f7ff fc43 	bl	8001564 <HAL_GetTick>
 8001cde:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8001ce0:	697b      	ldr	r3, [r7, #20]
 8001ce2:	9300      	str	r3, [sp, #0]
 8001ce4:	2319      	movs	r3, #25
 8001ce6:	2201      	movs	r2, #1
 8001ce8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001cec:	68f8      	ldr	r0, [r7, #12]
 8001cee:	f000 fac3 	bl	8002278 <I2C_WaitOnFlagUntilTimeout>
 8001cf2:	4603      	mov	r3, r0
 8001cf4:	2b00      	cmp	r3, #0
 8001cf6:	d001      	beq.n	8001cfc <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8001cf8:	2301      	movs	r3, #1
 8001cfa:	e0d1      	b.n	8001ea0 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8001cfc:	68fb      	ldr	r3, [r7, #12]
 8001cfe:	2221      	movs	r2, #33	; 0x21
 8001d00:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8001d04:	68fb      	ldr	r3, [r7, #12]
 8001d06:	2240      	movs	r2, #64	; 0x40
 8001d08:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001d0c:	68fb      	ldr	r3, [r7, #12]
 8001d0e:	2200      	movs	r2, #0
 8001d10:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8001d12:	68fb      	ldr	r3, [r7, #12]
 8001d14:	6a3a      	ldr	r2, [r7, #32]
 8001d16:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8001d18:	68fb      	ldr	r3, [r7, #12]
 8001d1a:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8001d1c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8001d1e:	68fb      	ldr	r3, [r7, #12]
 8001d20:	2200      	movs	r2, #0
 8001d22:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8001d24:	88f8      	ldrh	r0, [r7, #6]
 8001d26:	893a      	ldrh	r2, [r7, #8]
 8001d28:	8979      	ldrh	r1, [r7, #10]
 8001d2a:	697b      	ldr	r3, [r7, #20]
 8001d2c:	9301      	str	r3, [sp, #4]
 8001d2e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001d30:	9300      	str	r3, [sp, #0]
 8001d32:	4603      	mov	r3, r0
 8001d34:	68f8      	ldr	r0, [r7, #12]
 8001d36:	f000 f9d3 	bl	80020e0 <I2C_RequestMemoryWrite>
 8001d3a:	4603      	mov	r3, r0
 8001d3c:	2b00      	cmp	r3, #0
 8001d3e:	d005      	beq.n	8001d4c <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8001d40:	68fb      	ldr	r3, [r7, #12]
 8001d42:	2200      	movs	r2, #0
 8001d44:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8001d48:	2301      	movs	r3, #1
 8001d4a:	e0a9      	b.n	8001ea0 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001d4c:	68fb      	ldr	r3, [r7, #12]
 8001d4e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001d50:	b29b      	uxth	r3, r3
 8001d52:	2bff      	cmp	r3, #255	; 0xff
 8001d54:	d90e      	bls.n	8001d74 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8001d56:	68fb      	ldr	r3, [r7, #12]
 8001d58:	22ff      	movs	r2, #255	; 0xff
 8001d5a:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8001d5c:	68fb      	ldr	r3, [r7, #12]
 8001d5e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001d60:	b2da      	uxtb	r2, r3
 8001d62:	8979      	ldrh	r1, [r7, #10]
 8001d64:	2300      	movs	r3, #0
 8001d66:	9300      	str	r3, [sp, #0]
 8001d68:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001d6c:	68f8      	ldr	r0, [r7, #12]
 8001d6e:	f000 fc3d 	bl	80025ec <I2C_TransferConfig>
 8001d72:	e00f      	b.n	8001d94 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8001d74:	68fb      	ldr	r3, [r7, #12]
 8001d76:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001d78:	b29a      	uxth	r2, r3
 8001d7a:	68fb      	ldr	r3, [r7, #12]
 8001d7c:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8001d7e:	68fb      	ldr	r3, [r7, #12]
 8001d80:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001d82:	b2da      	uxtb	r2, r3
 8001d84:	8979      	ldrh	r1, [r7, #10]
 8001d86:	2300      	movs	r3, #0
 8001d88:	9300      	str	r3, [sp, #0]
 8001d8a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001d8e:	68f8      	ldr	r0, [r7, #12]
 8001d90:	f000 fc2c 	bl	80025ec <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001d94:	697a      	ldr	r2, [r7, #20]
 8001d96:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001d98:	68f8      	ldr	r0, [r7, #12]
 8001d9a:	f000 fabc 	bl	8002316 <I2C_WaitOnTXISFlagUntilTimeout>
 8001d9e:	4603      	mov	r3, r0
 8001da0:	2b00      	cmp	r3, #0
 8001da2:	d001      	beq.n	8001da8 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8001da4:	2301      	movs	r3, #1
 8001da6:	e07b      	b.n	8001ea0 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8001da8:	68fb      	ldr	r3, [r7, #12]
 8001daa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001dac:	781a      	ldrb	r2, [r3, #0]
 8001dae:	68fb      	ldr	r3, [r7, #12]
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001db4:	68fb      	ldr	r3, [r7, #12]
 8001db6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001db8:	1c5a      	adds	r2, r3, #1
 8001dba:	68fb      	ldr	r3, [r7, #12]
 8001dbc:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8001dbe:	68fb      	ldr	r3, [r7, #12]
 8001dc0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001dc2:	b29b      	uxth	r3, r3
 8001dc4:	3b01      	subs	r3, #1
 8001dc6:	b29a      	uxth	r2, r3
 8001dc8:	68fb      	ldr	r3, [r7, #12]
 8001dca:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8001dcc:	68fb      	ldr	r3, [r7, #12]
 8001dce:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001dd0:	3b01      	subs	r3, #1
 8001dd2:	b29a      	uxth	r2, r3
 8001dd4:	68fb      	ldr	r3, [r7, #12]
 8001dd6:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8001dd8:	68fb      	ldr	r3, [r7, #12]
 8001dda:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001ddc:	b29b      	uxth	r3, r3
 8001dde:	2b00      	cmp	r3, #0
 8001de0:	d034      	beq.n	8001e4c <HAL_I2C_Mem_Write+0x1c8>
 8001de2:	68fb      	ldr	r3, [r7, #12]
 8001de4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001de6:	2b00      	cmp	r3, #0
 8001de8:	d130      	bne.n	8001e4c <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8001dea:	697b      	ldr	r3, [r7, #20]
 8001dec:	9300      	str	r3, [sp, #0]
 8001dee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001df0:	2200      	movs	r2, #0
 8001df2:	2180      	movs	r1, #128	; 0x80
 8001df4:	68f8      	ldr	r0, [r7, #12]
 8001df6:	f000 fa3f 	bl	8002278 <I2C_WaitOnFlagUntilTimeout>
 8001dfa:	4603      	mov	r3, r0
 8001dfc:	2b00      	cmp	r3, #0
 8001dfe:	d001      	beq.n	8001e04 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8001e00:	2301      	movs	r3, #1
 8001e02:	e04d      	b.n	8001ea0 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001e04:	68fb      	ldr	r3, [r7, #12]
 8001e06:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001e08:	b29b      	uxth	r3, r3
 8001e0a:	2bff      	cmp	r3, #255	; 0xff
 8001e0c:	d90e      	bls.n	8001e2c <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8001e0e:	68fb      	ldr	r3, [r7, #12]
 8001e10:	22ff      	movs	r2, #255	; 0xff
 8001e12:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8001e14:	68fb      	ldr	r3, [r7, #12]
 8001e16:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001e18:	b2da      	uxtb	r2, r3
 8001e1a:	8979      	ldrh	r1, [r7, #10]
 8001e1c:	2300      	movs	r3, #0
 8001e1e:	9300      	str	r3, [sp, #0]
 8001e20:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001e24:	68f8      	ldr	r0, [r7, #12]
 8001e26:	f000 fbe1 	bl	80025ec <I2C_TransferConfig>
 8001e2a:	e00f      	b.n	8001e4c <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8001e2c:	68fb      	ldr	r3, [r7, #12]
 8001e2e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001e30:	b29a      	uxth	r2, r3
 8001e32:	68fb      	ldr	r3, [r7, #12]
 8001e34:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8001e36:	68fb      	ldr	r3, [r7, #12]
 8001e38:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001e3a:	b2da      	uxtb	r2, r3
 8001e3c:	8979      	ldrh	r1, [r7, #10]
 8001e3e:	2300      	movs	r3, #0
 8001e40:	9300      	str	r3, [sp, #0]
 8001e42:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001e46:	68f8      	ldr	r0, [r7, #12]
 8001e48:	f000 fbd0 	bl	80025ec <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8001e4c:	68fb      	ldr	r3, [r7, #12]
 8001e4e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001e50:	b29b      	uxth	r3, r3
 8001e52:	2b00      	cmp	r3, #0
 8001e54:	d19e      	bne.n	8001d94 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001e56:	697a      	ldr	r2, [r7, #20]
 8001e58:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001e5a:	68f8      	ldr	r0, [r7, #12]
 8001e5c:	f000 faa2 	bl	80023a4 <I2C_WaitOnSTOPFlagUntilTimeout>
 8001e60:	4603      	mov	r3, r0
 8001e62:	2b00      	cmp	r3, #0
 8001e64:	d001      	beq.n	8001e6a <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8001e66:	2301      	movs	r3, #1
 8001e68:	e01a      	b.n	8001ea0 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001e6a:	68fb      	ldr	r3, [r7, #12]
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	2220      	movs	r2, #32
 8001e70:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8001e72:	68fb      	ldr	r3, [r7, #12]
 8001e74:	681b      	ldr	r3, [r3, #0]
 8001e76:	6859      	ldr	r1, [r3, #4]
 8001e78:	68fb      	ldr	r3, [r7, #12]
 8001e7a:	681a      	ldr	r2, [r3, #0]
 8001e7c:	4b0a      	ldr	r3, [pc, #40]	; (8001ea8 <HAL_I2C_Mem_Write+0x224>)
 8001e7e:	400b      	ands	r3, r1
 8001e80:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8001e82:	68fb      	ldr	r3, [r7, #12]
 8001e84:	2220      	movs	r2, #32
 8001e86:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8001e8a:	68fb      	ldr	r3, [r7, #12]
 8001e8c:	2200      	movs	r2, #0
 8001e8e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001e92:	68fb      	ldr	r3, [r7, #12]
 8001e94:	2200      	movs	r2, #0
 8001e96:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8001e9a:	2300      	movs	r3, #0
 8001e9c:	e000      	b.n	8001ea0 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8001e9e:	2302      	movs	r3, #2
  }
}
 8001ea0:	4618      	mov	r0, r3
 8001ea2:	3718      	adds	r7, #24
 8001ea4:	46bd      	mov	sp, r7
 8001ea6:	bd80      	pop	{r7, pc}
 8001ea8:	fe00e800 	.word	0xfe00e800

08001eac <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001eac:	b580      	push	{r7, lr}
 8001eae:	b088      	sub	sp, #32
 8001eb0:	af02      	add	r7, sp, #8
 8001eb2:	60f8      	str	r0, [r7, #12]
 8001eb4:	4608      	mov	r0, r1
 8001eb6:	4611      	mov	r1, r2
 8001eb8:	461a      	mov	r2, r3
 8001eba:	4603      	mov	r3, r0
 8001ebc:	817b      	strh	r3, [r7, #10]
 8001ebe:	460b      	mov	r3, r1
 8001ec0:	813b      	strh	r3, [r7, #8]
 8001ec2:	4613      	mov	r3, r2
 8001ec4:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001ec6:	68fb      	ldr	r3, [r7, #12]
 8001ec8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001ecc:	b2db      	uxtb	r3, r3
 8001ece:	2b20      	cmp	r3, #32
 8001ed0:	f040 80fd 	bne.w	80020ce <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8001ed4:	6a3b      	ldr	r3, [r7, #32]
 8001ed6:	2b00      	cmp	r3, #0
 8001ed8:	d002      	beq.n	8001ee0 <HAL_I2C_Mem_Read+0x34>
 8001eda:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8001edc:	2b00      	cmp	r3, #0
 8001ede:	d105      	bne.n	8001eec <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8001ee0:	68fb      	ldr	r3, [r7, #12]
 8001ee2:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001ee6:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8001ee8:	2301      	movs	r3, #1
 8001eea:	e0f1      	b.n	80020d0 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001eec:	68fb      	ldr	r3, [r7, #12]
 8001eee:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8001ef2:	2b01      	cmp	r3, #1
 8001ef4:	d101      	bne.n	8001efa <HAL_I2C_Mem_Read+0x4e>
 8001ef6:	2302      	movs	r3, #2
 8001ef8:	e0ea      	b.n	80020d0 <HAL_I2C_Mem_Read+0x224>
 8001efa:	68fb      	ldr	r3, [r7, #12]
 8001efc:	2201      	movs	r2, #1
 8001efe:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8001f02:	f7ff fb2f 	bl	8001564 <HAL_GetTick>
 8001f06:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8001f08:	697b      	ldr	r3, [r7, #20]
 8001f0a:	9300      	str	r3, [sp, #0]
 8001f0c:	2319      	movs	r3, #25
 8001f0e:	2201      	movs	r2, #1
 8001f10:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001f14:	68f8      	ldr	r0, [r7, #12]
 8001f16:	f000 f9af 	bl	8002278 <I2C_WaitOnFlagUntilTimeout>
 8001f1a:	4603      	mov	r3, r0
 8001f1c:	2b00      	cmp	r3, #0
 8001f1e:	d001      	beq.n	8001f24 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8001f20:	2301      	movs	r3, #1
 8001f22:	e0d5      	b.n	80020d0 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8001f24:	68fb      	ldr	r3, [r7, #12]
 8001f26:	2222      	movs	r2, #34	; 0x22
 8001f28:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8001f2c:	68fb      	ldr	r3, [r7, #12]
 8001f2e:	2240      	movs	r2, #64	; 0x40
 8001f30:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001f34:	68fb      	ldr	r3, [r7, #12]
 8001f36:	2200      	movs	r2, #0
 8001f38:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8001f3a:	68fb      	ldr	r3, [r7, #12]
 8001f3c:	6a3a      	ldr	r2, [r7, #32]
 8001f3e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8001f40:	68fb      	ldr	r3, [r7, #12]
 8001f42:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8001f44:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8001f46:	68fb      	ldr	r3, [r7, #12]
 8001f48:	2200      	movs	r2, #0
 8001f4a:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8001f4c:	88f8      	ldrh	r0, [r7, #6]
 8001f4e:	893a      	ldrh	r2, [r7, #8]
 8001f50:	8979      	ldrh	r1, [r7, #10]
 8001f52:	697b      	ldr	r3, [r7, #20]
 8001f54:	9301      	str	r3, [sp, #4]
 8001f56:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001f58:	9300      	str	r3, [sp, #0]
 8001f5a:	4603      	mov	r3, r0
 8001f5c:	68f8      	ldr	r0, [r7, #12]
 8001f5e:	f000 f913 	bl	8002188 <I2C_RequestMemoryRead>
 8001f62:	4603      	mov	r3, r0
 8001f64:	2b00      	cmp	r3, #0
 8001f66:	d005      	beq.n	8001f74 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8001f68:	68fb      	ldr	r3, [r7, #12]
 8001f6a:	2200      	movs	r2, #0
 8001f6c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8001f70:	2301      	movs	r3, #1
 8001f72:	e0ad      	b.n	80020d0 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001f74:	68fb      	ldr	r3, [r7, #12]
 8001f76:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001f78:	b29b      	uxth	r3, r3
 8001f7a:	2bff      	cmp	r3, #255	; 0xff
 8001f7c:	d90e      	bls.n	8001f9c <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8001f7e:	68fb      	ldr	r3, [r7, #12]
 8001f80:	22ff      	movs	r2, #255	; 0xff
 8001f82:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8001f84:	68fb      	ldr	r3, [r7, #12]
 8001f86:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001f88:	b2da      	uxtb	r2, r3
 8001f8a:	8979      	ldrh	r1, [r7, #10]
 8001f8c:	4b52      	ldr	r3, [pc, #328]	; (80020d8 <HAL_I2C_Mem_Read+0x22c>)
 8001f8e:	9300      	str	r3, [sp, #0]
 8001f90:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001f94:	68f8      	ldr	r0, [r7, #12]
 8001f96:	f000 fb29 	bl	80025ec <I2C_TransferConfig>
 8001f9a:	e00f      	b.n	8001fbc <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8001f9c:	68fb      	ldr	r3, [r7, #12]
 8001f9e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001fa0:	b29a      	uxth	r2, r3
 8001fa2:	68fb      	ldr	r3, [r7, #12]
 8001fa4:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8001fa6:	68fb      	ldr	r3, [r7, #12]
 8001fa8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001faa:	b2da      	uxtb	r2, r3
 8001fac:	8979      	ldrh	r1, [r7, #10]
 8001fae:	4b4a      	ldr	r3, [pc, #296]	; (80020d8 <HAL_I2C_Mem_Read+0x22c>)
 8001fb0:	9300      	str	r3, [sp, #0]
 8001fb2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001fb6:	68f8      	ldr	r0, [r7, #12]
 8001fb8:	f000 fb18 	bl	80025ec <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8001fbc:	697b      	ldr	r3, [r7, #20]
 8001fbe:	9300      	str	r3, [sp, #0]
 8001fc0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001fc2:	2200      	movs	r2, #0
 8001fc4:	2104      	movs	r1, #4
 8001fc6:	68f8      	ldr	r0, [r7, #12]
 8001fc8:	f000 f956 	bl	8002278 <I2C_WaitOnFlagUntilTimeout>
 8001fcc:	4603      	mov	r3, r0
 8001fce:	2b00      	cmp	r3, #0
 8001fd0:	d001      	beq.n	8001fd6 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8001fd2:	2301      	movs	r3, #1
 8001fd4:	e07c      	b.n	80020d0 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8001fd6:	68fb      	ldr	r3, [r7, #12]
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001fdc:	68fb      	ldr	r3, [r7, #12]
 8001fde:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001fe0:	b2d2      	uxtb	r2, r2
 8001fe2:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001fe4:	68fb      	ldr	r3, [r7, #12]
 8001fe6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001fe8:	1c5a      	adds	r2, r3, #1
 8001fea:	68fb      	ldr	r3, [r7, #12]
 8001fec:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8001fee:	68fb      	ldr	r3, [r7, #12]
 8001ff0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001ff2:	3b01      	subs	r3, #1
 8001ff4:	b29a      	uxth	r2, r3
 8001ff6:	68fb      	ldr	r3, [r7, #12]
 8001ff8:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8001ffa:	68fb      	ldr	r3, [r7, #12]
 8001ffc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001ffe:	b29b      	uxth	r3, r3
 8002000:	3b01      	subs	r3, #1
 8002002:	b29a      	uxth	r2, r3
 8002004:	68fb      	ldr	r3, [r7, #12]
 8002006:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002008:	68fb      	ldr	r3, [r7, #12]
 800200a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800200c:	b29b      	uxth	r3, r3
 800200e:	2b00      	cmp	r3, #0
 8002010:	d034      	beq.n	800207c <HAL_I2C_Mem_Read+0x1d0>
 8002012:	68fb      	ldr	r3, [r7, #12]
 8002014:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002016:	2b00      	cmp	r3, #0
 8002018:	d130      	bne.n	800207c <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800201a:	697b      	ldr	r3, [r7, #20]
 800201c:	9300      	str	r3, [sp, #0]
 800201e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002020:	2200      	movs	r2, #0
 8002022:	2180      	movs	r1, #128	; 0x80
 8002024:	68f8      	ldr	r0, [r7, #12]
 8002026:	f000 f927 	bl	8002278 <I2C_WaitOnFlagUntilTimeout>
 800202a:	4603      	mov	r3, r0
 800202c:	2b00      	cmp	r3, #0
 800202e:	d001      	beq.n	8002034 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8002030:	2301      	movs	r3, #1
 8002032:	e04d      	b.n	80020d0 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002034:	68fb      	ldr	r3, [r7, #12]
 8002036:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002038:	b29b      	uxth	r3, r3
 800203a:	2bff      	cmp	r3, #255	; 0xff
 800203c:	d90e      	bls.n	800205c <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800203e:	68fb      	ldr	r3, [r7, #12]
 8002040:	22ff      	movs	r2, #255	; 0xff
 8002042:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8002044:	68fb      	ldr	r3, [r7, #12]
 8002046:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002048:	b2da      	uxtb	r2, r3
 800204a:	8979      	ldrh	r1, [r7, #10]
 800204c:	2300      	movs	r3, #0
 800204e:	9300      	str	r3, [sp, #0]
 8002050:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002054:	68f8      	ldr	r0, [r7, #12]
 8002056:	f000 fac9 	bl	80025ec <I2C_TransferConfig>
 800205a:	e00f      	b.n	800207c <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800205c:	68fb      	ldr	r3, [r7, #12]
 800205e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002060:	b29a      	uxth	r2, r3
 8002062:	68fb      	ldr	r3, [r7, #12]
 8002064:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002066:	68fb      	ldr	r3, [r7, #12]
 8002068:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800206a:	b2da      	uxtb	r2, r3
 800206c:	8979      	ldrh	r1, [r7, #10]
 800206e:	2300      	movs	r3, #0
 8002070:	9300      	str	r3, [sp, #0]
 8002072:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002076:	68f8      	ldr	r0, [r7, #12]
 8002078:	f000 fab8 	bl	80025ec <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 800207c:	68fb      	ldr	r3, [r7, #12]
 800207e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002080:	b29b      	uxth	r3, r3
 8002082:	2b00      	cmp	r3, #0
 8002084:	d19a      	bne.n	8001fbc <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002086:	697a      	ldr	r2, [r7, #20]
 8002088:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800208a:	68f8      	ldr	r0, [r7, #12]
 800208c:	f000 f98a 	bl	80023a4 <I2C_WaitOnSTOPFlagUntilTimeout>
 8002090:	4603      	mov	r3, r0
 8002092:	2b00      	cmp	r3, #0
 8002094:	d001      	beq.n	800209a <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8002096:	2301      	movs	r3, #1
 8002098:	e01a      	b.n	80020d0 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800209a:	68fb      	ldr	r3, [r7, #12]
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	2220      	movs	r2, #32
 80020a0:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80020a2:	68fb      	ldr	r3, [r7, #12]
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	6859      	ldr	r1, [r3, #4]
 80020a8:	68fb      	ldr	r3, [r7, #12]
 80020aa:	681a      	ldr	r2, [r3, #0]
 80020ac:	4b0b      	ldr	r3, [pc, #44]	; (80020dc <HAL_I2C_Mem_Read+0x230>)
 80020ae:	400b      	ands	r3, r1
 80020b0:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80020b2:	68fb      	ldr	r3, [r7, #12]
 80020b4:	2220      	movs	r2, #32
 80020b6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80020ba:	68fb      	ldr	r3, [r7, #12]
 80020bc:	2200      	movs	r2, #0
 80020be:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80020c2:	68fb      	ldr	r3, [r7, #12]
 80020c4:	2200      	movs	r2, #0
 80020c6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80020ca:	2300      	movs	r3, #0
 80020cc:	e000      	b.n	80020d0 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 80020ce:	2302      	movs	r3, #2
  }
}
 80020d0:	4618      	mov	r0, r3
 80020d2:	3718      	adds	r7, #24
 80020d4:	46bd      	mov	sp, r7
 80020d6:	bd80      	pop	{r7, pc}
 80020d8:	80002400 	.word	0x80002400
 80020dc:	fe00e800 	.word	0xfe00e800

080020e0 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 80020e0:	b580      	push	{r7, lr}
 80020e2:	b086      	sub	sp, #24
 80020e4:	af02      	add	r7, sp, #8
 80020e6:	60f8      	str	r0, [r7, #12]
 80020e8:	4608      	mov	r0, r1
 80020ea:	4611      	mov	r1, r2
 80020ec:	461a      	mov	r2, r3
 80020ee:	4603      	mov	r3, r0
 80020f0:	817b      	strh	r3, [r7, #10]
 80020f2:	460b      	mov	r3, r1
 80020f4:	813b      	strh	r3, [r7, #8]
 80020f6:	4613      	mov	r3, r2
 80020f8:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 80020fa:	88fb      	ldrh	r3, [r7, #6]
 80020fc:	b2da      	uxtb	r2, r3
 80020fe:	8979      	ldrh	r1, [r7, #10]
 8002100:	4b20      	ldr	r3, [pc, #128]	; (8002184 <I2C_RequestMemoryWrite+0xa4>)
 8002102:	9300      	str	r3, [sp, #0]
 8002104:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002108:	68f8      	ldr	r0, [r7, #12]
 800210a:	f000 fa6f 	bl	80025ec <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800210e:	69fa      	ldr	r2, [r7, #28]
 8002110:	69b9      	ldr	r1, [r7, #24]
 8002112:	68f8      	ldr	r0, [r7, #12]
 8002114:	f000 f8ff 	bl	8002316 <I2C_WaitOnTXISFlagUntilTimeout>
 8002118:	4603      	mov	r3, r0
 800211a:	2b00      	cmp	r3, #0
 800211c:	d001      	beq.n	8002122 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 800211e:	2301      	movs	r3, #1
 8002120:	e02c      	b.n	800217c <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002122:	88fb      	ldrh	r3, [r7, #6]
 8002124:	2b01      	cmp	r3, #1
 8002126:	d105      	bne.n	8002134 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002128:	893b      	ldrh	r3, [r7, #8]
 800212a:	b2da      	uxtb	r2, r3
 800212c:	68fb      	ldr	r3, [r7, #12]
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	629a      	str	r2, [r3, #40]	; 0x28
 8002132:	e015      	b.n	8002160 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8002134:	893b      	ldrh	r3, [r7, #8]
 8002136:	0a1b      	lsrs	r3, r3, #8
 8002138:	b29b      	uxth	r3, r3
 800213a:	b2da      	uxtb	r2, r3
 800213c:	68fb      	ldr	r3, [r7, #12]
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002142:	69fa      	ldr	r2, [r7, #28]
 8002144:	69b9      	ldr	r1, [r7, #24]
 8002146:	68f8      	ldr	r0, [r7, #12]
 8002148:	f000 f8e5 	bl	8002316 <I2C_WaitOnTXISFlagUntilTimeout>
 800214c:	4603      	mov	r3, r0
 800214e:	2b00      	cmp	r3, #0
 8002150:	d001      	beq.n	8002156 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8002152:	2301      	movs	r3, #1
 8002154:	e012      	b.n	800217c <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002156:	893b      	ldrh	r3, [r7, #8]
 8002158:	b2da      	uxtb	r2, r3
 800215a:	68fb      	ldr	r3, [r7, #12]
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8002160:	69fb      	ldr	r3, [r7, #28]
 8002162:	9300      	str	r3, [sp, #0]
 8002164:	69bb      	ldr	r3, [r7, #24]
 8002166:	2200      	movs	r2, #0
 8002168:	2180      	movs	r1, #128	; 0x80
 800216a:	68f8      	ldr	r0, [r7, #12]
 800216c:	f000 f884 	bl	8002278 <I2C_WaitOnFlagUntilTimeout>
 8002170:	4603      	mov	r3, r0
 8002172:	2b00      	cmp	r3, #0
 8002174:	d001      	beq.n	800217a <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8002176:	2301      	movs	r3, #1
 8002178:	e000      	b.n	800217c <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 800217a:	2300      	movs	r3, #0
}
 800217c:	4618      	mov	r0, r3
 800217e:	3710      	adds	r7, #16
 8002180:	46bd      	mov	sp, r7
 8002182:	bd80      	pop	{r7, pc}
 8002184:	80002000 	.word	0x80002000

08002188 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8002188:	b580      	push	{r7, lr}
 800218a:	b086      	sub	sp, #24
 800218c:	af02      	add	r7, sp, #8
 800218e:	60f8      	str	r0, [r7, #12]
 8002190:	4608      	mov	r0, r1
 8002192:	4611      	mov	r1, r2
 8002194:	461a      	mov	r2, r3
 8002196:	4603      	mov	r3, r0
 8002198:	817b      	strh	r3, [r7, #10]
 800219a:	460b      	mov	r3, r1
 800219c:	813b      	strh	r3, [r7, #8]
 800219e:	4613      	mov	r3, r2
 80021a0:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 80021a2:	88fb      	ldrh	r3, [r7, #6]
 80021a4:	b2da      	uxtb	r2, r3
 80021a6:	8979      	ldrh	r1, [r7, #10]
 80021a8:	4b20      	ldr	r3, [pc, #128]	; (800222c <I2C_RequestMemoryRead+0xa4>)
 80021aa:	9300      	str	r3, [sp, #0]
 80021ac:	2300      	movs	r3, #0
 80021ae:	68f8      	ldr	r0, [r7, #12]
 80021b0:	f000 fa1c 	bl	80025ec <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80021b4:	69fa      	ldr	r2, [r7, #28]
 80021b6:	69b9      	ldr	r1, [r7, #24]
 80021b8:	68f8      	ldr	r0, [r7, #12]
 80021ba:	f000 f8ac 	bl	8002316 <I2C_WaitOnTXISFlagUntilTimeout>
 80021be:	4603      	mov	r3, r0
 80021c0:	2b00      	cmp	r3, #0
 80021c2:	d001      	beq.n	80021c8 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 80021c4:	2301      	movs	r3, #1
 80021c6:	e02c      	b.n	8002222 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80021c8:	88fb      	ldrh	r3, [r7, #6]
 80021ca:	2b01      	cmp	r3, #1
 80021cc:	d105      	bne.n	80021da <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80021ce:	893b      	ldrh	r3, [r7, #8]
 80021d0:	b2da      	uxtb	r2, r3
 80021d2:	68fb      	ldr	r3, [r7, #12]
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	629a      	str	r2, [r3, #40]	; 0x28
 80021d8:	e015      	b.n	8002206 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80021da:	893b      	ldrh	r3, [r7, #8]
 80021dc:	0a1b      	lsrs	r3, r3, #8
 80021de:	b29b      	uxth	r3, r3
 80021e0:	b2da      	uxtb	r2, r3
 80021e2:	68fb      	ldr	r3, [r7, #12]
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80021e8:	69fa      	ldr	r2, [r7, #28]
 80021ea:	69b9      	ldr	r1, [r7, #24]
 80021ec:	68f8      	ldr	r0, [r7, #12]
 80021ee:	f000 f892 	bl	8002316 <I2C_WaitOnTXISFlagUntilTimeout>
 80021f2:	4603      	mov	r3, r0
 80021f4:	2b00      	cmp	r3, #0
 80021f6:	d001      	beq.n	80021fc <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 80021f8:	2301      	movs	r3, #1
 80021fa:	e012      	b.n	8002222 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80021fc:	893b      	ldrh	r3, [r7, #8]
 80021fe:	b2da      	uxtb	r2, r3
 8002200:	68fb      	ldr	r3, [r7, #12]
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8002206:	69fb      	ldr	r3, [r7, #28]
 8002208:	9300      	str	r3, [sp, #0]
 800220a:	69bb      	ldr	r3, [r7, #24]
 800220c:	2200      	movs	r2, #0
 800220e:	2140      	movs	r1, #64	; 0x40
 8002210:	68f8      	ldr	r0, [r7, #12]
 8002212:	f000 f831 	bl	8002278 <I2C_WaitOnFlagUntilTimeout>
 8002216:	4603      	mov	r3, r0
 8002218:	2b00      	cmp	r3, #0
 800221a:	d001      	beq.n	8002220 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 800221c:	2301      	movs	r3, #1
 800221e:	e000      	b.n	8002222 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8002220:	2300      	movs	r3, #0
}
 8002222:	4618      	mov	r0, r3
 8002224:	3710      	adds	r7, #16
 8002226:	46bd      	mov	sp, r7
 8002228:	bd80      	pop	{r7, pc}
 800222a:	bf00      	nop
 800222c:	80002000 	.word	0x80002000

08002230 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8002230:	b480      	push	{r7}
 8002232:	b083      	sub	sp, #12
 8002234:	af00      	add	r7, sp, #0
 8002236:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	699b      	ldr	r3, [r3, #24]
 800223e:	f003 0302 	and.w	r3, r3, #2
 8002242:	2b02      	cmp	r3, #2
 8002244:	d103      	bne.n	800224e <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	2200      	movs	r2, #0
 800224c:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	699b      	ldr	r3, [r3, #24]
 8002254:	f003 0301 	and.w	r3, r3, #1
 8002258:	2b01      	cmp	r3, #1
 800225a:	d007      	beq.n	800226c <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	699a      	ldr	r2, [r3, #24]
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	f042 0201 	orr.w	r2, r2, #1
 800226a:	619a      	str	r2, [r3, #24]
  }
}
 800226c:	bf00      	nop
 800226e:	370c      	adds	r7, #12
 8002270:	46bd      	mov	sp, r7
 8002272:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002276:	4770      	bx	lr

08002278 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8002278:	b580      	push	{r7, lr}
 800227a:	b084      	sub	sp, #16
 800227c:	af00      	add	r7, sp, #0
 800227e:	60f8      	str	r0, [r7, #12]
 8002280:	60b9      	str	r1, [r7, #8]
 8002282:	603b      	str	r3, [r7, #0]
 8002284:	4613      	mov	r3, r2
 8002286:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002288:	e031      	b.n	80022ee <I2C_WaitOnFlagUntilTimeout+0x76>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800228a:	683b      	ldr	r3, [r7, #0]
 800228c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002290:	d02d      	beq.n	80022ee <I2C_WaitOnFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002292:	f7ff f967 	bl	8001564 <HAL_GetTick>
 8002296:	4602      	mov	r2, r0
 8002298:	69bb      	ldr	r3, [r7, #24]
 800229a:	1ad3      	subs	r3, r2, r3
 800229c:	683a      	ldr	r2, [r7, #0]
 800229e:	429a      	cmp	r2, r3
 80022a0:	d302      	bcc.n	80022a8 <I2C_WaitOnFlagUntilTimeout+0x30>
 80022a2:	683b      	ldr	r3, [r7, #0]
 80022a4:	2b00      	cmp	r3, #0
 80022a6:	d122      	bne.n	80022ee <I2C_WaitOnFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80022a8:	68fb      	ldr	r3, [r7, #12]
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	699a      	ldr	r2, [r3, #24]
 80022ae:	68bb      	ldr	r3, [r7, #8]
 80022b0:	4013      	ands	r3, r2
 80022b2:	68ba      	ldr	r2, [r7, #8]
 80022b4:	429a      	cmp	r2, r3
 80022b6:	bf0c      	ite	eq
 80022b8:	2301      	moveq	r3, #1
 80022ba:	2300      	movne	r3, #0
 80022bc:	b2db      	uxtb	r3, r3
 80022be:	461a      	mov	r2, r3
 80022c0:	79fb      	ldrb	r3, [r7, #7]
 80022c2:	429a      	cmp	r2, r3
 80022c4:	d113      	bne.n	80022ee <I2C_WaitOnFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80022c6:	68fb      	ldr	r3, [r7, #12]
 80022c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80022ca:	f043 0220 	orr.w	r2, r3, #32
 80022ce:	68fb      	ldr	r3, [r7, #12]
 80022d0:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80022d2:	68fb      	ldr	r3, [r7, #12]
 80022d4:	2220      	movs	r2, #32
 80022d6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80022da:	68fb      	ldr	r3, [r7, #12]
 80022dc:	2200      	movs	r2, #0
 80022de:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80022e2:	68fb      	ldr	r3, [r7, #12]
 80022e4:	2200      	movs	r2, #0
 80022e6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
          return HAL_ERROR;
 80022ea:	2301      	movs	r3, #1
 80022ec:	e00f      	b.n	800230e <I2C_WaitOnFlagUntilTimeout+0x96>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80022ee:	68fb      	ldr	r3, [r7, #12]
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	699a      	ldr	r2, [r3, #24]
 80022f4:	68bb      	ldr	r3, [r7, #8]
 80022f6:	4013      	ands	r3, r2
 80022f8:	68ba      	ldr	r2, [r7, #8]
 80022fa:	429a      	cmp	r2, r3
 80022fc:	bf0c      	ite	eq
 80022fe:	2301      	moveq	r3, #1
 8002300:	2300      	movne	r3, #0
 8002302:	b2db      	uxtb	r3, r3
 8002304:	461a      	mov	r2, r3
 8002306:	79fb      	ldrb	r3, [r7, #7]
 8002308:	429a      	cmp	r2, r3
 800230a:	d0be      	beq.n	800228a <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800230c:	2300      	movs	r3, #0
}
 800230e:	4618      	mov	r0, r3
 8002310:	3710      	adds	r7, #16
 8002312:	46bd      	mov	sp, r7
 8002314:	bd80      	pop	{r7, pc}

08002316 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002316:	b580      	push	{r7, lr}
 8002318:	b084      	sub	sp, #16
 800231a:	af00      	add	r7, sp, #0
 800231c:	60f8      	str	r0, [r7, #12]
 800231e:	60b9      	str	r1, [r7, #8]
 8002320:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002322:	e033      	b.n	800238c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002324:	687a      	ldr	r2, [r7, #4]
 8002326:	68b9      	ldr	r1, [r7, #8]
 8002328:	68f8      	ldr	r0, [r7, #12]
 800232a:	f000 f87f 	bl	800242c <I2C_IsErrorOccurred>
 800232e:	4603      	mov	r3, r0
 8002330:	2b00      	cmp	r3, #0
 8002332:	d001      	beq.n	8002338 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002334:	2301      	movs	r3, #1
 8002336:	e031      	b.n	800239c <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002338:	68bb      	ldr	r3, [r7, #8]
 800233a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800233e:	d025      	beq.n	800238c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002340:	f7ff f910 	bl	8001564 <HAL_GetTick>
 8002344:	4602      	mov	r2, r0
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	1ad3      	subs	r3, r2, r3
 800234a:	68ba      	ldr	r2, [r7, #8]
 800234c:	429a      	cmp	r2, r3
 800234e:	d302      	bcc.n	8002356 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8002350:	68bb      	ldr	r3, [r7, #8]
 8002352:	2b00      	cmp	r3, #0
 8002354:	d11a      	bne.n	800238c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8002356:	68fb      	ldr	r3, [r7, #12]
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	699b      	ldr	r3, [r3, #24]
 800235c:	f003 0302 	and.w	r3, r3, #2
 8002360:	2b02      	cmp	r3, #2
 8002362:	d013      	beq.n	800238c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002364:	68fb      	ldr	r3, [r7, #12]
 8002366:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002368:	f043 0220 	orr.w	r2, r3, #32
 800236c:	68fb      	ldr	r3, [r7, #12]
 800236e:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8002370:	68fb      	ldr	r3, [r7, #12]
 8002372:	2220      	movs	r2, #32
 8002374:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002378:	68fb      	ldr	r3, [r7, #12]
 800237a:	2200      	movs	r2, #0
 800237c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002380:	68fb      	ldr	r3, [r7, #12]
 8002382:	2200      	movs	r2, #0
 8002384:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 8002388:	2301      	movs	r3, #1
 800238a:	e007      	b.n	800239c <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800238c:	68fb      	ldr	r3, [r7, #12]
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	699b      	ldr	r3, [r3, #24]
 8002392:	f003 0302 	and.w	r3, r3, #2
 8002396:	2b02      	cmp	r3, #2
 8002398:	d1c4      	bne.n	8002324 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800239a:	2300      	movs	r3, #0
}
 800239c:	4618      	mov	r0, r3
 800239e:	3710      	adds	r7, #16
 80023a0:	46bd      	mov	sp, r7
 80023a2:	bd80      	pop	{r7, pc}

080023a4 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80023a4:	b580      	push	{r7, lr}
 80023a6:	b084      	sub	sp, #16
 80023a8:	af00      	add	r7, sp, #0
 80023aa:	60f8      	str	r0, [r7, #12]
 80023ac:	60b9      	str	r1, [r7, #8]
 80023ae:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80023b0:	e02f      	b.n	8002412 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80023b2:	687a      	ldr	r2, [r7, #4]
 80023b4:	68b9      	ldr	r1, [r7, #8]
 80023b6:	68f8      	ldr	r0, [r7, #12]
 80023b8:	f000 f838 	bl	800242c <I2C_IsErrorOccurred>
 80023bc:	4603      	mov	r3, r0
 80023be:	2b00      	cmp	r3, #0
 80023c0:	d001      	beq.n	80023c6 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80023c2:	2301      	movs	r3, #1
 80023c4:	e02d      	b.n	8002422 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80023c6:	f7ff f8cd 	bl	8001564 <HAL_GetTick>
 80023ca:	4602      	mov	r2, r0
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	1ad3      	subs	r3, r2, r3
 80023d0:	68ba      	ldr	r2, [r7, #8]
 80023d2:	429a      	cmp	r2, r3
 80023d4:	d302      	bcc.n	80023dc <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80023d6:	68bb      	ldr	r3, [r7, #8]
 80023d8:	2b00      	cmp	r3, #0
 80023da:	d11a      	bne.n	8002412 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 80023dc:	68fb      	ldr	r3, [r7, #12]
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	699b      	ldr	r3, [r3, #24]
 80023e2:	f003 0320 	and.w	r3, r3, #32
 80023e6:	2b20      	cmp	r3, #32
 80023e8:	d013      	beq.n	8002412 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80023ea:	68fb      	ldr	r3, [r7, #12]
 80023ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80023ee:	f043 0220 	orr.w	r2, r3, #32
 80023f2:	68fb      	ldr	r3, [r7, #12]
 80023f4:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80023f6:	68fb      	ldr	r3, [r7, #12]
 80023f8:	2220      	movs	r2, #32
 80023fa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80023fe:	68fb      	ldr	r3, [r7, #12]
 8002400:	2200      	movs	r2, #0
 8002402:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002406:	68fb      	ldr	r3, [r7, #12]
 8002408:	2200      	movs	r2, #0
 800240a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 800240e:	2301      	movs	r3, #1
 8002410:	e007      	b.n	8002422 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002412:	68fb      	ldr	r3, [r7, #12]
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	699b      	ldr	r3, [r3, #24]
 8002418:	f003 0320 	and.w	r3, r3, #32
 800241c:	2b20      	cmp	r3, #32
 800241e:	d1c8      	bne.n	80023b2 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002420:	2300      	movs	r3, #0
}
 8002422:	4618      	mov	r0, r3
 8002424:	3710      	adds	r7, #16
 8002426:	46bd      	mov	sp, r7
 8002428:	bd80      	pop	{r7, pc}
	...

0800242c <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800242c:	b580      	push	{r7, lr}
 800242e:	b08a      	sub	sp, #40	; 0x28
 8002430:	af00      	add	r7, sp, #0
 8002432:	60f8      	str	r0, [r7, #12]
 8002434:	60b9      	str	r1, [r7, #8]
 8002436:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002438:	2300      	movs	r3, #0
 800243a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 800243e:	68fb      	ldr	r3, [r7, #12]
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	699b      	ldr	r3, [r3, #24]
 8002444:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8002446:	2300      	movs	r3, #0
 8002448:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800244e:	69bb      	ldr	r3, [r7, #24]
 8002450:	f003 0310 	and.w	r3, r3, #16
 8002454:	2b00      	cmp	r3, #0
 8002456:	d068      	beq.n	800252a <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002458:	68fb      	ldr	r3, [r7, #12]
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	2210      	movs	r2, #16
 800245e:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002460:	e049      	b.n	80024f6 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8002462:	68bb      	ldr	r3, [r7, #8]
 8002464:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002468:	d045      	beq.n	80024f6 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800246a:	f7ff f87b 	bl	8001564 <HAL_GetTick>
 800246e:	4602      	mov	r2, r0
 8002470:	69fb      	ldr	r3, [r7, #28]
 8002472:	1ad3      	subs	r3, r2, r3
 8002474:	68ba      	ldr	r2, [r7, #8]
 8002476:	429a      	cmp	r2, r3
 8002478:	d302      	bcc.n	8002480 <I2C_IsErrorOccurred+0x54>
 800247a:	68bb      	ldr	r3, [r7, #8]
 800247c:	2b00      	cmp	r3, #0
 800247e:	d13a      	bne.n	80024f6 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8002480:	68fb      	ldr	r3, [r7, #12]
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	685b      	ldr	r3, [r3, #4]
 8002486:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800248a:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 800248c:	68fb      	ldr	r3, [r7, #12]
 800248e:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8002492:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8002494:	68fb      	ldr	r3, [r7, #12]
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	699b      	ldr	r3, [r3, #24]
 800249a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800249e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80024a2:	d121      	bne.n	80024e8 <I2C_IsErrorOccurred+0xbc>
 80024a4:	697b      	ldr	r3, [r7, #20]
 80024a6:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80024aa:	d01d      	beq.n	80024e8 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 80024ac:	7cfb      	ldrb	r3, [r7, #19]
 80024ae:	2b20      	cmp	r3, #32
 80024b0:	d01a      	beq.n	80024e8 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80024b2:	68fb      	ldr	r3, [r7, #12]
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	685a      	ldr	r2, [r3, #4]
 80024b8:	68fb      	ldr	r3, [r7, #12]
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80024c0:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 80024c2:	f7ff f84f 	bl	8001564 <HAL_GetTick>
 80024c6:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80024c8:	e00e      	b.n	80024e8 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 80024ca:	f7ff f84b 	bl	8001564 <HAL_GetTick>
 80024ce:	4602      	mov	r2, r0
 80024d0:	69fb      	ldr	r3, [r7, #28]
 80024d2:	1ad3      	subs	r3, r2, r3
 80024d4:	2b19      	cmp	r3, #25
 80024d6:	d907      	bls.n	80024e8 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 80024d8:	6a3b      	ldr	r3, [r7, #32]
 80024da:	f043 0320 	orr.w	r3, r3, #32
 80024de:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 80024e0:	2301      	movs	r3, #1
 80024e2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

              break;
 80024e6:	e006      	b.n	80024f6 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80024e8:	68fb      	ldr	r3, [r7, #12]
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	699b      	ldr	r3, [r3, #24]
 80024ee:	f003 0320 	and.w	r3, r3, #32
 80024f2:	2b20      	cmp	r3, #32
 80024f4:	d1e9      	bne.n	80024ca <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80024f6:	68fb      	ldr	r3, [r7, #12]
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	699b      	ldr	r3, [r3, #24]
 80024fc:	f003 0320 	and.w	r3, r3, #32
 8002500:	2b20      	cmp	r3, #32
 8002502:	d003      	beq.n	800250c <I2C_IsErrorOccurred+0xe0>
 8002504:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002508:	2b00      	cmp	r3, #0
 800250a:	d0aa      	beq.n	8002462 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 800250c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002510:	2b00      	cmp	r3, #0
 8002512:	d103      	bne.n	800251c <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002514:	68fb      	ldr	r3, [r7, #12]
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	2220      	movs	r2, #32
 800251a:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 800251c:	6a3b      	ldr	r3, [r7, #32]
 800251e:	f043 0304 	orr.w	r3, r3, #4
 8002522:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8002524:	2301      	movs	r3, #1
 8002526:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 800252a:	68fb      	ldr	r3, [r7, #12]
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	699b      	ldr	r3, [r3, #24]
 8002530:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8002532:	69bb      	ldr	r3, [r7, #24]
 8002534:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002538:	2b00      	cmp	r3, #0
 800253a:	d00b      	beq.n	8002554 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 800253c:	6a3b      	ldr	r3, [r7, #32]
 800253e:	f043 0301 	orr.w	r3, r3, #1
 8002542:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8002544:	68fb      	ldr	r3, [r7, #12]
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	f44f 7280 	mov.w	r2, #256	; 0x100
 800254c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800254e:	2301      	movs	r3, #1
 8002550:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8002554:	69bb      	ldr	r3, [r7, #24]
 8002556:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800255a:	2b00      	cmp	r3, #0
 800255c:	d00b      	beq.n	8002576 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 800255e:	6a3b      	ldr	r3, [r7, #32]
 8002560:	f043 0308 	orr.w	r3, r3, #8
 8002564:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8002566:	68fb      	ldr	r3, [r7, #12]
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800256e:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002570:	2301      	movs	r3, #1
 8002572:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8002576:	69bb      	ldr	r3, [r7, #24]
 8002578:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800257c:	2b00      	cmp	r3, #0
 800257e:	d00b      	beq.n	8002598 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8002580:	6a3b      	ldr	r3, [r7, #32]
 8002582:	f043 0302 	orr.w	r3, r3, #2
 8002586:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8002588:	68fb      	ldr	r3, [r7, #12]
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002590:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002592:	2301      	movs	r3, #1
 8002594:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 8002598:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800259c:	2b00      	cmp	r3, #0
 800259e:	d01c      	beq.n	80025da <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80025a0:	68f8      	ldr	r0, [r7, #12]
 80025a2:	f7ff fe45 	bl	8002230 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80025a6:	68fb      	ldr	r3, [r7, #12]
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	6859      	ldr	r1, [r3, #4]
 80025ac:	68fb      	ldr	r3, [r7, #12]
 80025ae:	681a      	ldr	r2, [r3, #0]
 80025b0:	4b0d      	ldr	r3, [pc, #52]	; (80025e8 <I2C_IsErrorOccurred+0x1bc>)
 80025b2:	400b      	ands	r3, r1
 80025b4:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 80025b6:	68fb      	ldr	r3, [r7, #12]
 80025b8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80025ba:	6a3b      	ldr	r3, [r7, #32]
 80025bc:	431a      	orrs	r2, r3
 80025be:	68fb      	ldr	r3, [r7, #12]
 80025c0:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80025c2:	68fb      	ldr	r3, [r7, #12]
 80025c4:	2220      	movs	r2, #32
 80025c6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80025ca:	68fb      	ldr	r3, [r7, #12]
 80025cc:	2200      	movs	r2, #0
 80025ce:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80025d2:	68fb      	ldr	r3, [r7, #12]
 80025d4:	2200      	movs	r2, #0
 80025d6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 80025da:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 80025de:	4618      	mov	r0, r3
 80025e0:	3728      	adds	r7, #40	; 0x28
 80025e2:	46bd      	mov	sp, r7
 80025e4:	bd80      	pop	{r7, pc}
 80025e6:	bf00      	nop
 80025e8:	fe00e800 	.word	0xfe00e800

080025ec <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80025ec:	b480      	push	{r7}
 80025ee:	b087      	sub	sp, #28
 80025f0:	af00      	add	r7, sp, #0
 80025f2:	60f8      	str	r0, [r7, #12]
 80025f4:	607b      	str	r3, [r7, #4]
 80025f6:	460b      	mov	r3, r1
 80025f8:	817b      	strh	r3, [r7, #10]
 80025fa:	4613      	mov	r3, r2
 80025fc:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80025fe:	897b      	ldrh	r3, [r7, #10]
 8002600:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002604:	7a7b      	ldrb	r3, [r7, #9]
 8002606:	041b      	lsls	r3, r3, #16
 8002608:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800260c:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002612:	6a3b      	ldr	r3, [r7, #32]
 8002614:	4313      	orrs	r3, r2
 8002616:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800261a:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 800261c:	68fb      	ldr	r3, [r7, #12]
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	685a      	ldr	r2, [r3, #4]
 8002622:	6a3b      	ldr	r3, [r7, #32]
 8002624:	0d5b      	lsrs	r3, r3, #21
 8002626:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 800262a:	4b08      	ldr	r3, [pc, #32]	; (800264c <I2C_TransferConfig+0x60>)
 800262c:	430b      	orrs	r3, r1
 800262e:	43db      	mvns	r3, r3
 8002630:	ea02 0103 	and.w	r1, r2, r3
 8002634:	68fb      	ldr	r3, [r7, #12]
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	697a      	ldr	r2, [r7, #20]
 800263a:	430a      	orrs	r2, r1
 800263c:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800263e:	bf00      	nop
 8002640:	371c      	adds	r7, #28
 8002642:	46bd      	mov	sp, r7
 8002644:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002648:	4770      	bx	lr
 800264a:	bf00      	nop
 800264c:	03ff63ff 	.word	0x03ff63ff

08002650 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8002650:	b480      	push	{r7}
 8002652:	b083      	sub	sp, #12
 8002654:	af00      	add	r7, sp, #0
 8002656:	6078      	str	r0, [r7, #4]
 8002658:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002660:	b2db      	uxtb	r3, r3
 8002662:	2b20      	cmp	r3, #32
 8002664:	d138      	bne.n	80026d8 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800266c:	2b01      	cmp	r3, #1
 800266e:	d101      	bne.n	8002674 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8002670:	2302      	movs	r3, #2
 8002672:	e032      	b.n	80026da <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	2201      	movs	r2, #1
 8002678:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	2224      	movs	r2, #36	; 0x24
 8002680:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	681a      	ldr	r2, [r3, #0]
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	f022 0201 	bic.w	r2, r2, #1
 8002692:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	681a      	ldr	r2, [r3, #0]
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80026a2:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	6819      	ldr	r1, [r3, #0]
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	683a      	ldr	r2, [r7, #0]
 80026b0:	430a      	orrs	r2, r1
 80026b2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	681a      	ldr	r2, [r3, #0]
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	f042 0201 	orr.w	r2, r2, #1
 80026c2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	2220      	movs	r2, #32
 80026c8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	2200      	movs	r2, #0
 80026d0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80026d4:	2300      	movs	r3, #0
 80026d6:	e000      	b.n	80026da <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80026d8:	2302      	movs	r3, #2
  }
}
 80026da:	4618      	mov	r0, r3
 80026dc:	370c      	adds	r7, #12
 80026de:	46bd      	mov	sp, r7
 80026e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026e4:	4770      	bx	lr

080026e6 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80026e6:	b480      	push	{r7}
 80026e8:	b085      	sub	sp, #20
 80026ea:	af00      	add	r7, sp, #0
 80026ec:	6078      	str	r0, [r7, #4]
 80026ee:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80026f6:	b2db      	uxtb	r3, r3
 80026f8:	2b20      	cmp	r3, #32
 80026fa:	d139      	bne.n	8002770 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002702:	2b01      	cmp	r3, #1
 8002704:	d101      	bne.n	800270a <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8002706:	2302      	movs	r3, #2
 8002708:	e033      	b.n	8002772 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	2201      	movs	r2, #1
 800270e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	2224      	movs	r2, #36	; 0x24
 8002716:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	681a      	ldr	r2, [r3, #0]
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	f022 0201 	bic.w	r2, r2, #1
 8002728:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8002732:	68fb      	ldr	r3, [r7, #12]
 8002734:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8002738:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800273a:	683b      	ldr	r3, [r7, #0]
 800273c:	021b      	lsls	r3, r3, #8
 800273e:	68fa      	ldr	r2, [r7, #12]
 8002740:	4313      	orrs	r3, r2
 8002742:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	68fa      	ldr	r2, [r7, #12]
 800274a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	681a      	ldr	r2, [r3, #0]
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	f042 0201 	orr.w	r2, r2, #1
 800275a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	2220      	movs	r2, #32
 8002760:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	2200      	movs	r2, #0
 8002768:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800276c:	2300      	movs	r3, #0
 800276e:	e000      	b.n	8002772 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8002770:	2302      	movs	r3, #2
  }
}
 8002772:	4618      	mov	r0, r3
 8002774:	3714      	adds	r7, #20
 8002776:	46bd      	mov	sp, r7
 8002778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800277c:	4770      	bx	lr
	...

08002780 <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8002780:	b580      	push	{r7, lr}
 8002782:	b084      	sub	sp, #16
 8002784:	af00      	add	r7, sp, #0
 8002786:	6078      	str	r0, [r7, #4]

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
 8002788:	4b29      	ldr	r3, [pc, #164]	; (8002830 <HAL_PWREx_ConfigSupply+0xb0>)
 800278a:	68db      	ldr	r3, [r3, #12]
 800278c:	f003 0307 	and.w	r3, r3, #7
 8002790:	2b06      	cmp	r3, #6
 8002792:	d00a      	beq.n	80027aa <HAL_PWREx_ConfigSupply+0x2a>
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8002794:	4b26      	ldr	r3, [pc, #152]	; (8002830 <HAL_PWREx_ConfigSupply+0xb0>)
 8002796:	68db      	ldr	r3, [r3, #12]
 8002798:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800279c:	687a      	ldr	r2, [r7, #4]
 800279e:	429a      	cmp	r2, r3
 80027a0:	d001      	beq.n	80027a6 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 80027a2:	2301      	movs	r3, #1
 80027a4:	e040      	b.n	8002828 <HAL_PWREx_ConfigSupply+0xa8>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 80027a6:	2300      	movs	r3, #0
 80027a8:	e03e      	b.n	8002828 <HAL_PWREx_ConfigSupply+0xa8>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 80027aa:	4b21      	ldr	r3, [pc, #132]	; (8002830 <HAL_PWREx_ConfigSupply+0xb0>)
 80027ac:	68db      	ldr	r3, [r3, #12]
 80027ae:	f023 023f 	bic.w	r2, r3, #63	; 0x3f
 80027b2:	491f      	ldr	r1, [pc, #124]	; (8002830 <HAL_PWREx_ConfigSupply+0xb0>)
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	4313      	orrs	r3, r2
 80027b8:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 80027ba:	f7fe fed3 	bl	8001564 <HAL_GetTick>
 80027be:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80027c0:	e009      	b.n	80027d6 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 80027c2:	f7fe fecf 	bl	8001564 <HAL_GetTick>
 80027c6:	4602      	mov	r2, r0
 80027c8:	68fb      	ldr	r3, [r7, #12]
 80027ca:	1ad3      	subs	r3, r2, r3
 80027cc:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80027d0:	d901      	bls.n	80027d6 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 80027d2:	2301      	movs	r3, #1
 80027d4:	e028      	b.n	8002828 <HAL_PWREx_ConfigSupply+0xa8>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80027d6:	4b16      	ldr	r3, [pc, #88]	; (8002830 <HAL_PWREx_ConfigSupply+0xb0>)
 80027d8:	685b      	ldr	r3, [r3, #4]
 80027da:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80027de:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80027e2:	d1ee      	bne.n	80027c2 <HAL_PWREx_ConfigSupply+0x42>
    }
  }

#if defined (SMPS)
  /* When the SMPS supplies external circuits verify that SDEXTRDY flag is set */
  if ((SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT_AND_LDO) ||
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	2b1e      	cmp	r3, #30
 80027e8:	d008      	beq.n	80027fc <HAL_PWREx_ConfigSupply+0x7c>
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	2b2e      	cmp	r3, #46	; 0x2e
 80027ee:	d005      	beq.n	80027fc <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT_AND_LDO) ||
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	2b1d      	cmp	r3, #29
 80027f4:	d002      	beq.n	80027fc <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT)         ||
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	2b2d      	cmp	r3, #45	; 0x2d
 80027fa:	d114      	bne.n	8002826 <HAL_PWREx_ConfigSupply+0xa6>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT))
  {
    /* Get the current tick number */
    tickstart = HAL_GetTick ();
 80027fc:	f7fe feb2 	bl	8001564 <HAL_GetTick>
 8002800:	60f8      	str	r0, [r7, #12]

    /* Wait till SMPS external supply ready flag is set */
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 8002802:	e009      	b.n	8002818 <HAL_PWREx_ConfigSupply+0x98>
    {
      if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8002804:	f7fe feae 	bl	8001564 <HAL_GetTick>
 8002808:	4602      	mov	r2, r0
 800280a:	68fb      	ldr	r3, [r7, #12]
 800280c:	1ad3      	subs	r3, r2, r3
 800280e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002812:	d901      	bls.n	8002818 <HAL_PWREx_ConfigSupply+0x98>
      {
        return HAL_ERROR;
 8002814:	2301      	movs	r3, #1
 8002816:	e007      	b.n	8002828 <HAL_PWREx_ConfigSupply+0xa8>
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 8002818:	4b05      	ldr	r3, [pc, #20]	; (8002830 <HAL_PWREx_ConfigSupply+0xb0>)
 800281a:	68db      	ldr	r3, [r3, #12]
 800281c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002820:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002824:	d1ee      	bne.n	8002804 <HAL_PWREx_ConfigSupply+0x84>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8002826:	2300      	movs	r3, #0
}
 8002828:	4618      	mov	r0, r3
 800282a:	3710      	adds	r7, #16
 800282c:	46bd      	mov	sp, r7
 800282e:	bd80      	pop	{r7, pc}
 8002830:	58024800 	.word	0x58024800

08002834 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002834:	b580      	push	{r7, lr}
 8002836:	b08c      	sub	sp, #48	; 0x30
 8002838:	af00      	add	r7, sp, #0
 800283a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	2b00      	cmp	r3, #0
 8002840:	d102      	bne.n	8002848 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8002842:	2301      	movs	r3, #1
 8002844:	f000 bc1f 	b.w	8003086 <HAL_RCC_OscConfig+0x852>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	f003 0301 	and.w	r3, r3, #1
 8002850:	2b00      	cmp	r3, #0
 8002852:	f000 80b3 	beq.w	80029bc <HAL_RCC_OscConfig+0x188>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002856:	4b95      	ldr	r3, [pc, #596]	; (8002aac <HAL_RCC_OscConfig+0x278>)
 8002858:	691b      	ldr	r3, [r3, #16]
 800285a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800285e:	62fb      	str	r3, [r7, #44]	; 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8002860:	4b92      	ldr	r3, [pc, #584]	; (8002aac <HAL_RCC_OscConfig+0x278>)
 8002862:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002864:	62bb      	str	r3, [r7, #40]	; 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8002866:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002868:	2b10      	cmp	r3, #16
 800286a:	d007      	beq.n	800287c <HAL_RCC_OscConfig+0x48>
 800286c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800286e:	2b18      	cmp	r3, #24
 8002870:	d112      	bne.n	8002898 <HAL_RCC_OscConfig+0x64>
 8002872:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002874:	f003 0303 	and.w	r3, r3, #3
 8002878:	2b02      	cmp	r3, #2
 800287a:	d10d      	bne.n	8002898 <HAL_RCC_OscConfig+0x64>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800287c:	4b8b      	ldr	r3, [pc, #556]	; (8002aac <HAL_RCC_OscConfig+0x278>)
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002884:	2b00      	cmp	r3, #0
 8002886:	f000 8098 	beq.w	80029ba <HAL_RCC_OscConfig+0x186>
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	685b      	ldr	r3, [r3, #4]
 800288e:	2b00      	cmp	r3, #0
 8002890:	f040 8093 	bne.w	80029ba <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8002894:	2301      	movs	r3, #1
 8002896:	e3f6      	b.n	8003086 <HAL_RCC_OscConfig+0x852>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	685b      	ldr	r3, [r3, #4]
 800289c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80028a0:	d106      	bne.n	80028b0 <HAL_RCC_OscConfig+0x7c>
 80028a2:	4b82      	ldr	r3, [pc, #520]	; (8002aac <HAL_RCC_OscConfig+0x278>)
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	4a81      	ldr	r2, [pc, #516]	; (8002aac <HAL_RCC_OscConfig+0x278>)
 80028a8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80028ac:	6013      	str	r3, [r2, #0]
 80028ae:	e058      	b.n	8002962 <HAL_RCC_OscConfig+0x12e>
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	685b      	ldr	r3, [r3, #4]
 80028b4:	2b00      	cmp	r3, #0
 80028b6:	d112      	bne.n	80028de <HAL_RCC_OscConfig+0xaa>
 80028b8:	4b7c      	ldr	r3, [pc, #496]	; (8002aac <HAL_RCC_OscConfig+0x278>)
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	4a7b      	ldr	r2, [pc, #492]	; (8002aac <HAL_RCC_OscConfig+0x278>)
 80028be:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80028c2:	6013      	str	r3, [r2, #0]
 80028c4:	4b79      	ldr	r3, [pc, #484]	; (8002aac <HAL_RCC_OscConfig+0x278>)
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	4a78      	ldr	r2, [pc, #480]	; (8002aac <HAL_RCC_OscConfig+0x278>)
 80028ca:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 80028ce:	6013      	str	r3, [r2, #0]
 80028d0:	4b76      	ldr	r3, [pc, #472]	; (8002aac <HAL_RCC_OscConfig+0x278>)
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	4a75      	ldr	r2, [pc, #468]	; (8002aac <HAL_RCC_OscConfig+0x278>)
 80028d6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80028da:	6013      	str	r3, [r2, #0]
 80028dc:	e041      	b.n	8002962 <HAL_RCC_OscConfig+0x12e>
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	685b      	ldr	r3, [r3, #4]
 80028e2:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80028e6:	d112      	bne.n	800290e <HAL_RCC_OscConfig+0xda>
 80028e8:	4b70      	ldr	r3, [pc, #448]	; (8002aac <HAL_RCC_OscConfig+0x278>)
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	4a6f      	ldr	r2, [pc, #444]	; (8002aac <HAL_RCC_OscConfig+0x278>)
 80028ee:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80028f2:	6013      	str	r3, [r2, #0]
 80028f4:	4b6d      	ldr	r3, [pc, #436]	; (8002aac <HAL_RCC_OscConfig+0x278>)
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	4a6c      	ldr	r2, [pc, #432]	; (8002aac <HAL_RCC_OscConfig+0x278>)
 80028fa:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 80028fe:	6013      	str	r3, [r2, #0]
 8002900:	4b6a      	ldr	r3, [pc, #424]	; (8002aac <HAL_RCC_OscConfig+0x278>)
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	4a69      	ldr	r2, [pc, #420]	; (8002aac <HAL_RCC_OscConfig+0x278>)
 8002906:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800290a:	6013      	str	r3, [r2, #0]
 800290c:	e029      	b.n	8002962 <HAL_RCC_OscConfig+0x12e>
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	685b      	ldr	r3, [r3, #4]
 8002912:	f5b3 1fa8 	cmp.w	r3, #1376256	; 0x150000
 8002916:	d112      	bne.n	800293e <HAL_RCC_OscConfig+0x10a>
 8002918:	4b64      	ldr	r3, [pc, #400]	; (8002aac <HAL_RCC_OscConfig+0x278>)
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	4a63      	ldr	r2, [pc, #396]	; (8002aac <HAL_RCC_OscConfig+0x278>)
 800291e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002922:	6013      	str	r3, [r2, #0]
 8002924:	4b61      	ldr	r3, [pc, #388]	; (8002aac <HAL_RCC_OscConfig+0x278>)
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	4a60      	ldr	r2, [pc, #384]	; (8002aac <HAL_RCC_OscConfig+0x278>)
 800292a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800292e:	6013      	str	r3, [r2, #0]
 8002930:	4b5e      	ldr	r3, [pc, #376]	; (8002aac <HAL_RCC_OscConfig+0x278>)
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	4a5d      	ldr	r2, [pc, #372]	; (8002aac <HAL_RCC_OscConfig+0x278>)
 8002936:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800293a:	6013      	str	r3, [r2, #0]
 800293c:	e011      	b.n	8002962 <HAL_RCC_OscConfig+0x12e>
 800293e:	4b5b      	ldr	r3, [pc, #364]	; (8002aac <HAL_RCC_OscConfig+0x278>)
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	4a5a      	ldr	r2, [pc, #360]	; (8002aac <HAL_RCC_OscConfig+0x278>)
 8002944:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002948:	6013      	str	r3, [r2, #0]
 800294a:	4b58      	ldr	r3, [pc, #352]	; (8002aac <HAL_RCC_OscConfig+0x278>)
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	4a57      	ldr	r2, [pc, #348]	; (8002aac <HAL_RCC_OscConfig+0x278>)
 8002950:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002954:	6013      	str	r3, [r2, #0]
 8002956:	4b55      	ldr	r3, [pc, #340]	; (8002aac <HAL_RCC_OscConfig+0x278>)
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	4a54      	ldr	r2, [pc, #336]	; (8002aac <HAL_RCC_OscConfig+0x278>)
 800295c:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8002960:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	685b      	ldr	r3, [r3, #4]
 8002966:	2b00      	cmp	r3, #0
 8002968:	d013      	beq.n	8002992 <HAL_RCC_OscConfig+0x15e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800296a:	f7fe fdfb 	bl	8001564 <HAL_GetTick>
 800296e:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002970:	e008      	b.n	8002984 <HAL_RCC_OscConfig+0x150>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002972:	f7fe fdf7 	bl	8001564 <HAL_GetTick>
 8002976:	4602      	mov	r2, r0
 8002978:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800297a:	1ad3      	subs	r3, r2, r3
 800297c:	2b64      	cmp	r3, #100	; 0x64
 800297e:	d901      	bls.n	8002984 <HAL_RCC_OscConfig+0x150>
          {
            return HAL_TIMEOUT;
 8002980:	2303      	movs	r3, #3
 8002982:	e380      	b.n	8003086 <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002984:	4b49      	ldr	r3, [pc, #292]	; (8002aac <HAL_RCC_OscConfig+0x278>)
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800298c:	2b00      	cmp	r3, #0
 800298e:	d0f0      	beq.n	8002972 <HAL_RCC_OscConfig+0x13e>
 8002990:	e014      	b.n	80029bc <HAL_RCC_OscConfig+0x188>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002992:	f7fe fde7 	bl	8001564 <HAL_GetTick>
 8002996:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8002998:	e008      	b.n	80029ac <HAL_RCC_OscConfig+0x178>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800299a:	f7fe fde3 	bl	8001564 <HAL_GetTick>
 800299e:	4602      	mov	r2, r0
 80029a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029a2:	1ad3      	subs	r3, r2, r3
 80029a4:	2b64      	cmp	r3, #100	; 0x64
 80029a6:	d901      	bls.n	80029ac <HAL_RCC_OscConfig+0x178>
          {
            return HAL_TIMEOUT;
 80029a8:	2303      	movs	r3, #3
 80029aa:	e36c      	b.n	8003086 <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80029ac:	4b3f      	ldr	r3, [pc, #252]	; (8002aac <HAL_RCC_OscConfig+0x278>)
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80029b4:	2b00      	cmp	r3, #0
 80029b6:	d1f0      	bne.n	800299a <HAL_RCC_OscConfig+0x166>
 80029b8:	e000      	b.n	80029bc <HAL_RCC_OscConfig+0x188>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80029ba:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	f003 0302 	and.w	r3, r3, #2
 80029c4:	2b00      	cmp	r3, #0
 80029c6:	f000 808c 	beq.w	8002ae2 <HAL_RCC_OscConfig+0x2ae>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80029ca:	4b38      	ldr	r3, [pc, #224]	; (8002aac <HAL_RCC_OscConfig+0x278>)
 80029cc:	691b      	ldr	r3, [r3, #16]
 80029ce:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80029d2:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80029d4:	4b35      	ldr	r3, [pc, #212]	; (8002aac <HAL_RCC_OscConfig+0x278>)
 80029d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80029d8:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 80029da:	6a3b      	ldr	r3, [r7, #32]
 80029dc:	2b00      	cmp	r3, #0
 80029de:	d007      	beq.n	80029f0 <HAL_RCC_OscConfig+0x1bc>
 80029e0:	6a3b      	ldr	r3, [r7, #32]
 80029e2:	2b18      	cmp	r3, #24
 80029e4:	d137      	bne.n	8002a56 <HAL_RCC_OscConfig+0x222>
 80029e6:	69fb      	ldr	r3, [r7, #28]
 80029e8:	f003 0303 	and.w	r3, r3, #3
 80029ec:	2b00      	cmp	r3, #0
 80029ee:	d132      	bne.n	8002a56 <HAL_RCC_OscConfig+0x222>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80029f0:	4b2e      	ldr	r3, [pc, #184]	; (8002aac <HAL_RCC_OscConfig+0x278>)
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	f003 0304 	and.w	r3, r3, #4
 80029f8:	2b00      	cmp	r3, #0
 80029fa:	d005      	beq.n	8002a08 <HAL_RCC_OscConfig+0x1d4>
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	68db      	ldr	r3, [r3, #12]
 8002a00:	2b00      	cmp	r3, #0
 8002a02:	d101      	bne.n	8002a08 <HAL_RCC_OscConfig+0x1d4>
      {
        return HAL_ERROR;
 8002a04:	2301      	movs	r3, #1
 8002a06:	e33e      	b.n	8003086 <HAL_RCC_OscConfig+0x852>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8002a08:	4b28      	ldr	r3, [pc, #160]	; (8002aac <HAL_RCC_OscConfig+0x278>)
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	f023 0219 	bic.w	r2, r3, #25
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	68db      	ldr	r3, [r3, #12]
 8002a14:	4925      	ldr	r1, [pc, #148]	; (8002aac <HAL_RCC_OscConfig+0x278>)
 8002a16:	4313      	orrs	r3, r2
 8002a18:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a1a:	f7fe fda3 	bl	8001564 <HAL_GetTick>
 8002a1e:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002a20:	e008      	b.n	8002a34 <HAL_RCC_OscConfig+0x200>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002a22:	f7fe fd9f 	bl	8001564 <HAL_GetTick>
 8002a26:	4602      	mov	r2, r0
 8002a28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a2a:	1ad3      	subs	r3, r2, r3
 8002a2c:	2b02      	cmp	r3, #2
 8002a2e:	d901      	bls.n	8002a34 <HAL_RCC_OscConfig+0x200>
          {
            return HAL_TIMEOUT;
 8002a30:	2303      	movs	r3, #3
 8002a32:	e328      	b.n	8003086 <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002a34:	4b1d      	ldr	r3, [pc, #116]	; (8002aac <HAL_RCC_OscConfig+0x278>)
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	f003 0304 	and.w	r3, r3, #4
 8002a3c:	2b00      	cmp	r3, #0
 8002a3e:	d0f0      	beq.n	8002a22 <HAL_RCC_OscConfig+0x1ee>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002a40:	4b1a      	ldr	r3, [pc, #104]	; (8002aac <HAL_RCC_OscConfig+0x278>)
 8002a42:	685b      	ldr	r3, [r3, #4]
 8002a44:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	691b      	ldr	r3, [r3, #16]
 8002a4c:	061b      	lsls	r3, r3, #24
 8002a4e:	4917      	ldr	r1, [pc, #92]	; (8002aac <HAL_RCC_OscConfig+0x278>)
 8002a50:	4313      	orrs	r3, r2
 8002a52:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002a54:	e045      	b.n	8002ae2 <HAL_RCC_OscConfig+0x2ae>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	68db      	ldr	r3, [r3, #12]
 8002a5a:	2b00      	cmp	r3, #0
 8002a5c:	d028      	beq.n	8002ab0 <HAL_RCC_OscConfig+0x27c>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8002a5e:	4b13      	ldr	r3, [pc, #76]	; (8002aac <HAL_RCC_OscConfig+0x278>)
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	f023 0219 	bic.w	r2, r3, #25
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	68db      	ldr	r3, [r3, #12]
 8002a6a:	4910      	ldr	r1, [pc, #64]	; (8002aac <HAL_RCC_OscConfig+0x278>)
 8002a6c:	4313      	orrs	r3, r2
 8002a6e:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a70:	f7fe fd78 	bl	8001564 <HAL_GetTick>
 8002a74:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002a76:	e008      	b.n	8002a8a <HAL_RCC_OscConfig+0x256>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002a78:	f7fe fd74 	bl	8001564 <HAL_GetTick>
 8002a7c:	4602      	mov	r2, r0
 8002a7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a80:	1ad3      	subs	r3, r2, r3
 8002a82:	2b02      	cmp	r3, #2
 8002a84:	d901      	bls.n	8002a8a <HAL_RCC_OscConfig+0x256>
          {
            return HAL_TIMEOUT;
 8002a86:	2303      	movs	r3, #3
 8002a88:	e2fd      	b.n	8003086 <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002a8a:	4b08      	ldr	r3, [pc, #32]	; (8002aac <HAL_RCC_OscConfig+0x278>)
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	f003 0304 	and.w	r3, r3, #4
 8002a92:	2b00      	cmp	r3, #0
 8002a94:	d0f0      	beq.n	8002a78 <HAL_RCC_OscConfig+0x244>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002a96:	4b05      	ldr	r3, [pc, #20]	; (8002aac <HAL_RCC_OscConfig+0x278>)
 8002a98:	685b      	ldr	r3, [r3, #4]
 8002a9a:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	691b      	ldr	r3, [r3, #16]
 8002aa2:	061b      	lsls	r3, r3, #24
 8002aa4:	4901      	ldr	r1, [pc, #4]	; (8002aac <HAL_RCC_OscConfig+0x278>)
 8002aa6:	4313      	orrs	r3, r2
 8002aa8:	604b      	str	r3, [r1, #4]
 8002aaa:	e01a      	b.n	8002ae2 <HAL_RCC_OscConfig+0x2ae>
 8002aac:	58024400 	.word	0x58024400
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002ab0:	4b97      	ldr	r3, [pc, #604]	; (8002d10 <HAL_RCC_OscConfig+0x4dc>)
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	4a96      	ldr	r2, [pc, #600]	; (8002d10 <HAL_RCC_OscConfig+0x4dc>)
 8002ab6:	f023 0301 	bic.w	r3, r3, #1
 8002aba:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002abc:	f7fe fd52 	bl	8001564 <HAL_GetTick>
 8002ac0:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8002ac2:	e008      	b.n	8002ad6 <HAL_RCC_OscConfig+0x2a2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002ac4:	f7fe fd4e 	bl	8001564 <HAL_GetTick>
 8002ac8:	4602      	mov	r2, r0
 8002aca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002acc:	1ad3      	subs	r3, r2, r3
 8002ace:	2b02      	cmp	r3, #2
 8002ad0:	d901      	bls.n	8002ad6 <HAL_RCC_OscConfig+0x2a2>
          {
            return HAL_TIMEOUT;
 8002ad2:	2303      	movs	r3, #3
 8002ad4:	e2d7      	b.n	8003086 <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8002ad6:	4b8e      	ldr	r3, [pc, #568]	; (8002d10 <HAL_RCC_OscConfig+0x4dc>)
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	f003 0304 	and.w	r3, r3, #4
 8002ade:	2b00      	cmp	r3, #0
 8002ae0:	d1f0      	bne.n	8002ac4 <HAL_RCC_OscConfig+0x290>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	f003 0310 	and.w	r3, r3, #16
 8002aea:	2b00      	cmp	r3, #0
 8002aec:	d06a      	beq.n	8002bc4 <HAL_RCC_OscConfig+0x390>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002aee:	4b88      	ldr	r3, [pc, #544]	; (8002d10 <HAL_RCC_OscConfig+0x4dc>)
 8002af0:	691b      	ldr	r3, [r3, #16]
 8002af2:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8002af6:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8002af8:	4b85      	ldr	r3, [pc, #532]	; (8002d10 <HAL_RCC_OscConfig+0x4dc>)
 8002afa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002afc:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8002afe:	69bb      	ldr	r3, [r7, #24]
 8002b00:	2b08      	cmp	r3, #8
 8002b02:	d007      	beq.n	8002b14 <HAL_RCC_OscConfig+0x2e0>
 8002b04:	69bb      	ldr	r3, [r7, #24]
 8002b06:	2b18      	cmp	r3, #24
 8002b08:	d11b      	bne.n	8002b42 <HAL_RCC_OscConfig+0x30e>
 8002b0a:	697b      	ldr	r3, [r7, #20]
 8002b0c:	f003 0303 	and.w	r3, r3, #3
 8002b10:	2b01      	cmp	r3, #1
 8002b12:	d116      	bne.n	8002b42 <HAL_RCC_OscConfig+0x30e>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8002b14:	4b7e      	ldr	r3, [pc, #504]	; (8002d10 <HAL_RCC_OscConfig+0x4dc>)
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002b1c:	2b00      	cmp	r3, #0
 8002b1e:	d005      	beq.n	8002b2c <HAL_RCC_OscConfig+0x2f8>
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	69db      	ldr	r3, [r3, #28]
 8002b24:	2b80      	cmp	r3, #128	; 0x80
 8002b26:	d001      	beq.n	8002b2c <HAL_RCC_OscConfig+0x2f8>
      {
        return HAL_ERROR;
 8002b28:	2301      	movs	r3, #1
 8002b2a:	e2ac      	b.n	8003086 <HAL_RCC_OscConfig+0x852>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8002b2c:	4b78      	ldr	r3, [pc, #480]	; (8002d10 <HAL_RCC_OscConfig+0x4dc>)
 8002b2e:	68db      	ldr	r3, [r3, #12]
 8002b30:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	6a1b      	ldr	r3, [r3, #32]
 8002b38:	061b      	lsls	r3, r3, #24
 8002b3a:	4975      	ldr	r1, [pc, #468]	; (8002d10 <HAL_RCC_OscConfig+0x4dc>)
 8002b3c:	4313      	orrs	r3, r2
 8002b3e:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8002b40:	e040      	b.n	8002bc4 <HAL_RCC_OscConfig+0x390>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	69db      	ldr	r3, [r3, #28]
 8002b46:	2b00      	cmp	r3, #0
 8002b48:	d023      	beq.n	8002b92 <HAL_RCC_OscConfig+0x35e>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8002b4a:	4b71      	ldr	r3, [pc, #452]	; (8002d10 <HAL_RCC_OscConfig+0x4dc>)
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	4a70      	ldr	r2, [pc, #448]	; (8002d10 <HAL_RCC_OscConfig+0x4dc>)
 8002b50:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002b54:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b56:	f7fe fd05 	bl	8001564 <HAL_GetTick>
 8002b5a:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8002b5c:	e008      	b.n	8002b70 <HAL_RCC_OscConfig+0x33c>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8002b5e:	f7fe fd01 	bl	8001564 <HAL_GetTick>
 8002b62:	4602      	mov	r2, r0
 8002b64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b66:	1ad3      	subs	r3, r2, r3
 8002b68:	2b02      	cmp	r3, #2
 8002b6a:	d901      	bls.n	8002b70 <HAL_RCC_OscConfig+0x33c>
          {
            return HAL_TIMEOUT;
 8002b6c:	2303      	movs	r3, #3
 8002b6e:	e28a      	b.n	8003086 <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8002b70:	4b67      	ldr	r3, [pc, #412]	; (8002d10 <HAL_RCC_OscConfig+0x4dc>)
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002b78:	2b00      	cmp	r3, #0
 8002b7a:	d0f0      	beq.n	8002b5e <HAL_RCC_OscConfig+0x32a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8002b7c:	4b64      	ldr	r3, [pc, #400]	; (8002d10 <HAL_RCC_OscConfig+0x4dc>)
 8002b7e:	68db      	ldr	r3, [r3, #12]
 8002b80:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	6a1b      	ldr	r3, [r3, #32]
 8002b88:	061b      	lsls	r3, r3, #24
 8002b8a:	4961      	ldr	r1, [pc, #388]	; (8002d10 <HAL_RCC_OscConfig+0x4dc>)
 8002b8c:	4313      	orrs	r3, r2
 8002b8e:	60cb      	str	r3, [r1, #12]
 8002b90:	e018      	b.n	8002bc4 <HAL_RCC_OscConfig+0x390>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8002b92:	4b5f      	ldr	r3, [pc, #380]	; (8002d10 <HAL_RCC_OscConfig+0x4dc>)
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	4a5e      	ldr	r2, [pc, #376]	; (8002d10 <HAL_RCC_OscConfig+0x4dc>)
 8002b98:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002b9c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b9e:	f7fe fce1 	bl	8001564 <HAL_GetTick>
 8002ba2:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8002ba4:	e008      	b.n	8002bb8 <HAL_RCC_OscConfig+0x384>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8002ba6:	f7fe fcdd 	bl	8001564 <HAL_GetTick>
 8002baa:	4602      	mov	r2, r0
 8002bac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002bae:	1ad3      	subs	r3, r2, r3
 8002bb0:	2b02      	cmp	r3, #2
 8002bb2:	d901      	bls.n	8002bb8 <HAL_RCC_OscConfig+0x384>
          {
            return HAL_TIMEOUT;
 8002bb4:	2303      	movs	r3, #3
 8002bb6:	e266      	b.n	8003086 <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8002bb8:	4b55      	ldr	r3, [pc, #340]	; (8002d10 <HAL_RCC_OscConfig+0x4dc>)
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002bc0:	2b00      	cmp	r3, #0
 8002bc2:	d1f0      	bne.n	8002ba6 <HAL_RCC_OscConfig+0x372>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	f003 0308 	and.w	r3, r3, #8
 8002bcc:	2b00      	cmp	r3, #0
 8002bce:	d036      	beq.n	8002c3e <HAL_RCC_OscConfig+0x40a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	695b      	ldr	r3, [r3, #20]
 8002bd4:	2b00      	cmp	r3, #0
 8002bd6:	d019      	beq.n	8002c0c <HAL_RCC_OscConfig+0x3d8>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002bd8:	4b4d      	ldr	r3, [pc, #308]	; (8002d10 <HAL_RCC_OscConfig+0x4dc>)
 8002bda:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002bdc:	4a4c      	ldr	r2, [pc, #304]	; (8002d10 <HAL_RCC_OscConfig+0x4dc>)
 8002bde:	f043 0301 	orr.w	r3, r3, #1
 8002be2:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002be4:	f7fe fcbe 	bl	8001564 <HAL_GetTick>
 8002be8:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8002bea:	e008      	b.n	8002bfe <HAL_RCC_OscConfig+0x3ca>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002bec:	f7fe fcba 	bl	8001564 <HAL_GetTick>
 8002bf0:	4602      	mov	r2, r0
 8002bf2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002bf4:	1ad3      	subs	r3, r2, r3
 8002bf6:	2b02      	cmp	r3, #2
 8002bf8:	d901      	bls.n	8002bfe <HAL_RCC_OscConfig+0x3ca>
        {
          return HAL_TIMEOUT;
 8002bfa:	2303      	movs	r3, #3
 8002bfc:	e243      	b.n	8003086 <HAL_RCC_OscConfig+0x852>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8002bfe:	4b44      	ldr	r3, [pc, #272]	; (8002d10 <HAL_RCC_OscConfig+0x4dc>)
 8002c00:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002c02:	f003 0302 	and.w	r3, r3, #2
 8002c06:	2b00      	cmp	r3, #0
 8002c08:	d0f0      	beq.n	8002bec <HAL_RCC_OscConfig+0x3b8>
 8002c0a:	e018      	b.n	8002c3e <HAL_RCC_OscConfig+0x40a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002c0c:	4b40      	ldr	r3, [pc, #256]	; (8002d10 <HAL_RCC_OscConfig+0x4dc>)
 8002c0e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002c10:	4a3f      	ldr	r2, [pc, #252]	; (8002d10 <HAL_RCC_OscConfig+0x4dc>)
 8002c12:	f023 0301 	bic.w	r3, r3, #1
 8002c16:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002c18:	f7fe fca4 	bl	8001564 <HAL_GetTick>
 8002c1c:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8002c1e:	e008      	b.n	8002c32 <HAL_RCC_OscConfig+0x3fe>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002c20:	f7fe fca0 	bl	8001564 <HAL_GetTick>
 8002c24:	4602      	mov	r2, r0
 8002c26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c28:	1ad3      	subs	r3, r2, r3
 8002c2a:	2b02      	cmp	r3, #2
 8002c2c:	d901      	bls.n	8002c32 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8002c2e:	2303      	movs	r3, #3
 8002c30:	e229      	b.n	8003086 <HAL_RCC_OscConfig+0x852>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8002c32:	4b37      	ldr	r3, [pc, #220]	; (8002d10 <HAL_RCC_OscConfig+0x4dc>)
 8002c34:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002c36:	f003 0302 	and.w	r3, r3, #2
 8002c3a:	2b00      	cmp	r3, #0
 8002c3c:	d1f0      	bne.n	8002c20 <HAL_RCC_OscConfig+0x3ec>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	f003 0320 	and.w	r3, r3, #32
 8002c46:	2b00      	cmp	r3, #0
 8002c48:	d036      	beq.n	8002cb8 <HAL_RCC_OscConfig+0x484>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	699b      	ldr	r3, [r3, #24]
 8002c4e:	2b00      	cmp	r3, #0
 8002c50:	d019      	beq.n	8002c86 <HAL_RCC_OscConfig+0x452>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8002c52:	4b2f      	ldr	r3, [pc, #188]	; (8002d10 <HAL_RCC_OscConfig+0x4dc>)
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	4a2e      	ldr	r2, [pc, #184]	; (8002d10 <HAL_RCC_OscConfig+0x4dc>)
 8002c58:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002c5c:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8002c5e:	f7fe fc81 	bl	8001564 <HAL_GetTick>
 8002c62:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8002c64:	e008      	b.n	8002c78 <HAL_RCC_OscConfig+0x444>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002c66:	f7fe fc7d 	bl	8001564 <HAL_GetTick>
 8002c6a:	4602      	mov	r2, r0
 8002c6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c6e:	1ad3      	subs	r3, r2, r3
 8002c70:	2b02      	cmp	r3, #2
 8002c72:	d901      	bls.n	8002c78 <HAL_RCC_OscConfig+0x444>
        {
          return HAL_TIMEOUT;
 8002c74:	2303      	movs	r3, #3
 8002c76:	e206      	b.n	8003086 <HAL_RCC_OscConfig+0x852>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8002c78:	4b25      	ldr	r3, [pc, #148]	; (8002d10 <HAL_RCC_OscConfig+0x4dc>)
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002c80:	2b00      	cmp	r3, #0
 8002c82:	d0f0      	beq.n	8002c66 <HAL_RCC_OscConfig+0x432>
 8002c84:	e018      	b.n	8002cb8 <HAL_RCC_OscConfig+0x484>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8002c86:	4b22      	ldr	r3, [pc, #136]	; (8002d10 <HAL_RCC_OscConfig+0x4dc>)
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	4a21      	ldr	r2, [pc, #132]	; (8002d10 <HAL_RCC_OscConfig+0x4dc>)
 8002c8c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8002c90:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8002c92:	f7fe fc67 	bl	8001564 <HAL_GetTick>
 8002c96:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8002c98:	e008      	b.n	8002cac <HAL_RCC_OscConfig+0x478>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002c9a:	f7fe fc63 	bl	8001564 <HAL_GetTick>
 8002c9e:	4602      	mov	r2, r0
 8002ca0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ca2:	1ad3      	subs	r3, r2, r3
 8002ca4:	2b02      	cmp	r3, #2
 8002ca6:	d901      	bls.n	8002cac <HAL_RCC_OscConfig+0x478>
        {
          return HAL_TIMEOUT;
 8002ca8:	2303      	movs	r3, #3
 8002caa:	e1ec      	b.n	8003086 <HAL_RCC_OscConfig+0x852>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8002cac:	4b18      	ldr	r3, [pc, #96]	; (8002d10 <HAL_RCC_OscConfig+0x4dc>)
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002cb4:	2b00      	cmp	r3, #0
 8002cb6:	d1f0      	bne.n	8002c9a <HAL_RCC_OscConfig+0x466>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	f003 0304 	and.w	r3, r3, #4
 8002cc0:	2b00      	cmp	r3, #0
 8002cc2:	f000 80af 	beq.w	8002e24 <HAL_RCC_OscConfig+0x5f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8002cc6:	4b13      	ldr	r3, [pc, #76]	; (8002d14 <HAL_RCC_OscConfig+0x4e0>)
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	4a12      	ldr	r2, [pc, #72]	; (8002d14 <HAL_RCC_OscConfig+0x4e0>)
 8002ccc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002cd0:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002cd2:	f7fe fc47 	bl	8001564 <HAL_GetTick>
 8002cd6:	6278      	str	r0, [r7, #36]	; 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002cd8:	e008      	b.n	8002cec <HAL_RCC_OscConfig+0x4b8>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002cda:	f7fe fc43 	bl	8001564 <HAL_GetTick>
 8002cde:	4602      	mov	r2, r0
 8002ce0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ce2:	1ad3      	subs	r3, r2, r3
 8002ce4:	2b64      	cmp	r3, #100	; 0x64
 8002ce6:	d901      	bls.n	8002cec <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_TIMEOUT;
 8002ce8:	2303      	movs	r3, #3
 8002cea:	e1cc      	b.n	8003086 <HAL_RCC_OscConfig+0x852>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002cec:	4b09      	ldr	r3, [pc, #36]	; (8002d14 <HAL_RCC_OscConfig+0x4e0>)
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002cf4:	2b00      	cmp	r3, #0
 8002cf6:	d0f0      	beq.n	8002cda <HAL_RCC_OscConfig+0x4a6>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	689b      	ldr	r3, [r3, #8]
 8002cfc:	2b01      	cmp	r3, #1
 8002cfe:	d10b      	bne.n	8002d18 <HAL_RCC_OscConfig+0x4e4>
 8002d00:	4b03      	ldr	r3, [pc, #12]	; (8002d10 <HAL_RCC_OscConfig+0x4dc>)
 8002d02:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002d04:	4a02      	ldr	r2, [pc, #8]	; (8002d10 <HAL_RCC_OscConfig+0x4dc>)
 8002d06:	f043 0301 	orr.w	r3, r3, #1
 8002d0a:	6713      	str	r3, [r2, #112]	; 0x70
 8002d0c:	e05b      	b.n	8002dc6 <HAL_RCC_OscConfig+0x592>
 8002d0e:	bf00      	nop
 8002d10:	58024400 	.word	0x58024400
 8002d14:	58024800 	.word	0x58024800
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	689b      	ldr	r3, [r3, #8]
 8002d1c:	2b00      	cmp	r3, #0
 8002d1e:	d112      	bne.n	8002d46 <HAL_RCC_OscConfig+0x512>
 8002d20:	4b9d      	ldr	r3, [pc, #628]	; (8002f98 <HAL_RCC_OscConfig+0x764>)
 8002d22:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002d24:	4a9c      	ldr	r2, [pc, #624]	; (8002f98 <HAL_RCC_OscConfig+0x764>)
 8002d26:	f023 0301 	bic.w	r3, r3, #1
 8002d2a:	6713      	str	r3, [r2, #112]	; 0x70
 8002d2c:	4b9a      	ldr	r3, [pc, #616]	; (8002f98 <HAL_RCC_OscConfig+0x764>)
 8002d2e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002d30:	4a99      	ldr	r2, [pc, #612]	; (8002f98 <HAL_RCC_OscConfig+0x764>)
 8002d32:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002d36:	6713      	str	r3, [r2, #112]	; 0x70
 8002d38:	4b97      	ldr	r3, [pc, #604]	; (8002f98 <HAL_RCC_OscConfig+0x764>)
 8002d3a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002d3c:	4a96      	ldr	r2, [pc, #600]	; (8002f98 <HAL_RCC_OscConfig+0x764>)
 8002d3e:	f023 0304 	bic.w	r3, r3, #4
 8002d42:	6713      	str	r3, [r2, #112]	; 0x70
 8002d44:	e03f      	b.n	8002dc6 <HAL_RCC_OscConfig+0x592>
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	689b      	ldr	r3, [r3, #8]
 8002d4a:	2b05      	cmp	r3, #5
 8002d4c:	d112      	bne.n	8002d74 <HAL_RCC_OscConfig+0x540>
 8002d4e:	4b92      	ldr	r3, [pc, #584]	; (8002f98 <HAL_RCC_OscConfig+0x764>)
 8002d50:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002d52:	4a91      	ldr	r2, [pc, #580]	; (8002f98 <HAL_RCC_OscConfig+0x764>)
 8002d54:	f043 0304 	orr.w	r3, r3, #4
 8002d58:	6713      	str	r3, [r2, #112]	; 0x70
 8002d5a:	4b8f      	ldr	r3, [pc, #572]	; (8002f98 <HAL_RCC_OscConfig+0x764>)
 8002d5c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002d5e:	4a8e      	ldr	r2, [pc, #568]	; (8002f98 <HAL_RCC_OscConfig+0x764>)
 8002d60:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002d64:	6713      	str	r3, [r2, #112]	; 0x70
 8002d66:	4b8c      	ldr	r3, [pc, #560]	; (8002f98 <HAL_RCC_OscConfig+0x764>)
 8002d68:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002d6a:	4a8b      	ldr	r2, [pc, #556]	; (8002f98 <HAL_RCC_OscConfig+0x764>)
 8002d6c:	f043 0301 	orr.w	r3, r3, #1
 8002d70:	6713      	str	r3, [r2, #112]	; 0x70
 8002d72:	e028      	b.n	8002dc6 <HAL_RCC_OscConfig+0x592>
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	689b      	ldr	r3, [r3, #8]
 8002d78:	2b85      	cmp	r3, #133	; 0x85
 8002d7a:	d112      	bne.n	8002da2 <HAL_RCC_OscConfig+0x56e>
 8002d7c:	4b86      	ldr	r3, [pc, #536]	; (8002f98 <HAL_RCC_OscConfig+0x764>)
 8002d7e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002d80:	4a85      	ldr	r2, [pc, #532]	; (8002f98 <HAL_RCC_OscConfig+0x764>)
 8002d82:	f043 0304 	orr.w	r3, r3, #4
 8002d86:	6713      	str	r3, [r2, #112]	; 0x70
 8002d88:	4b83      	ldr	r3, [pc, #524]	; (8002f98 <HAL_RCC_OscConfig+0x764>)
 8002d8a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002d8c:	4a82      	ldr	r2, [pc, #520]	; (8002f98 <HAL_RCC_OscConfig+0x764>)
 8002d8e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002d92:	6713      	str	r3, [r2, #112]	; 0x70
 8002d94:	4b80      	ldr	r3, [pc, #512]	; (8002f98 <HAL_RCC_OscConfig+0x764>)
 8002d96:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002d98:	4a7f      	ldr	r2, [pc, #508]	; (8002f98 <HAL_RCC_OscConfig+0x764>)
 8002d9a:	f043 0301 	orr.w	r3, r3, #1
 8002d9e:	6713      	str	r3, [r2, #112]	; 0x70
 8002da0:	e011      	b.n	8002dc6 <HAL_RCC_OscConfig+0x592>
 8002da2:	4b7d      	ldr	r3, [pc, #500]	; (8002f98 <HAL_RCC_OscConfig+0x764>)
 8002da4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002da6:	4a7c      	ldr	r2, [pc, #496]	; (8002f98 <HAL_RCC_OscConfig+0x764>)
 8002da8:	f023 0301 	bic.w	r3, r3, #1
 8002dac:	6713      	str	r3, [r2, #112]	; 0x70
 8002dae:	4b7a      	ldr	r3, [pc, #488]	; (8002f98 <HAL_RCC_OscConfig+0x764>)
 8002db0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002db2:	4a79      	ldr	r2, [pc, #484]	; (8002f98 <HAL_RCC_OscConfig+0x764>)
 8002db4:	f023 0304 	bic.w	r3, r3, #4
 8002db8:	6713      	str	r3, [r2, #112]	; 0x70
 8002dba:	4b77      	ldr	r3, [pc, #476]	; (8002f98 <HAL_RCC_OscConfig+0x764>)
 8002dbc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002dbe:	4a76      	ldr	r2, [pc, #472]	; (8002f98 <HAL_RCC_OscConfig+0x764>)
 8002dc0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002dc4:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	689b      	ldr	r3, [r3, #8]
 8002dca:	2b00      	cmp	r3, #0
 8002dcc:	d015      	beq.n	8002dfa <HAL_RCC_OscConfig+0x5c6>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002dce:	f7fe fbc9 	bl	8001564 <HAL_GetTick>
 8002dd2:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002dd4:	e00a      	b.n	8002dec <HAL_RCC_OscConfig+0x5b8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002dd6:	f7fe fbc5 	bl	8001564 <HAL_GetTick>
 8002dda:	4602      	mov	r2, r0
 8002ddc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002dde:	1ad3      	subs	r3, r2, r3
 8002de0:	f241 3288 	movw	r2, #5000	; 0x1388
 8002de4:	4293      	cmp	r3, r2
 8002de6:	d901      	bls.n	8002dec <HAL_RCC_OscConfig+0x5b8>
        {
          return HAL_TIMEOUT;
 8002de8:	2303      	movs	r3, #3
 8002dea:	e14c      	b.n	8003086 <HAL_RCC_OscConfig+0x852>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002dec:	4b6a      	ldr	r3, [pc, #424]	; (8002f98 <HAL_RCC_OscConfig+0x764>)
 8002dee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002df0:	f003 0302 	and.w	r3, r3, #2
 8002df4:	2b00      	cmp	r3, #0
 8002df6:	d0ee      	beq.n	8002dd6 <HAL_RCC_OscConfig+0x5a2>
 8002df8:	e014      	b.n	8002e24 <HAL_RCC_OscConfig+0x5f0>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002dfa:	f7fe fbb3 	bl	8001564 <HAL_GetTick>
 8002dfe:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8002e00:	e00a      	b.n	8002e18 <HAL_RCC_OscConfig+0x5e4>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002e02:	f7fe fbaf 	bl	8001564 <HAL_GetTick>
 8002e06:	4602      	mov	r2, r0
 8002e08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e0a:	1ad3      	subs	r3, r2, r3
 8002e0c:	f241 3288 	movw	r2, #5000	; 0x1388
 8002e10:	4293      	cmp	r3, r2
 8002e12:	d901      	bls.n	8002e18 <HAL_RCC_OscConfig+0x5e4>
        {
          return HAL_TIMEOUT;
 8002e14:	2303      	movs	r3, #3
 8002e16:	e136      	b.n	8003086 <HAL_RCC_OscConfig+0x852>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8002e18:	4b5f      	ldr	r3, [pc, #380]	; (8002f98 <HAL_RCC_OscConfig+0x764>)
 8002e1a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002e1c:	f003 0302 	and.w	r3, r3, #2
 8002e20:	2b00      	cmp	r3, #0
 8002e22:	d1ee      	bne.n	8002e02 <HAL_RCC_OscConfig+0x5ce>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e28:	2b00      	cmp	r3, #0
 8002e2a:	f000 812b 	beq.w	8003084 <HAL_RCC_OscConfig+0x850>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8002e2e:	4b5a      	ldr	r3, [pc, #360]	; (8002f98 <HAL_RCC_OscConfig+0x764>)
 8002e30:	691b      	ldr	r3, [r3, #16]
 8002e32:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8002e36:	2b18      	cmp	r3, #24
 8002e38:	f000 80bb 	beq.w	8002fb2 <HAL_RCC_OscConfig+0x77e>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e40:	2b02      	cmp	r3, #2
 8002e42:	f040 8095 	bne.w	8002f70 <HAL_RCC_OscConfig+0x73c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002e46:	4b54      	ldr	r3, [pc, #336]	; (8002f98 <HAL_RCC_OscConfig+0x764>)
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	4a53      	ldr	r2, [pc, #332]	; (8002f98 <HAL_RCC_OscConfig+0x764>)
 8002e4c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002e50:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e52:	f7fe fb87 	bl	8001564 <HAL_GetTick>
 8002e56:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002e58:	e008      	b.n	8002e6c <HAL_RCC_OscConfig+0x638>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002e5a:	f7fe fb83 	bl	8001564 <HAL_GetTick>
 8002e5e:	4602      	mov	r2, r0
 8002e60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e62:	1ad3      	subs	r3, r2, r3
 8002e64:	2b02      	cmp	r3, #2
 8002e66:	d901      	bls.n	8002e6c <HAL_RCC_OscConfig+0x638>
          {
            return HAL_TIMEOUT;
 8002e68:	2303      	movs	r3, #3
 8002e6a:	e10c      	b.n	8003086 <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002e6c:	4b4a      	ldr	r3, [pc, #296]	; (8002f98 <HAL_RCC_OscConfig+0x764>)
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002e74:	2b00      	cmp	r3, #0
 8002e76:	d1f0      	bne.n	8002e5a <HAL_RCC_OscConfig+0x626>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002e78:	4b47      	ldr	r3, [pc, #284]	; (8002f98 <HAL_RCC_OscConfig+0x764>)
 8002e7a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002e7c:	4b47      	ldr	r3, [pc, #284]	; (8002f9c <HAL_RCC_OscConfig+0x768>)
 8002e7e:	4013      	ands	r3, r2
 8002e80:	687a      	ldr	r2, [r7, #4]
 8002e82:	6a91      	ldr	r1, [r2, #40]	; 0x28
 8002e84:	687a      	ldr	r2, [r7, #4]
 8002e86:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8002e88:	0112      	lsls	r2, r2, #4
 8002e8a:	430a      	orrs	r2, r1
 8002e8c:	4942      	ldr	r1, [pc, #264]	; (8002f98 <HAL_RCC_OscConfig+0x764>)
 8002e8e:	4313      	orrs	r3, r2
 8002e90:	628b      	str	r3, [r1, #40]	; 0x28
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e96:	3b01      	subs	r3, #1
 8002e98:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002ea0:	3b01      	subs	r3, #1
 8002ea2:	025b      	lsls	r3, r3, #9
 8002ea4:	b29b      	uxth	r3, r3
 8002ea6:	431a      	orrs	r2, r3
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002eac:	3b01      	subs	r3, #1
 8002eae:	041b      	lsls	r3, r3, #16
 8002eb0:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8002eb4:	431a      	orrs	r2, r3
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002eba:	3b01      	subs	r3, #1
 8002ebc:	061b      	lsls	r3, r3, #24
 8002ebe:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8002ec2:	4935      	ldr	r1, [pc, #212]	; (8002f98 <HAL_RCC_OscConfig+0x764>)
 8002ec4:	4313      	orrs	r3, r2
 8002ec6:	630b      	str	r3, [r1, #48]	; 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 8002ec8:	4b33      	ldr	r3, [pc, #204]	; (8002f98 <HAL_RCC_OscConfig+0x764>)
 8002eca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ecc:	4a32      	ldr	r2, [pc, #200]	; (8002f98 <HAL_RCC_OscConfig+0x764>)
 8002ece:	f023 0301 	bic.w	r3, r3, #1
 8002ed2:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8002ed4:	4b30      	ldr	r3, [pc, #192]	; (8002f98 <HAL_RCC_OscConfig+0x764>)
 8002ed6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002ed8:	4b31      	ldr	r3, [pc, #196]	; (8002fa0 <HAL_RCC_OscConfig+0x76c>)
 8002eda:	4013      	ands	r3, r2
 8002edc:	687a      	ldr	r2, [r7, #4]
 8002ede:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8002ee0:	00d2      	lsls	r2, r2, #3
 8002ee2:	492d      	ldr	r1, [pc, #180]	; (8002f98 <HAL_RCC_OscConfig+0x764>)
 8002ee4:	4313      	orrs	r3, r2
 8002ee6:	634b      	str	r3, [r1, #52]	; 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8002ee8:	4b2b      	ldr	r3, [pc, #172]	; (8002f98 <HAL_RCC_OscConfig+0x764>)
 8002eea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002eec:	f023 020c 	bic.w	r2, r3, #12
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ef4:	4928      	ldr	r1, [pc, #160]	; (8002f98 <HAL_RCC_OscConfig+0x764>)
 8002ef6:	4313      	orrs	r3, r2
 8002ef8:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8002efa:	4b27      	ldr	r3, [pc, #156]	; (8002f98 <HAL_RCC_OscConfig+0x764>)
 8002efc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002efe:	f023 0202 	bic.w	r2, r3, #2
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f06:	4924      	ldr	r1, [pc, #144]	; (8002f98 <HAL_RCC_OscConfig+0x764>)
 8002f08:	4313      	orrs	r3, r2
 8002f0a:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8002f0c:	4b22      	ldr	r3, [pc, #136]	; (8002f98 <HAL_RCC_OscConfig+0x764>)
 8002f0e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f10:	4a21      	ldr	r2, [pc, #132]	; (8002f98 <HAL_RCC_OscConfig+0x764>)
 8002f12:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002f16:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002f18:	4b1f      	ldr	r3, [pc, #124]	; (8002f98 <HAL_RCC_OscConfig+0x764>)
 8002f1a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f1c:	4a1e      	ldr	r2, [pc, #120]	; (8002f98 <HAL_RCC_OscConfig+0x764>)
 8002f1e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002f22:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8002f24:	4b1c      	ldr	r3, [pc, #112]	; (8002f98 <HAL_RCC_OscConfig+0x764>)
 8002f26:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f28:	4a1b      	ldr	r2, [pc, #108]	; (8002f98 <HAL_RCC_OscConfig+0x764>)
 8002f2a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002f2e:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 8002f30:	4b19      	ldr	r3, [pc, #100]	; (8002f98 <HAL_RCC_OscConfig+0x764>)
 8002f32:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f34:	4a18      	ldr	r2, [pc, #96]	; (8002f98 <HAL_RCC_OscConfig+0x764>)
 8002f36:	f043 0301 	orr.w	r3, r3, #1
 8002f3a:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002f3c:	4b16      	ldr	r3, [pc, #88]	; (8002f98 <HAL_RCC_OscConfig+0x764>)
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	4a15      	ldr	r2, [pc, #84]	; (8002f98 <HAL_RCC_OscConfig+0x764>)
 8002f42:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002f46:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f48:	f7fe fb0c 	bl	8001564 <HAL_GetTick>
 8002f4c:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002f4e:	e008      	b.n	8002f62 <HAL_RCC_OscConfig+0x72e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002f50:	f7fe fb08 	bl	8001564 <HAL_GetTick>
 8002f54:	4602      	mov	r2, r0
 8002f56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f58:	1ad3      	subs	r3, r2, r3
 8002f5a:	2b02      	cmp	r3, #2
 8002f5c:	d901      	bls.n	8002f62 <HAL_RCC_OscConfig+0x72e>
          {
            return HAL_TIMEOUT;
 8002f5e:	2303      	movs	r3, #3
 8002f60:	e091      	b.n	8003086 <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002f62:	4b0d      	ldr	r3, [pc, #52]	; (8002f98 <HAL_RCC_OscConfig+0x764>)
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002f6a:	2b00      	cmp	r3, #0
 8002f6c:	d0f0      	beq.n	8002f50 <HAL_RCC_OscConfig+0x71c>
 8002f6e:	e089      	b.n	8003084 <HAL_RCC_OscConfig+0x850>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002f70:	4b09      	ldr	r3, [pc, #36]	; (8002f98 <HAL_RCC_OscConfig+0x764>)
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	4a08      	ldr	r2, [pc, #32]	; (8002f98 <HAL_RCC_OscConfig+0x764>)
 8002f76:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002f7a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f7c:	f7fe faf2 	bl	8001564 <HAL_GetTick>
 8002f80:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002f82:	e00f      	b.n	8002fa4 <HAL_RCC_OscConfig+0x770>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002f84:	f7fe faee 	bl	8001564 <HAL_GetTick>
 8002f88:	4602      	mov	r2, r0
 8002f8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f8c:	1ad3      	subs	r3, r2, r3
 8002f8e:	2b02      	cmp	r3, #2
 8002f90:	d908      	bls.n	8002fa4 <HAL_RCC_OscConfig+0x770>
          {
            return HAL_TIMEOUT;
 8002f92:	2303      	movs	r3, #3
 8002f94:	e077      	b.n	8003086 <HAL_RCC_OscConfig+0x852>
 8002f96:	bf00      	nop
 8002f98:	58024400 	.word	0x58024400
 8002f9c:	fffffc0c 	.word	0xfffffc0c
 8002fa0:	ffff0007 	.word	0xffff0007
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002fa4:	4b3a      	ldr	r3, [pc, #232]	; (8003090 <HAL_RCC_OscConfig+0x85c>)
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002fac:	2b00      	cmp	r3, #0
 8002fae:	d1e9      	bne.n	8002f84 <HAL_RCC_OscConfig+0x750>
 8002fb0:	e068      	b.n	8003084 <HAL_RCC_OscConfig+0x850>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8002fb2:	4b37      	ldr	r3, [pc, #220]	; (8003090 <HAL_RCC_OscConfig+0x85c>)
 8002fb4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002fb6:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8002fb8:	4b35      	ldr	r3, [pc, #212]	; (8003090 <HAL_RCC_OscConfig+0x85c>)
 8002fba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fbc:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002fc2:	2b01      	cmp	r3, #1
 8002fc4:	d031      	beq.n	800302a <HAL_RCC_OscConfig+0x7f6>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002fc6:	693b      	ldr	r3, [r7, #16]
 8002fc8:	f003 0203 	and.w	r2, r3, #3
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002fd0:	429a      	cmp	r2, r3
 8002fd2:	d12a      	bne.n	800302a <HAL_RCC_OscConfig+0x7f6>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8002fd4:	693b      	ldr	r3, [r7, #16]
 8002fd6:	091b      	lsrs	r3, r3, #4
 8002fd8:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	6adb      	ldr	r3, [r3, #44]	; 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002fe0:	429a      	cmp	r2, r3
 8002fe2:	d122      	bne.n	800302a <HAL_RCC_OscConfig+0x7f6>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8002fe4:	68fb      	ldr	r3, [r7, #12]
 8002fe6:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fee:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8002ff0:	429a      	cmp	r2, r3
 8002ff2:	d11a      	bne.n	800302a <HAL_RCC_OscConfig+0x7f6>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8002ff4:	68fb      	ldr	r3, [r7, #12]
 8002ff6:	0a5b      	lsrs	r3, r3, #9
 8002ff8:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003000:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8003002:	429a      	cmp	r2, r3
 8003004:	d111      	bne.n	800302a <HAL_RCC_OscConfig+0x7f6>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8003006:	68fb      	ldr	r3, [r7, #12]
 8003008:	0c1b      	lsrs	r3, r3, #16
 800300a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003012:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8003014:	429a      	cmp	r2, r3
 8003016:	d108      	bne.n	800302a <HAL_RCC_OscConfig+0x7f6>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8003018:	68fb      	ldr	r3, [r7, #12]
 800301a:	0e1b      	lsrs	r3, r3, #24
 800301c:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003024:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8003026:	429a      	cmp	r2, r3
 8003028:	d001      	beq.n	800302e <HAL_RCC_OscConfig+0x7fa>
      {
        return HAL_ERROR;
 800302a:	2301      	movs	r3, #1
 800302c:	e02b      	b.n	8003086 <HAL_RCC_OscConfig+0x852>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 800302e:	4b18      	ldr	r3, [pc, #96]	; (8003090 <HAL_RCC_OscConfig+0x85c>)
 8003030:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003032:	08db      	lsrs	r3, r3, #3
 8003034:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8003038:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800303e:	693a      	ldr	r2, [r7, #16]
 8003040:	429a      	cmp	r2, r3
 8003042:	d01f      	beq.n	8003084 <HAL_RCC_OscConfig+0x850>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 8003044:	4b12      	ldr	r3, [pc, #72]	; (8003090 <HAL_RCC_OscConfig+0x85c>)
 8003046:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003048:	4a11      	ldr	r2, [pc, #68]	; (8003090 <HAL_RCC_OscConfig+0x85c>)
 800304a:	f023 0301 	bic.w	r3, r3, #1
 800304e:	62d3      	str	r3, [r2, #44]	; 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8003050:	f7fe fa88 	bl	8001564 <HAL_GetTick>
 8003054:	6278      	str	r0, [r7, #36]	; 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8003056:	bf00      	nop
 8003058:	f7fe fa84 	bl	8001564 <HAL_GetTick>
 800305c:	4602      	mov	r2, r0
 800305e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003060:	4293      	cmp	r3, r2
 8003062:	d0f9      	beq.n	8003058 <HAL_RCC_OscConfig+0x824>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8003064:	4b0a      	ldr	r3, [pc, #40]	; (8003090 <HAL_RCC_OscConfig+0x85c>)
 8003066:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003068:	4b0a      	ldr	r3, [pc, #40]	; (8003094 <HAL_RCC_OscConfig+0x860>)
 800306a:	4013      	ands	r3, r2
 800306c:	687a      	ldr	r2, [r7, #4]
 800306e:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8003070:	00d2      	lsls	r2, r2, #3
 8003072:	4907      	ldr	r1, [pc, #28]	; (8003090 <HAL_RCC_OscConfig+0x85c>)
 8003074:	4313      	orrs	r3, r2
 8003076:	634b      	str	r3, [r1, #52]	; 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 8003078:	4b05      	ldr	r3, [pc, #20]	; (8003090 <HAL_RCC_OscConfig+0x85c>)
 800307a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800307c:	4a04      	ldr	r2, [pc, #16]	; (8003090 <HAL_RCC_OscConfig+0x85c>)
 800307e:	f043 0301 	orr.w	r3, r3, #1
 8003082:	62d3      	str	r3, [r2, #44]	; 0x2c
        }
      }
    }
  }
  return HAL_OK;
 8003084:	2300      	movs	r3, #0
}
 8003086:	4618      	mov	r0, r3
 8003088:	3730      	adds	r7, #48	; 0x30
 800308a:	46bd      	mov	sp, r7
 800308c:	bd80      	pop	{r7, pc}
 800308e:	bf00      	nop
 8003090:	58024400 	.word	0x58024400
 8003094:	ffff0007 	.word	0xffff0007

08003098 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003098:	b580      	push	{r7, lr}
 800309a:	b086      	sub	sp, #24
 800309c:	af00      	add	r7, sp, #0
 800309e:	6078      	str	r0, [r7, #4]
 80030a0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	2b00      	cmp	r3, #0
 80030a6:	d101      	bne.n	80030ac <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80030a8:	2301      	movs	r3, #1
 80030aa:	e19c      	b.n	80033e6 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80030ac:	4b8a      	ldr	r3, [pc, #552]	; (80032d8 <HAL_RCC_ClockConfig+0x240>)
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	f003 030f 	and.w	r3, r3, #15
 80030b4:	683a      	ldr	r2, [r7, #0]
 80030b6:	429a      	cmp	r2, r3
 80030b8:	d910      	bls.n	80030dc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80030ba:	4b87      	ldr	r3, [pc, #540]	; (80032d8 <HAL_RCC_ClockConfig+0x240>)
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	f023 020f 	bic.w	r2, r3, #15
 80030c2:	4985      	ldr	r1, [pc, #532]	; (80032d8 <HAL_RCC_ClockConfig+0x240>)
 80030c4:	683b      	ldr	r3, [r7, #0]
 80030c6:	4313      	orrs	r3, r2
 80030c8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80030ca:	4b83      	ldr	r3, [pc, #524]	; (80032d8 <HAL_RCC_ClockConfig+0x240>)
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	f003 030f 	and.w	r3, r3, #15
 80030d2:	683a      	ldr	r2, [r7, #0]
 80030d4:	429a      	cmp	r2, r3
 80030d6:	d001      	beq.n	80030dc <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80030d8:	2301      	movs	r3, #1
 80030da:	e184      	b.n	80033e6 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	f003 0304 	and.w	r3, r3, #4
 80030e4:	2b00      	cmp	r3, #0
 80030e6:	d010      	beq.n	800310a <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
    }
#else
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->CDCFGR1 & RCC_CDCFGR1_CDPPRE))
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	691a      	ldr	r2, [r3, #16]
 80030ec:	4b7b      	ldr	r3, [pc, #492]	; (80032dc <HAL_RCC_ClockConfig+0x244>)
 80030ee:	699b      	ldr	r3, [r3, #24]
 80030f0:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80030f4:	429a      	cmp	r2, r3
 80030f6:	d908      	bls.n	800310a <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_CDPCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDPPRE, RCC_ClkInitStruct->APB3CLKDivider);
 80030f8:	4b78      	ldr	r3, [pc, #480]	; (80032dc <HAL_RCC_ClockConfig+0x244>)
 80030fa:	699b      	ldr	r3, [r3, #24]
 80030fc:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	691b      	ldr	r3, [r3, #16]
 8003104:	4975      	ldr	r1, [pc, #468]	; (80032dc <HAL_RCC_ClockConfig+0x244>)
 8003106:	4313      	orrs	r3, r2
 8003108:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	f003 0308 	and.w	r3, r3, #8
 8003112:	2b00      	cmp	r3, #0
 8003114:	d010      	beq.n	8003138 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#else
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1))
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	695a      	ldr	r2, [r3, #20]
 800311a:	4b70      	ldr	r3, [pc, #448]	; (80032dc <HAL_RCC_ClockConfig+0x244>)
 800311c:	69db      	ldr	r3, [r3, #28]
 800311e:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8003122:	429a      	cmp	r2, r3
 8003124:	d908      	bls.n	8003138 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8003126:	4b6d      	ldr	r3, [pc, #436]	; (80032dc <HAL_RCC_ClockConfig+0x244>)
 8003128:	69db      	ldr	r3, [r3, #28]
 800312a:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	695b      	ldr	r3, [r3, #20]
 8003132:	496a      	ldr	r1, [pc, #424]	; (80032dc <HAL_RCC_ClockConfig+0x244>)
 8003134:	4313      	orrs	r3, r2
 8003136:	61cb      	str	r3, [r1, #28]
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	f003 0310 	and.w	r3, r3, #16
 8003140:	2b00      	cmp	r3, #0
 8003142:	d010      	beq.n	8003166 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
    }
#else
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2))
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	699a      	ldr	r2, [r3, #24]
 8003148:	4b64      	ldr	r3, [pc, #400]	; (80032dc <HAL_RCC_ClockConfig+0x244>)
 800314a:	69db      	ldr	r3, [r3, #28]
 800314c:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8003150:	429a      	cmp	r2, r3
 8003152:	d908      	bls.n	8003166 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8003154:	4b61      	ldr	r3, [pc, #388]	; (80032dc <HAL_RCC_ClockConfig+0x244>)
 8003156:	69db      	ldr	r3, [r3, #28]
 8003158:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	699b      	ldr	r3, [r3, #24]
 8003160:	495e      	ldr	r1, [pc, #376]	; (80032dc <HAL_RCC_ClockConfig+0x244>)
 8003162:	4313      	orrs	r3, r2
 8003164:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	f003 0320 	and.w	r3, r3, #32
 800316e:	2b00      	cmp	r3, #0
 8003170:	d010      	beq.n	8003194 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
    }
#else
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE))
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	69da      	ldr	r2, [r3, #28]
 8003176:	4b59      	ldr	r3, [pc, #356]	; (80032dc <HAL_RCC_ClockConfig+0x244>)
 8003178:	6a1b      	ldr	r3, [r3, #32]
 800317a:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800317e:	429a      	cmp	r2, r3
 8003180:	d908      	bls.n	8003194 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->SRDCFGR, RCC_SRDCFGR_SRDPPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8003182:	4b56      	ldr	r3, [pc, #344]	; (80032dc <HAL_RCC_ClockConfig+0x244>)
 8003184:	6a1b      	ldr	r3, [r3, #32]
 8003186:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	69db      	ldr	r3, [r3, #28]
 800318e:	4953      	ldr	r1, [pc, #332]	; (80032dc <HAL_RCC_ClockConfig+0x244>)
 8003190:	4313      	orrs	r3, r2
 8003192:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	f003 0302 	and.w	r3, r3, #2
 800319c:	2b00      	cmp	r3, #0
 800319e:	d010      	beq.n	80031c2 <HAL_RCC_ClockConfig+0x12a>
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
    }
#else
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->CDCFGR1 & RCC_CDCFGR1_HPRE))
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	68da      	ldr	r2, [r3, #12]
 80031a4:	4b4d      	ldr	r3, [pc, #308]	; (80032dc <HAL_RCC_ClockConfig+0x244>)
 80031a6:	699b      	ldr	r3, [r3, #24]
 80031a8:	f003 030f 	and.w	r3, r3, #15
 80031ac:	429a      	cmp	r2, r3
 80031ae:	d908      	bls.n	80031c2 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80031b0:	4b4a      	ldr	r3, [pc, #296]	; (80032dc <HAL_RCC_ClockConfig+0x244>)
 80031b2:	699b      	ldr	r3, [r3, #24]
 80031b4:	f023 020f 	bic.w	r2, r3, #15
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	68db      	ldr	r3, [r3, #12]
 80031bc:	4947      	ldr	r1, [pc, #284]	; (80032dc <HAL_RCC_ClockConfig+0x244>)
 80031be:	4313      	orrs	r3, r2
 80031c0:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	f003 0301 	and.w	r3, r3, #1
 80031ca:	2b00      	cmp	r3, #0
 80031cc:	d055      	beq.n	800327a <HAL_RCC_ClockConfig+0x1e2>
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
 80031ce:	4b43      	ldr	r3, [pc, #268]	; (80032dc <HAL_RCC_ClockConfig+0x244>)
 80031d0:	699b      	ldr	r3, [r3, #24]
 80031d2:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	689b      	ldr	r3, [r3, #8]
 80031da:	4940      	ldr	r1, [pc, #256]	; (80032dc <HAL_RCC_ClockConfig+0x244>)
 80031dc:	4313      	orrs	r3, r2
 80031de:	618b      	str	r3, [r1, #24]
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	685b      	ldr	r3, [r3, #4]
 80031e4:	2b02      	cmp	r3, #2
 80031e6:	d107      	bne.n	80031f8 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80031e8:	4b3c      	ldr	r3, [pc, #240]	; (80032dc <HAL_RCC_ClockConfig+0x244>)
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80031f0:	2b00      	cmp	r3, #0
 80031f2:	d121      	bne.n	8003238 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80031f4:	2301      	movs	r3, #1
 80031f6:	e0f6      	b.n	80033e6 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	685b      	ldr	r3, [r3, #4]
 80031fc:	2b03      	cmp	r3, #3
 80031fe:	d107      	bne.n	8003210 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8003200:	4b36      	ldr	r3, [pc, #216]	; (80032dc <HAL_RCC_ClockConfig+0x244>)
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003208:	2b00      	cmp	r3, #0
 800320a:	d115      	bne.n	8003238 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800320c:	2301      	movs	r3, #1
 800320e:	e0ea      	b.n	80033e6 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	685b      	ldr	r3, [r3, #4]
 8003214:	2b01      	cmp	r3, #1
 8003216:	d107      	bne.n	8003228 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8003218:	4b30      	ldr	r3, [pc, #192]	; (80032dc <HAL_RCC_ClockConfig+0x244>)
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003220:	2b00      	cmp	r3, #0
 8003222:	d109      	bne.n	8003238 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8003224:	2301      	movs	r3, #1
 8003226:	e0de      	b.n	80033e6 <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003228:	4b2c      	ldr	r3, [pc, #176]	; (80032dc <HAL_RCC_ClockConfig+0x244>)
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	f003 0304 	and.w	r3, r3, #4
 8003230:	2b00      	cmp	r3, #0
 8003232:	d101      	bne.n	8003238 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8003234:	2301      	movs	r3, #1
 8003236:	e0d6      	b.n	80033e6 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003238:	4b28      	ldr	r3, [pc, #160]	; (80032dc <HAL_RCC_ClockConfig+0x244>)
 800323a:	691b      	ldr	r3, [r3, #16]
 800323c:	f023 0207 	bic.w	r2, r3, #7
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	685b      	ldr	r3, [r3, #4]
 8003244:	4925      	ldr	r1, [pc, #148]	; (80032dc <HAL_RCC_ClockConfig+0x244>)
 8003246:	4313      	orrs	r3, r2
 8003248:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800324a:	f7fe f98b 	bl	8001564 <HAL_GetTick>
 800324e:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003250:	e00a      	b.n	8003268 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003252:	f7fe f987 	bl	8001564 <HAL_GetTick>
 8003256:	4602      	mov	r2, r0
 8003258:	697b      	ldr	r3, [r7, #20]
 800325a:	1ad3      	subs	r3, r2, r3
 800325c:	f241 3288 	movw	r2, #5000	; 0x1388
 8003260:	4293      	cmp	r3, r2
 8003262:	d901      	bls.n	8003268 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8003264:	2303      	movs	r3, #3
 8003266:	e0be      	b.n	80033e6 <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003268:	4b1c      	ldr	r3, [pc, #112]	; (80032dc <HAL_RCC_ClockConfig+0x244>)
 800326a:	691b      	ldr	r3, [r3, #16]
 800326c:	f003 0238 	and.w	r2, r3, #56	; 0x38
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	685b      	ldr	r3, [r3, #4]
 8003274:	00db      	lsls	r3, r3, #3
 8003276:	429a      	cmp	r2, r3
 8003278:	d1eb      	bne.n	8003252 <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	f003 0302 	and.w	r3, r3, #2
 8003282:	2b00      	cmp	r3, #0
 8003284:	d010      	beq.n	80032a8 <HAL_RCC_ClockConfig+0x210>
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
    }
#else
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->CDCFGR1 & RCC_CDCFGR1_HPRE))
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	68da      	ldr	r2, [r3, #12]
 800328a:	4b14      	ldr	r3, [pc, #80]	; (80032dc <HAL_RCC_ClockConfig+0x244>)
 800328c:	699b      	ldr	r3, [r3, #24]
 800328e:	f003 030f 	and.w	r3, r3, #15
 8003292:	429a      	cmp	r2, r3
 8003294:	d208      	bcs.n	80032a8 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003296:	4b11      	ldr	r3, [pc, #68]	; (80032dc <HAL_RCC_ClockConfig+0x244>)
 8003298:	699b      	ldr	r3, [r3, #24]
 800329a:	f023 020f 	bic.w	r2, r3, #15
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	68db      	ldr	r3, [r3, #12]
 80032a2:	490e      	ldr	r1, [pc, #56]	; (80032dc <HAL_RCC_ClockConfig+0x244>)
 80032a4:	4313      	orrs	r3, r2
 80032a6:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80032a8:	4b0b      	ldr	r3, [pc, #44]	; (80032d8 <HAL_RCC_ClockConfig+0x240>)
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	f003 030f 	and.w	r3, r3, #15
 80032b0:	683a      	ldr	r2, [r7, #0]
 80032b2:	429a      	cmp	r2, r3
 80032b4:	d214      	bcs.n	80032e0 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80032b6:	4b08      	ldr	r3, [pc, #32]	; (80032d8 <HAL_RCC_ClockConfig+0x240>)
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	f023 020f 	bic.w	r2, r3, #15
 80032be:	4906      	ldr	r1, [pc, #24]	; (80032d8 <HAL_RCC_ClockConfig+0x240>)
 80032c0:	683b      	ldr	r3, [r7, #0]
 80032c2:	4313      	orrs	r3, r2
 80032c4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80032c6:	4b04      	ldr	r3, [pc, #16]	; (80032d8 <HAL_RCC_ClockConfig+0x240>)
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	f003 030f 	and.w	r3, r3, #15
 80032ce:	683a      	ldr	r2, [r7, #0]
 80032d0:	429a      	cmp	r2, r3
 80032d2:	d005      	beq.n	80032e0 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 80032d4:	2301      	movs	r3, #1
 80032d6:	e086      	b.n	80033e6 <HAL_RCC_ClockConfig+0x34e>
 80032d8:	52002000 	.word	0x52002000
 80032dc:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	f003 0304 	and.w	r3, r3, #4
 80032e8:	2b00      	cmp	r3, #0
 80032ea:	d010      	beq.n	800330e <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
    }
#else
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->CDCFGR1 & RCC_CDCFGR1_CDPPRE))
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	691a      	ldr	r2, [r3, #16]
 80032f0:	4b3f      	ldr	r3, [pc, #252]	; (80033f0 <HAL_RCC_ClockConfig+0x358>)
 80032f2:	699b      	ldr	r3, [r3, #24]
 80032f4:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80032f8:	429a      	cmp	r2, r3
 80032fa:	d208      	bcs.n	800330e <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_CDPCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDPPRE, RCC_ClkInitStruct->APB3CLKDivider);
 80032fc:	4b3c      	ldr	r3, [pc, #240]	; (80033f0 <HAL_RCC_ClockConfig+0x358>)
 80032fe:	699b      	ldr	r3, [r3, #24]
 8003300:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	691b      	ldr	r3, [r3, #16]
 8003308:	4939      	ldr	r1, [pc, #228]	; (80033f0 <HAL_RCC_ClockConfig+0x358>)
 800330a:	4313      	orrs	r3, r2
 800330c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	f003 0308 	and.w	r3, r3, #8
 8003316:	2b00      	cmp	r3, #0
 8003318:	d010      	beq.n	800333c <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#else
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1))
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	695a      	ldr	r2, [r3, #20]
 800331e:	4b34      	ldr	r3, [pc, #208]	; (80033f0 <HAL_RCC_ClockConfig+0x358>)
 8003320:	69db      	ldr	r3, [r3, #28]
 8003322:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8003326:	429a      	cmp	r2, r3
 8003328:	d208      	bcs.n	800333c <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800332a:	4b31      	ldr	r3, [pc, #196]	; (80033f0 <HAL_RCC_ClockConfig+0x358>)
 800332c:	69db      	ldr	r3, [r3, #28]
 800332e:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	695b      	ldr	r3, [r3, #20]
 8003336:	492e      	ldr	r1, [pc, #184]	; (80033f0 <HAL_RCC_ClockConfig+0x358>)
 8003338:	4313      	orrs	r3, r2
 800333a:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	f003 0310 	and.w	r3, r3, #16
 8003344:	2b00      	cmp	r3, #0
 8003346:	d010      	beq.n	800336a <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
    }
#else
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2))
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	699a      	ldr	r2, [r3, #24]
 800334c:	4b28      	ldr	r3, [pc, #160]	; (80033f0 <HAL_RCC_ClockConfig+0x358>)
 800334e:	69db      	ldr	r3, [r3, #28]
 8003350:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8003354:	429a      	cmp	r2, r3
 8003356:	d208      	bcs.n	800336a <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8003358:	4b25      	ldr	r3, [pc, #148]	; (80033f0 <HAL_RCC_ClockConfig+0x358>)
 800335a:	69db      	ldr	r3, [r3, #28]
 800335c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	699b      	ldr	r3, [r3, #24]
 8003364:	4922      	ldr	r1, [pc, #136]	; (80033f0 <HAL_RCC_ClockConfig+0x358>)
 8003366:	4313      	orrs	r3, r2
 8003368:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	f003 0320 	and.w	r3, r3, #32
 8003372:	2b00      	cmp	r3, #0
 8003374:	d010      	beq.n	8003398 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
    }
#else
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE))
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	69da      	ldr	r2, [r3, #28]
 800337a:	4b1d      	ldr	r3, [pc, #116]	; (80033f0 <HAL_RCC_ClockConfig+0x358>)
 800337c:	6a1b      	ldr	r3, [r3, #32]
 800337e:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8003382:	429a      	cmp	r2, r3
 8003384:	d208      	bcs.n	8003398 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_SRDPCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->SRDCFGR, RCC_SRDCFGR_SRDPPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8003386:	4b1a      	ldr	r3, [pc, #104]	; (80033f0 <HAL_RCC_ClockConfig+0x358>)
 8003388:	6a1b      	ldr	r3, [r3, #32]
 800338a:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	69db      	ldr	r3, [r3, #28]
 8003392:	4917      	ldr	r1, [pc, #92]	; (80033f0 <HAL_RCC_ClockConfig+0x358>)
 8003394:	4313      	orrs	r3, r2
 8003396:	620b      	str	r3, [r1, #32]

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
 8003398:	f000 f834 	bl	8003404 <HAL_RCC_GetSysClockFreq>
 800339c:	4602      	mov	r2, r0
 800339e:	4b14      	ldr	r3, [pc, #80]	; (80033f0 <HAL_RCC_ClockConfig+0x358>)
 80033a0:	699b      	ldr	r3, [r3, #24]
 80033a2:	0a1b      	lsrs	r3, r3, #8
 80033a4:	f003 030f 	and.w	r3, r3, #15
 80033a8:	4912      	ldr	r1, [pc, #72]	; (80033f4 <HAL_RCC_ClockConfig+0x35c>)
 80033aa:	5ccb      	ldrb	r3, [r1, r3]
 80033ac:	f003 031f 	and.w	r3, r3, #31
 80033b0:	fa22 f303 	lsr.w	r3, r2, r3
 80033b4:	613b      	str	r3, [r7, #16]
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
#else
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE) >> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
 80033b6:	4b0e      	ldr	r3, [pc, #56]	; (80033f0 <HAL_RCC_ClockConfig+0x358>)
 80033b8:	699b      	ldr	r3, [r3, #24]
 80033ba:	f003 030f 	and.w	r3, r3, #15
 80033be:	4a0d      	ldr	r2, [pc, #52]	; (80033f4 <HAL_RCC_ClockConfig+0x35c>)
 80033c0:	5cd3      	ldrb	r3, [r2, r3]
 80033c2:	f003 031f 	and.w	r3, r3, #31
 80033c6:	693a      	ldr	r2, [r7, #16]
 80033c8:	fa22 f303 	lsr.w	r3, r2, r3
 80033cc:	4a0a      	ldr	r2, [pc, #40]	; (80033f8 <HAL_RCC_ClockConfig+0x360>)
 80033ce:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80033d0:	4a0a      	ldr	r2, [pc, #40]	; (80033fc <HAL_RCC_ClockConfig+0x364>)
 80033d2:	693b      	ldr	r3, [r7, #16]
 80033d4:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 80033d6:	4b0a      	ldr	r3, [pc, #40]	; (8003400 <HAL_RCC_ClockConfig+0x368>)
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	4618      	mov	r0, r3
 80033dc:	f7fe f878 	bl	80014d0 <HAL_InitTick>
 80033e0:	4603      	mov	r3, r0
 80033e2:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 80033e4:	7bfb      	ldrb	r3, [r7, #15]
}
 80033e6:	4618      	mov	r0, r3
 80033e8:	3718      	adds	r7, #24
 80033ea:	46bd      	mov	sp, r7
 80033ec:	bd80      	pop	{r7, pc}
 80033ee:	bf00      	nop
 80033f0:	58024400 	.word	0x58024400
 80033f4:	0800a6a8 	.word	0x0800a6a8
 80033f8:	24000004 	.word	0x24000004
 80033fc:	24000000 	.word	0x24000000
 8003400:	24000008 	.word	0x24000008

08003404 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003404:	b480      	push	{r7}
 8003406:	b089      	sub	sp, #36	; 0x24
 8003408:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 800340a:	4bb3      	ldr	r3, [pc, #716]	; (80036d8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800340c:	691b      	ldr	r3, [r3, #16]
 800340e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8003412:	2b18      	cmp	r3, #24
 8003414:	f200 8155 	bhi.w	80036c2 <HAL_RCC_GetSysClockFreq+0x2be>
 8003418:	a201      	add	r2, pc, #4	; (adr r2, 8003420 <HAL_RCC_GetSysClockFreq+0x1c>)
 800341a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800341e:	bf00      	nop
 8003420:	08003485 	.word	0x08003485
 8003424:	080036c3 	.word	0x080036c3
 8003428:	080036c3 	.word	0x080036c3
 800342c:	080036c3 	.word	0x080036c3
 8003430:	080036c3 	.word	0x080036c3
 8003434:	080036c3 	.word	0x080036c3
 8003438:	080036c3 	.word	0x080036c3
 800343c:	080036c3 	.word	0x080036c3
 8003440:	080034ab 	.word	0x080034ab
 8003444:	080036c3 	.word	0x080036c3
 8003448:	080036c3 	.word	0x080036c3
 800344c:	080036c3 	.word	0x080036c3
 8003450:	080036c3 	.word	0x080036c3
 8003454:	080036c3 	.word	0x080036c3
 8003458:	080036c3 	.word	0x080036c3
 800345c:	080036c3 	.word	0x080036c3
 8003460:	080034b1 	.word	0x080034b1
 8003464:	080036c3 	.word	0x080036c3
 8003468:	080036c3 	.word	0x080036c3
 800346c:	080036c3 	.word	0x080036c3
 8003470:	080036c3 	.word	0x080036c3
 8003474:	080036c3 	.word	0x080036c3
 8003478:	080036c3 	.word	0x080036c3
 800347c:	080036c3 	.word	0x080036c3
 8003480:	080034b7 	.word	0x080034b7
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003484:	4b94      	ldr	r3, [pc, #592]	; (80036d8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	f003 0320 	and.w	r3, r3, #32
 800348c:	2b00      	cmp	r3, #0
 800348e:	d009      	beq.n	80034a4 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8003490:	4b91      	ldr	r3, [pc, #580]	; (80036d8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	08db      	lsrs	r3, r3, #3
 8003496:	f003 0303 	and.w	r3, r3, #3
 800349a:	4a90      	ldr	r2, [pc, #576]	; (80036dc <HAL_RCC_GetSysClockFreq+0x2d8>)
 800349c:	fa22 f303 	lsr.w	r3, r2, r3
 80034a0:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 80034a2:	e111      	b.n	80036c8 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 80034a4:	4b8d      	ldr	r3, [pc, #564]	; (80036dc <HAL_RCC_GetSysClockFreq+0x2d8>)
 80034a6:	61bb      	str	r3, [r7, #24]
      break;
 80034a8:	e10e      	b.n	80036c8 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 80034aa:	4b8d      	ldr	r3, [pc, #564]	; (80036e0 <HAL_RCC_GetSysClockFreq+0x2dc>)
 80034ac:	61bb      	str	r3, [r7, #24]
      break;
 80034ae:	e10b      	b.n	80036c8 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 80034b0:	4b8c      	ldr	r3, [pc, #560]	; (80036e4 <HAL_RCC_GetSysClockFreq+0x2e0>)
 80034b2:	61bb      	str	r3, [r7, #24]
      break;
 80034b4:	e108      	b.n	80036c8 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80034b6:	4b88      	ldr	r3, [pc, #544]	; (80036d8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80034b8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80034ba:	f003 0303 	and.w	r3, r3, #3
 80034be:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 80034c0:	4b85      	ldr	r3, [pc, #532]	; (80036d8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80034c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80034c4:	091b      	lsrs	r3, r3, #4
 80034c6:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80034ca:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 80034cc:	4b82      	ldr	r3, [pc, #520]	; (80036d8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80034ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80034d0:	f003 0301 	and.w	r3, r3, #1
 80034d4:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 80034d6:	4b80      	ldr	r3, [pc, #512]	; (80036d8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80034d8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80034da:	08db      	lsrs	r3, r3, #3
 80034dc:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80034e0:	68fa      	ldr	r2, [r7, #12]
 80034e2:	fb02 f303 	mul.w	r3, r2, r3
 80034e6:	ee07 3a90 	vmov	s15, r3
 80034ea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80034ee:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 80034f2:	693b      	ldr	r3, [r7, #16]
 80034f4:	2b00      	cmp	r3, #0
 80034f6:	f000 80e1 	beq.w	80036bc <HAL_RCC_GetSysClockFreq+0x2b8>
 80034fa:	697b      	ldr	r3, [r7, #20]
 80034fc:	2b02      	cmp	r3, #2
 80034fe:	f000 8083 	beq.w	8003608 <HAL_RCC_GetSysClockFreq+0x204>
 8003502:	697b      	ldr	r3, [r7, #20]
 8003504:	2b02      	cmp	r3, #2
 8003506:	f200 80a1 	bhi.w	800364c <HAL_RCC_GetSysClockFreq+0x248>
 800350a:	697b      	ldr	r3, [r7, #20]
 800350c:	2b00      	cmp	r3, #0
 800350e:	d003      	beq.n	8003518 <HAL_RCC_GetSysClockFreq+0x114>
 8003510:	697b      	ldr	r3, [r7, #20]
 8003512:	2b01      	cmp	r3, #1
 8003514:	d056      	beq.n	80035c4 <HAL_RCC_GetSysClockFreq+0x1c0>
 8003516:	e099      	b.n	800364c <HAL_RCC_GetSysClockFreq+0x248>
      {
        switch (pllsource)
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003518:	4b6f      	ldr	r3, [pc, #444]	; (80036d8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	f003 0320 	and.w	r3, r3, #32
 8003520:	2b00      	cmp	r3, #0
 8003522:	d02d      	beq.n	8003580 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8003524:	4b6c      	ldr	r3, [pc, #432]	; (80036d8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	08db      	lsrs	r3, r3, #3
 800352a:	f003 0303 	and.w	r3, r3, #3
 800352e:	4a6b      	ldr	r2, [pc, #428]	; (80036dc <HAL_RCC_GetSysClockFreq+0x2d8>)
 8003530:	fa22 f303 	lsr.w	r3, r2, r3
 8003534:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	ee07 3a90 	vmov	s15, r3
 800353c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003540:	693b      	ldr	r3, [r7, #16]
 8003542:	ee07 3a90 	vmov	s15, r3
 8003546:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800354a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800354e:	4b62      	ldr	r3, [pc, #392]	; (80036d8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003550:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003552:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003556:	ee07 3a90 	vmov	s15, r3
 800355a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800355e:	ed97 6a02 	vldr	s12, [r7, #8]
 8003562:	eddf 5a61 	vldr	s11, [pc, #388]	; 80036e8 <HAL_RCC_GetSysClockFreq+0x2e4>
 8003566:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800356a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800356e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8003572:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003576:	ee67 7a27 	vmul.f32	s15, s14, s15
 800357a:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 800357e:	e087      	b.n	8003690 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003580:	693b      	ldr	r3, [r7, #16]
 8003582:	ee07 3a90 	vmov	s15, r3
 8003586:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800358a:	eddf 6a58 	vldr	s13, [pc, #352]	; 80036ec <HAL_RCC_GetSysClockFreq+0x2e8>
 800358e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003592:	4b51      	ldr	r3, [pc, #324]	; (80036d8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003594:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003596:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800359a:	ee07 3a90 	vmov	s15, r3
 800359e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80035a2:	ed97 6a02 	vldr	s12, [r7, #8]
 80035a6:	eddf 5a50 	vldr	s11, [pc, #320]	; 80036e8 <HAL_RCC_GetSysClockFreq+0x2e4>
 80035aa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80035ae:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80035b2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80035b6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80035ba:	ee67 7a27 	vmul.f32	s15, s14, s15
 80035be:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80035c2:	e065      	b.n	8003690 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80035c4:	693b      	ldr	r3, [r7, #16]
 80035c6:	ee07 3a90 	vmov	s15, r3
 80035ca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80035ce:	eddf 6a48 	vldr	s13, [pc, #288]	; 80036f0 <HAL_RCC_GetSysClockFreq+0x2ec>
 80035d2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80035d6:	4b40      	ldr	r3, [pc, #256]	; (80036d8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80035d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035da:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80035de:	ee07 3a90 	vmov	s15, r3
 80035e2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80035e6:	ed97 6a02 	vldr	s12, [r7, #8]
 80035ea:	eddf 5a3f 	vldr	s11, [pc, #252]	; 80036e8 <HAL_RCC_GetSysClockFreq+0x2e4>
 80035ee:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80035f2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80035f6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80035fa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80035fe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003602:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8003606:	e043      	b.n	8003690 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003608:	693b      	ldr	r3, [r7, #16]
 800360a:	ee07 3a90 	vmov	s15, r3
 800360e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003612:	eddf 6a38 	vldr	s13, [pc, #224]	; 80036f4 <HAL_RCC_GetSysClockFreq+0x2f0>
 8003616:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800361a:	4b2f      	ldr	r3, [pc, #188]	; (80036d8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800361c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800361e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003622:	ee07 3a90 	vmov	s15, r3
 8003626:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800362a:	ed97 6a02 	vldr	s12, [r7, #8]
 800362e:	eddf 5a2e 	vldr	s11, [pc, #184]	; 80036e8 <HAL_RCC_GetSysClockFreq+0x2e4>
 8003632:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003636:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800363a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800363e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003642:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003646:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800364a:	e021      	b.n	8003690 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800364c:	693b      	ldr	r3, [r7, #16]
 800364e:	ee07 3a90 	vmov	s15, r3
 8003652:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003656:	eddf 6a26 	vldr	s13, [pc, #152]	; 80036f0 <HAL_RCC_GetSysClockFreq+0x2ec>
 800365a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800365e:	4b1e      	ldr	r3, [pc, #120]	; (80036d8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003660:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003662:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003666:	ee07 3a90 	vmov	s15, r3
 800366a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800366e:	ed97 6a02 	vldr	s12, [r7, #8]
 8003672:	eddf 5a1d 	vldr	s11, [pc, #116]	; 80036e8 <HAL_RCC_GetSysClockFreq+0x2e4>
 8003676:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800367a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800367e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8003682:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003686:	ee67 7a27 	vmul.f32	s15, s14, s15
 800368a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800368e:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8003690:	4b11      	ldr	r3, [pc, #68]	; (80036d8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003692:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003694:	0a5b      	lsrs	r3, r3, #9
 8003696:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800369a:	3301      	adds	r3, #1
 800369c:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 800369e:	683b      	ldr	r3, [r7, #0]
 80036a0:	ee07 3a90 	vmov	s15, r3
 80036a4:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80036a8:	edd7 6a07 	vldr	s13, [r7, #28]
 80036ac:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80036b0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80036b4:	ee17 3a90 	vmov	r3, s15
 80036b8:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 80036ba:	e005      	b.n	80036c8 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 80036bc:	2300      	movs	r3, #0
 80036be:	61bb      	str	r3, [r7, #24]
      break;
 80036c0:	e002      	b.n	80036c8 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 80036c2:	4b07      	ldr	r3, [pc, #28]	; (80036e0 <HAL_RCC_GetSysClockFreq+0x2dc>)
 80036c4:	61bb      	str	r3, [r7, #24]
      break;
 80036c6:	bf00      	nop
  }

  return sysclockfreq;
 80036c8:	69bb      	ldr	r3, [r7, #24]
}
 80036ca:	4618      	mov	r0, r3
 80036cc:	3724      	adds	r7, #36	; 0x24
 80036ce:	46bd      	mov	sp, r7
 80036d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036d4:	4770      	bx	lr
 80036d6:	bf00      	nop
 80036d8:	58024400 	.word	0x58024400
 80036dc:	03d09000 	.word	0x03d09000
 80036e0:	003d0900 	.word	0x003d0900
 80036e4:	007a1200 	.word	0x007a1200
 80036e8:	46000000 	.word	0x46000000
 80036ec:	4c742400 	.word	0x4c742400
 80036f0:	4a742400 	.word	0x4a742400
 80036f4:	4af42400 	.word	0x4af42400

080036f8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80036f8:	b580      	push	{r7, lr}
 80036fa:	b082      	sub	sp, #8
 80036fc:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
 80036fe:	f7ff fe81 	bl	8003404 <HAL_RCC_GetSysClockFreq>
 8003702:	4602      	mov	r2, r0
 8003704:	4b10      	ldr	r3, [pc, #64]	; (8003748 <HAL_RCC_GetHCLKFreq+0x50>)
 8003706:	699b      	ldr	r3, [r3, #24]
 8003708:	0a1b      	lsrs	r3, r3, #8
 800370a:	f003 030f 	and.w	r3, r3, #15
 800370e:	490f      	ldr	r1, [pc, #60]	; (800374c <HAL_RCC_GetHCLKFreq+0x54>)
 8003710:	5ccb      	ldrb	r3, [r1, r3]
 8003712:	f003 031f 	and.w	r3, r3, #31
 8003716:	fa22 f303 	lsr.w	r3, r2, r3
 800371a:	607b      	str	r3, [r7, #4]
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
#else
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE) >> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
 800371c:	4b0a      	ldr	r3, [pc, #40]	; (8003748 <HAL_RCC_GetHCLKFreq+0x50>)
 800371e:	699b      	ldr	r3, [r3, #24]
 8003720:	f003 030f 	and.w	r3, r3, #15
 8003724:	4a09      	ldr	r2, [pc, #36]	; (800374c <HAL_RCC_GetHCLKFreq+0x54>)
 8003726:	5cd3      	ldrb	r3, [r2, r3]
 8003728:	f003 031f 	and.w	r3, r3, #31
 800372c:	687a      	ldr	r2, [r7, #4]
 800372e:	fa22 f303 	lsr.w	r3, r2, r3
 8003732:	4a07      	ldr	r2, [pc, #28]	; (8003750 <HAL_RCC_GetHCLKFreq+0x58>)
 8003734:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8003736:	4a07      	ldr	r2, [pc, #28]	; (8003754 <HAL_RCC_GetHCLKFreq+0x5c>)
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 800373c:	4b04      	ldr	r3, [pc, #16]	; (8003750 <HAL_RCC_GetHCLKFreq+0x58>)
 800373e:	681b      	ldr	r3, [r3, #0]
}
 8003740:	4618      	mov	r0, r3
 8003742:	3708      	adds	r7, #8
 8003744:	46bd      	mov	sp, r7
 8003746:	bd80      	pop	{r7, pc}
 8003748:	58024400 	.word	0x58024400
 800374c:	0800a6a8 	.word	0x0800a6a8
 8003750:	24000004 	.word	0x24000004
 8003754:	24000000 	.word	0x24000000

08003758 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003758:	b580      	push	{r7, lr}
 800375a:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
 800375c:	f7ff ffcc 	bl	80036f8 <HAL_RCC_GetHCLKFreq>
 8003760:	4602      	mov	r2, r0
 8003762:	4b06      	ldr	r3, [pc, #24]	; (800377c <HAL_RCC_GetPCLK1Freq+0x24>)
 8003764:	69db      	ldr	r3, [r3, #28]
 8003766:	091b      	lsrs	r3, r3, #4
 8003768:	f003 0307 	and.w	r3, r3, #7
 800376c:	4904      	ldr	r1, [pc, #16]	; (8003780 <HAL_RCC_GetPCLK1Freq+0x28>)
 800376e:	5ccb      	ldrb	r3, [r1, r3]
 8003770:	f003 031f 	and.w	r3, r3, #31
 8003774:	fa22 f303 	lsr.w	r3, r2, r3
#endif
}
 8003778:	4618      	mov	r0, r3
 800377a:	bd80      	pop	{r7, pc}
 800377c:	58024400 	.word	0x58024400
 8003780:	0800a6a8 	.word	0x0800a6a8

08003784 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003784:	b580      	push	{r7, lr}
 8003786:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
 8003788:	f7ff ffb6 	bl	80036f8 <HAL_RCC_GetHCLKFreq>
 800378c:	4602      	mov	r2, r0
 800378e:	4b06      	ldr	r3, [pc, #24]	; (80037a8 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003790:	69db      	ldr	r3, [r3, #28]
 8003792:	0a1b      	lsrs	r3, r3, #8
 8003794:	f003 0307 	and.w	r3, r3, #7
 8003798:	4904      	ldr	r1, [pc, #16]	; (80037ac <HAL_RCC_GetPCLK2Freq+0x28>)
 800379a:	5ccb      	ldrb	r3, [r1, r3]
 800379c:	f003 031f 	and.w	r3, r3, #31
 80037a0:	fa22 f303 	lsr.w	r3, r2, r3
#endif
}
 80037a4:	4618      	mov	r0, r3
 80037a6:	bd80      	pop	{r7, pc}
 80037a8:	58024400 	.word	0x58024400
 80037ac:	0800a6a8 	.word	0x0800a6a8

080037b0 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80037b0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80037b4:	b0c8      	sub	sp, #288	; 0x120
 80037b6:	af00      	add	r7, sp, #0
 80037b8:	f8c7 010c 	str.w	r0, [r7, #268]	; 0x10c
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80037bc:	2300      	movs	r3, #0
 80037be:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80037c2:	2300      	movs	r3, #0
 80037c4:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80037c8:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80037cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80037d0:	f002 6400 	and.w	r4, r2, #134217728	; 0x8000000
 80037d4:	2500      	movs	r5, #0
 80037d6:	ea54 0305 	orrs.w	r3, r4, r5
 80037da:	d049      	beq.n	8003870 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 80037dc:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80037e0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80037e2:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80037e6:	d02f      	beq.n	8003848 <HAL_RCCEx_PeriphCLKConfig+0x98>
 80037e8:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80037ec:	d828      	bhi.n	8003840 <HAL_RCCEx_PeriphCLKConfig+0x90>
 80037ee:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80037f2:	d01a      	beq.n	800382a <HAL_RCCEx_PeriphCLKConfig+0x7a>
 80037f4:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80037f8:	d822      	bhi.n	8003840 <HAL_RCCEx_PeriphCLKConfig+0x90>
 80037fa:	2b00      	cmp	r3, #0
 80037fc:	d003      	beq.n	8003806 <HAL_RCCEx_PeriphCLKConfig+0x56>
 80037fe:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003802:	d007      	beq.n	8003814 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8003804:	e01c      	b.n	8003840 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003806:	4ba7      	ldr	r3, [pc, #668]	; (8003aa4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8003808:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800380a:	4aa6      	ldr	r2, [pc, #664]	; (8003aa4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800380c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003810:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8003812:	e01a      	b.n	800384a <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8003814:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003818:	3308      	adds	r3, #8
 800381a:	2102      	movs	r1, #2
 800381c:	4618      	mov	r0, r3
 800381e:	f001 fc43 	bl	80050a8 <RCCEx_PLL2_Config>
 8003822:	4603      	mov	r3, r0
 8003824:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8003828:	e00f      	b.n	800384a <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800382a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800382e:	3328      	adds	r3, #40	; 0x28
 8003830:	2102      	movs	r1, #2
 8003832:	4618      	mov	r0, r3
 8003834:	f001 fcea 	bl	800520c <RCCEx_PLL3_Config>
 8003838:	4603      	mov	r3, r0
 800383a:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800383e:	e004      	b.n	800384a <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003840:	2301      	movs	r3, #1
 8003842:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        break;
 8003846:	e000      	b.n	800384a <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 8003848:	bf00      	nop
    }

    if (ret == HAL_OK)
 800384a:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 800384e:	2b00      	cmp	r3, #0
 8003850:	d10a      	bne.n	8003868 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8003852:	4b94      	ldr	r3, [pc, #592]	; (8003aa4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8003854:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003856:	f423 1140 	bic.w	r1, r3, #3145728	; 0x300000
 800385a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800385e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003860:	4a90      	ldr	r2, [pc, #576]	; (8003aa4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8003862:	430b      	orrs	r3, r1
 8003864:	6513      	str	r3, [r2, #80]	; 0x50
 8003866:	e003      	b.n	8003870 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003868:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 800386c:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8003870:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003874:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003878:	f402 7880 	and.w	r8, r2, #256	; 0x100
 800387c:	f04f 0900 	mov.w	r9, #0
 8003880:	ea58 0309 	orrs.w	r3, r8, r9
 8003884:	d047      	beq.n	8003916 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 8003886:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800388a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800388c:	2b04      	cmp	r3, #4
 800388e:	d82a      	bhi.n	80038e6 <HAL_RCCEx_PeriphCLKConfig+0x136>
 8003890:	a201      	add	r2, pc, #4	; (adr r2, 8003898 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8003892:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003896:	bf00      	nop
 8003898:	080038ad 	.word	0x080038ad
 800389c:	080038bb 	.word	0x080038bb
 80038a0:	080038d1 	.word	0x080038d1
 80038a4:	080038ef 	.word	0x080038ef
 80038a8:	080038ef 	.word	0x080038ef
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80038ac:	4b7d      	ldr	r3, [pc, #500]	; (8003aa4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80038ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80038b0:	4a7c      	ldr	r2, [pc, #496]	; (8003aa4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80038b2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80038b6:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80038b8:	e01a      	b.n	80038f0 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80038ba:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80038be:	3308      	adds	r3, #8
 80038c0:	2100      	movs	r1, #0
 80038c2:	4618      	mov	r0, r3
 80038c4:	f001 fbf0 	bl	80050a8 <RCCEx_PLL2_Config>
 80038c8:	4603      	mov	r3, r0
 80038ca:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80038ce:	e00f      	b.n	80038f0 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80038d0:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80038d4:	3328      	adds	r3, #40	; 0x28
 80038d6:	2100      	movs	r1, #0
 80038d8:	4618      	mov	r0, r3
 80038da:	f001 fc97 	bl	800520c <RCCEx_PLL3_Config>
 80038de:	4603      	mov	r3, r0
 80038e0:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80038e4:	e004      	b.n	80038f0 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80038e6:	2301      	movs	r3, #1
 80038e8:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        break;
 80038ec:	e000      	b.n	80038f0 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 80038ee:	bf00      	nop
    }

    if (ret == HAL_OK)
 80038f0:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 80038f4:	2b00      	cmp	r3, #0
 80038f6:	d10a      	bne.n	800390e <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80038f8:	4b6a      	ldr	r3, [pc, #424]	; (8003aa4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80038fa:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80038fc:	f023 0107 	bic.w	r1, r3, #7
 8003900:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003904:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003906:	4a67      	ldr	r2, [pc, #412]	; (8003aa4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8003908:	430b      	orrs	r3, r1
 800390a:	6513      	str	r3, [r2, #80]	; 0x50
 800390c:	e003      	b.n	8003916 <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800390e:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 8003912:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e

#endif /* SAI3 */

#if defined(RCC_CDCCIP1R_SAI2ASEL)
  /*---------------------------- SAI2A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2A) == RCC_PERIPHCLK_SAI2A)
 8003916:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800391a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800391e:	f402 7a00 	and.w	sl, r2, #512	; 0x200
 8003922:	f04f 0b00 	mov.w	fp, #0
 8003926:	ea5a 030b 	orrs.w	r3, sl, fp
 800392a:	d054      	beq.n	80039d6 <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    switch (PeriphClkInit->Sai2AClockSelection)
 800392c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003930:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003932:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 8003936:	d036      	beq.n	80039a6 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
 8003938:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 800393c:	d82f      	bhi.n	800399e <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 800393e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003942:	d032      	beq.n	80039aa <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8003944:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003948:	d829      	bhi.n	800399e <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 800394a:	2bc0      	cmp	r3, #192	; 0xc0
 800394c:	d02f      	beq.n	80039ae <HAL_RCCEx_PeriphCLKConfig+0x1fe>
 800394e:	2bc0      	cmp	r3, #192	; 0xc0
 8003950:	d825      	bhi.n	800399e <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 8003952:	2b80      	cmp	r3, #128	; 0x80
 8003954:	d018      	beq.n	8003988 <HAL_RCCEx_PeriphCLKConfig+0x1d8>
 8003956:	2b80      	cmp	r3, #128	; 0x80
 8003958:	d821      	bhi.n	800399e <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 800395a:	2b00      	cmp	r3, #0
 800395c:	d002      	beq.n	8003964 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
 800395e:	2b40      	cmp	r3, #64	; 0x40
 8003960:	d007      	beq.n	8003972 <HAL_RCCEx_PeriphCLKConfig+0x1c2>
 8003962:	e01c      	b.n	800399e <HAL_RCCEx_PeriphCLKConfig+0x1ee>
    {
      case RCC_SAI2ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2A */
        /* Enable SAI2A Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003964:	4b4f      	ldr	r3, [pc, #316]	; (8003aa4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8003966:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003968:	4a4e      	ldr	r2, [pc, #312]	; (8003aa4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800396a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800396e:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SAI2A clock source configuration done later after clock selection check */
        break;
 8003970:	e01e      	b.n	80039b0 <HAL_RCCEx_PeriphCLKConfig+0x200>

      case RCC_SAI2ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2A */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003972:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003976:	3308      	adds	r3, #8
 8003978:	2100      	movs	r1, #0
 800397a:	4618      	mov	r0, r3
 800397c:	f001 fb94 	bl	80050a8 <RCCEx_PLL2_Config>
 8003980:	4603      	mov	r3, r0
 8003982:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f

        /* SAI2A clock source configuration done later after clock selection check */
        break;
 8003986:	e013      	b.n	80039b0 <HAL_RCCEx_PeriphCLKConfig+0x200>

      case RCC_SAI2ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2A */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003988:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800398c:	3328      	adds	r3, #40	; 0x28
 800398e:	2100      	movs	r1, #0
 8003990:	4618      	mov	r0, r3
 8003992:	f001 fc3b 	bl	800520c <RCCEx_PLL3_Config>
 8003996:	4603      	mov	r3, r0
 8003998:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f

        /* SAI2A clock source configuration done later after clock selection check */
        break;
 800399c:	e008      	b.n	80039b0 <HAL_RCCEx_PeriphCLKConfig+0x200>
        /* SPDIF clock is used as source of SAI2A clock */
        /* SAI2A clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800399e:	2301      	movs	r3, #1
 80039a0:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        break;
 80039a4:	e004      	b.n	80039b0 <HAL_RCCEx_PeriphCLKConfig+0x200>
        break;
 80039a6:	bf00      	nop
 80039a8:	e002      	b.n	80039b0 <HAL_RCCEx_PeriphCLKConfig+0x200>
        break;
 80039aa:	bf00      	nop
 80039ac:	e000      	b.n	80039b0 <HAL_RCCEx_PeriphCLKConfig+0x200>
        break;
 80039ae:	bf00      	nop
    }

    if (ret == HAL_OK)
 80039b0:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 80039b4:	2b00      	cmp	r3, #0
 80039b6:	d10a      	bne.n	80039ce <HAL_RCCEx_PeriphCLKConfig+0x21e>
    {
      /* Set the source of SAI2A clock*/
      __HAL_RCC_SAI2A_CONFIG(PeriphClkInit->Sai2AClockSelection);
 80039b8:	4b3a      	ldr	r3, [pc, #232]	; (8003aa4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80039ba:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80039bc:	f423 71e0 	bic.w	r1, r3, #448	; 0x1c0
 80039c0:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80039c4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80039c6:	4a37      	ldr	r2, [pc, #220]	; (8003aa4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80039c8:	430b      	orrs	r3, r1
 80039ca:	6513      	str	r3, [r2, #80]	; 0x50
 80039cc:	e003      	b.n	80039d6 <HAL_RCCEx_PeriphCLKConfig+0x226>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80039ce:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 80039d2:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
#endif  /*SAI2A*/

#if defined(RCC_CDCCIP1R_SAI2BSEL)

  /*---------------------------- SAI2B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2B) == RCC_PERIPHCLK_SAI2B)
 80039d6:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80039da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80039de:	f402 6380 	and.w	r3, r2, #1024	; 0x400
 80039e2:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 80039e6:	2300      	movs	r3, #0
 80039e8:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 80039ec:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	; 0x100
 80039f0:	460b      	mov	r3, r1
 80039f2:	4313      	orrs	r3, r2
 80039f4:	d05c      	beq.n	8003ab0 <HAL_RCCEx_PeriphCLKConfig+0x300>
  {
    switch (PeriphClkInit->Sai2BClockSelection)
 80039f6:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80039fa:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80039fc:	f5b3 6f20 	cmp.w	r3, #2560	; 0xa00
 8003a00:	d03b      	beq.n	8003a7a <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 8003a02:	f5b3 6f20 	cmp.w	r3, #2560	; 0xa00
 8003a06:	d834      	bhi.n	8003a72 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
 8003a08:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003a0c:	d037      	beq.n	8003a7e <HAL_RCCEx_PeriphCLKConfig+0x2ce>
 8003a0e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003a12:	d82e      	bhi.n	8003a72 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
 8003a14:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8003a18:	d033      	beq.n	8003a82 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8003a1a:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8003a1e:	d828      	bhi.n	8003a72 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
 8003a20:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003a24:	d01a      	beq.n	8003a5c <HAL_RCCEx_PeriphCLKConfig+0x2ac>
 8003a26:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003a2a:	d822      	bhi.n	8003a72 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
 8003a2c:	2b00      	cmp	r3, #0
 8003a2e:	d003      	beq.n	8003a38 <HAL_RCCEx_PeriphCLKConfig+0x288>
 8003a30:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003a34:	d007      	beq.n	8003a46 <HAL_RCCEx_PeriphCLKConfig+0x296>
 8003a36:	e01c      	b.n	8003a72 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
    {
      case RCC_SAI2BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2B */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003a38:	4b1a      	ldr	r3, [pc, #104]	; (8003aa4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8003a3a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a3c:	4a19      	ldr	r2, [pc, #100]	; (8003aa4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8003a3e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003a42:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SAI2B clock source configuration done later after clock selection check */
        break;
 8003a44:	e01e      	b.n	8003a84 <HAL_RCCEx_PeriphCLKConfig+0x2d4>

      case RCC_SAI2BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2B */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003a46:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003a4a:	3308      	adds	r3, #8
 8003a4c:	2100      	movs	r1, #0
 8003a4e:	4618      	mov	r0, r3
 8003a50:	f001 fb2a 	bl	80050a8 <RCCEx_PLL2_Config>
 8003a54:	4603      	mov	r3, r0
 8003a56:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f

        /* SAI2B clock source configuration done later after clock selection check */
        break;
 8003a5a:	e013      	b.n	8003a84 <HAL_RCCEx_PeriphCLKConfig+0x2d4>

      case RCC_SAI2BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2B */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003a5c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003a60:	3328      	adds	r3, #40	; 0x28
 8003a62:	2100      	movs	r1, #0
 8003a64:	4618      	mov	r0, r3
 8003a66:	f001 fbd1 	bl	800520c <RCCEx_PLL3_Config>
 8003a6a:	4603      	mov	r3, r0
 8003a6c:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f

        /* SAI2B clock source configuration done later after clock selection check */
        break;
 8003a70:	e008      	b.n	8003a84 <HAL_RCCEx_PeriphCLKConfig+0x2d4>
        /* SPDIF clock is used as source of SAI2B clock */
        /* SAI2B clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003a72:	2301      	movs	r3, #1
 8003a74:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        break;
 8003a78:	e004      	b.n	8003a84 <HAL_RCCEx_PeriphCLKConfig+0x2d4>
        break;
 8003a7a:	bf00      	nop
 8003a7c:	e002      	b.n	8003a84 <HAL_RCCEx_PeriphCLKConfig+0x2d4>
        break;
 8003a7e:	bf00      	nop
 8003a80:	e000      	b.n	8003a84 <HAL_RCCEx_PeriphCLKConfig+0x2d4>
        break;
 8003a82:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003a84:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 8003a88:	2b00      	cmp	r3, #0
 8003a8a:	d10d      	bne.n	8003aa8 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
    {
      /* Set the source of SAI2B clock*/
      __HAL_RCC_SAI2B_CONFIG(PeriphClkInit->Sai2BClockSelection);
 8003a8c:	4b05      	ldr	r3, [pc, #20]	; (8003aa4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8003a8e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003a90:	f423 6160 	bic.w	r1, r3, #3584	; 0xe00
 8003a94:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003a98:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003a9a:	4a02      	ldr	r2, [pc, #8]	; (8003aa4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8003a9c:	430b      	orrs	r3, r1
 8003a9e:	6513      	str	r3, [r2, #80]	; 0x50
 8003aa0:	e006      	b.n	8003ab0 <HAL_RCCEx_PeriphCLKConfig+0x300>
 8003aa2:	bf00      	nop
 8003aa4:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003aa8:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 8003aac:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
  }
#endif  /*QUADSPI*/

#if defined(OCTOSPI1) || defined(OCTOSPI2)
  /*---------------------------- OCTOSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8003ab0:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003ab4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ab8:	f002 7300 	and.w	r3, r2, #33554432	; 0x2000000
 8003abc:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 8003ac0:	2300      	movs	r3, #0
 8003ac2:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 8003ac6:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	; 0xf8
 8003aca:	460b      	mov	r3, r1
 8003acc:	4313      	orrs	r3, r2
 8003ace:	d03a      	beq.n	8003b46 <HAL_RCCEx_PeriphCLKConfig+0x396>
  {
    switch (PeriphClkInit->OspiClockSelection)
 8003ad0:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003ad4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003ad6:	2b30      	cmp	r3, #48	; 0x30
 8003ad8:	d01f      	beq.n	8003b1a <HAL_RCCEx_PeriphCLKConfig+0x36a>
 8003ada:	2b30      	cmp	r3, #48	; 0x30
 8003adc:	d819      	bhi.n	8003b12 <HAL_RCCEx_PeriphCLKConfig+0x362>
 8003ade:	2b20      	cmp	r3, #32
 8003ae0:	d00c      	beq.n	8003afc <HAL_RCCEx_PeriphCLKConfig+0x34c>
 8003ae2:	2b20      	cmp	r3, #32
 8003ae4:	d815      	bhi.n	8003b12 <HAL_RCCEx_PeriphCLKConfig+0x362>
 8003ae6:	2b00      	cmp	r3, #0
 8003ae8:	d019      	beq.n	8003b1e <HAL_RCCEx_PeriphCLKConfig+0x36e>
 8003aea:	2b10      	cmp	r3, #16
 8003aec:	d111      	bne.n	8003b12 <HAL_RCCEx_PeriphCLKConfig+0x362>
    {
      case RCC_OSPICLKSOURCE_PLL:      /* PLL is used as clock source for OSPI*/
        /* Enable OSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003aee:	4bae      	ldr	r3, [pc, #696]	; (8003da8 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8003af0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003af2:	4aad      	ldr	r2, [pc, #692]	; (8003da8 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8003af4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003af8:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* OSPI clock source configuration done later after clock selection check */
        break;
 8003afa:	e011      	b.n	8003b20 <HAL_RCCEx_PeriphCLKConfig+0x370>

      case RCC_OSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for OSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8003afc:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003b00:	3308      	adds	r3, #8
 8003b02:	2102      	movs	r1, #2
 8003b04:	4618      	mov	r0, r3
 8003b06:	f001 facf 	bl	80050a8 <RCCEx_PLL2_Config>
 8003b0a:	4603      	mov	r3, r0
 8003b0c:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f

        /* OSPI clock source configuration done later after clock selection check */
        break;
 8003b10:	e006      	b.n	8003b20 <HAL_RCCEx_PeriphCLKConfig+0x370>
      case RCC_OSPICLKSOURCE_HCLK:
        /* HCLK clock selected as OSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8003b12:	2301      	movs	r3, #1
 8003b14:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        break;
 8003b18:	e002      	b.n	8003b20 <HAL_RCCEx_PeriphCLKConfig+0x370>
        break;
 8003b1a:	bf00      	nop
 8003b1c:	e000      	b.n	8003b20 <HAL_RCCEx_PeriphCLKConfig+0x370>
        break;
 8003b1e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003b20:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 8003b24:	2b00      	cmp	r3, #0
 8003b26:	d10a      	bne.n	8003b3e <HAL_RCCEx_PeriphCLKConfig+0x38e>
    {
      /* Set the source of OSPI clock*/
      __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8003b28:	4b9f      	ldr	r3, [pc, #636]	; (8003da8 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8003b2a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003b2c:	f023 0130 	bic.w	r1, r3, #48	; 0x30
 8003b30:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003b34:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003b36:	4a9c      	ldr	r2, [pc, #624]	; (8003da8 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8003b38:	430b      	orrs	r3, r1
 8003b3a:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003b3c:	e003      	b.n	8003b46 <HAL_RCCEx_PeriphCLKConfig+0x396>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003b3e:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 8003b42:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8003b46:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003b4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b4e:	f402 5380 	and.w	r3, r2, #4096	; 0x1000
 8003b52:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 8003b56:	2300      	movs	r3, #0
 8003b58:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 8003b5c:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	; 0xf0
 8003b60:	460b      	mov	r3, r1
 8003b62:	4313      	orrs	r3, r2
 8003b64:	d051      	beq.n	8003c0a <HAL_RCCEx_PeriphCLKConfig+0x45a>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 8003b66:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003b6a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003b6c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003b70:	d035      	beq.n	8003bde <HAL_RCCEx_PeriphCLKConfig+0x42e>
 8003b72:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003b76:	d82e      	bhi.n	8003bd6 <HAL_RCCEx_PeriphCLKConfig+0x426>
 8003b78:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8003b7c:	d031      	beq.n	8003be2 <HAL_RCCEx_PeriphCLKConfig+0x432>
 8003b7e:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8003b82:	d828      	bhi.n	8003bd6 <HAL_RCCEx_PeriphCLKConfig+0x426>
 8003b84:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003b88:	d01a      	beq.n	8003bc0 <HAL_RCCEx_PeriphCLKConfig+0x410>
 8003b8a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003b8e:	d822      	bhi.n	8003bd6 <HAL_RCCEx_PeriphCLKConfig+0x426>
 8003b90:	2b00      	cmp	r3, #0
 8003b92:	d003      	beq.n	8003b9c <HAL_RCCEx_PeriphCLKConfig+0x3ec>
 8003b94:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003b98:	d007      	beq.n	8003baa <HAL_RCCEx_PeriphCLKConfig+0x3fa>
 8003b9a:	e01c      	b.n	8003bd6 <HAL_RCCEx_PeriphCLKConfig+0x426>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003b9c:	4b82      	ldr	r3, [pc, #520]	; (8003da8 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8003b9e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ba0:	4a81      	ldr	r2, [pc, #516]	; (8003da8 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8003ba2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003ba6:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8003ba8:	e01c      	b.n	8003be4 <HAL_RCCEx_PeriphCLKConfig+0x434>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003baa:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003bae:	3308      	adds	r3, #8
 8003bb0:	2100      	movs	r1, #0
 8003bb2:	4618      	mov	r0, r3
 8003bb4:	f001 fa78 	bl	80050a8 <RCCEx_PLL2_Config>
 8003bb8:	4603      	mov	r3, r0
 8003bba:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8003bbe:	e011      	b.n	8003be4 <HAL_RCCEx_PeriphCLKConfig+0x434>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003bc0:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003bc4:	3328      	adds	r3, #40	; 0x28
 8003bc6:	2100      	movs	r1, #0
 8003bc8:	4618      	mov	r0, r3
 8003bca:	f001 fb1f 	bl	800520c <RCCEx_PLL3_Config>
 8003bce:	4603      	mov	r3, r0
 8003bd0:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8003bd4:	e006      	b.n	8003be4 <HAL_RCCEx_PeriphCLKConfig+0x434>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003bd6:	2301      	movs	r3, #1
 8003bd8:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        break;
 8003bdc:	e002      	b.n	8003be4 <HAL_RCCEx_PeriphCLKConfig+0x434>
        break;
 8003bde:	bf00      	nop
 8003be0:	e000      	b.n	8003be4 <HAL_RCCEx_PeriphCLKConfig+0x434>
        break;
 8003be2:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003be4:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 8003be8:	2b00      	cmp	r3, #0
 8003bea:	d10a      	bne.n	8003c02 <HAL_RCCEx_PeriphCLKConfig+0x452>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8003bec:	4b6e      	ldr	r3, [pc, #440]	; (8003da8 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8003bee:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003bf0:	f423 41e0 	bic.w	r1, r3, #28672	; 0x7000
 8003bf4:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003bf8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003bfa:	4a6b      	ldr	r2, [pc, #428]	; (8003da8 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8003bfc:	430b      	orrs	r3, r1
 8003bfe:	6513      	str	r3, [r2, #80]	; 0x50
 8003c00:	e003      	b.n	8003c0a <HAL_RCCEx_PeriphCLKConfig+0x45a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003c02:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 8003c06:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8003c0a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003c0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c12:	f402 5300 	and.w	r3, r2, #8192	; 0x2000
 8003c16:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8003c1a:	2300      	movs	r3, #0
 8003c1c:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 8003c20:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	; 0xe8
 8003c24:	460b      	mov	r3, r1
 8003c26:	4313      	orrs	r3, r2
 8003c28:	d053      	beq.n	8003cd2 <HAL_RCCEx_PeriphCLKConfig+0x522>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 8003c2a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003c2e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003c30:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003c34:	d033      	beq.n	8003c9e <HAL_RCCEx_PeriphCLKConfig+0x4ee>
 8003c36:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003c3a:	d82c      	bhi.n	8003c96 <HAL_RCCEx_PeriphCLKConfig+0x4e6>
 8003c3c:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8003c40:	d02f      	beq.n	8003ca2 <HAL_RCCEx_PeriphCLKConfig+0x4f2>
 8003c42:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8003c46:	d826      	bhi.n	8003c96 <HAL_RCCEx_PeriphCLKConfig+0x4e6>
 8003c48:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8003c4c:	d02b      	beq.n	8003ca6 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8003c4e:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8003c52:	d820      	bhi.n	8003c96 <HAL_RCCEx_PeriphCLKConfig+0x4e6>
 8003c54:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8003c58:	d012      	beq.n	8003c80 <HAL_RCCEx_PeriphCLKConfig+0x4d0>
 8003c5a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8003c5e:	d81a      	bhi.n	8003c96 <HAL_RCCEx_PeriphCLKConfig+0x4e6>
 8003c60:	2b00      	cmp	r3, #0
 8003c62:	d022      	beq.n	8003caa <HAL_RCCEx_PeriphCLKConfig+0x4fa>
 8003c64:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003c68:	d115      	bne.n	8003c96 <HAL_RCCEx_PeriphCLKConfig+0x4e6>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003c6a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003c6e:	3308      	adds	r3, #8
 8003c70:	2101      	movs	r1, #1
 8003c72:	4618      	mov	r0, r3
 8003c74:	f001 fa18 	bl	80050a8 <RCCEx_PLL2_Config>
 8003c78:	4603      	mov	r3, r0
 8003c7a:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8003c7e:	e015      	b.n	8003cac <HAL_RCCEx_PeriphCLKConfig+0x4fc>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003c80:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003c84:	3328      	adds	r3, #40	; 0x28
 8003c86:	2101      	movs	r1, #1
 8003c88:	4618      	mov	r0, r3
 8003c8a:	f001 fabf 	bl	800520c <RCCEx_PLL3_Config>
 8003c8e:	4603      	mov	r3, r0
 8003c90:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8003c94:	e00a      	b.n	8003cac <HAL_RCCEx_PeriphCLKConfig+0x4fc>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003c96:	2301      	movs	r3, #1
 8003c98:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        break;
 8003c9c:	e006      	b.n	8003cac <HAL_RCCEx_PeriphCLKConfig+0x4fc>
        break;
 8003c9e:	bf00      	nop
 8003ca0:	e004      	b.n	8003cac <HAL_RCCEx_PeriphCLKConfig+0x4fc>
        break;
 8003ca2:	bf00      	nop
 8003ca4:	e002      	b.n	8003cac <HAL_RCCEx_PeriphCLKConfig+0x4fc>
        break;
 8003ca6:	bf00      	nop
 8003ca8:	e000      	b.n	8003cac <HAL_RCCEx_PeriphCLKConfig+0x4fc>
        break;
 8003caa:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003cac:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 8003cb0:	2b00      	cmp	r3, #0
 8003cb2:	d10a      	bne.n	8003cca <HAL_RCCEx_PeriphCLKConfig+0x51a>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8003cb4:	4b3c      	ldr	r3, [pc, #240]	; (8003da8 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8003cb6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003cb8:	f423 21e0 	bic.w	r1, r3, #458752	; 0x70000
 8003cbc:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003cc0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003cc2:	4a39      	ldr	r2, [pc, #228]	; (8003da8 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8003cc4:	430b      	orrs	r3, r1
 8003cc6:	6513      	str	r3, [r2, #80]	; 0x50
 8003cc8:	e003      	b.n	8003cd2 <HAL_RCCEx_PeriphCLKConfig+0x522>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003cca:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 8003cce:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8003cd2:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003cd6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003cda:	f402 4380 	and.w	r3, r2, #16384	; 0x4000
 8003cde:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8003ce2:	2300      	movs	r3, #0
 8003ce4:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8003ce8:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	; 0xe0
 8003cec:	460b      	mov	r3, r1
 8003cee:	4313      	orrs	r3, r2
 8003cf0:	d060      	beq.n	8003db4 <HAL_RCCEx_PeriphCLKConfig+0x604>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8003cf2:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003cf6:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8003cfa:	f1b3 4fc0 	cmp.w	r3, #1610612736	; 0x60000000
 8003cfe:	d039      	beq.n	8003d74 <HAL_RCCEx_PeriphCLKConfig+0x5c4>
 8003d00:	f1b3 4fc0 	cmp.w	r3, #1610612736	; 0x60000000
 8003d04:	d832      	bhi.n	8003d6c <HAL_RCCEx_PeriphCLKConfig+0x5bc>
 8003d06:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003d0a:	d035      	beq.n	8003d78 <HAL_RCCEx_PeriphCLKConfig+0x5c8>
 8003d0c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003d10:	d82c      	bhi.n	8003d6c <HAL_RCCEx_PeriphCLKConfig+0x5bc>
 8003d12:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003d16:	d031      	beq.n	8003d7c <HAL_RCCEx_PeriphCLKConfig+0x5cc>
 8003d18:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003d1c:	d826      	bhi.n	8003d6c <HAL_RCCEx_PeriphCLKConfig+0x5bc>
 8003d1e:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8003d22:	d02d      	beq.n	8003d80 <HAL_RCCEx_PeriphCLKConfig+0x5d0>
 8003d24:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8003d28:	d820      	bhi.n	8003d6c <HAL_RCCEx_PeriphCLKConfig+0x5bc>
 8003d2a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003d2e:	d012      	beq.n	8003d56 <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 8003d30:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003d34:	d81a      	bhi.n	8003d6c <HAL_RCCEx_PeriphCLKConfig+0x5bc>
 8003d36:	2b00      	cmp	r3, #0
 8003d38:	d024      	beq.n	8003d84 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 8003d3a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003d3e:	d115      	bne.n	8003d6c <HAL_RCCEx_PeriphCLKConfig+0x5bc>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003d40:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003d44:	3308      	adds	r3, #8
 8003d46:	2101      	movs	r1, #1
 8003d48:	4618      	mov	r0, r3
 8003d4a:	f001 f9ad 	bl	80050a8 <RCCEx_PLL2_Config>
 8003d4e:	4603      	mov	r3, r0
 8003d50:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8003d54:	e017      	b.n	8003d86 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003d56:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003d5a:	3328      	adds	r3, #40	; 0x28
 8003d5c:	2101      	movs	r1, #1
 8003d5e:	4618      	mov	r0, r3
 8003d60:	f001 fa54 	bl	800520c <RCCEx_PLL3_Config>
 8003d64:	4603      	mov	r3, r0
 8003d66:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8003d6a:	e00c      	b.n	8003d86 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 8003d6c:	2301      	movs	r3, #1
 8003d6e:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        break;
 8003d72:	e008      	b.n	8003d86 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8003d74:	bf00      	nop
 8003d76:	e006      	b.n	8003d86 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8003d78:	bf00      	nop
 8003d7a:	e004      	b.n	8003d86 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8003d7c:	bf00      	nop
 8003d7e:	e002      	b.n	8003d86 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8003d80:	bf00      	nop
 8003d82:	e000      	b.n	8003d86 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8003d84:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003d86:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 8003d8a:	2b00      	cmp	r3, #0
 8003d8c:	d10e      	bne.n	8003dac <HAL_RCCEx_PeriphCLKConfig+0x5fc>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8003d8e:	4b06      	ldr	r3, [pc, #24]	; (8003da8 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8003d90:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003d92:	f023 41e0 	bic.w	r1, r3, #1879048192	; 0x70000000
 8003d96:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003d9a:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8003d9e:	4a02      	ldr	r2, [pc, #8]	; (8003da8 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8003da0:	430b      	orrs	r3, r1
 8003da2:	6593      	str	r3, [r2, #88]	; 0x58
 8003da4:	e006      	b.n	8003db4 <HAL_RCCEx_PeriphCLKConfig+0x604>
 8003da6:	bf00      	nop
 8003da8:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003dac:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 8003db0:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8003db4:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003db8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003dbc:	f402 4300 	and.w	r3, r2, #32768	; 0x8000
 8003dc0:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8003dc4:	2300      	movs	r3, #0
 8003dc6:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 8003dca:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8003dce:	460b      	mov	r3, r1
 8003dd0:	4313      	orrs	r3, r2
 8003dd2:	d037      	beq.n	8003e44 <HAL_RCCEx_PeriphCLKConfig+0x694>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 8003dd4:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003dd8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003dda:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003dde:	d00e      	beq.n	8003dfe <HAL_RCCEx_PeriphCLKConfig+0x64e>
 8003de0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003de4:	d816      	bhi.n	8003e14 <HAL_RCCEx_PeriphCLKConfig+0x664>
 8003de6:	2b00      	cmp	r3, #0
 8003de8:	d018      	beq.n	8003e1c <HAL_RCCEx_PeriphCLKConfig+0x66c>
 8003dea:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003dee:	d111      	bne.n	8003e14 <HAL_RCCEx_PeriphCLKConfig+0x664>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003df0:	4bc4      	ldr	r3, [pc, #784]	; (8004104 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003df2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003df4:	4ac3      	ldr	r2, [pc, #780]	; (8004104 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003df6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003dfa:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8003dfc:	e00f      	b.n	8003e1e <HAL_RCCEx_PeriphCLKConfig+0x66e>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003dfe:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003e02:	3308      	adds	r3, #8
 8003e04:	2101      	movs	r1, #1
 8003e06:	4618      	mov	r0, r3
 8003e08:	f001 f94e 	bl	80050a8 <RCCEx_PLL2_Config>
 8003e0c:	4603      	mov	r3, r0
 8003e0e:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8003e12:	e004      	b.n	8003e1e <HAL_RCCEx_PeriphCLKConfig+0x66e>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003e14:	2301      	movs	r3, #1
 8003e16:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        break;
 8003e1a:	e000      	b.n	8003e1e <HAL_RCCEx_PeriphCLKConfig+0x66e>
        break;
 8003e1c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003e1e:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 8003e22:	2b00      	cmp	r3, #0
 8003e24:	d10a      	bne.n	8003e3c <HAL_RCCEx_PeriphCLKConfig+0x68c>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8003e26:	4bb7      	ldr	r3, [pc, #732]	; (8004104 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003e28:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003e2a:	f023 5140 	bic.w	r1, r3, #805306368	; 0x30000000
 8003e2e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003e32:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003e34:	4ab3      	ldr	r2, [pc, #716]	; (8004104 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003e36:	430b      	orrs	r3, r1
 8003e38:	6513      	str	r3, [r2, #80]	; 0x50
 8003e3a:	e003      	b.n	8003e44 <HAL_RCCEx_PeriphCLKConfig+0x694>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003e3c:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 8003e40:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8003e44:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003e48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e4c:	f002 7380 	and.w	r3, r2, #16777216	; 0x1000000
 8003e50:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8003e54:	2300      	movs	r3, #0
 8003e56:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 8003e5a:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	; 0xd0
 8003e5e:	460b      	mov	r3, r1
 8003e60:	4313      	orrs	r3, r2
 8003e62:	d039      	beq.n	8003ed8 <HAL_RCCEx_PeriphCLKConfig+0x728>
  {
    switch (PeriphClkInit->FmcClockSelection)
 8003e64:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003e68:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003e6a:	2b03      	cmp	r3, #3
 8003e6c:	d81c      	bhi.n	8003ea8 <HAL_RCCEx_PeriphCLKConfig+0x6f8>
 8003e6e:	a201      	add	r2, pc, #4	; (adr r2, 8003e74 <HAL_RCCEx_PeriphCLKConfig+0x6c4>)
 8003e70:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003e74:	08003eb1 	.word	0x08003eb1
 8003e78:	08003e85 	.word	0x08003e85
 8003e7c:	08003e93 	.word	0x08003e93
 8003e80:	08003eb1 	.word	0x08003eb1
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003e84:	4b9f      	ldr	r3, [pc, #636]	; (8004104 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003e86:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e88:	4a9e      	ldr	r2, [pc, #632]	; (8004104 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003e8a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003e8e:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8003e90:	e00f      	b.n	8003eb2 <HAL_RCCEx_PeriphCLKConfig+0x702>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8003e92:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003e96:	3308      	adds	r3, #8
 8003e98:	2102      	movs	r1, #2
 8003e9a:	4618      	mov	r0, r3
 8003e9c:	f001 f904 	bl	80050a8 <RCCEx_PLL2_Config>
 8003ea0:	4603      	mov	r3, r0
 8003ea2:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f

        /* FMC clock source configuration done later after clock selection check */
        break;
 8003ea6:	e004      	b.n	8003eb2 <HAL_RCCEx_PeriphCLKConfig+0x702>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8003ea8:	2301      	movs	r3, #1
 8003eaa:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        break;
 8003eae:	e000      	b.n	8003eb2 <HAL_RCCEx_PeriphCLKConfig+0x702>
        break;
 8003eb0:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003eb2:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 8003eb6:	2b00      	cmp	r3, #0
 8003eb8:	d10a      	bne.n	8003ed0 <HAL_RCCEx_PeriphCLKConfig+0x720>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8003eba:	4b92      	ldr	r3, [pc, #584]	; (8004104 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003ebc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003ebe:	f023 0103 	bic.w	r1, r3, #3
 8003ec2:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003ec6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003ec8:	4a8e      	ldr	r2, [pc, #568]	; (8004104 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003eca:	430b      	orrs	r3, r1
 8003ecc:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003ece:	e003      	b.n	8003ed8 <HAL_RCCEx_PeriphCLKConfig+0x728>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003ed0:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 8003ed4:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003ed8:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003edc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ee0:	f402 0380 	and.w	r3, r2, #4194304	; 0x400000
 8003ee4:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8003ee8:	2300      	movs	r3, #0
 8003eea:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8003eee:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	; 0xc8
 8003ef2:	460b      	mov	r3, r1
 8003ef4:	4313      	orrs	r3, r2
 8003ef6:	f000 8099 	beq.w	800402c <HAL_RCCEx_PeriphCLKConfig+0x87c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003efa:	4b83      	ldr	r3, [pc, #524]	; (8004108 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	4a82      	ldr	r2, [pc, #520]	; (8004108 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8003f00:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003f04:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003f06:	f7fd fb2d 	bl	8001564 <HAL_GetTick>
 8003f0a:	f8c7 0118 	str.w	r0, [r7, #280]	; 0x118

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003f0e:	e00b      	b.n	8003f28 <HAL_RCCEx_PeriphCLKConfig+0x778>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003f10:	f7fd fb28 	bl	8001564 <HAL_GetTick>
 8003f14:	4602      	mov	r2, r0
 8003f16:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 8003f1a:	1ad3      	subs	r3, r2, r3
 8003f1c:	2b64      	cmp	r3, #100	; 0x64
 8003f1e:	d903      	bls.n	8003f28 <HAL_RCCEx_PeriphCLKConfig+0x778>
      {
        ret = HAL_TIMEOUT;
 8003f20:	2303      	movs	r3, #3
 8003f22:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        break;
 8003f26:	e005      	b.n	8003f34 <HAL_RCCEx_PeriphCLKConfig+0x784>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003f28:	4b77      	ldr	r3, [pc, #476]	; (8004108 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003f30:	2b00      	cmp	r3, #0
 8003f32:	d0ed      	beq.n	8003f10 <HAL_RCCEx_PeriphCLKConfig+0x760>
      }
    }

    if (ret == HAL_OK)
 8003f34:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 8003f38:	2b00      	cmp	r3, #0
 8003f3a:	d173      	bne.n	8004024 <HAL_RCCEx_PeriphCLKConfig+0x874>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8003f3c:	4b71      	ldr	r3, [pc, #452]	; (8004104 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003f3e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8003f40:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003f44:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8003f48:	4053      	eors	r3, r2
 8003f4a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003f4e:	2b00      	cmp	r3, #0
 8003f50:	d015      	beq.n	8003f7e <HAL_RCCEx_PeriphCLKConfig+0x7ce>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003f52:	4b6c      	ldr	r3, [pc, #432]	; (8004104 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003f54:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003f56:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003f5a:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003f5e:	4b69      	ldr	r3, [pc, #420]	; (8004104 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003f60:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003f62:	4a68      	ldr	r2, [pc, #416]	; (8004104 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003f64:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003f68:	6713      	str	r3, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003f6a:	4b66      	ldr	r3, [pc, #408]	; (8004104 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003f6c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003f6e:	4a65      	ldr	r2, [pc, #404]	; (8004104 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003f70:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003f74:	6713      	str	r3, [r2, #112]	; 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8003f76:	4a63      	ldr	r2, [pc, #396]	; (8004104 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003f78:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8003f7c:	6713      	str	r3, [r2, #112]	; 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8003f7e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003f82:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8003f86:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003f8a:	d118      	bne.n	8003fbe <HAL_RCCEx_PeriphCLKConfig+0x80e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f8c:	f7fd faea 	bl	8001564 <HAL_GetTick>
 8003f90:	f8c7 0118 	str.w	r0, [r7, #280]	; 0x118

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003f94:	e00d      	b.n	8003fb2 <HAL_RCCEx_PeriphCLKConfig+0x802>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003f96:	f7fd fae5 	bl	8001564 <HAL_GetTick>
 8003f9a:	4602      	mov	r2, r0
 8003f9c:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 8003fa0:	1ad2      	subs	r2, r2, r3
 8003fa2:	f241 3388 	movw	r3, #5000	; 0x1388
 8003fa6:	429a      	cmp	r2, r3
 8003fa8:	d903      	bls.n	8003fb2 <HAL_RCCEx_PeriphCLKConfig+0x802>
          {
            ret = HAL_TIMEOUT;
 8003faa:	2303      	movs	r3, #3
 8003fac:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
            break;
 8003fb0:	e005      	b.n	8003fbe <HAL_RCCEx_PeriphCLKConfig+0x80e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003fb2:	4b54      	ldr	r3, [pc, #336]	; (8004104 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003fb4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003fb6:	f003 0302 	and.w	r3, r3, #2
 8003fba:	2b00      	cmp	r3, #0
 8003fbc:	d0eb      	beq.n	8003f96 <HAL_RCCEx_PeriphCLKConfig+0x7e6>
          }
        }
      }

      if (ret == HAL_OK)
 8003fbe:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 8003fc2:	2b00      	cmp	r3, #0
 8003fc4:	d129      	bne.n	800401a <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003fc6:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003fca:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8003fce:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003fd2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003fd6:	d10e      	bne.n	8003ff6 <HAL_RCCEx_PeriphCLKConfig+0x846>
 8003fd8:	4b4a      	ldr	r3, [pc, #296]	; (8004104 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003fda:	691b      	ldr	r3, [r3, #16]
 8003fdc:	f423 517c 	bic.w	r1, r3, #16128	; 0x3f00
 8003fe0:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003fe4:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8003fe8:	091a      	lsrs	r2, r3, #4
 8003fea:	4b48      	ldr	r3, [pc, #288]	; (800410c <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 8003fec:	4013      	ands	r3, r2
 8003fee:	4a45      	ldr	r2, [pc, #276]	; (8004104 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003ff0:	430b      	orrs	r3, r1
 8003ff2:	6113      	str	r3, [r2, #16]
 8003ff4:	e005      	b.n	8004002 <HAL_RCCEx_PeriphCLKConfig+0x852>
 8003ff6:	4b43      	ldr	r3, [pc, #268]	; (8004104 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003ff8:	691b      	ldr	r3, [r3, #16]
 8003ffa:	4a42      	ldr	r2, [pc, #264]	; (8004104 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003ffc:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8004000:	6113      	str	r3, [r2, #16]
 8004002:	4b40      	ldr	r3, [pc, #256]	; (8004104 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004004:	6f19      	ldr	r1, [r3, #112]	; 0x70
 8004006:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800400a:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 800400e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004012:	4a3c      	ldr	r2, [pc, #240]	; (8004104 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004014:	430b      	orrs	r3, r1
 8004016:	6713      	str	r3, [r2, #112]	; 0x70
 8004018:	e008      	b.n	800402c <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800401a:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 800401e:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
 8004022:	e003      	b.n	800402c <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004024:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 8004028:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 800402c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8004030:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004034:	f002 0301 	and.w	r3, r2, #1
 8004038:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800403c:	2300      	movs	r3, #0
 800403e:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8004042:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8004046:	460b      	mov	r3, r1
 8004048:	4313      	orrs	r3, r2
 800404a:	f000 8090 	beq.w	800416e <HAL_RCCEx_PeriphCLKConfig+0x9be>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 800404e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8004052:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004056:	2b28      	cmp	r3, #40	; 0x28
 8004058:	d870      	bhi.n	800413c <HAL_RCCEx_PeriphCLKConfig+0x98c>
 800405a:	a201      	add	r2, pc, #4	; (adr r2, 8004060 <HAL_RCCEx_PeriphCLKConfig+0x8b0>)
 800405c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004060:	08004145 	.word	0x08004145
 8004064:	0800413d 	.word	0x0800413d
 8004068:	0800413d 	.word	0x0800413d
 800406c:	0800413d 	.word	0x0800413d
 8004070:	0800413d 	.word	0x0800413d
 8004074:	0800413d 	.word	0x0800413d
 8004078:	0800413d 	.word	0x0800413d
 800407c:	0800413d 	.word	0x0800413d
 8004080:	08004111 	.word	0x08004111
 8004084:	0800413d 	.word	0x0800413d
 8004088:	0800413d 	.word	0x0800413d
 800408c:	0800413d 	.word	0x0800413d
 8004090:	0800413d 	.word	0x0800413d
 8004094:	0800413d 	.word	0x0800413d
 8004098:	0800413d 	.word	0x0800413d
 800409c:	0800413d 	.word	0x0800413d
 80040a0:	08004127 	.word	0x08004127
 80040a4:	0800413d 	.word	0x0800413d
 80040a8:	0800413d 	.word	0x0800413d
 80040ac:	0800413d 	.word	0x0800413d
 80040b0:	0800413d 	.word	0x0800413d
 80040b4:	0800413d 	.word	0x0800413d
 80040b8:	0800413d 	.word	0x0800413d
 80040bc:	0800413d 	.word	0x0800413d
 80040c0:	08004145 	.word	0x08004145
 80040c4:	0800413d 	.word	0x0800413d
 80040c8:	0800413d 	.word	0x0800413d
 80040cc:	0800413d 	.word	0x0800413d
 80040d0:	0800413d 	.word	0x0800413d
 80040d4:	0800413d 	.word	0x0800413d
 80040d8:	0800413d 	.word	0x0800413d
 80040dc:	0800413d 	.word	0x0800413d
 80040e0:	08004145 	.word	0x08004145
 80040e4:	0800413d 	.word	0x0800413d
 80040e8:	0800413d 	.word	0x0800413d
 80040ec:	0800413d 	.word	0x0800413d
 80040f0:	0800413d 	.word	0x0800413d
 80040f4:	0800413d 	.word	0x0800413d
 80040f8:	0800413d 	.word	0x0800413d
 80040fc:	0800413d 	.word	0x0800413d
 8004100:	08004145 	.word	0x08004145
 8004104:	58024400 	.word	0x58024400
 8004108:	58024800 	.word	0x58024800
 800410c:	00ffffcf 	.word	0x00ffffcf
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004110:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8004114:	3308      	adds	r3, #8
 8004116:	2101      	movs	r1, #1
 8004118:	4618      	mov	r0, r3
 800411a:	f000 ffc5 	bl	80050a8 <RCCEx_PLL2_Config>
 800411e:	4603      	mov	r3, r0
 8004120:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8004124:	e00f      	b.n	8004146 <HAL_RCCEx_PeriphCLKConfig+0x996>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004126:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800412a:	3328      	adds	r3, #40	; 0x28
 800412c:	2101      	movs	r1, #1
 800412e:	4618      	mov	r0, r3
 8004130:	f001 f86c 	bl	800520c <RCCEx_PLL3_Config>
 8004134:	4603      	mov	r3, r0
 8004136:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800413a:	e004      	b.n	8004146 <HAL_RCCEx_PeriphCLKConfig+0x996>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800413c:	2301      	movs	r3, #1
 800413e:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        break;
 8004142:	e000      	b.n	8004146 <HAL_RCCEx_PeriphCLKConfig+0x996>
        break;
 8004144:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004146:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 800414a:	2b00      	cmp	r3, #0
 800414c:	d10b      	bne.n	8004166 <HAL_RCCEx_PeriphCLKConfig+0x9b6>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 800414e:	4bc0      	ldr	r3, [pc, #768]	; (8004450 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 8004150:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004152:	f023 0138 	bic.w	r1, r3, #56	; 0x38
 8004156:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800415a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800415e:	4abc      	ldr	r2, [pc, #752]	; (8004450 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 8004160:	430b      	orrs	r3, r1
 8004162:	6553      	str	r3, [r2, #84]	; 0x54
 8004164:	e003      	b.n	800416e <HAL_RCCEx_PeriphCLKConfig+0x9be>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004166:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 800416a:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 800416e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8004172:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004176:	f002 0302 	and.w	r3, r2, #2
 800417a:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800417e:	2300      	movs	r3, #0
 8004180:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 8004184:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	; 0xb8
 8004188:	460b      	mov	r3, r1
 800418a:	4313      	orrs	r3, r2
 800418c:	d043      	beq.n	8004216 <HAL_RCCEx_PeriphCLKConfig+0xa66>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 800418e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8004192:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004196:	2b05      	cmp	r3, #5
 8004198:	d824      	bhi.n	80041e4 <HAL_RCCEx_PeriphCLKConfig+0xa34>
 800419a:	a201      	add	r2, pc, #4	; (adr r2, 80041a0 <HAL_RCCEx_PeriphCLKConfig+0x9f0>)
 800419c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80041a0:	080041ed 	.word	0x080041ed
 80041a4:	080041b9 	.word	0x080041b9
 80041a8:	080041cf 	.word	0x080041cf
 80041ac:	080041ed 	.word	0x080041ed
 80041b0:	080041ed 	.word	0x080041ed
 80041b4:	080041ed 	.word	0x080041ed
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80041b8:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80041bc:	3308      	adds	r3, #8
 80041be:	2101      	movs	r1, #1
 80041c0:	4618      	mov	r0, r3
 80041c2:	f000 ff71 	bl	80050a8 <RCCEx_PLL2_Config>
 80041c6:	4603      	mov	r3, r0
 80041c8:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 80041cc:	e00f      	b.n	80041ee <HAL_RCCEx_PeriphCLKConfig+0xa3e>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80041ce:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80041d2:	3328      	adds	r3, #40	; 0x28
 80041d4:	2101      	movs	r1, #1
 80041d6:	4618      	mov	r0, r3
 80041d8:	f001 f818 	bl	800520c <RCCEx_PLL3_Config>
 80041dc:	4603      	mov	r3, r0
 80041de:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 80041e2:	e004      	b.n	80041ee <HAL_RCCEx_PeriphCLKConfig+0xa3e>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80041e4:	2301      	movs	r3, #1
 80041e6:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        break;
 80041ea:	e000      	b.n	80041ee <HAL_RCCEx_PeriphCLKConfig+0xa3e>
        break;
 80041ec:	bf00      	nop
    }

    if (ret == HAL_OK)
 80041ee:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 80041f2:	2b00      	cmp	r3, #0
 80041f4:	d10b      	bne.n	800420e <HAL_RCCEx_PeriphCLKConfig+0xa5e>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 80041f6:	4b96      	ldr	r3, [pc, #600]	; (8004450 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 80041f8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80041fa:	f023 0107 	bic.w	r1, r3, #7
 80041fe:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8004202:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004206:	4a92      	ldr	r2, [pc, #584]	; (8004450 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 8004208:	430b      	orrs	r3, r1
 800420a:	6553      	str	r3, [r2, #84]	; 0x54
 800420c:	e003      	b.n	8004216 <HAL_RCCEx_PeriphCLKConfig+0xa66>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800420e:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 8004212:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004216:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800421a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800421e:	f002 0304 	and.w	r3, r2, #4
 8004222:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8004226:	2300      	movs	r3, #0
 8004228:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800422c:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	; 0xb0
 8004230:	460b      	mov	r3, r1
 8004232:	4313      	orrs	r3, r2
 8004234:	d043      	beq.n	80042be <HAL_RCCEx_PeriphCLKConfig+0xb0e>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8004236:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800423a:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800423e:	2b05      	cmp	r3, #5
 8004240:	d824      	bhi.n	800428c <HAL_RCCEx_PeriphCLKConfig+0xadc>
 8004242:	a201      	add	r2, pc, #4	; (adr r2, 8004248 <HAL_RCCEx_PeriphCLKConfig+0xa98>)
 8004244:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004248:	08004295 	.word	0x08004295
 800424c:	08004261 	.word	0x08004261
 8004250:	08004277 	.word	0x08004277
 8004254:	08004295 	.word	0x08004295
 8004258:	08004295 	.word	0x08004295
 800425c:	08004295 	.word	0x08004295
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004260:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8004264:	3308      	adds	r3, #8
 8004266:	2101      	movs	r1, #1
 8004268:	4618      	mov	r0, r3
 800426a:	f000 ff1d 	bl	80050a8 <RCCEx_PLL2_Config>
 800426e:	4603      	mov	r3, r0
 8004270:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8004274:	e00f      	b.n	8004296 <HAL_RCCEx_PeriphCLKConfig+0xae6>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004276:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800427a:	3328      	adds	r3, #40	; 0x28
 800427c:	2101      	movs	r1, #1
 800427e:	4618      	mov	r0, r3
 8004280:	f000 ffc4 	bl	800520c <RCCEx_PLL3_Config>
 8004284:	4603      	mov	r3, r0
 8004286:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800428a:	e004      	b.n	8004296 <HAL_RCCEx_PeriphCLKConfig+0xae6>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800428c:	2301      	movs	r3, #1
 800428e:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        break;
 8004292:	e000      	b.n	8004296 <HAL_RCCEx_PeriphCLKConfig+0xae6>
        break;
 8004294:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004296:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 800429a:	2b00      	cmp	r3, #0
 800429c:	d10b      	bne.n	80042b6 <HAL_RCCEx_PeriphCLKConfig+0xb06>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800429e:	4b6c      	ldr	r3, [pc, #432]	; (8004450 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 80042a0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80042a2:	f023 0107 	bic.w	r1, r3, #7
 80042a6:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80042aa:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80042ae:	4a68      	ldr	r2, [pc, #416]	; (8004450 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 80042b0:	430b      	orrs	r3, r1
 80042b2:	6593      	str	r3, [r2, #88]	; 0x58
 80042b4:	e003      	b.n	80042be <HAL_RCCEx_PeriphCLKConfig+0xb0e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80042b6:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 80042ba:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80042be:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80042c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80042c6:	f002 0320 	and.w	r3, r2, #32
 80042ca:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 80042ce:	2300      	movs	r3, #0
 80042d0:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80042d4:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 80042d8:	460b      	mov	r3, r1
 80042da:	4313      	orrs	r3, r2
 80042dc:	d055      	beq.n	800438a <HAL_RCCEx_PeriphCLKConfig+0xbda>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 80042de:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80042e2:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80042e6:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80042ea:	d033      	beq.n	8004354 <HAL_RCCEx_PeriphCLKConfig+0xba4>
 80042ec:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80042f0:	d82c      	bhi.n	800434c <HAL_RCCEx_PeriphCLKConfig+0xb9c>
 80042f2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80042f6:	d02f      	beq.n	8004358 <HAL_RCCEx_PeriphCLKConfig+0xba8>
 80042f8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80042fc:	d826      	bhi.n	800434c <HAL_RCCEx_PeriphCLKConfig+0xb9c>
 80042fe:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8004302:	d02b      	beq.n	800435c <HAL_RCCEx_PeriphCLKConfig+0xbac>
 8004304:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8004308:	d820      	bhi.n	800434c <HAL_RCCEx_PeriphCLKConfig+0xb9c>
 800430a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800430e:	d012      	beq.n	8004336 <HAL_RCCEx_PeriphCLKConfig+0xb86>
 8004310:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004314:	d81a      	bhi.n	800434c <HAL_RCCEx_PeriphCLKConfig+0xb9c>
 8004316:	2b00      	cmp	r3, #0
 8004318:	d022      	beq.n	8004360 <HAL_RCCEx_PeriphCLKConfig+0xbb0>
 800431a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800431e:	d115      	bne.n	800434c <HAL_RCCEx_PeriphCLKConfig+0xb9c>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004320:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8004324:	3308      	adds	r3, #8
 8004326:	2100      	movs	r1, #0
 8004328:	4618      	mov	r0, r3
 800432a:	f000 febd 	bl	80050a8 <RCCEx_PLL2_Config>
 800432e:	4603      	mov	r3, r0
 8004330:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8004334:	e015      	b.n	8004362 <HAL_RCCEx_PeriphCLKConfig+0xbb2>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004336:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800433a:	3328      	adds	r3, #40	; 0x28
 800433c:	2102      	movs	r1, #2
 800433e:	4618      	mov	r0, r3
 8004340:	f000 ff64 	bl	800520c <RCCEx_PLL3_Config>
 8004344:	4603      	mov	r3, r0
 8004346:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800434a:	e00a      	b.n	8004362 <HAL_RCCEx_PeriphCLKConfig+0xbb2>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800434c:	2301      	movs	r3, #1
 800434e:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        break;
 8004352:	e006      	b.n	8004362 <HAL_RCCEx_PeriphCLKConfig+0xbb2>
        break;
 8004354:	bf00      	nop
 8004356:	e004      	b.n	8004362 <HAL_RCCEx_PeriphCLKConfig+0xbb2>
        break;
 8004358:	bf00      	nop
 800435a:	e002      	b.n	8004362 <HAL_RCCEx_PeriphCLKConfig+0xbb2>
        break;
 800435c:	bf00      	nop
 800435e:	e000      	b.n	8004362 <HAL_RCCEx_PeriphCLKConfig+0xbb2>
        break;
 8004360:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004362:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 8004366:	2b00      	cmp	r3, #0
 8004368:	d10b      	bne.n	8004382 <HAL_RCCEx_PeriphCLKConfig+0xbd2>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800436a:	4b39      	ldr	r3, [pc, #228]	; (8004450 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 800436c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800436e:	f023 41e0 	bic.w	r1, r3, #1879048192	; 0x70000000
 8004372:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8004376:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800437a:	4a35      	ldr	r2, [pc, #212]	; (8004450 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 800437c:	430b      	orrs	r3, r1
 800437e:	6553      	str	r3, [r2, #84]	; 0x54
 8004380:	e003      	b.n	800438a <HAL_RCCEx_PeriphCLKConfig+0xbda>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004382:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 8004386:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 800438a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800438e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004392:	f002 0340 	and.w	r3, r2, #64	; 0x40
 8004396:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800439a:	2300      	movs	r3, #0
 800439c:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 80043a0:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	; 0xa0
 80043a4:	460b      	mov	r3, r1
 80043a6:	4313      	orrs	r3, r2
 80043a8:	d058      	beq.n	800445c <HAL_RCCEx_PeriphCLKConfig+0xcac>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 80043aa:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80043ae:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 80043b2:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 80043b6:	d033      	beq.n	8004420 <HAL_RCCEx_PeriphCLKConfig+0xc70>
 80043b8:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 80043bc:	d82c      	bhi.n	8004418 <HAL_RCCEx_PeriphCLKConfig+0xc68>
 80043be:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80043c2:	d02f      	beq.n	8004424 <HAL_RCCEx_PeriphCLKConfig+0xc74>
 80043c4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80043c8:	d826      	bhi.n	8004418 <HAL_RCCEx_PeriphCLKConfig+0xc68>
 80043ca:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80043ce:	d02b      	beq.n	8004428 <HAL_RCCEx_PeriphCLKConfig+0xc78>
 80043d0:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80043d4:	d820      	bhi.n	8004418 <HAL_RCCEx_PeriphCLKConfig+0xc68>
 80043d6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80043da:	d012      	beq.n	8004402 <HAL_RCCEx_PeriphCLKConfig+0xc52>
 80043dc:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80043e0:	d81a      	bhi.n	8004418 <HAL_RCCEx_PeriphCLKConfig+0xc68>
 80043e2:	2b00      	cmp	r3, #0
 80043e4:	d022      	beq.n	800442c <HAL_RCCEx_PeriphCLKConfig+0xc7c>
 80043e6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80043ea:	d115      	bne.n	8004418 <HAL_RCCEx_PeriphCLKConfig+0xc68>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80043ec:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80043f0:	3308      	adds	r3, #8
 80043f2:	2100      	movs	r1, #0
 80043f4:	4618      	mov	r0, r3
 80043f6:	f000 fe57 	bl	80050a8 <RCCEx_PLL2_Config>
 80043fa:	4603      	mov	r3, r0
 80043fc:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8004400:	e015      	b.n	800442e <HAL_RCCEx_PeriphCLKConfig+0xc7e>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004402:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8004406:	3328      	adds	r3, #40	; 0x28
 8004408:	2102      	movs	r1, #2
 800440a:	4618      	mov	r0, r3
 800440c:	f000 fefe 	bl	800520c <RCCEx_PLL3_Config>
 8004410:	4603      	mov	r3, r0
 8004412:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8004416:	e00a      	b.n	800442e <HAL_RCCEx_PeriphCLKConfig+0xc7e>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004418:	2301      	movs	r3, #1
 800441a:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        break;
 800441e:	e006      	b.n	800442e <HAL_RCCEx_PeriphCLKConfig+0xc7e>
        break;
 8004420:	bf00      	nop
 8004422:	e004      	b.n	800442e <HAL_RCCEx_PeriphCLKConfig+0xc7e>
        break;
 8004424:	bf00      	nop
 8004426:	e002      	b.n	800442e <HAL_RCCEx_PeriphCLKConfig+0xc7e>
        break;
 8004428:	bf00      	nop
 800442a:	e000      	b.n	800442e <HAL_RCCEx_PeriphCLKConfig+0xc7e>
        break;
 800442c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800442e:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 8004432:	2b00      	cmp	r3, #0
 8004434:	d10e      	bne.n	8004454 <HAL_RCCEx_PeriphCLKConfig+0xca4>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8004436:	4b06      	ldr	r3, [pc, #24]	; (8004450 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 8004438:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800443a:	f423 51e0 	bic.w	r1, r3, #7168	; 0x1c00
 800443e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8004442:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8004446:	4a02      	ldr	r2, [pc, #8]	; (8004450 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 8004448:	430b      	orrs	r3, r1
 800444a:	6593      	str	r3, [r2, #88]	; 0x58
 800444c:	e006      	b.n	800445c <HAL_RCCEx_PeriphCLKConfig+0xcac>
 800444e:	bf00      	nop
 8004450:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004454:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 8004458:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 800445c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8004460:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004464:	f002 0380 	and.w	r3, r2, #128	; 0x80
 8004468:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800446c:	2300      	movs	r3, #0
 800446e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8004472:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	; 0x98
 8004476:	460b      	mov	r3, r1
 8004478:	4313      	orrs	r3, r2
 800447a:	d055      	beq.n	8004528 <HAL_RCCEx_PeriphCLKConfig+0xd78>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 800447c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8004480:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8004484:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 8004488:	d033      	beq.n	80044f2 <HAL_RCCEx_PeriphCLKConfig+0xd42>
 800448a:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 800448e:	d82c      	bhi.n	80044ea <HAL_RCCEx_PeriphCLKConfig+0xd3a>
 8004490:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004494:	d02f      	beq.n	80044f6 <HAL_RCCEx_PeriphCLKConfig+0xd46>
 8004496:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800449a:	d826      	bhi.n	80044ea <HAL_RCCEx_PeriphCLKConfig+0xd3a>
 800449c:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 80044a0:	d02b      	beq.n	80044fa <HAL_RCCEx_PeriphCLKConfig+0xd4a>
 80044a2:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 80044a6:	d820      	bhi.n	80044ea <HAL_RCCEx_PeriphCLKConfig+0xd3a>
 80044a8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80044ac:	d012      	beq.n	80044d4 <HAL_RCCEx_PeriphCLKConfig+0xd24>
 80044ae:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80044b2:	d81a      	bhi.n	80044ea <HAL_RCCEx_PeriphCLKConfig+0xd3a>
 80044b4:	2b00      	cmp	r3, #0
 80044b6:	d022      	beq.n	80044fe <HAL_RCCEx_PeriphCLKConfig+0xd4e>
 80044b8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80044bc:	d115      	bne.n	80044ea <HAL_RCCEx_PeriphCLKConfig+0xd3a>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80044be:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80044c2:	3308      	adds	r3, #8
 80044c4:	2100      	movs	r1, #0
 80044c6:	4618      	mov	r0, r3
 80044c8:	f000 fdee 	bl	80050a8 <RCCEx_PLL2_Config>
 80044cc:	4603      	mov	r3, r0
 80044ce:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 80044d2:	e015      	b.n	8004500 <HAL_RCCEx_PeriphCLKConfig+0xd50>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80044d4:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80044d8:	3328      	adds	r3, #40	; 0x28
 80044da:	2102      	movs	r1, #2
 80044dc:	4618      	mov	r0, r3
 80044de:	f000 fe95 	bl	800520c <RCCEx_PLL3_Config>
 80044e2:	4603      	mov	r3, r0
 80044e4:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 80044e8:	e00a      	b.n	8004500 <HAL_RCCEx_PeriphCLKConfig+0xd50>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80044ea:	2301      	movs	r3, #1
 80044ec:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        break;
 80044f0:	e006      	b.n	8004500 <HAL_RCCEx_PeriphCLKConfig+0xd50>
        break;
 80044f2:	bf00      	nop
 80044f4:	e004      	b.n	8004500 <HAL_RCCEx_PeriphCLKConfig+0xd50>
        break;
 80044f6:	bf00      	nop
 80044f8:	e002      	b.n	8004500 <HAL_RCCEx_PeriphCLKConfig+0xd50>
        break;
 80044fa:	bf00      	nop
 80044fc:	e000      	b.n	8004500 <HAL_RCCEx_PeriphCLKConfig+0xd50>
        break;
 80044fe:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004500:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 8004504:	2b00      	cmp	r3, #0
 8004506:	d10b      	bne.n	8004520 <HAL_RCCEx_PeriphCLKConfig+0xd70>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8004508:	4ba1      	ldr	r3, [pc, #644]	; (8004790 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 800450a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800450c:	f423 4160 	bic.w	r1, r3, #57344	; 0xe000
 8004510:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8004514:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8004518:	4a9d      	ldr	r2, [pc, #628]	; (8004790 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 800451a:	430b      	orrs	r3, r1
 800451c:	6593      	str	r3, [r2, #88]	; 0x58
 800451e:	e003      	b.n	8004528 <HAL_RCCEx_PeriphCLKConfig+0xd78>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004520:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 8004524:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8004528:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800452c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004530:	f002 0308 	and.w	r3, r2, #8
 8004534:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8004538:	2300      	movs	r3, #0
 800453a:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800453e:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	; 0x90
 8004542:	460b      	mov	r3, r1
 8004544:	4313      	orrs	r3, r2
 8004546:	d01e      	beq.n	8004586 <HAL_RCCEx_PeriphCLKConfig+0xdd6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 8004548:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800454c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004550:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004554:	d10c      	bne.n	8004570 <HAL_RCCEx_PeriphCLKConfig+0xdc0>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8004556:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800455a:	3328      	adds	r3, #40	; 0x28
 800455c:	2102      	movs	r1, #2
 800455e:	4618      	mov	r0, r3
 8004560:	f000 fe54 	bl	800520c <RCCEx_PLL3_Config>
 8004564:	4603      	mov	r3, r0
 8004566:	2b00      	cmp	r3, #0
 8004568:	d002      	beq.n	8004570 <HAL_RCCEx_PeriphCLKConfig+0xdc0>
      {
        status = HAL_ERROR;
 800456a:	2301      	movs	r3, #1
 800456c:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8004570:	4b87      	ldr	r3, [pc, #540]	; (8004790 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8004572:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004574:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8004578:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800457c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004580:	4a83      	ldr	r2, [pc, #524]	; (8004790 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8004582:	430b      	orrs	r3, r1
 8004584:	6553      	str	r3, [r2, #84]	; 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8004586:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800458a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800458e:	f002 0310 	and.w	r3, r2, #16
 8004592:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8004596:	2300      	movs	r3, #0
 8004598:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 800459c:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	; 0x88
 80045a0:	460b      	mov	r3, r1
 80045a2:	4313      	orrs	r3, r2
 80045a4:	d01e      	beq.n	80045e4 <HAL_RCCEx_PeriphCLKConfig+0xe34>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 80045a6:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80045aa:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 80045ae:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80045b2:	d10c      	bne.n	80045ce <HAL_RCCEx_PeriphCLKConfig+0xe1e>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80045b4:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80045b8:	3328      	adds	r3, #40	; 0x28
 80045ba:	2102      	movs	r1, #2
 80045bc:	4618      	mov	r0, r3
 80045be:	f000 fe25 	bl	800520c <RCCEx_PLL3_Config>
 80045c2:	4603      	mov	r3, r0
 80045c4:	2b00      	cmp	r3, #0
 80045c6:	d002      	beq.n	80045ce <HAL_RCCEx_PeriphCLKConfig+0xe1e>
      {
        status = HAL_ERROR;
 80045c8:	2301      	movs	r3, #1
 80045ca:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80045ce:	4b70      	ldr	r3, [pc, #448]	; (8004790 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 80045d0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80045d2:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80045d6:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80045da:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 80045de:	4a6c      	ldr	r2, [pc, #432]	; (8004790 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 80045e0:	430b      	orrs	r3, r1
 80045e2:	6593      	str	r3, [r2, #88]	; 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80045e4:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80045e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80045ec:	f402 2300 	and.w	r3, r2, #524288	; 0x80000
 80045f0:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80045f4:	2300      	movs	r3, #0
 80045f6:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80045fa:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	; 0x80
 80045fe:	460b      	mov	r3, r1
 8004600:	4313      	orrs	r3, r2
 8004602:	d03e      	beq.n	8004682 <HAL_RCCEx_PeriphCLKConfig+0xed2>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8004604:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8004608:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 800460c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8004610:	d022      	beq.n	8004658 <HAL_RCCEx_PeriphCLKConfig+0xea8>
 8004612:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8004616:	d81b      	bhi.n	8004650 <HAL_RCCEx_PeriphCLKConfig+0xea0>
 8004618:	2b00      	cmp	r3, #0
 800461a:	d003      	beq.n	8004624 <HAL_RCCEx_PeriphCLKConfig+0xe74>
 800461c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004620:	d00b      	beq.n	800463a <HAL_RCCEx_PeriphCLKConfig+0xe8a>
 8004622:	e015      	b.n	8004650 <HAL_RCCEx_PeriphCLKConfig+0xea0>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004624:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8004628:	3308      	adds	r3, #8
 800462a:	2100      	movs	r1, #0
 800462c:	4618      	mov	r0, r3
 800462e:	f000 fd3b 	bl	80050a8 <RCCEx_PLL2_Config>
 8004632:	4603      	mov	r3, r0
 8004634:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f

        /* ADC clock source configuration done later after clock selection check */
        break;
 8004638:	e00f      	b.n	800465a <HAL_RCCEx_PeriphCLKConfig+0xeaa>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800463a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800463e:	3328      	adds	r3, #40	; 0x28
 8004640:	2102      	movs	r1, #2
 8004642:	4618      	mov	r0, r3
 8004644:	f000 fde2 	bl	800520c <RCCEx_PLL3_Config>
 8004648:	4603      	mov	r3, r0
 800464a:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f

        /* ADC clock source configuration done later after clock selection check */
        break;
 800464e:	e004      	b.n	800465a <HAL_RCCEx_PeriphCLKConfig+0xeaa>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004650:	2301      	movs	r3, #1
 8004652:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        break;
 8004656:	e000      	b.n	800465a <HAL_RCCEx_PeriphCLKConfig+0xeaa>
        break;
 8004658:	bf00      	nop
    }

    if (ret == HAL_OK)
 800465a:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 800465e:	2b00      	cmp	r3, #0
 8004660:	d10b      	bne.n	800467a <HAL_RCCEx_PeriphCLKConfig+0xeca>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004662:	4b4b      	ldr	r3, [pc, #300]	; (8004790 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8004664:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004666:	f423 3140 	bic.w	r1, r3, #196608	; 0x30000
 800466a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800466e:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8004672:	4a47      	ldr	r2, [pc, #284]	; (8004790 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8004674:	430b      	orrs	r3, r1
 8004676:	6593      	str	r3, [r2, #88]	; 0x58
 8004678:	e003      	b.n	8004682 <HAL_RCCEx_PeriphCLKConfig+0xed2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800467a:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 800467e:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8004682:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8004686:	e9d3 2300 	ldrd	r2, r3, [r3]
 800468a:	f402 2380 	and.w	r3, r2, #262144	; 0x40000
 800468e:	67bb      	str	r3, [r7, #120]	; 0x78
 8004690:	2300      	movs	r3, #0
 8004692:	67fb      	str	r3, [r7, #124]	; 0x7c
 8004694:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	; 0x78
 8004698:	460b      	mov	r3, r1
 800469a:	4313      	orrs	r3, r2
 800469c:	d03b      	beq.n	8004716 <HAL_RCCEx_PeriphCLKConfig+0xf66>
  {

    switch (PeriphClkInit->UsbClockSelection)
 800469e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80046a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80046a6:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80046aa:	d01f      	beq.n	80046ec <HAL_RCCEx_PeriphCLKConfig+0xf3c>
 80046ac:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80046b0:	d818      	bhi.n	80046e4 <HAL_RCCEx_PeriphCLKConfig+0xf34>
 80046b2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80046b6:	d003      	beq.n	80046c0 <HAL_RCCEx_PeriphCLKConfig+0xf10>
 80046b8:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80046bc:	d007      	beq.n	80046ce <HAL_RCCEx_PeriphCLKConfig+0xf1e>
 80046be:	e011      	b.n	80046e4 <HAL_RCCEx_PeriphCLKConfig+0xf34>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80046c0:	4b33      	ldr	r3, [pc, #204]	; (8004790 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 80046c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80046c4:	4a32      	ldr	r2, [pc, #200]	; (8004790 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 80046c6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80046ca:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 80046cc:	e00f      	b.n	80046ee <HAL_RCCEx_PeriphCLKConfig+0xf3e>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80046ce:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80046d2:	3328      	adds	r3, #40	; 0x28
 80046d4:	2101      	movs	r1, #1
 80046d6:	4618      	mov	r0, r3
 80046d8:	f000 fd98 	bl	800520c <RCCEx_PLL3_Config>
 80046dc:	4603      	mov	r3, r0
 80046de:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f

        /* USB clock source configuration done later after clock selection check */
        break;
 80046e2:	e004      	b.n	80046ee <HAL_RCCEx_PeriphCLKConfig+0xf3e>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80046e4:	2301      	movs	r3, #1
 80046e6:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        break;
 80046ea:	e000      	b.n	80046ee <HAL_RCCEx_PeriphCLKConfig+0xf3e>
        break;
 80046ec:	bf00      	nop
    }

    if (ret == HAL_OK)
 80046ee:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 80046f2:	2b00      	cmp	r3, #0
 80046f4:	d10b      	bne.n	800470e <HAL_RCCEx_PeriphCLKConfig+0xf5e>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80046f6:	4b26      	ldr	r3, [pc, #152]	; (8004790 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 80046f8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80046fa:	f423 1140 	bic.w	r1, r3, #3145728	; 0x300000
 80046fe:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8004702:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004706:	4a22      	ldr	r2, [pc, #136]	; (8004790 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8004708:	430b      	orrs	r3, r1
 800470a:	6553      	str	r3, [r2, #84]	; 0x54
 800470c:	e003      	b.n	8004716 <HAL_RCCEx_PeriphCLKConfig+0xf66>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800470e:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 8004712:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8004716:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800471a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800471e:	f402 3380 	and.w	r3, r2, #65536	; 0x10000
 8004722:	673b      	str	r3, [r7, #112]	; 0x70
 8004724:	2300      	movs	r3, #0
 8004726:	677b      	str	r3, [r7, #116]	; 0x74
 8004728:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	; 0x70
 800472c:	460b      	mov	r3, r1
 800472e:	4313      	orrs	r3, r2
 8004730:	d034      	beq.n	800479c <HAL_RCCEx_PeriphCLKConfig+0xfec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 8004732:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8004736:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004738:	2b00      	cmp	r3, #0
 800473a:	d003      	beq.n	8004744 <HAL_RCCEx_PeriphCLKConfig+0xf94>
 800473c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004740:	d007      	beq.n	8004752 <HAL_RCCEx_PeriphCLKConfig+0xfa2>
 8004742:	e011      	b.n	8004768 <HAL_RCCEx_PeriphCLKConfig+0xfb8>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004744:	4b12      	ldr	r3, [pc, #72]	; (8004790 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8004746:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004748:	4a11      	ldr	r2, [pc, #68]	; (8004790 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 800474a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800474e:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8004750:	e00e      	b.n	8004770 <HAL_RCCEx_PeriphCLKConfig+0xfc0>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8004752:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8004756:	3308      	adds	r3, #8
 8004758:	2102      	movs	r1, #2
 800475a:	4618      	mov	r0, r3
 800475c:	f000 fca4 	bl	80050a8 <RCCEx_PLL2_Config>
 8004760:	4603      	mov	r3, r0
 8004762:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8004766:	e003      	b.n	8004770 <HAL_RCCEx_PeriphCLKConfig+0xfc0>

      default:
        ret = HAL_ERROR;
 8004768:	2301      	movs	r3, #1
 800476a:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        break;
 800476e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004770:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 8004774:	2b00      	cmp	r3, #0
 8004776:	d10d      	bne.n	8004794 <HAL_RCCEx_PeriphCLKConfig+0xfe4>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8004778:	4b05      	ldr	r3, [pc, #20]	; (8004790 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 800477a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800477c:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8004780:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8004784:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004786:	4a02      	ldr	r2, [pc, #8]	; (8004790 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8004788:	430b      	orrs	r3, r1
 800478a:	64d3      	str	r3, [r2, #76]	; 0x4c
 800478c:	e006      	b.n	800479c <HAL_RCCEx_PeriphCLKConfig+0xfec>
 800478e:	bf00      	nop
 8004790:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004794:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 8004798:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800479c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80047a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80047a4:	f002 5300 	and.w	r3, r2, #536870912	; 0x20000000
 80047a8:	66bb      	str	r3, [r7, #104]	; 0x68
 80047aa:	2300      	movs	r3, #0
 80047ac:	66fb      	str	r3, [r7, #108]	; 0x6c
 80047ae:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	; 0x68
 80047b2:	460b      	mov	r3, r1
 80047b4:	4313      	orrs	r3, r2
 80047b6:	d00c      	beq.n	80047d2 <HAL_RCCEx_PeriphCLKConfig+0x1022>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80047b8:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80047bc:	3328      	adds	r3, #40	; 0x28
 80047be:	2102      	movs	r1, #2
 80047c0:	4618      	mov	r0, r3
 80047c2:	f000 fd23 	bl	800520c <RCCEx_PLL3_Config>
 80047c6:	4603      	mov	r3, r0
 80047c8:	2b00      	cmp	r3, #0
 80047ca:	d002      	beq.n	80047d2 <HAL_RCCEx_PeriphCLKConfig+0x1022>
    {
      status = HAL_ERROR;
 80047cc:	2301      	movs	r3, #1
 80047ce:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 80047d2:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80047d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80047da:	f402 3300 	and.w	r3, r2, #131072	; 0x20000
 80047de:	663b      	str	r3, [r7, #96]	; 0x60
 80047e0:	2300      	movs	r3, #0
 80047e2:	667b      	str	r3, [r7, #100]	; 0x64
 80047e4:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	; 0x60
 80047e8:	460b      	mov	r3, r1
 80047ea:	4313      	orrs	r3, r2
 80047ec:	d038      	beq.n	8004860 <HAL_RCCEx_PeriphCLKConfig+0x10b0>
  {

    switch (PeriphClkInit->RngClockSelection)
 80047ee:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80047f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80047f6:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80047fa:	d018      	beq.n	800482e <HAL_RCCEx_PeriphCLKConfig+0x107e>
 80047fc:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004800:	d811      	bhi.n	8004826 <HAL_RCCEx_PeriphCLKConfig+0x1076>
 8004802:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004806:	d014      	beq.n	8004832 <HAL_RCCEx_PeriphCLKConfig+0x1082>
 8004808:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800480c:	d80b      	bhi.n	8004826 <HAL_RCCEx_PeriphCLKConfig+0x1076>
 800480e:	2b00      	cmp	r3, #0
 8004810:	d011      	beq.n	8004836 <HAL_RCCEx_PeriphCLKConfig+0x1086>
 8004812:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004816:	d106      	bne.n	8004826 <HAL_RCCEx_PeriphCLKConfig+0x1076>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004818:	4bc3      	ldr	r3, [pc, #780]	; (8004b28 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 800481a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800481c:	4ac2      	ldr	r2, [pc, #776]	; (8004b28 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 800481e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004822:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8004824:	e008      	b.n	8004838 <HAL_RCCEx_PeriphCLKConfig+0x1088>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004826:	2301      	movs	r3, #1
 8004828:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        break;
 800482c:	e004      	b.n	8004838 <HAL_RCCEx_PeriphCLKConfig+0x1088>
        break;
 800482e:	bf00      	nop
 8004830:	e002      	b.n	8004838 <HAL_RCCEx_PeriphCLKConfig+0x1088>
        break;
 8004832:	bf00      	nop
 8004834:	e000      	b.n	8004838 <HAL_RCCEx_PeriphCLKConfig+0x1088>
        break;
 8004836:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004838:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 800483c:	2b00      	cmp	r3, #0
 800483e:	d10b      	bne.n	8004858 <HAL_RCCEx_PeriphCLKConfig+0x10a8>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004840:	4bb9      	ldr	r3, [pc, #740]	; (8004b28 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8004842:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004844:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8004848:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800484c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004850:	4ab5      	ldr	r2, [pc, #724]	; (8004b28 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8004852:	430b      	orrs	r3, r1
 8004854:	6553      	str	r3, [r2, #84]	; 0x54
 8004856:	e003      	b.n	8004860 <HAL_RCCEx_PeriphCLKConfig+0x10b0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004858:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 800485c:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8004860:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8004864:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004868:	f402 1380 	and.w	r3, r2, #1048576	; 0x100000
 800486c:	65bb      	str	r3, [r7, #88]	; 0x58
 800486e:	2300      	movs	r3, #0
 8004870:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004872:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	; 0x58
 8004876:	460b      	mov	r3, r1
 8004878:	4313      	orrs	r3, r2
 800487a:	d009      	beq.n	8004890 <HAL_RCCEx_PeriphCLKConfig+0x10e0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800487c:	4baa      	ldr	r3, [pc, #680]	; (8004b28 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 800487e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004880:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 8004884:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8004888:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800488a:	4aa7      	ldr	r2, [pc, #668]	; (8004b28 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 800488c:	430b      	orrs	r3, r1
 800488e:	6513      	str	r3, [r2, #80]	; 0x50
    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8004890:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8004894:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004898:	f402 1300 	and.w	r3, r2, #2097152	; 0x200000
 800489c:	653b      	str	r3, [r7, #80]	; 0x50
 800489e:	2300      	movs	r3, #0
 80048a0:	657b      	str	r3, [r7, #84]	; 0x54
 80048a2:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	; 0x50
 80048a6:	460b      	mov	r3, r1
 80048a8:	4313      	orrs	r3, r2
 80048aa:	d009      	beq.n	80048c0 <HAL_RCCEx_PeriphCLKConfig+0x1110>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80048ac:	4b9e      	ldr	r3, [pc, #632]	; (8004b28 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 80048ae:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80048b0:	f023 7180 	bic.w	r1, r3, #16777216	; 0x1000000
 80048b4:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80048b8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80048ba:	4a9b      	ldr	r2, [pc, #620]	; (8004b28 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 80048bc:	430b      	orrs	r3, r1
 80048be:	6513      	str	r3, [r2, #80]	; 0x50
  }

#if defined(DFSDM2_BASE)
  /*------------------------------ DFSDM2 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM2) == RCC_PERIPHCLK_DFSDM2)
 80048c0:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80048c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80048c8:	f402 6300 	and.w	r3, r2, #2048	; 0x800
 80048cc:	64bb      	str	r3, [r7, #72]	; 0x48
 80048ce:	2300      	movs	r3, #0
 80048d0:	64fb      	str	r3, [r7, #76]	; 0x4c
 80048d2:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	; 0x48
 80048d6:	460b      	mov	r3, r1
 80048d8:	4313      	orrs	r3, r2
 80048da:	d009      	beq.n	80048f0 <HAL_RCCEx_PeriphCLKConfig+0x1140>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM2CLKSOURCE(PeriphClkInit->Dfsdm2ClockSelection));

    /* Configure the DFSDM2 interface clock source */
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
 80048dc:	4b92      	ldr	r3, [pc, #584]	; (8004b28 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 80048de:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80048e0:	f023 6100 	bic.w	r1, r3, #134217728	; 0x8000000
 80048e4:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80048e8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80048ea:	4a8f      	ldr	r2, [pc, #572]	; (8004b28 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 80048ec:	430b      	orrs	r3, r1
 80048ee:	6593      	str	r3, [r2, #88]	; 0x58
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 80048f0:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80048f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80048f8:	f002 4380 	and.w	r3, r2, #1073741824	; 0x40000000
 80048fc:	643b      	str	r3, [r7, #64]	; 0x40
 80048fe:	2300      	movs	r3, #0
 8004900:	647b      	str	r3, [r7, #68]	; 0x44
 8004902:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	; 0x40
 8004906:	460b      	mov	r3, r1
 8004908:	4313      	orrs	r3, r2
 800490a:	d00e      	beq.n	800492a <HAL_RCCEx_PeriphCLKConfig+0x117a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800490c:	4b86      	ldr	r3, [pc, #536]	; (8004b28 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 800490e:	691b      	ldr	r3, [r3, #16]
 8004910:	4a85      	ldr	r2, [pc, #532]	; (8004b28 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8004912:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8004916:	6113      	str	r3, [r2, #16]
 8004918:	4b83      	ldr	r3, [pc, #524]	; (8004b28 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 800491a:	6919      	ldr	r1, [r3, #16]
 800491c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8004920:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 8004924:	4a80      	ldr	r2, [pc, #512]	; (8004b28 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8004926:	430b      	orrs	r3, r1
 8004928:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 800492a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800492e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004932:	f002 4300 	and.w	r3, r2, #2147483648	; 0x80000000
 8004936:	63bb      	str	r3, [r7, #56]	; 0x38
 8004938:	2300      	movs	r3, #0
 800493a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800493c:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	; 0x38
 8004940:	460b      	mov	r3, r1
 8004942:	4313      	orrs	r3, r2
 8004944:	d009      	beq.n	800495a <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8004946:	4b78      	ldr	r3, [pc, #480]	; (8004b28 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8004948:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800494a:	f023 5140 	bic.w	r1, r3, #805306368	; 0x30000000
 800494e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8004952:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004954:	4a74      	ldr	r2, [pc, #464]	; (8004b28 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8004956:	430b      	orrs	r3, r1
 8004958:	64d3      	str	r3, [r2, #76]	; 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800495a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800495e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004962:	f402 0300 	and.w	r3, r2, #8388608	; 0x800000
 8004966:	633b      	str	r3, [r7, #48]	; 0x30
 8004968:	2300      	movs	r3, #0
 800496a:	637b      	str	r3, [r7, #52]	; 0x34
 800496c:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	; 0x30
 8004970:	460b      	mov	r3, r1
 8004972:	4313      	orrs	r3, r2
 8004974:	d00a      	beq.n	800498c <HAL_RCCEx_PeriphCLKConfig+0x11dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8004976:	4b6c      	ldr	r3, [pc, #432]	; (8004b28 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8004978:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800497a:	f423 0140 	bic.w	r1, r3, #12582912	; 0xc00000
 800497e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8004982:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004986:	4a68      	ldr	r2, [pc, #416]	; (8004b28 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8004988:	430b      	orrs	r3, r1
 800498a:	6553      	str	r3, [r2, #84]	; 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 800498c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8004990:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004994:	2100      	movs	r1, #0
 8004996:	62b9      	str	r1, [r7, #40]	; 0x28
 8004998:	f003 0301 	and.w	r3, r3, #1
 800499c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800499e:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	; 0x28
 80049a2:	460b      	mov	r3, r1
 80049a4:	4313      	orrs	r3, r2
 80049a6:	d011      	beq.n	80049cc <HAL_RCCEx_PeriphCLKConfig+0x121c>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80049a8:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80049ac:	3308      	adds	r3, #8
 80049ae:	2100      	movs	r1, #0
 80049b0:	4618      	mov	r0, r3
 80049b2:	f000 fb79 	bl	80050a8 <RCCEx_PLL2_Config>
 80049b6:	4603      	mov	r3, r0
 80049b8:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
    
    if (ret == HAL_OK)
 80049bc:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 80049c0:	2b00      	cmp	r3, #0
 80049c2:	d003      	beq.n	80049cc <HAL_RCCEx_PeriphCLKConfig+0x121c>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80049c4:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 80049c8:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 80049cc:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80049d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80049d4:	2100      	movs	r1, #0
 80049d6:	6239      	str	r1, [r7, #32]
 80049d8:	f003 0302 	and.w	r3, r3, #2
 80049dc:	627b      	str	r3, [r7, #36]	; 0x24
 80049de:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 80049e2:	460b      	mov	r3, r1
 80049e4:	4313      	orrs	r3, r2
 80049e6:	d011      	beq.n	8004a0c <HAL_RCCEx_PeriphCLKConfig+0x125c>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80049e8:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80049ec:	3308      	adds	r3, #8
 80049ee:	2101      	movs	r1, #1
 80049f0:	4618      	mov	r0, r3
 80049f2:	f000 fb59 	bl	80050a8 <RCCEx_PLL2_Config>
 80049f6:	4603      	mov	r3, r0
 80049f8:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
    
    if (ret == HAL_OK)
 80049fc:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 8004a00:	2b00      	cmp	r3, #0
 8004a02:	d003      	beq.n	8004a0c <HAL_RCCEx_PeriphCLKConfig+0x125c>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004a04:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 8004a08:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 8004a0c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8004a10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a14:	2100      	movs	r1, #0
 8004a16:	61b9      	str	r1, [r7, #24]
 8004a18:	f003 0304 	and.w	r3, r3, #4
 8004a1c:	61fb      	str	r3, [r7, #28]
 8004a1e:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8004a22:	460b      	mov	r3, r1
 8004a24:	4313      	orrs	r3, r2
 8004a26:	d011      	beq.n	8004a4c <HAL_RCCEx_PeriphCLKConfig+0x129c>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8004a28:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8004a2c:	3308      	adds	r3, #8
 8004a2e:	2102      	movs	r1, #2
 8004a30:	4618      	mov	r0, r3
 8004a32:	f000 fb39 	bl	80050a8 <RCCEx_PLL2_Config>
 8004a36:	4603      	mov	r3, r0
 8004a38:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
    
    if (ret == HAL_OK)
 8004a3c:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 8004a40:	2b00      	cmp	r3, #0
 8004a42:	d003      	beq.n	8004a4c <HAL_RCCEx_PeriphCLKConfig+0x129c>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004a44:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 8004a48:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 8004a4c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8004a50:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a54:	2100      	movs	r1, #0
 8004a56:	6139      	str	r1, [r7, #16]
 8004a58:	f003 0308 	and.w	r3, r3, #8
 8004a5c:	617b      	str	r3, [r7, #20]
 8004a5e:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8004a62:	460b      	mov	r3, r1
 8004a64:	4313      	orrs	r3, r2
 8004a66:	d011      	beq.n	8004a8c <HAL_RCCEx_PeriphCLKConfig+0x12dc>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004a68:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8004a6c:	3328      	adds	r3, #40	; 0x28
 8004a6e:	2100      	movs	r1, #0
 8004a70:	4618      	mov	r0, r3
 8004a72:	f000 fbcb 	bl	800520c <RCCEx_PLL3_Config>
 8004a76:	4603      	mov	r3, r0
 8004a78:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
  
    if (ret == HAL_OK)
 8004a7c:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 8004a80:	2b00      	cmp	r3, #0
 8004a82:	d003      	beq.n	8004a8c <HAL_RCCEx_PeriphCLKConfig+0x12dc>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004a84:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 8004a88:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 8004a8c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8004a90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a94:	2100      	movs	r1, #0
 8004a96:	60b9      	str	r1, [r7, #8]
 8004a98:	f003 0310 	and.w	r3, r3, #16
 8004a9c:	60fb      	str	r3, [r7, #12]
 8004a9e:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8004aa2:	460b      	mov	r3, r1
 8004aa4:	4313      	orrs	r3, r2
 8004aa6:	d011      	beq.n	8004acc <HAL_RCCEx_PeriphCLKConfig+0x131c>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004aa8:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8004aac:	3328      	adds	r3, #40	; 0x28
 8004aae:	2101      	movs	r1, #1
 8004ab0:	4618      	mov	r0, r3
 8004ab2:	f000 fbab 	bl	800520c <RCCEx_PLL3_Config>
 8004ab6:	4603      	mov	r3, r0
 8004ab8:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
    
    if (ret == HAL_OK)
 8004abc:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 8004ac0:	2b00      	cmp	r3, #0
 8004ac2:	d003      	beq.n	8004acc <HAL_RCCEx_PeriphCLKConfig+0x131c>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004ac4:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 8004ac8:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8004acc:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8004ad0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ad4:	2100      	movs	r1, #0
 8004ad6:	6039      	str	r1, [r7, #0]
 8004ad8:	f003 0320 	and.w	r3, r3, #32
 8004adc:	607b      	str	r3, [r7, #4]
 8004ade:	e9d7 1200 	ldrd	r1, r2, [r7]
 8004ae2:	460b      	mov	r3, r1
 8004ae4:	4313      	orrs	r3, r2
 8004ae6:	d011      	beq.n	8004b0c <HAL_RCCEx_PeriphCLKConfig+0x135c>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004ae8:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8004aec:	3328      	adds	r3, #40	; 0x28
 8004aee:	2102      	movs	r1, #2
 8004af0:	4618      	mov	r0, r3
 8004af2:	f000 fb8b 	bl	800520c <RCCEx_PLL3_Config>
 8004af6:	4603      	mov	r3, r0
 8004af8:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
    
    if (ret == HAL_OK)
 8004afc:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 8004b00:	2b00      	cmp	r3, #0
 8004b02:	d003      	beq.n	8004b0c <HAL_RCCEx_PeriphCLKConfig+0x135c>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004b04:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 8004b08:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
    } 
  }

  if (status == HAL_OK)
 8004b0c:	f897 311e 	ldrb.w	r3, [r7, #286]	; 0x11e
 8004b10:	2b00      	cmp	r3, #0
 8004b12:	d101      	bne.n	8004b18 <HAL_RCCEx_PeriphCLKConfig+0x1368>
  {
    return HAL_OK;
 8004b14:	2300      	movs	r3, #0
 8004b16:	e000      	b.n	8004b1a <HAL_RCCEx_PeriphCLKConfig+0x136a>
  }
  return HAL_ERROR;
 8004b18:	2301      	movs	r3, #1
}
 8004b1a:	4618      	mov	r0, r3
 8004b1c:	f507 7790 	add.w	r7, r7, #288	; 0x120
 8004b20:	46bd      	mov	sp, r7
 8004b22:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004b26:	bf00      	nop
 8004b28:	58024400 	.word	0x58024400

08004b2c <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8004b2c:	b580      	push	{r7, lr}
 8004b2e:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
 8004b30:	f7fe fde2 	bl	80036f8 <HAL_RCC_GetHCLKFreq>
 8004b34:	4602      	mov	r2, r0
 8004b36:	4b06      	ldr	r3, [pc, #24]	; (8004b50 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8004b38:	6a1b      	ldr	r3, [r3, #32]
 8004b3a:	091b      	lsrs	r3, r3, #4
 8004b3c:	f003 0307 	and.w	r3, r3, #7
 8004b40:	4904      	ldr	r1, [pc, #16]	; (8004b54 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8004b42:	5ccb      	ldrb	r3, [r1, r3]
 8004b44:	f003 031f 	and.w	r3, r3, #31
 8004b48:	fa22 f303 	lsr.w	r3, r2, r3
#endif
}
 8004b4c:	4618      	mov	r0, r3
 8004b4e:	bd80      	pop	{r7, pc}
 8004b50:	58024400 	.word	0x58024400
 8004b54:	0800a6a8 	.word	0x0800a6a8

08004b58 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8004b58:	b480      	push	{r7}
 8004b5a:	b089      	sub	sp, #36	; 0x24
 8004b5c:	af00      	add	r7, sp, #0
 8004b5e:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8004b60:	4ba1      	ldr	r3, [pc, #644]	; (8004de8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004b62:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004b64:	f003 0303 	and.w	r3, r3, #3
 8004b68:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 8004b6a:	4b9f      	ldr	r3, [pc, #636]	; (8004de8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004b6c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004b6e:	0b1b      	lsrs	r3, r3, #12
 8004b70:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004b74:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8004b76:	4b9c      	ldr	r3, [pc, #624]	; (8004de8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004b78:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b7a:	091b      	lsrs	r3, r3, #4
 8004b7c:	f003 0301 	and.w	r3, r3, #1
 8004b80:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 8004b82:	4b99      	ldr	r3, [pc, #612]	; (8004de8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004b84:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004b86:	08db      	lsrs	r3, r3, #3
 8004b88:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8004b8c:	693a      	ldr	r2, [r7, #16]
 8004b8e:	fb02 f303 	mul.w	r3, r2, r3
 8004b92:	ee07 3a90 	vmov	s15, r3
 8004b96:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004b9a:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8004b9e:	697b      	ldr	r3, [r7, #20]
 8004ba0:	2b00      	cmp	r3, #0
 8004ba2:	f000 8111 	beq.w	8004dc8 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 8004ba6:	69bb      	ldr	r3, [r7, #24]
 8004ba8:	2b02      	cmp	r3, #2
 8004baa:	f000 8083 	beq.w	8004cb4 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 8004bae:	69bb      	ldr	r3, [r7, #24]
 8004bb0:	2b02      	cmp	r3, #2
 8004bb2:	f200 80a1 	bhi.w	8004cf8 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 8004bb6:	69bb      	ldr	r3, [r7, #24]
 8004bb8:	2b00      	cmp	r3, #0
 8004bba:	d003      	beq.n	8004bc4 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8004bbc:	69bb      	ldr	r3, [r7, #24]
 8004bbe:	2b01      	cmp	r3, #1
 8004bc0:	d056      	beq.n	8004c70 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 8004bc2:	e099      	b.n	8004cf8 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004bc4:	4b88      	ldr	r3, [pc, #544]	; (8004de8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	f003 0320 	and.w	r3, r3, #32
 8004bcc:	2b00      	cmp	r3, #0
 8004bce:	d02d      	beq.n	8004c2c <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004bd0:	4b85      	ldr	r3, [pc, #532]	; (8004de8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	08db      	lsrs	r3, r3, #3
 8004bd6:	f003 0303 	and.w	r3, r3, #3
 8004bda:	4a84      	ldr	r2, [pc, #528]	; (8004dec <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8004bdc:	fa22 f303 	lsr.w	r3, r2, r3
 8004be0:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8004be2:	68bb      	ldr	r3, [r7, #8]
 8004be4:	ee07 3a90 	vmov	s15, r3
 8004be8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004bec:	697b      	ldr	r3, [r7, #20]
 8004bee:	ee07 3a90 	vmov	s15, r3
 8004bf2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004bf6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004bfa:	4b7b      	ldr	r3, [pc, #492]	; (8004de8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004bfc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004bfe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004c02:	ee07 3a90 	vmov	s15, r3
 8004c06:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004c0a:	ed97 6a03 	vldr	s12, [r7, #12]
 8004c0e:	eddf 5a78 	vldr	s11, [pc, #480]	; 8004df0 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8004c12:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004c16:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004c1a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8004c1e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004c22:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004c26:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8004c2a:	e087      	b.n	8004d3c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8004c2c:	697b      	ldr	r3, [r7, #20]
 8004c2e:	ee07 3a90 	vmov	s15, r3
 8004c32:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004c36:	eddf 6a6f 	vldr	s13, [pc, #444]	; 8004df4 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 8004c3a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004c3e:	4b6a      	ldr	r3, [pc, #424]	; (8004de8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004c40:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004c42:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004c46:	ee07 3a90 	vmov	s15, r3
 8004c4a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004c4e:	ed97 6a03 	vldr	s12, [r7, #12]
 8004c52:	eddf 5a67 	vldr	s11, [pc, #412]	; 8004df0 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8004c56:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004c5a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004c5e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8004c62:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004c66:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004c6a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004c6e:	e065      	b.n	8004d3c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8004c70:	697b      	ldr	r3, [r7, #20]
 8004c72:	ee07 3a90 	vmov	s15, r3
 8004c76:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004c7a:	eddf 6a5f 	vldr	s13, [pc, #380]	; 8004df8 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8004c7e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004c82:	4b59      	ldr	r3, [pc, #356]	; (8004de8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004c84:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004c86:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004c8a:	ee07 3a90 	vmov	s15, r3
 8004c8e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004c92:	ed97 6a03 	vldr	s12, [r7, #12]
 8004c96:	eddf 5a56 	vldr	s11, [pc, #344]	; 8004df0 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8004c9a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004c9e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004ca2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8004ca6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004caa:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004cae:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004cb2:	e043      	b.n	8004d3c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8004cb4:	697b      	ldr	r3, [r7, #20]
 8004cb6:	ee07 3a90 	vmov	s15, r3
 8004cba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004cbe:	eddf 6a4f 	vldr	s13, [pc, #316]	; 8004dfc <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 8004cc2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004cc6:	4b48      	ldr	r3, [pc, #288]	; (8004de8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004cc8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004cca:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004cce:	ee07 3a90 	vmov	s15, r3
 8004cd2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004cd6:	ed97 6a03 	vldr	s12, [r7, #12]
 8004cda:	eddf 5a45 	vldr	s11, [pc, #276]	; 8004df0 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8004cde:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004ce2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004ce6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8004cea:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004cee:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004cf2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004cf6:	e021      	b.n	8004d3c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8004cf8:	697b      	ldr	r3, [r7, #20]
 8004cfa:	ee07 3a90 	vmov	s15, r3
 8004cfe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004d02:	eddf 6a3d 	vldr	s13, [pc, #244]	; 8004df8 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8004d06:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004d0a:	4b37      	ldr	r3, [pc, #220]	; (8004de8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004d0c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d0e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004d12:	ee07 3a90 	vmov	s15, r3
 8004d16:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004d1a:	ed97 6a03 	vldr	s12, [r7, #12]
 8004d1e:	eddf 5a34 	vldr	s11, [pc, #208]	; 8004df0 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8004d22:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004d26:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004d2a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8004d2e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004d32:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004d36:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004d3a:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8004d3c:	4b2a      	ldr	r3, [pc, #168]	; (8004de8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004d3e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d40:	0a5b      	lsrs	r3, r3, #9
 8004d42:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004d46:	ee07 3a90 	vmov	s15, r3
 8004d4a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004d4e:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8004d52:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004d56:	edd7 6a07 	vldr	s13, [r7, #28]
 8004d5a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004d5e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004d62:	ee17 2a90 	vmov	r2, s15
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 8004d6a:	4b1f      	ldr	r3, [pc, #124]	; (8004de8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004d6c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d6e:	0c1b      	lsrs	r3, r3, #16
 8004d70:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004d74:	ee07 3a90 	vmov	s15, r3
 8004d78:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004d7c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8004d80:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004d84:	edd7 6a07 	vldr	s13, [r7, #28]
 8004d88:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004d8c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004d90:	ee17 2a90 	vmov	r2, s15
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 8004d98:	4b13      	ldr	r3, [pc, #76]	; (8004de8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004d9a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d9c:	0e1b      	lsrs	r3, r3, #24
 8004d9e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004da2:	ee07 3a90 	vmov	s15, r3
 8004da6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004daa:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8004dae:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004db2:	edd7 6a07 	vldr	s13, [r7, #28]
 8004db6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004dba:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004dbe:	ee17 2a90 	vmov	r2, s15
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8004dc6:	e008      	b.n	8004dda <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	2200      	movs	r2, #0
 8004dcc:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	2200      	movs	r2, #0
 8004dd2:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	2200      	movs	r2, #0
 8004dd8:	609a      	str	r2, [r3, #8]
}
 8004dda:	bf00      	nop
 8004ddc:	3724      	adds	r7, #36	; 0x24
 8004dde:	46bd      	mov	sp, r7
 8004de0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004de4:	4770      	bx	lr
 8004de6:	bf00      	nop
 8004de8:	58024400 	.word	0x58024400
 8004dec:	03d09000 	.word	0x03d09000
 8004df0:	46000000 	.word	0x46000000
 8004df4:	4c742400 	.word	0x4c742400
 8004df8:	4a742400 	.word	0x4a742400
 8004dfc:	4af42400 	.word	0x4af42400

08004e00 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 8004e00:	b480      	push	{r7}
 8004e02:	b089      	sub	sp, #36	; 0x24
 8004e04:	af00      	add	r7, sp, #0
 8004e06:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8004e08:	4ba1      	ldr	r3, [pc, #644]	; (8005090 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004e0a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004e0c:	f003 0303 	and.w	r3, r3, #3
 8004e10:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 8004e12:	4b9f      	ldr	r3, [pc, #636]	; (8005090 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004e14:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004e16:	0d1b      	lsrs	r3, r3, #20
 8004e18:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004e1c:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8004e1e:	4b9c      	ldr	r3, [pc, #624]	; (8005090 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004e20:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e22:	0a1b      	lsrs	r3, r3, #8
 8004e24:	f003 0301 	and.w	r3, r3, #1
 8004e28:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8004e2a:	4b99      	ldr	r3, [pc, #612]	; (8005090 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004e2c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004e2e:	08db      	lsrs	r3, r3, #3
 8004e30:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8004e34:	693a      	ldr	r2, [r7, #16]
 8004e36:	fb02 f303 	mul.w	r3, r2, r3
 8004e3a:	ee07 3a90 	vmov	s15, r3
 8004e3e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004e42:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8004e46:	697b      	ldr	r3, [r7, #20]
 8004e48:	2b00      	cmp	r3, #0
 8004e4a:	f000 8111 	beq.w	8005070 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8004e4e:	69bb      	ldr	r3, [r7, #24]
 8004e50:	2b02      	cmp	r3, #2
 8004e52:	f000 8083 	beq.w	8004f5c <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 8004e56:	69bb      	ldr	r3, [r7, #24]
 8004e58:	2b02      	cmp	r3, #2
 8004e5a:	f200 80a1 	bhi.w	8004fa0 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 8004e5e:	69bb      	ldr	r3, [r7, #24]
 8004e60:	2b00      	cmp	r3, #0
 8004e62:	d003      	beq.n	8004e6c <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8004e64:	69bb      	ldr	r3, [r7, #24]
 8004e66:	2b01      	cmp	r3, #1
 8004e68:	d056      	beq.n	8004f18 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8004e6a:	e099      	b.n	8004fa0 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004e6c:	4b88      	ldr	r3, [pc, #544]	; (8005090 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	f003 0320 	and.w	r3, r3, #32
 8004e74:	2b00      	cmp	r3, #0
 8004e76:	d02d      	beq.n	8004ed4 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004e78:	4b85      	ldr	r3, [pc, #532]	; (8005090 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	08db      	lsrs	r3, r3, #3
 8004e7e:	f003 0303 	and.w	r3, r3, #3
 8004e82:	4a84      	ldr	r2, [pc, #528]	; (8005094 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8004e84:	fa22 f303 	lsr.w	r3, r2, r3
 8004e88:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8004e8a:	68bb      	ldr	r3, [r7, #8]
 8004e8c:	ee07 3a90 	vmov	s15, r3
 8004e90:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004e94:	697b      	ldr	r3, [r7, #20]
 8004e96:	ee07 3a90 	vmov	s15, r3
 8004e9a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004e9e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004ea2:	4b7b      	ldr	r3, [pc, #492]	; (8005090 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004ea4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ea6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004eaa:	ee07 3a90 	vmov	s15, r3
 8004eae:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004eb2:	ed97 6a03 	vldr	s12, [r7, #12]
 8004eb6:	eddf 5a78 	vldr	s11, [pc, #480]	; 8005098 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8004eba:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004ebe:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004ec2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8004ec6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004eca:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004ece:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8004ed2:	e087      	b.n	8004fe4 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8004ed4:	697b      	ldr	r3, [r7, #20]
 8004ed6:	ee07 3a90 	vmov	s15, r3
 8004eda:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004ede:	eddf 6a6f 	vldr	s13, [pc, #444]	; 800509c <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 8004ee2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004ee6:	4b6a      	ldr	r3, [pc, #424]	; (8005090 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004ee8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004eea:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004eee:	ee07 3a90 	vmov	s15, r3
 8004ef2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004ef6:	ed97 6a03 	vldr	s12, [r7, #12]
 8004efa:	eddf 5a67 	vldr	s11, [pc, #412]	; 8005098 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8004efe:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004f02:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004f06:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8004f0a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004f0e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004f12:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004f16:	e065      	b.n	8004fe4 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8004f18:	697b      	ldr	r3, [r7, #20]
 8004f1a:	ee07 3a90 	vmov	s15, r3
 8004f1e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004f22:	eddf 6a5f 	vldr	s13, [pc, #380]	; 80050a0 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8004f26:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004f2a:	4b59      	ldr	r3, [pc, #356]	; (8005090 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004f2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f2e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004f32:	ee07 3a90 	vmov	s15, r3
 8004f36:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004f3a:	ed97 6a03 	vldr	s12, [r7, #12]
 8004f3e:	eddf 5a56 	vldr	s11, [pc, #344]	; 8005098 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8004f42:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004f46:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004f4a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8004f4e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004f52:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004f56:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004f5a:	e043      	b.n	8004fe4 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8004f5c:	697b      	ldr	r3, [r7, #20]
 8004f5e:	ee07 3a90 	vmov	s15, r3
 8004f62:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004f66:	eddf 6a4f 	vldr	s13, [pc, #316]	; 80050a4 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8004f6a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004f6e:	4b48      	ldr	r3, [pc, #288]	; (8005090 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004f70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f72:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004f76:	ee07 3a90 	vmov	s15, r3
 8004f7a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004f7e:	ed97 6a03 	vldr	s12, [r7, #12]
 8004f82:	eddf 5a45 	vldr	s11, [pc, #276]	; 8005098 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8004f86:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004f8a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004f8e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8004f92:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004f96:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004f9a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004f9e:	e021      	b.n	8004fe4 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8004fa0:	697b      	ldr	r3, [r7, #20]
 8004fa2:	ee07 3a90 	vmov	s15, r3
 8004fa6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004faa:	eddf 6a3d 	vldr	s13, [pc, #244]	; 80050a0 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8004fae:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004fb2:	4b37      	ldr	r3, [pc, #220]	; (8005090 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004fb4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004fb6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004fba:	ee07 3a90 	vmov	s15, r3
 8004fbe:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004fc2:	ed97 6a03 	vldr	s12, [r7, #12]
 8004fc6:	eddf 5a34 	vldr	s11, [pc, #208]	; 8005098 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8004fca:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004fce:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004fd2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8004fd6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004fda:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004fde:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004fe2:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8004fe4:	4b2a      	ldr	r3, [pc, #168]	; (8005090 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004fe6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004fe8:	0a5b      	lsrs	r3, r3, #9
 8004fea:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004fee:	ee07 3a90 	vmov	s15, r3
 8004ff2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004ff6:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8004ffa:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004ffe:	edd7 6a07 	vldr	s13, [r7, #28]
 8005002:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005006:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800500a:	ee17 2a90 	vmov	r2, s15
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 8005012:	4b1f      	ldr	r3, [pc, #124]	; (8005090 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005014:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005016:	0c1b      	lsrs	r3, r3, #16
 8005018:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800501c:	ee07 3a90 	vmov	s15, r3
 8005020:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005024:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8005028:	ee37 7a87 	vadd.f32	s14, s15, s14
 800502c:	edd7 6a07 	vldr	s13, [r7, #28]
 8005030:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005034:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005038:	ee17 2a90 	vmov	r2, s15
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 8005040:	4b13      	ldr	r3, [pc, #76]	; (8005090 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005042:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005044:	0e1b      	lsrs	r3, r3, #24
 8005046:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800504a:	ee07 3a90 	vmov	s15, r3
 800504e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005052:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8005056:	ee37 7a87 	vadd.f32	s14, s15, s14
 800505a:	edd7 6a07 	vldr	s13, [r7, #28]
 800505e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005062:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005066:	ee17 2a90 	vmov	r2, s15
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 800506e:	e008      	b.n	8005082 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	2200      	movs	r2, #0
 8005074:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	2200      	movs	r2, #0
 800507a:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	2200      	movs	r2, #0
 8005080:	609a      	str	r2, [r3, #8]
}
 8005082:	bf00      	nop
 8005084:	3724      	adds	r7, #36	; 0x24
 8005086:	46bd      	mov	sp, r7
 8005088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800508c:	4770      	bx	lr
 800508e:	bf00      	nop
 8005090:	58024400 	.word	0x58024400
 8005094:	03d09000 	.word	0x03d09000
 8005098:	46000000 	.word	0x46000000
 800509c:	4c742400 	.word	0x4c742400
 80050a0:	4a742400 	.word	0x4a742400
 80050a4:	4af42400 	.word	0x4af42400

080050a8 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 80050a8:	b580      	push	{r7, lr}
 80050aa:	b084      	sub	sp, #16
 80050ac:	af00      	add	r7, sp, #0
 80050ae:	6078      	str	r0, [r7, #4]
 80050b0:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80050b2:	2300      	movs	r3, #0
 80050b4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80050b6:	4b53      	ldr	r3, [pc, #332]	; (8005204 <RCCEx_PLL2_Config+0x15c>)
 80050b8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80050ba:	f003 0303 	and.w	r3, r3, #3
 80050be:	2b03      	cmp	r3, #3
 80050c0:	d101      	bne.n	80050c6 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 80050c2:	2301      	movs	r3, #1
 80050c4:	e099      	b.n	80051fa <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 80050c6:	4b4f      	ldr	r3, [pc, #316]	; (8005204 <RCCEx_PLL2_Config+0x15c>)
 80050c8:	681b      	ldr	r3, [r3, #0]
 80050ca:	4a4e      	ldr	r2, [pc, #312]	; (8005204 <RCCEx_PLL2_Config+0x15c>)
 80050cc:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80050d0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80050d2:	f7fc fa47 	bl	8001564 <HAL_GetTick>
 80050d6:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80050d8:	e008      	b.n	80050ec <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80050da:	f7fc fa43 	bl	8001564 <HAL_GetTick>
 80050de:	4602      	mov	r2, r0
 80050e0:	68bb      	ldr	r3, [r7, #8]
 80050e2:	1ad3      	subs	r3, r2, r3
 80050e4:	2b02      	cmp	r3, #2
 80050e6:	d901      	bls.n	80050ec <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 80050e8:	2303      	movs	r3, #3
 80050ea:	e086      	b.n	80051fa <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80050ec:	4b45      	ldr	r3, [pc, #276]	; (8005204 <RCCEx_PLL2_Config+0x15c>)
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80050f4:	2b00      	cmp	r3, #0
 80050f6:	d1f0      	bne.n	80050da <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 80050f8:	4b42      	ldr	r3, [pc, #264]	; (8005204 <RCCEx_PLL2_Config+0x15c>)
 80050fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80050fc:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	031b      	lsls	r3, r3, #12
 8005106:	493f      	ldr	r1, [pc, #252]	; (8005204 <RCCEx_PLL2_Config+0x15c>)
 8005108:	4313      	orrs	r3, r2
 800510a:	628b      	str	r3, [r1, #40]	; 0x28
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	685b      	ldr	r3, [r3, #4]
 8005110:	3b01      	subs	r3, #1
 8005112:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	689b      	ldr	r3, [r3, #8]
 800511a:	3b01      	subs	r3, #1
 800511c:	025b      	lsls	r3, r3, #9
 800511e:	b29b      	uxth	r3, r3
 8005120:	431a      	orrs	r2, r3
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	68db      	ldr	r3, [r3, #12]
 8005126:	3b01      	subs	r3, #1
 8005128:	041b      	lsls	r3, r3, #16
 800512a:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 800512e:	431a      	orrs	r2, r3
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	691b      	ldr	r3, [r3, #16]
 8005134:	3b01      	subs	r3, #1
 8005136:	061b      	lsls	r3, r3, #24
 8005138:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 800513c:	4931      	ldr	r1, [pc, #196]	; (8005204 <RCCEx_PLL2_Config+0x15c>)
 800513e:	4313      	orrs	r3, r2
 8005140:	638b      	str	r3, [r1, #56]	; 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8005142:	4b30      	ldr	r3, [pc, #192]	; (8005204 <RCCEx_PLL2_Config+0x15c>)
 8005144:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005146:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	695b      	ldr	r3, [r3, #20]
 800514e:	492d      	ldr	r1, [pc, #180]	; (8005204 <RCCEx_PLL2_Config+0x15c>)
 8005150:	4313      	orrs	r3, r2
 8005152:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8005154:	4b2b      	ldr	r3, [pc, #172]	; (8005204 <RCCEx_PLL2_Config+0x15c>)
 8005156:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005158:	f023 0220 	bic.w	r2, r3, #32
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	699b      	ldr	r3, [r3, #24]
 8005160:	4928      	ldr	r1, [pc, #160]	; (8005204 <RCCEx_PLL2_Config+0x15c>)
 8005162:	4313      	orrs	r3, r2
 8005164:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8005166:	4b27      	ldr	r3, [pc, #156]	; (8005204 <RCCEx_PLL2_Config+0x15c>)
 8005168:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800516a:	4a26      	ldr	r2, [pc, #152]	; (8005204 <RCCEx_PLL2_Config+0x15c>)
 800516c:	f023 0310 	bic.w	r3, r3, #16
 8005170:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8005172:	4b24      	ldr	r3, [pc, #144]	; (8005204 <RCCEx_PLL2_Config+0x15c>)
 8005174:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005176:	4b24      	ldr	r3, [pc, #144]	; (8005208 <RCCEx_PLL2_Config+0x160>)
 8005178:	4013      	ands	r3, r2
 800517a:	687a      	ldr	r2, [r7, #4]
 800517c:	69d2      	ldr	r2, [r2, #28]
 800517e:	00d2      	lsls	r2, r2, #3
 8005180:	4920      	ldr	r1, [pc, #128]	; (8005204 <RCCEx_PLL2_Config+0x15c>)
 8005182:	4313      	orrs	r3, r2
 8005184:	63cb      	str	r3, [r1, #60]	; 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8005186:	4b1f      	ldr	r3, [pc, #124]	; (8005204 <RCCEx_PLL2_Config+0x15c>)
 8005188:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800518a:	4a1e      	ldr	r2, [pc, #120]	; (8005204 <RCCEx_PLL2_Config+0x15c>)
 800518c:	f043 0310 	orr.w	r3, r3, #16
 8005190:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8005192:	683b      	ldr	r3, [r7, #0]
 8005194:	2b00      	cmp	r3, #0
 8005196:	d106      	bne.n	80051a6 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8005198:	4b1a      	ldr	r3, [pc, #104]	; (8005204 <RCCEx_PLL2_Config+0x15c>)
 800519a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800519c:	4a19      	ldr	r2, [pc, #100]	; (8005204 <RCCEx_PLL2_Config+0x15c>)
 800519e:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80051a2:	62d3      	str	r3, [r2, #44]	; 0x2c
 80051a4:	e00f      	b.n	80051c6 <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 80051a6:	683b      	ldr	r3, [r7, #0]
 80051a8:	2b01      	cmp	r3, #1
 80051aa:	d106      	bne.n	80051ba <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 80051ac:	4b15      	ldr	r3, [pc, #84]	; (8005204 <RCCEx_PLL2_Config+0x15c>)
 80051ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80051b0:	4a14      	ldr	r2, [pc, #80]	; (8005204 <RCCEx_PLL2_Config+0x15c>)
 80051b2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80051b6:	62d3      	str	r3, [r2, #44]	; 0x2c
 80051b8:	e005      	b.n	80051c6 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 80051ba:	4b12      	ldr	r3, [pc, #72]	; (8005204 <RCCEx_PLL2_Config+0x15c>)
 80051bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80051be:	4a11      	ldr	r2, [pc, #68]	; (8005204 <RCCEx_PLL2_Config+0x15c>)
 80051c0:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80051c4:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 80051c6:	4b0f      	ldr	r3, [pc, #60]	; (8005204 <RCCEx_PLL2_Config+0x15c>)
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	4a0e      	ldr	r2, [pc, #56]	; (8005204 <RCCEx_PLL2_Config+0x15c>)
 80051cc:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80051d0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80051d2:	f7fc f9c7 	bl	8001564 <HAL_GetTick>
 80051d6:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80051d8:	e008      	b.n	80051ec <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80051da:	f7fc f9c3 	bl	8001564 <HAL_GetTick>
 80051de:	4602      	mov	r2, r0
 80051e0:	68bb      	ldr	r3, [r7, #8]
 80051e2:	1ad3      	subs	r3, r2, r3
 80051e4:	2b02      	cmp	r3, #2
 80051e6:	d901      	bls.n	80051ec <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 80051e8:	2303      	movs	r3, #3
 80051ea:	e006      	b.n	80051fa <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80051ec:	4b05      	ldr	r3, [pc, #20]	; (8005204 <RCCEx_PLL2_Config+0x15c>)
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80051f4:	2b00      	cmp	r3, #0
 80051f6:	d0f0      	beq.n	80051da <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 80051f8:	7bfb      	ldrb	r3, [r7, #15]
}
 80051fa:	4618      	mov	r0, r3
 80051fc:	3710      	adds	r7, #16
 80051fe:	46bd      	mov	sp, r7
 8005200:	bd80      	pop	{r7, pc}
 8005202:	bf00      	nop
 8005204:	58024400 	.word	0x58024400
 8005208:	ffff0007 	.word	0xffff0007

0800520c <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 800520c:	b580      	push	{r7, lr}
 800520e:	b084      	sub	sp, #16
 8005210:	af00      	add	r7, sp, #0
 8005212:	6078      	str	r0, [r7, #4]
 8005214:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005216:	2300      	movs	r3, #0
 8005218:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800521a:	4b53      	ldr	r3, [pc, #332]	; (8005368 <RCCEx_PLL3_Config+0x15c>)
 800521c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800521e:	f003 0303 	and.w	r3, r3, #3
 8005222:	2b03      	cmp	r3, #3
 8005224:	d101      	bne.n	800522a <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8005226:	2301      	movs	r3, #1
 8005228:	e099      	b.n	800535e <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 800522a:	4b4f      	ldr	r3, [pc, #316]	; (8005368 <RCCEx_PLL3_Config+0x15c>)
 800522c:	681b      	ldr	r3, [r3, #0]
 800522e:	4a4e      	ldr	r2, [pc, #312]	; (8005368 <RCCEx_PLL3_Config+0x15c>)
 8005230:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005234:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005236:	f7fc f995 	bl	8001564 <HAL_GetTick>
 800523a:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800523c:	e008      	b.n	8005250 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800523e:	f7fc f991 	bl	8001564 <HAL_GetTick>
 8005242:	4602      	mov	r2, r0
 8005244:	68bb      	ldr	r3, [r7, #8]
 8005246:	1ad3      	subs	r3, r2, r3
 8005248:	2b02      	cmp	r3, #2
 800524a:	d901      	bls.n	8005250 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 800524c:	2303      	movs	r3, #3
 800524e:	e086      	b.n	800535e <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8005250:	4b45      	ldr	r3, [pc, #276]	; (8005368 <RCCEx_PLL3_Config+0x15c>)
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005258:	2b00      	cmp	r3, #0
 800525a:	d1f0      	bne.n	800523e <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 800525c:	4b42      	ldr	r3, [pc, #264]	; (8005368 <RCCEx_PLL3_Config+0x15c>)
 800525e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005260:	f023 727c 	bic.w	r2, r3, #66060288	; 0x3f00000
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	051b      	lsls	r3, r3, #20
 800526a:	493f      	ldr	r1, [pc, #252]	; (8005368 <RCCEx_PLL3_Config+0x15c>)
 800526c:	4313      	orrs	r3, r2
 800526e:	628b      	str	r3, [r1, #40]	; 0x28
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	685b      	ldr	r3, [r3, #4]
 8005274:	3b01      	subs	r3, #1
 8005276:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	689b      	ldr	r3, [r3, #8]
 800527e:	3b01      	subs	r3, #1
 8005280:	025b      	lsls	r3, r3, #9
 8005282:	b29b      	uxth	r3, r3
 8005284:	431a      	orrs	r2, r3
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	68db      	ldr	r3, [r3, #12]
 800528a:	3b01      	subs	r3, #1
 800528c:	041b      	lsls	r3, r3, #16
 800528e:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8005292:	431a      	orrs	r2, r3
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	691b      	ldr	r3, [r3, #16]
 8005298:	3b01      	subs	r3, #1
 800529a:	061b      	lsls	r3, r3, #24
 800529c:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 80052a0:	4931      	ldr	r1, [pc, #196]	; (8005368 <RCCEx_PLL3_Config+0x15c>)
 80052a2:	4313      	orrs	r3, r2
 80052a4:	640b      	str	r3, [r1, #64]	; 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 80052a6:	4b30      	ldr	r3, [pc, #192]	; (8005368 <RCCEx_PLL3_Config+0x15c>)
 80052a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80052aa:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	695b      	ldr	r3, [r3, #20]
 80052b2:	492d      	ldr	r1, [pc, #180]	; (8005368 <RCCEx_PLL3_Config+0x15c>)
 80052b4:	4313      	orrs	r3, r2
 80052b6:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 80052b8:	4b2b      	ldr	r3, [pc, #172]	; (8005368 <RCCEx_PLL3_Config+0x15c>)
 80052ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80052bc:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	699b      	ldr	r3, [r3, #24]
 80052c4:	4928      	ldr	r1, [pc, #160]	; (8005368 <RCCEx_PLL3_Config+0x15c>)
 80052c6:	4313      	orrs	r3, r2
 80052c8:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 80052ca:	4b27      	ldr	r3, [pc, #156]	; (8005368 <RCCEx_PLL3_Config+0x15c>)
 80052cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80052ce:	4a26      	ldr	r2, [pc, #152]	; (8005368 <RCCEx_PLL3_Config+0x15c>)
 80052d0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80052d4:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 80052d6:	4b24      	ldr	r3, [pc, #144]	; (8005368 <RCCEx_PLL3_Config+0x15c>)
 80052d8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80052da:	4b24      	ldr	r3, [pc, #144]	; (800536c <RCCEx_PLL3_Config+0x160>)
 80052dc:	4013      	ands	r3, r2
 80052de:	687a      	ldr	r2, [r7, #4]
 80052e0:	69d2      	ldr	r2, [r2, #28]
 80052e2:	00d2      	lsls	r2, r2, #3
 80052e4:	4920      	ldr	r1, [pc, #128]	; (8005368 <RCCEx_PLL3_Config+0x15c>)
 80052e6:	4313      	orrs	r3, r2
 80052e8:	644b      	str	r3, [r1, #68]	; 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 80052ea:	4b1f      	ldr	r3, [pc, #124]	; (8005368 <RCCEx_PLL3_Config+0x15c>)
 80052ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80052ee:	4a1e      	ldr	r2, [pc, #120]	; (8005368 <RCCEx_PLL3_Config+0x15c>)
 80052f0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80052f4:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 80052f6:	683b      	ldr	r3, [r7, #0]
 80052f8:	2b00      	cmp	r3, #0
 80052fa:	d106      	bne.n	800530a <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 80052fc:	4b1a      	ldr	r3, [pc, #104]	; (8005368 <RCCEx_PLL3_Config+0x15c>)
 80052fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005300:	4a19      	ldr	r2, [pc, #100]	; (8005368 <RCCEx_PLL3_Config+0x15c>)
 8005302:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8005306:	62d3      	str	r3, [r2, #44]	; 0x2c
 8005308:	e00f      	b.n	800532a <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800530a:	683b      	ldr	r3, [r7, #0]
 800530c:	2b01      	cmp	r3, #1
 800530e:	d106      	bne.n	800531e <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8005310:	4b15      	ldr	r3, [pc, #84]	; (8005368 <RCCEx_PLL3_Config+0x15c>)
 8005312:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005314:	4a14      	ldr	r2, [pc, #80]	; (8005368 <RCCEx_PLL3_Config+0x15c>)
 8005316:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800531a:	62d3      	str	r3, [r2, #44]	; 0x2c
 800531c:	e005      	b.n	800532a <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 800531e:	4b12      	ldr	r3, [pc, #72]	; (8005368 <RCCEx_PLL3_Config+0x15c>)
 8005320:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005322:	4a11      	ldr	r2, [pc, #68]	; (8005368 <RCCEx_PLL3_Config+0x15c>)
 8005324:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005328:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 800532a:	4b0f      	ldr	r3, [pc, #60]	; (8005368 <RCCEx_PLL3_Config+0x15c>)
 800532c:	681b      	ldr	r3, [r3, #0]
 800532e:	4a0e      	ldr	r2, [pc, #56]	; (8005368 <RCCEx_PLL3_Config+0x15c>)
 8005330:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005334:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005336:	f7fc f915 	bl	8001564 <HAL_GetTick>
 800533a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800533c:	e008      	b.n	8005350 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800533e:	f7fc f911 	bl	8001564 <HAL_GetTick>
 8005342:	4602      	mov	r2, r0
 8005344:	68bb      	ldr	r3, [r7, #8]
 8005346:	1ad3      	subs	r3, r2, r3
 8005348:	2b02      	cmp	r3, #2
 800534a:	d901      	bls.n	8005350 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 800534c:	2303      	movs	r3, #3
 800534e:	e006      	b.n	800535e <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8005350:	4b05      	ldr	r3, [pc, #20]	; (8005368 <RCCEx_PLL3_Config+0x15c>)
 8005352:	681b      	ldr	r3, [r3, #0]
 8005354:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005358:	2b00      	cmp	r3, #0
 800535a:	d0f0      	beq.n	800533e <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 800535c:	7bfb      	ldrb	r3, [r7, #15]
}
 800535e:	4618      	mov	r0, r3
 8005360:	3710      	adds	r7, #16
 8005362:	46bd      	mov	sp, r7
 8005364:	bd80      	pop	{r7, pc}
 8005366:	bf00      	nop
 8005368:	58024400 	.word	0x58024400
 800536c:	ffff0007 	.word	0xffff0007

08005370 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005370:	b580      	push	{r7, lr}
 8005372:	b082      	sub	sp, #8
 8005374:	af00      	add	r7, sp, #0
 8005376:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	2b00      	cmp	r3, #0
 800537c:	d101      	bne.n	8005382 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800537e:	2301      	movs	r3, #1
 8005380:	e049      	b.n	8005416 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005388:	b2db      	uxtb	r3, r3
 800538a:	2b00      	cmp	r3, #0
 800538c:	d106      	bne.n	800539c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	2200      	movs	r2, #0
 8005392:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005396:	6878      	ldr	r0, [r7, #4]
 8005398:	f7fb fefa 	bl	8001190 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	2202      	movs	r2, #2
 80053a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	681a      	ldr	r2, [r3, #0]
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	3304      	adds	r3, #4
 80053ac:	4619      	mov	r1, r3
 80053ae:	4610      	mov	r0, r2
 80053b0:	f000 fd72 	bl	8005e98 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	2201      	movs	r2, #1
 80053b8:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	2201      	movs	r2, #1
 80053c0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	2201      	movs	r2, #1
 80053c8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	2201      	movs	r2, #1
 80053d0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	2201      	movs	r2, #1
 80053d8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	2201      	movs	r2, #1
 80053e0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	2201      	movs	r2, #1
 80053e8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	2201      	movs	r2, #1
 80053f0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	2201      	movs	r2, #1
 80053f8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	2201      	movs	r2, #1
 8005400:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	2201      	movs	r2, #1
 8005408:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	2201      	movs	r2, #1
 8005410:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005414:	2300      	movs	r3, #0
}
 8005416:	4618      	mov	r0, r3
 8005418:	3708      	adds	r7, #8
 800541a:	46bd      	mov	sp, r7
 800541c:	bd80      	pop	{r7, pc}
	...

08005420 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005420:	b480      	push	{r7}
 8005422:	b085      	sub	sp, #20
 8005424:	af00      	add	r7, sp, #0
 8005426:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800542e:	b2db      	uxtb	r3, r3
 8005430:	2b01      	cmp	r3, #1
 8005432:	d001      	beq.n	8005438 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005434:	2301      	movs	r3, #1
 8005436:	e054      	b.n	80054e2 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	2202      	movs	r2, #2
 800543c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	68da      	ldr	r2, [r3, #12]
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	681b      	ldr	r3, [r3, #0]
 800544a:	f042 0201 	orr.w	r2, r2, #1
 800544e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	4a26      	ldr	r2, [pc, #152]	; (80054f0 <HAL_TIM_Base_Start_IT+0xd0>)
 8005456:	4293      	cmp	r3, r2
 8005458:	d022      	beq.n	80054a0 <HAL_TIM_Base_Start_IT+0x80>
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005462:	d01d      	beq.n	80054a0 <HAL_TIM_Base_Start_IT+0x80>
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	681b      	ldr	r3, [r3, #0]
 8005468:	4a22      	ldr	r2, [pc, #136]	; (80054f4 <HAL_TIM_Base_Start_IT+0xd4>)
 800546a:	4293      	cmp	r3, r2
 800546c:	d018      	beq.n	80054a0 <HAL_TIM_Base_Start_IT+0x80>
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	681b      	ldr	r3, [r3, #0]
 8005472:	4a21      	ldr	r2, [pc, #132]	; (80054f8 <HAL_TIM_Base_Start_IT+0xd8>)
 8005474:	4293      	cmp	r3, r2
 8005476:	d013      	beq.n	80054a0 <HAL_TIM_Base_Start_IT+0x80>
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	4a1f      	ldr	r2, [pc, #124]	; (80054fc <HAL_TIM_Base_Start_IT+0xdc>)
 800547e:	4293      	cmp	r3, r2
 8005480:	d00e      	beq.n	80054a0 <HAL_TIM_Base_Start_IT+0x80>
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	681b      	ldr	r3, [r3, #0]
 8005486:	4a1e      	ldr	r2, [pc, #120]	; (8005500 <HAL_TIM_Base_Start_IT+0xe0>)
 8005488:	4293      	cmp	r3, r2
 800548a:	d009      	beq.n	80054a0 <HAL_TIM_Base_Start_IT+0x80>
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	4a1c      	ldr	r2, [pc, #112]	; (8005504 <HAL_TIM_Base_Start_IT+0xe4>)
 8005492:	4293      	cmp	r3, r2
 8005494:	d004      	beq.n	80054a0 <HAL_TIM_Base_Start_IT+0x80>
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	681b      	ldr	r3, [r3, #0]
 800549a:	4a1b      	ldr	r2, [pc, #108]	; (8005508 <HAL_TIM_Base_Start_IT+0xe8>)
 800549c:	4293      	cmp	r3, r2
 800549e:	d115      	bne.n	80054cc <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	681b      	ldr	r3, [r3, #0]
 80054a4:	689a      	ldr	r2, [r3, #8]
 80054a6:	4b19      	ldr	r3, [pc, #100]	; (800550c <HAL_TIM_Base_Start_IT+0xec>)
 80054a8:	4013      	ands	r3, r2
 80054aa:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80054ac:	68fb      	ldr	r3, [r7, #12]
 80054ae:	2b06      	cmp	r3, #6
 80054b0:	d015      	beq.n	80054de <HAL_TIM_Base_Start_IT+0xbe>
 80054b2:	68fb      	ldr	r3, [r7, #12]
 80054b4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80054b8:	d011      	beq.n	80054de <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	681b      	ldr	r3, [r3, #0]
 80054be:	681a      	ldr	r2, [r3, #0]
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	681b      	ldr	r3, [r3, #0]
 80054c4:	f042 0201 	orr.w	r2, r2, #1
 80054c8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80054ca:	e008      	b.n	80054de <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	681a      	ldr	r2, [r3, #0]
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	681b      	ldr	r3, [r3, #0]
 80054d6:	f042 0201 	orr.w	r2, r2, #1
 80054da:	601a      	str	r2, [r3, #0]
 80054dc:	e000      	b.n	80054e0 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80054de:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80054e0:	2300      	movs	r3, #0
}
 80054e2:	4618      	mov	r0, r3
 80054e4:	3714      	adds	r7, #20
 80054e6:	46bd      	mov	sp, r7
 80054e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054ec:	4770      	bx	lr
 80054ee:	bf00      	nop
 80054f0:	40010000 	.word	0x40010000
 80054f4:	40000400 	.word	0x40000400
 80054f8:	40000800 	.word	0x40000800
 80054fc:	40000c00 	.word	0x40000c00
 8005500:	40010400 	.word	0x40010400
 8005504:	40001800 	.word	0x40001800
 8005508:	40014000 	.word	0x40014000
 800550c:	00010007 	.word	0x00010007

08005510 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005510:	b580      	push	{r7, lr}
 8005512:	b082      	sub	sp, #8
 8005514:	af00      	add	r7, sp, #0
 8005516:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	2b00      	cmp	r3, #0
 800551c:	d101      	bne.n	8005522 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800551e:	2301      	movs	r3, #1
 8005520:	e049      	b.n	80055b6 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005528:	b2db      	uxtb	r3, r3
 800552a:	2b00      	cmp	r3, #0
 800552c:	d106      	bne.n	800553c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	2200      	movs	r2, #0
 8005532:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005536:	6878      	ldr	r0, [r7, #4]
 8005538:	f000 f841 	bl	80055be <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	2202      	movs	r2, #2
 8005540:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	681a      	ldr	r2, [r3, #0]
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	3304      	adds	r3, #4
 800554c:	4619      	mov	r1, r3
 800554e:	4610      	mov	r0, r2
 8005550:	f000 fca2 	bl	8005e98 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	2201      	movs	r2, #1
 8005558:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	2201      	movs	r2, #1
 8005560:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	2201      	movs	r2, #1
 8005568:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	2201      	movs	r2, #1
 8005570:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	2201      	movs	r2, #1
 8005578:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	2201      	movs	r2, #1
 8005580:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	2201      	movs	r2, #1
 8005588:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	2201      	movs	r2, #1
 8005590:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	2201      	movs	r2, #1
 8005598:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	2201      	movs	r2, #1
 80055a0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	2201      	movs	r2, #1
 80055a8:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	2201      	movs	r2, #1
 80055b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80055b4:	2300      	movs	r3, #0
}
 80055b6:	4618      	mov	r0, r3
 80055b8:	3708      	adds	r7, #8
 80055ba:	46bd      	mov	sp, r7
 80055bc:	bd80      	pop	{r7, pc}

080055be <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80055be:	b480      	push	{r7}
 80055c0:	b083      	sub	sp, #12
 80055c2:	af00      	add	r7, sp, #0
 80055c4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80055c6:	bf00      	nop
 80055c8:	370c      	adds	r7, #12
 80055ca:	46bd      	mov	sp, r7
 80055cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055d0:	4770      	bx	lr
	...

080055d4 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80055d4:	b580      	push	{r7, lr}
 80055d6:	b084      	sub	sp, #16
 80055d8:	af00      	add	r7, sp, #0
 80055da:	6078      	str	r0, [r7, #4]
 80055dc:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80055de:	683b      	ldr	r3, [r7, #0]
 80055e0:	2b00      	cmp	r3, #0
 80055e2:	d109      	bne.n	80055f8 <HAL_TIM_PWM_Start+0x24>
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80055ea:	b2db      	uxtb	r3, r3
 80055ec:	2b01      	cmp	r3, #1
 80055ee:	bf14      	ite	ne
 80055f0:	2301      	movne	r3, #1
 80055f2:	2300      	moveq	r3, #0
 80055f4:	b2db      	uxtb	r3, r3
 80055f6:	e03c      	b.n	8005672 <HAL_TIM_PWM_Start+0x9e>
 80055f8:	683b      	ldr	r3, [r7, #0]
 80055fa:	2b04      	cmp	r3, #4
 80055fc:	d109      	bne.n	8005612 <HAL_TIM_PWM_Start+0x3e>
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8005604:	b2db      	uxtb	r3, r3
 8005606:	2b01      	cmp	r3, #1
 8005608:	bf14      	ite	ne
 800560a:	2301      	movne	r3, #1
 800560c:	2300      	moveq	r3, #0
 800560e:	b2db      	uxtb	r3, r3
 8005610:	e02f      	b.n	8005672 <HAL_TIM_PWM_Start+0x9e>
 8005612:	683b      	ldr	r3, [r7, #0]
 8005614:	2b08      	cmp	r3, #8
 8005616:	d109      	bne.n	800562c <HAL_TIM_PWM_Start+0x58>
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800561e:	b2db      	uxtb	r3, r3
 8005620:	2b01      	cmp	r3, #1
 8005622:	bf14      	ite	ne
 8005624:	2301      	movne	r3, #1
 8005626:	2300      	moveq	r3, #0
 8005628:	b2db      	uxtb	r3, r3
 800562a:	e022      	b.n	8005672 <HAL_TIM_PWM_Start+0x9e>
 800562c:	683b      	ldr	r3, [r7, #0]
 800562e:	2b0c      	cmp	r3, #12
 8005630:	d109      	bne.n	8005646 <HAL_TIM_PWM_Start+0x72>
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005638:	b2db      	uxtb	r3, r3
 800563a:	2b01      	cmp	r3, #1
 800563c:	bf14      	ite	ne
 800563e:	2301      	movne	r3, #1
 8005640:	2300      	moveq	r3, #0
 8005642:	b2db      	uxtb	r3, r3
 8005644:	e015      	b.n	8005672 <HAL_TIM_PWM_Start+0x9e>
 8005646:	683b      	ldr	r3, [r7, #0]
 8005648:	2b10      	cmp	r3, #16
 800564a:	d109      	bne.n	8005660 <HAL_TIM_PWM_Start+0x8c>
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8005652:	b2db      	uxtb	r3, r3
 8005654:	2b01      	cmp	r3, #1
 8005656:	bf14      	ite	ne
 8005658:	2301      	movne	r3, #1
 800565a:	2300      	moveq	r3, #0
 800565c:	b2db      	uxtb	r3, r3
 800565e:	e008      	b.n	8005672 <HAL_TIM_PWM_Start+0x9e>
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8005666:	b2db      	uxtb	r3, r3
 8005668:	2b01      	cmp	r3, #1
 800566a:	bf14      	ite	ne
 800566c:	2301      	movne	r3, #1
 800566e:	2300      	moveq	r3, #0
 8005670:	b2db      	uxtb	r3, r3
 8005672:	2b00      	cmp	r3, #0
 8005674:	d001      	beq.n	800567a <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8005676:	2301      	movs	r3, #1
 8005678:	e0a1      	b.n	80057be <HAL_TIM_PWM_Start+0x1ea>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800567a:	683b      	ldr	r3, [r7, #0]
 800567c:	2b00      	cmp	r3, #0
 800567e:	d104      	bne.n	800568a <HAL_TIM_PWM_Start+0xb6>
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	2202      	movs	r2, #2
 8005684:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005688:	e023      	b.n	80056d2 <HAL_TIM_PWM_Start+0xfe>
 800568a:	683b      	ldr	r3, [r7, #0]
 800568c:	2b04      	cmp	r3, #4
 800568e:	d104      	bne.n	800569a <HAL_TIM_PWM_Start+0xc6>
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	2202      	movs	r2, #2
 8005694:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005698:	e01b      	b.n	80056d2 <HAL_TIM_PWM_Start+0xfe>
 800569a:	683b      	ldr	r3, [r7, #0]
 800569c:	2b08      	cmp	r3, #8
 800569e:	d104      	bne.n	80056aa <HAL_TIM_PWM_Start+0xd6>
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	2202      	movs	r2, #2
 80056a4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80056a8:	e013      	b.n	80056d2 <HAL_TIM_PWM_Start+0xfe>
 80056aa:	683b      	ldr	r3, [r7, #0]
 80056ac:	2b0c      	cmp	r3, #12
 80056ae:	d104      	bne.n	80056ba <HAL_TIM_PWM_Start+0xe6>
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	2202      	movs	r2, #2
 80056b4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80056b8:	e00b      	b.n	80056d2 <HAL_TIM_PWM_Start+0xfe>
 80056ba:	683b      	ldr	r3, [r7, #0]
 80056bc:	2b10      	cmp	r3, #16
 80056be:	d104      	bne.n	80056ca <HAL_TIM_PWM_Start+0xf6>
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	2202      	movs	r2, #2
 80056c4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80056c8:	e003      	b.n	80056d2 <HAL_TIM_PWM_Start+0xfe>
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	2202      	movs	r2, #2
 80056ce:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	2201      	movs	r2, #1
 80056d8:	6839      	ldr	r1, [r7, #0]
 80056da:	4618      	mov	r0, r3
 80056dc:	f000 ffea 	bl	80066b4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	4a38      	ldr	r2, [pc, #224]	; (80057c8 <HAL_TIM_PWM_Start+0x1f4>)
 80056e6:	4293      	cmp	r3, r2
 80056e8:	d013      	beq.n	8005712 <HAL_TIM_PWM_Start+0x13e>
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	4a37      	ldr	r2, [pc, #220]	; (80057cc <HAL_TIM_PWM_Start+0x1f8>)
 80056f0:	4293      	cmp	r3, r2
 80056f2:	d00e      	beq.n	8005712 <HAL_TIM_PWM_Start+0x13e>
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	4a35      	ldr	r2, [pc, #212]	; (80057d0 <HAL_TIM_PWM_Start+0x1fc>)
 80056fa:	4293      	cmp	r3, r2
 80056fc:	d009      	beq.n	8005712 <HAL_TIM_PWM_Start+0x13e>
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	681b      	ldr	r3, [r3, #0]
 8005702:	4a34      	ldr	r2, [pc, #208]	; (80057d4 <HAL_TIM_PWM_Start+0x200>)
 8005704:	4293      	cmp	r3, r2
 8005706:	d004      	beq.n	8005712 <HAL_TIM_PWM_Start+0x13e>
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	4a32      	ldr	r2, [pc, #200]	; (80057d8 <HAL_TIM_PWM_Start+0x204>)
 800570e:	4293      	cmp	r3, r2
 8005710:	d101      	bne.n	8005716 <HAL_TIM_PWM_Start+0x142>
 8005712:	2301      	movs	r3, #1
 8005714:	e000      	b.n	8005718 <HAL_TIM_PWM_Start+0x144>
 8005716:	2300      	movs	r3, #0
 8005718:	2b00      	cmp	r3, #0
 800571a:	d007      	beq.n	800572c <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	681b      	ldr	r3, [r3, #0]
 8005720:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	681b      	ldr	r3, [r3, #0]
 8005726:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800572a:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	681b      	ldr	r3, [r3, #0]
 8005730:	4a25      	ldr	r2, [pc, #148]	; (80057c8 <HAL_TIM_PWM_Start+0x1f4>)
 8005732:	4293      	cmp	r3, r2
 8005734:	d022      	beq.n	800577c <HAL_TIM_PWM_Start+0x1a8>
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	681b      	ldr	r3, [r3, #0]
 800573a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800573e:	d01d      	beq.n	800577c <HAL_TIM_PWM_Start+0x1a8>
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	4a25      	ldr	r2, [pc, #148]	; (80057dc <HAL_TIM_PWM_Start+0x208>)
 8005746:	4293      	cmp	r3, r2
 8005748:	d018      	beq.n	800577c <HAL_TIM_PWM_Start+0x1a8>
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	4a24      	ldr	r2, [pc, #144]	; (80057e0 <HAL_TIM_PWM_Start+0x20c>)
 8005750:	4293      	cmp	r3, r2
 8005752:	d013      	beq.n	800577c <HAL_TIM_PWM_Start+0x1a8>
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	4a22      	ldr	r2, [pc, #136]	; (80057e4 <HAL_TIM_PWM_Start+0x210>)
 800575a:	4293      	cmp	r3, r2
 800575c:	d00e      	beq.n	800577c <HAL_TIM_PWM_Start+0x1a8>
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	4a1a      	ldr	r2, [pc, #104]	; (80057cc <HAL_TIM_PWM_Start+0x1f8>)
 8005764:	4293      	cmp	r3, r2
 8005766:	d009      	beq.n	800577c <HAL_TIM_PWM_Start+0x1a8>
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	681b      	ldr	r3, [r3, #0]
 800576c:	4a1e      	ldr	r2, [pc, #120]	; (80057e8 <HAL_TIM_PWM_Start+0x214>)
 800576e:	4293      	cmp	r3, r2
 8005770:	d004      	beq.n	800577c <HAL_TIM_PWM_Start+0x1a8>
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	681b      	ldr	r3, [r3, #0]
 8005776:	4a16      	ldr	r2, [pc, #88]	; (80057d0 <HAL_TIM_PWM_Start+0x1fc>)
 8005778:	4293      	cmp	r3, r2
 800577a:	d115      	bne.n	80057a8 <HAL_TIM_PWM_Start+0x1d4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	689a      	ldr	r2, [r3, #8]
 8005782:	4b1a      	ldr	r3, [pc, #104]	; (80057ec <HAL_TIM_PWM_Start+0x218>)
 8005784:	4013      	ands	r3, r2
 8005786:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005788:	68fb      	ldr	r3, [r7, #12]
 800578a:	2b06      	cmp	r3, #6
 800578c:	d015      	beq.n	80057ba <HAL_TIM_PWM_Start+0x1e6>
 800578e:	68fb      	ldr	r3, [r7, #12]
 8005790:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005794:	d011      	beq.n	80057ba <HAL_TIM_PWM_Start+0x1e6>
    {
      __HAL_TIM_ENABLE(htim);
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	681b      	ldr	r3, [r3, #0]
 800579a:	681a      	ldr	r2, [r3, #0]
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	681b      	ldr	r3, [r3, #0]
 80057a0:	f042 0201 	orr.w	r2, r2, #1
 80057a4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80057a6:	e008      	b.n	80057ba <HAL_TIM_PWM_Start+0x1e6>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	681b      	ldr	r3, [r3, #0]
 80057ac:	681a      	ldr	r2, [r3, #0]
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	681b      	ldr	r3, [r3, #0]
 80057b2:	f042 0201 	orr.w	r2, r2, #1
 80057b6:	601a      	str	r2, [r3, #0]
 80057b8:	e000      	b.n	80057bc <HAL_TIM_PWM_Start+0x1e8>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80057ba:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80057bc:	2300      	movs	r3, #0
}
 80057be:	4618      	mov	r0, r3
 80057c0:	3710      	adds	r7, #16
 80057c2:	46bd      	mov	sp, r7
 80057c4:	bd80      	pop	{r7, pc}
 80057c6:	bf00      	nop
 80057c8:	40010000 	.word	0x40010000
 80057cc:	40010400 	.word	0x40010400
 80057d0:	40014000 	.word	0x40014000
 80057d4:	40014400 	.word	0x40014400
 80057d8:	40014800 	.word	0x40014800
 80057dc:	40000400 	.word	0x40000400
 80057e0:	40000800 	.word	0x40000800
 80057e4:	40000c00 	.word	0x40000c00
 80057e8:	40001800 	.word	0x40001800
 80057ec:	00010007 	.word	0x00010007

080057f0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80057f0:	b580      	push	{r7, lr}
 80057f2:	b082      	sub	sp, #8
 80057f4:	af00      	add	r7, sp, #0
 80057f6:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	691b      	ldr	r3, [r3, #16]
 80057fe:	f003 0302 	and.w	r3, r3, #2
 8005802:	2b02      	cmp	r3, #2
 8005804:	d122      	bne.n	800584c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	681b      	ldr	r3, [r3, #0]
 800580a:	68db      	ldr	r3, [r3, #12]
 800580c:	f003 0302 	and.w	r3, r3, #2
 8005810:	2b02      	cmp	r3, #2
 8005812:	d11b      	bne.n	800584c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	f06f 0202 	mvn.w	r2, #2
 800581c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	2201      	movs	r2, #1
 8005822:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	699b      	ldr	r3, [r3, #24]
 800582a:	f003 0303 	and.w	r3, r3, #3
 800582e:	2b00      	cmp	r3, #0
 8005830:	d003      	beq.n	800583a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005832:	6878      	ldr	r0, [r7, #4]
 8005834:	f000 fb12 	bl	8005e5c <HAL_TIM_IC_CaptureCallback>
 8005838:	e005      	b.n	8005846 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800583a:	6878      	ldr	r0, [r7, #4]
 800583c:	f000 fb04 	bl	8005e48 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005840:	6878      	ldr	r0, [r7, #4]
 8005842:	f000 fb15 	bl	8005e70 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	2200      	movs	r2, #0
 800584a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	691b      	ldr	r3, [r3, #16]
 8005852:	f003 0304 	and.w	r3, r3, #4
 8005856:	2b04      	cmp	r3, #4
 8005858:	d122      	bne.n	80058a0 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	681b      	ldr	r3, [r3, #0]
 800585e:	68db      	ldr	r3, [r3, #12]
 8005860:	f003 0304 	and.w	r3, r3, #4
 8005864:	2b04      	cmp	r3, #4
 8005866:	d11b      	bne.n	80058a0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	f06f 0204 	mvn.w	r2, #4
 8005870:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	2202      	movs	r2, #2
 8005876:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	699b      	ldr	r3, [r3, #24]
 800587e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005882:	2b00      	cmp	r3, #0
 8005884:	d003      	beq.n	800588e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005886:	6878      	ldr	r0, [r7, #4]
 8005888:	f000 fae8 	bl	8005e5c <HAL_TIM_IC_CaptureCallback>
 800588c:	e005      	b.n	800589a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800588e:	6878      	ldr	r0, [r7, #4]
 8005890:	f000 fada 	bl	8005e48 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005894:	6878      	ldr	r0, [r7, #4]
 8005896:	f000 faeb 	bl	8005e70 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	2200      	movs	r2, #0
 800589e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	681b      	ldr	r3, [r3, #0]
 80058a4:	691b      	ldr	r3, [r3, #16]
 80058a6:	f003 0308 	and.w	r3, r3, #8
 80058aa:	2b08      	cmp	r3, #8
 80058ac:	d122      	bne.n	80058f4 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	681b      	ldr	r3, [r3, #0]
 80058b2:	68db      	ldr	r3, [r3, #12]
 80058b4:	f003 0308 	and.w	r3, r3, #8
 80058b8:	2b08      	cmp	r3, #8
 80058ba:	d11b      	bne.n	80058f4 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	f06f 0208 	mvn.w	r2, #8
 80058c4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	2204      	movs	r2, #4
 80058ca:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	69db      	ldr	r3, [r3, #28]
 80058d2:	f003 0303 	and.w	r3, r3, #3
 80058d6:	2b00      	cmp	r3, #0
 80058d8:	d003      	beq.n	80058e2 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80058da:	6878      	ldr	r0, [r7, #4]
 80058dc:	f000 fabe 	bl	8005e5c <HAL_TIM_IC_CaptureCallback>
 80058e0:	e005      	b.n	80058ee <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80058e2:	6878      	ldr	r0, [r7, #4]
 80058e4:	f000 fab0 	bl	8005e48 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80058e8:	6878      	ldr	r0, [r7, #4]
 80058ea:	f000 fac1 	bl	8005e70 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	2200      	movs	r2, #0
 80058f2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	681b      	ldr	r3, [r3, #0]
 80058f8:	691b      	ldr	r3, [r3, #16]
 80058fa:	f003 0310 	and.w	r3, r3, #16
 80058fe:	2b10      	cmp	r3, #16
 8005900:	d122      	bne.n	8005948 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	681b      	ldr	r3, [r3, #0]
 8005906:	68db      	ldr	r3, [r3, #12]
 8005908:	f003 0310 	and.w	r3, r3, #16
 800590c:	2b10      	cmp	r3, #16
 800590e:	d11b      	bne.n	8005948 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	681b      	ldr	r3, [r3, #0]
 8005914:	f06f 0210 	mvn.w	r2, #16
 8005918:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	2208      	movs	r2, #8
 800591e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	69db      	ldr	r3, [r3, #28]
 8005926:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800592a:	2b00      	cmp	r3, #0
 800592c:	d003      	beq.n	8005936 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800592e:	6878      	ldr	r0, [r7, #4]
 8005930:	f000 fa94 	bl	8005e5c <HAL_TIM_IC_CaptureCallback>
 8005934:	e005      	b.n	8005942 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005936:	6878      	ldr	r0, [r7, #4]
 8005938:	f000 fa86 	bl	8005e48 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800593c:	6878      	ldr	r0, [r7, #4]
 800593e:	f000 fa97 	bl	8005e70 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	2200      	movs	r2, #0
 8005946:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	681b      	ldr	r3, [r3, #0]
 800594c:	691b      	ldr	r3, [r3, #16]
 800594e:	f003 0301 	and.w	r3, r3, #1
 8005952:	2b01      	cmp	r3, #1
 8005954:	d10e      	bne.n	8005974 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	681b      	ldr	r3, [r3, #0]
 800595a:	68db      	ldr	r3, [r3, #12]
 800595c:	f003 0301 	and.w	r3, r3, #1
 8005960:	2b01      	cmp	r3, #1
 8005962:	d107      	bne.n	8005974 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	681b      	ldr	r3, [r3, #0]
 8005968:	f06f 0201 	mvn.w	r2, #1
 800596c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800596e:	6878      	ldr	r0, [r7, #4]
 8005970:	f7fb f960 	bl	8000c34 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	681b      	ldr	r3, [r3, #0]
 8005978:	691b      	ldr	r3, [r3, #16]
 800597a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800597e:	2b80      	cmp	r3, #128	; 0x80
 8005980:	d10e      	bne.n	80059a0 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	681b      	ldr	r3, [r3, #0]
 8005986:	68db      	ldr	r3, [r3, #12]
 8005988:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800598c:	2b80      	cmp	r3, #128	; 0x80
 800598e:	d107      	bne.n	80059a0 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	681b      	ldr	r3, [r3, #0]
 8005994:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8005998:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800599a:	6878      	ldr	r0, [r7, #4]
 800599c:	f000 ffe8 	bl	8006970 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	681b      	ldr	r3, [r3, #0]
 80059a4:	691b      	ldr	r3, [r3, #16]
 80059a6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80059aa:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80059ae:	d10e      	bne.n	80059ce <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	681b      	ldr	r3, [r3, #0]
 80059b4:	68db      	ldr	r3, [r3, #12]
 80059b6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80059ba:	2b80      	cmp	r3, #128	; 0x80
 80059bc:	d107      	bne.n	80059ce <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	681b      	ldr	r3, [r3, #0]
 80059c2:	f46f 7280 	mvn.w	r2, #256	; 0x100
 80059c6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80059c8:	6878      	ldr	r0, [r7, #4]
 80059ca:	f000 ffdb 	bl	8006984 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	681b      	ldr	r3, [r3, #0]
 80059d2:	691b      	ldr	r3, [r3, #16]
 80059d4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80059d8:	2b40      	cmp	r3, #64	; 0x40
 80059da:	d10e      	bne.n	80059fa <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	681b      	ldr	r3, [r3, #0]
 80059e0:	68db      	ldr	r3, [r3, #12]
 80059e2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80059e6:	2b40      	cmp	r3, #64	; 0x40
 80059e8:	d107      	bne.n	80059fa <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	681b      	ldr	r3, [r3, #0]
 80059ee:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80059f2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80059f4:	6878      	ldr	r0, [r7, #4]
 80059f6:	f000 fa45 	bl	8005e84 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	681b      	ldr	r3, [r3, #0]
 80059fe:	691b      	ldr	r3, [r3, #16]
 8005a00:	f003 0320 	and.w	r3, r3, #32
 8005a04:	2b20      	cmp	r3, #32
 8005a06:	d10e      	bne.n	8005a26 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	681b      	ldr	r3, [r3, #0]
 8005a0c:	68db      	ldr	r3, [r3, #12]
 8005a0e:	f003 0320 	and.w	r3, r3, #32
 8005a12:	2b20      	cmp	r3, #32
 8005a14:	d107      	bne.n	8005a26 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	681b      	ldr	r3, [r3, #0]
 8005a1a:	f06f 0220 	mvn.w	r2, #32
 8005a1e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005a20:	6878      	ldr	r0, [r7, #4]
 8005a22:	f000 ff9b 	bl	800695c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005a26:	bf00      	nop
 8005a28:	3708      	adds	r7, #8
 8005a2a:	46bd      	mov	sp, r7
 8005a2c:	bd80      	pop	{r7, pc}
	...

08005a30 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005a30:	b580      	push	{r7, lr}
 8005a32:	b086      	sub	sp, #24
 8005a34:	af00      	add	r7, sp, #0
 8005a36:	60f8      	str	r0, [r7, #12]
 8005a38:	60b9      	str	r1, [r7, #8]
 8005a3a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005a3c:	2300      	movs	r3, #0
 8005a3e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005a40:	68fb      	ldr	r3, [r7, #12]
 8005a42:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005a46:	2b01      	cmp	r3, #1
 8005a48:	d101      	bne.n	8005a4e <HAL_TIM_PWM_ConfigChannel+0x1e>
 8005a4a:	2302      	movs	r3, #2
 8005a4c:	e0ff      	b.n	8005c4e <HAL_TIM_PWM_ConfigChannel+0x21e>
 8005a4e:	68fb      	ldr	r3, [r7, #12]
 8005a50:	2201      	movs	r2, #1
 8005a52:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	2b14      	cmp	r3, #20
 8005a5a:	f200 80f0 	bhi.w	8005c3e <HAL_TIM_PWM_ConfigChannel+0x20e>
 8005a5e:	a201      	add	r2, pc, #4	; (adr r2, 8005a64 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8005a60:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005a64:	08005ab9 	.word	0x08005ab9
 8005a68:	08005c3f 	.word	0x08005c3f
 8005a6c:	08005c3f 	.word	0x08005c3f
 8005a70:	08005c3f 	.word	0x08005c3f
 8005a74:	08005af9 	.word	0x08005af9
 8005a78:	08005c3f 	.word	0x08005c3f
 8005a7c:	08005c3f 	.word	0x08005c3f
 8005a80:	08005c3f 	.word	0x08005c3f
 8005a84:	08005b3b 	.word	0x08005b3b
 8005a88:	08005c3f 	.word	0x08005c3f
 8005a8c:	08005c3f 	.word	0x08005c3f
 8005a90:	08005c3f 	.word	0x08005c3f
 8005a94:	08005b7b 	.word	0x08005b7b
 8005a98:	08005c3f 	.word	0x08005c3f
 8005a9c:	08005c3f 	.word	0x08005c3f
 8005aa0:	08005c3f 	.word	0x08005c3f
 8005aa4:	08005bbd 	.word	0x08005bbd
 8005aa8:	08005c3f 	.word	0x08005c3f
 8005aac:	08005c3f 	.word	0x08005c3f
 8005ab0:	08005c3f 	.word	0x08005c3f
 8005ab4:	08005bfd 	.word	0x08005bfd
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005ab8:	68fb      	ldr	r3, [r7, #12]
 8005aba:	681b      	ldr	r3, [r3, #0]
 8005abc:	68b9      	ldr	r1, [r7, #8]
 8005abe:	4618      	mov	r0, r3
 8005ac0:	f000 fa84 	bl	8005fcc <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005ac4:	68fb      	ldr	r3, [r7, #12]
 8005ac6:	681b      	ldr	r3, [r3, #0]
 8005ac8:	699a      	ldr	r2, [r3, #24]
 8005aca:	68fb      	ldr	r3, [r7, #12]
 8005acc:	681b      	ldr	r3, [r3, #0]
 8005ace:	f042 0208 	orr.w	r2, r2, #8
 8005ad2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005ad4:	68fb      	ldr	r3, [r7, #12]
 8005ad6:	681b      	ldr	r3, [r3, #0]
 8005ad8:	699a      	ldr	r2, [r3, #24]
 8005ada:	68fb      	ldr	r3, [r7, #12]
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	f022 0204 	bic.w	r2, r2, #4
 8005ae2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005ae4:	68fb      	ldr	r3, [r7, #12]
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	6999      	ldr	r1, [r3, #24]
 8005aea:	68bb      	ldr	r3, [r7, #8]
 8005aec:	691a      	ldr	r2, [r3, #16]
 8005aee:	68fb      	ldr	r3, [r7, #12]
 8005af0:	681b      	ldr	r3, [r3, #0]
 8005af2:	430a      	orrs	r2, r1
 8005af4:	619a      	str	r2, [r3, #24]
      break;
 8005af6:	e0a5      	b.n	8005c44 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005af8:	68fb      	ldr	r3, [r7, #12]
 8005afa:	681b      	ldr	r3, [r3, #0]
 8005afc:	68b9      	ldr	r1, [r7, #8]
 8005afe:	4618      	mov	r0, r3
 8005b00:	f000 faf4 	bl	80060ec <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005b04:	68fb      	ldr	r3, [r7, #12]
 8005b06:	681b      	ldr	r3, [r3, #0]
 8005b08:	699a      	ldr	r2, [r3, #24]
 8005b0a:	68fb      	ldr	r3, [r7, #12]
 8005b0c:	681b      	ldr	r3, [r3, #0]
 8005b0e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005b12:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005b14:	68fb      	ldr	r3, [r7, #12]
 8005b16:	681b      	ldr	r3, [r3, #0]
 8005b18:	699a      	ldr	r2, [r3, #24]
 8005b1a:	68fb      	ldr	r3, [r7, #12]
 8005b1c:	681b      	ldr	r3, [r3, #0]
 8005b1e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005b22:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005b24:	68fb      	ldr	r3, [r7, #12]
 8005b26:	681b      	ldr	r3, [r3, #0]
 8005b28:	6999      	ldr	r1, [r3, #24]
 8005b2a:	68bb      	ldr	r3, [r7, #8]
 8005b2c:	691b      	ldr	r3, [r3, #16]
 8005b2e:	021a      	lsls	r2, r3, #8
 8005b30:	68fb      	ldr	r3, [r7, #12]
 8005b32:	681b      	ldr	r3, [r3, #0]
 8005b34:	430a      	orrs	r2, r1
 8005b36:	619a      	str	r2, [r3, #24]
      break;
 8005b38:	e084      	b.n	8005c44 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005b3a:	68fb      	ldr	r3, [r7, #12]
 8005b3c:	681b      	ldr	r3, [r3, #0]
 8005b3e:	68b9      	ldr	r1, [r7, #8]
 8005b40:	4618      	mov	r0, r3
 8005b42:	f000 fb5d 	bl	8006200 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005b46:	68fb      	ldr	r3, [r7, #12]
 8005b48:	681b      	ldr	r3, [r3, #0]
 8005b4a:	69da      	ldr	r2, [r3, #28]
 8005b4c:	68fb      	ldr	r3, [r7, #12]
 8005b4e:	681b      	ldr	r3, [r3, #0]
 8005b50:	f042 0208 	orr.w	r2, r2, #8
 8005b54:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005b56:	68fb      	ldr	r3, [r7, #12]
 8005b58:	681b      	ldr	r3, [r3, #0]
 8005b5a:	69da      	ldr	r2, [r3, #28]
 8005b5c:	68fb      	ldr	r3, [r7, #12]
 8005b5e:	681b      	ldr	r3, [r3, #0]
 8005b60:	f022 0204 	bic.w	r2, r2, #4
 8005b64:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005b66:	68fb      	ldr	r3, [r7, #12]
 8005b68:	681b      	ldr	r3, [r3, #0]
 8005b6a:	69d9      	ldr	r1, [r3, #28]
 8005b6c:	68bb      	ldr	r3, [r7, #8]
 8005b6e:	691a      	ldr	r2, [r3, #16]
 8005b70:	68fb      	ldr	r3, [r7, #12]
 8005b72:	681b      	ldr	r3, [r3, #0]
 8005b74:	430a      	orrs	r2, r1
 8005b76:	61da      	str	r2, [r3, #28]
      break;
 8005b78:	e064      	b.n	8005c44 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005b7a:	68fb      	ldr	r3, [r7, #12]
 8005b7c:	681b      	ldr	r3, [r3, #0]
 8005b7e:	68b9      	ldr	r1, [r7, #8]
 8005b80:	4618      	mov	r0, r3
 8005b82:	f000 fbc5 	bl	8006310 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005b86:	68fb      	ldr	r3, [r7, #12]
 8005b88:	681b      	ldr	r3, [r3, #0]
 8005b8a:	69da      	ldr	r2, [r3, #28]
 8005b8c:	68fb      	ldr	r3, [r7, #12]
 8005b8e:	681b      	ldr	r3, [r3, #0]
 8005b90:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005b94:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005b96:	68fb      	ldr	r3, [r7, #12]
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	69da      	ldr	r2, [r3, #28]
 8005b9c:	68fb      	ldr	r3, [r7, #12]
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005ba4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005ba6:	68fb      	ldr	r3, [r7, #12]
 8005ba8:	681b      	ldr	r3, [r3, #0]
 8005baa:	69d9      	ldr	r1, [r3, #28]
 8005bac:	68bb      	ldr	r3, [r7, #8]
 8005bae:	691b      	ldr	r3, [r3, #16]
 8005bb0:	021a      	lsls	r2, r3, #8
 8005bb2:	68fb      	ldr	r3, [r7, #12]
 8005bb4:	681b      	ldr	r3, [r3, #0]
 8005bb6:	430a      	orrs	r2, r1
 8005bb8:	61da      	str	r2, [r3, #28]
      break;
 8005bba:	e043      	b.n	8005c44 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8005bbc:	68fb      	ldr	r3, [r7, #12]
 8005bbe:	681b      	ldr	r3, [r3, #0]
 8005bc0:	68b9      	ldr	r1, [r7, #8]
 8005bc2:	4618      	mov	r0, r3
 8005bc4:	f000 fc0e 	bl	80063e4 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8005bc8:	68fb      	ldr	r3, [r7, #12]
 8005bca:	681b      	ldr	r3, [r3, #0]
 8005bcc:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005bce:	68fb      	ldr	r3, [r7, #12]
 8005bd0:	681b      	ldr	r3, [r3, #0]
 8005bd2:	f042 0208 	orr.w	r2, r2, #8
 8005bd6:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8005bd8:	68fb      	ldr	r3, [r7, #12]
 8005bda:	681b      	ldr	r3, [r3, #0]
 8005bdc:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005bde:	68fb      	ldr	r3, [r7, #12]
 8005be0:	681b      	ldr	r3, [r3, #0]
 8005be2:	f022 0204 	bic.w	r2, r2, #4
 8005be6:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8005be8:	68fb      	ldr	r3, [r7, #12]
 8005bea:	681b      	ldr	r3, [r3, #0]
 8005bec:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8005bee:	68bb      	ldr	r3, [r7, #8]
 8005bf0:	691a      	ldr	r2, [r3, #16]
 8005bf2:	68fb      	ldr	r3, [r7, #12]
 8005bf4:	681b      	ldr	r3, [r3, #0]
 8005bf6:	430a      	orrs	r2, r1
 8005bf8:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8005bfa:	e023      	b.n	8005c44 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8005bfc:	68fb      	ldr	r3, [r7, #12]
 8005bfe:	681b      	ldr	r3, [r3, #0]
 8005c00:	68b9      	ldr	r1, [r7, #8]
 8005c02:	4618      	mov	r0, r3
 8005c04:	f000 fc52 	bl	80064ac <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8005c08:	68fb      	ldr	r3, [r7, #12]
 8005c0a:	681b      	ldr	r3, [r3, #0]
 8005c0c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005c0e:	68fb      	ldr	r3, [r7, #12]
 8005c10:	681b      	ldr	r3, [r3, #0]
 8005c12:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005c16:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8005c18:	68fb      	ldr	r3, [r7, #12]
 8005c1a:	681b      	ldr	r3, [r3, #0]
 8005c1c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005c1e:	68fb      	ldr	r3, [r7, #12]
 8005c20:	681b      	ldr	r3, [r3, #0]
 8005c22:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005c26:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8005c28:	68fb      	ldr	r3, [r7, #12]
 8005c2a:	681b      	ldr	r3, [r3, #0]
 8005c2c:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8005c2e:	68bb      	ldr	r3, [r7, #8]
 8005c30:	691b      	ldr	r3, [r3, #16]
 8005c32:	021a      	lsls	r2, r3, #8
 8005c34:	68fb      	ldr	r3, [r7, #12]
 8005c36:	681b      	ldr	r3, [r3, #0]
 8005c38:	430a      	orrs	r2, r1
 8005c3a:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8005c3c:	e002      	b.n	8005c44 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8005c3e:	2301      	movs	r3, #1
 8005c40:	75fb      	strb	r3, [r7, #23]
      break;
 8005c42:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005c44:	68fb      	ldr	r3, [r7, #12]
 8005c46:	2200      	movs	r2, #0
 8005c48:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8005c4c:	7dfb      	ldrb	r3, [r7, #23]
}
 8005c4e:	4618      	mov	r0, r3
 8005c50:	3718      	adds	r7, #24
 8005c52:	46bd      	mov	sp, r7
 8005c54:	bd80      	pop	{r7, pc}
 8005c56:	bf00      	nop

08005c58 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005c58:	b580      	push	{r7, lr}
 8005c5a:	b084      	sub	sp, #16
 8005c5c:	af00      	add	r7, sp, #0
 8005c5e:	6078      	str	r0, [r7, #4]
 8005c60:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005c62:	2300      	movs	r3, #0
 8005c64:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005c6c:	2b01      	cmp	r3, #1
 8005c6e:	d101      	bne.n	8005c74 <HAL_TIM_ConfigClockSource+0x1c>
 8005c70:	2302      	movs	r3, #2
 8005c72:	e0dc      	b.n	8005e2e <HAL_TIM_ConfigClockSource+0x1d6>
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	2201      	movs	r2, #1
 8005c78:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	2202      	movs	r2, #2
 8005c80:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	681b      	ldr	r3, [r3, #0]
 8005c88:	689b      	ldr	r3, [r3, #8]
 8005c8a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005c8c:	68ba      	ldr	r2, [r7, #8]
 8005c8e:	4b6a      	ldr	r3, [pc, #424]	; (8005e38 <HAL_TIM_ConfigClockSource+0x1e0>)
 8005c90:	4013      	ands	r3, r2
 8005c92:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005c94:	68bb      	ldr	r3, [r7, #8]
 8005c96:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005c9a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	68ba      	ldr	r2, [r7, #8]
 8005ca2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005ca4:	683b      	ldr	r3, [r7, #0]
 8005ca6:	681b      	ldr	r3, [r3, #0]
 8005ca8:	4a64      	ldr	r2, [pc, #400]	; (8005e3c <HAL_TIM_ConfigClockSource+0x1e4>)
 8005caa:	4293      	cmp	r3, r2
 8005cac:	f000 80a9 	beq.w	8005e02 <HAL_TIM_ConfigClockSource+0x1aa>
 8005cb0:	4a62      	ldr	r2, [pc, #392]	; (8005e3c <HAL_TIM_ConfigClockSource+0x1e4>)
 8005cb2:	4293      	cmp	r3, r2
 8005cb4:	f200 80ae 	bhi.w	8005e14 <HAL_TIM_ConfigClockSource+0x1bc>
 8005cb8:	4a61      	ldr	r2, [pc, #388]	; (8005e40 <HAL_TIM_ConfigClockSource+0x1e8>)
 8005cba:	4293      	cmp	r3, r2
 8005cbc:	f000 80a1 	beq.w	8005e02 <HAL_TIM_ConfigClockSource+0x1aa>
 8005cc0:	4a5f      	ldr	r2, [pc, #380]	; (8005e40 <HAL_TIM_ConfigClockSource+0x1e8>)
 8005cc2:	4293      	cmp	r3, r2
 8005cc4:	f200 80a6 	bhi.w	8005e14 <HAL_TIM_ConfigClockSource+0x1bc>
 8005cc8:	4a5e      	ldr	r2, [pc, #376]	; (8005e44 <HAL_TIM_ConfigClockSource+0x1ec>)
 8005cca:	4293      	cmp	r3, r2
 8005ccc:	f000 8099 	beq.w	8005e02 <HAL_TIM_ConfigClockSource+0x1aa>
 8005cd0:	4a5c      	ldr	r2, [pc, #368]	; (8005e44 <HAL_TIM_ConfigClockSource+0x1ec>)
 8005cd2:	4293      	cmp	r3, r2
 8005cd4:	f200 809e 	bhi.w	8005e14 <HAL_TIM_ConfigClockSource+0x1bc>
 8005cd8:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 8005cdc:	f000 8091 	beq.w	8005e02 <HAL_TIM_ConfigClockSource+0x1aa>
 8005ce0:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 8005ce4:	f200 8096 	bhi.w	8005e14 <HAL_TIM_ConfigClockSource+0x1bc>
 8005ce8:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005cec:	f000 8089 	beq.w	8005e02 <HAL_TIM_ConfigClockSource+0x1aa>
 8005cf0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005cf4:	f200 808e 	bhi.w	8005e14 <HAL_TIM_ConfigClockSource+0x1bc>
 8005cf8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005cfc:	d03e      	beq.n	8005d7c <HAL_TIM_ConfigClockSource+0x124>
 8005cfe:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005d02:	f200 8087 	bhi.w	8005e14 <HAL_TIM_ConfigClockSource+0x1bc>
 8005d06:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005d0a:	f000 8086 	beq.w	8005e1a <HAL_TIM_ConfigClockSource+0x1c2>
 8005d0e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005d12:	d87f      	bhi.n	8005e14 <HAL_TIM_ConfigClockSource+0x1bc>
 8005d14:	2b70      	cmp	r3, #112	; 0x70
 8005d16:	d01a      	beq.n	8005d4e <HAL_TIM_ConfigClockSource+0xf6>
 8005d18:	2b70      	cmp	r3, #112	; 0x70
 8005d1a:	d87b      	bhi.n	8005e14 <HAL_TIM_ConfigClockSource+0x1bc>
 8005d1c:	2b60      	cmp	r3, #96	; 0x60
 8005d1e:	d050      	beq.n	8005dc2 <HAL_TIM_ConfigClockSource+0x16a>
 8005d20:	2b60      	cmp	r3, #96	; 0x60
 8005d22:	d877      	bhi.n	8005e14 <HAL_TIM_ConfigClockSource+0x1bc>
 8005d24:	2b50      	cmp	r3, #80	; 0x50
 8005d26:	d03c      	beq.n	8005da2 <HAL_TIM_ConfigClockSource+0x14a>
 8005d28:	2b50      	cmp	r3, #80	; 0x50
 8005d2a:	d873      	bhi.n	8005e14 <HAL_TIM_ConfigClockSource+0x1bc>
 8005d2c:	2b40      	cmp	r3, #64	; 0x40
 8005d2e:	d058      	beq.n	8005de2 <HAL_TIM_ConfigClockSource+0x18a>
 8005d30:	2b40      	cmp	r3, #64	; 0x40
 8005d32:	d86f      	bhi.n	8005e14 <HAL_TIM_ConfigClockSource+0x1bc>
 8005d34:	2b30      	cmp	r3, #48	; 0x30
 8005d36:	d064      	beq.n	8005e02 <HAL_TIM_ConfigClockSource+0x1aa>
 8005d38:	2b30      	cmp	r3, #48	; 0x30
 8005d3a:	d86b      	bhi.n	8005e14 <HAL_TIM_ConfigClockSource+0x1bc>
 8005d3c:	2b20      	cmp	r3, #32
 8005d3e:	d060      	beq.n	8005e02 <HAL_TIM_ConfigClockSource+0x1aa>
 8005d40:	2b20      	cmp	r3, #32
 8005d42:	d867      	bhi.n	8005e14 <HAL_TIM_ConfigClockSource+0x1bc>
 8005d44:	2b00      	cmp	r3, #0
 8005d46:	d05c      	beq.n	8005e02 <HAL_TIM_ConfigClockSource+0x1aa>
 8005d48:	2b10      	cmp	r3, #16
 8005d4a:	d05a      	beq.n	8005e02 <HAL_TIM_ConfigClockSource+0x1aa>
 8005d4c:	e062      	b.n	8005e14 <HAL_TIM_ConfigClockSource+0x1bc>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	6818      	ldr	r0, [r3, #0]
 8005d52:	683b      	ldr	r3, [r7, #0]
 8005d54:	6899      	ldr	r1, [r3, #8]
 8005d56:	683b      	ldr	r3, [r7, #0]
 8005d58:	685a      	ldr	r2, [r3, #4]
 8005d5a:	683b      	ldr	r3, [r7, #0]
 8005d5c:	68db      	ldr	r3, [r3, #12]
 8005d5e:	f000 fc89 	bl	8006674 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	681b      	ldr	r3, [r3, #0]
 8005d66:	689b      	ldr	r3, [r3, #8]
 8005d68:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005d6a:	68bb      	ldr	r3, [r7, #8]
 8005d6c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8005d70:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	681b      	ldr	r3, [r3, #0]
 8005d76:	68ba      	ldr	r2, [r7, #8]
 8005d78:	609a      	str	r2, [r3, #8]
      break;
 8005d7a:	e04f      	b.n	8005e1c <HAL_TIM_ConfigClockSource+0x1c4>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	6818      	ldr	r0, [r3, #0]
 8005d80:	683b      	ldr	r3, [r7, #0]
 8005d82:	6899      	ldr	r1, [r3, #8]
 8005d84:	683b      	ldr	r3, [r7, #0]
 8005d86:	685a      	ldr	r2, [r3, #4]
 8005d88:	683b      	ldr	r3, [r7, #0]
 8005d8a:	68db      	ldr	r3, [r3, #12]
 8005d8c:	f000 fc72 	bl	8006674 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	681b      	ldr	r3, [r3, #0]
 8005d94:	689a      	ldr	r2, [r3, #8]
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	681b      	ldr	r3, [r3, #0]
 8005d9a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005d9e:	609a      	str	r2, [r3, #8]
      break;
 8005da0:	e03c      	b.n	8005e1c <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	6818      	ldr	r0, [r3, #0]
 8005da6:	683b      	ldr	r3, [r7, #0]
 8005da8:	6859      	ldr	r1, [r3, #4]
 8005daa:	683b      	ldr	r3, [r7, #0]
 8005dac:	68db      	ldr	r3, [r3, #12]
 8005dae:	461a      	mov	r2, r3
 8005db0:	f000 fbe2 	bl	8006578 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	681b      	ldr	r3, [r3, #0]
 8005db8:	2150      	movs	r1, #80	; 0x50
 8005dba:	4618      	mov	r0, r3
 8005dbc:	f000 fc3c 	bl	8006638 <TIM_ITRx_SetConfig>
      break;
 8005dc0:	e02c      	b.n	8005e1c <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	6818      	ldr	r0, [r3, #0]
 8005dc6:	683b      	ldr	r3, [r7, #0]
 8005dc8:	6859      	ldr	r1, [r3, #4]
 8005dca:	683b      	ldr	r3, [r7, #0]
 8005dcc:	68db      	ldr	r3, [r3, #12]
 8005dce:	461a      	mov	r2, r3
 8005dd0:	f000 fc01 	bl	80065d6 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	681b      	ldr	r3, [r3, #0]
 8005dd8:	2160      	movs	r1, #96	; 0x60
 8005dda:	4618      	mov	r0, r3
 8005ddc:	f000 fc2c 	bl	8006638 <TIM_ITRx_SetConfig>
      break;
 8005de0:	e01c      	b.n	8005e1c <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	6818      	ldr	r0, [r3, #0]
 8005de6:	683b      	ldr	r3, [r7, #0]
 8005de8:	6859      	ldr	r1, [r3, #4]
 8005dea:	683b      	ldr	r3, [r7, #0]
 8005dec:	68db      	ldr	r3, [r3, #12]
 8005dee:	461a      	mov	r2, r3
 8005df0:	f000 fbc2 	bl	8006578 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	681b      	ldr	r3, [r3, #0]
 8005df8:	2140      	movs	r1, #64	; 0x40
 8005dfa:	4618      	mov	r0, r3
 8005dfc:	f000 fc1c 	bl	8006638 <TIM_ITRx_SetConfig>
      break;
 8005e00:	e00c      	b.n	8005e1c <HAL_TIM_ConfigClockSource+0x1c4>
    case TIM_CLOCKSOURCE_ITR8:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	681a      	ldr	r2, [r3, #0]
 8005e06:	683b      	ldr	r3, [r7, #0]
 8005e08:	681b      	ldr	r3, [r3, #0]
 8005e0a:	4619      	mov	r1, r3
 8005e0c:	4610      	mov	r0, r2
 8005e0e:	f000 fc13 	bl	8006638 <TIM_ITRx_SetConfig>
      break;
 8005e12:	e003      	b.n	8005e1c <HAL_TIM_ConfigClockSource+0x1c4>
    }

    default:
      status = HAL_ERROR;
 8005e14:	2301      	movs	r3, #1
 8005e16:	73fb      	strb	r3, [r7, #15]
      break;
 8005e18:	e000      	b.n	8005e1c <HAL_TIM_ConfigClockSource+0x1c4>
      break;
 8005e1a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	2201      	movs	r2, #1
 8005e20:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	2200      	movs	r2, #0
 8005e28:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8005e2c:	7bfb      	ldrb	r3, [r7, #15]
}
 8005e2e:	4618      	mov	r0, r3
 8005e30:	3710      	adds	r7, #16
 8005e32:	46bd      	mov	sp, r7
 8005e34:	bd80      	pop	{r7, pc}
 8005e36:	bf00      	nop
 8005e38:	ffceff88 	.word	0xffceff88
 8005e3c:	00100040 	.word	0x00100040
 8005e40:	00100030 	.word	0x00100030
 8005e44:	00100020 	.word	0x00100020

08005e48 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005e48:	b480      	push	{r7}
 8005e4a:	b083      	sub	sp, #12
 8005e4c:	af00      	add	r7, sp, #0
 8005e4e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005e50:	bf00      	nop
 8005e52:	370c      	adds	r7, #12
 8005e54:	46bd      	mov	sp, r7
 8005e56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e5a:	4770      	bx	lr

08005e5c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005e5c:	b480      	push	{r7}
 8005e5e:	b083      	sub	sp, #12
 8005e60:	af00      	add	r7, sp, #0
 8005e62:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005e64:	bf00      	nop
 8005e66:	370c      	adds	r7, #12
 8005e68:	46bd      	mov	sp, r7
 8005e6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e6e:	4770      	bx	lr

08005e70 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005e70:	b480      	push	{r7}
 8005e72:	b083      	sub	sp, #12
 8005e74:	af00      	add	r7, sp, #0
 8005e76:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005e78:	bf00      	nop
 8005e7a:	370c      	adds	r7, #12
 8005e7c:	46bd      	mov	sp, r7
 8005e7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e82:	4770      	bx	lr

08005e84 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005e84:	b480      	push	{r7}
 8005e86:	b083      	sub	sp, #12
 8005e88:	af00      	add	r7, sp, #0
 8005e8a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005e8c:	bf00      	nop
 8005e8e:	370c      	adds	r7, #12
 8005e90:	46bd      	mov	sp, r7
 8005e92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e96:	4770      	bx	lr

08005e98 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005e98:	b480      	push	{r7}
 8005e9a:	b085      	sub	sp, #20
 8005e9c:	af00      	add	r7, sp, #0
 8005e9e:	6078      	str	r0, [r7, #4]
 8005ea0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	681b      	ldr	r3, [r3, #0]
 8005ea6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	4a40      	ldr	r2, [pc, #256]	; (8005fac <TIM_Base_SetConfig+0x114>)
 8005eac:	4293      	cmp	r3, r2
 8005eae:	d013      	beq.n	8005ed8 <TIM_Base_SetConfig+0x40>
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005eb6:	d00f      	beq.n	8005ed8 <TIM_Base_SetConfig+0x40>
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	4a3d      	ldr	r2, [pc, #244]	; (8005fb0 <TIM_Base_SetConfig+0x118>)
 8005ebc:	4293      	cmp	r3, r2
 8005ebe:	d00b      	beq.n	8005ed8 <TIM_Base_SetConfig+0x40>
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	4a3c      	ldr	r2, [pc, #240]	; (8005fb4 <TIM_Base_SetConfig+0x11c>)
 8005ec4:	4293      	cmp	r3, r2
 8005ec6:	d007      	beq.n	8005ed8 <TIM_Base_SetConfig+0x40>
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	4a3b      	ldr	r2, [pc, #236]	; (8005fb8 <TIM_Base_SetConfig+0x120>)
 8005ecc:	4293      	cmp	r3, r2
 8005ece:	d003      	beq.n	8005ed8 <TIM_Base_SetConfig+0x40>
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	4a3a      	ldr	r2, [pc, #232]	; (8005fbc <TIM_Base_SetConfig+0x124>)
 8005ed4:	4293      	cmp	r3, r2
 8005ed6:	d108      	bne.n	8005eea <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005ed8:	68fb      	ldr	r3, [r7, #12]
 8005eda:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005ede:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005ee0:	683b      	ldr	r3, [r7, #0]
 8005ee2:	685b      	ldr	r3, [r3, #4]
 8005ee4:	68fa      	ldr	r2, [r7, #12]
 8005ee6:	4313      	orrs	r3, r2
 8005ee8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	4a2f      	ldr	r2, [pc, #188]	; (8005fac <TIM_Base_SetConfig+0x114>)
 8005eee:	4293      	cmp	r3, r2
 8005ef0:	d01f      	beq.n	8005f32 <TIM_Base_SetConfig+0x9a>
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005ef8:	d01b      	beq.n	8005f32 <TIM_Base_SetConfig+0x9a>
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	4a2c      	ldr	r2, [pc, #176]	; (8005fb0 <TIM_Base_SetConfig+0x118>)
 8005efe:	4293      	cmp	r3, r2
 8005f00:	d017      	beq.n	8005f32 <TIM_Base_SetConfig+0x9a>
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	4a2b      	ldr	r2, [pc, #172]	; (8005fb4 <TIM_Base_SetConfig+0x11c>)
 8005f06:	4293      	cmp	r3, r2
 8005f08:	d013      	beq.n	8005f32 <TIM_Base_SetConfig+0x9a>
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	4a2a      	ldr	r2, [pc, #168]	; (8005fb8 <TIM_Base_SetConfig+0x120>)
 8005f0e:	4293      	cmp	r3, r2
 8005f10:	d00f      	beq.n	8005f32 <TIM_Base_SetConfig+0x9a>
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	4a29      	ldr	r2, [pc, #164]	; (8005fbc <TIM_Base_SetConfig+0x124>)
 8005f16:	4293      	cmp	r3, r2
 8005f18:	d00b      	beq.n	8005f32 <TIM_Base_SetConfig+0x9a>
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	4a28      	ldr	r2, [pc, #160]	; (8005fc0 <TIM_Base_SetConfig+0x128>)
 8005f1e:	4293      	cmp	r3, r2
 8005f20:	d007      	beq.n	8005f32 <TIM_Base_SetConfig+0x9a>
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	4a27      	ldr	r2, [pc, #156]	; (8005fc4 <TIM_Base_SetConfig+0x12c>)
 8005f26:	4293      	cmp	r3, r2
 8005f28:	d003      	beq.n	8005f32 <TIM_Base_SetConfig+0x9a>
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	4a26      	ldr	r2, [pc, #152]	; (8005fc8 <TIM_Base_SetConfig+0x130>)
 8005f2e:	4293      	cmp	r3, r2
 8005f30:	d108      	bne.n	8005f44 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005f32:	68fb      	ldr	r3, [r7, #12]
 8005f34:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005f38:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005f3a:	683b      	ldr	r3, [r7, #0]
 8005f3c:	68db      	ldr	r3, [r3, #12]
 8005f3e:	68fa      	ldr	r2, [r7, #12]
 8005f40:	4313      	orrs	r3, r2
 8005f42:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005f44:	68fb      	ldr	r3, [r7, #12]
 8005f46:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005f4a:	683b      	ldr	r3, [r7, #0]
 8005f4c:	695b      	ldr	r3, [r3, #20]
 8005f4e:	4313      	orrs	r3, r2
 8005f50:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	68fa      	ldr	r2, [r7, #12]
 8005f56:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005f58:	683b      	ldr	r3, [r7, #0]
 8005f5a:	689a      	ldr	r2, [r3, #8]
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005f60:	683b      	ldr	r3, [r7, #0]
 8005f62:	681a      	ldr	r2, [r3, #0]
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	4a10      	ldr	r2, [pc, #64]	; (8005fac <TIM_Base_SetConfig+0x114>)
 8005f6c:	4293      	cmp	r3, r2
 8005f6e:	d00f      	beq.n	8005f90 <TIM_Base_SetConfig+0xf8>
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	4a12      	ldr	r2, [pc, #72]	; (8005fbc <TIM_Base_SetConfig+0x124>)
 8005f74:	4293      	cmp	r3, r2
 8005f76:	d00b      	beq.n	8005f90 <TIM_Base_SetConfig+0xf8>
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	4a11      	ldr	r2, [pc, #68]	; (8005fc0 <TIM_Base_SetConfig+0x128>)
 8005f7c:	4293      	cmp	r3, r2
 8005f7e:	d007      	beq.n	8005f90 <TIM_Base_SetConfig+0xf8>
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	4a10      	ldr	r2, [pc, #64]	; (8005fc4 <TIM_Base_SetConfig+0x12c>)
 8005f84:	4293      	cmp	r3, r2
 8005f86:	d003      	beq.n	8005f90 <TIM_Base_SetConfig+0xf8>
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	4a0f      	ldr	r2, [pc, #60]	; (8005fc8 <TIM_Base_SetConfig+0x130>)
 8005f8c:	4293      	cmp	r3, r2
 8005f8e:	d103      	bne.n	8005f98 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005f90:	683b      	ldr	r3, [r7, #0]
 8005f92:	691a      	ldr	r2, [r3, #16]
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	2201      	movs	r2, #1
 8005f9c:	615a      	str	r2, [r3, #20]
}
 8005f9e:	bf00      	nop
 8005fa0:	3714      	adds	r7, #20
 8005fa2:	46bd      	mov	sp, r7
 8005fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fa8:	4770      	bx	lr
 8005faa:	bf00      	nop
 8005fac:	40010000 	.word	0x40010000
 8005fb0:	40000400 	.word	0x40000400
 8005fb4:	40000800 	.word	0x40000800
 8005fb8:	40000c00 	.word	0x40000c00
 8005fbc:	40010400 	.word	0x40010400
 8005fc0:	40014000 	.word	0x40014000
 8005fc4:	40014400 	.word	0x40014400
 8005fc8:	40014800 	.word	0x40014800

08005fcc <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005fcc:	b480      	push	{r7}
 8005fce:	b087      	sub	sp, #28
 8005fd0:	af00      	add	r7, sp, #0
 8005fd2:	6078      	str	r0, [r7, #4]
 8005fd4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	6a1b      	ldr	r3, [r3, #32]
 8005fda:	f023 0201 	bic.w	r2, r3, #1
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	6a1b      	ldr	r3, [r3, #32]
 8005fe6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	685b      	ldr	r3, [r3, #4]
 8005fec:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	699b      	ldr	r3, [r3, #24]
 8005ff2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005ff4:	68fa      	ldr	r2, [r7, #12]
 8005ff6:	4b37      	ldr	r3, [pc, #220]	; (80060d4 <TIM_OC1_SetConfig+0x108>)
 8005ff8:	4013      	ands	r3, r2
 8005ffa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005ffc:	68fb      	ldr	r3, [r7, #12]
 8005ffe:	f023 0303 	bic.w	r3, r3, #3
 8006002:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006004:	683b      	ldr	r3, [r7, #0]
 8006006:	681b      	ldr	r3, [r3, #0]
 8006008:	68fa      	ldr	r2, [r7, #12]
 800600a:	4313      	orrs	r3, r2
 800600c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800600e:	697b      	ldr	r3, [r7, #20]
 8006010:	f023 0302 	bic.w	r3, r3, #2
 8006014:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006016:	683b      	ldr	r3, [r7, #0]
 8006018:	689b      	ldr	r3, [r3, #8]
 800601a:	697a      	ldr	r2, [r7, #20]
 800601c:	4313      	orrs	r3, r2
 800601e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	4a2d      	ldr	r2, [pc, #180]	; (80060d8 <TIM_OC1_SetConfig+0x10c>)
 8006024:	4293      	cmp	r3, r2
 8006026:	d00f      	beq.n	8006048 <TIM_OC1_SetConfig+0x7c>
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	4a2c      	ldr	r2, [pc, #176]	; (80060dc <TIM_OC1_SetConfig+0x110>)
 800602c:	4293      	cmp	r3, r2
 800602e:	d00b      	beq.n	8006048 <TIM_OC1_SetConfig+0x7c>
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	4a2b      	ldr	r2, [pc, #172]	; (80060e0 <TIM_OC1_SetConfig+0x114>)
 8006034:	4293      	cmp	r3, r2
 8006036:	d007      	beq.n	8006048 <TIM_OC1_SetConfig+0x7c>
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	4a2a      	ldr	r2, [pc, #168]	; (80060e4 <TIM_OC1_SetConfig+0x118>)
 800603c:	4293      	cmp	r3, r2
 800603e:	d003      	beq.n	8006048 <TIM_OC1_SetConfig+0x7c>
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	4a29      	ldr	r2, [pc, #164]	; (80060e8 <TIM_OC1_SetConfig+0x11c>)
 8006044:	4293      	cmp	r3, r2
 8006046:	d10c      	bne.n	8006062 <TIM_OC1_SetConfig+0x96>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006048:	697b      	ldr	r3, [r7, #20]
 800604a:	f023 0308 	bic.w	r3, r3, #8
 800604e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006050:	683b      	ldr	r3, [r7, #0]
 8006052:	68db      	ldr	r3, [r3, #12]
 8006054:	697a      	ldr	r2, [r7, #20]
 8006056:	4313      	orrs	r3, r2
 8006058:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800605a:	697b      	ldr	r3, [r7, #20]
 800605c:	f023 0304 	bic.w	r3, r3, #4
 8006060:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	4a1c      	ldr	r2, [pc, #112]	; (80060d8 <TIM_OC1_SetConfig+0x10c>)
 8006066:	4293      	cmp	r3, r2
 8006068:	d00f      	beq.n	800608a <TIM_OC1_SetConfig+0xbe>
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	4a1b      	ldr	r2, [pc, #108]	; (80060dc <TIM_OC1_SetConfig+0x110>)
 800606e:	4293      	cmp	r3, r2
 8006070:	d00b      	beq.n	800608a <TIM_OC1_SetConfig+0xbe>
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	4a1a      	ldr	r2, [pc, #104]	; (80060e0 <TIM_OC1_SetConfig+0x114>)
 8006076:	4293      	cmp	r3, r2
 8006078:	d007      	beq.n	800608a <TIM_OC1_SetConfig+0xbe>
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	4a19      	ldr	r2, [pc, #100]	; (80060e4 <TIM_OC1_SetConfig+0x118>)
 800607e:	4293      	cmp	r3, r2
 8006080:	d003      	beq.n	800608a <TIM_OC1_SetConfig+0xbe>
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	4a18      	ldr	r2, [pc, #96]	; (80060e8 <TIM_OC1_SetConfig+0x11c>)
 8006086:	4293      	cmp	r3, r2
 8006088:	d111      	bne.n	80060ae <TIM_OC1_SetConfig+0xe2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800608a:	693b      	ldr	r3, [r7, #16]
 800608c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006090:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006092:	693b      	ldr	r3, [r7, #16]
 8006094:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006098:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800609a:	683b      	ldr	r3, [r7, #0]
 800609c:	695b      	ldr	r3, [r3, #20]
 800609e:	693a      	ldr	r2, [r7, #16]
 80060a0:	4313      	orrs	r3, r2
 80060a2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80060a4:	683b      	ldr	r3, [r7, #0]
 80060a6:	699b      	ldr	r3, [r3, #24]
 80060a8:	693a      	ldr	r2, [r7, #16]
 80060aa:	4313      	orrs	r3, r2
 80060ac:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	693a      	ldr	r2, [r7, #16]
 80060b2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	68fa      	ldr	r2, [r7, #12]
 80060b8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80060ba:	683b      	ldr	r3, [r7, #0]
 80060bc:	685a      	ldr	r2, [r3, #4]
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	697a      	ldr	r2, [r7, #20]
 80060c6:	621a      	str	r2, [r3, #32]
}
 80060c8:	bf00      	nop
 80060ca:	371c      	adds	r7, #28
 80060cc:	46bd      	mov	sp, r7
 80060ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060d2:	4770      	bx	lr
 80060d4:	fffeff8f 	.word	0xfffeff8f
 80060d8:	40010000 	.word	0x40010000
 80060dc:	40010400 	.word	0x40010400
 80060e0:	40014000 	.word	0x40014000
 80060e4:	40014400 	.word	0x40014400
 80060e8:	40014800 	.word	0x40014800

080060ec <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80060ec:	b480      	push	{r7}
 80060ee:	b087      	sub	sp, #28
 80060f0:	af00      	add	r7, sp, #0
 80060f2:	6078      	str	r0, [r7, #4]
 80060f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	6a1b      	ldr	r3, [r3, #32]
 80060fa:	f023 0210 	bic.w	r2, r3, #16
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	6a1b      	ldr	r3, [r3, #32]
 8006106:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	685b      	ldr	r3, [r3, #4]
 800610c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	699b      	ldr	r3, [r3, #24]
 8006112:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006114:	68fa      	ldr	r2, [r7, #12]
 8006116:	4b34      	ldr	r3, [pc, #208]	; (80061e8 <TIM_OC2_SetConfig+0xfc>)
 8006118:	4013      	ands	r3, r2
 800611a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800611c:	68fb      	ldr	r3, [r7, #12]
 800611e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006122:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006124:	683b      	ldr	r3, [r7, #0]
 8006126:	681b      	ldr	r3, [r3, #0]
 8006128:	021b      	lsls	r3, r3, #8
 800612a:	68fa      	ldr	r2, [r7, #12]
 800612c:	4313      	orrs	r3, r2
 800612e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006130:	697b      	ldr	r3, [r7, #20]
 8006132:	f023 0320 	bic.w	r3, r3, #32
 8006136:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006138:	683b      	ldr	r3, [r7, #0]
 800613a:	689b      	ldr	r3, [r3, #8]
 800613c:	011b      	lsls	r3, r3, #4
 800613e:	697a      	ldr	r2, [r7, #20]
 8006140:	4313      	orrs	r3, r2
 8006142:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	4a29      	ldr	r2, [pc, #164]	; (80061ec <TIM_OC2_SetConfig+0x100>)
 8006148:	4293      	cmp	r3, r2
 800614a:	d003      	beq.n	8006154 <TIM_OC2_SetConfig+0x68>
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	4a28      	ldr	r2, [pc, #160]	; (80061f0 <TIM_OC2_SetConfig+0x104>)
 8006150:	4293      	cmp	r3, r2
 8006152:	d10d      	bne.n	8006170 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006154:	697b      	ldr	r3, [r7, #20]
 8006156:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800615a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800615c:	683b      	ldr	r3, [r7, #0]
 800615e:	68db      	ldr	r3, [r3, #12]
 8006160:	011b      	lsls	r3, r3, #4
 8006162:	697a      	ldr	r2, [r7, #20]
 8006164:	4313      	orrs	r3, r2
 8006166:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006168:	697b      	ldr	r3, [r7, #20]
 800616a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800616e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	4a1e      	ldr	r2, [pc, #120]	; (80061ec <TIM_OC2_SetConfig+0x100>)
 8006174:	4293      	cmp	r3, r2
 8006176:	d00f      	beq.n	8006198 <TIM_OC2_SetConfig+0xac>
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	4a1d      	ldr	r2, [pc, #116]	; (80061f0 <TIM_OC2_SetConfig+0x104>)
 800617c:	4293      	cmp	r3, r2
 800617e:	d00b      	beq.n	8006198 <TIM_OC2_SetConfig+0xac>
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	4a1c      	ldr	r2, [pc, #112]	; (80061f4 <TIM_OC2_SetConfig+0x108>)
 8006184:	4293      	cmp	r3, r2
 8006186:	d007      	beq.n	8006198 <TIM_OC2_SetConfig+0xac>
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	4a1b      	ldr	r2, [pc, #108]	; (80061f8 <TIM_OC2_SetConfig+0x10c>)
 800618c:	4293      	cmp	r3, r2
 800618e:	d003      	beq.n	8006198 <TIM_OC2_SetConfig+0xac>
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	4a1a      	ldr	r2, [pc, #104]	; (80061fc <TIM_OC2_SetConfig+0x110>)
 8006194:	4293      	cmp	r3, r2
 8006196:	d113      	bne.n	80061c0 <TIM_OC2_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006198:	693b      	ldr	r3, [r7, #16]
 800619a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800619e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80061a0:	693b      	ldr	r3, [r7, #16]
 80061a2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80061a6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80061a8:	683b      	ldr	r3, [r7, #0]
 80061aa:	695b      	ldr	r3, [r3, #20]
 80061ac:	009b      	lsls	r3, r3, #2
 80061ae:	693a      	ldr	r2, [r7, #16]
 80061b0:	4313      	orrs	r3, r2
 80061b2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80061b4:	683b      	ldr	r3, [r7, #0]
 80061b6:	699b      	ldr	r3, [r3, #24]
 80061b8:	009b      	lsls	r3, r3, #2
 80061ba:	693a      	ldr	r2, [r7, #16]
 80061bc:	4313      	orrs	r3, r2
 80061be:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	693a      	ldr	r2, [r7, #16]
 80061c4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	68fa      	ldr	r2, [r7, #12]
 80061ca:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80061cc:	683b      	ldr	r3, [r7, #0]
 80061ce:	685a      	ldr	r2, [r3, #4]
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	697a      	ldr	r2, [r7, #20]
 80061d8:	621a      	str	r2, [r3, #32]
}
 80061da:	bf00      	nop
 80061dc:	371c      	adds	r7, #28
 80061de:	46bd      	mov	sp, r7
 80061e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061e4:	4770      	bx	lr
 80061e6:	bf00      	nop
 80061e8:	feff8fff 	.word	0xfeff8fff
 80061ec:	40010000 	.word	0x40010000
 80061f0:	40010400 	.word	0x40010400
 80061f4:	40014000 	.word	0x40014000
 80061f8:	40014400 	.word	0x40014400
 80061fc:	40014800 	.word	0x40014800

08006200 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006200:	b480      	push	{r7}
 8006202:	b087      	sub	sp, #28
 8006204:	af00      	add	r7, sp, #0
 8006206:	6078      	str	r0, [r7, #4]
 8006208:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	6a1b      	ldr	r3, [r3, #32]
 800620e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	6a1b      	ldr	r3, [r3, #32]
 800621a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	685b      	ldr	r3, [r3, #4]
 8006220:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	69db      	ldr	r3, [r3, #28]
 8006226:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006228:	68fa      	ldr	r2, [r7, #12]
 800622a:	4b33      	ldr	r3, [pc, #204]	; (80062f8 <TIM_OC3_SetConfig+0xf8>)
 800622c:	4013      	ands	r3, r2
 800622e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006230:	68fb      	ldr	r3, [r7, #12]
 8006232:	f023 0303 	bic.w	r3, r3, #3
 8006236:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006238:	683b      	ldr	r3, [r7, #0]
 800623a:	681b      	ldr	r3, [r3, #0]
 800623c:	68fa      	ldr	r2, [r7, #12]
 800623e:	4313      	orrs	r3, r2
 8006240:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006242:	697b      	ldr	r3, [r7, #20]
 8006244:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006248:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800624a:	683b      	ldr	r3, [r7, #0]
 800624c:	689b      	ldr	r3, [r3, #8]
 800624e:	021b      	lsls	r3, r3, #8
 8006250:	697a      	ldr	r2, [r7, #20]
 8006252:	4313      	orrs	r3, r2
 8006254:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	4a28      	ldr	r2, [pc, #160]	; (80062fc <TIM_OC3_SetConfig+0xfc>)
 800625a:	4293      	cmp	r3, r2
 800625c:	d003      	beq.n	8006266 <TIM_OC3_SetConfig+0x66>
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	4a27      	ldr	r2, [pc, #156]	; (8006300 <TIM_OC3_SetConfig+0x100>)
 8006262:	4293      	cmp	r3, r2
 8006264:	d10d      	bne.n	8006282 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006266:	697b      	ldr	r3, [r7, #20]
 8006268:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800626c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800626e:	683b      	ldr	r3, [r7, #0]
 8006270:	68db      	ldr	r3, [r3, #12]
 8006272:	021b      	lsls	r3, r3, #8
 8006274:	697a      	ldr	r2, [r7, #20]
 8006276:	4313      	orrs	r3, r2
 8006278:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800627a:	697b      	ldr	r3, [r7, #20]
 800627c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006280:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	4a1d      	ldr	r2, [pc, #116]	; (80062fc <TIM_OC3_SetConfig+0xfc>)
 8006286:	4293      	cmp	r3, r2
 8006288:	d00f      	beq.n	80062aa <TIM_OC3_SetConfig+0xaa>
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	4a1c      	ldr	r2, [pc, #112]	; (8006300 <TIM_OC3_SetConfig+0x100>)
 800628e:	4293      	cmp	r3, r2
 8006290:	d00b      	beq.n	80062aa <TIM_OC3_SetConfig+0xaa>
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	4a1b      	ldr	r2, [pc, #108]	; (8006304 <TIM_OC3_SetConfig+0x104>)
 8006296:	4293      	cmp	r3, r2
 8006298:	d007      	beq.n	80062aa <TIM_OC3_SetConfig+0xaa>
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	4a1a      	ldr	r2, [pc, #104]	; (8006308 <TIM_OC3_SetConfig+0x108>)
 800629e:	4293      	cmp	r3, r2
 80062a0:	d003      	beq.n	80062aa <TIM_OC3_SetConfig+0xaa>
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	4a19      	ldr	r2, [pc, #100]	; (800630c <TIM_OC3_SetConfig+0x10c>)
 80062a6:	4293      	cmp	r3, r2
 80062a8:	d113      	bne.n	80062d2 <TIM_OC3_SetConfig+0xd2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80062aa:	693b      	ldr	r3, [r7, #16]
 80062ac:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80062b0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80062b2:	693b      	ldr	r3, [r7, #16]
 80062b4:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80062b8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80062ba:	683b      	ldr	r3, [r7, #0]
 80062bc:	695b      	ldr	r3, [r3, #20]
 80062be:	011b      	lsls	r3, r3, #4
 80062c0:	693a      	ldr	r2, [r7, #16]
 80062c2:	4313      	orrs	r3, r2
 80062c4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80062c6:	683b      	ldr	r3, [r7, #0]
 80062c8:	699b      	ldr	r3, [r3, #24]
 80062ca:	011b      	lsls	r3, r3, #4
 80062cc:	693a      	ldr	r2, [r7, #16]
 80062ce:	4313      	orrs	r3, r2
 80062d0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	693a      	ldr	r2, [r7, #16]
 80062d6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	68fa      	ldr	r2, [r7, #12]
 80062dc:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80062de:	683b      	ldr	r3, [r7, #0]
 80062e0:	685a      	ldr	r2, [r3, #4]
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	697a      	ldr	r2, [r7, #20]
 80062ea:	621a      	str	r2, [r3, #32]
}
 80062ec:	bf00      	nop
 80062ee:	371c      	adds	r7, #28
 80062f0:	46bd      	mov	sp, r7
 80062f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062f6:	4770      	bx	lr
 80062f8:	fffeff8f 	.word	0xfffeff8f
 80062fc:	40010000 	.word	0x40010000
 8006300:	40010400 	.word	0x40010400
 8006304:	40014000 	.word	0x40014000
 8006308:	40014400 	.word	0x40014400
 800630c:	40014800 	.word	0x40014800

08006310 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006310:	b480      	push	{r7}
 8006312:	b087      	sub	sp, #28
 8006314:	af00      	add	r7, sp, #0
 8006316:	6078      	str	r0, [r7, #4]
 8006318:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	6a1b      	ldr	r3, [r3, #32]
 800631e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	6a1b      	ldr	r3, [r3, #32]
 800632a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	685b      	ldr	r3, [r3, #4]
 8006330:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	69db      	ldr	r3, [r3, #28]
 8006336:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006338:	68fa      	ldr	r2, [r7, #12]
 800633a:	4b24      	ldr	r3, [pc, #144]	; (80063cc <TIM_OC4_SetConfig+0xbc>)
 800633c:	4013      	ands	r3, r2
 800633e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006340:	68fb      	ldr	r3, [r7, #12]
 8006342:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006346:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006348:	683b      	ldr	r3, [r7, #0]
 800634a:	681b      	ldr	r3, [r3, #0]
 800634c:	021b      	lsls	r3, r3, #8
 800634e:	68fa      	ldr	r2, [r7, #12]
 8006350:	4313      	orrs	r3, r2
 8006352:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006354:	693b      	ldr	r3, [r7, #16]
 8006356:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800635a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800635c:	683b      	ldr	r3, [r7, #0]
 800635e:	689b      	ldr	r3, [r3, #8]
 8006360:	031b      	lsls	r3, r3, #12
 8006362:	693a      	ldr	r2, [r7, #16]
 8006364:	4313      	orrs	r3, r2
 8006366:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	4a19      	ldr	r2, [pc, #100]	; (80063d0 <TIM_OC4_SetConfig+0xc0>)
 800636c:	4293      	cmp	r3, r2
 800636e:	d00f      	beq.n	8006390 <TIM_OC4_SetConfig+0x80>
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	4a18      	ldr	r2, [pc, #96]	; (80063d4 <TIM_OC4_SetConfig+0xc4>)
 8006374:	4293      	cmp	r3, r2
 8006376:	d00b      	beq.n	8006390 <TIM_OC4_SetConfig+0x80>
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	4a17      	ldr	r2, [pc, #92]	; (80063d8 <TIM_OC4_SetConfig+0xc8>)
 800637c:	4293      	cmp	r3, r2
 800637e:	d007      	beq.n	8006390 <TIM_OC4_SetConfig+0x80>
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	4a16      	ldr	r2, [pc, #88]	; (80063dc <TIM_OC4_SetConfig+0xcc>)
 8006384:	4293      	cmp	r3, r2
 8006386:	d003      	beq.n	8006390 <TIM_OC4_SetConfig+0x80>
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	4a15      	ldr	r2, [pc, #84]	; (80063e0 <TIM_OC4_SetConfig+0xd0>)
 800638c:	4293      	cmp	r3, r2
 800638e:	d109      	bne.n	80063a4 <TIM_OC4_SetConfig+0x94>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006390:	697b      	ldr	r3, [r7, #20]
 8006392:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006396:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006398:	683b      	ldr	r3, [r7, #0]
 800639a:	695b      	ldr	r3, [r3, #20]
 800639c:	019b      	lsls	r3, r3, #6
 800639e:	697a      	ldr	r2, [r7, #20]
 80063a0:	4313      	orrs	r3, r2
 80063a2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	697a      	ldr	r2, [r7, #20]
 80063a8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	68fa      	ldr	r2, [r7, #12]
 80063ae:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80063b0:	683b      	ldr	r3, [r7, #0]
 80063b2:	685a      	ldr	r2, [r3, #4]
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	693a      	ldr	r2, [r7, #16]
 80063bc:	621a      	str	r2, [r3, #32]
}
 80063be:	bf00      	nop
 80063c0:	371c      	adds	r7, #28
 80063c2:	46bd      	mov	sp, r7
 80063c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063c8:	4770      	bx	lr
 80063ca:	bf00      	nop
 80063cc:	feff8fff 	.word	0xfeff8fff
 80063d0:	40010000 	.word	0x40010000
 80063d4:	40010400 	.word	0x40010400
 80063d8:	40014000 	.word	0x40014000
 80063dc:	40014400 	.word	0x40014400
 80063e0:	40014800 	.word	0x40014800

080063e4 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80063e4:	b480      	push	{r7}
 80063e6:	b087      	sub	sp, #28
 80063e8:	af00      	add	r7, sp, #0
 80063ea:	6078      	str	r0, [r7, #4]
 80063ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	6a1b      	ldr	r3, [r3, #32]
 80063f2:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	6a1b      	ldr	r3, [r3, #32]
 80063fe:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	685b      	ldr	r3, [r3, #4]
 8006404:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800640a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800640c:	68fa      	ldr	r2, [r7, #12]
 800640e:	4b21      	ldr	r3, [pc, #132]	; (8006494 <TIM_OC5_SetConfig+0xb0>)
 8006410:	4013      	ands	r3, r2
 8006412:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006414:	683b      	ldr	r3, [r7, #0]
 8006416:	681b      	ldr	r3, [r3, #0]
 8006418:	68fa      	ldr	r2, [r7, #12]
 800641a:	4313      	orrs	r3, r2
 800641c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800641e:	693b      	ldr	r3, [r7, #16]
 8006420:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8006424:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8006426:	683b      	ldr	r3, [r7, #0]
 8006428:	689b      	ldr	r3, [r3, #8]
 800642a:	041b      	lsls	r3, r3, #16
 800642c:	693a      	ldr	r2, [r7, #16]
 800642e:	4313      	orrs	r3, r2
 8006430:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	4a18      	ldr	r2, [pc, #96]	; (8006498 <TIM_OC5_SetConfig+0xb4>)
 8006436:	4293      	cmp	r3, r2
 8006438:	d00f      	beq.n	800645a <TIM_OC5_SetConfig+0x76>
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	4a17      	ldr	r2, [pc, #92]	; (800649c <TIM_OC5_SetConfig+0xb8>)
 800643e:	4293      	cmp	r3, r2
 8006440:	d00b      	beq.n	800645a <TIM_OC5_SetConfig+0x76>
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	4a16      	ldr	r2, [pc, #88]	; (80064a0 <TIM_OC5_SetConfig+0xbc>)
 8006446:	4293      	cmp	r3, r2
 8006448:	d007      	beq.n	800645a <TIM_OC5_SetConfig+0x76>
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	4a15      	ldr	r2, [pc, #84]	; (80064a4 <TIM_OC5_SetConfig+0xc0>)
 800644e:	4293      	cmp	r3, r2
 8006450:	d003      	beq.n	800645a <TIM_OC5_SetConfig+0x76>
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	4a14      	ldr	r2, [pc, #80]	; (80064a8 <TIM_OC5_SetConfig+0xc4>)
 8006456:	4293      	cmp	r3, r2
 8006458:	d109      	bne.n	800646e <TIM_OC5_SetConfig+0x8a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800645a:	697b      	ldr	r3, [r7, #20]
 800645c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006460:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8006462:	683b      	ldr	r3, [r7, #0]
 8006464:	695b      	ldr	r3, [r3, #20]
 8006466:	021b      	lsls	r3, r3, #8
 8006468:	697a      	ldr	r2, [r7, #20]
 800646a:	4313      	orrs	r3, r2
 800646c:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	697a      	ldr	r2, [r7, #20]
 8006472:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	68fa      	ldr	r2, [r7, #12]
 8006478:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800647a:	683b      	ldr	r3, [r7, #0]
 800647c:	685a      	ldr	r2, [r3, #4]
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	693a      	ldr	r2, [r7, #16]
 8006486:	621a      	str	r2, [r3, #32]
}
 8006488:	bf00      	nop
 800648a:	371c      	adds	r7, #28
 800648c:	46bd      	mov	sp, r7
 800648e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006492:	4770      	bx	lr
 8006494:	fffeff8f 	.word	0xfffeff8f
 8006498:	40010000 	.word	0x40010000
 800649c:	40010400 	.word	0x40010400
 80064a0:	40014000 	.word	0x40014000
 80064a4:	40014400 	.word	0x40014400
 80064a8:	40014800 	.word	0x40014800

080064ac <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80064ac:	b480      	push	{r7}
 80064ae:	b087      	sub	sp, #28
 80064b0:	af00      	add	r7, sp, #0
 80064b2:	6078      	str	r0, [r7, #4]
 80064b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	6a1b      	ldr	r3, [r3, #32]
 80064ba:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	6a1b      	ldr	r3, [r3, #32]
 80064c6:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	685b      	ldr	r3, [r3, #4]
 80064cc:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80064d2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80064d4:	68fa      	ldr	r2, [r7, #12]
 80064d6:	4b22      	ldr	r3, [pc, #136]	; (8006560 <TIM_OC6_SetConfig+0xb4>)
 80064d8:	4013      	ands	r3, r2
 80064da:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80064dc:	683b      	ldr	r3, [r7, #0]
 80064de:	681b      	ldr	r3, [r3, #0]
 80064e0:	021b      	lsls	r3, r3, #8
 80064e2:	68fa      	ldr	r2, [r7, #12]
 80064e4:	4313      	orrs	r3, r2
 80064e6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80064e8:	693b      	ldr	r3, [r7, #16]
 80064ea:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80064ee:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80064f0:	683b      	ldr	r3, [r7, #0]
 80064f2:	689b      	ldr	r3, [r3, #8]
 80064f4:	051b      	lsls	r3, r3, #20
 80064f6:	693a      	ldr	r2, [r7, #16]
 80064f8:	4313      	orrs	r3, r2
 80064fa:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	4a19      	ldr	r2, [pc, #100]	; (8006564 <TIM_OC6_SetConfig+0xb8>)
 8006500:	4293      	cmp	r3, r2
 8006502:	d00f      	beq.n	8006524 <TIM_OC6_SetConfig+0x78>
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	4a18      	ldr	r2, [pc, #96]	; (8006568 <TIM_OC6_SetConfig+0xbc>)
 8006508:	4293      	cmp	r3, r2
 800650a:	d00b      	beq.n	8006524 <TIM_OC6_SetConfig+0x78>
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	4a17      	ldr	r2, [pc, #92]	; (800656c <TIM_OC6_SetConfig+0xc0>)
 8006510:	4293      	cmp	r3, r2
 8006512:	d007      	beq.n	8006524 <TIM_OC6_SetConfig+0x78>
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	4a16      	ldr	r2, [pc, #88]	; (8006570 <TIM_OC6_SetConfig+0xc4>)
 8006518:	4293      	cmp	r3, r2
 800651a:	d003      	beq.n	8006524 <TIM_OC6_SetConfig+0x78>
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	4a15      	ldr	r2, [pc, #84]	; (8006574 <TIM_OC6_SetConfig+0xc8>)
 8006520:	4293      	cmp	r3, r2
 8006522:	d109      	bne.n	8006538 <TIM_OC6_SetConfig+0x8c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8006524:	697b      	ldr	r3, [r7, #20]
 8006526:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800652a:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800652c:	683b      	ldr	r3, [r7, #0]
 800652e:	695b      	ldr	r3, [r3, #20]
 8006530:	029b      	lsls	r3, r3, #10
 8006532:	697a      	ldr	r2, [r7, #20]
 8006534:	4313      	orrs	r3, r2
 8006536:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	697a      	ldr	r2, [r7, #20]
 800653c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	68fa      	ldr	r2, [r7, #12]
 8006542:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8006544:	683b      	ldr	r3, [r7, #0]
 8006546:	685a      	ldr	r2, [r3, #4]
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	693a      	ldr	r2, [r7, #16]
 8006550:	621a      	str	r2, [r3, #32]
}
 8006552:	bf00      	nop
 8006554:	371c      	adds	r7, #28
 8006556:	46bd      	mov	sp, r7
 8006558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800655c:	4770      	bx	lr
 800655e:	bf00      	nop
 8006560:	feff8fff 	.word	0xfeff8fff
 8006564:	40010000 	.word	0x40010000
 8006568:	40010400 	.word	0x40010400
 800656c:	40014000 	.word	0x40014000
 8006570:	40014400 	.word	0x40014400
 8006574:	40014800 	.word	0x40014800

08006578 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006578:	b480      	push	{r7}
 800657a:	b087      	sub	sp, #28
 800657c:	af00      	add	r7, sp, #0
 800657e:	60f8      	str	r0, [r7, #12]
 8006580:	60b9      	str	r1, [r7, #8]
 8006582:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006584:	68fb      	ldr	r3, [r7, #12]
 8006586:	6a1b      	ldr	r3, [r3, #32]
 8006588:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800658a:	68fb      	ldr	r3, [r7, #12]
 800658c:	6a1b      	ldr	r3, [r3, #32]
 800658e:	f023 0201 	bic.w	r2, r3, #1
 8006592:	68fb      	ldr	r3, [r7, #12]
 8006594:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006596:	68fb      	ldr	r3, [r7, #12]
 8006598:	699b      	ldr	r3, [r3, #24]
 800659a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800659c:	693b      	ldr	r3, [r7, #16]
 800659e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80065a2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	011b      	lsls	r3, r3, #4
 80065a8:	693a      	ldr	r2, [r7, #16]
 80065aa:	4313      	orrs	r3, r2
 80065ac:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80065ae:	697b      	ldr	r3, [r7, #20]
 80065b0:	f023 030a 	bic.w	r3, r3, #10
 80065b4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80065b6:	697a      	ldr	r2, [r7, #20]
 80065b8:	68bb      	ldr	r3, [r7, #8]
 80065ba:	4313      	orrs	r3, r2
 80065bc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80065be:	68fb      	ldr	r3, [r7, #12]
 80065c0:	693a      	ldr	r2, [r7, #16]
 80065c2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80065c4:	68fb      	ldr	r3, [r7, #12]
 80065c6:	697a      	ldr	r2, [r7, #20]
 80065c8:	621a      	str	r2, [r3, #32]
}
 80065ca:	bf00      	nop
 80065cc:	371c      	adds	r7, #28
 80065ce:	46bd      	mov	sp, r7
 80065d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065d4:	4770      	bx	lr

080065d6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80065d6:	b480      	push	{r7}
 80065d8:	b087      	sub	sp, #28
 80065da:	af00      	add	r7, sp, #0
 80065dc:	60f8      	str	r0, [r7, #12]
 80065de:	60b9      	str	r1, [r7, #8]
 80065e0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80065e2:	68fb      	ldr	r3, [r7, #12]
 80065e4:	6a1b      	ldr	r3, [r3, #32]
 80065e6:	f023 0210 	bic.w	r2, r3, #16
 80065ea:	68fb      	ldr	r3, [r7, #12]
 80065ec:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80065ee:	68fb      	ldr	r3, [r7, #12]
 80065f0:	699b      	ldr	r3, [r3, #24]
 80065f2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80065f4:	68fb      	ldr	r3, [r7, #12]
 80065f6:	6a1b      	ldr	r3, [r3, #32]
 80065f8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80065fa:	697b      	ldr	r3, [r7, #20]
 80065fc:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006600:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	031b      	lsls	r3, r3, #12
 8006606:	697a      	ldr	r2, [r7, #20]
 8006608:	4313      	orrs	r3, r2
 800660a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800660c:	693b      	ldr	r3, [r7, #16]
 800660e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8006612:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006614:	68bb      	ldr	r3, [r7, #8]
 8006616:	011b      	lsls	r3, r3, #4
 8006618:	693a      	ldr	r2, [r7, #16]
 800661a:	4313      	orrs	r3, r2
 800661c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800661e:	68fb      	ldr	r3, [r7, #12]
 8006620:	697a      	ldr	r2, [r7, #20]
 8006622:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006624:	68fb      	ldr	r3, [r7, #12]
 8006626:	693a      	ldr	r2, [r7, #16]
 8006628:	621a      	str	r2, [r3, #32]
}
 800662a:	bf00      	nop
 800662c:	371c      	adds	r7, #28
 800662e:	46bd      	mov	sp, r7
 8006630:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006634:	4770      	bx	lr
	...

08006638 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006638:	b480      	push	{r7}
 800663a:	b085      	sub	sp, #20
 800663c:	af00      	add	r7, sp, #0
 800663e:	6078      	str	r0, [r7, #4]
 8006640:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	689b      	ldr	r3, [r3, #8]
 8006646:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006648:	68fa      	ldr	r2, [r7, #12]
 800664a:	4b09      	ldr	r3, [pc, #36]	; (8006670 <TIM_ITRx_SetConfig+0x38>)
 800664c:	4013      	ands	r3, r2
 800664e:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006650:	683a      	ldr	r2, [r7, #0]
 8006652:	68fb      	ldr	r3, [r7, #12]
 8006654:	4313      	orrs	r3, r2
 8006656:	f043 0307 	orr.w	r3, r3, #7
 800665a:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	68fa      	ldr	r2, [r7, #12]
 8006660:	609a      	str	r2, [r3, #8]
}
 8006662:	bf00      	nop
 8006664:	3714      	adds	r7, #20
 8006666:	46bd      	mov	sp, r7
 8006668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800666c:	4770      	bx	lr
 800666e:	bf00      	nop
 8006670:	ffcfff8f 	.word	0xffcfff8f

08006674 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006674:	b480      	push	{r7}
 8006676:	b087      	sub	sp, #28
 8006678:	af00      	add	r7, sp, #0
 800667a:	60f8      	str	r0, [r7, #12]
 800667c:	60b9      	str	r1, [r7, #8]
 800667e:	607a      	str	r2, [r7, #4]
 8006680:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006682:	68fb      	ldr	r3, [r7, #12]
 8006684:	689b      	ldr	r3, [r3, #8]
 8006686:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006688:	697b      	ldr	r3, [r7, #20]
 800668a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800668e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006690:	683b      	ldr	r3, [r7, #0]
 8006692:	021a      	lsls	r2, r3, #8
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	431a      	orrs	r2, r3
 8006698:	68bb      	ldr	r3, [r7, #8]
 800669a:	4313      	orrs	r3, r2
 800669c:	697a      	ldr	r2, [r7, #20]
 800669e:	4313      	orrs	r3, r2
 80066a0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80066a2:	68fb      	ldr	r3, [r7, #12]
 80066a4:	697a      	ldr	r2, [r7, #20]
 80066a6:	609a      	str	r2, [r3, #8]
}
 80066a8:	bf00      	nop
 80066aa:	371c      	adds	r7, #28
 80066ac:	46bd      	mov	sp, r7
 80066ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066b2:	4770      	bx	lr

080066b4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80066b4:	b480      	push	{r7}
 80066b6:	b087      	sub	sp, #28
 80066b8:	af00      	add	r7, sp, #0
 80066ba:	60f8      	str	r0, [r7, #12]
 80066bc:	60b9      	str	r1, [r7, #8]
 80066be:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80066c0:	68bb      	ldr	r3, [r7, #8]
 80066c2:	f003 031f 	and.w	r3, r3, #31
 80066c6:	2201      	movs	r2, #1
 80066c8:	fa02 f303 	lsl.w	r3, r2, r3
 80066cc:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80066ce:	68fb      	ldr	r3, [r7, #12]
 80066d0:	6a1a      	ldr	r2, [r3, #32]
 80066d2:	697b      	ldr	r3, [r7, #20]
 80066d4:	43db      	mvns	r3, r3
 80066d6:	401a      	ands	r2, r3
 80066d8:	68fb      	ldr	r3, [r7, #12]
 80066da:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80066dc:	68fb      	ldr	r3, [r7, #12]
 80066de:	6a1a      	ldr	r2, [r3, #32]
 80066e0:	68bb      	ldr	r3, [r7, #8]
 80066e2:	f003 031f 	and.w	r3, r3, #31
 80066e6:	6879      	ldr	r1, [r7, #4]
 80066e8:	fa01 f303 	lsl.w	r3, r1, r3
 80066ec:	431a      	orrs	r2, r3
 80066ee:	68fb      	ldr	r3, [r7, #12]
 80066f0:	621a      	str	r2, [r3, #32]
}
 80066f2:	bf00      	nop
 80066f4:	371c      	adds	r7, #28
 80066f6:	46bd      	mov	sp, r7
 80066f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066fc:	4770      	bx	lr
	...

08006700 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006700:	b480      	push	{r7}
 8006702:	b085      	sub	sp, #20
 8006704:	af00      	add	r7, sp, #0
 8006706:	6078      	str	r0, [r7, #4]
 8006708:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006710:	2b01      	cmp	r3, #1
 8006712:	d101      	bne.n	8006718 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006714:	2302      	movs	r3, #2
 8006716:	e06d      	b.n	80067f4 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	2201      	movs	r2, #1
 800671c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	2202      	movs	r2, #2
 8006724:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	681b      	ldr	r3, [r3, #0]
 800672c:	685b      	ldr	r3, [r3, #4]
 800672e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	681b      	ldr	r3, [r3, #0]
 8006734:	689b      	ldr	r3, [r3, #8]
 8006736:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	681b      	ldr	r3, [r3, #0]
 800673c:	4a30      	ldr	r2, [pc, #192]	; (8006800 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800673e:	4293      	cmp	r3, r2
 8006740:	d004      	beq.n	800674c <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	681b      	ldr	r3, [r3, #0]
 8006746:	4a2f      	ldr	r2, [pc, #188]	; (8006804 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8006748:	4293      	cmp	r3, r2
 800674a:	d108      	bne.n	800675e <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800674c:	68fb      	ldr	r3, [r7, #12]
 800674e:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8006752:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8006754:	683b      	ldr	r3, [r7, #0]
 8006756:	685b      	ldr	r3, [r3, #4]
 8006758:	68fa      	ldr	r2, [r7, #12]
 800675a:	4313      	orrs	r3, r2
 800675c:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800675e:	68fb      	ldr	r3, [r7, #12]
 8006760:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006764:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006766:	683b      	ldr	r3, [r7, #0]
 8006768:	681b      	ldr	r3, [r3, #0]
 800676a:	68fa      	ldr	r2, [r7, #12]
 800676c:	4313      	orrs	r3, r2
 800676e:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	681b      	ldr	r3, [r3, #0]
 8006774:	68fa      	ldr	r2, [r7, #12]
 8006776:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	681b      	ldr	r3, [r3, #0]
 800677c:	4a20      	ldr	r2, [pc, #128]	; (8006800 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800677e:	4293      	cmp	r3, r2
 8006780:	d022      	beq.n	80067c8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	681b      	ldr	r3, [r3, #0]
 8006786:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800678a:	d01d      	beq.n	80067c8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	681b      	ldr	r3, [r3, #0]
 8006790:	4a1d      	ldr	r2, [pc, #116]	; (8006808 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8006792:	4293      	cmp	r3, r2
 8006794:	d018      	beq.n	80067c8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	681b      	ldr	r3, [r3, #0]
 800679a:	4a1c      	ldr	r2, [pc, #112]	; (800680c <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800679c:	4293      	cmp	r3, r2
 800679e:	d013      	beq.n	80067c8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	681b      	ldr	r3, [r3, #0]
 80067a4:	4a1a      	ldr	r2, [pc, #104]	; (8006810 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 80067a6:	4293      	cmp	r3, r2
 80067a8:	d00e      	beq.n	80067c8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	681b      	ldr	r3, [r3, #0]
 80067ae:	4a15      	ldr	r2, [pc, #84]	; (8006804 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80067b0:	4293      	cmp	r3, r2
 80067b2:	d009      	beq.n	80067c8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	681b      	ldr	r3, [r3, #0]
 80067b8:	4a16      	ldr	r2, [pc, #88]	; (8006814 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 80067ba:	4293      	cmp	r3, r2
 80067bc:	d004      	beq.n	80067c8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	681b      	ldr	r3, [r3, #0]
 80067c2:	4a15      	ldr	r2, [pc, #84]	; (8006818 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 80067c4:	4293      	cmp	r3, r2
 80067c6:	d10c      	bne.n	80067e2 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80067c8:	68bb      	ldr	r3, [r7, #8]
 80067ca:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80067ce:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80067d0:	683b      	ldr	r3, [r7, #0]
 80067d2:	689b      	ldr	r3, [r3, #8]
 80067d4:	68ba      	ldr	r2, [r7, #8]
 80067d6:	4313      	orrs	r3, r2
 80067d8:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	681b      	ldr	r3, [r3, #0]
 80067de:	68ba      	ldr	r2, [r7, #8]
 80067e0:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	2201      	movs	r2, #1
 80067e6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	2200      	movs	r2, #0
 80067ee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80067f2:	2300      	movs	r3, #0
}
 80067f4:	4618      	mov	r0, r3
 80067f6:	3714      	adds	r7, #20
 80067f8:	46bd      	mov	sp, r7
 80067fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067fe:	4770      	bx	lr
 8006800:	40010000 	.word	0x40010000
 8006804:	40010400 	.word	0x40010400
 8006808:	40000400 	.word	0x40000400
 800680c:	40000800 	.word	0x40000800
 8006810:	40000c00 	.word	0x40000c00
 8006814:	40001800 	.word	0x40001800
 8006818:	40014000 	.word	0x40014000

0800681c <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800681c:	b480      	push	{r7}
 800681e:	b085      	sub	sp, #20
 8006820:	af00      	add	r7, sp, #0
 8006822:	6078      	str	r0, [r7, #4]
 8006824:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8006826:	2300      	movs	r3, #0
 8006828:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006830:	2b01      	cmp	r3, #1
 8006832:	d101      	bne.n	8006838 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8006834:	2302      	movs	r3, #2
 8006836:	e087      	b.n	8006948 <HAL_TIMEx_ConfigBreakDeadTime+0x12c>
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	2201      	movs	r2, #1
 800683c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8006840:	68fb      	ldr	r3, [r7, #12]
 8006842:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8006846:	683b      	ldr	r3, [r7, #0]
 8006848:	68db      	ldr	r3, [r3, #12]
 800684a:	4313      	orrs	r3, r2
 800684c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800684e:	68fb      	ldr	r3, [r7, #12]
 8006850:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8006854:	683b      	ldr	r3, [r7, #0]
 8006856:	689b      	ldr	r3, [r3, #8]
 8006858:	4313      	orrs	r3, r2
 800685a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800685c:	68fb      	ldr	r3, [r7, #12]
 800685e:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8006862:	683b      	ldr	r3, [r7, #0]
 8006864:	685b      	ldr	r3, [r3, #4]
 8006866:	4313      	orrs	r3, r2
 8006868:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800686a:	68fb      	ldr	r3, [r7, #12]
 800686c:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8006870:	683b      	ldr	r3, [r7, #0]
 8006872:	681b      	ldr	r3, [r3, #0]
 8006874:	4313      	orrs	r3, r2
 8006876:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8006878:	68fb      	ldr	r3, [r7, #12]
 800687a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800687e:	683b      	ldr	r3, [r7, #0]
 8006880:	691b      	ldr	r3, [r3, #16]
 8006882:	4313      	orrs	r3, r2
 8006884:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8006886:	68fb      	ldr	r3, [r7, #12]
 8006888:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800688c:	683b      	ldr	r3, [r7, #0]
 800688e:	695b      	ldr	r3, [r3, #20]
 8006890:	4313      	orrs	r3, r2
 8006892:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8006894:	68fb      	ldr	r3, [r7, #12]
 8006896:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800689a:	683b      	ldr	r3, [r7, #0]
 800689c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800689e:	4313      	orrs	r3, r2
 80068a0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 80068a2:	68fb      	ldr	r3, [r7, #12]
 80068a4:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 80068a8:	683b      	ldr	r3, [r7, #0]
 80068aa:	699b      	ldr	r3, [r3, #24]
 80068ac:	041b      	lsls	r3, r3, #16
 80068ae:	4313      	orrs	r3, r2
 80068b0:	60fb      	str	r3, [r7, #12]

#if defined(TIM_BDTR_BKBID)
  if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	681b      	ldr	r3, [r3, #0]
 80068b6:	4a27      	ldr	r2, [pc, #156]	; (8006954 <HAL_TIMEx_ConfigBreakDeadTime+0x138>)
 80068b8:	4293      	cmp	r3, r2
 80068ba:	d004      	beq.n	80068c6 <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	681b      	ldr	r3, [r3, #0]
 80068c0:	4a25      	ldr	r2, [pc, #148]	; (8006958 <HAL_TIMEx_ConfigBreakDeadTime+0x13c>)
 80068c2:	4293      	cmp	r3, r2
 80068c4:	d106      	bne.n	80068d4 <HAL_TIMEx_ConfigBreakDeadTime+0xb8>
  {
    /* Check the parameters */
    assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

    /* Set BREAK AF mode */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 80068c6:	68fb      	ldr	r3, [r7, #12]
 80068c8:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 80068cc:	683b      	ldr	r3, [r7, #0]
 80068ce:	69db      	ldr	r3, [r3, #28]
 80068d0:	4313      	orrs	r3, r2
 80068d2:	60fb      	str	r3, [r7, #12]
  }

#endif /* TIM_BDTR_BKBID */
  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	681b      	ldr	r3, [r3, #0]
 80068d8:	4a1e      	ldr	r2, [pc, #120]	; (8006954 <HAL_TIMEx_ConfigBreakDeadTime+0x138>)
 80068da:	4293      	cmp	r3, r2
 80068dc:	d004      	beq.n	80068e8 <HAL_TIMEx_ConfigBreakDeadTime+0xcc>
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	681b      	ldr	r3, [r3, #0]
 80068e2:	4a1d      	ldr	r2, [pc, #116]	; (8006958 <HAL_TIMEx_ConfigBreakDeadTime+0x13c>)
 80068e4:	4293      	cmp	r3, r2
 80068e6:	d126      	bne.n	8006936 <HAL_TIMEx_ConfigBreakDeadTime+0x11a>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 80068e8:	68fb      	ldr	r3, [r7, #12]
 80068ea:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 80068ee:	683b      	ldr	r3, [r7, #0]
 80068f0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80068f2:	051b      	lsls	r3, r3, #20
 80068f4:	4313      	orrs	r3, r2
 80068f6:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 80068f8:	68fb      	ldr	r3, [r7, #12]
 80068fa:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 80068fe:	683b      	ldr	r3, [r7, #0]
 8006900:	6a1b      	ldr	r3, [r3, #32]
 8006902:	4313      	orrs	r3, r2
 8006904:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8006906:	68fb      	ldr	r3, [r7, #12]
 8006908:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 800690c:	683b      	ldr	r3, [r7, #0]
 800690e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006910:	4313      	orrs	r3, r2
 8006912:	60fb      	str	r3, [r7, #12]
#if defined(TIM_BDTR_BKBID)

    if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	681b      	ldr	r3, [r3, #0]
 8006918:	4a0e      	ldr	r2, [pc, #56]	; (8006954 <HAL_TIMEx_ConfigBreakDeadTime+0x138>)
 800691a:	4293      	cmp	r3, r2
 800691c:	d004      	beq.n	8006928 <HAL_TIMEx_ConfigBreakDeadTime+0x10c>
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	681b      	ldr	r3, [r3, #0]
 8006922:	4a0d      	ldr	r2, [pc, #52]	; (8006958 <HAL_TIMEx_ConfigBreakDeadTime+0x13c>)
 8006924:	4293      	cmp	r3, r2
 8006926:	d106      	bne.n	8006936 <HAL_TIMEx_ConfigBreakDeadTime+0x11a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

      /* Set BREAK2 AF mode */
      MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 8006928:	68fb      	ldr	r3, [r7, #12]
 800692a:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 800692e:	683b      	ldr	r3, [r7, #0]
 8006930:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006932:	4313      	orrs	r3, r2
 8006934:	60fb      	str	r3, [r7, #12]
    }
#endif /* TIM_BDTR_BKBID */
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	681b      	ldr	r3, [r3, #0]
 800693a:	68fa      	ldr	r2, [r7, #12]
 800693c:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	2200      	movs	r2, #0
 8006942:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006946:	2300      	movs	r3, #0
}
 8006948:	4618      	mov	r0, r3
 800694a:	3714      	adds	r7, #20
 800694c:	46bd      	mov	sp, r7
 800694e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006952:	4770      	bx	lr
 8006954:	40010000 	.word	0x40010000
 8006958:	40010400 	.word	0x40010400

0800695c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800695c:	b480      	push	{r7}
 800695e:	b083      	sub	sp, #12
 8006960:	af00      	add	r7, sp, #0
 8006962:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006964:	bf00      	nop
 8006966:	370c      	adds	r7, #12
 8006968:	46bd      	mov	sp, r7
 800696a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800696e:	4770      	bx	lr

08006970 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006970:	b480      	push	{r7}
 8006972:	b083      	sub	sp, #12
 8006974:	af00      	add	r7, sp, #0
 8006976:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006978:	bf00      	nop
 800697a:	370c      	adds	r7, #12
 800697c:	46bd      	mov	sp, r7
 800697e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006982:	4770      	bx	lr

08006984 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8006984:	b480      	push	{r7}
 8006986:	b083      	sub	sp, #12
 8006988:	af00      	add	r7, sp, #0
 800698a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800698c:	bf00      	nop
 800698e:	370c      	adds	r7, #12
 8006990:	46bd      	mov	sp, r7
 8006992:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006996:	4770      	bx	lr

08006998 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006998:	b580      	push	{r7, lr}
 800699a:	b082      	sub	sp, #8
 800699c:	af00      	add	r7, sp, #0
 800699e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	2b00      	cmp	r3, #0
 80069a4:	d101      	bne.n	80069aa <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80069a6:	2301      	movs	r3, #1
 80069a8:	e042      	b.n	8006a30 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80069b0:	2b00      	cmp	r3, #0
 80069b2:	d106      	bne.n	80069c2 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	2200      	movs	r2, #0
 80069b8:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80069bc:	6878      	ldr	r0, [r7, #4]
 80069be:	f7fa fcaf 	bl	8001320 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	2224      	movs	r2, #36	; 0x24
 80069c6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  __HAL_UART_DISABLE(huart);
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	681b      	ldr	r3, [r3, #0]
 80069ce:	681a      	ldr	r2, [r3, #0]
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	681b      	ldr	r3, [r3, #0]
 80069d4:	f022 0201 	bic.w	r2, r2, #1
 80069d8:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80069da:	6878      	ldr	r0, [r7, #4]
 80069dc:	f000 f82c 	bl	8006a38 <UART_SetConfig>
 80069e0:	4603      	mov	r3, r0
 80069e2:	2b01      	cmp	r3, #1
 80069e4:	d101      	bne.n	80069ea <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 80069e6:	2301      	movs	r3, #1
 80069e8:	e022      	b.n	8006a30 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80069ee:	2b00      	cmp	r3, #0
 80069f0:	d002      	beq.n	80069f8 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 80069f2:	6878      	ldr	r0, [r7, #4]
 80069f4:	f000 fe8c 	bl	8007710 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	681b      	ldr	r3, [r3, #0]
 80069fc:	685a      	ldr	r2, [r3, #4]
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	681b      	ldr	r3, [r3, #0]
 8006a02:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8006a06:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	681b      	ldr	r3, [r3, #0]
 8006a0c:	689a      	ldr	r2, [r3, #8]
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	681b      	ldr	r3, [r3, #0]
 8006a12:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8006a16:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	681b      	ldr	r3, [r3, #0]
 8006a1c:	681a      	ldr	r2, [r3, #0]
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	681b      	ldr	r3, [r3, #0]
 8006a22:	f042 0201 	orr.w	r2, r2, #1
 8006a26:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006a28:	6878      	ldr	r0, [r7, #4]
 8006a2a:	f000 ff13 	bl	8007854 <UART_CheckIdleState>
 8006a2e:	4603      	mov	r3, r0
}
 8006a30:	4618      	mov	r0, r3
 8006a32:	3708      	adds	r7, #8
 8006a34:	46bd      	mov	sp, r7
 8006a36:	bd80      	pop	{r7, pc}

08006a38 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006a38:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006a3c:	b092      	sub	sp, #72	; 0x48
 8006a3e:	af00      	add	r7, sp, #0
 8006a40:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8006a42:	2300      	movs	r3, #0
 8006a44:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006a48:	697b      	ldr	r3, [r7, #20]
 8006a4a:	689a      	ldr	r2, [r3, #8]
 8006a4c:	697b      	ldr	r3, [r7, #20]
 8006a4e:	691b      	ldr	r3, [r3, #16]
 8006a50:	431a      	orrs	r2, r3
 8006a52:	697b      	ldr	r3, [r7, #20]
 8006a54:	695b      	ldr	r3, [r3, #20]
 8006a56:	431a      	orrs	r2, r3
 8006a58:	697b      	ldr	r3, [r7, #20]
 8006a5a:	69db      	ldr	r3, [r3, #28]
 8006a5c:	4313      	orrs	r3, r2
 8006a5e:	647b      	str	r3, [r7, #68]	; 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006a60:	697b      	ldr	r3, [r7, #20]
 8006a62:	681b      	ldr	r3, [r3, #0]
 8006a64:	681a      	ldr	r2, [r3, #0]
 8006a66:	4bbe      	ldr	r3, [pc, #760]	; (8006d60 <UART_SetConfig+0x328>)
 8006a68:	4013      	ands	r3, r2
 8006a6a:	697a      	ldr	r2, [r7, #20]
 8006a6c:	6812      	ldr	r2, [r2, #0]
 8006a6e:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8006a70:	430b      	orrs	r3, r1
 8006a72:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006a74:	697b      	ldr	r3, [r7, #20]
 8006a76:	681b      	ldr	r3, [r3, #0]
 8006a78:	685b      	ldr	r3, [r3, #4]
 8006a7a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8006a7e:	697b      	ldr	r3, [r7, #20]
 8006a80:	68da      	ldr	r2, [r3, #12]
 8006a82:	697b      	ldr	r3, [r7, #20]
 8006a84:	681b      	ldr	r3, [r3, #0]
 8006a86:	430a      	orrs	r2, r1
 8006a88:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006a8a:	697b      	ldr	r3, [r7, #20]
 8006a8c:	699b      	ldr	r3, [r3, #24]
 8006a8e:	647b      	str	r3, [r7, #68]	; 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006a90:	697b      	ldr	r3, [r7, #20]
 8006a92:	681b      	ldr	r3, [r3, #0]
 8006a94:	4ab3      	ldr	r2, [pc, #716]	; (8006d64 <UART_SetConfig+0x32c>)
 8006a96:	4293      	cmp	r3, r2
 8006a98:	d004      	beq.n	8006aa4 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8006a9a:	697b      	ldr	r3, [r7, #20]
 8006a9c:	6a1b      	ldr	r3, [r3, #32]
 8006a9e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006aa0:	4313      	orrs	r3, r2
 8006aa2:	647b      	str	r3, [r7, #68]	; 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006aa4:	697b      	ldr	r3, [r7, #20]
 8006aa6:	681b      	ldr	r3, [r3, #0]
 8006aa8:	689a      	ldr	r2, [r3, #8]
 8006aaa:	4baf      	ldr	r3, [pc, #700]	; (8006d68 <UART_SetConfig+0x330>)
 8006aac:	4013      	ands	r3, r2
 8006aae:	697a      	ldr	r2, [r7, #20]
 8006ab0:	6812      	ldr	r2, [r2, #0]
 8006ab2:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8006ab4:	430b      	orrs	r3, r1
 8006ab6:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8006ab8:	697b      	ldr	r3, [r7, #20]
 8006aba:	681b      	ldr	r3, [r3, #0]
 8006abc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006abe:	f023 010f 	bic.w	r1, r3, #15
 8006ac2:	697b      	ldr	r3, [r7, #20]
 8006ac4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006ac6:	697b      	ldr	r3, [r7, #20]
 8006ac8:	681b      	ldr	r3, [r3, #0]
 8006aca:	430a      	orrs	r2, r1
 8006acc:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006ace:	697b      	ldr	r3, [r7, #20]
 8006ad0:	681b      	ldr	r3, [r3, #0]
 8006ad2:	4aa6      	ldr	r2, [pc, #664]	; (8006d6c <UART_SetConfig+0x334>)
 8006ad4:	4293      	cmp	r3, r2
 8006ad6:	d177      	bne.n	8006bc8 <UART_SetConfig+0x190>
 8006ad8:	4ba5      	ldr	r3, [pc, #660]	; (8006d70 <UART_SetConfig+0x338>)
 8006ada:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006adc:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8006ae0:	2b28      	cmp	r3, #40	; 0x28
 8006ae2:	d86d      	bhi.n	8006bc0 <UART_SetConfig+0x188>
 8006ae4:	a201      	add	r2, pc, #4	; (adr r2, 8006aec <UART_SetConfig+0xb4>)
 8006ae6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006aea:	bf00      	nop
 8006aec:	08006b91 	.word	0x08006b91
 8006af0:	08006bc1 	.word	0x08006bc1
 8006af4:	08006bc1 	.word	0x08006bc1
 8006af8:	08006bc1 	.word	0x08006bc1
 8006afc:	08006bc1 	.word	0x08006bc1
 8006b00:	08006bc1 	.word	0x08006bc1
 8006b04:	08006bc1 	.word	0x08006bc1
 8006b08:	08006bc1 	.word	0x08006bc1
 8006b0c:	08006b99 	.word	0x08006b99
 8006b10:	08006bc1 	.word	0x08006bc1
 8006b14:	08006bc1 	.word	0x08006bc1
 8006b18:	08006bc1 	.word	0x08006bc1
 8006b1c:	08006bc1 	.word	0x08006bc1
 8006b20:	08006bc1 	.word	0x08006bc1
 8006b24:	08006bc1 	.word	0x08006bc1
 8006b28:	08006bc1 	.word	0x08006bc1
 8006b2c:	08006ba1 	.word	0x08006ba1
 8006b30:	08006bc1 	.word	0x08006bc1
 8006b34:	08006bc1 	.word	0x08006bc1
 8006b38:	08006bc1 	.word	0x08006bc1
 8006b3c:	08006bc1 	.word	0x08006bc1
 8006b40:	08006bc1 	.word	0x08006bc1
 8006b44:	08006bc1 	.word	0x08006bc1
 8006b48:	08006bc1 	.word	0x08006bc1
 8006b4c:	08006ba9 	.word	0x08006ba9
 8006b50:	08006bc1 	.word	0x08006bc1
 8006b54:	08006bc1 	.word	0x08006bc1
 8006b58:	08006bc1 	.word	0x08006bc1
 8006b5c:	08006bc1 	.word	0x08006bc1
 8006b60:	08006bc1 	.word	0x08006bc1
 8006b64:	08006bc1 	.word	0x08006bc1
 8006b68:	08006bc1 	.word	0x08006bc1
 8006b6c:	08006bb1 	.word	0x08006bb1
 8006b70:	08006bc1 	.word	0x08006bc1
 8006b74:	08006bc1 	.word	0x08006bc1
 8006b78:	08006bc1 	.word	0x08006bc1
 8006b7c:	08006bc1 	.word	0x08006bc1
 8006b80:	08006bc1 	.word	0x08006bc1
 8006b84:	08006bc1 	.word	0x08006bc1
 8006b88:	08006bc1 	.word	0x08006bc1
 8006b8c:	08006bb9 	.word	0x08006bb9
 8006b90:	2301      	movs	r3, #1
 8006b92:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8006b96:	e326      	b.n	80071e6 <UART_SetConfig+0x7ae>
 8006b98:	2304      	movs	r3, #4
 8006b9a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8006b9e:	e322      	b.n	80071e6 <UART_SetConfig+0x7ae>
 8006ba0:	2308      	movs	r3, #8
 8006ba2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8006ba6:	e31e      	b.n	80071e6 <UART_SetConfig+0x7ae>
 8006ba8:	2310      	movs	r3, #16
 8006baa:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8006bae:	e31a      	b.n	80071e6 <UART_SetConfig+0x7ae>
 8006bb0:	2320      	movs	r3, #32
 8006bb2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8006bb6:	e316      	b.n	80071e6 <UART_SetConfig+0x7ae>
 8006bb8:	2340      	movs	r3, #64	; 0x40
 8006bba:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8006bbe:	e312      	b.n	80071e6 <UART_SetConfig+0x7ae>
 8006bc0:	2380      	movs	r3, #128	; 0x80
 8006bc2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8006bc6:	e30e      	b.n	80071e6 <UART_SetConfig+0x7ae>
 8006bc8:	697b      	ldr	r3, [r7, #20]
 8006bca:	681b      	ldr	r3, [r3, #0]
 8006bcc:	4a69      	ldr	r2, [pc, #420]	; (8006d74 <UART_SetConfig+0x33c>)
 8006bce:	4293      	cmp	r3, r2
 8006bd0:	d130      	bne.n	8006c34 <UART_SetConfig+0x1fc>
 8006bd2:	4b67      	ldr	r3, [pc, #412]	; (8006d70 <UART_SetConfig+0x338>)
 8006bd4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006bd6:	f003 0307 	and.w	r3, r3, #7
 8006bda:	2b05      	cmp	r3, #5
 8006bdc:	d826      	bhi.n	8006c2c <UART_SetConfig+0x1f4>
 8006bde:	a201      	add	r2, pc, #4	; (adr r2, 8006be4 <UART_SetConfig+0x1ac>)
 8006be0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006be4:	08006bfd 	.word	0x08006bfd
 8006be8:	08006c05 	.word	0x08006c05
 8006bec:	08006c0d 	.word	0x08006c0d
 8006bf0:	08006c15 	.word	0x08006c15
 8006bf4:	08006c1d 	.word	0x08006c1d
 8006bf8:	08006c25 	.word	0x08006c25
 8006bfc:	2300      	movs	r3, #0
 8006bfe:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8006c02:	e2f0      	b.n	80071e6 <UART_SetConfig+0x7ae>
 8006c04:	2304      	movs	r3, #4
 8006c06:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8006c0a:	e2ec      	b.n	80071e6 <UART_SetConfig+0x7ae>
 8006c0c:	2308      	movs	r3, #8
 8006c0e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8006c12:	e2e8      	b.n	80071e6 <UART_SetConfig+0x7ae>
 8006c14:	2310      	movs	r3, #16
 8006c16:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8006c1a:	e2e4      	b.n	80071e6 <UART_SetConfig+0x7ae>
 8006c1c:	2320      	movs	r3, #32
 8006c1e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8006c22:	e2e0      	b.n	80071e6 <UART_SetConfig+0x7ae>
 8006c24:	2340      	movs	r3, #64	; 0x40
 8006c26:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8006c2a:	e2dc      	b.n	80071e6 <UART_SetConfig+0x7ae>
 8006c2c:	2380      	movs	r3, #128	; 0x80
 8006c2e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8006c32:	e2d8      	b.n	80071e6 <UART_SetConfig+0x7ae>
 8006c34:	697b      	ldr	r3, [r7, #20]
 8006c36:	681b      	ldr	r3, [r3, #0]
 8006c38:	4a4f      	ldr	r2, [pc, #316]	; (8006d78 <UART_SetConfig+0x340>)
 8006c3a:	4293      	cmp	r3, r2
 8006c3c:	d130      	bne.n	8006ca0 <UART_SetConfig+0x268>
 8006c3e:	4b4c      	ldr	r3, [pc, #304]	; (8006d70 <UART_SetConfig+0x338>)
 8006c40:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006c42:	f003 0307 	and.w	r3, r3, #7
 8006c46:	2b05      	cmp	r3, #5
 8006c48:	d826      	bhi.n	8006c98 <UART_SetConfig+0x260>
 8006c4a:	a201      	add	r2, pc, #4	; (adr r2, 8006c50 <UART_SetConfig+0x218>)
 8006c4c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006c50:	08006c69 	.word	0x08006c69
 8006c54:	08006c71 	.word	0x08006c71
 8006c58:	08006c79 	.word	0x08006c79
 8006c5c:	08006c81 	.word	0x08006c81
 8006c60:	08006c89 	.word	0x08006c89
 8006c64:	08006c91 	.word	0x08006c91
 8006c68:	2300      	movs	r3, #0
 8006c6a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8006c6e:	e2ba      	b.n	80071e6 <UART_SetConfig+0x7ae>
 8006c70:	2304      	movs	r3, #4
 8006c72:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8006c76:	e2b6      	b.n	80071e6 <UART_SetConfig+0x7ae>
 8006c78:	2308      	movs	r3, #8
 8006c7a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8006c7e:	e2b2      	b.n	80071e6 <UART_SetConfig+0x7ae>
 8006c80:	2310      	movs	r3, #16
 8006c82:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8006c86:	e2ae      	b.n	80071e6 <UART_SetConfig+0x7ae>
 8006c88:	2320      	movs	r3, #32
 8006c8a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8006c8e:	e2aa      	b.n	80071e6 <UART_SetConfig+0x7ae>
 8006c90:	2340      	movs	r3, #64	; 0x40
 8006c92:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8006c96:	e2a6      	b.n	80071e6 <UART_SetConfig+0x7ae>
 8006c98:	2380      	movs	r3, #128	; 0x80
 8006c9a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8006c9e:	e2a2      	b.n	80071e6 <UART_SetConfig+0x7ae>
 8006ca0:	697b      	ldr	r3, [r7, #20]
 8006ca2:	681b      	ldr	r3, [r3, #0]
 8006ca4:	4a35      	ldr	r2, [pc, #212]	; (8006d7c <UART_SetConfig+0x344>)
 8006ca6:	4293      	cmp	r3, r2
 8006ca8:	d130      	bne.n	8006d0c <UART_SetConfig+0x2d4>
 8006caa:	4b31      	ldr	r3, [pc, #196]	; (8006d70 <UART_SetConfig+0x338>)
 8006cac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006cae:	f003 0307 	and.w	r3, r3, #7
 8006cb2:	2b05      	cmp	r3, #5
 8006cb4:	d826      	bhi.n	8006d04 <UART_SetConfig+0x2cc>
 8006cb6:	a201      	add	r2, pc, #4	; (adr r2, 8006cbc <UART_SetConfig+0x284>)
 8006cb8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006cbc:	08006cd5 	.word	0x08006cd5
 8006cc0:	08006cdd 	.word	0x08006cdd
 8006cc4:	08006ce5 	.word	0x08006ce5
 8006cc8:	08006ced 	.word	0x08006ced
 8006ccc:	08006cf5 	.word	0x08006cf5
 8006cd0:	08006cfd 	.word	0x08006cfd
 8006cd4:	2300      	movs	r3, #0
 8006cd6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8006cda:	e284      	b.n	80071e6 <UART_SetConfig+0x7ae>
 8006cdc:	2304      	movs	r3, #4
 8006cde:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8006ce2:	e280      	b.n	80071e6 <UART_SetConfig+0x7ae>
 8006ce4:	2308      	movs	r3, #8
 8006ce6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8006cea:	e27c      	b.n	80071e6 <UART_SetConfig+0x7ae>
 8006cec:	2310      	movs	r3, #16
 8006cee:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8006cf2:	e278      	b.n	80071e6 <UART_SetConfig+0x7ae>
 8006cf4:	2320      	movs	r3, #32
 8006cf6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8006cfa:	e274      	b.n	80071e6 <UART_SetConfig+0x7ae>
 8006cfc:	2340      	movs	r3, #64	; 0x40
 8006cfe:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8006d02:	e270      	b.n	80071e6 <UART_SetConfig+0x7ae>
 8006d04:	2380      	movs	r3, #128	; 0x80
 8006d06:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8006d0a:	e26c      	b.n	80071e6 <UART_SetConfig+0x7ae>
 8006d0c:	697b      	ldr	r3, [r7, #20]
 8006d0e:	681b      	ldr	r3, [r3, #0]
 8006d10:	4a1b      	ldr	r2, [pc, #108]	; (8006d80 <UART_SetConfig+0x348>)
 8006d12:	4293      	cmp	r3, r2
 8006d14:	d142      	bne.n	8006d9c <UART_SetConfig+0x364>
 8006d16:	4b16      	ldr	r3, [pc, #88]	; (8006d70 <UART_SetConfig+0x338>)
 8006d18:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006d1a:	f003 0307 	and.w	r3, r3, #7
 8006d1e:	2b05      	cmp	r3, #5
 8006d20:	d838      	bhi.n	8006d94 <UART_SetConfig+0x35c>
 8006d22:	a201      	add	r2, pc, #4	; (adr r2, 8006d28 <UART_SetConfig+0x2f0>)
 8006d24:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006d28:	08006d41 	.word	0x08006d41
 8006d2c:	08006d49 	.word	0x08006d49
 8006d30:	08006d51 	.word	0x08006d51
 8006d34:	08006d59 	.word	0x08006d59
 8006d38:	08006d85 	.word	0x08006d85
 8006d3c:	08006d8d 	.word	0x08006d8d
 8006d40:	2300      	movs	r3, #0
 8006d42:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8006d46:	e24e      	b.n	80071e6 <UART_SetConfig+0x7ae>
 8006d48:	2304      	movs	r3, #4
 8006d4a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8006d4e:	e24a      	b.n	80071e6 <UART_SetConfig+0x7ae>
 8006d50:	2308      	movs	r3, #8
 8006d52:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8006d56:	e246      	b.n	80071e6 <UART_SetConfig+0x7ae>
 8006d58:	2310      	movs	r3, #16
 8006d5a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8006d5e:	e242      	b.n	80071e6 <UART_SetConfig+0x7ae>
 8006d60:	cfff69f3 	.word	0xcfff69f3
 8006d64:	58000c00 	.word	0x58000c00
 8006d68:	11fff4ff 	.word	0x11fff4ff
 8006d6c:	40011000 	.word	0x40011000
 8006d70:	58024400 	.word	0x58024400
 8006d74:	40004400 	.word	0x40004400
 8006d78:	40004800 	.word	0x40004800
 8006d7c:	40004c00 	.word	0x40004c00
 8006d80:	40005000 	.word	0x40005000
 8006d84:	2320      	movs	r3, #32
 8006d86:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8006d8a:	e22c      	b.n	80071e6 <UART_SetConfig+0x7ae>
 8006d8c:	2340      	movs	r3, #64	; 0x40
 8006d8e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8006d92:	e228      	b.n	80071e6 <UART_SetConfig+0x7ae>
 8006d94:	2380      	movs	r3, #128	; 0x80
 8006d96:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8006d9a:	e224      	b.n	80071e6 <UART_SetConfig+0x7ae>
 8006d9c:	697b      	ldr	r3, [r7, #20]
 8006d9e:	681b      	ldr	r3, [r3, #0]
 8006da0:	4ab1      	ldr	r2, [pc, #708]	; (8007068 <UART_SetConfig+0x630>)
 8006da2:	4293      	cmp	r3, r2
 8006da4:	d176      	bne.n	8006e94 <UART_SetConfig+0x45c>
 8006da6:	4bb1      	ldr	r3, [pc, #708]	; (800706c <UART_SetConfig+0x634>)
 8006da8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006daa:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8006dae:	2b28      	cmp	r3, #40	; 0x28
 8006db0:	d86c      	bhi.n	8006e8c <UART_SetConfig+0x454>
 8006db2:	a201      	add	r2, pc, #4	; (adr r2, 8006db8 <UART_SetConfig+0x380>)
 8006db4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006db8:	08006e5d 	.word	0x08006e5d
 8006dbc:	08006e8d 	.word	0x08006e8d
 8006dc0:	08006e8d 	.word	0x08006e8d
 8006dc4:	08006e8d 	.word	0x08006e8d
 8006dc8:	08006e8d 	.word	0x08006e8d
 8006dcc:	08006e8d 	.word	0x08006e8d
 8006dd0:	08006e8d 	.word	0x08006e8d
 8006dd4:	08006e8d 	.word	0x08006e8d
 8006dd8:	08006e65 	.word	0x08006e65
 8006ddc:	08006e8d 	.word	0x08006e8d
 8006de0:	08006e8d 	.word	0x08006e8d
 8006de4:	08006e8d 	.word	0x08006e8d
 8006de8:	08006e8d 	.word	0x08006e8d
 8006dec:	08006e8d 	.word	0x08006e8d
 8006df0:	08006e8d 	.word	0x08006e8d
 8006df4:	08006e8d 	.word	0x08006e8d
 8006df8:	08006e6d 	.word	0x08006e6d
 8006dfc:	08006e8d 	.word	0x08006e8d
 8006e00:	08006e8d 	.word	0x08006e8d
 8006e04:	08006e8d 	.word	0x08006e8d
 8006e08:	08006e8d 	.word	0x08006e8d
 8006e0c:	08006e8d 	.word	0x08006e8d
 8006e10:	08006e8d 	.word	0x08006e8d
 8006e14:	08006e8d 	.word	0x08006e8d
 8006e18:	08006e75 	.word	0x08006e75
 8006e1c:	08006e8d 	.word	0x08006e8d
 8006e20:	08006e8d 	.word	0x08006e8d
 8006e24:	08006e8d 	.word	0x08006e8d
 8006e28:	08006e8d 	.word	0x08006e8d
 8006e2c:	08006e8d 	.word	0x08006e8d
 8006e30:	08006e8d 	.word	0x08006e8d
 8006e34:	08006e8d 	.word	0x08006e8d
 8006e38:	08006e7d 	.word	0x08006e7d
 8006e3c:	08006e8d 	.word	0x08006e8d
 8006e40:	08006e8d 	.word	0x08006e8d
 8006e44:	08006e8d 	.word	0x08006e8d
 8006e48:	08006e8d 	.word	0x08006e8d
 8006e4c:	08006e8d 	.word	0x08006e8d
 8006e50:	08006e8d 	.word	0x08006e8d
 8006e54:	08006e8d 	.word	0x08006e8d
 8006e58:	08006e85 	.word	0x08006e85
 8006e5c:	2301      	movs	r3, #1
 8006e5e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8006e62:	e1c0      	b.n	80071e6 <UART_SetConfig+0x7ae>
 8006e64:	2304      	movs	r3, #4
 8006e66:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8006e6a:	e1bc      	b.n	80071e6 <UART_SetConfig+0x7ae>
 8006e6c:	2308      	movs	r3, #8
 8006e6e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8006e72:	e1b8      	b.n	80071e6 <UART_SetConfig+0x7ae>
 8006e74:	2310      	movs	r3, #16
 8006e76:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8006e7a:	e1b4      	b.n	80071e6 <UART_SetConfig+0x7ae>
 8006e7c:	2320      	movs	r3, #32
 8006e7e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8006e82:	e1b0      	b.n	80071e6 <UART_SetConfig+0x7ae>
 8006e84:	2340      	movs	r3, #64	; 0x40
 8006e86:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8006e8a:	e1ac      	b.n	80071e6 <UART_SetConfig+0x7ae>
 8006e8c:	2380      	movs	r3, #128	; 0x80
 8006e8e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8006e92:	e1a8      	b.n	80071e6 <UART_SetConfig+0x7ae>
 8006e94:	697b      	ldr	r3, [r7, #20]
 8006e96:	681b      	ldr	r3, [r3, #0]
 8006e98:	4a75      	ldr	r2, [pc, #468]	; (8007070 <UART_SetConfig+0x638>)
 8006e9a:	4293      	cmp	r3, r2
 8006e9c:	d130      	bne.n	8006f00 <UART_SetConfig+0x4c8>
 8006e9e:	4b73      	ldr	r3, [pc, #460]	; (800706c <UART_SetConfig+0x634>)
 8006ea0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006ea2:	f003 0307 	and.w	r3, r3, #7
 8006ea6:	2b05      	cmp	r3, #5
 8006ea8:	d826      	bhi.n	8006ef8 <UART_SetConfig+0x4c0>
 8006eaa:	a201      	add	r2, pc, #4	; (adr r2, 8006eb0 <UART_SetConfig+0x478>)
 8006eac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006eb0:	08006ec9 	.word	0x08006ec9
 8006eb4:	08006ed1 	.word	0x08006ed1
 8006eb8:	08006ed9 	.word	0x08006ed9
 8006ebc:	08006ee1 	.word	0x08006ee1
 8006ec0:	08006ee9 	.word	0x08006ee9
 8006ec4:	08006ef1 	.word	0x08006ef1
 8006ec8:	2300      	movs	r3, #0
 8006eca:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8006ece:	e18a      	b.n	80071e6 <UART_SetConfig+0x7ae>
 8006ed0:	2304      	movs	r3, #4
 8006ed2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8006ed6:	e186      	b.n	80071e6 <UART_SetConfig+0x7ae>
 8006ed8:	2308      	movs	r3, #8
 8006eda:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8006ede:	e182      	b.n	80071e6 <UART_SetConfig+0x7ae>
 8006ee0:	2310      	movs	r3, #16
 8006ee2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8006ee6:	e17e      	b.n	80071e6 <UART_SetConfig+0x7ae>
 8006ee8:	2320      	movs	r3, #32
 8006eea:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8006eee:	e17a      	b.n	80071e6 <UART_SetConfig+0x7ae>
 8006ef0:	2340      	movs	r3, #64	; 0x40
 8006ef2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8006ef6:	e176      	b.n	80071e6 <UART_SetConfig+0x7ae>
 8006ef8:	2380      	movs	r3, #128	; 0x80
 8006efa:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8006efe:	e172      	b.n	80071e6 <UART_SetConfig+0x7ae>
 8006f00:	697b      	ldr	r3, [r7, #20]
 8006f02:	681b      	ldr	r3, [r3, #0]
 8006f04:	4a5b      	ldr	r2, [pc, #364]	; (8007074 <UART_SetConfig+0x63c>)
 8006f06:	4293      	cmp	r3, r2
 8006f08:	d130      	bne.n	8006f6c <UART_SetConfig+0x534>
 8006f0a:	4b58      	ldr	r3, [pc, #352]	; (800706c <UART_SetConfig+0x634>)
 8006f0c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006f0e:	f003 0307 	and.w	r3, r3, #7
 8006f12:	2b05      	cmp	r3, #5
 8006f14:	d826      	bhi.n	8006f64 <UART_SetConfig+0x52c>
 8006f16:	a201      	add	r2, pc, #4	; (adr r2, 8006f1c <UART_SetConfig+0x4e4>)
 8006f18:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006f1c:	08006f35 	.word	0x08006f35
 8006f20:	08006f3d 	.word	0x08006f3d
 8006f24:	08006f45 	.word	0x08006f45
 8006f28:	08006f4d 	.word	0x08006f4d
 8006f2c:	08006f55 	.word	0x08006f55
 8006f30:	08006f5d 	.word	0x08006f5d
 8006f34:	2300      	movs	r3, #0
 8006f36:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8006f3a:	e154      	b.n	80071e6 <UART_SetConfig+0x7ae>
 8006f3c:	2304      	movs	r3, #4
 8006f3e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8006f42:	e150      	b.n	80071e6 <UART_SetConfig+0x7ae>
 8006f44:	2308      	movs	r3, #8
 8006f46:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8006f4a:	e14c      	b.n	80071e6 <UART_SetConfig+0x7ae>
 8006f4c:	2310      	movs	r3, #16
 8006f4e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8006f52:	e148      	b.n	80071e6 <UART_SetConfig+0x7ae>
 8006f54:	2320      	movs	r3, #32
 8006f56:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8006f5a:	e144      	b.n	80071e6 <UART_SetConfig+0x7ae>
 8006f5c:	2340      	movs	r3, #64	; 0x40
 8006f5e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8006f62:	e140      	b.n	80071e6 <UART_SetConfig+0x7ae>
 8006f64:	2380      	movs	r3, #128	; 0x80
 8006f66:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8006f6a:	e13c      	b.n	80071e6 <UART_SetConfig+0x7ae>
 8006f6c:	697b      	ldr	r3, [r7, #20]
 8006f6e:	681b      	ldr	r3, [r3, #0]
 8006f70:	4a41      	ldr	r2, [pc, #260]	; (8007078 <UART_SetConfig+0x640>)
 8006f72:	4293      	cmp	r3, r2
 8006f74:	f040 8082 	bne.w	800707c <UART_SetConfig+0x644>
 8006f78:	4b3c      	ldr	r3, [pc, #240]	; (800706c <UART_SetConfig+0x634>)
 8006f7a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006f7c:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8006f80:	2b28      	cmp	r3, #40	; 0x28
 8006f82:	d86d      	bhi.n	8007060 <UART_SetConfig+0x628>
 8006f84:	a201      	add	r2, pc, #4	; (adr r2, 8006f8c <UART_SetConfig+0x554>)
 8006f86:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006f8a:	bf00      	nop
 8006f8c:	08007031 	.word	0x08007031
 8006f90:	08007061 	.word	0x08007061
 8006f94:	08007061 	.word	0x08007061
 8006f98:	08007061 	.word	0x08007061
 8006f9c:	08007061 	.word	0x08007061
 8006fa0:	08007061 	.word	0x08007061
 8006fa4:	08007061 	.word	0x08007061
 8006fa8:	08007061 	.word	0x08007061
 8006fac:	08007039 	.word	0x08007039
 8006fb0:	08007061 	.word	0x08007061
 8006fb4:	08007061 	.word	0x08007061
 8006fb8:	08007061 	.word	0x08007061
 8006fbc:	08007061 	.word	0x08007061
 8006fc0:	08007061 	.word	0x08007061
 8006fc4:	08007061 	.word	0x08007061
 8006fc8:	08007061 	.word	0x08007061
 8006fcc:	08007041 	.word	0x08007041
 8006fd0:	08007061 	.word	0x08007061
 8006fd4:	08007061 	.word	0x08007061
 8006fd8:	08007061 	.word	0x08007061
 8006fdc:	08007061 	.word	0x08007061
 8006fe0:	08007061 	.word	0x08007061
 8006fe4:	08007061 	.word	0x08007061
 8006fe8:	08007061 	.word	0x08007061
 8006fec:	08007049 	.word	0x08007049
 8006ff0:	08007061 	.word	0x08007061
 8006ff4:	08007061 	.word	0x08007061
 8006ff8:	08007061 	.word	0x08007061
 8006ffc:	08007061 	.word	0x08007061
 8007000:	08007061 	.word	0x08007061
 8007004:	08007061 	.word	0x08007061
 8007008:	08007061 	.word	0x08007061
 800700c:	08007051 	.word	0x08007051
 8007010:	08007061 	.word	0x08007061
 8007014:	08007061 	.word	0x08007061
 8007018:	08007061 	.word	0x08007061
 800701c:	08007061 	.word	0x08007061
 8007020:	08007061 	.word	0x08007061
 8007024:	08007061 	.word	0x08007061
 8007028:	08007061 	.word	0x08007061
 800702c:	08007059 	.word	0x08007059
 8007030:	2301      	movs	r3, #1
 8007032:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8007036:	e0d6      	b.n	80071e6 <UART_SetConfig+0x7ae>
 8007038:	2304      	movs	r3, #4
 800703a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800703e:	e0d2      	b.n	80071e6 <UART_SetConfig+0x7ae>
 8007040:	2308      	movs	r3, #8
 8007042:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8007046:	e0ce      	b.n	80071e6 <UART_SetConfig+0x7ae>
 8007048:	2310      	movs	r3, #16
 800704a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800704e:	e0ca      	b.n	80071e6 <UART_SetConfig+0x7ae>
 8007050:	2320      	movs	r3, #32
 8007052:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8007056:	e0c6      	b.n	80071e6 <UART_SetConfig+0x7ae>
 8007058:	2340      	movs	r3, #64	; 0x40
 800705a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800705e:	e0c2      	b.n	80071e6 <UART_SetConfig+0x7ae>
 8007060:	2380      	movs	r3, #128	; 0x80
 8007062:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8007066:	e0be      	b.n	80071e6 <UART_SetConfig+0x7ae>
 8007068:	40011400 	.word	0x40011400
 800706c:	58024400 	.word	0x58024400
 8007070:	40007800 	.word	0x40007800
 8007074:	40007c00 	.word	0x40007c00
 8007078:	40011800 	.word	0x40011800
 800707c:	697b      	ldr	r3, [r7, #20]
 800707e:	681b      	ldr	r3, [r3, #0]
 8007080:	4aad      	ldr	r2, [pc, #692]	; (8007338 <UART_SetConfig+0x900>)
 8007082:	4293      	cmp	r3, r2
 8007084:	d176      	bne.n	8007174 <UART_SetConfig+0x73c>
 8007086:	4bad      	ldr	r3, [pc, #692]	; (800733c <UART_SetConfig+0x904>)
 8007088:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800708a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800708e:	2b28      	cmp	r3, #40	; 0x28
 8007090:	d86c      	bhi.n	800716c <UART_SetConfig+0x734>
 8007092:	a201      	add	r2, pc, #4	; (adr r2, 8007098 <UART_SetConfig+0x660>)
 8007094:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007098:	0800713d 	.word	0x0800713d
 800709c:	0800716d 	.word	0x0800716d
 80070a0:	0800716d 	.word	0x0800716d
 80070a4:	0800716d 	.word	0x0800716d
 80070a8:	0800716d 	.word	0x0800716d
 80070ac:	0800716d 	.word	0x0800716d
 80070b0:	0800716d 	.word	0x0800716d
 80070b4:	0800716d 	.word	0x0800716d
 80070b8:	08007145 	.word	0x08007145
 80070bc:	0800716d 	.word	0x0800716d
 80070c0:	0800716d 	.word	0x0800716d
 80070c4:	0800716d 	.word	0x0800716d
 80070c8:	0800716d 	.word	0x0800716d
 80070cc:	0800716d 	.word	0x0800716d
 80070d0:	0800716d 	.word	0x0800716d
 80070d4:	0800716d 	.word	0x0800716d
 80070d8:	0800714d 	.word	0x0800714d
 80070dc:	0800716d 	.word	0x0800716d
 80070e0:	0800716d 	.word	0x0800716d
 80070e4:	0800716d 	.word	0x0800716d
 80070e8:	0800716d 	.word	0x0800716d
 80070ec:	0800716d 	.word	0x0800716d
 80070f0:	0800716d 	.word	0x0800716d
 80070f4:	0800716d 	.word	0x0800716d
 80070f8:	08007155 	.word	0x08007155
 80070fc:	0800716d 	.word	0x0800716d
 8007100:	0800716d 	.word	0x0800716d
 8007104:	0800716d 	.word	0x0800716d
 8007108:	0800716d 	.word	0x0800716d
 800710c:	0800716d 	.word	0x0800716d
 8007110:	0800716d 	.word	0x0800716d
 8007114:	0800716d 	.word	0x0800716d
 8007118:	0800715d 	.word	0x0800715d
 800711c:	0800716d 	.word	0x0800716d
 8007120:	0800716d 	.word	0x0800716d
 8007124:	0800716d 	.word	0x0800716d
 8007128:	0800716d 	.word	0x0800716d
 800712c:	0800716d 	.word	0x0800716d
 8007130:	0800716d 	.word	0x0800716d
 8007134:	0800716d 	.word	0x0800716d
 8007138:	08007165 	.word	0x08007165
 800713c:	2301      	movs	r3, #1
 800713e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8007142:	e050      	b.n	80071e6 <UART_SetConfig+0x7ae>
 8007144:	2304      	movs	r3, #4
 8007146:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800714a:	e04c      	b.n	80071e6 <UART_SetConfig+0x7ae>
 800714c:	2308      	movs	r3, #8
 800714e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8007152:	e048      	b.n	80071e6 <UART_SetConfig+0x7ae>
 8007154:	2310      	movs	r3, #16
 8007156:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800715a:	e044      	b.n	80071e6 <UART_SetConfig+0x7ae>
 800715c:	2320      	movs	r3, #32
 800715e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8007162:	e040      	b.n	80071e6 <UART_SetConfig+0x7ae>
 8007164:	2340      	movs	r3, #64	; 0x40
 8007166:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800716a:	e03c      	b.n	80071e6 <UART_SetConfig+0x7ae>
 800716c:	2380      	movs	r3, #128	; 0x80
 800716e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8007172:	e038      	b.n	80071e6 <UART_SetConfig+0x7ae>
 8007174:	697b      	ldr	r3, [r7, #20]
 8007176:	681b      	ldr	r3, [r3, #0]
 8007178:	4a71      	ldr	r2, [pc, #452]	; (8007340 <UART_SetConfig+0x908>)
 800717a:	4293      	cmp	r3, r2
 800717c:	d130      	bne.n	80071e0 <UART_SetConfig+0x7a8>
 800717e:	4b6f      	ldr	r3, [pc, #444]	; (800733c <UART_SetConfig+0x904>)
 8007180:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007182:	f003 0307 	and.w	r3, r3, #7
 8007186:	2b05      	cmp	r3, #5
 8007188:	d826      	bhi.n	80071d8 <UART_SetConfig+0x7a0>
 800718a:	a201      	add	r2, pc, #4	; (adr r2, 8007190 <UART_SetConfig+0x758>)
 800718c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007190:	080071a9 	.word	0x080071a9
 8007194:	080071b1 	.word	0x080071b1
 8007198:	080071b9 	.word	0x080071b9
 800719c:	080071c1 	.word	0x080071c1
 80071a0:	080071c9 	.word	0x080071c9
 80071a4:	080071d1 	.word	0x080071d1
 80071a8:	2302      	movs	r3, #2
 80071aa:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80071ae:	e01a      	b.n	80071e6 <UART_SetConfig+0x7ae>
 80071b0:	2304      	movs	r3, #4
 80071b2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80071b6:	e016      	b.n	80071e6 <UART_SetConfig+0x7ae>
 80071b8:	2308      	movs	r3, #8
 80071ba:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80071be:	e012      	b.n	80071e6 <UART_SetConfig+0x7ae>
 80071c0:	2310      	movs	r3, #16
 80071c2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80071c6:	e00e      	b.n	80071e6 <UART_SetConfig+0x7ae>
 80071c8:	2320      	movs	r3, #32
 80071ca:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80071ce:	e00a      	b.n	80071e6 <UART_SetConfig+0x7ae>
 80071d0:	2340      	movs	r3, #64	; 0x40
 80071d2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80071d6:	e006      	b.n	80071e6 <UART_SetConfig+0x7ae>
 80071d8:	2380      	movs	r3, #128	; 0x80
 80071da:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80071de:	e002      	b.n	80071e6 <UART_SetConfig+0x7ae>
 80071e0:	2380      	movs	r3, #128	; 0x80
 80071e2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80071e6:	697b      	ldr	r3, [r7, #20]
 80071e8:	681b      	ldr	r3, [r3, #0]
 80071ea:	4a55      	ldr	r2, [pc, #340]	; (8007340 <UART_SetConfig+0x908>)
 80071ec:	4293      	cmp	r3, r2
 80071ee:	f040 80f8 	bne.w	80073e2 <UART_SetConfig+0x9aa>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80071f2:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 80071f6:	2b20      	cmp	r3, #32
 80071f8:	dc46      	bgt.n	8007288 <UART_SetConfig+0x850>
 80071fa:	2b02      	cmp	r3, #2
 80071fc:	db75      	blt.n	80072ea <UART_SetConfig+0x8b2>
 80071fe:	3b02      	subs	r3, #2
 8007200:	2b1e      	cmp	r3, #30
 8007202:	d872      	bhi.n	80072ea <UART_SetConfig+0x8b2>
 8007204:	a201      	add	r2, pc, #4	; (adr r2, 800720c <UART_SetConfig+0x7d4>)
 8007206:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800720a:	bf00      	nop
 800720c:	0800728f 	.word	0x0800728f
 8007210:	080072eb 	.word	0x080072eb
 8007214:	08007297 	.word	0x08007297
 8007218:	080072eb 	.word	0x080072eb
 800721c:	080072eb 	.word	0x080072eb
 8007220:	080072eb 	.word	0x080072eb
 8007224:	080072a7 	.word	0x080072a7
 8007228:	080072eb 	.word	0x080072eb
 800722c:	080072eb 	.word	0x080072eb
 8007230:	080072eb 	.word	0x080072eb
 8007234:	080072eb 	.word	0x080072eb
 8007238:	080072eb 	.word	0x080072eb
 800723c:	080072eb 	.word	0x080072eb
 8007240:	080072eb 	.word	0x080072eb
 8007244:	080072b7 	.word	0x080072b7
 8007248:	080072eb 	.word	0x080072eb
 800724c:	080072eb 	.word	0x080072eb
 8007250:	080072eb 	.word	0x080072eb
 8007254:	080072eb 	.word	0x080072eb
 8007258:	080072eb 	.word	0x080072eb
 800725c:	080072eb 	.word	0x080072eb
 8007260:	080072eb 	.word	0x080072eb
 8007264:	080072eb 	.word	0x080072eb
 8007268:	080072eb 	.word	0x080072eb
 800726c:	080072eb 	.word	0x080072eb
 8007270:	080072eb 	.word	0x080072eb
 8007274:	080072eb 	.word	0x080072eb
 8007278:	080072eb 	.word	0x080072eb
 800727c:	080072eb 	.word	0x080072eb
 8007280:	080072eb 	.word	0x080072eb
 8007284:	080072dd 	.word	0x080072dd
 8007288:	2b40      	cmp	r3, #64	; 0x40
 800728a:	d02a      	beq.n	80072e2 <UART_SetConfig+0x8aa>
 800728c:	e02d      	b.n	80072ea <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 800728e:	f7fd fc4d 	bl	8004b2c <HAL_RCCEx_GetD3PCLK1Freq>
 8007292:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 8007294:	e02f      	b.n	80072f6 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007296:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800729a:	4618      	mov	r0, r3
 800729c:	f7fd fc5c 	bl	8004b58 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80072a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80072a2:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80072a4:	e027      	b.n	80072f6 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80072a6:	f107 0318 	add.w	r3, r7, #24
 80072aa:	4618      	mov	r0, r3
 80072ac:	f7fd fda8 	bl	8004e00 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80072b0:	69fb      	ldr	r3, [r7, #28]
 80072b2:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80072b4:	e01f      	b.n	80072f6 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80072b6:	4b21      	ldr	r3, [pc, #132]	; (800733c <UART_SetConfig+0x904>)
 80072b8:	681b      	ldr	r3, [r3, #0]
 80072ba:	f003 0320 	and.w	r3, r3, #32
 80072be:	2b00      	cmp	r3, #0
 80072c0:	d009      	beq.n	80072d6 <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80072c2:	4b1e      	ldr	r3, [pc, #120]	; (800733c <UART_SetConfig+0x904>)
 80072c4:	681b      	ldr	r3, [r3, #0]
 80072c6:	08db      	lsrs	r3, r3, #3
 80072c8:	f003 0303 	and.w	r3, r3, #3
 80072cc:	4a1d      	ldr	r2, [pc, #116]	; (8007344 <UART_SetConfig+0x90c>)
 80072ce:	fa22 f303 	lsr.w	r3, r2, r3
 80072d2:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80072d4:	e00f      	b.n	80072f6 <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 80072d6:	4b1b      	ldr	r3, [pc, #108]	; (8007344 <UART_SetConfig+0x90c>)
 80072d8:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80072da:	e00c      	b.n	80072f6 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 80072dc:	4b1a      	ldr	r3, [pc, #104]	; (8007348 <UART_SetConfig+0x910>)
 80072de:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80072e0:	e009      	b.n	80072f6 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80072e2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80072e6:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80072e8:	e005      	b.n	80072f6 <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 80072ea:	2300      	movs	r3, #0
 80072ec:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 80072ee:	2301      	movs	r3, #1
 80072f0:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 80072f4:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80072f6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80072f8:	2b00      	cmp	r3, #0
 80072fa:	f000 81ee 	beq.w	80076da <UART_SetConfig+0xca2>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80072fe:	697b      	ldr	r3, [r7, #20]
 8007300:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007302:	4a12      	ldr	r2, [pc, #72]	; (800734c <UART_SetConfig+0x914>)
 8007304:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007308:	461a      	mov	r2, r3
 800730a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800730c:	fbb3 f3f2 	udiv	r3, r3, r2
 8007310:	633b      	str	r3, [r7, #48]	; 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007312:	697b      	ldr	r3, [r7, #20]
 8007314:	685a      	ldr	r2, [r3, #4]
 8007316:	4613      	mov	r3, r2
 8007318:	005b      	lsls	r3, r3, #1
 800731a:	4413      	add	r3, r2
 800731c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800731e:	429a      	cmp	r2, r3
 8007320:	d305      	bcc.n	800732e <UART_SetConfig+0x8f6>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8007322:	697b      	ldr	r3, [r7, #20]
 8007324:	685b      	ldr	r3, [r3, #4]
 8007326:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007328:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800732a:	429a      	cmp	r2, r3
 800732c:	d910      	bls.n	8007350 <UART_SetConfig+0x918>
      {
        ret = HAL_ERROR;
 800732e:	2301      	movs	r3, #1
 8007330:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 8007334:	e1d1      	b.n	80076da <UART_SetConfig+0xca2>
 8007336:	bf00      	nop
 8007338:	40011c00 	.word	0x40011c00
 800733c:	58024400 	.word	0x58024400
 8007340:	58000c00 	.word	0x58000c00
 8007344:	03d09000 	.word	0x03d09000
 8007348:	003d0900 	.word	0x003d0900
 800734c:	0800a6b8 	.word	0x0800a6b8
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007350:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007352:	2200      	movs	r2, #0
 8007354:	60bb      	str	r3, [r7, #8]
 8007356:	60fa      	str	r2, [r7, #12]
 8007358:	697b      	ldr	r3, [r7, #20]
 800735a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800735c:	4ac0      	ldr	r2, [pc, #768]	; (8007660 <UART_SetConfig+0xc28>)
 800735e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007362:	b29b      	uxth	r3, r3
 8007364:	2200      	movs	r2, #0
 8007366:	603b      	str	r3, [r7, #0]
 8007368:	607a      	str	r2, [r7, #4]
 800736a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800736e:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8007372:	f7f9 f815 	bl	80003a0 <__aeabi_uldivmod>
 8007376:	4602      	mov	r2, r0
 8007378:	460b      	mov	r3, r1
 800737a:	4610      	mov	r0, r2
 800737c:	4619      	mov	r1, r3
 800737e:	f04f 0200 	mov.w	r2, #0
 8007382:	f04f 0300 	mov.w	r3, #0
 8007386:	020b      	lsls	r3, r1, #8
 8007388:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800738c:	0202      	lsls	r2, r0, #8
 800738e:	6979      	ldr	r1, [r7, #20]
 8007390:	6849      	ldr	r1, [r1, #4]
 8007392:	0849      	lsrs	r1, r1, #1
 8007394:	2000      	movs	r0, #0
 8007396:	460c      	mov	r4, r1
 8007398:	4605      	mov	r5, r0
 800739a:	eb12 0804 	adds.w	r8, r2, r4
 800739e:	eb43 0905 	adc.w	r9, r3, r5
 80073a2:	697b      	ldr	r3, [r7, #20]
 80073a4:	685b      	ldr	r3, [r3, #4]
 80073a6:	2200      	movs	r2, #0
 80073a8:	469a      	mov	sl, r3
 80073aa:	4693      	mov	fp, r2
 80073ac:	4652      	mov	r2, sl
 80073ae:	465b      	mov	r3, fp
 80073b0:	4640      	mov	r0, r8
 80073b2:	4649      	mov	r1, r9
 80073b4:	f7f8 fff4 	bl	80003a0 <__aeabi_uldivmod>
 80073b8:	4602      	mov	r2, r0
 80073ba:	460b      	mov	r3, r1
 80073bc:	4613      	mov	r3, r2
 80073be:	63bb      	str	r3, [r7, #56]	; 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80073c0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80073c2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80073c6:	d308      	bcc.n	80073da <UART_SetConfig+0x9a2>
 80073c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80073ca:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80073ce:	d204      	bcs.n	80073da <UART_SetConfig+0x9a2>
        {
          huart->Instance->BRR = usartdiv;
 80073d0:	697b      	ldr	r3, [r7, #20]
 80073d2:	681b      	ldr	r3, [r3, #0]
 80073d4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80073d6:	60da      	str	r2, [r3, #12]
 80073d8:	e17f      	b.n	80076da <UART_SetConfig+0xca2>
        }
        else
        {
          ret = HAL_ERROR;
 80073da:	2301      	movs	r3, #1
 80073dc:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 80073e0:	e17b      	b.n	80076da <UART_SetConfig+0xca2>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80073e2:	697b      	ldr	r3, [r7, #20]
 80073e4:	69db      	ldr	r3, [r3, #28]
 80073e6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80073ea:	f040 80bd 	bne.w	8007568 <UART_SetConfig+0xb30>
  {
    switch (clocksource)
 80073ee:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 80073f2:	2b20      	cmp	r3, #32
 80073f4:	dc48      	bgt.n	8007488 <UART_SetConfig+0xa50>
 80073f6:	2b00      	cmp	r3, #0
 80073f8:	db7b      	blt.n	80074f2 <UART_SetConfig+0xaba>
 80073fa:	2b20      	cmp	r3, #32
 80073fc:	d879      	bhi.n	80074f2 <UART_SetConfig+0xaba>
 80073fe:	a201      	add	r2, pc, #4	; (adr r2, 8007404 <UART_SetConfig+0x9cc>)
 8007400:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007404:	0800748f 	.word	0x0800748f
 8007408:	08007497 	.word	0x08007497
 800740c:	080074f3 	.word	0x080074f3
 8007410:	080074f3 	.word	0x080074f3
 8007414:	0800749f 	.word	0x0800749f
 8007418:	080074f3 	.word	0x080074f3
 800741c:	080074f3 	.word	0x080074f3
 8007420:	080074f3 	.word	0x080074f3
 8007424:	080074af 	.word	0x080074af
 8007428:	080074f3 	.word	0x080074f3
 800742c:	080074f3 	.word	0x080074f3
 8007430:	080074f3 	.word	0x080074f3
 8007434:	080074f3 	.word	0x080074f3
 8007438:	080074f3 	.word	0x080074f3
 800743c:	080074f3 	.word	0x080074f3
 8007440:	080074f3 	.word	0x080074f3
 8007444:	080074bf 	.word	0x080074bf
 8007448:	080074f3 	.word	0x080074f3
 800744c:	080074f3 	.word	0x080074f3
 8007450:	080074f3 	.word	0x080074f3
 8007454:	080074f3 	.word	0x080074f3
 8007458:	080074f3 	.word	0x080074f3
 800745c:	080074f3 	.word	0x080074f3
 8007460:	080074f3 	.word	0x080074f3
 8007464:	080074f3 	.word	0x080074f3
 8007468:	080074f3 	.word	0x080074f3
 800746c:	080074f3 	.word	0x080074f3
 8007470:	080074f3 	.word	0x080074f3
 8007474:	080074f3 	.word	0x080074f3
 8007478:	080074f3 	.word	0x080074f3
 800747c:	080074f3 	.word	0x080074f3
 8007480:	080074f3 	.word	0x080074f3
 8007484:	080074e5 	.word	0x080074e5
 8007488:	2b40      	cmp	r3, #64	; 0x40
 800748a:	d02e      	beq.n	80074ea <UART_SetConfig+0xab2>
 800748c:	e031      	b.n	80074f2 <UART_SetConfig+0xaba>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800748e:	f7fc f963 	bl	8003758 <HAL_RCC_GetPCLK1Freq>
 8007492:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 8007494:	e033      	b.n	80074fe <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007496:	f7fc f975 	bl	8003784 <HAL_RCC_GetPCLK2Freq>
 800749a:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 800749c:	e02f      	b.n	80074fe <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800749e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80074a2:	4618      	mov	r0, r3
 80074a4:	f7fd fb58 	bl	8004b58 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80074a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80074aa:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80074ac:	e027      	b.n	80074fe <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80074ae:	f107 0318 	add.w	r3, r7, #24
 80074b2:	4618      	mov	r0, r3
 80074b4:	f7fd fca4 	bl	8004e00 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80074b8:	69fb      	ldr	r3, [r7, #28]
 80074ba:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80074bc:	e01f      	b.n	80074fe <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80074be:	4b69      	ldr	r3, [pc, #420]	; (8007664 <UART_SetConfig+0xc2c>)
 80074c0:	681b      	ldr	r3, [r3, #0]
 80074c2:	f003 0320 	and.w	r3, r3, #32
 80074c6:	2b00      	cmp	r3, #0
 80074c8:	d009      	beq.n	80074de <UART_SetConfig+0xaa6>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80074ca:	4b66      	ldr	r3, [pc, #408]	; (8007664 <UART_SetConfig+0xc2c>)
 80074cc:	681b      	ldr	r3, [r3, #0]
 80074ce:	08db      	lsrs	r3, r3, #3
 80074d0:	f003 0303 	and.w	r3, r3, #3
 80074d4:	4a64      	ldr	r2, [pc, #400]	; (8007668 <UART_SetConfig+0xc30>)
 80074d6:	fa22 f303 	lsr.w	r3, r2, r3
 80074da:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80074dc:	e00f      	b.n	80074fe <UART_SetConfig+0xac6>
          pclk = (uint32_t) HSI_VALUE;
 80074de:	4b62      	ldr	r3, [pc, #392]	; (8007668 <UART_SetConfig+0xc30>)
 80074e0:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80074e2:	e00c      	b.n	80074fe <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 80074e4:	4b61      	ldr	r3, [pc, #388]	; (800766c <UART_SetConfig+0xc34>)
 80074e6:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80074e8:	e009      	b.n	80074fe <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80074ea:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80074ee:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80074f0:	e005      	b.n	80074fe <UART_SetConfig+0xac6>
      default:
        pclk = 0U;
 80074f2:	2300      	movs	r3, #0
 80074f4:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 80074f6:	2301      	movs	r3, #1
 80074f8:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 80074fc:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80074fe:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007500:	2b00      	cmp	r3, #0
 8007502:	f000 80ea 	beq.w	80076da <UART_SetConfig+0xca2>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007506:	697b      	ldr	r3, [r7, #20]
 8007508:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800750a:	4a55      	ldr	r2, [pc, #340]	; (8007660 <UART_SetConfig+0xc28>)
 800750c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007510:	461a      	mov	r2, r3
 8007512:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007514:	fbb3 f3f2 	udiv	r3, r3, r2
 8007518:	005a      	lsls	r2, r3, #1
 800751a:	697b      	ldr	r3, [r7, #20]
 800751c:	685b      	ldr	r3, [r3, #4]
 800751e:	085b      	lsrs	r3, r3, #1
 8007520:	441a      	add	r2, r3
 8007522:	697b      	ldr	r3, [r7, #20]
 8007524:	685b      	ldr	r3, [r3, #4]
 8007526:	fbb2 f3f3 	udiv	r3, r2, r3
 800752a:	63bb      	str	r3, [r7, #56]	; 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800752c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800752e:	2b0f      	cmp	r3, #15
 8007530:	d916      	bls.n	8007560 <UART_SetConfig+0xb28>
 8007532:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007534:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007538:	d212      	bcs.n	8007560 <UART_SetConfig+0xb28>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800753a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800753c:	b29b      	uxth	r3, r3
 800753e:	f023 030f 	bic.w	r3, r3, #15
 8007542:	86fb      	strh	r3, [r7, #54]	; 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007544:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007546:	085b      	lsrs	r3, r3, #1
 8007548:	b29b      	uxth	r3, r3
 800754a:	f003 0307 	and.w	r3, r3, #7
 800754e:	b29a      	uxth	r2, r3
 8007550:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8007552:	4313      	orrs	r3, r2
 8007554:	86fb      	strh	r3, [r7, #54]	; 0x36
        huart->Instance->BRR = brrtemp;
 8007556:	697b      	ldr	r3, [r7, #20]
 8007558:	681b      	ldr	r3, [r3, #0]
 800755a:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 800755c:	60da      	str	r2, [r3, #12]
 800755e:	e0bc      	b.n	80076da <UART_SetConfig+0xca2>
      }
      else
      {
        ret = HAL_ERROR;
 8007560:	2301      	movs	r3, #1
 8007562:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 8007566:	e0b8      	b.n	80076da <UART_SetConfig+0xca2>
      }
    }
  }
  else
  {
    switch (clocksource)
 8007568:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 800756c:	2b20      	cmp	r3, #32
 800756e:	dc4b      	bgt.n	8007608 <UART_SetConfig+0xbd0>
 8007570:	2b00      	cmp	r3, #0
 8007572:	f2c0 8087 	blt.w	8007684 <UART_SetConfig+0xc4c>
 8007576:	2b20      	cmp	r3, #32
 8007578:	f200 8084 	bhi.w	8007684 <UART_SetConfig+0xc4c>
 800757c:	a201      	add	r2, pc, #4	; (adr r2, 8007584 <UART_SetConfig+0xb4c>)
 800757e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007582:	bf00      	nop
 8007584:	0800760f 	.word	0x0800760f
 8007588:	08007617 	.word	0x08007617
 800758c:	08007685 	.word	0x08007685
 8007590:	08007685 	.word	0x08007685
 8007594:	0800761f 	.word	0x0800761f
 8007598:	08007685 	.word	0x08007685
 800759c:	08007685 	.word	0x08007685
 80075a0:	08007685 	.word	0x08007685
 80075a4:	0800762f 	.word	0x0800762f
 80075a8:	08007685 	.word	0x08007685
 80075ac:	08007685 	.word	0x08007685
 80075b0:	08007685 	.word	0x08007685
 80075b4:	08007685 	.word	0x08007685
 80075b8:	08007685 	.word	0x08007685
 80075bc:	08007685 	.word	0x08007685
 80075c0:	08007685 	.word	0x08007685
 80075c4:	0800763f 	.word	0x0800763f
 80075c8:	08007685 	.word	0x08007685
 80075cc:	08007685 	.word	0x08007685
 80075d0:	08007685 	.word	0x08007685
 80075d4:	08007685 	.word	0x08007685
 80075d8:	08007685 	.word	0x08007685
 80075dc:	08007685 	.word	0x08007685
 80075e0:	08007685 	.word	0x08007685
 80075e4:	08007685 	.word	0x08007685
 80075e8:	08007685 	.word	0x08007685
 80075ec:	08007685 	.word	0x08007685
 80075f0:	08007685 	.word	0x08007685
 80075f4:	08007685 	.word	0x08007685
 80075f8:	08007685 	.word	0x08007685
 80075fc:	08007685 	.word	0x08007685
 8007600:	08007685 	.word	0x08007685
 8007604:	08007677 	.word	0x08007677
 8007608:	2b40      	cmp	r3, #64	; 0x40
 800760a:	d037      	beq.n	800767c <UART_SetConfig+0xc44>
 800760c:	e03a      	b.n	8007684 <UART_SetConfig+0xc4c>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800760e:	f7fc f8a3 	bl	8003758 <HAL_RCC_GetPCLK1Freq>
 8007612:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 8007614:	e03c      	b.n	8007690 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007616:	f7fc f8b5 	bl	8003784 <HAL_RCC_GetPCLK2Freq>
 800761a:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 800761c:	e038      	b.n	8007690 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800761e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8007622:	4618      	mov	r0, r3
 8007624:	f7fd fa98 	bl	8004b58 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8007628:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800762a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800762c:	e030      	b.n	8007690 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800762e:	f107 0318 	add.w	r3, r7, #24
 8007632:	4618      	mov	r0, r3
 8007634:	f7fd fbe4 	bl	8004e00 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8007638:	69fb      	ldr	r3, [r7, #28]
 800763a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800763c:	e028      	b.n	8007690 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800763e:	4b09      	ldr	r3, [pc, #36]	; (8007664 <UART_SetConfig+0xc2c>)
 8007640:	681b      	ldr	r3, [r3, #0]
 8007642:	f003 0320 	and.w	r3, r3, #32
 8007646:	2b00      	cmp	r3, #0
 8007648:	d012      	beq.n	8007670 <UART_SetConfig+0xc38>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800764a:	4b06      	ldr	r3, [pc, #24]	; (8007664 <UART_SetConfig+0xc2c>)
 800764c:	681b      	ldr	r3, [r3, #0]
 800764e:	08db      	lsrs	r3, r3, #3
 8007650:	f003 0303 	and.w	r3, r3, #3
 8007654:	4a04      	ldr	r2, [pc, #16]	; (8007668 <UART_SetConfig+0xc30>)
 8007656:	fa22 f303 	lsr.w	r3, r2, r3
 800765a:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800765c:	e018      	b.n	8007690 <UART_SetConfig+0xc58>
 800765e:	bf00      	nop
 8007660:	0800a6b8 	.word	0x0800a6b8
 8007664:	58024400 	.word	0x58024400
 8007668:	03d09000 	.word	0x03d09000
 800766c:	003d0900 	.word	0x003d0900
          pclk = (uint32_t) HSI_VALUE;
 8007670:	4b24      	ldr	r3, [pc, #144]	; (8007704 <UART_SetConfig+0xccc>)
 8007672:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8007674:	e00c      	b.n	8007690 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8007676:	4b24      	ldr	r3, [pc, #144]	; (8007708 <UART_SetConfig+0xcd0>)
 8007678:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800767a:	e009      	b.n	8007690 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800767c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007680:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8007682:	e005      	b.n	8007690 <UART_SetConfig+0xc58>
      default:
        pclk = 0U;
 8007684:	2300      	movs	r3, #0
 8007686:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 8007688:	2301      	movs	r3, #1
 800768a:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 800768e:	bf00      	nop
    }

    if (pclk != 0U)
 8007690:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007692:	2b00      	cmp	r3, #0
 8007694:	d021      	beq.n	80076da <UART_SetConfig+0xca2>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007696:	697b      	ldr	r3, [r7, #20]
 8007698:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800769a:	4a1c      	ldr	r2, [pc, #112]	; (800770c <UART_SetConfig+0xcd4>)
 800769c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80076a0:	461a      	mov	r2, r3
 80076a2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80076a4:	fbb3 f2f2 	udiv	r2, r3, r2
 80076a8:	697b      	ldr	r3, [r7, #20]
 80076aa:	685b      	ldr	r3, [r3, #4]
 80076ac:	085b      	lsrs	r3, r3, #1
 80076ae:	441a      	add	r2, r3
 80076b0:	697b      	ldr	r3, [r7, #20]
 80076b2:	685b      	ldr	r3, [r3, #4]
 80076b4:	fbb2 f3f3 	udiv	r3, r2, r3
 80076b8:	63bb      	str	r3, [r7, #56]	; 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80076ba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80076bc:	2b0f      	cmp	r3, #15
 80076be:	d909      	bls.n	80076d4 <UART_SetConfig+0xc9c>
 80076c0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80076c2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80076c6:	d205      	bcs.n	80076d4 <UART_SetConfig+0xc9c>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80076c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80076ca:	b29a      	uxth	r2, r3
 80076cc:	697b      	ldr	r3, [r7, #20]
 80076ce:	681b      	ldr	r3, [r3, #0]
 80076d0:	60da      	str	r2, [r3, #12]
 80076d2:	e002      	b.n	80076da <UART_SetConfig+0xca2>
      }
      else
      {
        ret = HAL_ERROR;
 80076d4:	2301      	movs	r3, #1
 80076d6:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80076da:	697b      	ldr	r3, [r7, #20]
 80076dc:	2201      	movs	r2, #1
 80076de:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 80076e2:	697b      	ldr	r3, [r7, #20]
 80076e4:	2201      	movs	r2, #1
 80076e6:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80076ea:	697b      	ldr	r3, [r7, #20]
 80076ec:	2200      	movs	r2, #0
 80076ee:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 80076f0:	697b      	ldr	r3, [r7, #20]
 80076f2:	2200      	movs	r2, #0
 80076f4:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 80076f6:	f897 3042 	ldrb.w	r3, [r7, #66]	; 0x42
}
 80076fa:	4618      	mov	r0, r3
 80076fc:	3748      	adds	r7, #72	; 0x48
 80076fe:	46bd      	mov	sp, r7
 8007700:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007704:	03d09000 	.word	0x03d09000
 8007708:	003d0900 	.word	0x003d0900
 800770c:	0800a6b8 	.word	0x0800a6b8

08007710 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007710:	b480      	push	{r7}
 8007712:	b083      	sub	sp, #12
 8007714:	af00      	add	r7, sp, #0
 8007716:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007718:	687b      	ldr	r3, [r7, #4]
 800771a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800771c:	f003 0301 	and.w	r3, r3, #1
 8007720:	2b00      	cmp	r3, #0
 8007722:	d00a      	beq.n	800773a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	681b      	ldr	r3, [r3, #0]
 8007728:	685b      	ldr	r3, [r3, #4]
 800772a:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800772e:	687b      	ldr	r3, [r7, #4]
 8007730:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007732:	687b      	ldr	r3, [r7, #4]
 8007734:	681b      	ldr	r3, [r3, #0]
 8007736:	430a      	orrs	r2, r1
 8007738:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800773a:	687b      	ldr	r3, [r7, #4]
 800773c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800773e:	f003 0302 	and.w	r3, r3, #2
 8007742:	2b00      	cmp	r3, #0
 8007744:	d00a      	beq.n	800775c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007746:	687b      	ldr	r3, [r7, #4]
 8007748:	681b      	ldr	r3, [r3, #0]
 800774a:	685b      	ldr	r3, [r3, #4]
 800774c:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8007750:	687b      	ldr	r3, [r7, #4]
 8007752:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	681b      	ldr	r3, [r3, #0]
 8007758:	430a      	orrs	r2, r1
 800775a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007760:	f003 0304 	and.w	r3, r3, #4
 8007764:	2b00      	cmp	r3, #0
 8007766:	d00a      	beq.n	800777e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007768:	687b      	ldr	r3, [r7, #4]
 800776a:	681b      	ldr	r3, [r3, #0]
 800776c:	685b      	ldr	r3, [r3, #4]
 800776e:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8007772:	687b      	ldr	r3, [r7, #4]
 8007774:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007776:	687b      	ldr	r3, [r7, #4]
 8007778:	681b      	ldr	r3, [r3, #0]
 800777a:	430a      	orrs	r2, r1
 800777c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800777e:	687b      	ldr	r3, [r7, #4]
 8007780:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007782:	f003 0308 	and.w	r3, r3, #8
 8007786:	2b00      	cmp	r3, #0
 8007788:	d00a      	beq.n	80077a0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800778a:	687b      	ldr	r3, [r7, #4]
 800778c:	681b      	ldr	r3, [r3, #0]
 800778e:	685b      	ldr	r3, [r3, #4]
 8007790:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8007794:	687b      	ldr	r3, [r7, #4]
 8007796:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007798:	687b      	ldr	r3, [r7, #4]
 800779a:	681b      	ldr	r3, [r3, #0]
 800779c:	430a      	orrs	r2, r1
 800779e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80077a0:	687b      	ldr	r3, [r7, #4]
 80077a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80077a4:	f003 0310 	and.w	r3, r3, #16
 80077a8:	2b00      	cmp	r3, #0
 80077aa:	d00a      	beq.n	80077c2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80077ac:	687b      	ldr	r3, [r7, #4]
 80077ae:	681b      	ldr	r3, [r3, #0]
 80077b0:	689b      	ldr	r3, [r3, #8]
 80077b2:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80077b6:	687b      	ldr	r3, [r7, #4]
 80077b8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80077ba:	687b      	ldr	r3, [r7, #4]
 80077bc:	681b      	ldr	r3, [r3, #0]
 80077be:	430a      	orrs	r2, r1
 80077c0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80077c2:	687b      	ldr	r3, [r7, #4]
 80077c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80077c6:	f003 0320 	and.w	r3, r3, #32
 80077ca:	2b00      	cmp	r3, #0
 80077cc:	d00a      	beq.n	80077e4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80077ce:	687b      	ldr	r3, [r7, #4]
 80077d0:	681b      	ldr	r3, [r3, #0]
 80077d2:	689b      	ldr	r3, [r3, #8]
 80077d4:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80077d8:	687b      	ldr	r3, [r7, #4]
 80077da:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80077dc:	687b      	ldr	r3, [r7, #4]
 80077de:	681b      	ldr	r3, [r3, #0]
 80077e0:	430a      	orrs	r2, r1
 80077e2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80077e4:	687b      	ldr	r3, [r7, #4]
 80077e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80077e8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80077ec:	2b00      	cmp	r3, #0
 80077ee:	d01a      	beq.n	8007826 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80077f0:	687b      	ldr	r3, [r7, #4]
 80077f2:	681b      	ldr	r3, [r3, #0]
 80077f4:	685b      	ldr	r3, [r3, #4]
 80077f6:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80077fa:	687b      	ldr	r3, [r7, #4]
 80077fc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80077fe:	687b      	ldr	r3, [r7, #4]
 8007800:	681b      	ldr	r3, [r3, #0]
 8007802:	430a      	orrs	r2, r1
 8007804:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007806:	687b      	ldr	r3, [r7, #4]
 8007808:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800780a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800780e:	d10a      	bne.n	8007826 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007810:	687b      	ldr	r3, [r7, #4]
 8007812:	681b      	ldr	r3, [r3, #0]
 8007814:	685b      	ldr	r3, [r3, #4]
 8007816:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800781e:	687b      	ldr	r3, [r7, #4]
 8007820:	681b      	ldr	r3, [r3, #0]
 8007822:	430a      	orrs	r2, r1
 8007824:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007826:	687b      	ldr	r3, [r7, #4]
 8007828:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800782a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800782e:	2b00      	cmp	r3, #0
 8007830:	d00a      	beq.n	8007848 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007832:	687b      	ldr	r3, [r7, #4]
 8007834:	681b      	ldr	r3, [r3, #0]
 8007836:	685b      	ldr	r3, [r3, #4]
 8007838:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800783c:	687b      	ldr	r3, [r7, #4]
 800783e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8007840:	687b      	ldr	r3, [r7, #4]
 8007842:	681b      	ldr	r3, [r3, #0]
 8007844:	430a      	orrs	r2, r1
 8007846:	605a      	str	r2, [r3, #4]
  }
}
 8007848:	bf00      	nop
 800784a:	370c      	adds	r7, #12
 800784c:	46bd      	mov	sp, r7
 800784e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007852:	4770      	bx	lr

08007854 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007854:	b580      	push	{r7, lr}
 8007856:	b098      	sub	sp, #96	; 0x60
 8007858:	af02      	add	r7, sp, #8
 800785a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	2200      	movs	r2, #0
 8007860:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007864:	f7f9 fe7e 	bl	8001564 <HAL_GetTick>
 8007868:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800786a:	687b      	ldr	r3, [r7, #4]
 800786c:	681b      	ldr	r3, [r3, #0]
 800786e:	681b      	ldr	r3, [r3, #0]
 8007870:	f003 0308 	and.w	r3, r3, #8
 8007874:	2b08      	cmp	r3, #8
 8007876:	d12f      	bne.n	80078d8 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007878:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800787c:	9300      	str	r3, [sp, #0]
 800787e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007880:	2200      	movs	r2, #0
 8007882:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8007886:	6878      	ldr	r0, [r7, #4]
 8007888:	f000 f88e 	bl	80079a8 <UART_WaitOnFlagUntilTimeout>
 800788c:	4603      	mov	r3, r0
 800788e:	2b00      	cmp	r3, #0
 8007890:	d022      	beq.n	80078d8 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8007892:	687b      	ldr	r3, [r7, #4]
 8007894:	681b      	ldr	r3, [r3, #0]
 8007896:	63bb      	str	r3, [r7, #56]	; 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007898:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800789a:	e853 3f00 	ldrex	r3, [r3]
 800789e:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80078a0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80078a2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80078a6:	653b      	str	r3, [r7, #80]	; 0x50
 80078a8:	687b      	ldr	r3, [r7, #4]
 80078aa:	681b      	ldr	r3, [r3, #0]
 80078ac:	461a      	mov	r2, r3
 80078ae:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80078b0:	647b      	str	r3, [r7, #68]	; 0x44
 80078b2:	643a      	str	r2, [r7, #64]	; 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80078b4:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80078b6:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80078b8:	e841 2300 	strex	r3, r2, [r1]
 80078bc:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80078be:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80078c0:	2b00      	cmp	r3, #0
 80078c2:	d1e6      	bne.n	8007892 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 80078c4:	687b      	ldr	r3, [r7, #4]
 80078c6:	2220      	movs	r2, #32
 80078c8:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      __HAL_UNLOCK(huart);
 80078cc:	687b      	ldr	r3, [r7, #4]
 80078ce:	2200      	movs	r2, #0
 80078d0:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80078d4:	2303      	movs	r3, #3
 80078d6:	e063      	b.n	80079a0 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80078d8:	687b      	ldr	r3, [r7, #4]
 80078da:	681b      	ldr	r3, [r3, #0]
 80078dc:	681b      	ldr	r3, [r3, #0]
 80078de:	f003 0304 	and.w	r3, r3, #4
 80078e2:	2b04      	cmp	r3, #4
 80078e4:	d149      	bne.n	800797a <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80078e6:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80078ea:	9300      	str	r3, [sp, #0]
 80078ec:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80078ee:	2200      	movs	r2, #0
 80078f0:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80078f4:	6878      	ldr	r0, [r7, #4]
 80078f6:	f000 f857 	bl	80079a8 <UART_WaitOnFlagUntilTimeout>
 80078fa:	4603      	mov	r3, r0
 80078fc:	2b00      	cmp	r3, #0
 80078fe:	d03c      	beq.n	800797a <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	681b      	ldr	r3, [r3, #0]
 8007904:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007906:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007908:	e853 3f00 	ldrex	r3, [r3]
 800790c:	623b      	str	r3, [r7, #32]
   return(result);
 800790e:	6a3b      	ldr	r3, [r7, #32]
 8007910:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007914:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007916:	687b      	ldr	r3, [r7, #4]
 8007918:	681b      	ldr	r3, [r3, #0]
 800791a:	461a      	mov	r2, r3
 800791c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800791e:	633b      	str	r3, [r7, #48]	; 0x30
 8007920:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007922:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8007924:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007926:	e841 2300 	strex	r3, r2, [r1]
 800792a:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800792c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800792e:	2b00      	cmp	r3, #0
 8007930:	d1e6      	bne.n	8007900 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007932:	687b      	ldr	r3, [r7, #4]
 8007934:	681b      	ldr	r3, [r3, #0]
 8007936:	3308      	adds	r3, #8
 8007938:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800793a:	693b      	ldr	r3, [r7, #16]
 800793c:	e853 3f00 	ldrex	r3, [r3]
 8007940:	60fb      	str	r3, [r7, #12]
   return(result);
 8007942:	68fb      	ldr	r3, [r7, #12]
 8007944:	f023 0301 	bic.w	r3, r3, #1
 8007948:	64bb      	str	r3, [r7, #72]	; 0x48
 800794a:	687b      	ldr	r3, [r7, #4]
 800794c:	681b      	ldr	r3, [r3, #0]
 800794e:	3308      	adds	r3, #8
 8007950:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007952:	61fa      	str	r2, [r7, #28]
 8007954:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007956:	69b9      	ldr	r1, [r7, #24]
 8007958:	69fa      	ldr	r2, [r7, #28]
 800795a:	e841 2300 	strex	r3, r2, [r1]
 800795e:	617b      	str	r3, [r7, #20]
   return(result);
 8007960:	697b      	ldr	r3, [r7, #20]
 8007962:	2b00      	cmp	r3, #0
 8007964:	d1e5      	bne.n	8007932 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8007966:	687b      	ldr	r3, [r7, #4]
 8007968:	2220      	movs	r2, #32
 800796a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

      __HAL_UNLOCK(huart);
 800796e:	687b      	ldr	r3, [r7, #4]
 8007970:	2200      	movs	r2, #0
 8007972:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007976:	2303      	movs	r3, #3
 8007978:	e012      	b.n	80079a0 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800797a:	687b      	ldr	r3, [r7, #4]
 800797c:	2220      	movs	r2, #32
 800797e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8007982:	687b      	ldr	r3, [r7, #4]
 8007984:	2220      	movs	r2, #32
 8007986:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800798a:	687b      	ldr	r3, [r7, #4]
 800798c:	2200      	movs	r2, #0
 800798e:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007990:	687b      	ldr	r3, [r7, #4]
 8007992:	2200      	movs	r2, #0
 8007994:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 8007996:	687b      	ldr	r3, [r7, #4]
 8007998:	2200      	movs	r2, #0
 800799a:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 800799e:	2300      	movs	r3, #0
}
 80079a0:	4618      	mov	r0, r3
 80079a2:	3758      	adds	r7, #88	; 0x58
 80079a4:	46bd      	mov	sp, r7
 80079a6:	bd80      	pop	{r7, pc}

080079a8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80079a8:	b580      	push	{r7, lr}
 80079aa:	b084      	sub	sp, #16
 80079ac:	af00      	add	r7, sp, #0
 80079ae:	60f8      	str	r0, [r7, #12]
 80079b0:	60b9      	str	r1, [r7, #8]
 80079b2:	603b      	str	r3, [r7, #0]
 80079b4:	4613      	mov	r3, r2
 80079b6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80079b8:	e049      	b.n	8007a4e <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80079ba:	69bb      	ldr	r3, [r7, #24]
 80079bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80079c0:	d045      	beq.n	8007a4e <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80079c2:	f7f9 fdcf 	bl	8001564 <HAL_GetTick>
 80079c6:	4602      	mov	r2, r0
 80079c8:	683b      	ldr	r3, [r7, #0]
 80079ca:	1ad3      	subs	r3, r2, r3
 80079cc:	69ba      	ldr	r2, [r7, #24]
 80079ce:	429a      	cmp	r2, r3
 80079d0:	d302      	bcc.n	80079d8 <UART_WaitOnFlagUntilTimeout+0x30>
 80079d2:	69bb      	ldr	r3, [r7, #24]
 80079d4:	2b00      	cmp	r3, #0
 80079d6:	d101      	bne.n	80079dc <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80079d8:	2303      	movs	r3, #3
 80079da:	e048      	b.n	8007a6e <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80079dc:	68fb      	ldr	r3, [r7, #12]
 80079de:	681b      	ldr	r3, [r3, #0]
 80079e0:	681b      	ldr	r3, [r3, #0]
 80079e2:	f003 0304 	and.w	r3, r3, #4
 80079e6:	2b00      	cmp	r3, #0
 80079e8:	d031      	beq.n	8007a4e <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80079ea:	68fb      	ldr	r3, [r7, #12]
 80079ec:	681b      	ldr	r3, [r3, #0]
 80079ee:	69db      	ldr	r3, [r3, #28]
 80079f0:	f003 0308 	and.w	r3, r3, #8
 80079f4:	2b08      	cmp	r3, #8
 80079f6:	d110      	bne.n	8007a1a <UART_WaitOnFlagUntilTimeout+0x72>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80079f8:	68fb      	ldr	r3, [r7, #12]
 80079fa:	681b      	ldr	r3, [r3, #0]
 80079fc:	2208      	movs	r2, #8
 80079fe:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 8007a00:	68f8      	ldr	r0, [r7, #12]
 8007a02:	f000 f839 	bl	8007a78 <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 8007a06:	68fb      	ldr	r3, [r7, #12]
 8007a08:	2208      	movs	r2, #8
 8007a0a:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 8007a0e:	68fb      	ldr	r3, [r7, #12]
 8007a10:	2200      	movs	r2, #0
 8007a12:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

           return HAL_ERROR;
 8007a16:	2301      	movs	r3, #1
 8007a18:	e029      	b.n	8007a6e <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007a1a:	68fb      	ldr	r3, [r7, #12]
 8007a1c:	681b      	ldr	r3, [r3, #0]
 8007a1e:	69db      	ldr	r3, [r3, #28]
 8007a20:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007a24:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007a28:	d111      	bne.n	8007a4e <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007a2a:	68fb      	ldr	r3, [r7, #12]
 8007a2c:	681b      	ldr	r3, [r3, #0]
 8007a2e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8007a32:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007a34:	68f8      	ldr	r0, [r7, #12]
 8007a36:	f000 f81f 	bl	8007a78 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007a3a:	68fb      	ldr	r3, [r7, #12]
 8007a3c:	2220      	movs	r2, #32
 8007a3e:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007a42:	68fb      	ldr	r3, [r7, #12]
 8007a44:	2200      	movs	r2, #0
 8007a46:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

          return HAL_TIMEOUT;
 8007a4a:	2303      	movs	r3, #3
 8007a4c:	e00f      	b.n	8007a6e <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007a4e:	68fb      	ldr	r3, [r7, #12]
 8007a50:	681b      	ldr	r3, [r3, #0]
 8007a52:	69da      	ldr	r2, [r3, #28]
 8007a54:	68bb      	ldr	r3, [r7, #8]
 8007a56:	4013      	ands	r3, r2
 8007a58:	68ba      	ldr	r2, [r7, #8]
 8007a5a:	429a      	cmp	r2, r3
 8007a5c:	bf0c      	ite	eq
 8007a5e:	2301      	moveq	r3, #1
 8007a60:	2300      	movne	r3, #0
 8007a62:	b2db      	uxtb	r3, r3
 8007a64:	461a      	mov	r2, r3
 8007a66:	79fb      	ldrb	r3, [r7, #7]
 8007a68:	429a      	cmp	r2, r3
 8007a6a:	d0a6      	beq.n	80079ba <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007a6c:	2300      	movs	r3, #0
}
 8007a6e:	4618      	mov	r0, r3
 8007a70:	3710      	adds	r7, #16
 8007a72:	46bd      	mov	sp, r7
 8007a74:	bd80      	pop	{r7, pc}
	...

08007a78 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007a78:	b480      	push	{r7}
 8007a7a:	b095      	sub	sp, #84	; 0x54
 8007a7c:	af00      	add	r7, sp, #0
 8007a7e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007a80:	687b      	ldr	r3, [r7, #4]
 8007a82:	681b      	ldr	r3, [r3, #0]
 8007a84:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a86:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007a88:	e853 3f00 	ldrex	r3, [r3]
 8007a8c:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8007a8e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007a90:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007a94:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007a96:	687b      	ldr	r3, [r7, #4]
 8007a98:	681b      	ldr	r3, [r3, #0]
 8007a9a:	461a      	mov	r2, r3
 8007a9c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007a9e:	643b      	str	r3, [r7, #64]	; 0x40
 8007aa0:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007aa2:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8007aa4:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8007aa6:	e841 2300 	strex	r3, r2, [r1]
 8007aaa:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8007aac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007aae:	2b00      	cmp	r3, #0
 8007ab0:	d1e6      	bne.n	8007a80 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8007ab2:	687b      	ldr	r3, [r7, #4]
 8007ab4:	681b      	ldr	r3, [r3, #0]
 8007ab6:	3308      	adds	r3, #8
 8007ab8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007aba:	6a3b      	ldr	r3, [r7, #32]
 8007abc:	e853 3f00 	ldrex	r3, [r3]
 8007ac0:	61fb      	str	r3, [r7, #28]
   return(result);
 8007ac2:	69fa      	ldr	r2, [r7, #28]
 8007ac4:	4b1e      	ldr	r3, [pc, #120]	; (8007b40 <UART_EndRxTransfer+0xc8>)
 8007ac6:	4013      	ands	r3, r2
 8007ac8:	64bb      	str	r3, [r7, #72]	; 0x48
 8007aca:	687b      	ldr	r3, [r7, #4]
 8007acc:	681b      	ldr	r3, [r3, #0]
 8007ace:	3308      	adds	r3, #8
 8007ad0:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007ad2:	62fa      	str	r2, [r7, #44]	; 0x2c
 8007ad4:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ad6:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8007ad8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007ada:	e841 2300 	strex	r3, r2, [r1]
 8007ade:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8007ae0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007ae2:	2b00      	cmp	r3, #0
 8007ae4:	d1e5      	bne.n	8007ab2 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007ae6:	687b      	ldr	r3, [r7, #4]
 8007ae8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007aea:	2b01      	cmp	r3, #1
 8007aec:	d118      	bne.n	8007b20 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007aee:	687b      	ldr	r3, [r7, #4]
 8007af0:	681b      	ldr	r3, [r3, #0]
 8007af2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007af4:	68fb      	ldr	r3, [r7, #12]
 8007af6:	e853 3f00 	ldrex	r3, [r3]
 8007afa:	60bb      	str	r3, [r7, #8]
   return(result);
 8007afc:	68bb      	ldr	r3, [r7, #8]
 8007afe:	f023 0310 	bic.w	r3, r3, #16
 8007b02:	647b      	str	r3, [r7, #68]	; 0x44
 8007b04:	687b      	ldr	r3, [r7, #4]
 8007b06:	681b      	ldr	r3, [r3, #0]
 8007b08:	461a      	mov	r2, r3
 8007b0a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007b0c:	61bb      	str	r3, [r7, #24]
 8007b0e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b10:	6979      	ldr	r1, [r7, #20]
 8007b12:	69ba      	ldr	r2, [r7, #24]
 8007b14:	e841 2300 	strex	r3, r2, [r1]
 8007b18:	613b      	str	r3, [r7, #16]
   return(result);
 8007b1a:	693b      	ldr	r3, [r7, #16]
 8007b1c:	2b00      	cmp	r3, #0
 8007b1e:	d1e6      	bne.n	8007aee <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007b20:	687b      	ldr	r3, [r7, #4]
 8007b22:	2220      	movs	r2, #32
 8007b24:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007b28:	687b      	ldr	r3, [r7, #4]
 8007b2a:	2200      	movs	r2, #0
 8007b2c:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8007b2e:	687b      	ldr	r3, [r7, #4]
 8007b30:	2200      	movs	r2, #0
 8007b32:	675a      	str	r2, [r3, #116]	; 0x74
}
 8007b34:	bf00      	nop
 8007b36:	3754      	adds	r7, #84	; 0x54
 8007b38:	46bd      	mov	sp, r7
 8007b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b3e:	4770      	bx	lr
 8007b40:	effffffe 	.word	0xeffffffe

08007b44 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8007b44:	b480      	push	{r7}
 8007b46:	b085      	sub	sp, #20
 8007b48:	af00      	add	r7, sp, #0
 8007b4a:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007b4c:	687b      	ldr	r3, [r7, #4]
 8007b4e:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8007b52:	2b01      	cmp	r3, #1
 8007b54:	d101      	bne.n	8007b5a <HAL_UARTEx_DisableFifoMode+0x16>
 8007b56:	2302      	movs	r3, #2
 8007b58:	e027      	b.n	8007baa <HAL_UARTEx_DisableFifoMode+0x66>
 8007b5a:	687b      	ldr	r3, [r7, #4]
 8007b5c:	2201      	movs	r2, #1
 8007b5e:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8007b62:	687b      	ldr	r3, [r7, #4]
 8007b64:	2224      	movs	r2, #36	; 0x24
 8007b66:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007b6a:	687b      	ldr	r3, [r7, #4]
 8007b6c:	681b      	ldr	r3, [r3, #0]
 8007b6e:	681b      	ldr	r3, [r3, #0]
 8007b70:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	681b      	ldr	r3, [r3, #0]
 8007b76:	681a      	ldr	r2, [r3, #0]
 8007b78:	687b      	ldr	r3, [r7, #4]
 8007b7a:	681b      	ldr	r3, [r3, #0]
 8007b7c:	f022 0201 	bic.w	r2, r2, #1
 8007b80:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8007b82:	68fb      	ldr	r3, [r7, #12]
 8007b84:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8007b88:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8007b8a:	687b      	ldr	r3, [r7, #4]
 8007b8c:	2200      	movs	r2, #0
 8007b8e:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007b90:	687b      	ldr	r3, [r7, #4]
 8007b92:	681b      	ldr	r3, [r3, #0]
 8007b94:	68fa      	ldr	r2, [r7, #12]
 8007b96:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007b98:	687b      	ldr	r3, [r7, #4]
 8007b9a:	2220      	movs	r2, #32
 8007b9c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	2200      	movs	r2, #0
 8007ba4:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8007ba8:	2300      	movs	r3, #0
}
 8007baa:	4618      	mov	r0, r3
 8007bac:	3714      	adds	r7, #20
 8007bae:	46bd      	mov	sp, r7
 8007bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bb4:	4770      	bx	lr

08007bb6 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8007bb6:	b580      	push	{r7, lr}
 8007bb8:	b084      	sub	sp, #16
 8007bba:	af00      	add	r7, sp, #0
 8007bbc:	6078      	str	r0, [r7, #4]
 8007bbe:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007bc0:	687b      	ldr	r3, [r7, #4]
 8007bc2:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8007bc6:	2b01      	cmp	r3, #1
 8007bc8:	d101      	bne.n	8007bce <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8007bca:	2302      	movs	r3, #2
 8007bcc:	e02d      	b.n	8007c2a <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8007bce:	687b      	ldr	r3, [r7, #4]
 8007bd0:	2201      	movs	r2, #1
 8007bd2:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8007bd6:	687b      	ldr	r3, [r7, #4]
 8007bd8:	2224      	movs	r2, #36	; 0x24
 8007bda:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007bde:	687b      	ldr	r3, [r7, #4]
 8007be0:	681b      	ldr	r3, [r3, #0]
 8007be2:	681b      	ldr	r3, [r3, #0]
 8007be4:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007be6:	687b      	ldr	r3, [r7, #4]
 8007be8:	681b      	ldr	r3, [r3, #0]
 8007bea:	681a      	ldr	r2, [r3, #0]
 8007bec:	687b      	ldr	r3, [r7, #4]
 8007bee:	681b      	ldr	r3, [r3, #0]
 8007bf0:	f022 0201 	bic.w	r2, r2, #1
 8007bf4:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8007bf6:	687b      	ldr	r3, [r7, #4]
 8007bf8:	681b      	ldr	r3, [r3, #0]
 8007bfa:	689b      	ldr	r3, [r3, #8]
 8007bfc:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 8007c00:	687b      	ldr	r3, [r7, #4]
 8007c02:	681b      	ldr	r3, [r3, #0]
 8007c04:	683a      	ldr	r2, [r7, #0]
 8007c06:	430a      	orrs	r2, r1
 8007c08:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8007c0a:	6878      	ldr	r0, [r7, #4]
 8007c0c:	f000 f850 	bl	8007cb0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	681b      	ldr	r3, [r3, #0]
 8007c14:	68fa      	ldr	r2, [r7, #12]
 8007c16:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007c18:	687b      	ldr	r3, [r7, #4]
 8007c1a:	2220      	movs	r2, #32
 8007c1c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007c20:	687b      	ldr	r3, [r7, #4]
 8007c22:	2200      	movs	r2, #0
 8007c24:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8007c28:	2300      	movs	r3, #0
}
 8007c2a:	4618      	mov	r0, r3
 8007c2c:	3710      	adds	r7, #16
 8007c2e:	46bd      	mov	sp, r7
 8007c30:	bd80      	pop	{r7, pc}

08007c32 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8007c32:	b580      	push	{r7, lr}
 8007c34:	b084      	sub	sp, #16
 8007c36:	af00      	add	r7, sp, #0
 8007c38:	6078      	str	r0, [r7, #4]
 8007c3a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007c3c:	687b      	ldr	r3, [r7, #4]
 8007c3e:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8007c42:	2b01      	cmp	r3, #1
 8007c44:	d101      	bne.n	8007c4a <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8007c46:	2302      	movs	r3, #2
 8007c48:	e02d      	b.n	8007ca6 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8007c4a:	687b      	ldr	r3, [r7, #4]
 8007c4c:	2201      	movs	r2, #1
 8007c4e:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8007c52:	687b      	ldr	r3, [r7, #4]
 8007c54:	2224      	movs	r2, #36	; 0x24
 8007c56:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007c5a:	687b      	ldr	r3, [r7, #4]
 8007c5c:	681b      	ldr	r3, [r3, #0]
 8007c5e:	681b      	ldr	r3, [r3, #0]
 8007c60:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007c62:	687b      	ldr	r3, [r7, #4]
 8007c64:	681b      	ldr	r3, [r3, #0]
 8007c66:	681a      	ldr	r2, [r3, #0]
 8007c68:	687b      	ldr	r3, [r7, #4]
 8007c6a:	681b      	ldr	r3, [r3, #0]
 8007c6c:	f022 0201 	bic.w	r2, r2, #1
 8007c70:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8007c72:	687b      	ldr	r3, [r7, #4]
 8007c74:	681b      	ldr	r3, [r3, #0]
 8007c76:	689b      	ldr	r3, [r3, #8]
 8007c78:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 8007c7c:	687b      	ldr	r3, [r7, #4]
 8007c7e:	681b      	ldr	r3, [r3, #0]
 8007c80:	683a      	ldr	r2, [r7, #0]
 8007c82:	430a      	orrs	r2, r1
 8007c84:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8007c86:	6878      	ldr	r0, [r7, #4]
 8007c88:	f000 f812 	bl	8007cb0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007c8c:	687b      	ldr	r3, [r7, #4]
 8007c8e:	681b      	ldr	r3, [r3, #0]
 8007c90:	68fa      	ldr	r2, [r7, #12]
 8007c92:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007c94:	687b      	ldr	r3, [r7, #4]
 8007c96:	2220      	movs	r2, #32
 8007c98:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007c9c:	687b      	ldr	r3, [r7, #4]
 8007c9e:	2200      	movs	r2, #0
 8007ca0:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8007ca4:	2300      	movs	r3, #0
}
 8007ca6:	4618      	mov	r0, r3
 8007ca8:	3710      	adds	r7, #16
 8007caa:	46bd      	mov	sp, r7
 8007cac:	bd80      	pop	{r7, pc}
	...

08007cb0 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8007cb0:	b480      	push	{r7}
 8007cb2:	b085      	sub	sp, #20
 8007cb4:	af00      	add	r7, sp, #0
 8007cb6:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8007cb8:	687b      	ldr	r3, [r7, #4]
 8007cba:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007cbc:	2b00      	cmp	r3, #0
 8007cbe:	d108      	bne.n	8007cd2 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8007cc0:	687b      	ldr	r3, [r7, #4]
 8007cc2:	2201      	movs	r2, #1
 8007cc4:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8007cc8:	687b      	ldr	r3, [r7, #4]
 8007cca:	2201      	movs	r2, #1
 8007ccc:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8007cd0:	e031      	b.n	8007d36 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8007cd2:	2310      	movs	r3, #16
 8007cd4:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8007cd6:	2310      	movs	r3, #16
 8007cd8:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8007cda:	687b      	ldr	r3, [r7, #4]
 8007cdc:	681b      	ldr	r3, [r3, #0]
 8007cde:	689b      	ldr	r3, [r3, #8]
 8007ce0:	0e5b      	lsrs	r3, r3, #25
 8007ce2:	b2db      	uxtb	r3, r3
 8007ce4:	f003 0307 	and.w	r3, r3, #7
 8007ce8:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8007cea:	687b      	ldr	r3, [r7, #4]
 8007cec:	681b      	ldr	r3, [r3, #0]
 8007cee:	689b      	ldr	r3, [r3, #8]
 8007cf0:	0f5b      	lsrs	r3, r3, #29
 8007cf2:	b2db      	uxtb	r3, r3
 8007cf4:	f003 0307 	and.w	r3, r3, #7
 8007cf8:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007cfa:	7bbb      	ldrb	r3, [r7, #14]
 8007cfc:	7b3a      	ldrb	r2, [r7, #12]
 8007cfe:	4911      	ldr	r1, [pc, #68]	; (8007d44 <UARTEx_SetNbDataToProcess+0x94>)
 8007d00:	5c8a      	ldrb	r2, [r1, r2]
 8007d02:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8007d06:	7b3a      	ldrb	r2, [r7, #12]
 8007d08:	490f      	ldr	r1, [pc, #60]	; (8007d48 <UARTEx_SetNbDataToProcess+0x98>)
 8007d0a:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007d0c:	fb93 f3f2 	sdiv	r3, r3, r2
 8007d10:	b29a      	uxth	r2, r3
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007d18:	7bfb      	ldrb	r3, [r7, #15]
 8007d1a:	7b7a      	ldrb	r2, [r7, #13]
 8007d1c:	4909      	ldr	r1, [pc, #36]	; (8007d44 <UARTEx_SetNbDataToProcess+0x94>)
 8007d1e:	5c8a      	ldrb	r2, [r1, r2]
 8007d20:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8007d24:	7b7a      	ldrb	r2, [r7, #13]
 8007d26:	4908      	ldr	r1, [pc, #32]	; (8007d48 <UARTEx_SetNbDataToProcess+0x98>)
 8007d28:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007d2a:	fb93 f3f2 	sdiv	r3, r3, r2
 8007d2e:	b29a      	uxth	r2, r3
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 8007d36:	bf00      	nop
 8007d38:	3714      	adds	r7, #20
 8007d3a:	46bd      	mov	sp, r7
 8007d3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d40:	4770      	bx	lr
 8007d42:	bf00      	nop
 8007d44:	0800a6d0 	.word	0x0800a6d0
 8007d48:	0800a6d8 	.word	0x0800a6d8

08007d4c <__errno>:
 8007d4c:	4b01      	ldr	r3, [pc, #4]	; (8007d54 <__errno+0x8>)
 8007d4e:	6818      	ldr	r0, [r3, #0]
 8007d50:	4770      	bx	lr
 8007d52:	bf00      	nop
 8007d54:	24000010 	.word	0x24000010

08007d58 <__libc_init_array>:
 8007d58:	b570      	push	{r4, r5, r6, lr}
 8007d5a:	4d0d      	ldr	r5, [pc, #52]	; (8007d90 <__libc_init_array+0x38>)
 8007d5c:	4c0d      	ldr	r4, [pc, #52]	; (8007d94 <__libc_init_array+0x3c>)
 8007d5e:	1b64      	subs	r4, r4, r5
 8007d60:	10a4      	asrs	r4, r4, #2
 8007d62:	2600      	movs	r6, #0
 8007d64:	42a6      	cmp	r6, r4
 8007d66:	d109      	bne.n	8007d7c <__libc_init_array+0x24>
 8007d68:	4d0b      	ldr	r5, [pc, #44]	; (8007d98 <__libc_init_array+0x40>)
 8007d6a:	4c0c      	ldr	r4, [pc, #48]	; (8007d9c <__libc_init_array+0x44>)
 8007d6c:	f002 fc90 	bl	800a690 <_init>
 8007d70:	1b64      	subs	r4, r4, r5
 8007d72:	10a4      	asrs	r4, r4, #2
 8007d74:	2600      	movs	r6, #0
 8007d76:	42a6      	cmp	r6, r4
 8007d78:	d105      	bne.n	8007d86 <__libc_init_array+0x2e>
 8007d7a:	bd70      	pop	{r4, r5, r6, pc}
 8007d7c:	f855 3b04 	ldr.w	r3, [r5], #4
 8007d80:	4798      	blx	r3
 8007d82:	3601      	adds	r6, #1
 8007d84:	e7ee      	b.n	8007d64 <__libc_init_array+0xc>
 8007d86:	f855 3b04 	ldr.w	r3, [r5], #4
 8007d8a:	4798      	blx	r3
 8007d8c:	3601      	adds	r6, #1
 8007d8e:	e7f2      	b.n	8007d76 <__libc_init_array+0x1e>
 8007d90:	0800aac4 	.word	0x0800aac4
 8007d94:	0800aac4 	.word	0x0800aac4
 8007d98:	0800aac4 	.word	0x0800aac4
 8007d9c:	0800aac8 	.word	0x0800aac8

08007da0 <memset>:
 8007da0:	4402      	add	r2, r0
 8007da2:	4603      	mov	r3, r0
 8007da4:	4293      	cmp	r3, r2
 8007da6:	d100      	bne.n	8007daa <memset+0xa>
 8007da8:	4770      	bx	lr
 8007daa:	f803 1b01 	strb.w	r1, [r3], #1
 8007dae:	e7f9      	b.n	8007da4 <memset+0x4>

08007db0 <__cvt>:
 8007db0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007db2:	ed2d 8b02 	vpush	{d8}
 8007db6:	eeb0 8b40 	vmov.f64	d8, d0
 8007dba:	b085      	sub	sp, #20
 8007dbc:	4617      	mov	r7, r2
 8007dbe:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 8007dc0:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8007dc2:	ee18 2a90 	vmov	r2, s17
 8007dc6:	f025 0520 	bic.w	r5, r5, #32
 8007dca:	2a00      	cmp	r2, #0
 8007dcc:	bfb6      	itet	lt
 8007dce:	222d      	movlt	r2, #45	; 0x2d
 8007dd0:	2200      	movge	r2, #0
 8007dd2:	eeb1 8b40 	vneglt.f64	d8, d0
 8007dd6:	2d46      	cmp	r5, #70	; 0x46
 8007dd8:	460c      	mov	r4, r1
 8007dda:	701a      	strb	r2, [r3, #0]
 8007ddc:	d004      	beq.n	8007de8 <__cvt+0x38>
 8007dde:	2d45      	cmp	r5, #69	; 0x45
 8007de0:	d100      	bne.n	8007de4 <__cvt+0x34>
 8007de2:	3401      	adds	r4, #1
 8007de4:	2102      	movs	r1, #2
 8007de6:	e000      	b.n	8007dea <__cvt+0x3a>
 8007de8:	2103      	movs	r1, #3
 8007dea:	ab03      	add	r3, sp, #12
 8007dec:	9301      	str	r3, [sp, #4]
 8007dee:	ab02      	add	r3, sp, #8
 8007df0:	9300      	str	r3, [sp, #0]
 8007df2:	4622      	mov	r2, r4
 8007df4:	4633      	mov	r3, r6
 8007df6:	eeb0 0b48 	vmov.f64	d0, d8
 8007dfa:	f000 fca9 	bl	8008750 <_dtoa_r>
 8007dfe:	2d47      	cmp	r5, #71	; 0x47
 8007e00:	d101      	bne.n	8007e06 <__cvt+0x56>
 8007e02:	07fb      	lsls	r3, r7, #31
 8007e04:	d51a      	bpl.n	8007e3c <__cvt+0x8c>
 8007e06:	2d46      	cmp	r5, #70	; 0x46
 8007e08:	eb00 0204 	add.w	r2, r0, r4
 8007e0c:	d10c      	bne.n	8007e28 <__cvt+0x78>
 8007e0e:	7803      	ldrb	r3, [r0, #0]
 8007e10:	2b30      	cmp	r3, #48	; 0x30
 8007e12:	d107      	bne.n	8007e24 <__cvt+0x74>
 8007e14:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8007e18:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007e1c:	bf1c      	itt	ne
 8007e1e:	f1c4 0401 	rsbne	r4, r4, #1
 8007e22:	6034      	strne	r4, [r6, #0]
 8007e24:	6833      	ldr	r3, [r6, #0]
 8007e26:	441a      	add	r2, r3
 8007e28:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8007e2c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007e30:	bf08      	it	eq
 8007e32:	9203      	streq	r2, [sp, #12]
 8007e34:	2130      	movs	r1, #48	; 0x30
 8007e36:	9b03      	ldr	r3, [sp, #12]
 8007e38:	4293      	cmp	r3, r2
 8007e3a:	d307      	bcc.n	8007e4c <__cvt+0x9c>
 8007e3c:	9b03      	ldr	r3, [sp, #12]
 8007e3e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8007e40:	1a1b      	subs	r3, r3, r0
 8007e42:	6013      	str	r3, [r2, #0]
 8007e44:	b005      	add	sp, #20
 8007e46:	ecbd 8b02 	vpop	{d8}
 8007e4a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007e4c:	1c5c      	adds	r4, r3, #1
 8007e4e:	9403      	str	r4, [sp, #12]
 8007e50:	7019      	strb	r1, [r3, #0]
 8007e52:	e7f0      	b.n	8007e36 <__cvt+0x86>

08007e54 <__exponent>:
 8007e54:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007e56:	4603      	mov	r3, r0
 8007e58:	2900      	cmp	r1, #0
 8007e5a:	bfb8      	it	lt
 8007e5c:	4249      	neglt	r1, r1
 8007e5e:	f803 2b02 	strb.w	r2, [r3], #2
 8007e62:	bfb4      	ite	lt
 8007e64:	222d      	movlt	r2, #45	; 0x2d
 8007e66:	222b      	movge	r2, #43	; 0x2b
 8007e68:	2909      	cmp	r1, #9
 8007e6a:	7042      	strb	r2, [r0, #1]
 8007e6c:	dd2a      	ble.n	8007ec4 <__exponent+0x70>
 8007e6e:	f10d 0407 	add.w	r4, sp, #7
 8007e72:	46a4      	mov	ip, r4
 8007e74:	270a      	movs	r7, #10
 8007e76:	46a6      	mov	lr, r4
 8007e78:	460a      	mov	r2, r1
 8007e7a:	fb91 f6f7 	sdiv	r6, r1, r7
 8007e7e:	fb07 1516 	mls	r5, r7, r6, r1
 8007e82:	3530      	adds	r5, #48	; 0x30
 8007e84:	2a63      	cmp	r2, #99	; 0x63
 8007e86:	f104 34ff 	add.w	r4, r4, #4294967295
 8007e8a:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8007e8e:	4631      	mov	r1, r6
 8007e90:	dcf1      	bgt.n	8007e76 <__exponent+0x22>
 8007e92:	3130      	adds	r1, #48	; 0x30
 8007e94:	f1ae 0502 	sub.w	r5, lr, #2
 8007e98:	f804 1c01 	strb.w	r1, [r4, #-1]
 8007e9c:	1c44      	adds	r4, r0, #1
 8007e9e:	4629      	mov	r1, r5
 8007ea0:	4561      	cmp	r1, ip
 8007ea2:	d30a      	bcc.n	8007eba <__exponent+0x66>
 8007ea4:	f10d 0209 	add.w	r2, sp, #9
 8007ea8:	eba2 020e 	sub.w	r2, r2, lr
 8007eac:	4565      	cmp	r5, ip
 8007eae:	bf88      	it	hi
 8007eb0:	2200      	movhi	r2, #0
 8007eb2:	4413      	add	r3, r2
 8007eb4:	1a18      	subs	r0, r3, r0
 8007eb6:	b003      	add	sp, #12
 8007eb8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007eba:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007ebe:	f804 2f01 	strb.w	r2, [r4, #1]!
 8007ec2:	e7ed      	b.n	8007ea0 <__exponent+0x4c>
 8007ec4:	2330      	movs	r3, #48	; 0x30
 8007ec6:	3130      	adds	r1, #48	; 0x30
 8007ec8:	7083      	strb	r3, [r0, #2]
 8007eca:	70c1      	strb	r1, [r0, #3]
 8007ecc:	1d03      	adds	r3, r0, #4
 8007ece:	e7f1      	b.n	8007eb4 <__exponent+0x60>

08007ed0 <_printf_float>:
 8007ed0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007ed4:	b08b      	sub	sp, #44	; 0x2c
 8007ed6:	460c      	mov	r4, r1
 8007ed8:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
 8007edc:	4616      	mov	r6, r2
 8007ede:	461f      	mov	r7, r3
 8007ee0:	4605      	mov	r5, r0
 8007ee2:	f001 f9a3 	bl	800922c <_localeconv_r>
 8007ee6:	f8d0 b000 	ldr.w	fp, [r0]
 8007eea:	4658      	mov	r0, fp
 8007eec:	f7f8 fa00 	bl	80002f0 <strlen>
 8007ef0:	2300      	movs	r3, #0
 8007ef2:	9308      	str	r3, [sp, #32]
 8007ef4:	f8d8 3000 	ldr.w	r3, [r8]
 8007ef8:	f894 9018 	ldrb.w	r9, [r4, #24]
 8007efc:	6822      	ldr	r2, [r4, #0]
 8007efe:	3307      	adds	r3, #7
 8007f00:	f023 0307 	bic.w	r3, r3, #7
 8007f04:	f103 0108 	add.w	r1, r3, #8
 8007f08:	f8c8 1000 	str.w	r1, [r8]
 8007f0c:	4682      	mov	sl, r0
 8007f0e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8007f12:	e9c4 0112 	strd	r0, r1, [r4, #72]	; 0x48
 8007f16:	ed9f 7b98 	vldr	d7, [pc, #608]	; 8008178 <_printf_float+0x2a8>
 8007f1a:	ed94 0b12 	vldr	d0, [r4, #72]	; 0x48
 8007f1e:	eeb0 6bc0 	vabs.f64	d6, d0
 8007f22:	eeb4 6b47 	vcmp.f64	d6, d7
 8007f26:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007f2a:	dd24      	ble.n	8007f76 <_printf_float+0xa6>
 8007f2c:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 8007f30:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007f34:	d502      	bpl.n	8007f3c <_printf_float+0x6c>
 8007f36:	232d      	movs	r3, #45	; 0x2d
 8007f38:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007f3c:	4b90      	ldr	r3, [pc, #576]	; (8008180 <_printf_float+0x2b0>)
 8007f3e:	4891      	ldr	r0, [pc, #580]	; (8008184 <_printf_float+0x2b4>)
 8007f40:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 8007f44:	bf94      	ite	ls
 8007f46:	4698      	movls	r8, r3
 8007f48:	4680      	movhi	r8, r0
 8007f4a:	2303      	movs	r3, #3
 8007f4c:	6123      	str	r3, [r4, #16]
 8007f4e:	f022 0204 	bic.w	r2, r2, #4
 8007f52:	2300      	movs	r3, #0
 8007f54:	6022      	str	r2, [r4, #0]
 8007f56:	9304      	str	r3, [sp, #16]
 8007f58:	9700      	str	r7, [sp, #0]
 8007f5a:	4633      	mov	r3, r6
 8007f5c:	aa09      	add	r2, sp, #36	; 0x24
 8007f5e:	4621      	mov	r1, r4
 8007f60:	4628      	mov	r0, r5
 8007f62:	f000 f9d3 	bl	800830c <_printf_common>
 8007f66:	3001      	adds	r0, #1
 8007f68:	f040 808a 	bne.w	8008080 <_printf_float+0x1b0>
 8007f6c:	f04f 30ff 	mov.w	r0, #4294967295
 8007f70:	b00b      	add	sp, #44	; 0x2c
 8007f72:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007f76:	eeb4 0b40 	vcmp.f64	d0, d0
 8007f7a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007f7e:	d709      	bvc.n	8007f94 <_printf_float+0xc4>
 8007f80:	ee10 3a90 	vmov	r3, s1
 8007f84:	2b00      	cmp	r3, #0
 8007f86:	bfbc      	itt	lt
 8007f88:	232d      	movlt	r3, #45	; 0x2d
 8007f8a:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8007f8e:	487e      	ldr	r0, [pc, #504]	; (8008188 <_printf_float+0x2b8>)
 8007f90:	4b7e      	ldr	r3, [pc, #504]	; (800818c <_printf_float+0x2bc>)
 8007f92:	e7d5      	b.n	8007f40 <_printf_float+0x70>
 8007f94:	6863      	ldr	r3, [r4, #4]
 8007f96:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 8007f9a:	9104      	str	r1, [sp, #16]
 8007f9c:	1c59      	adds	r1, r3, #1
 8007f9e:	d13c      	bne.n	800801a <_printf_float+0x14a>
 8007fa0:	2306      	movs	r3, #6
 8007fa2:	6063      	str	r3, [r4, #4]
 8007fa4:	2300      	movs	r3, #0
 8007fa6:	9303      	str	r3, [sp, #12]
 8007fa8:	ab08      	add	r3, sp, #32
 8007faa:	e9cd 9301 	strd	r9, r3, [sp, #4]
 8007fae:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8007fb2:	ab07      	add	r3, sp, #28
 8007fb4:	6861      	ldr	r1, [r4, #4]
 8007fb6:	9300      	str	r3, [sp, #0]
 8007fb8:	6022      	str	r2, [r4, #0]
 8007fba:	f10d 031b 	add.w	r3, sp, #27
 8007fbe:	4628      	mov	r0, r5
 8007fc0:	f7ff fef6 	bl	8007db0 <__cvt>
 8007fc4:	9b04      	ldr	r3, [sp, #16]
 8007fc6:	9907      	ldr	r1, [sp, #28]
 8007fc8:	2b47      	cmp	r3, #71	; 0x47
 8007fca:	4680      	mov	r8, r0
 8007fcc:	d108      	bne.n	8007fe0 <_printf_float+0x110>
 8007fce:	1cc8      	adds	r0, r1, #3
 8007fd0:	db02      	blt.n	8007fd8 <_printf_float+0x108>
 8007fd2:	6863      	ldr	r3, [r4, #4]
 8007fd4:	4299      	cmp	r1, r3
 8007fd6:	dd41      	ble.n	800805c <_printf_float+0x18c>
 8007fd8:	f1a9 0902 	sub.w	r9, r9, #2
 8007fdc:	fa5f f989 	uxtb.w	r9, r9
 8007fe0:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8007fe4:	d820      	bhi.n	8008028 <_printf_float+0x158>
 8007fe6:	3901      	subs	r1, #1
 8007fe8:	464a      	mov	r2, r9
 8007fea:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8007fee:	9107      	str	r1, [sp, #28]
 8007ff0:	f7ff ff30 	bl	8007e54 <__exponent>
 8007ff4:	9a08      	ldr	r2, [sp, #32]
 8007ff6:	9004      	str	r0, [sp, #16]
 8007ff8:	1813      	adds	r3, r2, r0
 8007ffa:	2a01      	cmp	r2, #1
 8007ffc:	6123      	str	r3, [r4, #16]
 8007ffe:	dc02      	bgt.n	8008006 <_printf_float+0x136>
 8008000:	6822      	ldr	r2, [r4, #0]
 8008002:	07d2      	lsls	r2, r2, #31
 8008004:	d501      	bpl.n	800800a <_printf_float+0x13a>
 8008006:	3301      	adds	r3, #1
 8008008:	6123      	str	r3, [r4, #16]
 800800a:	f89d 301b 	ldrb.w	r3, [sp, #27]
 800800e:	2b00      	cmp	r3, #0
 8008010:	d0a2      	beq.n	8007f58 <_printf_float+0x88>
 8008012:	232d      	movs	r3, #45	; 0x2d
 8008014:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008018:	e79e      	b.n	8007f58 <_printf_float+0x88>
 800801a:	9904      	ldr	r1, [sp, #16]
 800801c:	2947      	cmp	r1, #71	; 0x47
 800801e:	d1c1      	bne.n	8007fa4 <_printf_float+0xd4>
 8008020:	2b00      	cmp	r3, #0
 8008022:	d1bf      	bne.n	8007fa4 <_printf_float+0xd4>
 8008024:	2301      	movs	r3, #1
 8008026:	e7bc      	b.n	8007fa2 <_printf_float+0xd2>
 8008028:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 800802c:	d118      	bne.n	8008060 <_printf_float+0x190>
 800802e:	2900      	cmp	r1, #0
 8008030:	6863      	ldr	r3, [r4, #4]
 8008032:	dd0b      	ble.n	800804c <_printf_float+0x17c>
 8008034:	6121      	str	r1, [r4, #16]
 8008036:	b913      	cbnz	r3, 800803e <_printf_float+0x16e>
 8008038:	6822      	ldr	r2, [r4, #0]
 800803a:	07d0      	lsls	r0, r2, #31
 800803c:	d502      	bpl.n	8008044 <_printf_float+0x174>
 800803e:	3301      	adds	r3, #1
 8008040:	440b      	add	r3, r1
 8008042:	6123      	str	r3, [r4, #16]
 8008044:	2300      	movs	r3, #0
 8008046:	65a1      	str	r1, [r4, #88]	; 0x58
 8008048:	9304      	str	r3, [sp, #16]
 800804a:	e7de      	b.n	800800a <_printf_float+0x13a>
 800804c:	b913      	cbnz	r3, 8008054 <_printf_float+0x184>
 800804e:	6822      	ldr	r2, [r4, #0]
 8008050:	07d2      	lsls	r2, r2, #31
 8008052:	d501      	bpl.n	8008058 <_printf_float+0x188>
 8008054:	3302      	adds	r3, #2
 8008056:	e7f4      	b.n	8008042 <_printf_float+0x172>
 8008058:	2301      	movs	r3, #1
 800805a:	e7f2      	b.n	8008042 <_printf_float+0x172>
 800805c:	f04f 0967 	mov.w	r9, #103	; 0x67
 8008060:	9b08      	ldr	r3, [sp, #32]
 8008062:	4299      	cmp	r1, r3
 8008064:	db05      	blt.n	8008072 <_printf_float+0x1a2>
 8008066:	6823      	ldr	r3, [r4, #0]
 8008068:	6121      	str	r1, [r4, #16]
 800806a:	07d8      	lsls	r0, r3, #31
 800806c:	d5ea      	bpl.n	8008044 <_printf_float+0x174>
 800806e:	1c4b      	adds	r3, r1, #1
 8008070:	e7e7      	b.n	8008042 <_printf_float+0x172>
 8008072:	2900      	cmp	r1, #0
 8008074:	bfd4      	ite	le
 8008076:	f1c1 0202 	rsble	r2, r1, #2
 800807a:	2201      	movgt	r2, #1
 800807c:	4413      	add	r3, r2
 800807e:	e7e0      	b.n	8008042 <_printf_float+0x172>
 8008080:	6823      	ldr	r3, [r4, #0]
 8008082:	055a      	lsls	r2, r3, #21
 8008084:	d407      	bmi.n	8008096 <_printf_float+0x1c6>
 8008086:	6923      	ldr	r3, [r4, #16]
 8008088:	4642      	mov	r2, r8
 800808a:	4631      	mov	r1, r6
 800808c:	4628      	mov	r0, r5
 800808e:	47b8      	blx	r7
 8008090:	3001      	adds	r0, #1
 8008092:	d12a      	bne.n	80080ea <_printf_float+0x21a>
 8008094:	e76a      	b.n	8007f6c <_printf_float+0x9c>
 8008096:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 800809a:	f240 80e2 	bls.w	8008262 <_printf_float+0x392>
 800809e:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 80080a2:	eeb5 7b40 	vcmp.f64	d7, #0.0
 80080a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80080aa:	d133      	bne.n	8008114 <_printf_float+0x244>
 80080ac:	4a38      	ldr	r2, [pc, #224]	; (8008190 <_printf_float+0x2c0>)
 80080ae:	2301      	movs	r3, #1
 80080b0:	4631      	mov	r1, r6
 80080b2:	4628      	mov	r0, r5
 80080b4:	47b8      	blx	r7
 80080b6:	3001      	adds	r0, #1
 80080b8:	f43f af58 	beq.w	8007f6c <_printf_float+0x9c>
 80080bc:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 80080c0:	429a      	cmp	r2, r3
 80080c2:	db02      	blt.n	80080ca <_printf_float+0x1fa>
 80080c4:	6823      	ldr	r3, [r4, #0]
 80080c6:	07d8      	lsls	r0, r3, #31
 80080c8:	d50f      	bpl.n	80080ea <_printf_float+0x21a>
 80080ca:	4653      	mov	r3, sl
 80080cc:	465a      	mov	r2, fp
 80080ce:	4631      	mov	r1, r6
 80080d0:	4628      	mov	r0, r5
 80080d2:	47b8      	blx	r7
 80080d4:	3001      	adds	r0, #1
 80080d6:	f43f af49 	beq.w	8007f6c <_printf_float+0x9c>
 80080da:	f04f 0800 	mov.w	r8, #0
 80080de:	f104 091a 	add.w	r9, r4, #26
 80080e2:	9b08      	ldr	r3, [sp, #32]
 80080e4:	3b01      	subs	r3, #1
 80080e6:	4543      	cmp	r3, r8
 80080e8:	dc09      	bgt.n	80080fe <_printf_float+0x22e>
 80080ea:	6823      	ldr	r3, [r4, #0]
 80080ec:	079b      	lsls	r3, r3, #30
 80080ee:	f100 8108 	bmi.w	8008302 <_printf_float+0x432>
 80080f2:	68e0      	ldr	r0, [r4, #12]
 80080f4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80080f6:	4298      	cmp	r0, r3
 80080f8:	bfb8      	it	lt
 80080fa:	4618      	movlt	r0, r3
 80080fc:	e738      	b.n	8007f70 <_printf_float+0xa0>
 80080fe:	2301      	movs	r3, #1
 8008100:	464a      	mov	r2, r9
 8008102:	4631      	mov	r1, r6
 8008104:	4628      	mov	r0, r5
 8008106:	47b8      	blx	r7
 8008108:	3001      	adds	r0, #1
 800810a:	f43f af2f 	beq.w	8007f6c <_printf_float+0x9c>
 800810e:	f108 0801 	add.w	r8, r8, #1
 8008112:	e7e6      	b.n	80080e2 <_printf_float+0x212>
 8008114:	9b07      	ldr	r3, [sp, #28]
 8008116:	2b00      	cmp	r3, #0
 8008118:	dc3c      	bgt.n	8008194 <_printf_float+0x2c4>
 800811a:	4a1d      	ldr	r2, [pc, #116]	; (8008190 <_printf_float+0x2c0>)
 800811c:	2301      	movs	r3, #1
 800811e:	4631      	mov	r1, r6
 8008120:	4628      	mov	r0, r5
 8008122:	47b8      	blx	r7
 8008124:	3001      	adds	r0, #1
 8008126:	f43f af21 	beq.w	8007f6c <_printf_float+0x9c>
 800812a:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 800812e:	4313      	orrs	r3, r2
 8008130:	d102      	bne.n	8008138 <_printf_float+0x268>
 8008132:	6823      	ldr	r3, [r4, #0]
 8008134:	07d9      	lsls	r1, r3, #31
 8008136:	d5d8      	bpl.n	80080ea <_printf_float+0x21a>
 8008138:	4653      	mov	r3, sl
 800813a:	465a      	mov	r2, fp
 800813c:	4631      	mov	r1, r6
 800813e:	4628      	mov	r0, r5
 8008140:	47b8      	blx	r7
 8008142:	3001      	adds	r0, #1
 8008144:	f43f af12 	beq.w	8007f6c <_printf_float+0x9c>
 8008148:	f04f 0900 	mov.w	r9, #0
 800814c:	f104 0a1a 	add.w	sl, r4, #26
 8008150:	9b07      	ldr	r3, [sp, #28]
 8008152:	425b      	negs	r3, r3
 8008154:	454b      	cmp	r3, r9
 8008156:	dc01      	bgt.n	800815c <_printf_float+0x28c>
 8008158:	9b08      	ldr	r3, [sp, #32]
 800815a:	e795      	b.n	8008088 <_printf_float+0x1b8>
 800815c:	2301      	movs	r3, #1
 800815e:	4652      	mov	r2, sl
 8008160:	4631      	mov	r1, r6
 8008162:	4628      	mov	r0, r5
 8008164:	47b8      	blx	r7
 8008166:	3001      	adds	r0, #1
 8008168:	f43f af00 	beq.w	8007f6c <_printf_float+0x9c>
 800816c:	f109 0901 	add.w	r9, r9, #1
 8008170:	e7ee      	b.n	8008150 <_printf_float+0x280>
 8008172:	bf00      	nop
 8008174:	f3af 8000 	nop.w
 8008178:	ffffffff 	.word	0xffffffff
 800817c:	7fefffff 	.word	0x7fefffff
 8008180:	0800a6e4 	.word	0x0800a6e4
 8008184:	0800a6e8 	.word	0x0800a6e8
 8008188:	0800a6f0 	.word	0x0800a6f0
 800818c:	0800a6ec 	.word	0x0800a6ec
 8008190:	0800a6f4 	.word	0x0800a6f4
 8008194:	9a08      	ldr	r2, [sp, #32]
 8008196:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8008198:	429a      	cmp	r2, r3
 800819a:	bfa8      	it	ge
 800819c:	461a      	movge	r2, r3
 800819e:	2a00      	cmp	r2, #0
 80081a0:	4691      	mov	r9, r2
 80081a2:	dc38      	bgt.n	8008216 <_printf_float+0x346>
 80081a4:	2300      	movs	r3, #0
 80081a6:	9305      	str	r3, [sp, #20]
 80081a8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80081ac:	f104 021a 	add.w	r2, r4, #26
 80081b0:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80081b2:	9905      	ldr	r1, [sp, #20]
 80081b4:	9304      	str	r3, [sp, #16]
 80081b6:	eba3 0309 	sub.w	r3, r3, r9
 80081ba:	428b      	cmp	r3, r1
 80081bc:	dc33      	bgt.n	8008226 <_printf_float+0x356>
 80081be:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 80081c2:	429a      	cmp	r2, r3
 80081c4:	db3c      	blt.n	8008240 <_printf_float+0x370>
 80081c6:	6823      	ldr	r3, [r4, #0]
 80081c8:	07da      	lsls	r2, r3, #31
 80081ca:	d439      	bmi.n	8008240 <_printf_float+0x370>
 80081cc:	9b08      	ldr	r3, [sp, #32]
 80081ce:	9a04      	ldr	r2, [sp, #16]
 80081d0:	9907      	ldr	r1, [sp, #28]
 80081d2:	1a9a      	subs	r2, r3, r2
 80081d4:	eba3 0901 	sub.w	r9, r3, r1
 80081d8:	4591      	cmp	r9, r2
 80081da:	bfa8      	it	ge
 80081dc:	4691      	movge	r9, r2
 80081de:	f1b9 0f00 	cmp.w	r9, #0
 80081e2:	dc35      	bgt.n	8008250 <_printf_float+0x380>
 80081e4:	f04f 0800 	mov.w	r8, #0
 80081e8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80081ec:	f104 0a1a 	add.w	sl, r4, #26
 80081f0:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 80081f4:	1a9b      	subs	r3, r3, r2
 80081f6:	eba3 0309 	sub.w	r3, r3, r9
 80081fa:	4543      	cmp	r3, r8
 80081fc:	f77f af75 	ble.w	80080ea <_printf_float+0x21a>
 8008200:	2301      	movs	r3, #1
 8008202:	4652      	mov	r2, sl
 8008204:	4631      	mov	r1, r6
 8008206:	4628      	mov	r0, r5
 8008208:	47b8      	blx	r7
 800820a:	3001      	adds	r0, #1
 800820c:	f43f aeae 	beq.w	8007f6c <_printf_float+0x9c>
 8008210:	f108 0801 	add.w	r8, r8, #1
 8008214:	e7ec      	b.n	80081f0 <_printf_float+0x320>
 8008216:	4613      	mov	r3, r2
 8008218:	4631      	mov	r1, r6
 800821a:	4642      	mov	r2, r8
 800821c:	4628      	mov	r0, r5
 800821e:	47b8      	blx	r7
 8008220:	3001      	adds	r0, #1
 8008222:	d1bf      	bne.n	80081a4 <_printf_float+0x2d4>
 8008224:	e6a2      	b.n	8007f6c <_printf_float+0x9c>
 8008226:	2301      	movs	r3, #1
 8008228:	4631      	mov	r1, r6
 800822a:	4628      	mov	r0, r5
 800822c:	9204      	str	r2, [sp, #16]
 800822e:	47b8      	blx	r7
 8008230:	3001      	adds	r0, #1
 8008232:	f43f ae9b 	beq.w	8007f6c <_printf_float+0x9c>
 8008236:	9b05      	ldr	r3, [sp, #20]
 8008238:	9a04      	ldr	r2, [sp, #16]
 800823a:	3301      	adds	r3, #1
 800823c:	9305      	str	r3, [sp, #20]
 800823e:	e7b7      	b.n	80081b0 <_printf_float+0x2e0>
 8008240:	4653      	mov	r3, sl
 8008242:	465a      	mov	r2, fp
 8008244:	4631      	mov	r1, r6
 8008246:	4628      	mov	r0, r5
 8008248:	47b8      	blx	r7
 800824a:	3001      	adds	r0, #1
 800824c:	d1be      	bne.n	80081cc <_printf_float+0x2fc>
 800824e:	e68d      	b.n	8007f6c <_printf_float+0x9c>
 8008250:	9a04      	ldr	r2, [sp, #16]
 8008252:	464b      	mov	r3, r9
 8008254:	4442      	add	r2, r8
 8008256:	4631      	mov	r1, r6
 8008258:	4628      	mov	r0, r5
 800825a:	47b8      	blx	r7
 800825c:	3001      	adds	r0, #1
 800825e:	d1c1      	bne.n	80081e4 <_printf_float+0x314>
 8008260:	e684      	b.n	8007f6c <_printf_float+0x9c>
 8008262:	9a08      	ldr	r2, [sp, #32]
 8008264:	2a01      	cmp	r2, #1
 8008266:	dc01      	bgt.n	800826c <_printf_float+0x39c>
 8008268:	07db      	lsls	r3, r3, #31
 800826a:	d537      	bpl.n	80082dc <_printf_float+0x40c>
 800826c:	2301      	movs	r3, #1
 800826e:	4642      	mov	r2, r8
 8008270:	4631      	mov	r1, r6
 8008272:	4628      	mov	r0, r5
 8008274:	47b8      	blx	r7
 8008276:	3001      	adds	r0, #1
 8008278:	f43f ae78 	beq.w	8007f6c <_printf_float+0x9c>
 800827c:	4653      	mov	r3, sl
 800827e:	465a      	mov	r2, fp
 8008280:	4631      	mov	r1, r6
 8008282:	4628      	mov	r0, r5
 8008284:	47b8      	blx	r7
 8008286:	3001      	adds	r0, #1
 8008288:	f43f ae70 	beq.w	8007f6c <_printf_float+0x9c>
 800828c:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 8008290:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8008294:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008298:	d01b      	beq.n	80082d2 <_printf_float+0x402>
 800829a:	9b08      	ldr	r3, [sp, #32]
 800829c:	f108 0201 	add.w	r2, r8, #1
 80082a0:	3b01      	subs	r3, #1
 80082a2:	4631      	mov	r1, r6
 80082a4:	4628      	mov	r0, r5
 80082a6:	47b8      	blx	r7
 80082a8:	3001      	adds	r0, #1
 80082aa:	d10e      	bne.n	80082ca <_printf_float+0x3fa>
 80082ac:	e65e      	b.n	8007f6c <_printf_float+0x9c>
 80082ae:	2301      	movs	r3, #1
 80082b0:	464a      	mov	r2, r9
 80082b2:	4631      	mov	r1, r6
 80082b4:	4628      	mov	r0, r5
 80082b6:	47b8      	blx	r7
 80082b8:	3001      	adds	r0, #1
 80082ba:	f43f ae57 	beq.w	8007f6c <_printf_float+0x9c>
 80082be:	f108 0801 	add.w	r8, r8, #1
 80082c2:	9b08      	ldr	r3, [sp, #32]
 80082c4:	3b01      	subs	r3, #1
 80082c6:	4543      	cmp	r3, r8
 80082c8:	dcf1      	bgt.n	80082ae <_printf_float+0x3de>
 80082ca:	9b04      	ldr	r3, [sp, #16]
 80082cc:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80082d0:	e6db      	b.n	800808a <_printf_float+0x1ba>
 80082d2:	f04f 0800 	mov.w	r8, #0
 80082d6:	f104 091a 	add.w	r9, r4, #26
 80082da:	e7f2      	b.n	80082c2 <_printf_float+0x3f2>
 80082dc:	2301      	movs	r3, #1
 80082de:	4642      	mov	r2, r8
 80082e0:	e7df      	b.n	80082a2 <_printf_float+0x3d2>
 80082e2:	2301      	movs	r3, #1
 80082e4:	464a      	mov	r2, r9
 80082e6:	4631      	mov	r1, r6
 80082e8:	4628      	mov	r0, r5
 80082ea:	47b8      	blx	r7
 80082ec:	3001      	adds	r0, #1
 80082ee:	f43f ae3d 	beq.w	8007f6c <_printf_float+0x9c>
 80082f2:	f108 0801 	add.w	r8, r8, #1
 80082f6:	68e3      	ldr	r3, [r4, #12]
 80082f8:	9909      	ldr	r1, [sp, #36]	; 0x24
 80082fa:	1a5b      	subs	r3, r3, r1
 80082fc:	4543      	cmp	r3, r8
 80082fe:	dcf0      	bgt.n	80082e2 <_printf_float+0x412>
 8008300:	e6f7      	b.n	80080f2 <_printf_float+0x222>
 8008302:	f04f 0800 	mov.w	r8, #0
 8008306:	f104 0919 	add.w	r9, r4, #25
 800830a:	e7f4      	b.n	80082f6 <_printf_float+0x426>

0800830c <_printf_common>:
 800830c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008310:	4616      	mov	r6, r2
 8008312:	4699      	mov	r9, r3
 8008314:	688a      	ldr	r2, [r1, #8]
 8008316:	690b      	ldr	r3, [r1, #16]
 8008318:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800831c:	4293      	cmp	r3, r2
 800831e:	bfb8      	it	lt
 8008320:	4613      	movlt	r3, r2
 8008322:	6033      	str	r3, [r6, #0]
 8008324:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8008328:	4607      	mov	r7, r0
 800832a:	460c      	mov	r4, r1
 800832c:	b10a      	cbz	r2, 8008332 <_printf_common+0x26>
 800832e:	3301      	adds	r3, #1
 8008330:	6033      	str	r3, [r6, #0]
 8008332:	6823      	ldr	r3, [r4, #0]
 8008334:	0699      	lsls	r1, r3, #26
 8008336:	bf42      	ittt	mi
 8008338:	6833      	ldrmi	r3, [r6, #0]
 800833a:	3302      	addmi	r3, #2
 800833c:	6033      	strmi	r3, [r6, #0]
 800833e:	6825      	ldr	r5, [r4, #0]
 8008340:	f015 0506 	ands.w	r5, r5, #6
 8008344:	d106      	bne.n	8008354 <_printf_common+0x48>
 8008346:	f104 0a19 	add.w	sl, r4, #25
 800834a:	68e3      	ldr	r3, [r4, #12]
 800834c:	6832      	ldr	r2, [r6, #0]
 800834e:	1a9b      	subs	r3, r3, r2
 8008350:	42ab      	cmp	r3, r5
 8008352:	dc26      	bgt.n	80083a2 <_printf_common+0x96>
 8008354:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8008358:	1e13      	subs	r3, r2, #0
 800835a:	6822      	ldr	r2, [r4, #0]
 800835c:	bf18      	it	ne
 800835e:	2301      	movne	r3, #1
 8008360:	0692      	lsls	r2, r2, #26
 8008362:	d42b      	bmi.n	80083bc <_printf_common+0xb0>
 8008364:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8008368:	4649      	mov	r1, r9
 800836a:	4638      	mov	r0, r7
 800836c:	47c0      	blx	r8
 800836e:	3001      	adds	r0, #1
 8008370:	d01e      	beq.n	80083b0 <_printf_common+0xa4>
 8008372:	6823      	ldr	r3, [r4, #0]
 8008374:	68e5      	ldr	r5, [r4, #12]
 8008376:	6832      	ldr	r2, [r6, #0]
 8008378:	f003 0306 	and.w	r3, r3, #6
 800837c:	2b04      	cmp	r3, #4
 800837e:	bf08      	it	eq
 8008380:	1aad      	subeq	r5, r5, r2
 8008382:	68a3      	ldr	r3, [r4, #8]
 8008384:	6922      	ldr	r2, [r4, #16]
 8008386:	bf0c      	ite	eq
 8008388:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800838c:	2500      	movne	r5, #0
 800838e:	4293      	cmp	r3, r2
 8008390:	bfc4      	itt	gt
 8008392:	1a9b      	subgt	r3, r3, r2
 8008394:	18ed      	addgt	r5, r5, r3
 8008396:	2600      	movs	r6, #0
 8008398:	341a      	adds	r4, #26
 800839a:	42b5      	cmp	r5, r6
 800839c:	d11a      	bne.n	80083d4 <_printf_common+0xc8>
 800839e:	2000      	movs	r0, #0
 80083a0:	e008      	b.n	80083b4 <_printf_common+0xa8>
 80083a2:	2301      	movs	r3, #1
 80083a4:	4652      	mov	r2, sl
 80083a6:	4649      	mov	r1, r9
 80083a8:	4638      	mov	r0, r7
 80083aa:	47c0      	blx	r8
 80083ac:	3001      	adds	r0, #1
 80083ae:	d103      	bne.n	80083b8 <_printf_common+0xac>
 80083b0:	f04f 30ff 	mov.w	r0, #4294967295
 80083b4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80083b8:	3501      	adds	r5, #1
 80083ba:	e7c6      	b.n	800834a <_printf_common+0x3e>
 80083bc:	18e1      	adds	r1, r4, r3
 80083be:	1c5a      	adds	r2, r3, #1
 80083c0:	2030      	movs	r0, #48	; 0x30
 80083c2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80083c6:	4422      	add	r2, r4
 80083c8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80083cc:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80083d0:	3302      	adds	r3, #2
 80083d2:	e7c7      	b.n	8008364 <_printf_common+0x58>
 80083d4:	2301      	movs	r3, #1
 80083d6:	4622      	mov	r2, r4
 80083d8:	4649      	mov	r1, r9
 80083da:	4638      	mov	r0, r7
 80083dc:	47c0      	blx	r8
 80083de:	3001      	adds	r0, #1
 80083e0:	d0e6      	beq.n	80083b0 <_printf_common+0xa4>
 80083e2:	3601      	adds	r6, #1
 80083e4:	e7d9      	b.n	800839a <_printf_common+0x8e>
	...

080083e8 <_printf_i>:
 80083e8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80083ec:	7e0f      	ldrb	r7, [r1, #24]
 80083ee:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80083f0:	2f78      	cmp	r7, #120	; 0x78
 80083f2:	4691      	mov	r9, r2
 80083f4:	4680      	mov	r8, r0
 80083f6:	460c      	mov	r4, r1
 80083f8:	469a      	mov	sl, r3
 80083fa:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80083fe:	d807      	bhi.n	8008410 <_printf_i+0x28>
 8008400:	2f62      	cmp	r7, #98	; 0x62
 8008402:	d80a      	bhi.n	800841a <_printf_i+0x32>
 8008404:	2f00      	cmp	r7, #0
 8008406:	f000 80d8 	beq.w	80085ba <_printf_i+0x1d2>
 800840a:	2f58      	cmp	r7, #88	; 0x58
 800840c:	f000 80a3 	beq.w	8008556 <_printf_i+0x16e>
 8008410:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008414:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8008418:	e03a      	b.n	8008490 <_printf_i+0xa8>
 800841a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800841e:	2b15      	cmp	r3, #21
 8008420:	d8f6      	bhi.n	8008410 <_printf_i+0x28>
 8008422:	a101      	add	r1, pc, #4	; (adr r1, 8008428 <_printf_i+0x40>)
 8008424:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008428:	08008481 	.word	0x08008481
 800842c:	08008495 	.word	0x08008495
 8008430:	08008411 	.word	0x08008411
 8008434:	08008411 	.word	0x08008411
 8008438:	08008411 	.word	0x08008411
 800843c:	08008411 	.word	0x08008411
 8008440:	08008495 	.word	0x08008495
 8008444:	08008411 	.word	0x08008411
 8008448:	08008411 	.word	0x08008411
 800844c:	08008411 	.word	0x08008411
 8008450:	08008411 	.word	0x08008411
 8008454:	080085a1 	.word	0x080085a1
 8008458:	080084c5 	.word	0x080084c5
 800845c:	08008583 	.word	0x08008583
 8008460:	08008411 	.word	0x08008411
 8008464:	08008411 	.word	0x08008411
 8008468:	080085c3 	.word	0x080085c3
 800846c:	08008411 	.word	0x08008411
 8008470:	080084c5 	.word	0x080084c5
 8008474:	08008411 	.word	0x08008411
 8008478:	08008411 	.word	0x08008411
 800847c:	0800858b 	.word	0x0800858b
 8008480:	682b      	ldr	r3, [r5, #0]
 8008482:	1d1a      	adds	r2, r3, #4
 8008484:	681b      	ldr	r3, [r3, #0]
 8008486:	602a      	str	r2, [r5, #0]
 8008488:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800848c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8008490:	2301      	movs	r3, #1
 8008492:	e0a3      	b.n	80085dc <_printf_i+0x1f4>
 8008494:	6820      	ldr	r0, [r4, #0]
 8008496:	6829      	ldr	r1, [r5, #0]
 8008498:	0606      	lsls	r6, r0, #24
 800849a:	f101 0304 	add.w	r3, r1, #4
 800849e:	d50a      	bpl.n	80084b6 <_printf_i+0xce>
 80084a0:	680e      	ldr	r6, [r1, #0]
 80084a2:	602b      	str	r3, [r5, #0]
 80084a4:	2e00      	cmp	r6, #0
 80084a6:	da03      	bge.n	80084b0 <_printf_i+0xc8>
 80084a8:	232d      	movs	r3, #45	; 0x2d
 80084aa:	4276      	negs	r6, r6
 80084ac:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80084b0:	485e      	ldr	r0, [pc, #376]	; (800862c <_printf_i+0x244>)
 80084b2:	230a      	movs	r3, #10
 80084b4:	e019      	b.n	80084ea <_printf_i+0x102>
 80084b6:	680e      	ldr	r6, [r1, #0]
 80084b8:	602b      	str	r3, [r5, #0]
 80084ba:	f010 0f40 	tst.w	r0, #64	; 0x40
 80084be:	bf18      	it	ne
 80084c0:	b236      	sxthne	r6, r6
 80084c2:	e7ef      	b.n	80084a4 <_printf_i+0xbc>
 80084c4:	682b      	ldr	r3, [r5, #0]
 80084c6:	6820      	ldr	r0, [r4, #0]
 80084c8:	1d19      	adds	r1, r3, #4
 80084ca:	6029      	str	r1, [r5, #0]
 80084cc:	0601      	lsls	r1, r0, #24
 80084ce:	d501      	bpl.n	80084d4 <_printf_i+0xec>
 80084d0:	681e      	ldr	r6, [r3, #0]
 80084d2:	e002      	b.n	80084da <_printf_i+0xf2>
 80084d4:	0646      	lsls	r6, r0, #25
 80084d6:	d5fb      	bpl.n	80084d0 <_printf_i+0xe8>
 80084d8:	881e      	ldrh	r6, [r3, #0]
 80084da:	4854      	ldr	r0, [pc, #336]	; (800862c <_printf_i+0x244>)
 80084dc:	2f6f      	cmp	r7, #111	; 0x6f
 80084de:	bf0c      	ite	eq
 80084e0:	2308      	moveq	r3, #8
 80084e2:	230a      	movne	r3, #10
 80084e4:	2100      	movs	r1, #0
 80084e6:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80084ea:	6865      	ldr	r5, [r4, #4]
 80084ec:	60a5      	str	r5, [r4, #8]
 80084ee:	2d00      	cmp	r5, #0
 80084f0:	bfa2      	ittt	ge
 80084f2:	6821      	ldrge	r1, [r4, #0]
 80084f4:	f021 0104 	bicge.w	r1, r1, #4
 80084f8:	6021      	strge	r1, [r4, #0]
 80084fa:	b90e      	cbnz	r6, 8008500 <_printf_i+0x118>
 80084fc:	2d00      	cmp	r5, #0
 80084fe:	d04d      	beq.n	800859c <_printf_i+0x1b4>
 8008500:	4615      	mov	r5, r2
 8008502:	fbb6 f1f3 	udiv	r1, r6, r3
 8008506:	fb03 6711 	mls	r7, r3, r1, r6
 800850a:	5dc7      	ldrb	r7, [r0, r7]
 800850c:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8008510:	4637      	mov	r7, r6
 8008512:	42bb      	cmp	r3, r7
 8008514:	460e      	mov	r6, r1
 8008516:	d9f4      	bls.n	8008502 <_printf_i+0x11a>
 8008518:	2b08      	cmp	r3, #8
 800851a:	d10b      	bne.n	8008534 <_printf_i+0x14c>
 800851c:	6823      	ldr	r3, [r4, #0]
 800851e:	07de      	lsls	r6, r3, #31
 8008520:	d508      	bpl.n	8008534 <_printf_i+0x14c>
 8008522:	6923      	ldr	r3, [r4, #16]
 8008524:	6861      	ldr	r1, [r4, #4]
 8008526:	4299      	cmp	r1, r3
 8008528:	bfde      	ittt	le
 800852a:	2330      	movle	r3, #48	; 0x30
 800852c:	f805 3c01 	strble.w	r3, [r5, #-1]
 8008530:	f105 35ff 	addle.w	r5, r5, #4294967295
 8008534:	1b52      	subs	r2, r2, r5
 8008536:	6122      	str	r2, [r4, #16]
 8008538:	f8cd a000 	str.w	sl, [sp]
 800853c:	464b      	mov	r3, r9
 800853e:	aa03      	add	r2, sp, #12
 8008540:	4621      	mov	r1, r4
 8008542:	4640      	mov	r0, r8
 8008544:	f7ff fee2 	bl	800830c <_printf_common>
 8008548:	3001      	adds	r0, #1
 800854a:	d14c      	bne.n	80085e6 <_printf_i+0x1fe>
 800854c:	f04f 30ff 	mov.w	r0, #4294967295
 8008550:	b004      	add	sp, #16
 8008552:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008556:	4835      	ldr	r0, [pc, #212]	; (800862c <_printf_i+0x244>)
 8008558:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800855c:	6829      	ldr	r1, [r5, #0]
 800855e:	6823      	ldr	r3, [r4, #0]
 8008560:	f851 6b04 	ldr.w	r6, [r1], #4
 8008564:	6029      	str	r1, [r5, #0]
 8008566:	061d      	lsls	r5, r3, #24
 8008568:	d514      	bpl.n	8008594 <_printf_i+0x1ac>
 800856a:	07df      	lsls	r7, r3, #31
 800856c:	bf44      	itt	mi
 800856e:	f043 0320 	orrmi.w	r3, r3, #32
 8008572:	6023      	strmi	r3, [r4, #0]
 8008574:	b91e      	cbnz	r6, 800857e <_printf_i+0x196>
 8008576:	6823      	ldr	r3, [r4, #0]
 8008578:	f023 0320 	bic.w	r3, r3, #32
 800857c:	6023      	str	r3, [r4, #0]
 800857e:	2310      	movs	r3, #16
 8008580:	e7b0      	b.n	80084e4 <_printf_i+0xfc>
 8008582:	6823      	ldr	r3, [r4, #0]
 8008584:	f043 0320 	orr.w	r3, r3, #32
 8008588:	6023      	str	r3, [r4, #0]
 800858a:	2378      	movs	r3, #120	; 0x78
 800858c:	4828      	ldr	r0, [pc, #160]	; (8008630 <_printf_i+0x248>)
 800858e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8008592:	e7e3      	b.n	800855c <_printf_i+0x174>
 8008594:	0659      	lsls	r1, r3, #25
 8008596:	bf48      	it	mi
 8008598:	b2b6      	uxthmi	r6, r6
 800859a:	e7e6      	b.n	800856a <_printf_i+0x182>
 800859c:	4615      	mov	r5, r2
 800859e:	e7bb      	b.n	8008518 <_printf_i+0x130>
 80085a0:	682b      	ldr	r3, [r5, #0]
 80085a2:	6826      	ldr	r6, [r4, #0]
 80085a4:	6961      	ldr	r1, [r4, #20]
 80085a6:	1d18      	adds	r0, r3, #4
 80085a8:	6028      	str	r0, [r5, #0]
 80085aa:	0635      	lsls	r5, r6, #24
 80085ac:	681b      	ldr	r3, [r3, #0]
 80085ae:	d501      	bpl.n	80085b4 <_printf_i+0x1cc>
 80085b0:	6019      	str	r1, [r3, #0]
 80085b2:	e002      	b.n	80085ba <_printf_i+0x1d2>
 80085b4:	0670      	lsls	r0, r6, #25
 80085b6:	d5fb      	bpl.n	80085b0 <_printf_i+0x1c8>
 80085b8:	8019      	strh	r1, [r3, #0]
 80085ba:	2300      	movs	r3, #0
 80085bc:	6123      	str	r3, [r4, #16]
 80085be:	4615      	mov	r5, r2
 80085c0:	e7ba      	b.n	8008538 <_printf_i+0x150>
 80085c2:	682b      	ldr	r3, [r5, #0]
 80085c4:	1d1a      	adds	r2, r3, #4
 80085c6:	602a      	str	r2, [r5, #0]
 80085c8:	681d      	ldr	r5, [r3, #0]
 80085ca:	6862      	ldr	r2, [r4, #4]
 80085cc:	2100      	movs	r1, #0
 80085ce:	4628      	mov	r0, r5
 80085d0:	f7f7 fe96 	bl	8000300 <memchr>
 80085d4:	b108      	cbz	r0, 80085da <_printf_i+0x1f2>
 80085d6:	1b40      	subs	r0, r0, r5
 80085d8:	6060      	str	r0, [r4, #4]
 80085da:	6863      	ldr	r3, [r4, #4]
 80085dc:	6123      	str	r3, [r4, #16]
 80085de:	2300      	movs	r3, #0
 80085e0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80085e4:	e7a8      	b.n	8008538 <_printf_i+0x150>
 80085e6:	6923      	ldr	r3, [r4, #16]
 80085e8:	462a      	mov	r2, r5
 80085ea:	4649      	mov	r1, r9
 80085ec:	4640      	mov	r0, r8
 80085ee:	47d0      	blx	sl
 80085f0:	3001      	adds	r0, #1
 80085f2:	d0ab      	beq.n	800854c <_printf_i+0x164>
 80085f4:	6823      	ldr	r3, [r4, #0]
 80085f6:	079b      	lsls	r3, r3, #30
 80085f8:	d413      	bmi.n	8008622 <_printf_i+0x23a>
 80085fa:	68e0      	ldr	r0, [r4, #12]
 80085fc:	9b03      	ldr	r3, [sp, #12]
 80085fe:	4298      	cmp	r0, r3
 8008600:	bfb8      	it	lt
 8008602:	4618      	movlt	r0, r3
 8008604:	e7a4      	b.n	8008550 <_printf_i+0x168>
 8008606:	2301      	movs	r3, #1
 8008608:	4632      	mov	r2, r6
 800860a:	4649      	mov	r1, r9
 800860c:	4640      	mov	r0, r8
 800860e:	47d0      	blx	sl
 8008610:	3001      	adds	r0, #1
 8008612:	d09b      	beq.n	800854c <_printf_i+0x164>
 8008614:	3501      	adds	r5, #1
 8008616:	68e3      	ldr	r3, [r4, #12]
 8008618:	9903      	ldr	r1, [sp, #12]
 800861a:	1a5b      	subs	r3, r3, r1
 800861c:	42ab      	cmp	r3, r5
 800861e:	dcf2      	bgt.n	8008606 <_printf_i+0x21e>
 8008620:	e7eb      	b.n	80085fa <_printf_i+0x212>
 8008622:	2500      	movs	r5, #0
 8008624:	f104 0619 	add.w	r6, r4, #25
 8008628:	e7f5      	b.n	8008616 <_printf_i+0x22e>
 800862a:	bf00      	nop
 800862c:	0800a6f6 	.word	0x0800a6f6
 8008630:	0800a707 	.word	0x0800a707

08008634 <quorem>:
 8008634:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008638:	6903      	ldr	r3, [r0, #16]
 800863a:	690c      	ldr	r4, [r1, #16]
 800863c:	42a3      	cmp	r3, r4
 800863e:	4607      	mov	r7, r0
 8008640:	f2c0 8081 	blt.w	8008746 <quorem+0x112>
 8008644:	3c01      	subs	r4, #1
 8008646:	f101 0814 	add.w	r8, r1, #20
 800864a:	f100 0514 	add.w	r5, r0, #20
 800864e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008652:	9301      	str	r3, [sp, #4]
 8008654:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8008658:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800865c:	3301      	adds	r3, #1
 800865e:	429a      	cmp	r2, r3
 8008660:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8008664:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8008668:	fbb2 f6f3 	udiv	r6, r2, r3
 800866c:	d331      	bcc.n	80086d2 <quorem+0x9e>
 800866e:	f04f 0e00 	mov.w	lr, #0
 8008672:	4640      	mov	r0, r8
 8008674:	46ac      	mov	ip, r5
 8008676:	46f2      	mov	sl, lr
 8008678:	f850 2b04 	ldr.w	r2, [r0], #4
 800867c:	b293      	uxth	r3, r2
 800867e:	fb06 e303 	mla	r3, r6, r3, lr
 8008682:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8008686:	b29b      	uxth	r3, r3
 8008688:	ebaa 0303 	sub.w	r3, sl, r3
 800868c:	f8dc a000 	ldr.w	sl, [ip]
 8008690:	0c12      	lsrs	r2, r2, #16
 8008692:	fa13 f38a 	uxtah	r3, r3, sl
 8008696:	fb06 e202 	mla	r2, r6, r2, lr
 800869a:	9300      	str	r3, [sp, #0]
 800869c:	9b00      	ldr	r3, [sp, #0]
 800869e:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80086a2:	b292      	uxth	r2, r2
 80086a4:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 80086a8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80086ac:	f8bd 3000 	ldrh.w	r3, [sp]
 80086b0:	4581      	cmp	r9, r0
 80086b2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80086b6:	f84c 3b04 	str.w	r3, [ip], #4
 80086ba:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80086be:	d2db      	bcs.n	8008678 <quorem+0x44>
 80086c0:	f855 300b 	ldr.w	r3, [r5, fp]
 80086c4:	b92b      	cbnz	r3, 80086d2 <quorem+0x9e>
 80086c6:	9b01      	ldr	r3, [sp, #4]
 80086c8:	3b04      	subs	r3, #4
 80086ca:	429d      	cmp	r5, r3
 80086cc:	461a      	mov	r2, r3
 80086ce:	d32e      	bcc.n	800872e <quorem+0xfa>
 80086d0:	613c      	str	r4, [r7, #16]
 80086d2:	4638      	mov	r0, r7
 80086d4:	f001 f846 	bl	8009764 <__mcmp>
 80086d8:	2800      	cmp	r0, #0
 80086da:	db24      	blt.n	8008726 <quorem+0xf2>
 80086dc:	3601      	adds	r6, #1
 80086de:	4628      	mov	r0, r5
 80086e0:	f04f 0c00 	mov.w	ip, #0
 80086e4:	f858 2b04 	ldr.w	r2, [r8], #4
 80086e8:	f8d0 e000 	ldr.w	lr, [r0]
 80086ec:	b293      	uxth	r3, r2
 80086ee:	ebac 0303 	sub.w	r3, ip, r3
 80086f2:	0c12      	lsrs	r2, r2, #16
 80086f4:	fa13 f38e 	uxtah	r3, r3, lr
 80086f8:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 80086fc:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8008700:	b29b      	uxth	r3, r3
 8008702:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008706:	45c1      	cmp	r9, r8
 8008708:	f840 3b04 	str.w	r3, [r0], #4
 800870c:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8008710:	d2e8      	bcs.n	80086e4 <quorem+0xb0>
 8008712:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008716:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800871a:	b922      	cbnz	r2, 8008726 <quorem+0xf2>
 800871c:	3b04      	subs	r3, #4
 800871e:	429d      	cmp	r5, r3
 8008720:	461a      	mov	r2, r3
 8008722:	d30a      	bcc.n	800873a <quorem+0x106>
 8008724:	613c      	str	r4, [r7, #16]
 8008726:	4630      	mov	r0, r6
 8008728:	b003      	add	sp, #12
 800872a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800872e:	6812      	ldr	r2, [r2, #0]
 8008730:	3b04      	subs	r3, #4
 8008732:	2a00      	cmp	r2, #0
 8008734:	d1cc      	bne.n	80086d0 <quorem+0x9c>
 8008736:	3c01      	subs	r4, #1
 8008738:	e7c7      	b.n	80086ca <quorem+0x96>
 800873a:	6812      	ldr	r2, [r2, #0]
 800873c:	3b04      	subs	r3, #4
 800873e:	2a00      	cmp	r2, #0
 8008740:	d1f0      	bne.n	8008724 <quorem+0xf0>
 8008742:	3c01      	subs	r4, #1
 8008744:	e7eb      	b.n	800871e <quorem+0xea>
 8008746:	2000      	movs	r0, #0
 8008748:	e7ee      	b.n	8008728 <quorem+0xf4>
 800874a:	0000      	movs	r0, r0
 800874c:	0000      	movs	r0, r0
	...

08008750 <_dtoa_r>:
 8008750:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008754:	ed2d 8b02 	vpush	{d8}
 8008758:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800875a:	b091      	sub	sp, #68	; 0x44
 800875c:	ed8d 0b02 	vstr	d0, [sp, #8]
 8008760:	ec59 8b10 	vmov	r8, r9, d0
 8008764:	9c1c      	ldr	r4, [sp, #112]	; 0x70
 8008766:	9106      	str	r1, [sp, #24]
 8008768:	4606      	mov	r6, r0
 800876a:	9208      	str	r2, [sp, #32]
 800876c:	930c      	str	r3, [sp, #48]	; 0x30
 800876e:	b975      	cbnz	r5, 800878e <_dtoa_r+0x3e>
 8008770:	2010      	movs	r0, #16
 8008772:	f000 fd5f 	bl	8009234 <malloc>
 8008776:	4602      	mov	r2, r0
 8008778:	6270      	str	r0, [r6, #36]	; 0x24
 800877a:	b920      	cbnz	r0, 8008786 <_dtoa_r+0x36>
 800877c:	4baa      	ldr	r3, [pc, #680]	; (8008a28 <_dtoa_r+0x2d8>)
 800877e:	21ea      	movs	r1, #234	; 0xea
 8008780:	48aa      	ldr	r0, [pc, #680]	; (8008a2c <_dtoa_r+0x2dc>)
 8008782:	f001 f9f7 	bl	8009b74 <__assert_func>
 8008786:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800878a:	6005      	str	r5, [r0, #0]
 800878c:	60c5      	str	r5, [r0, #12]
 800878e:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8008790:	6819      	ldr	r1, [r3, #0]
 8008792:	b151      	cbz	r1, 80087aa <_dtoa_r+0x5a>
 8008794:	685a      	ldr	r2, [r3, #4]
 8008796:	604a      	str	r2, [r1, #4]
 8008798:	2301      	movs	r3, #1
 800879a:	4093      	lsls	r3, r2
 800879c:	608b      	str	r3, [r1, #8]
 800879e:	4630      	mov	r0, r6
 80087a0:	f000 fd9e 	bl	80092e0 <_Bfree>
 80087a4:	6a73      	ldr	r3, [r6, #36]	; 0x24
 80087a6:	2200      	movs	r2, #0
 80087a8:	601a      	str	r2, [r3, #0]
 80087aa:	f1b9 0300 	subs.w	r3, r9, #0
 80087ae:	bfbb      	ittet	lt
 80087b0:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80087b4:	9303      	strlt	r3, [sp, #12]
 80087b6:	2300      	movge	r3, #0
 80087b8:	2201      	movlt	r2, #1
 80087ba:	bfac      	ite	ge
 80087bc:	6023      	strge	r3, [r4, #0]
 80087be:	6022      	strlt	r2, [r4, #0]
 80087c0:	4b9b      	ldr	r3, [pc, #620]	; (8008a30 <_dtoa_r+0x2e0>)
 80087c2:	9c03      	ldr	r4, [sp, #12]
 80087c4:	43a3      	bics	r3, r4
 80087c6:	d11c      	bne.n	8008802 <_dtoa_r+0xb2>
 80087c8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80087ca:	f242 730f 	movw	r3, #9999	; 0x270f
 80087ce:	6013      	str	r3, [r2, #0]
 80087d0:	f3c4 0313 	ubfx	r3, r4, #0, #20
 80087d4:	ea53 0308 	orrs.w	r3, r3, r8
 80087d8:	f000 84fd 	beq.w	80091d6 <_dtoa_r+0xa86>
 80087dc:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80087de:	b963      	cbnz	r3, 80087fa <_dtoa_r+0xaa>
 80087e0:	4b94      	ldr	r3, [pc, #592]	; (8008a34 <_dtoa_r+0x2e4>)
 80087e2:	e01f      	b.n	8008824 <_dtoa_r+0xd4>
 80087e4:	4b94      	ldr	r3, [pc, #592]	; (8008a38 <_dtoa_r+0x2e8>)
 80087e6:	9301      	str	r3, [sp, #4]
 80087e8:	3308      	adds	r3, #8
 80087ea:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 80087ec:	6013      	str	r3, [r2, #0]
 80087ee:	9801      	ldr	r0, [sp, #4]
 80087f0:	b011      	add	sp, #68	; 0x44
 80087f2:	ecbd 8b02 	vpop	{d8}
 80087f6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80087fa:	4b8e      	ldr	r3, [pc, #568]	; (8008a34 <_dtoa_r+0x2e4>)
 80087fc:	9301      	str	r3, [sp, #4]
 80087fe:	3303      	adds	r3, #3
 8008800:	e7f3      	b.n	80087ea <_dtoa_r+0x9a>
 8008802:	ed9d 8b02 	vldr	d8, [sp, #8]
 8008806:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800880a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800880e:	d10b      	bne.n	8008828 <_dtoa_r+0xd8>
 8008810:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008812:	2301      	movs	r3, #1
 8008814:	6013      	str	r3, [r2, #0]
 8008816:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8008818:	2b00      	cmp	r3, #0
 800881a:	f000 84d9 	beq.w	80091d0 <_dtoa_r+0xa80>
 800881e:	4887      	ldr	r0, [pc, #540]	; (8008a3c <_dtoa_r+0x2ec>)
 8008820:	6018      	str	r0, [r3, #0]
 8008822:	1e43      	subs	r3, r0, #1
 8008824:	9301      	str	r3, [sp, #4]
 8008826:	e7e2      	b.n	80087ee <_dtoa_r+0x9e>
 8008828:	a90f      	add	r1, sp, #60	; 0x3c
 800882a:	aa0e      	add	r2, sp, #56	; 0x38
 800882c:	4630      	mov	r0, r6
 800882e:	eeb0 0b48 	vmov.f64	d0, d8
 8008832:	f001 f83d 	bl	80098b0 <__d2b>
 8008836:	f3c4 510a 	ubfx	r1, r4, #20, #11
 800883a:	4605      	mov	r5, r0
 800883c:	980e      	ldr	r0, [sp, #56]	; 0x38
 800883e:	2900      	cmp	r1, #0
 8008840:	d046      	beq.n	80088d0 <_dtoa_r+0x180>
 8008842:	ee18 4a90 	vmov	r4, s17
 8008846:	f3c4 0413 	ubfx	r4, r4, #0, #20
 800884a:	ec53 2b18 	vmov	r2, r3, d8
 800884e:	f044 537f 	orr.w	r3, r4, #1069547520	; 0x3fc00000
 8008852:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8008856:	f2a1 31ff 	subw	r1, r1, #1023	; 0x3ff
 800885a:	2400      	movs	r4, #0
 800885c:	ec43 2b16 	vmov	d6, r2, r3
 8008860:	eeb7 7b08 	vmov.f64	d7, #120	; 0x3fc00000  1.5
 8008864:	ed9f 5b6a 	vldr	d5, [pc, #424]	; 8008a10 <_dtoa_r+0x2c0>
 8008868:	ee36 7b47 	vsub.f64	d7, d6, d7
 800886c:	ed9f 6b6a 	vldr	d6, [pc, #424]	; 8008a18 <_dtoa_r+0x2c8>
 8008870:	eea7 6b05 	vfma.f64	d6, d7, d5
 8008874:	ed9f 5b6a 	vldr	d5, [pc, #424]	; 8008a20 <_dtoa_r+0x2d0>
 8008878:	ee07 1a90 	vmov	s15, r1
 800887c:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 8008880:	eeb0 7b46 	vmov.f64	d7, d6
 8008884:	eea4 7b05 	vfma.f64	d7, d4, d5
 8008888:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 800888c:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8008890:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008894:	ee16 ba90 	vmov	fp, s13
 8008898:	940a      	str	r4, [sp, #40]	; 0x28
 800889a:	d508      	bpl.n	80088ae <_dtoa_r+0x15e>
 800889c:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 80088a0:	eeb4 6b47 	vcmp.f64	d6, d7
 80088a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80088a8:	bf18      	it	ne
 80088aa:	f10b 3bff 	addne.w	fp, fp, #4294967295
 80088ae:	f1bb 0f16 	cmp.w	fp, #22
 80088b2:	d82f      	bhi.n	8008914 <_dtoa_r+0x1c4>
 80088b4:	4b62      	ldr	r3, [pc, #392]	; (8008a40 <_dtoa_r+0x2f0>)
 80088b6:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 80088ba:	ed93 7b00 	vldr	d7, [r3]
 80088be:	eeb4 8bc7 	vcmpe.f64	d8, d7
 80088c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80088c6:	d501      	bpl.n	80088cc <_dtoa_r+0x17c>
 80088c8:	f10b 3bff 	add.w	fp, fp, #4294967295
 80088cc:	2300      	movs	r3, #0
 80088ce:	e022      	b.n	8008916 <_dtoa_r+0x1c6>
 80088d0:	990f      	ldr	r1, [sp, #60]	; 0x3c
 80088d2:	4401      	add	r1, r0
 80088d4:	f201 4332 	addw	r3, r1, #1074	; 0x432
 80088d8:	2b20      	cmp	r3, #32
 80088da:	bfc1      	itttt	gt
 80088dc:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 80088e0:	fa04 f303 	lslgt.w	r3, r4, r3
 80088e4:	f201 4412 	addwgt	r4, r1, #1042	; 0x412
 80088e8:	fa28 f804 	lsrgt.w	r8, r8, r4
 80088ec:	bfd6      	itet	le
 80088ee:	f1c3 0320 	rsble	r3, r3, #32
 80088f2:	ea43 0808 	orrgt.w	r8, r3, r8
 80088f6:	fa08 f803 	lslle.w	r8, r8, r3
 80088fa:	ee07 8a90 	vmov	s15, r8
 80088fe:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8008902:	3901      	subs	r1, #1
 8008904:	ee17 4a90 	vmov	r4, s15
 8008908:	ec53 2b17 	vmov	r2, r3, d7
 800890c:	f1a4 73f8 	sub.w	r3, r4, #32505856	; 0x1f00000
 8008910:	2401      	movs	r4, #1
 8008912:	e7a3      	b.n	800885c <_dtoa_r+0x10c>
 8008914:	2301      	movs	r3, #1
 8008916:	930b      	str	r3, [sp, #44]	; 0x2c
 8008918:	1a43      	subs	r3, r0, r1
 800891a:	1e5a      	subs	r2, r3, #1
 800891c:	bf45      	ittet	mi
 800891e:	f1c3 0301 	rsbmi	r3, r3, #1
 8008922:	9304      	strmi	r3, [sp, #16]
 8008924:	2300      	movpl	r3, #0
 8008926:	2300      	movmi	r3, #0
 8008928:	9205      	str	r2, [sp, #20]
 800892a:	bf54      	ite	pl
 800892c:	9304      	strpl	r3, [sp, #16]
 800892e:	9305      	strmi	r3, [sp, #20]
 8008930:	f1bb 0f00 	cmp.w	fp, #0
 8008934:	db18      	blt.n	8008968 <_dtoa_r+0x218>
 8008936:	9b05      	ldr	r3, [sp, #20]
 8008938:	f8cd b024 	str.w	fp, [sp, #36]	; 0x24
 800893c:	445b      	add	r3, fp
 800893e:	9305      	str	r3, [sp, #20]
 8008940:	2300      	movs	r3, #0
 8008942:	9a06      	ldr	r2, [sp, #24]
 8008944:	2a09      	cmp	r2, #9
 8008946:	d849      	bhi.n	80089dc <_dtoa_r+0x28c>
 8008948:	2a05      	cmp	r2, #5
 800894a:	bfc4      	itt	gt
 800894c:	3a04      	subgt	r2, #4
 800894e:	9206      	strgt	r2, [sp, #24]
 8008950:	9a06      	ldr	r2, [sp, #24]
 8008952:	f1a2 0202 	sub.w	r2, r2, #2
 8008956:	bfcc      	ite	gt
 8008958:	2400      	movgt	r4, #0
 800895a:	2401      	movle	r4, #1
 800895c:	2a03      	cmp	r2, #3
 800895e:	d848      	bhi.n	80089f2 <_dtoa_r+0x2a2>
 8008960:	e8df f002 	tbb	[pc, r2]
 8008964:	3a2c2e0b 	.word	0x3a2c2e0b
 8008968:	9b04      	ldr	r3, [sp, #16]
 800896a:	2200      	movs	r2, #0
 800896c:	eba3 030b 	sub.w	r3, r3, fp
 8008970:	9304      	str	r3, [sp, #16]
 8008972:	9209      	str	r2, [sp, #36]	; 0x24
 8008974:	f1cb 0300 	rsb	r3, fp, #0
 8008978:	e7e3      	b.n	8008942 <_dtoa_r+0x1f2>
 800897a:	2200      	movs	r2, #0
 800897c:	9207      	str	r2, [sp, #28]
 800897e:	9a08      	ldr	r2, [sp, #32]
 8008980:	2a00      	cmp	r2, #0
 8008982:	dc39      	bgt.n	80089f8 <_dtoa_r+0x2a8>
 8008984:	f04f 0a01 	mov.w	sl, #1
 8008988:	46d1      	mov	r9, sl
 800898a:	4652      	mov	r2, sl
 800898c:	f8cd a020 	str.w	sl, [sp, #32]
 8008990:	6a77      	ldr	r7, [r6, #36]	; 0x24
 8008992:	2100      	movs	r1, #0
 8008994:	6079      	str	r1, [r7, #4]
 8008996:	2004      	movs	r0, #4
 8008998:	f100 0c14 	add.w	ip, r0, #20
 800899c:	4594      	cmp	ip, r2
 800899e:	6879      	ldr	r1, [r7, #4]
 80089a0:	d92f      	bls.n	8008a02 <_dtoa_r+0x2b2>
 80089a2:	4630      	mov	r0, r6
 80089a4:	930d      	str	r3, [sp, #52]	; 0x34
 80089a6:	f000 fc5b 	bl	8009260 <_Balloc>
 80089aa:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80089ac:	9001      	str	r0, [sp, #4]
 80089ae:	4602      	mov	r2, r0
 80089b0:	2800      	cmp	r0, #0
 80089b2:	d149      	bne.n	8008a48 <_dtoa_r+0x2f8>
 80089b4:	4b23      	ldr	r3, [pc, #140]	; (8008a44 <_dtoa_r+0x2f4>)
 80089b6:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 80089ba:	e6e1      	b.n	8008780 <_dtoa_r+0x30>
 80089bc:	2201      	movs	r2, #1
 80089be:	e7dd      	b.n	800897c <_dtoa_r+0x22c>
 80089c0:	2200      	movs	r2, #0
 80089c2:	9207      	str	r2, [sp, #28]
 80089c4:	9a08      	ldr	r2, [sp, #32]
 80089c6:	eb0b 0a02 	add.w	sl, fp, r2
 80089ca:	f10a 0901 	add.w	r9, sl, #1
 80089ce:	464a      	mov	r2, r9
 80089d0:	2a01      	cmp	r2, #1
 80089d2:	bfb8      	it	lt
 80089d4:	2201      	movlt	r2, #1
 80089d6:	e7db      	b.n	8008990 <_dtoa_r+0x240>
 80089d8:	2201      	movs	r2, #1
 80089da:	e7f2      	b.n	80089c2 <_dtoa_r+0x272>
 80089dc:	2401      	movs	r4, #1
 80089de:	2200      	movs	r2, #0
 80089e0:	e9cd 2406 	strd	r2, r4, [sp, #24]
 80089e4:	f04f 3aff 	mov.w	sl, #4294967295
 80089e8:	2100      	movs	r1, #0
 80089ea:	46d1      	mov	r9, sl
 80089ec:	2212      	movs	r2, #18
 80089ee:	9108      	str	r1, [sp, #32]
 80089f0:	e7ce      	b.n	8008990 <_dtoa_r+0x240>
 80089f2:	2201      	movs	r2, #1
 80089f4:	9207      	str	r2, [sp, #28]
 80089f6:	e7f5      	b.n	80089e4 <_dtoa_r+0x294>
 80089f8:	f8dd a020 	ldr.w	sl, [sp, #32]
 80089fc:	46d1      	mov	r9, sl
 80089fe:	4652      	mov	r2, sl
 8008a00:	e7c6      	b.n	8008990 <_dtoa_r+0x240>
 8008a02:	3101      	adds	r1, #1
 8008a04:	6079      	str	r1, [r7, #4]
 8008a06:	0040      	lsls	r0, r0, #1
 8008a08:	e7c6      	b.n	8008998 <_dtoa_r+0x248>
 8008a0a:	bf00      	nop
 8008a0c:	f3af 8000 	nop.w
 8008a10:	636f4361 	.word	0x636f4361
 8008a14:	3fd287a7 	.word	0x3fd287a7
 8008a18:	8b60c8b3 	.word	0x8b60c8b3
 8008a1c:	3fc68a28 	.word	0x3fc68a28
 8008a20:	509f79fb 	.word	0x509f79fb
 8008a24:	3fd34413 	.word	0x3fd34413
 8008a28:	0800a725 	.word	0x0800a725
 8008a2c:	0800a73c 	.word	0x0800a73c
 8008a30:	7ff00000 	.word	0x7ff00000
 8008a34:	0800a721 	.word	0x0800a721
 8008a38:	0800a718 	.word	0x0800a718
 8008a3c:	0800a6f5 	.word	0x0800a6f5
 8008a40:	0800a830 	.word	0x0800a830
 8008a44:	0800a797 	.word	0x0800a797
 8008a48:	6a72      	ldr	r2, [r6, #36]	; 0x24
 8008a4a:	9901      	ldr	r1, [sp, #4]
 8008a4c:	6011      	str	r1, [r2, #0]
 8008a4e:	f1b9 0f0e 	cmp.w	r9, #14
 8008a52:	d86c      	bhi.n	8008b2e <_dtoa_r+0x3de>
 8008a54:	2c00      	cmp	r4, #0
 8008a56:	d06a      	beq.n	8008b2e <_dtoa_r+0x3de>
 8008a58:	f1bb 0f00 	cmp.w	fp, #0
 8008a5c:	f340 80a0 	ble.w	8008ba0 <_dtoa_r+0x450>
 8008a60:	49c1      	ldr	r1, [pc, #772]	; (8008d68 <_dtoa_r+0x618>)
 8008a62:	f00b 020f 	and.w	r2, fp, #15
 8008a66:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
 8008a6a:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8008a6e:	ed92 7b00 	vldr	d7, [r2]
 8008a72:	ea4f 112b 	mov.w	r1, fp, asr #4
 8008a76:	f000 8087 	beq.w	8008b88 <_dtoa_r+0x438>
 8008a7a:	4abc      	ldr	r2, [pc, #752]	; (8008d6c <_dtoa_r+0x61c>)
 8008a7c:	ed92 6b08 	vldr	d6, [r2, #32]
 8008a80:	ee88 6b06 	vdiv.f64	d6, d8, d6
 8008a84:	ed8d 6b02 	vstr	d6, [sp, #8]
 8008a88:	f001 010f 	and.w	r1, r1, #15
 8008a8c:	2203      	movs	r2, #3
 8008a8e:	48b7      	ldr	r0, [pc, #732]	; (8008d6c <_dtoa_r+0x61c>)
 8008a90:	2900      	cmp	r1, #0
 8008a92:	d17b      	bne.n	8008b8c <_dtoa_r+0x43c>
 8008a94:	ed9d 6b02 	vldr	d6, [sp, #8]
 8008a98:	ee86 7b07 	vdiv.f64	d7, d6, d7
 8008a9c:	ed8d 7b02 	vstr	d7, [sp, #8]
 8008aa0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8008aa2:	2900      	cmp	r1, #0
 8008aa4:	f000 80a2 	beq.w	8008bec <_dtoa_r+0x49c>
 8008aa8:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 8008aac:	ed9d 7b02 	vldr	d7, [sp, #8]
 8008ab0:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8008ab4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008ab8:	f140 8098 	bpl.w	8008bec <_dtoa_r+0x49c>
 8008abc:	f1b9 0f00 	cmp.w	r9, #0
 8008ac0:	f000 8094 	beq.w	8008bec <_dtoa_r+0x49c>
 8008ac4:	f1ba 0f00 	cmp.w	sl, #0
 8008ac8:	dd2f      	ble.n	8008b2a <_dtoa_r+0x3da>
 8008aca:	eeb2 6b04 	vmov.f64	d6, #36	; 0x41200000  10.0
 8008ace:	ee27 7b06 	vmul.f64	d7, d7, d6
 8008ad2:	ed8d 7b02 	vstr	d7, [sp, #8]
 8008ad6:	f10b 37ff 	add.w	r7, fp, #4294967295
 8008ada:	3201      	adds	r2, #1
 8008adc:	4650      	mov	r0, sl
 8008ade:	ed9d 6b02 	vldr	d6, [sp, #8]
 8008ae2:	eeb1 5b0c 	vmov.f64	d5, #28	; 0x40e00000  7.0
 8008ae6:	ee07 2a90 	vmov	s15, r2
 8008aea:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8008aee:	eea7 5b06 	vfma.f64	d5, d7, d6
 8008af2:	ee15 4a90 	vmov	r4, s11
 8008af6:	ec52 1b15 	vmov	r1, r2, d5
 8008afa:	f1a4 7250 	sub.w	r2, r4, #54525952	; 0x3400000
 8008afe:	2800      	cmp	r0, #0
 8008b00:	d177      	bne.n	8008bf2 <_dtoa_r+0x4a2>
 8008b02:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 8008b06:	ee36 6b47 	vsub.f64	d6, d6, d7
 8008b0a:	ec42 1b17 	vmov	d7, r1, r2
 8008b0e:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8008b12:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008b16:	f300 8263 	bgt.w	8008fe0 <_dtoa_r+0x890>
 8008b1a:	eeb1 7b47 	vneg.f64	d7, d7
 8008b1e:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8008b22:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008b26:	f100 8258 	bmi.w	8008fda <_dtoa_r+0x88a>
 8008b2a:	ed8d 8b02 	vstr	d8, [sp, #8]
 8008b2e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8008b30:	2a00      	cmp	r2, #0
 8008b32:	f2c0 811d 	blt.w	8008d70 <_dtoa_r+0x620>
 8008b36:	f1bb 0f0e 	cmp.w	fp, #14
 8008b3a:	f300 8119 	bgt.w	8008d70 <_dtoa_r+0x620>
 8008b3e:	4b8a      	ldr	r3, [pc, #552]	; (8008d68 <_dtoa_r+0x618>)
 8008b40:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8008b44:	ed93 6b00 	vldr	d6, [r3]
 8008b48:	9b08      	ldr	r3, [sp, #32]
 8008b4a:	2b00      	cmp	r3, #0
 8008b4c:	f280 80b7 	bge.w	8008cbe <_dtoa_r+0x56e>
 8008b50:	f1b9 0f00 	cmp.w	r9, #0
 8008b54:	f300 80b3 	bgt.w	8008cbe <_dtoa_r+0x56e>
 8008b58:	f040 823f 	bne.w	8008fda <_dtoa_r+0x88a>
 8008b5c:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 8008b60:	ee26 6b07 	vmul.f64	d6, d6, d7
 8008b64:	ed9d 7b02 	vldr	d7, [sp, #8]
 8008b68:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8008b6c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008b70:	464c      	mov	r4, r9
 8008b72:	464f      	mov	r7, r9
 8008b74:	f280 8215 	bge.w	8008fa2 <_dtoa_r+0x852>
 8008b78:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8008b7c:	2331      	movs	r3, #49	; 0x31
 8008b7e:	f808 3b01 	strb.w	r3, [r8], #1
 8008b82:	f10b 0b01 	add.w	fp, fp, #1
 8008b86:	e211      	b.n	8008fac <_dtoa_r+0x85c>
 8008b88:	2202      	movs	r2, #2
 8008b8a:	e780      	b.n	8008a8e <_dtoa_r+0x33e>
 8008b8c:	07cc      	lsls	r4, r1, #31
 8008b8e:	d504      	bpl.n	8008b9a <_dtoa_r+0x44a>
 8008b90:	ed90 6b00 	vldr	d6, [r0]
 8008b94:	3201      	adds	r2, #1
 8008b96:	ee27 7b06 	vmul.f64	d7, d7, d6
 8008b9a:	1049      	asrs	r1, r1, #1
 8008b9c:	3008      	adds	r0, #8
 8008b9e:	e777      	b.n	8008a90 <_dtoa_r+0x340>
 8008ba0:	d022      	beq.n	8008be8 <_dtoa_r+0x498>
 8008ba2:	f1cb 0100 	rsb	r1, fp, #0
 8008ba6:	4a70      	ldr	r2, [pc, #448]	; (8008d68 <_dtoa_r+0x618>)
 8008ba8:	f001 000f 	and.w	r0, r1, #15
 8008bac:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 8008bb0:	ed92 7b00 	vldr	d7, [r2]
 8008bb4:	ee28 7b07 	vmul.f64	d7, d8, d7
 8008bb8:	ed8d 7b02 	vstr	d7, [sp, #8]
 8008bbc:	486b      	ldr	r0, [pc, #428]	; (8008d6c <_dtoa_r+0x61c>)
 8008bbe:	1109      	asrs	r1, r1, #4
 8008bc0:	2400      	movs	r4, #0
 8008bc2:	2202      	movs	r2, #2
 8008bc4:	b929      	cbnz	r1, 8008bd2 <_dtoa_r+0x482>
 8008bc6:	2c00      	cmp	r4, #0
 8008bc8:	f43f af6a 	beq.w	8008aa0 <_dtoa_r+0x350>
 8008bcc:	ed8d 7b02 	vstr	d7, [sp, #8]
 8008bd0:	e766      	b.n	8008aa0 <_dtoa_r+0x350>
 8008bd2:	07cf      	lsls	r7, r1, #31
 8008bd4:	d505      	bpl.n	8008be2 <_dtoa_r+0x492>
 8008bd6:	ed90 6b00 	vldr	d6, [r0]
 8008bda:	3201      	adds	r2, #1
 8008bdc:	2401      	movs	r4, #1
 8008bde:	ee27 7b06 	vmul.f64	d7, d7, d6
 8008be2:	1049      	asrs	r1, r1, #1
 8008be4:	3008      	adds	r0, #8
 8008be6:	e7ed      	b.n	8008bc4 <_dtoa_r+0x474>
 8008be8:	2202      	movs	r2, #2
 8008bea:	e759      	b.n	8008aa0 <_dtoa_r+0x350>
 8008bec:	465f      	mov	r7, fp
 8008bee:	4648      	mov	r0, r9
 8008bf0:	e775      	b.n	8008ade <_dtoa_r+0x38e>
 8008bf2:	ec42 1b17 	vmov	d7, r1, r2
 8008bf6:	4a5c      	ldr	r2, [pc, #368]	; (8008d68 <_dtoa_r+0x618>)
 8008bf8:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 8008bfc:	ed12 4b02 	vldr	d4, [r2, #-8]
 8008c00:	9a01      	ldr	r2, [sp, #4]
 8008c02:	1814      	adds	r4, r2, r0
 8008c04:	9a07      	ldr	r2, [sp, #28]
 8008c06:	b352      	cbz	r2, 8008c5e <_dtoa_r+0x50e>
 8008c08:	eeb6 3b00 	vmov.f64	d3, #96	; 0x3f000000  0.5
 8008c0c:	eeb7 2b00 	vmov.f64	d2, #112	; 0x3f800000  1.0
 8008c10:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8008c14:	ee83 5b04 	vdiv.f64	d5, d3, d4
 8008c18:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 8008c1c:	ee35 7b47 	vsub.f64	d7, d5, d7
 8008c20:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8008c24:	ee14 2a90 	vmov	r2, s9
 8008c28:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8008c2c:	3230      	adds	r2, #48	; 0x30
 8008c2e:	ee36 6b45 	vsub.f64	d6, d6, d5
 8008c32:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8008c36:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008c3a:	f808 2b01 	strb.w	r2, [r8], #1
 8008c3e:	d439      	bmi.n	8008cb4 <_dtoa_r+0x564>
 8008c40:	ee32 5b46 	vsub.f64	d5, d2, d6
 8008c44:	eeb4 5bc7 	vcmpe.f64	d5, d7
 8008c48:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008c4c:	d472      	bmi.n	8008d34 <_dtoa_r+0x5e4>
 8008c4e:	45a0      	cmp	r8, r4
 8008c50:	f43f af6b 	beq.w	8008b2a <_dtoa_r+0x3da>
 8008c54:	ee27 7b03 	vmul.f64	d7, d7, d3
 8008c58:	ee26 6b03 	vmul.f64	d6, d6, d3
 8008c5c:	e7e0      	b.n	8008c20 <_dtoa_r+0x4d0>
 8008c5e:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8008c62:	ee27 7b04 	vmul.f64	d7, d7, d4
 8008c66:	4621      	mov	r1, r4
 8008c68:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 8008c6c:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8008c70:	ee14 2a90 	vmov	r2, s9
 8008c74:	3230      	adds	r2, #48	; 0x30
 8008c76:	f808 2b01 	strb.w	r2, [r8], #1
 8008c7a:	45a0      	cmp	r8, r4
 8008c7c:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8008c80:	ee36 6b45 	vsub.f64	d6, d6, d5
 8008c84:	d118      	bne.n	8008cb8 <_dtoa_r+0x568>
 8008c86:	eeb6 5b00 	vmov.f64	d5, #96	; 0x3f000000  0.5
 8008c8a:	ee37 4b05 	vadd.f64	d4, d7, d5
 8008c8e:	eeb4 6bc4 	vcmpe.f64	d6, d4
 8008c92:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008c96:	dc4d      	bgt.n	8008d34 <_dtoa_r+0x5e4>
 8008c98:	ee35 7b47 	vsub.f64	d7, d5, d7
 8008c9c:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8008ca0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008ca4:	f57f af41 	bpl.w	8008b2a <_dtoa_r+0x3da>
 8008ca8:	4688      	mov	r8, r1
 8008caa:	3901      	subs	r1, #1
 8008cac:	f818 3c01 	ldrb.w	r3, [r8, #-1]
 8008cb0:	2b30      	cmp	r3, #48	; 0x30
 8008cb2:	d0f9      	beq.n	8008ca8 <_dtoa_r+0x558>
 8008cb4:	46bb      	mov	fp, r7
 8008cb6:	e02a      	b.n	8008d0e <_dtoa_r+0x5be>
 8008cb8:	ee26 6b03 	vmul.f64	d6, d6, d3
 8008cbc:	e7d6      	b.n	8008c6c <_dtoa_r+0x51c>
 8008cbe:	ed9d 7b02 	vldr	d7, [sp, #8]
 8008cc2:	eeb2 4b04 	vmov.f64	d4, #36	; 0x41200000  10.0
 8008cc6:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8008cca:	ee87 5b06 	vdiv.f64	d5, d7, d6
 8008cce:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 8008cd2:	ee15 3a10 	vmov	r3, s10
 8008cd6:	3330      	adds	r3, #48	; 0x30
 8008cd8:	f808 3b01 	strb.w	r3, [r8], #1
 8008cdc:	9b01      	ldr	r3, [sp, #4]
 8008cde:	eba8 0303 	sub.w	r3, r8, r3
 8008ce2:	4599      	cmp	r9, r3
 8008ce4:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 8008ce8:	eea3 7b46 	vfms.f64	d7, d3, d6
 8008cec:	d133      	bne.n	8008d56 <_dtoa_r+0x606>
 8008cee:	ee37 7b07 	vadd.f64	d7, d7, d7
 8008cf2:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8008cf6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008cfa:	dc1a      	bgt.n	8008d32 <_dtoa_r+0x5e2>
 8008cfc:	eeb4 7b46 	vcmp.f64	d7, d6
 8008d00:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008d04:	d103      	bne.n	8008d0e <_dtoa_r+0x5be>
 8008d06:	ee15 3a10 	vmov	r3, s10
 8008d0a:	07d9      	lsls	r1, r3, #31
 8008d0c:	d411      	bmi.n	8008d32 <_dtoa_r+0x5e2>
 8008d0e:	4629      	mov	r1, r5
 8008d10:	4630      	mov	r0, r6
 8008d12:	f000 fae5 	bl	80092e0 <_Bfree>
 8008d16:	2300      	movs	r3, #0
 8008d18:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008d1a:	f888 3000 	strb.w	r3, [r8]
 8008d1e:	f10b 0301 	add.w	r3, fp, #1
 8008d22:	6013      	str	r3, [r2, #0]
 8008d24:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8008d26:	2b00      	cmp	r3, #0
 8008d28:	f43f ad61 	beq.w	80087ee <_dtoa_r+0x9e>
 8008d2c:	f8c3 8000 	str.w	r8, [r3]
 8008d30:	e55d      	b.n	80087ee <_dtoa_r+0x9e>
 8008d32:	465f      	mov	r7, fp
 8008d34:	4643      	mov	r3, r8
 8008d36:	4698      	mov	r8, r3
 8008d38:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008d3c:	2a39      	cmp	r2, #57	; 0x39
 8008d3e:	d106      	bne.n	8008d4e <_dtoa_r+0x5fe>
 8008d40:	9a01      	ldr	r2, [sp, #4]
 8008d42:	429a      	cmp	r2, r3
 8008d44:	d1f7      	bne.n	8008d36 <_dtoa_r+0x5e6>
 8008d46:	9901      	ldr	r1, [sp, #4]
 8008d48:	2230      	movs	r2, #48	; 0x30
 8008d4a:	3701      	adds	r7, #1
 8008d4c:	700a      	strb	r2, [r1, #0]
 8008d4e:	781a      	ldrb	r2, [r3, #0]
 8008d50:	3201      	adds	r2, #1
 8008d52:	701a      	strb	r2, [r3, #0]
 8008d54:	e7ae      	b.n	8008cb4 <_dtoa_r+0x564>
 8008d56:	ee27 7b04 	vmul.f64	d7, d7, d4
 8008d5a:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8008d5e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008d62:	d1b2      	bne.n	8008cca <_dtoa_r+0x57a>
 8008d64:	e7d3      	b.n	8008d0e <_dtoa_r+0x5be>
 8008d66:	bf00      	nop
 8008d68:	0800a830 	.word	0x0800a830
 8008d6c:	0800a808 	.word	0x0800a808
 8008d70:	9907      	ldr	r1, [sp, #28]
 8008d72:	2900      	cmp	r1, #0
 8008d74:	f000 80d0 	beq.w	8008f18 <_dtoa_r+0x7c8>
 8008d78:	9906      	ldr	r1, [sp, #24]
 8008d7a:	2901      	cmp	r1, #1
 8008d7c:	f300 80b4 	bgt.w	8008ee8 <_dtoa_r+0x798>
 8008d80:	990a      	ldr	r1, [sp, #40]	; 0x28
 8008d82:	2900      	cmp	r1, #0
 8008d84:	f000 80ac 	beq.w	8008ee0 <_dtoa_r+0x790>
 8008d88:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8008d8c:	f8dd 8010 	ldr.w	r8, [sp, #16]
 8008d90:	461c      	mov	r4, r3
 8008d92:	930a      	str	r3, [sp, #40]	; 0x28
 8008d94:	9b04      	ldr	r3, [sp, #16]
 8008d96:	4413      	add	r3, r2
 8008d98:	9304      	str	r3, [sp, #16]
 8008d9a:	9b05      	ldr	r3, [sp, #20]
 8008d9c:	2101      	movs	r1, #1
 8008d9e:	4413      	add	r3, r2
 8008da0:	4630      	mov	r0, r6
 8008da2:	9305      	str	r3, [sp, #20]
 8008da4:	f000 fb54 	bl	8009450 <__i2b>
 8008da8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008daa:	4607      	mov	r7, r0
 8008dac:	f1b8 0f00 	cmp.w	r8, #0
 8008db0:	dd0d      	ble.n	8008dce <_dtoa_r+0x67e>
 8008db2:	9a05      	ldr	r2, [sp, #20]
 8008db4:	2a00      	cmp	r2, #0
 8008db6:	dd0a      	ble.n	8008dce <_dtoa_r+0x67e>
 8008db8:	4542      	cmp	r2, r8
 8008dba:	9904      	ldr	r1, [sp, #16]
 8008dbc:	bfa8      	it	ge
 8008dbe:	4642      	movge	r2, r8
 8008dc0:	1a89      	subs	r1, r1, r2
 8008dc2:	9104      	str	r1, [sp, #16]
 8008dc4:	9905      	ldr	r1, [sp, #20]
 8008dc6:	eba8 0802 	sub.w	r8, r8, r2
 8008dca:	1a8a      	subs	r2, r1, r2
 8008dcc:	9205      	str	r2, [sp, #20]
 8008dce:	b303      	cbz	r3, 8008e12 <_dtoa_r+0x6c2>
 8008dd0:	9a07      	ldr	r2, [sp, #28]
 8008dd2:	2a00      	cmp	r2, #0
 8008dd4:	f000 80a5 	beq.w	8008f22 <_dtoa_r+0x7d2>
 8008dd8:	2c00      	cmp	r4, #0
 8008dda:	dd13      	ble.n	8008e04 <_dtoa_r+0x6b4>
 8008ddc:	4639      	mov	r1, r7
 8008dde:	4622      	mov	r2, r4
 8008de0:	4630      	mov	r0, r6
 8008de2:	930d      	str	r3, [sp, #52]	; 0x34
 8008de4:	f000 fbf4 	bl	80095d0 <__pow5mult>
 8008de8:	462a      	mov	r2, r5
 8008dea:	4601      	mov	r1, r0
 8008dec:	4607      	mov	r7, r0
 8008dee:	4630      	mov	r0, r6
 8008df0:	f000 fb44 	bl	800947c <__multiply>
 8008df4:	4629      	mov	r1, r5
 8008df6:	900a      	str	r0, [sp, #40]	; 0x28
 8008df8:	4630      	mov	r0, r6
 8008dfa:	f000 fa71 	bl	80092e0 <_Bfree>
 8008dfe:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008e00:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008e02:	4615      	mov	r5, r2
 8008e04:	1b1a      	subs	r2, r3, r4
 8008e06:	d004      	beq.n	8008e12 <_dtoa_r+0x6c2>
 8008e08:	4629      	mov	r1, r5
 8008e0a:	4630      	mov	r0, r6
 8008e0c:	f000 fbe0 	bl	80095d0 <__pow5mult>
 8008e10:	4605      	mov	r5, r0
 8008e12:	2101      	movs	r1, #1
 8008e14:	4630      	mov	r0, r6
 8008e16:	f000 fb1b 	bl	8009450 <__i2b>
 8008e1a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008e1c:	2b00      	cmp	r3, #0
 8008e1e:	4604      	mov	r4, r0
 8008e20:	f340 8081 	ble.w	8008f26 <_dtoa_r+0x7d6>
 8008e24:	461a      	mov	r2, r3
 8008e26:	4601      	mov	r1, r0
 8008e28:	4630      	mov	r0, r6
 8008e2a:	f000 fbd1 	bl	80095d0 <__pow5mult>
 8008e2e:	9b06      	ldr	r3, [sp, #24]
 8008e30:	2b01      	cmp	r3, #1
 8008e32:	4604      	mov	r4, r0
 8008e34:	dd7a      	ble.n	8008f2c <_dtoa_r+0x7dc>
 8008e36:	2300      	movs	r3, #0
 8008e38:	930a      	str	r3, [sp, #40]	; 0x28
 8008e3a:	6922      	ldr	r2, [r4, #16]
 8008e3c:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8008e40:	6910      	ldr	r0, [r2, #16]
 8008e42:	f000 fab5 	bl	80093b0 <__hi0bits>
 8008e46:	f1c0 0020 	rsb	r0, r0, #32
 8008e4a:	9b05      	ldr	r3, [sp, #20]
 8008e4c:	4418      	add	r0, r3
 8008e4e:	f010 001f 	ands.w	r0, r0, #31
 8008e52:	f000 808c 	beq.w	8008f6e <_dtoa_r+0x81e>
 8008e56:	f1c0 0220 	rsb	r2, r0, #32
 8008e5a:	2a04      	cmp	r2, #4
 8008e5c:	f340 8085 	ble.w	8008f6a <_dtoa_r+0x81a>
 8008e60:	f1c0 001c 	rsb	r0, r0, #28
 8008e64:	9b04      	ldr	r3, [sp, #16]
 8008e66:	4403      	add	r3, r0
 8008e68:	9304      	str	r3, [sp, #16]
 8008e6a:	9b05      	ldr	r3, [sp, #20]
 8008e6c:	4403      	add	r3, r0
 8008e6e:	4480      	add	r8, r0
 8008e70:	9305      	str	r3, [sp, #20]
 8008e72:	9b04      	ldr	r3, [sp, #16]
 8008e74:	2b00      	cmp	r3, #0
 8008e76:	dd05      	ble.n	8008e84 <_dtoa_r+0x734>
 8008e78:	4629      	mov	r1, r5
 8008e7a:	461a      	mov	r2, r3
 8008e7c:	4630      	mov	r0, r6
 8008e7e:	f000 fc01 	bl	8009684 <__lshift>
 8008e82:	4605      	mov	r5, r0
 8008e84:	9b05      	ldr	r3, [sp, #20]
 8008e86:	2b00      	cmp	r3, #0
 8008e88:	dd05      	ble.n	8008e96 <_dtoa_r+0x746>
 8008e8a:	4621      	mov	r1, r4
 8008e8c:	461a      	mov	r2, r3
 8008e8e:	4630      	mov	r0, r6
 8008e90:	f000 fbf8 	bl	8009684 <__lshift>
 8008e94:	4604      	mov	r4, r0
 8008e96:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008e98:	2b00      	cmp	r3, #0
 8008e9a:	d06a      	beq.n	8008f72 <_dtoa_r+0x822>
 8008e9c:	4621      	mov	r1, r4
 8008e9e:	4628      	mov	r0, r5
 8008ea0:	f000 fc60 	bl	8009764 <__mcmp>
 8008ea4:	2800      	cmp	r0, #0
 8008ea6:	da64      	bge.n	8008f72 <_dtoa_r+0x822>
 8008ea8:	2300      	movs	r3, #0
 8008eaa:	4629      	mov	r1, r5
 8008eac:	220a      	movs	r2, #10
 8008eae:	4630      	mov	r0, r6
 8008eb0:	f000 fa38 	bl	8009324 <__multadd>
 8008eb4:	9b07      	ldr	r3, [sp, #28]
 8008eb6:	f10b 3bff 	add.w	fp, fp, #4294967295
 8008eba:	4605      	mov	r5, r0
 8008ebc:	2b00      	cmp	r3, #0
 8008ebe:	f000 8191 	beq.w	80091e4 <_dtoa_r+0xa94>
 8008ec2:	4639      	mov	r1, r7
 8008ec4:	2300      	movs	r3, #0
 8008ec6:	220a      	movs	r2, #10
 8008ec8:	4630      	mov	r0, r6
 8008eca:	f000 fa2b 	bl	8009324 <__multadd>
 8008ece:	f1ba 0f00 	cmp.w	sl, #0
 8008ed2:	4607      	mov	r7, r0
 8008ed4:	f300 808d 	bgt.w	8008ff2 <_dtoa_r+0x8a2>
 8008ed8:	9b06      	ldr	r3, [sp, #24]
 8008eda:	2b02      	cmp	r3, #2
 8008edc:	dc50      	bgt.n	8008f80 <_dtoa_r+0x830>
 8008ede:	e088      	b.n	8008ff2 <_dtoa_r+0x8a2>
 8008ee0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008ee2:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8008ee6:	e751      	b.n	8008d8c <_dtoa_r+0x63c>
 8008ee8:	f109 34ff 	add.w	r4, r9, #4294967295
 8008eec:	42a3      	cmp	r3, r4
 8008eee:	bfbf      	itttt	lt
 8008ef0:	9a09      	ldrlt	r2, [sp, #36]	; 0x24
 8008ef2:	1ae3      	sublt	r3, r4, r3
 8008ef4:	18d2      	addlt	r2, r2, r3
 8008ef6:	9209      	strlt	r2, [sp, #36]	; 0x24
 8008ef8:	bfb6      	itet	lt
 8008efa:	4623      	movlt	r3, r4
 8008efc:	1b1c      	subge	r4, r3, r4
 8008efe:	2400      	movlt	r4, #0
 8008f00:	f1b9 0f00 	cmp.w	r9, #0
 8008f04:	bfb5      	itete	lt
 8008f06:	9a04      	ldrlt	r2, [sp, #16]
 8008f08:	f8dd 8010 	ldrge.w	r8, [sp, #16]
 8008f0c:	eba2 0809 	sublt.w	r8, r2, r9
 8008f10:	464a      	movge	r2, r9
 8008f12:	bfb8      	it	lt
 8008f14:	2200      	movlt	r2, #0
 8008f16:	e73c      	b.n	8008d92 <_dtoa_r+0x642>
 8008f18:	f8dd 8010 	ldr.w	r8, [sp, #16]
 8008f1c:	9f07      	ldr	r7, [sp, #28]
 8008f1e:	461c      	mov	r4, r3
 8008f20:	e744      	b.n	8008dac <_dtoa_r+0x65c>
 8008f22:	461a      	mov	r2, r3
 8008f24:	e770      	b.n	8008e08 <_dtoa_r+0x6b8>
 8008f26:	9b06      	ldr	r3, [sp, #24]
 8008f28:	2b01      	cmp	r3, #1
 8008f2a:	dc18      	bgt.n	8008f5e <_dtoa_r+0x80e>
 8008f2c:	9b02      	ldr	r3, [sp, #8]
 8008f2e:	b9b3      	cbnz	r3, 8008f5e <_dtoa_r+0x80e>
 8008f30:	9b03      	ldr	r3, [sp, #12]
 8008f32:	f3c3 0213 	ubfx	r2, r3, #0, #20
 8008f36:	b9a2      	cbnz	r2, 8008f62 <_dtoa_r+0x812>
 8008f38:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8008f3c:	0d12      	lsrs	r2, r2, #20
 8008f3e:	0512      	lsls	r2, r2, #20
 8008f40:	b18a      	cbz	r2, 8008f66 <_dtoa_r+0x816>
 8008f42:	9b04      	ldr	r3, [sp, #16]
 8008f44:	3301      	adds	r3, #1
 8008f46:	9304      	str	r3, [sp, #16]
 8008f48:	9b05      	ldr	r3, [sp, #20]
 8008f4a:	3301      	adds	r3, #1
 8008f4c:	9305      	str	r3, [sp, #20]
 8008f4e:	2301      	movs	r3, #1
 8008f50:	930a      	str	r3, [sp, #40]	; 0x28
 8008f52:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008f54:	2b00      	cmp	r3, #0
 8008f56:	f47f af70 	bne.w	8008e3a <_dtoa_r+0x6ea>
 8008f5a:	2001      	movs	r0, #1
 8008f5c:	e775      	b.n	8008e4a <_dtoa_r+0x6fa>
 8008f5e:	2300      	movs	r3, #0
 8008f60:	e7f6      	b.n	8008f50 <_dtoa_r+0x800>
 8008f62:	9b02      	ldr	r3, [sp, #8]
 8008f64:	e7f4      	b.n	8008f50 <_dtoa_r+0x800>
 8008f66:	920a      	str	r2, [sp, #40]	; 0x28
 8008f68:	e7f3      	b.n	8008f52 <_dtoa_r+0x802>
 8008f6a:	d082      	beq.n	8008e72 <_dtoa_r+0x722>
 8008f6c:	4610      	mov	r0, r2
 8008f6e:	301c      	adds	r0, #28
 8008f70:	e778      	b.n	8008e64 <_dtoa_r+0x714>
 8008f72:	f1b9 0f00 	cmp.w	r9, #0
 8008f76:	dc37      	bgt.n	8008fe8 <_dtoa_r+0x898>
 8008f78:	9b06      	ldr	r3, [sp, #24]
 8008f7a:	2b02      	cmp	r3, #2
 8008f7c:	dd34      	ble.n	8008fe8 <_dtoa_r+0x898>
 8008f7e:	46ca      	mov	sl, r9
 8008f80:	f1ba 0f00 	cmp.w	sl, #0
 8008f84:	d10d      	bne.n	8008fa2 <_dtoa_r+0x852>
 8008f86:	4621      	mov	r1, r4
 8008f88:	4653      	mov	r3, sl
 8008f8a:	2205      	movs	r2, #5
 8008f8c:	4630      	mov	r0, r6
 8008f8e:	f000 f9c9 	bl	8009324 <__multadd>
 8008f92:	4601      	mov	r1, r0
 8008f94:	4604      	mov	r4, r0
 8008f96:	4628      	mov	r0, r5
 8008f98:	f000 fbe4 	bl	8009764 <__mcmp>
 8008f9c:	2800      	cmp	r0, #0
 8008f9e:	f73f adeb 	bgt.w	8008b78 <_dtoa_r+0x428>
 8008fa2:	9b08      	ldr	r3, [sp, #32]
 8008fa4:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8008fa8:	ea6f 0b03 	mvn.w	fp, r3
 8008fac:	f04f 0900 	mov.w	r9, #0
 8008fb0:	4621      	mov	r1, r4
 8008fb2:	4630      	mov	r0, r6
 8008fb4:	f000 f994 	bl	80092e0 <_Bfree>
 8008fb8:	2f00      	cmp	r7, #0
 8008fba:	f43f aea8 	beq.w	8008d0e <_dtoa_r+0x5be>
 8008fbe:	f1b9 0f00 	cmp.w	r9, #0
 8008fc2:	d005      	beq.n	8008fd0 <_dtoa_r+0x880>
 8008fc4:	45b9      	cmp	r9, r7
 8008fc6:	d003      	beq.n	8008fd0 <_dtoa_r+0x880>
 8008fc8:	4649      	mov	r1, r9
 8008fca:	4630      	mov	r0, r6
 8008fcc:	f000 f988 	bl	80092e0 <_Bfree>
 8008fd0:	4639      	mov	r1, r7
 8008fd2:	4630      	mov	r0, r6
 8008fd4:	f000 f984 	bl	80092e0 <_Bfree>
 8008fd8:	e699      	b.n	8008d0e <_dtoa_r+0x5be>
 8008fda:	2400      	movs	r4, #0
 8008fdc:	4627      	mov	r7, r4
 8008fde:	e7e0      	b.n	8008fa2 <_dtoa_r+0x852>
 8008fe0:	46bb      	mov	fp, r7
 8008fe2:	4604      	mov	r4, r0
 8008fe4:	4607      	mov	r7, r0
 8008fe6:	e5c7      	b.n	8008b78 <_dtoa_r+0x428>
 8008fe8:	9b07      	ldr	r3, [sp, #28]
 8008fea:	46ca      	mov	sl, r9
 8008fec:	2b00      	cmp	r3, #0
 8008fee:	f000 8100 	beq.w	80091f2 <_dtoa_r+0xaa2>
 8008ff2:	f1b8 0f00 	cmp.w	r8, #0
 8008ff6:	dd05      	ble.n	8009004 <_dtoa_r+0x8b4>
 8008ff8:	4639      	mov	r1, r7
 8008ffa:	4642      	mov	r2, r8
 8008ffc:	4630      	mov	r0, r6
 8008ffe:	f000 fb41 	bl	8009684 <__lshift>
 8009002:	4607      	mov	r7, r0
 8009004:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009006:	2b00      	cmp	r3, #0
 8009008:	d05d      	beq.n	80090c6 <_dtoa_r+0x976>
 800900a:	6879      	ldr	r1, [r7, #4]
 800900c:	4630      	mov	r0, r6
 800900e:	f000 f927 	bl	8009260 <_Balloc>
 8009012:	4680      	mov	r8, r0
 8009014:	b928      	cbnz	r0, 8009022 <_dtoa_r+0x8d2>
 8009016:	4b82      	ldr	r3, [pc, #520]	; (8009220 <_dtoa_r+0xad0>)
 8009018:	4602      	mov	r2, r0
 800901a:	f240 21ea 	movw	r1, #746	; 0x2ea
 800901e:	f7ff bbaf 	b.w	8008780 <_dtoa_r+0x30>
 8009022:	693a      	ldr	r2, [r7, #16]
 8009024:	3202      	adds	r2, #2
 8009026:	0092      	lsls	r2, r2, #2
 8009028:	f107 010c 	add.w	r1, r7, #12
 800902c:	300c      	adds	r0, #12
 800902e:	f000 f909 	bl	8009244 <memcpy>
 8009032:	2201      	movs	r2, #1
 8009034:	4641      	mov	r1, r8
 8009036:	4630      	mov	r0, r6
 8009038:	f000 fb24 	bl	8009684 <__lshift>
 800903c:	9b01      	ldr	r3, [sp, #4]
 800903e:	3301      	adds	r3, #1
 8009040:	9304      	str	r3, [sp, #16]
 8009042:	9b01      	ldr	r3, [sp, #4]
 8009044:	4453      	add	r3, sl
 8009046:	9308      	str	r3, [sp, #32]
 8009048:	9b02      	ldr	r3, [sp, #8]
 800904a:	f003 0301 	and.w	r3, r3, #1
 800904e:	46b9      	mov	r9, r7
 8009050:	9307      	str	r3, [sp, #28]
 8009052:	4607      	mov	r7, r0
 8009054:	9b04      	ldr	r3, [sp, #16]
 8009056:	4621      	mov	r1, r4
 8009058:	3b01      	subs	r3, #1
 800905a:	4628      	mov	r0, r5
 800905c:	9302      	str	r3, [sp, #8]
 800905e:	f7ff fae9 	bl	8008634 <quorem>
 8009062:	4603      	mov	r3, r0
 8009064:	3330      	adds	r3, #48	; 0x30
 8009066:	9005      	str	r0, [sp, #20]
 8009068:	4649      	mov	r1, r9
 800906a:	4628      	mov	r0, r5
 800906c:	9309      	str	r3, [sp, #36]	; 0x24
 800906e:	f000 fb79 	bl	8009764 <__mcmp>
 8009072:	463a      	mov	r2, r7
 8009074:	4682      	mov	sl, r0
 8009076:	4621      	mov	r1, r4
 8009078:	4630      	mov	r0, r6
 800907a:	f000 fb8f 	bl	800979c <__mdiff>
 800907e:	68c2      	ldr	r2, [r0, #12]
 8009080:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009082:	4680      	mov	r8, r0
 8009084:	bb0a      	cbnz	r2, 80090ca <_dtoa_r+0x97a>
 8009086:	4601      	mov	r1, r0
 8009088:	4628      	mov	r0, r5
 800908a:	f000 fb6b 	bl	8009764 <__mcmp>
 800908e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009090:	4602      	mov	r2, r0
 8009092:	4641      	mov	r1, r8
 8009094:	4630      	mov	r0, r6
 8009096:	e9cd 3209 	strd	r3, r2, [sp, #36]	; 0x24
 800909a:	f000 f921 	bl	80092e0 <_Bfree>
 800909e:	9b06      	ldr	r3, [sp, #24]
 80090a0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80090a2:	f8dd 8010 	ldr.w	r8, [sp, #16]
 80090a6:	ea43 0102 	orr.w	r1, r3, r2
 80090aa:	9b07      	ldr	r3, [sp, #28]
 80090ac:	430b      	orrs	r3, r1
 80090ae:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80090b0:	d10d      	bne.n	80090ce <_dtoa_r+0x97e>
 80090b2:	2b39      	cmp	r3, #57	; 0x39
 80090b4:	d029      	beq.n	800910a <_dtoa_r+0x9ba>
 80090b6:	f1ba 0f00 	cmp.w	sl, #0
 80090ba:	dd01      	ble.n	80090c0 <_dtoa_r+0x970>
 80090bc:	9b05      	ldr	r3, [sp, #20]
 80090be:	3331      	adds	r3, #49	; 0x31
 80090c0:	9a02      	ldr	r2, [sp, #8]
 80090c2:	7013      	strb	r3, [r2, #0]
 80090c4:	e774      	b.n	8008fb0 <_dtoa_r+0x860>
 80090c6:	4638      	mov	r0, r7
 80090c8:	e7b8      	b.n	800903c <_dtoa_r+0x8ec>
 80090ca:	2201      	movs	r2, #1
 80090cc:	e7e1      	b.n	8009092 <_dtoa_r+0x942>
 80090ce:	f1ba 0f00 	cmp.w	sl, #0
 80090d2:	db06      	blt.n	80090e2 <_dtoa_r+0x992>
 80090d4:	9906      	ldr	r1, [sp, #24]
 80090d6:	ea41 0a0a 	orr.w	sl, r1, sl
 80090da:	9907      	ldr	r1, [sp, #28]
 80090dc:	ea5a 0101 	orrs.w	r1, sl, r1
 80090e0:	d120      	bne.n	8009124 <_dtoa_r+0x9d4>
 80090e2:	2a00      	cmp	r2, #0
 80090e4:	ddec      	ble.n	80090c0 <_dtoa_r+0x970>
 80090e6:	4629      	mov	r1, r5
 80090e8:	2201      	movs	r2, #1
 80090ea:	4630      	mov	r0, r6
 80090ec:	9304      	str	r3, [sp, #16]
 80090ee:	f000 fac9 	bl	8009684 <__lshift>
 80090f2:	4621      	mov	r1, r4
 80090f4:	4605      	mov	r5, r0
 80090f6:	f000 fb35 	bl	8009764 <__mcmp>
 80090fa:	2800      	cmp	r0, #0
 80090fc:	9b04      	ldr	r3, [sp, #16]
 80090fe:	dc02      	bgt.n	8009106 <_dtoa_r+0x9b6>
 8009100:	d1de      	bne.n	80090c0 <_dtoa_r+0x970>
 8009102:	07da      	lsls	r2, r3, #31
 8009104:	d5dc      	bpl.n	80090c0 <_dtoa_r+0x970>
 8009106:	2b39      	cmp	r3, #57	; 0x39
 8009108:	d1d8      	bne.n	80090bc <_dtoa_r+0x96c>
 800910a:	9a02      	ldr	r2, [sp, #8]
 800910c:	2339      	movs	r3, #57	; 0x39
 800910e:	7013      	strb	r3, [r2, #0]
 8009110:	4643      	mov	r3, r8
 8009112:	4698      	mov	r8, r3
 8009114:	3b01      	subs	r3, #1
 8009116:	f818 2c01 	ldrb.w	r2, [r8, #-1]
 800911a:	2a39      	cmp	r2, #57	; 0x39
 800911c:	d051      	beq.n	80091c2 <_dtoa_r+0xa72>
 800911e:	3201      	adds	r2, #1
 8009120:	701a      	strb	r2, [r3, #0]
 8009122:	e745      	b.n	8008fb0 <_dtoa_r+0x860>
 8009124:	2a00      	cmp	r2, #0
 8009126:	dd03      	ble.n	8009130 <_dtoa_r+0x9e0>
 8009128:	2b39      	cmp	r3, #57	; 0x39
 800912a:	d0ee      	beq.n	800910a <_dtoa_r+0x9ba>
 800912c:	3301      	adds	r3, #1
 800912e:	e7c7      	b.n	80090c0 <_dtoa_r+0x970>
 8009130:	9a04      	ldr	r2, [sp, #16]
 8009132:	9908      	ldr	r1, [sp, #32]
 8009134:	f802 3c01 	strb.w	r3, [r2, #-1]
 8009138:	428a      	cmp	r2, r1
 800913a:	d02b      	beq.n	8009194 <_dtoa_r+0xa44>
 800913c:	4629      	mov	r1, r5
 800913e:	2300      	movs	r3, #0
 8009140:	220a      	movs	r2, #10
 8009142:	4630      	mov	r0, r6
 8009144:	f000 f8ee 	bl	8009324 <__multadd>
 8009148:	45b9      	cmp	r9, r7
 800914a:	4605      	mov	r5, r0
 800914c:	f04f 0300 	mov.w	r3, #0
 8009150:	f04f 020a 	mov.w	r2, #10
 8009154:	4649      	mov	r1, r9
 8009156:	4630      	mov	r0, r6
 8009158:	d107      	bne.n	800916a <_dtoa_r+0xa1a>
 800915a:	f000 f8e3 	bl	8009324 <__multadd>
 800915e:	4681      	mov	r9, r0
 8009160:	4607      	mov	r7, r0
 8009162:	9b04      	ldr	r3, [sp, #16]
 8009164:	3301      	adds	r3, #1
 8009166:	9304      	str	r3, [sp, #16]
 8009168:	e774      	b.n	8009054 <_dtoa_r+0x904>
 800916a:	f000 f8db 	bl	8009324 <__multadd>
 800916e:	4639      	mov	r1, r7
 8009170:	4681      	mov	r9, r0
 8009172:	2300      	movs	r3, #0
 8009174:	220a      	movs	r2, #10
 8009176:	4630      	mov	r0, r6
 8009178:	f000 f8d4 	bl	8009324 <__multadd>
 800917c:	4607      	mov	r7, r0
 800917e:	e7f0      	b.n	8009162 <_dtoa_r+0xa12>
 8009180:	f1ba 0f00 	cmp.w	sl, #0
 8009184:	9a01      	ldr	r2, [sp, #4]
 8009186:	bfcc      	ite	gt
 8009188:	46d0      	movgt	r8, sl
 800918a:	f04f 0801 	movle.w	r8, #1
 800918e:	4490      	add	r8, r2
 8009190:	f04f 0900 	mov.w	r9, #0
 8009194:	4629      	mov	r1, r5
 8009196:	2201      	movs	r2, #1
 8009198:	4630      	mov	r0, r6
 800919a:	9302      	str	r3, [sp, #8]
 800919c:	f000 fa72 	bl	8009684 <__lshift>
 80091a0:	4621      	mov	r1, r4
 80091a2:	4605      	mov	r5, r0
 80091a4:	f000 fade 	bl	8009764 <__mcmp>
 80091a8:	2800      	cmp	r0, #0
 80091aa:	dcb1      	bgt.n	8009110 <_dtoa_r+0x9c0>
 80091ac:	d102      	bne.n	80091b4 <_dtoa_r+0xa64>
 80091ae:	9b02      	ldr	r3, [sp, #8]
 80091b0:	07db      	lsls	r3, r3, #31
 80091b2:	d4ad      	bmi.n	8009110 <_dtoa_r+0x9c0>
 80091b4:	4643      	mov	r3, r8
 80091b6:	4698      	mov	r8, r3
 80091b8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80091bc:	2a30      	cmp	r2, #48	; 0x30
 80091be:	d0fa      	beq.n	80091b6 <_dtoa_r+0xa66>
 80091c0:	e6f6      	b.n	8008fb0 <_dtoa_r+0x860>
 80091c2:	9a01      	ldr	r2, [sp, #4]
 80091c4:	429a      	cmp	r2, r3
 80091c6:	d1a4      	bne.n	8009112 <_dtoa_r+0x9c2>
 80091c8:	f10b 0b01 	add.w	fp, fp, #1
 80091cc:	2331      	movs	r3, #49	; 0x31
 80091ce:	e778      	b.n	80090c2 <_dtoa_r+0x972>
 80091d0:	4b14      	ldr	r3, [pc, #80]	; (8009224 <_dtoa_r+0xad4>)
 80091d2:	f7ff bb27 	b.w	8008824 <_dtoa_r+0xd4>
 80091d6:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80091d8:	2b00      	cmp	r3, #0
 80091da:	f47f ab03 	bne.w	80087e4 <_dtoa_r+0x94>
 80091de:	4b12      	ldr	r3, [pc, #72]	; (8009228 <_dtoa_r+0xad8>)
 80091e0:	f7ff bb20 	b.w	8008824 <_dtoa_r+0xd4>
 80091e4:	f1ba 0f00 	cmp.w	sl, #0
 80091e8:	dc03      	bgt.n	80091f2 <_dtoa_r+0xaa2>
 80091ea:	9b06      	ldr	r3, [sp, #24]
 80091ec:	2b02      	cmp	r3, #2
 80091ee:	f73f aec7 	bgt.w	8008f80 <_dtoa_r+0x830>
 80091f2:	f8dd 8004 	ldr.w	r8, [sp, #4]
 80091f6:	4621      	mov	r1, r4
 80091f8:	4628      	mov	r0, r5
 80091fa:	f7ff fa1b 	bl	8008634 <quorem>
 80091fe:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8009202:	f808 3b01 	strb.w	r3, [r8], #1
 8009206:	9a01      	ldr	r2, [sp, #4]
 8009208:	eba8 0202 	sub.w	r2, r8, r2
 800920c:	4592      	cmp	sl, r2
 800920e:	ddb7      	ble.n	8009180 <_dtoa_r+0xa30>
 8009210:	4629      	mov	r1, r5
 8009212:	2300      	movs	r3, #0
 8009214:	220a      	movs	r2, #10
 8009216:	4630      	mov	r0, r6
 8009218:	f000 f884 	bl	8009324 <__multadd>
 800921c:	4605      	mov	r5, r0
 800921e:	e7ea      	b.n	80091f6 <_dtoa_r+0xaa6>
 8009220:	0800a797 	.word	0x0800a797
 8009224:	0800a6f4 	.word	0x0800a6f4
 8009228:	0800a718 	.word	0x0800a718

0800922c <_localeconv_r>:
 800922c:	4800      	ldr	r0, [pc, #0]	; (8009230 <_localeconv_r+0x4>)
 800922e:	4770      	bx	lr
 8009230:	24000164 	.word	0x24000164

08009234 <malloc>:
 8009234:	4b02      	ldr	r3, [pc, #8]	; (8009240 <malloc+0xc>)
 8009236:	4601      	mov	r1, r0
 8009238:	6818      	ldr	r0, [r3, #0]
 800923a:	f000 bc17 	b.w	8009a6c <_malloc_r>
 800923e:	bf00      	nop
 8009240:	24000010 	.word	0x24000010

08009244 <memcpy>:
 8009244:	440a      	add	r2, r1
 8009246:	4291      	cmp	r1, r2
 8009248:	f100 33ff 	add.w	r3, r0, #4294967295
 800924c:	d100      	bne.n	8009250 <memcpy+0xc>
 800924e:	4770      	bx	lr
 8009250:	b510      	push	{r4, lr}
 8009252:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009256:	f803 4f01 	strb.w	r4, [r3, #1]!
 800925a:	4291      	cmp	r1, r2
 800925c:	d1f9      	bne.n	8009252 <memcpy+0xe>
 800925e:	bd10      	pop	{r4, pc}

08009260 <_Balloc>:
 8009260:	b570      	push	{r4, r5, r6, lr}
 8009262:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8009264:	4604      	mov	r4, r0
 8009266:	460d      	mov	r5, r1
 8009268:	b976      	cbnz	r6, 8009288 <_Balloc+0x28>
 800926a:	2010      	movs	r0, #16
 800926c:	f7ff ffe2 	bl	8009234 <malloc>
 8009270:	4602      	mov	r2, r0
 8009272:	6260      	str	r0, [r4, #36]	; 0x24
 8009274:	b920      	cbnz	r0, 8009280 <_Balloc+0x20>
 8009276:	4b18      	ldr	r3, [pc, #96]	; (80092d8 <_Balloc+0x78>)
 8009278:	4818      	ldr	r0, [pc, #96]	; (80092dc <_Balloc+0x7c>)
 800927a:	2166      	movs	r1, #102	; 0x66
 800927c:	f000 fc7a 	bl	8009b74 <__assert_func>
 8009280:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009284:	6006      	str	r6, [r0, #0]
 8009286:	60c6      	str	r6, [r0, #12]
 8009288:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800928a:	68f3      	ldr	r3, [r6, #12]
 800928c:	b183      	cbz	r3, 80092b0 <_Balloc+0x50>
 800928e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009290:	68db      	ldr	r3, [r3, #12]
 8009292:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8009296:	b9b8      	cbnz	r0, 80092c8 <_Balloc+0x68>
 8009298:	2101      	movs	r1, #1
 800929a:	fa01 f605 	lsl.w	r6, r1, r5
 800929e:	1d72      	adds	r2, r6, #5
 80092a0:	0092      	lsls	r2, r2, #2
 80092a2:	4620      	mov	r0, r4
 80092a4:	f000 fb60 	bl	8009968 <_calloc_r>
 80092a8:	b160      	cbz	r0, 80092c4 <_Balloc+0x64>
 80092aa:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80092ae:	e00e      	b.n	80092ce <_Balloc+0x6e>
 80092b0:	2221      	movs	r2, #33	; 0x21
 80092b2:	2104      	movs	r1, #4
 80092b4:	4620      	mov	r0, r4
 80092b6:	f000 fb57 	bl	8009968 <_calloc_r>
 80092ba:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80092bc:	60f0      	str	r0, [r6, #12]
 80092be:	68db      	ldr	r3, [r3, #12]
 80092c0:	2b00      	cmp	r3, #0
 80092c2:	d1e4      	bne.n	800928e <_Balloc+0x2e>
 80092c4:	2000      	movs	r0, #0
 80092c6:	bd70      	pop	{r4, r5, r6, pc}
 80092c8:	6802      	ldr	r2, [r0, #0]
 80092ca:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80092ce:	2300      	movs	r3, #0
 80092d0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80092d4:	e7f7      	b.n	80092c6 <_Balloc+0x66>
 80092d6:	bf00      	nop
 80092d8:	0800a725 	.word	0x0800a725
 80092dc:	0800a7a8 	.word	0x0800a7a8

080092e0 <_Bfree>:
 80092e0:	b570      	push	{r4, r5, r6, lr}
 80092e2:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80092e4:	4605      	mov	r5, r0
 80092e6:	460c      	mov	r4, r1
 80092e8:	b976      	cbnz	r6, 8009308 <_Bfree+0x28>
 80092ea:	2010      	movs	r0, #16
 80092ec:	f7ff ffa2 	bl	8009234 <malloc>
 80092f0:	4602      	mov	r2, r0
 80092f2:	6268      	str	r0, [r5, #36]	; 0x24
 80092f4:	b920      	cbnz	r0, 8009300 <_Bfree+0x20>
 80092f6:	4b09      	ldr	r3, [pc, #36]	; (800931c <_Bfree+0x3c>)
 80092f8:	4809      	ldr	r0, [pc, #36]	; (8009320 <_Bfree+0x40>)
 80092fa:	218a      	movs	r1, #138	; 0x8a
 80092fc:	f000 fc3a 	bl	8009b74 <__assert_func>
 8009300:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009304:	6006      	str	r6, [r0, #0]
 8009306:	60c6      	str	r6, [r0, #12]
 8009308:	b13c      	cbz	r4, 800931a <_Bfree+0x3a>
 800930a:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800930c:	6862      	ldr	r2, [r4, #4]
 800930e:	68db      	ldr	r3, [r3, #12]
 8009310:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8009314:	6021      	str	r1, [r4, #0]
 8009316:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800931a:	bd70      	pop	{r4, r5, r6, pc}
 800931c:	0800a725 	.word	0x0800a725
 8009320:	0800a7a8 	.word	0x0800a7a8

08009324 <__multadd>:
 8009324:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009328:	690d      	ldr	r5, [r1, #16]
 800932a:	4607      	mov	r7, r0
 800932c:	460c      	mov	r4, r1
 800932e:	461e      	mov	r6, r3
 8009330:	f101 0c14 	add.w	ip, r1, #20
 8009334:	2000      	movs	r0, #0
 8009336:	f8dc 3000 	ldr.w	r3, [ip]
 800933a:	b299      	uxth	r1, r3
 800933c:	fb02 6101 	mla	r1, r2, r1, r6
 8009340:	0c1e      	lsrs	r6, r3, #16
 8009342:	0c0b      	lsrs	r3, r1, #16
 8009344:	fb02 3306 	mla	r3, r2, r6, r3
 8009348:	b289      	uxth	r1, r1
 800934a:	3001      	adds	r0, #1
 800934c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8009350:	4285      	cmp	r5, r0
 8009352:	f84c 1b04 	str.w	r1, [ip], #4
 8009356:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800935a:	dcec      	bgt.n	8009336 <__multadd+0x12>
 800935c:	b30e      	cbz	r6, 80093a2 <__multadd+0x7e>
 800935e:	68a3      	ldr	r3, [r4, #8]
 8009360:	42ab      	cmp	r3, r5
 8009362:	dc19      	bgt.n	8009398 <__multadd+0x74>
 8009364:	6861      	ldr	r1, [r4, #4]
 8009366:	4638      	mov	r0, r7
 8009368:	3101      	adds	r1, #1
 800936a:	f7ff ff79 	bl	8009260 <_Balloc>
 800936e:	4680      	mov	r8, r0
 8009370:	b928      	cbnz	r0, 800937e <__multadd+0x5a>
 8009372:	4602      	mov	r2, r0
 8009374:	4b0c      	ldr	r3, [pc, #48]	; (80093a8 <__multadd+0x84>)
 8009376:	480d      	ldr	r0, [pc, #52]	; (80093ac <__multadd+0x88>)
 8009378:	21b5      	movs	r1, #181	; 0xb5
 800937a:	f000 fbfb 	bl	8009b74 <__assert_func>
 800937e:	6922      	ldr	r2, [r4, #16]
 8009380:	3202      	adds	r2, #2
 8009382:	f104 010c 	add.w	r1, r4, #12
 8009386:	0092      	lsls	r2, r2, #2
 8009388:	300c      	adds	r0, #12
 800938a:	f7ff ff5b 	bl	8009244 <memcpy>
 800938e:	4621      	mov	r1, r4
 8009390:	4638      	mov	r0, r7
 8009392:	f7ff ffa5 	bl	80092e0 <_Bfree>
 8009396:	4644      	mov	r4, r8
 8009398:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800939c:	3501      	adds	r5, #1
 800939e:	615e      	str	r6, [r3, #20]
 80093a0:	6125      	str	r5, [r4, #16]
 80093a2:	4620      	mov	r0, r4
 80093a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80093a8:	0800a797 	.word	0x0800a797
 80093ac:	0800a7a8 	.word	0x0800a7a8

080093b0 <__hi0bits>:
 80093b0:	0c03      	lsrs	r3, r0, #16
 80093b2:	041b      	lsls	r3, r3, #16
 80093b4:	b9d3      	cbnz	r3, 80093ec <__hi0bits+0x3c>
 80093b6:	0400      	lsls	r0, r0, #16
 80093b8:	2310      	movs	r3, #16
 80093ba:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 80093be:	bf04      	itt	eq
 80093c0:	0200      	lsleq	r0, r0, #8
 80093c2:	3308      	addeq	r3, #8
 80093c4:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 80093c8:	bf04      	itt	eq
 80093ca:	0100      	lsleq	r0, r0, #4
 80093cc:	3304      	addeq	r3, #4
 80093ce:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 80093d2:	bf04      	itt	eq
 80093d4:	0080      	lsleq	r0, r0, #2
 80093d6:	3302      	addeq	r3, #2
 80093d8:	2800      	cmp	r0, #0
 80093da:	db05      	blt.n	80093e8 <__hi0bits+0x38>
 80093dc:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 80093e0:	f103 0301 	add.w	r3, r3, #1
 80093e4:	bf08      	it	eq
 80093e6:	2320      	moveq	r3, #32
 80093e8:	4618      	mov	r0, r3
 80093ea:	4770      	bx	lr
 80093ec:	2300      	movs	r3, #0
 80093ee:	e7e4      	b.n	80093ba <__hi0bits+0xa>

080093f0 <__lo0bits>:
 80093f0:	6803      	ldr	r3, [r0, #0]
 80093f2:	f013 0207 	ands.w	r2, r3, #7
 80093f6:	4601      	mov	r1, r0
 80093f8:	d00b      	beq.n	8009412 <__lo0bits+0x22>
 80093fa:	07da      	lsls	r2, r3, #31
 80093fc:	d423      	bmi.n	8009446 <__lo0bits+0x56>
 80093fe:	0798      	lsls	r0, r3, #30
 8009400:	bf49      	itett	mi
 8009402:	085b      	lsrmi	r3, r3, #1
 8009404:	089b      	lsrpl	r3, r3, #2
 8009406:	2001      	movmi	r0, #1
 8009408:	600b      	strmi	r3, [r1, #0]
 800940a:	bf5c      	itt	pl
 800940c:	600b      	strpl	r3, [r1, #0]
 800940e:	2002      	movpl	r0, #2
 8009410:	4770      	bx	lr
 8009412:	b298      	uxth	r0, r3
 8009414:	b9a8      	cbnz	r0, 8009442 <__lo0bits+0x52>
 8009416:	0c1b      	lsrs	r3, r3, #16
 8009418:	2010      	movs	r0, #16
 800941a:	b2da      	uxtb	r2, r3
 800941c:	b90a      	cbnz	r2, 8009422 <__lo0bits+0x32>
 800941e:	3008      	adds	r0, #8
 8009420:	0a1b      	lsrs	r3, r3, #8
 8009422:	071a      	lsls	r2, r3, #28
 8009424:	bf04      	itt	eq
 8009426:	091b      	lsreq	r3, r3, #4
 8009428:	3004      	addeq	r0, #4
 800942a:	079a      	lsls	r2, r3, #30
 800942c:	bf04      	itt	eq
 800942e:	089b      	lsreq	r3, r3, #2
 8009430:	3002      	addeq	r0, #2
 8009432:	07da      	lsls	r2, r3, #31
 8009434:	d403      	bmi.n	800943e <__lo0bits+0x4e>
 8009436:	085b      	lsrs	r3, r3, #1
 8009438:	f100 0001 	add.w	r0, r0, #1
 800943c:	d005      	beq.n	800944a <__lo0bits+0x5a>
 800943e:	600b      	str	r3, [r1, #0]
 8009440:	4770      	bx	lr
 8009442:	4610      	mov	r0, r2
 8009444:	e7e9      	b.n	800941a <__lo0bits+0x2a>
 8009446:	2000      	movs	r0, #0
 8009448:	4770      	bx	lr
 800944a:	2020      	movs	r0, #32
 800944c:	4770      	bx	lr
	...

08009450 <__i2b>:
 8009450:	b510      	push	{r4, lr}
 8009452:	460c      	mov	r4, r1
 8009454:	2101      	movs	r1, #1
 8009456:	f7ff ff03 	bl	8009260 <_Balloc>
 800945a:	4602      	mov	r2, r0
 800945c:	b928      	cbnz	r0, 800946a <__i2b+0x1a>
 800945e:	4b05      	ldr	r3, [pc, #20]	; (8009474 <__i2b+0x24>)
 8009460:	4805      	ldr	r0, [pc, #20]	; (8009478 <__i2b+0x28>)
 8009462:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8009466:	f000 fb85 	bl	8009b74 <__assert_func>
 800946a:	2301      	movs	r3, #1
 800946c:	6144      	str	r4, [r0, #20]
 800946e:	6103      	str	r3, [r0, #16]
 8009470:	bd10      	pop	{r4, pc}
 8009472:	bf00      	nop
 8009474:	0800a797 	.word	0x0800a797
 8009478:	0800a7a8 	.word	0x0800a7a8

0800947c <__multiply>:
 800947c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009480:	4691      	mov	r9, r2
 8009482:	690a      	ldr	r2, [r1, #16]
 8009484:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8009488:	429a      	cmp	r2, r3
 800948a:	bfb8      	it	lt
 800948c:	460b      	movlt	r3, r1
 800948e:	460c      	mov	r4, r1
 8009490:	bfbc      	itt	lt
 8009492:	464c      	movlt	r4, r9
 8009494:	4699      	movlt	r9, r3
 8009496:	6927      	ldr	r7, [r4, #16]
 8009498:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800949c:	68a3      	ldr	r3, [r4, #8]
 800949e:	6861      	ldr	r1, [r4, #4]
 80094a0:	eb07 060a 	add.w	r6, r7, sl
 80094a4:	42b3      	cmp	r3, r6
 80094a6:	b085      	sub	sp, #20
 80094a8:	bfb8      	it	lt
 80094aa:	3101      	addlt	r1, #1
 80094ac:	f7ff fed8 	bl	8009260 <_Balloc>
 80094b0:	b930      	cbnz	r0, 80094c0 <__multiply+0x44>
 80094b2:	4602      	mov	r2, r0
 80094b4:	4b44      	ldr	r3, [pc, #272]	; (80095c8 <__multiply+0x14c>)
 80094b6:	4845      	ldr	r0, [pc, #276]	; (80095cc <__multiply+0x150>)
 80094b8:	f240 115d 	movw	r1, #349	; 0x15d
 80094bc:	f000 fb5a 	bl	8009b74 <__assert_func>
 80094c0:	f100 0514 	add.w	r5, r0, #20
 80094c4:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80094c8:	462b      	mov	r3, r5
 80094ca:	2200      	movs	r2, #0
 80094cc:	4543      	cmp	r3, r8
 80094ce:	d321      	bcc.n	8009514 <__multiply+0x98>
 80094d0:	f104 0314 	add.w	r3, r4, #20
 80094d4:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 80094d8:	f109 0314 	add.w	r3, r9, #20
 80094dc:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 80094e0:	9202      	str	r2, [sp, #8]
 80094e2:	1b3a      	subs	r2, r7, r4
 80094e4:	3a15      	subs	r2, #21
 80094e6:	f022 0203 	bic.w	r2, r2, #3
 80094ea:	3204      	adds	r2, #4
 80094ec:	f104 0115 	add.w	r1, r4, #21
 80094f0:	428f      	cmp	r7, r1
 80094f2:	bf38      	it	cc
 80094f4:	2204      	movcc	r2, #4
 80094f6:	9201      	str	r2, [sp, #4]
 80094f8:	9a02      	ldr	r2, [sp, #8]
 80094fa:	9303      	str	r3, [sp, #12]
 80094fc:	429a      	cmp	r2, r3
 80094fe:	d80c      	bhi.n	800951a <__multiply+0x9e>
 8009500:	2e00      	cmp	r6, #0
 8009502:	dd03      	ble.n	800950c <__multiply+0x90>
 8009504:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8009508:	2b00      	cmp	r3, #0
 800950a:	d05a      	beq.n	80095c2 <__multiply+0x146>
 800950c:	6106      	str	r6, [r0, #16]
 800950e:	b005      	add	sp, #20
 8009510:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009514:	f843 2b04 	str.w	r2, [r3], #4
 8009518:	e7d8      	b.n	80094cc <__multiply+0x50>
 800951a:	f8b3 a000 	ldrh.w	sl, [r3]
 800951e:	f1ba 0f00 	cmp.w	sl, #0
 8009522:	d024      	beq.n	800956e <__multiply+0xf2>
 8009524:	f104 0e14 	add.w	lr, r4, #20
 8009528:	46a9      	mov	r9, r5
 800952a:	f04f 0c00 	mov.w	ip, #0
 800952e:	f85e 2b04 	ldr.w	r2, [lr], #4
 8009532:	f8d9 1000 	ldr.w	r1, [r9]
 8009536:	fa1f fb82 	uxth.w	fp, r2
 800953a:	b289      	uxth	r1, r1
 800953c:	fb0a 110b 	mla	r1, sl, fp, r1
 8009540:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8009544:	f8d9 2000 	ldr.w	r2, [r9]
 8009548:	4461      	add	r1, ip
 800954a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800954e:	fb0a c20b 	mla	r2, sl, fp, ip
 8009552:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8009556:	b289      	uxth	r1, r1
 8009558:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800955c:	4577      	cmp	r7, lr
 800955e:	f849 1b04 	str.w	r1, [r9], #4
 8009562:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8009566:	d8e2      	bhi.n	800952e <__multiply+0xb2>
 8009568:	9a01      	ldr	r2, [sp, #4]
 800956a:	f845 c002 	str.w	ip, [r5, r2]
 800956e:	9a03      	ldr	r2, [sp, #12]
 8009570:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8009574:	3304      	adds	r3, #4
 8009576:	f1b9 0f00 	cmp.w	r9, #0
 800957a:	d020      	beq.n	80095be <__multiply+0x142>
 800957c:	6829      	ldr	r1, [r5, #0]
 800957e:	f104 0c14 	add.w	ip, r4, #20
 8009582:	46ae      	mov	lr, r5
 8009584:	f04f 0a00 	mov.w	sl, #0
 8009588:	f8bc b000 	ldrh.w	fp, [ip]
 800958c:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8009590:	fb09 220b 	mla	r2, r9, fp, r2
 8009594:	4492      	add	sl, r2
 8009596:	b289      	uxth	r1, r1
 8009598:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800959c:	f84e 1b04 	str.w	r1, [lr], #4
 80095a0:	f85c 2b04 	ldr.w	r2, [ip], #4
 80095a4:	f8be 1000 	ldrh.w	r1, [lr]
 80095a8:	0c12      	lsrs	r2, r2, #16
 80095aa:	fb09 1102 	mla	r1, r9, r2, r1
 80095ae:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 80095b2:	4567      	cmp	r7, ip
 80095b4:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 80095b8:	d8e6      	bhi.n	8009588 <__multiply+0x10c>
 80095ba:	9a01      	ldr	r2, [sp, #4]
 80095bc:	50a9      	str	r1, [r5, r2]
 80095be:	3504      	adds	r5, #4
 80095c0:	e79a      	b.n	80094f8 <__multiply+0x7c>
 80095c2:	3e01      	subs	r6, #1
 80095c4:	e79c      	b.n	8009500 <__multiply+0x84>
 80095c6:	bf00      	nop
 80095c8:	0800a797 	.word	0x0800a797
 80095cc:	0800a7a8 	.word	0x0800a7a8

080095d0 <__pow5mult>:
 80095d0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80095d4:	4615      	mov	r5, r2
 80095d6:	f012 0203 	ands.w	r2, r2, #3
 80095da:	4606      	mov	r6, r0
 80095dc:	460f      	mov	r7, r1
 80095de:	d007      	beq.n	80095f0 <__pow5mult+0x20>
 80095e0:	4c25      	ldr	r4, [pc, #148]	; (8009678 <__pow5mult+0xa8>)
 80095e2:	3a01      	subs	r2, #1
 80095e4:	2300      	movs	r3, #0
 80095e6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80095ea:	f7ff fe9b 	bl	8009324 <__multadd>
 80095ee:	4607      	mov	r7, r0
 80095f0:	10ad      	asrs	r5, r5, #2
 80095f2:	d03d      	beq.n	8009670 <__pow5mult+0xa0>
 80095f4:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80095f6:	b97c      	cbnz	r4, 8009618 <__pow5mult+0x48>
 80095f8:	2010      	movs	r0, #16
 80095fa:	f7ff fe1b 	bl	8009234 <malloc>
 80095fe:	4602      	mov	r2, r0
 8009600:	6270      	str	r0, [r6, #36]	; 0x24
 8009602:	b928      	cbnz	r0, 8009610 <__pow5mult+0x40>
 8009604:	4b1d      	ldr	r3, [pc, #116]	; (800967c <__pow5mult+0xac>)
 8009606:	481e      	ldr	r0, [pc, #120]	; (8009680 <__pow5mult+0xb0>)
 8009608:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800960c:	f000 fab2 	bl	8009b74 <__assert_func>
 8009610:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8009614:	6004      	str	r4, [r0, #0]
 8009616:	60c4      	str	r4, [r0, #12]
 8009618:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800961c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8009620:	b94c      	cbnz	r4, 8009636 <__pow5mult+0x66>
 8009622:	f240 2171 	movw	r1, #625	; 0x271
 8009626:	4630      	mov	r0, r6
 8009628:	f7ff ff12 	bl	8009450 <__i2b>
 800962c:	2300      	movs	r3, #0
 800962e:	f8c8 0008 	str.w	r0, [r8, #8]
 8009632:	4604      	mov	r4, r0
 8009634:	6003      	str	r3, [r0, #0]
 8009636:	f04f 0900 	mov.w	r9, #0
 800963a:	07eb      	lsls	r3, r5, #31
 800963c:	d50a      	bpl.n	8009654 <__pow5mult+0x84>
 800963e:	4639      	mov	r1, r7
 8009640:	4622      	mov	r2, r4
 8009642:	4630      	mov	r0, r6
 8009644:	f7ff ff1a 	bl	800947c <__multiply>
 8009648:	4639      	mov	r1, r7
 800964a:	4680      	mov	r8, r0
 800964c:	4630      	mov	r0, r6
 800964e:	f7ff fe47 	bl	80092e0 <_Bfree>
 8009652:	4647      	mov	r7, r8
 8009654:	106d      	asrs	r5, r5, #1
 8009656:	d00b      	beq.n	8009670 <__pow5mult+0xa0>
 8009658:	6820      	ldr	r0, [r4, #0]
 800965a:	b938      	cbnz	r0, 800966c <__pow5mult+0x9c>
 800965c:	4622      	mov	r2, r4
 800965e:	4621      	mov	r1, r4
 8009660:	4630      	mov	r0, r6
 8009662:	f7ff ff0b 	bl	800947c <__multiply>
 8009666:	6020      	str	r0, [r4, #0]
 8009668:	f8c0 9000 	str.w	r9, [r0]
 800966c:	4604      	mov	r4, r0
 800966e:	e7e4      	b.n	800963a <__pow5mult+0x6a>
 8009670:	4638      	mov	r0, r7
 8009672:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009676:	bf00      	nop
 8009678:	0800a8f8 	.word	0x0800a8f8
 800967c:	0800a725 	.word	0x0800a725
 8009680:	0800a7a8 	.word	0x0800a7a8

08009684 <__lshift>:
 8009684:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009688:	460c      	mov	r4, r1
 800968a:	6849      	ldr	r1, [r1, #4]
 800968c:	6923      	ldr	r3, [r4, #16]
 800968e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8009692:	68a3      	ldr	r3, [r4, #8]
 8009694:	4607      	mov	r7, r0
 8009696:	4691      	mov	r9, r2
 8009698:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800969c:	f108 0601 	add.w	r6, r8, #1
 80096a0:	42b3      	cmp	r3, r6
 80096a2:	db0b      	blt.n	80096bc <__lshift+0x38>
 80096a4:	4638      	mov	r0, r7
 80096a6:	f7ff fddb 	bl	8009260 <_Balloc>
 80096aa:	4605      	mov	r5, r0
 80096ac:	b948      	cbnz	r0, 80096c2 <__lshift+0x3e>
 80096ae:	4602      	mov	r2, r0
 80096b0:	4b2a      	ldr	r3, [pc, #168]	; (800975c <__lshift+0xd8>)
 80096b2:	482b      	ldr	r0, [pc, #172]	; (8009760 <__lshift+0xdc>)
 80096b4:	f240 11d9 	movw	r1, #473	; 0x1d9
 80096b8:	f000 fa5c 	bl	8009b74 <__assert_func>
 80096bc:	3101      	adds	r1, #1
 80096be:	005b      	lsls	r3, r3, #1
 80096c0:	e7ee      	b.n	80096a0 <__lshift+0x1c>
 80096c2:	2300      	movs	r3, #0
 80096c4:	f100 0114 	add.w	r1, r0, #20
 80096c8:	f100 0210 	add.w	r2, r0, #16
 80096cc:	4618      	mov	r0, r3
 80096ce:	4553      	cmp	r3, sl
 80096d0:	db37      	blt.n	8009742 <__lshift+0xbe>
 80096d2:	6920      	ldr	r0, [r4, #16]
 80096d4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80096d8:	f104 0314 	add.w	r3, r4, #20
 80096dc:	f019 091f 	ands.w	r9, r9, #31
 80096e0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80096e4:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 80096e8:	d02f      	beq.n	800974a <__lshift+0xc6>
 80096ea:	f1c9 0e20 	rsb	lr, r9, #32
 80096ee:	468a      	mov	sl, r1
 80096f0:	f04f 0c00 	mov.w	ip, #0
 80096f4:	681a      	ldr	r2, [r3, #0]
 80096f6:	fa02 f209 	lsl.w	r2, r2, r9
 80096fa:	ea42 020c 	orr.w	r2, r2, ip
 80096fe:	f84a 2b04 	str.w	r2, [sl], #4
 8009702:	f853 2b04 	ldr.w	r2, [r3], #4
 8009706:	4298      	cmp	r0, r3
 8009708:	fa22 fc0e 	lsr.w	ip, r2, lr
 800970c:	d8f2      	bhi.n	80096f4 <__lshift+0x70>
 800970e:	1b03      	subs	r3, r0, r4
 8009710:	3b15      	subs	r3, #21
 8009712:	f023 0303 	bic.w	r3, r3, #3
 8009716:	3304      	adds	r3, #4
 8009718:	f104 0215 	add.w	r2, r4, #21
 800971c:	4290      	cmp	r0, r2
 800971e:	bf38      	it	cc
 8009720:	2304      	movcc	r3, #4
 8009722:	f841 c003 	str.w	ip, [r1, r3]
 8009726:	f1bc 0f00 	cmp.w	ip, #0
 800972a:	d001      	beq.n	8009730 <__lshift+0xac>
 800972c:	f108 0602 	add.w	r6, r8, #2
 8009730:	3e01      	subs	r6, #1
 8009732:	4638      	mov	r0, r7
 8009734:	612e      	str	r6, [r5, #16]
 8009736:	4621      	mov	r1, r4
 8009738:	f7ff fdd2 	bl	80092e0 <_Bfree>
 800973c:	4628      	mov	r0, r5
 800973e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009742:	f842 0f04 	str.w	r0, [r2, #4]!
 8009746:	3301      	adds	r3, #1
 8009748:	e7c1      	b.n	80096ce <__lshift+0x4a>
 800974a:	3904      	subs	r1, #4
 800974c:	f853 2b04 	ldr.w	r2, [r3], #4
 8009750:	f841 2f04 	str.w	r2, [r1, #4]!
 8009754:	4298      	cmp	r0, r3
 8009756:	d8f9      	bhi.n	800974c <__lshift+0xc8>
 8009758:	e7ea      	b.n	8009730 <__lshift+0xac>
 800975a:	bf00      	nop
 800975c:	0800a797 	.word	0x0800a797
 8009760:	0800a7a8 	.word	0x0800a7a8

08009764 <__mcmp>:
 8009764:	b530      	push	{r4, r5, lr}
 8009766:	6902      	ldr	r2, [r0, #16]
 8009768:	690c      	ldr	r4, [r1, #16]
 800976a:	1b12      	subs	r2, r2, r4
 800976c:	d10e      	bne.n	800978c <__mcmp+0x28>
 800976e:	f100 0314 	add.w	r3, r0, #20
 8009772:	3114      	adds	r1, #20
 8009774:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8009778:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800977c:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8009780:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8009784:	42a5      	cmp	r5, r4
 8009786:	d003      	beq.n	8009790 <__mcmp+0x2c>
 8009788:	d305      	bcc.n	8009796 <__mcmp+0x32>
 800978a:	2201      	movs	r2, #1
 800978c:	4610      	mov	r0, r2
 800978e:	bd30      	pop	{r4, r5, pc}
 8009790:	4283      	cmp	r3, r0
 8009792:	d3f3      	bcc.n	800977c <__mcmp+0x18>
 8009794:	e7fa      	b.n	800978c <__mcmp+0x28>
 8009796:	f04f 32ff 	mov.w	r2, #4294967295
 800979a:	e7f7      	b.n	800978c <__mcmp+0x28>

0800979c <__mdiff>:
 800979c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80097a0:	460c      	mov	r4, r1
 80097a2:	4606      	mov	r6, r0
 80097a4:	4611      	mov	r1, r2
 80097a6:	4620      	mov	r0, r4
 80097a8:	4690      	mov	r8, r2
 80097aa:	f7ff ffdb 	bl	8009764 <__mcmp>
 80097ae:	1e05      	subs	r5, r0, #0
 80097b0:	d110      	bne.n	80097d4 <__mdiff+0x38>
 80097b2:	4629      	mov	r1, r5
 80097b4:	4630      	mov	r0, r6
 80097b6:	f7ff fd53 	bl	8009260 <_Balloc>
 80097ba:	b930      	cbnz	r0, 80097ca <__mdiff+0x2e>
 80097bc:	4b3a      	ldr	r3, [pc, #232]	; (80098a8 <__mdiff+0x10c>)
 80097be:	4602      	mov	r2, r0
 80097c0:	f240 2132 	movw	r1, #562	; 0x232
 80097c4:	4839      	ldr	r0, [pc, #228]	; (80098ac <__mdiff+0x110>)
 80097c6:	f000 f9d5 	bl	8009b74 <__assert_func>
 80097ca:	2301      	movs	r3, #1
 80097cc:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80097d0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80097d4:	bfa4      	itt	ge
 80097d6:	4643      	movge	r3, r8
 80097d8:	46a0      	movge	r8, r4
 80097da:	4630      	mov	r0, r6
 80097dc:	f8d8 1004 	ldr.w	r1, [r8, #4]
 80097e0:	bfa6      	itte	ge
 80097e2:	461c      	movge	r4, r3
 80097e4:	2500      	movge	r5, #0
 80097e6:	2501      	movlt	r5, #1
 80097e8:	f7ff fd3a 	bl	8009260 <_Balloc>
 80097ec:	b920      	cbnz	r0, 80097f8 <__mdiff+0x5c>
 80097ee:	4b2e      	ldr	r3, [pc, #184]	; (80098a8 <__mdiff+0x10c>)
 80097f0:	4602      	mov	r2, r0
 80097f2:	f44f 7110 	mov.w	r1, #576	; 0x240
 80097f6:	e7e5      	b.n	80097c4 <__mdiff+0x28>
 80097f8:	f8d8 7010 	ldr.w	r7, [r8, #16]
 80097fc:	6926      	ldr	r6, [r4, #16]
 80097fe:	60c5      	str	r5, [r0, #12]
 8009800:	f104 0914 	add.w	r9, r4, #20
 8009804:	f108 0514 	add.w	r5, r8, #20
 8009808:	f100 0e14 	add.w	lr, r0, #20
 800980c:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8009810:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8009814:	f108 0210 	add.w	r2, r8, #16
 8009818:	46f2      	mov	sl, lr
 800981a:	2100      	movs	r1, #0
 800981c:	f859 3b04 	ldr.w	r3, [r9], #4
 8009820:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8009824:	fa1f f883 	uxth.w	r8, r3
 8009828:	fa11 f18b 	uxtah	r1, r1, fp
 800982c:	0c1b      	lsrs	r3, r3, #16
 800982e:	eba1 0808 	sub.w	r8, r1, r8
 8009832:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8009836:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800983a:	fa1f f888 	uxth.w	r8, r8
 800983e:	1419      	asrs	r1, r3, #16
 8009840:	454e      	cmp	r6, r9
 8009842:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8009846:	f84a 3b04 	str.w	r3, [sl], #4
 800984a:	d8e7      	bhi.n	800981c <__mdiff+0x80>
 800984c:	1b33      	subs	r3, r6, r4
 800984e:	3b15      	subs	r3, #21
 8009850:	f023 0303 	bic.w	r3, r3, #3
 8009854:	3304      	adds	r3, #4
 8009856:	3415      	adds	r4, #21
 8009858:	42a6      	cmp	r6, r4
 800985a:	bf38      	it	cc
 800985c:	2304      	movcc	r3, #4
 800985e:	441d      	add	r5, r3
 8009860:	4473      	add	r3, lr
 8009862:	469e      	mov	lr, r3
 8009864:	462e      	mov	r6, r5
 8009866:	4566      	cmp	r6, ip
 8009868:	d30e      	bcc.n	8009888 <__mdiff+0xec>
 800986a:	f10c 0203 	add.w	r2, ip, #3
 800986e:	1b52      	subs	r2, r2, r5
 8009870:	f022 0203 	bic.w	r2, r2, #3
 8009874:	3d03      	subs	r5, #3
 8009876:	45ac      	cmp	ip, r5
 8009878:	bf38      	it	cc
 800987a:	2200      	movcc	r2, #0
 800987c:	441a      	add	r2, r3
 800987e:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8009882:	b17b      	cbz	r3, 80098a4 <__mdiff+0x108>
 8009884:	6107      	str	r7, [r0, #16]
 8009886:	e7a3      	b.n	80097d0 <__mdiff+0x34>
 8009888:	f856 8b04 	ldr.w	r8, [r6], #4
 800988c:	fa11 f288 	uxtah	r2, r1, r8
 8009890:	1414      	asrs	r4, r2, #16
 8009892:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8009896:	b292      	uxth	r2, r2
 8009898:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800989c:	f84e 2b04 	str.w	r2, [lr], #4
 80098a0:	1421      	asrs	r1, r4, #16
 80098a2:	e7e0      	b.n	8009866 <__mdiff+0xca>
 80098a4:	3f01      	subs	r7, #1
 80098a6:	e7ea      	b.n	800987e <__mdiff+0xe2>
 80098a8:	0800a797 	.word	0x0800a797
 80098ac:	0800a7a8 	.word	0x0800a7a8

080098b0 <__d2b>:
 80098b0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80098b4:	4689      	mov	r9, r1
 80098b6:	2101      	movs	r1, #1
 80098b8:	ec57 6b10 	vmov	r6, r7, d0
 80098bc:	4690      	mov	r8, r2
 80098be:	f7ff fccf 	bl	8009260 <_Balloc>
 80098c2:	4604      	mov	r4, r0
 80098c4:	b930      	cbnz	r0, 80098d4 <__d2b+0x24>
 80098c6:	4602      	mov	r2, r0
 80098c8:	4b25      	ldr	r3, [pc, #148]	; (8009960 <__d2b+0xb0>)
 80098ca:	4826      	ldr	r0, [pc, #152]	; (8009964 <__d2b+0xb4>)
 80098cc:	f240 310a 	movw	r1, #778	; 0x30a
 80098d0:	f000 f950 	bl	8009b74 <__assert_func>
 80098d4:	f3c7 550a 	ubfx	r5, r7, #20, #11
 80098d8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80098dc:	bb35      	cbnz	r5, 800992c <__d2b+0x7c>
 80098de:	2e00      	cmp	r6, #0
 80098e0:	9301      	str	r3, [sp, #4]
 80098e2:	d028      	beq.n	8009936 <__d2b+0x86>
 80098e4:	4668      	mov	r0, sp
 80098e6:	9600      	str	r6, [sp, #0]
 80098e8:	f7ff fd82 	bl	80093f0 <__lo0bits>
 80098ec:	9900      	ldr	r1, [sp, #0]
 80098ee:	b300      	cbz	r0, 8009932 <__d2b+0x82>
 80098f0:	9a01      	ldr	r2, [sp, #4]
 80098f2:	f1c0 0320 	rsb	r3, r0, #32
 80098f6:	fa02 f303 	lsl.w	r3, r2, r3
 80098fa:	430b      	orrs	r3, r1
 80098fc:	40c2      	lsrs	r2, r0
 80098fe:	6163      	str	r3, [r4, #20]
 8009900:	9201      	str	r2, [sp, #4]
 8009902:	9b01      	ldr	r3, [sp, #4]
 8009904:	61a3      	str	r3, [r4, #24]
 8009906:	2b00      	cmp	r3, #0
 8009908:	bf14      	ite	ne
 800990a:	2202      	movne	r2, #2
 800990c:	2201      	moveq	r2, #1
 800990e:	6122      	str	r2, [r4, #16]
 8009910:	b1d5      	cbz	r5, 8009948 <__d2b+0x98>
 8009912:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8009916:	4405      	add	r5, r0
 8009918:	f8c9 5000 	str.w	r5, [r9]
 800991c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8009920:	f8c8 0000 	str.w	r0, [r8]
 8009924:	4620      	mov	r0, r4
 8009926:	b003      	add	sp, #12
 8009928:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800992c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8009930:	e7d5      	b.n	80098de <__d2b+0x2e>
 8009932:	6161      	str	r1, [r4, #20]
 8009934:	e7e5      	b.n	8009902 <__d2b+0x52>
 8009936:	a801      	add	r0, sp, #4
 8009938:	f7ff fd5a 	bl	80093f0 <__lo0bits>
 800993c:	9b01      	ldr	r3, [sp, #4]
 800993e:	6163      	str	r3, [r4, #20]
 8009940:	2201      	movs	r2, #1
 8009942:	6122      	str	r2, [r4, #16]
 8009944:	3020      	adds	r0, #32
 8009946:	e7e3      	b.n	8009910 <__d2b+0x60>
 8009948:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800994c:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8009950:	f8c9 0000 	str.w	r0, [r9]
 8009954:	6918      	ldr	r0, [r3, #16]
 8009956:	f7ff fd2b 	bl	80093b0 <__hi0bits>
 800995a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800995e:	e7df      	b.n	8009920 <__d2b+0x70>
 8009960:	0800a797 	.word	0x0800a797
 8009964:	0800a7a8 	.word	0x0800a7a8

08009968 <_calloc_r>:
 8009968:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800996a:	fba1 2402 	umull	r2, r4, r1, r2
 800996e:	b94c      	cbnz	r4, 8009984 <_calloc_r+0x1c>
 8009970:	4611      	mov	r1, r2
 8009972:	9201      	str	r2, [sp, #4]
 8009974:	f000 f87a 	bl	8009a6c <_malloc_r>
 8009978:	9a01      	ldr	r2, [sp, #4]
 800997a:	4605      	mov	r5, r0
 800997c:	b930      	cbnz	r0, 800998c <_calloc_r+0x24>
 800997e:	4628      	mov	r0, r5
 8009980:	b003      	add	sp, #12
 8009982:	bd30      	pop	{r4, r5, pc}
 8009984:	220c      	movs	r2, #12
 8009986:	6002      	str	r2, [r0, #0]
 8009988:	2500      	movs	r5, #0
 800998a:	e7f8      	b.n	800997e <_calloc_r+0x16>
 800998c:	4621      	mov	r1, r4
 800998e:	f7fe fa07 	bl	8007da0 <memset>
 8009992:	e7f4      	b.n	800997e <_calloc_r+0x16>

08009994 <_free_r>:
 8009994:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8009996:	2900      	cmp	r1, #0
 8009998:	d044      	beq.n	8009a24 <_free_r+0x90>
 800999a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800999e:	9001      	str	r0, [sp, #4]
 80099a0:	2b00      	cmp	r3, #0
 80099a2:	f1a1 0404 	sub.w	r4, r1, #4
 80099a6:	bfb8      	it	lt
 80099a8:	18e4      	addlt	r4, r4, r3
 80099aa:	f000 f925 	bl	8009bf8 <__malloc_lock>
 80099ae:	4a1e      	ldr	r2, [pc, #120]	; (8009a28 <_free_r+0x94>)
 80099b0:	9801      	ldr	r0, [sp, #4]
 80099b2:	6813      	ldr	r3, [r2, #0]
 80099b4:	b933      	cbnz	r3, 80099c4 <_free_r+0x30>
 80099b6:	6063      	str	r3, [r4, #4]
 80099b8:	6014      	str	r4, [r2, #0]
 80099ba:	b003      	add	sp, #12
 80099bc:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80099c0:	f000 b920 	b.w	8009c04 <__malloc_unlock>
 80099c4:	42a3      	cmp	r3, r4
 80099c6:	d908      	bls.n	80099da <_free_r+0x46>
 80099c8:	6825      	ldr	r5, [r4, #0]
 80099ca:	1961      	adds	r1, r4, r5
 80099cc:	428b      	cmp	r3, r1
 80099ce:	bf01      	itttt	eq
 80099d0:	6819      	ldreq	r1, [r3, #0]
 80099d2:	685b      	ldreq	r3, [r3, #4]
 80099d4:	1949      	addeq	r1, r1, r5
 80099d6:	6021      	streq	r1, [r4, #0]
 80099d8:	e7ed      	b.n	80099b6 <_free_r+0x22>
 80099da:	461a      	mov	r2, r3
 80099dc:	685b      	ldr	r3, [r3, #4]
 80099de:	b10b      	cbz	r3, 80099e4 <_free_r+0x50>
 80099e0:	42a3      	cmp	r3, r4
 80099e2:	d9fa      	bls.n	80099da <_free_r+0x46>
 80099e4:	6811      	ldr	r1, [r2, #0]
 80099e6:	1855      	adds	r5, r2, r1
 80099e8:	42a5      	cmp	r5, r4
 80099ea:	d10b      	bne.n	8009a04 <_free_r+0x70>
 80099ec:	6824      	ldr	r4, [r4, #0]
 80099ee:	4421      	add	r1, r4
 80099f0:	1854      	adds	r4, r2, r1
 80099f2:	42a3      	cmp	r3, r4
 80099f4:	6011      	str	r1, [r2, #0]
 80099f6:	d1e0      	bne.n	80099ba <_free_r+0x26>
 80099f8:	681c      	ldr	r4, [r3, #0]
 80099fa:	685b      	ldr	r3, [r3, #4]
 80099fc:	6053      	str	r3, [r2, #4]
 80099fe:	4421      	add	r1, r4
 8009a00:	6011      	str	r1, [r2, #0]
 8009a02:	e7da      	b.n	80099ba <_free_r+0x26>
 8009a04:	d902      	bls.n	8009a0c <_free_r+0x78>
 8009a06:	230c      	movs	r3, #12
 8009a08:	6003      	str	r3, [r0, #0]
 8009a0a:	e7d6      	b.n	80099ba <_free_r+0x26>
 8009a0c:	6825      	ldr	r5, [r4, #0]
 8009a0e:	1961      	adds	r1, r4, r5
 8009a10:	428b      	cmp	r3, r1
 8009a12:	bf04      	itt	eq
 8009a14:	6819      	ldreq	r1, [r3, #0]
 8009a16:	685b      	ldreq	r3, [r3, #4]
 8009a18:	6063      	str	r3, [r4, #4]
 8009a1a:	bf04      	itt	eq
 8009a1c:	1949      	addeq	r1, r1, r5
 8009a1e:	6021      	streq	r1, [r4, #0]
 8009a20:	6054      	str	r4, [r2, #4]
 8009a22:	e7ca      	b.n	80099ba <_free_r+0x26>
 8009a24:	b003      	add	sp, #12
 8009a26:	bd30      	pop	{r4, r5, pc}
 8009a28:	24000388 	.word	0x24000388

08009a2c <sbrk_aligned>:
 8009a2c:	b570      	push	{r4, r5, r6, lr}
 8009a2e:	4e0e      	ldr	r6, [pc, #56]	; (8009a68 <sbrk_aligned+0x3c>)
 8009a30:	460c      	mov	r4, r1
 8009a32:	6831      	ldr	r1, [r6, #0]
 8009a34:	4605      	mov	r5, r0
 8009a36:	b911      	cbnz	r1, 8009a3e <sbrk_aligned+0x12>
 8009a38:	f000 f88c 	bl	8009b54 <_sbrk_r>
 8009a3c:	6030      	str	r0, [r6, #0]
 8009a3e:	4621      	mov	r1, r4
 8009a40:	4628      	mov	r0, r5
 8009a42:	f000 f887 	bl	8009b54 <_sbrk_r>
 8009a46:	1c43      	adds	r3, r0, #1
 8009a48:	d00a      	beq.n	8009a60 <sbrk_aligned+0x34>
 8009a4a:	1cc4      	adds	r4, r0, #3
 8009a4c:	f024 0403 	bic.w	r4, r4, #3
 8009a50:	42a0      	cmp	r0, r4
 8009a52:	d007      	beq.n	8009a64 <sbrk_aligned+0x38>
 8009a54:	1a21      	subs	r1, r4, r0
 8009a56:	4628      	mov	r0, r5
 8009a58:	f000 f87c 	bl	8009b54 <_sbrk_r>
 8009a5c:	3001      	adds	r0, #1
 8009a5e:	d101      	bne.n	8009a64 <sbrk_aligned+0x38>
 8009a60:	f04f 34ff 	mov.w	r4, #4294967295
 8009a64:	4620      	mov	r0, r4
 8009a66:	bd70      	pop	{r4, r5, r6, pc}
 8009a68:	2400038c 	.word	0x2400038c

08009a6c <_malloc_r>:
 8009a6c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009a70:	1ccd      	adds	r5, r1, #3
 8009a72:	f025 0503 	bic.w	r5, r5, #3
 8009a76:	3508      	adds	r5, #8
 8009a78:	2d0c      	cmp	r5, #12
 8009a7a:	bf38      	it	cc
 8009a7c:	250c      	movcc	r5, #12
 8009a7e:	2d00      	cmp	r5, #0
 8009a80:	4607      	mov	r7, r0
 8009a82:	db01      	blt.n	8009a88 <_malloc_r+0x1c>
 8009a84:	42a9      	cmp	r1, r5
 8009a86:	d905      	bls.n	8009a94 <_malloc_r+0x28>
 8009a88:	230c      	movs	r3, #12
 8009a8a:	603b      	str	r3, [r7, #0]
 8009a8c:	2600      	movs	r6, #0
 8009a8e:	4630      	mov	r0, r6
 8009a90:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009a94:	4e2e      	ldr	r6, [pc, #184]	; (8009b50 <_malloc_r+0xe4>)
 8009a96:	f000 f8af 	bl	8009bf8 <__malloc_lock>
 8009a9a:	6833      	ldr	r3, [r6, #0]
 8009a9c:	461c      	mov	r4, r3
 8009a9e:	bb34      	cbnz	r4, 8009aee <_malloc_r+0x82>
 8009aa0:	4629      	mov	r1, r5
 8009aa2:	4638      	mov	r0, r7
 8009aa4:	f7ff ffc2 	bl	8009a2c <sbrk_aligned>
 8009aa8:	1c43      	adds	r3, r0, #1
 8009aaa:	4604      	mov	r4, r0
 8009aac:	d14d      	bne.n	8009b4a <_malloc_r+0xde>
 8009aae:	6834      	ldr	r4, [r6, #0]
 8009ab0:	4626      	mov	r6, r4
 8009ab2:	2e00      	cmp	r6, #0
 8009ab4:	d140      	bne.n	8009b38 <_malloc_r+0xcc>
 8009ab6:	6823      	ldr	r3, [r4, #0]
 8009ab8:	4631      	mov	r1, r6
 8009aba:	4638      	mov	r0, r7
 8009abc:	eb04 0803 	add.w	r8, r4, r3
 8009ac0:	f000 f848 	bl	8009b54 <_sbrk_r>
 8009ac4:	4580      	cmp	r8, r0
 8009ac6:	d13a      	bne.n	8009b3e <_malloc_r+0xd2>
 8009ac8:	6821      	ldr	r1, [r4, #0]
 8009aca:	3503      	adds	r5, #3
 8009acc:	1a6d      	subs	r5, r5, r1
 8009ace:	f025 0503 	bic.w	r5, r5, #3
 8009ad2:	3508      	adds	r5, #8
 8009ad4:	2d0c      	cmp	r5, #12
 8009ad6:	bf38      	it	cc
 8009ad8:	250c      	movcc	r5, #12
 8009ada:	4629      	mov	r1, r5
 8009adc:	4638      	mov	r0, r7
 8009ade:	f7ff ffa5 	bl	8009a2c <sbrk_aligned>
 8009ae2:	3001      	adds	r0, #1
 8009ae4:	d02b      	beq.n	8009b3e <_malloc_r+0xd2>
 8009ae6:	6823      	ldr	r3, [r4, #0]
 8009ae8:	442b      	add	r3, r5
 8009aea:	6023      	str	r3, [r4, #0]
 8009aec:	e00e      	b.n	8009b0c <_malloc_r+0xa0>
 8009aee:	6822      	ldr	r2, [r4, #0]
 8009af0:	1b52      	subs	r2, r2, r5
 8009af2:	d41e      	bmi.n	8009b32 <_malloc_r+0xc6>
 8009af4:	2a0b      	cmp	r2, #11
 8009af6:	d916      	bls.n	8009b26 <_malloc_r+0xba>
 8009af8:	1961      	adds	r1, r4, r5
 8009afa:	42a3      	cmp	r3, r4
 8009afc:	6025      	str	r5, [r4, #0]
 8009afe:	bf18      	it	ne
 8009b00:	6059      	strne	r1, [r3, #4]
 8009b02:	6863      	ldr	r3, [r4, #4]
 8009b04:	bf08      	it	eq
 8009b06:	6031      	streq	r1, [r6, #0]
 8009b08:	5162      	str	r2, [r4, r5]
 8009b0a:	604b      	str	r3, [r1, #4]
 8009b0c:	4638      	mov	r0, r7
 8009b0e:	f104 060b 	add.w	r6, r4, #11
 8009b12:	f000 f877 	bl	8009c04 <__malloc_unlock>
 8009b16:	f026 0607 	bic.w	r6, r6, #7
 8009b1a:	1d23      	adds	r3, r4, #4
 8009b1c:	1af2      	subs	r2, r6, r3
 8009b1e:	d0b6      	beq.n	8009a8e <_malloc_r+0x22>
 8009b20:	1b9b      	subs	r3, r3, r6
 8009b22:	50a3      	str	r3, [r4, r2]
 8009b24:	e7b3      	b.n	8009a8e <_malloc_r+0x22>
 8009b26:	6862      	ldr	r2, [r4, #4]
 8009b28:	42a3      	cmp	r3, r4
 8009b2a:	bf0c      	ite	eq
 8009b2c:	6032      	streq	r2, [r6, #0]
 8009b2e:	605a      	strne	r2, [r3, #4]
 8009b30:	e7ec      	b.n	8009b0c <_malloc_r+0xa0>
 8009b32:	4623      	mov	r3, r4
 8009b34:	6864      	ldr	r4, [r4, #4]
 8009b36:	e7b2      	b.n	8009a9e <_malloc_r+0x32>
 8009b38:	4634      	mov	r4, r6
 8009b3a:	6876      	ldr	r6, [r6, #4]
 8009b3c:	e7b9      	b.n	8009ab2 <_malloc_r+0x46>
 8009b3e:	230c      	movs	r3, #12
 8009b40:	603b      	str	r3, [r7, #0]
 8009b42:	4638      	mov	r0, r7
 8009b44:	f000 f85e 	bl	8009c04 <__malloc_unlock>
 8009b48:	e7a1      	b.n	8009a8e <_malloc_r+0x22>
 8009b4a:	6025      	str	r5, [r4, #0]
 8009b4c:	e7de      	b.n	8009b0c <_malloc_r+0xa0>
 8009b4e:	bf00      	nop
 8009b50:	24000388 	.word	0x24000388

08009b54 <_sbrk_r>:
 8009b54:	b538      	push	{r3, r4, r5, lr}
 8009b56:	4d06      	ldr	r5, [pc, #24]	; (8009b70 <_sbrk_r+0x1c>)
 8009b58:	2300      	movs	r3, #0
 8009b5a:	4604      	mov	r4, r0
 8009b5c:	4608      	mov	r0, r1
 8009b5e:	602b      	str	r3, [r5, #0]
 8009b60:	f7f7 f960 	bl	8000e24 <_sbrk>
 8009b64:	1c43      	adds	r3, r0, #1
 8009b66:	d102      	bne.n	8009b6e <_sbrk_r+0x1a>
 8009b68:	682b      	ldr	r3, [r5, #0]
 8009b6a:	b103      	cbz	r3, 8009b6e <_sbrk_r+0x1a>
 8009b6c:	6023      	str	r3, [r4, #0]
 8009b6e:	bd38      	pop	{r3, r4, r5, pc}
 8009b70:	24000390 	.word	0x24000390

08009b74 <__assert_func>:
 8009b74:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8009b76:	4614      	mov	r4, r2
 8009b78:	461a      	mov	r2, r3
 8009b7a:	4b09      	ldr	r3, [pc, #36]	; (8009ba0 <__assert_func+0x2c>)
 8009b7c:	681b      	ldr	r3, [r3, #0]
 8009b7e:	4605      	mov	r5, r0
 8009b80:	68d8      	ldr	r0, [r3, #12]
 8009b82:	b14c      	cbz	r4, 8009b98 <__assert_func+0x24>
 8009b84:	4b07      	ldr	r3, [pc, #28]	; (8009ba4 <__assert_func+0x30>)
 8009b86:	9100      	str	r1, [sp, #0]
 8009b88:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8009b8c:	4906      	ldr	r1, [pc, #24]	; (8009ba8 <__assert_func+0x34>)
 8009b8e:	462b      	mov	r3, r5
 8009b90:	f000 f80e 	bl	8009bb0 <fiprintf>
 8009b94:	f000 fa64 	bl	800a060 <abort>
 8009b98:	4b04      	ldr	r3, [pc, #16]	; (8009bac <__assert_func+0x38>)
 8009b9a:	461c      	mov	r4, r3
 8009b9c:	e7f3      	b.n	8009b86 <__assert_func+0x12>
 8009b9e:	bf00      	nop
 8009ba0:	24000010 	.word	0x24000010
 8009ba4:	0800a904 	.word	0x0800a904
 8009ba8:	0800a911 	.word	0x0800a911
 8009bac:	0800a93f 	.word	0x0800a93f

08009bb0 <fiprintf>:
 8009bb0:	b40e      	push	{r1, r2, r3}
 8009bb2:	b503      	push	{r0, r1, lr}
 8009bb4:	4601      	mov	r1, r0
 8009bb6:	ab03      	add	r3, sp, #12
 8009bb8:	4805      	ldr	r0, [pc, #20]	; (8009bd0 <fiprintf+0x20>)
 8009bba:	f853 2b04 	ldr.w	r2, [r3], #4
 8009bbe:	6800      	ldr	r0, [r0, #0]
 8009bc0:	9301      	str	r3, [sp, #4]
 8009bc2:	f000 f84f 	bl	8009c64 <_vfiprintf_r>
 8009bc6:	b002      	add	sp, #8
 8009bc8:	f85d eb04 	ldr.w	lr, [sp], #4
 8009bcc:	b003      	add	sp, #12
 8009bce:	4770      	bx	lr
 8009bd0:	24000010 	.word	0x24000010

08009bd4 <__ascii_mbtowc>:
 8009bd4:	b082      	sub	sp, #8
 8009bd6:	b901      	cbnz	r1, 8009bda <__ascii_mbtowc+0x6>
 8009bd8:	a901      	add	r1, sp, #4
 8009bda:	b142      	cbz	r2, 8009bee <__ascii_mbtowc+0x1a>
 8009bdc:	b14b      	cbz	r3, 8009bf2 <__ascii_mbtowc+0x1e>
 8009bde:	7813      	ldrb	r3, [r2, #0]
 8009be0:	600b      	str	r3, [r1, #0]
 8009be2:	7812      	ldrb	r2, [r2, #0]
 8009be4:	1e10      	subs	r0, r2, #0
 8009be6:	bf18      	it	ne
 8009be8:	2001      	movne	r0, #1
 8009bea:	b002      	add	sp, #8
 8009bec:	4770      	bx	lr
 8009bee:	4610      	mov	r0, r2
 8009bf0:	e7fb      	b.n	8009bea <__ascii_mbtowc+0x16>
 8009bf2:	f06f 0001 	mvn.w	r0, #1
 8009bf6:	e7f8      	b.n	8009bea <__ascii_mbtowc+0x16>

08009bf8 <__malloc_lock>:
 8009bf8:	4801      	ldr	r0, [pc, #4]	; (8009c00 <__malloc_lock+0x8>)
 8009bfa:	f000 bbf1 	b.w	800a3e0 <__retarget_lock_acquire_recursive>
 8009bfe:	bf00      	nop
 8009c00:	24000394 	.word	0x24000394

08009c04 <__malloc_unlock>:
 8009c04:	4801      	ldr	r0, [pc, #4]	; (8009c0c <__malloc_unlock+0x8>)
 8009c06:	f000 bbec 	b.w	800a3e2 <__retarget_lock_release_recursive>
 8009c0a:	bf00      	nop
 8009c0c:	24000394 	.word	0x24000394

08009c10 <__sfputc_r>:
 8009c10:	6893      	ldr	r3, [r2, #8]
 8009c12:	3b01      	subs	r3, #1
 8009c14:	2b00      	cmp	r3, #0
 8009c16:	b410      	push	{r4}
 8009c18:	6093      	str	r3, [r2, #8]
 8009c1a:	da08      	bge.n	8009c2e <__sfputc_r+0x1e>
 8009c1c:	6994      	ldr	r4, [r2, #24]
 8009c1e:	42a3      	cmp	r3, r4
 8009c20:	db01      	blt.n	8009c26 <__sfputc_r+0x16>
 8009c22:	290a      	cmp	r1, #10
 8009c24:	d103      	bne.n	8009c2e <__sfputc_r+0x1e>
 8009c26:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009c2a:	f000 b94b 	b.w	8009ec4 <__swbuf_r>
 8009c2e:	6813      	ldr	r3, [r2, #0]
 8009c30:	1c58      	adds	r0, r3, #1
 8009c32:	6010      	str	r0, [r2, #0]
 8009c34:	7019      	strb	r1, [r3, #0]
 8009c36:	4608      	mov	r0, r1
 8009c38:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009c3c:	4770      	bx	lr

08009c3e <__sfputs_r>:
 8009c3e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009c40:	4606      	mov	r6, r0
 8009c42:	460f      	mov	r7, r1
 8009c44:	4614      	mov	r4, r2
 8009c46:	18d5      	adds	r5, r2, r3
 8009c48:	42ac      	cmp	r4, r5
 8009c4a:	d101      	bne.n	8009c50 <__sfputs_r+0x12>
 8009c4c:	2000      	movs	r0, #0
 8009c4e:	e007      	b.n	8009c60 <__sfputs_r+0x22>
 8009c50:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009c54:	463a      	mov	r2, r7
 8009c56:	4630      	mov	r0, r6
 8009c58:	f7ff ffda 	bl	8009c10 <__sfputc_r>
 8009c5c:	1c43      	adds	r3, r0, #1
 8009c5e:	d1f3      	bne.n	8009c48 <__sfputs_r+0xa>
 8009c60:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08009c64 <_vfiprintf_r>:
 8009c64:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009c68:	460d      	mov	r5, r1
 8009c6a:	b09d      	sub	sp, #116	; 0x74
 8009c6c:	4614      	mov	r4, r2
 8009c6e:	4698      	mov	r8, r3
 8009c70:	4606      	mov	r6, r0
 8009c72:	b118      	cbz	r0, 8009c7c <_vfiprintf_r+0x18>
 8009c74:	6983      	ldr	r3, [r0, #24]
 8009c76:	b90b      	cbnz	r3, 8009c7c <_vfiprintf_r+0x18>
 8009c78:	f000 fb14 	bl	800a2a4 <__sinit>
 8009c7c:	4b89      	ldr	r3, [pc, #548]	; (8009ea4 <_vfiprintf_r+0x240>)
 8009c7e:	429d      	cmp	r5, r3
 8009c80:	d11b      	bne.n	8009cba <_vfiprintf_r+0x56>
 8009c82:	6875      	ldr	r5, [r6, #4]
 8009c84:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009c86:	07d9      	lsls	r1, r3, #31
 8009c88:	d405      	bmi.n	8009c96 <_vfiprintf_r+0x32>
 8009c8a:	89ab      	ldrh	r3, [r5, #12]
 8009c8c:	059a      	lsls	r2, r3, #22
 8009c8e:	d402      	bmi.n	8009c96 <_vfiprintf_r+0x32>
 8009c90:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009c92:	f000 fba5 	bl	800a3e0 <__retarget_lock_acquire_recursive>
 8009c96:	89ab      	ldrh	r3, [r5, #12]
 8009c98:	071b      	lsls	r3, r3, #28
 8009c9a:	d501      	bpl.n	8009ca0 <_vfiprintf_r+0x3c>
 8009c9c:	692b      	ldr	r3, [r5, #16]
 8009c9e:	b9eb      	cbnz	r3, 8009cdc <_vfiprintf_r+0x78>
 8009ca0:	4629      	mov	r1, r5
 8009ca2:	4630      	mov	r0, r6
 8009ca4:	f000 f96e 	bl	8009f84 <__swsetup_r>
 8009ca8:	b1c0      	cbz	r0, 8009cdc <_vfiprintf_r+0x78>
 8009caa:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009cac:	07dc      	lsls	r4, r3, #31
 8009cae:	d50e      	bpl.n	8009cce <_vfiprintf_r+0x6a>
 8009cb0:	f04f 30ff 	mov.w	r0, #4294967295
 8009cb4:	b01d      	add	sp, #116	; 0x74
 8009cb6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009cba:	4b7b      	ldr	r3, [pc, #492]	; (8009ea8 <_vfiprintf_r+0x244>)
 8009cbc:	429d      	cmp	r5, r3
 8009cbe:	d101      	bne.n	8009cc4 <_vfiprintf_r+0x60>
 8009cc0:	68b5      	ldr	r5, [r6, #8]
 8009cc2:	e7df      	b.n	8009c84 <_vfiprintf_r+0x20>
 8009cc4:	4b79      	ldr	r3, [pc, #484]	; (8009eac <_vfiprintf_r+0x248>)
 8009cc6:	429d      	cmp	r5, r3
 8009cc8:	bf08      	it	eq
 8009cca:	68f5      	ldreq	r5, [r6, #12]
 8009ccc:	e7da      	b.n	8009c84 <_vfiprintf_r+0x20>
 8009cce:	89ab      	ldrh	r3, [r5, #12]
 8009cd0:	0598      	lsls	r0, r3, #22
 8009cd2:	d4ed      	bmi.n	8009cb0 <_vfiprintf_r+0x4c>
 8009cd4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009cd6:	f000 fb84 	bl	800a3e2 <__retarget_lock_release_recursive>
 8009cda:	e7e9      	b.n	8009cb0 <_vfiprintf_r+0x4c>
 8009cdc:	2300      	movs	r3, #0
 8009cde:	9309      	str	r3, [sp, #36]	; 0x24
 8009ce0:	2320      	movs	r3, #32
 8009ce2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009ce6:	f8cd 800c 	str.w	r8, [sp, #12]
 8009cea:	2330      	movs	r3, #48	; 0x30
 8009cec:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8009eb0 <_vfiprintf_r+0x24c>
 8009cf0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009cf4:	f04f 0901 	mov.w	r9, #1
 8009cf8:	4623      	mov	r3, r4
 8009cfa:	469a      	mov	sl, r3
 8009cfc:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009d00:	b10a      	cbz	r2, 8009d06 <_vfiprintf_r+0xa2>
 8009d02:	2a25      	cmp	r2, #37	; 0x25
 8009d04:	d1f9      	bne.n	8009cfa <_vfiprintf_r+0x96>
 8009d06:	ebba 0b04 	subs.w	fp, sl, r4
 8009d0a:	d00b      	beq.n	8009d24 <_vfiprintf_r+0xc0>
 8009d0c:	465b      	mov	r3, fp
 8009d0e:	4622      	mov	r2, r4
 8009d10:	4629      	mov	r1, r5
 8009d12:	4630      	mov	r0, r6
 8009d14:	f7ff ff93 	bl	8009c3e <__sfputs_r>
 8009d18:	3001      	adds	r0, #1
 8009d1a:	f000 80aa 	beq.w	8009e72 <_vfiprintf_r+0x20e>
 8009d1e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009d20:	445a      	add	r2, fp
 8009d22:	9209      	str	r2, [sp, #36]	; 0x24
 8009d24:	f89a 3000 	ldrb.w	r3, [sl]
 8009d28:	2b00      	cmp	r3, #0
 8009d2a:	f000 80a2 	beq.w	8009e72 <_vfiprintf_r+0x20e>
 8009d2e:	2300      	movs	r3, #0
 8009d30:	f04f 32ff 	mov.w	r2, #4294967295
 8009d34:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009d38:	f10a 0a01 	add.w	sl, sl, #1
 8009d3c:	9304      	str	r3, [sp, #16]
 8009d3e:	9307      	str	r3, [sp, #28]
 8009d40:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009d44:	931a      	str	r3, [sp, #104]	; 0x68
 8009d46:	4654      	mov	r4, sl
 8009d48:	2205      	movs	r2, #5
 8009d4a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009d4e:	4858      	ldr	r0, [pc, #352]	; (8009eb0 <_vfiprintf_r+0x24c>)
 8009d50:	f7f6 fad6 	bl	8000300 <memchr>
 8009d54:	9a04      	ldr	r2, [sp, #16]
 8009d56:	b9d8      	cbnz	r0, 8009d90 <_vfiprintf_r+0x12c>
 8009d58:	06d1      	lsls	r1, r2, #27
 8009d5a:	bf44      	itt	mi
 8009d5c:	2320      	movmi	r3, #32
 8009d5e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009d62:	0713      	lsls	r3, r2, #28
 8009d64:	bf44      	itt	mi
 8009d66:	232b      	movmi	r3, #43	; 0x2b
 8009d68:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009d6c:	f89a 3000 	ldrb.w	r3, [sl]
 8009d70:	2b2a      	cmp	r3, #42	; 0x2a
 8009d72:	d015      	beq.n	8009da0 <_vfiprintf_r+0x13c>
 8009d74:	9a07      	ldr	r2, [sp, #28]
 8009d76:	4654      	mov	r4, sl
 8009d78:	2000      	movs	r0, #0
 8009d7a:	f04f 0c0a 	mov.w	ip, #10
 8009d7e:	4621      	mov	r1, r4
 8009d80:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009d84:	3b30      	subs	r3, #48	; 0x30
 8009d86:	2b09      	cmp	r3, #9
 8009d88:	d94e      	bls.n	8009e28 <_vfiprintf_r+0x1c4>
 8009d8a:	b1b0      	cbz	r0, 8009dba <_vfiprintf_r+0x156>
 8009d8c:	9207      	str	r2, [sp, #28]
 8009d8e:	e014      	b.n	8009dba <_vfiprintf_r+0x156>
 8009d90:	eba0 0308 	sub.w	r3, r0, r8
 8009d94:	fa09 f303 	lsl.w	r3, r9, r3
 8009d98:	4313      	orrs	r3, r2
 8009d9a:	9304      	str	r3, [sp, #16]
 8009d9c:	46a2      	mov	sl, r4
 8009d9e:	e7d2      	b.n	8009d46 <_vfiprintf_r+0xe2>
 8009da0:	9b03      	ldr	r3, [sp, #12]
 8009da2:	1d19      	adds	r1, r3, #4
 8009da4:	681b      	ldr	r3, [r3, #0]
 8009da6:	9103      	str	r1, [sp, #12]
 8009da8:	2b00      	cmp	r3, #0
 8009daa:	bfbb      	ittet	lt
 8009dac:	425b      	neglt	r3, r3
 8009dae:	f042 0202 	orrlt.w	r2, r2, #2
 8009db2:	9307      	strge	r3, [sp, #28]
 8009db4:	9307      	strlt	r3, [sp, #28]
 8009db6:	bfb8      	it	lt
 8009db8:	9204      	strlt	r2, [sp, #16]
 8009dba:	7823      	ldrb	r3, [r4, #0]
 8009dbc:	2b2e      	cmp	r3, #46	; 0x2e
 8009dbe:	d10c      	bne.n	8009dda <_vfiprintf_r+0x176>
 8009dc0:	7863      	ldrb	r3, [r4, #1]
 8009dc2:	2b2a      	cmp	r3, #42	; 0x2a
 8009dc4:	d135      	bne.n	8009e32 <_vfiprintf_r+0x1ce>
 8009dc6:	9b03      	ldr	r3, [sp, #12]
 8009dc8:	1d1a      	adds	r2, r3, #4
 8009dca:	681b      	ldr	r3, [r3, #0]
 8009dcc:	9203      	str	r2, [sp, #12]
 8009dce:	2b00      	cmp	r3, #0
 8009dd0:	bfb8      	it	lt
 8009dd2:	f04f 33ff 	movlt.w	r3, #4294967295
 8009dd6:	3402      	adds	r4, #2
 8009dd8:	9305      	str	r3, [sp, #20]
 8009dda:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8009ec0 <_vfiprintf_r+0x25c>
 8009dde:	7821      	ldrb	r1, [r4, #0]
 8009de0:	2203      	movs	r2, #3
 8009de2:	4650      	mov	r0, sl
 8009de4:	f7f6 fa8c 	bl	8000300 <memchr>
 8009de8:	b140      	cbz	r0, 8009dfc <_vfiprintf_r+0x198>
 8009dea:	2340      	movs	r3, #64	; 0x40
 8009dec:	eba0 000a 	sub.w	r0, r0, sl
 8009df0:	fa03 f000 	lsl.w	r0, r3, r0
 8009df4:	9b04      	ldr	r3, [sp, #16]
 8009df6:	4303      	orrs	r3, r0
 8009df8:	3401      	adds	r4, #1
 8009dfa:	9304      	str	r3, [sp, #16]
 8009dfc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009e00:	482c      	ldr	r0, [pc, #176]	; (8009eb4 <_vfiprintf_r+0x250>)
 8009e02:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009e06:	2206      	movs	r2, #6
 8009e08:	f7f6 fa7a 	bl	8000300 <memchr>
 8009e0c:	2800      	cmp	r0, #0
 8009e0e:	d03f      	beq.n	8009e90 <_vfiprintf_r+0x22c>
 8009e10:	4b29      	ldr	r3, [pc, #164]	; (8009eb8 <_vfiprintf_r+0x254>)
 8009e12:	bb1b      	cbnz	r3, 8009e5c <_vfiprintf_r+0x1f8>
 8009e14:	9b03      	ldr	r3, [sp, #12]
 8009e16:	3307      	adds	r3, #7
 8009e18:	f023 0307 	bic.w	r3, r3, #7
 8009e1c:	3308      	adds	r3, #8
 8009e1e:	9303      	str	r3, [sp, #12]
 8009e20:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009e22:	443b      	add	r3, r7
 8009e24:	9309      	str	r3, [sp, #36]	; 0x24
 8009e26:	e767      	b.n	8009cf8 <_vfiprintf_r+0x94>
 8009e28:	fb0c 3202 	mla	r2, ip, r2, r3
 8009e2c:	460c      	mov	r4, r1
 8009e2e:	2001      	movs	r0, #1
 8009e30:	e7a5      	b.n	8009d7e <_vfiprintf_r+0x11a>
 8009e32:	2300      	movs	r3, #0
 8009e34:	3401      	adds	r4, #1
 8009e36:	9305      	str	r3, [sp, #20]
 8009e38:	4619      	mov	r1, r3
 8009e3a:	f04f 0c0a 	mov.w	ip, #10
 8009e3e:	4620      	mov	r0, r4
 8009e40:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009e44:	3a30      	subs	r2, #48	; 0x30
 8009e46:	2a09      	cmp	r2, #9
 8009e48:	d903      	bls.n	8009e52 <_vfiprintf_r+0x1ee>
 8009e4a:	2b00      	cmp	r3, #0
 8009e4c:	d0c5      	beq.n	8009dda <_vfiprintf_r+0x176>
 8009e4e:	9105      	str	r1, [sp, #20]
 8009e50:	e7c3      	b.n	8009dda <_vfiprintf_r+0x176>
 8009e52:	fb0c 2101 	mla	r1, ip, r1, r2
 8009e56:	4604      	mov	r4, r0
 8009e58:	2301      	movs	r3, #1
 8009e5a:	e7f0      	b.n	8009e3e <_vfiprintf_r+0x1da>
 8009e5c:	ab03      	add	r3, sp, #12
 8009e5e:	9300      	str	r3, [sp, #0]
 8009e60:	462a      	mov	r2, r5
 8009e62:	4b16      	ldr	r3, [pc, #88]	; (8009ebc <_vfiprintf_r+0x258>)
 8009e64:	a904      	add	r1, sp, #16
 8009e66:	4630      	mov	r0, r6
 8009e68:	f7fe f832 	bl	8007ed0 <_printf_float>
 8009e6c:	4607      	mov	r7, r0
 8009e6e:	1c78      	adds	r0, r7, #1
 8009e70:	d1d6      	bne.n	8009e20 <_vfiprintf_r+0x1bc>
 8009e72:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009e74:	07d9      	lsls	r1, r3, #31
 8009e76:	d405      	bmi.n	8009e84 <_vfiprintf_r+0x220>
 8009e78:	89ab      	ldrh	r3, [r5, #12]
 8009e7a:	059a      	lsls	r2, r3, #22
 8009e7c:	d402      	bmi.n	8009e84 <_vfiprintf_r+0x220>
 8009e7e:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009e80:	f000 faaf 	bl	800a3e2 <__retarget_lock_release_recursive>
 8009e84:	89ab      	ldrh	r3, [r5, #12]
 8009e86:	065b      	lsls	r3, r3, #25
 8009e88:	f53f af12 	bmi.w	8009cb0 <_vfiprintf_r+0x4c>
 8009e8c:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009e8e:	e711      	b.n	8009cb4 <_vfiprintf_r+0x50>
 8009e90:	ab03      	add	r3, sp, #12
 8009e92:	9300      	str	r3, [sp, #0]
 8009e94:	462a      	mov	r2, r5
 8009e96:	4b09      	ldr	r3, [pc, #36]	; (8009ebc <_vfiprintf_r+0x258>)
 8009e98:	a904      	add	r1, sp, #16
 8009e9a:	4630      	mov	r0, r6
 8009e9c:	f7fe faa4 	bl	80083e8 <_printf_i>
 8009ea0:	e7e4      	b.n	8009e6c <_vfiprintf_r+0x208>
 8009ea2:	bf00      	nop
 8009ea4:	0800aa7c 	.word	0x0800aa7c
 8009ea8:	0800aa9c 	.word	0x0800aa9c
 8009eac:	0800aa5c 	.word	0x0800aa5c
 8009eb0:	0800a94a 	.word	0x0800a94a
 8009eb4:	0800a954 	.word	0x0800a954
 8009eb8:	08007ed1 	.word	0x08007ed1
 8009ebc:	08009c3f 	.word	0x08009c3f
 8009ec0:	0800a950 	.word	0x0800a950

08009ec4 <__swbuf_r>:
 8009ec4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009ec6:	460e      	mov	r6, r1
 8009ec8:	4614      	mov	r4, r2
 8009eca:	4605      	mov	r5, r0
 8009ecc:	b118      	cbz	r0, 8009ed6 <__swbuf_r+0x12>
 8009ece:	6983      	ldr	r3, [r0, #24]
 8009ed0:	b90b      	cbnz	r3, 8009ed6 <__swbuf_r+0x12>
 8009ed2:	f000 f9e7 	bl	800a2a4 <__sinit>
 8009ed6:	4b21      	ldr	r3, [pc, #132]	; (8009f5c <__swbuf_r+0x98>)
 8009ed8:	429c      	cmp	r4, r3
 8009eda:	d12b      	bne.n	8009f34 <__swbuf_r+0x70>
 8009edc:	686c      	ldr	r4, [r5, #4]
 8009ede:	69a3      	ldr	r3, [r4, #24]
 8009ee0:	60a3      	str	r3, [r4, #8]
 8009ee2:	89a3      	ldrh	r3, [r4, #12]
 8009ee4:	071a      	lsls	r2, r3, #28
 8009ee6:	d52f      	bpl.n	8009f48 <__swbuf_r+0x84>
 8009ee8:	6923      	ldr	r3, [r4, #16]
 8009eea:	b36b      	cbz	r3, 8009f48 <__swbuf_r+0x84>
 8009eec:	6923      	ldr	r3, [r4, #16]
 8009eee:	6820      	ldr	r0, [r4, #0]
 8009ef0:	1ac0      	subs	r0, r0, r3
 8009ef2:	6963      	ldr	r3, [r4, #20]
 8009ef4:	b2f6      	uxtb	r6, r6
 8009ef6:	4283      	cmp	r3, r0
 8009ef8:	4637      	mov	r7, r6
 8009efa:	dc04      	bgt.n	8009f06 <__swbuf_r+0x42>
 8009efc:	4621      	mov	r1, r4
 8009efe:	4628      	mov	r0, r5
 8009f00:	f000 f93c 	bl	800a17c <_fflush_r>
 8009f04:	bb30      	cbnz	r0, 8009f54 <__swbuf_r+0x90>
 8009f06:	68a3      	ldr	r3, [r4, #8]
 8009f08:	3b01      	subs	r3, #1
 8009f0a:	60a3      	str	r3, [r4, #8]
 8009f0c:	6823      	ldr	r3, [r4, #0]
 8009f0e:	1c5a      	adds	r2, r3, #1
 8009f10:	6022      	str	r2, [r4, #0]
 8009f12:	701e      	strb	r6, [r3, #0]
 8009f14:	6963      	ldr	r3, [r4, #20]
 8009f16:	3001      	adds	r0, #1
 8009f18:	4283      	cmp	r3, r0
 8009f1a:	d004      	beq.n	8009f26 <__swbuf_r+0x62>
 8009f1c:	89a3      	ldrh	r3, [r4, #12]
 8009f1e:	07db      	lsls	r3, r3, #31
 8009f20:	d506      	bpl.n	8009f30 <__swbuf_r+0x6c>
 8009f22:	2e0a      	cmp	r6, #10
 8009f24:	d104      	bne.n	8009f30 <__swbuf_r+0x6c>
 8009f26:	4621      	mov	r1, r4
 8009f28:	4628      	mov	r0, r5
 8009f2a:	f000 f927 	bl	800a17c <_fflush_r>
 8009f2e:	b988      	cbnz	r0, 8009f54 <__swbuf_r+0x90>
 8009f30:	4638      	mov	r0, r7
 8009f32:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009f34:	4b0a      	ldr	r3, [pc, #40]	; (8009f60 <__swbuf_r+0x9c>)
 8009f36:	429c      	cmp	r4, r3
 8009f38:	d101      	bne.n	8009f3e <__swbuf_r+0x7a>
 8009f3a:	68ac      	ldr	r4, [r5, #8]
 8009f3c:	e7cf      	b.n	8009ede <__swbuf_r+0x1a>
 8009f3e:	4b09      	ldr	r3, [pc, #36]	; (8009f64 <__swbuf_r+0xa0>)
 8009f40:	429c      	cmp	r4, r3
 8009f42:	bf08      	it	eq
 8009f44:	68ec      	ldreq	r4, [r5, #12]
 8009f46:	e7ca      	b.n	8009ede <__swbuf_r+0x1a>
 8009f48:	4621      	mov	r1, r4
 8009f4a:	4628      	mov	r0, r5
 8009f4c:	f000 f81a 	bl	8009f84 <__swsetup_r>
 8009f50:	2800      	cmp	r0, #0
 8009f52:	d0cb      	beq.n	8009eec <__swbuf_r+0x28>
 8009f54:	f04f 37ff 	mov.w	r7, #4294967295
 8009f58:	e7ea      	b.n	8009f30 <__swbuf_r+0x6c>
 8009f5a:	bf00      	nop
 8009f5c:	0800aa7c 	.word	0x0800aa7c
 8009f60:	0800aa9c 	.word	0x0800aa9c
 8009f64:	0800aa5c 	.word	0x0800aa5c

08009f68 <__ascii_wctomb>:
 8009f68:	b149      	cbz	r1, 8009f7e <__ascii_wctomb+0x16>
 8009f6a:	2aff      	cmp	r2, #255	; 0xff
 8009f6c:	bf85      	ittet	hi
 8009f6e:	238a      	movhi	r3, #138	; 0x8a
 8009f70:	6003      	strhi	r3, [r0, #0]
 8009f72:	700a      	strbls	r2, [r1, #0]
 8009f74:	f04f 30ff 	movhi.w	r0, #4294967295
 8009f78:	bf98      	it	ls
 8009f7a:	2001      	movls	r0, #1
 8009f7c:	4770      	bx	lr
 8009f7e:	4608      	mov	r0, r1
 8009f80:	4770      	bx	lr
	...

08009f84 <__swsetup_r>:
 8009f84:	4b32      	ldr	r3, [pc, #200]	; (800a050 <__swsetup_r+0xcc>)
 8009f86:	b570      	push	{r4, r5, r6, lr}
 8009f88:	681d      	ldr	r5, [r3, #0]
 8009f8a:	4606      	mov	r6, r0
 8009f8c:	460c      	mov	r4, r1
 8009f8e:	b125      	cbz	r5, 8009f9a <__swsetup_r+0x16>
 8009f90:	69ab      	ldr	r3, [r5, #24]
 8009f92:	b913      	cbnz	r3, 8009f9a <__swsetup_r+0x16>
 8009f94:	4628      	mov	r0, r5
 8009f96:	f000 f985 	bl	800a2a4 <__sinit>
 8009f9a:	4b2e      	ldr	r3, [pc, #184]	; (800a054 <__swsetup_r+0xd0>)
 8009f9c:	429c      	cmp	r4, r3
 8009f9e:	d10f      	bne.n	8009fc0 <__swsetup_r+0x3c>
 8009fa0:	686c      	ldr	r4, [r5, #4]
 8009fa2:	89a3      	ldrh	r3, [r4, #12]
 8009fa4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009fa8:	0719      	lsls	r1, r3, #28
 8009faa:	d42c      	bmi.n	800a006 <__swsetup_r+0x82>
 8009fac:	06dd      	lsls	r5, r3, #27
 8009fae:	d411      	bmi.n	8009fd4 <__swsetup_r+0x50>
 8009fb0:	2309      	movs	r3, #9
 8009fb2:	6033      	str	r3, [r6, #0]
 8009fb4:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8009fb8:	81a3      	strh	r3, [r4, #12]
 8009fba:	f04f 30ff 	mov.w	r0, #4294967295
 8009fbe:	e03e      	b.n	800a03e <__swsetup_r+0xba>
 8009fc0:	4b25      	ldr	r3, [pc, #148]	; (800a058 <__swsetup_r+0xd4>)
 8009fc2:	429c      	cmp	r4, r3
 8009fc4:	d101      	bne.n	8009fca <__swsetup_r+0x46>
 8009fc6:	68ac      	ldr	r4, [r5, #8]
 8009fc8:	e7eb      	b.n	8009fa2 <__swsetup_r+0x1e>
 8009fca:	4b24      	ldr	r3, [pc, #144]	; (800a05c <__swsetup_r+0xd8>)
 8009fcc:	429c      	cmp	r4, r3
 8009fce:	bf08      	it	eq
 8009fd0:	68ec      	ldreq	r4, [r5, #12]
 8009fd2:	e7e6      	b.n	8009fa2 <__swsetup_r+0x1e>
 8009fd4:	0758      	lsls	r0, r3, #29
 8009fd6:	d512      	bpl.n	8009ffe <__swsetup_r+0x7a>
 8009fd8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009fda:	b141      	cbz	r1, 8009fee <__swsetup_r+0x6a>
 8009fdc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009fe0:	4299      	cmp	r1, r3
 8009fe2:	d002      	beq.n	8009fea <__swsetup_r+0x66>
 8009fe4:	4630      	mov	r0, r6
 8009fe6:	f7ff fcd5 	bl	8009994 <_free_r>
 8009fea:	2300      	movs	r3, #0
 8009fec:	6363      	str	r3, [r4, #52]	; 0x34
 8009fee:	89a3      	ldrh	r3, [r4, #12]
 8009ff0:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8009ff4:	81a3      	strh	r3, [r4, #12]
 8009ff6:	2300      	movs	r3, #0
 8009ff8:	6063      	str	r3, [r4, #4]
 8009ffa:	6923      	ldr	r3, [r4, #16]
 8009ffc:	6023      	str	r3, [r4, #0]
 8009ffe:	89a3      	ldrh	r3, [r4, #12]
 800a000:	f043 0308 	orr.w	r3, r3, #8
 800a004:	81a3      	strh	r3, [r4, #12]
 800a006:	6923      	ldr	r3, [r4, #16]
 800a008:	b94b      	cbnz	r3, 800a01e <__swsetup_r+0x9a>
 800a00a:	89a3      	ldrh	r3, [r4, #12]
 800a00c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800a010:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a014:	d003      	beq.n	800a01e <__swsetup_r+0x9a>
 800a016:	4621      	mov	r1, r4
 800a018:	4630      	mov	r0, r6
 800a01a:	f000 fa09 	bl	800a430 <__smakebuf_r>
 800a01e:	89a0      	ldrh	r0, [r4, #12]
 800a020:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800a024:	f010 0301 	ands.w	r3, r0, #1
 800a028:	d00a      	beq.n	800a040 <__swsetup_r+0xbc>
 800a02a:	2300      	movs	r3, #0
 800a02c:	60a3      	str	r3, [r4, #8]
 800a02e:	6963      	ldr	r3, [r4, #20]
 800a030:	425b      	negs	r3, r3
 800a032:	61a3      	str	r3, [r4, #24]
 800a034:	6923      	ldr	r3, [r4, #16]
 800a036:	b943      	cbnz	r3, 800a04a <__swsetup_r+0xc6>
 800a038:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800a03c:	d1ba      	bne.n	8009fb4 <__swsetup_r+0x30>
 800a03e:	bd70      	pop	{r4, r5, r6, pc}
 800a040:	0781      	lsls	r1, r0, #30
 800a042:	bf58      	it	pl
 800a044:	6963      	ldrpl	r3, [r4, #20]
 800a046:	60a3      	str	r3, [r4, #8]
 800a048:	e7f4      	b.n	800a034 <__swsetup_r+0xb0>
 800a04a:	2000      	movs	r0, #0
 800a04c:	e7f7      	b.n	800a03e <__swsetup_r+0xba>
 800a04e:	bf00      	nop
 800a050:	24000010 	.word	0x24000010
 800a054:	0800aa7c 	.word	0x0800aa7c
 800a058:	0800aa9c 	.word	0x0800aa9c
 800a05c:	0800aa5c 	.word	0x0800aa5c

0800a060 <abort>:
 800a060:	b508      	push	{r3, lr}
 800a062:	2006      	movs	r0, #6
 800a064:	f000 fa4c 	bl	800a500 <raise>
 800a068:	2001      	movs	r0, #1
 800a06a:	f7f6 fe63 	bl	8000d34 <_exit>
	...

0800a070 <__sflush_r>:
 800a070:	898a      	ldrh	r2, [r1, #12]
 800a072:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a076:	4605      	mov	r5, r0
 800a078:	0710      	lsls	r0, r2, #28
 800a07a:	460c      	mov	r4, r1
 800a07c:	d458      	bmi.n	800a130 <__sflush_r+0xc0>
 800a07e:	684b      	ldr	r3, [r1, #4]
 800a080:	2b00      	cmp	r3, #0
 800a082:	dc05      	bgt.n	800a090 <__sflush_r+0x20>
 800a084:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800a086:	2b00      	cmp	r3, #0
 800a088:	dc02      	bgt.n	800a090 <__sflush_r+0x20>
 800a08a:	2000      	movs	r0, #0
 800a08c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a090:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800a092:	2e00      	cmp	r6, #0
 800a094:	d0f9      	beq.n	800a08a <__sflush_r+0x1a>
 800a096:	2300      	movs	r3, #0
 800a098:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800a09c:	682f      	ldr	r7, [r5, #0]
 800a09e:	602b      	str	r3, [r5, #0]
 800a0a0:	d032      	beq.n	800a108 <__sflush_r+0x98>
 800a0a2:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800a0a4:	89a3      	ldrh	r3, [r4, #12]
 800a0a6:	075a      	lsls	r2, r3, #29
 800a0a8:	d505      	bpl.n	800a0b6 <__sflush_r+0x46>
 800a0aa:	6863      	ldr	r3, [r4, #4]
 800a0ac:	1ac0      	subs	r0, r0, r3
 800a0ae:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800a0b0:	b10b      	cbz	r3, 800a0b6 <__sflush_r+0x46>
 800a0b2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800a0b4:	1ac0      	subs	r0, r0, r3
 800a0b6:	2300      	movs	r3, #0
 800a0b8:	4602      	mov	r2, r0
 800a0ba:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800a0bc:	6a21      	ldr	r1, [r4, #32]
 800a0be:	4628      	mov	r0, r5
 800a0c0:	47b0      	blx	r6
 800a0c2:	1c43      	adds	r3, r0, #1
 800a0c4:	89a3      	ldrh	r3, [r4, #12]
 800a0c6:	d106      	bne.n	800a0d6 <__sflush_r+0x66>
 800a0c8:	6829      	ldr	r1, [r5, #0]
 800a0ca:	291d      	cmp	r1, #29
 800a0cc:	d82c      	bhi.n	800a128 <__sflush_r+0xb8>
 800a0ce:	4a2a      	ldr	r2, [pc, #168]	; (800a178 <__sflush_r+0x108>)
 800a0d0:	40ca      	lsrs	r2, r1
 800a0d2:	07d6      	lsls	r6, r2, #31
 800a0d4:	d528      	bpl.n	800a128 <__sflush_r+0xb8>
 800a0d6:	2200      	movs	r2, #0
 800a0d8:	6062      	str	r2, [r4, #4]
 800a0da:	04d9      	lsls	r1, r3, #19
 800a0dc:	6922      	ldr	r2, [r4, #16]
 800a0de:	6022      	str	r2, [r4, #0]
 800a0e0:	d504      	bpl.n	800a0ec <__sflush_r+0x7c>
 800a0e2:	1c42      	adds	r2, r0, #1
 800a0e4:	d101      	bne.n	800a0ea <__sflush_r+0x7a>
 800a0e6:	682b      	ldr	r3, [r5, #0]
 800a0e8:	b903      	cbnz	r3, 800a0ec <__sflush_r+0x7c>
 800a0ea:	6560      	str	r0, [r4, #84]	; 0x54
 800a0ec:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a0ee:	602f      	str	r7, [r5, #0]
 800a0f0:	2900      	cmp	r1, #0
 800a0f2:	d0ca      	beq.n	800a08a <__sflush_r+0x1a>
 800a0f4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a0f8:	4299      	cmp	r1, r3
 800a0fa:	d002      	beq.n	800a102 <__sflush_r+0x92>
 800a0fc:	4628      	mov	r0, r5
 800a0fe:	f7ff fc49 	bl	8009994 <_free_r>
 800a102:	2000      	movs	r0, #0
 800a104:	6360      	str	r0, [r4, #52]	; 0x34
 800a106:	e7c1      	b.n	800a08c <__sflush_r+0x1c>
 800a108:	6a21      	ldr	r1, [r4, #32]
 800a10a:	2301      	movs	r3, #1
 800a10c:	4628      	mov	r0, r5
 800a10e:	47b0      	blx	r6
 800a110:	1c41      	adds	r1, r0, #1
 800a112:	d1c7      	bne.n	800a0a4 <__sflush_r+0x34>
 800a114:	682b      	ldr	r3, [r5, #0]
 800a116:	2b00      	cmp	r3, #0
 800a118:	d0c4      	beq.n	800a0a4 <__sflush_r+0x34>
 800a11a:	2b1d      	cmp	r3, #29
 800a11c:	d001      	beq.n	800a122 <__sflush_r+0xb2>
 800a11e:	2b16      	cmp	r3, #22
 800a120:	d101      	bne.n	800a126 <__sflush_r+0xb6>
 800a122:	602f      	str	r7, [r5, #0]
 800a124:	e7b1      	b.n	800a08a <__sflush_r+0x1a>
 800a126:	89a3      	ldrh	r3, [r4, #12]
 800a128:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a12c:	81a3      	strh	r3, [r4, #12]
 800a12e:	e7ad      	b.n	800a08c <__sflush_r+0x1c>
 800a130:	690f      	ldr	r7, [r1, #16]
 800a132:	2f00      	cmp	r7, #0
 800a134:	d0a9      	beq.n	800a08a <__sflush_r+0x1a>
 800a136:	0793      	lsls	r3, r2, #30
 800a138:	680e      	ldr	r6, [r1, #0]
 800a13a:	bf08      	it	eq
 800a13c:	694b      	ldreq	r3, [r1, #20]
 800a13e:	600f      	str	r7, [r1, #0]
 800a140:	bf18      	it	ne
 800a142:	2300      	movne	r3, #0
 800a144:	eba6 0807 	sub.w	r8, r6, r7
 800a148:	608b      	str	r3, [r1, #8]
 800a14a:	f1b8 0f00 	cmp.w	r8, #0
 800a14e:	dd9c      	ble.n	800a08a <__sflush_r+0x1a>
 800a150:	6a21      	ldr	r1, [r4, #32]
 800a152:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800a154:	4643      	mov	r3, r8
 800a156:	463a      	mov	r2, r7
 800a158:	4628      	mov	r0, r5
 800a15a:	47b0      	blx	r6
 800a15c:	2800      	cmp	r0, #0
 800a15e:	dc06      	bgt.n	800a16e <__sflush_r+0xfe>
 800a160:	89a3      	ldrh	r3, [r4, #12]
 800a162:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a166:	81a3      	strh	r3, [r4, #12]
 800a168:	f04f 30ff 	mov.w	r0, #4294967295
 800a16c:	e78e      	b.n	800a08c <__sflush_r+0x1c>
 800a16e:	4407      	add	r7, r0
 800a170:	eba8 0800 	sub.w	r8, r8, r0
 800a174:	e7e9      	b.n	800a14a <__sflush_r+0xda>
 800a176:	bf00      	nop
 800a178:	20400001 	.word	0x20400001

0800a17c <_fflush_r>:
 800a17c:	b538      	push	{r3, r4, r5, lr}
 800a17e:	690b      	ldr	r3, [r1, #16]
 800a180:	4605      	mov	r5, r0
 800a182:	460c      	mov	r4, r1
 800a184:	b913      	cbnz	r3, 800a18c <_fflush_r+0x10>
 800a186:	2500      	movs	r5, #0
 800a188:	4628      	mov	r0, r5
 800a18a:	bd38      	pop	{r3, r4, r5, pc}
 800a18c:	b118      	cbz	r0, 800a196 <_fflush_r+0x1a>
 800a18e:	6983      	ldr	r3, [r0, #24]
 800a190:	b90b      	cbnz	r3, 800a196 <_fflush_r+0x1a>
 800a192:	f000 f887 	bl	800a2a4 <__sinit>
 800a196:	4b14      	ldr	r3, [pc, #80]	; (800a1e8 <_fflush_r+0x6c>)
 800a198:	429c      	cmp	r4, r3
 800a19a:	d11b      	bne.n	800a1d4 <_fflush_r+0x58>
 800a19c:	686c      	ldr	r4, [r5, #4]
 800a19e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a1a2:	2b00      	cmp	r3, #0
 800a1a4:	d0ef      	beq.n	800a186 <_fflush_r+0xa>
 800a1a6:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800a1a8:	07d0      	lsls	r0, r2, #31
 800a1aa:	d404      	bmi.n	800a1b6 <_fflush_r+0x3a>
 800a1ac:	0599      	lsls	r1, r3, #22
 800a1ae:	d402      	bmi.n	800a1b6 <_fflush_r+0x3a>
 800a1b0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a1b2:	f000 f915 	bl	800a3e0 <__retarget_lock_acquire_recursive>
 800a1b6:	4628      	mov	r0, r5
 800a1b8:	4621      	mov	r1, r4
 800a1ba:	f7ff ff59 	bl	800a070 <__sflush_r>
 800a1be:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800a1c0:	07da      	lsls	r2, r3, #31
 800a1c2:	4605      	mov	r5, r0
 800a1c4:	d4e0      	bmi.n	800a188 <_fflush_r+0xc>
 800a1c6:	89a3      	ldrh	r3, [r4, #12]
 800a1c8:	059b      	lsls	r3, r3, #22
 800a1ca:	d4dd      	bmi.n	800a188 <_fflush_r+0xc>
 800a1cc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a1ce:	f000 f908 	bl	800a3e2 <__retarget_lock_release_recursive>
 800a1d2:	e7d9      	b.n	800a188 <_fflush_r+0xc>
 800a1d4:	4b05      	ldr	r3, [pc, #20]	; (800a1ec <_fflush_r+0x70>)
 800a1d6:	429c      	cmp	r4, r3
 800a1d8:	d101      	bne.n	800a1de <_fflush_r+0x62>
 800a1da:	68ac      	ldr	r4, [r5, #8]
 800a1dc:	e7df      	b.n	800a19e <_fflush_r+0x22>
 800a1de:	4b04      	ldr	r3, [pc, #16]	; (800a1f0 <_fflush_r+0x74>)
 800a1e0:	429c      	cmp	r4, r3
 800a1e2:	bf08      	it	eq
 800a1e4:	68ec      	ldreq	r4, [r5, #12]
 800a1e6:	e7da      	b.n	800a19e <_fflush_r+0x22>
 800a1e8:	0800aa7c 	.word	0x0800aa7c
 800a1ec:	0800aa9c 	.word	0x0800aa9c
 800a1f0:	0800aa5c 	.word	0x0800aa5c

0800a1f4 <std>:
 800a1f4:	2300      	movs	r3, #0
 800a1f6:	b510      	push	{r4, lr}
 800a1f8:	4604      	mov	r4, r0
 800a1fa:	e9c0 3300 	strd	r3, r3, [r0]
 800a1fe:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800a202:	6083      	str	r3, [r0, #8]
 800a204:	8181      	strh	r1, [r0, #12]
 800a206:	6643      	str	r3, [r0, #100]	; 0x64
 800a208:	81c2      	strh	r2, [r0, #14]
 800a20a:	6183      	str	r3, [r0, #24]
 800a20c:	4619      	mov	r1, r3
 800a20e:	2208      	movs	r2, #8
 800a210:	305c      	adds	r0, #92	; 0x5c
 800a212:	f7fd fdc5 	bl	8007da0 <memset>
 800a216:	4b05      	ldr	r3, [pc, #20]	; (800a22c <std+0x38>)
 800a218:	6263      	str	r3, [r4, #36]	; 0x24
 800a21a:	4b05      	ldr	r3, [pc, #20]	; (800a230 <std+0x3c>)
 800a21c:	62a3      	str	r3, [r4, #40]	; 0x28
 800a21e:	4b05      	ldr	r3, [pc, #20]	; (800a234 <std+0x40>)
 800a220:	62e3      	str	r3, [r4, #44]	; 0x2c
 800a222:	4b05      	ldr	r3, [pc, #20]	; (800a238 <std+0x44>)
 800a224:	6224      	str	r4, [r4, #32]
 800a226:	6323      	str	r3, [r4, #48]	; 0x30
 800a228:	bd10      	pop	{r4, pc}
 800a22a:	bf00      	nop
 800a22c:	0800a539 	.word	0x0800a539
 800a230:	0800a55b 	.word	0x0800a55b
 800a234:	0800a593 	.word	0x0800a593
 800a238:	0800a5b7 	.word	0x0800a5b7

0800a23c <_cleanup_r>:
 800a23c:	4901      	ldr	r1, [pc, #4]	; (800a244 <_cleanup_r+0x8>)
 800a23e:	f000 b8af 	b.w	800a3a0 <_fwalk_reent>
 800a242:	bf00      	nop
 800a244:	0800a17d 	.word	0x0800a17d

0800a248 <__sfmoreglue>:
 800a248:	b570      	push	{r4, r5, r6, lr}
 800a24a:	2268      	movs	r2, #104	; 0x68
 800a24c:	1e4d      	subs	r5, r1, #1
 800a24e:	4355      	muls	r5, r2
 800a250:	460e      	mov	r6, r1
 800a252:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800a256:	f7ff fc09 	bl	8009a6c <_malloc_r>
 800a25a:	4604      	mov	r4, r0
 800a25c:	b140      	cbz	r0, 800a270 <__sfmoreglue+0x28>
 800a25e:	2100      	movs	r1, #0
 800a260:	e9c0 1600 	strd	r1, r6, [r0]
 800a264:	300c      	adds	r0, #12
 800a266:	60a0      	str	r0, [r4, #8]
 800a268:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800a26c:	f7fd fd98 	bl	8007da0 <memset>
 800a270:	4620      	mov	r0, r4
 800a272:	bd70      	pop	{r4, r5, r6, pc}

0800a274 <__sfp_lock_acquire>:
 800a274:	4801      	ldr	r0, [pc, #4]	; (800a27c <__sfp_lock_acquire+0x8>)
 800a276:	f000 b8b3 	b.w	800a3e0 <__retarget_lock_acquire_recursive>
 800a27a:	bf00      	nop
 800a27c:	24000395 	.word	0x24000395

0800a280 <__sfp_lock_release>:
 800a280:	4801      	ldr	r0, [pc, #4]	; (800a288 <__sfp_lock_release+0x8>)
 800a282:	f000 b8ae 	b.w	800a3e2 <__retarget_lock_release_recursive>
 800a286:	bf00      	nop
 800a288:	24000395 	.word	0x24000395

0800a28c <__sinit_lock_acquire>:
 800a28c:	4801      	ldr	r0, [pc, #4]	; (800a294 <__sinit_lock_acquire+0x8>)
 800a28e:	f000 b8a7 	b.w	800a3e0 <__retarget_lock_acquire_recursive>
 800a292:	bf00      	nop
 800a294:	24000396 	.word	0x24000396

0800a298 <__sinit_lock_release>:
 800a298:	4801      	ldr	r0, [pc, #4]	; (800a2a0 <__sinit_lock_release+0x8>)
 800a29a:	f000 b8a2 	b.w	800a3e2 <__retarget_lock_release_recursive>
 800a29e:	bf00      	nop
 800a2a0:	24000396 	.word	0x24000396

0800a2a4 <__sinit>:
 800a2a4:	b510      	push	{r4, lr}
 800a2a6:	4604      	mov	r4, r0
 800a2a8:	f7ff fff0 	bl	800a28c <__sinit_lock_acquire>
 800a2ac:	69a3      	ldr	r3, [r4, #24]
 800a2ae:	b11b      	cbz	r3, 800a2b8 <__sinit+0x14>
 800a2b0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a2b4:	f7ff bff0 	b.w	800a298 <__sinit_lock_release>
 800a2b8:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800a2bc:	6523      	str	r3, [r4, #80]	; 0x50
 800a2be:	4b13      	ldr	r3, [pc, #76]	; (800a30c <__sinit+0x68>)
 800a2c0:	4a13      	ldr	r2, [pc, #76]	; (800a310 <__sinit+0x6c>)
 800a2c2:	681b      	ldr	r3, [r3, #0]
 800a2c4:	62a2      	str	r2, [r4, #40]	; 0x28
 800a2c6:	42a3      	cmp	r3, r4
 800a2c8:	bf04      	itt	eq
 800a2ca:	2301      	moveq	r3, #1
 800a2cc:	61a3      	streq	r3, [r4, #24]
 800a2ce:	4620      	mov	r0, r4
 800a2d0:	f000 f820 	bl	800a314 <__sfp>
 800a2d4:	6060      	str	r0, [r4, #4]
 800a2d6:	4620      	mov	r0, r4
 800a2d8:	f000 f81c 	bl	800a314 <__sfp>
 800a2dc:	60a0      	str	r0, [r4, #8]
 800a2de:	4620      	mov	r0, r4
 800a2e0:	f000 f818 	bl	800a314 <__sfp>
 800a2e4:	2200      	movs	r2, #0
 800a2e6:	60e0      	str	r0, [r4, #12]
 800a2e8:	2104      	movs	r1, #4
 800a2ea:	6860      	ldr	r0, [r4, #4]
 800a2ec:	f7ff ff82 	bl	800a1f4 <std>
 800a2f0:	68a0      	ldr	r0, [r4, #8]
 800a2f2:	2201      	movs	r2, #1
 800a2f4:	2109      	movs	r1, #9
 800a2f6:	f7ff ff7d 	bl	800a1f4 <std>
 800a2fa:	68e0      	ldr	r0, [r4, #12]
 800a2fc:	2202      	movs	r2, #2
 800a2fe:	2112      	movs	r1, #18
 800a300:	f7ff ff78 	bl	800a1f4 <std>
 800a304:	2301      	movs	r3, #1
 800a306:	61a3      	str	r3, [r4, #24]
 800a308:	e7d2      	b.n	800a2b0 <__sinit+0xc>
 800a30a:	bf00      	nop
 800a30c:	0800a6e0 	.word	0x0800a6e0
 800a310:	0800a23d 	.word	0x0800a23d

0800a314 <__sfp>:
 800a314:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a316:	4607      	mov	r7, r0
 800a318:	f7ff ffac 	bl	800a274 <__sfp_lock_acquire>
 800a31c:	4b1e      	ldr	r3, [pc, #120]	; (800a398 <__sfp+0x84>)
 800a31e:	681e      	ldr	r6, [r3, #0]
 800a320:	69b3      	ldr	r3, [r6, #24]
 800a322:	b913      	cbnz	r3, 800a32a <__sfp+0x16>
 800a324:	4630      	mov	r0, r6
 800a326:	f7ff ffbd 	bl	800a2a4 <__sinit>
 800a32a:	3648      	adds	r6, #72	; 0x48
 800a32c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800a330:	3b01      	subs	r3, #1
 800a332:	d503      	bpl.n	800a33c <__sfp+0x28>
 800a334:	6833      	ldr	r3, [r6, #0]
 800a336:	b30b      	cbz	r3, 800a37c <__sfp+0x68>
 800a338:	6836      	ldr	r6, [r6, #0]
 800a33a:	e7f7      	b.n	800a32c <__sfp+0x18>
 800a33c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800a340:	b9d5      	cbnz	r5, 800a378 <__sfp+0x64>
 800a342:	4b16      	ldr	r3, [pc, #88]	; (800a39c <__sfp+0x88>)
 800a344:	60e3      	str	r3, [r4, #12]
 800a346:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800a34a:	6665      	str	r5, [r4, #100]	; 0x64
 800a34c:	f000 f847 	bl	800a3de <__retarget_lock_init_recursive>
 800a350:	f7ff ff96 	bl	800a280 <__sfp_lock_release>
 800a354:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800a358:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800a35c:	6025      	str	r5, [r4, #0]
 800a35e:	61a5      	str	r5, [r4, #24]
 800a360:	2208      	movs	r2, #8
 800a362:	4629      	mov	r1, r5
 800a364:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800a368:	f7fd fd1a 	bl	8007da0 <memset>
 800a36c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800a370:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800a374:	4620      	mov	r0, r4
 800a376:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a378:	3468      	adds	r4, #104	; 0x68
 800a37a:	e7d9      	b.n	800a330 <__sfp+0x1c>
 800a37c:	2104      	movs	r1, #4
 800a37e:	4638      	mov	r0, r7
 800a380:	f7ff ff62 	bl	800a248 <__sfmoreglue>
 800a384:	4604      	mov	r4, r0
 800a386:	6030      	str	r0, [r6, #0]
 800a388:	2800      	cmp	r0, #0
 800a38a:	d1d5      	bne.n	800a338 <__sfp+0x24>
 800a38c:	f7ff ff78 	bl	800a280 <__sfp_lock_release>
 800a390:	230c      	movs	r3, #12
 800a392:	603b      	str	r3, [r7, #0]
 800a394:	e7ee      	b.n	800a374 <__sfp+0x60>
 800a396:	bf00      	nop
 800a398:	0800a6e0 	.word	0x0800a6e0
 800a39c:	ffff0001 	.word	0xffff0001

0800a3a0 <_fwalk_reent>:
 800a3a0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a3a4:	4606      	mov	r6, r0
 800a3a6:	4688      	mov	r8, r1
 800a3a8:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800a3ac:	2700      	movs	r7, #0
 800a3ae:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800a3b2:	f1b9 0901 	subs.w	r9, r9, #1
 800a3b6:	d505      	bpl.n	800a3c4 <_fwalk_reent+0x24>
 800a3b8:	6824      	ldr	r4, [r4, #0]
 800a3ba:	2c00      	cmp	r4, #0
 800a3bc:	d1f7      	bne.n	800a3ae <_fwalk_reent+0xe>
 800a3be:	4638      	mov	r0, r7
 800a3c0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a3c4:	89ab      	ldrh	r3, [r5, #12]
 800a3c6:	2b01      	cmp	r3, #1
 800a3c8:	d907      	bls.n	800a3da <_fwalk_reent+0x3a>
 800a3ca:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800a3ce:	3301      	adds	r3, #1
 800a3d0:	d003      	beq.n	800a3da <_fwalk_reent+0x3a>
 800a3d2:	4629      	mov	r1, r5
 800a3d4:	4630      	mov	r0, r6
 800a3d6:	47c0      	blx	r8
 800a3d8:	4307      	orrs	r7, r0
 800a3da:	3568      	adds	r5, #104	; 0x68
 800a3dc:	e7e9      	b.n	800a3b2 <_fwalk_reent+0x12>

0800a3de <__retarget_lock_init_recursive>:
 800a3de:	4770      	bx	lr

0800a3e0 <__retarget_lock_acquire_recursive>:
 800a3e0:	4770      	bx	lr

0800a3e2 <__retarget_lock_release_recursive>:
 800a3e2:	4770      	bx	lr

0800a3e4 <__swhatbuf_r>:
 800a3e4:	b570      	push	{r4, r5, r6, lr}
 800a3e6:	460e      	mov	r6, r1
 800a3e8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a3ec:	2900      	cmp	r1, #0
 800a3ee:	b096      	sub	sp, #88	; 0x58
 800a3f0:	4614      	mov	r4, r2
 800a3f2:	461d      	mov	r5, r3
 800a3f4:	da08      	bge.n	800a408 <__swhatbuf_r+0x24>
 800a3f6:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800a3fa:	2200      	movs	r2, #0
 800a3fc:	602a      	str	r2, [r5, #0]
 800a3fe:	061a      	lsls	r2, r3, #24
 800a400:	d410      	bmi.n	800a424 <__swhatbuf_r+0x40>
 800a402:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a406:	e00e      	b.n	800a426 <__swhatbuf_r+0x42>
 800a408:	466a      	mov	r2, sp
 800a40a:	f000 f8fb 	bl	800a604 <_fstat_r>
 800a40e:	2800      	cmp	r0, #0
 800a410:	dbf1      	blt.n	800a3f6 <__swhatbuf_r+0x12>
 800a412:	9a01      	ldr	r2, [sp, #4]
 800a414:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800a418:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800a41c:	425a      	negs	r2, r3
 800a41e:	415a      	adcs	r2, r3
 800a420:	602a      	str	r2, [r5, #0]
 800a422:	e7ee      	b.n	800a402 <__swhatbuf_r+0x1e>
 800a424:	2340      	movs	r3, #64	; 0x40
 800a426:	2000      	movs	r0, #0
 800a428:	6023      	str	r3, [r4, #0]
 800a42a:	b016      	add	sp, #88	; 0x58
 800a42c:	bd70      	pop	{r4, r5, r6, pc}
	...

0800a430 <__smakebuf_r>:
 800a430:	898b      	ldrh	r3, [r1, #12]
 800a432:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800a434:	079d      	lsls	r5, r3, #30
 800a436:	4606      	mov	r6, r0
 800a438:	460c      	mov	r4, r1
 800a43a:	d507      	bpl.n	800a44c <__smakebuf_r+0x1c>
 800a43c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800a440:	6023      	str	r3, [r4, #0]
 800a442:	6123      	str	r3, [r4, #16]
 800a444:	2301      	movs	r3, #1
 800a446:	6163      	str	r3, [r4, #20]
 800a448:	b002      	add	sp, #8
 800a44a:	bd70      	pop	{r4, r5, r6, pc}
 800a44c:	ab01      	add	r3, sp, #4
 800a44e:	466a      	mov	r2, sp
 800a450:	f7ff ffc8 	bl	800a3e4 <__swhatbuf_r>
 800a454:	9900      	ldr	r1, [sp, #0]
 800a456:	4605      	mov	r5, r0
 800a458:	4630      	mov	r0, r6
 800a45a:	f7ff fb07 	bl	8009a6c <_malloc_r>
 800a45e:	b948      	cbnz	r0, 800a474 <__smakebuf_r+0x44>
 800a460:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a464:	059a      	lsls	r2, r3, #22
 800a466:	d4ef      	bmi.n	800a448 <__smakebuf_r+0x18>
 800a468:	f023 0303 	bic.w	r3, r3, #3
 800a46c:	f043 0302 	orr.w	r3, r3, #2
 800a470:	81a3      	strh	r3, [r4, #12]
 800a472:	e7e3      	b.n	800a43c <__smakebuf_r+0xc>
 800a474:	4b0d      	ldr	r3, [pc, #52]	; (800a4ac <__smakebuf_r+0x7c>)
 800a476:	62b3      	str	r3, [r6, #40]	; 0x28
 800a478:	89a3      	ldrh	r3, [r4, #12]
 800a47a:	6020      	str	r0, [r4, #0]
 800a47c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a480:	81a3      	strh	r3, [r4, #12]
 800a482:	9b00      	ldr	r3, [sp, #0]
 800a484:	6163      	str	r3, [r4, #20]
 800a486:	9b01      	ldr	r3, [sp, #4]
 800a488:	6120      	str	r0, [r4, #16]
 800a48a:	b15b      	cbz	r3, 800a4a4 <__smakebuf_r+0x74>
 800a48c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a490:	4630      	mov	r0, r6
 800a492:	f000 f8c9 	bl	800a628 <_isatty_r>
 800a496:	b128      	cbz	r0, 800a4a4 <__smakebuf_r+0x74>
 800a498:	89a3      	ldrh	r3, [r4, #12]
 800a49a:	f023 0303 	bic.w	r3, r3, #3
 800a49e:	f043 0301 	orr.w	r3, r3, #1
 800a4a2:	81a3      	strh	r3, [r4, #12]
 800a4a4:	89a0      	ldrh	r0, [r4, #12]
 800a4a6:	4305      	orrs	r5, r0
 800a4a8:	81a5      	strh	r5, [r4, #12]
 800a4aa:	e7cd      	b.n	800a448 <__smakebuf_r+0x18>
 800a4ac:	0800a23d 	.word	0x0800a23d

0800a4b0 <_raise_r>:
 800a4b0:	291f      	cmp	r1, #31
 800a4b2:	b538      	push	{r3, r4, r5, lr}
 800a4b4:	4604      	mov	r4, r0
 800a4b6:	460d      	mov	r5, r1
 800a4b8:	d904      	bls.n	800a4c4 <_raise_r+0x14>
 800a4ba:	2316      	movs	r3, #22
 800a4bc:	6003      	str	r3, [r0, #0]
 800a4be:	f04f 30ff 	mov.w	r0, #4294967295
 800a4c2:	bd38      	pop	{r3, r4, r5, pc}
 800a4c4:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800a4c6:	b112      	cbz	r2, 800a4ce <_raise_r+0x1e>
 800a4c8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800a4cc:	b94b      	cbnz	r3, 800a4e2 <_raise_r+0x32>
 800a4ce:	4620      	mov	r0, r4
 800a4d0:	f000 f830 	bl	800a534 <_getpid_r>
 800a4d4:	462a      	mov	r2, r5
 800a4d6:	4601      	mov	r1, r0
 800a4d8:	4620      	mov	r0, r4
 800a4da:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a4de:	f000 b817 	b.w	800a510 <_kill_r>
 800a4e2:	2b01      	cmp	r3, #1
 800a4e4:	d00a      	beq.n	800a4fc <_raise_r+0x4c>
 800a4e6:	1c59      	adds	r1, r3, #1
 800a4e8:	d103      	bne.n	800a4f2 <_raise_r+0x42>
 800a4ea:	2316      	movs	r3, #22
 800a4ec:	6003      	str	r3, [r0, #0]
 800a4ee:	2001      	movs	r0, #1
 800a4f0:	e7e7      	b.n	800a4c2 <_raise_r+0x12>
 800a4f2:	2400      	movs	r4, #0
 800a4f4:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800a4f8:	4628      	mov	r0, r5
 800a4fa:	4798      	blx	r3
 800a4fc:	2000      	movs	r0, #0
 800a4fe:	e7e0      	b.n	800a4c2 <_raise_r+0x12>

0800a500 <raise>:
 800a500:	4b02      	ldr	r3, [pc, #8]	; (800a50c <raise+0xc>)
 800a502:	4601      	mov	r1, r0
 800a504:	6818      	ldr	r0, [r3, #0]
 800a506:	f7ff bfd3 	b.w	800a4b0 <_raise_r>
 800a50a:	bf00      	nop
 800a50c:	24000010 	.word	0x24000010

0800a510 <_kill_r>:
 800a510:	b538      	push	{r3, r4, r5, lr}
 800a512:	4d07      	ldr	r5, [pc, #28]	; (800a530 <_kill_r+0x20>)
 800a514:	2300      	movs	r3, #0
 800a516:	4604      	mov	r4, r0
 800a518:	4608      	mov	r0, r1
 800a51a:	4611      	mov	r1, r2
 800a51c:	602b      	str	r3, [r5, #0]
 800a51e:	f7f6 fbf9 	bl	8000d14 <_kill>
 800a522:	1c43      	adds	r3, r0, #1
 800a524:	d102      	bne.n	800a52c <_kill_r+0x1c>
 800a526:	682b      	ldr	r3, [r5, #0]
 800a528:	b103      	cbz	r3, 800a52c <_kill_r+0x1c>
 800a52a:	6023      	str	r3, [r4, #0]
 800a52c:	bd38      	pop	{r3, r4, r5, pc}
 800a52e:	bf00      	nop
 800a530:	24000390 	.word	0x24000390

0800a534 <_getpid_r>:
 800a534:	f7f6 bbe6 	b.w	8000d04 <_getpid>

0800a538 <__sread>:
 800a538:	b510      	push	{r4, lr}
 800a53a:	460c      	mov	r4, r1
 800a53c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a540:	f000 f894 	bl	800a66c <_read_r>
 800a544:	2800      	cmp	r0, #0
 800a546:	bfab      	itete	ge
 800a548:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800a54a:	89a3      	ldrhlt	r3, [r4, #12]
 800a54c:	181b      	addge	r3, r3, r0
 800a54e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800a552:	bfac      	ite	ge
 800a554:	6563      	strge	r3, [r4, #84]	; 0x54
 800a556:	81a3      	strhlt	r3, [r4, #12]
 800a558:	bd10      	pop	{r4, pc}

0800a55a <__swrite>:
 800a55a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a55e:	461f      	mov	r7, r3
 800a560:	898b      	ldrh	r3, [r1, #12]
 800a562:	05db      	lsls	r3, r3, #23
 800a564:	4605      	mov	r5, r0
 800a566:	460c      	mov	r4, r1
 800a568:	4616      	mov	r6, r2
 800a56a:	d505      	bpl.n	800a578 <__swrite+0x1e>
 800a56c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a570:	2302      	movs	r3, #2
 800a572:	2200      	movs	r2, #0
 800a574:	f000 f868 	bl	800a648 <_lseek_r>
 800a578:	89a3      	ldrh	r3, [r4, #12]
 800a57a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a57e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800a582:	81a3      	strh	r3, [r4, #12]
 800a584:	4632      	mov	r2, r6
 800a586:	463b      	mov	r3, r7
 800a588:	4628      	mov	r0, r5
 800a58a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a58e:	f000 b817 	b.w	800a5c0 <_write_r>

0800a592 <__sseek>:
 800a592:	b510      	push	{r4, lr}
 800a594:	460c      	mov	r4, r1
 800a596:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a59a:	f000 f855 	bl	800a648 <_lseek_r>
 800a59e:	1c43      	adds	r3, r0, #1
 800a5a0:	89a3      	ldrh	r3, [r4, #12]
 800a5a2:	bf15      	itete	ne
 800a5a4:	6560      	strne	r0, [r4, #84]	; 0x54
 800a5a6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800a5aa:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800a5ae:	81a3      	strheq	r3, [r4, #12]
 800a5b0:	bf18      	it	ne
 800a5b2:	81a3      	strhne	r3, [r4, #12]
 800a5b4:	bd10      	pop	{r4, pc}

0800a5b6 <__sclose>:
 800a5b6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a5ba:	f000 b813 	b.w	800a5e4 <_close_r>
	...

0800a5c0 <_write_r>:
 800a5c0:	b538      	push	{r3, r4, r5, lr}
 800a5c2:	4d07      	ldr	r5, [pc, #28]	; (800a5e0 <_write_r+0x20>)
 800a5c4:	4604      	mov	r4, r0
 800a5c6:	4608      	mov	r0, r1
 800a5c8:	4611      	mov	r1, r2
 800a5ca:	2200      	movs	r2, #0
 800a5cc:	602a      	str	r2, [r5, #0]
 800a5ce:	461a      	mov	r2, r3
 800a5d0:	f7f6 fbd7 	bl	8000d82 <_write>
 800a5d4:	1c43      	adds	r3, r0, #1
 800a5d6:	d102      	bne.n	800a5de <_write_r+0x1e>
 800a5d8:	682b      	ldr	r3, [r5, #0]
 800a5da:	b103      	cbz	r3, 800a5de <_write_r+0x1e>
 800a5dc:	6023      	str	r3, [r4, #0]
 800a5de:	bd38      	pop	{r3, r4, r5, pc}
 800a5e0:	24000390 	.word	0x24000390

0800a5e4 <_close_r>:
 800a5e4:	b538      	push	{r3, r4, r5, lr}
 800a5e6:	4d06      	ldr	r5, [pc, #24]	; (800a600 <_close_r+0x1c>)
 800a5e8:	2300      	movs	r3, #0
 800a5ea:	4604      	mov	r4, r0
 800a5ec:	4608      	mov	r0, r1
 800a5ee:	602b      	str	r3, [r5, #0]
 800a5f0:	f7f6 fbe3 	bl	8000dba <_close>
 800a5f4:	1c43      	adds	r3, r0, #1
 800a5f6:	d102      	bne.n	800a5fe <_close_r+0x1a>
 800a5f8:	682b      	ldr	r3, [r5, #0]
 800a5fa:	b103      	cbz	r3, 800a5fe <_close_r+0x1a>
 800a5fc:	6023      	str	r3, [r4, #0]
 800a5fe:	bd38      	pop	{r3, r4, r5, pc}
 800a600:	24000390 	.word	0x24000390

0800a604 <_fstat_r>:
 800a604:	b538      	push	{r3, r4, r5, lr}
 800a606:	4d07      	ldr	r5, [pc, #28]	; (800a624 <_fstat_r+0x20>)
 800a608:	2300      	movs	r3, #0
 800a60a:	4604      	mov	r4, r0
 800a60c:	4608      	mov	r0, r1
 800a60e:	4611      	mov	r1, r2
 800a610:	602b      	str	r3, [r5, #0]
 800a612:	f7f6 fbde 	bl	8000dd2 <_fstat>
 800a616:	1c43      	adds	r3, r0, #1
 800a618:	d102      	bne.n	800a620 <_fstat_r+0x1c>
 800a61a:	682b      	ldr	r3, [r5, #0]
 800a61c:	b103      	cbz	r3, 800a620 <_fstat_r+0x1c>
 800a61e:	6023      	str	r3, [r4, #0]
 800a620:	bd38      	pop	{r3, r4, r5, pc}
 800a622:	bf00      	nop
 800a624:	24000390 	.word	0x24000390

0800a628 <_isatty_r>:
 800a628:	b538      	push	{r3, r4, r5, lr}
 800a62a:	4d06      	ldr	r5, [pc, #24]	; (800a644 <_isatty_r+0x1c>)
 800a62c:	2300      	movs	r3, #0
 800a62e:	4604      	mov	r4, r0
 800a630:	4608      	mov	r0, r1
 800a632:	602b      	str	r3, [r5, #0]
 800a634:	f7f6 fbdd 	bl	8000df2 <_isatty>
 800a638:	1c43      	adds	r3, r0, #1
 800a63a:	d102      	bne.n	800a642 <_isatty_r+0x1a>
 800a63c:	682b      	ldr	r3, [r5, #0]
 800a63e:	b103      	cbz	r3, 800a642 <_isatty_r+0x1a>
 800a640:	6023      	str	r3, [r4, #0]
 800a642:	bd38      	pop	{r3, r4, r5, pc}
 800a644:	24000390 	.word	0x24000390

0800a648 <_lseek_r>:
 800a648:	b538      	push	{r3, r4, r5, lr}
 800a64a:	4d07      	ldr	r5, [pc, #28]	; (800a668 <_lseek_r+0x20>)
 800a64c:	4604      	mov	r4, r0
 800a64e:	4608      	mov	r0, r1
 800a650:	4611      	mov	r1, r2
 800a652:	2200      	movs	r2, #0
 800a654:	602a      	str	r2, [r5, #0]
 800a656:	461a      	mov	r2, r3
 800a658:	f7f6 fbd6 	bl	8000e08 <_lseek>
 800a65c:	1c43      	adds	r3, r0, #1
 800a65e:	d102      	bne.n	800a666 <_lseek_r+0x1e>
 800a660:	682b      	ldr	r3, [r5, #0]
 800a662:	b103      	cbz	r3, 800a666 <_lseek_r+0x1e>
 800a664:	6023      	str	r3, [r4, #0]
 800a666:	bd38      	pop	{r3, r4, r5, pc}
 800a668:	24000390 	.word	0x24000390

0800a66c <_read_r>:
 800a66c:	b538      	push	{r3, r4, r5, lr}
 800a66e:	4d07      	ldr	r5, [pc, #28]	; (800a68c <_read_r+0x20>)
 800a670:	4604      	mov	r4, r0
 800a672:	4608      	mov	r0, r1
 800a674:	4611      	mov	r1, r2
 800a676:	2200      	movs	r2, #0
 800a678:	602a      	str	r2, [r5, #0]
 800a67a:	461a      	mov	r2, r3
 800a67c:	f7f6 fb64 	bl	8000d48 <_read>
 800a680:	1c43      	adds	r3, r0, #1
 800a682:	d102      	bne.n	800a68a <_read_r+0x1e>
 800a684:	682b      	ldr	r3, [r5, #0]
 800a686:	b103      	cbz	r3, 800a68a <_read_r+0x1e>
 800a688:	6023      	str	r3, [r4, #0]
 800a68a:	bd38      	pop	{r3, r4, r5, pc}
 800a68c:	24000390 	.word	0x24000390

0800a690 <_init>:
 800a690:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a692:	bf00      	nop
 800a694:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a696:	bc08      	pop	{r3}
 800a698:	469e      	mov	lr, r3
 800a69a:	4770      	bx	lr

0800a69c <_fini>:
 800a69c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a69e:	bf00      	nop
 800a6a0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a6a2:	bc08      	pop	{r3}
 800a6a4:	469e      	mov	lr, r3
 800a6a6:	4770      	bx	lr
