set_property BITSTREAM.GENERAL.COMPRESS TRUE [current_design]
set_property IOSTANDARD LVCMOS18 [get_ports {ALU_OP[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {ALU_OP[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {ALU_OP[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {ALU_OP[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {leds[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {leds[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {leds[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {leds[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {R_Addr_A[4]}]
set_property IOSTANDARD LVCMOS18 [get_ports {R_Addr_A[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {R_Addr_A[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {R_Addr_A[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {R_Addr_A[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {R_Addr_B[4]}]
set_property IOSTANDARD LVCMOS18 [get_ports {R_Addr_B[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {R_Addr_B[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {R_Addr_B[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {R_Addr_B[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {seg[7]}]
set_property IOSTANDARD LVCMOS18 [get_ports {seg[6]}]
set_property IOSTANDARD LVCMOS18 [get_ports {seg[5]}]
set_property IOSTANDARD LVCMOS18 [get_ports {seg[4]}]
set_property IOSTANDARD LVCMOS18 [get_ports {seg[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {seg[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {seg[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {seg[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {W_Addr[4]}]
set_property IOSTANDARD LVCMOS18 [get_ports {W_Addr[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {W_Addr[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {W_Addr[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {W_Addr[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {which[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {which[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {which[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {which[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports clk]
set_property IOSTANDARD LVCMOS18 [get_ports clk_F]
set_property IOSTANDARD LVCMOS18 [get_ports clk_RR]
set_property IOSTANDARD LVCMOS18 [get_ports clk_WB]
set_property IOSTANDARD LVCMOS18 [get_ports Reg_Write]
set_property IOSTANDARD LVCMOS18 [get_ports rst]
set_property PACKAGE_PIN R1 [get_ports {leds[3]}]
set_property PACKAGE_PIN P2 [get_ports {leds[2]}]
set_property PACKAGE_PIN P1 [get_ports {leds[1]}]
set_property PACKAGE_PIN N2 [get_ports {leds[0]}]
set_property PACKAGE_PIN H19 [get_ports {seg[7]}]
set_property PACKAGE_PIN G20 [get_ports {seg[6]}]
set_property PACKAGE_PIN J22 [get_ports {seg[5]}]
set_property PACKAGE_PIN K22 [get_ports {seg[4]}]
set_property PACKAGE_PIN K21 [get_ports {seg[3]}]
set_property PACKAGE_PIN H20 [get_ports {seg[2]}]
set_property PACKAGE_PIN H22 [get_ports {seg[1]}]
set_property PACKAGE_PIN J21 [get_ports {seg[0]}]
set_property PACKAGE_PIN L21 [get_ports {which[3]}]
set_property PACKAGE_PIN M22 [get_ports {which[2]}]
set_property PACKAGE_PIN M21 [get_ports {which[1]}]
set_property PACKAGE_PIN N22 [get_ports {which[0]}]
set_property PACKAGE_PIN H4 [get_ports clk]
set_property PACKAGE_PIN R4 [get_ports clk_RR]
set_property PACKAGE_PIN AA4 [get_ports clk_F]
set_property PACKAGE_PIN AB6 [get_ports clk_WB]
set_property PACKAGE_PIN T5 [get_ports rst]
set_property PACKAGE_PIN AB8 [get_ports Reg_Write]
set_property PACKAGE_PIN AB7 [get_ports {ALU_OP[0]}]
set_property PACKAGE_PIN U7 [get_ports {ALU_OP[1]}]
set_property PACKAGE_PIN R6 [get_ports {ALU_OP[2]}]
set_property PACKAGE_PIN T6 [get_ports {ALU_OP[3]}]
set_property PACKAGE_PIN T3 [get_ports {R_Addr_A[4]}]
set_property PACKAGE_PIN U3 [get_ports {R_Addr_A[3]}]
set_property PACKAGE_PIN T4 [get_ports {R_Addr_A[2]}]
set_property PACKAGE_PIN V3 [get_ports {R_Addr_A[1]}]
set_property PACKAGE_PIN V4 [get_ports {R_Addr_A[0]}]
set_property PACKAGE_PIN W4 [get_ports {R_Addr_B[4]}]
set_property PACKAGE_PIN Y4 [get_ports {R_Addr_B[3]}]
set_property PACKAGE_PIN Y6 [get_ports {R_Addr_B[2]}]
set_property PACKAGE_PIN W7 [get_ports {R_Addr_B[1]}]
set_property PACKAGE_PIN Y8 [get_ports {R_Addr_B[0]}]
set_property PACKAGE_PIN Y7 [get_ports {W_Addr[4]}]
set_property PACKAGE_PIN T1 [get_ports {W_Addr[3]}]
set_property PACKAGE_PIN U1 [get_ports {W_Addr[2]}]
set_property PACKAGE_PIN U2 [get_ports {W_Addr[1]}]
set_property PACKAGE_PIN W1 [get_ports {W_Addr[0]}]
set_property PULLTYPE PULLDOWN [get_ports {ALU_OP[3]}]
set_property PULLTYPE PULLDOWN [get_ports {ALU_OP[2]}]
set_property PULLTYPE PULLDOWN [get_ports {ALU_OP[1]}]
set_property PULLTYPE PULLDOWN [get_ports {ALU_OP[0]}]
set_property PULLTYPE PULLDOWN [get_ports {R_Addr_A[4]}]
set_property PULLTYPE PULLDOWN [get_ports {R_Addr_A[3]}]
set_property PULLTYPE PULLDOWN [get_ports {R_Addr_A[2]}]
set_property PULLTYPE PULLDOWN [get_ports {R_Addr_A[1]}]
set_property PULLTYPE PULLDOWN [get_ports {R_Addr_A[0]}]
set_property PULLTYPE PULLDOWN [get_ports {R_Addr_B[4]}]
set_property PULLTYPE PULLDOWN [get_ports {R_Addr_B[3]}]
set_property PULLTYPE PULLDOWN [get_ports {R_Addr_B[2]}]
set_property PULLTYPE PULLDOWN [get_ports {R_Addr_B[1]}]
set_property PULLTYPE PULLDOWN [get_ports {R_Addr_B[0]}]
set_property PULLTYPE PULLDOWN [get_ports {W_Addr[4]}]
set_property PULLTYPE PULLDOWN [get_ports {W_Addr[3]}]
set_property PULLTYPE PULLDOWN [get_ports {W_Addr[2]}]
set_property PULLTYPE PULLDOWN [get_ports {W_Addr[1]}]
set_property PULLTYPE PULLDOWN [get_ports {W_Addr[0]}]
set_property PULLTYPE PULLDOWN [get_ports rst]
set_property PULLTYPE PULLDOWN [get_ports Reg_Write]
set_property PULLTYPE PULLDOWN [get_ports clk_WB]
set_property PULLTYPE PULLDOWN [get_ports clk_RR]
set_property PULLTYPE PULLDOWN [get_ports clk_F]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets rst_IBUF]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets clk_RR_IBUF]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets clk_F_IBUF]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets clk_WB_IBUF]