
output_buffer_length : 0


output_buffer_length : 784

     0 

     0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0 
     0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0 
     0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0 
     0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0 
     0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0 
     0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0 
     0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0 
     0      0      0      0      0      0   2477   4867   6318   6803   6312   5533   3890   2450   2132   2999   4718   6623   7294   6538   1565      0      0      0      0      0      0      0 
     0      0      0      0      0    362   5421   7948  10397  11691  12505  12392  11172   9819   9394  10220  12185  14249  14414  12893   6275      0      0      0      0      0      0      0 
     0      0      0      0      0      0   3295   5707   8103   9655  11168  12193  12014  11844  11954  12966  15584  18529  18769  16564   9170      0      0      0      0      0      0      0 
     0      0      0      0      0      0      0      0   1516   2532   4307   6134   7772   8629   9963  11184  14538  18025  18958  16885   9267      0      0      0      0      0      0      0 
     0      0      0      0      0      0      0      0      0      0      0      0      0   2279   5239   8424  13037  17218  18271  15159   7079      0      0      0      0      0      0      0 
     0      0      0      0      0      0      0      0      0      0      0      0      0      0   1179   6395  12656  16884  16733  12418   3393      0      0      0      0      0      0      0 
     0      0      0      0      0      0      0      0      0      0      0      0      0      0      0   6933  14064  17604  16231  10108    351      0      0      0      0      0      0      0 
     0      0      0      0      0      0      0      0      0      0      0      0      0      0    242   8944  16104  19044  16193   9275      0      0      0      0      0      0      0      0 
     0      0      0      0      0      0      0      0      0      0      0      0      0      0   3946  11691  17567  18905  14620   5857      0      0      0      0      0      0      0      0 
     0      0      0      0      0      0      0      0      0      0      0      0      0   1115   8042  13747  16759  16831  10325    487      0      0      0      0      0      0      0      0 
     0      0      0      0      0      0      0      0      0      0      0      0   1018   7560  13032  15716  15700  12243   4432      0      0      0      0      0      0      0      0      0 
     0      0      0      0      0      0      0      0      0      0      0      0   6586  12726  16456  17641  13896   7949      0      0      0      0      0      0      0      0      0      0 
     0      0      0      0      0      0      0      0      0      0      0   2447  11007  16751  18867  16512   9828    870      0      0      0      0      0      0      0      0      0      0 
     0      0      0      0      0      0      0      0      0      0      0   5174  12832  17871  17103  12348   3219      0      0      0      0      0      0      0      0      0      0      0 
     0      0      0      0      0      0      0      0      0      0    411   8228  14713  17442  14704   7473      0      0      0      0      0      0      0      0      0      0      0      0 
     0      0      0      0      0      0      0      0      0      0   3025  10558  15101  16098  11341   3766      0      0      0      0      0      0      0      0      0      0      0      0 
     0      0      0      0      0      0      0      0      0      0   7749  13641  16093  14136   7916      0      0      0      0      0      0      0      0      0      0      0      0      0 
     0      0      0      0      0      0      0      0      0   5186  11822  16035  15890  12871   4933      0      0      0      0      0      0      0      0      0      0      0      0      0 
     0      0      0      0      0      0      0      0    865   6887  12029  14113  12545   8371    423      0      0      0      0      0      0      0      0      0      0      0      0      0 
     0      0      0      0      0      0      0      0    896   5102   8034   9692   7567   3111      0      0      0      0      0      0      0      0      0      0      0      0      0      0 
     0      0      0      0      0      0      0      0      0      0   1015   1854      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0 

INFO: [XSIM 43-3496] Using init file passed via -initfile option "/tools/Xilinx/Vivado/2018.3/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_network_top glbl -prj network.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile /tools/Xilinx/Vivado/2018.3/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s network -debug wave 
Multi-threading is on. Using 2 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/masudalab/DeepCAEonFPGA/HLS/network/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/masudalab/DeepCAEonFPGA/HLS/network/sim/verilog/AESL_axi_s_input_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_input_data
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/masudalab/DeepCAEonFPGA/HLS/network/sim/verilog/pointwise_conv2d_fix_1_SeparableConv2D_1_b_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pointwise_conv2d_fix_1_SeparableConv2D_1_b_s_rom
INFO: [VRFC 10-311] analyzing module pointwise_conv2d_fix_1_SeparableConv2D_1_b_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/masudalab/DeepCAEonFPGA/HLS/network/sim/verilog/network_SeparableConv2D_4_w_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module network_SeparableConv2D_4_w_1_rom
INFO: [VRFC 10-311] analyzing module network_SeparableConv2D_4_w_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/masudalab/DeepCAEonFPGA/HLS/network/sim/verilog/network_SeparableConv2D_1_w_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module network_SeparableConv2D_1_w_1_rom
INFO: [VRFC 10-311] analyzing module network_SeparableConv2D_1_w_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/masudalab/DeepCAEonFPGA/HLS/network/sim/verilog/pointwise_conv2d_fix.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pointwise_conv2d_fix
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/masudalab/DeepCAEonFPGA/HLS/network/sim/verilog/pointwise_conv2d_fix_1_SeparableConv2D_1_w_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pointwise_conv2d_fix_1_SeparableConv2D_1_w_s_rom
INFO: [VRFC 10-311] analyzing module pointwise_conv2d_fix_1_SeparableConv2D_1_w_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/masudalab/DeepCAEonFPGA/HLS/network/sim/verilog/pointwise_conv2d_fix_2_SeparableConv2D_2_b_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pointwise_conv2d_fix_2_SeparableConv2D_2_b_s_rom
INFO: [VRFC 10-311] analyzing module pointwise_conv2d_fix_2_SeparableConv2D_2_b_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/masudalab/DeepCAEonFPGA/HLS/network/sim/verilog/network.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module network
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/masudalab/DeepCAEonFPGA/HLS/network/sim/verilog/network_SeparableConv2D_3_w_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module network_SeparableConv2D_3_w_1_rom
INFO: [VRFC 10-311] analyzing module network_SeparableConv2D_3_w_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/masudalab/DeepCAEonFPGA/HLS/network/sim/verilog/padding2d_fix16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module padding2d_fix16
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/masudalab/DeepCAEonFPGA/HLS/network/sim/verilog/pointwise_conv2d_fix_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pointwise_conv2d_fix_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/masudalab/DeepCAEonFPGA/HLS/network/sim/verilog/network_SeparableConv2D_2_b_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module network_SeparableConv2D_2_b_1_rom
INFO: [VRFC 10-311] analyzing module network_SeparableConv2D_2_b_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/masudalab/DeepCAEonFPGA/HLS/network/sim/verilog/network_SeparableConv2D_2_w_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module network_SeparableConv2D_2_w_1_rom
INFO: [VRFC 10-311] analyzing module network_SeparableConv2D_2_w_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/masudalab/DeepCAEonFPGA/HLS/network/sim/verilog/network_mul_mul_16s_16s_30_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module network_mul_mul_16s_16s_30_1_1_DSP48_1
INFO: [VRFC 10-311] analyzing module network_mul_mul_16s_16s_30_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/masudalab/DeepCAEonFPGA/HLS/network/sim/verilog/pointwise_conv2d_fix_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pointwise_conv2d_fix_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/masudalab/DeepCAEonFPGA/HLS/network/sim/verilog/pointwise_conv2d_fix_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pointwise_conv2d_fix_4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/masudalab/DeepCAEonFPGA/HLS/network/sim/verilog/AESL_axi_slave_AXILiteS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_AXILiteS
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/masudalab/DeepCAEonFPGA/HLS/network/sim/verilog/network_SeparableConv2D_1_b_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module network_SeparableConv2D_1_b_1_rom
INFO: [VRFC 10-311] analyzing module network_SeparableConv2D_1_b_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/masudalab/DeepCAEonFPGA/HLS/network/sim/verilog/pointwise_conv2d_fix_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pointwise_conv2d_fix_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/masudalab/DeepCAEonFPGA/HLS/network/sim/verilog/depthwise_conv2d_fix.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module depthwise_conv2d_fix
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/masudalab/DeepCAEonFPGA/HLS/network/sim/verilog/pointwise_conv2d_fix_3_SeparableConv2D_3_w_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pointwise_conv2d_fix_3_SeparableConv2D_3_w_s_rom
INFO: [VRFC 10-311] analyzing module pointwise_conv2d_fix_3_SeparableConv2D_3_w_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/masudalab/DeepCAEonFPGA/HLS/network/sim/verilog/network_mul_mul_16s_15s_30_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module network_mul_mul_16s_15s_30_1_1_DSP48_2
INFO: [VRFC 10-311] analyzing module network_mul_mul_16s_15s_30_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/masudalab/DeepCAEonFPGA/HLS/network/sim/verilog/max_pooling2d_fix16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module max_pooling2d_fix16
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/masudalab/DeepCAEonFPGA/HLS/network/sim/verilog/network_AXILiteS_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module network_AXILiteS_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/masudalab/DeepCAEonFPGA/HLS/network/sim/verilog/network_MemBank_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module network_MemBank_A_ram
INFO: [VRFC 10-311] analyzing module network_MemBank_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/masudalab/DeepCAEonFPGA/HLS/network/sim/verilog/pointwise_conv2d_fix_SeparableConv2D_0_w_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pointwise_conv2d_fix_SeparableConv2D_0_w_s_rom
INFO: [VRFC 10-311] analyzing module pointwise_conv2d_fix_SeparableConv2D_0_w_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/masudalab/DeepCAEonFPGA/HLS/network/sim/verilog/depthwise_conv2d_fix_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module depthwise_conv2d_fix_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/masudalab/DeepCAEonFPGA/HLS/network/sim/verilog/AESL_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/masudalab/DeepCAEonFPGA/HLS/network/sim/verilog/depthwise_conv2d_fix_SeparableConv2D_0_w_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module depthwise_conv2d_fix_SeparableConv2D_0_w_1_rom
INFO: [VRFC 10-311] analyzing module depthwise_conv2d_fix_SeparableConv2D_0_w_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/masudalab/DeepCAEonFPGA/HLS/network/sim/verilog/pointwise_conv2d_fix_SeparableConv2D_0_b_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pointwise_conv2d_fix_SeparableConv2D_0_b_s_rom
INFO: [VRFC 10-311] analyzing module pointwise_conv2d_fix_SeparableConv2D_0_b_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/masudalab/DeepCAEonFPGA/HLS/network/sim/verilog/pointwise_conv2d_fix_4_SeparableConv2D_4_w_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pointwise_conv2d_fix_4_SeparableConv2D_4_w_s_rom
INFO: [VRFC 10-311] analyzing module pointwise_conv2d_fix_4_SeparableConv2D_4_w_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/masudalab/DeepCAEonFPGA/HLS/network/sim/verilog/depthwise_conv2d_fix_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module depthwise_conv2d_fix_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/masudalab/DeepCAEonFPGA/HLS/network/sim/verilog/network_mul_mul_15s_16s_30_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module network_mul_mul_15s_16s_30_1_1_DSP48_0
INFO: [VRFC 10-311] analyzing module network_mul_mul_15s_16s_30_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/masudalab/DeepCAEonFPGA/HLS/network/sim/verilog/AESL_axi_s_output_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_output_data
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/masudalab/DeepCAEonFPGA/HLS/network/sim/verilog/up_sampling2d_fix16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module up_sampling2d_fix16
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/masudalab/DeepCAEonFPGA/HLS/network/sim/verilog/network_MemBank_Out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module network_MemBank_Out_ram
INFO: [VRFC 10-311] analyzing module network_MemBank_Out
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/masudalab/DeepCAEonFPGA/HLS/network/sim/verilog/pointwise_conv2d_fix_2_SeparableConv2D_2_w_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pointwise_conv2d_fix_2_SeparableConv2D_2_w_s_rom
INFO: [VRFC 10-311] analyzing module pointwise_conv2d_fix_2_SeparableConv2D_2_w_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/masudalab/DeepCAEonFPGA/HLS/network/sim/verilog/pointwise_conv2d_fix_3_SeparableConv2D_3_b_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pointwise_conv2d_fix_3_SeparableConv2D_3_b_s_rom
INFO: [VRFC 10-311] analyzing module pointwise_conv2d_fix_3_SeparableConv2D_3_b_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/masudalab/DeepCAEonFPGA/HLS/network/sim/verilog/network.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_network_top
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.network_SeparableConv2D_1_b_1_ro...
Compiling module xil_defaultlib.network_SeparableConv2D_1_b_1(Da...
Compiling module xil_defaultlib.network_SeparableConv2D_1_w_1_ro...
Compiling module xil_defaultlib.network_SeparableConv2D_1_w_1(Da...
Compiling module xil_defaultlib.network_SeparableConv2D_2_b_1_ro...
Compiling module xil_defaultlib.network_SeparableConv2D_2_b_1(Da...
Compiling module xil_defaultlib.network_SeparableConv2D_2_w_1_ro...
Compiling module xil_defaultlib.network_SeparableConv2D_2_w_1(Da...
Compiling module xil_defaultlib.network_SeparableConv2D_3_w_1_ro...
Compiling module xil_defaultlib.network_SeparableConv2D_3_w_1(Da...
Compiling module xil_defaultlib.network_SeparableConv2D_4_w_1_ro...
Compiling module xil_defaultlib.network_SeparableConv2D_4_w_1(Da...
Compiling module xil_defaultlib.network_AXILiteS_s_axi
Compiling module xil_defaultlib.network_MemBank_A_ram
Compiling module xil_defaultlib.network_MemBank_A(DataWidth=16,A...
Compiling module xil_defaultlib.network_MemBank_Out_ram
Compiling module xil_defaultlib.network_MemBank_Out(DataWidth=16...
Compiling module xil_defaultlib.padding2d_fix16
Compiling module xil_defaultlib.network_mul_mul_16s_16s_30_1_1_D...
Compiling module xil_defaultlib.network_mul_mul_16s_16s_30_1_1(I...
Compiling module xil_defaultlib.depthwise_conv2d_fix_2
Compiling module xil_defaultlib.depthwise_conv2d_fix_1
Compiling module xil_defaultlib.max_pooling2d_fix16
Compiling module xil_defaultlib.pointwise_conv2d_fix_3_Separable...
Compiling module xil_defaultlib.pointwise_conv2d_fix_3_Separable...
Compiling module xil_defaultlib.pointwise_conv2d_fix_3_Separable...
Compiling module xil_defaultlib.pointwise_conv2d_fix_3_Separable...
Compiling module xil_defaultlib.network_mul_mul_16s_15s_30_1_1_D...
Compiling module xil_defaultlib.network_mul_mul_16s_15s_30_1_1(I...
Compiling module xil_defaultlib.pointwise_conv2d_fix_3
Compiling module xil_defaultlib.pointwise_conv2d_fix_1_Separable...
Compiling module xil_defaultlib.pointwise_conv2d_fix_1_Separable...
Compiling module xil_defaultlib.pointwise_conv2d_fix_1_Separable...
Compiling module xil_defaultlib.pointwise_conv2d_fix_1_Separable...
Compiling module xil_defaultlib.pointwise_conv2d_fix_1
Compiling module xil_defaultlib.pointwise_conv2d_fix_2_Separable...
Compiling module xil_defaultlib.pointwise_conv2d_fix_2_Separable...
Compiling module xil_defaultlib.pointwise_conv2d_fix_2_Separable...
Compiling module xil_defaultlib.pointwise_conv2d_fix_2_Separable...
Compiling module xil_defaultlib.pointwise_conv2d_fix_2
Compiling module xil_defaultlib.up_sampling2d_fix16
Compiling module xil_defaultlib.depthwise_conv2d_fix_SeparableCo...
Compiling module xil_defaultlib.depthwise_conv2d_fix_SeparableCo...
Compiling module xil_defaultlib.network_mul_mul_15s_16s_30_1_1_D...
Compiling module xil_defaultlib.network_mul_mul_15s_16s_30_1_1(I...
Compiling module xil_defaultlib.depthwise_conv2d_fix
Compiling module xil_defaultlib.pointwise_conv2d_fix_4_Separable...
Compiling module xil_defaultlib.pointwise_conv2d_fix_4_Separable...
Compiling module xil_defaultlib.pointwise_conv2d_fix_4
Compiling module xil_defaultlib.pointwise_conv2d_fix_SeparableCo...
Compiling module xil_defaultlib.pointwise_conv2d_fix_SeparableCo...
Compiling module xil_defaultlib.pointwise_conv2d_fix_SeparableCo...
Compiling module xil_defaultlib.pointwise_conv2d_fix_SeparableCo...
Compiling module xil_defaultlib.pointwise_conv2d_fix
Compiling module xil_defaultlib.network
Compiling module xil_defaultlib.fifo(DEPTH=784,WIDTH=32)
Compiling module xil_defaultlib.fifo(DEPTH=784,WIDTH=4)
Compiling module xil_defaultlib.fifo(DEPTH=784,WIDTH=1)
Compiling module xil_defaultlib.AESL_axi_s_input_data
Compiling module xil_defaultlib.AESL_axi_s_output_data
Compiling module xil_defaultlib.AESL_axi_slave_AXILiteS
Compiling module xil_defaultlib.apatb_network_top
Compiling module work.glbl
Built simulation snapshot network

****** Webtalk v2018.3.1 (64-bit)
  **** SW Build 2489853 on Tue Mar 26 04:18:30 MDT 2019
  **** IP Build 2486929 on Tue Mar 26 06:44:21 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /home/masudalab/DeepCAEonFPGA/HLS/network/sim/verilog/xsim.dir/network/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/masudalab/DeepCAEonFPGA/HLS/network/sim/verilog/xsim.dir/network/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Dec 19 21:55:49 2019. For additional details about this file, please refer to the WebTalk help file at /tools/Xilinx/Vivado/2018.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Dec 19 21:55:49 2019...

****** xsim v2018.3.1 (64-bit)
  **** SW Build 2489853 on Tue Mar 26 04:18:30 MDT 2019
  **** IP Build 2486929 on Tue Mar 26 06:44:21 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source xsim.dir/network/xsim_script.tcl
# xsim {network} -autoloadwcfg -tclbatch {network.tcl}
Vivado Simulator 2018.3
Time resolution is 1 ps
source network.tcl
## log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
## set designtopgroup [add_wave_group "Design Top Signals"]
## set coutputgroup [add_wave_group "C Outputs" -into $designtopgroup]
## set output_data_group [add_wave_group output_data(axis) -into $coutputgroup]
## add_wave /apatb_network_top/AESL_inst_network/output_data_TDEST -into $output_data_group -radix hex
## add_wave /apatb_network_top/AESL_inst_network/output_data_TID -into $output_data_group -radix hex
## add_wave /apatb_network_top/AESL_inst_network/output_data_TLAST -into $output_data_group -color #ffff00 -radix hex
## add_wave /apatb_network_top/AESL_inst_network/output_data_TUSER -into $output_data_group -radix hex
## add_wave /apatb_network_top/AESL_inst_network/output_data_TSTRB -into $output_data_group -radix hex
## add_wave /apatb_network_top/AESL_inst_network/output_data_TKEEP -into $output_data_group -radix hex
## add_wave /apatb_network_top/AESL_inst_network/output_data_TREADY -into $output_data_group -color #ffff00 -radix hex
## add_wave /apatb_network_top/AESL_inst_network/output_data_TVALID -into $output_data_group -color #ffff00 -radix hex
## add_wave /apatb_network_top/AESL_inst_network/output_data_TDATA -into $output_data_group -radix hex
## set return__return_group [add_wave_group return__return(axi_slave) -into $coutputgroup]
## add_wave /apatb_network_top/AESL_inst_network/interrupt -into $return__return_group -color #ffff00 -radix hex
## add_wave /apatb_network_top/AESL_inst_network/s_axi_AXILiteS_BRESP -into $return__return_group -radix hex
## add_wave /apatb_network_top/AESL_inst_network/s_axi_AXILiteS_BREADY -into $return__return_group -color #ffff00 -radix hex
## add_wave /apatb_network_top/AESL_inst_network/s_axi_AXILiteS_BVALID -into $return__return_group -color #ffff00 -radix hex
## add_wave /apatb_network_top/AESL_inst_network/s_axi_AXILiteS_RRESP -into $return__return_group -radix hex
## add_wave /apatb_network_top/AESL_inst_network/s_axi_AXILiteS_RDATA -into $return__return_group -radix hex
## add_wave /apatb_network_top/AESL_inst_network/s_axi_AXILiteS_RREADY -into $return__return_group -color #ffff00 -radix hex
## add_wave /apatb_network_top/AESL_inst_network/s_axi_AXILiteS_RVALID -into $return__return_group -color #ffff00 -radix hex
## add_wave /apatb_network_top/AESL_inst_network/s_axi_AXILiteS_ARREADY -into $return__return_group -color #ffff00 -radix hex
## add_wave /apatb_network_top/AESL_inst_network/s_axi_AXILiteS_ARVALID -into $return__return_group -color #ffff00 -radix hex
## add_wave /apatb_network_top/AESL_inst_network/s_axi_AXILiteS_ARADDR -into $return__return_group -radix hex
## add_wave /apatb_network_top/AESL_inst_network/s_axi_AXILiteS_WSTRB -into $return__return_group -radix hex
## add_wave /apatb_network_top/AESL_inst_network/s_axi_AXILiteS_WDATA -into $return__return_group -radix hex
## add_wave /apatb_network_top/AESL_inst_network/s_axi_AXILiteS_WREADY -into $return__return_group -color #ffff00 -radix hex
## add_wave /apatb_network_top/AESL_inst_network/s_axi_AXILiteS_WVALID -into $return__return_group -color #ffff00 -radix hex
## add_wave /apatb_network_top/AESL_inst_network/s_axi_AXILiteS_AWREADY -into $return__return_group -color #ffff00 -radix hex
## add_wave /apatb_network_top/AESL_inst_network/s_axi_AXILiteS_AWVALID -into $return__return_group -color #ffff00 -radix hex
## add_wave /apatb_network_top/AESL_inst_network/s_axi_AXILiteS_AWADDR -into $return__return_group -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set input_data_group [add_wave_group input_data(axis) -into $cinputgroup]
## add_wave /apatb_network_top/AESL_inst_network/input_data_TDEST -into $input_data_group -radix hex
## add_wave /apatb_network_top/AESL_inst_network/input_data_TID -into $input_data_group -radix hex
## add_wave /apatb_network_top/AESL_inst_network/input_data_TLAST -into $input_data_group -color #ffff00 -radix hex
## add_wave /apatb_network_top/AESL_inst_network/input_data_TUSER -into $input_data_group -radix hex
## add_wave /apatb_network_top/AESL_inst_network/input_data_TSTRB -into $input_data_group -radix hex
## add_wave /apatb_network_top/AESL_inst_network/input_data_TKEEP -into $input_data_group -radix hex
## add_wave /apatb_network_top/AESL_inst_network/input_data_TREADY -into $input_data_group -color #ffff00 -radix hex
## add_wave /apatb_network_top/AESL_inst_network/input_data_TVALID -into $input_data_group -color #ffff00 -radix hex
## add_wave /apatb_network_top/AESL_inst_network/input_data_TDATA -into $input_data_group -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake(internal)" -into $designtopgroup]
## add_wave /apatb_network_top/AESL_inst_network/ap_done -into $blocksiggroup
## add_wave /apatb_network_top/AESL_inst_network/ap_idle -into $blocksiggroup
## add_wave /apatb_network_top/AESL_inst_network/ap_ready -into $blocksiggroup
## add_wave /apatb_network_top/AESL_inst_network/ap_start -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_network_top/AESL_inst_network/ap_rst_n -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_network_top/AESL_inst_network/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_network_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_network_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_network_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_network_top/LENGTH_input_data_V_data_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_network_top/LENGTH_input_data_V_keep_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_network_top/LENGTH_input_data_V_strb_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_network_top/LENGTH_input_data_V_user_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_network_top/LENGTH_input_data_V_last_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_network_top/LENGTH_input_data_V_id_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_network_top/LENGTH_input_data_V_dest_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_network_top/LENGTH_output_data_V_data_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_network_top/LENGTH_output_data_V_keep_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_network_top/LENGTH_output_data_V_strb_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_network_top/LENGTH_output_data_V_user_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_network_top/LENGTH_output_data_V_last_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_network_top/LENGTH_output_data_V_id_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_network_top/LENGTH_output_data_V_dest_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_network_top/LENGTH_ap_return -into $tb_portdepth_group -radix hex
## set tbcoutputgroup [add_wave_group "C Outputs" -into $testbenchgroup]
## set tb_output_data_group [add_wave_group output_data(axis) -into $tbcoutputgroup]
## add_wave /apatb_network_top/output_data_TDEST -into $tb_output_data_group -radix hex
## add_wave /apatb_network_top/output_data_TID -into $tb_output_data_group -radix hex
## add_wave /apatb_network_top/output_data_TLAST -into $tb_output_data_group -color #ffff00 -radix hex
## add_wave /apatb_network_top/output_data_TUSER -into $tb_output_data_group -radix hex
## add_wave /apatb_network_top/output_data_TSTRB -into $tb_output_data_group -radix hex
## add_wave /apatb_network_top/output_data_TKEEP -into $tb_output_data_group -radix hex
## add_wave /apatb_network_top/output_data_TREADY -into $tb_output_data_group -color #ffff00 -radix hex
## add_wave /apatb_network_top/output_data_TVALID -into $tb_output_data_group -color #ffff00 -radix hex
## add_wave /apatb_network_top/output_data_TDATA -into $tb_output_data_group -radix hex
## set tb_return__return_group [add_wave_group return__return(axi_slave) -into $tbcoutputgroup]
## add_wave /apatb_network_top/AXILiteS_INTERRUPT -into $tb_return__return_group -color #ffff00 -radix hex
## add_wave /apatb_network_top/AXILiteS_BRESP -into $tb_return__return_group -radix hex
## add_wave /apatb_network_top/AXILiteS_BREADY -into $tb_return__return_group -color #ffff00 -radix hex
## add_wave /apatb_network_top/AXILiteS_BVALID -into $tb_return__return_group -color #ffff00 -radix hex
## add_wave /apatb_network_top/AXILiteS_RRESP -into $tb_return__return_group -radix hex
## add_wave /apatb_network_top/AXILiteS_RDATA -into $tb_return__return_group -radix hex
## add_wave /apatb_network_top/AXILiteS_RREADY -into $tb_return__return_group -color #ffff00 -radix hex
## add_wave /apatb_network_top/AXILiteS_RVALID -into $tb_return__return_group -color #ffff00 -radix hex
## add_wave /apatb_network_top/AXILiteS_ARREADY -into $tb_return__return_group -color #ffff00 -radix hex
## add_wave /apatb_network_top/AXILiteS_ARVALID -into $tb_return__return_group -color #ffff00 -radix hex
## add_wave /apatb_network_top/AXILiteS_ARADDR -into $tb_return__return_group -radix hex
## add_wave /apatb_network_top/AXILiteS_WSTRB -into $tb_return__return_group -radix hex
## add_wave /apatb_network_top/AXILiteS_WDATA -into $tb_return__return_group -radix hex
## add_wave /apatb_network_top/AXILiteS_WREADY -into $tb_return__return_group -color #ffff00 -radix hex
## add_wave /apatb_network_top/AXILiteS_WVALID -into $tb_return__return_group -color #ffff00 -radix hex
## add_wave /apatb_network_top/AXILiteS_AWREADY -into $tb_return__return_group -color #ffff00 -radix hex
## add_wave /apatb_network_top/AXILiteS_AWVALID -into $tb_return__return_group -color #ffff00 -radix hex
## add_wave /apatb_network_top/AXILiteS_AWADDR -into $tb_return__return_group -radix hex
## set tbcinputgroup [add_wave_group "C Inputs" -into $testbenchgroup]
## set tb_input_data_group [add_wave_group input_data(axis) -into $tbcinputgroup]
## add_wave /apatb_network_top/input_data_TDEST -into $tb_input_data_group -radix hex
## add_wave /apatb_network_top/input_data_TID -into $tb_input_data_group -radix hex
## add_wave /apatb_network_top/input_data_TLAST -into $tb_input_data_group -color #ffff00 -radix hex
## add_wave /apatb_network_top/input_data_TUSER -into $tb_input_data_group -radix hex
## add_wave /apatb_network_top/input_data_TSTRB -into $tb_input_data_group -radix hex
## add_wave /apatb_network_top/input_data_TKEEP -into $tb_input_data_group -radix hex
## add_wave /apatb_network_top/input_data_TREADY -into $tb_input_data_group -color #ffff00 -radix hex
## add_wave /apatb_network_top/input_data_TVALID -into $tb_input_data_group -color #ffff00 -radix hex
## add_wave /apatb_network_top/input_data_TDATA -into $tb_input_data_group -radix hex
## save_wave_config network.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "125000"
// RTL Simulation : 1 / 1 [100.00%] @ "12848805000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 12848845 ns : File "/home/masudalab/DeepCAEonFPGA/HLS/network/sim/verilog/network.autotb.v" Line 498
run: Time (s): cpu = 00:00:22 ; elapsed = 00:01:00 . Memory (MB): peak = 1417.059 ; gain = 8.004 ; free physical = 2291 ; free virtual = 9387
## quit
INFO: [Common 17-206] Exiting xsim at Thu Dec 19 21:56:59 2019...

output_buffer_length : 0


output_buffer_length : 784

     0 

     0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0 
     0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0 
     0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0 
     0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0 
     0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0 
     0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0 
     0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0 
     0      0      0      0      0      0   2477   4867   6318   6803   6312   5533   3890   2450   2132   2999   4718   6623   7294   6538   1565      0      0      0      0      0      0      0 
     0      0      0      0      0    362   5421   7948  10397  11691  12505  12392  11172   9819   9394  10220  12185  14249  14414  12893   6275      0      0      0      0      0      0      0 
     0      0      0      0      0      0   3295   5707   8103   9655  11168  12193  12014  11844  11954  12966  15584  18529  18769  16564   9170      0      0      0      0      0      0      0 
     0      0      0      0      0      0      0      0   1516   2532   4307   6134   7772   8629   9963  11184  14538  18025  18958  16885   9267      0      0      0      0      0      0      0 
     0      0      0      0      0      0      0      0      0      0      0      0      0   2279   5239   8424  13037  17218  18271  15159   7079      0      0      0      0      0      0      0 
     0      0      0      0      0      0      0      0      0      0      0      0      0      0   1179   6395  12656  16884  16733  12418   3393      0      0      0      0      0      0      0 
     0      0      0      0      0      0      0      0      0      0      0      0      0      0      0   6933  14064  17604  16231  10108    351      0      0      0      0      0      0      0 
     0      0      0      0      0      0      0      0      0      0      0      0      0      0    242   8944  16104  19044  16193   9275      0      0      0      0      0      0      0      0 
     0      0      0      0      0      0      0      0      0      0      0      0      0      0   3946  11691  17567  18905  14620   5857      0      0      0      0      0      0      0      0 
     0      0      0      0      0      0      0      0      0      0      0      0      0   1115   8042  13747  16759  16831  10325    487      0      0      0      0      0      0      0      0 
     0      0      0      0      0      0      0      0      0      0      0      0   1018   7560  13032  15716  15700  12243   4432      0      0      0      0      0      0      0      0      0 
     0      0      0      0      0      0      0      0      0      0      0      0   6586  12726  16456  17641  13896   7949      0      0      0      0      0      0      0      0      0      0 
     0      0      0      0      0      0      0      0      0      0      0   2447  11007  16751  18867  16512   9828    870      0      0      0      0      0      0      0      0      0      0 
     0      0      0      0      0      0      0      0      0      0      0   5174  12832  17871  17103  12348   3219      0      0      0      0      0      0      0      0      0      0      0 
     0      0      0      0      0      0      0      0      0      0    411   8228  14713  17442  14704   7473      0      0      0      0      0      0      0      0      0      0      0      0 
     0      0      0      0      0      0      0      0      0      0   3025  10558  15101  16098  11341   3766      0      0      0      0      0      0      0      0      0      0      0      0 
     0      0      0      0      0      0      0      0      0      0   7749  13641  16093  14136   7916      0      0      0      0      0      0      0      0      0      0      0      0      0 
     0      0      0      0      0      0      0      0      0   5186  11822  16035  15890  12871   4933      0      0      0      0      0      0      0      0      0      0      0      0      0 
     0      0      0      0      0      0      0      0    865   6887  12029  14113  12545   8371    423      0      0      0      0      0      0      0      0      0      0      0      0      0 
     0      0      0      0      0      0      0      0    896   5102   8034   9692   7567   3111      0      0      0      0      0      0      0      0      0      0      0      0      0      0 
     0      0      0      0      0      0      0      0      0      0   1015   1854      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0 

