Analysis & Synthesis report for FlappyBird-FlappyCompsys
Fri Jun 05 03:56:39 2020
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis IP Cores Summary
  6. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Fri Jun 05 03:56:39 2020               ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; FlappyBird-FlappyCompsys                        ;
; Top-level Entity Name              ; FlappyBird-FlappyCompsys                        ;
; Family                             ; Cyclone III                                     ;
; Total logic elements               ; N/A until Partition Merge                       ;
;     Total combinational functions  ; N/A until Partition Merge                       ;
;     Dedicated logic registers      ; N/A until Partition Merge                       ;
; Total registers                    ; N/A until Partition Merge                       ;
; Total pins                         ; N/A until Partition Merge                       ;
; Total virtual pins                 ; N/A until Partition Merge                       ;
; Total memory bits                  ; N/A until Partition Merge                       ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                       ;
; Total PLLs                         ; N/A until Partition Merge                       ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                                    ;
+----------------------------------------------------------------------------+--------------------------+--------------------------+
; Option                                                                     ; Setting                  ; Default Value            ;
+----------------------------------------------------------------------------+--------------------------+--------------------------+
; Device                                                                     ; EP3C16F484C6             ;                          ;
; Top-level entity name                                                      ; FlappyBird-FlappyCompsys ; FlappyBird-FlappyCompsys ;
; Family name                                                                ; Cyclone III              ; Cyclone IV GX            ;
; Use smart compilation                                                      ; Off                      ; Off                      ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                       ; On                       ;
; Enable compact report table                                                ; Off                      ; Off                      ;
; Restructure Multiplexers                                                   ; Auto                     ; Auto                     ;
; Create Debugging Nodes for IP Cores                                        ; Off                      ; Off                      ;
; Preserve fewer node names                                                  ; On                       ; On                       ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                      ; Off                      ;
; Verilog Version                                                            ; Verilog_2001             ; Verilog_2001             ;
; VHDL Version                                                               ; VHDL_1993                ; VHDL_1993                ;
; State Machine Processing                                                   ; Auto                     ; Auto                     ;
; Safe State Machine                                                         ; Off                      ; Off                      ;
; Extract Verilog State Machines                                             ; On                       ; On                       ;
; Extract VHDL State Machines                                                ; On                       ; On                       ;
; Ignore Verilog initial constructs                                          ; Off                      ; Off                      ;
; Iteration limit for constant Verilog loops                                 ; 5000                     ; 5000                     ;
; Iteration limit for non-constant Verilog loops                             ; 250                      ; 250                      ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                       ; On                       ;
; Infer RAMs from Raw Logic                                                  ; On                       ; On                       ;
; Parallel Synthesis                                                         ; On                       ; On                       ;
; DSP Block Balancing                                                        ; Auto                     ; Auto                     ;
; NOT Gate Push-Back                                                         ; On                       ; On                       ;
; Power-Up Don't Care                                                        ; On                       ; On                       ;
; Remove Redundant Logic Cells                                               ; Off                      ; Off                      ;
; Remove Duplicate Registers                                                 ; On                       ; On                       ;
; Ignore CARRY Buffers                                                       ; Off                      ; Off                      ;
; Ignore CASCADE Buffers                                                     ; Off                      ; Off                      ;
; Ignore GLOBAL Buffers                                                      ; Off                      ; Off                      ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                      ; Off                      ;
; Ignore LCELL Buffers                                                       ; Off                      ; Off                      ;
; Ignore SOFT Buffers                                                        ; On                       ; On                       ;
; Limit AHDL Integers to 32 Bits                                             ; Off                      ; Off                      ;
; Optimization Technique                                                     ; Balanced                 ; Balanced                 ;
; Carry Chain Length                                                         ; 70                       ; 70                       ;
; Auto Carry Chains                                                          ; On                       ; On                       ;
; Auto Open-Drain Pins                                                       ; On                       ; On                       ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                      ; Off                      ;
; Auto ROM Replacement                                                       ; On                       ; On                       ;
; Auto RAM Replacement                                                       ; On                       ; On                       ;
; Auto DSP Block Replacement                                                 ; On                       ; On                       ;
; Auto Shift Register Replacement                                            ; Auto                     ; Auto                     ;
; Allow Shift Register Merging across Hierarchies                            ; Auto                     ; Auto                     ;
; Auto Clock Enable Replacement                                              ; On                       ; On                       ;
; Strict RAM Replacement                                                     ; Off                      ; Off                      ;
; Allow Synchronous Control Signals                                          ; On                       ; On                       ;
; Force Use of Synchronous Clear Signals                                     ; Off                      ; Off                      ;
; Auto RAM Block Balancing                                                   ; On                       ; On                       ;
; Auto RAM to Logic Cell Conversion                                          ; Off                      ; Off                      ;
; Auto Resource Sharing                                                      ; Off                      ; Off                      ;
; Allow Any RAM Size For Recognition                                         ; Off                      ; Off                      ;
; Allow Any ROM Size For Recognition                                         ; Off                      ; Off                      ;
; Allow Any Shift Register Size For Recognition                              ; Off                      ; Off                      ;
; Use LogicLock Constraints during Resource Balancing                        ; On                       ; On                       ;
; Ignore translate_off and synthesis_off directives                          ; Off                      ; Off                      ;
; Timing-Driven Synthesis                                                    ; On                       ; On                       ;
; Report Parameter Settings                                                  ; On                       ; On                       ;
; Report Source Assignments                                                  ; On                       ; On                       ;
; Report Connectivity Checks                                                 ; On                       ; On                       ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                      ; Off                      ;
; Synchronization Register Chain Length                                      ; 2                        ; 2                        ;
; PowerPlay Power Optimization                                               ; Normal compilation       ; Normal compilation       ;
; HDL message level                                                          ; Level2                   ; Level2                   ;
; Suppress Register Optimization Related Messages                            ; Off                      ; Off                      ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000                     ; 5000                     ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000                     ; 5000                     ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                      ; 100                      ;
; Clock MUX Protection                                                       ; On                       ; On                       ;
; Auto Gated Clock Conversion                                                ; Off                      ; Off                      ;
; Block Design Naming                                                        ; Auto                     ; Auto                     ;
; SDC constraint protection                                                  ; Off                      ; Off                      ;
; Synthesis Effort                                                           ; Auto                     ; Auto                     ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                       ; On                       ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                      ; Off                      ;
; Analysis & Synthesis Message Level                                         ; Medium                   ; Medium                   ;
; Disable Register Merging Across Hierarchies                                ; Auto                     ; Auto                     ;
; Resource Aware Inference For Block RAM                                     ; On                       ; On                       ;
; Synthesis Seed                                                             ; 1                        ; 1                        ;
+----------------------------------------------------------------------------+--------------------------+--------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 16     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                             ;
+--------+--------------+---------+--------------+--------------+----------------------------------------+----------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                        ; IP Include File                                          ;
+--------+--------------+---------+--------------+--------------+----------------------------------------+----------------------------------------------------------+
; Altera ; ALTPLL       ; 13.0    ; N/A          ; N/A          ; |FlappyBird-FlappyCompsys|altpll1:inst ; D:/Docs/GitHub/flappy-bird-VHDL/output_files/altpll1.vhd ;
+--------+--------------+---------+--------------+--------------+----------------------------------------+----------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Fri Jun 05 03:56:38 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off FlappyBird-FlappyCompsys -c FlappyBird-FlappyCompsys
Warning (125092): Tcl Script File altpll0.qip not found
    Info (125063): set_global_assignment -name QIP_FILE altpll0.qip
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 2 design units, including 1 entities, in source file text_display_main_menu.vhd
    Info (12022): Found design unit 1: text_display_main_menu-arch
    Info (12023): Found entity 1: text_display_main_menu
Info (12021): Found 2 design units, including 1 entities, in source file text_display_general.vhd
    Info (12022): Found design unit 1: text_display_general-arch
    Info (12023): Found entity 1: text_display_general
Info (12021): Found 2 design units, including 1 entities, in source file 1bit_sev_seg.vhd
    Info (12022): Found design unit 1: one_bit_seg7-behaviour
    Info (12023): Found entity 1: one_bit_seg7
Info (12021): Found 2 design units, including 1 entities, in source file bird.vhd
    Info (12022): Found design unit 1: bird-behavior
    Info (12023): Found entity 1: bird
Info (12021): Found 2 design units, including 1 entities, in source file score_sev_seg.vhd
    Info (12022): Found design unit 1: score_seg7-behaviour
    Info (12023): Found entity 1: score_seg7
Info (12021): Found 2 design units, including 1 entities, in source file massive_counter.vhd
    Info (12022): Found design unit 1: Massive_Counter-structural
    Info (12023): Found entity 1: Massive_Counter
Info (12021): Found 2 design units, including 1 entities, in source file clock_divider.vhd
    Info (12022): Found design unit 1: clk_div-behaviour
    Info (12023): Found entity 1: clk_div
Info (12021): Found 2 design units, including 1 entities, in source file char_rom.vhd
    Info (12022): Found design unit 1: char_rom-SYN
    Info (12023): Found entity 1: char_rom
Info (12021): Found 2 design units, including 1 entities, in source file bcd_counter.vhd
    Info (12022): Found design unit 1: BCD_counter-behaviour
    Info (12023): Found entity 1: BCD_counter
Info (12021): Found 2 design units, including 1 entities, in source file vga_sync.vhd
    Info (12022): Found design unit 1: VGA_SYNC-a
    Info (12023): Found entity 1: VGA_SYNC
Info (12021): Found 2 design units, including 1 entities, in source file mouse_new_ver.vhd
    Info (12022): Found design unit 1: MOUSE-behavior
    Info (12023): Found entity 1: MOUSE
Info (12021): Found 1 design units, including 1 entities, in source file flappybird-flappycompsys.bdf
    Info (12023): Found entity 1: FlappyBird-FlappyCompsys
Info (12021): Found 2 design units, including 1 entities, in source file pipes.vhd
    Info (12022): Found design unit 1: pipes-behavior
    Info (12023): Found entity 1: pipes
Info (12021): Found 2 design units, including 1 entities, in source file final_display.vhd
    Info (12022): Found design unit 1: final_display-behavior
    Info (12023): Found entity 1: final_display
Info (12021): Found 2 design units, including 1 entities, in source file output_files/altpll0.vhd
    Info (12022): Found design unit 1: altpll0-SYN
    Info (12023): Found entity 1: altpll0
Info (12021): Found 2 design units, including 1 entities, in source file output_files/altpll1.vhd
    Info (12022): Found design unit 1: altpll1-SYN
    Info (12023): Found entity 1: altpll1
Info (12021): Found 2 design units, including 1 entities, in source file lfsr.vhd
    Info (12022): Found design unit 1: LFSR-behavioral
    Info (12023): Found entity 1: LFSR
Info (12127): Elaborating entity "FlappyBird-FlappyCompsys" for the top level hierarchy
Warning (275083): Bus "Q_Out1[3..0]" found using same base name as "Q_Out", which might lead to a name conflict.
Warning (275080): Converted elements in bus name "Q_Out" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "Q_Out[3..0]" to "Q_Out3..0"
Warning (275080): Converted elements in bus name "Q_Out1" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "Q_Out1[3..0]" to "Q_Out13..0"
Info (12128): Elaborating entity "VGA_SYNC" for hierarchy "VGA_SYNC:inst1"
Info (12128): Elaborating entity "altpll1" for hierarchy "altpll1:inst"
Info (12128): Elaborating entity "altpll" for hierarchy "altpll1:inst|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "altpll1:inst|altpll:altpll_component"
Info (12133): Instantiated megafunction "altpll1:inst|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=altpll1"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altpll1_altpll.v
    Info (12023): Found entity 1: altpll1_altpll
Info (12128): Elaborating entity "altpll1_altpll" for hierarchy "altpll1:inst|altpll:altpll_component|altpll1_altpll:auto_generated"
Info (12128): Elaborating entity "final_display" for hierarchy "final_display:inst7"
Info (12128): Elaborating entity "bird" for hierarchy "bird:inst5"
Warning (10492): VHDL Process Statement warning at bird.vhd(45): signal "sw0" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at bird.vhd(45): signal "temp_bird_dead" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at bird.vhd(45): signal "sw2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at bird.vhd(63): signal "pipe1_x_pos" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at bird.vhd(63): signal "pipe_size" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at bird.vhd(63): signal "pipe1_top_y_pos" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at bird.vhd(63): signal "bird_y_pos" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at bird.vhd(63): signal "pipe1_bottom_y_pos" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at bird.vhd(64): signal "pipe2_x_pos" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at bird.vhd(64): signal "pipe_size" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at bird.vhd(64): signal "pipe2_top_y_pos" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at bird.vhd(64): signal "bird_y_pos" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at bird.vhd(64): signal "pipe2_bottom_y_pos" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at bird.vhd(65): signal "pipe3_x_pos" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at bird.vhd(65): signal "pipe_size" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at bird.vhd(65): signal "pipe3_top_y_pos" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at bird.vhd(65): signal "bird_y_pos" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at bird.vhd(65): signal "pipe3_bottom_y_pos" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at bird.vhd(66): signal "bird_y_pos" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at bird.vhd(66): signal "bird_size" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10631): VHDL Process Statement warning at bird.vhd(42): inferring latch(es) for signal or variable "reset_score", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at bird.vhd(42): inferring latch(es) for signal or variable "bird_dead", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at bird.vhd(42): inferring latch(es) for signal or variable "temp_bird_dead", which holds its previous value in one or more paths through the process
Warning (10492): VHDL Process Statement warning at bird.vhd(80): signal "sw2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10631): VHDL Process Statement warning at bird.vhd(78): inferring latch(es) for signal or variable "bird_dead", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at bird.vhd(78): inferring latch(es) for signal or variable "temp_bird_dead", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at bird.vhd(78): inferring latch(es) for signal or variable "bird_y_pos", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at bird.vhd(78): inferring latch(es) for signal or variable "reset_score", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "reset_score" at bird.vhd(78)
Info (10041): Inferred latch for "bird_y_pos[0]" at bird.vhd(78)
Info (10041): Inferred latch for "bird_y_pos[1]" at bird.vhd(78)
Info (10041): Inferred latch for "bird_y_pos[2]" at bird.vhd(78)
Info (10041): Inferred latch for "bird_y_pos[3]" at bird.vhd(78)
Info (10041): Inferred latch for "bird_y_pos[4]" at bird.vhd(78)
Info (10041): Inferred latch for "bird_y_pos[5]" at bird.vhd(78)
Info (10041): Inferred latch for "bird_y_pos[6]" at bird.vhd(78)
Info (10041): Inferred latch for "bird_y_pos[7]" at bird.vhd(78)
Info (10041): Inferred latch for "bird_y_pos[8]" at bird.vhd(78)
Info (10041): Inferred latch for "bird_y_pos[9]" at bird.vhd(78)
Info (10041): Inferred latch for "temp_bird_dead" at bird.vhd(78)
Info (10041): Inferred latch for "bird_dead" at bird.vhd(78)
Info (10041): Inferred latch for "temp_bird_dead" at bird.vhd(42)
Info (10041): Inferred latch for "bird_dead" at bird.vhd(42)
Info (10041): Inferred latch for "reset_score" at bird.vhd(42)
Error (10028): Can't resolve multiple constant drivers for net "bird_dead" at bird.vhd(78) File: D:/Docs/GitHub/flappy-bird-VHDL/bird.vhd Line: 78
Error (10029): Constant driver at bird.vhd(42) File: D:/Docs/GitHub/flappy-bird-VHDL/bird.vhd Line: 42
Error (10028): Can't resolve multiple constant drivers for net "reset_score" at bird.vhd(78) File: D:/Docs/GitHub/flappy-bird-VHDL/bird.vhd Line: 78
Error (10028): Can't resolve multiple constant drivers for net "bird_y_pos[9]" at bird.vhd(48) File: D:/Docs/GitHub/flappy-bird-VHDL/bird.vhd Line: 48
Error (10029): Constant driver at bird.vhd(78) File: D:/Docs/GitHub/flappy-bird-VHDL/bird.vhd Line: 78
Error (10028): Can't resolve multiple constant drivers for net "bird_y_pos[8]" at bird.vhd(48) File: D:/Docs/GitHub/flappy-bird-VHDL/bird.vhd Line: 48
Error (10028): Can't resolve multiple constant drivers for net "bird_y_pos[7]" at bird.vhd(48) File: D:/Docs/GitHub/flappy-bird-VHDL/bird.vhd Line: 48
Error (10028): Can't resolve multiple constant drivers for net "bird_y_pos[6]" at bird.vhd(48) File: D:/Docs/GitHub/flappy-bird-VHDL/bird.vhd Line: 48
Error (10028): Can't resolve multiple constant drivers for net "bird_y_pos[5]" at bird.vhd(48) File: D:/Docs/GitHub/flappy-bird-VHDL/bird.vhd Line: 48
Error (10028): Can't resolve multiple constant drivers for net "bird_y_pos[4]" at bird.vhd(48) File: D:/Docs/GitHub/flappy-bird-VHDL/bird.vhd Line: 48
Error (10028): Can't resolve multiple constant drivers for net "bird_y_pos[3]" at bird.vhd(48) File: D:/Docs/GitHub/flappy-bird-VHDL/bird.vhd Line: 48
Error (10028): Can't resolve multiple constant drivers for net "bird_y_pos[2]" at bird.vhd(48) File: D:/Docs/GitHub/flappy-bird-VHDL/bird.vhd Line: 48
Error (10028): Can't resolve multiple constant drivers for net "bird_y_pos[1]" at bird.vhd(48) File: D:/Docs/GitHub/flappy-bird-VHDL/bird.vhd Line: 48
Error (10028): Can't resolve multiple constant drivers for net "bird_y_pos[0]" at bird.vhd(48) File: D:/Docs/GitHub/flappy-bird-VHDL/bird.vhd Line: 48
Error (10028): Can't resolve multiple constant drivers for net "temp_bird_dead" at bird.vhd(42) File: D:/Docs/GitHub/flappy-bird-VHDL/bird.vhd Line: 42
Error (12152): Can't elaborate user hierarchy "bird:inst5"
Error: Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 16 errors, 35 warnings
    Error: Peak virtual memory: 4635 megabytes
    Error: Processing ended: Fri Jun 05 03:56:39 2020
    Error: Elapsed time: 00:00:01
    Error: Total CPU time (on all processors): 00:00:01


