{
  "Top": "myproject_axi",
  "RtlTop": "myproject_axi",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "1",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg400",
    "Speed": "-1"
  },
  "HlsSolution": {"Config": [
      "config_export -description=NN",
      "config_export -display_name=hls4ml-nn",
      "config_export -format=ip_catalog",
      "config_export -library=hls4ml",
      "config_export -rtl=verilog",
      "config_export -vendor=CERN"
    ]},
  "Args": {
    "in": {
      "index": "0",
      "type": {
        "kinds": [
          "struct",
          "array"
        ],
        "dataType": "input_axi_t",
        "arraySizes": ["16"],
        "structImpl": "flat-interface",
        "fields": {
          "data": {
            "order": "0",
            "dataType": "ap_fixed",
            "dataWidth": "16",
            "portRef": "TDATA",
            "structImpl": "interface"
          },
          "last": {
            "order": "1",
            "dataType": "bool",
            "dataWidth": "1",
            "portRef": "TDATA",
            "structImpl": "field"
          }
        }
      }
    },
    "out": {
      "index": "1",
      "type": {
        "kinds": [
          "struct",
          "array"
        ],
        "dataType": "output_axi_t",
        "arraySizes": ["5"],
        "structImpl": "flat-interface",
        "fields": {
          "data": {
            "order": "0",
            "dataType": "ap_fixed",
            "dataWidth": "16",
            "portRef": "TDATA",
            "structImpl": "interface"
          },
          "last": {
            "order": "1",
            "dataType": "bool",
            "dataWidth": "1",
            "portRef": "TDATA",
            "structImpl": "field"
          }
        }
      }
    },
    "vector_rows": {
      "index": "2",
      "type": {
        "dataType": "unsigned",
        "dataWidth": "32",
        "interfaceRef": "s_axi_AXILiteS",
        "registerRefs": ["vector_rows"]
      }
    }
  },
  "Return": {
    
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "5",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "287",
    "Uncertainty": "0.625"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 5.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "CERN",
    "Library": "hls4ml",
    "Name": "myproject_axi",
    "Version": "1.0",
    "DisplayName": "hls4ml-nn",
    "Revision": "",
    "Description": "NN",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": ""
  },
  "Files": {
    "CSource": [
      "..\/..\/firmware\/myproject.cpp",
      "..\/..\/firmware\/myproject_axi.cpp"
    ],
    "Vhdl": [
      "impl\/vhdl\/dense_resource.vhd",
      "impl\/vhdl\/dense_resource_1.vhd",
      "impl\/vhdl\/dense_resource_1_hbi.vhd",
      "impl\/vhdl\/dense_resource_2.vhd",
      "impl\/vhdl\/dense_resource_2_lbW.vhd",
      "impl\/vhdl\/dense_resource_3.vhd",
      "impl\/vhdl\/dense_resource_3_bkb.vhd",
      "impl\/vhdl\/dense_resource_3_cud.vhd",
      "impl\/vhdl\/dense_resource_oujbC.vhd",
      "impl\/vhdl\/dense_resource_w8_V.vhd",
      "impl\/vhdl\/fifo_w6_d2_A.vhd",
      "impl\/vhdl\/fifo_w16_d2_A.vhd",
      "impl\/vhdl\/fifo_w256_d2_A.vhd",
      "impl\/vhdl\/myproject.vhd",
      "impl\/vhdl\/myproject_axi_AXILiteS_s_axi.vhd",
      "impl\/vhdl\/myproject_axi_lshdEe.vhd",
      "impl\/vhdl\/myproject_axi_mulg8j.vhd",
      "impl\/vhdl\/myproject_axi_mulocq.vhd",
      "impl\/vhdl\/myproject_axi_muxeOg.vhd",
      "impl\/vhdl\/myproject_axi_muxfYi.vhd",
      "impl\/vhdl\/myproject_axi_muxibs.vhd",
      "impl\/vhdl\/myproject_axi_muxkbM.vhd",
      "impl\/vhdl\/myproject_axi_muxqcK.vhd",
      "impl\/vhdl\/myproject_entry153.vhd",
      "impl\/vhdl\/regslice_core.vhd",
      "impl\/vhdl\/relu.vhd",
      "impl\/vhdl\/relu_1.vhd",
      "impl\/vhdl\/relu_2.vhd",
      "impl\/vhdl\/softmax_latency.vhd",
      "impl\/vhdl\/softmax_latency_emb6.vhd",
      "impl\/vhdl\/softmax_latency_incg.vhd",
      "impl\/vhdl\/start_for_dense_rpcA.vhd",
      "impl\/vhdl\/myproject_axi.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/dense_resource.v",
      "impl\/verilog\/dense_resource_1.v",
      "impl\/verilog\/dense_resource_1_hbi.v",
      "impl\/verilog\/dense_resource_1_hbi_rom.dat",
      "impl\/verilog\/dense_resource_2.v",
      "impl\/verilog\/dense_resource_2_lbW.v",
      "impl\/verilog\/dense_resource_2_lbW_rom.dat",
      "impl\/verilog\/dense_resource_3.v",
      "impl\/verilog\/dense_resource_3_bkb.v",
      "impl\/verilog\/dense_resource_3_bkb_rom.dat",
      "impl\/verilog\/dense_resource_3_cud.v",
      "impl\/verilog\/dense_resource_3_cud_rom.dat",
      "impl\/verilog\/dense_resource_oujbC.v",
      "impl\/verilog\/dense_resource_oujbC_rom.dat",
      "impl\/verilog\/dense_resource_w8_V.v",
      "impl\/verilog\/dense_resource_w8_V_rom.dat",
      "impl\/verilog\/fifo_w6_d2_A.v",
      "impl\/verilog\/fifo_w16_d2_A.v",
      "impl\/verilog\/fifo_w256_d2_A.v",
      "impl\/verilog\/myproject.v",
      "impl\/verilog\/myproject_axi_AXILiteS_s_axi.v",
      "impl\/verilog\/myproject_axi_lshdEe.v",
      "impl\/verilog\/myproject_axi_mulg8j.v",
      "impl\/verilog\/myproject_axi_mulocq.v",
      "impl\/verilog\/myproject_axi_muxeOg.v",
      "impl\/verilog\/myproject_axi_muxfYi.v",
      "impl\/verilog\/myproject_axi_muxibs.v",
      "impl\/verilog\/myproject_axi_muxkbM.v",
      "impl\/verilog\/myproject_axi_muxqcK.v",
      "impl\/verilog\/myproject_entry153.v",
      "impl\/verilog\/regslice_core.v",
      "impl\/verilog\/relu.v",
      "impl\/verilog\/relu_1.v",
      "impl\/verilog\/relu_2.v",
      "impl\/verilog\/softmax_latency.v",
      "impl\/verilog\/softmax_latency_emb6.v",
      "impl\/verilog\/softmax_latency_emb6_rom.dat",
      "impl\/verilog\/softmax_latency_incg.v",
      "impl\/verilog\/softmax_latency_incg_rom.dat",
      "impl\/verilog\/start_for_dense_rpcA.v",
      "impl\/verilog\/myproject_axi.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/myproject_axi_v1_0\/data\/myproject_axi.mdd",
      "impl\/misc\/drivers\/myproject_axi_v1_0\/data\/myproject_axi.tcl",
      "impl\/misc\/drivers\/myproject_axi_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/myproject_axi_v1_0\/src\/xmyproject_axi.c",
      "impl\/misc\/drivers\/myproject_axi_v1_0\/src\/xmyproject_axi.h",
      "impl\/misc\/drivers\/myproject_axi_v1_0\/src\/xmyproject_axi_hw.h",
      "impl\/misc\/drivers\/myproject_axi_v1_0\/src\/xmyproject_axi_linux.c",
      "impl\/misc\/drivers\/myproject_axi_v1_0\/src\/xmyproject_axi_sinit.c"
    ],
    "Misc": ["impl\/misc\/logo.png"],
    "DesignXml": "\/home\/nicolo\/cernbox\/pynq_nn_axis\/dma_test_pynq_ap_fixed\/cpp_nn_v1\/myproject_prj\/solution1\/.autopilot\/db\/myproject_axi.design.xml",
    "DebugDir": "\/home\/nicolo\/cernbox\/pynq_nn_axis\/dma_test_pynq_ap_fixed\/cpp_nn_v1\/myproject_prj\/solution1\/.debug",
    "ProtoInst": ["\/home\/nicolo\/cernbox\/pynq_nn_axis\/dma_test_pynq_ap_fixed\/cpp_nn_v1\/myproject_prj\/solution1\/.debug\/myproject_axi.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "bundle_name": "ap_clk",
      "bundle_role": "default",
      "buses": "s_axi_AXILiteS in_r out_r",
      "reset": "ap_rst_n"
    },
    "ap_rst_n": {
      "type": "reset",
      "polarity": "ACTIVE_LOW",
      "ctype": {"RST": {"Type": "bool"}},
      "bundle_name": "ap_rst_n",
      "bundle_role": "default"
    },
    "in_r": {
      "type": "axi4stream",
      "mode": "slave",
      "port_prefix": "in_r",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "real fixed signed 10",
          "Width": "16"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"},
        "TLAST": {
          "Type": "null",
          "Width": "1"
        }
      },
      "port_width": {
        "TDATA": "16",
        "TLAST": "1"
      }
    },
    "out_r": {
      "type": "axi4stream",
      "mode": "master",
      "port_prefix": "out_r",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "real fixed signed 10",
          "Width": "16"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"},
        "TLAST": {
          "Type": "null",
          "Width": "1"
        }
      },
      "port_width": {
        "TDATA": "16",
        "TLAST": "1"
      }
    },
    "s_axi_AXILiteS": {
      "type": "axi4lite",
      "is_adaptor": "true",
      "mode": "slave",
      "port_prefix": "s_axi_AXILiteS",
      "param_prefix": "C_S_AXI_AXILITES",
      "addr_bits": "5",
      "registers": [{
          "offset": "0x10",
          "name": "vector_rows",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of vector_rows",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "vector_rows",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of vector_rows"
            }]
        }],
      "ctype": {
        "AWVALID": {"Type": "bool"},
        "AWREADY": {"Type": "bool"},
        "WVALID": {"Type": "bool"},
        "WREADY": {"Type": "bool"},
        "BVALID": {"Type": "bool"},
        "BREADY": {"Type": "bool"},
        "BRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARVALID": {"Type": "bool"},
        "ARREADY": {"Type": "bool"},
        "RVALID": {"Type": "bool"},
        "RREADY": {"Type": "bool"},
        "RRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWADDR": {
          "Type": "integer unsigned",
          "Width": "5"
        },
        "WDATA": {
          "Type": "integer unsigned",
          "Width": "32"
        },
        "WSTRB": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARADDR": {
          "Type": "integer unsigned",
          "Width": "5"
        },
        "RDATA": {
          "Type": "integer unsigned",
          "Width": "32"
        }
      },
      "data_width": "32",
      "port_width": {
        "ARADDR": "5",
        "AWADDR": "5",
        "RDATA": "32",
        "WDATA": "32",
        "WSTRB": "4"
      }
    }
  },
  "RtlPorts": {
    "s_axi_AXILiteS_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_AXILiteS_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_AXILiteS_AWADDR": {
      "dir": "in",
      "width": "5"
    },
    "s_axi_AXILiteS_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_AXILiteS_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_AXILiteS_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_AXILiteS_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_AXILiteS_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_AXILiteS_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_AXILiteS_ARADDR": {
      "dir": "in",
      "width": "5"
    },
    "s_axi_AXILiteS_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_AXILiteS_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_AXILiteS_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_AXILiteS_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_AXILiteS_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_AXILiteS_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_AXILiteS_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "in_r_TDATA": {
      "dir": "in",
      "width": "16"
    },
    "in_r_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "in_r_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "in_r_TLAST": {
      "dir": "in",
      "width": "1"
    },
    "out_r_TDATA": {
      "dir": "out",
      "width": "16"
    },
    "out_r_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "out_r_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "out_r_TLAST": {
      "dir": "out",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "myproject_axi",
      "Instances": [{
          "ModuleName": "myproject",
          "InstanceName": "grp_myproject_fu_179",
          "Instances": [
            {
              "ModuleName": "dense_resource_3",
              "InstanceName": "dense_resource_3_U0"
            },
            {
              "ModuleName": "relu_1",
              "InstanceName": "relu_1_U0"
            },
            {
              "ModuleName": "dense_resource_1",
              "InstanceName": "dense_resource_1_U0"
            },
            {
              "ModuleName": "dense_resource",
              "InstanceName": "dense_resource_U0"
            },
            {
              "ModuleName": "relu",
              "InstanceName": "relu_U0"
            },
            {
              "ModuleName": "relu_2",
              "InstanceName": "relu_2_U0"
            },
            {
              "ModuleName": "softmax_latency",
              "InstanceName": "softmax_latency_U0"
            },
            {
              "ModuleName": "dense_resource_2",
              "InstanceName": "dense_resource_2_U0"
            },
            {
              "ModuleName": "myproject_entry153",
              "InstanceName": "myproject_entry153_U0"
            }
          ]
        }]
    },
    "Info": {
      "myproject_entry153": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "1"
      },
      "dense_resource_3": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "relu_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "1"
      },
      "dense_resource_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "relu": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "1"
      },
      "dense_resource": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "relu_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "1"
      },
      "dense_resource_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "softmax_latency": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "myproject": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "myproject_axi": {
        "FunctionProtocol": "ap_ctrl_none",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "myproject_entry153": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "0.62",
          "Estimate": "2.188"
        },
        "Area": {
          "FF": "3",
          "LUT": "29",
          "BRAM_18K": "0",
          "DSP48E": "0",
          "URAM": "0"
        }
      },
      "dense_resource_3": {
        "Latency": {
          "LatencyBest": "76",
          "LatencyAvg": "76",
          "LatencyWorst": "77",
          "PipelineII": "64",
          "PipelineDepth": "",
          "PipelineType": "loop rewind(delay=0 initiation interval(s))"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "0.62",
          "Estimate": "6.982"
        },
        "Loops": [{
            "Name": "ReuseLoop",
            "TripCount": "64",
            "Latency": "76",
            "PipelineII": "1",
            "PipelineDepth": "14"
          }],
        "Area": {
          "BRAM_18K": "4",
          "DSP48E": "16",
          "FF": "5315",
          "LUT": "5827",
          "URAM": "0"
        }
      },
      "relu_1": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "1",
          "PipelineDepth": "1",
          "PipelineType": "function"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "0.62",
          "Estimate": "4.246"
        },
        "Area": {
          "FF": "386",
          "LUT": "6155",
          "BRAM_18K": "0",
          "DSP48E": "0",
          "URAM": "0"
        }
      },
      "dense_resource_1": {
        "Latency": {
          "LatencyBest": "66",
          "LatencyAvg": "66",
          "LatencyWorst": "67",
          "PipelineII": "64",
          "PipelineDepth": "",
          "PipelineType": "loop rewind(delay=0 initiation interval(s))"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "0.62",
          "Estimate": "3.740"
        },
        "Loops": [{
            "Name": "ReuseLoop",
            "TripCount": "64",
            "Latency": "66",
            "PipelineII": "1",
            "PipelineDepth": "4"
          }],
        "Area": {
          "BRAM_18K": "7",
          "DSP48E": "0",
          "FF": "1217",
          "LUT": "2237",
          "URAM": "0"
        }
      },
      "relu": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "1",
          "PipelineDepth": "1",
          "PipelineType": "function"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "0.62",
          "Estimate": "4.246"
        },
        "Area": {
          "FF": "194",
          "LUT": "3083",
          "BRAM_18K": "0",
          "DSP48E": "0",
          "URAM": "0"
        }
      },
      "dense_resource": {
        "Latency": {
          "LatencyBest": "66",
          "LatencyAvg": "66",
          "LatencyWorst": "67",
          "PipelineII": "64",
          "PipelineDepth": "",
          "PipelineType": "loop rewind(delay=0 initiation interval(s))"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "0.62",
          "Estimate": "5.709"
        },
        "Loops": [{
            "Name": "ReuseLoop",
            "TripCount": "64",
            "Latency": "66",
            "PipelineII": "1",
            "PipelineDepth": "4"
          }],
        "Area": {
          "BRAM_18K": "4",
          "DSP48E": "0",
          "FF": "1004",
          "LUT": "2223",
          "URAM": "0"
        }
      },
      "relu_2": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "1",
          "PipelineDepth": "1",
          "PipelineType": "function"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "0.62",
          "Estimate": "4.246"
        },
        "Area": {
          "FF": "194",
          "LUT": "3083",
          "BRAM_18K": "0",
          "DSP48E": "0",
          "URAM": "0"
        }
      },
      "dense_resource_2": {
        "Latency": {
          "LatencyBest": "34",
          "LatencyAvg": "34",
          "LatencyWorst": "35",
          "PipelineII": "32",
          "PipelineDepth": "",
          "PipelineType": "loop rewind(delay=0 initiation interval(s))"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "0.62",
          "Estimate": "3.740"
        },
        "Loops": [{
            "Name": "ReuseLoop",
            "TripCount": "32",
            "Latency": "34",
            "PipelineII": "1",
            "PipelineDepth": "4"
          }],
        "Area": {
          "BRAM_18K": "1",
          "DSP48E": "0",
          "FF": "270",
          "LUT": "482",
          "URAM": "0"
        }
      },
      "softmax_latency": {
        "Latency": {
          "LatencyBest": "9",
          "LatencyAvg": "9",
          "LatencyWorst": "9",
          "PipelineII": "1",
          "PipelineDepth": "10",
          "PipelineType": "function"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "0.62",
          "Estimate": "3.962"
        },
        "Area": {
          "BRAM_18K": "4",
          "DSP48E": "5",
          "FF": "617",
          "LUT": "247",
          "URAM": "0"
        }
      },
      "myproject": {
        "Latency": {
          "LatencyBest": "258",
          "LatencyAvg": "258",
          "LatencyWorst": "258",
          "PipelineII": "64",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "0.62",
          "Estimate": "6.982"
        },
        "Area": {
          "BRAM_18K": "20",
          "DSP48E": "21",
          "FF": "10771",
          "LUT": "33085",
          "URAM": "0"
        }
      },
      "myproject_axi": {
        "Latency": {
          "LatencyBest": "287",
          "LatencyAvg": "287",
          "LatencyWorst": "287",
          "PipelineII": "288",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "0.62",
          "Estimate": "6.982"
        },
        "Loops": [
          {
            "Name": "Loop 1",
            "TripCount": "16",
            "Latency": "17",
            "PipelineII": "1",
            "PipelineDepth": "3"
          },
          {
            "Name": "Loop 2",
            "TripCount": "5",
            "Latency": "6",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }
        ],
        "Area": {
          "BRAM_18K": "20",
          "DSP48E": "21",
          "FF": "11873",
          "LUT": "37975",
          "URAM": "0"
        }
      }
    }
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none",
    "XO": "",
    "KernelName": "myproject_axi",
    "EnableXoSwEmu": "1"
  },
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2021-04-01 13:45:14 CEST",
    "ToolName": "vivado_hls",
    "ToolVersion": "2019.2"
  }
}
