{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 14 13:57:42 2018 " "Info: Processing started: Sat Apr 14 13:57:42 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off test -c test " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off test -c test" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file test.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 test " "Info: Found entity 1: test" {  } { { "test.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/clock/test.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "test " "Info: Elaborating entity \"test\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74161 74161:inst11 " "Info: Elaborating entity \"74161\" for hierarchy \"74161:inst11\"" {  } { { "test.bdf" "inst11" { Schematic "C:/Documents and Settings/Administrator/桌面/clock/test.bdf" { { 320 224 344 504 "inst11" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "74161:inst11 " "Info: Elaborated megafunction instantiation \"74161:inst11\"" {  } { { "test.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/clock/test.bdf" { { 320 224 344 504 "inst11" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f74161 74161:inst11\|f74161:sub " "Info: Elaborating entity \"f74161\" for hierarchy \"74161:inst11\|f74161:sub\"" {  } { { "74161.tdf" "sub" { Text "c:/altera/90/quartus/libraries/others/maxplus2/74161.tdf" 33 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "74161:inst11\|f74161:sub 74161:inst11 " "Info: Elaborated megafunction instantiation \"74161:inst11\|f74161:sub\", which is child of megafunction instantiation \"74161:inst11\"" {  } { { "74161.tdf" "" { Text "c:/altera/90/quartus/libraries/others/maxplus2/74161.tdf" 33 3 0 } } { "test.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/clock/test.bdf" { { 320 224 344 504 "inst11" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74161 74161:inst7 " "Info: Elaborating entity \"74161\" for hierarchy \"74161:inst7\"" {  } { { "test.bdf" "inst7" { Schematic "C:/Documents and Settings/Administrator/桌面/clock/test.bdf" { { 392 -264 -144 576 "inst7" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "74161:inst7 " "Info: Elaborated megafunction instantiation \"74161:inst7\"" {  } { { "test.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/clock/test.bdf" { { 392 -264 -144 576 "inst7" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74161 74161:inst2 " "Info: Elaborating entity \"74161\" for hierarchy \"74161:inst2\"" {  } { { "test.bdf" "inst2" { Schematic "C:/Documents and Settings/Administrator/桌面/clock/test.bdf" { { 384 -608 -488 568 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "74161:inst2 " "Info: Elaborated megafunction instantiation \"74161:inst2\"" {  } { { "test.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/clock/test.bdf" { { 384 -608 -488 568 "inst2" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7447 7447:inst73 " "Info: Elaborating entity \"7447\" for hierarchy \"7447:inst73\"" {  } { { "test.bdf" "inst73" { Schematic "C:/Documents and Settings/Administrator/桌面/clock/test.bdf" { { 1136 2136 2256 1296 "inst73" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "7447:inst73 " "Info: Elaborated megafunction instantiation \"7447:inst73\"" {  } { { "test.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/clock/test.bdf" { { 1136 2136 2256 1296 "inst73" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74153 74153:inst67 " "Info: Elaborating entity \"74153\" for hierarchy \"74153:inst67\"" {  } { { "test.bdf" "inst67" { Schematic "C:/Documents and Settings/Administrator/桌面/clock/test.bdf" { { 888 1840 1960 1112 "inst67" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "74153:inst67 " "Info: Elaborated megafunction instantiation \"74153:inst67\"" {  } { { "test.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/clock/test.bdf" { { 888 1840 1960 1112 "inst67" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74139 74139:inst72 " "Info: Elaborating entity \"74139\" for hierarchy \"74139:inst72\"" {  } { { "test.bdf" "inst72" { Schematic "C:/Documents and Settings/Administrator/桌面/clock/test.bdf" { { 1120 -272 -112 1240 "inst72" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "74139:inst72 " "Info: Elaborated megafunction instantiation \"74139:inst72\"" {  } { { "test.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/clock/test.bdf" { { 1120 -272 -112 1240 "inst72" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_IGNORED_SUMMARY" "32 " "Info: Ignored 32 buffer(s)" { { "Info" "IOPT_MLS_IGNORED_CARRY" "32 " "Info: Ignored 32 CARRY buffer(s)" {  } {  } 0 0 "Ignored %1!d! CARRY buffer(s)" 0 0 "" 0 -1}  } {  } 0 0 "Ignored %1!d! buffer(s)" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "97 " "Info: Implemented 97 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Info: Implemented 3 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "27 " "Info: Implemented 27 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "67 " "Info: Implemented 67 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "177 " "Info: Peak virtual memory: 177 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 14 13:57:43 2018 " "Info: Processing ended: Sat Apr 14 13:57:43 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 14 13:57:44 2018 " "Info: Processing started: Sat Apr 14 13:57:44 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off test -c test " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off test -c test" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "test EP2C5T144C8 " "Info: Selected device EP2C5T144C8 for design \"test\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5T144I8 " "Info: Device EP2C5T144I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144C8 " "Info: Device EP2C8T144C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144I8 " "Info: Device EP2C8T144I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Info: Pin ~ASDO~ is reserved at location 1" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Info: Pin ~nCSO~ is reserved at location 2" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS41p/nCEO~ 76 " "Info: Pin ~LVDS41p/nCEO~ is reserved at location 76" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ~LVDS41p/nCEO~ } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS41p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "16 30 " "Warning: No exact pin location assignment(s) for 16 pins of 30 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q11 " "Info: Pin q11 not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { q11 } } } { "test.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/clock/test.bdf" { { 368 440 616 384 "q11" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { q11 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q31 " "Info: Pin q31 not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { q31 } } } { "test.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/clock/test.bdf" { { 392 1352 1528 408 "q31" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { q31 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q32 " "Info: Pin q32 not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { q32 } } } { "test.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/clock/test.bdf" { { 408 1352 1528 424 "q32" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { q32 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q33 " "Info: Pin q33 not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { q33 } } } { "test.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/clock/test.bdf" { { 424 1352 1528 440 "q33" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { q33 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q34 " "Info: Pin q34 not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { q34 } } } { "test.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/clock/test.bdf" { { 440 1352 1528 456 "q34" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { q34 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q41 " "Info: Pin q41 not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { q41 } } } { "test.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/clock/test.bdf" { { 392 1800 1976 408 "q41" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { q41 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q42 " "Info: Pin q42 not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { q42 } } } { "test.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/clock/test.bdf" { { 408 1800 1976 424 "q42" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { q42 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q43 " "Info: Pin q43 not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { q43 } } } { "test.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/clock/test.bdf" { { 424 1800 1976 440 "q43" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { q43 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q44 " "Info: Pin q44 not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { q44 } } } { "test.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/clock/test.bdf" { { 440 1800 1976 456 "q44" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { q44 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q12 " "Info: Pin q12 not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { q12 } } } { "test.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/clock/test.bdf" { { 384 440 616 400 "q12" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { q12 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q13 " "Info: Pin q13 not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { q13 } } } { "test.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/clock/test.bdf" { { 400 440 616 416 "q13" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { q13 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q14 " "Info: Pin q14 not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { q14 } } } { "test.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/clock/test.bdf" { { 416 440 616 432 "q14" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { q14 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q21 " "Info: Pin q21 not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { q21 } } } { "test.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/clock/test.bdf" { { 400 888 1064 416 "q21" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { q21 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q22 " "Info: Pin q22 not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { q22 } } } { "test.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/clock/test.bdf" { { 416 888 1064 432 "q22" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { q22 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q23 " "Info: Pin q23 not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { q23 } } } { "test.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/clock/test.bdf" { { 432 888 1064 448 "q23" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { q23 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q24 " "Info: Pin q24 not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { q24 } } } { "test.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/clock/test.bdf" { { 448 888 1064 464 "q24" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { q24 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst80  " "Info: Automatically promoted node inst80 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst65 " "Info: Destination node inst65" {  } { { "test.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/clock/test.bdf" { { 536 1112 1160 600 "inst65" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst65 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "test.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/clock/test.bdf" { { 528 1288 1336 592 "inst80" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst80 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst36  " "Info: Automatically promoted node inst36 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "74161:inst39\|f74161:sub\|110 " "Info: Destination node 74161:inst39\|f74161:sub\|110" {  } { { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74161:inst39|f74161:sub|110 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "74161:inst39\|f74161:sub\|87 " "Info: Destination node 74161:inst39\|f74161:sub\|87" {  } { { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74161:inst39|f74161:sub|87 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "test.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/clock/test.bdf" { { 560 792 872 624 "inst36" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst36 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst28  " "Info: Automatically promoted node inst28 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "74161:inst13\|f74161:sub\|110 " "Info: Destination node 74161:inst13\|f74161:sub\|110" {  } { { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74161:inst13|f74161:sub|110 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "74161:inst13\|f74161:sub\|99 " "Info: Destination node 74161:inst13\|f74161:sub\|99" {  } { { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74161:inst13|f74161:sub|99 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "74161:inst13\|f74161:sub\|87 " "Info: Destination node 74161:inst13\|f74161:sub\|87" {  } { { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74161:inst13|f74161:sub|87 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "74161:inst13\|f74161:sub\|9 " "Info: Destination node 74161:inst13\|f74161:sub\|9" {  } { { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74161:inst13|f74161:sub|9 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "test.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/clock/test.bdf" { { 512 360 440 576 "inst28" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst28 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst51  " "Info: Automatically promoted node inst51 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "test.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/clock/test.bdf" { { 160 1504 1568 208 "inst51" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst51 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst65  " "Info: Automatically promoted node inst65 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "test.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/clock/test.bdf" { { 536 1112 1160 600 "inst65" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst65 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "16 unused 3.3V 0 16 0 " "Info: Number of I/O pins in group: 16 (unused VREF, 3.3V VCCIO, 0 input, 16 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 17 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  17 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 23 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  23 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 22 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  22 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 14 10 " "Info: I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 14 total pin(s) used --  10 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_TPD_RESULT" "register 74161:inst39\|f74161:sub\|9 register 74161:inst39\|f74161:sub\|87 -2.29 ns " "Info: Slack time is -2.29 ns between source register \"74161:inst39\|f74161:sub\|9\" and destination register \"74161:inst39\|f74161:sub\|87\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "-1.301 ns + Largest register register " "Info: + Largest register to register requirement is -1.301 ns" {  } {  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "1mhz destination 20.988 ns   Shortest register " "Info:   Shortest clock path from clock \"1mhz\" to destination register is 20.988 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns 1mhz 1 CLK Unassigned 4 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 4; CLK Node = '1mhz'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { 1mhz } "NODE_NAME" } } { "test.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/clock/test.bdf" { { 544 -1168 -1000 560 "1mhz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.422 ns) + CELL(0.970 ns) 3.246 ns 74161:inst\|f74161:sub\|110 2 REG Unassigned 2 " "Info: 2: + IC(1.422 ns) + CELL(0.970 ns) = 3.246 ns; Loc. = Unassigned; Fanout = 2; REG Node = '74161:inst\|f74161:sub\|110'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.392 ns" { 1mhz 74161:inst|f74161:sub|110 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.230 ns) + CELL(0.614 ns) 4.090 ns 74161:inst\|f74161:sub\|104 3 COMB Unassigned 4 " "Info: 3: + IC(0.230 ns) + CELL(0.614 ns) = 4.090 ns; Loc. = Unassigned; Fanout = 4; COMB Node = '74161:inst\|f74161:sub\|104'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.844 ns" { 74161:inst|f74161:sub|110 74161:inst|f74161:sub|104 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 872 320 384 912 "104" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.363 ns) + CELL(0.970 ns) 5.423 ns 74161:inst1\|f74161:sub\|110 4 REG Unassigned 2 " "Info: 4: + IC(0.363 ns) + CELL(0.970 ns) = 5.423 ns; Loc. = Unassigned; Fanout = 2; REG Node = '74161:inst1\|f74161:sub\|110'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.333 ns" { 74161:inst|f74161:sub|104 74161:inst1|f74161:sub|110 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.537 ns) + CELL(0.614 ns) 6.574 ns 74161:inst1\|f74161:sub\|104 5 COMB Unassigned 4 " "Info: 5: + IC(0.537 ns) + CELL(0.614 ns) = 6.574 ns; Loc. = Unassigned; Fanout = 4; COMB Node = '74161:inst1\|f74161:sub\|104'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.151 ns" { 74161:inst1|f74161:sub|110 74161:inst1|f74161:sub|104 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 872 320 384 912 "104" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.363 ns) + CELL(0.970 ns) 7.907 ns 74161:inst2\|f74161:sub\|110 6 REG Unassigned 2 " "Info: 6: + IC(0.363 ns) + CELL(0.970 ns) = 7.907 ns; Loc. = Unassigned; Fanout = 2; REG Node = '74161:inst2\|f74161:sub\|110'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.333 ns" { 74161:inst1|f74161:sub|104 74161:inst2|f74161:sub|110 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.230 ns) + CELL(0.614 ns) 8.751 ns 74161:inst2\|f74161:sub\|104 7 COMB Unassigned 4 " "Info: 7: + IC(0.230 ns) + CELL(0.614 ns) = 8.751 ns; Loc. = Unassigned; Fanout = 4; COMB Node = '74161:inst2\|f74161:sub\|104'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.844 ns" { 74161:inst2|f74161:sub|110 74161:inst2|f74161:sub|104 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 872 320 384 912 "104" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.363 ns) + CELL(0.970 ns) 10.084 ns 74161:inst6\|f74161:sub\|110 8 REG Unassigned 2 " "Info: 8: + IC(0.363 ns) + CELL(0.970 ns) = 10.084 ns; Loc. = Unassigned; Fanout = 2; REG Node = '74161:inst6\|f74161:sub\|110'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.333 ns" { 74161:inst2|f74161:sub|104 74161:inst6|f74161:sub|110 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.230 ns) + CELL(0.614 ns) 10.928 ns 74161:inst6\|f74161:sub\|104 9 COMB Unassigned 4 " "Info: 9: + IC(0.230 ns) + CELL(0.614 ns) = 10.928 ns; Loc. = Unassigned; Fanout = 4; COMB Node = '74161:inst6\|f74161:sub\|104'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.844 ns" { 74161:inst6|f74161:sub|110 74161:inst6|f74161:sub|104 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 872 320 384 912 "104" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.823 ns) + CELL(0.970 ns) 13.721 ns 74161:inst7\|f74161:sub\|110 10 REG Unassigned 2 " "Info: 10: + IC(1.823 ns) + CELL(0.970 ns) = 13.721 ns; Loc. = Unassigned; Fanout = 2; REG Node = '74161:inst7\|f74161:sub\|110'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.793 ns" { 74161:inst6|f74161:sub|104 74161:inst7|f74161:sub|110 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.230 ns) + CELL(0.614 ns) 14.565 ns 74161:inst7\|f74161:sub\|104 11 COMB Unassigned 4 " "Info: 11: + IC(0.230 ns) + CELL(0.614 ns) = 14.565 ns; Loc. = Unassigned; Fanout = 4; COMB Node = '74161:inst7\|f74161:sub\|104'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.844 ns" { 74161:inst7|f74161:sub|110 74161:inst7|f74161:sub|104 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 872 320 384 912 "104" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.363 ns) + CELL(0.970 ns) 15.898 ns 74161:inst11\|f74161:sub\|9 12 REG Unassigned 7 " "Info: 12: + IC(0.363 ns) + CELL(0.970 ns) = 15.898 ns; Loc. = Unassigned; Fanout = 7; REG Node = '74161:inst11\|f74161:sub\|9'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.333 ns" { 74161:inst7|f74161:sub|104 74161:inst11|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.226 ns) + CELL(0.319 ns) 17.443 ns inst28 13 COMB Unassigned 5 " "Info: 13: + IC(1.226 ns) + CELL(0.319 ns) = 17.443 ns; Loc. = Unassigned; Fanout = 5; COMB Node = 'inst28'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.545 ns" { 74161:inst11|f74161:sub|9 inst28 } "NODE_NAME" } } { "test.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/clock/test.bdf" { { 512 360 440 576 "inst28" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.363 ns) + CELL(0.970 ns) 18.776 ns 74161:inst13\|f74161:sub\|87 14 REG Unassigned 6 " "Info: 14: + IC(0.363 ns) + CELL(0.970 ns) = 18.776 ns; Loc. = Unassigned; Fanout = 6; REG Node = '74161:inst13\|f74161:sub\|87'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.333 ns" { inst28 74161:inst13|f74161:sub|87 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.537 ns) + CELL(0.646 ns) 19.959 ns inst36 15 COMB Unassigned 3 " "Info: 15: + IC(0.537 ns) + CELL(0.646 ns) = 19.959 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'inst36'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.183 ns" { 74161:inst13|f74161:sub|87 inst36 } "NODE_NAME" } } { "test.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/clock/test.bdf" { { 560 792 872 624 "inst36" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.363 ns) + CELL(0.666 ns) 20.988 ns 74161:inst39\|f74161:sub\|87 16 REG Unassigned 7 " "Info: 16: + IC(0.363 ns) + CELL(0.666 ns) = 20.988 ns; Loc. = Unassigned; Fanout = 7; REG Node = '74161:inst39\|f74161:sub\|87'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.029 ns" { inst36 74161:inst39|f74161:sub|87 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "12.345 ns ( 58.82 % ) " "Info: Total cell delay = 12.345 ns ( 58.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.643 ns ( 41.18 % ) " "Info: Total interconnect delay = 8.643 ns ( 41.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "test.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/clock/test.bdf" { { 544 -1168 -1000 560 "1mhz" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "1mhz destination 21.229 ns   Longest register " "Info:   Longest clock path from clock \"1mhz\" to destination register is 21.229 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns 1mhz 1 CLK Unassigned 4 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 4; CLK Node = '1mhz'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { 1mhz } "NODE_NAME" } } { "test.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/clock/test.bdf" { { 544 -1168 -1000 560 "1mhz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.422 ns) + CELL(0.970 ns) 3.246 ns 74161:inst\|f74161:sub\|9 2 REG Unassigned 5 " "Info: 2: + IC(1.422 ns) + CELL(0.970 ns) = 3.246 ns; Loc. = Unassigned; Fanout = 5; REG Node = '74161:inst\|f74161:sub\|9'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.392 ns" { 1mhz 74161:inst|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.675 ns) + CELL(0.206 ns) 4.127 ns 74161:inst\|f74161:sub\|104 3 COMB Unassigned 4 " "Info: 3: + IC(0.675 ns) + CELL(0.206 ns) = 4.127 ns; Loc. = Unassigned; Fanout = 4; COMB Node = '74161:inst\|f74161:sub\|104'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.881 ns" { 74161:inst|f74161:sub|9 74161:inst|f74161:sub|104 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 872 320 384 912 "104" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.363 ns) + CELL(0.970 ns) 5.460 ns 74161:inst1\|f74161:sub\|9 4 REG Unassigned 5 " "Info: 4: + IC(0.363 ns) + CELL(0.970 ns) = 5.460 ns; Loc. = Unassigned; Fanout = 5; REG Node = '74161:inst1\|f74161:sub\|9'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.333 ns" { 74161:inst|f74161:sub|104 74161:inst1|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.982 ns) + CELL(0.206 ns) 6.648 ns 74161:inst1\|f74161:sub\|104 5 COMB Unassigned 4 " "Info: 5: + IC(0.982 ns) + CELL(0.206 ns) = 6.648 ns; Loc. = Unassigned; Fanout = 4; COMB Node = '74161:inst1\|f74161:sub\|104'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.188 ns" { 74161:inst1|f74161:sub|9 74161:inst1|f74161:sub|104 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 872 320 384 912 "104" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.363 ns) + CELL(0.970 ns) 7.981 ns 74161:inst2\|f74161:sub\|9 6 REG Unassigned 5 " "Info: 6: + IC(0.363 ns) + CELL(0.970 ns) = 7.981 ns; Loc. = Unassigned; Fanout = 5; REG Node = '74161:inst2\|f74161:sub\|9'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.333 ns" { 74161:inst1|f74161:sub|104 74161:inst2|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.675 ns) + CELL(0.206 ns) 8.862 ns 74161:inst2\|f74161:sub\|104 7 COMB Unassigned 4 " "Info: 7: + IC(0.675 ns) + CELL(0.206 ns) = 8.862 ns; Loc. = Unassigned; Fanout = 4; COMB Node = '74161:inst2\|f74161:sub\|104'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.881 ns" { 74161:inst2|f74161:sub|9 74161:inst2|f74161:sub|104 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 872 320 384 912 "104" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.363 ns) + CELL(0.970 ns) 10.195 ns 74161:inst6\|f74161:sub\|9 8 REG Unassigned 5 " "Info: 8: + IC(0.363 ns) + CELL(0.970 ns) = 10.195 ns; Loc. = Unassigned; Fanout = 5; REG Node = '74161:inst6\|f74161:sub\|9'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.333 ns" { 74161:inst2|f74161:sub|104 74161:inst6|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.675 ns) + CELL(0.206 ns) 11.076 ns 74161:inst6\|f74161:sub\|104 9 COMB Unassigned 4 " "Info: 9: + IC(0.675 ns) + CELL(0.206 ns) = 11.076 ns; Loc. = Unassigned; Fanout = 4; COMB Node = '74161:inst6\|f74161:sub\|104'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.881 ns" { 74161:inst6|f74161:sub|9 74161:inst6|f74161:sub|104 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 872 320 384 912 "104" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.823 ns) + CELL(0.970 ns) 13.869 ns 74161:inst7\|f74161:sub\|9 10 REG Unassigned 5 " "Info: 10: + IC(1.823 ns) + CELL(0.970 ns) = 13.869 ns; Loc. = Unassigned; Fanout = 5; REG Node = '74161:inst7\|f74161:sub\|9'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.793 ns" { 74161:inst6|f74161:sub|104 74161:inst7|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.675 ns) + CELL(0.206 ns) 14.750 ns 74161:inst7\|f74161:sub\|104 11 COMB Unassigned 4 " "Info: 11: + IC(0.675 ns) + CELL(0.206 ns) = 14.750 ns; Loc. = Unassigned; Fanout = 4; COMB Node = '74161:inst7\|f74161:sub\|104'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.881 ns" { 74161:inst7|f74161:sub|9 74161:inst7|f74161:sub|104 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 872 320 384 912 "104" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.363 ns) + CELL(0.970 ns) 16.083 ns 74161:inst11\|f74161:sub\|99 12 REG Unassigned 5 " "Info: 12: + IC(0.363 ns) + CELL(0.970 ns) = 16.083 ns; Loc. = Unassigned; Fanout = 5; REG Node = '74161:inst11\|f74161:sub\|99'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.333 ns" { 74161:inst7|f74161:sub|104 74161:inst11|f74161:sub|99 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.390 ns) + CELL(0.206 ns) 17.679 ns inst28 13 COMB Unassigned 5 " "Info: 13: + IC(1.390 ns) + CELL(0.206 ns) = 17.679 ns; Loc. = Unassigned; Fanout = 5; COMB Node = 'inst28'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.596 ns" { 74161:inst11|f74161:sub|99 inst28 } "NODE_NAME" } } { "test.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/clock/test.bdf" { { 512 360 440 576 "inst28" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.363 ns) + CELL(0.970 ns) 19.012 ns 74161:inst13\|f74161:sub\|9 14 REG Unassigned 7 " "Info: 14: + IC(0.363 ns) + CELL(0.970 ns) = 19.012 ns; Loc. = Unassigned; Fanout = 7; REG Node = '74161:inst13\|f74161:sub\|9'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.333 ns" { inst28 74161:inst13|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.818 ns) + CELL(0.370 ns) 20.200 ns inst36 15 COMB Unassigned 3 " "Info: 15: + IC(0.818 ns) + CELL(0.370 ns) = 20.200 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'inst36'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.188 ns" { 74161:inst13|f74161:sub|9 inst36 } "NODE_NAME" } } { "test.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/clock/test.bdf" { { 560 792 872 624 "inst36" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.363 ns) + CELL(0.666 ns) 21.229 ns 74161:inst39\|f74161:sub\|87 16 REG Unassigned 7 " "Info: 16: + IC(0.363 ns) + CELL(0.666 ns) = 21.229 ns; Loc. = Unassigned; Fanout = 7; REG Node = '74161:inst39\|f74161:sub\|87'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.029 ns" { inst36 74161:inst39|f74161:sub|87 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "9.916 ns ( 46.71 % ) " "Info: Total cell delay = 9.916 ns ( 46.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.313 ns ( 53.29 % ) " "Info: Total interconnect delay = 11.313 ns ( 53.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "test.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/clock/test.bdf" { { 544 -1168 -1000 560 "1mhz" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "1mhz source 22.784 ns   Shortest register " "Info:   Shortest clock path from clock \"1mhz\" to source register is 22.784 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns 1mhz 1 CLK Unassigned 4 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 4; CLK Node = '1mhz'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { 1mhz } "NODE_NAME" } } { "test.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/clock/test.bdf" { { 544 -1168 -1000 560 "1mhz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.422 ns) + CELL(0.970 ns) 3.246 ns 74161:inst\|f74161:sub\|110 2 REG Unassigned 2 " "Info: 2: + IC(1.422 ns) + CELL(0.970 ns) = 3.246 ns; Loc. = Unassigned; Fanout = 2; REG Node = '74161:inst\|f74161:sub\|110'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.392 ns" { 1mhz 74161:inst|f74161:sub|110 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.230 ns) + CELL(0.614 ns) 4.090 ns 74161:inst\|f74161:sub\|104 3 COMB Unassigned 4 " "Info: 3: + IC(0.230 ns) + CELL(0.614 ns) = 4.090 ns; Loc. = Unassigned; Fanout = 4; COMB Node = '74161:inst\|f74161:sub\|104'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.844 ns" { 74161:inst|f74161:sub|110 74161:inst|f74161:sub|104 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 872 320 384 912 "104" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.363 ns) + CELL(0.970 ns) 5.423 ns 74161:inst1\|f74161:sub\|110 4 REG Unassigned 2 " "Info: 4: + IC(0.363 ns) + CELL(0.970 ns) = 5.423 ns; Loc. = Unassigned; Fanout = 2; REG Node = '74161:inst1\|f74161:sub\|110'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.333 ns" { 74161:inst|f74161:sub|104 74161:inst1|f74161:sub|110 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.537 ns) + CELL(0.614 ns) 6.574 ns 74161:inst1\|f74161:sub\|104 5 COMB Unassigned 4 " "Info: 5: + IC(0.537 ns) + CELL(0.614 ns) = 6.574 ns; Loc. = Unassigned; Fanout = 4; COMB Node = '74161:inst1\|f74161:sub\|104'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.151 ns" { 74161:inst1|f74161:sub|110 74161:inst1|f74161:sub|104 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 872 320 384 912 "104" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.363 ns) + CELL(0.970 ns) 7.907 ns 74161:inst2\|f74161:sub\|110 6 REG Unassigned 2 " "Info: 6: + IC(0.363 ns) + CELL(0.970 ns) = 7.907 ns; Loc. = Unassigned; Fanout = 2; REG Node = '74161:inst2\|f74161:sub\|110'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.333 ns" { 74161:inst1|f74161:sub|104 74161:inst2|f74161:sub|110 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.230 ns) + CELL(0.614 ns) 8.751 ns 74161:inst2\|f74161:sub\|104 7 COMB Unassigned 4 " "Info: 7: + IC(0.230 ns) + CELL(0.614 ns) = 8.751 ns; Loc. = Unassigned; Fanout = 4; COMB Node = '74161:inst2\|f74161:sub\|104'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.844 ns" { 74161:inst2|f74161:sub|110 74161:inst2|f74161:sub|104 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 872 320 384 912 "104" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.363 ns) + CELL(0.970 ns) 10.084 ns 74161:inst6\|f74161:sub\|110 8 REG Unassigned 2 " "Info: 8: + IC(0.363 ns) + CELL(0.970 ns) = 10.084 ns; Loc. = Unassigned; Fanout = 2; REG Node = '74161:inst6\|f74161:sub\|110'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.333 ns" { 74161:inst2|f74161:sub|104 74161:inst6|f74161:sub|110 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.230 ns) + CELL(0.614 ns) 10.928 ns 74161:inst6\|f74161:sub\|104 9 COMB Unassigned 4 " "Info: 9: + IC(0.230 ns) + CELL(0.614 ns) = 10.928 ns; Loc. = Unassigned; Fanout = 4; COMB Node = '74161:inst6\|f74161:sub\|104'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.844 ns" { 74161:inst6|f74161:sub|110 74161:inst6|f74161:sub|104 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 872 320 384 912 "104" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.823 ns) + CELL(0.970 ns) 13.721 ns 74161:inst7\|f74161:sub\|110 10 REG Unassigned 2 " "Info: 10: + IC(1.823 ns) + CELL(0.970 ns) = 13.721 ns; Loc. = Unassigned; Fanout = 2; REG Node = '74161:inst7\|f74161:sub\|110'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.793 ns" { 74161:inst6|f74161:sub|104 74161:inst7|f74161:sub|110 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.230 ns) + CELL(0.614 ns) 14.565 ns 74161:inst7\|f74161:sub\|104 11 COMB Unassigned 4 " "Info: 11: + IC(0.230 ns) + CELL(0.614 ns) = 14.565 ns; Loc. = Unassigned; Fanout = 4; COMB Node = '74161:inst7\|f74161:sub\|104'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.844 ns" { 74161:inst7|f74161:sub|110 74161:inst7|f74161:sub|104 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 872 320 384 912 "104" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.363 ns) + CELL(0.970 ns) 15.898 ns 74161:inst11\|f74161:sub\|9 12 REG Unassigned 7 " "Info: 12: + IC(0.363 ns) + CELL(0.970 ns) = 15.898 ns; Loc. = Unassigned; Fanout = 7; REG Node = '74161:inst11\|f74161:sub\|9'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.333 ns" { 74161:inst7|f74161:sub|104 74161:inst11|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.226 ns) + CELL(0.319 ns) 17.443 ns inst28 13 COMB Unassigned 5 " "Info: 13: + IC(1.226 ns) + CELL(0.319 ns) = 17.443 ns; Loc. = Unassigned; Fanout = 5; COMB Node = 'inst28'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.545 ns" { 74161:inst11|f74161:sub|9 inst28 } "NODE_NAME" } } { "test.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/clock/test.bdf" { { 512 360 440 576 "inst28" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.363 ns) + CELL(0.970 ns) 18.776 ns 74161:inst13\|f74161:sub\|87 14 REG Unassigned 6 " "Info: 14: + IC(0.363 ns) + CELL(0.970 ns) = 18.776 ns; Loc. = Unassigned; Fanout = 6; REG Node = '74161:inst13\|f74161:sub\|87'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.333 ns" { inst28 74161:inst13|f74161:sub|87 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.537 ns) + CELL(0.646 ns) 19.959 ns inst36 15 COMB Unassigned 3 " "Info: 15: + IC(0.537 ns) + CELL(0.646 ns) = 19.959 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'inst36'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.183 ns" { 74161:inst13|f74161:sub|87 inst36 } "NODE_NAME" } } { "test.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/clock/test.bdf" { { 560 792 872 624 "inst36" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.327 ns) + CELL(0.000 ns) 21.286 ns inst36~clkctrl 16 COMB Unassigned 6 " "Info: 16: + IC(1.327 ns) + CELL(0.000 ns) = 21.286 ns; Loc. = Unassigned; Fanout = 6; COMB Node = 'inst36~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.327 ns" { inst36 inst36~clkctrl } "NODE_NAME" } } { "test.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/clock/test.bdf" { { 560 792 872 624 "inst36" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.832 ns) + CELL(0.666 ns) 22.784 ns 74161:inst39\|f74161:sub\|9 17 REG Unassigned 7 " "Info: 17: + IC(0.832 ns) + CELL(0.666 ns) = 22.784 ns; Loc. = Unassigned; Fanout = 7; REG Node = '74161:inst39\|f74161:sub\|9'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { inst36~clkctrl 74161:inst39|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "12.345 ns ( 54.18 % ) " "Info: Total cell delay = 12.345 ns ( 54.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.439 ns ( 45.82 % ) " "Info: Total interconnect delay = 10.439 ns ( 45.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "test.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/clock/test.bdf" { { 544 -1168 -1000 560 "1mhz" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "1mhz source 23.025 ns   Longest register " "Info:   Longest clock path from clock \"1mhz\" to source register is 23.025 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns 1mhz 1 CLK Unassigned 4 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 4; CLK Node = '1mhz'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { 1mhz } "NODE_NAME" } } { "test.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/clock/test.bdf" { { 544 -1168 -1000 560 "1mhz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.422 ns) + CELL(0.970 ns) 3.246 ns 74161:inst\|f74161:sub\|9 2 REG Unassigned 5 " "Info: 2: + IC(1.422 ns) + CELL(0.970 ns) = 3.246 ns; Loc. = Unassigned; Fanout = 5; REG Node = '74161:inst\|f74161:sub\|9'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.392 ns" { 1mhz 74161:inst|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.675 ns) + CELL(0.206 ns) 4.127 ns 74161:inst\|f74161:sub\|104 3 COMB Unassigned 4 " "Info: 3: + IC(0.675 ns) + CELL(0.206 ns) = 4.127 ns; Loc. = Unassigned; Fanout = 4; COMB Node = '74161:inst\|f74161:sub\|104'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.881 ns" { 74161:inst|f74161:sub|9 74161:inst|f74161:sub|104 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 872 320 384 912 "104" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.363 ns) + CELL(0.970 ns) 5.460 ns 74161:inst1\|f74161:sub\|9 4 REG Unassigned 5 " "Info: 4: + IC(0.363 ns) + CELL(0.970 ns) = 5.460 ns; Loc. = Unassigned; Fanout = 5; REG Node = '74161:inst1\|f74161:sub\|9'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.333 ns" { 74161:inst|f74161:sub|104 74161:inst1|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.982 ns) + CELL(0.206 ns) 6.648 ns 74161:inst1\|f74161:sub\|104 5 COMB Unassigned 4 " "Info: 5: + IC(0.982 ns) + CELL(0.206 ns) = 6.648 ns; Loc. = Unassigned; Fanout = 4; COMB Node = '74161:inst1\|f74161:sub\|104'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.188 ns" { 74161:inst1|f74161:sub|9 74161:inst1|f74161:sub|104 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 872 320 384 912 "104" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.363 ns) + CELL(0.970 ns) 7.981 ns 74161:inst2\|f74161:sub\|9 6 REG Unassigned 5 " "Info: 6: + IC(0.363 ns) + CELL(0.970 ns) = 7.981 ns; Loc. = Unassigned; Fanout = 5; REG Node = '74161:inst2\|f74161:sub\|9'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.333 ns" { 74161:inst1|f74161:sub|104 74161:inst2|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.675 ns) + CELL(0.206 ns) 8.862 ns 74161:inst2\|f74161:sub\|104 7 COMB Unassigned 4 " "Info: 7: + IC(0.675 ns) + CELL(0.206 ns) = 8.862 ns; Loc. = Unassigned; Fanout = 4; COMB Node = '74161:inst2\|f74161:sub\|104'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.881 ns" { 74161:inst2|f74161:sub|9 74161:inst2|f74161:sub|104 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 872 320 384 912 "104" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.363 ns) + CELL(0.970 ns) 10.195 ns 74161:inst6\|f74161:sub\|9 8 REG Unassigned 5 " "Info: 8: + IC(0.363 ns) + CELL(0.970 ns) = 10.195 ns; Loc. = Unassigned; Fanout = 5; REG Node = '74161:inst6\|f74161:sub\|9'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.333 ns" { 74161:inst2|f74161:sub|104 74161:inst6|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.675 ns) + CELL(0.206 ns) 11.076 ns 74161:inst6\|f74161:sub\|104 9 COMB Unassigned 4 " "Info: 9: + IC(0.675 ns) + CELL(0.206 ns) = 11.076 ns; Loc. = Unassigned; Fanout = 4; COMB Node = '74161:inst6\|f74161:sub\|104'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.881 ns" { 74161:inst6|f74161:sub|9 74161:inst6|f74161:sub|104 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 872 320 384 912 "104" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.823 ns) + CELL(0.970 ns) 13.869 ns 74161:inst7\|f74161:sub\|9 10 REG Unassigned 5 " "Info: 10: + IC(1.823 ns) + CELL(0.970 ns) = 13.869 ns; Loc. = Unassigned; Fanout = 5; REG Node = '74161:inst7\|f74161:sub\|9'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.793 ns" { 74161:inst6|f74161:sub|104 74161:inst7|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.675 ns) + CELL(0.206 ns) 14.750 ns 74161:inst7\|f74161:sub\|104 11 COMB Unassigned 4 " "Info: 11: + IC(0.675 ns) + CELL(0.206 ns) = 14.750 ns; Loc. = Unassigned; Fanout = 4; COMB Node = '74161:inst7\|f74161:sub\|104'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.881 ns" { 74161:inst7|f74161:sub|9 74161:inst7|f74161:sub|104 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 872 320 384 912 "104" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.363 ns) + CELL(0.970 ns) 16.083 ns 74161:inst11\|f74161:sub\|99 12 REG Unassigned 5 " "Info: 12: + IC(0.363 ns) + CELL(0.970 ns) = 16.083 ns; Loc. = Unassigned; Fanout = 5; REG Node = '74161:inst11\|f74161:sub\|99'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.333 ns" { 74161:inst7|f74161:sub|104 74161:inst11|f74161:sub|99 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.390 ns) + CELL(0.206 ns) 17.679 ns inst28 13 COMB Unassigned 5 " "Info: 13: + IC(1.390 ns) + CELL(0.206 ns) = 17.679 ns; Loc. = Unassigned; Fanout = 5; COMB Node = 'inst28'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.596 ns" { 74161:inst11|f74161:sub|99 inst28 } "NODE_NAME" } } { "test.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/clock/test.bdf" { { 512 360 440 576 "inst28" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.363 ns) + CELL(0.970 ns) 19.012 ns 74161:inst13\|f74161:sub\|9 14 REG Unassigned 7 " "Info: 14: + IC(0.363 ns) + CELL(0.970 ns) = 19.012 ns; Loc. = Unassigned; Fanout = 7; REG Node = '74161:inst13\|f74161:sub\|9'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.333 ns" { inst28 74161:inst13|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.818 ns) + CELL(0.370 ns) 20.200 ns inst36 15 COMB Unassigned 3 " "Info: 15: + IC(0.818 ns) + CELL(0.370 ns) = 20.200 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'inst36'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.188 ns" { 74161:inst13|f74161:sub|9 inst36 } "NODE_NAME" } } { "test.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/clock/test.bdf" { { 560 792 872 624 "inst36" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.327 ns) + CELL(0.000 ns) 21.527 ns inst36~clkctrl 16 COMB Unassigned 6 " "Info: 16: + IC(1.327 ns) + CELL(0.000 ns) = 21.527 ns; Loc. = Unassigned; Fanout = 6; COMB Node = 'inst36~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.327 ns" { inst36 inst36~clkctrl } "NODE_NAME" } } { "test.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/clock/test.bdf" { { 560 792 872 624 "inst36" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.832 ns) + CELL(0.666 ns) 23.025 ns 74161:inst39\|f74161:sub\|9 17 REG Unassigned 7 " "Info: 17: + IC(0.832 ns) + CELL(0.666 ns) = 23.025 ns; Loc. = Unassigned; Fanout = 7; REG Node = '74161:inst39\|f74161:sub\|9'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { inst36~clkctrl 74161:inst39|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "9.916 ns ( 43.07 % ) " "Info: Total cell delay = 9.916 ns ( 43.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "13.109 ns ( 56.93 % ) " "Info: Total interconnect delay = 13.109 ns ( 56.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "test.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/clock/test.bdf" { { 544 -1168 -1000 560 "1mhz" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns   " "Info:   Micro clock to output delay of source is 0.304 ns" {  } { { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns   " "Info:   Micro setup delay of destination is -0.040 ns" {  } { { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.989 ns - Longest register register " "Info: - Longest register to register delay is 0.989 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 74161:inst39\|f74161:sub\|9 1 REG Unassigned 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 7; REG Node = '74161:inst39\|f74161:sub\|9'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74161:inst39|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.511 ns) + CELL(0.370 ns) 0.881 ns 74161:inst39\|f74161:sub\|87~0 2 COMB Unassigned 1 " "Info: 2: + IC(0.511 ns) + CELL(0.370 ns) = 0.881 ns; Loc. = Unassigned; Fanout = 1; COMB Node = '74161:inst39\|f74161:sub\|87~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.881 ns" { 74161:inst39|f74161:sub|9 74161:inst39|f74161:sub|87~0 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 0.989 ns 74161:inst39\|f74161:sub\|87 3 REG Unassigned 7 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.989 ns; Loc. = Unassigned; Fanout = 7; REG Node = '74161:inst39\|f74161:sub\|87'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { 74161:inst39|f74161:sub|87~0 74161:inst39|f74161:sub|87 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.478 ns ( 48.33 % ) " "Info: Total cell delay = 0.478 ns ( 48.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.511 ns ( 51.67 % ) " "Info: Total interconnect delay = 0.511 ns ( 51.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.989 ns" { 74161:inst39|f74161:sub|9 74161:inst39|f74161:sub|87~0 74161:inst39|f74161:sub|87 } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.989 ns" { 74161:inst39|f74161:sub|9 74161:inst39|f74161:sub|87~0 74161:inst39|f74161:sub|87 } "NODE_NAME" } }  } 0 0 "Slack time is %5!s! between source %1!s! \"%2!s!\" and destination %3!s! \"%4!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "0.989 ns register register " "Info: Estimated most critical path is register to register delay of 0.989 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 74161:inst39\|f74161:sub\|9 1 REG LAB_X27_Y5 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X27_Y5; Fanout = 7; REG Node = '74161:inst39\|f74161:sub\|9'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74161:inst39|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.511 ns) + CELL(0.370 ns) 0.881 ns 74161:inst39\|f74161:sub\|87~0 2 COMB LAB_X27_Y5 1 " "Info: 2: + IC(0.511 ns) + CELL(0.370 ns) = 0.881 ns; Loc. = LAB_X27_Y5; Fanout = 1; COMB Node = '74161:inst39\|f74161:sub\|87~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.881 ns" { 74161:inst39|f74161:sub|9 74161:inst39|f74161:sub|87~0 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 0.989 ns 74161:inst39\|f74161:sub\|87 3 REG LAB_X27_Y5 7 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.989 ns; Loc. = LAB_X27_Y5; Fanout = 7; REG Node = '74161:inst39\|f74161:sub\|87'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { 74161:inst39|f74161:sub|87~0 74161:inst39|f74161:sub|87 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.478 ns ( 48.33 % ) " "Info: Total cell delay = 0.478 ns ( 48.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.511 ns ( 51.67 % ) " "Info: Total interconnect delay = 0.511 ns ( 51.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.989 ns" { 74161:inst39|f74161:sub|9 74161:inst39|f74161:sub|87~0 74161:inst39|f74161:sub|87 } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X14_Y0 X28_Y14 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "27 " "Warning: Found 27 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q11 0 " "Info: Pin \"q11\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q31 0 " "Info: Pin \"q31\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q32 0 " "Info: Pin \"q32\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q33 0 " "Info: Pin \"q33\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q34 0 " "Info: Pin \"q34\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q41 0 " "Info: Pin \"q41\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q42 0 " "Info: Pin \"q42\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q43 0 " "Info: Pin \"q43\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q44 0 " "Info: Pin \"q44\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q12 0 " "Info: Pin \"q12\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q13 0 " "Info: Pin \"q13\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q14 0 " "Info: Pin \"q14\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q21 0 " "Info: Pin \"q21\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q22 0 " "Info: Pin \"q22\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q23 0 " "Info: Pin \"q23\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q24 0 " "Info: Pin \"q24\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oa 0 " "Info: Pin \"oa\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ob 0 " "Info: Pin \"ob\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oc 0 " "Info: Pin \"oc\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "od 0 " "Info: Pin \"od\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oe 0 " "Info: Pin \"oe\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "of 0 " "Info: Pin \"of\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "og 0 " "Info: Pin \"og\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "l1 0 " "Info: Pin \"l1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "l2 0 " "Info: Pin \"l2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "l3 0 " "Info: Pin \"l3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "l4 0 " "Info: Pin \"l4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "190 " "Info: Peak virtual memory: 190 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 14 13:57:47 2018 " "Info: Processing ended: Sat Apr 14 13:57:47 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 14 13:57:48 2018 " "Info: Processing started: Sat Apr 14 13:57:48 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off test -c test " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off test -c test" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "156 " "Info: Peak virtual memory: 156 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 14 13:57:50 2018 " "Info: Processing ended: Sat Apr 14 13:57:50 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 14 13:57:51 2018 " "Info: Processing started: Sat Apr 14 13:57:51 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off test -c test --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off test -c test --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "1mhz " "Info: Assuming node \"1mhz\" is an undefined clock" {  } { { "test.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/clock/test.bdf" { { 544 -1168 -1000 560 "1mhz" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "1mhz" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "38 " "Warning: Found 38 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "74161:inst39\|f74161:sub\|87 " "Info: Detected ripple clock \"74161:inst39\|f74161:sub\|87\" as buffer" {  } { { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "74161:inst39\|f74161:sub\|87" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "74161:inst39\|f74161:sub\|110 " "Info: Detected ripple clock \"74161:inst39\|f74161:sub\|110\" as buffer" {  } { { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "74161:inst39\|f74161:sub\|110" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst80 " "Info: Detected gated clock \"inst80\" as buffer" {  } { { "test.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/clock/test.bdf" { { 528 1288 1336 592 "inst80" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst80" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "74161:inst13\|f74161:sub\|87 " "Info: Detected ripple clock \"74161:inst13\|f74161:sub\|87\" as buffer" {  } { { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "74161:inst13\|f74161:sub\|87" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "74161:inst13\|f74161:sub\|110 " "Info: Detected ripple clock \"74161:inst13\|f74161:sub\|110\" as buffer" {  } { { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "74161:inst13\|f74161:sub\|110" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "74161:inst13\|f74161:sub\|9 " "Info: Detected ripple clock \"74161:inst13\|f74161:sub\|9\" as buffer" {  } { { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "74161:inst13\|f74161:sub\|9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "74161:inst13\|f74161:sub\|99 " "Info: Detected ripple clock \"74161:inst13\|f74161:sub\|99\" as buffer" {  } { { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "74161:inst13\|f74161:sub\|99" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst36 " "Info: Detected gated clock \"inst36\" as buffer" {  } { { "test.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/clock/test.bdf" { { 560 792 872 624 "inst36" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst36" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "74161:inst\|f74161:sub\|9 " "Info: Detected ripple clock \"74161:inst\|f74161:sub\|9\" as buffer" {  } { { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "74161:inst\|f74161:sub\|9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "74161:inst\|f74161:sub\|110 " "Info: Detected ripple clock \"74161:inst\|f74161:sub\|110\" as buffer" {  } { { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "74161:inst\|f74161:sub\|110" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "74161:inst\|f74161:sub\|99 " "Info: Detected ripple clock \"74161:inst\|f74161:sub\|99\" as buffer" {  } { { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "74161:inst\|f74161:sub\|99" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "74161:inst\|f74161:sub\|87 " "Info: Detected ripple clock \"74161:inst\|f74161:sub\|87\" as buffer" {  } { { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "74161:inst\|f74161:sub\|87" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "74161:inst\|f74161:sub\|104 " "Info: Detected gated clock \"74161:inst\|f74161:sub\|104\" as buffer" {  } { { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 872 320 384 912 "104" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "74161:inst\|f74161:sub\|104" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "74161:inst1\|f74161:sub\|87 " "Info: Detected ripple clock \"74161:inst1\|f74161:sub\|87\" as buffer" {  } { { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "74161:inst1\|f74161:sub\|87" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "74161:inst1\|f74161:sub\|99 " "Info: Detected ripple clock \"74161:inst1\|f74161:sub\|99\" as buffer" {  } { { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "74161:inst1\|f74161:sub\|99" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "74161:inst1\|f74161:sub\|9 " "Info: Detected ripple clock \"74161:inst1\|f74161:sub\|9\" as buffer" {  } { { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "74161:inst1\|f74161:sub\|9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "74161:inst1\|f74161:sub\|110 " "Info: Detected ripple clock \"74161:inst1\|f74161:sub\|110\" as buffer" {  } { { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "74161:inst1\|f74161:sub\|110" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "74161:inst1\|f74161:sub\|104 " "Info: Detected gated clock \"74161:inst1\|f74161:sub\|104\" as buffer" {  } { { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 872 320 384 912 "104" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "74161:inst1\|f74161:sub\|104" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "74161:inst2\|f74161:sub\|9 " "Info: Detected ripple clock \"74161:inst2\|f74161:sub\|9\" as buffer" {  } { { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "74161:inst2\|f74161:sub\|9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "74161:inst2\|f74161:sub\|110 " "Info: Detected ripple clock \"74161:inst2\|f74161:sub\|110\" as buffer" {  } { { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "74161:inst2\|f74161:sub\|110" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "74161:inst2\|f74161:sub\|99 " "Info: Detected ripple clock \"74161:inst2\|f74161:sub\|99\" as buffer" {  } { { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "74161:inst2\|f74161:sub\|99" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "74161:inst2\|f74161:sub\|87 " "Info: Detected ripple clock \"74161:inst2\|f74161:sub\|87\" as buffer" {  } { { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "74161:inst2\|f74161:sub\|87" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "74161:inst2\|f74161:sub\|104 " "Info: Detected gated clock \"74161:inst2\|f74161:sub\|104\" as buffer" {  } { { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 872 320 384 912 "104" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "74161:inst2\|f74161:sub\|104" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "74161:inst6\|f74161:sub\|99 " "Info: Detected ripple clock \"74161:inst6\|f74161:sub\|99\" as buffer" {  } { { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "74161:inst6\|f74161:sub\|99" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "74161:inst6\|f74161:sub\|110 " "Info: Detected ripple clock \"74161:inst6\|f74161:sub\|110\" as buffer" {  } { { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "74161:inst6\|f74161:sub\|110" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "74161:inst6\|f74161:sub\|87 " "Info: Detected ripple clock \"74161:inst6\|f74161:sub\|87\" as buffer" {  } { { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "74161:inst6\|f74161:sub\|87" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "74161:inst6\|f74161:sub\|9 " "Info: Detected ripple clock \"74161:inst6\|f74161:sub\|9\" as buffer" {  } { { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "74161:inst6\|f74161:sub\|9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "74161:inst11\|f74161:sub\|110 " "Info: Detected ripple clock \"74161:inst11\|f74161:sub\|110\" as buffer" {  } { { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "74161:inst11\|f74161:sub\|110" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "74161:inst11\|f74161:sub\|87 " "Info: Detected ripple clock \"74161:inst11\|f74161:sub\|87\" as buffer" {  } { { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "74161:inst11\|f74161:sub\|87" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "74161:inst11\|f74161:sub\|99 " "Info: Detected ripple clock \"74161:inst11\|f74161:sub\|99\" as buffer" {  } { { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "74161:inst11\|f74161:sub\|99" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "74161:inst6\|f74161:sub\|104 " "Info: Detected gated clock \"74161:inst6\|f74161:sub\|104\" as buffer" {  } { { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 872 320 384 912 "104" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "74161:inst6\|f74161:sub\|104" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst28 " "Info: Detected gated clock \"inst28\" as buffer" {  } { { "test.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/clock/test.bdf" { { 512 360 440 576 "inst28" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst28" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "74161:inst7\|f74161:sub\|110 " "Info: Detected ripple clock \"74161:inst7\|f74161:sub\|110\" as buffer" {  } { { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "74161:inst7\|f74161:sub\|110" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "74161:inst7\|f74161:sub\|87 " "Info: Detected ripple clock \"74161:inst7\|f74161:sub\|87\" as buffer" {  } { { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "74161:inst7\|f74161:sub\|87" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "74161:inst7\|f74161:sub\|9 " "Info: Detected ripple clock \"74161:inst7\|f74161:sub\|9\" as buffer" {  } { { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "74161:inst7\|f74161:sub\|9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "74161:inst7\|f74161:sub\|99 " "Info: Detected ripple clock \"74161:inst7\|f74161:sub\|99\" as buffer" {  } { { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "74161:inst7\|f74161:sub\|99" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "74161:inst7\|f74161:sub\|104 " "Info: Detected gated clock \"74161:inst7\|f74161:sub\|104\" as buffer" {  } { { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 872 320 384 912 "104" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "74161:inst7\|f74161:sub\|104" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "74161:inst11\|f74161:sub\|9 " "Info: Detected ripple clock \"74161:inst11\|f74161:sub\|9\" as buffer" {  } { { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "74161:inst11\|f74161:sub\|9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "1mhz register 74161:inst39\|f74161:sub\|99 register 74161:inst39\|f74161:sub\|110 145.37 MHz 6.879 ns Internal " "Info: Clock \"1mhz\" has Internal fmax of 145.37 MHz between source register \"74161:inst39\|f74161:sub\|99\" and destination register \"74161:inst39\|f74161:sub\|110\" (period= 6.879 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.207 ns + Longest register register " "Info: + Longest register to register delay is 1.207 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 74161:inst39\|f74161:sub\|99 1 REG LCFF_X27_Y5_N27 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X27_Y5_N27; Fanout = 6; REG Node = '74161:inst39\|f74161:sub\|99'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74161:inst39|f74161:sub|99 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.475 ns) + CELL(0.624 ns) 1.099 ns 74161:inst39\|f74161:sub\|110~0 2 COMB LCCOMB_X27_Y5_N16 1 " "Info: 2: + IC(0.475 ns) + CELL(0.624 ns) = 1.099 ns; Loc. = LCCOMB_X27_Y5_N16; Fanout = 1; COMB Node = '74161:inst39\|f74161:sub\|110~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.099 ns" { 74161:inst39|f74161:sub|99 74161:inst39|f74161:sub|110~0 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 1.207 ns 74161:inst39\|f74161:sub\|110 3 REG LCFF_X27_Y5_N17 6 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 1.207 ns; Loc. = LCFF_X27_Y5_N17; Fanout = 6; REG Node = '74161:inst39\|f74161:sub\|110'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { 74161:inst39|f74161:sub|110~0 74161:inst39|f74161:sub|110 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.732 ns ( 60.65 % ) " "Info: Total cell delay = 0.732 ns ( 60.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.475 ns ( 39.35 % ) " "Info: Total interconnect delay = 0.475 ns ( 39.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.207 ns" { 74161:inst39|f74161:sub|99 74161:inst39|f74161:sub|110~0 74161:inst39|f74161:sub|110 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.207 ns" { 74161:inst39|f74161:sub|99 {} 74161:inst39|f74161:sub|110~0 {} 74161:inst39|f74161:sub|110 {} } { 0.000ns 0.475ns 0.000ns } { 0.000ns 0.624ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-5.408 ns - Smallest " "Info: - Smallest clock skew is -5.408 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "1mhz destination 19.301 ns + Shortest register " "Info: + Shortest clock path from clock \"1mhz\" to destination register is 19.301 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns 1mhz 1 CLK PIN_63 4 " "Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_63; Fanout = 4; CLK Node = '1mhz'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { 1mhz } "NODE_NAME" } } { "test.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/clock/test.bdf" { { 544 -1168 -1000 560 "1mhz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.320 ns) + CELL(0.970 ns) 3.234 ns 74161:inst\|f74161:sub\|9 2 REG LCFF_X20_Y2_N7 5 " "Info: 2: + IC(1.320 ns) + CELL(0.970 ns) = 3.234 ns; Loc. = LCFF_X20_Y2_N7; Fanout = 5; REG Node = '74161:inst\|f74161:sub\|9'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.290 ns" { 1mhz 74161:inst|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.470 ns) + CELL(0.206 ns) 3.910 ns 74161:inst\|f74161:sub\|104 3 COMB LCCOMB_X20_Y2_N20 4 " "Info: 3: + IC(0.470 ns) + CELL(0.206 ns) = 3.910 ns; Loc. = LCCOMB_X20_Y2_N20; Fanout = 4; COMB Node = '74161:inst\|f74161:sub\|104'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { 74161:inst|f74161:sub|9 74161:inst|f74161:sub|104 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 872 320 384 912 "104" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.325 ns) + CELL(0.970 ns) 5.205 ns 74161:inst1\|f74161:sub\|87 4 REG LCFF_X20_Y2_N19 4 " "Info: 4: + IC(0.325 ns) + CELL(0.970 ns) = 5.205 ns; Loc. = LCFF_X20_Y2_N19; Fanout = 4; REG Node = '74161:inst1\|f74161:sub\|87'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.295 ns" { 74161:inst|f74161:sub|104 74161:inst1|f74161:sub|87 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.741 ns) + CELL(0.206 ns) 6.152 ns 74161:inst1\|f74161:sub\|104 5 COMB LCCOMB_X21_Y2_N8 4 " "Info: 5: + IC(0.741 ns) + CELL(0.206 ns) = 6.152 ns; Loc. = LCCOMB_X21_Y2_N8; Fanout = 4; COMB Node = '74161:inst1\|f74161:sub\|104'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.947 ns" { 74161:inst1|f74161:sub|87 74161:inst1|f74161:sub|104 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 872 320 384 912 "104" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.315 ns) + CELL(0.970 ns) 7.437 ns 74161:inst2\|f74161:sub\|9 6 REG LCFF_X21_Y2_N27 5 " "Info: 6: + IC(0.315 ns) + CELL(0.970 ns) = 7.437 ns; Loc. = LCFF_X21_Y2_N27; Fanout = 5; REG Node = '74161:inst2\|f74161:sub\|9'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.285 ns" { 74161:inst1|f74161:sub|104 74161:inst2|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.461 ns) + CELL(0.206 ns) 8.104 ns 74161:inst2\|f74161:sub\|104 7 COMB LCCOMB_X21_Y2_N24 4 " "Info: 7: + IC(0.461 ns) + CELL(0.206 ns) = 8.104 ns; Loc. = LCCOMB_X21_Y2_N24; Fanout = 4; COMB Node = '74161:inst2\|f74161:sub\|104'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.667 ns" { 74161:inst2|f74161:sub|9 74161:inst2|f74161:sub|104 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 872 320 384 912 "104" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.320 ns) + CELL(0.970 ns) 9.394 ns 74161:inst6\|f74161:sub\|99 8 REG LCFF_X21_Y2_N11 3 " "Info: 8: + IC(0.320 ns) + CELL(0.970 ns) = 9.394 ns; Loc. = LCFF_X21_Y2_N11; Fanout = 3; REG Node = '74161:inst6\|f74161:sub\|99'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.290 ns" { 74161:inst2|f74161:sub|104 74161:inst6|f74161:sub|99 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.447 ns) + CELL(0.206 ns) 10.047 ns 74161:inst6\|f74161:sub\|104 9 COMB LCCOMB_X21_Y2_N12 4 " "Info: 9: + IC(0.447 ns) + CELL(0.206 ns) = 10.047 ns; Loc. = LCCOMB_X21_Y2_N12; Fanout = 4; COMB Node = '74161:inst6\|f74161:sub\|104'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { 74161:inst6|f74161:sub|99 74161:inst6|f74161:sub|104 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 872 320 384 912 "104" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.739 ns) + CELL(0.970 ns) 12.756 ns 74161:inst7\|f74161:sub\|110 10 REG LCFF_X27_Y4_N23 2 " "Info: 10: + IC(1.739 ns) + CELL(0.970 ns) = 12.756 ns; Loc. = LCFF_X27_Y4_N23; Fanout = 2; REG Node = '74161:inst7\|f74161:sub\|110'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.709 ns" { 74161:inst6|f74161:sub|104 74161:inst7|f74161:sub|110 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.442 ns) + CELL(0.206 ns) 13.404 ns 74161:inst7\|f74161:sub\|104 11 COMB LCCOMB_X27_Y4_N8 4 " "Info: 11: + IC(0.442 ns) + CELL(0.206 ns) = 13.404 ns; Loc. = LCCOMB_X27_Y4_N8; Fanout = 4; COMB Node = '74161:inst7\|f74161:sub\|104'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.648 ns" { 74161:inst7|f74161:sub|110 74161:inst7|f74161:sub|104 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 872 320 384 912 "104" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.316 ns) + CELL(0.970 ns) 14.690 ns 74161:inst11\|f74161:sub\|110 12 REG LCFF_X27_Y4_N5 4 " "Info: 12: + IC(0.316 ns) + CELL(0.970 ns) = 14.690 ns; Loc. = LCFF_X27_Y4_N5; Fanout = 4; REG Node = '74161:inst11\|f74161:sub\|110'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.286 ns" { 74161:inst7|f74161:sub|104 74161:inst11|f74161:sub|110 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.142 ns) + CELL(0.206 ns) 16.038 ns inst28 13 COMB LCCOMB_X26_Y5_N24 5 " "Info: 13: + IC(1.142 ns) + CELL(0.206 ns) = 16.038 ns; Loc. = LCCOMB_X26_Y5_N24; Fanout = 5; COMB Node = 'inst28'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.348 ns" { 74161:inst11|f74161:sub|110 inst28 } "NODE_NAME" } } { "test.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/clock/test.bdf" { { 512 360 440 576 "inst28" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.328 ns) + CELL(0.970 ns) 17.336 ns 74161:inst13\|f74161:sub\|87 14 REG LCFF_X26_Y5_N3 6 " "Info: 14: + IC(0.328 ns) + CELL(0.970 ns) = 17.336 ns; Loc. = LCFF_X26_Y5_N3; Fanout = 6; REG Node = '74161:inst13\|f74161:sub\|87'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.298 ns" { inst28 74161:inst13|f74161:sub|87 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.751 ns) + CELL(0.206 ns) 18.293 ns inst36 15 COMB LCCOMB_X27_Y5_N20 3 " "Info: 15: + IC(0.751 ns) + CELL(0.206 ns) = 18.293 ns; Loc. = LCCOMB_X27_Y5_N20; Fanout = 3; COMB Node = 'inst36'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.957 ns" { 74161:inst13|f74161:sub|87 inst36 } "NODE_NAME" } } { "test.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/clock/test.bdf" { { 560 792 872 624 "inst36" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.342 ns) + CELL(0.666 ns) 19.301 ns 74161:inst39\|f74161:sub\|110 16 REG LCFF_X27_Y5_N17 6 " "Info: 16: + IC(0.342 ns) + CELL(0.666 ns) = 19.301 ns; Loc. = LCFF_X27_Y5_N17; Fanout = 6; REG Node = '74161:inst39\|f74161:sub\|110'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.008 ns" { inst36 74161:inst39|f74161:sub|110 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "9.842 ns ( 50.99 % ) " "Info: Total cell delay = 9.842 ns ( 50.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.459 ns ( 49.01 % ) " "Info: Total interconnect delay = 9.459 ns ( 49.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "19.301 ns" { 1mhz 74161:inst|f74161:sub|9 74161:inst|f74161:sub|104 74161:inst1|f74161:sub|87 74161:inst1|f74161:sub|104 74161:inst2|f74161:sub|9 74161:inst2|f74161:sub|104 74161:inst6|f74161:sub|99 74161:inst6|f74161:sub|104 74161:inst7|f74161:sub|110 74161:inst7|f74161:sub|104 74161:inst11|f74161:sub|110 inst28 74161:inst13|f74161:sub|87 inst36 74161:inst39|f74161:sub|110 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "19.301 ns" { 1mhz {} 1mhz~combout {} 74161:inst|f74161:sub|9 {} 74161:inst|f74161:sub|104 {} 74161:inst1|f74161:sub|87 {} 74161:inst1|f74161:sub|104 {} 74161:inst2|f74161:sub|9 {} 74161:inst2|f74161:sub|104 {} 74161:inst6|f74161:sub|99 {} 74161:inst6|f74161:sub|104 {} 74161:inst7|f74161:sub|110 {} 74161:inst7|f74161:sub|104 {} 74161:inst11|f74161:sub|110 {} inst28 {} 74161:inst13|f74161:sub|87 {} inst36 {} 74161:inst39|f74161:sub|110 {} } { 0.000ns 0.000ns 1.320ns 0.470ns 0.325ns 0.741ns 0.315ns 0.461ns 0.320ns 0.447ns 1.739ns 0.442ns 0.316ns 1.142ns 0.328ns 0.751ns 0.342ns } { 0.000ns 0.944ns 0.970ns 0.206ns 0.970ns 0.206ns 0.970ns 0.206ns 0.970ns 0.206ns 0.970ns 0.206ns 0.970ns 0.206ns 0.970ns 0.206ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "1mhz source 24.709 ns - Longest register " "Info: - Longest clock path from clock \"1mhz\" to source register is 24.709 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns 1mhz 1 CLK PIN_63 4 " "Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_63; Fanout = 4; CLK Node = '1mhz'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { 1mhz } "NODE_NAME" } } { "test.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/clock/test.bdf" { { 544 -1168 -1000 560 "1mhz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.320 ns) + CELL(0.970 ns) 3.234 ns 74161:inst\|f74161:sub\|87 2 REG LCFF_X20_Y2_N13 4 " "Info: 2: + IC(1.320 ns) + CELL(0.970 ns) = 3.234 ns; Loc. = LCFF_X20_Y2_N13; Fanout = 4; REG Node = '74161:inst\|f74161:sub\|87'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.290 ns" { 1mhz 74161:inst|f74161:sub|87 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.494 ns) + CELL(0.614 ns) 4.342 ns 74161:inst\|f74161:sub\|104 3 COMB LCCOMB_X20_Y2_N20 4 " "Info: 3: + IC(0.494 ns) + CELL(0.614 ns) = 4.342 ns; Loc. = LCCOMB_X20_Y2_N20; Fanout = 4; COMB Node = '74161:inst\|f74161:sub\|104'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.108 ns" { 74161:inst|f74161:sub|87 74161:inst|f74161:sub|104 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 872 320 384 912 "104" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.325 ns) + CELL(0.970 ns) 5.637 ns 74161:inst1\|f74161:sub\|110 4 REG LCFF_X20_Y2_N11 2 " "Info: 4: + IC(0.325 ns) + CELL(0.970 ns) = 5.637 ns; Loc. = LCFF_X20_Y2_N11; Fanout = 2; REG Node = '74161:inst1\|f74161:sub\|110'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.295 ns" { 74161:inst|f74161:sub|104 74161:inst1|f74161:sub|110 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.754 ns) + CELL(0.614 ns) 7.005 ns 74161:inst1\|f74161:sub\|104 5 COMB LCCOMB_X21_Y2_N8 4 " "Info: 5: + IC(0.754 ns) + CELL(0.614 ns) = 7.005 ns; Loc. = LCCOMB_X21_Y2_N8; Fanout = 4; COMB Node = '74161:inst1\|f74161:sub\|104'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.368 ns" { 74161:inst1|f74161:sub|110 74161:inst1|f74161:sub|104 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 872 320 384 912 "104" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.315 ns) + CELL(0.970 ns) 8.290 ns 74161:inst2\|f74161:sub\|110 6 REG LCFF_X21_Y2_N5 2 " "Info: 6: + IC(0.315 ns) + CELL(0.970 ns) = 8.290 ns; Loc. = LCFF_X21_Y2_N5; Fanout = 2; REG Node = '74161:inst2\|f74161:sub\|110'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.285 ns" { 74161:inst1|f74161:sub|104 74161:inst2|f74161:sub|110 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.734 ns) + CELL(0.370 ns) 9.394 ns 74161:inst2\|f74161:sub\|104 7 COMB LCCOMB_X21_Y2_N24 4 " "Info: 7: + IC(0.734 ns) + CELL(0.370 ns) = 9.394 ns; Loc. = LCCOMB_X21_Y2_N24; Fanout = 4; COMB Node = '74161:inst2\|f74161:sub\|104'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.104 ns" { 74161:inst2|f74161:sub|110 74161:inst2|f74161:sub|104 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 872 320 384 912 "104" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.320 ns) + CELL(0.970 ns) 10.684 ns 74161:inst6\|f74161:sub\|9 8 REG LCFF_X21_Y2_N29 5 " "Info: 8: + IC(0.320 ns) + CELL(0.970 ns) = 10.684 ns; Loc. = LCFF_X21_Y2_N29; Fanout = 5; REG Node = '74161:inst6\|f74161:sub\|9'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.290 ns" { 74161:inst2|f74161:sub|104 74161:inst6|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.775 ns) + CELL(0.614 ns) 12.073 ns 74161:inst6\|f74161:sub\|104 9 COMB LCCOMB_X21_Y2_N12 4 " "Info: 9: + IC(0.775 ns) + CELL(0.614 ns) = 12.073 ns; Loc. = LCCOMB_X21_Y2_N12; Fanout = 4; COMB Node = '74161:inst6\|f74161:sub\|104'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.389 ns" { 74161:inst6|f74161:sub|9 74161:inst6|f74161:sub|104 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 872 320 384 912 "104" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.739 ns) + CELL(0.970 ns) 14.782 ns 74161:inst7\|f74161:sub\|87 10 REG LCFF_X27_Y4_N29 4 " "Info: 10: + IC(1.739 ns) + CELL(0.970 ns) = 14.782 ns; Loc. = LCFF_X27_Y4_N29; Fanout = 4; REG Node = '74161:inst7\|f74161:sub\|87'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.709 ns" { 74161:inst6|f74161:sub|104 74161:inst7|f74161:sub|87 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.743 ns) + CELL(0.370 ns) 15.895 ns 74161:inst7\|f74161:sub\|104 11 COMB LCCOMB_X27_Y4_N8 4 " "Info: 11: + IC(0.743 ns) + CELL(0.370 ns) = 15.895 ns; Loc. = LCCOMB_X27_Y4_N8; Fanout = 4; COMB Node = '74161:inst7\|f74161:sub\|104'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.113 ns" { 74161:inst7|f74161:sub|87 74161:inst7|f74161:sub|104 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 872 320 384 912 "104" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.316 ns) + CELL(0.970 ns) 17.181 ns 74161:inst11\|f74161:sub\|99 12 REG LCFF_X27_Y4_N21 5 " "Info: 12: + IC(0.316 ns) + CELL(0.970 ns) = 17.181 ns; Loc. = LCFF_X27_Y4_N21; Fanout = 5; REG Node = '74161:inst11\|f74161:sub\|99'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.286 ns" { 74161:inst7|f74161:sub|104 74161:inst11|f74161:sub|99 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.550 ns) + CELL(0.651 ns) 19.382 ns inst28 13 COMB LCCOMB_X26_Y5_N24 5 " "Info: 13: + IC(1.550 ns) + CELL(0.651 ns) = 19.382 ns; Loc. = LCCOMB_X26_Y5_N24; Fanout = 5; COMB Node = 'inst28'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.201 ns" { 74161:inst11|f74161:sub|99 inst28 } "NODE_NAME" } } { "test.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/clock/test.bdf" { { 512 360 440 576 "inst28" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.328 ns) + CELL(0.970 ns) 20.680 ns 74161:inst13\|f74161:sub\|99 14 REG LCFF_X26_Y5_N21 5 " "Info: 14: + IC(0.328 ns) + CELL(0.970 ns) = 20.680 ns; Loc. = LCFF_X26_Y5_N21; Fanout = 5; REG Node = '74161:inst13\|f74161:sub\|99'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.298 ns" { inst28 74161:inst13|f74161:sub|99 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.786 ns) + CELL(0.606 ns) 22.072 ns inst36 15 COMB LCCOMB_X27_Y5_N20 3 " "Info: 15: + IC(0.786 ns) + CELL(0.606 ns) = 22.072 ns; Loc. = LCCOMB_X27_Y5_N20; Fanout = 3; COMB Node = 'inst36'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.392 ns" { 74161:inst13|f74161:sub|99 inst36 } "NODE_NAME" } } { "test.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/clock/test.bdf" { { 560 792 872 624 "inst36" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.128 ns) + CELL(0.000 ns) 23.200 ns inst36~clkctrl 16 COMB CLKCTRL_G6 6 " "Info: 16: + IC(1.128 ns) + CELL(0.000 ns) = 23.200 ns; Loc. = CLKCTRL_G6; Fanout = 6; COMB Node = 'inst36~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.128 ns" { inst36 inst36~clkctrl } "NODE_NAME" } } { "test.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/clock/test.bdf" { { 560 792 872 624 "inst36" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.843 ns) + CELL(0.666 ns) 24.709 ns 74161:inst39\|f74161:sub\|99 17 REG LCFF_X27_Y5_N27 6 " "Info: 17: + IC(0.843 ns) + CELL(0.666 ns) = 24.709 ns; Loc. = LCFF_X27_Y5_N27; Fanout = 6; REG Node = '74161:inst39\|f74161:sub\|99'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.509 ns" { inst36~clkctrl 74161:inst39|f74161:sub|99 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "12.239 ns ( 49.53 % ) " "Info: Total cell delay = 12.239 ns ( 49.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.470 ns ( 50.47 % ) " "Info: Total interconnect delay = 12.470 ns ( 50.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "24.709 ns" { 1mhz 74161:inst|f74161:sub|87 74161:inst|f74161:sub|104 74161:inst1|f74161:sub|110 74161:inst1|f74161:sub|104 74161:inst2|f74161:sub|110 74161:inst2|f74161:sub|104 74161:inst6|f74161:sub|9 74161:inst6|f74161:sub|104 74161:inst7|f74161:sub|87 74161:inst7|f74161:sub|104 74161:inst11|f74161:sub|99 inst28 74161:inst13|f74161:sub|99 inst36 inst36~clkctrl 74161:inst39|f74161:sub|99 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "24.709 ns" { 1mhz {} 1mhz~combout {} 74161:inst|f74161:sub|87 {} 74161:inst|f74161:sub|104 {} 74161:inst1|f74161:sub|110 {} 74161:inst1|f74161:sub|104 {} 74161:inst2|f74161:sub|110 {} 74161:inst2|f74161:sub|104 {} 74161:inst6|f74161:sub|9 {} 74161:inst6|f74161:sub|104 {} 74161:inst7|f74161:sub|87 {} 74161:inst7|f74161:sub|104 {} 74161:inst11|f74161:sub|99 {} inst28 {} 74161:inst13|f74161:sub|99 {} inst36 {} inst36~clkctrl {} 74161:inst39|f74161:sub|99 {} } { 0.000ns 0.000ns 1.320ns 0.494ns 0.325ns 0.754ns 0.315ns 0.734ns 0.320ns 0.775ns 1.739ns 0.743ns 0.316ns 1.550ns 0.328ns 0.786ns 1.128ns 0.843ns } { 0.000ns 0.944ns 0.970ns 0.614ns 0.970ns 0.614ns 0.970ns 0.370ns 0.970ns 0.614ns 0.970ns 0.370ns 0.970ns 0.651ns 0.970ns 0.606ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "19.301 ns" { 1mhz 74161:inst|f74161:sub|9 74161:inst|f74161:sub|104 74161:inst1|f74161:sub|87 74161:inst1|f74161:sub|104 74161:inst2|f74161:sub|9 74161:inst2|f74161:sub|104 74161:inst6|f74161:sub|99 74161:inst6|f74161:sub|104 74161:inst7|f74161:sub|110 74161:inst7|f74161:sub|104 74161:inst11|f74161:sub|110 inst28 74161:inst13|f74161:sub|87 inst36 74161:inst39|f74161:sub|110 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "19.301 ns" { 1mhz {} 1mhz~combout {} 74161:inst|f74161:sub|9 {} 74161:inst|f74161:sub|104 {} 74161:inst1|f74161:sub|87 {} 74161:inst1|f74161:sub|104 {} 74161:inst2|f74161:sub|9 {} 74161:inst2|f74161:sub|104 {} 74161:inst6|f74161:sub|99 {} 74161:inst6|f74161:sub|104 {} 74161:inst7|f74161:sub|110 {} 74161:inst7|f74161:sub|104 {} 74161:inst11|f74161:sub|110 {} inst28 {} 74161:inst13|f74161:sub|87 {} inst36 {} 74161:inst39|f74161:sub|110 {} } { 0.000ns 0.000ns 1.320ns 0.470ns 0.325ns 0.741ns 0.315ns 0.461ns 0.320ns 0.447ns 1.739ns 0.442ns 0.316ns 1.142ns 0.328ns 0.751ns 0.342ns } { 0.000ns 0.944ns 0.970ns 0.206ns 0.970ns 0.206ns 0.970ns 0.206ns 0.970ns 0.206ns 0.970ns 0.206ns 0.970ns 0.206ns 0.970ns 0.206ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "24.709 ns" { 1mhz 74161:inst|f74161:sub|87 74161:inst|f74161:sub|104 74161:inst1|f74161:sub|110 74161:inst1|f74161:sub|104 74161:inst2|f74161:sub|110 74161:inst2|f74161:sub|104 74161:inst6|f74161:sub|9 74161:inst6|f74161:sub|104 74161:inst7|f74161:sub|87 74161:inst7|f74161:sub|104 74161:inst11|f74161:sub|99 inst28 74161:inst13|f74161:sub|99 inst36 inst36~clkctrl 74161:inst39|f74161:sub|99 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "24.709 ns" { 1mhz {} 1mhz~combout {} 74161:inst|f74161:sub|87 {} 74161:inst|f74161:sub|104 {} 74161:inst1|f74161:sub|110 {} 74161:inst1|f74161:sub|104 {} 74161:inst2|f74161:sub|110 {} 74161:inst2|f74161:sub|104 {} 74161:inst6|f74161:sub|9 {} 74161:inst6|f74161:sub|104 {} 74161:inst7|f74161:sub|87 {} 74161:inst7|f74161:sub|104 {} 74161:inst11|f74161:sub|99 {} inst28 {} 74161:inst13|f74161:sub|99 {} inst36 {} inst36~clkctrl {} 74161:inst39|f74161:sub|99 {} } { 0.000ns 0.000ns 1.320ns 0.494ns 0.325ns 0.754ns 0.315ns 0.734ns 0.320ns 0.775ns 1.739ns 0.743ns 0.316ns 1.550ns 0.328ns 0.786ns 1.128ns 0.843ns } { 0.000ns 0.944ns 0.970ns 0.614ns 0.970ns 0.614ns 0.970ns 0.370ns 0.970ns 0.614ns 0.970ns 0.370ns 0.970ns 0.651ns 0.970ns 0.606ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.207 ns" { 74161:inst39|f74161:sub|99 74161:inst39|f74161:sub|110~0 74161:inst39|f74161:sub|110 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.207 ns" { 74161:inst39|f74161:sub|99 {} 74161:inst39|f74161:sub|110~0 {} 74161:inst39|f74161:sub|110 {} } { 0.000ns 0.475ns 0.000ns } { 0.000ns 0.624ns 0.108ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "19.301 ns" { 1mhz 74161:inst|f74161:sub|9 74161:inst|f74161:sub|104 74161:inst1|f74161:sub|87 74161:inst1|f74161:sub|104 74161:inst2|f74161:sub|9 74161:inst2|f74161:sub|104 74161:inst6|f74161:sub|99 74161:inst6|f74161:sub|104 74161:inst7|f74161:sub|110 74161:inst7|f74161:sub|104 74161:inst11|f74161:sub|110 inst28 74161:inst13|f74161:sub|87 inst36 74161:inst39|f74161:sub|110 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "19.301 ns" { 1mhz {} 1mhz~combout {} 74161:inst|f74161:sub|9 {} 74161:inst|f74161:sub|104 {} 74161:inst1|f74161:sub|87 {} 74161:inst1|f74161:sub|104 {} 74161:inst2|f74161:sub|9 {} 74161:inst2|f74161:sub|104 {} 74161:inst6|f74161:sub|99 {} 74161:inst6|f74161:sub|104 {} 74161:inst7|f74161:sub|110 {} 74161:inst7|f74161:sub|104 {} 74161:inst11|f74161:sub|110 {} inst28 {} 74161:inst13|f74161:sub|87 {} inst36 {} 74161:inst39|f74161:sub|110 {} } { 0.000ns 0.000ns 1.320ns 0.470ns 0.325ns 0.741ns 0.315ns 0.461ns 0.320ns 0.447ns 1.739ns 0.442ns 0.316ns 1.142ns 0.328ns 0.751ns 0.342ns } { 0.000ns 0.944ns 0.970ns 0.206ns 0.970ns 0.206ns 0.970ns 0.206ns 0.970ns 0.206ns 0.970ns 0.206ns 0.970ns 0.206ns 0.970ns 0.206ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "24.709 ns" { 1mhz 74161:inst|f74161:sub|87 74161:inst|f74161:sub|104 74161:inst1|f74161:sub|110 74161:inst1|f74161:sub|104 74161:inst2|f74161:sub|110 74161:inst2|f74161:sub|104 74161:inst6|f74161:sub|9 74161:inst6|f74161:sub|104 74161:inst7|f74161:sub|87 74161:inst7|f74161:sub|104 74161:inst11|f74161:sub|99 inst28 74161:inst13|f74161:sub|99 inst36 inst36~clkctrl 74161:inst39|f74161:sub|99 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "24.709 ns" { 1mhz {} 1mhz~combout {} 74161:inst|f74161:sub|87 {} 74161:inst|f74161:sub|104 {} 74161:inst1|f74161:sub|110 {} 74161:inst1|f74161:sub|104 {} 74161:inst2|f74161:sub|110 {} 74161:inst2|f74161:sub|104 {} 74161:inst6|f74161:sub|9 {} 74161:inst6|f74161:sub|104 {} 74161:inst7|f74161:sub|87 {} 74161:inst7|f74161:sub|104 {} 74161:inst11|f74161:sub|99 {} inst28 {} 74161:inst13|f74161:sub|99 {} inst36 {} inst36~clkctrl {} 74161:inst39|f74161:sub|99 {} } { 0.000ns 0.000ns 1.320ns 0.494ns 0.325ns 0.754ns 0.315ns 0.734ns 0.320ns 0.775ns 1.739ns 0.743ns 0.316ns 1.550ns 0.328ns 0.786ns 1.128ns 0.843ns } { 0.000ns 0.944ns 0.970ns 0.614ns 0.970ns 0.614ns 0.970ns 0.370ns 0.970ns 0.614ns 0.970ns 0.370ns 0.970ns 0.651ns 0.970ns 0.606ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "1mhz 66 " "Warning: Circuit may not operate. Detected 66 non-operational path(s) clocked by clock \"1mhz\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "74161:inst39\|f74161:sub\|87 74161:inst39\|f74161:sub\|99 1mhz 3.878 ns " "Info: Found hold time violation between source  pin or register \"74161:inst39\|f74161:sub\|87\" and destination pin or register \"74161:inst39\|f74161:sub\|99\" for clock \"1mhz\" (Hold time is 3.878 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "5.408 ns + Largest " "Info: + Largest clock skew is 5.408 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "1mhz destination 24.709 ns + Longest register " "Info: + Longest clock path from clock \"1mhz\" to destination register is 24.709 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns 1mhz 1 CLK PIN_63 4 " "Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_63; Fanout = 4; CLK Node = '1mhz'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { 1mhz } "NODE_NAME" } } { "test.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/clock/test.bdf" { { 544 -1168 -1000 560 "1mhz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.320 ns) + CELL(0.970 ns) 3.234 ns 74161:inst\|f74161:sub\|87 2 REG LCFF_X20_Y2_N13 4 " "Info: 2: + IC(1.320 ns) + CELL(0.970 ns) = 3.234 ns; Loc. = LCFF_X20_Y2_N13; Fanout = 4; REG Node = '74161:inst\|f74161:sub\|87'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.290 ns" { 1mhz 74161:inst|f74161:sub|87 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.494 ns) + CELL(0.614 ns) 4.342 ns 74161:inst\|f74161:sub\|104 3 COMB LCCOMB_X20_Y2_N20 4 " "Info: 3: + IC(0.494 ns) + CELL(0.614 ns) = 4.342 ns; Loc. = LCCOMB_X20_Y2_N20; Fanout = 4; COMB Node = '74161:inst\|f74161:sub\|104'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.108 ns" { 74161:inst|f74161:sub|87 74161:inst|f74161:sub|104 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 872 320 384 912 "104" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.325 ns) + CELL(0.970 ns) 5.637 ns 74161:inst1\|f74161:sub\|110 4 REG LCFF_X20_Y2_N11 2 " "Info: 4: + IC(0.325 ns) + CELL(0.970 ns) = 5.637 ns; Loc. = LCFF_X20_Y2_N11; Fanout = 2; REG Node = '74161:inst1\|f74161:sub\|110'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.295 ns" { 74161:inst|f74161:sub|104 74161:inst1|f74161:sub|110 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.754 ns) + CELL(0.614 ns) 7.005 ns 74161:inst1\|f74161:sub\|104 5 COMB LCCOMB_X21_Y2_N8 4 " "Info: 5: + IC(0.754 ns) + CELL(0.614 ns) = 7.005 ns; Loc. = LCCOMB_X21_Y2_N8; Fanout = 4; COMB Node = '74161:inst1\|f74161:sub\|104'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.368 ns" { 74161:inst1|f74161:sub|110 74161:inst1|f74161:sub|104 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 872 320 384 912 "104" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.315 ns) + CELL(0.970 ns) 8.290 ns 74161:inst2\|f74161:sub\|110 6 REG LCFF_X21_Y2_N5 2 " "Info: 6: + IC(0.315 ns) + CELL(0.970 ns) = 8.290 ns; Loc. = LCFF_X21_Y2_N5; Fanout = 2; REG Node = '74161:inst2\|f74161:sub\|110'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.285 ns" { 74161:inst1|f74161:sub|104 74161:inst2|f74161:sub|110 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.734 ns) + CELL(0.370 ns) 9.394 ns 74161:inst2\|f74161:sub\|104 7 COMB LCCOMB_X21_Y2_N24 4 " "Info: 7: + IC(0.734 ns) + CELL(0.370 ns) = 9.394 ns; Loc. = LCCOMB_X21_Y2_N24; Fanout = 4; COMB Node = '74161:inst2\|f74161:sub\|104'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.104 ns" { 74161:inst2|f74161:sub|110 74161:inst2|f74161:sub|104 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 872 320 384 912 "104" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.320 ns) + CELL(0.970 ns) 10.684 ns 74161:inst6\|f74161:sub\|9 8 REG LCFF_X21_Y2_N29 5 " "Info: 8: + IC(0.320 ns) + CELL(0.970 ns) = 10.684 ns; Loc. = LCFF_X21_Y2_N29; Fanout = 5; REG Node = '74161:inst6\|f74161:sub\|9'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.290 ns" { 74161:inst2|f74161:sub|104 74161:inst6|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.775 ns) + CELL(0.614 ns) 12.073 ns 74161:inst6\|f74161:sub\|104 9 COMB LCCOMB_X21_Y2_N12 4 " "Info: 9: + IC(0.775 ns) + CELL(0.614 ns) = 12.073 ns; Loc. = LCCOMB_X21_Y2_N12; Fanout = 4; COMB Node = '74161:inst6\|f74161:sub\|104'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.389 ns" { 74161:inst6|f74161:sub|9 74161:inst6|f74161:sub|104 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 872 320 384 912 "104" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.739 ns) + CELL(0.970 ns) 14.782 ns 74161:inst7\|f74161:sub\|87 10 REG LCFF_X27_Y4_N29 4 " "Info: 10: + IC(1.739 ns) + CELL(0.970 ns) = 14.782 ns; Loc. = LCFF_X27_Y4_N29; Fanout = 4; REG Node = '74161:inst7\|f74161:sub\|87'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.709 ns" { 74161:inst6|f74161:sub|104 74161:inst7|f74161:sub|87 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.743 ns) + CELL(0.370 ns) 15.895 ns 74161:inst7\|f74161:sub\|104 11 COMB LCCOMB_X27_Y4_N8 4 " "Info: 11: + IC(0.743 ns) + CELL(0.370 ns) = 15.895 ns; Loc. = LCCOMB_X27_Y4_N8; Fanout = 4; COMB Node = '74161:inst7\|f74161:sub\|104'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.113 ns" { 74161:inst7|f74161:sub|87 74161:inst7|f74161:sub|104 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 872 320 384 912 "104" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.316 ns) + CELL(0.970 ns) 17.181 ns 74161:inst11\|f74161:sub\|99 12 REG LCFF_X27_Y4_N21 5 " "Info: 12: + IC(0.316 ns) + CELL(0.970 ns) = 17.181 ns; Loc. = LCFF_X27_Y4_N21; Fanout = 5; REG Node = '74161:inst11\|f74161:sub\|99'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.286 ns" { 74161:inst7|f74161:sub|104 74161:inst11|f74161:sub|99 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.550 ns) + CELL(0.651 ns) 19.382 ns inst28 13 COMB LCCOMB_X26_Y5_N24 5 " "Info: 13: + IC(1.550 ns) + CELL(0.651 ns) = 19.382 ns; Loc. = LCCOMB_X26_Y5_N24; Fanout = 5; COMB Node = 'inst28'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.201 ns" { 74161:inst11|f74161:sub|99 inst28 } "NODE_NAME" } } { "test.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/clock/test.bdf" { { 512 360 440 576 "inst28" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.328 ns) + CELL(0.970 ns) 20.680 ns 74161:inst13\|f74161:sub\|99 14 REG LCFF_X26_Y5_N21 5 " "Info: 14: + IC(0.328 ns) + CELL(0.970 ns) = 20.680 ns; Loc. = LCFF_X26_Y5_N21; Fanout = 5; REG Node = '74161:inst13\|f74161:sub\|99'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.298 ns" { inst28 74161:inst13|f74161:sub|99 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.786 ns) + CELL(0.606 ns) 22.072 ns inst36 15 COMB LCCOMB_X27_Y5_N20 3 " "Info: 15: + IC(0.786 ns) + CELL(0.606 ns) = 22.072 ns; Loc. = LCCOMB_X27_Y5_N20; Fanout = 3; COMB Node = 'inst36'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.392 ns" { 74161:inst13|f74161:sub|99 inst36 } "NODE_NAME" } } { "test.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/clock/test.bdf" { { 560 792 872 624 "inst36" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.128 ns) + CELL(0.000 ns) 23.200 ns inst36~clkctrl 16 COMB CLKCTRL_G6 6 " "Info: 16: + IC(1.128 ns) + CELL(0.000 ns) = 23.200 ns; Loc. = CLKCTRL_G6; Fanout = 6; COMB Node = 'inst36~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.128 ns" { inst36 inst36~clkctrl } "NODE_NAME" } } { "test.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/clock/test.bdf" { { 560 792 872 624 "inst36" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.843 ns) + CELL(0.666 ns) 24.709 ns 74161:inst39\|f74161:sub\|99 17 REG LCFF_X27_Y5_N27 6 " "Info: 17: + IC(0.843 ns) + CELL(0.666 ns) = 24.709 ns; Loc. = LCFF_X27_Y5_N27; Fanout = 6; REG Node = '74161:inst39\|f74161:sub\|99'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.509 ns" { inst36~clkctrl 74161:inst39|f74161:sub|99 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "12.239 ns ( 49.53 % ) " "Info: Total cell delay = 12.239 ns ( 49.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.470 ns ( 50.47 % ) " "Info: Total interconnect delay = 12.470 ns ( 50.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "24.709 ns" { 1mhz 74161:inst|f74161:sub|87 74161:inst|f74161:sub|104 74161:inst1|f74161:sub|110 74161:inst1|f74161:sub|104 74161:inst2|f74161:sub|110 74161:inst2|f74161:sub|104 74161:inst6|f74161:sub|9 74161:inst6|f74161:sub|104 74161:inst7|f74161:sub|87 74161:inst7|f74161:sub|104 74161:inst11|f74161:sub|99 inst28 74161:inst13|f74161:sub|99 inst36 inst36~clkctrl 74161:inst39|f74161:sub|99 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "24.709 ns" { 1mhz {} 1mhz~combout {} 74161:inst|f74161:sub|87 {} 74161:inst|f74161:sub|104 {} 74161:inst1|f74161:sub|110 {} 74161:inst1|f74161:sub|104 {} 74161:inst2|f74161:sub|110 {} 74161:inst2|f74161:sub|104 {} 74161:inst6|f74161:sub|9 {} 74161:inst6|f74161:sub|104 {} 74161:inst7|f74161:sub|87 {} 74161:inst7|f74161:sub|104 {} 74161:inst11|f74161:sub|99 {} inst28 {} 74161:inst13|f74161:sub|99 {} inst36 {} inst36~clkctrl {} 74161:inst39|f74161:sub|99 {} } { 0.000ns 0.000ns 1.320ns 0.494ns 0.325ns 0.754ns 0.315ns 0.734ns 0.320ns 0.775ns 1.739ns 0.743ns 0.316ns 1.550ns 0.328ns 0.786ns 1.128ns 0.843ns } { 0.000ns 0.944ns 0.970ns 0.614ns 0.970ns 0.614ns 0.970ns 0.370ns 0.970ns 0.614ns 0.970ns 0.370ns 0.970ns 0.651ns 0.970ns 0.606ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "1mhz source 19.301 ns - Shortest register " "Info: - Shortest clock path from clock \"1mhz\" to source register is 19.301 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns 1mhz 1 CLK PIN_63 4 " "Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_63; Fanout = 4; CLK Node = '1mhz'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { 1mhz } "NODE_NAME" } } { "test.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/clock/test.bdf" { { 544 -1168 -1000 560 "1mhz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.320 ns) + CELL(0.970 ns) 3.234 ns 74161:inst\|f74161:sub\|9 2 REG LCFF_X20_Y2_N7 5 " "Info: 2: + IC(1.320 ns) + CELL(0.970 ns) = 3.234 ns; Loc. = LCFF_X20_Y2_N7; Fanout = 5; REG Node = '74161:inst\|f74161:sub\|9'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.290 ns" { 1mhz 74161:inst|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.470 ns) + CELL(0.206 ns) 3.910 ns 74161:inst\|f74161:sub\|104 3 COMB LCCOMB_X20_Y2_N20 4 " "Info: 3: + IC(0.470 ns) + CELL(0.206 ns) = 3.910 ns; Loc. = LCCOMB_X20_Y2_N20; Fanout = 4; COMB Node = '74161:inst\|f74161:sub\|104'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { 74161:inst|f74161:sub|9 74161:inst|f74161:sub|104 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 872 320 384 912 "104" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.325 ns) + CELL(0.970 ns) 5.205 ns 74161:inst1\|f74161:sub\|87 4 REG LCFF_X20_Y2_N19 4 " "Info: 4: + IC(0.325 ns) + CELL(0.970 ns) = 5.205 ns; Loc. = LCFF_X20_Y2_N19; Fanout = 4; REG Node = '74161:inst1\|f74161:sub\|87'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.295 ns" { 74161:inst|f74161:sub|104 74161:inst1|f74161:sub|87 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.741 ns) + CELL(0.206 ns) 6.152 ns 74161:inst1\|f74161:sub\|104 5 COMB LCCOMB_X21_Y2_N8 4 " "Info: 5: + IC(0.741 ns) + CELL(0.206 ns) = 6.152 ns; Loc. = LCCOMB_X21_Y2_N8; Fanout = 4; COMB Node = '74161:inst1\|f74161:sub\|104'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.947 ns" { 74161:inst1|f74161:sub|87 74161:inst1|f74161:sub|104 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 872 320 384 912 "104" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.315 ns) + CELL(0.970 ns) 7.437 ns 74161:inst2\|f74161:sub\|9 6 REG LCFF_X21_Y2_N27 5 " "Info: 6: + IC(0.315 ns) + CELL(0.970 ns) = 7.437 ns; Loc. = LCFF_X21_Y2_N27; Fanout = 5; REG Node = '74161:inst2\|f74161:sub\|9'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.285 ns" { 74161:inst1|f74161:sub|104 74161:inst2|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.461 ns) + CELL(0.206 ns) 8.104 ns 74161:inst2\|f74161:sub\|104 7 COMB LCCOMB_X21_Y2_N24 4 " "Info: 7: + IC(0.461 ns) + CELL(0.206 ns) = 8.104 ns; Loc. = LCCOMB_X21_Y2_N24; Fanout = 4; COMB Node = '74161:inst2\|f74161:sub\|104'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.667 ns" { 74161:inst2|f74161:sub|9 74161:inst2|f74161:sub|104 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 872 320 384 912 "104" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.320 ns) + CELL(0.970 ns) 9.394 ns 74161:inst6\|f74161:sub\|99 8 REG LCFF_X21_Y2_N11 3 " "Info: 8: + IC(0.320 ns) + CELL(0.970 ns) = 9.394 ns; Loc. = LCFF_X21_Y2_N11; Fanout = 3; REG Node = '74161:inst6\|f74161:sub\|99'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.290 ns" { 74161:inst2|f74161:sub|104 74161:inst6|f74161:sub|99 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.447 ns) + CELL(0.206 ns) 10.047 ns 74161:inst6\|f74161:sub\|104 9 COMB LCCOMB_X21_Y2_N12 4 " "Info: 9: + IC(0.447 ns) + CELL(0.206 ns) = 10.047 ns; Loc. = LCCOMB_X21_Y2_N12; Fanout = 4; COMB Node = '74161:inst6\|f74161:sub\|104'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { 74161:inst6|f74161:sub|99 74161:inst6|f74161:sub|104 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 872 320 384 912 "104" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.739 ns) + CELL(0.970 ns) 12.756 ns 74161:inst7\|f74161:sub\|110 10 REG LCFF_X27_Y4_N23 2 " "Info: 10: + IC(1.739 ns) + CELL(0.970 ns) = 12.756 ns; Loc. = LCFF_X27_Y4_N23; Fanout = 2; REG Node = '74161:inst7\|f74161:sub\|110'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.709 ns" { 74161:inst6|f74161:sub|104 74161:inst7|f74161:sub|110 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.442 ns) + CELL(0.206 ns) 13.404 ns 74161:inst7\|f74161:sub\|104 11 COMB LCCOMB_X27_Y4_N8 4 " "Info: 11: + IC(0.442 ns) + CELL(0.206 ns) = 13.404 ns; Loc. = LCCOMB_X27_Y4_N8; Fanout = 4; COMB Node = '74161:inst7\|f74161:sub\|104'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.648 ns" { 74161:inst7|f74161:sub|110 74161:inst7|f74161:sub|104 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 872 320 384 912 "104" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.316 ns) + CELL(0.970 ns) 14.690 ns 74161:inst11\|f74161:sub\|110 12 REG LCFF_X27_Y4_N5 4 " "Info: 12: + IC(0.316 ns) + CELL(0.970 ns) = 14.690 ns; Loc. = LCFF_X27_Y4_N5; Fanout = 4; REG Node = '74161:inst11\|f74161:sub\|110'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.286 ns" { 74161:inst7|f74161:sub|104 74161:inst11|f74161:sub|110 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.142 ns) + CELL(0.206 ns) 16.038 ns inst28 13 COMB LCCOMB_X26_Y5_N24 5 " "Info: 13: + IC(1.142 ns) + CELL(0.206 ns) = 16.038 ns; Loc. = LCCOMB_X26_Y5_N24; Fanout = 5; COMB Node = 'inst28'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.348 ns" { 74161:inst11|f74161:sub|110 inst28 } "NODE_NAME" } } { "test.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/clock/test.bdf" { { 512 360 440 576 "inst28" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.328 ns) + CELL(0.970 ns) 17.336 ns 74161:inst13\|f74161:sub\|87 14 REG LCFF_X26_Y5_N3 6 " "Info: 14: + IC(0.328 ns) + CELL(0.970 ns) = 17.336 ns; Loc. = LCFF_X26_Y5_N3; Fanout = 6; REG Node = '74161:inst13\|f74161:sub\|87'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.298 ns" { inst28 74161:inst13|f74161:sub|87 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.751 ns) + CELL(0.206 ns) 18.293 ns inst36 15 COMB LCCOMB_X27_Y5_N20 3 " "Info: 15: + IC(0.751 ns) + CELL(0.206 ns) = 18.293 ns; Loc. = LCCOMB_X27_Y5_N20; Fanout = 3; COMB Node = 'inst36'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.957 ns" { 74161:inst13|f74161:sub|87 inst36 } "NODE_NAME" } } { "test.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/clock/test.bdf" { { 560 792 872 624 "inst36" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.342 ns) + CELL(0.666 ns) 19.301 ns 74161:inst39\|f74161:sub\|87 16 REG LCFF_X27_Y5_N7 7 " "Info: 16: + IC(0.342 ns) + CELL(0.666 ns) = 19.301 ns; Loc. = LCFF_X27_Y5_N7; Fanout = 7; REG Node = '74161:inst39\|f74161:sub\|87'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.008 ns" { inst36 74161:inst39|f74161:sub|87 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "9.842 ns ( 50.99 % ) " "Info: Total cell delay = 9.842 ns ( 50.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.459 ns ( 49.01 % ) " "Info: Total interconnect delay = 9.459 ns ( 49.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "19.301 ns" { 1mhz 74161:inst|f74161:sub|9 74161:inst|f74161:sub|104 74161:inst1|f74161:sub|87 74161:inst1|f74161:sub|104 74161:inst2|f74161:sub|9 74161:inst2|f74161:sub|104 74161:inst6|f74161:sub|99 74161:inst6|f74161:sub|104 74161:inst7|f74161:sub|110 74161:inst7|f74161:sub|104 74161:inst11|f74161:sub|110 inst28 74161:inst13|f74161:sub|87 inst36 74161:inst39|f74161:sub|87 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "19.301 ns" { 1mhz {} 1mhz~combout {} 74161:inst|f74161:sub|9 {} 74161:inst|f74161:sub|104 {} 74161:inst1|f74161:sub|87 {} 74161:inst1|f74161:sub|104 {} 74161:inst2|f74161:sub|9 {} 74161:inst2|f74161:sub|104 {} 74161:inst6|f74161:sub|99 {} 74161:inst6|f74161:sub|104 {} 74161:inst7|f74161:sub|110 {} 74161:inst7|f74161:sub|104 {} 74161:inst11|f74161:sub|110 {} inst28 {} 74161:inst13|f74161:sub|87 {} inst36 {} 74161:inst39|f74161:sub|87 {} } { 0.000ns 0.000ns 1.320ns 0.470ns 0.325ns 0.741ns 0.315ns 0.461ns 0.320ns 0.447ns 1.739ns 0.442ns 0.316ns 1.142ns 0.328ns 0.751ns 0.342ns } { 0.000ns 0.944ns 0.970ns 0.206ns 0.970ns 0.206ns 0.970ns 0.206ns 0.970ns 0.206ns 0.970ns 0.206ns 0.970ns 0.206ns 0.970ns 0.206ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "24.709 ns" { 1mhz 74161:inst|f74161:sub|87 74161:inst|f74161:sub|104 74161:inst1|f74161:sub|110 74161:inst1|f74161:sub|104 74161:inst2|f74161:sub|110 74161:inst2|f74161:sub|104 74161:inst6|f74161:sub|9 74161:inst6|f74161:sub|104 74161:inst7|f74161:sub|87 74161:inst7|f74161:sub|104 74161:inst11|f74161:sub|99 inst28 74161:inst13|f74161:sub|99 inst36 inst36~clkctrl 74161:inst39|f74161:sub|99 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "24.709 ns" { 1mhz {} 1mhz~combout {} 74161:inst|f74161:sub|87 {} 74161:inst|f74161:sub|104 {} 74161:inst1|f74161:sub|110 {} 74161:inst1|f74161:sub|104 {} 74161:inst2|f74161:sub|110 {} 74161:inst2|f74161:sub|104 {} 74161:inst6|f74161:sub|9 {} 74161:inst6|f74161:sub|104 {} 74161:inst7|f74161:sub|87 {} 74161:inst7|f74161:sub|104 {} 74161:inst11|f74161:sub|99 {} inst28 {} 74161:inst13|f74161:sub|99 {} inst36 {} inst36~clkctrl {} 74161:inst39|f74161:sub|99 {} } { 0.000ns 0.000ns 1.320ns 0.494ns 0.325ns 0.754ns 0.315ns 0.734ns 0.320ns 0.775ns 1.739ns 0.743ns 0.316ns 1.550ns 0.328ns 0.786ns 1.128ns 0.843ns } { 0.000ns 0.944ns 0.970ns 0.614ns 0.970ns 0.614ns 0.970ns 0.370ns 0.970ns 0.614ns 0.970ns 0.370ns 0.970ns 0.651ns 0.970ns 0.606ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "19.301 ns" { 1mhz 74161:inst|f74161:sub|9 74161:inst|f74161:sub|104 74161:inst1|f74161:sub|87 74161:inst1|f74161:sub|104 74161:inst2|f74161:sub|9 74161:inst2|f74161:sub|104 74161:inst6|f74161:sub|99 74161:inst6|f74161:sub|104 74161:inst7|f74161:sub|110 74161:inst7|f74161:sub|104 74161:inst11|f74161:sub|110 inst28 74161:inst13|f74161:sub|87 inst36 74161:inst39|f74161:sub|87 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "19.301 ns" { 1mhz {} 1mhz~combout {} 74161:inst|f74161:sub|9 {} 74161:inst|f74161:sub|104 {} 74161:inst1|f74161:sub|87 {} 74161:inst1|f74161:sub|104 {} 74161:inst2|f74161:sub|9 {} 74161:inst2|f74161:sub|104 {} 74161:inst6|f74161:sub|99 {} 74161:inst6|f74161:sub|104 {} 74161:inst7|f74161:sub|110 {} 74161:inst7|f74161:sub|104 {} 74161:inst11|f74161:sub|110 {} inst28 {} 74161:inst13|f74161:sub|87 {} inst36 {} 74161:inst39|f74161:sub|87 {} } { 0.000ns 0.000ns 1.320ns 0.470ns 0.325ns 0.741ns 0.315ns 0.461ns 0.320ns 0.447ns 1.739ns 0.442ns 0.316ns 1.142ns 0.328ns 0.751ns 0.342ns } { 0.000ns 0.944ns 0.970ns 0.206ns 0.970ns 0.206ns 0.970ns 0.206ns 0.970ns 0.206ns 0.970ns 0.206ns 0.970ns 0.206ns 0.970ns 0.206ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.532 ns - Shortest register register " "Info: - Shortest register to register delay is 1.532 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 74161:inst39\|f74161:sub\|87 1 REG LCFF_X27_Y5_N7 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X27_Y5_N7; Fanout = 7; REG Node = '74161:inst39\|f74161:sub\|87'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74161:inst39|f74161:sub|87 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.800 ns) + CELL(0.624 ns) 1.424 ns 74161:inst39\|f74161:sub\|99~0 2 COMB LCCOMB_X27_Y5_N26 1 " "Info: 2: + IC(0.800 ns) + CELL(0.624 ns) = 1.424 ns; Loc. = LCCOMB_X27_Y5_N26; Fanout = 1; COMB Node = '74161:inst39\|f74161:sub\|99~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.424 ns" { 74161:inst39|f74161:sub|87 74161:inst39|f74161:sub|99~0 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 1.532 ns 74161:inst39\|f74161:sub\|99 3 REG LCFF_X27_Y5_N27 6 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 1.532 ns; Loc. = LCFF_X27_Y5_N27; Fanout = 6; REG Node = '74161:inst39\|f74161:sub\|99'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { 74161:inst39|f74161:sub|99~0 74161:inst39|f74161:sub|99 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.732 ns ( 47.78 % ) " "Info: Total cell delay = 0.732 ns ( 47.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.800 ns ( 52.22 % ) " "Info: Total interconnect delay = 0.800 ns ( 52.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.532 ns" { 74161:inst39|f74161:sub|87 74161:inst39|f74161:sub|99~0 74161:inst39|f74161:sub|99 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.532 ns" { 74161:inst39|f74161:sub|87 {} 74161:inst39|f74161:sub|99~0 {} 74161:inst39|f74161:sub|99 {} } { 0.000ns 0.800ns 0.000ns } { 0.000ns 0.624ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "24.709 ns" { 1mhz 74161:inst|f74161:sub|87 74161:inst|f74161:sub|104 74161:inst1|f74161:sub|110 74161:inst1|f74161:sub|104 74161:inst2|f74161:sub|110 74161:inst2|f74161:sub|104 74161:inst6|f74161:sub|9 74161:inst6|f74161:sub|104 74161:inst7|f74161:sub|87 74161:inst7|f74161:sub|104 74161:inst11|f74161:sub|99 inst28 74161:inst13|f74161:sub|99 inst36 inst36~clkctrl 74161:inst39|f74161:sub|99 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "24.709 ns" { 1mhz {} 1mhz~combout {} 74161:inst|f74161:sub|87 {} 74161:inst|f74161:sub|104 {} 74161:inst1|f74161:sub|110 {} 74161:inst1|f74161:sub|104 {} 74161:inst2|f74161:sub|110 {} 74161:inst2|f74161:sub|104 {} 74161:inst6|f74161:sub|9 {} 74161:inst6|f74161:sub|104 {} 74161:inst7|f74161:sub|87 {} 74161:inst7|f74161:sub|104 {} 74161:inst11|f74161:sub|99 {} inst28 {} 74161:inst13|f74161:sub|99 {} inst36 {} inst36~clkctrl {} 74161:inst39|f74161:sub|99 {} } { 0.000ns 0.000ns 1.320ns 0.494ns 0.325ns 0.754ns 0.315ns 0.734ns 0.320ns 0.775ns 1.739ns 0.743ns 0.316ns 1.550ns 0.328ns 0.786ns 1.128ns 0.843ns } { 0.000ns 0.944ns 0.970ns 0.614ns 0.970ns 0.614ns 0.970ns 0.370ns 0.970ns 0.614ns 0.970ns 0.370ns 0.970ns 0.651ns 0.970ns 0.606ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "19.301 ns" { 1mhz 74161:inst|f74161:sub|9 74161:inst|f74161:sub|104 74161:inst1|f74161:sub|87 74161:inst1|f74161:sub|104 74161:inst2|f74161:sub|9 74161:inst2|f74161:sub|104 74161:inst6|f74161:sub|99 74161:inst6|f74161:sub|104 74161:inst7|f74161:sub|110 74161:inst7|f74161:sub|104 74161:inst11|f74161:sub|110 inst28 74161:inst13|f74161:sub|87 inst36 74161:inst39|f74161:sub|87 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "19.301 ns" { 1mhz {} 1mhz~combout {} 74161:inst|f74161:sub|9 {} 74161:inst|f74161:sub|104 {} 74161:inst1|f74161:sub|87 {} 74161:inst1|f74161:sub|104 {} 74161:inst2|f74161:sub|9 {} 74161:inst2|f74161:sub|104 {} 74161:inst6|f74161:sub|99 {} 74161:inst6|f74161:sub|104 {} 74161:inst7|f74161:sub|110 {} 74161:inst7|f74161:sub|104 {} 74161:inst11|f74161:sub|110 {} inst28 {} 74161:inst13|f74161:sub|87 {} inst36 {} 74161:inst39|f74161:sub|87 {} } { 0.000ns 0.000ns 1.320ns 0.470ns 0.325ns 0.741ns 0.315ns 0.461ns 0.320ns 0.447ns 1.739ns 0.442ns 0.316ns 1.142ns 0.328ns 0.751ns 0.342ns } { 0.000ns 0.944ns 0.970ns 0.206ns 0.970ns 0.206ns 0.970ns 0.206ns 0.970ns 0.206ns 0.970ns 0.206ns 0.970ns 0.206ns 0.970ns 0.206ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.532 ns" { 74161:inst39|f74161:sub|87 74161:inst39|f74161:sub|99~0 74161:inst39|f74161:sub|99 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.532 ns" { 74161:inst39|f74161:sub|87 {} 74161:inst39|f74161:sub|99~0 {} 74161:inst39|f74161:sub|99 {} } { 0.000ns 0.800ns 0.000ns } { 0.000ns 0.624ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "1mhz of 74161:inst45\|f74161:sub\|9 37.387 ns register " "Info: tco from clock \"1mhz\" to destination pin \"of\" through register \"74161:inst45\|f74161:sub\|9\" is 37.387 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "1mhz source 26.871 ns + Longest register " "Info: + Longest clock path from clock \"1mhz\" to source register is 26.871 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns 1mhz 1 CLK PIN_63 4 " "Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_63; Fanout = 4; CLK Node = '1mhz'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { 1mhz } "NODE_NAME" } } { "test.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/clock/test.bdf" { { 544 -1168 -1000 560 "1mhz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.320 ns) + CELL(0.970 ns) 3.234 ns 74161:inst\|f74161:sub\|87 2 REG LCFF_X20_Y2_N13 4 " "Info: 2: + IC(1.320 ns) + CELL(0.970 ns) = 3.234 ns; Loc. = LCFF_X20_Y2_N13; Fanout = 4; REG Node = '74161:inst\|f74161:sub\|87'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.290 ns" { 1mhz 74161:inst|f74161:sub|87 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.494 ns) + CELL(0.614 ns) 4.342 ns 74161:inst\|f74161:sub\|104 3 COMB LCCOMB_X20_Y2_N20 4 " "Info: 3: + IC(0.494 ns) + CELL(0.614 ns) = 4.342 ns; Loc. = LCCOMB_X20_Y2_N20; Fanout = 4; COMB Node = '74161:inst\|f74161:sub\|104'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.108 ns" { 74161:inst|f74161:sub|87 74161:inst|f74161:sub|104 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 872 320 384 912 "104" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.325 ns) + CELL(0.970 ns) 5.637 ns 74161:inst1\|f74161:sub\|110 4 REG LCFF_X20_Y2_N11 2 " "Info: 4: + IC(0.325 ns) + CELL(0.970 ns) = 5.637 ns; Loc. = LCFF_X20_Y2_N11; Fanout = 2; REG Node = '74161:inst1\|f74161:sub\|110'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.295 ns" { 74161:inst|f74161:sub|104 74161:inst1|f74161:sub|110 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.754 ns) + CELL(0.614 ns) 7.005 ns 74161:inst1\|f74161:sub\|104 5 COMB LCCOMB_X21_Y2_N8 4 " "Info: 5: + IC(0.754 ns) + CELL(0.614 ns) = 7.005 ns; Loc. = LCCOMB_X21_Y2_N8; Fanout = 4; COMB Node = '74161:inst1\|f74161:sub\|104'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.368 ns" { 74161:inst1|f74161:sub|110 74161:inst1|f74161:sub|104 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 872 320 384 912 "104" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.315 ns) + CELL(0.970 ns) 8.290 ns 74161:inst2\|f74161:sub\|110 6 REG LCFF_X21_Y2_N5 2 " "Info: 6: + IC(0.315 ns) + CELL(0.970 ns) = 8.290 ns; Loc. = LCFF_X21_Y2_N5; Fanout = 2; REG Node = '74161:inst2\|f74161:sub\|110'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.285 ns" { 74161:inst1|f74161:sub|104 74161:inst2|f74161:sub|110 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.734 ns) + CELL(0.370 ns) 9.394 ns 74161:inst2\|f74161:sub\|104 7 COMB LCCOMB_X21_Y2_N24 4 " "Info: 7: + IC(0.734 ns) + CELL(0.370 ns) = 9.394 ns; Loc. = LCCOMB_X21_Y2_N24; Fanout = 4; COMB Node = '74161:inst2\|f74161:sub\|104'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.104 ns" { 74161:inst2|f74161:sub|110 74161:inst2|f74161:sub|104 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 872 320 384 912 "104" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.320 ns) + CELL(0.970 ns) 10.684 ns 74161:inst6\|f74161:sub\|9 8 REG LCFF_X21_Y2_N29 5 " "Info: 8: + IC(0.320 ns) + CELL(0.970 ns) = 10.684 ns; Loc. = LCFF_X21_Y2_N29; Fanout = 5; REG Node = '74161:inst6\|f74161:sub\|9'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.290 ns" { 74161:inst2|f74161:sub|104 74161:inst6|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.775 ns) + CELL(0.614 ns) 12.073 ns 74161:inst6\|f74161:sub\|104 9 COMB LCCOMB_X21_Y2_N12 4 " "Info: 9: + IC(0.775 ns) + CELL(0.614 ns) = 12.073 ns; Loc. = LCCOMB_X21_Y2_N12; Fanout = 4; COMB Node = '74161:inst6\|f74161:sub\|104'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.389 ns" { 74161:inst6|f74161:sub|9 74161:inst6|f74161:sub|104 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 872 320 384 912 "104" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.739 ns) + CELL(0.970 ns) 14.782 ns 74161:inst7\|f74161:sub\|87 10 REG LCFF_X27_Y4_N29 4 " "Info: 10: + IC(1.739 ns) + CELL(0.970 ns) = 14.782 ns; Loc. = LCFF_X27_Y4_N29; Fanout = 4; REG Node = '74161:inst7\|f74161:sub\|87'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.709 ns" { 74161:inst6|f74161:sub|104 74161:inst7|f74161:sub|87 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.743 ns) + CELL(0.370 ns) 15.895 ns 74161:inst7\|f74161:sub\|104 11 COMB LCCOMB_X27_Y4_N8 4 " "Info: 11: + IC(0.743 ns) + CELL(0.370 ns) = 15.895 ns; Loc. = LCCOMB_X27_Y4_N8; Fanout = 4; COMB Node = '74161:inst7\|f74161:sub\|104'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.113 ns" { 74161:inst7|f74161:sub|87 74161:inst7|f74161:sub|104 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 872 320 384 912 "104" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.316 ns) + CELL(0.970 ns) 17.181 ns 74161:inst11\|f74161:sub\|99 12 REG LCFF_X27_Y4_N21 5 " "Info: 12: + IC(0.316 ns) + CELL(0.970 ns) = 17.181 ns; Loc. = LCFF_X27_Y4_N21; Fanout = 5; REG Node = '74161:inst11\|f74161:sub\|99'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.286 ns" { 74161:inst7|f74161:sub|104 74161:inst11|f74161:sub|99 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.550 ns) + CELL(0.651 ns) 19.382 ns inst28 13 COMB LCCOMB_X26_Y5_N24 5 " "Info: 13: + IC(1.550 ns) + CELL(0.651 ns) = 19.382 ns; Loc. = LCCOMB_X26_Y5_N24; Fanout = 5; COMB Node = 'inst28'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.201 ns" { 74161:inst11|f74161:sub|99 inst28 } "NODE_NAME" } } { "test.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/clock/test.bdf" { { 512 360 440 576 "inst28" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.328 ns) + CELL(0.970 ns) 20.680 ns 74161:inst13\|f74161:sub\|99 14 REG LCFF_X26_Y5_N21 5 " "Info: 14: + IC(0.328 ns) + CELL(0.970 ns) = 20.680 ns; Loc. = LCFF_X26_Y5_N21; Fanout = 5; REG Node = '74161:inst13\|f74161:sub\|99'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.298 ns" { inst28 74161:inst13|f74161:sub|99 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.786 ns) + CELL(0.606 ns) 22.072 ns inst36 15 COMB LCCOMB_X27_Y5_N20 3 " "Info: 15: + IC(0.786 ns) + CELL(0.606 ns) = 22.072 ns; Loc. = LCCOMB_X27_Y5_N20; Fanout = 3; COMB Node = 'inst36'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.392 ns" { 74161:inst13|f74161:sub|99 inst36 } "NODE_NAME" } } { "test.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/clock/test.bdf" { { 560 792 872 624 "inst36" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.342 ns) + CELL(0.970 ns) 23.384 ns 74161:inst39\|f74161:sub\|110 16 REG LCFF_X27_Y5_N17 6 " "Info: 16: + IC(0.342 ns) + CELL(0.970 ns) = 23.384 ns; Loc. = LCFF_X27_Y5_N17; Fanout = 6; REG Node = '74161:inst39\|f74161:sub\|110'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.312 ns" { inst36 74161:inst39|f74161:sub|110 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.483 ns) + CELL(0.370 ns) 24.237 ns inst80 17 COMB LCCOMB_X27_Y5_N14 2 " "Info: 17: + IC(0.483 ns) + CELL(0.370 ns) = 24.237 ns; Loc. = LCCOMB_X27_Y5_N14; Fanout = 2; COMB Node = 'inst80'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.853 ns" { 74161:inst39|f74161:sub|110 inst80 } "NODE_NAME" } } { "test.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/clock/test.bdf" { { 528 1288 1336 592 "inst80" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.124 ns) + CELL(0.000 ns) 25.361 ns inst80~clkctrl 18 COMB CLKCTRL_G5 4 " "Info: 18: + IC(1.124 ns) + CELL(0.000 ns) = 25.361 ns; Loc. = CLKCTRL_G5; Fanout = 4; COMB Node = 'inst80~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.124 ns" { inst80 inst80~clkctrl } "NODE_NAME" } } { "test.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/clock/test.bdf" { { 528 1288 1336 592 "inst80" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.844 ns) + CELL(0.666 ns) 26.871 ns 74161:inst45\|f74161:sub\|9 19 REG LCFF_X26_Y5_N29 6 " "Info: 19: + IC(0.844 ns) + CELL(0.666 ns) = 26.871 ns; Loc. = LCFF_X26_Y5_N29; Fanout = 6; REG Node = '74161:inst45\|f74161:sub\|9'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.510 ns" { inst80~clkctrl 74161:inst45|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "13.579 ns ( 50.53 % ) " "Info: Total cell delay = 13.579 ns ( 50.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "13.292 ns ( 49.47 % ) " "Info: Total interconnect delay = 13.292 ns ( 49.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "26.871 ns" { 1mhz 74161:inst|f74161:sub|87 74161:inst|f74161:sub|104 74161:inst1|f74161:sub|110 74161:inst1|f74161:sub|104 74161:inst2|f74161:sub|110 74161:inst2|f74161:sub|104 74161:inst6|f74161:sub|9 74161:inst6|f74161:sub|104 74161:inst7|f74161:sub|87 74161:inst7|f74161:sub|104 74161:inst11|f74161:sub|99 inst28 74161:inst13|f74161:sub|99 inst36 74161:inst39|f74161:sub|110 inst80 inst80~clkctrl 74161:inst45|f74161:sub|9 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "26.871 ns" { 1mhz {} 1mhz~combout {} 74161:inst|f74161:sub|87 {} 74161:inst|f74161:sub|104 {} 74161:inst1|f74161:sub|110 {} 74161:inst1|f74161:sub|104 {} 74161:inst2|f74161:sub|110 {} 74161:inst2|f74161:sub|104 {} 74161:inst6|f74161:sub|9 {} 74161:inst6|f74161:sub|104 {} 74161:inst7|f74161:sub|87 {} 74161:inst7|f74161:sub|104 {} 74161:inst11|f74161:sub|99 {} inst28 {} 74161:inst13|f74161:sub|99 {} inst36 {} 74161:inst39|f74161:sub|110 {} inst80 {} inst80~clkctrl {} 74161:inst45|f74161:sub|9 {} } { 0.000ns 0.000ns 1.320ns 0.494ns 0.325ns 0.754ns 0.315ns 0.734ns 0.320ns 0.775ns 1.739ns 0.743ns 0.316ns 1.550ns 0.328ns 0.786ns 0.342ns 0.483ns 1.124ns 0.844ns } { 0.000ns 0.944ns 0.970ns 0.614ns 0.970ns 0.614ns 0.970ns 0.370ns 0.970ns 0.614ns 0.970ns 0.370ns 0.970ns 0.651ns 0.970ns 0.606ns 0.970ns 0.370ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.212 ns + Longest register pin " "Info: + Longest register to pin delay is 10.212 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 74161:inst45\|f74161:sub\|9 1 REG LCFF_X26_Y5_N29 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y5_N29; Fanout = 6; REG Node = '74161:inst45\|f74161:sub\|9'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74161:inst45|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.449 ns) + CELL(0.651 ns) 2.100 ns 74153:inst67\|9~1 2 COMB LCCOMB_X26_Y5_N4 7 " "Info: 2: + IC(1.449 ns) + CELL(0.651 ns) = 2.100 ns; Loc. = LCCOMB_X26_Y5_N4; Fanout = 7; COMB Node = '74153:inst67\|9~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.100 ns" { 74161:inst45|f74161:sub|9 74153:inst67|9~1 } "NODE_NAME" } } { "74153.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74153.bdf" { { 200 600 664 272 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.033 ns) + CELL(0.651 ns) 5.784 ns 7447:inst73\|86~0 3 COMB LCCOMB_X6_Y1_N0 1 " "Info: 3: + IC(3.033 ns) + CELL(0.651 ns) = 5.784 ns; Loc. = LCCOMB_X6_Y1_N0; Fanout = 1; COMB Node = '7447:inst73\|86~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.684 ns" { 74153:inst67|9~1 7447:inst73|86~0 } "NODE_NAME" } } { "7447.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/7447.bdf" { { 872 680 744 912 "86" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.182 ns) + CELL(3.246 ns) 10.212 ns of 4 PIN PIN_42 0 " "Info: 4: + IC(1.182 ns) + CELL(3.246 ns) = 10.212 ns; Loc. = PIN_42; Fanout = 0; PIN Node = 'of'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.428 ns" { 7447:inst73|86~0 of } "NODE_NAME" } } { "test.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/clock/test.bdf" { { 1232 2256 2432 1248 "of" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.548 ns ( 44.54 % ) " "Info: Total cell delay = 4.548 ns ( 44.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.664 ns ( 55.46 % ) " "Info: Total interconnect delay = 5.664 ns ( 55.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.212 ns" { 74161:inst45|f74161:sub|9 74153:inst67|9~1 7447:inst73|86~0 of } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "10.212 ns" { 74161:inst45|f74161:sub|9 {} 74153:inst67|9~1 {} 7447:inst73|86~0 {} of {} } { 0.000ns 1.449ns 3.033ns 1.182ns } { 0.000ns 0.651ns 0.651ns 3.246ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "26.871 ns" { 1mhz 74161:inst|f74161:sub|87 74161:inst|f74161:sub|104 74161:inst1|f74161:sub|110 74161:inst1|f74161:sub|104 74161:inst2|f74161:sub|110 74161:inst2|f74161:sub|104 74161:inst6|f74161:sub|9 74161:inst6|f74161:sub|104 74161:inst7|f74161:sub|87 74161:inst7|f74161:sub|104 74161:inst11|f74161:sub|99 inst28 74161:inst13|f74161:sub|99 inst36 74161:inst39|f74161:sub|110 inst80 inst80~clkctrl 74161:inst45|f74161:sub|9 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "26.871 ns" { 1mhz {} 1mhz~combout {} 74161:inst|f74161:sub|87 {} 74161:inst|f74161:sub|104 {} 74161:inst1|f74161:sub|110 {} 74161:inst1|f74161:sub|104 {} 74161:inst2|f74161:sub|110 {} 74161:inst2|f74161:sub|104 {} 74161:inst6|f74161:sub|9 {} 74161:inst6|f74161:sub|104 {} 74161:inst7|f74161:sub|87 {} 74161:inst7|f74161:sub|104 {} 74161:inst11|f74161:sub|99 {} inst28 {} 74161:inst13|f74161:sub|99 {} inst36 {} 74161:inst39|f74161:sub|110 {} inst80 {} inst80~clkctrl {} 74161:inst45|f74161:sub|9 {} } { 0.000ns 0.000ns 1.320ns 0.494ns 0.325ns 0.754ns 0.315ns 0.734ns 0.320ns 0.775ns 1.739ns 0.743ns 0.316ns 1.550ns 0.328ns 0.786ns 0.342ns 0.483ns 1.124ns 0.844ns } { 0.000ns 0.944ns 0.970ns 0.614ns 0.970ns 0.614ns 0.970ns 0.370ns 0.970ns 0.614ns 0.970ns 0.370ns 0.970ns 0.651ns 0.970ns 0.606ns 0.970ns 0.370ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.212 ns" { 74161:inst45|f74161:sub|9 74153:inst67|9~1 7447:inst73|86~0 of } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "10.212 ns" { 74161:inst45|f74161:sub|9 {} 74153:inst67|9~1 {} 7447:inst73|86~0 {} of {} } { 0.000ns 1.449ns 3.033ns 1.182ns } { 0.000ns 0.651ns 0.651ns 3.246ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "x od 16.976 ns Longest " "Info: Longest tpd from source pin \"x\" to destination pin \"od\" is 16.976 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.954 ns) 0.954 ns x 1 PIN PIN_72 10 " "Info: 1: + IC(0.000 ns) + CELL(0.954 ns) = 0.954 ns; Loc. = PIN_72; Fanout = 10; PIN Node = 'x'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { x } "NODE_NAME" } } { "test.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/clock/test.bdf" { { 1320 -240 -224 1488 "x" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.216 ns) + CELL(0.651 ns) 7.821 ns 74153:inst69\|9~0 2 COMB LCCOMB_X27_Y5_N10 1 " "Info: 2: + IC(6.216 ns) + CELL(0.651 ns) = 7.821 ns; Loc. = LCCOMB_X27_Y5_N10; Fanout = 1; COMB Node = '74153:inst69\|9~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.867 ns" { x 74153:inst69|9~0 } "NODE_NAME" } } { "74153.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74153.bdf" { { 200 600 664 272 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.405 ns) + CELL(0.650 ns) 8.876 ns 74153:inst69\|9~1 3 COMB LCCOMB_X27_Y5_N4 7 " "Info: 3: + IC(0.405 ns) + CELL(0.650 ns) = 8.876 ns; Loc. = LCCOMB_X27_Y5_N4; Fanout = 7; COMB Node = '74153:inst69\|9~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.055 ns" { 74153:inst69|9~0 74153:inst69|9~1 } "NODE_NAME" } } { "74153.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74153.bdf" { { 200 600 664 272 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.019 ns) + CELL(0.647 ns) 12.542 ns 7447:inst73\|84~0 4 COMB LCCOMB_X6_Y1_N20 1 " "Info: 4: + IC(3.019 ns) + CELL(0.647 ns) = 12.542 ns; Loc. = LCCOMB_X6_Y1_N20; Fanout = 1; COMB Node = '7447:inst73\|84~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.666 ns" { 74153:inst69|9~1 7447:inst73|84~0 } "NODE_NAME" } } { "7447.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/7447.bdf" { { 552 680 744 592 "84" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.188 ns) + CELL(3.246 ns) 16.976 ns od 5 PIN PIN_44 0 " "Info: 5: + IC(1.188 ns) + CELL(3.246 ns) = 16.976 ns; Loc. = PIN_44; Fanout = 0; PIN Node = 'od'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.434 ns" { 7447:inst73|84~0 od } "NODE_NAME" } } { "test.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/clock/test.bdf" { { 1200 2256 2432 1216 "od" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.148 ns ( 36.22 % ) " "Info: Total cell delay = 6.148 ns ( 36.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.828 ns ( 63.78 % ) " "Info: Total interconnect delay = 10.828 ns ( 63.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "16.976 ns" { x 74153:inst69|9~0 74153:inst69|9~1 7447:inst73|84~0 od } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "16.976 ns" { x {} x~combout {} 74153:inst69|9~0 {} 74153:inst69|9~1 {} 7447:inst73|84~0 {} od {} } { 0.000ns 0.000ns 6.216ns 0.405ns 3.019ns 1.188ns } { 0.000ns 0.954ns 0.651ns 0.650ns 0.647ns 3.246ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "135 " "Info: Peak virtual memory: 135 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 14 13:57:52 2018 " "Info: Processing ended: Sat Apr 14 13:57:52 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 7 s " "Info: Quartus II Full Compilation was successful. 0 errors, 7 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
