
---------- Begin Simulation Statistics ----------
final_tick                               170802352000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 108738                       # Simulator instruction rate (inst/s)
host_mem_usage                                 661020                       # Number of bytes of host memory used
host_op_rate                                   108952                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   919.64                       # Real time elapsed on the host
host_tick_rate                              185727747                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196356                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.170802                       # Number of seconds simulated
sim_ticks                                170802352000                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196356                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.708024                       # CPI: cycles per instruction
system.cpu.discardedOps                        189665                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        37633766                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.585472                       # IPC: instructions per cycle
system.cpu.numCycles                        170802352                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46526879     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20723      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42690524     42.61%     89.06% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10958212     10.94%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196356                       # Class of committed instruction
system.cpu.tickCycles                       133168586                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       278771                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        566223                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests         1309                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           15                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       987351                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         3652                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1975727                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           3667                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 4485866                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3735510                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             81003                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2103852                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2101878                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.906172                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   65397                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 15                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             684                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                286                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              398                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          158                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     51033178                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51033178                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51033600                       # number of overall hits
system.cpu.dcache.overall_hits::total        51033600                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1038531                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1038531                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1046525                       # number of overall misses
system.cpu.dcache.overall_misses::total       1046525                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  51771221998                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  51771221998                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  51771221998                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  51771221998                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52071709                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52071709                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52080125                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52080125                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.019944                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.019944                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.020095                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.020095                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 49850.434891                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 49850.434891                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 49469.646686                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 49469.646686                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        90185                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3104                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    29.054446                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       878126                       # number of writebacks
system.cpu.dcache.writebacks::total            878126                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        58911                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        58911                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        58911                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        58911                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       979620                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       979620                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       987611                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       987611                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  47988301998                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  47988301998                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  48793430997                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  48793430997                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.018813                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.018813                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.018963                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.018963                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 48986.649923                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 48986.649923                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 49405.515934                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 49405.515934                       # average overall mshr miss latency
system.cpu.dcache.replacements                 987099                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40523902                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40523902                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       598728                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        598728                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  24381251999                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  24381251999                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41122630                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41122630                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.014560                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.014560                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 40721.750109                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 40721.750109                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         3227                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         3227                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       595501                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       595501                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  23044434999                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  23044434999                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.014481                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.014481                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 38697.558861                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 38697.558861                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10509276                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10509276                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       439803                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       439803                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  27389969999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  27389969999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10949079                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10949079                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.040168                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.040168                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 62277.815292                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 62277.815292                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        55684                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        55684                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       384119                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       384119                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  24943866999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  24943866999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.035082                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.035082                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 64937.863003                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 64937.863003                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          422                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           422                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7994                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7994                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8416                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8416                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.949857                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.949857                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         7991                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7991                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    805128999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    805128999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.949501                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.949501                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 100754.473658                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 100754.473658                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 170802352000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           507.494368                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52021287                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            987611                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             52.673863                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   507.494368                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.991200                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.991200                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          188                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          288                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          53067812                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         53067812                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 170802352000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 170802352000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 170802352000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            42686273                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           43475433                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          11024991                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     10278635                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         10278635                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     10278635                       # number of overall hits
system.cpu.icache.overall_hits::total        10278635                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          766                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            766                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          766                       # number of overall misses
system.cpu.icache.overall_misses::total           766                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     71598000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     71598000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     71598000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     71598000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     10279401                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     10279401                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     10279401                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     10279401                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000075                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000075                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000075                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000075                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 93469.973890                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 93469.973890                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 93469.973890                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 93469.973890                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          251                       # number of writebacks
system.cpu.icache.writebacks::total               251                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          766                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          766                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          766                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          766                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     70066000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     70066000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     70066000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     70066000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000075                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000075                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000075                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000075                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 91469.973890                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 91469.973890                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 91469.973890                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 91469.973890                       # average overall mshr miss latency
system.cpu.icache.replacements                    251                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     10278635                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        10278635                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          766                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           766                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     71598000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     71598000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     10279401                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     10279401                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000075                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000075                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 93469.973890                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 93469.973890                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          766                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          766                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     70066000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     70066000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000075                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000075                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 91469.973890                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 91469.973890                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 170802352000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           420.943982                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            10279401                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               766                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          13419.583551                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   420.943982                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.411078                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.411078                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          515                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          515                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.502930                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          10280167                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         10280167                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 170802352000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 170802352000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 170802352000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 170802352000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000001                       # Number of Instructions committed
system.cpu.thread_0.numOps                  100196356                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                  100                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               700796                       # number of demand (read+write) hits
system.l2.demand_hits::total                   700896                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 100                       # number of overall hits
system.l2.overall_hits::.cpu.data              700796                       # number of overall hits
system.l2.overall_hits::total                  700896                       # number of overall hits
system.l2.demand_misses::.cpu.inst                666                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             286815                       # number of demand (read+write) misses
system.l2.demand_misses::total                 287481                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               666                       # number of overall misses
system.l2.overall_misses::.cpu.data            286815                       # number of overall misses
system.l2.overall_misses::total                287481                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     65630000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  30568662000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      30634292000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     65630000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  30568662000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     30634292000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              766                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           987611                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               988377                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             766                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          987611                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              988377                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.869452                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.290413                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.290862                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.869452                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.290413                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.290862                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 98543.543544                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 106579.718634                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 106561.101429                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 98543.543544                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 106579.718634                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 106561.101429                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              199885                       # number of writebacks
system.l2.writebacks::total                    199885                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   5                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  5                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           666                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        286810                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            287476                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          666                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       286810                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           287476                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     52310000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  24832082000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  24884392000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     52310000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  24832082000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  24884392000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.869452                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.290408                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.290857                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.869452                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.290408                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.290857                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 78543.543544                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 86580.251735                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 86561.632971                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 78543.543544                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 86580.251735                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 86561.632971                       # average overall mshr miss latency
system.l2.replacements                         282126                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       878126                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           878126                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       878126                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       878126                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          240                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              240                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          240                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          240                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          288                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           288                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            207380                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                207380                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          176912                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              176912                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  19224404000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   19224404000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        384292                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            384292                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.460358                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.460358                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 108666.478249                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 108666.478249                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       176912                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         176912                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  15686164000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  15686164000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.460358                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.460358                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 88666.478249                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 88666.478249                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            100                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                100                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          666                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              666                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     65630000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     65630000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          766                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            766                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.869452                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.869452                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 98543.543544                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 98543.543544                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          666                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          666                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     52310000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     52310000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.869452                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.869452                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 78543.543544                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 78543.543544                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        493416                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            493416                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data       109903                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          109903                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data  11344258000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  11344258000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       603319                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        603319                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.182164                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.182164                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 103220.640019                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 103220.640019                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data       109898                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       109898                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   9145918000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   9145918000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.182156                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.182156                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 83221.878469                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 83221.878469                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 170802352000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8087.623706                       # Cycle average of tags in use
system.l2.tags.total_refs                     1974125                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    290318                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      6.799871                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      67.855607                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        16.009378                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      8003.758721                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.008283                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.001954                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.977021                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.987259                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          215                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2284                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         5108                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          585                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   4239154                       # Number of tag accesses
system.l2.tags.data_accesses                  4239154                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 170802352000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    199860.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       666.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    285846.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.005678888500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        11712                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        11712                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              804217                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             188395                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      287476                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     199885                       # Number of write requests accepted
system.mem_ctrls.readBursts                    287476                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   199885                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    964                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    25                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.65                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                287476                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               199885                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  232361                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   53887                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     149                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     114                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   5768                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   6029                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  11631                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  11812                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  11789                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  11789                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  11769                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  11785                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  11774                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  11759                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  11775                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  11760                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  11747                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  11760                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  11748                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  11717                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  11714                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  11714                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        11712                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      24.462346                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     22.050211                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     29.754573                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127         11654     99.50%     99.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           27      0.23%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383           28      0.24%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         11712                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        11712                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.062927                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.029432                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.071782                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             5724     48.87%     48.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              169      1.44%     50.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             5190     44.31%     94.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              618      5.28%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                9      0.08%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         11712                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   61696                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                18398464                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             12792640                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    107.72                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     74.90                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  170787995000                       # Total gap between requests
system.mem_ctrls.avgGap                     350434.27                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        42624                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     18294144                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     12789824                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 249551.598680561496                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 107107096.511176854372                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 74880842.390273407102                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          666                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       286810                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       199885                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     18116000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data  10077501750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 4022709802000                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     27201.20                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     35136.51                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  20125120.95                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        42624                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     18355840                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      18398464                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        42624                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        42624                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     12792640                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     12792640                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          666                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       286810                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         287476                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       199885                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        199885                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       249552                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    107468309                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        107717861                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       249552                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       249552                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     74897329                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        74897329                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     74897329                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       249552                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    107468309                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       182615190                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               286512                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              199841                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        17420                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        17620                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        17352                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        17189                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        18344                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        17177                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        18164                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        18893                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        19139                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        17706                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        16492                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        18970                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        17452                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        18359                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        18193                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        18042                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        11801                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        12063                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        11835                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        11723                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        12783                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        12007                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        12847                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        13587                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        13885                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        12623                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        11176                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        13622                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        11868                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        12797                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        12637                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        12587                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              4723517750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1432560000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        10095617750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                16486.28                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           35236.28                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              145463                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits             101999                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            50.77                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           51.04                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       238891                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   130.296210                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    88.132456                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   187.921097                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127       184224     77.12%     77.12% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        29291     12.26%     89.38% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         6008      2.51%     91.89% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1671      0.70%     92.59% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         9266      3.88%     96.47% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          963      0.40%     96.87% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          585      0.24%     97.12% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          529      0.22%     97.34% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         6354      2.66%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       238891                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              18336768                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           12789824                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              107.356648                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               74.880842                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.42                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.84                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.59                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               50.88                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 170802352000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       836636640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       444682920                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy     1015015260                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     514932120                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 13482743040.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  42353562720                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  29921945280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   88569517980                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   518.549756                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  77352152750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   5703360000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  87746839250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       869045100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       461908425                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy     1030680420                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     528237900                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 13482743040.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  41955660540                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  30257020800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   88585296225                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   518.642133                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  78228142250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   5703360000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  86870849750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 170802352000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             110564                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       199885                       # Transaction distribution
system.membus.trans_dist::CleanEvict            78862                       # Transaction distribution
system.membus.trans_dist::ReadExReq            176912                       # Transaction distribution
system.membus.trans_dist::ReadExResp           176912                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        110564                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       853699                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 853699                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     31191104                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                31191104                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            287476                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  287476    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              287476                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 170802352000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy          1365763000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1564969250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.9                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            604085                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1078011                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          251                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          191214                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           384292                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          384292                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           766                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       603319                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1783                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2962321                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               2964104                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        65088                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    119407168                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              119472256                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          282126                       # Total snoops (count)
system.tol2bus.snoopTraffic                  12792640                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1270503                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.003929                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.062748                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1265526     99.61%     99.61% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   4962      0.39%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     15      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1270503                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 170802352000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         3732481000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2298000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2962837995                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
