#-----------------------------------------------------------
# Vivado v2017.3 (64-bit)
# SW Build 2018833 on Wed Oct  4 19:58:07 MDT 2017
# IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
# Start of session at: Thu Mar  1 11:58:50 2018
# Process ID: 10743
# Current directory: /home/farbizu/Trabajo_Final/System_8b10b/System_8b10b.runs/synth_1
# Command line: vivado -log En_Head.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source En_Head.tcl
# Log file: /home/farbizu/Trabajo_Final/System_8b10b/System_8b10b.runs/synth_1/En_Head.vds
# Journal file: /home/farbizu/Trabajo_Final/System_8b10b/System_8b10b.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source En_Head.tcl -notrace
Command: synth_design -top En_Head -part xc7a100tfgg484-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10758 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1252.312 ; gain = 77.996 ; free physical = 584 ; free virtual = 11532
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'En_Head' [/home/farbizu/Trabajo_Final/System_8b10b/System_8b10b.srcs/sources_1/new/Head.vhd:47]
INFO: [Synth 8-638] synthesizing module 'En_Cod_8b10b' [/home/farbizu/Trabajo_Final/System_8b10b/System_8b10b.srcs/sources_1/imports/Trabajo_Final/Cod_8b10b/Cod_8b10b.srcs/sources_1/new/Cod_8b10b.vhd:22]
INFO: [Synth 8-3491] module 'DCh' declared at '/home/farbizu/Trabajo_Final/System_8b10b/System_8b10b.runs/synth_1/.Xil/Vivado-10743-farbizu/realtime/DCh_stub.vhdl:5' bound to instance 'Ins_DCh' of component 'DCh' [/home/farbizu/Trabajo_Final/System_8b10b/System_8b10b.srcs/sources_1/imports/Trabajo_Final/Cod_8b10b/Cod_8b10b.srcs/sources_1/new/Cod_8b10b.vhd:69]
INFO: [Synth 8-638] synthesizing module 'DCh' [/home/farbizu/Trabajo_Final/System_8b10b/System_8b10b.runs/synth_1/.Xil/Vivado-10743-farbizu/realtime/DCh_stub.vhdl:13]
INFO: [Synth 8-3491] module 'Dplus' declared at '/home/farbizu/Trabajo_Final/System_8b10b/System_8b10b.runs/synth_1/.Xil/Vivado-10743-farbizu/realtime/Dplus_stub.vhdl:5' bound to instance 'Ins_Dplus' of component 'Dplus' [/home/farbizu/Trabajo_Final/System_8b10b/System_8b10b.srcs/sources_1/imports/Trabajo_Final/Cod_8b10b/Cod_8b10b.srcs/sources_1/new/Cod_8b10b.vhd:72]
INFO: [Synth 8-638] synthesizing module 'Dplus' [/home/farbizu/Trabajo_Final/System_8b10b/System_8b10b.runs/synth_1/.Xil/Vivado-10743-farbizu/realtime/Dplus_stub.vhdl:13]
INFO: [Synth 8-3491] module 'KCh' declared at '/home/farbizu/Trabajo_Final/System_8b10b/System_8b10b.runs/synth_1/.Xil/Vivado-10743-farbizu/realtime/KCh_stub.vhdl:5' bound to instance 'Ins_KCh' of component 'KCh' [/home/farbizu/Trabajo_Final/System_8b10b/System_8b10b.srcs/sources_1/imports/Trabajo_Final/Cod_8b10b/Cod_8b10b.srcs/sources_1/new/Cod_8b10b.vhd:75]
INFO: [Synth 8-638] synthesizing module 'KCh' [/home/farbizu/Trabajo_Final/System_8b10b/System_8b10b.runs/synth_1/.Xil/Vivado-10743-farbizu/realtime/KCh_stub.vhdl:13]
INFO: [Synth 8-3491] module 'Kplus' declared at '/home/farbizu/Trabajo_Final/System_8b10b/System_8b10b.runs/synth_1/.Xil/Vivado-10743-farbizu/realtime/Kplus_stub.vhdl:5' bound to instance 'Ins_Kplus' of component 'Kplus' [/home/farbizu/Trabajo_Final/System_8b10b/System_8b10b.srcs/sources_1/imports/Trabajo_Final/Cod_8b10b/Cod_8b10b.srcs/sources_1/new/Cod_8b10b.vhd:78]
INFO: [Synth 8-638] synthesizing module 'Kplus' [/home/farbizu/Trabajo_Final/System_8b10b/System_8b10b.runs/synth_1/.Xil/Vivado-10743-farbizu/realtime/Kplus_stub.vhdl:13]
INFO: [Synth 8-256] done synthesizing module 'En_Cod_8b10b' (1#1) [/home/farbizu/Trabajo_Final/System_8b10b/System_8b10b.srcs/sources_1/imports/Trabajo_Final/Cod_8b10b/Cod_8b10b.srcs/sources_1/new/Cod_8b10b.vhd:22]
INFO: [Synth 8-638] synthesizing module 'En_Dec_8b10b' [/home/farbizu/Trabajo_Final/System_8b10b/System_8b10b.srcs/sources_1/imports/Trabajo_Final/Dec_8b10b/Dec_8b10b.srcs/sources_1/new/Dec_8b10b.vhd:22]
INFO: [Synth 8-3491] module 'Inv_Ch' declared at '/home/farbizu/Trabajo_Final/System_8b10b/System_8b10b.runs/synth_1/.Xil/Vivado-10743-farbizu/realtime/Inv_Ch_stub.vhdl:5' bound to instance 'Ins_DCh' of component 'Inv_Ch' [/home/farbizu/Trabajo_Final/System_8b10b/System_8b10b.srcs/sources_1/imports/Trabajo_Final/Dec_8b10b/Dec_8b10b.srcs/sources_1/new/Dec_8b10b.vhd:60]
INFO: [Synth 8-638] synthesizing module 'Inv_Ch' [/home/farbizu/Trabajo_Final/System_8b10b/System_8b10b.runs/synth_1/.Xil/Vivado-10743-farbizu/realtime/Inv_Ch_stub.vhdl:13]
INFO: [Synth 8-3491] module 'Inv_Dplus' declared at '/home/farbizu/Trabajo_Final/System_8b10b/System_8b10b.runs/synth_1/.Xil/Vivado-10743-farbizu/realtime/Inv_Dplus_stub.vhdl:5' bound to instance 'Ins_Dplus' of component 'Inv_Dplus' [/home/farbizu/Trabajo_Final/System_8b10b/System_8b10b.srcs/sources_1/imports/Trabajo_Final/Dec_8b10b/Dec_8b10b.srcs/sources_1/new/Dec_8b10b.vhd:69]
INFO: [Synth 8-638] synthesizing module 'Inv_Dplus' [/home/farbizu/Trabajo_Final/System_8b10b/System_8b10b.runs/synth_1/.Xil/Vivado-10743-farbizu/realtime/Inv_Dplus_stub.vhdl:13]
INFO: [Synth 8-3491] module 'Inv_Kplus' declared at '/home/farbizu/Trabajo_Final/System_8b10b/System_8b10b.runs/synth_1/.Xil/Vivado-10743-farbizu/realtime/Inv_Kplus_stub.vhdl:5' bound to instance 'Ins_Kplus' of component 'Inv_Kplus' [/home/farbizu/Trabajo_Final/System_8b10b/System_8b10b.srcs/sources_1/imports/Trabajo_Final/Dec_8b10b/Dec_8b10b.srcs/sources_1/new/Dec_8b10b.vhd:72]
INFO: [Synth 8-638] synthesizing module 'Inv_Kplus' [/home/farbizu/Trabajo_Final/System_8b10b/System_8b10b.runs/synth_1/.Xil/Vivado-10743-farbizu/realtime/Inv_Kplus_stub.vhdl:13]
INFO: [Synth 8-256] done synthesizing module 'En_Dec_8b10b' (2#1) [/home/farbizu/Trabajo_Final/System_8b10b/System_8b10b.srcs/sources_1/imports/Trabajo_Final/Dec_8b10b/Dec_8b10b.srcs/sources_1/new/Dec_8b10b.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'En_Head' (3#1) [/home/farbizu/Trabajo_Final/System_8b10b/System_8b10b.srcs/sources_1/new/Head.vhd:47]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1294.844 ; gain = 120.527 ; free physical = 594 ; free virtual = 11543
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1294.844 ; gain = 120.527 ; free physical = 594 ; free virtual = 11542
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tfgg484-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/farbizu/Trabajo_Final/System_8b10b/System_8b10b.runs/synth_1/.Xil/Vivado-10743-farbizu/dcp15/DCh_in_context.xdc] for cell 'Ins_Cod/Ins_DCh'
Finished Parsing XDC File [/home/farbizu/Trabajo_Final/System_8b10b/System_8b10b.runs/synth_1/.Xil/Vivado-10743-farbizu/dcp15/DCh_in_context.xdc] for cell 'Ins_Cod/Ins_DCh'
Parsing XDC File [/home/farbizu/Trabajo_Final/System_8b10b/System_8b10b.runs/synth_1/.Xil/Vivado-10743-farbizu/dcp17/Dplus_in_context.xdc] for cell 'Ins_Cod/Ins_Dplus'
Finished Parsing XDC File [/home/farbizu/Trabajo_Final/System_8b10b/System_8b10b.runs/synth_1/.Xil/Vivado-10743-farbizu/dcp17/Dplus_in_context.xdc] for cell 'Ins_Cod/Ins_Dplus'
Parsing XDC File [/home/farbizu/Trabajo_Final/System_8b10b/System_8b10b.runs/synth_1/.Xil/Vivado-10743-farbizu/dcp19/KCh_in_context.xdc] for cell 'Ins_Cod/Ins_KCh'
Finished Parsing XDC File [/home/farbizu/Trabajo_Final/System_8b10b/System_8b10b.runs/synth_1/.Xil/Vivado-10743-farbizu/dcp19/KCh_in_context.xdc] for cell 'Ins_Cod/Ins_KCh'
Parsing XDC File [/home/farbizu/Trabajo_Final/System_8b10b/System_8b10b.runs/synth_1/.Xil/Vivado-10743-farbizu/dcp21/Kplus_in_context.xdc] for cell 'Ins_Cod/Ins_Kplus'
Finished Parsing XDC File [/home/farbizu/Trabajo_Final/System_8b10b/System_8b10b.runs/synth_1/.Xil/Vivado-10743-farbizu/dcp21/Kplus_in_context.xdc] for cell 'Ins_Cod/Ins_Kplus'
Parsing XDC File [/home/farbizu/Trabajo_Final/System_8b10b/System_8b10b.runs/synth_1/.Xil/Vivado-10743-farbizu/dcp23/Inv_Ch_in_context.xdc] for cell 'Ins_Dec/Ins_DCh'
Finished Parsing XDC File [/home/farbizu/Trabajo_Final/System_8b10b/System_8b10b.runs/synth_1/.Xil/Vivado-10743-farbizu/dcp23/Inv_Ch_in_context.xdc] for cell 'Ins_Dec/Ins_DCh'
Parsing XDC File [/home/farbizu/Trabajo_Final/System_8b10b/System_8b10b.runs/synth_1/.Xil/Vivado-10743-farbizu/dcp25/Inv_Dplus_in_context.xdc] for cell 'Ins_Dec/Ins_Dplus'
Finished Parsing XDC File [/home/farbizu/Trabajo_Final/System_8b10b/System_8b10b.runs/synth_1/.Xil/Vivado-10743-farbizu/dcp25/Inv_Dplus_in_context.xdc] for cell 'Ins_Dec/Ins_Dplus'
Parsing XDC File [/home/farbizu/Trabajo_Final/System_8b10b/System_8b10b.runs/synth_1/.Xil/Vivado-10743-farbizu/dcp27/Inv_Kplus_in_context.xdc] for cell 'Ins_Dec/Ins_Kplus'
Finished Parsing XDC File [/home/farbizu/Trabajo_Final/System_8b10b/System_8b10b.runs/synth_1/.Xil/Vivado-10743-farbizu/dcp27/Inv_Kplus_in_context.xdc] for cell 'Ins_Dec/Ins_Kplus'
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1613.695 ; gain = 0.000 ; free physical = 389 ; free virtual = 11361
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:27 . Memory (MB): peak = 1613.695 ; gain = 439.379 ; free physical = 461 ; free virtual = 11434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tfgg484-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:27 . Memory (MB): peak = 1613.695 ; gain = 439.379 ; free physical = 461 ; free virtual = 11434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for Ins_Cod/Ins_DCh. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Ins_Cod/Ins_Dplus. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Ins_Cod/Ins_KCh. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Ins_Cod/Ins_Kplus. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Ins_Dec/Ins_DCh. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Ins_Dec/Ins_Dplus. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Ins_Dec/Ins_Kplus. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:27 . Memory (MB): peak = 1613.695 ; gain = 439.379 ; free physical = 463 ; free virtual = 11436
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:27 . Memory (MB): peak = 1613.695 ; gain = 439.379 ; free physical = 454 ; free virtual = 11428
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      6 Bit         XORs := 2     
	   2 Input      4 Bit         XORs := 3     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module En_Cod_8b10b 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      6 Bit         XORs := 2     
	   2 Input      4 Bit         XORs := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
Module En_Dec_8b10b 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3917] design En_Head has port Error_Cod driven by constant 0
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:28 . Memory (MB): peak = 1613.695 ; gain = 439.379 ; free physical = 444 ; free virtual = 11417
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:34 . Memory (MB): peak = 1613.695 ; gain = 439.379 ; free physical = 331 ; free virtual = 11303
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:34 . Memory (MB): peak = 1613.695 ; gain = 439.379 ; free physical = 331 ; free virtual = 11303
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:34 . Memory (MB): peak = 1613.695 ; gain = 439.379 ; free physical = 330 ; free virtual = 11303
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:35 . Memory (MB): peak = 1613.695 ; gain = 439.379 ; free physical = 330 ; free virtual = 11303
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:35 . Memory (MB): peak = 1613.695 ; gain = 439.379 ; free physical = 330 ; free virtual = 11303
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:35 . Memory (MB): peak = 1613.695 ; gain = 439.379 ; free physical = 330 ; free virtual = 11303
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:35 . Memory (MB): peak = 1613.695 ; gain = 439.379 ; free physical = 330 ; free virtual = 11303
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:35 . Memory (MB): peak = 1613.695 ; gain = 439.379 ; free physical = 330 ; free virtual = 11303
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:35 . Memory (MB): peak = 1613.695 ; gain = 439.379 ; free physical = 330 ; free virtual = 11303
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |DCh           |         1|
|2     |Dplus         |         1|
|3     |KCh           |         1|
|4     |Kplus         |         1|
|5     |Inv_Ch        |         1|
|6     |Inv_Dplus     |         1|
|7     |Inv_Kplus     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-----------------+------+
|      |Cell             |Count |
+------+-----------------+------+
|1     |DCh_bbox_0       |     1|
|2     |Dplus_bbox_1     |     1|
|3     |Inv_Ch_bbox_4    |     1|
|4     |Inv_Dplus_bbox_5 |     1|
|5     |Inv_Kplus_bbox_6 |     1|
|6     |KCh_bbox_2       |     1|
|7     |Kplus_bbox_3     |     1|
|8     |LUT2             |     2|
|9     |LUT4             |     2|
|10    |LUT5             |    13|
|11    |LUT6             |     8|
|12    |IBUF             |    10|
|13    |OBUF             |    12|
+------+-----------------+------+

Report Instance Areas: 
+------+----------+-------------+------+
|      |Instance  |Module       |Cells |
+------+----------+-------------+------+
|1     |top       |             |    81|
|2     |  Ins_Cod |En_Cod_8b10b |    31|
|3     |  Ins_Dec |En_Dec_8b10b |    28|
+------+----------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:35 . Memory (MB): peak = 1613.695 ; gain = 439.379 ; free physical = 330 ; free virtual = 11303
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 1613.695 ; gain = 120.527 ; free physical = 383 ; free virtual = 11356
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:35 . Memory (MB): peak = 1613.703 ; gain = 439.379 ; free physical = 383 ; free virtual = 11356
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
31 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:35 . Memory (MB): peak = 1619.695 ; gain = 458.754 ; free physical = 378 ; free virtual = 11350
INFO: [Common 17-1381] The checkpoint '/home/farbizu/Trabajo_Final/System_8b10b/System_8b10b.runs/synth_1/En_Head.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file En_Head_utilization_synth.rpt -pb En_Head_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.09 . Memory (MB): peak = 1643.707 ; gain = 0.000 ; free physical = 376 ; free virtual = 11349
INFO: [Common 17-206] Exiting Vivado at Thu Mar  1 11:59:34 2018...
