
---------- Begin Simulation Statistics ----------
final_tick                               2266898486000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  60382                       # Simulator instruction rate (inst/s)
host_mem_usage                                 702544                       # Number of bytes of host memory used
host_op_rate                                    60577                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 38995.67                       # Real time elapsed on the host
host_tick_rate                               58132064                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2354639478                       # Number of instructions simulated
sim_ops                                    2362248390                       # Number of ops (including micro ops) simulated
sim_seconds                                  2.266898                       # Number of seconds simulated
sim_ticks                                2266898486000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.350836                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              292378189                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           334717105                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         19472393                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        461316644                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          39255840                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       39827103                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          571263                       # Number of indirect misses.
system.cpu0.branchPred.lookups              586925013                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      3971431                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       3801854                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         13747742                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 554986340                       # Number of branches committed
system.cpu0.commit.bw_lim_events             71388327                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls       11419483                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       99410303                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          2224581890                       # Number of instructions committed
system.cpu0.commit.committedOps            2228389044                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   4008902254                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.555860                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.357071                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   2965546191     73.97%     73.97% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    607733194     15.16%     89.13% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2    153001953      3.82%     92.95% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3    151243722      3.77%     96.72% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     33746429      0.84%     97.56% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5     10659690      0.27%     97.83% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      7549240      0.19%     98.02% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      8033508      0.20%     98.22% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     71388327      1.78%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   4008902254                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            44159690                       # Number of function calls committed.
system.cpu0.commit.int_insts               2150690976                       # Number of committed integer instructions.
system.cpu0.commit.loads                    691515236                       # Number of loads committed
system.cpu0.commit.membars                    7608883                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      7608889      0.34%      0.34% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu      1238610075     55.58%     55.92% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       18316825      0.82%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         3801411      0.17%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      695317082     31.20%     88.12% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     264734712     11.88%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       2228389044                       # Class of committed instruction
system.cpu0.commit.refs                     960051822                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 2224581890                       # Number of Instructions Simulated
system.cpu0.committedOps                   2228389044                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.034742                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.034742                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            696128277                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              5748579                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           291181926                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            2363560095                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles              1699519250                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles               1607972515                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              13771006                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             18482325                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             12014435                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  586925013                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                422779400                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   2341639218                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              5748607                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          100                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    2391517161                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  80                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          409                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               38991438                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.129666                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles        1668269957                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         331634029                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.528343                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        4029405483                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.594461                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.889749                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              2345388558     58.21%     58.21% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1              1248432767     30.98%     89.19% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               228874469      5.68%     94.87% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3               167792933      4.16%     99.03% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                24293154      0.60%     99.64% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 6775562      0.17%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  228542      0.01%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 7613290      0.19%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    6208      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          4029405483                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      23                       # number of floating regfile writes
system.cpu0.idleCycles                      497045292                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            13931030                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               567473374                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.509485                       # Inst execution rate
system.cpu0.iew.exec_refs                  1004065702                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 277162172                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              554309360                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            729058592                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           3810943                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          6781589                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           279048898                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         2327762548                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            726903530                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts         10940609                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           2306160997                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               2674605                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             16518598                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              13771006                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             23746559                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       177716                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        42882440                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        60010                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        23327                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      8922335                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     37543356                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores     10512312                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         23327                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1991543                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect      11939487                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                988322686                       # num instructions consuming a value
system.cpu0.iew.wb_count                   2289465646                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.873485                       # average fanout of values written-back
system.cpu0.iew.wb_producers                863285442                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.505797                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    2289599904                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              2819264806                       # number of integer regfile reads
system.cpu0.int_regfile_writes             1461722583                       # number of integer regfile writes
system.cpu0.ipc                              0.491463                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.491463                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          7611840      0.33%      0.33% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu           1278211239     55.16%     55.49% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            18335594      0.79%     56.28% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              3802676      0.16%     56.45% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     56.45% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     56.45% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     56.45% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     56.45% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     56.45% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     56.45% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     56.45% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     56.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     56.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     56.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     56.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     56.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     56.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     56.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     56.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     56.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     56.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     56.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     56.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     56.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     56.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     56.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     56.45% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           735376825     31.74%     88.19% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          273763381     11.81%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             10      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            2317101607                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     54                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                106                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           51                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                52                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    6352654                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002742                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 914602     14.40%     14.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     14.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     14.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     14.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     14.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     14.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     14.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     14.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     14.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     14.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     14.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     14.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     14.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     14.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     14.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     14.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     14.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     14.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     14.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     14.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     14.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     14.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     14.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     14.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     14.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     14.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     14.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     14.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     14.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     14.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     14.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     14.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     14.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     14.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     14.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     14.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     14.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     14.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     14.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     14.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     14.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     14.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     14.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     14.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     14.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     14.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               4963194     78.13%     92.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               474856      7.47%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            2315842367                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        8670235429                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   2289465595                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       2427158069                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                2316342284                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               2317101607                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded           11420264                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       99373500                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           274185                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           781                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     41216060                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   4029405483                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.575048                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.823521                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         2357342114     58.50%     58.50% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1         1181501278     29.32%     87.83% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          382167424      9.48%     97.31% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           78955948      1.96%     99.27% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           21108010      0.52%     99.79% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            2832068      0.07%     99.86% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            3336193      0.08%     99.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            1511485      0.04%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             650963      0.02%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     4029405483                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.511903                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         49397482                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         7400498                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           729058592                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          279048898                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   2900                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      4526450775                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     7350121                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              606849569                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps           1421179364                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              26759004                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles              1716607312                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              39879716                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                49521                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           2869898433                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            2346663618                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands         1505796008                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles               1600013998                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              23801614                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              13771006                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             91942152                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                84616639                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      2869898389                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        221446                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              8888                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 57812395                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          8839                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  6265276081                       # The number of ROB reads
system.cpu0.rob.rob_writes                 4676164067                       # The number of ROB writes
system.cpu0.timesIdled                       56544722                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2867                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            85.096159                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               17775940                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            20889239                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1785691                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         32286051                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            912600                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         923794                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           11194                       # Number of indirect misses.
system.cpu1.branchPred.lookups               35480632                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        48362                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       3801576                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1384590                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  29515291                       # Number of branches committed
system.cpu1.commit.bw_lim_events              3352223                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls       11405418                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       14339923                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           130057588                       # Number of instructions committed
system.cpu1.commit.committedOps             133859346                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    677252087                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.197651                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.879581                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    622103659     91.86%     91.86% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     27298003      4.03%     95.89% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      9070609      1.34%     97.23% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      8807193      1.30%     98.53% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      2035709      0.30%     98.83% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       763552      0.11%     98.94% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      3527807      0.52%     99.46% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       293332      0.04%     99.51% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      3352223      0.49%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    677252087                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1456889                       # Number of function calls committed.
system.cpu1.commit.int_insts                125263574                       # Number of committed integer instructions.
system.cpu1.commit.loads                     36888372                       # Number of loads committed
system.cpu1.commit.membars                    7603284                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      7603284      5.68%      5.68% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        77444835     57.86%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             44      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              88      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       40689948     30.40%     93.93% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       8121135      6.07%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        133859346                       # Class of committed instruction
system.cpu1.commit.refs                      48811095                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  130057588                       # Number of Instructions Simulated
system.cpu1.committedOps                    133859346                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.235663                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.235663                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            597421565                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               419553                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            17150083                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             153838010                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                21672585                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 50761289                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1385960                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1112030                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              8766803                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   35480632                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 20990710                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    655931634                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               147310                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     154593260                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles           16                       # Number of stall cycles due to pending traps
system.cpu1.fetch.SquashCycles                3574126                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.052106                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          22289486                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          18688540                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.227030                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         680008202                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.232931                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.680743                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               585607454     86.12%     86.12% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                53793697      7.91%     94.03% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                24566267      3.61%     97.64% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                10703866      1.57%     99.22% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 3396825      0.50%     99.71% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 1872750      0.28%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                   65788      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     725      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     830      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           680008202                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         929492                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1504826                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                31520715                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.211307                       # Inst execution rate
system.cpu1.iew.exec_refs                    51891342                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  12332206                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              514021406                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             40081867                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           3802243                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1114769                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            12626618                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          148185133                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             39559136                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1443109                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            143886885                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               3435200                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              3714231                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1385960                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             11293605                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        54259                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads         1090754                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        30665                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         1696                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         4149                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      3193495                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       703895                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          1696                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       519523                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        985303                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 81614643                       # num instructions consuming a value
system.cpu1.iew.wb_count                    142933106                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.858655                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 70078800                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.209906                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     142977840                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               178935203                       # number of integer regfile reads
system.cpu1.int_regfile_writes               96096611                       # number of integer regfile writes
system.cpu1.ipc                              0.190998                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.190998                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          7603391      5.23%      5.23% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             85401641     58.76%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  47      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   90      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            43752558     30.11%     94.10% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            8572255      5.90%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             145329994                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    4181794                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.028774                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 765117     18.30%     18.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     18.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     18.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     18.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     18.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     18.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     18.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     18.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     18.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     18.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     18.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     18.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     18.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     18.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     18.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     18.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     18.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     18.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     18.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     18.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     18.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     18.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     18.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     18.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     18.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     18.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     18.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     18.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     18.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     18.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     18.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     18.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     18.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     18.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     18.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     18.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     18.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     18.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     18.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     18.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     18.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     18.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     18.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     18.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     18.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     18.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               3053756     73.03%     91.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               362919      8.68%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             141908383                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         975135884                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    142933094                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        162512263                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 136779472                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                145329994                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded           11405661                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       14325786                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           285926                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           243                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      5728181                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    680008202                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.213718                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.681211                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          591412234     86.97%     86.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           57026454      8.39%     95.36% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           18077877      2.66%     98.02% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            6022209      0.89%     98.90% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            5369658      0.79%     99.69% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             614914      0.09%     99.78% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            1012002      0.15%     99.93% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             326887      0.05%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             145967      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      680008202                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.213426                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         23597824                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         2257354                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            40081867                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           12626618                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    105                       # number of misc regfile reads
system.cpu1.numCycles                       680937694                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  3852852386                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              552711388                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             89318860                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              24907075                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                24878936                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               4258030                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                38087                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            188956262                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             151583743                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          101891092                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 54384563                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              16527781                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1385960                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             46617583                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                12572232                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       188956250                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         29772                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               613                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 49220371                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           607                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   822098899                       # The number of ROB reads
system.cpu1.rob.rob_writes                  299163774                       # The number of ROB writes
system.cpu1.timesIdled                          15069                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         20583661                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                 4660                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            20662724                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                411384                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     28120864                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      56129820                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       300902                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       166588                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests    122750224                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     11459385                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    245526186                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       11625973                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2266898486000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           23502132                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      5672448                       # Transaction distribution
system.membus.trans_dist::CleanEvict         22336394                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              357                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            264                       # Transaction distribution
system.membus.trans_dist::ReadExReq           4615844                       # Transaction distribution
system.membus.trans_dist::ReadExResp          4615841                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      23502132                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          2381                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     84247793                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               84247793                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   2162586944                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              2162586944                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              542                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          28120978                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                28120978    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            28120978                       # Request fanout histogram
system.membus.respLayer1.occupancy       145099227264                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.4                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         85146043960                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   2266898486000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 2266898486000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 2266898486000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 2266898486000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2266898486000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   2266898486000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 2266898486000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 2266898486000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 2266898486000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2266898486000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 14                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            7                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    525009142.857143                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   707007518.549939                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            7    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        19000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1605817500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              7                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   2263223422000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   3675064000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 2266898486000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    356578495                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       356578495                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    356578495                       # number of overall hits
system.cpu0.icache.overall_hits::total      356578495                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     66200905                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      66200905                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     66200905                       # number of overall misses
system.cpu0.icache.overall_misses::total     66200905                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 972858360996                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 972858360996                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 972858360996                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 972858360996                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    422779400                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    422779400                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    422779400                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    422779400                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.156585                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.156585                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.156585                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.156585                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 14695.544736                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 14695.544736                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 14695.544736                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 14695.544736                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         1746                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               50                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    34.920000                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     62375476                       # number of writebacks
system.cpu0.icache.writebacks::total         62375476                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      3825395                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      3825395                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      3825395                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      3825395                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     62375510                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     62375510                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     62375510                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     62375510                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 873911531999                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 873911531999                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 873911531999                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 873911531999                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.147537                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.147537                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.147537                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.147537                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 14010.491169                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 14010.491169                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 14010.491169                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 14010.491169                       # average overall mshr miss latency
system.cpu0.icache.replacements              62375476                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    356578495                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      356578495                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     66200905                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     66200905                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 972858360996                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 972858360996                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    422779400                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    422779400                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.156585                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.156585                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 14695.544736                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 14695.544736                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      3825395                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      3825395                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     62375510                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     62375510                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 873911531999                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 873911531999                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.147537                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.147537                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 14010.491169                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 14010.491169                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 2266898486000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999981                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          418953754                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         62375476                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             6.716642                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            97500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999981                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        907934308                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       907934308                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 2266898486000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    850810546                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       850810546                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    850810546                       # number of overall hits
system.cpu0.dcache.overall_hits::total      850810546                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     88299205                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      88299205                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     88299205                       # number of overall misses
system.cpu0.dcache.overall_misses::total     88299205                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 2234609170708                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 2234609170708                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 2234609170708                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 2234609170708                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    939109751                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    939109751                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    939109751                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    939109751                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.094024                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.094024                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.094024                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.094024                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 25307.239977                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 25307.239977                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 25307.239977                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 25307.239977                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     12421079                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       764877                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           202952                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           9389                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    61.202053                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    81.465225                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     56655547                       # number of writebacks
system.cpu0.dcache.writebacks::total         56655547                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     33104098                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     33104098                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     33104098                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     33104098                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     55195107                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     55195107                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     55195107                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     55195107                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 1081567007876                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 1081567007876                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 1081567007876                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 1081567007876                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.058774                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.058774                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.058774                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.058774                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 19595.342172                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 19595.342172                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 19595.342172                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 19595.342172                       # average overall mshr miss latency
system.cpu0.dcache.replacements              56655547                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    600972086                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      600972086                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     73408806                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     73408806                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1599782811500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1599782811500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    674380892                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    674380892                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.108854                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.108854                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 21792.791610                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 21792.791610                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     24354710                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     24354710                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     49054096                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     49054096                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 865526974500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 865526974500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.072739                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.072739                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 17644.336459                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 17644.336459                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    249838460                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     249838460                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     14890399                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     14890399                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 634826359208                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 634826359208                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    264728859                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    264728859                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.056248                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.056248                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 42633.267195                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 42633.267195                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      8749388                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      8749388                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      6141011                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      6141011                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 216040033376                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 216040033376                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.023197                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.023197                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 35179.880540                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 35179.880540                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         3218                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         3218                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         2735                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         2735                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     15013000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     15013000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         5953                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         5953                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.459432                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.459432                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  5489.213894                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  5489.213894                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         2714                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         2714                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           21                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           21                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1599500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1599500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.003528                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.003528                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 76166.666667                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 76166.666667                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         5717                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         5717                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          155                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          155                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       670000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       670000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         5872                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         5872                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.026396                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.026396                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4322.580645                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4322.580645                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          155                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          155                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       517000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       517000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.026396                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.026396                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3335.483871                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3335.483871                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        67000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        67000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        65000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        65000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      2333595                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        2333595                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data      1468259                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total      1468259                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data 127501992500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total 127501992500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      3801854                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      3801854                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.386196                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.386196                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 86838.897293                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 86838.897293                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data      1468259                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total      1468259                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data 126033733500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total 126033733500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.386196                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.386196                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 85838.897293                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 85838.897293                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2266898486000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.995453                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          909815768                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         56663118                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            16.056578                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           294500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.995453                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999858                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999858                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1942510010                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1942510010                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 2266898486000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            60770600                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            50605556                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               14717                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              823925                       # number of demand (read+write) hits
system.l2.demand_hits::total                112214798                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           60770600                       # number of overall hits
system.l2.overall_hits::.cpu0.data           50605556                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              14717                       # number of overall hits
system.l2.overall_hits::.cpu1.data             823925                       # number of overall hits
system.l2.overall_hits::total               112214798                       # number of overall hits
system.l2.demand_misses::.cpu0.inst           1604909                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           6046924                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              6990                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           2878231                       # number of demand (read+write) misses
system.l2.demand_misses::total               10537054                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst          1604909                       # number of overall misses
system.l2.overall_misses::.cpu0.data          6046924                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             6990                       # number of overall misses
system.l2.overall_misses::.cpu1.data          2878231                       # number of overall misses
system.l2.overall_misses::total              10537054                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst 134999557000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 551461719000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    670252000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 297536785000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     984668313000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst 134999557000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 551461719000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    670252000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 297536785000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    984668313000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        62375509                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        56652480                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           21707                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         3702156                       # number of demand (read+write) accesses
system.l2.demand_accesses::total            122751852                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       62375509                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       56652480                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          21707                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        3702156                       # number of overall (read+write) accesses
system.l2.overall_accesses::total           122751852                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.025730                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.106737                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.322016                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.777447                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.085840                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.025730                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.106737                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.322016                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.777447                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.085840                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 84116.642750                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 91197.064656                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 95887.267525                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 103374.880265                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 93448.160463                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 84116.642750                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 91197.064656                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 95887.267525                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 103374.880265                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 93448.160463                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                 16                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         1                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs             16                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                  16887442                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             5672448                       # number of writebacks
system.l2.writebacks::total                   5672448                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            160                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         457352                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             79                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         216644                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              674235                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           160                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        457352                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            79                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        216644                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             674235                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst      1604749                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      5589572                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         6911                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      2661587                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           9862819                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst      1604749                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      5589572                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         6911                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      2661587                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     18668020                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         28530839                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst 118943730000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 459794734000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    596960500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 252255533503                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 831590958003                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst 118943730000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 459794734000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    596960500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 252255533503                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 1368981267767                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 2200572225770                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.025727                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.098664                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.318377                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.718929                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.080348                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.025727                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.098664                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.318377                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.718929                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.232427                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 74119.834317                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 82259.381219                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 86378.309941                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 94776.362187                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 84315.747658                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 74119.834317                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 82259.381219                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 86378.309941                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 94776.362187                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 73332.965562                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 77129.600913                       # average overall mshr miss latency
system.l2.replacements                       39167344                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     13748150                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         13748150                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     13748150                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     13748150                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks    108729352                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total        108729352                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks    108729352                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total    108729352                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     18668020                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       18668020                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 1368981267767                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 1368981267767                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 73332.965562                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 73332.965562                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    9                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            49                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            24                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 73                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data        89500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total        89500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           54                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           28                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               82                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.907407                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.857143                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.890244                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  1826.530612                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  1226.027397                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           49                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           24                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            73                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       977500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       479500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1457000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.907407                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.857143                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.890244                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 19948.979592                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19979.166667                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19958.904110                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu1.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            7                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                9                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data            8                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             10                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.875000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.900000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            7                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            9                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        39000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       136500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       175500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.875000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.900000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        19500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        19500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        19500                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          4809472                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           346681                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               5156153                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        2798332                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        2154119                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             4952451                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 276250413500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 224285423500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  500535837000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      7607804                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      2500800                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          10108604                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.367824                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.861372                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.489924                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 98719.670682                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 104119.328366                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 101068.306784                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data       247424                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data       133601                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           381025                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      2550908                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      2020518                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        4571426                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 229068725000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 191861831001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 420930556001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.335301                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.807949                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.452231                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 89798.897099                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 94956.754160                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 92078.610919                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      60770600                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         14717                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           60785317                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst      1604909                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         6990                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          1611899                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst 134999557000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    670252000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 135669809000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     62375509                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        21707                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       62397216                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.025730                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.322016                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.025833                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 84116.642750                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 95887.267525                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 84167.686065                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          160                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           79                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           239                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst      1604749                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         6911                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      1611660                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst 118943730000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    596960500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total 119540690500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.025727                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.318377                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.025829                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 74119.834317                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 86378.309941                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 74172.400196                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     45796084                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       477244                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          46273328                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      3248592                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       724112                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         3972704                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 275211305500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  73251361500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 348462667000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     49044676                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1201356                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      50246032                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.066237                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.602746                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.079065                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 84717.103748                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 101160.264572                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 87714.228646                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       209928                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        83043                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       292971                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      3038664                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       641069                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      3679733                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 230726009000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  60393702502                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 291119711502                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.061957                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.533621                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.073234                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 75930.082760                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 94207.803687                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 79114.357347                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data           69                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           23                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                92                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data         2690                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data          111                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            2801                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     32257500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      3103000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     35360500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         2759                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          134                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          2893                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.974991                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.828358                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.968199                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 11991.635688                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 27954.954955                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 12624.241342                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          403                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           34                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          437                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data         2287                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           77                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total         2364                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     45111487                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      1575996                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     46687483                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.828924                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.574627                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.817145                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19725.180149                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20467.480519                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19749.358291                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 2266898486000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2266898486000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999972                       # Cycle average of tags in use
system.l2.tags.total_refs                   262810192                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  39167856                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      6.709844                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      26.681350                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        3.743922                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        8.972754                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.005702                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.216706                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    24.379539                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.416896                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.058499                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.140199                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000089                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.003386                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.380930                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            47                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            17                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           39                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.734375                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.265625                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                2001026632                       # Number of tag accesses
system.l2.tags.data_accesses               2001026632                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2266898486000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst     102704000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     359062528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        442304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     171923072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher   1165418368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1799550272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst    102704000                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       442304                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     103146304                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    363036672                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       363036672                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst        1604750                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        5610352                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           6911                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        2686298                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     18209662                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            28117973                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      5672448                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            5672448                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         45305955                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        158393739                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           195114                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         75840658                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    514102583                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             793838049                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     45305955                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       195114                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         45501069                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      160146859                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            160146859                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      160146859                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        45305955                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       158393739                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          195114                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        75840658                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    514102583                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            953984908                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   5478937.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples   1604750.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   5388659.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      6911.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   2602289.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  18180414.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.013488822250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       337285                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       337285                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            53904251                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            5158213                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    28117973                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5672448                       # Number of write requests accepted
system.mem_ctrls.readBursts                  28117973                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5672448                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 334950                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                193511                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            957602                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            975195                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            964695                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           1104132                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           1994111                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           6194200                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           5225750                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           1266692                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           1183231                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           1582290                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          1144205                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          1138870                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          1028009                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          1003689                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          1016055                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          1004297                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            286757                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            296161                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            290521                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            291966                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            347813                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            403352                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            409258                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            408396                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            374815                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            406439                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           357826                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           353475                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           321142                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           306469                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           316166                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           308352                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.94                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 701400672718                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               138915115000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            1222332353968                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     25245.66                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                43995.66                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 22288498                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 2959403                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 80.22                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                54.01                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              28117973                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5672448                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 6930194                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 6890234                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 6982506                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 2473979                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1979124                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 1422068                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  414110                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  301855                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  214801                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   71924                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  46105                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  29573                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  12868                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   7734                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   3673                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   1864                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                    295                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                    114                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  28840                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  31867                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 127703                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 253158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 328100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 358887                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 362723                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 360836                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 360985                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 362671                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 367490                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 380606                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 364364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 359336                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 350764                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 344829                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 343940                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 348707                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  13210                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   5782                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   3721                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   2676                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   2120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1757                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1534                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1391                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1269                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    990                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    843                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    721                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    700                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    633                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    629                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    594                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    523                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    472                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    442                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    426                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    231                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      8014020                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    265.629636                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   181.025633                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   269.669495                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      2251889     28.10%     28.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      3477050     43.39%     71.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       712527      8.89%     80.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       471278      5.88%     86.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       167085      2.08%     88.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       100883      1.26%     89.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       172195      2.15%     91.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        54687      0.68%     92.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       606426      7.57%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      8014020                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       337285                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      82.372356                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    492.911697                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-8191       337280    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-16383            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::253952-262143            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        337285                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       337285                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.244150                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.228107                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.757561                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           300902     89.21%     89.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             4152      1.23%     90.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            22744      6.74%     97.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             6437      1.91%     99.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             2227      0.66%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              555      0.16%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              190      0.06%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               59      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               12      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                5      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        337285                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             1778113472                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                21436800                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               350650112                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              1799550272                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            363036672                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       784.38                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       154.68                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    793.84                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    160.15                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.34                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.13                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.21                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  2266898386000                       # Total gap between requests
system.mem_ctrls.avgGap                      67087.01                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst    102704000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    344874176                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       442304                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    166546496                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher   1163546496                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    350650112                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 45305954.648734100163                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 152134812.445236235857                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 195114.162690388766                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 73468881.393924042583                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 513276841.987356603146                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 154682758.917330712080                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst      1604750                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      5610352                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         6911                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      2686298                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     18209662                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5672448                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst  53003866183                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 230203887311                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    306114657                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 141449373714                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 797369112103                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 54285653699923                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     33029.36                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     41031.99                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     44293.83                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     52655.88                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     43788.24                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   9570057.53                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    75.91                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          24996661620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          13286025555                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         64978612440                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        14327250480                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     178946904240.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     387668349840                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     544031460960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       1228235265135                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        541.813086                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 1409874163552                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  75696660000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 781327662448                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          32223512580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          17127180345                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        133392171780                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        14272649280                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     178946904240.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     790806707730                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     204546528000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1371315653955                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        604.930332                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 522804528969                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  75696660000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1668397297031                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                173                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           87                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    22139125247.126438                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   106391553919.615860                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           82     94.25%     94.25% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.15%     95.40% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.15%     96.55% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.15%     97.70% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::4.5e+11-5e+11            1      1.15%     98.85% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::8e+11-8.5e+11            1      1.15%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        11500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 825542033500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             87                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   340794589500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 1926103896500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 2266898486000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     20965725                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        20965725                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     20965725                       # number of overall hits
system.cpu1.icache.overall_hits::total       20965725                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        24985                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         24985                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        24985                       # number of overall misses
system.cpu1.icache.overall_misses::total        24985                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    969155000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    969155000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    969155000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    969155000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     20990710                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     20990710                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     20990710                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     20990710                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.001190                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.001190                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.001190                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.001190                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 38789.473684                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 38789.473684                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 38789.473684                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 38789.473684                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        21675                       # number of writebacks
system.cpu1.icache.writebacks::total            21675                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         3278                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         3278                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         3278                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         3278                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        21707                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        21707                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        21707                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        21707                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    863107500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    863107500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    863107500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    863107500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.001034                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.001034                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.001034                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.001034                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 39761.712812                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 39761.712812                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 39761.712812                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 39761.712812                       # average overall mshr miss latency
system.cpu1.icache.replacements                 21675                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     20965725                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       20965725                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        24985                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        24985                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    969155000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    969155000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     20990710                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     20990710                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.001190                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.001190                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 38789.473684                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 38789.473684                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         3278                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         3278                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        21707                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        21707                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    863107500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    863107500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.001034                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.001034                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 39761.712812                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 39761.712812                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 2266898486000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.187129                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           20493877                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            21675                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           945.507589                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        325887500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.187129                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.974598                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.974598                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           12                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         42003127                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        42003127                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 2266898486000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     37845689                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        37845689                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     37845689                       # number of overall hits
system.cpu1.dcache.overall_hits::total       37845689                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      8551199                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       8551199                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      8551199                       # number of overall misses
system.cpu1.dcache.overall_misses::total      8551199                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 715623651453                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 715623651453                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 715623651453                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 715623651453                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     46396888                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     46396888                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     46396888                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     46396888                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.184305                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.184305                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.184305                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.184305                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 83686.936937                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 83686.936937                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 83686.936937                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 83686.936937                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      3803907                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       489750                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            56289                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           5621                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    67.578159                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    87.128625                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      3702282                       # number of writebacks
system.cpu1.dcache.writebacks::total          3702282                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      6190975                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      6190975                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      6190975                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      6190975                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      2360224                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      2360224                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      2360224                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      2360224                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 194358731269                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 194358731269                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 194358731269                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 194358731269                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.050870                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.050870                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.050870                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.050870                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 82347.578564                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 82347.578564                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 82347.578564                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 82347.578564                       # average overall mshr miss latency
system.cpu1.dcache.replacements               3702282                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     33123122                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       33123122                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      5153072                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      5153072                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 355591113500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 355591113500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     38276194                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     38276194                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.134629                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.134629                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 69005.655947                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 69005.655947                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      3951152                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      3951152                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1201920                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1201920                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  81246728000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  81246728000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.031401                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.031401                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 67597.450745                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 67597.450745                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      4722567                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4722567                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      3398127                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      3398127                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 360032537953                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 360032537953                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      8120694                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      8120694                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.418453                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.418453                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 105950.289072                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 105950.289072                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      2239823                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      2239823                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data      1158304                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      1158304                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data 113112003269                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 113112003269                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.142636                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.142636                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 97653.123247                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 97653.123247                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          328                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          328                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          164                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          164                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      7132500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      7132500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          492                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          492                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.333333                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.333333                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 43490.853659                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 43490.853659                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          116                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          116                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           48                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           48                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      3204000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      3204000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.097561                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.097561                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data        66750                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total        66750                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          341                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          341                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          112                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          112                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       654500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       654500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          453                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          453                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.247241                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.247241                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  5843.750000                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5843.750000                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          112                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          112                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       542500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       542500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.247241                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.247241                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  4843.750000                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4843.750000                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      2451508                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        2451508                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data      1350068                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total      1350068                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data 121238783500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total 121238783500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      3801576                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      3801576                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.355134                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.355134                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 89801.982937                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 89801.982937                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data      1350068                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total      1350068                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data 119888715500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total 119888715500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.355134                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.355134                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 88801.982937                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 88801.982937                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2266898486000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.426283                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           44006844                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          3710188                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            11.861082                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        325899000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.426283                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.919571                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.919571                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           24                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        104109033                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       104109033                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2266898486000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp         112644300                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     19420598                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean    109006824                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        33494896                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         28300677                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp              11                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             366                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           265                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            631                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            2                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         10123385                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        10123385                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      62397216                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     50247085                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         2893                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         2893                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side    187126493                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    169974383                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        65089                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     11115068                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             368281033                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   7984062976                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   7251713664                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      2776448                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    473884416                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            15712437504                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        67484407                       # Total snoops (count)
system.tol2bus.snoopTraffic                 364050880                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        190239233                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.063657                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.248186                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              178317187     93.73%     93.73% # Request fanout histogram
system.tol2bus.snoop_fanout::1               11735299      6.17%     99.90% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 185425      0.10%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   1322      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          190239233                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       245518068996                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       85024703786                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       93592201003                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.1                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        5566910291                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          32615889                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            16506                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2506808298500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 472919                       # Simulator instruction rate (inst/s)
host_mem_usage                                 730540                       # Number of bytes of host memory used
host_op_rate                                   475311                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  5812.50                       # Real time elapsed on the host
host_tick_rate                               41274820                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2748838556                       # Number of instructions simulated
sim_ops                                    2762741943                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.239910                       # Number of seconds simulated
sim_ticks                                239909812500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            88.402355                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               26483787                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            29958237                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect           650312                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         39607596                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits           3417712                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups        3424991                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses            7279                       # Number of indirect misses.
system.cpu0.branchPred.lookups               55143654                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         2803                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          1875                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts           573082                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  50774218                       # Number of branches committed
system.cpu0.commit.bw_lim_events              9957446                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        6297221                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       12590330                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           200744223                       # Number of instructions committed
system.cpu0.commit.committedOps             203891322                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    474258967                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.429916                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.366069                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    400099084     84.36%     84.36% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     31359115      6.61%     90.98% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     16668660      3.51%     94.49% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     10037131      2.12%     96.61% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      3454765      0.73%     97.33% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       791954      0.17%     97.50% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1590588      0.34%     97.84% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       300224      0.06%     97.90% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      9957446      2.10%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    474258967                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                       647                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls             5999161                       # Number of function calls committed.
system.cpu0.commit.int_insts                191305082                       # Number of committed integer instructions.
system.cpu0.commit.loads                     45868410                       # Number of loads committed
system.cpu0.commit.membars                    4721114                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      4721245      2.32%      2.32% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       149003401     73.08%     75.40% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          27411      0.01%     75.41% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv           49422      0.02%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp            66      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           215      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult           32      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv            17      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc           83      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       45870133     22.50%     97.93% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       4219063      2.07%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          152      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           66      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        203891322                       # Class of committed instruction
system.cpu0.commit.refs                      50089414                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  200744223                       # Number of Instructions Simulated
system.cpu0.committedOps                    203891322                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.384420                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.384420                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            367120787                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                77362                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            25968369                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             218368564                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                22353183                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 81610123                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles                573780                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts               151251                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              4587169                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   55143654                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 34581283                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    439052758                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               141413                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           41                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     220478602                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  52                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          323                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                1302110                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.115205                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          36540813                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          29901499                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.460618                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         476245042                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.469563                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.873640                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               333428023     70.01%     70.01% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                83274162     17.49%     87.50% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                47708291     10.02%     97.52% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 8578393      1.80%     99.32% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                  251318      0.05%     99.37% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 1411531      0.30%     99.67% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                   16764      0.00%     99.67% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 1575075      0.33%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    1485      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           476245042                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                      664                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                     482                       # number of floating regfile writes
system.cpu0.idleCycles                        2413408                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts              583852                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                52712675                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.447648                       # Inst execution rate
system.cpu0.iew.exec_refs                    54362260                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   4726362                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               18799387                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             49061780                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1576574                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts            91054                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             4881625                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          216304058                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             49635898                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts           348873                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            214270430                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                279917                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             72573563                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles                573780                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             73068405                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       562536                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          280233                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses           94                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          436                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads        16356                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      3193370                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       660621                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           436                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       425039                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect        158813                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                165179337                       # num instructions consuming a value
system.cpu0.iew.wb_count                    212267946                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.750605                       # average fanout of values written-back
system.cpu0.iew.wb_producers                123984445                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.443464                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     212373224                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               277731305                       # number of integer regfile reads
system.cpu0.int_regfile_writes              155112120                       # number of integer regfile writes
system.cpu0.ipc                              0.419389                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.419389                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          4721664      2.20%      2.20% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            155322943     72.37%     74.57% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               27425      0.01%     74.58% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                49464      0.02%     74.61% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 16      0.00%     74.61% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                 66      0.00%     74.61% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                239      0.00%     74.61% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                55      0.00%     74.61% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              1      0.00%     74.61% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                 17      0.00%     74.61% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                83      0.00%     74.61% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     74.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     74.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     74.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     74.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     74.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     74.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     74.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     74.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     74.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     74.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     74.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     74.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     74.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     74.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     74.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     74.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     74.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     74.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     74.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     74.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     74.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     74.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     74.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     74.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     74.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     74.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     74.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     74.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     74.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     74.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     74.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     74.61% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            49770831     23.19%     97.80% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            4726235      2.20%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            197      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            66      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             214619302                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                    772                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               1512                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses          735                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes               881                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     574862                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002679                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 456178     79.35%     79.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     79.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                     11      0.00%     79.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     79.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     79.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     79.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     79.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     79.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     79.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     79.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     79.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     79.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     79.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     79.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     79.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     79.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     79.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     79.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     79.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     79.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     79.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     79.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     79.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     79.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     79.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     79.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     79.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     79.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     79.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     79.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     79.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     79.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     79.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     79.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     79.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     79.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     79.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     79.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     79.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     79.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     79.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     79.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     79.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     79.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     79.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     79.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                116327     20.24%     99.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 2314      0.40%     99.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead               16      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite              16      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             210471728                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         906089697                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    212267211                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        228716322                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 210006013                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                214619302                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            6298045                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       12412739                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            32700                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           824                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined      5410995                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    476245042                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.450649                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.970965                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          354044059     74.34%     74.34% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           68550336     14.39%     88.73% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           35387152      7.43%     96.17% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            6321077      1.33%     97.49% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            7457273      1.57%     99.06% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1358385      0.29%     99.34% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            2443413      0.51%     99.86% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             416840      0.09%     99.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             266507      0.06%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      476245042                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.448377                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          2495522                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          760521                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            49061780                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            4881625                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1091                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                   429                       # number of misc regfile writes
system.cpu0.numCycles                       478658450                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     1161176                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               94110043                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            148750892                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               2095212                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                24142200                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              51854423                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               137845                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            282495358                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             217173714                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          158756056                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 83903190                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               3076870                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles                573780                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             59528273                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                10005169                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups              698                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       282494660                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles     213987556                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts           1574491                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 15807260                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts       1574377                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   680778961                       # The number of ROB reads
system.cpu0.rob.rob_writes                  435054172                       # The number of ROB writes
system.cpu0.timesIdled                          85712                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  362                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            89.161566                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               28027923                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            31434983                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           982359                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         40897847                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           3103847                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        3104438                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses             591                       # Number of indirect misses.
system.cpu1.branchPred.lookups               56542224                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted          489                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          1513                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           980795                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  49334875                       # Number of branches committed
system.cpu1.commit.bw_lim_events              9263101                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        6297093                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       20092353                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           193454855                       # Number of instructions committed
system.cpu1.commit.committedOps             196602231                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    434017363                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.452982                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.384767                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    361068554     83.19%     83.19% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     31323012      7.22%     90.41% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     16481313      3.80%     94.21% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3     10044450      2.31%     96.52% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      3243594      0.75%     97.27% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       751594      0.17%     97.44% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1546126      0.36%     97.80% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       295619      0.07%     97.87% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      9263101      2.13%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    434017363                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             5123272                       # Number of function calls committed.
system.cpu1.commit.int_insts                184018662                       # Number of committed integer instructions.
system.cpu1.commit.loads                     43434196                       # Number of loads committed
system.cpu1.commit.membars                    4721426                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      4721426      2.40%      2.40% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       144540822     73.52%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             80      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              96      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       43435709     22.09%     98.01% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       3904098      1.99%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        196602231                       # Class of committed instruction
system.cpu1.commit.refs                      47339807                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  193454855                       # Number of Instructions Simulated
system.cpu1.committedOps                    196602231                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              2.262068                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        2.262068                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            322274358                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                 1685                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            27190938                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             220051067                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                22543341                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 87070000                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                981096                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                 2573                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              4264347                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   56542224                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 34939339                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    400770721                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                97783                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     224314801                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles                1965320                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.129207                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          35379761                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          31131770                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.512593                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         437133142                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.520353                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.903063                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               291862654     66.77%     66.77% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                84503906     19.33%     86.10% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                48590044     11.12%     97.21% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 9027766      2.07%     99.28% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  196814      0.05%     99.32% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 1377462      0.32%     99.64% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                     217      0.00%     99.64% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                 1573860      0.36%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     419      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           437133142                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                         474902                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1024531                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                52684696                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.483158                       # Inst execution rate
system.cpu1.iew.exec_refs                    51922810                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   3946641                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               20612215                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             48627166                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           1575916                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           142115                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             4071049                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          216403258                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             47976169                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           697865                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            211433822                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                307965                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents             51505732                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                981096                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             51992631                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       256772                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads            1599                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses            8                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation           29                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      5192970                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       165438                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents            29                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       719283                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        305248                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                163196779                       # num instructions consuming a value
system.cpu1.iew.wb_count                    209718532                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.745987                       # average fanout of values written-back
system.cpu1.iew.wb_producers                121742717                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.479238                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     209959147                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               274138045                       # number of integer regfile reads
system.cpu1.int_regfile_writes              153267072                       # number of integer regfile writes
system.cpu1.ipc                              0.442073                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.442073                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          4721709      2.23%      2.23% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            155286966     73.20%     75.43% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  85      0.00%     75.43% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   96      0.00%     75.43% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     75.43% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     75.43% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     75.43% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     75.43% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     75.43% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     75.43% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     75.43% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     75.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     75.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     75.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     75.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     75.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     75.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     75.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     75.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     75.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     75.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     75.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     75.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     75.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     75.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     75.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     75.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     75.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     75.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     75.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     75.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     75.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     75.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     75.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     75.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     75.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     75.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     75.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     75.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     75.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     75.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     75.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     75.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     75.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     75.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     75.43% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            48177102     22.71%     98.14% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            3945729      1.86%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             212131687                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     565914                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.002668                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 516038     91.19%     91.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     91.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     91.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     91.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     91.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     91.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     91.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     91.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     91.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     91.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     91.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     91.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     91.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     91.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     91.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     91.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     91.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     91.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     91.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     91.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     91.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     91.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     91.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     91.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     91.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     91.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     91.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     91.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     91.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     91.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     91.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     91.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     91.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     91.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     91.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     91.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     91.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     91.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     91.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     91.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     91.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     91.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     91.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     91.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     91.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     91.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                 49840      8.81%     99.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                   36      0.01%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             207975892                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         862045977                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    209718532                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        236204311                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 210105755                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                212131687                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            6297503                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       19801027                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            83547                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           410                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      8816977                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    437133142                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.485279                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.997682                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          317015614     72.52%     72.52% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           65703786     15.03%     87.55% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           36680912      8.39%     95.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            6263371      1.43%     97.38% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            7017475      1.61%     98.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            1379890      0.32%     99.30% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            2457628      0.56%     99.86% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             354882      0.08%     99.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             259584      0.06%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      437133142                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.484753                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          2363344                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          733218                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            48627166                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            4071049                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    283                       # number of misc regfile reads
system.cpu1.numCycles                       437608044                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    42128411                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               77073763                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps            142777854                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               2267211                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                24315690                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents              35330974                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               248973                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            284034796                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             218099659                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          159517107                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 88962386                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               3007315                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                981096                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             42987340                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                16739253                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups       284034796                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles     202812867                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts           1574406                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 13413296                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts       1574398                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   641447910                       # The number of ROB reads
system.cpu1.rob.rob_writes                  436655978                       # The number of ROB writes
system.cpu1.timesIdled                           4700                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         10253069                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                 3510                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            10297091                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                246259                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     14322860                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      28518262                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       272988                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       204411                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      7317345                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      5461166                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     14634056                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        5665577                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 239909812500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           14275698                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       506130                       # Transaction distribution
system.membus.trans_dist::WritebackClean            1                       # Transaction distribution
system.membus.trans_dist::CleanEvict         13689424                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              977                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            718                       # Transaction distribution
system.membus.trans_dist::ReadExReq             45312                       # Transaction distribution
system.membus.trans_dist::ReadExResp            45297                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      14275700                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     42839257                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               42839257                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    948936064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               948936064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1509                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          14322707                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                14322707    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            14322707                       # Request fanout histogram
system.membus.respLayer1.occupancy        73721072525                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             30.7                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         33266813608                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              13.9                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   239909812500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 239909812500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 239909812500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 239909812500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 239909812500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   239909812500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 239909812500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 239909812500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 239909812500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 239909812500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 74                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           37                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    15692067.567568                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   16988374.575705                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           37    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       215000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     41263500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             37                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   239329206000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED    580606500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 239909812500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     34442644                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        34442644                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     34442644                       # number of overall hits
system.cpu0.icache.overall_hits::total       34442644                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       138639                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        138639                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       138639                       # number of overall misses
system.cpu0.icache.overall_misses::total       138639                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   2959226499                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   2959226499                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   2959226499                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   2959226499                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     34581283                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     34581283                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     34581283                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     34581283                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.004009                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.004009                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.004009                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.004009                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 21344.834419                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 21344.834419                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 21344.834419                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 21344.834419                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         1509                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               40                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    37.725000                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       103519                       # number of writebacks
system.cpu0.icache.writebacks::total           103519                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst        35120                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        35120                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst        35120                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        35120                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       103519                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       103519                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       103519                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       103519                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   2507942499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   2507942499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   2507942499                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   2507942499                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.002993                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.002993                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.002993                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.002993                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 24226.881046                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 24226.881046                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 24226.881046                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 24226.881046                       # average overall mshr miss latency
system.cpu0.icache.replacements                103519                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     34442644                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       34442644                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       138639                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       138639                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   2959226499                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   2959226499                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     34581283                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     34581283                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.004009                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.004009                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 21344.834419                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 21344.834419                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst        35120                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        35120                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       103519                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       103519                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   2507942499                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   2507942499                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.002993                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.002993                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 24226.881046                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 24226.881046                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 239909812500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999991                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           34546413                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           103552                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           333.614155                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999991                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     1.000000                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         69266086                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        69266086                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 239909812500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     40168186                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        40168186                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     40168186                       # number of overall hits
system.cpu0.dcache.overall_hits::total       40168186                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      8749353                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       8749353                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      8749353                       # number of overall misses
system.cpu0.dcache.overall_misses::total      8749353                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 592495929725                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 592495929725                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 592495929725                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 592495929725                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     48917539                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     48917539                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     48917539                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     48917539                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.178859                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.178859                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.178859                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.178859                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 67718.827864                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 67718.827864                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 67718.827864                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 67718.827864                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     44443740                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets         1890                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           699168                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets             26                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    63.566611                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    72.692308                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      4111542                       # number of writebacks
system.cpu0.dcache.writebacks::total          4111542                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      4657305                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      4657305                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      4657305                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      4657305                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      4092048                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      4092048                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      4092048                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      4092048                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 323268643560                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 323268643560                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 323268643560                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 323268643560                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.083652                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.083652                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.083652                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.083652                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 78999.230596                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 78999.230596                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 78999.230596                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 78999.230596                       # average overall mshr miss latency
system.cpu0.dcache.replacements               4111542                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     38537898                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       38537898                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      7734251                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      7734251                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 518883543500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 518883543500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     46272149                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     46272149                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.167147                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.167147                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 67089.048894                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 67089.048894                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      3748612                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      3748612                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      3985639                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      3985639                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 316129246000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 316129246000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.086135                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.086135                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 79317.079645                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 79317.079645                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      1630288                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1630288                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      1015102                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      1015102                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  73612386225                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  73612386225                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      2645390                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      2645390                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.383725                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.383725                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 72517.231002                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 72517.231002                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       908693                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       908693                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       106409                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       106409                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   7139397560                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   7139397560                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.040224                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.040224                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 67093.925890                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 67093.925890                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data      1553711                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total      1553711                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data        20240                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        20240                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data    513958000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    513958000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data      1573951                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total      1573951                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.012859                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.012859                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 25393.181818                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 25393.181818                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          102                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          102                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data        20138                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total        20138                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data    488799500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total    488799500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.012795                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.012795                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 24272.494786                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 24272.494786                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data      1573329                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total      1573329                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          409                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          409                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      3110000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      3110000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data      1573738                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total      1573738                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.000260                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.000260                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  7603.911980                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  7603.911980                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          409                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          409                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      2701000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      2701000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.000260                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.000260                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  6603.911980                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  6603.911980                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data          919                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total            919                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data          956                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total          956                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data      9632000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total      9632000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         1875                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         1875                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.509867                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.509867                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 10075.313808                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 10075.313808                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data          956                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total          956                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data      8676000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total      8676000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.509867                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.509867                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data  9075.313808                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total  9075.313808                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 239909812500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.996976                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           47410848                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          4112621                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            11.528134                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.996976                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999906                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999906                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        108246795                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       108246795                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 239909812500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               89076                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             1165525                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                 901                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              787485                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2042987                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              89076                       # number of overall hits
system.l2.overall_hits::.cpu0.data            1165525                       # number of overall hits
system.l2.overall_hits::.cpu1.inst                901                       # number of overall hits
system.l2.overall_hits::.cpu1.data             787485                       # number of overall hits
system.l2.overall_hits::total                 2042987                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             14444                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           2945328                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              3731                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           2308171                       # number of demand (read+write) misses
system.l2.demand_misses::total                5271674                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            14444                       # number of overall misses
system.l2.overall_misses::.cpu0.data          2945328                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             3731                       # number of overall misses
system.l2.overall_misses::.cpu1.data          2308171                       # number of overall misses
system.l2.overall_misses::total               5271674                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   1290786500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 302546605483                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    332061500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 242446817487                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     546616270970                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   1290786500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 302546605483                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    332061500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 242446817487                       # number of overall miss cycles
system.l2.overall_miss_latency::total    546616270970                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          103520                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         4110853                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            4632                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         3095656                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              7314661                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         103520                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        4110853                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           4632                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        3095656                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             7314661                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.139529                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.716476                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.805484                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.745616                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.720700                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.139529                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.716476                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.805484                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.745616                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.720700                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 89364.891997                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 102720.853325                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 89000.670062                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 105038.499092                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 103689.315950                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 89364.891997                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 102720.853325                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 89000.670062                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 105038.499092                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 103689.315950                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             238280                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                      7540                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      31.602122                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   8163721                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              506130                       # number of writebacks
system.l2.writebacks::total                    506130                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            130                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         288353                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            100                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         114363                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              402946                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           130                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        288353                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           100                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        114363                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             402946                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        14314                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      2656975                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         3631                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      2193808                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           4868728                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        14314                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      2656975                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         3631                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      2193808                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      9599263                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         14467991                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   1140875001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 256902683485                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    291882000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 212716999988                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 471052440474                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   1140875001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 256902683485                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    291882000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 212716999988                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 786379410705                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1257431851179                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.138273                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.646332                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.783895                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.708673                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.665612                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.138273                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.646332                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.783895                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.708673                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.977944                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 79703.437264                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 96689.913712                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 80386.119526                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 96962.450674                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 96750.617507                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 79703.437264                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 96689.913712                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 80386.119526                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 96962.450674                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 81920.811077                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 86911.296197                       # average overall mshr miss latency
system.l2.replacements                       19699512                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       560295                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           560295                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       560295                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       560295                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      6485916                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          6485916                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks            1                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total              1                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks      6485917                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      6485917                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000000                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000000                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks            1                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total            1                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000000                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000000                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      9599263                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        9599263                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 786379410705                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 786379410705                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 81920.811077                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 81920.811077                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              25                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   30                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            60                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            67                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                127                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       159000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data        72500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       231500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           65                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           92                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              157                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.923077                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.728261                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.808917                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data         2650                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  1082.089552                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  1822.834646                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               2                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data           59                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           66                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           125                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1185000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data      1344000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      2529000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.907692                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.717391                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.796178                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20084.745763                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20363.636364                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        20232                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            12                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             6                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 18                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           47                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           27                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               74                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data           59                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           33                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             92                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.796610                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.818182                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.804348                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           47                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           27                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           74                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       951000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       534500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      1485500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.796610                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.818182                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.804348                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20234.042553                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19796.296296                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20074.324324                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            36363                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            34420                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 70783                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          69859                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          65810                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              135669                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   6574827000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   6130814000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   12705641000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       106222                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       100230                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            206452                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.657670                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.656590                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.657145                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 94115.675861                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 93159.307096                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 93651.762746                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        45659                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        44802                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            90461                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        24200                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        21008                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          45208                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   2584618000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   2299138000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   4883756000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.227825                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.209598                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.218976                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 106802.396694                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 109441.070069                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 108028.579013                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         89076                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst           901                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              89977                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        14444                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         3731                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            18175                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   1290786500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    332061500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   1622848000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       103520                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         4632                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         108152                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.139529                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.805484                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.168051                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 89364.891997                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 89000.670062                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 89290.123796                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          130                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          100                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           230                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        14314                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         3631                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        17945                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   1140875001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    291882000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   1432757001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.138273                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.783895                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.165924                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 79703.437264                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 80386.119526                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 79841.571524                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      1129162                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       753065                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1882227                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      2875469                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data      2242361                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         5117830                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 295971778483                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 236316003487                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 532287781970                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      4004631                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      2995426                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       7000057                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.718036                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.748595                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.731113                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 102929.914558                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 105387.135919                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 104006.538312                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       242694                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        69561                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       312255                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      2632775                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data      2172800                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      4805575                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 254318065485                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 210417861988                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 464735927473                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.657433                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.725373                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.686505                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 96596.961565                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 96841.799516                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 96707.662969                       # average ReadSharedReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 239909812500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 239909812500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           64                       # Cycle average of tags in use
system.l2.tags.total_refs                    23410443                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  19699576                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.188373                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      11.451863                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.018912                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        1.397074                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.002258                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.972911                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    50.156982                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.178935                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.000295                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.021829                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000035                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.015202                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.783703                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            42                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            22                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           39                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.656250                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.343750                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 134588896                       # Number of tag accesses
system.l2.tags.data_accesses                134588896                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 239909812500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst        916032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     170610112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        232448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     140544512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    604240576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          916543680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       916032                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       232448                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1148480                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     32392320                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        32392320                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          14313                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        2665783                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           3632                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        2196008                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      9441259                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            14320995                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       506130                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             506130                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          3818235                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        711142701                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           968897                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        585822274                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   2518615515                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            3820367623                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      3818235                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       968897                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4787132                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      135018738                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            135018738                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      135018738                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         3818235                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       711142701                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          968897                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       585822274                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   2518615515                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3955386360                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    502062.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     14307.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   2659274.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      3632.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   2191959.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   9434604.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.010348276250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        30177                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        30177                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            21756788                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             474180                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    14320997                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     506131                       # Number of write requests accepted
system.mem_ctrls.readBursts                  14320997                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   506131                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  17221                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  4069                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            770349                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            758825                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            792086                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            825317                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            748108                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           1071027                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           1250356                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           1125116                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            975851                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           1091527                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           880327                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           799647                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           803430                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           757199                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           841557                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           813054                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             30783                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             30777                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             30890                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             30654                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             28102                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             30586                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             34882                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             34847                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             30895                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             34490                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            32609                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            29050                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            31234                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            30753                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            30774                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            30746                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       5.56                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.80                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 490336754692                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                71518880000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            758532554692                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     34280.23                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                53030.23                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 11728226                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  472875                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 81.99                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                94.19                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              14320997                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               506131                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1664969                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1814288                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1989654                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1111011                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1116614                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 1046789                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  873150                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  856683                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  798130                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  698851                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 634928                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 609305                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 474736                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 263630                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 172913                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  99939                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  53375                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  22301                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   2288                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                    222                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   5282                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   6202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  16826                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  20500                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  23405                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  26615                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  29611                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  31735                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  33314                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  34058                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  34929                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  38525                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  32210                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  31186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  30792                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  30434                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  30272                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  30286                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1438                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    976                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    945                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    879                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    878                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    855                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    813                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    790                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    838                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    849                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    667                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    539                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    487                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    437                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    448                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    590                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    561                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    427                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    368                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    343                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    326                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    182                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     67                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      2604749                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    363.787442                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   277.646020                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   297.089176                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       110059      4.23%      4.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1470296     56.45%     60.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       144853      5.56%     66.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       288596     11.08%     77.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       125018      4.80%     82.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        46633      1.79%     83.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        59842      2.30%     86.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        44911      1.72%     87.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       314541     12.08%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      2604749                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        30177                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     473.996587                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     76.902464                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev  12115.884322                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-32767        30161     99.95%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::491520-524287            1      0.00%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::524288-557055           15      0.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         30177                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        30177                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.637572                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.594204                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.273547                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            22268     73.79%     73.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1104      3.66%     77.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             4535     15.03%     92.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1267      4.20%     96.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              474      1.57%     98.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              239      0.79%     99.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               99      0.33%     99.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               70      0.23%     99.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               55      0.18%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               37      0.12%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               13      0.04%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                7      0.02%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                7      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                2      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         30177                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              915441664                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 1102144                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                32132608                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               916543808                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             32392384                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      3815.77                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       133.94                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   3820.37                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    135.02                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        30.86                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    29.81                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.05                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  239909908500                       # Total gap between requests
system.mem_ctrls.avgGap                      16180.47                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       915648                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    170193536                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       232448                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    140285376                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    603814656                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     32132608                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 3816634.219577825628                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 709406314.925113797188                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 968897.426819505286                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 584742135.130466938019                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 2516840181.349397659302                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 133936197.378337740898                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        14313                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      2665783                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         3632                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      2196008                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      9441261                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       506131                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    545459418                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 146534354744                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    140160941                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 121733451346                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 489579128243                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 5723490196672                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     38109.37                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     54968.60                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     38590.57                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     55433.97                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     51855.27                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  11308317.80                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    82.41                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           9142948500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           4859596170                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         49712906880                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1307876220                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     18938287680.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     101772635310                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       6422096160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       192156346920                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        800.952428                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  15706640542                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   8011120000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 216192051958                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           9454945080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           5025426285                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         52416039480                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1312939620                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     18938287680.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     103052684880                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       5344159680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       195544482705                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        815.074968                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  12922136946                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   8011120000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 218976555554                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                422                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          212                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    99556113.207547                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   198114727.385772                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          212    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        18000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    699781000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            212                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   218803916500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED  21105896000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 239909812500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     34934382                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        34934382                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     34934382                       # number of overall hits
system.cpu1.icache.overall_hits::total       34934382                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         4957                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          4957                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         4957                       # number of overall misses
system.cpu1.icache.overall_misses::total         4957                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    371899500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    371899500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    371899500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    371899500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     34939339                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     34939339                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     34939339                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     34939339                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000142                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000142                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000142                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000142                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 75025.115998                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 75025.115998                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 75025.115998                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 75025.115998                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           24                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           24                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         4632                       # number of writebacks
system.cpu1.icache.writebacks::total             4632                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          325                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          325                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          325                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          325                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         4632                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         4632                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         4632                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         4632                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    349292000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    349292000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    349292000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    349292000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000133                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000133                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000133                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000133                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 75408.462867                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 75408.462867                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 75408.462867                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 75408.462867                       # average overall mshr miss latency
system.cpu1.icache.replacements                  4632                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     34934382                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       34934382                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         4957                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         4957                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    371899500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    371899500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     34939339                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     34939339                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000142                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000142                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 75025.115998                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 75025.115998                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          325                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          325                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         4632                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         4632                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    349292000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    349292000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000133                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000133                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 75408.462867                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 75408.462867                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 239909812500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           35432569                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             4664                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          7597.034520                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         69883310                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        69883310                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 239909812500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     40058237                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        40058237                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     40058237                       # number of overall hits
system.cpu1.dcache.overall_hits::total       40058237                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      7996034                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       7996034                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      7996034                       # number of overall misses
system.cpu1.dcache.overall_misses::total      7996034                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 554913954500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 554913954500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 554913954500                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 554913954500                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     48054271                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     48054271                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     48054271                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     48054271                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.166396                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.166396                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.166396                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.166396                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 69398.648693                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 69398.648693                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 69398.648693                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 69398.648693                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs     23822086                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets         7286                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           308352                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets             89                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    77.256142                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    81.865169                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      3095011                       # number of writebacks
system.cpu1.dcache.writebacks::total          3095011                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      4922980                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      4922980                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      4922980                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      4922980                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      3073054                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      3073054                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      3073054                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      3073054                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 257518475000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 257518475000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 257518475000                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 257518475000                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.063950                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.063950                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.063950                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.063950                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 83798.877273                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 83798.877273                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 83798.877273                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 83798.877273                       # average overall mshr miss latency
system.cpu1.dcache.replacements               3095011                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     38722250                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       38722250                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      7001794                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      7001794                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 483560569000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 483560569000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     45724044                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     45724044                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.153132                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.153132                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 69062.381584                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 69062.381584                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      4028684                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      4028684                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      2973110                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      2973110                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 250878794500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 250878794500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.065023                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.065023                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 84382.614333                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 84382.614333                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1335987                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1335987                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       994240                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       994240                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  71353385500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  71353385500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      2330227                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      2330227                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.426671                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.426671                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 71766.762049                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 71766.762049                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       894296                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       894296                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        99944                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        99944                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   6639680500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   6639680500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.042890                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.042890                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 66434.008045                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 66434.008045                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data      1550765                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total      1550765                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data        23261                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total        23261                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data    571994000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total    571994000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data      1574026                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total      1574026                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.014778                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.014778                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 24590.258372                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 24590.258372                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          100                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          100                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data        23161                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total        23161                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data    542021000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total    542021000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.014714                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.014714                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 23402.314235                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 23402.314235                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data      1573530                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total      1573530                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          328                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          328                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      2142500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      2142500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data      1573858                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total      1573858                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.000208                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.000208                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  6532.012195                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6532.012195                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          328                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          328                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      1815500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      1815500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.000208                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.000208                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  5535.060976                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5535.060976                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data        33500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        33500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          520                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            520                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data          993                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total          993                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data     18227000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total     18227000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         1513                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         1513                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.656312                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.656312                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 18355.488419                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 18355.488419                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data          993                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total          993                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data     17234000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total     17234000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.656312                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.656312                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 17355.488419                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 17355.488419                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 239909812500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.935398                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           46282198                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          3096810                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            14.945120                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.935398                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.997981                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.997981                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        105504119                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       105504119                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 239909812500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           7110188                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1066425                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      6754404                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        19193382                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         15271229                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1007                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           736                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1743                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           207335                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          207335                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        108152                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      7002036                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       310559                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     12336082                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        13896                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      9288339                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              21948876                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     13250496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    526233216                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       592896                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    396202432                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              936279040                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        34975098                       # Total snoops (count)
system.tol2bus.snoopTraffic                  32575552                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         42290027                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.145314                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.365876                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               36349091     85.95%     85.95% # Request fanout histogram
system.tol2bus.snoop_fanout::1                5736525     13.56%     99.52% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 204411      0.48%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           42290027                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        14631774904                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              6.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        6172352026                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         155304451                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        4648809491                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             1.9                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           6998898                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
