###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        73610   # Number of WRITE/WRITEP commands
num_reads_done                 =       491472   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       388715   # Number of read row buffer hits
num_read_cmds                  =       491472   # Number of READ/READP commands
num_writes_done                =        73615   # Number of read requests issued
num_write_row_hits             =        58086   # Number of write row buffer hits
num_act_cmds                   =       118632   # Number of ACT commands
num_pre_cmds                   =       118602   # Number of PRE commands
num_ondemand_pres              =        97582   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9140243   # Cyles of rank active rank.0
rank_active_cycles.1           =      8830786   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       859757   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      1169214   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       524679   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         4980   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         2923   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         6255   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         5301   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          467   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =          241   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          314   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          506   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          732   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        18689   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            4   # Write cmd latency (cycles)
write_latency[20-39]           =          110   # Write cmd latency (cycles)
write_latency[40-59]           =          202   # Write cmd latency (cycles)
write_latency[60-79]           =          275   # Write cmd latency (cycles)
write_latency[80-99]           =          625   # Write cmd latency (cycles)
write_latency[100-119]         =         1117   # Write cmd latency (cycles)
write_latency[120-139]         =         1981   # Write cmd latency (cycles)
write_latency[140-159]         =         2936   # Write cmd latency (cycles)
write_latency[160-179]         =         3576   # Write cmd latency (cycles)
write_latency[180-199]         =         3686   # Write cmd latency (cycles)
write_latency[200-]            =        59098   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =       210004   # Read request latency (cycles)
read_latency[40-59]            =        62918   # Read request latency (cycles)
read_latency[60-79]            =        64610   # Read request latency (cycles)
read_latency[80-99]            =        24773   # Read request latency (cycles)
read_latency[100-119]          =        19004   # Read request latency (cycles)
read_latency[120-139]          =        15061   # Read request latency (cycles)
read_latency[140-159]          =         9040   # Read request latency (cycles)
read_latency[160-179]          =         6938   # Read request latency (cycles)
read_latency[180-199]          =         5752   # Read request latency (cycles)
read_latency[200-]             =        73372   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  3.67461e+08   # Write energy
read_energy                    =  1.98162e+09   # Read energy
act_energy                     =  3.24577e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  4.12683e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  5.61223e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.70351e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.51041e+09   # Active standby energy rank.1
average_read_latency           =      125.515   # Average read request latency (cycles)
average_interarrival           =      17.6958   # Average request interarrival latency (cycles)
total_energy                   =  1.55661e+10   # Total energy (pJ)
average_power                  =      1556.61   # Average power (mW)
average_bandwidth              =      4.82208   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        68673   # Number of WRITE/WRITEP commands
num_reads_done                 =       468664   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       360363   # Number of read row buffer hits
num_read_cmds                  =       468664   # Number of READ/READP commands
num_writes_done                =        68673   # Number of read requests issued
num_write_row_hits             =        51466   # Number of write row buffer hits
num_act_cmds                   =       125910   # Number of ACT commands
num_pre_cmds                   =       125880   # Number of PRE commands
num_ondemand_pres              =       106313   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      8902882   # Cyles of rank active rank.0
rank_active_cycles.1           =      8913460   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      1097118   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      1086540   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       496407   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         5372   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         3009   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         6143   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         5484   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          513   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =          239   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          311   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          488   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          713   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        18658   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            2   # Write cmd latency (cycles)
write_latency[20-39]           =           94   # Write cmd latency (cycles)
write_latency[40-59]           =          145   # Write cmd latency (cycles)
write_latency[60-79]           =          239   # Write cmd latency (cycles)
write_latency[80-99]           =          541   # Write cmd latency (cycles)
write_latency[100-119]         =          834   # Write cmd latency (cycles)
write_latency[120-139]         =         1622   # Write cmd latency (cycles)
write_latency[140-159]         =         2503   # Write cmd latency (cycles)
write_latency[160-179]         =         3173   # Write cmd latency (cycles)
write_latency[180-199]         =         3683   # Write cmd latency (cycles)
write_latency[200-]            =        55837   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =       204038   # Read request latency (cycles)
read_latency[40-59]            =        57633   # Read request latency (cycles)
read_latency[60-79]            =        66592   # Read request latency (cycles)
read_latency[80-99]            =        24426   # Read request latency (cycles)
read_latency[100-119]          =        19104   # Read request latency (cycles)
read_latency[120-139]          =        15104   # Read request latency (cycles)
read_latency[140-159]          =         8905   # Read request latency (cycles)
read_latency[160-179]          =         6780   # Read request latency (cycles)
read_latency[180-199]          =         5698   # Read request latency (cycles)
read_latency[200-]             =        60384   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  3.42816e+08   # Write energy
read_energy                    =  1.88965e+09   # Read energy
act_energy                     =   3.4449e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  5.26617e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  5.21539e+08   # Precharge standby energy rank.1
act_stb_energy.0               =   5.5554e+09   # Active standby energy rank.0
act_stb_energy.1               =    5.562e+09   # Active standby energy rank.1
average_read_latency           =      105.361   # Average read request latency (cycles)
average_interarrival           =      18.6096   # Average request interarrival latency (cycles)
total_energy                   =  1.54472e+10   # Total energy (pJ)
average_power                  =      1544.72   # Average power (mW)
average_bandwidth              =      4.58528   # Average bandwidth
