P. Adell and G. Allen. 2008. Assessing and Mitigating Radiation Effects in Xilinx FPGAs. JPL Publication 08-9 2/08. NASA Jet Propulsion Laboratory, Pasadena, CA.
M. A. Aguirre, V. Baena, J. Tombs, and M. Violante. 2007a. A new approach to estimate the effect of single event transients in complex circuits. IEEE Transactions on Nuclear Science 54, 4, 1018--1024. DOI: http://dx.doi.org/10.1109/TNS.2007.895549
M. A. Aguirre, J. N. Tombs, F. Muoz, V. Baena, H. Guzman, J. Napoles, A. Torralba, A. Fernandez-Leon, F. Tortosa-Lopez, and D. Merodio. 2007b. Selective protection analysis using a SEU emulator: Testing protocol and case study over the leon2 processor. IEEE Transactions on Nuclear Science 54, 4, 951--956. DOI: http://dx.doi.org/10.1109/TNS.2007.895550
M. Alderighi, F. Casini, S. D’Angelo, M. Mancini, D. M. Codinachs, S. Pastore, C. Poivey, G. R. Sechi, G. Sorrenti, and R. Weigand. 2010. Experimental validation of fault injection analyses by the FLIPPER tool. IEEE Transactions on Nuclear Science 57, 4, 2129--2134. DOI: http://dx.doi.org/10.1109/TNS.2010.2043855
M. Alderighi, F. Casini, S. D’Angelo, M. Mancini, D. M. Codinachs, S. Pastore, G. Sorrenti, L. Sterpone, R. Weigand, and M. Violante. 2008. Robustness analysis of soft error accumulation in SRAM-FPGAs using FLIPPER and STAR/RoRA. In Proceedings of the European Conference on Radiation and Its Effects on Components and Systems (RADECS’08). 157--161. DOI: http://dx.doi.org/10.1109/RADECS.2008.5782703
M. Alderighi , F. Casini , S. D'Angelo , S. Pastore , G. R. Sechi , R. Weigand, Evaluation of Single Event Upset Mitigation Schemes for SRAM based FPGAs using the FLIPPER Fault Injection Platform, Proceedings of the 22nd IEEE International Symposium on Defect and Fault-Tolerance in VLSI Systems, p.105-113, September 26-28, 2007
G. Allen. 2009. Virtex-4QV Dynamic and Mitigated Single Event Upset Characterization Summary. JPL Publication 09-4 01/09. NASA Jet Propulsion Laboratory, Pasadena, CA.
G. Allen, G. Swift, and C. Carmichael. 2008. Virtex-4QV Static SEU Characterization Summary. JPL Publication 08-16 4/08. NASA Jet Propulsion Laboratory, Pasadena, CA.
G. Allen, G. M. Swift, and G. Miller. 2007. Upset characterization and test methodology of the PowerPC405 hard-core processor embedded in Xilinx field programmable gate arrays. In Proceedings of the IEEE Radiation Effects Data Workshop (REDW ’07). 167--171. DOI: http://dx.doi.org/10.1109/REDW.2007.4342559
J.-P. Anderson, B. Nelson, and M. Wirthlin. 2010. Using statistical models with duplication and compare for reduced cost FPGA reliability. In Proceedings of the IEEE Aerospace Conference. 1--8. DOI: http://dx.doi.org/10.1109/AERO.2010.5446660
Ghazanfar-Hossein Asadi , Mehdi Baradaran Tahoori, Soft Error Mitigation for SRAM-Based FPGAs, Proceedings of the 23rd IEEE Symposium on VLSI Test, p.207-212, May 01-05, 2005[doi>10.1109/VTS.2005.75]
J. R. Azambuja, C. Pilotto, and F. L. Kastensmidt. 2008. Mitigating soft errors in SRAM-based FPGAs by using large grain TMR with selective partial reconfiguration. In Proceedings of the European Conference on Radiation and Its Effects on Components and Systems (RADECS’08). 288--293. DOI: http://dx.doi.org/10.1109/RADECS.2008.5782729
J. R. Azambuja, F. Sousa, L. Rosa, and F. L. Kastensmidt. 2009. Evaluating large grain TMR and selective partial reconfiguration for soft error mitigation in SRAM-based FPGAs. In Proceedings of the 15th IEEE International On-Line Testing Symposium (IOLTS’09). 101--106. DOI: http://dx.doi.org/10.1109/IOLTS.2009.5195990
J. L. Barth, K. A. LaBel, and C. Poivey. 2004. Radiation assurance for the space environment. In Proceedings of the International Conference on Integrated Circuit Design and Technology (ICICDT’04). 323--333. DOI: http://dx.doi.org/10.1109/ICICDT.2004.1309976
J. Becker, M. Hubner, G. Hettich, R. Constapel, J. Eisenmann, and J. Luka. 2007. Dynamic and partial FPGA exploitation. Proceedings of the IEEE 95, 2, 438--452. DOI: http://dx.doi.org/10.1109/JPROC.2006.888404
M. Berg, C. Poivey, D. Petrick, D. Espinosa, A. Lesea, K. A. LaBel, M. Friendlich, H. Kim, and A. Phan. 2008. Effectiveness of internal versus external SEU scrubbing mitigation strategies in a Xilinx FPGA: Design, test, and analysis. IEEE Transactions on Nuclear Science 55, 4, 2259--2266. DOI: http://dx.doi.org/10.1109/TNS.2008.2001422
Cristiana Bolchini , Antonio Miele , Chiara Sandionigi, A Novel Design Methodology for Implementing Reliability-Aware Systems on SRAM-Based FPGAs, IEEE Transactions on Computers, v.60 n.12, p.1744-1758, December 2011[doi>10.1109/TC.2010.281]
B. Bridgford, C. Carmichael, and C. W. Tseng. 2008. Single-Event Upset Mitigation Selection Guide. Application Note XAPP987. Xilinx, San Jose, CA.
Brigham Young University. 2014. BYU EDIF Tools Home Page. Retrieved December 9, 2014, from http://reliability.ee.byu.edu/edif/.
G. Burke and S. Taft. 2004. Fault tolerant state machines. In Proceedings of the Military and Aerospace Programmable Logic Devices Workshop (MAPLD’04). Jet Propulsion Laboratory, Pasadena, CA.
C. Carmichael and C. W. Tseng. 2009. Correcting Single-Event Upsets in Virtex-4 FPGA Configuration Memory. Application Note XAPP1088. Xilinx, San Jose, CA.
K. Chapman. 2010. SEU Strategies for Virtex-5 Devices. Application Note XAPP864. Xilinx, San Jose, CA.
G. Cieslewski, A. D. George, and A. Jacobs. 2010. Acceleration of FPGA fault injection through multi-bit testing. In Proceedings of the International Conference on Engineering of Reconfigurable Systems and Algorithms (ERSA’10). 218--224.
C. Dierker. 2007. Fehlertolerante Instrumentenrechner fuer kompakte Kameras auf Raumsonden. Ph.D. Dissertation. TU Braunschweig, Braunschweig, Germany.
P. E. Dodd, M. R. Shaneyfelt, J. A. Felix, and J. R. Schwank. 2004. Production and propagation of single-event transients in high-speed digital logic ICs. IEEE Transactions on Nuclear Science 51, 6, 3278--3284. DOI: http://dx.doi.org/10.1109/TNS.2004.839172
A. Ebrahim, K. Benkrid, X. Iturbe, and Chuan Hong. 2012. A novel high-performance fault-tolerant ICAP controller. In Proceedings of the NASA/ESA Conference on Adaptive Hardware and Systems (AHS’12). 259--263. DOI: http://dx.doi.org/10.1109/AHS.2012.6268660
ECSS. 2008a. Methods for the Calculation of Radiation Received and Its Effects, and a Policy for Design Margins. Standard ECSS-E-ST-10-12C. European Space Agency, France.
ECSS. 2008b. Space Environment. Standard ECSS-E-ST-10-04C. ESA-ESTEC, The Netherlands.
ESA/ESCIES. 2010. Radiation Test Facilities. Retrieved December 9, 2014, from https://escies.org/webdocument/showArticle&quest;id=230&groupid;=6.
R. B. Gardenyes. 2012. Trends and Patterns in ASIC and FPGA Use in Space Missions and Impact in Technology Roadmaps of the European Space Agency. Master’s Thesis. TU Delft, Delft, The Netherlands.
Athanasios Gavros , Herschel H. Loomis , Alan A. Ross, Reduced Precision Redundancy in a Radix-4 FFT implementation on a Field Programmable Gate Array, Proceedings of the 2011 IEEE Aerospace Conference, p.1-15, March 05-12, 2011[doi>10.1109/AERO.2011.5747459]
H. Guzman-Miranda, M. A. Aguirre, and J. Tombs. 2008. A non-invasive system for the measurement of the robustness of microprocessor-type architectures against radiation-induced soft errors. In Proceedings of the IEEE Instrumentation and Measurement Technology Conference (IMTC’08). 2009--2014. DOI: http://dx.doi.org/10.1109/IMTC.2008.4547378
S. Habinc. 2002. Suitability of Reprogrammable FPGAs in Space Applications. Feasibility Report. Gaisler Research, Gothenburg, Sweden.
J. Hagemeyer, A. Hilgenstein, D. Jungewelter, D. Cozzi, C. Felicetti, U. Rueckert, S. Korf, M. Koester, F. Margaglia, M. Porrmann, F. Dittmann, M. Ditze, J. Harris, L. Sterpone, and J. Ilstad. 2012. A scalable platform for run-time reconfigurable satellite payload processing. In Proceedings of the NASA/ESA Conference on Adaptive Hardware and Systems (AHS’12). 9--16. DOI: http://dx.doi.org/10.1109/AHS.2012.6268642
J. Heiner, N. Collins, and M. Wirthlin. 2008. Fault tolerant ICAP controller for high-reliable internal scrubbing. In Proceedings of the IEEE Aerospace Conference. 1--10. DOI: http://dx.doi.org/10.1109/AERO.2008.4526471
J. Heiner, B. Sellers, M. Wirthlin, and J. Kalb. 2009. FPGA partial reconfiguration via configuration scrubbing. In Proceedings of the International Conference on Field Programmable Logic and Applications (FPL’09). 99--104. DOI: http://dx.doi.org/10.1109/FPL.2009.5272543
I. Herrera-Alzu and M. Lopez-Vallejo. 2013. Design techniques for Xilinx Virtex FPGA configuration memory scrubbers. IEEE Transactions on Nuclear Science 60, 1, 376--385. DOI: http://dx.doi.org/10.1109/TNS.2012.2231881
A. Holmes-Siedle and L. Adams. 1993. Handbook of Radiation Effects. Oxford University Press.
C. Hong, K. Benkrid, X. Iturbe, A. T. Erdogan, and T. Arslan. 2011. An FPGA task allocator with preliminary First-Fit 2D packing algorithms. In Proceedings of the NASA/ESA Conference on Adaptive Hardware and Systems (AHS’11). 264--270. DOI: http://dx.doi.org/10.1109/AHS.2011.5963946
Kuang-Hua Huang , J. A. Abraham, Algorithm-Based Fault Tolerance for Matrix Operations, IEEE Transactions on Computers, v.33 n.6, p.518-528, June 1984[doi>10.1109/TC.1984.1676475]
X. Iturbe, M. Azkarate, I. Martinez, J. Perez, and A. Astarloa. 2009. A novel SEU, MBU and SHE handling strategy for Xilinx Virtex-4 FPGAs. In Proceedings of the International Conference on Field Programmable Logic and Applications (FPL’09). 569--573. DOI: http://dx.doi.org/10.1109/FPL.2009.5272410
X. Iturbe, K. Benkrid, T. Arslan, I. Martinez, and M. Azkarate. 2010b. ATB: Area-time response balancing algorithm for scheduling real-time hardware tasks. In Proceedings of the International Conference on Field-Programmable Technology (FPT’10). 224--232. DOI: http://dx.doi.org/10.1109/FPT.2010.5681494
Xabier Iturbe , Khaled Benkrid , Tughrul Arslan , Raul Torrego , Imanol Martinez, Methods and Mechanisms for Hardware Multitasking: Executing and Synchronizing Fully Relocatable Hardware Tasks in Xilinx FPGAs, Proceedings of the 2011 21st International Conference on Field Programmable Logic and Applications, p.295-300, September 05-07, 2011[doi>10.1109/FPL.2011.60]
Xabier Iturbe , Khaled Benkrid , Ali Ebrahim , Chuan Hong , Tughrul Arslan , Imanol Martinez, Snake: An Efficient Strategy for the Reuse of Circuitry and Partial Computation Results in High-Performance Reconfigurable Computing, Proceedings of the 2011 International Conference on Reconfigurable Computing and FPGAs, p.182-189, November 30-December 02, 2011[doi>10.1109/ReConFig.2011.82]
X. Iturbe, K. Benkrid, A. T. Erdogan, T. Arslan, M. Azkarate, I. Martinez, and A. Perez. 2010a. R3TOS: A reliable reconfigurable real-time operating system. In Proceedings of the NASA/ESA Conference on Adaptive Hardware and Systems (AHS’10). 99--104. DOI: http://dx.doi.org/10.1109/AHS.2010.5546274
A. Jacobs, G. Cieslewski, and A. D. George. 2012a. Overhead and reliability analysis of algorithm-based fault tolerance in FPGA systems. In Proceedings of the 22nd International Conference on Field Programmable Logic and Applications (FPL’12). 300--306. DOI: http://dx.doi.org/10.1109/FPL.2012.6339222
Adam Jacobs , Grzegorz Cieslewski , Alan D. George , Ann Gordon-Ross , Herman Lam, Reconfigurable Fault Tolerance: A Comprehensive Framework for Reliable and Adaptive FPGA-Based Space Computing, ACM Transactions on Reconfigurable Technology and Systems (TRETS), v.5 n.4, p.1-30, December 2012[doi>10.1145/2392616.2392619]
J. Johnson, W. Howes, M. Wirthlin, D. L. McMurtrey, M. Caffrey, P. Graham, and K. Morgan. 2008. Using duplication with compare for on-line error detection in FPGA-based designs. In Proceedings of the IEEE Aerospace Conference. 1--11. DOI: http://dx.doi.org/10.1109/AERO.2008.4526470
L. Jones. 2007. Single Event Upset (SEU) Detection and Correction Using Virtex 4 Devices. Application Note XAPP714. Xilinx, San Jose, CA.
F. Lima Kastensmidt , L. Sterpone , L. Carro , M. Sonza Reorda, On the Optimal Design of Triple Modular Redundancy Logic for SRAM-based FPGAs, Proceedings of the conference on Design, Automation and Test in Europe, p.1290-1295, March 07-11, 2005[doi>10.1109/DATE.2005.229]
Jan Kastil , Martin Straka , Lukas Miculka , Zdenek Kotasek, Dependability Analysis of Fault Tolerant Systems Based on Partial Dynamic Reconfiguration Implemented into FPGA, Proceedings of the 2012 15th Euromicro Conference on Digital System Design, p.250-257, September 05-08, 2012[doi>10.1109/DSD.2012.40]
M. Koester , W. Luk , J. Hagemeyer , M. Porrmann , U. Ruckert, Design Optimizations for Tiled Partially Reconfigurable Systems, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.19 n.6, p.1048-1061, June 2011[doi>10.1109/TVLSI.2010.2044902]
M. Lanuzza , P. Zicari , F. Frustaci , S. Perri , P. Corsonello, Exploiting Self-Reconfiguration Capability to Improve SRAM-based FPGA Robustness in Space and Avionics Applications, ACM Transactions on Reconfigurable Technology and Systems (TRETS), v.4 n.1, p.1-22, December 2010[doi>10.1145/1857927.1857935]
Christopher Lavin , Marc Padilla , Jaren Lamprecht , Philip Lundrigan , Brent Nelson , Brad Hutchings, RapidSmith: Do-It-Yourself CAD Tools for Xilinx FPGAs, Proceedings of the 2011 21st International Conference on Field Programmable Logic and Applications, p.349-355, September 05-07, 2011[doi>10.1109/FPL.2011.69]
D. McMurtrey, K. S. Morgan, B. Pratt, and M. J. Wirthlin. 2008. Estimating TMR reliability on FPGAs using Markov models. Retrieved December 9, 2014, from contentdm.lib.byu.edu/cdm/ref/collection/IR/id/612
Mentor Graphics. 2014. Precision Hi-Rel Technology Overview. Retrieved June 1, 2014, from http://www.mentor.com/products/fpga/
G. C. Messenger and M. S. Ash. 1992. The Effects of Radiation on Electronic Systems (2nd ed.). Van Nostrand Reinhold, New York, NY.
H. Michel, A. Belger, F. Bubenhagen, B. Fiethe, H. Michalik, W. Sullivan, A. Wishart, and J. Ilstad. 2012. The SoCWire protocol (SoCP): A flexible and minimal protocol for a Network-on-Chip. In Proceedings of the NASA/ESA Conference on Adaptive Hardware and Systems (AHS’12). 1--8. DOI: http://dx.doi.org/10.1109/AHS.2012.6268631
H. Michel, F. Bubenhagen, B. Fiethe, H. Michalik, B. Osterloh, W. Sullivan, A. Wishart, J. Ilstad, and S. A. Habinc. 2011. AMBA to SoCWire network on Chip bridge as a backbone for a Dynamic Reconfigurable Processing unit. In Proceedings of the NASA/ESA Conference on Adaptive Hardware and Systems (AHS’11). 227--233. DOI: http://dx.doi.org/10.1109/AHS.2011.5963941
Microsemi. 2012. Radiation-Tolerant ProASIC3 Low Power Spaceflight Flash FPGAs with Flash&ast;Freeze Technology. Datasheet Revision 5. Microsemi, Aliso Viejo, CA.
G. Miller, C. Carmichael, and G. Swift. 2008. Single-Event Upset Mitigation for Xilinx FPGA Block Memories. Application Note XAPP962. Xilinx, San Jose, CA.
J. M. Mogollon, H. Guzman-Miranda, J. Napoles, J. Barrientos, and M. A. Aguirre. 2011. FTUNSHADES2: A novel platform for early evaluation of robustness against SEE. In Proceedings of the 12th European Conference on Radiation and Its Effects on Components and Systems (RADECS’11). 169--174. DOI: http://dx.doi.org/10.1109/RADECS.2011.6131392
K. Morgan, M. Caffrey, P. Graham, E. Johnson, B. Pratt, and M. Wirthlin. 2005. SEU-induced persistent error propagation in FPGAs. IEEE Transactions on Nuclear Science 52, 6, 2438--2445. DOI: http://dx.doi.org/10.1109/TNS.2005.860674
K. Morgan, D. L. McMurtrey, B. H. Pratt, and M. J. Wirthlin. 2007. A comparison of TMR with alternative fault-tolerant design techniques for FPGAs. IEEE Transactions on Nuclear Science 54, 6, 2065--2072. DOI: http://dx.doi.org/10.1109/TNS.2007.910871
J. Napoles, H. Guzman-Miranda, M. Aguirre, J. N. Tombs, J. M. Mogollon, R. Palomo, and A. P. Vega-Leal. 2008. A complete emulation system for single event effects analysis. In Proceedings of the 4th Southern Conference on Programmable Logic (SPL’08). 213--216. DOI: http://dx.doi.org/10.1109/SPL.2008.4547760
NASA. 2012. Fault Management Handbook. Draft 2. Handbook NASA-HDBK-1002. National Aeronautics and Space Administration, Washington, DC.
G. L. Nazar, L. P. Santos, and L. Carro. 2013. Accelerated FPGA repair through shifted scrubbing. In Proceedings of the 23rd International Conference on Field Programmable Logic and Applications (FPL’13). 1--6. DOI: http://dx.doi.org/10.1109/FPL.2013.6645533
C. D. Norton, T. A. Werne, P. J. Pingree, and S. Geier. 2009. An evaluation of the Xilinx Virtex-4 FPGA for on-board processing in an advanced imaging system. In Proceedings of the IEEE Aerospace Conference. 1--9. DOI: http://dx.doi.org/10.1109/AERO.2009.4839460
B. Osterloh , H. Michalik , B. Fiethe , F. Bubenhagen, Enhancements of reconfigurable System-on-Chip Data Processing Units for Space Application, Proceedings of the Second NASA/ESA Conference on Adaptive Hardware and Systems, p.258-262, August 05-08, 2007[doi>10.1109/AHS.2007.47]
Björn Osterloh , Harald Michalik , Sandi Alexander Habinc , Björn Fiethe, Dynamic Partial Reconfiguration in Space Applications, Proceedings of the 2009 NASA/ESA Conference on Adaptive Hardware and Systems, p.336-343, July 29-August 01, 2009[doi>10.1109/AHS.2009.13]
Björn Osterloh , Harald Michalik , Björn Fiethe , Karel Kotarowski, SoCWire: A Network-on-Chip Approach for Reconfigurable System-on-Chip Designs in Space Applications, Proceedings of the 2008 NASA/ESA Conference on Adaptive Hardware and Systems, p.51-56, June 22-25, 2008[doi>10.1109/AHS.2008.43]
Björn Osterloh , Harald Michalik , Sandi Alexander Habinc , Björn Fiethe, Dynamic Partial Reconfiguration in Space Applications, Proceedings of the 2009 NASA/ESA Conference on Adaptive Hardware and Systems, p.336-343, July 29-August 01, 2009[doi>10.1109/AHS.2009.13]
R. Padovani. 2005. Reconfigurable FPGAs in Space—Present and Future. Presentation at the MAPLD Conference, Washington, DC.
Katarina Paulsson , Michael Hubner , Jurgen Becker, Strategies to On- Line Failure Recovery in Self- Adaptive Systems based on Dynamic and Partial Reconfiguration, Proceedings of the first NASA/ESA conference on Adaptive Hardware and Systems, p.288-291, June 15-18, 2006[doi>10.1109/AHS.2006.67]
P. J. Pingree. 2010. Advancing NASA’s on-board processing capabilities with reconfigurable FPGA technologies: Opportunities and implications. In Proceedings of the IEEE International Symposium on Parallel Distributed Processing, Workshops, and PhD Forum (IPDPSW’10). DOI: http://dx.doi.org/10.1109/IPDPSW.2010.5470824
B. Pratt, M. Caffrey, J. F. Carroll, P. Graham, K. Morgan, and M. Wirthlin. 2008. Fine-grain SEU mitigation for FPGAs using partial TMR. IEEE Transactions on Nuclear Science 55, 4, 2274--2280. DOI: http://dx.doi.org/10.1109/TNS.2008.2000852
B. Pratt, M. Caffrey, P. Graham, K. Morgan, and M. Wirthlin. 2006. Improving FPGA design robustness with partial TMR. In Proceedings of the 44th IEEE International Reliability Physics Symposium (IRPS’06). 226--232. DOI: http://dx.doi.org/10.1109/RELPHY.2006.251221
B. Pratt, M. Fuller, M. Rice, and M. Wirthlin. 2013. Reduced-precision redundancy for reliable FPGA communications systems in high-radiation environments. IEEE Transactions on Aerospace and Electronic Systems 49, 1, 369--380. DOI: http://dx.doi.org/10.1109/TAES.2013.6404109
Brian Pratt , Megan Fuller , Michael Wirthlin, Reduced-precision redundancy on FPGAs, International Journal of Reconfigurable Computing, 2011, p.3-3, January 2011[doi>10.1155/2011/897189]
H. Quinn, G. R. Allen, G. M. Swift, C. W. Tseng, P. S. Graham, K. S. Morgan, and P. Ostler. 2009. SEU-susceptibility of logical constants in Xilinx FPGA designs. IEEE Transactions on Nuclear Science 56, 6, 3527--3533. DOI: http://dx.doi.org/10.1109/TNS.2009.2033925
H. Quinn, P. Graham, J. Krone, M. Caffrey, and S. Rezgui. 2005. Radiation-induced multi-bit upsets in SRAM-based FPGAs. IEEE Transactions on Nuclear Science 52, 6, 2455--2461. DOI: http://dx.doi.org/10.1109/TNS.2005.860742
H. Quinn, P. Graham, K. Morgan, Z. Baker, M. Caffrey, D. Smith, and R. Bell. 2012. On-orbit results for the Xilinx Virtex-4 FPGA. In Proceedings of the IEEE Radiation Effects Data Workshop (REDW’12). 1--8. DOI: http://dx.doi.org/10.1109/REDW.2012.6353715
H. Quinn, P. S. Graham, M. J. Wirthlin, B. Pratt, K. S. Morgan, M. P. Caffrey, and J. B. Krone. 2009. A test methodology for determining space readiness of Xilinx SRAM-based FPGA devices and designs. IEEE Transactions on Instrumentation and Measurement 58, 10, 3380--3395. DOI: http://dx.doi.org/10.1109/TIM.2009.2025469
H. Quinn, K. Morgan, P. Graham, J. Krone, and M. Caffrey. 2007a. A review of Xilinx FPGA architectural reliability concerns from Virtex to Virtex-5. In Proceedings of the 9th European Conference on Radiation and Its Effects on Components and Systems (RADECS’07). 1--8. DOI: http://dx.doi.org/10.1109/RADECS.2007.5205533
H. Quinn, K. Morgan, P. Graham, J. Krone, and M. Caffrey. 2007b. Static proton and heavy ion testing of the Xilinx Virtex-5 device. In Proceedings of the IEEE Radiation Effects Data Workshop (REDW’07). 177--184. DOI: http://dx.doi.org/10.1109/REDW.2007.4342561
H. Quinn, K. Morgan, P. Graham, J. Krone, M. Caffrey, and K. Lundgreen. 2007c. Domain crossing errors: Limitations on single device triple-modular redundancy circuits in Xilinx FPGAs. IEEE Transactions on Nuclear Science 54, 6, 2037--2043. DOI: http://dx.doi.org/10.1109/TNS.2007.910870
Parthasarathy M. B. Rao , Mojtaba Ebrahimi , Razi Seyyedi , Mehdi B. Tahoori, Protecting SRAM-based FPGAs Against Multiple Bit Upsets Using Erasure Codes, Proceedings of the 51st Annual Design Automation Conference, p.1-6, June 01-05, 2014, San Francisco, CA, USA[doi>10.1145/2593069.2593191]
N. Rollins, M. Fuller, and M. J. Wirthlin. 2010. A comparison of fault-tolerant memories in SRAM-based FPGAs. In Proceedings of the IEEE Aerospace Conference. 1--12. DOI: http://dx.doi.org/10.1109/AERO.2010.5446661
Aitzan Sari , Dimitris Agiakatsikas , Mihalis Psarakis, A soft error vulnerability analysis framework for Xilinx FPGAs, Proceedings of the 2014 ACM/SIGDA international symposium on Field-programmable gate arrays, February 26-28, 2014, Monterey, California, USA[doi>10.1145/2554688.2554767]
A. Sari and M. Psarakis. 2011. Scrubbing-based SEU mitigation approach for Systems-on-Programmable-Chips. In Proceedings of the International Conference on Field-Programmable Technology (FPT’11). 1--8. DOI: http://dx.doi.org/10.1109/FPT.2011.6132703
F. Siegle, T. Vladimirova, O. Emam, and J. Ilstad. 2013. Adaptive FDIR framework for payload data processing systems using reconfigurable FPGAs. In Proceedings of the NASA/ESA Conference on Adaptive Hardware and Systems (AHS’13). 15--22. DOI: http://dx.doi.org/10.1109/AHS.2013.6604221
Iouliia Skliarova, Self-correction of FPGA-Based control units, Proceedings of the Second international conference on Embedded Software and Systems, December 16-18, 2005, Xi'an, China[doi>10.1007/11599555_31]
J. D. Snodgrass. 2006. Low-Power Fault Tolerance for Spacecraft FPGA-Based Numerical Computing. Ph.D. Dissertation. Naval Postgraduate School, Monterey, CA.
M. Sonza Reorda , L. Sterpone , M. Violante, Efficient Estimation of SEU Effects in SRAM-Based FPGAs, Proceedings of the 11th IEEE International On-Line Testing Symposium, p.54-59, July 06-08, 2005[doi>10.1109/IOLTS.2005.26]
Matteo Sonza Reorda , Luca Sterpone , Massimo Violante, Multiple Errors Produced by Single Upsets in FPGA Configuration Memory: A Possible Solution, Proceedings of the 10th IEEE European Symposium on Test, p.136-141, May 22-25, 2005[doi>10.1109/ETS.2005.29]
Adarsha Sreeramareddy , Jeff G. Josiah , Ali Akoglu , Adrian Stoica, SCARS: Scalable Self-Configurable Architecture for Reusable Space Systems, Proceedings of the 2008 NASA/ESA Conference on Adaptive Hardware and Systems, p.204-210, June 22-25, 2008[doi>10.1109/AHS.2008.77]
Luca Sterpone , Niccolo' Battezzati, A Novel Design Flow for the Performance Optimization of Fault Tolerant Circuits on SRAM-based FPGA's, Proceedings of the 2008 NASA/ESA Conference on Adaptive Hardware and Systems, p.157-163, June 22-25, 2008[doi>10.1109/AHS.2008.59]
L. Sterpone , N. Battezzati, A new placement algorithm for the mitigation of multiple cell upsets in SRAM-based FPGAs, Proceedings of the Conference on Design, Automation and Test in Europe, March 08-12, 2010, Dresden, Germany
L. Sterpone, F. Margaglia, M. Koester, J. Hagemeyer, and M. Porrmann. 2011. Analysis of SEU effects in partially reconfigurable SoPCs. In Proceedings of the NASA/ESA Conference on Adaptive Hardware and Systems (AHS’11). 129--136. DOI: http://dx.doi.org/10.1109/AHS.2011.5963926
L. Sterpone, M. S. Reorda, and M. Violante. 2005. RoRA: A reliability-oriented place and route algorithm for SRAM-based FPGAs. In Proceedings of the 2005 PhD Research in Microelectronics and Electronics Conference, Vol. 1. 173--176. DOI: http://dx.doi.org/10.1109/RME.2005.1543031
Luca Sterpone , Massimo Violante, A New Reliability-Oriented Place and Route Algorithm for SRAM-Based FPGAs, IEEE Transactions on Computers, v.55 n.6, p.732-744, June 2006[doi>10.1109/TC.2006.82]
L. Sterpone , M. Violante, Static and Dynamic Analysis of SEU Effects in SRAM-Based FPGAs, Proceedings of the 12th IEEE European Test Symposium, p.159-164, May 20-24, 2007[doi>10.1109/ETS.2007.37]
L. Sterpone and M. Violante. 2008. A new algorithm for the analysis of the MCUs sensitiveness of TMR architectures in SRAM-based FPGAs. IEEE Transactions on Nuclear Science 55, 4, 2019--2027. DOI: http://dx.doi.org/10.1109/TNS.2008.2001858
Martin Straka , Jan Kastil , Zdenek Kotasek, Fault Tolerant Structure for SRAM-Based FPGA via Partial Dynamic Reconfiguration, Proceedings of the 2010 13th Euromicro Conference on Digital System Design: Architectures, Methods and Tools, p.365-372, September 01-03, 2010[doi>10.1109/DSD.2010.12]
M. Straka, J. Kastil, and Z. Kotasek. 2010b. Generic partial dynamic reconfiguration controller for fault tolerant designs based on FPGA. In Proceedings of the Nordic Microelectronics Event (NORCHIP’10). 1--4. DOI: http://dx.doi.org/10.1109/NORCHIP.2010.5669477
M. Straka, L. Miculka, J. Kastil, and Z. Kotasek. 2012. Test platform for fault tolerant systems design properties verification. In Proceedings of the IEEE 15th International Symposium on Design and Diagnostics of Electronic Circuits Systems (DDECS’12). 336--341. DOI: http://dx.doi.org/10.1109/DDECS.2012.6219084
Martin Straka , Jiri Tobola , Zdenek Kotasek, Checker Design for On-line Testing of Xilinx FPGA Communication Protocols, Proceedings of the 22nd IEEE International Symposium on Defect and Fault-Tolerance in VLSI Systems, p.152-160, September 26-28, 2007
M. A. Sullivan. 2008. Reduced Precision Redundancy Applied to Arithmetic Operations in Field Programmable Gate Arrays for Satellite Control and Sensor Systems. Master’s Thesis. Naval Postgraduate School, Monterey, CA.
Margaret A. Sullivan , Herschel H. Loomis , Alan A. Ross, Employment of Reduced Precision Redundancy for Fault Tolerant FPGA Applications, Proceedings of the 2009 17th IEEE Symposium on Field Programmable Custom Computing Machines, p.283-286, April 05-07, 2009[doi>10.1109/FCCM.2009.53]
G. Swift and G. Allen. 2012. Virtex-5QV Static SEU Characterization Summary. Technical Report. NASA Jet Propulsion Laboratory, Pasadena, CA.
G. Swift, G. R. Allen, C. W. Tseng, C. Carmichael, G. Miller, and J. S. George. 2008. Static upset characteristics of the 90nm Virtex-4QV FPGAs. In Proceedings of the IEEE Radiation Effects Data Workshop (REDW’08). 98--105. DOI: http://dx.doi.org/10.1109/REDW.2008.25
Synopsys. 2012. Synplify Premier. Fast, Reliable FPGA Implementation and Debug. Retrieved December 9, 2014, from http://www.synopsys.com/Tools/Implementation/FPGAImplementation/CapsuleModule/syn_prem_ds.pdf.
TRAD. 2014. OMERE Software. Retrieved December 9, 2014, from http://www.trad.fr/OMERE-Software.html.
Xilinx. 2009. Virtex-4 FPGA Configuration Guide. User Guide UG071. Xilinx, San Jose, CA.
Xilinx. 2010. Space-Grade Virtex-4QV Family Overview. Datasheet DS653. Xilinx, San Jose, CA.
Xilinx. 2012a. Radiation-Hardened, Space-Grade Virtex-5QV Family Overview. Datasheet DS192. Xilinx, San Jose, CA.
Xilinx. 2012b. Soft Error Mitigation Using Prioritized Essential Bits. Application Note XAPP538. Xilinx, San Jose, CA.
Xilinx. 2012c. Virtex-5 FPGA Configuration Guide. User Guide UG191. Xilinx, San Jose, CA.
Xilinx. 2014. TMRTool. Retrieved December 9, 2014, from http://www.xilinx.com/ise/optional_prod/tmrtool.htm.
S. Yousuf, A. Jacobs, and A. Gordon-Ross. 2011. Partially reconfigurable system-on-chips for adaptive fault tolerance. In Proceedings of the International Conference on Field Programmable Logic and Applications (FPL’11). 1--8. DOI: http://dx.doi.org/10.1109/FPT.2011.6132708
