{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1718229808059 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition " "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1718229808066 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 12 15:03:27 2024 " "Processing started: Wed Jun 12 15:03:27 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1718229808066 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718229808066 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off rc4 -c rc4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off rc4 -c rc4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718229808068 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1718229808909 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1718229808909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ksa.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ksa.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ksa-rtl " "Found design unit 1: ksa-rtl" {  } { { "ksa.vhd" "" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/ksa.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718229822056 ""} { "Info" "ISGN_ENTITY_NAME" "1 ksa " "Found entity 1: ksa" {  } { { "ksa.vhd" "" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/ksa.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718229822056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718229822056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "s_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file s_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 s_memory " "Found entity 1: s_memory" {  } { { "s_memory.v" "" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/s_memory.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718229822066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718229822066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ksa_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file ksa_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ksa_top " "Found entity 1: ksa_top" {  } { { "ksa_top.sv" "" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/ksa_top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718229822068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718229822068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ksa_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file ksa_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ksa_top_tb " "Found entity 1: ksa_top_tb" {  } { { "ksa_tb.sv" "" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/ksa_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718229822070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718229822070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "initialize_fsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file initialize_fsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 initialize_fsm " "Found entity 1: initialize_fsm" {  } { { "initialize_fsm.sv" "" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/initialize_fsm.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718229822076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718229822076 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "shuffle_fsm.sv(47) " "Verilog HDL information at shuffle_fsm.sv(47): always construct contains both blocking and non-blocking assignments" {  } { { "shuffle_fsm.sv" "" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/shuffle_fsm.sv" 47 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1718229822080 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "stop STOP shuffle_fsm.sv(5) " "Verilog HDL Declaration information at shuffle_fsm.sv(5): object \"stop\" differs only in case from object \"STOP\" in the same scope" {  } { { "shuffle_fsm.sv" "" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/shuffle_fsm.sv" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718229822081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shuffle_fsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file shuffle_fsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shuffle_fsm " "Found entity 1: shuffle_fsm" {  } { { "shuffle_fsm.sv" "" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/shuffle_fsm.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718229822081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718229822081 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "to_RAM_mux.sv(22) " "Verilog HDL information at to_RAM_mux.sv(22): always construct contains both blocking and non-blocking assignments" {  } { { "to_RAM_mux.sv" "" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/to_RAM_mux.sv" 22 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1718229822083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "to_ram_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file to_ram_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 to_RAM_mux " "Found entity 1: to_RAM_mux" {  } { { "to_RAM_mux.sv" "" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/to_RAM_mux.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718229822083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718229822083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "secret_key_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file secret_key_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 secret_key_mux " "Found entity 1: secret_key_mux" {  } { { "secret_key_mux.sv" "" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/secret_key_mux.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718229822085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718229822085 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "failure FAILURE decrypt_fsm.sv(19) " "Verilog HDL Declaration information at decrypt_fsm.sv(19): object \"failure\" differs only in case from object \"FAILURE\" in the same scope" {  } { { "decrypt_fsm.sv" "" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/decrypt_fsm.sv" 19 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718229822087 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "stop STOP decrypt_fsm.sv(8) " "Verilog HDL Declaration information at decrypt_fsm.sv(8): object \"stop\" differs only in case from object \"STOP\" in the same scope" {  } { { "decrypt_fsm.sv" "" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/decrypt_fsm.sv" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718229822087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decrypt_fsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file decrypt_fsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decrypt_fsm " "Found entity 1: decrypt_fsm" {  } { { "decrypt_fsm.sv" "" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/decrypt_fsm.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718229822088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718229822088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.v 1 1 " "Found 1 design units, including 1 entities, in source file rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/ROM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718229822089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718229822089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoded_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file decoded_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 Decoded_RAM " "Found entity 1: Decoded_RAM" {  } { { "Decoded_RAM.v" "" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/Decoded_RAM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718229822091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718229822091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encode_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file encode_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 Encode_ROM " "Found entity 1: Encode_ROM" {  } { { "Encode_ROM.v" "" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/Encode_ROM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718229822093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718229822093 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "reset RESET key_controller.sv(3) " "Verilog HDL Declaration information at key_controller.sv(3): object \"reset\" differs only in case from object \"RESET\" in the same scope" {  } { { "key_controller.sv" "" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/key_controller.sv" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718229822095 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "success SUCCESS key_controller.sv(5) " "Verilog HDL Declaration information at key_controller.sv(5): object \"success\" differs only in case from object \"SUCCESS\" in the same scope" {  } { { "key_controller.sv" "" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/key_controller.sv" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718229822095 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "failure FAILURE key_controller.sv(4) " "Verilog HDL Declaration information at key_controller.sv(4): object \"failure\" differs only in case from object \"FAILURE\" in the same scope" {  } { { "key_controller.sv" "" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/key_controller.sv" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718229822095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "key_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file key_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 key_controller " "Found entity 1: key_controller" {  } { { "key_controller.sv" "" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/key_controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718229822095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718229822095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core1.sv 1 1 " "Found 1 design units, including 1 entities, in source file core1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 core1 " "Found entity 1: core1" {  } { { "core1.sv" "" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/core1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718229822096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718229822096 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "reset RESET key_controller_1.sv(3) " "Verilog HDL Declaration information at key_controller_1.sv(3): object \"reset\" differs only in case from object \"RESET\" in the same scope" {  } { { "key_controller_1.sv" "" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/key_controller_1.sv" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718229822098 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "success SUCCESS key_controller_1.sv(5) " "Verilog HDL Declaration information at key_controller_1.sv(5): object \"success\" differs only in case from object \"SUCCESS\" in the same scope" {  } { { "key_controller_1.sv" "" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/key_controller_1.sv" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718229822098 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "failure FAILURE key_controller_1.sv(4) " "Verilog HDL Declaration information at key_controller_1.sv(4): object \"failure\" differs only in case from object \"FAILURE\" in the same scope" {  } { { "key_controller_1.sv" "" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/key_controller_1.sv" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718229822098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "key_controller_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file key_controller_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 key_controller_1 " "Found entity 1: key_controller_1" {  } { { "key_controller_1.sv" "" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/key_controller_1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718229822099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718229822099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core2.sv 1 1 " "Found 1 design units, including 1 entities, in source file core2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 core2 " "Found entity 1: core2" {  } { { "core2.sv" "" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/core2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718229822100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718229822100 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "reset RESET key_controller_2.sv(3) " "Verilog HDL Declaration information at key_controller_2.sv(3): object \"reset\" differs only in case from object \"RESET\" in the same scope" {  } { { "key_controller_2.sv" "" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/key_controller_2.sv" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718229822101 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "success SUCCESS key_controller_2.sv(5) " "Verilog HDL Declaration information at key_controller_2.sv(5): object \"success\" differs only in case from object \"SUCCESS\" in the same scope" {  } { { "key_controller_2.sv" "" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/key_controller_2.sv" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718229822101 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "failure FAILURE key_controller_2.sv(4) " "Verilog HDL Declaration information at key_controller_2.sv(4): object \"failure\" differs only in case from object \"FAILURE\" in the same scope" {  } { { "key_controller_2.sv" "" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/key_controller_2.sv" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718229822101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "key_controller_2.sv 1 1 " "Found 1 design units, including 1 entities, in source file key_controller_2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 key_controller_2 " "Found entity 1: key_controller_2" {  } { { "key_controller_2.sv" "" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/key_controller_2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718229822103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718229822103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core3.sv 1 1 " "Found 1 design units, including 1 entities, in source file core3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 core3 " "Found entity 1: core3" {  } { { "core3.sv" "" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/core3.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718229822104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718229822104 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "reset RESET key_controller_3.sv(3) " "Verilog HDL Declaration information at key_controller_3.sv(3): object \"reset\" differs only in case from object \"RESET\" in the same scope" {  } { { "key_controller_3.sv" "" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/key_controller_3.sv" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718229822106 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "success SUCCESS key_controller_3.sv(5) " "Verilog HDL Declaration information at key_controller_3.sv(5): object \"success\" differs only in case from object \"SUCCESS\" in the same scope" {  } { { "key_controller_3.sv" "" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/key_controller_3.sv" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718229822106 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "failure FAILURE key_controller_3.sv(4) " "Verilog HDL Declaration information at key_controller_3.sv(4): object \"failure\" differs only in case from object \"FAILURE\" in the same scope" {  } { { "key_controller_3.sv" "" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/key_controller_3.sv" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718229822106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "key_controller_3.sv 1 1 " "Found 1 design units, including 1 entities, in source file key_controller_3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 key_controller_3 " "Found entity 1: key_controller_3" {  } { { "key_controller_3.sv" "" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/key_controller_3.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718229822106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718229822106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core4.sv 1 1 " "Found 1 design units, including 1 entities, in source file core4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 core4 " "Found entity 1: core4" {  } { { "core4.sv" "" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/core4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718229822108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718229822108 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "reset RESET key_controller_4.sv(3) " "Verilog HDL Declaration information at key_controller_4.sv(3): object \"reset\" differs only in case from object \"RESET\" in the same scope" {  } { { "key_controller_4.sv" "" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/key_controller_4.sv" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718229822110 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "success SUCCESS key_controller_4.sv(5) " "Verilog HDL Declaration information at key_controller_4.sv(5): object \"success\" differs only in case from object \"SUCCESS\" in the same scope" {  } { { "key_controller_4.sv" "" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/key_controller_4.sv" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718229822110 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "failure FAILURE key_controller_4.sv(4) " "Verilog HDL Declaration information at key_controller_4.sv(4): object \"failure\" differs only in case from object \"FAILURE\" in the same scope" {  } { { "key_controller_4.sv" "" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/key_controller_4.sv" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718229822110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "key_controller_4.sv 1 1 " "Found 1 design units, including 1 entities, in source file key_controller_4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 key_controller_4 " "Found entity 1: key_controller_4" {  } { { "key_controller_4.sv" "" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/key_controller_4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718229822110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718229822110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "master_hex_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file master_hex_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 master_hex_controller " "Found entity 1: master_hex_controller" {  } { { "master_hex_controller.sv" "" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/master_hex_controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718229822111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718229822111 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "master_hex_controller " "Elaborating entity \"master_hex_controller\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1718229822217 ""}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "master_hex_controller.sv(14) " "Verilog HDL Case Statement warning at master_hex_controller.sv(14): case item expression never matches the case expression" {  } { { "master_hex_controller.sv" "" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/master_hex_controller.sv" 14 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1718229822226 "|master_hex_controller"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "master_hex_controller.sv(15) " "Verilog HDL Case Statement warning at master_hex_controller.sv(15): case item expression never matches the case expression" {  } { { "master_hex_controller.sv" "" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/master_hex_controller.sv" 15 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1718229822226 "|master_hex_controller"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hoh4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hoh4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hoh4 " "Found entity 1: altsyncram_hoh4" {  } { { "db/altsyncram_hoh4.tdf" "" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/db/altsyncram_hoh4.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718229824432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718229824432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_glc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_glc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_glc " "Found entity 1: mux_glc" {  } { { "db/mux_glc.tdf" "" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/db/mux_glc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718229824699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718229824699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_vnf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_vnf " "Found entity 1: decode_vnf" {  } { { "db/decode_vnf.tdf" "" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/db/decode_vnf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718229824800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718229824800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_sai.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_sai.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_sai " "Found entity 1: cntr_sai" {  } { { "db/cntr_sai.tdf" "" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/db/cntr_sai.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718229824936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718229824936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_g9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_g9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_g9c " "Found entity 1: cmpr_g9c" {  } { { "db/cmpr_g9c.tdf" "" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/db/cmpr_g9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718229824999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718229824999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_7vi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_7vi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_7vi " "Found entity 1: cntr_7vi" {  } { { "db/cntr_7vi.tdf" "" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/db/cntr_7vi.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718229825078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718229825078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_39i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_39i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_39i " "Found entity 1: cntr_39i" {  } { { "db/cntr_39i.tdf" "" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/db/cntr_39i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718229825169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718229825169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_d9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_d9c " "Found entity 1: cmpr_d9c" {  } { { "db/cmpr_d9c.tdf" "" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/db/cmpr_d9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718229825218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718229825218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kri " "Found entity 1: cntr_kri" {  } { { "db/cntr_kri.tdf" "" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/db/cntr_kri.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718229825280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718229825280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_99c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_99c " "Found entity 1: cmpr_99c" {  } { { "db/cmpr_99c.tdf" "" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/db/cmpr_99c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718229825330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718229825330 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718229825978 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1718229826165 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2024.06.12.15:03:51 Progress: Loading sld73f98f60/alt_sld_fab_wrapper_hw.tcl " "2024.06.12.15:03:51 Progress: Loading sld73f98f60/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718229831360 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718229835781 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718229836035 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718229841152 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718229841269 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718229841393 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718229841534 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718229841540 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718229841541 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1718229842252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld73f98f60/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld73f98f60/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld73f98f60/alt_sld_fab.v" "" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/db/ip/sld73f98f60/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718229842482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718229842482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718229842560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718229842560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718229842563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718229842563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718229842628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718229842628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718229842713 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718229842713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718229842713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718229842782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718229842782 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718229845110 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718229845554 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/output_files/rc4.map.smsg " "Generated suppressed messages file C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/output_files/rc4.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718229846038 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "auto_signaltap_0 32 367 0 0 335 " "Partially connected in-system debug instance \"auto_signaltap_0\" to 32 of its 367 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 335 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "Analysis & Synthesis" 0 -1 1718229847354 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1718229847449 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718229847449 ""}
{ "Warning" "WCUT_CUT_IGNORE_WARNINGS" "12 " "Ignored 12 Virtual Pin logic option assignments" { { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "LCD_DATA\[2\] " "Ignored Virtual Pin assignment to \"LCD_DATA\[2\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1718229847751 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "LCD_RW " "Ignored Virtual Pin assignment to \"LCD_RW\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1718229847751 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "LCD_DATA\[3\] " "Ignored Virtual Pin assignment to \"LCD_DATA\[3\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1718229847751 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "LCD_DATA\[4\] " "Ignored Virtual Pin assignment to \"LCD_DATA\[4\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1718229847751 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "LCD_DATA\[7\] " "Ignored Virtual Pin assignment to \"LCD_DATA\[7\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1718229847751 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "LCD_DATA\[5\] " "Ignored Virtual Pin assignment to \"LCD_DATA\[5\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1718229847751 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "LCD_EN " "Ignored Virtual Pin assignment to \"LCD_EN\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1718229847751 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "LCD_DATA\[0\] " "Ignored Virtual Pin assignment to \"LCD_DATA\[0\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1718229847751 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "LCD_DATA\[6\] " "Ignored Virtual Pin assignment to \"LCD_DATA\[6\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1718229847751 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "LCD_ON " "Ignored Virtual Pin assignment to \"LCD_ON\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1718229847751 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "LCD_DATA\[1\] " "Ignored Virtual Pin assignment to \"LCD_DATA\[1\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1718229847751 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "LCD_RS " "Ignored Virtual Pin assignment to \"LCD_RS\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1718229847751 ""}  } {  } 0 15752 "Ignored %1!d! Virtual Pin logic option assignments" 0 0 "Analysis & Synthesis" 0 -1 1718229847751 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "48 " "Design contains 48 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "secret_key_3\[0\] " "No output dependent on input pin \"secret_key_3\[0\]\"" {  } { { "master_hex_controller.sv" "" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/master_hex_controller.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1718229847900 "|master_hex_controller|secret_key_3[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "secret_key_3\[1\] " "No output dependent on input pin \"secret_key_3\[1\]\"" {  } { { "master_hex_controller.sv" "" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/master_hex_controller.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1718229847900 "|master_hex_controller|secret_key_3[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "secret_key_3\[2\] " "No output dependent on input pin \"secret_key_3\[2\]\"" {  } { { "master_hex_controller.sv" "" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/master_hex_controller.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1718229847900 "|master_hex_controller|secret_key_3[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "secret_key_3\[3\] " "No output dependent on input pin \"secret_key_3\[3\]\"" {  } { { "master_hex_controller.sv" "" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/master_hex_controller.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1718229847900 "|master_hex_controller|secret_key_3[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "secret_key_3\[4\] " "No output dependent on input pin \"secret_key_3\[4\]\"" {  } { { "master_hex_controller.sv" "" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/master_hex_controller.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1718229847900 "|master_hex_controller|secret_key_3[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "secret_key_3\[5\] " "No output dependent on input pin \"secret_key_3\[5\]\"" {  } { { "master_hex_controller.sv" "" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/master_hex_controller.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1718229847900 "|master_hex_controller|secret_key_3[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "secret_key_3\[6\] " "No output dependent on input pin \"secret_key_3\[6\]\"" {  } { { "master_hex_controller.sv" "" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/master_hex_controller.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1718229847900 "|master_hex_controller|secret_key_3[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "secret_key_3\[7\] " "No output dependent on input pin \"secret_key_3\[7\]\"" {  } { { "master_hex_controller.sv" "" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/master_hex_controller.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1718229847900 "|master_hex_controller|secret_key_3[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "secret_key_3\[8\] " "No output dependent on input pin \"secret_key_3\[8\]\"" {  } { { "master_hex_controller.sv" "" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/master_hex_controller.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1718229847900 "|master_hex_controller|secret_key_3[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "secret_key_3\[9\] " "No output dependent on input pin \"secret_key_3\[9\]\"" {  } { { "master_hex_controller.sv" "" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/master_hex_controller.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1718229847900 "|master_hex_controller|secret_key_3[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "secret_key_3\[10\] " "No output dependent on input pin \"secret_key_3\[10\]\"" {  } { { "master_hex_controller.sv" "" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/master_hex_controller.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1718229847900 "|master_hex_controller|secret_key_3[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "secret_key_3\[11\] " "No output dependent on input pin \"secret_key_3\[11\]\"" {  } { { "master_hex_controller.sv" "" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/master_hex_controller.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1718229847900 "|master_hex_controller|secret_key_3[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "secret_key_3\[12\] " "No output dependent on input pin \"secret_key_3\[12\]\"" {  } { { "master_hex_controller.sv" "" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/master_hex_controller.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1718229847900 "|master_hex_controller|secret_key_3[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "secret_key_3\[13\] " "No output dependent on input pin \"secret_key_3\[13\]\"" {  } { { "master_hex_controller.sv" "" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/master_hex_controller.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1718229847900 "|master_hex_controller|secret_key_3[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "secret_key_3\[14\] " "No output dependent on input pin \"secret_key_3\[14\]\"" {  } { { "master_hex_controller.sv" "" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/master_hex_controller.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1718229847900 "|master_hex_controller|secret_key_3[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "secret_key_3\[15\] " "No output dependent on input pin \"secret_key_3\[15\]\"" {  } { { "master_hex_controller.sv" "" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/master_hex_controller.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1718229847900 "|master_hex_controller|secret_key_3[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "secret_key_3\[16\] " "No output dependent on input pin \"secret_key_3\[16\]\"" {  } { { "master_hex_controller.sv" "" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/master_hex_controller.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1718229847900 "|master_hex_controller|secret_key_3[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "secret_key_3\[17\] " "No output dependent on input pin \"secret_key_3\[17\]\"" {  } { { "master_hex_controller.sv" "" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/master_hex_controller.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1718229847900 "|master_hex_controller|secret_key_3[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "secret_key_3\[18\] " "No output dependent on input pin \"secret_key_3\[18\]\"" {  } { { "master_hex_controller.sv" "" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/master_hex_controller.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1718229847900 "|master_hex_controller|secret_key_3[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "secret_key_3\[19\] " "No output dependent on input pin \"secret_key_3\[19\]\"" {  } { { "master_hex_controller.sv" "" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/master_hex_controller.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1718229847900 "|master_hex_controller|secret_key_3[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "secret_key_3\[20\] " "No output dependent on input pin \"secret_key_3\[20\]\"" {  } { { "master_hex_controller.sv" "" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/master_hex_controller.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1718229847900 "|master_hex_controller|secret_key_3[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "secret_key_3\[21\] " "No output dependent on input pin \"secret_key_3\[21\]\"" {  } { { "master_hex_controller.sv" "" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/master_hex_controller.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1718229847900 "|master_hex_controller|secret_key_3[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "secret_key_3\[22\] " "No output dependent on input pin \"secret_key_3\[22\]\"" {  } { { "master_hex_controller.sv" "" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/master_hex_controller.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1718229847900 "|master_hex_controller|secret_key_3[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "secret_key_3\[23\] " "No output dependent on input pin \"secret_key_3\[23\]\"" {  } { { "master_hex_controller.sv" "" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/master_hex_controller.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1718229847900 "|master_hex_controller|secret_key_3[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "secret_key_4\[0\] " "No output dependent on input pin \"secret_key_4\[0\]\"" {  } { { "master_hex_controller.sv" "" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/master_hex_controller.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1718229847900 "|master_hex_controller|secret_key_4[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "secret_key_4\[1\] " "No output dependent on input pin \"secret_key_4\[1\]\"" {  } { { "master_hex_controller.sv" "" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/master_hex_controller.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1718229847900 "|master_hex_controller|secret_key_4[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "secret_key_4\[2\] " "No output dependent on input pin \"secret_key_4\[2\]\"" {  } { { "master_hex_controller.sv" "" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/master_hex_controller.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1718229847900 "|master_hex_controller|secret_key_4[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "secret_key_4\[3\] " "No output dependent on input pin \"secret_key_4\[3\]\"" {  } { { "master_hex_controller.sv" "" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/master_hex_controller.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1718229847900 "|master_hex_controller|secret_key_4[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "secret_key_4\[4\] " "No output dependent on input pin \"secret_key_4\[4\]\"" {  } { { "master_hex_controller.sv" "" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/master_hex_controller.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1718229847900 "|master_hex_controller|secret_key_4[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "secret_key_4\[5\] " "No output dependent on input pin \"secret_key_4\[5\]\"" {  } { { "master_hex_controller.sv" "" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/master_hex_controller.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1718229847900 "|master_hex_controller|secret_key_4[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "secret_key_4\[6\] " "No output dependent on input pin \"secret_key_4\[6\]\"" {  } { { "master_hex_controller.sv" "" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/master_hex_controller.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1718229847900 "|master_hex_controller|secret_key_4[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "secret_key_4\[7\] " "No output dependent on input pin \"secret_key_4\[7\]\"" {  } { { "master_hex_controller.sv" "" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/master_hex_controller.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1718229847900 "|master_hex_controller|secret_key_4[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "secret_key_4\[8\] " "No output dependent on input pin \"secret_key_4\[8\]\"" {  } { { "master_hex_controller.sv" "" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/master_hex_controller.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1718229847900 "|master_hex_controller|secret_key_4[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "secret_key_4\[9\] " "No output dependent on input pin \"secret_key_4\[9\]\"" {  } { { "master_hex_controller.sv" "" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/master_hex_controller.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1718229847900 "|master_hex_controller|secret_key_4[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "secret_key_4\[10\] " "No output dependent on input pin \"secret_key_4\[10\]\"" {  } { { "master_hex_controller.sv" "" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/master_hex_controller.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1718229847900 "|master_hex_controller|secret_key_4[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "secret_key_4\[11\] " "No output dependent on input pin \"secret_key_4\[11\]\"" {  } { { "master_hex_controller.sv" "" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/master_hex_controller.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1718229847900 "|master_hex_controller|secret_key_4[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "secret_key_4\[12\] " "No output dependent on input pin \"secret_key_4\[12\]\"" {  } { { "master_hex_controller.sv" "" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/master_hex_controller.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1718229847900 "|master_hex_controller|secret_key_4[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "secret_key_4\[13\] " "No output dependent on input pin \"secret_key_4\[13\]\"" {  } { { "master_hex_controller.sv" "" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/master_hex_controller.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1718229847900 "|master_hex_controller|secret_key_4[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "secret_key_4\[14\] " "No output dependent on input pin \"secret_key_4\[14\]\"" {  } { { "master_hex_controller.sv" "" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/master_hex_controller.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1718229847900 "|master_hex_controller|secret_key_4[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "secret_key_4\[15\] " "No output dependent on input pin \"secret_key_4\[15\]\"" {  } { { "master_hex_controller.sv" "" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/master_hex_controller.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1718229847900 "|master_hex_controller|secret_key_4[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "secret_key_4\[16\] " "No output dependent on input pin \"secret_key_4\[16\]\"" {  } { { "master_hex_controller.sv" "" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/master_hex_controller.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1718229847900 "|master_hex_controller|secret_key_4[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "secret_key_4\[17\] " "No output dependent on input pin \"secret_key_4\[17\]\"" {  } { { "master_hex_controller.sv" "" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/master_hex_controller.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1718229847900 "|master_hex_controller|secret_key_4[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "secret_key_4\[18\] " "No output dependent on input pin \"secret_key_4\[18\]\"" {  } { { "master_hex_controller.sv" "" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/master_hex_controller.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1718229847900 "|master_hex_controller|secret_key_4[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "secret_key_4\[19\] " "No output dependent on input pin \"secret_key_4\[19\]\"" {  } { { "master_hex_controller.sv" "" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/master_hex_controller.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1718229847900 "|master_hex_controller|secret_key_4[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "secret_key_4\[20\] " "No output dependent on input pin \"secret_key_4\[20\]\"" {  } { { "master_hex_controller.sv" "" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/master_hex_controller.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1718229847900 "|master_hex_controller|secret_key_4[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "secret_key_4\[21\] " "No output dependent on input pin \"secret_key_4\[21\]\"" {  } { { "master_hex_controller.sv" "" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/master_hex_controller.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1718229847900 "|master_hex_controller|secret_key_4[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "secret_key_4\[22\] " "No output dependent on input pin \"secret_key_4\[22\]\"" {  } { { "master_hex_controller.sv" "" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/master_hex_controller.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1718229847900 "|master_hex_controller|secret_key_4[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "secret_key_4\[23\] " "No output dependent on input pin \"secret_key_4\[23\]\"" {  } { { "master_hex_controller.sv" "" { Text "C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/master_hex_controller.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1718229847900 "|master_hex_controller|secret_key_4[23]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1718229847900 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3263 " "Implemented 3263 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "103 " "Implemented 103 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1718229847910 ""} { "Info" "ICUT_CUT_TM_OPINS" "25 " "Implemented 25 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1718229847910 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2967 " "Implemented 2967 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1718229847910 ""} { "Info" "ICUT_CUT_TM_RAMS" "167 " "Implemented 167 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1718229847910 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1718229847910 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 66 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 66 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4937 " "Peak virtual memory: 4937 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1718229847942 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 12 15:04:07 2024 " "Processing ended: Wed Jun 12 15:04:07 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1718229847942 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:40 " "Elapsed time: 00:00:40" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1718229847942 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1718229847942 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1718229847942 ""}
