

================================================================
== Vivado HLS Report for 'subconv_1x1_32'
================================================================
* Date:           Tue Dec 11 23:30:56 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        accelerator_hls
* Solution:       naive
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.53|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  6735409|  6735409|  6735409|  6735409|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |      Latency      | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1             |  6735408|  6735408|    280642|          -|          -|    24|    no    |
        | + Loop 1.1          |   280640|   280640|      8770|          -|          -|    32|    no    |
        |  ++ Loop 1.1.1      |     8768|     8768|       274|          -|          -|    32|    no    |
        |   +++ Loop 1.1.1.1  |      264|      264|        11|          -|          -|    24|    no    |
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|     344|    213|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      5|     414|    950|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    173|
|Register         |        -|      -|     316|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      5|    1074|   1336|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      2|       1|      2|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +----------------------------+----------------------+---------+-------+-----+-----+
    |          Instance          |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +----------------------------+----------------------+---------+-------+-----+-----+
    |ShuffleNetV2_faddbkb_x_U8   |ShuffleNetV2_faddbkb  |        0|      2|  205|  390|
    |ShuffleNetV2_fcmpdEe_x_U10  |ShuffleNetV2_fcmpdEe  |        0|      0|   66|  239|
    |ShuffleNetV2_fmulcud_x_U9   |ShuffleNetV2_fmulcud  |        0|      3|  143|  321|
    +----------------------------+----------------------+---------+-------+-----+-----+
    |Total                       |                      |        0|      5|  414|  950|
    +----------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+----+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF | LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+----+----+------------+------------+
    |ci_4_fu_272_p2           |     +    |      0|  20|  10|           5|           1|
    |co_10_fu_170_p2          |     +    |      0|  20|  10|           5|           1|
    |h_10_fu_217_p2           |     +    |      0|  23|  11|           6|           1|
    |tmp_118_fu_227_p2        |     +    |      0|  38|  16|          11|          11|
    |tmp_119_fu_256_p2        |     +    |      0|  53|  21|          16|          16|
    |tmp_120_fu_282_p2        |     +    |      0|  38|  16|          11|          11|
    |tmp_122_fu_304_p2        |     +    |      0|  38|  16|          11|          11|
    |tmp_123_fu_317_p2        |     +    |      0|  53|  21|          16|          16|
    |w_10_fu_246_p2           |     +    |      0|  23|  11|           6|           1|
    |tmp_117_fu_205_p2        |     -    |      0|  38|  16|          11|          11|
    |tmp_20_fu_362_p2         |    and   |      0|   0|   2|           1|           1|
    |exitcond1_fu_240_p2      |   icmp   |      0|   0|   4|           6|           7|
    |exitcond2_fu_211_p2      |   icmp   |      0|   0|   4|           6|           7|
    |exitcond3_fu_164_p2      |   icmp   |      0|   0|   2|           5|           5|
    |exitcond_fu_266_p2       |   icmp   |      0|   0|   2|           5|           5|
    |notlhs_fu_344_p2         |   icmp   |      0|   0|   4|           8|           2|
    |notrhs_fu_350_p2         |   icmp   |      0|   0|  13|          23|           1|
    |tmp_18_fu_356_p2         |    or    |      0|   0|   2|           1|           1|
    |ShuffleConvs_0_Downs_d0  |  select  |      0|   0|  32|           1|          32|
    +-------------------------+----------+-------+----+----+------------+------------+
    |Total                    |          |      0| 344| 213|         154|         141|
    +-------------------------+----------+-------+----+----+------------+------------+

    * Multiplexer: 
    +---------------+-----+-----------+-----+-----------+
    |      Name     | LUT | Input Size| Bits| Total Bits|
    +---------------+-----+-----------+-----+-----------+
    |ap_NS_fsm      |  113|         24|    1|         24|
    |ci_reg_139     |    9|          2|    5|         10|
    |co_reg_94      |    9|          2|    5|         10|
    |grp_fu_150_p1  |   15|          3|   32|         96|
    |h_reg_105      |    9|          2|    6|         12|
    |sum_reg_127    |    9|          2|   32|         64|
    |w_reg_116      |    9|          2|    6|         12|
    +---------------+-----+-----------+-----+-----------+
    |Total          |  173|         37|   87|        228|
    +---------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------------+----+----+-----+-----------+
    |             Name             | FF | LUT| Bits| Const Bits|
    +------------------------------+----+----+-----+-----------+
    |ShuffleConvs_0_Downs_reg_429  |  15|   0|   15|          0|
    |ap_CS_fsm                     |  23|   0|   23|          0|
    |bias_addr_reg_393             |   5|   0|    5|          0|
    |bias_load_reg_472             |  32|   0|   32|          0|
    |ci_4_reg_437                  |   5|   0|    5|          0|
    |ci_reg_139                    |   5|   0|    5|          0|
    |co_10_reg_378                 |   5|   0|    5|          0|
    |co_reg_94                     |   5|   0|    5|          0|
    |conv1_output_load_reg_457     |  32|   0|   32|          0|
    |h_10_reg_401                  |   6|   0|    6|          0|
    |h_reg_105                     |   6|   0|    6|          0|
    |p_shl_cast_reg_383            |   5|   0|   11|          6|
    |result_reg_477                |  32|   0|   32|          0|
    |sum_reg_127                   |  32|   0|   32|          0|
    |tmp_117_reg_388               |   8|   0|   11|          3|
    |tmp_177_cast_reg_411          |  11|   0|   16|          5|
    |tmp_19_reg_484                |   1|   0|    1|          0|
    |tmp_88_cast_reg_424           |   6|   0|   16|         10|
    |tmp_90_reg_462                |  32|   0|   32|          0|
    |tmp_cast_reg_406              |   6|   0|   11|          5|
    |w_10_reg_419                  |   6|   0|    6|          0|
    |w_reg_116                     |   6|   0|    6|          0|
    |weight_load_reg_452           |  32|   0|   32|          0|
    +------------------------------+----+----+-----+-----------+
    |Total                         | 316|   0|  345|         29|
    +------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+----------------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-------------------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                         |  in |    1| ap_ctrl_hs |    subconv_1x1_32    | return value |
|ap_rst                         |  in |    1| ap_ctrl_hs |    subconv_1x1_32    | return value |
|ap_start                       |  in |    1| ap_ctrl_hs |    subconv_1x1_32    | return value |
|ap_done                        | out |    1| ap_ctrl_hs |    subconv_1x1_32    | return value |
|ap_idle                        | out |    1| ap_ctrl_hs |    subconv_1x1_32    | return value |
|ap_ready                       | out |    1| ap_ctrl_hs |    subconv_1x1_32    | return value |
|weight_address0                | out |   10|  ap_memory |        weight        |     array    |
|weight_ce0                     | out |    1|  ap_memory |        weight        |     array    |
|weight_q0                      |  in |   32|  ap_memory |        weight        |     array    |
|bias_address0                  | out |    5|  ap_memory |         bias         |     array    |
|bias_ce0                       | out |    1|  ap_memory |         bias         |     array    |
|bias_q0                        |  in |   32|  ap_memory |         bias         |     array    |
|conv1_output_address0          | out |   15|  ap_memory |     conv1_output     |     array    |
|conv1_output_ce0               | out |    1|  ap_memory |     conv1_output     |     array    |
|conv1_output_q0                |  in |   32|  ap_memory |     conv1_output     |     array    |
|ShuffleConvs_0_Downs_address0  | out |   15|  ap_memory | ShuffleConvs_0_Downs |     array    |
|ShuffleConvs_0_Downs_ce0       | out |    1|  ap_memory | ShuffleConvs_0_Downs |     array    |
|ShuffleConvs_0_Downs_we0       | out |    1|  ap_memory | ShuffleConvs_0_Downs |     array    |
|ShuffleConvs_0_Downs_d0        | out |   32|  ap_memory | ShuffleConvs_0_Downs |     array    |
+-------------------------------+-----+-----+------------+----------------------+--------------+

