* ******************************************************************************

* iCEcube Placer

* Version:            2014.12.27052

* Build Date:         Dec  8 2014 15:08:49

* File Generated:     Jun 17 2015 19:42:08

* Purpose:            

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Executing : C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA --outdir U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer --device-file C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev --package TQ144 --deviceMarketName iCE40HX1K --sdc-file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc
I2004: Option and Settings Summary
=============================================================
Device file          - C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev
Package              - TQ144
Design database      - U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA
SDC file             - U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer
Timing library       - C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA/BFPGA_DESIGN_ep
I2065: Reading device file : C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	171
    Number of DFFs      	:	30
    Number of Carrys    	:	79
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	7
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	7
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	1
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	4
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	12
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at Clock50MHz.PLL_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at Clock50MHz.PLL_inst/PLLOUTGLOBAL

Design Statistics after Packing
    Number of LUTs      	:	184
    Number of DFFs      	:	30
    Number of Carrys    	:	79

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	22
        LUT, DFF and CARRY	:	8
    Combinational LogicCells
        Only LUT         	:	97
        CARRY Only       	:	14
        LUT with CARRY   	:	57
    LogicCells                  :	198/1280
    PLBs                        :	31/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	7/96
    PLLs                        :	1/1


I2088: Phase 3, elapsed time : 0.6 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.5 (sec)

Phase 6
I2088: Phase 6, elapsed time : 22.6 (sec)

Final Design Statistics
    Number of LUTs      	:	184
    Number of DFFs      	:	30
    Number of Carrys    	:	79
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	7
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	198/1280
    PLBs                        :	35/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	7/96
    PLLs                        :	1/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 3
Clock: Clock50MHz.PLL_inst/PLLOUTCORE | Frequency: 45.05 MHz | Target: 146.01 MHz
Clock: Clock50MHz.PLL_inst/PLLOUTGLOBAL | Frequency: N/A | Target: 146.01 MHz
Clock: SimpleVGA|Clock12MHz | Frequency: N/A | Target: 34.87 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 24.8 sec.

