
Tesis_LGBS_main.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000fd64  08000110  08000110  00001110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004d8  0800fe78  0800fe78  00010e78  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08010350  08010350  00012348  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08010350  08010350  00011350  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08010358  08010358  00012348  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08010358  08010358  00011358  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0801035c  0801035c  0001135c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000348  20000000  08010360  00012000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001548  20000348  080106a8  00012348  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001890  080106a8  00012890  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00012348  2**0
                  CONTENTS, READONLY
 12 .debug_info   00017e47  00000000  00000000  00012371  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000444d  00000000  00000000  0002a1b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000015e0  00000000  00000000  0002e608  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001094  00000000  00000000  0002fbe8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001ce14  00000000  00000000  00030c7c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00019f55  00000000  00000000  0004da90  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009679f  00000000  00000000  000679e5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000fe184  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006f3c  00000000  00000000  000fe1c8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007a  00000000  00000000  00105104  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000348 	.word	0x20000348
 800012c:	00000000 	.word	0x00000000
 8000130:	0800fe5c 	.word	0x0800fe5c

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	2000034c 	.word	0x2000034c
 800014c:	0800fe5c 	.word	0x0800fe5c

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	@ 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_d2iz>:
 8000a0c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a10:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a14:	d215      	bcs.n	8000a42 <__aeabi_d2iz+0x36>
 8000a16:	d511      	bpl.n	8000a3c <__aeabi_d2iz+0x30>
 8000a18:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a1c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a20:	d912      	bls.n	8000a48 <__aeabi_d2iz+0x3c>
 8000a22:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a26:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a2a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a2e:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000a32:	fa23 f002 	lsr.w	r0, r3, r2
 8000a36:	bf18      	it	ne
 8000a38:	4240      	negne	r0, r0
 8000a3a:	4770      	bx	lr
 8000a3c:	f04f 0000 	mov.w	r0, #0
 8000a40:	4770      	bx	lr
 8000a42:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a46:	d105      	bne.n	8000a54 <__aeabi_d2iz+0x48>
 8000a48:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000a4c:	bf08      	it	eq
 8000a4e:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000a52:	4770      	bx	lr
 8000a54:	f04f 0000 	mov.w	r0, #0
 8000a58:	4770      	bx	lr
 8000a5a:	bf00      	nop

08000a5c <__aeabi_d2uiz>:
 8000a5c:	004a      	lsls	r2, r1, #1
 8000a5e:	d211      	bcs.n	8000a84 <__aeabi_d2uiz+0x28>
 8000a60:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a64:	d211      	bcs.n	8000a8a <__aeabi_d2uiz+0x2e>
 8000a66:	d50d      	bpl.n	8000a84 <__aeabi_d2uiz+0x28>
 8000a68:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a6c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a70:	d40e      	bmi.n	8000a90 <__aeabi_d2uiz+0x34>
 8000a72:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a76:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a7a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a82:	4770      	bx	lr
 8000a84:	f04f 0000 	mov.w	r0, #0
 8000a88:	4770      	bx	lr
 8000a8a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a8e:	d102      	bne.n	8000a96 <__aeabi_d2uiz+0x3a>
 8000a90:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000a94:	4770      	bx	lr
 8000a96:	f04f 0000 	mov.w	r0, #0
 8000a9a:	4770      	bx	lr

08000a9c <__aeabi_d2f>:
 8000a9c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000aa0:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000aa4:	bf24      	itt	cs
 8000aa6:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000aaa:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000aae:	d90d      	bls.n	8000acc <__aeabi_d2f+0x30>
 8000ab0:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000ab4:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000ab8:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000abc:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000ac0:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000ac4:	bf08      	it	eq
 8000ac6:	f020 0001 	biceq.w	r0, r0, #1
 8000aca:	4770      	bx	lr
 8000acc:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000ad0:	d121      	bne.n	8000b16 <__aeabi_d2f+0x7a>
 8000ad2:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000ad6:	bfbc      	itt	lt
 8000ad8:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000adc:	4770      	bxlt	lr
 8000ade:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000ae2:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000ae6:	f1c2 0218 	rsb	r2, r2, #24
 8000aea:	f1c2 0c20 	rsb	ip, r2, #32
 8000aee:	fa10 f30c 	lsls.w	r3, r0, ip
 8000af2:	fa20 f002 	lsr.w	r0, r0, r2
 8000af6:	bf18      	it	ne
 8000af8:	f040 0001 	orrne.w	r0, r0, #1
 8000afc:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b00:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b04:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b08:	ea40 000c 	orr.w	r0, r0, ip
 8000b0c:	fa23 f302 	lsr.w	r3, r3, r2
 8000b10:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b14:	e7cc      	b.n	8000ab0 <__aeabi_d2f+0x14>
 8000b16:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b1a:	d107      	bne.n	8000b2c <__aeabi_d2f+0x90>
 8000b1c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b20:	bf1e      	ittt	ne
 8000b22:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000b26:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000b2a:	4770      	bxne	lr
 8000b2c:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000b30:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000b34:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b38:	4770      	bx	lr
 8000b3a:	bf00      	nop

08000b3c <__aeabi_frsub>:
 8000b3c:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000b40:	e002      	b.n	8000b48 <__addsf3>
 8000b42:	bf00      	nop

08000b44 <__aeabi_fsub>:
 8000b44:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000b48 <__addsf3>:
 8000b48:	0042      	lsls	r2, r0, #1
 8000b4a:	bf1f      	itttt	ne
 8000b4c:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b50:	ea92 0f03 	teqne	r2, r3
 8000b54:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b58:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b5c:	d06a      	beq.n	8000c34 <__addsf3+0xec>
 8000b5e:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b62:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b66:	bfc1      	itttt	gt
 8000b68:	18d2      	addgt	r2, r2, r3
 8000b6a:	4041      	eorgt	r1, r0
 8000b6c:	4048      	eorgt	r0, r1
 8000b6e:	4041      	eorgt	r1, r0
 8000b70:	bfb8      	it	lt
 8000b72:	425b      	neglt	r3, r3
 8000b74:	2b19      	cmp	r3, #25
 8000b76:	bf88      	it	hi
 8000b78:	4770      	bxhi	lr
 8000b7a:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000b7e:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b82:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000b86:	bf18      	it	ne
 8000b88:	4240      	negne	r0, r0
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b8e:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000b92:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000b96:	bf18      	it	ne
 8000b98:	4249      	negne	r1, r1
 8000b9a:	ea92 0f03 	teq	r2, r3
 8000b9e:	d03f      	beq.n	8000c20 <__addsf3+0xd8>
 8000ba0:	f1a2 0201 	sub.w	r2, r2, #1
 8000ba4:	fa41 fc03 	asr.w	ip, r1, r3
 8000ba8:	eb10 000c 	adds.w	r0, r0, ip
 8000bac:	f1c3 0320 	rsb	r3, r3, #32
 8000bb0:	fa01 f103 	lsl.w	r1, r1, r3
 8000bb4:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000bb8:	d502      	bpl.n	8000bc0 <__addsf3+0x78>
 8000bba:	4249      	negs	r1, r1
 8000bbc:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000bc0:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000bc4:	d313      	bcc.n	8000bee <__addsf3+0xa6>
 8000bc6:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000bca:	d306      	bcc.n	8000bda <__addsf3+0x92>
 8000bcc:	0840      	lsrs	r0, r0, #1
 8000bce:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bd2:	f102 0201 	add.w	r2, r2, #1
 8000bd6:	2afe      	cmp	r2, #254	@ 0xfe
 8000bd8:	d251      	bcs.n	8000c7e <__addsf3+0x136>
 8000bda:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000bde:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000be2:	bf08      	it	eq
 8000be4:	f020 0001 	biceq.w	r0, r0, #1
 8000be8:	ea40 0003 	orr.w	r0, r0, r3
 8000bec:	4770      	bx	lr
 8000bee:	0049      	lsls	r1, r1, #1
 8000bf0:	eb40 0000 	adc.w	r0, r0, r0
 8000bf4:	3a01      	subs	r2, #1
 8000bf6:	bf28      	it	cs
 8000bf8:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000bfc:	d2ed      	bcs.n	8000bda <__addsf3+0x92>
 8000bfe:	fab0 fc80 	clz	ip, r0
 8000c02:	f1ac 0c08 	sub.w	ip, ip, #8
 8000c06:	ebb2 020c 	subs.w	r2, r2, ip
 8000c0a:	fa00 f00c 	lsl.w	r0, r0, ip
 8000c0e:	bfaa      	itet	ge
 8000c10:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c14:	4252      	neglt	r2, r2
 8000c16:	4318      	orrge	r0, r3
 8000c18:	bfbc      	itt	lt
 8000c1a:	40d0      	lsrlt	r0, r2
 8000c1c:	4318      	orrlt	r0, r3
 8000c1e:	4770      	bx	lr
 8000c20:	f092 0f00 	teq	r2, #0
 8000c24:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000c28:	bf06      	itte	eq
 8000c2a:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000c2e:	3201      	addeq	r2, #1
 8000c30:	3b01      	subne	r3, #1
 8000c32:	e7b5      	b.n	8000ba0 <__addsf3+0x58>
 8000c34:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c38:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c3c:	bf18      	it	ne
 8000c3e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c42:	d021      	beq.n	8000c88 <__addsf3+0x140>
 8000c44:	ea92 0f03 	teq	r2, r3
 8000c48:	d004      	beq.n	8000c54 <__addsf3+0x10c>
 8000c4a:	f092 0f00 	teq	r2, #0
 8000c4e:	bf08      	it	eq
 8000c50:	4608      	moveq	r0, r1
 8000c52:	4770      	bx	lr
 8000c54:	ea90 0f01 	teq	r0, r1
 8000c58:	bf1c      	itt	ne
 8000c5a:	2000      	movne	r0, #0
 8000c5c:	4770      	bxne	lr
 8000c5e:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000c62:	d104      	bne.n	8000c6e <__addsf3+0x126>
 8000c64:	0040      	lsls	r0, r0, #1
 8000c66:	bf28      	it	cs
 8000c68:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000c6c:	4770      	bx	lr
 8000c6e:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000c72:	bf3c      	itt	cc
 8000c74:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000c78:	4770      	bxcc	lr
 8000c7a:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000c7e:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000c82:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c86:	4770      	bx	lr
 8000c88:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000c8c:	bf16      	itet	ne
 8000c8e:	4608      	movne	r0, r1
 8000c90:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000c94:	4601      	movne	r1, r0
 8000c96:	0242      	lsls	r2, r0, #9
 8000c98:	bf06      	itte	eq
 8000c9a:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000c9e:	ea90 0f01 	teqeq	r0, r1
 8000ca2:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000ca6:	4770      	bx	lr

08000ca8 <__aeabi_ui2f>:
 8000ca8:	f04f 0300 	mov.w	r3, #0
 8000cac:	e004      	b.n	8000cb8 <__aeabi_i2f+0x8>
 8000cae:	bf00      	nop

08000cb0 <__aeabi_i2f>:
 8000cb0:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000cb4:	bf48      	it	mi
 8000cb6:	4240      	negmi	r0, r0
 8000cb8:	ea5f 0c00 	movs.w	ip, r0
 8000cbc:	bf08      	it	eq
 8000cbe:	4770      	bxeq	lr
 8000cc0:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000cc4:	4601      	mov	r1, r0
 8000cc6:	f04f 0000 	mov.w	r0, #0
 8000cca:	e01c      	b.n	8000d06 <__aeabi_l2f+0x2a>

08000ccc <__aeabi_ul2f>:
 8000ccc:	ea50 0201 	orrs.w	r2, r0, r1
 8000cd0:	bf08      	it	eq
 8000cd2:	4770      	bxeq	lr
 8000cd4:	f04f 0300 	mov.w	r3, #0
 8000cd8:	e00a      	b.n	8000cf0 <__aeabi_l2f+0x14>
 8000cda:	bf00      	nop

08000cdc <__aeabi_l2f>:
 8000cdc:	ea50 0201 	orrs.w	r2, r0, r1
 8000ce0:	bf08      	it	eq
 8000ce2:	4770      	bxeq	lr
 8000ce4:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000ce8:	d502      	bpl.n	8000cf0 <__aeabi_l2f+0x14>
 8000cea:	4240      	negs	r0, r0
 8000cec:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cf0:	ea5f 0c01 	movs.w	ip, r1
 8000cf4:	bf02      	ittt	eq
 8000cf6:	4684      	moveq	ip, r0
 8000cf8:	4601      	moveq	r1, r0
 8000cfa:	2000      	moveq	r0, #0
 8000cfc:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000d00:	bf08      	it	eq
 8000d02:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000d06:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000d0a:	fabc f28c 	clz	r2, ip
 8000d0e:	3a08      	subs	r2, #8
 8000d10:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d14:	db10      	blt.n	8000d38 <__aeabi_l2f+0x5c>
 8000d16:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d1a:	4463      	add	r3, ip
 8000d1c:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d20:	f1c2 0220 	rsb	r2, r2, #32
 8000d24:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000d28:	fa20 f202 	lsr.w	r2, r0, r2
 8000d2c:	eb43 0002 	adc.w	r0, r3, r2
 8000d30:	bf08      	it	eq
 8000d32:	f020 0001 	biceq.w	r0, r0, #1
 8000d36:	4770      	bx	lr
 8000d38:	f102 0220 	add.w	r2, r2, #32
 8000d3c:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d40:	f1c2 0220 	rsb	r2, r2, #32
 8000d44:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d48:	fa21 f202 	lsr.w	r2, r1, r2
 8000d4c:	eb43 0002 	adc.w	r0, r3, r2
 8000d50:	bf08      	it	eq
 8000d52:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d56:	4770      	bx	lr

08000d58 <__aeabi_fmul>:
 8000d58:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000d5c:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d60:	bf1e      	ittt	ne
 8000d62:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d66:	ea92 0f0c 	teqne	r2, ip
 8000d6a:	ea93 0f0c 	teqne	r3, ip
 8000d6e:	d06f      	beq.n	8000e50 <__aeabi_fmul+0xf8>
 8000d70:	441a      	add	r2, r3
 8000d72:	ea80 0c01 	eor.w	ip, r0, r1
 8000d76:	0240      	lsls	r0, r0, #9
 8000d78:	bf18      	it	ne
 8000d7a:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000d7e:	d01e      	beq.n	8000dbe <__aeabi_fmul+0x66>
 8000d80:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000d84:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000d88:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000d8c:	fba0 3101 	umull	r3, r1, r0, r1
 8000d90:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000d94:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8000d98:	bf3e      	ittt	cc
 8000d9a:	0049      	lslcc	r1, r1, #1
 8000d9c:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000da0:	005b      	lslcc	r3, r3, #1
 8000da2:	ea40 0001 	orr.w	r0, r0, r1
 8000da6:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 8000daa:	2afd      	cmp	r2, #253	@ 0xfd
 8000dac:	d81d      	bhi.n	8000dea <__aeabi_fmul+0x92>
 8000dae:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8000db2:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000db6:	bf08      	it	eq
 8000db8:	f020 0001 	biceq.w	r0, r0, #1
 8000dbc:	4770      	bx	lr
 8000dbe:	f090 0f00 	teq	r0, #0
 8000dc2:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000dc6:	bf08      	it	eq
 8000dc8:	0249      	lsleq	r1, r1, #9
 8000dca:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000dce:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000dd2:	3a7f      	subs	r2, #127	@ 0x7f
 8000dd4:	bfc2      	ittt	gt
 8000dd6:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000dda:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000dde:	4770      	bxgt	lr
 8000de0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000de4:	f04f 0300 	mov.w	r3, #0
 8000de8:	3a01      	subs	r2, #1
 8000dea:	dc5d      	bgt.n	8000ea8 <__aeabi_fmul+0x150>
 8000dec:	f112 0f19 	cmn.w	r2, #25
 8000df0:	bfdc      	itt	le
 8000df2:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000df6:	4770      	bxle	lr
 8000df8:	f1c2 0200 	rsb	r2, r2, #0
 8000dfc:	0041      	lsls	r1, r0, #1
 8000dfe:	fa21 f102 	lsr.w	r1, r1, r2
 8000e02:	f1c2 0220 	rsb	r2, r2, #32
 8000e06:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e0a:	ea5f 0031 	movs.w	r0, r1, rrx
 8000e0e:	f140 0000 	adc.w	r0, r0, #0
 8000e12:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000e16:	bf08      	it	eq
 8000e18:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e1c:	4770      	bx	lr
 8000e1e:	f092 0f00 	teq	r2, #0
 8000e22:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000e26:	bf02      	ittt	eq
 8000e28:	0040      	lsleq	r0, r0, #1
 8000e2a:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000e2e:	3a01      	subeq	r2, #1
 8000e30:	d0f9      	beq.n	8000e26 <__aeabi_fmul+0xce>
 8000e32:	ea40 000c 	orr.w	r0, r0, ip
 8000e36:	f093 0f00 	teq	r3, #0
 8000e3a:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000e3e:	bf02      	ittt	eq
 8000e40:	0049      	lsleq	r1, r1, #1
 8000e42:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000e46:	3b01      	subeq	r3, #1
 8000e48:	d0f9      	beq.n	8000e3e <__aeabi_fmul+0xe6>
 8000e4a:	ea41 010c 	orr.w	r1, r1, ip
 8000e4e:	e78f      	b.n	8000d70 <__aeabi_fmul+0x18>
 8000e50:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e54:	ea92 0f0c 	teq	r2, ip
 8000e58:	bf18      	it	ne
 8000e5a:	ea93 0f0c 	teqne	r3, ip
 8000e5e:	d00a      	beq.n	8000e76 <__aeabi_fmul+0x11e>
 8000e60:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000e64:	bf18      	it	ne
 8000e66:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000e6a:	d1d8      	bne.n	8000e1e <__aeabi_fmul+0xc6>
 8000e6c:	ea80 0001 	eor.w	r0, r0, r1
 8000e70:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000e74:	4770      	bx	lr
 8000e76:	f090 0f00 	teq	r0, #0
 8000e7a:	bf17      	itett	ne
 8000e7c:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000e80:	4608      	moveq	r0, r1
 8000e82:	f091 0f00 	teqne	r1, #0
 8000e86:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000e8a:	d014      	beq.n	8000eb6 <__aeabi_fmul+0x15e>
 8000e8c:	ea92 0f0c 	teq	r2, ip
 8000e90:	d101      	bne.n	8000e96 <__aeabi_fmul+0x13e>
 8000e92:	0242      	lsls	r2, r0, #9
 8000e94:	d10f      	bne.n	8000eb6 <__aeabi_fmul+0x15e>
 8000e96:	ea93 0f0c 	teq	r3, ip
 8000e9a:	d103      	bne.n	8000ea4 <__aeabi_fmul+0x14c>
 8000e9c:	024b      	lsls	r3, r1, #9
 8000e9e:	bf18      	it	ne
 8000ea0:	4608      	movne	r0, r1
 8000ea2:	d108      	bne.n	8000eb6 <__aeabi_fmul+0x15e>
 8000ea4:	ea80 0001 	eor.w	r0, r0, r1
 8000ea8:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000eac:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000eb0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000eb4:	4770      	bx	lr
 8000eb6:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000eba:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 8000ebe:	4770      	bx	lr

08000ec0 <__aeabi_fdiv>:
 8000ec0:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000ec4:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000ec8:	bf1e      	ittt	ne
 8000eca:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000ece:	ea92 0f0c 	teqne	r2, ip
 8000ed2:	ea93 0f0c 	teqne	r3, ip
 8000ed6:	d069      	beq.n	8000fac <__aeabi_fdiv+0xec>
 8000ed8:	eba2 0203 	sub.w	r2, r2, r3
 8000edc:	ea80 0c01 	eor.w	ip, r0, r1
 8000ee0:	0249      	lsls	r1, r1, #9
 8000ee2:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000ee6:	d037      	beq.n	8000f58 <__aeabi_fdiv+0x98>
 8000ee8:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000eec:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000ef0:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000ef4:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000ef8:	428b      	cmp	r3, r1
 8000efa:	bf38      	it	cc
 8000efc:	005b      	lslcc	r3, r3, #1
 8000efe:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000f02:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 8000f06:	428b      	cmp	r3, r1
 8000f08:	bf24      	itt	cs
 8000f0a:	1a5b      	subcs	r3, r3, r1
 8000f0c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000f10:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000f14:	bf24      	itt	cs
 8000f16:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000f1a:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000f1e:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000f22:	bf24      	itt	cs
 8000f24:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f28:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f2c:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000f30:	bf24      	itt	cs
 8000f32:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000f36:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000f3a:	011b      	lsls	r3, r3, #4
 8000f3c:	bf18      	it	ne
 8000f3e:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000f42:	d1e0      	bne.n	8000f06 <__aeabi_fdiv+0x46>
 8000f44:	2afd      	cmp	r2, #253	@ 0xfd
 8000f46:	f63f af50 	bhi.w	8000dea <__aeabi_fmul+0x92>
 8000f4a:	428b      	cmp	r3, r1
 8000f4c:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f50:	bf08      	it	eq
 8000f52:	f020 0001 	biceq.w	r0, r0, #1
 8000f56:	4770      	bx	lr
 8000f58:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000f5c:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000f60:	327f      	adds	r2, #127	@ 0x7f
 8000f62:	bfc2      	ittt	gt
 8000f64:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000f68:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000f6c:	4770      	bxgt	lr
 8000f6e:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000f72:	f04f 0300 	mov.w	r3, #0
 8000f76:	3a01      	subs	r2, #1
 8000f78:	e737      	b.n	8000dea <__aeabi_fmul+0x92>
 8000f7a:	f092 0f00 	teq	r2, #0
 8000f7e:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000f82:	bf02      	ittt	eq
 8000f84:	0040      	lsleq	r0, r0, #1
 8000f86:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000f8a:	3a01      	subeq	r2, #1
 8000f8c:	d0f9      	beq.n	8000f82 <__aeabi_fdiv+0xc2>
 8000f8e:	ea40 000c 	orr.w	r0, r0, ip
 8000f92:	f093 0f00 	teq	r3, #0
 8000f96:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000f9a:	bf02      	ittt	eq
 8000f9c:	0049      	lsleq	r1, r1, #1
 8000f9e:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000fa2:	3b01      	subeq	r3, #1
 8000fa4:	d0f9      	beq.n	8000f9a <__aeabi_fdiv+0xda>
 8000fa6:	ea41 010c 	orr.w	r1, r1, ip
 8000faa:	e795      	b.n	8000ed8 <__aeabi_fdiv+0x18>
 8000fac:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000fb0:	ea92 0f0c 	teq	r2, ip
 8000fb4:	d108      	bne.n	8000fc8 <__aeabi_fdiv+0x108>
 8000fb6:	0242      	lsls	r2, r0, #9
 8000fb8:	f47f af7d 	bne.w	8000eb6 <__aeabi_fmul+0x15e>
 8000fbc:	ea93 0f0c 	teq	r3, ip
 8000fc0:	f47f af70 	bne.w	8000ea4 <__aeabi_fmul+0x14c>
 8000fc4:	4608      	mov	r0, r1
 8000fc6:	e776      	b.n	8000eb6 <__aeabi_fmul+0x15e>
 8000fc8:	ea93 0f0c 	teq	r3, ip
 8000fcc:	d104      	bne.n	8000fd8 <__aeabi_fdiv+0x118>
 8000fce:	024b      	lsls	r3, r1, #9
 8000fd0:	f43f af4c 	beq.w	8000e6c <__aeabi_fmul+0x114>
 8000fd4:	4608      	mov	r0, r1
 8000fd6:	e76e      	b.n	8000eb6 <__aeabi_fmul+0x15e>
 8000fd8:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000fdc:	bf18      	it	ne
 8000fde:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000fe2:	d1ca      	bne.n	8000f7a <__aeabi_fdiv+0xba>
 8000fe4:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 8000fe8:	f47f af5c 	bne.w	8000ea4 <__aeabi_fmul+0x14c>
 8000fec:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 8000ff0:	f47f af3c 	bne.w	8000e6c <__aeabi_fmul+0x114>
 8000ff4:	e75f      	b.n	8000eb6 <__aeabi_fmul+0x15e>
 8000ff6:	bf00      	nop

08000ff8 <__gesf2>:
 8000ff8:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000ffc:	e006      	b.n	800100c <__cmpsf2+0x4>
 8000ffe:	bf00      	nop

08001000 <__lesf2>:
 8001000:	f04f 0c01 	mov.w	ip, #1
 8001004:	e002      	b.n	800100c <__cmpsf2+0x4>
 8001006:	bf00      	nop

08001008 <__cmpsf2>:
 8001008:	f04f 0c01 	mov.w	ip, #1
 800100c:	f84d cd04 	str.w	ip, [sp, #-4]!
 8001010:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001014:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8001018:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800101c:	bf18      	it	ne
 800101e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8001022:	d011      	beq.n	8001048 <__cmpsf2+0x40>
 8001024:	b001      	add	sp, #4
 8001026:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 800102a:	bf18      	it	ne
 800102c:	ea90 0f01 	teqne	r0, r1
 8001030:	bf58      	it	pl
 8001032:	ebb2 0003 	subspl.w	r0, r2, r3
 8001036:	bf88      	it	hi
 8001038:	17c8      	asrhi	r0, r1, #31
 800103a:	bf38      	it	cc
 800103c:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8001040:	bf18      	it	ne
 8001042:	f040 0001 	orrne.w	r0, r0, #1
 8001046:	4770      	bx	lr
 8001048:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800104c:	d102      	bne.n	8001054 <__cmpsf2+0x4c>
 800104e:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8001052:	d105      	bne.n	8001060 <__cmpsf2+0x58>
 8001054:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8001058:	d1e4      	bne.n	8001024 <__cmpsf2+0x1c>
 800105a:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 800105e:	d0e1      	beq.n	8001024 <__cmpsf2+0x1c>
 8001060:	f85d 0b04 	ldr.w	r0, [sp], #4
 8001064:	4770      	bx	lr
 8001066:	bf00      	nop

08001068 <__aeabi_cfrcmple>:
 8001068:	4684      	mov	ip, r0
 800106a:	4608      	mov	r0, r1
 800106c:	4661      	mov	r1, ip
 800106e:	e7ff      	b.n	8001070 <__aeabi_cfcmpeq>

08001070 <__aeabi_cfcmpeq>:
 8001070:	b50f      	push	{r0, r1, r2, r3, lr}
 8001072:	f7ff ffc9 	bl	8001008 <__cmpsf2>
 8001076:	2800      	cmp	r0, #0
 8001078:	bf48      	it	mi
 800107a:	f110 0f00 	cmnmi.w	r0, #0
 800107e:	bd0f      	pop	{r0, r1, r2, r3, pc}

08001080 <__aeabi_fcmpeq>:
 8001080:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001084:	f7ff fff4 	bl	8001070 <__aeabi_cfcmpeq>
 8001088:	bf0c      	ite	eq
 800108a:	2001      	moveq	r0, #1
 800108c:	2000      	movne	r0, #0
 800108e:	f85d fb08 	ldr.w	pc, [sp], #8
 8001092:	bf00      	nop

08001094 <__aeabi_fcmplt>:
 8001094:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001098:	f7ff ffea 	bl	8001070 <__aeabi_cfcmpeq>
 800109c:	bf34      	ite	cc
 800109e:	2001      	movcc	r0, #1
 80010a0:	2000      	movcs	r0, #0
 80010a2:	f85d fb08 	ldr.w	pc, [sp], #8
 80010a6:	bf00      	nop

080010a8 <__aeabi_fcmple>:
 80010a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010ac:	f7ff ffe0 	bl	8001070 <__aeabi_cfcmpeq>
 80010b0:	bf94      	ite	ls
 80010b2:	2001      	movls	r0, #1
 80010b4:	2000      	movhi	r0, #0
 80010b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80010ba:	bf00      	nop

080010bc <__aeabi_fcmpge>:
 80010bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010c0:	f7ff ffd2 	bl	8001068 <__aeabi_cfrcmple>
 80010c4:	bf94      	ite	ls
 80010c6:	2001      	movls	r0, #1
 80010c8:	2000      	movhi	r0, #0
 80010ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80010ce:	bf00      	nop

080010d0 <__aeabi_fcmpgt>:
 80010d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010d4:	f7ff ffc8 	bl	8001068 <__aeabi_cfrcmple>
 80010d8:	bf34      	ite	cc
 80010da:	2001      	movcc	r0, #1
 80010dc:	2000      	movcs	r0, #0
 80010de:	f85d fb08 	ldr.w	pc, [sp], #8
 80010e2:	bf00      	nop

080010e4 <__aeabi_f2iz>:
 80010e4:	ea4f 0240 	mov.w	r2, r0, lsl #1
 80010e8:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 80010ec:	d30f      	bcc.n	800110e <__aeabi_f2iz+0x2a>
 80010ee:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 80010f2:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 80010f6:	d90d      	bls.n	8001114 <__aeabi_f2iz+0x30>
 80010f8:	ea4f 2300 	mov.w	r3, r0, lsl #8
 80010fc:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8001100:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8001104:	fa23 f002 	lsr.w	r0, r3, r2
 8001108:	bf18      	it	ne
 800110a:	4240      	negne	r0, r0
 800110c:	4770      	bx	lr
 800110e:	f04f 0000 	mov.w	r0, #0
 8001112:	4770      	bx	lr
 8001114:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 8001118:	d101      	bne.n	800111e <__aeabi_f2iz+0x3a>
 800111a:	0242      	lsls	r2, r0, #9
 800111c:	d105      	bne.n	800112a <__aeabi_f2iz+0x46>
 800111e:	f010 4000 	ands.w	r0, r0, #2147483648	@ 0x80000000
 8001122:	bf08      	it	eq
 8001124:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8001128:	4770      	bx	lr
 800112a:	f04f 0000 	mov.w	r0, #0
 800112e:	4770      	bx	lr

08001130 <__aeabi_f2uiz>:
 8001130:	0042      	lsls	r2, r0, #1
 8001132:	d20e      	bcs.n	8001152 <__aeabi_f2uiz+0x22>
 8001134:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 8001138:	d30b      	bcc.n	8001152 <__aeabi_f2uiz+0x22>
 800113a:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 800113e:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8001142:	d409      	bmi.n	8001158 <__aeabi_f2uiz+0x28>
 8001144:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8001148:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800114c:	fa23 f002 	lsr.w	r0, r3, r2
 8001150:	4770      	bx	lr
 8001152:	f04f 0000 	mov.w	r0, #0
 8001156:	4770      	bx	lr
 8001158:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 800115c:	d101      	bne.n	8001162 <__aeabi_f2uiz+0x32>
 800115e:	0242      	lsls	r2, r0, #9
 8001160:	d102      	bne.n	8001168 <__aeabi_f2uiz+0x38>
 8001162:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001166:	4770      	bx	lr
 8001168:	f04f 0000 	mov.w	r0, #0
 800116c:	4770      	bx	lr
 800116e:	bf00      	nop

08001170 <__aeabi_d2lz>:
 8001170:	b538      	push	{r3, r4, r5, lr}
 8001172:	2200      	movs	r2, #0
 8001174:	2300      	movs	r3, #0
 8001176:	4604      	mov	r4, r0
 8001178:	460d      	mov	r5, r1
 800117a:	f7ff fc1f 	bl	80009bc <__aeabi_dcmplt>
 800117e:	b928      	cbnz	r0, 800118c <__aeabi_d2lz+0x1c>
 8001180:	4620      	mov	r0, r4
 8001182:	4629      	mov	r1, r5
 8001184:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8001188:	f000 b80a 	b.w	80011a0 <__aeabi_d2ulz>
 800118c:	4620      	mov	r0, r4
 800118e:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8001192:	f000 f805 	bl	80011a0 <__aeabi_d2ulz>
 8001196:	4240      	negs	r0, r0
 8001198:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800119c:	bd38      	pop	{r3, r4, r5, pc}
 800119e:	bf00      	nop

080011a0 <__aeabi_d2ulz>:
 80011a0:	b5d0      	push	{r4, r6, r7, lr}
 80011a2:	2200      	movs	r2, #0
 80011a4:	4b0b      	ldr	r3, [pc, #44]	@ (80011d4 <__aeabi_d2ulz+0x34>)
 80011a6:	4606      	mov	r6, r0
 80011a8:	460f      	mov	r7, r1
 80011aa:	f7ff f995 	bl	80004d8 <__aeabi_dmul>
 80011ae:	f7ff fc55 	bl	8000a5c <__aeabi_d2uiz>
 80011b2:	4604      	mov	r4, r0
 80011b4:	f7ff f916 	bl	80003e4 <__aeabi_ui2d>
 80011b8:	2200      	movs	r2, #0
 80011ba:	4b07      	ldr	r3, [pc, #28]	@ (80011d8 <__aeabi_d2ulz+0x38>)
 80011bc:	f7ff f98c 	bl	80004d8 <__aeabi_dmul>
 80011c0:	4602      	mov	r2, r0
 80011c2:	460b      	mov	r3, r1
 80011c4:	4630      	mov	r0, r6
 80011c6:	4639      	mov	r1, r7
 80011c8:	f7fe ffce 	bl	8000168 <__aeabi_dsub>
 80011cc:	f7ff fc46 	bl	8000a5c <__aeabi_d2uiz>
 80011d0:	4621      	mov	r1, r4
 80011d2:	bdd0      	pop	{r4, r6, r7, pc}
 80011d4:	3df00000 	.word	0x3df00000
 80011d8:	41f00000 	.word	0x41f00000

080011dc <set_speed>:
uint32_t last_mot_speed_count = 0;
uint32_t mot_speed_setpoint = 0;
uint8_t overflow_detected = 1;
uint8_t output_mode = SINE; // 0: square, 1: Sinewave
void set_speed(float value)
{
 80011dc:	b580      	push	{r7, lr}
 80011de:	b082      	sub	sp, #8
 80011e0:	af00      	add	r7, sp, #0
 80011e2:	6078      	str	r0, [r7, #4]
	mot_speed_setpoint = 27.7778e3f/(value);
 80011e4:	6879      	ldr	r1, [r7, #4]
 80011e6:	4807      	ldr	r0, [pc, #28]	@ (8001204 <set_speed+0x28>)
 80011e8:	f7ff fe6a 	bl	8000ec0 <__aeabi_fdiv>
 80011ec:	4603      	mov	r3, r0
 80011ee:	4618      	mov	r0, r3
 80011f0:	f7ff ff9e 	bl	8001130 <__aeabi_f2uiz>
 80011f4:	4603      	mov	r3, r0
 80011f6:	4a04      	ldr	r2, [pc, #16]	@ (8001208 <set_speed+0x2c>)
 80011f8:	6013      	str	r3, [r2, #0]
}
 80011fa:	bf00      	nop
 80011fc:	3708      	adds	r7, #8
 80011fe:	46bd      	mov	sp, r7
 8001200:	bd80      	pop	{r7, pc}
 8001202:	bf00      	nop
 8001204:	46d9039a 	.word	0x46d9039a
 8001208:	2000036c 	.word	0x2000036c

0800120c <get_speed>:

float get_speed(void)
{
 800120c:	b580      	push	{r7, lr}
 800120e:	af00      	add	r7, sp, #0
	return 27.7778e3f/(float)mot_speed_setpoint;
 8001210:	4b06      	ldr	r3, [pc, #24]	@ (800122c <get_speed+0x20>)
 8001212:	681b      	ldr	r3, [r3, #0]
 8001214:	4618      	mov	r0, r3
 8001216:	f7ff fd47 	bl	8000ca8 <__aeabi_ui2f>
 800121a:	4603      	mov	r3, r0
 800121c:	4619      	mov	r1, r3
 800121e:	4804      	ldr	r0, [pc, #16]	@ (8001230 <get_speed+0x24>)
 8001220:	f7ff fe4e 	bl	8000ec0 <__aeabi_fdiv>
 8001224:	4603      	mov	r3, r0
}
 8001226:	4618      	mov	r0, r3
 8001228:	bd80      	pop	{r7, pc}
 800122a:	bf00      	nop
 800122c:	2000036c 	.word	0x2000036c
 8001230:	46d9039a 	.word	0x46d9039a

08001234 <get_speed_meas>:

float get_speed_meas(void)
{
 8001234:	b580      	push	{r7, lr}
 8001236:	b082      	sub	sp, #8
 8001238:	af00      	add	r7, sp, #0
	float res = 27.7778e3f/(float)(last_mot_speed_count);
 800123a:	4b08      	ldr	r3, [pc, #32]	@ (800125c <get_speed_meas+0x28>)
 800123c:	681b      	ldr	r3, [r3, #0]
 800123e:	4618      	mov	r0, r3
 8001240:	f7ff fd32 	bl	8000ca8 <__aeabi_ui2f>
 8001244:	4603      	mov	r3, r0
 8001246:	4619      	mov	r1, r3
 8001248:	4805      	ldr	r0, [pc, #20]	@ (8001260 <get_speed_meas+0x2c>)
 800124a:	f7ff fe39 	bl	8000ec0 <__aeabi_fdiv>
 800124e:	4603      	mov	r3, r0
 8001250:	607b      	str	r3, [r7, #4]
	return res;
 8001252:	687b      	ldr	r3, [r7, #4]
}
 8001254:	4618      	mov	r0, r3
 8001256:	3708      	adds	r7, #8
 8001258:	46bd      	mov	sp, r7
 800125a:	bd80      	pop	{r7, pc}
 800125c:	20000368 	.word	0x20000368
 8001260:	46d9039a 	.word	0x46d9039a

08001264 <HAL_TIM_IC_CaptureCallback>:
// Input compare
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8001264:	b580      	push	{r7, lr}
 8001266:	b082      	sub	sp, #8
 8001268:	af00      	add	r7, sp, #0
 800126a:	6078      	str	r0, [r7, #4]
	// current is in the order of 500 per amp
	/*
	 * In principle an error arround 1k cnts should increase the current by less than an amp to soften the current ramp.
	 * ESTO SALIO A OJO, NO HAY MATEMATICA
	 */
	HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_1);
 800126c:	2102      	movs	r1, #2
 800126e:	484e      	ldr	r0, [pc, #312]	@ (80013a8 <HAL_TIM_IC_CaptureCallback+0x144>)
 8001270:	f002 fbdf 	bl	8003a32 <HAL_GPIO_TogglePin>
	mot_speed_count = htim->Instance->CCR1;
 8001274:	687b      	ldr	r3, [r7, #4]
 8001276:	681b      	ldr	r3, [r3, #0]
 8001278:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800127a:	4a4c      	ldr	r2, [pc, #304]	@ (80013ac <HAL_TIM_IC_CaptureCallback+0x148>)
 800127c:	6013      	str	r3, [r2, #0]
	if (mot_speed_count < 2000){
 800127e:	4b4b      	ldr	r3, [pc, #300]	@ (80013ac <HAL_TIM_IC_CaptureCallback+0x148>)
 8001280:	681b      	ldr	r3, [r3, #0]
 8001282:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8001286:	d203      	bcs.n	8001290 <HAL_TIM_IC_CaptureCallback+0x2c>
		mot_speed_count = last_mot_speed_count;
 8001288:	4b49      	ldr	r3, [pc, #292]	@ (80013b0 <HAL_TIM_IC_CaptureCallback+0x14c>)
 800128a:	681b      	ldr	r3, [r3, #0]
 800128c:	4a47      	ldr	r2, [pc, #284]	@ (80013ac <HAL_TIM_IC_CaptureCallback+0x148>)
 800128e:	6013      	str	r3, [r2, #0]
	}
	hall_A = HAL_GPIO_ReadPin(HALL_PORT, HALL_A);
 8001290:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001294:	4847      	ldr	r0, [pc, #284]	@ (80013b4 <HAL_TIM_IC_CaptureCallback+0x150>)
 8001296:	f002 fb9d 	bl	80039d4 <HAL_GPIO_ReadPin>
 800129a:	4603      	mov	r3, r0
 800129c:	461a      	mov	r2, r3
 800129e:	4b46      	ldr	r3, [pc, #280]	@ (80013b8 <HAL_TIM_IC_CaptureCallback+0x154>)
 80012a0:	701a      	strb	r2, [r3, #0]
	hall_B = HAL_GPIO_ReadPin(HALL_PORT, HALL_B);
 80012a2:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80012a6:	4843      	ldr	r0, [pc, #268]	@ (80013b4 <HAL_TIM_IC_CaptureCallback+0x150>)
 80012a8:	f002 fb94 	bl	80039d4 <HAL_GPIO_ReadPin>
 80012ac:	4603      	mov	r3, r0
 80012ae:	461a      	mov	r2, r3
 80012b0:	4b42      	ldr	r3, [pc, #264]	@ (80013bc <HAL_TIM_IC_CaptureCallback+0x158>)
 80012b2:	701a      	strb	r2, [r3, #0]
	hall_C = HAL_GPIO_ReadPin(HALL_PORT, HALL_C);
 80012b4:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80012b8:	483e      	ldr	r0, [pc, #248]	@ (80013b4 <HAL_TIM_IC_CaptureCallback+0x150>)
 80012ba:	f002 fb8b 	bl	80039d4 <HAL_GPIO_ReadPin>
 80012be:	4603      	mov	r3, r0
 80012c0:	461a      	mov	r2, r3
 80012c2:	4b3f      	ldr	r3, [pc, #252]	@ (80013c0 <HAL_TIM_IC_CaptureCallback+0x15c>)
 80012c4:	701a      	strb	r2, [r3, #0]

	state = (hall_A << 2) + (hall_B << 1) + hall_C;
 80012c6:	4b3c      	ldr	r3, [pc, #240]	@ (80013b8 <HAL_TIM_IC_CaptureCallback+0x154>)
 80012c8:	781b      	ldrb	r3, [r3, #0]
 80012ca:	009b      	lsls	r3, r3, #2
 80012cc:	b29a      	uxth	r2, r3
 80012ce:	4b3b      	ldr	r3, [pc, #236]	@ (80013bc <HAL_TIM_IC_CaptureCallback+0x158>)
 80012d0:	781b      	ldrb	r3, [r3, #0]
 80012d2:	005b      	lsls	r3, r3, #1
 80012d4:	b29b      	uxth	r3, r3
 80012d6:	4413      	add	r3, r2
 80012d8:	b29b      	uxth	r3, r3
 80012da:	4a39      	ldr	r2, [pc, #228]	@ (80013c0 <HAL_TIM_IC_CaptureCallback+0x15c>)
 80012dc:	7812      	ldrb	r2, [r2, #0]
 80012de:	4413      	add	r3, r2
 80012e0:	b29a      	uxth	r2, r3
 80012e2:	4b38      	ldr	r3, [pc, #224]	@ (80013c4 <HAL_TIM_IC_CaptureCallback+0x160>)
 80012e4:	801a      	strh	r2, [r3, #0]

	htim4.Instance->CNT = 0;
 80012e6:	4b38      	ldr	r3, [pc, #224]	@ (80013c8 <HAL_TIM_IC_CaptureCallback+0x164>)
 80012e8:	681b      	ldr	r3, [r3, #0]
 80012ea:	2200      	movs	r2, #0
 80012ec:	625a      	str	r2, [r3, #36]	@ 0x24
//	}
//	else {
//		output_mode = SINE;
//	}

	switch (state) {
 80012ee:	4b35      	ldr	r3, [pc, #212]	@ (80013c4 <HAL_TIM_IC_CaptureCallback+0x160>)
 80012f0:	881b      	ldrh	r3, [r3, #0]
 80012f2:	3b01      	subs	r3, #1
 80012f4:	2b05      	cmp	r3, #5
 80012f6:	d82d      	bhi.n	8001354 <HAL_TIM_IC_CaptureCallback+0xf0>
 80012f8:	a201      	add	r2, pc, #4	@ (adr r2, 8001300 <HAL_TIM_IC_CaptureCallback+0x9c>)
 80012fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80012fe:	bf00      	nop
 8001300:	08001319 	.word	0x08001319
 8001304:	08001341 	.word	0x08001341
 8001308:	0800134b 	.word	0x0800134b
 800130c:	0800132d 	.word	0x0800132d
 8001310:	08001323 	.word	0x08001323
 8001314:	08001337 	.word	0x08001337
			case 0b001:
				set_spi_data(3072);
 8001318:	f44f 6040 	mov.w	r0, #3072	@ 0xc00
 800131c:	f000 f9a0 	bl	8001660 <set_spi_data>
				break;
 8001320:	e01d      	b.n	800135e <HAL_TIM_IC_CaptureCallback+0xfa>
			case 0b101:
				set_spi_data(3755);
 8001322:	f640 60ab 	movw	r0, #3755	@ 0xeab
 8001326:	f000 f99b 	bl	8001660 <set_spi_data>
				break;
 800132a:	e018      	b.n	800135e <HAL_TIM_IC_CaptureCallback+0xfa>
			case 0b100:
				set_spi_data(341);
 800132c:	f240 1055 	movw	r0, #341	@ 0x155
 8001330:	f000 f996 	bl	8001660 <set_spi_data>
				break;
 8001334:	e013      	b.n	800135e <HAL_TIM_IC_CaptureCallback+0xfa>
			case 0b110:
				set_spi_data(1024);
 8001336:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 800133a:	f000 f991 	bl	8001660 <set_spi_data>
				break;
 800133e:	e00e      	b.n	800135e <HAL_TIM_IC_CaptureCallback+0xfa>
			case 0b010:
				set_spi_data(1707);
 8001340:	f240 60ab 	movw	r0, #1707	@ 0x6ab
 8001344:	f000 f98c 	bl	8001660 <set_spi_data>
				break;
 8001348:	e009      	b.n	800135e <HAL_TIM_IC_CaptureCallback+0xfa>
			case 0b011:
				set_spi_data(2391);
 800134a:	f640 1057 	movw	r0, #2391	@ 0x957
 800134e:	f000 f987 	bl	8001660 <set_spi_data>
				break;
 8001352:	e004      	b.n	800135e <HAL_TIM_IC_CaptureCallback+0xfa>

			default:
				set_spi_data(3072);
 8001354:	f44f 6040 	mov.w	r0, #3072	@ 0xc00
 8001358:	f000 f982 	bl	8001660 <set_spi_data>
				break;
 800135c:	bf00      	nop
		}
	if (output_mode == SINE){
 800135e:	4b1b      	ldr	r3, [pc, #108]	@ (80013cc <HAL_TIM_IC_CaptureCallback+0x168>)
 8001360:	781b      	ldrb	r3, [r3, #0]
 8001362:	2b01      	cmp	r3, #1
 8001364:	d10f      	bne.n	8001386 <HAL_TIM_IC_CaptureCallback+0x122>
		freq = 1000000/mot_speed_count;
 8001366:	4b11      	ldr	r3, [pc, #68]	@ (80013ac <HAL_TIM_IC_CaptureCallback+0x148>)
 8001368:	681b      	ldr	r3, [r3, #0]
 800136a:	4a19      	ldr	r2, [pc, #100]	@ (80013d0 <HAL_TIM_IC_CaptureCallback+0x16c>)
 800136c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001370:	b29a      	uxth	r2, r3
 8001372:	4b18      	ldr	r3, [pc, #96]	@ (80013d4 <HAL_TIM_IC_CaptureCallback+0x170>)
 8001374:	801a      	strh	r2, [r3, #0]
		set_offset(freq/2);
 8001376:	4b17      	ldr	r3, [pc, #92]	@ (80013d4 <HAL_TIM_IC_CaptureCallback+0x170>)
 8001378:	881b      	ldrh	r3, [r3, #0]
 800137a:	085b      	lsrs	r3, r3, #1
 800137c:	b29b      	uxth	r3, r3
 800137e:	4618      	mov	r0, r3
 8001380:	f000 f97e 	bl	8001680 <set_offset>
 8001384:	e005      	b.n	8001392 <HAL_TIM_IC_CaptureCallback+0x12e>
	}
	else {
		set_offset(0);
 8001386:	2000      	movs	r0, #0
 8001388:	f000 f97a 	bl	8001680 <set_offset>
		overflow_detected = 0;
 800138c:	4b12      	ldr	r3, [pc, #72]	@ (80013d8 <HAL_TIM_IC_CaptureCallback+0x174>)
 800138e:	2200      	movs	r2, #0
 8001390:	701a      	strb	r2, [r3, #0]
	}
	last_mot_speed_count = mot_speed_count;
 8001392:	4b06      	ldr	r3, [pc, #24]	@ (80013ac <HAL_TIM_IC_CaptureCallback+0x148>)
 8001394:	681b      	ldr	r3, [r3, #0]
 8001396:	4a06      	ldr	r2, [pc, #24]	@ (80013b0 <HAL_TIM_IC_CaptureCallback+0x14c>)
 8001398:	6013      	str	r3, [r2, #0]
	mot_speed_count = 0;
 800139a:	4b04      	ldr	r3, [pc, #16]	@ (80013ac <HAL_TIM_IC_CaptureCallback+0x148>)
 800139c:	2200      	movs	r2, #0
 800139e:	601a      	str	r2, [r3, #0]
}
 80013a0:	bf00      	nop
 80013a2:	3708      	adds	r7, #8
 80013a4:	46bd      	mov	sp, r7
 80013a6:	bd80      	pop	{r7, pc}
 80013a8:	40010c00 	.word	0x40010c00
 80013ac:	20000364 	.word	0x20000364
 80013b0:	20000368 	.word	0x20000368
 80013b4:	40010800 	.word	0x40010800
 80013b8:	20000370 	.word	0x20000370
 80013bc:	20000371 	.word	0x20000371
 80013c0:	20000372 	.word	0x20000372
 80013c4:	20000374 	.word	0x20000374
 80013c8:	200004ec 	.word	0x200004ec
 80013cc:	20000001 	.word	0x20000001
 80013d0:	000f4240 	.word	0x000f4240
 80013d4:	20000376 	.word	0x20000376
 80013d8:	20000000 	.word	0x20000000

080013dc <HAL_TIM_PeriodElapsedCallback>:

// Overflow
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80013dc:	b580      	push	{r7, lr}
 80013de:	b082      	sub	sp, #8
 80013e0:	af00      	add	r7, sp, #0
 80013e2:	6078      	str	r0, [r7, #4]
	HAL_TIM_Base_Stop(htim);
 80013e4:	6878      	ldr	r0, [r7, #4]
 80013e6:	f005 f9d1 	bl	800678c <HAL_TIM_Base_Stop>
	overflow_detected = 1;
 80013ea:	4b05      	ldr	r3, [pc, #20]	@ (8001400 <HAL_TIM_PeriodElapsedCallback+0x24>)
 80013ec:	2201      	movs	r2, #1
 80013ee:	701a      	strb	r2, [r3, #0]
	HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_0);
 80013f0:	2101      	movs	r1, #1
 80013f2:	4804      	ldr	r0, [pc, #16]	@ (8001404 <HAL_TIM_PeriodElapsedCallback+0x28>)
 80013f4:	f002 fb1d 	bl	8003a32 <HAL_GPIO_TogglePin>
}
 80013f8:	bf00      	nop
 80013fa:	3708      	adds	r7, #8
 80013fc:	46bd      	mov	sp, r7
 80013fe:	bd80      	pop	{r7, pc}
 8001400:	20000000 	.word	0x20000000
 8001404:	40010c00 	.word	0x40010c00

08001408 <curr_control_init>:
static int16_t max_curr = 0;
static bool calibrated = false;


void curr_control_init(ADC_HandleTypeDef *hadc, TIM_HandleTypeDef *htim)
{
 8001408:	b580      	push	{r7, lr}
 800140a:	b082      	sub	sp, #8
 800140c:	af00      	add	r7, sp, #0
 800140e:	6078      	str	r0, [r7, #4]
 8001410:	6039      	str	r1, [r7, #0]

	HAL_GPIO_WritePin(H_BRIDGE_GPIO_PORT, H_BRIDGE_1_A, GPIO_PIN_RESET);
 8001412:	2200      	movs	r2, #0
 8001414:	2101      	movs	r1, #1
 8001416:	4817      	ldr	r0, [pc, #92]	@ (8001474 <curr_control_init+0x6c>)
 8001418:	f002 faf3 	bl	8003a02 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(H_BRIDGE_GPIO_PORT, H_BRIDGE_2_A, GPIO_PIN_RESET);
 800141c:	2200      	movs	r2, #0
 800141e:	2102      	movs	r1, #2
 8001420:	4814      	ldr	r0, [pc, #80]	@ (8001474 <curr_control_init+0x6c>)
 8001422:	f002 faee 	bl	8003a02 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(H_BRIDGE_GPIO_PORT, H_BRIDGE_1_B, GPIO_PIN_RESET);
 8001426:	2200      	movs	r2, #0
 8001428:	2104      	movs	r1, #4
 800142a:	4812      	ldr	r0, [pc, #72]	@ (8001474 <curr_control_init+0x6c>)
 800142c:	f002 fae9 	bl	8003a02 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(H_BRIDGE_GPIO_PORT, H_BRIDGE_2_B, GPIO_PIN_SET);
 8001430:	2201      	movs	r2, #1
 8001432:	2108      	movs	r1, #8
 8001434:	480f      	ldr	r0, [pc, #60]	@ (8001474 <curr_control_init+0x6c>)
 8001436:	f002 fae4 	bl	8003a02 <HAL_GPIO_WritePin>

	if (HAL_ADCEx_Calibration_Start(hadc) != HAL_OK)
 800143a:	6878      	ldr	r0, [r7, #4]
 800143c:	f001 fd1a 	bl	8002e74 <HAL_ADCEx_Calibration_Start>
 8001440:	4603      	mov	r3, r0
 8001442:	2b00      	cmp	r3, #0
 8001444:	d001      	beq.n	800144a <curr_control_init+0x42>
	{
		Error_Handler();
 8001446:	f000 fda5 	bl	8001f94 <Error_Handler>
	}

	if (HAL_ADC_Start_IT(hadc) != HAL_OK)
 800144a:	6878      	ldr	r0, [r7, #4]
 800144c:	f001 f9f4 	bl	8002838 <HAL_ADC_Start_IT>
 8001450:	4603      	mov	r3, r0
 8001452:	2b00      	cmp	r3, #0
 8001454:	d001      	beq.n	800145a <curr_control_init+0x52>
	{
		Error_Handler();
 8001456:	f000 fd9d 	bl	8001f94 <Error_Handler>
	}

	if (HAL_TIMEx_PWMN_Start(htim, TIM_CHANNEL_1) != HAL_OK)
 800145a:	2100      	movs	r1, #0
 800145c:	6838      	ldr	r0, [r7, #0]
 800145e:	f006 f92f 	bl	80076c0 <HAL_TIMEx_PWMN_Start>
 8001462:	4603      	mov	r3, r0
 8001464:	2b00      	cmp	r3, #0
 8001466:	d001      	beq.n	800146c <curr_control_init+0x64>
	{
		Error_Handler();
 8001468:	f000 fd94 	bl	8001f94 <Error_Handler>
	}


}
 800146c:	bf00      	nop
 800146e:	3708      	adds	r7, #8
 8001470:	46bd      	mov	sp, r7
 8001472:	bd80      	pop	{r7, pc}
 8001474:	40010800 	.word	0x40010800

08001478 <get_I_meas>:

float get_I_meas()
{
 8001478:	b580      	push	{r7, lr}
 800147a:	af00      	add	r7, sp, #0
	return (float)(adc_value-i_offset)/(float)SENS_SENSITIVITY;
 800147c:	4b09      	ldr	r3, [pc, #36]	@ (80014a4 <get_I_meas+0x2c>)
 800147e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001482:	461a      	mov	r2, r3
 8001484:	4b08      	ldr	r3, [pc, #32]	@ (80014a8 <get_I_meas+0x30>)
 8001486:	f9b3 3000 	ldrsh.w	r3, [r3]
 800148a:	1ad3      	subs	r3, r2, r3
 800148c:	4618      	mov	r0, r3
 800148e:	f7ff fc0f 	bl	8000cb0 <__aeabi_i2f>
 8001492:	4603      	mov	r3, r0
 8001494:	4905      	ldr	r1, [pc, #20]	@ (80014ac <get_I_meas+0x34>)
 8001496:	4618      	mov	r0, r3
 8001498:	f7ff fd12 	bl	8000ec0 <__aeabi_fdiv>
 800149c:	4603      	mov	r3, r0
}
 800149e:	4618      	mov	r0, r3
 80014a0:	bd80      	pop	{r7, pc}
 80014a2:	bf00      	nop
 80014a4:	20000378 	.word	0x20000378
 80014a8:	2000037c 	.word	0x2000037c
 80014ac:	43f80000 	.word	0x43f80000

080014b0 <get_I_float>:

float get_I_float()
{
 80014b0:	b580      	push	{r7, lr}
 80014b2:	af00      	add	r7, sp, #0
	return (float)(i_ref_int-i_offset)/(float)SENS_SENSITIVITY;
 80014b4:	4b09      	ldr	r3, [pc, #36]	@ (80014dc <get_I_float+0x2c>)
 80014b6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80014ba:	461a      	mov	r2, r3
 80014bc:	4b08      	ldr	r3, [pc, #32]	@ (80014e0 <get_I_float+0x30>)
 80014be:	f9b3 3000 	ldrsh.w	r3, [r3]
 80014c2:	1ad3      	subs	r3, r2, r3
 80014c4:	4618      	mov	r0, r3
 80014c6:	f7ff fbf3 	bl	8000cb0 <__aeabi_i2f>
 80014ca:	4603      	mov	r3, r0
 80014cc:	4905      	ldr	r1, [pc, #20]	@ (80014e4 <get_I_float+0x34>)
 80014ce:	4618      	mov	r0, r3
 80014d0:	f7ff fcf6 	bl	8000ec0 <__aeabi_fdiv>
 80014d4:	4603      	mov	r3, r0
}
 80014d6:	4618      	mov	r0, r3
 80014d8:	bd80      	pop	{r7, pc}
 80014da:	bf00      	nop
 80014dc:	2000037a 	.word	0x2000037a
 80014e0:	2000037c 	.word	0x2000037c
 80014e4:	43f80000 	.word	0x43f80000

080014e8 <set_I_float>:
uint16_t get_I_int()
{
	return i_ref_int - i_offset;
}
void set_I_float(float i)
{
 80014e8:	b590      	push	{r4, r7, lr}
 80014ea:	b083      	sub	sp, #12
 80014ec:	af00      	add	r7, sp, #0
 80014ee:	6078      	str	r0, [r7, #4]
	if (i > MAX_CURR || i < 0.0)
 80014f0:	4916      	ldr	r1, [pc, #88]	@ (800154c <set_I_float+0x64>)
 80014f2:	6878      	ldr	r0, [r7, #4]
 80014f4:	f7ff fdec 	bl	80010d0 <__aeabi_fcmpgt>
 80014f8:	4603      	mov	r3, r0
 80014fa:	2b00      	cmp	r3, #0
 80014fc:	d107      	bne.n	800150e <set_I_float+0x26>
 80014fe:	f04f 0100 	mov.w	r1, #0
 8001502:	6878      	ldr	r0, [r7, #4]
 8001504:	f7ff fdc6 	bl	8001094 <__aeabi_fcmplt>
 8001508:	4603      	mov	r3, r0
 800150a:	2b00      	cmp	r3, #0
 800150c:	d001      	beq.n	8001512 <set_I_float+0x2a>
	{
		i = MAX_CURR;
 800150e:	4b0f      	ldr	r3, [pc, #60]	@ (800154c <set_I_float+0x64>)
 8001510:	607b      	str	r3, [r7, #4]
	}
	i_ref_int = i * SENS_SENSITIVITY + i_offset;
 8001512:	490f      	ldr	r1, [pc, #60]	@ (8001550 <set_I_float+0x68>)
 8001514:	6878      	ldr	r0, [r7, #4]
 8001516:	f7ff fc1f 	bl	8000d58 <__aeabi_fmul>
 800151a:	4603      	mov	r3, r0
 800151c:	461c      	mov	r4, r3
 800151e:	4b0d      	ldr	r3, [pc, #52]	@ (8001554 <set_I_float+0x6c>)
 8001520:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001524:	4618      	mov	r0, r3
 8001526:	f7ff fbc3 	bl	8000cb0 <__aeabi_i2f>
 800152a:	4603      	mov	r3, r0
 800152c:	4619      	mov	r1, r3
 800152e:	4620      	mov	r0, r4
 8001530:	f7ff fb0a 	bl	8000b48 <__addsf3>
 8001534:	4603      	mov	r3, r0
 8001536:	4618      	mov	r0, r3
 8001538:	f7ff fdd4 	bl	80010e4 <__aeabi_f2iz>
 800153c:	4603      	mov	r3, r0
 800153e:	b21a      	sxth	r2, r3
 8001540:	4b05      	ldr	r3, [pc, #20]	@ (8001558 <set_I_float+0x70>)
 8001542:	801a      	strh	r2, [r3, #0]
}
 8001544:	bf00      	nop
 8001546:	370c      	adds	r7, #12
 8001548:	46bd      	mov	sp, r7
 800154a:	bd90      	pop	{r4, r7, pc}
 800154c:	40400000 	.word	0x40400000
 8001550:	43f80000 	.word	0x43f80000
 8001554:	2000037c 	.word	0x2000037c
 8001558:	2000037a 	.word	0x2000037a

0800155c <HAL_ADC_ConvCpltCallback>:
void set_I_int(uint16_t i)
{
	i_ref_int = i > SENS_SENSITIVITY * MAX_CURR ? max_curr : i + i_offset;
}
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 800155c:	b580      	push	{r7, lr}
 800155e:	b082      	sub	sp, #8
 8001560:	af00      	add	r7, sp, #0
 8001562:	6078      	str	r0, [r7, #4]
	adc_value = HAL_ADC_GetValue(hadc);
 8001564:	6878      	ldr	r0, [r7, #4]
 8001566:	f001 fa1d 	bl	80029a4 <HAL_ADC_GetValue>
 800156a:	4603      	mov	r3, r0
 800156c:	b21a      	sxth	r2, r3
 800156e:	4b2d      	ldr	r3, [pc, #180]	@ (8001624 <HAL_ADC_ConvCpltCallback+0xc8>)
 8001570:	801a      	strh	r2, [r3, #0]
	if (!calibrated)
 8001572:	4b2d      	ldr	r3, [pc, #180]	@ (8001628 <HAL_ADC_ConvCpltCallback+0xcc>)
 8001574:	781b      	ldrb	r3, [r3, #0]
 8001576:	f083 0301 	eor.w	r3, r3, #1
 800157a:	b2db      	uxtb	r3, r3
 800157c:	2b00      	cmp	r3, #0
 800157e:	d01d      	beq.n	80015bc <HAL_ADC_ConvCpltCallback+0x60>
	{
		i_offset = adc_value;
 8001580:	4b28      	ldr	r3, [pc, #160]	@ (8001624 <HAL_ADC_ConvCpltCallback+0xc8>)
 8001582:	f9b3 2000 	ldrsh.w	r2, [r3]
 8001586:	4b29      	ldr	r3, [pc, #164]	@ (800162c <HAL_ADC_ConvCpltCallback+0xd0>)
 8001588:	801a      	strh	r2, [r3, #0]
		max_curr = MAX_CURR * SENS_SENSITIVITY + i_offset;
 800158a:	4b28      	ldr	r3, [pc, #160]	@ (800162c <HAL_ADC_ConvCpltCallback+0xd0>)
 800158c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001590:	4618      	mov	r0, r3
 8001592:	f7fe ff37 	bl	8000404 <__aeabi_i2d>
 8001596:	f04f 0200 	mov.w	r2, #0
 800159a:	4b25      	ldr	r3, [pc, #148]	@ (8001630 <HAL_ADC_ConvCpltCallback+0xd4>)
 800159c:	f7fe fde6 	bl	800016c <__adddf3>
 80015a0:	4602      	mov	r2, r0
 80015a2:	460b      	mov	r3, r1
 80015a4:	4610      	mov	r0, r2
 80015a6:	4619      	mov	r1, r3
 80015a8:	f7ff fa30 	bl	8000a0c <__aeabi_d2iz>
 80015ac:	4603      	mov	r3, r0
 80015ae:	b21a      	sxth	r2, r3
 80015b0:	4b20      	ldr	r3, [pc, #128]	@ (8001634 <HAL_ADC_ConvCpltCallback+0xd8>)
 80015b2:	801a      	strh	r2, [r3, #0]
		calibrated = true;
 80015b4:	4b1c      	ldr	r3, [pc, #112]	@ (8001628 <HAL_ADC_ConvCpltCallback+0xcc>)
 80015b6:	2201      	movs	r2, #1
 80015b8:	701a      	strb	r2, [r3, #0]
 80015ba:	e02f      	b.n	800161c <HAL_ADC_ConvCpltCallback+0xc0>
	}
	else
	{
		if (i_ref_int == i_offset)
 80015bc:	4b1e      	ldr	r3, [pc, #120]	@ (8001638 <HAL_ADC_ConvCpltCallback+0xdc>)
 80015be:	f9b3 2000 	ldrsh.w	r2, [r3]
 80015c2:	4b1a      	ldr	r3, [pc, #104]	@ (800162c <HAL_ADC_ConvCpltCallback+0xd0>)
 80015c4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80015c8:	429a      	cmp	r2, r3
 80015ca:	d10a      	bne.n	80015e2 <HAL_ADC_ConvCpltCallback+0x86>
		{
			HAL_GPIO_WritePin(H_BRIDGE_GPIO_PORT, H_BRIDGE_1_A, GPIO_PIN_RESET);
 80015cc:	2200      	movs	r2, #0
 80015ce:	2101      	movs	r1, #1
 80015d0:	481a      	ldr	r0, [pc, #104]	@ (800163c <HAL_ADC_ConvCpltCallback+0xe0>)
 80015d2:	f002 fa16 	bl	8003a02 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(H_BRIDGE_GPIO_PORT, H_BRIDGE_2_A, GPIO_PIN_SET);
 80015d6:	2201      	movs	r2, #1
 80015d8:	2102      	movs	r1, #2
 80015da:	4818      	ldr	r0, [pc, #96]	@ (800163c <HAL_ADC_ConvCpltCallback+0xe0>)
 80015dc:	f002 fa11 	bl	8003a02 <HAL_GPIO_WritePin>
			return;
 80015e0:	e01c      	b.n	800161c <HAL_ADC_ConvCpltCallback+0xc0>
		}
		if (adc_value > i_ref_int)
 80015e2:	4b10      	ldr	r3, [pc, #64]	@ (8001624 <HAL_ADC_ConvCpltCallback+0xc8>)
 80015e4:	f9b3 2000 	ldrsh.w	r2, [r3]
 80015e8:	4b13      	ldr	r3, [pc, #76]	@ (8001638 <HAL_ADC_ConvCpltCallback+0xdc>)
 80015ea:	f9b3 3000 	ldrsh.w	r3, [r3]
 80015ee:	429a      	cmp	r2, r3
 80015f0:	dd0a      	ble.n	8001608 <HAL_ADC_ConvCpltCallback+0xac>
		{
			HAL_GPIO_WritePin(H_BRIDGE_GPIO_PORT, H_BRIDGE_1_A, GPIO_PIN_RESET);
 80015f2:	2200      	movs	r2, #0
 80015f4:	2101      	movs	r1, #1
 80015f6:	4811      	ldr	r0, [pc, #68]	@ (800163c <HAL_ADC_ConvCpltCallback+0xe0>)
 80015f8:	f002 fa03 	bl	8003a02 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(H_BRIDGE_GPIO_PORT, H_BRIDGE_2_A, GPIO_PIN_SET);
 80015fc:	2201      	movs	r2, #1
 80015fe:	2102      	movs	r1, #2
 8001600:	480e      	ldr	r0, [pc, #56]	@ (800163c <HAL_ADC_ConvCpltCallback+0xe0>)
 8001602:	f002 f9fe 	bl	8003a02 <HAL_GPIO_WritePin>
 8001606:	e009      	b.n	800161c <HAL_ADC_ConvCpltCallback+0xc0>
		}
		else
		{
			HAL_GPIO_WritePin(H_BRIDGE_GPIO_PORT, H_BRIDGE_2_A, GPIO_PIN_RESET);
 8001608:	2200      	movs	r2, #0
 800160a:	2102      	movs	r1, #2
 800160c:	480b      	ldr	r0, [pc, #44]	@ (800163c <HAL_ADC_ConvCpltCallback+0xe0>)
 800160e:	f002 f9f8 	bl	8003a02 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(H_BRIDGE_GPIO_PORT, H_BRIDGE_1_A, GPIO_PIN_SET);
 8001612:	2201      	movs	r2, #1
 8001614:	2101      	movs	r1, #1
 8001616:	4809      	ldr	r0, [pc, #36]	@ (800163c <HAL_ADC_ConvCpltCallback+0xe0>)
 8001618:	f002 f9f3 	bl	8003a02 <HAL_GPIO_WritePin>
		}
	}
}
 800161c:	3708      	adds	r7, #8
 800161e:	46bd      	mov	sp, r7
 8001620:	bd80      	pop	{r7, pc}
 8001622:	bf00      	nop
 8001624:	20000378 	.word	0x20000378
 8001628:	20000380 	.word	0x20000380
 800162c:	2000037c 	.word	0x2000037c
 8001630:	40974000 	.word	0x40974000
 8001634:	2000037e 	.word	0x2000037e
 8001638:	2000037a 	.word	0x2000037a
 800163c:	40010800 	.word	0x40010800

08001640 <init_LUT_comms>:
uint16_t offset = 0;
uint16_t spi_data = 0;


void init_LUT_comms(SPI_HandleTypeDef *hspi)
{
 8001640:	b580      	push	{r7, lr}
 8001642:	b082      	sub	sp, #8
 8001644:	af00      	add	r7, sp, #0
 8001646:	6078      	str	r0, [r7, #4]
	HAL_SPI_Transmit_DMA(hspi, &spi_data, 23);
 8001648:	2217      	movs	r2, #23
 800164a:	4904      	ldr	r1, [pc, #16]	@ (800165c <init_LUT_comms+0x1c>)
 800164c:	6878      	ldr	r0, [r7, #4]
 800164e:	f004 fd55 	bl	80060fc <HAL_SPI_Transmit_DMA>
}
 8001652:	bf00      	nop
 8001654:	3708      	adds	r7, #8
 8001656:	46bd      	mov	sp, r7
 8001658:	bd80      	pop	{r7, pc}
 800165a:	bf00      	nop
 800165c:	20000384 	.word	0x20000384

08001660 <set_spi_data>:

void set_spi_data(uint16_t value)
{
 8001660:	b480      	push	{r7}
 8001662:	b083      	sub	sp, #12
 8001664:	af00      	add	r7, sp, #0
 8001666:	4603      	mov	r3, r0
 8001668:	80fb      	strh	r3, [r7, #6]
	spi_data = value;
 800166a:	4a04      	ldr	r2, [pc, #16]	@ (800167c <set_spi_data+0x1c>)
 800166c:	88fb      	ldrh	r3, [r7, #6]
 800166e:	8013      	strh	r3, [r2, #0]
}
 8001670:	bf00      	nop
 8001672:	370c      	adds	r7, #12
 8001674:	46bd      	mov	sp, r7
 8001676:	bc80      	pop	{r7}
 8001678:	4770      	bx	lr
 800167a:	bf00      	nop
 800167c:	20000384 	.word	0x20000384

08001680 <set_offset>:
{
	return spi_data;
}

void set_offset(uint16_t value)
{
 8001680:	b480      	push	{r7}
 8001682:	b083      	sub	sp, #12
 8001684:	af00      	add	r7, sp, #0
 8001686:	4603      	mov	r3, r0
 8001688:	80fb      	strh	r3, [r7, #6]
	offset = value;
 800168a:	4a04      	ldr	r2, [pc, #16]	@ (800169c <set_offset+0x1c>)
 800168c:	88fb      	ldrh	r3, [r7, #6]
 800168e:	8013      	strh	r3, [r2, #0]
}
 8001690:	bf00      	nop
 8001692:	370c      	adds	r7, #12
 8001694:	46bd      	mov	sp, r7
 8001696:	bc80      	pop	{r7}
 8001698:	4770      	bx	lr
 800169a:	bf00      	nop
 800169c:	20000382 	.word	0x20000382

080016a0 <get_offset>:

uint16_t get_offset(void)
{
 80016a0:	b480      	push	{r7}
 80016a2:	af00      	add	r7, sp, #0
	return offset;
 80016a4:	4b02      	ldr	r3, [pc, #8]	@ (80016b0 <get_offset+0x10>)
 80016a6:	881b      	ldrh	r3, [r3, #0]
}
 80016a8:	4618      	mov	r0, r3
 80016aa:	46bd      	mov	sp, r7
 80016ac:	bc80      	pop	{r7}
 80016ae:	4770      	bx	lr
 80016b0:	20000382 	.word	0x20000382

080016b4 <HAL_SPI_TxCpltCallback>:


void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
{
 80016b4:	b480      	push	{r7}
 80016b6:	b083      	sub	sp, #12
 80016b8:	af00      	add	r7, sp, #0
 80016ba:	6078      	str	r0, [r7, #4]

	if (spi_data + offset > LUT_SIZE-1) {
 80016bc:	4b10      	ldr	r3, [pc, #64]	@ (8001700 <HAL_SPI_TxCpltCallback+0x4c>)
 80016be:	881b      	ldrh	r3, [r3, #0]
 80016c0:	461a      	mov	r2, r3
 80016c2:	4b10      	ldr	r3, [pc, #64]	@ (8001704 <HAL_SPI_TxCpltCallback+0x50>)
 80016c4:	881b      	ldrh	r3, [r3, #0]
 80016c6:	4413      	add	r3, r2
 80016c8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80016cc:	db0b      	blt.n	80016e6 <HAL_SPI_TxCpltCallback+0x32>
		spi_data = spi_data + offset - (LUT_SIZE - 1);
 80016ce:	4b0c      	ldr	r3, [pc, #48]	@ (8001700 <HAL_SPI_TxCpltCallback+0x4c>)
 80016d0:	881a      	ldrh	r2, [r3, #0]
 80016d2:	4b0c      	ldr	r3, [pc, #48]	@ (8001704 <HAL_SPI_TxCpltCallback+0x50>)
 80016d4:	881b      	ldrh	r3, [r3, #0]
 80016d6:	4413      	add	r3, r2
 80016d8:	b29b      	uxth	r3, r3
 80016da:	f6a3 73ff 	subw	r3, r3, #4095	@ 0xfff
 80016de:	b29a      	uxth	r2, r3
 80016e0:	4b07      	ldr	r3, [pc, #28]	@ (8001700 <HAL_SPI_TxCpltCallback+0x4c>)
 80016e2:	801a      	strh	r2, [r3, #0]
	}
	else {
		spi_data += offset;
	}
}
 80016e4:	e007      	b.n	80016f6 <HAL_SPI_TxCpltCallback+0x42>
		spi_data += offset;
 80016e6:	4b06      	ldr	r3, [pc, #24]	@ (8001700 <HAL_SPI_TxCpltCallback+0x4c>)
 80016e8:	881a      	ldrh	r2, [r3, #0]
 80016ea:	4b06      	ldr	r3, [pc, #24]	@ (8001704 <HAL_SPI_TxCpltCallback+0x50>)
 80016ec:	881b      	ldrh	r3, [r3, #0]
 80016ee:	4413      	add	r3, r2
 80016f0:	b29a      	uxth	r2, r3
 80016f2:	4b03      	ldr	r3, [pc, #12]	@ (8001700 <HAL_SPI_TxCpltCallback+0x4c>)
 80016f4:	801a      	strh	r2, [r3, #0]
}
 80016f6:	bf00      	nop
 80016f8:	370c      	adds	r7, #12
 80016fa:	46bd      	mov	sp, r7
 80016fc:	bc80      	pop	{r7}
 80016fe:	4770      	bx	lr
 8001700:	20000384 	.word	0x20000384
 8001704:	20000382 	.word	0x20000382

08001708 <command_I>:

#include "stdio.h"
#include "string.h"


void command_I(uint8_t *buff, uint16_t size){
 8001708:	b580      	push	{r7, lr}
 800170a:	b082      	sub	sp, #8
 800170c:	af00      	add	r7, sp, #0
 800170e:	6078      	str	r0, [r7, #4]
 8001710:	460b      	mov	r3, r1
 8001712:	807b      	strh	r3, [r7, #2]
	static float i;
	if (buff[1] == '?')
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	3301      	adds	r3, #1
 8001718:	781b      	ldrb	r3, [r3, #0]
 800171a:	2b3f      	cmp	r3, #63	@ 0x3f
 800171c:	d112      	bne.n	8001744 <command_I+0x3c>
	{
		gcvt(get_I_float(), 3, buff);
 800171e:	f7ff fec7 	bl	80014b0 <get_I_float>
 8001722:	4603      	mov	r3, r0
 8001724:	4618      	mov	r0, r3
 8001726:	f7fe fe7f 	bl	8000428 <__aeabi_f2d>
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	2203      	movs	r2, #3
 800172e:	f00b fbcd 	bl	800cecc <gcvt>
		buff[4] = '\n';
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	3304      	adds	r3, #4
 8001736:	220a      	movs	r2, #10
 8001738:	701a      	strb	r2, [r3, #0]
		CDC_Transmit_FS(buff, 5);
 800173a:	2105      	movs	r1, #5
 800173c:	6878      	ldr	r0, [r7, #4]
 800173e:	f00a f8bf 	bl	800b8c0 <CDC_Transmit_FS>
 8001742:	e02f      	b.n	80017a4 <command_I+0x9c>
	}
	else if (buff[1] == '=')
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	3301      	adds	r3, #1
 8001748:	781b      	ldrb	r3, [r3, #0]
 800174a:	2b3d      	cmp	r3, #61	@ 0x3d
 800174c:	d113      	bne.n	8001776 <command_I+0x6e>
	{
		i = atof(&buff[2]);
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	3302      	adds	r3, #2
 8001752:	4618      	mov	r0, r3
 8001754:	f00a fccc 	bl	800c0f0 <atof>
 8001758:	4602      	mov	r2, r0
 800175a:	460b      	mov	r3, r1
 800175c:	4610      	mov	r0, r2
 800175e:	4619      	mov	r1, r3
 8001760:	f7ff f99c 	bl	8000a9c <__aeabi_d2f>
 8001764:	4603      	mov	r3, r0
 8001766:	4a16      	ldr	r2, [pc, #88]	@ (80017c0 <command_I+0xb8>)
 8001768:	6013      	str	r3, [r2, #0]
		set_I_float(i);
 800176a:	4b15      	ldr	r3, [pc, #84]	@ (80017c0 <command_I+0xb8>)
 800176c:	681b      	ldr	r3, [r3, #0]
 800176e:	4618      	mov	r0, r3
 8001770:	f7ff feba 	bl	80014e8 <set_I_float>
 8001774:	e016      	b.n	80017a4 <command_I+0x9c>
	}
	else if (buff[1] == 'm')
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	3301      	adds	r3, #1
 800177a:	781b      	ldrb	r3, [r3, #0]
 800177c:	2b6d      	cmp	r3, #109	@ 0x6d
 800177e:	d111      	bne.n	80017a4 <command_I+0x9c>
	{
		gcvt(get_I_meas(), 3, buff);
 8001780:	f7ff fe7a 	bl	8001478 <get_I_meas>
 8001784:	4603      	mov	r3, r0
 8001786:	4618      	mov	r0, r3
 8001788:	f7fe fe4e 	bl	8000428 <__aeabi_f2d>
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	2203      	movs	r2, #3
 8001790:	f00b fb9c 	bl	800cecc <gcvt>
		buff[4] = '\n';
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	3304      	adds	r3, #4
 8001798:	220a      	movs	r2, #10
 800179a:	701a      	strb	r2, [r3, #0]
		CDC_Transmit_FS(buff, 5);
 800179c:	2105      	movs	r1, #5
 800179e:	6878      	ldr	r0, [r7, #4]
 80017a0:	f00a f88e 	bl	800b8c0 <CDC_Transmit_FS>
	}
	while (CDC_Transmit_FS('\n', 1) == USBD_BUSY);
 80017a4:	bf00      	nop
 80017a6:	2101      	movs	r1, #1
 80017a8:	200a      	movs	r0, #10
 80017aa:	f00a f889 	bl	800b8c0 <CDC_Transmit_FS>
 80017ae:	4603      	mov	r3, r0
 80017b0:	2b01      	cmp	r3, #1
 80017b2:	d0f8      	beq.n	80017a6 <command_I+0x9e>
}
 80017b4:	bf00      	nop
 80017b6:	bf00      	nop
 80017b8:	3708      	adds	r7, #8
 80017ba:	46bd      	mov	sp, r7
 80017bc:	bd80      	pop	{r7, pc}
 80017be:	bf00      	nop
 80017c0:	20000388 	.word	0x20000388

080017c4 <command_S>:

void command_S(uint8_t *buff, uint16_t size){
 80017c4:	b580      	push	{r7, lr}
 80017c6:	b086      	sub	sp, #24
 80017c8:	af00      	add	r7, sp, #0
 80017ca:	6078      	str	r0, [r7, #4]
 80017cc:	460b      	mov	r3, r1
 80017ce:	807b      	strh	r3, [r7, #2]
	static uint16_t data;
	if (buff[1] == '?')
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	3301      	adds	r3, #1
 80017d4:	781b      	ldrb	r3, [r3, #0]
 80017d6:	2b3f      	cmp	r3, #63	@ 0x3f
 80017d8:	d11c      	bne.n	8001814 <command_S+0x50>
	{
		gcvt(get_speed(), 2, buff);
 80017da:	f7ff fd17 	bl	800120c <get_speed>
 80017de:	4603      	mov	r3, r0
 80017e0:	4618      	mov	r0, r3
 80017e2:	f7fe fe21 	bl	8000428 <__aeabi_f2d>
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	2202      	movs	r2, #2
 80017ea:	f00b fb6f 	bl	800cecc <gcvt>
		auto len = strlen(buff);
 80017ee:	6878      	ldr	r0, [r7, #4]
 80017f0:	f7fe fcae 	bl	8000150 <strlen>
 80017f4:	4603      	mov	r3, r0
 80017f6:	60fb      	str	r3, [r7, #12]
		buff[len] = '\n';
 80017f8:	68fb      	ldr	r3, [r7, #12]
 80017fa:	687a      	ldr	r2, [r7, #4]
 80017fc:	4413      	add	r3, r2
 80017fe:	220a      	movs	r2, #10
 8001800:	701a      	strb	r2, [r3, #0]
		CDC_Transmit_FS(buff, len + 1);
 8001802:	68fb      	ldr	r3, [r7, #12]
 8001804:	b29b      	uxth	r3, r3
 8001806:	3301      	adds	r3, #1
 8001808:	b29b      	uxth	r3, r3
 800180a:	4619      	mov	r1, r3
 800180c:	6878      	ldr	r0, [r7, #4]
 800180e:	f00a f857 	bl	800b8c0 <CDC_Transmit_FS>
 8001812:	e03e      	b.n	8001892 <command_S+0xce>
	}
	else if (buff[1] == '=')
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	3301      	adds	r3, #1
 8001818:	781b      	ldrb	r3, [r3, #0]
 800181a:	2b3d      	cmp	r3, #61	@ 0x3d
 800181c:	d118      	bne.n	8001850 <command_S+0x8c>
	{
		data = atof(&buff[2]);
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	3302      	adds	r3, #2
 8001822:	4618      	mov	r0, r3
 8001824:	f00a fc64 	bl	800c0f0 <atof>
 8001828:	4602      	mov	r2, r0
 800182a:	460b      	mov	r3, r1
 800182c:	4610      	mov	r0, r2
 800182e:	4619      	mov	r1, r3
 8001830:	f7ff f914 	bl	8000a5c <__aeabi_d2uiz>
 8001834:	4603      	mov	r3, r0
 8001836:	b29a      	uxth	r2, r3
 8001838:	4b1c      	ldr	r3, [pc, #112]	@ (80018ac <command_S+0xe8>)
 800183a:	801a      	strh	r2, [r3, #0]
		set_speed(data);
 800183c:	4b1b      	ldr	r3, [pc, #108]	@ (80018ac <command_S+0xe8>)
 800183e:	881b      	ldrh	r3, [r3, #0]
 8001840:	4618      	mov	r0, r3
 8001842:	f7ff fa31 	bl	8000ca8 <__aeabi_ui2f>
 8001846:	4603      	mov	r3, r0
 8001848:	4618      	mov	r0, r3
 800184a:	f7ff fcc7 	bl	80011dc <set_speed>
 800184e:	e020      	b.n	8001892 <command_S+0xce>
	}
	else if (buff[1] == 'm')
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	3301      	adds	r3, #1
 8001854:	781b      	ldrb	r3, [r3, #0]
 8001856:	2b6d      	cmp	r3, #109	@ 0x6d
 8001858:	d11b      	bne.n	8001892 <command_S+0xce>
	{
		float speed = (float)get_speed_meas();
 800185a:	f7ff fceb 	bl	8001234 <get_speed_meas>
 800185e:	6178      	str	r0, [r7, #20]
		gcvt(speed, 2, buff);
 8001860:	6978      	ldr	r0, [r7, #20]
 8001862:	f7fe fde1 	bl	8000428 <__aeabi_f2d>
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	2202      	movs	r2, #2
 800186a:	f00b fb2f 	bl	800cecc <gcvt>
		auto len = strlen(buff);
 800186e:	6878      	ldr	r0, [r7, #4]
 8001870:	f7fe fc6e 	bl	8000150 <strlen>
 8001874:	4603      	mov	r3, r0
 8001876:	613b      	str	r3, [r7, #16]
		buff[len] = '\n';
 8001878:	693b      	ldr	r3, [r7, #16]
 800187a:	687a      	ldr	r2, [r7, #4]
 800187c:	4413      	add	r3, r2
 800187e:	220a      	movs	r2, #10
 8001880:	701a      	strb	r2, [r3, #0]
		CDC_Transmit_FS(buff, len + 1);
 8001882:	693b      	ldr	r3, [r7, #16]
 8001884:	b29b      	uxth	r3, r3
 8001886:	3301      	adds	r3, #1
 8001888:	b29b      	uxth	r3, r3
 800188a:	4619      	mov	r1, r3
 800188c:	6878      	ldr	r0, [r7, #4]
 800188e:	f00a f817 	bl	800b8c0 <CDC_Transmit_FS>
	}
	while (CDC_Transmit_FS('\n', 1) == USBD_BUSY);
 8001892:	bf00      	nop
 8001894:	2101      	movs	r1, #1
 8001896:	200a      	movs	r0, #10
 8001898:	f00a f812 	bl	800b8c0 <CDC_Transmit_FS>
 800189c:	4603      	mov	r3, r0
 800189e:	2b01      	cmp	r3, #1
 80018a0:	d0f8      	beq.n	8001894 <command_S+0xd0>
}
 80018a2:	bf00      	nop
 80018a4:	bf00      	nop
 80018a6:	3718      	adds	r7, #24
 80018a8:	46bd      	mov	sp, r7
 80018aa:	bd80      	pop	{r7, pc}
 80018ac:	2000038c 	.word	0x2000038c

080018b0 <command_O>:

void command_O(uint8_t *buff, uint16_t size){
 80018b0:	b580      	push	{r7, lr}
 80018b2:	b084      	sub	sp, #16
 80018b4:	af00      	add	r7, sp, #0
 80018b6:	6078      	str	r0, [r7, #4]
 80018b8:	460b      	mov	r3, r1
 80018ba:	807b      	strh	r3, [r7, #2]
	static uint16_t data;
	if (buff[1] == '?')
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	3301      	adds	r3, #1
 80018c0:	781b      	ldrb	r3, [r3, #0]
 80018c2:	2b3f      	cmp	r3, #63	@ 0x3f
 80018c4:	d11a      	bne.n	80018fc <command_O+0x4c>
	{
		itoa(get_offset(), buff, 10);
 80018c6:	f7ff feeb 	bl	80016a0 <get_offset>
 80018ca:	4603      	mov	r3, r0
 80018cc:	220a      	movs	r2, #10
 80018ce:	6879      	ldr	r1, [r7, #4]
 80018d0:	4618      	mov	r0, r3
 80018d2:	f00a fc2c 	bl	800c12e <itoa>
		auto len = strlen(buff);
 80018d6:	6878      	ldr	r0, [r7, #4]
 80018d8:	f7fe fc3a 	bl	8000150 <strlen>
 80018dc:	4603      	mov	r3, r0
 80018de:	60fb      	str	r3, [r7, #12]
		buff[len] = '\n';
 80018e0:	68fb      	ldr	r3, [r7, #12]
 80018e2:	687a      	ldr	r2, [r7, #4]
 80018e4:	4413      	add	r3, r2
 80018e6:	220a      	movs	r2, #10
 80018e8:	701a      	strb	r2, [r3, #0]
		CDC_Transmit_FS(buff, len + 1);
 80018ea:	68fb      	ldr	r3, [r7, #12]
 80018ec:	b29b      	uxth	r3, r3
 80018ee:	3301      	adds	r3, #1
 80018f0:	b29b      	uxth	r3, r3
 80018f2:	4619      	mov	r1, r3
 80018f4:	6878      	ldr	r0, [r7, #4]
 80018f6:	f009 ffe3 	bl	800b8c0 <CDC_Transmit_FS>
 80018fa:	e012      	b.n	8001922 <command_O+0x72>
	}
	else if (buff[1] == '=')
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	3301      	adds	r3, #1
 8001900:	781b      	ldrb	r3, [r3, #0]
 8001902:	2b3d      	cmp	r3, #61	@ 0x3d
 8001904:	d10d      	bne.n	8001922 <command_O+0x72>
	{
		data = atoi(&buff[2]);
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	3302      	adds	r3, #2
 800190a:	4618      	mov	r0, r3
 800190c:	f00a fbf3 	bl	800c0f6 <atoi>
 8001910:	4603      	mov	r3, r0
 8001912:	b29a      	uxth	r2, r3
 8001914:	4b09      	ldr	r3, [pc, #36]	@ (800193c <command_O+0x8c>)
 8001916:	801a      	strh	r2, [r3, #0]
		set_offset(data);
 8001918:	4b08      	ldr	r3, [pc, #32]	@ (800193c <command_O+0x8c>)
 800191a:	881b      	ldrh	r3, [r3, #0]
 800191c:	4618      	mov	r0, r3
 800191e:	f7ff feaf 	bl	8001680 <set_offset>
	}
	while (CDC_Transmit_FS('\n', 1) == USBD_BUSY);
 8001922:	bf00      	nop
 8001924:	2101      	movs	r1, #1
 8001926:	200a      	movs	r0, #10
 8001928:	f009 ffca 	bl	800b8c0 <CDC_Transmit_FS>
 800192c:	4603      	mov	r3, r0
 800192e:	2b01      	cmp	r3, #1
 8001930:	d0f8      	beq.n	8001924 <command_O+0x74>
}
 8001932:	bf00      	nop
 8001934:	bf00      	nop
 8001936:	3710      	adds	r7, #16
 8001938:	46bd      	mov	sp, r7
 800193a:	bd80      	pop	{r7, pc}
 800193c:	2000038e 	.word	0x2000038e

08001940 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001940:	b580      	push	{r7, lr}
 8001942:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001944:	f000 fe3e 	bl	80025c4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001948:	f000 f872 	bl	8001a30 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800194c:	f000 fa88 	bl	8001e60 <MX_GPIO_Init>
  MX_DMA_Init();
 8001950:	f000 fa68 	bl	8001e24 <MX_DMA_Init>
  MX_SPI1_Init();
 8001954:	f000 f908 	bl	8001b68 <MX_SPI1_Init>
  MX_ADC1_Init();
 8001958:	f000 f8c8 	bl	8001aec <MX_ADC1_Init>
  MX_TIM3_Init();
 800195c:	f000 f9a0 	bl	8001ca0 <MX_TIM3_Init>
  MX_USB_DEVICE_Init();
 8001960:	f009 fee2 	bl	800b728 <MX_USB_DEVICE_Init>
  MX_TIM1_Init();
 8001964:	f000 f932 	bl	8001bcc <MX_TIM1_Init>
  MX_TIM4_Init();
 8001968:	f000 fa0e 	bl	8001d88 <MX_TIM4_Init>
  /* USER CODE BEGIN 2 */

  curr_control_init(&hadc1, &htim3);
 800196c:	4928      	ldr	r1, [pc, #160]	@ (8001a10 <main+0xd0>)
 800196e:	4829      	ldr	r0, [pc, #164]	@ (8001a14 <main+0xd4>)
 8001970:	f7ff fd4a 	bl	8001408 <curr_control_init>
  init_LUT_comms(&hspi1);
 8001974:	4828      	ldr	r0, [pc, #160]	@ (8001a18 <main+0xd8>)
 8001976:	f7ff fe63 	bl	8001640 <init_LUT_comms>
  HAL_TIMEx_HallSensor_Start_IT(&htim1);
 800197a:	4828      	ldr	r0, [pc, #160]	@ (8001a1c <main+0xdc>)
 800197c:	f005 fe26 	bl	80075cc <HAL_TIMEx_HallSensor_Start_IT>
  __HAL_TIM_ENABLE_IT(&htim4, TIM_IT_UPDATE);
 8001980:	4b27      	ldr	r3, [pc, #156]	@ (8001a20 <main+0xe0>)
 8001982:	681b      	ldr	r3, [r3, #0]
 8001984:	68da      	ldr	r2, [r3, #12]
 8001986:	4b26      	ldr	r3, [pc, #152]	@ (8001a20 <main+0xe0>)
 8001988:	681b      	ldr	r3, [r3, #0]
 800198a:	f042 0201 	orr.w	r2, r2, #1
 800198e:	60da      	str	r2, [r3, #12]
  HAL_TIM_Base_Start_IT(&htim4);
 8001990:	4823      	ldr	r0, [pc, #140]	@ (8001a20 <main+0xe0>)
 8001992:	f004 ff21 	bl	80067d8 <HAL_TIM_Base_Start_IT>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
    if (CDC_data_recieved())
 8001996:	f009 ffb9 	bl	800b90c <CDC_data_recieved>
 800199a:	4603      	mov	r3, r0
 800199c:	2b00      	cmp	r3, #0
 800199e:	d0fa      	beq.n	8001996 <main+0x56>
    {
      rx_usb_amount = CDC_Receive_data(msg, 64);
 80019a0:	2140      	movs	r1, #64	@ 0x40
 80019a2:	4820      	ldr	r0, [pc, #128]	@ (8001a24 <main+0xe4>)
 80019a4:	f009 ffbc 	bl	800b920 <CDC_Receive_data>
 80019a8:	4603      	mov	r3, r0
 80019aa:	461a      	mov	r2, r3
 80019ac:	4b1e      	ldr	r3, [pc, #120]	@ (8001a28 <main+0xe8>)
 80019ae:	801a      	strh	r2, [r3, #0]
      switch ((int)msg[0])
 80019b0:	4b1c      	ldr	r3, [pc, #112]	@ (8001a24 <main+0xe4>)
 80019b2:	781b      	ldrb	r3, [r3, #0]
 80019b4:	2b53      	cmp	r3, #83	@ 0x53
 80019b6:	d00d      	beq.n	80019d4 <main+0x94>
 80019b8:	2b53      	cmp	r3, #83	@ 0x53
 80019ba:	dc19      	bgt.n	80019f0 <main+0xb0>
 80019bc:	2b49      	cmp	r3, #73	@ 0x49
 80019be:	d002      	beq.n	80019c6 <main+0x86>
 80019c0:	2b4f      	cmp	r3, #79	@ 0x4f
 80019c2:	d00e      	beq.n	80019e2 <main+0xa2>
 80019c4:	e014      	b.n	80019f0 <main+0xb0>
      {
      case 'I':
        command_I(msg, rx_usb_amount);
 80019c6:	4b18      	ldr	r3, [pc, #96]	@ (8001a28 <main+0xe8>)
 80019c8:	881b      	ldrh	r3, [r3, #0]
 80019ca:	4619      	mov	r1, r3
 80019cc:	4815      	ldr	r0, [pc, #84]	@ (8001a24 <main+0xe4>)
 80019ce:	f7ff fe9b 	bl	8001708 <command_I>
        break;
 80019d2:	e01b      	b.n	8001a0c <main+0xcc>
      case 'S':
        command_S(msg, rx_usb_amount);
 80019d4:	4b14      	ldr	r3, [pc, #80]	@ (8001a28 <main+0xe8>)
 80019d6:	881b      	ldrh	r3, [r3, #0]
 80019d8:	4619      	mov	r1, r3
 80019da:	4812      	ldr	r0, [pc, #72]	@ (8001a24 <main+0xe4>)
 80019dc:	f7ff fef2 	bl	80017c4 <command_S>
        break;
 80019e0:	e014      	b.n	8001a0c <main+0xcc>
      case 'O':
		  command_O(msg, rx_usb_amount);
 80019e2:	4b11      	ldr	r3, [pc, #68]	@ (8001a28 <main+0xe8>)
 80019e4:	881b      	ldrh	r3, [r3, #0]
 80019e6:	4619      	mov	r1, r3
 80019e8:	480e      	ldr	r0, [pc, #56]	@ (8001a24 <main+0xe4>)
 80019ea:	f7ff ff61 	bl	80018b0 <command_O>
		  break;
 80019ee:	e00d      	b.n	8001a0c <main+0xcc>
      default:
        CDC_Transmit_FS("\nNo reconocido\n", 15);
 80019f0:	210f      	movs	r1, #15
 80019f2:	480e      	ldr	r0, [pc, #56]	@ (8001a2c <main+0xec>)
 80019f4:	f009 ff64 	bl	800b8c0 <CDC_Transmit_FS>
        while (CDC_Transmit_FS(msg, rx_usb_amount) == USBD_BUSY)
 80019f8:	bf00      	nop
 80019fa:	4b0b      	ldr	r3, [pc, #44]	@ (8001a28 <main+0xe8>)
 80019fc:	881b      	ldrh	r3, [r3, #0]
 80019fe:	4619      	mov	r1, r3
 8001a00:	4808      	ldr	r0, [pc, #32]	@ (8001a24 <main+0xe4>)
 8001a02:	f009 ff5d 	bl	800b8c0 <CDC_Transmit_FS>
 8001a06:	4603      	mov	r3, r0
 8001a08:	2b01      	cmp	r3, #1
 8001a0a:	d0f6      	beq.n	80019fa <main+0xba>
    if (CDC_data_recieved())
 8001a0c:	e7c3      	b.n	8001996 <main+0x56>
 8001a0e:	bf00      	nop
 8001a10:	200004a4 	.word	0x200004a4
 8001a14:	20000390 	.word	0x20000390
 8001a18:	200003c0 	.word	0x200003c0
 8001a1c:	2000045c 	.word	0x2000045c
 8001a20:	200004ec 	.word	0x200004ec
 8001a24:	20000534 	.word	0x20000534
 8001a28:	20000574 	.word	0x20000574
 8001a2c:	0800fe78 	.word	0x0800fe78

08001a30 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001a30:	b580      	push	{r7, lr}
 8001a32:	b094      	sub	sp, #80	@ 0x50
 8001a34:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001a36:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001a3a:	2228      	movs	r2, #40	@ 0x28
 8001a3c:	2100      	movs	r1, #0
 8001a3e:	4618      	mov	r0, r3
 8001a40:	f00b fb6d 	bl	800d11e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001a44:	f107 0314 	add.w	r3, r7, #20
 8001a48:	2200      	movs	r2, #0
 8001a4a:	601a      	str	r2, [r3, #0]
 8001a4c:	605a      	str	r2, [r3, #4]
 8001a4e:	609a      	str	r2, [r3, #8]
 8001a50:	60da      	str	r2, [r3, #12]
 8001a52:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001a54:	1d3b      	adds	r3, r7, #4
 8001a56:	2200      	movs	r2, #0
 8001a58:	601a      	str	r2, [r3, #0]
 8001a5a:	605a      	str	r2, [r3, #4]
 8001a5c:	609a      	str	r2, [r3, #8]
 8001a5e:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001a60:	2301      	movs	r3, #1
 8001a62:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001a64:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001a68:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8001a6a:	2300      	movs	r3, #0
 8001a6c:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001a6e:	2301      	movs	r3, #1
 8001a70:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001a72:	2302      	movs	r3, #2
 8001a74:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001a76:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001a7a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8001a7c:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8001a80:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001a82:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001a86:	4618      	mov	r0, r3
 8001a88:	f003 fd4c 	bl	8005524 <HAL_RCC_OscConfig>
 8001a8c:	4603      	mov	r3, r0
 8001a8e:	2b00      	cmp	r3, #0
 8001a90:	d001      	beq.n	8001a96 <SystemClock_Config+0x66>
  {
    Error_Handler();
 8001a92:	f000 fa7f 	bl	8001f94 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001a96:	230f      	movs	r3, #15
 8001a98:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001a9a:	2302      	movs	r3, #2
 8001a9c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001a9e:	2300      	movs	r3, #0
 8001aa0:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001aa2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001aa6:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001aa8:	2300      	movs	r3, #0
 8001aaa:	627b      	str	r3, [r7, #36]	@ 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001aac:	f107 0314 	add.w	r3, r7, #20
 8001ab0:	2102      	movs	r1, #2
 8001ab2:	4618      	mov	r0, r3
 8001ab4:	f003 ffb8 	bl	8005a28 <HAL_RCC_ClockConfig>
 8001ab8:	4603      	mov	r3, r0
 8001aba:	2b00      	cmp	r3, #0
 8001abc:	d001      	beq.n	8001ac2 <SystemClock_Config+0x92>
  {
    Error_Handler();
 8001abe:	f000 fa69 	bl	8001f94 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC|RCC_PERIPHCLK_USB;
 8001ac2:	2312      	movs	r3, #18
 8001ac4:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 8001ac6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001aca:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLL_DIV1_5;
 8001acc:	2300      	movs	r3, #0
 8001ace:	613b      	str	r3, [r7, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001ad0:	1d3b      	adds	r3, r7, #4
 8001ad2:	4618      	mov	r0, r3
 8001ad4:	f004 f922 	bl	8005d1c <HAL_RCCEx_PeriphCLKConfig>
 8001ad8:	4603      	mov	r3, r0
 8001ada:	2b00      	cmp	r3, #0
 8001adc:	d001      	beq.n	8001ae2 <SystemClock_Config+0xb2>
  {
    Error_Handler();
 8001ade:	f000 fa59 	bl	8001f94 <Error_Handler>
  }
}
 8001ae2:	bf00      	nop
 8001ae4:	3750      	adds	r7, #80	@ 0x50
 8001ae6:	46bd      	mov	sp, r7
 8001ae8:	bd80      	pop	{r7, pc}
	...

08001aec <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001aec:	b580      	push	{r7, lr}
 8001aee:	b084      	sub	sp, #16
 8001af0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001af2:	1d3b      	adds	r3, r7, #4
 8001af4:	2200      	movs	r2, #0
 8001af6:	601a      	str	r2, [r3, #0]
 8001af8:	605a      	str	r2, [r3, #4]
 8001afa:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8001afc:	4b18      	ldr	r3, [pc, #96]	@ (8001b60 <MX_ADC1_Init+0x74>)
 8001afe:	4a19      	ldr	r2, [pc, #100]	@ (8001b64 <MX_ADC1_Init+0x78>)
 8001b00:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001b02:	4b17      	ldr	r3, [pc, #92]	@ (8001b60 <MX_ADC1_Init+0x74>)
 8001b04:	2200      	movs	r2, #0
 8001b06:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001b08:	4b15      	ldr	r3, [pc, #84]	@ (8001b60 <MX_ADC1_Init+0x74>)
 8001b0a:	2200      	movs	r2, #0
 8001b0c:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001b0e:	4b14      	ldr	r3, [pc, #80]	@ (8001b60 <MX_ADC1_Init+0x74>)
 8001b10:	2200      	movs	r2, #0
 8001b12:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T3_TRGO;
 8001b14:	4b12      	ldr	r3, [pc, #72]	@ (8001b60 <MX_ADC1_Init+0x74>)
 8001b16:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8001b1a:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001b1c:	4b10      	ldr	r3, [pc, #64]	@ (8001b60 <MX_ADC1_Init+0x74>)
 8001b1e:	2200      	movs	r2, #0
 8001b20:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 8001b22:	4b0f      	ldr	r3, [pc, #60]	@ (8001b60 <MX_ADC1_Init+0x74>)
 8001b24:	2201      	movs	r2, #1
 8001b26:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001b28:	480d      	ldr	r0, [pc, #52]	@ (8001b60 <MX_ADC1_Init+0x74>)
 8001b2a:	f000 fdad 	bl	8002688 <HAL_ADC_Init>
 8001b2e:	4603      	mov	r3, r0
 8001b30:	2b00      	cmp	r3, #0
 8001b32:	d001      	beq.n	8001b38 <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 8001b34:	f000 fa2e 	bl	8001f94 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_6;
 8001b38:	2306      	movs	r3, #6
 8001b3a:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001b3c:	2301      	movs	r3, #1
 8001b3e:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8001b40:	2300      	movs	r3, #0
 8001b42:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001b44:	1d3b      	adds	r3, r7, #4
 8001b46:	4619      	mov	r1, r3
 8001b48:	4805      	ldr	r0, [pc, #20]	@ (8001b60 <MX_ADC1_Init+0x74>)
 8001b4a:	f000 ffff 	bl	8002b4c <HAL_ADC_ConfigChannel>
 8001b4e:	4603      	mov	r3, r0
 8001b50:	2b00      	cmp	r3, #0
 8001b52:	d001      	beq.n	8001b58 <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 8001b54:	f000 fa1e 	bl	8001f94 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001b58:	bf00      	nop
 8001b5a:	3710      	adds	r7, #16
 8001b5c:	46bd      	mov	sp, r7
 8001b5e:	bd80      	pop	{r7, pc}
 8001b60:	20000390 	.word	0x20000390
 8001b64:	40012400 	.word	0x40012400

08001b68 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001b68:	b580      	push	{r7, lr}
 8001b6a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001b6c:	4b15      	ldr	r3, [pc, #84]	@ (8001bc4 <MX_SPI1_Init+0x5c>)
 8001b6e:	4a16      	ldr	r2, [pc, #88]	@ (8001bc8 <MX_SPI1_Init+0x60>)
 8001b70:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_SLAVE;
 8001b72:	4b14      	ldr	r3, [pc, #80]	@ (8001bc4 <MX_SPI1_Init+0x5c>)
 8001b74:	2200      	movs	r2, #0
 8001b76:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001b78:	4b12      	ldr	r3, [pc, #72]	@ (8001bc4 <MX_SPI1_Init+0x5c>)
 8001b7a:	2200      	movs	r2, #0
 8001b7c:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_16BIT;
 8001b7e:	4b11      	ldr	r3, [pc, #68]	@ (8001bc4 <MX_SPI1_Init+0x5c>)
 8001b80:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001b84:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001b86:	4b0f      	ldr	r3, [pc, #60]	@ (8001bc4 <MX_SPI1_Init+0x5c>)
 8001b88:	2200      	movs	r2, #0
 8001b8a:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 8001b8c:	4b0d      	ldr	r3, [pc, #52]	@ (8001bc4 <MX_SPI1_Init+0x5c>)
 8001b8e:	2201      	movs	r2, #1
 8001b90:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_HARD_INPUT;
 8001b92:	4b0c      	ldr	r3, [pc, #48]	@ (8001bc4 <MX_SPI1_Init+0x5c>)
 8001b94:	2200      	movs	r2, #0
 8001b96:	619a      	str	r2, [r3, #24]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001b98:	4b0a      	ldr	r3, [pc, #40]	@ (8001bc4 <MX_SPI1_Init+0x5c>)
 8001b9a:	2200      	movs	r2, #0
 8001b9c:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001b9e:	4b09      	ldr	r3, [pc, #36]	@ (8001bc4 <MX_SPI1_Init+0x5c>)
 8001ba0:	2200      	movs	r2, #0
 8001ba2:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001ba4:	4b07      	ldr	r3, [pc, #28]	@ (8001bc4 <MX_SPI1_Init+0x5c>)
 8001ba6:	2200      	movs	r2, #0
 8001ba8:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8001baa:	4b06      	ldr	r3, [pc, #24]	@ (8001bc4 <MX_SPI1_Init+0x5c>)
 8001bac:	220a      	movs	r2, #10
 8001bae:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001bb0:	4804      	ldr	r0, [pc, #16]	@ (8001bc4 <MX_SPI1_Init+0x5c>)
 8001bb2:	f004 fa1f 	bl	8005ff4 <HAL_SPI_Init>
 8001bb6:	4603      	mov	r3, r0
 8001bb8:	2b00      	cmp	r3, #0
 8001bba:	d001      	beq.n	8001bc0 <MX_SPI1_Init+0x58>
  {
    Error_Handler();
 8001bbc:	f000 f9ea 	bl	8001f94 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001bc0:	bf00      	nop
 8001bc2:	bd80      	pop	{r7, pc}
 8001bc4:	200003c0 	.word	0x200003c0
 8001bc8:	40013000 	.word	0x40013000

08001bcc <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001bcc:	b580      	push	{r7, lr}
 8001bce:	b08a      	sub	sp, #40	@ 0x28
 8001bd0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001bd2:	f107 0318 	add.w	r3, r7, #24
 8001bd6:	2200      	movs	r2, #0
 8001bd8:	601a      	str	r2, [r3, #0]
 8001bda:	605a      	str	r2, [r3, #4]
 8001bdc:	609a      	str	r2, [r3, #8]
 8001bde:	60da      	str	r2, [r3, #12]
  TIM_HallSensor_InitTypeDef sConfig = {0};
 8001be0:	f107 0308 	add.w	r3, r7, #8
 8001be4:	2200      	movs	r2, #0
 8001be6:	601a      	str	r2, [r3, #0]
 8001be8:	605a      	str	r2, [r3, #4]
 8001bea:	609a      	str	r2, [r3, #8]
 8001bec:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001bee:	463b      	mov	r3, r7
 8001bf0:	2200      	movs	r2, #0
 8001bf2:	601a      	str	r2, [r3, #0]
 8001bf4:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001bf6:	4b28      	ldr	r3, [pc, #160]	@ (8001c98 <MX_TIM1_Init+0xcc>)
 8001bf8:	4a28      	ldr	r2, [pc, #160]	@ (8001c9c <MX_TIM1_Init+0xd0>)
 8001bfa:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 12;
 8001bfc:	4b26      	ldr	r3, [pc, #152]	@ (8001c98 <MX_TIM1_Init+0xcc>)
 8001bfe:	220c      	movs	r2, #12
 8001c00:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c02:	4b25      	ldr	r3, [pc, #148]	@ (8001c98 <MX_TIM1_Init+0xcc>)
 8001c04:	2200      	movs	r2, #0
 8001c06:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8001c08:	4b23      	ldr	r3, [pc, #140]	@ (8001c98 <MX_TIM1_Init+0xcc>)
 8001c0a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001c0e:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001c10:	4b21      	ldr	r3, [pc, #132]	@ (8001c98 <MX_TIM1_Init+0xcc>)
 8001c12:	2200      	movs	r2, #0
 8001c14:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001c16:	4b20      	ldr	r3, [pc, #128]	@ (8001c98 <MX_TIM1_Init+0xcc>)
 8001c18:	2200      	movs	r2, #0
 8001c1a:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001c1c:	4b1e      	ldr	r3, [pc, #120]	@ (8001c98 <MX_TIM1_Init+0xcc>)
 8001c1e:	2200      	movs	r2, #0
 8001c20:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001c22:	481d      	ldr	r0, [pc, #116]	@ (8001c98 <MX_TIM1_Init+0xcc>)
 8001c24:	f004 fd63 	bl	80066ee <HAL_TIM_Base_Init>
 8001c28:	4603      	mov	r3, r0
 8001c2a:	2b00      	cmp	r3, #0
 8001c2c:	d001      	beq.n	8001c32 <MX_TIM1_Init+0x66>
  {
    Error_Handler();
 8001c2e:	f000 f9b1 	bl	8001f94 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001c32:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001c36:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001c38:	f107 0318 	add.w	r3, r7, #24
 8001c3c:	4619      	mov	r1, r3
 8001c3e:	4816      	ldr	r0, [pc, #88]	@ (8001c98 <MX_TIM1_Init+0xcc>)
 8001c40:	f005 f826 	bl	8006c90 <HAL_TIM_ConfigClockSource>
 8001c44:	4603      	mov	r3, r0
 8001c46:	2b00      	cmp	r3, #0
 8001c48:	d001      	beq.n	8001c4e <MX_TIM1_Init+0x82>
  {
    Error_Handler();
 8001c4a:	f000 f9a3 	bl	8001f94 <Error_Handler>
  }
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001c4e:	2300      	movs	r3, #0
 8001c50:	60bb      	str	r3, [r7, #8]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001c52:	2300      	movs	r3, #0
 8001c54:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Filter = 7;
 8001c56:	2307      	movs	r3, #7
 8001c58:	613b      	str	r3, [r7, #16]
  sConfig.Commutation_Delay = 0;
 8001c5a:	2300      	movs	r3, #0
 8001c5c:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_HallSensor_Init(&htim1, &sConfig) != HAL_OK)
 8001c5e:	f107 0308 	add.w	r3, r7, #8
 8001c62:	4619      	mov	r1, r3
 8001c64:	480c      	ldr	r0, [pc, #48]	@ (8001c98 <MX_TIM1_Init+0xcc>)
 8001c66:	f005 fbff 	bl	8007468 <HAL_TIMEx_HallSensor_Init>
 8001c6a:	4603      	mov	r3, r0
 8001c6c:	2b00      	cmp	r3, #0
 8001c6e:	d001      	beq.n	8001c74 <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 8001c70:	f000 f990 	bl	8001f94 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC2REF;
 8001c74:	2350      	movs	r3, #80	@ 0x50
 8001c76:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001c78:	2300      	movs	r3, #0
 8001c7a:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001c7c:	463b      	mov	r3, r7
 8001c7e:	4619      	mov	r1, r3
 8001c80:	4805      	ldr	r0, [pc, #20]	@ (8001c98 <MX_TIM1_Init+0xcc>)
 8001c82:	f005 fdbb 	bl	80077fc <HAL_TIMEx_MasterConfigSynchronization>
 8001c86:	4603      	mov	r3, r0
 8001c88:	2b00      	cmp	r3, #0
 8001c8a:	d001      	beq.n	8001c90 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8001c8c:	f000 f982 	bl	8001f94 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8001c90:	bf00      	nop
 8001c92:	3728      	adds	r7, #40	@ 0x28
 8001c94:	46bd      	mov	sp, r7
 8001c96:	bd80      	pop	{r7, pc}
 8001c98:	2000045c 	.word	0x2000045c
 8001c9c:	40012c00 	.word	0x40012c00

08001ca0 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001ca0:	b580      	push	{r7, lr}
 8001ca2:	b08e      	sub	sp, #56	@ 0x38
 8001ca4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001ca6:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001caa:	2200      	movs	r2, #0
 8001cac:	601a      	str	r2, [r3, #0]
 8001cae:	605a      	str	r2, [r3, #4]
 8001cb0:	609a      	str	r2, [r3, #8]
 8001cb2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001cb4:	f107 0320 	add.w	r3, r7, #32
 8001cb8:	2200      	movs	r2, #0
 8001cba:	601a      	str	r2, [r3, #0]
 8001cbc:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001cbe:	1d3b      	adds	r3, r7, #4
 8001cc0:	2200      	movs	r2, #0
 8001cc2:	601a      	str	r2, [r3, #0]
 8001cc4:	605a      	str	r2, [r3, #4]
 8001cc6:	609a      	str	r2, [r3, #8]
 8001cc8:	60da      	str	r2, [r3, #12]
 8001cca:	611a      	str	r2, [r3, #16]
 8001ccc:	615a      	str	r2, [r3, #20]
 8001cce:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001cd0:	4b2b      	ldr	r3, [pc, #172]	@ (8001d80 <MX_TIM3_Init+0xe0>)
 8001cd2:	4a2c      	ldr	r2, [pc, #176]	@ (8001d84 <MX_TIM3_Init+0xe4>)
 8001cd4:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8001cd6:	4b2a      	ldr	r3, [pc, #168]	@ (8001d80 <MX_TIM3_Init+0xe0>)
 8001cd8:	2200      	movs	r2, #0
 8001cda:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001cdc:	4b28      	ldr	r3, [pc, #160]	@ (8001d80 <MX_TIM3_Init+0xe0>)
 8001cde:	2200      	movs	r2, #0
 8001ce0:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 720;
 8001ce2:	4b27      	ldr	r3, [pc, #156]	@ (8001d80 <MX_TIM3_Init+0xe0>)
 8001ce4:	f44f 7234 	mov.w	r2, #720	@ 0x2d0
 8001ce8:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001cea:	4b25      	ldr	r3, [pc, #148]	@ (8001d80 <MX_TIM3_Init+0xe0>)
 8001cec:	2200      	movs	r2, #0
 8001cee:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001cf0:	4b23      	ldr	r3, [pc, #140]	@ (8001d80 <MX_TIM3_Init+0xe0>)
 8001cf2:	2200      	movs	r2, #0
 8001cf4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001cf6:	4822      	ldr	r0, [pc, #136]	@ (8001d80 <MX_TIM3_Init+0xe0>)
 8001cf8:	f004 fcf9 	bl	80066ee <HAL_TIM_Base_Init>
 8001cfc:	4603      	mov	r3, r0
 8001cfe:	2b00      	cmp	r3, #0
 8001d00:	d001      	beq.n	8001d06 <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 8001d02:	f000 f947 	bl	8001f94 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001d06:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001d0a:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001d0c:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001d10:	4619      	mov	r1, r3
 8001d12:	481b      	ldr	r0, [pc, #108]	@ (8001d80 <MX_TIM3_Init+0xe0>)
 8001d14:	f004 ffbc 	bl	8006c90 <HAL_TIM_ConfigClockSource>
 8001d18:	4603      	mov	r3, r0
 8001d1a:	2b00      	cmp	r3, #0
 8001d1c:	d001      	beq.n	8001d22 <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 8001d1e:	f000 f939 	bl	8001f94 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8001d22:	4817      	ldr	r0, [pc, #92]	@ (8001d80 <MX_TIM3_Init+0xe0>)
 8001d24:	f004 fdaa 	bl	800687c <HAL_TIM_PWM_Init>
 8001d28:	4603      	mov	r3, r0
 8001d2a:	2b00      	cmp	r3, #0
 8001d2c:	d001      	beq.n	8001d32 <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 8001d2e:	f000 f931 	bl	8001f94 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8001d32:	2320      	movs	r3, #32
 8001d34:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001d36:	2300      	movs	r3, #0
 8001d38:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001d3a:	f107 0320 	add.w	r3, r7, #32
 8001d3e:	4619      	mov	r1, r3
 8001d40:	480f      	ldr	r0, [pc, #60]	@ (8001d80 <MX_TIM3_Init+0xe0>)
 8001d42:	f005 fd5b 	bl	80077fc <HAL_TIMEx_MasterConfigSynchronization>
 8001d46:	4603      	mov	r3, r0
 8001d48:	2b00      	cmp	r3, #0
 8001d4a:	d001      	beq.n	8001d50 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 8001d4c:	f000 f922 	bl	8001f94 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001d50:	2360      	movs	r3, #96	@ 0x60
 8001d52:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 180;
 8001d54:	23b4      	movs	r3, #180	@ 0xb4
 8001d56:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001d58:	2300      	movs	r3, #0
 8001d5a:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001d5c:	2300      	movs	r3, #0
 8001d5e:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001d60:	1d3b      	adds	r3, r7, #4
 8001d62:	2200      	movs	r2, #0
 8001d64:	4619      	mov	r1, r3
 8001d66:	4806      	ldr	r0, [pc, #24]	@ (8001d80 <MX_TIM3_Init+0xe0>)
 8001d68:	f004 fed0 	bl	8006b0c <HAL_TIM_PWM_ConfigChannel>
 8001d6c:	4603      	mov	r3, r0
 8001d6e:	2b00      	cmp	r3, #0
 8001d70:	d001      	beq.n	8001d76 <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 8001d72:	f000 f90f 	bl	8001f94 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001d76:	bf00      	nop
 8001d78:	3738      	adds	r7, #56	@ 0x38
 8001d7a:	46bd      	mov	sp, r7
 8001d7c:	bd80      	pop	{r7, pc}
 8001d7e:	bf00      	nop
 8001d80:	200004a4 	.word	0x200004a4
 8001d84:	40000400 	.word	0x40000400

08001d88 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8001d88:	b580      	push	{r7, lr}
 8001d8a:	b086      	sub	sp, #24
 8001d8c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001d8e:	f107 0308 	add.w	r3, r7, #8
 8001d92:	2200      	movs	r2, #0
 8001d94:	601a      	str	r2, [r3, #0]
 8001d96:	605a      	str	r2, [r3, #4]
 8001d98:	609a      	str	r2, [r3, #8]
 8001d9a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001d9c:	463b      	mov	r3, r7
 8001d9e:	2200      	movs	r2, #0
 8001da0:	601a      	str	r2, [r3, #0]
 8001da2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001da4:	4b1d      	ldr	r3, [pc, #116]	@ (8001e1c <MX_TIM4_Init+0x94>)
 8001da6:	4a1e      	ldr	r2, [pc, #120]	@ (8001e20 <MX_TIM4_Init+0x98>)
 8001da8:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 7200;
 8001daa:	4b1c      	ldr	r3, [pc, #112]	@ (8001e1c <MX_TIM4_Init+0x94>)
 8001dac:	f44f 52e1 	mov.w	r2, #7200	@ 0x1c20
 8001db0:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001db2:	4b1a      	ldr	r3, [pc, #104]	@ (8001e1c <MX_TIM4_Init+0x94>)
 8001db4:	2200      	movs	r2, #0
 8001db6:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 100;
 8001db8:	4b18      	ldr	r3, [pc, #96]	@ (8001e1c <MX_TIM4_Init+0x94>)
 8001dba:	2264      	movs	r2, #100	@ 0x64
 8001dbc:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001dbe:	4b17      	ldr	r3, [pc, #92]	@ (8001e1c <MX_TIM4_Init+0x94>)
 8001dc0:	2200      	movs	r2, #0
 8001dc2:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001dc4:	4b15      	ldr	r3, [pc, #84]	@ (8001e1c <MX_TIM4_Init+0x94>)
 8001dc6:	2200      	movs	r2, #0
 8001dc8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8001dca:	4814      	ldr	r0, [pc, #80]	@ (8001e1c <MX_TIM4_Init+0x94>)
 8001dcc:	f004 fc8f 	bl	80066ee <HAL_TIM_Base_Init>
 8001dd0:	4603      	mov	r3, r0
 8001dd2:	2b00      	cmp	r3, #0
 8001dd4:	d001      	beq.n	8001dda <MX_TIM4_Init+0x52>
  {
    Error_Handler();
 8001dd6:	f000 f8dd 	bl	8001f94 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001dda:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001dde:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8001de0:	f107 0308 	add.w	r3, r7, #8
 8001de4:	4619      	mov	r1, r3
 8001de6:	480d      	ldr	r0, [pc, #52]	@ (8001e1c <MX_TIM4_Init+0x94>)
 8001de8:	f004 ff52 	bl	8006c90 <HAL_TIM_ConfigClockSource>
 8001dec:	4603      	mov	r3, r0
 8001dee:	2b00      	cmp	r3, #0
 8001df0:	d001      	beq.n	8001df6 <MX_TIM4_Init+0x6e>
  {
    Error_Handler();
 8001df2:	f000 f8cf 	bl	8001f94 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8001df6:	2320      	movs	r3, #32
 8001df8:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001dfa:	2300      	movs	r3, #0
 8001dfc:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001dfe:	463b      	mov	r3, r7
 8001e00:	4619      	mov	r1, r3
 8001e02:	4806      	ldr	r0, [pc, #24]	@ (8001e1c <MX_TIM4_Init+0x94>)
 8001e04:	f005 fcfa 	bl	80077fc <HAL_TIMEx_MasterConfigSynchronization>
 8001e08:	4603      	mov	r3, r0
 8001e0a:	2b00      	cmp	r3, #0
 8001e0c:	d001      	beq.n	8001e12 <MX_TIM4_Init+0x8a>
  {
    Error_Handler();
 8001e0e:	f000 f8c1 	bl	8001f94 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8001e12:	bf00      	nop
 8001e14:	3718      	adds	r7, #24
 8001e16:	46bd      	mov	sp, r7
 8001e18:	bd80      	pop	{r7, pc}
 8001e1a:	bf00      	nop
 8001e1c:	200004ec 	.word	0x200004ec
 8001e20:	40000800 	.word	0x40000800

08001e24 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001e24:	b580      	push	{r7, lr}
 8001e26:	b082      	sub	sp, #8
 8001e28:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001e2a:	4b0c      	ldr	r3, [pc, #48]	@ (8001e5c <MX_DMA_Init+0x38>)
 8001e2c:	695b      	ldr	r3, [r3, #20]
 8001e2e:	4a0b      	ldr	r2, [pc, #44]	@ (8001e5c <MX_DMA_Init+0x38>)
 8001e30:	f043 0301 	orr.w	r3, r3, #1
 8001e34:	6153      	str	r3, [r2, #20]
 8001e36:	4b09      	ldr	r3, [pc, #36]	@ (8001e5c <MX_DMA_Init+0x38>)
 8001e38:	695b      	ldr	r3, [r3, #20]
 8001e3a:	f003 0301 	and.w	r3, r3, #1
 8001e3e:	607b      	str	r3, [r7, #4]
 8001e40:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 8001e42:	2200      	movs	r2, #0
 8001e44:	2100      	movs	r1, #0
 8001e46:	200d      	movs	r0, #13
 8001e48:	f001 f9a3 	bl	8003192 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8001e4c:	200d      	movs	r0, #13
 8001e4e:	f001 f9bc 	bl	80031ca <HAL_NVIC_EnableIRQ>

}
 8001e52:	bf00      	nop
 8001e54:	3708      	adds	r7, #8
 8001e56:	46bd      	mov	sp, r7
 8001e58:	bd80      	pop	{r7, pc}
 8001e5a:	bf00      	nop
 8001e5c:	40021000 	.word	0x40021000

08001e60 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001e60:	b580      	push	{r7, lr}
 8001e62:	b088      	sub	sp, #32
 8001e64:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e66:	f107 030c 	add.w	r3, r7, #12
 8001e6a:	2200      	movs	r2, #0
 8001e6c:	601a      	str	r2, [r3, #0]
 8001e6e:	605a      	str	r2, [r3, #4]
 8001e70:	609a      	str	r2, [r3, #8]
 8001e72:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN MX_GPIO_Init_1 */
  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001e74:	4b43      	ldr	r3, [pc, #268]	@ (8001f84 <MX_GPIO_Init+0x124>)
 8001e76:	699b      	ldr	r3, [r3, #24]
 8001e78:	4a42      	ldr	r2, [pc, #264]	@ (8001f84 <MX_GPIO_Init+0x124>)
 8001e7a:	f043 0320 	orr.w	r3, r3, #32
 8001e7e:	6193      	str	r3, [r2, #24]
 8001e80:	4b40      	ldr	r3, [pc, #256]	@ (8001f84 <MX_GPIO_Init+0x124>)
 8001e82:	699b      	ldr	r3, [r3, #24]
 8001e84:	f003 0320 	and.w	r3, r3, #32
 8001e88:	60bb      	str	r3, [r7, #8]
 8001e8a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e8c:	4b3d      	ldr	r3, [pc, #244]	@ (8001f84 <MX_GPIO_Init+0x124>)
 8001e8e:	699b      	ldr	r3, [r3, #24]
 8001e90:	4a3c      	ldr	r2, [pc, #240]	@ (8001f84 <MX_GPIO_Init+0x124>)
 8001e92:	f043 0304 	orr.w	r3, r3, #4
 8001e96:	6193      	str	r3, [r2, #24]
 8001e98:	4b3a      	ldr	r3, [pc, #232]	@ (8001f84 <MX_GPIO_Init+0x124>)
 8001e9a:	699b      	ldr	r3, [r3, #24]
 8001e9c:	f003 0304 	and.w	r3, r3, #4
 8001ea0:	607b      	str	r3, [r7, #4]
 8001ea2:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001ea4:	4b37      	ldr	r3, [pc, #220]	@ (8001f84 <MX_GPIO_Init+0x124>)
 8001ea6:	699b      	ldr	r3, [r3, #24]
 8001ea8:	4a36      	ldr	r2, [pc, #216]	@ (8001f84 <MX_GPIO_Init+0x124>)
 8001eaa:	f043 0308 	orr.w	r3, r3, #8
 8001eae:	6193      	str	r3, [r2, #24]
 8001eb0:	4b34      	ldr	r3, [pc, #208]	@ (8001f84 <MX_GPIO_Init+0x124>)
 8001eb2:	699b      	ldr	r3, [r3, #24]
 8001eb4:	f003 0308 	and.w	r3, r3, #8
 8001eb8:	603b      	str	r3, [r7, #0]
 8001eba:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3, GPIO_PIN_RESET);
 8001ebc:	2200      	movs	r2, #0
 8001ebe:	210f      	movs	r1, #15
 8001ec0:	4831      	ldr	r0, [pc, #196]	@ (8001f88 <MX_GPIO_Init+0x128>)
 8001ec2:	f001 fd9e 	bl	8003a02 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_1, GPIO_PIN_RESET);
 8001ec6:	2200      	movs	r2, #0
 8001ec8:	2103      	movs	r1, #3
 8001eca:	4830      	ldr	r0, [pc, #192]	@ (8001f8c <MX_GPIO_Init+0x12c>)
 8001ecc:	f001 fd99 	bl	8003a02 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001ed0:	2301      	movs	r3, #1
 8001ed2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001ed4:	2301      	movs	r3, #1
 8001ed6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001ed8:	2301      	movs	r3, #1
 8001eda:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001edc:	2302      	movs	r3, #2
 8001ede:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ee0:	f107 030c 	add.w	r3, r7, #12
 8001ee4:	4619      	mov	r1, r3
 8001ee6:	4828      	ldr	r0, [pc, #160]	@ (8001f88 <MX_GPIO_Init+0x128>)
 8001ee8:	f001 fbf0 	bl	80036cc <HAL_GPIO_Init>

  /*Configure GPIO pins : PA1 PA2 PA3 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8001eec:	230e      	movs	r3, #14
 8001eee:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001ef0:	2301      	movs	r3, #1
 8001ef2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001ef4:	2301      	movs	r3, #1
 8001ef6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001ef8:	2303      	movs	r3, #3
 8001efa:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001efc:	f107 030c 	add.w	r3, r7, #12
 8001f00:	4619      	mov	r1, r3
 8001f02:	4821      	ldr	r0, [pc, #132]	@ (8001f88 <MX_GPIO_Init+0x128>)
 8001f04:	f001 fbe2 	bl	80036cc <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001f08:	2303      	movs	r3, #3
 8001f0a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001f0c:	2301      	movs	r3, #1
 8001f0e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f10:	2300      	movs	r3, #0
 8001f12:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f14:	2302      	movs	r3, #2
 8001f16:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f18:	f107 030c 	add.w	r3, r7, #12
 8001f1c:	4619      	mov	r1, r3
 8001f1e:	481b      	ldr	r0, [pc, #108]	@ (8001f8c <MX_GPIO_Init+0x12c>)
 8001f20:	f001 fbd4 	bl	80036cc <HAL_GPIO_Init>

  /*Configure GPIO pins : PB12 PB13 PB14 PB15
                           PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15
 8001f24:	f44f 4372 	mov.w	r3, #61952	@ 0xf200
 8001f28:	60fb      	str	r3, [r7, #12]
                          |GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f2a:	2302      	movs	r3, #2
 8001f2c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001f2e:	2303      	movs	r3, #3
 8001f30:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f32:	f107 030c 	add.w	r3, r7, #12
 8001f36:	4619      	mov	r1, r3
 8001f38:	4814      	ldr	r0, [pc, #80]	@ (8001f8c <MX_GPIO_Init+0x12c>)
 8001f3a:	f001 fbc7 	bl	80036cc <HAL_GPIO_Init>

  /*Configure GPIO pin : PB8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 8001f3e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001f42:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001f44:	2300      	movs	r3, #0
 8001f46:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f48:	2300      	movs	r3, #0
 8001f4a:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f4c:	f107 030c 	add.w	r3, r7, #12
 8001f50:	4619      	mov	r1, r3
 8001f52:	480e      	ldr	r0, [pc, #56]	@ (8001f8c <MX_GPIO_Init+0x12c>)
 8001f54:	f001 fbba 	bl	80036cc <HAL_GPIO_Init>

  /*Configure peripheral I/O remapping */
  __HAL_AFIO_REMAP_CAN1_2();
 8001f58:	4b0d      	ldr	r3, [pc, #52]	@ (8001f90 <MX_GPIO_Init+0x130>)
 8001f5a:	685b      	ldr	r3, [r3, #4]
 8001f5c:	61fb      	str	r3, [r7, #28]
 8001f5e:	69fb      	ldr	r3, [r7, #28]
 8001f60:	f423 43c0 	bic.w	r3, r3, #24576	@ 0x6000
 8001f64:	61fb      	str	r3, [r7, #28]
 8001f66:	69fb      	ldr	r3, [r7, #28]
 8001f68:	f043 63e0 	orr.w	r3, r3, #117440512	@ 0x7000000
 8001f6c:	61fb      	str	r3, [r7, #28]
 8001f6e:	69fb      	ldr	r3, [r7, #28]
 8001f70:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001f74:	61fb      	str	r3, [r7, #28]
 8001f76:	4a06      	ldr	r2, [pc, #24]	@ (8001f90 <MX_GPIO_Init+0x130>)
 8001f78:	69fb      	ldr	r3, [r7, #28]
 8001f7a:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MX_GPIO_Init_2 */
  /* USER CODE END MX_GPIO_Init_2 */
}
 8001f7c:	bf00      	nop
 8001f7e:	3720      	adds	r7, #32
 8001f80:	46bd      	mov	sp, r7
 8001f82:	bd80      	pop	{r7, pc}
 8001f84:	40021000 	.word	0x40021000
 8001f88:	40010800 	.word	0x40010800
 8001f8c:	40010c00 	.word	0x40010c00
 8001f90:	40010000 	.word	0x40010000

08001f94 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001f94:	b480      	push	{r7}
 8001f96:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001f98:	b672      	cpsid	i
}
 8001f9a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001f9c:	bf00      	nop
 8001f9e:	e7fd      	b.n	8001f9c <Error_Handler+0x8>

08001fa0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001fa0:	b480      	push	{r7}
 8001fa2:	b085      	sub	sp, #20
 8001fa4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001fa6:	4b15      	ldr	r3, [pc, #84]	@ (8001ffc <HAL_MspInit+0x5c>)
 8001fa8:	699b      	ldr	r3, [r3, #24]
 8001faa:	4a14      	ldr	r2, [pc, #80]	@ (8001ffc <HAL_MspInit+0x5c>)
 8001fac:	f043 0301 	orr.w	r3, r3, #1
 8001fb0:	6193      	str	r3, [r2, #24]
 8001fb2:	4b12      	ldr	r3, [pc, #72]	@ (8001ffc <HAL_MspInit+0x5c>)
 8001fb4:	699b      	ldr	r3, [r3, #24]
 8001fb6:	f003 0301 	and.w	r3, r3, #1
 8001fba:	60bb      	str	r3, [r7, #8]
 8001fbc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001fbe:	4b0f      	ldr	r3, [pc, #60]	@ (8001ffc <HAL_MspInit+0x5c>)
 8001fc0:	69db      	ldr	r3, [r3, #28]
 8001fc2:	4a0e      	ldr	r2, [pc, #56]	@ (8001ffc <HAL_MspInit+0x5c>)
 8001fc4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001fc8:	61d3      	str	r3, [r2, #28]
 8001fca:	4b0c      	ldr	r3, [pc, #48]	@ (8001ffc <HAL_MspInit+0x5c>)
 8001fcc:	69db      	ldr	r3, [r3, #28]
 8001fce:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001fd2:	607b      	str	r3, [r7, #4]
 8001fd4:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001fd6:	4b0a      	ldr	r3, [pc, #40]	@ (8002000 <HAL_MspInit+0x60>)
 8001fd8:	685b      	ldr	r3, [r3, #4]
 8001fda:	60fb      	str	r3, [r7, #12]
 8001fdc:	68fb      	ldr	r3, [r7, #12]
 8001fde:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8001fe2:	60fb      	str	r3, [r7, #12]
 8001fe4:	68fb      	ldr	r3, [r7, #12]
 8001fe6:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001fea:	60fb      	str	r3, [r7, #12]
 8001fec:	4a04      	ldr	r2, [pc, #16]	@ (8002000 <HAL_MspInit+0x60>)
 8001fee:	68fb      	ldr	r3, [r7, #12]
 8001ff0:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001ff2:	bf00      	nop
 8001ff4:	3714      	adds	r7, #20
 8001ff6:	46bd      	mov	sp, r7
 8001ff8:	bc80      	pop	{r7}
 8001ffa:	4770      	bx	lr
 8001ffc:	40021000 	.word	0x40021000
 8002000:	40010000 	.word	0x40010000

08002004 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002004:	b580      	push	{r7, lr}
 8002006:	b088      	sub	sp, #32
 8002008:	af00      	add	r7, sp, #0
 800200a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800200c:	f107 0310 	add.w	r3, r7, #16
 8002010:	2200      	movs	r2, #0
 8002012:	601a      	str	r2, [r3, #0]
 8002014:	605a      	str	r2, [r3, #4]
 8002016:	609a      	str	r2, [r3, #8]
 8002018:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	4a18      	ldr	r2, [pc, #96]	@ (8002080 <HAL_ADC_MspInit+0x7c>)
 8002020:	4293      	cmp	r3, r2
 8002022:	d129      	bne.n	8002078 <HAL_ADC_MspInit+0x74>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002024:	4b17      	ldr	r3, [pc, #92]	@ (8002084 <HAL_ADC_MspInit+0x80>)
 8002026:	699b      	ldr	r3, [r3, #24]
 8002028:	4a16      	ldr	r2, [pc, #88]	@ (8002084 <HAL_ADC_MspInit+0x80>)
 800202a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800202e:	6193      	str	r3, [r2, #24]
 8002030:	4b14      	ldr	r3, [pc, #80]	@ (8002084 <HAL_ADC_MspInit+0x80>)
 8002032:	699b      	ldr	r3, [r3, #24]
 8002034:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002038:	60fb      	str	r3, [r7, #12]
 800203a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800203c:	4b11      	ldr	r3, [pc, #68]	@ (8002084 <HAL_ADC_MspInit+0x80>)
 800203e:	699b      	ldr	r3, [r3, #24]
 8002040:	4a10      	ldr	r2, [pc, #64]	@ (8002084 <HAL_ADC_MspInit+0x80>)
 8002042:	f043 0304 	orr.w	r3, r3, #4
 8002046:	6193      	str	r3, [r2, #24]
 8002048:	4b0e      	ldr	r3, [pc, #56]	@ (8002084 <HAL_ADC_MspInit+0x80>)
 800204a:	699b      	ldr	r3, [r3, #24]
 800204c:	f003 0304 	and.w	r3, r3, #4
 8002050:	60bb      	str	r3, [r7, #8]
 8002052:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA6     ------> ADC1_IN6
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8002054:	2340      	movs	r3, #64	@ 0x40
 8002056:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002058:	2303      	movs	r3, #3
 800205a:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800205c:	f107 0310 	add.w	r3, r7, #16
 8002060:	4619      	mov	r1, r3
 8002062:	4809      	ldr	r0, [pc, #36]	@ (8002088 <HAL_ADC_MspInit+0x84>)
 8002064:	f001 fb32 	bl	80036cc <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 8002068:	2200      	movs	r2, #0
 800206a:	2100      	movs	r1, #0
 800206c:	2012      	movs	r0, #18
 800206e:	f001 f890 	bl	8003192 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8002072:	2012      	movs	r0, #18
 8002074:	f001 f8a9 	bl	80031ca <HAL_NVIC_EnableIRQ>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8002078:	bf00      	nop
 800207a:	3720      	adds	r7, #32
 800207c:	46bd      	mov	sp, r7
 800207e:	bd80      	pop	{r7, pc}
 8002080:	40012400 	.word	0x40012400
 8002084:	40021000 	.word	0x40021000
 8002088:	40010800 	.word	0x40010800

0800208c <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800208c:	b580      	push	{r7, lr}
 800208e:	b08a      	sub	sp, #40	@ 0x28
 8002090:	af00      	add	r7, sp, #0
 8002092:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002094:	f107 0314 	add.w	r3, r7, #20
 8002098:	2200      	movs	r2, #0
 800209a:	601a      	str	r2, [r3, #0]
 800209c:	605a      	str	r2, [r3, #4]
 800209e:	609a      	str	r2, [r3, #8]
 80020a0:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI1)
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	4a47      	ldr	r2, [pc, #284]	@ (80021c4 <HAL_SPI_MspInit+0x138>)
 80020a8:	4293      	cmp	r3, r2
 80020aa:	f040 8087 	bne.w	80021bc <HAL_SPI_MspInit+0x130>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80020ae:	4b46      	ldr	r3, [pc, #280]	@ (80021c8 <HAL_SPI_MspInit+0x13c>)
 80020b0:	699b      	ldr	r3, [r3, #24]
 80020b2:	4a45      	ldr	r2, [pc, #276]	@ (80021c8 <HAL_SPI_MspInit+0x13c>)
 80020b4:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80020b8:	6193      	str	r3, [r2, #24]
 80020ba:	4b43      	ldr	r3, [pc, #268]	@ (80021c8 <HAL_SPI_MspInit+0x13c>)
 80020bc:	699b      	ldr	r3, [r3, #24]
 80020be:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80020c2:	613b      	str	r3, [r7, #16]
 80020c4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80020c6:	4b40      	ldr	r3, [pc, #256]	@ (80021c8 <HAL_SPI_MspInit+0x13c>)
 80020c8:	699b      	ldr	r3, [r3, #24]
 80020ca:	4a3f      	ldr	r2, [pc, #252]	@ (80021c8 <HAL_SPI_MspInit+0x13c>)
 80020cc:	f043 0304 	orr.w	r3, r3, #4
 80020d0:	6193      	str	r3, [r2, #24]
 80020d2:	4b3d      	ldr	r3, [pc, #244]	@ (80021c8 <HAL_SPI_MspInit+0x13c>)
 80020d4:	699b      	ldr	r3, [r3, #24]
 80020d6:	f003 0304 	and.w	r3, r3, #4
 80020da:	60fb      	str	r3, [r7, #12]
 80020dc:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80020de:	4b3a      	ldr	r3, [pc, #232]	@ (80021c8 <HAL_SPI_MspInit+0x13c>)
 80020e0:	699b      	ldr	r3, [r3, #24]
 80020e2:	4a39      	ldr	r2, [pc, #228]	@ (80021c8 <HAL_SPI_MspInit+0x13c>)
 80020e4:	f043 0308 	orr.w	r3, r3, #8
 80020e8:	6193      	str	r3, [r2, #24]
 80020ea:	4b37      	ldr	r3, [pc, #220]	@ (80021c8 <HAL_SPI_MspInit+0x13c>)
 80020ec:	699b      	ldr	r3, [r3, #24]
 80020ee:	f003 0308 	and.w	r3, r3, #8
 80020f2:	60bb      	str	r3, [r7, #8]
 80020f4:	68bb      	ldr	r3, [r7, #8]
    PA15     ------> SPI1_NSS
    PB3     ------> SPI1_SCK
    PB4     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 80020f6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80020fa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80020fc:	2300      	movs	r3, #0
 80020fe:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002100:	2300      	movs	r3, #0
 8002102:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002104:	f107 0314 	add.w	r3, r7, #20
 8002108:	4619      	mov	r1, r3
 800210a:	4830      	ldr	r0, [pc, #192]	@ (80021cc <HAL_SPI_MspInit+0x140>)
 800210c:	f001 fade 	bl	80036cc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8002110:	2308      	movs	r3, #8
 8002112:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002114:	2300      	movs	r3, #0
 8002116:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002118:	2300      	movs	r3, #0
 800211a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800211c:	f107 0314 	add.w	r3, r7, #20
 8002120:	4619      	mov	r1, r3
 8002122:	482b      	ldr	r0, [pc, #172]	@ (80021d0 <HAL_SPI_MspInit+0x144>)
 8002124:	f001 fad2 	bl	80036cc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8002128:	2330      	movs	r3, #48	@ 0x30
 800212a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800212c:	2302      	movs	r3, #2
 800212e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002130:	2303      	movs	r3, #3
 8002132:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002134:	f107 0314 	add.w	r3, r7, #20
 8002138:	4619      	mov	r1, r3
 800213a:	4825      	ldr	r0, [pc, #148]	@ (80021d0 <HAL_SPI_MspInit+0x144>)
 800213c:	f001 fac6 	bl	80036cc <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_SPI1_ENABLE();
 8002140:	4b24      	ldr	r3, [pc, #144]	@ (80021d4 <HAL_SPI_MspInit+0x148>)
 8002142:	685b      	ldr	r3, [r3, #4]
 8002144:	627b      	str	r3, [r7, #36]	@ 0x24
 8002146:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002148:	f043 63e0 	orr.w	r3, r3, #117440512	@ 0x7000000
 800214c:	627b      	str	r3, [r7, #36]	@ 0x24
 800214e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002150:	f043 0301 	orr.w	r3, r3, #1
 8002154:	627b      	str	r3, [r7, #36]	@ 0x24
 8002156:	4a1f      	ldr	r2, [pc, #124]	@ (80021d4 <HAL_SPI_MspInit+0x148>)
 8002158:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800215a:	6053      	str	r3, [r2, #4]

    /* SPI1 DMA Init */
    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA1_Channel3;
 800215c:	4b1e      	ldr	r3, [pc, #120]	@ (80021d8 <HAL_SPI_MspInit+0x14c>)
 800215e:	4a1f      	ldr	r2, [pc, #124]	@ (80021dc <HAL_SPI_MspInit+0x150>)
 8002160:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002162:	4b1d      	ldr	r3, [pc, #116]	@ (80021d8 <HAL_SPI_MspInit+0x14c>)
 8002164:	2210      	movs	r2, #16
 8002166:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002168:	4b1b      	ldr	r3, [pc, #108]	@ (80021d8 <HAL_SPI_MspInit+0x14c>)
 800216a:	2200      	movs	r2, #0
 800216c:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_DISABLE;
 800216e:	4b1a      	ldr	r3, [pc, #104]	@ (80021d8 <HAL_SPI_MspInit+0x14c>)
 8002170:	2200      	movs	r2, #0
 8002172:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002174:	4b18      	ldr	r3, [pc, #96]	@ (80021d8 <HAL_SPI_MspInit+0x14c>)
 8002176:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800217a:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800217c:	4b16      	ldr	r3, [pc, #88]	@ (80021d8 <HAL_SPI_MspInit+0x14c>)
 800217e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002182:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.Mode = DMA_CIRCULAR;
 8002184:	4b14      	ldr	r3, [pc, #80]	@ (80021d8 <HAL_SPI_MspInit+0x14c>)
 8002186:	2220      	movs	r2, #32
 8002188:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 800218a:	4b13      	ldr	r3, [pc, #76]	@ (80021d8 <HAL_SPI_MspInit+0x14c>)
 800218c:	2200      	movs	r2, #0
 800218e:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 8002190:	4811      	ldr	r0, [pc, #68]	@ (80021d8 <HAL_SPI_MspInit+0x14c>)
 8002192:	f001 f835 	bl	8003200 <HAL_DMA_Init>
 8002196:	4603      	mov	r3, r0
 8002198:	2b00      	cmp	r3, #0
 800219a:	d001      	beq.n	80021a0 <HAL_SPI_MspInit+0x114>
    {
      Error_Handler();
 800219c:	f7ff fefa 	bl	8001f94 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi1_tx);
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	4a0d      	ldr	r2, [pc, #52]	@ (80021d8 <HAL_SPI_MspInit+0x14c>)
 80021a4:	649a      	str	r2, [r3, #72]	@ 0x48
 80021a6:	4a0c      	ldr	r2, [pc, #48]	@ (80021d8 <HAL_SPI_MspInit+0x14c>)
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	6253      	str	r3, [r2, #36]	@ 0x24

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 80021ac:	2200      	movs	r2, #0
 80021ae:	2100      	movs	r1, #0
 80021b0:	2023      	movs	r0, #35	@ 0x23
 80021b2:	f000 ffee 	bl	8003192 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 80021b6:	2023      	movs	r0, #35	@ 0x23
 80021b8:	f001 f807 	bl	80031ca <HAL_NVIC_EnableIRQ>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 80021bc:	bf00      	nop
 80021be:	3728      	adds	r7, #40	@ 0x28
 80021c0:	46bd      	mov	sp, r7
 80021c2:	bd80      	pop	{r7, pc}
 80021c4:	40013000 	.word	0x40013000
 80021c8:	40021000 	.word	0x40021000
 80021cc:	40010800 	.word	0x40010800
 80021d0:	40010c00 	.word	0x40010c00
 80021d4:	40010000 	.word	0x40010000
 80021d8:	20000418 	.word	0x20000418
 80021dc:	40020030 	.word	0x40020030

080021e0 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80021e0:	b580      	push	{r7, lr}
 80021e2:	b08a      	sub	sp, #40	@ 0x28
 80021e4:	af00      	add	r7, sp, #0
 80021e6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021e8:	f107 0318 	add.w	r3, r7, #24
 80021ec:	2200      	movs	r2, #0
 80021ee:	601a      	str	r2, [r3, #0]
 80021f0:	605a      	str	r2, [r3, #4]
 80021f2:	609a      	str	r2, [r3, #8]
 80021f4:	60da      	str	r2, [r3, #12]
  if(htim_base->Instance==TIM1)
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	4a38      	ldr	r2, [pc, #224]	@ (80022dc <HAL_TIM_Base_MspInit+0xfc>)
 80021fc:	4293      	cmp	r3, r2
 80021fe:	d13d      	bne.n	800227c <HAL_TIM_Base_MspInit+0x9c>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002200:	4b37      	ldr	r3, [pc, #220]	@ (80022e0 <HAL_TIM_Base_MspInit+0x100>)
 8002202:	699b      	ldr	r3, [r3, #24]
 8002204:	4a36      	ldr	r2, [pc, #216]	@ (80022e0 <HAL_TIM_Base_MspInit+0x100>)
 8002206:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800220a:	6193      	str	r3, [r2, #24]
 800220c:	4b34      	ldr	r3, [pc, #208]	@ (80022e0 <HAL_TIM_Base_MspInit+0x100>)
 800220e:	699b      	ldr	r3, [r3, #24]
 8002210:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002214:	617b      	str	r3, [r7, #20]
 8002216:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002218:	4b31      	ldr	r3, [pc, #196]	@ (80022e0 <HAL_TIM_Base_MspInit+0x100>)
 800221a:	699b      	ldr	r3, [r3, #24]
 800221c:	4a30      	ldr	r2, [pc, #192]	@ (80022e0 <HAL_TIM_Base_MspInit+0x100>)
 800221e:	f043 0304 	orr.w	r3, r3, #4
 8002222:	6193      	str	r3, [r2, #24]
 8002224:	4b2e      	ldr	r3, [pc, #184]	@ (80022e0 <HAL_TIM_Base_MspInit+0x100>)
 8002226:	699b      	ldr	r3, [r3, #24]
 8002228:	f003 0304 	and.w	r3, r3, #4
 800222c:	613b      	str	r3, [r7, #16]
 800222e:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10;
 8002230:	f44f 63e0 	mov.w	r3, #1792	@ 0x700
 8002234:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002236:	2300      	movs	r3, #0
 8002238:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800223a:	2301      	movs	r3, #1
 800223c:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800223e:	f107 0318 	add.w	r3, r7, #24
 8002242:	4619      	mov	r1, r3
 8002244:	4827      	ldr	r0, [pc, #156]	@ (80022e4 <HAL_TIM_Base_MspInit+0x104>)
 8002246:	f001 fa41 	bl	80036cc <HAL_GPIO_Init>

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_IRQn, 0, 0);
 800224a:	2200      	movs	r2, #0
 800224c:	2100      	movs	r1, #0
 800224e:	2019      	movs	r0, #25
 8002250:	f000 ff9f 	bl	8003192 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 8002254:	2019      	movs	r0, #25
 8002256:	f000 ffb8 	bl	80031ca <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_TRG_COM_IRQn, 0, 0);
 800225a:	2200      	movs	r2, #0
 800225c:	2100      	movs	r1, #0
 800225e:	201a      	movs	r0, #26
 8002260:	f000 ff97 	bl	8003192 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_IRQn);
 8002264:	201a      	movs	r0, #26
 8002266:	f000 ffb0 	bl	80031ca <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 0, 0);
 800226a:	2200      	movs	r2, #0
 800226c:	2100      	movs	r1, #0
 800226e:	201b      	movs	r0, #27
 8002270:	f000 ff8f 	bl	8003192 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 8002274:	201b      	movs	r0, #27
 8002276:	f000 ffa8 	bl	80031ca <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN TIM4_MspInit 1 */

    /* USER CODE END TIM4_MspInit 1 */
  }

}
 800227a:	e02a      	b.n	80022d2 <HAL_TIM_Base_MspInit+0xf2>
  else if(htim_base->Instance==TIM3)
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	4a19      	ldr	r2, [pc, #100]	@ (80022e8 <HAL_TIM_Base_MspInit+0x108>)
 8002282:	4293      	cmp	r3, r2
 8002284:	d10c      	bne.n	80022a0 <HAL_TIM_Base_MspInit+0xc0>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002286:	4b16      	ldr	r3, [pc, #88]	@ (80022e0 <HAL_TIM_Base_MspInit+0x100>)
 8002288:	69db      	ldr	r3, [r3, #28]
 800228a:	4a15      	ldr	r2, [pc, #84]	@ (80022e0 <HAL_TIM_Base_MspInit+0x100>)
 800228c:	f043 0302 	orr.w	r3, r3, #2
 8002290:	61d3      	str	r3, [r2, #28]
 8002292:	4b13      	ldr	r3, [pc, #76]	@ (80022e0 <HAL_TIM_Base_MspInit+0x100>)
 8002294:	69db      	ldr	r3, [r3, #28]
 8002296:	f003 0302 	and.w	r3, r3, #2
 800229a:	60fb      	str	r3, [r7, #12]
 800229c:	68fb      	ldr	r3, [r7, #12]
}
 800229e:	e018      	b.n	80022d2 <HAL_TIM_Base_MspInit+0xf2>
  else if(htim_base->Instance==TIM4)
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	4a11      	ldr	r2, [pc, #68]	@ (80022ec <HAL_TIM_Base_MspInit+0x10c>)
 80022a6:	4293      	cmp	r3, r2
 80022a8:	d113      	bne.n	80022d2 <HAL_TIM_Base_MspInit+0xf2>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80022aa:	4b0d      	ldr	r3, [pc, #52]	@ (80022e0 <HAL_TIM_Base_MspInit+0x100>)
 80022ac:	69db      	ldr	r3, [r3, #28]
 80022ae:	4a0c      	ldr	r2, [pc, #48]	@ (80022e0 <HAL_TIM_Base_MspInit+0x100>)
 80022b0:	f043 0304 	orr.w	r3, r3, #4
 80022b4:	61d3      	str	r3, [r2, #28]
 80022b6:	4b0a      	ldr	r3, [pc, #40]	@ (80022e0 <HAL_TIM_Base_MspInit+0x100>)
 80022b8:	69db      	ldr	r3, [r3, #28]
 80022ba:	f003 0304 	and.w	r3, r3, #4
 80022be:	60bb      	str	r3, [r7, #8]
 80022c0:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 80022c2:	2200      	movs	r2, #0
 80022c4:	2100      	movs	r1, #0
 80022c6:	201e      	movs	r0, #30
 80022c8:	f000 ff63 	bl	8003192 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 80022cc:	201e      	movs	r0, #30
 80022ce:	f000 ff7c 	bl	80031ca <HAL_NVIC_EnableIRQ>
}
 80022d2:	bf00      	nop
 80022d4:	3728      	adds	r7, #40	@ 0x28
 80022d6:	46bd      	mov	sp, r7
 80022d8:	bd80      	pop	{r7, pc}
 80022da:	bf00      	nop
 80022dc:	40012c00 	.word	0x40012c00
 80022e0:	40021000 	.word	0x40021000
 80022e4:	40010800 	.word	0x40010800
 80022e8:	40000400 	.word	0x40000400
 80022ec:	40000800 	.word	0x40000800

080022f0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80022f0:	b480      	push	{r7}
 80022f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80022f4:	bf00      	nop
 80022f6:	e7fd      	b.n	80022f4 <NMI_Handler+0x4>

080022f8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80022f8:	b480      	push	{r7}
 80022fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80022fc:	bf00      	nop
 80022fe:	e7fd      	b.n	80022fc <HardFault_Handler+0x4>

08002300 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002300:	b480      	push	{r7}
 8002302:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002304:	bf00      	nop
 8002306:	e7fd      	b.n	8002304 <MemManage_Handler+0x4>

08002308 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002308:	b480      	push	{r7}
 800230a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800230c:	bf00      	nop
 800230e:	e7fd      	b.n	800230c <BusFault_Handler+0x4>

08002310 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002310:	b480      	push	{r7}
 8002312:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002314:	bf00      	nop
 8002316:	e7fd      	b.n	8002314 <UsageFault_Handler+0x4>

08002318 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002318:	b480      	push	{r7}
 800231a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800231c:	bf00      	nop
 800231e:	46bd      	mov	sp, r7
 8002320:	bc80      	pop	{r7}
 8002322:	4770      	bx	lr

08002324 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002324:	b480      	push	{r7}
 8002326:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002328:	bf00      	nop
 800232a:	46bd      	mov	sp, r7
 800232c:	bc80      	pop	{r7}
 800232e:	4770      	bx	lr

08002330 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002330:	b480      	push	{r7}
 8002332:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002334:	bf00      	nop
 8002336:	46bd      	mov	sp, r7
 8002338:	bc80      	pop	{r7}
 800233a:	4770      	bx	lr

0800233c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800233c:	b580      	push	{r7, lr}
 800233e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002340:	f000 f986 	bl	8002650 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002344:	bf00      	nop
 8002346:	bd80      	pop	{r7, pc}

08002348 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 8002348:	b580      	push	{r7, lr}
 800234a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 800234c:	4802      	ldr	r0, [pc, #8]	@ (8002358 <DMA1_Channel3_IRQHandler+0x10>)
 800234e:	f001 f889 	bl	8003464 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 8002352:	bf00      	nop
 8002354:	bd80      	pop	{r7, pc}
 8002356:	bf00      	nop
 8002358:	20000418 	.word	0x20000418

0800235c <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupts.
  */
void ADC1_2_IRQHandler(void)
{
 800235c:	b580      	push	{r7, lr}
 800235e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8002360:	4802      	ldr	r0, [pc, #8]	@ (800236c <ADC1_2_IRQHandler+0x10>)
 8002362:	f000 fb2b 	bl	80029bc <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 8002366:	bf00      	nop
 8002368:	bd80      	pop	{r7, pc}
 800236a:	bf00      	nop
 800236c:	20000390 	.word	0x20000390

08002370 <USB_LP_CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles USB low priority or CAN RX0 interrupts.
  */
void USB_LP_CAN1_RX0_IRQHandler(void)
{
 8002370:	b580      	push	{r7, lr}
 8002372:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 0 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 8002374:	4802      	ldr	r0, [pc, #8]	@ (8002380 <USB_LP_CAN1_RX0_IRQHandler+0x10>)
 8002376:	f001 fc91 	bl	8003c9c <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 1 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 1 */
}
 800237a:	bf00      	nop
 800237c:	bd80      	pop	{r7, pc}
 800237e:	bf00      	nop
 8002380:	2000124c 	.word	0x2000124c

08002384 <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 8002384:	b580      	push	{r7, lr}
 8002386:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8002388:	4802      	ldr	r0, [pc, #8]	@ (8002394 <TIM1_UP_IRQHandler+0x10>)
 800238a:	f004 facf 	bl	800692c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 800238e:	bf00      	nop
 8002390:	bd80      	pop	{r7, pc}
 8002392:	bf00      	nop
 8002394:	2000045c 	.word	0x2000045c

08002398 <TIM1_TRG_COM_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts.
  */
void TIM1_TRG_COM_IRQHandler(void)
{
 8002398:	b580      	push	{r7, lr}
 800239a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 800239c:	4802      	ldr	r0, [pc, #8]	@ (80023a8 <TIM1_TRG_COM_IRQHandler+0x10>)
 800239e:	f004 fac5 	bl	800692c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_IRQn 1 */
}
 80023a2:	bf00      	nop
 80023a4:	bd80      	pop	{r7, pc}
 80023a6:	bf00      	nop
 80023a8:	2000045c 	.word	0x2000045c

080023ac <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 80023ac:	b580      	push	{r7, lr}
 80023ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80023b0:	4802      	ldr	r0, [pc, #8]	@ (80023bc <TIM1_CC_IRQHandler+0x10>)
 80023b2:	f004 fabb 	bl	800692c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 80023b6:	bf00      	nop
 80023b8:	bd80      	pop	{r7, pc}
 80023ba:	bf00      	nop
 80023bc:	2000045c 	.word	0x2000045c

080023c0 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 80023c0:	b580      	push	{r7, lr}
 80023c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 80023c4:	4802      	ldr	r0, [pc, #8]	@ (80023d0 <TIM4_IRQHandler+0x10>)
 80023c6:	f004 fab1 	bl	800692c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 80023ca:	bf00      	nop
 80023cc:	bd80      	pop	{r7, pc}
 80023ce:	bf00      	nop
 80023d0:	200004ec 	.word	0x200004ec

080023d4 <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 80023d4:	b580      	push	{r7, lr}
 80023d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 80023d8:	4802      	ldr	r0, [pc, #8]	@ (80023e4 <SPI1_IRQHandler+0x10>)
 80023da:	f003 ff41 	bl	8006260 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 80023de:	bf00      	nop
 80023e0:	bd80      	pop	{r7, pc}
 80023e2:	bf00      	nop
 80023e4:	200003c0 	.word	0x200003c0

080023e8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80023e8:	b480      	push	{r7}
 80023ea:	af00      	add	r7, sp, #0
  return 1;
 80023ec:	2301      	movs	r3, #1
}
 80023ee:	4618      	mov	r0, r3
 80023f0:	46bd      	mov	sp, r7
 80023f2:	bc80      	pop	{r7}
 80023f4:	4770      	bx	lr

080023f6 <_kill>:

int _kill(int pid, int sig)
{
 80023f6:	b580      	push	{r7, lr}
 80023f8:	b082      	sub	sp, #8
 80023fa:	af00      	add	r7, sp, #0
 80023fc:	6078      	str	r0, [r7, #4]
 80023fe:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002400:	f00a feee 	bl	800d1e0 <__errno>
 8002404:	4603      	mov	r3, r0
 8002406:	2216      	movs	r2, #22
 8002408:	601a      	str	r2, [r3, #0]
  return -1;
 800240a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 800240e:	4618      	mov	r0, r3
 8002410:	3708      	adds	r7, #8
 8002412:	46bd      	mov	sp, r7
 8002414:	bd80      	pop	{r7, pc}

08002416 <_exit>:

void _exit (int status)
{
 8002416:	b580      	push	{r7, lr}
 8002418:	b082      	sub	sp, #8
 800241a:	af00      	add	r7, sp, #0
 800241c:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800241e:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8002422:	6878      	ldr	r0, [r7, #4]
 8002424:	f7ff ffe7 	bl	80023f6 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002428:	bf00      	nop
 800242a:	e7fd      	b.n	8002428 <_exit+0x12>

0800242c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800242c:	b580      	push	{r7, lr}
 800242e:	b086      	sub	sp, #24
 8002430:	af00      	add	r7, sp, #0
 8002432:	60f8      	str	r0, [r7, #12]
 8002434:	60b9      	str	r1, [r7, #8]
 8002436:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002438:	2300      	movs	r3, #0
 800243a:	617b      	str	r3, [r7, #20]
 800243c:	e00a      	b.n	8002454 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800243e:	f3af 8000 	nop.w
 8002442:	4601      	mov	r1, r0
 8002444:	68bb      	ldr	r3, [r7, #8]
 8002446:	1c5a      	adds	r2, r3, #1
 8002448:	60ba      	str	r2, [r7, #8]
 800244a:	b2ca      	uxtb	r2, r1
 800244c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800244e:	697b      	ldr	r3, [r7, #20]
 8002450:	3301      	adds	r3, #1
 8002452:	617b      	str	r3, [r7, #20]
 8002454:	697a      	ldr	r2, [r7, #20]
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	429a      	cmp	r2, r3
 800245a:	dbf0      	blt.n	800243e <_read+0x12>
  }

  return len;
 800245c:	687b      	ldr	r3, [r7, #4]
}
 800245e:	4618      	mov	r0, r3
 8002460:	3718      	adds	r7, #24
 8002462:	46bd      	mov	sp, r7
 8002464:	bd80      	pop	{r7, pc}

08002466 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002466:	b580      	push	{r7, lr}
 8002468:	b086      	sub	sp, #24
 800246a:	af00      	add	r7, sp, #0
 800246c:	60f8      	str	r0, [r7, #12]
 800246e:	60b9      	str	r1, [r7, #8]
 8002470:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002472:	2300      	movs	r3, #0
 8002474:	617b      	str	r3, [r7, #20]
 8002476:	e009      	b.n	800248c <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002478:	68bb      	ldr	r3, [r7, #8]
 800247a:	1c5a      	adds	r2, r3, #1
 800247c:	60ba      	str	r2, [r7, #8]
 800247e:	781b      	ldrb	r3, [r3, #0]
 8002480:	4618      	mov	r0, r3
 8002482:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002486:	697b      	ldr	r3, [r7, #20]
 8002488:	3301      	adds	r3, #1
 800248a:	617b      	str	r3, [r7, #20]
 800248c:	697a      	ldr	r2, [r7, #20]
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	429a      	cmp	r2, r3
 8002492:	dbf1      	blt.n	8002478 <_write+0x12>
  }
  return len;
 8002494:	687b      	ldr	r3, [r7, #4]
}
 8002496:	4618      	mov	r0, r3
 8002498:	3718      	adds	r7, #24
 800249a:	46bd      	mov	sp, r7
 800249c:	bd80      	pop	{r7, pc}

0800249e <_close>:

int _close(int file)
{
 800249e:	b480      	push	{r7}
 80024a0:	b083      	sub	sp, #12
 80024a2:	af00      	add	r7, sp, #0
 80024a4:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80024a6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 80024aa:	4618      	mov	r0, r3
 80024ac:	370c      	adds	r7, #12
 80024ae:	46bd      	mov	sp, r7
 80024b0:	bc80      	pop	{r7}
 80024b2:	4770      	bx	lr

080024b4 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80024b4:	b480      	push	{r7}
 80024b6:	b083      	sub	sp, #12
 80024b8:	af00      	add	r7, sp, #0
 80024ba:	6078      	str	r0, [r7, #4]
 80024bc:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80024be:	683b      	ldr	r3, [r7, #0]
 80024c0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80024c4:	605a      	str	r2, [r3, #4]
  return 0;
 80024c6:	2300      	movs	r3, #0
}
 80024c8:	4618      	mov	r0, r3
 80024ca:	370c      	adds	r7, #12
 80024cc:	46bd      	mov	sp, r7
 80024ce:	bc80      	pop	{r7}
 80024d0:	4770      	bx	lr

080024d2 <_isatty>:

int _isatty(int file)
{
 80024d2:	b480      	push	{r7}
 80024d4:	b083      	sub	sp, #12
 80024d6:	af00      	add	r7, sp, #0
 80024d8:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80024da:	2301      	movs	r3, #1
}
 80024dc:	4618      	mov	r0, r3
 80024de:	370c      	adds	r7, #12
 80024e0:	46bd      	mov	sp, r7
 80024e2:	bc80      	pop	{r7}
 80024e4:	4770      	bx	lr

080024e6 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80024e6:	b480      	push	{r7}
 80024e8:	b085      	sub	sp, #20
 80024ea:	af00      	add	r7, sp, #0
 80024ec:	60f8      	str	r0, [r7, #12]
 80024ee:	60b9      	str	r1, [r7, #8]
 80024f0:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80024f2:	2300      	movs	r3, #0
}
 80024f4:	4618      	mov	r0, r3
 80024f6:	3714      	adds	r7, #20
 80024f8:	46bd      	mov	sp, r7
 80024fa:	bc80      	pop	{r7}
 80024fc:	4770      	bx	lr
	...

08002500 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002500:	b580      	push	{r7, lr}
 8002502:	b086      	sub	sp, #24
 8002504:	af00      	add	r7, sp, #0
 8002506:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002508:	4a14      	ldr	r2, [pc, #80]	@ (800255c <_sbrk+0x5c>)
 800250a:	4b15      	ldr	r3, [pc, #84]	@ (8002560 <_sbrk+0x60>)
 800250c:	1ad3      	subs	r3, r2, r3
 800250e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002510:	697b      	ldr	r3, [r7, #20]
 8002512:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002514:	4b13      	ldr	r3, [pc, #76]	@ (8002564 <_sbrk+0x64>)
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	2b00      	cmp	r3, #0
 800251a:	d102      	bne.n	8002522 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800251c:	4b11      	ldr	r3, [pc, #68]	@ (8002564 <_sbrk+0x64>)
 800251e:	4a12      	ldr	r2, [pc, #72]	@ (8002568 <_sbrk+0x68>)
 8002520:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002522:	4b10      	ldr	r3, [pc, #64]	@ (8002564 <_sbrk+0x64>)
 8002524:	681a      	ldr	r2, [r3, #0]
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	4413      	add	r3, r2
 800252a:	693a      	ldr	r2, [r7, #16]
 800252c:	429a      	cmp	r2, r3
 800252e:	d207      	bcs.n	8002540 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002530:	f00a fe56 	bl	800d1e0 <__errno>
 8002534:	4603      	mov	r3, r0
 8002536:	220c      	movs	r2, #12
 8002538:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800253a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800253e:	e009      	b.n	8002554 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002540:	4b08      	ldr	r3, [pc, #32]	@ (8002564 <_sbrk+0x64>)
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002546:	4b07      	ldr	r3, [pc, #28]	@ (8002564 <_sbrk+0x64>)
 8002548:	681a      	ldr	r2, [r3, #0]
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	4413      	add	r3, r2
 800254e:	4a05      	ldr	r2, [pc, #20]	@ (8002564 <_sbrk+0x64>)
 8002550:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002552:	68fb      	ldr	r3, [r7, #12]
}
 8002554:	4618      	mov	r0, r3
 8002556:	3718      	adds	r7, #24
 8002558:	46bd      	mov	sp, r7
 800255a:	bd80      	pop	{r7, pc}
 800255c:	20005000 	.word	0x20005000
 8002560:	00000400 	.word	0x00000400
 8002564:	20000578 	.word	0x20000578
 8002568:	20001890 	.word	0x20001890

0800256c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800256c:	b480      	push	{r7}
 800256e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002570:	bf00      	nop
 8002572:	46bd      	mov	sp, r7
 8002574:	bc80      	pop	{r7}
 8002576:	4770      	bx	lr

08002578 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002578:	f7ff fff8 	bl	800256c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800257c:	480b      	ldr	r0, [pc, #44]	@ (80025ac <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800257e:	490c      	ldr	r1, [pc, #48]	@ (80025b0 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8002580:	4a0c      	ldr	r2, [pc, #48]	@ (80025b4 <LoopFillZerobss+0x16>)
  movs r3, #0
 8002582:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002584:	e002      	b.n	800258c <LoopCopyDataInit>

08002586 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002586:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002588:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800258a:	3304      	adds	r3, #4

0800258c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800258c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800258e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002590:	d3f9      	bcc.n	8002586 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002592:	4a09      	ldr	r2, [pc, #36]	@ (80025b8 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8002594:	4c09      	ldr	r4, [pc, #36]	@ (80025bc <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002596:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002598:	e001      	b.n	800259e <LoopFillZerobss>

0800259a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800259a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800259c:	3204      	adds	r2, #4

0800259e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800259e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80025a0:	d3fb      	bcc.n	800259a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80025a2:	f00a fe23 	bl	800d1ec <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80025a6:	f7ff f9cb 	bl	8001940 <main>
  bx lr
 80025aa:	4770      	bx	lr
  ldr r0, =_sdata
 80025ac:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80025b0:	20000348 	.word	0x20000348
  ldr r2, =_sidata
 80025b4:	08010360 	.word	0x08010360
  ldr r2, =_sbss
 80025b8:	20000348 	.word	0x20000348
  ldr r4, =_ebss
 80025bc:	20001890 	.word	0x20001890

080025c0 <CAN1_RX1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80025c0:	e7fe      	b.n	80025c0 <CAN1_RX1_IRQHandler>
	...

080025c4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80025c4:	b580      	push	{r7, lr}
 80025c6:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80025c8:	4b08      	ldr	r3, [pc, #32]	@ (80025ec <HAL_Init+0x28>)
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	4a07      	ldr	r2, [pc, #28]	@ (80025ec <HAL_Init+0x28>)
 80025ce:	f043 0310 	orr.w	r3, r3, #16
 80025d2:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80025d4:	2003      	movs	r0, #3
 80025d6:	f000 fdd1 	bl	800317c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80025da:	200f      	movs	r0, #15
 80025dc:	f000 f808 	bl	80025f0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80025e0:	f7ff fcde 	bl	8001fa0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80025e4:	2300      	movs	r3, #0
}
 80025e6:	4618      	mov	r0, r3
 80025e8:	bd80      	pop	{r7, pc}
 80025ea:	bf00      	nop
 80025ec:	40022000 	.word	0x40022000

080025f0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80025f0:	b580      	push	{r7, lr}
 80025f2:	b082      	sub	sp, #8
 80025f4:	af00      	add	r7, sp, #0
 80025f6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80025f8:	4b12      	ldr	r3, [pc, #72]	@ (8002644 <HAL_InitTick+0x54>)
 80025fa:	681a      	ldr	r2, [r3, #0]
 80025fc:	4b12      	ldr	r3, [pc, #72]	@ (8002648 <HAL_InitTick+0x58>)
 80025fe:	781b      	ldrb	r3, [r3, #0]
 8002600:	4619      	mov	r1, r3
 8002602:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002606:	fbb3 f3f1 	udiv	r3, r3, r1
 800260a:	fbb2 f3f3 	udiv	r3, r2, r3
 800260e:	4618      	mov	r0, r3
 8002610:	f000 fde9 	bl	80031e6 <HAL_SYSTICK_Config>
 8002614:	4603      	mov	r3, r0
 8002616:	2b00      	cmp	r3, #0
 8002618:	d001      	beq.n	800261e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800261a:	2301      	movs	r3, #1
 800261c:	e00e      	b.n	800263c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	2b0f      	cmp	r3, #15
 8002622:	d80a      	bhi.n	800263a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002624:	2200      	movs	r2, #0
 8002626:	6879      	ldr	r1, [r7, #4]
 8002628:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800262c:	f000 fdb1 	bl	8003192 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002630:	4a06      	ldr	r2, [pc, #24]	@ (800264c <HAL_InitTick+0x5c>)
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002636:	2300      	movs	r3, #0
 8002638:	e000      	b.n	800263c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800263a:	2301      	movs	r3, #1
}
 800263c:	4618      	mov	r0, r3
 800263e:	3708      	adds	r7, #8
 8002640:	46bd      	mov	sp, r7
 8002642:	bd80      	pop	{r7, pc}
 8002644:	20000004 	.word	0x20000004
 8002648:	2000000c 	.word	0x2000000c
 800264c:	20000008 	.word	0x20000008

08002650 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002650:	b480      	push	{r7}
 8002652:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002654:	4b05      	ldr	r3, [pc, #20]	@ (800266c <HAL_IncTick+0x1c>)
 8002656:	781b      	ldrb	r3, [r3, #0]
 8002658:	461a      	mov	r2, r3
 800265a:	4b05      	ldr	r3, [pc, #20]	@ (8002670 <HAL_IncTick+0x20>)
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	4413      	add	r3, r2
 8002660:	4a03      	ldr	r2, [pc, #12]	@ (8002670 <HAL_IncTick+0x20>)
 8002662:	6013      	str	r3, [r2, #0]
}
 8002664:	bf00      	nop
 8002666:	46bd      	mov	sp, r7
 8002668:	bc80      	pop	{r7}
 800266a:	4770      	bx	lr
 800266c:	2000000c 	.word	0x2000000c
 8002670:	2000057c 	.word	0x2000057c

08002674 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002674:	b480      	push	{r7}
 8002676:	af00      	add	r7, sp, #0
  return uwTick;
 8002678:	4b02      	ldr	r3, [pc, #8]	@ (8002684 <HAL_GetTick+0x10>)
 800267a:	681b      	ldr	r3, [r3, #0]
}
 800267c:	4618      	mov	r0, r3
 800267e:	46bd      	mov	sp, r7
 8002680:	bc80      	pop	{r7}
 8002682:	4770      	bx	lr
 8002684:	2000057c 	.word	0x2000057c

08002688 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002688:	b580      	push	{r7, lr}
 800268a:	b086      	sub	sp, #24
 800268c:	af00      	add	r7, sp, #0
 800268e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002690:	2300      	movs	r3, #0
 8002692:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8002694:	2300      	movs	r3, #0
 8002696:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8002698:	2300      	movs	r3, #0
 800269a:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 800269c:	2300      	movs	r3, #0
 800269e:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	2b00      	cmp	r3, #0
 80026a4:	d101      	bne.n	80026aa <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 80026a6:	2301      	movs	r3, #1
 80026a8:	e0be      	b.n	8002828 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	689b      	ldr	r3, [r3, #8]
 80026ae:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80026b4:	2b00      	cmp	r3, #0
 80026b6:	d109      	bne.n	80026cc <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	2200      	movs	r2, #0
 80026bc:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	2200      	movs	r2, #0
 80026c2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80026c6:	6878      	ldr	r0, [r7, #4]
 80026c8:	f7ff fc9c 	bl	8002004 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 80026cc:	6878      	ldr	r0, [r7, #4]
 80026ce:	f000 fb8f 	bl	8002df0 <ADC_ConversionStop_Disable>
 80026d2:	4603      	mov	r3, r0
 80026d4:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80026da:	f003 0310 	and.w	r3, r3, #16
 80026de:	2b00      	cmp	r3, #0
 80026e0:	f040 8099 	bne.w	8002816 <HAL_ADC_Init+0x18e>
 80026e4:	7dfb      	ldrb	r3, [r7, #23]
 80026e6:	2b00      	cmp	r3, #0
 80026e8:	f040 8095 	bne.w	8002816 <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80026f0:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80026f4:	f023 0302 	bic.w	r3, r3, #2
 80026f8:	f043 0202 	orr.w	r2, r3, #2
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	629a      	str	r2, [r3, #40]	@ 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002708:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	7b1b      	ldrb	r3, [r3, #12]
 800270e:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8002710:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002712:	68ba      	ldr	r2, [r7, #8]
 8002714:	4313      	orrs	r3, r2
 8002716:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	689b      	ldr	r3, [r3, #8]
 800271c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002720:	d003      	beq.n	800272a <HAL_ADC_Init+0xa2>
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	689b      	ldr	r3, [r3, #8]
 8002726:	2b01      	cmp	r3, #1
 8002728:	d102      	bne.n	8002730 <HAL_ADC_Init+0xa8>
 800272a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800272e:	e000      	b.n	8002732 <HAL_ADC_Init+0xaa>
 8002730:	2300      	movs	r3, #0
 8002732:	693a      	ldr	r2, [r7, #16]
 8002734:	4313      	orrs	r3, r2
 8002736:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	7d1b      	ldrb	r3, [r3, #20]
 800273c:	2b01      	cmp	r3, #1
 800273e:	d119      	bne.n	8002774 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	7b1b      	ldrb	r3, [r3, #12]
 8002744:	2b00      	cmp	r3, #0
 8002746:	d109      	bne.n	800275c <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	699b      	ldr	r3, [r3, #24]
 800274c:	3b01      	subs	r3, #1
 800274e:	035a      	lsls	r2, r3, #13
 8002750:	693b      	ldr	r3, [r7, #16]
 8002752:	4313      	orrs	r3, r2
 8002754:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8002758:	613b      	str	r3, [r7, #16]
 800275a:	e00b      	b.n	8002774 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002760:	f043 0220 	orr.w	r2, r3, #32
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	629a      	str	r2, [r3, #40]	@ 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800276c:	f043 0201 	orr.w	r2, r3, #1
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	685b      	ldr	r3, [r3, #4]
 800277a:	f423 4169 	bic.w	r1, r3, #59648	@ 0xe900
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	693a      	ldr	r2, [r7, #16]
 8002784:	430a      	orrs	r2, r1
 8002786:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	689a      	ldr	r2, [r3, #8]
 800278e:	4b28      	ldr	r3, [pc, #160]	@ (8002830 <HAL_ADC_Init+0x1a8>)
 8002790:	4013      	ands	r3, r2
 8002792:	687a      	ldr	r2, [r7, #4]
 8002794:	6812      	ldr	r2, [r2, #0]
 8002796:	68b9      	ldr	r1, [r7, #8]
 8002798:	430b      	orrs	r3, r1
 800279a:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	689b      	ldr	r3, [r3, #8]
 80027a0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80027a4:	d003      	beq.n	80027ae <HAL_ADC_Init+0x126>
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	689b      	ldr	r3, [r3, #8]
 80027aa:	2b01      	cmp	r3, #1
 80027ac:	d104      	bne.n	80027b8 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	691b      	ldr	r3, [r3, #16]
 80027b2:	3b01      	subs	r3, #1
 80027b4:	051b      	lsls	r3, r3, #20
 80027b6:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80027be:	f423 0170 	bic.w	r1, r3, #15728640	@ 0xf00000
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	68fa      	ldr	r2, [r7, #12]
 80027c8:	430a      	orrs	r2, r1
 80027ca:	62da      	str	r2, [r3, #44]	@ 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	689a      	ldr	r2, [r3, #8]
 80027d2:	4b18      	ldr	r3, [pc, #96]	@ (8002834 <HAL_ADC_Init+0x1ac>)
 80027d4:	4013      	ands	r3, r2
 80027d6:	68ba      	ldr	r2, [r7, #8]
 80027d8:	429a      	cmp	r2, r3
 80027da:	d10b      	bne.n	80027f4 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	2200      	movs	r2, #0
 80027e0:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80027e6:	f023 0303 	bic.w	r3, r3, #3
 80027ea:	f043 0201 	orr.w	r2, r3, #1
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	629a      	str	r2, [r3, #40]	@ 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80027f2:	e018      	b.n	8002826 <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80027f8:	f023 0312 	bic.w	r3, r3, #18
 80027fc:	f043 0210 	orr.w	r2, r3, #16
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002808:	f043 0201 	orr.w	r2, r3, #1
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8002810:	2301      	movs	r3, #1
 8002812:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002814:	e007      	b.n	8002826 <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800281a:	f043 0210 	orr.w	r2, r3, #16
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	629a      	str	r2, [r3, #40]	@ 0x28
        
    tmp_hal_status = HAL_ERROR;
 8002822:	2301      	movs	r3, #1
 8002824:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8002826:	7dfb      	ldrb	r3, [r7, #23]
}
 8002828:	4618      	mov	r0, r3
 800282a:	3718      	adds	r7, #24
 800282c:	46bd      	mov	sp, r7
 800282e:	bd80      	pop	{r7, pc}
 8002830:	ffe1f7fd 	.word	0xffe1f7fd
 8002834:	ff1f0efe 	.word	0xff1f0efe

08002838 <HAL_ADC_Start_IT>:
  *         Each of these interruptions has its dedicated callback function.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_IT(ADC_HandleTypeDef* hadc)
{
 8002838:	b580      	push	{r7, lr}
 800283a:	b084      	sub	sp, #16
 800283c:	af00      	add	r7, sp, #0
 800283e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002840:	2300      	movs	r3, #0
 8002842:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800284a:	2b01      	cmp	r3, #1
 800284c:	d101      	bne.n	8002852 <HAL_ADC_Start_IT+0x1a>
 800284e:	2302      	movs	r3, #2
 8002850:	e0a0      	b.n	8002994 <HAL_ADC_Start_IT+0x15c>
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	2201      	movs	r2, #1
 8002856:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 800285a:	6878      	ldr	r0, [r7, #4]
 800285c:	f000 fa6e 	bl	8002d3c <ADC_Enable>
 8002860:	4603      	mov	r3, r0
 8002862:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 8002864:	7bfb      	ldrb	r3, [r7, #15]
 8002866:	2b00      	cmp	r3, #0
 8002868:	f040 808f 	bne.w	800298a <HAL_ADC_Start_IT+0x152>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002870:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8002874:	f023 0301 	bic.w	r3, r3, #1
 8002878:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	629a      	str	r2, [r3, #40]	@ 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	4a45      	ldr	r2, [pc, #276]	@ (800299c <HAL_ADC_Start_IT+0x164>)
 8002886:	4293      	cmp	r3, r2
 8002888:	d105      	bne.n	8002896 <HAL_ADC_Start_IT+0x5e>
 800288a:	4b45      	ldr	r3, [pc, #276]	@ (80029a0 <HAL_ADC_Start_IT+0x168>)
 800288c:	685b      	ldr	r3, [r3, #4]
 800288e:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 8002892:	2b00      	cmp	r3, #0
 8002894:	d115      	bne.n	80028c2 <HAL_ADC_Start_IT+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800289a:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	685b      	ldr	r3, [r3, #4]
 80028a8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80028ac:	2b00      	cmp	r3, #0
 80028ae:	d026      	beq.n	80028fe <HAL_ADC_Start_IT+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80028b4:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80028b8:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	629a      	str	r2, [r3, #40]	@ 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80028c0:	e01d      	b.n	80028fe <HAL_ADC_Start_IT+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80028c6:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	4a33      	ldr	r2, [pc, #204]	@ (80029a0 <HAL_ADC_Start_IT+0x168>)
 80028d4:	4293      	cmp	r3, r2
 80028d6:	d004      	beq.n	80028e2 <HAL_ADC_Start_IT+0xaa>
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	4a2f      	ldr	r2, [pc, #188]	@ (800299c <HAL_ADC_Start_IT+0x164>)
 80028de:	4293      	cmp	r3, r2
 80028e0:	d10d      	bne.n	80028fe <HAL_ADC_Start_IT+0xc6>
 80028e2:	4b2f      	ldr	r3, [pc, #188]	@ (80029a0 <HAL_ADC_Start_IT+0x168>)
 80028e4:	685b      	ldr	r3, [r3, #4]
 80028e6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80028ea:	2b00      	cmp	r3, #0
 80028ec:	d007      	beq.n	80028fe <HAL_ADC_Start_IT+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80028f2:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80028f6:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	629a      	str	r2, [r3, #40]	@ 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002902:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002906:	2b00      	cmp	r3, #0
 8002908:	d006      	beq.n	8002918 <HAL_ADC_Start_IT+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800290e:	f023 0206 	bic.w	r2, r3, #6
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	62da      	str	r2, [r3, #44]	@ 0x2c
 8002916:	e002      	b.n	800291e <HAL_ADC_Start_IT+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	2200      	movs	r2, #0
 800291c:	62da      	str	r2, [r3, #44]	@ 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	2200      	movs	r2, #0
 8002922:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	f06f 0202 	mvn.w	r2, #2
 800292e:	601a      	str	r2, [r3, #0]
    
    /* Enable end of conversion interrupt for regular group */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_EOC);
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	685a      	ldr	r2, [r3, #4]
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	f042 0220 	orr.w	r2, r2, #32
 800293e:	605a      	str	r2, [r3, #4]
    /* If external trigger has been selected, conversion will start at next   */
    /* trigger event.                                                         */
    /* Case of multimode enabled:                                             */ 
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	689b      	ldr	r3, [r3, #8]
 8002946:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 800294a:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 800294e:	d113      	bne.n	8002978 <HAL_ADC_Start_IT+0x140>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8002954:	4a11      	ldr	r2, [pc, #68]	@ (800299c <HAL_ADC_Start_IT+0x164>)
 8002956:	4293      	cmp	r3, r2
 8002958:	d105      	bne.n	8002966 <HAL_ADC_Start_IT+0x12e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 800295a:	4b11      	ldr	r3, [pc, #68]	@ (80029a0 <HAL_ADC_Start_IT+0x168>)
 800295c:	685b      	ldr	r3, [r3, #4]
 800295e:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8002962:	2b00      	cmp	r3, #0
 8002964:	d108      	bne.n	8002978 <HAL_ADC_Start_IT+0x140>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	689a      	ldr	r2, [r3, #8]
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	f442 02a0 	orr.w	r2, r2, #5242880	@ 0x500000
 8002974:	609a      	str	r2, [r3, #8]
 8002976:	e00c      	b.n	8002992 <HAL_ADC_Start_IT+0x15a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	689a      	ldr	r2, [r3, #8]
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 8002986:	609a      	str	r2, [r3, #8]
 8002988:	e003      	b.n	8002992 <HAL_ADC_Start_IT+0x15a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	2200      	movs	r2, #0
 800298e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  }
  
  /* Return function status */
  return tmp_hal_status;
 8002992:	7bfb      	ldrb	r3, [r7, #15]
}
 8002994:	4618      	mov	r0, r3
 8002996:	3710      	adds	r7, #16
 8002998:	46bd      	mov	sp, r7
 800299a:	bd80      	pop	{r7, pc}
 800299c:	40012800 	.word	0x40012800
 80029a0:	40012400 	.word	0x40012400

080029a4 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 80029a4:	b480      	push	{r7}
 80029a6:	b083      	sub	sp, #12
 80029a8:	af00      	add	r7, sp, #0
 80029aa:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 80029b2:	4618      	mov	r0, r3
 80029b4:	370c      	adds	r7, #12
 80029b6:	46bd      	mov	sp, r7
 80029b8:	bc80      	pop	{r7}
 80029ba:	4770      	bx	lr

080029bc <HAL_ADC_IRQHandler>:
  * @brief  Handles ADC interrupt request  
  * @param  hadc: ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 80029bc:	b580      	push	{r7, lr}
 80029be:	b084      	sub	sp, #16
 80029c0:	af00      	add	r7, sp, #0
 80029c2:	6078      	str	r0, [r7, #4]
  uint32_t tmp_sr = hadc->Instance->SR;
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	685b      	ldr	r3, [r3, #4]
 80029d2:	60bb      	str	r3, [r7, #8]
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));
  
  
  /* ========== Check End of Conversion flag for regular group ========== */
  if((tmp_cr1 & ADC_IT_EOC) == ADC_IT_EOC)
 80029d4:	68bb      	ldr	r3, [r7, #8]
 80029d6:	f003 0320 	and.w	r3, r3, #32
 80029da:	2b00      	cmp	r3, #0
 80029dc:	d03e      	beq.n	8002a5c <HAL_ADC_IRQHandler+0xa0>
  {
    if((tmp_sr & ADC_FLAG_EOC) == ADC_FLAG_EOC)
 80029de:	68fb      	ldr	r3, [r7, #12]
 80029e0:	f003 0302 	and.w	r3, r3, #2
 80029e4:	2b00      	cmp	r3, #0
 80029e6:	d039      	beq.n	8002a5c <HAL_ADC_IRQHandler+0xa0>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80029ec:	f003 0310 	and.w	r3, r3, #16
 80029f0:	2b00      	cmp	r3, #0
 80029f2:	d105      	bne.n	8002a00 <HAL_ADC_IRQHandler+0x44>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80029f8:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	629a      	str	r2, [r3, #40]	@ 0x28
      /* Determine whether any further conversion upcoming on group regular   */
      /* by external trigger, continuous mode or scan sequence on going.      */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	689b      	ldr	r3, [r3, #8]
 8002a06:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8002a0a:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8002a0e:	d11d      	bne.n	8002a4c <HAL_ADC_IRQHandler+0x90>
         (hadc->Init.ContinuousConvMode == DISABLE)   )
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	7b1b      	ldrb	r3, [r3, #12]
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002a14:	2b00      	cmp	r3, #0
 8002a16:	d119      	bne.n	8002a4c <HAL_ADC_IRQHandler+0x90>
      {
        /* Disable ADC end of conversion interrupt on group regular */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	685a      	ldr	r2, [r3, #4]
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	f022 0220 	bic.w	r2, r2, #32
 8002a26:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a2c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	629a      	str	r2, [r3, #40]	@ 0x28
        
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a38:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002a3c:	2b00      	cmp	r3, #0
 8002a3e:	d105      	bne.n	8002a4c <HAL_ADC_IRQHandler+0x90>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a44:	f043 0201 	orr.w	r2, r3, #1
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
      HAL_ADC_ConvCpltCallback(hadc);
 8002a4c:	6878      	ldr	r0, [r7, #4]
 8002a4e:	f7fe fd85 	bl	800155c <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear regular group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	f06f 0212 	mvn.w	r2, #18
 8002a5a:	601a      	str	r2, [r3, #0]
    }
  }
  
  /* ========== Check End of Conversion flag for injected group ========== */
  if((tmp_cr1 & ADC_IT_JEOC) == ADC_IT_JEOC)
 8002a5c:	68bb      	ldr	r3, [r7, #8]
 8002a5e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002a62:	2b00      	cmp	r3, #0
 8002a64:	d04d      	beq.n	8002b02 <HAL_ADC_IRQHandler+0x146>
  {
    if((tmp_sr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC)
 8002a66:	68fb      	ldr	r3, [r7, #12]
 8002a68:	f003 0304 	and.w	r3, r3, #4
 8002a6c:	2b00      	cmp	r3, #0
 8002a6e:	d048      	beq.n	8002b02 <HAL_ADC_IRQHandler+0x146>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a74:	f003 0310 	and.w	r3, r3, #16
 8002a78:	2b00      	cmp	r3, #0
 8002a7a:	d105      	bne.n	8002a88 <HAL_ADC_IRQHandler+0xcc>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a80:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	629a      	str	r2, [r3, #40]	@ 0x28
      /* conversion from group regular (same conditions as group regular      */
      /* interruption disabling above).                                       */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	689b      	ldr	r3, [r3, #8]
 8002a8e:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 8002a92:	f5b3 4fe0 	cmp.w	r3, #28672	@ 0x7000
 8002a96:	d012      	beq.n	8002abe <HAL_ADC_IRQHandler+0x102>
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	685b      	ldr	r3, [r3, #4]
 8002a9e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 8002aa2:	2b00      	cmp	r3, #0
 8002aa4:	d125      	bne.n	8002af2 <HAL_ADC_IRQHandler+0x136>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	689b      	ldr	r3, [r3, #8]
 8002aac:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 8002ab0:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8002ab4:	d11d      	bne.n	8002af2 <HAL_ADC_IRQHandler+0x136>
          (hadc->Init.ContinuousConvMode == DISABLE)   )        )   )
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	7b1b      	ldrb	r3, [r3, #12]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 8002aba:	2b00      	cmp	r3, #0
 8002abc:	d119      	bne.n	8002af2 <HAL_ADC_IRQHandler+0x136>
      {
        /* Disable ADC end of conversion interrupt on group injected */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	685a      	ldr	r2, [r3, #4]
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002acc:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ad2:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	629a      	str	r2, [r3, #40]	@ 0x28

        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ade:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002ae2:	2b00      	cmp	r3, #0
 8002ae4:	d105      	bne.n	8002af2 <HAL_ADC_IRQHandler+0x136>
        { 
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002aea:	f043 0201 	orr.w	r2, r3, #1
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8002af2:	6878      	ldr	r0, [r7, #4]
 8002af4:	f000 fa6c 	bl	8002fd0 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear injected group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	f06f 020c 	mvn.w	r2, #12
 8002b00:	601a      	str	r2, [r3, #0]
    }
  }
   
  /* ========== Check Analog watchdog flags ========== */
  if((tmp_cr1 & ADC_IT_AWD) == ADC_IT_AWD)
 8002b02:	68bb      	ldr	r3, [r7, #8]
 8002b04:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002b08:	2b00      	cmp	r3, #0
 8002b0a:	d012      	beq.n	8002b32 <HAL_ADC_IRQHandler+0x176>
  {
    if((tmp_sr & ADC_FLAG_AWD) == ADC_FLAG_AWD)
 8002b0c:	68fb      	ldr	r3, [r7, #12]
 8002b0e:	f003 0301 	and.w	r3, r3, #1
 8002b12:	2b00      	cmp	r3, #0
 8002b14:	d00d      	beq.n	8002b32 <HAL_ADC_IRQHandler+0x176>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b1a:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* Level out of window callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8002b22:	6878      	ldr	r0, [r7, #4]
 8002b24:	f000 f809 	bl	8002b3a <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	f06f 0201 	mvn.w	r2, #1
 8002b30:	601a      	str	r2, [r3, #0]
    }
  }
  
}
 8002b32:	bf00      	nop
 8002b34:	3710      	adds	r7, #16
 8002b36:	46bd      	mov	sp, r7
 8002b38:	bd80      	pop	{r7, pc}

08002b3a <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog callback in non blocking mode. 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8002b3a:	b480      	push	{r7}
 8002b3c:	b083      	sub	sp, #12
 8002b3e:	af00      	add	r7, sp, #0
 8002b40:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8002b42:	bf00      	nop
 8002b44:	370c      	adds	r7, #12
 8002b46:	46bd      	mov	sp, r7
 8002b48:	bc80      	pop	{r7}
 8002b4a:	4770      	bx	lr

08002b4c <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8002b4c:	b480      	push	{r7}
 8002b4e:	b085      	sub	sp, #20
 8002b50:	af00      	add	r7, sp, #0
 8002b52:	6078      	str	r0, [r7, #4]
 8002b54:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002b56:	2300      	movs	r3, #0
 8002b58:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8002b5a:	2300      	movs	r3, #0
 8002b5c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002b64:	2b01      	cmp	r3, #1
 8002b66:	d101      	bne.n	8002b6c <HAL_ADC_ConfigChannel+0x20>
 8002b68:	2302      	movs	r3, #2
 8002b6a:	e0dc      	b.n	8002d26 <HAL_ADC_ConfigChannel+0x1da>
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	2201      	movs	r2, #1
 8002b70:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002b74:	683b      	ldr	r3, [r7, #0]
 8002b76:	685b      	ldr	r3, [r3, #4]
 8002b78:	2b06      	cmp	r3, #6
 8002b7a:	d81c      	bhi.n	8002bb6 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002b82:	683b      	ldr	r3, [r7, #0]
 8002b84:	685a      	ldr	r2, [r3, #4]
 8002b86:	4613      	mov	r3, r2
 8002b88:	009b      	lsls	r3, r3, #2
 8002b8a:	4413      	add	r3, r2
 8002b8c:	3b05      	subs	r3, #5
 8002b8e:	221f      	movs	r2, #31
 8002b90:	fa02 f303 	lsl.w	r3, r2, r3
 8002b94:	43db      	mvns	r3, r3
 8002b96:	4019      	ands	r1, r3
 8002b98:	683b      	ldr	r3, [r7, #0]
 8002b9a:	6818      	ldr	r0, [r3, #0]
 8002b9c:	683b      	ldr	r3, [r7, #0]
 8002b9e:	685a      	ldr	r2, [r3, #4]
 8002ba0:	4613      	mov	r3, r2
 8002ba2:	009b      	lsls	r3, r3, #2
 8002ba4:	4413      	add	r3, r2
 8002ba6:	3b05      	subs	r3, #5
 8002ba8:	fa00 f203 	lsl.w	r2, r0, r3
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	430a      	orrs	r2, r1
 8002bb2:	635a      	str	r2, [r3, #52]	@ 0x34
 8002bb4:	e03c      	b.n	8002c30 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002bb6:	683b      	ldr	r3, [r7, #0]
 8002bb8:	685b      	ldr	r3, [r3, #4]
 8002bba:	2b0c      	cmp	r3, #12
 8002bbc:	d81c      	bhi.n	8002bf8 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002bc4:	683b      	ldr	r3, [r7, #0]
 8002bc6:	685a      	ldr	r2, [r3, #4]
 8002bc8:	4613      	mov	r3, r2
 8002bca:	009b      	lsls	r3, r3, #2
 8002bcc:	4413      	add	r3, r2
 8002bce:	3b23      	subs	r3, #35	@ 0x23
 8002bd0:	221f      	movs	r2, #31
 8002bd2:	fa02 f303 	lsl.w	r3, r2, r3
 8002bd6:	43db      	mvns	r3, r3
 8002bd8:	4019      	ands	r1, r3
 8002bda:	683b      	ldr	r3, [r7, #0]
 8002bdc:	6818      	ldr	r0, [r3, #0]
 8002bde:	683b      	ldr	r3, [r7, #0]
 8002be0:	685a      	ldr	r2, [r3, #4]
 8002be2:	4613      	mov	r3, r2
 8002be4:	009b      	lsls	r3, r3, #2
 8002be6:	4413      	add	r3, r2
 8002be8:	3b23      	subs	r3, #35	@ 0x23
 8002bea:	fa00 f203 	lsl.w	r2, r0, r3
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	430a      	orrs	r2, r1
 8002bf4:	631a      	str	r2, [r3, #48]	@ 0x30
 8002bf6:	e01b      	b.n	8002c30 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002bfe:	683b      	ldr	r3, [r7, #0]
 8002c00:	685a      	ldr	r2, [r3, #4]
 8002c02:	4613      	mov	r3, r2
 8002c04:	009b      	lsls	r3, r3, #2
 8002c06:	4413      	add	r3, r2
 8002c08:	3b41      	subs	r3, #65	@ 0x41
 8002c0a:	221f      	movs	r2, #31
 8002c0c:	fa02 f303 	lsl.w	r3, r2, r3
 8002c10:	43db      	mvns	r3, r3
 8002c12:	4019      	ands	r1, r3
 8002c14:	683b      	ldr	r3, [r7, #0]
 8002c16:	6818      	ldr	r0, [r3, #0]
 8002c18:	683b      	ldr	r3, [r7, #0]
 8002c1a:	685a      	ldr	r2, [r3, #4]
 8002c1c:	4613      	mov	r3, r2
 8002c1e:	009b      	lsls	r3, r3, #2
 8002c20:	4413      	add	r3, r2
 8002c22:	3b41      	subs	r3, #65	@ 0x41
 8002c24:	fa00 f203 	lsl.w	r2, r0, r3
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	430a      	orrs	r2, r1
 8002c2e:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8002c30:	683b      	ldr	r3, [r7, #0]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	2b09      	cmp	r3, #9
 8002c36:	d91c      	bls.n	8002c72 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	68d9      	ldr	r1, [r3, #12]
 8002c3e:	683b      	ldr	r3, [r7, #0]
 8002c40:	681a      	ldr	r2, [r3, #0]
 8002c42:	4613      	mov	r3, r2
 8002c44:	005b      	lsls	r3, r3, #1
 8002c46:	4413      	add	r3, r2
 8002c48:	3b1e      	subs	r3, #30
 8002c4a:	2207      	movs	r2, #7
 8002c4c:	fa02 f303 	lsl.w	r3, r2, r3
 8002c50:	43db      	mvns	r3, r3
 8002c52:	4019      	ands	r1, r3
 8002c54:	683b      	ldr	r3, [r7, #0]
 8002c56:	6898      	ldr	r0, [r3, #8]
 8002c58:	683b      	ldr	r3, [r7, #0]
 8002c5a:	681a      	ldr	r2, [r3, #0]
 8002c5c:	4613      	mov	r3, r2
 8002c5e:	005b      	lsls	r3, r3, #1
 8002c60:	4413      	add	r3, r2
 8002c62:	3b1e      	subs	r3, #30
 8002c64:	fa00 f203 	lsl.w	r2, r0, r3
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	430a      	orrs	r2, r1
 8002c6e:	60da      	str	r2, [r3, #12]
 8002c70:	e019      	b.n	8002ca6 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	6919      	ldr	r1, [r3, #16]
 8002c78:	683b      	ldr	r3, [r7, #0]
 8002c7a:	681a      	ldr	r2, [r3, #0]
 8002c7c:	4613      	mov	r3, r2
 8002c7e:	005b      	lsls	r3, r3, #1
 8002c80:	4413      	add	r3, r2
 8002c82:	2207      	movs	r2, #7
 8002c84:	fa02 f303 	lsl.w	r3, r2, r3
 8002c88:	43db      	mvns	r3, r3
 8002c8a:	4019      	ands	r1, r3
 8002c8c:	683b      	ldr	r3, [r7, #0]
 8002c8e:	6898      	ldr	r0, [r3, #8]
 8002c90:	683b      	ldr	r3, [r7, #0]
 8002c92:	681a      	ldr	r2, [r3, #0]
 8002c94:	4613      	mov	r3, r2
 8002c96:	005b      	lsls	r3, r3, #1
 8002c98:	4413      	add	r3, r2
 8002c9a:	fa00 f203 	lsl.w	r2, r0, r3
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	430a      	orrs	r2, r1
 8002ca4:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8002ca6:	683b      	ldr	r3, [r7, #0]
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	2b10      	cmp	r3, #16
 8002cac:	d003      	beq.n	8002cb6 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8002cae:	683b      	ldr	r3, [r7, #0]
 8002cb0:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8002cb2:	2b11      	cmp	r3, #17
 8002cb4:	d132      	bne.n	8002d1c <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	4a1d      	ldr	r2, [pc, #116]	@ (8002d30 <HAL_ADC_ConfigChannel+0x1e4>)
 8002cbc:	4293      	cmp	r3, r2
 8002cbe:	d125      	bne.n	8002d0c <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	689b      	ldr	r3, [r3, #8]
 8002cc6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002cca:	2b00      	cmp	r3, #0
 8002ccc:	d126      	bne.n	8002d1c <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	689a      	ldr	r2, [r3, #8]
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 8002cdc:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002cde:	683b      	ldr	r3, [r7, #0]
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	2b10      	cmp	r3, #16
 8002ce4:	d11a      	bne.n	8002d1c <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002ce6:	4b13      	ldr	r3, [pc, #76]	@ (8002d34 <HAL_ADC_ConfigChannel+0x1e8>)
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	4a13      	ldr	r2, [pc, #76]	@ (8002d38 <HAL_ADC_ConfigChannel+0x1ec>)
 8002cec:	fba2 2303 	umull	r2, r3, r2, r3
 8002cf0:	0c9a      	lsrs	r2, r3, #18
 8002cf2:	4613      	mov	r3, r2
 8002cf4:	009b      	lsls	r3, r3, #2
 8002cf6:	4413      	add	r3, r2
 8002cf8:	005b      	lsls	r3, r3, #1
 8002cfa:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002cfc:	e002      	b.n	8002d04 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8002cfe:	68bb      	ldr	r3, [r7, #8]
 8002d00:	3b01      	subs	r3, #1
 8002d02:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002d04:	68bb      	ldr	r3, [r7, #8]
 8002d06:	2b00      	cmp	r3, #0
 8002d08:	d1f9      	bne.n	8002cfe <HAL_ADC_ConfigChannel+0x1b2>
 8002d0a:	e007      	b.n	8002d1c <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002d10:	f043 0220 	orr.w	r2, r3, #32
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	629a      	str	r2, [r3, #40]	@ 0x28
      
      tmp_hal_status = HAL_ERROR;
 8002d18:	2301      	movs	r3, #1
 8002d1a:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	2200      	movs	r2, #0
 8002d20:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8002d24:	7bfb      	ldrb	r3, [r7, #15]
}
 8002d26:	4618      	mov	r0, r3
 8002d28:	3714      	adds	r7, #20
 8002d2a:	46bd      	mov	sp, r7
 8002d2c:	bc80      	pop	{r7}
 8002d2e:	4770      	bx	lr
 8002d30:	40012400 	.word	0x40012400
 8002d34:	20000004 	.word	0x20000004
 8002d38:	431bde83 	.word	0x431bde83

08002d3c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8002d3c:	b580      	push	{r7, lr}
 8002d3e:	b084      	sub	sp, #16
 8002d40:	af00      	add	r7, sp, #0
 8002d42:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002d44:	2300      	movs	r3, #0
 8002d46:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8002d48:	2300      	movs	r3, #0
 8002d4a:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	689b      	ldr	r3, [r3, #8]
 8002d52:	f003 0301 	and.w	r3, r3, #1
 8002d56:	2b01      	cmp	r3, #1
 8002d58:	d040      	beq.n	8002ddc <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	689a      	ldr	r2, [r3, #8]
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	f042 0201 	orr.w	r2, r2, #1
 8002d68:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002d6a:	4b1f      	ldr	r3, [pc, #124]	@ (8002de8 <ADC_Enable+0xac>)
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	4a1f      	ldr	r2, [pc, #124]	@ (8002dec <ADC_Enable+0xb0>)
 8002d70:	fba2 2303 	umull	r2, r3, r2, r3
 8002d74:	0c9b      	lsrs	r3, r3, #18
 8002d76:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8002d78:	e002      	b.n	8002d80 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8002d7a:	68bb      	ldr	r3, [r7, #8]
 8002d7c:	3b01      	subs	r3, #1
 8002d7e:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8002d80:	68bb      	ldr	r3, [r7, #8]
 8002d82:	2b00      	cmp	r3, #0
 8002d84:	d1f9      	bne.n	8002d7a <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002d86:	f7ff fc75 	bl	8002674 <HAL_GetTick>
 8002d8a:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8002d8c:	e01f      	b.n	8002dce <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002d8e:	f7ff fc71 	bl	8002674 <HAL_GetTick>
 8002d92:	4602      	mov	r2, r0
 8002d94:	68fb      	ldr	r3, [r7, #12]
 8002d96:	1ad3      	subs	r3, r2, r3
 8002d98:	2b02      	cmp	r3, #2
 8002d9a:	d918      	bls.n	8002dce <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	689b      	ldr	r3, [r3, #8]
 8002da2:	f003 0301 	and.w	r3, r3, #1
 8002da6:	2b01      	cmp	r3, #1
 8002da8:	d011      	beq.n	8002dce <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002dae:	f043 0210 	orr.w	r2, r3, #16
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002dba:	f043 0201 	orr.w	r2, r3, #1
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	62da      	str	r2, [r3, #44]	@ 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	2200      	movs	r2, #0
 8002dc6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 8002dca:	2301      	movs	r3, #1
 8002dcc:	e007      	b.n	8002dde <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	689b      	ldr	r3, [r3, #8]
 8002dd4:	f003 0301 	and.w	r3, r3, #1
 8002dd8:	2b01      	cmp	r3, #1
 8002dda:	d1d8      	bne.n	8002d8e <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8002ddc:	2300      	movs	r3, #0
}
 8002dde:	4618      	mov	r0, r3
 8002de0:	3710      	adds	r7, #16
 8002de2:	46bd      	mov	sp, r7
 8002de4:	bd80      	pop	{r7, pc}
 8002de6:	bf00      	nop
 8002de8:	20000004 	.word	0x20000004
 8002dec:	431bde83 	.word	0x431bde83

08002df0 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8002df0:	b580      	push	{r7, lr}
 8002df2:	b084      	sub	sp, #16
 8002df4:	af00      	add	r7, sp, #0
 8002df6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002df8:	2300      	movs	r3, #0
 8002dfa:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	689b      	ldr	r3, [r3, #8]
 8002e02:	f003 0301 	and.w	r3, r3, #1
 8002e06:	2b01      	cmp	r3, #1
 8002e08:	d12e      	bne.n	8002e68 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	689a      	ldr	r2, [r3, #8]
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	f022 0201 	bic.w	r2, r2, #1
 8002e18:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002e1a:	f7ff fc2b 	bl	8002674 <HAL_GetTick>
 8002e1e:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002e20:	e01b      	b.n	8002e5a <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002e22:	f7ff fc27 	bl	8002674 <HAL_GetTick>
 8002e26:	4602      	mov	r2, r0
 8002e28:	68fb      	ldr	r3, [r7, #12]
 8002e2a:	1ad3      	subs	r3, r2, r3
 8002e2c:	2b02      	cmp	r3, #2
 8002e2e:	d914      	bls.n	8002e5a <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	689b      	ldr	r3, [r3, #8]
 8002e36:	f003 0301 	and.w	r3, r3, #1
 8002e3a:	2b01      	cmp	r3, #1
 8002e3c:	d10d      	bne.n	8002e5a <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e42:	f043 0210 	orr.w	r2, r3, #16
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e4e:	f043 0201 	orr.w	r2, r3, #1
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	62da      	str	r2, [r3, #44]	@ 0x2c

          return HAL_ERROR;
 8002e56:	2301      	movs	r3, #1
 8002e58:	e007      	b.n	8002e6a <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	689b      	ldr	r3, [r3, #8]
 8002e60:	f003 0301 	and.w	r3, r3, #1
 8002e64:	2b01      	cmp	r3, #1
 8002e66:	d0dc      	beq.n	8002e22 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8002e68:	2300      	movs	r3, #0
}
 8002e6a:	4618      	mov	r0, r3
 8002e6c:	3710      	adds	r7, #16
 8002e6e:	46bd      	mov	sp, r7
 8002e70:	bd80      	pop	{r7, pc}
	...

08002e74 <HAL_ADCEx_Calibration_Start>:
  *         the completion of this function.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef* hadc)
{
 8002e74:	b590      	push	{r4, r7, lr}
 8002e76:	b087      	sub	sp, #28
 8002e78:	af00      	add	r7, sp, #0
 8002e7a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002e7c:	2300      	movs	r3, #0
 8002e7e:	75fb      	strb	r3, [r7, #23]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0U;
 8002e80:	2300      	movs	r3, #0
 8002e82:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002e8a:	2b01      	cmp	r3, #1
 8002e8c:	d101      	bne.n	8002e92 <HAL_ADCEx_Calibration_Start+0x1e>
 8002e8e:	2302      	movs	r3, #2
 8002e90:	e097      	b.n	8002fc2 <HAL_ADCEx_Calibration_Start+0x14e>
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	2201      	movs	r2, #1
 8002e96:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
   /* 1. Disable ADC peripheral                                                 */
   tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8002e9a:	6878      	ldr	r0, [r7, #4]
 8002e9c:	f7ff ffa8 	bl	8002df0 <ADC_ConversionStop_Disable>
 8002ea0:	4603      	mov	r3, r0
 8002ea2:	75fb      	strb	r3, [r7, #23]
  
   /* 2. Calibration prerequisite delay before starting the calibration.       */
   /*    - ADC must be enabled for at least two ADC clock cycles               */
   tmp_hal_status = ADC_Enable(hadc);
 8002ea4:	6878      	ldr	r0, [r7, #4]
 8002ea6:	f7ff ff49 	bl	8002d3c <ADC_Enable>
 8002eaa:	4603      	mov	r3, r0
 8002eac:	75fb      	strb	r3, [r7, #23]

   /* Check if ADC is effectively enabled */
   if (tmp_hal_status == HAL_OK)
 8002eae:	7dfb      	ldrb	r3, [r7, #23]
 8002eb0:	2b00      	cmp	r3, #0
 8002eb2:	f040 8081 	bne.w	8002fb8 <HAL_ADCEx_Calibration_Start+0x144>
   {
     /* Set ADC state */
     ADC_STATE_CLR_SET(hadc->State,
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002eba:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002ebe:	f023 0302 	bic.w	r3, r3, #2
 8002ec2:	f043 0202 	orr.w	r2, r3, #2
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	629a      	str	r2, [r3, #40]	@ 0x28
    
    /* Hardware prerequisite: delay before starting the calibration.          */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles.  */
    /*  - Wait for the expected ADC clock cycles delay */
    wait_loop_index = ((SystemCoreClock
                        / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 8002eca:	4b40      	ldr	r3, [pc, #256]	@ (8002fcc <HAL_ADCEx_Calibration_Start+0x158>)
 8002ecc:	681c      	ldr	r4, [r3, #0]
 8002ece:	2002      	movs	r0, #2
 8002ed0:	f002 ffda 	bl	8005e88 <HAL_RCCEx_GetPeriphCLKFreq>
 8002ed4:	4603      	mov	r3, r0
 8002ed6:	fbb4 f3f3 	udiv	r3, r4, r3
                       * ADC_PRECALIBRATION_DELAY_ADCCLOCKCYCLES        );
 8002eda:	005b      	lsls	r3, r3, #1
    wait_loop_index = ((SystemCoreClock
 8002edc:	60fb      	str	r3, [r7, #12]

    while(wait_loop_index != 0U)
 8002ede:	e002      	b.n	8002ee6 <HAL_ADCEx_Calibration_Start+0x72>
    {
      wait_loop_index--;
 8002ee0:	68fb      	ldr	r3, [r7, #12]
 8002ee2:	3b01      	subs	r3, #1
 8002ee4:	60fb      	str	r3, [r7, #12]
    while(wait_loop_index != 0U)
 8002ee6:	68fb      	ldr	r3, [r7, #12]
 8002ee8:	2b00      	cmp	r3, #0
 8002eea:	d1f9      	bne.n	8002ee0 <HAL_ADCEx_Calibration_Start+0x6c>
    }

    /* 3. Resets ADC calibration registers */  
    SET_BIT(hadc->Instance->CR2, ADC_CR2_RSTCAL);
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	689a      	ldr	r2, [r3, #8]
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	f042 0208 	orr.w	r2, r2, #8
 8002efa:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 8002efc:	f7ff fbba 	bl	8002674 <HAL_GetTick>
 8002f00:	6138      	str	r0, [r7, #16]

    /* Wait for calibration reset completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8002f02:	e01b      	b.n	8002f3c <HAL_ADCEx_Calibration_Start+0xc8>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8002f04:	f7ff fbb6 	bl	8002674 <HAL_GetTick>
 8002f08:	4602      	mov	r2, r0
 8002f0a:	693b      	ldr	r3, [r7, #16]
 8002f0c:	1ad3      	subs	r3, r2, r3
 8002f0e:	2b0a      	cmp	r3, #10
 8002f10:	d914      	bls.n	8002f3c <HAL_ADCEx_Calibration_Start+0xc8>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	689b      	ldr	r3, [r3, #8]
 8002f18:	f003 0308 	and.w	r3, r3, #8
 8002f1c:	2b00      	cmp	r3, #0
 8002f1e:	d00d      	beq.n	8002f3c <HAL_ADCEx_Calibration_Start+0xc8>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f24:	f023 0312 	bic.w	r3, r3, #18
 8002f28:	f043 0210 	orr.w	r2, r3, #16
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	629a      	str	r2, [r3, #40]	@ 0x28
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	2200      	movs	r2, #0
 8002f34:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 8002f38:	2301      	movs	r3, #1
 8002f3a:	e042      	b.n	8002fc2 <HAL_ADCEx_Calibration_Start+0x14e>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	689b      	ldr	r3, [r3, #8]
 8002f42:	f003 0308 	and.w	r3, r3, #8
 8002f46:	2b00      	cmp	r3, #0
 8002f48:	d1dc      	bne.n	8002f04 <HAL_ADCEx_Calibration_Start+0x90>
        }
      }
    }
    
    /* 4. Start ADC calibration */
    SET_BIT(hadc->Instance->CR2, ADC_CR2_CAL);
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	689a      	ldr	r2, [r3, #8]
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	f042 0204 	orr.w	r2, r2, #4
 8002f58:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 8002f5a:	f7ff fb8b 	bl	8002674 <HAL_GetTick>
 8002f5e:	6138      	str	r0, [r7, #16]

    /* Wait for calibration completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8002f60:	e01b      	b.n	8002f9a <HAL_ADCEx_Calibration_Start+0x126>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8002f62:	f7ff fb87 	bl	8002674 <HAL_GetTick>
 8002f66:	4602      	mov	r2, r0
 8002f68:	693b      	ldr	r3, [r7, #16]
 8002f6a:	1ad3      	subs	r3, r2, r3
 8002f6c:	2b0a      	cmp	r3, #10
 8002f6e:	d914      	bls.n	8002f9a <HAL_ADCEx_Calibration_Start+0x126>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	689b      	ldr	r3, [r3, #8]
 8002f76:	f003 0304 	and.w	r3, r3, #4
 8002f7a:	2b00      	cmp	r3, #0
 8002f7c:	d00d      	beq.n	8002f9a <HAL_ADCEx_Calibration_Start+0x126>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f82:	f023 0312 	bic.w	r3, r3, #18
 8002f86:	f043 0210 	orr.w	r2, r3, #16
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	629a      	str	r2, [r3, #40]	@ 0x28
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	2200      	movs	r2, #0
 8002f92:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 8002f96:	2301      	movs	r3, #1
 8002f98:	e013      	b.n	8002fc2 <HAL_ADCEx_Calibration_Start+0x14e>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	689b      	ldr	r3, [r3, #8]
 8002fa0:	f003 0304 	and.w	r3, r3, #4
 8002fa4:	2b00      	cmp	r3, #0
 8002fa6:	d1dc      	bne.n	8002f62 <HAL_ADCEx_Calibration_Start+0xee>
        }
      }
    }
    
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002fac:	f023 0303 	bic.w	r3, r3, #3
 8002fb0:	f043 0201 	orr.w	r2, r3, #1
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	629a      	str	r2, [r3, #40]	@ 0x28
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	2200      	movs	r2, #0
 8002fbc:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8002fc0:	7dfb      	ldrb	r3, [r7, #23]
}
 8002fc2:	4618      	mov	r0, r3
 8002fc4:	371c      	adds	r7, #28
 8002fc6:	46bd      	mov	sp, r7
 8002fc8:	bd90      	pop	{r4, r7, pc}
 8002fca:	bf00      	nop
 8002fcc:	20000004 	.word	0x20000004

08002fd0 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002fd0:	b480      	push	{r7}
 8002fd2:	b083      	sub	sp, #12
 8002fd4:	af00      	add	r7, sp, #0
 8002fd6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADCEx_InjectedConvCpltCallback could be implemented in the user file
  */
}
 8002fd8:	bf00      	nop
 8002fda:	370c      	adds	r7, #12
 8002fdc:	46bd      	mov	sp, r7
 8002fde:	bc80      	pop	{r7}
 8002fe0:	4770      	bx	lr
	...

08002fe4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002fe4:	b480      	push	{r7}
 8002fe6:	b085      	sub	sp, #20
 8002fe8:	af00      	add	r7, sp, #0
 8002fea:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	f003 0307 	and.w	r3, r3, #7
 8002ff2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002ff4:	4b0c      	ldr	r3, [pc, #48]	@ (8003028 <__NVIC_SetPriorityGrouping+0x44>)
 8002ff6:	68db      	ldr	r3, [r3, #12]
 8002ff8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002ffa:	68ba      	ldr	r2, [r7, #8]
 8002ffc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003000:	4013      	ands	r3, r2
 8003002:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8003004:	68fb      	ldr	r3, [r7, #12]
 8003006:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003008:	68bb      	ldr	r3, [r7, #8]
 800300a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800300c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003010:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003014:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003016:	4a04      	ldr	r2, [pc, #16]	@ (8003028 <__NVIC_SetPriorityGrouping+0x44>)
 8003018:	68bb      	ldr	r3, [r7, #8]
 800301a:	60d3      	str	r3, [r2, #12]
}
 800301c:	bf00      	nop
 800301e:	3714      	adds	r7, #20
 8003020:	46bd      	mov	sp, r7
 8003022:	bc80      	pop	{r7}
 8003024:	4770      	bx	lr
 8003026:	bf00      	nop
 8003028:	e000ed00 	.word	0xe000ed00

0800302c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800302c:	b480      	push	{r7}
 800302e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003030:	4b04      	ldr	r3, [pc, #16]	@ (8003044 <__NVIC_GetPriorityGrouping+0x18>)
 8003032:	68db      	ldr	r3, [r3, #12]
 8003034:	0a1b      	lsrs	r3, r3, #8
 8003036:	f003 0307 	and.w	r3, r3, #7
}
 800303a:	4618      	mov	r0, r3
 800303c:	46bd      	mov	sp, r7
 800303e:	bc80      	pop	{r7}
 8003040:	4770      	bx	lr
 8003042:	bf00      	nop
 8003044:	e000ed00 	.word	0xe000ed00

08003048 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003048:	b480      	push	{r7}
 800304a:	b083      	sub	sp, #12
 800304c:	af00      	add	r7, sp, #0
 800304e:	4603      	mov	r3, r0
 8003050:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003052:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003056:	2b00      	cmp	r3, #0
 8003058:	db0b      	blt.n	8003072 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800305a:	79fb      	ldrb	r3, [r7, #7]
 800305c:	f003 021f 	and.w	r2, r3, #31
 8003060:	4906      	ldr	r1, [pc, #24]	@ (800307c <__NVIC_EnableIRQ+0x34>)
 8003062:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003066:	095b      	lsrs	r3, r3, #5
 8003068:	2001      	movs	r0, #1
 800306a:	fa00 f202 	lsl.w	r2, r0, r2
 800306e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003072:	bf00      	nop
 8003074:	370c      	adds	r7, #12
 8003076:	46bd      	mov	sp, r7
 8003078:	bc80      	pop	{r7}
 800307a:	4770      	bx	lr
 800307c:	e000e100 	.word	0xe000e100

08003080 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003080:	b480      	push	{r7}
 8003082:	b083      	sub	sp, #12
 8003084:	af00      	add	r7, sp, #0
 8003086:	4603      	mov	r3, r0
 8003088:	6039      	str	r1, [r7, #0]
 800308a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800308c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003090:	2b00      	cmp	r3, #0
 8003092:	db0a      	blt.n	80030aa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003094:	683b      	ldr	r3, [r7, #0]
 8003096:	b2da      	uxtb	r2, r3
 8003098:	490c      	ldr	r1, [pc, #48]	@ (80030cc <__NVIC_SetPriority+0x4c>)
 800309a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800309e:	0112      	lsls	r2, r2, #4
 80030a0:	b2d2      	uxtb	r2, r2
 80030a2:	440b      	add	r3, r1
 80030a4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80030a8:	e00a      	b.n	80030c0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80030aa:	683b      	ldr	r3, [r7, #0]
 80030ac:	b2da      	uxtb	r2, r3
 80030ae:	4908      	ldr	r1, [pc, #32]	@ (80030d0 <__NVIC_SetPriority+0x50>)
 80030b0:	79fb      	ldrb	r3, [r7, #7]
 80030b2:	f003 030f 	and.w	r3, r3, #15
 80030b6:	3b04      	subs	r3, #4
 80030b8:	0112      	lsls	r2, r2, #4
 80030ba:	b2d2      	uxtb	r2, r2
 80030bc:	440b      	add	r3, r1
 80030be:	761a      	strb	r2, [r3, #24]
}
 80030c0:	bf00      	nop
 80030c2:	370c      	adds	r7, #12
 80030c4:	46bd      	mov	sp, r7
 80030c6:	bc80      	pop	{r7}
 80030c8:	4770      	bx	lr
 80030ca:	bf00      	nop
 80030cc:	e000e100 	.word	0xe000e100
 80030d0:	e000ed00 	.word	0xe000ed00

080030d4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80030d4:	b480      	push	{r7}
 80030d6:	b089      	sub	sp, #36	@ 0x24
 80030d8:	af00      	add	r7, sp, #0
 80030da:	60f8      	str	r0, [r7, #12]
 80030dc:	60b9      	str	r1, [r7, #8]
 80030de:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80030e0:	68fb      	ldr	r3, [r7, #12]
 80030e2:	f003 0307 	and.w	r3, r3, #7
 80030e6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80030e8:	69fb      	ldr	r3, [r7, #28]
 80030ea:	f1c3 0307 	rsb	r3, r3, #7
 80030ee:	2b04      	cmp	r3, #4
 80030f0:	bf28      	it	cs
 80030f2:	2304      	movcs	r3, #4
 80030f4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80030f6:	69fb      	ldr	r3, [r7, #28]
 80030f8:	3304      	adds	r3, #4
 80030fa:	2b06      	cmp	r3, #6
 80030fc:	d902      	bls.n	8003104 <NVIC_EncodePriority+0x30>
 80030fe:	69fb      	ldr	r3, [r7, #28]
 8003100:	3b03      	subs	r3, #3
 8003102:	e000      	b.n	8003106 <NVIC_EncodePriority+0x32>
 8003104:	2300      	movs	r3, #0
 8003106:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003108:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800310c:	69bb      	ldr	r3, [r7, #24]
 800310e:	fa02 f303 	lsl.w	r3, r2, r3
 8003112:	43da      	mvns	r2, r3
 8003114:	68bb      	ldr	r3, [r7, #8]
 8003116:	401a      	ands	r2, r3
 8003118:	697b      	ldr	r3, [r7, #20]
 800311a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800311c:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8003120:	697b      	ldr	r3, [r7, #20]
 8003122:	fa01 f303 	lsl.w	r3, r1, r3
 8003126:	43d9      	mvns	r1, r3
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800312c:	4313      	orrs	r3, r2
         );
}
 800312e:	4618      	mov	r0, r3
 8003130:	3724      	adds	r7, #36	@ 0x24
 8003132:	46bd      	mov	sp, r7
 8003134:	bc80      	pop	{r7}
 8003136:	4770      	bx	lr

08003138 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003138:	b580      	push	{r7, lr}
 800313a:	b082      	sub	sp, #8
 800313c:	af00      	add	r7, sp, #0
 800313e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	3b01      	subs	r3, #1
 8003144:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003148:	d301      	bcc.n	800314e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800314a:	2301      	movs	r3, #1
 800314c:	e00f      	b.n	800316e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800314e:	4a0a      	ldr	r2, [pc, #40]	@ (8003178 <SysTick_Config+0x40>)
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	3b01      	subs	r3, #1
 8003154:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003156:	210f      	movs	r1, #15
 8003158:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800315c:	f7ff ff90 	bl	8003080 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003160:	4b05      	ldr	r3, [pc, #20]	@ (8003178 <SysTick_Config+0x40>)
 8003162:	2200      	movs	r2, #0
 8003164:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003166:	4b04      	ldr	r3, [pc, #16]	@ (8003178 <SysTick_Config+0x40>)
 8003168:	2207      	movs	r2, #7
 800316a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800316c:	2300      	movs	r3, #0
}
 800316e:	4618      	mov	r0, r3
 8003170:	3708      	adds	r7, #8
 8003172:	46bd      	mov	sp, r7
 8003174:	bd80      	pop	{r7, pc}
 8003176:	bf00      	nop
 8003178:	e000e010 	.word	0xe000e010

0800317c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800317c:	b580      	push	{r7, lr}
 800317e:	b082      	sub	sp, #8
 8003180:	af00      	add	r7, sp, #0
 8003182:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003184:	6878      	ldr	r0, [r7, #4]
 8003186:	f7ff ff2d 	bl	8002fe4 <__NVIC_SetPriorityGrouping>
}
 800318a:	bf00      	nop
 800318c:	3708      	adds	r7, #8
 800318e:	46bd      	mov	sp, r7
 8003190:	bd80      	pop	{r7, pc}

08003192 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003192:	b580      	push	{r7, lr}
 8003194:	b086      	sub	sp, #24
 8003196:	af00      	add	r7, sp, #0
 8003198:	4603      	mov	r3, r0
 800319a:	60b9      	str	r1, [r7, #8]
 800319c:	607a      	str	r2, [r7, #4]
 800319e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80031a0:	2300      	movs	r3, #0
 80031a2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80031a4:	f7ff ff42 	bl	800302c <__NVIC_GetPriorityGrouping>
 80031a8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80031aa:	687a      	ldr	r2, [r7, #4]
 80031ac:	68b9      	ldr	r1, [r7, #8]
 80031ae:	6978      	ldr	r0, [r7, #20]
 80031b0:	f7ff ff90 	bl	80030d4 <NVIC_EncodePriority>
 80031b4:	4602      	mov	r2, r0
 80031b6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80031ba:	4611      	mov	r1, r2
 80031bc:	4618      	mov	r0, r3
 80031be:	f7ff ff5f 	bl	8003080 <__NVIC_SetPriority>
}
 80031c2:	bf00      	nop
 80031c4:	3718      	adds	r7, #24
 80031c6:	46bd      	mov	sp, r7
 80031c8:	bd80      	pop	{r7, pc}

080031ca <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80031ca:	b580      	push	{r7, lr}
 80031cc:	b082      	sub	sp, #8
 80031ce:	af00      	add	r7, sp, #0
 80031d0:	4603      	mov	r3, r0
 80031d2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80031d4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80031d8:	4618      	mov	r0, r3
 80031da:	f7ff ff35 	bl	8003048 <__NVIC_EnableIRQ>
}
 80031de:	bf00      	nop
 80031e0:	3708      	adds	r7, #8
 80031e2:	46bd      	mov	sp, r7
 80031e4:	bd80      	pop	{r7, pc}

080031e6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80031e6:	b580      	push	{r7, lr}
 80031e8:	b082      	sub	sp, #8
 80031ea:	af00      	add	r7, sp, #0
 80031ec:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80031ee:	6878      	ldr	r0, [r7, #4]
 80031f0:	f7ff ffa2 	bl	8003138 <SysTick_Config>
 80031f4:	4603      	mov	r3, r0
}
 80031f6:	4618      	mov	r0, r3
 80031f8:	3708      	adds	r7, #8
 80031fa:	46bd      	mov	sp, r7
 80031fc:	bd80      	pop	{r7, pc}
	...

08003200 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003200:	b480      	push	{r7}
 8003202:	b085      	sub	sp, #20
 8003204:	af00      	add	r7, sp, #0
 8003206:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003208:	2300      	movs	r3, #0
 800320a:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	2b00      	cmp	r3, #0
 8003210:	d101      	bne.n	8003216 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8003212:	2301      	movs	r3, #1
 8003214:	e043      	b.n	800329e <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	461a      	mov	r2, r3
 800321c:	4b22      	ldr	r3, [pc, #136]	@ (80032a8 <HAL_DMA_Init+0xa8>)
 800321e:	4413      	add	r3, r2
 8003220:	4a22      	ldr	r2, [pc, #136]	@ (80032ac <HAL_DMA_Init+0xac>)
 8003222:	fba2 2303 	umull	r2, r3, r2, r3
 8003226:	091b      	lsrs	r3, r3, #4
 8003228:	009a      	lsls	r2, r3, #2
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->DmaBaseAddress = DMA1;
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	4a1f      	ldr	r2, [pc, #124]	@ (80032b0 <HAL_DMA_Init+0xb0>)
 8003232:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	2202      	movs	r2, #2
 8003238:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8003244:	68fb      	ldr	r3, [r7, #12]
 8003246:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 800324a:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 800324e:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8003258:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	68db      	ldr	r3, [r3, #12]
 800325e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003264:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	695b      	ldr	r3, [r3, #20]
 800326a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003270:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	69db      	ldr	r3, [r3, #28]
 8003276:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8003278:	68fa      	ldr	r2, [r7, #12]
 800327a:	4313      	orrs	r3, r2
 800327c:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	68fa      	ldr	r2, [r7, #12]
 8003284:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	2200      	movs	r2, #0
 800328a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	2201      	movs	r2, #1
 8003290:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	2200      	movs	r2, #0
 8003298:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 800329c:	2300      	movs	r3, #0
}
 800329e:	4618      	mov	r0, r3
 80032a0:	3714      	adds	r7, #20
 80032a2:	46bd      	mov	sp, r7
 80032a4:	bc80      	pop	{r7}
 80032a6:	4770      	bx	lr
 80032a8:	bffdfff8 	.word	0xbffdfff8
 80032ac:	cccccccd 	.word	0xcccccccd
 80032b0:	40020000 	.word	0x40020000

080032b4 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80032b4:	b580      	push	{r7, lr}
 80032b6:	b086      	sub	sp, #24
 80032b8:	af00      	add	r7, sp, #0
 80032ba:	60f8      	str	r0, [r7, #12]
 80032bc:	60b9      	str	r1, [r7, #8]
 80032be:	607a      	str	r2, [r7, #4]
 80032c0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80032c2:	2300      	movs	r3, #0
 80032c4:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80032c6:	68fb      	ldr	r3, [r7, #12]
 80032c8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80032cc:	2b01      	cmp	r3, #1
 80032ce:	d101      	bne.n	80032d4 <HAL_DMA_Start_IT+0x20>
 80032d0:	2302      	movs	r3, #2
 80032d2:	e04b      	b.n	800336c <HAL_DMA_Start_IT+0xb8>
 80032d4:	68fb      	ldr	r3, [r7, #12]
 80032d6:	2201      	movs	r2, #1
 80032d8:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80032dc:	68fb      	ldr	r3, [r7, #12]
 80032de:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80032e2:	b2db      	uxtb	r3, r3
 80032e4:	2b01      	cmp	r3, #1
 80032e6:	d13a      	bne.n	800335e <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80032e8:	68fb      	ldr	r3, [r7, #12]
 80032ea:	2202      	movs	r2, #2
 80032ec:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80032f0:	68fb      	ldr	r3, [r7, #12]
 80032f2:	2200      	movs	r2, #0
 80032f4:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80032f6:	68fb      	ldr	r3, [r7, #12]
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	681a      	ldr	r2, [r3, #0]
 80032fc:	68fb      	ldr	r3, [r7, #12]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	f022 0201 	bic.w	r2, r2, #1
 8003304:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003306:	683b      	ldr	r3, [r7, #0]
 8003308:	687a      	ldr	r2, [r7, #4]
 800330a:	68b9      	ldr	r1, [r7, #8]
 800330c:	68f8      	ldr	r0, [r7, #12]
 800330e:	f000 f9af 	bl	8003670 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 8003312:	68fb      	ldr	r3, [r7, #12]
 8003314:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003316:	2b00      	cmp	r3, #0
 8003318:	d008      	beq.n	800332c <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800331a:	68fb      	ldr	r3, [r7, #12]
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	681a      	ldr	r2, [r3, #0]
 8003320:	68fb      	ldr	r3, [r7, #12]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	f042 020e 	orr.w	r2, r2, #14
 8003328:	601a      	str	r2, [r3, #0]
 800332a:	e00f      	b.n	800334c <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800332c:	68fb      	ldr	r3, [r7, #12]
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	681a      	ldr	r2, [r3, #0]
 8003332:	68fb      	ldr	r3, [r7, #12]
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	f022 0204 	bic.w	r2, r2, #4
 800333a:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 800333c:	68fb      	ldr	r3, [r7, #12]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	681a      	ldr	r2, [r3, #0]
 8003342:	68fb      	ldr	r3, [r7, #12]
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	f042 020a 	orr.w	r2, r2, #10
 800334a:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800334c:	68fb      	ldr	r3, [r7, #12]
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	681a      	ldr	r2, [r3, #0]
 8003352:	68fb      	ldr	r3, [r7, #12]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	f042 0201 	orr.w	r2, r2, #1
 800335a:	601a      	str	r2, [r3, #0]
 800335c:	e005      	b.n	800336a <HAL_DMA_Start_IT+0xb6>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 800335e:	68fb      	ldr	r3, [r7, #12]
 8003360:	2200      	movs	r2, #0
 8003362:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8003366:	2302      	movs	r3, #2
 8003368:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 800336a:	7dfb      	ldrb	r3, [r7, #23]
}
 800336c:	4618      	mov	r0, r3
 800336e:	3718      	adds	r7, #24
 8003370:	46bd      	mov	sp, r7
 8003372:	bd80      	pop	{r7, pc}

08003374 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8003374:	b580      	push	{r7, lr}
 8003376:	b084      	sub	sp, #16
 8003378:	af00      	add	r7, sp, #0
 800337a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800337c:	2300      	movs	r3, #0
 800337e:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8003386:	b2db      	uxtb	r3, r3
 8003388:	2b02      	cmp	r3, #2
 800338a:	d005      	beq.n	8003398 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	2204      	movs	r2, #4
 8003390:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 8003392:	2301      	movs	r3, #1
 8003394:	73fb      	strb	r3, [r7, #15]
 8003396:	e051      	b.n	800343c <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	681a      	ldr	r2, [r3, #0]
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	f022 020e 	bic.w	r2, r2, #14
 80033a6:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	681a      	ldr	r2, [r3, #0]
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	f022 0201 	bic.w	r2, r2, #1
 80033b6:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	4a22      	ldr	r2, [pc, #136]	@ (8003448 <HAL_DMA_Abort_IT+0xd4>)
 80033be:	4293      	cmp	r3, r2
 80033c0:	d029      	beq.n	8003416 <HAL_DMA_Abort_IT+0xa2>
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	4a21      	ldr	r2, [pc, #132]	@ (800344c <HAL_DMA_Abort_IT+0xd8>)
 80033c8:	4293      	cmp	r3, r2
 80033ca:	d022      	beq.n	8003412 <HAL_DMA_Abort_IT+0x9e>
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	4a1f      	ldr	r2, [pc, #124]	@ (8003450 <HAL_DMA_Abort_IT+0xdc>)
 80033d2:	4293      	cmp	r3, r2
 80033d4:	d01a      	beq.n	800340c <HAL_DMA_Abort_IT+0x98>
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	4a1e      	ldr	r2, [pc, #120]	@ (8003454 <HAL_DMA_Abort_IT+0xe0>)
 80033dc:	4293      	cmp	r3, r2
 80033de:	d012      	beq.n	8003406 <HAL_DMA_Abort_IT+0x92>
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	4a1c      	ldr	r2, [pc, #112]	@ (8003458 <HAL_DMA_Abort_IT+0xe4>)
 80033e6:	4293      	cmp	r3, r2
 80033e8:	d00a      	beq.n	8003400 <HAL_DMA_Abort_IT+0x8c>
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	4a1b      	ldr	r2, [pc, #108]	@ (800345c <HAL_DMA_Abort_IT+0xe8>)
 80033f0:	4293      	cmp	r3, r2
 80033f2:	d102      	bne.n	80033fa <HAL_DMA_Abort_IT+0x86>
 80033f4:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 80033f8:	e00e      	b.n	8003418 <HAL_DMA_Abort_IT+0xa4>
 80033fa:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80033fe:	e00b      	b.n	8003418 <HAL_DMA_Abort_IT+0xa4>
 8003400:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8003404:	e008      	b.n	8003418 <HAL_DMA_Abort_IT+0xa4>
 8003406:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800340a:	e005      	b.n	8003418 <HAL_DMA_Abort_IT+0xa4>
 800340c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003410:	e002      	b.n	8003418 <HAL_DMA_Abort_IT+0xa4>
 8003412:	2310      	movs	r3, #16
 8003414:	e000      	b.n	8003418 <HAL_DMA_Abort_IT+0xa4>
 8003416:	2301      	movs	r3, #1
 8003418:	4a11      	ldr	r2, [pc, #68]	@ (8003460 <HAL_DMA_Abort_IT+0xec>)
 800341a:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	2201      	movs	r2, #1
 8003420:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	2200      	movs	r2, #0
 8003428:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003430:	2b00      	cmp	r3, #0
 8003432:	d003      	beq.n	800343c <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003438:	6878      	ldr	r0, [r7, #4]
 800343a:	4798      	blx	r3
    } 
  }
  return status;
 800343c:	7bfb      	ldrb	r3, [r7, #15]
}
 800343e:	4618      	mov	r0, r3
 8003440:	3710      	adds	r7, #16
 8003442:	46bd      	mov	sp, r7
 8003444:	bd80      	pop	{r7, pc}
 8003446:	bf00      	nop
 8003448:	40020008 	.word	0x40020008
 800344c:	4002001c 	.word	0x4002001c
 8003450:	40020030 	.word	0x40020030
 8003454:	40020044 	.word	0x40020044
 8003458:	40020058 	.word	0x40020058
 800345c:	4002006c 	.word	0x4002006c
 8003460:	40020000 	.word	0x40020000

08003464 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003464:	b580      	push	{r7, lr}
 8003466:	b084      	sub	sp, #16
 8003468:	af00      	add	r7, sp, #0
 800346a:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003480:	2204      	movs	r2, #4
 8003482:	409a      	lsls	r2, r3
 8003484:	68fb      	ldr	r3, [r7, #12]
 8003486:	4013      	ands	r3, r2
 8003488:	2b00      	cmp	r3, #0
 800348a:	d04f      	beq.n	800352c <HAL_DMA_IRQHandler+0xc8>
 800348c:	68bb      	ldr	r3, [r7, #8]
 800348e:	f003 0304 	and.w	r3, r3, #4
 8003492:	2b00      	cmp	r3, #0
 8003494:	d04a      	beq.n	800352c <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	f003 0320 	and.w	r3, r3, #32
 80034a0:	2b00      	cmp	r3, #0
 80034a2:	d107      	bne.n	80034b4 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	681a      	ldr	r2, [r3, #0]
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	f022 0204 	bic.w	r2, r2, #4
 80034b2:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	4a66      	ldr	r2, [pc, #408]	@ (8003654 <HAL_DMA_IRQHandler+0x1f0>)
 80034ba:	4293      	cmp	r3, r2
 80034bc:	d029      	beq.n	8003512 <HAL_DMA_IRQHandler+0xae>
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	4a65      	ldr	r2, [pc, #404]	@ (8003658 <HAL_DMA_IRQHandler+0x1f4>)
 80034c4:	4293      	cmp	r3, r2
 80034c6:	d022      	beq.n	800350e <HAL_DMA_IRQHandler+0xaa>
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	4a63      	ldr	r2, [pc, #396]	@ (800365c <HAL_DMA_IRQHandler+0x1f8>)
 80034ce:	4293      	cmp	r3, r2
 80034d0:	d01a      	beq.n	8003508 <HAL_DMA_IRQHandler+0xa4>
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	4a62      	ldr	r2, [pc, #392]	@ (8003660 <HAL_DMA_IRQHandler+0x1fc>)
 80034d8:	4293      	cmp	r3, r2
 80034da:	d012      	beq.n	8003502 <HAL_DMA_IRQHandler+0x9e>
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	4a60      	ldr	r2, [pc, #384]	@ (8003664 <HAL_DMA_IRQHandler+0x200>)
 80034e2:	4293      	cmp	r3, r2
 80034e4:	d00a      	beq.n	80034fc <HAL_DMA_IRQHandler+0x98>
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	4a5f      	ldr	r2, [pc, #380]	@ (8003668 <HAL_DMA_IRQHandler+0x204>)
 80034ec:	4293      	cmp	r3, r2
 80034ee:	d102      	bne.n	80034f6 <HAL_DMA_IRQHandler+0x92>
 80034f0:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80034f4:	e00e      	b.n	8003514 <HAL_DMA_IRQHandler+0xb0>
 80034f6:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 80034fa:	e00b      	b.n	8003514 <HAL_DMA_IRQHandler+0xb0>
 80034fc:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8003500:	e008      	b.n	8003514 <HAL_DMA_IRQHandler+0xb0>
 8003502:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8003506:	e005      	b.n	8003514 <HAL_DMA_IRQHandler+0xb0>
 8003508:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800350c:	e002      	b.n	8003514 <HAL_DMA_IRQHandler+0xb0>
 800350e:	2340      	movs	r3, #64	@ 0x40
 8003510:	e000      	b.n	8003514 <HAL_DMA_IRQHandler+0xb0>
 8003512:	2304      	movs	r3, #4
 8003514:	4a55      	ldr	r2, [pc, #340]	@ (800366c <HAL_DMA_IRQHandler+0x208>)
 8003516:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800351c:	2b00      	cmp	r3, #0
 800351e:	f000 8094 	beq.w	800364a <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003526:	6878      	ldr	r0, [r7, #4]
 8003528:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 800352a:	e08e      	b.n	800364a <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003530:	2202      	movs	r2, #2
 8003532:	409a      	lsls	r2, r3
 8003534:	68fb      	ldr	r3, [r7, #12]
 8003536:	4013      	ands	r3, r2
 8003538:	2b00      	cmp	r3, #0
 800353a:	d056      	beq.n	80035ea <HAL_DMA_IRQHandler+0x186>
 800353c:	68bb      	ldr	r3, [r7, #8]
 800353e:	f003 0302 	and.w	r3, r3, #2
 8003542:	2b00      	cmp	r3, #0
 8003544:	d051      	beq.n	80035ea <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	f003 0320 	and.w	r3, r3, #32
 8003550:	2b00      	cmp	r3, #0
 8003552:	d10b      	bne.n	800356c <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	681a      	ldr	r2, [r3, #0]
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	f022 020a 	bic.w	r2, r2, #10
 8003562:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	2201      	movs	r2, #1
 8003568:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	4a38      	ldr	r2, [pc, #224]	@ (8003654 <HAL_DMA_IRQHandler+0x1f0>)
 8003572:	4293      	cmp	r3, r2
 8003574:	d029      	beq.n	80035ca <HAL_DMA_IRQHandler+0x166>
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	4a37      	ldr	r2, [pc, #220]	@ (8003658 <HAL_DMA_IRQHandler+0x1f4>)
 800357c:	4293      	cmp	r3, r2
 800357e:	d022      	beq.n	80035c6 <HAL_DMA_IRQHandler+0x162>
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	4a35      	ldr	r2, [pc, #212]	@ (800365c <HAL_DMA_IRQHandler+0x1f8>)
 8003586:	4293      	cmp	r3, r2
 8003588:	d01a      	beq.n	80035c0 <HAL_DMA_IRQHandler+0x15c>
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	4a34      	ldr	r2, [pc, #208]	@ (8003660 <HAL_DMA_IRQHandler+0x1fc>)
 8003590:	4293      	cmp	r3, r2
 8003592:	d012      	beq.n	80035ba <HAL_DMA_IRQHandler+0x156>
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	4a32      	ldr	r2, [pc, #200]	@ (8003664 <HAL_DMA_IRQHandler+0x200>)
 800359a:	4293      	cmp	r3, r2
 800359c:	d00a      	beq.n	80035b4 <HAL_DMA_IRQHandler+0x150>
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	4a31      	ldr	r2, [pc, #196]	@ (8003668 <HAL_DMA_IRQHandler+0x204>)
 80035a4:	4293      	cmp	r3, r2
 80035a6:	d102      	bne.n	80035ae <HAL_DMA_IRQHandler+0x14a>
 80035a8:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 80035ac:	e00e      	b.n	80035cc <HAL_DMA_IRQHandler+0x168>
 80035ae:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80035b2:	e00b      	b.n	80035cc <HAL_DMA_IRQHandler+0x168>
 80035b4:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80035b8:	e008      	b.n	80035cc <HAL_DMA_IRQHandler+0x168>
 80035ba:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80035be:	e005      	b.n	80035cc <HAL_DMA_IRQHandler+0x168>
 80035c0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80035c4:	e002      	b.n	80035cc <HAL_DMA_IRQHandler+0x168>
 80035c6:	2320      	movs	r3, #32
 80035c8:	e000      	b.n	80035cc <HAL_DMA_IRQHandler+0x168>
 80035ca:	2302      	movs	r3, #2
 80035cc:	4a27      	ldr	r2, [pc, #156]	@ (800366c <HAL_DMA_IRQHandler+0x208>)
 80035ce:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	2200      	movs	r2, #0
 80035d4:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80035dc:	2b00      	cmp	r3, #0
 80035de:	d034      	beq.n	800364a <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80035e4:	6878      	ldr	r0, [r7, #4]
 80035e6:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 80035e8:	e02f      	b.n	800364a <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035ee:	2208      	movs	r2, #8
 80035f0:	409a      	lsls	r2, r3
 80035f2:	68fb      	ldr	r3, [r7, #12]
 80035f4:	4013      	ands	r3, r2
 80035f6:	2b00      	cmp	r3, #0
 80035f8:	d028      	beq.n	800364c <HAL_DMA_IRQHandler+0x1e8>
 80035fa:	68bb      	ldr	r3, [r7, #8]
 80035fc:	f003 0308 	and.w	r3, r3, #8
 8003600:	2b00      	cmp	r3, #0
 8003602:	d023      	beq.n	800364c <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	681a      	ldr	r2, [r3, #0]
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	f022 020e 	bic.w	r2, r2, #14
 8003612:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800361c:	2101      	movs	r1, #1
 800361e:	fa01 f202 	lsl.w	r2, r1, r2
 8003622:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	2201      	movs	r2, #1
 8003628:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	2201      	movs	r2, #1
 800362e:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	2200      	movs	r2, #0
 8003636:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800363e:	2b00      	cmp	r3, #0
 8003640:	d004      	beq.n	800364c <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003646:	6878      	ldr	r0, [r7, #4]
 8003648:	4798      	blx	r3
    }
  }
  return;
 800364a:	bf00      	nop
 800364c:	bf00      	nop
}
 800364e:	3710      	adds	r7, #16
 8003650:	46bd      	mov	sp, r7
 8003652:	bd80      	pop	{r7, pc}
 8003654:	40020008 	.word	0x40020008
 8003658:	4002001c 	.word	0x4002001c
 800365c:	40020030 	.word	0x40020030
 8003660:	40020044 	.word	0x40020044
 8003664:	40020058 	.word	0x40020058
 8003668:	4002006c 	.word	0x4002006c
 800366c:	40020000 	.word	0x40020000

08003670 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003670:	b480      	push	{r7}
 8003672:	b085      	sub	sp, #20
 8003674:	af00      	add	r7, sp, #0
 8003676:	60f8      	str	r0, [r7, #12]
 8003678:	60b9      	str	r1, [r7, #8]
 800367a:	607a      	str	r2, [r7, #4]
 800367c:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 800367e:	68fb      	ldr	r3, [r7, #12]
 8003680:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003682:	68fb      	ldr	r3, [r7, #12]
 8003684:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003686:	2101      	movs	r1, #1
 8003688:	fa01 f202 	lsl.w	r2, r1, r2
 800368c:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800368e:	68fb      	ldr	r3, [r7, #12]
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	683a      	ldr	r2, [r7, #0]
 8003694:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003696:	68fb      	ldr	r3, [r7, #12]
 8003698:	685b      	ldr	r3, [r3, #4]
 800369a:	2b10      	cmp	r3, #16
 800369c:	d108      	bne.n	80036b0 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800369e:	68fb      	ldr	r3, [r7, #12]
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	687a      	ldr	r2, [r7, #4]
 80036a4:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80036a6:	68fb      	ldr	r3, [r7, #12]
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	68ba      	ldr	r2, [r7, #8]
 80036ac:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80036ae:	e007      	b.n	80036c0 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 80036b0:	68fb      	ldr	r3, [r7, #12]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	68ba      	ldr	r2, [r7, #8]
 80036b6:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80036b8:	68fb      	ldr	r3, [r7, #12]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	687a      	ldr	r2, [r7, #4]
 80036be:	60da      	str	r2, [r3, #12]
}
 80036c0:	bf00      	nop
 80036c2:	3714      	adds	r7, #20
 80036c4:	46bd      	mov	sp, r7
 80036c6:	bc80      	pop	{r7}
 80036c8:	4770      	bx	lr
	...

080036cc <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80036cc:	b480      	push	{r7}
 80036ce:	b08b      	sub	sp, #44	@ 0x2c
 80036d0:	af00      	add	r7, sp, #0
 80036d2:	6078      	str	r0, [r7, #4]
 80036d4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80036d6:	2300      	movs	r3, #0
 80036d8:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80036da:	2300      	movs	r3, #0
 80036dc:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80036de:	e169      	b.n	80039b4 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80036e0:	2201      	movs	r2, #1
 80036e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036e4:	fa02 f303 	lsl.w	r3, r2, r3
 80036e8:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80036ea:	683b      	ldr	r3, [r7, #0]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	69fa      	ldr	r2, [r7, #28]
 80036f0:	4013      	ands	r3, r2
 80036f2:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80036f4:	69ba      	ldr	r2, [r7, #24]
 80036f6:	69fb      	ldr	r3, [r7, #28]
 80036f8:	429a      	cmp	r2, r3
 80036fa:	f040 8158 	bne.w	80039ae <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80036fe:	683b      	ldr	r3, [r7, #0]
 8003700:	685b      	ldr	r3, [r3, #4]
 8003702:	4a9a      	ldr	r2, [pc, #616]	@ (800396c <HAL_GPIO_Init+0x2a0>)
 8003704:	4293      	cmp	r3, r2
 8003706:	d05e      	beq.n	80037c6 <HAL_GPIO_Init+0xfa>
 8003708:	4a98      	ldr	r2, [pc, #608]	@ (800396c <HAL_GPIO_Init+0x2a0>)
 800370a:	4293      	cmp	r3, r2
 800370c:	d875      	bhi.n	80037fa <HAL_GPIO_Init+0x12e>
 800370e:	4a98      	ldr	r2, [pc, #608]	@ (8003970 <HAL_GPIO_Init+0x2a4>)
 8003710:	4293      	cmp	r3, r2
 8003712:	d058      	beq.n	80037c6 <HAL_GPIO_Init+0xfa>
 8003714:	4a96      	ldr	r2, [pc, #600]	@ (8003970 <HAL_GPIO_Init+0x2a4>)
 8003716:	4293      	cmp	r3, r2
 8003718:	d86f      	bhi.n	80037fa <HAL_GPIO_Init+0x12e>
 800371a:	4a96      	ldr	r2, [pc, #600]	@ (8003974 <HAL_GPIO_Init+0x2a8>)
 800371c:	4293      	cmp	r3, r2
 800371e:	d052      	beq.n	80037c6 <HAL_GPIO_Init+0xfa>
 8003720:	4a94      	ldr	r2, [pc, #592]	@ (8003974 <HAL_GPIO_Init+0x2a8>)
 8003722:	4293      	cmp	r3, r2
 8003724:	d869      	bhi.n	80037fa <HAL_GPIO_Init+0x12e>
 8003726:	4a94      	ldr	r2, [pc, #592]	@ (8003978 <HAL_GPIO_Init+0x2ac>)
 8003728:	4293      	cmp	r3, r2
 800372a:	d04c      	beq.n	80037c6 <HAL_GPIO_Init+0xfa>
 800372c:	4a92      	ldr	r2, [pc, #584]	@ (8003978 <HAL_GPIO_Init+0x2ac>)
 800372e:	4293      	cmp	r3, r2
 8003730:	d863      	bhi.n	80037fa <HAL_GPIO_Init+0x12e>
 8003732:	4a92      	ldr	r2, [pc, #584]	@ (800397c <HAL_GPIO_Init+0x2b0>)
 8003734:	4293      	cmp	r3, r2
 8003736:	d046      	beq.n	80037c6 <HAL_GPIO_Init+0xfa>
 8003738:	4a90      	ldr	r2, [pc, #576]	@ (800397c <HAL_GPIO_Init+0x2b0>)
 800373a:	4293      	cmp	r3, r2
 800373c:	d85d      	bhi.n	80037fa <HAL_GPIO_Init+0x12e>
 800373e:	2b12      	cmp	r3, #18
 8003740:	d82a      	bhi.n	8003798 <HAL_GPIO_Init+0xcc>
 8003742:	2b12      	cmp	r3, #18
 8003744:	d859      	bhi.n	80037fa <HAL_GPIO_Init+0x12e>
 8003746:	a201      	add	r2, pc, #4	@ (adr r2, 800374c <HAL_GPIO_Init+0x80>)
 8003748:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800374c:	080037c7 	.word	0x080037c7
 8003750:	080037a1 	.word	0x080037a1
 8003754:	080037b3 	.word	0x080037b3
 8003758:	080037f5 	.word	0x080037f5
 800375c:	080037fb 	.word	0x080037fb
 8003760:	080037fb 	.word	0x080037fb
 8003764:	080037fb 	.word	0x080037fb
 8003768:	080037fb 	.word	0x080037fb
 800376c:	080037fb 	.word	0x080037fb
 8003770:	080037fb 	.word	0x080037fb
 8003774:	080037fb 	.word	0x080037fb
 8003778:	080037fb 	.word	0x080037fb
 800377c:	080037fb 	.word	0x080037fb
 8003780:	080037fb 	.word	0x080037fb
 8003784:	080037fb 	.word	0x080037fb
 8003788:	080037fb 	.word	0x080037fb
 800378c:	080037fb 	.word	0x080037fb
 8003790:	080037a9 	.word	0x080037a9
 8003794:	080037bd 	.word	0x080037bd
 8003798:	4a79      	ldr	r2, [pc, #484]	@ (8003980 <HAL_GPIO_Init+0x2b4>)
 800379a:	4293      	cmp	r3, r2
 800379c:	d013      	beq.n	80037c6 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800379e:	e02c      	b.n	80037fa <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80037a0:	683b      	ldr	r3, [r7, #0]
 80037a2:	68db      	ldr	r3, [r3, #12]
 80037a4:	623b      	str	r3, [r7, #32]
          break;
 80037a6:	e029      	b.n	80037fc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80037a8:	683b      	ldr	r3, [r7, #0]
 80037aa:	68db      	ldr	r3, [r3, #12]
 80037ac:	3304      	adds	r3, #4
 80037ae:	623b      	str	r3, [r7, #32]
          break;
 80037b0:	e024      	b.n	80037fc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80037b2:	683b      	ldr	r3, [r7, #0]
 80037b4:	68db      	ldr	r3, [r3, #12]
 80037b6:	3308      	adds	r3, #8
 80037b8:	623b      	str	r3, [r7, #32]
          break;
 80037ba:	e01f      	b.n	80037fc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80037bc:	683b      	ldr	r3, [r7, #0]
 80037be:	68db      	ldr	r3, [r3, #12]
 80037c0:	330c      	adds	r3, #12
 80037c2:	623b      	str	r3, [r7, #32]
          break;
 80037c4:	e01a      	b.n	80037fc <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80037c6:	683b      	ldr	r3, [r7, #0]
 80037c8:	689b      	ldr	r3, [r3, #8]
 80037ca:	2b00      	cmp	r3, #0
 80037cc:	d102      	bne.n	80037d4 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80037ce:	2304      	movs	r3, #4
 80037d0:	623b      	str	r3, [r7, #32]
          break;
 80037d2:	e013      	b.n	80037fc <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80037d4:	683b      	ldr	r3, [r7, #0]
 80037d6:	689b      	ldr	r3, [r3, #8]
 80037d8:	2b01      	cmp	r3, #1
 80037da:	d105      	bne.n	80037e8 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80037dc:	2308      	movs	r3, #8
 80037de:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	69fa      	ldr	r2, [r7, #28]
 80037e4:	611a      	str	r2, [r3, #16]
          break;
 80037e6:	e009      	b.n	80037fc <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80037e8:	2308      	movs	r3, #8
 80037ea:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	69fa      	ldr	r2, [r7, #28]
 80037f0:	615a      	str	r2, [r3, #20]
          break;
 80037f2:	e003      	b.n	80037fc <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80037f4:	2300      	movs	r3, #0
 80037f6:	623b      	str	r3, [r7, #32]
          break;
 80037f8:	e000      	b.n	80037fc <HAL_GPIO_Init+0x130>
          break;
 80037fa:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80037fc:	69bb      	ldr	r3, [r7, #24]
 80037fe:	2bff      	cmp	r3, #255	@ 0xff
 8003800:	d801      	bhi.n	8003806 <HAL_GPIO_Init+0x13a>
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	e001      	b.n	800380a <HAL_GPIO_Init+0x13e>
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	3304      	adds	r3, #4
 800380a:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 800380c:	69bb      	ldr	r3, [r7, #24]
 800380e:	2bff      	cmp	r3, #255	@ 0xff
 8003810:	d802      	bhi.n	8003818 <HAL_GPIO_Init+0x14c>
 8003812:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003814:	009b      	lsls	r3, r3, #2
 8003816:	e002      	b.n	800381e <HAL_GPIO_Init+0x152>
 8003818:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800381a:	3b08      	subs	r3, #8
 800381c:	009b      	lsls	r3, r3, #2
 800381e:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8003820:	697b      	ldr	r3, [r7, #20]
 8003822:	681a      	ldr	r2, [r3, #0]
 8003824:	210f      	movs	r1, #15
 8003826:	693b      	ldr	r3, [r7, #16]
 8003828:	fa01 f303 	lsl.w	r3, r1, r3
 800382c:	43db      	mvns	r3, r3
 800382e:	401a      	ands	r2, r3
 8003830:	6a39      	ldr	r1, [r7, #32]
 8003832:	693b      	ldr	r3, [r7, #16]
 8003834:	fa01 f303 	lsl.w	r3, r1, r3
 8003838:	431a      	orrs	r2, r3
 800383a:	697b      	ldr	r3, [r7, #20]
 800383c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800383e:	683b      	ldr	r3, [r7, #0]
 8003840:	685b      	ldr	r3, [r3, #4]
 8003842:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003846:	2b00      	cmp	r3, #0
 8003848:	f000 80b1 	beq.w	80039ae <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 800384c:	4b4d      	ldr	r3, [pc, #308]	@ (8003984 <HAL_GPIO_Init+0x2b8>)
 800384e:	699b      	ldr	r3, [r3, #24]
 8003850:	4a4c      	ldr	r2, [pc, #304]	@ (8003984 <HAL_GPIO_Init+0x2b8>)
 8003852:	f043 0301 	orr.w	r3, r3, #1
 8003856:	6193      	str	r3, [r2, #24]
 8003858:	4b4a      	ldr	r3, [pc, #296]	@ (8003984 <HAL_GPIO_Init+0x2b8>)
 800385a:	699b      	ldr	r3, [r3, #24]
 800385c:	f003 0301 	and.w	r3, r3, #1
 8003860:	60bb      	str	r3, [r7, #8]
 8003862:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8003864:	4a48      	ldr	r2, [pc, #288]	@ (8003988 <HAL_GPIO_Init+0x2bc>)
 8003866:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003868:	089b      	lsrs	r3, r3, #2
 800386a:	3302      	adds	r3, #2
 800386c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003870:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8003872:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003874:	f003 0303 	and.w	r3, r3, #3
 8003878:	009b      	lsls	r3, r3, #2
 800387a:	220f      	movs	r2, #15
 800387c:	fa02 f303 	lsl.w	r3, r2, r3
 8003880:	43db      	mvns	r3, r3
 8003882:	68fa      	ldr	r2, [r7, #12]
 8003884:	4013      	ands	r3, r2
 8003886:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	4a40      	ldr	r2, [pc, #256]	@ (800398c <HAL_GPIO_Init+0x2c0>)
 800388c:	4293      	cmp	r3, r2
 800388e:	d013      	beq.n	80038b8 <HAL_GPIO_Init+0x1ec>
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	4a3f      	ldr	r2, [pc, #252]	@ (8003990 <HAL_GPIO_Init+0x2c4>)
 8003894:	4293      	cmp	r3, r2
 8003896:	d00d      	beq.n	80038b4 <HAL_GPIO_Init+0x1e8>
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	4a3e      	ldr	r2, [pc, #248]	@ (8003994 <HAL_GPIO_Init+0x2c8>)
 800389c:	4293      	cmp	r3, r2
 800389e:	d007      	beq.n	80038b0 <HAL_GPIO_Init+0x1e4>
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	4a3d      	ldr	r2, [pc, #244]	@ (8003998 <HAL_GPIO_Init+0x2cc>)
 80038a4:	4293      	cmp	r3, r2
 80038a6:	d101      	bne.n	80038ac <HAL_GPIO_Init+0x1e0>
 80038a8:	2303      	movs	r3, #3
 80038aa:	e006      	b.n	80038ba <HAL_GPIO_Init+0x1ee>
 80038ac:	2304      	movs	r3, #4
 80038ae:	e004      	b.n	80038ba <HAL_GPIO_Init+0x1ee>
 80038b0:	2302      	movs	r3, #2
 80038b2:	e002      	b.n	80038ba <HAL_GPIO_Init+0x1ee>
 80038b4:	2301      	movs	r3, #1
 80038b6:	e000      	b.n	80038ba <HAL_GPIO_Init+0x1ee>
 80038b8:	2300      	movs	r3, #0
 80038ba:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80038bc:	f002 0203 	and.w	r2, r2, #3
 80038c0:	0092      	lsls	r2, r2, #2
 80038c2:	4093      	lsls	r3, r2
 80038c4:	68fa      	ldr	r2, [r7, #12]
 80038c6:	4313      	orrs	r3, r2
 80038c8:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80038ca:	492f      	ldr	r1, [pc, #188]	@ (8003988 <HAL_GPIO_Init+0x2bc>)
 80038cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038ce:	089b      	lsrs	r3, r3, #2
 80038d0:	3302      	adds	r3, #2
 80038d2:	68fa      	ldr	r2, [r7, #12]
 80038d4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80038d8:	683b      	ldr	r3, [r7, #0]
 80038da:	685b      	ldr	r3, [r3, #4]
 80038dc:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80038e0:	2b00      	cmp	r3, #0
 80038e2:	d006      	beq.n	80038f2 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80038e4:	4b2d      	ldr	r3, [pc, #180]	@ (800399c <HAL_GPIO_Init+0x2d0>)
 80038e6:	689a      	ldr	r2, [r3, #8]
 80038e8:	492c      	ldr	r1, [pc, #176]	@ (800399c <HAL_GPIO_Init+0x2d0>)
 80038ea:	69bb      	ldr	r3, [r7, #24]
 80038ec:	4313      	orrs	r3, r2
 80038ee:	608b      	str	r3, [r1, #8]
 80038f0:	e006      	b.n	8003900 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80038f2:	4b2a      	ldr	r3, [pc, #168]	@ (800399c <HAL_GPIO_Init+0x2d0>)
 80038f4:	689a      	ldr	r2, [r3, #8]
 80038f6:	69bb      	ldr	r3, [r7, #24]
 80038f8:	43db      	mvns	r3, r3
 80038fa:	4928      	ldr	r1, [pc, #160]	@ (800399c <HAL_GPIO_Init+0x2d0>)
 80038fc:	4013      	ands	r3, r2
 80038fe:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003900:	683b      	ldr	r3, [r7, #0]
 8003902:	685b      	ldr	r3, [r3, #4]
 8003904:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003908:	2b00      	cmp	r3, #0
 800390a:	d006      	beq.n	800391a <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 800390c:	4b23      	ldr	r3, [pc, #140]	@ (800399c <HAL_GPIO_Init+0x2d0>)
 800390e:	68da      	ldr	r2, [r3, #12]
 8003910:	4922      	ldr	r1, [pc, #136]	@ (800399c <HAL_GPIO_Init+0x2d0>)
 8003912:	69bb      	ldr	r3, [r7, #24]
 8003914:	4313      	orrs	r3, r2
 8003916:	60cb      	str	r3, [r1, #12]
 8003918:	e006      	b.n	8003928 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800391a:	4b20      	ldr	r3, [pc, #128]	@ (800399c <HAL_GPIO_Init+0x2d0>)
 800391c:	68da      	ldr	r2, [r3, #12]
 800391e:	69bb      	ldr	r3, [r7, #24]
 8003920:	43db      	mvns	r3, r3
 8003922:	491e      	ldr	r1, [pc, #120]	@ (800399c <HAL_GPIO_Init+0x2d0>)
 8003924:	4013      	ands	r3, r2
 8003926:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003928:	683b      	ldr	r3, [r7, #0]
 800392a:	685b      	ldr	r3, [r3, #4]
 800392c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003930:	2b00      	cmp	r3, #0
 8003932:	d006      	beq.n	8003942 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8003934:	4b19      	ldr	r3, [pc, #100]	@ (800399c <HAL_GPIO_Init+0x2d0>)
 8003936:	685a      	ldr	r2, [r3, #4]
 8003938:	4918      	ldr	r1, [pc, #96]	@ (800399c <HAL_GPIO_Init+0x2d0>)
 800393a:	69bb      	ldr	r3, [r7, #24]
 800393c:	4313      	orrs	r3, r2
 800393e:	604b      	str	r3, [r1, #4]
 8003940:	e006      	b.n	8003950 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8003942:	4b16      	ldr	r3, [pc, #88]	@ (800399c <HAL_GPIO_Init+0x2d0>)
 8003944:	685a      	ldr	r2, [r3, #4]
 8003946:	69bb      	ldr	r3, [r7, #24]
 8003948:	43db      	mvns	r3, r3
 800394a:	4914      	ldr	r1, [pc, #80]	@ (800399c <HAL_GPIO_Init+0x2d0>)
 800394c:	4013      	ands	r3, r2
 800394e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003950:	683b      	ldr	r3, [r7, #0]
 8003952:	685b      	ldr	r3, [r3, #4]
 8003954:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003958:	2b00      	cmp	r3, #0
 800395a:	d021      	beq.n	80039a0 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 800395c:	4b0f      	ldr	r3, [pc, #60]	@ (800399c <HAL_GPIO_Init+0x2d0>)
 800395e:	681a      	ldr	r2, [r3, #0]
 8003960:	490e      	ldr	r1, [pc, #56]	@ (800399c <HAL_GPIO_Init+0x2d0>)
 8003962:	69bb      	ldr	r3, [r7, #24]
 8003964:	4313      	orrs	r3, r2
 8003966:	600b      	str	r3, [r1, #0]
 8003968:	e021      	b.n	80039ae <HAL_GPIO_Init+0x2e2>
 800396a:	bf00      	nop
 800396c:	10320000 	.word	0x10320000
 8003970:	10310000 	.word	0x10310000
 8003974:	10220000 	.word	0x10220000
 8003978:	10210000 	.word	0x10210000
 800397c:	10120000 	.word	0x10120000
 8003980:	10110000 	.word	0x10110000
 8003984:	40021000 	.word	0x40021000
 8003988:	40010000 	.word	0x40010000
 800398c:	40010800 	.word	0x40010800
 8003990:	40010c00 	.word	0x40010c00
 8003994:	40011000 	.word	0x40011000
 8003998:	40011400 	.word	0x40011400
 800399c:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80039a0:	4b0b      	ldr	r3, [pc, #44]	@ (80039d0 <HAL_GPIO_Init+0x304>)
 80039a2:	681a      	ldr	r2, [r3, #0]
 80039a4:	69bb      	ldr	r3, [r7, #24]
 80039a6:	43db      	mvns	r3, r3
 80039a8:	4909      	ldr	r1, [pc, #36]	@ (80039d0 <HAL_GPIO_Init+0x304>)
 80039aa:	4013      	ands	r3, r2
 80039ac:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 80039ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80039b0:	3301      	adds	r3, #1
 80039b2:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80039b4:	683b      	ldr	r3, [r7, #0]
 80039b6:	681a      	ldr	r2, [r3, #0]
 80039b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80039ba:	fa22 f303 	lsr.w	r3, r2, r3
 80039be:	2b00      	cmp	r3, #0
 80039c0:	f47f ae8e 	bne.w	80036e0 <HAL_GPIO_Init+0x14>
  }
}
 80039c4:	bf00      	nop
 80039c6:	bf00      	nop
 80039c8:	372c      	adds	r7, #44	@ 0x2c
 80039ca:	46bd      	mov	sp, r7
 80039cc:	bc80      	pop	{r7}
 80039ce:	4770      	bx	lr
 80039d0:	40010400 	.word	0x40010400

080039d4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80039d4:	b480      	push	{r7}
 80039d6:	b085      	sub	sp, #20
 80039d8:	af00      	add	r7, sp, #0
 80039da:	6078      	str	r0, [r7, #4]
 80039dc:	460b      	mov	r3, r1
 80039de:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	689a      	ldr	r2, [r3, #8]
 80039e4:	887b      	ldrh	r3, [r7, #2]
 80039e6:	4013      	ands	r3, r2
 80039e8:	2b00      	cmp	r3, #0
 80039ea:	d002      	beq.n	80039f2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80039ec:	2301      	movs	r3, #1
 80039ee:	73fb      	strb	r3, [r7, #15]
 80039f0:	e001      	b.n	80039f6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80039f2:	2300      	movs	r3, #0
 80039f4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80039f6:	7bfb      	ldrb	r3, [r7, #15]
}
 80039f8:	4618      	mov	r0, r3
 80039fa:	3714      	adds	r7, #20
 80039fc:	46bd      	mov	sp, r7
 80039fe:	bc80      	pop	{r7}
 8003a00:	4770      	bx	lr

08003a02 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003a02:	b480      	push	{r7}
 8003a04:	b083      	sub	sp, #12
 8003a06:	af00      	add	r7, sp, #0
 8003a08:	6078      	str	r0, [r7, #4]
 8003a0a:	460b      	mov	r3, r1
 8003a0c:	807b      	strh	r3, [r7, #2]
 8003a0e:	4613      	mov	r3, r2
 8003a10:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003a12:	787b      	ldrb	r3, [r7, #1]
 8003a14:	2b00      	cmp	r3, #0
 8003a16:	d003      	beq.n	8003a20 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003a18:	887a      	ldrh	r2, [r7, #2]
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8003a1e:	e003      	b.n	8003a28 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8003a20:	887b      	ldrh	r3, [r7, #2]
 8003a22:	041a      	lsls	r2, r3, #16
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	611a      	str	r2, [r3, #16]
}
 8003a28:	bf00      	nop
 8003a2a:	370c      	adds	r7, #12
 8003a2c:	46bd      	mov	sp, r7
 8003a2e:	bc80      	pop	{r7}
 8003a30:	4770      	bx	lr

08003a32 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003a32:	b480      	push	{r7}
 8003a34:	b085      	sub	sp, #20
 8003a36:	af00      	add	r7, sp, #0
 8003a38:	6078      	str	r0, [r7, #4]
 8003a3a:	460b      	mov	r3, r1
 8003a3c:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	68db      	ldr	r3, [r3, #12]
 8003a42:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003a44:	887a      	ldrh	r2, [r7, #2]
 8003a46:	68fb      	ldr	r3, [r7, #12]
 8003a48:	4013      	ands	r3, r2
 8003a4a:	041a      	lsls	r2, r3, #16
 8003a4c:	68fb      	ldr	r3, [r7, #12]
 8003a4e:	43d9      	mvns	r1, r3
 8003a50:	887b      	ldrh	r3, [r7, #2]
 8003a52:	400b      	ands	r3, r1
 8003a54:	431a      	orrs	r2, r3
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	611a      	str	r2, [r3, #16]
}
 8003a5a:	bf00      	nop
 8003a5c:	3714      	adds	r7, #20
 8003a5e:	46bd      	mov	sp, r7
 8003a60:	bc80      	pop	{r7}
 8003a62:	4770      	bx	lr

08003a64 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8003a64:	b580      	push	{r7, lr}
 8003a66:	b084      	sub	sp, #16
 8003a68:	af00      	add	r7, sp, #0
 8003a6a:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	2b00      	cmp	r3, #0
 8003a70:	d101      	bne.n	8003a76 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8003a72:	2301      	movs	r3, #1
 8003a74:	e0e8      	b.n	8003c48 <HAL_PCD_Init+0x1e4>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	f893 3291 	ldrb.w	r3, [r3, #657]	@ 0x291
 8003a7c:	b2db      	uxtb	r3, r3
 8003a7e:	2b00      	cmp	r3, #0
 8003a80:	d106      	bne.n	8003a90 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	2200      	movs	r2, #0
 8003a86:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8003a8a:	6878      	ldr	r0, [r7, #4]
 8003a8c:	f008 f886 	bl	800bb9c <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	2203      	movs	r2, #3
 8003a94:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Disable DMA mode for FS instance */
  hpcd->Init.dma_enable = 0U;
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	2200      	movs	r2, #0
 8003a9c:	715a      	strb	r2, [r3, #5]

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	4618      	mov	r0, r3
 8003aa4:	f003 ff61 	bl	800796a <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	6818      	ldr	r0, [r3, #0]
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	3304      	adds	r3, #4
 8003ab0:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003ab2:	f003 ff37 	bl	8007924 <USB_CoreInit>
 8003ab6:	4603      	mov	r3, r0
 8003ab8:	2b00      	cmp	r3, #0
 8003aba:	d005      	beq.n	8003ac8 <HAL_PCD_Init+0x64>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	2202      	movs	r2, #2
 8003ac0:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291
    return HAL_ERROR;
 8003ac4:	2301      	movs	r3, #1
 8003ac6:	e0bf      	b.n	8003c48 <HAL_PCD_Init+0x1e4>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	2100      	movs	r1, #0
 8003ace:	4618      	mov	r0, r3
 8003ad0:	f003 ff65 	bl	800799e <USB_SetCurrentMode>
 8003ad4:	4603      	mov	r3, r0
 8003ad6:	2b00      	cmp	r3, #0
 8003ad8:	d005      	beq.n	8003ae6 <HAL_PCD_Init+0x82>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	2202      	movs	r2, #2
 8003ade:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291
    return HAL_ERROR;
 8003ae2:	2301      	movs	r3, #1
 8003ae4:	e0b0      	b.n	8003c48 <HAL_PCD_Init+0x1e4>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003ae6:	2300      	movs	r3, #0
 8003ae8:	73fb      	strb	r3, [r7, #15]
 8003aea:	e03e      	b.n	8003b6a <HAL_PCD_Init+0x106>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8003aec:	7bfa      	ldrb	r2, [r7, #15]
 8003aee:	6879      	ldr	r1, [r7, #4]
 8003af0:	4613      	mov	r3, r2
 8003af2:	009b      	lsls	r3, r3, #2
 8003af4:	4413      	add	r3, r2
 8003af6:	00db      	lsls	r3, r3, #3
 8003af8:	440b      	add	r3, r1
 8003afa:	3311      	adds	r3, #17
 8003afc:	2201      	movs	r2, #1
 8003afe:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8003b00:	7bfa      	ldrb	r2, [r7, #15]
 8003b02:	6879      	ldr	r1, [r7, #4]
 8003b04:	4613      	mov	r3, r2
 8003b06:	009b      	lsls	r3, r3, #2
 8003b08:	4413      	add	r3, r2
 8003b0a:	00db      	lsls	r3, r3, #3
 8003b0c:	440b      	add	r3, r1
 8003b0e:	3310      	adds	r3, #16
 8003b10:	7bfa      	ldrb	r2, [r7, #15]
 8003b12:	701a      	strb	r2, [r3, #0]
#if defined (USB_OTG_FS)
    hpcd->IN_ep[i].tx_fifo_num = i;
#endif /* defined (USB_OTG_FS) */
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8003b14:	7bfa      	ldrb	r2, [r7, #15]
 8003b16:	6879      	ldr	r1, [r7, #4]
 8003b18:	4613      	mov	r3, r2
 8003b1a:	009b      	lsls	r3, r3, #2
 8003b1c:	4413      	add	r3, r2
 8003b1e:	00db      	lsls	r3, r3, #3
 8003b20:	440b      	add	r3, r1
 8003b22:	3313      	adds	r3, #19
 8003b24:	2200      	movs	r2, #0
 8003b26:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8003b28:	7bfa      	ldrb	r2, [r7, #15]
 8003b2a:	6879      	ldr	r1, [r7, #4]
 8003b2c:	4613      	mov	r3, r2
 8003b2e:	009b      	lsls	r3, r3, #2
 8003b30:	4413      	add	r3, r2
 8003b32:	00db      	lsls	r3, r3, #3
 8003b34:	440b      	add	r3, r1
 8003b36:	3320      	adds	r3, #32
 8003b38:	2200      	movs	r2, #0
 8003b3a:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8003b3c:	7bfa      	ldrb	r2, [r7, #15]
 8003b3e:	6879      	ldr	r1, [r7, #4]
 8003b40:	4613      	mov	r3, r2
 8003b42:	009b      	lsls	r3, r3, #2
 8003b44:	4413      	add	r3, r2
 8003b46:	00db      	lsls	r3, r3, #3
 8003b48:	440b      	add	r3, r1
 8003b4a:	3324      	adds	r3, #36	@ 0x24
 8003b4c:	2200      	movs	r2, #0
 8003b4e:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8003b50:	7bfb      	ldrb	r3, [r7, #15]
 8003b52:	6879      	ldr	r1, [r7, #4]
 8003b54:	1c5a      	adds	r2, r3, #1
 8003b56:	4613      	mov	r3, r2
 8003b58:	009b      	lsls	r3, r3, #2
 8003b5a:	4413      	add	r3, r2
 8003b5c:	00db      	lsls	r3, r3, #3
 8003b5e:	440b      	add	r3, r1
 8003b60:	2200      	movs	r2, #0
 8003b62:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003b64:	7bfb      	ldrb	r3, [r7, #15]
 8003b66:	3301      	adds	r3, #1
 8003b68:	73fb      	strb	r3, [r7, #15]
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	791b      	ldrb	r3, [r3, #4]
 8003b6e:	7bfa      	ldrb	r2, [r7, #15]
 8003b70:	429a      	cmp	r2, r3
 8003b72:	d3bb      	bcc.n	8003aec <HAL_PCD_Init+0x88>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003b74:	2300      	movs	r3, #0
 8003b76:	73fb      	strb	r3, [r7, #15]
 8003b78:	e044      	b.n	8003c04 <HAL_PCD_Init+0x1a0>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8003b7a:	7bfa      	ldrb	r2, [r7, #15]
 8003b7c:	6879      	ldr	r1, [r7, #4]
 8003b7e:	4613      	mov	r3, r2
 8003b80:	009b      	lsls	r3, r3, #2
 8003b82:	4413      	add	r3, r2
 8003b84:	00db      	lsls	r3, r3, #3
 8003b86:	440b      	add	r3, r1
 8003b88:	f203 1351 	addw	r3, r3, #337	@ 0x151
 8003b8c:	2200      	movs	r2, #0
 8003b8e:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8003b90:	7bfa      	ldrb	r2, [r7, #15]
 8003b92:	6879      	ldr	r1, [r7, #4]
 8003b94:	4613      	mov	r3, r2
 8003b96:	009b      	lsls	r3, r3, #2
 8003b98:	4413      	add	r3, r2
 8003b9a:	00db      	lsls	r3, r3, #3
 8003b9c:	440b      	add	r3, r1
 8003b9e:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8003ba2:	7bfa      	ldrb	r2, [r7, #15]
 8003ba4:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8003ba6:	7bfa      	ldrb	r2, [r7, #15]
 8003ba8:	6879      	ldr	r1, [r7, #4]
 8003baa:	4613      	mov	r3, r2
 8003bac:	009b      	lsls	r3, r3, #2
 8003bae:	4413      	add	r3, r2
 8003bb0:	00db      	lsls	r3, r3, #3
 8003bb2:	440b      	add	r3, r1
 8003bb4:	f203 1353 	addw	r3, r3, #339	@ 0x153
 8003bb8:	2200      	movs	r2, #0
 8003bba:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8003bbc:	7bfa      	ldrb	r2, [r7, #15]
 8003bbe:	6879      	ldr	r1, [r7, #4]
 8003bc0:	4613      	mov	r3, r2
 8003bc2:	009b      	lsls	r3, r3, #2
 8003bc4:	4413      	add	r3, r2
 8003bc6:	00db      	lsls	r3, r3, #3
 8003bc8:	440b      	add	r3, r1
 8003bca:	f503 73b0 	add.w	r3, r3, #352	@ 0x160
 8003bce:	2200      	movs	r2, #0
 8003bd0:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8003bd2:	7bfa      	ldrb	r2, [r7, #15]
 8003bd4:	6879      	ldr	r1, [r7, #4]
 8003bd6:	4613      	mov	r3, r2
 8003bd8:	009b      	lsls	r3, r3, #2
 8003bda:	4413      	add	r3, r2
 8003bdc:	00db      	lsls	r3, r3, #3
 8003bde:	440b      	add	r3, r1
 8003be0:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8003be4:	2200      	movs	r2, #0
 8003be6:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8003be8:	7bfa      	ldrb	r2, [r7, #15]
 8003bea:	6879      	ldr	r1, [r7, #4]
 8003bec:	4613      	mov	r3, r2
 8003bee:	009b      	lsls	r3, r3, #2
 8003bf0:	4413      	add	r3, r2
 8003bf2:	00db      	lsls	r3, r3, #3
 8003bf4:	440b      	add	r3, r1
 8003bf6:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 8003bfa:	2200      	movs	r2, #0
 8003bfc:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003bfe:	7bfb      	ldrb	r3, [r7, #15]
 8003c00:	3301      	adds	r3, #1
 8003c02:	73fb      	strb	r3, [r7, #15]
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	791b      	ldrb	r3, [r3, #4]
 8003c08:	7bfa      	ldrb	r2, [r7, #15]
 8003c0a:	429a      	cmp	r2, r3
 8003c0c:	d3b5      	bcc.n	8003b7a <HAL_PCD_Init+0x116>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	6818      	ldr	r0, [r3, #0]
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	3304      	adds	r3, #4
 8003c16:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003c18:	f003 fecd 	bl	80079b6 <USB_DevInit>
 8003c1c:	4603      	mov	r3, r0
 8003c1e:	2b00      	cmp	r3, #0
 8003c20:	d005      	beq.n	8003c2e <HAL_PCD_Init+0x1ca>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	2202      	movs	r2, #2
 8003c26:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291
    return HAL_ERROR;
 8003c2a:	2301      	movs	r3, #1
 8003c2c:	e00c      	b.n	8003c48 <HAL_PCD_Init+0x1e4>
  }

  hpcd->USB_Address = 0U;
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	2200      	movs	r2, #0
 8003c32:	735a      	strb	r2, [r3, #13]
  hpcd->State = HAL_PCD_STATE_READY;
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	2201      	movs	r2, #1
 8003c38:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291
  (void)USB_DevDisconnect(hpcd->Instance);
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	4618      	mov	r0, r3
 8003c42:	f006 f94c 	bl	8009ede <USB_DevDisconnect>

  return HAL_OK;
 8003c46:	2300      	movs	r3, #0
}
 8003c48:	4618      	mov	r0, r3
 8003c4a:	3710      	adds	r7, #16
 8003c4c:	46bd      	mov	sp, r7
 8003c4e:	bd80      	pop	{r7, pc}

08003c50 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8003c50:	b580      	push	{r7, lr}
 8003c52:	b082      	sub	sp, #8
 8003c54:	af00      	add	r7, sp, #0
 8003c56:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8003c5e:	2b01      	cmp	r3, #1
 8003c60:	d101      	bne.n	8003c66 <HAL_PCD_Start+0x16>
 8003c62:	2302      	movs	r3, #2
 8003c64:	e016      	b.n	8003c94 <HAL_PCD_Start+0x44>
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	2201      	movs	r2, #1
 8003c6a:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  __HAL_PCD_ENABLE(hpcd);
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	4618      	mov	r0, r3
 8003c74:	f003 fe63 	bl	800793e <USB_EnableGlobalInt>

#if defined (USB)
  HAL_PCDEx_SetConnectionState(hpcd, 1U);
 8003c78:	2101      	movs	r1, #1
 8003c7a:	6878      	ldr	r0, [r7, #4]
 8003c7c:	f008 fa01 	bl	800c082 <HAL_PCDEx_SetConnectionState>
#endif /* defined (USB) */

  (void)USB_DevConnect(hpcd->Instance);
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	4618      	mov	r0, r3
 8003c86:	f006 f920 	bl	8009eca <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	2200      	movs	r2, #0
 8003c8e:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8003c92:	2300      	movs	r3, #0
}
 8003c94:	4618      	mov	r0, r3
 8003c96:	3708      	adds	r7, #8
 8003c98:	46bd      	mov	sp, r7
 8003c9a:	bd80      	pop	{r7, pc}

08003c9c <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8003c9c:	b580      	push	{r7, lr}
 8003c9e:	b088      	sub	sp, #32
 8003ca0:	af00      	add	r7, sp, #0
 8003ca2:	6078      	str	r0, [r7, #4]
  uint32_t wIstr = USB_ReadInterrupts(hpcd->Instance);
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	4618      	mov	r0, r3
 8003caa:	f006 f922 	bl	8009ef2 <USB_ReadInterrupts>
 8003cae:	61b8      	str	r0, [r7, #24]
  uint16_t store_ep[8];
  uint8_t i;

  if ((wIstr & USB_ISTR_CTR) == USB_ISTR_CTR)
 8003cb0:	69bb      	ldr	r3, [r7, #24]
 8003cb2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003cb6:	2b00      	cmp	r3, #0
 8003cb8:	d003      	beq.n	8003cc2 <HAL_PCD_IRQHandler+0x26>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 8003cba:	6878      	ldr	r0, [r7, #4]
 8003cbc:	f000 fb1a 	bl	80042f4 <PCD_EP_ISR_Handler>

    return;
 8003cc0:	e119      	b.n	8003ef6 <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_RESET) == USB_ISTR_RESET)
 8003cc2:	69bb      	ldr	r3, [r7, #24]
 8003cc4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003cc8:	2b00      	cmp	r3, #0
 8003cca:	d013      	beq.n	8003cf4 <HAL_PCD_IRQHandler+0x58>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8003cd4:	b29a      	uxth	r2, r3
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003cde:	b292      	uxth	r2, r2
 8003ce0:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 8003ce4:	6878      	ldr	r0, [r7, #4]
 8003ce6:	f007 ffd4 	bl	800bc92 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 8003cea:	2100      	movs	r1, #0
 8003cec:	6878      	ldr	r0, [r7, #4]
 8003cee:	f000 f905 	bl	8003efc <HAL_PCD_SetAddress>

    return;
 8003cf2:	e100      	b.n	8003ef6 <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_PMAOVR) == USB_ISTR_PMAOVR)
 8003cf4:	69bb      	ldr	r3, [r7, #24]
 8003cf6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003cfa:	2b00      	cmp	r3, #0
 8003cfc:	d00c      	beq.n	8003d18 <HAL_PCD_IRQHandler+0x7c>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8003d06:	b29a      	uxth	r2, r3
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8003d10:	b292      	uxth	r2, r2
 8003d12:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8003d16:	e0ee      	b.n	8003ef6 <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_ERR) == USB_ISTR_ERR)
 8003d18:	69bb      	ldr	r3, [r7, #24]
 8003d1a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003d1e:	2b00      	cmp	r3, #0
 8003d20:	d00c      	beq.n	8003d3c <HAL_PCD_IRQHandler+0xa0>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8003d2a:	b29a      	uxth	r2, r3
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003d34:	b292      	uxth	r2, r2
 8003d36:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8003d3a:	e0dc      	b.n	8003ef6 <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_WKUP) == USB_ISTR_WKUP)
 8003d3c:	69bb      	ldr	r3, [r7, #24]
 8003d3e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003d42:	2b00      	cmp	r3, #0
 8003d44:	d027      	beq.n	8003d96 <HAL_PCD_IRQHandler+0xfa>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LP_MODE);
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8003d4e:	b29a      	uxth	r2, r3
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	f022 0204 	bic.w	r2, r2, #4
 8003d58:	b292      	uxth	r2, r2
 8003d5a:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8003d66:	b29a      	uxth	r2, r3
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	f022 0208 	bic.w	r2, r2, #8
 8003d70:	b292      	uxth	r2, r2
 8003d72:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 8003d76:	6878      	ldr	r0, [r7, #4]
 8003d78:	f007 ffc4 	bl	800bd04 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8003d84:	b29a      	uxth	r2, r3
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8003d8e:	b292      	uxth	r2, r2
 8003d90:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8003d94:	e0af      	b.n	8003ef6 <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_SUSP) == USB_ISTR_SUSP)
 8003d96:	69bb      	ldr	r3, [r7, #24]
 8003d98:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003d9c:	2b00      	cmp	r3, #0
 8003d9e:	f000 8083 	beq.w	8003ea8 <HAL_PCD_IRQHandler+0x20c>
  {
    /* WA: To Clear Wakeup flag if raised with suspend signal */

    /* Store Endpoint registers */
    for (i = 0U; i < 8U; i++)
 8003da2:	2300      	movs	r3, #0
 8003da4:	77fb      	strb	r3, [r7, #31]
 8003da6:	e010      	b.n	8003dca <HAL_PCD_IRQHandler+0x12e>
    {
      store_ep[i] = PCD_GET_ENDPOINT(hpcd->Instance, i);
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	461a      	mov	r2, r3
 8003dae:	7ffb      	ldrb	r3, [r7, #31]
 8003db0:	009b      	lsls	r3, r3, #2
 8003db2:	441a      	add	r2, r3
 8003db4:	7ffb      	ldrb	r3, [r7, #31]
 8003db6:	8812      	ldrh	r2, [r2, #0]
 8003db8:	b292      	uxth	r2, r2
 8003dba:	005b      	lsls	r3, r3, #1
 8003dbc:	3320      	adds	r3, #32
 8003dbe:	443b      	add	r3, r7
 8003dc0:	f823 2c18 	strh.w	r2, [r3, #-24]
    for (i = 0U; i < 8U; i++)
 8003dc4:	7ffb      	ldrb	r3, [r7, #31]
 8003dc6:	3301      	adds	r3, #1
 8003dc8:	77fb      	strb	r3, [r7, #31]
 8003dca:	7ffb      	ldrb	r3, [r7, #31]
 8003dcc:	2b07      	cmp	r3, #7
 8003dce:	d9eb      	bls.n	8003da8 <HAL_PCD_IRQHandler+0x10c>
    }

    /* FORCE RESET */
    hpcd->Instance->CNTR |= (uint16_t)(USB_CNTR_FRES);
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8003dd8:	b29a      	uxth	r2, r3
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	f042 0201 	orr.w	r2, r2, #1
 8003de2:	b292      	uxth	r2, r2
 8003de4:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    /* CLEAR RESET */
    hpcd->Instance->CNTR &= (uint16_t)(~USB_CNTR_FRES);
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8003df0:	b29a      	uxth	r2, r3
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	f022 0201 	bic.w	r2, r2, #1
 8003dfa:	b292      	uxth	r2, r2
 8003dfc:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    /* wait for reset flag in ISTR */
    while ((hpcd->Instance->ISTR & USB_ISTR_RESET) == 0U)
 8003e00:	bf00      	nop
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8003e0a:	b29b      	uxth	r3, r3
 8003e0c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003e10:	2b00      	cmp	r3, #0
 8003e12:	d0f6      	beq.n	8003e02 <HAL_PCD_IRQHandler+0x166>
    {
    }

    /* Clear Reset Flag */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8003e1c:	b29a      	uxth	r2, r3
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003e26:	b292      	uxth	r2, r2
 8003e28:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    /* Restore Registre */
    for (i = 0U; i < 8U; i++)
 8003e2c:	2300      	movs	r3, #0
 8003e2e:	77fb      	strb	r3, [r7, #31]
 8003e30:	e00f      	b.n	8003e52 <HAL_PCD_IRQHandler+0x1b6>
    {
      PCD_SET_ENDPOINT(hpcd->Instance, i, store_ep[i]);
 8003e32:	7ffb      	ldrb	r3, [r7, #31]
 8003e34:	687a      	ldr	r2, [r7, #4]
 8003e36:	6812      	ldr	r2, [r2, #0]
 8003e38:	4611      	mov	r1, r2
 8003e3a:	7ffa      	ldrb	r2, [r7, #31]
 8003e3c:	0092      	lsls	r2, r2, #2
 8003e3e:	440a      	add	r2, r1
 8003e40:	005b      	lsls	r3, r3, #1
 8003e42:	3320      	adds	r3, #32
 8003e44:	443b      	add	r3, r7
 8003e46:	f833 3c18 	ldrh.w	r3, [r3, #-24]
 8003e4a:	8013      	strh	r3, [r2, #0]
    for (i = 0U; i < 8U; i++)
 8003e4c:	7ffb      	ldrb	r3, [r7, #31]
 8003e4e:	3301      	adds	r3, #1
 8003e50:	77fb      	strb	r3, [r7, #31]
 8003e52:	7ffb      	ldrb	r3, [r7, #31]
 8003e54:	2b07      	cmp	r3, #7
 8003e56:	d9ec      	bls.n	8003e32 <HAL_PCD_IRQHandler+0x196>
    }

    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8003e60:	b29a      	uxth	r2, r3
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	f042 0208 	orr.w	r2, r2, #8
 8003e6a:	b292      	uxth	r2, r2
 8003e6c:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8003e78:	b29a      	uxth	r2, r3
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003e82:	b292      	uxth	r2, r2
 8003e84:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LP_MODE;
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8003e90:	b29a      	uxth	r2, r3
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	f042 0204 	orr.w	r2, r2, #4
 8003e9a:	b292      	uxth	r2, r2
 8003e9c:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 8003ea0:	6878      	ldr	r0, [r7, #4]
 8003ea2:	f007 ff15 	bl	800bcd0 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8003ea6:	e026      	b.n	8003ef6 <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_SOF) == USB_ISTR_SOF)
 8003ea8:	69bb      	ldr	r3, [r7, #24]
 8003eaa:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003eae:	2b00      	cmp	r3, #0
 8003eb0:	d00f      	beq.n	8003ed2 <HAL_PCD_IRQHandler+0x236>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8003eba:	b29a      	uxth	r2, r3
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8003ec4:	b292      	uxth	r2, r2
 8003ec6:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 8003eca:	6878      	ldr	r0, [r7, #4]
 8003ecc:	f007 fed3 	bl	800bc76 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8003ed0:	e011      	b.n	8003ef6 <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_ESOF) == USB_ISTR_ESOF)
 8003ed2:	69bb      	ldr	r3, [r7, #24]
 8003ed4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003ed8:	2b00      	cmp	r3, #0
 8003eda:	d00c      	beq.n	8003ef6 <HAL_PCD_IRQHandler+0x25a>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8003ee4:	b29a      	uxth	r2, r3
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003eee:	b292      	uxth	r2, r2
 8003ef0:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8003ef4:	bf00      	nop
  }
}
 8003ef6:	3720      	adds	r7, #32
 8003ef8:	46bd      	mov	sp, r7
 8003efa:	bd80      	pop	{r7, pc}

08003efc <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8003efc:	b580      	push	{r7, lr}
 8003efe:	b082      	sub	sp, #8
 8003f00:	af00      	add	r7, sp, #0
 8003f02:	6078      	str	r0, [r7, #4]
 8003f04:	460b      	mov	r3, r1
 8003f06:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8003f0e:	2b01      	cmp	r3, #1
 8003f10:	d101      	bne.n	8003f16 <HAL_PCD_SetAddress+0x1a>
 8003f12:	2302      	movs	r3, #2
 8003f14:	e012      	b.n	8003f3c <HAL_PCD_SetAddress+0x40>
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	2201      	movs	r2, #1
 8003f1a:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  hpcd->USB_Address = address;
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	78fa      	ldrb	r2, [r7, #3]
 8003f22:	735a      	strb	r2, [r3, #13]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	78fa      	ldrb	r2, [r7, #3]
 8003f2a:	4611      	mov	r1, r2
 8003f2c:	4618      	mov	r0, r3
 8003f2e:	f005 ffb9 	bl	8009ea4 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	2200      	movs	r2, #0
 8003f36:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8003f3a:	2300      	movs	r3, #0
}
 8003f3c:	4618      	mov	r0, r3
 8003f3e:	3708      	adds	r7, #8
 8003f40:	46bd      	mov	sp, r7
 8003f42:	bd80      	pop	{r7, pc}

08003f44 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8003f44:	b580      	push	{r7, lr}
 8003f46:	b084      	sub	sp, #16
 8003f48:	af00      	add	r7, sp, #0
 8003f4a:	6078      	str	r0, [r7, #4]
 8003f4c:	4608      	mov	r0, r1
 8003f4e:	4611      	mov	r1, r2
 8003f50:	461a      	mov	r2, r3
 8003f52:	4603      	mov	r3, r0
 8003f54:	70fb      	strb	r3, [r7, #3]
 8003f56:	460b      	mov	r3, r1
 8003f58:	803b      	strh	r3, [r7, #0]
 8003f5a:	4613      	mov	r3, r2
 8003f5c:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8003f5e:	2300      	movs	r3, #0
 8003f60:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8003f62:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003f66:	2b00      	cmp	r3, #0
 8003f68:	da0e      	bge.n	8003f88 <HAL_PCD_EP_Open+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003f6a:	78fb      	ldrb	r3, [r7, #3]
 8003f6c:	f003 0207 	and.w	r2, r3, #7
 8003f70:	4613      	mov	r3, r2
 8003f72:	009b      	lsls	r3, r3, #2
 8003f74:	4413      	add	r3, r2
 8003f76:	00db      	lsls	r3, r3, #3
 8003f78:	3310      	adds	r3, #16
 8003f7a:	687a      	ldr	r2, [r7, #4]
 8003f7c:	4413      	add	r3, r2
 8003f7e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003f80:	68fb      	ldr	r3, [r7, #12]
 8003f82:	2201      	movs	r2, #1
 8003f84:	705a      	strb	r2, [r3, #1]
 8003f86:	e00e      	b.n	8003fa6 <HAL_PCD_EP_Open+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003f88:	78fb      	ldrb	r3, [r7, #3]
 8003f8a:	f003 0207 	and.w	r2, r3, #7
 8003f8e:	4613      	mov	r3, r2
 8003f90:	009b      	lsls	r3, r3, #2
 8003f92:	4413      	add	r3, r2
 8003f94:	00db      	lsls	r3, r3, #3
 8003f96:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8003f9a:	687a      	ldr	r2, [r7, #4]
 8003f9c:	4413      	add	r3, r2
 8003f9e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003fa0:	68fb      	ldr	r3, [r7, #12]
 8003fa2:	2200      	movs	r2, #0
 8003fa4:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8003fa6:	78fb      	ldrb	r3, [r7, #3]
 8003fa8:	f003 0307 	and.w	r3, r3, #7
 8003fac:	b2da      	uxtb	r2, r3
 8003fae:	68fb      	ldr	r3, [r7, #12]
 8003fb0:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8003fb2:	883a      	ldrh	r2, [r7, #0]
 8003fb4:	68fb      	ldr	r3, [r7, #12]
 8003fb6:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 8003fb8:	68fb      	ldr	r3, [r7, #12]
 8003fba:	78ba      	ldrb	r2, [r7, #2]
 8003fbc:	70da      	strb	r2, [r3, #3]
    ep->tx_fifo_num = ep->num;
  }
#endif /* defined (USB_OTG_FS) */

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8003fbe:	78bb      	ldrb	r3, [r7, #2]
 8003fc0:	2b02      	cmp	r3, #2
 8003fc2:	d102      	bne.n	8003fca <HAL_PCD_EP_Open+0x86>
  {
    ep->data_pid_start = 0U;
 8003fc4:	68fb      	ldr	r3, [r7, #12]
 8003fc6:	2200      	movs	r2, #0
 8003fc8:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8003fd0:	2b01      	cmp	r3, #1
 8003fd2:	d101      	bne.n	8003fd8 <HAL_PCD_EP_Open+0x94>
 8003fd4:	2302      	movs	r3, #2
 8003fd6:	e00e      	b.n	8003ff6 <HAL_PCD_EP_Open+0xb2>
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	2201      	movs	r2, #1
 8003fdc:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	68f9      	ldr	r1, [r7, #12]
 8003fe6:	4618      	mov	r0, r3
 8003fe8:	f003 fd02 	bl	80079f0 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	2200      	movs	r2, #0
 8003ff0:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return ret;
 8003ff4:	7afb      	ldrb	r3, [r7, #11]
}
 8003ff6:	4618      	mov	r0, r3
 8003ff8:	3710      	adds	r7, #16
 8003ffa:	46bd      	mov	sp, r7
 8003ffc:	bd80      	pop	{r7, pc}

08003ffe <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003ffe:	b580      	push	{r7, lr}
 8004000:	b084      	sub	sp, #16
 8004002:	af00      	add	r7, sp, #0
 8004004:	6078      	str	r0, [r7, #4]
 8004006:	460b      	mov	r3, r1
 8004008:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800400a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800400e:	2b00      	cmp	r3, #0
 8004010:	da0e      	bge.n	8004030 <HAL_PCD_EP_Close+0x32>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004012:	78fb      	ldrb	r3, [r7, #3]
 8004014:	f003 0207 	and.w	r2, r3, #7
 8004018:	4613      	mov	r3, r2
 800401a:	009b      	lsls	r3, r3, #2
 800401c:	4413      	add	r3, r2
 800401e:	00db      	lsls	r3, r3, #3
 8004020:	3310      	adds	r3, #16
 8004022:	687a      	ldr	r2, [r7, #4]
 8004024:	4413      	add	r3, r2
 8004026:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004028:	68fb      	ldr	r3, [r7, #12]
 800402a:	2201      	movs	r2, #1
 800402c:	705a      	strb	r2, [r3, #1]
 800402e:	e00e      	b.n	800404e <HAL_PCD_EP_Close+0x50>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004030:	78fb      	ldrb	r3, [r7, #3]
 8004032:	f003 0207 	and.w	r2, r3, #7
 8004036:	4613      	mov	r3, r2
 8004038:	009b      	lsls	r3, r3, #2
 800403a:	4413      	add	r3, r2
 800403c:	00db      	lsls	r3, r3, #3
 800403e:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8004042:	687a      	ldr	r2, [r7, #4]
 8004044:	4413      	add	r3, r2
 8004046:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004048:	68fb      	ldr	r3, [r7, #12]
 800404a:	2200      	movs	r2, #0
 800404c:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 800404e:	78fb      	ldrb	r3, [r7, #3]
 8004050:	f003 0307 	and.w	r3, r3, #7
 8004054:	b2da      	uxtb	r2, r3
 8004056:	68fb      	ldr	r3, [r7, #12]
 8004058:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8004060:	2b01      	cmp	r3, #1
 8004062:	d101      	bne.n	8004068 <HAL_PCD_EP_Close+0x6a>
 8004064:	2302      	movs	r3, #2
 8004066:	e00e      	b.n	8004086 <HAL_PCD_EP_Close+0x88>
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	2201      	movs	r2, #1
 800406c:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	68f9      	ldr	r1, [r7, #12]
 8004076:	4618      	mov	r0, r3
 8004078:	f004 f87a 	bl	8008170 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	2200      	movs	r2, #0
 8004080:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  return HAL_OK;
 8004084:	2300      	movs	r3, #0
}
 8004086:	4618      	mov	r0, r3
 8004088:	3710      	adds	r7, #16
 800408a:	46bd      	mov	sp, r7
 800408c:	bd80      	pop	{r7, pc}

0800408e <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800408e:	b580      	push	{r7, lr}
 8004090:	b086      	sub	sp, #24
 8004092:	af00      	add	r7, sp, #0
 8004094:	60f8      	str	r0, [r7, #12]
 8004096:	607a      	str	r2, [r7, #4]
 8004098:	603b      	str	r3, [r7, #0]
 800409a:	460b      	mov	r3, r1
 800409c:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800409e:	7afb      	ldrb	r3, [r7, #11]
 80040a0:	f003 0207 	and.w	r2, r3, #7
 80040a4:	4613      	mov	r3, r2
 80040a6:	009b      	lsls	r3, r3, #2
 80040a8:	4413      	add	r3, r2
 80040aa:	00db      	lsls	r3, r3, #3
 80040ac:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80040b0:	68fa      	ldr	r2, [r7, #12]
 80040b2:	4413      	add	r3, r2
 80040b4:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80040b6:	697b      	ldr	r3, [r7, #20]
 80040b8:	687a      	ldr	r2, [r7, #4]
 80040ba:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 80040bc:	697b      	ldr	r3, [r7, #20]
 80040be:	683a      	ldr	r2, [r7, #0]
 80040c0:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 80040c2:	697b      	ldr	r3, [r7, #20]
 80040c4:	2200      	movs	r2, #0
 80040c6:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 80040c8:	697b      	ldr	r3, [r7, #20]
 80040ca:	2200      	movs	r2, #0
 80040cc:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80040ce:	7afb      	ldrb	r3, [r7, #11]
 80040d0:	f003 0307 	and.w	r3, r3, #7
 80040d4:	b2da      	uxtb	r2, r3
 80040d6:	697b      	ldr	r3, [r7, #20]
 80040d8:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 80040da:	68fb      	ldr	r3, [r7, #12]
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	6979      	ldr	r1, [r7, #20]
 80040e0:	4618      	mov	r0, r3
 80040e2:	f004 fa31 	bl	8008548 <USB_EPStartXfer>

  return HAL_OK;
 80040e6:	2300      	movs	r3, #0
}
 80040e8:	4618      	mov	r0, r3
 80040ea:	3718      	adds	r7, #24
 80040ec:	46bd      	mov	sp, r7
 80040ee:	bd80      	pop	{r7, pc}

080040f0 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 80040f0:	b480      	push	{r7}
 80040f2:	b083      	sub	sp, #12
 80040f4:	af00      	add	r7, sp, #0
 80040f6:	6078      	str	r0, [r7, #4]
 80040f8:	460b      	mov	r3, r1
 80040fa:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 80040fc:	78fb      	ldrb	r3, [r7, #3]
 80040fe:	f003 0207 	and.w	r2, r3, #7
 8004102:	6879      	ldr	r1, [r7, #4]
 8004104:	4613      	mov	r3, r2
 8004106:	009b      	lsls	r3, r3, #2
 8004108:	4413      	add	r3, r2
 800410a:	00db      	lsls	r3, r3, #3
 800410c:	440b      	add	r3, r1
 800410e:	f503 73b6 	add.w	r3, r3, #364	@ 0x16c
 8004112:	681b      	ldr	r3, [r3, #0]
}
 8004114:	4618      	mov	r0, r3
 8004116:	370c      	adds	r7, #12
 8004118:	46bd      	mov	sp, r7
 800411a:	bc80      	pop	{r7}
 800411c:	4770      	bx	lr

0800411e <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800411e:	b580      	push	{r7, lr}
 8004120:	b086      	sub	sp, #24
 8004122:	af00      	add	r7, sp, #0
 8004124:	60f8      	str	r0, [r7, #12]
 8004126:	607a      	str	r2, [r7, #4]
 8004128:	603b      	str	r3, [r7, #0]
 800412a:	460b      	mov	r3, r1
 800412c:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800412e:	7afb      	ldrb	r3, [r7, #11]
 8004130:	f003 0207 	and.w	r2, r3, #7
 8004134:	4613      	mov	r3, r2
 8004136:	009b      	lsls	r3, r3, #2
 8004138:	4413      	add	r3, r2
 800413a:	00db      	lsls	r3, r3, #3
 800413c:	3310      	adds	r3, #16
 800413e:	68fa      	ldr	r2, [r7, #12]
 8004140:	4413      	add	r3, r2
 8004142:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8004144:	697b      	ldr	r3, [r7, #20]
 8004146:	687a      	ldr	r2, [r7, #4]
 8004148:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 800414a:	697b      	ldr	r3, [r7, #20]
 800414c:	683a      	ldr	r2, [r7, #0]
 800414e:	619a      	str	r2, [r3, #24]
#if defined (USB)
  ep->xfer_fill_db = 1U;
 8004150:	697b      	ldr	r3, [r7, #20]
 8004152:	2201      	movs	r2, #1
 8004154:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  ep->xfer_len_db = len;
 8004158:	697b      	ldr	r3, [r7, #20]
 800415a:	683a      	ldr	r2, [r7, #0]
 800415c:	621a      	str	r2, [r3, #32]
#endif /* defined (USB) */
  ep->xfer_count = 0U;
 800415e:	697b      	ldr	r3, [r7, #20]
 8004160:	2200      	movs	r2, #0
 8004162:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 8004164:	697b      	ldr	r3, [r7, #20]
 8004166:	2201      	movs	r2, #1
 8004168:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800416a:	7afb      	ldrb	r3, [r7, #11]
 800416c:	f003 0307 	and.w	r3, r3, #7
 8004170:	b2da      	uxtb	r2, r3
 8004172:	697b      	ldr	r3, [r7, #20]
 8004174:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8004176:	68fb      	ldr	r3, [r7, #12]
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	6979      	ldr	r1, [r7, #20]
 800417c:	4618      	mov	r0, r3
 800417e:	f004 f9e3 	bl	8008548 <USB_EPStartXfer>

  return HAL_OK;
 8004182:	2300      	movs	r3, #0
}
 8004184:	4618      	mov	r0, r3
 8004186:	3718      	adds	r7, #24
 8004188:	46bd      	mov	sp, r7
 800418a:	bd80      	pop	{r7, pc}

0800418c <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800418c:	b580      	push	{r7, lr}
 800418e:	b084      	sub	sp, #16
 8004190:	af00      	add	r7, sp, #0
 8004192:	6078      	str	r0, [r7, #4]
 8004194:	460b      	mov	r3, r1
 8004196:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8004198:	78fb      	ldrb	r3, [r7, #3]
 800419a:	f003 0307 	and.w	r3, r3, #7
 800419e:	687a      	ldr	r2, [r7, #4]
 80041a0:	7912      	ldrb	r2, [r2, #4]
 80041a2:	4293      	cmp	r3, r2
 80041a4:	d901      	bls.n	80041aa <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 80041a6:	2301      	movs	r3, #1
 80041a8:	e04c      	b.n	8004244 <HAL_PCD_EP_SetStall+0xb8>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80041aa:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80041ae:	2b00      	cmp	r3, #0
 80041b0:	da0e      	bge.n	80041d0 <HAL_PCD_EP_SetStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80041b2:	78fb      	ldrb	r3, [r7, #3]
 80041b4:	f003 0207 	and.w	r2, r3, #7
 80041b8:	4613      	mov	r3, r2
 80041ba:	009b      	lsls	r3, r3, #2
 80041bc:	4413      	add	r3, r2
 80041be:	00db      	lsls	r3, r3, #3
 80041c0:	3310      	adds	r3, #16
 80041c2:	687a      	ldr	r2, [r7, #4]
 80041c4:	4413      	add	r3, r2
 80041c6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80041c8:	68fb      	ldr	r3, [r7, #12]
 80041ca:	2201      	movs	r2, #1
 80041cc:	705a      	strb	r2, [r3, #1]
 80041ce:	e00c      	b.n	80041ea <HAL_PCD_EP_SetStall+0x5e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 80041d0:	78fa      	ldrb	r2, [r7, #3]
 80041d2:	4613      	mov	r3, r2
 80041d4:	009b      	lsls	r3, r3, #2
 80041d6:	4413      	add	r3, r2
 80041d8:	00db      	lsls	r3, r3, #3
 80041da:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80041de:	687a      	ldr	r2, [r7, #4]
 80041e0:	4413      	add	r3, r2
 80041e2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80041e4:	68fb      	ldr	r3, [r7, #12]
 80041e6:	2200      	movs	r2, #0
 80041e8:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 80041ea:	68fb      	ldr	r3, [r7, #12]
 80041ec:	2201      	movs	r2, #1
 80041ee:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80041f0:	78fb      	ldrb	r3, [r7, #3]
 80041f2:	f003 0307 	and.w	r3, r3, #7
 80041f6:	b2da      	uxtb	r2, r3
 80041f8:	68fb      	ldr	r3, [r7, #12]
 80041fa:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8004202:	2b01      	cmp	r3, #1
 8004204:	d101      	bne.n	800420a <HAL_PCD_EP_SetStall+0x7e>
 8004206:	2302      	movs	r3, #2
 8004208:	e01c      	b.n	8004244 <HAL_PCD_EP_SetStall+0xb8>
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	2201      	movs	r2, #1
 800420e:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	68f9      	ldr	r1, [r7, #12]
 8004218:	4618      	mov	r0, r3
 800421a:	f005 fd46 	bl	8009caa <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800421e:	78fb      	ldrb	r3, [r7, #3]
 8004220:	f003 0307 	and.w	r3, r3, #7
 8004224:	2b00      	cmp	r3, #0
 8004226:	d108      	bne.n	800423a <HAL_PCD_EP_SetStall+0xae>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	681a      	ldr	r2, [r3, #0]
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	f503 7326 	add.w	r3, r3, #664	@ 0x298
 8004232:	4619      	mov	r1, r3
 8004234:	4610      	mov	r0, r2
 8004236:	f005 fe6b 	bl	8009f10 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	2200      	movs	r2, #0
 800423e:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8004242:	2300      	movs	r3, #0
}
 8004244:	4618      	mov	r0, r3
 8004246:	3710      	adds	r7, #16
 8004248:	46bd      	mov	sp, r7
 800424a:	bd80      	pop	{r7, pc}

0800424c <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800424c:	b580      	push	{r7, lr}
 800424e:	b084      	sub	sp, #16
 8004250:	af00      	add	r7, sp, #0
 8004252:	6078      	str	r0, [r7, #4]
 8004254:	460b      	mov	r3, r1
 8004256:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8004258:	78fb      	ldrb	r3, [r7, #3]
 800425a:	f003 030f 	and.w	r3, r3, #15
 800425e:	687a      	ldr	r2, [r7, #4]
 8004260:	7912      	ldrb	r2, [r2, #4]
 8004262:	4293      	cmp	r3, r2
 8004264:	d901      	bls.n	800426a <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8004266:	2301      	movs	r3, #1
 8004268:	e040      	b.n	80042ec <HAL_PCD_EP_ClrStall+0xa0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800426a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800426e:	2b00      	cmp	r3, #0
 8004270:	da0e      	bge.n	8004290 <HAL_PCD_EP_ClrStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004272:	78fb      	ldrb	r3, [r7, #3]
 8004274:	f003 0207 	and.w	r2, r3, #7
 8004278:	4613      	mov	r3, r2
 800427a:	009b      	lsls	r3, r3, #2
 800427c:	4413      	add	r3, r2
 800427e:	00db      	lsls	r3, r3, #3
 8004280:	3310      	adds	r3, #16
 8004282:	687a      	ldr	r2, [r7, #4]
 8004284:	4413      	add	r3, r2
 8004286:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004288:	68fb      	ldr	r3, [r7, #12]
 800428a:	2201      	movs	r2, #1
 800428c:	705a      	strb	r2, [r3, #1]
 800428e:	e00e      	b.n	80042ae <HAL_PCD_EP_ClrStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004290:	78fb      	ldrb	r3, [r7, #3]
 8004292:	f003 0207 	and.w	r2, r3, #7
 8004296:	4613      	mov	r3, r2
 8004298:	009b      	lsls	r3, r3, #2
 800429a:	4413      	add	r3, r2
 800429c:	00db      	lsls	r3, r3, #3
 800429e:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80042a2:	687a      	ldr	r2, [r7, #4]
 80042a4:	4413      	add	r3, r2
 80042a6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80042a8:	68fb      	ldr	r3, [r7, #12]
 80042aa:	2200      	movs	r2, #0
 80042ac:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 80042ae:	68fb      	ldr	r3, [r7, #12]
 80042b0:	2200      	movs	r2, #0
 80042b2:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80042b4:	78fb      	ldrb	r3, [r7, #3]
 80042b6:	f003 0307 	and.w	r3, r3, #7
 80042ba:	b2da      	uxtb	r2, r3
 80042bc:	68fb      	ldr	r3, [r7, #12]
 80042be:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 80042c6:	2b01      	cmp	r3, #1
 80042c8:	d101      	bne.n	80042ce <HAL_PCD_EP_ClrStall+0x82>
 80042ca:	2302      	movs	r3, #2
 80042cc:	e00e      	b.n	80042ec <HAL_PCD_EP_ClrStall+0xa0>
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	2201      	movs	r2, #1
 80042d2:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_EPClearStall(hpcd->Instance, ep);
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	68f9      	ldr	r1, [r7, #12]
 80042dc:	4618      	mov	r0, r3
 80042de:	f005 fd34 	bl	8009d4a <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	2200      	movs	r2, #0
 80042e6:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 80042ea:	2300      	movs	r3, #0
}
 80042ec:	4618      	mov	r0, r3
 80042ee:	3710      	adds	r7, #16
 80042f0:	46bd      	mov	sp, r7
 80042f2:	bd80      	pop	{r7, pc}

080042f4 <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 80042f4:	b580      	push	{r7, lr}
 80042f6:	b096      	sub	sp, #88	@ 0x58
 80042f8:	af00      	add	r7, sp, #0
 80042fa:	6078      	str	r0, [r7, #4]
#if (USE_USB_DOUBLE_BUFFER != 1U)
  count = 0U;
#endif /* USE_USB_DOUBLE_BUFFER */

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 80042fc:	e3bb      	b.n	8004a76 <PCD_EP_ISR_Handler+0x782>
  {
    wIstr = hpcd->Instance->ISTR;
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8004306:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 800430a:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 800430e:	b2db      	uxtb	r3, r3
 8004310:	f003 030f 	and.w	r3, r3, #15
 8004314:	f887 304d 	strb.w	r3, [r7, #77]	@ 0x4d

    if (epindex == 0U)
 8004318:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 800431c:	2b00      	cmp	r3, #0
 800431e:	f040 8175 	bne.w	800460c <PCD_EP_ISR_Handler+0x318>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 8004322:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8004326:	f003 0310 	and.w	r3, r3, #16
 800432a:	2b00      	cmp	r3, #0
 800432c:	d14e      	bne.n	80043cc <PCD_EP_ISR_Handler+0xd8>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	881b      	ldrh	r3, [r3, #0]
 8004334:	b29b      	uxth	r3, r3
 8004336:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 800433a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800433e:	81fb      	strh	r3, [r7, #14]
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	681a      	ldr	r2, [r3, #0]
 8004344:	89fb      	ldrh	r3, [r7, #14]
 8004346:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800434a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800434e:	b29b      	uxth	r3, r3
 8004350:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	3310      	adds	r3, #16
 8004356:	657b      	str	r3, [r7, #84]	@ 0x54

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004360:	b29b      	uxth	r3, r3
 8004362:	461a      	mov	r2, r3
 8004364:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004366:	781b      	ldrb	r3, [r3, #0]
 8004368:	00db      	lsls	r3, r3, #3
 800436a:	4413      	add	r3, r2
 800436c:	3302      	adds	r3, #2
 800436e:	005b      	lsls	r3, r3, #1
 8004370:	687a      	ldr	r2, [r7, #4]
 8004372:	6812      	ldr	r2, [r2, #0]
 8004374:	4413      	add	r3, r2
 8004376:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800437a:	881b      	ldrh	r3, [r3, #0]
 800437c:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8004380:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004382:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 8004384:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004386:	695a      	ldr	r2, [r3, #20]
 8004388:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800438a:	69db      	ldr	r3, [r3, #28]
 800438c:	441a      	add	r2, r3
 800438e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004390:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 8004392:	2100      	movs	r1, #0
 8004394:	6878      	ldr	r0, [r7, #4]
 8004396:	f007 fc54 	bl	800bc42 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	7b5b      	ldrb	r3, [r3, #13]
 800439e:	b2db      	uxtb	r3, r3
 80043a0:	2b00      	cmp	r3, #0
 80043a2:	f000 8368 	beq.w	8004a76 <PCD_EP_ISR_Handler+0x782>
 80043a6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80043a8:	699b      	ldr	r3, [r3, #24]
 80043aa:	2b00      	cmp	r3, #0
 80043ac:	f040 8363 	bne.w	8004a76 <PCD_EP_ISR_Handler+0x782>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	7b5b      	ldrb	r3, [r3, #13]
 80043b4:	b2db      	uxtb	r3, r3
 80043b6:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80043ba:	b2da      	uxtb	r2, r3
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
          hpcd->USB_Address = 0U;
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	2200      	movs	r2, #0
 80043c8:	735a      	strb	r2, [r3, #13]
 80043ca:	e354      	b.n	8004a76 <PCD_EP_ISR_Handler+0x782>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80043d2:	657b      	str	r3, [r7, #84]	@ 0x54
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	881b      	ldrh	r3, [r3, #0]
 80043da:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a

        if ((wEPVal & USB_EP_SETUP) != 0U)
 80043de:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 80043e2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80043e6:	2b00      	cmp	r3, #0
 80043e8:	d034      	beq.n	8004454 <PCD_EP_ISR_Handler+0x160>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80043f2:	b29b      	uxth	r3, r3
 80043f4:	461a      	mov	r2, r3
 80043f6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80043f8:	781b      	ldrb	r3, [r3, #0]
 80043fa:	00db      	lsls	r3, r3, #3
 80043fc:	4413      	add	r3, r2
 80043fe:	3306      	adds	r3, #6
 8004400:	005b      	lsls	r3, r3, #1
 8004402:	687a      	ldr	r2, [r7, #4]
 8004404:	6812      	ldr	r2, [r2, #0]
 8004406:	4413      	add	r3, r2
 8004408:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800440c:	881b      	ldrh	r3, [r3, #0]
 800440e:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8004412:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004414:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	6818      	ldr	r0, [r3, #0]
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	f503 7126 	add.w	r1, r3, #664	@ 0x298
 8004420:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004422:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 8004424:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004426:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8004428:	b29b      	uxth	r3, r3
 800442a:	f005 fdc2 	bl	8009fb2 <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	881b      	ldrh	r3, [r3, #0]
 8004434:	b29a      	uxth	r2, r3
 8004436:	f640 738f 	movw	r3, #3983	@ 0xf8f
 800443a:	4013      	ands	r3, r2
 800443c:	823b      	strh	r3, [r7, #16]
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	8a3a      	ldrh	r2, [r7, #16]
 8004444:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8004448:	b292      	uxth	r2, r2
 800444a:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 800444c:	6878      	ldr	r0, [r7, #4]
 800444e:	f007 fbcb 	bl	800bbe8 <HAL_PCD_SetupStageCallback>
 8004452:	e310      	b.n	8004a76 <PCD_EP_ISR_Handler+0x782>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8004454:	f9b7 304a 	ldrsh.w	r3, [r7, #74]	@ 0x4a
 8004458:	2b00      	cmp	r3, #0
 800445a:	f280 830c 	bge.w	8004a76 <PCD_EP_ISR_Handler+0x782>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	881b      	ldrh	r3, [r3, #0]
 8004464:	b29a      	uxth	r2, r3
 8004466:	f640 738f 	movw	r3, #3983	@ 0xf8f
 800446a:	4013      	ands	r3, r2
 800446c:	83fb      	strh	r3, [r7, #30]
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	681b      	ldr	r3, [r3, #0]
 8004472:	8bfa      	ldrh	r2, [r7, #30]
 8004474:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8004478:	b292      	uxth	r2, r2
 800447a:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004484:	b29b      	uxth	r3, r3
 8004486:	461a      	mov	r2, r3
 8004488:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800448a:	781b      	ldrb	r3, [r3, #0]
 800448c:	00db      	lsls	r3, r3, #3
 800448e:	4413      	add	r3, r2
 8004490:	3306      	adds	r3, #6
 8004492:	005b      	lsls	r3, r3, #1
 8004494:	687a      	ldr	r2, [r7, #4]
 8004496:	6812      	ldr	r2, [r2, #0]
 8004498:	4413      	add	r3, r2
 800449a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800449e:	881b      	ldrh	r3, [r3, #0]
 80044a0:	f3c3 0209 	ubfx	r2, r3, #0, #10
 80044a4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80044a6:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 80044a8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80044aa:	69db      	ldr	r3, [r3, #28]
 80044ac:	2b00      	cmp	r3, #0
 80044ae:	d019      	beq.n	80044e4 <PCD_EP_ISR_Handler+0x1f0>
 80044b0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80044b2:	695b      	ldr	r3, [r3, #20]
 80044b4:	2b00      	cmp	r3, #0
 80044b6:	d015      	beq.n	80044e4 <PCD_EP_ISR_Handler+0x1f0>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	6818      	ldr	r0, [r3, #0]
 80044bc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80044be:	6959      	ldr	r1, [r3, #20]
 80044c0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80044c2:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 80044c4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80044c6:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 80044c8:	b29b      	uxth	r3, r3
 80044ca:	f005 fd72 	bl	8009fb2 <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 80044ce:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80044d0:	695a      	ldr	r2, [r3, #20]
 80044d2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80044d4:	69db      	ldr	r3, [r3, #28]
 80044d6:	441a      	add	r2, r3
 80044d8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80044da:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 80044dc:	2100      	movs	r1, #0
 80044de:	6878      	ldr	r0, [r7, #4]
 80044e0:	f007 fb94 	bl	800bc0c <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	881b      	ldrh	r3, [r3, #0]
 80044ea:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a

          if (((wEPVal & USB_EP_SETUP) == 0U) && ((wEPVal & USB_EP_RX_STRX) != USB_EP_RX_VALID))
 80044ee:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 80044f2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80044f6:	2b00      	cmp	r3, #0
 80044f8:	f040 82bd 	bne.w	8004a76 <PCD_EP_ISR_Handler+0x782>
 80044fc:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8004500:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8004504:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8004508:	f000 82b5 	beq.w	8004a76 <PCD_EP_ISR_Handler+0x782>
          {
            PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	61bb      	str	r3, [r7, #24]
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800451a:	b29b      	uxth	r3, r3
 800451c:	461a      	mov	r2, r3
 800451e:	69bb      	ldr	r3, [r7, #24]
 8004520:	4413      	add	r3, r2
 8004522:	61bb      	str	r3, [r7, #24]
 8004524:	69bb      	ldr	r3, [r7, #24]
 8004526:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 800452a:	617b      	str	r3, [r7, #20]
 800452c:	697b      	ldr	r3, [r7, #20]
 800452e:	881b      	ldrh	r3, [r3, #0]
 8004530:	b29b      	uxth	r3, r3
 8004532:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004536:	b29a      	uxth	r2, r3
 8004538:	697b      	ldr	r3, [r7, #20]
 800453a:	801a      	strh	r2, [r3, #0]
 800453c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800453e:	691b      	ldr	r3, [r3, #16]
 8004540:	2b3e      	cmp	r3, #62	@ 0x3e
 8004542:	d91d      	bls.n	8004580 <PCD_EP_ISR_Handler+0x28c>
 8004544:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004546:	691b      	ldr	r3, [r3, #16]
 8004548:	095b      	lsrs	r3, r3, #5
 800454a:	647b      	str	r3, [r7, #68]	@ 0x44
 800454c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800454e:	691b      	ldr	r3, [r3, #16]
 8004550:	f003 031f 	and.w	r3, r3, #31
 8004554:	2b00      	cmp	r3, #0
 8004556:	d102      	bne.n	800455e <PCD_EP_ISR_Handler+0x26a>
 8004558:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800455a:	3b01      	subs	r3, #1
 800455c:	647b      	str	r3, [r7, #68]	@ 0x44
 800455e:	697b      	ldr	r3, [r7, #20]
 8004560:	881b      	ldrh	r3, [r3, #0]
 8004562:	b29a      	uxth	r2, r3
 8004564:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004566:	b29b      	uxth	r3, r3
 8004568:	029b      	lsls	r3, r3, #10
 800456a:	b29b      	uxth	r3, r3
 800456c:	4313      	orrs	r3, r2
 800456e:	b29b      	uxth	r3, r3
 8004570:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004574:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004578:	b29a      	uxth	r2, r3
 800457a:	697b      	ldr	r3, [r7, #20]
 800457c:	801a      	strh	r2, [r3, #0]
 800457e:	e026      	b.n	80045ce <PCD_EP_ISR_Handler+0x2da>
 8004580:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004582:	691b      	ldr	r3, [r3, #16]
 8004584:	2b00      	cmp	r3, #0
 8004586:	d10a      	bne.n	800459e <PCD_EP_ISR_Handler+0x2aa>
 8004588:	697b      	ldr	r3, [r7, #20]
 800458a:	881b      	ldrh	r3, [r3, #0]
 800458c:	b29b      	uxth	r3, r3
 800458e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004592:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004596:	b29a      	uxth	r2, r3
 8004598:	697b      	ldr	r3, [r7, #20]
 800459a:	801a      	strh	r2, [r3, #0]
 800459c:	e017      	b.n	80045ce <PCD_EP_ISR_Handler+0x2da>
 800459e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80045a0:	691b      	ldr	r3, [r3, #16]
 80045a2:	085b      	lsrs	r3, r3, #1
 80045a4:	647b      	str	r3, [r7, #68]	@ 0x44
 80045a6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80045a8:	691b      	ldr	r3, [r3, #16]
 80045aa:	f003 0301 	and.w	r3, r3, #1
 80045ae:	2b00      	cmp	r3, #0
 80045b0:	d002      	beq.n	80045b8 <PCD_EP_ISR_Handler+0x2c4>
 80045b2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80045b4:	3301      	adds	r3, #1
 80045b6:	647b      	str	r3, [r7, #68]	@ 0x44
 80045b8:	697b      	ldr	r3, [r7, #20]
 80045ba:	881b      	ldrh	r3, [r3, #0]
 80045bc:	b29a      	uxth	r2, r3
 80045be:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80045c0:	b29b      	uxth	r3, r3
 80045c2:	029b      	lsls	r3, r3, #10
 80045c4:	b29b      	uxth	r3, r3
 80045c6:	4313      	orrs	r3, r2
 80045c8:	b29a      	uxth	r2, r3
 80045ca:	697b      	ldr	r3, [r7, #20]
 80045cc:	801a      	strh	r2, [r3, #0]
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	881b      	ldrh	r3, [r3, #0]
 80045d4:	b29b      	uxth	r3, r3
 80045d6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80045da:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80045de:	827b      	strh	r3, [r7, #18]
 80045e0:	8a7b      	ldrh	r3, [r7, #18]
 80045e2:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 80045e6:	827b      	strh	r3, [r7, #18]
 80045e8:	8a7b      	ldrh	r3, [r7, #18]
 80045ea:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 80045ee:	827b      	strh	r3, [r7, #18]
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	681a      	ldr	r2, [r3, #0]
 80045f4:	8a7b      	ldrh	r3, [r7, #18]
 80045f6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80045fa:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80045fe:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004602:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004606:	b29b      	uxth	r3, r3
 8004608:	8013      	strh	r3, [r2, #0]
 800460a:	e234      	b.n	8004a76 <PCD_EP_ISR_Handler+0x782>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	461a      	mov	r2, r3
 8004612:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 8004616:	009b      	lsls	r3, r3, #2
 8004618:	4413      	add	r3, r2
 800461a:	881b      	ldrh	r3, [r3, #0]
 800461c:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a

      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8004620:	f9b7 304a 	ldrsh.w	r3, [r7, #74]	@ 0x4a
 8004624:	2b00      	cmp	r3, #0
 8004626:	f280 80fc 	bge.w	8004822 <PCD_EP_ISR_Handler+0x52e>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	461a      	mov	r2, r3
 8004630:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 8004634:	009b      	lsls	r3, r3, #2
 8004636:	4413      	add	r3, r2
 8004638:	881b      	ldrh	r3, [r3, #0]
 800463a:	b29a      	uxth	r2, r3
 800463c:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8004640:	4013      	ands	r3, r2
 8004642:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	461a      	mov	r2, r3
 800464c:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 8004650:	009b      	lsls	r3, r3, #2
 8004652:	4413      	add	r3, r2
 8004654:	f8b7 2048 	ldrh.w	r2, [r7, #72]	@ 0x48
 8004658:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800465c:	b292      	uxth	r2, r2
 800465e:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 8004660:	f897 204d 	ldrb.w	r2, [r7, #77]	@ 0x4d
 8004664:	4613      	mov	r3, r2
 8004666:	009b      	lsls	r3, r3, #2
 8004668:	4413      	add	r3, r2
 800466a:	00db      	lsls	r3, r3, #3
 800466c:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8004670:	687a      	ldr	r2, [r7, #4]
 8004672:	4413      	add	r3, r2
 8004674:	657b      	str	r3, [r7, #84]	@ 0x54

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 8004676:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004678:	7b1b      	ldrb	r3, [r3, #12]
 800467a:	2b00      	cmp	r3, #0
 800467c:	d125      	bne.n	80046ca <PCD_EP_ISR_Handler+0x3d6>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004686:	b29b      	uxth	r3, r3
 8004688:	461a      	mov	r2, r3
 800468a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800468c:	781b      	ldrb	r3, [r3, #0]
 800468e:	00db      	lsls	r3, r3, #3
 8004690:	4413      	add	r3, r2
 8004692:	3306      	adds	r3, #6
 8004694:	005b      	lsls	r3, r3, #1
 8004696:	687a      	ldr	r2, [r7, #4]
 8004698:	6812      	ldr	r2, [r2, #0]
 800469a:	4413      	add	r3, r2
 800469c:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80046a0:	881b      	ldrh	r3, [r3, #0]
 80046a2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80046a6:	f8a7 3050 	strh.w	r3, [r7, #80]	@ 0x50

          if (count != 0U)
 80046aa:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 80046ae:	2b00      	cmp	r3, #0
 80046b0:	f000 8092 	beq.w	80047d8 <PCD_EP_ISR_Handler+0x4e4>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	6818      	ldr	r0, [r3, #0]
 80046b8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80046ba:	6959      	ldr	r1, [r3, #20]
 80046bc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80046be:	88da      	ldrh	r2, [r3, #6]
 80046c0:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 80046c4:	f005 fc75 	bl	8009fb2 <USB_ReadPMA>
 80046c8:	e086      	b.n	80047d8 <PCD_EP_ISR_Handler+0x4e4>
        }
#if (USE_USB_DOUBLE_BUFFER == 1U)
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 80046ca:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80046cc:	78db      	ldrb	r3, [r3, #3]
 80046ce:	2b02      	cmp	r3, #2
 80046d0:	d10a      	bne.n	80046e8 <PCD_EP_ISR_Handler+0x3f4>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 80046d2:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 80046d6:	461a      	mov	r2, r3
 80046d8:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80046da:	6878      	ldr	r0, [r7, #4]
 80046dc:	f000 f9d9 	bl	8004a92 <HAL_PCD_EP_DB_Receive>
 80046e0:	4603      	mov	r3, r0
 80046e2:	f8a7 3050 	strh.w	r3, [r7, #80]	@ 0x50
 80046e6:	e077      	b.n	80047d8 <PCD_EP_ISR_Handler+0x4e4>
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	461a      	mov	r2, r3
 80046ee:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80046f0:	781b      	ldrb	r3, [r3, #0]
 80046f2:	009b      	lsls	r3, r3, #2
 80046f4:	4413      	add	r3, r2
 80046f6:	881b      	ldrh	r3, [r3, #0]
 80046f8:	b29b      	uxth	r3, r3
 80046fa:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80046fe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004702:	f8a7 3052 	strh.w	r3, [r7, #82]	@ 0x52
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	681b      	ldr	r3, [r3, #0]
 800470a:	461a      	mov	r2, r3
 800470c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800470e:	781b      	ldrb	r3, [r3, #0]
 8004710:	009b      	lsls	r3, r3, #2
 8004712:	441a      	add	r2, r3
 8004714:	f8b7 3052 	ldrh.w	r3, [r7, #82]	@ 0x52
 8004718:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800471c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004720:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004724:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8004728:	b29b      	uxth	r3, r3
 800472a:	8013      	strh	r3, [r2, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	461a      	mov	r2, r3
 8004732:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004734:	781b      	ldrb	r3, [r3, #0]
 8004736:	009b      	lsls	r3, r3, #2
 8004738:	4413      	add	r3, r2
 800473a:	881b      	ldrh	r3, [r3, #0]
 800473c:	b29b      	uxth	r3, r3
 800473e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004742:	2b00      	cmp	r3, #0
 8004744:	d024      	beq.n	8004790 <PCD_EP_ISR_Handler+0x49c>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800474e:	b29b      	uxth	r3, r3
 8004750:	461a      	mov	r2, r3
 8004752:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004754:	781b      	ldrb	r3, [r3, #0]
 8004756:	00db      	lsls	r3, r3, #3
 8004758:	4413      	add	r3, r2
 800475a:	3302      	adds	r3, #2
 800475c:	005b      	lsls	r3, r3, #1
 800475e:	687a      	ldr	r2, [r7, #4]
 8004760:	6812      	ldr	r2, [r2, #0]
 8004762:	4413      	add	r3, r2
 8004764:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8004768:	881b      	ldrh	r3, [r3, #0]
 800476a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800476e:	f8a7 3050 	strh.w	r3, [r7, #80]	@ 0x50

              if (count != 0U)
 8004772:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8004776:	2b00      	cmp	r3, #0
 8004778:	d02e      	beq.n	80047d8 <PCD_EP_ISR_Handler+0x4e4>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	6818      	ldr	r0, [r3, #0]
 800477e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004780:	6959      	ldr	r1, [r3, #20]
 8004782:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004784:	891a      	ldrh	r2, [r3, #8]
 8004786:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 800478a:	f005 fc12 	bl	8009fb2 <USB_ReadPMA>
 800478e:	e023      	b.n	80047d8 <PCD_EP_ISR_Handler+0x4e4>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004798:	b29b      	uxth	r3, r3
 800479a:	461a      	mov	r2, r3
 800479c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800479e:	781b      	ldrb	r3, [r3, #0]
 80047a0:	00db      	lsls	r3, r3, #3
 80047a2:	4413      	add	r3, r2
 80047a4:	3306      	adds	r3, #6
 80047a6:	005b      	lsls	r3, r3, #1
 80047a8:	687a      	ldr	r2, [r7, #4]
 80047aa:	6812      	ldr	r2, [r2, #0]
 80047ac:	4413      	add	r3, r2
 80047ae:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80047b2:	881b      	ldrh	r3, [r3, #0]
 80047b4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80047b8:	f8a7 3050 	strh.w	r3, [r7, #80]	@ 0x50

              if (count != 0U)
 80047bc:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 80047c0:	2b00      	cmp	r3, #0
 80047c2:	d009      	beq.n	80047d8 <PCD_EP_ISR_Handler+0x4e4>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	6818      	ldr	r0, [r3, #0]
 80047c8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80047ca:	6959      	ldr	r1, [r3, #20]
 80047cc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80047ce:	895a      	ldrh	r2, [r3, #10]
 80047d0:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 80047d4:	f005 fbed 	bl	8009fb2 <USB_ReadPMA>
          }
        }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 80047d8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80047da:	69da      	ldr	r2, [r3, #28]
 80047dc:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 80047e0:	441a      	add	r2, r3
 80047e2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80047e4:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 80047e6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80047e8:	695a      	ldr	r2, [r3, #20]
 80047ea:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 80047ee:	441a      	add	r2, r3
 80047f0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80047f2:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 80047f4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80047f6:	699b      	ldr	r3, [r3, #24]
 80047f8:	2b00      	cmp	r3, #0
 80047fa:	d005      	beq.n	8004808 <PCD_EP_ISR_Handler+0x514>
 80047fc:	f8b7 2050 	ldrh.w	r2, [r7, #80]	@ 0x50
 8004800:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004802:	691b      	ldr	r3, [r3, #16]
 8004804:	429a      	cmp	r2, r3
 8004806:	d206      	bcs.n	8004816 <PCD_EP_ISR_Handler+0x522>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 8004808:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800480a:	781b      	ldrb	r3, [r3, #0]
 800480c:	4619      	mov	r1, r3
 800480e:	6878      	ldr	r0, [r7, #4]
 8004810:	f007 f9fc 	bl	800bc0c <HAL_PCD_DataOutStageCallback>
 8004814:	e005      	b.n	8004822 <PCD_EP_ISR_Handler+0x52e>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)USB_EPStartXfer(hpcd->Instance, ep);
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800481c:	4618      	mov	r0, r3
 800481e:	f003 fe93 	bl	8008548 <USB_EPStartXfer>
        }
      }

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 8004822:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8004826:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800482a:	2b00      	cmp	r3, #0
 800482c:	f000 8123 	beq.w	8004a76 <PCD_EP_ISR_Handler+0x782>
      {
        ep = &hpcd->IN_ep[epindex];
 8004830:	f897 204d 	ldrb.w	r2, [r7, #77]	@ 0x4d
 8004834:	4613      	mov	r3, r2
 8004836:	009b      	lsls	r3, r3, #2
 8004838:	4413      	add	r3, r2
 800483a:	00db      	lsls	r3, r3, #3
 800483c:	3310      	adds	r3, #16
 800483e:	687a      	ldr	r2, [r7, #4]
 8004840:	4413      	add	r3, r2
 8004842:	657b      	str	r3, [r7, #84]	@ 0x54

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	461a      	mov	r2, r3
 800484a:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 800484e:	009b      	lsls	r3, r3, #2
 8004850:	4413      	add	r3, r2
 8004852:	881b      	ldrh	r3, [r3, #0]
 8004854:	b29b      	uxth	r3, r3
 8004856:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 800485a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800485e:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	461a      	mov	r2, r3
 8004868:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 800486c:	009b      	lsls	r3, r3, #2
 800486e:	441a      	add	r2, r3
 8004870:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8004874:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004878:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800487c:	b29b      	uxth	r3, r3
 800487e:	8013      	strh	r3, [r2, #0]

        if (ep->type == EP_TYPE_ISOC)
 8004880:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004882:	78db      	ldrb	r3, [r3, #3]
 8004884:	2b01      	cmp	r3, #1
 8004886:	f040 80a2 	bne.w	80049ce <PCD_EP_ISR_Handler+0x6da>
        {
          ep->xfer_len = 0U;
 800488a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800488c:	2200      	movs	r2, #0
 800488e:	619a      	str	r2, [r3, #24]

#if (USE_USB_DOUBLE_BUFFER == 1U)
          if (ep->doublebuffer != 0U)
 8004890:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004892:	7b1b      	ldrb	r3, [r3, #12]
 8004894:	2b00      	cmp	r3, #0
 8004896:	f000 8093 	beq.w	80049c0 <PCD_EP_ISR_Handler+0x6cc>
          {
            if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 800489a:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 800489e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80048a2:	2b00      	cmp	r3, #0
 80048a4:	d046      	beq.n	8004934 <PCD_EP_ISR_Handler+0x640>
            {
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80048a6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80048a8:	785b      	ldrb	r3, [r3, #1]
 80048aa:	2b00      	cmp	r3, #0
 80048ac:	d126      	bne.n	80048fc <PCD_EP_ISR_Handler+0x608>
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	627b      	str	r3, [r7, #36]	@ 0x24
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80048bc:	b29b      	uxth	r3, r3
 80048be:	461a      	mov	r2, r3
 80048c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048c2:	4413      	add	r3, r2
 80048c4:	627b      	str	r3, [r7, #36]	@ 0x24
 80048c6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80048c8:	781b      	ldrb	r3, [r3, #0]
 80048ca:	011a      	lsls	r2, r3, #4
 80048cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048ce:	4413      	add	r3, r2
 80048d0:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 80048d4:	623b      	str	r3, [r7, #32]
 80048d6:	6a3b      	ldr	r3, [r7, #32]
 80048d8:	881b      	ldrh	r3, [r3, #0]
 80048da:	b29b      	uxth	r3, r3
 80048dc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80048e0:	b29a      	uxth	r2, r3
 80048e2:	6a3b      	ldr	r3, [r7, #32]
 80048e4:	801a      	strh	r2, [r3, #0]
 80048e6:	6a3b      	ldr	r3, [r7, #32]
 80048e8:	881b      	ldrh	r3, [r3, #0]
 80048ea:	b29b      	uxth	r3, r3
 80048ec:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80048f0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80048f4:	b29a      	uxth	r2, r3
 80048f6:	6a3b      	ldr	r3, [r7, #32]
 80048f8:	801a      	strh	r2, [r3, #0]
 80048fa:	e061      	b.n	80049c0 <PCD_EP_ISR_Handler+0x6cc>
 80048fc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80048fe:	785b      	ldrb	r3, [r3, #1]
 8004900:	2b01      	cmp	r3, #1
 8004902:	d15d      	bne.n	80049c0 <PCD_EP_ISR_Handler+0x6cc>
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004912:	b29b      	uxth	r3, r3
 8004914:	461a      	mov	r2, r3
 8004916:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004918:	4413      	add	r3, r2
 800491a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800491c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800491e:	781b      	ldrb	r3, [r3, #0]
 8004920:	011a      	lsls	r2, r3, #4
 8004922:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004924:	4413      	add	r3, r2
 8004926:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 800492a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800492c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800492e:	2200      	movs	r2, #0
 8004930:	801a      	strh	r2, [r3, #0]
 8004932:	e045      	b.n	80049c0 <PCD_EP_ISR_Handler+0x6cc>
            }
            else
            {
              PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800493a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800493c:	785b      	ldrb	r3, [r3, #1]
 800493e:	2b00      	cmp	r3, #0
 8004940:	d126      	bne.n	8004990 <PCD_EP_ISR_Handler+0x69c>
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	637b      	str	r3, [r7, #52]	@ 0x34
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004950:	b29b      	uxth	r3, r3
 8004952:	461a      	mov	r2, r3
 8004954:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004956:	4413      	add	r3, r2
 8004958:	637b      	str	r3, [r7, #52]	@ 0x34
 800495a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800495c:	781b      	ldrb	r3, [r3, #0]
 800495e:	011a      	lsls	r2, r3, #4
 8004960:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004962:	4413      	add	r3, r2
 8004964:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8004968:	633b      	str	r3, [r7, #48]	@ 0x30
 800496a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800496c:	881b      	ldrh	r3, [r3, #0]
 800496e:	b29b      	uxth	r3, r3
 8004970:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004974:	b29a      	uxth	r2, r3
 8004976:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004978:	801a      	strh	r2, [r3, #0]
 800497a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800497c:	881b      	ldrh	r3, [r3, #0]
 800497e:	b29b      	uxth	r3, r3
 8004980:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004984:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004988:	b29a      	uxth	r2, r3
 800498a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800498c:	801a      	strh	r2, [r3, #0]
 800498e:	e017      	b.n	80049c0 <PCD_EP_ISR_Handler+0x6cc>
 8004990:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004992:	785b      	ldrb	r3, [r3, #1]
 8004994:	2b01      	cmp	r3, #1
 8004996:	d113      	bne.n	80049c0 <PCD_EP_ISR_Handler+0x6cc>
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80049a0:	b29b      	uxth	r3, r3
 80049a2:	461a      	mov	r2, r3
 80049a4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80049a6:	4413      	add	r3, r2
 80049a8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80049aa:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80049ac:	781b      	ldrb	r3, [r3, #0]
 80049ae:	011a      	lsls	r2, r3, #4
 80049b0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80049b2:	4413      	add	r3, r2
 80049b4:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 80049b8:	63bb      	str	r3, [r7, #56]	@ 0x38
 80049ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80049bc:	2200      	movs	r2, #0
 80049be:	801a      	strh	r2, [r3, #0]

          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80049c0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80049c2:	781b      	ldrb	r3, [r3, #0]
 80049c4:	4619      	mov	r1, r3
 80049c6:	6878      	ldr	r0, [r7, #4]
 80049c8:	f007 f93b 	bl	800bc42 <HAL_PCD_DataInStageCallback>
 80049cc:	e053      	b.n	8004a76 <PCD_EP_ISR_Handler+0x782>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          /* Manage Single Buffer Transaction */
          if ((wEPVal & USB_EP_KIND) == 0U)
 80049ce:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 80049d2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80049d6:	2b00      	cmp	r3, #0
 80049d8:	d146      	bne.n	8004a68 <PCD_EP_ISR_Handler+0x774>
          {
            /* multi-packet on the NON control IN endpoint */
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80049e2:	b29b      	uxth	r3, r3
 80049e4:	461a      	mov	r2, r3
 80049e6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80049e8:	781b      	ldrb	r3, [r3, #0]
 80049ea:	00db      	lsls	r3, r3, #3
 80049ec:	4413      	add	r3, r2
 80049ee:	3302      	adds	r3, #2
 80049f0:	005b      	lsls	r3, r3, #1
 80049f2:	687a      	ldr	r2, [r7, #4]
 80049f4:	6812      	ldr	r2, [r2, #0]
 80049f6:	4413      	add	r3, r2
 80049f8:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80049fc:	881b      	ldrh	r3, [r3, #0]
 80049fe:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004a02:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40

            if (ep->xfer_len > TxPctSize)
 8004a06:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004a08:	699a      	ldr	r2, [r3, #24]
 8004a0a:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8004a0e:	429a      	cmp	r2, r3
 8004a10:	d907      	bls.n	8004a22 <PCD_EP_ISR_Handler+0x72e>
            {
              ep->xfer_len -= TxPctSize;
 8004a12:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004a14:	699a      	ldr	r2, [r3, #24]
 8004a16:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8004a1a:	1ad2      	subs	r2, r2, r3
 8004a1c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004a1e:	619a      	str	r2, [r3, #24]
 8004a20:	e002      	b.n	8004a28 <PCD_EP_ISR_Handler+0x734>
            }
            else
            {
              ep->xfer_len = 0U;
 8004a22:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004a24:	2200      	movs	r2, #0
 8004a26:	619a      	str	r2, [r3, #24]
            }

            /* Zero Length Packet? */
            if (ep->xfer_len == 0U)
 8004a28:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004a2a:	699b      	ldr	r3, [r3, #24]
 8004a2c:	2b00      	cmp	r3, #0
 8004a2e:	d106      	bne.n	8004a3e <PCD_EP_ISR_Handler+0x74a>
            {
              /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->DataInStageCallback(hpcd, ep->num);
#else
              HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8004a30:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004a32:	781b      	ldrb	r3, [r3, #0]
 8004a34:	4619      	mov	r1, r3
 8004a36:	6878      	ldr	r0, [r7, #4]
 8004a38:	f007 f903 	bl	800bc42 <HAL_PCD_DataInStageCallback>
 8004a3c:	e01b      	b.n	8004a76 <PCD_EP_ISR_Handler+0x782>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }
            else
            {
              /* Transfer is not yet Done */
              ep->xfer_buff += TxPctSize;
 8004a3e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004a40:	695a      	ldr	r2, [r3, #20]
 8004a42:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8004a46:	441a      	add	r2, r3
 8004a48:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004a4a:	615a      	str	r2, [r3, #20]
              ep->xfer_count += TxPctSize;
 8004a4c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004a4e:	69da      	ldr	r2, [r3, #28]
 8004a50:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8004a54:	441a      	add	r2, r3
 8004a56:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004a58:	61da      	str	r2, [r3, #28]
              (void)USB_EPStartXfer(hpcd->Instance, ep);
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8004a60:	4618      	mov	r0, r3
 8004a62:	f003 fd71 	bl	8008548 <USB_EPStartXfer>
 8004a66:	e006      	b.n	8004a76 <PCD_EP_ISR_Handler+0x782>
          }
#if (USE_USB_DOUBLE_BUFFER == 1U)
          /* Double Buffer bulk IN (bulk transfer Len > Ep_Mps) */
          else
          {
            (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 8004a68:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8004a6c:	461a      	mov	r2, r3
 8004a6e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8004a70:	6878      	ldr	r0, [r7, #4]
 8004a72:	f000 f91b 	bl	8004cac <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8004a7e:	b29b      	uxth	r3, r3
 8004a80:	b21b      	sxth	r3, r3
 8004a82:	2b00      	cmp	r3, #0
 8004a84:	f6ff ac3b 	blt.w	80042fe <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 8004a88:	2300      	movs	r3, #0
}
 8004a8a:	4618      	mov	r0, r3
 8004a8c:	3758      	adds	r7, #88	@ 0x58
 8004a8e:	46bd      	mov	sp, r7
 8004a90:	bd80      	pop	{r7, pc}

08004a92 <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8004a92:	b580      	push	{r7, lr}
 8004a94:	b088      	sub	sp, #32
 8004a96:	af00      	add	r7, sp, #0
 8004a98:	60f8      	str	r0, [r7, #12]
 8004a9a:	60b9      	str	r1, [r7, #8]
 8004a9c:	4613      	mov	r3, r2
 8004a9e:	80fb      	strh	r3, [r7, #6]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8004aa0:	88fb      	ldrh	r3, [r7, #6]
 8004aa2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004aa6:	2b00      	cmp	r3, #0
 8004aa8:	d07e      	beq.n	8004ba8 <HAL_PCD_EP_DB_Receive+0x116>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8004aaa:	68fb      	ldr	r3, [r7, #12]
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004ab2:	b29b      	uxth	r3, r3
 8004ab4:	461a      	mov	r2, r3
 8004ab6:	68bb      	ldr	r3, [r7, #8]
 8004ab8:	781b      	ldrb	r3, [r3, #0]
 8004aba:	00db      	lsls	r3, r3, #3
 8004abc:	4413      	add	r3, r2
 8004abe:	3302      	adds	r3, #2
 8004ac0:	005b      	lsls	r3, r3, #1
 8004ac2:	68fa      	ldr	r2, [r7, #12]
 8004ac4:	6812      	ldr	r2, [r2, #0]
 8004ac6:	4413      	add	r3, r2
 8004ac8:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8004acc:	881b      	ldrh	r3, [r3, #0]
 8004ace:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004ad2:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8004ad4:	68bb      	ldr	r3, [r7, #8]
 8004ad6:	699a      	ldr	r2, [r3, #24]
 8004ad8:	8b7b      	ldrh	r3, [r7, #26]
 8004ada:	429a      	cmp	r2, r3
 8004adc:	d306      	bcc.n	8004aec <HAL_PCD_EP_DB_Receive+0x5a>
    {
      ep->xfer_len -= count;
 8004ade:	68bb      	ldr	r3, [r7, #8]
 8004ae0:	699a      	ldr	r2, [r3, #24]
 8004ae2:	8b7b      	ldrh	r3, [r7, #26]
 8004ae4:	1ad2      	subs	r2, r2, r3
 8004ae6:	68bb      	ldr	r3, [r7, #8]
 8004ae8:	619a      	str	r2, [r3, #24]
 8004aea:	e002      	b.n	8004af2 <HAL_PCD_EP_DB_Receive+0x60>
    }
    else
    {
      ep->xfer_len = 0U;
 8004aec:	68bb      	ldr	r3, [r7, #8]
 8004aee:	2200      	movs	r2, #0
 8004af0:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8004af2:	68bb      	ldr	r3, [r7, #8]
 8004af4:	699b      	ldr	r3, [r3, #24]
 8004af6:	2b00      	cmp	r3, #0
 8004af8:	d123      	bne.n	8004b42 <HAL_PCD_EP_DB_Receive+0xb0>
    {
      /* set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8004afa:	68fb      	ldr	r3, [r7, #12]
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	461a      	mov	r2, r3
 8004b00:	68bb      	ldr	r3, [r7, #8]
 8004b02:	781b      	ldrb	r3, [r3, #0]
 8004b04:	009b      	lsls	r3, r3, #2
 8004b06:	4413      	add	r3, r2
 8004b08:	881b      	ldrh	r3, [r3, #0]
 8004b0a:	b29b      	uxth	r3, r3
 8004b0c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004b10:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004b14:	833b      	strh	r3, [r7, #24]
 8004b16:	8b3b      	ldrh	r3, [r7, #24]
 8004b18:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8004b1c:	833b      	strh	r3, [r7, #24]
 8004b1e:	68fb      	ldr	r3, [r7, #12]
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	461a      	mov	r2, r3
 8004b24:	68bb      	ldr	r3, [r7, #8]
 8004b26:	781b      	ldrb	r3, [r3, #0]
 8004b28:	009b      	lsls	r3, r3, #2
 8004b2a:	441a      	add	r2, r3
 8004b2c:	8b3b      	ldrh	r3, [r7, #24]
 8004b2e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004b32:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004b36:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004b3a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004b3e:	b29b      	uxth	r3, r3
 8004b40:	8013      	strh	r3, [r2, #0]
    }

    /* Check if Buffer1 is in blocked state which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8004b42:	88fb      	ldrh	r3, [r7, #6]
 8004b44:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004b48:	2b00      	cmp	r3, #0
 8004b4a:	d01f      	beq.n	8004b8c <HAL_PCD_EP_DB_Receive+0xfa>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8004b4c:	68fb      	ldr	r3, [r7, #12]
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	461a      	mov	r2, r3
 8004b52:	68bb      	ldr	r3, [r7, #8]
 8004b54:	781b      	ldrb	r3, [r3, #0]
 8004b56:	009b      	lsls	r3, r3, #2
 8004b58:	4413      	add	r3, r2
 8004b5a:	881b      	ldrh	r3, [r3, #0]
 8004b5c:	b29b      	uxth	r3, r3
 8004b5e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004b62:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004b66:	82fb      	strh	r3, [r7, #22]
 8004b68:	68fb      	ldr	r3, [r7, #12]
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	461a      	mov	r2, r3
 8004b6e:	68bb      	ldr	r3, [r7, #8]
 8004b70:	781b      	ldrb	r3, [r3, #0]
 8004b72:	009b      	lsls	r3, r3, #2
 8004b74:	441a      	add	r2, r3
 8004b76:	8afb      	ldrh	r3, [r7, #22]
 8004b78:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004b7c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004b80:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004b84:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8004b88:	b29b      	uxth	r3, r3
 8004b8a:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8004b8c:	8b7b      	ldrh	r3, [r7, #26]
 8004b8e:	2b00      	cmp	r3, #0
 8004b90:	f000 8087 	beq.w	8004ca2 <HAL_PCD_EP_DB_Receive+0x210>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8004b94:	68fb      	ldr	r3, [r7, #12]
 8004b96:	6818      	ldr	r0, [r3, #0]
 8004b98:	68bb      	ldr	r3, [r7, #8]
 8004b9a:	6959      	ldr	r1, [r3, #20]
 8004b9c:	68bb      	ldr	r3, [r7, #8]
 8004b9e:	891a      	ldrh	r2, [r3, #8]
 8004ba0:	8b7b      	ldrh	r3, [r7, #26]
 8004ba2:	f005 fa06 	bl	8009fb2 <USB_ReadPMA>
 8004ba6:	e07c      	b.n	8004ca2 <HAL_PCD_EP_DB_Receive+0x210>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8004ba8:	68fb      	ldr	r3, [r7, #12]
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004bb0:	b29b      	uxth	r3, r3
 8004bb2:	461a      	mov	r2, r3
 8004bb4:	68bb      	ldr	r3, [r7, #8]
 8004bb6:	781b      	ldrb	r3, [r3, #0]
 8004bb8:	00db      	lsls	r3, r3, #3
 8004bba:	4413      	add	r3, r2
 8004bbc:	3306      	adds	r3, #6
 8004bbe:	005b      	lsls	r3, r3, #1
 8004bc0:	68fa      	ldr	r2, [r7, #12]
 8004bc2:	6812      	ldr	r2, [r2, #0]
 8004bc4:	4413      	add	r3, r2
 8004bc6:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8004bca:	881b      	ldrh	r3, [r3, #0]
 8004bcc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004bd0:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8004bd2:	68bb      	ldr	r3, [r7, #8]
 8004bd4:	699a      	ldr	r2, [r3, #24]
 8004bd6:	8b7b      	ldrh	r3, [r7, #26]
 8004bd8:	429a      	cmp	r2, r3
 8004bda:	d306      	bcc.n	8004bea <HAL_PCD_EP_DB_Receive+0x158>
    {
      ep->xfer_len -= count;
 8004bdc:	68bb      	ldr	r3, [r7, #8]
 8004bde:	699a      	ldr	r2, [r3, #24]
 8004be0:	8b7b      	ldrh	r3, [r7, #26]
 8004be2:	1ad2      	subs	r2, r2, r3
 8004be4:	68bb      	ldr	r3, [r7, #8]
 8004be6:	619a      	str	r2, [r3, #24]
 8004be8:	e002      	b.n	8004bf0 <HAL_PCD_EP_DB_Receive+0x15e>
    }
    else
    {
      ep->xfer_len = 0U;
 8004bea:	68bb      	ldr	r3, [r7, #8]
 8004bec:	2200      	movs	r2, #0
 8004bee:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8004bf0:	68bb      	ldr	r3, [r7, #8]
 8004bf2:	699b      	ldr	r3, [r3, #24]
 8004bf4:	2b00      	cmp	r3, #0
 8004bf6:	d123      	bne.n	8004c40 <HAL_PCD_EP_DB_Receive+0x1ae>
    {
      /* set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8004bf8:	68fb      	ldr	r3, [r7, #12]
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	461a      	mov	r2, r3
 8004bfe:	68bb      	ldr	r3, [r7, #8]
 8004c00:	781b      	ldrb	r3, [r3, #0]
 8004c02:	009b      	lsls	r3, r3, #2
 8004c04:	4413      	add	r3, r2
 8004c06:	881b      	ldrh	r3, [r3, #0]
 8004c08:	b29b      	uxth	r3, r3
 8004c0a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004c0e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004c12:	83fb      	strh	r3, [r7, #30]
 8004c14:	8bfb      	ldrh	r3, [r7, #30]
 8004c16:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8004c1a:	83fb      	strh	r3, [r7, #30]
 8004c1c:	68fb      	ldr	r3, [r7, #12]
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	461a      	mov	r2, r3
 8004c22:	68bb      	ldr	r3, [r7, #8]
 8004c24:	781b      	ldrb	r3, [r3, #0]
 8004c26:	009b      	lsls	r3, r3, #2
 8004c28:	441a      	add	r2, r3
 8004c2a:	8bfb      	ldrh	r3, [r7, #30]
 8004c2c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004c30:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004c34:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004c38:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004c3c:	b29b      	uxth	r3, r3
 8004c3e:	8013      	strh	r3, [r2, #0]
    }

    /*Need to FreeUser Buffer*/
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 8004c40:	88fb      	ldrh	r3, [r7, #6]
 8004c42:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004c46:	2b00      	cmp	r3, #0
 8004c48:	d11f      	bne.n	8004c8a <HAL_PCD_EP_DB_Receive+0x1f8>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8004c4a:	68fb      	ldr	r3, [r7, #12]
 8004c4c:	681b      	ldr	r3, [r3, #0]
 8004c4e:	461a      	mov	r2, r3
 8004c50:	68bb      	ldr	r3, [r7, #8]
 8004c52:	781b      	ldrb	r3, [r3, #0]
 8004c54:	009b      	lsls	r3, r3, #2
 8004c56:	4413      	add	r3, r2
 8004c58:	881b      	ldrh	r3, [r3, #0]
 8004c5a:	b29b      	uxth	r3, r3
 8004c5c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004c60:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004c64:	83bb      	strh	r3, [r7, #28]
 8004c66:	68fb      	ldr	r3, [r7, #12]
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	461a      	mov	r2, r3
 8004c6c:	68bb      	ldr	r3, [r7, #8]
 8004c6e:	781b      	ldrb	r3, [r3, #0]
 8004c70:	009b      	lsls	r3, r3, #2
 8004c72:	441a      	add	r2, r3
 8004c74:	8bbb      	ldrh	r3, [r7, #28]
 8004c76:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004c7a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004c7e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004c82:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8004c86:	b29b      	uxth	r3, r3
 8004c88:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8004c8a:	8b7b      	ldrh	r3, [r7, #26]
 8004c8c:	2b00      	cmp	r3, #0
 8004c8e:	d008      	beq.n	8004ca2 <HAL_PCD_EP_DB_Receive+0x210>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8004c90:	68fb      	ldr	r3, [r7, #12]
 8004c92:	6818      	ldr	r0, [r3, #0]
 8004c94:	68bb      	ldr	r3, [r7, #8]
 8004c96:	6959      	ldr	r1, [r3, #20]
 8004c98:	68bb      	ldr	r3, [r7, #8]
 8004c9a:	895a      	ldrh	r2, [r3, #10]
 8004c9c:	8b7b      	ldrh	r3, [r7, #26]
 8004c9e:	f005 f988 	bl	8009fb2 <USB_ReadPMA>
    }
  }

  return count;
 8004ca2:	8b7b      	ldrh	r3, [r7, #26]
}
 8004ca4:	4618      	mov	r0, r3
 8004ca6:	3720      	adds	r7, #32
 8004ca8:	46bd      	mov	sp, r7
 8004caa:	bd80      	pop	{r7, pc}

08004cac <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8004cac:	b580      	push	{r7, lr}
 8004cae:	b0a4      	sub	sp, #144	@ 0x90
 8004cb0:	af00      	add	r7, sp, #0
 8004cb2:	60f8      	str	r0, [r7, #12]
 8004cb4:	60b9      	str	r1, [r7, #8]
 8004cb6:	4613      	mov	r3, r2
 8004cb8:	80fb      	strh	r3, [r7, #6]
  uint32_t len;
  uint16_t TxPctSize;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8004cba:	88fb      	ldrh	r3, [r7, #6]
 8004cbc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004cc0:	2b00      	cmp	r3, #0
 8004cc2:	f000 81dd 	beq.w	8005080 <HAL_PCD_EP_DB_Transmit+0x3d4>
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8004cc6:	68fb      	ldr	r3, [r7, #12]
 8004cc8:	681b      	ldr	r3, [r3, #0]
 8004cca:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004cce:	b29b      	uxth	r3, r3
 8004cd0:	461a      	mov	r2, r3
 8004cd2:	68bb      	ldr	r3, [r7, #8]
 8004cd4:	781b      	ldrb	r3, [r3, #0]
 8004cd6:	00db      	lsls	r3, r3, #3
 8004cd8:	4413      	add	r3, r2
 8004cda:	3302      	adds	r3, #2
 8004cdc:	005b      	lsls	r3, r3, #1
 8004cde:	68fa      	ldr	r2, [r7, #12]
 8004ce0:	6812      	ldr	r2, [r2, #0]
 8004ce2:	4413      	add	r3, r2
 8004ce4:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8004ce8:	881b      	ldrh	r3, [r3, #0]
 8004cea:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004cee:	f8a7 3086 	strh.w	r3, [r7, #134]	@ 0x86

    if (ep->xfer_len > TxPctSize)
 8004cf2:	68bb      	ldr	r3, [r7, #8]
 8004cf4:	699a      	ldr	r2, [r3, #24]
 8004cf6:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8004cfa:	429a      	cmp	r2, r3
 8004cfc:	d907      	bls.n	8004d0e <HAL_PCD_EP_DB_Transmit+0x62>
    {
      ep->xfer_len -= TxPctSize;
 8004cfe:	68bb      	ldr	r3, [r7, #8]
 8004d00:	699a      	ldr	r2, [r3, #24]
 8004d02:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8004d06:	1ad2      	subs	r2, r2, r3
 8004d08:	68bb      	ldr	r3, [r7, #8]
 8004d0a:	619a      	str	r2, [r3, #24]
 8004d0c:	e002      	b.n	8004d14 <HAL_PCD_EP_DB_Transmit+0x68>
    }
    else
    {
      ep->xfer_len = 0U;
 8004d0e:	68bb      	ldr	r3, [r7, #8]
 8004d10:	2200      	movs	r2, #0
 8004d12:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8004d14:	68bb      	ldr	r3, [r7, #8]
 8004d16:	699b      	ldr	r3, [r3, #24]
 8004d18:	2b00      	cmp	r3, #0
 8004d1a:	f040 80b9 	bne.w	8004e90 <HAL_PCD_EP_DB_Transmit+0x1e4>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8004d1e:	68bb      	ldr	r3, [r7, #8]
 8004d20:	785b      	ldrb	r3, [r3, #1]
 8004d22:	2b00      	cmp	r3, #0
 8004d24:	d126      	bne.n	8004d74 <HAL_PCD_EP_DB_Transmit+0xc8>
 8004d26:	68fb      	ldr	r3, [r7, #12]
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004d2c:	68fb      	ldr	r3, [r7, #12]
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004d34:	b29b      	uxth	r3, r3
 8004d36:	461a      	mov	r2, r3
 8004d38:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004d3a:	4413      	add	r3, r2
 8004d3c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004d3e:	68bb      	ldr	r3, [r7, #8]
 8004d40:	781b      	ldrb	r3, [r3, #0]
 8004d42:	011a      	lsls	r2, r3, #4
 8004d44:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004d46:	4413      	add	r3, r2
 8004d48:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8004d4c:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004d4e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004d50:	881b      	ldrh	r3, [r3, #0]
 8004d52:	b29b      	uxth	r3, r3
 8004d54:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004d58:	b29a      	uxth	r2, r3
 8004d5a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004d5c:	801a      	strh	r2, [r3, #0]
 8004d5e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004d60:	881b      	ldrh	r3, [r3, #0]
 8004d62:	b29b      	uxth	r3, r3
 8004d64:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004d68:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004d6c:	b29a      	uxth	r2, r3
 8004d6e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004d70:	801a      	strh	r2, [r3, #0]
 8004d72:	e01a      	b.n	8004daa <HAL_PCD_EP_DB_Transmit+0xfe>
 8004d74:	68bb      	ldr	r3, [r7, #8]
 8004d76:	785b      	ldrb	r3, [r3, #1]
 8004d78:	2b01      	cmp	r3, #1
 8004d7a:	d116      	bne.n	8004daa <HAL_PCD_EP_DB_Transmit+0xfe>
 8004d7c:	68fb      	ldr	r3, [r7, #12]
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	637b      	str	r3, [r7, #52]	@ 0x34
 8004d82:	68fb      	ldr	r3, [r7, #12]
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004d8a:	b29b      	uxth	r3, r3
 8004d8c:	461a      	mov	r2, r3
 8004d8e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004d90:	4413      	add	r3, r2
 8004d92:	637b      	str	r3, [r7, #52]	@ 0x34
 8004d94:	68bb      	ldr	r3, [r7, #8]
 8004d96:	781b      	ldrb	r3, [r3, #0]
 8004d98:	011a      	lsls	r2, r3, #4
 8004d9a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004d9c:	4413      	add	r3, r2
 8004d9e:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8004da2:	633b      	str	r3, [r7, #48]	@ 0x30
 8004da4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004da6:	2200      	movs	r2, #0
 8004da8:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8004daa:	68fb      	ldr	r3, [r7, #12]
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	627b      	str	r3, [r7, #36]	@ 0x24
 8004db0:	68bb      	ldr	r3, [r7, #8]
 8004db2:	785b      	ldrb	r3, [r3, #1]
 8004db4:	2b00      	cmp	r3, #0
 8004db6:	d126      	bne.n	8004e06 <HAL_PCD_EP_DB_Transmit+0x15a>
 8004db8:	68fb      	ldr	r3, [r7, #12]
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	61fb      	str	r3, [r7, #28]
 8004dbe:	68fb      	ldr	r3, [r7, #12]
 8004dc0:	681b      	ldr	r3, [r3, #0]
 8004dc2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004dc6:	b29b      	uxth	r3, r3
 8004dc8:	461a      	mov	r2, r3
 8004dca:	69fb      	ldr	r3, [r7, #28]
 8004dcc:	4413      	add	r3, r2
 8004dce:	61fb      	str	r3, [r7, #28]
 8004dd0:	68bb      	ldr	r3, [r7, #8]
 8004dd2:	781b      	ldrb	r3, [r3, #0]
 8004dd4:	011a      	lsls	r2, r3, #4
 8004dd6:	69fb      	ldr	r3, [r7, #28]
 8004dd8:	4413      	add	r3, r2
 8004dda:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8004dde:	61bb      	str	r3, [r7, #24]
 8004de0:	69bb      	ldr	r3, [r7, #24]
 8004de2:	881b      	ldrh	r3, [r3, #0]
 8004de4:	b29b      	uxth	r3, r3
 8004de6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004dea:	b29a      	uxth	r2, r3
 8004dec:	69bb      	ldr	r3, [r7, #24]
 8004dee:	801a      	strh	r2, [r3, #0]
 8004df0:	69bb      	ldr	r3, [r7, #24]
 8004df2:	881b      	ldrh	r3, [r3, #0]
 8004df4:	b29b      	uxth	r3, r3
 8004df6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004dfa:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004dfe:	b29a      	uxth	r2, r3
 8004e00:	69bb      	ldr	r3, [r7, #24]
 8004e02:	801a      	strh	r2, [r3, #0]
 8004e04:	e017      	b.n	8004e36 <HAL_PCD_EP_DB_Transmit+0x18a>
 8004e06:	68bb      	ldr	r3, [r7, #8]
 8004e08:	785b      	ldrb	r3, [r3, #1]
 8004e0a:	2b01      	cmp	r3, #1
 8004e0c:	d113      	bne.n	8004e36 <HAL_PCD_EP_DB_Transmit+0x18a>
 8004e0e:	68fb      	ldr	r3, [r7, #12]
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004e16:	b29b      	uxth	r3, r3
 8004e18:	461a      	mov	r2, r3
 8004e1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e1c:	4413      	add	r3, r2
 8004e1e:	627b      	str	r3, [r7, #36]	@ 0x24
 8004e20:	68bb      	ldr	r3, [r7, #8]
 8004e22:	781b      	ldrb	r3, [r3, #0]
 8004e24:	011a      	lsls	r2, r3, #4
 8004e26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e28:	4413      	add	r3, r2
 8004e2a:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8004e2e:	623b      	str	r3, [r7, #32]
 8004e30:	6a3b      	ldr	r3, [r7, #32]
 8004e32:	2200      	movs	r2, #0
 8004e34:	801a      	strh	r2, [r3, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8004e36:	68bb      	ldr	r3, [r7, #8]
 8004e38:	781b      	ldrb	r3, [r3, #0]
 8004e3a:	4619      	mov	r1, r3
 8004e3c:	68f8      	ldr	r0, [r7, #12]
 8004e3e:	f006 ff00 	bl	800bc42 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8004e42:	88fb      	ldrh	r3, [r7, #6]
 8004e44:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004e48:	2b00      	cmp	r3, #0
 8004e4a:	f000 82fc 	beq.w	8005446 <HAL_PCD_EP_DB_Transmit+0x79a>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8004e4e:	68fb      	ldr	r3, [r7, #12]
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	461a      	mov	r2, r3
 8004e54:	68bb      	ldr	r3, [r7, #8]
 8004e56:	781b      	ldrb	r3, [r3, #0]
 8004e58:	009b      	lsls	r3, r3, #2
 8004e5a:	4413      	add	r3, r2
 8004e5c:	881b      	ldrh	r3, [r3, #0]
 8004e5e:	b29b      	uxth	r3, r3
 8004e60:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004e64:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004e68:	82fb      	strh	r3, [r7, #22]
 8004e6a:	68fb      	ldr	r3, [r7, #12]
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	461a      	mov	r2, r3
 8004e70:	68bb      	ldr	r3, [r7, #8]
 8004e72:	781b      	ldrb	r3, [r3, #0]
 8004e74:	009b      	lsls	r3, r3, #2
 8004e76:	441a      	add	r2, r3
 8004e78:	8afb      	ldrh	r3, [r7, #22]
 8004e7a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004e7e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004e82:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8004e86:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004e8a:	b29b      	uxth	r3, r3
 8004e8c:	8013      	strh	r3, [r2, #0]
 8004e8e:	e2da      	b.n	8005446 <HAL_PCD_EP_DB_Transmit+0x79a>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8004e90:	88fb      	ldrh	r3, [r7, #6]
 8004e92:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004e96:	2b00      	cmp	r3, #0
 8004e98:	d021      	beq.n	8004ede <HAL_PCD_EP_DB_Transmit+0x232>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8004e9a:	68fb      	ldr	r3, [r7, #12]
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	461a      	mov	r2, r3
 8004ea0:	68bb      	ldr	r3, [r7, #8]
 8004ea2:	781b      	ldrb	r3, [r3, #0]
 8004ea4:	009b      	lsls	r3, r3, #2
 8004ea6:	4413      	add	r3, r2
 8004ea8:	881b      	ldrh	r3, [r3, #0]
 8004eaa:	b29b      	uxth	r3, r3
 8004eac:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004eb0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004eb4:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 8004eb8:	68fb      	ldr	r3, [r7, #12]
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	461a      	mov	r2, r3
 8004ebe:	68bb      	ldr	r3, [r7, #8]
 8004ec0:	781b      	ldrb	r3, [r3, #0]
 8004ec2:	009b      	lsls	r3, r3, #2
 8004ec4:	441a      	add	r2, r3
 8004ec6:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8004eca:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004ece:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004ed2:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8004ed6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004eda:	b29b      	uxth	r3, r3
 8004edc:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8004ede:	68bb      	ldr	r3, [r7, #8]
 8004ee0:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8004ee4:	2b01      	cmp	r3, #1
 8004ee6:	f040 82ae 	bne.w	8005446 <HAL_PCD_EP_DB_Transmit+0x79a>
      {
        ep->xfer_buff += TxPctSize;
 8004eea:	68bb      	ldr	r3, [r7, #8]
 8004eec:	695a      	ldr	r2, [r3, #20]
 8004eee:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8004ef2:	441a      	add	r2, r3
 8004ef4:	68bb      	ldr	r3, [r7, #8]
 8004ef6:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 8004ef8:	68bb      	ldr	r3, [r7, #8]
 8004efa:	69da      	ldr	r2, [r3, #28]
 8004efc:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8004f00:	441a      	add	r2, r3
 8004f02:	68bb      	ldr	r3, [r7, #8]
 8004f04:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8004f06:	68bb      	ldr	r3, [r7, #8]
 8004f08:	6a1a      	ldr	r2, [r3, #32]
 8004f0a:	68bb      	ldr	r3, [r7, #8]
 8004f0c:	691b      	ldr	r3, [r3, #16]
 8004f0e:	429a      	cmp	r2, r3
 8004f10:	d30b      	bcc.n	8004f2a <HAL_PCD_EP_DB_Transmit+0x27e>
        {
          len = ep->maxpacket;
 8004f12:	68bb      	ldr	r3, [r7, #8]
 8004f14:	691b      	ldr	r3, [r3, #16]
 8004f16:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_len_db -= len;
 8004f1a:	68bb      	ldr	r3, [r7, #8]
 8004f1c:	6a1a      	ldr	r2, [r3, #32]
 8004f1e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004f22:	1ad2      	subs	r2, r2, r3
 8004f24:	68bb      	ldr	r3, [r7, #8]
 8004f26:	621a      	str	r2, [r3, #32]
 8004f28:	e017      	b.n	8004f5a <HAL_PCD_EP_DB_Transmit+0x2ae>
        }
        else if (ep->xfer_len_db == 0U)
 8004f2a:	68bb      	ldr	r3, [r7, #8]
 8004f2c:	6a1b      	ldr	r3, [r3, #32]
 8004f2e:	2b00      	cmp	r3, #0
 8004f30:	d108      	bne.n	8004f44 <HAL_PCD_EP_DB_Transmit+0x298>
        {
          len = TxPctSize;
 8004f32:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8004f36:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_fill_db = 0U;
 8004f3a:	68bb      	ldr	r3, [r7, #8]
 8004f3c:	2200      	movs	r2, #0
 8004f3e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 8004f42:	e00a      	b.n	8004f5a <HAL_PCD_EP_DB_Transmit+0x2ae>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 8004f44:	68bb      	ldr	r3, [r7, #8]
 8004f46:	2200      	movs	r2, #0
 8004f48:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
          len = ep->xfer_len_db;
 8004f4c:	68bb      	ldr	r3, [r7, #8]
 8004f4e:	6a1b      	ldr	r3, [r3, #32]
 8004f50:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_len_db = 0U;
 8004f54:	68bb      	ldr	r3, [r7, #8]
 8004f56:	2200      	movs	r2, #0
 8004f58:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8004f5a:	68bb      	ldr	r3, [r7, #8]
 8004f5c:	785b      	ldrb	r3, [r3, #1]
 8004f5e:	2b00      	cmp	r3, #0
 8004f60:	d165      	bne.n	800502e <HAL_PCD_EP_DB_Transmit+0x382>
 8004f62:	68fb      	ldr	r3, [r7, #12]
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004f68:	68fb      	ldr	r3, [r7, #12]
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004f70:	b29b      	uxth	r3, r3
 8004f72:	461a      	mov	r2, r3
 8004f74:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004f76:	4413      	add	r3, r2
 8004f78:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004f7a:	68bb      	ldr	r3, [r7, #8]
 8004f7c:	781b      	ldrb	r3, [r3, #0]
 8004f7e:	011a      	lsls	r2, r3, #4
 8004f80:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004f82:	4413      	add	r3, r2
 8004f84:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8004f88:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004f8a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004f8c:	881b      	ldrh	r3, [r3, #0]
 8004f8e:	b29b      	uxth	r3, r3
 8004f90:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004f94:	b29a      	uxth	r2, r3
 8004f96:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004f98:	801a      	strh	r2, [r3, #0]
 8004f9a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004f9e:	2b3e      	cmp	r3, #62	@ 0x3e
 8004fa0:	d91d      	bls.n	8004fde <HAL_PCD_EP_DB_Transmit+0x332>
 8004fa2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004fa6:	095b      	lsrs	r3, r3, #5
 8004fa8:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004faa:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004fae:	f003 031f 	and.w	r3, r3, #31
 8004fb2:	2b00      	cmp	r3, #0
 8004fb4:	d102      	bne.n	8004fbc <HAL_PCD_EP_DB_Transmit+0x310>
 8004fb6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004fb8:	3b01      	subs	r3, #1
 8004fba:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004fbc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004fbe:	881b      	ldrh	r3, [r3, #0]
 8004fc0:	b29a      	uxth	r2, r3
 8004fc2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004fc4:	b29b      	uxth	r3, r3
 8004fc6:	029b      	lsls	r3, r3, #10
 8004fc8:	b29b      	uxth	r3, r3
 8004fca:	4313      	orrs	r3, r2
 8004fcc:	b29b      	uxth	r3, r3
 8004fce:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004fd2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004fd6:	b29a      	uxth	r2, r3
 8004fd8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004fda:	801a      	strh	r2, [r3, #0]
 8004fdc:	e044      	b.n	8005068 <HAL_PCD_EP_DB_Transmit+0x3bc>
 8004fde:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004fe2:	2b00      	cmp	r3, #0
 8004fe4:	d10a      	bne.n	8004ffc <HAL_PCD_EP_DB_Transmit+0x350>
 8004fe6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004fe8:	881b      	ldrh	r3, [r3, #0]
 8004fea:	b29b      	uxth	r3, r3
 8004fec:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004ff0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004ff4:	b29a      	uxth	r2, r3
 8004ff6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004ff8:	801a      	strh	r2, [r3, #0]
 8004ffa:	e035      	b.n	8005068 <HAL_PCD_EP_DB_Transmit+0x3bc>
 8004ffc:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005000:	085b      	lsrs	r3, r3, #1
 8005002:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005004:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005008:	f003 0301 	and.w	r3, r3, #1
 800500c:	2b00      	cmp	r3, #0
 800500e:	d002      	beq.n	8005016 <HAL_PCD_EP_DB_Transmit+0x36a>
 8005010:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005012:	3301      	adds	r3, #1
 8005014:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005016:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005018:	881b      	ldrh	r3, [r3, #0]
 800501a:	b29a      	uxth	r2, r3
 800501c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800501e:	b29b      	uxth	r3, r3
 8005020:	029b      	lsls	r3, r3, #10
 8005022:	b29b      	uxth	r3, r3
 8005024:	4313      	orrs	r3, r2
 8005026:	b29a      	uxth	r2, r3
 8005028:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800502a:	801a      	strh	r2, [r3, #0]
 800502c:	e01c      	b.n	8005068 <HAL_PCD_EP_DB_Transmit+0x3bc>
 800502e:	68bb      	ldr	r3, [r7, #8]
 8005030:	785b      	ldrb	r3, [r3, #1]
 8005032:	2b01      	cmp	r3, #1
 8005034:	d118      	bne.n	8005068 <HAL_PCD_EP_DB_Transmit+0x3bc>
 8005036:	68fb      	ldr	r3, [r7, #12]
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	647b      	str	r3, [r7, #68]	@ 0x44
 800503c:	68fb      	ldr	r3, [r7, #12]
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005044:	b29b      	uxth	r3, r3
 8005046:	461a      	mov	r2, r3
 8005048:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800504a:	4413      	add	r3, r2
 800504c:	647b      	str	r3, [r7, #68]	@ 0x44
 800504e:	68bb      	ldr	r3, [r7, #8]
 8005050:	781b      	ldrb	r3, [r3, #0]
 8005052:	011a      	lsls	r2, r3, #4
 8005054:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005056:	4413      	add	r3, r2
 8005058:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 800505c:	643b      	str	r3, [r7, #64]	@ 0x40
 800505e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005062:	b29a      	uxth	r2, r3
 8005064:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005066:	801a      	strh	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 8005068:	68fb      	ldr	r3, [r7, #12]
 800506a:	6818      	ldr	r0, [r3, #0]
 800506c:	68bb      	ldr	r3, [r7, #8]
 800506e:	6959      	ldr	r1, [r3, #20]
 8005070:	68bb      	ldr	r3, [r7, #8]
 8005072:	891a      	ldrh	r2, [r3, #8]
 8005074:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005078:	b29b      	uxth	r3, r3
 800507a:	f004 ff54 	bl	8009f26 <USB_WritePMA>
 800507e:	e1e2      	b.n	8005446 <HAL_PCD_EP_DB_Transmit+0x79a>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8005080:	68fb      	ldr	r3, [r7, #12]
 8005082:	681b      	ldr	r3, [r3, #0]
 8005084:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005088:	b29b      	uxth	r3, r3
 800508a:	461a      	mov	r2, r3
 800508c:	68bb      	ldr	r3, [r7, #8]
 800508e:	781b      	ldrb	r3, [r3, #0]
 8005090:	00db      	lsls	r3, r3, #3
 8005092:	4413      	add	r3, r2
 8005094:	3306      	adds	r3, #6
 8005096:	005b      	lsls	r3, r3, #1
 8005098:	68fa      	ldr	r2, [r7, #12]
 800509a:	6812      	ldr	r2, [r2, #0]
 800509c:	4413      	add	r3, r2
 800509e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80050a2:	881b      	ldrh	r3, [r3, #0]
 80050a4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80050a8:	f8a7 3086 	strh.w	r3, [r7, #134]	@ 0x86

    if (ep->xfer_len >= TxPctSize)
 80050ac:	68bb      	ldr	r3, [r7, #8]
 80050ae:	699a      	ldr	r2, [r3, #24]
 80050b0:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 80050b4:	429a      	cmp	r2, r3
 80050b6:	d307      	bcc.n	80050c8 <HAL_PCD_EP_DB_Transmit+0x41c>
    {
      ep->xfer_len -= TxPctSize;
 80050b8:	68bb      	ldr	r3, [r7, #8]
 80050ba:	699a      	ldr	r2, [r3, #24]
 80050bc:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 80050c0:	1ad2      	subs	r2, r2, r3
 80050c2:	68bb      	ldr	r3, [r7, #8]
 80050c4:	619a      	str	r2, [r3, #24]
 80050c6:	e002      	b.n	80050ce <HAL_PCD_EP_DB_Transmit+0x422>
    }
    else
    {
      ep->xfer_len = 0U;
 80050c8:	68bb      	ldr	r3, [r7, #8]
 80050ca:	2200      	movs	r2, #0
 80050cc:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 80050ce:	68bb      	ldr	r3, [r7, #8]
 80050d0:	699b      	ldr	r3, [r3, #24]
 80050d2:	2b00      	cmp	r3, #0
 80050d4:	f040 80c0 	bne.w	8005258 <HAL_PCD_EP_DB_Transmit+0x5ac>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80050d8:	68bb      	ldr	r3, [r7, #8]
 80050da:	785b      	ldrb	r3, [r3, #1]
 80050dc:	2b00      	cmp	r3, #0
 80050de:	d126      	bne.n	800512e <HAL_PCD_EP_DB_Transmit+0x482>
 80050e0:	68fb      	ldr	r3, [r7, #12]
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80050e6:	68fb      	ldr	r3, [r7, #12]
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80050ee:	b29b      	uxth	r3, r3
 80050f0:	461a      	mov	r2, r3
 80050f2:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80050f4:	4413      	add	r3, r2
 80050f6:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80050f8:	68bb      	ldr	r3, [r7, #8]
 80050fa:	781b      	ldrb	r3, [r3, #0]
 80050fc:	011a      	lsls	r2, r3, #4
 80050fe:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8005100:	4413      	add	r3, r2
 8005102:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8005106:	67bb      	str	r3, [r7, #120]	@ 0x78
 8005108:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800510a:	881b      	ldrh	r3, [r3, #0]
 800510c:	b29b      	uxth	r3, r3
 800510e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005112:	b29a      	uxth	r2, r3
 8005114:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005116:	801a      	strh	r2, [r3, #0]
 8005118:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800511a:	881b      	ldrh	r3, [r3, #0]
 800511c:	b29b      	uxth	r3, r3
 800511e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005122:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005126:	b29a      	uxth	r2, r3
 8005128:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800512a:	801a      	strh	r2, [r3, #0]
 800512c:	e01a      	b.n	8005164 <HAL_PCD_EP_DB_Transmit+0x4b8>
 800512e:	68bb      	ldr	r3, [r7, #8]
 8005130:	785b      	ldrb	r3, [r3, #1]
 8005132:	2b01      	cmp	r3, #1
 8005134:	d116      	bne.n	8005164 <HAL_PCD_EP_DB_Transmit+0x4b8>
 8005136:	68fb      	ldr	r3, [r7, #12]
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	667b      	str	r3, [r7, #100]	@ 0x64
 800513c:	68fb      	ldr	r3, [r7, #12]
 800513e:	681b      	ldr	r3, [r3, #0]
 8005140:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005144:	b29b      	uxth	r3, r3
 8005146:	461a      	mov	r2, r3
 8005148:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800514a:	4413      	add	r3, r2
 800514c:	667b      	str	r3, [r7, #100]	@ 0x64
 800514e:	68bb      	ldr	r3, [r7, #8]
 8005150:	781b      	ldrb	r3, [r3, #0]
 8005152:	011a      	lsls	r2, r3, #4
 8005154:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005156:	4413      	add	r3, r2
 8005158:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 800515c:	663b      	str	r3, [r7, #96]	@ 0x60
 800515e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005160:	2200      	movs	r2, #0
 8005162:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8005164:	68fb      	ldr	r3, [r7, #12]
 8005166:	681b      	ldr	r3, [r3, #0]
 8005168:	677b      	str	r3, [r7, #116]	@ 0x74
 800516a:	68bb      	ldr	r3, [r7, #8]
 800516c:	785b      	ldrb	r3, [r3, #1]
 800516e:	2b00      	cmp	r3, #0
 8005170:	d12b      	bne.n	80051ca <HAL_PCD_EP_DB_Transmit+0x51e>
 8005172:	68fb      	ldr	r3, [r7, #12]
 8005174:	681b      	ldr	r3, [r3, #0]
 8005176:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8005178:	68fb      	ldr	r3, [r7, #12]
 800517a:	681b      	ldr	r3, [r3, #0]
 800517c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005180:	b29b      	uxth	r3, r3
 8005182:	461a      	mov	r2, r3
 8005184:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005186:	4413      	add	r3, r2
 8005188:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800518a:	68bb      	ldr	r3, [r7, #8]
 800518c:	781b      	ldrb	r3, [r3, #0]
 800518e:	011a      	lsls	r2, r3, #4
 8005190:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005192:	4413      	add	r3, r2
 8005194:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8005198:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800519c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80051a0:	881b      	ldrh	r3, [r3, #0]
 80051a2:	b29b      	uxth	r3, r3
 80051a4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80051a8:	b29a      	uxth	r2, r3
 80051aa:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80051ae:	801a      	strh	r2, [r3, #0]
 80051b0:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80051b4:	881b      	ldrh	r3, [r3, #0]
 80051b6:	b29b      	uxth	r3, r3
 80051b8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80051bc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80051c0:	b29a      	uxth	r2, r3
 80051c2:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80051c6:	801a      	strh	r2, [r3, #0]
 80051c8:	e017      	b.n	80051fa <HAL_PCD_EP_DB_Transmit+0x54e>
 80051ca:	68bb      	ldr	r3, [r7, #8]
 80051cc:	785b      	ldrb	r3, [r3, #1]
 80051ce:	2b01      	cmp	r3, #1
 80051d0:	d113      	bne.n	80051fa <HAL_PCD_EP_DB_Transmit+0x54e>
 80051d2:	68fb      	ldr	r3, [r7, #12]
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80051da:	b29b      	uxth	r3, r3
 80051dc:	461a      	mov	r2, r3
 80051de:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80051e0:	4413      	add	r3, r2
 80051e2:	677b      	str	r3, [r7, #116]	@ 0x74
 80051e4:	68bb      	ldr	r3, [r7, #8]
 80051e6:	781b      	ldrb	r3, [r3, #0]
 80051e8:	011a      	lsls	r2, r3, #4
 80051ea:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80051ec:	4413      	add	r3, r2
 80051ee:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 80051f2:	673b      	str	r3, [r7, #112]	@ 0x70
 80051f4:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80051f6:	2200      	movs	r2, #0
 80051f8:	801a      	strh	r2, [r3, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80051fa:	68bb      	ldr	r3, [r7, #8]
 80051fc:	781b      	ldrb	r3, [r3, #0]
 80051fe:	4619      	mov	r1, r3
 8005200:	68f8      	ldr	r0, [r7, #12]
 8005202:	f006 fd1e 	bl	800bc42 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8005206:	88fb      	ldrh	r3, [r7, #6]
 8005208:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800520c:	2b00      	cmp	r3, #0
 800520e:	f040 811a 	bne.w	8005446 <HAL_PCD_EP_DB_Transmit+0x79a>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8005212:	68fb      	ldr	r3, [r7, #12]
 8005214:	681b      	ldr	r3, [r3, #0]
 8005216:	461a      	mov	r2, r3
 8005218:	68bb      	ldr	r3, [r7, #8]
 800521a:	781b      	ldrb	r3, [r3, #0]
 800521c:	009b      	lsls	r3, r3, #2
 800521e:	4413      	add	r3, r2
 8005220:	881b      	ldrh	r3, [r3, #0]
 8005222:	b29b      	uxth	r3, r3
 8005224:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005228:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800522c:	f8a7 3088 	strh.w	r3, [r7, #136]	@ 0x88
 8005230:	68fb      	ldr	r3, [r7, #12]
 8005232:	681b      	ldr	r3, [r3, #0]
 8005234:	461a      	mov	r2, r3
 8005236:	68bb      	ldr	r3, [r7, #8]
 8005238:	781b      	ldrb	r3, [r3, #0]
 800523a:	009b      	lsls	r3, r3, #2
 800523c:	441a      	add	r2, r3
 800523e:	f8b7 3088 	ldrh.w	r3, [r7, #136]	@ 0x88
 8005242:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005246:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800524a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800524e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005252:	b29b      	uxth	r3, r3
 8005254:	8013      	strh	r3, [r2, #0]
 8005256:	e0f6      	b.n	8005446 <HAL_PCD_EP_DB_Transmit+0x79a>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8005258:	88fb      	ldrh	r3, [r7, #6]
 800525a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800525e:	2b00      	cmp	r3, #0
 8005260:	d121      	bne.n	80052a6 <HAL_PCD_EP_DB_Transmit+0x5fa>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8005262:	68fb      	ldr	r3, [r7, #12]
 8005264:	681b      	ldr	r3, [r3, #0]
 8005266:	461a      	mov	r2, r3
 8005268:	68bb      	ldr	r3, [r7, #8]
 800526a:	781b      	ldrb	r3, [r3, #0]
 800526c:	009b      	lsls	r3, r3, #2
 800526e:	4413      	add	r3, r2
 8005270:	881b      	ldrh	r3, [r3, #0]
 8005272:	b29b      	uxth	r3, r3
 8005274:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005278:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800527c:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 8005280:	68fb      	ldr	r3, [r7, #12]
 8005282:	681b      	ldr	r3, [r3, #0]
 8005284:	461a      	mov	r2, r3
 8005286:	68bb      	ldr	r3, [r7, #8]
 8005288:	781b      	ldrb	r3, [r3, #0]
 800528a:	009b      	lsls	r3, r3, #2
 800528c:	441a      	add	r2, r3
 800528e:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8005292:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005296:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800529a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800529e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80052a2:	b29b      	uxth	r3, r3
 80052a4:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 80052a6:	68bb      	ldr	r3, [r7, #8]
 80052a8:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80052ac:	2b01      	cmp	r3, #1
 80052ae:	f040 80ca 	bne.w	8005446 <HAL_PCD_EP_DB_Transmit+0x79a>
      {
        ep->xfer_buff += TxPctSize;
 80052b2:	68bb      	ldr	r3, [r7, #8]
 80052b4:	695a      	ldr	r2, [r3, #20]
 80052b6:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 80052ba:	441a      	add	r2, r3
 80052bc:	68bb      	ldr	r3, [r7, #8]
 80052be:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 80052c0:	68bb      	ldr	r3, [r7, #8]
 80052c2:	69da      	ldr	r2, [r3, #28]
 80052c4:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 80052c8:	441a      	add	r2, r3
 80052ca:	68bb      	ldr	r3, [r7, #8]
 80052cc:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 80052ce:	68bb      	ldr	r3, [r7, #8]
 80052d0:	6a1a      	ldr	r2, [r3, #32]
 80052d2:	68bb      	ldr	r3, [r7, #8]
 80052d4:	691b      	ldr	r3, [r3, #16]
 80052d6:	429a      	cmp	r2, r3
 80052d8:	d30b      	bcc.n	80052f2 <HAL_PCD_EP_DB_Transmit+0x646>
        {
          len = ep->maxpacket;
 80052da:	68bb      	ldr	r3, [r7, #8]
 80052dc:	691b      	ldr	r3, [r3, #16]
 80052de:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_len_db -= len;
 80052e2:	68bb      	ldr	r3, [r7, #8]
 80052e4:	6a1a      	ldr	r2, [r3, #32]
 80052e6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80052ea:	1ad2      	subs	r2, r2, r3
 80052ec:	68bb      	ldr	r3, [r7, #8]
 80052ee:	621a      	str	r2, [r3, #32]
 80052f0:	e017      	b.n	8005322 <HAL_PCD_EP_DB_Transmit+0x676>
        }
        else if (ep->xfer_len_db == 0U)
 80052f2:	68bb      	ldr	r3, [r7, #8]
 80052f4:	6a1b      	ldr	r3, [r3, #32]
 80052f6:	2b00      	cmp	r3, #0
 80052f8:	d108      	bne.n	800530c <HAL_PCD_EP_DB_Transmit+0x660>
        {
          len = TxPctSize;
 80052fa:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 80052fe:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_fill_db = 0U;
 8005302:	68bb      	ldr	r3, [r7, #8]
 8005304:	2200      	movs	r2, #0
 8005306:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 800530a:	e00a      	b.n	8005322 <HAL_PCD_EP_DB_Transmit+0x676>
        }
        else
        {
          len = ep->xfer_len_db;
 800530c:	68bb      	ldr	r3, [r7, #8]
 800530e:	6a1b      	ldr	r3, [r3, #32]
 8005310:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_len_db = 0U;
 8005314:	68bb      	ldr	r3, [r7, #8]
 8005316:	2200      	movs	r2, #0
 8005318:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 800531a:	68bb      	ldr	r3, [r7, #8]
 800531c:	2200      	movs	r2, #0
 800531e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
        }

        /* Set the Double buffer counter for pmabuffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8005322:	68fb      	ldr	r3, [r7, #12]
 8005324:	681b      	ldr	r3, [r3, #0]
 8005326:	657b      	str	r3, [r7, #84]	@ 0x54
 8005328:	68bb      	ldr	r3, [r7, #8]
 800532a:	785b      	ldrb	r3, [r3, #1]
 800532c:	2b00      	cmp	r3, #0
 800532e:	d165      	bne.n	80053fc <HAL_PCD_EP_DB_Transmit+0x750>
 8005330:	68fb      	ldr	r3, [r7, #12]
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005336:	68fb      	ldr	r3, [r7, #12]
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800533e:	b29b      	uxth	r3, r3
 8005340:	461a      	mov	r2, r3
 8005342:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005344:	4413      	add	r3, r2
 8005346:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005348:	68bb      	ldr	r3, [r7, #8]
 800534a:	781b      	ldrb	r3, [r3, #0]
 800534c:	011a      	lsls	r2, r3, #4
 800534e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005350:	4413      	add	r3, r2
 8005352:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8005356:	65bb      	str	r3, [r7, #88]	@ 0x58
 8005358:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800535a:	881b      	ldrh	r3, [r3, #0]
 800535c:	b29b      	uxth	r3, r3
 800535e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005362:	b29a      	uxth	r2, r3
 8005364:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8005366:	801a      	strh	r2, [r3, #0]
 8005368:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800536c:	2b3e      	cmp	r3, #62	@ 0x3e
 800536e:	d91d      	bls.n	80053ac <HAL_PCD_EP_DB_Transmit+0x700>
 8005370:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005374:	095b      	lsrs	r3, r3, #5
 8005376:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005378:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800537c:	f003 031f 	and.w	r3, r3, #31
 8005380:	2b00      	cmp	r3, #0
 8005382:	d102      	bne.n	800538a <HAL_PCD_EP_DB_Transmit+0x6de>
 8005384:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8005386:	3b01      	subs	r3, #1
 8005388:	66bb      	str	r3, [r7, #104]	@ 0x68
 800538a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800538c:	881b      	ldrh	r3, [r3, #0]
 800538e:	b29a      	uxth	r2, r3
 8005390:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8005392:	b29b      	uxth	r3, r3
 8005394:	029b      	lsls	r3, r3, #10
 8005396:	b29b      	uxth	r3, r3
 8005398:	4313      	orrs	r3, r2
 800539a:	b29b      	uxth	r3, r3
 800539c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80053a0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80053a4:	b29a      	uxth	r2, r3
 80053a6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80053a8:	801a      	strh	r2, [r3, #0]
 80053aa:	e041      	b.n	8005430 <HAL_PCD_EP_DB_Transmit+0x784>
 80053ac:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80053b0:	2b00      	cmp	r3, #0
 80053b2:	d10a      	bne.n	80053ca <HAL_PCD_EP_DB_Transmit+0x71e>
 80053b4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80053b6:	881b      	ldrh	r3, [r3, #0]
 80053b8:	b29b      	uxth	r3, r3
 80053ba:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80053be:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80053c2:	b29a      	uxth	r2, r3
 80053c4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80053c6:	801a      	strh	r2, [r3, #0]
 80053c8:	e032      	b.n	8005430 <HAL_PCD_EP_DB_Transmit+0x784>
 80053ca:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80053ce:	085b      	lsrs	r3, r3, #1
 80053d0:	66bb      	str	r3, [r7, #104]	@ 0x68
 80053d2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80053d6:	f003 0301 	and.w	r3, r3, #1
 80053da:	2b00      	cmp	r3, #0
 80053dc:	d002      	beq.n	80053e4 <HAL_PCD_EP_DB_Transmit+0x738>
 80053de:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80053e0:	3301      	adds	r3, #1
 80053e2:	66bb      	str	r3, [r7, #104]	@ 0x68
 80053e4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80053e6:	881b      	ldrh	r3, [r3, #0]
 80053e8:	b29a      	uxth	r2, r3
 80053ea:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80053ec:	b29b      	uxth	r3, r3
 80053ee:	029b      	lsls	r3, r3, #10
 80053f0:	b29b      	uxth	r3, r3
 80053f2:	4313      	orrs	r3, r2
 80053f4:	b29a      	uxth	r2, r3
 80053f6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80053f8:	801a      	strh	r2, [r3, #0]
 80053fa:	e019      	b.n	8005430 <HAL_PCD_EP_DB_Transmit+0x784>
 80053fc:	68bb      	ldr	r3, [r7, #8]
 80053fe:	785b      	ldrb	r3, [r3, #1]
 8005400:	2b01      	cmp	r3, #1
 8005402:	d115      	bne.n	8005430 <HAL_PCD_EP_DB_Transmit+0x784>
 8005404:	68fb      	ldr	r3, [r7, #12]
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800540c:	b29b      	uxth	r3, r3
 800540e:	461a      	mov	r2, r3
 8005410:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005412:	4413      	add	r3, r2
 8005414:	657b      	str	r3, [r7, #84]	@ 0x54
 8005416:	68bb      	ldr	r3, [r7, #8]
 8005418:	781b      	ldrb	r3, [r3, #0]
 800541a:	011a      	lsls	r2, r3, #4
 800541c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800541e:	4413      	add	r3, r2
 8005420:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8005424:	653b      	str	r3, [r7, #80]	@ 0x50
 8005426:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800542a:	b29a      	uxth	r2, r3
 800542c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800542e:	801a      	strh	r2, [r3, #0]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 8005430:	68fb      	ldr	r3, [r7, #12]
 8005432:	6818      	ldr	r0, [r3, #0]
 8005434:	68bb      	ldr	r3, [r7, #8]
 8005436:	6959      	ldr	r1, [r3, #20]
 8005438:	68bb      	ldr	r3, [r7, #8]
 800543a:	895a      	ldrh	r2, [r3, #10]
 800543c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005440:	b29b      	uxth	r3, r3
 8005442:	f004 fd70 	bl	8009f26 <USB_WritePMA>
      }
    }
  }

  /*enable endpoint IN*/
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 8005446:	68fb      	ldr	r3, [r7, #12]
 8005448:	681b      	ldr	r3, [r3, #0]
 800544a:	461a      	mov	r2, r3
 800544c:	68bb      	ldr	r3, [r7, #8]
 800544e:	781b      	ldrb	r3, [r3, #0]
 8005450:	009b      	lsls	r3, r3, #2
 8005452:	4413      	add	r3, r2
 8005454:	881b      	ldrh	r3, [r3, #0]
 8005456:	b29b      	uxth	r3, r3
 8005458:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800545c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005460:	82bb      	strh	r3, [r7, #20]
 8005462:	8abb      	ldrh	r3, [r7, #20]
 8005464:	f083 0310 	eor.w	r3, r3, #16
 8005468:	82bb      	strh	r3, [r7, #20]
 800546a:	8abb      	ldrh	r3, [r7, #20]
 800546c:	f083 0320 	eor.w	r3, r3, #32
 8005470:	82bb      	strh	r3, [r7, #20]
 8005472:	68fb      	ldr	r3, [r7, #12]
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	461a      	mov	r2, r3
 8005478:	68bb      	ldr	r3, [r7, #8]
 800547a:	781b      	ldrb	r3, [r3, #0]
 800547c:	009b      	lsls	r3, r3, #2
 800547e:	441a      	add	r2, r3
 8005480:	8abb      	ldrh	r3, [r7, #20]
 8005482:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005486:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800548a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800548e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005492:	b29b      	uxth	r3, r3
 8005494:	8013      	strh	r3, [r2, #0]

  return HAL_OK;
 8005496:	2300      	movs	r3, #0
}
 8005498:	4618      	mov	r0, r3
 800549a:	3790      	adds	r7, #144	@ 0x90
 800549c:	46bd      	mov	sp, r7
 800549e:	bd80      	pop	{r7, pc}

080054a0 <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 80054a0:	b480      	push	{r7}
 80054a2:	b087      	sub	sp, #28
 80054a4:	af00      	add	r7, sp, #0
 80054a6:	60f8      	str	r0, [r7, #12]
 80054a8:	607b      	str	r3, [r7, #4]
 80054aa:	460b      	mov	r3, r1
 80054ac:	817b      	strh	r3, [r7, #10]
 80054ae:	4613      	mov	r3, r2
 80054b0:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 80054b2:	897b      	ldrh	r3, [r7, #10]
 80054b4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80054b8:	b29b      	uxth	r3, r3
 80054ba:	2b00      	cmp	r3, #0
 80054bc:	d00b      	beq.n	80054d6 <HAL_PCDEx_PMAConfig+0x36>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80054be:	897b      	ldrh	r3, [r7, #10]
 80054c0:	f003 0207 	and.w	r2, r3, #7
 80054c4:	4613      	mov	r3, r2
 80054c6:	009b      	lsls	r3, r3, #2
 80054c8:	4413      	add	r3, r2
 80054ca:	00db      	lsls	r3, r3, #3
 80054cc:	3310      	adds	r3, #16
 80054ce:	68fa      	ldr	r2, [r7, #12]
 80054d0:	4413      	add	r3, r2
 80054d2:	617b      	str	r3, [r7, #20]
 80054d4:	e009      	b.n	80054ea <HAL_PCDEx_PMAConfig+0x4a>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 80054d6:	897a      	ldrh	r2, [r7, #10]
 80054d8:	4613      	mov	r3, r2
 80054da:	009b      	lsls	r3, r3, #2
 80054dc:	4413      	add	r3, r2
 80054de:	00db      	lsls	r3, r3, #3
 80054e0:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80054e4:	68fa      	ldr	r2, [r7, #12]
 80054e6:	4413      	add	r3, r2
 80054e8:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 80054ea:	893b      	ldrh	r3, [r7, #8]
 80054ec:	2b00      	cmp	r3, #0
 80054ee:	d107      	bne.n	8005500 <HAL_PCDEx_PMAConfig+0x60>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 80054f0:	697b      	ldr	r3, [r7, #20]
 80054f2:	2200      	movs	r2, #0
 80054f4:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	b29a      	uxth	r2, r3
 80054fa:	697b      	ldr	r3, [r7, #20]
 80054fc:	80da      	strh	r2, [r3, #6]
 80054fe:	e00b      	b.n	8005518 <HAL_PCDEx_PMAConfig+0x78>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 8005500:	697b      	ldr	r3, [r7, #20]
 8005502:	2201      	movs	r2, #1
 8005504:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	b29a      	uxth	r2, r3
 800550a:	697b      	ldr	r3, [r7, #20]
 800550c:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	0c1b      	lsrs	r3, r3, #16
 8005512:	b29a      	uxth	r2, r3
 8005514:	697b      	ldr	r3, [r7, #20]
 8005516:	815a      	strh	r2, [r3, #10]
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 8005518:	2300      	movs	r3, #0
}
 800551a:	4618      	mov	r0, r3
 800551c:	371c      	adds	r7, #28
 800551e:	46bd      	mov	sp, r7
 8005520:	bc80      	pop	{r7}
 8005522:	4770      	bx	lr

08005524 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005524:	b580      	push	{r7, lr}
 8005526:	b086      	sub	sp, #24
 8005528:	af00      	add	r7, sp, #0
 800552a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	2b00      	cmp	r3, #0
 8005530:	d101      	bne.n	8005536 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005532:	2301      	movs	r3, #1
 8005534:	e272      	b.n	8005a1c <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	f003 0301 	and.w	r3, r3, #1
 800553e:	2b00      	cmp	r3, #0
 8005540:	f000 8087 	beq.w	8005652 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8005544:	4b92      	ldr	r3, [pc, #584]	@ (8005790 <HAL_RCC_OscConfig+0x26c>)
 8005546:	685b      	ldr	r3, [r3, #4]
 8005548:	f003 030c 	and.w	r3, r3, #12
 800554c:	2b04      	cmp	r3, #4
 800554e:	d00c      	beq.n	800556a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8005550:	4b8f      	ldr	r3, [pc, #572]	@ (8005790 <HAL_RCC_OscConfig+0x26c>)
 8005552:	685b      	ldr	r3, [r3, #4]
 8005554:	f003 030c 	and.w	r3, r3, #12
 8005558:	2b08      	cmp	r3, #8
 800555a:	d112      	bne.n	8005582 <HAL_RCC_OscConfig+0x5e>
 800555c:	4b8c      	ldr	r3, [pc, #560]	@ (8005790 <HAL_RCC_OscConfig+0x26c>)
 800555e:	685b      	ldr	r3, [r3, #4]
 8005560:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005564:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005568:	d10b      	bne.n	8005582 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800556a:	4b89      	ldr	r3, [pc, #548]	@ (8005790 <HAL_RCC_OscConfig+0x26c>)
 800556c:	681b      	ldr	r3, [r3, #0]
 800556e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005572:	2b00      	cmp	r3, #0
 8005574:	d06c      	beq.n	8005650 <HAL_RCC_OscConfig+0x12c>
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	685b      	ldr	r3, [r3, #4]
 800557a:	2b00      	cmp	r3, #0
 800557c:	d168      	bne.n	8005650 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800557e:	2301      	movs	r3, #1
 8005580:	e24c      	b.n	8005a1c <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	685b      	ldr	r3, [r3, #4]
 8005586:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800558a:	d106      	bne.n	800559a <HAL_RCC_OscConfig+0x76>
 800558c:	4b80      	ldr	r3, [pc, #512]	@ (8005790 <HAL_RCC_OscConfig+0x26c>)
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	4a7f      	ldr	r2, [pc, #508]	@ (8005790 <HAL_RCC_OscConfig+0x26c>)
 8005592:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005596:	6013      	str	r3, [r2, #0]
 8005598:	e02e      	b.n	80055f8 <HAL_RCC_OscConfig+0xd4>
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	685b      	ldr	r3, [r3, #4]
 800559e:	2b00      	cmp	r3, #0
 80055a0:	d10c      	bne.n	80055bc <HAL_RCC_OscConfig+0x98>
 80055a2:	4b7b      	ldr	r3, [pc, #492]	@ (8005790 <HAL_RCC_OscConfig+0x26c>)
 80055a4:	681b      	ldr	r3, [r3, #0]
 80055a6:	4a7a      	ldr	r2, [pc, #488]	@ (8005790 <HAL_RCC_OscConfig+0x26c>)
 80055a8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80055ac:	6013      	str	r3, [r2, #0]
 80055ae:	4b78      	ldr	r3, [pc, #480]	@ (8005790 <HAL_RCC_OscConfig+0x26c>)
 80055b0:	681b      	ldr	r3, [r3, #0]
 80055b2:	4a77      	ldr	r2, [pc, #476]	@ (8005790 <HAL_RCC_OscConfig+0x26c>)
 80055b4:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80055b8:	6013      	str	r3, [r2, #0]
 80055ba:	e01d      	b.n	80055f8 <HAL_RCC_OscConfig+0xd4>
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	685b      	ldr	r3, [r3, #4]
 80055c0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80055c4:	d10c      	bne.n	80055e0 <HAL_RCC_OscConfig+0xbc>
 80055c6:	4b72      	ldr	r3, [pc, #456]	@ (8005790 <HAL_RCC_OscConfig+0x26c>)
 80055c8:	681b      	ldr	r3, [r3, #0]
 80055ca:	4a71      	ldr	r2, [pc, #452]	@ (8005790 <HAL_RCC_OscConfig+0x26c>)
 80055cc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80055d0:	6013      	str	r3, [r2, #0]
 80055d2:	4b6f      	ldr	r3, [pc, #444]	@ (8005790 <HAL_RCC_OscConfig+0x26c>)
 80055d4:	681b      	ldr	r3, [r3, #0]
 80055d6:	4a6e      	ldr	r2, [pc, #440]	@ (8005790 <HAL_RCC_OscConfig+0x26c>)
 80055d8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80055dc:	6013      	str	r3, [r2, #0]
 80055de:	e00b      	b.n	80055f8 <HAL_RCC_OscConfig+0xd4>
 80055e0:	4b6b      	ldr	r3, [pc, #428]	@ (8005790 <HAL_RCC_OscConfig+0x26c>)
 80055e2:	681b      	ldr	r3, [r3, #0]
 80055e4:	4a6a      	ldr	r2, [pc, #424]	@ (8005790 <HAL_RCC_OscConfig+0x26c>)
 80055e6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80055ea:	6013      	str	r3, [r2, #0]
 80055ec:	4b68      	ldr	r3, [pc, #416]	@ (8005790 <HAL_RCC_OscConfig+0x26c>)
 80055ee:	681b      	ldr	r3, [r3, #0]
 80055f0:	4a67      	ldr	r2, [pc, #412]	@ (8005790 <HAL_RCC_OscConfig+0x26c>)
 80055f2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80055f6:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	685b      	ldr	r3, [r3, #4]
 80055fc:	2b00      	cmp	r3, #0
 80055fe:	d013      	beq.n	8005628 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005600:	f7fd f838 	bl	8002674 <HAL_GetTick>
 8005604:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005606:	e008      	b.n	800561a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005608:	f7fd f834 	bl	8002674 <HAL_GetTick>
 800560c:	4602      	mov	r2, r0
 800560e:	693b      	ldr	r3, [r7, #16]
 8005610:	1ad3      	subs	r3, r2, r3
 8005612:	2b64      	cmp	r3, #100	@ 0x64
 8005614:	d901      	bls.n	800561a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8005616:	2303      	movs	r3, #3
 8005618:	e200      	b.n	8005a1c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800561a:	4b5d      	ldr	r3, [pc, #372]	@ (8005790 <HAL_RCC_OscConfig+0x26c>)
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005622:	2b00      	cmp	r3, #0
 8005624:	d0f0      	beq.n	8005608 <HAL_RCC_OscConfig+0xe4>
 8005626:	e014      	b.n	8005652 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005628:	f7fd f824 	bl	8002674 <HAL_GetTick>
 800562c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800562e:	e008      	b.n	8005642 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005630:	f7fd f820 	bl	8002674 <HAL_GetTick>
 8005634:	4602      	mov	r2, r0
 8005636:	693b      	ldr	r3, [r7, #16]
 8005638:	1ad3      	subs	r3, r2, r3
 800563a:	2b64      	cmp	r3, #100	@ 0x64
 800563c:	d901      	bls.n	8005642 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800563e:	2303      	movs	r3, #3
 8005640:	e1ec      	b.n	8005a1c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005642:	4b53      	ldr	r3, [pc, #332]	@ (8005790 <HAL_RCC_OscConfig+0x26c>)
 8005644:	681b      	ldr	r3, [r3, #0]
 8005646:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800564a:	2b00      	cmp	r3, #0
 800564c:	d1f0      	bne.n	8005630 <HAL_RCC_OscConfig+0x10c>
 800564e:	e000      	b.n	8005652 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005650:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	f003 0302 	and.w	r3, r3, #2
 800565a:	2b00      	cmp	r3, #0
 800565c:	d063      	beq.n	8005726 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800565e:	4b4c      	ldr	r3, [pc, #304]	@ (8005790 <HAL_RCC_OscConfig+0x26c>)
 8005660:	685b      	ldr	r3, [r3, #4]
 8005662:	f003 030c 	and.w	r3, r3, #12
 8005666:	2b00      	cmp	r3, #0
 8005668:	d00b      	beq.n	8005682 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800566a:	4b49      	ldr	r3, [pc, #292]	@ (8005790 <HAL_RCC_OscConfig+0x26c>)
 800566c:	685b      	ldr	r3, [r3, #4]
 800566e:	f003 030c 	and.w	r3, r3, #12
 8005672:	2b08      	cmp	r3, #8
 8005674:	d11c      	bne.n	80056b0 <HAL_RCC_OscConfig+0x18c>
 8005676:	4b46      	ldr	r3, [pc, #280]	@ (8005790 <HAL_RCC_OscConfig+0x26c>)
 8005678:	685b      	ldr	r3, [r3, #4]
 800567a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800567e:	2b00      	cmp	r3, #0
 8005680:	d116      	bne.n	80056b0 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005682:	4b43      	ldr	r3, [pc, #268]	@ (8005790 <HAL_RCC_OscConfig+0x26c>)
 8005684:	681b      	ldr	r3, [r3, #0]
 8005686:	f003 0302 	and.w	r3, r3, #2
 800568a:	2b00      	cmp	r3, #0
 800568c:	d005      	beq.n	800569a <HAL_RCC_OscConfig+0x176>
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	691b      	ldr	r3, [r3, #16]
 8005692:	2b01      	cmp	r3, #1
 8005694:	d001      	beq.n	800569a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8005696:	2301      	movs	r3, #1
 8005698:	e1c0      	b.n	8005a1c <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800569a:	4b3d      	ldr	r3, [pc, #244]	@ (8005790 <HAL_RCC_OscConfig+0x26c>)
 800569c:	681b      	ldr	r3, [r3, #0]
 800569e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	695b      	ldr	r3, [r3, #20]
 80056a6:	00db      	lsls	r3, r3, #3
 80056a8:	4939      	ldr	r1, [pc, #228]	@ (8005790 <HAL_RCC_OscConfig+0x26c>)
 80056aa:	4313      	orrs	r3, r2
 80056ac:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80056ae:	e03a      	b.n	8005726 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	691b      	ldr	r3, [r3, #16]
 80056b4:	2b00      	cmp	r3, #0
 80056b6:	d020      	beq.n	80056fa <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80056b8:	4b36      	ldr	r3, [pc, #216]	@ (8005794 <HAL_RCC_OscConfig+0x270>)
 80056ba:	2201      	movs	r2, #1
 80056bc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80056be:	f7fc ffd9 	bl	8002674 <HAL_GetTick>
 80056c2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80056c4:	e008      	b.n	80056d8 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80056c6:	f7fc ffd5 	bl	8002674 <HAL_GetTick>
 80056ca:	4602      	mov	r2, r0
 80056cc:	693b      	ldr	r3, [r7, #16]
 80056ce:	1ad3      	subs	r3, r2, r3
 80056d0:	2b02      	cmp	r3, #2
 80056d2:	d901      	bls.n	80056d8 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80056d4:	2303      	movs	r3, #3
 80056d6:	e1a1      	b.n	8005a1c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80056d8:	4b2d      	ldr	r3, [pc, #180]	@ (8005790 <HAL_RCC_OscConfig+0x26c>)
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	f003 0302 	and.w	r3, r3, #2
 80056e0:	2b00      	cmp	r3, #0
 80056e2:	d0f0      	beq.n	80056c6 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80056e4:	4b2a      	ldr	r3, [pc, #168]	@ (8005790 <HAL_RCC_OscConfig+0x26c>)
 80056e6:	681b      	ldr	r3, [r3, #0]
 80056e8:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	695b      	ldr	r3, [r3, #20]
 80056f0:	00db      	lsls	r3, r3, #3
 80056f2:	4927      	ldr	r1, [pc, #156]	@ (8005790 <HAL_RCC_OscConfig+0x26c>)
 80056f4:	4313      	orrs	r3, r2
 80056f6:	600b      	str	r3, [r1, #0]
 80056f8:	e015      	b.n	8005726 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80056fa:	4b26      	ldr	r3, [pc, #152]	@ (8005794 <HAL_RCC_OscConfig+0x270>)
 80056fc:	2200      	movs	r2, #0
 80056fe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005700:	f7fc ffb8 	bl	8002674 <HAL_GetTick>
 8005704:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005706:	e008      	b.n	800571a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005708:	f7fc ffb4 	bl	8002674 <HAL_GetTick>
 800570c:	4602      	mov	r2, r0
 800570e:	693b      	ldr	r3, [r7, #16]
 8005710:	1ad3      	subs	r3, r2, r3
 8005712:	2b02      	cmp	r3, #2
 8005714:	d901      	bls.n	800571a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8005716:	2303      	movs	r3, #3
 8005718:	e180      	b.n	8005a1c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800571a:	4b1d      	ldr	r3, [pc, #116]	@ (8005790 <HAL_RCC_OscConfig+0x26c>)
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	f003 0302 	and.w	r3, r3, #2
 8005722:	2b00      	cmp	r3, #0
 8005724:	d1f0      	bne.n	8005708 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	681b      	ldr	r3, [r3, #0]
 800572a:	f003 0308 	and.w	r3, r3, #8
 800572e:	2b00      	cmp	r3, #0
 8005730:	d03a      	beq.n	80057a8 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	699b      	ldr	r3, [r3, #24]
 8005736:	2b00      	cmp	r3, #0
 8005738:	d019      	beq.n	800576e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800573a:	4b17      	ldr	r3, [pc, #92]	@ (8005798 <HAL_RCC_OscConfig+0x274>)
 800573c:	2201      	movs	r2, #1
 800573e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005740:	f7fc ff98 	bl	8002674 <HAL_GetTick>
 8005744:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005746:	e008      	b.n	800575a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005748:	f7fc ff94 	bl	8002674 <HAL_GetTick>
 800574c:	4602      	mov	r2, r0
 800574e:	693b      	ldr	r3, [r7, #16]
 8005750:	1ad3      	subs	r3, r2, r3
 8005752:	2b02      	cmp	r3, #2
 8005754:	d901      	bls.n	800575a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8005756:	2303      	movs	r3, #3
 8005758:	e160      	b.n	8005a1c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800575a:	4b0d      	ldr	r3, [pc, #52]	@ (8005790 <HAL_RCC_OscConfig+0x26c>)
 800575c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800575e:	f003 0302 	and.w	r3, r3, #2
 8005762:	2b00      	cmp	r3, #0
 8005764:	d0f0      	beq.n	8005748 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8005766:	2001      	movs	r0, #1
 8005768:	f000 faba 	bl	8005ce0 <RCC_Delay>
 800576c:	e01c      	b.n	80057a8 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800576e:	4b0a      	ldr	r3, [pc, #40]	@ (8005798 <HAL_RCC_OscConfig+0x274>)
 8005770:	2200      	movs	r2, #0
 8005772:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005774:	f7fc ff7e 	bl	8002674 <HAL_GetTick>
 8005778:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800577a:	e00f      	b.n	800579c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800577c:	f7fc ff7a 	bl	8002674 <HAL_GetTick>
 8005780:	4602      	mov	r2, r0
 8005782:	693b      	ldr	r3, [r7, #16]
 8005784:	1ad3      	subs	r3, r2, r3
 8005786:	2b02      	cmp	r3, #2
 8005788:	d908      	bls.n	800579c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800578a:	2303      	movs	r3, #3
 800578c:	e146      	b.n	8005a1c <HAL_RCC_OscConfig+0x4f8>
 800578e:	bf00      	nop
 8005790:	40021000 	.word	0x40021000
 8005794:	42420000 	.word	0x42420000
 8005798:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800579c:	4b92      	ldr	r3, [pc, #584]	@ (80059e8 <HAL_RCC_OscConfig+0x4c4>)
 800579e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80057a0:	f003 0302 	and.w	r3, r3, #2
 80057a4:	2b00      	cmp	r3, #0
 80057a6:	d1e9      	bne.n	800577c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	681b      	ldr	r3, [r3, #0]
 80057ac:	f003 0304 	and.w	r3, r3, #4
 80057b0:	2b00      	cmp	r3, #0
 80057b2:	f000 80a6 	beq.w	8005902 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80057b6:	2300      	movs	r3, #0
 80057b8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80057ba:	4b8b      	ldr	r3, [pc, #556]	@ (80059e8 <HAL_RCC_OscConfig+0x4c4>)
 80057bc:	69db      	ldr	r3, [r3, #28]
 80057be:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80057c2:	2b00      	cmp	r3, #0
 80057c4:	d10d      	bne.n	80057e2 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80057c6:	4b88      	ldr	r3, [pc, #544]	@ (80059e8 <HAL_RCC_OscConfig+0x4c4>)
 80057c8:	69db      	ldr	r3, [r3, #28]
 80057ca:	4a87      	ldr	r2, [pc, #540]	@ (80059e8 <HAL_RCC_OscConfig+0x4c4>)
 80057cc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80057d0:	61d3      	str	r3, [r2, #28]
 80057d2:	4b85      	ldr	r3, [pc, #532]	@ (80059e8 <HAL_RCC_OscConfig+0x4c4>)
 80057d4:	69db      	ldr	r3, [r3, #28]
 80057d6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80057da:	60bb      	str	r3, [r7, #8]
 80057dc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80057de:	2301      	movs	r3, #1
 80057e0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80057e2:	4b82      	ldr	r3, [pc, #520]	@ (80059ec <HAL_RCC_OscConfig+0x4c8>)
 80057e4:	681b      	ldr	r3, [r3, #0]
 80057e6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80057ea:	2b00      	cmp	r3, #0
 80057ec:	d118      	bne.n	8005820 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80057ee:	4b7f      	ldr	r3, [pc, #508]	@ (80059ec <HAL_RCC_OscConfig+0x4c8>)
 80057f0:	681b      	ldr	r3, [r3, #0]
 80057f2:	4a7e      	ldr	r2, [pc, #504]	@ (80059ec <HAL_RCC_OscConfig+0x4c8>)
 80057f4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80057f8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80057fa:	f7fc ff3b 	bl	8002674 <HAL_GetTick>
 80057fe:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005800:	e008      	b.n	8005814 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005802:	f7fc ff37 	bl	8002674 <HAL_GetTick>
 8005806:	4602      	mov	r2, r0
 8005808:	693b      	ldr	r3, [r7, #16]
 800580a:	1ad3      	subs	r3, r2, r3
 800580c:	2b64      	cmp	r3, #100	@ 0x64
 800580e:	d901      	bls.n	8005814 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8005810:	2303      	movs	r3, #3
 8005812:	e103      	b.n	8005a1c <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005814:	4b75      	ldr	r3, [pc, #468]	@ (80059ec <HAL_RCC_OscConfig+0x4c8>)
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800581c:	2b00      	cmp	r3, #0
 800581e:	d0f0      	beq.n	8005802 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	68db      	ldr	r3, [r3, #12]
 8005824:	2b01      	cmp	r3, #1
 8005826:	d106      	bne.n	8005836 <HAL_RCC_OscConfig+0x312>
 8005828:	4b6f      	ldr	r3, [pc, #444]	@ (80059e8 <HAL_RCC_OscConfig+0x4c4>)
 800582a:	6a1b      	ldr	r3, [r3, #32]
 800582c:	4a6e      	ldr	r2, [pc, #440]	@ (80059e8 <HAL_RCC_OscConfig+0x4c4>)
 800582e:	f043 0301 	orr.w	r3, r3, #1
 8005832:	6213      	str	r3, [r2, #32]
 8005834:	e02d      	b.n	8005892 <HAL_RCC_OscConfig+0x36e>
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	68db      	ldr	r3, [r3, #12]
 800583a:	2b00      	cmp	r3, #0
 800583c:	d10c      	bne.n	8005858 <HAL_RCC_OscConfig+0x334>
 800583e:	4b6a      	ldr	r3, [pc, #424]	@ (80059e8 <HAL_RCC_OscConfig+0x4c4>)
 8005840:	6a1b      	ldr	r3, [r3, #32]
 8005842:	4a69      	ldr	r2, [pc, #420]	@ (80059e8 <HAL_RCC_OscConfig+0x4c4>)
 8005844:	f023 0301 	bic.w	r3, r3, #1
 8005848:	6213      	str	r3, [r2, #32]
 800584a:	4b67      	ldr	r3, [pc, #412]	@ (80059e8 <HAL_RCC_OscConfig+0x4c4>)
 800584c:	6a1b      	ldr	r3, [r3, #32]
 800584e:	4a66      	ldr	r2, [pc, #408]	@ (80059e8 <HAL_RCC_OscConfig+0x4c4>)
 8005850:	f023 0304 	bic.w	r3, r3, #4
 8005854:	6213      	str	r3, [r2, #32]
 8005856:	e01c      	b.n	8005892 <HAL_RCC_OscConfig+0x36e>
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	68db      	ldr	r3, [r3, #12]
 800585c:	2b05      	cmp	r3, #5
 800585e:	d10c      	bne.n	800587a <HAL_RCC_OscConfig+0x356>
 8005860:	4b61      	ldr	r3, [pc, #388]	@ (80059e8 <HAL_RCC_OscConfig+0x4c4>)
 8005862:	6a1b      	ldr	r3, [r3, #32]
 8005864:	4a60      	ldr	r2, [pc, #384]	@ (80059e8 <HAL_RCC_OscConfig+0x4c4>)
 8005866:	f043 0304 	orr.w	r3, r3, #4
 800586a:	6213      	str	r3, [r2, #32]
 800586c:	4b5e      	ldr	r3, [pc, #376]	@ (80059e8 <HAL_RCC_OscConfig+0x4c4>)
 800586e:	6a1b      	ldr	r3, [r3, #32]
 8005870:	4a5d      	ldr	r2, [pc, #372]	@ (80059e8 <HAL_RCC_OscConfig+0x4c4>)
 8005872:	f043 0301 	orr.w	r3, r3, #1
 8005876:	6213      	str	r3, [r2, #32]
 8005878:	e00b      	b.n	8005892 <HAL_RCC_OscConfig+0x36e>
 800587a:	4b5b      	ldr	r3, [pc, #364]	@ (80059e8 <HAL_RCC_OscConfig+0x4c4>)
 800587c:	6a1b      	ldr	r3, [r3, #32]
 800587e:	4a5a      	ldr	r2, [pc, #360]	@ (80059e8 <HAL_RCC_OscConfig+0x4c4>)
 8005880:	f023 0301 	bic.w	r3, r3, #1
 8005884:	6213      	str	r3, [r2, #32]
 8005886:	4b58      	ldr	r3, [pc, #352]	@ (80059e8 <HAL_RCC_OscConfig+0x4c4>)
 8005888:	6a1b      	ldr	r3, [r3, #32]
 800588a:	4a57      	ldr	r2, [pc, #348]	@ (80059e8 <HAL_RCC_OscConfig+0x4c4>)
 800588c:	f023 0304 	bic.w	r3, r3, #4
 8005890:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	68db      	ldr	r3, [r3, #12]
 8005896:	2b00      	cmp	r3, #0
 8005898:	d015      	beq.n	80058c6 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800589a:	f7fc feeb 	bl	8002674 <HAL_GetTick>
 800589e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80058a0:	e00a      	b.n	80058b8 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80058a2:	f7fc fee7 	bl	8002674 <HAL_GetTick>
 80058a6:	4602      	mov	r2, r0
 80058a8:	693b      	ldr	r3, [r7, #16]
 80058aa:	1ad3      	subs	r3, r2, r3
 80058ac:	f241 3288 	movw	r2, #5000	@ 0x1388
 80058b0:	4293      	cmp	r3, r2
 80058b2:	d901      	bls.n	80058b8 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80058b4:	2303      	movs	r3, #3
 80058b6:	e0b1      	b.n	8005a1c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80058b8:	4b4b      	ldr	r3, [pc, #300]	@ (80059e8 <HAL_RCC_OscConfig+0x4c4>)
 80058ba:	6a1b      	ldr	r3, [r3, #32]
 80058bc:	f003 0302 	and.w	r3, r3, #2
 80058c0:	2b00      	cmp	r3, #0
 80058c2:	d0ee      	beq.n	80058a2 <HAL_RCC_OscConfig+0x37e>
 80058c4:	e014      	b.n	80058f0 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80058c6:	f7fc fed5 	bl	8002674 <HAL_GetTick>
 80058ca:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80058cc:	e00a      	b.n	80058e4 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80058ce:	f7fc fed1 	bl	8002674 <HAL_GetTick>
 80058d2:	4602      	mov	r2, r0
 80058d4:	693b      	ldr	r3, [r7, #16]
 80058d6:	1ad3      	subs	r3, r2, r3
 80058d8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80058dc:	4293      	cmp	r3, r2
 80058de:	d901      	bls.n	80058e4 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80058e0:	2303      	movs	r3, #3
 80058e2:	e09b      	b.n	8005a1c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80058e4:	4b40      	ldr	r3, [pc, #256]	@ (80059e8 <HAL_RCC_OscConfig+0x4c4>)
 80058e6:	6a1b      	ldr	r3, [r3, #32]
 80058e8:	f003 0302 	and.w	r3, r3, #2
 80058ec:	2b00      	cmp	r3, #0
 80058ee:	d1ee      	bne.n	80058ce <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80058f0:	7dfb      	ldrb	r3, [r7, #23]
 80058f2:	2b01      	cmp	r3, #1
 80058f4:	d105      	bne.n	8005902 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80058f6:	4b3c      	ldr	r3, [pc, #240]	@ (80059e8 <HAL_RCC_OscConfig+0x4c4>)
 80058f8:	69db      	ldr	r3, [r3, #28]
 80058fa:	4a3b      	ldr	r2, [pc, #236]	@ (80059e8 <HAL_RCC_OscConfig+0x4c4>)
 80058fc:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005900:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	69db      	ldr	r3, [r3, #28]
 8005906:	2b00      	cmp	r3, #0
 8005908:	f000 8087 	beq.w	8005a1a <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800590c:	4b36      	ldr	r3, [pc, #216]	@ (80059e8 <HAL_RCC_OscConfig+0x4c4>)
 800590e:	685b      	ldr	r3, [r3, #4]
 8005910:	f003 030c 	and.w	r3, r3, #12
 8005914:	2b08      	cmp	r3, #8
 8005916:	d061      	beq.n	80059dc <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	69db      	ldr	r3, [r3, #28]
 800591c:	2b02      	cmp	r3, #2
 800591e:	d146      	bne.n	80059ae <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005920:	4b33      	ldr	r3, [pc, #204]	@ (80059f0 <HAL_RCC_OscConfig+0x4cc>)
 8005922:	2200      	movs	r2, #0
 8005924:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005926:	f7fc fea5 	bl	8002674 <HAL_GetTick>
 800592a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800592c:	e008      	b.n	8005940 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800592e:	f7fc fea1 	bl	8002674 <HAL_GetTick>
 8005932:	4602      	mov	r2, r0
 8005934:	693b      	ldr	r3, [r7, #16]
 8005936:	1ad3      	subs	r3, r2, r3
 8005938:	2b02      	cmp	r3, #2
 800593a:	d901      	bls.n	8005940 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 800593c:	2303      	movs	r3, #3
 800593e:	e06d      	b.n	8005a1c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005940:	4b29      	ldr	r3, [pc, #164]	@ (80059e8 <HAL_RCC_OscConfig+0x4c4>)
 8005942:	681b      	ldr	r3, [r3, #0]
 8005944:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005948:	2b00      	cmp	r3, #0
 800594a:	d1f0      	bne.n	800592e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	6a1b      	ldr	r3, [r3, #32]
 8005950:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005954:	d108      	bne.n	8005968 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8005956:	4b24      	ldr	r3, [pc, #144]	@ (80059e8 <HAL_RCC_OscConfig+0x4c4>)
 8005958:	685b      	ldr	r3, [r3, #4]
 800595a:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	689b      	ldr	r3, [r3, #8]
 8005962:	4921      	ldr	r1, [pc, #132]	@ (80059e8 <HAL_RCC_OscConfig+0x4c4>)
 8005964:	4313      	orrs	r3, r2
 8005966:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005968:	4b1f      	ldr	r3, [pc, #124]	@ (80059e8 <HAL_RCC_OscConfig+0x4c4>)
 800596a:	685b      	ldr	r3, [r3, #4]
 800596c:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	6a19      	ldr	r1, [r3, #32]
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005978:	430b      	orrs	r3, r1
 800597a:	491b      	ldr	r1, [pc, #108]	@ (80059e8 <HAL_RCC_OscConfig+0x4c4>)
 800597c:	4313      	orrs	r3, r2
 800597e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005980:	4b1b      	ldr	r3, [pc, #108]	@ (80059f0 <HAL_RCC_OscConfig+0x4cc>)
 8005982:	2201      	movs	r2, #1
 8005984:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005986:	f7fc fe75 	bl	8002674 <HAL_GetTick>
 800598a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800598c:	e008      	b.n	80059a0 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800598e:	f7fc fe71 	bl	8002674 <HAL_GetTick>
 8005992:	4602      	mov	r2, r0
 8005994:	693b      	ldr	r3, [r7, #16]
 8005996:	1ad3      	subs	r3, r2, r3
 8005998:	2b02      	cmp	r3, #2
 800599a:	d901      	bls.n	80059a0 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 800599c:	2303      	movs	r3, #3
 800599e:	e03d      	b.n	8005a1c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80059a0:	4b11      	ldr	r3, [pc, #68]	@ (80059e8 <HAL_RCC_OscConfig+0x4c4>)
 80059a2:	681b      	ldr	r3, [r3, #0]
 80059a4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80059a8:	2b00      	cmp	r3, #0
 80059aa:	d0f0      	beq.n	800598e <HAL_RCC_OscConfig+0x46a>
 80059ac:	e035      	b.n	8005a1a <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80059ae:	4b10      	ldr	r3, [pc, #64]	@ (80059f0 <HAL_RCC_OscConfig+0x4cc>)
 80059b0:	2200      	movs	r2, #0
 80059b2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80059b4:	f7fc fe5e 	bl	8002674 <HAL_GetTick>
 80059b8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80059ba:	e008      	b.n	80059ce <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80059bc:	f7fc fe5a 	bl	8002674 <HAL_GetTick>
 80059c0:	4602      	mov	r2, r0
 80059c2:	693b      	ldr	r3, [r7, #16]
 80059c4:	1ad3      	subs	r3, r2, r3
 80059c6:	2b02      	cmp	r3, #2
 80059c8:	d901      	bls.n	80059ce <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80059ca:	2303      	movs	r3, #3
 80059cc:	e026      	b.n	8005a1c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80059ce:	4b06      	ldr	r3, [pc, #24]	@ (80059e8 <HAL_RCC_OscConfig+0x4c4>)
 80059d0:	681b      	ldr	r3, [r3, #0]
 80059d2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80059d6:	2b00      	cmp	r3, #0
 80059d8:	d1f0      	bne.n	80059bc <HAL_RCC_OscConfig+0x498>
 80059da:	e01e      	b.n	8005a1a <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	69db      	ldr	r3, [r3, #28]
 80059e0:	2b01      	cmp	r3, #1
 80059e2:	d107      	bne.n	80059f4 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80059e4:	2301      	movs	r3, #1
 80059e6:	e019      	b.n	8005a1c <HAL_RCC_OscConfig+0x4f8>
 80059e8:	40021000 	.word	0x40021000
 80059ec:	40007000 	.word	0x40007000
 80059f0:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80059f4:	4b0b      	ldr	r3, [pc, #44]	@ (8005a24 <HAL_RCC_OscConfig+0x500>)
 80059f6:	685b      	ldr	r3, [r3, #4]
 80059f8:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80059fa:	68fb      	ldr	r3, [r7, #12]
 80059fc:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	6a1b      	ldr	r3, [r3, #32]
 8005a04:	429a      	cmp	r2, r3
 8005a06:	d106      	bne.n	8005a16 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8005a08:	68fb      	ldr	r3, [r7, #12]
 8005a0a:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005a12:	429a      	cmp	r2, r3
 8005a14:	d001      	beq.n	8005a1a <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8005a16:	2301      	movs	r3, #1
 8005a18:	e000      	b.n	8005a1c <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8005a1a:	2300      	movs	r3, #0
}
 8005a1c:	4618      	mov	r0, r3
 8005a1e:	3718      	adds	r7, #24
 8005a20:	46bd      	mov	sp, r7
 8005a22:	bd80      	pop	{r7, pc}
 8005a24:	40021000 	.word	0x40021000

08005a28 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005a28:	b580      	push	{r7, lr}
 8005a2a:	b084      	sub	sp, #16
 8005a2c:	af00      	add	r7, sp, #0
 8005a2e:	6078      	str	r0, [r7, #4]
 8005a30:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	2b00      	cmp	r3, #0
 8005a36:	d101      	bne.n	8005a3c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005a38:	2301      	movs	r3, #1
 8005a3a:	e0d0      	b.n	8005bde <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005a3c:	4b6a      	ldr	r3, [pc, #424]	@ (8005be8 <HAL_RCC_ClockConfig+0x1c0>)
 8005a3e:	681b      	ldr	r3, [r3, #0]
 8005a40:	f003 0307 	and.w	r3, r3, #7
 8005a44:	683a      	ldr	r2, [r7, #0]
 8005a46:	429a      	cmp	r2, r3
 8005a48:	d910      	bls.n	8005a6c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005a4a:	4b67      	ldr	r3, [pc, #412]	@ (8005be8 <HAL_RCC_ClockConfig+0x1c0>)
 8005a4c:	681b      	ldr	r3, [r3, #0]
 8005a4e:	f023 0207 	bic.w	r2, r3, #7
 8005a52:	4965      	ldr	r1, [pc, #404]	@ (8005be8 <HAL_RCC_ClockConfig+0x1c0>)
 8005a54:	683b      	ldr	r3, [r7, #0]
 8005a56:	4313      	orrs	r3, r2
 8005a58:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005a5a:	4b63      	ldr	r3, [pc, #396]	@ (8005be8 <HAL_RCC_ClockConfig+0x1c0>)
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	f003 0307 	and.w	r3, r3, #7
 8005a62:	683a      	ldr	r2, [r7, #0]
 8005a64:	429a      	cmp	r2, r3
 8005a66:	d001      	beq.n	8005a6c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8005a68:	2301      	movs	r3, #1
 8005a6a:	e0b8      	b.n	8005bde <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	f003 0302 	and.w	r3, r3, #2
 8005a74:	2b00      	cmp	r3, #0
 8005a76:	d020      	beq.n	8005aba <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	681b      	ldr	r3, [r3, #0]
 8005a7c:	f003 0304 	and.w	r3, r3, #4
 8005a80:	2b00      	cmp	r3, #0
 8005a82:	d005      	beq.n	8005a90 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005a84:	4b59      	ldr	r3, [pc, #356]	@ (8005bec <HAL_RCC_ClockConfig+0x1c4>)
 8005a86:	685b      	ldr	r3, [r3, #4]
 8005a88:	4a58      	ldr	r2, [pc, #352]	@ (8005bec <HAL_RCC_ClockConfig+0x1c4>)
 8005a8a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8005a8e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	681b      	ldr	r3, [r3, #0]
 8005a94:	f003 0308 	and.w	r3, r3, #8
 8005a98:	2b00      	cmp	r3, #0
 8005a9a:	d005      	beq.n	8005aa8 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005a9c:	4b53      	ldr	r3, [pc, #332]	@ (8005bec <HAL_RCC_ClockConfig+0x1c4>)
 8005a9e:	685b      	ldr	r3, [r3, #4]
 8005aa0:	4a52      	ldr	r2, [pc, #328]	@ (8005bec <HAL_RCC_ClockConfig+0x1c4>)
 8005aa2:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8005aa6:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005aa8:	4b50      	ldr	r3, [pc, #320]	@ (8005bec <HAL_RCC_ClockConfig+0x1c4>)
 8005aaa:	685b      	ldr	r3, [r3, #4]
 8005aac:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	689b      	ldr	r3, [r3, #8]
 8005ab4:	494d      	ldr	r1, [pc, #308]	@ (8005bec <HAL_RCC_ClockConfig+0x1c4>)
 8005ab6:	4313      	orrs	r3, r2
 8005ab8:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	681b      	ldr	r3, [r3, #0]
 8005abe:	f003 0301 	and.w	r3, r3, #1
 8005ac2:	2b00      	cmp	r3, #0
 8005ac4:	d040      	beq.n	8005b48 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	685b      	ldr	r3, [r3, #4]
 8005aca:	2b01      	cmp	r3, #1
 8005acc:	d107      	bne.n	8005ade <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005ace:	4b47      	ldr	r3, [pc, #284]	@ (8005bec <HAL_RCC_ClockConfig+0x1c4>)
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005ad6:	2b00      	cmp	r3, #0
 8005ad8:	d115      	bne.n	8005b06 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005ada:	2301      	movs	r3, #1
 8005adc:	e07f      	b.n	8005bde <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	685b      	ldr	r3, [r3, #4]
 8005ae2:	2b02      	cmp	r3, #2
 8005ae4:	d107      	bne.n	8005af6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005ae6:	4b41      	ldr	r3, [pc, #260]	@ (8005bec <HAL_RCC_ClockConfig+0x1c4>)
 8005ae8:	681b      	ldr	r3, [r3, #0]
 8005aea:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005aee:	2b00      	cmp	r3, #0
 8005af0:	d109      	bne.n	8005b06 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005af2:	2301      	movs	r3, #1
 8005af4:	e073      	b.n	8005bde <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005af6:	4b3d      	ldr	r3, [pc, #244]	@ (8005bec <HAL_RCC_ClockConfig+0x1c4>)
 8005af8:	681b      	ldr	r3, [r3, #0]
 8005afa:	f003 0302 	and.w	r3, r3, #2
 8005afe:	2b00      	cmp	r3, #0
 8005b00:	d101      	bne.n	8005b06 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005b02:	2301      	movs	r3, #1
 8005b04:	e06b      	b.n	8005bde <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005b06:	4b39      	ldr	r3, [pc, #228]	@ (8005bec <HAL_RCC_ClockConfig+0x1c4>)
 8005b08:	685b      	ldr	r3, [r3, #4]
 8005b0a:	f023 0203 	bic.w	r2, r3, #3
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	685b      	ldr	r3, [r3, #4]
 8005b12:	4936      	ldr	r1, [pc, #216]	@ (8005bec <HAL_RCC_ClockConfig+0x1c4>)
 8005b14:	4313      	orrs	r3, r2
 8005b16:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005b18:	f7fc fdac 	bl	8002674 <HAL_GetTick>
 8005b1c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005b1e:	e00a      	b.n	8005b36 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005b20:	f7fc fda8 	bl	8002674 <HAL_GetTick>
 8005b24:	4602      	mov	r2, r0
 8005b26:	68fb      	ldr	r3, [r7, #12]
 8005b28:	1ad3      	subs	r3, r2, r3
 8005b2a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005b2e:	4293      	cmp	r3, r2
 8005b30:	d901      	bls.n	8005b36 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005b32:	2303      	movs	r3, #3
 8005b34:	e053      	b.n	8005bde <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005b36:	4b2d      	ldr	r3, [pc, #180]	@ (8005bec <HAL_RCC_ClockConfig+0x1c4>)
 8005b38:	685b      	ldr	r3, [r3, #4]
 8005b3a:	f003 020c 	and.w	r2, r3, #12
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	685b      	ldr	r3, [r3, #4]
 8005b42:	009b      	lsls	r3, r3, #2
 8005b44:	429a      	cmp	r2, r3
 8005b46:	d1eb      	bne.n	8005b20 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005b48:	4b27      	ldr	r3, [pc, #156]	@ (8005be8 <HAL_RCC_ClockConfig+0x1c0>)
 8005b4a:	681b      	ldr	r3, [r3, #0]
 8005b4c:	f003 0307 	and.w	r3, r3, #7
 8005b50:	683a      	ldr	r2, [r7, #0]
 8005b52:	429a      	cmp	r2, r3
 8005b54:	d210      	bcs.n	8005b78 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005b56:	4b24      	ldr	r3, [pc, #144]	@ (8005be8 <HAL_RCC_ClockConfig+0x1c0>)
 8005b58:	681b      	ldr	r3, [r3, #0]
 8005b5a:	f023 0207 	bic.w	r2, r3, #7
 8005b5e:	4922      	ldr	r1, [pc, #136]	@ (8005be8 <HAL_RCC_ClockConfig+0x1c0>)
 8005b60:	683b      	ldr	r3, [r7, #0]
 8005b62:	4313      	orrs	r3, r2
 8005b64:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005b66:	4b20      	ldr	r3, [pc, #128]	@ (8005be8 <HAL_RCC_ClockConfig+0x1c0>)
 8005b68:	681b      	ldr	r3, [r3, #0]
 8005b6a:	f003 0307 	and.w	r3, r3, #7
 8005b6e:	683a      	ldr	r2, [r7, #0]
 8005b70:	429a      	cmp	r2, r3
 8005b72:	d001      	beq.n	8005b78 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8005b74:	2301      	movs	r3, #1
 8005b76:	e032      	b.n	8005bde <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	681b      	ldr	r3, [r3, #0]
 8005b7c:	f003 0304 	and.w	r3, r3, #4
 8005b80:	2b00      	cmp	r3, #0
 8005b82:	d008      	beq.n	8005b96 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005b84:	4b19      	ldr	r3, [pc, #100]	@ (8005bec <HAL_RCC_ClockConfig+0x1c4>)
 8005b86:	685b      	ldr	r3, [r3, #4]
 8005b88:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	68db      	ldr	r3, [r3, #12]
 8005b90:	4916      	ldr	r1, [pc, #88]	@ (8005bec <HAL_RCC_ClockConfig+0x1c4>)
 8005b92:	4313      	orrs	r3, r2
 8005b94:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	f003 0308 	and.w	r3, r3, #8
 8005b9e:	2b00      	cmp	r3, #0
 8005ba0:	d009      	beq.n	8005bb6 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8005ba2:	4b12      	ldr	r3, [pc, #72]	@ (8005bec <HAL_RCC_ClockConfig+0x1c4>)
 8005ba4:	685b      	ldr	r3, [r3, #4]
 8005ba6:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	691b      	ldr	r3, [r3, #16]
 8005bae:	00db      	lsls	r3, r3, #3
 8005bb0:	490e      	ldr	r1, [pc, #56]	@ (8005bec <HAL_RCC_ClockConfig+0x1c4>)
 8005bb2:	4313      	orrs	r3, r2
 8005bb4:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8005bb6:	f000 f821 	bl	8005bfc <HAL_RCC_GetSysClockFreq>
 8005bba:	4602      	mov	r2, r0
 8005bbc:	4b0b      	ldr	r3, [pc, #44]	@ (8005bec <HAL_RCC_ClockConfig+0x1c4>)
 8005bbe:	685b      	ldr	r3, [r3, #4]
 8005bc0:	091b      	lsrs	r3, r3, #4
 8005bc2:	f003 030f 	and.w	r3, r3, #15
 8005bc6:	490a      	ldr	r1, [pc, #40]	@ (8005bf0 <HAL_RCC_ClockConfig+0x1c8>)
 8005bc8:	5ccb      	ldrb	r3, [r1, r3]
 8005bca:	fa22 f303 	lsr.w	r3, r2, r3
 8005bce:	4a09      	ldr	r2, [pc, #36]	@ (8005bf4 <HAL_RCC_ClockConfig+0x1cc>)
 8005bd0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8005bd2:	4b09      	ldr	r3, [pc, #36]	@ (8005bf8 <HAL_RCC_ClockConfig+0x1d0>)
 8005bd4:	681b      	ldr	r3, [r3, #0]
 8005bd6:	4618      	mov	r0, r3
 8005bd8:	f7fc fd0a 	bl	80025f0 <HAL_InitTick>

  return HAL_OK;
 8005bdc:	2300      	movs	r3, #0
}
 8005bde:	4618      	mov	r0, r3
 8005be0:	3710      	adds	r7, #16
 8005be2:	46bd      	mov	sp, r7
 8005be4:	bd80      	pop	{r7, pc}
 8005be6:	bf00      	nop
 8005be8:	40022000 	.word	0x40022000
 8005bec:	40021000 	.word	0x40021000
 8005bf0:	0800fed0 	.word	0x0800fed0
 8005bf4:	20000004 	.word	0x20000004
 8005bf8:	20000008 	.word	0x20000008

08005bfc <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005bfc:	b480      	push	{r7}
 8005bfe:	b087      	sub	sp, #28
 8005c00:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8005c02:	2300      	movs	r3, #0
 8005c04:	60fb      	str	r3, [r7, #12]
 8005c06:	2300      	movs	r3, #0
 8005c08:	60bb      	str	r3, [r7, #8]
 8005c0a:	2300      	movs	r3, #0
 8005c0c:	617b      	str	r3, [r7, #20]
 8005c0e:	2300      	movs	r3, #0
 8005c10:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8005c12:	2300      	movs	r3, #0
 8005c14:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8005c16:	4b1e      	ldr	r3, [pc, #120]	@ (8005c90 <HAL_RCC_GetSysClockFreq+0x94>)
 8005c18:	685b      	ldr	r3, [r3, #4]
 8005c1a:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8005c1c:	68fb      	ldr	r3, [r7, #12]
 8005c1e:	f003 030c 	and.w	r3, r3, #12
 8005c22:	2b04      	cmp	r3, #4
 8005c24:	d002      	beq.n	8005c2c <HAL_RCC_GetSysClockFreq+0x30>
 8005c26:	2b08      	cmp	r3, #8
 8005c28:	d003      	beq.n	8005c32 <HAL_RCC_GetSysClockFreq+0x36>
 8005c2a:	e027      	b.n	8005c7c <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8005c2c:	4b19      	ldr	r3, [pc, #100]	@ (8005c94 <HAL_RCC_GetSysClockFreq+0x98>)
 8005c2e:	613b      	str	r3, [r7, #16]
      break;
 8005c30:	e027      	b.n	8005c82 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8005c32:	68fb      	ldr	r3, [r7, #12]
 8005c34:	0c9b      	lsrs	r3, r3, #18
 8005c36:	f003 030f 	and.w	r3, r3, #15
 8005c3a:	4a17      	ldr	r2, [pc, #92]	@ (8005c98 <HAL_RCC_GetSysClockFreq+0x9c>)
 8005c3c:	5cd3      	ldrb	r3, [r2, r3]
 8005c3e:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8005c40:	68fb      	ldr	r3, [r7, #12]
 8005c42:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005c46:	2b00      	cmp	r3, #0
 8005c48:	d010      	beq.n	8005c6c <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8005c4a:	4b11      	ldr	r3, [pc, #68]	@ (8005c90 <HAL_RCC_GetSysClockFreq+0x94>)
 8005c4c:	685b      	ldr	r3, [r3, #4]
 8005c4e:	0c5b      	lsrs	r3, r3, #17
 8005c50:	f003 0301 	and.w	r3, r3, #1
 8005c54:	4a11      	ldr	r2, [pc, #68]	@ (8005c9c <HAL_RCC_GetSysClockFreq+0xa0>)
 8005c56:	5cd3      	ldrb	r3, [r2, r3]
 8005c58:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	4a0d      	ldr	r2, [pc, #52]	@ (8005c94 <HAL_RCC_GetSysClockFreq+0x98>)
 8005c5e:	fb03 f202 	mul.w	r2, r3, r2
 8005c62:	68bb      	ldr	r3, [r7, #8]
 8005c64:	fbb2 f3f3 	udiv	r3, r2, r3
 8005c68:	617b      	str	r3, [r7, #20]
 8005c6a:	e004      	b.n	8005c76 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	4a0c      	ldr	r2, [pc, #48]	@ (8005ca0 <HAL_RCC_GetSysClockFreq+0xa4>)
 8005c70:	fb02 f303 	mul.w	r3, r2, r3
 8005c74:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8005c76:	697b      	ldr	r3, [r7, #20]
 8005c78:	613b      	str	r3, [r7, #16]
      break;
 8005c7a:	e002      	b.n	8005c82 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8005c7c:	4b05      	ldr	r3, [pc, #20]	@ (8005c94 <HAL_RCC_GetSysClockFreq+0x98>)
 8005c7e:	613b      	str	r3, [r7, #16]
      break;
 8005c80:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005c82:	693b      	ldr	r3, [r7, #16]
}
 8005c84:	4618      	mov	r0, r3
 8005c86:	371c      	adds	r7, #28
 8005c88:	46bd      	mov	sp, r7
 8005c8a:	bc80      	pop	{r7}
 8005c8c:	4770      	bx	lr
 8005c8e:	bf00      	nop
 8005c90:	40021000 	.word	0x40021000
 8005c94:	007a1200 	.word	0x007a1200
 8005c98:	0800fee8 	.word	0x0800fee8
 8005c9c:	0800fef8 	.word	0x0800fef8
 8005ca0:	003d0900 	.word	0x003d0900

08005ca4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005ca4:	b480      	push	{r7}
 8005ca6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005ca8:	4b02      	ldr	r3, [pc, #8]	@ (8005cb4 <HAL_RCC_GetHCLKFreq+0x10>)
 8005caa:	681b      	ldr	r3, [r3, #0]
}
 8005cac:	4618      	mov	r0, r3
 8005cae:	46bd      	mov	sp, r7
 8005cb0:	bc80      	pop	{r7}
 8005cb2:	4770      	bx	lr
 8005cb4:	20000004 	.word	0x20000004

08005cb8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005cb8:	b580      	push	{r7, lr}
 8005cba:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8005cbc:	f7ff fff2 	bl	8005ca4 <HAL_RCC_GetHCLKFreq>
 8005cc0:	4602      	mov	r2, r0
 8005cc2:	4b05      	ldr	r3, [pc, #20]	@ (8005cd8 <HAL_RCC_GetPCLK2Freq+0x20>)
 8005cc4:	685b      	ldr	r3, [r3, #4]
 8005cc6:	0adb      	lsrs	r3, r3, #11
 8005cc8:	f003 0307 	and.w	r3, r3, #7
 8005ccc:	4903      	ldr	r1, [pc, #12]	@ (8005cdc <HAL_RCC_GetPCLK2Freq+0x24>)
 8005cce:	5ccb      	ldrb	r3, [r1, r3]
 8005cd0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005cd4:	4618      	mov	r0, r3
 8005cd6:	bd80      	pop	{r7, pc}
 8005cd8:	40021000 	.word	0x40021000
 8005cdc:	0800fee0 	.word	0x0800fee0

08005ce0 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8005ce0:	b480      	push	{r7}
 8005ce2:	b085      	sub	sp, #20
 8005ce4:	af00      	add	r7, sp, #0
 8005ce6:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8005ce8:	4b0a      	ldr	r3, [pc, #40]	@ (8005d14 <RCC_Delay+0x34>)
 8005cea:	681b      	ldr	r3, [r3, #0]
 8005cec:	4a0a      	ldr	r2, [pc, #40]	@ (8005d18 <RCC_Delay+0x38>)
 8005cee:	fba2 2303 	umull	r2, r3, r2, r3
 8005cf2:	0a5b      	lsrs	r3, r3, #9
 8005cf4:	687a      	ldr	r2, [r7, #4]
 8005cf6:	fb02 f303 	mul.w	r3, r2, r3
 8005cfa:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8005cfc:	bf00      	nop
  }
  while (Delay --);
 8005cfe:	68fb      	ldr	r3, [r7, #12]
 8005d00:	1e5a      	subs	r2, r3, #1
 8005d02:	60fa      	str	r2, [r7, #12]
 8005d04:	2b00      	cmp	r3, #0
 8005d06:	d1f9      	bne.n	8005cfc <RCC_Delay+0x1c>
}
 8005d08:	bf00      	nop
 8005d0a:	bf00      	nop
 8005d0c:	3714      	adds	r7, #20
 8005d0e:	46bd      	mov	sp, r7
 8005d10:	bc80      	pop	{r7}
 8005d12:	4770      	bx	lr
 8005d14:	20000004 	.word	0x20000004
 8005d18:	10624dd3 	.word	0x10624dd3

08005d1c <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005d1c:	b580      	push	{r7, lr}
 8005d1e:	b086      	sub	sp, #24
 8005d20:	af00      	add	r7, sp, #0
 8005d22:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8005d24:	2300      	movs	r3, #0
 8005d26:	613b      	str	r3, [r7, #16]
 8005d28:	2300      	movs	r3, #0
 8005d2a:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	f003 0301 	and.w	r3, r3, #1
 8005d34:	2b00      	cmp	r3, #0
 8005d36:	d07d      	beq.n	8005e34 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8005d38:	2300      	movs	r3, #0
 8005d3a:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005d3c:	4b4f      	ldr	r3, [pc, #316]	@ (8005e7c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005d3e:	69db      	ldr	r3, [r3, #28]
 8005d40:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005d44:	2b00      	cmp	r3, #0
 8005d46:	d10d      	bne.n	8005d64 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005d48:	4b4c      	ldr	r3, [pc, #304]	@ (8005e7c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005d4a:	69db      	ldr	r3, [r3, #28]
 8005d4c:	4a4b      	ldr	r2, [pc, #300]	@ (8005e7c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005d4e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005d52:	61d3      	str	r3, [r2, #28]
 8005d54:	4b49      	ldr	r3, [pc, #292]	@ (8005e7c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005d56:	69db      	ldr	r3, [r3, #28]
 8005d58:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005d5c:	60bb      	str	r3, [r7, #8]
 8005d5e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005d60:	2301      	movs	r3, #1
 8005d62:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005d64:	4b46      	ldr	r3, [pc, #280]	@ (8005e80 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005d66:	681b      	ldr	r3, [r3, #0]
 8005d68:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005d6c:	2b00      	cmp	r3, #0
 8005d6e:	d118      	bne.n	8005da2 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005d70:	4b43      	ldr	r3, [pc, #268]	@ (8005e80 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005d72:	681b      	ldr	r3, [r3, #0]
 8005d74:	4a42      	ldr	r2, [pc, #264]	@ (8005e80 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005d76:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005d7a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005d7c:	f7fc fc7a 	bl	8002674 <HAL_GetTick>
 8005d80:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005d82:	e008      	b.n	8005d96 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005d84:	f7fc fc76 	bl	8002674 <HAL_GetTick>
 8005d88:	4602      	mov	r2, r0
 8005d8a:	693b      	ldr	r3, [r7, #16]
 8005d8c:	1ad3      	subs	r3, r2, r3
 8005d8e:	2b64      	cmp	r3, #100	@ 0x64
 8005d90:	d901      	bls.n	8005d96 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8005d92:	2303      	movs	r3, #3
 8005d94:	e06d      	b.n	8005e72 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005d96:	4b3a      	ldr	r3, [pc, #232]	@ (8005e80 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005d98:	681b      	ldr	r3, [r3, #0]
 8005d9a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005d9e:	2b00      	cmp	r3, #0
 8005da0:	d0f0      	beq.n	8005d84 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8005da2:	4b36      	ldr	r3, [pc, #216]	@ (8005e7c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005da4:	6a1b      	ldr	r3, [r3, #32]
 8005da6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005daa:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8005dac:	68fb      	ldr	r3, [r7, #12]
 8005dae:	2b00      	cmp	r3, #0
 8005db0:	d02e      	beq.n	8005e10 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	685b      	ldr	r3, [r3, #4]
 8005db6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005dba:	68fa      	ldr	r2, [r7, #12]
 8005dbc:	429a      	cmp	r2, r3
 8005dbe:	d027      	beq.n	8005e10 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005dc0:	4b2e      	ldr	r3, [pc, #184]	@ (8005e7c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005dc2:	6a1b      	ldr	r3, [r3, #32]
 8005dc4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005dc8:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8005dca:	4b2e      	ldr	r3, [pc, #184]	@ (8005e84 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8005dcc:	2201      	movs	r2, #1
 8005dce:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8005dd0:	4b2c      	ldr	r3, [pc, #176]	@ (8005e84 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8005dd2:	2200      	movs	r2, #0
 8005dd4:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8005dd6:	4a29      	ldr	r2, [pc, #164]	@ (8005e7c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005dd8:	68fb      	ldr	r3, [r7, #12]
 8005dda:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8005ddc:	68fb      	ldr	r3, [r7, #12]
 8005dde:	f003 0301 	and.w	r3, r3, #1
 8005de2:	2b00      	cmp	r3, #0
 8005de4:	d014      	beq.n	8005e10 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005de6:	f7fc fc45 	bl	8002674 <HAL_GetTick>
 8005dea:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005dec:	e00a      	b.n	8005e04 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005dee:	f7fc fc41 	bl	8002674 <HAL_GetTick>
 8005df2:	4602      	mov	r2, r0
 8005df4:	693b      	ldr	r3, [r7, #16]
 8005df6:	1ad3      	subs	r3, r2, r3
 8005df8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005dfc:	4293      	cmp	r3, r2
 8005dfe:	d901      	bls.n	8005e04 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8005e00:	2303      	movs	r3, #3
 8005e02:	e036      	b.n	8005e72 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005e04:	4b1d      	ldr	r3, [pc, #116]	@ (8005e7c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005e06:	6a1b      	ldr	r3, [r3, #32]
 8005e08:	f003 0302 	and.w	r3, r3, #2
 8005e0c:	2b00      	cmp	r3, #0
 8005e0e:	d0ee      	beq.n	8005dee <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005e10:	4b1a      	ldr	r3, [pc, #104]	@ (8005e7c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005e12:	6a1b      	ldr	r3, [r3, #32]
 8005e14:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	685b      	ldr	r3, [r3, #4]
 8005e1c:	4917      	ldr	r1, [pc, #92]	@ (8005e7c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005e1e:	4313      	orrs	r3, r2
 8005e20:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8005e22:	7dfb      	ldrb	r3, [r7, #23]
 8005e24:	2b01      	cmp	r3, #1
 8005e26:	d105      	bne.n	8005e34 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005e28:	4b14      	ldr	r3, [pc, #80]	@ (8005e7c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005e2a:	69db      	ldr	r3, [r3, #28]
 8005e2c:	4a13      	ldr	r2, [pc, #76]	@ (8005e7c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005e2e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005e32:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	681b      	ldr	r3, [r3, #0]
 8005e38:	f003 0302 	and.w	r3, r3, #2
 8005e3c:	2b00      	cmp	r3, #0
 8005e3e:	d008      	beq.n	8005e52 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005e40:	4b0e      	ldr	r3, [pc, #56]	@ (8005e7c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005e42:	685b      	ldr	r3, [r3, #4]
 8005e44:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	689b      	ldr	r3, [r3, #8]
 8005e4c:	490b      	ldr	r1, [pc, #44]	@ (8005e7c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005e4e:	4313      	orrs	r3, r2
 8005e50:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	681b      	ldr	r3, [r3, #0]
 8005e56:	f003 0310 	and.w	r3, r3, #16
 8005e5a:	2b00      	cmp	r3, #0
 8005e5c:	d008      	beq.n	8005e70 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005e5e:	4b07      	ldr	r3, [pc, #28]	@ (8005e7c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005e60:	685b      	ldr	r3, [r3, #4]
 8005e62:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	68db      	ldr	r3, [r3, #12]
 8005e6a:	4904      	ldr	r1, [pc, #16]	@ (8005e7c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005e6c:	4313      	orrs	r3, r2
 8005e6e:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8005e70:	2300      	movs	r3, #0
}
 8005e72:	4618      	mov	r0, r3
 8005e74:	3718      	adds	r7, #24
 8005e76:	46bd      	mov	sp, r7
 8005e78:	bd80      	pop	{r7, pc}
 8005e7a:	bf00      	nop
 8005e7c:	40021000 	.word	0x40021000
 8005e80:	40007000 	.word	0x40007000
 8005e84:	42420440 	.word	0x42420440

08005e88 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8005e88:	b580      	push	{r7, lr}
 8005e8a:	b088      	sub	sp, #32
 8005e8c:	af00      	add	r7, sp, #0
 8005e8e:	6078      	str	r0, [r7, #4]
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  static const uint8_t aPLLMULFactorTable[16U] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
  static const uint8_t aPredivFactorTable[2U] = {1, 2};

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 8005e90:	2300      	movs	r3, #0
 8005e92:	617b      	str	r3, [r7, #20]
 8005e94:	2300      	movs	r3, #0
 8005e96:	61fb      	str	r3, [r7, #28]
 8005e98:	2300      	movs	r3, #0
 8005e9a:	613b      	str	r3, [r7, #16]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 8005e9c:	2300      	movs	r3, #0
 8005e9e:	60fb      	str	r3, [r7, #12]
 8005ea0:	2300      	movs	r3, #0
 8005ea2:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	2b10      	cmp	r3, #16
 8005ea8:	d00a      	beq.n	8005ec0 <HAL_RCCEx_GetPeriphCLKFreq+0x38>
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	2b10      	cmp	r3, #16
 8005eae:	f200 808a 	bhi.w	8005fc6 <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	2b01      	cmp	r3, #1
 8005eb6:	d045      	beq.n	8005f44 <HAL_RCCEx_GetPeriphCLKFreq+0xbc>
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	2b02      	cmp	r3, #2
 8005ebc:	d075      	beq.n	8005faa <HAL_RCCEx_GetPeriphCLKFreq+0x122>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 8005ebe:	e082      	b.n	8005fc6 <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
      temp_reg = RCC->CFGR;
 8005ec0:	4b46      	ldr	r3, [pc, #280]	@ (8005fdc <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8005ec2:	685b      	ldr	r3, [r3, #4]
 8005ec4:	60fb      	str	r3, [r7, #12]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 8005ec6:	4b45      	ldr	r3, [pc, #276]	@ (8005fdc <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8005ec8:	681b      	ldr	r3, [r3, #0]
 8005eca:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005ece:	2b00      	cmp	r3, #0
 8005ed0:	d07b      	beq.n	8005fca <HAL_RCCEx_GetPeriphCLKFreq+0x142>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8005ed2:	68fb      	ldr	r3, [r7, #12]
 8005ed4:	0c9b      	lsrs	r3, r3, #18
 8005ed6:	f003 030f 	and.w	r3, r3, #15
 8005eda:	4a41      	ldr	r2, [pc, #260]	@ (8005fe0 <HAL_RCCEx_GetPeriphCLKFreq+0x158>)
 8005edc:	5cd3      	ldrb	r3, [r2, r3]
 8005ede:	613b      	str	r3, [r7, #16]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8005ee0:	68fb      	ldr	r3, [r7, #12]
 8005ee2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005ee6:	2b00      	cmp	r3, #0
 8005ee8:	d015      	beq.n	8005f16 <HAL_RCCEx_GetPeriphCLKFreq+0x8e>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8005eea:	4b3c      	ldr	r3, [pc, #240]	@ (8005fdc <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8005eec:	685b      	ldr	r3, [r3, #4]
 8005eee:	0c5b      	lsrs	r3, r3, #17
 8005ef0:	f003 0301 	and.w	r3, r3, #1
 8005ef4:	4a3b      	ldr	r2, [pc, #236]	@ (8005fe4 <HAL_RCCEx_GetPeriphCLKFreq+0x15c>)
 8005ef6:	5cd3      	ldrb	r3, [r2, r3]
 8005ef8:	617b      	str	r3, [r7, #20]
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8005efa:	68fb      	ldr	r3, [r7, #12]
 8005efc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005f00:	2b00      	cmp	r3, #0
 8005f02:	d00d      	beq.n	8005f20 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 8005f04:	4a38      	ldr	r2, [pc, #224]	@ (8005fe8 <HAL_RCCEx_GetPeriphCLKFreq+0x160>)
 8005f06:	697b      	ldr	r3, [r7, #20]
 8005f08:	fbb2 f2f3 	udiv	r2, r2, r3
 8005f0c:	693b      	ldr	r3, [r7, #16]
 8005f0e:	fb02 f303 	mul.w	r3, r2, r3
 8005f12:	61fb      	str	r3, [r7, #28]
 8005f14:	e004      	b.n	8005f20 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8005f16:	693b      	ldr	r3, [r7, #16]
 8005f18:	4a34      	ldr	r2, [pc, #208]	@ (8005fec <HAL_RCCEx_GetPeriphCLKFreq+0x164>)
 8005f1a:	fb02 f303 	mul.w	r3, r2, r3
 8005f1e:	61fb      	str	r3, [r7, #28]
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 8005f20:	4b2e      	ldr	r3, [pc, #184]	@ (8005fdc <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8005f22:	685b      	ldr	r3, [r3, #4]
 8005f24:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005f28:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005f2c:	d102      	bne.n	8005f34 <HAL_RCCEx_GetPeriphCLKFreq+0xac>
          frequency = pllclk;
 8005f2e:	69fb      	ldr	r3, [r7, #28]
 8005f30:	61bb      	str	r3, [r7, #24]
      break;
 8005f32:	e04a      	b.n	8005fca <HAL_RCCEx_GetPeriphCLKFreq+0x142>
          frequency = (pllclk * 2) / 3;
 8005f34:	69fb      	ldr	r3, [r7, #28]
 8005f36:	005b      	lsls	r3, r3, #1
 8005f38:	4a2d      	ldr	r2, [pc, #180]	@ (8005ff0 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8005f3a:	fba2 2303 	umull	r2, r3, r2, r3
 8005f3e:	085b      	lsrs	r3, r3, #1
 8005f40:	61bb      	str	r3, [r7, #24]
      break;
 8005f42:	e042      	b.n	8005fca <HAL_RCCEx_GetPeriphCLKFreq+0x142>
      temp_reg = RCC->BDCR;
 8005f44:	4b25      	ldr	r3, [pc, #148]	@ (8005fdc <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8005f46:	6a1b      	ldr	r3, [r3, #32]
 8005f48:	60fb      	str	r3, [r7, #12]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 8005f4a:	68fb      	ldr	r3, [r7, #12]
 8005f4c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005f50:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005f54:	d108      	bne.n	8005f68 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
 8005f56:	68fb      	ldr	r3, [r7, #12]
 8005f58:	f003 0302 	and.w	r3, r3, #2
 8005f5c:	2b00      	cmp	r3, #0
 8005f5e:	d003      	beq.n	8005f68 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
        frequency = LSE_VALUE;
 8005f60:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005f64:	61bb      	str	r3, [r7, #24]
 8005f66:	e01f      	b.n	8005fa8 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8005f68:	68fb      	ldr	r3, [r7, #12]
 8005f6a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005f6e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005f72:	d109      	bne.n	8005f88 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
 8005f74:	4b19      	ldr	r3, [pc, #100]	@ (8005fdc <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8005f76:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f78:	f003 0302 	and.w	r3, r3, #2
 8005f7c:	2b00      	cmp	r3, #0
 8005f7e:	d003      	beq.n	8005f88 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
        frequency = LSI_VALUE;
 8005f80:	f649 4340 	movw	r3, #40000	@ 0x9c40
 8005f84:	61bb      	str	r3, [r7, #24]
 8005f86:	e00f      	b.n	8005fa8 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8005f88:	68fb      	ldr	r3, [r7, #12]
 8005f8a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005f8e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005f92:	d11c      	bne.n	8005fce <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8005f94:	4b11      	ldr	r3, [pc, #68]	@ (8005fdc <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8005f96:	681b      	ldr	r3, [r3, #0]
 8005f98:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005f9c:	2b00      	cmp	r3, #0
 8005f9e:	d016      	beq.n	8005fce <HAL_RCCEx_GetPeriphCLKFreq+0x146>
        frequency = HSE_VALUE / 128U;
 8005fa0:	f24f 4324 	movw	r3, #62500	@ 0xf424
 8005fa4:	61bb      	str	r3, [r7, #24]
      break;
 8005fa6:	e012      	b.n	8005fce <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8005fa8:	e011      	b.n	8005fce <HAL_RCCEx_GetPeriphCLKFreq+0x146>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 8005faa:	f7ff fe85 	bl	8005cb8 <HAL_RCC_GetPCLK2Freq>
 8005fae:	4602      	mov	r2, r0
 8005fb0:	4b0a      	ldr	r3, [pc, #40]	@ (8005fdc <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8005fb2:	685b      	ldr	r3, [r3, #4]
 8005fb4:	0b9b      	lsrs	r3, r3, #14
 8005fb6:	f003 0303 	and.w	r3, r3, #3
 8005fba:	3301      	adds	r3, #1
 8005fbc:	005b      	lsls	r3, r3, #1
 8005fbe:	fbb2 f3f3 	udiv	r3, r2, r3
 8005fc2:	61bb      	str	r3, [r7, #24]
      break;
 8005fc4:	e004      	b.n	8005fd0 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8005fc6:	bf00      	nop
 8005fc8:	e002      	b.n	8005fd0 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8005fca:	bf00      	nop
 8005fcc:	e000      	b.n	8005fd0 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8005fce:	bf00      	nop
    }
  }
  return (frequency);
 8005fd0:	69bb      	ldr	r3, [r7, #24]
}
 8005fd2:	4618      	mov	r0, r3
 8005fd4:	3720      	adds	r7, #32
 8005fd6:	46bd      	mov	sp, r7
 8005fd8:	bd80      	pop	{r7, pc}
 8005fda:	bf00      	nop
 8005fdc:	40021000 	.word	0x40021000
 8005fe0:	0800fefc 	.word	0x0800fefc
 8005fe4:	0800ff0c 	.word	0x0800ff0c
 8005fe8:	007a1200 	.word	0x007a1200
 8005fec:	003d0900 	.word	0x003d0900
 8005ff0:	aaaaaaab 	.word	0xaaaaaaab

08005ff4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005ff4:	b580      	push	{r7, lr}
 8005ff6:	b082      	sub	sp, #8
 8005ff8:	af00      	add	r7, sp, #0
 8005ffa:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	2b00      	cmp	r3, #0
 8006000:	d101      	bne.n	8006006 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8006002:	2301      	movs	r3, #1
 8006004:	e076      	b.n	80060f4 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800600a:	2b00      	cmp	r3, #0
 800600c:	d108      	bne.n	8006020 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	685b      	ldr	r3, [r3, #4]
 8006012:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006016:	d009      	beq.n	800602c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	2200      	movs	r2, #0
 800601c:	61da      	str	r2, [r3, #28]
 800601e:	e005      	b.n	800602c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	2200      	movs	r2, #0
 8006024:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	2200      	movs	r2, #0
 800602a:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	2200      	movs	r2, #0
 8006030:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8006038:	b2db      	uxtb	r3, r3
 800603a:	2b00      	cmp	r3, #0
 800603c:	d106      	bne.n	800604c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	2200      	movs	r2, #0
 8006042:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8006046:	6878      	ldr	r0, [r7, #4]
 8006048:	f7fc f820 	bl	800208c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	2202      	movs	r2, #2
 8006050:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	681b      	ldr	r3, [r3, #0]
 8006058:	681a      	ldr	r2, [r3, #0]
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	681b      	ldr	r3, [r3, #0]
 800605e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006062:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	685b      	ldr	r3, [r3, #4]
 8006068:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	689b      	ldr	r3, [r3, #8]
 8006070:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8006074:	431a      	orrs	r2, r3
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	68db      	ldr	r3, [r3, #12]
 800607a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800607e:	431a      	orrs	r2, r3
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	691b      	ldr	r3, [r3, #16]
 8006084:	f003 0302 	and.w	r3, r3, #2
 8006088:	431a      	orrs	r2, r3
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	695b      	ldr	r3, [r3, #20]
 800608e:	f003 0301 	and.w	r3, r3, #1
 8006092:	431a      	orrs	r2, r3
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	699b      	ldr	r3, [r3, #24]
 8006098:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800609c:	431a      	orrs	r2, r3
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	69db      	ldr	r3, [r3, #28]
 80060a2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80060a6:	431a      	orrs	r2, r3
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	6a1b      	ldr	r3, [r3, #32]
 80060ac:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80060b0:	ea42 0103 	orr.w	r1, r2, r3
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80060b8:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	681b      	ldr	r3, [r3, #0]
 80060c0:	430a      	orrs	r2, r1
 80060c2:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	699b      	ldr	r3, [r3, #24]
 80060c8:	0c1a      	lsrs	r2, r3, #16
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	681b      	ldr	r3, [r3, #0]
 80060ce:	f002 0204 	and.w	r2, r2, #4
 80060d2:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	681b      	ldr	r3, [r3, #0]
 80060d8:	69da      	ldr	r2, [r3, #28]
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	681b      	ldr	r3, [r3, #0]
 80060de:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80060e2:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	2200      	movs	r2, #0
 80060e8:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	2201      	movs	r2, #1
 80060ee:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 80060f2:	2300      	movs	r3, #0
}
 80060f4:	4618      	mov	r0, r3
 80060f6:	3708      	adds	r7, #8
 80060f8:	46bd      	mov	sp, r7
 80060fa:	bd80      	pop	{r7, pc}

080060fc <HAL_SPI_Transmit_DMA>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_DMA(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size)
{
 80060fc:	b580      	push	{r7, lr}
 80060fe:	b084      	sub	sp, #16
 8006100:	af00      	add	r7, sp, #0
 8006102:	60f8      	str	r0, [r7, #12]
 8006104:	60b9      	str	r1, [r7, #8]
 8006106:	4613      	mov	r3, r2
 8006108:	80fb      	strh	r3, [r7, #6]
  assert_param(IS_SPI_DMA_HANDLE(hspi->hdmatx));

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  if (hspi->State != HAL_SPI_STATE_READY)
 800610a:	68fb      	ldr	r3, [r7, #12]
 800610c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8006110:	b2db      	uxtb	r3, r3
 8006112:	2b01      	cmp	r3, #1
 8006114:	d001      	beq.n	800611a <HAL_SPI_Transmit_DMA+0x1e>
  {
    return HAL_BUSY;
 8006116:	2302      	movs	r3, #2
 8006118:	e097      	b.n	800624a <HAL_SPI_Transmit_DMA+0x14e>
  }

  if ((pData == NULL) || (Size == 0U))
 800611a:	68bb      	ldr	r3, [r7, #8]
 800611c:	2b00      	cmp	r3, #0
 800611e:	d002      	beq.n	8006126 <HAL_SPI_Transmit_DMA+0x2a>
 8006120:	88fb      	ldrh	r3, [r7, #6]
 8006122:	2b00      	cmp	r3, #0
 8006124:	d101      	bne.n	800612a <HAL_SPI_Transmit_DMA+0x2e>
  {
    return HAL_ERROR;
 8006126:	2301      	movs	r3, #1
 8006128:	e08f      	b.n	800624a <HAL_SPI_Transmit_DMA+0x14e>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800612a:	68fb      	ldr	r3, [r7, #12]
 800612c:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8006130:	2b01      	cmp	r3, #1
 8006132:	d101      	bne.n	8006138 <HAL_SPI_Transmit_DMA+0x3c>
 8006134:	2302      	movs	r3, #2
 8006136:	e088      	b.n	800624a <HAL_SPI_Transmit_DMA+0x14e>
 8006138:	68fb      	ldr	r3, [r7, #12]
 800613a:	2201      	movs	r2, #1
 800613c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8006140:	68fb      	ldr	r3, [r7, #12]
 8006142:	2203      	movs	r2, #3
 8006144:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006148:	68fb      	ldr	r3, [r7, #12]
 800614a:	2200      	movs	r2, #0
 800614c:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800614e:	68fb      	ldr	r3, [r7, #12]
 8006150:	68ba      	ldr	r2, [r7, #8]
 8006152:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8006154:	68fb      	ldr	r3, [r7, #12]
 8006156:	88fa      	ldrh	r2, [r7, #6]
 8006158:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 800615a:	68fb      	ldr	r3, [r7, #12]
 800615c:	88fa      	ldrh	r2, [r7, #6]
 800615e:	86da      	strh	r2, [r3, #54]	@ 0x36

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8006160:	68fb      	ldr	r3, [r7, #12]
 8006162:	2200      	movs	r2, #0
 8006164:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxISR       = NULL;
 8006166:	68fb      	ldr	r3, [r7, #12]
 8006168:	2200      	movs	r2, #0
 800616a:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 800616c:	68fb      	ldr	r3, [r7, #12]
 800616e:	2200      	movs	r2, #0
 8006170:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8006172:	68fb      	ldr	r3, [r7, #12]
 8006174:	2200      	movs	r2, #0
 8006176:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8006178:	68fb      	ldr	r3, [r7, #12]
 800617a:	2200      	movs	r2, #0
 800617c:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800617e:	68fb      	ldr	r3, [r7, #12]
 8006180:	689b      	ldr	r3, [r3, #8]
 8006182:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006186:	d10f      	bne.n	80061a8 <HAL_SPI_Transmit_DMA+0xac>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8006188:	68fb      	ldr	r3, [r7, #12]
 800618a:	681b      	ldr	r3, [r3, #0]
 800618c:	681a      	ldr	r2, [r3, #0]
 800618e:	68fb      	ldr	r3, [r7, #12]
 8006190:	681b      	ldr	r3, [r3, #0]
 8006192:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006196:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8006198:	68fb      	ldr	r3, [r7, #12]
 800619a:	681b      	ldr	r3, [r3, #0]
 800619c:	681a      	ldr	r2, [r3, #0]
 800619e:	68fb      	ldr	r3, [r7, #12]
 80061a0:	681b      	ldr	r3, [r3, #0]
 80061a2:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80061a6:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the SPI TxDMA Half transfer complete callback */
  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
 80061a8:	68fb      	ldr	r3, [r7, #12]
 80061aa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80061ac:	4a29      	ldr	r2, [pc, #164]	@ (8006254 <HAL_SPI_Transmit_DMA+0x158>)
 80061ae:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the SPI TxDMA transfer complete callback */
  hspi->hdmatx->XferCpltCallback = SPI_DMATransmitCplt;
 80061b0:	68fb      	ldr	r3, [r7, #12]
 80061b2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80061b4:	4a28      	ldr	r2, [pc, #160]	@ (8006258 <HAL_SPI_Transmit_DMA+0x15c>)
 80061b6:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set the DMA error callback */
  hspi->hdmatx->XferErrorCallback = SPI_DMAError;
 80061b8:	68fb      	ldr	r3, [r7, #12]
 80061ba:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80061bc:	4a27      	ldr	r2, [pc, #156]	@ (800625c <HAL_SPI_Transmit_DMA+0x160>)
 80061be:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Set the DMA AbortCpltCallback */
  hspi->hdmatx->XferAbortCallback = NULL;
 80061c0:	68fb      	ldr	r3, [r7, #12]
 80061c2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80061c4:	2200      	movs	r2, #0
 80061c6:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 80061c8:	68fb      	ldr	r3, [r7, #12]
 80061ca:	6c98      	ldr	r0, [r3, #72]	@ 0x48
 80061cc:	68fb      	ldr	r3, [r7, #12]
 80061ce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80061d0:	4619      	mov	r1, r3
 80061d2:	68fb      	ldr	r3, [r7, #12]
 80061d4:	681b      	ldr	r3, [r3, #0]
 80061d6:	330c      	adds	r3, #12
 80061d8:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 80061da:	68fb      	ldr	r3, [r7, #12]
 80061dc:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80061de:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 80061e0:	f7fd f868 	bl	80032b4 <HAL_DMA_Start_IT>
 80061e4:	4603      	mov	r3, r0
 80061e6:	2b00      	cmp	r3, #0
 80061e8:	d00b      	beq.n	8006202 <HAL_SPI_Transmit_DMA+0x106>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 80061ea:	68fb      	ldr	r3, [r7, #12]
 80061ec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80061ee:	f043 0210 	orr.w	r2, r3, #16
 80061f2:	68fb      	ldr	r3, [r7, #12]
 80061f4:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 80061f6:	68fb      	ldr	r3, [r7, #12]
 80061f8:	2200      	movs	r2, #0
 80061fa:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 80061fe:	2301      	movs	r3, #1
 8006200:	e023      	b.n	800624a <HAL_SPI_Transmit_DMA+0x14e>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006202:	68fb      	ldr	r3, [r7, #12]
 8006204:	681b      	ldr	r3, [r3, #0]
 8006206:	681b      	ldr	r3, [r3, #0]
 8006208:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800620c:	2b40      	cmp	r3, #64	@ 0x40
 800620e:	d007      	beq.n	8006220 <HAL_SPI_Transmit_DMA+0x124>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006210:	68fb      	ldr	r3, [r7, #12]
 8006212:	681b      	ldr	r3, [r3, #0]
 8006214:	681a      	ldr	r2, [r3, #0]
 8006216:	68fb      	ldr	r3, [r7, #12]
 8006218:	681b      	ldr	r3, [r3, #0]
 800621a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800621e:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8006220:	68fb      	ldr	r3, [r7, #12]
 8006222:	2200      	movs	r2, #0
 8006224:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 8006228:	68fb      	ldr	r3, [r7, #12]
 800622a:	681b      	ldr	r3, [r3, #0]
 800622c:	685a      	ldr	r2, [r3, #4]
 800622e:	68fb      	ldr	r3, [r7, #12]
 8006230:	681b      	ldr	r3, [r3, #0]
 8006232:	f042 0220 	orr.w	r2, r2, #32
 8006236:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8006238:	68fb      	ldr	r3, [r7, #12]
 800623a:	681b      	ldr	r3, [r3, #0]
 800623c:	685a      	ldr	r2, [r3, #4]
 800623e:	68fb      	ldr	r3, [r7, #12]
 8006240:	681b      	ldr	r3, [r3, #0]
 8006242:	f042 0202 	orr.w	r2, r2, #2
 8006246:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8006248:	2300      	movs	r3, #0
}
 800624a:	4618      	mov	r0, r3
 800624c:	3710      	adds	r7, #16
 800624e:	46bd      	mov	sp, r7
 8006250:	bd80      	pop	{r7, pc}
 8006252:	bf00      	nop
 8006254:	080064f7 	.word	0x080064f7
 8006258:	08006451 	.word	0x08006451
 800625c:	08006513 	.word	0x08006513

08006260 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8006260:	b580      	push	{r7, lr}
 8006262:	b088      	sub	sp, #32
 8006264:	af00      	add	r7, sp, #0
 8006266:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	681b      	ldr	r3, [r3, #0]
 800626c:	685b      	ldr	r3, [r3, #4]
 800626e:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	681b      	ldr	r3, [r3, #0]
 8006274:	689b      	ldr	r3, [r3, #8]
 8006276:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8006278:	69bb      	ldr	r3, [r7, #24]
 800627a:	099b      	lsrs	r3, r3, #6
 800627c:	f003 0301 	and.w	r3, r3, #1
 8006280:	2b00      	cmp	r3, #0
 8006282:	d10f      	bne.n	80062a4 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8006284:	69bb      	ldr	r3, [r7, #24]
 8006286:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800628a:	2b00      	cmp	r3, #0
 800628c:	d00a      	beq.n	80062a4 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800628e:	69fb      	ldr	r3, [r7, #28]
 8006290:	099b      	lsrs	r3, r3, #6
 8006292:	f003 0301 	and.w	r3, r3, #1
 8006296:	2b00      	cmp	r3, #0
 8006298:	d004      	beq.n	80062a4 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800629e:	6878      	ldr	r0, [r7, #4]
 80062a0:	4798      	blx	r3
    return;
 80062a2:	e0be      	b.n	8006422 <HAL_SPI_IRQHandler+0x1c2>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 80062a4:	69bb      	ldr	r3, [r7, #24]
 80062a6:	085b      	lsrs	r3, r3, #1
 80062a8:	f003 0301 	and.w	r3, r3, #1
 80062ac:	2b00      	cmp	r3, #0
 80062ae:	d00a      	beq.n	80062c6 <HAL_SPI_IRQHandler+0x66>
 80062b0:	69fb      	ldr	r3, [r7, #28]
 80062b2:	09db      	lsrs	r3, r3, #7
 80062b4:	f003 0301 	and.w	r3, r3, #1
 80062b8:	2b00      	cmp	r3, #0
 80062ba:	d004      	beq.n	80062c6 <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80062c0:	6878      	ldr	r0, [r7, #4]
 80062c2:	4798      	blx	r3
    return;
 80062c4:	e0ad      	b.n	8006422 <HAL_SPI_IRQHandler+0x1c2>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET))
 80062c6:	69bb      	ldr	r3, [r7, #24]
 80062c8:	095b      	lsrs	r3, r3, #5
 80062ca:	f003 0301 	and.w	r3, r3, #1
 80062ce:	2b00      	cmp	r3, #0
 80062d0:	d106      	bne.n	80062e0 <HAL_SPI_IRQHandler+0x80>
 80062d2:	69bb      	ldr	r3, [r7, #24]
 80062d4:	099b      	lsrs	r3, r3, #6
 80062d6:	f003 0301 	and.w	r3, r3, #1
 80062da:	2b00      	cmp	r3, #0
 80062dc:	f000 80a1 	beq.w	8006422 <HAL_SPI_IRQHandler+0x1c2>
      && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 80062e0:	69fb      	ldr	r3, [r7, #28]
 80062e2:	095b      	lsrs	r3, r3, #5
 80062e4:	f003 0301 	and.w	r3, r3, #1
 80062e8:	2b00      	cmp	r3, #0
 80062ea:	f000 809a 	beq.w	8006422 <HAL_SPI_IRQHandler+0x1c2>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 80062ee:	69bb      	ldr	r3, [r7, #24]
 80062f0:	099b      	lsrs	r3, r3, #6
 80062f2:	f003 0301 	and.w	r3, r3, #1
 80062f6:	2b00      	cmp	r3, #0
 80062f8:	d023      	beq.n	8006342 <HAL_SPI_IRQHandler+0xe2>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8006300:	b2db      	uxtb	r3, r3
 8006302:	2b03      	cmp	r3, #3
 8006304:	d011      	beq.n	800632a <HAL_SPI_IRQHandler+0xca>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800630a:	f043 0204 	orr.w	r2, r3, #4
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	655a      	str	r2, [r3, #84]	@ 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006312:	2300      	movs	r3, #0
 8006314:	617b      	str	r3, [r7, #20]
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	681b      	ldr	r3, [r3, #0]
 800631a:	68db      	ldr	r3, [r3, #12]
 800631c:	617b      	str	r3, [r7, #20]
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	681b      	ldr	r3, [r3, #0]
 8006322:	689b      	ldr	r3, [r3, #8]
 8006324:	617b      	str	r3, [r7, #20]
 8006326:	697b      	ldr	r3, [r7, #20]
 8006328:	e00b      	b.n	8006342 <HAL_SPI_IRQHandler+0xe2>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800632a:	2300      	movs	r3, #0
 800632c:	613b      	str	r3, [r7, #16]
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	681b      	ldr	r3, [r3, #0]
 8006332:	68db      	ldr	r3, [r3, #12]
 8006334:	613b      	str	r3, [r7, #16]
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	681b      	ldr	r3, [r3, #0]
 800633a:	689b      	ldr	r3, [r3, #8]
 800633c:	613b      	str	r3, [r7, #16]
 800633e:	693b      	ldr	r3, [r7, #16]
        return;
 8006340:	e06f      	b.n	8006422 <HAL_SPI_IRQHandler+0x1c2>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8006342:	69bb      	ldr	r3, [r7, #24]
 8006344:	095b      	lsrs	r3, r3, #5
 8006346:	f003 0301 	and.w	r3, r3, #1
 800634a:	2b00      	cmp	r3, #0
 800634c:	d014      	beq.n	8006378 <HAL_SPI_IRQHandler+0x118>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006352:	f043 0201 	orr.w	r2, r3, #1
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800635a:	2300      	movs	r3, #0
 800635c:	60fb      	str	r3, [r7, #12]
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	681b      	ldr	r3, [r3, #0]
 8006362:	689b      	ldr	r3, [r3, #8]
 8006364:	60fb      	str	r3, [r7, #12]
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	681b      	ldr	r3, [r3, #0]
 800636a:	681a      	ldr	r2, [r3, #0]
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	681b      	ldr	r3, [r3, #0]
 8006370:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006374:	601a      	str	r2, [r3, #0]
 8006376:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800637c:	2b00      	cmp	r3, #0
 800637e:	d04f      	beq.n	8006420 <HAL_SPI_IRQHandler+0x1c0>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	681b      	ldr	r3, [r3, #0]
 8006384:	685a      	ldr	r2, [r3, #4]
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	681b      	ldr	r3, [r3, #0]
 800638a:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800638e:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	2201      	movs	r2, #1
 8006394:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8006398:	69fb      	ldr	r3, [r7, #28]
 800639a:	f003 0302 	and.w	r3, r3, #2
 800639e:	2b00      	cmp	r3, #0
 80063a0:	d104      	bne.n	80063ac <HAL_SPI_IRQHandler+0x14c>
 80063a2:	69fb      	ldr	r3, [r7, #28]
 80063a4:	f003 0301 	and.w	r3, r3, #1
 80063a8:	2b00      	cmp	r3, #0
 80063aa:	d034      	beq.n	8006416 <HAL_SPI_IRQHandler+0x1b6>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	681b      	ldr	r3, [r3, #0]
 80063b0:	685a      	ldr	r2, [r3, #4]
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	681b      	ldr	r3, [r3, #0]
 80063b6:	f022 0203 	bic.w	r2, r2, #3
 80063ba:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80063c0:	2b00      	cmp	r3, #0
 80063c2:	d011      	beq.n	80063e8 <HAL_SPI_IRQHandler+0x188>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80063c8:	4a17      	ldr	r2, [pc, #92]	@ (8006428 <HAL_SPI_IRQHandler+0x1c8>)
 80063ca:	635a      	str	r2, [r3, #52]	@ 0x34
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80063d0:	4618      	mov	r0, r3
 80063d2:	f7fc ffcf 	bl	8003374 <HAL_DMA_Abort_IT>
 80063d6:	4603      	mov	r3, r0
 80063d8:	2b00      	cmp	r3, #0
 80063da:	d005      	beq.n	80063e8 <HAL_SPI_IRQHandler+0x188>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80063e0:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	655a      	str	r2, [r3, #84]	@ 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80063ec:	2b00      	cmp	r3, #0
 80063ee:	d016      	beq.n	800641e <HAL_SPI_IRQHandler+0x1be>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80063f4:	4a0c      	ldr	r2, [pc, #48]	@ (8006428 <HAL_SPI_IRQHandler+0x1c8>)
 80063f6:	635a      	str	r2, [r3, #52]	@ 0x34
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80063fc:	4618      	mov	r0, r3
 80063fe:	f7fc ffb9 	bl	8003374 <HAL_DMA_Abort_IT>
 8006402:	4603      	mov	r3, r0
 8006404:	2b00      	cmp	r3, #0
 8006406:	d00a      	beq.n	800641e <HAL_SPI_IRQHandler+0x1be>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800640c:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	655a      	str	r2, [r3, #84]	@ 0x54
        if (hspi->hdmatx != NULL)
 8006414:	e003      	b.n	800641e <HAL_SPI_IRQHandler+0x1be>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8006416:	6878      	ldr	r0, [r7, #4]
 8006418:	f000 f811 	bl	800643e <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 800641c:	e000      	b.n	8006420 <HAL_SPI_IRQHandler+0x1c0>
        if (hspi->hdmatx != NULL)
 800641e:	bf00      	nop
    return;
 8006420:	bf00      	nop
  }
}
 8006422:	3720      	adds	r7, #32
 8006424:	46bd      	mov	sp, r7
 8006426:	bd80      	pop	{r7, pc}
 8006428:	08006553 	.word	0x08006553

0800642c <HAL_SPI_TxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 800642c:	b480      	push	{r7}
 800642e:	b083      	sub	sp, #12
 8006430:	af00      	add	r7, sp, #0
 8006432:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxHalfCpltCallback should be implemented in the user file
   */
}
 8006434:	bf00      	nop
 8006436:	370c      	adds	r7, #12
 8006438:	46bd      	mov	sp, r7
 800643a:	bc80      	pop	{r7}
 800643c:	4770      	bx	lr

0800643e <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 800643e:	b480      	push	{r7}
 8006440:	b083      	sub	sp, #12
 8006442:	af00      	add	r7, sp, #0
 8006444:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8006446:	bf00      	nop
 8006448:	370c      	adds	r7, #12
 800644a:	46bd      	mov	sp, r7
 800644c:	bc80      	pop	{r7}
 800644e:	4770      	bx	lr

08006450 <SPI_DMATransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8006450:	b580      	push	{r7, lr}
 8006452:	b086      	sub	sp, #24
 8006454:	af00      	add	r7, sp, #0
 8006456:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800645c:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800645e:	f7fc f909 	bl	8002674 <HAL_GetTick>
 8006462:	6138      	str	r0, [r7, #16]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	681b      	ldr	r3, [r3, #0]
 8006468:	681b      	ldr	r3, [r3, #0]
 800646a:	f003 0320 	and.w	r3, r3, #32
 800646e:	2b20      	cmp	r3, #32
 8006470:	d03b      	beq.n	80064ea <SPI_DMATransmitCplt+0x9a>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8006472:	697b      	ldr	r3, [r7, #20]
 8006474:	681b      	ldr	r3, [r3, #0]
 8006476:	685a      	ldr	r2, [r3, #4]
 8006478:	697b      	ldr	r3, [r7, #20]
 800647a:	681b      	ldr	r3, [r3, #0]
 800647c:	f022 0220 	bic.w	r2, r2, #32
 8006480:	605a      	str	r2, [r3, #4]

    /* Disable Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8006482:	697b      	ldr	r3, [r7, #20]
 8006484:	681b      	ldr	r3, [r3, #0]
 8006486:	685a      	ldr	r2, [r3, #4]
 8006488:	697b      	ldr	r3, [r7, #20]
 800648a:	681b      	ldr	r3, [r3, #0]
 800648c:	f022 0202 	bic.w	r2, r2, #2
 8006490:	605a      	str	r2, [r3, #4]

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8006492:	693a      	ldr	r2, [r7, #16]
 8006494:	2164      	movs	r1, #100	@ 0x64
 8006496:	6978      	ldr	r0, [r7, #20]
 8006498:	f000 f8f8 	bl	800668c <SPI_EndRxTxTransaction>
 800649c:	4603      	mov	r3, r0
 800649e:	2b00      	cmp	r3, #0
 80064a0:	d005      	beq.n	80064ae <SPI_DMATransmitCplt+0x5e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80064a2:	697b      	ldr	r3, [r7, #20]
 80064a4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80064a6:	f043 0220 	orr.w	r2, r3, #32
 80064aa:	697b      	ldr	r3, [r7, #20]
 80064ac:	655a      	str	r2, [r3, #84]	@ 0x54
    }

    /* Clear overrun flag in 2 Lines communication mode because received data is not read */
    if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80064ae:	697b      	ldr	r3, [r7, #20]
 80064b0:	689b      	ldr	r3, [r3, #8]
 80064b2:	2b00      	cmp	r3, #0
 80064b4:	d10a      	bne.n	80064cc <SPI_DMATransmitCplt+0x7c>
    {
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80064b6:	2300      	movs	r3, #0
 80064b8:	60fb      	str	r3, [r7, #12]
 80064ba:	697b      	ldr	r3, [r7, #20]
 80064bc:	681b      	ldr	r3, [r3, #0]
 80064be:	68db      	ldr	r3, [r3, #12]
 80064c0:	60fb      	str	r3, [r7, #12]
 80064c2:	697b      	ldr	r3, [r7, #20]
 80064c4:	681b      	ldr	r3, [r3, #0]
 80064c6:	689b      	ldr	r3, [r3, #8]
 80064c8:	60fb      	str	r3, [r7, #12]
 80064ca:	68fb      	ldr	r3, [r7, #12]
    }

    hspi->TxXferCount = 0U;
 80064cc:	697b      	ldr	r3, [r7, #20]
 80064ce:	2200      	movs	r2, #0
 80064d0:	86da      	strh	r2, [r3, #54]	@ 0x36
    hspi->State = HAL_SPI_STATE_READY;
 80064d2:	697b      	ldr	r3, [r7, #20]
 80064d4:	2201      	movs	r2, #1
 80064d6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80064da:	697b      	ldr	r3, [r7, #20]
 80064dc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80064de:	2b00      	cmp	r3, #0
 80064e0:	d003      	beq.n	80064ea <SPI_DMATransmitCplt+0x9a>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 80064e2:	6978      	ldr	r0, [r7, #20]
 80064e4:	f7ff ffab 	bl	800643e <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 80064e8:	e002      	b.n	80064f0 <SPI_DMATransmitCplt+0xa0>
  }
  /* Call user Tx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxCpltCallback(hspi);
#else
  HAL_SPI_TxCpltCallback(hspi);
 80064ea:	6978      	ldr	r0, [r7, #20]
 80064ec:	f7fb f8e2 	bl	80016b4 <HAL_SPI_TxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80064f0:	3718      	adds	r7, #24
 80064f2:	46bd      	mov	sp, r7
 80064f4:	bd80      	pop	{r7, pc}

080064f6 <SPI_DMAHalfTransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitCplt(DMA_HandleTypeDef *hdma)
{
 80064f6:	b580      	push	{r7, lr}
 80064f8:	b084      	sub	sp, #16
 80064fa:	af00      	add	r7, sp, #0
 80064fc:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006502:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxHalfCpltCallback(hspi);
 8006504:	68f8      	ldr	r0, [r7, #12]
 8006506:	f7ff ff91 	bl	800642c <HAL_SPI_TxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800650a:	bf00      	nop
 800650c:	3710      	adds	r7, #16
 800650e:	46bd      	mov	sp, r7
 8006510:	bd80      	pop	{r7, pc}

08006512 <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 8006512:	b580      	push	{r7, lr}
 8006514:	b084      	sub	sp, #16
 8006516:	af00      	add	r7, sp, #0
 8006518:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800651e:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8006520:	68fb      	ldr	r3, [r7, #12]
 8006522:	681b      	ldr	r3, [r3, #0]
 8006524:	685a      	ldr	r2, [r3, #4]
 8006526:	68fb      	ldr	r3, [r7, #12]
 8006528:	681b      	ldr	r3, [r3, #0]
 800652a:	f022 0203 	bic.w	r2, r2, #3
 800652e:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8006530:	68fb      	ldr	r3, [r7, #12]
 8006532:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006534:	f043 0210 	orr.w	r2, r3, #16
 8006538:	68fb      	ldr	r3, [r7, #12]
 800653a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State = HAL_SPI_STATE_READY;
 800653c:	68fb      	ldr	r3, [r7, #12]
 800653e:	2201      	movs	r2, #1
 8006540:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8006544:	68f8      	ldr	r0, [r7, #12]
 8006546:	f7ff ff7a 	bl	800643e <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800654a:	bf00      	nop
 800654c:	3710      	adds	r7, #16
 800654e:	46bd      	mov	sp, r7
 8006550:	bd80      	pop	{r7, pc}

08006552 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006552:	b580      	push	{r7, lr}
 8006554:	b084      	sub	sp, #16
 8006556:	af00      	add	r7, sp, #0
 8006558:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800655e:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8006560:	68fb      	ldr	r3, [r7, #12]
 8006562:	2200      	movs	r2, #0
 8006564:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferCount = 0U;
 8006566:	68fb      	ldr	r3, [r7, #12]
 8006568:	2200      	movs	r2, #0
 800656a:	86da      	strh	r2, [r3, #54]	@ 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800656c:	68f8      	ldr	r0, [r7, #12]
 800656e:	f7ff ff66 	bl	800643e <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8006572:	bf00      	nop
 8006574:	3710      	adds	r7, #16
 8006576:	46bd      	mov	sp, r7
 8006578:	bd80      	pop	{r7, pc}
	...

0800657c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800657c:	b580      	push	{r7, lr}
 800657e:	b088      	sub	sp, #32
 8006580:	af00      	add	r7, sp, #0
 8006582:	60f8      	str	r0, [r7, #12]
 8006584:	60b9      	str	r1, [r7, #8]
 8006586:	603b      	str	r3, [r7, #0]
 8006588:	4613      	mov	r3, r2
 800658a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800658c:	f7fc f872 	bl	8002674 <HAL_GetTick>
 8006590:	4602      	mov	r2, r0
 8006592:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006594:	1a9b      	subs	r3, r3, r2
 8006596:	683a      	ldr	r2, [r7, #0]
 8006598:	4413      	add	r3, r2
 800659a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800659c:	f7fc f86a 	bl	8002674 <HAL_GetTick>
 80065a0:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80065a2:	4b39      	ldr	r3, [pc, #228]	@ (8006688 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80065a4:	681b      	ldr	r3, [r3, #0]
 80065a6:	015b      	lsls	r3, r3, #5
 80065a8:	0d1b      	lsrs	r3, r3, #20
 80065aa:	69fa      	ldr	r2, [r7, #28]
 80065ac:	fb02 f303 	mul.w	r3, r2, r3
 80065b0:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80065b2:	e054      	b.n	800665e <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80065b4:	683b      	ldr	r3, [r7, #0]
 80065b6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80065ba:	d050      	beq.n	800665e <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80065bc:	f7fc f85a 	bl	8002674 <HAL_GetTick>
 80065c0:	4602      	mov	r2, r0
 80065c2:	69bb      	ldr	r3, [r7, #24]
 80065c4:	1ad3      	subs	r3, r2, r3
 80065c6:	69fa      	ldr	r2, [r7, #28]
 80065c8:	429a      	cmp	r2, r3
 80065ca:	d902      	bls.n	80065d2 <SPI_WaitFlagStateUntilTimeout+0x56>
 80065cc:	69fb      	ldr	r3, [r7, #28]
 80065ce:	2b00      	cmp	r3, #0
 80065d0:	d13d      	bne.n	800664e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80065d2:	68fb      	ldr	r3, [r7, #12]
 80065d4:	681b      	ldr	r3, [r3, #0]
 80065d6:	685a      	ldr	r2, [r3, #4]
 80065d8:	68fb      	ldr	r3, [r7, #12]
 80065da:	681b      	ldr	r3, [r3, #0]
 80065dc:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80065e0:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80065e2:	68fb      	ldr	r3, [r7, #12]
 80065e4:	685b      	ldr	r3, [r3, #4]
 80065e6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80065ea:	d111      	bne.n	8006610 <SPI_WaitFlagStateUntilTimeout+0x94>
 80065ec:	68fb      	ldr	r3, [r7, #12]
 80065ee:	689b      	ldr	r3, [r3, #8]
 80065f0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80065f4:	d004      	beq.n	8006600 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80065f6:	68fb      	ldr	r3, [r7, #12]
 80065f8:	689b      	ldr	r3, [r3, #8]
 80065fa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80065fe:	d107      	bne.n	8006610 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006600:	68fb      	ldr	r3, [r7, #12]
 8006602:	681b      	ldr	r3, [r3, #0]
 8006604:	681a      	ldr	r2, [r3, #0]
 8006606:	68fb      	ldr	r3, [r7, #12]
 8006608:	681b      	ldr	r3, [r3, #0]
 800660a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800660e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006610:	68fb      	ldr	r3, [r7, #12]
 8006612:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006614:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006618:	d10f      	bne.n	800663a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800661a:	68fb      	ldr	r3, [r7, #12]
 800661c:	681b      	ldr	r3, [r3, #0]
 800661e:	681a      	ldr	r2, [r3, #0]
 8006620:	68fb      	ldr	r3, [r7, #12]
 8006622:	681b      	ldr	r3, [r3, #0]
 8006624:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006628:	601a      	str	r2, [r3, #0]
 800662a:	68fb      	ldr	r3, [r7, #12]
 800662c:	681b      	ldr	r3, [r3, #0]
 800662e:	681a      	ldr	r2, [r3, #0]
 8006630:	68fb      	ldr	r3, [r7, #12]
 8006632:	681b      	ldr	r3, [r3, #0]
 8006634:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006638:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800663a:	68fb      	ldr	r3, [r7, #12]
 800663c:	2201      	movs	r2, #1
 800663e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006642:	68fb      	ldr	r3, [r7, #12]
 8006644:	2200      	movs	r2, #0
 8006646:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 800664a:	2303      	movs	r3, #3
 800664c:	e017      	b.n	800667e <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800664e:	697b      	ldr	r3, [r7, #20]
 8006650:	2b00      	cmp	r3, #0
 8006652:	d101      	bne.n	8006658 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8006654:	2300      	movs	r3, #0
 8006656:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8006658:	697b      	ldr	r3, [r7, #20]
 800665a:	3b01      	subs	r3, #1
 800665c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800665e:	68fb      	ldr	r3, [r7, #12]
 8006660:	681b      	ldr	r3, [r3, #0]
 8006662:	689a      	ldr	r2, [r3, #8]
 8006664:	68bb      	ldr	r3, [r7, #8]
 8006666:	4013      	ands	r3, r2
 8006668:	68ba      	ldr	r2, [r7, #8]
 800666a:	429a      	cmp	r2, r3
 800666c:	bf0c      	ite	eq
 800666e:	2301      	moveq	r3, #1
 8006670:	2300      	movne	r3, #0
 8006672:	b2db      	uxtb	r3, r3
 8006674:	461a      	mov	r2, r3
 8006676:	79fb      	ldrb	r3, [r7, #7]
 8006678:	429a      	cmp	r2, r3
 800667a:	d19b      	bne.n	80065b4 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800667c:	2300      	movs	r3, #0
}
 800667e:	4618      	mov	r0, r3
 8006680:	3720      	adds	r7, #32
 8006682:	46bd      	mov	sp, r7
 8006684:	bd80      	pop	{r7, pc}
 8006686:	bf00      	nop
 8006688:	20000004 	.word	0x20000004

0800668c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800668c:	b580      	push	{r7, lr}
 800668e:	b086      	sub	sp, #24
 8006690:	af02      	add	r7, sp, #8
 8006692:	60f8      	str	r0, [r7, #12]
 8006694:	60b9      	str	r1, [r7, #8]
 8006696:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	9300      	str	r3, [sp, #0]
 800669c:	68bb      	ldr	r3, [r7, #8]
 800669e:	2201      	movs	r2, #1
 80066a0:	2102      	movs	r1, #2
 80066a2:	68f8      	ldr	r0, [r7, #12]
 80066a4:	f7ff ff6a 	bl	800657c <SPI_WaitFlagStateUntilTimeout>
 80066a8:	4603      	mov	r3, r0
 80066aa:	2b00      	cmp	r3, #0
 80066ac:	d007      	beq.n	80066be <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80066ae:	68fb      	ldr	r3, [r7, #12]
 80066b0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80066b2:	f043 0220 	orr.w	r2, r3, #32
 80066b6:	68fb      	ldr	r3, [r7, #12]
 80066b8:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 80066ba:	2303      	movs	r3, #3
 80066bc:	e013      	b.n	80066e6 <SPI_EndRxTxTransaction+0x5a>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	9300      	str	r3, [sp, #0]
 80066c2:	68bb      	ldr	r3, [r7, #8]
 80066c4:	2200      	movs	r2, #0
 80066c6:	2180      	movs	r1, #128	@ 0x80
 80066c8:	68f8      	ldr	r0, [r7, #12]
 80066ca:	f7ff ff57 	bl	800657c <SPI_WaitFlagStateUntilTimeout>
 80066ce:	4603      	mov	r3, r0
 80066d0:	2b00      	cmp	r3, #0
 80066d2:	d007      	beq.n	80066e4 <SPI_EndRxTxTransaction+0x58>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80066d4:	68fb      	ldr	r3, [r7, #12]
 80066d6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80066d8:	f043 0220 	orr.w	r2, r3, #32
 80066dc:	68fb      	ldr	r3, [r7, #12]
 80066de:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 80066e0:	2303      	movs	r3, #3
 80066e2:	e000      	b.n	80066e6 <SPI_EndRxTxTransaction+0x5a>
  }
  return HAL_OK;
 80066e4:	2300      	movs	r3, #0
}
 80066e6:	4618      	mov	r0, r3
 80066e8:	3710      	adds	r7, #16
 80066ea:	46bd      	mov	sp, r7
 80066ec:	bd80      	pop	{r7, pc}

080066ee <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80066ee:	b580      	push	{r7, lr}
 80066f0:	b082      	sub	sp, #8
 80066f2:	af00      	add	r7, sp, #0
 80066f4:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	2b00      	cmp	r3, #0
 80066fa:	d101      	bne.n	8006700 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80066fc:	2301      	movs	r3, #1
 80066fe:	e041      	b.n	8006784 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006706:	b2db      	uxtb	r3, r3
 8006708:	2b00      	cmp	r3, #0
 800670a:	d106      	bne.n	800671a <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	2200      	movs	r2, #0
 8006710:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006714:	6878      	ldr	r0, [r7, #4]
 8006716:	f7fb fd63 	bl	80021e0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	2202      	movs	r2, #2
 800671e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	681a      	ldr	r2, [r3, #0]
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	3304      	adds	r3, #4
 800672a:	4619      	mov	r1, r3
 800672c:	4610      	mov	r0, r2
 800672e:	f000 fb91 	bl	8006e54 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	2201      	movs	r2, #1
 8006736:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	2201      	movs	r2, #1
 800673e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	2201      	movs	r2, #1
 8006746:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	2201      	movs	r2, #1
 800674e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	2201      	movs	r2, #1
 8006756:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	2201      	movs	r2, #1
 800675e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	2201      	movs	r2, #1
 8006766:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	2201      	movs	r2, #1
 800676e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	2201      	movs	r2, #1
 8006776:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	2201      	movs	r2, #1
 800677e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006782:	2300      	movs	r3, #0
}
 8006784:	4618      	mov	r0, r3
 8006786:	3708      	adds	r7, #8
 8006788:	46bd      	mov	sp, r7
 800678a:	bd80      	pop	{r7, pc}

0800678c <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 800678c:	b480      	push	{r7}
 800678e:	b083      	sub	sp, #12
 8006790:	af00      	add	r7, sp, #0
 8006792:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	681b      	ldr	r3, [r3, #0]
 8006798:	6a1a      	ldr	r2, [r3, #32]
 800679a:	f241 1311 	movw	r3, #4369	@ 0x1111
 800679e:	4013      	ands	r3, r2
 80067a0:	2b00      	cmp	r3, #0
 80067a2:	d10f      	bne.n	80067c4 <HAL_TIM_Base_Stop+0x38>
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	681b      	ldr	r3, [r3, #0]
 80067a8:	6a1a      	ldr	r2, [r3, #32]
 80067aa:	f240 4344 	movw	r3, #1092	@ 0x444
 80067ae:	4013      	ands	r3, r2
 80067b0:	2b00      	cmp	r3, #0
 80067b2:	d107      	bne.n	80067c4 <HAL_TIM_Base_Stop+0x38>
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	681b      	ldr	r3, [r3, #0]
 80067b8:	681a      	ldr	r2, [r3, #0]
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	681b      	ldr	r3, [r3, #0]
 80067be:	f022 0201 	bic.w	r2, r2, #1
 80067c2:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	2201      	movs	r2, #1
 80067c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 80067cc:	2300      	movs	r3, #0
}
 80067ce:	4618      	mov	r0, r3
 80067d0:	370c      	adds	r7, #12
 80067d2:	46bd      	mov	sp, r7
 80067d4:	bc80      	pop	{r7}
 80067d6:	4770      	bx	lr

080067d8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80067d8:	b480      	push	{r7}
 80067da:	b085      	sub	sp, #20
 80067dc:	af00      	add	r7, sp, #0
 80067de:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80067e6:	b2db      	uxtb	r3, r3
 80067e8:	2b01      	cmp	r3, #1
 80067ea:	d001      	beq.n	80067f0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80067ec:	2301      	movs	r3, #1
 80067ee:	e03a      	b.n	8006866 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	2202      	movs	r2, #2
 80067f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	681b      	ldr	r3, [r3, #0]
 80067fc:	68da      	ldr	r2, [r3, #12]
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	681b      	ldr	r3, [r3, #0]
 8006802:	f042 0201 	orr.w	r2, r2, #1
 8006806:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	681b      	ldr	r3, [r3, #0]
 800680c:	4a18      	ldr	r2, [pc, #96]	@ (8006870 <HAL_TIM_Base_Start_IT+0x98>)
 800680e:	4293      	cmp	r3, r2
 8006810:	d00e      	beq.n	8006830 <HAL_TIM_Base_Start_IT+0x58>
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	681b      	ldr	r3, [r3, #0]
 8006816:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800681a:	d009      	beq.n	8006830 <HAL_TIM_Base_Start_IT+0x58>
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	681b      	ldr	r3, [r3, #0]
 8006820:	4a14      	ldr	r2, [pc, #80]	@ (8006874 <HAL_TIM_Base_Start_IT+0x9c>)
 8006822:	4293      	cmp	r3, r2
 8006824:	d004      	beq.n	8006830 <HAL_TIM_Base_Start_IT+0x58>
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	681b      	ldr	r3, [r3, #0]
 800682a:	4a13      	ldr	r2, [pc, #76]	@ (8006878 <HAL_TIM_Base_Start_IT+0xa0>)
 800682c:	4293      	cmp	r3, r2
 800682e:	d111      	bne.n	8006854 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	681b      	ldr	r3, [r3, #0]
 8006834:	689b      	ldr	r3, [r3, #8]
 8006836:	f003 0307 	and.w	r3, r3, #7
 800683a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800683c:	68fb      	ldr	r3, [r7, #12]
 800683e:	2b06      	cmp	r3, #6
 8006840:	d010      	beq.n	8006864 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	681b      	ldr	r3, [r3, #0]
 8006846:	681a      	ldr	r2, [r3, #0]
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	681b      	ldr	r3, [r3, #0]
 800684c:	f042 0201 	orr.w	r2, r2, #1
 8006850:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006852:	e007      	b.n	8006864 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	681b      	ldr	r3, [r3, #0]
 8006858:	681a      	ldr	r2, [r3, #0]
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	681b      	ldr	r3, [r3, #0]
 800685e:	f042 0201 	orr.w	r2, r2, #1
 8006862:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006864:	2300      	movs	r3, #0
}
 8006866:	4618      	mov	r0, r3
 8006868:	3714      	adds	r7, #20
 800686a:	46bd      	mov	sp, r7
 800686c:	bc80      	pop	{r7}
 800686e:	4770      	bx	lr
 8006870:	40012c00 	.word	0x40012c00
 8006874:	40000400 	.word	0x40000400
 8006878:	40000800 	.word	0x40000800

0800687c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800687c:	b580      	push	{r7, lr}
 800687e:	b082      	sub	sp, #8
 8006880:	af00      	add	r7, sp, #0
 8006882:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	2b00      	cmp	r3, #0
 8006888:	d101      	bne.n	800688e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800688a:	2301      	movs	r3, #1
 800688c:	e041      	b.n	8006912 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006894:	b2db      	uxtb	r3, r3
 8006896:	2b00      	cmp	r3, #0
 8006898:	d106      	bne.n	80068a8 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	2200      	movs	r2, #0
 800689e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80068a2:	6878      	ldr	r0, [r7, #4]
 80068a4:	f000 f839 	bl	800691a <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	2202      	movs	r2, #2
 80068ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	681a      	ldr	r2, [r3, #0]
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	3304      	adds	r3, #4
 80068b8:	4619      	mov	r1, r3
 80068ba:	4610      	mov	r0, r2
 80068bc:	f000 faca 	bl	8006e54 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	2201      	movs	r2, #1
 80068c4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	2201      	movs	r2, #1
 80068cc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	2201      	movs	r2, #1
 80068d4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	2201      	movs	r2, #1
 80068dc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	2201      	movs	r2, #1
 80068e4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	2201      	movs	r2, #1
 80068ec:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	2201      	movs	r2, #1
 80068f4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	2201      	movs	r2, #1
 80068fc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	2201      	movs	r2, #1
 8006904:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	2201      	movs	r2, #1
 800690c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006910:	2300      	movs	r3, #0
}
 8006912:	4618      	mov	r0, r3
 8006914:	3708      	adds	r7, #8
 8006916:	46bd      	mov	sp, r7
 8006918:	bd80      	pop	{r7, pc}

0800691a <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800691a:	b480      	push	{r7}
 800691c:	b083      	sub	sp, #12
 800691e:	af00      	add	r7, sp, #0
 8006920:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8006922:	bf00      	nop
 8006924:	370c      	adds	r7, #12
 8006926:	46bd      	mov	sp, r7
 8006928:	bc80      	pop	{r7}
 800692a:	4770      	bx	lr

0800692c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800692c:	b580      	push	{r7, lr}
 800692e:	b084      	sub	sp, #16
 8006930:	af00      	add	r7, sp, #0
 8006932:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	681b      	ldr	r3, [r3, #0]
 8006938:	68db      	ldr	r3, [r3, #12]
 800693a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	681b      	ldr	r3, [r3, #0]
 8006940:	691b      	ldr	r3, [r3, #16]
 8006942:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8006944:	68bb      	ldr	r3, [r7, #8]
 8006946:	f003 0302 	and.w	r3, r3, #2
 800694a:	2b00      	cmp	r3, #0
 800694c:	d020      	beq.n	8006990 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800694e:	68fb      	ldr	r3, [r7, #12]
 8006950:	f003 0302 	and.w	r3, r3, #2
 8006954:	2b00      	cmp	r3, #0
 8006956:	d01b      	beq.n	8006990 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	681b      	ldr	r3, [r3, #0]
 800695c:	f06f 0202 	mvn.w	r2, #2
 8006960:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	2201      	movs	r2, #1
 8006966:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	681b      	ldr	r3, [r3, #0]
 800696c:	699b      	ldr	r3, [r3, #24]
 800696e:	f003 0303 	and.w	r3, r3, #3
 8006972:	2b00      	cmp	r3, #0
 8006974:	d003      	beq.n	800697e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006976:	6878      	ldr	r0, [r7, #4]
 8006978:	f7fa fc74 	bl	8001264 <HAL_TIM_IC_CaptureCallback>
 800697c:	e005      	b.n	800698a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800697e:	6878      	ldr	r0, [r7, #4]
 8006980:	f000 fa4d 	bl	8006e1e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006984:	6878      	ldr	r0, [r7, #4]
 8006986:	f000 fa53 	bl	8006e30 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	2200      	movs	r2, #0
 800698e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8006990:	68bb      	ldr	r3, [r7, #8]
 8006992:	f003 0304 	and.w	r3, r3, #4
 8006996:	2b00      	cmp	r3, #0
 8006998:	d020      	beq.n	80069dc <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800699a:	68fb      	ldr	r3, [r7, #12]
 800699c:	f003 0304 	and.w	r3, r3, #4
 80069a0:	2b00      	cmp	r3, #0
 80069a2:	d01b      	beq.n	80069dc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	681b      	ldr	r3, [r3, #0]
 80069a8:	f06f 0204 	mvn.w	r2, #4
 80069ac:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	2202      	movs	r2, #2
 80069b2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	681b      	ldr	r3, [r3, #0]
 80069b8:	699b      	ldr	r3, [r3, #24]
 80069ba:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80069be:	2b00      	cmp	r3, #0
 80069c0:	d003      	beq.n	80069ca <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80069c2:	6878      	ldr	r0, [r7, #4]
 80069c4:	f7fa fc4e 	bl	8001264 <HAL_TIM_IC_CaptureCallback>
 80069c8:	e005      	b.n	80069d6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80069ca:	6878      	ldr	r0, [r7, #4]
 80069cc:	f000 fa27 	bl	8006e1e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80069d0:	6878      	ldr	r0, [r7, #4]
 80069d2:	f000 fa2d 	bl	8006e30 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	2200      	movs	r2, #0
 80069da:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80069dc:	68bb      	ldr	r3, [r7, #8]
 80069de:	f003 0308 	and.w	r3, r3, #8
 80069e2:	2b00      	cmp	r3, #0
 80069e4:	d020      	beq.n	8006a28 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80069e6:	68fb      	ldr	r3, [r7, #12]
 80069e8:	f003 0308 	and.w	r3, r3, #8
 80069ec:	2b00      	cmp	r3, #0
 80069ee:	d01b      	beq.n	8006a28 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	681b      	ldr	r3, [r3, #0]
 80069f4:	f06f 0208 	mvn.w	r2, #8
 80069f8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	2204      	movs	r2, #4
 80069fe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	681b      	ldr	r3, [r3, #0]
 8006a04:	69db      	ldr	r3, [r3, #28]
 8006a06:	f003 0303 	and.w	r3, r3, #3
 8006a0a:	2b00      	cmp	r3, #0
 8006a0c:	d003      	beq.n	8006a16 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006a0e:	6878      	ldr	r0, [r7, #4]
 8006a10:	f7fa fc28 	bl	8001264 <HAL_TIM_IC_CaptureCallback>
 8006a14:	e005      	b.n	8006a22 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006a16:	6878      	ldr	r0, [r7, #4]
 8006a18:	f000 fa01 	bl	8006e1e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006a1c:	6878      	ldr	r0, [r7, #4]
 8006a1e:	f000 fa07 	bl	8006e30 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	2200      	movs	r2, #0
 8006a26:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8006a28:	68bb      	ldr	r3, [r7, #8]
 8006a2a:	f003 0310 	and.w	r3, r3, #16
 8006a2e:	2b00      	cmp	r3, #0
 8006a30:	d020      	beq.n	8006a74 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8006a32:	68fb      	ldr	r3, [r7, #12]
 8006a34:	f003 0310 	and.w	r3, r3, #16
 8006a38:	2b00      	cmp	r3, #0
 8006a3a:	d01b      	beq.n	8006a74 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	681b      	ldr	r3, [r3, #0]
 8006a40:	f06f 0210 	mvn.w	r2, #16
 8006a44:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	2208      	movs	r2, #8
 8006a4a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	681b      	ldr	r3, [r3, #0]
 8006a50:	69db      	ldr	r3, [r3, #28]
 8006a52:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006a56:	2b00      	cmp	r3, #0
 8006a58:	d003      	beq.n	8006a62 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006a5a:	6878      	ldr	r0, [r7, #4]
 8006a5c:	f7fa fc02 	bl	8001264 <HAL_TIM_IC_CaptureCallback>
 8006a60:	e005      	b.n	8006a6e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006a62:	6878      	ldr	r0, [r7, #4]
 8006a64:	f000 f9db 	bl	8006e1e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006a68:	6878      	ldr	r0, [r7, #4]
 8006a6a:	f000 f9e1 	bl	8006e30 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	2200      	movs	r2, #0
 8006a72:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8006a74:	68bb      	ldr	r3, [r7, #8]
 8006a76:	f003 0301 	and.w	r3, r3, #1
 8006a7a:	2b00      	cmp	r3, #0
 8006a7c:	d00c      	beq.n	8006a98 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8006a7e:	68fb      	ldr	r3, [r7, #12]
 8006a80:	f003 0301 	and.w	r3, r3, #1
 8006a84:	2b00      	cmp	r3, #0
 8006a86:	d007      	beq.n	8006a98 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	681b      	ldr	r3, [r3, #0]
 8006a8c:	f06f 0201 	mvn.w	r2, #1
 8006a90:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006a92:	6878      	ldr	r0, [r7, #4]
 8006a94:	f7fa fca2 	bl	80013dc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8006a98:	68bb      	ldr	r3, [r7, #8]
 8006a9a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006a9e:	2b00      	cmp	r3, #0
 8006aa0:	d00c      	beq.n	8006abc <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8006aa2:	68fb      	ldr	r3, [r7, #12]
 8006aa4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006aa8:	2b00      	cmp	r3, #0
 8006aaa:	d007      	beq.n	8006abc <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	681b      	ldr	r3, [r3, #0]
 8006ab0:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8006ab4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006ab6:	6878      	ldr	r0, [r7, #4]
 8006ab8:	f000 ff07 	bl	80078ca <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8006abc:	68bb      	ldr	r3, [r7, #8]
 8006abe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006ac2:	2b00      	cmp	r3, #0
 8006ac4:	d00c      	beq.n	8006ae0 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8006ac6:	68fb      	ldr	r3, [r7, #12]
 8006ac8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006acc:	2b00      	cmp	r3, #0
 8006ace:	d007      	beq.n	8006ae0 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	681b      	ldr	r3, [r3, #0]
 8006ad4:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8006ad8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006ada:	6878      	ldr	r0, [r7, #4]
 8006adc:	f000 f9b1 	bl	8006e42 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8006ae0:	68bb      	ldr	r3, [r7, #8]
 8006ae2:	f003 0320 	and.w	r3, r3, #32
 8006ae6:	2b00      	cmp	r3, #0
 8006ae8:	d00c      	beq.n	8006b04 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8006aea:	68fb      	ldr	r3, [r7, #12]
 8006aec:	f003 0320 	and.w	r3, r3, #32
 8006af0:	2b00      	cmp	r3, #0
 8006af2:	d007      	beq.n	8006b04 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	681b      	ldr	r3, [r3, #0]
 8006af8:	f06f 0220 	mvn.w	r2, #32
 8006afc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006afe:	6878      	ldr	r0, [r7, #4]
 8006b00:	f000 feda 	bl	80078b8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006b04:	bf00      	nop
 8006b06:	3710      	adds	r7, #16
 8006b08:	46bd      	mov	sp, r7
 8006b0a:	bd80      	pop	{r7, pc}

08006b0c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006b0c:	b580      	push	{r7, lr}
 8006b0e:	b086      	sub	sp, #24
 8006b10:	af00      	add	r7, sp, #0
 8006b12:	60f8      	str	r0, [r7, #12]
 8006b14:	60b9      	str	r1, [r7, #8]
 8006b16:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006b18:	2300      	movs	r3, #0
 8006b1a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006b1c:	68fb      	ldr	r3, [r7, #12]
 8006b1e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006b22:	2b01      	cmp	r3, #1
 8006b24:	d101      	bne.n	8006b2a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8006b26:	2302      	movs	r3, #2
 8006b28:	e0ae      	b.n	8006c88 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8006b2a:	68fb      	ldr	r3, [r7, #12]
 8006b2c:	2201      	movs	r2, #1
 8006b2e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	2b0c      	cmp	r3, #12
 8006b36:	f200 809f 	bhi.w	8006c78 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8006b3a:	a201      	add	r2, pc, #4	@ (adr r2, 8006b40 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8006b3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006b40:	08006b75 	.word	0x08006b75
 8006b44:	08006c79 	.word	0x08006c79
 8006b48:	08006c79 	.word	0x08006c79
 8006b4c:	08006c79 	.word	0x08006c79
 8006b50:	08006bb5 	.word	0x08006bb5
 8006b54:	08006c79 	.word	0x08006c79
 8006b58:	08006c79 	.word	0x08006c79
 8006b5c:	08006c79 	.word	0x08006c79
 8006b60:	08006bf7 	.word	0x08006bf7
 8006b64:	08006c79 	.word	0x08006c79
 8006b68:	08006c79 	.word	0x08006c79
 8006b6c:	08006c79 	.word	0x08006c79
 8006b70:	08006c37 	.word	0x08006c37
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006b74:	68fb      	ldr	r3, [r7, #12]
 8006b76:	681b      	ldr	r3, [r3, #0]
 8006b78:	68b9      	ldr	r1, [r7, #8]
 8006b7a:	4618      	mov	r0, r3
 8006b7c:	f000 f9d8 	bl	8006f30 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006b80:	68fb      	ldr	r3, [r7, #12]
 8006b82:	681b      	ldr	r3, [r3, #0]
 8006b84:	699a      	ldr	r2, [r3, #24]
 8006b86:	68fb      	ldr	r3, [r7, #12]
 8006b88:	681b      	ldr	r3, [r3, #0]
 8006b8a:	f042 0208 	orr.w	r2, r2, #8
 8006b8e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006b90:	68fb      	ldr	r3, [r7, #12]
 8006b92:	681b      	ldr	r3, [r3, #0]
 8006b94:	699a      	ldr	r2, [r3, #24]
 8006b96:	68fb      	ldr	r3, [r7, #12]
 8006b98:	681b      	ldr	r3, [r3, #0]
 8006b9a:	f022 0204 	bic.w	r2, r2, #4
 8006b9e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006ba0:	68fb      	ldr	r3, [r7, #12]
 8006ba2:	681b      	ldr	r3, [r3, #0]
 8006ba4:	6999      	ldr	r1, [r3, #24]
 8006ba6:	68bb      	ldr	r3, [r7, #8]
 8006ba8:	691a      	ldr	r2, [r3, #16]
 8006baa:	68fb      	ldr	r3, [r7, #12]
 8006bac:	681b      	ldr	r3, [r3, #0]
 8006bae:	430a      	orrs	r2, r1
 8006bb0:	619a      	str	r2, [r3, #24]
      break;
 8006bb2:	e064      	b.n	8006c7e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006bb4:	68fb      	ldr	r3, [r7, #12]
 8006bb6:	681b      	ldr	r3, [r3, #0]
 8006bb8:	68b9      	ldr	r1, [r7, #8]
 8006bba:	4618      	mov	r0, r3
 8006bbc:	f000 fa1e 	bl	8006ffc <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006bc0:	68fb      	ldr	r3, [r7, #12]
 8006bc2:	681b      	ldr	r3, [r3, #0]
 8006bc4:	699a      	ldr	r2, [r3, #24]
 8006bc6:	68fb      	ldr	r3, [r7, #12]
 8006bc8:	681b      	ldr	r3, [r3, #0]
 8006bca:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006bce:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006bd0:	68fb      	ldr	r3, [r7, #12]
 8006bd2:	681b      	ldr	r3, [r3, #0]
 8006bd4:	699a      	ldr	r2, [r3, #24]
 8006bd6:	68fb      	ldr	r3, [r7, #12]
 8006bd8:	681b      	ldr	r3, [r3, #0]
 8006bda:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006bde:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006be0:	68fb      	ldr	r3, [r7, #12]
 8006be2:	681b      	ldr	r3, [r3, #0]
 8006be4:	6999      	ldr	r1, [r3, #24]
 8006be6:	68bb      	ldr	r3, [r7, #8]
 8006be8:	691b      	ldr	r3, [r3, #16]
 8006bea:	021a      	lsls	r2, r3, #8
 8006bec:	68fb      	ldr	r3, [r7, #12]
 8006bee:	681b      	ldr	r3, [r3, #0]
 8006bf0:	430a      	orrs	r2, r1
 8006bf2:	619a      	str	r2, [r3, #24]
      break;
 8006bf4:	e043      	b.n	8006c7e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006bf6:	68fb      	ldr	r3, [r7, #12]
 8006bf8:	681b      	ldr	r3, [r3, #0]
 8006bfa:	68b9      	ldr	r1, [r7, #8]
 8006bfc:	4618      	mov	r0, r3
 8006bfe:	f000 fa67 	bl	80070d0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006c02:	68fb      	ldr	r3, [r7, #12]
 8006c04:	681b      	ldr	r3, [r3, #0]
 8006c06:	69da      	ldr	r2, [r3, #28]
 8006c08:	68fb      	ldr	r3, [r7, #12]
 8006c0a:	681b      	ldr	r3, [r3, #0]
 8006c0c:	f042 0208 	orr.w	r2, r2, #8
 8006c10:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8006c12:	68fb      	ldr	r3, [r7, #12]
 8006c14:	681b      	ldr	r3, [r3, #0]
 8006c16:	69da      	ldr	r2, [r3, #28]
 8006c18:	68fb      	ldr	r3, [r7, #12]
 8006c1a:	681b      	ldr	r3, [r3, #0]
 8006c1c:	f022 0204 	bic.w	r2, r2, #4
 8006c20:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006c22:	68fb      	ldr	r3, [r7, #12]
 8006c24:	681b      	ldr	r3, [r3, #0]
 8006c26:	69d9      	ldr	r1, [r3, #28]
 8006c28:	68bb      	ldr	r3, [r7, #8]
 8006c2a:	691a      	ldr	r2, [r3, #16]
 8006c2c:	68fb      	ldr	r3, [r7, #12]
 8006c2e:	681b      	ldr	r3, [r3, #0]
 8006c30:	430a      	orrs	r2, r1
 8006c32:	61da      	str	r2, [r3, #28]
      break;
 8006c34:	e023      	b.n	8006c7e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006c36:	68fb      	ldr	r3, [r7, #12]
 8006c38:	681b      	ldr	r3, [r3, #0]
 8006c3a:	68b9      	ldr	r1, [r7, #8]
 8006c3c:	4618      	mov	r0, r3
 8006c3e:	f000 fab1 	bl	80071a4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006c42:	68fb      	ldr	r3, [r7, #12]
 8006c44:	681b      	ldr	r3, [r3, #0]
 8006c46:	69da      	ldr	r2, [r3, #28]
 8006c48:	68fb      	ldr	r3, [r7, #12]
 8006c4a:	681b      	ldr	r3, [r3, #0]
 8006c4c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006c50:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006c52:	68fb      	ldr	r3, [r7, #12]
 8006c54:	681b      	ldr	r3, [r3, #0]
 8006c56:	69da      	ldr	r2, [r3, #28]
 8006c58:	68fb      	ldr	r3, [r7, #12]
 8006c5a:	681b      	ldr	r3, [r3, #0]
 8006c5c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006c60:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006c62:	68fb      	ldr	r3, [r7, #12]
 8006c64:	681b      	ldr	r3, [r3, #0]
 8006c66:	69d9      	ldr	r1, [r3, #28]
 8006c68:	68bb      	ldr	r3, [r7, #8]
 8006c6a:	691b      	ldr	r3, [r3, #16]
 8006c6c:	021a      	lsls	r2, r3, #8
 8006c6e:	68fb      	ldr	r3, [r7, #12]
 8006c70:	681b      	ldr	r3, [r3, #0]
 8006c72:	430a      	orrs	r2, r1
 8006c74:	61da      	str	r2, [r3, #28]
      break;
 8006c76:	e002      	b.n	8006c7e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8006c78:	2301      	movs	r3, #1
 8006c7a:	75fb      	strb	r3, [r7, #23]
      break;
 8006c7c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8006c7e:	68fb      	ldr	r3, [r7, #12]
 8006c80:	2200      	movs	r2, #0
 8006c82:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006c86:	7dfb      	ldrb	r3, [r7, #23]
}
 8006c88:	4618      	mov	r0, r3
 8006c8a:	3718      	adds	r7, #24
 8006c8c:	46bd      	mov	sp, r7
 8006c8e:	bd80      	pop	{r7, pc}

08006c90 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006c90:	b580      	push	{r7, lr}
 8006c92:	b084      	sub	sp, #16
 8006c94:	af00      	add	r7, sp, #0
 8006c96:	6078      	str	r0, [r7, #4]
 8006c98:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006c9a:	2300      	movs	r3, #0
 8006c9c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006ca4:	2b01      	cmp	r3, #1
 8006ca6:	d101      	bne.n	8006cac <HAL_TIM_ConfigClockSource+0x1c>
 8006ca8:	2302      	movs	r3, #2
 8006caa:	e0b4      	b.n	8006e16 <HAL_TIM_ConfigClockSource+0x186>
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	2201      	movs	r2, #1
 8006cb0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	2202      	movs	r2, #2
 8006cb8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	681b      	ldr	r3, [r3, #0]
 8006cc0:	689b      	ldr	r3, [r3, #8]
 8006cc2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006cc4:	68bb      	ldr	r3, [r7, #8]
 8006cc6:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8006cca:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006ccc:	68bb      	ldr	r3, [r7, #8]
 8006cce:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006cd2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	681b      	ldr	r3, [r3, #0]
 8006cd8:	68ba      	ldr	r2, [r7, #8]
 8006cda:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006cdc:	683b      	ldr	r3, [r7, #0]
 8006cde:	681b      	ldr	r3, [r3, #0]
 8006ce0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006ce4:	d03e      	beq.n	8006d64 <HAL_TIM_ConfigClockSource+0xd4>
 8006ce6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006cea:	f200 8087 	bhi.w	8006dfc <HAL_TIM_ConfigClockSource+0x16c>
 8006cee:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006cf2:	f000 8086 	beq.w	8006e02 <HAL_TIM_ConfigClockSource+0x172>
 8006cf6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006cfa:	d87f      	bhi.n	8006dfc <HAL_TIM_ConfigClockSource+0x16c>
 8006cfc:	2b70      	cmp	r3, #112	@ 0x70
 8006cfe:	d01a      	beq.n	8006d36 <HAL_TIM_ConfigClockSource+0xa6>
 8006d00:	2b70      	cmp	r3, #112	@ 0x70
 8006d02:	d87b      	bhi.n	8006dfc <HAL_TIM_ConfigClockSource+0x16c>
 8006d04:	2b60      	cmp	r3, #96	@ 0x60
 8006d06:	d050      	beq.n	8006daa <HAL_TIM_ConfigClockSource+0x11a>
 8006d08:	2b60      	cmp	r3, #96	@ 0x60
 8006d0a:	d877      	bhi.n	8006dfc <HAL_TIM_ConfigClockSource+0x16c>
 8006d0c:	2b50      	cmp	r3, #80	@ 0x50
 8006d0e:	d03c      	beq.n	8006d8a <HAL_TIM_ConfigClockSource+0xfa>
 8006d10:	2b50      	cmp	r3, #80	@ 0x50
 8006d12:	d873      	bhi.n	8006dfc <HAL_TIM_ConfigClockSource+0x16c>
 8006d14:	2b40      	cmp	r3, #64	@ 0x40
 8006d16:	d058      	beq.n	8006dca <HAL_TIM_ConfigClockSource+0x13a>
 8006d18:	2b40      	cmp	r3, #64	@ 0x40
 8006d1a:	d86f      	bhi.n	8006dfc <HAL_TIM_ConfigClockSource+0x16c>
 8006d1c:	2b30      	cmp	r3, #48	@ 0x30
 8006d1e:	d064      	beq.n	8006dea <HAL_TIM_ConfigClockSource+0x15a>
 8006d20:	2b30      	cmp	r3, #48	@ 0x30
 8006d22:	d86b      	bhi.n	8006dfc <HAL_TIM_ConfigClockSource+0x16c>
 8006d24:	2b20      	cmp	r3, #32
 8006d26:	d060      	beq.n	8006dea <HAL_TIM_ConfigClockSource+0x15a>
 8006d28:	2b20      	cmp	r3, #32
 8006d2a:	d867      	bhi.n	8006dfc <HAL_TIM_ConfigClockSource+0x16c>
 8006d2c:	2b00      	cmp	r3, #0
 8006d2e:	d05c      	beq.n	8006dea <HAL_TIM_ConfigClockSource+0x15a>
 8006d30:	2b10      	cmp	r3, #16
 8006d32:	d05a      	beq.n	8006dea <HAL_TIM_ConfigClockSource+0x15a>
 8006d34:	e062      	b.n	8006dfc <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006d3a:	683b      	ldr	r3, [r7, #0]
 8006d3c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006d3e:	683b      	ldr	r3, [r7, #0]
 8006d40:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006d42:	683b      	ldr	r3, [r7, #0]
 8006d44:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006d46:	f000 fb4c 	bl	80073e2 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	681b      	ldr	r3, [r3, #0]
 8006d4e:	689b      	ldr	r3, [r3, #8]
 8006d50:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006d52:	68bb      	ldr	r3, [r7, #8]
 8006d54:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8006d58:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	681b      	ldr	r3, [r3, #0]
 8006d5e:	68ba      	ldr	r2, [r7, #8]
 8006d60:	609a      	str	r2, [r3, #8]
      break;
 8006d62:	e04f      	b.n	8006e04 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006d68:	683b      	ldr	r3, [r7, #0]
 8006d6a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006d6c:	683b      	ldr	r3, [r7, #0]
 8006d6e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006d70:	683b      	ldr	r3, [r7, #0]
 8006d72:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006d74:	f000 fb35 	bl	80073e2 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	681b      	ldr	r3, [r3, #0]
 8006d7c:	689a      	ldr	r2, [r3, #8]
 8006d7e:	687b      	ldr	r3, [r7, #4]
 8006d80:	681b      	ldr	r3, [r3, #0]
 8006d82:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006d86:	609a      	str	r2, [r3, #8]
      break;
 8006d88:	e03c      	b.n	8006e04 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006d8e:	683b      	ldr	r3, [r7, #0]
 8006d90:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006d92:	683b      	ldr	r3, [r7, #0]
 8006d94:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006d96:	461a      	mov	r2, r3
 8006d98:	f000 faac 	bl	80072f4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	681b      	ldr	r3, [r3, #0]
 8006da0:	2150      	movs	r1, #80	@ 0x50
 8006da2:	4618      	mov	r0, r3
 8006da4:	f000 fb03 	bl	80073ae <TIM_ITRx_SetConfig>
      break;
 8006da8:	e02c      	b.n	8006e04 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006dae:	683b      	ldr	r3, [r7, #0]
 8006db0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006db2:	683b      	ldr	r3, [r7, #0]
 8006db4:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006db6:	461a      	mov	r2, r3
 8006db8:	f000 faca 	bl	8007350 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	681b      	ldr	r3, [r3, #0]
 8006dc0:	2160      	movs	r1, #96	@ 0x60
 8006dc2:	4618      	mov	r0, r3
 8006dc4:	f000 faf3 	bl	80073ae <TIM_ITRx_SetConfig>
      break;
 8006dc8:	e01c      	b.n	8006e04 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006dca:	687b      	ldr	r3, [r7, #4]
 8006dcc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006dce:	683b      	ldr	r3, [r7, #0]
 8006dd0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006dd2:	683b      	ldr	r3, [r7, #0]
 8006dd4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006dd6:	461a      	mov	r2, r3
 8006dd8:	f000 fa8c 	bl	80072f4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	681b      	ldr	r3, [r3, #0]
 8006de0:	2140      	movs	r1, #64	@ 0x40
 8006de2:	4618      	mov	r0, r3
 8006de4:	f000 fae3 	bl	80073ae <TIM_ITRx_SetConfig>
      break;
 8006de8:	e00c      	b.n	8006e04 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	681a      	ldr	r2, [r3, #0]
 8006dee:	683b      	ldr	r3, [r7, #0]
 8006df0:	681b      	ldr	r3, [r3, #0]
 8006df2:	4619      	mov	r1, r3
 8006df4:	4610      	mov	r0, r2
 8006df6:	f000 fada 	bl	80073ae <TIM_ITRx_SetConfig>
      break;
 8006dfa:	e003      	b.n	8006e04 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8006dfc:	2301      	movs	r3, #1
 8006dfe:	73fb      	strb	r3, [r7, #15]
      break;
 8006e00:	e000      	b.n	8006e04 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8006e02:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	2201      	movs	r2, #1
 8006e08:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	2200      	movs	r2, #0
 8006e10:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006e14:	7bfb      	ldrb	r3, [r7, #15]
}
 8006e16:	4618      	mov	r0, r3
 8006e18:	3710      	adds	r7, #16
 8006e1a:	46bd      	mov	sp, r7
 8006e1c:	bd80      	pop	{r7, pc}

08006e1e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006e1e:	b480      	push	{r7}
 8006e20:	b083      	sub	sp, #12
 8006e22:	af00      	add	r7, sp, #0
 8006e24:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006e26:	bf00      	nop
 8006e28:	370c      	adds	r7, #12
 8006e2a:	46bd      	mov	sp, r7
 8006e2c:	bc80      	pop	{r7}
 8006e2e:	4770      	bx	lr

08006e30 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006e30:	b480      	push	{r7}
 8006e32:	b083      	sub	sp, #12
 8006e34:	af00      	add	r7, sp, #0
 8006e36:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006e38:	bf00      	nop
 8006e3a:	370c      	adds	r7, #12
 8006e3c:	46bd      	mov	sp, r7
 8006e3e:	bc80      	pop	{r7}
 8006e40:	4770      	bx	lr

08006e42 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006e42:	b480      	push	{r7}
 8006e44:	b083      	sub	sp, #12
 8006e46:	af00      	add	r7, sp, #0
 8006e48:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006e4a:	bf00      	nop
 8006e4c:	370c      	adds	r7, #12
 8006e4e:	46bd      	mov	sp, r7
 8006e50:	bc80      	pop	{r7}
 8006e52:	4770      	bx	lr

08006e54 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006e54:	b480      	push	{r7}
 8006e56:	b085      	sub	sp, #20
 8006e58:	af00      	add	r7, sp, #0
 8006e5a:	6078      	str	r0, [r7, #4]
 8006e5c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006e5e:	687b      	ldr	r3, [r7, #4]
 8006e60:	681b      	ldr	r3, [r3, #0]
 8006e62:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	4a2f      	ldr	r2, [pc, #188]	@ (8006f24 <TIM_Base_SetConfig+0xd0>)
 8006e68:	4293      	cmp	r3, r2
 8006e6a:	d00b      	beq.n	8006e84 <TIM_Base_SetConfig+0x30>
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006e72:	d007      	beq.n	8006e84 <TIM_Base_SetConfig+0x30>
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	4a2c      	ldr	r2, [pc, #176]	@ (8006f28 <TIM_Base_SetConfig+0xd4>)
 8006e78:	4293      	cmp	r3, r2
 8006e7a:	d003      	beq.n	8006e84 <TIM_Base_SetConfig+0x30>
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	4a2b      	ldr	r2, [pc, #172]	@ (8006f2c <TIM_Base_SetConfig+0xd8>)
 8006e80:	4293      	cmp	r3, r2
 8006e82:	d108      	bne.n	8006e96 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006e84:	68fb      	ldr	r3, [r7, #12]
 8006e86:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006e8a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006e8c:	683b      	ldr	r3, [r7, #0]
 8006e8e:	685b      	ldr	r3, [r3, #4]
 8006e90:	68fa      	ldr	r2, [r7, #12]
 8006e92:	4313      	orrs	r3, r2
 8006e94:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	4a22      	ldr	r2, [pc, #136]	@ (8006f24 <TIM_Base_SetConfig+0xd0>)
 8006e9a:	4293      	cmp	r3, r2
 8006e9c:	d00b      	beq.n	8006eb6 <TIM_Base_SetConfig+0x62>
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006ea4:	d007      	beq.n	8006eb6 <TIM_Base_SetConfig+0x62>
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	4a1f      	ldr	r2, [pc, #124]	@ (8006f28 <TIM_Base_SetConfig+0xd4>)
 8006eaa:	4293      	cmp	r3, r2
 8006eac:	d003      	beq.n	8006eb6 <TIM_Base_SetConfig+0x62>
 8006eae:	687b      	ldr	r3, [r7, #4]
 8006eb0:	4a1e      	ldr	r2, [pc, #120]	@ (8006f2c <TIM_Base_SetConfig+0xd8>)
 8006eb2:	4293      	cmp	r3, r2
 8006eb4:	d108      	bne.n	8006ec8 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006eb6:	68fb      	ldr	r3, [r7, #12]
 8006eb8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006ebc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006ebe:	683b      	ldr	r3, [r7, #0]
 8006ec0:	68db      	ldr	r3, [r3, #12]
 8006ec2:	68fa      	ldr	r2, [r7, #12]
 8006ec4:	4313      	orrs	r3, r2
 8006ec6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006ec8:	68fb      	ldr	r3, [r7, #12]
 8006eca:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8006ece:	683b      	ldr	r3, [r7, #0]
 8006ed0:	695b      	ldr	r3, [r3, #20]
 8006ed2:	4313      	orrs	r3, r2
 8006ed4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	68fa      	ldr	r2, [r7, #12]
 8006eda:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006edc:	683b      	ldr	r3, [r7, #0]
 8006ede:	689a      	ldr	r2, [r3, #8]
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006ee4:	683b      	ldr	r3, [r7, #0]
 8006ee6:	681a      	ldr	r2, [r3, #0]
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006eec:	687b      	ldr	r3, [r7, #4]
 8006eee:	4a0d      	ldr	r2, [pc, #52]	@ (8006f24 <TIM_Base_SetConfig+0xd0>)
 8006ef0:	4293      	cmp	r3, r2
 8006ef2:	d103      	bne.n	8006efc <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006ef4:	683b      	ldr	r3, [r7, #0]
 8006ef6:	691a      	ldr	r2, [r3, #16]
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	2201      	movs	r2, #1
 8006f00:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8006f02:	687b      	ldr	r3, [r7, #4]
 8006f04:	691b      	ldr	r3, [r3, #16]
 8006f06:	f003 0301 	and.w	r3, r3, #1
 8006f0a:	2b00      	cmp	r3, #0
 8006f0c:	d005      	beq.n	8006f1a <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	691b      	ldr	r3, [r3, #16]
 8006f12:	f023 0201 	bic.w	r2, r3, #1
 8006f16:	687b      	ldr	r3, [r7, #4]
 8006f18:	611a      	str	r2, [r3, #16]
  }
}
 8006f1a:	bf00      	nop
 8006f1c:	3714      	adds	r7, #20
 8006f1e:	46bd      	mov	sp, r7
 8006f20:	bc80      	pop	{r7}
 8006f22:	4770      	bx	lr
 8006f24:	40012c00 	.word	0x40012c00
 8006f28:	40000400 	.word	0x40000400
 8006f2c:	40000800 	.word	0x40000800

08006f30 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006f30:	b480      	push	{r7}
 8006f32:	b087      	sub	sp, #28
 8006f34:	af00      	add	r7, sp, #0
 8006f36:	6078      	str	r0, [r7, #4]
 8006f38:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006f3a:	687b      	ldr	r3, [r7, #4]
 8006f3c:	6a1b      	ldr	r3, [r3, #32]
 8006f3e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	6a1b      	ldr	r3, [r3, #32]
 8006f44:	f023 0201 	bic.w	r2, r3, #1
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	685b      	ldr	r3, [r3, #4]
 8006f50:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	699b      	ldr	r3, [r3, #24]
 8006f56:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006f58:	68fb      	ldr	r3, [r7, #12]
 8006f5a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006f5e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006f60:	68fb      	ldr	r3, [r7, #12]
 8006f62:	f023 0303 	bic.w	r3, r3, #3
 8006f66:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006f68:	683b      	ldr	r3, [r7, #0]
 8006f6a:	681b      	ldr	r3, [r3, #0]
 8006f6c:	68fa      	ldr	r2, [r7, #12]
 8006f6e:	4313      	orrs	r3, r2
 8006f70:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006f72:	697b      	ldr	r3, [r7, #20]
 8006f74:	f023 0302 	bic.w	r3, r3, #2
 8006f78:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006f7a:	683b      	ldr	r3, [r7, #0]
 8006f7c:	689b      	ldr	r3, [r3, #8]
 8006f7e:	697a      	ldr	r2, [r7, #20]
 8006f80:	4313      	orrs	r3, r2
 8006f82:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	4a1c      	ldr	r2, [pc, #112]	@ (8006ff8 <TIM_OC1_SetConfig+0xc8>)
 8006f88:	4293      	cmp	r3, r2
 8006f8a:	d10c      	bne.n	8006fa6 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006f8c:	697b      	ldr	r3, [r7, #20]
 8006f8e:	f023 0308 	bic.w	r3, r3, #8
 8006f92:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006f94:	683b      	ldr	r3, [r7, #0]
 8006f96:	68db      	ldr	r3, [r3, #12]
 8006f98:	697a      	ldr	r2, [r7, #20]
 8006f9a:	4313      	orrs	r3, r2
 8006f9c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006f9e:	697b      	ldr	r3, [r7, #20]
 8006fa0:	f023 0304 	bic.w	r3, r3, #4
 8006fa4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	4a13      	ldr	r2, [pc, #76]	@ (8006ff8 <TIM_OC1_SetConfig+0xc8>)
 8006faa:	4293      	cmp	r3, r2
 8006fac:	d111      	bne.n	8006fd2 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006fae:	693b      	ldr	r3, [r7, #16]
 8006fb0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006fb4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006fb6:	693b      	ldr	r3, [r7, #16]
 8006fb8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006fbc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006fbe:	683b      	ldr	r3, [r7, #0]
 8006fc0:	695b      	ldr	r3, [r3, #20]
 8006fc2:	693a      	ldr	r2, [r7, #16]
 8006fc4:	4313      	orrs	r3, r2
 8006fc6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006fc8:	683b      	ldr	r3, [r7, #0]
 8006fca:	699b      	ldr	r3, [r3, #24]
 8006fcc:	693a      	ldr	r2, [r7, #16]
 8006fce:	4313      	orrs	r3, r2
 8006fd0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006fd2:	687b      	ldr	r3, [r7, #4]
 8006fd4:	693a      	ldr	r2, [r7, #16]
 8006fd6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006fd8:	687b      	ldr	r3, [r7, #4]
 8006fda:	68fa      	ldr	r2, [r7, #12]
 8006fdc:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006fde:	683b      	ldr	r3, [r7, #0]
 8006fe0:	685a      	ldr	r2, [r3, #4]
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	697a      	ldr	r2, [r7, #20]
 8006fea:	621a      	str	r2, [r3, #32]
}
 8006fec:	bf00      	nop
 8006fee:	371c      	adds	r7, #28
 8006ff0:	46bd      	mov	sp, r7
 8006ff2:	bc80      	pop	{r7}
 8006ff4:	4770      	bx	lr
 8006ff6:	bf00      	nop
 8006ff8:	40012c00 	.word	0x40012c00

08006ffc <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006ffc:	b480      	push	{r7}
 8006ffe:	b087      	sub	sp, #28
 8007000:	af00      	add	r7, sp, #0
 8007002:	6078      	str	r0, [r7, #4]
 8007004:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007006:	687b      	ldr	r3, [r7, #4]
 8007008:	6a1b      	ldr	r3, [r3, #32]
 800700a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800700c:	687b      	ldr	r3, [r7, #4]
 800700e:	6a1b      	ldr	r3, [r3, #32]
 8007010:	f023 0210 	bic.w	r2, r3, #16
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	685b      	ldr	r3, [r3, #4]
 800701c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	699b      	ldr	r3, [r3, #24]
 8007022:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8007024:	68fb      	ldr	r3, [r7, #12]
 8007026:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800702a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800702c:	68fb      	ldr	r3, [r7, #12]
 800702e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007032:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007034:	683b      	ldr	r3, [r7, #0]
 8007036:	681b      	ldr	r3, [r3, #0]
 8007038:	021b      	lsls	r3, r3, #8
 800703a:	68fa      	ldr	r2, [r7, #12]
 800703c:	4313      	orrs	r3, r2
 800703e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8007040:	697b      	ldr	r3, [r7, #20]
 8007042:	f023 0320 	bic.w	r3, r3, #32
 8007046:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8007048:	683b      	ldr	r3, [r7, #0]
 800704a:	689b      	ldr	r3, [r3, #8]
 800704c:	011b      	lsls	r3, r3, #4
 800704e:	697a      	ldr	r2, [r7, #20]
 8007050:	4313      	orrs	r3, r2
 8007052:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	4a1d      	ldr	r2, [pc, #116]	@ (80070cc <TIM_OC2_SetConfig+0xd0>)
 8007058:	4293      	cmp	r3, r2
 800705a:	d10d      	bne.n	8007078 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800705c:	697b      	ldr	r3, [r7, #20]
 800705e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007062:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8007064:	683b      	ldr	r3, [r7, #0]
 8007066:	68db      	ldr	r3, [r3, #12]
 8007068:	011b      	lsls	r3, r3, #4
 800706a:	697a      	ldr	r2, [r7, #20]
 800706c:	4313      	orrs	r3, r2
 800706e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8007070:	697b      	ldr	r3, [r7, #20]
 8007072:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007076:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	4a14      	ldr	r2, [pc, #80]	@ (80070cc <TIM_OC2_SetConfig+0xd0>)
 800707c:	4293      	cmp	r3, r2
 800707e:	d113      	bne.n	80070a8 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8007080:	693b      	ldr	r3, [r7, #16]
 8007082:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8007086:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8007088:	693b      	ldr	r3, [r7, #16]
 800708a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800708e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8007090:	683b      	ldr	r3, [r7, #0]
 8007092:	695b      	ldr	r3, [r3, #20]
 8007094:	009b      	lsls	r3, r3, #2
 8007096:	693a      	ldr	r2, [r7, #16]
 8007098:	4313      	orrs	r3, r2
 800709a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800709c:	683b      	ldr	r3, [r7, #0]
 800709e:	699b      	ldr	r3, [r3, #24]
 80070a0:	009b      	lsls	r3, r3, #2
 80070a2:	693a      	ldr	r2, [r7, #16]
 80070a4:	4313      	orrs	r3, r2
 80070a6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	693a      	ldr	r2, [r7, #16]
 80070ac:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	68fa      	ldr	r2, [r7, #12]
 80070b2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80070b4:	683b      	ldr	r3, [r7, #0]
 80070b6:	685a      	ldr	r2, [r3, #4]
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	697a      	ldr	r2, [r7, #20]
 80070c0:	621a      	str	r2, [r3, #32]
}
 80070c2:	bf00      	nop
 80070c4:	371c      	adds	r7, #28
 80070c6:	46bd      	mov	sp, r7
 80070c8:	bc80      	pop	{r7}
 80070ca:	4770      	bx	lr
 80070cc:	40012c00 	.word	0x40012c00

080070d0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80070d0:	b480      	push	{r7}
 80070d2:	b087      	sub	sp, #28
 80070d4:	af00      	add	r7, sp, #0
 80070d6:	6078      	str	r0, [r7, #4]
 80070d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80070da:	687b      	ldr	r3, [r7, #4]
 80070dc:	6a1b      	ldr	r3, [r3, #32]
 80070de:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	6a1b      	ldr	r3, [r3, #32]
 80070e4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	685b      	ldr	r3, [r3, #4]
 80070f0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80070f2:	687b      	ldr	r3, [r7, #4]
 80070f4:	69db      	ldr	r3, [r3, #28]
 80070f6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80070f8:	68fb      	ldr	r3, [r7, #12]
 80070fa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80070fe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8007100:	68fb      	ldr	r3, [r7, #12]
 8007102:	f023 0303 	bic.w	r3, r3, #3
 8007106:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007108:	683b      	ldr	r3, [r7, #0]
 800710a:	681b      	ldr	r3, [r3, #0]
 800710c:	68fa      	ldr	r2, [r7, #12]
 800710e:	4313      	orrs	r3, r2
 8007110:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8007112:	697b      	ldr	r3, [r7, #20]
 8007114:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8007118:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800711a:	683b      	ldr	r3, [r7, #0]
 800711c:	689b      	ldr	r3, [r3, #8]
 800711e:	021b      	lsls	r3, r3, #8
 8007120:	697a      	ldr	r2, [r7, #20]
 8007122:	4313      	orrs	r3, r2
 8007124:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8007126:	687b      	ldr	r3, [r7, #4]
 8007128:	4a1d      	ldr	r2, [pc, #116]	@ (80071a0 <TIM_OC3_SetConfig+0xd0>)
 800712a:	4293      	cmp	r3, r2
 800712c:	d10d      	bne.n	800714a <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800712e:	697b      	ldr	r3, [r7, #20]
 8007130:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8007134:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8007136:	683b      	ldr	r3, [r7, #0]
 8007138:	68db      	ldr	r3, [r3, #12]
 800713a:	021b      	lsls	r3, r3, #8
 800713c:	697a      	ldr	r2, [r7, #20]
 800713e:	4313      	orrs	r3, r2
 8007140:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8007142:	697b      	ldr	r3, [r7, #20]
 8007144:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8007148:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	4a14      	ldr	r2, [pc, #80]	@ (80071a0 <TIM_OC3_SetConfig+0xd0>)
 800714e:	4293      	cmp	r3, r2
 8007150:	d113      	bne.n	800717a <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8007152:	693b      	ldr	r3, [r7, #16]
 8007154:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007158:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800715a:	693b      	ldr	r3, [r7, #16]
 800715c:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8007160:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8007162:	683b      	ldr	r3, [r7, #0]
 8007164:	695b      	ldr	r3, [r3, #20]
 8007166:	011b      	lsls	r3, r3, #4
 8007168:	693a      	ldr	r2, [r7, #16]
 800716a:	4313      	orrs	r3, r2
 800716c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800716e:	683b      	ldr	r3, [r7, #0]
 8007170:	699b      	ldr	r3, [r3, #24]
 8007172:	011b      	lsls	r3, r3, #4
 8007174:	693a      	ldr	r2, [r7, #16]
 8007176:	4313      	orrs	r3, r2
 8007178:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800717a:	687b      	ldr	r3, [r7, #4]
 800717c:	693a      	ldr	r2, [r7, #16]
 800717e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	68fa      	ldr	r2, [r7, #12]
 8007184:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8007186:	683b      	ldr	r3, [r7, #0]
 8007188:	685a      	ldr	r2, [r3, #4]
 800718a:	687b      	ldr	r3, [r7, #4]
 800718c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	697a      	ldr	r2, [r7, #20]
 8007192:	621a      	str	r2, [r3, #32]
}
 8007194:	bf00      	nop
 8007196:	371c      	adds	r7, #28
 8007198:	46bd      	mov	sp, r7
 800719a:	bc80      	pop	{r7}
 800719c:	4770      	bx	lr
 800719e:	bf00      	nop
 80071a0:	40012c00 	.word	0x40012c00

080071a4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80071a4:	b480      	push	{r7}
 80071a6:	b087      	sub	sp, #28
 80071a8:	af00      	add	r7, sp, #0
 80071aa:	6078      	str	r0, [r7, #4]
 80071ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80071ae:	687b      	ldr	r3, [r7, #4]
 80071b0:	6a1b      	ldr	r3, [r3, #32]
 80071b2:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	6a1b      	ldr	r3, [r3, #32]
 80071b8:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	685b      	ldr	r3, [r3, #4]
 80071c4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	69db      	ldr	r3, [r3, #28]
 80071ca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80071cc:	68fb      	ldr	r3, [r7, #12]
 80071ce:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80071d2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80071d4:	68fb      	ldr	r3, [r7, #12]
 80071d6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80071da:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80071dc:	683b      	ldr	r3, [r7, #0]
 80071de:	681b      	ldr	r3, [r3, #0]
 80071e0:	021b      	lsls	r3, r3, #8
 80071e2:	68fa      	ldr	r2, [r7, #12]
 80071e4:	4313      	orrs	r3, r2
 80071e6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80071e8:	693b      	ldr	r3, [r7, #16]
 80071ea:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80071ee:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80071f0:	683b      	ldr	r3, [r7, #0]
 80071f2:	689b      	ldr	r3, [r3, #8]
 80071f4:	031b      	lsls	r3, r3, #12
 80071f6:	693a      	ldr	r2, [r7, #16]
 80071f8:	4313      	orrs	r3, r2
 80071fa:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	4a0f      	ldr	r2, [pc, #60]	@ (800723c <TIM_OC4_SetConfig+0x98>)
 8007200:	4293      	cmp	r3, r2
 8007202:	d109      	bne.n	8007218 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8007204:	697b      	ldr	r3, [r7, #20]
 8007206:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800720a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800720c:	683b      	ldr	r3, [r7, #0]
 800720e:	695b      	ldr	r3, [r3, #20]
 8007210:	019b      	lsls	r3, r3, #6
 8007212:	697a      	ldr	r2, [r7, #20]
 8007214:	4313      	orrs	r3, r2
 8007216:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	697a      	ldr	r2, [r7, #20]
 800721c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	68fa      	ldr	r2, [r7, #12]
 8007222:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007224:	683b      	ldr	r3, [r7, #0]
 8007226:	685a      	ldr	r2, [r3, #4]
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	693a      	ldr	r2, [r7, #16]
 8007230:	621a      	str	r2, [r3, #32]
}
 8007232:	bf00      	nop
 8007234:	371c      	adds	r7, #28
 8007236:	46bd      	mov	sp, r7
 8007238:	bc80      	pop	{r7}
 800723a:	4770      	bx	lr
 800723c:	40012c00 	.word	0x40012c00

08007240 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8007240:	b480      	push	{r7}
 8007242:	b087      	sub	sp, #28
 8007244:	af00      	add	r7, sp, #0
 8007246:	60f8      	str	r0, [r7, #12]
 8007248:	60b9      	str	r1, [r7, #8]
 800724a:	607a      	str	r2, [r7, #4]
 800724c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800724e:	68fb      	ldr	r3, [r7, #12]
 8007250:	6a1b      	ldr	r3, [r3, #32]
 8007252:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007254:	68fb      	ldr	r3, [r7, #12]
 8007256:	6a1b      	ldr	r3, [r3, #32]
 8007258:	f023 0201 	bic.w	r2, r3, #1
 800725c:	68fb      	ldr	r3, [r7, #12]
 800725e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007260:	68fb      	ldr	r3, [r7, #12]
 8007262:	699b      	ldr	r3, [r3, #24]
 8007264:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8007266:	68fb      	ldr	r3, [r7, #12]
 8007268:	4a1f      	ldr	r2, [pc, #124]	@ (80072e8 <TIM_TI1_SetConfig+0xa8>)
 800726a:	4293      	cmp	r3, r2
 800726c:	d00b      	beq.n	8007286 <TIM_TI1_SetConfig+0x46>
 800726e:	68fb      	ldr	r3, [r7, #12]
 8007270:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007274:	d007      	beq.n	8007286 <TIM_TI1_SetConfig+0x46>
 8007276:	68fb      	ldr	r3, [r7, #12]
 8007278:	4a1c      	ldr	r2, [pc, #112]	@ (80072ec <TIM_TI1_SetConfig+0xac>)
 800727a:	4293      	cmp	r3, r2
 800727c:	d003      	beq.n	8007286 <TIM_TI1_SetConfig+0x46>
 800727e:	68fb      	ldr	r3, [r7, #12]
 8007280:	4a1b      	ldr	r2, [pc, #108]	@ (80072f0 <TIM_TI1_SetConfig+0xb0>)
 8007282:	4293      	cmp	r3, r2
 8007284:	d101      	bne.n	800728a <TIM_TI1_SetConfig+0x4a>
 8007286:	2301      	movs	r3, #1
 8007288:	e000      	b.n	800728c <TIM_TI1_SetConfig+0x4c>
 800728a:	2300      	movs	r3, #0
 800728c:	2b00      	cmp	r3, #0
 800728e:	d008      	beq.n	80072a2 <TIM_TI1_SetConfig+0x62>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8007290:	697b      	ldr	r3, [r7, #20]
 8007292:	f023 0303 	bic.w	r3, r3, #3
 8007296:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8007298:	697a      	ldr	r2, [r7, #20]
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	4313      	orrs	r3, r2
 800729e:	617b      	str	r3, [r7, #20]
 80072a0:	e003      	b.n	80072aa <TIM_TI1_SetConfig+0x6a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 80072a2:	697b      	ldr	r3, [r7, #20]
 80072a4:	f043 0301 	orr.w	r3, r3, #1
 80072a8:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80072aa:	697b      	ldr	r3, [r7, #20]
 80072ac:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80072b0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 80072b2:	683b      	ldr	r3, [r7, #0]
 80072b4:	011b      	lsls	r3, r3, #4
 80072b6:	b2db      	uxtb	r3, r3
 80072b8:	697a      	ldr	r2, [r7, #20]
 80072ba:	4313      	orrs	r3, r2
 80072bc:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80072be:	693b      	ldr	r3, [r7, #16]
 80072c0:	f023 030a 	bic.w	r3, r3, #10
 80072c4:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 80072c6:	68bb      	ldr	r3, [r7, #8]
 80072c8:	f003 030a 	and.w	r3, r3, #10
 80072cc:	693a      	ldr	r2, [r7, #16]
 80072ce:	4313      	orrs	r3, r2
 80072d0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80072d2:	68fb      	ldr	r3, [r7, #12]
 80072d4:	697a      	ldr	r2, [r7, #20]
 80072d6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80072d8:	68fb      	ldr	r3, [r7, #12]
 80072da:	693a      	ldr	r2, [r7, #16]
 80072dc:	621a      	str	r2, [r3, #32]
}
 80072de:	bf00      	nop
 80072e0:	371c      	adds	r7, #28
 80072e2:	46bd      	mov	sp, r7
 80072e4:	bc80      	pop	{r7}
 80072e6:	4770      	bx	lr
 80072e8:	40012c00 	.word	0x40012c00
 80072ec:	40000400 	.word	0x40000400
 80072f0:	40000800 	.word	0x40000800

080072f4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80072f4:	b480      	push	{r7}
 80072f6:	b087      	sub	sp, #28
 80072f8:	af00      	add	r7, sp, #0
 80072fa:	60f8      	str	r0, [r7, #12]
 80072fc:	60b9      	str	r1, [r7, #8]
 80072fe:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007300:	68fb      	ldr	r3, [r7, #12]
 8007302:	6a1b      	ldr	r3, [r3, #32]
 8007304:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007306:	68fb      	ldr	r3, [r7, #12]
 8007308:	6a1b      	ldr	r3, [r3, #32]
 800730a:	f023 0201 	bic.w	r2, r3, #1
 800730e:	68fb      	ldr	r3, [r7, #12]
 8007310:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007312:	68fb      	ldr	r3, [r7, #12]
 8007314:	699b      	ldr	r3, [r3, #24]
 8007316:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007318:	693b      	ldr	r3, [r7, #16]
 800731a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800731e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	011b      	lsls	r3, r3, #4
 8007324:	693a      	ldr	r2, [r7, #16]
 8007326:	4313      	orrs	r3, r2
 8007328:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800732a:	697b      	ldr	r3, [r7, #20]
 800732c:	f023 030a 	bic.w	r3, r3, #10
 8007330:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8007332:	697a      	ldr	r2, [r7, #20]
 8007334:	68bb      	ldr	r3, [r7, #8]
 8007336:	4313      	orrs	r3, r2
 8007338:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800733a:	68fb      	ldr	r3, [r7, #12]
 800733c:	693a      	ldr	r2, [r7, #16]
 800733e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007340:	68fb      	ldr	r3, [r7, #12]
 8007342:	697a      	ldr	r2, [r7, #20]
 8007344:	621a      	str	r2, [r3, #32]
}
 8007346:	bf00      	nop
 8007348:	371c      	adds	r7, #28
 800734a:	46bd      	mov	sp, r7
 800734c:	bc80      	pop	{r7}
 800734e:	4770      	bx	lr

08007350 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007350:	b480      	push	{r7}
 8007352:	b087      	sub	sp, #28
 8007354:	af00      	add	r7, sp, #0
 8007356:	60f8      	str	r0, [r7, #12]
 8007358:	60b9      	str	r1, [r7, #8]
 800735a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800735c:	68fb      	ldr	r3, [r7, #12]
 800735e:	6a1b      	ldr	r3, [r3, #32]
 8007360:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007362:	68fb      	ldr	r3, [r7, #12]
 8007364:	6a1b      	ldr	r3, [r3, #32]
 8007366:	f023 0210 	bic.w	r2, r3, #16
 800736a:	68fb      	ldr	r3, [r7, #12]
 800736c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800736e:	68fb      	ldr	r3, [r7, #12]
 8007370:	699b      	ldr	r3, [r3, #24]
 8007372:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007374:	693b      	ldr	r3, [r7, #16]
 8007376:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800737a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800737c:	687b      	ldr	r3, [r7, #4]
 800737e:	031b      	lsls	r3, r3, #12
 8007380:	693a      	ldr	r2, [r7, #16]
 8007382:	4313      	orrs	r3, r2
 8007384:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007386:	697b      	ldr	r3, [r7, #20]
 8007388:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800738c:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800738e:	68bb      	ldr	r3, [r7, #8]
 8007390:	011b      	lsls	r3, r3, #4
 8007392:	697a      	ldr	r2, [r7, #20]
 8007394:	4313      	orrs	r3, r2
 8007396:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007398:	68fb      	ldr	r3, [r7, #12]
 800739a:	693a      	ldr	r2, [r7, #16]
 800739c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800739e:	68fb      	ldr	r3, [r7, #12]
 80073a0:	697a      	ldr	r2, [r7, #20]
 80073a2:	621a      	str	r2, [r3, #32]
}
 80073a4:	bf00      	nop
 80073a6:	371c      	adds	r7, #28
 80073a8:	46bd      	mov	sp, r7
 80073aa:	bc80      	pop	{r7}
 80073ac:	4770      	bx	lr

080073ae <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80073ae:	b480      	push	{r7}
 80073b0:	b085      	sub	sp, #20
 80073b2:	af00      	add	r7, sp, #0
 80073b4:	6078      	str	r0, [r7, #4]
 80073b6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	689b      	ldr	r3, [r3, #8]
 80073bc:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80073be:	68fb      	ldr	r3, [r7, #12]
 80073c0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80073c4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80073c6:	683a      	ldr	r2, [r7, #0]
 80073c8:	68fb      	ldr	r3, [r7, #12]
 80073ca:	4313      	orrs	r3, r2
 80073cc:	f043 0307 	orr.w	r3, r3, #7
 80073d0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80073d2:	687b      	ldr	r3, [r7, #4]
 80073d4:	68fa      	ldr	r2, [r7, #12]
 80073d6:	609a      	str	r2, [r3, #8]
}
 80073d8:	bf00      	nop
 80073da:	3714      	adds	r7, #20
 80073dc:	46bd      	mov	sp, r7
 80073de:	bc80      	pop	{r7}
 80073e0:	4770      	bx	lr

080073e2 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80073e2:	b480      	push	{r7}
 80073e4:	b087      	sub	sp, #28
 80073e6:	af00      	add	r7, sp, #0
 80073e8:	60f8      	str	r0, [r7, #12]
 80073ea:	60b9      	str	r1, [r7, #8]
 80073ec:	607a      	str	r2, [r7, #4]
 80073ee:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80073f0:	68fb      	ldr	r3, [r7, #12]
 80073f2:	689b      	ldr	r3, [r3, #8]
 80073f4:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80073f6:	697b      	ldr	r3, [r7, #20]
 80073f8:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80073fc:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80073fe:	683b      	ldr	r3, [r7, #0]
 8007400:	021a      	lsls	r2, r3, #8
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	431a      	orrs	r2, r3
 8007406:	68bb      	ldr	r3, [r7, #8]
 8007408:	4313      	orrs	r3, r2
 800740a:	697a      	ldr	r2, [r7, #20]
 800740c:	4313      	orrs	r3, r2
 800740e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007410:	68fb      	ldr	r3, [r7, #12]
 8007412:	697a      	ldr	r2, [r7, #20]
 8007414:	609a      	str	r2, [r3, #8]
}
 8007416:	bf00      	nop
 8007418:	371c      	adds	r7, #28
 800741a:	46bd      	mov	sp, r7
 800741c:	bc80      	pop	{r7}
 800741e:	4770      	bx	lr

08007420 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8007420:	b480      	push	{r7}
 8007422:	b087      	sub	sp, #28
 8007424:	af00      	add	r7, sp, #0
 8007426:	60f8      	str	r0, [r7, #12]
 8007428:	60b9      	str	r1, [r7, #8]
 800742a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800742c:	68bb      	ldr	r3, [r7, #8]
 800742e:	f003 031f 	and.w	r3, r3, #31
 8007432:	2201      	movs	r2, #1
 8007434:	fa02 f303 	lsl.w	r3, r2, r3
 8007438:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800743a:	68fb      	ldr	r3, [r7, #12]
 800743c:	6a1a      	ldr	r2, [r3, #32]
 800743e:	697b      	ldr	r3, [r7, #20]
 8007440:	43db      	mvns	r3, r3
 8007442:	401a      	ands	r2, r3
 8007444:	68fb      	ldr	r3, [r7, #12]
 8007446:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8007448:	68fb      	ldr	r3, [r7, #12]
 800744a:	6a1a      	ldr	r2, [r3, #32]
 800744c:	68bb      	ldr	r3, [r7, #8]
 800744e:	f003 031f 	and.w	r3, r3, #31
 8007452:	6879      	ldr	r1, [r7, #4]
 8007454:	fa01 f303 	lsl.w	r3, r1, r3
 8007458:	431a      	orrs	r2, r3
 800745a:	68fb      	ldr	r3, [r7, #12]
 800745c:	621a      	str	r2, [r3, #32]
}
 800745e:	bf00      	nop
 8007460:	371c      	adds	r7, #28
 8007462:	46bd      	mov	sp, r7
 8007464:	bc80      	pop	{r7}
 8007466:	4770      	bx	lr

08007468 <HAL_TIMEx_HallSensor_Init>:
  * @param  htim TIM Hall Sensor Interface handle
  * @param  sConfig TIM Hall Sensor configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_HallSensor_Init(TIM_HandleTypeDef *htim, const TIM_HallSensor_InitTypeDef *sConfig)
{
 8007468:	b580      	push	{r7, lr}
 800746a:	b08a      	sub	sp, #40	@ 0x28
 800746c:	af00      	add	r7, sp, #0
 800746e:	6078      	str	r0, [r7, #4]
 8007470:	6039      	str	r1, [r7, #0]
  TIM_OC_InitTypeDef OC_Config;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007472:	687b      	ldr	r3, [r7, #4]
 8007474:	2b00      	cmp	r3, #0
 8007476:	d101      	bne.n	800747c <HAL_TIMEx_HallSensor_Init+0x14>
  {
    return HAL_ERROR;
 8007478:	2301      	movs	r3, #1
 800747a:	e09a      	b.n	80075b2 <HAL_TIMEx_HallSensor_Init+0x14a>
  assert_param(IS_TIM_IC_POLARITY(sConfig->IC1Polarity));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007482:	b2db      	uxtb	r3, r3
 8007484:	2b00      	cmp	r3, #0
 8007486:	d106      	bne.n	8007496 <HAL_TIMEx_HallSensor_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	2200      	movs	r2, #0
 800748c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->HallSensor_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIMEx_HallSensor_MspInit(htim);
 8007490:	6878      	ldr	r0, [r7, #4]
 8007492:	f000 f892 	bl	80075ba <HAL_TIMEx_HallSensor_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007496:	687b      	ldr	r3, [r7, #4]
 8007498:	2202      	movs	r2, #2
 800749a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800749e:	687b      	ldr	r3, [r7, #4]
 80074a0:	681a      	ldr	r2, [r3, #0]
 80074a2:	687b      	ldr	r3, [r7, #4]
 80074a4:	3304      	adds	r3, #4
 80074a6:	4619      	mov	r1, r3
 80074a8:	4610      	mov	r0, r2
 80074aa:	f7ff fcd3 	bl	8006e54 <TIM_Base_SetConfig>

  /* Configure the Channel 1 as Input Channel to interface with the three Outputs of the  Hall sensor */
  TIM_TI1_SetConfig(htim->Instance, sConfig->IC1Polarity, TIM_ICSELECTION_TRC, sConfig->IC1Filter);
 80074ae:	687b      	ldr	r3, [r7, #4]
 80074b0:	6818      	ldr	r0, [r3, #0]
 80074b2:	683b      	ldr	r3, [r7, #0]
 80074b4:	6819      	ldr	r1, [r3, #0]
 80074b6:	683b      	ldr	r3, [r7, #0]
 80074b8:	689b      	ldr	r3, [r3, #8]
 80074ba:	2203      	movs	r2, #3
 80074bc:	f7ff fec0 	bl	8007240 <TIM_TI1_SetConfig>

  /* Reset the IC1PSC Bits */
  htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 80074c0:	687b      	ldr	r3, [r7, #4]
 80074c2:	681b      	ldr	r3, [r3, #0]
 80074c4:	699a      	ldr	r2, [r3, #24]
 80074c6:	687b      	ldr	r3, [r7, #4]
 80074c8:	681b      	ldr	r3, [r3, #0]
 80074ca:	f022 020c 	bic.w	r2, r2, #12
 80074ce:	619a      	str	r2, [r3, #24]
  /* Set the IC1PSC value */
  htim->Instance->CCMR1 |= sConfig->IC1Prescaler;
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	681b      	ldr	r3, [r3, #0]
 80074d4:	6999      	ldr	r1, [r3, #24]
 80074d6:	683b      	ldr	r3, [r7, #0]
 80074d8:	685a      	ldr	r2, [r3, #4]
 80074da:	687b      	ldr	r3, [r7, #4]
 80074dc:	681b      	ldr	r3, [r3, #0]
 80074de:	430a      	orrs	r2, r1
 80074e0:	619a      	str	r2, [r3, #24]

  /* Enable the Hall sensor interface (XOR function of the three inputs) */
  htim->Instance->CR2 |= TIM_CR2_TI1S;
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	681b      	ldr	r3, [r3, #0]
 80074e6:	685a      	ldr	r2, [r3, #4]
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	681b      	ldr	r3, [r3, #0]
 80074ec:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80074f0:	605a      	str	r2, [r3, #4]

  /* Select the TIM_TS_TI1F_ED signal as Input trigger for the TIM */
  htim->Instance->SMCR &= ~TIM_SMCR_TS;
 80074f2:	687b      	ldr	r3, [r7, #4]
 80074f4:	681b      	ldr	r3, [r3, #0]
 80074f6:	689a      	ldr	r2, [r3, #8]
 80074f8:	687b      	ldr	r3, [r7, #4]
 80074fa:	681b      	ldr	r3, [r3, #0]
 80074fc:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8007500:	609a      	str	r2, [r3, #8]
  htim->Instance->SMCR |= TIM_TS_TI1F_ED;
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	681b      	ldr	r3, [r3, #0]
 8007506:	689a      	ldr	r2, [r3, #8]
 8007508:	687b      	ldr	r3, [r7, #4]
 800750a:	681b      	ldr	r3, [r3, #0]
 800750c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007510:	609a      	str	r2, [r3, #8]

  /* Use the TIM_TS_TI1F_ED signal to reset the TIM counter each edge detection */
  htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	681b      	ldr	r3, [r3, #0]
 8007516:	689a      	ldr	r2, [r3, #8]
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	681b      	ldr	r3, [r3, #0]
 800751c:	f022 0207 	bic.w	r2, r2, #7
 8007520:	609a      	str	r2, [r3, #8]
  htim->Instance->SMCR |= TIM_SLAVEMODE_RESET;
 8007522:	687b      	ldr	r3, [r7, #4]
 8007524:	681b      	ldr	r3, [r3, #0]
 8007526:	689a      	ldr	r2, [r3, #8]
 8007528:	687b      	ldr	r3, [r7, #4]
 800752a:	681b      	ldr	r3, [r3, #0]
 800752c:	f042 0204 	orr.w	r2, r2, #4
 8007530:	609a      	str	r2, [r3, #8]

  /* Program channel 2 in PWM 2 mode with the desired Commutation_Delay*/
  OC_Config.OCFastMode = TIM_OCFAST_DISABLE;
 8007532:	2300      	movs	r3, #0
 8007534:	61fb      	str	r3, [r7, #28]
  OC_Config.OCIdleState = TIM_OCIDLESTATE_RESET;
 8007536:	2300      	movs	r3, #0
 8007538:	623b      	str	r3, [r7, #32]
  OC_Config.OCMode = TIM_OCMODE_PWM2;
 800753a:	2370      	movs	r3, #112	@ 0x70
 800753c:	60fb      	str	r3, [r7, #12]
  OC_Config.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800753e:	2300      	movs	r3, #0
 8007540:	627b      	str	r3, [r7, #36]	@ 0x24
  OC_Config.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8007542:	2300      	movs	r3, #0
 8007544:	61bb      	str	r3, [r7, #24]
  OC_Config.OCPolarity = TIM_OCPOLARITY_HIGH;
 8007546:	2300      	movs	r3, #0
 8007548:	617b      	str	r3, [r7, #20]
  OC_Config.Pulse = sConfig->Commutation_Delay;
 800754a:	683b      	ldr	r3, [r7, #0]
 800754c:	68db      	ldr	r3, [r3, #12]
 800754e:	613b      	str	r3, [r7, #16]

  TIM_OC2_SetConfig(htim->Instance, &OC_Config);
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	681b      	ldr	r3, [r3, #0]
 8007554:	f107 020c 	add.w	r2, r7, #12
 8007558:	4611      	mov	r1, r2
 800755a:	4618      	mov	r0, r3
 800755c:	f7ff fd4e 	bl	8006ffc <TIM_OC2_SetConfig>

  /* Select OC2REF as trigger output on TRGO: write the MMS bits in the TIMx_CR2
    register to 101 */
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 8007560:	687b      	ldr	r3, [r7, #4]
 8007562:	681b      	ldr	r3, [r3, #0]
 8007564:	685a      	ldr	r2, [r3, #4]
 8007566:	687b      	ldr	r3, [r7, #4]
 8007568:	681b      	ldr	r3, [r3, #0]
 800756a:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 800756e:	605a      	str	r2, [r3, #4]
  htim->Instance->CR2 |= TIM_TRGO_OC2REF;
 8007570:	687b      	ldr	r3, [r7, #4]
 8007572:	681b      	ldr	r3, [r3, #0]
 8007574:	685a      	ldr	r2, [r3, #4]
 8007576:	687b      	ldr	r3, [r7, #4]
 8007578:	681b      	ldr	r3, [r3, #0]
 800757a:	f042 0250 	orr.w	r2, r2, #80	@ 0x50
 800757e:	605a      	str	r2, [r3, #4]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	2201      	movs	r2, #1
 8007584:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8007588:	687b      	ldr	r3, [r7, #4]
 800758a:	2201      	movs	r2, #1
 800758c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8007590:	687b      	ldr	r3, [r7, #4]
 8007592:	2201      	movs	r2, #1
 8007594:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8007598:	687b      	ldr	r3, [r7, #4]
 800759a:	2201      	movs	r2, #1
 800759c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	2201      	movs	r2, #1
 80075a4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80075a8:	687b      	ldr	r3, [r7, #4]
 80075aa:	2201      	movs	r2, #1
 80075ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80075b0:	2300      	movs	r3, #0
}
 80075b2:	4618      	mov	r0, r3
 80075b4:	3728      	adds	r7, #40	@ 0x28
 80075b6:	46bd      	mov	sp, r7
 80075b8:	bd80      	pop	{r7, pc}

080075ba <HAL_TIMEx_HallSensor_MspInit>:
  * @brief  Initializes the TIM Hall Sensor MSP.
  * @param  htim TIM Hall Sensor Interface handle
  * @retval None
  */
__weak void HAL_TIMEx_HallSensor_MspInit(TIM_HandleTypeDef *htim)
{
 80075ba:	b480      	push	{r7}
 80075bc:	b083      	sub	sp, #12
 80075be:	af00      	add	r7, sp, #0
 80075c0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_HallSensor_MspInit could be implemented in the user file
   */
}
 80075c2:	bf00      	nop
 80075c4:	370c      	adds	r7, #12
 80075c6:	46bd      	mov	sp, r7
 80075c8:	bc80      	pop	{r7}
 80075ca:	4770      	bx	lr

080075cc <HAL_TIMEx_HallSensor_Start_IT>:
  * @brief  Starts the TIM Hall Sensor Interface in interrupt mode.
  * @param  htim TIM Hall Sensor Interface handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_HallSensor_Start_IT(TIM_HandleTypeDef *htim)
{
 80075cc:	b580      	push	{r7, lr}
 80075ce:	b084      	sub	sp, #16
 80075d0:	af00      	add	r7, sp, #0
 80075d2:	6078      	str	r0, [r7, #4]
  uint32_t tmpsmcr;
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 80075d4:	687b      	ldr	r3, [r7, #4]
 80075d6:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80075da:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 80075dc:	687b      	ldr	r3, [r7, #4]
 80075de:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80075e2:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 80075e4:	687b      	ldr	r3, [r7, #4]
 80075e6:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80075ea:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80075f2:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_HALL_SENSOR_INTERFACE_INSTANCE(htim->Instance));

  /* Check the TIM channels state */
  if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80075f4:	7bfb      	ldrb	r3, [r7, #15]
 80075f6:	2b01      	cmp	r3, #1
 80075f8:	d108      	bne.n	800760c <HAL_TIMEx_HallSensor_Start_IT+0x40>
      || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80075fa:	7bbb      	ldrb	r3, [r7, #14]
 80075fc:	2b01      	cmp	r3, #1
 80075fe:	d105      	bne.n	800760c <HAL_TIMEx_HallSensor_Start_IT+0x40>
      || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8007600:	7b7b      	ldrb	r3, [r7, #13]
 8007602:	2b01      	cmp	r3, #1
 8007604:	d102      	bne.n	800760c <HAL_TIMEx_HallSensor_Start_IT+0x40>
      || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8007606:	7b3b      	ldrb	r3, [r7, #12]
 8007608:	2b01      	cmp	r3, #1
 800760a:	d001      	beq.n	8007610 <HAL_TIMEx_HallSensor_Start_IT+0x44>
  {
    return HAL_ERROR;
 800760c:	2301      	movs	r3, #1
 800760e:	e04d      	b.n	80076ac <HAL_TIMEx_HallSensor_Start_IT+0xe0>
  }

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	2202      	movs	r2, #2
 8007614:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8007618:	687b      	ldr	r3, [r7, #4]
 800761a:	2202      	movs	r2, #2
 800761c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8007620:	687b      	ldr	r3, [r7, #4]
 8007622:	2202      	movs	r2, #2
 8007624:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8007628:	687b      	ldr	r3, [r7, #4]
 800762a:	2202      	movs	r2, #2
 800762c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the capture compare Interrupts 1 event */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	681b      	ldr	r3, [r3, #0]
 8007634:	68da      	ldr	r2, [r3, #12]
 8007636:	687b      	ldr	r3, [r7, #4]
 8007638:	681b      	ldr	r3, [r3, #0]
 800763a:	f042 0202 	orr.w	r2, r2, #2
 800763e:	60da      	str	r2, [r3, #12]

  /* Enable the Input Capture channel 1
  (in the Hall Sensor Interface the three possible channels that can be used are TIM_CHANNEL_1,
  TIM_CHANNEL_2 and TIM_CHANNEL_3) */
  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8007640:	687b      	ldr	r3, [r7, #4]
 8007642:	681b      	ldr	r3, [r3, #0]
 8007644:	2201      	movs	r2, #1
 8007646:	2100      	movs	r1, #0
 8007648:	4618      	mov	r0, r3
 800764a:	f7ff fee9 	bl	8007420 <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800764e:	687b      	ldr	r3, [r7, #4]
 8007650:	681b      	ldr	r3, [r3, #0]
 8007652:	4a18      	ldr	r2, [pc, #96]	@ (80076b4 <HAL_TIMEx_HallSensor_Start_IT+0xe8>)
 8007654:	4293      	cmp	r3, r2
 8007656:	d00e      	beq.n	8007676 <HAL_TIMEx_HallSensor_Start_IT+0xaa>
 8007658:	687b      	ldr	r3, [r7, #4]
 800765a:	681b      	ldr	r3, [r3, #0]
 800765c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007660:	d009      	beq.n	8007676 <HAL_TIMEx_HallSensor_Start_IT+0xaa>
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	681b      	ldr	r3, [r3, #0]
 8007666:	4a14      	ldr	r2, [pc, #80]	@ (80076b8 <HAL_TIMEx_HallSensor_Start_IT+0xec>)
 8007668:	4293      	cmp	r3, r2
 800766a:	d004      	beq.n	8007676 <HAL_TIMEx_HallSensor_Start_IT+0xaa>
 800766c:	687b      	ldr	r3, [r7, #4]
 800766e:	681b      	ldr	r3, [r3, #0]
 8007670:	4a12      	ldr	r2, [pc, #72]	@ (80076bc <HAL_TIMEx_HallSensor_Start_IT+0xf0>)
 8007672:	4293      	cmp	r3, r2
 8007674:	d111      	bne.n	800769a <HAL_TIMEx_HallSensor_Start_IT+0xce>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007676:	687b      	ldr	r3, [r7, #4]
 8007678:	681b      	ldr	r3, [r3, #0]
 800767a:	689b      	ldr	r3, [r3, #8]
 800767c:	f003 0307 	and.w	r3, r3, #7
 8007680:	60bb      	str	r3, [r7, #8]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007682:	68bb      	ldr	r3, [r7, #8]
 8007684:	2b06      	cmp	r3, #6
 8007686:	d010      	beq.n	80076aa <HAL_TIMEx_HallSensor_Start_IT+0xde>
    {
      __HAL_TIM_ENABLE(htim);
 8007688:	687b      	ldr	r3, [r7, #4]
 800768a:	681b      	ldr	r3, [r3, #0]
 800768c:	681a      	ldr	r2, [r3, #0]
 800768e:	687b      	ldr	r3, [r7, #4]
 8007690:	681b      	ldr	r3, [r3, #0]
 8007692:	f042 0201 	orr.w	r2, r2, #1
 8007696:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007698:	e007      	b.n	80076aa <HAL_TIMEx_HallSensor_Start_IT+0xde>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800769a:	687b      	ldr	r3, [r7, #4]
 800769c:	681b      	ldr	r3, [r3, #0]
 800769e:	681a      	ldr	r2, [r3, #0]
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	681b      	ldr	r3, [r3, #0]
 80076a4:	f042 0201 	orr.w	r2, r2, #1
 80076a8:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80076aa:	2300      	movs	r3, #0
}
 80076ac:	4618      	mov	r0, r3
 80076ae:	3710      	adds	r7, #16
 80076b0:	46bd      	mov	sp, r7
 80076b2:	bd80      	pop	{r7, pc}
 80076b4:	40012c00 	.word	0x40012c00
 80076b8:	40000400 	.word	0x40000400
 80076bc:	40000800 	.word	0x40000800

080076c0 <HAL_TIMEx_PWMN_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80076c0:	b580      	push	{r7, lr}
 80076c2:	b084      	sub	sp, #16
 80076c4:	af00      	add	r7, sp, #0
 80076c6:	6078      	str	r0, [r7, #4]
 80076c8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Check the TIM complementary channel state */
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80076ca:	683b      	ldr	r3, [r7, #0]
 80076cc:	2b00      	cmp	r3, #0
 80076ce:	d109      	bne.n	80076e4 <HAL_TIMEx_PWMN_Start+0x24>
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80076d6:	b2db      	uxtb	r3, r3
 80076d8:	2b01      	cmp	r3, #1
 80076da:	bf14      	ite	ne
 80076dc:	2301      	movne	r3, #1
 80076de:	2300      	moveq	r3, #0
 80076e0:	b2db      	uxtb	r3, r3
 80076e2:	e022      	b.n	800772a <HAL_TIMEx_PWMN_Start+0x6a>
 80076e4:	683b      	ldr	r3, [r7, #0]
 80076e6:	2b04      	cmp	r3, #4
 80076e8:	d109      	bne.n	80076fe <HAL_TIMEx_PWMN_Start+0x3e>
 80076ea:	687b      	ldr	r3, [r7, #4]
 80076ec:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80076f0:	b2db      	uxtb	r3, r3
 80076f2:	2b01      	cmp	r3, #1
 80076f4:	bf14      	ite	ne
 80076f6:	2301      	movne	r3, #1
 80076f8:	2300      	moveq	r3, #0
 80076fa:	b2db      	uxtb	r3, r3
 80076fc:	e015      	b.n	800772a <HAL_TIMEx_PWMN_Start+0x6a>
 80076fe:	683b      	ldr	r3, [r7, #0]
 8007700:	2b08      	cmp	r3, #8
 8007702:	d109      	bne.n	8007718 <HAL_TIMEx_PWMN_Start+0x58>
 8007704:	687b      	ldr	r3, [r7, #4]
 8007706:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800770a:	b2db      	uxtb	r3, r3
 800770c:	2b01      	cmp	r3, #1
 800770e:	bf14      	ite	ne
 8007710:	2301      	movne	r3, #1
 8007712:	2300      	moveq	r3, #0
 8007714:	b2db      	uxtb	r3, r3
 8007716:	e008      	b.n	800772a <HAL_TIMEx_PWMN_Start+0x6a>
 8007718:	687b      	ldr	r3, [r7, #4]
 800771a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800771e:	b2db      	uxtb	r3, r3
 8007720:	2b01      	cmp	r3, #1
 8007722:	bf14      	ite	ne
 8007724:	2301      	movne	r3, #1
 8007726:	2300      	moveq	r3, #0
 8007728:	b2db      	uxtb	r3, r3
 800772a:	2b00      	cmp	r3, #0
 800772c:	d001      	beq.n	8007732 <HAL_TIMEx_PWMN_Start+0x72>
  {
    return HAL_ERROR;
 800772e:	2301      	movs	r3, #1
 8007730:	e059      	b.n	80077e6 <HAL_TIMEx_PWMN_Start+0x126>
  }

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8007732:	683b      	ldr	r3, [r7, #0]
 8007734:	2b00      	cmp	r3, #0
 8007736:	d104      	bne.n	8007742 <HAL_TIMEx_PWMN_Start+0x82>
 8007738:	687b      	ldr	r3, [r7, #4]
 800773a:	2202      	movs	r2, #2
 800773c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007740:	e013      	b.n	800776a <HAL_TIMEx_PWMN_Start+0xaa>
 8007742:	683b      	ldr	r3, [r7, #0]
 8007744:	2b04      	cmp	r3, #4
 8007746:	d104      	bne.n	8007752 <HAL_TIMEx_PWMN_Start+0x92>
 8007748:	687b      	ldr	r3, [r7, #4]
 800774a:	2202      	movs	r2, #2
 800774c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8007750:	e00b      	b.n	800776a <HAL_TIMEx_PWMN_Start+0xaa>
 8007752:	683b      	ldr	r3, [r7, #0]
 8007754:	2b08      	cmp	r3, #8
 8007756:	d104      	bne.n	8007762 <HAL_TIMEx_PWMN_Start+0xa2>
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	2202      	movs	r2, #2
 800775c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007760:	e003      	b.n	800776a <HAL_TIMEx_PWMN_Start+0xaa>
 8007762:	687b      	ldr	r3, [r7, #4]
 8007764:	2202      	movs	r2, #2
 8007766:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Enable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 800776a:	687b      	ldr	r3, [r7, #4]
 800776c:	681b      	ldr	r3, [r3, #0]
 800776e:	2204      	movs	r2, #4
 8007770:	6839      	ldr	r1, [r7, #0]
 8007772:	4618      	mov	r0, r3
 8007774:	f000 f8b2 	bl	80078dc <TIM_CCxNChannelCmd>

  /* Enable the Main Output */
  __HAL_TIM_MOE_ENABLE(htim);
 8007778:	687b      	ldr	r3, [r7, #4]
 800777a:	681b      	ldr	r3, [r3, #0]
 800777c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800777e:	687b      	ldr	r3, [r7, #4]
 8007780:	681b      	ldr	r3, [r3, #0]
 8007782:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8007786:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007788:	687b      	ldr	r3, [r7, #4]
 800778a:	681b      	ldr	r3, [r3, #0]
 800778c:	4a18      	ldr	r2, [pc, #96]	@ (80077f0 <HAL_TIMEx_PWMN_Start+0x130>)
 800778e:	4293      	cmp	r3, r2
 8007790:	d00e      	beq.n	80077b0 <HAL_TIMEx_PWMN_Start+0xf0>
 8007792:	687b      	ldr	r3, [r7, #4]
 8007794:	681b      	ldr	r3, [r3, #0]
 8007796:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800779a:	d009      	beq.n	80077b0 <HAL_TIMEx_PWMN_Start+0xf0>
 800779c:	687b      	ldr	r3, [r7, #4]
 800779e:	681b      	ldr	r3, [r3, #0]
 80077a0:	4a14      	ldr	r2, [pc, #80]	@ (80077f4 <HAL_TIMEx_PWMN_Start+0x134>)
 80077a2:	4293      	cmp	r3, r2
 80077a4:	d004      	beq.n	80077b0 <HAL_TIMEx_PWMN_Start+0xf0>
 80077a6:	687b      	ldr	r3, [r7, #4]
 80077a8:	681b      	ldr	r3, [r3, #0]
 80077aa:	4a13      	ldr	r2, [pc, #76]	@ (80077f8 <HAL_TIMEx_PWMN_Start+0x138>)
 80077ac:	4293      	cmp	r3, r2
 80077ae:	d111      	bne.n	80077d4 <HAL_TIMEx_PWMN_Start+0x114>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	681b      	ldr	r3, [r3, #0]
 80077b4:	689b      	ldr	r3, [r3, #8]
 80077b6:	f003 0307 	and.w	r3, r3, #7
 80077ba:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80077bc:	68fb      	ldr	r3, [r7, #12]
 80077be:	2b06      	cmp	r3, #6
 80077c0:	d010      	beq.n	80077e4 <HAL_TIMEx_PWMN_Start+0x124>
    {
      __HAL_TIM_ENABLE(htim);
 80077c2:	687b      	ldr	r3, [r7, #4]
 80077c4:	681b      	ldr	r3, [r3, #0]
 80077c6:	681a      	ldr	r2, [r3, #0]
 80077c8:	687b      	ldr	r3, [r7, #4]
 80077ca:	681b      	ldr	r3, [r3, #0]
 80077cc:	f042 0201 	orr.w	r2, r2, #1
 80077d0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80077d2:	e007      	b.n	80077e4 <HAL_TIMEx_PWMN_Start+0x124>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80077d4:	687b      	ldr	r3, [r7, #4]
 80077d6:	681b      	ldr	r3, [r3, #0]
 80077d8:	681a      	ldr	r2, [r3, #0]
 80077da:	687b      	ldr	r3, [r7, #4]
 80077dc:	681b      	ldr	r3, [r3, #0]
 80077de:	f042 0201 	orr.w	r2, r2, #1
 80077e2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80077e4:	2300      	movs	r3, #0
}
 80077e6:	4618      	mov	r0, r3
 80077e8:	3710      	adds	r7, #16
 80077ea:	46bd      	mov	sp, r7
 80077ec:	bd80      	pop	{r7, pc}
 80077ee:	bf00      	nop
 80077f0:	40012c00 	.word	0x40012c00
 80077f4:	40000400 	.word	0x40000400
 80077f8:	40000800 	.word	0x40000800

080077fc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80077fc:	b480      	push	{r7}
 80077fe:	b085      	sub	sp, #20
 8007800:	af00      	add	r7, sp, #0
 8007802:	6078      	str	r0, [r7, #4]
 8007804:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007806:	687b      	ldr	r3, [r7, #4]
 8007808:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800780c:	2b01      	cmp	r3, #1
 800780e:	d101      	bne.n	8007814 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007810:	2302      	movs	r3, #2
 8007812:	e046      	b.n	80078a2 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8007814:	687b      	ldr	r3, [r7, #4]
 8007816:	2201      	movs	r2, #1
 8007818:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800781c:	687b      	ldr	r3, [r7, #4]
 800781e:	2202      	movs	r2, #2
 8007820:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007824:	687b      	ldr	r3, [r7, #4]
 8007826:	681b      	ldr	r3, [r3, #0]
 8007828:	685b      	ldr	r3, [r3, #4]
 800782a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800782c:	687b      	ldr	r3, [r7, #4]
 800782e:	681b      	ldr	r3, [r3, #0]
 8007830:	689b      	ldr	r3, [r3, #8]
 8007832:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007834:	68fb      	ldr	r3, [r7, #12]
 8007836:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800783a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800783c:	683b      	ldr	r3, [r7, #0]
 800783e:	681b      	ldr	r3, [r3, #0]
 8007840:	68fa      	ldr	r2, [r7, #12]
 8007842:	4313      	orrs	r3, r2
 8007844:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007846:	687b      	ldr	r3, [r7, #4]
 8007848:	681b      	ldr	r3, [r3, #0]
 800784a:	68fa      	ldr	r2, [r7, #12]
 800784c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800784e:	687b      	ldr	r3, [r7, #4]
 8007850:	681b      	ldr	r3, [r3, #0]
 8007852:	4a16      	ldr	r2, [pc, #88]	@ (80078ac <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8007854:	4293      	cmp	r3, r2
 8007856:	d00e      	beq.n	8007876 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8007858:	687b      	ldr	r3, [r7, #4]
 800785a:	681b      	ldr	r3, [r3, #0]
 800785c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007860:	d009      	beq.n	8007876 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8007862:	687b      	ldr	r3, [r7, #4]
 8007864:	681b      	ldr	r3, [r3, #0]
 8007866:	4a12      	ldr	r2, [pc, #72]	@ (80078b0 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8007868:	4293      	cmp	r3, r2
 800786a:	d004      	beq.n	8007876 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800786c:	687b      	ldr	r3, [r7, #4]
 800786e:	681b      	ldr	r3, [r3, #0]
 8007870:	4a10      	ldr	r2, [pc, #64]	@ (80078b4 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8007872:	4293      	cmp	r3, r2
 8007874:	d10c      	bne.n	8007890 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007876:	68bb      	ldr	r3, [r7, #8]
 8007878:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800787c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800787e:	683b      	ldr	r3, [r7, #0]
 8007880:	685b      	ldr	r3, [r3, #4]
 8007882:	68ba      	ldr	r2, [r7, #8]
 8007884:	4313      	orrs	r3, r2
 8007886:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007888:	687b      	ldr	r3, [r7, #4]
 800788a:	681b      	ldr	r3, [r3, #0]
 800788c:	68ba      	ldr	r2, [r7, #8]
 800788e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007890:	687b      	ldr	r3, [r7, #4]
 8007892:	2201      	movs	r2, #1
 8007894:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8007898:	687b      	ldr	r3, [r7, #4]
 800789a:	2200      	movs	r2, #0
 800789c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80078a0:	2300      	movs	r3, #0
}
 80078a2:	4618      	mov	r0, r3
 80078a4:	3714      	adds	r7, #20
 80078a6:	46bd      	mov	sp, r7
 80078a8:	bc80      	pop	{r7}
 80078aa:	4770      	bx	lr
 80078ac:	40012c00 	.word	0x40012c00
 80078b0:	40000400 	.word	0x40000400
 80078b4:	40000800 	.word	0x40000800

080078b8 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80078b8:	b480      	push	{r7}
 80078ba:	b083      	sub	sp, #12
 80078bc:	af00      	add	r7, sp, #0
 80078be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80078c0:	bf00      	nop
 80078c2:	370c      	adds	r7, #12
 80078c4:	46bd      	mov	sp, r7
 80078c6:	bc80      	pop	{r7}
 80078c8:	4770      	bx	lr

080078ca <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80078ca:	b480      	push	{r7}
 80078cc:	b083      	sub	sp, #12
 80078ce:	af00      	add	r7, sp, #0
 80078d0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80078d2:	bf00      	nop
 80078d4:	370c      	adds	r7, #12
 80078d6:	46bd      	mov	sp, r7
 80078d8:	bc80      	pop	{r7}
 80078da:	4770      	bx	lr

080078dc <TIM_CCxNChannelCmd>:
  * @param  ChannelNState specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable.
  * @retval None
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
 80078dc:	b480      	push	{r7}
 80078de:	b087      	sub	sp, #28
 80078e0:	af00      	add	r7, sp, #0
 80078e2:	60f8      	str	r0, [r7, #12]
 80078e4:	60b9      	str	r1, [r7, #8]
 80078e6:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0xFU); /* 0xFU = 15 bits max shift */
 80078e8:	68bb      	ldr	r3, [r7, #8]
 80078ea:	f003 030f 	and.w	r3, r3, #15
 80078ee:	2204      	movs	r2, #4
 80078f0:	fa02 f303 	lsl.w	r3, r2, r3
 80078f4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 80078f6:	68fb      	ldr	r3, [r7, #12]
 80078f8:	6a1a      	ldr	r2, [r3, #32]
 80078fa:	697b      	ldr	r3, [r7, #20]
 80078fc:	43db      	mvns	r3, r3
 80078fe:	401a      	ands	r2, r3
 8007900:	68fb      	ldr	r3, [r7, #12]
 8007902:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0xFU)); /* 0xFU = 15 bits max shift */
 8007904:	68fb      	ldr	r3, [r7, #12]
 8007906:	6a1a      	ldr	r2, [r3, #32]
 8007908:	68bb      	ldr	r3, [r7, #8]
 800790a:	f003 030f 	and.w	r3, r3, #15
 800790e:	6879      	ldr	r1, [r7, #4]
 8007910:	fa01 f303 	lsl.w	r3, r1, r3
 8007914:	431a      	orrs	r2, r3
 8007916:	68fb      	ldr	r3, [r7, #12]
 8007918:	621a      	str	r2, [r3, #32]
}
 800791a:	bf00      	nop
 800791c:	371c      	adds	r7, #28
 800791e:	46bd      	mov	sp, r7
 8007920:	bc80      	pop	{r7}
 8007922:	4770      	bx	lr

08007924 <USB_CoreInit>:
  * @param  cfg pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8007924:	b480      	push	{r7}
 8007926:	b085      	sub	sp, #20
 8007928:	af00      	add	r7, sp, #0
 800792a:	60f8      	str	r0, [r7, #12]
 800792c:	4638      	mov	r0, r7
 800792e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 8007932:	2300      	movs	r3, #0
}
 8007934:	4618      	mov	r0, r3
 8007936:	3714      	adds	r7, #20
 8007938:	46bd      	mov	sp, r7
 800793a:	bc80      	pop	{r7}
 800793c:	4770      	bx	lr

0800793e <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 800793e:	b480      	push	{r7}
 8007940:	b085      	sub	sp, #20
 8007942:	af00      	add	r7, sp, #0
 8007944:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8007946:	687b      	ldr	r3, [r7, #4]
 8007948:	2200      	movs	r2, #0
 800794a:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 800794e:	f44f 433f 	mov.w	r3, #48896	@ 0xbf00
 8007952:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Set interrupt mask */
  USBx->CNTR = (uint16_t)winterruptmask;
 8007954:	68fb      	ldr	r3, [r7, #12]
 8007956:	b29a      	uxth	r2, r3
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800795e:	2300      	movs	r3, #0
}
 8007960:	4618      	mov	r0, r3
 8007962:	3714      	adds	r7, #20
 8007964:	46bd      	mov	sp, r7
 8007966:	bc80      	pop	{r7}
 8007968:	4770      	bx	lr

0800796a <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 800796a:	b480      	push	{r7}
 800796c:	b085      	sub	sp, #20
 800796e:	af00      	add	r7, sp, #0
 8007970:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8007972:	f44f 433f 	mov.w	r3, #48896	@ 0xbf00
 8007976:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 8007978:	687b      	ldr	r3, [r7, #4]
 800797a:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800797e:	b29a      	uxth	r2, r3
 8007980:	68fb      	ldr	r3, [r7, #12]
 8007982:	b29b      	uxth	r3, r3
 8007984:	43db      	mvns	r3, r3
 8007986:	b29b      	uxth	r3, r3
 8007988:	4013      	ands	r3, r2
 800798a:	b29a      	uxth	r2, r3
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8007992:	2300      	movs	r3, #0
}
 8007994:	4618      	mov	r0, r3
 8007996:	3714      	adds	r7, #20
 8007998:	46bd      	mov	sp, r7
 800799a:	bc80      	pop	{r7}
 800799c:	4770      	bx	lr

0800799e <USB_SetCurrentMode>:
  *          This parameter can be one of the these values:
  *            @arg USB_DEVICE_MODE Peripheral mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_TypeDef *USBx, USB_ModeTypeDef mode)
{
 800799e:	b480      	push	{r7}
 80079a0:	b083      	sub	sp, #12
 80079a2:	af00      	add	r7, sp, #0
 80079a4:	6078      	str	r0, [r7, #4]
 80079a6:	460b      	mov	r3, r1
 80079a8:	70fb      	strb	r3, [r7, #3]

  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 80079aa:	2300      	movs	r3, #0
}
 80079ac:	4618      	mov	r0, r3
 80079ae:	370c      	adds	r7, #12
 80079b0:	46bd      	mov	sp, r7
 80079b2:	bc80      	pop	{r7}
 80079b4:	4770      	bx	lr

080079b6 <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 80079b6:	b480      	push	{r7}
 80079b8:	b085      	sub	sp, #20
 80079ba:	af00      	add	r7, sp, #0
 80079bc:	60f8      	str	r0, [r7, #12]
 80079be:	4638      	mov	r0, r7
 80079c0:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 80079c4:	68fb      	ldr	r3, [r7, #12]
 80079c6:	2201      	movs	r2, #1
 80079c8:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 80079cc:	68fb      	ldr	r3, [r7, #12]
 80079ce:	2200      	movs	r2, #0
 80079d0:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 80079d4:	68fb      	ldr	r3, [r7, #12]
 80079d6:	2200      	movs	r2, #0
 80079d8:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 80079dc:	68fb      	ldr	r3, [r7, #12]
 80079de:	2200      	movs	r2, #0
 80079e0:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50

  return HAL_OK;
 80079e4:	2300      	movs	r3, #0
}
 80079e6:	4618      	mov	r0, r3
 80079e8:	3714      	adds	r7, #20
 80079ea:	46bd      	mov	sp, r7
 80079ec:	bc80      	pop	{r7}
 80079ee:	4770      	bx	lr

080079f0 <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 80079f0:	b480      	push	{r7}
 80079f2:	b09d      	sub	sp, #116	@ 0x74
 80079f4:	af00      	add	r7, sp, #0
 80079f6:	6078      	str	r0, [r7, #4]
 80079f8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 80079fa:	2300      	movs	r3, #0
 80079fc:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 8007a00:	687a      	ldr	r2, [r7, #4]
 8007a02:	683b      	ldr	r3, [r7, #0]
 8007a04:	781b      	ldrb	r3, [r3, #0]
 8007a06:	009b      	lsls	r3, r3, #2
 8007a08:	4413      	add	r3, r2
 8007a0a:	881b      	ldrh	r3, [r3, #0]
 8007a0c:	b29b      	uxth	r3, r3
 8007a0e:	f423 43ec 	bic.w	r3, r3, #30208	@ 0x7600
 8007a12:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007a16:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c

  /* initialize Endpoint */
  switch (ep->type)
 8007a1a:	683b      	ldr	r3, [r7, #0]
 8007a1c:	78db      	ldrb	r3, [r3, #3]
 8007a1e:	2b03      	cmp	r3, #3
 8007a20:	d81f      	bhi.n	8007a62 <USB_ActivateEndpoint+0x72>
 8007a22:	a201      	add	r2, pc, #4	@ (adr r2, 8007a28 <USB_ActivateEndpoint+0x38>)
 8007a24:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007a28:	08007a39 	.word	0x08007a39
 8007a2c:	08007a55 	.word	0x08007a55
 8007a30:	08007a6b 	.word	0x08007a6b
 8007a34:	08007a47 	.word	0x08007a47
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 8007a38:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8007a3c:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8007a40:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
      break;
 8007a44:	e012      	b.n	8007a6c <USB_ActivateEndpoint+0x7c>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 8007a46:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8007a4a:	f443 63c0 	orr.w	r3, r3, #1536	@ 0x600
 8007a4e:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
      break;
 8007a52:	e00b      	b.n	8007a6c <USB_ActivateEndpoint+0x7c>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 8007a54:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8007a58:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8007a5c:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
      break;
 8007a60:	e004      	b.n	8007a6c <USB_ActivateEndpoint+0x7c>

    default:
      ret = HAL_ERROR;
 8007a62:	2301      	movs	r3, #1
 8007a64:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
      break;
 8007a68:	e000      	b.n	8007a6c <USB_ActivateEndpoint+0x7c>
      break;
 8007a6a:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 8007a6c:	687a      	ldr	r2, [r7, #4]
 8007a6e:	683b      	ldr	r3, [r7, #0]
 8007a70:	781b      	ldrb	r3, [r3, #0]
 8007a72:	009b      	lsls	r3, r3, #2
 8007a74:	441a      	add	r2, r3
 8007a76:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8007a7a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007a7e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007a82:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007a86:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007a8a:	b29b      	uxth	r3, r3
 8007a8c:	8013      	strh	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 8007a8e:	687a      	ldr	r2, [r7, #4]
 8007a90:	683b      	ldr	r3, [r7, #0]
 8007a92:	781b      	ldrb	r3, [r3, #0]
 8007a94:	009b      	lsls	r3, r3, #2
 8007a96:	4413      	add	r3, r2
 8007a98:	881b      	ldrh	r3, [r3, #0]
 8007a9a:	b29b      	uxth	r3, r3
 8007a9c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007aa0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007aa4:	b29b      	uxth	r3, r3
 8007aa6:	683a      	ldr	r2, [r7, #0]
 8007aa8:	7812      	ldrb	r2, [r2, #0]
 8007aaa:	4313      	orrs	r3, r2
 8007aac:	f8a7 3066 	strh.w	r3, [r7, #102]	@ 0x66
 8007ab0:	687a      	ldr	r2, [r7, #4]
 8007ab2:	683b      	ldr	r3, [r7, #0]
 8007ab4:	781b      	ldrb	r3, [r3, #0]
 8007ab6:	009b      	lsls	r3, r3, #2
 8007ab8:	441a      	add	r2, r3
 8007aba:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 8007abe:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007ac2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007ac6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007aca:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007ace:	b29b      	uxth	r3, r3
 8007ad0:	8013      	strh	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 8007ad2:	683b      	ldr	r3, [r7, #0]
 8007ad4:	7b1b      	ldrb	r3, [r3, #12]
 8007ad6:	2b00      	cmp	r3, #0
 8007ad8:	f040 8178 	bne.w	8007dcc <USB_ActivateEndpoint+0x3dc>
  {
    if (ep->is_in != 0U)
 8007adc:	683b      	ldr	r3, [r7, #0]
 8007ade:	785b      	ldrb	r3, [r3, #1]
 8007ae0:	2b00      	cmp	r3, #0
 8007ae2:	f000 8084 	beq.w	8007bee <USB_ActivateEndpoint+0x1fe>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8007ae6:	687b      	ldr	r3, [r7, #4]
 8007ae8:	61bb      	str	r3, [r7, #24]
 8007aea:	687b      	ldr	r3, [r7, #4]
 8007aec:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007af0:	b29b      	uxth	r3, r3
 8007af2:	461a      	mov	r2, r3
 8007af4:	69bb      	ldr	r3, [r7, #24]
 8007af6:	4413      	add	r3, r2
 8007af8:	61bb      	str	r3, [r7, #24]
 8007afa:	683b      	ldr	r3, [r7, #0]
 8007afc:	781b      	ldrb	r3, [r3, #0]
 8007afe:	011a      	lsls	r2, r3, #4
 8007b00:	69bb      	ldr	r3, [r7, #24]
 8007b02:	4413      	add	r3, r2
 8007b04:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007b08:	617b      	str	r3, [r7, #20]
 8007b0a:	683b      	ldr	r3, [r7, #0]
 8007b0c:	88db      	ldrh	r3, [r3, #6]
 8007b0e:	085b      	lsrs	r3, r3, #1
 8007b10:	b29b      	uxth	r3, r3
 8007b12:	005b      	lsls	r3, r3, #1
 8007b14:	b29a      	uxth	r2, r3
 8007b16:	697b      	ldr	r3, [r7, #20]
 8007b18:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8007b1a:	687a      	ldr	r2, [r7, #4]
 8007b1c:	683b      	ldr	r3, [r7, #0]
 8007b1e:	781b      	ldrb	r3, [r3, #0]
 8007b20:	009b      	lsls	r3, r3, #2
 8007b22:	4413      	add	r3, r2
 8007b24:	881b      	ldrh	r3, [r3, #0]
 8007b26:	827b      	strh	r3, [r7, #18]
 8007b28:	8a7b      	ldrh	r3, [r7, #18]
 8007b2a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007b2e:	2b00      	cmp	r3, #0
 8007b30:	d01b      	beq.n	8007b6a <USB_ActivateEndpoint+0x17a>
 8007b32:	687a      	ldr	r2, [r7, #4]
 8007b34:	683b      	ldr	r3, [r7, #0]
 8007b36:	781b      	ldrb	r3, [r3, #0]
 8007b38:	009b      	lsls	r3, r3, #2
 8007b3a:	4413      	add	r3, r2
 8007b3c:	881b      	ldrh	r3, [r3, #0]
 8007b3e:	b29b      	uxth	r3, r3
 8007b40:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007b44:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007b48:	823b      	strh	r3, [r7, #16]
 8007b4a:	687a      	ldr	r2, [r7, #4]
 8007b4c:	683b      	ldr	r3, [r7, #0]
 8007b4e:	781b      	ldrb	r3, [r3, #0]
 8007b50:	009b      	lsls	r3, r3, #2
 8007b52:	441a      	add	r2, r3
 8007b54:	8a3b      	ldrh	r3, [r7, #16]
 8007b56:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007b5a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007b5e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007b62:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8007b66:	b29b      	uxth	r3, r3
 8007b68:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8007b6a:	683b      	ldr	r3, [r7, #0]
 8007b6c:	78db      	ldrb	r3, [r3, #3]
 8007b6e:	2b01      	cmp	r3, #1
 8007b70:	d020      	beq.n	8007bb4 <USB_ActivateEndpoint+0x1c4>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8007b72:	687a      	ldr	r2, [r7, #4]
 8007b74:	683b      	ldr	r3, [r7, #0]
 8007b76:	781b      	ldrb	r3, [r3, #0]
 8007b78:	009b      	lsls	r3, r3, #2
 8007b7a:	4413      	add	r3, r2
 8007b7c:	881b      	ldrh	r3, [r3, #0]
 8007b7e:	b29b      	uxth	r3, r3
 8007b80:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007b84:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007b88:	81bb      	strh	r3, [r7, #12]
 8007b8a:	89bb      	ldrh	r3, [r7, #12]
 8007b8c:	f083 0320 	eor.w	r3, r3, #32
 8007b90:	81bb      	strh	r3, [r7, #12]
 8007b92:	687a      	ldr	r2, [r7, #4]
 8007b94:	683b      	ldr	r3, [r7, #0]
 8007b96:	781b      	ldrb	r3, [r3, #0]
 8007b98:	009b      	lsls	r3, r3, #2
 8007b9a:	441a      	add	r2, r3
 8007b9c:	89bb      	ldrh	r3, [r7, #12]
 8007b9e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007ba2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007ba6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007baa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007bae:	b29b      	uxth	r3, r3
 8007bb0:	8013      	strh	r3, [r2, #0]
 8007bb2:	e2d5      	b.n	8008160 <USB_ActivateEndpoint+0x770>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8007bb4:	687a      	ldr	r2, [r7, #4]
 8007bb6:	683b      	ldr	r3, [r7, #0]
 8007bb8:	781b      	ldrb	r3, [r3, #0]
 8007bba:	009b      	lsls	r3, r3, #2
 8007bbc:	4413      	add	r3, r2
 8007bbe:	881b      	ldrh	r3, [r3, #0]
 8007bc0:	b29b      	uxth	r3, r3
 8007bc2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007bc6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007bca:	81fb      	strh	r3, [r7, #14]
 8007bcc:	687a      	ldr	r2, [r7, #4]
 8007bce:	683b      	ldr	r3, [r7, #0]
 8007bd0:	781b      	ldrb	r3, [r3, #0]
 8007bd2:	009b      	lsls	r3, r3, #2
 8007bd4:	441a      	add	r2, r3
 8007bd6:	89fb      	ldrh	r3, [r7, #14]
 8007bd8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007bdc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007be0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007be4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007be8:	b29b      	uxth	r3, r3
 8007bea:	8013      	strh	r3, [r2, #0]
 8007bec:	e2b8      	b.n	8008160 <USB_ActivateEndpoint+0x770>
      }
    }
    else
    {
      /* Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8007bee:	687b      	ldr	r3, [r7, #4]
 8007bf0:	633b      	str	r3, [r7, #48]	@ 0x30
 8007bf2:	687b      	ldr	r3, [r7, #4]
 8007bf4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007bf8:	b29b      	uxth	r3, r3
 8007bfa:	461a      	mov	r2, r3
 8007bfc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007bfe:	4413      	add	r3, r2
 8007c00:	633b      	str	r3, [r7, #48]	@ 0x30
 8007c02:	683b      	ldr	r3, [r7, #0]
 8007c04:	781b      	ldrb	r3, [r3, #0]
 8007c06:	011a      	lsls	r2, r3, #4
 8007c08:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c0a:	4413      	add	r3, r2
 8007c0c:	f503 6381 	add.w	r3, r3, #1032	@ 0x408
 8007c10:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007c12:	683b      	ldr	r3, [r7, #0]
 8007c14:	88db      	ldrh	r3, [r3, #6]
 8007c16:	085b      	lsrs	r3, r3, #1
 8007c18:	b29b      	uxth	r3, r3
 8007c1a:	005b      	lsls	r3, r3, #1
 8007c1c:	b29a      	uxth	r2, r3
 8007c1e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007c20:	801a      	strh	r2, [r3, #0]

      /* Set the endpoint Receive buffer counter */
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 8007c22:	687b      	ldr	r3, [r7, #4]
 8007c24:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007c26:	687b      	ldr	r3, [r7, #4]
 8007c28:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007c2c:	b29b      	uxth	r3, r3
 8007c2e:	461a      	mov	r2, r3
 8007c30:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007c32:	4413      	add	r3, r2
 8007c34:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007c36:	683b      	ldr	r3, [r7, #0]
 8007c38:	781b      	ldrb	r3, [r3, #0]
 8007c3a:	011a      	lsls	r2, r3, #4
 8007c3c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007c3e:	4413      	add	r3, r2
 8007c40:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8007c44:	627b      	str	r3, [r7, #36]	@ 0x24
 8007c46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c48:	881b      	ldrh	r3, [r3, #0]
 8007c4a:	b29b      	uxth	r3, r3
 8007c4c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007c50:	b29a      	uxth	r2, r3
 8007c52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c54:	801a      	strh	r2, [r3, #0]
 8007c56:	683b      	ldr	r3, [r7, #0]
 8007c58:	691b      	ldr	r3, [r3, #16]
 8007c5a:	2b3e      	cmp	r3, #62	@ 0x3e
 8007c5c:	d91d      	bls.n	8007c9a <USB_ActivateEndpoint+0x2aa>
 8007c5e:	683b      	ldr	r3, [r7, #0]
 8007c60:	691b      	ldr	r3, [r3, #16]
 8007c62:	095b      	lsrs	r3, r3, #5
 8007c64:	66bb      	str	r3, [r7, #104]	@ 0x68
 8007c66:	683b      	ldr	r3, [r7, #0]
 8007c68:	691b      	ldr	r3, [r3, #16]
 8007c6a:	f003 031f 	and.w	r3, r3, #31
 8007c6e:	2b00      	cmp	r3, #0
 8007c70:	d102      	bne.n	8007c78 <USB_ActivateEndpoint+0x288>
 8007c72:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8007c74:	3b01      	subs	r3, #1
 8007c76:	66bb      	str	r3, [r7, #104]	@ 0x68
 8007c78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c7a:	881b      	ldrh	r3, [r3, #0]
 8007c7c:	b29a      	uxth	r2, r3
 8007c7e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8007c80:	b29b      	uxth	r3, r3
 8007c82:	029b      	lsls	r3, r3, #10
 8007c84:	b29b      	uxth	r3, r3
 8007c86:	4313      	orrs	r3, r2
 8007c88:	b29b      	uxth	r3, r3
 8007c8a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007c8e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007c92:	b29a      	uxth	r2, r3
 8007c94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c96:	801a      	strh	r2, [r3, #0]
 8007c98:	e026      	b.n	8007ce8 <USB_ActivateEndpoint+0x2f8>
 8007c9a:	683b      	ldr	r3, [r7, #0]
 8007c9c:	691b      	ldr	r3, [r3, #16]
 8007c9e:	2b00      	cmp	r3, #0
 8007ca0:	d10a      	bne.n	8007cb8 <USB_ActivateEndpoint+0x2c8>
 8007ca2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007ca4:	881b      	ldrh	r3, [r3, #0]
 8007ca6:	b29b      	uxth	r3, r3
 8007ca8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007cac:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007cb0:	b29a      	uxth	r2, r3
 8007cb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007cb4:	801a      	strh	r2, [r3, #0]
 8007cb6:	e017      	b.n	8007ce8 <USB_ActivateEndpoint+0x2f8>
 8007cb8:	683b      	ldr	r3, [r7, #0]
 8007cba:	691b      	ldr	r3, [r3, #16]
 8007cbc:	085b      	lsrs	r3, r3, #1
 8007cbe:	66bb      	str	r3, [r7, #104]	@ 0x68
 8007cc0:	683b      	ldr	r3, [r7, #0]
 8007cc2:	691b      	ldr	r3, [r3, #16]
 8007cc4:	f003 0301 	and.w	r3, r3, #1
 8007cc8:	2b00      	cmp	r3, #0
 8007cca:	d002      	beq.n	8007cd2 <USB_ActivateEndpoint+0x2e2>
 8007ccc:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8007cce:	3301      	adds	r3, #1
 8007cd0:	66bb      	str	r3, [r7, #104]	@ 0x68
 8007cd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007cd4:	881b      	ldrh	r3, [r3, #0]
 8007cd6:	b29a      	uxth	r2, r3
 8007cd8:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8007cda:	b29b      	uxth	r3, r3
 8007cdc:	029b      	lsls	r3, r3, #10
 8007cde:	b29b      	uxth	r3, r3
 8007ce0:	4313      	orrs	r3, r2
 8007ce2:	b29a      	uxth	r2, r3
 8007ce4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007ce6:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8007ce8:	687a      	ldr	r2, [r7, #4]
 8007cea:	683b      	ldr	r3, [r7, #0]
 8007cec:	781b      	ldrb	r3, [r3, #0]
 8007cee:	009b      	lsls	r3, r3, #2
 8007cf0:	4413      	add	r3, r2
 8007cf2:	881b      	ldrh	r3, [r3, #0]
 8007cf4:	847b      	strh	r3, [r7, #34]	@ 0x22
 8007cf6:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8007cf8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007cfc:	2b00      	cmp	r3, #0
 8007cfe:	d01b      	beq.n	8007d38 <USB_ActivateEndpoint+0x348>
 8007d00:	687a      	ldr	r2, [r7, #4]
 8007d02:	683b      	ldr	r3, [r7, #0]
 8007d04:	781b      	ldrb	r3, [r3, #0]
 8007d06:	009b      	lsls	r3, r3, #2
 8007d08:	4413      	add	r3, r2
 8007d0a:	881b      	ldrh	r3, [r3, #0]
 8007d0c:	b29b      	uxth	r3, r3
 8007d0e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007d12:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007d16:	843b      	strh	r3, [r7, #32]
 8007d18:	687a      	ldr	r2, [r7, #4]
 8007d1a:	683b      	ldr	r3, [r7, #0]
 8007d1c:	781b      	ldrb	r3, [r3, #0]
 8007d1e:	009b      	lsls	r3, r3, #2
 8007d20:	441a      	add	r2, r3
 8007d22:	8c3b      	ldrh	r3, [r7, #32]
 8007d24:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007d28:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007d2c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8007d30:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007d34:	b29b      	uxth	r3, r3
 8007d36:	8013      	strh	r3, [r2, #0]

      if (ep->num == 0U)
 8007d38:	683b      	ldr	r3, [r7, #0]
 8007d3a:	781b      	ldrb	r3, [r3, #0]
 8007d3c:	2b00      	cmp	r3, #0
 8007d3e:	d124      	bne.n	8007d8a <USB_ActivateEndpoint+0x39a>
      {
        /* Configure VALID status for EP0 */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8007d40:	687a      	ldr	r2, [r7, #4]
 8007d42:	683b      	ldr	r3, [r7, #0]
 8007d44:	781b      	ldrb	r3, [r3, #0]
 8007d46:	009b      	lsls	r3, r3, #2
 8007d48:	4413      	add	r3, r2
 8007d4a:	881b      	ldrh	r3, [r3, #0]
 8007d4c:	b29b      	uxth	r3, r3
 8007d4e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8007d52:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007d56:	83bb      	strh	r3, [r7, #28]
 8007d58:	8bbb      	ldrh	r3, [r7, #28]
 8007d5a:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8007d5e:	83bb      	strh	r3, [r7, #28]
 8007d60:	8bbb      	ldrh	r3, [r7, #28]
 8007d62:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8007d66:	83bb      	strh	r3, [r7, #28]
 8007d68:	687a      	ldr	r2, [r7, #4]
 8007d6a:	683b      	ldr	r3, [r7, #0]
 8007d6c:	781b      	ldrb	r3, [r3, #0]
 8007d6e:	009b      	lsls	r3, r3, #2
 8007d70:	441a      	add	r2, r3
 8007d72:	8bbb      	ldrh	r3, [r7, #28]
 8007d74:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007d78:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007d7c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007d80:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007d84:	b29b      	uxth	r3, r3
 8007d86:	8013      	strh	r3, [r2, #0]
 8007d88:	e1ea      	b.n	8008160 <USB_ActivateEndpoint+0x770>
      }
      else
      {
        /* Configure NAK status for OUT Endpoint */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_NAK);
 8007d8a:	687a      	ldr	r2, [r7, #4]
 8007d8c:	683b      	ldr	r3, [r7, #0]
 8007d8e:	781b      	ldrb	r3, [r3, #0]
 8007d90:	009b      	lsls	r3, r3, #2
 8007d92:	4413      	add	r3, r2
 8007d94:	881b      	ldrh	r3, [r3, #0]
 8007d96:	b29b      	uxth	r3, r3
 8007d98:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8007d9c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007da0:	83fb      	strh	r3, [r7, #30]
 8007da2:	8bfb      	ldrh	r3, [r7, #30]
 8007da4:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8007da8:	83fb      	strh	r3, [r7, #30]
 8007daa:	687a      	ldr	r2, [r7, #4]
 8007dac:	683b      	ldr	r3, [r7, #0]
 8007dae:	781b      	ldrb	r3, [r3, #0]
 8007db0:	009b      	lsls	r3, r3, #2
 8007db2:	441a      	add	r2, r3
 8007db4:	8bfb      	ldrh	r3, [r7, #30]
 8007db6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007dba:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007dbe:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007dc2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007dc6:	b29b      	uxth	r3, r3
 8007dc8:	8013      	strh	r3, [r2, #0]
 8007dca:	e1c9      	b.n	8008160 <USB_ActivateEndpoint+0x770>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->type == EP_TYPE_BULK)
 8007dcc:	683b      	ldr	r3, [r7, #0]
 8007dce:	78db      	ldrb	r3, [r3, #3]
 8007dd0:	2b02      	cmp	r3, #2
 8007dd2:	d11e      	bne.n	8007e12 <USB_ActivateEndpoint+0x422>
    {
      /* Set bulk endpoint as double buffered */
      PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 8007dd4:	687a      	ldr	r2, [r7, #4]
 8007dd6:	683b      	ldr	r3, [r7, #0]
 8007dd8:	781b      	ldrb	r3, [r3, #0]
 8007dda:	009b      	lsls	r3, r3, #2
 8007ddc:	4413      	add	r3, r2
 8007dde:	881b      	ldrh	r3, [r3, #0]
 8007de0:	b29b      	uxth	r3, r3
 8007de2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007de6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007dea:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 8007dee:	687a      	ldr	r2, [r7, #4]
 8007df0:	683b      	ldr	r3, [r7, #0]
 8007df2:	781b      	ldrb	r3, [r3, #0]
 8007df4:	009b      	lsls	r3, r3, #2
 8007df6:	441a      	add	r2, r3
 8007df8:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 8007dfc:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007e00:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007e04:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 8007e08:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007e0c:	b29b      	uxth	r3, r3
 8007e0e:	8013      	strh	r3, [r2, #0]
 8007e10:	e01d      	b.n	8007e4e <USB_ActivateEndpoint+0x45e>
    }
    else
    {
      /* Set the ISOC endpoint in double buffer mode */
      PCD_CLEAR_EP_KIND(USBx, ep->num);
 8007e12:	687a      	ldr	r2, [r7, #4]
 8007e14:	683b      	ldr	r3, [r7, #0]
 8007e16:	781b      	ldrb	r3, [r3, #0]
 8007e18:	009b      	lsls	r3, r3, #2
 8007e1a:	4413      	add	r3, r2
 8007e1c:	881b      	ldrh	r3, [r3, #0]
 8007e1e:	b29b      	uxth	r3, r3
 8007e20:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 8007e24:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007e28:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
 8007e2c:	687a      	ldr	r2, [r7, #4]
 8007e2e:	683b      	ldr	r3, [r7, #0]
 8007e30:	781b      	ldrb	r3, [r3, #0]
 8007e32:	009b      	lsls	r3, r3, #2
 8007e34:	441a      	add	r2, r3
 8007e36:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 8007e3a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007e3e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007e42:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007e46:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007e4a:	b29b      	uxth	r3, r3
 8007e4c:	8013      	strh	r3, [r2, #0]
    }

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 8007e4e:	687b      	ldr	r3, [r7, #4]
 8007e50:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007e52:	687b      	ldr	r3, [r7, #4]
 8007e54:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007e58:	b29b      	uxth	r3, r3
 8007e5a:	461a      	mov	r2, r3
 8007e5c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007e5e:	4413      	add	r3, r2
 8007e60:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007e62:	683b      	ldr	r3, [r7, #0]
 8007e64:	781b      	ldrb	r3, [r3, #0]
 8007e66:	011a      	lsls	r2, r3, #4
 8007e68:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007e6a:	4413      	add	r3, r2
 8007e6c:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007e70:	65bb      	str	r3, [r7, #88]	@ 0x58
 8007e72:	683b      	ldr	r3, [r7, #0]
 8007e74:	891b      	ldrh	r3, [r3, #8]
 8007e76:	085b      	lsrs	r3, r3, #1
 8007e78:	b29b      	uxth	r3, r3
 8007e7a:	005b      	lsls	r3, r3, #1
 8007e7c:	b29a      	uxth	r2, r3
 8007e7e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8007e80:	801a      	strh	r2, [r3, #0]
 8007e82:	687b      	ldr	r3, [r7, #4]
 8007e84:	657b      	str	r3, [r7, #84]	@ 0x54
 8007e86:	687b      	ldr	r3, [r7, #4]
 8007e88:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007e8c:	b29b      	uxth	r3, r3
 8007e8e:	461a      	mov	r2, r3
 8007e90:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007e92:	4413      	add	r3, r2
 8007e94:	657b      	str	r3, [r7, #84]	@ 0x54
 8007e96:	683b      	ldr	r3, [r7, #0]
 8007e98:	781b      	ldrb	r3, [r3, #0]
 8007e9a:	011a      	lsls	r2, r3, #4
 8007e9c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007e9e:	4413      	add	r3, r2
 8007ea0:	f503 6381 	add.w	r3, r3, #1032	@ 0x408
 8007ea4:	653b      	str	r3, [r7, #80]	@ 0x50
 8007ea6:	683b      	ldr	r3, [r7, #0]
 8007ea8:	895b      	ldrh	r3, [r3, #10]
 8007eaa:	085b      	lsrs	r3, r3, #1
 8007eac:	b29b      	uxth	r3, r3
 8007eae:	005b      	lsls	r3, r3, #1
 8007eb0:	b29a      	uxth	r2, r3
 8007eb2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007eb4:	801a      	strh	r2, [r3, #0]

    if (ep->is_in == 0U)
 8007eb6:	683b      	ldr	r3, [r7, #0]
 8007eb8:	785b      	ldrb	r3, [r3, #1]
 8007eba:	2b00      	cmp	r3, #0
 8007ebc:	f040 8093 	bne.w	8007fe6 <USB_ActivateEndpoint+0x5f6>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8007ec0:	687a      	ldr	r2, [r7, #4]
 8007ec2:	683b      	ldr	r3, [r7, #0]
 8007ec4:	781b      	ldrb	r3, [r3, #0]
 8007ec6:	009b      	lsls	r3, r3, #2
 8007ec8:	4413      	add	r3, r2
 8007eca:	881b      	ldrh	r3, [r3, #0]
 8007ecc:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
 8007ed0:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8007ed4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007ed8:	2b00      	cmp	r3, #0
 8007eda:	d01b      	beq.n	8007f14 <USB_ActivateEndpoint+0x524>
 8007edc:	687a      	ldr	r2, [r7, #4]
 8007ede:	683b      	ldr	r3, [r7, #0]
 8007ee0:	781b      	ldrb	r3, [r3, #0]
 8007ee2:	009b      	lsls	r3, r3, #2
 8007ee4:	4413      	add	r3, r2
 8007ee6:	881b      	ldrh	r3, [r3, #0]
 8007ee8:	b29b      	uxth	r3, r3
 8007eea:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007eee:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007ef2:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 8007ef4:	687a      	ldr	r2, [r7, #4]
 8007ef6:	683b      	ldr	r3, [r7, #0]
 8007ef8:	781b      	ldrb	r3, [r3, #0]
 8007efa:	009b      	lsls	r3, r3, #2
 8007efc:	441a      	add	r2, r3
 8007efe:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8007f00:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007f04:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007f08:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8007f0c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007f10:	b29b      	uxth	r3, r3
 8007f12:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8007f14:	687a      	ldr	r2, [r7, #4]
 8007f16:	683b      	ldr	r3, [r7, #0]
 8007f18:	781b      	ldrb	r3, [r3, #0]
 8007f1a:	009b      	lsls	r3, r3, #2
 8007f1c:	4413      	add	r3, r2
 8007f1e:	881b      	ldrh	r3, [r3, #0]
 8007f20:	87bb      	strh	r3, [r7, #60]	@ 0x3c
 8007f22:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8007f24:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007f28:	2b00      	cmp	r3, #0
 8007f2a:	d01b      	beq.n	8007f64 <USB_ActivateEndpoint+0x574>
 8007f2c:	687a      	ldr	r2, [r7, #4]
 8007f2e:	683b      	ldr	r3, [r7, #0]
 8007f30:	781b      	ldrb	r3, [r3, #0]
 8007f32:	009b      	lsls	r3, r3, #2
 8007f34:	4413      	add	r3, r2
 8007f36:	881b      	ldrh	r3, [r3, #0]
 8007f38:	b29b      	uxth	r3, r3
 8007f3a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007f3e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007f42:	877b      	strh	r3, [r7, #58]	@ 0x3a
 8007f44:	687a      	ldr	r2, [r7, #4]
 8007f46:	683b      	ldr	r3, [r7, #0]
 8007f48:	781b      	ldrb	r3, [r3, #0]
 8007f4a:	009b      	lsls	r3, r3, #2
 8007f4c:	441a      	add	r2, r3
 8007f4e:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8007f50:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007f54:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007f58:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007f5c:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8007f60:	b29b      	uxth	r3, r3
 8007f62:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8007f64:	687a      	ldr	r2, [r7, #4]
 8007f66:	683b      	ldr	r3, [r7, #0]
 8007f68:	781b      	ldrb	r3, [r3, #0]
 8007f6a:	009b      	lsls	r3, r3, #2
 8007f6c:	4413      	add	r3, r2
 8007f6e:	881b      	ldrh	r3, [r3, #0]
 8007f70:	b29b      	uxth	r3, r3
 8007f72:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8007f76:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007f7a:	873b      	strh	r3, [r7, #56]	@ 0x38
 8007f7c:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8007f7e:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8007f82:	873b      	strh	r3, [r7, #56]	@ 0x38
 8007f84:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8007f86:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8007f8a:	873b      	strh	r3, [r7, #56]	@ 0x38
 8007f8c:	687a      	ldr	r2, [r7, #4]
 8007f8e:	683b      	ldr	r3, [r7, #0]
 8007f90:	781b      	ldrb	r3, [r3, #0]
 8007f92:	009b      	lsls	r3, r3, #2
 8007f94:	441a      	add	r2, r3
 8007f96:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8007f98:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007f9c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007fa0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007fa4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007fa8:	b29b      	uxth	r3, r3
 8007faa:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8007fac:	687a      	ldr	r2, [r7, #4]
 8007fae:	683b      	ldr	r3, [r7, #0]
 8007fb0:	781b      	ldrb	r3, [r3, #0]
 8007fb2:	009b      	lsls	r3, r3, #2
 8007fb4:	4413      	add	r3, r2
 8007fb6:	881b      	ldrh	r3, [r3, #0]
 8007fb8:	b29b      	uxth	r3, r3
 8007fba:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007fbe:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007fc2:	86fb      	strh	r3, [r7, #54]	@ 0x36
 8007fc4:	687a      	ldr	r2, [r7, #4]
 8007fc6:	683b      	ldr	r3, [r7, #0]
 8007fc8:	781b      	ldrb	r3, [r3, #0]
 8007fca:	009b      	lsls	r3, r3, #2
 8007fcc:	441a      	add	r2, r3
 8007fce:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8007fd0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007fd4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007fd8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007fdc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007fe0:	b29b      	uxth	r3, r3
 8007fe2:	8013      	strh	r3, [r2, #0]
 8007fe4:	e0bc      	b.n	8008160 <USB_ActivateEndpoint+0x770>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8007fe6:	687a      	ldr	r2, [r7, #4]
 8007fe8:	683b      	ldr	r3, [r7, #0]
 8007fea:	781b      	ldrb	r3, [r3, #0]
 8007fec:	009b      	lsls	r3, r3, #2
 8007fee:	4413      	add	r3, r2
 8007ff0:	881b      	ldrh	r3, [r3, #0]
 8007ff2:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 8007ff6:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8007ffa:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007ffe:	2b00      	cmp	r3, #0
 8008000:	d01d      	beq.n	800803e <USB_ActivateEndpoint+0x64e>
 8008002:	687a      	ldr	r2, [r7, #4]
 8008004:	683b      	ldr	r3, [r7, #0]
 8008006:	781b      	ldrb	r3, [r3, #0]
 8008008:	009b      	lsls	r3, r3, #2
 800800a:	4413      	add	r3, r2
 800800c:	881b      	ldrh	r3, [r3, #0]
 800800e:	b29b      	uxth	r3, r3
 8008010:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008014:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008018:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c
 800801c:	687a      	ldr	r2, [r7, #4]
 800801e:	683b      	ldr	r3, [r7, #0]
 8008020:	781b      	ldrb	r3, [r3, #0]
 8008022:	009b      	lsls	r3, r3, #2
 8008024:	441a      	add	r2, r3
 8008026:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 800802a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800802e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008032:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8008036:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800803a:	b29b      	uxth	r3, r3
 800803c:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800803e:	687a      	ldr	r2, [r7, #4]
 8008040:	683b      	ldr	r3, [r7, #0]
 8008042:	781b      	ldrb	r3, [r3, #0]
 8008044:	009b      	lsls	r3, r3, #2
 8008046:	4413      	add	r3, r2
 8008048:	881b      	ldrh	r3, [r3, #0]
 800804a:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a
 800804e:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8008052:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008056:	2b00      	cmp	r3, #0
 8008058:	d01d      	beq.n	8008096 <USB_ActivateEndpoint+0x6a6>
 800805a:	687a      	ldr	r2, [r7, #4]
 800805c:	683b      	ldr	r3, [r7, #0]
 800805e:	781b      	ldrb	r3, [r3, #0]
 8008060:	009b      	lsls	r3, r3, #2
 8008062:	4413      	add	r3, r2
 8008064:	881b      	ldrh	r3, [r3, #0]
 8008066:	b29b      	uxth	r3, r3
 8008068:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800806c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008070:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48
 8008074:	687a      	ldr	r2, [r7, #4]
 8008076:	683b      	ldr	r3, [r7, #0]
 8008078:	781b      	ldrb	r3, [r3, #0]
 800807a:	009b      	lsls	r3, r3, #2
 800807c:	441a      	add	r2, r3
 800807e:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 8008082:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008086:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800808a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800808e:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8008092:	b29b      	uxth	r3, r3
 8008094:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8008096:	683b      	ldr	r3, [r7, #0]
 8008098:	78db      	ldrb	r3, [r3, #3]
 800809a:	2b01      	cmp	r3, #1
 800809c:	d024      	beq.n	80080e8 <USB_ActivateEndpoint+0x6f8>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800809e:	687a      	ldr	r2, [r7, #4]
 80080a0:	683b      	ldr	r3, [r7, #0]
 80080a2:	781b      	ldrb	r3, [r3, #0]
 80080a4:	009b      	lsls	r3, r3, #2
 80080a6:	4413      	add	r3, r2
 80080a8:	881b      	ldrh	r3, [r3, #0]
 80080aa:	b29b      	uxth	r3, r3
 80080ac:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80080b0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80080b4:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
 80080b8:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 80080bc:	f083 0320 	eor.w	r3, r3, #32
 80080c0:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
 80080c4:	687a      	ldr	r2, [r7, #4]
 80080c6:	683b      	ldr	r3, [r7, #0]
 80080c8:	781b      	ldrb	r3, [r3, #0]
 80080ca:	009b      	lsls	r3, r3, #2
 80080cc:	441a      	add	r2, r3
 80080ce:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 80080d2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80080d6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80080da:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80080de:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80080e2:	b29b      	uxth	r3, r3
 80080e4:	8013      	strh	r3, [r2, #0]
 80080e6:	e01d      	b.n	8008124 <USB_ActivateEndpoint+0x734>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80080e8:	687a      	ldr	r2, [r7, #4]
 80080ea:	683b      	ldr	r3, [r7, #0]
 80080ec:	781b      	ldrb	r3, [r3, #0]
 80080ee:	009b      	lsls	r3, r3, #2
 80080f0:	4413      	add	r3, r2
 80080f2:	881b      	ldrh	r3, [r3, #0]
 80080f4:	b29b      	uxth	r3, r3
 80080f6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80080fa:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80080fe:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 8008102:	687a      	ldr	r2, [r7, #4]
 8008104:	683b      	ldr	r3, [r7, #0]
 8008106:	781b      	ldrb	r3, [r3, #0]
 8008108:	009b      	lsls	r3, r3, #2
 800810a:	441a      	add	r2, r3
 800810c:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8008110:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008114:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008118:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800811c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008120:	b29b      	uxth	r3, r3
 8008122:	8013      	strh	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8008124:	687a      	ldr	r2, [r7, #4]
 8008126:	683b      	ldr	r3, [r7, #0]
 8008128:	781b      	ldrb	r3, [r3, #0]
 800812a:	009b      	lsls	r3, r3, #2
 800812c:	4413      	add	r3, r2
 800812e:	881b      	ldrh	r3, [r3, #0]
 8008130:	b29b      	uxth	r3, r3
 8008132:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8008136:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800813a:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
 800813e:	687a      	ldr	r2, [r7, #4]
 8008140:	683b      	ldr	r3, [r7, #0]
 8008142:	781b      	ldrb	r3, [r3, #0]
 8008144:	009b      	lsls	r3, r3, #2
 8008146:	441a      	add	r2, r3
 8008148:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 800814c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008150:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008154:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008158:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800815c:	b29b      	uxth	r3, r3
 800815e:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return ret;
 8008160:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
}
 8008164:	4618      	mov	r0, r3
 8008166:	3774      	adds	r7, #116	@ 0x74
 8008168:	46bd      	mov	sp, r7
 800816a:	bc80      	pop	{r7}
 800816c:	4770      	bx	lr
 800816e:	bf00      	nop

08008170 <USB_DeactivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8008170:	b480      	push	{r7}
 8008172:	b08d      	sub	sp, #52	@ 0x34
 8008174:	af00      	add	r7, sp, #0
 8008176:	6078      	str	r0, [r7, #4]
 8008178:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 800817a:	683b      	ldr	r3, [r7, #0]
 800817c:	7b1b      	ldrb	r3, [r3, #12]
 800817e:	2b00      	cmp	r3, #0
 8008180:	f040 808e 	bne.w	80082a0 <USB_DeactivateEndpoint+0x130>
  {
    if (ep->is_in != 0U)
 8008184:	683b      	ldr	r3, [r7, #0]
 8008186:	785b      	ldrb	r3, [r3, #1]
 8008188:	2b00      	cmp	r3, #0
 800818a:	d044      	beq.n	8008216 <USB_DeactivateEndpoint+0xa6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800818c:	687a      	ldr	r2, [r7, #4]
 800818e:	683b      	ldr	r3, [r7, #0]
 8008190:	781b      	ldrb	r3, [r3, #0]
 8008192:	009b      	lsls	r3, r3, #2
 8008194:	4413      	add	r3, r2
 8008196:	881b      	ldrh	r3, [r3, #0]
 8008198:	81bb      	strh	r3, [r7, #12]
 800819a:	89bb      	ldrh	r3, [r7, #12]
 800819c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80081a0:	2b00      	cmp	r3, #0
 80081a2:	d01b      	beq.n	80081dc <USB_DeactivateEndpoint+0x6c>
 80081a4:	687a      	ldr	r2, [r7, #4]
 80081a6:	683b      	ldr	r3, [r7, #0]
 80081a8:	781b      	ldrb	r3, [r3, #0]
 80081aa:	009b      	lsls	r3, r3, #2
 80081ac:	4413      	add	r3, r2
 80081ae:	881b      	ldrh	r3, [r3, #0]
 80081b0:	b29b      	uxth	r3, r3
 80081b2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80081b6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80081ba:	817b      	strh	r3, [r7, #10]
 80081bc:	687a      	ldr	r2, [r7, #4]
 80081be:	683b      	ldr	r3, [r7, #0]
 80081c0:	781b      	ldrb	r3, [r3, #0]
 80081c2:	009b      	lsls	r3, r3, #2
 80081c4:	441a      	add	r2, r3
 80081c6:	897b      	ldrh	r3, [r7, #10]
 80081c8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80081cc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80081d0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80081d4:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80081d8:	b29b      	uxth	r3, r3
 80081da:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80081dc:	687a      	ldr	r2, [r7, #4]
 80081de:	683b      	ldr	r3, [r7, #0]
 80081e0:	781b      	ldrb	r3, [r3, #0]
 80081e2:	009b      	lsls	r3, r3, #2
 80081e4:	4413      	add	r3, r2
 80081e6:	881b      	ldrh	r3, [r3, #0]
 80081e8:	b29b      	uxth	r3, r3
 80081ea:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80081ee:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80081f2:	813b      	strh	r3, [r7, #8]
 80081f4:	687a      	ldr	r2, [r7, #4]
 80081f6:	683b      	ldr	r3, [r7, #0]
 80081f8:	781b      	ldrb	r3, [r3, #0]
 80081fa:	009b      	lsls	r3, r3, #2
 80081fc:	441a      	add	r2, r3
 80081fe:	893b      	ldrh	r3, [r7, #8]
 8008200:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008204:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008208:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800820c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008210:	b29b      	uxth	r3, r3
 8008212:	8013      	strh	r3, [r2, #0]
 8008214:	e192      	b.n	800853c <USB_DeactivateEndpoint+0x3cc>
    }

    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8008216:	687a      	ldr	r2, [r7, #4]
 8008218:	683b      	ldr	r3, [r7, #0]
 800821a:	781b      	ldrb	r3, [r3, #0]
 800821c:	009b      	lsls	r3, r3, #2
 800821e:	4413      	add	r3, r2
 8008220:	881b      	ldrh	r3, [r3, #0]
 8008222:	827b      	strh	r3, [r7, #18]
 8008224:	8a7b      	ldrh	r3, [r7, #18]
 8008226:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800822a:	2b00      	cmp	r3, #0
 800822c:	d01b      	beq.n	8008266 <USB_DeactivateEndpoint+0xf6>
 800822e:	687a      	ldr	r2, [r7, #4]
 8008230:	683b      	ldr	r3, [r7, #0]
 8008232:	781b      	ldrb	r3, [r3, #0]
 8008234:	009b      	lsls	r3, r3, #2
 8008236:	4413      	add	r3, r2
 8008238:	881b      	ldrh	r3, [r3, #0]
 800823a:	b29b      	uxth	r3, r3
 800823c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008240:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008244:	823b      	strh	r3, [r7, #16]
 8008246:	687a      	ldr	r2, [r7, #4]
 8008248:	683b      	ldr	r3, [r7, #0]
 800824a:	781b      	ldrb	r3, [r3, #0]
 800824c:	009b      	lsls	r3, r3, #2
 800824e:	441a      	add	r2, r3
 8008250:	8a3b      	ldrh	r3, [r7, #16]
 8008252:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008256:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800825a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800825e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008262:	b29b      	uxth	r3, r3
 8008264:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8008266:	687a      	ldr	r2, [r7, #4]
 8008268:	683b      	ldr	r3, [r7, #0]
 800826a:	781b      	ldrb	r3, [r3, #0]
 800826c:	009b      	lsls	r3, r3, #2
 800826e:	4413      	add	r3, r2
 8008270:	881b      	ldrh	r3, [r3, #0]
 8008272:	b29b      	uxth	r3, r3
 8008274:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8008278:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800827c:	81fb      	strh	r3, [r7, #14]
 800827e:	687a      	ldr	r2, [r7, #4]
 8008280:	683b      	ldr	r3, [r7, #0]
 8008282:	781b      	ldrb	r3, [r3, #0]
 8008284:	009b      	lsls	r3, r3, #2
 8008286:	441a      	add	r2, r3
 8008288:	89fb      	ldrh	r3, [r7, #14]
 800828a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800828e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008292:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008296:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800829a:	b29b      	uxth	r3, r3
 800829c:	8013      	strh	r3, [r2, #0]
 800829e:	e14d      	b.n	800853c <USB_DeactivateEndpoint+0x3cc>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->is_in == 0U)
 80082a0:	683b      	ldr	r3, [r7, #0]
 80082a2:	785b      	ldrb	r3, [r3, #1]
 80082a4:	2b00      	cmp	r3, #0
 80082a6:	f040 80a5 	bne.w	80083f4 <USB_DeactivateEndpoint+0x284>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80082aa:	687a      	ldr	r2, [r7, #4]
 80082ac:	683b      	ldr	r3, [r7, #0]
 80082ae:	781b      	ldrb	r3, [r3, #0]
 80082b0:	009b      	lsls	r3, r3, #2
 80082b2:	4413      	add	r3, r2
 80082b4:	881b      	ldrh	r3, [r3, #0]
 80082b6:	843b      	strh	r3, [r7, #32]
 80082b8:	8c3b      	ldrh	r3, [r7, #32]
 80082ba:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80082be:	2b00      	cmp	r3, #0
 80082c0:	d01b      	beq.n	80082fa <USB_DeactivateEndpoint+0x18a>
 80082c2:	687a      	ldr	r2, [r7, #4]
 80082c4:	683b      	ldr	r3, [r7, #0]
 80082c6:	781b      	ldrb	r3, [r3, #0]
 80082c8:	009b      	lsls	r3, r3, #2
 80082ca:	4413      	add	r3, r2
 80082cc:	881b      	ldrh	r3, [r3, #0]
 80082ce:	b29b      	uxth	r3, r3
 80082d0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80082d4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80082d8:	83fb      	strh	r3, [r7, #30]
 80082da:	687a      	ldr	r2, [r7, #4]
 80082dc:	683b      	ldr	r3, [r7, #0]
 80082de:	781b      	ldrb	r3, [r3, #0]
 80082e0:	009b      	lsls	r3, r3, #2
 80082e2:	441a      	add	r2, r3
 80082e4:	8bfb      	ldrh	r3, [r7, #30]
 80082e6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80082ea:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80082ee:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80082f2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80082f6:	b29b      	uxth	r3, r3
 80082f8:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80082fa:	687a      	ldr	r2, [r7, #4]
 80082fc:	683b      	ldr	r3, [r7, #0]
 80082fe:	781b      	ldrb	r3, [r3, #0]
 8008300:	009b      	lsls	r3, r3, #2
 8008302:	4413      	add	r3, r2
 8008304:	881b      	ldrh	r3, [r3, #0]
 8008306:	83bb      	strh	r3, [r7, #28]
 8008308:	8bbb      	ldrh	r3, [r7, #28]
 800830a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800830e:	2b00      	cmp	r3, #0
 8008310:	d01b      	beq.n	800834a <USB_DeactivateEndpoint+0x1da>
 8008312:	687a      	ldr	r2, [r7, #4]
 8008314:	683b      	ldr	r3, [r7, #0]
 8008316:	781b      	ldrb	r3, [r3, #0]
 8008318:	009b      	lsls	r3, r3, #2
 800831a:	4413      	add	r3, r2
 800831c:	881b      	ldrh	r3, [r3, #0]
 800831e:	b29b      	uxth	r3, r3
 8008320:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008324:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008328:	837b      	strh	r3, [r7, #26]
 800832a:	687a      	ldr	r2, [r7, #4]
 800832c:	683b      	ldr	r3, [r7, #0]
 800832e:	781b      	ldrb	r3, [r3, #0]
 8008330:	009b      	lsls	r3, r3, #2
 8008332:	441a      	add	r2, r3
 8008334:	8b7b      	ldrh	r3, [r7, #26]
 8008336:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800833a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800833e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008342:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8008346:	b29b      	uxth	r3, r3
 8008348:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 800834a:	687a      	ldr	r2, [r7, #4]
 800834c:	683b      	ldr	r3, [r7, #0]
 800834e:	781b      	ldrb	r3, [r3, #0]
 8008350:	009b      	lsls	r3, r3, #2
 8008352:	4413      	add	r3, r2
 8008354:	881b      	ldrh	r3, [r3, #0]
 8008356:	b29b      	uxth	r3, r3
 8008358:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800835c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008360:	833b      	strh	r3, [r7, #24]
 8008362:	687a      	ldr	r2, [r7, #4]
 8008364:	683b      	ldr	r3, [r7, #0]
 8008366:	781b      	ldrb	r3, [r3, #0]
 8008368:	009b      	lsls	r3, r3, #2
 800836a:	441a      	add	r2, r3
 800836c:	8b3b      	ldrh	r3, [r7, #24]
 800836e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008372:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008376:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800837a:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800837e:	b29b      	uxth	r3, r3
 8008380:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8008382:	687a      	ldr	r2, [r7, #4]
 8008384:	683b      	ldr	r3, [r7, #0]
 8008386:	781b      	ldrb	r3, [r3, #0]
 8008388:	009b      	lsls	r3, r3, #2
 800838a:	4413      	add	r3, r2
 800838c:	881b      	ldrh	r3, [r3, #0]
 800838e:	b29b      	uxth	r3, r3
 8008390:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8008394:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008398:	82fb      	strh	r3, [r7, #22]
 800839a:	687a      	ldr	r2, [r7, #4]
 800839c:	683b      	ldr	r3, [r7, #0]
 800839e:	781b      	ldrb	r3, [r3, #0]
 80083a0:	009b      	lsls	r3, r3, #2
 80083a2:	441a      	add	r2, r3
 80083a4:	8afb      	ldrh	r3, [r7, #22]
 80083a6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80083aa:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80083ae:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80083b2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80083b6:	b29b      	uxth	r3, r3
 80083b8:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80083ba:	687a      	ldr	r2, [r7, #4]
 80083bc:	683b      	ldr	r3, [r7, #0]
 80083be:	781b      	ldrb	r3, [r3, #0]
 80083c0:	009b      	lsls	r3, r3, #2
 80083c2:	4413      	add	r3, r2
 80083c4:	881b      	ldrh	r3, [r3, #0]
 80083c6:	b29b      	uxth	r3, r3
 80083c8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80083cc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80083d0:	82bb      	strh	r3, [r7, #20]
 80083d2:	687a      	ldr	r2, [r7, #4]
 80083d4:	683b      	ldr	r3, [r7, #0]
 80083d6:	781b      	ldrb	r3, [r3, #0]
 80083d8:	009b      	lsls	r3, r3, #2
 80083da:	441a      	add	r2, r3
 80083dc:	8abb      	ldrh	r3, [r7, #20]
 80083de:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80083e2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80083e6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80083ea:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80083ee:	b29b      	uxth	r3, r3
 80083f0:	8013      	strh	r3, [r2, #0]
 80083f2:	e0a3      	b.n	800853c <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80083f4:	687a      	ldr	r2, [r7, #4]
 80083f6:	683b      	ldr	r3, [r7, #0]
 80083f8:	781b      	ldrb	r3, [r3, #0]
 80083fa:	009b      	lsls	r3, r3, #2
 80083fc:	4413      	add	r3, r2
 80083fe:	881b      	ldrh	r3, [r3, #0]
 8008400:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 8008402:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8008404:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008408:	2b00      	cmp	r3, #0
 800840a:	d01b      	beq.n	8008444 <USB_DeactivateEndpoint+0x2d4>
 800840c:	687a      	ldr	r2, [r7, #4]
 800840e:	683b      	ldr	r3, [r7, #0]
 8008410:	781b      	ldrb	r3, [r3, #0]
 8008412:	009b      	lsls	r3, r3, #2
 8008414:	4413      	add	r3, r2
 8008416:	881b      	ldrh	r3, [r3, #0]
 8008418:	b29b      	uxth	r3, r3
 800841a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800841e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008422:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 8008424:	687a      	ldr	r2, [r7, #4]
 8008426:	683b      	ldr	r3, [r7, #0]
 8008428:	781b      	ldrb	r3, [r3, #0]
 800842a:	009b      	lsls	r3, r3, #2
 800842c:	441a      	add	r2, r3
 800842e:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8008430:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008434:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008438:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800843c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008440:	b29b      	uxth	r3, r3
 8008442:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8008444:	687a      	ldr	r2, [r7, #4]
 8008446:	683b      	ldr	r3, [r7, #0]
 8008448:	781b      	ldrb	r3, [r3, #0]
 800844a:	009b      	lsls	r3, r3, #2
 800844c:	4413      	add	r3, r2
 800844e:	881b      	ldrh	r3, [r3, #0]
 8008450:	857b      	strh	r3, [r7, #42]	@ 0x2a
 8008452:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8008454:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008458:	2b00      	cmp	r3, #0
 800845a:	d01b      	beq.n	8008494 <USB_DeactivateEndpoint+0x324>
 800845c:	687a      	ldr	r2, [r7, #4]
 800845e:	683b      	ldr	r3, [r7, #0]
 8008460:	781b      	ldrb	r3, [r3, #0]
 8008462:	009b      	lsls	r3, r3, #2
 8008464:	4413      	add	r3, r2
 8008466:	881b      	ldrh	r3, [r3, #0]
 8008468:	b29b      	uxth	r3, r3
 800846a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800846e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008472:	853b      	strh	r3, [r7, #40]	@ 0x28
 8008474:	687a      	ldr	r2, [r7, #4]
 8008476:	683b      	ldr	r3, [r7, #0]
 8008478:	781b      	ldrb	r3, [r3, #0]
 800847a:	009b      	lsls	r3, r3, #2
 800847c:	441a      	add	r2, r3
 800847e:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8008480:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008484:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008488:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800848c:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8008490:	b29b      	uxth	r3, r3
 8008492:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 8008494:	687a      	ldr	r2, [r7, #4]
 8008496:	683b      	ldr	r3, [r7, #0]
 8008498:	781b      	ldrb	r3, [r3, #0]
 800849a:	009b      	lsls	r3, r3, #2
 800849c:	4413      	add	r3, r2
 800849e:	881b      	ldrh	r3, [r3, #0]
 80084a0:	b29b      	uxth	r3, r3
 80084a2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80084a6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80084aa:	84fb      	strh	r3, [r7, #38]	@ 0x26
 80084ac:	687a      	ldr	r2, [r7, #4]
 80084ae:	683b      	ldr	r3, [r7, #0]
 80084b0:	781b      	ldrb	r3, [r3, #0]
 80084b2:	009b      	lsls	r3, r3, #2
 80084b4:	441a      	add	r2, r3
 80084b6:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80084b8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80084bc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80084c0:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80084c4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80084c8:	b29b      	uxth	r3, r3
 80084ca:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80084cc:	687a      	ldr	r2, [r7, #4]
 80084ce:	683b      	ldr	r3, [r7, #0]
 80084d0:	781b      	ldrb	r3, [r3, #0]
 80084d2:	009b      	lsls	r3, r3, #2
 80084d4:	4413      	add	r3, r2
 80084d6:	881b      	ldrh	r3, [r3, #0]
 80084d8:	b29b      	uxth	r3, r3
 80084da:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80084de:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80084e2:	84bb      	strh	r3, [r7, #36]	@ 0x24
 80084e4:	687a      	ldr	r2, [r7, #4]
 80084e6:	683b      	ldr	r3, [r7, #0]
 80084e8:	781b      	ldrb	r3, [r3, #0]
 80084ea:	009b      	lsls	r3, r3, #2
 80084ec:	441a      	add	r2, r3
 80084ee:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80084f0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80084f4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80084f8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80084fc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008500:	b29b      	uxth	r3, r3
 8008502:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8008504:	687a      	ldr	r2, [r7, #4]
 8008506:	683b      	ldr	r3, [r7, #0]
 8008508:	781b      	ldrb	r3, [r3, #0]
 800850a:	009b      	lsls	r3, r3, #2
 800850c:	4413      	add	r3, r2
 800850e:	881b      	ldrh	r3, [r3, #0]
 8008510:	b29b      	uxth	r3, r3
 8008512:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8008516:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800851a:	847b      	strh	r3, [r7, #34]	@ 0x22
 800851c:	687a      	ldr	r2, [r7, #4]
 800851e:	683b      	ldr	r3, [r7, #0]
 8008520:	781b      	ldrb	r3, [r3, #0]
 8008522:	009b      	lsls	r3, r3, #2
 8008524:	441a      	add	r2, r3
 8008526:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8008528:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800852c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008530:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008534:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008538:	b29b      	uxth	r3, r3
 800853a:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 800853c:	2300      	movs	r3, #0
}
 800853e:	4618      	mov	r0, r3
 8008540:	3734      	adds	r7, #52	@ 0x34
 8008542:	46bd      	mov	sp, r7
 8008544:	bc80      	pop	{r7}
 8008546:	4770      	bx	lr

08008548 <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8008548:	b580      	push	{r7, lr}
 800854a:	b0c2      	sub	sp, #264	@ 0x108
 800854c:	af00      	add	r7, sp, #0
 800854e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008552:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008556:	6018      	str	r0, [r3, #0]
 8008558:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800855c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008560:	6019      	str	r1, [r3, #0]
  uint16_t pmabuffer;
  uint16_t wEPVal;
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  /* IN endpoint */
  if (ep->is_in == 1U)
 8008562:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008566:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800856a:	681b      	ldr	r3, [r3, #0]
 800856c:	785b      	ldrb	r3, [r3, #1]
 800856e:	2b01      	cmp	r3, #1
 8008570:	f040 86b7 	bne.w	80092e2 <USB_EPStartXfer+0xd9a>
  {
    /*Multi packet transfer*/
    if (ep->xfer_len > ep->maxpacket)
 8008574:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008578:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800857c:	681b      	ldr	r3, [r3, #0]
 800857e:	699a      	ldr	r2, [r3, #24]
 8008580:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008584:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008588:	681b      	ldr	r3, [r3, #0]
 800858a:	691b      	ldr	r3, [r3, #16]
 800858c:	429a      	cmp	r2, r3
 800858e:	d908      	bls.n	80085a2 <USB_EPStartXfer+0x5a>
    {
      len = ep->maxpacket;
 8008590:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008594:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008598:	681b      	ldr	r3, [r3, #0]
 800859a:	691b      	ldr	r3, [r3, #16]
 800859c:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 80085a0:	e007      	b.n	80085b2 <USB_EPStartXfer+0x6a>
    }
    else
    {
      len = ep->xfer_len;
 80085a2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80085a6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80085aa:	681b      	ldr	r3, [r3, #0]
 80085ac:	699b      	ldr	r3, [r3, #24]
 80085ae:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 80085b2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80085b6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80085ba:	681b      	ldr	r3, [r3, #0]
 80085bc:	7b1b      	ldrb	r3, [r3, #12]
 80085be:	2b00      	cmp	r3, #0
 80085c0:	d13a      	bne.n	8008638 <USB_EPStartXfer+0xf0>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 80085c2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80085c6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80085ca:	681b      	ldr	r3, [r3, #0]
 80085cc:	6959      	ldr	r1, [r3, #20]
 80085ce:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80085d2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80085d6:	681b      	ldr	r3, [r3, #0]
 80085d8:	88da      	ldrh	r2, [r3, #6]
 80085da:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80085de:	b29b      	uxth	r3, r3
 80085e0:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 80085e4:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 80085e8:	6800      	ldr	r0, [r0, #0]
 80085ea:	f001 fc9c 	bl	8009f26 <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 80085ee:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80085f2:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80085f6:	681b      	ldr	r3, [r3, #0]
 80085f8:	613b      	str	r3, [r7, #16]
 80085fa:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80085fe:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008602:	681b      	ldr	r3, [r3, #0]
 8008604:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008608:	b29b      	uxth	r3, r3
 800860a:	461a      	mov	r2, r3
 800860c:	693b      	ldr	r3, [r7, #16]
 800860e:	4413      	add	r3, r2
 8008610:	613b      	str	r3, [r7, #16]
 8008612:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008616:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800861a:	681b      	ldr	r3, [r3, #0]
 800861c:	781b      	ldrb	r3, [r3, #0]
 800861e:	011a      	lsls	r2, r3, #4
 8008620:	693b      	ldr	r3, [r7, #16]
 8008622:	4413      	add	r3, r2
 8008624:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8008628:	60fb      	str	r3, [r7, #12]
 800862a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800862e:	b29a      	uxth	r2, r3
 8008630:	68fb      	ldr	r3, [r7, #12]
 8008632:	801a      	strh	r2, [r3, #0]
 8008634:	f000 be1f 	b.w	8009276 <USB_EPStartXfer+0xd2e>
    }
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 8008638:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800863c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008640:	681b      	ldr	r3, [r3, #0]
 8008642:	78db      	ldrb	r3, [r3, #3]
 8008644:	2b02      	cmp	r3, #2
 8008646:	f040 8462 	bne.w	8008f0e <USB_EPStartXfer+0x9c6>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 800864a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800864e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008652:	681b      	ldr	r3, [r3, #0]
 8008654:	6a1a      	ldr	r2, [r3, #32]
 8008656:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800865a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800865e:	681b      	ldr	r3, [r3, #0]
 8008660:	691b      	ldr	r3, [r3, #16]
 8008662:	429a      	cmp	r2, r3
 8008664:	f240 83df 	bls.w	8008e26 <USB_EPStartXfer+0x8de>
        {
          /* enable double buffer */
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 8008668:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800866c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008670:	681a      	ldr	r2, [r3, #0]
 8008672:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008676:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800867a:	681b      	ldr	r3, [r3, #0]
 800867c:	781b      	ldrb	r3, [r3, #0]
 800867e:	009b      	lsls	r3, r3, #2
 8008680:	4413      	add	r3, r2
 8008682:	881b      	ldrh	r3, [r3, #0]
 8008684:	b29b      	uxth	r3, r3
 8008686:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800868a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800868e:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 8008692:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008696:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800869a:	681a      	ldr	r2, [r3, #0]
 800869c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80086a0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80086a4:	681b      	ldr	r3, [r3, #0]
 80086a6:	781b      	ldrb	r3, [r3, #0]
 80086a8:	009b      	lsls	r3, r3, #2
 80086aa:	441a      	add	r2, r3
 80086ac:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 80086b0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80086b4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80086b8:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 80086bc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80086c0:	b29b      	uxth	r3, r3
 80086c2:	8013      	strh	r3, [r2, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 80086c4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80086c8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80086cc:	681b      	ldr	r3, [r3, #0]
 80086ce:	6a1a      	ldr	r2, [r3, #32]
 80086d0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80086d4:	1ad2      	subs	r2, r2, r3
 80086d6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80086da:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80086de:	681b      	ldr	r3, [r3, #0]
 80086e0:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 80086e2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80086e6:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80086ea:	681a      	ldr	r2, [r3, #0]
 80086ec:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80086f0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80086f4:	681b      	ldr	r3, [r3, #0]
 80086f6:	781b      	ldrb	r3, [r3, #0]
 80086f8:	009b      	lsls	r3, r3, #2
 80086fa:	4413      	add	r3, r2
 80086fc:	881b      	ldrh	r3, [r3, #0]
 80086fe:	b29b      	uxth	r3, r3
 8008700:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008704:	2b00      	cmp	r3, #0
 8008706:	f000 81c7 	beq.w	8008a98 <USB_EPStartXfer+0x550>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800870a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800870e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008712:	681b      	ldr	r3, [r3, #0]
 8008714:	633b      	str	r3, [r7, #48]	@ 0x30
 8008716:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800871a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800871e:	681b      	ldr	r3, [r3, #0]
 8008720:	785b      	ldrb	r3, [r3, #1]
 8008722:	2b00      	cmp	r3, #0
 8008724:	d177      	bne.n	8008816 <USB_EPStartXfer+0x2ce>
 8008726:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800872a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800872e:	681b      	ldr	r3, [r3, #0]
 8008730:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008732:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008736:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800873a:	681b      	ldr	r3, [r3, #0]
 800873c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008740:	b29b      	uxth	r3, r3
 8008742:	461a      	mov	r2, r3
 8008744:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008746:	4413      	add	r3, r2
 8008748:	62bb      	str	r3, [r7, #40]	@ 0x28
 800874a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800874e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008752:	681b      	ldr	r3, [r3, #0]
 8008754:	781b      	ldrb	r3, [r3, #0]
 8008756:	011a      	lsls	r2, r3, #4
 8008758:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800875a:	4413      	add	r3, r2
 800875c:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8008760:	627b      	str	r3, [r7, #36]	@ 0x24
 8008762:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008764:	881b      	ldrh	r3, [r3, #0]
 8008766:	b29b      	uxth	r3, r3
 8008768:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800876c:	b29a      	uxth	r2, r3
 800876e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008770:	801a      	strh	r2, [r3, #0]
 8008772:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008776:	2b3e      	cmp	r3, #62	@ 0x3e
 8008778:	d921      	bls.n	80087be <USB_EPStartXfer+0x276>
 800877a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800877e:	095b      	lsrs	r3, r3, #5
 8008780:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8008784:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008788:	f003 031f 	and.w	r3, r3, #31
 800878c:	2b00      	cmp	r3, #0
 800878e:	d104      	bne.n	800879a <USB_EPStartXfer+0x252>
 8008790:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 8008794:	3b01      	subs	r3, #1
 8008796:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 800879a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800879c:	881b      	ldrh	r3, [r3, #0]
 800879e:	b29a      	uxth	r2, r3
 80087a0:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 80087a4:	b29b      	uxth	r3, r3
 80087a6:	029b      	lsls	r3, r3, #10
 80087a8:	b29b      	uxth	r3, r3
 80087aa:	4313      	orrs	r3, r2
 80087ac:	b29b      	uxth	r3, r3
 80087ae:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80087b2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80087b6:	b29a      	uxth	r2, r3
 80087b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80087ba:	801a      	strh	r2, [r3, #0]
 80087bc:	e050      	b.n	8008860 <USB_EPStartXfer+0x318>
 80087be:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80087c2:	2b00      	cmp	r3, #0
 80087c4:	d10a      	bne.n	80087dc <USB_EPStartXfer+0x294>
 80087c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80087c8:	881b      	ldrh	r3, [r3, #0]
 80087ca:	b29b      	uxth	r3, r3
 80087cc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80087d0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80087d4:	b29a      	uxth	r2, r3
 80087d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80087d8:	801a      	strh	r2, [r3, #0]
 80087da:	e041      	b.n	8008860 <USB_EPStartXfer+0x318>
 80087dc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80087e0:	085b      	lsrs	r3, r3, #1
 80087e2:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 80087e6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80087ea:	f003 0301 	and.w	r3, r3, #1
 80087ee:	2b00      	cmp	r3, #0
 80087f0:	d004      	beq.n	80087fc <USB_EPStartXfer+0x2b4>
 80087f2:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 80087f6:	3301      	adds	r3, #1
 80087f8:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 80087fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80087fe:	881b      	ldrh	r3, [r3, #0]
 8008800:	b29a      	uxth	r2, r3
 8008802:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 8008806:	b29b      	uxth	r3, r3
 8008808:	029b      	lsls	r3, r3, #10
 800880a:	b29b      	uxth	r3, r3
 800880c:	4313      	orrs	r3, r2
 800880e:	b29a      	uxth	r2, r3
 8008810:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008812:	801a      	strh	r2, [r3, #0]
 8008814:	e024      	b.n	8008860 <USB_EPStartXfer+0x318>
 8008816:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800881a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800881e:	681b      	ldr	r3, [r3, #0]
 8008820:	785b      	ldrb	r3, [r3, #1]
 8008822:	2b01      	cmp	r3, #1
 8008824:	d11c      	bne.n	8008860 <USB_EPStartXfer+0x318>
 8008826:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800882a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800882e:	681b      	ldr	r3, [r3, #0]
 8008830:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008834:	b29b      	uxth	r3, r3
 8008836:	461a      	mov	r2, r3
 8008838:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800883a:	4413      	add	r3, r2
 800883c:	633b      	str	r3, [r7, #48]	@ 0x30
 800883e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008842:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008846:	681b      	ldr	r3, [r3, #0]
 8008848:	781b      	ldrb	r3, [r3, #0]
 800884a:	011a      	lsls	r2, r3, #4
 800884c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800884e:	4413      	add	r3, r2
 8008850:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8008854:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008856:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800885a:	b29a      	uxth	r2, r3
 800885c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800885e:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 8008860:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008864:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008868:	681b      	ldr	r3, [r3, #0]
 800886a:	895b      	ldrh	r3, [r3, #10]
 800886c:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8008870:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008874:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008878:	681b      	ldr	r3, [r3, #0]
 800887a:	6959      	ldr	r1, [r3, #20]
 800887c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008880:	b29b      	uxth	r3, r3
 8008882:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8008886:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 800888a:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 800888e:	6800      	ldr	r0, [r0, #0]
 8008890:	f001 fb49 	bl	8009f26 <USB_WritePMA>
            ep->xfer_buff += len;
 8008894:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008898:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800889c:	681b      	ldr	r3, [r3, #0]
 800889e:	695a      	ldr	r2, [r3, #20]
 80088a0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80088a4:	441a      	add	r2, r3
 80088a6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80088aa:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80088ae:	681b      	ldr	r3, [r3, #0]
 80088b0:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 80088b2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80088b6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80088ba:	681b      	ldr	r3, [r3, #0]
 80088bc:	6a1a      	ldr	r2, [r3, #32]
 80088be:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80088c2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80088c6:	681b      	ldr	r3, [r3, #0]
 80088c8:	691b      	ldr	r3, [r3, #16]
 80088ca:	429a      	cmp	r2, r3
 80088cc:	d90f      	bls.n	80088ee <USB_EPStartXfer+0x3a6>
            {
              ep->xfer_len_db -= len;
 80088ce:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80088d2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80088d6:	681b      	ldr	r3, [r3, #0]
 80088d8:	6a1a      	ldr	r2, [r3, #32]
 80088da:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80088de:	1ad2      	subs	r2, r2, r3
 80088e0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80088e4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80088e8:	681b      	ldr	r3, [r3, #0]
 80088ea:	621a      	str	r2, [r3, #32]
 80088ec:	e00e      	b.n	800890c <USB_EPStartXfer+0x3c4>
            }
            else
            {
              len = ep->xfer_len_db;
 80088ee:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80088f2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80088f6:	681b      	ldr	r3, [r3, #0]
 80088f8:	6a1b      	ldr	r3, [r3, #32]
 80088fa:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
              ep->xfer_len_db = 0U;
 80088fe:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008902:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008906:	681b      	ldr	r3, [r3, #0]
 8008908:	2200      	movs	r2, #0
 800890a:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800890c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008910:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008914:	681b      	ldr	r3, [r3, #0]
 8008916:	785b      	ldrb	r3, [r3, #1]
 8008918:	2b00      	cmp	r3, #0
 800891a:	d177      	bne.n	8008a0c <USB_EPStartXfer+0x4c4>
 800891c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008920:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008924:	681b      	ldr	r3, [r3, #0]
 8008926:	61bb      	str	r3, [r7, #24]
 8008928:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800892c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008930:	681b      	ldr	r3, [r3, #0]
 8008932:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008936:	b29b      	uxth	r3, r3
 8008938:	461a      	mov	r2, r3
 800893a:	69bb      	ldr	r3, [r7, #24]
 800893c:	4413      	add	r3, r2
 800893e:	61bb      	str	r3, [r7, #24]
 8008940:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008944:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008948:	681b      	ldr	r3, [r3, #0]
 800894a:	781b      	ldrb	r3, [r3, #0]
 800894c:	011a      	lsls	r2, r3, #4
 800894e:	69bb      	ldr	r3, [r7, #24]
 8008950:	4413      	add	r3, r2
 8008952:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8008956:	617b      	str	r3, [r7, #20]
 8008958:	697b      	ldr	r3, [r7, #20]
 800895a:	881b      	ldrh	r3, [r3, #0]
 800895c:	b29b      	uxth	r3, r3
 800895e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008962:	b29a      	uxth	r2, r3
 8008964:	697b      	ldr	r3, [r7, #20]
 8008966:	801a      	strh	r2, [r3, #0]
 8008968:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800896c:	2b3e      	cmp	r3, #62	@ 0x3e
 800896e:	d921      	bls.n	80089b4 <USB_EPStartXfer+0x46c>
 8008970:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008974:	095b      	lsrs	r3, r3, #5
 8008976:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 800897a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800897e:	f003 031f 	and.w	r3, r3, #31
 8008982:	2b00      	cmp	r3, #0
 8008984:	d104      	bne.n	8008990 <USB_EPStartXfer+0x448>
 8008986:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800898a:	3b01      	subs	r3, #1
 800898c:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8008990:	697b      	ldr	r3, [r7, #20]
 8008992:	881b      	ldrh	r3, [r3, #0]
 8008994:	b29a      	uxth	r2, r3
 8008996:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800899a:	b29b      	uxth	r3, r3
 800899c:	029b      	lsls	r3, r3, #10
 800899e:	b29b      	uxth	r3, r3
 80089a0:	4313      	orrs	r3, r2
 80089a2:	b29b      	uxth	r3, r3
 80089a4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80089a8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80089ac:	b29a      	uxth	r2, r3
 80089ae:	697b      	ldr	r3, [r7, #20]
 80089b0:	801a      	strh	r2, [r3, #0]
 80089b2:	e056      	b.n	8008a62 <USB_EPStartXfer+0x51a>
 80089b4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80089b8:	2b00      	cmp	r3, #0
 80089ba:	d10a      	bne.n	80089d2 <USB_EPStartXfer+0x48a>
 80089bc:	697b      	ldr	r3, [r7, #20]
 80089be:	881b      	ldrh	r3, [r3, #0]
 80089c0:	b29b      	uxth	r3, r3
 80089c2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80089c6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80089ca:	b29a      	uxth	r2, r3
 80089cc:	697b      	ldr	r3, [r7, #20]
 80089ce:	801a      	strh	r2, [r3, #0]
 80089d0:	e047      	b.n	8008a62 <USB_EPStartXfer+0x51a>
 80089d2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80089d6:	085b      	lsrs	r3, r3, #1
 80089d8:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 80089dc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80089e0:	f003 0301 	and.w	r3, r3, #1
 80089e4:	2b00      	cmp	r3, #0
 80089e6:	d004      	beq.n	80089f2 <USB_EPStartXfer+0x4aa>
 80089e8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80089ec:	3301      	adds	r3, #1
 80089ee:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 80089f2:	697b      	ldr	r3, [r7, #20]
 80089f4:	881b      	ldrh	r3, [r3, #0]
 80089f6:	b29a      	uxth	r2, r3
 80089f8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80089fc:	b29b      	uxth	r3, r3
 80089fe:	029b      	lsls	r3, r3, #10
 8008a00:	b29b      	uxth	r3, r3
 8008a02:	4313      	orrs	r3, r2
 8008a04:	b29a      	uxth	r2, r3
 8008a06:	697b      	ldr	r3, [r7, #20]
 8008a08:	801a      	strh	r2, [r3, #0]
 8008a0a:	e02a      	b.n	8008a62 <USB_EPStartXfer+0x51a>
 8008a0c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008a10:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008a14:	681b      	ldr	r3, [r3, #0]
 8008a16:	785b      	ldrb	r3, [r3, #1]
 8008a18:	2b01      	cmp	r3, #1
 8008a1a:	d122      	bne.n	8008a62 <USB_EPStartXfer+0x51a>
 8008a1c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008a20:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008a24:	681b      	ldr	r3, [r3, #0]
 8008a26:	623b      	str	r3, [r7, #32]
 8008a28:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008a2c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008a30:	681b      	ldr	r3, [r3, #0]
 8008a32:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008a36:	b29b      	uxth	r3, r3
 8008a38:	461a      	mov	r2, r3
 8008a3a:	6a3b      	ldr	r3, [r7, #32]
 8008a3c:	4413      	add	r3, r2
 8008a3e:	623b      	str	r3, [r7, #32]
 8008a40:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008a44:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008a48:	681b      	ldr	r3, [r3, #0]
 8008a4a:	781b      	ldrb	r3, [r3, #0]
 8008a4c:	011a      	lsls	r2, r3, #4
 8008a4e:	6a3b      	ldr	r3, [r7, #32]
 8008a50:	4413      	add	r3, r2
 8008a52:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8008a56:	61fb      	str	r3, [r7, #28]
 8008a58:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008a5c:	b29a      	uxth	r2, r3
 8008a5e:	69fb      	ldr	r3, [r7, #28]
 8008a60:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 8008a62:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008a66:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008a6a:	681b      	ldr	r3, [r3, #0]
 8008a6c:	891b      	ldrh	r3, [r3, #8]
 8008a6e:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8008a72:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008a76:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008a7a:	681b      	ldr	r3, [r3, #0]
 8008a7c:	6959      	ldr	r1, [r3, #20]
 8008a7e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008a82:	b29b      	uxth	r3, r3
 8008a84:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8008a88:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 8008a8c:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 8008a90:	6800      	ldr	r0, [r0, #0]
 8008a92:	f001 fa48 	bl	8009f26 <USB_WritePMA>
 8008a96:	e3ee      	b.n	8009276 <USB_EPStartXfer+0xd2e>
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8008a98:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008a9c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008aa0:	681b      	ldr	r3, [r3, #0]
 8008aa2:	785b      	ldrb	r3, [r3, #1]
 8008aa4:	2b00      	cmp	r3, #0
 8008aa6:	d177      	bne.n	8008b98 <USB_EPStartXfer+0x650>
 8008aa8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008aac:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008ab0:	681b      	ldr	r3, [r3, #0]
 8008ab2:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008ab4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008ab8:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008abc:	681b      	ldr	r3, [r3, #0]
 8008abe:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008ac2:	b29b      	uxth	r3, r3
 8008ac4:	461a      	mov	r2, r3
 8008ac6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008ac8:	4413      	add	r3, r2
 8008aca:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008acc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008ad0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008ad4:	681b      	ldr	r3, [r3, #0]
 8008ad6:	781b      	ldrb	r3, [r3, #0]
 8008ad8:	011a      	lsls	r2, r3, #4
 8008ada:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008adc:	4413      	add	r3, r2
 8008ade:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8008ae2:	647b      	str	r3, [r7, #68]	@ 0x44
 8008ae4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008ae6:	881b      	ldrh	r3, [r3, #0]
 8008ae8:	b29b      	uxth	r3, r3
 8008aea:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008aee:	b29a      	uxth	r2, r3
 8008af0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008af2:	801a      	strh	r2, [r3, #0]
 8008af4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008af8:	2b3e      	cmp	r3, #62	@ 0x3e
 8008afa:	d921      	bls.n	8008b40 <USB_EPStartXfer+0x5f8>
 8008afc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008b00:	095b      	lsrs	r3, r3, #5
 8008b02:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8008b06:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008b0a:	f003 031f 	and.w	r3, r3, #31
 8008b0e:	2b00      	cmp	r3, #0
 8008b10:	d104      	bne.n	8008b1c <USB_EPStartXfer+0x5d4>
 8008b12:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8008b16:	3b01      	subs	r3, #1
 8008b18:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8008b1c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008b1e:	881b      	ldrh	r3, [r3, #0]
 8008b20:	b29a      	uxth	r2, r3
 8008b22:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8008b26:	b29b      	uxth	r3, r3
 8008b28:	029b      	lsls	r3, r3, #10
 8008b2a:	b29b      	uxth	r3, r3
 8008b2c:	4313      	orrs	r3, r2
 8008b2e:	b29b      	uxth	r3, r3
 8008b30:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008b34:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008b38:	b29a      	uxth	r2, r3
 8008b3a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008b3c:	801a      	strh	r2, [r3, #0]
 8008b3e:	e056      	b.n	8008bee <USB_EPStartXfer+0x6a6>
 8008b40:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008b44:	2b00      	cmp	r3, #0
 8008b46:	d10a      	bne.n	8008b5e <USB_EPStartXfer+0x616>
 8008b48:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008b4a:	881b      	ldrh	r3, [r3, #0]
 8008b4c:	b29b      	uxth	r3, r3
 8008b4e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008b52:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008b56:	b29a      	uxth	r2, r3
 8008b58:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008b5a:	801a      	strh	r2, [r3, #0]
 8008b5c:	e047      	b.n	8008bee <USB_EPStartXfer+0x6a6>
 8008b5e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008b62:	085b      	lsrs	r3, r3, #1
 8008b64:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8008b68:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008b6c:	f003 0301 	and.w	r3, r3, #1
 8008b70:	2b00      	cmp	r3, #0
 8008b72:	d004      	beq.n	8008b7e <USB_EPStartXfer+0x636>
 8008b74:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8008b78:	3301      	adds	r3, #1
 8008b7a:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8008b7e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008b80:	881b      	ldrh	r3, [r3, #0]
 8008b82:	b29a      	uxth	r2, r3
 8008b84:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8008b88:	b29b      	uxth	r3, r3
 8008b8a:	029b      	lsls	r3, r3, #10
 8008b8c:	b29b      	uxth	r3, r3
 8008b8e:	4313      	orrs	r3, r2
 8008b90:	b29a      	uxth	r2, r3
 8008b92:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008b94:	801a      	strh	r2, [r3, #0]
 8008b96:	e02a      	b.n	8008bee <USB_EPStartXfer+0x6a6>
 8008b98:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008b9c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008ba0:	681b      	ldr	r3, [r3, #0]
 8008ba2:	785b      	ldrb	r3, [r3, #1]
 8008ba4:	2b01      	cmp	r3, #1
 8008ba6:	d122      	bne.n	8008bee <USB_EPStartXfer+0x6a6>
 8008ba8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008bac:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008bb0:	681b      	ldr	r3, [r3, #0]
 8008bb2:	653b      	str	r3, [r7, #80]	@ 0x50
 8008bb4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008bb8:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008bbc:	681b      	ldr	r3, [r3, #0]
 8008bbe:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008bc2:	b29b      	uxth	r3, r3
 8008bc4:	461a      	mov	r2, r3
 8008bc6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008bc8:	4413      	add	r3, r2
 8008bca:	653b      	str	r3, [r7, #80]	@ 0x50
 8008bcc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008bd0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008bd4:	681b      	ldr	r3, [r3, #0]
 8008bd6:	781b      	ldrb	r3, [r3, #0]
 8008bd8:	011a      	lsls	r2, r3, #4
 8008bda:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008bdc:	4413      	add	r3, r2
 8008bde:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8008be2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008be4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008be8:	b29a      	uxth	r2, r3
 8008bea:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008bec:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 8008bee:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008bf2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008bf6:	681b      	ldr	r3, [r3, #0]
 8008bf8:	891b      	ldrh	r3, [r3, #8]
 8008bfa:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8008bfe:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008c02:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008c06:	681b      	ldr	r3, [r3, #0]
 8008c08:	6959      	ldr	r1, [r3, #20]
 8008c0a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008c0e:	b29b      	uxth	r3, r3
 8008c10:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8008c14:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 8008c18:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 8008c1c:	6800      	ldr	r0, [r0, #0]
 8008c1e:	f001 f982 	bl	8009f26 <USB_WritePMA>
            ep->xfer_buff += len;
 8008c22:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008c26:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008c2a:	681b      	ldr	r3, [r3, #0]
 8008c2c:	695a      	ldr	r2, [r3, #20]
 8008c2e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008c32:	441a      	add	r2, r3
 8008c34:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008c38:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008c3c:	681b      	ldr	r3, [r3, #0]
 8008c3e:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 8008c40:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008c44:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008c48:	681b      	ldr	r3, [r3, #0]
 8008c4a:	6a1a      	ldr	r2, [r3, #32]
 8008c4c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008c50:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008c54:	681b      	ldr	r3, [r3, #0]
 8008c56:	691b      	ldr	r3, [r3, #16]
 8008c58:	429a      	cmp	r2, r3
 8008c5a:	d90f      	bls.n	8008c7c <USB_EPStartXfer+0x734>
            {
              ep->xfer_len_db -= len;
 8008c5c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008c60:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008c64:	681b      	ldr	r3, [r3, #0]
 8008c66:	6a1a      	ldr	r2, [r3, #32]
 8008c68:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008c6c:	1ad2      	subs	r2, r2, r3
 8008c6e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008c72:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008c76:	681b      	ldr	r3, [r3, #0]
 8008c78:	621a      	str	r2, [r3, #32]
 8008c7a:	e00e      	b.n	8008c9a <USB_EPStartXfer+0x752>
            }
            else
            {
              len = ep->xfer_len_db;
 8008c7c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008c80:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008c84:	681b      	ldr	r3, [r3, #0]
 8008c86:	6a1b      	ldr	r3, [r3, #32]
 8008c88:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
              ep->xfer_len_db = 0U;
 8008c8c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008c90:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008c94:	681b      	ldr	r3, [r3, #0]
 8008c96:	2200      	movs	r2, #0
 8008c98:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8008c9a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008c9e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008ca2:	681b      	ldr	r3, [r3, #0]
 8008ca4:	643b      	str	r3, [r7, #64]	@ 0x40
 8008ca6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008caa:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008cae:	681b      	ldr	r3, [r3, #0]
 8008cb0:	785b      	ldrb	r3, [r3, #1]
 8008cb2:	2b00      	cmp	r3, #0
 8008cb4:	d177      	bne.n	8008da6 <USB_EPStartXfer+0x85e>
 8008cb6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008cba:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008cbe:	681b      	ldr	r3, [r3, #0]
 8008cc0:	63bb      	str	r3, [r7, #56]	@ 0x38
 8008cc2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008cc6:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008cca:	681b      	ldr	r3, [r3, #0]
 8008ccc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008cd0:	b29b      	uxth	r3, r3
 8008cd2:	461a      	mov	r2, r3
 8008cd4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008cd6:	4413      	add	r3, r2
 8008cd8:	63bb      	str	r3, [r7, #56]	@ 0x38
 8008cda:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008cde:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008ce2:	681b      	ldr	r3, [r3, #0]
 8008ce4:	781b      	ldrb	r3, [r3, #0]
 8008ce6:	011a      	lsls	r2, r3, #4
 8008ce8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008cea:	4413      	add	r3, r2
 8008cec:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8008cf0:	637b      	str	r3, [r7, #52]	@ 0x34
 8008cf2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008cf4:	881b      	ldrh	r3, [r3, #0]
 8008cf6:	b29b      	uxth	r3, r3
 8008cf8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008cfc:	b29a      	uxth	r2, r3
 8008cfe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008d00:	801a      	strh	r2, [r3, #0]
 8008d02:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008d06:	2b3e      	cmp	r3, #62	@ 0x3e
 8008d08:	d921      	bls.n	8008d4e <USB_EPStartXfer+0x806>
 8008d0a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008d0e:	095b      	lsrs	r3, r3, #5
 8008d10:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8008d14:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008d18:	f003 031f 	and.w	r3, r3, #31
 8008d1c:	2b00      	cmp	r3, #0
 8008d1e:	d104      	bne.n	8008d2a <USB_EPStartXfer+0x7e2>
 8008d20:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008d24:	3b01      	subs	r3, #1
 8008d26:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8008d2a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008d2c:	881b      	ldrh	r3, [r3, #0]
 8008d2e:	b29a      	uxth	r2, r3
 8008d30:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008d34:	b29b      	uxth	r3, r3
 8008d36:	029b      	lsls	r3, r3, #10
 8008d38:	b29b      	uxth	r3, r3
 8008d3a:	4313      	orrs	r3, r2
 8008d3c:	b29b      	uxth	r3, r3
 8008d3e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008d42:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008d46:	b29a      	uxth	r2, r3
 8008d48:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008d4a:	801a      	strh	r2, [r3, #0]
 8008d4c:	e050      	b.n	8008df0 <USB_EPStartXfer+0x8a8>
 8008d4e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008d52:	2b00      	cmp	r3, #0
 8008d54:	d10a      	bne.n	8008d6c <USB_EPStartXfer+0x824>
 8008d56:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008d58:	881b      	ldrh	r3, [r3, #0]
 8008d5a:	b29b      	uxth	r3, r3
 8008d5c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008d60:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008d64:	b29a      	uxth	r2, r3
 8008d66:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008d68:	801a      	strh	r2, [r3, #0]
 8008d6a:	e041      	b.n	8008df0 <USB_EPStartXfer+0x8a8>
 8008d6c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008d70:	085b      	lsrs	r3, r3, #1
 8008d72:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8008d76:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008d7a:	f003 0301 	and.w	r3, r3, #1
 8008d7e:	2b00      	cmp	r3, #0
 8008d80:	d004      	beq.n	8008d8c <USB_EPStartXfer+0x844>
 8008d82:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008d86:	3301      	adds	r3, #1
 8008d88:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8008d8c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008d8e:	881b      	ldrh	r3, [r3, #0]
 8008d90:	b29a      	uxth	r2, r3
 8008d92:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008d96:	b29b      	uxth	r3, r3
 8008d98:	029b      	lsls	r3, r3, #10
 8008d9a:	b29b      	uxth	r3, r3
 8008d9c:	4313      	orrs	r3, r2
 8008d9e:	b29a      	uxth	r2, r3
 8008da0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008da2:	801a      	strh	r2, [r3, #0]
 8008da4:	e024      	b.n	8008df0 <USB_EPStartXfer+0x8a8>
 8008da6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008daa:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008dae:	681b      	ldr	r3, [r3, #0]
 8008db0:	785b      	ldrb	r3, [r3, #1]
 8008db2:	2b01      	cmp	r3, #1
 8008db4:	d11c      	bne.n	8008df0 <USB_EPStartXfer+0x8a8>
 8008db6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008dba:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008dbe:	681b      	ldr	r3, [r3, #0]
 8008dc0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008dc4:	b29b      	uxth	r3, r3
 8008dc6:	461a      	mov	r2, r3
 8008dc8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008dca:	4413      	add	r3, r2
 8008dcc:	643b      	str	r3, [r7, #64]	@ 0x40
 8008dce:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008dd2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008dd6:	681b      	ldr	r3, [r3, #0]
 8008dd8:	781b      	ldrb	r3, [r3, #0]
 8008dda:	011a      	lsls	r2, r3, #4
 8008ddc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008dde:	4413      	add	r3, r2
 8008de0:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8008de4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008de6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008dea:	b29a      	uxth	r2, r3
 8008dec:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008dee:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 8008df0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008df4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008df8:	681b      	ldr	r3, [r3, #0]
 8008dfa:	895b      	ldrh	r3, [r3, #10]
 8008dfc:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8008e00:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008e04:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008e08:	681b      	ldr	r3, [r3, #0]
 8008e0a:	6959      	ldr	r1, [r3, #20]
 8008e0c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008e10:	b29b      	uxth	r3, r3
 8008e12:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8008e16:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 8008e1a:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 8008e1e:	6800      	ldr	r0, [r0, #0]
 8008e20:	f001 f881 	bl	8009f26 <USB_WritePMA>
 8008e24:	e227      	b.n	8009276 <USB_EPStartXfer+0xd2e>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 8008e26:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008e2a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008e2e:	681b      	ldr	r3, [r3, #0]
 8008e30:	6a1b      	ldr	r3, [r3, #32]
 8008e32:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104

          /* disable double buffer mode for Bulk endpoint */
          PCD_CLEAR_BULK_EP_DBUF(USBx, ep->num);
 8008e36:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008e3a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008e3e:	681a      	ldr	r2, [r3, #0]
 8008e40:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008e44:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008e48:	681b      	ldr	r3, [r3, #0]
 8008e4a:	781b      	ldrb	r3, [r3, #0]
 8008e4c:	009b      	lsls	r3, r3, #2
 8008e4e:	4413      	add	r3, r2
 8008e50:	881b      	ldrh	r3, [r3, #0]
 8008e52:	b29b      	uxth	r3, r3
 8008e54:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 8008e58:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008e5c:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 8008e60:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008e64:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008e68:	681a      	ldr	r2, [r3, #0]
 8008e6a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008e6e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008e72:	681b      	ldr	r3, [r3, #0]
 8008e74:	781b      	ldrb	r3, [r3, #0]
 8008e76:	009b      	lsls	r3, r3, #2
 8008e78:	441a      	add	r2, r3
 8008e7a:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 8008e7e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008e82:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008e86:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008e8a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008e8e:	b29b      	uxth	r3, r3
 8008e90:	8013      	strh	r3, [r2, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8008e92:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008e96:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008e9a:	681b      	ldr	r3, [r3, #0]
 8008e9c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8008e9e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008ea2:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008ea6:	681b      	ldr	r3, [r3, #0]
 8008ea8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008eac:	b29b      	uxth	r3, r3
 8008eae:	461a      	mov	r2, r3
 8008eb0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008eb2:	4413      	add	r3, r2
 8008eb4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8008eb6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008eba:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008ebe:	681b      	ldr	r3, [r3, #0]
 8008ec0:	781b      	ldrb	r3, [r3, #0]
 8008ec2:	011a      	lsls	r2, r3, #4
 8008ec4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008ec6:	4413      	add	r3, r2
 8008ec8:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8008ecc:	65bb      	str	r3, [r7, #88]	@ 0x58
 8008ece:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008ed2:	b29a      	uxth	r2, r3
 8008ed4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008ed6:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 8008ed8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008edc:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008ee0:	681b      	ldr	r3, [r3, #0]
 8008ee2:	891b      	ldrh	r3, [r3, #8]
 8008ee4:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8008ee8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008eec:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008ef0:	681b      	ldr	r3, [r3, #0]
 8008ef2:	6959      	ldr	r1, [r3, #20]
 8008ef4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008ef8:	b29b      	uxth	r3, r3
 8008efa:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8008efe:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 8008f02:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 8008f06:	6800      	ldr	r0, [r0, #0]
 8008f08:	f001 f80d 	bl	8009f26 <USB_WritePMA>
 8008f0c:	e1b3      	b.n	8009276 <USB_EPStartXfer+0xd2e>
        }
      }
      else /* manage isochronous double buffer IN mode */
      {
        /* each Time to write in PMA xfer_len_db will */
        ep->xfer_len_db -= len;
 8008f0e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008f12:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008f16:	681b      	ldr	r3, [r3, #0]
 8008f18:	6a1a      	ldr	r2, [r3, #32]
 8008f1a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008f1e:	1ad2      	subs	r2, r2, r3
 8008f20:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008f24:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008f28:	681b      	ldr	r3, [r3, #0]
 8008f2a:	621a      	str	r2, [r3, #32]

        /* Fill the data buffer */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8008f2c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008f30:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008f34:	681a      	ldr	r2, [r3, #0]
 8008f36:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008f3a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008f3e:	681b      	ldr	r3, [r3, #0]
 8008f40:	781b      	ldrb	r3, [r3, #0]
 8008f42:	009b      	lsls	r3, r3, #2
 8008f44:	4413      	add	r3, r2
 8008f46:	881b      	ldrh	r3, [r3, #0]
 8008f48:	b29b      	uxth	r3, r3
 8008f4a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008f4e:	2b00      	cmp	r3, #0
 8008f50:	f000 80c6 	beq.w	80090e0 <USB_EPStartXfer+0xb98>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8008f54:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008f58:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008f5c:	681b      	ldr	r3, [r3, #0]
 8008f5e:	673b      	str	r3, [r7, #112]	@ 0x70
 8008f60:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008f64:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008f68:	681b      	ldr	r3, [r3, #0]
 8008f6a:	785b      	ldrb	r3, [r3, #1]
 8008f6c:	2b00      	cmp	r3, #0
 8008f6e:	d177      	bne.n	8009060 <USB_EPStartXfer+0xb18>
 8008f70:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008f74:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008f78:	681b      	ldr	r3, [r3, #0]
 8008f7a:	66bb      	str	r3, [r7, #104]	@ 0x68
 8008f7c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008f80:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008f84:	681b      	ldr	r3, [r3, #0]
 8008f86:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008f8a:	b29b      	uxth	r3, r3
 8008f8c:	461a      	mov	r2, r3
 8008f8e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8008f90:	4413      	add	r3, r2
 8008f92:	66bb      	str	r3, [r7, #104]	@ 0x68
 8008f94:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008f98:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008f9c:	681b      	ldr	r3, [r3, #0]
 8008f9e:	781b      	ldrb	r3, [r3, #0]
 8008fa0:	011a      	lsls	r2, r3, #4
 8008fa2:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8008fa4:	4413      	add	r3, r2
 8008fa6:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8008faa:	667b      	str	r3, [r7, #100]	@ 0x64
 8008fac:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008fae:	881b      	ldrh	r3, [r3, #0]
 8008fb0:	b29b      	uxth	r3, r3
 8008fb2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008fb6:	b29a      	uxth	r2, r3
 8008fb8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008fba:	801a      	strh	r2, [r3, #0]
 8008fbc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008fc0:	2b3e      	cmp	r3, #62	@ 0x3e
 8008fc2:	d921      	bls.n	8009008 <USB_EPStartXfer+0xac0>
 8008fc4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008fc8:	095b      	lsrs	r3, r3, #5
 8008fca:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8008fce:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008fd2:	f003 031f 	and.w	r3, r3, #31
 8008fd6:	2b00      	cmp	r3, #0
 8008fd8:	d104      	bne.n	8008fe4 <USB_EPStartXfer+0xa9c>
 8008fda:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8008fde:	3b01      	subs	r3, #1
 8008fe0:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8008fe4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008fe6:	881b      	ldrh	r3, [r3, #0]
 8008fe8:	b29a      	uxth	r2, r3
 8008fea:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8008fee:	b29b      	uxth	r3, r3
 8008ff0:	029b      	lsls	r3, r3, #10
 8008ff2:	b29b      	uxth	r3, r3
 8008ff4:	4313      	orrs	r3, r2
 8008ff6:	b29b      	uxth	r3, r3
 8008ff8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008ffc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009000:	b29a      	uxth	r2, r3
 8009002:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009004:	801a      	strh	r2, [r3, #0]
 8009006:	e050      	b.n	80090aa <USB_EPStartXfer+0xb62>
 8009008:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800900c:	2b00      	cmp	r3, #0
 800900e:	d10a      	bne.n	8009026 <USB_EPStartXfer+0xade>
 8009010:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009012:	881b      	ldrh	r3, [r3, #0]
 8009014:	b29b      	uxth	r3, r3
 8009016:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800901a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800901e:	b29a      	uxth	r2, r3
 8009020:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009022:	801a      	strh	r2, [r3, #0]
 8009024:	e041      	b.n	80090aa <USB_EPStartXfer+0xb62>
 8009026:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800902a:	085b      	lsrs	r3, r3, #1
 800902c:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8009030:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009034:	f003 0301 	and.w	r3, r3, #1
 8009038:	2b00      	cmp	r3, #0
 800903a:	d004      	beq.n	8009046 <USB_EPStartXfer+0xafe>
 800903c:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8009040:	3301      	adds	r3, #1
 8009042:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8009046:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009048:	881b      	ldrh	r3, [r3, #0]
 800904a:	b29a      	uxth	r2, r3
 800904c:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8009050:	b29b      	uxth	r3, r3
 8009052:	029b      	lsls	r3, r3, #10
 8009054:	b29b      	uxth	r3, r3
 8009056:	4313      	orrs	r3, r2
 8009058:	b29a      	uxth	r2, r3
 800905a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800905c:	801a      	strh	r2, [r3, #0]
 800905e:	e024      	b.n	80090aa <USB_EPStartXfer+0xb62>
 8009060:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009064:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009068:	681b      	ldr	r3, [r3, #0]
 800906a:	785b      	ldrb	r3, [r3, #1]
 800906c:	2b01      	cmp	r3, #1
 800906e:	d11c      	bne.n	80090aa <USB_EPStartXfer+0xb62>
 8009070:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009074:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8009078:	681b      	ldr	r3, [r3, #0]
 800907a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800907e:	b29b      	uxth	r3, r3
 8009080:	461a      	mov	r2, r3
 8009082:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8009084:	4413      	add	r3, r2
 8009086:	673b      	str	r3, [r7, #112]	@ 0x70
 8009088:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800908c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009090:	681b      	ldr	r3, [r3, #0]
 8009092:	781b      	ldrb	r3, [r3, #0]
 8009094:	011a      	lsls	r2, r3, #4
 8009096:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8009098:	4413      	add	r3, r2
 800909a:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 800909e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80090a0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80090a4:	b29a      	uxth	r2, r3
 80090a6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80090a8:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr1;
 80090aa:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80090ae:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80090b2:	681b      	ldr	r3, [r3, #0]
 80090b4:	895b      	ldrh	r3, [r3, #10]
 80090b6:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80090ba:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80090be:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80090c2:	681b      	ldr	r3, [r3, #0]
 80090c4:	6959      	ldr	r1, [r3, #20]
 80090c6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80090ca:	b29b      	uxth	r3, r3
 80090cc:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 80090d0:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 80090d4:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 80090d8:	6800      	ldr	r0, [r0, #0]
 80090da:	f000 ff24 	bl	8009f26 <USB_WritePMA>
 80090de:	e0ca      	b.n	8009276 <USB_EPStartXfer+0xd2e>
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 80090e0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80090e4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80090e8:	681b      	ldr	r3, [r3, #0]
 80090ea:	785b      	ldrb	r3, [r3, #1]
 80090ec:	2b00      	cmp	r3, #0
 80090ee:	d177      	bne.n	80091e0 <USB_EPStartXfer+0xc98>
 80090f0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80090f4:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80090f8:	681b      	ldr	r3, [r3, #0]
 80090fa:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80090fc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009100:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8009104:	681b      	ldr	r3, [r3, #0]
 8009106:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800910a:	b29b      	uxth	r3, r3
 800910c:	461a      	mov	r2, r3
 800910e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8009110:	4413      	add	r3, r2
 8009112:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8009114:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009118:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800911c:	681b      	ldr	r3, [r3, #0]
 800911e:	781b      	ldrb	r3, [r3, #0]
 8009120:	011a      	lsls	r2, r3, #4
 8009122:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8009124:	4413      	add	r3, r2
 8009126:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 800912a:	67bb      	str	r3, [r7, #120]	@ 0x78
 800912c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800912e:	881b      	ldrh	r3, [r3, #0]
 8009130:	b29b      	uxth	r3, r3
 8009132:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8009136:	b29a      	uxth	r2, r3
 8009138:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800913a:	801a      	strh	r2, [r3, #0]
 800913c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009140:	2b3e      	cmp	r3, #62	@ 0x3e
 8009142:	d921      	bls.n	8009188 <USB_EPStartXfer+0xc40>
 8009144:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009148:	095b      	lsrs	r3, r3, #5
 800914a:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 800914e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009152:	f003 031f 	and.w	r3, r3, #31
 8009156:	2b00      	cmp	r3, #0
 8009158:	d104      	bne.n	8009164 <USB_EPStartXfer+0xc1c>
 800915a:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 800915e:	3b01      	subs	r3, #1
 8009160:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8009164:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8009166:	881b      	ldrh	r3, [r3, #0]
 8009168:	b29a      	uxth	r2, r3
 800916a:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 800916e:	b29b      	uxth	r3, r3
 8009170:	029b      	lsls	r3, r3, #10
 8009172:	b29b      	uxth	r3, r3
 8009174:	4313      	orrs	r3, r2
 8009176:	b29b      	uxth	r3, r3
 8009178:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800917c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009180:	b29a      	uxth	r2, r3
 8009182:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8009184:	801a      	strh	r2, [r3, #0]
 8009186:	e05c      	b.n	8009242 <USB_EPStartXfer+0xcfa>
 8009188:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800918c:	2b00      	cmp	r3, #0
 800918e:	d10a      	bne.n	80091a6 <USB_EPStartXfer+0xc5e>
 8009190:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8009192:	881b      	ldrh	r3, [r3, #0]
 8009194:	b29b      	uxth	r3, r3
 8009196:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800919a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800919e:	b29a      	uxth	r2, r3
 80091a0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80091a2:	801a      	strh	r2, [r3, #0]
 80091a4:	e04d      	b.n	8009242 <USB_EPStartXfer+0xcfa>
 80091a6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80091aa:	085b      	lsrs	r3, r3, #1
 80091ac:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 80091b0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80091b4:	f003 0301 	and.w	r3, r3, #1
 80091b8:	2b00      	cmp	r3, #0
 80091ba:	d004      	beq.n	80091c6 <USB_EPStartXfer+0xc7e>
 80091bc:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 80091c0:	3301      	adds	r3, #1
 80091c2:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 80091c6:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80091c8:	881b      	ldrh	r3, [r3, #0]
 80091ca:	b29a      	uxth	r2, r3
 80091cc:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 80091d0:	b29b      	uxth	r3, r3
 80091d2:	029b      	lsls	r3, r3, #10
 80091d4:	b29b      	uxth	r3, r3
 80091d6:	4313      	orrs	r3, r2
 80091d8:	b29a      	uxth	r2, r3
 80091da:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80091dc:	801a      	strh	r2, [r3, #0]
 80091de:	e030      	b.n	8009242 <USB_EPStartXfer+0xcfa>
 80091e0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80091e4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80091e8:	681b      	ldr	r3, [r3, #0]
 80091ea:	785b      	ldrb	r3, [r3, #1]
 80091ec:	2b01      	cmp	r3, #1
 80091ee:	d128      	bne.n	8009242 <USB_EPStartXfer+0xcfa>
 80091f0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80091f4:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80091f8:	681b      	ldr	r3, [r3, #0]
 80091fa:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80091fe:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009202:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8009206:	681b      	ldr	r3, [r3, #0]
 8009208:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800920c:	b29b      	uxth	r3, r3
 800920e:	461a      	mov	r2, r3
 8009210:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8009214:	4413      	add	r3, r2
 8009216:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800921a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800921e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009222:	681b      	ldr	r3, [r3, #0]
 8009224:	781b      	ldrb	r3, [r3, #0]
 8009226:	011a      	lsls	r2, r3, #4
 8009228:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800922c:	4413      	add	r3, r2
 800922e:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8009232:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8009236:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800923a:	b29a      	uxth	r2, r3
 800923c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8009240:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 8009242:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009246:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800924a:	681b      	ldr	r3, [r3, #0]
 800924c:	891b      	ldrh	r3, [r3, #8]
 800924e:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8009252:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009256:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800925a:	681b      	ldr	r3, [r3, #0]
 800925c:	6959      	ldr	r1, [r3, #20]
 800925e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009262:	b29b      	uxth	r3, r3
 8009264:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8009268:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 800926c:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 8009270:	6800      	ldr	r0, [r0, #0]
 8009272:	f000 fe58 	bl	8009f26 <USB_WritePMA>
        }
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 8009276:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800927a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800927e:	681a      	ldr	r2, [r3, #0]
 8009280:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009284:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009288:	681b      	ldr	r3, [r3, #0]
 800928a:	781b      	ldrb	r3, [r3, #0]
 800928c:	009b      	lsls	r3, r3, #2
 800928e:	4413      	add	r3, r2
 8009290:	881b      	ldrh	r3, [r3, #0]
 8009292:	b29b      	uxth	r3, r3
 8009294:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009298:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800929c:	817b      	strh	r3, [r7, #10]
 800929e:	897b      	ldrh	r3, [r7, #10]
 80092a0:	f083 0310 	eor.w	r3, r3, #16
 80092a4:	817b      	strh	r3, [r7, #10]
 80092a6:	897b      	ldrh	r3, [r7, #10]
 80092a8:	f083 0320 	eor.w	r3, r3, #32
 80092ac:	817b      	strh	r3, [r7, #10]
 80092ae:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80092b2:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80092b6:	681a      	ldr	r2, [r3, #0]
 80092b8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80092bc:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80092c0:	681b      	ldr	r3, [r3, #0]
 80092c2:	781b      	ldrb	r3, [r3, #0]
 80092c4:	009b      	lsls	r3, r3, #2
 80092c6:	441a      	add	r2, r3
 80092c8:	897b      	ldrh	r3, [r7, #10]
 80092ca:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80092ce:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80092d2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80092d6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80092da:	b29b      	uxth	r3, r3
 80092dc:	8013      	strh	r3, [r2, #0]
 80092de:	f000 bcde 	b.w	8009c9e <USB_EPStartXfer+0x1756>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 80092e2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80092e6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80092ea:	681b      	ldr	r3, [r3, #0]
 80092ec:	7b1b      	ldrb	r3, [r3, #12]
 80092ee:	2b00      	cmp	r3, #0
 80092f0:	f040 80bb 	bne.w	800946a <USB_EPStartXfer+0xf22>
    {
      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 80092f4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80092f8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80092fc:	681b      	ldr	r3, [r3, #0]
 80092fe:	699a      	ldr	r2, [r3, #24]
 8009300:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009304:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009308:	681b      	ldr	r3, [r3, #0]
 800930a:	691b      	ldr	r3, [r3, #16]
 800930c:	429a      	cmp	r2, r3
 800930e:	d917      	bls.n	8009340 <USB_EPStartXfer+0xdf8>
      {
        len = ep->maxpacket;
 8009310:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009314:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009318:	681b      	ldr	r3, [r3, #0]
 800931a:	691b      	ldr	r3, [r3, #16]
 800931c:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
        ep->xfer_len -= len;
 8009320:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009324:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009328:	681b      	ldr	r3, [r3, #0]
 800932a:	699a      	ldr	r2, [r3, #24]
 800932c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009330:	1ad2      	subs	r2, r2, r3
 8009332:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009336:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800933a:	681b      	ldr	r3, [r3, #0]
 800933c:	619a      	str	r2, [r3, #24]
 800933e:	e00e      	b.n	800935e <USB_EPStartXfer+0xe16>
      }
      else
      {
        len = ep->xfer_len;
 8009340:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009344:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009348:	681b      	ldr	r3, [r3, #0]
 800934a:	699b      	ldr	r3, [r3, #24]
 800934c:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
        ep->xfer_len = 0U;
 8009350:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009354:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009358:	681b      	ldr	r3, [r3, #0]
 800935a:	2200      	movs	r2, #0
 800935c:	619a      	str	r2, [r3, #24]
      }
      /* configure and validate Rx endpoint */
      PCD_SET_EP_RX_CNT(USBx, ep->num, len);
 800935e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009362:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8009366:	681b      	ldr	r3, [r3, #0]
 8009368:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800936c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009370:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8009374:	681b      	ldr	r3, [r3, #0]
 8009376:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800937a:	b29b      	uxth	r3, r3
 800937c:	461a      	mov	r2, r3
 800937e:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8009382:	4413      	add	r3, r2
 8009384:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8009388:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800938c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009390:	681b      	ldr	r3, [r3, #0]
 8009392:	781b      	ldrb	r3, [r3, #0]
 8009394:	011a      	lsls	r2, r3, #4
 8009396:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800939a:	4413      	add	r3, r2
 800939c:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 80093a0:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80093a4:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80093a8:	881b      	ldrh	r3, [r3, #0]
 80093aa:	b29b      	uxth	r3, r3
 80093ac:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80093b0:	b29a      	uxth	r2, r3
 80093b2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80093b6:	801a      	strh	r2, [r3, #0]
 80093b8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80093bc:	2b3e      	cmp	r3, #62	@ 0x3e
 80093be:	d924      	bls.n	800940a <USB_EPStartXfer+0xec2>
 80093c0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80093c4:	095b      	lsrs	r3, r3, #5
 80093c6:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80093ca:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80093ce:	f003 031f 	and.w	r3, r3, #31
 80093d2:	2b00      	cmp	r3, #0
 80093d4:	d104      	bne.n	80093e0 <USB_EPStartXfer+0xe98>
 80093d6:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 80093da:	3b01      	subs	r3, #1
 80093dc:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80093e0:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80093e4:	881b      	ldrh	r3, [r3, #0]
 80093e6:	b29a      	uxth	r2, r3
 80093e8:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 80093ec:	b29b      	uxth	r3, r3
 80093ee:	029b      	lsls	r3, r3, #10
 80093f0:	b29b      	uxth	r3, r3
 80093f2:	4313      	orrs	r3, r2
 80093f4:	b29b      	uxth	r3, r3
 80093f6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80093fa:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80093fe:	b29a      	uxth	r2, r3
 8009400:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8009404:	801a      	strh	r2, [r3, #0]
 8009406:	f000 bc10 	b.w	8009c2a <USB_EPStartXfer+0x16e2>
 800940a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800940e:	2b00      	cmp	r3, #0
 8009410:	d10c      	bne.n	800942c <USB_EPStartXfer+0xee4>
 8009412:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8009416:	881b      	ldrh	r3, [r3, #0]
 8009418:	b29b      	uxth	r3, r3
 800941a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800941e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009422:	b29a      	uxth	r2, r3
 8009424:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8009428:	801a      	strh	r2, [r3, #0]
 800942a:	e3fe      	b.n	8009c2a <USB_EPStartXfer+0x16e2>
 800942c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009430:	085b      	lsrs	r3, r3, #1
 8009432:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8009436:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800943a:	f003 0301 	and.w	r3, r3, #1
 800943e:	2b00      	cmp	r3, #0
 8009440:	d004      	beq.n	800944c <USB_EPStartXfer+0xf04>
 8009442:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8009446:	3301      	adds	r3, #1
 8009448:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800944c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8009450:	881b      	ldrh	r3, [r3, #0]
 8009452:	b29a      	uxth	r2, r3
 8009454:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8009458:	b29b      	uxth	r3, r3
 800945a:	029b      	lsls	r3, r3, #10
 800945c:	b29b      	uxth	r3, r3
 800945e:	4313      	orrs	r3, r2
 8009460:	b29a      	uxth	r2, r3
 8009462:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8009466:	801a      	strh	r2, [r3, #0]
 8009468:	e3df      	b.n	8009c2a <USB_EPStartXfer+0x16e2>
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 800946a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800946e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009472:	681b      	ldr	r3, [r3, #0]
 8009474:	78db      	ldrb	r3, [r3, #3]
 8009476:	2b02      	cmp	r3, #2
 8009478:	f040 8218 	bne.w	80098ac <USB_EPStartXfer+0x1364>
      {
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 800947c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009480:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009484:	681b      	ldr	r3, [r3, #0]
 8009486:	785b      	ldrb	r3, [r3, #1]
 8009488:	2b00      	cmp	r3, #0
 800948a:	f040 809d 	bne.w	80095c8 <USB_EPStartXfer+0x1080>
 800948e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009492:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8009496:	681b      	ldr	r3, [r3, #0]
 8009498:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800949c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80094a0:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80094a4:	681b      	ldr	r3, [r3, #0]
 80094a6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80094aa:	b29b      	uxth	r3, r3
 80094ac:	461a      	mov	r2, r3
 80094ae:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80094b2:	4413      	add	r3, r2
 80094b4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80094b8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80094bc:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80094c0:	681b      	ldr	r3, [r3, #0]
 80094c2:	781b      	ldrb	r3, [r3, #0]
 80094c4:	011a      	lsls	r2, r3, #4
 80094c6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80094ca:	4413      	add	r3, r2
 80094cc:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 80094d0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80094d4:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80094d8:	881b      	ldrh	r3, [r3, #0]
 80094da:	b29b      	uxth	r3, r3
 80094dc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80094e0:	b29a      	uxth	r2, r3
 80094e2:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80094e6:	801a      	strh	r2, [r3, #0]
 80094e8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80094ec:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80094f0:	681b      	ldr	r3, [r3, #0]
 80094f2:	691b      	ldr	r3, [r3, #16]
 80094f4:	2b3e      	cmp	r3, #62	@ 0x3e
 80094f6:	d92b      	bls.n	8009550 <USB_EPStartXfer+0x1008>
 80094f8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80094fc:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009500:	681b      	ldr	r3, [r3, #0]
 8009502:	691b      	ldr	r3, [r3, #16]
 8009504:	095b      	lsrs	r3, r3, #5
 8009506:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800950a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800950e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009512:	681b      	ldr	r3, [r3, #0]
 8009514:	691b      	ldr	r3, [r3, #16]
 8009516:	f003 031f 	and.w	r3, r3, #31
 800951a:	2b00      	cmp	r3, #0
 800951c:	d104      	bne.n	8009528 <USB_EPStartXfer+0xfe0>
 800951e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009522:	3b01      	subs	r3, #1
 8009524:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8009528:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800952c:	881b      	ldrh	r3, [r3, #0]
 800952e:	b29a      	uxth	r2, r3
 8009530:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009534:	b29b      	uxth	r3, r3
 8009536:	029b      	lsls	r3, r3, #10
 8009538:	b29b      	uxth	r3, r3
 800953a:	4313      	orrs	r3, r2
 800953c:	b29b      	uxth	r3, r3
 800953e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009542:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009546:	b29a      	uxth	r2, r3
 8009548:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800954c:	801a      	strh	r2, [r3, #0]
 800954e:	e070      	b.n	8009632 <USB_EPStartXfer+0x10ea>
 8009550:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009554:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009558:	681b      	ldr	r3, [r3, #0]
 800955a:	691b      	ldr	r3, [r3, #16]
 800955c:	2b00      	cmp	r3, #0
 800955e:	d10c      	bne.n	800957a <USB_EPStartXfer+0x1032>
 8009560:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8009564:	881b      	ldrh	r3, [r3, #0]
 8009566:	b29b      	uxth	r3, r3
 8009568:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800956c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009570:	b29a      	uxth	r2, r3
 8009572:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8009576:	801a      	strh	r2, [r3, #0]
 8009578:	e05b      	b.n	8009632 <USB_EPStartXfer+0x10ea>
 800957a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800957e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009582:	681b      	ldr	r3, [r3, #0]
 8009584:	691b      	ldr	r3, [r3, #16]
 8009586:	085b      	lsrs	r3, r3, #1
 8009588:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800958c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009590:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009594:	681b      	ldr	r3, [r3, #0]
 8009596:	691b      	ldr	r3, [r3, #16]
 8009598:	f003 0301 	and.w	r3, r3, #1
 800959c:	2b00      	cmp	r3, #0
 800959e:	d004      	beq.n	80095aa <USB_EPStartXfer+0x1062>
 80095a0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80095a4:	3301      	adds	r3, #1
 80095a6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80095aa:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80095ae:	881b      	ldrh	r3, [r3, #0]
 80095b0:	b29a      	uxth	r2, r3
 80095b2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80095b6:	b29b      	uxth	r3, r3
 80095b8:	029b      	lsls	r3, r3, #10
 80095ba:	b29b      	uxth	r3, r3
 80095bc:	4313      	orrs	r3, r2
 80095be:	b29a      	uxth	r2, r3
 80095c0:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80095c4:	801a      	strh	r2, [r3, #0]
 80095c6:	e034      	b.n	8009632 <USB_EPStartXfer+0x10ea>
 80095c8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80095cc:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80095d0:	681b      	ldr	r3, [r3, #0]
 80095d2:	785b      	ldrb	r3, [r3, #1]
 80095d4:	2b01      	cmp	r3, #1
 80095d6:	d12c      	bne.n	8009632 <USB_EPStartXfer+0x10ea>
 80095d8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80095dc:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80095e0:	681b      	ldr	r3, [r3, #0]
 80095e2:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80095e6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80095ea:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80095ee:	681b      	ldr	r3, [r3, #0]
 80095f0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80095f4:	b29b      	uxth	r3, r3
 80095f6:	461a      	mov	r2, r3
 80095f8:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80095fc:	4413      	add	r3, r2
 80095fe:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8009602:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009606:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800960a:	681b      	ldr	r3, [r3, #0]
 800960c:	781b      	ldrb	r3, [r3, #0]
 800960e:	011a      	lsls	r2, r3, #4
 8009610:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8009614:	4413      	add	r3, r2
 8009616:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 800961a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800961e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009622:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009626:	681b      	ldr	r3, [r3, #0]
 8009628:	691b      	ldr	r3, [r3, #16]
 800962a:	b29a      	uxth	r2, r3
 800962c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8009630:	801a      	strh	r2, [r3, #0]
 8009632:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009636:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800963a:	681b      	ldr	r3, [r3, #0]
 800963c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8009640:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009644:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009648:	681b      	ldr	r3, [r3, #0]
 800964a:	785b      	ldrb	r3, [r3, #1]
 800964c:	2b00      	cmp	r3, #0
 800964e:	f040 809d 	bne.w	800978c <USB_EPStartXfer+0x1244>
 8009652:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009656:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800965a:	681b      	ldr	r3, [r3, #0]
 800965c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8009660:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009664:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8009668:	681b      	ldr	r3, [r3, #0]
 800966a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800966e:	b29b      	uxth	r3, r3
 8009670:	461a      	mov	r2, r3
 8009672:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8009676:	4413      	add	r3, r2
 8009678:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800967c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009680:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009684:	681b      	ldr	r3, [r3, #0]
 8009686:	781b      	ldrb	r3, [r3, #0]
 8009688:	011a      	lsls	r2, r3, #4
 800968a:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800968e:	4413      	add	r3, r2
 8009690:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8009694:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8009698:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800969c:	881b      	ldrh	r3, [r3, #0]
 800969e:	b29b      	uxth	r3, r3
 80096a0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80096a4:	b29a      	uxth	r2, r3
 80096a6:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80096aa:	801a      	strh	r2, [r3, #0]
 80096ac:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80096b0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80096b4:	681b      	ldr	r3, [r3, #0]
 80096b6:	691b      	ldr	r3, [r3, #16]
 80096b8:	2b3e      	cmp	r3, #62	@ 0x3e
 80096ba:	d92b      	bls.n	8009714 <USB_EPStartXfer+0x11cc>
 80096bc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80096c0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80096c4:	681b      	ldr	r3, [r3, #0]
 80096c6:	691b      	ldr	r3, [r3, #16]
 80096c8:	095b      	lsrs	r3, r3, #5
 80096ca:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80096ce:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80096d2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80096d6:	681b      	ldr	r3, [r3, #0]
 80096d8:	691b      	ldr	r3, [r3, #16]
 80096da:	f003 031f 	and.w	r3, r3, #31
 80096de:	2b00      	cmp	r3, #0
 80096e0:	d104      	bne.n	80096ec <USB_EPStartXfer+0x11a4>
 80096e2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80096e6:	3b01      	subs	r3, #1
 80096e8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80096ec:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80096f0:	881b      	ldrh	r3, [r3, #0]
 80096f2:	b29a      	uxth	r2, r3
 80096f4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80096f8:	b29b      	uxth	r3, r3
 80096fa:	029b      	lsls	r3, r3, #10
 80096fc:	b29b      	uxth	r3, r3
 80096fe:	4313      	orrs	r3, r2
 8009700:	b29b      	uxth	r3, r3
 8009702:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009706:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800970a:	b29a      	uxth	r2, r3
 800970c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8009710:	801a      	strh	r2, [r3, #0]
 8009712:	e069      	b.n	80097e8 <USB_EPStartXfer+0x12a0>
 8009714:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009718:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800971c:	681b      	ldr	r3, [r3, #0]
 800971e:	691b      	ldr	r3, [r3, #16]
 8009720:	2b00      	cmp	r3, #0
 8009722:	d10c      	bne.n	800973e <USB_EPStartXfer+0x11f6>
 8009724:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8009728:	881b      	ldrh	r3, [r3, #0]
 800972a:	b29b      	uxth	r3, r3
 800972c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009730:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009734:	b29a      	uxth	r2, r3
 8009736:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800973a:	801a      	strh	r2, [r3, #0]
 800973c:	e054      	b.n	80097e8 <USB_EPStartXfer+0x12a0>
 800973e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009742:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009746:	681b      	ldr	r3, [r3, #0]
 8009748:	691b      	ldr	r3, [r3, #16]
 800974a:	085b      	lsrs	r3, r3, #1
 800974c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8009750:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009754:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009758:	681b      	ldr	r3, [r3, #0]
 800975a:	691b      	ldr	r3, [r3, #16]
 800975c:	f003 0301 	and.w	r3, r3, #1
 8009760:	2b00      	cmp	r3, #0
 8009762:	d004      	beq.n	800976e <USB_EPStartXfer+0x1226>
 8009764:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009768:	3301      	adds	r3, #1
 800976a:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800976e:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8009772:	881b      	ldrh	r3, [r3, #0]
 8009774:	b29a      	uxth	r2, r3
 8009776:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800977a:	b29b      	uxth	r3, r3
 800977c:	029b      	lsls	r3, r3, #10
 800977e:	b29b      	uxth	r3, r3
 8009780:	4313      	orrs	r3, r2
 8009782:	b29a      	uxth	r2, r3
 8009784:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8009788:	801a      	strh	r2, [r3, #0]
 800978a:	e02d      	b.n	80097e8 <USB_EPStartXfer+0x12a0>
 800978c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009790:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009794:	681b      	ldr	r3, [r3, #0]
 8009796:	785b      	ldrb	r3, [r3, #1]
 8009798:	2b01      	cmp	r3, #1
 800979a:	d125      	bne.n	80097e8 <USB_EPStartXfer+0x12a0>
 800979c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80097a0:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80097a4:	681b      	ldr	r3, [r3, #0]
 80097a6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80097aa:	b29b      	uxth	r3, r3
 80097ac:	461a      	mov	r2, r3
 80097ae:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80097b2:	4413      	add	r3, r2
 80097b4:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 80097b8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80097bc:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80097c0:	681b      	ldr	r3, [r3, #0]
 80097c2:	781b      	ldrb	r3, [r3, #0]
 80097c4:	011a      	lsls	r2, r3, #4
 80097c6:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80097ca:	4413      	add	r3, r2
 80097cc:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 80097d0:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80097d4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80097d8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80097dc:	681b      	ldr	r3, [r3, #0]
 80097de:	691b      	ldr	r3, [r3, #16]
 80097e0:	b29a      	uxth	r2, r3
 80097e2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80097e6:	801a      	strh	r2, [r3, #0]

        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 80097e8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80097ec:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80097f0:	681b      	ldr	r3, [r3, #0]
 80097f2:	69db      	ldr	r3, [r3, #28]
 80097f4:	2b00      	cmp	r3, #0
 80097f6:	f000 8218 	beq.w	8009c2a <USB_EPStartXfer+0x16e2>
        {
          /* update last value to check if there is blocking state */
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 80097fa:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80097fe:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8009802:	681a      	ldr	r2, [r3, #0]
 8009804:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009808:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800980c:	681b      	ldr	r3, [r3, #0]
 800980e:	781b      	ldrb	r3, [r3, #0]
 8009810:	009b      	lsls	r3, r3, #2
 8009812:	4413      	add	r3, r2
 8009814:	881b      	ldrh	r3, [r3, #0]
 8009816:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

          /*Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 800981a:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800981e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8009822:	2b00      	cmp	r3, #0
 8009824:	d005      	beq.n	8009832 <USB_EPStartXfer+0x12ea>
 8009826:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800982a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800982e:	2b00      	cmp	r3, #0
 8009830:	d10d      	bne.n	800984e <USB_EPStartXfer+0x1306>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 8009832:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8009836:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 800983a:	2b00      	cmp	r3, #0
 800983c:	f040 81f5 	bne.w	8009c2a <USB_EPStartXfer+0x16e2>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 8009840:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8009844:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009848:	2b00      	cmp	r3, #0
 800984a:	f040 81ee 	bne.w	8009c2a <USB_EPStartXfer+0x16e2>
          {
            PCD_FREE_USER_BUFFER(USBx, ep->num, 0U);
 800984e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009852:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8009856:	681a      	ldr	r2, [r3, #0]
 8009858:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800985c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009860:	681b      	ldr	r3, [r3, #0]
 8009862:	781b      	ldrb	r3, [r3, #0]
 8009864:	009b      	lsls	r3, r3, #2
 8009866:	4413      	add	r3, r2
 8009868:	881b      	ldrh	r3, [r3, #0]
 800986a:	b29b      	uxth	r3, r3
 800986c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009870:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009874:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
 8009878:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800987c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8009880:	681a      	ldr	r2, [r3, #0]
 8009882:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009886:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800988a:	681b      	ldr	r3, [r3, #0]
 800988c:	781b      	ldrb	r3, [r3, #0]
 800988e:	009b      	lsls	r3, r3, #2
 8009890:	441a      	add	r2, r3
 8009892:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8009896:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800989a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800989e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80098a2:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80098a6:	b29b      	uxth	r3, r3
 80098a8:	8013      	strh	r3, [r2, #0]
 80098aa:	e1be      	b.n	8009c2a <USB_EPStartXfer+0x16e2>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 80098ac:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80098b0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80098b4:	681b      	ldr	r3, [r3, #0]
 80098b6:	78db      	ldrb	r3, [r3, #3]
 80098b8:	2b01      	cmp	r3, #1
 80098ba:	f040 81b4 	bne.w	8009c26 <USB_EPStartXfer+0x16de>
      {
        /* Multi packet transfer */
        if (ep->xfer_len > ep->maxpacket)
 80098be:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80098c2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80098c6:	681b      	ldr	r3, [r3, #0]
 80098c8:	699a      	ldr	r2, [r3, #24]
 80098ca:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80098ce:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80098d2:	681b      	ldr	r3, [r3, #0]
 80098d4:	691b      	ldr	r3, [r3, #16]
 80098d6:	429a      	cmp	r2, r3
 80098d8:	d917      	bls.n	800990a <USB_EPStartXfer+0x13c2>
        {
          len = ep->maxpacket;
 80098da:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80098de:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80098e2:	681b      	ldr	r3, [r3, #0]
 80098e4:	691b      	ldr	r3, [r3, #16]
 80098e6:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
          ep->xfer_len -= len;
 80098ea:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80098ee:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80098f2:	681b      	ldr	r3, [r3, #0]
 80098f4:	699a      	ldr	r2, [r3, #24]
 80098f6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80098fa:	1ad2      	subs	r2, r2, r3
 80098fc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009900:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009904:	681b      	ldr	r3, [r3, #0]
 8009906:	619a      	str	r2, [r3, #24]
 8009908:	e00e      	b.n	8009928 <USB_EPStartXfer+0x13e0>
        }
        else
        {
          len = ep->xfer_len;
 800990a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800990e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009912:	681b      	ldr	r3, [r3, #0]
 8009914:	699b      	ldr	r3, [r3, #24]
 8009916:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
          ep->xfer_len = 0U;
 800991a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800991e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009922:	681b      	ldr	r3, [r3, #0]
 8009924:	2200      	movs	r2, #0
 8009926:	619a      	str	r2, [r3, #24]
        }
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, len);
 8009928:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800992c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009930:	681b      	ldr	r3, [r3, #0]
 8009932:	785b      	ldrb	r3, [r3, #1]
 8009934:	2b00      	cmp	r3, #0
 8009936:	f040 8085 	bne.w	8009a44 <USB_EPStartXfer+0x14fc>
 800993a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800993e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8009942:	681b      	ldr	r3, [r3, #0]
 8009944:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8009948:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800994c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8009950:	681b      	ldr	r3, [r3, #0]
 8009952:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8009956:	b29b      	uxth	r3, r3
 8009958:	461a      	mov	r2, r3
 800995a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800995e:	4413      	add	r3, r2
 8009960:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8009964:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009968:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800996c:	681b      	ldr	r3, [r3, #0]
 800996e:	781b      	ldrb	r3, [r3, #0]
 8009970:	011a      	lsls	r2, r3, #4
 8009972:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8009976:	4413      	add	r3, r2
 8009978:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 800997c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8009980:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8009984:	881b      	ldrh	r3, [r3, #0]
 8009986:	b29b      	uxth	r3, r3
 8009988:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800998c:	b29a      	uxth	r2, r3
 800998e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8009992:	801a      	strh	r2, [r3, #0]
 8009994:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009998:	2b3e      	cmp	r3, #62	@ 0x3e
 800999a:	d923      	bls.n	80099e4 <USB_EPStartXfer+0x149c>
 800999c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80099a0:	095b      	lsrs	r3, r3, #5
 80099a2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 80099a6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80099aa:	f003 031f 	and.w	r3, r3, #31
 80099ae:	2b00      	cmp	r3, #0
 80099b0:	d104      	bne.n	80099bc <USB_EPStartXfer+0x1474>
 80099b2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80099b6:	3b01      	subs	r3, #1
 80099b8:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 80099bc:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80099c0:	881b      	ldrh	r3, [r3, #0]
 80099c2:	b29a      	uxth	r2, r3
 80099c4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80099c8:	b29b      	uxth	r3, r3
 80099ca:	029b      	lsls	r3, r3, #10
 80099cc:	b29b      	uxth	r3, r3
 80099ce:	4313      	orrs	r3, r2
 80099d0:	b29b      	uxth	r3, r3
 80099d2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80099d6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80099da:	b29a      	uxth	r2, r3
 80099dc:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80099e0:	801a      	strh	r2, [r3, #0]
 80099e2:	e060      	b.n	8009aa6 <USB_EPStartXfer+0x155e>
 80099e4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80099e8:	2b00      	cmp	r3, #0
 80099ea:	d10c      	bne.n	8009a06 <USB_EPStartXfer+0x14be>
 80099ec:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80099f0:	881b      	ldrh	r3, [r3, #0]
 80099f2:	b29b      	uxth	r3, r3
 80099f4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80099f8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80099fc:	b29a      	uxth	r2, r3
 80099fe:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8009a02:	801a      	strh	r2, [r3, #0]
 8009a04:	e04f      	b.n	8009aa6 <USB_EPStartXfer+0x155e>
 8009a06:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009a0a:	085b      	lsrs	r3, r3, #1
 8009a0c:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8009a10:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009a14:	f003 0301 	and.w	r3, r3, #1
 8009a18:	2b00      	cmp	r3, #0
 8009a1a:	d004      	beq.n	8009a26 <USB_EPStartXfer+0x14de>
 8009a1c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009a20:	3301      	adds	r3, #1
 8009a22:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8009a26:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8009a2a:	881b      	ldrh	r3, [r3, #0]
 8009a2c:	b29a      	uxth	r2, r3
 8009a2e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009a32:	b29b      	uxth	r3, r3
 8009a34:	029b      	lsls	r3, r3, #10
 8009a36:	b29b      	uxth	r3, r3
 8009a38:	4313      	orrs	r3, r2
 8009a3a:	b29a      	uxth	r2, r3
 8009a3c:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8009a40:	801a      	strh	r2, [r3, #0]
 8009a42:	e030      	b.n	8009aa6 <USB_EPStartXfer+0x155e>
 8009a44:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009a48:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009a4c:	681b      	ldr	r3, [r3, #0]
 8009a4e:	785b      	ldrb	r3, [r3, #1]
 8009a50:	2b01      	cmp	r3, #1
 8009a52:	d128      	bne.n	8009aa6 <USB_EPStartXfer+0x155e>
 8009a54:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009a58:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8009a5c:	681b      	ldr	r3, [r3, #0]
 8009a5e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8009a62:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009a66:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8009a6a:	681b      	ldr	r3, [r3, #0]
 8009a6c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8009a70:	b29b      	uxth	r3, r3
 8009a72:	461a      	mov	r2, r3
 8009a74:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8009a78:	4413      	add	r3, r2
 8009a7a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8009a7e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009a82:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009a86:	681b      	ldr	r3, [r3, #0]
 8009a88:	781b      	ldrb	r3, [r3, #0]
 8009a8a:	011a      	lsls	r2, r3, #4
 8009a8c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8009a90:	4413      	add	r3, r2
 8009a92:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8009a96:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8009a9a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009a9e:	b29a      	uxth	r2, r3
 8009aa0:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8009aa4:	801a      	strh	r2, [r3, #0]
 8009aa6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009aaa:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8009aae:	681b      	ldr	r3, [r3, #0]
 8009ab0:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8009ab4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009ab8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009abc:	681b      	ldr	r3, [r3, #0]
 8009abe:	785b      	ldrb	r3, [r3, #1]
 8009ac0:	2b00      	cmp	r3, #0
 8009ac2:	f040 8085 	bne.w	8009bd0 <USB_EPStartXfer+0x1688>
 8009ac6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009aca:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8009ace:	681b      	ldr	r3, [r3, #0]
 8009ad0:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8009ad4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009ad8:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8009adc:	681b      	ldr	r3, [r3, #0]
 8009ade:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8009ae2:	b29b      	uxth	r3, r3
 8009ae4:	461a      	mov	r2, r3
 8009ae6:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8009aea:	4413      	add	r3, r2
 8009aec:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8009af0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009af4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009af8:	681b      	ldr	r3, [r3, #0]
 8009afa:	781b      	ldrb	r3, [r3, #0]
 8009afc:	011a      	lsls	r2, r3, #4
 8009afe:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8009b02:	4413      	add	r3, r2
 8009b04:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8009b08:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8009b0c:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8009b10:	881b      	ldrh	r3, [r3, #0]
 8009b12:	b29b      	uxth	r3, r3
 8009b14:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8009b18:	b29a      	uxth	r2, r3
 8009b1a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8009b1e:	801a      	strh	r2, [r3, #0]
 8009b20:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009b24:	2b3e      	cmp	r3, #62	@ 0x3e
 8009b26:	d923      	bls.n	8009b70 <USB_EPStartXfer+0x1628>
 8009b28:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009b2c:	095b      	lsrs	r3, r3, #5
 8009b2e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8009b32:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009b36:	f003 031f 	and.w	r3, r3, #31
 8009b3a:	2b00      	cmp	r3, #0
 8009b3c:	d104      	bne.n	8009b48 <USB_EPStartXfer+0x1600>
 8009b3e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8009b42:	3b01      	subs	r3, #1
 8009b44:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8009b48:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8009b4c:	881b      	ldrh	r3, [r3, #0]
 8009b4e:	b29a      	uxth	r2, r3
 8009b50:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8009b54:	b29b      	uxth	r3, r3
 8009b56:	029b      	lsls	r3, r3, #10
 8009b58:	b29b      	uxth	r3, r3
 8009b5a:	4313      	orrs	r3, r2
 8009b5c:	b29b      	uxth	r3, r3
 8009b5e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009b62:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009b66:	b29a      	uxth	r2, r3
 8009b68:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8009b6c:	801a      	strh	r2, [r3, #0]
 8009b6e:	e05c      	b.n	8009c2a <USB_EPStartXfer+0x16e2>
 8009b70:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009b74:	2b00      	cmp	r3, #0
 8009b76:	d10c      	bne.n	8009b92 <USB_EPStartXfer+0x164a>
 8009b78:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8009b7c:	881b      	ldrh	r3, [r3, #0]
 8009b7e:	b29b      	uxth	r3, r3
 8009b80:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009b84:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009b88:	b29a      	uxth	r2, r3
 8009b8a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8009b8e:	801a      	strh	r2, [r3, #0]
 8009b90:	e04b      	b.n	8009c2a <USB_EPStartXfer+0x16e2>
 8009b92:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009b96:	085b      	lsrs	r3, r3, #1
 8009b98:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8009b9c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009ba0:	f003 0301 	and.w	r3, r3, #1
 8009ba4:	2b00      	cmp	r3, #0
 8009ba6:	d004      	beq.n	8009bb2 <USB_EPStartXfer+0x166a>
 8009ba8:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8009bac:	3301      	adds	r3, #1
 8009bae:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8009bb2:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8009bb6:	881b      	ldrh	r3, [r3, #0]
 8009bb8:	b29a      	uxth	r2, r3
 8009bba:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8009bbe:	b29b      	uxth	r3, r3
 8009bc0:	029b      	lsls	r3, r3, #10
 8009bc2:	b29b      	uxth	r3, r3
 8009bc4:	4313      	orrs	r3, r2
 8009bc6:	b29a      	uxth	r2, r3
 8009bc8:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8009bcc:	801a      	strh	r2, [r3, #0]
 8009bce:	e02c      	b.n	8009c2a <USB_EPStartXfer+0x16e2>
 8009bd0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009bd4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009bd8:	681b      	ldr	r3, [r3, #0]
 8009bda:	785b      	ldrb	r3, [r3, #1]
 8009bdc:	2b01      	cmp	r3, #1
 8009bde:	d124      	bne.n	8009c2a <USB_EPStartXfer+0x16e2>
 8009be0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009be4:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8009be8:	681b      	ldr	r3, [r3, #0]
 8009bea:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8009bee:	b29b      	uxth	r3, r3
 8009bf0:	461a      	mov	r2, r3
 8009bf2:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8009bf6:	4413      	add	r3, r2
 8009bf8:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8009bfc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009c00:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009c04:	681b      	ldr	r3, [r3, #0]
 8009c06:	781b      	ldrb	r3, [r3, #0]
 8009c08:	011a      	lsls	r2, r3, #4
 8009c0a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8009c0e:	4413      	add	r3, r2
 8009c10:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8009c14:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8009c18:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009c1c:	b29a      	uxth	r2, r3
 8009c1e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8009c22:	801a      	strh	r2, [r3, #0]
 8009c24:	e001      	b.n	8009c2a <USB_EPStartXfer+0x16e2>
      }
      else
      {
        return HAL_ERROR;
 8009c26:	2301      	movs	r3, #1
 8009c28:	e03a      	b.n	8009ca0 <USB_EPStartXfer+0x1758>
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8009c2a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009c2e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8009c32:	681a      	ldr	r2, [r3, #0]
 8009c34:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009c38:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009c3c:	681b      	ldr	r3, [r3, #0]
 8009c3e:	781b      	ldrb	r3, [r3, #0]
 8009c40:	009b      	lsls	r3, r3, #2
 8009c42:	4413      	add	r3, r2
 8009c44:	881b      	ldrh	r3, [r3, #0]
 8009c46:	b29b      	uxth	r3, r3
 8009c48:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8009c4c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009c50:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 8009c54:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8009c58:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8009c5c:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 8009c60:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8009c64:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8009c68:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 8009c6c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009c70:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8009c74:	681a      	ldr	r2, [r3, #0]
 8009c76:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009c7a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009c7e:	681b      	ldr	r3, [r3, #0]
 8009c80:	781b      	ldrb	r3, [r3, #0]
 8009c82:	009b      	lsls	r3, r3, #2
 8009c84:	441a      	add	r2, r3
 8009c86:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8009c8a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8009c8e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8009c92:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8009c96:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009c9a:	b29b      	uxth	r3, r3
 8009c9c:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8009c9e:	2300      	movs	r3, #0
}
 8009ca0:	4618      	mov	r0, r3
 8009ca2:	f507 7784 	add.w	r7, r7, #264	@ 0x108
 8009ca6:	46bd      	mov	sp, r7
 8009ca8:	bd80      	pop	{r7, pc}

08009caa <USB_EPSetStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8009caa:	b480      	push	{r7}
 8009cac:	b085      	sub	sp, #20
 8009cae:	af00      	add	r7, sp, #0
 8009cb0:	6078      	str	r0, [r7, #4]
 8009cb2:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 8009cb4:	683b      	ldr	r3, [r7, #0]
 8009cb6:	785b      	ldrb	r3, [r3, #1]
 8009cb8:	2b00      	cmp	r3, #0
 8009cba:	d020      	beq.n	8009cfe <USB_EPSetStall+0x54>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 8009cbc:	687a      	ldr	r2, [r7, #4]
 8009cbe:	683b      	ldr	r3, [r7, #0]
 8009cc0:	781b      	ldrb	r3, [r3, #0]
 8009cc2:	009b      	lsls	r3, r3, #2
 8009cc4:	4413      	add	r3, r2
 8009cc6:	881b      	ldrh	r3, [r3, #0]
 8009cc8:	b29b      	uxth	r3, r3
 8009cca:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009cce:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009cd2:	81bb      	strh	r3, [r7, #12]
 8009cd4:	89bb      	ldrh	r3, [r7, #12]
 8009cd6:	f083 0310 	eor.w	r3, r3, #16
 8009cda:	81bb      	strh	r3, [r7, #12]
 8009cdc:	687a      	ldr	r2, [r7, #4]
 8009cde:	683b      	ldr	r3, [r7, #0]
 8009ce0:	781b      	ldrb	r3, [r3, #0]
 8009ce2:	009b      	lsls	r3, r3, #2
 8009ce4:	441a      	add	r2, r3
 8009ce6:	89bb      	ldrh	r3, [r7, #12]
 8009ce8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8009cec:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8009cf0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8009cf4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009cf8:	b29b      	uxth	r3, r3
 8009cfa:	8013      	strh	r3, [r2, #0]
 8009cfc:	e01f      	b.n	8009d3e <USB_EPSetStall+0x94>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 8009cfe:	687a      	ldr	r2, [r7, #4]
 8009d00:	683b      	ldr	r3, [r7, #0]
 8009d02:	781b      	ldrb	r3, [r3, #0]
 8009d04:	009b      	lsls	r3, r3, #2
 8009d06:	4413      	add	r3, r2
 8009d08:	881b      	ldrh	r3, [r3, #0]
 8009d0a:	b29b      	uxth	r3, r3
 8009d0c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8009d10:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009d14:	81fb      	strh	r3, [r7, #14]
 8009d16:	89fb      	ldrh	r3, [r7, #14]
 8009d18:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8009d1c:	81fb      	strh	r3, [r7, #14]
 8009d1e:	687a      	ldr	r2, [r7, #4]
 8009d20:	683b      	ldr	r3, [r7, #0]
 8009d22:	781b      	ldrb	r3, [r3, #0]
 8009d24:	009b      	lsls	r3, r3, #2
 8009d26:	441a      	add	r2, r3
 8009d28:	89fb      	ldrh	r3, [r7, #14]
 8009d2a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8009d2e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8009d32:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8009d36:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009d3a:	b29b      	uxth	r3, r3
 8009d3c:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8009d3e:	2300      	movs	r3, #0
}
 8009d40:	4618      	mov	r0, r3
 8009d42:	3714      	adds	r7, #20
 8009d44:	46bd      	mov	sp, r7
 8009d46:	bc80      	pop	{r7}
 8009d48:	4770      	bx	lr

08009d4a <USB_EPClearStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8009d4a:	b480      	push	{r7}
 8009d4c:	b087      	sub	sp, #28
 8009d4e:	af00      	add	r7, sp, #0
 8009d50:	6078      	str	r0, [r7, #4]
 8009d52:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 8009d54:	683b      	ldr	r3, [r7, #0]
 8009d56:	7b1b      	ldrb	r3, [r3, #12]
 8009d58:	2b00      	cmp	r3, #0
 8009d5a:	f040 809d 	bne.w	8009e98 <USB_EPClearStall+0x14e>
  {
    if (ep->is_in != 0U)
 8009d5e:	683b      	ldr	r3, [r7, #0]
 8009d60:	785b      	ldrb	r3, [r3, #1]
 8009d62:	2b00      	cmp	r3, #0
 8009d64:	d04c      	beq.n	8009e00 <USB_EPClearStall+0xb6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8009d66:	687a      	ldr	r2, [r7, #4]
 8009d68:	683b      	ldr	r3, [r7, #0]
 8009d6a:	781b      	ldrb	r3, [r3, #0]
 8009d6c:	009b      	lsls	r3, r3, #2
 8009d6e:	4413      	add	r3, r2
 8009d70:	881b      	ldrh	r3, [r3, #0]
 8009d72:	823b      	strh	r3, [r7, #16]
 8009d74:	8a3b      	ldrh	r3, [r7, #16]
 8009d76:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009d7a:	2b00      	cmp	r3, #0
 8009d7c:	d01b      	beq.n	8009db6 <USB_EPClearStall+0x6c>
 8009d7e:	687a      	ldr	r2, [r7, #4]
 8009d80:	683b      	ldr	r3, [r7, #0]
 8009d82:	781b      	ldrb	r3, [r3, #0]
 8009d84:	009b      	lsls	r3, r3, #2
 8009d86:	4413      	add	r3, r2
 8009d88:	881b      	ldrh	r3, [r3, #0]
 8009d8a:	b29b      	uxth	r3, r3
 8009d8c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009d90:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009d94:	81fb      	strh	r3, [r7, #14]
 8009d96:	687a      	ldr	r2, [r7, #4]
 8009d98:	683b      	ldr	r3, [r7, #0]
 8009d9a:	781b      	ldrb	r3, [r3, #0]
 8009d9c:	009b      	lsls	r3, r3, #2
 8009d9e:	441a      	add	r2, r3
 8009da0:	89fb      	ldrh	r3, [r7, #14]
 8009da2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8009da6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8009daa:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8009dae:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8009db2:	b29b      	uxth	r3, r3
 8009db4:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8009db6:	683b      	ldr	r3, [r7, #0]
 8009db8:	78db      	ldrb	r3, [r3, #3]
 8009dba:	2b01      	cmp	r3, #1
 8009dbc:	d06c      	beq.n	8009e98 <USB_EPClearStall+0x14e>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8009dbe:	687a      	ldr	r2, [r7, #4]
 8009dc0:	683b      	ldr	r3, [r7, #0]
 8009dc2:	781b      	ldrb	r3, [r3, #0]
 8009dc4:	009b      	lsls	r3, r3, #2
 8009dc6:	4413      	add	r3, r2
 8009dc8:	881b      	ldrh	r3, [r3, #0]
 8009dca:	b29b      	uxth	r3, r3
 8009dcc:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009dd0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009dd4:	81bb      	strh	r3, [r7, #12]
 8009dd6:	89bb      	ldrh	r3, [r7, #12]
 8009dd8:	f083 0320 	eor.w	r3, r3, #32
 8009ddc:	81bb      	strh	r3, [r7, #12]
 8009dde:	687a      	ldr	r2, [r7, #4]
 8009de0:	683b      	ldr	r3, [r7, #0]
 8009de2:	781b      	ldrb	r3, [r3, #0]
 8009de4:	009b      	lsls	r3, r3, #2
 8009de6:	441a      	add	r2, r3
 8009de8:	89bb      	ldrh	r3, [r7, #12]
 8009dea:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8009dee:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8009df2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8009df6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009dfa:	b29b      	uxth	r3, r3
 8009dfc:	8013      	strh	r3, [r2, #0]
 8009dfe:	e04b      	b.n	8009e98 <USB_EPClearStall+0x14e>
      }
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8009e00:	687a      	ldr	r2, [r7, #4]
 8009e02:	683b      	ldr	r3, [r7, #0]
 8009e04:	781b      	ldrb	r3, [r3, #0]
 8009e06:	009b      	lsls	r3, r3, #2
 8009e08:	4413      	add	r3, r2
 8009e0a:	881b      	ldrh	r3, [r3, #0]
 8009e0c:	82fb      	strh	r3, [r7, #22]
 8009e0e:	8afb      	ldrh	r3, [r7, #22]
 8009e10:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8009e14:	2b00      	cmp	r3, #0
 8009e16:	d01b      	beq.n	8009e50 <USB_EPClearStall+0x106>
 8009e18:	687a      	ldr	r2, [r7, #4]
 8009e1a:	683b      	ldr	r3, [r7, #0]
 8009e1c:	781b      	ldrb	r3, [r3, #0]
 8009e1e:	009b      	lsls	r3, r3, #2
 8009e20:	4413      	add	r3, r2
 8009e22:	881b      	ldrh	r3, [r3, #0]
 8009e24:	b29b      	uxth	r3, r3
 8009e26:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009e2a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009e2e:	82bb      	strh	r3, [r7, #20]
 8009e30:	687a      	ldr	r2, [r7, #4]
 8009e32:	683b      	ldr	r3, [r7, #0]
 8009e34:	781b      	ldrb	r3, [r3, #0]
 8009e36:	009b      	lsls	r3, r3, #2
 8009e38:	441a      	add	r2, r3
 8009e3a:	8abb      	ldrh	r3, [r7, #20]
 8009e3c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8009e40:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8009e44:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8009e48:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009e4c:	b29b      	uxth	r3, r3
 8009e4e:	8013      	strh	r3, [r2, #0]

      /* Configure VALID status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8009e50:	687a      	ldr	r2, [r7, #4]
 8009e52:	683b      	ldr	r3, [r7, #0]
 8009e54:	781b      	ldrb	r3, [r3, #0]
 8009e56:	009b      	lsls	r3, r3, #2
 8009e58:	4413      	add	r3, r2
 8009e5a:	881b      	ldrh	r3, [r3, #0]
 8009e5c:	b29b      	uxth	r3, r3
 8009e5e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8009e62:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009e66:	827b      	strh	r3, [r7, #18]
 8009e68:	8a7b      	ldrh	r3, [r7, #18]
 8009e6a:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8009e6e:	827b      	strh	r3, [r7, #18]
 8009e70:	8a7b      	ldrh	r3, [r7, #18]
 8009e72:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8009e76:	827b      	strh	r3, [r7, #18]
 8009e78:	687a      	ldr	r2, [r7, #4]
 8009e7a:	683b      	ldr	r3, [r7, #0]
 8009e7c:	781b      	ldrb	r3, [r3, #0]
 8009e7e:	009b      	lsls	r3, r3, #2
 8009e80:	441a      	add	r2, r3
 8009e82:	8a7b      	ldrh	r3, [r7, #18]
 8009e84:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8009e88:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8009e8c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8009e90:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009e94:	b29b      	uxth	r3, r3
 8009e96:	8013      	strh	r3, [r2, #0]
    }
  }

  return HAL_OK;
 8009e98:	2300      	movs	r3, #0
}
 8009e9a:	4618      	mov	r0, r3
 8009e9c:	371c      	adds	r7, #28
 8009e9e:	46bd      	mov	sp, r7
 8009ea0:	bc80      	pop	{r7}
 8009ea2:	4770      	bx	lr

08009ea4 <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 8009ea4:	b480      	push	{r7}
 8009ea6:	b083      	sub	sp, #12
 8009ea8:	af00      	add	r7, sp, #0
 8009eaa:	6078      	str	r0, [r7, #4]
 8009eac:	460b      	mov	r3, r1
 8009eae:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 8009eb0:	78fb      	ldrb	r3, [r7, #3]
 8009eb2:	2b00      	cmp	r3, #0
 8009eb4:	d103      	bne.n	8009ebe <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 8009eb6:	687b      	ldr	r3, [r7, #4]
 8009eb8:	2280      	movs	r2, #128	@ 0x80
 8009eba:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 8009ebe:	2300      	movs	r3, #0
}
 8009ec0:	4618      	mov	r0, r3
 8009ec2:	370c      	adds	r7, #12
 8009ec4:	46bd      	mov	sp, r7
 8009ec6:	bc80      	pop	{r7}
 8009ec8:	4770      	bx	lr

08009eca <USB_DevConnect>:
  * @brief  USB_DevConnect Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 8009eca:	b480      	push	{r7}
 8009ecc:	b083      	sub	sp, #12
 8009ece:	af00      	add	r7, sp, #0
 8009ed0:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 8009ed2:	2300      	movs	r3, #0
}
 8009ed4:	4618      	mov	r0, r3
 8009ed6:	370c      	adds	r7, #12
 8009ed8:	46bd      	mov	sp, r7
 8009eda:	bc80      	pop	{r7}
 8009edc:	4770      	bx	lr

08009ede <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect Disconnect the USB device by disabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_TypeDef *USBx)
{
 8009ede:	b480      	push	{r7}
 8009ee0:	b083      	sub	sp, #12
 8009ee2:	af00      	add	r7, sp, #0
 8009ee4:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 8009ee6:	2300      	movs	r3, #0
}
 8009ee8:	4618      	mov	r0, r3
 8009eea:	370c      	adds	r7, #12
 8009eec:	46bd      	mov	sp, r7
 8009eee:	bc80      	pop	{r7}
 8009ef0:	4770      	bx	lr

08009ef2 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_TypeDef const *USBx)
{
 8009ef2:	b480      	push	{r7}
 8009ef4:	b085      	sub	sp, #20
 8009ef6:	af00      	add	r7, sp, #0
 8009ef8:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 8009efa:	687b      	ldr	r3, [r7, #4]
 8009efc:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8009f00:	b29b      	uxth	r3, r3
 8009f02:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 8009f04:	68fb      	ldr	r3, [r7, #12]
}
 8009f06:	4618      	mov	r0, r3
 8009f08:	3714      	adds	r7, #20
 8009f0a:	46bd      	mov	sp, r7
 8009f0c:	bc80      	pop	{r7}
 8009f0e:	4770      	bx	lr

08009f10 <USB_EP0_OutStart>:
  * @param  USBx Selected device
  * @param  psetup pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_TypeDef *USBx, uint8_t *psetup)
{
 8009f10:	b480      	push	{r7}
 8009f12:	b083      	sub	sp, #12
 8009f14:	af00      	add	r7, sp, #0
 8009f16:	6078      	str	r0, [r7, #4]
 8009f18:	6039      	str	r1, [r7, #0]
  UNUSED(psetup);
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 8009f1a:	2300      	movs	r3, #0
}
 8009f1c:	4618      	mov	r0, r3
 8009f1e:	370c      	adds	r7, #12
 8009f20:	46bd      	mov	sp, r7
 8009f22:	bc80      	pop	{r7}
 8009f24:	4770      	bx	lr

08009f26 <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8009f26:	b480      	push	{r7}
 8009f28:	b08b      	sub	sp, #44	@ 0x2c
 8009f2a:	af00      	add	r7, sp, #0
 8009f2c:	60f8      	str	r0, [r7, #12]
 8009f2e:	60b9      	str	r1, [r7, #8]
 8009f30:	4611      	mov	r1, r2
 8009f32:	461a      	mov	r2, r3
 8009f34:	460b      	mov	r3, r1
 8009f36:	80fb      	strh	r3, [r7, #6]
 8009f38:	4613      	mov	r3, r2
 8009f3a:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 8009f3c:	88bb      	ldrh	r3, [r7, #4]
 8009f3e:	3301      	adds	r3, #1
 8009f40:	085b      	lsrs	r3, r3, #1
 8009f42:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 8009f44:	68fb      	ldr	r3, [r7, #12]
 8009f46:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint16_t WrVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 8009f48:	68bb      	ldr	r3, [r7, #8]
 8009f4a:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8009f4c:	88fb      	ldrh	r3, [r7, #6]
 8009f4e:	005a      	lsls	r2, r3, #1
 8009f50:	697b      	ldr	r3, [r7, #20]
 8009f52:	4413      	add	r3, r2
 8009f54:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8009f58:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 8009f5a:	69bb      	ldr	r3, [r7, #24]
 8009f5c:	627b      	str	r3, [r7, #36]	@ 0x24
 8009f5e:	e01f      	b.n	8009fa0 <USB_WritePMA+0x7a>
  {
    WrVal = pBuf[0];
 8009f60:	69fb      	ldr	r3, [r7, #28]
 8009f62:	781b      	ldrb	r3, [r3, #0]
 8009f64:	827b      	strh	r3, [r7, #18]
    WrVal |= (uint16_t)pBuf[1] << 8;
 8009f66:	69fb      	ldr	r3, [r7, #28]
 8009f68:	3301      	adds	r3, #1
 8009f6a:	781b      	ldrb	r3, [r3, #0]
 8009f6c:	b21b      	sxth	r3, r3
 8009f6e:	021b      	lsls	r3, r3, #8
 8009f70:	b21a      	sxth	r2, r3
 8009f72:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8009f76:	4313      	orrs	r3, r2
 8009f78:	b21b      	sxth	r3, r3
 8009f7a:	827b      	strh	r3, [r7, #18]
    *pdwVal = (WrVal & 0xFFFFU);
 8009f7c:	6a3b      	ldr	r3, [r7, #32]
 8009f7e:	8a7a      	ldrh	r2, [r7, #18]
 8009f80:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 8009f82:	6a3b      	ldr	r3, [r7, #32]
 8009f84:	3302      	adds	r3, #2
 8009f86:	623b      	str	r3, [r7, #32]

#if PMA_ACCESS > 1U
    pdwVal++;
 8009f88:	6a3b      	ldr	r3, [r7, #32]
 8009f8a:	3302      	adds	r3, #2
 8009f8c:	623b      	str	r3, [r7, #32]
#endif /* PMA_ACCESS */

    pBuf++;
 8009f8e:	69fb      	ldr	r3, [r7, #28]
 8009f90:	3301      	adds	r3, #1
 8009f92:	61fb      	str	r3, [r7, #28]
    pBuf++;
 8009f94:	69fb      	ldr	r3, [r7, #28]
 8009f96:	3301      	adds	r3, #1
 8009f98:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 8009f9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009f9c:	3b01      	subs	r3, #1
 8009f9e:	627b      	str	r3, [r7, #36]	@ 0x24
 8009fa0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009fa2:	2b00      	cmp	r3, #0
 8009fa4:	d1dc      	bne.n	8009f60 <USB_WritePMA+0x3a>
  }
}
 8009fa6:	bf00      	nop
 8009fa8:	bf00      	nop
 8009faa:	372c      	adds	r7, #44	@ 0x2c
 8009fac:	46bd      	mov	sp, r7
 8009fae:	bc80      	pop	{r7}
 8009fb0:	4770      	bx	lr

08009fb2 <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8009fb2:	b480      	push	{r7}
 8009fb4:	b08b      	sub	sp, #44	@ 0x2c
 8009fb6:	af00      	add	r7, sp, #0
 8009fb8:	60f8      	str	r0, [r7, #12]
 8009fba:	60b9      	str	r1, [r7, #8]
 8009fbc:	4611      	mov	r1, r2
 8009fbe:	461a      	mov	r2, r3
 8009fc0:	460b      	mov	r3, r1
 8009fc2:	80fb      	strh	r3, [r7, #6]
 8009fc4:	4613      	mov	r3, r2
 8009fc6:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 8009fc8:	88bb      	ldrh	r3, [r7, #4]
 8009fca:	085b      	lsrs	r3, r3, #1
 8009fcc:	b29b      	uxth	r3, r3
 8009fce:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 8009fd0:	68fb      	ldr	r3, [r7, #12]
 8009fd2:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint32_t RdVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 8009fd4:	68bb      	ldr	r3, [r7, #8]
 8009fd6:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8009fd8:	88fb      	ldrh	r3, [r7, #6]
 8009fda:	005a      	lsls	r2, r3, #1
 8009fdc:	697b      	ldr	r3, [r7, #20]
 8009fde:	4413      	add	r3, r2
 8009fe0:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8009fe4:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 8009fe6:	69bb      	ldr	r3, [r7, #24]
 8009fe8:	627b      	str	r3, [r7, #36]	@ 0x24
 8009fea:	e01b      	b.n	800a024 <USB_ReadPMA+0x72>
  {
    RdVal = *(__IO uint16_t *)pdwVal;
 8009fec:	6a3b      	ldr	r3, [r7, #32]
 8009fee:	881b      	ldrh	r3, [r3, #0]
 8009ff0:	b29b      	uxth	r3, r3
 8009ff2:	613b      	str	r3, [r7, #16]
    pdwVal++;
 8009ff4:	6a3b      	ldr	r3, [r7, #32]
 8009ff6:	3302      	adds	r3, #2
 8009ff8:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 8009ffa:	693b      	ldr	r3, [r7, #16]
 8009ffc:	b2da      	uxtb	r2, r3
 8009ffe:	69fb      	ldr	r3, [r7, #28]
 800a000:	701a      	strb	r2, [r3, #0]
    pBuf++;
 800a002:	69fb      	ldr	r3, [r7, #28]
 800a004:	3301      	adds	r3, #1
 800a006:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((RdVal >> 8) & 0xFFU);
 800a008:	693b      	ldr	r3, [r7, #16]
 800a00a:	0a1b      	lsrs	r3, r3, #8
 800a00c:	b2da      	uxtb	r2, r3
 800a00e:	69fb      	ldr	r3, [r7, #28]
 800a010:	701a      	strb	r2, [r3, #0]
    pBuf++;
 800a012:	69fb      	ldr	r3, [r7, #28]
 800a014:	3301      	adds	r3, #1
 800a016:	61fb      	str	r3, [r7, #28]

#if PMA_ACCESS > 1U
    pdwVal++;
 800a018:	6a3b      	ldr	r3, [r7, #32]
 800a01a:	3302      	adds	r3, #2
 800a01c:	623b      	str	r3, [r7, #32]
  for (count = n; count != 0U; count--)
 800a01e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a020:	3b01      	subs	r3, #1
 800a022:	627b      	str	r3, [r7, #36]	@ 0x24
 800a024:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a026:	2b00      	cmp	r3, #0
 800a028:	d1e0      	bne.n	8009fec <USB_ReadPMA+0x3a>
#endif /* PMA_ACCESS */
  }

  if ((wNBytes % 2U) != 0U)
 800a02a:	88bb      	ldrh	r3, [r7, #4]
 800a02c:	f003 0301 	and.w	r3, r3, #1
 800a030:	b29b      	uxth	r3, r3
 800a032:	2b00      	cmp	r3, #0
 800a034:	d007      	beq.n	800a046 <USB_ReadPMA+0x94>
  {
    RdVal = *pdwVal;
 800a036:	6a3b      	ldr	r3, [r7, #32]
 800a038:	881b      	ldrh	r3, [r3, #0]
 800a03a:	b29b      	uxth	r3, r3
 800a03c:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 800a03e:	693b      	ldr	r3, [r7, #16]
 800a040:	b2da      	uxtb	r2, r3
 800a042:	69fb      	ldr	r3, [r7, #28]
 800a044:	701a      	strb	r2, [r3, #0]
  }
}
 800a046:	bf00      	nop
 800a048:	372c      	adds	r7, #44	@ 0x2c
 800a04a:	46bd      	mov	sp, r7
 800a04c:	bc80      	pop	{r7}
 800a04e:	4770      	bx	lr

0800a050 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800a050:	b580      	push	{r7, lr}
 800a052:	b084      	sub	sp, #16
 800a054:	af00      	add	r7, sp, #0
 800a056:	6078      	str	r0, [r7, #4]
 800a058:	460b      	mov	r3, r1
 800a05a:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 800a05c:	2300      	movs	r3, #0
 800a05e:	73fb      	strb	r3, [r7, #15]
  USBD_CDC_HandleTypeDef   *hcdc;

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a060:	687b      	ldr	r3, [r7, #4]
 800a062:	7c1b      	ldrb	r3, [r3, #16]
 800a064:	2b00      	cmp	r3, #0
 800a066:	d115      	bne.n	800a094 <USBD_CDC_Init+0x44>
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800a068:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800a06c:	2202      	movs	r2, #2
 800a06e:	2181      	movs	r1, #129	@ 0x81
 800a070:	6878      	ldr	r0, [r7, #4]
 800a072:	f001 feca 	bl	800be0a <USBD_LL_OpenEP>
                   CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800a076:	687b      	ldr	r3, [r7, #4]
 800a078:	2201      	movs	r2, #1
 800a07a:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800a07c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800a080:	2202      	movs	r2, #2
 800a082:	2101      	movs	r1, #1
 800a084:	6878      	ldr	r0, [r7, #4]
 800a086:	f001 fec0 	bl	800be0a <USBD_LL_OpenEP>
                   CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800a08a:	687b      	ldr	r3, [r7, #4]
 800a08c:	2201      	movs	r2, #1
 800a08e:	f8c3 216c 	str.w	r2, [r3, #364]	@ 0x16c
 800a092:	e012      	b.n	800a0ba <USBD_CDC_Init+0x6a>

  }
  else
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800a094:	2340      	movs	r3, #64	@ 0x40
 800a096:	2202      	movs	r2, #2
 800a098:	2181      	movs	r1, #129	@ 0x81
 800a09a:	6878      	ldr	r0, [r7, #4]
 800a09c:	f001 feb5 	bl	800be0a <USBD_LL_OpenEP>
                   CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800a0a0:	687b      	ldr	r3, [r7, #4]
 800a0a2:	2201      	movs	r2, #1
 800a0a4:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800a0a6:	2340      	movs	r3, #64	@ 0x40
 800a0a8:	2202      	movs	r2, #2
 800a0aa:	2101      	movs	r1, #1
 800a0ac:	6878      	ldr	r0, [r7, #4]
 800a0ae:	f001 feac 	bl	800be0a <USBD_LL_OpenEP>
                   CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800a0b2:	687b      	ldr	r3, [r7, #4]
 800a0b4:	2201      	movs	r2, #1
 800a0b6:	f8c3 216c 	str.w	r2, [r3, #364]	@ 0x16c
  }
  /* Open Command IN EP */
  USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800a0ba:	2308      	movs	r3, #8
 800a0bc:	2203      	movs	r2, #3
 800a0be:	2182      	movs	r1, #130	@ 0x82
 800a0c0:	6878      	ldr	r0, [r7, #4]
 800a0c2:	f001 fea2 	bl	800be0a <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 800a0c6:	687b      	ldr	r3, [r7, #4]
 800a0c8:	2201      	movs	r2, #1
 800a0ca:	641a      	str	r2, [r3, #64]	@ 0x40

  pdev->pClassData = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800a0cc:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 800a0d0:	f001 ffc2 	bl	800c058 <USBD_static_malloc>
 800a0d4:	4602      	mov	r2, r0
 800a0d6:	687b      	ldr	r3, [r7, #4]
 800a0d8:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8

  if (pdev->pClassData == NULL)
 800a0dc:	687b      	ldr	r3, [r7, #4]
 800a0de:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a0e2:	2b00      	cmp	r3, #0
 800a0e4:	d102      	bne.n	800a0ec <USBD_CDC_Init+0x9c>
  {
    ret = 1U;
 800a0e6:	2301      	movs	r3, #1
 800a0e8:	73fb      	strb	r3, [r7, #15]
 800a0ea:	e026      	b.n	800a13a <USBD_CDC_Init+0xea>
  }
  else
  {
    hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800a0ec:	687b      	ldr	r3, [r7, #4]
 800a0ee:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a0f2:	60bb      	str	r3, [r7, #8]

    /* Init  physical Interface components */
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 800a0f4:	687b      	ldr	r3, [r7, #4]
 800a0f6:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800a0fa:	681b      	ldr	r3, [r3, #0]
 800a0fc:	4798      	blx	r3

    /* Init Xfer states */
    hcdc->TxState = 0U;
 800a0fe:	68bb      	ldr	r3, [r7, #8]
 800a100:	2200      	movs	r2, #0
 800a102:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    hcdc->RxState = 0U;
 800a106:	68bb      	ldr	r3, [r7, #8]
 800a108:	2200      	movs	r2, #0
 800a10a:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

    if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a10e:	687b      	ldr	r3, [r7, #4]
 800a110:	7c1b      	ldrb	r3, [r3, #16]
 800a112:	2b00      	cmp	r3, #0
 800a114:	d109      	bne.n	800a12a <USBD_CDC_Init+0xda>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800a116:	68bb      	ldr	r3, [r7, #8]
 800a118:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800a11c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800a120:	2101      	movs	r1, #1
 800a122:	6878      	ldr	r0, [r7, #4]
 800a124:	f001 ff61 	bl	800bfea <USBD_LL_PrepareReceive>
 800a128:	e007      	b.n	800a13a <USBD_CDC_Init+0xea>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800a12a:	68bb      	ldr	r3, [r7, #8]
 800a12c:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800a130:	2340      	movs	r3, #64	@ 0x40
 800a132:	2101      	movs	r1, #1
 800a134:	6878      	ldr	r0, [r7, #4]
 800a136:	f001 ff58 	bl	800bfea <USBD_LL_PrepareReceive>
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
  }
  return ret;
 800a13a:	7bfb      	ldrb	r3, [r7, #15]
}
 800a13c:	4618      	mov	r0, r3
 800a13e:	3710      	adds	r7, #16
 800a140:	46bd      	mov	sp, r7
 800a142:	bd80      	pop	{r7, pc}

0800a144 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800a144:	b580      	push	{r7, lr}
 800a146:	b084      	sub	sp, #16
 800a148:	af00      	add	r7, sp, #0
 800a14a:	6078      	str	r0, [r7, #4]
 800a14c:	460b      	mov	r3, r1
 800a14e:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 800a150:	2300      	movs	r3, #0
 800a152:	73fb      	strb	r3, [r7, #15]

  /* Close EP IN */
  USBD_LL_CloseEP(pdev, CDC_IN_EP);
 800a154:	2181      	movs	r1, #129	@ 0x81
 800a156:	6878      	ldr	r0, [r7, #4]
 800a158:	f001 fe7d 	bl	800be56 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 800a15c:	687b      	ldr	r3, [r7, #4]
 800a15e:	2200      	movs	r2, #0
 800a160:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Close EP OUT */
  USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 800a162:	2101      	movs	r1, #1
 800a164:	6878      	ldr	r0, [r7, #4]
 800a166:	f001 fe76 	bl	800be56 <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 800a16a:	687b      	ldr	r3, [r7, #4]
 800a16c:	2200      	movs	r2, #0
 800a16e:	f8c3 216c 	str.w	r2, [r3, #364]	@ 0x16c

  /* Close Command IN EP */
  USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 800a172:	2182      	movs	r1, #130	@ 0x82
 800a174:	6878      	ldr	r0, [r7, #4]
 800a176:	f001 fe6e 	bl	800be56 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 800a17a:	687b      	ldr	r3, [r7, #4]
 800a17c:	2200      	movs	r2, #0
 800a17e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 800a180:	687b      	ldr	r3, [r7, #4]
 800a182:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a186:	2b00      	cmp	r3, #0
 800a188:	d00e      	beq.n	800a1a8 <USBD_CDC_DeInit+0x64>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 800a18a:	687b      	ldr	r3, [r7, #4]
 800a18c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800a190:	685b      	ldr	r3, [r3, #4]
 800a192:	4798      	blx	r3
    USBD_free(pdev->pClassData);
 800a194:	687b      	ldr	r3, [r7, #4]
 800a196:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a19a:	4618      	mov	r0, r3
 800a19c:	f001 ff68 	bl	800c070 <USBD_static_free>
    pdev->pClassData = NULL;
 800a1a0:	687b      	ldr	r3, [r7, #4]
 800a1a2:	2200      	movs	r2, #0
 800a1a4:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  }

  return ret;
 800a1a8:	7bfb      	ldrb	r3, [r7, #15]
}
 800a1aa:	4618      	mov	r0, r3
 800a1ac:	3710      	adds	r7, #16
 800a1ae:	46bd      	mov	sp, r7
 800a1b0:	bd80      	pop	{r7, pc}

0800a1b2 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t  USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 800a1b2:	b580      	push	{r7, lr}
 800a1b4:	b086      	sub	sp, #24
 800a1b6:	af00      	add	r7, sp, #0
 800a1b8:	6078      	str	r0, [r7, #4]
 800a1ba:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800a1bc:	687b      	ldr	r3, [r7, #4]
 800a1be:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a1c2:	613b      	str	r3, [r7, #16]
  uint8_t ifalt = 0U;
 800a1c4:	2300      	movs	r3, #0
 800a1c6:	73fb      	strb	r3, [r7, #15]
  uint16_t status_info = 0U;
 800a1c8:	2300      	movs	r3, #0
 800a1ca:	81bb      	strh	r3, [r7, #12]
  uint8_t ret = USBD_OK;
 800a1cc:	2300      	movs	r3, #0
 800a1ce:	75fb      	strb	r3, [r7, #23]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a1d0:	683b      	ldr	r3, [r7, #0]
 800a1d2:	781b      	ldrb	r3, [r3, #0]
 800a1d4:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800a1d8:	2b00      	cmp	r3, #0
 800a1da:	d039      	beq.n	800a250 <USBD_CDC_Setup+0x9e>
 800a1dc:	2b20      	cmp	r3, #32
 800a1de:	d17f      	bne.n	800a2e0 <USBD_CDC_Setup+0x12e>
  {
    case USB_REQ_TYPE_CLASS :
      if (req->wLength)
 800a1e0:	683b      	ldr	r3, [r7, #0]
 800a1e2:	88db      	ldrh	r3, [r3, #6]
 800a1e4:	2b00      	cmp	r3, #0
 800a1e6:	d029      	beq.n	800a23c <USBD_CDC_Setup+0x8a>
      {
        if (req->bmRequest & 0x80U)
 800a1e8:	683b      	ldr	r3, [r7, #0]
 800a1ea:	781b      	ldrb	r3, [r3, #0]
 800a1ec:	b25b      	sxtb	r3, r3
 800a1ee:	2b00      	cmp	r3, #0
 800a1f0:	da11      	bge.n	800a216 <USBD_CDC_Setup+0x64>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800a1f2:	687b      	ldr	r3, [r7, #4]
 800a1f4:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800a1f8:	689b      	ldr	r3, [r3, #8]
 800a1fa:	683a      	ldr	r2, [r7, #0]
 800a1fc:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)(void *)hcdc->data,
 800a1fe:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800a200:	683a      	ldr	r2, [r7, #0]
 800a202:	88d2      	ldrh	r2, [r2, #6]
 800a204:	4798      	blx	r3
                                                            req->wLength);

          USBD_CtlSendData(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 800a206:	6939      	ldr	r1, [r7, #16]
 800a208:	683b      	ldr	r3, [r7, #0]
 800a20a:	88db      	ldrh	r3, [r3, #6]
 800a20c:	461a      	mov	r2, r3
 800a20e:	6878      	ldr	r0, [r7, #4]
 800a210:	f001 fa06 	bl	800b620 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)(void *)req, 0U);
      }
      break;
 800a214:	e06b      	b.n	800a2ee <USBD_CDC_Setup+0x13c>
          hcdc->CmdOpCode = req->bRequest;
 800a216:	683b      	ldr	r3, [r7, #0]
 800a218:	785a      	ldrb	r2, [r3, #1]
 800a21a:	693b      	ldr	r3, [r7, #16]
 800a21c:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 800a220:	683b      	ldr	r3, [r7, #0]
 800a222:	88db      	ldrh	r3, [r3, #6]
 800a224:	b2da      	uxtb	r2, r3
 800a226:	693b      	ldr	r3, [r7, #16]
 800a228:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          USBD_CtlPrepareRx(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 800a22c:	6939      	ldr	r1, [r7, #16]
 800a22e:	683b      	ldr	r3, [r7, #0]
 800a230:	88db      	ldrh	r3, [r3, #6]
 800a232:	461a      	mov	r2, r3
 800a234:	6878      	ldr	r0, [r7, #4]
 800a236:	f001 fa21 	bl	800b67c <USBD_CtlPrepareRx>
      break;
 800a23a:	e058      	b.n	800a2ee <USBD_CDC_Setup+0x13c>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800a23c:	687b      	ldr	r3, [r7, #4]
 800a23e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800a242:	689b      	ldr	r3, [r3, #8]
 800a244:	683a      	ldr	r2, [r7, #0]
 800a246:	7850      	ldrb	r0, [r2, #1]
 800a248:	2200      	movs	r2, #0
 800a24a:	6839      	ldr	r1, [r7, #0]
 800a24c:	4798      	blx	r3
      break;
 800a24e:	e04e      	b.n	800a2ee <USBD_CDC_Setup+0x13c>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800a250:	683b      	ldr	r3, [r7, #0]
 800a252:	785b      	ldrb	r3, [r3, #1]
 800a254:	2b0b      	cmp	r3, #11
 800a256:	d02e      	beq.n	800a2b6 <USBD_CDC_Setup+0x104>
 800a258:	2b0b      	cmp	r3, #11
 800a25a:	dc38      	bgt.n	800a2ce <USBD_CDC_Setup+0x11c>
 800a25c:	2b00      	cmp	r3, #0
 800a25e:	d002      	beq.n	800a266 <USBD_CDC_Setup+0xb4>
 800a260:	2b0a      	cmp	r3, #10
 800a262:	d014      	beq.n	800a28e <USBD_CDC_Setup+0xdc>
 800a264:	e033      	b.n	800a2ce <USBD_CDC_Setup+0x11c>
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a266:	687b      	ldr	r3, [r7, #4]
 800a268:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a26c:	2b03      	cmp	r3, #3
 800a26e:	d107      	bne.n	800a280 <USBD_CDC_Setup+0xce>
          {
            USBD_CtlSendData(pdev, (uint8_t *)(void *)&status_info, 2U);
 800a270:	f107 030c 	add.w	r3, r7, #12
 800a274:	2202      	movs	r2, #2
 800a276:	4619      	mov	r1, r3
 800a278:	6878      	ldr	r0, [r7, #4]
 800a27a:	f001 f9d1 	bl	800b620 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800a27e:	e02e      	b.n	800a2de <USBD_CDC_Setup+0x12c>
            USBD_CtlError(pdev, req);
 800a280:	6839      	ldr	r1, [r7, #0]
 800a282:	6878      	ldr	r0, [r7, #4]
 800a284:	f001 f962 	bl	800b54c <USBD_CtlError>
            ret = USBD_FAIL;
 800a288:	2302      	movs	r3, #2
 800a28a:	75fb      	strb	r3, [r7, #23]
          break;
 800a28c:	e027      	b.n	800a2de <USBD_CDC_Setup+0x12c>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a28e:	687b      	ldr	r3, [r7, #4]
 800a290:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a294:	2b03      	cmp	r3, #3
 800a296:	d107      	bne.n	800a2a8 <USBD_CDC_Setup+0xf6>
          {
            USBD_CtlSendData(pdev, &ifalt, 1U);
 800a298:	f107 030f 	add.w	r3, r7, #15
 800a29c:	2201      	movs	r2, #1
 800a29e:	4619      	mov	r1, r3
 800a2a0:	6878      	ldr	r0, [r7, #4]
 800a2a2:	f001 f9bd 	bl	800b620 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800a2a6:	e01a      	b.n	800a2de <USBD_CDC_Setup+0x12c>
            USBD_CtlError(pdev, req);
 800a2a8:	6839      	ldr	r1, [r7, #0]
 800a2aa:	6878      	ldr	r0, [r7, #4]
 800a2ac:	f001 f94e 	bl	800b54c <USBD_CtlError>
            ret = USBD_FAIL;
 800a2b0:	2302      	movs	r3, #2
 800a2b2:	75fb      	strb	r3, [r7, #23]
          break;
 800a2b4:	e013      	b.n	800a2de <USBD_CDC_Setup+0x12c>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800a2b6:	687b      	ldr	r3, [r7, #4]
 800a2b8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a2bc:	2b03      	cmp	r3, #3
 800a2be:	d00d      	beq.n	800a2dc <USBD_CDC_Setup+0x12a>
          {
            USBD_CtlError(pdev, req);
 800a2c0:	6839      	ldr	r1, [r7, #0]
 800a2c2:	6878      	ldr	r0, [r7, #4]
 800a2c4:	f001 f942 	bl	800b54c <USBD_CtlError>
            ret = USBD_FAIL;
 800a2c8:	2302      	movs	r3, #2
 800a2ca:	75fb      	strb	r3, [r7, #23]
          }
          break;
 800a2cc:	e006      	b.n	800a2dc <USBD_CDC_Setup+0x12a>

        default:
          USBD_CtlError(pdev, req);
 800a2ce:	6839      	ldr	r1, [r7, #0]
 800a2d0:	6878      	ldr	r0, [r7, #4]
 800a2d2:	f001 f93b 	bl	800b54c <USBD_CtlError>
          ret = USBD_FAIL;
 800a2d6:	2302      	movs	r3, #2
 800a2d8:	75fb      	strb	r3, [r7, #23]
          break;
 800a2da:	e000      	b.n	800a2de <USBD_CDC_Setup+0x12c>
          break;
 800a2dc:	bf00      	nop
      }
      break;
 800a2de:	e006      	b.n	800a2ee <USBD_CDC_Setup+0x13c>

    default:
      USBD_CtlError(pdev, req);
 800a2e0:	6839      	ldr	r1, [r7, #0]
 800a2e2:	6878      	ldr	r0, [r7, #4]
 800a2e4:	f001 f932 	bl	800b54c <USBD_CtlError>
      ret = USBD_FAIL;
 800a2e8:	2302      	movs	r3, #2
 800a2ea:	75fb      	strb	r3, [r7, #23]
      break;
 800a2ec:	bf00      	nop
  }

  return ret;
 800a2ee:	7dfb      	ldrb	r3, [r7, #23]
}
 800a2f0:	4618      	mov	r0, r3
 800a2f2:	3718      	adds	r7, #24
 800a2f4:	46bd      	mov	sp, r7
 800a2f6:	bd80      	pop	{r7, pc}

0800a2f8 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800a2f8:	b580      	push	{r7, lr}
 800a2fa:	b084      	sub	sp, #16
 800a2fc:	af00      	add	r7, sp, #0
 800a2fe:	6078      	str	r0, [r7, #4]
 800a300:	460b      	mov	r3, r1
 800a302:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800a304:	687b      	ldr	r3, [r7, #4]
 800a306:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a30a:	60fb      	str	r3, [r7, #12]
  PCD_HandleTypeDef *hpcd = pdev->pData;
 800a30c:	687b      	ldr	r3, [r7, #4]
 800a30e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800a312:	60bb      	str	r3, [r7, #8]

  if (pdev->pClassData != NULL)
 800a314:	687b      	ldr	r3, [r7, #4]
 800a316:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a31a:	2b00      	cmp	r3, #0
 800a31c:	d03a      	beq.n	800a394 <USBD_CDC_DataIn+0x9c>
  {
    if ((pdev->ep_in[epnum].total_length > 0U) && ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 800a31e:	78fa      	ldrb	r2, [r7, #3]
 800a320:	6879      	ldr	r1, [r7, #4]
 800a322:	4613      	mov	r3, r2
 800a324:	009b      	lsls	r3, r3, #2
 800a326:	4413      	add	r3, r2
 800a328:	009b      	lsls	r3, r3, #2
 800a32a:	440b      	add	r3, r1
 800a32c:	331c      	adds	r3, #28
 800a32e:	681b      	ldr	r3, [r3, #0]
 800a330:	2b00      	cmp	r3, #0
 800a332:	d029      	beq.n	800a388 <USBD_CDC_DataIn+0x90>
 800a334:	78fa      	ldrb	r2, [r7, #3]
 800a336:	6879      	ldr	r1, [r7, #4]
 800a338:	4613      	mov	r3, r2
 800a33a:	009b      	lsls	r3, r3, #2
 800a33c:	4413      	add	r3, r2
 800a33e:	009b      	lsls	r3, r3, #2
 800a340:	440b      	add	r3, r1
 800a342:	331c      	adds	r3, #28
 800a344:	681a      	ldr	r2, [r3, #0]
 800a346:	78f9      	ldrb	r1, [r7, #3]
 800a348:	68b8      	ldr	r0, [r7, #8]
 800a34a:	460b      	mov	r3, r1
 800a34c:	009b      	lsls	r3, r3, #2
 800a34e:	440b      	add	r3, r1
 800a350:	00db      	lsls	r3, r3, #3
 800a352:	4403      	add	r3, r0
 800a354:	3320      	adds	r3, #32
 800a356:	681b      	ldr	r3, [r3, #0]
 800a358:	fbb2 f1f3 	udiv	r1, r2, r3
 800a35c:	fb01 f303 	mul.w	r3, r1, r3
 800a360:	1ad3      	subs	r3, r2, r3
 800a362:	2b00      	cmp	r3, #0
 800a364:	d110      	bne.n	800a388 <USBD_CDC_DataIn+0x90>
    {
      /* Update the packet total length */
      pdev->ep_in[epnum].total_length = 0U;
 800a366:	78fa      	ldrb	r2, [r7, #3]
 800a368:	6879      	ldr	r1, [r7, #4]
 800a36a:	4613      	mov	r3, r2
 800a36c:	009b      	lsls	r3, r3, #2
 800a36e:	4413      	add	r3, r2
 800a370:	009b      	lsls	r3, r3, #2
 800a372:	440b      	add	r3, r1
 800a374:	331c      	adds	r3, #28
 800a376:	2200      	movs	r2, #0
 800a378:	601a      	str	r2, [r3, #0]

      /* Send ZLP */
      USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800a37a:	78f9      	ldrb	r1, [r7, #3]
 800a37c:	2300      	movs	r3, #0
 800a37e:	2200      	movs	r2, #0
 800a380:	6878      	ldr	r0, [r7, #4]
 800a382:	f001 fe0f 	bl	800bfa4 <USBD_LL_Transmit>
 800a386:	e003      	b.n	800a390 <USBD_CDC_DataIn+0x98>
    }
    else
    {
      hcdc->TxState = 0U;
 800a388:	68fb      	ldr	r3, [r7, #12]
 800a38a:	2200      	movs	r2, #0
 800a38c:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    }
    return USBD_OK;
 800a390:	2300      	movs	r3, #0
 800a392:	e000      	b.n	800a396 <USBD_CDC_DataIn+0x9e>
  }
  else
  {
    return USBD_FAIL;
 800a394:	2302      	movs	r3, #2
  }
}
 800a396:	4618      	mov	r0, r3
 800a398:	3710      	adds	r7, #16
 800a39a:	46bd      	mov	sp, r7
 800a39c:	bd80      	pop	{r7, pc}

0800a39e <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800a39e:	b580      	push	{r7, lr}
 800a3a0:	b084      	sub	sp, #16
 800a3a2:	af00      	add	r7, sp, #0
 800a3a4:	6078      	str	r0, [r7, #4]
 800a3a6:	460b      	mov	r3, r1
 800a3a8:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800a3aa:	687b      	ldr	r3, [r7, #4]
 800a3ac:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a3b0:	60fb      	str	r3, [r7, #12]

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800a3b2:	78fb      	ldrb	r3, [r7, #3]
 800a3b4:	4619      	mov	r1, r3
 800a3b6:	6878      	ldr	r0, [r7, #4]
 800a3b8:	f001 fe3a 	bl	800c030 <USBD_LL_GetRxDataSize>
 800a3bc:	4602      	mov	r2, r0
 800a3be:	68fb      	ldr	r3, [r7, #12]
 800a3c0:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */
  if (pdev->pClassData != NULL)
 800a3c4:	687b      	ldr	r3, [r7, #4]
 800a3c6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a3ca:	2b00      	cmp	r3, #0
 800a3cc:	d00d      	beq.n	800a3ea <USBD_CDC_DataOut+0x4c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800a3ce:	687b      	ldr	r3, [r7, #4]
 800a3d0:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800a3d4:	68db      	ldr	r3, [r3, #12]
 800a3d6:	68fa      	ldr	r2, [r7, #12]
 800a3d8:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 800a3dc:	68fa      	ldr	r2, [r7, #12]
 800a3de:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 800a3e2:	4611      	mov	r1, r2
 800a3e4:	4798      	blx	r3

    return USBD_OK;
 800a3e6:	2300      	movs	r3, #0
 800a3e8:	e000      	b.n	800a3ec <USBD_CDC_DataOut+0x4e>
  }
  else
  {
    return USBD_FAIL;
 800a3ea:	2302      	movs	r3, #2
  }
}
 800a3ec:	4618      	mov	r0, r3
 800a3ee:	3710      	adds	r7, #16
 800a3f0:	46bd      	mov	sp, r7
 800a3f2:	bd80      	pop	{r7, pc}

0800a3f4 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t  USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800a3f4:	b580      	push	{r7, lr}
 800a3f6:	b084      	sub	sp, #16
 800a3f8:	af00      	add	r7, sp, #0
 800a3fa:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800a3fc:	687b      	ldr	r3, [r7, #4]
 800a3fe:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a402:	60fb      	str	r3, [r7, #12]

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800a404:	687b      	ldr	r3, [r7, #4]
 800a406:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800a40a:	2b00      	cmp	r3, #0
 800a40c:	d014      	beq.n	800a438 <USBD_CDC_EP0_RxReady+0x44>
 800a40e:	68fb      	ldr	r3, [r7, #12]
 800a410:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 800a414:	2bff      	cmp	r3, #255	@ 0xff
 800a416:	d00f      	beq.n	800a438 <USBD_CDC_EP0_RxReady+0x44>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800a418:	687b      	ldr	r3, [r7, #4]
 800a41a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800a41e:	689b      	ldr	r3, [r3, #8]
 800a420:	68fa      	ldr	r2, [r7, #12]
 800a422:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                      (uint8_t *)(void *)hcdc->data,
 800a426:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 800a428:	68fa      	ldr	r2, [r7, #12]
 800a42a:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800a42e:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800a430:	68fb      	ldr	r3, [r7, #12]
 800a432:	22ff      	movs	r2, #255	@ 0xff
 800a434:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200

  }
  return USBD_OK;
 800a438:	2300      	movs	r3, #0
}
 800a43a:	4618      	mov	r0, r3
 800a43c:	3710      	adds	r7, #16
 800a43e:	46bd      	mov	sp, r7
 800a440:	bd80      	pop	{r7, pc}
	...

0800a444 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800a444:	b480      	push	{r7}
 800a446:	b083      	sub	sp, #12
 800a448:	af00      	add	r7, sp, #0
 800a44a:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgFSDesc);
 800a44c:	687b      	ldr	r3, [r7, #4]
 800a44e:	2243      	movs	r2, #67	@ 0x43
 800a450:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgFSDesc;
 800a452:	4b03      	ldr	r3, [pc, #12]	@ (800a460 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 800a454:	4618      	mov	r0, r3
 800a456:	370c      	adds	r7, #12
 800a458:	46bd      	mov	sp, r7
 800a45a:	bc80      	pop	{r7}
 800a45c:	4770      	bx	lr
 800a45e:	bf00      	nop
 800a460:	20000098 	.word	0x20000098

0800a464 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800a464:	b480      	push	{r7}
 800a466:	b083      	sub	sp, #12
 800a468:	af00      	add	r7, sp, #0
 800a46a:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgHSDesc);
 800a46c:	687b      	ldr	r3, [r7, #4]
 800a46e:	2243      	movs	r2, #67	@ 0x43
 800a470:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgHSDesc;
 800a472:	4b03      	ldr	r3, [pc, #12]	@ (800a480 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 800a474:	4618      	mov	r0, r3
 800a476:	370c      	adds	r7, #12
 800a478:	46bd      	mov	sp, r7
 800a47a:	bc80      	pop	{r7}
 800a47c:	4770      	bx	lr
 800a47e:	bf00      	nop
 800a480:	20000054 	.word	0x20000054

0800a484 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800a484:	b480      	push	{r7}
 800a486:	b083      	sub	sp, #12
 800a488:	af00      	add	r7, sp, #0
 800a48a:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_OtherSpeedCfgDesc);
 800a48c:	687b      	ldr	r3, [r7, #4]
 800a48e:	2243      	movs	r2, #67	@ 0x43
 800a490:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_OtherSpeedCfgDesc;
 800a492:	4b03      	ldr	r3, [pc, #12]	@ (800a4a0 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 800a494:	4618      	mov	r0, r3
 800a496:	370c      	adds	r7, #12
 800a498:	46bd      	mov	sp, r7
 800a49a:	bc80      	pop	{r7}
 800a49c:	4770      	bx	lr
 800a49e:	bf00      	nop
 800a4a0:	200000dc 	.word	0x200000dc

0800a4a4 <USBD_CDC_GetDeviceQualifierDescriptor>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t  *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800a4a4:	b480      	push	{r7}
 800a4a6:	b083      	sub	sp, #12
 800a4a8:	af00      	add	r7, sp, #0
 800a4aa:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_DeviceQualifierDesc);
 800a4ac:	687b      	ldr	r3, [r7, #4]
 800a4ae:	220a      	movs	r2, #10
 800a4b0:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceQualifierDesc;
 800a4b2:	4b03      	ldr	r3, [pc, #12]	@ (800a4c0 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800a4b4:	4618      	mov	r0, r3
 800a4b6:	370c      	adds	r7, #12
 800a4b8:	46bd      	mov	sp, r7
 800a4ba:	bc80      	pop	{r7}
 800a4bc:	4770      	bx	lr
 800a4be:	bf00      	nop
 800a4c0:	20000010 	.word	0x20000010

0800a4c4 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t  USBD_CDC_RegisterInterface(USBD_HandleTypeDef   *pdev,
                                    USBD_CDC_ItfTypeDef *fops)
{
 800a4c4:	b480      	push	{r7}
 800a4c6:	b085      	sub	sp, #20
 800a4c8:	af00      	add	r7, sp, #0
 800a4ca:	6078      	str	r0, [r7, #4]
 800a4cc:	6039      	str	r1, [r7, #0]
  uint8_t  ret = USBD_FAIL;
 800a4ce:	2302      	movs	r3, #2
 800a4d0:	73fb      	strb	r3, [r7, #15]

  if (fops != NULL)
 800a4d2:	683b      	ldr	r3, [r7, #0]
 800a4d4:	2b00      	cmp	r3, #0
 800a4d6:	d005      	beq.n	800a4e4 <USBD_CDC_RegisterInterface+0x20>
  {
    pdev->pUserData = fops;
 800a4d8:	687b      	ldr	r3, [r7, #4]
 800a4da:	683a      	ldr	r2, [r7, #0]
 800a4dc:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
    ret = USBD_OK;
 800a4e0:	2300      	movs	r3, #0
 800a4e2:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 800a4e4:	7bfb      	ldrb	r3, [r7, #15]
}
 800a4e6:	4618      	mov	r0, r3
 800a4e8:	3714      	adds	r7, #20
 800a4ea:	46bd      	mov	sp, r7
 800a4ec:	bc80      	pop	{r7}
 800a4ee:	4770      	bx	lr

0800a4f0 <USBD_CDC_SetTxBuffer>:
  * @retval status
  */
uint8_t  USBD_CDC_SetTxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff,
                              uint16_t length)
{
 800a4f0:	b480      	push	{r7}
 800a4f2:	b087      	sub	sp, #28
 800a4f4:	af00      	add	r7, sp, #0
 800a4f6:	60f8      	str	r0, [r7, #12]
 800a4f8:	60b9      	str	r1, [r7, #8]
 800a4fa:	4613      	mov	r3, r2
 800a4fc:	80fb      	strh	r3, [r7, #6]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800a4fe:	68fb      	ldr	r3, [r7, #12]
 800a500:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a504:	617b      	str	r3, [r7, #20]

  hcdc->TxBuffer = pbuff;
 800a506:	697b      	ldr	r3, [r7, #20]
 800a508:	68ba      	ldr	r2, [r7, #8]
 800a50a:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 800a50e:	88fa      	ldrh	r2, [r7, #6]
 800a510:	697b      	ldr	r3, [r7, #20]
 800a512:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return USBD_OK;
 800a516:	2300      	movs	r3, #0
}
 800a518:	4618      	mov	r0, r3
 800a51a:	371c      	adds	r7, #28
 800a51c:	46bd      	mov	sp, r7
 800a51e:	bc80      	pop	{r7}
 800a520:	4770      	bx	lr

0800a522 <USBD_CDC_SetRxBuffer>:
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t  USBD_CDC_SetRxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff)
{
 800a522:	b480      	push	{r7}
 800a524:	b085      	sub	sp, #20
 800a526:	af00      	add	r7, sp, #0
 800a528:	6078      	str	r0, [r7, #4]
 800a52a:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800a52c:	687b      	ldr	r3, [r7, #4]
 800a52e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a532:	60fb      	str	r3, [r7, #12]

  hcdc->RxBuffer = pbuff;
 800a534:	68fb      	ldr	r3, [r7, #12]
 800a536:	683a      	ldr	r2, [r7, #0]
 800a538:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return USBD_OK;
 800a53c:	2300      	movs	r3, #0
}
 800a53e:	4618      	mov	r0, r3
 800a540:	3714      	adds	r7, #20
 800a542:	46bd      	mov	sp, r7
 800a544:	bc80      	pop	{r7}
 800a546:	4770      	bx	lr

0800a548 <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 800a548:	b580      	push	{r7, lr}
 800a54a:	b084      	sub	sp, #16
 800a54c:	af00      	add	r7, sp, #0
 800a54e:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800a550:	687b      	ldr	r3, [r7, #4]
 800a552:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a556:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData != NULL)
 800a558:	687b      	ldr	r3, [r7, #4]
 800a55a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a55e:	2b00      	cmp	r3, #0
 800a560:	d01c      	beq.n	800a59c <USBD_CDC_TransmitPacket+0x54>
  {
    if (hcdc->TxState == 0U)
 800a562:	68fb      	ldr	r3, [r7, #12]
 800a564:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800a568:	2b00      	cmp	r3, #0
 800a56a:	d115      	bne.n	800a598 <USBD_CDC_TransmitPacket+0x50>
    {
      /* Tx Transfer in progress */
      hcdc->TxState = 1U;
 800a56c:	68fb      	ldr	r3, [r7, #12]
 800a56e:	2201      	movs	r2, #1
 800a570:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

      /* Update the packet total length */
      pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 800a574:	68fb      	ldr	r3, [r7, #12]
 800a576:	f8d3 2210 	ldr.w	r2, [r3, #528]	@ 0x210
 800a57a:	687b      	ldr	r3, [r7, #4]
 800a57c:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Transmit next packet */
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 800a57e:	68fb      	ldr	r3, [r7, #12]
 800a580:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
                       (uint16_t)hcdc->TxLength);
 800a584:	68fb      	ldr	r3, [r7, #12]
 800a586:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 800a58a:	b29b      	uxth	r3, r3
 800a58c:	2181      	movs	r1, #129	@ 0x81
 800a58e:	6878      	ldr	r0, [r7, #4]
 800a590:	f001 fd08 	bl	800bfa4 <USBD_LL_Transmit>

      return USBD_OK;
 800a594:	2300      	movs	r3, #0
 800a596:	e002      	b.n	800a59e <USBD_CDC_TransmitPacket+0x56>
    }
    else
    {
      return USBD_BUSY;
 800a598:	2301      	movs	r3, #1
 800a59a:	e000      	b.n	800a59e <USBD_CDC_TransmitPacket+0x56>
    }
  }
  else
  {
    return USBD_FAIL;
 800a59c:	2302      	movs	r3, #2
  }
}
 800a59e:	4618      	mov	r0, r3
 800a5a0:	3710      	adds	r7, #16
 800a5a2:	46bd      	mov	sp, r7
 800a5a4:	bd80      	pop	{r7, pc}

0800a5a6 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800a5a6:	b580      	push	{r7, lr}
 800a5a8:	b084      	sub	sp, #16
 800a5aa:	af00      	add	r7, sp, #0
 800a5ac:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800a5ae:	687b      	ldr	r3, [r7, #4]
 800a5b0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a5b4:	60fb      	str	r3, [r7, #12]

  /* Suspend or Resume USB Out process */
  if (pdev->pClassData != NULL)
 800a5b6:	687b      	ldr	r3, [r7, #4]
 800a5b8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a5bc:	2b00      	cmp	r3, #0
 800a5be:	d017      	beq.n	800a5f0 <USBD_CDC_ReceivePacket+0x4a>
  {
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a5c0:	687b      	ldr	r3, [r7, #4]
 800a5c2:	7c1b      	ldrb	r3, [r3, #16]
 800a5c4:	2b00      	cmp	r3, #0
 800a5c6:	d109      	bne.n	800a5dc <USBD_CDC_ReceivePacket+0x36>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 800a5c8:	68fb      	ldr	r3, [r7, #12]
 800a5ca:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800a5ce:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800a5d2:	2101      	movs	r1, #1
 800a5d4:	6878      	ldr	r0, [r7, #4]
 800a5d6:	f001 fd08 	bl	800bfea <USBD_LL_PrepareReceive>
 800a5da:	e007      	b.n	800a5ec <USBD_CDC_ReceivePacket+0x46>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 800a5dc:	68fb      	ldr	r3, [r7, #12]
 800a5de:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800a5e2:	2340      	movs	r3, #64	@ 0x40
 800a5e4:	2101      	movs	r1, #1
 800a5e6:	6878      	ldr	r0, [r7, #4]
 800a5e8:	f001 fcff 	bl	800bfea <USBD_LL_PrepareReceive>
                             CDC_OUT_EP,
                             hcdc->RxBuffer,
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
    return USBD_OK;
 800a5ec:	2300      	movs	r3, #0
 800a5ee:	e000      	b.n	800a5f2 <USBD_CDC_ReceivePacket+0x4c>
  }
  else
  {
    return USBD_FAIL;
 800a5f0:	2302      	movs	r3, #2
  }
}
 800a5f2:	4618      	mov	r0, r3
 800a5f4:	3710      	adds	r7, #16
 800a5f6:	46bd      	mov	sp, r7
 800a5f8:	bd80      	pop	{r7, pc}

0800a5fa <USBD_Init>:
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800a5fa:	b580      	push	{r7, lr}
 800a5fc:	b084      	sub	sp, #16
 800a5fe:	af00      	add	r7, sp, #0
 800a600:	60f8      	str	r0, [r7, #12]
 800a602:	60b9      	str	r1, [r7, #8]
 800a604:	4613      	mov	r3, r2
 800a606:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800a608:	68fb      	ldr	r3, [r7, #12]
 800a60a:	2b00      	cmp	r3, #0
 800a60c:	d101      	bne.n	800a612 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 800a60e:	2302      	movs	r3, #2
 800a610:	e01a      	b.n	800a648 <USBD_Init+0x4e>
  }

  /* Unlink previous class*/
  if (pdev->pClass != NULL)
 800a612:	68fb      	ldr	r3, [r7, #12]
 800a614:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a618:	2b00      	cmp	r3, #0
 800a61a:	d003      	beq.n	800a624 <USBD_Init+0x2a>
  {
    pdev->pClass = NULL;
 800a61c:	68fb      	ldr	r3, [r7, #12]
 800a61e:	2200      	movs	r2, #0
 800a620:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800a624:	68bb      	ldr	r3, [r7, #8]
 800a626:	2b00      	cmp	r3, #0
 800a628:	d003      	beq.n	800a632 <USBD_Init+0x38>
  {
    pdev->pDesc = pdesc;
 800a62a:	68fb      	ldr	r3, [r7, #12]
 800a62c:	68ba      	ldr	r2, [r7, #8]
 800a62e:	f8c3 22b0 	str.w	r2, [r3, #688]	@ 0x2b0
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800a632:	68fb      	ldr	r3, [r7, #12]
 800a634:	2201      	movs	r2, #1
 800a636:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 800a63a:	68fb      	ldr	r3, [r7, #12]
 800a63c:	79fa      	ldrb	r2, [r7, #7]
 800a63e:	701a      	strb	r2, [r3, #0]
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 800a640:	68f8      	ldr	r0, [r7, #12]
 800a642:	f001 fb6d 	bl	800bd20 <USBD_LL_Init>

  return USBD_OK;
 800a646:	2300      	movs	r3, #0
}
 800a648:	4618      	mov	r0, r3
 800a64a:	3710      	adds	r7, #16
 800a64c:	46bd      	mov	sp, r7
 800a64e:	bd80      	pop	{r7, pc}

0800a650 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800a650:	b480      	push	{r7}
 800a652:	b085      	sub	sp, #20
 800a654:	af00      	add	r7, sp, #0
 800a656:	6078      	str	r0, [r7, #4]
 800a658:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef status = USBD_OK;
 800a65a:	2300      	movs	r3, #0
 800a65c:	73fb      	strb	r3, [r7, #15]
  if (pclass != NULL)
 800a65e:	683b      	ldr	r3, [r7, #0]
 800a660:	2b00      	cmp	r3, #0
 800a662:	d006      	beq.n	800a672 <USBD_RegisterClass+0x22>
  {
    /* link the class to the USB Device handle */
    pdev->pClass = pclass;
 800a664:	687b      	ldr	r3, [r7, #4]
 800a666:	683a      	ldr	r2, [r7, #0]
 800a668:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
    status = USBD_OK;
 800a66c:	2300      	movs	r3, #0
 800a66e:	73fb      	strb	r3, [r7, #15]
 800a670:	e001      	b.n	800a676 <USBD_RegisterClass+0x26>
  else
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    status = USBD_FAIL;
 800a672:	2302      	movs	r3, #2
 800a674:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800a676:	7bfb      	ldrb	r3, [r7, #15]
}
 800a678:	4618      	mov	r0, r3
 800a67a:	3714      	adds	r7, #20
 800a67c:	46bd      	mov	sp, r7
 800a67e:	bc80      	pop	{r7}
 800a680:	4770      	bx	lr

0800a682 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start(USBD_HandleTypeDef *pdev)
{
 800a682:	b580      	push	{r7, lr}
 800a684:	b082      	sub	sp, #8
 800a686:	af00      	add	r7, sp, #0
 800a688:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBD_LL_Start(pdev);
 800a68a:	6878      	ldr	r0, [r7, #4]
 800a68c:	f001 fba2 	bl	800bdd4 <USBD_LL_Start>

  return USBD_OK;
 800a690:	2300      	movs	r3, #0
}
 800a692:	4618      	mov	r0, r3
 800a694:	3708      	adds	r7, #8
 800a696:	46bd      	mov	sp, r7
 800a698:	bd80      	pop	{r7, pc}

0800a69a <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 800a69a:	b480      	push	{r7}
 800a69c:	b083      	sub	sp, #12
 800a69e:	af00      	add	r7, sp, #0
 800a6a0:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800a6a2:	2300      	movs	r3, #0
}
 800a6a4:	4618      	mov	r0, r3
 800a6a6:	370c      	adds	r7, #12
 800a6a8:	46bd      	mov	sp, r7
 800a6aa:	bc80      	pop	{r7}
 800a6ac:	4770      	bx	lr

0800a6ae <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 800a6ae:	b580      	push	{r7, lr}
 800a6b0:	b084      	sub	sp, #16
 800a6b2:	af00      	add	r7, sp, #0
 800a6b4:	6078      	str	r0, [r7, #4]
 800a6b6:	460b      	mov	r3, r1
 800a6b8:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 800a6ba:	2302      	movs	r3, #2
 800a6bc:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 800a6be:	687b      	ldr	r3, [r7, #4]
 800a6c0:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a6c4:	2b00      	cmp	r3, #0
 800a6c6:	d00c      	beq.n	800a6e2 <USBD_SetClassConfig+0x34>
  {
    /* Set configuration  and Start the Class*/
    if (pdev->pClass->Init(pdev, cfgidx) == 0U)
 800a6c8:	687b      	ldr	r3, [r7, #4]
 800a6ca:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a6ce:	681b      	ldr	r3, [r3, #0]
 800a6d0:	78fa      	ldrb	r2, [r7, #3]
 800a6d2:	4611      	mov	r1, r2
 800a6d4:	6878      	ldr	r0, [r7, #4]
 800a6d6:	4798      	blx	r3
 800a6d8:	4603      	mov	r3, r0
 800a6da:	2b00      	cmp	r3, #0
 800a6dc:	d101      	bne.n	800a6e2 <USBD_SetClassConfig+0x34>
    {
      ret = USBD_OK;
 800a6de:	2300      	movs	r3, #0
 800a6e0:	73fb      	strb	r3, [r7, #15]
    }
  }

  return ret;
 800a6e2:	7bfb      	ldrb	r3, [r7, #15]
}
 800a6e4:	4618      	mov	r0, r3
 800a6e6:	3710      	adds	r7, #16
 800a6e8:	46bd      	mov	sp, r7
 800a6ea:	bd80      	pop	{r7, pc}

0800a6ec <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 800a6ec:	b580      	push	{r7, lr}
 800a6ee:	b082      	sub	sp, #8
 800a6f0:	af00      	add	r7, sp, #0
 800a6f2:	6078      	str	r0, [r7, #4]
 800a6f4:	460b      	mov	r3, r1
 800a6f6:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);
 800a6f8:	687b      	ldr	r3, [r7, #4]
 800a6fa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a6fe:	685b      	ldr	r3, [r3, #4]
 800a700:	78fa      	ldrb	r2, [r7, #3]
 800a702:	4611      	mov	r1, r2
 800a704:	6878      	ldr	r0, [r7, #4]
 800a706:	4798      	blx	r3

  return USBD_OK;
 800a708:	2300      	movs	r3, #0
}
 800a70a:	4618      	mov	r0, r3
 800a70c:	3708      	adds	r7, #8
 800a70e:	46bd      	mov	sp, r7
 800a710:	bd80      	pop	{r7, pc}

0800a712 <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800a712:	b580      	push	{r7, lr}
 800a714:	b082      	sub	sp, #8
 800a716:	af00      	add	r7, sp, #0
 800a718:	6078      	str	r0, [r7, #4]
 800a71a:	6039      	str	r1, [r7, #0]
  USBD_ParseSetupRequest(&pdev->request, psetup);
 800a71c:	687b      	ldr	r3, [r7, #4]
 800a71e:	f503 732a 	add.w	r3, r3, #680	@ 0x2a8
 800a722:	6839      	ldr	r1, [r7, #0]
 800a724:	4618      	mov	r0, r3
 800a726:	f000 fed8 	bl	800b4da <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800a72a:	687b      	ldr	r3, [r7, #4]
 800a72c:	2201      	movs	r2, #1
 800a72e:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800a732:	687b      	ldr	r3, [r7, #4]
 800a734:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 800a738:	461a      	mov	r2, r3
 800a73a:	687b      	ldr	r3, [r7, #4]
 800a73c:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800a740:	687b      	ldr	r3, [r7, #4]
 800a742:	f893 32a8 	ldrb.w	r3, [r3, #680]	@ 0x2a8
 800a746:	f003 031f 	and.w	r3, r3, #31
 800a74a:	2b02      	cmp	r3, #2
 800a74c:	d016      	beq.n	800a77c <USBD_LL_SetupStage+0x6a>
 800a74e:	2b02      	cmp	r3, #2
 800a750:	d81c      	bhi.n	800a78c <USBD_LL_SetupStage+0x7a>
 800a752:	2b00      	cmp	r3, #0
 800a754:	d002      	beq.n	800a75c <USBD_LL_SetupStage+0x4a>
 800a756:	2b01      	cmp	r3, #1
 800a758:	d008      	beq.n	800a76c <USBD_LL_SetupStage+0x5a>
 800a75a:	e017      	b.n	800a78c <USBD_LL_SetupStage+0x7a>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      USBD_StdDevReq(pdev, &pdev->request);
 800a75c:	687b      	ldr	r3, [r7, #4]
 800a75e:	f503 732a 	add.w	r3, r3, #680	@ 0x2a8
 800a762:	4619      	mov	r1, r3
 800a764:	6878      	ldr	r0, [r7, #4]
 800a766:	f000 f9cb 	bl	800ab00 <USBD_StdDevReq>
      break;
 800a76a:	e01a      	b.n	800a7a2 <USBD_LL_SetupStage+0x90>

    case USB_REQ_RECIPIENT_INTERFACE:
      USBD_StdItfReq(pdev, &pdev->request);
 800a76c:	687b      	ldr	r3, [r7, #4]
 800a76e:	f503 732a 	add.w	r3, r3, #680	@ 0x2a8
 800a772:	4619      	mov	r1, r3
 800a774:	6878      	ldr	r0, [r7, #4]
 800a776:	f000 fa2d 	bl	800abd4 <USBD_StdItfReq>
      break;
 800a77a:	e012      	b.n	800a7a2 <USBD_LL_SetupStage+0x90>

    case USB_REQ_RECIPIENT_ENDPOINT:
      USBD_StdEPReq(pdev, &pdev->request);
 800a77c:	687b      	ldr	r3, [r7, #4]
 800a77e:	f503 732a 	add.w	r3, r3, #680	@ 0x2a8
 800a782:	4619      	mov	r1, r3
 800a784:	6878      	ldr	r0, [r7, #4]
 800a786:	f000 fa6d 	bl	800ac64 <USBD_StdEPReq>
      break;
 800a78a:	e00a      	b.n	800a7a2 <USBD_LL_SetupStage+0x90>

    default:
      USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800a78c:	687b      	ldr	r3, [r7, #4]
 800a78e:	f893 32a8 	ldrb.w	r3, [r3, #680]	@ 0x2a8
 800a792:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800a796:	b2db      	uxtb	r3, r3
 800a798:	4619      	mov	r1, r3
 800a79a:	6878      	ldr	r0, [r7, #4]
 800a79c:	f001 fb7a 	bl	800be94 <USBD_LL_StallEP>
      break;
 800a7a0:	bf00      	nop
  }

  return USBD_OK;
 800a7a2:	2300      	movs	r3, #0
}
 800a7a4:	4618      	mov	r0, r3
 800a7a6:	3708      	adds	r7, #8
 800a7a8:	46bd      	mov	sp, r7
 800a7aa:	bd80      	pop	{r7, pc}

0800a7ac <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800a7ac:	b580      	push	{r7, lr}
 800a7ae:	b086      	sub	sp, #24
 800a7b0:	af00      	add	r7, sp, #0
 800a7b2:	60f8      	str	r0, [r7, #12]
 800a7b4:	460b      	mov	r3, r1
 800a7b6:	607a      	str	r2, [r7, #4]
 800a7b8:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 800a7ba:	7afb      	ldrb	r3, [r7, #11]
 800a7bc:	2b00      	cmp	r3, #0
 800a7be:	d14b      	bne.n	800a858 <USBD_LL_DataOutStage+0xac>
  {
    pep = &pdev->ep_out[0];
 800a7c0:	68fb      	ldr	r3, [r7, #12]
 800a7c2:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 800a7c6:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800a7c8:	68fb      	ldr	r3, [r7, #12]
 800a7ca:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800a7ce:	2b03      	cmp	r3, #3
 800a7d0:	d134      	bne.n	800a83c <USBD_LL_DataOutStage+0x90>
    {
      if (pep->rem_length > pep->maxpacket)
 800a7d2:	697b      	ldr	r3, [r7, #20]
 800a7d4:	68da      	ldr	r2, [r3, #12]
 800a7d6:	697b      	ldr	r3, [r7, #20]
 800a7d8:	691b      	ldr	r3, [r3, #16]
 800a7da:	429a      	cmp	r2, r3
 800a7dc:	d919      	bls.n	800a812 <USBD_LL_DataOutStage+0x66>
      {
        pep->rem_length -= pep->maxpacket;
 800a7de:	697b      	ldr	r3, [r7, #20]
 800a7e0:	68da      	ldr	r2, [r3, #12]
 800a7e2:	697b      	ldr	r3, [r7, #20]
 800a7e4:	691b      	ldr	r3, [r3, #16]
 800a7e6:	1ad2      	subs	r2, r2, r3
 800a7e8:	697b      	ldr	r3, [r7, #20]
 800a7ea:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueRx(pdev, pdata,
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800a7ec:	697b      	ldr	r3, [r7, #20]
 800a7ee:	68da      	ldr	r2, [r3, #12]
 800a7f0:	697b      	ldr	r3, [r7, #20]
 800a7f2:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 800a7f4:	429a      	cmp	r2, r3
 800a7f6:	d203      	bcs.n	800a800 <USBD_LL_DataOutStage+0x54>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800a7f8:	697b      	ldr	r3, [r7, #20]
 800a7fa:	68db      	ldr	r3, [r3, #12]
        USBD_CtlContinueRx(pdev, pdata,
 800a7fc:	b29b      	uxth	r3, r3
 800a7fe:	e002      	b.n	800a806 <USBD_LL_DataOutStage+0x5a>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800a800:	697b      	ldr	r3, [r7, #20]
 800a802:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 800a804:	b29b      	uxth	r3, r3
 800a806:	461a      	mov	r2, r3
 800a808:	6879      	ldr	r1, [r7, #4]
 800a80a:	68f8      	ldr	r0, [r7, #12]
 800a80c:	f000 ff54 	bl	800b6b8 <USBD_CtlContinueRx>
 800a810:	e038      	b.n	800a884 <USBD_LL_DataOutStage+0xd8>
      }
      else
      {
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 800a812:	68fb      	ldr	r3, [r7, #12]
 800a814:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a818:	691b      	ldr	r3, [r3, #16]
 800a81a:	2b00      	cmp	r3, #0
 800a81c:	d00a      	beq.n	800a834 <USBD_LL_DataOutStage+0x88>
            (pdev->dev_state == USBD_STATE_CONFIGURED))
 800a81e:	68fb      	ldr	r3, [r7, #12]
 800a820:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 800a824:	2b03      	cmp	r3, #3
 800a826:	d105      	bne.n	800a834 <USBD_LL_DataOutStage+0x88>
        {
          pdev->pClass->EP0_RxReady(pdev);
 800a828:	68fb      	ldr	r3, [r7, #12]
 800a82a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a82e:	691b      	ldr	r3, [r3, #16]
 800a830:	68f8      	ldr	r0, [r7, #12]
 800a832:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 800a834:	68f8      	ldr	r0, [r7, #12]
 800a836:	f000 ff51 	bl	800b6dc <USBD_CtlSendStatus>
 800a83a:	e023      	b.n	800a884 <USBD_LL_DataOutStage+0xd8>
      }
    }
    else
    {
      if (pdev->ep0_state == USBD_EP0_STATUS_OUT)
 800a83c:	68fb      	ldr	r3, [r7, #12]
 800a83e:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800a842:	2b05      	cmp	r3, #5
 800a844:	d11e      	bne.n	800a884 <USBD_LL_DataOutStage+0xd8>
      {
        /*
         * STATUS PHASE completed, update ep0_state to idle
         */
        pdev->ep0_state = USBD_EP0_IDLE;
 800a846:	68fb      	ldr	r3, [r7, #12]
 800a848:	2200      	movs	r2, #0
 800a84a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
        USBD_LL_StallEP(pdev, 0U);
 800a84e:	2100      	movs	r1, #0
 800a850:	68f8      	ldr	r0, [r7, #12]
 800a852:	f001 fb1f 	bl	800be94 <USBD_LL_StallEP>
 800a856:	e015      	b.n	800a884 <USBD_LL_DataOutStage+0xd8>
      }
    }
  }
  else if ((pdev->pClass->DataOut != NULL) &&
 800a858:	68fb      	ldr	r3, [r7, #12]
 800a85a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a85e:	699b      	ldr	r3, [r3, #24]
 800a860:	2b00      	cmp	r3, #0
 800a862:	d00d      	beq.n	800a880 <USBD_LL_DataOutStage+0xd4>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 800a864:	68fb      	ldr	r3, [r7, #12]
 800a866:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
  else if ((pdev->pClass->DataOut != NULL) &&
 800a86a:	2b03      	cmp	r3, #3
 800a86c:	d108      	bne.n	800a880 <USBD_LL_DataOutStage+0xd4>
  {
    pdev->pClass->DataOut(pdev, epnum);
 800a86e:	68fb      	ldr	r3, [r7, #12]
 800a870:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a874:	699b      	ldr	r3, [r3, #24]
 800a876:	7afa      	ldrb	r2, [r7, #11]
 800a878:	4611      	mov	r1, r2
 800a87a:	68f8      	ldr	r0, [r7, #12]
 800a87c:	4798      	blx	r3
 800a87e:	e001      	b.n	800a884 <USBD_LL_DataOutStage+0xd8>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 800a880:	2302      	movs	r3, #2
 800a882:	e000      	b.n	800a886 <USBD_LL_DataOutStage+0xda>
  }

  return USBD_OK;
 800a884:	2300      	movs	r3, #0
}
 800a886:	4618      	mov	r0, r3
 800a888:	3718      	adds	r7, #24
 800a88a:	46bd      	mov	sp, r7
 800a88c:	bd80      	pop	{r7, pc}

0800a88e <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800a88e:	b580      	push	{r7, lr}
 800a890:	b086      	sub	sp, #24
 800a892:	af00      	add	r7, sp, #0
 800a894:	60f8      	str	r0, [r7, #12]
 800a896:	460b      	mov	r3, r1
 800a898:	607a      	str	r2, [r7, #4]
 800a89a:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 800a89c:	7afb      	ldrb	r3, [r7, #11]
 800a89e:	2b00      	cmp	r3, #0
 800a8a0:	d17f      	bne.n	800a9a2 <USBD_LL_DataInStage+0x114>
  {
    pep = &pdev->ep_in[0];
 800a8a2:	68fb      	ldr	r3, [r7, #12]
 800a8a4:	3314      	adds	r3, #20
 800a8a6:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800a8a8:	68fb      	ldr	r3, [r7, #12]
 800a8aa:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800a8ae:	2b02      	cmp	r3, #2
 800a8b0:	d15c      	bne.n	800a96c <USBD_LL_DataInStage+0xde>
    {
      if (pep->rem_length > pep->maxpacket)
 800a8b2:	697b      	ldr	r3, [r7, #20]
 800a8b4:	68da      	ldr	r2, [r3, #12]
 800a8b6:	697b      	ldr	r3, [r7, #20]
 800a8b8:	691b      	ldr	r3, [r3, #16]
 800a8ba:	429a      	cmp	r2, r3
 800a8bc:	d915      	bls.n	800a8ea <USBD_LL_DataInStage+0x5c>
      {
        pep->rem_length -= pep->maxpacket;
 800a8be:	697b      	ldr	r3, [r7, #20]
 800a8c0:	68da      	ldr	r2, [r3, #12]
 800a8c2:	697b      	ldr	r3, [r7, #20]
 800a8c4:	691b      	ldr	r3, [r3, #16]
 800a8c6:	1ad2      	subs	r2, r2, r3
 800a8c8:	697b      	ldr	r3, [r7, #20]
 800a8ca:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueSendData(pdev, pdata, (uint16_t)pep->rem_length);
 800a8cc:	697b      	ldr	r3, [r7, #20]
 800a8ce:	68db      	ldr	r3, [r3, #12]
 800a8d0:	b29b      	uxth	r3, r3
 800a8d2:	461a      	mov	r2, r3
 800a8d4:	6879      	ldr	r1, [r7, #4]
 800a8d6:	68f8      	ldr	r0, [r7, #12]
 800a8d8:	f000 febe 	bl	800b658 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800a8dc:	2300      	movs	r3, #0
 800a8de:	2200      	movs	r2, #0
 800a8e0:	2100      	movs	r1, #0
 800a8e2:	68f8      	ldr	r0, [r7, #12]
 800a8e4:	f001 fb81 	bl	800bfea <USBD_LL_PrepareReceive>
 800a8e8:	e04e      	b.n	800a988 <USBD_LL_DataInStage+0xfa>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->total_length % pep->maxpacket == 0U) &&
 800a8ea:	697b      	ldr	r3, [r7, #20]
 800a8ec:	689b      	ldr	r3, [r3, #8]
 800a8ee:	697a      	ldr	r2, [r7, #20]
 800a8f0:	6912      	ldr	r2, [r2, #16]
 800a8f2:	fbb3 f1f2 	udiv	r1, r3, r2
 800a8f6:	fb01 f202 	mul.w	r2, r1, r2
 800a8fa:	1a9b      	subs	r3, r3, r2
 800a8fc:	2b00      	cmp	r3, #0
 800a8fe:	d11c      	bne.n	800a93a <USBD_LL_DataInStage+0xac>
            (pep->total_length >= pep->maxpacket) &&
 800a900:	697b      	ldr	r3, [r7, #20]
 800a902:	689a      	ldr	r2, [r3, #8]
 800a904:	697b      	ldr	r3, [r7, #20]
 800a906:	691b      	ldr	r3, [r3, #16]
        if ((pep->total_length % pep->maxpacket == 0U) &&
 800a908:	429a      	cmp	r2, r3
 800a90a:	d316      	bcc.n	800a93a <USBD_LL_DataInStage+0xac>
            (pep->total_length < pdev->ep0_data_len))
 800a90c:	697b      	ldr	r3, [r7, #20]
 800a90e:	689a      	ldr	r2, [r3, #8]
 800a910:	68fb      	ldr	r3, [r7, #12]
 800a912:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 800a916:	429a      	cmp	r2, r3
 800a918:	d20f      	bcs.n	800a93a <USBD_LL_DataInStage+0xac>
        {
          USBD_CtlContinueSendData(pdev, NULL, 0U);
 800a91a:	2200      	movs	r2, #0
 800a91c:	2100      	movs	r1, #0
 800a91e:	68f8      	ldr	r0, [r7, #12]
 800a920:	f000 fe9a 	bl	800b658 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800a924:	68fb      	ldr	r3, [r7, #12]
 800a926:	2200      	movs	r2, #0
 800a928:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800a92c:	2300      	movs	r3, #0
 800a92e:	2200      	movs	r2, #0
 800a930:	2100      	movs	r1, #0
 800a932:	68f8      	ldr	r0, [r7, #12]
 800a934:	f001 fb59 	bl	800bfea <USBD_LL_PrepareReceive>
 800a938:	e026      	b.n	800a988 <USBD_LL_DataInStage+0xfa>
        }
        else
        {
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 800a93a:	68fb      	ldr	r3, [r7, #12]
 800a93c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a940:	68db      	ldr	r3, [r3, #12]
 800a942:	2b00      	cmp	r3, #0
 800a944:	d00a      	beq.n	800a95c <USBD_LL_DataInStage+0xce>
              (pdev->dev_state == USBD_STATE_CONFIGURED))
 800a946:	68fb      	ldr	r3, [r7, #12]
 800a948:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 800a94c:	2b03      	cmp	r3, #3
 800a94e:	d105      	bne.n	800a95c <USBD_LL_DataInStage+0xce>
          {
            pdev->pClass->EP0_TxSent(pdev);
 800a950:	68fb      	ldr	r3, [r7, #12]
 800a952:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a956:	68db      	ldr	r3, [r3, #12]
 800a958:	68f8      	ldr	r0, [r7, #12]
 800a95a:	4798      	blx	r3
          }
          USBD_LL_StallEP(pdev, 0x80U);
 800a95c:	2180      	movs	r1, #128	@ 0x80
 800a95e:	68f8      	ldr	r0, [r7, #12]
 800a960:	f001 fa98 	bl	800be94 <USBD_LL_StallEP>
          USBD_CtlReceiveStatus(pdev);
 800a964:	68f8      	ldr	r0, [r7, #12]
 800a966:	f000 fecc 	bl	800b702 <USBD_CtlReceiveStatus>
 800a96a:	e00d      	b.n	800a988 <USBD_LL_DataInStage+0xfa>
        }
      }
    }
    else
    {
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 800a96c:	68fb      	ldr	r3, [r7, #12]
 800a96e:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800a972:	2b04      	cmp	r3, #4
 800a974:	d004      	beq.n	800a980 <USBD_LL_DataInStage+0xf2>
          (pdev->ep0_state == USBD_EP0_IDLE))
 800a976:	68fb      	ldr	r3, [r7, #12]
 800a978:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 800a97c:	2b00      	cmp	r3, #0
 800a97e:	d103      	bne.n	800a988 <USBD_LL_DataInStage+0xfa>
      {
        USBD_LL_StallEP(pdev, 0x80U);
 800a980:	2180      	movs	r1, #128	@ 0x80
 800a982:	68f8      	ldr	r0, [r7, #12]
 800a984:	f001 fa86 	bl	800be94 <USBD_LL_StallEP>
      }
    }

    if (pdev->dev_test_mode == 1U)
 800a988:	68fb      	ldr	r3, [r7, #12]
 800a98a:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 800a98e:	2b01      	cmp	r3, #1
 800a990:	d11d      	bne.n	800a9ce <USBD_LL_DataInStage+0x140>
    {
      USBD_RunTestMode(pdev);
 800a992:	68f8      	ldr	r0, [r7, #12]
 800a994:	f7ff fe81 	bl	800a69a <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800a998:	68fb      	ldr	r3, [r7, #12]
 800a99a:	2200      	movs	r2, #0
 800a99c:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 800a9a0:	e015      	b.n	800a9ce <USBD_LL_DataInStage+0x140>
    }
  }
  else if ((pdev->pClass->DataIn != NULL) &&
 800a9a2:	68fb      	ldr	r3, [r7, #12]
 800a9a4:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a9a8:	695b      	ldr	r3, [r3, #20]
 800a9aa:	2b00      	cmp	r3, #0
 800a9ac:	d00d      	beq.n	800a9ca <USBD_LL_DataInStage+0x13c>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 800a9ae:	68fb      	ldr	r3, [r7, #12]
 800a9b0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
  else if ((pdev->pClass->DataIn != NULL) &&
 800a9b4:	2b03      	cmp	r3, #3
 800a9b6:	d108      	bne.n	800a9ca <USBD_LL_DataInStage+0x13c>
  {
    pdev->pClass->DataIn(pdev, epnum);
 800a9b8:	68fb      	ldr	r3, [r7, #12]
 800a9ba:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a9be:	695b      	ldr	r3, [r3, #20]
 800a9c0:	7afa      	ldrb	r2, [r7, #11]
 800a9c2:	4611      	mov	r1, r2
 800a9c4:	68f8      	ldr	r0, [r7, #12]
 800a9c6:	4798      	blx	r3
 800a9c8:	e001      	b.n	800a9ce <USBD_LL_DataInStage+0x140>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 800a9ca:	2302      	movs	r3, #2
 800a9cc:	e000      	b.n	800a9d0 <USBD_LL_DataInStage+0x142>
  }

  return USBD_OK;
 800a9ce:	2300      	movs	r3, #0
}
 800a9d0:	4618      	mov	r0, r3
 800a9d2:	3718      	adds	r7, #24
 800a9d4:	46bd      	mov	sp, r7
 800a9d6:	bd80      	pop	{r7, pc}

0800a9d8 <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800a9d8:	b580      	push	{r7, lr}
 800a9da:	b082      	sub	sp, #8
 800a9dc:	af00      	add	r7, sp, #0
 800a9de:	6078      	str	r0, [r7, #4]
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800a9e0:	2340      	movs	r3, #64	@ 0x40
 800a9e2:	2200      	movs	r2, #0
 800a9e4:	2100      	movs	r1, #0
 800a9e6:	6878      	ldr	r0, [r7, #4]
 800a9e8:	f001 fa0f 	bl	800be0a <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800a9ec:	687b      	ldr	r3, [r7, #4]
 800a9ee:	2201      	movs	r2, #1
 800a9f0:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800a9f4:	687b      	ldr	r3, [r7, #4]
 800a9f6:	2240      	movs	r2, #64	@ 0x40
 800a9f8:	f8c3 2164 	str.w	r2, [r3, #356]	@ 0x164

  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800a9fc:	2340      	movs	r3, #64	@ 0x40
 800a9fe:	2200      	movs	r2, #0
 800aa00:	2180      	movs	r1, #128	@ 0x80
 800aa02:	6878      	ldr	r0, [r7, #4]
 800aa04:	f001 fa01 	bl	800be0a <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800aa08:	687b      	ldr	r3, [r7, #4]
 800aa0a:	2201      	movs	r2, #1
 800aa0c:	619a      	str	r2, [r3, #24]

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800aa0e:	687b      	ldr	r3, [r7, #4]
 800aa10:	2240      	movs	r2, #64	@ 0x40
 800aa12:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800aa14:	687b      	ldr	r3, [r7, #4]
 800aa16:	2201      	movs	r2, #1
 800aa18:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800aa1c:	687b      	ldr	r3, [r7, #4]
 800aa1e:	2200      	movs	r2, #0
 800aa20:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 800aa24:	687b      	ldr	r3, [r7, #4]
 800aa26:	2200      	movs	r2, #0
 800aa28:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800aa2a:	687b      	ldr	r3, [r7, #4]
 800aa2c:	2200      	movs	r2, #0
 800aa2e:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4

  if (pdev->pClassData)
 800aa32:	687b      	ldr	r3, [r7, #4]
 800aa34:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800aa38:	2b00      	cmp	r3, #0
 800aa3a:	d009      	beq.n	800aa50 <USBD_LL_Reset+0x78>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800aa3c:	687b      	ldr	r3, [r7, #4]
 800aa3e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800aa42:	685b      	ldr	r3, [r3, #4]
 800aa44:	687a      	ldr	r2, [r7, #4]
 800aa46:	6852      	ldr	r2, [r2, #4]
 800aa48:	b2d2      	uxtb	r2, r2
 800aa4a:	4611      	mov	r1, r2
 800aa4c:	6878      	ldr	r0, [r7, #4]
 800aa4e:	4798      	blx	r3
  }

  return USBD_OK;
 800aa50:	2300      	movs	r3, #0
}
 800aa52:	4618      	mov	r0, r3
 800aa54:	3708      	adds	r7, #8
 800aa56:	46bd      	mov	sp, r7
 800aa58:	bd80      	pop	{r7, pc}

0800aa5a <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800aa5a:	b480      	push	{r7}
 800aa5c:	b083      	sub	sp, #12
 800aa5e:	af00      	add	r7, sp, #0
 800aa60:	6078      	str	r0, [r7, #4]
 800aa62:	460b      	mov	r3, r1
 800aa64:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800aa66:	687b      	ldr	r3, [r7, #4]
 800aa68:	78fa      	ldrb	r2, [r7, #3]
 800aa6a:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800aa6c:	2300      	movs	r3, #0
}
 800aa6e:	4618      	mov	r0, r3
 800aa70:	370c      	adds	r7, #12
 800aa72:	46bd      	mov	sp, r7
 800aa74:	bc80      	pop	{r7}
 800aa76:	4770      	bx	lr

0800aa78 <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800aa78:	b480      	push	{r7}
 800aa7a:	b083      	sub	sp, #12
 800aa7c:	af00      	add	r7, sp, #0
 800aa7e:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state =  pdev->dev_state;
 800aa80:	687b      	ldr	r3, [r7, #4]
 800aa82:	f893 229c 	ldrb.w	r2, [r3, #668]	@ 0x29c
 800aa86:	687b      	ldr	r3, [r7, #4]
 800aa88:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 800aa8c:	687b      	ldr	r3, [r7, #4]
 800aa8e:	2204      	movs	r2, #4
 800aa90:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 800aa94:	2300      	movs	r3, #0
}
 800aa96:	4618      	mov	r0, r3
 800aa98:	370c      	adds	r7, #12
 800aa9a:	46bd      	mov	sp, r7
 800aa9c:	bc80      	pop	{r7}
 800aa9e:	4770      	bx	lr

0800aaa0 <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800aaa0:	b480      	push	{r7}
 800aaa2:	b083      	sub	sp, #12
 800aaa4:	af00      	add	r7, sp, #0
 800aaa6:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800aaa8:	687b      	ldr	r3, [r7, #4]
 800aaaa:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800aaae:	2b04      	cmp	r3, #4
 800aab0:	d105      	bne.n	800aabe <USBD_LL_Resume+0x1e>
  {
    pdev->dev_state = pdev->dev_old_state;
 800aab2:	687b      	ldr	r3, [r7, #4]
 800aab4:	f893 229d 	ldrb.w	r2, [r3, #669]	@ 0x29d
 800aab8:	687b      	ldr	r3, [r7, #4]
 800aaba:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 800aabe:	2300      	movs	r3, #0
}
 800aac0:	4618      	mov	r0, r3
 800aac2:	370c      	adds	r7, #12
 800aac4:	46bd      	mov	sp, r7
 800aac6:	bc80      	pop	{r7}
 800aac8:	4770      	bx	lr

0800aaca <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800aaca:	b580      	push	{r7, lr}
 800aacc:	b082      	sub	sp, #8
 800aace:	af00      	add	r7, sp, #0
 800aad0:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800aad2:	687b      	ldr	r3, [r7, #4]
 800aad4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800aad8:	2b03      	cmp	r3, #3
 800aada:	d10b      	bne.n	800aaf4 <USBD_LL_SOF+0x2a>
  {
    if (pdev->pClass->SOF != NULL)
 800aadc:	687b      	ldr	r3, [r7, #4]
 800aade:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800aae2:	69db      	ldr	r3, [r3, #28]
 800aae4:	2b00      	cmp	r3, #0
 800aae6:	d005      	beq.n	800aaf4 <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 800aae8:	687b      	ldr	r3, [r7, #4]
 800aaea:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800aaee:	69db      	ldr	r3, [r3, #28]
 800aaf0:	6878      	ldr	r0, [r7, #4]
 800aaf2:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800aaf4:	2300      	movs	r3, #0
}
 800aaf6:	4618      	mov	r0, r3
 800aaf8:	3708      	adds	r7, #8
 800aafa:	46bd      	mov	sp, r7
 800aafc:	bd80      	pop	{r7, pc}
	...

0800ab00 <USBD_StdDevReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdDevReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef *req)
{
 800ab00:	b580      	push	{r7, lr}
 800ab02:	b084      	sub	sp, #16
 800ab04:	af00      	add	r7, sp, #0
 800ab06:	6078      	str	r0, [r7, #4]
 800ab08:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800ab0a:	2300      	movs	r3, #0
 800ab0c:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800ab0e:	683b      	ldr	r3, [r7, #0]
 800ab10:	781b      	ldrb	r3, [r3, #0]
 800ab12:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800ab16:	2b40      	cmp	r3, #64	@ 0x40
 800ab18:	d005      	beq.n	800ab26 <USBD_StdDevReq+0x26>
 800ab1a:	2b40      	cmp	r3, #64	@ 0x40
 800ab1c:	d84f      	bhi.n	800abbe <USBD_StdDevReq+0xbe>
 800ab1e:	2b00      	cmp	r3, #0
 800ab20:	d009      	beq.n	800ab36 <USBD_StdDevReq+0x36>
 800ab22:	2b20      	cmp	r3, #32
 800ab24:	d14b      	bne.n	800abbe <USBD_StdDevReq+0xbe>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 800ab26:	687b      	ldr	r3, [r7, #4]
 800ab28:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ab2c:	689b      	ldr	r3, [r3, #8]
 800ab2e:	6839      	ldr	r1, [r7, #0]
 800ab30:	6878      	ldr	r0, [r7, #4]
 800ab32:	4798      	blx	r3
      break;
 800ab34:	e048      	b.n	800abc8 <USBD_StdDevReq+0xc8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800ab36:	683b      	ldr	r3, [r7, #0]
 800ab38:	785b      	ldrb	r3, [r3, #1]
 800ab3a:	2b09      	cmp	r3, #9
 800ab3c:	d839      	bhi.n	800abb2 <USBD_StdDevReq+0xb2>
 800ab3e:	a201      	add	r2, pc, #4	@ (adr r2, 800ab44 <USBD_StdDevReq+0x44>)
 800ab40:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ab44:	0800ab95 	.word	0x0800ab95
 800ab48:	0800aba9 	.word	0x0800aba9
 800ab4c:	0800abb3 	.word	0x0800abb3
 800ab50:	0800ab9f 	.word	0x0800ab9f
 800ab54:	0800abb3 	.word	0x0800abb3
 800ab58:	0800ab77 	.word	0x0800ab77
 800ab5c:	0800ab6d 	.word	0x0800ab6d
 800ab60:	0800abb3 	.word	0x0800abb3
 800ab64:	0800ab8b 	.word	0x0800ab8b
 800ab68:	0800ab81 	.word	0x0800ab81
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800ab6c:	6839      	ldr	r1, [r7, #0]
 800ab6e:	6878      	ldr	r0, [r7, #4]
 800ab70:	f000 f9dc 	bl	800af2c <USBD_GetDescriptor>
          break;
 800ab74:	e022      	b.n	800abbc <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800ab76:	6839      	ldr	r1, [r7, #0]
 800ab78:	6878      	ldr	r0, [r7, #4]
 800ab7a:	f000 fb3f 	bl	800b1fc <USBD_SetAddress>
          break;
 800ab7e:	e01d      	b.n	800abbc <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_CONFIGURATION:
          USBD_SetConfig(pdev, req);
 800ab80:	6839      	ldr	r1, [r7, #0]
 800ab82:	6878      	ldr	r0, [r7, #4]
 800ab84:	f000 fb7e 	bl	800b284 <USBD_SetConfig>
          break;
 800ab88:	e018      	b.n	800abbc <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800ab8a:	6839      	ldr	r1, [r7, #0]
 800ab8c:	6878      	ldr	r0, [r7, #4]
 800ab8e:	f000 fc07 	bl	800b3a0 <USBD_GetConfig>
          break;
 800ab92:	e013      	b.n	800abbc <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800ab94:	6839      	ldr	r1, [r7, #0]
 800ab96:	6878      	ldr	r0, [r7, #4]
 800ab98:	f000 fc37 	bl	800b40a <USBD_GetStatus>
          break;
 800ab9c:	e00e      	b.n	800abbc <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800ab9e:	6839      	ldr	r1, [r7, #0]
 800aba0:	6878      	ldr	r0, [r7, #4]
 800aba2:	f000 fc65 	bl	800b470 <USBD_SetFeature>
          break;
 800aba6:	e009      	b.n	800abbc <USBD_StdDevReq+0xbc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800aba8:	6839      	ldr	r1, [r7, #0]
 800abaa:	6878      	ldr	r0, [r7, #4]
 800abac:	f000 fc74 	bl	800b498 <USBD_ClrFeature>
          break;
 800abb0:	e004      	b.n	800abbc <USBD_StdDevReq+0xbc>

        default:
          USBD_CtlError(pdev, req);
 800abb2:	6839      	ldr	r1, [r7, #0]
 800abb4:	6878      	ldr	r0, [r7, #4]
 800abb6:	f000 fcc9 	bl	800b54c <USBD_CtlError>
          break;
 800abba:	bf00      	nop
      }
      break;
 800abbc:	e004      	b.n	800abc8 <USBD_StdDevReq+0xc8>

    default:
      USBD_CtlError(pdev, req);
 800abbe:	6839      	ldr	r1, [r7, #0]
 800abc0:	6878      	ldr	r0, [r7, #4]
 800abc2:	f000 fcc3 	bl	800b54c <USBD_CtlError>
      break;
 800abc6:	bf00      	nop
  }

  return ret;
 800abc8:	7bfb      	ldrb	r3, [r7, #15]
}
 800abca:	4618      	mov	r0, r3
 800abcc:	3710      	adds	r7, #16
 800abce:	46bd      	mov	sp, r7
 800abd0:	bd80      	pop	{r7, pc}
 800abd2:	bf00      	nop

0800abd4 <USBD_StdItfReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdItfReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef  *req)
{
 800abd4:	b580      	push	{r7, lr}
 800abd6:	b084      	sub	sp, #16
 800abd8:	af00      	add	r7, sp, #0
 800abda:	6078      	str	r0, [r7, #4]
 800abdc:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800abde:	2300      	movs	r3, #0
 800abe0:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800abe2:	683b      	ldr	r3, [r7, #0]
 800abe4:	781b      	ldrb	r3, [r3, #0]
 800abe6:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800abea:	2b40      	cmp	r3, #64	@ 0x40
 800abec:	d005      	beq.n	800abfa <USBD_StdItfReq+0x26>
 800abee:	2b40      	cmp	r3, #64	@ 0x40
 800abf0:	d82e      	bhi.n	800ac50 <USBD_StdItfReq+0x7c>
 800abf2:	2b00      	cmp	r3, #0
 800abf4:	d001      	beq.n	800abfa <USBD_StdItfReq+0x26>
 800abf6:	2b20      	cmp	r3, #32
 800abf8:	d12a      	bne.n	800ac50 <USBD_StdItfReq+0x7c>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800abfa:	687b      	ldr	r3, [r7, #4]
 800abfc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ac00:	3b01      	subs	r3, #1
 800ac02:	2b02      	cmp	r3, #2
 800ac04:	d81d      	bhi.n	800ac42 <USBD_StdItfReq+0x6e>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800ac06:	683b      	ldr	r3, [r7, #0]
 800ac08:	889b      	ldrh	r3, [r3, #4]
 800ac0a:	b2db      	uxtb	r3, r3
 800ac0c:	2b01      	cmp	r3, #1
 800ac0e:	d813      	bhi.n	800ac38 <USBD_StdItfReq+0x64>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800ac10:	687b      	ldr	r3, [r7, #4]
 800ac12:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ac16:	689b      	ldr	r3, [r3, #8]
 800ac18:	6839      	ldr	r1, [r7, #0]
 800ac1a:	6878      	ldr	r0, [r7, #4]
 800ac1c:	4798      	blx	r3
 800ac1e:	4603      	mov	r3, r0
 800ac20:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800ac22:	683b      	ldr	r3, [r7, #0]
 800ac24:	88db      	ldrh	r3, [r3, #6]
 800ac26:	2b00      	cmp	r3, #0
 800ac28:	d110      	bne.n	800ac4c <USBD_StdItfReq+0x78>
 800ac2a:	7bfb      	ldrb	r3, [r7, #15]
 800ac2c:	2b00      	cmp	r3, #0
 800ac2e:	d10d      	bne.n	800ac4c <USBD_StdItfReq+0x78>
            {
              USBD_CtlSendStatus(pdev);
 800ac30:	6878      	ldr	r0, [r7, #4]
 800ac32:	f000 fd53 	bl	800b6dc <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800ac36:	e009      	b.n	800ac4c <USBD_StdItfReq+0x78>
            USBD_CtlError(pdev, req);
 800ac38:	6839      	ldr	r1, [r7, #0]
 800ac3a:	6878      	ldr	r0, [r7, #4]
 800ac3c:	f000 fc86 	bl	800b54c <USBD_CtlError>
          break;
 800ac40:	e004      	b.n	800ac4c <USBD_StdItfReq+0x78>

        default:
          USBD_CtlError(pdev, req);
 800ac42:	6839      	ldr	r1, [r7, #0]
 800ac44:	6878      	ldr	r0, [r7, #4]
 800ac46:	f000 fc81 	bl	800b54c <USBD_CtlError>
          break;
 800ac4a:	e000      	b.n	800ac4e <USBD_StdItfReq+0x7a>
          break;
 800ac4c:	bf00      	nop
      }
      break;
 800ac4e:	e004      	b.n	800ac5a <USBD_StdItfReq+0x86>

    default:
      USBD_CtlError(pdev, req);
 800ac50:	6839      	ldr	r1, [r7, #0]
 800ac52:	6878      	ldr	r0, [r7, #4]
 800ac54:	f000 fc7a 	bl	800b54c <USBD_CtlError>
      break;
 800ac58:	bf00      	nop
  }

  return USBD_OK;
 800ac5a:	2300      	movs	r3, #0
}
 800ac5c:	4618      	mov	r0, r3
 800ac5e:	3710      	adds	r7, #16
 800ac60:	46bd      	mov	sp, r7
 800ac62:	bd80      	pop	{r7, pc}

0800ac64 <USBD_StdEPReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdEPReq(USBD_HandleTypeDef *pdev,
                                  USBD_SetupReqTypedef  *req)
{
 800ac64:	b580      	push	{r7, lr}
 800ac66:	b084      	sub	sp, #16
 800ac68:	af00      	add	r7, sp, #0
 800ac6a:	6078      	str	r0, [r7, #4]
 800ac6c:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t   ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 800ac6e:	2300      	movs	r3, #0
 800ac70:	73fb      	strb	r3, [r7, #15]
  ep_addr  = LOBYTE(req->wIndex);
 800ac72:	683b      	ldr	r3, [r7, #0]
 800ac74:	889b      	ldrh	r3, [r3, #4]
 800ac76:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800ac78:	683b      	ldr	r3, [r7, #0]
 800ac7a:	781b      	ldrb	r3, [r3, #0]
 800ac7c:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800ac80:	2b40      	cmp	r3, #64	@ 0x40
 800ac82:	d007      	beq.n	800ac94 <USBD_StdEPReq+0x30>
 800ac84:	2b40      	cmp	r3, #64	@ 0x40
 800ac86:	f200 8146 	bhi.w	800af16 <USBD_StdEPReq+0x2b2>
 800ac8a:	2b00      	cmp	r3, #0
 800ac8c:	d00a      	beq.n	800aca4 <USBD_StdEPReq+0x40>
 800ac8e:	2b20      	cmp	r3, #32
 800ac90:	f040 8141 	bne.w	800af16 <USBD_StdEPReq+0x2b2>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 800ac94:	687b      	ldr	r3, [r7, #4]
 800ac96:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ac9a:	689b      	ldr	r3, [r3, #8]
 800ac9c:	6839      	ldr	r1, [r7, #0]
 800ac9e:	6878      	ldr	r0, [r7, #4]
 800aca0:	4798      	blx	r3
      break;
 800aca2:	e13d      	b.n	800af20 <USBD_StdEPReq+0x2bc>

    case USB_REQ_TYPE_STANDARD:
      /* Check if it is a class request */
      if ((req->bmRequest & 0x60U) == 0x20U)
 800aca4:	683b      	ldr	r3, [r7, #0]
 800aca6:	781b      	ldrb	r3, [r3, #0]
 800aca8:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800acac:	2b20      	cmp	r3, #32
 800acae:	d10a      	bne.n	800acc6 <USBD_StdEPReq+0x62>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800acb0:	687b      	ldr	r3, [r7, #4]
 800acb2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800acb6:	689b      	ldr	r3, [r3, #8]
 800acb8:	6839      	ldr	r1, [r7, #0]
 800acba:	6878      	ldr	r0, [r7, #4]
 800acbc:	4798      	blx	r3
 800acbe:	4603      	mov	r3, r0
 800acc0:	73fb      	strb	r3, [r7, #15]

        return ret;
 800acc2:	7bfb      	ldrb	r3, [r7, #15]
 800acc4:	e12d      	b.n	800af22 <USBD_StdEPReq+0x2be>
      }

      switch (req->bRequest)
 800acc6:	683b      	ldr	r3, [r7, #0]
 800acc8:	785b      	ldrb	r3, [r3, #1]
 800acca:	2b03      	cmp	r3, #3
 800accc:	d007      	beq.n	800acde <USBD_StdEPReq+0x7a>
 800acce:	2b03      	cmp	r3, #3
 800acd0:	f300 811b 	bgt.w	800af0a <USBD_StdEPReq+0x2a6>
 800acd4:	2b00      	cmp	r3, #0
 800acd6:	d072      	beq.n	800adbe <USBD_StdEPReq+0x15a>
 800acd8:	2b01      	cmp	r3, #1
 800acda:	d03a      	beq.n	800ad52 <USBD_StdEPReq+0xee>
 800acdc:	e115      	b.n	800af0a <USBD_StdEPReq+0x2a6>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800acde:	687b      	ldr	r3, [r7, #4]
 800ace0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ace4:	2b02      	cmp	r3, #2
 800ace6:	d002      	beq.n	800acee <USBD_StdEPReq+0x8a>
 800ace8:	2b03      	cmp	r3, #3
 800acea:	d015      	beq.n	800ad18 <USBD_StdEPReq+0xb4>
 800acec:	e02b      	b.n	800ad46 <USBD_StdEPReq+0xe2>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800acee:	7bbb      	ldrb	r3, [r7, #14]
 800acf0:	2b00      	cmp	r3, #0
 800acf2:	d00c      	beq.n	800ad0e <USBD_StdEPReq+0xaa>
 800acf4:	7bbb      	ldrb	r3, [r7, #14]
 800acf6:	2b80      	cmp	r3, #128	@ 0x80
 800acf8:	d009      	beq.n	800ad0e <USBD_StdEPReq+0xaa>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 800acfa:	7bbb      	ldrb	r3, [r7, #14]
 800acfc:	4619      	mov	r1, r3
 800acfe:	6878      	ldr	r0, [r7, #4]
 800ad00:	f001 f8c8 	bl	800be94 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 800ad04:	2180      	movs	r1, #128	@ 0x80
 800ad06:	6878      	ldr	r0, [r7, #4]
 800ad08:	f001 f8c4 	bl	800be94 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800ad0c:	e020      	b.n	800ad50 <USBD_StdEPReq+0xec>
                USBD_CtlError(pdev, req);
 800ad0e:	6839      	ldr	r1, [r7, #0]
 800ad10:	6878      	ldr	r0, [r7, #4]
 800ad12:	f000 fc1b 	bl	800b54c <USBD_CtlError>
              break;
 800ad16:	e01b      	b.n	800ad50 <USBD_StdEPReq+0xec>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800ad18:	683b      	ldr	r3, [r7, #0]
 800ad1a:	885b      	ldrh	r3, [r3, #2]
 800ad1c:	2b00      	cmp	r3, #0
 800ad1e:	d10e      	bne.n	800ad3e <USBD_StdEPReq+0xda>
              {
                if ((ep_addr != 0x00U) &&
 800ad20:	7bbb      	ldrb	r3, [r7, #14]
 800ad22:	2b00      	cmp	r3, #0
 800ad24:	d00b      	beq.n	800ad3e <USBD_StdEPReq+0xda>
 800ad26:	7bbb      	ldrb	r3, [r7, #14]
 800ad28:	2b80      	cmp	r3, #128	@ 0x80
 800ad2a:	d008      	beq.n	800ad3e <USBD_StdEPReq+0xda>
                    (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800ad2c:	683b      	ldr	r3, [r7, #0]
 800ad2e:	88db      	ldrh	r3, [r3, #6]
 800ad30:	2b00      	cmp	r3, #0
 800ad32:	d104      	bne.n	800ad3e <USBD_StdEPReq+0xda>
                {
                  USBD_LL_StallEP(pdev, ep_addr);
 800ad34:	7bbb      	ldrb	r3, [r7, #14]
 800ad36:	4619      	mov	r1, r3
 800ad38:	6878      	ldr	r0, [r7, #4]
 800ad3a:	f001 f8ab 	bl	800be94 <USBD_LL_StallEP>
                }
              }
              USBD_CtlSendStatus(pdev);
 800ad3e:	6878      	ldr	r0, [r7, #4]
 800ad40:	f000 fccc 	bl	800b6dc <USBD_CtlSendStatus>

              break;
 800ad44:	e004      	b.n	800ad50 <USBD_StdEPReq+0xec>

            default:
              USBD_CtlError(pdev, req);
 800ad46:	6839      	ldr	r1, [r7, #0]
 800ad48:	6878      	ldr	r0, [r7, #4]
 800ad4a:	f000 fbff 	bl	800b54c <USBD_CtlError>
              break;
 800ad4e:	bf00      	nop
          }
          break;
 800ad50:	e0e0      	b.n	800af14 <USBD_StdEPReq+0x2b0>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800ad52:	687b      	ldr	r3, [r7, #4]
 800ad54:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ad58:	2b02      	cmp	r3, #2
 800ad5a:	d002      	beq.n	800ad62 <USBD_StdEPReq+0xfe>
 800ad5c:	2b03      	cmp	r3, #3
 800ad5e:	d015      	beq.n	800ad8c <USBD_StdEPReq+0x128>
 800ad60:	e026      	b.n	800adb0 <USBD_StdEPReq+0x14c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800ad62:	7bbb      	ldrb	r3, [r7, #14]
 800ad64:	2b00      	cmp	r3, #0
 800ad66:	d00c      	beq.n	800ad82 <USBD_StdEPReq+0x11e>
 800ad68:	7bbb      	ldrb	r3, [r7, #14]
 800ad6a:	2b80      	cmp	r3, #128	@ 0x80
 800ad6c:	d009      	beq.n	800ad82 <USBD_StdEPReq+0x11e>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 800ad6e:	7bbb      	ldrb	r3, [r7, #14]
 800ad70:	4619      	mov	r1, r3
 800ad72:	6878      	ldr	r0, [r7, #4]
 800ad74:	f001 f88e 	bl	800be94 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 800ad78:	2180      	movs	r1, #128	@ 0x80
 800ad7a:	6878      	ldr	r0, [r7, #4]
 800ad7c:	f001 f88a 	bl	800be94 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800ad80:	e01c      	b.n	800adbc <USBD_StdEPReq+0x158>
                USBD_CtlError(pdev, req);
 800ad82:	6839      	ldr	r1, [r7, #0]
 800ad84:	6878      	ldr	r0, [r7, #4]
 800ad86:	f000 fbe1 	bl	800b54c <USBD_CtlError>
              break;
 800ad8a:	e017      	b.n	800adbc <USBD_StdEPReq+0x158>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800ad8c:	683b      	ldr	r3, [r7, #0]
 800ad8e:	885b      	ldrh	r3, [r3, #2]
 800ad90:	2b00      	cmp	r3, #0
 800ad92:	d112      	bne.n	800adba <USBD_StdEPReq+0x156>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800ad94:	7bbb      	ldrb	r3, [r7, #14]
 800ad96:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800ad9a:	2b00      	cmp	r3, #0
 800ad9c:	d004      	beq.n	800ada8 <USBD_StdEPReq+0x144>
                {
                  USBD_LL_ClearStallEP(pdev, ep_addr);
 800ad9e:	7bbb      	ldrb	r3, [r7, #14]
 800ada0:	4619      	mov	r1, r3
 800ada2:	6878      	ldr	r0, [r7, #4]
 800ada4:	f001 f895 	bl	800bed2 <USBD_LL_ClearStallEP>
                }
                USBD_CtlSendStatus(pdev);
 800ada8:	6878      	ldr	r0, [r7, #4]
 800adaa:	f000 fc97 	bl	800b6dc <USBD_CtlSendStatus>
              }
              break;
 800adae:	e004      	b.n	800adba <USBD_StdEPReq+0x156>

            default:
              USBD_CtlError(pdev, req);
 800adb0:	6839      	ldr	r1, [r7, #0]
 800adb2:	6878      	ldr	r0, [r7, #4]
 800adb4:	f000 fbca 	bl	800b54c <USBD_CtlError>
              break;
 800adb8:	e000      	b.n	800adbc <USBD_StdEPReq+0x158>
              break;
 800adba:	bf00      	nop
          }
          break;
 800adbc:	e0aa      	b.n	800af14 <USBD_StdEPReq+0x2b0>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800adbe:	687b      	ldr	r3, [r7, #4]
 800adc0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800adc4:	2b02      	cmp	r3, #2
 800adc6:	d002      	beq.n	800adce <USBD_StdEPReq+0x16a>
 800adc8:	2b03      	cmp	r3, #3
 800adca:	d032      	beq.n	800ae32 <USBD_StdEPReq+0x1ce>
 800adcc:	e097      	b.n	800aefe <USBD_StdEPReq+0x29a>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800adce:	7bbb      	ldrb	r3, [r7, #14]
 800add0:	2b00      	cmp	r3, #0
 800add2:	d007      	beq.n	800ade4 <USBD_StdEPReq+0x180>
 800add4:	7bbb      	ldrb	r3, [r7, #14]
 800add6:	2b80      	cmp	r3, #128	@ 0x80
 800add8:	d004      	beq.n	800ade4 <USBD_StdEPReq+0x180>
              {
                USBD_CtlError(pdev, req);
 800adda:	6839      	ldr	r1, [r7, #0]
 800addc:	6878      	ldr	r0, [r7, #4]
 800adde:	f000 fbb5 	bl	800b54c <USBD_CtlError>
                break;
 800ade2:	e091      	b.n	800af08 <USBD_StdEPReq+0x2a4>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800ade4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800ade8:	2b00      	cmp	r3, #0
 800adea:	da0b      	bge.n	800ae04 <USBD_StdEPReq+0x1a0>
 800adec:	7bbb      	ldrb	r3, [r7, #14]
 800adee:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800adf2:	4613      	mov	r3, r2
 800adf4:	009b      	lsls	r3, r3, #2
 800adf6:	4413      	add	r3, r2
 800adf8:	009b      	lsls	r3, r3, #2
 800adfa:	3310      	adds	r3, #16
 800adfc:	687a      	ldr	r2, [r7, #4]
 800adfe:	4413      	add	r3, r2
 800ae00:	3304      	adds	r3, #4
 800ae02:	e00b      	b.n	800ae1c <USBD_StdEPReq+0x1b8>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800ae04:	7bbb      	ldrb	r3, [r7, #14]
 800ae06:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800ae0a:	4613      	mov	r3, r2
 800ae0c:	009b      	lsls	r3, r3, #2
 800ae0e:	4413      	add	r3, r2
 800ae10:	009b      	lsls	r3, r3, #2
 800ae12:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800ae16:	687a      	ldr	r2, [r7, #4]
 800ae18:	4413      	add	r3, r2
 800ae1a:	3304      	adds	r3, #4
 800ae1c:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800ae1e:	68bb      	ldr	r3, [r7, #8]
 800ae20:	2200      	movs	r2, #0
 800ae22:	601a      	str	r2, [r3, #0]

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 800ae24:	68bb      	ldr	r3, [r7, #8]
 800ae26:	2202      	movs	r2, #2
 800ae28:	4619      	mov	r1, r3
 800ae2a:	6878      	ldr	r0, [r7, #4]
 800ae2c:	f000 fbf8 	bl	800b620 <USBD_CtlSendData>
              break;
 800ae30:	e06a      	b.n	800af08 <USBD_StdEPReq+0x2a4>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800ae32:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800ae36:	2b00      	cmp	r3, #0
 800ae38:	da11      	bge.n	800ae5e <USBD_StdEPReq+0x1fa>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800ae3a:	7bbb      	ldrb	r3, [r7, #14]
 800ae3c:	f003 020f 	and.w	r2, r3, #15
 800ae40:	6879      	ldr	r1, [r7, #4]
 800ae42:	4613      	mov	r3, r2
 800ae44:	009b      	lsls	r3, r3, #2
 800ae46:	4413      	add	r3, r2
 800ae48:	009b      	lsls	r3, r3, #2
 800ae4a:	440b      	add	r3, r1
 800ae4c:	3318      	adds	r3, #24
 800ae4e:	681b      	ldr	r3, [r3, #0]
 800ae50:	2b00      	cmp	r3, #0
 800ae52:	d117      	bne.n	800ae84 <USBD_StdEPReq+0x220>
                {
                  USBD_CtlError(pdev, req);
 800ae54:	6839      	ldr	r1, [r7, #0]
 800ae56:	6878      	ldr	r0, [r7, #4]
 800ae58:	f000 fb78 	bl	800b54c <USBD_CtlError>
                  break;
 800ae5c:	e054      	b.n	800af08 <USBD_StdEPReq+0x2a4>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800ae5e:	7bbb      	ldrb	r3, [r7, #14]
 800ae60:	f003 020f 	and.w	r2, r3, #15
 800ae64:	6879      	ldr	r1, [r7, #4]
 800ae66:	4613      	mov	r3, r2
 800ae68:	009b      	lsls	r3, r3, #2
 800ae6a:	4413      	add	r3, r2
 800ae6c:	009b      	lsls	r3, r3, #2
 800ae6e:	440b      	add	r3, r1
 800ae70:	f503 73ac 	add.w	r3, r3, #344	@ 0x158
 800ae74:	681b      	ldr	r3, [r3, #0]
 800ae76:	2b00      	cmp	r3, #0
 800ae78:	d104      	bne.n	800ae84 <USBD_StdEPReq+0x220>
                {
                  USBD_CtlError(pdev, req);
 800ae7a:	6839      	ldr	r1, [r7, #0]
 800ae7c:	6878      	ldr	r0, [r7, #4]
 800ae7e:	f000 fb65 	bl	800b54c <USBD_CtlError>
                  break;
 800ae82:	e041      	b.n	800af08 <USBD_StdEPReq+0x2a4>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800ae84:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800ae88:	2b00      	cmp	r3, #0
 800ae8a:	da0b      	bge.n	800aea4 <USBD_StdEPReq+0x240>
 800ae8c:	7bbb      	ldrb	r3, [r7, #14]
 800ae8e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800ae92:	4613      	mov	r3, r2
 800ae94:	009b      	lsls	r3, r3, #2
 800ae96:	4413      	add	r3, r2
 800ae98:	009b      	lsls	r3, r3, #2
 800ae9a:	3310      	adds	r3, #16
 800ae9c:	687a      	ldr	r2, [r7, #4]
 800ae9e:	4413      	add	r3, r2
 800aea0:	3304      	adds	r3, #4
 800aea2:	e00b      	b.n	800aebc <USBD_StdEPReq+0x258>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800aea4:	7bbb      	ldrb	r3, [r7, #14]
 800aea6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800aeaa:	4613      	mov	r3, r2
 800aeac:	009b      	lsls	r3, r3, #2
 800aeae:	4413      	add	r3, r2
 800aeb0:	009b      	lsls	r3, r3, #2
 800aeb2:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800aeb6:	687a      	ldr	r2, [r7, #4]
 800aeb8:	4413      	add	r3, r2
 800aeba:	3304      	adds	r3, #4
 800aebc:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800aebe:	7bbb      	ldrb	r3, [r7, #14]
 800aec0:	2b00      	cmp	r3, #0
 800aec2:	d002      	beq.n	800aeca <USBD_StdEPReq+0x266>
 800aec4:	7bbb      	ldrb	r3, [r7, #14]
 800aec6:	2b80      	cmp	r3, #128	@ 0x80
 800aec8:	d103      	bne.n	800aed2 <USBD_StdEPReq+0x26e>
              {
                pep->status = 0x0000U;
 800aeca:	68bb      	ldr	r3, [r7, #8]
 800aecc:	2200      	movs	r2, #0
 800aece:	601a      	str	r2, [r3, #0]
 800aed0:	e00e      	b.n	800aef0 <USBD_StdEPReq+0x28c>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr))
 800aed2:	7bbb      	ldrb	r3, [r7, #14]
 800aed4:	4619      	mov	r1, r3
 800aed6:	6878      	ldr	r0, [r7, #4]
 800aed8:	f001 f81a 	bl	800bf10 <USBD_LL_IsStallEP>
 800aedc:	4603      	mov	r3, r0
 800aede:	2b00      	cmp	r3, #0
 800aee0:	d003      	beq.n	800aeea <USBD_StdEPReq+0x286>
              {
                pep->status = 0x0001U;
 800aee2:	68bb      	ldr	r3, [r7, #8]
 800aee4:	2201      	movs	r2, #1
 800aee6:	601a      	str	r2, [r3, #0]
 800aee8:	e002      	b.n	800aef0 <USBD_StdEPReq+0x28c>
              }
              else
              {
                pep->status = 0x0000U;
 800aeea:	68bb      	ldr	r3, [r7, #8]
 800aeec:	2200      	movs	r2, #0
 800aeee:	601a      	str	r2, [r3, #0]
              }

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 800aef0:	68bb      	ldr	r3, [r7, #8]
 800aef2:	2202      	movs	r2, #2
 800aef4:	4619      	mov	r1, r3
 800aef6:	6878      	ldr	r0, [r7, #4]
 800aef8:	f000 fb92 	bl	800b620 <USBD_CtlSendData>
              break;
 800aefc:	e004      	b.n	800af08 <USBD_StdEPReq+0x2a4>

            default:
              USBD_CtlError(pdev, req);
 800aefe:	6839      	ldr	r1, [r7, #0]
 800af00:	6878      	ldr	r0, [r7, #4]
 800af02:	f000 fb23 	bl	800b54c <USBD_CtlError>
              break;
 800af06:	bf00      	nop
          }
          break;
 800af08:	e004      	b.n	800af14 <USBD_StdEPReq+0x2b0>

        default:
          USBD_CtlError(pdev, req);
 800af0a:	6839      	ldr	r1, [r7, #0]
 800af0c:	6878      	ldr	r0, [r7, #4]
 800af0e:	f000 fb1d 	bl	800b54c <USBD_CtlError>
          break;
 800af12:	bf00      	nop
      }
      break;
 800af14:	e004      	b.n	800af20 <USBD_StdEPReq+0x2bc>

    default:
      USBD_CtlError(pdev, req);
 800af16:	6839      	ldr	r1, [r7, #0]
 800af18:	6878      	ldr	r0, [r7, #4]
 800af1a:	f000 fb17 	bl	800b54c <USBD_CtlError>
      break;
 800af1e:	bf00      	nop
  }

  return ret;
 800af20:	7bfb      	ldrb	r3, [r7, #15]
}
 800af22:	4618      	mov	r0, r3
 800af24:	3710      	adds	r7, #16
 800af26:	46bd      	mov	sp, r7
 800af28:	bd80      	pop	{r7, pc}
	...

0800af2c <USBD_GetDescriptor>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 800af2c:	b580      	push	{r7, lr}
 800af2e:	b084      	sub	sp, #16
 800af30:	af00      	add	r7, sp, #0
 800af32:	6078      	str	r0, [r7, #4]
 800af34:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800af36:	2300      	movs	r3, #0
 800af38:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800af3a:	2300      	movs	r3, #0
 800af3c:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800af3e:	2300      	movs	r3, #0
 800af40:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800af42:	683b      	ldr	r3, [r7, #0]
 800af44:	885b      	ldrh	r3, [r3, #2]
 800af46:	0a1b      	lsrs	r3, r3, #8
 800af48:	b29b      	uxth	r3, r3
 800af4a:	3b01      	subs	r3, #1
 800af4c:	2b06      	cmp	r3, #6
 800af4e:	f200 8128 	bhi.w	800b1a2 <USBD_GetDescriptor+0x276>
 800af52:	a201      	add	r2, pc, #4	@ (adr r2, 800af58 <USBD_GetDescriptor+0x2c>)
 800af54:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800af58:	0800af75 	.word	0x0800af75
 800af5c:	0800af8d 	.word	0x0800af8d
 800af60:	0800afcd 	.word	0x0800afcd
 800af64:	0800b1a3 	.word	0x0800b1a3
 800af68:	0800b1a3 	.word	0x0800b1a3
 800af6c:	0800b143 	.word	0x0800b143
 800af70:	0800b16f 	.word	0x0800b16f
        err++;
      }
      break;
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800af74:	687b      	ldr	r3, [r7, #4]
 800af76:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800af7a:	681b      	ldr	r3, [r3, #0]
 800af7c:	687a      	ldr	r2, [r7, #4]
 800af7e:	7c12      	ldrb	r2, [r2, #16]
 800af80:	f107 0108 	add.w	r1, r7, #8
 800af84:	4610      	mov	r0, r2
 800af86:	4798      	blx	r3
 800af88:	60f8      	str	r0, [r7, #12]
      break;
 800af8a:	e112      	b.n	800b1b2 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800af8c:	687b      	ldr	r3, [r7, #4]
 800af8e:	7c1b      	ldrb	r3, [r3, #16]
 800af90:	2b00      	cmp	r3, #0
 800af92:	d10d      	bne.n	800afb0 <USBD_GetDescriptor+0x84>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 800af94:	687b      	ldr	r3, [r7, #4]
 800af96:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800af9a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800af9c:	f107 0208 	add.w	r2, r7, #8
 800afa0:	4610      	mov	r0, r2
 800afa2:	4798      	blx	r3
 800afa4:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800afa6:	68fb      	ldr	r3, [r7, #12]
 800afa8:	3301      	adds	r3, #1
 800afaa:	2202      	movs	r2, #2
 800afac:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800afae:	e100      	b.n	800b1b2 <USBD_GetDescriptor+0x286>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 800afb0:	687b      	ldr	r3, [r7, #4]
 800afb2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800afb6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800afb8:	f107 0208 	add.w	r2, r7, #8
 800afbc:	4610      	mov	r0, r2
 800afbe:	4798      	blx	r3
 800afc0:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800afc2:	68fb      	ldr	r3, [r7, #12]
 800afc4:	3301      	adds	r3, #1
 800afc6:	2202      	movs	r2, #2
 800afc8:	701a      	strb	r2, [r3, #0]
      break;
 800afca:	e0f2      	b.n	800b1b2 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800afcc:	683b      	ldr	r3, [r7, #0]
 800afce:	885b      	ldrh	r3, [r3, #2]
 800afd0:	b2db      	uxtb	r3, r3
 800afd2:	2b05      	cmp	r3, #5
 800afd4:	f200 80ac 	bhi.w	800b130 <USBD_GetDescriptor+0x204>
 800afd8:	a201      	add	r2, pc, #4	@ (adr r2, 800afe0 <USBD_GetDescriptor+0xb4>)
 800afda:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800afde:	bf00      	nop
 800afe0:	0800aff9 	.word	0x0800aff9
 800afe4:	0800b02d 	.word	0x0800b02d
 800afe8:	0800b061 	.word	0x0800b061
 800afec:	0800b095 	.word	0x0800b095
 800aff0:	0800b0c9 	.word	0x0800b0c9
 800aff4:	0800b0fd 	.word	0x0800b0fd
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800aff8:	687b      	ldr	r3, [r7, #4]
 800affa:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800affe:	685b      	ldr	r3, [r3, #4]
 800b000:	2b00      	cmp	r3, #0
 800b002:	d00b      	beq.n	800b01c <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800b004:	687b      	ldr	r3, [r7, #4]
 800b006:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800b00a:	685b      	ldr	r3, [r3, #4]
 800b00c:	687a      	ldr	r2, [r7, #4]
 800b00e:	7c12      	ldrb	r2, [r2, #16]
 800b010:	f107 0108 	add.w	r1, r7, #8
 800b014:	4610      	mov	r0, r2
 800b016:	4798      	blx	r3
 800b018:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b01a:	e091      	b.n	800b140 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800b01c:	6839      	ldr	r1, [r7, #0]
 800b01e:	6878      	ldr	r0, [r7, #4]
 800b020:	f000 fa94 	bl	800b54c <USBD_CtlError>
            err++;
 800b024:	7afb      	ldrb	r3, [r7, #11]
 800b026:	3301      	adds	r3, #1
 800b028:	72fb      	strb	r3, [r7, #11]
          break;
 800b02a:	e089      	b.n	800b140 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800b02c:	687b      	ldr	r3, [r7, #4]
 800b02e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800b032:	689b      	ldr	r3, [r3, #8]
 800b034:	2b00      	cmp	r3, #0
 800b036:	d00b      	beq.n	800b050 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800b038:	687b      	ldr	r3, [r7, #4]
 800b03a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800b03e:	689b      	ldr	r3, [r3, #8]
 800b040:	687a      	ldr	r2, [r7, #4]
 800b042:	7c12      	ldrb	r2, [r2, #16]
 800b044:	f107 0108 	add.w	r1, r7, #8
 800b048:	4610      	mov	r0, r2
 800b04a:	4798      	blx	r3
 800b04c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b04e:	e077      	b.n	800b140 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800b050:	6839      	ldr	r1, [r7, #0]
 800b052:	6878      	ldr	r0, [r7, #4]
 800b054:	f000 fa7a 	bl	800b54c <USBD_CtlError>
            err++;
 800b058:	7afb      	ldrb	r3, [r7, #11]
 800b05a:	3301      	adds	r3, #1
 800b05c:	72fb      	strb	r3, [r7, #11]
          break;
 800b05e:	e06f      	b.n	800b140 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800b060:	687b      	ldr	r3, [r7, #4]
 800b062:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800b066:	68db      	ldr	r3, [r3, #12]
 800b068:	2b00      	cmp	r3, #0
 800b06a:	d00b      	beq.n	800b084 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800b06c:	687b      	ldr	r3, [r7, #4]
 800b06e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800b072:	68db      	ldr	r3, [r3, #12]
 800b074:	687a      	ldr	r2, [r7, #4]
 800b076:	7c12      	ldrb	r2, [r2, #16]
 800b078:	f107 0108 	add.w	r1, r7, #8
 800b07c:	4610      	mov	r0, r2
 800b07e:	4798      	blx	r3
 800b080:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b082:	e05d      	b.n	800b140 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800b084:	6839      	ldr	r1, [r7, #0]
 800b086:	6878      	ldr	r0, [r7, #4]
 800b088:	f000 fa60 	bl	800b54c <USBD_CtlError>
            err++;
 800b08c:	7afb      	ldrb	r3, [r7, #11]
 800b08e:	3301      	adds	r3, #1
 800b090:	72fb      	strb	r3, [r7, #11]
          break;
 800b092:	e055      	b.n	800b140 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800b094:	687b      	ldr	r3, [r7, #4]
 800b096:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800b09a:	691b      	ldr	r3, [r3, #16]
 800b09c:	2b00      	cmp	r3, #0
 800b09e:	d00b      	beq.n	800b0b8 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800b0a0:	687b      	ldr	r3, [r7, #4]
 800b0a2:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800b0a6:	691b      	ldr	r3, [r3, #16]
 800b0a8:	687a      	ldr	r2, [r7, #4]
 800b0aa:	7c12      	ldrb	r2, [r2, #16]
 800b0ac:	f107 0108 	add.w	r1, r7, #8
 800b0b0:	4610      	mov	r0, r2
 800b0b2:	4798      	blx	r3
 800b0b4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b0b6:	e043      	b.n	800b140 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800b0b8:	6839      	ldr	r1, [r7, #0]
 800b0ba:	6878      	ldr	r0, [r7, #4]
 800b0bc:	f000 fa46 	bl	800b54c <USBD_CtlError>
            err++;
 800b0c0:	7afb      	ldrb	r3, [r7, #11]
 800b0c2:	3301      	adds	r3, #1
 800b0c4:	72fb      	strb	r3, [r7, #11]
          break;
 800b0c6:	e03b      	b.n	800b140 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800b0c8:	687b      	ldr	r3, [r7, #4]
 800b0ca:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800b0ce:	695b      	ldr	r3, [r3, #20]
 800b0d0:	2b00      	cmp	r3, #0
 800b0d2:	d00b      	beq.n	800b0ec <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800b0d4:	687b      	ldr	r3, [r7, #4]
 800b0d6:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800b0da:	695b      	ldr	r3, [r3, #20]
 800b0dc:	687a      	ldr	r2, [r7, #4]
 800b0de:	7c12      	ldrb	r2, [r2, #16]
 800b0e0:	f107 0108 	add.w	r1, r7, #8
 800b0e4:	4610      	mov	r0, r2
 800b0e6:	4798      	blx	r3
 800b0e8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b0ea:	e029      	b.n	800b140 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800b0ec:	6839      	ldr	r1, [r7, #0]
 800b0ee:	6878      	ldr	r0, [r7, #4]
 800b0f0:	f000 fa2c 	bl	800b54c <USBD_CtlError>
            err++;
 800b0f4:	7afb      	ldrb	r3, [r7, #11]
 800b0f6:	3301      	adds	r3, #1
 800b0f8:	72fb      	strb	r3, [r7, #11]
          break;
 800b0fa:	e021      	b.n	800b140 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800b0fc:	687b      	ldr	r3, [r7, #4]
 800b0fe:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800b102:	699b      	ldr	r3, [r3, #24]
 800b104:	2b00      	cmp	r3, #0
 800b106:	d00b      	beq.n	800b120 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800b108:	687b      	ldr	r3, [r7, #4]
 800b10a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800b10e:	699b      	ldr	r3, [r3, #24]
 800b110:	687a      	ldr	r2, [r7, #4]
 800b112:	7c12      	ldrb	r2, [r2, #16]
 800b114:	f107 0108 	add.w	r1, r7, #8
 800b118:	4610      	mov	r0, r2
 800b11a:	4798      	blx	r3
 800b11c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b11e:	e00f      	b.n	800b140 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800b120:	6839      	ldr	r1, [r7, #0]
 800b122:	6878      	ldr	r0, [r7, #4]
 800b124:	f000 fa12 	bl	800b54c <USBD_CtlError>
            err++;
 800b128:	7afb      	ldrb	r3, [r7, #11]
 800b12a:	3301      	adds	r3, #1
 800b12c:	72fb      	strb	r3, [r7, #11]
          break;
 800b12e:	e007      	b.n	800b140 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
#else
          USBD_CtlError(pdev, req);
 800b130:	6839      	ldr	r1, [r7, #0]
 800b132:	6878      	ldr	r0, [r7, #4]
 800b134:	f000 fa0a 	bl	800b54c <USBD_CtlError>
          err++;
 800b138:	7afb      	ldrb	r3, [r7, #11]
 800b13a:	3301      	adds	r3, #1
 800b13c:	72fb      	strb	r3, [r7, #11]
#endif
      }
      break;
 800b13e:	e038      	b.n	800b1b2 <USBD_GetDescriptor+0x286>
 800b140:	e037      	b.n	800b1b2 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800b142:	687b      	ldr	r3, [r7, #4]
 800b144:	7c1b      	ldrb	r3, [r3, #16]
 800b146:	2b00      	cmp	r3, #0
 800b148:	d109      	bne.n	800b15e <USBD_GetDescriptor+0x232>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 800b14a:	687b      	ldr	r3, [r7, #4]
 800b14c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b150:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b152:	f107 0208 	add.w	r2, r7, #8
 800b156:	4610      	mov	r0, r2
 800b158:	4798      	blx	r3
 800b15a:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800b15c:	e029      	b.n	800b1b2 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800b15e:	6839      	ldr	r1, [r7, #0]
 800b160:	6878      	ldr	r0, [r7, #4]
 800b162:	f000 f9f3 	bl	800b54c <USBD_CtlError>
        err++;
 800b166:	7afb      	ldrb	r3, [r7, #11]
 800b168:	3301      	adds	r3, #1
 800b16a:	72fb      	strb	r3, [r7, #11]
      break;
 800b16c:	e021      	b.n	800b1b2 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800b16e:	687b      	ldr	r3, [r7, #4]
 800b170:	7c1b      	ldrb	r3, [r3, #16]
 800b172:	2b00      	cmp	r3, #0
 800b174:	d10d      	bne.n	800b192 <USBD_GetDescriptor+0x266>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 800b176:	687b      	ldr	r3, [r7, #4]
 800b178:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b17c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b17e:	f107 0208 	add.w	r2, r7, #8
 800b182:	4610      	mov	r0, r2
 800b184:	4798      	blx	r3
 800b186:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800b188:	68fb      	ldr	r3, [r7, #12]
 800b18a:	3301      	adds	r3, #1
 800b18c:	2207      	movs	r2, #7
 800b18e:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800b190:	e00f      	b.n	800b1b2 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800b192:	6839      	ldr	r1, [r7, #0]
 800b194:	6878      	ldr	r0, [r7, #4]
 800b196:	f000 f9d9 	bl	800b54c <USBD_CtlError>
        err++;
 800b19a:	7afb      	ldrb	r3, [r7, #11]
 800b19c:	3301      	adds	r3, #1
 800b19e:	72fb      	strb	r3, [r7, #11]
      break;
 800b1a0:	e007      	b.n	800b1b2 <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 800b1a2:	6839      	ldr	r1, [r7, #0]
 800b1a4:	6878      	ldr	r0, [r7, #4]
 800b1a6:	f000 f9d1 	bl	800b54c <USBD_CtlError>
      err++;
 800b1aa:	7afb      	ldrb	r3, [r7, #11]
 800b1ac:	3301      	adds	r3, #1
 800b1ae:	72fb      	strb	r3, [r7, #11]
      break;
 800b1b0:	bf00      	nop
  }

  if (err != 0U)
 800b1b2:	7afb      	ldrb	r3, [r7, #11]
 800b1b4:	2b00      	cmp	r3, #0
 800b1b6:	d11c      	bne.n	800b1f2 <USBD_GetDescriptor+0x2c6>
  {
    return;
  }
  else
  {
    if ((len != 0U) && (req->wLength != 0U))
 800b1b8:	893b      	ldrh	r3, [r7, #8]
 800b1ba:	2b00      	cmp	r3, #0
 800b1bc:	d011      	beq.n	800b1e2 <USBD_GetDescriptor+0x2b6>
 800b1be:	683b      	ldr	r3, [r7, #0]
 800b1c0:	88db      	ldrh	r3, [r3, #6]
 800b1c2:	2b00      	cmp	r3, #0
 800b1c4:	d00d      	beq.n	800b1e2 <USBD_GetDescriptor+0x2b6>
    {
      len = MIN(len, req->wLength);
 800b1c6:	683b      	ldr	r3, [r7, #0]
 800b1c8:	88da      	ldrh	r2, [r3, #6]
 800b1ca:	893b      	ldrh	r3, [r7, #8]
 800b1cc:	4293      	cmp	r3, r2
 800b1ce:	bf28      	it	cs
 800b1d0:	4613      	movcs	r3, r2
 800b1d2:	b29b      	uxth	r3, r3
 800b1d4:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800b1d6:	893b      	ldrh	r3, [r7, #8]
 800b1d8:	461a      	mov	r2, r3
 800b1da:	68f9      	ldr	r1, [r7, #12]
 800b1dc:	6878      	ldr	r0, [r7, #4]
 800b1de:	f000 fa1f 	bl	800b620 <USBD_CtlSendData>
    }

    if (req->wLength == 0U)
 800b1e2:	683b      	ldr	r3, [r7, #0]
 800b1e4:	88db      	ldrh	r3, [r3, #6]
 800b1e6:	2b00      	cmp	r3, #0
 800b1e8:	d104      	bne.n	800b1f4 <USBD_GetDescriptor+0x2c8>
    {
      (void)USBD_CtlSendStatus(pdev);
 800b1ea:	6878      	ldr	r0, [r7, #4]
 800b1ec:	f000 fa76 	bl	800b6dc <USBD_CtlSendStatus>
 800b1f0:	e000      	b.n	800b1f4 <USBD_GetDescriptor+0x2c8>
    return;
 800b1f2:	bf00      	nop
    }
  }
}
 800b1f4:	3710      	adds	r7, #16
 800b1f6:	46bd      	mov	sp, r7
 800b1f8:	bd80      	pop	{r7, pc}
 800b1fa:	bf00      	nop

0800b1fc <USBD_SetAddress>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800b1fc:	b580      	push	{r7, lr}
 800b1fe:	b084      	sub	sp, #16
 800b200:	af00      	add	r7, sp, #0
 800b202:	6078      	str	r0, [r7, #4]
 800b204:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800b206:	683b      	ldr	r3, [r7, #0]
 800b208:	889b      	ldrh	r3, [r3, #4]
 800b20a:	2b00      	cmp	r3, #0
 800b20c:	d130      	bne.n	800b270 <USBD_SetAddress+0x74>
 800b20e:	683b      	ldr	r3, [r7, #0]
 800b210:	88db      	ldrh	r3, [r3, #6]
 800b212:	2b00      	cmp	r3, #0
 800b214:	d12c      	bne.n	800b270 <USBD_SetAddress+0x74>
 800b216:	683b      	ldr	r3, [r7, #0]
 800b218:	885b      	ldrh	r3, [r3, #2]
 800b21a:	2b7f      	cmp	r3, #127	@ 0x7f
 800b21c:	d828      	bhi.n	800b270 <USBD_SetAddress+0x74>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800b21e:	683b      	ldr	r3, [r7, #0]
 800b220:	885b      	ldrh	r3, [r3, #2]
 800b222:	b2db      	uxtb	r3, r3
 800b224:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b228:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b22a:	687b      	ldr	r3, [r7, #4]
 800b22c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b230:	2b03      	cmp	r3, #3
 800b232:	d104      	bne.n	800b23e <USBD_SetAddress+0x42>
    {
      USBD_CtlError(pdev, req);
 800b234:	6839      	ldr	r1, [r7, #0]
 800b236:	6878      	ldr	r0, [r7, #4]
 800b238:	f000 f988 	bl	800b54c <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b23c:	e01d      	b.n	800b27a <USBD_SetAddress+0x7e>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800b23e:	687b      	ldr	r3, [r7, #4]
 800b240:	7bfa      	ldrb	r2, [r7, #15]
 800b242:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      USBD_LL_SetUSBAddress(pdev, dev_addr);
 800b246:	7bfb      	ldrb	r3, [r7, #15]
 800b248:	4619      	mov	r1, r3
 800b24a:	6878      	ldr	r0, [r7, #4]
 800b24c:	f000 fe8b 	bl	800bf66 <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);
 800b250:	6878      	ldr	r0, [r7, #4]
 800b252:	f000 fa43 	bl	800b6dc <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800b256:	7bfb      	ldrb	r3, [r7, #15]
 800b258:	2b00      	cmp	r3, #0
 800b25a:	d004      	beq.n	800b266 <USBD_SetAddress+0x6a>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800b25c:	687b      	ldr	r3, [r7, #4]
 800b25e:	2202      	movs	r2, #2
 800b260:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b264:	e009      	b.n	800b27a <USBD_SetAddress+0x7e>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800b266:	687b      	ldr	r3, [r7, #4]
 800b268:	2201      	movs	r2, #1
 800b26a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b26e:	e004      	b.n	800b27a <USBD_SetAddress+0x7e>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800b270:	6839      	ldr	r1, [r7, #0]
 800b272:	6878      	ldr	r0, [r7, #4]
 800b274:	f000 f96a 	bl	800b54c <USBD_CtlError>
  }
}
 800b278:	bf00      	nop
 800b27a:	bf00      	nop
 800b27c:	3710      	adds	r7, #16
 800b27e:	46bd      	mov	sp, r7
 800b280:	bd80      	pop	{r7, pc}
	...

0800b284 <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b284:	b580      	push	{r7, lr}
 800b286:	b082      	sub	sp, #8
 800b288:	af00      	add	r7, sp, #0
 800b28a:	6078      	str	r0, [r7, #4]
 800b28c:	6039      	str	r1, [r7, #0]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800b28e:	683b      	ldr	r3, [r7, #0]
 800b290:	885b      	ldrh	r3, [r3, #2]
 800b292:	b2da      	uxtb	r2, r3
 800b294:	4b41      	ldr	r3, [pc, #260]	@ (800b39c <USBD_SetConfig+0x118>)
 800b296:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800b298:	4b40      	ldr	r3, [pc, #256]	@ (800b39c <USBD_SetConfig+0x118>)
 800b29a:	781b      	ldrb	r3, [r3, #0]
 800b29c:	2b01      	cmp	r3, #1
 800b29e:	d904      	bls.n	800b2aa <USBD_SetConfig+0x26>
  {
    USBD_CtlError(pdev, req);
 800b2a0:	6839      	ldr	r1, [r7, #0]
 800b2a2:	6878      	ldr	r0, [r7, #4]
 800b2a4:	f000 f952 	bl	800b54c <USBD_CtlError>
 800b2a8:	e075      	b.n	800b396 <USBD_SetConfig+0x112>
  }
  else
  {
    switch (pdev->dev_state)
 800b2aa:	687b      	ldr	r3, [r7, #4]
 800b2ac:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b2b0:	2b02      	cmp	r3, #2
 800b2b2:	d002      	beq.n	800b2ba <USBD_SetConfig+0x36>
 800b2b4:	2b03      	cmp	r3, #3
 800b2b6:	d023      	beq.n	800b300 <USBD_SetConfig+0x7c>
 800b2b8:	e062      	b.n	800b380 <USBD_SetConfig+0xfc>
    {
      case USBD_STATE_ADDRESSED:
        if (cfgidx)
 800b2ba:	4b38      	ldr	r3, [pc, #224]	@ (800b39c <USBD_SetConfig+0x118>)
 800b2bc:	781b      	ldrb	r3, [r3, #0]
 800b2be:	2b00      	cmp	r3, #0
 800b2c0:	d01a      	beq.n	800b2f8 <USBD_SetConfig+0x74>
        {
          pdev->dev_config = cfgidx;
 800b2c2:	4b36      	ldr	r3, [pc, #216]	@ (800b39c <USBD_SetConfig+0x118>)
 800b2c4:	781b      	ldrb	r3, [r3, #0]
 800b2c6:	461a      	mov	r2, r3
 800b2c8:	687b      	ldr	r3, [r7, #4]
 800b2ca:	605a      	str	r2, [r3, #4]
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800b2cc:	687b      	ldr	r3, [r7, #4]
 800b2ce:	2203      	movs	r2, #3
 800b2d0:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 800b2d4:	4b31      	ldr	r3, [pc, #196]	@ (800b39c <USBD_SetConfig+0x118>)
 800b2d6:	781b      	ldrb	r3, [r3, #0]
 800b2d8:	4619      	mov	r1, r3
 800b2da:	6878      	ldr	r0, [r7, #4]
 800b2dc:	f7ff f9e7 	bl	800a6ae <USBD_SetClassConfig>
 800b2e0:	4603      	mov	r3, r0
 800b2e2:	2b02      	cmp	r3, #2
 800b2e4:	d104      	bne.n	800b2f0 <USBD_SetConfig+0x6c>
          {
            USBD_CtlError(pdev, req);
 800b2e6:	6839      	ldr	r1, [r7, #0]
 800b2e8:	6878      	ldr	r0, [r7, #4]
 800b2ea:	f000 f92f 	bl	800b54c <USBD_CtlError>
            return;
 800b2ee:	e052      	b.n	800b396 <USBD_SetConfig+0x112>
          }
          USBD_CtlSendStatus(pdev);
 800b2f0:	6878      	ldr	r0, [r7, #4]
 800b2f2:	f000 f9f3 	bl	800b6dc <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 800b2f6:	e04e      	b.n	800b396 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 800b2f8:	6878      	ldr	r0, [r7, #4]
 800b2fa:	f000 f9ef 	bl	800b6dc <USBD_CtlSendStatus>
        break;
 800b2fe:	e04a      	b.n	800b396 <USBD_SetConfig+0x112>

      case USBD_STATE_CONFIGURED:
        if (cfgidx == 0U)
 800b300:	4b26      	ldr	r3, [pc, #152]	@ (800b39c <USBD_SetConfig+0x118>)
 800b302:	781b      	ldrb	r3, [r3, #0]
 800b304:	2b00      	cmp	r3, #0
 800b306:	d112      	bne.n	800b32e <USBD_SetConfig+0xaa>
        {
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800b308:	687b      	ldr	r3, [r7, #4]
 800b30a:	2202      	movs	r2, #2
 800b30c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
          pdev->dev_config = cfgidx;
 800b310:	4b22      	ldr	r3, [pc, #136]	@ (800b39c <USBD_SetConfig+0x118>)
 800b312:	781b      	ldrb	r3, [r3, #0]
 800b314:	461a      	mov	r2, r3
 800b316:	687b      	ldr	r3, [r7, #4]
 800b318:	605a      	str	r2, [r3, #4]
          USBD_ClrClassConfig(pdev, cfgidx);
 800b31a:	4b20      	ldr	r3, [pc, #128]	@ (800b39c <USBD_SetConfig+0x118>)
 800b31c:	781b      	ldrb	r3, [r3, #0]
 800b31e:	4619      	mov	r1, r3
 800b320:	6878      	ldr	r0, [r7, #4]
 800b322:	f7ff f9e3 	bl	800a6ec <USBD_ClrClassConfig>
          USBD_CtlSendStatus(pdev);
 800b326:	6878      	ldr	r0, [r7, #4]
 800b328:	f000 f9d8 	bl	800b6dc <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 800b32c:	e033      	b.n	800b396 <USBD_SetConfig+0x112>
        else if (cfgidx != pdev->dev_config)
 800b32e:	4b1b      	ldr	r3, [pc, #108]	@ (800b39c <USBD_SetConfig+0x118>)
 800b330:	781b      	ldrb	r3, [r3, #0]
 800b332:	461a      	mov	r2, r3
 800b334:	687b      	ldr	r3, [r7, #4]
 800b336:	685b      	ldr	r3, [r3, #4]
 800b338:	429a      	cmp	r2, r3
 800b33a:	d01d      	beq.n	800b378 <USBD_SetConfig+0xf4>
          USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800b33c:	687b      	ldr	r3, [r7, #4]
 800b33e:	685b      	ldr	r3, [r3, #4]
 800b340:	b2db      	uxtb	r3, r3
 800b342:	4619      	mov	r1, r3
 800b344:	6878      	ldr	r0, [r7, #4]
 800b346:	f7ff f9d1 	bl	800a6ec <USBD_ClrClassConfig>
          pdev->dev_config = cfgidx;
 800b34a:	4b14      	ldr	r3, [pc, #80]	@ (800b39c <USBD_SetConfig+0x118>)
 800b34c:	781b      	ldrb	r3, [r3, #0]
 800b34e:	461a      	mov	r2, r3
 800b350:	687b      	ldr	r3, [r7, #4]
 800b352:	605a      	str	r2, [r3, #4]
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 800b354:	4b11      	ldr	r3, [pc, #68]	@ (800b39c <USBD_SetConfig+0x118>)
 800b356:	781b      	ldrb	r3, [r3, #0]
 800b358:	4619      	mov	r1, r3
 800b35a:	6878      	ldr	r0, [r7, #4]
 800b35c:	f7ff f9a7 	bl	800a6ae <USBD_SetClassConfig>
 800b360:	4603      	mov	r3, r0
 800b362:	2b02      	cmp	r3, #2
 800b364:	d104      	bne.n	800b370 <USBD_SetConfig+0xec>
            USBD_CtlError(pdev, req);
 800b366:	6839      	ldr	r1, [r7, #0]
 800b368:	6878      	ldr	r0, [r7, #4]
 800b36a:	f000 f8ef 	bl	800b54c <USBD_CtlError>
            return;
 800b36e:	e012      	b.n	800b396 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 800b370:	6878      	ldr	r0, [r7, #4]
 800b372:	f000 f9b3 	bl	800b6dc <USBD_CtlSendStatus>
        break;
 800b376:	e00e      	b.n	800b396 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 800b378:	6878      	ldr	r0, [r7, #4]
 800b37a:	f000 f9af 	bl	800b6dc <USBD_CtlSendStatus>
        break;
 800b37e:	e00a      	b.n	800b396 <USBD_SetConfig+0x112>

      default:
        USBD_CtlError(pdev, req);
 800b380:	6839      	ldr	r1, [r7, #0]
 800b382:	6878      	ldr	r0, [r7, #4]
 800b384:	f000 f8e2 	bl	800b54c <USBD_CtlError>
        USBD_ClrClassConfig(pdev, cfgidx);
 800b388:	4b04      	ldr	r3, [pc, #16]	@ (800b39c <USBD_SetConfig+0x118>)
 800b38a:	781b      	ldrb	r3, [r3, #0]
 800b38c:	4619      	mov	r1, r3
 800b38e:	6878      	ldr	r0, [r7, #4]
 800b390:	f7ff f9ac 	bl	800a6ec <USBD_ClrClassConfig>
        break;
 800b394:	bf00      	nop
    }
  }
}
 800b396:	3708      	adds	r7, #8
 800b398:	46bd      	mov	sp, r7
 800b39a:	bd80      	pop	{r7, pc}
 800b39c:	20000580 	.word	0x20000580

0800b3a0 <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b3a0:	b580      	push	{r7, lr}
 800b3a2:	b082      	sub	sp, #8
 800b3a4:	af00      	add	r7, sp, #0
 800b3a6:	6078      	str	r0, [r7, #4]
 800b3a8:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800b3aa:	683b      	ldr	r3, [r7, #0]
 800b3ac:	88db      	ldrh	r3, [r3, #6]
 800b3ae:	2b01      	cmp	r3, #1
 800b3b0:	d004      	beq.n	800b3bc <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800b3b2:	6839      	ldr	r1, [r7, #0]
 800b3b4:	6878      	ldr	r0, [r7, #4]
 800b3b6:	f000 f8c9 	bl	800b54c <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800b3ba:	e022      	b.n	800b402 <USBD_GetConfig+0x62>
    switch (pdev->dev_state)
 800b3bc:	687b      	ldr	r3, [r7, #4]
 800b3be:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b3c2:	2b02      	cmp	r3, #2
 800b3c4:	dc02      	bgt.n	800b3cc <USBD_GetConfig+0x2c>
 800b3c6:	2b00      	cmp	r3, #0
 800b3c8:	dc03      	bgt.n	800b3d2 <USBD_GetConfig+0x32>
 800b3ca:	e015      	b.n	800b3f8 <USBD_GetConfig+0x58>
 800b3cc:	2b03      	cmp	r3, #3
 800b3ce:	d00b      	beq.n	800b3e8 <USBD_GetConfig+0x48>
 800b3d0:	e012      	b.n	800b3f8 <USBD_GetConfig+0x58>
        pdev->dev_default_config = 0U;
 800b3d2:	687b      	ldr	r3, [r7, #4]
 800b3d4:	2200      	movs	r2, #0
 800b3d6:	609a      	str	r2, [r3, #8]
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_default_config, 1U);
 800b3d8:	687b      	ldr	r3, [r7, #4]
 800b3da:	3308      	adds	r3, #8
 800b3dc:	2201      	movs	r2, #1
 800b3de:	4619      	mov	r1, r3
 800b3e0:	6878      	ldr	r0, [r7, #4]
 800b3e2:	f000 f91d 	bl	800b620 <USBD_CtlSendData>
        break;
 800b3e6:	e00c      	b.n	800b402 <USBD_GetConfig+0x62>
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config, 1U);
 800b3e8:	687b      	ldr	r3, [r7, #4]
 800b3ea:	3304      	adds	r3, #4
 800b3ec:	2201      	movs	r2, #1
 800b3ee:	4619      	mov	r1, r3
 800b3f0:	6878      	ldr	r0, [r7, #4]
 800b3f2:	f000 f915 	bl	800b620 <USBD_CtlSendData>
        break;
 800b3f6:	e004      	b.n	800b402 <USBD_GetConfig+0x62>
        USBD_CtlError(pdev, req);
 800b3f8:	6839      	ldr	r1, [r7, #0]
 800b3fa:	6878      	ldr	r0, [r7, #4]
 800b3fc:	f000 f8a6 	bl	800b54c <USBD_CtlError>
        break;
 800b400:	bf00      	nop
}
 800b402:	bf00      	nop
 800b404:	3708      	adds	r7, #8
 800b406:	46bd      	mov	sp, r7
 800b408:	bd80      	pop	{r7, pc}

0800b40a <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b40a:	b580      	push	{r7, lr}
 800b40c:	b082      	sub	sp, #8
 800b40e:	af00      	add	r7, sp, #0
 800b410:	6078      	str	r0, [r7, #4]
 800b412:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800b414:	687b      	ldr	r3, [r7, #4]
 800b416:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b41a:	3b01      	subs	r3, #1
 800b41c:	2b02      	cmp	r3, #2
 800b41e:	d81e      	bhi.n	800b45e <USBD_GetStatus+0x54>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800b420:	683b      	ldr	r3, [r7, #0]
 800b422:	88db      	ldrh	r3, [r3, #6]
 800b424:	2b02      	cmp	r3, #2
 800b426:	d004      	beq.n	800b432 <USBD_GetStatus+0x28>
      {
        USBD_CtlError(pdev, req);
 800b428:	6839      	ldr	r1, [r7, #0]
 800b42a:	6878      	ldr	r0, [r7, #4]
 800b42c:	f000 f88e 	bl	800b54c <USBD_CtlError>
        break;
 800b430:	e01a      	b.n	800b468 <USBD_GetStatus+0x5e>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800b432:	687b      	ldr	r3, [r7, #4]
 800b434:	2201      	movs	r2, #1
 800b436:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup)
 800b438:	687b      	ldr	r3, [r7, #4]
 800b43a:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 800b43e:	2b00      	cmp	r3, #0
 800b440:	d005      	beq.n	800b44e <USBD_GetStatus+0x44>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800b442:	687b      	ldr	r3, [r7, #4]
 800b444:	68db      	ldr	r3, [r3, #12]
 800b446:	f043 0202 	orr.w	r2, r3, #2
 800b44a:	687b      	ldr	r3, [r7, #4]
 800b44c:	60da      	str	r2, [r3, #12]
      }

      USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config_status, 2U);
 800b44e:	687b      	ldr	r3, [r7, #4]
 800b450:	330c      	adds	r3, #12
 800b452:	2202      	movs	r2, #2
 800b454:	4619      	mov	r1, r3
 800b456:	6878      	ldr	r0, [r7, #4]
 800b458:	f000 f8e2 	bl	800b620 <USBD_CtlSendData>
      break;
 800b45c:	e004      	b.n	800b468 <USBD_GetStatus+0x5e>

    default:
      USBD_CtlError(pdev, req);
 800b45e:	6839      	ldr	r1, [r7, #0]
 800b460:	6878      	ldr	r0, [r7, #4]
 800b462:	f000 f873 	bl	800b54c <USBD_CtlError>
      break;
 800b466:	bf00      	nop
  }
}
 800b468:	bf00      	nop
 800b46a:	3708      	adds	r7, #8
 800b46c:	46bd      	mov	sp, r7
 800b46e:	bd80      	pop	{r7, pc}

0800b470 <USBD_SetFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800b470:	b580      	push	{r7, lr}
 800b472:	b082      	sub	sp, #8
 800b474:	af00      	add	r7, sp, #0
 800b476:	6078      	str	r0, [r7, #4]
 800b478:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800b47a:	683b      	ldr	r3, [r7, #0]
 800b47c:	885b      	ldrh	r3, [r3, #2]
 800b47e:	2b01      	cmp	r3, #1
 800b480:	d106      	bne.n	800b490 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 800b482:	687b      	ldr	r3, [r7, #4]
 800b484:	2201      	movs	r2, #1
 800b486:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    USBD_CtlSendStatus(pdev);
 800b48a:	6878      	ldr	r0, [r7, #4]
 800b48c:	f000 f926 	bl	800b6dc <USBD_CtlSendStatus>
  }
}
 800b490:	bf00      	nop
 800b492:	3708      	adds	r7, #8
 800b494:	46bd      	mov	sp, r7
 800b496:	bd80      	pop	{r7, pc}

0800b498 <USBD_ClrFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800b498:	b580      	push	{r7, lr}
 800b49a:	b082      	sub	sp, #8
 800b49c:	af00      	add	r7, sp, #0
 800b49e:	6078      	str	r0, [r7, #4]
 800b4a0:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800b4a2:	687b      	ldr	r3, [r7, #4]
 800b4a4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b4a8:	3b01      	subs	r3, #1
 800b4aa:	2b02      	cmp	r3, #2
 800b4ac:	d80b      	bhi.n	800b4c6 <USBD_ClrFeature+0x2e>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800b4ae:	683b      	ldr	r3, [r7, #0]
 800b4b0:	885b      	ldrh	r3, [r3, #2]
 800b4b2:	2b01      	cmp	r3, #1
 800b4b4:	d10c      	bne.n	800b4d0 <USBD_ClrFeature+0x38>
      {
        pdev->dev_remote_wakeup = 0U;
 800b4b6:	687b      	ldr	r3, [r7, #4]
 800b4b8:	2200      	movs	r2, #0
 800b4ba:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        USBD_CtlSendStatus(pdev);
 800b4be:	6878      	ldr	r0, [r7, #4]
 800b4c0:	f000 f90c 	bl	800b6dc <USBD_CtlSendStatus>
      }
      break;
 800b4c4:	e004      	b.n	800b4d0 <USBD_ClrFeature+0x38>

    default:
      USBD_CtlError(pdev, req);
 800b4c6:	6839      	ldr	r1, [r7, #0]
 800b4c8:	6878      	ldr	r0, [r7, #4]
 800b4ca:	f000 f83f 	bl	800b54c <USBD_CtlError>
      break;
 800b4ce:	e000      	b.n	800b4d2 <USBD_ClrFeature+0x3a>
      break;
 800b4d0:	bf00      	nop
  }
}
 800b4d2:	bf00      	nop
 800b4d4:	3708      	adds	r7, #8
 800b4d6:	46bd      	mov	sp, r7
 800b4d8:	bd80      	pop	{r7, pc}

0800b4da <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800b4da:	b480      	push	{r7}
 800b4dc:	b083      	sub	sp, #12
 800b4de:	af00      	add	r7, sp, #0
 800b4e0:	6078      	str	r0, [r7, #4]
 800b4e2:	6039      	str	r1, [r7, #0]
  req->bmRequest = *(uint8_t *)(pdata);
 800b4e4:	683b      	ldr	r3, [r7, #0]
 800b4e6:	781a      	ldrb	r2, [r3, #0]
 800b4e8:	687b      	ldr	r3, [r7, #4]
 800b4ea:	701a      	strb	r2, [r3, #0]
  req->bRequest = *(uint8_t *)(pdata + 1U);
 800b4ec:	683b      	ldr	r3, [r7, #0]
 800b4ee:	785a      	ldrb	r2, [r3, #1]
 800b4f0:	687b      	ldr	r3, [r7, #4]
 800b4f2:	705a      	strb	r2, [r3, #1]
  req->wValue = SWAPBYTE(pdata + 2U);
 800b4f4:	683b      	ldr	r3, [r7, #0]
 800b4f6:	3302      	adds	r3, #2
 800b4f8:	781b      	ldrb	r3, [r3, #0]
 800b4fa:	461a      	mov	r2, r3
 800b4fc:	683b      	ldr	r3, [r7, #0]
 800b4fe:	3303      	adds	r3, #3
 800b500:	781b      	ldrb	r3, [r3, #0]
 800b502:	021b      	lsls	r3, r3, #8
 800b504:	b29b      	uxth	r3, r3
 800b506:	4413      	add	r3, r2
 800b508:	b29a      	uxth	r2, r3
 800b50a:	687b      	ldr	r3, [r7, #4]
 800b50c:	805a      	strh	r2, [r3, #2]
  req->wIndex = SWAPBYTE(pdata + 4U);
 800b50e:	683b      	ldr	r3, [r7, #0]
 800b510:	3304      	adds	r3, #4
 800b512:	781b      	ldrb	r3, [r3, #0]
 800b514:	461a      	mov	r2, r3
 800b516:	683b      	ldr	r3, [r7, #0]
 800b518:	3305      	adds	r3, #5
 800b51a:	781b      	ldrb	r3, [r3, #0]
 800b51c:	021b      	lsls	r3, r3, #8
 800b51e:	b29b      	uxth	r3, r3
 800b520:	4413      	add	r3, r2
 800b522:	b29a      	uxth	r2, r3
 800b524:	687b      	ldr	r3, [r7, #4]
 800b526:	809a      	strh	r2, [r3, #4]
  req->wLength = SWAPBYTE(pdata + 6U);
 800b528:	683b      	ldr	r3, [r7, #0]
 800b52a:	3306      	adds	r3, #6
 800b52c:	781b      	ldrb	r3, [r3, #0]
 800b52e:	461a      	mov	r2, r3
 800b530:	683b      	ldr	r3, [r7, #0]
 800b532:	3307      	adds	r3, #7
 800b534:	781b      	ldrb	r3, [r3, #0]
 800b536:	021b      	lsls	r3, r3, #8
 800b538:	b29b      	uxth	r3, r3
 800b53a:	4413      	add	r3, r2
 800b53c:	b29a      	uxth	r2, r3
 800b53e:	687b      	ldr	r3, [r7, #4]
 800b540:	80da      	strh	r2, [r3, #6]

}
 800b542:	bf00      	nop
 800b544:	370c      	adds	r7, #12
 800b546:	46bd      	mov	sp, r7
 800b548:	bc80      	pop	{r7}
 800b54a:	4770      	bx	lr

0800b54c <USBD_CtlError>:
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev,
                   USBD_SetupReqTypedef *req)
{
 800b54c:	b580      	push	{r7, lr}
 800b54e:	b082      	sub	sp, #8
 800b550:	af00      	add	r7, sp, #0
 800b552:	6078      	str	r0, [r7, #4]
 800b554:	6039      	str	r1, [r7, #0]
  USBD_LL_StallEP(pdev, 0x80U);
 800b556:	2180      	movs	r1, #128	@ 0x80
 800b558:	6878      	ldr	r0, [r7, #4]
 800b55a:	f000 fc9b 	bl	800be94 <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev, 0U);
 800b55e:	2100      	movs	r1, #0
 800b560:	6878      	ldr	r0, [r7, #4]
 800b562:	f000 fc97 	bl	800be94 <USBD_LL_StallEP>
}
 800b566:	bf00      	nop
 800b568:	3708      	adds	r7, #8
 800b56a:	46bd      	mov	sp, r7
 800b56c:	bd80      	pop	{r7, pc}

0800b56e <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800b56e:	b580      	push	{r7, lr}
 800b570:	b086      	sub	sp, #24
 800b572:	af00      	add	r7, sp, #0
 800b574:	60f8      	str	r0, [r7, #12]
 800b576:	60b9      	str	r1, [r7, #8]
 800b578:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800b57a:	2300      	movs	r3, #0
 800b57c:	75fb      	strb	r3, [r7, #23]

  if (desc != NULL)
 800b57e:	68fb      	ldr	r3, [r7, #12]
 800b580:	2b00      	cmp	r3, #0
 800b582:	d032      	beq.n	800b5ea <USBD_GetString+0x7c>
  {
    *len = (uint16_t)USBD_GetLen(desc) * 2U + 2U;
 800b584:	68f8      	ldr	r0, [r7, #12]
 800b586:	f000 f834 	bl	800b5f2 <USBD_GetLen>
 800b58a:	4603      	mov	r3, r0
 800b58c:	3301      	adds	r3, #1
 800b58e:	b29b      	uxth	r3, r3
 800b590:	005b      	lsls	r3, r3, #1
 800b592:	b29a      	uxth	r2, r3
 800b594:	687b      	ldr	r3, [r7, #4]
 800b596:	801a      	strh	r2, [r3, #0]
    unicode[idx++] = *(uint8_t *)(void *)len;
 800b598:	7dfb      	ldrb	r3, [r7, #23]
 800b59a:	1c5a      	adds	r2, r3, #1
 800b59c:	75fa      	strb	r2, [r7, #23]
 800b59e:	461a      	mov	r2, r3
 800b5a0:	68bb      	ldr	r3, [r7, #8]
 800b5a2:	4413      	add	r3, r2
 800b5a4:	687a      	ldr	r2, [r7, #4]
 800b5a6:	7812      	ldrb	r2, [r2, #0]
 800b5a8:	701a      	strb	r2, [r3, #0]
    unicode[idx++] = USB_DESC_TYPE_STRING;
 800b5aa:	7dfb      	ldrb	r3, [r7, #23]
 800b5ac:	1c5a      	adds	r2, r3, #1
 800b5ae:	75fa      	strb	r2, [r7, #23]
 800b5b0:	461a      	mov	r2, r3
 800b5b2:	68bb      	ldr	r3, [r7, #8]
 800b5b4:	4413      	add	r3, r2
 800b5b6:	2203      	movs	r2, #3
 800b5b8:	701a      	strb	r2, [r3, #0]

    while (*desc != '\0')
 800b5ba:	e012      	b.n	800b5e2 <USBD_GetString+0x74>
    {
      unicode[idx++] = *desc++;
 800b5bc:	68fb      	ldr	r3, [r7, #12]
 800b5be:	1c5a      	adds	r2, r3, #1
 800b5c0:	60fa      	str	r2, [r7, #12]
 800b5c2:	7dfa      	ldrb	r2, [r7, #23]
 800b5c4:	1c51      	adds	r1, r2, #1
 800b5c6:	75f9      	strb	r1, [r7, #23]
 800b5c8:	4611      	mov	r1, r2
 800b5ca:	68ba      	ldr	r2, [r7, #8]
 800b5cc:	440a      	add	r2, r1
 800b5ce:	781b      	ldrb	r3, [r3, #0]
 800b5d0:	7013      	strb	r3, [r2, #0]
      unicode[idx++] =  0U;
 800b5d2:	7dfb      	ldrb	r3, [r7, #23]
 800b5d4:	1c5a      	adds	r2, r3, #1
 800b5d6:	75fa      	strb	r2, [r7, #23]
 800b5d8:	461a      	mov	r2, r3
 800b5da:	68bb      	ldr	r3, [r7, #8]
 800b5dc:	4413      	add	r3, r2
 800b5de:	2200      	movs	r2, #0
 800b5e0:	701a      	strb	r2, [r3, #0]
    while (*desc != '\0')
 800b5e2:	68fb      	ldr	r3, [r7, #12]
 800b5e4:	781b      	ldrb	r3, [r3, #0]
 800b5e6:	2b00      	cmp	r3, #0
 800b5e8:	d1e8      	bne.n	800b5bc <USBD_GetString+0x4e>
    }
  }
}
 800b5ea:	bf00      	nop
 800b5ec:	3718      	adds	r7, #24
 800b5ee:	46bd      	mov	sp, r7
 800b5f0:	bd80      	pop	{r7, pc}

0800b5f2 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800b5f2:	b480      	push	{r7}
 800b5f4:	b085      	sub	sp, #20
 800b5f6:	af00      	add	r7, sp, #0
 800b5f8:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800b5fa:	2300      	movs	r3, #0
 800b5fc:	73fb      	strb	r3, [r7, #15]

  while (*buf != '\0')
 800b5fe:	e005      	b.n	800b60c <USBD_GetLen+0x1a>
  {
    len++;
 800b600:	7bfb      	ldrb	r3, [r7, #15]
 800b602:	3301      	adds	r3, #1
 800b604:	73fb      	strb	r3, [r7, #15]
    buf++;
 800b606:	687b      	ldr	r3, [r7, #4]
 800b608:	3301      	adds	r3, #1
 800b60a:	607b      	str	r3, [r7, #4]
  while (*buf != '\0')
 800b60c:	687b      	ldr	r3, [r7, #4]
 800b60e:	781b      	ldrb	r3, [r3, #0]
 800b610:	2b00      	cmp	r3, #0
 800b612:	d1f5      	bne.n	800b600 <USBD_GetLen+0xe>
  }

  return len;
 800b614:	7bfb      	ldrb	r3, [r7, #15]
}
 800b616:	4618      	mov	r0, r3
 800b618:	3714      	adds	r7, #20
 800b61a:	46bd      	mov	sp, r7
 800b61c:	bc80      	pop	{r7}
 800b61e:	4770      	bx	lr

0800b620 <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint16_t len)
{
 800b620:	b580      	push	{r7, lr}
 800b622:	b084      	sub	sp, #16
 800b624:	af00      	add	r7, sp, #0
 800b626:	60f8      	str	r0, [r7, #12]
 800b628:	60b9      	str	r1, [r7, #8]
 800b62a:	4613      	mov	r3, r2
 800b62c:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800b62e:	68fb      	ldr	r3, [r7, #12]
 800b630:	2202      	movs	r2, #2
 800b632:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 800b636:	88fa      	ldrh	r2, [r7, #6]
 800b638:	68fb      	ldr	r3, [r7, #12]
 800b63a:	61da      	str	r2, [r3, #28]
  pdev->ep_in[0].rem_length   = len;
 800b63c:	88fa      	ldrh	r2, [r7, #6]
 800b63e:	68fb      	ldr	r3, [r7, #12]
 800b640:	621a      	str	r2, [r3, #32]

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800b642:	88fb      	ldrh	r3, [r7, #6]
 800b644:	68ba      	ldr	r2, [r7, #8]
 800b646:	2100      	movs	r1, #0
 800b648:	68f8      	ldr	r0, [r7, #12]
 800b64a:	f000 fcab 	bl	800bfa4 <USBD_LL_Transmit>

  return USBD_OK;
 800b64e:	2300      	movs	r3, #0
}
 800b650:	4618      	mov	r0, r3
 800b652:	3710      	adds	r7, #16
 800b654:	46bd      	mov	sp, r7
 800b656:	bd80      	pop	{r7, pc}

0800b658 <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint16_t len)
{
 800b658:	b580      	push	{r7, lr}
 800b65a:	b084      	sub	sp, #16
 800b65c:	af00      	add	r7, sp, #0
 800b65e:	60f8      	str	r0, [r7, #12]
 800b660:	60b9      	str	r1, [r7, #8]
 800b662:	4613      	mov	r3, r2
 800b664:	80fb      	strh	r3, [r7, #6]
  /* Start the next transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800b666:	88fb      	ldrh	r3, [r7, #6]
 800b668:	68ba      	ldr	r2, [r7, #8]
 800b66a:	2100      	movs	r1, #0
 800b66c:	68f8      	ldr	r0, [r7, #12]
 800b66e:	f000 fc99 	bl	800bfa4 <USBD_LL_Transmit>

  return USBD_OK;
 800b672:	2300      	movs	r3, #0
}
 800b674:	4618      	mov	r0, r3
 800b676:	3710      	adds	r7, #16
 800b678:	46bd      	mov	sp, r7
 800b67a:	bd80      	pop	{r7, pc}

0800b67c <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint16_t len)
{
 800b67c:	b580      	push	{r7, lr}
 800b67e:	b084      	sub	sp, #16
 800b680:	af00      	add	r7, sp, #0
 800b682:	60f8      	str	r0, [r7, #12]
 800b684:	60b9      	str	r1, [r7, #8]
 800b686:	4613      	mov	r3, r2
 800b688:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800b68a:	68fb      	ldr	r3, [r7, #12]
 800b68c:	2203      	movs	r2, #3
 800b68e:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 800b692:	88fa      	ldrh	r2, [r7, #6]
 800b694:	68fb      	ldr	r3, [r7, #12]
 800b696:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
  pdev->ep_out[0].rem_length   = len;
 800b69a:	88fa      	ldrh	r2, [r7, #6]
 800b69c:	68fb      	ldr	r3, [r7, #12]
 800b69e:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800b6a2:	88fb      	ldrh	r3, [r7, #6]
 800b6a4:	68ba      	ldr	r2, [r7, #8]
 800b6a6:	2100      	movs	r1, #0
 800b6a8:	68f8      	ldr	r0, [r7, #12]
 800b6aa:	f000 fc9e 	bl	800bfea <USBD_LL_PrepareReceive>

  return USBD_OK;
 800b6ae:	2300      	movs	r3, #0
}
 800b6b0:	4618      	mov	r0, r3
 800b6b2:	3710      	adds	r7, #16
 800b6b4:	46bd      	mov	sp, r7
 800b6b6:	bd80      	pop	{r7, pc}

0800b6b8 <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint16_t len)
{
 800b6b8:	b580      	push	{r7, lr}
 800b6ba:	b084      	sub	sp, #16
 800b6bc:	af00      	add	r7, sp, #0
 800b6be:	60f8      	str	r0, [r7, #12]
 800b6c0:	60b9      	str	r1, [r7, #8]
 800b6c2:	4613      	mov	r3, r2
 800b6c4:	80fb      	strh	r3, [r7, #6]
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800b6c6:	88fb      	ldrh	r3, [r7, #6]
 800b6c8:	68ba      	ldr	r2, [r7, #8]
 800b6ca:	2100      	movs	r1, #0
 800b6cc:	68f8      	ldr	r0, [r7, #12]
 800b6ce:	f000 fc8c 	bl	800bfea <USBD_LL_PrepareReceive>

  return USBD_OK;
 800b6d2:	2300      	movs	r3, #0
}
 800b6d4:	4618      	mov	r0, r3
 800b6d6:	3710      	adds	r7, #16
 800b6d8:	46bd      	mov	sp, r7
 800b6da:	bd80      	pop	{r7, pc}

0800b6dc <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800b6dc:	b580      	push	{r7, lr}
 800b6de:	b082      	sub	sp, #8
 800b6e0:	af00      	add	r7, sp, #0
 800b6e2:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800b6e4:	687b      	ldr	r3, [r7, #4]
 800b6e6:	2204      	movs	r2, #4
 800b6e8:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800b6ec:	2300      	movs	r3, #0
 800b6ee:	2200      	movs	r2, #0
 800b6f0:	2100      	movs	r1, #0
 800b6f2:	6878      	ldr	r0, [r7, #4]
 800b6f4:	f000 fc56 	bl	800bfa4 <USBD_LL_Transmit>

  return USBD_OK;
 800b6f8:	2300      	movs	r3, #0
}
 800b6fa:	4618      	mov	r0, r3
 800b6fc:	3708      	adds	r7, #8
 800b6fe:	46bd      	mov	sp, r7
 800b700:	bd80      	pop	{r7, pc}

0800b702 <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800b702:	b580      	push	{r7, lr}
 800b704:	b082      	sub	sp, #8
 800b706:	af00      	add	r7, sp, #0
 800b708:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800b70a:	687b      	ldr	r3, [r7, #4]
 800b70c:	2205      	movs	r2, #5
 800b70e:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800b712:	2300      	movs	r3, #0
 800b714:	2200      	movs	r2, #0
 800b716:	2100      	movs	r1, #0
 800b718:	6878      	ldr	r0, [r7, #4]
 800b71a:	f000 fc66 	bl	800bfea <USBD_LL_PrepareReceive>

  return USBD_OK;
 800b71e:	2300      	movs	r3, #0
}
 800b720:	4618      	mov	r0, r3
 800b722:	3708      	adds	r7, #8
 800b724:	46bd      	mov	sp, r7
 800b726:	bd80      	pop	{r7, pc}

0800b728 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800b728:	b580      	push	{r7, lr}
 800b72a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800b72c:	2200      	movs	r2, #0
 800b72e:	4912      	ldr	r1, [pc, #72]	@ (800b778 <MX_USB_DEVICE_Init+0x50>)
 800b730:	4812      	ldr	r0, [pc, #72]	@ (800b77c <MX_USB_DEVICE_Init+0x54>)
 800b732:	f7fe ff62 	bl	800a5fa <USBD_Init>
 800b736:	4603      	mov	r3, r0
 800b738:	2b00      	cmp	r3, #0
 800b73a:	d001      	beq.n	800b740 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800b73c:	f7f6 fc2a 	bl	8001f94 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800b740:	490f      	ldr	r1, [pc, #60]	@ (800b780 <MX_USB_DEVICE_Init+0x58>)
 800b742:	480e      	ldr	r0, [pc, #56]	@ (800b77c <MX_USB_DEVICE_Init+0x54>)
 800b744:	f7fe ff84 	bl	800a650 <USBD_RegisterClass>
 800b748:	4603      	mov	r3, r0
 800b74a:	2b00      	cmp	r3, #0
 800b74c:	d001      	beq.n	800b752 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800b74e:	f7f6 fc21 	bl	8001f94 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800b752:	490c      	ldr	r1, [pc, #48]	@ (800b784 <MX_USB_DEVICE_Init+0x5c>)
 800b754:	4809      	ldr	r0, [pc, #36]	@ (800b77c <MX_USB_DEVICE_Init+0x54>)
 800b756:	f7fe feb5 	bl	800a4c4 <USBD_CDC_RegisterInterface>
 800b75a:	4603      	mov	r3, r0
 800b75c:	2b00      	cmp	r3, #0
 800b75e:	d001      	beq.n	800b764 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800b760:	f7f6 fc18 	bl	8001f94 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800b764:	4805      	ldr	r0, [pc, #20]	@ (800b77c <MX_USB_DEVICE_Init+0x54>)
 800b766:	f7fe ff8c 	bl	800a682 <USBD_Start>
 800b76a:	4603      	mov	r3, r0
 800b76c:	2b00      	cmp	r3, #0
 800b76e:	d001      	beq.n	800b774 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800b770:	f7f6 fc10 	bl	8001f94 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800b774:	bf00      	nop
 800b776:	bd80      	pop	{r7, pc}
 800b778:	20000130 	.word	0x20000130
 800b77c:	20000584 	.word	0x20000584
 800b780:	2000001c 	.word	0x2000001c
 800b784:	20000120 	.word	0x20000120

0800b788 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800b788:	b580      	push	{r7, lr}
 800b78a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800b78c:	2200      	movs	r2, #0
 800b78e:	4905      	ldr	r1, [pc, #20]	@ (800b7a4 <CDC_Init_FS+0x1c>)
 800b790:	4805      	ldr	r0, [pc, #20]	@ (800b7a8 <CDC_Init_FS+0x20>)
 800b792:	f7fe fead 	bl	800a4f0 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800b796:	4905      	ldr	r1, [pc, #20]	@ (800b7ac <CDC_Init_FS+0x24>)
 800b798:	4803      	ldr	r0, [pc, #12]	@ (800b7a8 <CDC_Init_FS+0x20>)
 800b79a:	f7fe fec2 	bl	800a522 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800b79e:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800b7a0:	4618      	mov	r0, r3
 800b7a2:	bd80      	pop	{r7, pc}
 800b7a4:	20000c48 	.word	0x20000c48
 800b7a8:	20000584 	.word	0x20000584
 800b7ac:	20000848 	.word	0x20000848

0800b7b0 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800b7b0:	b480      	push	{r7}
 800b7b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800b7b4:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800b7b6:	4618      	mov	r0, r3
 800b7b8:	46bd      	mov	sp, r7
 800b7ba:	bc80      	pop	{r7}
 800b7bc:	4770      	bx	lr
	...

0800b7c0 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800b7c0:	b480      	push	{r7}
 800b7c2:	b083      	sub	sp, #12
 800b7c4:	af00      	add	r7, sp, #0
 800b7c6:	4603      	mov	r3, r0
 800b7c8:	6039      	str	r1, [r7, #0]
 800b7ca:	71fb      	strb	r3, [r7, #7]
 800b7cc:	4613      	mov	r3, r2
 800b7ce:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800b7d0:	79fb      	ldrb	r3, [r7, #7]
 800b7d2:	2b23      	cmp	r3, #35	@ 0x23
 800b7d4:	d84a      	bhi.n	800b86c <CDC_Control_FS+0xac>
 800b7d6:	a201      	add	r2, pc, #4	@ (adr r2, 800b7dc <CDC_Control_FS+0x1c>)
 800b7d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b7dc:	0800b86d 	.word	0x0800b86d
 800b7e0:	0800b86d 	.word	0x0800b86d
 800b7e4:	0800b86d 	.word	0x0800b86d
 800b7e8:	0800b86d 	.word	0x0800b86d
 800b7ec:	0800b86d 	.word	0x0800b86d
 800b7f0:	0800b86d 	.word	0x0800b86d
 800b7f4:	0800b86d 	.word	0x0800b86d
 800b7f8:	0800b86d 	.word	0x0800b86d
 800b7fc:	0800b86d 	.word	0x0800b86d
 800b800:	0800b86d 	.word	0x0800b86d
 800b804:	0800b86d 	.word	0x0800b86d
 800b808:	0800b86d 	.word	0x0800b86d
 800b80c:	0800b86d 	.word	0x0800b86d
 800b810:	0800b86d 	.word	0x0800b86d
 800b814:	0800b86d 	.word	0x0800b86d
 800b818:	0800b86d 	.word	0x0800b86d
 800b81c:	0800b86d 	.word	0x0800b86d
 800b820:	0800b86d 	.word	0x0800b86d
 800b824:	0800b86d 	.word	0x0800b86d
 800b828:	0800b86d 	.word	0x0800b86d
 800b82c:	0800b86d 	.word	0x0800b86d
 800b830:	0800b86d 	.word	0x0800b86d
 800b834:	0800b86d 	.word	0x0800b86d
 800b838:	0800b86d 	.word	0x0800b86d
 800b83c:	0800b86d 	.word	0x0800b86d
 800b840:	0800b86d 	.word	0x0800b86d
 800b844:	0800b86d 	.word	0x0800b86d
 800b848:	0800b86d 	.word	0x0800b86d
 800b84c:	0800b86d 	.word	0x0800b86d
 800b850:	0800b86d 	.word	0x0800b86d
 800b854:	0800b86d 	.word	0x0800b86d
 800b858:	0800b86d 	.word	0x0800b86d
 800b85c:	0800b86d 	.word	0x0800b86d
 800b860:	0800b86d 	.word	0x0800b86d
 800b864:	0800b86d 	.word	0x0800b86d
 800b868:	0800b86d 	.word	0x0800b86d
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800b86c:	bf00      	nop
  }

  return (USBD_OK);
 800b86e:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800b870:	4618      	mov	r0, r3
 800b872:	370c      	adds	r7, #12
 800b874:	46bd      	mov	sp, r7
 800b876:	bc80      	pop	{r7}
 800b878:	4770      	bx	lr
 800b87a:	bf00      	nop

0800b87c <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800b87c:	b580      	push	{r7, lr}
 800b87e:	b082      	sub	sp, #8
 800b880:	af00      	add	r7, sp, #0
 800b882:	6078      	str	r0, [r7, #4]
 800b884:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800b886:	6879      	ldr	r1, [r7, #4]
 800b888:	480a      	ldr	r0, [pc, #40]	@ (800b8b4 <CDC_Receive_FS+0x38>)
 800b88a:	f7fe fe4a 	bl	800a522 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800b88e:	4809      	ldr	r0, [pc, #36]	@ (800b8b4 <CDC_Receive_FS+0x38>)
 800b890:	f7fe fe89 	bl	800a5a6 <USBD_CDC_ReceivePacket>
  data_recieved += strlen(UserRxBufferFS);
 800b894:	4808      	ldr	r0, [pc, #32]	@ (800b8b8 <CDC_Receive_FS+0x3c>)
 800b896:	f7f4 fc5b 	bl	8000150 <strlen>
 800b89a:	4603      	mov	r3, r0
 800b89c:	b2da      	uxtb	r2, r3
 800b89e:	4b07      	ldr	r3, [pc, #28]	@ (800b8bc <CDC_Receive_FS+0x40>)
 800b8a0:	781b      	ldrb	r3, [r3, #0]
 800b8a2:	4413      	add	r3, r2
 800b8a4:	b2da      	uxtb	r2, r3
 800b8a6:	4b05      	ldr	r3, [pc, #20]	@ (800b8bc <CDC_Receive_FS+0x40>)
 800b8a8:	701a      	strb	r2, [r3, #0]
  return (USBD_OK);
 800b8aa:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800b8ac:	4618      	mov	r0, r3
 800b8ae:	3708      	adds	r7, #8
 800b8b0:	46bd      	mov	sp, r7
 800b8b2:	bd80      	pop	{r7, pc}
 800b8b4:	20000584 	.word	0x20000584
 800b8b8:	20000848 	.word	0x20000848
 800b8bc:	20001048 	.word	0x20001048

0800b8c0 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 800b8c0:	b580      	push	{r7, lr}
 800b8c2:	b084      	sub	sp, #16
 800b8c4:	af00      	add	r7, sp, #0
 800b8c6:	6078      	str	r0, [r7, #4]
 800b8c8:	460b      	mov	r3, r1
 800b8ca:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 800b8cc:	2300      	movs	r3, #0
 800b8ce:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800b8d0:	4b0d      	ldr	r3, [pc, #52]	@ (800b908 <CDC_Transmit_FS+0x48>)
 800b8d2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b8d6:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 800b8d8:	68bb      	ldr	r3, [r7, #8]
 800b8da:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800b8de:	2b00      	cmp	r3, #0
 800b8e0:	d001      	beq.n	800b8e6 <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 800b8e2:	2301      	movs	r3, #1
 800b8e4:	e00b      	b.n	800b8fe <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800b8e6:	887b      	ldrh	r3, [r7, #2]
 800b8e8:	461a      	mov	r2, r3
 800b8ea:	6879      	ldr	r1, [r7, #4]
 800b8ec:	4806      	ldr	r0, [pc, #24]	@ (800b908 <CDC_Transmit_FS+0x48>)
 800b8ee:	f7fe fdff 	bl	800a4f0 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800b8f2:	4805      	ldr	r0, [pc, #20]	@ (800b908 <CDC_Transmit_FS+0x48>)
 800b8f4:	f7fe fe28 	bl	800a548 <USBD_CDC_TransmitPacket>
 800b8f8:	4603      	mov	r3, r0
 800b8fa:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 800b8fc:	7bfb      	ldrb	r3, [r7, #15]
}
 800b8fe:	4618      	mov	r0, r3
 800b900:	3710      	adds	r7, #16
 800b902:	46bd      	mov	sp, r7
 800b904:	bd80      	pop	{r7, pc}
 800b906:	bf00      	nop
 800b908:	20000584 	.word	0x20000584

0800b90c <CDC_data_recieved>:

/* USER CODE BEGIN PRIVATE_FUNCTIONS_IMPLEMENTATION */
uint8_t CDC_data_recieved()
{
 800b90c:	b480      	push	{r7}
 800b90e:	af00      	add	r7, sp, #0
	return data_recieved;
 800b910:	4b02      	ldr	r3, [pc, #8]	@ (800b91c <CDC_data_recieved+0x10>)
 800b912:	781b      	ldrb	r3, [r3, #0]
}
 800b914:	4618      	mov	r0, r3
 800b916:	46bd      	mov	sp, r7
 800b918:	bc80      	pop	{r7}
 800b91a:	4770      	bx	lr
 800b91c:	20001048 	.word	0x20001048

0800b920 <CDC_Receive_data>:

uint8_t CDC_Receive_data(uint8_t* buf, size_t size)
{
 800b920:	b580      	push	{r7, lr}
 800b922:	b082      	sub	sp, #8
 800b924:	af00      	add	r7, sp, #0
 800b926:	6078      	str	r0, [r7, #4]
 800b928:	6039      	str	r1, [r7, #0]
	if (data_recieved + 1 <= size) size = data_recieved + 1;
 800b92a:	4b13      	ldr	r3, [pc, #76]	@ (800b978 <CDC_Receive_data+0x58>)
 800b92c:	781b      	ldrb	r3, [r3, #0]
 800b92e:	3301      	adds	r3, #1
 800b930:	461a      	mov	r2, r3
 800b932:	683b      	ldr	r3, [r7, #0]
 800b934:	4293      	cmp	r3, r2
 800b936:	d303      	bcc.n	800b940 <CDC_Receive_data+0x20>
 800b938:	4b0f      	ldr	r3, [pc, #60]	@ (800b978 <CDC_Receive_data+0x58>)
 800b93a:	781b      	ldrb	r3, [r3, #0]
 800b93c:	3301      	adds	r3, #1
 800b93e:	603b      	str	r3, [r7, #0]
	memset(buf, '\0', size);
 800b940:	683a      	ldr	r2, [r7, #0]
 800b942:	2100      	movs	r1, #0
 800b944:	6878      	ldr	r0, [r7, #4]
 800b946:	f001 fbea 	bl	800d11e <memset>
	memcpy(buf, UserRxBufferFS, size);
 800b94a:	683a      	ldr	r2, [r7, #0]
 800b94c:	490b      	ldr	r1, [pc, #44]	@ (800b97c <CDC_Receive_data+0x5c>)
 800b94e:	6878      	ldr	r0, [r7, #4]
 800b950:	f001 fc73 	bl	800d23a <memcpy>
	memset(UserRxBufferFS, '\0', data_recieved);
 800b954:	4b08      	ldr	r3, [pc, #32]	@ (800b978 <CDC_Receive_data+0x58>)
 800b956:	781b      	ldrb	r3, [r3, #0]
 800b958:	461a      	mov	r2, r3
 800b95a:	2100      	movs	r1, #0
 800b95c:	4807      	ldr	r0, [pc, #28]	@ (800b97c <CDC_Receive_data+0x5c>)
 800b95e:	f001 fbde 	bl	800d11e <memset>
	data_recieved = 0;
 800b962:	4b05      	ldr	r3, [pc, #20]	@ (800b978 <CDC_Receive_data+0x58>)
 800b964:	2200      	movs	r2, #0
 800b966:	701a      	strb	r2, [r3, #0]
	return size - 1;
 800b968:	683b      	ldr	r3, [r7, #0]
 800b96a:	b2db      	uxtb	r3, r3
 800b96c:	3b01      	subs	r3, #1
 800b96e:	b2db      	uxtb	r3, r3
}
 800b970:	4618      	mov	r0, r3
 800b972:	3708      	adds	r7, #8
 800b974:	46bd      	mov	sp, r7
 800b976:	bd80      	pop	{r7, pc}
 800b978:	20001048 	.word	0x20001048
 800b97c:	20000848 	.word	0x20000848

0800b980 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b980:	b480      	push	{r7}
 800b982:	b083      	sub	sp, #12
 800b984:	af00      	add	r7, sp, #0
 800b986:	4603      	mov	r3, r0
 800b988:	6039      	str	r1, [r7, #0]
 800b98a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800b98c:	683b      	ldr	r3, [r7, #0]
 800b98e:	2212      	movs	r2, #18
 800b990:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800b992:	4b03      	ldr	r3, [pc, #12]	@ (800b9a0 <USBD_FS_DeviceDescriptor+0x20>)
}
 800b994:	4618      	mov	r0, r3
 800b996:	370c      	adds	r7, #12
 800b998:	46bd      	mov	sp, r7
 800b99a:	bc80      	pop	{r7}
 800b99c:	4770      	bx	lr
 800b99e:	bf00      	nop
 800b9a0:	2000014c 	.word	0x2000014c

0800b9a4 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b9a4:	b480      	push	{r7}
 800b9a6:	b083      	sub	sp, #12
 800b9a8:	af00      	add	r7, sp, #0
 800b9aa:	4603      	mov	r3, r0
 800b9ac:	6039      	str	r1, [r7, #0]
 800b9ae:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800b9b0:	683b      	ldr	r3, [r7, #0]
 800b9b2:	2204      	movs	r2, #4
 800b9b4:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800b9b6:	4b03      	ldr	r3, [pc, #12]	@ (800b9c4 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800b9b8:	4618      	mov	r0, r3
 800b9ba:	370c      	adds	r7, #12
 800b9bc:	46bd      	mov	sp, r7
 800b9be:	bc80      	pop	{r7}
 800b9c0:	4770      	bx	lr
 800b9c2:	bf00      	nop
 800b9c4:	20000160 	.word	0x20000160

0800b9c8 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b9c8:	b580      	push	{r7, lr}
 800b9ca:	b082      	sub	sp, #8
 800b9cc:	af00      	add	r7, sp, #0
 800b9ce:	4603      	mov	r3, r0
 800b9d0:	6039      	str	r1, [r7, #0]
 800b9d2:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800b9d4:	79fb      	ldrb	r3, [r7, #7]
 800b9d6:	2b00      	cmp	r3, #0
 800b9d8:	d105      	bne.n	800b9e6 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800b9da:	683a      	ldr	r2, [r7, #0]
 800b9dc:	4907      	ldr	r1, [pc, #28]	@ (800b9fc <USBD_FS_ProductStrDescriptor+0x34>)
 800b9de:	4808      	ldr	r0, [pc, #32]	@ (800ba00 <USBD_FS_ProductStrDescriptor+0x38>)
 800b9e0:	f7ff fdc5 	bl	800b56e <USBD_GetString>
 800b9e4:	e004      	b.n	800b9f0 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800b9e6:	683a      	ldr	r2, [r7, #0]
 800b9e8:	4904      	ldr	r1, [pc, #16]	@ (800b9fc <USBD_FS_ProductStrDescriptor+0x34>)
 800b9ea:	4805      	ldr	r0, [pc, #20]	@ (800ba00 <USBD_FS_ProductStrDescriptor+0x38>)
 800b9ec:	f7ff fdbf 	bl	800b56e <USBD_GetString>
  }
  return USBD_StrDesc;
 800b9f0:	4b02      	ldr	r3, [pc, #8]	@ (800b9fc <USBD_FS_ProductStrDescriptor+0x34>)
}
 800b9f2:	4618      	mov	r0, r3
 800b9f4:	3708      	adds	r7, #8
 800b9f6:	46bd      	mov	sp, r7
 800b9f8:	bd80      	pop	{r7, pc}
 800b9fa:	bf00      	nop
 800b9fc:	2000104c 	.word	0x2000104c
 800ba00:	0800fe88 	.word	0x0800fe88

0800ba04 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ba04:	b580      	push	{r7, lr}
 800ba06:	b082      	sub	sp, #8
 800ba08:	af00      	add	r7, sp, #0
 800ba0a:	4603      	mov	r3, r0
 800ba0c:	6039      	str	r1, [r7, #0]
 800ba0e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800ba10:	683a      	ldr	r2, [r7, #0]
 800ba12:	4904      	ldr	r1, [pc, #16]	@ (800ba24 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800ba14:	4804      	ldr	r0, [pc, #16]	@ (800ba28 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800ba16:	f7ff fdaa 	bl	800b56e <USBD_GetString>
  return USBD_StrDesc;
 800ba1a:	4b02      	ldr	r3, [pc, #8]	@ (800ba24 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800ba1c:	4618      	mov	r0, r3
 800ba1e:	3708      	adds	r7, #8
 800ba20:	46bd      	mov	sp, r7
 800ba22:	bd80      	pop	{r7, pc}
 800ba24:	2000104c 	.word	0x2000104c
 800ba28:	0800fea0 	.word	0x0800fea0

0800ba2c <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ba2c:	b580      	push	{r7, lr}
 800ba2e:	b082      	sub	sp, #8
 800ba30:	af00      	add	r7, sp, #0
 800ba32:	4603      	mov	r3, r0
 800ba34:	6039      	str	r1, [r7, #0]
 800ba36:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800ba38:	683b      	ldr	r3, [r7, #0]
 800ba3a:	221a      	movs	r2, #26
 800ba3c:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800ba3e:	f000 f843 	bl	800bac8 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800ba42:	4b02      	ldr	r3, [pc, #8]	@ (800ba4c <USBD_FS_SerialStrDescriptor+0x20>)
}
 800ba44:	4618      	mov	r0, r3
 800ba46:	3708      	adds	r7, #8
 800ba48:	46bd      	mov	sp, r7
 800ba4a:	bd80      	pop	{r7, pc}
 800ba4c:	20000164 	.word	0x20000164

0800ba50 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ba50:	b580      	push	{r7, lr}
 800ba52:	b082      	sub	sp, #8
 800ba54:	af00      	add	r7, sp, #0
 800ba56:	4603      	mov	r3, r0
 800ba58:	6039      	str	r1, [r7, #0]
 800ba5a:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800ba5c:	79fb      	ldrb	r3, [r7, #7]
 800ba5e:	2b00      	cmp	r3, #0
 800ba60:	d105      	bne.n	800ba6e <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800ba62:	683a      	ldr	r2, [r7, #0]
 800ba64:	4907      	ldr	r1, [pc, #28]	@ (800ba84 <USBD_FS_ConfigStrDescriptor+0x34>)
 800ba66:	4808      	ldr	r0, [pc, #32]	@ (800ba88 <USBD_FS_ConfigStrDescriptor+0x38>)
 800ba68:	f7ff fd81 	bl	800b56e <USBD_GetString>
 800ba6c:	e004      	b.n	800ba78 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800ba6e:	683a      	ldr	r2, [r7, #0]
 800ba70:	4904      	ldr	r1, [pc, #16]	@ (800ba84 <USBD_FS_ConfigStrDescriptor+0x34>)
 800ba72:	4805      	ldr	r0, [pc, #20]	@ (800ba88 <USBD_FS_ConfigStrDescriptor+0x38>)
 800ba74:	f7ff fd7b 	bl	800b56e <USBD_GetString>
  }
  return USBD_StrDesc;
 800ba78:	4b02      	ldr	r3, [pc, #8]	@ (800ba84 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800ba7a:	4618      	mov	r0, r3
 800ba7c:	3708      	adds	r7, #8
 800ba7e:	46bd      	mov	sp, r7
 800ba80:	bd80      	pop	{r7, pc}
 800ba82:	bf00      	nop
 800ba84:	2000104c 	.word	0x2000104c
 800ba88:	0800feb4 	.word	0x0800feb4

0800ba8c <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ba8c:	b580      	push	{r7, lr}
 800ba8e:	b082      	sub	sp, #8
 800ba90:	af00      	add	r7, sp, #0
 800ba92:	4603      	mov	r3, r0
 800ba94:	6039      	str	r1, [r7, #0]
 800ba96:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800ba98:	79fb      	ldrb	r3, [r7, #7]
 800ba9a:	2b00      	cmp	r3, #0
 800ba9c:	d105      	bne.n	800baaa <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800ba9e:	683a      	ldr	r2, [r7, #0]
 800baa0:	4907      	ldr	r1, [pc, #28]	@ (800bac0 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800baa2:	4808      	ldr	r0, [pc, #32]	@ (800bac4 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800baa4:	f7ff fd63 	bl	800b56e <USBD_GetString>
 800baa8:	e004      	b.n	800bab4 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800baaa:	683a      	ldr	r2, [r7, #0]
 800baac:	4904      	ldr	r1, [pc, #16]	@ (800bac0 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800baae:	4805      	ldr	r0, [pc, #20]	@ (800bac4 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800bab0:	f7ff fd5d 	bl	800b56e <USBD_GetString>
  }
  return USBD_StrDesc;
 800bab4:	4b02      	ldr	r3, [pc, #8]	@ (800bac0 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800bab6:	4618      	mov	r0, r3
 800bab8:	3708      	adds	r7, #8
 800baba:	46bd      	mov	sp, r7
 800babc:	bd80      	pop	{r7, pc}
 800babe:	bf00      	nop
 800bac0:	2000104c 	.word	0x2000104c
 800bac4:	0800fec0 	.word	0x0800fec0

0800bac8 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800bac8:	b580      	push	{r7, lr}
 800baca:	b084      	sub	sp, #16
 800bacc:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800bace:	4b0f      	ldr	r3, [pc, #60]	@ (800bb0c <Get_SerialNum+0x44>)
 800bad0:	681b      	ldr	r3, [r3, #0]
 800bad2:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800bad4:	4b0e      	ldr	r3, [pc, #56]	@ (800bb10 <Get_SerialNum+0x48>)
 800bad6:	681b      	ldr	r3, [r3, #0]
 800bad8:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800bada:	4b0e      	ldr	r3, [pc, #56]	@ (800bb14 <Get_SerialNum+0x4c>)
 800badc:	681b      	ldr	r3, [r3, #0]
 800bade:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800bae0:	68fa      	ldr	r2, [r7, #12]
 800bae2:	687b      	ldr	r3, [r7, #4]
 800bae4:	4413      	add	r3, r2
 800bae6:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800bae8:	68fb      	ldr	r3, [r7, #12]
 800baea:	2b00      	cmp	r3, #0
 800baec:	d009      	beq.n	800bb02 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800baee:	2208      	movs	r2, #8
 800baf0:	4909      	ldr	r1, [pc, #36]	@ (800bb18 <Get_SerialNum+0x50>)
 800baf2:	68f8      	ldr	r0, [r7, #12]
 800baf4:	f000 f814 	bl	800bb20 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800baf8:	2204      	movs	r2, #4
 800bafa:	4908      	ldr	r1, [pc, #32]	@ (800bb1c <Get_SerialNum+0x54>)
 800bafc:	68b8      	ldr	r0, [r7, #8]
 800bafe:	f000 f80f 	bl	800bb20 <IntToUnicode>
  }
}
 800bb02:	bf00      	nop
 800bb04:	3710      	adds	r7, #16
 800bb06:	46bd      	mov	sp, r7
 800bb08:	bd80      	pop	{r7, pc}
 800bb0a:	bf00      	nop
 800bb0c:	1ffff7e8 	.word	0x1ffff7e8
 800bb10:	1ffff7ec 	.word	0x1ffff7ec
 800bb14:	1ffff7f0 	.word	0x1ffff7f0
 800bb18:	20000166 	.word	0x20000166
 800bb1c:	20000176 	.word	0x20000176

0800bb20 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800bb20:	b480      	push	{r7}
 800bb22:	b087      	sub	sp, #28
 800bb24:	af00      	add	r7, sp, #0
 800bb26:	60f8      	str	r0, [r7, #12]
 800bb28:	60b9      	str	r1, [r7, #8]
 800bb2a:	4613      	mov	r3, r2
 800bb2c:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800bb2e:	2300      	movs	r3, #0
 800bb30:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800bb32:	2300      	movs	r3, #0
 800bb34:	75fb      	strb	r3, [r7, #23]
 800bb36:	e027      	b.n	800bb88 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800bb38:	68fb      	ldr	r3, [r7, #12]
 800bb3a:	0f1b      	lsrs	r3, r3, #28
 800bb3c:	2b09      	cmp	r3, #9
 800bb3e:	d80b      	bhi.n	800bb58 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800bb40:	68fb      	ldr	r3, [r7, #12]
 800bb42:	0f1b      	lsrs	r3, r3, #28
 800bb44:	b2da      	uxtb	r2, r3
 800bb46:	7dfb      	ldrb	r3, [r7, #23]
 800bb48:	005b      	lsls	r3, r3, #1
 800bb4a:	4619      	mov	r1, r3
 800bb4c:	68bb      	ldr	r3, [r7, #8]
 800bb4e:	440b      	add	r3, r1
 800bb50:	3230      	adds	r2, #48	@ 0x30
 800bb52:	b2d2      	uxtb	r2, r2
 800bb54:	701a      	strb	r2, [r3, #0]
 800bb56:	e00a      	b.n	800bb6e <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800bb58:	68fb      	ldr	r3, [r7, #12]
 800bb5a:	0f1b      	lsrs	r3, r3, #28
 800bb5c:	b2da      	uxtb	r2, r3
 800bb5e:	7dfb      	ldrb	r3, [r7, #23]
 800bb60:	005b      	lsls	r3, r3, #1
 800bb62:	4619      	mov	r1, r3
 800bb64:	68bb      	ldr	r3, [r7, #8]
 800bb66:	440b      	add	r3, r1
 800bb68:	3237      	adds	r2, #55	@ 0x37
 800bb6a:	b2d2      	uxtb	r2, r2
 800bb6c:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800bb6e:	68fb      	ldr	r3, [r7, #12]
 800bb70:	011b      	lsls	r3, r3, #4
 800bb72:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800bb74:	7dfb      	ldrb	r3, [r7, #23]
 800bb76:	005b      	lsls	r3, r3, #1
 800bb78:	3301      	adds	r3, #1
 800bb7a:	68ba      	ldr	r2, [r7, #8]
 800bb7c:	4413      	add	r3, r2
 800bb7e:	2200      	movs	r2, #0
 800bb80:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800bb82:	7dfb      	ldrb	r3, [r7, #23]
 800bb84:	3301      	adds	r3, #1
 800bb86:	75fb      	strb	r3, [r7, #23]
 800bb88:	7dfa      	ldrb	r2, [r7, #23]
 800bb8a:	79fb      	ldrb	r3, [r7, #7]
 800bb8c:	429a      	cmp	r2, r3
 800bb8e:	d3d3      	bcc.n	800bb38 <IntToUnicode+0x18>
  }
}
 800bb90:	bf00      	nop
 800bb92:	bf00      	nop
 800bb94:	371c      	adds	r7, #28
 800bb96:	46bd      	mov	sp, r7
 800bb98:	bc80      	pop	{r7}
 800bb9a:	4770      	bx	lr

0800bb9c <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800bb9c:	b580      	push	{r7, lr}
 800bb9e:	b084      	sub	sp, #16
 800bba0:	af00      	add	r7, sp, #0
 800bba2:	6078      	str	r0, [r7, #4]
  if(pcdHandle->Instance==USB)
 800bba4:	687b      	ldr	r3, [r7, #4]
 800bba6:	681b      	ldr	r3, [r3, #0]
 800bba8:	4a0d      	ldr	r2, [pc, #52]	@ (800bbe0 <HAL_PCD_MspInit+0x44>)
 800bbaa:	4293      	cmp	r3, r2
 800bbac:	d113      	bne.n	800bbd6 <HAL_PCD_MspInit+0x3a>
  {
  /* USER CODE BEGIN USB_MspInit 0 */

  /* USER CODE END USB_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 800bbae:	4b0d      	ldr	r3, [pc, #52]	@ (800bbe4 <HAL_PCD_MspInit+0x48>)
 800bbb0:	69db      	ldr	r3, [r3, #28]
 800bbb2:	4a0c      	ldr	r2, [pc, #48]	@ (800bbe4 <HAL_PCD_MspInit+0x48>)
 800bbb4:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800bbb8:	61d3      	str	r3, [r2, #28]
 800bbba:	4b0a      	ldr	r3, [pc, #40]	@ (800bbe4 <HAL_PCD_MspInit+0x48>)
 800bbbc:	69db      	ldr	r3, [r3, #28]
 800bbbe:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800bbc2:	60fb      	str	r3, [r7, #12]
 800bbc4:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_LP_CAN1_RX0_IRQn, 0, 0);
 800bbc6:	2200      	movs	r2, #0
 800bbc8:	2100      	movs	r1, #0
 800bbca:	2014      	movs	r0, #20
 800bbcc:	f7f7 fae1 	bl	8003192 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_CAN1_RX0_IRQn);
 800bbd0:	2014      	movs	r0, #20
 800bbd2:	f7f7 fafa 	bl	80031ca <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 800bbd6:	bf00      	nop
 800bbd8:	3710      	adds	r7, #16
 800bbda:	46bd      	mov	sp, r7
 800bbdc:	bd80      	pop	{r7, pc}
 800bbde:	bf00      	nop
 800bbe0:	40005c00 	.word	0x40005c00
 800bbe4:	40021000 	.word	0x40021000

0800bbe8 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bbe8:	b580      	push	{r7, lr}
 800bbea:	b082      	sub	sp, #8
 800bbec:	af00      	add	r7, sp, #0
 800bbee:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800bbf0:	687b      	ldr	r3, [r7, #4]
 800bbf2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800bbf6:	687b      	ldr	r3, [r7, #4]
 800bbf8:	f503 7326 	add.w	r3, r3, #664	@ 0x298
 800bbfc:	4619      	mov	r1, r3
 800bbfe:	4610      	mov	r0, r2
 800bc00:	f7fe fd87 	bl	800a712 <USBD_LL_SetupStage>
}
 800bc04:	bf00      	nop
 800bc06:	3708      	adds	r7, #8
 800bc08:	46bd      	mov	sp, r7
 800bc0a:	bd80      	pop	{r7, pc}

0800bc0c <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bc0c:	b580      	push	{r7, lr}
 800bc0e:	b082      	sub	sp, #8
 800bc10:	af00      	add	r7, sp, #0
 800bc12:	6078      	str	r0, [r7, #4]
 800bc14:	460b      	mov	r3, r1
 800bc16:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800bc18:	687b      	ldr	r3, [r7, #4]
 800bc1a:	f8d3 02d4 	ldr.w	r0, [r3, #724]	@ 0x2d4
 800bc1e:	78fa      	ldrb	r2, [r7, #3]
 800bc20:	6879      	ldr	r1, [r7, #4]
 800bc22:	4613      	mov	r3, r2
 800bc24:	009b      	lsls	r3, r3, #2
 800bc26:	4413      	add	r3, r2
 800bc28:	00db      	lsls	r3, r3, #3
 800bc2a:	440b      	add	r3, r1
 800bc2c:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800bc30:	681a      	ldr	r2, [r3, #0]
 800bc32:	78fb      	ldrb	r3, [r7, #3]
 800bc34:	4619      	mov	r1, r3
 800bc36:	f7fe fdb9 	bl	800a7ac <USBD_LL_DataOutStage>
}
 800bc3a:	bf00      	nop
 800bc3c:	3708      	adds	r7, #8
 800bc3e:	46bd      	mov	sp, r7
 800bc40:	bd80      	pop	{r7, pc}

0800bc42 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bc42:	b580      	push	{r7, lr}
 800bc44:	b082      	sub	sp, #8
 800bc46:	af00      	add	r7, sp, #0
 800bc48:	6078      	str	r0, [r7, #4]
 800bc4a:	460b      	mov	r3, r1
 800bc4c:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800bc4e:	687b      	ldr	r3, [r7, #4]
 800bc50:	f8d3 02d4 	ldr.w	r0, [r3, #724]	@ 0x2d4
 800bc54:	78fa      	ldrb	r2, [r7, #3]
 800bc56:	6879      	ldr	r1, [r7, #4]
 800bc58:	4613      	mov	r3, r2
 800bc5a:	009b      	lsls	r3, r3, #2
 800bc5c:	4413      	add	r3, r2
 800bc5e:	00db      	lsls	r3, r3, #3
 800bc60:	440b      	add	r3, r1
 800bc62:	3324      	adds	r3, #36	@ 0x24
 800bc64:	681a      	ldr	r2, [r3, #0]
 800bc66:	78fb      	ldrb	r3, [r7, #3]
 800bc68:	4619      	mov	r1, r3
 800bc6a:	f7fe fe10 	bl	800a88e <USBD_LL_DataInStage>
}
 800bc6e:	bf00      	nop
 800bc70:	3708      	adds	r7, #8
 800bc72:	46bd      	mov	sp, r7
 800bc74:	bd80      	pop	{r7, pc}

0800bc76 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bc76:	b580      	push	{r7, lr}
 800bc78:	b082      	sub	sp, #8
 800bc7a:	af00      	add	r7, sp, #0
 800bc7c:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800bc7e:	687b      	ldr	r3, [r7, #4]
 800bc80:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800bc84:	4618      	mov	r0, r3
 800bc86:	f7fe ff20 	bl	800aaca <USBD_LL_SOF>
}
 800bc8a:	bf00      	nop
 800bc8c:	3708      	adds	r7, #8
 800bc8e:	46bd      	mov	sp, r7
 800bc90:	bd80      	pop	{r7, pc}

0800bc92 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bc92:	b580      	push	{r7, lr}
 800bc94:	b084      	sub	sp, #16
 800bc96:	af00      	add	r7, sp, #0
 800bc98:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800bc9a:	2301      	movs	r3, #1
 800bc9c:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 800bc9e:	687b      	ldr	r3, [r7, #4]
 800bca0:	799b      	ldrb	r3, [r3, #6]
 800bca2:	2b02      	cmp	r3, #2
 800bca4:	d001      	beq.n	800bcaa <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 800bca6:	f7f6 f975 	bl	8001f94 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800bcaa:	687b      	ldr	r3, [r7, #4]
 800bcac:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800bcb0:	7bfa      	ldrb	r2, [r7, #15]
 800bcb2:	4611      	mov	r1, r2
 800bcb4:	4618      	mov	r0, r3
 800bcb6:	f7fe fed0 	bl	800aa5a <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800bcba:	687b      	ldr	r3, [r7, #4]
 800bcbc:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800bcc0:	4618      	mov	r0, r3
 800bcc2:	f7fe fe89 	bl	800a9d8 <USBD_LL_Reset>
}
 800bcc6:	bf00      	nop
 800bcc8:	3710      	adds	r7, #16
 800bcca:	46bd      	mov	sp, r7
 800bccc:	bd80      	pop	{r7, pc}
	...

0800bcd0 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bcd0:	b580      	push	{r7, lr}
 800bcd2:	b082      	sub	sp, #8
 800bcd4:	af00      	add	r7, sp, #0
 800bcd6:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800bcd8:	687b      	ldr	r3, [r7, #4]
 800bcda:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800bcde:	4618      	mov	r0, r3
 800bce0:	f7fe feca 	bl	800aa78 <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800bce4:	687b      	ldr	r3, [r7, #4]
 800bce6:	7a9b      	ldrb	r3, [r3, #10]
 800bce8:	2b00      	cmp	r3, #0
 800bcea:	d005      	beq.n	800bcf8 <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800bcec:	4b04      	ldr	r3, [pc, #16]	@ (800bd00 <HAL_PCD_SuspendCallback+0x30>)
 800bcee:	691b      	ldr	r3, [r3, #16]
 800bcf0:	4a03      	ldr	r2, [pc, #12]	@ (800bd00 <HAL_PCD_SuspendCallback+0x30>)
 800bcf2:	f043 0306 	orr.w	r3, r3, #6
 800bcf6:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800bcf8:	bf00      	nop
 800bcfa:	3708      	adds	r7, #8
 800bcfc:	46bd      	mov	sp, r7
 800bcfe:	bd80      	pop	{r7, pc}
 800bd00:	e000ed00 	.word	0xe000ed00

0800bd04 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bd04:	b580      	push	{r7, lr}
 800bd06:	b082      	sub	sp, #8
 800bd08:	af00      	add	r7, sp, #0
 800bd0a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800bd0c:	687b      	ldr	r3, [r7, #4]
 800bd0e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800bd12:	4618      	mov	r0, r3
 800bd14:	f7fe fec4 	bl	800aaa0 <USBD_LL_Resume>
}
 800bd18:	bf00      	nop
 800bd1a:	3708      	adds	r7, #8
 800bd1c:	46bd      	mov	sp, r7
 800bd1e:	bd80      	pop	{r7, pc}

0800bd20 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800bd20:	b580      	push	{r7, lr}
 800bd22:	b082      	sub	sp, #8
 800bd24:	af00      	add	r7, sp, #0
 800bd26:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  /* Link the driver to the stack. */
  hpcd_USB_FS.pData = pdev;
 800bd28:	4a28      	ldr	r2, [pc, #160]	@ (800bdcc <USBD_LL_Init+0xac>)
 800bd2a:	687b      	ldr	r3, [r7, #4]
 800bd2c:	f8c2 32d4 	str.w	r3, [r2, #724]	@ 0x2d4
  pdev->pData = &hpcd_USB_FS;
 800bd30:	687b      	ldr	r3, [r7, #4]
 800bd32:	4a26      	ldr	r2, [pc, #152]	@ (800bdcc <USBD_LL_Init+0xac>)
 800bd34:	f8c3 22c0 	str.w	r2, [r3, #704]	@ 0x2c0

  hpcd_USB_FS.Instance = USB;
 800bd38:	4b24      	ldr	r3, [pc, #144]	@ (800bdcc <USBD_LL_Init+0xac>)
 800bd3a:	4a25      	ldr	r2, [pc, #148]	@ (800bdd0 <USBD_LL_Init+0xb0>)
 800bd3c:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 800bd3e:	4b23      	ldr	r3, [pc, #140]	@ (800bdcc <USBD_LL_Init+0xac>)
 800bd40:	2208      	movs	r2, #8
 800bd42:	711a      	strb	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 800bd44:	4b21      	ldr	r3, [pc, #132]	@ (800bdcc <USBD_LL_Init+0xac>)
 800bd46:	2202      	movs	r2, #2
 800bd48:	719a      	strb	r2, [r3, #6]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 800bd4a:	4b20      	ldr	r3, [pc, #128]	@ (800bdcc <USBD_LL_Init+0xac>)
 800bd4c:	2200      	movs	r2, #0
 800bd4e:	729a      	strb	r2, [r3, #10]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 800bd50:	4b1e      	ldr	r3, [pc, #120]	@ (800bdcc <USBD_LL_Init+0xac>)
 800bd52:	2200      	movs	r2, #0
 800bd54:	72da      	strb	r2, [r3, #11]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 800bd56:	4b1d      	ldr	r3, [pc, #116]	@ (800bdcc <USBD_LL_Init+0xac>)
 800bd58:	2200      	movs	r2, #0
 800bd5a:	731a      	strb	r2, [r3, #12]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 800bd5c:	481b      	ldr	r0, [pc, #108]	@ (800bdcc <USBD_LL_Init+0xac>)
 800bd5e:	f7f7 fe81 	bl	8003a64 <HAL_PCD_Init>
 800bd62:	4603      	mov	r3, r0
 800bd64:	2b00      	cmp	r3, #0
 800bd66:	d001      	beq.n	800bd6c <USBD_LL_Init+0x4c>
  {
    Error_Handler( );
 800bd68:	f7f6 f914 	bl	8001f94 <Error_Handler>
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 800bd6c:	687b      	ldr	r3, [r7, #4]
 800bd6e:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 800bd72:	2318      	movs	r3, #24
 800bd74:	2200      	movs	r2, #0
 800bd76:	2100      	movs	r1, #0
 800bd78:	f7f9 fb92 	bl	80054a0 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 800bd7c:	687b      	ldr	r3, [r7, #4]
 800bd7e:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 800bd82:	2358      	movs	r3, #88	@ 0x58
 800bd84:	2200      	movs	r2, #0
 800bd86:	2180      	movs	r1, #128	@ 0x80
 800bd88:	f7f9 fb8a 	bl	80054a0 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_CDC */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);
 800bd8c:	687b      	ldr	r3, [r7, #4]
 800bd8e:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 800bd92:	23c0      	movs	r3, #192	@ 0xc0
 800bd94:	2200      	movs	r2, #0
 800bd96:	2181      	movs	r1, #129	@ 0x81
 800bd98:	f7f9 fb82 	bl	80054a0 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 800bd9c:	687b      	ldr	r3, [r7, #4]
 800bd9e:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 800bda2:	f44f 7388 	mov.w	r3, #272	@ 0x110
 800bda6:	2200      	movs	r2, #0
 800bda8:	2101      	movs	r1, #1
 800bdaa:	f7f9 fb79 	bl	80054a0 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);
 800bdae:	687b      	ldr	r3, [r7, #4]
 800bdb0:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 800bdb4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800bdb8:	2200      	movs	r2, #0
 800bdba:	2182      	movs	r1, #130	@ 0x82
 800bdbc:	f7f9 fb70 	bl	80054a0 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_CDC */
  return USBD_OK;
 800bdc0:	2300      	movs	r3, #0
}
 800bdc2:	4618      	mov	r0, r3
 800bdc4:	3708      	adds	r7, #8
 800bdc6:	46bd      	mov	sp, r7
 800bdc8:	bd80      	pop	{r7, pc}
 800bdca:	bf00      	nop
 800bdcc:	2000124c 	.word	0x2000124c
 800bdd0:	40005c00 	.word	0x40005c00

0800bdd4 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800bdd4:	b580      	push	{r7, lr}
 800bdd6:	b084      	sub	sp, #16
 800bdd8:	af00      	add	r7, sp, #0
 800bdda:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800bddc:	2300      	movs	r3, #0
 800bdde:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800bde0:	2300      	movs	r3, #0
 800bde2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800bde4:	687b      	ldr	r3, [r7, #4]
 800bde6:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800bdea:	4618      	mov	r0, r3
 800bdec:	f7f7 ff30 	bl	8003c50 <HAL_PCD_Start>
 800bdf0:	4603      	mov	r3, r0
 800bdf2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800bdf4:	7bfb      	ldrb	r3, [r7, #15]
 800bdf6:	4618      	mov	r0, r3
 800bdf8:	f000 f94e 	bl	800c098 <USBD_Get_USB_Status>
 800bdfc:	4603      	mov	r3, r0
 800bdfe:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800be00:	7bbb      	ldrb	r3, [r7, #14]
}
 800be02:	4618      	mov	r0, r3
 800be04:	3710      	adds	r7, #16
 800be06:	46bd      	mov	sp, r7
 800be08:	bd80      	pop	{r7, pc}

0800be0a <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800be0a:	b580      	push	{r7, lr}
 800be0c:	b084      	sub	sp, #16
 800be0e:	af00      	add	r7, sp, #0
 800be10:	6078      	str	r0, [r7, #4]
 800be12:	4608      	mov	r0, r1
 800be14:	4611      	mov	r1, r2
 800be16:	461a      	mov	r2, r3
 800be18:	4603      	mov	r3, r0
 800be1a:	70fb      	strb	r3, [r7, #3]
 800be1c:	460b      	mov	r3, r1
 800be1e:	70bb      	strb	r3, [r7, #2]
 800be20:	4613      	mov	r3, r2
 800be22:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800be24:	2300      	movs	r3, #0
 800be26:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800be28:	2300      	movs	r3, #0
 800be2a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800be2c:	687b      	ldr	r3, [r7, #4]
 800be2e:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 800be32:	78bb      	ldrb	r3, [r7, #2]
 800be34:	883a      	ldrh	r2, [r7, #0]
 800be36:	78f9      	ldrb	r1, [r7, #3]
 800be38:	f7f8 f884 	bl	8003f44 <HAL_PCD_EP_Open>
 800be3c:	4603      	mov	r3, r0
 800be3e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800be40:	7bfb      	ldrb	r3, [r7, #15]
 800be42:	4618      	mov	r0, r3
 800be44:	f000 f928 	bl	800c098 <USBD_Get_USB_Status>
 800be48:	4603      	mov	r3, r0
 800be4a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800be4c:	7bbb      	ldrb	r3, [r7, #14]
}
 800be4e:	4618      	mov	r0, r3
 800be50:	3710      	adds	r7, #16
 800be52:	46bd      	mov	sp, r7
 800be54:	bd80      	pop	{r7, pc}

0800be56 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800be56:	b580      	push	{r7, lr}
 800be58:	b084      	sub	sp, #16
 800be5a:	af00      	add	r7, sp, #0
 800be5c:	6078      	str	r0, [r7, #4]
 800be5e:	460b      	mov	r3, r1
 800be60:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800be62:	2300      	movs	r3, #0
 800be64:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800be66:	2300      	movs	r3, #0
 800be68:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800be6a:	687b      	ldr	r3, [r7, #4]
 800be6c:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800be70:	78fa      	ldrb	r2, [r7, #3]
 800be72:	4611      	mov	r1, r2
 800be74:	4618      	mov	r0, r3
 800be76:	f7f8 f8c2 	bl	8003ffe <HAL_PCD_EP_Close>
 800be7a:	4603      	mov	r3, r0
 800be7c:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800be7e:	7bfb      	ldrb	r3, [r7, #15]
 800be80:	4618      	mov	r0, r3
 800be82:	f000 f909 	bl	800c098 <USBD_Get_USB_Status>
 800be86:	4603      	mov	r3, r0
 800be88:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800be8a:	7bbb      	ldrb	r3, [r7, #14]
}
 800be8c:	4618      	mov	r0, r3
 800be8e:	3710      	adds	r7, #16
 800be90:	46bd      	mov	sp, r7
 800be92:	bd80      	pop	{r7, pc}

0800be94 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800be94:	b580      	push	{r7, lr}
 800be96:	b084      	sub	sp, #16
 800be98:	af00      	add	r7, sp, #0
 800be9a:	6078      	str	r0, [r7, #4]
 800be9c:	460b      	mov	r3, r1
 800be9e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800bea0:	2300      	movs	r3, #0
 800bea2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800bea4:	2300      	movs	r3, #0
 800bea6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800bea8:	687b      	ldr	r3, [r7, #4]
 800beaa:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800beae:	78fa      	ldrb	r2, [r7, #3]
 800beb0:	4611      	mov	r1, r2
 800beb2:	4618      	mov	r0, r3
 800beb4:	f7f8 f96a 	bl	800418c <HAL_PCD_EP_SetStall>
 800beb8:	4603      	mov	r3, r0
 800beba:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800bebc:	7bfb      	ldrb	r3, [r7, #15]
 800bebe:	4618      	mov	r0, r3
 800bec0:	f000 f8ea 	bl	800c098 <USBD_Get_USB_Status>
 800bec4:	4603      	mov	r3, r0
 800bec6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800bec8:	7bbb      	ldrb	r3, [r7, #14]
}
 800beca:	4618      	mov	r0, r3
 800becc:	3710      	adds	r7, #16
 800bece:	46bd      	mov	sp, r7
 800bed0:	bd80      	pop	{r7, pc}

0800bed2 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800bed2:	b580      	push	{r7, lr}
 800bed4:	b084      	sub	sp, #16
 800bed6:	af00      	add	r7, sp, #0
 800bed8:	6078      	str	r0, [r7, #4]
 800beda:	460b      	mov	r3, r1
 800bedc:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800bede:	2300      	movs	r3, #0
 800bee0:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800bee2:	2300      	movs	r3, #0
 800bee4:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800bee6:	687b      	ldr	r3, [r7, #4]
 800bee8:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800beec:	78fa      	ldrb	r2, [r7, #3]
 800beee:	4611      	mov	r1, r2
 800bef0:	4618      	mov	r0, r3
 800bef2:	f7f8 f9ab 	bl	800424c <HAL_PCD_EP_ClrStall>
 800bef6:	4603      	mov	r3, r0
 800bef8:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800befa:	7bfb      	ldrb	r3, [r7, #15]
 800befc:	4618      	mov	r0, r3
 800befe:	f000 f8cb 	bl	800c098 <USBD_Get_USB_Status>
 800bf02:	4603      	mov	r3, r0
 800bf04:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800bf06:	7bbb      	ldrb	r3, [r7, #14]
}
 800bf08:	4618      	mov	r0, r3
 800bf0a:	3710      	adds	r7, #16
 800bf0c:	46bd      	mov	sp, r7
 800bf0e:	bd80      	pop	{r7, pc}

0800bf10 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800bf10:	b480      	push	{r7}
 800bf12:	b085      	sub	sp, #20
 800bf14:	af00      	add	r7, sp, #0
 800bf16:	6078      	str	r0, [r7, #4]
 800bf18:	460b      	mov	r3, r1
 800bf1a:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800bf1c:	687b      	ldr	r3, [r7, #4]
 800bf1e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800bf22:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800bf24:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800bf28:	2b00      	cmp	r3, #0
 800bf2a:	da0b      	bge.n	800bf44 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800bf2c:	78fb      	ldrb	r3, [r7, #3]
 800bf2e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800bf32:	68f9      	ldr	r1, [r7, #12]
 800bf34:	4613      	mov	r3, r2
 800bf36:	009b      	lsls	r3, r3, #2
 800bf38:	4413      	add	r3, r2
 800bf3a:	00db      	lsls	r3, r3, #3
 800bf3c:	440b      	add	r3, r1
 800bf3e:	3312      	adds	r3, #18
 800bf40:	781b      	ldrb	r3, [r3, #0]
 800bf42:	e00b      	b.n	800bf5c <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800bf44:	78fb      	ldrb	r3, [r7, #3]
 800bf46:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800bf4a:	68f9      	ldr	r1, [r7, #12]
 800bf4c:	4613      	mov	r3, r2
 800bf4e:	009b      	lsls	r3, r3, #2
 800bf50:	4413      	add	r3, r2
 800bf52:	00db      	lsls	r3, r3, #3
 800bf54:	440b      	add	r3, r1
 800bf56:	f503 73a9 	add.w	r3, r3, #338	@ 0x152
 800bf5a:	781b      	ldrb	r3, [r3, #0]
  }
}
 800bf5c:	4618      	mov	r0, r3
 800bf5e:	3714      	adds	r7, #20
 800bf60:	46bd      	mov	sp, r7
 800bf62:	bc80      	pop	{r7}
 800bf64:	4770      	bx	lr

0800bf66 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800bf66:	b580      	push	{r7, lr}
 800bf68:	b084      	sub	sp, #16
 800bf6a:	af00      	add	r7, sp, #0
 800bf6c:	6078      	str	r0, [r7, #4]
 800bf6e:	460b      	mov	r3, r1
 800bf70:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800bf72:	2300      	movs	r3, #0
 800bf74:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800bf76:	2300      	movs	r3, #0
 800bf78:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800bf7a:	687b      	ldr	r3, [r7, #4]
 800bf7c:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800bf80:	78fa      	ldrb	r2, [r7, #3]
 800bf82:	4611      	mov	r1, r2
 800bf84:	4618      	mov	r0, r3
 800bf86:	f7f7 ffb9 	bl	8003efc <HAL_PCD_SetAddress>
 800bf8a:	4603      	mov	r3, r0
 800bf8c:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800bf8e:	7bfb      	ldrb	r3, [r7, #15]
 800bf90:	4618      	mov	r0, r3
 800bf92:	f000 f881 	bl	800c098 <USBD_Get_USB_Status>
 800bf96:	4603      	mov	r3, r0
 800bf98:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800bf9a:	7bbb      	ldrb	r3, [r7, #14]
}
 800bf9c:	4618      	mov	r0, r3
 800bf9e:	3710      	adds	r7, #16
 800bfa0:	46bd      	mov	sp, r7
 800bfa2:	bd80      	pop	{r7, pc}

0800bfa4 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 800bfa4:	b580      	push	{r7, lr}
 800bfa6:	b086      	sub	sp, #24
 800bfa8:	af00      	add	r7, sp, #0
 800bfaa:	60f8      	str	r0, [r7, #12]
 800bfac:	607a      	str	r2, [r7, #4]
 800bfae:	461a      	mov	r2, r3
 800bfb0:	460b      	mov	r3, r1
 800bfb2:	72fb      	strb	r3, [r7, #11]
 800bfb4:	4613      	mov	r3, r2
 800bfb6:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800bfb8:	2300      	movs	r3, #0
 800bfba:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800bfbc:	2300      	movs	r3, #0
 800bfbe:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800bfc0:	68fb      	ldr	r3, [r7, #12]
 800bfc2:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 800bfc6:	893b      	ldrh	r3, [r7, #8]
 800bfc8:	7af9      	ldrb	r1, [r7, #11]
 800bfca:	687a      	ldr	r2, [r7, #4]
 800bfcc:	f7f8 f8a7 	bl	800411e <HAL_PCD_EP_Transmit>
 800bfd0:	4603      	mov	r3, r0
 800bfd2:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800bfd4:	7dfb      	ldrb	r3, [r7, #23]
 800bfd6:	4618      	mov	r0, r3
 800bfd8:	f000 f85e 	bl	800c098 <USBD_Get_USB_Status>
 800bfdc:	4603      	mov	r3, r0
 800bfde:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800bfe0:	7dbb      	ldrb	r3, [r7, #22]
}
 800bfe2:	4618      	mov	r0, r3
 800bfe4:	3718      	adds	r7, #24
 800bfe6:	46bd      	mov	sp, r7
 800bfe8:	bd80      	pop	{r7, pc}

0800bfea <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 800bfea:	b580      	push	{r7, lr}
 800bfec:	b086      	sub	sp, #24
 800bfee:	af00      	add	r7, sp, #0
 800bff0:	60f8      	str	r0, [r7, #12]
 800bff2:	607a      	str	r2, [r7, #4]
 800bff4:	461a      	mov	r2, r3
 800bff6:	460b      	mov	r3, r1
 800bff8:	72fb      	strb	r3, [r7, #11]
 800bffa:	4613      	mov	r3, r2
 800bffc:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800bffe:	2300      	movs	r3, #0
 800c000:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c002:	2300      	movs	r3, #0
 800c004:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800c006:	68fb      	ldr	r3, [r7, #12]
 800c008:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 800c00c:	893b      	ldrh	r3, [r7, #8]
 800c00e:	7af9      	ldrb	r1, [r7, #11]
 800c010:	687a      	ldr	r2, [r7, #4]
 800c012:	f7f8 f83c 	bl	800408e <HAL_PCD_EP_Receive>
 800c016:	4603      	mov	r3, r0
 800c018:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c01a:	7dfb      	ldrb	r3, [r7, #23]
 800c01c:	4618      	mov	r0, r3
 800c01e:	f000 f83b 	bl	800c098 <USBD_Get_USB_Status>
 800c022:	4603      	mov	r3, r0
 800c024:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800c026:	7dbb      	ldrb	r3, [r7, #22]
}
 800c028:	4618      	mov	r0, r3
 800c02a:	3718      	adds	r7, #24
 800c02c:	46bd      	mov	sp, r7
 800c02e:	bd80      	pop	{r7, pc}

0800c030 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800c030:	b580      	push	{r7, lr}
 800c032:	b082      	sub	sp, #8
 800c034:	af00      	add	r7, sp, #0
 800c036:	6078      	str	r0, [r7, #4]
 800c038:	460b      	mov	r3, r1
 800c03a:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800c03c:	687b      	ldr	r3, [r7, #4]
 800c03e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800c042:	78fa      	ldrb	r2, [r7, #3]
 800c044:	4611      	mov	r1, r2
 800c046:	4618      	mov	r0, r3
 800c048:	f7f8 f852 	bl	80040f0 <HAL_PCD_EP_GetRxCount>
 800c04c:	4603      	mov	r3, r0
}
 800c04e:	4618      	mov	r0, r3
 800c050:	3708      	adds	r7, #8
 800c052:	46bd      	mov	sp, r7
 800c054:	bd80      	pop	{r7, pc}
	...

0800c058 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800c058:	b480      	push	{r7}
 800c05a:	b083      	sub	sp, #12
 800c05c:	af00      	add	r7, sp, #0
 800c05e:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800c060:	4b02      	ldr	r3, [pc, #8]	@ (800c06c <USBD_static_malloc+0x14>)
}
 800c062:	4618      	mov	r0, r3
 800c064:	370c      	adds	r7, #12
 800c066:	46bd      	mov	sp, r7
 800c068:	bc80      	pop	{r7}
 800c06a:	4770      	bx	lr
 800c06c:	20001524 	.word	0x20001524

0800c070 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800c070:	b480      	push	{r7}
 800c072:	b083      	sub	sp, #12
 800c074:	af00      	add	r7, sp, #0
 800c076:	6078      	str	r0, [r7, #4]

}
 800c078:	bf00      	nop
 800c07a:	370c      	adds	r7, #12
 800c07c:	46bd      	mov	sp, r7
 800c07e:	bc80      	pop	{r7}
 800c080:	4770      	bx	lr

0800c082 <HAL_PCDEx_SetConnectionState>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
#else
void HAL_PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c082:	b480      	push	{r7}
 800c084:	b083      	sub	sp, #12
 800c086:	af00      	add	r7, sp, #0
 800c088:	6078      	str	r0, [r7, #4]
 800c08a:	460b      	mov	r3, r1
 800c08c:	70fb      	strb	r3, [r7, #3]
  {
    /* Configure High connection state. */

  }
  /* USER CODE END 6 */
}
 800c08e:	bf00      	nop
 800c090:	370c      	adds	r7, #12
 800c092:	46bd      	mov	sp, r7
 800c094:	bc80      	pop	{r7}
 800c096:	4770      	bx	lr

0800c098 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800c098:	b480      	push	{r7}
 800c09a:	b085      	sub	sp, #20
 800c09c:	af00      	add	r7, sp, #0
 800c09e:	4603      	mov	r3, r0
 800c0a0:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c0a2:	2300      	movs	r3, #0
 800c0a4:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800c0a6:	79fb      	ldrb	r3, [r7, #7]
 800c0a8:	2b03      	cmp	r3, #3
 800c0aa:	d817      	bhi.n	800c0dc <USBD_Get_USB_Status+0x44>
 800c0ac:	a201      	add	r2, pc, #4	@ (adr r2, 800c0b4 <USBD_Get_USB_Status+0x1c>)
 800c0ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c0b2:	bf00      	nop
 800c0b4:	0800c0c5 	.word	0x0800c0c5
 800c0b8:	0800c0cb 	.word	0x0800c0cb
 800c0bc:	0800c0d1 	.word	0x0800c0d1
 800c0c0:	0800c0d7 	.word	0x0800c0d7
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800c0c4:	2300      	movs	r3, #0
 800c0c6:	73fb      	strb	r3, [r7, #15]
    break;
 800c0c8:	e00b      	b.n	800c0e2 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800c0ca:	2302      	movs	r3, #2
 800c0cc:	73fb      	strb	r3, [r7, #15]
    break;
 800c0ce:	e008      	b.n	800c0e2 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800c0d0:	2301      	movs	r3, #1
 800c0d2:	73fb      	strb	r3, [r7, #15]
    break;
 800c0d4:	e005      	b.n	800c0e2 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800c0d6:	2302      	movs	r3, #2
 800c0d8:	73fb      	strb	r3, [r7, #15]
    break;
 800c0da:	e002      	b.n	800c0e2 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800c0dc:	2302      	movs	r3, #2
 800c0de:	73fb      	strb	r3, [r7, #15]
    break;
 800c0e0:	bf00      	nop
  }
  return usb_status;
 800c0e2:	7bfb      	ldrb	r3, [r7, #15]
}
 800c0e4:	4618      	mov	r0, r3
 800c0e6:	3714      	adds	r7, #20
 800c0e8:	46bd      	mov	sp, r7
 800c0ea:	bc80      	pop	{r7}
 800c0ec:	4770      	bx	lr
 800c0ee:	bf00      	nop

0800c0f0 <atof>:
 800c0f0:	2100      	movs	r1, #0
 800c0f2:	f000 be19 	b.w	800cd28 <strtod>

0800c0f6 <atoi>:
 800c0f6:	220a      	movs	r2, #10
 800c0f8:	2100      	movs	r1, #0
 800c0fa:	f000 be9b 	b.w	800ce34 <strtol>

0800c0fe <__itoa>:
 800c0fe:	1e93      	subs	r3, r2, #2
 800c100:	2b22      	cmp	r3, #34	@ 0x22
 800c102:	b510      	push	{r4, lr}
 800c104:	460c      	mov	r4, r1
 800c106:	d904      	bls.n	800c112 <__itoa+0x14>
 800c108:	2300      	movs	r3, #0
 800c10a:	461c      	mov	r4, r3
 800c10c:	700b      	strb	r3, [r1, #0]
 800c10e:	4620      	mov	r0, r4
 800c110:	bd10      	pop	{r4, pc}
 800c112:	2a0a      	cmp	r2, #10
 800c114:	d109      	bne.n	800c12a <__itoa+0x2c>
 800c116:	2800      	cmp	r0, #0
 800c118:	da07      	bge.n	800c12a <__itoa+0x2c>
 800c11a:	232d      	movs	r3, #45	@ 0x2d
 800c11c:	700b      	strb	r3, [r1, #0]
 800c11e:	2101      	movs	r1, #1
 800c120:	4240      	negs	r0, r0
 800c122:	4421      	add	r1, r4
 800c124:	f000 fe90 	bl	800ce48 <__utoa>
 800c128:	e7f1      	b.n	800c10e <__itoa+0x10>
 800c12a:	2100      	movs	r1, #0
 800c12c:	e7f9      	b.n	800c122 <__itoa+0x24>

0800c12e <itoa>:
 800c12e:	f7ff bfe6 	b.w	800c0fe <__itoa>

0800c132 <sulp>:
 800c132:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c136:	460f      	mov	r7, r1
 800c138:	4690      	mov	r8, r2
 800c13a:	f002 f841 	bl	800e1c0 <__ulp>
 800c13e:	4604      	mov	r4, r0
 800c140:	460d      	mov	r5, r1
 800c142:	f1b8 0f00 	cmp.w	r8, #0
 800c146:	d011      	beq.n	800c16c <sulp+0x3a>
 800c148:	f3c7 530a 	ubfx	r3, r7, #20, #11
 800c14c:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800c150:	2b00      	cmp	r3, #0
 800c152:	dd0b      	ble.n	800c16c <sulp+0x3a>
 800c154:	2400      	movs	r4, #0
 800c156:	051b      	lsls	r3, r3, #20
 800c158:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 800c15c:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 800c160:	4622      	mov	r2, r4
 800c162:	462b      	mov	r3, r5
 800c164:	f7f4 f9b8 	bl	80004d8 <__aeabi_dmul>
 800c168:	4604      	mov	r4, r0
 800c16a:	460d      	mov	r5, r1
 800c16c:	4620      	mov	r0, r4
 800c16e:	4629      	mov	r1, r5
 800c170:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c174:	0000      	movs	r0, r0
	...

0800c178 <_strtod_l>:
 800c178:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c17c:	b09f      	sub	sp, #124	@ 0x7c
 800c17e:	9217      	str	r2, [sp, #92]	@ 0x5c
 800c180:	2200      	movs	r2, #0
 800c182:	460c      	mov	r4, r1
 800c184:	921a      	str	r2, [sp, #104]	@ 0x68
 800c186:	f04f 0a00 	mov.w	sl, #0
 800c18a:	f04f 0b00 	mov.w	fp, #0
 800c18e:	460a      	mov	r2, r1
 800c190:	9005      	str	r0, [sp, #20]
 800c192:	9219      	str	r2, [sp, #100]	@ 0x64
 800c194:	7811      	ldrb	r1, [r2, #0]
 800c196:	292b      	cmp	r1, #43	@ 0x2b
 800c198:	d048      	beq.n	800c22c <_strtod_l+0xb4>
 800c19a:	d836      	bhi.n	800c20a <_strtod_l+0x92>
 800c19c:	290d      	cmp	r1, #13
 800c19e:	d830      	bhi.n	800c202 <_strtod_l+0x8a>
 800c1a0:	2908      	cmp	r1, #8
 800c1a2:	d830      	bhi.n	800c206 <_strtod_l+0x8e>
 800c1a4:	2900      	cmp	r1, #0
 800c1a6:	d039      	beq.n	800c21c <_strtod_l+0xa4>
 800c1a8:	2200      	movs	r2, #0
 800c1aa:	920e      	str	r2, [sp, #56]	@ 0x38
 800c1ac:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 800c1ae:	782a      	ldrb	r2, [r5, #0]
 800c1b0:	2a30      	cmp	r2, #48	@ 0x30
 800c1b2:	f040 80b0 	bne.w	800c316 <_strtod_l+0x19e>
 800c1b6:	786a      	ldrb	r2, [r5, #1]
 800c1b8:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800c1bc:	2a58      	cmp	r2, #88	@ 0x58
 800c1be:	d16c      	bne.n	800c29a <_strtod_l+0x122>
 800c1c0:	9302      	str	r3, [sp, #8]
 800c1c2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c1c4:	4a8f      	ldr	r2, [pc, #572]	@ (800c404 <_strtod_l+0x28c>)
 800c1c6:	9301      	str	r3, [sp, #4]
 800c1c8:	ab1a      	add	r3, sp, #104	@ 0x68
 800c1ca:	9300      	str	r3, [sp, #0]
 800c1cc:	9805      	ldr	r0, [sp, #20]
 800c1ce:	ab1b      	add	r3, sp, #108	@ 0x6c
 800c1d0:	a919      	add	r1, sp, #100	@ 0x64
 800c1d2:	f001 f8f7 	bl	800d3c4 <__gethex>
 800c1d6:	f010 060f 	ands.w	r6, r0, #15
 800c1da:	4604      	mov	r4, r0
 800c1dc:	d005      	beq.n	800c1ea <_strtod_l+0x72>
 800c1de:	2e06      	cmp	r6, #6
 800c1e0:	d126      	bne.n	800c230 <_strtod_l+0xb8>
 800c1e2:	2300      	movs	r3, #0
 800c1e4:	3501      	adds	r5, #1
 800c1e6:	9519      	str	r5, [sp, #100]	@ 0x64
 800c1e8:	930e      	str	r3, [sp, #56]	@ 0x38
 800c1ea:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800c1ec:	2b00      	cmp	r3, #0
 800c1ee:	f040 8582 	bne.w	800ccf6 <_strtod_l+0xb7e>
 800c1f2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c1f4:	b1bb      	cbz	r3, 800c226 <_strtod_l+0xae>
 800c1f6:	4650      	mov	r0, sl
 800c1f8:	f10b 4100 	add.w	r1, fp, #2147483648	@ 0x80000000
 800c1fc:	b01f      	add	sp, #124	@ 0x7c
 800c1fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c202:	2920      	cmp	r1, #32
 800c204:	d1d0      	bne.n	800c1a8 <_strtod_l+0x30>
 800c206:	3201      	adds	r2, #1
 800c208:	e7c3      	b.n	800c192 <_strtod_l+0x1a>
 800c20a:	292d      	cmp	r1, #45	@ 0x2d
 800c20c:	d1cc      	bne.n	800c1a8 <_strtod_l+0x30>
 800c20e:	2101      	movs	r1, #1
 800c210:	910e      	str	r1, [sp, #56]	@ 0x38
 800c212:	1c51      	adds	r1, r2, #1
 800c214:	9119      	str	r1, [sp, #100]	@ 0x64
 800c216:	7852      	ldrb	r2, [r2, #1]
 800c218:	2a00      	cmp	r2, #0
 800c21a:	d1c7      	bne.n	800c1ac <_strtod_l+0x34>
 800c21c:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800c21e:	9419      	str	r4, [sp, #100]	@ 0x64
 800c220:	2b00      	cmp	r3, #0
 800c222:	f040 8566 	bne.w	800ccf2 <_strtod_l+0xb7a>
 800c226:	4650      	mov	r0, sl
 800c228:	4659      	mov	r1, fp
 800c22a:	e7e7      	b.n	800c1fc <_strtod_l+0x84>
 800c22c:	2100      	movs	r1, #0
 800c22e:	e7ef      	b.n	800c210 <_strtod_l+0x98>
 800c230:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800c232:	b13a      	cbz	r2, 800c244 <_strtod_l+0xcc>
 800c234:	2135      	movs	r1, #53	@ 0x35
 800c236:	a81c      	add	r0, sp, #112	@ 0x70
 800c238:	f002 f8ce 	bl	800e3d8 <__copybits>
 800c23c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800c23e:	9805      	ldr	r0, [sp, #20]
 800c240:	f001 fc92 	bl	800db68 <_Bfree>
 800c244:	3e01      	subs	r6, #1
 800c246:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800c248:	2e04      	cmp	r6, #4
 800c24a:	d806      	bhi.n	800c25a <_strtod_l+0xe2>
 800c24c:	e8df f006 	tbb	[pc, r6]
 800c250:	201d0314 	.word	0x201d0314
 800c254:	14          	.byte	0x14
 800c255:	00          	.byte	0x00
 800c256:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800c25a:	05e1      	lsls	r1, r4, #23
 800c25c:	bf48      	it	mi
 800c25e:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800c262:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800c266:	0d1b      	lsrs	r3, r3, #20
 800c268:	051b      	lsls	r3, r3, #20
 800c26a:	2b00      	cmp	r3, #0
 800c26c:	d1bd      	bne.n	800c1ea <_strtod_l+0x72>
 800c26e:	f000 ffb7 	bl	800d1e0 <__errno>
 800c272:	2322      	movs	r3, #34	@ 0x22
 800c274:	6003      	str	r3, [r0, #0]
 800c276:	e7b8      	b.n	800c1ea <_strtod_l+0x72>
 800c278:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800c27c:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 800c280:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800c284:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800c288:	e7e7      	b.n	800c25a <_strtod_l+0xe2>
 800c28a:	f8df b17c 	ldr.w	fp, [pc, #380]	@ 800c408 <_strtod_l+0x290>
 800c28e:	e7e4      	b.n	800c25a <_strtod_l+0xe2>
 800c290:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 800c294:	f04f 3aff 	mov.w	sl, #4294967295	@ 0xffffffff
 800c298:	e7df      	b.n	800c25a <_strtod_l+0xe2>
 800c29a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c29c:	1c5a      	adds	r2, r3, #1
 800c29e:	9219      	str	r2, [sp, #100]	@ 0x64
 800c2a0:	785b      	ldrb	r3, [r3, #1]
 800c2a2:	2b30      	cmp	r3, #48	@ 0x30
 800c2a4:	d0f9      	beq.n	800c29a <_strtod_l+0x122>
 800c2a6:	2b00      	cmp	r3, #0
 800c2a8:	d09f      	beq.n	800c1ea <_strtod_l+0x72>
 800c2aa:	2301      	movs	r3, #1
 800c2ac:	2700      	movs	r7, #0
 800c2ae:	220a      	movs	r2, #10
 800c2b0:	46b9      	mov	r9, r7
 800c2b2:	9308      	str	r3, [sp, #32]
 800c2b4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c2b6:	970b      	str	r7, [sp, #44]	@ 0x2c
 800c2b8:	930c      	str	r3, [sp, #48]	@ 0x30
 800c2ba:	9819      	ldr	r0, [sp, #100]	@ 0x64
 800c2bc:	7805      	ldrb	r5, [r0, #0]
 800c2be:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 800c2c2:	b2d9      	uxtb	r1, r3
 800c2c4:	2909      	cmp	r1, #9
 800c2c6:	d928      	bls.n	800c31a <_strtod_l+0x1a2>
 800c2c8:	2201      	movs	r2, #1
 800c2ca:	4950      	ldr	r1, [pc, #320]	@ (800c40c <_strtod_l+0x294>)
 800c2cc:	f000 ff2f 	bl	800d12e <strncmp>
 800c2d0:	2800      	cmp	r0, #0
 800c2d2:	d032      	beq.n	800c33a <_strtod_l+0x1c2>
 800c2d4:	2000      	movs	r0, #0
 800c2d6:	462a      	mov	r2, r5
 800c2d8:	4603      	mov	r3, r0
 800c2da:	464d      	mov	r5, r9
 800c2dc:	900a      	str	r0, [sp, #40]	@ 0x28
 800c2de:	2a65      	cmp	r2, #101	@ 0x65
 800c2e0:	d001      	beq.n	800c2e6 <_strtod_l+0x16e>
 800c2e2:	2a45      	cmp	r2, #69	@ 0x45
 800c2e4:	d114      	bne.n	800c310 <_strtod_l+0x198>
 800c2e6:	b91d      	cbnz	r5, 800c2f0 <_strtod_l+0x178>
 800c2e8:	9a08      	ldr	r2, [sp, #32]
 800c2ea:	4302      	orrs	r2, r0
 800c2ec:	d096      	beq.n	800c21c <_strtod_l+0xa4>
 800c2ee:	2500      	movs	r5, #0
 800c2f0:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 800c2f2:	1c62      	adds	r2, r4, #1
 800c2f4:	9219      	str	r2, [sp, #100]	@ 0x64
 800c2f6:	7862      	ldrb	r2, [r4, #1]
 800c2f8:	2a2b      	cmp	r2, #43	@ 0x2b
 800c2fa:	d07a      	beq.n	800c3f2 <_strtod_l+0x27a>
 800c2fc:	2a2d      	cmp	r2, #45	@ 0x2d
 800c2fe:	d07e      	beq.n	800c3fe <_strtod_l+0x286>
 800c300:	f04f 0c00 	mov.w	ip, #0
 800c304:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800c308:	2909      	cmp	r1, #9
 800c30a:	f240 8085 	bls.w	800c418 <_strtod_l+0x2a0>
 800c30e:	9419      	str	r4, [sp, #100]	@ 0x64
 800c310:	f04f 0800 	mov.w	r8, #0
 800c314:	e0a5      	b.n	800c462 <_strtod_l+0x2ea>
 800c316:	2300      	movs	r3, #0
 800c318:	e7c8      	b.n	800c2ac <_strtod_l+0x134>
 800c31a:	f1b9 0f08 	cmp.w	r9, #8
 800c31e:	bfd8      	it	le
 800c320:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 800c322:	f100 0001 	add.w	r0, r0, #1
 800c326:	bfd6      	itet	le
 800c328:	fb02 3301 	mlale	r3, r2, r1, r3
 800c32c:	fb02 3707 	mlagt	r7, r2, r7, r3
 800c330:	930b      	strle	r3, [sp, #44]	@ 0x2c
 800c332:	f109 0901 	add.w	r9, r9, #1
 800c336:	9019      	str	r0, [sp, #100]	@ 0x64
 800c338:	e7bf      	b.n	800c2ba <_strtod_l+0x142>
 800c33a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c33c:	1c5a      	adds	r2, r3, #1
 800c33e:	9219      	str	r2, [sp, #100]	@ 0x64
 800c340:	785a      	ldrb	r2, [r3, #1]
 800c342:	f1b9 0f00 	cmp.w	r9, #0
 800c346:	d03b      	beq.n	800c3c0 <_strtod_l+0x248>
 800c348:	464d      	mov	r5, r9
 800c34a:	900a      	str	r0, [sp, #40]	@ 0x28
 800c34c:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 800c350:	2b09      	cmp	r3, #9
 800c352:	d912      	bls.n	800c37a <_strtod_l+0x202>
 800c354:	2301      	movs	r3, #1
 800c356:	e7c2      	b.n	800c2de <_strtod_l+0x166>
 800c358:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c35a:	3001      	adds	r0, #1
 800c35c:	1c5a      	adds	r2, r3, #1
 800c35e:	9219      	str	r2, [sp, #100]	@ 0x64
 800c360:	785a      	ldrb	r2, [r3, #1]
 800c362:	2a30      	cmp	r2, #48	@ 0x30
 800c364:	d0f8      	beq.n	800c358 <_strtod_l+0x1e0>
 800c366:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800c36a:	2b08      	cmp	r3, #8
 800c36c:	f200 84c8 	bhi.w	800cd00 <_strtod_l+0xb88>
 800c370:	900a      	str	r0, [sp, #40]	@ 0x28
 800c372:	2000      	movs	r0, #0
 800c374:	4605      	mov	r5, r0
 800c376:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c378:	930c      	str	r3, [sp, #48]	@ 0x30
 800c37a:	3a30      	subs	r2, #48	@ 0x30
 800c37c:	f100 0301 	add.w	r3, r0, #1
 800c380:	d018      	beq.n	800c3b4 <_strtod_l+0x23c>
 800c382:	462e      	mov	r6, r5
 800c384:	f04f 0e0a 	mov.w	lr, #10
 800c388:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800c38a:	4419      	add	r1, r3
 800c38c:	910a      	str	r1, [sp, #40]	@ 0x28
 800c38e:	1c71      	adds	r1, r6, #1
 800c390:	eba1 0c05 	sub.w	ip, r1, r5
 800c394:	4563      	cmp	r3, ip
 800c396:	dc15      	bgt.n	800c3c4 <_strtod_l+0x24c>
 800c398:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 800c39c:	182b      	adds	r3, r5, r0
 800c39e:	2b08      	cmp	r3, #8
 800c3a0:	f105 0501 	add.w	r5, r5, #1
 800c3a4:	4405      	add	r5, r0
 800c3a6:	dc1a      	bgt.n	800c3de <_strtod_l+0x266>
 800c3a8:	230a      	movs	r3, #10
 800c3aa:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800c3ac:	fb03 2301 	mla	r3, r3, r1, r2
 800c3b0:	930b      	str	r3, [sp, #44]	@ 0x2c
 800c3b2:	2300      	movs	r3, #0
 800c3b4:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800c3b6:	4618      	mov	r0, r3
 800c3b8:	1c51      	adds	r1, r2, #1
 800c3ba:	9119      	str	r1, [sp, #100]	@ 0x64
 800c3bc:	7852      	ldrb	r2, [r2, #1]
 800c3be:	e7c5      	b.n	800c34c <_strtod_l+0x1d4>
 800c3c0:	4648      	mov	r0, r9
 800c3c2:	e7ce      	b.n	800c362 <_strtod_l+0x1ea>
 800c3c4:	2e08      	cmp	r6, #8
 800c3c6:	dc05      	bgt.n	800c3d4 <_strtod_l+0x25c>
 800c3c8:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800c3ca:	fb0e f606 	mul.w	r6, lr, r6
 800c3ce:	960b      	str	r6, [sp, #44]	@ 0x2c
 800c3d0:	460e      	mov	r6, r1
 800c3d2:	e7dc      	b.n	800c38e <_strtod_l+0x216>
 800c3d4:	2910      	cmp	r1, #16
 800c3d6:	bfd8      	it	le
 800c3d8:	fb0e f707 	mulle.w	r7, lr, r7
 800c3dc:	e7f8      	b.n	800c3d0 <_strtod_l+0x258>
 800c3de:	2b0f      	cmp	r3, #15
 800c3e0:	bfdc      	itt	le
 800c3e2:	230a      	movle	r3, #10
 800c3e4:	fb03 2707 	mlale	r7, r3, r7, r2
 800c3e8:	e7e3      	b.n	800c3b2 <_strtod_l+0x23a>
 800c3ea:	2300      	movs	r3, #0
 800c3ec:	930a      	str	r3, [sp, #40]	@ 0x28
 800c3ee:	2301      	movs	r3, #1
 800c3f0:	e77a      	b.n	800c2e8 <_strtod_l+0x170>
 800c3f2:	f04f 0c00 	mov.w	ip, #0
 800c3f6:	1ca2      	adds	r2, r4, #2
 800c3f8:	9219      	str	r2, [sp, #100]	@ 0x64
 800c3fa:	78a2      	ldrb	r2, [r4, #2]
 800c3fc:	e782      	b.n	800c304 <_strtod_l+0x18c>
 800c3fe:	f04f 0c01 	mov.w	ip, #1
 800c402:	e7f8      	b.n	800c3f6 <_strtod_l+0x27e>
 800c404:	08010110 	.word	0x08010110
 800c408:	7ff00000 	.word	0x7ff00000
 800c40c:	0800ff0e 	.word	0x0800ff0e
 800c410:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800c412:	1c51      	adds	r1, r2, #1
 800c414:	9119      	str	r1, [sp, #100]	@ 0x64
 800c416:	7852      	ldrb	r2, [r2, #1]
 800c418:	2a30      	cmp	r2, #48	@ 0x30
 800c41a:	d0f9      	beq.n	800c410 <_strtod_l+0x298>
 800c41c:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 800c420:	2908      	cmp	r1, #8
 800c422:	f63f af75 	bhi.w	800c310 <_strtod_l+0x198>
 800c426:	f04f 080a 	mov.w	r8, #10
 800c42a:	3a30      	subs	r2, #48	@ 0x30
 800c42c:	9209      	str	r2, [sp, #36]	@ 0x24
 800c42e:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800c430:	920f      	str	r2, [sp, #60]	@ 0x3c
 800c432:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800c434:	1c56      	adds	r6, r2, #1
 800c436:	9619      	str	r6, [sp, #100]	@ 0x64
 800c438:	7852      	ldrb	r2, [r2, #1]
 800c43a:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800c43e:	f1be 0f09 	cmp.w	lr, #9
 800c442:	d939      	bls.n	800c4b8 <_strtod_l+0x340>
 800c444:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800c446:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 800c44a:	1a76      	subs	r6, r6, r1
 800c44c:	2e08      	cmp	r6, #8
 800c44e:	dc03      	bgt.n	800c458 <_strtod_l+0x2e0>
 800c450:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800c452:	4588      	cmp	r8, r1
 800c454:	bfa8      	it	ge
 800c456:	4688      	movge	r8, r1
 800c458:	f1bc 0f00 	cmp.w	ip, #0
 800c45c:	d001      	beq.n	800c462 <_strtod_l+0x2ea>
 800c45e:	f1c8 0800 	rsb	r8, r8, #0
 800c462:	2d00      	cmp	r5, #0
 800c464:	d14e      	bne.n	800c504 <_strtod_l+0x38c>
 800c466:	9908      	ldr	r1, [sp, #32]
 800c468:	4308      	orrs	r0, r1
 800c46a:	f47f aebe 	bne.w	800c1ea <_strtod_l+0x72>
 800c46e:	2b00      	cmp	r3, #0
 800c470:	f47f aed4 	bne.w	800c21c <_strtod_l+0xa4>
 800c474:	2a69      	cmp	r2, #105	@ 0x69
 800c476:	d028      	beq.n	800c4ca <_strtod_l+0x352>
 800c478:	dc25      	bgt.n	800c4c6 <_strtod_l+0x34e>
 800c47a:	2a49      	cmp	r2, #73	@ 0x49
 800c47c:	d025      	beq.n	800c4ca <_strtod_l+0x352>
 800c47e:	2a4e      	cmp	r2, #78	@ 0x4e
 800c480:	f47f aecc 	bne.w	800c21c <_strtod_l+0xa4>
 800c484:	4999      	ldr	r1, [pc, #612]	@ (800c6ec <_strtod_l+0x574>)
 800c486:	a819      	add	r0, sp, #100	@ 0x64
 800c488:	f001 f9be 	bl	800d808 <__match>
 800c48c:	2800      	cmp	r0, #0
 800c48e:	f43f aec5 	beq.w	800c21c <_strtod_l+0xa4>
 800c492:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c494:	781b      	ldrb	r3, [r3, #0]
 800c496:	2b28      	cmp	r3, #40	@ 0x28
 800c498:	d12e      	bne.n	800c4f8 <_strtod_l+0x380>
 800c49a:	4995      	ldr	r1, [pc, #596]	@ (800c6f0 <_strtod_l+0x578>)
 800c49c:	aa1c      	add	r2, sp, #112	@ 0x70
 800c49e:	a819      	add	r0, sp, #100	@ 0x64
 800c4a0:	f001 f9c6 	bl	800d830 <__hexnan>
 800c4a4:	2805      	cmp	r0, #5
 800c4a6:	d127      	bne.n	800c4f8 <_strtod_l+0x380>
 800c4a8:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800c4aa:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 800c4ae:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800c4b2:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800c4b6:	e698      	b.n	800c1ea <_strtod_l+0x72>
 800c4b8:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800c4ba:	fb08 2101 	mla	r1, r8, r1, r2
 800c4be:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 800c4c2:	9209      	str	r2, [sp, #36]	@ 0x24
 800c4c4:	e7b5      	b.n	800c432 <_strtod_l+0x2ba>
 800c4c6:	2a6e      	cmp	r2, #110	@ 0x6e
 800c4c8:	e7da      	b.n	800c480 <_strtod_l+0x308>
 800c4ca:	498a      	ldr	r1, [pc, #552]	@ (800c6f4 <_strtod_l+0x57c>)
 800c4cc:	a819      	add	r0, sp, #100	@ 0x64
 800c4ce:	f001 f99b 	bl	800d808 <__match>
 800c4d2:	2800      	cmp	r0, #0
 800c4d4:	f43f aea2 	beq.w	800c21c <_strtod_l+0xa4>
 800c4d8:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c4da:	4987      	ldr	r1, [pc, #540]	@ (800c6f8 <_strtod_l+0x580>)
 800c4dc:	3b01      	subs	r3, #1
 800c4de:	a819      	add	r0, sp, #100	@ 0x64
 800c4e0:	9319      	str	r3, [sp, #100]	@ 0x64
 800c4e2:	f001 f991 	bl	800d808 <__match>
 800c4e6:	b910      	cbnz	r0, 800c4ee <_strtod_l+0x376>
 800c4e8:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c4ea:	3301      	adds	r3, #1
 800c4ec:	9319      	str	r3, [sp, #100]	@ 0x64
 800c4ee:	f04f 0a00 	mov.w	sl, #0
 800c4f2:	f8df b208 	ldr.w	fp, [pc, #520]	@ 800c6fc <_strtod_l+0x584>
 800c4f6:	e678      	b.n	800c1ea <_strtod_l+0x72>
 800c4f8:	4881      	ldr	r0, [pc, #516]	@ (800c700 <_strtod_l+0x588>)
 800c4fa:	f000 fead 	bl	800d258 <nan>
 800c4fe:	4682      	mov	sl, r0
 800c500:	468b      	mov	fp, r1
 800c502:	e672      	b.n	800c1ea <_strtod_l+0x72>
 800c504:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c506:	f1b9 0f00 	cmp.w	r9, #0
 800c50a:	bf08      	it	eq
 800c50c:	46a9      	moveq	r9, r5
 800c50e:	eba8 0303 	sub.w	r3, r8, r3
 800c512:	2d10      	cmp	r5, #16
 800c514:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 800c516:	462c      	mov	r4, r5
 800c518:	9309      	str	r3, [sp, #36]	@ 0x24
 800c51a:	bfa8      	it	ge
 800c51c:	2410      	movge	r4, #16
 800c51e:	f7f3 ff61 	bl	80003e4 <__aeabi_ui2d>
 800c522:	2d09      	cmp	r5, #9
 800c524:	4682      	mov	sl, r0
 800c526:	468b      	mov	fp, r1
 800c528:	dc11      	bgt.n	800c54e <_strtod_l+0x3d6>
 800c52a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c52c:	2b00      	cmp	r3, #0
 800c52e:	f43f ae5c 	beq.w	800c1ea <_strtod_l+0x72>
 800c532:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c534:	dd76      	ble.n	800c624 <_strtod_l+0x4ac>
 800c536:	2b16      	cmp	r3, #22
 800c538:	dc5d      	bgt.n	800c5f6 <_strtod_l+0x47e>
 800c53a:	4972      	ldr	r1, [pc, #456]	@ (800c704 <_strtod_l+0x58c>)
 800c53c:	4652      	mov	r2, sl
 800c53e:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800c542:	465b      	mov	r3, fp
 800c544:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c548:	f7f3 ffc6 	bl	80004d8 <__aeabi_dmul>
 800c54c:	e7d7      	b.n	800c4fe <_strtod_l+0x386>
 800c54e:	4b6d      	ldr	r3, [pc, #436]	@ (800c704 <_strtod_l+0x58c>)
 800c550:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800c554:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 800c558:	f7f3 ffbe 	bl	80004d8 <__aeabi_dmul>
 800c55c:	4682      	mov	sl, r0
 800c55e:	4638      	mov	r0, r7
 800c560:	468b      	mov	fp, r1
 800c562:	f7f3 ff3f 	bl	80003e4 <__aeabi_ui2d>
 800c566:	4602      	mov	r2, r0
 800c568:	460b      	mov	r3, r1
 800c56a:	4650      	mov	r0, sl
 800c56c:	4659      	mov	r1, fp
 800c56e:	f7f3 fdfd 	bl	800016c <__adddf3>
 800c572:	2d0f      	cmp	r5, #15
 800c574:	4682      	mov	sl, r0
 800c576:	468b      	mov	fp, r1
 800c578:	ddd7      	ble.n	800c52a <_strtod_l+0x3b2>
 800c57a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c57c:	1b2c      	subs	r4, r5, r4
 800c57e:	441c      	add	r4, r3
 800c580:	2c00      	cmp	r4, #0
 800c582:	f340 8093 	ble.w	800c6ac <_strtod_l+0x534>
 800c586:	f014 030f 	ands.w	r3, r4, #15
 800c58a:	d00a      	beq.n	800c5a2 <_strtod_l+0x42a>
 800c58c:	495d      	ldr	r1, [pc, #372]	@ (800c704 <_strtod_l+0x58c>)
 800c58e:	4652      	mov	r2, sl
 800c590:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800c594:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c598:	465b      	mov	r3, fp
 800c59a:	f7f3 ff9d 	bl	80004d8 <__aeabi_dmul>
 800c59e:	4682      	mov	sl, r0
 800c5a0:	468b      	mov	fp, r1
 800c5a2:	f034 040f 	bics.w	r4, r4, #15
 800c5a6:	d073      	beq.n	800c690 <_strtod_l+0x518>
 800c5a8:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 800c5ac:	dd49      	ble.n	800c642 <_strtod_l+0x4ca>
 800c5ae:	2400      	movs	r4, #0
 800c5b0:	46a0      	mov	r8, r4
 800c5b2:	46a1      	mov	r9, r4
 800c5b4:	940b      	str	r4, [sp, #44]	@ 0x2c
 800c5b6:	2322      	movs	r3, #34	@ 0x22
 800c5b8:	f04f 0a00 	mov.w	sl, #0
 800c5bc:	9a05      	ldr	r2, [sp, #20]
 800c5be:	f8df b13c 	ldr.w	fp, [pc, #316]	@ 800c6fc <_strtod_l+0x584>
 800c5c2:	6013      	str	r3, [r2, #0]
 800c5c4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c5c6:	2b00      	cmp	r3, #0
 800c5c8:	f43f ae0f 	beq.w	800c1ea <_strtod_l+0x72>
 800c5cc:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800c5ce:	9805      	ldr	r0, [sp, #20]
 800c5d0:	f001 faca 	bl	800db68 <_Bfree>
 800c5d4:	4649      	mov	r1, r9
 800c5d6:	9805      	ldr	r0, [sp, #20]
 800c5d8:	f001 fac6 	bl	800db68 <_Bfree>
 800c5dc:	4641      	mov	r1, r8
 800c5de:	9805      	ldr	r0, [sp, #20]
 800c5e0:	f001 fac2 	bl	800db68 <_Bfree>
 800c5e4:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800c5e6:	9805      	ldr	r0, [sp, #20]
 800c5e8:	f001 fabe 	bl	800db68 <_Bfree>
 800c5ec:	4621      	mov	r1, r4
 800c5ee:	9805      	ldr	r0, [sp, #20]
 800c5f0:	f001 faba 	bl	800db68 <_Bfree>
 800c5f4:	e5f9      	b.n	800c1ea <_strtod_l+0x72>
 800c5f6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c5f8:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 800c5fc:	4293      	cmp	r3, r2
 800c5fe:	dbbc      	blt.n	800c57a <_strtod_l+0x402>
 800c600:	4c40      	ldr	r4, [pc, #256]	@ (800c704 <_strtod_l+0x58c>)
 800c602:	f1c5 050f 	rsb	r5, r5, #15
 800c606:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800c60a:	4652      	mov	r2, sl
 800c60c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c610:	465b      	mov	r3, fp
 800c612:	f7f3 ff61 	bl	80004d8 <__aeabi_dmul>
 800c616:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c618:	1b5d      	subs	r5, r3, r5
 800c61a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800c61e:	e9d4 2300 	ldrd	r2, r3, [r4]
 800c622:	e791      	b.n	800c548 <_strtod_l+0x3d0>
 800c624:	3316      	adds	r3, #22
 800c626:	dba8      	blt.n	800c57a <_strtod_l+0x402>
 800c628:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c62a:	4650      	mov	r0, sl
 800c62c:	eba3 0808 	sub.w	r8, r3, r8
 800c630:	4b34      	ldr	r3, [pc, #208]	@ (800c704 <_strtod_l+0x58c>)
 800c632:	4659      	mov	r1, fp
 800c634:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 800c638:	e9d8 2300 	ldrd	r2, r3, [r8]
 800c63c:	f7f4 f876 	bl	800072c <__aeabi_ddiv>
 800c640:	e75d      	b.n	800c4fe <_strtod_l+0x386>
 800c642:	2300      	movs	r3, #0
 800c644:	4650      	mov	r0, sl
 800c646:	4659      	mov	r1, fp
 800c648:	461e      	mov	r6, r3
 800c64a:	4f2f      	ldr	r7, [pc, #188]	@ (800c708 <_strtod_l+0x590>)
 800c64c:	1124      	asrs	r4, r4, #4
 800c64e:	2c01      	cmp	r4, #1
 800c650:	dc21      	bgt.n	800c696 <_strtod_l+0x51e>
 800c652:	b10b      	cbz	r3, 800c658 <_strtod_l+0x4e0>
 800c654:	4682      	mov	sl, r0
 800c656:	468b      	mov	fp, r1
 800c658:	492b      	ldr	r1, [pc, #172]	@ (800c708 <_strtod_l+0x590>)
 800c65a:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800c65e:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800c662:	4652      	mov	r2, sl
 800c664:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c668:	465b      	mov	r3, fp
 800c66a:	f7f3 ff35 	bl	80004d8 <__aeabi_dmul>
 800c66e:	4b23      	ldr	r3, [pc, #140]	@ (800c6fc <_strtod_l+0x584>)
 800c670:	460a      	mov	r2, r1
 800c672:	400b      	ands	r3, r1
 800c674:	4925      	ldr	r1, [pc, #148]	@ (800c70c <_strtod_l+0x594>)
 800c676:	4682      	mov	sl, r0
 800c678:	428b      	cmp	r3, r1
 800c67a:	d898      	bhi.n	800c5ae <_strtod_l+0x436>
 800c67c:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 800c680:	428b      	cmp	r3, r1
 800c682:	bf86      	itte	hi
 800c684:	f04f 3aff 	movhi.w	sl, #4294967295	@ 0xffffffff
 800c688:	f8df b084 	ldrhi.w	fp, [pc, #132]	@ 800c710 <_strtod_l+0x598>
 800c68c:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 800c690:	2300      	movs	r3, #0
 800c692:	9308      	str	r3, [sp, #32]
 800c694:	e076      	b.n	800c784 <_strtod_l+0x60c>
 800c696:	07e2      	lsls	r2, r4, #31
 800c698:	d504      	bpl.n	800c6a4 <_strtod_l+0x52c>
 800c69a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c69e:	f7f3 ff1b 	bl	80004d8 <__aeabi_dmul>
 800c6a2:	2301      	movs	r3, #1
 800c6a4:	3601      	adds	r6, #1
 800c6a6:	1064      	asrs	r4, r4, #1
 800c6a8:	3708      	adds	r7, #8
 800c6aa:	e7d0      	b.n	800c64e <_strtod_l+0x4d6>
 800c6ac:	d0f0      	beq.n	800c690 <_strtod_l+0x518>
 800c6ae:	4264      	negs	r4, r4
 800c6b0:	f014 020f 	ands.w	r2, r4, #15
 800c6b4:	d00a      	beq.n	800c6cc <_strtod_l+0x554>
 800c6b6:	4b13      	ldr	r3, [pc, #76]	@ (800c704 <_strtod_l+0x58c>)
 800c6b8:	4650      	mov	r0, sl
 800c6ba:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c6be:	4659      	mov	r1, fp
 800c6c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c6c4:	f7f4 f832 	bl	800072c <__aeabi_ddiv>
 800c6c8:	4682      	mov	sl, r0
 800c6ca:	468b      	mov	fp, r1
 800c6cc:	1124      	asrs	r4, r4, #4
 800c6ce:	d0df      	beq.n	800c690 <_strtod_l+0x518>
 800c6d0:	2c1f      	cmp	r4, #31
 800c6d2:	dd1f      	ble.n	800c714 <_strtod_l+0x59c>
 800c6d4:	2400      	movs	r4, #0
 800c6d6:	46a0      	mov	r8, r4
 800c6d8:	46a1      	mov	r9, r4
 800c6da:	940b      	str	r4, [sp, #44]	@ 0x2c
 800c6dc:	2322      	movs	r3, #34	@ 0x22
 800c6de:	9a05      	ldr	r2, [sp, #20]
 800c6e0:	f04f 0a00 	mov.w	sl, #0
 800c6e4:	f04f 0b00 	mov.w	fp, #0
 800c6e8:	6013      	str	r3, [r2, #0]
 800c6ea:	e76b      	b.n	800c5c4 <_strtod_l+0x44c>
 800c6ec:	0800ff13 	.word	0x0800ff13
 800c6f0:	080100fc 	.word	0x080100fc
 800c6f4:	0800ff10 	.word	0x0800ff10
 800c6f8:	08010063 	.word	0x08010063
 800c6fc:	7ff00000 	.word	0x7ff00000
 800c700:	0801005f 	.word	0x0801005f
 800c704:	08010288 	.word	0x08010288
 800c708:	08010260 	.word	0x08010260
 800c70c:	7ca00000 	.word	0x7ca00000
 800c710:	7fefffff 	.word	0x7fefffff
 800c714:	f014 0310 	ands.w	r3, r4, #16
 800c718:	bf18      	it	ne
 800c71a:	236a      	movne	r3, #106	@ 0x6a
 800c71c:	4650      	mov	r0, sl
 800c71e:	9308      	str	r3, [sp, #32]
 800c720:	4659      	mov	r1, fp
 800c722:	2300      	movs	r3, #0
 800c724:	4e77      	ldr	r6, [pc, #476]	@ (800c904 <_strtod_l+0x78c>)
 800c726:	07e7      	lsls	r7, r4, #31
 800c728:	d504      	bpl.n	800c734 <_strtod_l+0x5bc>
 800c72a:	e9d6 2300 	ldrd	r2, r3, [r6]
 800c72e:	f7f3 fed3 	bl	80004d8 <__aeabi_dmul>
 800c732:	2301      	movs	r3, #1
 800c734:	1064      	asrs	r4, r4, #1
 800c736:	f106 0608 	add.w	r6, r6, #8
 800c73a:	d1f4      	bne.n	800c726 <_strtod_l+0x5ae>
 800c73c:	b10b      	cbz	r3, 800c742 <_strtod_l+0x5ca>
 800c73e:	4682      	mov	sl, r0
 800c740:	468b      	mov	fp, r1
 800c742:	9b08      	ldr	r3, [sp, #32]
 800c744:	b1b3      	cbz	r3, 800c774 <_strtod_l+0x5fc>
 800c746:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800c74a:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800c74e:	2b00      	cmp	r3, #0
 800c750:	4659      	mov	r1, fp
 800c752:	dd0f      	ble.n	800c774 <_strtod_l+0x5fc>
 800c754:	2b1f      	cmp	r3, #31
 800c756:	dd58      	ble.n	800c80a <_strtod_l+0x692>
 800c758:	2b34      	cmp	r3, #52	@ 0x34
 800c75a:	bfd8      	it	le
 800c75c:	f04f 33ff 	movle.w	r3, #4294967295	@ 0xffffffff
 800c760:	f04f 0a00 	mov.w	sl, #0
 800c764:	bfcf      	iteee	gt
 800c766:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800c76a:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800c76e:	4093      	lslle	r3, r2
 800c770:	ea03 0b01 	andle.w	fp, r3, r1
 800c774:	2200      	movs	r2, #0
 800c776:	2300      	movs	r3, #0
 800c778:	4650      	mov	r0, sl
 800c77a:	4659      	mov	r1, fp
 800c77c:	f7f4 f914 	bl	80009a8 <__aeabi_dcmpeq>
 800c780:	2800      	cmp	r0, #0
 800c782:	d1a7      	bne.n	800c6d4 <_strtod_l+0x55c>
 800c784:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c786:	464a      	mov	r2, r9
 800c788:	9300      	str	r3, [sp, #0]
 800c78a:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800c78c:	462b      	mov	r3, r5
 800c78e:	9805      	ldr	r0, [sp, #20]
 800c790:	f001 fa52 	bl	800dc38 <__s2b>
 800c794:	900b      	str	r0, [sp, #44]	@ 0x2c
 800c796:	2800      	cmp	r0, #0
 800c798:	f43f af09 	beq.w	800c5ae <_strtod_l+0x436>
 800c79c:	2400      	movs	r4, #0
 800c79e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c7a0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c7a2:	2a00      	cmp	r2, #0
 800c7a4:	eba3 0308 	sub.w	r3, r3, r8
 800c7a8:	bfa8      	it	ge
 800c7aa:	2300      	movge	r3, #0
 800c7ac:	46a0      	mov	r8, r4
 800c7ae:	9312      	str	r3, [sp, #72]	@ 0x48
 800c7b0:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800c7b4:	9316      	str	r3, [sp, #88]	@ 0x58
 800c7b6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c7b8:	9805      	ldr	r0, [sp, #20]
 800c7ba:	6859      	ldr	r1, [r3, #4]
 800c7bc:	f001 f994 	bl	800dae8 <_Balloc>
 800c7c0:	4681      	mov	r9, r0
 800c7c2:	2800      	cmp	r0, #0
 800c7c4:	f43f aef7 	beq.w	800c5b6 <_strtod_l+0x43e>
 800c7c8:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c7ca:	300c      	adds	r0, #12
 800c7cc:	691a      	ldr	r2, [r3, #16]
 800c7ce:	f103 010c 	add.w	r1, r3, #12
 800c7d2:	3202      	adds	r2, #2
 800c7d4:	0092      	lsls	r2, r2, #2
 800c7d6:	f000 fd30 	bl	800d23a <memcpy>
 800c7da:	ab1c      	add	r3, sp, #112	@ 0x70
 800c7dc:	9301      	str	r3, [sp, #4]
 800c7de:	ab1b      	add	r3, sp, #108	@ 0x6c
 800c7e0:	9300      	str	r3, [sp, #0]
 800c7e2:	4652      	mov	r2, sl
 800c7e4:	465b      	mov	r3, fp
 800c7e6:	9805      	ldr	r0, [sp, #20]
 800c7e8:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 800c7ec:	f001 fd50 	bl	800e290 <__d2b>
 800c7f0:	901a      	str	r0, [sp, #104]	@ 0x68
 800c7f2:	2800      	cmp	r0, #0
 800c7f4:	f43f aedf 	beq.w	800c5b6 <_strtod_l+0x43e>
 800c7f8:	2101      	movs	r1, #1
 800c7fa:	9805      	ldr	r0, [sp, #20]
 800c7fc:	f001 fab2 	bl	800dd64 <__i2b>
 800c800:	4680      	mov	r8, r0
 800c802:	b948      	cbnz	r0, 800c818 <_strtod_l+0x6a0>
 800c804:	f04f 0800 	mov.w	r8, #0
 800c808:	e6d5      	b.n	800c5b6 <_strtod_l+0x43e>
 800c80a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800c80e:	fa02 f303 	lsl.w	r3, r2, r3
 800c812:	ea03 0a0a 	and.w	sl, r3, sl
 800c816:	e7ad      	b.n	800c774 <_strtod_l+0x5fc>
 800c818:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800c81a:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800c81c:	2d00      	cmp	r5, #0
 800c81e:	bfab      	itete	ge
 800c820:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 800c822:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 800c824:	18ef      	addge	r7, r5, r3
 800c826:	1b5e      	sublt	r6, r3, r5
 800c828:	9b08      	ldr	r3, [sp, #32]
 800c82a:	bfa8      	it	ge
 800c82c:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 800c82e:	eba5 0503 	sub.w	r5, r5, r3
 800c832:	4415      	add	r5, r2
 800c834:	4b34      	ldr	r3, [pc, #208]	@ (800c908 <_strtod_l+0x790>)
 800c836:	f105 35ff 	add.w	r5, r5, #4294967295	@ 0xffffffff
 800c83a:	bfb8      	it	lt
 800c83c:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800c83e:	429d      	cmp	r5, r3
 800c840:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800c844:	da50      	bge.n	800c8e8 <_strtod_l+0x770>
 800c846:	1b5b      	subs	r3, r3, r5
 800c848:	2b1f      	cmp	r3, #31
 800c84a:	f04f 0101 	mov.w	r1, #1
 800c84e:	eba2 0203 	sub.w	r2, r2, r3
 800c852:	dc3d      	bgt.n	800c8d0 <_strtod_l+0x758>
 800c854:	fa01 f303 	lsl.w	r3, r1, r3
 800c858:	9313      	str	r3, [sp, #76]	@ 0x4c
 800c85a:	2300      	movs	r3, #0
 800c85c:	9310      	str	r3, [sp, #64]	@ 0x40
 800c85e:	18bd      	adds	r5, r7, r2
 800c860:	9b08      	ldr	r3, [sp, #32]
 800c862:	42af      	cmp	r7, r5
 800c864:	4416      	add	r6, r2
 800c866:	441e      	add	r6, r3
 800c868:	463b      	mov	r3, r7
 800c86a:	bfa8      	it	ge
 800c86c:	462b      	movge	r3, r5
 800c86e:	42b3      	cmp	r3, r6
 800c870:	bfa8      	it	ge
 800c872:	4633      	movge	r3, r6
 800c874:	2b00      	cmp	r3, #0
 800c876:	bfc2      	ittt	gt
 800c878:	1aed      	subgt	r5, r5, r3
 800c87a:	1af6      	subgt	r6, r6, r3
 800c87c:	1aff      	subgt	r7, r7, r3
 800c87e:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800c880:	2b00      	cmp	r3, #0
 800c882:	dd16      	ble.n	800c8b2 <_strtod_l+0x73a>
 800c884:	4641      	mov	r1, r8
 800c886:	461a      	mov	r2, r3
 800c888:	9805      	ldr	r0, [sp, #20]
 800c88a:	f001 fb23 	bl	800ded4 <__pow5mult>
 800c88e:	4680      	mov	r8, r0
 800c890:	2800      	cmp	r0, #0
 800c892:	d0b7      	beq.n	800c804 <_strtod_l+0x68c>
 800c894:	4601      	mov	r1, r0
 800c896:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800c898:	9805      	ldr	r0, [sp, #20]
 800c89a:	f001 fa79 	bl	800dd90 <__multiply>
 800c89e:	900a      	str	r0, [sp, #40]	@ 0x28
 800c8a0:	2800      	cmp	r0, #0
 800c8a2:	f43f ae88 	beq.w	800c5b6 <_strtod_l+0x43e>
 800c8a6:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800c8a8:	9805      	ldr	r0, [sp, #20]
 800c8aa:	f001 f95d 	bl	800db68 <_Bfree>
 800c8ae:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c8b0:	931a      	str	r3, [sp, #104]	@ 0x68
 800c8b2:	2d00      	cmp	r5, #0
 800c8b4:	dc1d      	bgt.n	800c8f2 <_strtod_l+0x77a>
 800c8b6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c8b8:	2b00      	cmp	r3, #0
 800c8ba:	dd27      	ble.n	800c90c <_strtod_l+0x794>
 800c8bc:	4649      	mov	r1, r9
 800c8be:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800c8c0:	9805      	ldr	r0, [sp, #20]
 800c8c2:	f001 fb07 	bl	800ded4 <__pow5mult>
 800c8c6:	4681      	mov	r9, r0
 800c8c8:	bb00      	cbnz	r0, 800c90c <_strtod_l+0x794>
 800c8ca:	f04f 0900 	mov.w	r9, #0
 800c8ce:	e672      	b.n	800c5b6 <_strtod_l+0x43e>
 800c8d0:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 800c8d4:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 800c8d8:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 800c8dc:	35e2      	adds	r5, #226	@ 0xe2
 800c8de:	fa01 f305 	lsl.w	r3, r1, r5
 800c8e2:	9310      	str	r3, [sp, #64]	@ 0x40
 800c8e4:	9113      	str	r1, [sp, #76]	@ 0x4c
 800c8e6:	e7ba      	b.n	800c85e <_strtod_l+0x6e6>
 800c8e8:	2300      	movs	r3, #0
 800c8ea:	9310      	str	r3, [sp, #64]	@ 0x40
 800c8ec:	2301      	movs	r3, #1
 800c8ee:	9313      	str	r3, [sp, #76]	@ 0x4c
 800c8f0:	e7b5      	b.n	800c85e <_strtod_l+0x6e6>
 800c8f2:	462a      	mov	r2, r5
 800c8f4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800c8f6:	9805      	ldr	r0, [sp, #20]
 800c8f8:	f001 fb46 	bl	800df88 <__lshift>
 800c8fc:	901a      	str	r0, [sp, #104]	@ 0x68
 800c8fe:	2800      	cmp	r0, #0
 800c900:	d1d9      	bne.n	800c8b6 <_strtod_l+0x73e>
 800c902:	e658      	b.n	800c5b6 <_strtod_l+0x43e>
 800c904:	08010128 	.word	0x08010128
 800c908:	fffffc02 	.word	0xfffffc02
 800c90c:	2e00      	cmp	r6, #0
 800c90e:	dd07      	ble.n	800c920 <_strtod_l+0x7a8>
 800c910:	4649      	mov	r1, r9
 800c912:	4632      	mov	r2, r6
 800c914:	9805      	ldr	r0, [sp, #20]
 800c916:	f001 fb37 	bl	800df88 <__lshift>
 800c91a:	4681      	mov	r9, r0
 800c91c:	2800      	cmp	r0, #0
 800c91e:	d0d4      	beq.n	800c8ca <_strtod_l+0x752>
 800c920:	2f00      	cmp	r7, #0
 800c922:	dd08      	ble.n	800c936 <_strtod_l+0x7be>
 800c924:	4641      	mov	r1, r8
 800c926:	463a      	mov	r2, r7
 800c928:	9805      	ldr	r0, [sp, #20]
 800c92a:	f001 fb2d 	bl	800df88 <__lshift>
 800c92e:	4680      	mov	r8, r0
 800c930:	2800      	cmp	r0, #0
 800c932:	f43f ae40 	beq.w	800c5b6 <_strtod_l+0x43e>
 800c936:	464a      	mov	r2, r9
 800c938:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800c93a:	9805      	ldr	r0, [sp, #20]
 800c93c:	f001 fbac 	bl	800e098 <__mdiff>
 800c940:	4604      	mov	r4, r0
 800c942:	2800      	cmp	r0, #0
 800c944:	f43f ae37 	beq.w	800c5b6 <_strtod_l+0x43e>
 800c948:	68c3      	ldr	r3, [r0, #12]
 800c94a:	4641      	mov	r1, r8
 800c94c:	930f      	str	r3, [sp, #60]	@ 0x3c
 800c94e:	2300      	movs	r3, #0
 800c950:	60c3      	str	r3, [r0, #12]
 800c952:	f001 fb85 	bl	800e060 <__mcmp>
 800c956:	2800      	cmp	r0, #0
 800c958:	da3d      	bge.n	800c9d6 <_strtod_l+0x85e>
 800c95a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c95c:	ea53 030a 	orrs.w	r3, r3, sl
 800c960:	d163      	bne.n	800ca2a <_strtod_l+0x8b2>
 800c962:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800c966:	2b00      	cmp	r3, #0
 800c968:	d15f      	bne.n	800ca2a <_strtod_l+0x8b2>
 800c96a:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800c96e:	0d1b      	lsrs	r3, r3, #20
 800c970:	051b      	lsls	r3, r3, #20
 800c972:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800c976:	d958      	bls.n	800ca2a <_strtod_l+0x8b2>
 800c978:	6963      	ldr	r3, [r4, #20]
 800c97a:	b913      	cbnz	r3, 800c982 <_strtod_l+0x80a>
 800c97c:	6923      	ldr	r3, [r4, #16]
 800c97e:	2b01      	cmp	r3, #1
 800c980:	dd53      	ble.n	800ca2a <_strtod_l+0x8b2>
 800c982:	4621      	mov	r1, r4
 800c984:	2201      	movs	r2, #1
 800c986:	9805      	ldr	r0, [sp, #20]
 800c988:	f001 fafe 	bl	800df88 <__lshift>
 800c98c:	4641      	mov	r1, r8
 800c98e:	4604      	mov	r4, r0
 800c990:	f001 fb66 	bl	800e060 <__mcmp>
 800c994:	2800      	cmp	r0, #0
 800c996:	dd48      	ble.n	800ca2a <_strtod_l+0x8b2>
 800c998:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800c99c:	9a08      	ldr	r2, [sp, #32]
 800c99e:	0d1b      	lsrs	r3, r3, #20
 800c9a0:	051b      	lsls	r3, r3, #20
 800c9a2:	2a00      	cmp	r2, #0
 800c9a4:	d062      	beq.n	800ca6c <_strtod_l+0x8f4>
 800c9a6:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800c9aa:	d85f      	bhi.n	800ca6c <_strtod_l+0x8f4>
 800c9ac:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800c9b0:	f67f ae94 	bls.w	800c6dc <_strtod_l+0x564>
 800c9b4:	4650      	mov	r0, sl
 800c9b6:	4659      	mov	r1, fp
 800c9b8:	4ba3      	ldr	r3, [pc, #652]	@ (800cc48 <_strtod_l+0xad0>)
 800c9ba:	2200      	movs	r2, #0
 800c9bc:	f7f3 fd8c 	bl	80004d8 <__aeabi_dmul>
 800c9c0:	4ba2      	ldr	r3, [pc, #648]	@ (800cc4c <_strtod_l+0xad4>)
 800c9c2:	4682      	mov	sl, r0
 800c9c4:	400b      	ands	r3, r1
 800c9c6:	468b      	mov	fp, r1
 800c9c8:	2b00      	cmp	r3, #0
 800c9ca:	f47f adff 	bne.w	800c5cc <_strtod_l+0x454>
 800c9ce:	2322      	movs	r3, #34	@ 0x22
 800c9d0:	9a05      	ldr	r2, [sp, #20]
 800c9d2:	6013      	str	r3, [r2, #0]
 800c9d4:	e5fa      	b.n	800c5cc <_strtod_l+0x454>
 800c9d6:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800c9da:	d165      	bne.n	800caa8 <_strtod_l+0x930>
 800c9dc:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800c9de:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800c9e2:	b35a      	cbz	r2, 800ca3c <_strtod_l+0x8c4>
 800c9e4:	4a9a      	ldr	r2, [pc, #616]	@ (800cc50 <_strtod_l+0xad8>)
 800c9e6:	4293      	cmp	r3, r2
 800c9e8:	d12b      	bne.n	800ca42 <_strtod_l+0x8ca>
 800c9ea:	9b08      	ldr	r3, [sp, #32]
 800c9ec:	4651      	mov	r1, sl
 800c9ee:	b303      	cbz	r3, 800ca32 <_strtod_l+0x8ba>
 800c9f0:	465a      	mov	r2, fp
 800c9f2:	4b96      	ldr	r3, [pc, #600]	@ (800cc4c <_strtod_l+0xad4>)
 800c9f4:	4013      	ands	r3, r2
 800c9f6:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 800c9fa:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800c9fe:	d81b      	bhi.n	800ca38 <_strtod_l+0x8c0>
 800ca00:	0d1b      	lsrs	r3, r3, #20
 800ca02:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800ca06:	fa02 f303 	lsl.w	r3, r2, r3
 800ca0a:	4299      	cmp	r1, r3
 800ca0c:	d119      	bne.n	800ca42 <_strtod_l+0x8ca>
 800ca0e:	4b91      	ldr	r3, [pc, #580]	@ (800cc54 <_strtod_l+0xadc>)
 800ca10:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800ca12:	429a      	cmp	r2, r3
 800ca14:	d102      	bne.n	800ca1c <_strtod_l+0x8a4>
 800ca16:	3101      	adds	r1, #1
 800ca18:	f43f adcd 	beq.w	800c5b6 <_strtod_l+0x43e>
 800ca1c:	f04f 0a00 	mov.w	sl, #0
 800ca20:	4b8a      	ldr	r3, [pc, #552]	@ (800cc4c <_strtod_l+0xad4>)
 800ca22:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800ca24:	401a      	ands	r2, r3
 800ca26:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800ca2a:	9b08      	ldr	r3, [sp, #32]
 800ca2c:	2b00      	cmp	r3, #0
 800ca2e:	d1c1      	bne.n	800c9b4 <_strtod_l+0x83c>
 800ca30:	e5cc      	b.n	800c5cc <_strtod_l+0x454>
 800ca32:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800ca36:	e7e8      	b.n	800ca0a <_strtod_l+0x892>
 800ca38:	4613      	mov	r3, r2
 800ca3a:	e7e6      	b.n	800ca0a <_strtod_l+0x892>
 800ca3c:	ea53 030a 	orrs.w	r3, r3, sl
 800ca40:	d0aa      	beq.n	800c998 <_strtod_l+0x820>
 800ca42:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800ca44:	b1db      	cbz	r3, 800ca7e <_strtod_l+0x906>
 800ca46:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800ca48:	4213      	tst	r3, r2
 800ca4a:	d0ee      	beq.n	800ca2a <_strtod_l+0x8b2>
 800ca4c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ca4e:	4650      	mov	r0, sl
 800ca50:	4659      	mov	r1, fp
 800ca52:	9a08      	ldr	r2, [sp, #32]
 800ca54:	b1bb      	cbz	r3, 800ca86 <_strtod_l+0x90e>
 800ca56:	f7ff fb6c 	bl	800c132 <sulp>
 800ca5a:	4602      	mov	r2, r0
 800ca5c:	460b      	mov	r3, r1
 800ca5e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800ca62:	f7f3 fb83 	bl	800016c <__adddf3>
 800ca66:	4682      	mov	sl, r0
 800ca68:	468b      	mov	fp, r1
 800ca6a:	e7de      	b.n	800ca2a <_strtod_l+0x8b2>
 800ca6c:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800ca70:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800ca74:	f04f 3aff 	mov.w	sl, #4294967295	@ 0xffffffff
 800ca78:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800ca7c:	e7d5      	b.n	800ca2a <_strtod_l+0x8b2>
 800ca7e:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800ca80:	ea13 0f0a 	tst.w	r3, sl
 800ca84:	e7e1      	b.n	800ca4a <_strtod_l+0x8d2>
 800ca86:	f7ff fb54 	bl	800c132 <sulp>
 800ca8a:	4602      	mov	r2, r0
 800ca8c:	460b      	mov	r3, r1
 800ca8e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800ca92:	f7f3 fb69 	bl	8000168 <__aeabi_dsub>
 800ca96:	2200      	movs	r2, #0
 800ca98:	2300      	movs	r3, #0
 800ca9a:	4682      	mov	sl, r0
 800ca9c:	468b      	mov	fp, r1
 800ca9e:	f7f3 ff83 	bl	80009a8 <__aeabi_dcmpeq>
 800caa2:	2800      	cmp	r0, #0
 800caa4:	d0c1      	beq.n	800ca2a <_strtod_l+0x8b2>
 800caa6:	e619      	b.n	800c6dc <_strtod_l+0x564>
 800caa8:	4641      	mov	r1, r8
 800caaa:	4620      	mov	r0, r4
 800caac:	f001 fc48 	bl	800e340 <__ratio>
 800cab0:	2200      	movs	r2, #0
 800cab2:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800cab6:	4606      	mov	r6, r0
 800cab8:	460f      	mov	r7, r1
 800caba:	f7f3 ff89 	bl	80009d0 <__aeabi_dcmple>
 800cabe:	2800      	cmp	r0, #0
 800cac0:	d06d      	beq.n	800cb9e <_strtod_l+0xa26>
 800cac2:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800cac4:	2b00      	cmp	r3, #0
 800cac6:	d178      	bne.n	800cbba <_strtod_l+0xa42>
 800cac8:	f1ba 0f00 	cmp.w	sl, #0
 800cacc:	d156      	bne.n	800cb7c <_strtod_l+0xa04>
 800cace:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800cad0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800cad4:	2b00      	cmp	r3, #0
 800cad6:	d158      	bne.n	800cb8a <_strtod_l+0xa12>
 800cad8:	2200      	movs	r2, #0
 800cada:	4630      	mov	r0, r6
 800cadc:	4639      	mov	r1, r7
 800cade:	4b5e      	ldr	r3, [pc, #376]	@ (800cc58 <_strtod_l+0xae0>)
 800cae0:	f7f3 ff6c 	bl	80009bc <__aeabi_dcmplt>
 800cae4:	2800      	cmp	r0, #0
 800cae6:	d157      	bne.n	800cb98 <_strtod_l+0xa20>
 800cae8:	4630      	mov	r0, r6
 800caea:	4639      	mov	r1, r7
 800caec:	2200      	movs	r2, #0
 800caee:	4b5b      	ldr	r3, [pc, #364]	@ (800cc5c <_strtod_l+0xae4>)
 800caf0:	f7f3 fcf2 	bl	80004d8 <__aeabi_dmul>
 800caf4:	4606      	mov	r6, r0
 800caf6:	460f      	mov	r7, r1
 800caf8:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 800cafc:	9606      	str	r6, [sp, #24]
 800cafe:	9307      	str	r3, [sp, #28]
 800cb00:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800cb04:	4d51      	ldr	r5, [pc, #324]	@ (800cc4c <_strtod_l+0xad4>)
 800cb06:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800cb0a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800cb0c:	401d      	ands	r5, r3
 800cb0e:	4b54      	ldr	r3, [pc, #336]	@ (800cc60 <_strtod_l+0xae8>)
 800cb10:	429d      	cmp	r5, r3
 800cb12:	f040 80ab 	bne.w	800cc6c <_strtod_l+0xaf4>
 800cb16:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800cb18:	4650      	mov	r0, sl
 800cb1a:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800cb1e:	4659      	mov	r1, fp
 800cb20:	f001 fb4e 	bl	800e1c0 <__ulp>
 800cb24:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800cb28:	f7f3 fcd6 	bl	80004d8 <__aeabi_dmul>
 800cb2c:	4652      	mov	r2, sl
 800cb2e:	465b      	mov	r3, fp
 800cb30:	f7f3 fb1c 	bl	800016c <__adddf3>
 800cb34:	460b      	mov	r3, r1
 800cb36:	4945      	ldr	r1, [pc, #276]	@ (800cc4c <_strtod_l+0xad4>)
 800cb38:	4a4a      	ldr	r2, [pc, #296]	@ (800cc64 <_strtod_l+0xaec>)
 800cb3a:	4019      	ands	r1, r3
 800cb3c:	4291      	cmp	r1, r2
 800cb3e:	4682      	mov	sl, r0
 800cb40:	d942      	bls.n	800cbc8 <_strtod_l+0xa50>
 800cb42:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800cb44:	4b43      	ldr	r3, [pc, #268]	@ (800cc54 <_strtod_l+0xadc>)
 800cb46:	429a      	cmp	r2, r3
 800cb48:	d103      	bne.n	800cb52 <_strtod_l+0x9da>
 800cb4a:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800cb4c:	3301      	adds	r3, #1
 800cb4e:	f43f ad32 	beq.w	800c5b6 <_strtod_l+0x43e>
 800cb52:	f04f 3aff 	mov.w	sl, #4294967295	@ 0xffffffff
 800cb56:	f8df b0fc 	ldr.w	fp, [pc, #252]	@ 800cc54 <_strtod_l+0xadc>
 800cb5a:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800cb5c:	9805      	ldr	r0, [sp, #20]
 800cb5e:	f001 f803 	bl	800db68 <_Bfree>
 800cb62:	4649      	mov	r1, r9
 800cb64:	9805      	ldr	r0, [sp, #20]
 800cb66:	f000 ffff 	bl	800db68 <_Bfree>
 800cb6a:	4641      	mov	r1, r8
 800cb6c:	9805      	ldr	r0, [sp, #20]
 800cb6e:	f000 fffb 	bl	800db68 <_Bfree>
 800cb72:	4621      	mov	r1, r4
 800cb74:	9805      	ldr	r0, [sp, #20]
 800cb76:	f000 fff7 	bl	800db68 <_Bfree>
 800cb7a:	e61c      	b.n	800c7b6 <_strtod_l+0x63e>
 800cb7c:	f1ba 0f01 	cmp.w	sl, #1
 800cb80:	d103      	bne.n	800cb8a <_strtod_l+0xa12>
 800cb82:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800cb84:	2b00      	cmp	r3, #0
 800cb86:	f43f ada9 	beq.w	800c6dc <_strtod_l+0x564>
 800cb8a:	2200      	movs	r2, #0
 800cb8c:	4b36      	ldr	r3, [pc, #216]	@ (800cc68 <_strtod_l+0xaf0>)
 800cb8e:	2600      	movs	r6, #0
 800cb90:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800cb94:	4f30      	ldr	r7, [pc, #192]	@ (800cc58 <_strtod_l+0xae0>)
 800cb96:	e7b3      	b.n	800cb00 <_strtod_l+0x988>
 800cb98:	2600      	movs	r6, #0
 800cb9a:	4f30      	ldr	r7, [pc, #192]	@ (800cc5c <_strtod_l+0xae4>)
 800cb9c:	e7ac      	b.n	800caf8 <_strtod_l+0x980>
 800cb9e:	4630      	mov	r0, r6
 800cba0:	4639      	mov	r1, r7
 800cba2:	4b2e      	ldr	r3, [pc, #184]	@ (800cc5c <_strtod_l+0xae4>)
 800cba4:	2200      	movs	r2, #0
 800cba6:	f7f3 fc97 	bl	80004d8 <__aeabi_dmul>
 800cbaa:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800cbac:	4606      	mov	r6, r0
 800cbae:	460f      	mov	r7, r1
 800cbb0:	2b00      	cmp	r3, #0
 800cbb2:	d0a1      	beq.n	800caf8 <_strtod_l+0x980>
 800cbb4:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800cbb8:	e7a2      	b.n	800cb00 <_strtod_l+0x988>
 800cbba:	2200      	movs	r2, #0
 800cbbc:	4b26      	ldr	r3, [pc, #152]	@ (800cc58 <_strtod_l+0xae0>)
 800cbbe:	4616      	mov	r6, r2
 800cbc0:	461f      	mov	r7, r3
 800cbc2:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800cbc6:	e79b      	b.n	800cb00 <_strtod_l+0x988>
 800cbc8:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800cbcc:	9b08      	ldr	r3, [sp, #32]
 800cbce:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800cbd2:	2b00      	cmp	r3, #0
 800cbd4:	d1c1      	bne.n	800cb5a <_strtod_l+0x9e2>
 800cbd6:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800cbda:	0d1b      	lsrs	r3, r3, #20
 800cbdc:	051b      	lsls	r3, r3, #20
 800cbde:	429d      	cmp	r5, r3
 800cbe0:	d1bb      	bne.n	800cb5a <_strtod_l+0x9e2>
 800cbe2:	4630      	mov	r0, r6
 800cbe4:	4639      	mov	r1, r7
 800cbe6:	f7f4 fac3 	bl	8001170 <__aeabi_d2lz>
 800cbea:	f7f3 fc47 	bl	800047c <__aeabi_l2d>
 800cbee:	4602      	mov	r2, r0
 800cbf0:	460b      	mov	r3, r1
 800cbf2:	4630      	mov	r0, r6
 800cbf4:	4639      	mov	r1, r7
 800cbf6:	f7f3 fab7 	bl	8000168 <__aeabi_dsub>
 800cbfa:	460b      	mov	r3, r1
 800cbfc:	4602      	mov	r2, r0
 800cbfe:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800cc02:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800cc06:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800cc08:	ea46 060a 	orr.w	r6, r6, sl
 800cc0c:	431e      	orrs	r6, r3
 800cc0e:	d06a      	beq.n	800cce6 <_strtod_l+0xb6e>
 800cc10:	a309      	add	r3, pc, #36	@ (adr r3, 800cc38 <_strtod_l+0xac0>)
 800cc12:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cc16:	f7f3 fed1 	bl	80009bc <__aeabi_dcmplt>
 800cc1a:	2800      	cmp	r0, #0
 800cc1c:	f47f acd6 	bne.w	800c5cc <_strtod_l+0x454>
 800cc20:	a307      	add	r3, pc, #28	@ (adr r3, 800cc40 <_strtod_l+0xac8>)
 800cc22:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cc26:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800cc2a:	f7f3 fee5 	bl	80009f8 <__aeabi_dcmpgt>
 800cc2e:	2800      	cmp	r0, #0
 800cc30:	d093      	beq.n	800cb5a <_strtod_l+0x9e2>
 800cc32:	e4cb      	b.n	800c5cc <_strtod_l+0x454>
 800cc34:	f3af 8000 	nop.w
 800cc38:	94a03595 	.word	0x94a03595
 800cc3c:	3fdfffff 	.word	0x3fdfffff
 800cc40:	35afe535 	.word	0x35afe535
 800cc44:	3fe00000 	.word	0x3fe00000
 800cc48:	39500000 	.word	0x39500000
 800cc4c:	7ff00000 	.word	0x7ff00000
 800cc50:	000fffff 	.word	0x000fffff
 800cc54:	7fefffff 	.word	0x7fefffff
 800cc58:	3ff00000 	.word	0x3ff00000
 800cc5c:	3fe00000 	.word	0x3fe00000
 800cc60:	7fe00000 	.word	0x7fe00000
 800cc64:	7c9fffff 	.word	0x7c9fffff
 800cc68:	bff00000 	.word	0xbff00000
 800cc6c:	9b08      	ldr	r3, [sp, #32]
 800cc6e:	b323      	cbz	r3, 800ccba <_strtod_l+0xb42>
 800cc70:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800cc74:	d821      	bhi.n	800ccba <_strtod_l+0xb42>
 800cc76:	a328      	add	r3, pc, #160	@ (adr r3, 800cd18 <_strtod_l+0xba0>)
 800cc78:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cc7c:	4630      	mov	r0, r6
 800cc7e:	4639      	mov	r1, r7
 800cc80:	f7f3 fea6 	bl	80009d0 <__aeabi_dcmple>
 800cc84:	b1a0      	cbz	r0, 800ccb0 <_strtod_l+0xb38>
 800cc86:	4639      	mov	r1, r7
 800cc88:	4630      	mov	r0, r6
 800cc8a:	f7f3 fee7 	bl	8000a5c <__aeabi_d2uiz>
 800cc8e:	2801      	cmp	r0, #1
 800cc90:	bf38      	it	cc
 800cc92:	2001      	movcc	r0, #1
 800cc94:	f7f3 fba6 	bl	80003e4 <__aeabi_ui2d>
 800cc98:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800cc9a:	4606      	mov	r6, r0
 800cc9c:	460f      	mov	r7, r1
 800cc9e:	b9fb      	cbnz	r3, 800cce0 <_strtod_l+0xb68>
 800cca0:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800cca4:	9014      	str	r0, [sp, #80]	@ 0x50
 800cca6:	9315      	str	r3, [sp, #84]	@ 0x54
 800cca8:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800ccac:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800ccb0:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800ccb2:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800ccb6:	1b5b      	subs	r3, r3, r5
 800ccb8:	9311      	str	r3, [sp, #68]	@ 0x44
 800ccba:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800ccbe:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800ccc2:	f001 fa7d 	bl	800e1c0 <__ulp>
 800ccc6:	4602      	mov	r2, r0
 800ccc8:	460b      	mov	r3, r1
 800ccca:	4650      	mov	r0, sl
 800cccc:	4659      	mov	r1, fp
 800ccce:	f7f3 fc03 	bl	80004d8 <__aeabi_dmul>
 800ccd2:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800ccd6:	f7f3 fa49 	bl	800016c <__adddf3>
 800ccda:	4682      	mov	sl, r0
 800ccdc:	468b      	mov	fp, r1
 800ccde:	e775      	b.n	800cbcc <_strtod_l+0xa54>
 800cce0:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800cce4:	e7e0      	b.n	800cca8 <_strtod_l+0xb30>
 800cce6:	a30e      	add	r3, pc, #56	@ (adr r3, 800cd20 <_strtod_l+0xba8>)
 800cce8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ccec:	f7f3 fe66 	bl	80009bc <__aeabi_dcmplt>
 800ccf0:	e79d      	b.n	800cc2e <_strtod_l+0xab6>
 800ccf2:	2300      	movs	r3, #0
 800ccf4:	930e      	str	r3, [sp, #56]	@ 0x38
 800ccf6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800ccf8:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800ccfa:	6013      	str	r3, [r2, #0]
 800ccfc:	f7ff ba79 	b.w	800c1f2 <_strtod_l+0x7a>
 800cd00:	2a65      	cmp	r2, #101	@ 0x65
 800cd02:	f43f ab72 	beq.w	800c3ea <_strtod_l+0x272>
 800cd06:	2a45      	cmp	r2, #69	@ 0x45
 800cd08:	f43f ab6f 	beq.w	800c3ea <_strtod_l+0x272>
 800cd0c:	2301      	movs	r3, #1
 800cd0e:	f7ff bbaa 	b.w	800c466 <_strtod_l+0x2ee>
 800cd12:	bf00      	nop
 800cd14:	f3af 8000 	nop.w
 800cd18:	ffc00000 	.word	0xffc00000
 800cd1c:	41dfffff 	.word	0x41dfffff
 800cd20:	94a03595 	.word	0x94a03595
 800cd24:	3fcfffff 	.word	0x3fcfffff

0800cd28 <strtod>:
 800cd28:	460a      	mov	r2, r1
 800cd2a:	4601      	mov	r1, r0
 800cd2c:	4802      	ldr	r0, [pc, #8]	@ (800cd38 <strtod+0x10>)
 800cd2e:	4b03      	ldr	r3, [pc, #12]	@ (800cd3c <strtod+0x14>)
 800cd30:	6800      	ldr	r0, [r0, #0]
 800cd32:	f7ff ba21 	b.w	800c178 <_strtod_l>
 800cd36:	bf00      	nop
 800cd38:	200002f8 	.word	0x200002f8
 800cd3c:	2000018c 	.word	0x2000018c

0800cd40 <_strtol_l.isra.0>:
 800cd40:	2b24      	cmp	r3, #36	@ 0x24
 800cd42:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800cd46:	4686      	mov	lr, r0
 800cd48:	4690      	mov	r8, r2
 800cd4a:	d801      	bhi.n	800cd50 <_strtol_l.isra.0+0x10>
 800cd4c:	2b01      	cmp	r3, #1
 800cd4e:	d106      	bne.n	800cd5e <_strtol_l.isra.0+0x1e>
 800cd50:	f000 fa46 	bl	800d1e0 <__errno>
 800cd54:	2316      	movs	r3, #22
 800cd56:	6003      	str	r3, [r0, #0]
 800cd58:	2000      	movs	r0, #0
 800cd5a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cd5e:	460d      	mov	r5, r1
 800cd60:	4833      	ldr	r0, [pc, #204]	@ (800ce30 <_strtol_l.isra.0+0xf0>)
 800cd62:	462a      	mov	r2, r5
 800cd64:	f815 4b01 	ldrb.w	r4, [r5], #1
 800cd68:	5d06      	ldrb	r6, [r0, r4]
 800cd6a:	f016 0608 	ands.w	r6, r6, #8
 800cd6e:	d1f8      	bne.n	800cd62 <_strtol_l.isra.0+0x22>
 800cd70:	2c2d      	cmp	r4, #45	@ 0x2d
 800cd72:	d110      	bne.n	800cd96 <_strtol_l.isra.0+0x56>
 800cd74:	2601      	movs	r6, #1
 800cd76:	782c      	ldrb	r4, [r5, #0]
 800cd78:	1c95      	adds	r5, r2, #2
 800cd7a:	f033 0210 	bics.w	r2, r3, #16
 800cd7e:	d115      	bne.n	800cdac <_strtol_l.isra.0+0x6c>
 800cd80:	2c30      	cmp	r4, #48	@ 0x30
 800cd82:	d10d      	bne.n	800cda0 <_strtol_l.isra.0+0x60>
 800cd84:	782a      	ldrb	r2, [r5, #0]
 800cd86:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800cd8a:	2a58      	cmp	r2, #88	@ 0x58
 800cd8c:	d108      	bne.n	800cda0 <_strtol_l.isra.0+0x60>
 800cd8e:	786c      	ldrb	r4, [r5, #1]
 800cd90:	3502      	adds	r5, #2
 800cd92:	2310      	movs	r3, #16
 800cd94:	e00a      	b.n	800cdac <_strtol_l.isra.0+0x6c>
 800cd96:	2c2b      	cmp	r4, #43	@ 0x2b
 800cd98:	bf04      	itt	eq
 800cd9a:	782c      	ldrbeq	r4, [r5, #0]
 800cd9c:	1c95      	addeq	r5, r2, #2
 800cd9e:	e7ec      	b.n	800cd7a <_strtol_l.isra.0+0x3a>
 800cda0:	2b00      	cmp	r3, #0
 800cda2:	d1f6      	bne.n	800cd92 <_strtol_l.isra.0+0x52>
 800cda4:	2c30      	cmp	r4, #48	@ 0x30
 800cda6:	bf14      	ite	ne
 800cda8:	230a      	movne	r3, #10
 800cdaa:	2308      	moveq	r3, #8
 800cdac:	2200      	movs	r2, #0
 800cdae:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800cdb2:	f10c 3cff 	add.w	ip, ip, #4294967295	@ 0xffffffff
 800cdb6:	fbbc f9f3 	udiv	r9, ip, r3
 800cdba:	4610      	mov	r0, r2
 800cdbc:	fb03 ca19 	mls	sl, r3, r9, ip
 800cdc0:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800cdc4:	2f09      	cmp	r7, #9
 800cdc6:	d80f      	bhi.n	800cde8 <_strtol_l.isra.0+0xa8>
 800cdc8:	463c      	mov	r4, r7
 800cdca:	42a3      	cmp	r3, r4
 800cdcc:	dd1b      	ble.n	800ce06 <_strtol_l.isra.0+0xc6>
 800cdce:	1c57      	adds	r7, r2, #1
 800cdd0:	d007      	beq.n	800cde2 <_strtol_l.isra.0+0xa2>
 800cdd2:	4581      	cmp	r9, r0
 800cdd4:	d314      	bcc.n	800ce00 <_strtol_l.isra.0+0xc0>
 800cdd6:	d101      	bne.n	800cddc <_strtol_l.isra.0+0x9c>
 800cdd8:	45a2      	cmp	sl, r4
 800cdda:	db11      	blt.n	800ce00 <_strtol_l.isra.0+0xc0>
 800cddc:	2201      	movs	r2, #1
 800cdde:	fb00 4003 	mla	r0, r0, r3, r4
 800cde2:	f815 4b01 	ldrb.w	r4, [r5], #1
 800cde6:	e7eb      	b.n	800cdc0 <_strtol_l.isra.0+0x80>
 800cde8:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800cdec:	2f19      	cmp	r7, #25
 800cdee:	d801      	bhi.n	800cdf4 <_strtol_l.isra.0+0xb4>
 800cdf0:	3c37      	subs	r4, #55	@ 0x37
 800cdf2:	e7ea      	b.n	800cdca <_strtol_l.isra.0+0x8a>
 800cdf4:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800cdf8:	2f19      	cmp	r7, #25
 800cdfa:	d804      	bhi.n	800ce06 <_strtol_l.isra.0+0xc6>
 800cdfc:	3c57      	subs	r4, #87	@ 0x57
 800cdfe:	e7e4      	b.n	800cdca <_strtol_l.isra.0+0x8a>
 800ce00:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800ce04:	e7ed      	b.n	800cde2 <_strtol_l.isra.0+0xa2>
 800ce06:	1c53      	adds	r3, r2, #1
 800ce08:	d108      	bne.n	800ce1c <_strtol_l.isra.0+0xdc>
 800ce0a:	2322      	movs	r3, #34	@ 0x22
 800ce0c:	4660      	mov	r0, ip
 800ce0e:	f8ce 3000 	str.w	r3, [lr]
 800ce12:	f1b8 0f00 	cmp.w	r8, #0
 800ce16:	d0a0      	beq.n	800cd5a <_strtol_l.isra.0+0x1a>
 800ce18:	1e69      	subs	r1, r5, #1
 800ce1a:	e006      	b.n	800ce2a <_strtol_l.isra.0+0xea>
 800ce1c:	b106      	cbz	r6, 800ce20 <_strtol_l.isra.0+0xe0>
 800ce1e:	4240      	negs	r0, r0
 800ce20:	f1b8 0f00 	cmp.w	r8, #0
 800ce24:	d099      	beq.n	800cd5a <_strtol_l.isra.0+0x1a>
 800ce26:	2a00      	cmp	r2, #0
 800ce28:	d1f6      	bne.n	800ce18 <_strtol_l.isra.0+0xd8>
 800ce2a:	f8c8 1000 	str.w	r1, [r8]
 800ce2e:	e794      	b.n	800cd5a <_strtol_l.isra.0+0x1a>
 800ce30:	08010151 	.word	0x08010151

0800ce34 <strtol>:
 800ce34:	4613      	mov	r3, r2
 800ce36:	460a      	mov	r2, r1
 800ce38:	4601      	mov	r1, r0
 800ce3a:	4802      	ldr	r0, [pc, #8]	@ (800ce44 <strtol+0x10>)
 800ce3c:	6800      	ldr	r0, [r0, #0]
 800ce3e:	f7ff bf7f 	b.w	800cd40 <_strtol_l.isra.0>
 800ce42:	bf00      	nop
 800ce44:	200002f8 	.word	0x200002f8

0800ce48 <__utoa>:
 800ce48:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ce4a:	b08b      	sub	sp, #44	@ 0x2c
 800ce4c:	4605      	mov	r5, r0
 800ce4e:	460b      	mov	r3, r1
 800ce50:	466e      	mov	r6, sp
 800ce52:	4c1d      	ldr	r4, [pc, #116]	@ (800cec8 <__utoa+0x80>)
 800ce54:	f104 0c20 	add.w	ip, r4, #32
 800ce58:	4637      	mov	r7, r6
 800ce5a:	6820      	ldr	r0, [r4, #0]
 800ce5c:	6861      	ldr	r1, [r4, #4]
 800ce5e:	3408      	adds	r4, #8
 800ce60:	c703      	stmia	r7!, {r0, r1}
 800ce62:	4564      	cmp	r4, ip
 800ce64:	463e      	mov	r6, r7
 800ce66:	d1f7      	bne.n	800ce58 <__utoa+0x10>
 800ce68:	7921      	ldrb	r1, [r4, #4]
 800ce6a:	6820      	ldr	r0, [r4, #0]
 800ce6c:	7139      	strb	r1, [r7, #4]
 800ce6e:	1e91      	subs	r1, r2, #2
 800ce70:	2922      	cmp	r1, #34	@ 0x22
 800ce72:	6038      	str	r0, [r7, #0]
 800ce74:	f04f 0100 	mov.w	r1, #0
 800ce78:	d904      	bls.n	800ce84 <__utoa+0x3c>
 800ce7a:	7019      	strb	r1, [r3, #0]
 800ce7c:	460b      	mov	r3, r1
 800ce7e:	4618      	mov	r0, r3
 800ce80:	b00b      	add	sp, #44	@ 0x2c
 800ce82:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ce84:	1e58      	subs	r0, r3, #1
 800ce86:	4684      	mov	ip, r0
 800ce88:	fbb5 f7f2 	udiv	r7, r5, r2
 800ce8c:	fb02 5617 	mls	r6, r2, r7, r5
 800ce90:	3628      	adds	r6, #40	@ 0x28
 800ce92:	446e      	add	r6, sp
 800ce94:	f816 6c28 	ldrb.w	r6, [r6, #-40]
 800ce98:	460c      	mov	r4, r1
 800ce9a:	f80c 6f01 	strb.w	r6, [ip, #1]!
 800ce9e:	462e      	mov	r6, r5
 800cea0:	42b2      	cmp	r2, r6
 800cea2:	463d      	mov	r5, r7
 800cea4:	f101 0101 	add.w	r1, r1, #1
 800cea8:	d9ee      	bls.n	800ce88 <__utoa+0x40>
 800ceaa:	2200      	movs	r2, #0
 800ceac:	545a      	strb	r2, [r3, r1]
 800ceae:	1919      	adds	r1, r3, r4
 800ceb0:	1aa5      	subs	r5, r4, r2
 800ceb2:	42aa      	cmp	r2, r5
 800ceb4:	dae3      	bge.n	800ce7e <__utoa+0x36>
 800ceb6:	f810 5f01 	ldrb.w	r5, [r0, #1]!
 800ceba:	780e      	ldrb	r6, [r1, #0]
 800cebc:	3201      	adds	r2, #1
 800cebe:	7006      	strb	r6, [r0, #0]
 800cec0:	f801 5901 	strb.w	r5, [r1], #-1
 800cec4:	e7f4      	b.n	800ceb0 <__utoa+0x68>
 800cec6:	bf00      	nop
 800cec8:	0800ff16 	.word	0x0800ff16

0800cecc <gcvt>:
 800cecc:	b5f0      	push	{r4, r5, r6, r7, lr}
 800cece:	461c      	mov	r4, r3
 800ced0:	4615      	mov	r5, r2
 800ced2:	2300      	movs	r3, #0
 800ced4:	2200      	movs	r2, #0
 800ced6:	b085      	sub	sp, #20
 800ced8:	4606      	mov	r6, r0
 800ceda:	460f      	mov	r7, r1
 800cedc:	f7f3 fd6e 	bl	80009bc <__aeabi_dcmplt>
 800cee0:	4623      	mov	r3, r4
 800cee2:	b118      	cbz	r0, 800ceec <gcvt+0x20>
 800cee4:	222d      	movs	r2, #45	@ 0x2d
 800cee6:	3d01      	subs	r5, #1
 800cee8:	f803 2b01 	strb.w	r2, [r3], #1
 800ceec:	2267      	movs	r2, #103	@ 0x67
 800ceee:	2100      	movs	r1, #0
 800cef0:	e9cd 5300 	strd	r5, r3, [sp]
 800cef4:	e9cd 2102 	strd	r2, r1, [sp, #8]
 800cef8:	4905      	ldr	r1, [pc, #20]	@ (800cf10 <gcvt+0x44>)
 800cefa:	4632      	mov	r2, r6
 800cefc:	463b      	mov	r3, r7
 800cefe:	6808      	ldr	r0, [r1, #0]
 800cf00:	f001 fb32 	bl	800e568 <_gcvt>
 800cf04:	2800      	cmp	r0, #0
 800cf06:	bf18      	it	ne
 800cf08:	4620      	movne	r0, r4
 800cf0a:	b005      	add	sp, #20
 800cf0c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800cf0e:	bf00      	nop
 800cf10:	200002f8 	.word	0x200002f8

0800cf14 <std>:
 800cf14:	2300      	movs	r3, #0
 800cf16:	b510      	push	{r4, lr}
 800cf18:	4604      	mov	r4, r0
 800cf1a:	e9c0 3300 	strd	r3, r3, [r0]
 800cf1e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800cf22:	6083      	str	r3, [r0, #8]
 800cf24:	8181      	strh	r1, [r0, #12]
 800cf26:	6643      	str	r3, [r0, #100]	@ 0x64
 800cf28:	81c2      	strh	r2, [r0, #14]
 800cf2a:	6183      	str	r3, [r0, #24]
 800cf2c:	4619      	mov	r1, r3
 800cf2e:	2208      	movs	r2, #8
 800cf30:	305c      	adds	r0, #92	@ 0x5c
 800cf32:	f000 f8f4 	bl	800d11e <memset>
 800cf36:	4b0d      	ldr	r3, [pc, #52]	@ (800cf6c <std+0x58>)
 800cf38:	6224      	str	r4, [r4, #32]
 800cf3a:	6263      	str	r3, [r4, #36]	@ 0x24
 800cf3c:	4b0c      	ldr	r3, [pc, #48]	@ (800cf70 <std+0x5c>)
 800cf3e:	62a3      	str	r3, [r4, #40]	@ 0x28
 800cf40:	4b0c      	ldr	r3, [pc, #48]	@ (800cf74 <std+0x60>)
 800cf42:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800cf44:	4b0c      	ldr	r3, [pc, #48]	@ (800cf78 <std+0x64>)
 800cf46:	6323      	str	r3, [r4, #48]	@ 0x30
 800cf48:	4b0c      	ldr	r3, [pc, #48]	@ (800cf7c <std+0x68>)
 800cf4a:	429c      	cmp	r4, r3
 800cf4c:	d006      	beq.n	800cf5c <std+0x48>
 800cf4e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800cf52:	4294      	cmp	r4, r2
 800cf54:	d002      	beq.n	800cf5c <std+0x48>
 800cf56:	33d0      	adds	r3, #208	@ 0xd0
 800cf58:	429c      	cmp	r4, r3
 800cf5a:	d105      	bne.n	800cf68 <std+0x54>
 800cf5c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800cf60:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800cf64:	f000 b966 	b.w	800d234 <__retarget_lock_init_recursive>
 800cf68:	bd10      	pop	{r4, pc}
 800cf6a:	bf00      	nop
 800cf6c:	0800d099 	.word	0x0800d099
 800cf70:	0800d0bb 	.word	0x0800d0bb
 800cf74:	0800d0f3 	.word	0x0800d0f3
 800cf78:	0800d117 	.word	0x0800d117
 800cf7c:	20001744 	.word	0x20001744

0800cf80 <stdio_exit_handler>:
 800cf80:	4a02      	ldr	r2, [pc, #8]	@ (800cf8c <stdio_exit_handler+0xc>)
 800cf82:	4903      	ldr	r1, [pc, #12]	@ (800cf90 <stdio_exit_handler+0x10>)
 800cf84:	4803      	ldr	r0, [pc, #12]	@ (800cf94 <stdio_exit_handler+0x14>)
 800cf86:	f000 b869 	b.w	800d05c <_fwalk_sglue>
 800cf8a:	bf00      	nop
 800cf8c:	20000180 	.word	0x20000180
 800cf90:	0800e809 	.word	0x0800e809
 800cf94:	200002fc 	.word	0x200002fc

0800cf98 <cleanup_stdio>:
 800cf98:	6841      	ldr	r1, [r0, #4]
 800cf9a:	4b0c      	ldr	r3, [pc, #48]	@ (800cfcc <cleanup_stdio+0x34>)
 800cf9c:	b510      	push	{r4, lr}
 800cf9e:	4299      	cmp	r1, r3
 800cfa0:	4604      	mov	r4, r0
 800cfa2:	d001      	beq.n	800cfa8 <cleanup_stdio+0x10>
 800cfa4:	f001 fc30 	bl	800e808 <_fflush_r>
 800cfa8:	68a1      	ldr	r1, [r4, #8]
 800cfaa:	4b09      	ldr	r3, [pc, #36]	@ (800cfd0 <cleanup_stdio+0x38>)
 800cfac:	4299      	cmp	r1, r3
 800cfae:	d002      	beq.n	800cfb6 <cleanup_stdio+0x1e>
 800cfb0:	4620      	mov	r0, r4
 800cfb2:	f001 fc29 	bl	800e808 <_fflush_r>
 800cfb6:	68e1      	ldr	r1, [r4, #12]
 800cfb8:	4b06      	ldr	r3, [pc, #24]	@ (800cfd4 <cleanup_stdio+0x3c>)
 800cfba:	4299      	cmp	r1, r3
 800cfbc:	d004      	beq.n	800cfc8 <cleanup_stdio+0x30>
 800cfbe:	4620      	mov	r0, r4
 800cfc0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800cfc4:	f001 bc20 	b.w	800e808 <_fflush_r>
 800cfc8:	bd10      	pop	{r4, pc}
 800cfca:	bf00      	nop
 800cfcc:	20001744 	.word	0x20001744
 800cfd0:	200017ac 	.word	0x200017ac
 800cfd4:	20001814 	.word	0x20001814

0800cfd8 <global_stdio_init.part.0>:
 800cfd8:	b510      	push	{r4, lr}
 800cfda:	4b0b      	ldr	r3, [pc, #44]	@ (800d008 <global_stdio_init.part.0+0x30>)
 800cfdc:	4c0b      	ldr	r4, [pc, #44]	@ (800d00c <global_stdio_init.part.0+0x34>)
 800cfde:	4a0c      	ldr	r2, [pc, #48]	@ (800d010 <global_stdio_init.part.0+0x38>)
 800cfe0:	4620      	mov	r0, r4
 800cfe2:	601a      	str	r2, [r3, #0]
 800cfe4:	2104      	movs	r1, #4
 800cfe6:	2200      	movs	r2, #0
 800cfe8:	f7ff ff94 	bl	800cf14 <std>
 800cfec:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800cff0:	2201      	movs	r2, #1
 800cff2:	2109      	movs	r1, #9
 800cff4:	f7ff ff8e 	bl	800cf14 <std>
 800cff8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800cffc:	2202      	movs	r2, #2
 800cffe:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d002:	2112      	movs	r1, #18
 800d004:	f7ff bf86 	b.w	800cf14 <std>
 800d008:	2000187c 	.word	0x2000187c
 800d00c:	20001744 	.word	0x20001744
 800d010:	0800cf81 	.word	0x0800cf81

0800d014 <__sfp_lock_acquire>:
 800d014:	4801      	ldr	r0, [pc, #4]	@ (800d01c <__sfp_lock_acquire+0x8>)
 800d016:	f000 b90e 	b.w	800d236 <__retarget_lock_acquire_recursive>
 800d01a:	bf00      	nop
 800d01c:	20001885 	.word	0x20001885

0800d020 <__sfp_lock_release>:
 800d020:	4801      	ldr	r0, [pc, #4]	@ (800d028 <__sfp_lock_release+0x8>)
 800d022:	f000 b909 	b.w	800d238 <__retarget_lock_release_recursive>
 800d026:	bf00      	nop
 800d028:	20001885 	.word	0x20001885

0800d02c <__sinit>:
 800d02c:	b510      	push	{r4, lr}
 800d02e:	4604      	mov	r4, r0
 800d030:	f7ff fff0 	bl	800d014 <__sfp_lock_acquire>
 800d034:	6a23      	ldr	r3, [r4, #32]
 800d036:	b11b      	cbz	r3, 800d040 <__sinit+0x14>
 800d038:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d03c:	f7ff bff0 	b.w	800d020 <__sfp_lock_release>
 800d040:	4b04      	ldr	r3, [pc, #16]	@ (800d054 <__sinit+0x28>)
 800d042:	6223      	str	r3, [r4, #32]
 800d044:	4b04      	ldr	r3, [pc, #16]	@ (800d058 <__sinit+0x2c>)
 800d046:	681b      	ldr	r3, [r3, #0]
 800d048:	2b00      	cmp	r3, #0
 800d04a:	d1f5      	bne.n	800d038 <__sinit+0xc>
 800d04c:	f7ff ffc4 	bl	800cfd8 <global_stdio_init.part.0>
 800d050:	e7f2      	b.n	800d038 <__sinit+0xc>
 800d052:	bf00      	nop
 800d054:	0800cf99 	.word	0x0800cf99
 800d058:	2000187c 	.word	0x2000187c

0800d05c <_fwalk_sglue>:
 800d05c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d060:	4607      	mov	r7, r0
 800d062:	4688      	mov	r8, r1
 800d064:	4614      	mov	r4, r2
 800d066:	2600      	movs	r6, #0
 800d068:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800d06c:	f1b9 0901 	subs.w	r9, r9, #1
 800d070:	d505      	bpl.n	800d07e <_fwalk_sglue+0x22>
 800d072:	6824      	ldr	r4, [r4, #0]
 800d074:	2c00      	cmp	r4, #0
 800d076:	d1f7      	bne.n	800d068 <_fwalk_sglue+0xc>
 800d078:	4630      	mov	r0, r6
 800d07a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d07e:	89ab      	ldrh	r3, [r5, #12]
 800d080:	2b01      	cmp	r3, #1
 800d082:	d907      	bls.n	800d094 <_fwalk_sglue+0x38>
 800d084:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800d088:	3301      	adds	r3, #1
 800d08a:	d003      	beq.n	800d094 <_fwalk_sglue+0x38>
 800d08c:	4629      	mov	r1, r5
 800d08e:	4638      	mov	r0, r7
 800d090:	47c0      	blx	r8
 800d092:	4306      	orrs	r6, r0
 800d094:	3568      	adds	r5, #104	@ 0x68
 800d096:	e7e9      	b.n	800d06c <_fwalk_sglue+0x10>

0800d098 <__sread>:
 800d098:	b510      	push	{r4, lr}
 800d09a:	460c      	mov	r4, r1
 800d09c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d0a0:	f000 f87a 	bl	800d198 <_read_r>
 800d0a4:	2800      	cmp	r0, #0
 800d0a6:	bfab      	itete	ge
 800d0a8:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800d0aa:	89a3      	ldrhlt	r3, [r4, #12]
 800d0ac:	181b      	addge	r3, r3, r0
 800d0ae:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800d0b2:	bfac      	ite	ge
 800d0b4:	6563      	strge	r3, [r4, #84]	@ 0x54
 800d0b6:	81a3      	strhlt	r3, [r4, #12]
 800d0b8:	bd10      	pop	{r4, pc}

0800d0ba <__swrite>:
 800d0ba:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d0be:	461f      	mov	r7, r3
 800d0c0:	898b      	ldrh	r3, [r1, #12]
 800d0c2:	4605      	mov	r5, r0
 800d0c4:	05db      	lsls	r3, r3, #23
 800d0c6:	460c      	mov	r4, r1
 800d0c8:	4616      	mov	r6, r2
 800d0ca:	d505      	bpl.n	800d0d8 <__swrite+0x1e>
 800d0cc:	2302      	movs	r3, #2
 800d0ce:	2200      	movs	r2, #0
 800d0d0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d0d4:	f000 f84e 	bl	800d174 <_lseek_r>
 800d0d8:	89a3      	ldrh	r3, [r4, #12]
 800d0da:	4632      	mov	r2, r6
 800d0dc:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800d0e0:	81a3      	strh	r3, [r4, #12]
 800d0e2:	4628      	mov	r0, r5
 800d0e4:	463b      	mov	r3, r7
 800d0e6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d0ea:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800d0ee:	f000 b865 	b.w	800d1bc <_write_r>

0800d0f2 <__sseek>:
 800d0f2:	b510      	push	{r4, lr}
 800d0f4:	460c      	mov	r4, r1
 800d0f6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d0fa:	f000 f83b 	bl	800d174 <_lseek_r>
 800d0fe:	1c43      	adds	r3, r0, #1
 800d100:	89a3      	ldrh	r3, [r4, #12]
 800d102:	bf15      	itete	ne
 800d104:	6560      	strne	r0, [r4, #84]	@ 0x54
 800d106:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800d10a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800d10e:	81a3      	strheq	r3, [r4, #12]
 800d110:	bf18      	it	ne
 800d112:	81a3      	strhne	r3, [r4, #12]
 800d114:	bd10      	pop	{r4, pc}

0800d116 <__sclose>:
 800d116:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d11a:	f000 b81b 	b.w	800d154 <_close_r>

0800d11e <memset>:
 800d11e:	4603      	mov	r3, r0
 800d120:	4402      	add	r2, r0
 800d122:	4293      	cmp	r3, r2
 800d124:	d100      	bne.n	800d128 <memset+0xa>
 800d126:	4770      	bx	lr
 800d128:	f803 1b01 	strb.w	r1, [r3], #1
 800d12c:	e7f9      	b.n	800d122 <memset+0x4>

0800d12e <strncmp>:
 800d12e:	b510      	push	{r4, lr}
 800d130:	b16a      	cbz	r2, 800d14e <strncmp+0x20>
 800d132:	3901      	subs	r1, #1
 800d134:	1884      	adds	r4, r0, r2
 800d136:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d13a:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800d13e:	429a      	cmp	r2, r3
 800d140:	d103      	bne.n	800d14a <strncmp+0x1c>
 800d142:	42a0      	cmp	r0, r4
 800d144:	d001      	beq.n	800d14a <strncmp+0x1c>
 800d146:	2a00      	cmp	r2, #0
 800d148:	d1f5      	bne.n	800d136 <strncmp+0x8>
 800d14a:	1ad0      	subs	r0, r2, r3
 800d14c:	bd10      	pop	{r4, pc}
 800d14e:	4610      	mov	r0, r2
 800d150:	e7fc      	b.n	800d14c <strncmp+0x1e>
	...

0800d154 <_close_r>:
 800d154:	b538      	push	{r3, r4, r5, lr}
 800d156:	2300      	movs	r3, #0
 800d158:	4d05      	ldr	r5, [pc, #20]	@ (800d170 <_close_r+0x1c>)
 800d15a:	4604      	mov	r4, r0
 800d15c:	4608      	mov	r0, r1
 800d15e:	602b      	str	r3, [r5, #0]
 800d160:	f7f5 f99d 	bl	800249e <_close>
 800d164:	1c43      	adds	r3, r0, #1
 800d166:	d102      	bne.n	800d16e <_close_r+0x1a>
 800d168:	682b      	ldr	r3, [r5, #0]
 800d16a:	b103      	cbz	r3, 800d16e <_close_r+0x1a>
 800d16c:	6023      	str	r3, [r4, #0]
 800d16e:	bd38      	pop	{r3, r4, r5, pc}
 800d170:	20001880 	.word	0x20001880

0800d174 <_lseek_r>:
 800d174:	b538      	push	{r3, r4, r5, lr}
 800d176:	4604      	mov	r4, r0
 800d178:	4608      	mov	r0, r1
 800d17a:	4611      	mov	r1, r2
 800d17c:	2200      	movs	r2, #0
 800d17e:	4d05      	ldr	r5, [pc, #20]	@ (800d194 <_lseek_r+0x20>)
 800d180:	602a      	str	r2, [r5, #0]
 800d182:	461a      	mov	r2, r3
 800d184:	f7f5 f9af 	bl	80024e6 <_lseek>
 800d188:	1c43      	adds	r3, r0, #1
 800d18a:	d102      	bne.n	800d192 <_lseek_r+0x1e>
 800d18c:	682b      	ldr	r3, [r5, #0]
 800d18e:	b103      	cbz	r3, 800d192 <_lseek_r+0x1e>
 800d190:	6023      	str	r3, [r4, #0]
 800d192:	bd38      	pop	{r3, r4, r5, pc}
 800d194:	20001880 	.word	0x20001880

0800d198 <_read_r>:
 800d198:	b538      	push	{r3, r4, r5, lr}
 800d19a:	4604      	mov	r4, r0
 800d19c:	4608      	mov	r0, r1
 800d19e:	4611      	mov	r1, r2
 800d1a0:	2200      	movs	r2, #0
 800d1a2:	4d05      	ldr	r5, [pc, #20]	@ (800d1b8 <_read_r+0x20>)
 800d1a4:	602a      	str	r2, [r5, #0]
 800d1a6:	461a      	mov	r2, r3
 800d1a8:	f7f5 f940 	bl	800242c <_read>
 800d1ac:	1c43      	adds	r3, r0, #1
 800d1ae:	d102      	bne.n	800d1b6 <_read_r+0x1e>
 800d1b0:	682b      	ldr	r3, [r5, #0]
 800d1b2:	b103      	cbz	r3, 800d1b6 <_read_r+0x1e>
 800d1b4:	6023      	str	r3, [r4, #0]
 800d1b6:	bd38      	pop	{r3, r4, r5, pc}
 800d1b8:	20001880 	.word	0x20001880

0800d1bc <_write_r>:
 800d1bc:	b538      	push	{r3, r4, r5, lr}
 800d1be:	4604      	mov	r4, r0
 800d1c0:	4608      	mov	r0, r1
 800d1c2:	4611      	mov	r1, r2
 800d1c4:	2200      	movs	r2, #0
 800d1c6:	4d05      	ldr	r5, [pc, #20]	@ (800d1dc <_write_r+0x20>)
 800d1c8:	602a      	str	r2, [r5, #0]
 800d1ca:	461a      	mov	r2, r3
 800d1cc:	f7f5 f94b 	bl	8002466 <_write>
 800d1d0:	1c43      	adds	r3, r0, #1
 800d1d2:	d102      	bne.n	800d1da <_write_r+0x1e>
 800d1d4:	682b      	ldr	r3, [r5, #0]
 800d1d6:	b103      	cbz	r3, 800d1da <_write_r+0x1e>
 800d1d8:	6023      	str	r3, [r4, #0]
 800d1da:	bd38      	pop	{r3, r4, r5, pc}
 800d1dc:	20001880 	.word	0x20001880

0800d1e0 <__errno>:
 800d1e0:	4b01      	ldr	r3, [pc, #4]	@ (800d1e8 <__errno+0x8>)
 800d1e2:	6818      	ldr	r0, [r3, #0]
 800d1e4:	4770      	bx	lr
 800d1e6:	bf00      	nop
 800d1e8:	200002f8 	.word	0x200002f8

0800d1ec <__libc_init_array>:
 800d1ec:	b570      	push	{r4, r5, r6, lr}
 800d1ee:	2600      	movs	r6, #0
 800d1f0:	4d0c      	ldr	r5, [pc, #48]	@ (800d224 <__libc_init_array+0x38>)
 800d1f2:	4c0d      	ldr	r4, [pc, #52]	@ (800d228 <__libc_init_array+0x3c>)
 800d1f4:	1b64      	subs	r4, r4, r5
 800d1f6:	10a4      	asrs	r4, r4, #2
 800d1f8:	42a6      	cmp	r6, r4
 800d1fa:	d109      	bne.n	800d210 <__libc_init_array+0x24>
 800d1fc:	f002 fe2e 	bl	800fe5c <_init>
 800d200:	2600      	movs	r6, #0
 800d202:	4d0a      	ldr	r5, [pc, #40]	@ (800d22c <__libc_init_array+0x40>)
 800d204:	4c0a      	ldr	r4, [pc, #40]	@ (800d230 <__libc_init_array+0x44>)
 800d206:	1b64      	subs	r4, r4, r5
 800d208:	10a4      	asrs	r4, r4, #2
 800d20a:	42a6      	cmp	r6, r4
 800d20c:	d105      	bne.n	800d21a <__libc_init_array+0x2e>
 800d20e:	bd70      	pop	{r4, r5, r6, pc}
 800d210:	f855 3b04 	ldr.w	r3, [r5], #4
 800d214:	4798      	blx	r3
 800d216:	3601      	adds	r6, #1
 800d218:	e7ee      	b.n	800d1f8 <__libc_init_array+0xc>
 800d21a:	f855 3b04 	ldr.w	r3, [r5], #4
 800d21e:	4798      	blx	r3
 800d220:	3601      	adds	r6, #1
 800d222:	e7f2      	b.n	800d20a <__libc_init_array+0x1e>
 800d224:	08010358 	.word	0x08010358
 800d228:	08010358 	.word	0x08010358
 800d22c:	08010358 	.word	0x08010358
 800d230:	0801035c 	.word	0x0801035c

0800d234 <__retarget_lock_init_recursive>:
 800d234:	4770      	bx	lr

0800d236 <__retarget_lock_acquire_recursive>:
 800d236:	4770      	bx	lr

0800d238 <__retarget_lock_release_recursive>:
 800d238:	4770      	bx	lr

0800d23a <memcpy>:
 800d23a:	440a      	add	r2, r1
 800d23c:	4291      	cmp	r1, r2
 800d23e:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 800d242:	d100      	bne.n	800d246 <memcpy+0xc>
 800d244:	4770      	bx	lr
 800d246:	b510      	push	{r4, lr}
 800d248:	f811 4b01 	ldrb.w	r4, [r1], #1
 800d24c:	4291      	cmp	r1, r2
 800d24e:	f803 4f01 	strb.w	r4, [r3, #1]!
 800d252:	d1f9      	bne.n	800d248 <memcpy+0xe>
 800d254:	bd10      	pop	{r4, pc}
	...

0800d258 <nan>:
 800d258:	2000      	movs	r0, #0
 800d25a:	4901      	ldr	r1, [pc, #4]	@ (800d260 <nan+0x8>)
 800d25c:	4770      	bx	lr
 800d25e:	bf00      	nop
 800d260:	7ff80000 	.word	0x7ff80000

0800d264 <_free_r>:
 800d264:	b538      	push	{r3, r4, r5, lr}
 800d266:	4605      	mov	r5, r0
 800d268:	2900      	cmp	r1, #0
 800d26a:	d040      	beq.n	800d2ee <_free_r+0x8a>
 800d26c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d270:	1f0c      	subs	r4, r1, #4
 800d272:	2b00      	cmp	r3, #0
 800d274:	bfb8      	it	lt
 800d276:	18e4      	addlt	r4, r4, r3
 800d278:	f000 fc2a 	bl	800dad0 <__malloc_lock>
 800d27c:	4a1c      	ldr	r2, [pc, #112]	@ (800d2f0 <_free_r+0x8c>)
 800d27e:	6813      	ldr	r3, [r2, #0]
 800d280:	b933      	cbnz	r3, 800d290 <_free_r+0x2c>
 800d282:	6063      	str	r3, [r4, #4]
 800d284:	6014      	str	r4, [r2, #0]
 800d286:	4628      	mov	r0, r5
 800d288:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d28c:	f000 bc26 	b.w	800dadc <__malloc_unlock>
 800d290:	42a3      	cmp	r3, r4
 800d292:	d908      	bls.n	800d2a6 <_free_r+0x42>
 800d294:	6820      	ldr	r0, [r4, #0]
 800d296:	1821      	adds	r1, r4, r0
 800d298:	428b      	cmp	r3, r1
 800d29a:	bf01      	itttt	eq
 800d29c:	6819      	ldreq	r1, [r3, #0]
 800d29e:	685b      	ldreq	r3, [r3, #4]
 800d2a0:	1809      	addeq	r1, r1, r0
 800d2a2:	6021      	streq	r1, [r4, #0]
 800d2a4:	e7ed      	b.n	800d282 <_free_r+0x1e>
 800d2a6:	461a      	mov	r2, r3
 800d2a8:	685b      	ldr	r3, [r3, #4]
 800d2aa:	b10b      	cbz	r3, 800d2b0 <_free_r+0x4c>
 800d2ac:	42a3      	cmp	r3, r4
 800d2ae:	d9fa      	bls.n	800d2a6 <_free_r+0x42>
 800d2b0:	6811      	ldr	r1, [r2, #0]
 800d2b2:	1850      	adds	r0, r2, r1
 800d2b4:	42a0      	cmp	r0, r4
 800d2b6:	d10b      	bne.n	800d2d0 <_free_r+0x6c>
 800d2b8:	6820      	ldr	r0, [r4, #0]
 800d2ba:	4401      	add	r1, r0
 800d2bc:	1850      	adds	r0, r2, r1
 800d2be:	4283      	cmp	r3, r0
 800d2c0:	6011      	str	r1, [r2, #0]
 800d2c2:	d1e0      	bne.n	800d286 <_free_r+0x22>
 800d2c4:	6818      	ldr	r0, [r3, #0]
 800d2c6:	685b      	ldr	r3, [r3, #4]
 800d2c8:	4408      	add	r0, r1
 800d2ca:	6010      	str	r0, [r2, #0]
 800d2cc:	6053      	str	r3, [r2, #4]
 800d2ce:	e7da      	b.n	800d286 <_free_r+0x22>
 800d2d0:	d902      	bls.n	800d2d8 <_free_r+0x74>
 800d2d2:	230c      	movs	r3, #12
 800d2d4:	602b      	str	r3, [r5, #0]
 800d2d6:	e7d6      	b.n	800d286 <_free_r+0x22>
 800d2d8:	6820      	ldr	r0, [r4, #0]
 800d2da:	1821      	adds	r1, r4, r0
 800d2dc:	428b      	cmp	r3, r1
 800d2de:	bf01      	itttt	eq
 800d2e0:	6819      	ldreq	r1, [r3, #0]
 800d2e2:	685b      	ldreq	r3, [r3, #4]
 800d2e4:	1809      	addeq	r1, r1, r0
 800d2e6:	6021      	streq	r1, [r4, #0]
 800d2e8:	6063      	str	r3, [r4, #4]
 800d2ea:	6054      	str	r4, [r2, #4]
 800d2ec:	e7cb      	b.n	800d286 <_free_r+0x22>
 800d2ee:	bd38      	pop	{r3, r4, r5, pc}
 800d2f0:	2000188c 	.word	0x2000188c

0800d2f4 <rshift>:
 800d2f4:	6903      	ldr	r3, [r0, #16]
 800d2f6:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800d2fa:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800d2fe:	f100 0414 	add.w	r4, r0, #20
 800d302:	ea4f 1261 	mov.w	r2, r1, asr #5
 800d306:	dd46      	ble.n	800d396 <rshift+0xa2>
 800d308:	f011 011f 	ands.w	r1, r1, #31
 800d30c:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800d310:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800d314:	d10c      	bne.n	800d330 <rshift+0x3c>
 800d316:	4629      	mov	r1, r5
 800d318:	f100 0710 	add.w	r7, r0, #16
 800d31c:	42b1      	cmp	r1, r6
 800d31e:	d335      	bcc.n	800d38c <rshift+0x98>
 800d320:	1a9b      	subs	r3, r3, r2
 800d322:	009b      	lsls	r3, r3, #2
 800d324:	1eea      	subs	r2, r5, #3
 800d326:	4296      	cmp	r6, r2
 800d328:	bf38      	it	cc
 800d32a:	2300      	movcc	r3, #0
 800d32c:	4423      	add	r3, r4
 800d32e:	e015      	b.n	800d35c <rshift+0x68>
 800d330:	46a1      	mov	r9, r4
 800d332:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800d336:	f1c1 0820 	rsb	r8, r1, #32
 800d33a:	40cf      	lsrs	r7, r1
 800d33c:	f105 0e04 	add.w	lr, r5, #4
 800d340:	4576      	cmp	r6, lr
 800d342:	46f4      	mov	ip, lr
 800d344:	d816      	bhi.n	800d374 <rshift+0x80>
 800d346:	1a9a      	subs	r2, r3, r2
 800d348:	0092      	lsls	r2, r2, #2
 800d34a:	3a04      	subs	r2, #4
 800d34c:	3501      	adds	r5, #1
 800d34e:	42ae      	cmp	r6, r5
 800d350:	bf38      	it	cc
 800d352:	2200      	movcc	r2, #0
 800d354:	18a3      	adds	r3, r4, r2
 800d356:	50a7      	str	r7, [r4, r2]
 800d358:	b107      	cbz	r7, 800d35c <rshift+0x68>
 800d35a:	3304      	adds	r3, #4
 800d35c:	42a3      	cmp	r3, r4
 800d35e:	eba3 0204 	sub.w	r2, r3, r4
 800d362:	bf08      	it	eq
 800d364:	2300      	moveq	r3, #0
 800d366:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800d36a:	6102      	str	r2, [r0, #16]
 800d36c:	bf08      	it	eq
 800d36e:	6143      	streq	r3, [r0, #20]
 800d370:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d374:	f8dc c000 	ldr.w	ip, [ip]
 800d378:	fa0c fc08 	lsl.w	ip, ip, r8
 800d37c:	ea4c 0707 	orr.w	r7, ip, r7
 800d380:	f849 7b04 	str.w	r7, [r9], #4
 800d384:	f85e 7b04 	ldr.w	r7, [lr], #4
 800d388:	40cf      	lsrs	r7, r1
 800d38a:	e7d9      	b.n	800d340 <rshift+0x4c>
 800d38c:	f851 cb04 	ldr.w	ip, [r1], #4
 800d390:	f847 cf04 	str.w	ip, [r7, #4]!
 800d394:	e7c2      	b.n	800d31c <rshift+0x28>
 800d396:	4623      	mov	r3, r4
 800d398:	e7e0      	b.n	800d35c <rshift+0x68>

0800d39a <__hexdig_fun>:
 800d39a:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800d39e:	2b09      	cmp	r3, #9
 800d3a0:	d802      	bhi.n	800d3a8 <__hexdig_fun+0xe>
 800d3a2:	3820      	subs	r0, #32
 800d3a4:	b2c0      	uxtb	r0, r0
 800d3a6:	4770      	bx	lr
 800d3a8:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800d3ac:	2b05      	cmp	r3, #5
 800d3ae:	d801      	bhi.n	800d3b4 <__hexdig_fun+0x1a>
 800d3b0:	3847      	subs	r0, #71	@ 0x47
 800d3b2:	e7f7      	b.n	800d3a4 <__hexdig_fun+0xa>
 800d3b4:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800d3b8:	2b05      	cmp	r3, #5
 800d3ba:	d801      	bhi.n	800d3c0 <__hexdig_fun+0x26>
 800d3bc:	3827      	subs	r0, #39	@ 0x27
 800d3be:	e7f1      	b.n	800d3a4 <__hexdig_fun+0xa>
 800d3c0:	2000      	movs	r0, #0
 800d3c2:	4770      	bx	lr

0800d3c4 <__gethex>:
 800d3c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d3c8:	468a      	mov	sl, r1
 800d3ca:	4690      	mov	r8, r2
 800d3cc:	b085      	sub	sp, #20
 800d3ce:	9302      	str	r3, [sp, #8]
 800d3d0:	680b      	ldr	r3, [r1, #0]
 800d3d2:	9001      	str	r0, [sp, #4]
 800d3d4:	1c9c      	adds	r4, r3, #2
 800d3d6:	46a1      	mov	r9, r4
 800d3d8:	f814 0b01 	ldrb.w	r0, [r4], #1
 800d3dc:	2830      	cmp	r0, #48	@ 0x30
 800d3de:	d0fa      	beq.n	800d3d6 <__gethex+0x12>
 800d3e0:	eba9 0303 	sub.w	r3, r9, r3
 800d3e4:	f1a3 0b02 	sub.w	fp, r3, #2
 800d3e8:	f7ff ffd7 	bl	800d39a <__hexdig_fun>
 800d3ec:	4605      	mov	r5, r0
 800d3ee:	2800      	cmp	r0, #0
 800d3f0:	d168      	bne.n	800d4c4 <__gethex+0x100>
 800d3f2:	2201      	movs	r2, #1
 800d3f4:	4648      	mov	r0, r9
 800d3f6:	499f      	ldr	r1, [pc, #636]	@ (800d674 <__gethex+0x2b0>)
 800d3f8:	f7ff fe99 	bl	800d12e <strncmp>
 800d3fc:	4607      	mov	r7, r0
 800d3fe:	2800      	cmp	r0, #0
 800d400:	d167      	bne.n	800d4d2 <__gethex+0x10e>
 800d402:	f899 0001 	ldrb.w	r0, [r9, #1]
 800d406:	4626      	mov	r6, r4
 800d408:	f7ff ffc7 	bl	800d39a <__hexdig_fun>
 800d40c:	2800      	cmp	r0, #0
 800d40e:	d062      	beq.n	800d4d6 <__gethex+0x112>
 800d410:	4623      	mov	r3, r4
 800d412:	7818      	ldrb	r0, [r3, #0]
 800d414:	4699      	mov	r9, r3
 800d416:	2830      	cmp	r0, #48	@ 0x30
 800d418:	f103 0301 	add.w	r3, r3, #1
 800d41c:	d0f9      	beq.n	800d412 <__gethex+0x4e>
 800d41e:	f7ff ffbc 	bl	800d39a <__hexdig_fun>
 800d422:	fab0 f580 	clz	r5, r0
 800d426:	f04f 0b01 	mov.w	fp, #1
 800d42a:	096d      	lsrs	r5, r5, #5
 800d42c:	464a      	mov	r2, r9
 800d42e:	4616      	mov	r6, r2
 800d430:	7830      	ldrb	r0, [r6, #0]
 800d432:	3201      	adds	r2, #1
 800d434:	f7ff ffb1 	bl	800d39a <__hexdig_fun>
 800d438:	2800      	cmp	r0, #0
 800d43a:	d1f8      	bne.n	800d42e <__gethex+0x6a>
 800d43c:	2201      	movs	r2, #1
 800d43e:	4630      	mov	r0, r6
 800d440:	498c      	ldr	r1, [pc, #560]	@ (800d674 <__gethex+0x2b0>)
 800d442:	f7ff fe74 	bl	800d12e <strncmp>
 800d446:	2800      	cmp	r0, #0
 800d448:	d13f      	bne.n	800d4ca <__gethex+0x106>
 800d44a:	b944      	cbnz	r4, 800d45e <__gethex+0x9a>
 800d44c:	1c74      	adds	r4, r6, #1
 800d44e:	4622      	mov	r2, r4
 800d450:	4616      	mov	r6, r2
 800d452:	7830      	ldrb	r0, [r6, #0]
 800d454:	3201      	adds	r2, #1
 800d456:	f7ff ffa0 	bl	800d39a <__hexdig_fun>
 800d45a:	2800      	cmp	r0, #0
 800d45c:	d1f8      	bne.n	800d450 <__gethex+0x8c>
 800d45e:	1ba4      	subs	r4, r4, r6
 800d460:	00a7      	lsls	r7, r4, #2
 800d462:	7833      	ldrb	r3, [r6, #0]
 800d464:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800d468:	2b50      	cmp	r3, #80	@ 0x50
 800d46a:	d13e      	bne.n	800d4ea <__gethex+0x126>
 800d46c:	7873      	ldrb	r3, [r6, #1]
 800d46e:	2b2b      	cmp	r3, #43	@ 0x2b
 800d470:	d033      	beq.n	800d4da <__gethex+0x116>
 800d472:	2b2d      	cmp	r3, #45	@ 0x2d
 800d474:	d034      	beq.n	800d4e0 <__gethex+0x11c>
 800d476:	2400      	movs	r4, #0
 800d478:	1c71      	adds	r1, r6, #1
 800d47a:	7808      	ldrb	r0, [r1, #0]
 800d47c:	f7ff ff8d 	bl	800d39a <__hexdig_fun>
 800d480:	1e43      	subs	r3, r0, #1
 800d482:	b2db      	uxtb	r3, r3
 800d484:	2b18      	cmp	r3, #24
 800d486:	d830      	bhi.n	800d4ea <__gethex+0x126>
 800d488:	f1a0 0210 	sub.w	r2, r0, #16
 800d48c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800d490:	f7ff ff83 	bl	800d39a <__hexdig_fun>
 800d494:	f100 3cff 	add.w	ip, r0, #4294967295	@ 0xffffffff
 800d498:	fa5f fc8c 	uxtb.w	ip, ip
 800d49c:	f1bc 0f18 	cmp.w	ip, #24
 800d4a0:	f04f 030a 	mov.w	r3, #10
 800d4a4:	d91e      	bls.n	800d4e4 <__gethex+0x120>
 800d4a6:	b104      	cbz	r4, 800d4aa <__gethex+0xe6>
 800d4a8:	4252      	negs	r2, r2
 800d4aa:	4417      	add	r7, r2
 800d4ac:	f8ca 1000 	str.w	r1, [sl]
 800d4b0:	b1ed      	cbz	r5, 800d4ee <__gethex+0x12a>
 800d4b2:	f1bb 0f00 	cmp.w	fp, #0
 800d4b6:	bf0c      	ite	eq
 800d4b8:	2506      	moveq	r5, #6
 800d4ba:	2500      	movne	r5, #0
 800d4bc:	4628      	mov	r0, r5
 800d4be:	b005      	add	sp, #20
 800d4c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d4c4:	2500      	movs	r5, #0
 800d4c6:	462c      	mov	r4, r5
 800d4c8:	e7b0      	b.n	800d42c <__gethex+0x68>
 800d4ca:	2c00      	cmp	r4, #0
 800d4cc:	d1c7      	bne.n	800d45e <__gethex+0x9a>
 800d4ce:	4627      	mov	r7, r4
 800d4d0:	e7c7      	b.n	800d462 <__gethex+0x9e>
 800d4d2:	464e      	mov	r6, r9
 800d4d4:	462f      	mov	r7, r5
 800d4d6:	2501      	movs	r5, #1
 800d4d8:	e7c3      	b.n	800d462 <__gethex+0x9e>
 800d4da:	2400      	movs	r4, #0
 800d4dc:	1cb1      	adds	r1, r6, #2
 800d4de:	e7cc      	b.n	800d47a <__gethex+0xb6>
 800d4e0:	2401      	movs	r4, #1
 800d4e2:	e7fb      	b.n	800d4dc <__gethex+0x118>
 800d4e4:	fb03 0002 	mla	r0, r3, r2, r0
 800d4e8:	e7ce      	b.n	800d488 <__gethex+0xc4>
 800d4ea:	4631      	mov	r1, r6
 800d4ec:	e7de      	b.n	800d4ac <__gethex+0xe8>
 800d4ee:	4629      	mov	r1, r5
 800d4f0:	eba6 0309 	sub.w	r3, r6, r9
 800d4f4:	3b01      	subs	r3, #1
 800d4f6:	2b07      	cmp	r3, #7
 800d4f8:	dc0a      	bgt.n	800d510 <__gethex+0x14c>
 800d4fa:	9801      	ldr	r0, [sp, #4]
 800d4fc:	f000 faf4 	bl	800dae8 <_Balloc>
 800d500:	4604      	mov	r4, r0
 800d502:	b940      	cbnz	r0, 800d516 <__gethex+0x152>
 800d504:	4602      	mov	r2, r0
 800d506:	21e4      	movs	r1, #228	@ 0xe4
 800d508:	4b5b      	ldr	r3, [pc, #364]	@ (800d678 <__gethex+0x2b4>)
 800d50a:	485c      	ldr	r0, [pc, #368]	@ (800d67c <__gethex+0x2b8>)
 800d50c:	f001 f9bc 	bl	800e888 <__assert_func>
 800d510:	3101      	adds	r1, #1
 800d512:	105b      	asrs	r3, r3, #1
 800d514:	e7ef      	b.n	800d4f6 <__gethex+0x132>
 800d516:	2300      	movs	r3, #0
 800d518:	f100 0a14 	add.w	sl, r0, #20
 800d51c:	4655      	mov	r5, sl
 800d51e:	469b      	mov	fp, r3
 800d520:	45b1      	cmp	r9, r6
 800d522:	d337      	bcc.n	800d594 <__gethex+0x1d0>
 800d524:	f845 bb04 	str.w	fp, [r5], #4
 800d528:	eba5 050a 	sub.w	r5, r5, sl
 800d52c:	10ad      	asrs	r5, r5, #2
 800d52e:	6125      	str	r5, [r4, #16]
 800d530:	4658      	mov	r0, fp
 800d532:	f000 fbcb 	bl	800dccc <__hi0bits>
 800d536:	016d      	lsls	r5, r5, #5
 800d538:	f8d8 6000 	ldr.w	r6, [r8]
 800d53c:	1a2d      	subs	r5, r5, r0
 800d53e:	42b5      	cmp	r5, r6
 800d540:	dd54      	ble.n	800d5ec <__gethex+0x228>
 800d542:	1bad      	subs	r5, r5, r6
 800d544:	4629      	mov	r1, r5
 800d546:	4620      	mov	r0, r4
 800d548:	f000 ff69 	bl	800e41e <__any_on>
 800d54c:	4681      	mov	r9, r0
 800d54e:	b178      	cbz	r0, 800d570 <__gethex+0x1ac>
 800d550:	f04f 0901 	mov.w	r9, #1
 800d554:	1e6b      	subs	r3, r5, #1
 800d556:	1159      	asrs	r1, r3, #5
 800d558:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800d55c:	f003 021f 	and.w	r2, r3, #31
 800d560:	fa09 f202 	lsl.w	r2, r9, r2
 800d564:	420a      	tst	r2, r1
 800d566:	d003      	beq.n	800d570 <__gethex+0x1ac>
 800d568:	454b      	cmp	r3, r9
 800d56a:	dc36      	bgt.n	800d5da <__gethex+0x216>
 800d56c:	f04f 0902 	mov.w	r9, #2
 800d570:	4629      	mov	r1, r5
 800d572:	4620      	mov	r0, r4
 800d574:	f7ff febe 	bl	800d2f4 <rshift>
 800d578:	442f      	add	r7, r5
 800d57a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800d57e:	42bb      	cmp	r3, r7
 800d580:	da42      	bge.n	800d608 <__gethex+0x244>
 800d582:	4621      	mov	r1, r4
 800d584:	9801      	ldr	r0, [sp, #4]
 800d586:	f000 faef 	bl	800db68 <_Bfree>
 800d58a:	2300      	movs	r3, #0
 800d58c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800d58e:	25a3      	movs	r5, #163	@ 0xa3
 800d590:	6013      	str	r3, [r2, #0]
 800d592:	e793      	b.n	800d4bc <__gethex+0xf8>
 800d594:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800d598:	2a2e      	cmp	r2, #46	@ 0x2e
 800d59a:	d012      	beq.n	800d5c2 <__gethex+0x1fe>
 800d59c:	2b20      	cmp	r3, #32
 800d59e:	d104      	bne.n	800d5aa <__gethex+0x1e6>
 800d5a0:	f845 bb04 	str.w	fp, [r5], #4
 800d5a4:	f04f 0b00 	mov.w	fp, #0
 800d5a8:	465b      	mov	r3, fp
 800d5aa:	7830      	ldrb	r0, [r6, #0]
 800d5ac:	9303      	str	r3, [sp, #12]
 800d5ae:	f7ff fef4 	bl	800d39a <__hexdig_fun>
 800d5b2:	9b03      	ldr	r3, [sp, #12]
 800d5b4:	f000 000f 	and.w	r0, r0, #15
 800d5b8:	4098      	lsls	r0, r3
 800d5ba:	ea4b 0b00 	orr.w	fp, fp, r0
 800d5be:	3304      	adds	r3, #4
 800d5c0:	e7ae      	b.n	800d520 <__gethex+0x15c>
 800d5c2:	45b1      	cmp	r9, r6
 800d5c4:	d8ea      	bhi.n	800d59c <__gethex+0x1d8>
 800d5c6:	2201      	movs	r2, #1
 800d5c8:	4630      	mov	r0, r6
 800d5ca:	492a      	ldr	r1, [pc, #168]	@ (800d674 <__gethex+0x2b0>)
 800d5cc:	9303      	str	r3, [sp, #12]
 800d5ce:	f7ff fdae 	bl	800d12e <strncmp>
 800d5d2:	9b03      	ldr	r3, [sp, #12]
 800d5d4:	2800      	cmp	r0, #0
 800d5d6:	d1e1      	bne.n	800d59c <__gethex+0x1d8>
 800d5d8:	e7a2      	b.n	800d520 <__gethex+0x15c>
 800d5da:	4620      	mov	r0, r4
 800d5dc:	1ea9      	subs	r1, r5, #2
 800d5de:	f000 ff1e 	bl	800e41e <__any_on>
 800d5e2:	2800      	cmp	r0, #0
 800d5e4:	d0c2      	beq.n	800d56c <__gethex+0x1a8>
 800d5e6:	f04f 0903 	mov.w	r9, #3
 800d5ea:	e7c1      	b.n	800d570 <__gethex+0x1ac>
 800d5ec:	da09      	bge.n	800d602 <__gethex+0x23e>
 800d5ee:	1b75      	subs	r5, r6, r5
 800d5f0:	4621      	mov	r1, r4
 800d5f2:	462a      	mov	r2, r5
 800d5f4:	9801      	ldr	r0, [sp, #4]
 800d5f6:	f000 fcc7 	bl	800df88 <__lshift>
 800d5fa:	4604      	mov	r4, r0
 800d5fc:	1b7f      	subs	r7, r7, r5
 800d5fe:	f100 0a14 	add.w	sl, r0, #20
 800d602:	f04f 0900 	mov.w	r9, #0
 800d606:	e7b8      	b.n	800d57a <__gethex+0x1b6>
 800d608:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800d60c:	42bd      	cmp	r5, r7
 800d60e:	dd6f      	ble.n	800d6f0 <__gethex+0x32c>
 800d610:	1bed      	subs	r5, r5, r7
 800d612:	42ae      	cmp	r6, r5
 800d614:	dc34      	bgt.n	800d680 <__gethex+0x2bc>
 800d616:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800d61a:	2b02      	cmp	r3, #2
 800d61c:	d022      	beq.n	800d664 <__gethex+0x2a0>
 800d61e:	2b03      	cmp	r3, #3
 800d620:	d024      	beq.n	800d66c <__gethex+0x2a8>
 800d622:	2b01      	cmp	r3, #1
 800d624:	d115      	bne.n	800d652 <__gethex+0x28e>
 800d626:	42ae      	cmp	r6, r5
 800d628:	d113      	bne.n	800d652 <__gethex+0x28e>
 800d62a:	2e01      	cmp	r6, #1
 800d62c:	d10b      	bne.n	800d646 <__gethex+0x282>
 800d62e:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800d632:	9a02      	ldr	r2, [sp, #8]
 800d634:	2562      	movs	r5, #98	@ 0x62
 800d636:	6013      	str	r3, [r2, #0]
 800d638:	2301      	movs	r3, #1
 800d63a:	6123      	str	r3, [r4, #16]
 800d63c:	f8ca 3000 	str.w	r3, [sl]
 800d640:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800d642:	601c      	str	r4, [r3, #0]
 800d644:	e73a      	b.n	800d4bc <__gethex+0xf8>
 800d646:	4620      	mov	r0, r4
 800d648:	1e71      	subs	r1, r6, #1
 800d64a:	f000 fee8 	bl	800e41e <__any_on>
 800d64e:	2800      	cmp	r0, #0
 800d650:	d1ed      	bne.n	800d62e <__gethex+0x26a>
 800d652:	4621      	mov	r1, r4
 800d654:	9801      	ldr	r0, [sp, #4]
 800d656:	f000 fa87 	bl	800db68 <_Bfree>
 800d65a:	2300      	movs	r3, #0
 800d65c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800d65e:	2550      	movs	r5, #80	@ 0x50
 800d660:	6013      	str	r3, [r2, #0]
 800d662:	e72b      	b.n	800d4bc <__gethex+0xf8>
 800d664:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d666:	2b00      	cmp	r3, #0
 800d668:	d1f3      	bne.n	800d652 <__gethex+0x28e>
 800d66a:	e7e0      	b.n	800d62e <__gethex+0x26a>
 800d66c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d66e:	2b00      	cmp	r3, #0
 800d670:	d1dd      	bne.n	800d62e <__gethex+0x26a>
 800d672:	e7ee      	b.n	800d652 <__gethex+0x28e>
 800d674:	0800ff0e 	.word	0x0800ff0e
 800d678:	0800ff43 	.word	0x0800ff43
 800d67c:	0800ff54 	.word	0x0800ff54
 800d680:	1e6f      	subs	r7, r5, #1
 800d682:	f1b9 0f00 	cmp.w	r9, #0
 800d686:	d130      	bne.n	800d6ea <__gethex+0x326>
 800d688:	b127      	cbz	r7, 800d694 <__gethex+0x2d0>
 800d68a:	4639      	mov	r1, r7
 800d68c:	4620      	mov	r0, r4
 800d68e:	f000 fec6 	bl	800e41e <__any_on>
 800d692:	4681      	mov	r9, r0
 800d694:	2301      	movs	r3, #1
 800d696:	4629      	mov	r1, r5
 800d698:	1b76      	subs	r6, r6, r5
 800d69a:	2502      	movs	r5, #2
 800d69c:	117a      	asrs	r2, r7, #5
 800d69e:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800d6a2:	f007 071f 	and.w	r7, r7, #31
 800d6a6:	40bb      	lsls	r3, r7
 800d6a8:	4213      	tst	r3, r2
 800d6aa:	4620      	mov	r0, r4
 800d6ac:	bf18      	it	ne
 800d6ae:	f049 0902 	orrne.w	r9, r9, #2
 800d6b2:	f7ff fe1f 	bl	800d2f4 <rshift>
 800d6b6:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800d6ba:	f1b9 0f00 	cmp.w	r9, #0
 800d6be:	d047      	beq.n	800d750 <__gethex+0x38c>
 800d6c0:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800d6c4:	2b02      	cmp	r3, #2
 800d6c6:	d015      	beq.n	800d6f4 <__gethex+0x330>
 800d6c8:	2b03      	cmp	r3, #3
 800d6ca:	d017      	beq.n	800d6fc <__gethex+0x338>
 800d6cc:	2b01      	cmp	r3, #1
 800d6ce:	d109      	bne.n	800d6e4 <__gethex+0x320>
 800d6d0:	f019 0f02 	tst.w	r9, #2
 800d6d4:	d006      	beq.n	800d6e4 <__gethex+0x320>
 800d6d6:	f8da 3000 	ldr.w	r3, [sl]
 800d6da:	ea49 0903 	orr.w	r9, r9, r3
 800d6de:	f019 0f01 	tst.w	r9, #1
 800d6e2:	d10e      	bne.n	800d702 <__gethex+0x33e>
 800d6e4:	f045 0510 	orr.w	r5, r5, #16
 800d6e8:	e032      	b.n	800d750 <__gethex+0x38c>
 800d6ea:	f04f 0901 	mov.w	r9, #1
 800d6ee:	e7d1      	b.n	800d694 <__gethex+0x2d0>
 800d6f0:	2501      	movs	r5, #1
 800d6f2:	e7e2      	b.n	800d6ba <__gethex+0x2f6>
 800d6f4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d6f6:	f1c3 0301 	rsb	r3, r3, #1
 800d6fa:	930f      	str	r3, [sp, #60]	@ 0x3c
 800d6fc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d6fe:	2b00      	cmp	r3, #0
 800d700:	d0f0      	beq.n	800d6e4 <__gethex+0x320>
 800d702:	f04f 0c00 	mov.w	ip, #0
 800d706:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800d70a:	f104 0314 	add.w	r3, r4, #20
 800d70e:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800d712:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800d716:	4618      	mov	r0, r3
 800d718:	f853 2b04 	ldr.w	r2, [r3], #4
 800d71c:	f1b2 3fff 	cmp.w	r2, #4294967295	@ 0xffffffff
 800d720:	d01b      	beq.n	800d75a <__gethex+0x396>
 800d722:	3201      	adds	r2, #1
 800d724:	6002      	str	r2, [r0, #0]
 800d726:	2d02      	cmp	r5, #2
 800d728:	f104 0314 	add.w	r3, r4, #20
 800d72c:	d13c      	bne.n	800d7a8 <__gethex+0x3e4>
 800d72e:	f8d8 2000 	ldr.w	r2, [r8]
 800d732:	3a01      	subs	r2, #1
 800d734:	42b2      	cmp	r2, r6
 800d736:	d109      	bne.n	800d74c <__gethex+0x388>
 800d738:	2201      	movs	r2, #1
 800d73a:	1171      	asrs	r1, r6, #5
 800d73c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800d740:	f006 061f 	and.w	r6, r6, #31
 800d744:	fa02 f606 	lsl.w	r6, r2, r6
 800d748:	421e      	tst	r6, r3
 800d74a:	d13a      	bne.n	800d7c2 <__gethex+0x3fe>
 800d74c:	f045 0520 	orr.w	r5, r5, #32
 800d750:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800d752:	601c      	str	r4, [r3, #0]
 800d754:	9b02      	ldr	r3, [sp, #8]
 800d756:	601f      	str	r7, [r3, #0]
 800d758:	e6b0      	b.n	800d4bc <__gethex+0xf8>
 800d75a:	4299      	cmp	r1, r3
 800d75c:	f843 cc04 	str.w	ip, [r3, #-4]
 800d760:	d8d9      	bhi.n	800d716 <__gethex+0x352>
 800d762:	68a3      	ldr	r3, [r4, #8]
 800d764:	459b      	cmp	fp, r3
 800d766:	db17      	blt.n	800d798 <__gethex+0x3d4>
 800d768:	6861      	ldr	r1, [r4, #4]
 800d76a:	9801      	ldr	r0, [sp, #4]
 800d76c:	3101      	adds	r1, #1
 800d76e:	f000 f9bb 	bl	800dae8 <_Balloc>
 800d772:	4681      	mov	r9, r0
 800d774:	b918      	cbnz	r0, 800d77e <__gethex+0x3ba>
 800d776:	4602      	mov	r2, r0
 800d778:	2184      	movs	r1, #132	@ 0x84
 800d77a:	4b19      	ldr	r3, [pc, #100]	@ (800d7e0 <__gethex+0x41c>)
 800d77c:	e6c5      	b.n	800d50a <__gethex+0x146>
 800d77e:	6922      	ldr	r2, [r4, #16]
 800d780:	f104 010c 	add.w	r1, r4, #12
 800d784:	3202      	adds	r2, #2
 800d786:	0092      	lsls	r2, r2, #2
 800d788:	300c      	adds	r0, #12
 800d78a:	f7ff fd56 	bl	800d23a <memcpy>
 800d78e:	4621      	mov	r1, r4
 800d790:	9801      	ldr	r0, [sp, #4]
 800d792:	f000 f9e9 	bl	800db68 <_Bfree>
 800d796:	464c      	mov	r4, r9
 800d798:	6923      	ldr	r3, [r4, #16]
 800d79a:	1c5a      	adds	r2, r3, #1
 800d79c:	6122      	str	r2, [r4, #16]
 800d79e:	2201      	movs	r2, #1
 800d7a0:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800d7a4:	615a      	str	r2, [r3, #20]
 800d7a6:	e7be      	b.n	800d726 <__gethex+0x362>
 800d7a8:	6922      	ldr	r2, [r4, #16]
 800d7aa:	455a      	cmp	r2, fp
 800d7ac:	dd0b      	ble.n	800d7c6 <__gethex+0x402>
 800d7ae:	2101      	movs	r1, #1
 800d7b0:	4620      	mov	r0, r4
 800d7b2:	f7ff fd9f 	bl	800d2f4 <rshift>
 800d7b6:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800d7ba:	3701      	adds	r7, #1
 800d7bc:	42bb      	cmp	r3, r7
 800d7be:	f6ff aee0 	blt.w	800d582 <__gethex+0x1be>
 800d7c2:	2501      	movs	r5, #1
 800d7c4:	e7c2      	b.n	800d74c <__gethex+0x388>
 800d7c6:	f016 061f 	ands.w	r6, r6, #31
 800d7ca:	d0fa      	beq.n	800d7c2 <__gethex+0x3fe>
 800d7cc:	4453      	add	r3, sl
 800d7ce:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800d7d2:	f000 fa7b 	bl	800dccc <__hi0bits>
 800d7d6:	f1c6 0620 	rsb	r6, r6, #32
 800d7da:	42b0      	cmp	r0, r6
 800d7dc:	dbe7      	blt.n	800d7ae <__gethex+0x3ea>
 800d7de:	e7f0      	b.n	800d7c2 <__gethex+0x3fe>
 800d7e0:	0800ff43 	.word	0x0800ff43

0800d7e4 <L_shift>:
 800d7e4:	f1c2 0208 	rsb	r2, r2, #8
 800d7e8:	0092      	lsls	r2, r2, #2
 800d7ea:	b570      	push	{r4, r5, r6, lr}
 800d7ec:	f1c2 0620 	rsb	r6, r2, #32
 800d7f0:	6843      	ldr	r3, [r0, #4]
 800d7f2:	6804      	ldr	r4, [r0, #0]
 800d7f4:	fa03 f506 	lsl.w	r5, r3, r6
 800d7f8:	432c      	orrs	r4, r5
 800d7fa:	40d3      	lsrs	r3, r2
 800d7fc:	6004      	str	r4, [r0, #0]
 800d7fe:	f840 3f04 	str.w	r3, [r0, #4]!
 800d802:	4288      	cmp	r0, r1
 800d804:	d3f4      	bcc.n	800d7f0 <L_shift+0xc>
 800d806:	bd70      	pop	{r4, r5, r6, pc}

0800d808 <__match>:
 800d808:	b530      	push	{r4, r5, lr}
 800d80a:	6803      	ldr	r3, [r0, #0]
 800d80c:	3301      	adds	r3, #1
 800d80e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800d812:	b914      	cbnz	r4, 800d81a <__match+0x12>
 800d814:	6003      	str	r3, [r0, #0]
 800d816:	2001      	movs	r0, #1
 800d818:	bd30      	pop	{r4, r5, pc}
 800d81a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d81e:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800d822:	2d19      	cmp	r5, #25
 800d824:	bf98      	it	ls
 800d826:	3220      	addls	r2, #32
 800d828:	42a2      	cmp	r2, r4
 800d82a:	d0f0      	beq.n	800d80e <__match+0x6>
 800d82c:	2000      	movs	r0, #0
 800d82e:	e7f3      	b.n	800d818 <__match+0x10>

0800d830 <__hexnan>:
 800d830:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d834:	2500      	movs	r5, #0
 800d836:	680b      	ldr	r3, [r1, #0]
 800d838:	4682      	mov	sl, r0
 800d83a:	115e      	asrs	r6, r3, #5
 800d83c:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800d840:	f013 031f 	ands.w	r3, r3, #31
 800d844:	bf18      	it	ne
 800d846:	3604      	addne	r6, #4
 800d848:	1f37      	subs	r7, r6, #4
 800d84a:	4690      	mov	r8, r2
 800d84c:	46b9      	mov	r9, r7
 800d84e:	463c      	mov	r4, r7
 800d850:	46ab      	mov	fp, r5
 800d852:	b087      	sub	sp, #28
 800d854:	6801      	ldr	r1, [r0, #0]
 800d856:	9301      	str	r3, [sp, #4]
 800d858:	f846 5c04 	str.w	r5, [r6, #-4]
 800d85c:	9502      	str	r5, [sp, #8]
 800d85e:	784a      	ldrb	r2, [r1, #1]
 800d860:	1c4b      	adds	r3, r1, #1
 800d862:	9303      	str	r3, [sp, #12]
 800d864:	b342      	cbz	r2, 800d8b8 <__hexnan+0x88>
 800d866:	4610      	mov	r0, r2
 800d868:	9105      	str	r1, [sp, #20]
 800d86a:	9204      	str	r2, [sp, #16]
 800d86c:	f7ff fd95 	bl	800d39a <__hexdig_fun>
 800d870:	2800      	cmp	r0, #0
 800d872:	d151      	bne.n	800d918 <__hexnan+0xe8>
 800d874:	9a04      	ldr	r2, [sp, #16]
 800d876:	9905      	ldr	r1, [sp, #20]
 800d878:	2a20      	cmp	r2, #32
 800d87a:	d818      	bhi.n	800d8ae <__hexnan+0x7e>
 800d87c:	9b02      	ldr	r3, [sp, #8]
 800d87e:	459b      	cmp	fp, r3
 800d880:	dd13      	ble.n	800d8aa <__hexnan+0x7a>
 800d882:	454c      	cmp	r4, r9
 800d884:	d206      	bcs.n	800d894 <__hexnan+0x64>
 800d886:	2d07      	cmp	r5, #7
 800d888:	dc04      	bgt.n	800d894 <__hexnan+0x64>
 800d88a:	462a      	mov	r2, r5
 800d88c:	4649      	mov	r1, r9
 800d88e:	4620      	mov	r0, r4
 800d890:	f7ff ffa8 	bl	800d7e4 <L_shift>
 800d894:	4544      	cmp	r4, r8
 800d896:	d952      	bls.n	800d93e <__hexnan+0x10e>
 800d898:	2300      	movs	r3, #0
 800d89a:	f1a4 0904 	sub.w	r9, r4, #4
 800d89e:	f844 3c04 	str.w	r3, [r4, #-4]
 800d8a2:	461d      	mov	r5, r3
 800d8a4:	464c      	mov	r4, r9
 800d8a6:	f8cd b008 	str.w	fp, [sp, #8]
 800d8aa:	9903      	ldr	r1, [sp, #12]
 800d8ac:	e7d7      	b.n	800d85e <__hexnan+0x2e>
 800d8ae:	2a29      	cmp	r2, #41	@ 0x29
 800d8b0:	d157      	bne.n	800d962 <__hexnan+0x132>
 800d8b2:	3102      	adds	r1, #2
 800d8b4:	f8ca 1000 	str.w	r1, [sl]
 800d8b8:	f1bb 0f00 	cmp.w	fp, #0
 800d8bc:	d051      	beq.n	800d962 <__hexnan+0x132>
 800d8be:	454c      	cmp	r4, r9
 800d8c0:	d206      	bcs.n	800d8d0 <__hexnan+0xa0>
 800d8c2:	2d07      	cmp	r5, #7
 800d8c4:	dc04      	bgt.n	800d8d0 <__hexnan+0xa0>
 800d8c6:	462a      	mov	r2, r5
 800d8c8:	4649      	mov	r1, r9
 800d8ca:	4620      	mov	r0, r4
 800d8cc:	f7ff ff8a 	bl	800d7e4 <L_shift>
 800d8d0:	4544      	cmp	r4, r8
 800d8d2:	d936      	bls.n	800d942 <__hexnan+0x112>
 800d8d4:	4623      	mov	r3, r4
 800d8d6:	f1a8 0204 	sub.w	r2, r8, #4
 800d8da:	f853 1b04 	ldr.w	r1, [r3], #4
 800d8de:	429f      	cmp	r7, r3
 800d8e0:	f842 1f04 	str.w	r1, [r2, #4]!
 800d8e4:	d2f9      	bcs.n	800d8da <__hexnan+0xaa>
 800d8e6:	1b3b      	subs	r3, r7, r4
 800d8e8:	f023 0303 	bic.w	r3, r3, #3
 800d8ec:	3304      	adds	r3, #4
 800d8ee:	3401      	adds	r4, #1
 800d8f0:	3e03      	subs	r6, #3
 800d8f2:	42b4      	cmp	r4, r6
 800d8f4:	bf88      	it	hi
 800d8f6:	2304      	movhi	r3, #4
 800d8f8:	2200      	movs	r2, #0
 800d8fa:	4443      	add	r3, r8
 800d8fc:	f843 2b04 	str.w	r2, [r3], #4
 800d900:	429f      	cmp	r7, r3
 800d902:	d2fb      	bcs.n	800d8fc <__hexnan+0xcc>
 800d904:	683b      	ldr	r3, [r7, #0]
 800d906:	b91b      	cbnz	r3, 800d910 <__hexnan+0xe0>
 800d908:	4547      	cmp	r7, r8
 800d90a:	d128      	bne.n	800d95e <__hexnan+0x12e>
 800d90c:	2301      	movs	r3, #1
 800d90e:	603b      	str	r3, [r7, #0]
 800d910:	2005      	movs	r0, #5
 800d912:	b007      	add	sp, #28
 800d914:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d918:	3501      	adds	r5, #1
 800d91a:	2d08      	cmp	r5, #8
 800d91c:	f10b 0b01 	add.w	fp, fp, #1
 800d920:	dd06      	ble.n	800d930 <__hexnan+0x100>
 800d922:	4544      	cmp	r4, r8
 800d924:	d9c1      	bls.n	800d8aa <__hexnan+0x7a>
 800d926:	2300      	movs	r3, #0
 800d928:	2501      	movs	r5, #1
 800d92a:	f844 3c04 	str.w	r3, [r4, #-4]
 800d92e:	3c04      	subs	r4, #4
 800d930:	6822      	ldr	r2, [r4, #0]
 800d932:	f000 000f 	and.w	r0, r0, #15
 800d936:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800d93a:	6020      	str	r0, [r4, #0]
 800d93c:	e7b5      	b.n	800d8aa <__hexnan+0x7a>
 800d93e:	2508      	movs	r5, #8
 800d940:	e7b3      	b.n	800d8aa <__hexnan+0x7a>
 800d942:	9b01      	ldr	r3, [sp, #4]
 800d944:	2b00      	cmp	r3, #0
 800d946:	d0dd      	beq.n	800d904 <__hexnan+0xd4>
 800d948:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800d94c:	f1c3 0320 	rsb	r3, r3, #32
 800d950:	40da      	lsrs	r2, r3
 800d952:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800d956:	4013      	ands	r3, r2
 800d958:	f846 3c04 	str.w	r3, [r6, #-4]
 800d95c:	e7d2      	b.n	800d904 <__hexnan+0xd4>
 800d95e:	3f04      	subs	r7, #4
 800d960:	e7d0      	b.n	800d904 <__hexnan+0xd4>
 800d962:	2004      	movs	r0, #4
 800d964:	e7d5      	b.n	800d912 <__hexnan+0xe2>
	...

0800d968 <sbrk_aligned>:
 800d968:	b570      	push	{r4, r5, r6, lr}
 800d96a:	4e0f      	ldr	r6, [pc, #60]	@ (800d9a8 <sbrk_aligned+0x40>)
 800d96c:	460c      	mov	r4, r1
 800d96e:	6831      	ldr	r1, [r6, #0]
 800d970:	4605      	mov	r5, r0
 800d972:	b911      	cbnz	r1, 800d97a <sbrk_aligned+0x12>
 800d974:	f000 ff70 	bl	800e858 <_sbrk_r>
 800d978:	6030      	str	r0, [r6, #0]
 800d97a:	4621      	mov	r1, r4
 800d97c:	4628      	mov	r0, r5
 800d97e:	f000 ff6b 	bl	800e858 <_sbrk_r>
 800d982:	1c43      	adds	r3, r0, #1
 800d984:	d103      	bne.n	800d98e <sbrk_aligned+0x26>
 800d986:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800d98a:	4620      	mov	r0, r4
 800d98c:	bd70      	pop	{r4, r5, r6, pc}
 800d98e:	1cc4      	adds	r4, r0, #3
 800d990:	f024 0403 	bic.w	r4, r4, #3
 800d994:	42a0      	cmp	r0, r4
 800d996:	d0f8      	beq.n	800d98a <sbrk_aligned+0x22>
 800d998:	1a21      	subs	r1, r4, r0
 800d99a:	4628      	mov	r0, r5
 800d99c:	f000 ff5c 	bl	800e858 <_sbrk_r>
 800d9a0:	3001      	adds	r0, #1
 800d9a2:	d1f2      	bne.n	800d98a <sbrk_aligned+0x22>
 800d9a4:	e7ef      	b.n	800d986 <sbrk_aligned+0x1e>
 800d9a6:	bf00      	nop
 800d9a8:	20001888 	.word	0x20001888

0800d9ac <_malloc_r>:
 800d9ac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d9b0:	1ccd      	adds	r5, r1, #3
 800d9b2:	f025 0503 	bic.w	r5, r5, #3
 800d9b6:	3508      	adds	r5, #8
 800d9b8:	2d0c      	cmp	r5, #12
 800d9ba:	bf38      	it	cc
 800d9bc:	250c      	movcc	r5, #12
 800d9be:	2d00      	cmp	r5, #0
 800d9c0:	4606      	mov	r6, r0
 800d9c2:	db01      	blt.n	800d9c8 <_malloc_r+0x1c>
 800d9c4:	42a9      	cmp	r1, r5
 800d9c6:	d904      	bls.n	800d9d2 <_malloc_r+0x26>
 800d9c8:	230c      	movs	r3, #12
 800d9ca:	6033      	str	r3, [r6, #0]
 800d9cc:	2000      	movs	r0, #0
 800d9ce:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d9d2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800daa8 <_malloc_r+0xfc>
 800d9d6:	f000 f87b 	bl	800dad0 <__malloc_lock>
 800d9da:	f8d8 3000 	ldr.w	r3, [r8]
 800d9de:	461c      	mov	r4, r3
 800d9e0:	bb44      	cbnz	r4, 800da34 <_malloc_r+0x88>
 800d9e2:	4629      	mov	r1, r5
 800d9e4:	4630      	mov	r0, r6
 800d9e6:	f7ff ffbf 	bl	800d968 <sbrk_aligned>
 800d9ea:	1c43      	adds	r3, r0, #1
 800d9ec:	4604      	mov	r4, r0
 800d9ee:	d158      	bne.n	800daa2 <_malloc_r+0xf6>
 800d9f0:	f8d8 4000 	ldr.w	r4, [r8]
 800d9f4:	4627      	mov	r7, r4
 800d9f6:	2f00      	cmp	r7, #0
 800d9f8:	d143      	bne.n	800da82 <_malloc_r+0xd6>
 800d9fa:	2c00      	cmp	r4, #0
 800d9fc:	d04b      	beq.n	800da96 <_malloc_r+0xea>
 800d9fe:	6823      	ldr	r3, [r4, #0]
 800da00:	4639      	mov	r1, r7
 800da02:	4630      	mov	r0, r6
 800da04:	eb04 0903 	add.w	r9, r4, r3
 800da08:	f000 ff26 	bl	800e858 <_sbrk_r>
 800da0c:	4581      	cmp	r9, r0
 800da0e:	d142      	bne.n	800da96 <_malloc_r+0xea>
 800da10:	6821      	ldr	r1, [r4, #0]
 800da12:	4630      	mov	r0, r6
 800da14:	1a6d      	subs	r5, r5, r1
 800da16:	4629      	mov	r1, r5
 800da18:	f7ff ffa6 	bl	800d968 <sbrk_aligned>
 800da1c:	3001      	adds	r0, #1
 800da1e:	d03a      	beq.n	800da96 <_malloc_r+0xea>
 800da20:	6823      	ldr	r3, [r4, #0]
 800da22:	442b      	add	r3, r5
 800da24:	6023      	str	r3, [r4, #0]
 800da26:	f8d8 3000 	ldr.w	r3, [r8]
 800da2a:	685a      	ldr	r2, [r3, #4]
 800da2c:	bb62      	cbnz	r2, 800da88 <_malloc_r+0xdc>
 800da2e:	f8c8 7000 	str.w	r7, [r8]
 800da32:	e00f      	b.n	800da54 <_malloc_r+0xa8>
 800da34:	6822      	ldr	r2, [r4, #0]
 800da36:	1b52      	subs	r2, r2, r5
 800da38:	d420      	bmi.n	800da7c <_malloc_r+0xd0>
 800da3a:	2a0b      	cmp	r2, #11
 800da3c:	d917      	bls.n	800da6e <_malloc_r+0xc2>
 800da3e:	1961      	adds	r1, r4, r5
 800da40:	42a3      	cmp	r3, r4
 800da42:	6025      	str	r5, [r4, #0]
 800da44:	bf18      	it	ne
 800da46:	6059      	strne	r1, [r3, #4]
 800da48:	6863      	ldr	r3, [r4, #4]
 800da4a:	bf08      	it	eq
 800da4c:	f8c8 1000 	streq.w	r1, [r8]
 800da50:	5162      	str	r2, [r4, r5]
 800da52:	604b      	str	r3, [r1, #4]
 800da54:	4630      	mov	r0, r6
 800da56:	f000 f841 	bl	800dadc <__malloc_unlock>
 800da5a:	f104 000b 	add.w	r0, r4, #11
 800da5e:	1d23      	adds	r3, r4, #4
 800da60:	f020 0007 	bic.w	r0, r0, #7
 800da64:	1ac2      	subs	r2, r0, r3
 800da66:	bf1c      	itt	ne
 800da68:	1a1b      	subne	r3, r3, r0
 800da6a:	50a3      	strne	r3, [r4, r2]
 800da6c:	e7af      	b.n	800d9ce <_malloc_r+0x22>
 800da6e:	6862      	ldr	r2, [r4, #4]
 800da70:	42a3      	cmp	r3, r4
 800da72:	bf0c      	ite	eq
 800da74:	f8c8 2000 	streq.w	r2, [r8]
 800da78:	605a      	strne	r2, [r3, #4]
 800da7a:	e7eb      	b.n	800da54 <_malloc_r+0xa8>
 800da7c:	4623      	mov	r3, r4
 800da7e:	6864      	ldr	r4, [r4, #4]
 800da80:	e7ae      	b.n	800d9e0 <_malloc_r+0x34>
 800da82:	463c      	mov	r4, r7
 800da84:	687f      	ldr	r7, [r7, #4]
 800da86:	e7b6      	b.n	800d9f6 <_malloc_r+0x4a>
 800da88:	461a      	mov	r2, r3
 800da8a:	685b      	ldr	r3, [r3, #4]
 800da8c:	42a3      	cmp	r3, r4
 800da8e:	d1fb      	bne.n	800da88 <_malloc_r+0xdc>
 800da90:	2300      	movs	r3, #0
 800da92:	6053      	str	r3, [r2, #4]
 800da94:	e7de      	b.n	800da54 <_malloc_r+0xa8>
 800da96:	230c      	movs	r3, #12
 800da98:	4630      	mov	r0, r6
 800da9a:	6033      	str	r3, [r6, #0]
 800da9c:	f000 f81e 	bl	800dadc <__malloc_unlock>
 800daa0:	e794      	b.n	800d9cc <_malloc_r+0x20>
 800daa2:	6005      	str	r5, [r0, #0]
 800daa4:	e7d6      	b.n	800da54 <_malloc_r+0xa8>
 800daa6:	bf00      	nop
 800daa8:	2000188c 	.word	0x2000188c

0800daac <__ascii_mbtowc>:
 800daac:	b082      	sub	sp, #8
 800daae:	b901      	cbnz	r1, 800dab2 <__ascii_mbtowc+0x6>
 800dab0:	a901      	add	r1, sp, #4
 800dab2:	b142      	cbz	r2, 800dac6 <__ascii_mbtowc+0x1a>
 800dab4:	b14b      	cbz	r3, 800daca <__ascii_mbtowc+0x1e>
 800dab6:	7813      	ldrb	r3, [r2, #0]
 800dab8:	600b      	str	r3, [r1, #0]
 800daba:	7812      	ldrb	r2, [r2, #0]
 800dabc:	1e10      	subs	r0, r2, #0
 800dabe:	bf18      	it	ne
 800dac0:	2001      	movne	r0, #1
 800dac2:	b002      	add	sp, #8
 800dac4:	4770      	bx	lr
 800dac6:	4610      	mov	r0, r2
 800dac8:	e7fb      	b.n	800dac2 <__ascii_mbtowc+0x16>
 800daca:	f06f 0001 	mvn.w	r0, #1
 800dace:	e7f8      	b.n	800dac2 <__ascii_mbtowc+0x16>

0800dad0 <__malloc_lock>:
 800dad0:	4801      	ldr	r0, [pc, #4]	@ (800dad8 <__malloc_lock+0x8>)
 800dad2:	f7ff bbb0 	b.w	800d236 <__retarget_lock_acquire_recursive>
 800dad6:	bf00      	nop
 800dad8:	20001884 	.word	0x20001884

0800dadc <__malloc_unlock>:
 800dadc:	4801      	ldr	r0, [pc, #4]	@ (800dae4 <__malloc_unlock+0x8>)
 800dade:	f7ff bbab 	b.w	800d238 <__retarget_lock_release_recursive>
 800dae2:	bf00      	nop
 800dae4:	20001884 	.word	0x20001884

0800dae8 <_Balloc>:
 800dae8:	b570      	push	{r4, r5, r6, lr}
 800daea:	69c6      	ldr	r6, [r0, #28]
 800daec:	4604      	mov	r4, r0
 800daee:	460d      	mov	r5, r1
 800daf0:	b976      	cbnz	r6, 800db10 <_Balloc+0x28>
 800daf2:	2010      	movs	r0, #16
 800daf4:	f001 fd58 	bl	800f5a8 <malloc>
 800daf8:	4602      	mov	r2, r0
 800dafa:	61e0      	str	r0, [r4, #28]
 800dafc:	b920      	cbnz	r0, 800db08 <_Balloc+0x20>
 800dafe:	216b      	movs	r1, #107	@ 0x6b
 800db00:	4b17      	ldr	r3, [pc, #92]	@ (800db60 <_Balloc+0x78>)
 800db02:	4818      	ldr	r0, [pc, #96]	@ (800db64 <_Balloc+0x7c>)
 800db04:	f000 fec0 	bl	800e888 <__assert_func>
 800db08:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800db0c:	6006      	str	r6, [r0, #0]
 800db0e:	60c6      	str	r6, [r0, #12]
 800db10:	69e6      	ldr	r6, [r4, #28]
 800db12:	68f3      	ldr	r3, [r6, #12]
 800db14:	b183      	cbz	r3, 800db38 <_Balloc+0x50>
 800db16:	69e3      	ldr	r3, [r4, #28]
 800db18:	68db      	ldr	r3, [r3, #12]
 800db1a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800db1e:	b9b8      	cbnz	r0, 800db50 <_Balloc+0x68>
 800db20:	2101      	movs	r1, #1
 800db22:	fa01 f605 	lsl.w	r6, r1, r5
 800db26:	1d72      	adds	r2, r6, #5
 800db28:	4620      	mov	r0, r4
 800db2a:	0092      	lsls	r2, r2, #2
 800db2c:	f000 feca 	bl	800e8c4 <_calloc_r>
 800db30:	b160      	cbz	r0, 800db4c <_Balloc+0x64>
 800db32:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800db36:	e00e      	b.n	800db56 <_Balloc+0x6e>
 800db38:	2221      	movs	r2, #33	@ 0x21
 800db3a:	2104      	movs	r1, #4
 800db3c:	4620      	mov	r0, r4
 800db3e:	f000 fec1 	bl	800e8c4 <_calloc_r>
 800db42:	69e3      	ldr	r3, [r4, #28]
 800db44:	60f0      	str	r0, [r6, #12]
 800db46:	68db      	ldr	r3, [r3, #12]
 800db48:	2b00      	cmp	r3, #0
 800db4a:	d1e4      	bne.n	800db16 <_Balloc+0x2e>
 800db4c:	2000      	movs	r0, #0
 800db4e:	bd70      	pop	{r4, r5, r6, pc}
 800db50:	6802      	ldr	r2, [r0, #0]
 800db52:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800db56:	2300      	movs	r3, #0
 800db58:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800db5c:	e7f7      	b.n	800db4e <_Balloc+0x66>
 800db5e:	bf00      	nop
 800db60:	0800ffb4 	.word	0x0800ffb4
 800db64:	0800ffcb 	.word	0x0800ffcb

0800db68 <_Bfree>:
 800db68:	b570      	push	{r4, r5, r6, lr}
 800db6a:	69c6      	ldr	r6, [r0, #28]
 800db6c:	4605      	mov	r5, r0
 800db6e:	460c      	mov	r4, r1
 800db70:	b976      	cbnz	r6, 800db90 <_Bfree+0x28>
 800db72:	2010      	movs	r0, #16
 800db74:	f001 fd18 	bl	800f5a8 <malloc>
 800db78:	4602      	mov	r2, r0
 800db7a:	61e8      	str	r0, [r5, #28]
 800db7c:	b920      	cbnz	r0, 800db88 <_Bfree+0x20>
 800db7e:	218f      	movs	r1, #143	@ 0x8f
 800db80:	4b08      	ldr	r3, [pc, #32]	@ (800dba4 <_Bfree+0x3c>)
 800db82:	4809      	ldr	r0, [pc, #36]	@ (800dba8 <_Bfree+0x40>)
 800db84:	f000 fe80 	bl	800e888 <__assert_func>
 800db88:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800db8c:	6006      	str	r6, [r0, #0]
 800db8e:	60c6      	str	r6, [r0, #12]
 800db90:	b13c      	cbz	r4, 800dba2 <_Bfree+0x3a>
 800db92:	69eb      	ldr	r3, [r5, #28]
 800db94:	6862      	ldr	r2, [r4, #4]
 800db96:	68db      	ldr	r3, [r3, #12]
 800db98:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800db9c:	6021      	str	r1, [r4, #0]
 800db9e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800dba2:	bd70      	pop	{r4, r5, r6, pc}
 800dba4:	0800ffb4 	.word	0x0800ffb4
 800dba8:	0800ffcb 	.word	0x0800ffcb

0800dbac <__multadd>:
 800dbac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800dbb0:	4607      	mov	r7, r0
 800dbb2:	460c      	mov	r4, r1
 800dbb4:	461e      	mov	r6, r3
 800dbb6:	2000      	movs	r0, #0
 800dbb8:	690d      	ldr	r5, [r1, #16]
 800dbba:	f101 0c14 	add.w	ip, r1, #20
 800dbbe:	f8dc 3000 	ldr.w	r3, [ip]
 800dbc2:	3001      	adds	r0, #1
 800dbc4:	b299      	uxth	r1, r3
 800dbc6:	fb02 6101 	mla	r1, r2, r1, r6
 800dbca:	0c1e      	lsrs	r6, r3, #16
 800dbcc:	0c0b      	lsrs	r3, r1, #16
 800dbce:	fb02 3306 	mla	r3, r2, r6, r3
 800dbd2:	b289      	uxth	r1, r1
 800dbd4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800dbd8:	4285      	cmp	r5, r0
 800dbda:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800dbde:	f84c 1b04 	str.w	r1, [ip], #4
 800dbe2:	dcec      	bgt.n	800dbbe <__multadd+0x12>
 800dbe4:	b30e      	cbz	r6, 800dc2a <__multadd+0x7e>
 800dbe6:	68a3      	ldr	r3, [r4, #8]
 800dbe8:	42ab      	cmp	r3, r5
 800dbea:	dc19      	bgt.n	800dc20 <__multadd+0x74>
 800dbec:	6861      	ldr	r1, [r4, #4]
 800dbee:	4638      	mov	r0, r7
 800dbf0:	3101      	adds	r1, #1
 800dbf2:	f7ff ff79 	bl	800dae8 <_Balloc>
 800dbf6:	4680      	mov	r8, r0
 800dbf8:	b928      	cbnz	r0, 800dc06 <__multadd+0x5a>
 800dbfa:	4602      	mov	r2, r0
 800dbfc:	21ba      	movs	r1, #186	@ 0xba
 800dbfe:	4b0c      	ldr	r3, [pc, #48]	@ (800dc30 <__multadd+0x84>)
 800dc00:	480c      	ldr	r0, [pc, #48]	@ (800dc34 <__multadd+0x88>)
 800dc02:	f000 fe41 	bl	800e888 <__assert_func>
 800dc06:	6922      	ldr	r2, [r4, #16]
 800dc08:	f104 010c 	add.w	r1, r4, #12
 800dc0c:	3202      	adds	r2, #2
 800dc0e:	0092      	lsls	r2, r2, #2
 800dc10:	300c      	adds	r0, #12
 800dc12:	f7ff fb12 	bl	800d23a <memcpy>
 800dc16:	4621      	mov	r1, r4
 800dc18:	4638      	mov	r0, r7
 800dc1a:	f7ff ffa5 	bl	800db68 <_Bfree>
 800dc1e:	4644      	mov	r4, r8
 800dc20:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800dc24:	3501      	adds	r5, #1
 800dc26:	615e      	str	r6, [r3, #20]
 800dc28:	6125      	str	r5, [r4, #16]
 800dc2a:	4620      	mov	r0, r4
 800dc2c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800dc30:	0800ff43 	.word	0x0800ff43
 800dc34:	0800ffcb 	.word	0x0800ffcb

0800dc38 <__s2b>:
 800dc38:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800dc3c:	4615      	mov	r5, r2
 800dc3e:	2209      	movs	r2, #9
 800dc40:	461f      	mov	r7, r3
 800dc42:	3308      	adds	r3, #8
 800dc44:	460c      	mov	r4, r1
 800dc46:	fb93 f3f2 	sdiv	r3, r3, r2
 800dc4a:	4606      	mov	r6, r0
 800dc4c:	2201      	movs	r2, #1
 800dc4e:	2100      	movs	r1, #0
 800dc50:	429a      	cmp	r2, r3
 800dc52:	db09      	blt.n	800dc68 <__s2b+0x30>
 800dc54:	4630      	mov	r0, r6
 800dc56:	f7ff ff47 	bl	800dae8 <_Balloc>
 800dc5a:	b940      	cbnz	r0, 800dc6e <__s2b+0x36>
 800dc5c:	4602      	mov	r2, r0
 800dc5e:	21d3      	movs	r1, #211	@ 0xd3
 800dc60:	4b18      	ldr	r3, [pc, #96]	@ (800dcc4 <__s2b+0x8c>)
 800dc62:	4819      	ldr	r0, [pc, #100]	@ (800dcc8 <__s2b+0x90>)
 800dc64:	f000 fe10 	bl	800e888 <__assert_func>
 800dc68:	0052      	lsls	r2, r2, #1
 800dc6a:	3101      	adds	r1, #1
 800dc6c:	e7f0      	b.n	800dc50 <__s2b+0x18>
 800dc6e:	9b08      	ldr	r3, [sp, #32]
 800dc70:	2d09      	cmp	r5, #9
 800dc72:	6143      	str	r3, [r0, #20]
 800dc74:	f04f 0301 	mov.w	r3, #1
 800dc78:	6103      	str	r3, [r0, #16]
 800dc7a:	dd16      	ble.n	800dcaa <__s2b+0x72>
 800dc7c:	f104 0909 	add.w	r9, r4, #9
 800dc80:	46c8      	mov	r8, r9
 800dc82:	442c      	add	r4, r5
 800dc84:	f818 3b01 	ldrb.w	r3, [r8], #1
 800dc88:	4601      	mov	r1, r0
 800dc8a:	220a      	movs	r2, #10
 800dc8c:	4630      	mov	r0, r6
 800dc8e:	3b30      	subs	r3, #48	@ 0x30
 800dc90:	f7ff ff8c 	bl	800dbac <__multadd>
 800dc94:	45a0      	cmp	r8, r4
 800dc96:	d1f5      	bne.n	800dc84 <__s2b+0x4c>
 800dc98:	f1a5 0408 	sub.w	r4, r5, #8
 800dc9c:	444c      	add	r4, r9
 800dc9e:	1b2d      	subs	r5, r5, r4
 800dca0:	1963      	adds	r3, r4, r5
 800dca2:	42bb      	cmp	r3, r7
 800dca4:	db04      	blt.n	800dcb0 <__s2b+0x78>
 800dca6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800dcaa:	2509      	movs	r5, #9
 800dcac:	340a      	adds	r4, #10
 800dcae:	e7f6      	b.n	800dc9e <__s2b+0x66>
 800dcb0:	f814 3b01 	ldrb.w	r3, [r4], #1
 800dcb4:	4601      	mov	r1, r0
 800dcb6:	220a      	movs	r2, #10
 800dcb8:	4630      	mov	r0, r6
 800dcba:	3b30      	subs	r3, #48	@ 0x30
 800dcbc:	f7ff ff76 	bl	800dbac <__multadd>
 800dcc0:	e7ee      	b.n	800dca0 <__s2b+0x68>
 800dcc2:	bf00      	nop
 800dcc4:	0800ff43 	.word	0x0800ff43
 800dcc8:	0800ffcb 	.word	0x0800ffcb

0800dccc <__hi0bits>:
 800dccc:	4603      	mov	r3, r0
 800dcce:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800dcd2:	bf3a      	itte	cc
 800dcd4:	0403      	lslcc	r3, r0, #16
 800dcd6:	2010      	movcc	r0, #16
 800dcd8:	2000      	movcs	r0, #0
 800dcda:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800dcde:	bf3c      	itt	cc
 800dce0:	021b      	lslcc	r3, r3, #8
 800dce2:	3008      	addcc	r0, #8
 800dce4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800dce8:	bf3c      	itt	cc
 800dcea:	011b      	lslcc	r3, r3, #4
 800dcec:	3004      	addcc	r0, #4
 800dcee:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800dcf2:	bf3c      	itt	cc
 800dcf4:	009b      	lslcc	r3, r3, #2
 800dcf6:	3002      	addcc	r0, #2
 800dcf8:	2b00      	cmp	r3, #0
 800dcfa:	db05      	blt.n	800dd08 <__hi0bits+0x3c>
 800dcfc:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800dd00:	f100 0001 	add.w	r0, r0, #1
 800dd04:	bf08      	it	eq
 800dd06:	2020      	moveq	r0, #32
 800dd08:	4770      	bx	lr

0800dd0a <__lo0bits>:
 800dd0a:	6803      	ldr	r3, [r0, #0]
 800dd0c:	4602      	mov	r2, r0
 800dd0e:	f013 0007 	ands.w	r0, r3, #7
 800dd12:	d00b      	beq.n	800dd2c <__lo0bits+0x22>
 800dd14:	07d9      	lsls	r1, r3, #31
 800dd16:	d421      	bmi.n	800dd5c <__lo0bits+0x52>
 800dd18:	0798      	lsls	r0, r3, #30
 800dd1a:	bf49      	itett	mi
 800dd1c:	085b      	lsrmi	r3, r3, #1
 800dd1e:	089b      	lsrpl	r3, r3, #2
 800dd20:	2001      	movmi	r0, #1
 800dd22:	6013      	strmi	r3, [r2, #0]
 800dd24:	bf5c      	itt	pl
 800dd26:	2002      	movpl	r0, #2
 800dd28:	6013      	strpl	r3, [r2, #0]
 800dd2a:	4770      	bx	lr
 800dd2c:	b299      	uxth	r1, r3
 800dd2e:	b909      	cbnz	r1, 800dd34 <__lo0bits+0x2a>
 800dd30:	2010      	movs	r0, #16
 800dd32:	0c1b      	lsrs	r3, r3, #16
 800dd34:	b2d9      	uxtb	r1, r3
 800dd36:	b909      	cbnz	r1, 800dd3c <__lo0bits+0x32>
 800dd38:	3008      	adds	r0, #8
 800dd3a:	0a1b      	lsrs	r3, r3, #8
 800dd3c:	0719      	lsls	r1, r3, #28
 800dd3e:	bf04      	itt	eq
 800dd40:	091b      	lsreq	r3, r3, #4
 800dd42:	3004      	addeq	r0, #4
 800dd44:	0799      	lsls	r1, r3, #30
 800dd46:	bf04      	itt	eq
 800dd48:	089b      	lsreq	r3, r3, #2
 800dd4a:	3002      	addeq	r0, #2
 800dd4c:	07d9      	lsls	r1, r3, #31
 800dd4e:	d403      	bmi.n	800dd58 <__lo0bits+0x4e>
 800dd50:	085b      	lsrs	r3, r3, #1
 800dd52:	f100 0001 	add.w	r0, r0, #1
 800dd56:	d003      	beq.n	800dd60 <__lo0bits+0x56>
 800dd58:	6013      	str	r3, [r2, #0]
 800dd5a:	4770      	bx	lr
 800dd5c:	2000      	movs	r0, #0
 800dd5e:	4770      	bx	lr
 800dd60:	2020      	movs	r0, #32
 800dd62:	4770      	bx	lr

0800dd64 <__i2b>:
 800dd64:	b510      	push	{r4, lr}
 800dd66:	460c      	mov	r4, r1
 800dd68:	2101      	movs	r1, #1
 800dd6a:	f7ff febd 	bl	800dae8 <_Balloc>
 800dd6e:	4602      	mov	r2, r0
 800dd70:	b928      	cbnz	r0, 800dd7e <__i2b+0x1a>
 800dd72:	f240 1145 	movw	r1, #325	@ 0x145
 800dd76:	4b04      	ldr	r3, [pc, #16]	@ (800dd88 <__i2b+0x24>)
 800dd78:	4804      	ldr	r0, [pc, #16]	@ (800dd8c <__i2b+0x28>)
 800dd7a:	f000 fd85 	bl	800e888 <__assert_func>
 800dd7e:	2301      	movs	r3, #1
 800dd80:	6144      	str	r4, [r0, #20]
 800dd82:	6103      	str	r3, [r0, #16]
 800dd84:	bd10      	pop	{r4, pc}
 800dd86:	bf00      	nop
 800dd88:	0800ff43 	.word	0x0800ff43
 800dd8c:	0800ffcb 	.word	0x0800ffcb

0800dd90 <__multiply>:
 800dd90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dd94:	4617      	mov	r7, r2
 800dd96:	690a      	ldr	r2, [r1, #16]
 800dd98:	693b      	ldr	r3, [r7, #16]
 800dd9a:	4689      	mov	r9, r1
 800dd9c:	429a      	cmp	r2, r3
 800dd9e:	bfa2      	ittt	ge
 800dda0:	463b      	movge	r3, r7
 800dda2:	460f      	movge	r7, r1
 800dda4:	4699      	movge	r9, r3
 800dda6:	693d      	ldr	r5, [r7, #16]
 800dda8:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800ddac:	68bb      	ldr	r3, [r7, #8]
 800ddae:	6879      	ldr	r1, [r7, #4]
 800ddb0:	eb05 060a 	add.w	r6, r5, sl
 800ddb4:	42b3      	cmp	r3, r6
 800ddb6:	b085      	sub	sp, #20
 800ddb8:	bfb8      	it	lt
 800ddba:	3101      	addlt	r1, #1
 800ddbc:	f7ff fe94 	bl	800dae8 <_Balloc>
 800ddc0:	b930      	cbnz	r0, 800ddd0 <__multiply+0x40>
 800ddc2:	4602      	mov	r2, r0
 800ddc4:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800ddc8:	4b40      	ldr	r3, [pc, #256]	@ (800decc <__multiply+0x13c>)
 800ddca:	4841      	ldr	r0, [pc, #260]	@ (800ded0 <__multiply+0x140>)
 800ddcc:	f000 fd5c 	bl	800e888 <__assert_func>
 800ddd0:	f100 0414 	add.w	r4, r0, #20
 800ddd4:	4623      	mov	r3, r4
 800ddd6:	2200      	movs	r2, #0
 800ddd8:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800dddc:	4573      	cmp	r3, lr
 800ddde:	d320      	bcc.n	800de22 <__multiply+0x92>
 800dde0:	f107 0814 	add.w	r8, r7, #20
 800dde4:	f109 0114 	add.w	r1, r9, #20
 800dde8:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800ddec:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800ddf0:	9302      	str	r3, [sp, #8]
 800ddf2:	1beb      	subs	r3, r5, r7
 800ddf4:	3b15      	subs	r3, #21
 800ddf6:	f023 0303 	bic.w	r3, r3, #3
 800ddfa:	3304      	adds	r3, #4
 800ddfc:	3715      	adds	r7, #21
 800ddfe:	42bd      	cmp	r5, r7
 800de00:	bf38      	it	cc
 800de02:	2304      	movcc	r3, #4
 800de04:	9301      	str	r3, [sp, #4]
 800de06:	9b02      	ldr	r3, [sp, #8]
 800de08:	9103      	str	r1, [sp, #12]
 800de0a:	428b      	cmp	r3, r1
 800de0c:	d80c      	bhi.n	800de28 <__multiply+0x98>
 800de0e:	2e00      	cmp	r6, #0
 800de10:	dd03      	ble.n	800de1a <__multiply+0x8a>
 800de12:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800de16:	2b00      	cmp	r3, #0
 800de18:	d055      	beq.n	800dec6 <__multiply+0x136>
 800de1a:	6106      	str	r6, [r0, #16]
 800de1c:	b005      	add	sp, #20
 800de1e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800de22:	f843 2b04 	str.w	r2, [r3], #4
 800de26:	e7d9      	b.n	800dddc <__multiply+0x4c>
 800de28:	f8b1 a000 	ldrh.w	sl, [r1]
 800de2c:	f1ba 0f00 	cmp.w	sl, #0
 800de30:	d01f      	beq.n	800de72 <__multiply+0xe2>
 800de32:	46c4      	mov	ip, r8
 800de34:	46a1      	mov	r9, r4
 800de36:	2700      	movs	r7, #0
 800de38:	f85c 2b04 	ldr.w	r2, [ip], #4
 800de3c:	f8d9 3000 	ldr.w	r3, [r9]
 800de40:	fa1f fb82 	uxth.w	fp, r2
 800de44:	b29b      	uxth	r3, r3
 800de46:	fb0a 330b 	mla	r3, sl, fp, r3
 800de4a:	443b      	add	r3, r7
 800de4c:	f8d9 7000 	ldr.w	r7, [r9]
 800de50:	0c12      	lsrs	r2, r2, #16
 800de52:	0c3f      	lsrs	r7, r7, #16
 800de54:	fb0a 7202 	mla	r2, sl, r2, r7
 800de58:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800de5c:	b29b      	uxth	r3, r3
 800de5e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800de62:	4565      	cmp	r5, ip
 800de64:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800de68:	f849 3b04 	str.w	r3, [r9], #4
 800de6c:	d8e4      	bhi.n	800de38 <__multiply+0xa8>
 800de6e:	9b01      	ldr	r3, [sp, #4]
 800de70:	50e7      	str	r7, [r4, r3]
 800de72:	9b03      	ldr	r3, [sp, #12]
 800de74:	3104      	adds	r1, #4
 800de76:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800de7a:	f1b9 0f00 	cmp.w	r9, #0
 800de7e:	d020      	beq.n	800dec2 <__multiply+0x132>
 800de80:	4647      	mov	r7, r8
 800de82:	46a4      	mov	ip, r4
 800de84:	f04f 0a00 	mov.w	sl, #0
 800de88:	6823      	ldr	r3, [r4, #0]
 800de8a:	f8b7 b000 	ldrh.w	fp, [r7]
 800de8e:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800de92:	b29b      	uxth	r3, r3
 800de94:	fb09 220b 	mla	r2, r9, fp, r2
 800de98:	4452      	add	r2, sl
 800de9a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800de9e:	f84c 3b04 	str.w	r3, [ip], #4
 800dea2:	f857 3b04 	ldr.w	r3, [r7], #4
 800dea6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800deaa:	f8bc 3000 	ldrh.w	r3, [ip]
 800deae:	42bd      	cmp	r5, r7
 800deb0:	fb09 330a 	mla	r3, r9, sl, r3
 800deb4:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800deb8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800debc:	d8e5      	bhi.n	800de8a <__multiply+0xfa>
 800debe:	9a01      	ldr	r2, [sp, #4]
 800dec0:	50a3      	str	r3, [r4, r2]
 800dec2:	3404      	adds	r4, #4
 800dec4:	e79f      	b.n	800de06 <__multiply+0x76>
 800dec6:	3e01      	subs	r6, #1
 800dec8:	e7a1      	b.n	800de0e <__multiply+0x7e>
 800deca:	bf00      	nop
 800decc:	0800ff43 	.word	0x0800ff43
 800ded0:	0800ffcb 	.word	0x0800ffcb

0800ded4 <__pow5mult>:
 800ded4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ded8:	4615      	mov	r5, r2
 800deda:	f012 0203 	ands.w	r2, r2, #3
 800dede:	4607      	mov	r7, r0
 800dee0:	460e      	mov	r6, r1
 800dee2:	d007      	beq.n	800def4 <__pow5mult+0x20>
 800dee4:	4c25      	ldr	r4, [pc, #148]	@ (800df7c <__pow5mult+0xa8>)
 800dee6:	3a01      	subs	r2, #1
 800dee8:	2300      	movs	r3, #0
 800deea:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800deee:	f7ff fe5d 	bl	800dbac <__multadd>
 800def2:	4606      	mov	r6, r0
 800def4:	10ad      	asrs	r5, r5, #2
 800def6:	d03d      	beq.n	800df74 <__pow5mult+0xa0>
 800def8:	69fc      	ldr	r4, [r7, #28]
 800defa:	b97c      	cbnz	r4, 800df1c <__pow5mult+0x48>
 800defc:	2010      	movs	r0, #16
 800defe:	f001 fb53 	bl	800f5a8 <malloc>
 800df02:	4602      	mov	r2, r0
 800df04:	61f8      	str	r0, [r7, #28]
 800df06:	b928      	cbnz	r0, 800df14 <__pow5mult+0x40>
 800df08:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800df0c:	4b1c      	ldr	r3, [pc, #112]	@ (800df80 <__pow5mult+0xac>)
 800df0e:	481d      	ldr	r0, [pc, #116]	@ (800df84 <__pow5mult+0xb0>)
 800df10:	f000 fcba 	bl	800e888 <__assert_func>
 800df14:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800df18:	6004      	str	r4, [r0, #0]
 800df1a:	60c4      	str	r4, [r0, #12]
 800df1c:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800df20:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800df24:	b94c      	cbnz	r4, 800df3a <__pow5mult+0x66>
 800df26:	f240 2171 	movw	r1, #625	@ 0x271
 800df2a:	4638      	mov	r0, r7
 800df2c:	f7ff ff1a 	bl	800dd64 <__i2b>
 800df30:	2300      	movs	r3, #0
 800df32:	4604      	mov	r4, r0
 800df34:	f8c8 0008 	str.w	r0, [r8, #8]
 800df38:	6003      	str	r3, [r0, #0]
 800df3a:	f04f 0900 	mov.w	r9, #0
 800df3e:	07eb      	lsls	r3, r5, #31
 800df40:	d50a      	bpl.n	800df58 <__pow5mult+0x84>
 800df42:	4631      	mov	r1, r6
 800df44:	4622      	mov	r2, r4
 800df46:	4638      	mov	r0, r7
 800df48:	f7ff ff22 	bl	800dd90 <__multiply>
 800df4c:	4680      	mov	r8, r0
 800df4e:	4631      	mov	r1, r6
 800df50:	4638      	mov	r0, r7
 800df52:	f7ff fe09 	bl	800db68 <_Bfree>
 800df56:	4646      	mov	r6, r8
 800df58:	106d      	asrs	r5, r5, #1
 800df5a:	d00b      	beq.n	800df74 <__pow5mult+0xa0>
 800df5c:	6820      	ldr	r0, [r4, #0]
 800df5e:	b938      	cbnz	r0, 800df70 <__pow5mult+0x9c>
 800df60:	4622      	mov	r2, r4
 800df62:	4621      	mov	r1, r4
 800df64:	4638      	mov	r0, r7
 800df66:	f7ff ff13 	bl	800dd90 <__multiply>
 800df6a:	6020      	str	r0, [r4, #0]
 800df6c:	f8c0 9000 	str.w	r9, [r0]
 800df70:	4604      	mov	r4, r0
 800df72:	e7e4      	b.n	800df3e <__pow5mult+0x6a>
 800df74:	4630      	mov	r0, r6
 800df76:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800df7a:	bf00      	nop
 800df7c:	08010254 	.word	0x08010254
 800df80:	0800ffb4 	.word	0x0800ffb4
 800df84:	0800ffcb 	.word	0x0800ffcb

0800df88 <__lshift>:
 800df88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800df8c:	460c      	mov	r4, r1
 800df8e:	4607      	mov	r7, r0
 800df90:	4691      	mov	r9, r2
 800df92:	6923      	ldr	r3, [r4, #16]
 800df94:	6849      	ldr	r1, [r1, #4]
 800df96:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800df9a:	68a3      	ldr	r3, [r4, #8]
 800df9c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800dfa0:	f108 0601 	add.w	r6, r8, #1
 800dfa4:	42b3      	cmp	r3, r6
 800dfa6:	db0b      	blt.n	800dfc0 <__lshift+0x38>
 800dfa8:	4638      	mov	r0, r7
 800dfaa:	f7ff fd9d 	bl	800dae8 <_Balloc>
 800dfae:	4605      	mov	r5, r0
 800dfb0:	b948      	cbnz	r0, 800dfc6 <__lshift+0x3e>
 800dfb2:	4602      	mov	r2, r0
 800dfb4:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800dfb8:	4b27      	ldr	r3, [pc, #156]	@ (800e058 <__lshift+0xd0>)
 800dfba:	4828      	ldr	r0, [pc, #160]	@ (800e05c <__lshift+0xd4>)
 800dfbc:	f000 fc64 	bl	800e888 <__assert_func>
 800dfc0:	3101      	adds	r1, #1
 800dfc2:	005b      	lsls	r3, r3, #1
 800dfc4:	e7ee      	b.n	800dfa4 <__lshift+0x1c>
 800dfc6:	2300      	movs	r3, #0
 800dfc8:	f100 0114 	add.w	r1, r0, #20
 800dfcc:	f100 0210 	add.w	r2, r0, #16
 800dfd0:	4618      	mov	r0, r3
 800dfd2:	4553      	cmp	r3, sl
 800dfd4:	db33      	blt.n	800e03e <__lshift+0xb6>
 800dfd6:	6920      	ldr	r0, [r4, #16]
 800dfd8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800dfdc:	f104 0314 	add.w	r3, r4, #20
 800dfe0:	f019 091f 	ands.w	r9, r9, #31
 800dfe4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800dfe8:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800dfec:	d02b      	beq.n	800e046 <__lshift+0xbe>
 800dfee:	468a      	mov	sl, r1
 800dff0:	2200      	movs	r2, #0
 800dff2:	f1c9 0e20 	rsb	lr, r9, #32
 800dff6:	6818      	ldr	r0, [r3, #0]
 800dff8:	fa00 f009 	lsl.w	r0, r0, r9
 800dffc:	4310      	orrs	r0, r2
 800dffe:	f84a 0b04 	str.w	r0, [sl], #4
 800e002:	f853 2b04 	ldr.w	r2, [r3], #4
 800e006:	459c      	cmp	ip, r3
 800e008:	fa22 f20e 	lsr.w	r2, r2, lr
 800e00c:	d8f3      	bhi.n	800dff6 <__lshift+0x6e>
 800e00e:	ebac 0304 	sub.w	r3, ip, r4
 800e012:	3b15      	subs	r3, #21
 800e014:	f023 0303 	bic.w	r3, r3, #3
 800e018:	3304      	adds	r3, #4
 800e01a:	f104 0015 	add.w	r0, r4, #21
 800e01e:	4560      	cmp	r0, ip
 800e020:	bf88      	it	hi
 800e022:	2304      	movhi	r3, #4
 800e024:	50ca      	str	r2, [r1, r3]
 800e026:	b10a      	cbz	r2, 800e02c <__lshift+0xa4>
 800e028:	f108 0602 	add.w	r6, r8, #2
 800e02c:	3e01      	subs	r6, #1
 800e02e:	4638      	mov	r0, r7
 800e030:	4621      	mov	r1, r4
 800e032:	612e      	str	r6, [r5, #16]
 800e034:	f7ff fd98 	bl	800db68 <_Bfree>
 800e038:	4628      	mov	r0, r5
 800e03a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e03e:	f842 0f04 	str.w	r0, [r2, #4]!
 800e042:	3301      	adds	r3, #1
 800e044:	e7c5      	b.n	800dfd2 <__lshift+0x4a>
 800e046:	3904      	subs	r1, #4
 800e048:	f853 2b04 	ldr.w	r2, [r3], #4
 800e04c:	459c      	cmp	ip, r3
 800e04e:	f841 2f04 	str.w	r2, [r1, #4]!
 800e052:	d8f9      	bhi.n	800e048 <__lshift+0xc0>
 800e054:	e7ea      	b.n	800e02c <__lshift+0xa4>
 800e056:	bf00      	nop
 800e058:	0800ff43 	.word	0x0800ff43
 800e05c:	0800ffcb 	.word	0x0800ffcb

0800e060 <__mcmp>:
 800e060:	4603      	mov	r3, r0
 800e062:	690a      	ldr	r2, [r1, #16]
 800e064:	6900      	ldr	r0, [r0, #16]
 800e066:	b530      	push	{r4, r5, lr}
 800e068:	1a80      	subs	r0, r0, r2
 800e06a:	d10e      	bne.n	800e08a <__mcmp+0x2a>
 800e06c:	3314      	adds	r3, #20
 800e06e:	3114      	adds	r1, #20
 800e070:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800e074:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800e078:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800e07c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800e080:	4295      	cmp	r5, r2
 800e082:	d003      	beq.n	800e08c <__mcmp+0x2c>
 800e084:	d205      	bcs.n	800e092 <__mcmp+0x32>
 800e086:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800e08a:	bd30      	pop	{r4, r5, pc}
 800e08c:	42a3      	cmp	r3, r4
 800e08e:	d3f3      	bcc.n	800e078 <__mcmp+0x18>
 800e090:	e7fb      	b.n	800e08a <__mcmp+0x2a>
 800e092:	2001      	movs	r0, #1
 800e094:	e7f9      	b.n	800e08a <__mcmp+0x2a>
	...

0800e098 <__mdiff>:
 800e098:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e09c:	4689      	mov	r9, r1
 800e09e:	4606      	mov	r6, r0
 800e0a0:	4611      	mov	r1, r2
 800e0a2:	4648      	mov	r0, r9
 800e0a4:	4614      	mov	r4, r2
 800e0a6:	f7ff ffdb 	bl	800e060 <__mcmp>
 800e0aa:	1e05      	subs	r5, r0, #0
 800e0ac:	d112      	bne.n	800e0d4 <__mdiff+0x3c>
 800e0ae:	4629      	mov	r1, r5
 800e0b0:	4630      	mov	r0, r6
 800e0b2:	f7ff fd19 	bl	800dae8 <_Balloc>
 800e0b6:	4602      	mov	r2, r0
 800e0b8:	b928      	cbnz	r0, 800e0c6 <__mdiff+0x2e>
 800e0ba:	f240 2137 	movw	r1, #567	@ 0x237
 800e0be:	4b3e      	ldr	r3, [pc, #248]	@ (800e1b8 <__mdiff+0x120>)
 800e0c0:	483e      	ldr	r0, [pc, #248]	@ (800e1bc <__mdiff+0x124>)
 800e0c2:	f000 fbe1 	bl	800e888 <__assert_func>
 800e0c6:	2301      	movs	r3, #1
 800e0c8:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800e0cc:	4610      	mov	r0, r2
 800e0ce:	b003      	add	sp, #12
 800e0d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e0d4:	bfbc      	itt	lt
 800e0d6:	464b      	movlt	r3, r9
 800e0d8:	46a1      	movlt	r9, r4
 800e0da:	4630      	mov	r0, r6
 800e0dc:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800e0e0:	bfba      	itte	lt
 800e0e2:	461c      	movlt	r4, r3
 800e0e4:	2501      	movlt	r5, #1
 800e0e6:	2500      	movge	r5, #0
 800e0e8:	f7ff fcfe 	bl	800dae8 <_Balloc>
 800e0ec:	4602      	mov	r2, r0
 800e0ee:	b918      	cbnz	r0, 800e0f8 <__mdiff+0x60>
 800e0f0:	f240 2145 	movw	r1, #581	@ 0x245
 800e0f4:	4b30      	ldr	r3, [pc, #192]	@ (800e1b8 <__mdiff+0x120>)
 800e0f6:	e7e3      	b.n	800e0c0 <__mdiff+0x28>
 800e0f8:	f100 0b14 	add.w	fp, r0, #20
 800e0fc:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800e100:	f109 0310 	add.w	r3, r9, #16
 800e104:	60c5      	str	r5, [r0, #12]
 800e106:	f04f 0c00 	mov.w	ip, #0
 800e10a:	f109 0514 	add.w	r5, r9, #20
 800e10e:	46d9      	mov	r9, fp
 800e110:	6926      	ldr	r6, [r4, #16]
 800e112:	f104 0e14 	add.w	lr, r4, #20
 800e116:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800e11a:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800e11e:	9301      	str	r3, [sp, #4]
 800e120:	9b01      	ldr	r3, [sp, #4]
 800e122:	f85e 0b04 	ldr.w	r0, [lr], #4
 800e126:	f853 af04 	ldr.w	sl, [r3, #4]!
 800e12a:	b281      	uxth	r1, r0
 800e12c:	9301      	str	r3, [sp, #4]
 800e12e:	fa1f f38a 	uxth.w	r3, sl
 800e132:	1a5b      	subs	r3, r3, r1
 800e134:	0c00      	lsrs	r0, r0, #16
 800e136:	4463      	add	r3, ip
 800e138:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800e13c:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800e140:	b29b      	uxth	r3, r3
 800e142:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800e146:	4576      	cmp	r6, lr
 800e148:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800e14c:	f849 3b04 	str.w	r3, [r9], #4
 800e150:	d8e6      	bhi.n	800e120 <__mdiff+0x88>
 800e152:	1b33      	subs	r3, r6, r4
 800e154:	3b15      	subs	r3, #21
 800e156:	f023 0303 	bic.w	r3, r3, #3
 800e15a:	3415      	adds	r4, #21
 800e15c:	3304      	adds	r3, #4
 800e15e:	42a6      	cmp	r6, r4
 800e160:	bf38      	it	cc
 800e162:	2304      	movcc	r3, #4
 800e164:	441d      	add	r5, r3
 800e166:	445b      	add	r3, fp
 800e168:	461e      	mov	r6, r3
 800e16a:	462c      	mov	r4, r5
 800e16c:	4544      	cmp	r4, r8
 800e16e:	d30e      	bcc.n	800e18e <__mdiff+0xf6>
 800e170:	f108 0103 	add.w	r1, r8, #3
 800e174:	1b49      	subs	r1, r1, r5
 800e176:	f021 0103 	bic.w	r1, r1, #3
 800e17a:	3d03      	subs	r5, #3
 800e17c:	45a8      	cmp	r8, r5
 800e17e:	bf38      	it	cc
 800e180:	2100      	movcc	r1, #0
 800e182:	440b      	add	r3, r1
 800e184:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800e188:	b199      	cbz	r1, 800e1b2 <__mdiff+0x11a>
 800e18a:	6117      	str	r7, [r2, #16]
 800e18c:	e79e      	b.n	800e0cc <__mdiff+0x34>
 800e18e:	46e6      	mov	lr, ip
 800e190:	f854 1b04 	ldr.w	r1, [r4], #4
 800e194:	fa1f fc81 	uxth.w	ip, r1
 800e198:	44f4      	add	ip, lr
 800e19a:	0c08      	lsrs	r0, r1, #16
 800e19c:	4471      	add	r1, lr
 800e19e:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800e1a2:	b289      	uxth	r1, r1
 800e1a4:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800e1a8:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800e1ac:	f846 1b04 	str.w	r1, [r6], #4
 800e1b0:	e7dc      	b.n	800e16c <__mdiff+0xd4>
 800e1b2:	3f01      	subs	r7, #1
 800e1b4:	e7e6      	b.n	800e184 <__mdiff+0xec>
 800e1b6:	bf00      	nop
 800e1b8:	0800ff43 	.word	0x0800ff43
 800e1bc:	0800ffcb 	.word	0x0800ffcb

0800e1c0 <__ulp>:
 800e1c0:	4b0e      	ldr	r3, [pc, #56]	@ (800e1fc <__ulp+0x3c>)
 800e1c2:	400b      	ands	r3, r1
 800e1c4:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800e1c8:	2b00      	cmp	r3, #0
 800e1ca:	dc08      	bgt.n	800e1de <__ulp+0x1e>
 800e1cc:	425b      	negs	r3, r3
 800e1ce:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800e1d2:	ea4f 5223 	mov.w	r2, r3, asr #20
 800e1d6:	da04      	bge.n	800e1e2 <__ulp+0x22>
 800e1d8:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800e1dc:	4113      	asrs	r3, r2
 800e1de:	2200      	movs	r2, #0
 800e1e0:	e008      	b.n	800e1f4 <__ulp+0x34>
 800e1e2:	f1a2 0314 	sub.w	r3, r2, #20
 800e1e6:	2b1e      	cmp	r3, #30
 800e1e8:	bfd6      	itet	le
 800e1ea:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800e1ee:	2201      	movgt	r2, #1
 800e1f0:	40da      	lsrle	r2, r3
 800e1f2:	2300      	movs	r3, #0
 800e1f4:	4619      	mov	r1, r3
 800e1f6:	4610      	mov	r0, r2
 800e1f8:	4770      	bx	lr
 800e1fa:	bf00      	nop
 800e1fc:	7ff00000 	.word	0x7ff00000

0800e200 <__b2d>:
 800e200:	6902      	ldr	r2, [r0, #16]
 800e202:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e204:	f100 0614 	add.w	r6, r0, #20
 800e208:	eb06 0282 	add.w	r2, r6, r2, lsl #2
 800e20c:	f852 4c04 	ldr.w	r4, [r2, #-4]
 800e210:	4f1e      	ldr	r7, [pc, #120]	@ (800e28c <__b2d+0x8c>)
 800e212:	4620      	mov	r0, r4
 800e214:	f7ff fd5a 	bl	800dccc <__hi0bits>
 800e218:	4603      	mov	r3, r0
 800e21a:	f1c0 0020 	rsb	r0, r0, #32
 800e21e:	2b0a      	cmp	r3, #10
 800e220:	f1a2 0504 	sub.w	r5, r2, #4
 800e224:	6008      	str	r0, [r1, #0]
 800e226:	dc12      	bgt.n	800e24e <__b2d+0x4e>
 800e228:	42ae      	cmp	r6, r5
 800e22a:	bf2c      	ite	cs
 800e22c:	2200      	movcs	r2, #0
 800e22e:	f852 2c08 	ldrcc.w	r2, [r2, #-8]
 800e232:	f1c3 0c0b 	rsb	ip, r3, #11
 800e236:	3315      	adds	r3, #21
 800e238:	fa24 fe0c 	lsr.w	lr, r4, ip
 800e23c:	fa04 f303 	lsl.w	r3, r4, r3
 800e240:	fa22 f20c 	lsr.w	r2, r2, ip
 800e244:	ea4e 0107 	orr.w	r1, lr, r7
 800e248:	431a      	orrs	r2, r3
 800e24a:	4610      	mov	r0, r2
 800e24c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e24e:	42ae      	cmp	r6, r5
 800e250:	bf36      	itet	cc
 800e252:	f1a2 0508 	subcc.w	r5, r2, #8
 800e256:	2200      	movcs	r2, #0
 800e258:	f852 2c08 	ldrcc.w	r2, [r2, #-8]
 800e25c:	3b0b      	subs	r3, #11
 800e25e:	d012      	beq.n	800e286 <__b2d+0x86>
 800e260:	f1c3 0720 	rsb	r7, r3, #32
 800e264:	fa22 f107 	lsr.w	r1, r2, r7
 800e268:	409c      	lsls	r4, r3
 800e26a:	430c      	orrs	r4, r1
 800e26c:	42b5      	cmp	r5, r6
 800e26e:	f044 517f 	orr.w	r1, r4, #1069547520	@ 0x3fc00000
 800e272:	bf94      	ite	ls
 800e274:	2400      	movls	r4, #0
 800e276:	f855 4c04 	ldrhi.w	r4, [r5, #-4]
 800e27a:	409a      	lsls	r2, r3
 800e27c:	40fc      	lsrs	r4, r7
 800e27e:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 800e282:	4322      	orrs	r2, r4
 800e284:	e7e1      	b.n	800e24a <__b2d+0x4a>
 800e286:	ea44 0107 	orr.w	r1, r4, r7
 800e28a:	e7de      	b.n	800e24a <__b2d+0x4a>
 800e28c:	3ff00000 	.word	0x3ff00000

0800e290 <__d2b>:
 800e290:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 800e294:	2101      	movs	r1, #1
 800e296:	4690      	mov	r8, r2
 800e298:	4699      	mov	r9, r3
 800e29a:	9e08      	ldr	r6, [sp, #32]
 800e29c:	f7ff fc24 	bl	800dae8 <_Balloc>
 800e2a0:	4604      	mov	r4, r0
 800e2a2:	b930      	cbnz	r0, 800e2b2 <__d2b+0x22>
 800e2a4:	4602      	mov	r2, r0
 800e2a6:	f240 310f 	movw	r1, #783	@ 0x30f
 800e2aa:	4b23      	ldr	r3, [pc, #140]	@ (800e338 <__d2b+0xa8>)
 800e2ac:	4823      	ldr	r0, [pc, #140]	@ (800e33c <__d2b+0xac>)
 800e2ae:	f000 faeb 	bl	800e888 <__assert_func>
 800e2b2:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800e2b6:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800e2ba:	b10d      	cbz	r5, 800e2c0 <__d2b+0x30>
 800e2bc:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800e2c0:	9301      	str	r3, [sp, #4]
 800e2c2:	f1b8 0300 	subs.w	r3, r8, #0
 800e2c6:	d024      	beq.n	800e312 <__d2b+0x82>
 800e2c8:	4668      	mov	r0, sp
 800e2ca:	9300      	str	r3, [sp, #0]
 800e2cc:	f7ff fd1d 	bl	800dd0a <__lo0bits>
 800e2d0:	e9dd 1200 	ldrd	r1, r2, [sp]
 800e2d4:	b1d8      	cbz	r0, 800e30e <__d2b+0x7e>
 800e2d6:	f1c0 0320 	rsb	r3, r0, #32
 800e2da:	fa02 f303 	lsl.w	r3, r2, r3
 800e2de:	430b      	orrs	r3, r1
 800e2e0:	40c2      	lsrs	r2, r0
 800e2e2:	6163      	str	r3, [r4, #20]
 800e2e4:	9201      	str	r2, [sp, #4]
 800e2e6:	9b01      	ldr	r3, [sp, #4]
 800e2e8:	2b00      	cmp	r3, #0
 800e2ea:	bf0c      	ite	eq
 800e2ec:	2201      	moveq	r2, #1
 800e2ee:	2202      	movne	r2, #2
 800e2f0:	61a3      	str	r3, [r4, #24]
 800e2f2:	6122      	str	r2, [r4, #16]
 800e2f4:	b1ad      	cbz	r5, 800e322 <__d2b+0x92>
 800e2f6:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800e2fa:	4405      	add	r5, r0
 800e2fc:	6035      	str	r5, [r6, #0]
 800e2fe:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800e302:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e304:	6018      	str	r0, [r3, #0]
 800e306:	4620      	mov	r0, r4
 800e308:	b002      	add	sp, #8
 800e30a:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 800e30e:	6161      	str	r1, [r4, #20]
 800e310:	e7e9      	b.n	800e2e6 <__d2b+0x56>
 800e312:	a801      	add	r0, sp, #4
 800e314:	f7ff fcf9 	bl	800dd0a <__lo0bits>
 800e318:	9b01      	ldr	r3, [sp, #4]
 800e31a:	2201      	movs	r2, #1
 800e31c:	6163      	str	r3, [r4, #20]
 800e31e:	3020      	adds	r0, #32
 800e320:	e7e7      	b.n	800e2f2 <__d2b+0x62>
 800e322:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800e326:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800e32a:	6030      	str	r0, [r6, #0]
 800e32c:	6918      	ldr	r0, [r3, #16]
 800e32e:	f7ff fccd 	bl	800dccc <__hi0bits>
 800e332:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800e336:	e7e4      	b.n	800e302 <__d2b+0x72>
 800e338:	0800ff43 	.word	0x0800ff43
 800e33c:	0800ffcb 	.word	0x0800ffcb

0800e340 <__ratio>:
 800e340:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e344:	b085      	sub	sp, #20
 800e346:	e9cd 1000 	strd	r1, r0, [sp]
 800e34a:	a902      	add	r1, sp, #8
 800e34c:	f7ff ff58 	bl	800e200 <__b2d>
 800e350:	468b      	mov	fp, r1
 800e352:	4606      	mov	r6, r0
 800e354:	460f      	mov	r7, r1
 800e356:	9800      	ldr	r0, [sp, #0]
 800e358:	a903      	add	r1, sp, #12
 800e35a:	f7ff ff51 	bl	800e200 <__b2d>
 800e35e:	460d      	mov	r5, r1
 800e360:	9b01      	ldr	r3, [sp, #4]
 800e362:	4689      	mov	r9, r1
 800e364:	6919      	ldr	r1, [r3, #16]
 800e366:	9b00      	ldr	r3, [sp, #0]
 800e368:	4604      	mov	r4, r0
 800e36a:	691b      	ldr	r3, [r3, #16]
 800e36c:	4630      	mov	r0, r6
 800e36e:	1ac9      	subs	r1, r1, r3
 800e370:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800e374:	1a9b      	subs	r3, r3, r2
 800e376:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800e37a:	2b00      	cmp	r3, #0
 800e37c:	bfcd      	iteet	gt
 800e37e:	463a      	movgt	r2, r7
 800e380:	462a      	movle	r2, r5
 800e382:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800e386:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 800e38a:	bfd8      	it	le
 800e38c:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800e390:	464b      	mov	r3, r9
 800e392:	4622      	mov	r2, r4
 800e394:	4659      	mov	r1, fp
 800e396:	f7f2 f9c9 	bl	800072c <__aeabi_ddiv>
 800e39a:	b005      	add	sp, #20
 800e39c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800e3a0 <_mprec_log10>:
 800e3a0:	2817      	cmp	r0, #23
 800e3a2:	b5d0      	push	{r4, r6, r7, lr}
 800e3a4:	4604      	mov	r4, r0
 800e3a6:	dc05      	bgt.n	800e3b4 <_mprec_log10+0x14>
 800e3a8:	4b08      	ldr	r3, [pc, #32]	@ (800e3cc <_mprec_log10+0x2c>)
 800e3aa:	eb03 03c0 	add.w	r3, r3, r0, lsl #3
 800e3ae:	e9d3 0100 	ldrd	r0, r1, [r3]
 800e3b2:	bdd0      	pop	{r4, r6, r7, pc}
 800e3b4:	2000      	movs	r0, #0
 800e3b6:	2600      	movs	r6, #0
 800e3b8:	4905      	ldr	r1, [pc, #20]	@ (800e3d0 <_mprec_log10+0x30>)
 800e3ba:	4f06      	ldr	r7, [pc, #24]	@ (800e3d4 <_mprec_log10+0x34>)
 800e3bc:	4632      	mov	r2, r6
 800e3be:	463b      	mov	r3, r7
 800e3c0:	f7f2 f88a 	bl	80004d8 <__aeabi_dmul>
 800e3c4:	3c01      	subs	r4, #1
 800e3c6:	d1f9      	bne.n	800e3bc <_mprec_log10+0x1c>
 800e3c8:	e7f3      	b.n	800e3b2 <_mprec_log10+0x12>
 800e3ca:	bf00      	nop
 800e3cc:	08010288 	.word	0x08010288
 800e3d0:	3ff00000 	.word	0x3ff00000
 800e3d4:	40240000 	.word	0x40240000

0800e3d8 <__copybits>:
 800e3d8:	3901      	subs	r1, #1
 800e3da:	b570      	push	{r4, r5, r6, lr}
 800e3dc:	1149      	asrs	r1, r1, #5
 800e3de:	6914      	ldr	r4, [r2, #16]
 800e3e0:	3101      	adds	r1, #1
 800e3e2:	f102 0314 	add.w	r3, r2, #20
 800e3e6:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800e3ea:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800e3ee:	1f05      	subs	r5, r0, #4
 800e3f0:	42a3      	cmp	r3, r4
 800e3f2:	d30c      	bcc.n	800e40e <__copybits+0x36>
 800e3f4:	1aa3      	subs	r3, r4, r2
 800e3f6:	3b11      	subs	r3, #17
 800e3f8:	f023 0303 	bic.w	r3, r3, #3
 800e3fc:	3211      	adds	r2, #17
 800e3fe:	42a2      	cmp	r2, r4
 800e400:	bf88      	it	hi
 800e402:	2300      	movhi	r3, #0
 800e404:	4418      	add	r0, r3
 800e406:	2300      	movs	r3, #0
 800e408:	4288      	cmp	r0, r1
 800e40a:	d305      	bcc.n	800e418 <__copybits+0x40>
 800e40c:	bd70      	pop	{r4, r5, r6, pc}
 800e40e:	f853 6b04 	ldr.w	r6, [r3], #4
 800e412:	f845 6f04 	str.w	r6, [r5, #4]!
 800e416:	e7eb      	b.n	800e3f0 <__copybits+0x18>
 800e418:	f840 3b04 	str.w	r3, [r0], #4
 800e41c:	e7f4      	b.n	800e408 <__copybits+0x30>

0800e41e <__any_on>:
 800e41e:	f100 0214 	add.w	r2, r0, #20
 800e422:	6900      	ldr	r0, [r0, #16]
 800e424:	114b      	asrs	r3, r1, #5
 800e426:	4298      	cmp	r0, r3
 800e428:	b510      	push	{r4, lr}
 800e42a:	db11      	blt.n	800e450 <__any_on+0x32>
 800e42c:	dd0a      	ble.n	800e444 <__any_on+0x26>
 800e42e:	f011 011f 	ands.w	r1, r1, #31
 800e432:	d007      	beq.n	800e444 <__any_on+0x26>
 800e434:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800e438:	fa24 f001 	lsr.w	r0, r4, r1
 800e43c:	fa00 f101 	lsl.w	r1, r0, r1
 800e440:	428c      	cmp	r4, r1
 800e442:	d10b      	bne.n	800e45c <__any_on+0x3e>
 800e444:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800e448:	4293      	cmp	r3, r2
 800e44a:	d803      	bhi.n	800e454 <__any_on+0x36>
 800e44c:	2000      	movs	r0, #0
 800e44e:	bd10      	pop	{r4, pc}
 800e450:	4603      	mov	r3, r0
 800e452:	e7f7      	b.n	800e444 <__any_on+0x26>
 800e454:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800e458:	2900      	cmp	r1, #0
 800e45a:	d0f5      	beq.n	800e448 <__any_on+0x2a>
 800e45c:	2001      	movs	r0, #1
 800e45e:	e7f6      	b.n	800e44e <__any_on+0x30>

0800e460 <__ascii_wctomb>:
 800e460:	4603      	mov	r3, r0
 800e462:	4608      	mov	r0, r1
 800e464:	b141      	cbz	r1, 800e478 <__ascii_wctomb+0x18>
 800e466:	2aff      	cmp	r2, #255	@ 0xff
 800e468:	d904      	bls.n	800e474 <__ascii_wctomb+0x14>
 800e46a:	228a      	movs	r2, #138	@ 0x8a
 800e46c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800e470:	601a      	str	r2, [r3, #0]
 800e472:	4770      	bx	lr
 800e474:	2001      	movs	r0, #1
 800e476:	700a      	strb	r2, [r1, #0]
 800e478:	4770      	bx	lr

0800e47a <print_e>:
 800e47a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800e47c:	b08b      	sub	sp, #44	@ 0x2c
 800e47e:	460d      	mov	r5, r1
 800e480:	a908      	add	r1, sp, #32
 800e482:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 800e484:	9104      	str	r1, [sp, #16]
 800e486:	a907      	add	r1, sp, #28
 800e488:	9103      	str	r1, [sp, #12]
 800e48a:	a909      	add	r1, sp, #36	@ 0x24
 800e48c:	9102      	str	r1, [sp, #8]
 800e48e:	1c71      	adds	r1, r6, #1
 800e490:	9101      	str	r1, [sp, #4]
 800e492:	2102      	movs	r1, #2
 800e494:	9100      	str	r1, [sp, #0]
 800e496:	f89d 7044 	ldrb.w	r7, [sp, #68]	@ 0x44
 800e49a:	9c12      	ldr	r4, [sp, #72]	@ 0x48
 800e49c:	f000 fab0 	bl	800ea00 <_dtoa_r>
 800e4a0:	f242 730f 	movw	r3, #9999	@ 0x270f
 800e4a4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e4a6:	4601      	mov	r1, r0
 800e4a8:	429a      	cmp	r2, r3
 800e4aa:	d104      	bne.n	800e4b6 <print_e+0x3c>
 800e4ac:	4628      	mov	r0, r5
 800e4ae:	f000 f9e3 	bl	800e878 <strcpy>
 800e4b2:	b00b      	add	sp, #44	@ 0x2c
 800e4b4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e4b6:	462b      	mov	r3, r5
 800e4b8:	7800      	ldrb	r0, [r0, #0]
 800e4ba:	2e00      	cmp	r6, #0
 800e4bc:	f803 0b01 	strb.w	r0, [r3], #1
 800e4c0:	bfc8      	it	gt
 800e4c2:	2401      	movgt	r4, #1
 800e4c4:	202e      	movs	r0, #46	@ 0x2e
 800e4c6:	f811 5f01 	ldrb.w	r5, [r1, #1]!
 800e4ca:	b10d      	cbz	r5, 800e4d0 <print_e+0x56>
 800e4cc:	2e00      	cmp	r6, #0
 800e4ce:	dc29      	bgt.n	800e524 <print_e+0xaa>
 800e4d0:	2f67      	cmp	r7, #103	@ 0x67
 800e4d2:	d038      	beq.n	800e546 <print_e+0xcc>
 800e4d4:	2f47      	cmp	r7, #71	@ 0x47
 800e4d6:	d038      	beq.n	800e54a <print_e+0xd0>
 800e4d8:	212e      	movs	r1, #46	@ 0x2e
 800e4da:	2030      	movs	r0, #48	@ 0x30
 800e4dc:	2e00      	cmp	r6, #0
 800e4de:	dc2a      	bgt.n	800e536 <print_e+0xbc>
 800e4e0:	1e51      	subs	r1, r2, #1
 800e4e2:	2900      	cmp	r1, #0
 800e4e4:	bfa8      	it	ge
 800e4e6:	222b      	movge	r2, #43	@ 0x2b
 800e4e8:	9109      	str	r1, [sp, #36]	@ 0x24
 800e4ea:	bfbd      	ittte	lt
 800e4ec:	212d      	movlt	r1, #45	@ 0x2d
 800e4ee:	f1c2 0201 	rsblt	r2, r2, #1
 800e4f2:	9209      	strlt	r2, [sp, #36]	@ 0x24
 800e4f4:	705a      	strbge	r2, [r3, #1]
 800e4f6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e4f8:	bfb8      	it	lt
 800e4fa:	7059      	strblt	r1, [r3, #1]
 800e4fc:	2a63      	cmp	r2, #99	@ 0x63
 800e4fe:	701f      	strb	r7, [r3, #0]
 800e500:	dc25      	bgt.n	800e54e <print_e+0xd4>
 800e502:	1c98      	adds	r0, r3, #2
 800e504:	220a      	movs	r2, #10
 800e506:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e508:	fb93 f2f2 	sdiv	r2, r3, r2
 800e50c:	f102 0130 	add.w	r1, r2, #48	@ 0x30
 800e510:	7001      	strb	r1, [r0, #0]
 800e512:	f06f 0109 	mvn.w	r1, #9
 800e516:	fb01 3302 	mla	r3, r1, r2, r3
 800e51a:	3330      	adds	r3, #48	@ 0x30
 800e51c:	7043      	strb	r3, [r0, #1]
 800e51e:	2300      	movs	r3, #0
 800e520:	7083      	strb	r3, [r0, #2]
 800e522:	e7c6      	b.n	800e4b2 <print_e+0x38>
 800e524:	b10c      	cbz	r4, 800e52a <print_e+0xb0>
 800e526:	f803 0b01 	strb.w	r0, [r3], #1
 800e52a:	780c      	ldrb	r4, [r1, #0]
 800e52c:	3e01      	subs	r6, #1
 800e52e:	f803 4b01 	strb.w	r4, [r3], #1
 800e532:	2400      	movs	r4, #0
 800e534:	e7c7      	b.n	800e4c6 <print_e+0x4c>
 800e536:	b10c      	cbz	r4, 800e53c <print_e+0xc2>
 800e538:	f803 1b01 	strb.w	r1, [r3], #1
 800e53c:	2400      	movs	r4, #0
 800e53e:	f803 0b01 	strb.w	r0, [r3], #1
 800e542:	3e01      	subs	r6, #1
 800e544:	e7ca      	b.n	800e4dc <print_e+0x62>
 800e546:	2765      	movs	r7, #101	@ 0x65
 800e548:	e7ca      	b.n	800e4e0 <print_e+0x66>
 800e54a:	2745      	movs	r7, #69	@ 0x45
 800e54c:	e7c8      	b.n	800e4e0 <print_e+0x66>
 800e54e:	2164      	movs	r1, #100	@ 0x64
 800e550:	fb92 f1f1 	sdiv	r1, r2, r1
 800e554:	f101 0430 	add.w	r4, r1, #48	@ 0x30
 800e558:	1cd8      	adds	r0, r3, #3
 800e55a:	709c      	strb	r4, [r3, #2]
 800e55c:	f06f 0363 	mvn.w	r3, #99	@ 0x63
 800e560:	fb03 2201 	mla	r2, r3, r1, r2
 800e564:	9209      	str	r2, [sp, #36]	@ 0x24
 800e566:	e7cd      	b.n	800e504 <print_e+0x8a>

0800e568 <_gcvt>:
 800e568:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e56c:	4614      	mov	r4, r2
 800e56e:	461d      	mov	r5, r3
 800e570:	b08a      	sub	sp, #40	@ 0x28
 800e572:	2200      	movs	r2, #0
 800e574:	e9dd 8612 	ldrd	r8, r6, [sp, #72]	@ 0x48
 800e578:	2300      	movs	r3, #0
 800e57a:	4681      	mov	r9, r0
 800e57c:	4629      	mov	r1, r5
 800e57e:	4620      	mov	r0, r4
 800e580:	f7f2 fa1c 	bl	80009bc <__aeabi_dcmplt>
 800e584:	9f15      	ldr	r7, [sp, #84]	@ 0x54
 800e586:	4682      	mov	sl, r0
 800e588:	2200      	movs	r2, #0
 800e58a:	2300      	movs	r3, #0
 800e58c:	b1c0      	cbz	r0, 800e5c0 <_gcvt+0x58>
 800e58e:	f105 4300 	add.w	r3, r5, #2147483648	@ 0x80000000
 800e592:	461d      	mov	r5, r3
 800e594:	a35a      	add	r3, pc, #360	@ (adr r3, 800e700 <_gcvt+0x198>)
 800e596:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e59a:	4620      	mov	r0, r4
 800e59c:	4629      	mov	r1, r5
 800e59e:	f7f2 fa17 	bl	80009d0 <__aeabi_dcmple>
 800e5a2:	b1d8      	cbz	r0, 800e5dc <_gcvt+0x74>
 800e5a4:	f89d 3050 	ldrb.w	r3, [sp, #80]	@ 0x50
 800e5a8:	f108 30ff 	add.w	r0, r8, #4294967295	@ 0xffffffff
 800e5ac:	9301      	str	r3, [sp, #4]
 800e5ae:	9000      	str	r0, [sp, #0]
 800e5b0:	4622      	mov	r2, r4
 800e5b2:	462b      	mov	r3, r5
 800e5b4:	4631      	mov	r1, r6
 800e5b6:	4648      	mov	r0, r9
 800e5b8:	9702      	str	r7, [sp, #8]
 800e5ba:	f7ff ff5e 	bl	800e47a <print_e>
 800e5be:	e009      	b.n	800e5d4 <_gcvt+0x6c>
 800e5c0:	4620      	mov	r0, r4
 800e5c2:	4629      	mov	r1, r5
 800e5c4:	f7f2 f9f0 	bl	80009a8 <__aeabi_dcmpeq>
 800e5c8:	2800      	cmp	r0, #0
 800e5ca:	d0e3      	beq.n	800e594 <_gcvt+0x2c>
 800e5cc:	2330      	movs	r3, #48	@ 0x30
 800e5ce:	f886 a001 	strb.w	sl, [r6, #1]
 800e5d2:	7033      	strb	r3, [r6, #0]
 800e5d4:	4630      	mov	r0, r6
 800e5d6:	b00a      	add	sp, #40	@ 0x28
 800e5d8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e5dc:	4640      	mov	r0, r8
 800e5de:	f7ff fedf 	bl	800e3a0 <_mprec_log10>
 800e5e2:	4622      	mov	r2, r4
 800e5e4:	462b      	mov	r3, r5
 800e5e6:	f7f2 f9f3 	bl	80009d0 <__aeabi_dcmple>
 800e5ea:	2800      	cmp	r0, #0
 800e5ec:	d1da      	bne.n	800e5a4 <_gcvt+0x3c>
 800e5ee:	ab09      	add	r3, sp, #36	@ 0x24
 800e5f0:	9304      	str	r3, [sp, #16]
 800e5f2:	ab08      	add	r3, sp, #32
 800e5f4:	9303      	str	r3, [sp, #12]
 800e5f6:	ab07      	add	r3, sp, #28
 800e5f8:	e9cd 8301 	strd	r8, r3, [sp, #4]
 800e5fc:	2302      	movs	r3, #2
 800e5fe:	4622      	mov	r2, r4
 800e600:	9300      	str	r3, [sp, #0]
 800e602:	4648      	mov	r0, r9
 800e604:	462b      	mov	r3, r5
 800e606:	f000 f9fb 	bl	800ea00 <_dtoa_r>
 800e60a:	f242 730f 	movw	r3, #9999	@ 0x270f
 800e60e:	9a07      	ldr	r2, [sp, #28]
 800e610:	4601      	mov	r1, r0
 800e612:	429a      	cmp	r2, r3
 800e614:	d045      	beq.n	800e6a2 <_gcvt+0x13a>
 800e616:	4633      	mov	r3, r6
 800e618:	460c      	mov	r4, r1
 800e61a:	f811 0b01 	ldrb.w	r0, [r1], #1
 800e61e:	9a07      	ldr	r2, [sp, #28]
 800e620:	2800      	cmp	r0, #0
 800e622:	d142      	bne.n	800e6aa <_gcvt+0x142>
 800e624:	2100      	movs	r1, #0
 800e626:	f04f 0c30 	mov.w	ip, #48	@ 0x30
 800e62a:	eb06 0008 	add.w	r0, r6, r8
 800e62e:	1ac0      	subs	r0, r0, r3
 800e630:	2a00      	cmp	r2, #0
 800e632:	4615      	mov	r5, r2
 800e634:	dc45      	bgt.n	800e6c2 <_gcvt+0x15a>
 800e636:	b101      	cbz	r1, 800e63a <_gcvt+0xd2>
 800e638:	9207      	str	r2, [sp, #28]
 800e63a:	b90f      	cbnz	r7, 800e640 <_gcvt+0xd8>
 800e63c:	7822      	ldrb	r2, [r4, #0]
 800e63e:	b36a      	cbz	r2, 800e69c <_gcvt+0x134>
 800e640:	42b3      	cmp	r3, r6
 800e642:	bf04      	itt	eq
 800e644:	2230      	moveq	r2, #48	@ 0x30
 800e646:	f803 2b01 	strbeq.w	r2, [r3], #1
 800e64a:	222e      	movs	r2, #46	@ 0x2e
 800e64c:	f04f 0e00 	mov.w	lr, #0
 800e650:	701a      	strb	r2, [r3, #0]
 800e652:	f04f 0c30 	mov.w	ip, #48	@ 0x30
 800e656:	461a      	mov	r2, r3
 800e658:	9907      	ldr	r1, [sp, #28]
 800e65a:	1acd      	subs	r5, r1, r3
 800e65c:	42d5      	cmn	r5, r2
 800e65e:	d438      	bmi.n	800e6d2 <_gcvt+0x16a>
 800e660:	2900      	cmp	r1, #0
 800e662:	bfcc      	ite	gt
 800e664:	f04f 0c00 	movgt.w	ip, #0
 800e668:	f04f 0c01 	movle.w	ip, #1
 800e66c:	424a      	negs	r2, r1
 800e66e:	f1bc 0f00 	cmp.w	ip, #0
 800e672:	bf14      	ite	ne
 800e674:	4615      	movne	r5, r2
 800e676:	2500      	moveq	r5, #0
 800e678:	3501      	adds	r5, #1
 800e67a:	442b      	add	r3, r5
 800e67c:	f1be 0f00 	cmp.w	lr, #0
 800e680:	d005      	beq.n	800e68e <_gcvt+0x126>
 800e682:	f1bc 0f00 	cmp.w	ip, #0
 800e686:	bf08      	it	eq
 800e688:	2200      	moveq	r2, #0
 800e68a:	440a      	add	r2, r1
 800e68c:	9207      	str	r2, [sp, #28]
 800e68e:	1e62      	subs	r2, r4, #1
 800e690:	f812 1f01 	ldrb.w	r1, [r2, #1]!
 800e694:	b109      	cbz	r1, 800e69a <_gcvt+0x132>
 800e696:	2800      	cmp	r0, #0
 800e698:	dc20      	bgt.n	800e6dc <_gcvt+0x174>
 800e69a:	bb67      	cbnz	r7, 800e6f6 <_gcvt+0x18e>
 800e69c:	2200      	movs	r2, #0
 800e69e:	701a      	strb	r2, [r3, #0]
 800e6a0:	e798      	b.n	800e5d4 <_gcvt+0x6c>
 800e6a2:	4630      	mov	r0, r6
 800e6a4:	f000 f8e8 	bl	800e878 <strcpy>
 800e6a8:	e794      	b.n	800e5d4 <_gcvt+0x6c>
 800e6aa:	2a00      	cmp	r2, #0
 800e6ac:	ddba      	ble.n	800e624 <_gcvt+0xbc>
 800e6ae:	3a01      	subs	r2, #1
 800e6b0:	f803 0b01 	strb.w	r0, [r3], #1
 800e6b4:	9207      	str	r2, [sp, #28]
 800e6b6:	e7af      	b.n	800e618 <_gcvt+0xb0>
 800e6b8:	2101      	movs	r1, #1
 800e6ba:	f803 cb01 	strb.w	ip, [r3], #1
 800e6be:	3801      	subs	r0, #1
 800e6c0:	e7b6      	b.n	800e630 <_gcvt+0xc8>
 800e6c2:	2800      	cmp	r0, #0
 800e6c4:	f102 32ff 	add.w	r2, r2, #4294967295	@ 0xffffffff
 800e6c8:	dcf6      	bgt.n	800e6b8 <_gcvt+0x150>
 800e6ca:	2900      	cmp	r1, #0
 800e6cc:	d0b5      	beq.n	800e63a <_gcvt+0xd2>
 800e6ce:	9507      	str	r5, [sp, #28]
 800e6d0:	e7b3      	b.n	800e63a <_gcvt+0xd2>
 800e6d2:	f04f 0e01 	mov.w	lr, #1
 800e6d6:	f802 cf01 	strb.w	ip, [r2, #1]!
 800e6da:	e7bf      	b.n	800e65c <_gcvt+0xf4>
 800e6dc:	f803 1b01 	strb.w	r1, [r3], #1
 800e6e0:	3801      	subs	r0, #1
 800e6e2:	e7d5      	b.n	800e690 <_gcvt+0x128>
 800e6e4:	f802 5b01 	strb.w	r5, [r2], #1
 800e6e8:	1aa1      	subs	r1, r4, r2
 800e6ea:	2900      	cmp	r1, #0
 800e6ec:	dcfa      	bgt.n	800e6e4 <_gcvt+0x17c>
 800e6ee:	2800      	cmp	r0, #0
 800e6f0:	bfa8      	it	ge
 800e6f2:	181b      	addge	r3, r3, r0
 800e6f4:	e7d2      	b.n	800e69c <_gcvt+0x134>
 800e6f6:	461a      	mov	r2, r3
 800e6f8:	2530      	movs	r5, #48	@ 0x30
 800e6fa:	181c      	adds	r4, r3, r0
 800e6fc:	e7f4      	b.n	800e6e8 <_gcvt+0x180>
 800e6fe:	bf00      	nop
 800e700:	eb1c432d 	.word	0xeb1c432d
 800e704:	3f1a36e2 	.word	0x3f1a36e2

0800e708 <__sflush_r>:
 800e708:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800e70c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e70e:	0716      	lsls	r6, r2, #28
 800e710:	4605      	mov	r5, r0
 800e712:	460c      	mov	r4, r1
 800e714:	d454      	bmi.n	800e7c0 <__sflush_r+0xb8>
 800e716:	684b      	ldr	r3, [r1, #4]
 800e718:	2b00      	cmp	r3, #0
 800e71a:	dc02      	bgt.n	800e722 <__sflush_r+0x1a>
 800e71c:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800e71e:	2b00      	cmp	r3, #0
 800e720:	dd48      	ble.n	800e7b4 <__sflush_r+0xac>
 800e722:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800e724:	2e00      	cmp	r6, #0
 800e726:	d045      	beq.n	800e7b4 <__sflush_r+0xac>
 800e728:	2300      	movs	r3, #0
 800e72a:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800e72e:	682f      	ldr	r7, [r5, #0]
 800e730:	6a21      	ldr	r1, [r4, #32]
 800e732:	602b      	str	r3, [r5, #0]
 800e734:	d030      	beq.n	800e798 <__sflush_r+0x90>
 800e736:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800e738:	89a3      	ldrh	r3, [r4, #12]
 800e73a:	0759      	lsls	r1, r3, #29
 800e73c:	d505      	bpl.n	800e74a <__sflush_r+0x42>
 800e73e:	6863      	ldr	r3, [r4, #4]
 800e740:	1ad2      	subs	r2, r2, r3
 800e742:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800e744:	b10b      	cbz	r3, 800e74a <__sflush_r+0x42>
 800e746:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800e748:	1ad2      	subs	r2, r2, r3
 800e74a:	2300      	movs	r3, #0
 800e74c:	4628      	mov	r0, r5
 800e74e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800e750:	6a21      	ldr	r1, [r4, #32]
 800e752:	47b0      	blx	r6
 800e754:	1c43      	adds	r3, r0, #1
 800e756:	89a3      	ldrh	r3, [r4, #12]
 800e758:	d106      	bne.n	800e768 <__sflush_r+0x60>
 800e75a:	6829      	ldr	r1, [r5, #0]
 800e75c:	291d      	cmp	r1, #29
 800e75e:	d82b      	bhi.n	800e7b8 <__sflush_r+0xb0>
 800e760:	4a28      	ldr	r2, [pc, #160]	@ (800e804 <__sflush_r+0xfc>)
 800e762:	40ca      	lsrs	r2, r1
 800e764:	07d6      	lsls	r6, r2, #31
 800e766:	d527      	bpl.n	800e7b8 <__sflush_r+0xb0>
 800e768:	2200      	movs	r2, #0
 800e76a:	6062      	str	r2, [r4, #4]
 800e76c:	6922      	ldr	r2, [r4, #16]
 800e76e:	04d9      	lsls	r1, r3, #19
 800e770:	6022      	str	r2, [r4, #0]
 800e772:	d504      	bpl.n	800e77e <__sflush_r+0x76>
 800e774:	1c42      	adds	r2, r0, #1
 800e776:	d101      	bne.n	800e77c <__sflush_r+0x74>
 800e778:	682b      	ldr	r3, [r5, #0]
 800e77a:	b903      	cbnz	r3, 800e77e <__sflush_r+0x76>
 800e77c:	6560      	str	r0, [r4, #84]	@ 0x54
 800e77e:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800e780:	602f      	str	r7, [r5, #0]
 800e782:	b1b9      	cbz	r1, 800e7b4 <__sflush_r+0xac>
 800e784:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800e788:	4299      	cmp	r1, r3
 800e78a:	d002      	beq.n	800e792 <__sflush_r+0x8a>
 800e78c:	4628      	mov	r0, r5
 800e78e:	f7fe fd69 	bl	800d264 <_free_r>
 800e792:	2300      	movs	r3, #0
 800e794:	6363      	str	r3, [r4, #52]	@ 0x34
 800e796:	e00d      	b.n	800e7b4 <__sflush_r+0xac>
 800e798:	2301      	movs	r3, #1
 800e79a:	4628      	mov	r0, r5
 800e79c:	47b0      	blx	r6
 800e79e:	4602      	mov	r2, r0
 800e7a0:	1c50      	adds	r0, r2, #1
 800e7a2:	d1c9      	bne.n	800e738 <__sflush_r+0x30>
 800e7a4:	682b      	ldr	r3, [r5, #0]
 800e7a6:	2b00      	cmp	r3, #0
 800e7a8:	d0c6      	beq.n	800e738 <__sflush_r+0x30>
 800e7aa:	2b1d      	cmp	r3, #29
 800e7ac:	d001      	beq.n	800e7b2 <__sflush_r+0xaa>
 800e7ae:	2b16      	cmp	r3, #22
 800e7b0:	d11d      	bne.n	800e7ee <__sflush_r+0xe6>
 800e7b2:	602f      	str	r7, [r5, #0]
 800e7b4:	2000      	movs	r0, #0
 800e7b6:	e021      	b.n	800e7fc <__sflush_r+0xf4>
 800e7b8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e7bc:	b21b      	sxth	r3, r3
 800e7be:	e01a      	b.n	800e7f6 <__sflush_r+0xee>
 800e7c0:	690f      	ldr	r7, [r1, #16]
 800e7c2:	2f00      	cmp	r7, #0
 800e7c4:	d0f6      	beq.n	800e7b4 <__sflush_r+0xac>
 800e7c6:	0793      	lsls	r3, r2, #30
 800e7c8:	bf18      	it	ne
 800e7ca:	2300      	movne	r3, #0
 800e7cc:	680e      	ldr	r6, [r1, #0]
 800e7ce:	bf08      	it	eq
 800e7d0:	694b      	ldreq	r3, [r1, #20]
 800e7d2:	1bf6      	subs	r6, r6, r7
 800e7d4:	600f      	str	r7, [r1, #0]
 800e7d6:	608b      	str	r3, [r1, #8]
 800e7d8:	2e00      	cmp	r6, #0
 800e7da:	ddeb      	ble.n	800e7b4 <__sflush_r+0xac>
 800e7dc:	4633      	mov	r3, r6
 800e7de:	463a      	mov	r2, r7
 800e7e0:	4628      	mov	r0, r5
 800e7e2:	6a21      	ldr	r1, [r4, #32]
 800e7e4:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 800e7e8:	47e0      	blx	ip
 800e7ea:	2800      	cmp	r0, #0
 800e7ec:	dc07      	bgt.n	800e7fe <__sflush_r+0xf6>
 800e7ee:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e7f2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e7f6:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800e7fa:	81a3      	strh	r3, [r4, #12]
 800e7fc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e7fe:	4407      	add	r7, r0
 800e800:	1a36      	subs	r6, r6, r0
 800e802:	e7e9      	b.n	800e7d8 <__sflush_r+0xd0>
 800e804:	20400001 	.word	0x20400001

0800e808 <_fflush_r>:
 800e808:	b538      	push	{r3, r4, r5, lr}
 800e80a:	690b      	ldr	r3, [r1, #16]
 800e80c:	4605      	mov	r5, r0
 800e80e:	460c      	mov	r4, r1
 800e810:	b913      	cbnz	r3, 800e818 <_fflush_r+0x10>
 800e812:	2500      	movs	r5, #0
 800e814:	4628      	mov	r0, r5
 800e816:	bd38      	pop	{r3, r4, r5, pc}
 800e818:	b118      	cbz	r0, 800e822 <_fflush_r+0x1a>
 800e81a:	6a03      	ldr	r3, [r0, #32]
 800e81c:	b90b      	cbnz	r3, 800e822 <_fflush_r+0x1a>
 800e81e:	f7fe fc05 	bl	800d02c <__sinit>
 800e822:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e826:	2b00      	cmp	r3, #0
 800e828:	d0f3      	beq.n	800e812 <_fflush_r+0xa>
 800e82a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800e82c:	07d0      	lsls	r0, r2, #31
 800e82e:	d404      	bmi.n	800e83a <_fflush_r+0x32>
 800e830:	0599      	lsls	r1, r3, #22
 800e832:	d402      	bmi.n	800e83a <_fflush_r+0x32>
 800e834:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800e836:	f7fe fcfe 	bl	800d236 <__retarget_lock_acquire_recursive>
 800e83a:	4628      	mov	r0, r5
 800e83c:	4621      	mov	r1, r4
 800e83e:	f7ff ff63 	bl	800e708 <__sflush_r>
 800e842:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800e844:	4605      	mov	r5, r0
 800e846:	07da      	lsls	r2, r3, #31
 800e848:	d4e4      	bmi.n	800e814 <_fflush_r+0xc>
 800e84a:	89a3      	ldrh	r3, [r4, #12]
 800e84c:	059b      	lsls	r3, r3, #22
 800e84e:	d4e1      	bmi.n	800e814 <_fflush_r+0xc>
 800e850:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800e852:	f7fe fcf1 	bl	800d238 <__retarget_lock_release_recursive>
 800e856:	e7dd      	b.n	800e814 <_fflush_r+0xc>

0800e858 <_sbrk_r>:
 800e858:	b538      	push	{r3, r4, r5, lr}
 800e85a:	2300      	movs	r3, #0
 800e85c:	4d05      	ldr	r5, [pc, #20]	@ (800e874 <_sbrk_r+0x1c>)
 800e85e:	4604      	mov	r4, r0
 800e860:	4608      	mov	r0, r1
 800e862:	602b      	str	r3, [r5, #0]
 800e864:	f7f3 fe4c 	bl	8002500 <_sbrk>
 800e868:	1c43      	adds	r3, r0, #1
 800e86a:	d102      	bne.n	800e872 <_sbrk_r+0x1a>
 800e86c:	682b      	ldr	r3, [r5, #0]
 800e86e:	b103      	cbz	r3, 800e872 <_sbrk_r+0x1a>
 800e870:	6023      	str	r3, [r4, #0]
 800e872:	bd38      	pop	{r3, r4, r5, pc}
 800e874:	20001880 	.word	0x20001880

0800e878 <strcpy>:
 800e878:	4603      	mov	r3, r0
 800e87a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800e87e:	f803 2b01 	strb.w	r2, [r3], #1
 800e882:	2a00      	cmp	r2, #0
 800e884:	d1f9      	bne.n	800e87a <strcpy+0x2>
 800e886:	4770      	bx	lr

0800e888 <__assert_func>:
 800e888:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800e88a:	4614      	mov	r4, r2
 800e88c:	461a      	mov	r2, r3
 800e88e:	4b09      	ldr	r3, [pc, #36]	@ (800e8b4 <__assert_func+0x2c>)
 800e890:	4605      	mov	r5, r0
 800e892:	681b      	ldr	r3, [r3, #0]
 800e894:	68d8      	ldr	r0, [r3, #12]
 800e896:	b14c      	cbz	r4, 800e8ac <__assert_func+0x24>
 800e898:	4b07      	ldr	r3, [pc, #28]	@ (800e8b8 <__assert_func+0x30>)
 800e89a:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800e89e:	9100      	str	r1, [sp, #0]
 800e8a0:	462b      	mov	r3, r5
 800e8a2:	4906      	ldr	r1, [pc, #24]	@ (800e8bc <__assert_func+0x34>)
 800e8a4:	f000 fe88 	bl	800f5b8 <fiprintf>
 800e8a8:	f000 fe98 	bl	800f5dc <abort>
 800e8ac:	4b04      	ldr	r3, [pc, #16]	@ (800e8c0 <__assert_func+0x38>)
 800e8ae:	461c      	mov	r4, r3
 800e8b0:	e7f3      	b.n	800e89a <__assert_func+0x12>
 800e8b2:	bf00      	nop
 800e8b4:	200002f8 	.word	0x200002f8
 800e8b8:	08010024 	.word	0x08010024
 800e8bc:	08010031 	.word	0x08010031
 800e8c0:	0801005f 	.word	0x0801005f

0800e8c4 <_calloc_r>:
 800e8c4:	b570      	push	{r4, r5, r6, lr}
 800e8c6:	fba1 5402 	umull	r5, r4, r1, r2
 800e8ca:	b934      	cbnz	r4, 800e8da <_calloc_r+0x16>
 800e8cc:	4629      	mov	r1, r5
 800e8ce:	f7ff f86d 	bl	800d9ac <_malloc_r>
 800e8d2:	4606      	mov	r6, r0
 800e8d4:	b928      	cbnz	r0, 800e8e2 <_calloc_r+0x1e>
 800e8d6:	4630      	mov	r0, r6
 800e8d8:	bd70      	pop	{r4, r5, r6, pc}
 800e8da:	220c      	movs	r2, #12
 800e8dc:	2600      	movs	r6, #0
 800e8de:	6002      	str	r2, [r0, #0]
 800e8e0:	e7f9      	b.n	800e8d6 <_calloc_r+0x12>
 800e8e2:	462a      	mov	r2, r5
 800e8e4:	4621      	mov	r1, r4
 800e8e6:	f7fe fc1a 	bl	800d11e <memset>
 800e8ea:	e7f4      	b.n	800e8d6 <_calloc_r+0x12>

0800e8ec <quorem>:
 800e8ec:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e8f0:	6903      	ldr	r3, [r0, #16]
 800e8f2:	690c      	ldr	r4, [r1, #16]
 800e8f4:	4607      	mov	r7, r0
 800e8f6:	42a3      	cmp	r3, r4
 800e8f8:	db7e      	blt.n	800e9f8 <quorem+0x10c>
 800e8fa:	3c01      	subs	r4, #1
 800e8fc:	00a3      	lsls	r3, r4, #2
 800e8fe:	f100 0514 	add.w	r5, r0, #20
 800e902:	f101 0814 	add.w	r8, r1, #20
 800e906:	9300      	str	r3, [sp, #0]
 800e908:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800e90c:	9301      	str	r3, [sp, #4]
 800e90e:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800e912:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800e916:	3301      	adds	r3, #1
 800e918:	429a      	cmp	r2, r3
 800e91a:	fbb2 f6f3 	udiv	r6, r2, r3
 800e91e:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800e922:	d32e      	bcc.n	800e982 <quorem+0x96>
 800e924:	f04f 0a00 	mov.w	sl, #0
 800e928:	46c4      	mov	ip, r8
 800e92a:	46ae      	mov	lr, r5
 800e92c:	46d3      	mov	fp, sl
 800e92e:	f85c 3b04 	ldr.w	r3, [ip], #4
 800e932:	b298      	uxth	r0, r3
 800e934:	fb06 a000 	mla	r0, r6, r0, sl
 800e938:	0c1b      	lsrs	r3, r3, #16
 800e93a:	0c02      	lsrs	r2, r0, #16
 800e93c:	fb06 2303 	mla	r3, r6, r3, r2
 800e940:	f8de 2000 	ldr.w	r2, [lr]
 800e944:	b280      	uxth	r0, r0
 800e946:	b292      	uxth	r2, r2
 800e948:	1a12      	subs	r2, r2, r0
 800e94a:	445a      	add	r2, fp
 800e94c:	f8de 0000 	ldr.w	r0, [lr]
 800e950:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800e954:	b29b      	uxth	r3, r3
 800e956:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800e95a:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800e95e:	b292      	uxth	r2, r2
 800e960:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800e964:	45e1      	cmp	r9, ip
 800e966:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800e96a:	f84e 2b04 	str.w	r2, [lr], #4
 800e96e:	d2de      	bcs.n	800e92e <quorem+0x42>
 800e970:	9b00      	ldr	r3, [sp, #0]
 800e972:	58eb      	ldr	r3, [r5, r3]
 800e974:	b92b      	cbnz	r3, 800e982 <quorem+0x96>
 800e976:	9b01      	ldr	r3, [sp, #4]
 800e978:	3b04      	subs	r3, #4
 800e97a:	429d      	cmp	r5, r3
 800e97c:	461a      	mov	r2, r3
 800e97e:	d32f      	bcc.n	800e9e0 <quorem+0xf4>
 800e980:	613c      	str	r4, [r7, #16]
 800e982:	4638      	mov	r0, r7
 800e984:	f7ff fb6c 	bl	800e060 <__mcmp>
 800e988:	2800      	cmp	r0, #0
 800e98a:	db25      	blt.n	800e9d8 <quorem+0xec>
 800e98c:	4629      	mov	r1, r5
 800e98e:	2000      	movs	r0, #0
 800e990:	f858 2b04 	ldr.w	r2, [r8], #4
 800e994:	f8d1 c000 	ldr.w	ip, [r1]
 800e998:	fa1f fe82 	uxth.w	lr, r2
 800e99c:	fa1f f38c 	uxth.w	r3, ip
 800e9a0:	eba3 030e 	sub.w	r3, r3, lr
 800e9a4:	4403      	add	r3, r0
 800e9a6:	0c12      	lsrs	r2, r2, #16
 800e9a8:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800e9ac:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800e9b0:	b29b      	uxth	r3, r3
 800e9b2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800e9b6:	45c1      	cmp	r9, r8
 800e9b8:	ea4f 4022 	mov.w	r0, r2, asr #16
 800e9bc:	f841 3b04 	str.w	r3, [r1], #4
 800e9c0:	d2e6      	bcs.n	800e990 <quorem+0xa4>
 800e9c2:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800e9c6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800e9ca:	b922      	cbnz	r2, 800e9d6 <quorem+0xea>
 800e9cc:	3b04      	subs	r3, #4
 800e9ce:	429d      	cmp	r5, r3
 800e9d0:	461a      	mov	r2, r3
 800e9d2:	d30b      	bcc.n	800e9ec <quorem+0x100>
 800e9d4:	613c      	str	r4, [r7, #16]
 800e9d6:	3601      	adds	r6, #1
 800e9d8:	4630      	mov	r0, r6
 800e9da:	b003      	add	sp, #12
 800e9dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e9e0:	6812      	ldr	r2, [r2, #0]
 800e9e2:	3b04      	subs	r3, #4
 800e9e4:	2a00      	cmp	r2, #0
 800e9e6:	d1cb      	bne.n	800e980 <quorem+0x94>
 800e9e8:	3c01      	subs	r4, #1
 800e9ea:	e7c6      	b.n	800e97a <quorem+0x8e>
 800e9ec:	6812      	ldr	r2, [r2, #0]
 800e9ee:	3b04      	subs	r3, #4
 800e9f0:	2a00      	cmp	r2, #0
 800e9f2:	d1ef      	bne.n	800e9d4 <quorem+0xe8>
 800e9f4:	3c01      	subs	r4, #1
 800e9f6:	e7ea      	b.n	800e9ce <quorem+0xe2>
 800e9f8:	2000      	movs	r0, #0
 800e9fa:	e7ee      	b.n	800e9da <quorem+0xee>
 800e9fc:	0000      	movs	r0, r0
	...

0800ea00 <_dtoa_r>:
 800ea00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ea04:	4614      	mov	r4, r2
 800ea06:	461d      	mov	r5, r3
 800ea08:	69c7      	ldr	r7, [r0, #28]
 800ea0a:	b097      	sub	sp, #92	@ 0x5c
 800ea0c:	4681      	mov	r9, r0
 800ea0e:	e9cd 4506 	strd	r4, r5, [sp, #24]
 800ea12:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 800ea14:	b97f      	cbnz	r7, 800ea36 <_dtoa_r+0x36>
 800ea16:	2010      	movs	r0, #16
 800ea18:	f000 fdc6 	bl	800f5a8 <malloc>
 800ea1c:	4602      	mov	r2, r0
 800ea1e:	f8c9 001c 	str.w	r0, [r9, #28]
 800ea22:	b920      	cbnz	r0, 800ea2e <_dtoa_r+0x2e>
 800ea24:	21ef      	movs	r1, #239	@ 0xef
 800ea26:	4bac      	ldr	r3, [pc, #688]	@ (800ecd8 <_dtoa_r+0x2d8>)
 800ea28:	48ac      	ldr	r0, [pc, #688]	@ (800ecdc <_dtoa_r+0x2dc>)
 800ea2a:	f7ff ff2d 	bl	800e888 <__assert_func>
 800ea2e:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800ea32:	6007      	str	r7, [r0, #0]
 800ea34:	60c7      	str	r7, [r0, #12]
 800ea36:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800ea3a:	6819      	ldr	r1, [r3, #0]
 800ea3c:	b159      	cbz	r1, 800ea56 <_dtoa_r+0x56>
 800ea3e:	685a      	ldr	r2, [r3, #4]
 800ea40:	2301      	movs	r3, #1
 800ea42:	4093      	lsls	r3, r2
 800ea44:	604a      	str	r2, [r1, #4]
 800ea46:	608b      	str	r3, [r1, #8]
 800ea48:	4648      	mov	r0, r9
 800ea4a:	f7ff f88d 	bl	800db68 <_Bfree>
 800ea4e:	2200      	movs	r2, #0
 800ea50:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800ea54:	601a      	str	r2, [r3, #0]
 800ea56:	1e2b      	subs	r3, r5, #0
 800ea58:	bfaf      	iteee	ge
 800ea5a:	2300      	movge	r3, #0
 800ea5c:	2201      	movlt	r2, #1
 800ea5e:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800ea62:	9307      	strlt	r3, [sp, #28]
 800ea64:	bfa8      	it	ge
 800ea66:	6033      	strge	r3, [r6, #0]
 800ea68:	f8dd 801c 	ldr.w	r8, [sp, #28]
 800ea6c:	4b9c      	ldr	r3, [pc, #624]	@ (800ece0 <_dtoa_r+0x2e0>)
 800ea6e:	bfb8      	it	lt
 800ea70:	6032      	strlt	r2, [r6, #0]
 800ea72:	ea33 0308 	bics.w	r3, r3, r8
 800ea76:	d112      	bne.n	800ea9e <_dtoa_r+0x9e>
 800ea78:	f242 730f 	movw	r3, #9999	@ 0x270f
 800ea7c:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800ea7e:	6013      	str	r3, [r2, #0]
 800ea80:	f3c8 0313 	ubfx	r3, r8, #0, #20
 800ea84:	4323      	orrs	r3, r4
 800ea86:	f000 855e 	beq.w	800f546 <_dtoa_r+0xb46>
 800ea8a:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800ea8c:	f8df a254 	ldr.w	sl, [pc, #596]	@ 800ece4 <_dtoa_r+0x2e4>
 800ea90:	2b00      	cmp	r3, #0
 800ea92:	f000 8560 	beq.w	800f556 <_dtoa_r+0xb56>
 800ea96:	f10a 0303 	add.w	r3, sl, #3
 800ea9a:	f000 bd5a 	b.w	800f552 <_dtoa_r+0xb52>
 800ea9e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800eaa2:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800eaa6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800eaaa:	2200      	movs	r2, #0
 800eaac:	2300      	movs	r3, #0
 800eaae:	f7f1 ff7b 	bl	80009a8 <__aeabi_dcmpeq>
 800eab2:	4607      	mov	r7, r0
 800eab4:	b158      	cbz	r0, 800eace <_dtoa_r+0xce>
 800eab6:	2301      	movs	r3, #1
 800eab8:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800eaba:	6013      	str	r3, [r2, #0]
 800eabc:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800eabe:	b113      	cbz	r3, 800eac6 <_dtoa_r+0xc6>
 800eac0:	4b89      	ldr	r3, [pc, #548]	@ (800ece8 <_dtoa_r+0x2e8>)
 800eac2:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800eac4:	6013      	str	r3, [r2, #0]
 800eac6:	f8df a224 	ldr.w	sl, [pc, #548]	@ 800ecec <_dtoa_r+0x2ec>
 800eaca:	f000 bd44 	b.w	800f556 <_dtoa_r+0xb56>
 800eace:	ab14      	add	r3, sp, #80	@ 0x50
 800ead0:	9301      	str	r3, [sp, #4]
 800ead2:	ab15      	add	r3, sp, #84	@ 0x54
 800ead4:	9300      	str	r3, [sp, #0]
 800ead6:	4648      	mov	r0, r9
 800ead8:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800eadc:	f7ff fbd8 	bl	800e290 <__d2b>
 800eae0:	f3c8 560a 	ubfx	r6, r8, #20, #11
 800eae4:	9003      	str	r0, [sp, #12]
 800eae6:	2e00      	cmp	r6, #0
 800eae8:	d078      	beq.n	800ebdc <_dtoa_r+0x1dc>
 800eaea:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800eaee:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800eaf0:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800eaf4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800eaf8:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800eafc:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800eb00:	9712      	str	r7, [sp, #72]	@ 0x48
 800eb02:	4619      	mov	r1, r3
 800eb04:	2200      	movs	r2, #0
 800eb06:	4b7a      	ldr	r3, [pc, #488]	@ (800ecf0 <_dtoa_r+0x2f0>)
 800eb08:	f7f1 fb2e 	bl	8000168 <__aeabi_dsub>
 800eb0c:	a36c      	add	r3, pc, #432	@ (adr r3, 800ecc0 <_dtoa_r+0x2c0>)
 800eb0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eb12:	f7f1 fce1 	bl	80004d8 <__aeabi_dmul>
 800eb16:	a36c      	add	r3, pc, #432	@ (adr r3, 800ecc8 <_dtoa_r+0x2c8>)
 800eb18:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eb1c:	f7f1 fb26 	bl	800016c <__adddf3>
 800eb20:	4604      	mov	r4, r0
 800eb22:	4630      	mov	r0, r6
 800eb24:	460d      	mov	r5, r1
 800eb26:	f7f1 fc6d 	bl	8000404 <__aeabi_i2d>
 800eb2a:	a369      	add	r3, pc, #420	@ (adr r3, 800ecd0 <_dtoa_r+0x2d0>)
 800eb2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eb30:	f7f1 fcd2 	bl	80004d8 <__aeabi_dmul>
 800eb34:	4602      	mov	r2, r0
 800eb36:	460b      	mov	r3, r1
 800eb38:	4620      	mov	r0, r4
 800eb3a:	4629      	mov	r1, r5
 800eb3c:	f7f1 fb16 	bl	800016c <__adddf3>
 800eb40:	4604      	mov	r4, r0
 800eb42:	460d      	mov	r5, r1
 800eb44:	f7f1 ff62 	bl	8000a0c <__aeabi_d2iz>
 800eb48:	2200      	movs	r2, #0
 800eb4a:	4607      	mov	r7, r0
 800eb4c:	2300      	movs	r3, #0
 800eb4e:	4620      	mov	r0, r4
 800eb50:	4629      	mov	r1, r5
 800eb52:	f7f1 ff33 	bl	80009bc <__aeabi_dcmplt>
 800eb56:	b140      	cbz	r0, 800eb6a <_dtoa_r+0x16a>
 800eb58:	4638      	mov	r0, r7
 800eb5a:	f7f1 fc53 	bl	8000404 <__aeabi_i2d>
 800eb5e:	4622      	mov	r2, r4
 800eb60:	462b      	mov	r3, r5
 800eb62:	f7f1 ff21 	bl	80009a8 <__aeabi_dcmpeq>
 800eb66:	b900      	cbnz	r0, 800eb6a <_dtoa_r+0x16a>
 800eb68:	3f01      	subs	r7, #1
 800eb6a:	2f16      	cmp	r7, #22
 800eb6c:	d854      	bhi.n	800ec18 <_dtoa_r+0x218>
 800eb6e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800eb72:	4b60      	ldr	r3, [pc, #384]	@ (800ecf4 <_dtoa_r+0x2f4>)
 800eb74:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800eb78:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eb7c:	f7f1 ff1e 	bl	80009bc <__aeabi_dcmplt>
 800eb80:	2800      	cmp	r0, #0
 800eb82:	d04b      	beq.n	800ec1c <_dtoa_r+0x21c>
 800eb84:	2300      	movs	r3, #0
 800eb86:	3f01      	subs	r7, #1
 800eb88:	930f      	str	r3, [sp, #60]	@ 0x3c
 800eb8a:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800eb8c:	1b9b      	subs	r3, r3, r6
 800eb8e:	1e5a      	subs	r2, r3, #1
 800eb90:	bf49      	itett	mi
 800eb92:	f1c3 0301 	rsbmi	r3, r3, #1
 800eb96:	2300      	movpl	r3, #0
 800eb98:	9304      	strmi	r3, [sp, #16]
 800eb9a:	2300      	movmi	r3, #0
 800eb9c:	9209      	str	r2, [sp, #36]	@ 0x24
 800eb9e:	bf54      	ite	pl
 800eba0:	9304      	strpl	r3, [sp, #16]
 800eba2:	9309      	strmi	r3, [sp, #36]	@ 0x24
 800eba4:	2f00      	cmp	r7, #0
 800eba6:	db3b      	blt.n	800ec20 <_dtoa_r+0x220>
 800eba8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ebaa:	970e      	str	r7, [sp, #56]	@ 0x38
 800ebac:	443b      	add	r3, r7
 800ebae:	9309      	str	r3, [sp, #36]	@ 0x24
 800ebb0:	2300      	movs	r3, #0
 800ebb2:	930a      	str	r3, [sp, #40]	@ 0x28
 800ebb4:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800ebb6:	2b09      	cmp	r3, #9
 800ebb8:	d865      	bhi.n	800ec86 <_dtoa_r+0x286>
 800ebba:	2b05      	cmp	r3, #5
 800ebbc:	bfc4      	itt	gt
 800ebbe:	3b04      	subgt	r3, #4
 800ebc0:	9320      	strgt	r3, [sp, #128]	@ 0x80
 800ebc2:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800ebc4:	bfc8      	it	gt
 800ebc6:	2400      	movgt	r4, #0
 800ebc8:	f1a3 0302 	sub.w	r3, r3, #2
 800ebcc:	bfd8      	it	le
 800ebce:	2401      	movle	r4, #1
 800ebd0:	2b03      	cmp	r3, #3
 800ebd2:	d864      	bhi.n	800ec9e <_dtoa_r+0x29e>
 800ebd4:	e8df f003 	tbb	[pc, r3]
 800ebd8:	2c385553 	.word	0x2c385553
 800ebdc:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800ebe0:	441e      	add	r6, r3
 800ebe2:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800ebe6:	2b20      	cmp	r3, #32
 800ebe8:	bfc1      	itttt	gt
 800ebea:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800ebee:	fa08 f803 	lslgt.w	r8, r8, r3
 800ebf2:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800ebf6:	fa24 f303 	lsrgt.w	r3, r4, r3
 800ebfa:	bfd6      	itet	le
 800ebfc:	f1c3 0320 	rsble	r3, r3, #32
 800ec00:	ea48 0003 	orrgt.w	r0, r8, r3
 800ec04:	fa04 f003 	lslle.w	r0, r4, r3
 800ec08:	f7f1 fbec 	bl	80003e4 <__aeabi_ui2d>
 800ec0c:	2201      	movs	r2, #1
 800ec0e:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800ec12:	3e01      	subs	r6, #1
 800ec14:	9212      	str	r2, [sp, #72]	@ 0x48
 800ec16:	e774      	b.n	800eb02 <_dtoa_r+0x102>
 800ec18:	2301      	movs	r3, #1
 800ec1a:	e7b5      	b.n	800eb88 <_dtoa_r+0x188>
 800ec1c:	900f      	str	r0, [sp, #60]	@ 0x3c
 800ec1e:	e7b4      	b.n	800eb8a <_dtoa_r+0x18a>
 800ec20:	9b04      	ldr	r3, [sp, #16]
 800ec22:	1bdb      	subs	r3, r3, r7
 800ec24:	9304      	str	r3, [sp, #16]
 800ec26:	427b      	negs	r3, r7
 800ec28:	930a      	str	r3, [sp, #40]	@ 0x28
 800ec2a:	2300      	movs	r3, #0
 800ec2c:	930e      	str	r3, [sp, #56]	@ 0x38
 800ec2e:	e7c1      	b.n	800ebb4 <_dtoa_r+0x1b4>
 800ec30:	2301      	movs	r3, #1
 800ec32:	930b      	str	r3, [sp, #44]	@ 0x2c
 800ec34:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800ec36:	eb07 0b03 	add.w	fp, r7, r3
 800ec3a:	f10b 0301 	add.w	r3, fp, #1
 800ec3e:	2b01      	cmp	r3, #1
 800ec40:	9308      	str	r3, [sp, #32]
 800ec42:	bfb8      	it	lt
 800ec44:	2301      	movlt	r3, #1
 800ec46:	e006      	b.n	800ec56 <_dtoa_r+0x256>
 800ec48:	2301      	movs	r3, #1
 800ec4a:	930b      	str	r3, [sp, #44]	@ 0x2c
 800ec4c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800ec4e:	2b00      	cmp	r3, #0
 800ec50:	dd28      	ble.n	800eca4 <_dtoa_r+0x2a4>
 800ec52:	469b      	mov	fp, r3
 800ec54:	9308      	str	r3, [sp, #32]
 800ec56:	2100      	movs	r1, #0
 800ec58:	2204      	movs	r2, #4
 800ec5a:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800ec5e:	f102 0514 	add.w	r5, r2, #20
 800ec62:	429d      	cmp	r5, r3
 800ec64:	d926      	bls.n	800ecb4 <_dtoa_r+0x2b4>
 800ec66:	6041      	str	r1, [r0, #4]
 800ec68:	4648      	mov	r0, r9
 800ec6a:	f7fe ff3d 	bl	800dae8 <_Balloc>
 800ec6e:	4682      	mov	sl, r0
 800ec70:	2800      	cmp	r0, #0
 800ec72:	d143      	bne.n	800ecfc <_dtoa_r+0x2fc>
 800ec74:	4602      	mov	r2, r0
 800ec76:	f240 11af 	movw	r1, #431	@ 0x1af
 800ec7a:	4b1f      	ldr	r3, [pc, #124]	@ (800ecf8 <_dtoa_r+0x2f8>)
 800ec7c:	e6d4      	b.n	800ea28 <_dtoa_r+0x28>
 800ec7e:	2300      	movs	r3, #0
 800ec80:	e7e3      	b.n	800ec4a <_dtoa_r+0x24a>
 800ec82:	2300      	movs	r3, #0
 800ec84:	e7d5      	b.n	800ec32 <_dtoa_r+0x232>
 800ec86:	2401      	movs	r4, #1
 800ec88:	2300      	movs	r3, #0
 800ec8a:	940b      	str	r4, [sp, #44]	@ 0x2c
 800ec8c:	9320      	str	r3, [sp, #128]	@ 0x80
 800ec8e:	f04f 3bff 	mov.w	fp, #4294967295	@ 0xffffffff
 800ec92:	2200      	movs	r2, #0
 800ec94:	2312      	movs	r3, #18
 800ec96:	f8cd b020 	str.w	fp, [sp, #32]
 800ec9a:	9221      	str	r2, [sp, #132]	@ 0x84
 800ec9c:	e7db      	b.n	800ec56 <_dtoa_r+0x256>
 800ec9e:	2301      	movs	r3, #1
 800eca0:	930b      	str	r3, [sp, #44]	@ 0x2c
 800eca2:	e7f4      	b.n	800ec8e <_dtoa_r+0x28e>
 800eca4:	f04f 0b01 	mov.w	fp, #1
 800eca8:	465b      	mov	r3, fp
 800ecaa:	f8cd b020 	str.w	fp, [sp, #32]
 800ecae:	f8cd b084 	str.w	fp, [sp, #132]	@ 0x84
 800ecb2:	e7d0      	b.n	800ec56 <_dtoa_r+0x256>
 800ecb4:	3101      	adds	r1, #1
 800ecb6:	0052      	lsls	r2, r2, #1
 800ecb8:	e7d1      	b.n	800ec5e <_dtoa_r+0x25e>
 800ecba:	bf00      	nop
 800ecbc:	f3af 8000 	nop.w
 800ecc0:	636f4361 	.word	0x636f4361
 800ecc4:	3fd287a7 	.word	0x3fd287a7
 800ecc8:	8b60c8b3 	.word	0x8b60c8b3
 800eccc:	3fc68a28 	.word	0x3fc68a28
 800ecd0:	509f79fb 	.word	0x509f79fb
 800ecd4:	3fd34413 	.word	0x3fd34413
 800ecd8:	0800ffb4 	.word	0x0800ffb4
 800ecdc:	0801006f 	.word	0x0801006f
 800ece0:	7ff00000 	.word	0x7ff00000
 800ece4:	08010069 	.word	0x08010069
 800ece8:	0801006e 	.word	0x0801006e
 800ecec:	0801006d 	.word	0x0801006d
 800ecf0:	3ff80000 	.word	0x3ff80000
 800ecf4:	08010288 	.word	0x08010288
 800ecf8:	0800ff43 	.word	0x0800ff43
 800ecfc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800ed00:	6018      	str	r0, [r3, #0]
 800ed02:	9b08      	ldr	r3, [sp, #32]
 800ed04:	2b0e      	cmp	r3, #14
 800ed06:	f200 80a1 	bhi.w	800ee4c <_dtoa_r+0x44c>
 800ed0a:	2c00      	cmp	r4, #0
 800ed0c:	f000 809e 	beq.w	800ee4c <_dtoa_r+0x44c>
 800ed10:	2f00      	cmp	r7, #0
 800ed12:	dd33      	ble.n	800ed7c <_dtoa_r+0x37c>
 800ed14:	4b9c      	ldr	r3, [pc, #624]	@ (800ef88 <_dtoa_r+0x588>)
 800ed16:	f007 020f 	and.w	r2, r7, #15
 800ed1a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800ed1e:	05f8      	lsls	r0, r7, #23
 800ed20:	e9d3 3400 	ldrd	r3, r4, [r3]
 800ed24:	e9cd 3410 	strd	r3, r4, [sp, #64]	@ 0x40
 800ed28:	ea4f 1427 	mov.w	r4, r7, asr #4
 800ed2c:	d516      	bpl.n	800ed5c <_dtoa_r+0x35c>
 800ed2e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800ed32:	4b96      	ldr	r3, [pc, #600]	@ (800ef8c <_dtoa_r+0x58c>)
 800ed34:	2603      	movs	r6, #3
 800ed36:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800ed3a:	f7f1 fcf7 	bl	800072c <__aeabi_ddiv>
 800ed3e:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800ed42:	f004 040f 	and.w	r4, r4, #15
 800ed46:	4d91      	ldr	r5, [pc, #580]	@ (800ef8c <_dtoa_r+0x58c>)
 800ed48:	b954      	cbnz	r4, 800ed60 <_dtoa_r+0x360>
 800ed4a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800ed4e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800ed52:	f7f1 fceb 	bl	800072c <__aeabi_ddiv>
 800ed56:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800ed5a:	e028      	b.n	800edae <_dtoa_r+0x3ae>
 800ed5c:	2602      	movs	r6, #2
 800ed5e:	e7f2      	b.n	800ed46 <_dtoa_r+0x346>
 800ed60:	07e1      	lsls	r1, r4, #31
 800ed62:	d508      	bpl.n	800ed76 <_dtoa_r+0x376>
 800ed64:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800ed68:	e9d5 2300 	ldrd	r2, r3, [r5]
 800ed6c:	f7f1 fbb4 	bl	80004d8 <__aeabi_dmul>
 800ed70:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800ed74:	3601      	adds	r6, #1
 800ed76:	1064      	asrs	r4, r4, #1
 800ed78:	3508      	adds	r5, #8
 800ed7a:	e7e5      	b.n	800ed48 <_dtoa_r+0x348>
 800ed7c:	f000 80af 	beq.w	800eede <_dtoa_r+0x4de>
 800ed80:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800ed84:	427c      	negs	r4, r7
 800ed86:	4b80      	ldr	r3, [pc, #512]	@ (800ef88 <_dtoa_r+0x588>)
 800ed88:	f004 020f 	and.w	r2, r4, #15
 800ed8c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800ed90:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ed94:	f7f1 fba0 	bl	80004d8 <__aeabi_dmul>
 800ed98:	2602      	movs	r6, #2
 800ed9a:	2300      	movs	r3, #0
 800ed9c:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800eda0:	4d7a      	ldr	r5, [pc, #488]	@ (800ef8c <_dtoa_r+0x58c>)
 800eda2:	1124      	asrs	r4, r4, #4
 800eda4:	2c00      	cmp	r4, #0
 800eda6:	f040 808f 	bne.w	800eec8 <_dtoa_r+0x4c8>
 800edaa:	2b00      	cmp	r3, #0
 800edac:	d1d3      	bne.n	800ed56 <_dtoa_r+0x356>
 800edae:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 800edb2:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800edb4:	2b00      	cmp	r3, #0
 800edb6:	f000 8094 	beq.w	800eee2 <_dtoa_r+0x4e2>
 800edba:	2200      	movs	r2, #0
 800edbc:	4620      	mov	r0, r4
 800edbe:	4629      	mov	r1, r5
 800edc0:	4b73      	ldr	r3, [pc, #460]	@ (800ef90 <_dtoa_r+0x590>)
 800edc2:	f7f1 fdfb 	bl	80009bc <__aeabi_dcmplt>
 800edc6:	2800      	cmp	r0, #0
 800edc8:	f000 808b 	beq.w	800eee2 <_dtoa_r+0x4e2>
 800edcc:	9b08      	ldr	r3, [sp, #32]
 800edce:	2b00      	cmp	r3, #0
 800edd0:	f000 8087 	beq.w	800eee2 <_dtoa_r+0x4e2>
 800edd4:	f1bb 0f00 	cmp.w	fp, #0
 800edd8:	dd34      	ble.n	800ee44 <_dtoa_r+0x444>
 800edda:	4620      	mov	r0, r4
 800eddc:	2200      	movs	r2, #0
 800edde:	4629      	mov	r1, r5
 800ede0:	4b6c      	ldr	r3, [pc, #432]	@ (800ef94 <_dtoa_r+0x594>)
 800ede2:	f7f1 fb79 	bl	80004d8 <__aeabi_dmul>
 800ede6:	465c      	mov	r4, fp
 800ede8:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800edec:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 800edf0:	3601      	adds	r6, #1
 800edf2:	4630      	mov	r0, r6
 800edf4:	f7f1 fb06 	bl	8000404 <__aeabi_i2d>
 800edf8:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800edfc:	f7f1 fb6c 	bl	80004d8 <__aeabi_dmul>
 800ee00:	2200      	movs	r2, #0
 800ee02:	4b65      	ldr	r3, [pc, #404]	@ (800ef98 <_dtoa_r+0x598>)
 800ee04:	f7f1 f9b2 	bl	800016c <__adddf3>
 800ee08:	4605      	mov	r5, r0
 800ee0a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800ee0e:	2c00      	cmp	r4, #0
 800ee10:	d16a      	bne.n	800eee8 <_dtoa_r+0x4e8>
 800ee12:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800ee16:	2200      	movs	r2, #0
 800ee18:	4b60      	ldr	r3, [pc, #384]	@ (800ef9c <_dtoa_r+0x59c>)
 800ee1a:	f7f1 f9a5 	bl	8000168 <__aeabi_dsub>
 800ee1e:	4602      	mov	r2, r0
 800ee20:	460b      	mov	r3, r1
 800ee22:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800ee26:	462a      	mov	r2, r5
 800ee28:	4633      	mov	r3, r6
 800ee2a:	f7f1 fde5 	bl	80009f8 <__aeabi_dcmpgt>
 800ee2e:	2800      	cmp	r0, #0
 800ee30:	f040 8298 	bne.w	800f364 <_dtoa_r+0x964>
 800ee34:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800ee38:	462a      	mov	r2, r5
 800ee3a:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800ee3e:	f7f1 fdbd 	bl	80009bc <__aeabi_dcmplt>
 800ee42:	bb38      	cbnz	r0, 800ee94 <_dtoa_r+0x494>
 800ee44:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 800ee48:	e9cd 3406 	strd	r3, r4, [sp, #24]
 800ee4c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800ee4e:	2b00      	cmp	r3, #0
 800ee50:	f2c0 8157 	blt.w	800f102 <_dtoa_r+0x702>
 800ee54:	2f0e      	cmp	r7, #14
 800ee56:	f300 8154 	bgt.w	800f102 <_dtoa_r+0x702>
 800ee5a:	4b4b      	ldr	r3, [pc, #300]	@ (800ef88 <_dtoa_r+0x588>)
 800ee5c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800ee60:	e9d3 3400 	ldrd	r3, r4, [r3]
 800ee64:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800ee68:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800ee6a:	2b00      	cmp	r3, #0
 800ee6c:	f280 80e5 	bge.w	800f03a <_dtoa_r+0x63a>
 800ee70:	9b08      	ldr	r3, [sp, #32]
 800ee72:	2b00      	cmp	r3, #0
 800ee74:	f300 80e1 	bgt.w	800f03a <_dtoa_r+0x63a>
 800ee78:	d10c      	bne.n	800ee94 <_dtoa_r+0x494>
 800ee7a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ee7e:	2200      	movs	r2, #0
 800ee80:	4b46      	ldr	r3, [pc, #280]	@ (800ef9c <_dtoa_r+0x59c>)
 800ee82:	f7f1 fb29 	bl	80004d8 <__aeabi_dmul>
 800ee86:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800ee8a:	f7f1 fdab 	bl	80009e4 <__aeabi_dcmpge>
 800ee8e:	2800      	cmp	r0, #0
 800ee90:	f000 8266 	beq.w	800f360 <_dtoa_r+0x960>
 800ee94:	2400      	movs	r4, #0
 800ee96:	4625      	mov	r5, r4
 800ee98:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800ee9a:	4656      	mov	r6, sl
 800ee9c:	ea6f 0803 	mvn.w	r8, r3
 800eea0:	2700      	movs	r7, #0
 800eea2:	4621      	mov	r1, r4
 800eea4:	4648      	mov	r0, r9
 800eea6:	f7fe fe5f 	bl	800db68 <_Bfree>
 800eeaa:	2d00      	cmp	r5, #0
 800eeac:	f000 80bd 	beq.w	800f02a <_dtoa_r+0x62a>
 800eeb0:	b12f      	cbz	r7, 800eebe <_dtoa_r+0x4be>
 800eeb2:	42af      	cmp	r7, r5
 800eeb4:	d003      	beq.n	800eebe <_dtoa_r+0x4be>
 800eeb6:	4639      	mov	r1, r7
 800eeb8:	4648      	mov	r0, r9
 800eeba:	f7fe fe55 	bl	800db68 <_Bfree>
 800eebe:	4629      	mov	r1, r5
 800eec0:	4648      	mov	r0, r9
 800eec2:	f7fe fe51 	bl	800db68 <_Bfree>
 800eec6:	e0b0      	b.n	800f02a <_dtoa_r+0x62a>
 800eec8:	07e2      	lsls	r2, r4, #31
 800eeca:	d505      	bpl.n	800eed8 <_dtoa_r+0x4d8>
 800eecc:	e9d5 2300 	ldrd	r2, r3, [r5]
 800eed0:	f7f1 fb02 	bl	80004d8 <__aeabi_dmul>
 800eed4:	2301      	movs	r3, #1
 800eed6:	3601      	adds	r6, #1
 800eed8:	1064      	asrs	r4, r4, #1
 800eeda:	3508      	adds	r5, #8
 800eedc:	e762      	b.n	800eda4 <_dtoa_r+0x3a4>
 800eede:	2602      	movs	r6, #2
 800eee0:	e765      	b.n	800edae <_dtoa_r+0x3ae>
 800eee2:	46b8      	mov	r8, r7
 800eee4:	9c08      	ldr	r4, [sp, #32]
 800eee6:	e784      	b.n	800edf2 <_dtoa_r+0x3f2>
 800eee8:	4b27      	ldr	r3, [pc, #156]	@ (800ef88 <_dtoa_r+0x588>)
 800eeea:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800eeec:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800eef0:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800eef4:	4454      	add	r4, sl
 800eef6:	2900      	cmp	r1, #0
 800eef8:	d054      	beq.n	800efa4 <_dtoa_r+0x5a4>
 800eefa:	2000      	movs	r0, #0
 800eefc:	4928      	ldr	r1, [pc, #160]	@ (800efa0 <_dtoa_r+0x5a0>)
 800eefe:	f7f1 fc15 	bl	800072c <__aeabi_ddiv>
 800ef02:	4633      	mov	r3, r6
 800ef04:	462a      	mov	r2, r5
 800ef06:	f7f1 f92f 	bl	8000168 <__aeabi_dsub>
 800ef0a:	4656      	mov	r6, sl
 800ef0c:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800ef10:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800ef14:	f7f1 fd7a 	bl	8000a0c <__aeabi_d2iz>
 800ef18:	4605      	mov	r5, r0
 800ef1a:	f7f1 fa73 	bl	8000404 <__aeabi_i2d>
 800ef1e:	4602      	mov	r2, r0
 800ef20:	460b      	mov	r3, r1
 800ef22:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800ef26:	f7f1 f91f 	bl	8000168 <__aeabi_dsub>
 800ef2a:	4602      	mov	r2, r0
 800ef2c:	460b      	mov	r3, r1
 800ef2e:	3530      	adds	r5, #48	@ 0x30
 800ef30:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800ef34:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800ef38:	f806 5b01 	strb.w	r5, [r6], #1
 800ef3c:	f7f1 fd3e 	bl	80009bc <__aeabi_dcmplt>
 800ef40:	2800      	cmp	r0, #0
 800ef42:	d172      	bne.n	800f02a <_dtoa_r+0x62a>
 800ef44:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800ef48:	2000      	movs	r0, #0
 800ef4a:	4911      	ldr	r1, [pc, #68]	@ (800ef90 <_dtoa_r+0x590>)
 800ef4c:	f7f1 f90c 	bl	8000168 <__aeabi_dsub>
 800ef50:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800ef54:	f7f1 fd32 	bl	80009bc <__aeabi_dcmplt>
 800ef58:	2800      	cmp	r0, #0
 800ef5a:	f040 80b4 	bne.w	800f0c6 <_dtoa_r+0x6c6>
 800ef5e:	42a6      	cmp	r6, r4
 800ef60:	f43f af70 	beq.w	800ee44 <_dtoa_r+0x444>
 800ef64:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800ef68:	2200      	movs	r2, #0
 800ef6a:	4b0a      	ldr	r3, [pc, #40]	@ (800ef94 <_dtoa_r+0x594>)
 800ef6c:	f7f1 fab4 	bl	80004d8 <__aeabi_dmul>
 800ef70:	2200      	movs	r2, #0
 800ef72:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800ef76:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800ef7a:	4b06      	ldr	r3, [pc, #24]	@ (800ef94 <_dtoa_r+0x594>)
 800ef7c:	f7f1 faac 	bl	80004d8 <__aeabi_dmul>
 800ef80:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800ef84:	e7c4      	b.n	800ef10 <_dtoa_r+0x510>
 800ef86:	bf00      	nop
 800ef88:	08010288 	.word	0x08010288
 800ef8c:	08010260 	.word	0x08010260
 800ef90:	3ff00000 	.word	0x3ff00000
 800ef94:	40240000 	.word	0x40240000
 800ef98:	401c0000 	.word	0x401c0000
 800ef9c:	40140000 	.word	0x40140000
 800efa0:	3fe00000 	.word	0x3fe00000
 800efa4:	4631      	mov	r1, r6
 800efa6:	4628      	mov	r0, r5
 800efa8:	f7f1 fa96 	bl	80004d8 <__aeabi_dmul>
 800efac:	4656      	mov	r6, sl
 800efae:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800efb2:	9413      	str	r4, [sp, #76]	@ 0x4c
 800efb4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800efb8:	f7f1 fd28 	bl	8000a0c <__aeabi_d2iz>
 800efbc:	4605      	mov	r5, r0
 800efbe:	f7f1 fa21 	bl	8000404 <__aeabi_i2d>
 800efc2:	4602      	mov	r2, r0
 800efc4:	460b      	mov	r3, r1
 800efc6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800efca:	f7f1 f8cd 	bl	8000168 <__aeabi_dsub>
 800efce:	4602      	mov	r2, r0
 800efd0:	460b      	mov	r3, r1
 800efd2:	3530      	adds	r5, #48	@ 0x30
 800efd4:	f806 5b01 	strb.w	r5, [r6], #1
 800efd8:	42a6      	cmp	r6, r4
 800efda:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800efde:	f04f 0200 	mov.w	r2, #0
 800efe2:	d124      	bne.n	800f02e <_dtoa_r+0x62e>
 800efe4:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800efe8:	4bae      	ldr	r3, [pc, #696]	@ (800f2a4 <_dtoa_r+0x8a4>)
 800efea:	f7f1 f8bf 	bl	800016c <__adddf3>
 800efee:	4602      	mov	r2, r0
 800eff0:	460b      	mov	r3, r1
 800eff2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800eff6:	f7f1 fcff 	bl	80009f8 <__aeabi_dcmpgt>
 800effa:	2800      	cmp	r0, #0
 800effc:	d163      	bne.n	800f0c6 <_dtoa_r+0x6c6>
 800effe:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800f002:	2000      	movs	r0, #0
 800f004:	49a7      	ldr	r1, [pc, #668]	@ (800f2a4 <_dtoa_r+0x8a4>)
 800f006:	f7f1 f8af 	bl	8000168 <__aeabi_dsub>
 800f00a:	4602      	mov	r2, r0
 800f00c:	460b      	mov	r3, r1
 800f00e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800f012:	f7f1 fcd3 	bl	80009bc <__aeabi_dcmplt>
 800f016:	2800      	cmp	r0, #0
 800f018:	f43f af14 	beq.w	800ee44 <_dtoa_r+0x444>
 800f01c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800f01e:	1e73      	subs	r3, r6, #1
 800f020:	9313      	str	r3, [sp, #76]	@ 0x4c
 800f022:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800f026:	2b30      	cmp	r3, #48	@ 0x30
 800f028:	d0f8      	beq.n	800f01c <_dtoa_r+0x61c>
 800f02a:	4647      	mov	r7, r8
 800f02c:	e03b      	b.n	800f0a6 <_dtoa_r+0x6a6>
 800f02e:	4b9e      	ldr	r3, [pc, #632]	@ (800f2a8 <_dtoa_r+0x8a8>)
 800f030:	f7f1 fa52 	bl	80004d8 <__aeabi_dmul>
 800f034:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800f038:	e7bc      	b.n	800efb4 <_dtoa_r+0x5b4>
 800f03a:	4656      	mov	r6, sl
 800f03c:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 800f040:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800f044:	4620      	mov	r0, r4
 800f046:	4629      	mov	r1, r5
 800f048:	f7f1 fb70 	bl	800072c <__aeabi_ddiv>
 800f04c:	f7f1 fcde 	bl	8000a0c <__aeabi_d2iz>
 800f050:	4680      	mov	r8, r0
 800f052:	f7f1 f9d7 	bl	8000404 <__aeabi_i2d>
 800f056:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800f05a:	f7f1 fa3d 	bl	80004d8 <__aeabi_dmul>
 800f05e:	4602      	mov	r2, r0
 800f060:	460b      	mov	r3, r1
 800f062:	4620      	mov	r0, r4
 800f064:	4629      	mov	r1, r5
 800f066:	f7f1 f87f 	bl	8000168 <__aeabi_dsub>
 800f06a:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800f06e:	9d08      	ldr	r5, [sp, #32]
 800f070:	f806 4b01 	strb.w	r4, [r6], #1
 800f074:	eba6 040a 	sub.w	r4, r6, sl
 800f078:	42a5      	cmp	r5, r4
 800f07a:	4602      	mov	r2, r0
 800f07c:	460b      	mov	r3, r1
 800f07e:	d133      	bne.n	800f0e8 <_dtoa_r+0x6e8>
 800f080:	f7f1 f874 	bl	800016c <__adddf3>
 800f084:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800f088:	4604      	mov	r4, r0
 800f08a:	460d      	mov	r5, r1
 800f08c:	f7f1 fcb4 	bl	80009f8 <__aeabi_dcmpgt>
 800f090:	b9c0      	cbnz	r0, 800f0c4 <_dtoa_r+0x6c4>
 800f092:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800f096:	4620      	mov	r0, r4
 800f098:	4629      	mov	r1, r5
 800f09a:	f7f1 fc85 	bl	80009a8 <__aeabi_dcmpeq>
 800f09e:	b110      	cbz	r0, 800f0a6 <_dtoa_r+0x6a6>
 800f0a0:	f018 0f01 	tst.w	r8, #1
 800f0a4:	d10e      	bne.n	800f0c4 <_dtoa_r+0x6c4>
 800f0a6:	4648      	mov	r0, r9
 800f0a8:	9903      	ldr	r1, [sp, #12]
 800f0aa:	f7fe fd5d 	bl	800db68 <_Bfree>
 800f0ae:	2300      	movs	r3, #0
 800f0b0:	7033      	strb	r3, [r6, #0]
 800f0b2:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800f0b4:	3701      	adds	r7, #1
 800f0b6:	601f      	str	r7, [r3, #0]
 800f0b8:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800f0ba:	2b00      	cmp	r3, #0
 800f0bc:	f000 824b 	beq.w	800f556 <_dtoa_r+0xb56>
 800f0c0:	601e      	str	r6, [r3, #0]
 800f0c2:	e248      	b.n	800f556 <_dtoa_r+0xb56>
 800f0c4:	46b8      	mov	r8, r7
 800f0c6:	4633      	mov	r3, r6
 800f0c8:	461e      	mov	r6, r3
 800f0ca:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800f0ce:	2a39      	cmp	r2, #57	@ 0x39
 800f0d0:	d106      	bne.n	800f0e0 <_dtoa_r+0x6e0>
 800f0d2:	459a      	cmp	sl, r3
 800f0d4:	d1f8      	bne.n	800f0c8 <_dtoa_r+0x6c8>
 800f0d6:	2230      	movs	r2, #48	@ 0x30
 800f0d8:	f108 0801 	add.w	r8, r8, #1
 800f0dc:	f88a 2000 	strb.w	r2, [sl]
 800f0e0:	781a      	ldrb	r2, [r3, #0]
 800f0e2:	3201      	adds	r2, #1
 800f0e4:	701a      	strb	r2, [r3, #0]
 800f0e6:	e7a0      	b.n	800f02a <_dtoa_r+0x62a>
 800f0e8:	2200      	movs	r2, #0
 800f0ea:	4b6f      	ldr	r3, [pc, #444]	@ (800f2a8 <_dtoa_r+0x8a8>)
 800f0ec:	f7f1 f9f4 	bl	80004d8 <__aeabi_dmul>
 800f0f0:	2200      	movs	r2, #0
 800f0f2:	2300      	movs	r3, #0
 800f0f4:	4604      	mov	r4, r0
 800f0f6:	460d      	mov	r5, r1
 800f0f8:	f7f1 fc56 	bl	80009a8 <__aeabi_dcmpeq>
 800f0fc:	2800      	cmp	r0, #0
 800f0fe:	d09f      	beq.n	800f040 <_dtoa_r+0x640>
 800f100:	e7d1      	b.n	800f0a6 <_dtoa_r+0x6a6>
 800f102:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800f104:	2a00      	cmp	r2, #0
 800f106:	f000 80ea 	beq.w	800f2de <_dtoa_r+0x8de>
 800f10a:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800f10c:	2a01      	cmp	r2, #1
 800f10e:	f300 80cd 	bgt.w	800f2ac <_dtoa_r+0x8ac>
 800f112:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800f114:	2a00      	cmp	r2, #0
 800f116:	f000 80c1 	beq.w	800f29c <_dtoa_r+0x89c>
 800f11a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800f11e:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800f120:	9e04      	ldr	r6, [sp, #16]
 800f122:	9a04      	ldr	r2, [sp, #16]
 800f124:	2101      	movs	r1, #1
 800f126:	441a      	add	r2, r3
 800f128:	9204      	str	r2, [sp, #16]
 800f12a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800f12c:	4648      	mov	r0, r9
 800f12e:	441a      	add	r2, r3
 800f130:	9209      	str	r2, [sp, #36]	@ 0x24
 800f132:	f7fe fe17 	bl	800dd64 <__i2b>
 800f136:	4605      	mov	r5, r0
 800f138:	b166      	cbz	r6, 800f154 <_dtoa_r+0x754>
 800f13a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f13c:	2b00      	cmp	r3, #0
 800f13e:	dd09      	ble.n	800f154 <_dtoa_r+0x754>
 800f140:	42b3      	cmp	r3, r6
 800f142:	bfa8      	it	ge
 800f144:	4633      	movge	r3, r6
 800f146:	9a04      	ldr	r2, [sp, #16]
 800f148:	1af6      	subs	r6, r6, r3
 800f14a:	1ad2      	subs	r2, r2, r3
 800f14c:	9204      	str	r2, [sp, #16]
 800f14e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800f150:	1ad3      	subs	r3, r2, r3
 800f152:	9309      	str	r3, [sp, #36]	@ 0x24
 800f154:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800f156:	b30b      	cbz	r3, 800f19c <_dtoa_r+0x79c>
 800f158:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800f15a:	2b00      	cmp	r3, #0
 800f15c:	f000 80c6 	beq.w	800f2ec <_dtoa_r+0x8ec>
 800f160:	2c00      	cmp	r4, #0
 800f162:	f000 80c0 	beq.w	800f2e6 <_dtoa_r+0x8e6>
 800f166:	4629      	mov	r1, r5
 800f168:	4622      	mov	r2, r4
 800f16a:	4648      	mov	r0, r9
 800f16c:	f7fe feb2 	bl	800ded4 <__pow5mult>
 800f170:	9a03      	ldr	r2, [sp, #12]
 800f172:	4601      	mov	r1, r0
 800f174:	4605      	mov	r5, r0
 800f176:	4648      	mov	r0, r9
 800f178:	f7fe fe0a 	bl	800dd90 <__multiply>
 800f17c:	9903      	ldr	r1, [sp, #12]
 800f17e:	4680      	mov	r8, r0
 800f180:	4648      	mov	r0, r9
 800f182:	f7fe fcf1 	bl	800db68 <_Bfree>
 800f186:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800f188:	1b1b      	subs	r3, r3, r4
 800f18a:	930a      	str	r3, [sp, #40]	@ 0x28
 800f18c:	f000 80b1 	beq.w	800f2f2 <_dtoa_r+0x8f2>
 800f190:	4641      	mov	r1, r8
 800f192:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800f194:	4648      	mov	r0, r9
 800f196:	f7fe fe9d 	bl	800ded4 <__pow5mult>
 800f19a:	9003      	str	r0, [sp, #12]
 800f19c:	2101      	movs	r1, #1
 800f19e:	4648      	mov	r0, r9
 800f1a0:	f7fe fde0 	bl	800dd64 <__i2b>
 800f1a4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800f1a6:	4604      	mov	r4, r0
 800f1a8:	2b00      	cmp	r3, #0
 800f1aa:	f000 81d8 	beq.w	800f55e <_dtoa_r+0xb5e>
 800f1ae:	461a      	mov	r2, r3
 800f1b0:	4601      	mov	r1, r0
 800f1b2:	4648      	mov	r0, r9
 800f1b4:	f7fe fe8e 	bl	800ded4 <__pow5mult>
 800f1b8:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800f1ba:	4604      	mov	r4, r0
 800f1bc:	2b01      	cmp	r3, #1
 800f1be:	f300 809f 	bgt.w	800f300 <_dtoa_r+0x900>
 800f1c2:	9b06      	ldr	r3, [sp, #24]
 800f1c4:	2b00      	cmp	r3, #0
 800f1c6:	f040 8097 	bne.w	800f2f8 <_dtoa_r+0x8f8>
 800f1ca:	9b07      	ldr	r3, [sp, #28]
 800f1cc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800f1d0:	2b00      	cmp	r3, #0
 800f1d2:	f040 8093 	bne.w	800f2fc <_dtoa_r+0x8fc>
 800f1d6:	9b07      	ldr	r3, [sp, #28]
 800f1d8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800f1dc:	0d1b      	lsrs	r3, r3, #20
 800f1de:	051b      	lsls	r3, r3, #20
 800f1e0:	b133      	cbz	r3, 800f1f0 <_dtoa_r+0x7f0>
 800f1e2:	9b04      	ldr	r3, [sp, #16]
 800f1e4:	3301      	adds	r3, #1
 800f1e6:	9304      	str	r3, [sp, #16]
 800f1e8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f1ea:	3301      	adds	r3, #1
 800f1ec:	9309      	str	r3, [sp, #36]	@ 0x24
 800f1ee:	2301      	movs	r3, #1
 800f1f0:	930a      	str	r3, [sp, #40]	@ 0x28
 800f1f2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800f1f4:	2b00      	cmp	r3, #0
 800f1f6:	f000 81b8 	beq.w	800f56a <_dtoa_r+0xb6a>
 800f1fa:	6923      	ldr	r3, [r4, #16]
 800f1fc:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800f200:	6918      	ldr	r0, [r3, #16]
 800f202:	f7fe fd63 	bl	800dccc <__hi0bits>
 800f206:	f1c0 0020 	rsb	r0, r0, #32
 800f20a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f20c:	4418      	add	r0, r3
 800f20e:	f010 001f 	ands.w	r0, r0, #31
 800f212:	f000 8082 	beq.w	800f31a <_dtoa_r+0x91a>
 800f216:	f1c0 0320 	rsb	r3, r0, #32
 800f21a:	2b04      	cmp	r3, #4
 800f21c:	dd73      	ble.n	800f306 <_dtoa_r+0x906>
 800f21e:	9b04      	ldr	r3, [sp, #16]
 800f220:	f1c0 001c 	rsb	r0, r0, #28
 800f224:	4403      	add	r3, r0
 800f226:	9304      	str	r3, [sp, #16]
 800f228:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f22a:	4406      	add	r6, r0
 800f22c:	4403      	add	r3, r0
 800f22e:	9309      	str	r3, [sp, #36]	@ 0x24
 800f230:	9b04      	ldr	r3, [sp, #16]
 800f232:	2b00      	cmp	r3, #0
 800f234:	dd05      	ble.n	800f242 <_dtoa_r+0x842>
 800f236:	461a      	mov	r2, r3
 800f238:	4648      	mov	r0, r9
 800f23a:	9903      	ldr	r1, [sp, #12]
 800f23c:	f7fe fea4 	bl	800df88 <__lshift>
 800f240:	9003      	str	r0, [sp, #12]
 800f242:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f244:	2b00      	cmp	r3, #0
 800f246:	dd05      	ble.n	800f254 <_dtoa_r+0x854>
 800f248:	4621      	mov	r1, r4
 800f24a:	461a      	mov	r2, r3
 800f24c:	4648      	mov	r0, r9
 800f24e:	f7fe fe9b 	bl	800df88 <__lshift>
 800f252:	4604      	mov	r4, r0
 800f254:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800f256:	2b00      	cmp	r3, #0
 800f258:	d061      	beq.n	800f31e <_dtoa_r+0x91e>
 800f25a:	4621      	mov	r1, r4
 800f25c:	9803      	ldr	r0, [sp, #12]
 800f25e:	f7fe feff 	bl	800e060 <__mcmp>
 800f262:	2800      	cmp	r0, #0
 800f264:	da5b      	bge.n	800f31e <_dtoa_r+0x91e>
 800f266:	2300      	movs	r3, #0
 800f268:	220a      	movs	r2, #10
 800f26a:	4648      	mov	r0, r9
 800f26c:	9903      	ldr	r1, [sp, #12]
 800f26e:	f7fe fc9d 	bl	800dbac <__multadd>
 800f272:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800f274:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 800f278:	9003      	str	r0, [sp, #12]
 800f27a:	2b00      	cmp	r3, #0
 800f27c:	f000 8177 	beq.w	800f56e <_dtoa_r+0xb6e>
 800f280:	4629      	mov	r1, r5
 800f282:	2300      	movs	r3, #0
 800f284:	220a      	movs	r2, #10
 800f286:	4648      	mov	r0, r9
 800f288:	f7fe fc90 	bl	800dbac <__multadd>
 800f28c:	f1bb 0f00 	cmp.w	fp, #0
 800f290:	4605      	mov	r5, r0
 800f292:	dc6f      	bgt.n	800f374 <_dtoa_r+0x974>
 800f294:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800f296:	2b02      	cmp	r3, #2
 800f298:	dc49      	bgt.n	800f32e <_dtoa_r+0x92e>
 800f29a:	e06b      	b.n	800f374 <_dtoa_r+0x974>
 800f29c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800f29e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800f2a2:	e73c      	b.n	800f11e <_dtoa_r+0x71e>
 800f2a4:	3fe00000 	.word	0x3fe00000
 800f2a8:	40240000 	.word	0x40240000
 800f2ac:	9b08      	ldr	r3, [sp, #32]
 800f2ae:	1e5c      	subs	r4, r3, #1
 800f2b0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800f2b2:	42a3      	cmp	r3, r4
 800f2b4:	db09      	blt.n	800f2ca <_dtoa_r+0x8ca>
 800f2b6:	1b1c      	subs	r4, r3, r4
 800f2b8:	9b08      	ldr	r3, [sp, #32]
 800f2ba:	2b00      	cmp	r3, #0
 800f2bc:	f6bf af30 	bge.w	800f120 <_dtoa_r+0x720>
 800f2c0:	9b04      	ldr	r3, [sp, #16]
 800f2c2:	9a08      	ldr	r2, [sp, #32]
 800f2c4:	1a9e      	subs	r6, r3, r2
 800f2c6:	2300      	movs	r3, #0
 800f2c8:	e72b      	b.n	800f122 <_dtoa_r+0x722>
 800f2ca:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800f2cc:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800f2ce:	1ae3      	subs	r3, r4, r3
 800f2d0:	441a      	add	r2, r3
 800f2d2:	940a      	str	r4, [sp, #40]	@ 0x28
 800f2d4:	9e04      	ldr	r6, [sp, #16]
 800f2d6:	2400      	movs	r4, #0
 800f2d8:	9b08      	ldr	r3, [sp, #32]
 800f2da:	920e      	str	r2, [sp, #56]	@ 0x38
 800f2dc:	e721      	b.n	800f122 <_dtoa_r+0x722>
 800f2de:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800f2e0:	9e04      	ldr	r6, [sp, #16]
 800f2e2:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 800f2e4:	e728      	b.n	800f138 <_dtoa_r+0x738>
 800f2e6:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800f2ea:	e751      	b.n	800f190 <_dtoa_r+0x790>
 800f2ec:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800f2ee:	9903      	ldr	r1, [sp, #12]
 800f2f0:	e750      	b.n	800f194 <_dtoa_r+0x794>
 800f2f2:	f8cd 800c 	str.w	r8, [sp, #12]
 800f2f6:	e751      	b.n	800f19c <_dtoa_r+0x79c>
 800f2f8:	2300      	movs	r3, #0
 800f2fa:	e779      	b.n	800f1f0 <_dtoa_r+0x7f0>
 800f2fc:	9b06      	ldr	r3, [sp, #24]
 800f2fe:	e777      	b.n	800f1f0 <_dtoa_r+0x7f0>
 800f300:	2300      	movs	r3, #0
 800f302:	930a      	str	r3, [sp, #40]	@ 0x28
 800f304:	e779      	b.n	800f1fa <_dtoa_r+0x7fa>
 800f306:	d093      	beq.n	800f230 <_dtoa_r+0x830>
 800f308:	9a04      	ldr	r2, [sp, #16]
 800f30a:	331c      	adds	r3, #28
 800f30c:	441a      	add	r2, r3
 800f30e:	9204      	str	r2, [sp, #16]
 800f310:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800f312:	441e      	add	r6, r3
 800f314:	441a      	add	r2, r3
 800f316:	9209      	str	r2, [sp, #36]	@ 0x24
 800f318:	e78a      	b.n	800f230 <_dtoa_r+0x830>
 800f31a:	4603      	mov	r3, r0
 800f31c:	e7f4      	b.n	800f308 <_dtoa_r+0x908>
 800f31e:	9b08      	ldr	r3, [sp, #32]
 800f320:	46b8      	mov	r8, r7
 800f322:	2b00      	cmp	r3, #0
 800f324:	dc20      	bgt.n	800f368 <_dtoa_r+0x968>
 800f326:	469b      	mov	fp, r3
 800f328:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800f32a:	2b02      	cmp	r3, #2
 800f32c:	dd1e      	ble.n	800f36c <_dtoa_r+0x96c>
 800f32e:	f1bb 0f00 	cmp.w	fp, #0
 800f332:	f47f adb1 	bne.w	800ee98 <_dtoa_r+0x498>
 800f336:	4621      	mov	r1, r4
 800f338:	465b      	mov	r3, fp
 800f33a:	2205      	movs	r2, #5
 800f33c:	4648      	mov	r0, r9
 800f33e:	f7fe fc35 	bl	800dbac <__multadd>
 800f342:	4601      	mov	r1, r0
 800f344:	4604      	mov	r4, r0
 800f346:	9803      	ldr	r0, [sp, #12]
 800f348:	f7fe fe8a 	bl	800e060 <__mcmp>
 800f34c:	2800      	cmp	r0, #0
 800f34e:	f77f ada3 	ble.w	800ee98 <_dtoa_r+0x498>
 800f352:	4656      	mov	r6, sl
 800f354:	2331      	movs	r3, #49	@ 0x31
 800f356:	f108 0801 	add.w	r8, r8, #1
 800f35a:	f806 3b01 	strb.w	r3, [r6], #1
 800f35e:	e59f      	b.n	800eea0 <_dtoa_r+0x4a0>
 800f360:	46b8      	mov	r8, r7
 800f362:	9c08      	ldr	r4, [sp, #32]
 800f364:	4625      	mov	r5, r4
 800f366:	e7f4      	b.n	800f352 <_dtoa_r+0x952>
 800f368:	f8dd b020 	ldr.w	fp, [sp, #32]
 800f36c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800f36e:	2b00      	cmp	r3, #0
 800f370:	f000 8101 	beq.w	800f576 <_dtoa_r+0xb76>
 800f374:	2e00      	cmp	r6, #0
 800f376:	dd05      	ble.n	800f384 <_dtoa_r+0x984>
 800f378:	4629      	mov	r1, r5
 800f37a:	4632      	mov	r2, r6
 800f37c:	4648      	mov	r0, r9
 800f37e:	f7fe fe03 	bl	800df88 <__lshift>
 800f382:	4605      	mov	r5, r0
 800f384:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800f386:	2b00      	cmp	r3, #0
 800f388:	d05c      	beq.n	800f444 <_dtoa_r+0xa44>
 800f38a:	4648      	mov	r0, r9
 800f38c:	6869      	ldr	r1, [r5, #4]
 800f38e:	f7fe fbab 	bl	800dae8 <_Balloc>
 800f392:	4606      	mov	r6, r0
 800f394:	b928      	cbnz	r0, 800f3a2 <_dtoa_r+0x9a2>
 800f396:	4602      	mov	r2, r0
 800f398:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800f39c:	4b80      	ldr	r3, [pc, #512]	@ (800f5a0 <_dtoa_r+0xba0>)
 800f39e:	f7ff bb43 	b.w	800ea28 <_dtoa_r+0x28>
 800f3a2:	692a      	ldr	r2, [r5, #16]
 800f3a4:	f105 010c 	add.w	r1, r5, #12
 800f3a8:	3202      	adds	r2, #2
 800f3aa:	0092      	lsls	r2, r2, #2
 800f3ac:	300c      	adds	r0, #12
 800f3ae:	f7fd ff44 	bl	800d23a <memcpy>
 800f3b2:	2201      	movs	r2, #1
 800f3b4:	4631      	mov	r1, r6
 800f3b6:	4648      	mov	r0, r9
 800f3b8:	f7fe fde6 	bl	800df88 <__lshift>
 800f3bc:	462f      	mov	r7, r5
 800f3be:	4605      	mov	r5, r0
 800f3c0:	f10a 0301 	add.w	r3, sl, #1
 800f3c4:	9304      	str	r3, [sp, #16]
 800f3c6:	eb0a 030b 	add.w	r3, sl, fp
 800f3ca:	930a      	str	r3, [sp, #40]	@ 0x28
 800f3cc:	9b06      	ldr	r3, [sp, #24]
 800f3ce:	f003 0301 	and.w	r3, r3, #1
 800f3d2:	9309      	str	r3, [sp, #36]	@ 0x24
 800f3d4:	9b04      	ldr	r3, [sp, #16]
 800f3d6:	4621      	mov	r1, r4
 800f3d8:	9803      	ldr	r0, [sp, #12]
 800f3da:	f103 3bff 	add.w	fp, r3, #4294967295	@ 0xffffffff
 800f3de:	f7ff fa85 	bl	800e8ec <quorem>
 800f3e2:	4603      	mov	r3, r0
 800f3e4:	4639      	mov	r1, r7
 800f3e6:	3330      	adds	r3, #48	@ 0x30
 800f3e8:	9006      	str	r0, [sp, #24]
 800f3ea:	9803      	ldr	r0, [sp, #12]
 800f3ec:	930b      	str	r3, [sp, #44]	@ 0x2c
 800f3ee:	f7fe fe37 	bl	800e060 <__mcmp>
 800f3f2:	462a      	mov	r2, r5
 800f3f4:	9008      	str	r0, [sp, #32]
 800f3f6:	4621      	mov	r1, r4
 800f3f8:	4648      	mov	r0, r9
 800f3fa:	f7fe fe4d 	bl	800e098 <__mdiff>
 800f3fe:	68c2      	ldr	r2, [r0, #12]
 800f400:	4606      	mov	r6, r0
 800f402:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800f404:	bb02      	cbnz	r2, 800f448 <_dtoa_r+0xa48>
 800f406:	4601      	mov	r1, r0
 800f408:	9803      	ldr	r0, [sp, #12]
 800f40a:	f7fe fe29 	bl	800e060 <__mcmp>
 800f40e:	4602      	mov	r2, r0
 800f410:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800f412:	4631      	mov	r1, r6
 800f414:	4648      	mov	r0, r9
 800f416:	e9cd 320b 	strd	r3, r2, [sp, #44]	@ 0x2c
 800f41a:	f7fe fba5 	bl	800db68 <_Bfree>
 800f41e:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800f420:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800f422:	9e04      	ldr	r6, [sp, #16]
 800f424:	ea42 0103 	orr.w	r1, r2, r3
 800f428:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f42a:	4319      	orrs	r1, r3
 800f42c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800f42e:	d10d      	bne.n	800f44c <_dtoa_r+0xa4c>
 800f430:	2b39      	cmp	r3, #57	@ 0x39
 800f432:	d027      	beq.n	800f484 <_dtoa_r+0xa84>
 800f434:	9a08      	ldr	r2, [sp, #32]
 800f436:	2a00      	cmp	r2, #0
 800f438:	dd01      	ble.n	800f43e <_dtoa_r+0xa3e>
 800f43a:	9b06      	ldr	r3, [sp, #24]
 800f43c:	3331      	adds	r3, #49	@ 0x31
 800f43e:	f88b 3000 	strb.w	r3, [fp]
 800f442:	e52e      	b.n	800eea2 <_dtoa_r+0x4a2>
 800f444:	4628      	mov	r0, r5
 800f446:	e7b9      	b.n	800f3bc <_dtoa_r+0x9bc>
 800f448:	2201      	movs	r2, #1
 800f44a:	e7e2      	b.n	800f412 <_dtoa_r+0xa12>
 800f44c:	9908      	ldr	r1, [sp, #32]
 800f44e:	2900      	cmp	r1, #0
 800f450:	db04      	blt.n	800f45c <_dtoa_r+0xa5c>
 800f452:	9820      	ldr	r0, [sp, #128]	@ 0x80
 800f454:	4301      	orrs	r1, r0
 800f456:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800f458:	4301      	orrs	r1, r0
 800f45a:	d120      	bne.n	800f49e <_dtoa_r+0xa9e>
 800f45c:	2a00      	cmp	r2, #0
 800f45e:	ddee      	ble.n	800f43e <_dtoa_r+0xa3e>
 800f460:	2201      	movs	r2, #1
 800f462:	9903      	ldr	r1, [sp, #12]
 800f464:	4648      	mov	r0, r9
 800f466:	9304      	str	r3, [sp, #16]
 800f468:	f7fe fd8e 	bl	800df88 <__lshift>
 800f46c:	4621      	mov	r1, r4
 800f46e:	9003      	str	r0, [sp, #12]
 800f470:	f7fe fdf6 	bl	800e060 <__mcmp>
 800f474:	2800      	cmp	r0, #0
 800f476:	9b04      	ldr	r3, [sp, #16]
 800f478:	dc02      	bgt.n	800f480 <_dtoa_r+0xa80>
 800f47a:	d1e0      	bne.n	800f43e <_dtoa_r+0xa3e>
 800f47c:	07da      	lsls	r2, r3, #31
 800f47e:	d5de      	bpl.n	800f43e <_dtoa_r+0xa3e>
 800f480:	2b39      	cmp	r3, #57	@ 0x39
 800f482:	d1da      	bne.n	800f43a <_dtoa_r+0xa3a>
 800f484:	2339      	movs	r3, #57	@ 0x39
 800f486:	f88b 3000 	strb.w	r3, [fp]
 800f48a:	4633      	mov	r3, r6
 800f48c:	461e      	mov	r6, r3
 800f48e:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800f492:	3b01      	subs	r3, #1
 800f494:	2a39      	cmp	r2, #57	@ 0x39
 800f496:	d04e      	beq.n	800f536 <_dtoa_r+0xb36>
 800f498:	3201      	adds	r2, #1
 800f49a:	701a      	strb	r2, [r3, #0]
 800f49c:	e501      	b.n	800eea2 <_dtoa_r+0x4a2>
 800f49e:	2a00      	cmp	r2, #0
 800f4a0:	dd03      	ble.n	800f4aa <_dtoa_r+0xaaa>
 800f4a2:	2b39      	cmp	r3, #57	@ 0x39
 800f4a4:	d0ee      	beq.n	800f484 <_dtoa_r+0xa84>
 800f4a6:	3301      	adds	r3, #1
 800f4a8:	e7c9      	b.n	800f43e <_dtoa_r+0xa3e>
 800f4aa:	9a04      	ldr	r2, [sp, #16]
 800f4ac:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800f4ae:	f802 3c01 	strb.w	r3, [r2, #-1]
 800f4b2:	428a      	cmp	r2, r1
 800f4b4:	d028      	beq.n	800f508 <_dtoa_r+0xb08>
 800f4b6:	2300      	movs	r3, #0
 800f4b8:	220a      	movs	r2, #10
 800f4ba:	9903      	ldr	r1, [sp, #12]
 800f4bc:	4648      	mov	r0, r9
 800f4be:	f7fe fb75 	bl	800dbac <__multadd>
 800f4c2:	42af      	cmp	r7, r5
 800f4c4:	9003      	str	r0, [sp, #12]
 800f4c6:	f04f 0300 	mov.w	r3, #0
 800f4ca:	f04f 020a 	mov.w	r2, #10
 800f4ce:	4639      	mov	r1, r7
 800f4d0:	4648      	mov	r0, r9
 800f4d2:	d107      	bne.n	800f4e4 <_dtoa_r+0xae4>
 800f4d4:	f7fe fb6a 	bl	800dbac <__multadd>
 800f4d8:	4607      	mov	r7, r0
 800f4da:	4605      	mov	r5, r0
 800f4dc:	9b04      	ldr	r3, [sp, #16]
 800f4de:	3301      	adds	r3, #1
 800f4e0:	9304      	str	r3, [sp, #16]
 800f4e2:	e777      	b.n	800f3d4 <_dtoa_r+0x9d4>
 800f4e4:	f7fe fb62 	bl	800dbac <__multadd>
 800f4e8:	4629      	mov	r1, r5
 800f4ea:	4607      	mov	r7, r0
 800f4ec:	2300      	movs	r3, #0
 800f4ee:	220a      	movs	r2, #10
 800f4f0:	4648      	mov	r0, r9
 800f4f2:	f7fe fb5b 	bl	800dbac <__multadd>
 800f4f6:	4605      	mov	r5, r0
 800f4f8:	e7f0      	b.n	800f4dc <_dtoa_r+0xadc>
 800f4fa:	f1bb 0f00 	cmp.w	fp, #0
 800f4fe:	bfcc      	ite	gt
 800f500:	465e      	movgt	r6, fp
 800f502:	2601      	movle	r6, #1
 800f504:	2700      	movs	r7, #0
 800f506:	4456      	add	r6, sl
 800f508:	2201      	movs	r2, #1
 800f50a:	9903      	ldr	r1, [sp, #12]
 800f50c:	4648      	mov	r0, r9
 800f50e:	9304      	str	r3, [sp, #16]
 800f510:	f7fe fd3a 	bl	800df88 <__lshift>
 800f514:	4621      	mov	r1, r4
 800f516:	9003      	str	r0, [sp, #12]
 800f518:	f7fe fda2 	bl	800e060 <__mcmp>
 800f51c:	2800      	cmp	r0, #0
 800f51e:	dcb4      	bgt.n	800f48a <_dtoa_r+0xa8a>
 800f520:	d102      	bne.n	800f528 <_dtoa_r+0xb28>
 800f522:	9b04      	ldr	r3, [sp, #16]
 800f524:	07db      	lsls	r3, r3, #31
 800f526:	d4b0      	bmi.n	800f48a <_dtoa_r+0xa8a>
 800f528:	4633      	mov	r3, r6
 800f52a:	461e      	mov	r6, r3
 800f52c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800f530:	2a30      	cmp	r2, #48	@ 0x30
 800f532:	d0fa      	beq.n	800f52a <_dtoa_r+0xb2a>
 800f534:	e4b5      	b.n	800eea2 <_dtoa_r+0x4a2>
 800f536:	459a      	cmp	sl, r3
 800f538:	d1a8      	bne.n	800f48c <_dtoa_r+0xa8c>
 800f53a:	2331      	movs	r3, #49	@ 0x31
 800f53c:	f108 0801 	add.w	r8, r8, #1
 800f540:	f88a 3000 	strb.w	r3, [sl]
 800f544:	e4ad      	b.n	800eea2 <_dtoa_r+0x4a2>
 800f546:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800f548:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800f5a4 <_dtoa_r+0xba4>
 800f54c:	b11b      	cbz	r3, 800f556 <_dtoa_r+0xb56>
 800f54e:	f10a 0308 	add.w	r3, sl, #8
 800f552:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800f554:	6013      	str	r3, [r2, #0]
 800f556:	4650      	mov	r0, sl
 800f558:	b017      	add	sp, #92	@ 0x5c
 800f55a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f55e:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800f560:	2b01      	cmp	r3, #1
 800f562:	f77f ae2e 	ble.w	800f1c2 <_dtoa_r+0x7c2>
 800f566:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800f568:	930a      	str	r3, [sp, #40]	@ 0x28
 800f56a:	2001      	movs	r0, #1
 800f56c:	e64d      	b.n	800f20a <_dtoa_r+0x80a>
 800f56e:	f1bb 0f00 	cmp.w	fp, #0
 800f572:	f77f aed9 	ble.w	800f328 <_dtoa_r+0x928>
 800f576:	4656      	mov	r6, sl
 800f578:	4621      	mov	r1, r4
 800f57a:	9803      	ldr	r0, [sp, #12]
 800f57c:	f7ff f9b6 	bl	800e8ec <quorem>
 800f580:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800f584:	f806 3b01 	strb.w	r3, [r6], #1
 800f588:	eba6 020a 	sub.w	r2, r6, sl
 800f58c:	4593      	cmp	fp, r2
 800f58e:	ddb4      	ble.n	800f4fa <_dtoa_r+0xafa>
 800f590:	2300      	movs	r3, #0
 800f592:	220a      	movs	r2, #10
 800f594:	4648      	mov	r0, r9
 800f596:	9903      	ldr	r1, [sp, #12]
 800f598:	f7fe fb08 	bl	800dbac <__multadd>
 800f59c:	9003      	str	r0, [sp, #12]
 800f59e:	e7eb      	b.n	800f578 <_dtoa_r+0xb78>
 800f5a0:	0800ff43 	.word	0x0800ff43
 800f5a4:	08010060 	.word	0x08010060

0800f5a8 <malloc>:
 800f5a8:	4b02      	ldr	r3, [pc, #8]	@ (800f5b4 <malloc+0xc>)
 800f5aa:	4601      	mov	r1, r0
 800f5ac:	6818      	ldr	r0, [r3, #0]
 800f5ae:	f7fe b9fd 	b.w	800d9ac <_malloc_r>
 800f5b2:	bf00      	nop
 800f5b4:	200002f8 	.word	0x200002f8

0800f5b8 <fiprintf>:
 800f5b8:	b40e      	push	{r1, r2, r3}
 800f5ba:	b503      	push	{r0, r1, lr}
 800f5bc:	4601      	mov	r1, r0
 800f5be:	ab03      	add	r3, sp, #12
 800f5c0:	4805      	ldr	r0, [pc, #20]	@ (800f5d8 <fiprintf+0x20>)
 800f5c2:	f853 2b04 	ldr.w	r2, [r3], #4
 800f5c6:	6800      	ldr	r0, [r0, #0]
 800f5c8:	9301      	str	r3, [sp, #4]
 800f5ca:	f000 f835 	bl	800f638 <_vfiprintf_r>
 800f5ce:	b002      	add	sp, #8
 800f5d0:	f85d eb04 	ldr.w	lr, [sp], #4
 800f5d4:	b003      	add	sp, #12
 800f5d6:	4770      	bx	lr
 800f5d8:	200002f8 	.word	0x200002f8

0800f5dc <abort>:
 800f5dc:	2006      	movs	r0, #6
 800f5de:	b508      	push	{r3, lr}
 800f5e0:	f000 fb8e 	bl	800fd00 <raise>
 800f5e4:	2001      	movs	r0, #1
 800f5e6:	f7f2 ff16 	bl	8002416 <_exit>

0800f5ea <__sfputc_r>:
 800f5ea:	6893      	ldr	r3, [r2, #8]
 800f5ec:	b410      	push	{r4}
 800f5ee:	3b01      	subs	r3, #1
 800f5f0:	2b00      	cmp	r3, #0
 800f5f2:	6093      	str	r3, [r2, #8]
 800f5f4:	da07      	bge.n	800f606 <__sfputc_r+0x1c>
 800f5f6:	6994      	ldr	r4, [r2, #24]
 800f5f8:	42a3      	cmp	r3, r4
 800f5fa:	db01      	blt.n	800f600 <__sfputc_r+0x16>
 800f5fc:	290a      	cmp	r1, #10
 800f5fe:	d102      	bne.n	800f606 <__sfputc_r+0x1c>
 800f600:	bc10      	pop	{r4}
 800f602:	f000 bac1 	b.w	800fb88 <__swbuf_r>
 800f606:	6813      	ldr	r3, [r2, #0]
 800f608:	1c58      	adds	r0, r3, #1
 800f60a:	6010      	str	r0, [r2, #0]
 800f60c:	7019      	strb	r1, [r3, #0]
 800f60e:	4608      	mov	r0, r1
 800f610:	bc10      	pop	{r4}
 800f612:	4770      	bx	lr

0800f614 <__sfputs_r>:
 800f614:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f616:	4606      	mov	r6, r0
 800f618:	460f      	mov	r7, r1
 800f61a:	4614      	mov	r4, r2
 800f61c:	18d5      	adds	r5, r2, r3
 800f61e:	42ac      	cmp	r4, r5
 800f620:	d101      	bne.n	800f626 <__sfputs_r+0x12>
 800f622:	2000      	movs	r0, #0
 800f624:	e007      	b.n	800f636 <__sfputs_r+0x22>
 800f626:	463a      	mov	r2, r7
 800f628:	4630      	mov	r0, r6
 800f62a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f62e:	f7ff ffdc 	bl	800f5ea <__sfputc_r>
 800f632:	1c43      	adds	r3, r0, #1
 800f634:	d1f3      	bne.n	800f61e <__sfputs_r+0xa>
 800f636:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800f638 <_vfiprintf_r>:
 800f638:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f63c:	460d      	mov	r5, r1
 800f63e:	4614      	mov	r4, r2
 800f640:	4698      	mov	r8, r3
 800f642:	4606      	mov	r6, r0
 800f644:	b09d      	sub	sp, #116	@ 0x74
 800f646:	b118      	cbz	r0, 800f650 <_vfiprintf_r+0x18>
 800f648:	6a03      	ldr	r3, [r0, #32]
 800f64a:	b90b      	cbnz	r3, 800f650 <_vfiprintf_r+0x18>
 800f64c:	f7fd fcee 	bl	800d02c <__sinit>
 800f650:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800f652:	07d9      	lsls	r1, r3, #31
 800f654:	d405      	bmi.n	800f662 <_vfiprintf_r+0x2a>
 800f656:	89ab      	ldrh	r3, [r5, #12]
 800f658:	059a      	lsls	r2, r3, #22
 800f65a:	d402      	bmi.n	800f662 <_vfiprintf_r+0x2a>
 800f65c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800f65e:	f7fd fdea 	bl	800d236 <__retarget_lock_acquire_recursive>
 800f662:	89ab      	ldrh	r3, [r5, #12]
 800f664:	071b      	lsls	r3, r3, #28
 800f666:	d501      	bpl.n	800f66c <_vfiprintf_r+0x34>
 800f668:	692b      	ldr	r3, [r5, #16]
 800f66a:	b99b      	cbnz	r3, 800f694 <_vfiprintf_r+0x5c>
 800f66c:	4629      	mov	r1, r5
 800f66e:	4630      	mov	r0, r6
 800f670:	f000 fac8 	bl	800fc04 <__swsetup_r>
 800f674:	b170      	cbz	r0, 800f694 <_vfiprintf_r+0x5c>
 800f676:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800f678:	07dc      	lsls	r4, r3, #31
 800f67a:	d504      	bpl.n	800f686 <_vfiprintf_r+0x4e>
 800f67c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800f680:	b01d      	add	sp, #116	@ 0x74
 800f682:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f686:	89ab      	ldrh	r3, [r5, #12]
 800f688:	0598      	lsls	r0, r3, #22
 800f68a:	d4f7      	bmi.n	800f67c <_vfiprintf_r+0x44>
 800f68c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800f68e:	f7fd fdd3 	bl	800d238 <__retarget_lock_release_recursive>
 800f692:	e7f3      	b.n	800f67c <_vfiprintf_r+0x44>
 800f694:	2300      	movs	r3, #0
 800f696:	9309      	str	r3, [sp, #36]	@ 0x24
 800f698:	2320      	movs	r3, #32
 800f69a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800f69e:	2330      	movs	r3, #48	@ 0x30
 800f6a0:	f04f 0901 	mov.w	r9, #1
 800f6a4:	f8cd 800c 	str.w	r8, [sp, #12]
 800f6a8:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 800f854 <_vfiprintf_r+0x21c>
 800f6ac:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800f6b0:	4623      	mov	r3, r4
 800f6b2:	469a      	mov	sl, r3
 800f6b4:	f813 2b01 	ldrb.w	r2, [r3], #1
 800f6b8:	b10a      	cbz	r2, 800f6be <_vfiprintf_r+0x86>
 800f6ba:	2a25      	cmp	r2, #37	@ 0x25
 800f6bc:	d1f9      	bne.n	800f6b2 <_vfiprintf_r+0x7a>
 800f6be:	ebba 0b04 	subs.w	fp, sl, r4
 800f6c2:	d00b      	beq.n	800f6dc <_vfiprintf_r+0xa4>
 800f6c4:	465b      	mov	r3, fp
 800f6c6:	4622      	mov	r2, r4
 800f6c8:	4629      	mov	r1, r5
 800f6ca:	4630      	mov	r0, r6
 800f6cc:	f7ff ffa2 	bl	800f614 <__sfputs_r>
 800f6d0:	3001      	adds	r0, #1
 800f6d2:	f000 80a7 	beq.w	800f824 <_vfiprintf_r+0x1ec>
 800f6d6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800f6d8:	445a      	add	r2, fp
 800f6da:	9209      	str	r2, [sp, #36]	@ 0x24
 800f6dc:	f89a 3000 	ldrb.w	r3, [sl]
 800f6e0:	2b00      	cmp	r3, #0
 800f6e2:	f000 809f 	beq.w	800f824 <_vfiprintf_r+0x1ec>
 800f6e6:	2300      	movs	r3, #0
 800f6e8:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800f6ec:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800f6f0:	f10a 0a01 	add.w	sl, sl, #1
 800f6f4:	9304      	str	r3, [sp, #16]
 800f6f6:	9307      	str	r3, [sp, #28]
 800f6f8:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800f6fc:	931a      	str	r3, [sp, #104]	@ 0x68
 800f6fe:	4654      	mov	r4, sl
 800f700:	2205      	movs	r2, #5
 800f702:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f706:	4853      	ldr	r0, [pc, #332]	@ (800f854 <_vfiprintf_r+0x21c>)
 800f708:	f000 fb16 	bl	800fd38 <memchr>
 800f70c:	9a04      	ldr	r2, [sp, #16]
 800f70e:	b9d8      	cbnz	r0, 800f748 <_vfiprintf_r+0x110>
 800f710:	06d1      	lsls	r1, r2, #27
 800f712:	bf44      	itt	mi
 800f714:	2320      	movmi	r3, #32
 800f716:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800f71a:	0713      	lsls	r3, r2, #28
 800f71c:	bf44      	itt	mi
 800f71e:	232b      	movmi	r3, #43	@ 0x2b
 800f720:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800f724:	f89a 3000 	ldrb.w	r3, [sl]
 800f728:	2b2a      	cmp	r3, #42	@ 0x2a
 800f72a:	d015      	beq.n	800f758 <_vfiprintf_r+0x120>
 800f72c:	4654      	mov	r4, sl
 800f72e:	2000      	movs	r0, #0
 800f730:	f04f 0c0a 	mov.w	ip, #10
 800f734:	9a07      	ldr	r2, [sp, #28]
 800f736:	4621      	mov	r1, r4
 800f738:	f811 3b01 	ldrb.w	r3, [r1], #1
 800f73c:	3b30      	subs	r3, #48	@ 0x30
 800f73e:	2b09      	cmp	r3, #9
 800f740:	d94b      	bls.n	800f7da <_vfiprintf_r+0x1a2>
 800f742:	b1b0      	cbz	r0, 800f772 <_vfiprintf_r+0x13a>
 800f744:	9207      	str	r2, [sp, #28]
 800f746:	e014      	b.n	800f772 <_vfiprintf_r+0x13a>
 800f748:	eba0 0308 	sub.w	r3, r0, r8
 800f74c:	fa09 f303 	lsl.w	r3, r9, r3
 800f750:	4313      	orrs	r3, r2
 800f752:	46a2      	mov	sl, r4
 800f754:	9304      	str	r3, [sp, #16]
 800f756:	e7d2      	b.n	800f6fe <_vfiprintf_r+0xc6>
 800f758:	9b03      	ldr	r3, [sp, #12]
 800f75a:	1d19      	adds	r1, r3, #4
 800f75c:	681b      	ldr	r3, [r3, #0]
 800f75e:	9103      	str	r1, [sp, #12]
 800f760:	2b00      	cmp	r3, #0
 800f762:	bfbb      	ittet	lt
 800f764:	425b      	neglt	r3, r3
 800f766:	f042 0202 	orrlt.w	r2, r2, #2
 800f76a:	9307      	strge	r3, [sp, #28]
 800f76c:	9307      	strlt	r3, [sp, #28]
 800f76e:	bfb8      	it	lt
 800f770:	9204      	strlt	r2, [sp, #16]
 800f772:	7823      	ldrb	r3, [r4, #0]
 800f774:	2b2e      	cmp	r3, #46	@ 0x2e
 800f776:	d10a      	bne.n	800f78e <_vfiprintf_r+0x156>
 800f778:	7863      	ldrb	r3, [r4, #1]
 800f77a:	2b2a      	cmp	r3, #42	@ 0x2a
 800f77c:	d132      	bne.n	800f7e4 <_vfiprintf_r+0x1ac>
 800f77e:	9b03      	ldr	r3, [sp, #12]
 800f780:	3402      	adds	r4, #2
 800f782:	1d1a      	adds	r2, r3, #4
 800f784:	681b      	ldr	r3, [r3, #0]
 800f786:	9203      	str	r2, [sp, #12]
 800f788:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800f78c:	9305      	str	r3, [sp, #20]
 800f78e:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 800f858 <_vfiprintf_r+0x220>
 800f792:	2203      	movs	r2, #3
 800f794:	4650      	mov	r0, sl
 800f796:	7821      	ldrb	r1, [r4, #0]
 800f798:	f000 face 	bl	800fd38 <memchr>
 800f79c:	b138      	cbz	r0, 800f7ae <_vfiprintf_r+0x176>
 800f79e:	2240      	movs	r2, #64	@ 0x40
 800f7a0:	9b04      	ldr	r3, [sp, #16]
 800f7a2:	eba0 000a 	sub.w	r0, r0, sl
 800f7a6:	4082      	lsls	r2, r0
 800f7a8:	4313      	orrs	r3, r2
 800f7aa:	3401      	adds	r4, #1
 800f7ac:	9304      	str	r3, [sp, #16]
 800f7ae:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f7b2:	2206      	movs	r2, #6
 800f7b4:	4829      	ldr	r0, [pc, #164]	@ (800f85c <_vfiprintf_r+0x224>)
 800f7b6:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800f7ba:	f000 fabd 	bl	800fd38 <memchr>
 800f7be:	2800      	cmp	r0, #0
 800f7c0:	d03f      	beq.n	800f842 <_vfiprintf_r+0x20a>
 800f7c2:	4b27      	ldr	r3, [pc, #156]	@ (800f860 <_vfiprintf_r+0x228>)
 800f7c4:	bb1b      	cbnz	r3, 800f80e <_vfiprintf_r+0x1d6>
 800f7c6:	9b03      	ldr	r3, [sp, #12]
 800f7c8:	3307      	adds	r3, #7
 800f7ca:	f023 0307 	bic.w	r3, r3, #7
 800f7ce:	3308      	adds	r3, #8
 800f7d0:	9303      	str	r3, [sp, #12]
 800f7d2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f7d4:	443b      	add	r3, r7
 800f7d6:	9309      	str	r3, [sp, #36]	@ 0x24
 800f7d8:	e76a      	b.n	800f6b0 <_vfiprintf_r+0x78>
 800f7da:	460c      	mov	r4, r1
 800f7dc:	2001      	movs	r0, #1
 800f7de:	fb0c 3202 	mla	r2, ip, r2, r3
 800f7e2:	e7a8      	b.n	800f736 <_vfiprintf_r+0xfe>
 800f7e4:	2300      	movs	r3, #0
 800f7e6:	f04f 0c0a 	mov.w	ip, #10
 800f7ea:	4619      	mov	r1, r3
 800f7ec:	3401      	adds	r4, #1
 800f7ee:	9305      	str	r3, [sp, #20]
 800f7f0:	4620      	mov	r0, r4
 800f7f2:	f810 2b01 	ldrb.w	r2, [r0], #1
 800f7f6:	3a30      	subs	r2, #48	@ 0x30
 800f7f8:	2a09      	cmp	r2, #9
 800f7fa:	d903      	bls.n	800f804 <_vfiprintf_r+0x1cc>
 800f7fc:	2b00      	cmp	r3, #0
 800f7fe:	d0c6      	beq.n	800f78e <_vfiprintf_r+0x156>
 800f800:	9105      	str	r1, [sp, #20]
 800f802:	e7c4      	b.n	800f78e <_vfiprintf_r+0x156>
 800f804:	4604      	mov	r4, r0
 800f806:	2301      	movs	r3, #1
 800f808:	fb0c 2101 	mla	r1, ip, r1, r2
 800f80c:	e7f0      	b.n	800f7f0 <_vfiprintf_r+0x1b8>
 800f80e:	ab03      	add	r3, sp, #12
 800f810:	9300      	str	r3, [sp, #0]
 800f812:	462a      	mov	r2, r5
 800f814:	4630      	mov	r0, r6
 800f816:	4b13      	ldr	r3, [pc, #76]	@ (800f864 <_vfiprintf_r+0x22c>)
 800f818:	a904      	add	r1, sp, #16
 800f81a:	f3af 8000 	nop.w
 800f81e:	4607      	mov	r7, r0
 800f820:	1c78      	adds	r0, r7, #1
 800f822:	d1d6      	bne.n	800f7d2 <_vfiprintf_r+0x19a>
 800f824:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800f826:	07d9      	lsls	r1, r3, #31
 800f828:	d405      	bmi.n	800f836 <_vfiprintf_r+0x1fe>
 800f82a:	89ab      	ldrh	r3, [r5, #12]
 800f82c:	059a      	lsls	r2, r3, #22
 800f82e:	d402      	bmi.n	800f836 <_vfiprintf_r+0x1fe>
 800f830:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800f832:	f7fd fd01 	bl	800d238 <__retarget_lock_release_recursive>
 800f836:	89ab      	ldrh	r3, [r5, #12]
 800f838:	065b      	lsls	r3, r3, #25
 800f83a:	f53f af1f 	bmi.w	800f67c <_vfiprintf_r+0x44>
 800f83e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800f840:	e71e      	b.n	800f680 <_vfiprintf_r+0x48>
 800f842:	ab03      	add	r3, sp, #12
 800f844:	9300      	str	r3, [sp, #0]
 800f846:	462a      	mov	r2, r5
 800f848:	4630      	mov	r0, r6
 800f84a:	4b06      	ldr	r3, [pc, #24]	@ (800f864 <_vfiprintf_r+0x22c>)
 800f84c:	a904      	add	r1, sp, #16
 800f84e:	f000 f87d 	bl	800f94c <_printf_i>
 800f852:	e7e4      	b.n	800f81e <_vfiprintf_r+0x1e6>
 800f854:	080100c7 	.word	0x080100c7
 800f858:	080100cd 	.word	0x080100cd
 800f85c:	080100d1 	.word	0x080100d1
 800f860:	00000000 	.word	0x00000000
 800f864:	0800f615 	.word	0x0800f615

0800f868 <_printf_common>:
 800f868:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f86c:	4616      	mov	r6, r2
 800f86e:	4698      	mov	r8, r3
 800f870:	688a      	ldr	r2, [r1, #8]
 800f872:	690b      	ldr	r3, [r1, #16]
 800f874:	4607      	mov	r7, r0
 800f876:	4293      	cmp	r3, r2
 800f878:	bfb8      	it	lt
 800f87a:	4613      	movlt	r3, r2
 800f87c:	6033      	str	r3, [r6, #0]
 800f87e:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800f882:	460c      	mov	r4, r1
 800f884:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800f888:	b10a      	cbz	r2, 800f88e <_printf_common+0x26>
 800f88a:	3301      	adds	r3, #1
 800f88c:	6033      	str	r3, [r6, #0]
 800f88e:	6823      	ldr	r3, [r4, #0]
 800f890:	0699      	lsls	r1, r3, #26
 800f892:	bf42      	ittt	mi
 800f894:	6833      	ldrmi	r3, [r6, #0]
 800f896:	3302      	addmi	r3, #2
 800f898:	6033      	strmi	r3, [r6, #0]
 800f89a:	6825      	ldr	r5, [r4, #0]
 800f89c:	f015 0506 	ands.w	r5, r5, #6
 800f8a0:	d106      	bne.n	800f8b0 <_printf_common+0x48>
 800f8a2:	f104 0a19 	add.w	sl, r4, #25
 800f8a6:	68e3      	ldr	r3, [r4, #12]
 800f8a8:	6832      	ldr	r2, [r6, #0]
 800f8aa:	1a9b      	subs	r3, r3, r2
 800f8ac:	42ab      	cmp	r3, r5
 800f8ae:	dc2b      	bgt.n	800f908 <_printf_common+0xa0>
 800f8b0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800f8b4:	6822      	ldr	r2, [r4, #0]
 800f8b6:	3b00      	subs	r3, #0
 800f8b8:	bf18      	it	ne
 800f8ba:	2301      	movne	r3, #1
 800f8bc:	0692      	lsls	r2, r2, #26
 800f8be:	d430      	bmi.n	800f922 <_printf_common+0xba>
 800f8c0:	4641      	mov	r1, r8
 800f8c2:	4638      	mov	r0, r7
 800f8c4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800f8c8:	47c8      	blx	r9
 800f8ca:	3001      	adds	r0, #1
 800f8cc:	d023      	beq.n	800f916 <_printf_common+0xae>
 800f8ce:	6823      	ldr	r3, [r4, #0]
 800f8d0:	6922      	ldr	r2, [r4, #16]
 800f8d2:	f003 0306 	and.w	r3, r3, #6
 800f8d6:	2b04      	cmp	r3, #4
 800f8d8:	bf14      	ite	ne
 800f8da:	2500      	movne	r5, #0
 800f8dc:	6833      	ldreq	r3, [r6, #0]
 800f8de:	f04f 0600 	mov.w	r6, #0
 800f8e2:	bf08      	it	eq
 800f8e4:	68e5      	ldreq	r5, [r4, #12]
 800f8e6:	f104 041a 	add.w	r4, r4, #26
 800f8ea:	bf08      	it	eq
 800f8ec:	1aed      	subeq	r5, r5, r3
 800f8ee:	f854 3c12 	ldr.w	r3, [r4, #-18]
 800f8f2:	bf08      	it	eq
 800f8f4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800f8f8:	4293      	cmp	r3, r2
 800f8fa:	bfc4      	itt	gt
 800f8fc:	1a9b      	subgt	r3, r3, r2
 800f8fe:	18ed      	addgt	r5, r5, r3
 800f900:	42b5      	cmp	r5, r6
 800f902:	d11a      	bne.n	800f93a <_printf_common+0xd2>
 800f904:	2000      	movs	r0, #0
 800f906:	e008      	b.n	800f91a <_printf_common+0xb2>
 800f908:	2301      	movs	r3, #1
 800f90a:	4652      	mov	r2, sl
 800f90c:	4641      	mov	r1, r8
 800f90e:	4638      	mov	r0, r7
 800f910:	47c8      	blx	r9
 800f912:	3001      	adds	r0, #1
 800f914:	d103      	bne.n	800f91e <_printf_common+0xb6>
 800f916:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800f91a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f91e:	3501      	adds	r5, #1
 800f920:	e7c1      	b.n	800f8a6 <_printf_common+0x3e>
 800f922:	2030      	movs	r0, #48	@ 0x30
 800f924:	18e1      	adds	r1, r4, r3
 800f926:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800f92a:	1c5a      	adds	r2, r3, #1
 800f92c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800f930:	4422      	add	r2, r4
 800f932:	3302      	adds	r3, #2
 800f934:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800f938:	e7c2      	b.n	800f8c0 <_printf_common+0x58>
 800f93a:	2301      	movs	r3, #1
 800f93c:	4622      	mov	r2, r4
 800f93e:	4641      	mov	r1, r8
 800f940:	4638      	mov	r0, r7
 800f942:	47c8      	blx	r9
 800f944:	3001      	adds	r0, #1
 800f946:	d0e6      	beq.n	800f916 <_printf_common+0xae>
 800f948:	3601      	adds	r6, #1
 800f94a:	e7d9      	b.n	800f900 <_printf_common+0x98>

0800f94c <_printf_i>:
 800f94c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800f950:	7e0f      	ldrb	r7, [r1, #24]
 800f952:	4691      	mov	r9, r2
 800f954:	2f78      	cmp	r7, #120	@ 0x78
 800f956:	4680      	mov	r8, r0
 800f958:	460c      	mov	r4, r1
 800f95a:	469a      	mov	sl, r3
 800f95c:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800f95e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800f962:	d807      	bhi.n	800f974 <_printf_i+0x28>
 800f964:	2f62      	cmp	r7, #98	@ 0x62
 800f966:	d80a      	bhi.n	800f97e <_printf_i+0x32>
 800f968:	2f00      	cmp	r7, #0
 800f96a:	f000 80d1 	beq.w	800fb10 <_printf_i+0x1c4>
 800f96e:	2f58      	cmp	r7, #88	@ 0x58
 800f970:	f000 80b8 	beq.w	800fae4 <_printf_i+0x198>
 800f974:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800f978:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800f97c:	e03a      	b.n	800f9f4 <_printf_i+0xa8>
 800f97e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800f982:	2b15      	cmp	r3, #21
 800f984:	d8f6      	bhi.n	800f974 <_printf_i+0x28>
 800f986:	a101      	add	r1, pc, #4	@ (adr r1, 800f98c <_printf_i+0x40>)
 800f988:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800f98c:	0800f9e5 	.word	0x0800f9e5
 800f990:	0800f9f9 	.word	0x0800f9f9
 800f994:	0800f975 	.word	0x0800f975
 800f998:	0800f975 	.word	0x0800f975
 800f99c:	0800f975 	.word	0x0800f975
 800f9a0:	0800f975 	.word	0x0800f975
 800f9a4:	0800f9f9 	.word	0x0800f9f9
 800f9a8:	0800f975 	.word	0x0800f975
 800f9ac:	0800f975 	.word	0x0800f975
 800f9b0:	0800f975 	.word	0x0800f975
 800f9b4:	0800f975 	.word	0x0800f975
 800f9b8:	0800faf7 	.word	0x0800faf7
 800f9bc:	0800fa23 	.word	0x0800fa23
 800f9c0:	0800fab1 	.word	0x0800fab1
 800f9c4:	0800f975 	.word	0x0800f975
 800f9c8:	0800f975 	.word	0x0800f975
 800f9cc:	0800fb19 	.word	0x0800fb19
 800f9d0:	0800f975 	.word	0x0800f975
 800f9d4:	0800fa23 	.word	0x0800fa23
 800f9d8:	0800f975 	.word	0x0800f975
 800f9dc:	0800f975 	.word	0x0800f975
 800f9e0:	0800fab9 	.word	0x0800fab9
 800f9e4:	6833      	ldr	r3, [r6, #0]
 800f9e6:	1d1a      	adds	r2, r3, #4
 800f9e8:	681b      	ldr	r3, [r3, #0]
 800f9ea:	6032      	str	r2, [r6, #0]
 800f9ec:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800f9f0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800f9f4:	2301      	movs	r3, #1
 800f9f6:	e09c      	b.n	800fb32 <_printf_i+0x1e6>
 800f9f8:	6833      	ldr	r3, [r6, #0]
 800f9fa:	6820      	ldr	r0, [r4, #0]
 800f9fc:	1d19      	adds	r1, r3, #4
 800f9fe:	6031      	str	r1, [r6, #0]
 800fa00:	0606      	lsls	r6, r0, #24
 800fa02:	d501      	bpl.n	800fa08 <_printf_i+0xbc>
 800fa04:	681d      	ldr	r5, [r3, #0]
 800fa06:	e003      	b.n	800fa10 <_printf_i+0xc4>
 800fa08:	0645      	lsls	r5, r0, #25
 800fa0a:	d5fb      	bpl.n	800fa04 <_printf_i+0xb8>
 800fa0c:	f9b3 5000 	ldrsh.w	r5, [r3]
 800fa10:	2d00      	cmp	r5, #0
 800fa12:	da03      	bge.n	800fa1c <_printf_i+0xd0>
 800fa14:	232d      	movs	r3, #45	@ 0x2d
 800fa16:	426d      	negs	r5, r5
 800fa18:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800fa1c:	230a      	movs	r3, #10
 800fa1e:	4858      	ldr	r0, [pc, #352]	@ (800fb80 <_printf_i+0x234>)
 800fa20:	e011      	b.n	800fa46 <_printf_i+0xfa>
 800fa22:	6821      	ldr	r1, [r4, #0]
 800fa24:	6833      	ldr	r3, [r6, #0]
 800fa26:	0608      	lsls	r0, r1, #24
 800fa28:	f853 5b04 	ldr.w	r5, [r3], #4
 800fa2c:	d402      	bmi.n	800fa34 <_printf_i+0xe8>
 800fa2e:	0649      	lsls	r1, r1, #25
 800fa30:	bf48      	it	mi
 800fa32:	b2ad      	uxthmi	r5, r5
 800fa34:	2f6f      	cmp	r7, #111	@ 0x6f
 800fa36:	6033      	str	r3, [r6, #0]
 800fa38:	bf14      	ite	ne
 800fa3a:	230a      	movne	r3, #10
 800fa3c:	2308      	moveq	r3, #8
 800fa3e:	4850      	ldr	r0, [pc, #320]	@ (800fb80 <_printf_i+0x234>)
 800fa40:	2100      	movs	r1, #0
 800fa42:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800fa46:	6866      	ldr	r6, [r4, #4]
 800fa48:	2e00      	cmp	r6, #0
 800fa4a:	60a6      	str	r6, [r4, #8]
 800fa4c:	db05      	blt.n	800fa5a <_printf_i+0x10e>
 800fa4e:	6821      	ldr	r1, [r4, #0]
 800fa50:	432e      	orrs	r6, r5
 800fa52:	f021 0104 	bic.w	r1, r1, #4
 800fa56:	6021      	str	r1, [r4, #0]
 800fa58:	d04b      	beq.n	800faf2 <_printf_i+0x1a6>
 800fa5a:	4616      	mov	r6, r2
 800fa5c:	fbb5 f1f3 	udiv	r1, r5, r3
 800fa60:	fb03 5711 	mls	r7, r3, r1, r5
 800fa64:	5dc7      	ldrb	r7, [r0, r7]
 800fa66:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800fa6a:	462f      	mov	r7, r5
 800fa6c:	42bb      	cmp	r3, r7
 800fa6e:	460d      	mov	r5, r1
 800fa70:	d9f4      	bls.n	800fa5c <_printf_i+0x110>
 800fa72:	2b08      	cmp	r3, #8
 800fa74:	d10b      	bne.n	800fa8e <_printf_i+0x142>
 800fa76:	6823      	ldr	r3, [r4, #0]
 800fa78:	07df      	lsls	r7, r3, #31
 800fa7a:	d508      	bpl.n	800fa8e <_printf_i+0x142>
 800fa7c:	6923      	ldr	r3, [r4, #16]
 800fa7e:	6861      	ldr	r1, [r4, #4]
 800fa80:	4299      	cmp	r1, r3
 800fa82:	bfde      	ittt	le
 800fa84:	2330      	movle	r3, #48	@ 0x30
 800fa86:	f806 3c01 	strble.w	r3, [r6, #-1]
 800fa8a:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 800fa8e:	1b92      	subs	r2, r2, r6
 800fa90:	6122      	str	r2, [r4, #16]
 800fa92:	464b      	mov	r3, r9
 800fa94:	4621      	mov	r1, r4
 800fa96:	4640      	mov	r0, r8
 800fa98:	f8cd a000 	str.w	sl, [sp]
 800fa9c:	aa03      	add	r2, sp, #12
 800fa9e:	f7ff fee3 	bl	800f868 <_printf_common>
 800faa2:	3001      	adds	r0, #1
 800faa4:	d14a      	bne.n	800fb3c <_printf_i+0x1f0>
 800faa6:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800faaa:	b004      	add	sp, #16
 800faac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800fab0:	6823      	ldr	r3, [r4, #0]
 800fab2:	f043 0320 	orr.w	r3, r3, #32
 800fab6:	6023      	str	r3, [r4, #0]
 800fab8:	2778      	movs	r7, #120	@ 0x78
 800faba:	4832      	ldr	r0, [pc, #200]	@ (800fb84 <_printf_i+0x238>)
 800fabc:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800fac0:	6823      	ldr	r3, [r4, #0]
 800fac2:	6831      	ldr	r1, [r6, #0]
 800fac4:	061f      	lsls	r7, r3, #24
 800fac6:	f851 5b04 	ldr.w	r5, [r1], #4
 800faca:	d402      	bmi.n	800fad2 <_printf_i+0x186>
 800facc:	065f      	lsls	r7, r3, #25
 800face:	bf48      	it	mi
 800fad0:	b2ad      	uxthmi	r5, r5
 800fad2:	6031      	str	r1, [r6, #0]
 800fad4:	07d9      	lsls	r1, r3, #31
 800fad6:	bf44      	itt	mi
 800fad8:	f043 0320 	orrmi.w	r3, r3, #32
 800fadc:	6023      	strmi	r3, [r4, #0]
 800fade:	b11d      	cbz	r5, 800fae8 <_printf_i+0x19c>
 800fae0:	2310      	movs	r3, #16
 800fae2:	e7ad      	b.n	800fa40 <_printf_i+0xf4>
 800fae4:	4826      	ldr	r0, [pc, #152]	@ (800fb80 <_printf_i+0x234>)
 800fae6:	e7e9      	b.n	800fabc <_printf_i+0x170>
 800fae8:	6823      	ldr	r3, [r4, #0]
 800faea:	f023 0320 	bic.w	r3, r3, #32
 800faee:	6023      	str	r3, [r4, #0]
 800faf0:	e7f6      	b.n	800fae0 <_printf_i+0x194>
 800faf2:	4616      	mov	r6, r2
 800faf4:	e7bd      	b.n	800fa72 <_printf_i+0x126>
 800faf6:	6833      	ldr	r3, [r6, #0]
 800faf8:	6825      	ldr	r5, [r4, #0]
 800fafa:	1d18      	adds	r0, r3, #4
 800fafc:	6961      	ldr	r1, [r4, #20]
 800fafe:	6030      	str	r0, [r6, #0]
 800fb00:	062e      	lsls	r6, r5, #24
 800fb02:	681b      	ldr	r3, [r3, #0]
 800fb04:	d501      	bpl.n	800fb0a <_printf_i+0x1be>
 800fb06:	6019      	str	r1, [r3, #0]
 800fb08:	e002      	b.n	800fb10 <_printf_i+0x1c4>
 800fb0a:	0668      	lsls	r0, r5, #25
 800fb0c:	d5fb      	bpl.n	800fb06 <_printf_i+0x1ba>
 800fb0e:	8019      	strh	r1, [r3, #0]
 800fb10:	2300      	movs	r3, #0
 800fb12:	4616      	mov	r6, r2
 800fb14:	6123      	str	r3, [r4, #16]
 800fb16:	e7bc      	b.n	800fa92 <_printf_i+0x146>
 800fb18:	6833      	ldr	r3, [r6, #0]
 800fb1a:	2100      	movs	r1, #0
 800fb1c:	1d1a      	adds	r2, r3, #4
 800fb1e:	6032      	str	r2, [r6, #0]
 800fb20:	681e      	ldr	r6, [r3, #0]
 800fb22:	6862      	ldr	r2, [r4, #4]
 800fb24:	4630      	mov	r0, r6
 800fb26:	f000 f907 	bl	800fd38 <memchr>
 800fb2a:	b108      	cbz	r0, 800fb30 <_printf_i+0x1e4>
 800fb2c:	1b80      	subs	r0, r0, r6
 800fb2e:	6060      	str	r0, [r4, #4]
 800fb30:	6863      	ldr	r3, [r4, #4]
 800fb32:	6123      	str	r3, [r4, #16]
 800fb34:	2300      	movs	r3, #0
 800fb36:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800fb3a:	e7aa      	b.n	800fa92 <_printf_i+0x146>
 800fb3c:	4632      	mov	r2, r6
 800fb3e:	4649      	mov	r1, r9
 800fb40:	4640      	mov	r0, r8
 800fb42:	6923      	ldr	r3, [r4, #16]
 800fb44:	47d0      	blx	sl
 800fb46:	3001      	adds	r0, #1
 800fb48:	d0ad      	beq.n	800faa6 <_printf_i+0x15a>
 800fb4a:	6823      	ldr	r3, [r4, #0]
 800fb4c:	079b      	lsls	r3, r3, #30
 800fb4e:	d413      	bmi.n	800fb78 <_printf_i+0x22c>
 800fb50:	68e0      	ldr	r0, [r4, #12]
 800fb52:	9b03      	ldr	r3, [sp, #12]
 800fb54:	4298      	cmp	r0, r3
 800fb56:	bfb8      	it	lt
 800fb58:	4618      	movlt	r0, r3
 800fb5a:	e7a6      	b.n	800faaa <_printf_i+0x15e>
 800fb5c:	2301      	movs	r3, #1
 800fb5e:	4632      	mov	r2, r6
 800fb60:	4649      	mov	r1, r9
 800fb62:	4640      	mov	r0, r8
 800fb64:	47d0      	blx	sl
 800fb66:	3001      	adds	r0, #1
 800fb68:	d09d      	beq.n	800faa6 <_printf_i+0x15a>
 800fb6a:	3501      	adds	r5, #1
 800fb6c:	68e3      	ldr	r3, [r4, #12]
 800fb6e:	9903      	ldr	r1, [sp, #12]
 800fb70:	1a5b      	subs	r3, r3, r1
 800fb72:	42ab      	cmp	r3, r5
 800fb74:	dcf2      	bgt.n	800fb5c <_printf_i+0x210>
 800fb76:	e7eb      	b.n	800fb50 <_printf_i+0x204>
 800fb78:	2500      	movs	r5, #0
 800fb7a:	f104 0619 	add.w	r6, r4, #25
 800fb7e:	e7f5      	b.n	800fb6c <_printf_i+0x220>
 800fb80:	080100d8 	.word	0x080100d8
 800fb84:	080100e9 	.word	0x080100e9

0800fb88 <__swbuf_r>:
 800fb88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fb8a:	460e      	mov	r6, r1
 800fb8c:	4614      	mov	r4, r2
 800fb8e:	4605      	mov	r5, r0
 800fb90:	b118      	cbz	r0, 800fb9a <__swbuf_r+0x12>
 800fb92:	6a03      	ldr	r3, [r0, #32]
 800fb94:	b90b      	cbnz	r3, 800fb9a <__swbuf_r+0x12>
 800fb96:	f7fd fa49 	bl	800d02c <__sinit>
 800fb9a:	69a3      	ldr	r3, [r4, #24]
 800fb9c:	60a3      	str	r3, [r4, #8]
 800fb9e:	89a3      	ldrh	r3, [r4, #12]
 800fba0:	071a      	lsls	r2, r3, #28
 800fba2:	d501      	bpl.n	800fba8 <__swbuf_r+0x20>
 800fba4:	6923      	ldr	r3, [r4, #16]
 800fba6:	b943      	cbnz	r3, 800fbba <__swbuf_r+0x32>
 800fba8:	4621      	mov	r1, r4
 800fbaa:	4628      	mov	r0, r5
 800fbac:	f000 f82a 	bl	800fc04 <__swsetup_r>
 800fbb0:	b118      	cbz	r0, 800fbba <__swbuf_r+0x32>
 800fbb2:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 800fbb6:	4638      	mov	r0, r7
 800fbb8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800fbba:	6823      	ldr	r3, [r4, #0]
 800fbbc:	6922      	ldr	r2, [r4, #16]
 800fbbe:	b2f6      	uxtb	r6, r6
 800fbc0:	1a98      	subs	r0, r3, r2
 800fbc2:	6963      	ldr	r3, [r4, #20]
 800fbc4:	4637      	mov	r7, r6
 800fbc6:	4283      	cmp	r3, r0
 800fbc8:	dc05      	bgt.n	800fbd6 <__swbuf_r+0x4e>
 800fbca:	4621      	mov	r1, r4
 800fbcc:	4628      	mov	r0, r5
 800fbce:	f7fe fe1b 	bl	800e808 <_fflush_r>
 800fbd2:	2800      	cmp	r0, #0
 800fbd4:	d1ed      	bne.n	800fbb2 <__swbuf_r+0x2a>
 800fbd6:	68a3      	ldr	r3, [r4, #8]
 800fbd8:	3b01      	subs	r3, #1
 800fbda:	60a3      	str	r3, [r4, #8]
 800fbdc:	6823      	ldr	r3, [r4, #0]
 800fbde:	1c5a      	adds	r2, r3, #1
 800fbe0:	6022      	str	r2, [r4, #0]
 800fbe2:	701e      	strb	r6, [r3, #0]
 800fbe4:	6962      	ldr	r2, [r4, #20]
 800fbe6:	1c43      	adds	r3, r0, #1
 800fbe8:	429a      	cmp	r2, r3
 800fbea:	d004      	beq.n	800fbf6 <__swbuf_r+0x6e>
 800fbec:	89a3      	ldrh	r3, [r4, #12]
 800fbee:	07db      	lsls	r3, r3, #31
 800fbf0:	d5e1      	bpl.n	800fbb6 <__swbuf_r+0x2e>
 800fbf2:	2e0a      	cmp	r6, #10
 800fbf4:	d1df      	bne.n	800fbb6 <__swbuf_r+0x2e>
 800fbf6:	4621      	mov	r1, r4
 800fbf8:	4628      	mov	r0, r5
 800fbfa:	f7fe fe05 	bl	800e808 <_fflush_r>
 800fbfe:	2800      	cmp	r0, #0
 800fc00:	d0d9      	beq.n	800fbb6 <__swbuf_r+0x2e>
 800fc02:	e7d6      	b.n	800fbb2 <__swbuf_r+0x2a>

0800fc04 <__swsetup_r>:
 800fc04:	b538      	push	{r3, r4, r5, lr}
 800fc06:	4b29      	ldr	r3, [pc, #164]	@ (800fcac <__swsetup_r+0xa8>)
 800fc08:	4605      	mov	r5, r0
 800fc0a:	6818      	ldr	r0, [r3, #0]
 800fc0c:	460c      	mov	r4, r1
 800fc0e:	b118      	cbz	r0, 800fc18 <__swsetup_r+0x14>
 800fc10:	6a03      	ldr	r3, [r0, #32]
 800fc12:	b90b      	cbnz	r3, 800fc18 <__swsetup_r+0x14>
 800fc14:	f7fd fa0a 	bl	800d02c <__sinit>
 800fc18:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800fc1c:	0719      	lsls	r1, r3, #28
 800fc1e:	d422      	bmi.n	800fc66 <__swsetup_r+0x62>
 800fc20:	06da      	lsls	r2, r3, #27
 800fc22:	d407      	bmi.n	800fc34 <__swsetup_r+0x30>
 800fc24:	2209      	movs	r2, #9
 800fc26:	602a      	str	r2, [r5, #0]
 800fc28:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800fc2c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800fc30:	81a3      	strh	r3, [r4, #12]
 800fc32:	e033      	b.n	800fc9c <__swsetup_r+0x98>
 800fc34:	0758      	lsls	r0, r3, #29
 800fc36:	d512      	bpl.n	800fc5e <__swsetup_r+0x5a>
 800fc38:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800fc3a:	b141      	cbz	r1, 800fc4e <__swsetup_r+0x4a>
 800fc3c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800fc40:	4299      	cmp	r1, r3
 800fc42:	d002      	beq.n	800fc4a <__swsetup_r+0x46>
 800fc44:	4628      	mov	r0, r5
 800fc46:	f7fd fb0d 	bl	800d264 <_free_r>
 800fc4a:	2300      	movs	r3, #0
 800fc4c:	6363      	str	r3, [r4, #52]	@ 0x34
 800fc4e:	89a3      	ldrh	r3, [r4, #12]
 800fc50:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800fc54:	81a3      	strh	r3, [r4, #12]
 800fc56:	2300      	movs	r3, #0
 800fc58:	6063      	str	r3, [r4, #4]
 800fc5a:	6923      	ldr	r3, [r4, #16]
 800fc5c:	6023      	str	r3, [r4, #0]
 800fc5e:	89a3      	ldrh	r3, [r4, #12]
 800fc60:	f043 0308 	orr.w	r3, r3, #8
 800fc64:	81a3      	strh	r3, [r4, #12]
 800fc66:	6923      	ldr	r3, [r4, #16]
 800fc68:	b94b      	cbnz	r3, 800fc7e <__swsetup_r+0x7a>
 800fc6a:	89a3      	ldrh	r3, [r4, #12]
 800fc6c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800fc70:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800fc74:	d003      	beq.n	800fc7e <__swsetup_r+0x7a>
 800fc76:	4621      	mov	r1, r4
 800fc78:	4628      	mov	r0, r5
 800fc7a:	f000 f890 	bl	800fd9e <__smakebuf_r>
 800fc7e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800fc82:	f013 0201 	ands.w	r2, r3, #1
 800fc86:	d00a      	beq.n	800fc9e <__swsetup_r+0x9a>
 800fc88:	2200      	movs	r2, #0
 800fc8a:	60a2      	str	r2, [r4, #8]
 800fc8c:	6962      	ldr	r2, [r4, #20]
 800fc8e:	4252      	negs	r2, r2
 800fc90:	61a2      	str	r2, [r4, #24]
 800fc92:	6922      	ldr	r2, [r4, #16]
 800fc94:	b942      	cbnz	r2, 800fca8 <__swsetup_r+0xa4>
 800fc96:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800fc9a:	d1c5      	bne.n	800fc28 <__swsetup_r+0x24>
 800fc9c:	bd38      	pop	{r3, r4, r5, pc}
 800fc9e:	0799      	lsls	r1, r3, #30
 800fca0:	bf58      	it	pl
 800fca2:	6962      	ldrpl	r2, [r4, #20]
 800fca4:	60a2      	str	r2, [r4, #8]
 800fca6:	e7f4      	b.n	800fc92 <__swsetup_r+0x8e>
 800fca8:	2000      	movs	r0, #0
 800fcaa:	e7f7      	b.n	800fc9c <__swsetup_r+0x98>
 800fcac:	200002f8 	.word	0x200002f8

0800fcb0 <_raise_r>:
 800fcb0:	291f      	cmp	r1, #31
 800fcb2:	b538      	push	{r3, r4, r5, lr}
 800fcb4:	4605      	mov	r5, r0
 800fcb6:	460c      	mov	r4, r1
 800fcb8:	d904      	bls.n	800fcc4 <_raise_r+0x14>
 800fcba:	2316      	movs	r3, #22
 800fcbc:	6003      	str	r3, [r0, #0]
 800fcbe:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800fcc2:	bd38      	pop	{r3, r4, r5, pc}
 800fcc4:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800fcc6:	b112      	cbz	r2, 800fcce <_raise_r+0x1e>
 800fcc8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800fccc:	b94b      	cbnz	r3, 800fce2 <_raise_r+0x32>
 800fcce:	4628      	mov	r0, r5
 800fcd0:	f000 f830 	bl	800fd34 <_getpid_r>
 800fcd4:	4622      	mov	r2, r4
 800fcd6:	4601      	mov	r1, r0
 800fcd8:	4628      	mov	r0, r5
 800fcda:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800fcde:	f000 b817 	b.w	800fd10 <_kill_r>
 800fce2:	2b01      	cmp	r3, #1
 800fce4:	d00a      	beq.n	800fcfc <_raise_r+0x4c>
 800fce6:	1c59      	adds	r1, r3, #1
 800fce8:	d103      	bne.n	800fcf2 <_raise_r+0x42>
 800fcea:	2316      	movs	r3, #22
 800fcec:	6003      	str	r3, [r0, #0]
 800fcee:	2001      	movs	r0, #1
 800fcf0:	e7e7      	b.n	800fcc2 <_raise_r+0x12>
 800fcf2:	2100      	movs	r1, #0
 800fcf4:	4620      	mov	r0, r4
 800fcf6:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800fcfa:	4798      	blx	r3
 800fcfc:	2000      	movs	r0, #0
 800fcfe:	e7e0      	b.n	800fcc2 <_raise_r+0x12>

0800fd00 <raise>:
 800fd00:	4b02      	ldr	r3, [pc, #8]	@ (800fd0c <raise+0xc>)
 800fd02:	4601      	mov	r1, r0
 800fd04:	6818      	ldr	r0, [r3, #0]
 800fd06:	f7ff bfd3 	b.w	800fcb0 <_raise_r>
 800fd0a:	bf00      	nop
 800fd0c:	200002f8 	.word	0x200002f8

0800fd10 <_kill_r>:
 800fd10:	b538      	push	{r3, r4, r5, lr}
 800fd12:	2300      	movs	r3, #0
 800fd14:	4d06      	ldr	r5, [pc, #24]	@ (800fd30 <_kill_r+0x20>)
 800fd16:	4604      	mov	r4, r0
 800fd18:	4608      	mov	r0, r1
 800fd1a:	4611      	mov	r1, r2
 800fd1c:	602b      	str	r3, [r5, #0]
 800fd1e:	f7f2 fb6a 	bl	80023f6 <_kill>
 800fd22:	1c43      	adds	r3, r0, #1
 800fd24:	d102      	bne.n	800fd2c <_kill_r+0x1c>
 800fd26:	682b      	ldr	r3, [r5, #0]
 800fd28:	b103      	cbz	r3, 800fd2c <_kill_r+0x1c>
 800fd2a:	6023      	str	r3, [r4, #0]
 800fd2c:	bd38      	pop	{r3, r4, r5, pc}
 800fd2e:	bf00      	nop
 800fd30:	20001880 	.word	0x20001880

0800fd34 <_getpid_r>:
 800fd34:	f7f2 bb58 	b.w	80023e8 <_getpid>

0800fd38 <memchr>:
 800fd38:	4603      	mov	r3, r0
 800fd3a:	b510      	push	{r4, lr}
 800fd3c:	b2c9      	uxtb	r1, r1
 800fd3e:	4402      	add	r2, r0
 800fd40:	4293      	cmp	r3, r2
 800fd42:	4618      	mov	r0, r3
 800fd44:	d101      	bne.n	800fd4a <memchr+0x12>
 800fd46:	2000      	movs	r0, #0
 800fd48:	e003      	b.n	800fd52 <memchr+0x1a>
 800fd4a:	7804      	ldrb	r4, [r0, #0]
 800fd4c:	3301      	adds	r3, #1
 800fd4e:	428c      	cmp	r4, r1
 800fd50:	d1f6      	bne.n	800fd40 <memchr+0x8>
 800fd52:	bd10      	pop	{r4, pc}

0800fd54 <__swhatbuf_r>:
 800fd54:	b570      	push	{r4, r5, r6, lr}
 800fd56:	460c      	mov	r4, r1
 800fd58:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fd5c:	4615      	mov	r5, r2
 800fd5e:	2900      	cmp	r1, #0
 800fd60:	461e      	mov	r6, r3
 800fd62:	b096      	sub	sp, #88	@ 0x58
 800fd64:	da0c      	bge.n	800fd80 <__swhatbuf_r+0x2c>
 800fd66:	89a3      	ldrh	r3, [r4, #12]
 800fd68:	2100      	movs	r1, #0
 800fd6a:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800fd6e:	bf14      	ite	ne
 800fd70:	2340      	movne	r3, #64	@ 0x40
 800fd72:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800fd76:	2000      	movs	r0, #0
 800fd78:	6031      	str	r1, [r6, #0]
 800fd7a:	602b      	str	r3, [r5, #0]
 800fd7c:	b016      	add	sp, #88	@ 0x58
 800fd7e:	bd70      	pop	{r4, r5, r6, pc}
 800fd80:	466a      	mov	r2, sp
 800fd82:	f000 f849 	bl	800fe18 <_fstat_r>
 800fd86:	2800      	cmp	r0, #0
 800fd88:	dbed      	blt.n	800fd66 <__swhatbuf_r+0x12>
 800fd8a:	9901      	ldr	r1, [sp, #4]
 800fd8c:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800fd90:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800fd94:	4259      	negs	r1, r3
 800fd96:	4159      	adcs	r1, r3
 800fd98:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800fd9c:	e7eb      	b.n	800fd76 <__swhatbuf_r+0x22>

0800fd9e <__smakebuf_r>:
 800fd9e:	898b      	ldrh	r3, [r1, #12]
 800fda0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800fda2:	079d      	lsls	r5, r3, #30
 800fda4:	4606      	mov	r6, r0
 800fda6:	460c      	mov	r4, r1
 800fda8:	d507      	bpl.n	800fdba <__smakebuf_r+0x1c>
 800fdaa:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800fdae:	6023      	str	r3, [r4, #0]
 800fdb0:	6123      	str	r3, [r4, #16]
 800fdb2:	2301      	movs	r3, #1
 800fdb4:	6163      	str	r3, [r4, #20]
 800fdb6:	b003      	add	sp, #12
 800fdb8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800fdba:	466a      	mov	r2, sp
 800fdbc:	ab01      	add	r3, sp, #4
 800fdbe:	f7ff ffc9 	bl	800fd54 <__swhatbuf_r>
 800fdc2:	9f00      	ldr	r7, [sp, #0]
 800fdc4:	4605      	mov	r5, r0
 800fdc6:	4639      	mov	r1, r7
 800fdc8:	4630      	mov	r0, r6
 800fdca:	f7fd fdef 	bl	800d9ac <_malloc_r>
 800fdce:	b948      	cbnz	r0, 800fde4 <__smakebuf_r+0x46>
 800fdd0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800fdd4:	059a      	lsls	r2, r3, #22
 800fdd6:	d4ee      	bmi.n	800fdb6 <__smakebuf_r+0x18>
 800fdd8:	f023 0303 	bic.w	r3, r3, #3
 800fddc:	f043 0302 	orr.w	r3, r3, #2
 800fde0:	81a3      	strh	r3, [r4, #12]
 800fde2:	e7e2      	b.n	800fdaa <__smakebuf_r+0xc>
 800fde4:	89a3      	ldrh	r3, [r4, #12]
 800fde6:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800fdea:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800fdee:	81a3      	strh	r3, [r4, #12]
 800fdf0:	9b01      	ldr	r3, [sp, #4]
 800fdf2:	6020      	str	r0, [r4, #0]
 800fdf4:	b15b      	cbz	r3, 800fe0e <__smakebuf_r+0x70>
 800fdf6:	4630      	mov	r0, r6
 800fdf8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800fdfc:	f000 f81e 	bl	800fe3c <_isatty_r>
 800fe00:	b128      	cbz	r0, 800fe0e <__smakebuf_r+0x70>
 800fe02:	89a3      	ldrh	r3, [r4, #12]
 800fe04:	f023 0303 	bic.w	r3, r3, #3
 800fe08:	f043 0301 	orr.w	r3, r3, #1
 800fe0c:	81a3      	strh	r3, [r4, #12]
 800fe0e:	89a3      	ldrh	r3, [r4, #12]
 800fe10:	431d      	orrs	r5, r3
 800fe12:	81a5      	strh	r5, [r4, #12]
 800fe14:	e7cf      	b.n	800fdb6 <__smakebuf_r+0x18>
	...

0800fe18 <_fstat_r>:
 800fe18:	b538      	push	{r3, r4, r5, lr}
 800fe1a:	2300      	movs	r3, #0
 800fe1c:	4d06      	ldr	r5, [pc, #24]	@ (800fe38 <_fstat_r+0x20>)
 800fe1e:	4604      	mov	r4, r0
 800fe20:	4608      	mov	r0, r1
 800fe22:	4611      	mov	r1, r2
 800fe24:	602b      	str	r3, [r5, #0]
 800fe26:	f7f2 fb45 	bl	80024b4 <_fstat>
 800fe2a:	1c43      	adds	r3, r0, #1
 800fe2c:	d102      	bne.n	800fe34 <_fstat_r+0x1c>
 800fe2e:	682b      	ldr	r3, [r5, #0]
 800fe30:	b103      	cbz	r3, 800fe34 <_fstat_r+0x1c>
 800fe32:	6023      	str	r3, [r4, #0]
 800fe34:	bd38      	pop	{r3, r4, r5, pc}
 800fe36:	bf00      	nop
 800fe38:	20001880 	.word	0x20001880

0800fe3c <_isatty_r>:
 800fe3c:	b538      	push	{r3, r4, r5, lr}
 800fe3e:	2300      	movs	r3, #0
 800fe40:	4d05      	ldr	r5, [pc, #20]	@ (800fe58 <_isatty_r+0x1c>)
 800fe42:	4604      	mov	r4, r0
 800fe44:	4608      	mov	r0, r1
 800fe46:	602b      	str	r3, [r5, #0]
 800fe48:	f7f2 fb43 	bl	80024d2 <_isatty>
 800fe4c:	1c43      	adds	r3, r0, #1
 800fe4e:	d102      	bne.n	800fe56 <_isatty_r+0x1a>
 800fe50:	682b      	ldr	r3, [r5, #0]
 800fe52:	b103      	cbz	r3, 800fe56 <_isatty_r+0x1a>
 800fe54:	6023      	str	r3, [r4, #0]
 800fe56:	bd38      	pop	{r3, r4, r5, pc}
 800fe58:	20001880 	.word	0x20001880

0800fe5c <_init>:
 800fe5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fe5e:	bf00      	nop
 800fe60:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800fe62:	bc08      	pop	{r3}
 800fe64:	469e      	mov	lr, r3
 800fe66:	4770      	bx	lr

0800fe68 <_fini>:
 800fe68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fe6a:	bf00      	nop
 800fe6c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800fe6e:	bc08      	pop	{r3}
 800fe70:	469e      	mov	lr, r3
 800fe72:	4770      	bx	lr
