INFO: [vitis-run 60-1548] Creating build summary session with primary output /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls_pfb.hlsrun_cosim_summary, at Thu Jan  8 18:05:42 2026
INFO: [vitis-run 82-31] Launching vitis_hls: vitis_hls -nolog -run cosim -work_dir /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb -config /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_config.cfg -cmdlineconfig /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/config.cmdline

****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
  **** SW Build 4023990 on Oct 11 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source /tools/Xilinx/Vitis_HLS/2023.2/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2023.2/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'brett' on host 'brett-System-Product-Name' (Linux_x86_64 version 6.17.13-zabbly+) on Thu Jan 08 18:05:42 PST 2026
INFO: [HLS 200-10] On os Ubuntu 22.04.5 LTS
INFO: [HLS 200-10] In directory '/home/brett/Documents/FX_Correlator/pfb/hls_pfb'
WARNING: [HLS 200-40] Environment variable 'C_INCLUDE_PATH' is set to /usr/include/x86_64-linux-gnu:.
WARNING: [HLS 200-40] Environment variable 'CPLUS_INCLUDE_PATH' is set to /usr/include/x86_64-linux-gnu:.
INFO: [HLS 200-1909] Reading HLS ini file /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_config.cfg
INFO: [HLS 200-1909] Reading HLS ini file /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/config.cmdline
INFO: [HLS 200-2005] Using work_dir /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb 
INFO: [HLS 200-1510] Running: open_project /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb -diskless 
INFO: [HLS 200-1510] Running: open_solution hls 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1510] Running: apply_ini /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_config.cfg 
INFO: [HLS 200-1909] Reading HLS ini file /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_config.cfg
WARNING: [HLS 200-2001] file not found '/home/brett/FX_Correlator/pfb/hls_pfb/pfb.h' see [hls] at /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_config.cfg(9)
INFO: [HLS 200-1465] Applying ini 'syn.file=pfb.cpp' at /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_config.cfg(8)
INFO: [HLS 200-10] Adding design file '/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/brett/FX_Correlator/pfb/hls_pfb/pfb.h' at /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_config.cfg(9)
WARNING: [HLS 200-40] Cannot find design file '/home/brett/FX_Correlator/pfb/hls_pfb/pfb.h'
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.h' at /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_config.cfg(10)
INFO: [HLS 200-10] Adding design file '/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.h' to the project
INFO: [HLS 200-1465] Applying ini 'tb.file=pfb_tb.cpp' at /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_config.cfg(5)
INFO: [HLS 200-10] Adding test bench file '/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_tb.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.top=pfb_multichannel_decimator' at /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_config.cfg(4)
INFO: [HLS 200-1465] Applying ini 'part=xc7z045ffg900-2' at /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_config.cfg(1)
INFO: [HLS 200-1611] Setting target device to 'xc7z045-ffg900-2'
INFO: [HLS 200-1465] Applying ini 'clock=10ns' at /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_config.cfg(6)
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1465] Applying ini 'csim.ldflags=-B/usr/lib/x86_64-linux-gnu/' at /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_config.cfg(7)
INFO: [HLS 200-1510] Running: apply_ini /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/config.cmdline 
INFO: [HLS 200-1909] Reading HLS ini file /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/config.cmdline
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
   Build using "/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/bin/g++"
   Compiling apatb_pfb_multichannel_decimator.cpp
   Compiling apatb_pfb_multichannel_decimator_util.cpp
   Compiling pfb.cpp_pre.cpp.tb.cpp
   Compiling pfb_tb.cpp_pre.cpp.tb.cpp
   Compiling apatb_pfb_multichannel_decimator_ir.ll
   Generating cosim.tv.exe
INFO: [COSIM 212-302] Starting C TB testing ... 
Starting Multichannel PFB Test...
Processing Block 0...
Processing Block 1...
Processing Block 2...
Processing Block 3...
Processing Block 4...
Processing Block 5...
Processing Block 6...
Processing Block 7...
---------------------------------------------
PASS: All 4 Channels Matched.
---------------------------------------------
INFO [HLS SIM]: The maximum depth reached by any hls::stream() instance in the design is 1024
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
WARNING: [HLS 200-616] This design uses AXI slave interface in dataflow mode, which can result in simulation dead-lock and/or mismatching results (due to AXI slave FIFO sizing).
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.2/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_pfb_multichannel_decimator_top glbl -Oenable_linking_all_libraries -prj pfb_multichannel_decimator.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_1_16 -L floating_point_v7_0_21 --lib ieee_proposed=./ieee_proposed -s pfb_multichannel_decimator 
Multi-threading is on. Using 14 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by AMD, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    C_INCLUDE_PATH
    LIBRARY_PATH
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/sim/verilog/pfb_multichannel_decimator_regslice_both.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pfb_multichannel_decimator_regslice_both
INFO: [VRFC 10-311] analyzing module pfb_multichannel_decimator_regslice_both_w1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/sim/verilog/pfb_multichannel_decimator_sparsemux_11_3_16_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pfb_multichannel_decimator_sparsemux_11_3_16_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/sim/verilog/AESL_axi_s_dout_data_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_dout_data_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/sim/verilog/AESL_axi_s_din_data_q2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_din_data_q2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/sim/verilog/AESL_deadlock_kernel_monitor_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_kernel_monitor_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/sim/verilog/AESL_axi_s_dout_data_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_dout_data_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/sim/verilog/pfb_multichannel_decimator_sparsemux_9_2_16_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pfb_multichannel_decimator_sparsemux_9_2_16_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/sim/verilog/AESL_axi_s_din_data_i1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_din_data_i1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/sim/verilog/pfb_multichannel_decimator_mul_12ns_14ns_25_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pfb_multichannel_decimator_mul_12ns_14ns_25_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/sim/verilog/pfb_multichannel_decimator.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_pfb_multichannel_decimator_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/sim/verilog/pfb_multichannel_decimator_mul_16s_16s_31_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pfb_multichannel_decimator_mul_16s_16s_31_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/sim/verilog/pfb_multichannel_decimator_compute_pfb_Pipeline_load_coeffs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pfb_multichannel_decimator_compute_pfb_Pipeline_load_coeffs
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/sim/verilog/AESL_deadlock_report_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_report_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/sim/verilog/AESL_axi_slave_control_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_control_r
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/sim/verilog/AESL_axi_slave_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/sim/verilog/AESL_deadlock_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detect_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/sim/verilog/pfb_multichannel_decimator_fifo_w128_d16_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pfb_multichannel_decimator_fifo_w128_d16_A
INFO: [VRFC 10-311] analyzing module pfb_multichannel_decimator_fifo_w128_d16_A_ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/sim/verilog/pfb_multichannel_decimator_compute_pfb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pfb_multichannel_decimator_compute_pfb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/sim/verilog/AESL_axi_s_din_data_q1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_din_data_q1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/sim/verilog/AESL_deadlock_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/sim/verilog/AESL_axi_s_din_data_q0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_din_data_q0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/sim/verilog/pfb_multichannel_decimator_compute_pfb_Pipeline_compute_loop_compute_pfb_stream_stream_ap_fixed_16_1_5_3bkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pfb_multichannel_decimator_compute_pfb_Pipeline_compute_loop_compute_pfb_stream_stream_ap_fixed_16_1_5_3bkb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/sim/verilog/pfb_multichannel_decimator_mul_11ns_13ns_23_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pfb_multichannel_decimator_mul_11ns_13ns_23_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/sim/verilog/pfb_multichannel_decimator_control_r_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pfb_multichannel_decimator_control_r_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/sim/verilog/pfb_multichannel_decimator_read_inputs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pfb_multichannel_decimator_read_inputs
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/sim/verilog/AESL_axi_s_dout_data_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_dout_data_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/sim/verilog/AESL_deadlock_idx0_monitor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_idx0_monitor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/sim/verilog/AESL_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/sim/verilog/pfb_multichannel_decimator_compute_pfb_Pipeline_compute_loop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pfb_multichannel_decimator_compute_pfb_Pipeline_compute_loop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/sim/verilog/pfb_multichannel_decimator_gmem_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pfb_multichannel_decimator_gmem_m_axi
INFO: [VRFC 10-311] analyzing module pfb_multichannel_decimator_gmem_m_axi_load
INFO: [VRFC 10-311] analyzing module pfb_multichannel_decimator_gmem_m_axi_store
INFO: [VRFC 10-311] analyzing module pfb_multichannel_decimator_gmem_m_axi_read
INFO: [VRFC 10-311] analyzing module pfb_multichannel_decimator_gmem_m_axi_write
INFO: [VRFC 10-311] analyzing module pfb_multichannel_decimator_gmem_m_axi_burst_converter
INFO: [VRFC 10-311] analyzing module pfb_multichannel_decimator_gmem_m_axi_throttle
INFO: [VRFC 10-311] analyzing module pfb_multichannel_decimator_gmem_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module pfb_multichannel_decimator_gmem_m_axi_fifo
INFO: [VRFC 10-311] analyzing module pfb_multichannel_decimator_gmem_m_axi_srl
INFO: [VRFC 10-311] analyzing module pfb_multichannel_decimator_gmem_m_axi_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/sim/verilog/AESL_axi_s_din_data_i2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_din_data_i2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/sim/verilog/pfb_multichannel_decimator_write_outputs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pfb_multichannel_decimator_write_outputs
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/sim/verilog/AESL_axi_s_din_data_i3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_din_data_i3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/sim/verilog/pfb_multichannel_decimator_mac_muladd_16s_16s_31s_31_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pfb_multichannel_decimator_mac_muladd_16s_16s_31s_31_4_1_DSP48_0
INFO: [VRFC 10-311] analyzing module pfb_multichannel_decimator_mac_muladd_16s_16s_31s_31_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/sim/verilog/AESL_axi_master_gmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_gmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/sim/verilog/pfb_multichannel_decimator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pfb_multichannel_decimator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/sim/verilog/AESL_axi_s_din_data_i0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_din_data_i0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/sim/verilog/pfb_multichannel_decimator_control_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pfb_multichannel_decimator_control_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/sim/verilog/pfb_multichannel_decimator_start_for_write_outputs_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pfb_multichannel_decimator_start_for_write_outputs_U0
INFO: [VRFC 10-311] analyzing module pfb_multichannel_decimator_start_for_write_outputs_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/sim/verilog/AESL_deadlock_idx2_monitor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_idx2_monitor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/sim/verilog/AESL_axi_s_dout_data_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_dout_data_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/sim/verilog/pfb_multichannel_decimator_compute_pfb_compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_Hfu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pfb_multichannel_decimator_compute_pfb_compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_Hfu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/sim/verilog/AESL_deadlock_idx1_monitor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_idx1_monitor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/sim/verilog/AESL_axi_s_din_data_q3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_din_data_q3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/sim/verilog/pfb_multichannel_decimator_start_for_write_outputs_U0.v:46]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.pfb_multichannel_decimator_contr...
Compiling module xil_defaultlib.pfb_multichannel_decimator_contr...
Compiling module xil_defaultlib.pfb_multichannel_decimator_gmem_...
Compiling module xil_defaultlib.pfb_multichannel_decimator_gmem_...
Compiling module xil_defaultlib.pfb_multichannel_decimator_gmem_...
Compiling module xil_defaultlib.pfb_multichannel_decimator_gmem_...
Compiling module xil_defaultlib.pfb_multichannel_decimator_gmem_...
Compiling module xil_defaultlib.pfb_multichannel_decimator_gmem_...
Compiling module xil_defaultlib.pfb_multichannel_decimator_gmem_...
Compiling module xil_defaultlib.pfb_multichannel_decimator_gmem_...
Compiling module xil_defaultlib.pfb_multichannel_decimator_gmem_...
Compiling module xil_defaultlib.pfb_multichannel_decimator_gmem_...
Compiling module xil_defaultlib.pfb_multichannel_decimator_gmem_...
Compiling module xil_defaultlib.pfb_multichannel_decimator_gmem_...
Compiling module xil_defaultlib.pfb_multichannel_decimator_gmem_...
Compiling module xil_defaultlib.pfb_multichannel_decimator_gmem_...
Compiling module xil_defaultlib.pfb_multichannel_decimator_gmem_...
Compiling module xil_defaultlib.pfb_multichannel_decimator_gmem_...
Compiling module xil_defaultlib.pfb_multichannel_decimator_gmem_...
Compiling module xil_defaultlib.pfb_multichannel_decimator_gmem_...
Compiling module xil_defaultlib.pfb_multichannel_decimator_gmem_...
Compiling module xil_defaultlib.pfb_multichannel_decimator_gmem_...
Compiling module xil_defaultlib.pfb_multichannel_decimator_gmem_...
Compiling module xil_defaultlib.pfb_multichannel_decimator_gmem_...
Compiling module xil_defaultlib.pfb_multichannel_decimator_gmem_...
Compiling module xil_defaultlib.pfb_multichannel_decimator_gmem_...
Compiling module xil_defaultlib.pfb_multichannel_decimator_gmem_...
Compiling module xil_defaultlib.pfb_multichannel_decimator_gmem_...
Compiling module xil_defaultlib.pfb_multichannel_decimator_gmem_...
Compiling module xil_defaultlib.pfb_multichannel_decimator_gmem_...
Compiling module xil_defaultlib.pfb_multichannel_decimator_gmem_...
Compiling module xil_defaultlib.pfb_multichannel_decimator_gmem_...
Compiling module xil_defaultlib.pfb_multichannel_decimator_gmem_...
Compiling module xil_defaultlib.pfb_multichannel_decimator_regsl...
Compiling module xil_defaultlib.pfb_multichannel_decimator_read_...
Compiling module xil_defaultlib.pfb_multichannel_decimator_compu...
Compiling module xil_defaultlib.pfb_multichannel_decimator_compu...
Compiling module xil_defaultlib.pfb_multichannel_decimator_compu...
Compiling module xil_defaultlib.pfb_multichannel_decimator_mul_1...
Compiling module xil_defaultlib.pfb_multichannel_decimator_mul_1...
Compiling module xil_defaultlib.pfb_multichannel_decimator_spars...
Compiling module xil_defaultlib.pfb_multichannel_decimator_spars...
Compiling module xil_defaultlib.pfb_multichannel_decimator_mul_1...
Compiling module xil_defaultlib.pfb_multichannel_decimator_mac_m...
Compiling module xil_defaultlib.pfb_multichannel_decimator_mac_m...
Compiling module xil_defaultlib.pfb_multichannel_decimator_compu...
Compiling module xil_defaultlib.pfb_multichannel_decimator_compu...
Compiling module xil_defaultlib.pfb_multichannel_decimator_regsl...
Compiling module xil_defaultlib.pfb_multichannel_decimator_write...
Compiling module xil_defaultlib.pfb_multichannel_decimator_fifo_...
Compiling module xil_defaultlib.pfb_multichannel_decimator_fifo_...
Compiling module xil_defaultlib.pfb_multichannel_decimator_start...
Compiling module xil_defaultlib.pfb_multichannel_decimator_start...
Compiling module xil_defaultlib.pfb_multichannel_decimator
Compiling module xil_defaultlib.fifo(DEPTH=1024,WIDTH=16)
Compiling module xil_defaultlib.AESL_axi_s_din_data_i0
Compiling module xil_defaultlib.AESL_axi_s_din_data_q0
Compiling module xil_defaultlib.AESL_axi_s_din_data_i1
Compiling module xil_defaultlib.AESL_axi_s_din_data_q1
Compiling module xil_defaultlib.AESL_axi_s_din_data_i2
Compiling module xil_defaultlib.AESL_axi_s_din_data_q2
Compiling module xil_defaultlib.AESL_axi_s_din_data_i3
Compiling module xil_defaultlib.AESL_axi_s_din_data_q3
Compiling module xil_defaultlib.fifo(DEPTH=1024,WIDTH=32)
Compiling module xil_defaultlib.AESL_axi_s_dout_data_0
Compiling module xil_defaultlib.AESL_axi_s_dout_data_1
Compiling module xil_defaultlib.AESL_axi_s_dout_data_2
Compiling module xil_defaultlib.AESL_axi_s_dout_data_3
Compiling module xil_defaultlib.AESL_axi_master_gmem
Compiling module xil_defaultlib.AESL_axi_slave_control_r
Compiling module xil_defaultlib.AESL_axi_slave_control
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_report_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detector_1
Compiling module xil_defaultlib.AESL_deadlock_idx1_monitor
Compiling module xil_defaultlib.AESL_deadlock_idx2_monitor
Compiling module xil_defaultlib.AESL_deadlock_idx0_monitor
Compiling module xil_defaultlib.AESL_deadlock_kernel_monitor_top...
Compiling module xil_defaultlib.df_fifo_intf
Compiling module xil_defaultlib.df_process_intf
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.pp_loop_intf(FSM_WIDTH=3)
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_pfb_multichannel_decimator...
Compiling module work.glbl
Built simulation snapshot pfb_multichannel_decimator

****** xsim v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source xsim.dir/pfb_multichannel_decimator/xsim_script.tcl
# xsim {pfb_multichannel_decimator} -autoloadwcfg -tclbatch {pfb_multichannel_decimator.tcl}
Time resolution is 1 ps
source pfb_multichannel_decimator.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 8 [0.00%] @ "125000"
// RTL Simulation : 1 / 8 [0.00%] @ "52505000"
// RTL Simulation : 2 / 8 [0.00%] @ "63055000"
// RTL Simulation : 3 / 8 [0.00%] @ "73605000"
// RTL Simulation : 4 / 8 [0.00%] @ "84155000"
// RTL Simulation : 5 / 8 [0.00%] @ "94705000"
// RTL Simulation : 6 / 8 [0.00%] @ "105255000"
// RTL Simulation : 7 / 8 [0.00%] @ "115805000"
// RTL Simulation : 8 / 8 [100.00%] @ "126355000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 126415 ns : File "/home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/sim/verilog/pfb_multichannel_decimator.autotb.v" Line 976
## quit
INFO: [Common 17-206] Exiting xsim at Thu Jan  8 18:05:55 2026...
INFO: [COSIM 212-316] Starting C post checking ...
Starting Multichannel PFB Test...
Processing Block 0...
Processing Block 1...
Processing Block 2...
Processing Block 3...
Processing Block 4...
Processing Block 5...
Processing Block 6...
Processing Block 7...
---------------------------------------------
PASS: All 4 Channels Matched.
---------------------------------------------
INFO [HLS SIM]: The maximum depth reached by any hls::stream() instance in the design is 1024
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 15.86 seconds. CPU system time: 0.78 seconds. Elapsed time: 12.59 seconds; current allocated memory: 14.559 MB.
INFO: [HLS 200-1510] Running: close_project 
INFO: [HLS 200-112] Total CPU user time: 16.62 seconds. Total CPU system time: 0.85 seconds. Total elapsed time: 13.34 seconds; peak allocated memory: 288.723 MB.
INFO: [Common 17-206] Exiting vitis_hls at Thu Jan  8 18:05:55 2026...
INFO: [vitis-run 60-791] Total elapsed time: 0h 0m 16s
