-- Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
-- Date        : Sat Oct 31 10:53:13 2020
-- Host        : LAPTOP-L9GKEMTI running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim
--               d:/xilinix_lab/number_recognize/number_recognize.srcs/sources_1/ip/OV5647_Init_0/OV5647_Init_0_sim_netlist.vhdl
-- Design      : OV5647_Init_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7s15ftgb196-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity OV5647_Init_0_OV5647_Init is
  port (
    Reg_Addr : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Reg_Data : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Ctrl_IIC : out STD_LOGIC;
    IIC_Write : out STD_LOGIC;
    Write_Req : in STD_LOGIC;
    IIC_Busy : in STD_LOGIC;
    clk_10MHz : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of OV5647_Init_0_OV5647_Init : entity is "OV5647_Init";
end OV5647_Init_0_OV5647_Init;

architecture STRUCTURE of OV5647_Init_0_OV5647_Init is
  signal \^ctrl_iic\ : STD_LOGIC;
  signal Enable_i_1_n_0 : STD_LOGIC;
  signal \FSM_sequential_Write_State[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_Write_State[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_Write_State[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_Write_State[3]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_Write_State[4]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_Write_State[5]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_Write_State[6]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_Write_State[6]_i_2_n_0\ : STD_LOGIC;
  signal \^iic_write\ : STD_LOGIC;
  signal Reg_Addr_reg_i_2_n_0 : STD_LOGIC;
  signal Req_Cnt : STD_LOGIC;
  signal \Req_Cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \Req_Cnt[1]_i_1_n_0\ : STD_LOGIC;
  signal \Req_Cnt[2]_i_1_n_0\ : STD_LOGIC;
  signal \Req_Cnt[3]_i_1_n_0\ : STD_LOGIC;
  signal \Req_Cnt[3]_i_3_n_0\ : STD_LOGIC;
  signal \Req_Cnt_reg_n_0_[0]\ : STD_LOGIC;
  signal \Req_Cnt_reg_n_0_[1]\ : STD_LOGIC;
  signal \Req_Cnt_reg_n_0_[2]\ : STD_LOGIC;
  signal \Req_Cnt_reg_n_0_[3]\ : STD_LOGIC;
  signal Write_Flag_i_1_n_0 : STD_LOGIC;
  signal Write_State : STD_LOGIC_VECTOR ( 6 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of Write_State : signal is "yes";
  signal NLW_Reg_Addr_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_Reg_Addr_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_Reg_Addr_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_Reg_Data_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_Reg_Data_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_Reg_Data_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_Reg_Data_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_Write_State_reg[0]\ : label is "iSTATE:0001001,iSTATE0:0001000,iSTATE1:0010001,iSTATE2:0010000,iSTATE3:0100011,iSTATE4:0100010,iSTATE5:0100001,iSTATE6:0100000,iSTATE7:1011000,iSTATE8:0011111,iSTATE9:0011110,iSTATE10:0011101,iSTATE11:0011100,iSTATE12:1000111,iSTATE13:1000110,iSTATE14:0101111,iSTATE15:0101110,iSTATE16:0110111,iSTATE17:1000101,iSTATE18:0110110,iSTATE19:1000100,iSTATE20:0101101,iSTATE21:0101100,iSTATE22:0110101,iSTATE23:0110100,iSTATE24:0011011,iSTATE25:0011010,iSTATE26:0011001,iSTATE27:0011000,iSTATE28:1000011,iSTATE29:1000010,iSTATE30:0101011,iSTATE31:0101010,iSTATE32:0110011,iSTATE33:1000001,iSTATE34:0110010,iSTATE35:1000000,iSTATE36:0101001,iSTATE37:0000111,iSTATE38:0101000,iSTATE39:0000110,iSTATE40:0110001,iSTATE41:0110000,iSTATE42:0000101,iSTATE43:0000100,iSTATE44:1001111,iSTATE45:1001110,iSTATE46:1010111,iSTATE47:1010110,iSTATE48:0111111,iSTATE49:1001101,iSTATE50:0111110,iSTATE51:1001100,iSTATE52:0000011,iSTATE53:1010101,iSTATE54:0000010,iSTATE55:1010100,iSTATE56:0111101,iSTATE57:0111100,iSTATE58:0000001,iSTATE59:0000000,iSTATE60:1001011,iSTATE61:1001010,iSTATE62:1010011,iSTATE63:1010010,iSTATE64:0111011,iSTATE65:1001001,iSTATE66:0111010,iSTATE67:1001000,iSTATE68:1010001,iSTATE69:0001111,iSTATE70:1010000,iSTATE71:0111001,iSTATE72:0001110,iSTATE73:0111000,iSTATE74:0010111,iSTATE75:0010110,iSTATE76:0001101,iSTATE77:0001100,iSTATE78:0010101,iSTATE79:0010100,iSTATE80:0100111,iSTATE81:0100110,iSTATE82:0100101,iSTATE83:0100100,iSTATE84:0001011,iSTATE85:0001010,iSTATE86:0010011,iSTATE87:0010010";
  attribute KEEP : string;
  attribute KEEP of \FSM_sequential_Write_State_reg[0]\ : label is "yes";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \FSM_sequential_Write_State_reg[0]\ : label is "FDE_1";
  attribute FSM_ENCODED_STATES of \FSM_sequential_Write_State_reg[1]\ : label is "iSTATE:0001001,iSTATE0:0001000,iSTATE1:0010001,iSTATE2:0010000,iSTATE3:0100011,iSTATE4:0100010,iSTATE5:0100001,iSTATE6:0100000,iSTATE7:1011000,iSTATE8:0011111,iSTATE9:0011110,iSTATE10:0011101,iSTATE11:0011100,iSTATE12:1000111,iSTATE13:1000110,iSTATE14:0101111,iSTATE15:0101110,iSTATE16:0110111,iSTATE17:1000101,iSTATE18:0110110,iSTATE19:1000100,iSTATE20:0101101,iSTATE21:0101100,iSTATE22:0110101,iSTATE23:0110100,iSTATE24:0011011,iSTATE25:0011010,iSTATE26:0011001,iSTATE27:0011000,iSTATE28:1000011,iSTATE29:1000010,iSTATE30:0101011,iSTATE31:0101010,iSTATE32:0110011,iSTATE33:1000001,iSTATE34:0110010,iSTATE35:1000000,iSTATE36:0101001,iSTATE37:0000111,iSTATE38:0101000,iSTATE39:0000110,iSTATE40:0110001,iSTATE41:0110000,iSTATE42:0000101,iSTATE43:0000100,iSTATE44:1001111,iSTATE45:1001110,iSTATE46:1010111,iSTATE47:1010110,iSTATE48:0111111,iSTATE49:1001101,iSTATE50:0111110,iSTATE51:1001100,iSTATE52:0000011,iSTATE53:1010101,iSTATE54:0000010,iSTATE55:1010100,iSTATE56:0111101,iSTATE57:0111100,iSTATE58:0000001,iSTATE59:0000000,iSTATE60:1001011,iSTATE61:1001010,iSTATE62:1010011,iSTATE63:1010010,iSTATE64:0111011,iSTATE65:1001001,iSTATE66:0111010,iSTATE67:1001000,iSTATE68:1010001,iSTATE69:0001111,iSTATE70:1010000,iSTATE71:0111001,iSTATE72:0001110,iSTATE73:0111000,iSTATE74:0010111,iSTATE75:0010110,iSTATE76:0001101,iSTATE77:0001100,iSTATE78:0010101,iSTATE79:0010100,iSTATE80:0100111,iSTATE81:0100110,iSTATE82:0100101,iSTATE83:0100100,iSTATE84:0001011,iSTATE85:0001010,iSTATE86:0010011,iSTATE87:0010010";
  attribute KEEP of \FSM_sequential_Write_State_reg[1]\ : label is "yes";
  attribute XILINX_LEGACY_PRIM of \FSM_sequential_Write_State_reg[1]\ : label is "FDE_1";
  attribute FSM_ENCODED_STATES of \FSM_sequential_Write_State_reg[2]\ : label is "iSTATE:0001001,iSTATE0:0001000,iSTATE1:0010001,iSTATE2:0010000,iSTATE3:0100011,iSTATE4:0100010,iSTATE5:0100001,iSTATE6:0100000,iSTATE7:1011000,iSTATE8:0011111,iSTATE9:0011110,iSTATE10:0011101,iSTATE11:0011100,iSTATE12:1000111,iSTATE13:1000110,iSTATE14:0101111,iSTATE15:0101110,iSTATE16:0110111,iSTATE17:1000101,iSTATE18:0110110,iSTATE19:1000100,iSTATE20:0101101,iSTATE21:0101100,iSTATE22:0110101,iSTATE23:0110100,iSTATE24:0011011,iSTATE25:0011010,iSTATE26:0011001,iSTATE27:0011000,iSTATE28:1000011,iSTATE29:1000010,iSTATE30:0101011,iSTATE31:0101010,iSTATE32:0110011,iSTATE33:1000001,iSTATE34:0110010,iSTATE35:1000000,iSTATE36:0101001,iSTATE37:0000111,iSTATE38:0101000,iSTATE39:0000110,iSTATE40:0110001,iSTATE41:0110000,iSTATE42:0000101,iSTATE43:0000100,iSTATE44:1001111,iSTATE45:1001110,iSTATE46:1010111,iSTATE47:1010110,iSTATE48:0111111,iSTATE49:1001101,iSTATE50:0111110,iSTATE51:1001100,iSTATE52:0000011,iSTATE53:1010101,iSTATE54:0000010,iSTATE55:1010100,iSTATE56:0111101,iSTATE57:0111100,iSTATE58:0000001,iSTATE59:0000000,iSTATE60:1001011,iSTATE61:1001010,iSTATE62:1010011,iSTATE63:1010010,iSTATE64:0111011,iSTATE65:1001001,iSTATE66:0111010,iSTATE67:1001000,iSTATE68:1010001,iSTATE69:0001111,iSTATE70:1010000,iSTATE71:0111001,iSTATE72:0001110,iSTATE73:0111000,iSTATE74:0010111,iSTATE75:0010110,iSTATE76:0001101,iSTATE77:0001100,iSTATE78:0010101,iSTATE79:0010100,iSTATE80:0100111,iSTATE81:0100110,iSTATE82:0100101,iSTATE83:0100100,iSTATE84:0001011,iSTATE85:0001010,iSTATE86:0010011,iSTATE87:0010010";
  attribute KEEP of \FSM_sequential_Write_State_reg[2]\ : label is "yes";
  attribute XILINX_LEGACY_PRIM of \FSM_sequential_Write_State_reg[2]\ : label is "FDE_1";
  attribute FSM_ENCODED_STATES of \FSM_sequential_Write_State_reg[3]\ : label is "iSTATE:0001001,iSTATE0:0001000,iSTATE1:0010001,iSTATE2:0010000,iSTATE3:0100011,iSTATE4:0100010,iSTATE5:0100001,iSTATE6:0100000,iSTATE7:1011000,iSTATE8:0011111,iSTATE9:0011110,iSTATE10:0011101,iSTATE11:0011100,iSTATE12:1000111,iSTATE13:1000110,iSTATE14:0101111,iSTATE15:0101110,iSTATE16:0110111,iSTATE17:1000101,iSTATE18:0110110,iSTATE19:1000100,iSTATE20:0101101,iSTATE21:0101100,iSTATE22:0110101,iSTATE23:0110100,iSTATE24:0011011,iSTATE25:0011010,iSTATE26:0011001,iSTATE27:0011000,iSTATE28:1000011,iSTATE29:1000010,iSTATE30:0101011,iSTATE31:0101010,iSTATE32:0110011,iSTATE33:1000001,iSTATE34:0110010,iSTATE35:1000000,iSTATE36:0101001,iSTATE37:0000111,iSTATE38:0101000,iSTATE39:0000110,iSTATE40:0110001,iSTATE41:0110000,iSTATE42:0000101,iSTATE43:0000100,iSTATE44:1001111,iSTATE45:1001110,iSTATE46:1010111,iSTATE47:1010110,iSTATE48:0111111,iSTATE49:1001101,iSTATE50:0111110,iSTATE51:1001100,iSTATE52:0000011,iSTATE53:1010101,iSTATE54:0000010,iSTATE55:1010100,iSTATE56:0111101,iSTATE57:0111100,iSTATE58:0000001,iSTATE59:0000000,iSTATE60:1001011,iSTATE61:1001010,iSTATE62:1010011,iSTATE63:1010010,iSTATE64:0111011,iSTATE65:1001001,iSTATE66:0111010,iSTATE67:1001000,iSTATE68:1010001,iSTATE69:0001111,iSTATE70:1010000,iSTATE71:0111001,iSTATE72:0001110,iSTATE73:0111000,iSTATE74:0010111,iSTATE75:0010110,iSTATE76:0001101,iSTATE77:0001100,iSTATE78:0010101,iSTATE79:0010100,iSTATE80:0100111,iSTATE81:0100110,iSTATE82:0100101,iSTATE83:0100100,iSTATE84:0001011,iSTATE85:0001010,iSTATE86:0010011,iSTATE87:0010010";
  attribute KEEP of \FSM_sequential_Write_State_reg[3]\ : label is "yes";
  attribute XILINX_LEGACY_PRIM of \FSM_sequential_Write_State_reg[3]\ : label is "FDE_1";
  attribute FSM_ENCODED_STATES of \FSM_sequential_Write_State_reg[4]\ : label is "iSTATE:0001001,iSTATE0:0001000,iSTATE1:0010001,iSTATE2:0010000,iSTATE3:0100011,iSTATE4:0100010,iSTATE5:0100001,iSTATE6:0100000,iSTATE7:1011000,iSTATE8:0011111,iSTATE9:0011110,iSTATE10:0011101,iSTATE11:0011100,iSTATE12:1000111,iSTATE13:1000110,iSTATE14:0101111,iSTATE15:0101110,iSTATE16:0110111,iSTATE17:1000101,iSTATE18:0110110,iSTATE19:1000100,iSTATE20:0101101,iSTATE21:0101100,iSTATE22:0110101,iSTATE23:0110100,iSTATE24:0011011,iSTATE25:0011010,iSTATE26:0011001,iSTATE27:0011000,iSTATE28:1000011,iSTATE29:1000010,iSTATE30:0101011,iSTATE31:0101010,iSTATE32:0110011,iSTATE33:1000001,iSTATE34:0110010,iSTATE35:1000000,iSTATE36:0101001,iSTATE37:0000111,iSTATE38:0101000,iSTATE39:0000110,iSTATE40:0110001,iSTATE41:0110000,iSTATE42:0000101,iSTATE43:0000100,iSTATE44:1001111,iSTATE45:1001110,iSTATE46:1010111,iSTATE47:1010110,iSTATE48:0111111,iSTATE49:1001101,iSTATE50:0111110,iSTATE51:1001100,iSTATE52:0000011,iSTATE53:1010101,iSTATE54:0000010,iSTATE55:1010100,iSTATE56:0111101,iSTATE57:0111100,iSTATE58:0000001,iSTATE59:0000000,iSTATE60:1001011,iSTATE61:1001010,iSTATE62:1010011,iSTATE63:1010010,iSTATE64:0111011,iSTATE65:1001001,iSTATE66:0111010,iSTATE67:1001000,iSTATE68:1010001,iSTATE69:0001111,iSTATE70:1010000,iSTATE71:0111001,iSTATE72:0001110,iSTATE73:0111000,iSTATE74:0010111,iSTATE75:0010110,iSTATE76:0001101,iSTATE77:0001100,iSTATE78:0010101,iSTATE79:0010100,iSTATE80:0100111,iSTATE81:0100110,iSTATE82:0100101,iSTATE83:0100100,iSTATE84:0001011,iSTATE85:0001010,iSTATE86:0010011,iSTATE87:0010010";
  attribute KEEP of \FSM_sequential_Write_State_reg[4]\ : label is "yes";
  attribute XILINX_LEGACY_PRIM of \FSM_sequential_Write_State_reg[4]\ : label is "FDE_1";
  attribute FSM_ENCODED_STATES of \FSM_sequential_Write_State_reg[5]\ : label is "iSTATE:0001001,iSTATE0:0001000,iSTATE1:0010001,iSTATE2:0010000,iSTATE3:0100011,iSTATE4:0100010,iSTATE5:0100001,iSTATE6:0100000,iSTATE7:1011000,iSTATE8:0011111,iSTATE9:0011110,iSTATE10:0011101,iSTATE11:0011100,iSTATE12:1000111,iSTATE13:1000110,iSTATE14:0101111,iSTATE15:0101110,iSTATE16:0110111,iSTATE17:1000101,iSTATE18:0110110,iSTATE19:1000100,iSTATE20:0101101,iSTATE21:0101100,iSTATE22:0110101,iSTATE23:0110100,iSTATE24:0011011,iSTATE25:0011010,iSTATE26:0011001,iSTATE27:0011000,iSTATE28:1000011,iSTATE29:1000010,iSTATE30:0101011,iSTATE31:0101010,iSTATE32:0110011,iSTATE33:1000001,iSTATE34:0110010,iSTATE35:1000000,iSTATE36:0101001,iSTATE37:0000111,iSTATE38:0101000,iSTATE39:0000110,iSTATE40:0110001,iSTATE41:0110000,iSTATE42:0000101,iSTATE43:0000100,iSTATE44:1001111,iSTATE45:1001110,iSTATE46:1010111,iSTATE47:1010110,iSTATE48:0111111,iSTATE49:1001101,iSTATE50:0111110,iSTATE51:1001100,iSTATE52:0000011,iSTATE53:1010101,iSTATE54:0000010,iSTATE55:1010100,iSTATE56:0111101,iSTATE57:0111100,iSTATE58:0000001,iSTATE59:0000000,iSTATE60:1001011,iSTATE61:1001010,iSTATE62:1010011,iSTATE63:1010010,iSTATE64:0111011,iSTATE65:1001001,iSTATE66:0111010,iSTATE67:1001000,iSTATE68:1010001,iSTATE69:0001111,iSTATE70:1010000,iSTATE71:0111001,iSTATE72:0001110,iSTATE73:0111000,iSTATE74:0010111,iSTATE75:0010110,iSTATE76:0001101,iSTATE77:0001100,iSTATE78:0010101,iSTATE79:0010100,iSTATE80:0100111,iSTATE81:0100110,iSTATE82:0100101,iSTATE83:0100100,iSTATE84:0001011,iSTATE85:0001010,iSTATE86:0010011,iSTATE87:0010010";
  attribute KEEP of \FSM_sequential_Write_State_reg[5]\ : label is "yes";
  attribute XILINX_LEGACY_PRIM of \FSM_sequential_Write_State_reg[5]\ : label is "FDE_1";
  attribute FSM_ENCODED_STATES of \FSM_sequential_Write_State_reg[6]\ : label is "iSTATE:0001001,iSTATE0:0001000,iSTATE1:0010001,iSTATE2:0010000,iSTATE3:0100011,iSTATE4:0100010,iSTATE5:0100001,iSTATE6:0100000,iSTATE7:1011000,iSTATE8:0011111,iSTATE9:0011110,iSTATE10:0011101,iSTATE11:0011100,iSTATE12:1000111,iSTATE13:1000110,iSTATE14:0101111,iSTATE15:0101110,iSTATE16:0110111,iSTATE17:1000101,iSTATE18:0110110,iSTATE19:1000100,iSTATE20:0101101,iSTATE21:0101100,iSTATE22:0110101,iSTATE23:0110100,iSTATE24:0011011,iSTATE25:0011010,iSTATE26:0011001,iSTATE27:0011000,iSTATE28:1000011,iSTATE29:1000010,iSTATE30:0101011,iSTATE31:0101010,iSTATE32:0110011,iSTATE33:1000001,iSTATE34:0110010,iSTATE35:1000000,iSTATE36:0101001,iSTATE37:0000111,iSTATE38:0101000,iSTATE39:0000110,iSTATE40:0110001,iSTATE41:0110000,iSTATE42:0000101,iSTATE43:0000100,iSTATE44:1001111,iSTATE45:1001110,iSTATE46:1010111,iSTATE47:1010110,iSTATE48:0111111,iSTATE49:1001101,iSTATE50:0111110,iSTATE51:1001100,iSTATE52:0000011,iSTATE53:1010101,iSTATE54:0000010,iSTATE55:1010100,iSTATE56:0111101,iSTATE57:0111100,iSTATE58:0000001,iSTATE59:0000000,iSTATE60:1001011,iSTATE61:1001010,iSTATE62:1010011,iSTATE63:1010010,iSTATE64:0111011,iSTATE65:1001001,iSTATE66:0111010,iSTATE67:1001000,iSTATE68:1010001,iSTATE69:0001111,iSTATE70:1010000,iSTATE71:0111001,iSTATE72:0001110,iSTATE73:0111000,iSTATE74:0010111,iSTATE75:0010110,iSTATE76:0001101,iSTATE77:0001100,iSTATE78:0010101,iSTATE79:0010100,iSTATE80:0100111,iSTATE81:0100110,iSTATE82:0100101,iSTATE83:0100100,iSTATE84:0001011,iSTATE85:0001010,iSTATE86:0010011,iSTATE87:0010010";
  attribute KEEP of \FSM_sequential_Write_State_reg[6]\ : label is "yes";
  attribute XILINX_LEGACY_PRIM of \FSM_sequential_Write_State_reg[6]\ : label is "FDE_1";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of Reg_Addr_reg : label is "p0_d16";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of Reg_Addr_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of Reg_Addr_reg : label is 2048;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of Reg_Addr_reg : label is "inst/Reg_Addr";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of Reg_Addr_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of Reg_Addr_reg : label is 1023;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of Reg_Addr_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of Reg_Addr_reg : label is 15;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of Reg_Data_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS of Reg_Data_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of Reg_Data_reg : label is 1024;
  attribute RTL_RAM_NAME of Reg_Data_reg : label is "inst/Reg_Data";
  attribute bram_addr_begin of Reg_Data_reg : label is 0;
  attribute bram_addr_end of Reg_Data_reg : label is 1023;
  attribute bram_slice_begin of Reg_Data_reg : label is 0;
  attribute bram_slice_end of Reg_Data_reg : label is 7;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Req_Cnt[0]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \Req_Cnt[1]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \Req_Cnt[2]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \Req_Cnt[3]_i_3\ : label is "soft_lutpair1";
begin
  Ctrl_IIC <= \^ctrl_iic\;
  IIC_Write <= \^iic_write\;
Enable_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A2A2A2A"
    )
        port map (
      I0 => \^ctrl_iic\,
      I1 => Write_State(5),
      I2 => Write_State(6),
      I3 => Write_State(3),
      I4 => Write_State(4),
      O => Enable_i_1_n_0
    );
Enable_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '1'
    )
        port map (
      C => IIC_Busy,
      CE => '1',
      D => Enable_i_1_n_0,
      Q => \^ctrl_iic\,
      R => '0'
    );
\FSM_sequential_Write_State[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Write_State(0),
      O => \FSM_sequential_Write_State[0]_i_1_n_0\
    );
\FSM_sequential_Write_State[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Write_State(1),
      I1 => Write_State(0),
      O => \FSM_sequential_Write_State[1]_i_1_n_0\
    );
\FSM_sequential_Write_State[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => Write_State(1),
      I1 => Write_State(0),
      I2 => Write_State(2),
      O => \FSM_sequential_Write_State[2]_i_1_n_0\
    );
\FSM_sequential_Write_State[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D52A2A2A2A2A2A2A"
    )
        port map (
      I0 => Write_State(3),
      I1 => Write_State(4),
      I2 => Write_State(6),
      I3 => Write_State(2),
      I4 => Write_State(0),
      I5 => Write_State(1),
      O => \FSM_sequential_Write_State[3]_i_1_n_0\
    );
\FSM_sequential_Write_State[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA6AAAAAAA"
    )
        port map (
      I0 => Write_State(4),
      I1 => Write_State(2),
      I2 => Write_State(0),
      I3 => Write_State(1),
      I4 => Write_State(3),
      I5 => Write_State(6),
      O => \FSM_sequential_Write_State[4]_i_1_n_0\
    );
\FSM_sequential_Write_State[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => \FSM_sequential_Write_State[6]_i_2_n_0\,
      I1 => Write_State(5),
      I2 => Write_State(6),
      O => \FSM_sequential_Write_State[5]_i_1_n_0\
    );
\FSM_sequential_Write_State[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => \FSM_sequential_Write_State[6]_i_2_n_0\,
      I1 => Write_State(5),
      I2 => Write_State(6),
      O => \FSM_sequential_Write_State[6]_i_1_n_0\
    );
\FSM_sequential_Write_State[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => Write_State(3),
      I1 => Write_State(1),
      I2 => Write_State(0),
      I3 => Write_State(2),
      I4 => Write_State(4),
      O => \FSM_sequential_Write_State[6]_i_2_n_0\
    );
\FSM_sequential_Write_State_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => IIC_Busy,
      CE => Reg_Addr_reg_i_2_n_0,
      D => \FSM_sequential_Write_State[0]_i_1_n_0\,
      Q => Write_State(0),
      R => '0'
    );
\FSM_sequential_Write_State_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => IIC_Busy,
      CE => Reg_Addr_reg_i_2_n_0,
      D => \FSM_sequential_Write_State[1]_i_1_n_0\,
      Q => Write_State(1),
      R => '0'
    );
\FSM_sequential_Write_State_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => IIC_Busy,
      CE => Reg_Addr_reg_i_2_n_0,
      D => \FSM_sequential_Write_State[2]_i_1_n_0\,
      Q => Write_State(2),
      R => '0'
    );
\FSM_sequential_Write_State_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => IIC_Busy,
      CE => Reg_Addr_reg_i_2_n_0,
      D => \FSM_sequential_Write_State[3]_i_1_n_0\,
      Q => Write_State(3),
      R => '0'
    );
\FSM_sequential_Write_State_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => IIC_Busy,
      CE => Reg_Addr_reg_i_2_n_0,
      D => \FSM_sequential_Write_State[4]_i_1_n_0\,
      Q => Write_State(4),
      R => '0'
    );
\FSM_sequential_Write_State_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => IIC_Busy,
      CE => Reg_Addr_reg_i_2_n_0,
      D => \FSM_sequential_Write_State[5]_i_1_n_0\,
      Q => Write_State(5),
      R => '0'
    );
\FSM_sequential_Write_State_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => IIC_Busy,
      CE => Reg_Addr_reg_i_2_n_0,
      D => \FSM_sequential_Write_State[6]_i_1_n_0\,
      Q => Write_State(6),
      R => '0'
    );
Reg_Addr_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"36003106303C303630353034301D301C30183017301630023001300001030100",
      INIT_01 => X"370C370B37093708370537043703362136203636363436333632363036183612",
      INIT_02 => X"380D380C380B380A380938083807380638053804380338023801373137173715",
      INIT_03 => X"3A0F3A0E3A0D3A0B3A0A3A093A083827382038213815381438133811380F380E",
      INIT_04 => X"40504000400440013F013F063F053C013B073A193A183A1F3A113A1E3A1B3A10",
      INIT_05 => X"0000000000000000000000000000000001005A00500350025001500048374051",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00100",
      INIT_B => X"00000",
      IS_CLKARDCLK_INVERTED => '1',
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(13 downto 11) => B"000",
      ADDRARDADDR(10 downto 4) => Write_State(6 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 0) => B"11111111111111",
      CLKARDCLK => Write_Req,
      CLKBWRCLK => '0',
      DIADI(15 downto 0) => B"1111111111111111",
      DIBDI(15 downto 0) => B"1111111111111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 0) => Reg_Addr(15 downto 0),
      DOBDO(15 downto 0) => NLW_Reg_Addr_reg_DOBDO_UNCONNECTED(15 downto 0),
      DOPADOP(1 downto 0) => NLW_Reg_Addr_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_Reg_Addr_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => Reg_Addr_reg_i_2_n_0,
      ENBWREN => '0',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
Reg_Addr_reg_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"575F"
    )
        port map (
      I0 => Write_State(6),
      I1 => Write_State(4),
      I2 => Write_State(5),
      I3 => Write_State(3),
      O => Reg_Addr_reg_i_2_n_0
    );
Reg_Data_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"003700F5001100900021000A00F000F8004400E0000800000000000000010000",
      INIT_01 => X"000F006000520064001A00A0005A00E0006400060044002300E2002E00000059",
      INIT_02 => X"0050000A00D000020000000500A90006003F000A00FA00000000000200010078",
      INIT_03 => X"00580003000400F600000027000100EC00410007003100310004001000EE0002",
      INIT_04 => X"006E000900020002000A001000020080000C00F8000000280060005000580050",
      INIT_05 => X"000000000000000000000000000000000001000800080041000100060024008F",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      IS_CLKARDCLK_INVERTED => '1',
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(13 downto 11) => B"000",
      ADDRARDADDR(10 downto 4) => Write_State(6 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 0) => B"11111111111111",
      CLKARDCLK => Write_Req,
      CLKBWRCLK => '0',
      DIADI(15 downto 0) => B"0000000011111111",
      DIBDI(15 downto 0) => B"1111111111111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 8) => NLW_Reg_Data_reg_DOADO_UNCONNECTED(15 downto 8),
      DOADO(7 downto 0) => Reg_Data(7 downto 0),
      DOBDO(15 downto 0) => NLW_Reg_Data_reg_DOBDO_UNCONNECTED(15 downto 0),
      DOPADOP(1 downto 0) => NLW_Reg_Data_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_Reg_Data_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => Reg_Addr_reg_i_2_n_0,
      ENBWREN => '0',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
\Req_Cnt[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"001F"
    )
        port map (
      I0 => \Req_Cnt_reg_n_0_[2]\,
      I1 => \Req_Cnt_reg_n_0_[1]\,
      I2 => \Req_Cnt_reg_n_0_[3]\,
      I3 => \Req_Cnt_reg_n_0_[0]\,
      O => \Req_Cnt[0]_i_1_n_0\
    );
\Req_Cnt[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0730"
    )
        port map (
      I0 => \Req_Cnt_reg_n_0_[2]\,
      I1 => \Req_Cnt_reg_n_0_[3]\,
      I2 => \Req_Cnt_reg_n_0_[1]\,
      I3 => \Req_Cnt_reg_n_0_[0]\,
      O => \Req_Cnt[1]_i_1_n_0\
    );
\Req_Cnt[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1444"
    )
        port map (
      I0 => \Req_Cnt_reg_n_0_[3]\,
      I1 => \Req_Cnt_reg_n_0_[2]\,
      I2 => \Req_Cnt_reg_n_0_[1]\,
      I3 => \Req_Cnt_reg_n_0_[0]\,
      O => \Req_Cnt[2]_i_1_n_0\
    );
\Req_Cnt[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => IIC_Busy,
      I1 => \^ctrl_iic\,
      I2 => \^iic_write\,
      O => \Req_Cnt[3]_i_1_n_0\
    );
\Req_Cnt[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22A222A222A2A2A2"
    )
        port map (
      I0 => \^ctrl_iic\,
      I1 => IIC_Busy,
      I2 => \^iic_write\,
      I3 => \Req_Cnt_reg_n_0_[3]\,
      I4 => \Req_Cnt_reg_n_0_[1]\,
      I5 => \Req_Cnt_reg_n_0_[2]\,
      O => Req_Cnt
    );
\Req_Cnt[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4022"
    )
        port map (
      I0 => \Req_Cnt_reg_n_0_[3]\,
      I1 => \Req_Cnt_reg_n_0_[2]\,
      I2 => \Req_Cnt_reg_n_0_[0]\,
      I3 => \Req_Cnt_reg_n_0_[1]\,
      O => \Req_Cnt[3]_i_3_n_0\
    );
\Req_Cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_10MHz,
      CE => Req_Cnt,
      D => \Req_Cnt[0]_i_1_n_0\,
      Q => \Req_Cnt_reg_n_0_[0]\,
      R => \Req_Cnt[3]_i_1_n_0\
    );
\Req_Cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_10MHz,
      CE => Req_Cnt,
      D => \Req_Cnt[1]_i_1_n_0\,
      Q => \Req_Cnt_reg_n_0_[1]\,
      R => \Req_Cnt[3]_i_1_n_0\
    );
\Req_Cnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_10MHz,
      CE => Req_Cnt,
      D => \Req_Cnt[2]_i_1_n_0\,
      Q => \Req_Cnt_reg_n_0_[2]\,
      R => \Req_Cnt[3]_i_1_n_0\
    );
\Req_Cnt_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_10MHz,
      CE => Req_Cnt,
      D => \Req_Cnt[3]_i_3_n_0\,
      Q => \Req_Cnt_reg_n_0_[3]\,
      R => \Req_Cnt[3]_i_1_n_0\
    );
Write_Flag_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222AFFFF00000000"
    )
        port map (
      I0 => \^iic_write\,
      I1 => \Req_Cnt_reg_n_0_[3]\,
      I2 => \Req_Cnt_reg_n_0_[1]\,
      I3 => \Req_Cnt_reg_n_0_[2]\,
      I4 => IIC_Busy,
      I5 => \^ctrl_iic\,
      O => Write_Flag_i_1_n_0
    );
Write_Flag_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_10MHz,
      CE => '1',
      D => Write_Flag_i_1_n_0,
      Q => \^iic_write\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity OV5647_Init_0 is
  port (
    clk_10MHz : in STD_LOGIC;
    IIC_Busy : in STD_LOGIC;
    Addr : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Reg_Addr : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Reg_Data : out STD_LOGIC_VECTOR ( 7 downto 0 );
    IIC_Write : out STD_LOGIC;
    Reg2Addr : out STD_LOGIC;
    Ctrl_IIC : out STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of OV5647_Init_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of OV5647_Init_0 : entity is "OV5647_Init_0,OV5647_Init,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of OV5647_Init_0 : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of OV5647_Init_0 : entity is "package_project";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of OV5647_Init_0 : entity is "OV5647_Init,Vivado 2018.2";
end OV5647_Init_0;

architecture STRUCTURE of OV5647_Init_0 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
begin
  Addr(7) <= \<const0>\;
  Addr(6) <= \<const1>\;
  Addr(5) <= \<const1>\;
  Addr(4) <= \<const0>\;
  Addr(3) <= \<const1>\;
  Addr(2) <= \<const1>\;
  Addr(1) <= \<const0>\;
  Addr(0) <= \<const0>\;
  Reg2Addr <= \<const1>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
inst: entity work.OV5647_Init_0_OV5647_Init
     port map (
      Ctrl_IIC => Ctrl_IIC,
      IIC_Busy => IIC_Busy,
      IIC_Write => IIC_Write,
      Reg_Addr(15 downto 0) => Reg_Addr(15 downto 0),
      Reg_Data(7 downto 0) => Reg_Data(7 downto 0),
      Write_Req => IIC_Busy,
      clk_10MHz => clk_10MHz
    );
end STRUCTURE;
