
                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

         Version J-2014.09-SP5-2 for RHEL64 -- Jul 11, 2015
               Copyright (c) 1988-2015 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
##############################################
# Setup: fill out the following parameters: name of clock signal, clock period (ns),
# reset signal name (if used), name of top-level module, name of source file
set CLK_NAME "clk";
clk
set CLK_PERIOD .90000000000000000000;
.90000000000000000000
set RST_NAME "reset";
reset
set TOP_MOD_NAME "mvm_32_32_20_1";
mvm_32_32_20_1
set SRC_FILE "test.sv";
test.sv
###############################################
source setupdc.tcl
NangateOpenCellLibrary_typical.db dw_foundation.sldb
file mkdir work_synth
define_design_lib WORK -path work_synth
1
analyze $SRC_FILE -format sverilog
Running PRESTO HDLC
Searching for ./test.sv
Compiling source file ./test.sv
Presto compilation completed successfully.
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/dw_foundation.sldb'
1
elaborate -work WORK $TOP_MOD_NAME
Loading db file '/usr/local/synopsys/syn/libraries/syn/gtech.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'mvm_32_32_20_1'.
Information: Building the design 'multipath' instantiated from design 'mvm_32_32_20_1' with
	the parameters "32,32,20,1". (HDL-193)

Inferred memory devices in process
	in routine multipath_k32_p32_b20_g1 line 281 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_rd_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      done_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      delay_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'multipath_k32_p32_b20_g1' with
	the parameters "6,32". (HDL-193)

Inferred memory devices in process
	in routine increaser_b6_TOP32 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'singlepath' instantiated from design 'multipath_k32_p32_b20_g1' with
	the parameters "1,32,20,1|((E%)(E%)(E%)(E%)(E%)(E%)(X%)(E%)(E%)(E%))". (HDL-193)

Statistics for case statements in always block at line 173 in file
	'./test.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           189            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col32_b20_g1 line 157 in file
		'./test.sv'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| genblk1.y_we_aux_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col32_b20_g1 line 173 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     acc_aux_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      y_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      ready_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      state_reg      | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|      a_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      a_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col32_b20_g1' with
	the parameters "20,32". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col32_b20_g1' with
	the parameters "40,1". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'mac' instantiated from design 'singlepath_n_row1_n_col32_b20_g1' with
	the parameters "20,1". (HDL-193)
Warning:  ./test.sv:21: signed to unsigned assignment occurs. (VER-318)
Warning:  ./test.sv:42: unsigned to signed assignment occurs. (VER-318)
Warning:  ./test.sv:51: signed to unsigned assignment occurs. (VER-318)

Inferred memory devices in process
	in routine mac_b20_g1 line 44 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| genblk1.clr_aux_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| genblk1.add_in_reg  | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
|     add_out_reg     | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b20_SIZE32' with
	the parameters "20,32,5". (HDL-193)

Inferred memory devices in process
	in routine memory_b20_SIZE32_LOGSIZE5 line 99 in file
		'./test.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b20_SIZE32_LOGSIZE5 line 99 in file
		'./test.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  20   | N  |
=================================================
Statistics for MUX_OPs
=========================================================================
|        block name/line         | Inputs | Outputs | # sel inputs | MB |
=========================================================================
| memory_b20_SIZE32_LOGSIZE5/105 |   32   |   20    |      5       | N  |
=========================================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b20_SIZE32' with
	the parameters "5,31". (HDL-193)

Inferred memory devices in process
	in routine increaser_b5_TOP31 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b40_SIZE1' with
	the parameters "40,1,1". (HDL-193)

Inferred memory devices in process
	in routine memory_b40_SIZE1_LOGSIZE1 line 99 in file
		'./test.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b40_SIZE1_LOGSIZE1 line 99 in file
		'./test.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  40   | N  |
=================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b40_SIZE1' with
	the parameters "1,0". (HDL-193)

Inferred memory devices in process
	in routine increaser_b1_TOP0 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
###### CLOCKS AND PORTS #######
set CLK_PORT [get_ports $CLK_NAME]
{clk}
set TMP1 [remove_from_collection [all_inputs] $CLK_PORT]
{reset loadMatrix loadVector start data_in[19] data_in[18] data_in[17] data_in[16] data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
set INPUTS [remove_from_collection $TMP1 $RST_NAME]
{loadMatrix loadVector start data_in[19] data_in[18] data_in[17] data_in[16] data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
create_clock -period $CLK_PERIOD [get_ports clk]
1
#set_input_delay 1 -max -clock clk $INPUTS
#set_output_delay 1 -max -clock clk [all_outputs]
# rule of thumb: 20% of clock period
###### OPTIMIZATION #######
set_max_area 0 
1
###### RUN #####
compile
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | J-2014.09-DWBB_201409.5.2 |   *     |
| Licensed DW Building Blocks        | J-2014.09-DWBB_201409.5.2 |   *     |
============================================================================


Information: There are 1505 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'mac_b20_g1_0'
  Processing 'increaser_b1_TOP0_0'
  Processing 'memory_b40_SIZE1_LOGSIZE1_0'
  Processing 'seqMemory_b40_SIZE1_0'
  Processing 'increaser_b5_TOP31_0'
  Processing 'memory_b20_SIZE32_LOGSIZE5_0'
  Processing 'seqMemory_b20_SIZE32_0'
  Processing 'singlepath_n_row1_n_col32_b20_g1_0'
Information: The register 'state_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[5]' is a constant and will be removed. (OPT-1206)
  Processing 'increaser_b6_TOP32'
  Processing 'multipath_k32_p32_b20_g1'
  Processing 'mvm_32_32_20_1'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'mac_b20_g1_1_DW01_add_0'
  Processing 'increaser_b5_TOP31_1_DW01_inc_0'
  Processing 'increaser_b5_TOP31_2_DW01_inc_0'
  Processing 'mac_b20_g1_2_DW01_add_0'
  Processing 'increaser_b5_TOP31_3_DW01_inc_0'
  Processing 'increaser_b5_TOP31_4_DW01_inc_0'
  Processing 'mac_b20_g1_3_DW01_add_0'
  Processing 'increaser_b5_TOP31_5_DW01_inc_0'
  Processing 'increaser_b5_TOP31_6_DW01_inc_0'
  Processing 'mac_b20_g1_4_DW01_add_0'
  Processing 'increaser_b5_TOP31_7_DW01_inc_0'
  Processing 'increaser_b5_TOP31_8_DW01_inc_0'
  Processing 'mac_b20_g1_5_DW01_add_0'
  Processing 'increaser_b5_TOP31_9_DW01_inc_0'
  Processing 'increaser_b5_TOP31_10_DW01_inc_0'
  Processing 'mac_b20_g1_6_DW01_add_0'
  Processing 'increaser_b5_TOP31_11_DW01_inc_0'
  Processing 'increaser_b5_TOP31_12_DW01_inc_0'
  Processing 'mac_b20_g1_7_DW01_add_0'
  Processing 'increaser_b5_TOP31_13_DW01_inc_0'
  Processing 'increaser_b5_TOP31_14_DW01_inc_0'
  Processing 'mac_b20_g1_8_DW01_add_0'
  Processing 'increaser_b5_TOP31_15_DW01_inc_0'
  Processing 'increaser_b5_TOP31_16_DW01_inc_0'
  Processing 'mac_b20_g1_9_DW01_add_0'
  Processing 'increaser_b5_TOP31_17_DW01_inc_0'
  Processing 'increaser_b5_TOP31_18_DW01_inc_0'
  Processing 'mac_b20_g1_10_DW01_add_0'
  Processing 'increaser_b5_TOP31_19_DW01_inc_0'
  Processing 'increaser_b5_TOP31_20_DW01_inc_0'
  Processing 'mac_b20_g1_11_DW01_add_0'
  Processing 'increaser_b5_TOP31_21_DW01_inc_0'
  Processing 'increaser_b5_TOP31_22_DW01_inc_0'
  Processing 'mac_b20_g1_12_DW01_add_0'
  Processing 'increaser_b5_TOP31_23_DW01_inc_0'
  Processing 'increaser_b5_TOP31_24_DW01_inc_0'
  Processing 'mac_b20_g1_13_DW01_add_0'
  Processing 'increaser_b5_TOP31_25_DW01_inc_0'
  Processing 'increaser_b5_TOP31_26_DW01_inc_0'
  Processing 'mac_b20_g1_14_DW01_add_0'
  Processing 'increaser_b5_TOP31_27_DW01_inc_0'
  Processing 'increaser_b5_TOP31_28_DW01_inc_0'
  Processing 'mac_b20_g1_15_DW01_add_0'
  Processing 'increaser_b5_TOP31_29_DW01_inc_0'
  Processing 'increaser_b5_TOP31_30_DW01_inc_0'
  Processing 'mac_b20_g1_16_DW01_add_0'
  Processing 'increaser_b5_TOP31_31_DW01_inc_0'
  Processing 'increaser_b5_TOP31_32_DW01_inc_0'
  Processing 'mac_b20_g1_17_DW01_add_0'
  Processing 'increaser_b5_TOP31_33_DW01_inc_0'
  Processing 'increaser_b5_TOP31_34_DW01_inc_0'
  Processing 'mac_b20_g1_18_DW01_add_0'
  Processing 'increaser_b5_TOP31_35_DW01_inc_0'
  Processing 'increaser_b5_TOP31_36_DW01_inc_0'
  Processing 'mac_b20_g1_19_DW01_add_0'
  Processing 'increaser_b5_TOP31_37_DW01_inc_0'
  Processing 'increaser_b5_TOP31_38_DW01_inc_0'
  Processing 'mac_b20_g1_20_DW01_add_0'
  Processing 'increaser_b5_TOP31_39_DW01_inc_0'
  Processing 'increaser_b5_TOP31_40_DW01_inc_0'
  Processing 'mac_b20_g1_21_DW01_add_0'
  Processing 'increaser_b5_TOP31_41_DW01_inc_0'
  Processing 'increaser_b5_TOP31_42_DW01_inc_0'
  Processing 'mac_b20_g1_22_DW01_add_0'
  Processing 'increaser_b5_TOP31_43_DW01_inc_0'
  Processing 'increaser_b5_TOP31_44_DW01_inc_0'
  Processing 'mac_b20_g1_23_DW01_add_0'
  Processing 'increaser_b5_TOP31_45_DW01_inc_0'
  Processing 'increaser_b5_TOP31_46_DW01_inc_0'
  Processing 'mac_b20_g1_24_DW01_add_0'
  Processing 'increaser_b5_TOP31_47_DW01_inc_0'
  Processing 'increaser_b5_TOP31_48_DW01_inc_0'
  Processing 'mac_b20_g1_25_DW01_add_0'
  Processing 'increaser_b5_TOP31_49_DW01_inc_0'
  Processing 'increaser_b5_TOP31_50_DW01_inc_0'
  Processing 'mac_b20_g1_26_DW01_add_0'
  Processing 'increaser_b5_TOP31_51_DW01_inc_0'
  Processing 'increaser_b5_TOP31_52_DW01_inc_0'
  Processing 'mac_b20_g1_27_DW01_add_0'
  Processing 'increaser_b5_TOP31_53_DW01_inc_0'
  Processing 'increaser_b5_TOP31_54_DW01_inc_0'
  Processing 'mac_b20_g1_28_DW01_add_0'
  Processing 'increaser_b5_TOP31_55_DW01_inc_0'
  Processing 'increaser_b5_TOP31_56_DW01_inc_0'
  Processing 'mac_b20_g1_29_DW01_add_0'
  Processing 'increaser_b5_TOP31_57_DW01_inc_0'
  Processing 'increaser_b5_TOP31_58_DW01_inc_0'
  Processing 'mac_b20_g1_30_DW01_add_0'
  Processing 'increaser_b5_TOP31_59_DW01_inc_0'
  Processing 'increaser_b5_TOP31_60_DW01_inc_0'
  Processing 'mac_b20_g1_31_DW01_add_0'
  Processing 'increaser_b5_TOP31_61_DW01_inc_0'
  Processing 'increaser_b5_TOP31_62_DW01_inc_0'
  Processing 'mac_b20_g1_0_DW01_add_0'
  Processing 'increaser_b5_TOP31_63_DW01_inc_0'
  Processing 'increaser_b5_TOP31_0_DW01_inc_0'
  Processing 'increaser_b6_TOP32_DW01_inc_0'
  Mapping 'mac_b20_g1_1_DW_mult_tc_0'
  Mapping 'mac_b20_g1_2_DW_mult_tc_0'
  Mapping 'mac_b20_g1_3_DW_mult_tc_0'
  Mapping 'mac_b20_g1_4_DW_mult_tc_0'
  Mapping 'mac_b20_g1_5_DW_mult_tc_0'
  Mapping 'mac_b20_g1_6_DW_mult_tc_0'
  Mapping 'mac_b20_g1_7_DW_mult_tc_0'
  Mapping 'mac_b20_g1_8_DW_mult_tc_0'
  Mapping 'mac_b20_g1_9_DW_mult_tc_0'
  Mapping 'mac_b20_g1_10_DW_mult_tc_0'
  Mapping 'mac_b20_g1_11_DW_mult_tc_0'
  Mapping 'mac_b20_g1_12_DW_mult_tc_0'
  Mapping 'mac_b20_g1_13_DW_mult_tc_0'
  Mapping 'mac_b20_g1_14_DW_mult_tc_0'
  Mapping 'mac_b20_g1_15_DW_mult_tc_0'
  Mapping 'mac_b20_g1_16_DW_mult_tc_0'
  Mapping 'mac_b20_g1_17_DW_mult_tc_0'
  Mapping 'mac_b20_g1_18_DW_mult_tc_0'
  Mapping 'mac_b20_g1_19_DW_mult_tc_0'
  Mapping 'mac_b20_g1_20_DW_mult_tc_0'
  Mapping 'mac_b20_g1_21_DW_mult_tc_0'
  Mapping 'mac_b20_g1_22_DW_mult_tc_0'
  Mapping 'mac_b20_g1_23_DW_mult_tc_0'
  Mapping 'mac_b20_g1_24_DW_mult_tc_0'
  Mapping 'mac_b20_g1_25_DW_mult_tc_0'
  Mapping 'mac_b20_g1_26_DW_mult_tc_0'
  Mapping 'mac_b20_g1_27_DW_mult_tc_0'
  Mapping 'mac_b20_g1_28_DW_mult_tc_0'
  Mapping 'mac_b20_g1_29_DW_mult_tc_0'
  Mapping 'mac_b20_g1_30_DW_mult_tc_0'
  Mapping 'mac_b20_g1_31_DW_mult_tc_0'
  Mapping 'mac_b20_g1_0_DW_mult_tc_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Mapping Optimization (Phase 1)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:52  535365.2      2.28   90016.7  119881.2                          
    0:01:52  535365.2      2.28   90016.7  119881.2                          
    0:01:53  535966.9      2.28   90016.7  119461.8                          
    0:01:53  536560.6      2.28   90016.7  119042.2                          
    0:01:53  537154.3      2.28   90016.7  118622.8                          
    0:01:53  537748.0      2.28   90016.7  118203.3                          
    0:01:54  538341.7      2.28   90016.6  117783.8                          
    0:01:54  538935.4      2.28   90016.6  117364.3                          
    0:01:54  539529.1      2.28   90016.6  116944.8                          
    0:01:55  540122.8      2.28   90016.6  116525.3                          
    0:01:55  540716.5      2.28   90016.6  116105.8                          
    0:01:55  541310.3      2.28   90016.5  115686.3                          
    0:01:56  542108.5      2.28   73418.2   97098.1                          
    0:01:58  542934.2      2.28   55410.8   77223.5                          
    0:01:59  543723.4      2.28   38792.7   58561.3                          
    0:02:00  544546.9      2.28   20794.6   38879.0                          
    0:02:01  545348.7      2.28    4174.9   19809.9                          
    0:03:00  540292.3      0.87     934.9     719.5                          
    0:03:01  540292.3      0.87     934.9     719.5                          
    0:03:01  540292.3      0.87     934.9     719.5                          
    0:03:04  540291.5      0.87     934.9     719.5                          
    0:03:04  540291.5      0.87     934.9     719.5                          
    0:03:06  540291.5      0.87     934.9     719.5                          
    0:03:55  452907.6      0.84     745.9     345.8                          
    0:04:05  452770.6      0.84     748.4     344.2                          
    0:04:08  452774.0      0.84     746.2     342.5                          
    0:04:11  452776.9      0.84     745.6     340.9                          
    0:04:19  452779.9      0.84     745.0     339.2                          
    0:04:22  452782.8      0.84     744.6     337.6                          
    0:04:24  452785.7      0.84     744.1     335.9                          
    0:04:26  452788.7      0.84     743.6     334.3                          
    0:04:28  452791.6      0.84     743.0     332.7                          
    0:04:31  452794.5      0.84     742.3     331.0                          
    0:04:32  452798.2      0.84     741.8     329.4                          
    0:04:33  452802.0      0.84     741.3     327.7                          
    0:04:34  452805.7      0.84     740.7     326.1                          
    0:04:35  452809.4      0.83     740.2     324.4                          
    0:04:37  452811.3      0.82     739.8     322.8                          
    0:04:38  452815.0      0.82     739.5     321.1                          
    0:04:39  452819.2      0.82     738.7     319.5                          
    0:04:40  452823.0      0.82     738.4     317.8                          
    0:04:41  452827.2      0.82     738.0     316.2                          
    0:04:43  452827.0      0.82     738.0     316.2                          
    0:04:43  452827.0      0.82     738.0     316.2                          
    0:04:45  452866.3      0.82     730.0     239.0                          
    0:04:46  452914.2      0.82     708.1     149.4                          
    0:04:48  452939.7      0.82     687.6      90.0                          
    0:04:49  452973.8      0.82     653.7      40.5                          
    0:04:51  452982.3      0.80     621.8      11.1                          
    0:04:51  452981.8      0.78     615.1       3.4                          
    0:04:52  452982.8      0.72     612.0       0.0                          
    0:04:53  452982.8      0.72     612.0       0.0                          
    0:04:53  452982.8      0.72     612.0       0.0                          
    0:04:53  452982.8      0.72     612.0       0.0                          
    0:04:53  453040.8      0.69     579.8       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[30]/D
    0:04:53  453092.4      0.67     569.6       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[24]/D
    0:04:54  453146.7      0.66     565.0       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[24]/D
    0:04:54  453190.8      0.65     560.6       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[30]/D
    0:04:54  453236.6      0.65     556.2       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[30]/D
    0:04:54  453291.4      0.64     553.1       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[24]/D
    0:04:54  453337.7      0.64     550.8       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:04:55  453354.2      0.64     549.2       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[30]/D
    0:04:55  453388.7      0.64     546.9       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:04:55  453403.9      0.64     545.0       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[30]/D
    0:04:55  453506.6      0.63     540.6       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[25]/D
    0:04:56  453556.6      0.62     536.1       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[30]/D
    0:04:56  453559.8      0.62     535.6       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[25]/D



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:04:56  453559.8      0.62     535.6       0.0                          
    0:04:56  453569.4      0.62     534.2       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[28]/D
    0:04:57  453576.8      0.62     533.7       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[30]/D
    0:04:57  453579.5      0.62     533.7       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[37]/D
    0:04:57  453585.9      0.62     532.8       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[25]/D
    0:04:57  453594.4      0.62     532.0       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:04:57  453614.8      0.62     529.4       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[25]/D
    0:04:57  453628.1      0.62     528.1       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[25]/D
    0:04:58  453639.9      0.62     526.9       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[29]/D
    0:04:58  453645.7      0.62     526.1       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[30]/D
    0:04:58  453653.9      0.61     525.1       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[30]/D
    0:04:58  453669.9      0.61     522.9       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[30]/D
    0:04:58  453681.3      0.61     521.2       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[30]/D
    0:04:58  453690.4      0.61     520.4       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[25]/D
    0:04:58  453693.1      0.61     519.7       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[30]/D
    0:04:59  453700.5      0.61     519.3       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[35]/D
    0:04:59  453707.7      0.61     518.5       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[28]/D
    0:04:59  453714.3      0.61     517.2       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[30]/D
    0:04:59  453716.2      0.61     516.0       0.0 path/path/path/genblk1.add_in_reg[30]/D
    0:04:59  453720.4      0.61     516.0       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[37]/D
    0:04:59  453722.8      0.61     515.7       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:04:59  453721.2      0.61     515.6       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[30]/D
    0:05:00  453726.6      0.60     514.6       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[30]/D
    0:05:00  453734.0      0.60     514.1       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[29]/D
    0:05:00  453745.5      0.60     513.9       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[25]/D
    0:05:00  453748.1      0.60     513.4       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[29]/D
    0:05:00  453756.4      0.60     511.6       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:05:00  453762.2      0.60     510.0       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[30]/D
    0:05:01  453764.1      0.60     508.8       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[25]/D
    0:05:01  453771.0      0.60     508.3       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:05:01  453779.0      0.59     507.2       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[29]/D
    0:05:01  453780.3      0.59     506.2       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[35]/D
    0:05:01  453783.8      0.59     505.8       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:05:01  453790.7      0.59     505.1       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[26]/D
    0:05:01  453792.5      0.59     505.0       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[34]/D
    0:05:01  453797.1      0.59     504.6       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[24]/D
    0:05:01  453799.7      0.59     504.4       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[30]/D
    0:05:01  453800.5      0.59     503.3       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[35]/D
    0:05:02  453804.5      0.59     502.6       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[30]/D
    0:05:02  453805.8      0.59     502.3       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[37]/D
    0:05:02  453807.7      0.59     502.0       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[25]/D
    0:05:02  453813.5      0.59     501.4       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[25]/D
    0:05:02  453820.5      0.59     500.9       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[25]/D
    0:05:02  453826.1      0.59     500.6       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[38]/D
    0:05:02  453830.3      0.59     500.3       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[30]/D
    0:05:02  453836.2      0.59     499.8       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[25]/D
    0:05:02  453848.4      0.59     499.2       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[27]/D
    0:05:02  453853.4      0.59     498.9       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[32]/D
    0:05:03  453857.7      0.59     498.8       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[30]/D
    0:05:03  453869.9      0.58     498.5       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[24]/D
    0:05:03  453875.0      0.58     498.1       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[25]/D
    0:05:03  453879.3      0.58     496.9       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[30]/D
    0:05:03  453881.9      0.58     496.4       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[25]/D
    0:05:03  453884.6      0.58     495.9       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[33]/D
    0:05:03  453891.2      0.58     495.5       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[31]/D
    0:05:03  453892.6      0.58     495.5       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[29]/D
    0:05:03  453895.7      0.58     495.2       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[29]/D
    0:05:03  453897.9      0.58     495.2       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[24]/D
    0:05:04  453906.4      0.58     494.7       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[25]/D
    0:05:04  453913.3      0.58     494.0       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[30]/D
    0:05:04  453924.2      0.58     493.4       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[25]/D
    0:05:04  453928.5      0.58     493.0       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[35]/D
    0:05:04  453934.3      0.58     492.7       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[30]/D
    0:05:04  453942.6      0.58     492.1       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[32]/D
    0:05:04  453949.5      0.58     491.6       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[29]/D
    0:05:04  453952.4      0.58     491.5       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[25]/D
    0:05:04  453951.3      0.58     490.9       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[25]/D
    0:05:05  453957.5      0.58     490.3       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[29]/D
    0:05:05  453960.1      0.58     489.7       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[25]/D
    0:05:05  453963.8      0.58     489.7       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[38]/D
    0:05:05  453972.1      0.57     489.2       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[24]/D
    0:05:05  453975.0      0.57     488.7       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[25]/D
    0:05:05  453977.1      0.57     488.6       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[28]/D
    0:05:05  453978.7      0.57     488.5       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[30]/D
    0:05:05  453986.4      0.57     488.0       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[25]/D
    0:05:05  453991.0      0.57     487.8       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[25]/D
    0:05:05  453995.2      0.57     487.7       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[26]/D
    0:05:06  453998.7      0.57     487.5       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[35]/D
    0:05:06  454001.1      0.57     487.0       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[30]/D
    0:05:06  454004.0      0.57     486.9       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:05:06  454009.3      0.57     486.5       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[27]/D
    0:05:06  454010.7      0.57     486.1       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[35]/D
    0:05:06  454014.6      0.57     486.0       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[25]/D
    0:05:06  454016.8      0.57     486.0       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[35]/D
    0:05:06  454018.6      0.57     485.8       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[29]/D
    0:05:06  454024.2      0.57     485.6       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[24]/D
    0:05:06  454025.8      0.57     485.1       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[25]/D
    0:05:06  454027.4      0.57     485.1       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[32]/D
    0:05:07  454031.4      0.57     484.9       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:05:07  454032.5      0.57     484.7       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[25]/D
    0:05:07  454031.9      0.57     484.5       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[25]/D
    0:05:07  454036.5      0.57     484.5       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[25]/D
    0:05:07  454042.6      0.57     484.4       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:05:07  454049.0      0.57     484.2       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[29]/D
    0:05:07  454050.3      0.57     484.2       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[30]/D
    0:05:07  454053.7      0.57     484.0       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[29]/D
    0:05:07  454056.1      0.57     483.9       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[24]/D
    0:05:07  454059.6      0.57     483.8       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[36]/D
    0:05:07  454062.3      0.57     483.7       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[35]/D
    0:05:08  454069.7      0.57     483.5       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[30]/D
    0:05:08  454073.7      0.57     482.9       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[35]/D
    0:05:08  454079.3      0.57     482.1       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[26]/D
    0:05:08  454083.8      0.57     481.9       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[26]/D
    0:05:08  454086.5      0.57     481.8       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:05:08  454087.5      0.57     481.8       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[35]/D
    0:05:08  454088.6      0.57     481.8       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[28]/D
    0:05:08  454091.0      0.56     481.6       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[29]/D
    0:05:08  454095.2      0.56     481.4       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[28]/D
    0:05:08  454099.0      0.56     481.3       0.0 path/path/path/genblk1.add_in_reg[25]/D
    0:05:09  454104.0      0.56     481.1       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[26]/D
    0:05:09  454109.6      0.56     480.9       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[24]/D
    0:05:09  454112.5      0.56     480.7       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[24]/D
    0:05:09  454113.9      0.56     480.7       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[25]/D
    0:05:09  454116.3      0.56     480.6       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[24]/D
    0:05:09  454116.5      0.56     480.4       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[30]/D
    0:05:09  454119.2      0.56     480.4       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[26]/D
    0:05:09  454121.6      0.56     480.3       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[24]/D
    0:05:09  454122.1      0.56     480.0       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[26]/D
    0:05:09  454137.8      0.56     479.3       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[28]/D
    0:05:10  454139.1      0.56     479.2       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[36]/D
    0:05:10  454146.6      0.56     478.6       0.0 path/path/path/genblk1.add_in_reg[28]/D
    0:05:10  454150.3      0.56     478.6       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[25]/D
    0:05:10  454152.2      0.56     478.4       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[26]/D
    0:05:10  454154.3      0.56     478.4       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[35]/D
    0:05:10  454158.0      0.56     478.2       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[33]/D
    0:05:10  454162.8      0.56     478.3       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:05:10  454164.9      0.56     478.2       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[31]/D
    0:05:10  454167.1      0.56     478.0       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[28]/D
    0:05:11  454172.1      0.56     477.5       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[35]/D
    0:05:11  454173.4      0.56     477.2       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[29]/D
    0:05:11  454179.0      0.56     477.1       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[36]/D
    0:05:11  454182.8      0.56     476.8       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[35]/D
    0:05:11  454187.3      0.56     476.7       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[29]/D
    0:05:11  454192.9      0.56     476.6       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:05:11  454194.7      0.56     476.3       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[26]/D
    0:05:11  454196.9      0.56     476.3       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[30]/D
    0:05:11  454204.0      0.56     476.0       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[30]/D
    0:05:11  454207.0      0.56     475.8       0.0 path/path/path/genblk1.add_in_reg[28]/D
    0:05:12  454212.3      0.56     475.4       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[28]/D
    0:05:12  454218.9      0.56     475.2       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:05:12  454222.7      0.56     475.0       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[38]/D
    0:05:12  454229.6      0.56     474.8       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[35]/D
    0:05:12  454230.6      0.56     474.8       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[31]/D
    0:05:12  454236.8      0.56     474.5       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[25]/D
    0:05:12  454237.8      0.56     474.5       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:05:12  454241.3      0.55     474.0       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[35]/D
    0:05:12  454247.1      0.55     473.7       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:05:12  454253.2      0.55     473.4       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[30]/D
    0:05:13  454255.4      0.55     473.4       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[34]/D
    0:05:13  454258.0      0.55     473.4       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[24]/D
    0:05:13  454260.2      0.55     473.3       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[30]/D
    0:05:13  454263.4      0.55     473.2       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[29]/D
    0:05:13  454266.3      0.55     473.1       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[35]/D
    0:05:13  454269.7      0.55     473.0       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:05:13  454273.7      0.55     472.9       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[25]/D
    0:05:13  454274.5      0.55     472.9       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[29]/D
    0:05:13  454276.7      0.55     472.9       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[34]/D
    0:05:13  454277.7      0.55     472.8       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[24]/D
    0:05:13  454280.1      0.55     472.7       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:05:14  454283.8      0.55     472.5       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[35]/D
    0:05:14  454284.6      0.55     472.4       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[33]/D
    0:05:14  454289.7      0.55     472.3       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[24]/D
    0:05:14  454290.5      0.55     472.2       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[26]/D
    0:05:14  454298.5      0.55     471.9       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[29]/D
    0:05:14  454302.7      0.55     471.8       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[34]/D
    0:05:14  454305.9      0.55     471.8       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[24]/D
    0:05:14  454309.1      0.55     471.6       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[29]/D
    0:05:14  454313.9      0.55     471.1       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[24]/D
    0:05:15  454317.6      0.55     471.0       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[25]/D
    0:05:15  454324.8      0.55     470.5       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[30]/D
    0:05:15  454326.4      0.55     470.5       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:05:15  454327.7      0.55     470.6       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[24]/D
    0:05:15  454328.8      0.55     470.6       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[35]/D
    0:05:15  454332.8      0.55     470.5       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[24]/D
    0:05:15  454339.4      0.55     470.4       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[29]/D
    0:05:15  454342.6      0.55     470.3       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[25]/D
    0:05:15  454343.2      0.55     470.3       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[26]/D
    0:05:15  454347.4      0.55     470.2       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[35]/D
    0:05:15  454347.7      0.55     470.2       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[25]/D
    0:05:16  454347.9      0.55     470.1       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[26]/D
    0:05:16  454350.9      0.55     470.1       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:05:16  454358.6      0.55     470.0       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:05:16  454363.1      0.55     469.8       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[27]/D
    0:05:16  454363.6      0.55     469.7       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[25]/D
    0:05:16  454364.2      0.55     469.7       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[36]/D
    0:05:16  454366.3      0.55     469.5       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[35]/D
    0:05:16  454369.5      0.55     469.4       0.0 path/path/path/genblk1.add_in_reg[35]/D
    0:05:16  454375.6      0.55     469.2       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[36]/D
    0:05:17  454378.5      0.55     469.0       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[36]/D
    0:05:17  454380.4      0.55     468.7       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[30]/D
    0:05:17  454384.9      0.55     468.7       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:05:17  454388.6      0.55     468.6       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[30]/D
    0:05:17  454390.0      0.55     468.5       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[27]/D
    0:05:17  454393.2      0.55     468.6       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[28]/D
    0:05:17  454396.9      0.55     468.4       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:05:17  454399.3      0.55     468.3       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[24]/D
    0:05:17  454399.8      0.55     468.3       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[31]/D
    0:05:17  454406.2      0.55     468.1       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[36]/D
    0:05:17  454410.2      0.55     468.0       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[30]/D
    0:05:18  454416.8      0.55     467.9       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[25]/D
    0:05:18  454417.6      0.55     467.8       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[36]/D
    0:05:18  454418.7      0.55     467.8       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[30]/D
    0:05:18  454420.8      0.54     467.7       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[32]/D
    0:05:18  454421.4      0.54     467.6       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[31]/D
    0:05:18  454422.7      0.54     467.6       0.0 path/path/path/genblk1.add_in_reg[28]/D
    0:05:18  454424.6      0.54     467.5       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[29]/D
    0:05:18  454430.7      0.54     467.4       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[25]/D
    0:05:18  454436.3      0.54     467.2       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[28]/D
    0:05:18  454440.8      0.54     467.1       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[29]/D
    0:05:18  454445.8      0.54     466.8       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[34]/D
    0:05:19  454447.2      0.54     466.7       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[29]/D
    0:05:19  454451.4      0.54     466.6       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[32]/D
    0:05:19  454457.3      0.54     466.2       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[29]/D
    0:05:19  454459.1      0.54     466.1       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[25]/D
    0:05:19  454465.5      0.54     466.1       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[24]/D
    0:05:19  454468.2      0.54     466.2       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[35]/D
    0:05:19  454469.2      0.54     466.1       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[36]/D
    0:05:19  454470.6      0.54     466.0       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[31]/D
    0:05:19  454471.9      0.54     466.0       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[28]/D
    0:05:19  454471.6      0.54     466.0       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[26]/D
    0:05:19  454475.9      0.54     466.0       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[27]/D
    0:05:19  454480.1      0.54     465.8       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:05:19  454480.7      0.54     465.8       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[26]/D
    0:05:20  454484.9      0.54     465.8       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[25]/D
    0:05:20  454485.7      0.54     465.6       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[32]/D
    0:05:20  454489.2      0.54     465.5       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[35]/D
    0:05:20  454492.9      0.54     465.5       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[27]/D
    0:05:20  454495.6      0.54     465.2       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[35]/D
    0:05:20  454496.4      0.54     465.2       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[25]/D
    0:05:20  454498.5      0.54     465.2       0.0 path/path/path/genblk1.add_in_reg[33]/D
    0:05:20  454505.7      0.54     465.1       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[25]/D
    0:05:20  454507.0      0.54     464.9       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[32]/D
    0:05:20  454510.5      0.54     464.7       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[28]/D
    0:05:20  454516.9      0.54     464.7       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[29]/D
    0:05:20  454523.2      0.54     464.4       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[25]/D
    0:05:21  454527.2      0.54     464.2       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[36]/D
    0:05:21  454530.4      0.54     464.1       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[30]/D
    0:05:21  454536.5      0.54     464.1       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[26]/D
    0:05:21  454537.3      0.54     464.1       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:05:21  454539.5      0.54     464.0       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:05:21  454543.7      0.54     463.4       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[29]/D
    0:05:21  454550.4      0.54     463.4       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[31]/D
    0:05:21  454555.4      0.54     463.3       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[25]/D
    0:05:21  454559.4      0.54     463.2       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[25]/D
    0:05:21  454567.1      0.54     463.1       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[29]/D
    0:05:21  454570.6      0.54     463.1       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[32]/D
    0:05:22  454573.0      0.54     463.2       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:05:22  454573.2      0.54     463.1       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[33]/D
    0:05:22  454574.3      0.54     463.1       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[33]/D
    0:05:22  454581.5      0.54     462.8       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[25]/D
    0:05:22  454583.4      0.54     462.8       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[27]/D
    0:05:22  454584.7      0.54     462.8       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[26]/D
    0:05:22  454586.3      0.54     462.7       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:05:22  454589.7      0.54     462.6       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[30]/D
    0:05:22  454593.2      0.54     462.2       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[25]/D
    0:05:22  454593.7      0.54     462.1       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[36]/D
    0:05:22  454594.3      0.54     462.0       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[29]/D
    0:05:22  454599.8      0.54     462.0       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[25]/D
    0:05:23  454602.0      0.54     462.0       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:05:23  454603.6      0.54     461.8       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[24]/D
    0:05:23  454605.4      0.54     461.7       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:05:23  454606.8      0.54     461.7       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[25]/D
    0:05:23  454608.6      0.54     461.7       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[29]/D
    0:05:23  454610.5      0.54     461.6       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[36]/D
    0:05:23  454608.9      0.54     461.5       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[31]/D
    0:05:23  454609.7      0.54     461.5       0.0 path/path/path/genblk1.add_in_reg[29]/D
    0:05:23  454615.5      0.54     461.5       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[35]/D
    0:05:23  454624.3      0.54     461.2       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[29]/D
    0:05:23  454629.9      0.54     461.0       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:05:24  454635.8      0.54     460.9       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[35]/D
    0:05:24  454641.1      0.54     460.7       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[32]/D
    0:05:24  454646.1      0.54     460.5       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[28]/D
    0:05:24  454650.9      0.54     460.5       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[29]/D
    0:05:24  454658.6      0.54     460.2       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[28]/D
    0:05:24  454665.8      0.54     460.2       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[32]/D
    0:05:24  454671.7      0.53     460.0       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[29]/D
    0:05:24  454678.8      0.53     459.7       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[29]/D
    0:05:24  454684.2      0.53     459.7       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[31]/D
    0:05:24  454691.9      0.53     459.5       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[38]/D
    0:05:24  454699.1      0.53     459.4       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[26]/D
    0:05:24  454705.2      0.53     459.2       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[28]/D
    0:05:25  454710.2      0.53     459.1       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:05:25  454710.5      0.53     459.0       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[28]/D
    0:05:25  454713.7      0.53     459.0       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[31]/D
    0:05:25  454719.3      0.53     458.9       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[37]/D
    0:05:25  454719.0      0.53     458.8       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[29]/D
    0:05:25  454722.5      0.53     458.8       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[29]/D
    0:05:25  454729.7      0.53     458.6       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[27]/D
    0:05:26  454734.7      0.53     458.5       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[29]/D
    0:05:26  454739.8      0.53     458.5       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[29]/D
    0:05:26  454746.9      0.53     458.1       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[31]/D
    0:05:26  454747.2      0.53     458.1       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[31]/D
    0:05:26  454753.3      0.53     458.0       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[29]/D
    0:05:26  454757.6      0.53     457.8       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[29]/D
    0:05:26  454763.7      0.53     457.7       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:05:26  454769.3      0.53     457.6       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[28]/D
    0:05:26  454771.9      0.53     457.4       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[26]/D
    0:05:26  454774.9      0.53     457.3       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[27]/D
    0:05:26  454777.3      0.53     457.2       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[26]/D
    0:05:27  454779.7      0.53     457.1       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:05:27  454784.7      0.53     457.0       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[28]/D
    0:05:27  454789.5      0.53     457.0       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[34]/D
    0:05:27  454790.3      0.53     456.9       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[26]/D
    0:05:27  454793.8      0.53     456.8       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:05:27  454799.3      0.53     456.7       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[29]/D
    0:05:27  454801.2      0.53     456.6       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[28]/D
    0:05:27  454802.5      0.53     456.6       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[29]/D
    0:05:27  454805.5      0.53     456.5       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[26]/D
    0:05:27  454811.0      0.53     456.3       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[31]/D
    0:05:27  454814.8      0.53     456.2       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[29]/D
    0:05:27  454814.8      0.53     456.3       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[27]/D
    0:05:28  454817.7      0.53     456.1       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:05:28  454817.7      0.53     456.1       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[29]/D
    0:05:28  454821.2      0.53     455.9       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[25]/D
    0:05:28  454824.9      0.53     455.8       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[29]/D
    0:05:28  454829.4      0.53     455.4       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[26]/D
    0:05:28  454832.1      0.53     455.4       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[28]/D
    0:05:28  454836.6      0.53     455.2       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[29]/D
    0:05:28  454841.1      0.53     455.1       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[28]/D
    0:05:28  454843.8      0.53     454.9       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:05:28  454849.9      0.53     454.7       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[29]/D
    0:05:28  454852.5      0.53     454.5       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[26]/D
    0:05:29  454859.2      0.53     454.2       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[28]/D
    0:05:29  454861.1      0.53     454.2       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[31]/D
    0:05:29  454870.1      0.53     453.9       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[26]/D
    0:05:29  454872.5      0.53     453.9       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[26]/D
    0:05:29  454873.8      0.53     453.8       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[31]/D
    0:05:29  454878.1      0.53     453.7       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[26]/D
    0:05:29  454880.2      0.53     453.6       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[26]/D
    0:05:29  454884.7      0.53     453.5       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[31]/D
    0:05:29  454887.4      0.53     453.4       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[26]/D
    0:05:29  454887.7      0.53     453.3       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[31]/D
    0:05:30  454888.2      0.53     453.2       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[31]/D
    0:05:30  454890.8      0.53     453.1       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[37]/D
    0:05:30  454897.5      0.53     453.1       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[31]/D
    0:05:30  454896.2      0.53     453.0       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[26]/D
    0:05:30  454896.7      0.53     453.0       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[30]/D
    0:05:30  454900.7      0.53     452.9       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[26]/D
    0:05:30  454902.8      0.53     452.8       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[28]/D
    0:05:30  454905.5      0.53     452.7       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[28]/D
    0:05:30  454906.8      0.53     452.7       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[24]/D
    0:05:30  454908.9      0.53     452.6       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[26]/D
    0:05:31  454908.9      0.53     452.6       0.0                          
    0:05:33  454883.9      0.53     452.6       0.0                          


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:05:33  454883.9      0.53     452.6       0.0                          
    0:05:34  454883.9      0.53     452.6       0.0                          
    0:05:47  453947.6      0.53     452.1       0.0                          
    0:05:51  453849.5      0.53     452.0       0.0                          
    0:05:55  453797.3      0.53     452.0       0.0                          
    0:05:56  453793.1      0.53     452.0       0.0                          
    0:05:57  453791.5      0.53     452.0       0.0                          
    0:05:57  453791.5      0.53     452.0       0.0                          
    0:05:59  453791.5      0.53     452.0       0.0                          
    0:06:01  453458.2      0.54     454.5       0.0                          
    0:06:02  453444.3      0.54     455.3       0.0                          
    0:06:02  453444.3      0.54     455.3       0.0                          
    0:06:02  453444.3      0.54     455.3       0.0                          
    0:06:02  453444.3      0.54     455.3       0.0                          
    0:06:02  453444.3      0.54     455.3       0.0                          
    0:06:03  453444.3      0.54     455.3       0.0                          
    0:06:03  453458.7      0.54     454.2       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[38]/D
    0:06:03  453466.4      0.53     453.6       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[36]/D
    0:06:03  453469.3      0.53     453.3       0.0 path/path/path/genblk1.add_in_reg[24]/D
    0:06:03  453474.1      0.53     452.8       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[26]/D
    0:06:03  453481.0      0.53     452.4       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[31]/D
    0:06:03  453486.9      0.53     452.2       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[31]/D
    0:06:03  453487.4      0.53     452.2       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[31]/D
    0:06:03  453487.4      0.53     452.2       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[37]/D
    0:06:04  453488.0      0.53     452.1       0.0 path/path/path/genblk1.add_in_reg[24]/D
    0:06:04  453494.6      0.53     451.8       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[36]/D
    0:06:04  453497.5      0.53     451.5       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[26]/D
    0:06:04  453499.7      0.53     451.5       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[25]/D
    0:06:04  453500.2      0.53     451.4       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[29]/D
    0:06:04  453501.0      0.53     451.4       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:06:04  453502.9      0.52     451.4       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[29]/D
    0:06:04  453503.4      0.52     451.3       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[33]/D
    0:06:04  453504.7      0.52     451.2       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[26]/D
    0:06:04  453512.2      0.52     451.0       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[25]/D
    0:06:04  453516.4      0.52     451.0       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[28]/D
    0:06:04  453524.4      0.52     451.1       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:06:04  453529.5      0.52     451.1       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[25]/D
    0:06:05  453530.5      0.52     451.0       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[34]/D
    0:06:05  453536.1      0.52     450.8       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[29]/D
    0:06:05  453539.3      0.52     450.7       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[24]/D
    0:06:05  453540.6      0.52     450.7       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[29]/D
    0:06:05  453547.3      0.52     450.5       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[35]/D
    0:06:05  453556.3      0.52     450.5       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[24]/D
    0:06:05  453564.6      0.52     450.4       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[30]/D
    0:06:05  453565.9      0.52     450.3       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[30]/D
    0:06:05  453568.6      0.52     450.2       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[26]/D
    0:06:05  453577.3      0.52     450.2       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:06:05  453578.9      0.52     450.1       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[29]/D
    0:06:06  453582.4      0.52     449.9       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:06:06  453584.8      0.52     449.8       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[29]/D
    0:06:06  453585.9      0.52     449.8       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[32]/D
    0:06:06  453590.9      0.52     449.7       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[29]/D
    0:06:06  453594.1      0.52     449.7       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[26]/D
    0:06:06  453595.7      0.52     449.6       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[25]/D
    0:06:06  453600.2      0.52     449.5       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[31]/D
    0:06:06  453602.3      0.52     449.4       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[31]/D
    0:06:06  453603.7      0.52     449.4       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[32]/D
    0:06:06  453606.6      0.52     449.3       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[26]/D
    0:06:06  453610.6      0.52     449.3       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[33]/D
    0:06:06  453612.7      0.52     449.2       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:06:07  453614.6      0.52     449.2       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[29]/D
    0:06:07  453615.6      0.52     449.1       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[29]/D
    0:06:07  453615.6      0.52     449.1       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[36]/D
    0:06:07  453619.4      0.52     449.0       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[26]/D
    0:06:07  453623.9      0.52     449.0       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[31]/D
    0:06:07  453627.1      0.52     448.9       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[25]/D
    0:06:07  453630.0      0.52     448.7       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:06:07  453631.3      0.52     448.6       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[29]/D
    0:06:07  453634.0      0.52     448.6       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[26]/D
    0:06:07  453634.3      0.52     448.6       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[28]/D
    0:06:07  453639.6      0.52     448.4       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[27]/D
    0:06:08  453642.0      0.52     448.4       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[29]/D
    0:06:08  453645.2      0.52     448.3       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[31]/D
    0:06:08  453645.2      0.52     448.3       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[26]/D
    0:06:08  453646.5      0.52     448.3       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[25]/D
    0:06:08  453647.0      0.52     448.2       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[30]/D
    0:06:08  453653.2      0.52     448.1       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:06:08  453657.7      0.52     448.1       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[26]/D
    0:06:08  453663.0      0.52     448.0       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[38]/D
    0:06:08  453665.7      0.52     448.0       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[25]/D
    0:06:08  453669.6      0.52     447.9       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[29]/D
    0:06:08  453672.6      0.52     447.9       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[29]/D
    0:06:08  453672.0      0.52     447.9       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[26]/D
    0:06:09  453672.8      0.52     447.9       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[29]/D
    0:06:09  453675.0      0.52     447.7       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[28]/D
    0:06:09  453675.8      0.52     447.7       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[26]/D
    0:06:09  453677.6      0.52     447.7       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:06:09  453681.6      0.52     447.6       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[26]/D
    0:06:09  453684.0      0.52     447.5       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[30]/D
    0:06:09  453683.5      0.52     447.5       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[29]/D
    0:06:09  453687.7      0.52     447.4       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:06:09  453693.8      0.52     447.3       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[29]/D
    0:06:09  453694.1      0.52     447.2       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[31]/D
    0:06:09  453696.5      0.52     447.2       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[25]/D
    0:06:09  453701.0      0.52     447.1       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[29]/D
    0:06:10  453705.0      0.52     447.1       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:06:10  453705.0      0.52     446.9       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[29]/D
    0:06:10  453709.3      0.52     446.8       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[29]/D
    0:06:10  453710.3      0.52     446.7       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[38]/D
    0:06:10  453710.3      0.52     446.7       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[26]/D
    0:06:10  453713.3      0.52     446.6       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[26]/D
    0:06:10  453716.5      0.52     446.6       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[32]/D
    0:06:10  453718.1      0.52     446.5       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[26]/D
    0:06:10  453719.9      0.52     446.5       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[27]/D
    0:06:10  453722.0      0.52     446.3       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[35]/D
    0:06:10  453729.5      0.52     446.3       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[31]/D
    0:06:11  453733.2      0.52     446.2       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[35]/D
    0:06:11  453737.5      0.52     446.1       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:06:11  453739.9      0.52     446.0       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[32]/D
    0:06:11  453739.6      0.52     446.0       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[26]/D
    0:06:11  453742.0      0.52     445.9       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[29]/D
    0:06:11  453742.3      0.52     445.9       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[35]/D
    0:06:11  453747.8      0.52     446.0       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[30]/D
    0:06:11  453752.9      0.52     445.9       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[31]/D
    0:06:11  453757.7      0.52     445.9       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[25]/D
    0:06:11  453761.7      0.52     445.9       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[26]/D
    0:06:12  453762.5      0.52     445.8       0.0 path/path/path/genblk1.add_in_reg[37]/D
    0:06:12  453769.4      0.52     445.6       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:06:12  453772.6      0.52     445.5       0.0 path/path/path/genblk1.add_in_reg[37]/D
    0:06:12  453777.4      0.52     445.2       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:06:12  453780.3      0.52     445.2       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[23]/D
    0:06:12  453786.4      0.52     445.1       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[32]/D
    0:06:12  453792.8      0.52     445.0       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:06:12  453798.1      0.52     444.9       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[31]/D
    0:06:12  453797.6      0.52     444.9       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[32]/D
    0:06:12  453799.5      0.52     444.8       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[34]/D
    0:06:12  453802.4      0.52     444.7       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[33]/D
    0:06:12  453803.4      0.52     444.7       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[32]/D
    0:06:13  453804.0      0.52     444.6       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[31]/D
    0:06:13  453805.8      0.52     444.6       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[28]/D
    0:06:13  453806.9      0.52     444.6       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[29]/D
    0:06:13  453809.8      0.52     444.6       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[30]/D
    0:06:13  453812.8      0.52     444.5       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[38]/D
    0:06:13  453813.5      0.52     444.6       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[26]/D
    0:06:13  453817.8      0.52     444.6       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[31]/D
    0:06:13  453819.9      0.52     444.5       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[31]/D
    0:06:13  453821.0      0.52     444.4       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[26]/D
    0:06:13  453825.0      0.51     444.4       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[23]/D
    0:06:13  453828.2      0.51     444.3       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[28]/D
    0:06:13  453829.8      0.51     444.2       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[37]/D
    0:06:13  453832.7      0.51     444.1       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[28]/D
    0:06:14  453833.8      0.51     444.1       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:06:14  453836.4      0.51     444.0       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[25]/D
    0:06:14  453839.1      0.51     444.0       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[25]/D
    0:06:14  453845.7      0.51     443.9       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[27]/D
    0:06:14  453850.0      0.51     443.9       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[25]/D
    0:06:14  453851.3      0.51     443.8       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[32]/D
    0:06:14  453854.5      0.51     443.8       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[27]/D
    0:06:14  453855.8      0.51     443.6       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[31]/D
    0:06:14  453858.2      0.51     443.6       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[29]/D
    0:06:14  453864.4      0.51     443.5       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:06:14  453869.7      0.51     443.4       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:06:15  453872.3      0.51     443.4       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[26]/D
    0:06:15  453874.5      0.51     443.3       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[26]/D
    0:06:15  453876.1      0.51     443.3       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[31]/D
    0:06:15  453876.1      0.51     443.3       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:06:15  453880.3      0.51     443.3       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[30]/D
    0:06:15  453882.7      0.51     443.3       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:06:15  453885.1      0.51     443.4       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[26]/D
    0:06:15  453888.3      0.51     443.4       0.0 path/path/path/genblk1.add_in_reg[33]/D
    0:06:15  453889.1      0.51     443.3       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:06:15  453892.3      0.51     443.3       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[32]/D
    0:06:15  453893.6      0.51     443.3       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[30]/D
    0:06:16  453893.9      0.51     443.3       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[37]/D
    0:06:16  453895.2      0.51     443.2       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[29]/D
    0:06:16  453897.1      0.51     443.2       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[28]/D
    0:06:16  453900.0      0.51     443.1       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[37]/D
    0:06:16  453901.1      0.51     443.1       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[37]/D
    0:06:16  453903.2      0.51     443.0       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[25]/D
    0:06:16  453906.4      0.51     442.9       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[38]/D
    0:06:16  453910.1      0.51     442.9       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[29]/D
    0:06:16  453910.4      0.51     442.9       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[30]/D
    0:06:16  453912.0      0.51     442.8       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[29]/D
    0:06:16  453916.5      0.51     442.7       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[36]/D
    0:06:16  453919.2      0.51     442.6       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[29]/D
    0:06:17  453920.5      0.51     442.6       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[28]/D
    0:06:17  453922.9      0.51     442.5       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[33]/D
    0:06:17  453925.3      0.51     442.5       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[31]/D
    0:06:17  453926.3      0.51     442.5       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[26]/D
    0:06:17  453928.5      0.51     442.4       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[28]/D
    0:06:17  453929.0      0.51     442.3       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[26]/D
    0:06:17  453933.2      0.51     442.2       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[29]/D
    0:06:17  453933.8      0.51     442.2       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[29]/D
    0:06:17  453935.4      0.51     442.2       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[29]/D
    0:06:17  453941.5      0.51     442.1       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[27]/D
    0:06:18  453941.8      0.51     442.1       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[29]/D
    0:06:18  453945.0      0.51     442.1       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[25]/D
    0:06:18  453946.8      0.51     442.0       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[26]/D
    0:06:19  453946.3      0.51     442.0       0.0                          
    0:06:19  453866.5      0.51     441.9       0.0                          
    0:06:19  453797.6      0.51     441.9       0.0                          
    0:06:20  453739.3      0.51     441.9       0.0                          
    0:06:20  453683.5      0.51     441.8       0.0                          
    0:06:20  453631.9      0.51     441.8       0.0                          
    0:06:20  453559.8      0.51     441.8       0.0                          
    0:06:21  453486.4      0.51     441.7       0.0                          
    0:06:21  453411.4      0.51     441.7       0.0                          
    0:06:21  453334.0      0.51     441.7       0.0                          
    0:06:21  453255.2      0.51     441.7       0.0                          
    0:06:24  453174.4      0.51     441.6       0.0                          
    0:06:34  453137.4      0.51     441.6       0.0                          
    0:06:34  453057.6      0.51     441.6       0.0                          
    0:06:34  452977.0      0.51     441.6       0.0                          
    0:06:35  452895.6      0.51     441.5       0.0                          
    0:06:35  452822.4      0.51     441.5       0.0                          
    0:06:35  452747.7      0.51     441.5       0.0                          
    0:06:36  452670.3      0.51     441.5       0.0                          
    0:06:36  452593.1      0.51     441.5       0.0                          
    0:06:36  452509.9      0.51     441.4       0.0                          
    0:06:36  452434.9      0.51     441.4       0.0                          
    0:06:37  452356.4      0.51     441.4       0.0                          
    0:06:37  452282.2      0.51     441.4       0.0                          
    0:06:37  452205.6      0.51     441.4       0.0                          
    0:06:38  452130.8      0.51     441.4       0.0                          
    0:06:38  452053.7      0.51     441.4       0.0                          
    0:06:38  451977.9      0.51     441.4       0.0                          
    0:06:39  451903.7      0.51     441.4       0.0                          
    0:06:39  451824.1      0.51     441.4       0.0                          
    0:06:39  451747.5      0.51     441.4       0.0                          
    0:06:39  451670.1      0.51     441.4       0.0                          
    0:06:40  451594.0      0.51     441.2       0.0                          
    0:06:40  451511.6      0.51     441.2       0.0                          
    0:06:41  451393.5      0.51     441.2       0.0                          
    0:06:41  451283.4      0.51     441.2       0.0                          
    0:06:42  451171.6      0.51     441.2       0.0                          
    0:06:42  451061.5      0.51     441.2       0.0                          
    0:06:43  450949.8      0.51     441.2       0.0                          
    0:06:43  450838.1      0.51     441.2       0.0                          
    0:06:44  450727.9      0.51     441.2       0.0                          
    0:06:44  450616.2      0.51     441.2       0.0                          
    0:06:45  450506.1      0.51     441.2       0.0                          
    0:06:45  450394.4      0.51     441.2       0.0                          
    0:06:46  450284.3      0.51     441.2       0.0                          
    0:06:46  450172.5      0.51     441.2       0.0                          
    0:06:47  450061.6      0.51     441.2       0.0                          
    0:06:47  449950.7      0.51     441.2       0.0                          
    0:06:48  449839.8      0.51     441.2       0.0                          
    0:06:48  449728.9      0.51     441.2       0.0                          
    0:06:49  449616.3      0.51     441.2       0.0                          
    0:06:49  449505.4      0.51     441.2       0.0                          
    0:06:50  449394.5      0.51     441.2       0.0                          
    0:06:50  449276.4      0.51     441.2       0.0                          
    0:06:50  449153.5      0.51     441.2       0.0                          
    0:06:51  449029.0      0.51     441.2       0.0                          
    0:06:51  448914.1      0.51     441.2       0.0                          
    0:06:52  448779.2      0.51     441.2       0.0                          
    0:06:52  448661.9      0.51     441.2       0.0                          
    0:06:53  448539.0      0.51     441.2       0.0                          
    0:06:53  448410.6      0.51     441.2       0.0                          
    0:06:54  448295.6      0.51     441.2       0.0                          
    0:06:54  448161.6      0.51     441.2       0.0                          
    0:06:54  448044.3      0.51     441.2       0.0                          
    0:06:55  447923.0      0.51     441.2       0.0                          
    0:06:55  447791.3      0.51     441.2       0.0                          
    0:06:56  447678.0      0.51     441.2       0.0                          
    0:06:56  447544.7      0.51     441.2       0.0                          
    0:06:57  447420.2      0.51     441.2       0.0                          
    0:06:57  447305.3      0.51     441.2       0.0                          
    0:06:58  447170.5      0.51     441.2       0.0                          
    0:06:58  447053.2      0.51     441.2       0.0                          
    0:06:59  446930.3      0.51     441.2       0.0                          
    0:06:59  446801.8      0.51     441.2       0.0                          
    0:07:00  446693.5      0.51     441.2       0.0                          
    0:07:00  446577.8      0.51     441.2       0.0                          
    0:07:01  446533.9      0.51     441.2       0.0                          
    0:07:01  446529.1      0.51     441.2       0.0                          
    0:07:01  446526.7      0.51     441.2       0.0                          
    0:07:03  446523.8      0.51     441.2       0.0                          
    0:07:03  446520.9      0.51     441.2       0.0                          
    0:07:04  446503.9      0.51     441.2       0.0                          
    0:07:04  446502.3      0.51     441.2       0.0                          
    0:07:04  446500.4      0.51     441.2       0.0                          
    0:07:05  446499.9      0.51     441.2       0.0                          
    0:07:05  446499.3      0.51     441.2       0.0                          
    0:07:05  446497.8      0.51     441.2       0.0                          
    0:07:06  446494.8      0.51     441.2       0.0                          
    0:07:07  446493.2      0.51     441.2       0.0                          
    0:07:07  446491.6      0.51     441.2       0.0                          
    0:07:07  446489.8      0.51     441.2       0.0                          
    0:07:08  446487.4      0.51     441.2       0.0                          
    0:07:13  446486.6      0.51     441.2       0.0                          
    0:07:16  446481.0      0.51     441.2       0.0                          
    0:07:17  446455.5      0.51     441.2       0.0                          
    0:07:17  446450.4      0.51     441.2       0.0                          
    0:07:19  446447.2      0.51     441.2       0.0                          
    0:07:20  446355.4      0.52     443.5       0.0                          
    0:07:20  446351.7      0.52     443.7       0.0                          
    0:07:20  446351.7      0.52     443.7       0.0                          
    0:07:20  446351.7      0.52     443.7       0.0                          
    0:07:21  446351.7      0.52     443.7       0.0                          
    0:07:21  446351.7      0.52     443.7       0.0                          
    0:07:21  446351.7      0.52     443.7       0.0                          
    0:07:21  446360.5      0.52     443.1       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[27]/D
    0:07:21  446366.6      0.52     442.5       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[25]/D
    0:07:21  446369.8      0.52     442.3       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[36]/D
    0:07:21  446374.9      0.51     441.9       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[36]/D
    0:07:21  446385.5      0.51     441.3       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[25]/D
    0:07:21  446388.4      0.51     441.2       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[25]/D
    0:07:22  446393.5      0.51     441.1       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[29]/D
    0:07:22  446396.1      0.51     441.1       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[29]/D
    0:07:22  446401.7      0.51     440.9       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[26]/D
    0:07:22  446401.7      0.51     440.9       0.0                          
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'mvm_32_32_20_1' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'path/genblk1[12].path/path/reset': 1821 load(s), 1 driver(s)
     Net 'path/genblk1[1].path/genblk1.Vec_y_Mem/Incr/clk': 50697 load(s), 1 driver(s)
1
report_area
 
****************************************
Report : area
Design : mvm_32_32_20_1
Version: J-2014.09-SP5-2
Date   : Thu Dec  3 12:02:40 2015
****************************************

Information: Updating design information... (UID-85)
Warning: Design 'mvm_32_32_20_1' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)

Number of ports:                           66
Number of nets:                            66
Number of cells:                            1
Number of combinational cells:              0
Number of sequential cells:                 0
Number of macros/black boxes:               0
Number of buf/inv:                          0
Number of references:                       1

Combinational area:             211298.697215
Buf/Inv area:                    10255.097966
Noncombinational area:          235103.027813
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                446401.725028
Total area:                 undefined
1
report_power
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -analysis_effort low
Design : mvm_32_32_20_1
Version: J-2014.09-SP5-2
Date   : Thu Dec  3 12:02:59 2015
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
mvm_32_32_20_1         5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  = 298.3036 mW   (89%)
  Net Switching Power  =  35.5921 mW   (11%)
                         ---------
Total Dynamic Power    = 333.8957 mW  (100%)

Cell Leakage Power     =   9.2644 mW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register       2.8318e+05        2.6333e+03        3.9933e+06        2.8981e+05  (  84.45%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational  1.5127e+04        3.2955e+04        5.2710e+06        5.3355e+04  (  15.55%)
--------------------------------------------------------------------------------------------------
Total          2.9831e+05 uW     3.5588e+04 uW     9.2644e+06 nW     3.4317e+05 uW
1
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : mvm_32_32_20_1
Version: J-2014.09-SP5-2
Date   : Thu Dec  3 12:02:59 2015
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: path/genblk1[13].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[13]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: path/genblk1[13].path/path/genblk1.add_in_reg[29]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_32_32_20_1     5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  path/genblk1[13].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[13]/CK (DFF_X1)
                                                          0.00 #     0.00 r
  path/genblk1[13].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[13]/Q (DFF_X1)
                                                          0.09       0.09 r
  path/genblk1[13].path/Mat_a_Mem/Mem/data_out_tri[13]/Z (TBUF_X4)
                                                          0.13       0.22 f
  path/genblk1[13].path/Mat_a_Mem/Mem/data_out[13] (memory_b20_SIZE32_LOGSIZE5_38)
                                                          0.00       0.22 f
  path/genblk1[13].path/Mat_a_Mem/data_out[13] (seqMemory_b20_SIZE32_38)
                                                          0.00       0.22 f
  path/genblk1[13].path/path/in0[13] (mac_b20_g1_19)      0.00       0.22 f
  path/genblk1[13].path/path/mult_21/a[13] (mac_b20_g1_19_DW_mult_tc_1)
                                                          0.00       0.22 f
  path/genblk1[13].path/path/mult_21/U1971/Z (XOR2_X1)
                                                          0.10       0.32 f
  path/genblk1[13].path/path/mult_21/U1560/ZN (NAND2_X1)
                                                          0.03       0.35 r
  path/genblk1[13].path/path/mult_21/U1190/Z (CLKBUF_X3)
                                                          0.06       0.41 r
  path/genblk1[13].path/path/mult_21/U1860/ZN (OAI22_X1)
                                                          0.05       0.45 f
  path/genblk1[13].path/path/mult_21/U628/CO (HA_X1)      0.06       0.51 f
  path/genblk1[13].path/path/mult_21/U620/CO (FA_X1)      0.09       0.60 f
  path/genblk1[13].path/path/mult_21/U612/CO (FA_X1)      0.11       0.71 f
  path/genblk1[13].path/path/mult_21/U604/S (FA_X1)       0.13       0.84 f
  path/genblk1[13].path/path/mult_21/U603/S (FA_X1)       0.14       0.97 r
  path/genblk1[13].path/path/mult_21/U1483/ZN (NAND2_X1)
                                                          0.04       1.01 f
  path/genblk1[13].path/path/mult_21/U1387/ZN (INV_X1)
                                                          0.03       1.04 r
  path/genblk1[13].path/path/mult_21/U1386/ZN (AOI21_X1)
                                                          0.03       1.07 f
  path/genblk1[13].path/path/mult_21/U1675/ZN (OAI21_X1)
                                                          0.05       1.12 r
  path/genblk1[13].path/path/mult_21/U1212/ZN (AOI21_X1)
                                                          0.04       1.16 f
  path/genblk1[13].path/path/mult_21/U1275/ZN (OAI21_X1)
                                                          0.10       1.26 r
  path/genblk1[13].path/path/mult_21/U2042/ZN (AOI21_X1)
                                                          0.04       1.30 f
  path/genblk1[13].path/path/mult_21/U1267/ZN (XNOR2_X1)
                                                          0.06       1.36 f
  path/genblk1[13].path/path/mult_21/product[29] (mac_b20_g1_19_DW_mult_tc_1)
                                                          0.00       1.36 f
  path/genblk1[13].path/path/genblk1.add_in_reg[29]/D (DFF_X1)
                                                          0.01       1.37 f
  data arrival time                                                  1.37

  clock clk (rise edge)                                   0.90       0.90
  clock network delay (ideal)                             0.00       0.90
  path/genblk1[13].path/path/genblk1.add_in_reg[29]/CK (DFF_X1)
                                                          0.00       0.90 r
  library setup time                                     -0.04       0.86
  data required time                                                 0.86
  --------------------------------------------------------------------------
  data required time                                                 0.86
  data arrival time                                                 -1.37
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.51


1
write -f verilog $TOP_MOD_NAME -output gates.v -hierarchy
Writing verilog file '/home/home5/lfolkerts/ese507/Project2/Project3/src/tmp/gates.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 31 nets to module multipath_k32_p32_b20_g1 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
quit

Thank you...
