# Generated by Yosys 0.12+54 (git sha1 59a715034, clang 10.0.0-4ubuntu1 -fPIC -Os)
autoidx 3283
attribute \keep 1
attribute \top 1
attribute \src "rvfi_testbench.sv:15.1-68.10"
module \rvfi_testbench
  wire width 8 $add$rvfi_testbench.sv:36$9_Y
  wire $auto$opt_reduce.cc:134:opt_mux$2973
  wire $auto$opt_reduce.cc:134:opt_mux$2979
  wire $auto$opt_reduce.cc:134:opt_mux$2981
  wire $auto$opt_reduce.cc:134:opt_mux$2983
  wire $auto$opt_reduce.cc:134:opt_mux$2985
  wire $auto$opt_reduce.cc:134:opt_mux$2987
  wire $auto$opt_reduce.cc:134:opt_mux$2989
  wire $auto$rtlil.cc:3097:Anyseq$2997
  wire $auto$rtlil.cc:3097:Anyseq$2999
  wire $auto$rtlil.cc:3097:Anyseq$3001
  wire $auto$rtlil.cc:3097:Anyseq$3003
  wire $auto$rtlil.cc:3097:Anyseq$3005
  wire $auto$rtlil.cc:3097:Anyseq$3007
  wire $auto$rtlil.cc:3097:Anyseq$3009
  wire $auto$rtlil.cc:3097:Anyseq$3011
  wire $auto$rtlil.cc:3097:Anyseq$3013
  wire $auto$rtlil.cc:3097:Anyseq$3015
  wire $auto$rtlil.cc:3097:Anyseq$3017
  wire $auto$rtlil.cc:3097:Anyseq$3019
  wire $auto$rtlil.cc:3097:Anyseq$3021
  wire $auto$rtlil.cc:3097:Anyseq$3023
  wire $auto$rtlil.cc:3097:Anyseq$3025
  wire $auto$rtlil.cc:3097:Anyseq$3027
  wire $auto$rtlil.cc:3097:Anyseq$3029
  wire $auto$rtlil.cc:3097:Anyseq$3031
  wire $auto$rtlil.cc:3097:Anyseq$3033
  wire $auto$rtlil.cc:3097:Anyseq$3035
  wire $auto$rtlil.cc:3097:Anyseq$3037
  wire $auto$rtlil.cc:3097:Anyseq$3039
  wire $auto$rtlil.cc:3097:Anyseq$3041
  wire $auto$rtlil.cc:3097:Anyseq$3043
  wire $auto$rtlil.cc:3097:Anyseq$3045
  wire $auto$rtlil.cc:3097:Anyseq$3047
  wire $auto$rtlil.cc:3097:Anyseq$3049
  wire $auto$rtlil.cc:3097:Anyseq$3051
  wire $auto$rtlil.cc:3097:Anyseq$3053
  wire $auto$rtlil.cc:3097:Anyseq$3055
  wire $auto$rtlil.cc:3097:Anyseq$3057
  wire $auto$rtlil.cc:3097:Anyseq$3059
  wire $auto$rtlil.cc:3097:Anyseq$3061
  wire $auto$rtlil.cc:3097:Anyseq$3063
  wire $auto$rtlil.cc:3097:Anyseq$3065
  wire $auto$rtlil.cc:3097:Anyseq$3067
  wire $auto$rtlil.cc:3097:Anyseq$3069
  wire $auto$rtlil.cc:3097:Anyseq$3071
  wire $auto$rtlil.cc:3097:Anyseq$3073
  wire $auto$rtlil.cc:3097:Anyseq$3075
  wire $auto$rtlil.cc:3097:Anyseq$3077
  wire $auto$rtlil.cc:3097:Anyseq$3079
  wire $auto$rtlil.cc:3097:Anyseq$3081
  wire $auto$rtlil.cc:3097:Anyseq$3083
  wire $auto$rtlil.cc:3097:Anyseq$3085
  wire $auto$rtlil.cc:3097:Anyseq$3087
  wire $auto$rtlil.cc:3097:Anyseq$3089
  wire $auto$rtlil.cc:3097:Anyseq$3091
  wire $auto$rtlil.cc:3097:Anyseq$3093
  wire $auto$rtlil.cc:3097:Anyseq$3095
  wire $auto$rtlil.cc:3097:Anyseq$3097
  wire $auto$rtlil.cc:3097:Anyseq$3099
  wire $auto$rtlil.cc:3097:Anyseq$3101
  wire $auto$rtlil.cc:3097:Anyseq$3103
  wire $auto$rtlil.cc:3097:Anyseq$3105
  wire $auto$rtlil.cc:3097:Anyseq$3107
  wire $auto$rtlil.cc:3097:Anyseq$3109
  wire $auto$rtlil.cc:3097:Anyseq$3111
  wire $auto$rtlil.cc:3097:Anyseq$3113
  wire $auto$rtlil.cc:3097:Anyseq$3115
  wire $auto$rtlil.cc:3097:Anyseq$3117
  wire $auto$rtlil.cc:3097:Anyseq$3119
  wire $auto$rtlil.cc:3097:Anyseq$3121
  wire $auto$rtlil.cc:3097:Anyseq$3123
  wire $auto$rtlil.cc:3097:Anyseq$3125
  wire $auto$rtlil.cc:3097:Anyseq$3127
  wire $auto$rtlil.cc:3097:Anyseq$3129
  wire $auto$rtlil.cc:3097:Anyseq$3131
  wire $auto$rtlil.cc:3097:Anyseq$3133
  wire $auto$rtlil.cc:3097:Anyseq$3135
  wire $auto$rtlil.cc:3097:Anyseq$3137
  wire $auto$rtlil.cc:3097:Anyseq$3139
  wire $auto$rtlil.cc:3097:Anyseq$3141
  wire $auto$rtlil.cc:3097:Anyseq$3143
  wire $auto$rtlil.cc:3097:Anyseq$3145
  wire $auto$rtlil.cc:3097:Anyseq$3147
  wire $auto$rtlil.cc:3097:Anyseq$3149
  wire $auto$rtlil.cc:3097:Anyseq$3151
  wire $auto$rtlil.cc:3097:Anyseq$3153
  wire $auto$rtlil.cc:3097:Anyseq$3155
  wire $auto$rtlil.cc:3097:Anyseq$3157
  wire $auto$rtlil.cc:3097:Anyseq$3159
  wire $auto$rtlil.cc:3097:Anyseq$3161
  wire width 4 $auto$rtlil.cc:3097:Anyseq$3163
  wire width 3 $auto$rtlil.cc:3097:Anyseq$3165
  wire width 3 $auto$rtlil.cc:3097:Anyseq$3167
  wire $auto$rtlil.cc:3097:Anyseq$3169
  wire $auto$rtlil.cc:3097:Anyseq$3171
  wire width 4 $auto$rtlil.cc:3097:Anyseq$3173
  wire width 3 $auto$rtlil.cc:3097:Anyseq$3175
  wire width 3 $auto$rtlil.cc:3097:Anyseq$3177
  wire $auto$rtlil.cc:3097:Anyseq$3179
  wire width 4 $auto$rtlil.cc:3097:Anyseq$3181
  wire width 3 $auto$rtlil.cc:3097:Anyseq$3183
  wire $auto$rtlil.cc:3097:Anyseq$3185
  wire width 4 $auto$rtlil.cc:3097:Anyseq$3187
  wire width 3 $auto$rtlil.cc:3097:Anyseq$3189
  wire $auto$rtlil.cc:3097:Anyseq$3191
  wire width 4 $auto$rtlil.cc:3097:Anyseq$3193
  wire width 3 $auto$rtlil.cc:3097:Anyseq$3195
  wire $auto$rtlil.cc:3097:Anyseq$3197
  wire width 4 $auto$rtlil.cc:3097:Anyseq$3199
  wire width 3 $auto$rtlil.cc:3097:Anyseq$3201
  wire $auto$rtlil.cc:3097:Anyseq$3203
  wire $auto$rtlil.cc:3097:Anyseq$3205
  wire width 4 $auto$rtlil.cc:3097:Anyseq$3207
  wire width 3 $auto$rtlil.cc:3097:Anyseq$3209
  wire width 3 $auto$rtlil.cc:3097:Anyseq$3211
  wire $auto$rtlil.cc:3097:Anyseq$3213
  wire $auto$rtlil.cc:3097:Anyseq$3215
  wire width 4 $auto$rtlil.cc:3097:Anyseq$3217
  wire width 3 $auto$rtlil.cc:3097:Anyseq$3219
  wire width 3 $auto$rtlil.cc:3097:Anyseq$3221
  wire $auto$rtlil.cc:3097:Anyseq$3223
  wire $auto$rtlil.cc:3097:Anyseq$3225
  wire width 4 $auto$rtlil.cc:3097:Anyseq$3227
  wire width 5 $auto$rtlil.cc:3097:Anyseq$3229
  wire width 3 $auto$rtlil.cc:3097:Anyseq$3231
  wire width 3 $auto$rtlil.cc:3097:Anyseq$3233
  wire $auto$rtlil.cc:3097:Anyseq$3235
  wire $auto$rtlil.cc:3097:Anyseq$3237
  wire width 4 $auto$rtlil.cc:3097:Anyseq$3239
  wire width 5 $auto$rtlil.cc:3097:Anyseq$3241
  wire width 3 $auto$rtlil.cc:3097:Anyseq$3243
  wire width 3 $auto$rtlil.cc:3097:Anyseq$3245
  wire $auto$rtlil.cc:3097:Anyseq$3247
  wire $auto$rtlil.cc:3097:Anyseq$3249
  wire width 32 $auto$rtlil.cc:3097:Anyseq$3251
  wire width 32 $auto$rtlil.cc:3097:Anyseq$3253
  wire width 32 $auto$rtlil.cc:3097:Anyseq$3255
  wire $auto$rtlil.cc:3097:Anyseq$3257
  wire width 32 $auto$rtlil.cc:3097:Anyseq$3259
  wire width 5 $auto$rtlil.cc:3097:Anyseq$3261
  wire width 32 $auto$rtlil.cc:3097:Anyseq$3263
  wire width 5 $auto$rtlil.cc:3097:Anyseq$3265
  wire width 32 $auto$rtlil.cc:3097:Anyseq$3267
  wire width 32 $auto$rtlil.cc:3097:Anyseq$3269
  wire width 32 $auto$rtlil.cc:3097:Anyseq$3271
  wire width 32 $auto$rtlil.cc:3097:Anyseq$3273
  wire width 5 $auto$rtlil.cc:3097:Anyseq$3275
  wire width 32 $auto$rtlil.cc:3097:Anyseq$3277
  wire width 3 $auto$rtlil.cc:3097:Anyseq$3279
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 2 $auto$wreduce.cc:454:run$2991
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:221.47-221.84|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  attribute \unused_bits "32"
  wire width 33 signed $auto$wreduce.cc:454:run$2992
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:241.39-241.76|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 32 $auto$wreduce.cc:454:run$2993
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:248.39-248.80|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 32 $auto$wreduce.cc:454:run$2994
  attribute \src "rvfi_testbench.sv:36.41-36.57"
  wire width 32 $auto$wreduce.cc:454:run$2995
  attribute \src "rvfi_testbench.sv:29.19-29.38"
  wire $eq$rvfi_testbench.sv:29$3_Y
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:123.3-181.6"
  wire $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:130$32_CHECK[0:0]$101
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:123.3-181.6"
  wire $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:130$32_EN[0:0]$102
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:123.3-181.6"
  wire $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:133$33_CHECK[0:0]$103
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:123.3-181.6"
  wire $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:133$33_EN[0:0]$104
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:123.3-181.6"
  wire $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:134$34_CHECK[0:0]$105
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:123.3-181.6"
  wire $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:135$35_CHECK[0:0]$107
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:123.3-181.6"
  wire $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:136$36_CHECK[0:0]$109
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:123.3-181.6"
  wire $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:143$37_CHECK[0:0]$111
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:123.3-181.6"
  wire $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:143$37_EN[0:0]$112
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:123.3-181.6"
  wire $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:146$38_CHECK[0:0]$113
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:123.3-181.6"
  wire $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:146$38_EN[0:0]$114
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:123.3-181.6"
  wire $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:150$39_CHECK[0:0]$115
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:123.3-181.6"
  wire $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:150$39_EN[0:0]$116
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:123.3-181.6"
  wire $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:154$41_CHECK[0:0]$119
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:123.3-181.6"
  wire $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:154$41_EN[0:0]$120
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:123.3-181.6"
  wire $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:156$42_CHECK[0:0]$121
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:123.3-181.6"
  wire $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:157$43_CHECK[0:0]$123
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:123.3-181.6"
  wire $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:160$44_CHECK[0:0]$125
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:123.3-181.6"
  wire $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:160$44_EN[0:0]$126
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:123.3-181.6"
  wire $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:168$47_CHECK[0:0]$131
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:123.3-181.6"
  wire $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:168$47_EN[0:0]$132
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:123.3-181.6"
  wire $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:168$52_CHECK[0:0]$141
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:123.3-181.6"
  wire $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:168$52_EN[0:0]$142
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:123.3-181.6"
  wire $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:168$57_CHECK[0:0]$151
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:123.3-181.6"
  wire $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:168$57_EN[0:0]$152
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:123.3-181.6"
  wire $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:168$62_CHECK[0:0]$161
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:123.3-181.6"
  wire $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:168$62_EN[0:0]$162
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:123.3-181.6"
  wire $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:169$48_CHECK[0:0]$133
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:123.3-181.6"
  wire $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:169$53_CHECK[0:0]$143
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:123.3-181.6"
  wire $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:169$58_CHECK[0:0]$153
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:123.3-181.6"
  wire $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:169$63_CHECK[0:0]$163
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:123.3-181.6"
  wire $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:172$49_CHECK[0:0]$135
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:123.3-181.6"
  wire $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:172$49_EN[0:0]$136
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:123.3-181.6"
  wire $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:172$54_CHECK[0:0]$145
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:123.3-181.6"
  wire $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:172$54_EN[0:0]$146
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:123.3-181.6"
  wire $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:172$59_CHECK[0:0]$155
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:123.3-181.6"
  wire $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:172$59_EN[0:0]$156
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:123.3-181.6"
  wire $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:172$64_CHECK[0:0]$165
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:123.3-181.6"
  wire $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:172$64_EN[0:0]$166
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:123.3-181.6"
  wire $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:176$65_CHECK[0:0]$167
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:123.3-181.6"
  wire $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:176$65_EN[0:0]$168
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:135.13-135.25"
  wire $flatten\checker_inst.$eq$rvfi_insn_check.sv:135$181_Y
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:136.13-136.26"
  wire $flatten\checker_inst.$eq$rvfi_insn_check.sv:136$182_Y
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:137.13-137.27"
  wire $flatten\checker_inst.$eq$rvfi_insn_check.sv:137$183_Y
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:143.10-143.23"
  wire $flatten\checker_inst.$eq$rvfi_insn_check.sv:143$184_Y
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:144.14-144.28"
  wire $flatten\checker_inst.$eq$rvfi_insn_check.sv:144$185_Y
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:146.10-146.23"
  wire $flatten\checker_inst.$eq$rvfi_insn_check.sv:146$186_Y
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:147.14-147.28"
  wire $flatten\checker_inst.$eq$rvfi_insn_check.sv:147$187_Y
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:156.14-156.37"
  wire $flatten\checker_inst.$eq$rvfi_insn_check.sv:156$193_Y
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:157.14-157.39"
  wire $flatten\checker_inst.$eq$rvfi_insn_check.sv:157$194_Y
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:158.47-158.72"
  wire $flatten\checker_inst.$eq$rvfi_insn_check.sv:158$195_Y
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:161.48-161.73"
  wire $flatten\checker_inst.$eq$rvfi_insn_check.sv:161$199_Y
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:170.16-170.58"
  wire $flatten\checker_inst.$eq$rvfi_insn_check.sv:170$203_Y
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:170.16-170.58"
  wire $flatten\checker_inst.$eq$rvfi_insn_check.sv:170$205_Y
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:170.16-170.58"
  wire $flatten\checker_inst.$eq$rvfi_insn_check.sv:170$207_Y
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:170.16-170.58"
  wire $flatten\checker_inst.$eq$rvfi_insn_check.sv:170$209_Y
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:178.13-178.30"
  wire $flatten\checker_inst.$eq$rvfi_insn_check.sv:178$210_Y
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:130.8-130.23"
  wire $flatten\checker_inst.$logic_and$rvfi_insn_check.sv:130$177_Y
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:130.8-130.14"
  wire $flatten\checker_inst.$logic_not$rvfi_insn_check.sv:130$176_Y
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:160.11-160.43"
  wire $flatten\checker_inst.$logic_or$rvfi_insn_check.sv:160$198_Y
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:150.11-150.29"
  wire $flatten\checker_inst.$ne$rvfi_insn_check.sv:150$189_Y
  wire $flatten\checker_inst.$procmux$1002_Y
  wire $flatten\checker_inst.$procmux$1004_Y
  wire $flatten\checker_inst.$procmux$1007_Y
  wire $flatten\checker_inst.$procmux$1013_Y
  wire $flatten\checker_inst.$procmux$1015_Y
  wire $flatten\checker_inst.$procmux$1018_Y
  wire $flatten\checker_inst.$procmux$1024_Y
  wire $flatten\checker_inst.$procmux$1026_Y
  wire $flatten\checker_inst.$procmux$1029_Y
  wire $flatten\checker_inst.$procmux$1083_Y
  wire $flatten\checker_inst.$procmux$1088_Y
  wire $flatten\checker_inst.$procmux$1091_Y
  wire $flatten\checker_inst.$procmux$1097_Y
  wire $flatten\checker_inst.$procmux$1102_Y
  wire $flatten\checker_inst.$procmux$1105_Y
  wire $flatten\checker_inst.$procmux$1125_Y
  wire $flatten\checker_inst.$procmux$1130_Y
  wire $flatten\checker_inst.$procmux$1133_Y
  wire $flatten\checker_inst.$procmux$1139_Y
  wire $flatten\checker_inst.$procmux$1141_Y
  wire $flatten\checker_inst.$procmux$1144_Y
  wire $flatten\checker_inst.$procmux$1150_Y
  wire $flatten\checker_inst.$procmux$1152_Y
  wire $flatten\checker_inst.$procmux$1155_Y
  wire $flatten\checker_inst.$procmux$1161_Y
  wire $flatten\checker_inst.$procmux$1167_Y
  wire $flatten\checker_inst.$procmux$457_Y
  wire $flatten\checker_inst.$procmux$463_Y
  wire $flatten\checker_inst.$procmux$475_Y
  wire $flatten\checker_inst.$procmux$487_Y
  wire $flatten\checker_inst.$procmux$499_Y
  wire $flatten\checker_inst.$procmux$504_Y
  wire $flatten\checker_inst.$procmux$507_Y
  wire $flatten\checker_inst.$procmux$512_Y
  wire $flatten\checker_inst.$procmux$515_Y
  wire $flatten\checker_inst.$procmux$520_Y
  wire $flatten\checker_inst.$procmux$523_Y
  wire $flatten\checker_inst.$procmux$528_Y
  wire $flatten\checker_inst.$procmux$531_Y
  wire $flatten\checker_inst.$procmux$537_Y
  wire $flatten\checker_inst.$procmux$539_Y
  wire $flatten\checker_inst.$procmux$542_Y
  wire $flatten\checker_inst.$procmux$548_Y
  wire $flatten\checker_inst.$procmux$550_Y
  wire $flatten\checker_inst.$procmux$553_Y
  wire $flatten\checker_inst.$procmux$581_Y
  wire $flatten\checker_inst.$procmux$584_Y
  wire $flatten\checker_inst.$procmux$590_Y
  wire $flatten\checker_inst.$procmux$593_Y
  wire $flatten\checker_inst.$procmux$608_Y
  wire $flatten\checker_inst.$procmux$611_Y
  wire $flatten\checker_inst.$procmux$626_Y
  wire $flatten\checker_inst.$procmux$629_Y
  wire $flatten\checker_inst.$procmux$635_Y
  wire $flatten\checker_inst.$procmux$637_Y
  wire $flatten\checker_inst.$procmux$640_Y
  wire $flatten\checker_inst.$procmux$646_Y
  wire $flatten\checker_inst.$procmux$648_Y
  wire $flatten\checker_inst.$procmux$651_Y
  wire $flatten\checker_inst.$procmux$705_Y
  wire $flatten\checker_inst.$procmux$710_Y
  wire $flatten\checker_inst.$procmux$713_Y
  wire $flatten\checker_inst.$procmux$719_Y
  wire $flatten\checker_inst.$procmux$724_Y
  wire $flatten\checker_inst.$procmux$727_Y
  wire $flatten\checker_inst.$procmux$747_Y
  wire $flatten\checker_inst.$procmux$752_Y
  wire $flatten\checker_inst.$procmux$755_Y
  wire $flatten\checker_inst.$procmux$761_Y
  wire $flatten\checker_inst.$procmux$763_Y
  wire $flatten\checker_inst.$procmux$766_Y
  wire $flatten\checker_inst.$procmux$772_Y
  wire $flatten\checker_inst.$procmux$774_Y
  wire $flatten\checker_inst.$procmux$777_Y
  wire $flatten\checker_inst.$procmux$831_Y
  wire $flatten\checker_inst.$procmux$836_Y
  wire $flatten\checker_inst.$procmux$839_Y
  wire $flatten\checker_inst.$procmux$845_Y
  wire $flatten\checker_inst.$procmux$850_Y
  wire $flatten\checker_inst.$procmux$853_Y
  wire $flatten\checker_inst.$procmux$873_Y
  wire $flatten\checker_inst.$procmux$878_Y
  wire $flatten\checker_inst.$procmux$881_Y
  wire $flatten\checker_inst.$procmux$887_Y
  wire $flatten\checker_inst.$procmux$889_Y
  wire $flatten\checker_inst.$procmux$892_Y
  wire $flatten\checker_inst.$procmux$898_Y
  wire $flatten\checker_inst.$procmux$900_Y
  wire $flatten\checker_inst.$procmux$903_Y
  wire $flatten\checker_inst.$procmux$957_Y
  wire $flatten\checker_inst.$procmux$962_Y
  wire $flatten\checker_inst.$procmux$965_Y
  wire $flatten\checker_inst.$procmux$971_Y
  wire $flatten\checker_inst.$procmux$976_Y
  wire $flatten\checker_inst.$procmux$979_Y
  attribute \src "rvfi_testbench.sv:39.18-57.3|insn_lhu.v:54.24-54.36|rvfi_insn_check.sv:66.17-90.4"
  wire width 32 $flatten\checker_inst.\insn_spec.$and$insn_lhu.v:54$267_Y
  attribute \src "rvfi_testbench.sv:39.18-57.3|insn_lhu.v:47.54-47.76|rvfi_insn_check.sv:66.17-90.4"
  wire $flatten\checker_inst.\insn_spec.$eq$insn_lhu.v:47$256_Y
  attribute \src "rvfi_testbench.sv:39.18-57.3|insn_lhu.v:47.80-47.106|rvfi_insn_check.sv:66.17-90.4"
  wire $flatten\checker_inst.\insn_spec.$eq$insn_lhu.v:47$258_Y
  attribute \src "rvfi_testbench.sv:39.18-57.3|insn_lhu.v:47.23-47.76|rvfi_insn_check.sv:66.17-90.4"
  wire $flatten\checker_inst.\insn_spec.$logic_and$insn_lhu.v:47$257_Y
  attribute \src "rvfi_testbench.sv:39.18-57.3|insn_lhu.v:46.43-46.65|rvfi_insn_check.sv:66.17-90.4"
  wire width 32 $flatten\checker_inst.\insn_spec.$mul$insn_lhu.v:46$252_Y
  attribute \src "rvfi_testbench.sv:39.18-57.3|insn_lhu.v:52.26-52.51|rvfi_insn_check.sv:66.17-90.4"
  wire $flatten\checker_inst.\insn_spec.$reduce_bool$insn_lhu.v:52$263_Y
  attribute \src "rvfi_testbench.sv:39.18-57.3|insn_lhu.v:46.46-46.64|rvfi_insn_check.sv:66.17-90.4"
  wire width 32 $flatten\checker_inst.\insn_spec.$sub$insn_lhu.v:46$251_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:180.5-185.8|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 5 $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:182$273_ADDR[4:0]$294
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:180.5-185.8|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 32 $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:182$273_DATA[31:0]$295
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:180.5-185.8|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 32 $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:182$273_EN[31:0]$296
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:180.5-185.8|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 5 $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:184$274_ADDR[4:0]$297
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:180.5-185.8|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 32 $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:184$274_DATA[31:0]$298
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:180.5-185.8|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 32 $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:184$274_EN[31:0]$299
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 4 $flatten\wrapper.\uut.$10\alu_ctrl[3:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$10\ctrl_instr_trap[0:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 3 $flatten\wrapper.\uut.$10\imm_sel[2:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 2 $flatten\wrapper.\uut.$10\pc_sel[1:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 3 $flatten\wrapper.\uut.$10\rd_data_sel[2:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$10\rf_wr_en[0:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$10\src_1_sel[0:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$10\src_2_sel[0:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$11\ctrl_instr_trap[0:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$12\ctrl_instr_trap[0:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$12\rf_wr_en[0:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 4 $flatten\wrapper.\uut.$2\alu_ctrl[3:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$2\ctrl_instr_trap[0:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$2\force_zero_lsb[0:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 3 $flatten\wrapper.\uut.$2\imm_sel[2:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 5 $flatten\wrapper.\uut.$2\ld_ctrl[4:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$2\rd_addr_sel[0:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 3 $flatten\wrapper.\uut.$2\rd_data_sel[2:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$2\rf_wr_en[0:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$2\src_1_sel[0:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$2\src_2_sel[0:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 4 $flatten\wrapper.\uut.$3\alu_ctrl[3:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$3\ctrl_instr_trap[0:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 3 $flatten\wrapper.\uut.$3\imm_sel[2:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 3 $flatten\wrapper.\uut.$3\rd_data_sel[2:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$3\rf_wr_en[0:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$3\src_1_sel[0:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$3\src_2_sel[0:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 4 $flatten\wrapper.\uut.$4\alu_ctrl[3:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$4\ctrl_instr_trap[0:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 3 $flatten\wrapper.\uut.$4\imm_sel[2:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 3 $flatten\wrapper.\uut.$4\rd_data_sel[2:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$4\rf_wr_en[0:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$4\src_1_sel[0:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$4\src_2_sel[0:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 4 $flatten\wrapper.\uut.$5\alu_ctrl[3:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$5\ctrl_instr_trap[0:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 3 $flatten\wrapper.\uut.$5\imm_sel[2:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$5\rf_wr_en[0:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$5\src_1_sel[0:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$5\src_2_sel[0:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 4 $flatten\wrapper.\uut.$5\wr_en[3:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 4 $flatten\wrapper.\uut.$6\alu_ctrl[3:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$6\ctrl_instr_trap[0:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 3 $flatten\wrapper.\uut.$6\rd_data_sel[2:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$6\rf_wr_en[0:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$6\src_1_sel[0:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 4 $flatten\wrapper.\uut.$7\alu_ctrl[3:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$7\ctrl_instr_trap[0:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 3 $flatten\wrapper.\uut.$7\rd_data_sel[2:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$7\src_1_sel[0:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 4 $flatten\wrapper.\uut.$8\alu_ctrl[3:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$8\ctrl_instr_trap[0:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 3 $flatten\wrapper.\uut.$8\rd_data_sel[2:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$8\rf_wr_en[0:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$8\src_1_sel[0:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 4 $flatten\wrapper.\uut.$9\alu_ctrl[3:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$9\ctrl_instr_trap[0:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 3 $flatten\wrapper.\uut.$9\imm_sel[2:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 3 $flatten\wrapper.\uut.$9\rd_data_sel[2:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$9\rf_wr_en[0:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$9\src_1_sel[0:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:127.51-127.70|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 64 $flatten\wrapper.\uut.$add$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:127$287_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:283.38-283.57|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 32 $flatten\wrapper.\uut.$and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:283$328_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:504.51-504.73|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:504$363_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:506.46-506.68|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:506$365_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:506.46-506.80|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:506$366_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:506.46-506.92|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:506$367_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:229.39-229.51|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:229$320_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:423.33-423.49|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:423$333_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:423.53-423.69|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:423$334_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:423.73-423.89|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:423$336_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:441.37-441.53|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:441$338_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:443.42-443.58|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:443$341_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:543.33-543.49|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:543$379_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:571.99-571.115|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:571$394_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:468.33-468.67|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:468$356_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:482.59-482.97|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:482$360_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:482.38-482.98|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:482$361_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:512.33-512.69|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:512$370_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:512.33-512.89|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:512$372_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:543.33-543.93|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:543$383_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:571.38-571.174|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:571$401_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:423.33-423.69|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:423$335_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:423.33-423.89|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:423$337_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:443.42-443.78|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:443$343_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:571.39-571.75|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:571$391_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:571.39-571.95|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:571$393_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:571.39-571.115|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:571$395_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:571.39-571.135|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:571$397_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:571.39-571.155|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:571$399_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:602.33-602.69|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:602$404_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:184.33-184.36|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 32 $flatten\wrapper.\uut.$memrd$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:184$309_DATA
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:189.57-189.60|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 32 $flatten\wrapper.\uut.$memrd$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:189$312_DATA
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:190.57-190.60|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 32 $flatten\wrapper.\uut.$memrd$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:190$315_DATA
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:442.49-442.68|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$ne$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:442$339_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:468.53-468.67|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$ne$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:468$355_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:482.77-482.97|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$ne$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:482$359_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:512.33-512.49|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$ne$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:512$368_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:512.53-512.69|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$ne$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:512$369_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:512.73-512.89|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$ne$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:512$371_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:504.51-504.61|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$not$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:504$362_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:627.45-627.55|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$not$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:627$406_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:638.46-638.58|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 2 $flatten\wrapper.\uut.$not$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:638$409_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:665.44-665.54|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$not$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:665$413_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:276.38-276.57|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 32 $flatten\wrapper.\uut.$or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:276$327_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:527.96-527.117|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:527$374_Y
  wire $flatten\wrapper.\uut.$procmux$1178_CMP
  wire $flatten\wrapper.\uut.$procmux$1283_CMP
  wire $flatten\wrapper.\uut.$procmux$1422_CMP
  wire $flatten\wrapper.\uut.$procmux$1916_CMP
  wire $flatten\wrapper.\uut.$procmux$2062_CMP
  wire $flatten\wrapper.\uut.$procmux$2408_CMP
  wire $flatten\wrapper.\uut.$procmux$2643_CMP
  wire $flatten\wrapper.\uut.$procmux$2644_CMP
  wire $flatten\wrapper.\uut.$procmux$2646_CMP
  wire $flatten\wrapper.\uut.$procmux$2784_CMP
  wire $flatten\wrapper.\uut.$procmux$2785_CMP
  wire $flatten\wrapper.\uut.$procmux$2786_CMP
  wire $flatten\wrapper.\uut.$procmux$2787_CMP
  wire $flatten\wrapper.\uut.$procmux$2788_CMP
  wire $flatten\wrapper.\uut.$procmux$2789_CMP
  wire $flatten\wrapper.\uut.$procmux$2790_CMP
  wire $flatten\wrapper.\uut.$procmux$2791_CMP
  wire $flatten\wrapper.\uut.$procmux$2792_CMP
  wire $flatten\wrapper.\uut.$procmux$2793_CMP
  wire $flatten\wrapper.\uut.$procmux$2794_CMP
  wire $flatten\wrapper.\uut.$procmux$2795_CMP
  wire $flatten\wrapper.\uut.$procmux$2796_CMP
  wire $flatten\wrapper.\uut.$procmux$2814_CMP
  wire $flatten\wrapper.\uut.$procmux$2815_CMP
  wire $flatten\wrapper.\uut.$procmux$2816_CMP
  wire $flatten\wrapper.\uut.$procmux$2817_CMP
  wire $flatten\wrapper.\uut.$procmux$2818_CMP
  wire $flatten\wrapper.\uut.$procmux$2819_CMP
  wire $flatten\wrapper.\uut.$procmux$2834_CMP
  wire $flatten\wrapper.\uut.$procmux$2835_CMP
  wire $flatten\wrapper.\uut.$procmux$2836_CMP
  wire $flatten\wrapper.\uut.$procmux$2837_CMP
  wire $flatten\wrapper.\uut.$procmux$2838_CMP
  wire $flatten\wrapper.\uut.$procmux$2839_CMP
  wire $flatten\wrapper.\uut.$procmux$2840_CMP
  wire $flatten\wrapper.\uut.$procmux$2841_CMP
  wire $flatten\wrapper.\uut.$procmux$2842_CMP
  wire $flatten\wrapper.\uut.$procmux$2843_CMP
  wire $flatten\wrapper.\uut.$procmux$2874_CMP
  wire $flatten\wrapper.\uut.$procmux$2875_CMP
  wire $flatten\wrapper.\uut.$procmux$2876_CMP
  wire $flatten\wrapper.\uut.$procmux$2877_CMP
  wire $flatten\wrapper.\uut.$procmux$2878_CMP
  wire $flatten\wrapper.\uut.$procmux$2881_CMP
  wire $flatten\wrapper.\uut.$procmux$2884_CMP
  wire $flatten\wrapper.\uut.$procmux$2886_CMP
  wire $flatten\wrapper.\uut.$procmux$2887_CMP
  wire $flatten\wrapper.\uut.$procmux$2888_CMP
  wire $flatten\wrapper.\uut.$procmux$2889_CMP
  wire $flatten\wrapper.\uut.$procmux$2901_CMP
  wire $flatten\wrapper.\uut.$procmux$2904_CMP
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:638.45-638.58|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$reduce_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:638$410_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:628.51-628.64|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$reduce_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:628$407_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:635.40-635.52|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$reduce_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:635$408_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:234.38-234.81|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 32 signed $flatten\wrapper.\uut.$shl$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:234$321_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:261.38-261.81|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 32 signed $flatten\wrapper.\uut.$shr$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:261$325_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:268.38-268.82|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 32 signed $flatten\wrapper.\uut.$sshr$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:268$326_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:227.38-227.75|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 32 signed $flatten\wrapper.\uut.$sub$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:227$319_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:442.48-442.83|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$ternary$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:442$340_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:444.48-444.81|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$ternary$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:444$345_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:457.55-457.90|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$ternary$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:457$348_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:459.55-459.88|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$ternary$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:459$353_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:527.41-527.125|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 4 $flatten\wrapper.\uut.$ternary$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:527$376_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:255.38-255.57|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 32 $flatten\wrapper.\uut.$xor$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:255$324_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:621.50-621.68|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$xor$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:621$405_Y
  attribute \src "rvfi_testbench.sv:0.0-0.0"
  wire $initstate$2_wire
  attribute \hdlname "checker_inst check"
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:16.22-16.27"
  wire \checker_inst.check
  attribute \hdlname "checker_inst clock"
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:16.8-16.13"
  wire \checker_inst.clock
  attribute \hdlname "checker_inst halt"
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:28.50-28.54"
  wire \checker_inst.halt
  attribute \hdlname "checker_inst insn"
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:26.34-26.38"
  wire width 32 \checker_inst.insn
  attribute \hdlname "checker_inst insn_pma_x"
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:92.8-92.18"
  wire \checker_inst.insn_pma_x
  attribute \hdlname "checker_inst insn_spec addr"
  attribute \src "rvfi_testbench.sv:39.18-57.3|insn_lhu.v:45.17-45.21|rvfi_insn_check.sv:66.17-90.4"
  wire width 32 \checker_inst.insn_spec.addr
  attribute \hdlname "checker_inst insn_spec insn_funct3"
  attribute \src "rvfi_testbench.sv:39.18-57.3|insn_lhu.v:32.14-32.25|rvfi_insn_check.sv:66.17-90.4"
  wire width 3 \checker_inst.insn_spec.insn_funct3
  attribute \hdlname "checker_inst insn_spec insn_imm"
  attribute \src "rvfi_testbench.sv:39.18-57.3|insn_lhu.v:30.17-30.25|rvfi_insn_check.sv:66.17-90.4"
  wire width 32 \checker_inst.insn_spec.insn_imm
  attribute \hdlname "checker_inst insn_spec insn_opcode"
  attribute \src "rvfi_testbench.sv:39.18-57.3|insn_lhu.v:34.14-34.25|rvfi_insn_check.sv:66.17-90.4"
  wire width 7 \checker_inst.insn_spec.insn_opcode
  attribute \hdlname "checker_inst insn_spec insn_padding"
  attribute \src "rvfi_testbench.sv:39.18-57.3|insn_lhu.v:29.17-29.29|rvfi_insn_check.sv:66.17-90.4"
  wire width 32 \checker_inst.insn_spec.insn_padding
  attribute \hdlname "checker_inst insn_spec insn_rd"
  attribute \src "rvfi_testbench.sv:39.18-57.3|insn_lhu.v:33.14-33.21|rvfi_insn_check.sv:66.17-90.4"
  wire width 5 \checker_inst.insn_spec.insn_rd
  attribute \hdlname "checker_inst insn_spec insn_rs1"
  attribute \src "rvfi_testbench.sv:39.18-57.3|insn_lhu.v:31.14-31.22|rvfi_insn_check.sv:66.17-90.4"
  wire width 5 \checker_inst.insn_spec.insn_rs1
  attribute \hdlname "checker_inst insn_spec misa_ok"
  attribute \src "rvfi_testbench.sv:39.18-57.3|insn_lhu.v:40.8-40.15|rvfi_insn_check.sv:66.17-90.4"
  wire \checker_inst.insn_spec.misa_ok
  attribute \hdlname "checker_inst insn_spec result"
  attribute \src "rvfi_testbench.sv:39.18-57.3|insn_lhu.v:46.15-46.21|rvfi_insn_check.sv:66.17-90.4"
  wire width 16 \checker_inst.insn_spec.result
  attribute \hdlname "checker_inst insn_spec rvfi_insn"
  attribute \src "rvfi_testbench.sv:39.18-57.3|insn_lhu.v:5.25-5.34|rvfi_insn_check.sv:66.17-90.4"
  wire width 32 \checker_inst.insn_spec.rvfi_insn
  attribute \hdlname "checker_inst insn_spec rvfi_mem_rdata"
  attribute \src "rvfi_testbench.sv:39.18-57.3|insn_lhu.v:9.25-9.39|rvfi_insn_check.sv:66.17-90.4"
  wire width 32 \checker_inst.insn_spec.rvfi_mem_rdata
  attribute \hdlname "checker_inst insn_spec rvfi_pc_rdata"
  attribute \src "rvfi_testbench.sv:39.18-57.3|insn_lhu.v:6.25-6.38|rvfi_insn_check.sv:66.17-90.4"
  wire width 32 \checker_inst.insn_spec.rvfi_pc_rdata
  attribute \hdlname "checker_inst insn_spec rvfi_rs1_rdata"
  attribute \src "rvfi_testbench.sv:39.18-57.3|insn_lhu.v:7.25-7.39|rvfi_insn_check.sv:66.17-90.4"
  wire width 32 \checker_inst.insn_spec.rvfi_rs1_rdata
  attribute \hdlname "checker_inst insn_spec rvfi_rs2_rdata"
  attribute \src "rvfi_testbench.sv:39.18-57.3|insn_lhu.v:8.25-8.39|rvfi_insn_check.sv:66.17-90.4"
  wire width 32 \checker_inst.insn_spec.rvfi_rs2_rdata
  attribute \hdlname "checker_inst insn_spec rvfi_valid"
  attribute \src "rvfi_testbench.sv:39.18-57.3|insn_lhu.v:4.41-4.51|rvfi_insn_check.sv:66.17-90.4"
  wire \checker_inst.insn_spec.rvfi_valid
  attribute \hdlname "checker_inst insn_spec spec_mem_addr"
  attribute \src "rvfi_testbench.sv:39.18-57.3|insn_lhu.v:22.25-22.38|rvfi_insn_check.sv:66.17-90.4"
  wire width 32 \checker_inst.insn_spec.spec_mem_addr
  attribute \hdlname "checker_inst insn_spec spec_mem_rmask"
  attribute \src "rvfi_testbench.sv:39.18-57.3|insn_lhu.v:23.25-23.39|rvfi_insn_check.sv:66.17-90.4"
  wire width 4 \checker_inst.insn_spec.spec_mem_rmask
  attribute \hdlname "checker_inst insn_spec spec_mem_wdata"
  attribute \src "rvfi_testbench.sv:39.18-57.3|insn_lhu.v:25.25-25.39|rvfi_insn_check.sv:66.17-90.4"
  wire width 32 \checker_inst.insn_spec.spec_mem_wdata
  attribute \hdlname "checker_inst insn_spec spec_mem_wmask"
  attribute \src "rvfi_testbench.sv:39.18-57.3|insn_lhu.v:24.25-24.39|rvfi_insn_check.sv:66.17-90.4"
  wire width 4 \checker_inst.insn_spec.spec_mem_wmask
  attribute \hdlname "checker_inst insn_spec spec_pc_wdata"
  attribute \src "rvfi_testbench.sv:39.18-57.3|insn_lhu.v:21.25-21.38|rvfi_insn_check.sv:66.17-90.4"
  wire width 32 \checker_inst.insn_spec.spec_pc_wdata
  attribute \hdlname "checker_inst insn_spec spec_rd_addr"
  attribute \src "rvfi_testbench.sv:39.18-57.3|insn_lhu.v:19.41-19.53|rvfi_insn_check.sv:66.17-90.4"
  wire width 5 \checker_inst.insn_spec.spec_rd_addr
  attribute \hdlname "checker_inst insn_spec spec_rd_wdata"
  attribute \src "rvfi_testbench.sv:39.18-57.3|insn_lhu.v:20.25-20.38|rvfi_insn_check.sv:66.17-90.4"
  wire width 32 \checker_inst.insn_spec.spec_rd_wdata
  attribute \hdlname "checker_inst insn_spec spec_rs1_addr"
  attribute \src "rvfi_testbench.sv:39.18-57.3|insn_lhu.v:17.41-17.54|rvfi_insn_check.sv:66.17-90.4"
  wire width 5 \checker_inst.insn_spec.spec_rs1_addr
  attribute \hdlname "checker_inst insn_spec spec_rs2_addr"
  attribute \src "rvfi_testbench.sv:39.18-57.3|insn_lhu.v:18.41-18.54|rvfi_insn_check.sv:66.17-90.4"
  wire width 5 \checker_inst.insn_spec.spec_rs2_addr
  attribute \hdlname "checker_inst insn_spec spec_trap"
  attribute \src "rvfi_testbench.sv:39.18-57.3|insn_lhu.v:16.41-16.50|rvfi_insn_check.sv:66.17-90.4"
  wire \checker_inst.insn_spec.spec_trap
  attribute \hdlname "checker_inst insn_spec spec_valid"
  attribute \src "rvfi_testbench.sv:39.18-57.3|insn_lhu.v:15.41-15.51|rvfi_insn_check.sv:66.17-90.4"
  wire \checker_inst.insn_spec.spec_valid
  attribute \hdlname "checker_inst intr"
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:29.50-29.54"
  wire \checker_inst.intr
  attribute \hdlname "checker_inst mem_access_fault"
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:118.8-118.24"
  wire \checker_inst.mem_access_fault
  attribute \hdlname "checker_inst mem_addr"
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:39.34-39.42"
  wire width 32 \checker_inst.mem_addr
  attribute \hdlname "checker_inst mem_pma_r"
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:92.20-92.29"
  wire \checker_inst.mem_pma_r
  attribute \hdlname "checker_inst mem_pma_w"
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:92.31-92.40"
  wire \checker_inst.mem_pma_w
  attribute \hdlname "checker_inst mem_rdata"
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:42.34-42.43"
  wire width 32 \checker_inst.mem_rdata
  attribute \hdlname "checker_inst mem_rmask"
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:40.34-40.43"
  wire width 4 \checker_inst.mem_rmask
  attribute \hdlname "checker_inst mem_wdata"
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:43.34-43.43"
  wire width 32 \checker_inst.mem_wdata
  attribute \hdlname "checker_inst mem_wmask"
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:41.34-41.43"
  wire width 4 \checker_inst.mem_wmask
  attribute \hdlname "checker_inst pc_rdata"
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:36.34-36.42"
  wire width 32 \checker_inst.pc_rdata
  attribute \hdlname "checker_inst pc_wdata"
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:37.34-37.42"
  wire width 32 \checker_inst.pc_wdata
  attribute \hdlname "checker_inst rd_addr"
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:34.50-34.57"
  wire width 5 \checker_inst.rd_addr
  attribute \hdlname "checker_inst rd_wdata"
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:35.34-35.42"
  wire width 32 \checker_inst.rd_wdata
  attribute \hdlname "checker_inst reset"
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:16.15-16.20"
  wire \checker_inst.reset
  attribute \hdlname "checker_inst rs1_addr"
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:30.50-30.58"
  wire width 5 \checker_inst.rs1_addr
  attribute \hdlname "checker_inst rs1_rdata"
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:32.34-32.43"
  wire width 32 \checker_inst.rs1_rdata
  attribute \hdlname "checker_inst rs1_rdata_or_zero"
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:63.34-63.51"
  wire width 32 \checker_inst.rs1_rdata_or_zero
  attribute \hdlname "checker_inst rs2_addr"
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:31.50-31.58"
  wire width 5 \checker_inst.rs2_addr
  attribute \hdlname "checker_inst rs2_rdata"
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:33.34-33.43"
  wire width 32 \checker_inst.rs2_rdata
  attribute \hdlname "checker_inst rs2_rdata_or_zero"
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:64.34-64.51"
  wire width 32 \checker_inst.rs2_rdata_or_zero
  attribute \hdlname "checker_inst rvfi_halt"
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:17.264-17.273"
  wire \checker_inst.rvfi_halt
  attribute \hdlname "checker_inst rvfi_insn"
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:17.146-17.155"
  wire width 32 \checker_inst.rvfi_insn
  attribute \hdlname "checker_inst rvfi_intr"
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:17.323-17.332"
  wire \checker_inst.rvfi_intr
  attribute \hdlname "checker_inst rvfi_ixl"
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:17.441-17.449"
  wire width 2 \checker_inst.rvfi_ixl
  attribute \hdlname "checker_inst rvfi_mem_addr"
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:17.876-17.889"
  wire width 32 \checker_inst.rvfi_mem_addr
  attribute \hdlname "checker_inst rvfi_mem_rdata"
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:17.1005-17.1019"
  wire width 32 \checker_inst.rvfi_mem_rdata
  attribute \hdlname "checker_inst rvfi_mem_rmask"
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:17.919-17.933"
  wire width 4 \checker_inst.rvfi_mem_rmask
  attribute \hdlname "checker_inst rvfi_mem_wdata"
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:17.1048-17.1062"
  wire width 32 \checker_inst.rvfi_mem_wdata
  attribute \hdlname "checker_inst rvfi_mem_wmask"
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:17.962-17.976"
  wire width 4 \checker_inst.rvfi_mem_wmask
  attribute \hdlname "checker_inst rvfi_mode"
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:17.382-17.391"
  wire width 2 \checker_inst.rvfi_mode
  attribute \hdlname "checker_inst rvfi_order"
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:17.103-17.113"
  wire width 64 \checker_inst.rvfi_order
  attribute \hdlname "checker_inst rvfi_pc_rdata"
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:17.790-17.803"
  wire width 32 \checker_inst.rvfi_pc_rdata
  attribute \hdlname "checker_inst rvfi_pc_wdata"
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:17.833-17.846"
  wire width 32 \checker_inst.rvfi_pc_wdata
  attribute \hdlname "checker_inst rvfi_rd_addr"
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:17.704-17.716"
  wire width 5 \checker_inst.rvfi_rd_addr
  attribute \hdlname "checker_inst rvfi_rd_wdata"
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:17.747-17.760"
  wire width 32 \checker_inst.rvfi_rd_wdata
  attribute \hdlname "checker_inst rvfi_rs1_addr"
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:17.500-17.513"
  wire width 5 \checker_inst.rvfi_rs1_addr
  attribute \hdlname "checker_inst rvfi_rs1_rdata"
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:17.602-17.616"
  wire width 32 \checker_inst.rvfi_rs1_rdata
  attribute \hdlname "checker_inst rvfi_rs2_addr"
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:17.559-17.572"
  wire width 5 \checker_inst.rvfi_rs2_addr
  attribute \hdlname "checker_inst rvfi_rs2_rdata"
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:17.645-17.659"
  wire width 32 \checker_inst.rvfi_rs2_rdata
  attribute \hdlname "checker_inst rvfi_trap"
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:17.205-17.214"
  wire \checker_inst.rvfi_trap
  attribute \hdlname "checker_inst rvfi_valid"
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:17.44-17.54"
  wire \checker_inst.rvfi_valid
  attribute \hdlname "checker_inst spec_mem_addr"
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:58.34-58.47"
  wire width 32 \checker_inst.spec_mem_addr
  attribute \hdlname "checker_inst spec_mem_rmask"
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:59.34-59.48"
  wire width 4 \checker_inst.spec_mem_rmask
  attribute \hdlname "checker_inst spec_mem_wdata"
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:61.34-61.48"
  wire width 32 \checker_inst.spec_mem_wdata
  attribute \hdlname "checker_inst spec_mem_wmask"
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:60.34-60.48"
  wire width 4 \checker_inst.spec_mem_wmask
  attribute \hdlname "checker_inst spec_pc_wdata"
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:57.34-57.47"
  wire width 32 \checker_inst.spec_pc_wdata
  attribute \hdlname "checker_inst spec_rd_addr"
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:55.50-55.62"
  wire width 5 \checker_inst.spec_rd_addr
  attribute \hdlname "checker_inst spec_rd_wdata"
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:56.34-56.47"
  wire width 32 \checker_inst.spec_rd_wdata
  attribute \hdlname "checker_inst spec_rs1_addr"
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:53.50-53.63"
  wire width 5 \checker_inst.spec_rs1_addr
  attribute \hdlname "checker_inst spec_rs2_addr"
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:54.50-54.63"
  wire width 5 \checker_inst.spec_rs2_addr
  attribute \hdlname "checker_inst spec_trap"
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:52.50-52.59"
  wire \checker_inst.spec_trap
  attribute \hdlname "checker_inst spec_valid"
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:51.50-51.60"
  wire \checker_inst.spec_valid
  attribute \hdlname "checker_inst trap"
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:27.50-27.54"
  wire \checker_inst.trap
  attribute \hdlname "checker_inst valid"
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:25.19-25.24"
  wire \checker_inst.valid
  attribute \src "rvfi_testbench.sv:24.8-24.13"
  wire input 1 \clock
  attribute \src "rvfi_testbench.sv:33.13-33.18"
  wire width 8 \cycle
  attribute \init 8'00000000
  attribute \src "rvfi_testbench.sv:32.12-32.21"
  wire width 8 \cycle_reg
  attribute \src "rvfi_testbench.sv:24.15-24.20"
  wire input 2 \reset
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:26.314-26.323"
  wire \rvfi_halt
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:26.176-26.185"
  wire width 32 \rvfi_insn
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:26.383-26.392"
  wire \rvfi_intr
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:26.521-26.529"
  wire width 2 \rvfi_ixl
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:26.1046-26.1059"
  wire width 32 \rvfi_mem_addr
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:26.1205-26.1219"
  wire width 32 \rvfi_mem_rdata
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:26.1099-26.1113"
  wire width 4 \rvfi_mem_rmask
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:26.1258-26.1272"
  wire width 32 \rvfi_mem_wdata
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:26.1152-26.1166"
  wire width 4 \rvfi_mem_wmask
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:26.452-26.461"
  wire width 2 \rvfi_mode
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:26.123-26.133"
  wire width 64 \rvfi_order
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:26.940-26.953"
  wire width 32 \rvfi_pc_rdata
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:26.993-26.1006"
  wire width 32 \rvfi_pc_wdata
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:26.834-26.846"
  wire width 5 \rvfi_rd_addr
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:26.887-26.900"
  wire width 32 \rvfi_rd_wdata
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:26.590-26.603"
  wire width 5 \rvfi_rs1_addr
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:26.712-26.726"
  wire width 32 \rvfi_rs1_rdata
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:26.659-26.672"
  wire width 5 \rvfi_rs2_addr
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:26.765-26.779"
  wire width 32 \rvfi_rs2_rdata
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:26.245-26.254"
  wire \rvfi_trap
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:26.54-26.64"
  wire \rvfi_valid
  attribute \hdlname "wrapper addr"
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:11.25-11.29"
  wire width 32 \wrapper.addr
  attribute \hdlname "wrapper clock"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:2.16-2.21"
  wire \wrapper.clock
  attribute \hdlname "wrapper instr"
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:8.29-8.34"
  wire width 32 \wrapper.instr
  attribute \hdlname "wrapper pc"
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:7.25-7.27"
  wire width 32 \wrapper.pc
  attribute \hdlname "wrapper rd_data"
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:13.31-13.38"
  wire width 32 \wrapper.rd_data
  attribute \hdlname "wrapper reset"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:3.16-3.21"
  wire \wrapper.reset
  attribute \hdlname "wrapper rvfi_halt"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:4.269-4.278"
  wire \wrapper.rvfi_halt
  attribute \hdlname "wrapper rvfi_insn"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:4.149-4.158"
  wire width 32 \wrapper.rvfi_insn
  attribute \hdlname "wrapper rvfi_intr"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:4.329-4.338"
  wire \wrapper.rvfi_intr
  attribute \hdlname "wrapper rvfi_ixl"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:4.449-4.457"
  wire width 2 \wrapper.rvfi_ixl
  attribute \hdlname "wrapper rvfi_mem_addr"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:4.893-4.906"
  wire width 32 \wrapper.rvfi_mem_addr
  attribute \hdlname "wrapper rvfi_mem_rdata"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:4.1025-4.1039"
  wire width 32 \wrapper.rvfi_mem_rdata
  attribute \hdlname "wrapper rvfi_mem_rmask"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:4.937-4.951"
  wire width 4 \wrapper.rvfi_mem_rmask
  attribute \hdlname "wrapper rvfi_mem_wdata"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:4.1069-4.1083"
  wire width 32 \wrapper.rvfi_mem_wdata
  attribute \hdlname "wrapper rvfi_mem_wmask"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:4.981-4.995"
  wire width 4 \wrapper.rvfi_mem_wmask
  attribute \hdlname "wrapper rvfi_mode"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:4.389-4.398"
  wire width 2 \wrapper.rvfi_mode
  attribute \hdlname "wrapper rvfi_order"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:4.105-4.115"
  wire width 64 \wrapper.rvfi_order
  attribute \hdlname "wrapper rvfi_pc_rdata"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:4.805-4.818"
  wire width 32 \wrapper.rvfi_pc_rdata
  attribute \hdlname "wrapper rvfi_pc_wdata"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:4.849-4.862"
  wire width 32 \wrapper.rvfi_pc_wdata
  attribute \hdlname "wrapper rvfi_rd_addr"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:4.717-4.729"
  wire width 5 \wrapper.rvfi_rd_addr
  attribute \hdlname "wrapper rvfi_rd_wdata"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:4.761-4.774"
  wire width 32 \wrapper.rvfi_rd_wdata
  attribute \hdlname "wrapper rvfi_rs1_addr"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:4.509-4.522"
  wire width 5 \wrapper.rvfi_rs1_addr
  attribute \hdlname "wrapper rvfi_rs1_rdata"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:4.613-4.627"
  wire width 32 \wrapper.rvfi_rs1_rdata
  attribute \hdlname "wrapper rvfi_rs2_addr"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:4.569-4.582"
  wire width 5 \wrapper.rvfi_rs2_addr
  attribute \hdlname "wrapper rvfi_rs2_rdata"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:4.657-4.671"
  wire width 32 \wrapper.rvfi_rs2_rdata
  attribute \hdlname "wrapper rvfi_trap"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:4.209-4.218"
  wire \wrapper.rvfi_trap
  attribute \hdlname "wrapper rvfi_valid"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:4.45-4.55"
  wire \wrapper.rvfi_valid
  attribute \hdlname "wrapper uut addr"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:9.25-9.29|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 32 \wrapper.uut.addr
  attribute \hdlname "wrapper uut alu_ctrl"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:25.17-25.25|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 4 \wrapper.uut.alu_ctrl
  attribute \hdlname "wrapper uut alu_in_1"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:78.18-78.26|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 32 \wrapper.uut.alu_in_1
  attribute \hdlname "wrapper uut alu_in_2"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:78.28-78.36|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 32 \wrapper.uut.alu_in_2
  attribute \hdlname "wrapper uut b_flag"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:16.11-16.17|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire \wrapper.uut.b_flag
  attribute \hdlname "wrapper uut clk"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:3.25-3.28|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire \wrapper.uut.clk
  attribute \hdlname "wrapper uut ctrl_instr_trap"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:408.24-408.39|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire \wrapper.uut.ctrl_instr_trap
  attribute \hdlname "wrapper uut dst_data"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:74.18-74.26|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 32 \wrapper.uut.dst_data
  attribute \hdlname "wrapper uut force_zero_lsb"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:81.11-81.25|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire \wrapper.uut.force_zero_lsb
  attribute \hdlname "wrapper uut funct3"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:406.17-406.23|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 3 \wrapper.uut.funct3
  attribute \hdlname "wrapper uut funct7"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:407.17-407.23|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 7 \wrapper.uut.funct7
  attribute \hdlname "wrapper uut imm_ext"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:75.18-75.25|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 32 \wrapper.uut.imm_ext
  attribute \hdlname "wrapper uut imm_sel"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:23.17-23.24|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 3 \wrapper.uut.imm_sel
  attribute \hdlname "wrapper uut instr"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:5.25-5.30|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 32 \wrapper.uut.instr
  attribute \hdlname "wrapper uut instr_index"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:72.18-72.29|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 64 \wrapper.uut.instr_index
  attribute \hdlname "wrapper uut ld_ctrl"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:24.17-24.24|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 5 \wrapper.uut.ld_ctrl
  attribute \hdlname "wrapper uut opcode"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:27.17-27.23|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 7 \wrapper.uut.opcode
  attribute \hdlname "wrapper uut pc"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:8.25-8.27|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 32 \wrapper.uut.pc
  attribute \hdlname "wrapper uut pc_next"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:76.18-76.25|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 32 \wrapper.uut.pc_next
  attribute \hdlname "wrapper uut pc_plus_4"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:76.27-76.36|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 32 \wrapper.uut.pc_plus_4
  attribute \hdlname "wrapper uut pc_sel"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:20.17-20.23|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 2 \wrapper.uut.pc_sel
  attribute \hdlname "wrapper uut rd_addr_sel"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:103.11-103.22|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire \wrapper.uut.rd_addr_sel
  attribute \hdlname "wrapper uut rd_data"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:6.25-6.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 32 \wrapper.uut.rd_data
  attribute \hdlname "wrapper uut rd_data_ext"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:75.27-75.38|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 32 \wrapper.uut.rd_data_ext
  attribute \hdlname "wrapper uut rd_data_sel"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:21.17-21.28|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 3 \wrapper.uut.rd_data_sel
  attribute \hdlname "wrapper uut reset"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:4.25-4.30|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire \wrapper.uut.reset
  attribute \hdlname "wrapper uut result"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:213.18-213.24|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 32 \wrapper.uut.result
  attribute \hdlname "wrapper uut rf_dst_addr"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:73.17-73.28|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 5 \wrapper.uut.rf_dst_addr
  attribute \hdlname "wrapper uut rf_dst_data"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:74.28-74.39|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 32 \wrapper.uut.rf_dst_data
  attribute \hdlname "wrapper uut rf_src_addr_1"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:73.30-73.43|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 5 \wrapper.uut.rf_src_addr_1
  attribute \hdlname "wrapper uut rf_src_addr_2"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:73.45-73.58|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 5 \wrapper.uut.rf_src_addr_2
  attribute \hdlname "wrapper uut rf_wr_en"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:17.11-17.19|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire \wrapper.uut.rf_wr_en
  attribute \hdlname "wrapper uut rmask"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:365.17-365.22|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 4 \wrapper.uut.rmask
  attribute \hdlname "wrapper uut rvfi_halt"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:12.272-12.281|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire \wrapper.uut.rvfi_halt
  attribute \hdlname "wrapper uut rvfi_insn"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:12.152-12.161|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 32 \wrapper.uut.rvfi_insn
  attribute \hdlname "wrapper uut rvfi_intr"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:12.332-12.341|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire \wrapper.uut.rvfi_intr
  attribute \hdlname "wrapper uut rvfi_ixl"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:12.452-12.460|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 2 \wrapper.uut.rvfi_ixl
  attribute \hdlname "wrapper uut rvfi_mem_addr"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:12.896-12.909|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 32 \wrapper.uut.rvfi_mem_addr
  attribute \hdlname "wrapper uut rvfi_mem_rdata"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:12.1028-12.1042|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 32 \wrapper.uut.rvfi_mem_rdata
  attribute \hdlname "wrapper uut rvfi_mem_rmask"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:12.940-12.954|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 4 \wrapper.uut.rvfi_mem_rmask
  attribute \hdlname "wrapper uut rvfi_mem_wdata"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:12.1072-12.1086|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 32 \wrapper.uut.rvfi_mem_wdata
  attribute \hdlname "wrapper uut rvfi_mem_wmask"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:12.984-12.998|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 4 \wrapper.uut.rvfi_mem_wmask
  attribute \hdlname "wrapper uut rvfi_mode"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:12.392-12.401|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 2 \wrapper.uut.rvfi_mode
  attribute \hdlname "wrapper uut rvfi_order"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:12.108-12.118|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 64 \wrapper.uut.rvfi_order
  attribute \hdlname "wrapper uut rvfi_pc_rdata"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:12.808-12.821|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 32 \wrapper.uut.rvfi_pc_rdata
  attribute \hdlname "wrapper uut rvfi_pc_wdata"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:12.852-12.865|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 32 \wrapper.uut.rvfi_pc_wdata
  attribute \hdlname "wrapper uut rvfi_rd_addr"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:12.720-12.732|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 5 \wrapper.uut.rvfi_rd_addr
  attribute \hdlname "wrapper uut rvfi_rd_wdata"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:12.764-12.777|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 32 \wrapper.uut.rvfi_rd_wdata
  attribute \hdlname "wrapper uut rvfi_rs1_addr"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:12.512-12.525|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 5 \wrapper.uut.rvfi_rs1_addr
  attribute \hdlname "wrapper uut rvfi_rs1_rdata"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:12.616-12.630|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 32 \wrapper.uut.rvfi_rs1_rdata
  attribute \hdlname "wrapper uut rvfi_rs2_addr"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:12.572-12.585|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 5 \wrapper.uut.rvfi_rs2_addr
  attribute \hdlname "wrapper uut rvfi_rs2_rdata"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:12.660-12.674|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 32 \wrapper.uut.rvfi_rs2_rdata
  attribute \hdlname "wrapper uut rvfi_trap"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:12.212-12.221|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire \wrapper.uut.rvfi_trap
  attribute \hdlname "wrapper uut rvfi_valid"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:12.48-12.58|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire \wrapper.uut.rvfi_valid
  attribute \hdlname "wrapper uut src_1_sel"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:18.11-18.20|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire \wrapper.uut.src_1_sel
  attribute \hdlname "wrapper uut src_2_sel"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:19.11-19.20|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire \wrapper.uut.src_2_sel
  attribute \hdlname "wrapper uut src_data_1"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:77.18-77.28|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 32 \wrapper.uut.src_data_1
  attribute \hdlname "wrapper uut src_data_2"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:77.30-77.40|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 32 \wrapper.uut.src_data_2
  attribute \hdlname "wrapper uut target"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:76.38-76.44|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 32 \wrapper.uut.target
  attribute \hdlname "wrapper uut wr_data"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:10.25-10.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 32 \wrapper.uut.wr_data
  attribute \hdlname "wrapper uut wr_en"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:7.25-7.30|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 4 \wrapper.uut.wr_en
  attribute \hdlname "wrapper wr_data"
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:12.25-12.32"
  wire width 32 \wrapper.wr_data
  attribute \hdlname "wrapper wr_en"
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:10.24-10.29"
  wire width 4 \wrapper.wr_en
  attribute \src "rvfi_testbench.sv:36.28-36.58"
  cell $add $add$rvfi_testbench.sv:36$9
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 8
    connect \A \cycle_reg
    connect \B $auto$wreduce.cc:454:run$2995 [0]
    connect \Y $add$rvfi_testbench.sv:36$9_Y
  end
  attribute \src "rvfi_testbench.sv:26.1273-29.39"
  cell $assume $assume$rvfi_testbench.sv:26$4
    connect \A $eq$rvfi_testbench.sv:29$3_Y
    connect \EN 1'1
  end
  attribute \src "rvfi_testbench.sv:35.2-37.5"
  cell $sdff $auto$ff.cc:262:slice$3280
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 8'00000001
    parameter \WIDTH 8
    connect \CLK \clock
    connect \D $add$rvfi_testbench.sv:36$9_Y
    connect \Q \cycle_reg
    connect \SRST \reset
  end
  attribute \always_ff 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:117.5-131.8|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $sdff $auto$ff.cc:262:slice$3281
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 64'0000000000000000000000000000000000000000000000000000000000000000
    parameter \WIDTH 64
    connect \CLK \clock
    connect \D $flatten\wrapper.\uut.$add$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:127$287_Y
    connect \Q \wrapper.uut.instr_index
    connect \SRST \reset
  end
  attribute \always_ff 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:117.5-131.8|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $sdff $auto$ff.cc:262:slice$3282
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 0
    parameter \WIDTH 32
    connect \CLK \clock
    connect \D \checker_inst.pc_wdata
    connect \Q \wrapper.uut.pc
    connect \SRST \reset
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$2976
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $flatten\wrapper.\uut.$procmux$2644_CMP $flatten\wrapper.\uut.$procmux$2643_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$2973
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$2978
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $flatten\wrapper.\uut.$procmux$2791_CMP $flatten\wrapper.\uut.$procmux$2784_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$2979
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$2980
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $flatten\wrapper.\uut.$procmux$2792_CMP $flatten\wrapper.\uut.$procmux$2785_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$2981
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$2982
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $flatten\wrapper.\uut.$procmux$2793_CMP $flatten\wrapper.\uut.$procmux$2786_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$2983
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$2984
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $flatten\wrapper.\uut.$procmux$2794_CMP $flatten\wrapper.\uut.$procmux$2787_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$2985
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$2986
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $flatten\wrapper.\uut.$procmux$2795_CMP $flatten\wrapper.\uut.$procmux$2788_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$2987
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$2988
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $flatten\wrapper.\uut.$procmux$2796_CMP $flatten\wrapper.\uut.$procmux$2789_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$2989
  end
  cell $anyseq $auto$setundef.cc:501:execute$2996
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$2997
  end
  cell $anyseq $auto$setundef.cc:501:execute$2998
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$2999
  end
  cell $anyseq $auto$setundef.cc:501:execute$3000
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$3001
  end
  cell $anyseq $auto$setundef.cc:501:execute$3002
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$3003
  end
  cell $anyseq $auto$setundef.cc:501:execute$3004
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$3005
  end
  cell $anyseq $auto$setundef.cc:501:execute$3006
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$3007
  end
  cell $anyseq $auto$setundef.cc:501:execute$3008
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$3009
  end
  cell $anyseq $auto$setundef.cc:501:execute$3010
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$3011
  end
  cell $anyseq $auto$setundef.cc:501:execute$3012
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$3013
  end
  cell $anyseq $auto$setundef.cc:501:execute$3014
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$3015
  end
  cell $anyseq $auto$setundef.cc:501:execute$3016
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$3017
  end
  cell $anyseq $auto$setundef.cc:501:execute$3018
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$3019
  end
  cell $anyseq $auto$setundef.cc:501:execute$3020
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$3021
  end
  cell $anyseq $auto$setundef.cc:501:execute$3022
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$3023
  end
  cell $anyseq $auto$setundef.cc:501:execute$3024
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$3025
  end
  cell $anyseq $auto$setundef.cc:501:execute$3026
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$3027
  end
  cell $anyseq $auto$setundef.cc:501:execute$3028
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$3029
  end
  cell $anyseq $auto$setundef.cc:501:execute$3030
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$3031
  end
  cell $anyseq $auto$setundef.cc:501:execute$3032
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$3033
  end
  cell $anyseq $auto$setundef.cc:501:execute$3034
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$3035
  end
  cell $anyseq $auto$setundef.cc:501:execute$3036
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$3037
  end
  cell $anyseq $auto$setundef.cc:501:execute$3038
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$3039
  end
  cell $anyseq $auto$setundef.cc:501:execute$3040
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$3041
  end
  cell $anyseq $auto$setundef.cc:501:execute$3042
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$3043
  end
  cell $anyseq $auto$setundef.cc:501:execute$3044
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$3045
  end
  cell $anyseq $auto$setundef.cc:501:execute$3046
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$3047
  end
  cell $anyseq $auto$setundef.cc:501:execute$3048
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$3049
  end
  cell $anyseq $auto$setundef.cc:501:execute$3050
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$3051
  end
  cell $anyseq $auto$setundef.cc:501:execute$3052
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$3053
  end
  cell $anyseq $auto$setundef.cc:501:execute$3054
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$3055
  end
  cell $anyseq $auto$setundef.cc:501:execute$3056
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$3057
  end
  cell $anyseq $auto$setundef.cc:501:execute$3058
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$3059
  end
  cell $anyseq $auto$setundef.cc:501:execute$3060
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$3061
  end
  cell $anyseq $auto$setundef.cc:501:execute$3062
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$3063
  end
  cell $anyseq $auto$setundef.cc:501:execute$3064
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$3065
  end
  cell $anyseq $auto$setundef.cc:501:execute$3066
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$3067
  end
  cell $anyseq $auto$setundef.cc:501:execute$3068
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$3069
  end
  cell $anyseq $auto$setundef.cc:501:execute$3070
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$3071
  end
  cell $anyseq $auto$setundef.cc:501:execute$3072
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$3073
  end
  cell $anyseq $auto$setundef.cc:501:execute$3074
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$3075
  end
  cell $anyseq $auto$setundef.cc:501:execute$3076
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$3077
  end
  cell $anyseq $auto$setundef.cc:501:execute$3078
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$3079
  end
  cell $anyseq $auto$setundef.cc:501:execute$3080
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$3081
  end
  cell $anyseq $auto$setundef.cc:501:execute$3082
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$3083
  end
  cell $anyseq $auto$setundef.cc:501:execute$3084
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$3085
  end
  cell $anyseq $auto$setundef.cc:501:execute$3086
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$3087
  end
  cell $anyseq $auto$setundef.cc:501:execute$3088
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$3089
  end
  cell $anyseq $auto$setundef.cc:501:execute$3090
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$3091
  end
  cell $anyseq $auto$setundef.cc:501:execute$3092
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$3093
  end
  cell $anyseq $auto$setundef.cc:501:execute$3094
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$3095
  end
  cell $anyseq $auto$setundef.cc:501:execute$3096
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$3097
  end
  cell $anyseq $auto$setundef.cc:501:execute$3098
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$3099
  end
  cell $anyseq $auto$setundef.cc:501:execute$3100
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$3101
  end
  cell $anyseq $auto$setundef.cc:501:execute$3102
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$3103
  end
  cell $anyseq $auto$setundef.cc:501:execute$3104
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$3105
  end
  cell $anyseq $auto$setundef.cc:501:execute$3106
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$3107
  end
  cell $anyseq $auto$setundef.cc:501:execute$3108
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$3109
  end
  cell $anyseq $auto$setundef.cc:501:execute$3110
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$3111
  end
  cell $anyseq $auto$setundef.cc:501:execute$3112
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$3113
  end
  cell $anyseq $auto$setundef.cc:501:execute$3114
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$3115
  end
  cell $anyseq $auto$setundef.cc:501:execute$3116
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$3117
  end
  cell $anyseq $auto$setundef.cc:501:execute$3118
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$3119
  end
  cell $anyseq $auto$setundef.cc:501:execute$3120
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$3121
  end
  cell $anyseq $auto$setundef.cc:501:execute$3122
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$3123
  end
  cell $anyseq $auto$setundef.cc:501:execute$3124
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$3125
  end
  cell $anyseq $auto$setundef.cc:501:execute$3126
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$3127
  end
  cell $anyseq $auto$setundef.cc:501:execute$3128
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$3129
  end
  cell $anyseq $auto$setundef.cc:501:execute$3130
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$3131
  end
  cell $anyseq $auto$setundef.cc:501:execute$3132
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$3133
  end
  cell $anyseq $auto$setundef.cc:501:execute$3134
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$3135
  end
  cell $anyseq $auto$setundef.cc:501:execute$3136
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$3137
  end
  cell $anyseq $auto$setundef.cc:501:execute$3138
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$3139
  end
  cell $anyseq $auto$setundef.cc:501:execute$3140
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$3141
  end
  cell $anyseq $auto$setundef.cc:501:execute$3142
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$3143
  end
  cell $anyseq $auto$setundef.cc:501:execute$3144
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$3145
  end
  cell $anyseq $auto$setundef.cc:501:execute$3146
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$3147
  end
  cell $anyseq $auto$setundef.cc:501:execute$3148
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$3149
  end
  cell $anyseq $auto$setundef.cc:501:execute$3150
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$3151
  end
  cell $anyseq $auto$setundef.cc:501:execute$3152
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$3153
  end
  cell $anyseq $auto$setundef.cc:501:execute$3154
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$3155
  end
  cell $anyseq $auto$setundef.cc:501:execute$3156
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$3157
  end
  cell $anyseq $auto$setundef.cc:501:execute$3158
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$3159
  end
  cell $anyseq $auto$setundef.cc:501:execute$3160
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$3161
  end
  cell $anyseq $auto$setundef.cc:501:execute$3162
    parameter \WIDTH 4
    connect \Y $auto$rtlil.cc:3097:Anyseq$3163
  end
  cell $anyseq $auto$setundef.cc:501:execute$3164
    parameter \WIDTH 3
    connect \Y $auto$rtlil.cc:3097:Anyseq$3165
  end
  cell $anyseq $auto$setundef.cc:501:execute$3166
    parameter \WIDTH 3
    connect \Y $auto$rtlil.cc:3097:Anyseq$3167
  end
  cell $anyseq $auto$setundef.cc:501:execute$3168
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$3169
  end
  cell $anyseq $auto$setundef.cc:501:execute$3170
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$3171
  end
  cell $anyseq $auto$setundef.cc:501:execute$3172
    parameter \WIDTH 4
    connect \Y $auto$rtlil.cc:3097:Anyseq$3173
  end
  cell $anyseq $auto$setundef.cc:501:execute$3174
    parameter \WIDTH 3
    connect \Y $auto$rtlil.cc:3097:Anyseq$3175
  end
  cell $anyseq $auto$setundef.cc:501:execute$3176
    parameter \WIDTH 3
    connect \Y $auto$rtlil.cc:3097:Anyseq$3177
  end
  cell $anyseq $auto$setundef.cc:501:execute$3178
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$3179
  end
  cell $anyseq $auto$setundef.cc:501:execute$3180
    parameter \WIDTH 4
    connect \Y $auto$rtlil.cc:3097:Anyseq$3181
  end
  cell $anyseq $auto$setundef.cc:501:execute$3182
    parameter \WIDTH 3
    connect \Y $auto$rtlil.cc:3097:Anyseq$3183
  end
  cell $anyseq $auto$setundef.cc:501:execute$3184
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$3185
  end
  cell $anyseq $auto$setundef.cc:501:execute$3186
    parameter \WIDTH 4
    connect \Y $auto$rtlil.cc:3097:Anyseq$3187
  end
  cell $anyseq $auto$setundef.cc:501:execute$3188
    parameter \WIDTH 3
    connect \Y $auto$rtlil.cc:3097:Anyseq$3189
  end
  cell $anyseq $auto$setundef.cc:501:execute$3190
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$3191
  end
  cell $anyseq $auto$setundef.cc:501:execute$3192
    parameter \WIDTH 4
    connect \Y $auto$rtlil.cc:3097:Anyseq$3193
  end
  cell $anyseq $auto$setundef.cc:501:execute$3194
    parameter \WIDTH 3
    connect \Y $auto$rtlil.cc:3097:Anyseq$3195
  end
  cell $anyseq $auto$setundef.cc:501:execute$3196
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$3197
  end
  cell $anyseq $auto$setundef.cc:501:execute$3198
    parameter \WIDTH 4
    connect \Y $auto$rtlil.cc:3097:Anyseq$3199
  end
  cell $anyseq $auto$setundef.cc:501:execute$3200
    parameter \WIDTH 3
    connect \Y $auto$rtlil.cc:3097:Anyseq$3201
  end
  cell $anyseq $auto$setundef.cc:501:execute$3202
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$3203
  end
  cell $anyseq $auto$setundef.cc:501:execute$3204
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$3205
  end
  cell $anyseq $auto$setundef.cc:501:execute$3206
    parameter \WIDTH 4
    connect \Y $auto$rtlil.cc:3097:Anyseq$3207
  end
  cell $anyseq $auto$setundef.cc:501:execute$3208
    parameter \WIDTH 3
    connect \Y $auto$rtlil.cc:3097:Anyseq$3209
  end
  cell $anyseq $auto$setundef.cc:501:execute$3210
    parameter \WIDTH 3
    connect \Y $auto$rtlil.cc:3097:Anyseq$3211
  end
  cell $anyseq $auto$setundef.cc:501:execute$3212
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$3213
  end
  cell $anyseq $auto$setundef.cc:501:execute$3214
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$3215
  end
  cell $anyseq $auto$setundef.cc:501:execute$3216
    parameter \WIDTH 4
    connect \Y $auto$rtlil.cc:3097:Anyseq$3217
  end
  cell $anyseq $auto$setundef.cc:501:execute$3218
    parameter \WIDTH 3
    connect \Y $auto$rtlil.cc:3097:Anyseq$3219
  end
  cell $anyseq $auto$setundef.cc:501:execute$3220
    parameter \WIDTH 3
    connect \Y $auto$rtlil.cc:3097:Anyseq$3221
  end
  cell $anyseq $auto$setundef.cc:501:execute$3222
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$3223
  end
  cell $anyseq $auto$setundef.cc:501:execute$3224
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$3225
  end
  cell $anyseq $auto$setundef.cc:501:execute$3226
    parameter \WIDTH 4
    connect \Y $auto$rtlil.cc:3097:Anyseq$3227
  end
  cell $anyseq $auto$setundef.cc:501:execute$3228
    parameter \WIDTH 5
    connect \Y $auto$rtlil.cc:3097:Anyseq$3229
  end
  cell $anyseq $auto$setundef.cc:501:execute$3230
    parameter \WIDTH 3
    connect \Y $auto$rtlil.cc:3097:Anyseq$3231
  end
  cell $anyseq $auto$setundef.cc:501:execute$3232
    parameter \WIDTH 3
    connect \Y $auto$rtlil.cc:3097:Anyseq$3233
  end
  cell $anyseq $auto$setundef.cc:501:execute$3234
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$3235
  end
  cell $anyseq $auto$setundef.cc:501:execute$3236
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$3237
  end
  cell $anyseq $auto$setundef.cc:501:execute$3238
    parameter \WIDTH 4
    connect \Y $auto$rtlil.cc:3097:Anyseq$3239
  end
  cell $anyseq $auto$setundef.cc:501:execute$3240
    parameter \WIDTH 5
    connect \Y $auto$rtlil.cc:3097:Anyseq$3241
  end
  cell $anyseq $auto$setundef.cc:501:execute$3242
    parameter \WIDTH 3
    connect \Y $auto$rtlil.cc:3097:Anyseq$3243
  end
  cell $anyseq $auto$setundef.cc:501:execute$3244
    parameter \WIDTH 3
    connect \Y $auto$rtlil.cc:3097:Anyseq$3245
  end
  cell $anyseq $auto$setundef.cc:501:execute$3246
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$3247
  end
  cell $anyseq $auto$setundef.cc:501:execute$3248
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$3249
  end
  cell $anyseq $auto$setundef.cc:501:execute$3250
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:3097:Anyseq$3251
  end
  cell $anyseq $auto$setundef.cc:501:execute$3252
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:3097:Anyseq$3253
  end
  cell $anyseq $auto$setundef.cc:501:execute$3254
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:3097:Anyseq$3255
  end
  cell $anyseq $auto$setundef.cc:501:execute$3256
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$3257
  end
  cell $anyseq $auto$setundef.cc:501:execute$3258
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:3097:Anyseq$3259
  end
  cell $anyseq $auto$setundef.cc:501:execute$3260
    parameter \WIDTH 5
    connect \Y $auto$rtlil.cc:3097:Anyseq$3261
  end
  cell $anyseq $auto$setundef.cc:501:execute$3262
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:3097:Anyseq$3263
  end
  cell $anyseq $auto$setundef.cc:501:execute$3264
    parameter \WIDTH 5
    connect \Y $auto$rtlil.cc:3097:Anyseq$3265
  end
  cell $anyseq $auto$setundef.cc:501:execute$3266
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:3097:Anyseq$3267
  end
  cell $anyseq $auto$setundef.cc:501:execute$3268
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:3097:Anyseq$3269
  end
  cell $anyseq $auto$setundef.cc:501:execute$3270
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:3097:Anyseq$3271
  end
  cell $anyseq $auto$setundef.cc:501:execute$3272
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:3097:Anyseq$3273
  end
  cell $anyseq $auto$setundef.cc:501:execute$3274
    parameter \WIDTH 5
    connect \Y $auto$rtlil.cc:3097:Anyseq$3275
  end
  cell $anyseq $auto$setundef.cc:501:execute$3276
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:3097:Anyseq$3277
  end
  cell $anyseq $auto$setundef.cc:501:execute$3278
    parameter \WIDTH 3
    connect \Y $auto$rtlil.cc:3097:Anyseq$3279
  end
  attribute \src "rvfi_testbench.sv:29.19-29.38"
  cell $eq $eq$rvfi_testbench.sv:29$3
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \reset
    connect \B $initstate$2_wire
    connect \Y $eq$rvfi_testbench.sv:29$3_Y
  end
  attribute \src "rvfi_testbench.sv:53.12-53.23"
  cell $eq $eq$rvfi_testbench.sv:53$12
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \cycle
    connect \B 5'10100
    connect \Y \checker_inst.check
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:133.57-134.18"
  cell $assert $flatten\checker_inst.$assert$rvfi_insn_check.sv:133$216
    connect \A $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:133$33_CHECK[0:0]$103
    connect \EN $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:133$33_EN[0:0]$104
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:134.19-135.26"
  cell $assert $flatten\checker_inst.$assert$rvfi_insn_check.sv:134$217
    connect \A $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:134$34_CHECK[0:0]$105
    connect \EN $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:133$33_EN[0:0]$104
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:135.27-136.27"
  cell $assert $flatten\checker_inst.$assert$rvfi_insn_check.sv:135$218
    connect \A $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:135$35_CHECK[0:0]$107
    connect \EN $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:133$33_EN[0:0]$104
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:136.28-137.28"
  cell $assert $flatten\checker_inst.$assert$rvfi_insn_check.sv:136$219
    connect \A $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:136$36_CHECK[0:0]$109
    connect \EN $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:133$33_EN[0:0]$104
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:143.24-144.29"
  cell $assert $flatten\checker_inst.$assert$rvfi_insn_check.sv:143$220
    connect \A $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:143$37_CHECK[0:0]$111
    connect \EN $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:143$37_EN[0:0]$112
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:146.24-147.29"
  cell $assert $flatten\checker_inst.$assert$rvfi_insn_check.sv:146$221
    connect \A $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:146$38_CHECK[0:0]$113
    connect \EN $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:146$38_EN[0:0]$114
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:150.30-151.41"
  cell $assert $flatten\checker_inst.$assert$rvfi_insn_check.sv:150$222
    connect \A $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:150$39_CHECK[0:0]$115
    connect \EN $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:150$39_EN[0:0]$116
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:153.30-154.41"
  cell $assert $flatten\checker_inst.$assert$rvfi_insn_check.sv:153$223
    connect \A $auto$rtlil.cc:3097:Anyseq$2997
    connect \EN 1'0
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:154.42-156.38"
  cell $assert $flatten\checker_inst.$assert$rvfi_insn_check.sv:154$224
    connect \A $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:154$41_CHECK[0:0]$119
    connect \EN $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:154$41_EN[0:0]$120
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:156.39-157.40"
  cell $assert $flatten\checker_inst.$assert$rvfi_insn_check.sv:156$225
    connect \A $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:156$42_CHECK[0:0]$121
    connect \EN $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:154$41_EN[0:0]$120
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:157.41-158.76"
  cell $assert $flatten\checker_inst.$assert$rvfi_insn_check.sv:157$226
    connect \A $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:157$43_CHECK[0:0]$123
    connect \EN $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:154$41_EN[0:0]$120
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:160.50-161.79"
  cell $assert $flatten\checker_inst.$assert$rvfi_insn_check.sv:160$227
    connect \A $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:160$44_CHECK[0:0]$125
    connect \EN $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:160$44_EN[0:0]$126
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:168.40-169.29"
  cell $assert $flatten\checker_inst.$assert$rvfi_insn_check.sv:168$230
    connect \A $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:168$47_CHECK[0:0]$131
    connect \EN $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:168$47_EN[0:0]$132
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:168.40-169.29"
  cell $assert $flatten\checker_inst.$assert$rvfi_insn_check.sv:168$235
    connect \A $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:168$52_CHECK[0:0]$141
    connect \EN $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:168$52_EN[0:0]$142
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:168.40-169.29"
  cell $assert $flatten\checker_inst.$assert$rvfi_insn_check.sv:168$240
    connect \A $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:168$57_CHECK[0:0]$151
    connect \EN $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:168$57_EN[0:0]$152
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:168.40-169.29"
  cell $assert $flatten\checker_inst.$assert$rvfi_insn_check.sv:168$245
    connect \A $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:168$62_CHECK[0:0]$161
    connect \EN $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:168$62_EN[0:0]$162
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:169.30-170.59"
  cell $assert $flatten\checker_inst.$assert$rvfi_insn_check.sv:169$231
    connect \A $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:169$48_CHECK[0:0]$133
    connect \EN $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:168$47_EN[0:0]$132
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:169.30-170.59"
  cell $assert $flatten\checker_inst.$assert$rvfi_insn_check.sv:169$236
    connect \A $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:169$53_CHECK[0:0]$143
    connect \EN $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:168$52_EN[0:0]$142
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:169.30-170.59"
  cell $assert $flatten\checker_inst.$assert$rvfi_insn_check.sv:169$241
    connect \A $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:169$58_CHECK[0:0]$153
    connect \EN $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:168$57_EN[0:0]$152
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:169.30-170.59"
  cell $assert $flatten\checker_inst.$assert$rvfi_insn_check.sv:169$246
    connect \A $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:169$63_CHECK[0:0]$163
    connect \EN $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:168$62_EN[0:0]$162
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:172.36-173.29"
  cell $assert $flatten\checker_inst.$assert$rvfi_insn_check.sv:172$232
    connect \A $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:172$49_CHECK[0:0]$135
    connect \EN $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:172$49_EN[0:0]$136
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:172.36-173.29"
  cell $assert $flatten\checker_inst.$assert$rvfi_insn_check.sv:172$237
    connect \A $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:172$54_CHECK[0:0]$145
    connect \EN $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:172$54_EN[0:0]$146
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:172.36-173.29"
  cell $assert $flatten\checker_inst.$assert$rvfi_insn_check.sv:172$242
    connect \A $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:172$59_CHECK[0:0]$155
    connect \EN $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:172$59_EN[0:0]$156
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:172.36-173.29"
  cell $assert $flatten\checker_inst.$assert$rvfi_insn_check.sv:172$247
    connect \A $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:172$64_CHECK[0:0]$165
    connect \EN $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:172$64_EN[0:0]$166
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:176.9-178.31"
  cell $assert $flatten\checker_inst.$assert$rvfi_insn_check.sv:176$248
    connect \A $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:176$65_CHECK[0:0]$167
    connect \EN $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:176$65_EN[0:0]$168
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:130.30-131.23"
  cell $assume $flatten\checker_inst.$assume$rvfi_insn_check.sv:130$215
    connect \A $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:130$32_CHECK[0:0]$101
    connect \EN $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:130$32_EN[0:0]$102
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:135.13-135.25"
  cell $logic_not $flatten\checker_inst.$eq$rvfi_insn_check.sv:135$181
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \checker_inst.rd_addr
    connect \Y $flatten\checker_inst.$eq$rvfi_insn_check.sv:135$181_Y
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:136.13-136.26"
  cell $logic_not $flatten\checker_inst.$eq$rvfi_insn_check.sv:136$182
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \checker_inst.rd_wdata
    connect \Y $flatten\checker_inst.$eq$rvfi_insn_check.sv:136$182_Y
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:137.13-137.27"
  cell $logic_not $flatten\checker_inst.$eq$rvfi_insn_check.sv:137$183
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \checker_inst.mem_wmask
    connect \Y $flatten\checker_inst.$eq$rvfi_insn_check.sv:137$183_Y
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:143.10-143.23"
  cell $logic_not $flatten\checker_inst.$eq$rvfi_insn_check.sv:143$184
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.instr [19:15]
    connect \Y $flatten\checker_inst.$eq$rvfi_insn_check.sv:143$184_Y
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:144.14-144.28"
  cell $logic_not $flatten\checker_inst.$eq$rvfi_insn_check.sv:144$185
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \checker_inst.rs1_rdata
    connect \Y $flatten\checker_inst.$eq$rvfi_insn_check.sv:144$185_Y
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:146.10-146.23"
  cell $logic_not $flatten\checker_inst.$eq$rvfi_insn_check.sv:146$186
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.instr [24:20]
    connect \Y $flatten\checker_inst.$eq$rvfi_insn_check.sv:146$186_Y
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:147.14-147.28"
  cell $logic_not $flatten\checker_inst.$eq$rvfi_insn_check.sv:147$187
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \checker_inst.mem_wdata
    connect \Y $flatten\checker_inst.$eq$rvfi_insn_check.sv:147$187_Y
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:156.14-156.37"
  cell $eq $flatten\checker_inst.$eq$rvfi_insn_check.sv:156$193
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.instr [11:7]
    connect \B \checker_inst.rd_addr
    connect \Y $flatten\checker_inst.$eq$rvfi_insn_check.sv:156$193_Y
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:157.14-157.39"
  cell $eq $flatten\checker_inst.$eq$rvfi_insn_check.sv:157$194
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \checker_inst.spec_rd_wdata [15:0]
    connect \B \checker_inst.rd_wdata
    connect \Y $flatten\checker_inst.$eq$rvfi_insn_check.sv:157$194_Y
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:158.47-158.72"
  cell $eq $flatten\checker_inst.$eq$rvfi_insn_check.sv:158$195
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \checker_inst.spec_pc_wdata
    connect \B \checker_inst.pc_wdata
    connect \Y $flatten\checker_inst.$eq$rvfi_insn_check.sv:158$195_Y
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:161.48-161.73"
  cell $eq $flatten\checker_inst.$eq$rvfi_insn_check.sv:161$199
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \checker_inst.spec_mem_addr
    connect \B \checker_inst.mem_addr
    connect \Y $flatten\checker_inst.$eq$rvfi_insn_check.sv:161$199_Y
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:170.16-170.58"
  cell $eq $flatten\checker_inst.$eq$rvfi_insn_check.sv:170$203
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 1
    connect \A \checker_inst.mem_rdata [7:0]
    connect \B \checker_inst.mem_wdata [7:0]
    connect \Y $flatten\checker_inst.$eq$rvfi_insn_check.sv:170$203_Y
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:170.16-170.58"
  cell $eq $flatten\checker_inst.$eq$rvfi_insn_check.sv:170$205
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 1
    connect \A \checker_inst.mem_rdata [15:8]
    connect \B \checker_inst.mem_wdata [15:8]
    connect \Y $flatten\checker_inst.$eq$rvfi_insn_check.sv:170$205_Y
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:170.16-170.58"
  cell $eq $flatten\checker_inst.$eq$rvfi_insn_check.sv:170$207
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 1
    connect \A \checker_inst.mem_rdata [23:16]
    connect \B \checker_inst.mem_wdata [23:16]
    connect \Y $flatten\checker_inst.$eq$rvfi_insn_check.sv:170$207_Y
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:170.16-170.58"
  cell $eq $flatten\checker_inst.$eq$rvfi_insn_check.sv:170$209
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 1
    connect \A \checker_inst.mem_rdata [31:24]
    connect \B \checker_inst.mem_wdata [31:24]
    connect \Y $flatten\checker_inst.$eq$rvfi_insn_check.sv:170$209_Y
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:178.13-178.30"
  cell $eq $flatten\checker_inst.$eq$rvfi_insn_check.sv:178$210
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \checker_inst.spec_trap
    connect \B \checker_inst.trap
    connect \Y $flatten\checker_inst.$eq$rvfi_insn_check.sv:178$210_Y
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:118.28-118.56"
  cell $logic_and $flatten\checker_inst.$logic_and$rvfi_insn_check.sv:118$85
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \checker_inst.spec_mem_rmask
    connect \B 1'0
    connect \Y \checker_inst.mem_access_fault
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:130.8-130.23"
  cell $logic_and $flatten\checker_inst.$logic_and$rvfi_insn_check.sv:130$177
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $flatten\checker_inst.$logic_not$rvfi_insn_check.sv:130$176_Y
    connect \B \checker_inst.check
    connect \Y $flatten\checker_inst.$logic_and$rvfi_insn_check.sv:130$177_Y
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:25.27-25.60"
  cell $logic_and $flatten\checker_inst.$logic_and$rvfi_insn_check.sv:25$67
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $flatten\checker_inst.$logic_not$rvfi_insn_check.sv:130$176_Y
    connect \B \checker_inst.rvfi_valid
    connect \Y \checker_inst.valid
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:130.8-130.14"
  cell $logic_not $flatten\checker_inst.$logic_not$rvfi_insn_check.sv:130$176
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \checker_inst.reset
    connect \Y $flatten\checker_inst.$logic_not$rvfi_insn_check.sv:130$176_Y
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:160.11-160.43"
  cell $logic_or $flatten\checker_inst.$logic_or$rvfi_insn_check.sv:160$198
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A 4'0000
    connect \B \checker_inst.spec_mem_rmask
    connect \Y $flatten\checker_inst.$logic_or$rvfi_insn_check.sv:160$198_Y
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:150.11-150.29"
  cell $reduce_bool $flatten\checker_inst.$ne$rvfi_insn_check.sv:150$189
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.instr [19:15]
    connect \Y $flatten\checker_inst.$ne$rvfi_insn_check.sv:150$189_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:149.6-176.9|rvfi_insn_check.sv:149.10-149.20"
  cell $mux $flatten\checker_inst.$procmux$1004
    parameter \WIDTH 1
    connect \A $flatten\checker_inst.$procmux$1002_Y
    connect \B $auto$rtlil.cc:3097:Anyseq$2999
    connect \S \checker_inst.spec_trap
    connect \Y $flatten\checker_inst.$procmux$1004_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:133.5-179.8|rvfi_insn_check.sv:133.9-133.50"
  cell $mux $flatten\checker_inst.$procmux$1007
    parameter \WIDTH 1
    connect \A $flatten\checker_inst.$procmux$1004_Y
    connect \B $auto$rtlil.cc:3097:Anyseq$3001
    connect \S \checker_inst.mem_access_fault
    connect \Y $flatten\checker_inst.$procmux$1007_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:130.4-180.7|rvfi_insn_check.sv:130.8-130.23"
  cell $mux $flatten\checker_inst.$procmux$1009
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:3097:Anyseq$3003
    connect \B $flatten\checker_inst.$procmux$1007_Y
    connect \S $flatten\checker_inst.$logic_and$rvfi_insn_check.sv:130$177_Y
    connect \Y $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:169$58_CHECK[0:0]$153
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:172.8-174.11|rvfi_insn_check.sv:172.12-172.29"
  cell $mux $flatten\checker_inst.$procmux$1013
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \checker_inst.spec_mem_rmask [2]
    connect \Y $flatten\checker_inst.$procmux$1013_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:149.6-176.9|rvfi_insn_check.sv:149.10-149.20"
  cell $mux $flatten\checker_inst.$procmux$1015
    parameter \WIDTH 1
    connect \A $flatten\checker_inst.$procmux$1013_Y
    connect \B 1'0
    connect \S \checker_inst.spec_trap
    connect \Y $flatten\checker_inst.$procmux$1015_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:133.5-179.8|rvfi_insn_check.sv:133.9-133.50"
  cell $mux $flatten\checker_inst.$procmux$1018
    parameter \WIDTH 1
    connect \A $flatten\checker_inst.$procmux$1015_Y
    connect \B 1'0
    connect \S \checker_inst.mem_access_fault
    connect \Y $flatten\checker_inst.$procmux$1018_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:130.4-180.7|rvfi_insn_check.sv:130.8-130.23"
  cell $mux $flatten\checker_inst.$procmux$1020
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $flatten\checker_inst.$procmux$1018_Y
    connect \S $flatten\checker_inst.$logic_and$rvfi_insn_check.sv:130$177_Y
    connect \Y $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:172$59_EN[0:0]$156
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:172.8-174.11|rvfi_insn_check.sv:172.12-172.29"
  cell $mux $flatten\checker_inst.$procmux$1024
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:3097:Anyseq$3005
    connect \B \checker_inst.rvfi_mem_rmask [2]
    connect \S \checker_inst.spec_mem_rmask [2]
    connect \Y $flatten\checker_inst.$procmux$1024_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:149.6-176.9|rvfi_insn_check.sv:149.10-149.20"
  cell $mux $flatten\checker_inst.$procmux$1026
    parameter \WIDTH 1
    connect \A $flatten\checker_inst.$procmux$1024_Y
    connect \B $auto$rtlil.cc:3097:Anyseq$3007
    connect \S \checker_inst.spec_trap
    connect \Y $flatten\checker_inst.$procmux$1026_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:133.5-179.8|rvfi_insn_check.sv:133.9-133.50"
  cell $mux $flatten\checker_inst.$procmux$1029
    parameter \WIDTH 1
    connect \A $flatten\checker_inst.$procmux$1026_Y
    connect \B $auto$rtlil.cc:3097:Anyseq$3009
    connect \S \checker_inst.mem_access_fault
    connect \Y $flatten\checker_inst.$procmux$1029_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:130.4-180.7|rvfi_insn_check.sv:130.8-130.23"
  cell $mux $flatten\checker_inst.$procmux$1031
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:3097:Anyseq$3011
    connect \B $flatten\checker_inst.$procmux$1029_Y
    connect \S $flatten\checker_inst.$logic_and$rvfi_insn_check.sv:130$177_Y
    connect \Y $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:172$59_CHECK[0:0]$155
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:168.17-171.11|rvfi_insn_check.sv:168.21-168.33"
  cell $mux $flatten\checker_inst.$procmux$1083
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \checker_inst.mem_wmask [3]
    connect \Y $flatten\checker_inst.$procmux$1083_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:149.6-176.9|rvfi_insn_check.sv:149.10-149.20"
  cell $mux $flatten\checker_inst.$procmux$1088
    parameter \WIDTH 1
    connect \A $flatten\checker_inst.$procmux$1083_Y
    connect \B 1'0
    connect \S \checker_inst.spec_trap
    connect \Y $flatten\checker_inst.$procmux$1088_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:133.5-179.8|rvfi_insn_check.sv:133.9-133.50"
  cell $mux $flatten\checker_inst.$procmux$1091
    parameter \WIDTH 1
    connect \A $flatten\checker_inst.$procmux$1088_Y
    connect \B 1'0
    connect \S \checker_inst.mem_access_fault
    connect \Y $flatten\checker_inst.$procmux$1091_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:130.4-180.7|rvfi_insn_check.sv:130.8-130.23"
  cell $mux $flatten\checker_inst.$procmux$1093
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $flatten\checker_inst.$procmux$1091_Y
    connect \S $flatten\checker_inst.$logic_and$rvfi_insn_check.sv:130$177_Y
    connect \Y $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:168$62_EN[0:0]$162
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:168.17-171.11|rvfi_insn_check.sv:168.21-168.33"
  cell $mux $flatten\checker_inst.$procmux$1097
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:3097:Anyseq$3013
    connect \B \checker_inst.rvfi_mem_rmask [3]
    connect \S \checker_inst.mem_wmask [3]
    connect \Y $flatten\checker_inst.$procmux$1097_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:149.6-176.9|rvfi_insn_check.sv:149.10-149.20"
  cell $mux $flatten\checker_inst.$procmux$1102
    parameter \WIDTH 1
    connect \A $flatten\checker_inst.$procmux$1097_Y
    connect \B $auto$rtlil.cc:3097:Anyseq$3015
    connect \S \checker_inst.spec_trap
    connect \Y $flatten\checker_inst.$procmux$1102_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:133.5-179.8|rvfi_insn_check.sv:133.9-133.50"
  cell $mux $flatten\checker_inst.$procmux$1105
    parameter \WIDTH 1
    connect \A $flatten\checker_inst.$procmux$1102_Y
    connect \B $auto$rtlil.cc:3097:Anyseq$3017
    connect \S \checker_inst.mem_access_fault
    connect \Y $flatten\checker_inst.$procmux$1105_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:130.4-180.7|rvfi_insn_check.sv:130.8-130.23"
  cell $mux $flatten\checker_inst.$procmux$1107
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:3097:Anyseq$3019
    connect \B $flatten\checker_inst.$procmux$1105_Y
    connect \S $flatten\checker_inst.$logic_and$rvfi_insn_check.sv:130$177_Y
    connect \Y $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:168$62_CHECK[0:0]$161
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:168.17-171.11|rvfi_insn_check.sv:168.21-168.33"
  cell $mux $flatten\checker_inst.$procmux$1125
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:3097:Anyseq$3021
    connect \B $flatten\checker_inst.$eq$rvfi_insn_check.sv:170$209_Y
    connect \S \checker_inst.mem_wmask [3]
    connect \Y $flatten\checker_inst.$procmux$1125_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:149.6-176.9|rvfi_insn_check.sv:149.10-149.20"
  cell $mux $flatten\checker_inst.$procmux$1130
    parameter \WIDTH 1
    connect \A $flatten\checker_inst.$procmux$1125_Y
    connect \B $auto$rtlil.cc:3097:Anyseq$3023
    connect \S \checker_inst.spec_trap
    connect \Y $flatten\checker_inst.$procmux$1130_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:133.5-179.8|rvfi_insn_check.sv:133.9-133.50"
  cell $mux $flatten\checker_inst.$procmux$1133
    parameter \WIDTH 1
    connect \A $flatten\checker_inst.$procmux$1130_Y
    connect \B $auto$rtlil.cc:3097:Anyseq$3025
    connect \S \checker_inst.mem_access_fault
    connect \Y $flatten\checker_inst.$procmux$1133_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:130.4-180.7|rvfi_insn_check.sv:130.8-130.23"
  cell $mux $flatten\checker_inst.$procmux$1135
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:3097:Anyseq$3027
    connect \B $flatten\checker_inst.$procmux$1133_Y
    connect \S $flatten\checker_inst.$logic_and$rvfi_insn_check.sv:130$177_Y
    connect \Y $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:169$63_CHECK[0:0]$163
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:172.8-174.11|rvfi_insn_check.sv:172.12-172.29"
  cell $mux $flatten\checker_inst.$procmux$1139
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \checker_inst.spec_mem_rmask [3]
    connect \Y $flatten\checker_inst.$procmux$1139_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:149.6-176.9|rvfi_insn_check.sv:149.10-149.20"
  cell $mux $flatten\checker_inst.$procmux$1141
    parameter \WIDTH 1
    connect \A $flatten\checker_inst.$procmux$1139_Y
    connect \B 1'0
    connect \S \checker_inst.spec_trap
    connect \Y $flatten\checker_inst.$procmux$1141_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:133.5-179.8|rvfi_insn_check.sv:133.9-133.50"
  cell $mux $flatten\checker_inst.$procmux$1144
    parameter \WIDTH 1
    connect \A $flatten\checker_inst.$procmux$1141_Y
    connect \B 1'0
    connect \S \checker_inst.mem_access_fault
    connect \Y $flatten\checker_inst.$procmux$1144_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:130.4-180.7|rvfi_insn_check.sv:130.8-130.23"
  cell $mux $flatten\checker_inst.$procmux$1146
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $flatten\checker_inst.$procmux$1144_Y
    connect \S $flatten\checker_inst.$logic_and$rvfi_insn_check.sv:130$177_Y
    connect \Y $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:172$64_EN[0:0]$166
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:172.8-174.11|rvfi_insn_check.sv:172.12-172.29"
  cell $mux $flatten\checker_inst.$procmux$1150
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:3097:Anyseq$3029
    connect \B \checker_inst.rvfi_mem_rmask [3]
    connect \S \checker_inst.spec_mem_rmask [3]
    connect \Y $flatten\checker_inst.$procmux$1150_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:149.6-176.9|rvfi_insn_check.sv:149.10-149.20"
  cell $mux $flatten\checker_inst.$procmux$1152
    parameter \WIDTH 1
    connect \A $flatten\checker_inst.$procmux$1150_Y
    connect \B $auto$rtlil.cc:3097:Anyseq$3031
    connect \S \checker_inst.spec_trap
    connect \Y $flatten\checker_inst.$procmux$1152_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:133.5-179.8|rvfi_insn_check.sv:133.9-133.50"
  cell $mux $flatten\checker_inst.$procmux$1155
    parameter \WIDTH 1
    connect \A $flatten\checker_inst.$procmux$1152_Y
    connect \B $auto$rtlil.cc:3097:Anyseq$3033
    connect \S \checker_inst.mem_access_fault
    connect \Y $flatten\checker_inst.$procmux$1155_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:130.4-180.7|rvfi_insn_check.sv:130.8-130.23"
  cell $mux $flatten\checker_inst.$procmux$1157
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:3097:Anyseq$3035
    connect \B $flatten\checker_inst.$procmux$1155_Y
    connect \S $flatten\checker_inst.$logic_and$rvfi_insn_check.sv:130$177_Y
    connect \Y $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:172$64_CHECK[0:0]$165
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:133.5-179.8|rvfi_insn_check.sv:133.9-133.50"
  cell $mux $flatten\checker_inst.$procmux$1161
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'0
    connect \S \checker_inst.mem_access_fault
    connect \Y $flatten\checker_inst.$procmux$1161_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:130.4-180.7|rvfi_insn_check.sv:130.8-130.23"
  cell $mux $flatten\checker_inst.$procmux$1163
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $flatten\checker_inst.$procmux$1161_Y
    connect \S $flatten\checker_inst.$logic_and$rvfi_insn_check.sv:130$177_Y
    connect \Y $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:176$65_EN[0:0]$168
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:133.5-179.8|rvfi_insn_check.sv:133.9-133.50"
  cell $mux $flatten\checker_inst.$procmux$1167
    parameter \WIDTH 1
    connect \A $flatten\checker_inst.$eq$rvfi_insn_check.sv:178$210_Y
    connect \B $auto$rtlil.cc:3097:Anyseq$3037
    connect \S \checker_inst.mem_access_fault
    connect \Y $flatten\checker_inst.$procmux$1167_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:130.4-180.7|rvfi_insn_check.sv:130.8-130.23"
  cell $mux $flatten\checker_inst.$procmux$1169
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:3097:Anyseq$3039
    connect \B $flatten\checker_inst.$procmux$1167_Y
    connect \S $flatten\checker_inst.$logic_and$rvfi_insn_check.sv:130$177_Y
    connect \Y $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:176$65_CHECK[0:0]$167
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:130.4-180.7|rvfi_insn_check.sv:130.8-130.23"
  cell $mux $flatten\checker_inst.$procmux$450
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $flatten\checker_inst.$logic_and$rvfi_insn_check.sv:130$177_Y
    connect \Y $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:130$32_EN[0:0]$102
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:130.4-180.7|rvfi_insn_check.sv:130.8-130.23"
  cell $mux $flatten\checker_inst.$procmux$453
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:3097:Anyseq$3041
    connect \B \checker_inst.spec_valid
    connect \S $flatten\checker_inst.$logic_and$rvfi_insn_check.sv:130$177_Y
    connect \Y $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:130$32_CHECK[0:0]$101
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:133.5-179.8|rvfi_insn_check.sv:133.9-133.50"
  cell $mux $flatten\checker_inst.$procmux$457
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \checker_inst.mem_access_fault
    connect \Y $flatten\checker_inst.$procmux$457_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:130.4-180.7|rvfi_insn_check.sv:130.8-130.23"
  cell $mux $flatten\checker_inst.$procmux$459
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $flatten\checker_inst.$procmux$457_Y
    connect \S $flatten\checker_inst.$logic_and$rvfi_insn_check.sv:130$177_Y
    connect \Y $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:133$33_EN[0:0]$104
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:133.5-179.8|rvfi_insn_check.sv:133.9-133.50"
  cell $mux $flatten\checker_inst.$procmux$463
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:3097:Anyseq$3043
    connect \B \checker_inst.trap
    connect \S \checker_inst.mem_access_fault
    connect \Y $flatten\checker_inst.$procmux$463_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:130.4-180.7|rvfi_insn_check.sv:130.8-130.23"
  cell $mux $flatten\checker_inst.$procmux$465
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:3097:Anyseq$3045
    connect \B $flatten\checker_inst.$procmux$463_Y
    connect \S $flatten\checker_inst.$logic_and$rvfi_insn_check.sv:130$177_Y
    connect \Y $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:133$33_CHECK[0:0]$103
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:133.5-179.8|rvfi_insn_check.sv:133.9-133.50"
  cell $mux $flatten\checker_inst.$procmux$475
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:3097:Anyseq$3047
    connect \B $flatten\checker_inst.$eq$rvfi_insn_check.sv:135$181_Y
    connect \S \checker_inst.mem_access_fault
    connect \Y $flatten\checker_inst.$procmux$475_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:130.4-180.7|rvfi_insn_check.sv:130.8-130.23"
  cell $mux $flatten\checker_inst.$procmux$477
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:3097:Anyseq$3049
    connect \B $flatten\checker_inst.$procmux$475_Y
    connect \S $flatten\checker_inst.$logic_and$rvfi_insn_check.sv:130$177_Y
    connect \Y $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:134$34_CHECK[0:0]$105
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:133.5-179.8|rvfi_insn_check.sv:133.9-133.50"
  cell $mux $flatten\checker_inst.$procmux$487
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:3097:Anyseq$3051
    connect \B $flatten\checker_inst.$eq$rvfi_insn_check.sv:136$182_Y
    connect \S \checker_inst.mem_access_fault
    connect \Y $flatten\checker_inst.$procmux$487_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:130.4-180.7|rvfi_insn_check.sv:130.8-130.23"
  cell $mux $flatten\checker_inst.$procmux$489
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:3097:Anyseq$3053
    connect \B $flatten\checker_inst.$procmux$487_Y
    connect \S $flatten\checker_inst.$logic_and$rvfi_insn_check.sv:130$177_Y
    connect \Y $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:135$35_CHECK[0:0]$107
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:133.5-179.8|rvfi_insn_check.sv:133.9-133.50"
  cell $mux $flatten\checker_inst.$procmux$499
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:3097:Anyseq$3055
    connect \B $flatten\checker_inst.$eq$rvfi_insn_check.sv:137$183_Y
    connect \S \checker_inst.mem_access_fault
    connect \Y $flatten\checker_inst.$procmux$499_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:130.4-180.7|rvfi_insn_check.sv:130.8-130.23"
  cell $mux $flatten\checker_inst.$procmux$501
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:3097:Anyseq$3057
    connect \B $flatten\checker_inst.$procmux$499_Y
    connect \S $flatten\checker_inst.$logic_and$rvfi_insn_check.sv:130$177_Y
    connect \Y $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:136$36_CHECK[0:0]$109
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:143.6-144.30|rvfi_insn_check.sv:143.10-143.23"
  cell $mux $flatten\checker_inst.$procmux$504
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $flatten\checker_inst.$eq$rvfi_insn_check.sv:143$184_Y
    connect \Y $flatten\checker_inst.$procmux$504_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:133.5-179.8|rvfi_insn_check.sv:133.9-133.50"
  cell $mux $flatten\checker_inst.$procmux$507
    parameter \WIDTH 1
    connect \A $flatten\checker_inst.$procmux$504_Y
    connect \B 1'0
    connect \S \checker_inst.mem_access_fault
    connect \Y $flatten\checker_inst.$procmux$507_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:130.4-180.7|rvfi_insn_check.sv:130.8-130.23"
  cell $mux $flatten\checker_inst.$procmux$509
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $flatten\checker_inst.$procmux$507_Y
    connect \S $flatten\checker_inst.$logic_and$rvfi_insn_check.sv:130$177_Y
    connect \Y $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:143$37_EN[0:0]$112
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:143.6-144.30|rvfi_insn_check.sv:143.10-143.23"
  cell $mux $flatten\checker_inst.$procmux$512
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:3097:Anyseq$3059
    connect \B $flatten\checker_inst.$eq$rvfi_insn_check.sv:144$185_Y
    connect \S $flatten\checker_inst.$eq$rvfi_insn_check.sv:143$184_Y
    connect \Y $flatten\checker_inst.$procmux$512_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:133.5-179.8|rvfi_insn_check.sv:133.9-133.50"
  cell $mux $flatten\checker_inst.$procmux$515
    parameter \WIDTH 1
    connect \A $flatten\checker_inst.$procmux$512_Y
    connect \B $auto$rtlil.cc:3097:Anyseq$3061
    connect \S \checker_inst.mem_access_fault
    connect \Y $flatten\checker_inst.$procmux$515_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:130.4-180.7|rvfi_insn_check.sv:130.8-130.23"
  cell $mux $flatten\checker_inst.$procmux$517
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:3097:Anyseq$3063
    connect \B $flatten\checker_inst.$procmux$515_Y
    connect \S $flatten\checker_inst.$logic_and$rvfi_insn_check.sv:130$177_Y
    connect \Y $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:143$37_CHECK[0:0]$111
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:146.6-147.30|rvfi_insn_check.sv:146.10-146.23"
  cell $mux $flatten\checker_inst.$procmux$520
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $flatten\checker_inst.$eq$rvfi_insn_check.sv:146$186_Y
    connect \Y $flatten\checker_inst.$procmux$520_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:133.5-179.8|rvfi_insn_check.sv:133.9-133.50"
  cell $mux $flatten\checker_inst.$procmux$523
    parameter \WIDTH 1
    connect \A $flatten\checker_inst.$procmux$520_Y
    connect \B 1'0
    connect \S \checker_inst.mem_access_fault
    connect \Y $flatten\checker_inst.$procmux$523_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:130.4-180.7|rvfi_insn_check.sv:130.8-130.23"
  cell $mux $flatten\checker_inst.$procmux$525
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $flatten\checker_inst.$procmux$523_Y
    connect \S $flatten\checker_inst.$logic_and$rvfi_insn_check.sv:130$177_Y
    connect \Y $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:146$38_EN[0:0]$114
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:146.6-147.30|rvfi_insn_check.sv:146.10-146.23"
  cell $mux $flatten\checker_inst.$procmux$528
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:3097:Anyseq$3065
    connect \B $flatten\checker_inst.$eq$rvfi_insn_check.sv:147$187_Y
    connect \S $flatten\checker_inst.$eq$rvfi_insn_check.sv:146$186_Y
    connect \Y $flatten\checker_inst.$procmux$528_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:133.5-179.8|rvfi_insn_check.sv:133.9-133.50"
  cell $mux $flatten\checker_inst.$procmux$531
    parameter \WIDTH 1
    connect \A $flatten\checker_inst.$procmux$528_Y
    connect \B $auto$rtlil.cc:3097:Anyseq$3067
    connect \S \checker_inst.mem_access_fault
    connect \Y $flatten\checker_inst.$procmux$531_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:130.4-180.7|rvfi_insn_check.sv:130.8-130.23"
  cell $mux $flatten\checker_inst.$procmux$533
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:3097:Anyseq$3069
    connect \B $flatten\checker_inst.$procmux$531_Y
    connect \S $flatten\checker_inst.$logic_and$rvfi_insn_check.sv:130$177_Y
    connect \Y $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:146$38_CHECK[0:0]$113
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:150.7-151.42|rvfi_insn_check.sv:150.11-150.29"
  cell $mux $flatten\checker_inst.$procmux$537
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $flatten\checker_inst.$ne$rvfi_insn_check.sv:150$189_Y
    connect \Y $flatten\checker_inst.$procmux$537_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:149.6-176.9|rvfi_insn_check.sv:149.10-149.20"
  cell $mux $flatten\checker_inst.$procmux$539
    parameter \WIDTH 1
    connect \A $flatten\checker_inst.$procmux$537_Y
    connect \B 1'0
    connect \S \checker_inst.spec_trap
    connect \Y $flatten\checker_inst.$procmux$539_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:133.5-179.8|rvfi_insn_check.sv:133.9-133.50"
  cell $mux $flatten\checker_inst.$procmux$542
    parameter \WIDTH 1
    connect \A $flatten\checker_inst.$procmux$539_Y
    connect \B 1'0
    connect \S \checker_inst.mem_access_fault
    connect \Y $flatten\checker_inst.$procmux$542_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:130.4-180.7|rvfi_insn_check.sv:130.8-130.23"
  cell $mux $flatten\checker_inst.$procmux$544
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $flatten\checker_inst.$procmux$542_Y
    connect \S $flatten\checker_inst.$logic_and$rvfi_insn_check.sv:130$177_Y
    connect \Y $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:150$39_EN[0:0]$116
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:150.7-151.42|rvfi_insn_check.sv:150.11-150.29"
  cell $mux $flatten\checker_inst.$procmux$548
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:3097:Anyseq$3071
    connect \B 1'1
    connect \S $flatten\checker_inst.$ne$rvfi_insn_check.sv:150$189_Y
    connect \Y $flatten\checker_inst.$procmux$548_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:149.6-176.9|rvfi_insn_check.sv:149.10-149.20"
  cell $mux $flatten\checker_inst.$procmux$550
    parameter \WIDTH 1
    connect \A $flatten\checker_inst.$procmux$548_Y
    connect \B $auto$rtlil.cc:3097:Anyseq$3073
    connect \S \checker_inst.spec_trap
    connect \Y $flatten\checker_inst.$procmux$550_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:133.5-179.8|rvfi_insn_check.sv:133.9-133.50"
  cell $mux $flatten\checker_inst.$procmux$553
    parameter \WIDTH 1
    connect \A $flatten\checker_inst.$procmux$550_Y
    connect \B $auto$rtlil.cc:3097:Anyseq$3075
    connect \S \checker_inst.mem_access_fault
    connect \Y $flatten\checker_inst.$procmux$553_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:130.4-180.7|rvfi_insn_check.sv:130.8-130.23"
  cell $mux $flatten\checker_inst.$procmux$555
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:3097:Anyseq$3077
    connect \B $flatten\checker_inst.$procmux$553_Y
    connect \S $flatten\checker_inst.$logic_and$rvfi_insn_check.sv:130$177_Y
    connect \Y $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:150$39_CHECK[0:0]$115
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:149.6-176.9|rvfi_insn_check.sv:149.10-149.20"
  cell $mux $flatten\checker_inst.$procmux$581
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'0
    connect \S \checker_inst.spec_trap
    connect \Y $flatten\checker_inst.$procmux$581_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:133.5-179.8|rvfi_insn_check.sv:133.9-133.50"
  cell $mux $flatten\checker_inst.$procmux$584
    parameter \WIDTH 1
    connect \A $flatten\checker_inst.$procmux$581_Y
    connect \B 1'0
    connect \S \checker_inst.mem_access_fault
    connect \Y $flatten\checker_inst.$procmux$584_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:130.4-180.7|rvfi_insn_check.sv:130.8-130.23"
  cell $mux $flatten\checker_inst.$procmux$586
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $flatten\checker_inst.$procmux$584_Y
    connect \S $flatten\checker_inst.$logic_and$rvfi_insn_check.sv:130$177_Y
    connect \Y $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:154$41_EN[0:0]$120
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:149.6-176.9|rvfi_insn_check.sv:149.10-149.20"
  cell $mux $flatten\checker_inst.$procmux$590
    parameter \WIDTH 1
    connect \A $flatten\checker_inst.$eq$rvfi_insn_check.sv:156$193_Y
    connect \B $auto$rtlil.cc:3097:Anyseq$3079
    connect \S \checker_inst.spec_trap
    connect \Y $flatten\checker_inst.$procmux$590_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:133.5-179.8|rvfi_insn_check.sv:133.9-133.50"
  cell $mux $flatten\checker_inst.$procmux$593
    parameter \WIDTH 1
    connect \A $flatten\checker_inst.$procmux$590_Y
    connect \B $auto$rtlil.cc:3097:Anyseq$3081
    connect \S \checker_inst.mem_access_fault
    connect \Y $flatten\checker_inst.$procmux$593_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:130.4-180.7|rvfi_insn_check.sv:130.8-130.23"
  cell $mux $flatten\checker_inst.$procmux$595
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:3097:Anyseq$3083
    connect \B $flatten\checker_inst.$procmux$593_Y
    connect \S $flatten\checker_inst.$logic_and$rvfi_insn_check.sv:130$177_Y
    connect \Y $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:154$41_CHECK[0:0]$119
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:149.6-176.9|rvfi_insn_check.sv:149.10-149.20"
  cell $mux $flatten\checker_inst.$procmux$608
    parameter \WIDTH 1
    connect \A $flatten\checker_inst.$eq$rvfi_insn_check.sv:157$194_Y
    connect \B $auto$rtlil.cc:3097:Anyseq$3085
    connect \S \checker_inst.spec_trap
    connect \Y $flatten\checker_inst.$procmux$608_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:133.5-179.8|rvfi_insn_check.sv:133.9-133.50"
  cell $mux $flatten\checker_inst.$procmux$611
    parameter \WIDTH 1
    connect \A $flatten\checker_inst.$procmux$608_Y
    connect \B $auto$rtlil.cc:3097:Anyseq$3087
    connect \S \checker_inst.mem_access_fault
    connect \Y $flatten\checker_inst.$procmux$611_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:130.4-180.7|rvfi_insn_check.sv:130.8-130.23"
  cell $mux $flatten\checker_inst.$procmux$613
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:3097:Anyseq$3089
    connect \B $flatten\checker_inst.$procmux$611_Y
    connect \S $flatten\checker_inst.$logic_and$rvfi_insn_check.sv:130$177_Y
    connect \Y $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:156$42_CHECK[0:0]$121
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:149.6-176.9|rvfi_insn_check.sv:149.10-149.20"
  cell $mux $flatten\checker_inst.$procmux$626
    parameter \WIDTH 1
    connect \A $flatten\checker_inst.$eq$rvfi_insn_check.sv:158$195_Y
    connect \B $auto$rtlil.cc:3097:Anyseq$3091
    connect \S \checker_inst.spec_trap
    connect \Y $flatten\checker_inst.$procmux$626_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:133.5-179.8|rvfi_insn_check.sv:133.9-133.50"
  cell $mux $flatten\checker_inst.$procmux$629
    parameter \WIDTH 1
    connect \A $flatten\checker_inst.$procmux$626_Y
    connect \B $auto$rtlil.cc:3097:Anyseq$3093
    connect \S \checker_inst.mem_access_fault
    connect \Y $flatten\checker_inst.$procmux$629_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:130.4-180.7|rvfi_insn_check.sv:130.8-130.23"
  cell $mux $flatten\checker_inst.$procmux$631
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:3097:Anyseq$3095
    connect \B $flatten\checker_inst.$procmux$629_Y
    connect \S $flatten\checker_inst.$logic_and$rvfi_insn_check.sv:130$177_Y
    connect \Y $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:157$43_CHECK[0:0]$123
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:160.7-162.10|rvfi_insn_check.sv:160.11-160.43"
  cell $mux $flatten\checker_inst.$procmux$635
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $flatten\checker_inst.$logic_or$rvfi_insn_check.sv:160$198_Y
    connect \Y $flatten\checker_inst.$procmux$635_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:149.6-176.9|rvfi_insn_check.sv:149.10-149.20"
  cell $mux $flatten\checker_inst.$procmux$637
    parameter \WIDTH 1
    connect \A $flatten\checker_inst.$procmux$635_Y
    connect \B 1'0
    connect \S \checker_inst.spec_trap
    connect \Y $flatten\checker_inst.$procmux$637_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:133.5-179.8|rvfi_insn_check.sv:133.9-133.50"
  cell $mux $flatten\checker_inst.$procmux$640
    parameter \WIDTH 1
    connect \A $flatten\checker_inst.$procmux$637_Y
    connect \B 1'0
    connect \S \checker_inst.mem_access_fault
    connect \Y $flatten\checker_inst.$procmux$640_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:130.4-180.7|rvfi_insn_check.sv:130.8-130.23"
  cell $mux $flatten\checker_inst.$procmux$642
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $flatten\checker_inst.$procmux$640_Y
    connect \S $flatten\checker_inst.$logic_and$rvfi_insn_check.sv:130$177_Y
    connect \Y $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:160$44_EN[0:0]$126
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:160.7-162.10|rvfi_insn_check.sv:160.11-160.43"
  cell $mux $flatten\checker_inst.$procmux$646
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:3097:Anyseq$3097
    connect \B $flatten\checker_inst.$eq$rvfi_insn_check.sv:161$199_Y
    connect \S $flatten\checker_inst.$logic_or$rvfi_insn_check.sv:160$198_Y
    connect \Y $flatten\checker_inst.$procmux$646_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:149.6-176.9|rvfi_insn_check.sv:149.10-149.20"
  cell $mux $flatten\checker_inst.$procmux$648
    parameter \WIDTH 1
    connect \A $flatten\checker_inst.$procmux$646_Y
    connect \B $auto$rtlil.cc:3097:Anyseq$3099
    connect \S \checker_inst.spec_trap
    connect \Y $flatten\checker_inst.$procmux$648_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:133.5-179.8|rvfi_insn_check.sv:133.9-133.50"
  cell $mux $flatten\checker_inst.$procmux$651
    parameter \WIDTH 1
    connect \A $flatten\checker_inst.$procmux$648_Y
    connect \B $auto$rtlil.cc:3097:Anyseq$3101
    connect \S \checker_inst.mem_access_fault
    connect \Y $flatten\checker_inst.$procmux$651_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:130.4-180.7|rvfi_insn_check.sv:130.8-130.23"
  cell $mux $flatten\checker_inst.$procmux$653
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:3097:Anyseq$3103
    connect \B $flatten\checker_inst.$procmux$651_Y
    connect \S $flatten\checker_inst.$logic_and$rvfi_insn_check.sv:130$177_Y
    connect \Y $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:160$44_CHECK[0:0]$125
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:168.17-171.11|rvfi_insn_check.sv:168.21-168.33"
  cell $mux $flatten\checker_inst.$procmux$705
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \checker_inst.mem_wmask [0]
    connect \Y $flatten\checker_inst.$procmux$705_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:149.6-176.9|rvfi_insn_check.sv:149.10-149.20"
  cell $mux $flatten\checker_inst.$procmux$710
    parameter \WIDTH 1
    connect \A $flatten\checker_inst.$procmux$705_Y
    connect \B 1'0
    connect \S \checker_inst.spec_trap
    connect \Y $flatten\checker_inst.$procmux$710_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:133.5-179.8|rvfi_insn_check.sv:133.9-133.50"
  cell $mux $flatten\checker_inst.$procmux$713
    parameter \WIDTH 1
    connect \A $flatten\checker_inst.$procmux$710_Y
    connect \B 1'0
    connect \S \checker_inst.mem_access_fault
    connect \Y $flatten\checker_inst.$procmux$713_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:130.4-180.7|rvfi_insn_check.sv:130.8-130.23"
  cell $mux $flatten\checker_inst.$procmux$715
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $flatten\checker_inst.$procmux$713_Y
    connect \S $flatten\checker_inst.$logic_and$rvfi_insn_check.sv:130$177_Y
    connect \Y $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:168$47_EN[0:0]$132
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:168.17-171.11|rvfi_insn_check.sv:168.21-168.33"
  cell $mux $flatten\checker_inst.$procmux$719
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:3097:Anyseq$3105
    connect \B \checker_inst.rvfi_mem_rmask [0]
    connect \S \checker_inst.mem_wmask [0]
    connect \Y $flatten\checker_inst.$procmux$719_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:149.6-176.9|rvfi_insn_check.sv:149.10-149.20"
  cell $mux $flatten\checker_inst.$procmux$724
    parameter \WIDTH 1
    connect \A $flatten\checker_inst.$procmux$719_Y
    connect \B $auto$rtlil.cc:3097:Anyseq$3107
    connect \S \checker_inst.spec_trap
    connect \Y $flatten\checker_inst.$procmux$724_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:133.5-179.8|rvfi_insn_check.sv:133.9-133.50"
  cell $mux $flatten\checker_inst.$procmux$727
    parameter \WIDTH 1
    connect \A $flatten\checker_inst.$procmux$724_Y
    connect \B $auto$rtlil.cc:3097:Anyseq$3109
    connect \S \checker_inst.mem_access_fault
    connect \Y $flatten\checker_inst.$procmux$727_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:130.4-180.7|rvfi_insn_check.sv:130.8-130.23"
  cell $mux $flatten\checker_inst.$procmux$729
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:3097:Anyseq$3111
    connect \B $flatten\checker_inst.$procmux$727_Y
    connect \S $flatten\checker_inst.$logic_and$rvfi_insn_check.sv:130$177_Y
    connect \Y $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:168$47_CHECK[0:0]$131
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:168.17-171.11|rvfi_insn_check.sv:168.21-168.33"
  cell $mux $flatten\checker_inst.$procmux$747
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:3097:Anyseq$3113
    connect \B $flatten\checker_inst.$eq$rvfi_insn_check.sv:170$203_Y
    connect \S \checker_inst.mem_wmask [0]
    connect \Y $flatten\checker_inst.$procmux$747_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:149.6-176.9|rvfi_insn_check.sv:149.10-149.20"
  cell $mux $flatten\checker_inst.$procmux$752
    parameter \WIDTH 1
    connect \A $flatten\checker_inst.$procmux$747_Y
    connect \B $auto$rtlil.cc:3097:Anyseq$3115
    connect \S \checker_inst.spec_trap
    connect \Y $flatten\checker_inst.$procmux$752_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:133.5-179.8|rvfi_insn_check.sv:133.9-133.50"
  cell $mux $flatten\checker_inst.$procmux$755
    parameter \WIDTH 1
    connect \A $flatten\checker_inst.$procmux$752_Y
    connect \B $auto$rtlil.cc:3097:Anyseq$3117
    connect \S \checker_inst.mem_access_fault
    connect \Y $flatten\checker_inst.$procmux$755_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:130.4-180.7|rvfi_insn_check.sv:130.8-130.23"
  cell $mux $flatten\checker_inst.$procmux$757
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:3097:Anyseq$3119
    connect \B $flatten\checker_inst.$procmux$755_Y
    connect \S $flatten\checker_inst.$logic_and$rvfi_insn_check.sv:130$177_Y
    connect \Y $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:169$48_CHECK[0:0]$133
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:172.8-174.11|rvfi_insn_check.sv:172.12-172.29"
  cell $mux $flatten\checker_inst.$procmux$761
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \checker_inst.spec_mem_rmask [0]
    connect \Y $flatten\checker_inst.$procmux$761_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:149.6-176.9|rvfi_insn_check.sv:149.10-149.20"
  cell $mux $flatten\checker_inst.$procmux$763
    parameter \WIDTH 1
    connect \A $flatten\checker_inst.$procmux$761_Y
    connect \B 1'0
    connect \S \checker_inst.spec_trap
    connect \Y $flatten\checker_inst.$procmux$763_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:133.5-179.8|rvfi_insn_check.sv:133.9-133.50"
  cell $mux $flatten\checker_inst.$procmux$766
    parameter \WIDTH 1
    connect \A $flatten\checker_inst.$procmux$763_Y
    connect \B 1'0
    connect \S \checker_inst.mem_access_fault
    connect \Y $flatten\checker_inst.$procmux$766_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:130.4-180.7|rvfi_insn_check.sv:130.8-130.23"
  cell $mux $flatten\checker_inst.$procmux$768
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $flatten\checker_inst.$procmux$766_Y
    connect \S $flatten\checker_inst.$logic_and$rvfi_insn_check.sv:130$177_Y
    connect \Y $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:172$49_EN[0:0]$136
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:172.8-174.11|rvfi_insn_check.sv:172.12-172.29"
  cell $mux $flatten\checker_inst.$procmux$772
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:3097:Anyseq$3121
    connect \B \checker_inst.rvfi_mem_rmask [0]
    connect \S \checker_inst.spec_mem_rmask [0]
    connect \Y $flatten\checker_inst.$procmux$772_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:149.6-176.9|rvfi_insn_check.sv:149.10-149.20"
  cell $mux $flatten\checker_inst.$procmux$774
    parameter \WIDTH 1
    connect \A $flatten\checker_inst.$procmux$772_Y
    connect \B $auto$rtlil.cc:3097:Anyseq$3123
    connect \S \checker_inst.spec_trap
    connect \Y $flatten\checker_inst.$procmux$774_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:133.5-179.8|rvfi_insn_check.sv:133.9-133.50"
  cell $mux $flatten\checker_inst.$procmux$777
    parameter \WIDTH 1
    connect \A $flatten\checker_inst.$procmux$774_Y
    connect \B $auto$rtlil.cc:3097:Anyseq$3125
    connect \S \checker_inst.mem_access_fault
    connect \Y $flatten\checker_inst.$procmux$777_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:130.4-180.7|rvfi_insn_check.sv:130.8-130.23"
  cell $mux $flatten\checker_inst.$procmux$779
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:3097:Anyseq$3127
    connect \B $flatten\checker_inst.$procmux$777_Y
    connect \S $flatten\checker_inst.$logic_and$rvfi_insn_check.sv:130$177_Y
    connect \Y $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:172$49_CHECK[0:0]$135
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:168.17-171.11|rvfi_insn_check.sv:168.21-168.33"
  cell $mux $flatten\checker_inst.$procmux$845
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:3097:Anyseq$3129
    connect \B \checker_inst.rvfi_mem_rmask [1]
    connect \S \checker_inst.mem_wmask [1]
    connect \Y $flatten\checker_inst.$procmux$845_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:149.6-176.9|rvfi_insn_check.sv:149.10-149.20"
  cell $mux $flatten\checker_inst.$procmux$850
    parameter \WIDTH 1
    connect \A $flatten\checker_inst.$procmux$845_Y
    connect \B $auto$rtlil.cc:3097:Anyseq$3131
    connect \S \checker_inst.spec_trap
    connect \Y $flatten\checker_inst.$procmux$850_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:133.5-179.8|rvfi_insn_check.sv:133.9-133.50"
  cell $mux $flatten\checker_inst.$procmux$853
    parameter \WIDTH 1
    connect \A $flatten\checker_inst.$procmux$850_Y
    connect \B $auto$rtlil.cc:3097:Anyseq$3133
    connect \S \checker_inst.mem_access_fault
    connect \Y $flatten\checker_inst.$procmux$853_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:130.4-180.7|rvfi_insn_check.sv:130.8-130.23"
  cell $mux $flatten\checker_inst.$procmux$855
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:3097:Anyseq$3135
    connect \B $flatten\checker_inst.$procmux$853_Y
    connect \S $flatten\checker_inst.$logic_and$rvfi_insn_check.sv:130$177_Y
    connect \Y $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:168$52_CHECK[0:0]$141
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:168.17-171.11|rvfi_insn_check.sv:168.21-168.33"
  cell $mux $flatten\checker_inst.$procmux$859
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \checker_inst.mem_wmask [1]
    connect \Y $flatten\checker_inst.$procmux$831_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:149.6-176.9|rvfi_insn_check.sv:149.10-149.20"
  cell $mux $flatten\checker_inst.$procmux$864
    parameter \WIDTH 1
    connect \A $flatten\checker_inst.$procmux$831_Y
    connect \B 1'0
    connect \S \checker_inst.spec_trap
    connect \Y $flatten\checker_inst.$procmux$836_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:133.5-179.8|rvfi_insn_check.sv:133.9-133.50"
  cell $mux $flatten\checker_inst.$procmux$867
    parameter \WIDTH 1
    connect \A $flatten\checker_inst.$procmux$836_Y
    connect \B 1'0
    connect \S \checker_inst.mem_access_fault
    connect \Y $flatten\checker_inst.$procmux$839_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:130.4-180.7|rvfi_insn_check.sv:130.8-130.23"
  cell $mux $flatten\checker_inst.$procmux$869
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $flatten\checker_inst.$procmux$839_Y
    connect \S $flatten\checker_inst.$logic_and$rvfi_insn_check.sv:130$177_Y
    connect \Y $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:168$52_EN[0:0]$142
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:168.17-171.11|rvfi_insn_check.sv:168.21-168.33"
  cell $mux $flatten\checker_inst.$procmux$873
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:3097:Anyseq$3137
    connect \B $flatten\checker_inst.$eq$rvfi_insn_check.sv:170$205_Y
    connect \S \checker_inst.mem_wmask [1]
    connect \Y $flatten\checker_inst.$procmux$873_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:149.6-176.9|rvfi_insn_check.sv:149.10-149.20"
  cell $mux $flatten\checker_inst.$procmux$878
    parameter \WIDTH 1
    connect \A $flatten\checker_inst.$procmux$873_Y
    connect \B $auto$rtlil.cc:3097:Anyseq$3139
    connect \S \checker_inst.spec_trap
    connect \Y $flatten\checker_inst.$procmux$878_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:133.5-179.8|rvfi_insn_check.sv:133.9-133.50"
  cell $mux $flatten\checker_inst.$procmux$881
    parameter \WIDTH 1
    connect \A $flatten\checker_inst.$procmux$878_Y
    connect \B $auto$rtlil.cc:3097:Anyseq$3141
    connect \S \checker_inst.mem_access_fault
    connect \Y $flatten\checker_inst.$procmux$881_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:130.4-180.7|rvfi_insn_check.sv:130.8-130.23"
  cell $mux $flatten\checker_inst.$procmux$883
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:3097:Anyseq$3143
    connect \B $flatten\checker_inst.$procmux$881_Y
    connect \S $flatten\checker_inst.$logic_and$rvfi_insn_check.sv:130$177_Y
    connect \Y $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:169$53_CHECK[0:0]$143
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:172.8-174.11|rvfi_insn_check.sv:172.12-172.29"
  cell $mux $flatten\checker_inst.$procmux$887
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \checker_inst.spec_mem_rmask [1]
    connect \Y $flatten\checker_inst.$procmux$887_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:149.6-176.9|rvfi_insn_check.sv:149.10-149.20"
  cell $mux $flatten\checker_inst.$procmux$889
    parameter \WIDTH 1
    connect \A $flatten\checker_inst.$procmux$887_Y
    connect \B 1'0
    connect \S \checker_inst.spec_trap
    connect \Y $flatten\checker_inst.$procmux$889_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:133.5-179.8|rvfi_insn_check.sv:133.9-133.50"
  cell $mux $flatten\checker_inst.$procmux$892
    parameter \WIDTH 1
    connect \A $flatten\checker_inst.$procmux$889_Y
    connect \B 1'0
    connect \S \checker_inst.mem_access_fault
    connect \Y $flatten\checker_inst.$procmux$892_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:130.4-180.7|rvfi_insn_check.sv:130.8-130.23"
  cell $mux $flatten\checker_inst.$procmux$894
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $flatten\checker_inst.$procmux$892_Y
    connect \S $flatten\checker_inst.$logic_and$rvfi_insn_check.sv:130$177_Y
    connect \Y $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:172$54_EN[0:0]$146
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:172.8-174.11|rvfi_insn_check.sv:172.12-172.29"
  cell $mux $flatten\checker_inst.$procmux$898
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:3097:Anyseq$3145
    connect \B \checker_inst.rvfi_mem_rmask [1]
    connect \S \checker_inst.spec_mem_rmask [1]
    connect \Y $flatten\checker_inst.$procmux$898_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:149.6-176.9|rvfi_insn_check.sv:149.10-149.20"
  cell $mux $flatten\checker_inst.$procmux$900
    parameter \WIDTH 1
    connect \A $flatten\checker_inst.$procmux$898_Y
    connect \B $auto$rtlil.cc:3097:Anyseq$3147
    connect \S \checker_inst.spec_trap
    connect \Y $flatten\checker_inst.$procmux$900_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:133.5-179.8|rvfi_insn_check.sv:133.9-133.50"
  cell $mux $flatten\checker_inst.$procmux$903
    parameter \WIDTH 1
    connect \A $flatten\checker_inst.$procmux$900_Y
    connect \B $auto$rtlil.cc:3097:Anyseq$3149
    connect \S \checker_inst.mem_access_fault
    connect \Y $flatten\checker_inst.$procmux$903_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:130.4-180.7|rvfi_insn_check.sv:130.8-130.23"
  cell $mux $flatten\checker_inst.$procmux$905
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:3097:Anyseq$3151
    connect \B $flatten\checker_inst.$procmux$903_Y
    connect \S $flatten\checker_inst.$logic_and$rvfi_insn_check.sv:130$177_Y
    connect \Y $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:172$54_CHECK[0:0]$145
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:168.17-171.11|rvfi_insn_check.sv:168.21-168.33"
  cell $mux $flatten\checker_inst.$procmux$957
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \checker_inst.mem_wmask [2]
    connect \Y $flatten\checker_inst.$procmux$957_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:149.6-176.9|rvfi_insn_check.sv:149.10-149.20"
  cell $mux $flatten\checker_inst.$procmux$962
    parameter \WIDTH 1
    connect \A $flatten\checker_inst.$procmux$957_Y
    connect \B 1'0
    connect \S \checker_inst.spec_trap
    connect \Y $flatten\checker_inst.$procmux$962_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:133.5-179.8|rvfi_insn_check.sv:133.9-133.50"
  cell $mux $flatten\checker_inst.$procmux$965
    parameter \WIDTH 1
    connect \A $flatten\checker_inst.$procmux$962_Y
    connect \B 1'0
    connect \S \checker_inst.mem_access_fault
    connect \Y $flatten\checker_inst.$procmux$965_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:130.4-180.7|rvfi_insn_check.sv:130.8-130.23"
  cell $mux $flatten\checker_inst.$procmux$967
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $flatten\checker_inst.$procmux$965_Y
    connect \S $flatten\checker_inst.$logic_and$rvfi_insn_check.sv:130$177_Y
    connect \Y $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:168$57_EN[0:0]$152
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:168.17-171.11|rvfi_insn_check.sv:168.21-168.33"
  cell $mux $flatten\checker_inst.$procmux$971
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:3097:Anyseq$3153
    connect \B \checker_inst.rvfi_mem_rmask [2]
    connect \S \checker_inst.mem_wmask [2]
    connect \Y $flatten\checker_inst.$procmux$971_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:149.6-176.9|rvfi_insn_check.sv:149.10-149.20"
  cell $mux $flatten\checker_inst.$procmux$976
    parameter \WIDTH 1
    connect \A $flatten\checker_inst.$procmux$971_Y
    connect \B $auto$rtlil.cc:3097:Anyseq$3155
    connect \S \checker_inst.spec_trap
    connect \Y $flatten\checker_inst.$procmux$976_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:133.5-179.8|rvfi_insn_check.sv:133.9-133.50"
  cell $mux $flatten\checker_inst.$procmux$979
    parameter \WIDTH 1
    connect \A $flatten\checker_inst.$procmux$976_Y
    connect \B $auto$rtlil.cc:3097:Anyseq$3157
    connect \S \checker_inst.mem_access_fault
    connect \Y $flatten\checker_inst.$procmux$979_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:130.4-180.7|rvfi_insn_check.sv:130.8-130.23"
  cell $mux $flatten\checker_inst.$procmux$981
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:3097:Anyseq$3159
    connect \B $flatten\checker_inst.$procmux$979_Y
    connect \S $flatten\checker_inst.$logic_and$rvfi_insn_check.sv:130$177_Y
    connect \Y $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:168$57_CHECK[0:0]$151
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:168.17-171.11|rvfi_insn_check.sv:168.21-168.33"
  cell $mux $flatten\checker_inst.$procmux$999
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:3097:Anyseq$3161
    connect \B $flatten\checker_inst.$eq$rvfi_insn_check.sv:170$207_Y
    connect \S \checker_inst.mem_wmask [2]
    connect \Y $flatten\checker_inst.$procmux$1002_Y
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:63.54-63.88"
  cell $mux $flatten\checker_inst.$ternary$rvfi_insn_check.sv:63$69
    parameter \WIDTH 32
    connect \A 0
    connect \B \checker_inst.rs1_rdata
    connect \S $flatten\checker_inst.$ne$rvfi_insn_check.sv:150$189_Y
    connect \Y \checker_inst.insn_spec.rvfi_rs1_rdata
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|insn_lhu.v:45.24-45.49|rvfi_insn_check.sv:66.17-90.4"
  cell $add $flatten\checker_inst.\insn_spec.$add$insn_lhu.v:45$250
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \checker_inst.insn_spec.rvfi_rs1_rdata
    connect \B { \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31:20] }
    connect \Y \checker_inst.insn_spec.addr
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|insn_lhu.v:53.26-53.43|rvfi_insn_check.sv:66.17-90.4"
  cell $add $flatten\checker_inst.\insn_spec.$add$insn_lhu.v:53$266
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 32
    connect \A \wrapper.uut.pc
    connect \B 3'100
    connect \Y \checker_inst.spec_pc_wdata
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|insn_lhu.v:50.26-50.42|rvfi_insn_check.sv:66.17-90.4"
  cell $and $flatten\checker_inst.\insn_spec.$and$insn_lhu.v:50$260
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \checker_inst.insn_spec.addr
    connect \B 32'11111111111111111111111111111100
    connect \Y \checker_inst.spec_mem_addr
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|insn_lhu.v:54.24-54.36|rvfi_insn_check.sv:66.17-90.4"
  cell $and $flatten\checker_inst.\insn_spec.$and$insn_lhu.v:54$267
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 32
    connect \A \checker_inst.insn_spec.addr
    connect \B 1'1
    connect \Y $flatten\checker_inst.\insn_spec.$and$insn_lhu.v:54$267_Y
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|insn_lhu.v:47.54-47.76|rvfi_insn_check.sv:66.17-90.4"
  cell $eq $flatten\checker_inst.\insn_spec.$eq$insn_lhu.v:47$256
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.instr [14:12]
    connect \B 3'101
    connect \Y $flatten\checker_inst.\insn_spec.$eq$insn_lhu.v:47$256_Y
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|insn_lhu.v:47.80-47.106|rvfi_insn_check.sv:66.17-90.4"
  cell $eq $flatten\checker_inst.\insn_spec.$eq$insn_lhu.v:47$258
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.instr [6:0]
    connect \B 2'11
    connect \Y $flatten\checker_inst.\insn_spec.$eq$insn_lhu.v:47$258_Y
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|insn_lhu.v:47.23-47.76|rvfi_insn_check.sv:66.17-90.4"
  cell $logic_and $flatten\checker_inst.\insn_spec.$logic_and$insn_lhu.v:47$257
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \checker_inst.valid
    connect \B $flatten\checker_inst.\insn_spec.$eq$insn_lhu.v:47$256_Y
    connect \Y $flatten\checker_inst.\insn_spec.$logic_and$insn_lhu.v:47$257_Y
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|insn_lhu.v:47.23-47.106|rvfi_insn_check.sv:66.17-90.4"
  cell $logic_and $flatten\checker_inst.\insn_spec.$logic_and$insn_lhu.v:47$259
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $flatten\checker_inst.\insn_spec.$logic_and$insn_lhu.v:47$257_Y
    connect \B $flatten\checker_inst.\insn_spec.$eq$insn_lhu.v:47$258_Y
    connect \Y \checker_inst.spec_valid
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|insn_lhu.v:46.43-46.65|rvfi_insn_check.sv:66.17-90.4"
  cell $mul $flatten\checker_inst.\insn_spec.$mul$insn_lhu.v:46$252
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A 4'1000
    connect \B $flatten\checker_inst.\insn_spec.$sub$insn_lhu.v:46$251_Y
    connect \Y $flatten\checker_inst.\insn_spec.$mul$insn_lhu.v:46$252_Y
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|insn_lhu.v:54.23-54.42|rvfi_insn_check.sv:66.17-90.4"
  cell $reduce_bool $flatten\checker_inst.\insn_spec.$ne$insn_lhu.v:54$268
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A $flatten\checker_inst.\insn_spec.$and$insn_lhu.v:54$267_Y
    connect \Y \checker_inst.spec_trap
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|insn_lhu.v:52.26-52.51|rvfi_insn_check.sv:66.17-90.4"
  cell $reduce_bool $flatten\checker_inst.\insn_spec.$reduce_bool$insn_lhu.v:52$263
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.instr [11:7]
    connect \Y $flatten\checker_inst.\insn_spec.$reduce_bool$insn_lhu.v:52$263_Y
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|insn_lhu.v:51.27-51.63|rvfi_insn_check.sv:66.17-90.4"
  cell $shl $flatten\checker_inst.\insn_spec.$shl$insn_lhu.v:51$262
    parameter \A_SIGNED 1
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 4
    connect \A 3'011
    connect \B $flatten\checker_inst.\insn_spec.$sub$insn_lhu.v:46$251_Y
    connect \Y \checker_inst.spec_mem_rmask
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|insn_lhu.v:46.24-46.66|rvfi_insn_check.sv:66.17-90.4"
  cell $shr $flatten\checker_inst.\insn_spec.$shr$insn_lhu.v:46$253
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 16
    connect \A \checker_inst.mem_rdata
    connect \B $flatten\checker_inst.\insn_spec.$mul$insn_lhu.v:46$252_Y
    connect \Y \checker_inst.insn_spec.result
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|insn_lhu.v:46.46-46.64|rvfi_insn_check.sv:66.17-90.4"
  cell $sub $flatten\checker_inst.\insn_spec.$sub$insn_lhu.v:46$251
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \checker_inst.insn_spec.addr
    connect \B \checker_inst.spec_mem_addr
    connect \Y $flatten\checker_inst.\insn_spec.$sub$insn_lhu.v:46$251_Y
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|insn_lhu.v:52.26-52.51|rvfi_insn_check.sv:66.17-90.4"
  cell $mux $flatten\checker_inst.\insn_spec.$ternary$insn_lhu.v:52$265
    parameter \WIDTH 16
    connect \A 16'0000000000000000
    connect \B \checker_inst.insn_spec.result
    connect \S $flatten\checker_inst.\insn_spec.$reduce_bool$insn_lhu.v:52$263_Y
    connect \Y \checker_inst.spec_rd_wdata [15:0]
  end
  attribute \reg "instr"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:0.0-0.0"
  cell $anyseq $flatten\wrapper.$anyseq$271
    parameter \WIDTH 32
    connect \Y \wrapper.uut.instr
  end
  attribute \reg "rd_data"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:0.0-0.0"
  cell $anyseq $flatten\wrapper.$anyseq$272
    parameter \WIDTH 32
    connect \Y \checker_inst.mem_rdata
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:127.51-127.70|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $add $flatten\wrapper.\uut.$add$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:127$287
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 64
    connect \A \wrapper.uut.instr_index
    connect \B 1'1
    connect \Y $flatten\wrapper.\uut.$add$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:127$287_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:221.47-221.84|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $add $flatten\wrapper.\uut.$add$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:221$318
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \wrapper.uut.alu_in_1
    connect \B \wrapper.uut.alu_in_2
    connect \Y $auto$wreduce.cc:454:run$2992 [31:0]
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:94.24-94.55|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $add $flatten\wrapper.\uut.$add$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:94$281
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 32
    connect \A \wrapper.uut.pc
    connect \B 4'0100
    connect \Y \wrapper.uut.pc_plus_4
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:99.37-99.49|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $add $flatten\wrapper.\uut.$add$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:99$282
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \wrapper.uut.pc
    connect \B \wrapper.uut.imm_ext
    connect \Y \wrapper.uut.target
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:283.38-283.57|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $and $flatten\wrapper.\uut.$and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:283$328
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \wrapper.uut.alu_in_1
    connect \B \wrapper.uut.alu_in_2
    connect \Y $flatten\wrapper.\uut.$and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:283$328_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:504.51-504.73|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $and $flatten\wrapper.\uut.$and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:504$363
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $flatten\wrapper.\uut.$not$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:504$362_Y
    connect \B \wrapper.uut.instr [12]
    connect \Y $flatten\wrapper.\uut.$and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:504$363_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:506.46-506.68|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $and $flatten\wrapper.\uut.$and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:506$365
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.instr [14]
    connect \B $flatten\wrapper.\uut.$not$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:504$362_Y
    connect \Y $flatten\wrapper.\uut.$and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:506$365_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:506.46-506.80|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $and $flatten\wrapper.\uut.$and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:506$366
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $flatten\wrapper.\uut.$and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:506$365_Y
    connect \B \wrapper.uut.instr [12]
    connect \Y $flatten\wrapper.\uut.$and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:506$366_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:506.46-506.92|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $and $flatten\wrapper.\uut.$and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:506$367
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $flatten\wrapper.\uut.$and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:506$366_Y
    connect \B \wrapper.uut.instr [30]
    connect \Y $flatten\wrapper.\uut.$and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:506$367_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:229.39-229.51|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $logic_not $flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:229$320
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A $flatten\wrapper.\uut.$sub$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:227$319_Y
    connect \Y $flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:229$320_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:423.33-423.49|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $eq $flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:423$333
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.instr [14:12]
    connect \B 2'11
    connect \Y $flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:423$333_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:423.53-423.69|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $eq $flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:423$334
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.instr [14:12]
    connect \B 3'110
    connect \Y $flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:423$334_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:423.73-423.89|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $eq $flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:423$336
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.instr [14:12]
    connect \B 3'111
    connect \Y $flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:423$336_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:441.37-441.53|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $eq $flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:441$338
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.instr [14:12]
    connect \B 2'10
    connect \Y $flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:441$338_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:443.42-443.58|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $eq $flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:443$341
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.instr [14:12]
    connect \B 1'1
    connect \Y $flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:443$341_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:543.33-543.49|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $logic_not $flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:543$379
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.instr [14:12]
    connect \Y $flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:543$379_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:571.99-571.115|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $eq $flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:571$394
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.instr [14:12]
    connect \B 3'100
    connect \Y $flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:571$394_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:468.33-468.67|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $logic_and $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:468$356
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:443$341_Y
    connect \B $flatten\wrapper.\uut.$ne$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:468$355_Y
    connect \Y $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:468$356_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:482.59-482.97|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $logic_and $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:482$360
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $flatten\wrapper.\uut.$ne$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:468$355_Y
    connect \B $flatten\wrapper.\uut.$ne$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:482$359_Y
    connect \Y $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:482$360_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:482.38-482.98|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $logic_and $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:482$361
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $flatten\checker_inst.\insn_spec.$eq$insn_lhu.v:47$256_Y
    connect \B $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:482$360_Y
    connect \Y $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:482$361_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:512.33-512.69|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $logic_and $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:512$370
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $flatten\wrapper.\uut.$ne$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:512$368_Y
    connect \B $flatten\wrapper.\uut.$ne$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:512$369_Y
    connect \Y $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:512$370_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:512.33-512.89|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $logic_and $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:512$372
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:512$370_Y
    connect \B $flatten\wrapper.\uut.$ne$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:512$371_Y
    connect \Y $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:512$372_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:543.33-543.93|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $logic_and $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:543$383
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:543$379_Y
    connect \B $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:482$360_Y
    connect \Y $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:543$383_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:571.38-571.174|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $logic_and $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:571$401
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:571$399_Y
    connect \B $flatten\wrapper.\uut.$ne$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:468$355_Y
    connect \Y $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:571$401_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:423.33-423.69|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $logic_or $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:423$335
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:423$333_Y
    connect \B $flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:423$334_Y
    connect \Y $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:423$335_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:423.33-423.89|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $logic_or $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:423$337
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:423$335_Y
    connect \B $flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:423$336_Y
    connect \Y $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:423$337_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:443.42-443.78|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $logic_or $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:443$343
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:443$341_Y
    connect \B $flatten\checker_inst.\insn_spec.$eq$insn_lhu.v:47$256_Y
    connect \Y $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:443$343_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:571.39-571.75|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $logic_or $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:571$391
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:443$341_Y
    connect \B $flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:441$338_Y
    connect \Y $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:571$391_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:571.39-571.95|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $logic_or $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:571$393
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:571$391_Y
    connect \B $flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:423$333_Y
    connect \Y $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:571$393_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:571.39-571.115|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $logic_or $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:571$395
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:571$393_Y
    connect \B $flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:571$394_Y
    connect \Y $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:571$395_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:571.39-571.135|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $logic_or $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:571$397
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:571$395_Y
    connect \B $flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:423$334_Y
    connect \Y $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:571$397_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:571.39-571.155|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $logic_or $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:571$399
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:571$397_Y
    connect \B $flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:423$336_Y
    connect \Y $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:571$399_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:602.33-602.69|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $logic_or $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:602$404
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:441$338_Y
    connect \B $flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:423$333_Y
    connect \Y $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:602$404_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:241.39-241.76|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $lt $flatten\wrapper.\uut.$lt$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:241$322
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.alu_in_1
    connect \B \wrapper.uut.alu_in_2
    connect \Y $auto$wreduce.cc:454:run$2993 [0]
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:248.39-248.80|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $lt $flatten\wrapper.\uut.$lt$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:248$323
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.alu_in_1
    connect \B \wrapper.uut.alu_in_2
    connect \Y $auto$wreduce.cc:454:run$2994 [0]
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:442.49-442.68|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $reduce_bool $flatten\wrapper.\uut.$ne$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:442$339
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.result [1:0]
    connect \Y $flatten\wrapper.\uut.$ne$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:442$339_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:468.53-468.67|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $reduce_bool $flatten\wrapper.\uut.$ne$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:468$355
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.instr [31:25]
    connect \Y $flatten\wrapper.\uut.$ne$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:468$355_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:482.77-482.97|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $ne $flatten\wrapper.\uut.$ne$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:482$359
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.instr [31:25]
    connect \B 6'100000
    connect \Y $flatten\wrapper.\uut.$ne$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:482$359_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:512.33-512.49|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $reduce_bool $flatten\wrapper.\uut.$ne$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:512$368
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.instr [14:12]
    connect \Y $flatten\wrapper.\uut.$ne$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:512$368_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:512.53-512.69|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $ne $flatten\wrapper.\uut.$ne$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:512$369
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.instr [14:12]
    connect \B 1'1
    connect \Y $flatten\wrapper.\uut.$ne$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:512$369_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:512.73-512.89|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $ne $flatten\wrapper.\uut.$ne$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:512$371
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.instr [14:12]
    connect \B 2'10
    connect \Y $flatten\wrapper.\uut.$ne$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:512$371_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:36.25-36.31|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $not $flatten\wrapper.\uut.$not$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:36$277
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \reset
    connect \Y \checker_inst.rvfi_valid
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:504.51-504.61|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $not $flatten\wrapper.\uut.$not$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:504$362
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.instr [13]
    connect \Y $flatten\wrapper.\uut.$not$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:504$362_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:627.45-627.55|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $not $flatten\wrapper.\uut.$not$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:627$406
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.instr [14]
    connect \Y $flatten\wrapper.\uut.$not$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:627$406_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:638.46-638.58|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $not $flatten\wrapper.\uut.$not$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:638$409
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 2
    connect \A \wrapper.uut.target [1:0]
    connect \Y $flatten\wrapper.\uut.$not$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:638$409_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:665.44-665.54|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $not $flatten\wrapper.\uut.$not$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:665$413
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.result [1]
    connect \Y $flatten\wrapper.\uut.$not$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:665$413_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:276.38-276.57|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $or $flatten\wrapper.\uut.$or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:276$327
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \wrapper.uut.alu_in_1
    connect \B \wrapper.uut.alu_in_2
    connect \Y $flatten\wrapper.\uut.$or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:276$327_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:527.96-527.117|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $or $flatten\wrapper.\uut.$or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:527$374
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.instr [13]
    connect \B \wrapper.uut.instr [12]
    connect \Y $flatten\wrapper.\uut.$or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:527$374_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:649.33-649.49|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:649.29-675.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$1175
    parameter \WIDTH 1
    connect \A \wrapper.uut.result [1]
    connect \B 1'1
    connect \S $flatten\wrapper.\uut.$ne$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:512$368_Y
    connect \Y $flatten\wrapper.\uut.$12\ctrl_instr_trap[0:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:420.9-722.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $eq $flatten\wrapper.\uut.$procmux$1178_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.opcode
    connect \B 7'1100111
    connect \Y $flatten\wrapper.\uut.$procmux$1178_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:649.33-649.49|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:649.29-675.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$1191
    parameter \WIDTH 4
    connect \A 4'0000
    connect \B $auto$rtlil.cc:3097:Anyseq$3163
    connect \S $flatten\wrapper.\uut.$ne$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:512$368_Y
    connect \Y $flatten\wrapper.\uut.$10\alu_ctrl[3:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:649.33-649.49|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:649.29-675.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$1211
    parameter \WIDTH 3
    connect \A 3'000
    connect \B $auto$rtlil.cc:3097:Anyseq$3165
    connect \S $flatten\wrapper.\uut.$ne$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:512$368_Y
    connect \Y $flatten\wrapper.\uut.$10\imm_sel[2:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:649.33-649.49|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:649.29-675.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$1231
    parameter \WIDTH 3
    connect \A 3'010
    connect \B $auto$rtlil.cc:3097:Anyseq$3167
    connect \S $flatten\wrapper.\uut.$ne$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:512$368_Y
    connect \Y $flatten\wrapper.\uut.$10\rd_data_sel[2:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:649.33-649.49|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:649.29-675.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$1239
    parameter \WIDTH 2
    connect \A { $flatten\wrapper.\uut.$not$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:665$413_Y $flatten\wrapper.\uut.$not$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:665$413_Y }
    connect \B 2'00
    connect \S $flatten\wrapper.\uut.$ne$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:512$368_Y
    connect \Y $flatten\wrapper.\uut.$10\pc_sel[1:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:649.33-649.49|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:649.29-675.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$1247
    parameter \WIDTH 1
    connect \A 1'1
    connect \B $auto$rtlil.cc:3097:Anyseq$3169
    connect \S $flatten\wrapper.\uut.$ne$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:512$368_Y
    connect \Y $flatten\wrapper.\uut.$10\src_2_sel[0:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:649.33-649.49|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:649.29-675.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$1255
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $auto$rtlil.cc:3097:Anyseq$3171
    connect \S $flatten\wrapper.\uut.$ne$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:512$368_Y
    connect \Y $flatten\wrapper.\uut.$10\src_1_sel[0:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:649.33-649.49|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:649.29-675.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$1263
    parameter \WIDTH 1
    connect \A $flatten\wrapper.\uut.$not$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:665$413_Y
    connect \B 1'0
    connect \S $flatten\wrapper.\uut.$ne$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:512$368_Y
    connect \Y $flatten\wrapper.\uut.$12\rf_wr_en[0:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:602.33-602.69|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:602.29-629.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$1280
    parameter \WIDTH 1
    connect \A $flatten\wrapper.\uut.$reduce_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:628$407_Y
    connect \B 1'1
    connect \S $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:602$404_Y
    connect \Y $flatten\wrapper.\uut.$11\ctrl_instr_trap[0:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:420.9-722.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $eq $flatten\wrapper.\uut.$procmux$1283_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.opcode
    connect \B 7'1100011
    connect \Y $flatten\wrapper.\uut.$procmux$1283_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:602.33-602.69|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:602.29-629.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$1300
    parameter \WIDTH 4
    connect \A { $flatten\wrapper.\uut.$not$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:627$406_Y 1'0 \wrapper.uut.instr [14:13] }
    connect \B $auto$rtlil.cc:3097:Anyseq$3173
    connect \S $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:602$404_Y
    connect \Y $flatten\wrapper.\uut.$9\alu_ctrl[3:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:602.33-602.69|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:602.29-629.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$1322
    parameter \WIDTH 3
    connect \A 3'011
    connect \B $auto$rtlil.cc:3097:Anyseq$3175
    connect \S $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:602$404_Y
    connect \Y $flatten\wrapper.\uut.$9\imm_sel[2:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:602.33-602.69|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:602.29-629.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$1344
    parameter \WIDTH 3
    connect \A 3'100
    connect \B $auto$rtlil.cc:3097:Anyseq$3177
    connect \S $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:602$404_Y
    connect \Y $flatten\wrapper.\uut.$9\rd_data_sel[2:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:602.33-602.69|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:602.29-629.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$1354
    parameter \WIDTH 1
    connect \A $flatten\wrapper.\uut.$xor$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:621$405_Y
    connect \B 1'0
    connect \S $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:602$404_Y
    connect \Y $auto$wreduce.cc:454:run$2991 [0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:602.33-602.69|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:602.29-629.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$1364
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $auto$rtlil.cc:3097:Anyseq$3179
    connect \S $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:602$404_Y
    connect \Y $flatten\wrapper.\uut.$9\src_1_sel[0:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:602.33-602.69|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:602.29-629.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$1402
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'0
    connect \S $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:602$404_Y
    connect \Y $flatten\wrapper.\uut.$2\rd_addr_sel[0:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:571.38-571.174|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:571.34-596.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$1413
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:571$401_Y
    connect \Y $flatten\wrapper.\uut.$10\ctrl_instr_trap[0:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:420.9-722.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $eq $flatten\wrapper.\uut.$procmux$1422_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.opcode
    connect \B 6'110011
    connect \Y $flatten\wrapper.\uut.$procmux$1422_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:571.38-571.174|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:571.34-596.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$1447
    parameter \WIDTH 4
    connect \A { \wrapper.uut.instr [30] \wrapper.uut.instr [14:12] }
    connect \B $auto$rtlil.cc:3097:Anyseq$3181
    connect \S $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:571$401_Y
    connect \Y $flatten\wrapper.\uut.$8\alu_ctrl[3:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:571.38-571.174|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:571.34-596.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$1512
    parameter \WIDTH 3
    connect \A 3'000
    connect \B $auto$rtlil.cc:3097:Anyseq$3183
    connect \S $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:571$401_Y
    connect \Y $flatten\wrapper.\uut.$8\rd_data_sel[2:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:571.38-571.174|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:571.34-596.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$1545
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $auto$rtlil.cc:3097:Anyseq$3185
    connect \S $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:571$401_Y
    connect \Y $flatten\wrapper.\uut.$8\src_1_sel[0:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:571.38-571.174|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:571.34-596.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$1579
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'0
    connect \S $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:571$401_Y
    connect \Y $flatten\wrapper.\uut.$10\rf_wr_en[0:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:557.38-557.98|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:557.34-596.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$1612
    parameter \WIDTH 1
    connect \A $flatten\wrapper.\uut.$10\ctrl_instr_trap[0:0]
    connect \B 1'1
    connect \S $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:482$361_Y
    connect \Y $flatten\wrapper.\uut.$9\ctrl_instr_trap[0:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:557.38-557.98|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:557.34-596.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$1640
    parameter \WIDTH 4
    connect \A $flatten\wrapper.\uut.$8\alu_ctrl[3:0]
    connect \B $auto$rtlil.cc:3097:Anyseq$3187
    connect \S $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:482$361_Y
    connect \Y $flatten\wrapper.\uut.$7\alu_ctrl[3:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:557.38-557.98|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:557.34-596.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$1696
    parameter \WIDTH 3
    connect \A $flatten\wrapper.\uut.$8\rd_data_sel[2:0]
    connect \B $auto$rtlil.cc:3097:Anyseq$3189
    connect \S $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:482$361_Y
    connect \Y $flatten\wrapper.\uut.$7\rd_data_sel[2:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:557.38-557.98|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:557.34-596.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$1724
    parameter \WIDTH 1
    connect \A $flatten\wrapper.\uut.$8\src_1_sel[0:0]
    connect \B $auto$rtlil.cc:3097:Anyseq$3191
    connect \S $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:482$361_Y
    connect \Y $flatten\wrapper.\uut.$7\src_1_sel[0:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:557.38-557.98|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:557.34-596.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$1752
    parameter \WIDTH 1
    connect \A $flatten\wrapper.\uut.$10\rf_wr_en[0:0]
    connect \B 1'0
    connect \S $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:482$361_Y
    connect \Y $flatten\wrapper.\uut.$9\rf_wr_en[0:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:543.33-543.93|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:543.29-596.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$1780
    parameter \WIDTH 1
    connect \A $flatten\wrapper.\uut.$9\ctrl_instr_trap[0:0]
    connect \B 1'1
    connect \S $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:543$383_Y
    connect \Y $flatten\wrapper.\uut.$8\ctrl_instr_trap[0:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:543.33-543.93|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:543.29-596.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$1802
    parameter \WIDTH 4
    connect \A $flatten\wrapper.\uut.$7\alu_ctrl[3:0]
    connect \B $auto$rtlil.cc:3097:Anyseq$3193
    connect \S $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:543$383_Y
    connect \Y $flatten\wrapper.\uut.$6\alu_ctrl[3:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:543.33-543.93|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:543.29-596.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$1846
    parameter \WIDTH 3
    connect \A $flatten\wrapper.\uut.$7\rd_data_sel[2:0]
    connect \B $auto$rtlil.cc:3097:Anyseq$3195
    connect \S $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:543$383_Y
    connect \Y $flatten\wrapper.\uut.$6\rd_data_sel[2:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:543.33-543.93|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:543.29-596.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$1868
    parameter \WIDTH 1
    connect \A $flatten\wrapper.\uut.$7\src_1_sel[0:0]
    connect \B $auto$rtlil.cc:3097:Anyseq$3197
    connect \S $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:543$383_Y
    connect \Y $flatten\wrapper.\uut.$6\src_1_sel[0:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:543.33-543.93|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:543.29-596.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$1890
    parameter \WIDTH 1
    connect \A $flatten\wrapper.\uut.$9\rf_wr_en[0:0]
    connect \B 1'0
    connect \S $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:543$383_Y
    connect \Y $flatten\wrapper.\uut.$8\rf_wr_en[0:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:512.33-512.89|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:512.29-538.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$1913
    parameter \WIDTH 1
    connect \A $flatten\wrapper.\uut.$ternary$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:457$348_Y
    connect \B 1'1
    connect \S $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:512$372_Y
    connect \Y $flatten\wrapper.\uut.$7\ctrl_instr_trap[0:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:420.9-722.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $eq $flatten\wrapper.\uut.$procmux$1916_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.opcode
    connect \B 6'100011
    connect \Y $flatten\wrapper.\uut.$procmux$1916_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:512.33-512.89|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:512.29-538.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$1937
    parameter \WIDTH 4
    connect \A 4'0000
    connect \B $auto$rtlil.cc:3097:Anyseq$3199
    connect \S $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:512$372_Y
    connect \Y $flatten\wrapper.\uut.$5\alu_ctrl[3:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:512.33-512.89|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:512.29-538.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$1961
    parameter \WIDTH 3
    connect \A 3'010
    connect \B $auto$rtlil.cc:3097:Anyseq$3201
    connect \S $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:512$372_Y
    connect \Y $flatten\wrapper.\uut.$5\imm_sel[2:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:512.33-512.89|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:512.29-538.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$2008
    parameter \WIDTH 1
    connect \A 1'1
    connect \B $auto$rtlil.cc:3097:Anyseq$3203
    connect \S $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:512$372_Y
    connect \Y $flatten\wrapper.\uut.$5\src_2_sel[0:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:512.33-512.89|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:512.29-538.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$2020
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $auto$rtlil.cc:3097:Anyseq$3205
    connect \S $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:512$372_Y
    connect \Y $flatten\wrapper.\uut.$5\src_1_sel[0:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:512.33-512.89|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:512.29-538.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$2043
    parameter \WIDTH 4
    connect \A $flatten\wrapper.\uut.$ternary$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:527$376_Y
    connect \B 4'0000
    connect \S $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:512$372_Y
    connect \Y $flatten\wrapper.\uut.$5\wr_en[3:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:482.38-482.98|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:482.34-507.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$2056
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:482$361_Y
    connect \Y $flatten\wrapper.\uut.$6\ctrl_instr_trap[0:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:420.9-722.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $eq $flatten\wrapper.\uut.$procmux$2062_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.opcode
    connect \B 5'10011
    connect \Y $flatten\wrapper.\uut.$procmux$2062_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:482.38-482.98|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:482.34-507.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$2088
    parameter \WIDTH 4
    connect \A { $flatten\wrapper.\uut.$and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:506$367_Y \wrapper.uut.instr [14:12] }
    connect \B $auto$rtlil.cc:3097:Anyseq$3207
    connect \S $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:482$361_Y
    connect \Y $flatten\wrapper.\uut.$4\alu_ctrl[3:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:482.38-482.98|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:482.34-507.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$2118
    parameter \WIDTH 3
    connect \A { 2'00 $flatten\wrapper.\uut.$and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:504$363_Y }
    connect \B $auto$rtlil.cc:3097:Anyseq$3209
    connect \S $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:482$361_Y
    connect \Y $flatten\wrapper.\uut.$4\imm_sel[2:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:482.38-482.98|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:482.34-507.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$2148
    parameter \WIDTH 3
    connect \A 3'000
    connect \B $auto$rtlil.cc:3097:Anyseq$3211
    connect \S $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:482$361_Y
    connect \Y $flatten\wrapper.\uut.$4\rd_data_sel[2:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:482.38-482.98|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:482.34-507.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$2179
    parameter \WIDTH 1
    connect \A 1'1
    connect \B $auto$rtlil.cc:3097:Anyseq$3213
    connect \S $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:482$361_Y
    connect \Y $flatten\wrapper.\uut.$4\src_2_sel[0:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:482.38-482.98|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:482.34-507.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$2195
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $auto$rtlil.cc:3097:Anyseq$3215
    connect \S $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:482$361_Y
    connect \Y $flatten\wrapper.\uut.$4\src_1_sel[0:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:482.38-482.98|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:482.34-507.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$2211
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'0
    connect \S $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:482$361_Y
    connect \Y $flatten\wrapper.\uut.$6\rf_wr_en[0:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:468.33-468.67|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:468.29-507.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$2242
    parameter \WIDTH 1
    connect \A $flatten\wrapper.\uut.$6\ctrl_instr_trap[0:0]
    connect \B 1'1
    connect \S $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:468$356_Y
    connect \Y $flatten\wrapper.\uut.$5\ctrl_instr_trap[0:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:468.33-468.67|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:468.29-507.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$2268
    parameter \WIDTH 4
    connect \A $flatten\wrapper.\uut.$4\alu_ctrl[3:0]
    connect \B $auto$rtlil.cc:3097:Anyseq$3217
    connect \S $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:468$356_Y
    connect \Y $flatten\wrapper.\uut.$3\alu_ctrl[3:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:468.33-468.67|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:468.29-507.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$2294
    parameter \WIDTH 3
    connect \A $flatten\wrapper.\uut.$4\imm_sel[2:0]
    connect \B $auto$rtlil.cc:3097:Anyseq$3219
    connect \S $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:468$356_Y
    connect \Y $flatten\wrapper.\uut.$3\imm_sel[2:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:468.33-468.67|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:468.29-507.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$2320
    parameter \WIDTH 3
    connect \A $flatten\wrapper.\uut.$4\rd_data_sel[2:0]
    connect \B $auto$rtlil.cc:3097:Anyseq$3221
    connect \S $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:468$356_Y
    connect \Y $flatten\wrapper.\uut.$3\rd_data_sel[2:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:468.33-468.67|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:468.29-507.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$2346
    parameter \WIDTH 1
    connect \A $flatten\wrapper.\uut.$4\src_2_sel[0:0]
    connect \B $auto$rtlil.cc:3097:Anyseq$3223
    connect \S $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:468$356_Y
    connect \Y $flatten\wrapper.\uut.$3\src_2_sel[0:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:468.33-468.67|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:468.29-507.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$2359
    parameter \WIDTH 1
    connect \A $flatten\wrapper.\uut.$4\src_1_sel[0:0]
    connect \B $auto$rtlil.cc:3097:Anyseq$3225
    connect \S $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:468$356_Y
    connect \Y $flatten\wrapper.\uut.$3\src_1_sel[0:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:468.33-468.67|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:468.29-507.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$2372
    parameter \WIDTH 1
    connect \A $flatten\wrapper.\uut.$6\rf_wr_en[0:0]
    connect \B 1'0
    connect \S $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:468$356_Y
    connect \Y $flatten\wrapper.\uut.$5\rf_wr_en[0:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:458.42-458.78|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:458.38-461.60|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$2399
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $flatten\wrapper.\uut.$ternary$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:459$353_Y
    connect \S $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:443$343_Y
    connect \Y $flatten\wrapper.\uut.$4\ctrl_instr_trap[0:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:420.9-722.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $eq $flatten\wrapper.\uut.$procmux$2408_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.opcode
    connect \B 2'11
    connect \Y $flatten\wrapper.\uut.$procmux$2408_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:456.37-456.53|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:456.33-461.60|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$2419
    parameter \WIDTH 1
    connect \A $flatten\wrapper.\uut.$4\ctrl_instr_trap[0:0]
    connect \B $flatten\wrapper.\uut.$ternary$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:457$348_Y
    connect \S $flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:441$338_Y
    connect \Y $flatten\wrapper.\uut.$3\ctrl_instr_trap[0:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:443.42-443.78|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:443.38-446.53|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$2436
    parameter \WIDTH 1
    connect \A 1'1
    connect \B $flatten\wrapper.\uut.$ternary$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:444$345_Y
    connect \S $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:443$343_Y
    connect \Y $flatten\wrapper.\uut.$4\rf_wr_en[0:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:441.37-441.53|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:441.33-446.53|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$2456
    parameter \WIDTH 1
    connect \A $flatten\wrapper.\uut.$4\rf_wr_en[0:0]
    connect \B $flatten\wrapper.\uut.$ternary$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:442$340_Y
    connect \S $flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:441$338_Y
    connect \Y $flatten\wrapper.\uut.$3\rf_wr_en[0:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:423.33-423.89|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:423.29-463.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$2473
    parameter \WIDTH 1
    connect \A $flatten\wrapper.\uut.$3\ctrl_instr_trap[0:0]
    connect \B 1'1
    connect \S $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:423$337_Y
    connect \Y $flatten\wrapper.\uut.$2\ctrl_instr_trap[0:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:423.33-423.89|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:423.29-463.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$2501
    parameter \WIDTH 4
    connect \A 4'0000
    connect \B $auto$rtlil.cc:3097:Anyseq$3227
    connect \S $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:423$337_Y
    connect \Y $flatten\wrapper.\uut.$2\alu_ctrl[3:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:423.33-423.89|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:423.29-463.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$2515
    parameter \WIDTH 5
    connect \A { \wrapper.uut.instr [14:12] \wrapper.uut.result [1:0] }
    connect \B $auto$rtlil.cc:3097:Anyseq$3229
    connect \S $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:423$337_Y
    connect \Y $flatten\wrapper.\uut.$2\ld_ctrl[4:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:423.33-423.89|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:423.29-463.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$2529
    parameter \WIDTH 3
    connect \A 3'000
    connect \B $auto$rtlil.cc:3097:Anyseq$3231
    connect \S $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:423$337_Y
    connect \Y $flatten\wrapper.\uut.$2\imm_sel[2:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:423.33-423.89|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:423.29-463.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$2555
    parameter \WIDTH 3
    connect \A 3'001
    connect \B $auto$rtlil.cc:3097:Anyseq$3233
    connect \S $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:423$337_Y
    connect \Y $flatten\wrapper.\uut.$2\rd_data_sel[2:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:423.33-423.89|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:423.29-463.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$2582
    parameter \WIDTH 1
    connect \A 1'1
    connect \B $auto$rtlil.cc:3097:Anyseq$3235
    connect \S $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:423$337_Y
    connect \Y $flatten\wrapper.\uut.$2\src_2_sel[0:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:423.33-423.89|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:423.29-463.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$2596
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $auto$rtlil.cc:3097:Anyseq$3237
    connect \S $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:423$337_Y
    connect \Y $flatten\wrapper.\uut.$2\src_1_sel[0:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:423.33-423.89|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:423.29-463.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$2610
    parameter \WIDTH 1
    connect \A $flatten\wrapper.\uut.$3\rf_wr_en[0:0]
    connect \B 1'0
    connect \S $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:423$337_Y
    connect \Y $flatten\wrapper.\uut.$2\rf_wr_en[0:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:423.33-423.89|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:423.29-463.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$2637
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'0
    connect \S $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:423$337_Y
    connect \Y $flatten\wrapper.\uut.$2\force_zero_lsb[0:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:420.9-722.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $pmux $flatten\wrapper.\uut.$procmux$2642
    parameter \S_WIDTH 8
    parameter \WIDTH 1
    connect \A 1'1
    connect \B { $flatten\wrapper.\uut.$2\ctrl_instr_trap[0:0] $flatten\wrapper.\uut.$5\ctrl_instr_trap[0:0] $flatten\wrapper.\uut.$7\ctrl_instr_trap[0:0] $flatten\wrapper.\uut.$8\ctrl_instr_trap[0:0] $flatten\wrapper.\uut.$11\ctrl_instr_trap[0:0] $flatten\wrapper.\uut.$reduce_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:635$408_Y $flatten\wrapper.\uut.$12\ctrl_instr_trap[0:0] 1'0 }
    connect \S { $flatten\wrapper.\uut.$procmux$2408_CMP $flatten\wrapper.\uut.$procmux$2062_CMP $flatten\wrapper.\uut.$procmux$1916_CMP $flatten\wrapper.\uut.$procmux$1422_CMP $flatten\wrapper.\uut.$procmux$1283_CMP $flatten\wrapper.\uut.$procmux$2646_CMP $flatten\wrapper.\uut.$procmux$1178_CMP $auto$opt_reduce.cc:134:opt_mux$2973 }
    connect \Y \checker_inst.trap
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:420.9-722.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $eq $flatten\wrapper.\uut.$procmux$2643_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.opcode
    connect \B 5'10111
    connect \Y $flatten\wrapper.\uut.$procmux$2643_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:420.9-722.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $eq $flatten\wrapper.\uut.$procmux$2644_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.opcode
    connect \B 6'110111
    connect \Y $flatten\wrapper.\uut.$procmux$2644_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:420.9-722.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $eq $flatten\wrapper.\uut.$procmux$2646_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.opcode
    connect \B 7'1101111
    connect \Y $flatten\wrapper.\uut.$procmux$2646_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:420.9-722.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$2672
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $flatten\wrapper.\uut.$2\force_zero_lsb[0:0]
    connect \S $flatten\wrapper.\uut.$procmux$2408_CMP
    connect \Y \wrapper.uut.force_zero_lsb
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:420.9-722.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $pmux $flatten\wrapper.\uut.$procmux$2675
    parameter \S_WIDTH 7
    parameter \WIDTH 4
    connect \A $auto$rtlil.cc:3097:Anyseq$3239
    connect \B { $flatten\wrapper.\uut.$2\alu_ctrl[3:0] $flatten\wrapper.\uut.$3\alu_ctrl[3:0] $flatten\wrapper.\uut.$5\alu_ctrl[3:0] $flatten\wrapper.\uut.$6\alu_ctrl[3:0] $flatten\wrapper.\uut.$9\alu_ctrl[3:0] $flatten\wrapper.\uut.$10\alu_ctrl[3:0] 4'0000 }
    connect \S { $flatten\wrapper.\uut.$procmux$2408_CMP $flatten\wrapper.\uut.$procmux$2062_CMP $flatten\wrapper.\uut.$procmux$1916_CMP $flatten\wrapper.\uut.$procmux$1422_CMP $flatten\wrapper.\uut.$procmux$1283_CMP $flatten\wrapper.\uut.$procmux$1178_CMP $flatten\wrapper.\uut.$procmux$2643_CMP }
    connect \Y \wrapper.uut.alu_ctrl
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:420.9-722.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$2686
    parameter \WIDTH 5
    connect \A $auto$rtlil.cc:3097:Anyseq$3241
    connect \B $flatten\wrapper.\uut.$2\ld_ctrl[4:0]
    connect \S $flatten\wrapper.\uut.$procmux$2408_CMP
    connect \Y \wrapper.uut.ld_ctrl
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:420.9-722.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $pmux $flatten\wrapper.\uut.$procmux$2694
    parameter \S_WIDTH 7
    parameter \WIDTH 3
    connect \A $auto$rtlil.cc:3097:Anyseq$3243
    connect \B { $flatten\wrapper.\uut.$2\imm_sel[2:0] $flatten\wrapper.\uut.$3\imm_sel[2:0] $flatten\wrapper.\uut.$5\imm_sel[2:0] $flatten\wrapper.\uut.$9\imm_sel[2:0] 3'100 $flatten\wrapper.\uut.$10\imm_sel[2:0] 3'101 }
    connect \S { $flatten\wrapper.\uut.$procmux$2408_CMP $flatten\wrapper.\uut.$procmux$2062_CMP $flatten\wrapper.\uut.$procmux$1916_CMP $flatten\wrapper.\uut.$procmux$1283_CMP $flatten\wrapper.\uut.$procmux$2646_CMP $flatten\wrapper.\uut.$procmux$1178_CMP $auto$opt_reduce.cc:134:opt_mux$2973 }
    connect \Y \wrapper.uut.imm_sel
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:420.9-722.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $pmux $flatten\wrapper.\uut.$procmux$2715
    parameter \S_WIDTH 8
    parameter \WIDTH 3
    connect \A $auto$rtlil.cc:3097:Anyseq$3245
    connect \B { $flatten\wrapper.\uut.$2\rd_data_sel[2:0] $flatten\wrapper.\uut.$3\rd_data_sel[2:0] $flatten\wrapper.\uut.$6\rd_data_sel[2:0] $flatten\wrapper.\uut.$9\rd_data_sel[2:0] 3'010 $flatten\wrapper.\uut.$10\rd_data_sel[2:0] 6'011000 }
    connect \S { $flatten\wrapper.\uut.$procmux$2408_CMP $flatten\wrapper.\uut.$procmux$2062_CMP $flatten\wrapper.\uut.$procmux$1422_CMP $flatten\wrapper.\uut.$procmux$1283_CMP $flatten\wrapper.\uut.$procmux$2646_CMP $flatten\wrapper.\uut.$procmux$1178_CMP $flatten\wrapper.\uut.$procmux$2644_CMP $flatten\wrapper.\uut.$procmux$2643_CMP }
    connect \Y \wrapper.uut.rd_data_sel
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:420.9-722.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $pmux $flatten\wrapper.\uut.$procmux$2728
    parameter \S_WIDTH 3
    parameter \WIDTH 2
    connect \A 2'00
    connect \B { 1'0 $auto$wreduce.cc:454:run$2991 [0] 1'0 $flatten\wrapper.\uut.$reduce_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:638$410_Y $flatten\wrapper.\uut.$10\pc_sel[1:0] }
    connect \S { $flatten\wrapper.\uut.$procmux$1283_CMP $flatten\wrapper.\uut.$procmux$2646_CMP $flatten\wrapper.\uut.$procmux$1178_CMP }
    connect \Y \wrapper.uut.pc_sel
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:420.9-722.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $pmux $flatten\wrapper.\uut.$procmux$2737
    parameter \S_WIDTH 7
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:3097:Anyseq$3247
    connect \B { $flatten\wrapper.\uut.$2\src_2_sel[0:0] $flatten\wrapper.\uut.$3\src_2_sel[0:0] $flatten\wrapper.\uut.$5\src_2_sel[0:0] $flatten\wrapper.\uut.$6\src_1_sel[0:0] $flatten\wrapper.\uut.$9\src_1_sel[0:0] $flatten\wrapper.\uut.$10\src_2_sel[0:0] 1'1 }
    connect \S { $flatten\wrapper.\uut.$procmux$2408_CMP $flatten\wrapper.\uut.$procmux$2062_CMP $flatten\wrapper.\uut.$procmux$1916_CMP $flatten\wrapper.\uut.$procmux$1422_CMP $flatten\wrapper.\uut.$procmux$1283_CMP $flatten\wrapper.\uut.$procmux$1178_CMP $flatten\wrapper.\uut.$procmux$2643_CMP }
    connect \Y \wrapper.uut.src_2_sel
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:420.9-722.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $pmux $flatten\wrapper.\uut.$procmux$2746
    parameter \S_WIDTH 7
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:3097:Anyseq$3249
    connect \B { $flatten\wrapper.\uut.$2\src_1_sel[0:0] $flatten\wrapper.\uut.$3\src_1_sel[0:0] $flatten\wrapper.\uut.$5\src_1_sel[0:0] $flatten\wrapper.\uut.$6\src_1_sel[0:0] $flatten\wrapper.\uut.$9\src_1_sel[0:0] $flatten\wrapper.\uut.$10\src_1_sel[0:0] 1'1 }
    connect \S { $flatten\wrapper.\uut.$procmux$2408_CMP $flatten\wrapper.\uut.$procmux$2062_CMP $flatten\wrapper.\uut.$procmux$1916_CMP $flatten\wrapper.\uut.$procmux$1422_CMP $flatten\wrapper.\uut.$procmux$1283_CMP $flatten\wrapper.\uut.$procmux$1178_CMP $flatten\wrapper.\uut.$procmux$2643_CMP }
    connect \Y \wrapper.uut.src_1_sel
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:420.9-722.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $pmux $flatten\wrapper.\uut.$procmux$2755
    parameter \S_WIDTH 6
    parameter \WIDTH 1
    connect \A 1'0
    connect \B { $flatten\wrapper.\uut.$2\rf_wr_en[0:0] $flatten\wrapper.\uut.$5\rf_wr_en[0:0] $flatten\wrapper.\uut.$8\rf_wr_en[0:0] $flatten\wrapper.\uut.$reduce_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:635$408_Y $flatten\wrapper.\uut.$12\rf_wr_en[0:0] 1'1 }
    connect \S { $flatten\wrapper.\uut.$procmux$2408_CMP $flatten\wrapper.\uut.$procmux$2062_CMP $flatten\wrapper.\uut.$procmux$1422_CMP $flatten\wrapper.\uut.$procmux$2646_CMP $flatten\wrapper.\uut.$procmux$1178_CMP $auto$opt_reduce.cc:134:opt_mux$2973 }
    connect \Y \wrapper.uut.rf_wr_en
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:420.9-722.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$2768
    parameter \WIDTH 4
    connect \A 4'0000
    connect \B $flatten\wrapper.\uut.$5\wr_en[3:0]
    connect \S $flatten\wrapper.\uut.$procmux$1916_CMP
    connect \Y \checker_inst.mem_wmask
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:420.9-722.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$2780
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $flatten\wrapper.\uut.$2\rd_addr_sel[0:0]
    connect \S $flatten\wrapper.\uut.$procmux$1283_CMP
    connect \Y \wrapper.uut.rd_addr_sel
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:368.9-383.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $pmux $flatten\wrapper.\uut.$procmux$2783
    parameter \S_WIDTH 7
    parameter \WIDTH 4
    connect \A 4'0000
    connect \B 28'1111000100100100100000111100
    connect \S { $flatten\wrapper.\uut.$procmux$2790_CMP $auto$opt_reduce.cc:134:opt_mux$2989 $auto$opt_reduce.cc:134:opt_mux$2987 $auto$opt_reduce.cc:134:opt_mux$2985 $auto$opt_reduce.cc:134:opt_mux$2983 $auto$opt_reduce.cc:134:opt_mux$2981 $auto$opt_reduce.cc:134:opt_mux$2979 }
    connect \Y \checker_inst.rvfi_mem_rmask
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:368.9-383.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $eq $flatten\wrapper.\uut.$procmux$2784_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.ld_ctrl
    connect \B 5'10110
    connect \Y $flatten\wrapper.\uut.$procmux$2784_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:368.9-383.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $eq $flatten\wrapper.\uut.$procmux$2785_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.ld_ctrl
    connect \B 5'10100
    connect \Y $flatten\wrapper.\uut.$procmux$2785_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:368.9-383.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $eq $flatten\wrapper.\uut.$procmux$2786_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.ld_ctrl
    connect \B 5'10011
    connect \Y $flatten\wrapper.\uut.$procmux$2786_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:368.9-383.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $eq $flatten\wrapper.\uut.$procmux$2787_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.ld_ctrl
    connect \B 5'10010
    connect \Y $flatten\wrapper.\uut.$procmux$2787_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:368.9-383.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $eq $flatten\wrapper.\uut.$procmux$2788_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.ld_ctrl
    connect \B 5'10001
    connect \Y $flatten\wrapper.\uut.$procmux$2788_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:368.9-383.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $eq $flatten\wrapper.\uut.$procmux$2789_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.ld_ctrl
    connect \B 5'10000
    connect \Y $flatten\wrapper.\uut.$procmux$2789_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:368.9-383.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $eq $flatten\wrapper.\uut.$procmux$2790_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.ld_ctrl
    connect \B 4'1000
    connect \Y $flatten\wrapper.\uut.$procmux$2790_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:368.9-383.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $eq $flatten\wrapper.\uut.$procmux$2791_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.ld_ctrl
    connect \B 3'110
    connect \Y $flatten\wrapper.\uut.$procmux$2791_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:368.9-383.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $eq $flatten\wrapper.\uut.$procmux$2792_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.ld_ctrl
    connect \B 3'100
    connect \Y $flatten\wrapper.\uut.$procmux$2792_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:368.9-383.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $eq $flatten\wrapper.\uut.$procmux$2793_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.ld_ctrl
    connect \B 2'11
    connect \Y $flatten\wrapper.\uut.$procmux$2793_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:368.9-383.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $eq $flatten\wrapper.\uut.$procmux$2794_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.ld_ctrl
    connect \B 2'10
    connect \Y $flatten\wrapper.\uut.$procmux$2794_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:368.9-383.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $eq $flatten\wrapper.\uut.$procmux$2795_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.ld_ctrl
    connect \B 1'1
    connect \Y $flatten\wrapper.\uut.$procmux$2795_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:368.9-383.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $logic_not $flatten\wrapper.\uut.$procmux$2796_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.ld_ctrl
    connect \Y $flatten\wrapper.\uut.$procmux$2796_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:347.9-362.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $pmux $flatten\wrapper.\uut.$procmux$2798
    parameter \S_WIDTH 13
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:3097:Anyseq$3251
    connect \B { \checker_inst.mem_rdata [7] \checker_inst.mem_rdata [7] \checker_inst.mem_rdata [7] \checker_inst.mem_rdata [7] \checker_inst.mem_rdata [7] \checker_inst.mem_rdata [7] \checker_inst.mem_rdata [7] \checker_inst.mem_rdata [7] \checker_inst.mem_rdata [7] \checker_inst.mem_rdata [7] \checker_inst.mem_rdata [7] \checker_inst.mem_rdata [7] \checker_inst.mem_rdata [7] \checker_inst.mem_rdata [7] \checker_inst.mem_rdata [7] \checker_inst.mem_rdata [7] \checker_inst.mem_rdata [7] \checker_inst.mem_rdata [7] \checker_inst.mem_rdata [7] \checker_inst.mem_rdata [7] \checker_inst.mem_rdata [7] \checker_inst.mem_rdata [7] \checker_inst.mem_rdata [7] \checker_inst.mem_rdata [7] \checker_inst.mem_rdata [7:0] \checker_inst.mem_rdata [15] \checker_inst.mem_rdata [15] \checker_inst.mem_rdata [15] \checker_inst.mem_rdata [15] \checker_inst.mem_rdata [15] \checker_inst.mem_rdata [15] \checker_inst.mem_rdata [15] \checker_inst.mem_rdata [15] \checker_inst.mem_rdata [15] \checker_inst.mem_rdata [15] \checker_inst.mem_rdata [15] \checker_inst.mem_rdata [15] \checker_inst.mem_rdata [15] \checker_inst.mem_rdata [15] \checker_inst.mem_rdata [15] \checker_inst.mem_rdata [15] \checker_inst.mem_rdata [15] \checker_inst.mem_rdata [15] \checker_inst.mem_rdata [15] \checker_inst.mem_rdata [15] \checker_inst.mem_rdata [15] \checker_inst.mem_rdata [15] \checker_inst.mem_rdata [15] \checker_inst.mem_rdata [15] \checker_inst.mem_rdata [15:8] \checker_inst.mem_rdata [23] \checker_inst.mem_rdata [23] \checker_inst.mem_rdata [23] \checker_inst.mem_rdata [23] \checker_inst.mem_rdata [23] \checker_inst.mem_rdata [23] \checker_inst.mem_rdata [23] \checker_inst.mem_rdata [23] \checker_inst.mem_rdata [23] \checker_inst.mem_rdata [23] \checker_inst.mem_rdata [23] \checker_inst.mem_rdata [23] \checker_inst.mem_rdata [23] \checker_inst.mem_rdata [23] \checker_inst.mem_rdata [23] \checker_inst.mem_rdata [23] \checker_inst.mem_rdata [23] \checker_inst.mem_rdata [23] \checker_inst.mem_rdata [23] \checker_inst.mem_rdata [23] \checker_inst.mem_rdata [23] \checker_inst.mem_rdata [23] \checker_inst.mem_rdata [23] \checker_inst.mem_rdata [23] \checker_inst.mem_rdata [23:16] \checker_inst.mem_rdata [31] \checker_inst.mem_rdata [31] \checker_inst.mem_rdata [31] \checker_inst.mem_rdata [31] \checker_inst.mem_rdata [31] \checker_inst.mem_rdata [31] \checker_inst.mem_rdata [31] \checker_inst.mem_rdata [31] \checker_inst.mem_rdata [31] \checker_inst.mem_rdata [31] \checker_inst.mem_rdata [31] \checker_inst.mem_rdata [31] \checker_inst.mem_rdata [31] \checker_inst.mem_rdata [31] \checker_inst.mem_rdata [31] \checker_inst.mem_rdata [31] \checker_inst.mem_rdata [31] \checker_inst.mem_rdata [31] \checker_inst.mem_rdata [31] \checker_inst.mem_rdata [31] \checker_inst.mem_rdata [31] \checker_inst.mem_rdata [31] \checker_inst.mem_rdata [31] \checker_inst.mem_rdata [31] \checker_inst.mem_rdata [31:24] \checker_inst.mem_rdata [15] \checker_inst.mem_rdata [15] \checker_inst.mem_rdata [15] \checker_inst.mem_rdata [15] \checker_inst.mem_rdata [15] \checker_inst.mem_rdata [15] \checker_inst.mem_rdata [15] \checker_inst.mem_rdata [15] \checker_inst.mem_rdata [15] \checker_inst.mem_rdata [15] \checker_inst.mem_rdata [15] \checker_inst.mem_rdata [15] \checker_inst.mem_rdata [15] \checker_inst.mem_rdata [15] \checker_inst.mem_rdata [15] \checker_inst.mem_rdata [15] \checker_inst.mem_rdata [15:0] \checker_inst.mem_rdata [31] \checker_inst.mem_rdata [31] \checker_inst.mem_rdata [31] \checker_inst.mem_rdata [31] \checker_inst.mem_rdata [31] \checker_inst.mem_rdata [31] \checker_inst.mem_rdata [31] \checker_inst.mem_rdata [31] \checker_inst.mem_rdata [31] \checker_inst.mem_rdata [31] \checker_inst.mem_rdata [31] \checker_inst.mem_rdata [31] \checker_inst.mem_rdata [31] \checker_inst.mem_rdata [31] \checker_inst.mem_rdata [31] \checker_inst.mem_rdata [31] \checker_inst.mem_rdata [31:16] \checker_inst.mem_rdata 24'000000000000000000000000 \checker_inst.mem_rdata [7:0] 24'000000000000000000000000 \checker_inst.mem_rdata [15:8] 24'000000000000000000000000 \checker_inst.mem_rdata [23:16] 24'000000000000000000000000 \checker_inst.mem_rdata [31:24] 16'0000000000000000 \checker_inst.mem_rdata [15:0] 16'0000000000000000 \checker_inst.mem_rdata [31:16] }
    connect \S { $flatten\wrapper.\uut.$procmux$2796_CMP $flatten\wrapper.\uut.$procmux$2795_CMP $flatten\wrapper.\uut.$procmux$2794_CMP $flatten\wrapper.\uut.$procmux$2793_CMP $flatten\wrapper.\uut.$procmux$2792_CMP $flatten\wrapper.\uut.$procmux$2791_CMP $flatten\wrapper.\uut.$procmux$2790_CMP $flatten\wrapper.\uut.$procmux$2789_CMP $flatten\wrapper.\uut.$procmux$2788_CMP $flatten\wrapper.\uut.$procmux$2787_CMP $flatten\wrapper.\uut.$procmux$2786_CMP $flatten\wrapper.\uut.$procmux$2785_CMP $flatten\wrapper.\uut.$procmux$2784_CMP }
    connect \Y \wrapper.uut.rd_data_ext
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:312.9-320.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $pmux $flatten\wrapper.\uut.$procmux$2813
    parameter \S_WIDTH 6
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:3097:Anyseq$3253
    connect \B { \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31:20] 27'000000000000000000000000000 \wrapper.uut.instr [24:20] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31:25] \wrapper.uut.instr [11:7] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [7] \wrapper.uut.instr [30:25] \wrapper.uut.instr [11:8] 1'0 \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [19:12] \wrapper.uut.instr [20] \wrapper.uut.instr [30:21] 1'0 \wrapper.uut.instr [31:12] 12'000000000000 }
    connect \S { $flatten\wrapper.\uut.$procmux$2819_CMP $flatten\wrapper.\uut.$procmux$2818_CMP $flatten\wrapper.\uut.$procmux$2817_CMP $flatten\wrapper.\uut.$procmux$2816_CMP $flatten\wrapper.\uut.$procmux$2815_CMP $flatten\wrapper.\uut.$procmux$2814_CMP }
    connect \Y \wrapper.uut.imm_ext
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:312.9-320.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $eq $flatten\wrapper.\uut.$procmux$2814_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.imm_sel
    connect \B 3'101
    connect \Y $flatten\wrapper.\uut.$procmux$2814_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:312.9-320.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $eq $flatten\wrapper.\uut.$procmux$2815_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.imm_sel
    connect \B 3'100
    connect \Y $flatten\wrapper.\uut.$procmux$2815_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:312.9-320.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $eq $flatten\wrapper.\uut.$procmux$2816_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.imm_sel
    connect \B 2'11
    connect \Y $flatten\wrapper.\uut.$procmux$2816_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:312.9-320.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $eq $flatten\wrapper.\uut.$procmux$2817_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.imm_sel
    connect \B 2'10
    connect \Y $flatten\wrapper.\uut.$procmux$2817_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:312.9-320.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $eq $flatten\wrapper.\uut.$procmux$2818_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.imm_sel
    connect \B 1'1
    connect \Y $flatten\wrapper.\uut.$procmux$2818_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:312.9-320.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $logic_not $flatten\wrapper.\uut.$procmux$2819_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.imm_sel
    connect \Y $flatten\wrapper.\uut.$procmux$2819_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:218.9-292.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $pmux $flatten\wrapper.\uut.$procmux$2833
    parameter \S_WIDTH 10
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:3097:Anyseq$3255
    connect \B { $auto$wreduce.cc:454:run$2992 [31:0] $flatten\wrapper.\uut.$sub$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:227$319_Y $flatten\wrapper.\uut.$shl$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:234$321_Y 31'0000000000000000000000000000000 $auto$wreduce.cc:454:run$2993 [0] 31'0000000000000000000000000000000 $auto$wreduce.cc:454:run$2994 [0] $flatten\wrapper.\uut.$xor$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:255$324_Y $flatten\wrapper.\uut.$shr$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:261$325_Y $flatten\wrapper.\uut.$sshr$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:268$326_Y $flatten\wrapper.\uut.$or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:276$327_Y $flatten\wrapper.\uut.$and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:283$328_Y }
    connect \S { $flatten\wrapper.\uut.$procmux$2843_CMP $flatten\wrapper.\uut.$procmux$2842_CMP $flatten\wrapper.\uut.$procmux$2841_CMP $flatten\wrapper.\uut.$procmux$2840_CMP $flatten\wrapper.\uut.$procmux$2839_CMP $flatten\wrapper.\uut.$procmux$2838_CMP $flatten\wrapper.\uut.$procmux$2837_CMP $flatten\wrapper.\uut.$procmux$2836_CMP $flatten\wrapper.\uut.$procmux$2835_CMP $flatten\wrapper.\uut.$procmux$2834_CMP }
    connect \Y \wrapper.uut.result
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:218.9-292.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $eq $flatten\wrapper.\uut.$procmux$2834_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.alu_ctrl
    connect \B 3'111
    connect \Y $flatten\wrapper.\uut.$procmux$2834_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:218.9-292.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $eq $flatten\wrapper.\uut.$procmux$2835_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.alu_ctrl
    connect \B 3'110
    connect \Y $flatten\wrapper.\uut.$procmux$2835_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:218.9-292.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $eq $flatten\wrapper.\uut.$procmux$2836_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.alu_ctrl
    connect \B 4'1101
    connect \Y $flatten\wrapper.\uut.$procmux$2836_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:218.9-292.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $eq $flatten\wrapper.\uut.$procmux$2837_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.alu_ctrl
    connect \B 3'101
    connect \Y $flatten\wrapper.\uut.$procmux$2837_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:218.9-292.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $eq $flatten\wrapper.\uut.$procmux$2838_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.alu_ctrl
    connect \B 3'100
    connect \Y $flatten\wrapper.\uut.$procmux$2838_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:218.9-292.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $eq $flatten\wrapper.\uut.$procmux$2839_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.alu_ctrl
    connect \B 2'11
    connect \Y $flatten\wrapper.\uut.$procmux$2839_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:218.9-292.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $eq $flatten\wrapper.\uut.$procmux$2840_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.alu_ctrl
    connect \B 2'10
    connect \Y $flatten\wrapper.\uut.$procmux$2840_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:218.9-292.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $eq $flatten\wrapper.\uut.$procmux$2841_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.alu_ctrl
    connect \B 1'1
    connect \Y $flatten\wrapper.\uut.$procmux$2841_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:218.9-292.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $eq $flatten\wrapper.\uut.$procmux$2842_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.alu_ctrl
    connect \B 4'1000
    connect \Y $flatten\wrapper.\uut.$procmux$2842_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:218.9-292.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $logic_not $flatten\wrapper.\uut.$procmux$2843_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.alu_ctrl
    connect \Y $flatten\wrapper.\uut.$procmux$2843_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:218.9-292.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $pmux $flatten\wrapper.\uut.$procmux$2850
    parameter \S_WIDTH 3
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:3097:Anyseq$3257
    connect \B { $flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:229$320_Y $auto$wreduce.cc:454:run$2993 [0] $auto$wreduce.cc:454:run$2994 [0] }
    connect \S { $flatten\wrapper.\uut.$procmux$2842_CMP $flatten\wrapper.\uut.$procmux$2840_CMP $flatten\wrapper.\uut.$procmux$2839_CMP }
    connect \Y \wrapper.uut.b_flag
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:181.13-181.29|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:181.9-184.50|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$2855
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \wrapper.uut.rf_wr_en
    connect \Y $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:182$273_EN[31:0]$296 [31]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:181.13-181.29|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:181.9-184.50|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$2858
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:3097:Anyseq$3259
    connect \B \checker_inst.rd_wdata
    connect \S \wrapper.uut.rf_wr_en
    connect \Y $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:182$273_DATA[31:0]$295
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:181.13-181.29|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:181.9-184.50|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$2861
    parameter \WIDTH 5
    connect \A $auto$rtlil.cc:3097:Anyseq$3261
    connect \B \checker_inst.rd_addr
    connect \S \wrapper.uut.rf_wr_en
    connect \Y $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:182$273_ADDR[4:0]$294
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:181.13-181.29|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:181.9-184.50|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$2864
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'0
    connect \S \wrapper.uut.rf_wr_en
    connect \Y $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:184$274_EN[31:0]$299 [31]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:181.13-181.29|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:181.9-184.50|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$2867
    parameter \WIDTH 32
    connect \A $flatten\wrapper.\uut.$memrd$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:184$309_DATA
    connect \B $auto$rtlil.cc:3097:Anyseq$3263
    connect \S \wrapper.uut.rf_wr_en
    connect \Y $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:184$274_DATA[31:0]$298
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:181.13-181.29|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:181.9-184.50|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$2870
    parameter \WIDTH 5
    connect \A \checker_inst.rd_addr
    connect \B $auto$rtlil.cc:3097:Anyseq$3265
    connect \S \wrapper.uut.rf_wr_en
    connect \Y $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:184$274_ADDR[4:0]$297
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:163.9-170.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $pmux $flatten\wrapper.\uut.$procmux$2873
    parameter \S_WIDTH 5
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:3097:Anyseq$3267
    connect \B { \wrapper.uut.result \wrapper.uut.rd_data_ext \wrapper.uut.pc_plus_4 \wrapper.uut.imm_ext 32'00000000000000000000000000000000 }
    connect \S { $flatten\wrapper.\uut.$procmux$2878_CMP $flatten\wrapper.\uut.$procmux$2877_CMP $flatten\wrapper.\uut.$procmux$2876_CMP $flatten\wrapper.\uut.$procmux$2875_CMP $flatten\wrapper.\uut.$procmux$2874_CMP }
    connect \Y \wrapper.uut.rf_dst_data
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:163.9-170.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $eq $flatten\wrapper.\uut.$procmux$2874_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.rd_data_sel
    connect \B 3'100
    connect \Y $flatten\wrapper.\uut.$procmux$2874_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:163.9-170.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $eq $flatten\wrapper.\uut.$procmux$2875_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.rd_data_sel
    connect \B 2'11
    connect \Y $flatten\wrapper.\uut.$procmux$2875_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:163.9-170.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $eq $flatten\wrapper.\uut.$procmux$2876_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.rd_data_sel
    connect \B 2'10
    connect \Y $flatten\wrapper.\uut.$procmux$2876_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:163.9-170.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $eq $flatten\wrapper.\uut.$procmux$2877_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.rd_data_sel
    connect \B 1'1
    connect \Y $flatten\wrapper.\uut.$procmux$2877_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:163.9-170.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $logic_not $flatten\wrapper.\uut.$procmux$2878_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.rd_data_sel
    connect \Y $flatten\wrapper.\uut.$procmux$2878_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:154.9-158.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $pmux $flatten\wrapper.\uut.$procmux$2879
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:3097:Anyseq$3269
    connect \B { \checker_inst.mem_wdata \wrapper.uut.imm_ext }
    connect \S { $flatten\wrapper.\uut.$procmux$2881_CMP \wrapper.uut.src_2_sel }
    connect \Y \wrapper.uut.alu_in_2
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:154.9-158.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $not $flatten\wrapper.\uut.$procmux$2881_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.src_2_sel
    connect \Y $flatten\wrapper.\uut.$procmux$2881_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:146.9-150.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $pmux $flatten\wrapper.\uut.$procmux$2882
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:3097:Anyseq$3271
    connect \B { \checker_inst.rs1_rdata \wrapper.uut.pc }
    connect \S { $flatten\wrapper.\uut.$procmux$2884_CMP \wrapper.uut.src_1_sel }
    connect \Y \wrapper.uut.alu_in_1
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:146.9-150.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $not $flatten\wrapper.\uut.$procmux$2884_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.src_1_sel
    connect \Y $flatten\wrapper.\uut.$procmux$2884_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:135.9-141.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $pmux $flatten\wrapper.\uut.$procmux$2885
    parameter \S_WIDTH 4
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:3097:Anyseq$3273
    connect \B { \wrapper.uut.pc_plus_4 \wrapper.uut.target \wrapper.uut.result \wrapper.uut.result [31:1] 1'0 }
    connect \S { $flatten\wrapper.\uut.$procmux$2889_CMP $flatten\wrapper.\uut.$procmux$2888_CMP $flatten\wrapper.\uut.$procmux$2887_CMP $flatten\wrapper.\uut.$procmux$2886_CMP }
    connect \Y \checker_inst.pc_wdata
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:135.9-141.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $eq $flatten\wrapper.\uut.$procmux$2886_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.pc_sel
    connect \B 2'11
    connect \Y $flatten\wrapper.\uut.$procmux$2886_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:135.9-141.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $eq $flatten\wrapper.\uut.$procmux$2887_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.pc_sel
    connect \B 2'10
    connect \Y $flatten\wrapper.\uut.$procmux$2887_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:135.9-141.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $eq $flatten\wrapper.\uut.$procmux$2888_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.pc_sel
    connect \B 1'1
    connect \Y $flatten\wrapper.\uut.$procmux$2888_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:135.9-141.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $logic_not $flatten\wrapper.\uut.$procmux$2889_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.pc_sel
    connect \Y $flatten\wrapper.\uut.$procmux$2889_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:105.9-109.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $pmux $flatten\wrapper.\uut.$procmux$2899
    parameter \S_WIDTH 2
    parameter \WIDTH 5
    connect \A $auto$rtlil.cc:3097:Anyseq$3275
    connect \B { \wrapper.uut.instr [11:7] 5'00000 }
    connect \S { $flatten\wrapper.\uut.$procmux$2901_CMP \wrapper.uut.rd_addr_sel }
    connect \Y \checker_inst.rd_addr
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:105.9-109.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $not $flatten\wrapper.\uut.$procmux$2901_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.rd_addr_sel
    connect \Y $flatten\wrapper.\uut.$procmux$2901_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:83.9-87.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $pmux $flatten\wrapper.\uut.$procmux$2902
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:3097:Anyseq$3277
    connect \B { \wrapper.uut.result \wrapper.uut.result [31:2] 2'00 }
    connect \S { $flatten\wrapper.\uut.$procmux$2904_CMP \wrapper.uut.force_zero_lsb }
    connect \Y \checker_inst.mem_addr
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:83.9-87.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $not $flatten\wrapper.\uut.$procmux$2904_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.force_zero_lsb
    connect \Y $flatten\wrapper.\uut.$procmux$2904_CMP
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:638.45-638.58|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $reduce_and $flatten\wrapper.\uut.$reduce_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:638$410
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $flatten\wrapper.\uut.$not$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:638$409_Y
    connect \Y $flatten\wrapper.\uut.$reduce_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:638$410_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:628.51-628.64|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $reduce_or $flatten\wrapper.\uut.$reduce_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:628$407
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \checker_inst.pc_wdata [1:0]
    connect \Y $flatten\wrapper.\uut.$reduce_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:628$407_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:635.40-635.52|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $reduce_or $flatten\wrapper.\uut.$reduce_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:635$408
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.target [1:0]
    connect \Y $flatten\wrapper.\uut.$reduce_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:635$408_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:234.38-234.81|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $shl $flatten\wrapper.\uut.$shl$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:234$321
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 32
    connect \A \wrapper.uut.alu_in_1
    connect \B \wrapper.uut.alu_in_2 [4:0]
    connect \Y $flatten\wrapper.\uut.$shl$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:234$321_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:261.38-261.81|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $shr $flatten\wrapper.\uut.$shr$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:261$325
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 32
    connect \A \wrapper.uut.alu_in_1
    connect \B \wrapper.uut.alu_in_2 [4:0]
    connect \Y $flatten\wrapper.\uut.$shr$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:261$325_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:268.38-268.82|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $sshr $flatten\wrapper.\uut.$sshr$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:268$326
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 32
    connect \A \wrapper.uut.alu_in_1
    connect \B \wrapper.uut.alu_in_2 [4:0]
    connect \Y $flatten\wrapper.\uut.$sshr$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:268$326_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:227.38-227.75|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $sub $flatten\wrapper.\uut.$sub$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:227$319
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \wrapper.uut.alu_in_1
    connect \B \wrapper.uut.alu_in_2
    connect \Y $flatten\wrapper.\uut.$sub$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:227$319_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:182.33-182.77|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$ternary$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:182$308
    parameter \WIDTH 32
    connect \A \wrapper.uut.rf_dst_data
    connect \B 0
    connect \S $flatten\checker_inst.$eq$rvfi_insn_check.sv:135$181_Y
    connect \Y \checker_inst.rd_wdata
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:189.22-189.75|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$ternary$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:189$313
    parameter \WIDTH 32
    connect \A $flatten\wrapper.\uut.$memrd$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:189$312_DATA
    connect \B 0
    connect \S $flatten\checker_inst.$eq$rvfi_insn_check.sv:143$184_Y
    connect \Y \checker_inst.rs1_rdata
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:190.22-190.75|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$ternary$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:190$316
    parameter \WIDTH 32
    connect \A $flatten\wrapper.\uut.$memrd$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:190$315_DATA
    connect \B 0
    connect \S $flatten\checker_inst.$eq$rvfi_insn_check.sv:146$186_Y
    connect \Y \checker_inst.mem_wdata
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:28.21-28.54|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$ternary$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:28$276
    parameter \WIDTH 7
    connect \A \wrapper.uut.instr [6:0]
    connect \B 7'0000000
    connect \S \reset
    connect \Y \wrapper.uut.opcode
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:442.48-442.83|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$ternary$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:442$340
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'0
    connect \S $flatten\wrapper.\uut.$ne$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:442$339_Y
    connect \Y $flatten\wrapper.\uut.$ternary$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:442$340_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:444.48-444.81|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$ternary$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:444$345
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'0
    connect \S \wrapper.uut.result [0]
    connect \Y $flatten\wrapper.\uut.$ternary$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:444$345_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:457.55-457.90|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$ternary$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:457$348
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $flatten\wrapper.\uut.$ne$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:442$339_Y
    connect \Y $flatten\wrapper.\uut.$ternary$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:457$348_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:459.55-459.88|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$ternary$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:459$353
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \wrapper.uut.result [0]
    connect \Y $flatten\wrapper.\uut.$ternary$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:459$353_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:527.41-527.125|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$ternary$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:527$376
    parameter \WIDTH 4
    connect \A { \wrapper.uut.instr [13] \wrapper.uut.instr [13] $flatten\wrapper.\uut.$or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:527$374_Y 1'1 }
    connect \B 4'0000
    connect \S $flatten\wrapper.\uut.$ne$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:442$339_Y
    connect \Y $flatten\wrapper.\uut.$ternary$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:527$376_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:255.38-255.57|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $xor $flatten\wrapper.\uut.$xor$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:255$324
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \wrapper.uut.alu_in_1
    connect \B \wrapper.uut.alu_in_2
    connect \Y $flatten\wrapper.\uut.$xor$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:255$324_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:621.50-621.68|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $xor $flatten\wrapper.\uut.$xor$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:621$405
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.instr [12]
    connect \B \wrapper.uut.b_flag
    connect \Y $flatten\wrapper.\uut.$xor$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:621$405_Y
  end
  attribute \module_not_derived 1
  attribute \src "rvfi_testbench.sv:0.0-0.0"
  cell $initstate $initstate$2
    connect \Y $initstate$2_wire
  end
  attribute \src "rvfi_testbench.sv:41.12-41.21"
  cell $lt $lt$rvfi_testbench.sv:41$11
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \cycle
    connect \B 1'1
    connect \Y \checker_inst.reset
  end
  attribute \src "rvfi_testbench.sv:36.41-36.57"
  cell $ne $ne$rvfi_testbench.sv:36$8
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 1
    connect \A \cycle_reg
    connect \B 8'11111111
    connect \Y $auto$wreduce.cc:454:run$2995 [0]
  end
  attribute \src "rvfi_testbench.sv:33.21-33.42"
  cell $mux $ternary$rvfi_testbench.sv:33$6
    parameter \WIDTH 8
    connect \A \cycle_reg
    connect \B 8'00000000
    connect \S \reset
    connect \Y \cycle
  end
  attribute \hdlname "wrapper uut mem"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:177.18-177.21|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mem_v2 \wrapper.uut.mem
    parameter \ABITS 5
    parameter \INIT 1024'x
    parameter \MEMID "\\wrapper.uut.mem"
    parameter \OFFSET 0
    parameter \RD_ARST_VALUE 96'x
    parameter \RD_CE_OVER_SRST 3'000
    parameter \RD_CLK_ENABLE 3'000
    parameter \RD_CLK_POLARITY 3'000
    parameter \RD_COLLISION_X_MASK 6'000000
    parameter \RD_INIT_VALUE 96'x
    parameter \RD_PORTS 3
    parameter \RD_SRST_VALUE 96'x
    parameter \RD_TRANSPARENCY_MASK 6'000000
    parameter \RD_WIDE_CONTINUATION 3'000
    parameter \SIZE 32
    parameter \WIDTH 32
    parameter \WR_CLK_ENABLE 2'11
    parameter \WR_CLK_POLARITY 2'11
    parameter \WR_PORTS 2
    parameter \WR_PRIORITY_MASK 4'0000
    parameter \WR_WIDE_CONTINUATION 2'00
    connect \RD_ADDR { \checker_inst.rd_addr \wrapper.uut.instr [19:15] \wrapper.uut.instr [24:20] }
    connect \RD_ARST 3'000
    connect \RD_CLK $auto$rtlil.cc:3097:Anyseq$3279
    connect \RD_DATA { $flatten\wrapper.\uut.$memrd$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:184$309_DATA $flatten\wrapper.\uut.$memrd$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:189$312_DATA $flatten\wrapper.\uut.$memrd$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:190$315_DATA }
    connect \RD_EN 3'111
    connect \RD_SRST 3'000
    connect \WR_ADDR { $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:184$274_ADDR[4:0]$297 $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:182$273_ADDR[4:0]$294 }
    connect \WR_CLK { \clock \clock }
    connect \WR_DATA { $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:184$274_DATA[31:0]$298 $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:182$273_DATA[31:0]$295 }
    connect \WR_EN { $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:184$274_EN[31:0]$299 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:184$274_EN[31:0]$299 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:184$274_EN[31:0]$299 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:184$274_EN[31:0]$299 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:184$274_EN[31:0]$299 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:184$274_EN[31:0]$299 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:184$274_EN[31:0]$299 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:184$274_EN[31:0]$299 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:184$274_EN[31:0]$299 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:184$274_EN[31:0]$299 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:184$274_EN[31:0]$299 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:184$274_EN[31:0]$299 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:184$274_EN[31:0]$299 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:184$274_EN[31:0]$299 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:184$274_EN[31:0]$299 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:184$274_EN[31:0]$299 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:184$274_EN[31:0]$299 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:184$274_EN[31:0]$299 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:184$274_EN[31:0]$299 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:184$274_EN[31:0]$299 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:184$274_EN[31:0]$299 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:184$274_EN[31:0]$299 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:184$274_EN[31:0]$299 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:184$274_EN[31:0]$299 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:184$274_EN[31:0]$299 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:184$274_EN[31:0]$299 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:184$274_EN[31:0]$299 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:184$274_EN[31:0]$299 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:184$274_EN[31:0]$299 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:184$274_EN[31:0]$299 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:184$274_EN[31:0]$299 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:184$274_EN[31:0]$299 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:182$273_EN[31:0]$296 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:182$273_EN[31:0]$296 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:182$273_EN[31:0]$296 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:182$273_EN[31:0]$296 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:182$273_EN[31:0]$296 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:182$273_EN[31:0]$296 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:182$273_EN[31:0]$296 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:182$273_EN[31:0]$296 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:182$273_EN[31:0]$296 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:182$273_EN[31:0]$296 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:182$273_EN[31:0]$296 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:182$273_EN[31:0]$296 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:182$273_EN[31:0]$296 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:182$273_EN[31:0]$296 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:182$273_EN[31:0]$296 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:182$273_EN[31:0]$296 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:182$273_EN[31:0]$296 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:182$273_EN[31:0]$296 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:182$273_EN[31:0]$296 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:182$273_EN[31:0]$296 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:182$273_EN[31:0]$296 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:182$273_EN[31:0]$296 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:182$273_EN[31:0]$296 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:182$273_EN[31:0]$296 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:182$273_EN[31:0]$296 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:182$273_EN[31:0]$296 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:182$273_EN[31:0]$296 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:182$273_EN[31:0]$296 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:182$273_EN[31:0]$296 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:182$273_EN[31:0]$296 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:182$273_EN[31:0]$296 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:182$273_EN[31:0]$296 [31] }
  end
  connect $auto$wreduce.cc:454:run$2991 [1] 1'0
  connect $auto$wreduce.cc:454:run$2993 [31:1] 31'0000000000000000000000000000000
  connect $auto$wreduce.cc:454:run$2994 [31:1] 31'0000000000000000000000000000000
  connect $auto$wreduce.cc:454:run$2995 [31:1] 31'0000000000000000000000000000000
  connect $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:182$273_EN[31:0]$296 [30:0] { $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:182$273_EN[31:0]$296 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:182$273_EN[31:0]$296 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:182$273_EN[31:0]$296 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:182$273_EN[31:0]$296 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:182$273_EN[31:0]$296 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:182$273_EN[31:0]$296 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:182$273_EN[31:0]$296 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:182$273_EN[31:0]$296 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:182$273_EN[31:0]$296 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:182$273_EN[31:0]$296 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:182$273_EN[31:0]$296 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:182$273_EN[31:0]$296 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:182$273_EN[31:0]$296 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:182$273_EN[31:0]$296 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:182$273_EN[31:0]$296 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:182$273_EN[31:0]$296 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:182$273_EN[31:0]$296 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:182$273_EN[31:0]$296 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:182$273_EN[31:0]$296 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:182$273_EN[31:0]$296 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:182$273_EN[31:0]$296 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:182$273_EN[31:0]$296 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:182$273_EN[31:0]$296 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:182$273_EN[31:0]$296 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:182$273_EN[31:0]$296 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:182$273_EN[31:0]$296 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:182$273_EN[31:0]$296 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:182$273_EN[31:0]$296 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:182$273_EN[31:0]$296 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:182$273_EN[31:0]$296 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:182$273_EN[31:0]$296 [31] }
  connect $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:184$274_EN[31:0]$299 [30:0] { $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:184$274_EN[31:0]$299 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:184$274_EN[31:0]$299 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:184$274_EN[31:0]$299 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:184$274_EN[31:0]$299 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:184$274_EN[31:0]$299 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:184$274_EN[31:0]$299 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:184$274_EN[31:0]$299 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:184$274_EN[31:0]$299 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:184$274_EN[31:0]$299 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:184$274_EN[31:0]$299 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:184$274_EN[31:0]$299 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:184$274_EN[31:0]$299 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:184$274_EN[31:0]$299 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:184$274_EN[31:0]$299 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:184$274_EN[31:0]$299 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:184$274_EN[31:0]$299 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:184$274_EN[31:0]$299 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:184$274_EN[31:0]$299 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:184$274_EN[31:0]$299 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:184$274_EN[31:0]$299 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:184$274_EN[31:0]$299 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:184$274_EN[31:0]$299 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:184$274_EN[31:0]$299 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:184$274_EN[31:0]$299 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:184$274_EN[31:0]$299 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:184$274_EN[31:0]$299 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:184$274_EN[31:0]$299 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:184$274_EN[31:0]$299 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:184$274_EN[31:0]$299 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:184$274_EN[31:0]$299 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:184$274_EN[31:0]$299 [31] }
  connect \checker_inst.clock \clock
  connect \checker_inst.halt 1'0
  connect \checker_inst.insn \wrapper.uut.instr
  connect \checker_inst.insn_pma_x 1'1
  connect \checker_inst.insn_spec.insn_funct3 \wrapper.uut.instr [14:12]
  connect \checker_inst.insn_spec.insn_imm { \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31:20] }
  connect \checker_inst.insn_spec.insn_opcode \wrapper.uut.instr [6:0]
  connect \checker_inst.insn_spec.insn_padding 0
  connect \checker_inst.insn_spec.insn_rd \wrapper.uut.instr [11:7]
  connect \checker_inst.insn_spec.insn_rs1 \wrapper.uut.instr [19:15]
  connect \checker_inst.insn_spec.misa_ok 1'1
  connect \checker_inst.insn_spec.rvfi_insn \wrapper.uut.instr
  connect \checker_inst.insn_spec.rvfi_mem_rdata \checker_inst.mem_rdata
  connect \checker_inst.insn_spec.rvfi_pc_rdata \wrapper.uut.pc
  connect \checker_inst.insn_spec.rvfi_rs2_rdata 0
  connect \checker_inst.insn_spec.rvfi_valid \checker_inst.valid
  connect \checker_inst.insn_spec.spec_mem_addr \checker_inst.spec_mem_addr
  connect \checker_inst.insn_spec.spec_mem_rmask \checker_inst.spec_mem_rmask
  connect \checker_inst.insn_spec.spec_mem_wdata 0
  connect \checker_inst.insn_spec.spec_mem_wmask 4'0000
  connect \checker_inst.insn_spec.spec_pc_wdata \checker_inst.spec_pc_wdata
  connect \checker_inst.insn_spec.spec_rd_addr \wrapper.uut.instr [11:7]
  connect \checker_inst.insn_spec.spec_rd_wdata { 16'0000000000000000 \checker_inst.spec_rd_wdata [15:0] }
  connect \checker_inst.insn_spec.spec_rs1_addr \wrapper.uut.instr [19:15]
  connect \checker_inst.insn_spec.spec_rs2_addr 5'00000
  connect \checker_inst.insn_spec.spec_trap \checker_inst.spec_trap
  connect \checker_inst.insn_spec.spec_valid \checker_inst.spec_valid
  connect \checker_inst.intr 1'0
  connect \checker_inst.mem_pma_r 1'1
  connect \checker_inst.mem_pma_w 1'1
  connect \checker_inst.mem_rmask \checker_inst.rvfi_mem_rmask
  connect \checker_inst.pc_rdata \wrapper.uut.pc
  connect \checker_inst.rs1_addr \wrapper.uut.instr [19:15]
  connect \checker_inst.rs1_rdata_or_zero \checker_inst.insn_spec.rvfi_rs1_rdata
  connect \checker_inst.rs2_addr \wrapper.uut.instr [24:20]
  connect \checker_inst.rs2_rdata \checker_inst.mem_wdata
  connect \checker_inst.rs2_rdata_or_zero 0
  connect \checker_inst.rvfi_halt 1'0
  connect \checker_inst.rvfi_insn \wrapper.uut.instr
  connect \checker_inst.rvfi_intr 1'0
  connect \checker_inst.rvfi_ixl 2'01
  connect \checker_inst.rvfi_mem_addr \checker_inst.mem_addr
  connect \checker_inst.rvfi_mem_rdata \checker_inst.mem_rdata
  connect \checker_inst.rvfi_mem_wdata \checker_inst.mem_wdata
  connect \checker_inst.rvfi_mem_wmask \checker_inst.mem_wmask
  connect \checker_inst.rvfi_mode 2'11
  connect \checker_inst.rvfi_order \wrapper.uut.instr_index
  connect \checker_inst.rvfi_pc_rdata \wrapper.uut.pc
  connect \checker_inst.rvfi_pc_wdata \checker_inst.pc_wdata
  connect \checker_inst.rvfi_rd_addr \checker_inst.rd_addr
  connect \checker_inst.rvfi_rd_wdata \checker_inst.rd_wdata
  connect \checker_inst.rvfi_rs1_addr \wrapper.uut.instr [19:15]
  connect \checker_inst.rvfi_rs1_rdata \checker_inst.rs1_rdata
  connect \checker_inst.rvfi_rs2_addr \wrapper.uut.instr [24:20]
  connect \checker_inst.rvfi_rs2_rdata \checker_inst.mem_wdata
  connect \checker_inst.rvfi_trap \checker_inst.trap
  connect \checker_inst.spec_mem_wdata 0
  connect \checker_inst.spec_mem_wmask 4'0000
  connect \checker_inst.spec_rd_addr \wrapper.uut.instr [11:7]
  connect \checker_inst.spec_rd_wdata [31:16] 16'0000000000000000
  connect \checker_inst.spec_rs1_addr \wrapper.uut.instr [19:15]
  connect \checker_inst.spec_rs2_addr 5'00000
  connect \rvfi_halt 1'0
  connect \rvfi_insn \wrapper.uut.instr
  connect \rvfi_intr 1'0
  connect \rvfi_ixl 2'01
  connect \rvfi_mem_addr \checker_inst.mem_addr
  connect \rvfi_mem_rdata \checker_inst.mem_rdata
  connect \rvfi_mem_rmask \checker_inst.rvfi_mem_rmask
  connect \rvfi_mem_wdata \checker_inst.mem_wdata
  connect \rvfi_mem_wmask \checker_inst.mem_wmask
  connect \rvfi_mode 2'11
  connect \rvfi_order \wrapper.uut.instr_index
  connect \rvfi_pc_rdata \wrapper.uut.pc
  connect \rvfi_pc_wdata \checker_inst.pc_wdata
  connect \rvfi_rd_addr \checker_inst.rd_addr
  connect \rvfi_rd_wdata \checker_inst.rd_wdata
  connect \rvfi_rs1_addr \wrapper.uut.instr [19:15]
  connect \rvfi_rs1_rdata \checker_inst.rs1_rdata
  connect \rvfi_rs2_addr \wrapper.uut.instr [24:20]
  connect \rvfi_rs2_rdata \checker_inst.mem_wdata
  connect \rvfi_trap \checker_inst.trap
  connect \rvfi_valid \checker_inst.rvfi_valid
  connect \wrapper.addr \checker_inst.mem_addr
  connect \wrapper.clock \clock
  connect \wrapper.instr \wrapper.uut.instr
  connect \wrapper.pc \wrapper.uut.pc
  connect \wrapper.rd_data \checker_inst.mem_rdata
  connect \wrapper.reset \reset
  connect \wrapper.rvfi_halt 1'0
  connect \wrapper.rvfi_insn \wrapper.uut.instr
  connect \wrapper.rvfi_intr 1'0
  connect \wrapper.rvfi_ixl 2'01
  connect \wrapper.rvfi_mem_addr \checker_inst.mem_addr
  connect \wrapper.rvfi_mem_rdata \checker_inst.mem_rdata
  connect \wrapper.rvfi_mem_rmask \checker_inst.rvfi_mem_rmask
  connect \wrapper.rvfi_mem_wdata \checker_inst.mem_wdata
  connect \wrapper.rvfi_mem_wmask \checker_inst.mem_wmask
  connect \wrapper.rvfi_mode 2'11
  connect \wrapper.rvfi_order \wrapper.uut.instr_index
  connect \wrapper.rvfi_pc_rdata \wrapper.uut.pc
  connect \wrapper.rvfi_pc_wdata \checker_inst.pc_wdata
  connect \wrapper.rvfi_rd_addr \checker_inst.rd_addr
  connect \wrapper.rvfi_rd_wdata \checker_inst.rd_wdata
  connect \wrapper.rvfi_rs1_addr \wrapper.uut.instr [19:15]
  connect \wrapper.rvfi_rs1_rdata \checker_inst.rs1_rdata
  connect \wrapper.rvfi_rs2_addr \wrapper.uut.instr [24:20]
  connect \wrapper.rvfi_rs2_rdata \checker_inst.mem_wdata
  connect \wrapper.rvfi_trap \checker_inst.trap
  connect \wrapper.rvfi_valid \checker_inst.rvfi_valid
  connect \wrapper.uut.addr \checker_inst.mem_addr
  connect \wrapper.uut.clk \clock
  connect \wrapper.uut.ctrl_instr_trap \checker_inst.trap
  connect \wrapper.uut.dst_data \wrapper.uut.rf_dst_data
  connect \wrapper.uut.funct3 \wrapper.uut.instr [14:12]
  connect \wrapper.uut.funct7 \wrapper.uut.instr [31:25]
  connect \wrapper.uut.pc_next \checker_inst.pc_wdata
  connect \wrapper.uut.rd_data \checker_inst.mem_rdata
  connect \wrapper.uut.reset \reset
  connect \wrapper.uut.rf_dst_addr \checker_inst.rd_addr
  connect \wrapper.uut.rf_src_addr_1 \wrapper.uut.instr [19:15]
  connect \wrapper.uut.rf_src_addr_2 \wrapper.uut.instr [24:20]
  connect \wrapper.uut.rmask \checker_inst.rvfi_mem_rmask
  connect \wrapper.uut.rvfi_halt 1'0
  connect \wrapper.uut.rvfi_insn \wrapper.uut.instr
  connect \wrapper.uut.rvfi_intr 1'0
  connect \wrapper.uut.rvfi_ixl 2'01
  connect \wrapper.uut.rvfi_mem_addr \checker_inst.mem_addr
  connect \wrapper.uut.rvfi_mem_rdata \checker_inst.mem_rdata
  connect \wrapper.uut.rvfi_mem_rmask \checker_inst.rvfi_mem_rmask
  connect \wrapper.uut.rvfi_mem_wdata \checker_inst.mem_wdata
  connect \wrapper.uut.rvfi_mem_wmask \checker_inst.mem_wmask
  connect \wrapper.uut.rvfi_mode 2'11
  connect \wrapper.uut.rvfi_order \wrapper.uut.instr_index
  connect \wrapper.uut.rvfi_pc_rdata \wrapper.uut.pc
  connect \wrapper.uut.rvfi_pc_wdata \checker_inst.pc_wdata
  connect \wrapper.uut.rvfi_rd_addr \checker_inst.rd_addr
  connect \wrapper.uut.rvfi_rd_wdata \checker_inst.rd_wdata
  connect \wrapper.uut.rvfi_rs1_addr \wrapper.uut.instr [19:15]
  connect \wrapper.uut.rvfi_rs1_rdata \checker_inst.rs1_rdata
  connect \wrapper.uut.rvfi_rs2_addr \wrapper.uut.instr [24:20]
  connect \wrapper.uut.rvfi_rs2_rdata \checker_inst.mem_wdata
  connect \wrapper.uut.rvfi_trap \checker_inst.trap
  connect \wrapper.uut.rvfi_valid \checker_inst.rvfi_valid
  connect \wrapper.uut.src_data_1 \checker_inst.rs1_rdata
  connect \wrapper.uut.src_data_2 \checker_inst.mem_wdata
  connect \wrapper.uut.wr_data \checker_inst.mem_wdata
  connect \wrapper.uut.wr_en \checker_inst.mem_wmask
  connect \wrapper.wr_data \checker_inst.mem_wdata
  connect \wrapper.wr_en \checker_inst.mem_wmask
end
