# Reading pref.tcl
# do riscv_core_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/FPGA_cyclone10lp/quartus_project_1/db {C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/FPGA_cyclone10lp/quartus_project_1/db/cpu_clock_altpll1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:26:02 on Mar 02,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/FPGA_cyclone10lp/quartus_project_1/db" C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/FPGA_cyclone10lp/quartus_project_1/db/cpu_clock_altpll1.v 
# -- Compiling module cpu_clock_altpll1
# 
# Top level modules:
# 	cpu_clock_altpll1
# End time: 15:26:02 on Mar 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/others/ALU_inputs_manager.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:26:02 on Mar 02,2021
# vcom -reportprogress 300 -93 -work work C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/others/ALU_inputs_manager.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ALU_inputs_manager
# -- Compiling architecture Behavioral of ALU_inputs_manager
# End time: 15:26:02 on Mar 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/external_components/uart_tx/memory_clk_state_machine.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:26:02 on Mar 02,2021
# vcom -reportprogress 300 -93 -work work C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/external_components/uart_tx/memory_clk_state_machine.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity memory_clk_state_machine
# -- Compiling architecture Behavioral of memory_clk_state_machine
# End time: 15:26:03 on Mar 02,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/memory/memory_address_manager.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:26:03 on Mar 02,2021
# vcom -reportprogress 300 -93 -work work C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/memory/memory_address_manager.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity memory_address_manager
# -- Compiling architecture Behavioral of memory_address_manager
# End time: 15:26:03 on Mar 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/external_components/uart_tx/uart_tx.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:26:03 on Mar 02,2021
# vcom -reportprogress 300 -93 -work work C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/external_components/uart_tx/uart_tx.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity uart_tx
# -- Compiling architecture Behavioral of uart_tx
# End time: 15:26:03 on Mar 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/external_components/uart_tx/multiplexer_16_to_1.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:26:03 on Mar 02,2021
# vcom -reportprogress 300 -93 -work work C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/external_components/uart_tx/multiplexer_16_to_1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity multiplexer_16_to_1
# -- Compiling architecture Behavioral of multiplexer_16_to_1
# End time: 15:26:03 on Mar 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/external_components/uart_tx/half_adder.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:26:03 on Mar 02,2021
# vcom -reportprogress 300 -93 -work work C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/external_components/uart_tx/half_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity half_adder
# -- Compiling architecture Behavioral of half_adder
# End time: 15:26:03 on Mar 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/external_components/uart_tx/counter_4_bits.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:26:03 on Mar 02,2021
# vcom -reportprogress 300 -93 -work work C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/external_components/uart_tx/counter_4_bits.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity counter_4_bits
# -- Compiling architecture Behavioral of counter_4_bits
# End time: 15:26:03 on Mar 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/external_components/uart_tx/address_decoder.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:26:03 on Mar 02,2021
# vcom -reportprogress 300 -93 -work work C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/external_components/uart_tx/address_decoder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity address_decoder
# -- Compiling architecture Behavioral of address_decoder
# End time: 15:26:03 on Mar 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/external_components/IO_manager.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:26:03 on Mar 02,2021
# vcom -reportprogress 300 -93 -work work C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/external_components/IO_manager.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity IO_manager
# -- Compiling architecture Behavioral of IO_manager
# End time: 15:26:03 on Mar 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/state_flags/state_flags.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:26:03 on Mar 02,2021
# vcom -reportprogress 300 -93 -work work C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/state_flags/state_flags.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity state_flags
# -- Compiling architecture Behavioral of state_flags
# End time: 15:26:04 on Mar 02,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/register_file/x0_manager.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:26:04 on Mar 02,2021
# vcom -reportprogress 300 -93 -work work C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/register_file/x0_manager.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity x0_manager
# -- Compiling architecture Behavioral of x0_manager
# End time: 15:26:04 on Mar 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/register_file/register_file_unit.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:26:04 on Mar 02,2021
# vcom -reportprogress 300 -93 -work work C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/register_file/register_file_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity register_file_unit
# -- Compiling architecture Behavioral of register_file_unit
# End time: 15:26:04 on Mar 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/register_file/port_A_input_manager.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:26:04 on Mar 02,2021
# vcom -reportprogress 300 -93 -work work C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/register_file/port_A_input_manager.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity port_A_input_manager
# -- Compiling architecture Behavioral of port_A_input_manager
# End time: 15:26:04 on Mar 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/register_file/load_manager.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:26:04 on Mar 02,2021
# vcom -reportprogress 300 -93 -work work C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/register_file/load_manager.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity load_manager
# -- Compiling architecture Behavioral of load_manager
# End time: 15:26:04 on Mar 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/PC/PC_unit.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:26:04 on Mar 02,2021
# vcom -reportprogress 300 -93 -work work C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/PC/PC_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PC_unit
# -- Compiling architecture Behavioral of PC_unit
# End time: 15:26:04 on Mar 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/PC/multiplexer_32_to_16.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:26:05 on Mar 02,2021
# vcom -reportprogress 300 -93 -work work C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/PC/multiplexer_32_to_16.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity multiplexer_32_to_16
# -- Compiling architecture Behavioral of multiplexer_32_to_16
# End time: 15:26:05 on Mar 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/PC/incrementer_16_bits_by_4.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:26:05 on Mar 02,2021
# vcom -reportprogress 300 -93 -work work C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/PC/incrementer_16_bits_by_4.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity incrementer_16_bits_by_4
# -- Compiling architecture Behavioral of incrementer_16_bits_by_4
# End time: 15:26:05 on Mar 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/memory/ROM_unit.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:26:05 on Mar 02,2021
# vcom -reportprogress 300 -93 -work work C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/memory/ROM_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ROM_unit
# -- Compiling architecture Behavioral of ROM_unit
# End time: 15:26:05 on Mar 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/memory/RAM_unit.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:26:05 on Mar 02,2021
# vcom -reportprogress 300 -93 -work work C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/memory/RAM_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity RAM_unit
# -- Compiling architecture Behavioral of RAM_unit
# End time: 15:26:05 on Mar 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/memory/memory_manager.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:26:05 on Mar 02,2021
# vcom -reportprogress 300 -93 -work work C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/memory/memory_manager.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity memory_manager
# -- Compiling architecture Behavioral of memory_manager
# End time: 15:26:05 on Mar 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/internal_registers/temporary_register.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:26:05 on Mar 02,2021
# vcom -reportprogress 300 -93 -work work C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/internal_registers/temporary_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity temporary_register
# -- Compiling architecture Behavioral of temporary_register
# End time: 15:26:06 on Mar 02,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/decoder/registers_file_controler.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:26:06 on Mar 02,2021
# vcom -reportprogress 300 -93 -work work C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/decoder/registers_file_controler.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity registers_file_controler
# -- Compiling architecture Behavioral of registers_file_controler
# End time: 15:26:06 on Mar 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/decoder/memory_operations_controler.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:26:06 on Mar 02,2021
# vcom -reportprogress 300 -93 -work work C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/decoder/memory_operations_controler.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity memory_operations_controler
# -- Compiling architecture Behavioral of memory_operations_controler
# End time: 15:26:06 on Mar 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/decoder/instruction_type_decoder.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:26:06 on Mar 02,2021
# vcom -reportprogress 300 -93 -work work C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/decoder/instruction_type_decoder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity instruction_type_decoder
# -- Compiling architecture Behavioral of instruction_type_decoder
# End time: 15:26:06 on Mar 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/decoder/instruction_format_decoder.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:26:06 on Mar 02,2021
# vcom -reportprogress 300 -93 -work work C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/decoder/instruction_format_decoder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity instruction_format_decoder
# -- Compiling architecture Behavioral of instruction_format_decoder
# End time: 15:26:06 on Mar 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/decoder/immediate_generator.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:26:06 on Mar 02,2021
# vcom -reportprogress 300 -93 -work work C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/decoder/immediate_generator.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity immediate_generator
# -- Compiling architecture Behavioral of immediate_generator
# End time: 15:26:06 on Mar 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/decoder/decoder.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:26:06 on Mar 02,2021
# vcom -reportprogress 300 -93 -work work C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/decoder/decoder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity decoder
# -- Compiling architecture Behavioral of decoder
# End time: 15:26:07 on Mar 02,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/decoder/alu_opcode_feeder.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:26:07 on Mar 02,2021
# vcom -reportprogress 300 -93 -work work C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/decoder/alu_opcode_feeder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity alu_opcode_feeder
# -- Compiling architecture Behavioral of alu_opcode_feeder
# End time: 15:26:07 on Mar 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/shift_unit/shift_way_converter.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:26:07 on Mar 02,2021
# vcom -reportprogress 300 -93 -work work C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/shift_unit/shift_way_converter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity shift_way_converter
# -- Compiling architecture Behavioral of shift_way_converter
# End time: 15:26:07 on Mar 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/shift_unit/shift_unit.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:26:07 on Mar 02,2021
# vcom -reportprogress 300 -93 -work work C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/shift_unit/shift_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity shift_unit
# -- Compiling architecture Behavioral of shift_unit
# End time: 15:26:07 on Mar 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/shift_unit/multiplexer_row_b4.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:26:07 on Mar 02,2021
# vcom -reportprogress 300 -93 -work work C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/shift_unit/multiplexer_row_b4.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity multiplexer_row_b4
# -- Compiling architecture Behavioral of multiplexer_row_b4
# End time: 15:26:07 on Mar 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/shift_unit/multiplexer_row_b3.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:26:07 on Mar 02,2021
# vcom -reportprogress 300 -93 -work work C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/shift_unit/multiplexer_row_b3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity multiplexer_row_b3
# -- Compiling architecture Behavioral of multiplexer_row_b3
# End time: 15:26:07 on Mar 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/shift_unit/multiplexer_row_b2.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:26:07 on Mar 02,2021
# vcom -reportprogress 300 -93 -work work C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/shift_unit/multiplexer_row_b2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity multiplexer_row_b2
# -- Compiling architecture Behavioral of multiplexer_row_b2
# End time: 15:26:08 on Mar 02,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/shift_unit/multiplexer_row_b1.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:26:08 on Mar 02,2021
# vcom -reportprogress 300 -93 -work work C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/shift_unit/multiplexer_row_b1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity multiplexer_row_b1
# -- Compiling architecture Behavioral of multiplexer_row_b1
# End time: 15:26:08 on Mar 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/shift_unit/multiplexer_row_b0.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:26:08 on Mar 02,2021
# vcom -reportprogress 300 -93 -work work C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/shift_unit/multiplexer_row_b0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity multiplexer_row_b0
# -- Compiling architecture Behavioral of multiplexer_row_b0
# End time: 15:26:08 on Mar 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/shift_unit/multiplexer_2_to_1.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:26:08 on Mar 02,2021
# vcom -reportprogress 300 -93 -work work C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/shift_unit/multiplexer_2_to_1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity multiplexer_2_to_1
# -- Compiling architecture Behavioral of multiplexer_2_to_1
# End time: 15:26:08 on Mar 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/others/multiplexer_128_to_32.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:26:08 on Mar 02,2021
# vcom -reportprogress 300 -93 -work work C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/others/multiplexer_128_to_32.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity multiplexer_128_to_32
# -- Compiling architecture Behavioral of multiplexer_128_to_32
# End time: 15:26:08 on Mar 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/logic_unit/logic_unit.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:26:08 on Mar 02,2021
# vcom -reportprogress 300 -93 -work work C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/logic_unit/logic_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity logic_unit
# -- Compiling architecture Behavioral of logic_unit
# End time: 15:26:08 on Mar 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/logic_unit/logic_bloc_1_bit.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:26:08 on Mar 02,2021
# vcom -reportprogress 300 -93 -work work C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/logic_unit/logic_bloc_1_bit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity logic_bloc_1_bit
# -- Compiling architecture Behavioral of logic_bloc_1_bit
# End time: 15:26:09 on Mar 02,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/comparator_unit/multiplexer_block.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:26:09 on Mar 02,2021
# vcom -reportprogress 300 -93 -work work C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/comparator_unit/multiplexer_block.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity multiplexer_block
# -- Compiling architecture Behavioral of multiplexer_block
# End time: 15:26:09 on Mar 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/comparator_unit/multiplexer_4_to_1.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:26:09 on Mar 02,2021
# vcom -reportprogress 300 -93 -work work C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/comparator_unit/multiplexer_4_to_1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity multiplexer_4_to_1
# -- Compiling architecture Behavioral of multiplexer_4_to_1
# End time: 15:26:09 on Mar 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/comparator_unit/logic_block_signed.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:26:09 on Mar 02,2021
# vcom -reportprogress 300 -93 -work work C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/comparator_unit/logic_block_signed.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity logic_block_signed
# -- Compiling architecture Behavioral of logic_block_signed
# End time: 15:26:09 on Mar 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/comparator_unit/logic_block.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:26:09 on Mar 02,2021
# vcom -reportprogress 300 -93 -work work C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/comparator_unit/logic_block.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity logic_block
# -- Compiling architecture Behavioral of logic_block
# End time: 15:26:09 on Mar 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/comparator_unit/comparator_unit.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:26:09 on Mar 02,2021
# vcom -reportprogress 300 -93 -work work C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/comparator_unit/comparator_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity comparator_unit
# -- Compiling architecture Behavioral of comparator_unit
# End time: 15:26:10 on Mar 02,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/comparator_unit/block_2_bits_signed.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:26:10 on Mar 02,2021
# vcom -reportprogress 300 -93 -work work C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/comparator_unit/block_2_bits_signed.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity block_2_bits_signed
# -- Compiling architecture Behavioral of block_2_bits_signed
# End time: 15:26:10 on Mar 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/comparator_unit/block_2_bits.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:26:10 on Mar 02,2021
# vcom -reportprogress 300 -93 -work work C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/comparator_unit/block_2_bits.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity block_2_bits
# -- Compiling architecture Behavioral of block_2_bits
# End time: 15:26:10 on Mar 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/arithmetic_unit/upgraded_full_adder.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:26:10 on Mar 02,2021
# vcom -reportprogress 300 -93 -work work C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/arithmetic_unit/upgraded_full_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity upgraded_full_adder
# -- Compiling architecture Behavioral of upgraded_full_adder
# End time: 15:26:10 on Mar 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/arithmetic_unit/two_wide_carry_manager.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:26:10 on Mar 02,2021
# vcom -reportprogress 300 -93 -work work C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/arithmetic_unit/two_wide_carry_manager.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity two_wide_carry_manager
# -- Compiling architecture Behavioral of two_wide_carry_manager
# End time: 15:26:10 on Mar 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/arithmetic_unit/sub_converter.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:26:10 on Mar 02,2021
# vcom -reportprogress 300 -93 -work work C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/arithmetic_unit/sub_converter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sub_converter
# -- Compiling architecture Behavioral of sub_converter
# End time: 15:26:10 on Mar 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/arithmetic_unit/carry_generator.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:26:10 on Mar 02,2021
# vcom -reportprogress 300 -93 -work work C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/arithmetic_unit/carry_generator.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity carry_generator
# -- Compiling architecture Behavioral of carry_generator
# End time: 15:26:10 on Mar 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/arithmetic_unit/arithmetic_unit.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:26:11 on Mar 02,2021
# vcom -reportprogress 300 -93 -work work C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/arithmetic_unit/arithmetic_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity arithmetic_unit
# -- Compiling architecture Behavioral of arithmetic_unit
# End time: 15:26:11 on Mar 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/arithmetic_unit/adder_block_16_bits.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:26:11 on Mar 02,2021
# vcom -reportprogress 300 -93 -work work C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/arithmetic_unit/adder_block_16_bits.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity adder_block_16_bits
# -- Compiling architecture Behavioral of adder_block_16_bits
# End time: 15:26:11 on Mar 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/arithmetic_unit/adder_block_8_bits.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:26:11 on Mar 02,2021
# vcom -reportprogress 300 -93 -work work C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/arithmetic_unit/adder_block_8_bits.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity adder_block_8_bits
# -- Compiling architecture Behavioral of adder_block_8_bits
# End time: 15:26:11 on Mar 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/arithmetic_unit/adder_block_4_bits_serial.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:26:11 on Mar 02,2021
# vcom -reportprogress 300 -93 -work work C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/arithmetic_unit/adder_block_4_bits_serial.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity adder_block_4_bits_serial
# -- Compiling architecture Behavioral of adder_block_4_bits_serial
# End time: 15:26:11 on Mar 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/ALU_package.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:26:11 on Mar 02,2021
# vcom -reportprogress 300 -93 -work work C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/ALU_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ALU_package
# -- Compiling architecture Behavioral of ALU_package
# End time: 15:26:11 on Mar 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/ALU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:26:11 on Mar 02,2021
# vcom -reportprogress 300 -93 -work work C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ALU
# -- Compiling architecture Behavioral of ALU
# End time: 15:26:11 on Mar 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/CPU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:26:11 on Mar 02,2021
# vcom -reportprogress 300 -93 -work work C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/CPU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity CPU
# -- Compiling architecture Behavioral of CPU
# End time: 15:26:12 on Mar 02,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/FPGA_cyclone10lp/quartus_project_1/BRAMs/register_file_block.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:26:12 on Mar 02,2021
# vcom -reportprogress 300 -93 -work work C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/FPGA_cyclone10lp/quartus_project_1/BRAMs/register_file_block.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity register_file_block
# -- Compiling architecture SYN of register_file_block
# End time: 15:26:12 on Mar 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/FPGA_cyclone10lp/quartus_project_1/BRAMs/RAM_block.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:26:12 on Mar 02,2021
# vcom -reportprogress 300 -93 -work work C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/FPGA_cyclone10lp/quartus_project_1/BRAMs/RAM_block.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity RAM_block
# -- Compiling architecture SYN of ram_block
# End time: 15:26:12 on Mar 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/FPGA_cyclone10lp/quartus_project_1/BRAMs/ROM_block.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:26:12 on Mar 02,2021
# vcom -reportprogress 300 -93 -work work C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/FPGA_cyclone10lp/quartus_project_1/BRAMs/ROM_block.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity ROM_block
# -- Compiling architecture SYN of rom_block
# End time: 15:26:12 on Mar 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/FPGA_cyclone10lp/quartus_project_1/PLL/cpu_clock.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:26:12 on Mar 02,2021
# vcom -reportprogress 300 -93 -work work C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/FPGA_cyclone10lp/quartus_project_1/PLL/cpu_clock.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity cpu_clock
# -- Compiling architecture SYN of cpu_clock
# End time: 15:26:12 on Mar 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/FPGA_cyclone10lp/quartus_project_1/../../CPU/tb_CPU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:26:12 on Mar 02,2021
# vcom -reportprogress 300 -93 -work work C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/FPGA_cyclone10lp/quartus_project_1/../../CPU/tb_CPU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_CPU
# -- Compiling architecture test_bench of tb_CPU
# End time: 15:26:13 on Mar 02,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclone10lp -L rtl_work -L work -voptargs="+acc"  tb_CPU
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclone10lp -L rtl_work -L work -voptargs=""+acc"" tb_CPU 
# Start time: 15:26:13 on Mar 02,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_cpu(test_bench)
# Loading work.cpu(behavioral)
# Loading work.alu_package(behavioral)
# Loading work.alu_inputs_manager(behavioral)
# Loading work.alu(behavioral)
# Loading work.shift_unit(behavioral)
# Loading work.shift_way_converter(behavioral)
# Loading work.multiplexer_2_to_1(behavioral)
# Loading work.multiplexer_row_b0(behavioral)
# Loading work.multiplexer_row_b1(behavioral)
# Loading work.multiplexer_row_b2(behavioral)
# Loading work.multiplexer_row_b3(behavioral)
# Loading work.multiplexer_row_b4(behavioral)
# Loading work.logic_unit(behavioral)
# Loading work.logic_bloc_1_bit(behavioral)
# Loading work.arithmetic_unit(behavioral)
# Loading work.sub_converter(behavioral)
# Loading work.adder_block_16_bits(behavioral)
# Loading work.adder_block_8_bits(behavioral)
# Loading work.adder_block_4_bits_serial(behavioral)
# Loading work.upgraded_full_adder(behavioral)
# Loading work.carry_generator(behavioral)
# Loading work.two_wide_carry_manager(behavioral)
# Loading work.comparator_unit(behavioral)
# Loading work.block_2_bits(behavioral)
# Loading work.logic_block(behavioral)
# Loading work.multiplexer_block(behavioral)
# Loading work.block_2_bits_signed(behavioral)
# Loading work.logic_block_signed(behavioral)
# Loading work.multiplexer_4_to_1(behavioral)
# Loading work.multiplexer_128_to_32(behavioral)
# Loading work.pc_unit(behavioral)
# Loading work.incrementer_16_bits_by_4(behavioral)
# Loading work.half_adder(behavioral)
# Loading work.multiplexer_32_to_16(behavioral)
# Loading work.register_file_unit(behavioral)
# Loading work.port_a_input_manager(behavioral)
# Loading work.load_manager(behavioral)
# Loading work.x0_manager(behavioral)
# Loading altera_mf.altera_mf_components
# Loading work.register_file_block(syn)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)
# Loading work.state_flags(behavioral)
# Loading work.decoder(behavioral)
# Loading work.instruction_format_decoder(behavioral)
# Loading work.instruction_type_decoder(behavioral)
# Loading work.alu_opcode_feeder(behavioral)
# Loading work.immediate_generator(behavioral)
# Loading work.registers_file_controler(behavioral)
# Loading work.memory_operations_controler(behavioral)
# Loading work.memory_address_manager(behavioral)
# Loading work.memory_manager(behavioral)
# Loading work.rom_unit(behavioral)
# Loading work.rom_block(syn)
# Loading work.ram_unit(behavioral)
# Loading work.ram_block(syn)
# Loading work.io_manager(behavioral)
# Loading work.uart_tx(behavioral)
# Loading work.memory_clk_state_machine(behavioral)
# Loading work.counter_4_bits(behavioral)
# Loading work.address_decoder(behavioral)
# Loading work.multiplexer_16_to_1(behavioral)
# Loading work.temporary_register(behavioral)
# ** Warning: Design size of 13572 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 100 us
# ** Warning: Warning: READ_DURING_WRITE_MODE_MIXED_PORTS is assumed as OLD_DATA
#    Time: 0 ps  Iteration: 0  Instance: /tb_cpu/CPU_instance/memory_manager_instance/ROM_unit_instance/ROM_instance/altsyncram_component
# ** Warning: Warning: READ_DURING_WRITE_MODE_MIXED_PORTS is assumed as OLD_DATA
#    Time: 0 ps  Iteration: 0  Instance: /tb_cpu/CPU_instance/register_file_unit_instance/register_file_block_instance/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 2  Instance: /tb_cpu/CPU_instance/register_file_unit_instance/register_file_block_instance/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 10 ns  Iteration: 2  Instance: /tb_cpu/CPU_instance/register_file_unit_instance/register_file_block_instance/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 2  Instance: /tb_cpu/CPU_instance/register_file_unit_instance/register_file_block_instance/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 10 ns  Iteration: 2  Instance: /tb_cpu/CPU_instance/register_file_unit_instance/register_file_block_instance/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 2  Instance: /tb_cpu/CPU_instance/register_file_unit_instance/register_file_block_instance/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 10 ns  Iteration: 2  Instance: /tb_cpu/CPU_instance/register_file_unit_instance/register_file_block_instance/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 2  Instance: /tb_cpu/CPU_instance/register_file_unit_instance/register_file_block_instance/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 10 ns  Iteration: 2  Instance: /tb_cpu/CPU_instance/register_file_unit_instance/register_file_block_instance/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 2  Instance: /tb_cpu/CPU_instance/register_file_unit_instance/register_file_block_instance/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 10 ns  Iteration: 2  Instance: /tb_cpu/CPU_instance/register_file_unit_instance/register_file_block_instance/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 2  Instance: /tb_cpu/CPU_instance/register_file_unit_instance/register_file_block_instance/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 10 ns  Iteration: 2  Instance: /tb_cpu/CPU_instance/register_file_unit_instance/register_file_block_instance/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 30 ns  Iteration: 2  Instance: /tb_cpu/CPU_instance/register_file_unit_instance/register_file_block_instance/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 30 ns  Iteration: 2  Instance: /tb_cpu/CPU_instance/register_file_unit_instance/register_file_block_instance/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 30 ns  Iteration: 2  Instance: /tb_cpu/CPU_instance/register_file_unit_instance/register_file_block_instance/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 30 ns  Iteration: 2  Instance: /tb_cpu/CPU_instance/register_file_unit_instance/register_file_block_instance/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 30 ns  Iteration: 2  Instance: /tb_cpu/CPU_instance/register_file_unit_instance/register_file_block_instance/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 30 ns  Iteration: 2  Instance: /tb_cpu/CPU_instance/register_file_unit_instance/register_file_block_instance/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 30 ns  Iteration: 2  Instance: /tb_cpu/CPU_instance/register_file_unit_instance/register_file_block_instance/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 30 ns  Iteration: 2  Instance: /tb_cpu/CPU_instance/register_file_unit_instance/register_file_block_instance/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 30 ns  Iteration: 2  Instance: /tb_cpu/CPU_instance/register_file_unit_instance/register_file_block_instance/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 30 ns  Iteration: 2  Instance: /tb_cpu/CPU_instance/register_file_unit_instance/register_file_block_instance/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 30 ns  Iteration: 2  Instance: /tb_cpu/CPU_instance/register_file_unit_instance/register_file_block_instance/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 30 ns  Iteration: 2  Instance: /tb_cpu/CPU_instance/register_file_unit_instance/register_file_block_instance/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 30 ns  Iteration: 2  Instance: /tb_cpu/CPU_instance/memory_manager_instance/ROM_unit_instance/ROM_instance/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 30 ns  Iteration: 2  Instance: /tb_cpu/CPU_instance/memory_manager_instance/ROM_unit_instance/ROM_instance/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 30 ns  Iteration: 2  Instance: /tb_cpu/CPU_instance/memory_manager_instance/ROM_unit_instance/ROM_instance/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 30 ns  Iteration: 2  Instance: /tb_cpu/CPU_instance/memory_manager_instance/ROM_unit_instance/ROM_instance/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 30 ns  Iteration: 2  Instance: /tb_cpu/CPU_instance/memory_manager_instance/RAM_unit_instance/RAM_block_instance/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 30 ns  Iteration: 2  Instance: /tb_cpu/CPU_instance/memory_manager_instance/RAM_unit_instance/RAM_block_instance/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 30 ns  Iteration: 2  Instance: /tb_cpu/CPU_instance/memory_manager_instance/RAM_unit_instance/RAM_block_instance/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 30 ns  Iteration: 2  Instance: /tb_cpu/CPU_instance/memory_manager_instance/RAM_unit_instance/RAM_block_instance/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 30 ns  Iteration: 2  Instance: /tb_cpu/CPU_instance/memory_manager_instance/RAM_unit_instance/RAM_block_instance/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 30 ns  Iteration: 2  Instance: /tb_cpu/CPU_instance/memory_manager_instance/RAM_unit_instance/RAM_block_instance/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ns  Iteration: 2  Instance: /tb_cpu/CPU_instance/register_file_unit_instance/register_file_block_instance/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 50 ns  Iteration: 2  Instance: /tb_cpu/CPU_instance/register_file_unit_instance/register_file_block_instance/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ns  Iteration: 2  Instance: /tb_cpu/CPU_instance/register_file_unit_instance/register_file_block_instance/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 50 ns  Iteration: 2  Instance: /tb_cpu/CPU_instance/register_file_unit_instance/register_file_block_instance/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ns  Iteration: 2  Instance: /tb_cpu/CPU_instance/register_file_unit_instance/register_file_block_instance/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 50 ns  Iteration: 2  Instance: /tb_cpu/CPU_instance/register_file_unit_instance/register_file_block_instance/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ns  Iteration: 2  Instance: /tb_cpu/CPU_instance/register_file_unit_instance/register_file_block_instance/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 50 ns  Iteration: 2  Instance: /tb_cpu/CPU_instance/register_file_unit_instance/register_file_block_instance/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ns  Iteration: 2  Instance: /tb_cpu/CPU_instance/register_file_unit_instance/register_file_block_instance/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 50 ns  Iteration: 2  Instance: /tb_cpu/CPU_instance/register_file_unit_instance/register_file_block_instance/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ns  Iteration: 2  Instance: /tb_cpu/CPU_instance/register_file_unit_instance/register_file_block_instance/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 50 ns  Iteration: 2  Instance: /tb_cpu/CPU_instance/register_file_unit_instance/register_file_block_instance/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ns  Iteration: 2  Instance: /tb_cpu/CPU_instance/memory_manager_instance/ROM_unit_instance/ROM_instance/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 50 ns  Iteration: 2  Instance: /tb_cpu/CPU_instance/memory_manager_instance/ROM_unit_instance/ROM_instance/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ns  Iteration: 2  Instance: /tb_cpu/CPU_instance/memory_manager_instance/RAM_unit_instance/RAM_block_instance/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 50 ns  Iteration: 2  Instance: /tb_cpu/CPU_instance/memory_manager_instance/RAM_unit_instance/RAM_block_instance/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ns  Iteration: 2  Instance: /tb_cpu/CPU_instance/memory_manager_instance/RAM_unit_instance/RAM_block_instance/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 50 ns  Iteration: 2  Instance: /tb_cpu/CPU_instance/memory_manager_instance/RAM_unit_instance/RAM_block_instance/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ns  Iteration: 2  Instance: /tb_cpu/CPU_instance/memory_manager_instance/RAM_unit_instance/RAM_block_instance/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 50 ns  Iteration: 2  Instance: /tb_cpu/CPU_instance/memory_manager_instance/RAM_unit_instance/RAM_block_instance/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 70 ns  Iteration: 2  Instance: /tb_cpu/CPU_instance/register_file_unit_instance/register_file_block_instance/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 70 ns  Iteration: 2  Instance: /tb_cpu/CPU_instance/register_file_unit_instance/register_file_block_instance/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 70 ns  Iteration: 2  Instance: /tb_cpu/CPU_instance/register_file_unit_instance/register_file_block_instance/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 70 ns  Iteration: 2  Instance: /tb_cpu/CPU_instance/register_file_unit_instance/register_file_block_instance/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 70 ns  Iteration: 2  Instance: /tb_cpu/CPU_instance/register_file_unit_instance/register_file_block_instance/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 70 ns  Iteration: 2  Instance: /tb_cpu/CPU_instance/register_file_unit_instance/register_file_block_instance/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 70 ns  Iteration: 2  Instance: /tb_cpu/CPU_instance/register_file_unit_instance/register_file_block_instance/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 70 ns  Iteration: 2  Instance: /tb_cpu/CPU_instance/register_file_unit_instance/register_file_block_instance/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 70 ns  Iteration: 2  Instance: /tb_cpu/CPU_instance/register_file_unit_instance/register_file_block_instance/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 70 ns  Iteration: 2  Instance: /tb_cpu/CPU_instance/register_file_unit_instance/register_file_block_instance/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 70 ns  Iteration: 2  Instance: /tb_cpu/CPU_instance/memory_manager_instance/ROM_unit_instance/ROM_instance/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 70 ns  Iteration: 2  Instance: /tb_cpu/CPU_instance/memory_manager_instance/ROM_unit_instance/ROM_instance/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 70 ns  Iteration: 2  Instance: /tb_cpu/CPU_instance/memory_manager_instance/RAM_unit_instance/RAM_block_instance/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 70 ns  Iteration: 2  Instance: /tb_cpu/CPU_instance/memory_manager_instance/RAM_unit_instance/RAM_block_instance/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 70 ns  Iteration: 2  Instance: /tb_cpu/CPU_instance/memory_manager_instance/RAM_unit_instance/RAM_block_instance/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 70 ns  Iteration: 2  Instance: /tb_cpu/CPU_instance/memory_manager_instance/RAM_unit_instance/RAM_block_instance/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 70 ns  Iteration: 2  Instance: /tb_cpu/CPU_instance/memory_manager_instance/RAM_unit_instance/RAM_block_instance/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 70 ns  Iteration: 2  Instance: /tb_cpu/CPU_instance/memory_manager_instance/RAM_unit_instance/RAM_block_instance/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 90 ns  Iteration: 2  Instance: /tb_cpu/CPU_instance/register_file_unit_instance/register_file_block_instance/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 90 ns  Iteration: 2  Instance: /tb_cpu/CPU_instance/register_file_unit_instance/register_file_block_instance/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 90 ns  Iteration: 2  Instance: /tb_cpu/CPU_instance/register_file_unit_instance/register_file_block_instance/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 90 ns  Iteration: 2  Instance: /tb_cpu/CPU_instance/register_file_unit_instance/register_file_block_instance/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 90 ns  Iteration: 2  Instance: /tb_cpu/CPU_instance/register_file_unit_instance/register_file_block_instance/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 90 ns  Iteration: 2  Instance: /tb_cpu/CPU_instance/register_file_unit_instance/register_file_block_instance/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 90 ns  Iteration: 2  Instance: /tb_cpu/CPU_instance/register_file_unit_instance/register_file_block_instance/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 90 ns  Iteration: 2  Instance: /tb_cpu/CPU_instance/register_file_unit_instance/register_file_block_instance/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 90 ns  Iteration: 2  Instance: /tb_cpu/CPU_instance/register_file_unit_instance/register_file_block_instance/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 90 ns  Iteration: 2  Instance: /tb_cpu/CPU_instance/register_file_unit_instance/register_file_block_instance/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 90 ns  Iteration: 2  Instance: /tb_cpu/CPU_instance/memory_manager_instance/ROM_unit_instance/ROM_instance/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 90 ns  Iteration: 2  Instance: /tb_cpu/CPU_instance/memory_manager_instance/ROM_unit_instance/ROM_instance/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 90 ns  Iteration: 2  Instance: /tb_cpu/CPU_instance/memory_manager_instance/RAM_unit_instance/RAM_block_instance/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 90 ns  Iteration: 2  Instance: /tb_cpu/CPU_instance/memory_manager_instance/RAM_unit_instance/RAM_block_instance/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 90 ns  Iteration: 2  Instance: /tb_cpu/CPU_instance/memory_manager_instance/RAM_unit_instance/RAM_block_instance/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 90 ns  Iteration: 2  Instance: /tb_cpu/CPU_instance/memory_manager_instance/RAM_unit_instance/RAM_block_instance/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 90 ns  Iteration: 2  Instance: /tb_cpu/CPU_instance/memory_manager_instance/RAM_unit_instance/RAM_block_instance/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 90 ns  Iteration: 2  Instance: /tb_cpu/CPU_instance/memory_manager_instance/RAM_unit_instance/RAM_block_instance/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 110 ns  Iteration: 2  Instance: /tb_cpu/CPU_instance/register_file_unit_instance/register_file_block_instance/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 110 ns  Iteration: 2  Instance: /tb_cpu/CPU_instance/register_file_unit_instance/register_file_block_instance/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 110 ns  Iteration: 2  Instance: /tb_cpu/CPU_instance/register_file_unit_instance/register_file_block_instance/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 110 ns  Iteration: 2  Instance: /tb_cpu/CPU_instance/register_file_unit_instance/register_file_block_instance/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 110 ns  Iteration: 2  Instance: /tb_cpu/CPU_instance/register_file_unit_instance/register_file_block_instance/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 110 ns  Iteration: 2  Instance: /tb_cpu/CPU_instance/register_file_unit_instance/register_file_block_instance/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 110 ns  Iteration: 2  Instance: /tb_cpu/CPU_instance/register_file_unit_instance/register_file_block_instance/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 110 ns  Iteration: 2  Instance: /tb_cpu/CPU_instance/register_file_unit_instance/register_file_block_instance/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 110 ns  Iteration: 2  Instance: /tb_cpu/CPU_instance/register_file_unit_instance/register_file_block_instance/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 110 ns  Iteration: 2  Instance: /tb_cpu/CPU_instance/register_file_unit_instance/register_file_block_instance/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 110 ns  Iteration: 2  Instance: /tb_cpu/CPU_instance/memory_manager_instance/ROM_unit_instance/ROM_instance/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 110 ns  Iteration: 2  Instance: /tb_cpu/CPU_instance/memory_manager_instance/ROM_unit_instance/ROM_instance/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 110 ns  Iteration: 2  Instance: /tb_cpu/CPU_instance/memory_manager_instance/RAM_unit_instance/RAM_block_instance/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 110 ns  Iteration: 2  Instance: /tb_cpu/CPU_instance/memory_manager_instance/RAM_unit_instance/RAM_block_instance/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 110 ns  Iteration: 2  Instance: /tb_cpu/CPU_instance/memory_manager_instance/RAM_unit_instance/RAM_block_instance/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 110 ns  Iteration: 2  Instance: /tb_cpu/CPU_instance/memory_manager_instance/RAM_unit_instance/RAM_block_instance/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 110 ns  Iteration: 2  Instance: /tb_cpu/CPU_instance/memory_manager_instance/RAM_unit_instance/RAM_block_instance/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 110 ns  Iteration: 2  Instance: /tb_cpu/CPU_instance/memory_manager_instance/RAM_unit_instance/RAM_block_instance/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 130 ns  Iteration: 2  Instance: /tb_cpu/CPU_instance/memory_manager_instance/ROM_unit_instance/ROM_instance/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 130 ns  Iteration: 2  Instance: /tb_cpu/CPU_instance/memory_manager_instance/ROM_unit_instance/ROM_instance/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 130 ns  Iteration: 2  Instance: /tb_cpu/CPU_instance/memory_manager_instance/RAM_unit_instance/RAM_block_instance/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 130 ns  Iteration: 2  Instance: /tb_cpu/CPU_instance/memory_manager_instance/RAM_unit_instance/RAM_block_instance/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 130 ns  Iteration: 2  Instance: /tb_cpu/CPU_instance/memory_manager_instance/RAM_unit_instance/RAM_block_instance/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 130 ns  Iteration: 2  Instance: /tb_cpu/CPU_instance/memory_manager_instance/RAM_unit_instance/RAM_block_instance/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 130 ns  Iteration: 2  Instance: /tb_cpu/CPU_instance/memory_manager_instance/RAM_unit_instance/RAM_block_instance/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 130 ns  Iteration: 2  Instance: /tb_cpu/CPU_instance/memory_manager_instance/RAM_unit_instance/RAM_block_instance/altsyncram_component
# End time: 15:28:43 on Mar 02,2021, Elapsed time: 0:02:30
# Errors: 0, Warnings: 119
