<dec f='llvm/llvm/lib/Target/AMDGPU/R600InstrInfo.h' l='295' type='int llvm::R600InstrInfo::getOperandIdx(unsigned int Opcode, unsigned int Op) const'/>
<doc f='llvm/llvm/lib/Target/AMDGPU/R600InstrInfo.h' l='292'>/// Get the index of \p Op for the given Opcode.
  ///
  /// \returns -1 if the Instruction does not contain the specified \p Op.</doc>
<use f='llvm/llvm/lib/Target/AMDGPU/R600ClauseMergePass.cpp' l='78' u='c' c='_ZNK12_GLOBAL__N_119R600ClauseMergePass12getCFAluSizeERKN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600ClauseMergePass.cpp' l='85' u='c' c='_ZNK12_GLOBAL__N_119R600ClauseMergePass14isCFAluEnabledERKN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600ClauseMergePass.cpp' l='91' u='c' c='_ZNK12_GLOBAL__N_119R600ClauseMergePass27cleanPotentialDisabledCFAluERN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600ClauseMergePass.cpp' l='110' u='c' c='_ZNK12_GLOBAL__N_119R600ClauseMergePass15mergeIfPossibleERN4llvm12MachineInstrERKS2_'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600ClauseMergePass.cpp' l='122' u='c' c='_ZNK12_GLOBAL__N_119R600ClauseMergePass15mergeIfPossibleERN4llvm12MachineInstrERKS2_'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600ClauseMergePass.cpp' l='124' u='c' c='_ZNK12_GLOBAL__N_119R600ClauseMergePass15mergeIfPossibleERN4llvm12MachineInstrERKS2_'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600ClauseMergePass.cpp' l='126' u='c' c='_ZNK12_GLOBAL__N_119R600ClauseMergePass15mergeIfPossibleERN4llvm12MachineInstrERKS2_'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600ClauseMergePass.cpp' l='138' u='c' c='_ZNK12_GLOBAL__N_119R600ClauseMergePass15mergeIfPossibleERN4llvm12MachineInstrERKS2_'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600ClauseMergePass.cpp' l='140' u='c' c='_ZNK12_GLOBAL__N_119R600ClauseMergePass15mergeIfPossibleERN4llvm12MachineInstrERKS2_'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600ClauseMergePass.cpp' l='142' u='c' c='_ZNK12_GLOBAL__N_119R600ClauseMergePass15mergeIfPossibleERN4llvm12MachineInstrERKS2_'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600ControlFlowFinalizer.cpp' l='348' u='c' c='_ZNK12_GLOBAL__N_124R600ControlFlowFinalizer10getLiteralERN4llvm12MachineInstrERSt6vectorIPNS1_14MachineOperandESaIS6_EE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600ExpandSpecialInstrs.cpp' l='86' u='c' c='_ZN12_GLOBAL__N_127R600ExpandSpecialInstrsPass20runOnMachineFunctionERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600ExpandSpecialInstrs.cpp' l='92' u='c' c='_ZN12_GLOBAL__N_127R600ExpandSpecialInstrsPass20runOnMachineFunctionERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600ExpandSpecialInstrs.cpp' l='94' u='c' c='_ZN12_GLOBAL__N_127R600ExpandSpecialInstrsPass20runOnMachineFunctionERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600ExpandSpecialInstrs.cpp' l='147' u='c' c='_ZN12_GLOBAL__N_127R600ExpandSpecialInstrsPass20runOnMachineFunctionERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600ExpandSpecialInstrs.cpp' l='150' u='c' c='_ZN12_GLOBAL__N_127R600ExpandSpecialInstrsPass20runOnMachineFunctionERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600ISelLowering.cpp' l='276' u='c' c='_ZNK4llvm18R600TargetLowering27EmitInstrWithCustomInserterERNS_12MachineInstrEPNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600ISelLowering.cpp' l='2070' u='c' c='_ZNK4llvm18R600TargetLowering11FoldOperandEPNS_6SDNodeEjRNS_7SDValueES4_S4_S4_S4_RNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600ISelLowering.cpp' l='2081' u='c' c='_ZNK4llvm18R600TargetLowering11FoldOperandEPNS_6SDNodeEjRNS_7SDValueES4_S4_S4_S4_RNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600ISelLowering.cpp' l='2082' u='c' c='_ZNK4llvm18R600TargetLowering11FoldOperandEPNS_6SDNodeEjRNS_7SDValueES4_S4_S4_S4_RNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600ISelLowering.cpp' l='2083' u='c' c='_ZNK4llvm18R600TargetLowering11FoldOperandEPNS_6SDNodeEjRNS_7SDValueES4_S4_S4_S4_RNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600ISelLowering.cpp' l='2084' u='c' c='_ZNK4llvm18R600TargetLowering11FoldOperandEPNS_6SDNodeEjRNS_7SDValueES4_S4_S4_S4_RNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600ISelLowering.cpp' l='2085' u='c' c='_ZNK4llvm18R600TargetLowering11FoldOperandEPNS_6SDNodeEjRNS_7SDValueES4_S4_S4_S4_RNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600ISelLowering.cpp' l='2086' u='c' c='_ZNK4llvm18R600TargetLowering11FoldOperandEPNS_6SDNodeEjRNS_7SDValueES4_S4_S4_S4_RNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600ISelLowering.cpp' l='2087' u='c' c='_ZNK4llvm18R600TargetLowering11FoldOperandEPNS_6SDNodeEjRNS_7SDValueES4_S4_S4_S4_RNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600ISelLowering.cpp' l='2088' u='c' c='_ZNK4llvm18R600TargetLowering11FoldOperandEPNS_6SDNodeEjRNS_7SDValueES4_S4_S4_S4_RNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600ISelLowering.cpp' l='2089' u='c' c='_ZNK4llvm18R600TargetLowering11FoldOperandEPNS_6SDNodeEjRNS_7SDValueES4_S4_S4_S4_RNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600ISelLowering.cpp' l='2090' u='c' c='_ZNK4llvm18R600TargetLowering11FoldOperandEPNS_6SDNodeEjRNS_7SDValueES4_S4_S4_S4_RNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600ISelLowering.cpp' l='2091' u='c' c='_ZNK4llvm18R600TargetLowering11FoldOperandEPNS_6SDNodeEjRNS_7SDValueES4_S4_S4_S4_RNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600ISelLowering.cpp' l='2191' u='c' c='_ZNK4llvm18R600TargetLowering15PostISelFoldingEPNS_13MachineSDNodeERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600ISelLowering.cpp' l='2192' u='c' c='_ZNK4llvm18R600TargetLowering15PostISelFoldingEPNS_13MachineSDNodeERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600ISelLowering.cpp' l='2193' u='c' c='_ZNK4llvm18R600TargetLowering15PostISelFoldingEPNS_13MachineSDNodeERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600ISelLowering.cpp' l='2194' u='c' c='_ZNK4llvm18R600TargetLowering15PostISelFoldingEPNS_13MachineSDNodeERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600ISelLowering.cpp' l='2195' u='c' c='_ZNK4llvm18R600TargetLowering15PostISelFoldingEPNS_13MachineSDNodeERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600ISelLowering.cpp' l='2196' u='c' c='_ZNK4llvm18R600TargetLowering15PostISelFoldingEPNS_13MachineSDNodeERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600ISelLowering.cpp' l='2197' u='c' c='_ZNK4llvm18R600TargetLowering15PostISelFoldingEPNS_13MachineSDNodeERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600ISelLowering.cpp' l='2198' u='c' c='_ZNK4llvm18R600TargetLowering15PostISelFoldingEPNS_13MachineSDNodeERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600ISelLowering.cpp' l='2201' u='c' c='_ZNK4llvm18R600TargetLowering15PostISelFoldingEPNS_13MachineSDNodeERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600ISelLowering.cpp' l='2202' u='c' c='_ZNK4llvm18R600TargetLowering15PostISelFoldingEPNS_13MachineSDNodeERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600ISelLowering.cpp' l='2203' u='c' c='_ZNK4llvm18R600TargetLowering15PostISelFoldingEPNS_13MachineSDNodeERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600ISelLowering.cpp' l='2204' u='c' c='_ZNK4llvm18R600TargetLowering15PostISelFoldingEPNS_13MachineSDNodeERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600ISelLowering.cpp' l='2205' u='c' c='_ZNK4llvm18R600TargetLowering15PostISelFoldingEPNS_13MachineSDNodeERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600ISelLowering.cpp' l='2206' u='c' c='_ZNK4llvm18R600TargetLowering15PostISelFoldingEPNS_13MachineSDNodeERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600ISelLowering.cpp' l='2207' u='c' c='_ZNK4llvm18R600TargetLowering15PostISelFoldingEPNS_13MachineSDNodeERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600ISelLowering.cpp' l='2208' u='c' c='_ZNK4llvm18R600TargetLowering15PostISelFoldingEPNS_13MachineSDNodeERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600ISelLowering.cpp' l='2211' u='c' c='_ZNK4llvm18R600TargetLowering15PostISelFoldingEPNS_13MachineSDNodeERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600ISelLowering.cpp' l='2212' u='c' c='_ZNK4llvm18R600TargetLowering15PostISelFoldingEPNS_13MachineSDNodeERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600ISelLowering.cpp' l='2213' u='c' c='_ZNK4llvm18R600TargetLowering15PostISelFoldingEPNS_13MachineSDNodeERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600ISelLowering.cpp' l='2214' u='c' c='_ZNK4llvm18R600TargetLowering15PostISelFoldingEPNS_13MachineSDNodeERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600ISelLowering.cpp' l='2215' u='c' c='_ZNK4llvm18R600TargetLowering15PostISelFoldingEPNS_13MachineSDNodeERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600ISelLowering.cpp' l='2216' u='c' c='_ZNK4llvm18R600TargetLowering15PostISelFoldingEPNS_13MachineSDNodeERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600ISelLowering.cpp' l='2217' u='c' c='_ZNK4llvm18R600TargetLowering15PostISelFoldingEPNS_13MachineSDNodeERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600ISelLowering.cpp' l='2218' u='c' c='_ZNK4llvm18R600TargetLowering15PostISelFoldingEPNS_13MachineSDNodeERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600ISelLowering.cpp' l='2226' u='c' c='_ZNK4llvm18R600TargetLowering15PostISelFoldingEPNS_13MachineSDNodeERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600ISelLowering.cpp' l='2244' u='c' c='_ZNK4llvm18R600TargetLowering15PostISelFoldingEPNS_13MachineSDNodeERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600ISelLowering.cpp' l='2245' u='c' c='_ZNK4llvm18R600TargetLowering15PostISelFoldingEPNS_13MachineSDNodeERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600ISelLowering.cpp' l='2246' u='c' c='_ZNK4llvm18R600TargetLowering15PostISelFoldingEPNS_13MachineSDNodeERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600ISelLowering.cpp' l='2249' u='c' c='_ZNK4llvm18R600TargetLowering15PostISelFoldingEPNS_13MachineSDNodeERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600ISelLowering.cpp' l='2250' u='c' c='_ZNK4llvm18R600TargetLowering15PostISelFoldingEPNS_13MachineSDNodeERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600ISelLowering.cpp' l='2251' u='c' c='_ZNK4llvm18R600TargetLowering15PostISelFoldingEPNS_13MachineSDNodeERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600ISelLowering.cpp' l='2254' u='c' c='_ZNK4llvm18R600TargetLowering15PostISelFoldingEPNS_13MachineSDNodeERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600ISelLowering.cpp' l='2255' u='c' c='_ZNK4llvm18R600TargetLowering15PostISelFoldingEPNS_13MachineSDNodeERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600ISelLowering.cpp' l='2265' u='c' c='_ZNK4llvm18R600TargetLowering15PostISelFoldingEPNS_13MachineSDNodeERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600ISelLowering.cpp' l='2267' u='c' c='_ZNK4llvm18R600TargetLowering15PostISelFoldingEPNS_13MachineSDNodeERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600InstrInfo.cpp' l='133' u='c' c='_ZNK4llvm13R600InstrInfo13isLDSRetInstrEj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600InstrInfo.cpp' l='247' u='c' c='_ZNK4llvm13R600InstrInfo9getSelIdxEjj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600InstrInfo.cpp' l='248' u='c' c='_ZNK4llvm13R600InstrInfo9getSelIdxEjj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600InstrInfo.cpp' l='272' u='c' c='_ZNK4llvm13R600InstrInfo7getSrcsERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600InstrInfo.cpp' l='276' u='c' c='_ZNK4llvm13R600InstrInfo7getSrcsERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600InstrInfo.cpp' l='292' u='c' c='_ZNK4llvm13R600InstrInfo7getSrcsERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600InstrInfo.cpp' l='299' u='c' c='_ZNK4llvm13R600InstrInfo7getSrcsERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600InstrInfo.cpp' l='305' u='c' c='_ZNK4llvm13R600InstrInfo7getSrcsERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600InstrInfo.cpp' l='525' u='c' c='_ZNK4llvm13R600InstrInfo23fitsReadPortLimitationsERKSt6vectorIPNS_12MachineInstrESaIS3_EERKNS_8DenseMapIjjNS_12DenseMapInfoIjEENS_6detail12DenseMapPai10903422'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600InstrInfo.cpp' l='1305' u='c' c='_ZNK4llvm13R600InstrInfo28buildSlotOfVectorInstructionERNS_17MachineBasicBlockEPNS_12MachineInstrEjj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600InstrInfo.cpp' l='1307' u='c' c='_ZNK4llvm13R600InstrInfo28buildSlotOfVectorInstructionERNS_17MachineBasicBlockEPNS_12MachineInstrEjj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600InstrInfo.cpp' l='1327' u='c' c='_ZNK4llvm13R600InstrInfo28buildSlotOfVectorInstructionERNS_17MachineBasicBlockEPNS_12MachineInstrEjj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600InstrInfo.cpp' l='1329' u='c' c='_ZNK4llvm13R600InstrInfo28buildSlotOfVectorInstructionERNS_17MachineBasicBlockEPNS_12MachineInstrEjj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600InstrInfo.cpp' l='1334' u='c' c='_ZNK4llvm13R600InstrInfo28buildSlotOfVectorInstructionERNS_17MachineBasicBlockEPNS_12MachineInstrEjj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600InstrInfo.cpp' l='1359' u='c' c='_ZNK4llvm13R600InstrInfo13getOperandIdxERKNS_12MachineInstrEj'/>
<def f='llvm/llvm/lib/Target/AMDGPU/R600InstrInfo.cpp' l='1362' ll='1364' type='int llvm::R600InstrInfo::getOperandIdx(unsigned int Opcode, unsigned int Op) const'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600MachineScheduler.cpp' l='351' u='c' c='_ZN4llvm17R600SchedStrategy10AssignSlotEPNS_12MachineInstrEj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600Packetizer.cpp' l='81' u='c' c='_ZNK12_GLOBAL__N_118R600PacketizerList17getPreviousVectorEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600Packetizer.cpp' l='84' u='c' c='_ZNK12_GLOBAL__N_118R600PacketizerList17getPreviousVectorEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600Packetizer.cpp' l='131' u='c' c='_ZNK12_GLOBAL__N_118R600PacketizerList12substitutePVERN4llvm12MachineInstrERKNS1_8DenseMapIjjNS1_12DenseMapInfoIjEENS1_6detail12DenseMapPairIjjEEEE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600Packetizer.cpp' l='182' u='c' c='_ZN12_GLOBAL__N_118R600PacketizerList26isLegalToPacketizeTogetherEPN4llvm5SUnitES3_'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600Packetizer.cpp' l='183' u='c' c='_ZN12_GLOBAL__N_118R600PacketizerList26isLegalToPacketizeTogetherEPN4llvm5SUnitES3_'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600Packetizer.cpp' l='217' u='c' c='_ZNK12_GLOBAL__N_118R600PacketizerList12setIsLastBitEPN4llvm12MachineInstrEj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600Packetizer.cpp' l='297' u='c' c='_ZN12_GLOBAL__N_118R600PacketizerList11addToPacketERN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600Packetizer.cpp' l='302' u='c' c='_ZN12_GLOBAL__N_118R600PacketizerList11addToPacketERN4llvm12MachineInstrE'/>
