0 1 1 heretofore
1 2 2 ,
2 3 13 the
3 4 14 outside
4 5 12 from
5 6 11 supplied
6 7 8 a
7 8 9 clock
8 9 10 signal
9 10 7 of
10 11 3 a
11 12 4 frequency
12 13 5 multiplied
13 14 6 signal
14 15 19 a
15 16 20 phase-locked
16 17 21 loop
17 18 22 (
18 19 23 hereafter
19 20 27 pll
20 21 26 as
21 22 25 to
22 23 24 referred
23 24 28 )
24 25 29 circuit
25 26 18 using
26 27 17 by
27 28 15 is
28 29 16 generated
29 30 30 . 1.53074564386
30
0 31 1 heretofore
31 32 2 ,
32 33 13 the
33 34 14 outside
34 35 12 from
35 36 11 supplied
36 37 8 a
37 38 9 clock
38 39 10 signal
39 40 7 of
40 41 3 a
41 42 4 frequency
42 43 5 multiplied
43 44 6 signal
44 45 15 is
45 46 19 a
46 47 20 phase-locked
47 48 21 loop
48 49 22 (
49 50 23 hereafter
50 51 27 pll
51 52 26 as
52 53 25 to
53 54 24 referred
54 55 28 )
55 56 29 circuit
56 57 18 using
57 58 17 by
58 59 16 generated
59 60 30 . 0.289633292583
60
0 61 1 heretofore
61 62 2 ,
62 63 13 the
63 64 14 outside
64 65 12 from
65 66 11 supplied
66 67 8 a
67 68 9 clock
68 69 10 signal
69 70 7 of
70 71 3 a
71 72 4 frequency
72 73 5 multiplied
73 74 6 signal
74 75 19 a
75 76 20 phase-locked
76 77 21 loop
77 78 22 (
78 79 23 hereafter
79 80 27 pll
80 81 26 as
81 82 25 to
82 83 24 referred
83 84 28 )
84 85 29 circuit
85 86 18 using
86 87 15 is
87 88 17 by
88 89 16 generated
89 90 30 . 5.1416635565
90
0 91 1 heretofore
91 92 2 ,
92 93 13 the
93 94 14 outside
94 95 12 from
95 96 11 supplied
96 97 8 a
97 98 9 clock
98 99 10 signal
99 100 3 a
100 101 4 frequency
101 102 7 of
102 103 5 multiplied
103 104 6 signal
104 105 15 is
105 106 19 a
106 107 20 phase-locked
107 108 21 loop
108 109 22 (
109 110 23 hereafter
110 111 27 pll
111 112 26 as
112 113 25 to
113 114 24 referred
114 115 28 )
115 116 29 circuit
116 117 18 using
117 118 17 by
118 119 16 generated
119 120 30 . 4.44851637595
120
0 121 1 heretofore
121 122 2 ,
122 123 3 a
123 124 13 the
124 125 14 outside
125 126 12 from
126 127 11 supplied
127 128 8 a
128 129 9 clock
129 130 10 signal
130 131 7 of
131 132 4 frequency
132 133 5 multiplied
133 134 6 signal
134 135 15 is
135 136 19 a
136 137 20 phase-locked
137 138 21 loop
138 139 22 (
139 140 23 hereafter
140 141 27 pll
141 142 26 as
142 143 25 to
143 144 24 referred
144 145 28 )
145 146 29 circuit
146 147 18 using
147 148 17 by
148 149 16 generated
149 150 30 . 4.04305126784
150
