(kicad_sch
	(version 20250114)
	(generator "eeschema")
	(generator_version "9.0")
	(uuid "0ff508fd-18da-4ab7-9844-3c8a28c2587e")
	(paper "A4")
	(title_block
		(title "IV-6 VFD Clock")
		(date "2025-07-01")
		(rev "MkII")
		(company "ADBeta")
	)
	(lib_symbols)
	(text "Multi-Board project.\nEach Schematic represents a single PCB, each PCB will be seperated in the\nPCB File.\n\nThis Root Page gives an overview of interconnections and flow control\nbetween Boards"
		(exclude_from_sim no)
		(at 144.78 30.48 0)
		(effects
			(font
				(size 3 3)
			)
		)
		(uuid "5ab29709-7247-4f88-ba9d-38cb8f4a43cc")
	)
	(no_connect
		(at 104.14 158.75)
		(uuid "e739a248-d511-4679-b92e-98ad52d4151a")
	)
	(sheet
		(at 60.325 102.235)
		(size 43.18 20.32)
		(exclude_from_sim no)
		(in_bom yes)
		(on_board yes)
		(dnp no)
		(fields_autoplaced yes)
		(stroke
			(width 0)
			(type solid)
		)
		(fill
			(color 0 0 0 0.0000)
		)
		(uuid "00000000-0000-0000-0000-0000619970a4")
		(property "Sheetname" "PowerControl"
			(at 60.325 101.5234 0)
			(effects
				(font
					(size 1.27 1.27)
				)
				(justify left bottom)
			)
		)
		(property "Sheetfile" "PowerControl.kicad_sch"
			(at 60.325 123.1396 0)
			(effects
				(font
					(size 1.27 1.27)
				)
				(justify left top)
			)
		)
		(instances
			(project "IV-6_VFD_Clock"
				(path "/0ff508fd-18da-4ab7-9844-3c8a28c2587e"
					(page "4")
				)
			)
		)
	)
	(sheet
		(at 107.95 129.54)
		(size 43.18 20.32)
		(exclude_from_sim no)
		(in_bom yes)
		(on_board yes)
		(dnp no)
		(fields_autoplaced yes)
		(stroke
			(width 0)
			(type solid)
		)
		(fill
			(color 0 0 0 0.0000)
		)
		(uuid "00000000-0000-0000-0000-000061998834")
		(property "Sheetname" "DisplayControl"
			(at 107.95 128.8284 0)
			(effects
				(font
					(size 1.27 1.27)
				)
				(justify left bottom)
			)
		)
		(property "Sheetfile" "DisplayControl.kicad_sch"
			(at 107.95 150.4446 0)
			(effects
				(font
					(size 1.27 1.27)
				)
				(justify left top)
			)
		)
		(instances
			(project "IV-6_VFD_Clock"
				(path "/0ff508fd-18da-4ab7-9844-3c8a28c2587e"
					(page "3")
				)
			)
		)
	)
	(sheet
		(at 107.95 102.87)
		(size 43.18 20.32)
		(exclude_from_sim no)
		(in_bom yes)
		(on_board yes)
		(dnp no)
		(fields_autoplaced yes)
		(stroke
			(width 0)
			(type solid)
		)
		(fill
			(color 0 0 0 0.0000)
		)
		(uuid "00000000-0000-0000-0000-000061998cd6")
		(property "Sheetname" "ClockGen"
			(at 107.95 102.1584 0)
			(effects
				(font
					(size 1.27 1.27)
				)
				(justify left bottom)
			)
		)
		(property "Sheetfile" "ClockGen.kicad_sch"
			(at 107.95 123.7746 0)
			(effects
				(font
					(size 1.27 1.27)
				)
				(justify left top)
			)
		)
		(pin "PBUS_12V" input
			(at 107.95 106.045 180)
			(uuid "20b9de70-a85b-431b-af76-d705c77848c9")
			(effects
				(font
					(size 1.27 1.27)
				)
				(justify left)
			)
		)
		(pin "SIG_CLK_1HZ" output
			(at 151.13 106.045 0)
			(uuid "11c031e7-c465-4760-90de-522c6f78b835")
			(effects
				(font
					(size 1.27 1.27)
				)
				(justify right)
			)
		)
		(pin "SIG_CLK_10HZ" output
			(at 151.13 108.585 0)
			(uuid "637ff11c-6c3e-4910-b83b-75ee284dc535")
			(effects
				(font
					(size 1.27 1.27)
				)
				(justify right)
			)
		)
		(pin "SIG_CLK_100HZ" output
			(at 151.13 111.125 0)
			(uuid "b0743b10-20e3-4930-94cc-4d5faf6a1d7b")
			(effects
				(font
					(size 1.27 1.27)
				)
				(justify right)
			)
		)
		(pin "PBUS_GND" input
			(at 107.95 108.585 180)
			(uuid "7cc446b2-5ae0-4b57-a4c0-e37d7a342a9f")
			(effects
				(font
					(size 1.27 1.27)
				)
				(justify left)
			)
		)
		(instances
			(project "IV-6_VFD_Clock"
				(path "/0ff508fd-18da-4ab7-9844-3c8a28c2587e"
					(page "2")
				)
			)
		)
	)
	(sheet_instances
		(path "/"
			(page "1")
		)
	)
	(embedded_fonts no)
)
