Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: Titan.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Titan.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Titan"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : Titan
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\u0499404\ECE3710\Processor_Titan\ZeroPad.v" into library work
Parsing module <ZeroPad>.
Analyzing Verilog file "C:\Users\u0499404\ECE3710\Processor_Titan\SignExtender.v" into library work
Parsing module <SignExtender>.
Analyzing Verilog file "C:\Users\u0499404\ECE3710\Processor_Titan\Shifter.v" into library work
Parsing module <Shifter>.
Analyzing Verilog file "C:\Users\u0499404\ECE3710\Processor_Titan\RegFile.v" into library work
Parsing module <RegFile>.
INFO:HDLCompiler:693 - "C:\Users\u0499404\ECE3710\Processor_Titan\RegFile.v" Line 47. parameter declaration becomes local in RegFile with formal parameter declaration list
Analyzing Verilog file "C:\Users\u0499404\ECE3710\Processor_Titan\Mux.v" into library work
Parsing module <Mux>.
Analyzing Verilog file "C:\Users\u0499404\ECE3710\Processor_Titan\DataRAM.v" into library work
Parsing module <DataRAM>.
Analyzing Verilog file "C:\Users\u0499404\ECE3710\Processor_Titan\ALU.v" into library work
Parsing module <ALU>.
INFO:HDLCompiler:693 - "C:\Users\u0499404\ECE3710\Processor_Titan\ALU.v" Line 41. parameter declaration becomes local in ALU with formal parameter declaration list
Analyzing Verilog file "C:\Users\u0499404\ECE3710\Processor_Titan\ProgramStatusRegister.v" into library work
Parsing module <ProgramStatusRegister>.
Analyzing Verilog file "C:\Users\u0499404\ECE3710\Processor_Titan\ProgramCounter.v" into library work
Parsing module <ProgramCounter>.
Analyzing Verilog file "C:\Users\u0499404\ECE3710\Processor_Titan\LogicController.v" into library work
Parsing module <LogicController>.
INFO:HDLCompiler:693 - "C:\Users\u0499404\ECE3710\Processor_Titan\LogicController.v" Line 33. parameter declaration becomes local in LogicController with formal parameter declaration list
INFO:HDLCompiler:693 - "C:\Users\u0499404\ECE3710\Processor_Titan\LogicController.v" Line 34. parameter declaration becomes local in LogicController with formal parameter declaration list
INFO:HDLCompiler:693 - "C:\Users\u0499404\ECE3710\Processor_Titan\LogicController.v" Line 39. parameter declaration becomes local in LogicController with formal parameter declaration list
INFO:HDLCompiler:693 - "C:\Users\u0499404\ECE3710\Processor_Titan\LogicController.v" Line 49. parameter declaration becomes local in LogicController with formal parameter declaration list
INFO:HDLCompiler:693 - "C:\Users\u0499404\ECE3710\Processor_Titan\LogicController.v" Line 60. parameter declaration becomes local in LogicController with formal parameter declaration list
INFO:HDLCompiler:693 - "C:\Users\u0499404\ECE3710\Processor_Titan\LogicController.v" Line 65. parameter declaration becomes local in LogicController with formal parameter declaration list
INFO:HDLCompiler:693 - "C:\Users\u0499404\ECE3710\Processor_Titan\LogicController.v" Line 69. parameter declaration becomes local in LogicController with formal parameter declaration list
INFO:HDLCompiler:693 - "C:\Users\u0499404\ECE3710\Processor_Titan\LogicController.v" Line 72. parameter declaration becomes local in LogicController with formal parameter declaration list
INFO:HDLCompiler:693 - "C:\Users\u0499404\ECE3710\Processor_Titan\LogicController.v" Line 83. parameter declaration becomes local in LogicController with formal parameter declaration list
Analyzing Verilog file "C:\Users\u0499404\ECE3710\Processor_Titan\InstructionROM.v" into library work
Parsing module <InstructionROM>.
Analyzing Verilog file "C:\Users\u0499404\ECE3710\Processor_Titan\InstructionDecoder.v" into library work
Parsing module <InstructionDecoder>.
Analyzing Verilog file "C:\Users\u0499404\ECE3710\Processor_Titan\ExecutionStage.v" into library work
Parsing module <ExecutionStage>.
Analyzing Verilog file "C:\Users\u0499404\ECE3710\Processor_Titan\Titan.v" into library work
Parsing module <Titan>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <Titan>.

Elaborating module <ProgramCounter>.

Elaborating module <Mux>.

Elaborating module <InstructionROM>.
Reading initialization file \"newFib.dat\".
WARNING:HDLCompiler:1670 - "C:\Users\u0499404\ECE3710\Processor_Titan\InstructionROM.v" Line 35: Signal <inst_ROM> in initial block is partially initialized.

Elaborating module <InstructionDecoder>.

Elaborating module <ExecutionStage>.

Elaborating module <RegFile>.
WARNING:HDLCompiler:413 - "C:\Users\u0499404\ECE3710\Processor_Titan\RegFile.v" Line 47: Result of 6-bit expression is truncated to fit in 5-bit target.

Elaborating module <ALU>.
WARNING:HDLCompiler:413 - "C:\Users\u0499404\ECE3710\Processor_Titan\ALU.v" Line 62: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "C:\Users\u0499404\ECE3710\Processor_Titan\ALU.v" Line 116: Result of 33-bit expression is truncated to fit in 32-bit target.

Elaborating module <Shifter>.

Elaborating module <SignExtender>.

Elaborating module <DataRAM>.

Elaborating module <LogicController>.
ERROR:HDLCompiler:1401 - "C:\Users\u0499404\ECE3710\Processor_Titan\LogicController.v" Line 143: Signal pcEn in unit LogicController is connected to following multiple drivers:
Driver 0: output signal pcEn of instance Multiplexer (PS[1]_GND_111_o_MUX_1681).
Driver 1: output signal pcEn of instance Inverter (reset_INV_83).
Module LogicController remains a blackbox, due to errors in its contents
WARNING:HDLCompiler:1499 - "C:\Users\u0499404\ECE3710\Processor_Titan\LogicController.v" Line 21: Empty module <LogicController> remains a black box.
WARNING:HDLCompiler:1127 - "C:\Users\u0499404\ECE3710\Processor_Titan\Titan.v" Line 118: Assignment to shiftType ignored, since the identifier is never used

Elaborating module <ProgramStatusRegister>.

Elaborating module <ZeroPad>.
WARNING:HDLCompiler:634 - "C:\Users\u0499404\ECE3710\Processor_Titan\Titan.v" Line 29: Net <RaWriteData[31]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\u0499404\ECE3710\Processor_Titan\Titan.v" Line 92: Net <shifttype> does not have a driver.
--> 

Total memory usage is 220592 kilobytes

Number of errors   :    1 (   0 filtered)
Number of warnings :    8 (   0 filtered)
Number of infos    :    0 (   0 filtered)

