5 18 1fd81 6 6 ffffffff *
8 /home/bryce3/trevorw/devel/covered/diags/verilog 2 -t (main) 2 -vcd (for5.vcd) 2 -o (for5.cdd) 2 -v (for5.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
3 0 main "main" 0 for5.v 8 31 1 
2 1 10 10 10 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 foo
4 1 1 0 0 1
3 1 main.foo "main.foo" 0 for5.v 10 20 1 
2 2 13 13 13 50005 1 0 1004 0 0 32 48 0 0
2 3 13 13 13 10001 0 1 1410 0 0 2 1 i
2 4 13 13 13 10005 1 37 16 2 3
2 5 14 14 14 20002 1 0 1008 0 0 32 48 5 0
2 6 14 14 14 10002 2 2c 900a 5 0 32 18 0 ffffffff 0 0 0 0
2 7 15 15 15 10003 1 3d 5002 0 0 1 18 0 1 0 0 0 0 u$0
2 8 19 19 19 50005 1 1 1008 0 0 2 1 a
2 9 19 19 19 10001 0 1 1410 0 0 2 1 i
2 10 19 19 19 10005 1 37 1a 8 9
1 a 1 11 107000b 1 0 1 0 2 17 0 3 0 3 1 0
1 i 2 12 1070012 1 0 1 0 2 17 0 3 0 3 0 0
4 4 11 6 6 4
4 6 0 7 0 4
4 7 0 10 0 4
4 10 0 0 0 4
3 1 main.foo.u$0 "main.foo.u$0" 0 for5.v 15 18 1 
2 11 15 15 15 c000c 1 0 1004 0 0 32 48 0 0
2 12 15 15 15 a000a 0 1 1410 0 0 32 1 i
2 13 15 15 15 a000c 1 37 400016 11 12
2 14 15 15 15 110011 1 0 1008 0 0 32 48 4 0
2 15 15 15 15 f000f 5 1 100c 0 0 32 1 i
2 16 15 15 15 f0011 5 d 80100e 14 15 1 18 0 1 1 1 0 0
2 17 15 15 15 1a001e 4 3d 5002 0 0 1 18 0 1 0 0 0 0 for1
2 18 15 15 15 140014 0 1 1410 0 0 32 1 i
2 19 15 15 15 140016 4 52 c01012 0 18 32 18 0 ffffffff 0 0 0 0
1 i 3 15 107000a 1 0 31 0 32 17 0 ffffffff 0 7 3 0
4 13 11 16 16 13
4 16 0 17 0 13
4 19 6 16 16 13
4 17 0 19 0 13
3 1 main.foo.u$0.for1 "main.foo.u$0.for1" 0 for5.v 15 18 1 
2 20 16 16 16 40004 1 0 1008 0 0 32 48 1 0
2 21 16 16 16 30004 8 2c 900a 20 0 32 18 0 ffffffff 0 0 0 0
2 22 17 17 17 70007 4 1 101c 0 0 32 1 i
2 23 17 17 17 30003 0 1 1410 0 0 2 1 a
2 24 17 17 17 30007 4 37 3e 22 23
4 21 11 24 0 21
4 24 0 0 0 21
3 1 main.u$1 "main.u$1" 0 for5.v 22 29 1 
