$date
	Wed Sep  8 09:18:59 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module tb $end
$var wire 1 ! outY $end
$var wire 1 " outX $end
$var reg 1 # inA $end
$var reg 1 $ inB $end
$var reg 1 % inC $end
$var reg 3 & trans [2:0] $end
$var integer 32 ' idx [31:0] $end
$scope module DUT $end
$var wire 1 # in_a $end
$var wire 1 $ in_b $end
$var wire 1 % in_c $end
$var wire 1 " out_x $end
$var wire 1 ! out_y $end
$var wire 1 ( t1 $end
$var wire 1 ) t2 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0)
1(
b0 '
b0 &
0%
0$
0#
0"
0!
$end
#10
1%
b1 &
b1 '
#20
1"
0(
1!
0%
1$
b10 &
b10 '
#30
1)
1%
b11 &
b11 '
#40
0!
0)
0%
0$
1#
b100 &
b100 '
#50
1!
1)
1%
b101 &
b101 '
#60
0"
0)
1(
0%
1$
b110 &
b110 '
#70
1%
b111 &
b111 '
#80
b1000 '
#90
