<!-- 2014 Conference Papers Only -->


<tr>
<td>[C1]</td>
<td>Seyedhamidreza Motaman, Anirudh Iyengar and Swaroop Ghosh, 
&ldquo; Synergistic circuit and system design for energy-efficient and robust domain wall caches &rdquo;,
International Symposium on Low Power Electronics and Design (ISLPED), 2014. 
</td>
<td>
<a href="https://dl.acm.org/citation.cfm?id=2627643" class="button special small">Link</a>
</td>
</tr>

<tr>
<td>[C2]</td>
<td>Anirudh Iyengar and Swaroop Ghosh, 
&ldquo; Modeling and analysis of domain wall dynamics for robust and low-power embedded memory &rdquo;,
Design Automation Conference (DAC), 2014.
</td>
<td>
<a href="https://doi.org/10.1145/2593069.2593161" class="button special small">Link</a>
</td>
</tr>

<tr>
<td>[C3]</td>
<td>Seyedhamidreza Motaman and Swaroop Ghosh, 
&ldquo; Simultaneous Sizing, Reference Voltage and Clamp Voltage Biasing for Robustness, Self-Calibration and Testability of STTRAM Arrays &rdquo;,
Design Automation Conference (DAC), 2014.
</td>
<td>
<a href="https://doi.org/10.1145/2593069.2593216" class="button special small">Link</a>
</td>
</tr>

<tr>
<td>[C4]</td>
<td>Kenneth Ramclam and Swaroop Ghosh, 
&ldquo; Design and analysis of robust and wide operating low-power level-shifter for embedded dynamic random access memory &rdquo;,
Great Lakes Symposium on VLSI (GLSVLSI), 2014. 
</td>
<td>
<a href="https://doi.org/10.1145/2591513.2591533" class="button special small">Link</a>
</td>
</tr>

<tr>
<td>[C5]</td>
<td>Anirudh Iyengar, Kenneth Ramclam and Swaroop Ghosh, 
&ldquo; DWM-PUF: A low-overhead, memory-based security primitive &rdquo;,
IEEE International Symposium on Hardware-Oriented Security and Trust (HOST), 2014.
</td>
<td>
<a href="https://doi.org/10.1109/HST.2014.6855587" class="button special small">Link</a>
</td>
</tr>

<!-- 2013 Conference Papers Only -->


<tr>
<td>[C1]</td>
<td> Swaroop Ghosh, 
&ldquo; Energy centric model of SRAM write operation for improved energy and error rates &rdquo;,
IEEE Custom Integrated Circuit Conference (CICC), 2013.
</td>
<td>
<a href="https://doi.org/10.1109/CICC.2013.6658429" class="button special small">Link</a>
</td>
</tr>

<tr>
<td>[C2]</td>
<td> Swaroop Ghosh, 
&ldquo; Design methodologies for high density domain wall memory &rdquo;,
International Symposium on Nanoscale Architectures (NANOARCH), 2013.
</td>
<td>
<a href="https://dl.acm.org/citation.cfm?id=2769691" class="button special small">Link</a>
</td>
</tr>

<tr>
<td>[C3]</td>
<td> Swaroop Ghosh, 
&ldquo; Path to a TeraByte of on-chip memory for petabit per second bandwidth with < 5watts of power &rdquo;,
Design Automation Conference (DAC), 2013.
</td>
<td>
<a href="https://doi.org/10.1145/2463209.2488913" class="button special small">Link</a>
</td>
</tr>

<tr>
<td>[C4]</td>
<td> Swaroop Ghosh, 
&ldquo; Path to a TeraByte of on-chip memory for petabit per second bandwidth with < 5watts of power &rdquo;,
Design Automation Conference (DAC), 2013.
</td>
<td>
<a href="https://doi.org/10.1145/2463209.2488913" class="button special small">Link</a>
</td>
</tr>
