Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.4 (win64) Build 1071353 Tue Nov 18 18:29:27 MST 2014
| Date         : Fri Mar 27 10:24:23 2015
| Host         : Owner running 64-bit major release  (build 9200)
| Command      : report_clock_utilization -file clk_divider_clock_utilization_placed.rpt
| Design       : clk_divider
| Device       : xc7a100t
-----------------------------------------------------------------------------------------

Clock Utilization Report

Table of Contents
-----------------
1. Clock Primitive Utilization
2. Details of Global Clocks
3. Details of Regional Clocks
4. Details of Multi-Regional Clocks
5. Details of I/O Clocks
6. Details of Local Clocks
7. Clock Regions : Key Resource Utilization
8. Net wise resources used in clock region X1Y1

1. Clock Primitive Utilization
------------------------------

+-------+------+-----------+-----------+
| Type  | Used | Available | Num Fixed |
+-------+------+-----------+-----------+
| BUFG  |    1 |        32 |         0 |
| BUFH  |    0 |        96 |         0 |
| BUFIO |    0 |        24 |         0 |
| MMCM  |    0 |         6 |         0 |
| PLL   |    0 |         6 |         0 |
| BUFR  |    0 |        24 |         0 |
| BUFMR |    0 |        12 |         0 |
+-------+------+-----------+-----------+


2. Details of Global Clocks
---------------------------

+-------+--------------------+---------------+--------------+-------+---------------+-----------+
|       |                    |               |   Num Loads  |       |               |           |
+-------+--------------------+---------------+------+-------+-------+---------------+-----------+
| Index | BUFG Cell          | Net Name      | BELs | Sites | Fixed | MaxDelay (ns) | Skew (ns) |
+-------+--------------------+---------------+------+-------+-------+---------------+-----------+
|     1 | clk_IBUF_BUFG_inst | clk_IBUF_BUFG |    1 |     1 |    no |         1.886 |     0.117 |
+-------+--------------------+---------------+------+-------+-------+---------------+-----------+


3. Details of Regional Clocks
-----------------------------

4. Details of Multi-Regional Clocks
-----------------------------------

5. Details of I/O Clocks
------------------------

6. Details of Local Clocks
--------------------------

+-------+----------------------------------+-------------------------------+--------------+-------+---------------+-----------+
|       |                                  |                               |   Num Loads  |       |               |           |
+-------+----------------------------------+-------------------------------+------+-------+-------+---------------+-----------+
| Index | Local Clk Src                    | Net Name                      | BELs | Sites | Fixed | MaxDelay (ns) | Skew (ns) |
+-------+----------------------------------+-------------------------------+------+-------+-------+---------------+-----------+
|     1 | dff_gen_label[10].dff_inst/Q_reg | dff_gen_label[10].dff_inst/O1 |    2 |     2 |    no |         0.648 |     0.177 |
|     2 | dff_gen_label[11].dff_inst/Q_reg | dff_gen_label[11].dff_inst/O1 |    2 |     2 |    no |         0.455 |     0.173 |
|     3 | dff_gen_label[12].dff_inst/Q_reg | dff_gen_label[12].dff_inst/O1 |    2 |     2 |    no |         0.645 |     0.363 |
|     4 | dff_gen_label[13].dff_inst/Q_reg | dff_gen_label[13].dff_inst/O1 |    2 |     2 |    no |         0.603 |     0.132 |
|     5 | dff_gen_label[14].dff_inst/Q_reg | dff_gen_label[14].dff_inst/O1 |    2 |     2 |    no |         0.685 |     0.403 |
|     6 | dff_gen_label[15].dff_inst/Q_reg | dff_gen_label[15].dff_inst/O1 |    2 |     2 |    no |         0.653 |     0.181 |
|     7 | dff_gen_label[16].dff_inst/Q_reg | dff_gen_label[16].dff_inst/O1 |    2 |     2 |    no |         0.645 |     0.173 |
|     8 | dff_gen_label[17].dff_inst/Q_reg | dff_gen_label[17].dff_inst/O1 |    2 |     2 |    no |         0.783 |     0.501 |
|     9 | dff_gen_label[18].dff_inst/Q_reg | dff_gen_label[18].dff_inst/O1 |    2 |     2 |    no |         0.497 |     0.049 |
|    10 | dff_gen_label[19].dff_inst/Q_reg | dff_gen_label[19].dff_inst/O1 |    2 |     2 |    no |         0.943 |     0.471 |
|    11 | dff_gen_label[1].dff_inst/Q_reg  | dff_gen_label[1].dff_inst/O1  |    2 |     2 |    no |         0.455 |     0.173 |
|    12 | dff_gen_label[20].dff_inst/Q_reg | dff_gen_label[20].dff_inst/O1 |    2 |     2 |    no |         0.760 |     0.288 |
|    13 | dff_gen_label[21].dff_inst/Q_reg | dff_gen_label[21].dff_inst/O1 |    2 |     2 |    no |         0.860 |     0.388 |
|    14 | dff_gen_label[22].dff_inst/Q_reg | dff_gen_label[22].dff_inst/O1 |    2 |     2 |    no |         0.497 |     0.049 |
|    15 | dff_gen_label[23].dff_inst/Q_reg | dff_gen_label[23].dff_inst/O1 |    2 |     2 |    no |         0.645 |     0.173 |
|    16 | dff_gen_label[24].dff_inst/Q_reg | dff_gen_label[24].dff_inst/O1 |    2 |     2 |    no |         0.455 |     0.173 |
|    17 | dff_gen_label[25].dff_inst/Q_reg | dff_gen_label[25].dff_inst/O1 |    2 |     2 |    no |         0.455 |     0.173 |
|    18 | dff_gen_label[2].dff_inst/Q_reg  | dff_gen_label[2].dff_inst/O1  |    2 |     2 |    no |         0.458 |     0.176 |
|    19 | dff_gen_label[3].dff_inst/Q_reg  | dff_gen_label[3].dff_inst/O1  |    2 |     2 |    no |         0.455 |     0.173 |
|    20 | dff_gen_label[4].dff_inst/Q_reg  | dff_gen_label[4].dff_inst/O1  |    2 |     2 |    no |         0.645 |     0.363 |
|    21 | dff_gen_label[5].dff_inst/Q_reg  | dff_gen_label[5].dff_inst/O1  |    2 |     2 |    no |         0.496 |     0.075 |
|    22 | dff_gen_label[6].dff_inst/Q_reg  | dff_gen_label[6].dff_inst/O1  |    2 |     2 |    no |         0.685 |     0.403 |
|    23 | dff_gen_label[7].dff_inst/Q_reg  | dff_gen_label[7].dff_inst/O1  |    2 |     2 |    no |         0.497 |     0.049 |
|    24 | dff_gen_label[8].dff_inst/Q_reg  | dff_gen_label[8].dff_inst/O1  |    2 |     2 |    no |         0.645 |     0.173 |
|    25 | dff_gen_label[9].dff_inst/Q_reg  | dff_gen_label[9].dff_inst/O1  |    2 |     2 |    no |         0.458 |     0.176 |
|    26 | dff_inst0/Q_reg                  | dff_inst0/Q                   |    2 |     2 |    no |         0.645 |     0.173 |
+-------+----------------------------------+-------------------------------+------+-------+-------+---------------+-----------+


7. Clock Regions : Key Resource Utilization
-------------------------------------------

+-------------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
|                   | Global Clock |     BUFRs    |    BUFMRs    |    BUFIOs    |     MMCM     |      PLL     |      GT      |      PCI     |    ILOGIC    |    OLOGIC    |      FF      |     LUTM     |    RAMB18    |    RAMB36    |    DSP48E1   |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| Clock Region Name | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| X0Y0              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 20800 |    0 |  2400 |    0 |    20 |    0 |    10 |    0 |    20 |
| X1Y0              |    0 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     5 |    0 |     0 |    0 |     0 |    0 |     0 |    0 | 12000 |    0 |  2200 |    0 |    40 |    0 |    20 |    0 |    40 |
| X0Y1              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 16000 |    0 |  2400 |    0 |    20 |    0 |    10 |    0 |    20 |
| X1Y1              |    1 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |   27 | 15200 |    0 |  2600 |    0 |    60 |    0 |    30 |    0 |    40 |
| X0Y2              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 16000 |    0 |  2400 |    0 |    20 |    0 |    10 |    0 |    20 |
| X1Y2              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 15200 |    0 |  2600 |    0 |    60 |    0 |    30 |    0 |    40 |
| X0Y3              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 20800 |    0 |  2400 |    0 |    20 |    0 |    10 |    0 |    20 |
| X1Y3              |    0 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     5 |    0 |     1 |    0 |     0 |    0 |     0 |    0 | 10800 |    0 |  2000 |    0 |    30 |    0 |    15 |    0 |    40 |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
* RAMB36 site can be used as two RAMB18/FIFO18 sites


8. Net wise resources used in clock region X1Y1
-----------------------------------------------

+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+----------------+
| Source Type | BUFHCE Site | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs | FFs | LUTMs | DSP48E1s | Clock Net Name |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+----------------+
| BUFG        |     ---     |   no  |         0 |        0 |       0 |         0 |       0 |       0 |   1 |     0 |        0 | clk_IBUF_BUFG  |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+----------------+



# Location of BUFG Primitives 
set_property LOC BUFGCTRL_X0Y16 [get_cells clk_IBUF_BUFG_inst]

# Location of IO Clock Primitives

# Location of MMCM Clock Primitives

# Location of BUFH Clock Primitives

# Location of BUFR Clock Primitives

# Location of BUFMR Clock Primitives

# Location of PLL Clock Primitives

# Location of IO Primitives which is load of clock spine

# Location of clock ports
set_property LOC IOB_X1Y126 [get_ports clk]

# Clock net "clk_IBUF_BUFG" driven by instance "clk_IBUF_BUFG_inst" located at site "BUFGCTRL_X0Y16"
#startgroup
create_pblock CLKAG_clk_IBUF_BUFG
add_cells_to_pblock [get_pblocks  CLKAG_clk_IBUF_BUFG] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="clk_IBUF_BUFG"}]]]
resize_pblock [get_pblocks CLKAG_clk_IBUF_BUFG] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "dff_gen_label[10].dff_inst/O1" driven by instance "dff_gen_label[10].dff_inst/Q_reg" located at site "SLICE_X86Y52"
#startgroup
create_pblock CLKAG_dff_gen_label[10].dff_inst/O1
add_cells_to_pblock [get_pblocks  CLKAG_dff_gen_label[10].dff_inst/O1] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="dff_gen_label[10].dff_inst/O1"}]]]
resize_pblock [get_pblocks CLKAG_dff_gen_label[10].dff_inst/O1] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "dff_gen_label[11].dff_inst/O1" driven by instance "dff_gen_label[11].dff_inst/Q_reg" located at site "SLICE_X87Y52"
#startgroup
create_pblock CLKAG_dff_gen_label[11].dff_inst/O1
add_cells_to_pblock [get_pblocks  CLKAG_dff_gen_label[11].dff_inst/O1] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="dff_gen_label[11].dff_inst/O1"}]]]
resize_pblock [get_pblocks CLKAG_dff_gen_label[11].dff_inst/O1] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "dff_gen_label[12].dff_inst/O1" driven by instance "dff_gen_label[12].dff_inst/Q_reg" located at site "SLICE_X87Y51"
#startgroup
create_pblock CLKAG_dff_gen_label[12].dff_inst/O1
add_cells_to_pblock [get_pblocks  CLKAG_dff_gen_label[12].dff_inst/O1] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="dff_gen_label[12].dff_inst/O1"}]]]
resize_pblock [get_pblocks CLKAG_dff_gen_label[12].dff_inst/O1] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "dff_gen_label[13].dff_inst/O1" driven by instance "dff_gen_label[13].dff_inst/Q_reg" located at site "SLICE_X86Y51"
#startgroup
create_pblock CLKAG_dff_gen_label[13].dff_inst/O1
add_cells_to_pblock [get_pblocks  CLKAG_dff_gen_label[13].dff_inst/O1] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="dff_gen_label[13].dff_inst/O1"}]]]
resize_pblock [get_pblocks CLKAG_dff_gen_label[13].dff_inst/O1] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "dff_gen_label[14].dff_inst/O1" driven by instance "dff_gen_label[14].dff_inst/Q_reg" located at site "SLICE_X85Y50"
#startgroup
create_pblock CLKAG_dff_gen_label[14].dff_inst/O1
add_cells_to_pblock [get_pblocks  CLKAG_dff_gen_label[14].dff_inst/O1] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="dff_gen_label[14].dff_inst/O1"}]]]
resize_pblock [get_pblocks CLKAG_dff_gen_label[14].dff_inst/O1] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "dff_gen_label[15].dff_inst/O1" driven by instance "dff_gen_label[15].dff_inst/Q_reg" located at site "SLICE_X84Y50"
#startgroup
create_pblock CLKAG_dff_gen_label[15].dff_inst/O1
add_cells_to_pblock [get_pblocks  CLKAG_dff_gen_label[15].dff_inst/O1] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="dff_gen_label[15].dff_inst/O1"}]]]
resize_pblock [get_pblocks CLKAG_dff_gen_label[15].dff_inst/O1] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "dff_gen_label[16].dff_inst/O1" driven by instance "dff_gen_label[16].dff_inst/Q_reg" located at site "SLICE_X84Y51"
#startgroup
create_pblock CLKAG_dff_gen_label[16].dff_inst/O1
add_cells_to_pblock [get_pblocks  CLKAG_dff_gen_label[16].dff_inst/O1] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="dff_gen_label[16].dff_inst/O1"}]]]
resize_pblock [get_pblocks CLKAG_dff_gen_label[16].dff_inst/O1] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "dff_gen_label[17].dff_inst/O1" driven by instance "dff_gen_label[17].dff_inst/Q_reg" located at site "SLICE_X85Y51"
#startgroup
create_pblock CLKAG_dff_gen_label[17].dff_inst/O1
add_cells_to_pblock [get_pblocks  CLKAG_dff_gen_label[17].dff_inst/O1] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="dff_gen_label[17].dff_inst/O1"}]]]
resize_pblock [get_pblocks CLKAG_dff_gen_label[17].dff_inst/O1] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "dff_gen_label[18].dff_inst/O1" driven by instance "dff_gen_label[18].dff_inst/Q_reg" located at site "SLICE_X88Y51"
#startgroup
create_pblock CLKAG_dff_gen_label[18].dff_inst/O1
add_cells_to_pblock [get_pblocks  CLKAG_dff_gen_label[18].dff_inst/O1] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="dff_gen_label[18].dff_inst/O1"}]]]
resize_pblock [get_pblocks CLKAG_dff_gen_label[18].dff_inst/O1] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "dff_gen_label[19].dff_inst/O1" driven by instance "dff_gen_label[19].dff_inst/Q_reg" located at site "SLICE_X88Y50"
#startgroup
create_pblock CLKAG_dff_gen_label[19].dff_inst/O1
add_cells_to_pblock [get_pblocks  CLKAG_dff_gen_label[19].dff_inst/O1] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="dff_gen_label[19].dff_inst/O1"}]]]
resize_pblock [get_pblocks CLKAG_dff_gen_label[19].dff_inst/O1] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "dff_gen_label[1].dff_inst/O1" driven by instance "dff_gen_label[1].dff_inst/Q_reg" located at site "SLICE_X85Y55"
#startgroup
create_pblock CLKAG_dff_gen_label[1].dff_inst/O1
add_cells_to_pblock [get_pblocks  CLKAG_dff_gen_label[1].dff_inst/O1] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="dff_gen_label[1].dff_inst/O1"}]]]
resize_pblock [get_pblocks CLKAG_dff_gen_label[1].dff_inst/O1] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "dff_gen_label[20].dff_inst/O1" driven by instance "dff_gen_label[20].dff_inst/Q_reg" located at site "SLICE_X88Y52"
#startgroup
create_pblock CLKAG_dff_gen_label[20].dff_inst/O1
add_cells_to_pblock [get_pblocks  CLKAG_dff_gen_label[20].dff_inst/O1] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="dff_gen_label[20].dff_inst/O1"}]]]
resize_pblock [get_pblocks CLKAG_dff_gen_label[20].dff_inst/O1] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "dff_gen_label[21].dff_inst/O1" driven by instance "dff_gen_label[21].dff_inst/Q_reg" located at site "SLICE_X88Y53"
#startgroup
create_pblock CLKAG_dff_gen_label[21].dff_inst/O1
add_cells_to_pblock [get_pblocks  CLKAG_dff_gen_label[21].dff_inst/O1] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="dff_gen_label[21].dff_inst/O1"}]]]
resize_pblock [get_pblocks CLKAG_dff_gen_label[21].dff_inst/O1] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "dff_gen_label[22].dff_inst/O1" driven by instance "dff_gen_label[22].dff_inst/Q_reg" located at site "SLICE_X88Y55"
#startgroup
create_pblock CLKAG_dff_gen_label[22].dff_inst/O1
add_cells_to_pblock [get_pblocks  CLKAG_dff_gen_label[22].dff_inst/O1] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="dff_gen_label[22].dff_inst/O1"}]]]
resize_pblock [get_pblocks CLKAG_dff_gen_label[22].dff_inst/O1] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "dff_gen_label[23].dff_inst/O1" driven by instance "dff_gen_label[23].dff_inst/Q_reg" located at site "SLICE_X88Y54"
#startgroup
create_pblock CLKAG_dff_gen_label[23].dff_inst/O1
add_cells_to_pblock [get_pblocks  CLKAG_dff_gen_label[23].dff_inst/O1] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="dff_gen_label[23].dff_inst/O1"}]]]
resize_pblock [get_pblocks CLKAG_dff_gen_label[23].dff_inst/O1] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "dff_gen_label[24].dff_inst/O1" driven by instance "dff_gen_label[24].dff_inst/Q_reg" located at site "SLICE_X89Y54"
#startgroup
create_pblock CLKAG_dff_gen_label[24].dff_inst/O1
add_cells_to_pblock [get_pblocks  CLKAG_dff_gen_label[24].dff_inst/O1] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="dff_gen_label[24].dff_inst/O1"}]]]
resize_pblock [get_pblocks CLKAG_dff_gen_label[24].dff_inst/O1] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "dff_gen_label[25].dff_inst/O1" driven by instance "dff_gen_label[25].dff_inst/Q_reg" located at site "SLICE_X89Y53"
#startgroup
create_pblock CLKAG_dff_gen_label[25].dff_inst/O1
add_cells_to_pblock [get_pblocks  CLKAG_dff_gen_label[25].dff_inst/O1] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="dff_gen_label[25].dff_inst/O1"}]]]
resize_pblock [get_pblocks CLKAG_dff_gen_label[25].dff_inst/O1] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "dff_gen_label[2].dff_inst/O1" driven by instance "dff_gen_label[2].dff_inst/Q_reg" located at site "SLICE_X85Y54"
#startgroup
create_pblock CLKAG_dff_gen_label[2].dff_inst/O1
add_cells_to_pblock [get_pblocks  CLKAG_dff_gen_label[2].dff_inst/O1] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="dff_gen_label[2].dff_inst/O1"}]]]
resize_pblock [get_pblocks CLKAG_dff_gen_label[2].dff_inst/O1] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "dff_gen_label[3].dff_inst/O1" driven by instance "dff_gen_label[3].dff_inst/Q_reg" located at site "SLICE_X87Y54"
#startgroup
create_pblock CLKAG_dff_gen_label[3].dff_inst/O1
add_cells_to_pblock [get_pblocks  CLKAG_dff_gen_label[3].dff_inst/O1] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="dff_gen_label[3].dff_inst/O1"}]]]
resize_pblock [get_pblocks CLKAG_dff_gen_label[3].dff_inst/O1] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "dff_gen_label[4].dff_inst/O1" driven by instance "dff_gen_label[4].dff_inst/Q_reg" located at site "SLICE_X87Y53"
#startgroup
create_pblock CLKAG_dff_gen_label[4].dff_inst/O1
add_cells_to_pblock [get_pblocks  CLKAG_dff_gen_label[4].dff_inst/O1] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="dff_gen_label[4].dff_inst/O1"}]]]
resize_pblock [get_pblocks CLKAG_dff_gen_label[4].dff_inst/O1] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "dff_gen_label[5].dff_inst/O1" driven by instance "dff_gen_label[5].dff_inst/Q_reg" located at site "SLICE_X86Y53"
#startgroup
create_pblock CLKAG_dff_gen_label[5].dff_inst/O1
add_cells_to_pblock [get_pblocks  CLKAG_dff_gen_label[5].dff_inst/O1] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="dff_gen_label[5].dff_inst/O1"}]]]
resize_pblock [get_pblocks CLKAG_dff_gen_label[5].dff_inst/O1] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "dff_gen_label[6].dff_inst/O1" driven by instance "dff_gen_label[6].dff_inst/Q_reg" located at site "SLICE_X85Y53"
#startgroup
create_pblock CLKAG_dff_gen_label[6].dff_inst/O1
add_cells_to_pblock [get_pblocks  CLKAG_dff_gen_label[6].dff_inst/O1] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="dff_gen_label[6].dff_inst/O1"}]]]
resize_pblock [get_pblocks CLKAG_dff_gen_label[6].dff_inst/O1] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "dff_gen_label[7].dff_inst/O1" driven by instance "dff_gen_label[7].dff_inst/Q_reg" located at site "SLICE_X84Y53"
#startgroup
create_pblock CLKAG_dff_gen_label[7].dff_inst/O1
add_cells_to_pblock [get_pblocks  CLKAG_dff_gen_label[7].dff_inst/O1] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="dff_gen_label[7].dff_inst/O1"}]]]
resize_pblock [get_pblocks CLKAG_dff_gen_label[7].dff_inst/O1] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "dff_gen_label[8].dff_inst/O1" driven by instance "dff_gen_label[8].dff_inst/Q_reg" located at site "SLICE_X84Y52"
#startgroup
create_pblock CLKAG_dff_gen_label[8].dff_inst/O1
add_cells_to_pblock [get_pblocks  CLKAG_dff_gen_label[8].dff_inst/O1] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="dff_gen_label[8].dff_inst/O1"}]]]
resize_pblock [get_pblocks CLKAG_dff_gen_label[8].dff_inst/O1] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "dff_gen_label[9].dff_inst/O1" driven by instance "dff_gen_label[9].dff_inst/Q_reg" located at site "SLICE_X85Y52"
#startgroup
create_pblock CLKAG_dff_gen_label[9].dff_inst/O1
add_cells_to_pblock [get_pblocks  CLKAG_dff_gen_label[9].dff_inst/O1] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="dff_gen_label[9].dff_inst/O1"}]]]
resize_pblock [get_pblocks CLKAG_dff_gen_label[9].dff_inst/O1] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "dff_inst0/Q" driven by instance "dff_inst0/Q_reg" located at site "SLICE_X84Y55"
#startgroup
create_pblock CLKAG_dff_inst0/Q
add_cells_to_pblock [get_pblocks  CLKAG_dff_inst0/Q] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="dff_inst0/Q"}]]]
resize_pblock [get_pblocks CLKAG_dff_inst0/Q] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup
