Metric,Value
design__instance__count,146924
design__instance__area,673836
design__instance_unmapped__count,0
synthesis__check_error__count,98
design__max_slew_violation__count__corner:nom_tt_025C_1v80,503
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,266
design__max_cap_violation__count__corner:nom_tt_025C_1v80,13
power__internal__total,0.00028942953213118017
power__switching__total,0.00033122027525678277
power__leakage__total,6.411348181245557E-7
power__total,0.0006212909356690943
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-2.593703991662669
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.8410814505153045
timing__hold__ws__corner:nom_tt_025C_1v80,1.137614479262643
timing__setup__ws__corner:nom_tt_025C_1v80,44.08692558030526
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,1.722434
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,89.282127
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,994
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,266
design__max_cap_violation__count__corner:nom_ss_100C_1v60,54
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-3.155825912139834
clock__skew__worst_setup__corner:nom_ss_100C_1v60,1.405988254506201
timing__hold__ws__corner:nom_ss_100C_1v60,1.9107400646971384
timing__setup__ws__corner:nom_ss_100C_1v60,41.64553619832314
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,3.093334
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,86.344902
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,421
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,266
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,11
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-2.3703426559133423
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.6036908921408309
timing__hold__ws__corner:nom_ff_n40C_1v95,0.9894187971199482
timing__setup__ws__corner:nom_ff_n40C_1v95,44.57559425521741
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,1.077289
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,90.434593
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,437
design__max_fanout_violation__count__corner:min_tt_025C_1v80,266
design__max_cap_violation__count__corner:min_tt_025C_1v80,13
clock__skew__worst_hold__corner:min_tt_025C_1v80,-2.596642085958132
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.8301635169823605
timing__hold__ws__corner:min_tt_025C_1v80,1.2169554597383716
timing__setup__ws__corner:min_tt_025C_1v80,44.0801825295522
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,1.704857
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,89.414818
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,826
design__max_fanout_violation__count__corner:min_ss_100C_1v60,266
design__max_cap_violation__count__corner:min_ss_100C_1v60,43
clock__skew__worst_hold__corner:min_ss_100C_1v60,-3.1468375462782605
clock__skew__worst_setup__corner:min_ss_100C_1v60,1.3894592536481096
timing__hold__ws__corner:min_ss_100C_1v60,2.0153710382106578
timing__setup__ws__corner:min_ss_100C_1v60,41.62310436352078
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,2.975460
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,86.587318
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,337
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,266
design__max_cap_violation__count__corner:min_ff_n40C_1v95,10
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-2.379670305940837
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.6005813794055177
timing__hold__ws__corner:min_ff_n40C_1v95,1.0539649451510953
timing__setup__ws__corner:min_ff_n40C_1v95,44.58263573392794
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,1.065994
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,90.515701
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,648
design__max_fanout_violation__count__corner:max_tt_025C_1v80,266
design__max_cap_violation__count__corner:max_tt_025C_1v80,19
clock__skew__worst_hold__corner:max_tt_025C_1v80,-2.604081024522718
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.8674079477982001
timing__hold__ws__corner:max_tt_025C_1v80,1.0470087315712686
timing__setup__ws__corner:max_tt_025C_1v80,44.10417755841744
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,1.737792
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,89.181618
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,1146
design__max_fanout_violation__count__corner:max_ss_100C_1v60,266
design__max_cap_violation__count__corner:max_ss_100C_1v60,64
clock__skew__worst_hold__corner:max_ss_100C_1v60,-3.185813480972276
clock__skew__worst_setup__corner:max_ss_100C_1v60,1.4486536824599967
timing__hold__ws__corner:max_ss_100C_1v60,1.7884636500203892
timing__setup__ws__corner:max_ss_100C_1v60,41.68410445911098
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,3.197862
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r__ws__corner:max_ss_100C_1v60,86.159248
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,536
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,266
design__max_cap_violation__count__corner:max_ff_n40C_1v95,12
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-2.3717961599382895
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.623139335547044
timing__hold__ws__corner:max_ff_n40C_1v95,0.916590385090859
timing__setup__ws__corner:max_ff_n40C_1v95,44.57541661952845
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,1.086990
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,90.371246
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
design__max_slew_violation__count,1146
design__max_fanout_violation__count,266
design__max_cap_violation__count,64
clock__skew__worst_hold,-2.3703426559133423
clock__skew__worst_setup,0.6005813794055177
timing__hold__ws,0.916590385090859
timing__setup__ws,41.62310436352078
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,1.065994
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,86.159248
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 2920.0 3520.0
design__core__bbox,5.52 10.88 2914.1 3508.8
flow__warnings__count,1
flow__errors__count,0
design__io,645
design__die__area,1.02784E+7
design__core__area,1.0174E+7
design__instance__count__stdcell,146922
design__instance__area__stdcell,223836
design__instance__count__macros,2
design__instance__area__macros,450000
design__instance__utilization,0.0662313
design__instance__utilization__stdcell,0.023019
design__power_grid_violation__count__net:vccd1,0
design__power_grid_violation__count__net:vccd2,0
design__power_grid_violation__count__net:vdda1,0
design__power_grid_violation__count__net:vdda2,0
design__power_grid_violation__count__net:vssa1,0
design__power_grid_violation__count__net:vssa2,0
design__power_grid_violation__count__net:vssd1,0
design__power_grid_violation__count__net:vssd2,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,28.7
design__instance__displacement__mean,0
design__instance__displacement__max,23.22
route__wirelength__estimated,1.05121E+6
design__violations,0
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,1
antenna__violating__nets,39
antenna__violating__pins,41
route__antenna_violation__count,39
route__net,3715
route__net__special,8
route__drc_errors__iter:1,846
route__wirelength__iter:1,1124692
route__drc_errors__iter:2,34
route__wirelength__iter:2,1123954
route__drc_errors__iter:3,6
route__wirelength__iter:3,1123918
route__drc_errors__iter:4,0
route__wirelength__iter:4,1123930
route__drc_errors,0
route__wirelength,1123930
route__vias,31729
route__vias__singlecut,31729
route__vias__multicut,0
design__disconnected_pin__count,232
design__critical_disconnected_pin__count,0
route__wirelength__max,3862.73
timing__unannotated_net__count__corner:nom_tt_025C_1v80,407
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,407
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,407
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,407
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,407
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,407
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,407
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,407
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,407
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,407
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:vccd1__corner:nom_tt_025C_1v80,1.79993
design_powergrid__drop__average__net:vccd1__corner:nom_tt_025C_1v80,1.8
design_powergrid__drop__worst__net:vccd1__corner:nom_tt_025C_1v80,0.0000700045
design_powergrid__voltage__worst__net:vccd2__corner:nom_tt_025C_1v80,0
design_powergrid__drop__average__net:vccd2__corner:nom_tt_025C_1v80,0
design_powergrid__drop__worst__net:vccd2__corner:nom_tt_025C_1v80,0
design_powergrid__voltage__worst__net:vdda1__corner:nom_tt_025C_1v80,0
design_powergrid__drop__average__net:vdda1__corner:nom_tt_025C_1v80,0
design_powergrid__drop__worst__net:vdda1__corner:nom_tt_025C_1v80,0
design_powergrid__voltage__worst__net:vdda2__corner:nom_tt_025C_1v80,0
design_powergrid__drop__average__net:vdda2__corner:nom_tt_025C_1v80,0
design_powergrid__drop__worst__net:vdda2__corner:nom_tt_025C_1v80,0
design_powergrid__voltage__worst__net:vssd1__corner:nom_tt_025C_1v80,0.0000669621
design_powergrid__drop__average__net:vssd1__corner:nom_tt_025C_1v80,1.27208E-7
design_powergrid__drop__worst__net:vssd1__corner:nom_tt_025C_1v80,0.0000669621
design_powergrid__voltage__worst__net:vssd2__corner:nom_tt_025C_1v80,0
design_powergrid__drop__average__net:vssd2__corner:nom_tt_025C_1v80,0
design_powergrid__drop__worst__net:vssd2__corner:nom_tt_025C_1v80,0
design_powergrid__voltage__worst__net:vssa1__corner:nom_tt_025C_1v80,0
design_powergrid__drop__average__net:vssa1__corner:nom_tt_025C_1v80,0
design_powergrid__drop__worst__net:vssa1__corner:nom_tt_025C_1v80,0
design_powergrid__voltage__worst__net:vssa2__corner:nom_tt_025C_1v80,0
design_powergrid__drop__average__net:vssa2__corner:nom_tt_025C_1v80,0
design_powergrid__drop__worst__net:vssa2__corner:nom_tt_025C_1v80,0
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,1.2900000000000000369162708215020618496282622800208628177642822265625E-7
ir__drop__worst,0.00006999999999999999386775251242198692125384695827960968017578125
design__xor_difference__count,0
magic__drc_error__count,0
klayout__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
