Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 50aa6eb93173431bbd372fa350a0e70e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ALU_Top_behav xil_defaultlib.ALU_Top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'ALUControl' [C:/Users/ak10347/project_2/project_2.srcs/sources_1/new/top.v:32]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'ALUControl' [C:/Users/ak10347/project_2/project_2.srcs/sources_1/new/top.v:43]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debouncer
Compiling module xil_defaultlib.fsm
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.leds
Compiling module xil_defaultlib.ALU_Top
Compiling module xil_defaultlib.glbl
Built simulation snapshot ALU_Top_behav
