Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Wed Apr 22 17:55:10 2020
| Host         : fra running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -file pynqz2_wrapper_timing_summary_routed.rpt -pb pynqz2_wrapper_timing_summary_routed.pb -rpx pynqz2_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : pynqz2_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     16.955        0.000                      0                46036        0.025        0.000                      0                45950       15.250        0.000                       0                 14630  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 16.500}     33.000          30.303          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         16.955        0.000                      0                45853        0.025        0.000                      0                45767       15.250        0.000                       0                 14630  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0              29.234        0.000                      0                  183        0.164        0.000                      0                  183  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       16.955ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.025ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.955ns  (required time - arrival time)
  Source:                 pynqz2_i/dtpu/dtpu_core/inst/cu/data_precision_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[1].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (clk_fpga_0 rise@33.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.609ns  (logic 3.027ns (19.392%)  route 12.582ns (80.608%))
  Logic Levels:           9  (CARRY4=4 LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.800ns = ( 35.800 - 33.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.990ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_fpga_0 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           1.193     1.193    pynqz2_i/ps7/inst/FCLK_CLK0
                  BUFGCTRL_X0Y16                                                    r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                                       net (fo=14631, routed)       1.737     3.031    pynqz2_i/dtpu/dtpu_core/inst/cu/clk
                  SLICE_X88Y39         FDRE                                         r  pynqz2_i/dtpu/dtpu_core/inst/cu/data_precision_reg[1]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X88Y39         FDRE (Prop_fdre_C_Q)         0.456     3.487 r  pynqz2_i/dtpu/dtpu_core/inst/cu/data_precision_reg[1]/Q
                                       net (fo=317, routed)         8.494    11.981    pynqz2_i/dtpu/dtpu_core/inst/ls_array/ls_array_sv/ls_unit_weights[0].ls_unit_weights/i_primitive_0[1]
    Routing       SLICE_X51Y20                                                      r  pynqz2_i/dtpu/dtpu_core/inst/ls_array/ls_array_sv/ls_unit_weights[0].ls_unit_weights/rows[1].columns[0].mult_i_i_14/I2
    Routing       SLICE_X51Y20         LUT6 (Prop_lut6_I2_O)        0.124    12.105 r  pynqz2_i/dtpu/dtpu_core/inst/ls_array/ls_array_sv/ls_unit_weights[0].ls_unit_weights/rows[1].columns[0].mult_i_i_14/O
                                       net (fo=1, routed)           0.433    12.538    pynqz2_i/dtpu/dtpu_core/inst/cu/i_primitive_1
    Routing       SLICE_X51Y20                                                      r  pynqz2_i/dtpu/dtpu_core/inst/cu/rows[1].columns[0].mult_i_i_6/I5
    Routing       SLICE_X51Y20         LUT6 (Prop_lut6_I5_O)        0.124    12.662 r  pynqz2_i/dtpu/dtpu_core/inst/cu/rows[1].columns[0].mult_i_i_6/O
                                       net (fo=14, routed)          2.487    15.149    pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[1].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/B[2]
    Routing       SLICE_X91Y40                                                      r  pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[1].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/I0
    Routing       SLICE_X91Y40         LUT4 (Prop_lut4_I0_O)        0.124    15.273 r  pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[1].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                                       net (fo=1, routed)           0.000    15.273    pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[1].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig53_out
    Routing       SLICE_X91Y40                                                      r  pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[1].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/S[1]
    Routing       SLICE_X91Y40         CARRY4 (Prop_carry4_S[1]_O[3])
                                                                    0.640    15.913 r  pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[1].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/O[3]
                                       net (fo=1, routed)           0.501    16.414    pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[1].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[1]_1[3]
    Routing       SLICE_X94Y40                                                      r  pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[1].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_i_1/I1
    Routing       SLICE_X94Y40         LUT2 (Prop_lut2_I1_O)        0.306    16.720 r  pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[1].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_i_1/O
                                       net (fo=1, routed)           0.000    16.720    pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[1].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_i_1_n_0
    Routing       SLICE_X94Y40                                                      r  pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[1].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry/S[3]
    Routing       SLICE_X94Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                                    0.376    17.096 r  pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[1].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry/CO[3]
                                       net (fo=1, routed)           0.000    17.096    pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[1].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_n_0
    Routing       SLICE_X94Y41                                                      r  pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[1].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__0/CI
    Routing       SLICE_X94Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                                    0.323    17.419 r  pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[1].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__0/O[1]
                                       net (fo=1, routed)           0.667    18.086    pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[1].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__0[5]
    Routing       SLICE_X93Y41                                                      r  pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[1].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__19_carry_i_1/I0
    Routing       SLICE_X93Y41         LUT2 (Prop_lut2_I0_O)        0.306    18.392 r  pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[1].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__19_carry_i_1/O
                                       net (fo=1, routed)           0.000    18.392    pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[1].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__19_carry_i_1_n_0
    Routing       SLICE_X93Y41                                                      r  pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[1].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__19_carry/S[3]
    Routing       SLICE_X93Y41         CARRY4 (Prop_carry4_S[3]_O[3])
                                                                    0.248    18.640 r  pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[1].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__19_carry/O[3]
                                       net (fo=1, routed)           0.000    18.640    pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[1].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp22[3]
    Routing       SLICE_X93Y41         FDRE                                         r  pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[1].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][7]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_fpga_0 rise edge)
                                                                   33.000    33.000 r  
                  PS7_X0Y0             PS7                          0.000    33.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           1.088    34.088    pynqz2_i/ps7/inst/FCLK_CLK0
                  BUFGCTRL_X0Y16                                                    r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.179 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                                       net (fo=14631, routed)       1.621    35.800    pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[1].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
                  SLICE_X93Y41         FDRE                                         r  pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[1].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][7]/C
                                       clock pessimism              0.230    36.030    
                                       clock uncertainty           -0.496    35.534    
                  SLICE_X93Y41         FDRE (Setup_fdre_C_D)        0.062    35.596    pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[1].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][7]
  ---------------------------------------------------------------------------------
                                       required time                         35.596    
                                       arrival time                         -18.640    
  ---------------------------------------------------------------------------------
                                       slack                                 16.955    

Slack (MET) :             17.136ns  (required time - arrival time)
  Source:                 pynqz2_i/dtpu/dtpu_core/inst/cu/data_precision_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[1].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (clk_fpga_0 rise@33.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.428ns  (logic 2.949ns (19.114%)  route 12.479ns (80.886%))
  Logic Levels:           8  (CARRY4=3 LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.800ns = ( 35.800 - 33.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.990ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_fpga_0 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           1.193     1.193    pynqz2_i/ps7/inst/FCLK_CLK0
                  BUFGCTRL_X0Y16                                                    r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                                       net (fo=14631, routed)       1.737     3.031    pynqz2_i/dtpu/dtpu_core/inst/cu/clk
                  SLICE_X88Y39         FDRE                                         r  pynqz2_i/dtpu/dtpu_core/inst/cu/data_precision_reg[1]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X88Y39         FDRE (Prop_fdre_C_Q)         0.456     3.487 r  pynqz2_i/dtpu/dtpu_core/inst/cu/data_precision_reg[1]/Q
                                       net (fo=317, routed)         8.494    11.981    pynqz2_i/dtpu/dtpu_core/inst/ls_array/ls_array_sv/ls_unit_weights[0].ls_unit_weights/i_primitive_0[1]
    Routing       SLICE_X51Y20                                                      r  pynqz2_i/dtpu/dtpu_core/inst/ls_array/ls_array_sv/ls_unit_weights[0].ls_unit_weights/rows[1].columns[0].mult_i_i_14/I2
    Routing       SLICE_X51Y20         LUT6 (Prop_lut6_I2_O)        0.124    12.105 r  pynqz2_i/dtpu/dtpu_core/inst/ls_array/ls_array_sv/ls_unit_weights[0].ls_unit_weights/rows[1].columns[0].mult_i_i_14/O
                                       net (fo=1, routed)           0.433    12.538    pynqz2_i/dtpu/dtpu_core/inst/cu/i_primitive_1
    Routing       SLICE_X51Y20                                                      r  pynqz2_i/dtpu/dtpu_core/inst/cu/rows[1].columns[0].mult_i_i_6/I5
    Routing       SLICE_X51Y20         LUT6 (Prop_lut6_I5_O)        0.124    12.662 r  pynqz2_i/dtpu/dtpu_core/inst/cu/rows[1].columns[0].mult_i_i_6/O
                                       net (fo=14, routed)          2.487    15.149    pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[1].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/B[2]
    Routing       SLICE_X91Y40                                                      r  pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[1].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/I0
    Routing       SLICE_X91Y40         LUT4 (Prop_lut4_I0_O)        0.124    15.273 r  pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[1].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                                       net (fo=1, routed)           0.000    15.273    pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[1].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig53_out
    Routing       SLICE_X91Y40                                                      r  pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[1].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/S[1]
    Routing       SLICE_X91Y40         CARRY4 (Prop_carry4_S[1]_O[2])
                                                                    0.580    15.853 r  pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[1].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/O[2]
                                       net (fo=1, routed)           0.472    16.325    pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[1].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[1]_1[2]
    Routing       SLICE_X94Y40                                                      r  pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[1].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_i_2/I1
    Routing       SLICE_X94Y40         LUT2 (Prop_lut2_I1_O)        0.302    16.627 r  pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[1].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_i_2/O
                                       net (fo=1, routed)           0.000    16.627    pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[1].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_i_2_n_0
    Routing       SLICE_X94Y40                                                      r  pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[1].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry/S[2]
    Routing       SLICE_X94Y40         CARRY4 (Prop_carry4_S[2]_O[3])
                                                                    0.352    16.979 r  pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[1].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry/O[3]
                                       net (fo=2, routed)           0.594    17.572    pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[1].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__0[3]
    Routing       SLICE_X93Y41                                                      r  pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[1].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__19_carry_i_3/I0
    Routing       SLICE_X93Y41         LUT2 (Prop_lut2_I0_O)        0.307    17.879 r  pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[1].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__19_carry_i_3/O
                                       net (fo=1, routed)           0.000    17.879    pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[1].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__19_carry_i_3_n_0
    Routing       SLICE_X93Y41                                                      r  pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[1].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__19_carry/S[1]
    Routing       SLICE_X93Y41         CARRY4 (Prop_carry4_S[1]_O[2])
                                                                    0.580    18.459 r  pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[1].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__19_carry/O[2]
                                       net (fo=1, routed)           0.000    18.459    pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[1].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp22[2]
    Routing       SLICE_X93Y41         FDRE                                         r  pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[1].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][6]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_fpga_0 rise edge)
                                                                   33.000    33.000 r  
                  PS7_X0Y0             PS7                          0.000    33.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           1.088    34.088    pynqz2_i/ps7/inst/FCLK_CLK0
                  BUFGCTRL_X0Y16                                                    r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.179 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                                       net (fo=14631, routed)       1.621    35.800    pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[1].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
                  SLICE_X93Y41         FDRE                                         r  pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[1].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][6]/C
                                       clock pessimism              0.230    36.030    
                                       clock uncertainty           -0.496    35.534    
                  SLICE_X93Y41         FDRE (Setup_fdre_C_D)        0.062    35.596    pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[1].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][6]
  ---------------------------------------------------------------------------------
                                       required time                         35.596    
                                       arrival time                         -18.459    
  ---------------------------------------------------------------------------------
                                       slack                                 17.136    

Slack (MET) :             17.179ns  (required time - arrival time)
  Source:                 pynqz2_i/dtpu/dtpu_core/inst/cu/data_precision_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[4].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (clk_fpga_0 rise@33.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.377ns  (logic 2.919ns (18.983%)  route 12.458ns (81.017%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.791ns = ( 35.792 - 33.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.990ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_fpga_0 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           1.193     1.193    pynqz2_i/ps7/inst/FCLK_CLK0
                  BUFGCTRL_X0Y16                                                    r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                                       net (fo=14631, routed)       1.737     3.031    pynqz2_i/dtpu/dtpu_core/inst/cu/clk
                  SLICE_X88Y39         FDRE                                         r  pynqz2_i/dtpu/dtpu_core/inst/cu/data_precision_reg[1]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X88Y39         FDRE (Prop_fdre_C_Q)         0.456     3.487 r  pynqz2_i/dtpu/dtpu_core/inst/cu/data_precision_reg[1]/Q
                                       net (fo=317, routed)         8.793    12.280    pynqz2_i/dtpu/dtpu_core/inst/ls_array/ls_array_sv/ls_unit_weights[2].ls_unit_weights/i_primitive_0[1]
    Routing       SLICE_X50Y21                                                      r  pynqz2_i/dtpu/dtpu_core/inst/ls_array/ls_array_sv/ls_unit_weights[2].ls_unit_weights/rows[4].columns[0].mult_i_i_14/I2
    Routing       SLICE_X50Y21         LUT6 (Prop_lut6_I2_O)        0.124    12.404 r  pynqz2_i/dtpu/dtpu_core/inst/ls_array/ls_array_sv/ls_unit_weights[2].ls_unit_weights/rows[4].columns[0].mult_i_i_14/O
                                       net (fo=1, routed)           0.451    12.855    pynqz2_i/dtpu/dtpu_core/inst/cu/i_primitive_25
    Routing       SLICE_X51Y21                                                      r  pynqz2_i/dtpu/dtpu_core/inst/cu/rows[4].columns[0].mult_i_i_6/I5
    Routing       SLICE_X51Y21         LUT6 (Prop_lut6_I5_O)        0.124    12.979 r  pynqz2_i/dtpu/dtpu_core/inst/cu/rows[4].columns[0].mult_i_i_6/O
                                       net (fo=14, routed)          2.158    15.137    pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[4].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/B[2]
    Routing       SLICE_X95Y30                                                      r  pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[4].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/I0
    Routing       SLICE_X95Y30         LUT4 (Prop_lut4_I0_O)        0.124    15.261 r  pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[4].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                                       net (fo=1, routed)           0.000    15.261    pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[4].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig53_out
    Routing       SLICE_X95Y30                                                      r  pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[4].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/S[1]
    Routing       SLICE_X95Y30         CARRY4 (Prop_carry4_S[1]_O[2])
                                                                    0.580    15.841 r  pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[4].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/O[2]
                                       net (fo=1, routed)           0.495    16.336    pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[4].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[1]_1[2]
    Routing       SLICE_X94Y30                                                      r  pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[4].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_i_2/I1
    Routing       SLICE_X94Y30         LUT2 (Prop_lut2_I1_O)        0.302    16.638 r  pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[4].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_i_2/O
                                       net (fo=1, routed)           0.000    16.638    pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[4].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_i_2_n_0
    Routing       SLICE_X94Y30                                                      r  pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[4].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry/S[2]
    Routing       SLICE_X94Y30         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                                    0.380    17.018 r  pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[4].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry/CO[3]
                                       net (fo=1, routed)           0.000    17.018    pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[4].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_n_0
    Routing       SLICE_X94Y31                                                      r  pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[4].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__0/CI
    Routing       SLICE_X94Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                                    0.219    17.237 r  pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[4].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__0/O[0]
                                       net (fo=2, routed)           0.560    17.798    pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[4].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__0[4]
    Routing       SLICE_X93Y31                                                      r  pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[4].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__19_carry/DI[2]
    Routing       SLICE_X93Y31         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                                    0.610    18.408 r  pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[4].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__19_carry/O[3]
                                       net (fo=1, routed)           0.000    18.408    pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[4].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp22[3]
    Routing       SLICE_X93Y31         FDRE                                         r  pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[4].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][7]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_fpga_0 rise edge)
                                                                   33.000    33.000 r  
                  PS7_X0Y0             PS7                          0.000    33.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           1.088    34.088    pynqz2_i/ps7/inst/FCLK_CLK0
                  BUFGCTRL_X0Y16                                                    r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.179 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                                       net (fo=14631, routed)       1.612    35.792    pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[4].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
                  SLICE_X93Y31         FDRE                                         r  pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[4].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][7]/C
                                       clock pessimism              0.230    36.021    
                                       clock uncertainty           -0.496    35.525    
                  SLICE_X93Y31         FDRE (Setup_fdre_C_D)        0.062    35.587    pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[4].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][7]
  ---------------------------------------------------------------------------------
                                       required time                         35.587    
                                       arrival time                         -18.408    
  ---------------------------------------------------------------------------------
                                       slack                                 17.179    

Slack (MET) :             17.241ns  (required time - arrival time)
  Source:                 pynqz2_i/dtpu/dtpu_core/inst/cu/data_precision_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[4].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (clk_fpga_0 rise@33.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.315ns  (logic 2.949ns (19.256%)  route 12.366ns (80.744%))
  Logic Levels:           8  (CARRY4=3 LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.791ns = ( 35.792 - 33.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.990ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_fpga_0 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           1.193     1.193    pynqz2_i/ps7/inst/FCLK_CLK0
                  BUFGCTRL_X0Y16                                                    r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                                       net (fo=14631, routed)       1.737     3.031    pynqz2_i/dtpu/dtpu_core/inst/cu/clk
                  SLICE_X88Y39         FDRE                                         r  pynqz2_i/dtpu/dtpu_core/inst/cu/data_precision_reg[1]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X88Y39         FDRE (Prop_fdre_C_Q)         0.456     3.487 r  pynqz2_i/dtpu/dtpu_core/inst/cu/data_precision_reg[1]/Q
                                       net (fo=317, routed)         8.793    12.280    pynqz2_i/dtpu/dtpu_core/inst/ls_array/ls_array_sv/ls_unit_weights[2].ls_unit_weights/i_primitive_0[1]
    Routing       SLICE_X50Y21                                                      r  pynqz2_i/dtpu/dtpu_core/inst/ls_array/ls_array_sv/ls_unit_weights[2].ls_unit_weights/rows[4].columns[0].mult_i_i_14/I2
    Routing       SLICE_X50Y21         LUT6 (Prop_lut6_I2_O)        0.124    12.404 r  pynqz2_i/dtpu/dtpu_core/inst/ls_array/ls_array_sv/ls_unit_weights[2].ls_unit_weights/rows[4].columns[0].mult_i_i_14/O
                                       net (fo=1, routed)           0.451    12.855    pynqz2_i/dtpu/dtpu_core/inst/cu/i_primitive_25
    Routing       SLICE_X51Y21                                                      r  pynqz2_i/dtpu/dtpu_core/inst/cu/rows[4].columns[0].mult_i_i_6/I5
    Routing       SLICE_X51Y21         LUT6 (Prop_lut6_I5_O)        0.124    12.979 r  pynqz2_i/dtpu/dtpu_core/inst/cu/rows[4].columns[0].mult_i_i_6/O
                                       net (fo=14, routed)          2.158    15.137    pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[4].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/B[2]
    Routing       SLICE_X95Y30                                                      r  pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[4].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/I0
    Routing       SLICE_X95Y30         LUT4 (Prop_lut4_I0_O)        0.124    15.261 r  pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[4].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                                       net (fo=1, routed)           0.000    15.261    pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[4].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig53_out
    Routing       SLICE_X95Y30                                                      r  pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[4].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/S[1]
    Routing       SLICE_X95Y30         CARRY4 (Prop_carry4_S[1]_O[2])
                                                                    0.580    15.841 r  pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[4].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/O[2]
                                       net (fo=1, routed)           0.495    16.336    pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[4].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[1]_1[2]
    Routing       SLICE_X94Y30                                                      r  pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[4].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_i_2/I1
    Routing       SLICE_X94Y30         LUT2 (Prop_lut2_I1_O)        0.302    16.638 r  pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[4].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_i_2/O
                                       net (fo=1, routed)           0.000    16.638    pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[4].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_i_2_n_0
    Routing       SLICE_X94Y30                                                      r  pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[4].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry/S[2]
    Routing       SLICE_X94Y30         CARRY4 (Prop_carry4_S[2]_O[3])
                                                                    0.352    16.990 r  pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[4].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry/O[3]
                                       net (fo=2, routed)           0.468    17.459    pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[4].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__0[3]
    Routing       SLICE_X93Y31                                                      r  pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[4].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__19_carry_i_3/I0
    Routing       SLICE_X93Y31         LUT2 (Prop_lut2_I0_O)        0.307    17.766 r  pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[4].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__19_carry_i_3/O
                                       net (fo=1, routed)           0.000    17.766    pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[4].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__19_carry_i_3_n_0
    Routing       SLICE_X93Y31                                                      r  pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[4].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__19_carry/S[1]
    Routing       SLICE_X93Y31         CARRY4 (Prop_carry4_S[1]_O[2])
                                                                    0.580    18.346 r  pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[4].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__19_carry/O[2]
                                       net (fo=1, routed)           0.000    18.346    pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[4].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp22[2]
    Routing       SLICE_X93Y31         FDRE                                         r  pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[4].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][6]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_fpga_0 rise edge)
                                                                   33.000    33.000 r  
                  PS7_X0Y0             PS7                          0.000    33.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           1.088    34.088    pynqz2_i/ps7/inst/FCLK_CLK0
                  BUFGCTRL_X0Y16                                                    r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.179 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                                       net (fo=14631, routed)       1.612    35.792    pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[4].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
                  SLICE_X93Y31         FDRE                                         r  pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[4].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][6]/C
                                       clock pessimism              0.230    36.021    
                                       clock uncertainty           -0.496    35.525    
                  SLICE_X93Y31         FDRE (Setup_fdre_C_D)        0.062    35.587    pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[4].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][6]
  ---------------------------------------------------------------------------------
                                       required time                         35.587    
                                       arrival time                         -18.346    
  ---------------------------------------------------------------------------------
                                       slack                                 17.241    

Slack (MET) :             17.304ns  (required time - arrival time)
  Source:                 pynqz2_i/dtpu/dtpu_core/inst/cu/data_precision_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[6].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (clk_fpga_0 rise@33.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.255ns  (logic 3.142ns (20.597%)  route 12.113ns (79.403%))
  Logic Levels:           7  (CARRY4=3 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.794ns = ( 35.794 - 33.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.990ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_fpga_0 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           1.193     1.193    pynqz2_i/ps7/inst/FCLK_CLK0
                  BUFGCTRL_X0Y16                                                    r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                                       net (fo=14631, routed)       1.737     3.031    pynqz2_i/dtpu/dtpu_core/inst/cu/clk
                  SLICE_X88Y39         FDRE                                         r  pynqz2_i/dtpu/dtpu_core/inst/cu/data_precision_reg[1]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X88Y39         FDRE (Prop_fdre_C_Q)         0.456     3.487 r  pynqz2_i/dtpu/dtpu_core/inst/cu/data_precision_reg[1]/Q
                                       net (fo=317, routed)         8.409    11.896    pynqz2_i/dtpu/dtpu_core/inst/cu/data_precision_reg[3]_0[1]
    Routing       SLICE_X50Y21                                                      r  pynqz2_i/dtpu/dtpu_core/inst/cu/rows[6].columns[0].mult_i_i_7/I0
    Routing       SLICE_X50Y21         LUT6 (Prop_lut6_I0_O)        0.124    12.020 r  pynqz2_i/dtpu/dtpu_core/inst/cu/rows[6].columns[0].mult_i_i_7/O
                                       net (fo=20, routed)          2.488    14.508    pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[6].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/B[1]
    Routing       SLICE_X102Y28                                                     r  pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[6].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/I2
    Routing       SLICE_X102Y28        LUT4 (Prop_lut4_I2_O)        0.124    14.632 r  pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[6].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                                       net (fo=1, routed)           0.000    14.632    pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[6].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig80_out
    Routing       SLICE_X102Y28                                                     r  pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[6].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/S[1]
    Routing       SLICE_X102Y28        CARRY4 (Prop_carry4_S[1]_O[3])
                                                                    0.643    15.275 r  pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[6].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/O[3]
                                       net (fo=2, routed)           0.577    15.852    pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[6].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[0]_0[3]
    Routing       SLICE_X103Y29                                                     r  pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[6].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_i_3/I0
    Routing       SLICE_X103Y29        LUT2 (Prop_lut2_I0_O)        0.307    16.159 r  pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[6].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_i_3/O
                                       net (fo=1, routed)           0.000    16.159    pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[6].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_i_3_n_0
    Routing       SLICE_X103Y29                                                     r  pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[6].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry/S[1]
    Routing       SLICE_X103Y29        CARRY4 (Prop_carry4_S[1]_O[2])
                                                                    0.580    16.739 r  pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[6].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry/O[2]
                                       net (fo=2, routed)           0.639    17.378    pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[6].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__0[2]
    Routing       SLICE_X103Y31                                                     r  pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[6].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__19_carry_i_4/I0
    Routing       SLICE_X103Y31        LUT2 (Prop_lut2_I0_O)        0.302    17.680 r  pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[6].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__19_carry_i_4/O
                                       net (fo=1, routed)           0.000    17.680    pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[6].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__19_carry_i_4_n_0
    Routing       SLICE_X103Y31                                                     r  pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[6].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__19_carry/S[0]
    Routing       SLICE_X103Y31        CARRY4 (Prop_carry4_S[0]_O[3])
                                                                    0.606    18.286 r  pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[6].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__19_carry/O[3]
                                       net (fo=1, routed)           0.000    18.286    pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[6].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp22[3]
    Routing       SLICE_X103Y31        FDRE                                         r  pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[6].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][7]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_fpga_0 rise edge)
                                                                   33.000    33.000 r  
                  PS7_X0Y0             PS7                          0.000    33.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           1.088    34.088    pynqz2_i/ps7/inst/FCLK_CLK0
                  BUFGCTRL_X0Y16                                                    r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.179 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                                       net (fo=14631, routed)       1.615    35.794    pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[6].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
                  SLICE_X103Y31        FDRE                                         r  pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[6].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][7]/C
                                       clock pessimism              0.230    36.024    
                                       clock uncertainty           -0.496    35.528    
                  SLICE_X103Y31        FDRE (Setup_fdre_C_D)        0.062    35.590    pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[6].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][7]
  ---------------------------------------------------------------------------------
                                       required time                         35.590    
                                       arrival time                         -18.286    
  ---------------------------------------------------------------------------------
                                       slack                                 17.304    

Slack (MET) :             17.363ns  (required time - arrival time)
  Source:                 pynqz2_i/dtpu/dtpu_core/inst/cu/data_precision_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[6].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (clk_fpga_0 rise@33.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.196ns  (logic 3.083ns (20.289%)  route 12.113ns (79.711%))
  Logic Levels:           7  (CARRY4=3 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.794ns = ( 35.794 - 33.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.990ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_fpga_0 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           1.193     1.193    pynqz2_i/ps7/inst/FCLK_CLK0
                  BUFGCTRL_X0Y16                                                    r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                                       net (fo=14631, routed)       1.737     3.031    pynqz2_i/dtpu/dtpu_core/inst/cu/clk
                  SLICE_X88Y39         FDRE                                         r  pynqz2_i/dtpu/dtpu_core/inst/cu/data_precision_reg[1]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X88Y39         FDRE (Prop_fdre_C_Q)         0.456     3.487 r  pynqz2_i/dtpu/dtpu_core/inst/cu/data_precision_reg[1]/Q
                                       net (fo=317, routed)         8.409    11.896    pynqz2_i/dtpu/dtpu_core/inst/cu/data_precision_reg[3]_0[1]
    Routing       SLICE_X50Y21                                                      r  pynqz2_i/dtpu/dtpu_core/inst/cu/rows[6].columns[0].mult_i_i_7/I0
    Routing       SLICE_X50Y21         LUT6 (Prop_lut6_I0_O)        0.124    12.020 r  pynqz2_i/dtpu/dtpu_core/inst/cu/rows[6].columns[0].mult_i_i_7/O
                                       net (fo=20, routed)          2.488    14.508    pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[6].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/B[1]
    Routing       SLICE_X102Y28                                                     r  pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[6].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/I2
    Routing       SLICE_X102Y28        LUT4 (Prop_lut4_I2_O)        0.124    14.632 r  pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[6].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                                       net (fo=1, routed)           0.000    14.632    pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[6].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig80_out
    Routing       SLICE_X102Y28                                                     r  pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[6].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/S[1]
    Routing       SLICE_X102Y28        CARRY4 (Prop_carry4_S[1]_O[3])
                                                                    0.643    15.275 r  pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[6].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/O[3]
                                       net (fo=2, routed)           0.577    15.852    pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[6].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[0]_0[3]
    Routing       SLICE_X103Y29                                                     r  pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[6].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_i_3/I0
    Routing       SLICE_X103Y29        LUT2 (Prop_lut2_I0_O)        0.307    16.159 r  pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[6].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_i_3/O
                                       net (fo=1, routed)           0.000    16.159    pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[6].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_i_3_n_0
    Routing       SLICE_X103Y29                                                     r  pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[6].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry/S[1]
    Routing       SLICE_X103Y29        CARRY4 (Prop_carry4_S[1]_O[2])
                                                                    0.580    16.739 r  pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[6].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry/O[2]
                                       net (fo=2, routed)           0.639    17.378    pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[6].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__0[2]
    Routing       SLICE_X103Y31                                                     r  pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[6].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__19_carry_i_4/I0
    Routing       SLICE_X103Y31        LUT2 (Prop_lut2_I0_O)        0.302    17.680 r  pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[6].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__19_carry_i_4/O
                                       net (fo=1, routed)           0.000    17.680    pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[6].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__19_carry_i_4_n_0
    Routing       SLICE_X103Y31                                                     r  pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[6].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__19_carry/S[0]
    Routing       SLICE_X103Y31        CARRY4 (Prop_carry4_S[0]_O[2])
                                                                    0.547    18.227 r  pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[6].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__19_carry/O[2]
                                       net (fo=1, routed)           0.000    18.227    pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[6].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp22[2]
    Routing       SLICE_X103Y31        FDRE                                         r  pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[6].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][6]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_fpga_0 rise edge)
                                                                   33.000    33.000 r  
                  PS7_X0Y0             PS7                          0.000    33.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           1.088    34.088    pynqz2_i/ps7/inst/FCLK_CLK0
                  BUFGCTRL_X0Y16                                                    r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.179 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                                       net (fo=14631, routed)       1.615    35.794    pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[6].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
                  SLICE_X103Y31        FDRE                                         r  pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[6].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][6]/C
                                       clock pessimism              0.230    36.024    
                                       clock uncertainty           -0.496    35.528    
                  SLICE_X103Y31        FDRE (Setup_fdre_C_D)        0.062    35.590    pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[6].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][6]
  ---------------------------------------------------------------------------------
                                       required time                         35.590    
                                       arrival time                         -18.227    
  ---------------------------------------------------------------------------------
                                       slack                                 17.363    

Slack (MET) :             17.387ns  (required time - arrival time)
  Source:                 pynqz2_i/dtpu/dtpu_core/inst/cu/data_precision_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[4].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (clk_fpga_0 rise@33.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.169ns  (logic 2.685ns (17.701%)  route 12.484ns (82.299%))
  Logic Levels:           8  (CARRY4=3 LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.791ns = ( 35.792 - 33.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.990ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_fpga_0 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           1.193     1.193    pynqz2_i/ps7/inst/FCLK_CLK0
                  BUFGCTRL_X0Y16                                                    r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                                       net (fo=14631, routed)       1.737     3.031    pynqz2_i/dtpu/dtpu_core/inst/cu/clk
                  SLICE_X88Y39         FDRE                                         r  pynqz2_i/dtpu/dtpu_core/inst/cu/data_precision_reg[1]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X88Y39         FDRE (Prop_fdre_C_Q)         0.456     3.487 r  pynqz2_i/dtpu/dtpu_core/inst/cu/data_precision_reg[1]/Q
                                       net (fo=317, routed)         8.793    12.280    pynqz2_i/dtpu/dtpu_core/inst/ls_array/ls_array_sv/ls_unit_weights[2].ls_unit_weights/i_primitive_0[1]
    Routing       SLICE_X50Y21                                                      r  pynqz2_i/dtpu/dtpu_core/inst/ls_array/ls_array_sv/ls_unit_weights[2].ls_unit_weights/rows[4].columns[0].mult_i_i_14/I2
    Routing       SLICE_X50Y21         LUT6 (Prop_lut6_I2_O)        0.124    12.404 r  pynqz2_i/dtpu/dtpu_core/inst/ls_array/ls_array_sv/ls_unit_weights[2].ls_unit_weights/rows[4].columns[0].mult_i_i_14/O
                                       net (fo=1, routed)           0.451    12.855    pynqz2_i/dtpu/dtpu_core/inst/cu/i_primitive_25
    Routing       SLICE_X51Y21                                                      r  pynqz2_i/dtpu/dtpu_core/inst/cu/rows[4].columns[0].mult_i_i_6/I5
    Routing       SLICE_X51Y21         LUT6 (Prop_lut6_I5_O)        0.124    12.979 r  pynqz2_i/dtpu/dtpu_core/inst/cu/rows[4].columns[0].mult_i_i_6/O
                                       net (fo=14, routed)          2.158    15.137    pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[4].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/B[2]
    Routing       SLICE_X95Y30                                                      r  pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[4].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/I0
    Routing       SLICE_X95Y30         LUT4 (Prop_lut4_I0_O)        0.124    15.261 r  pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[4].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                                       net (fo=1, routed)           0.000    15.261    pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[4].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig53_out
    Routing       SLICE_X95Y30                                                      r  pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[4].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/S[1]
    Routing       SLICE_X95Y30         CARRY4 (Prop_carry4_S[1]_O[2])
                                                                    0.580    15.841 r  pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[4].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/O[2]
                                       net (fo=1, routed)           0.495    16.336    pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[4].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[1]_1[2]
    Routing       SLICE_X94Y30                                                      r  pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[4].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_i_2/I1
    Routing       SLICE_X94Y30         LUT2 (Prop_lut2_I1_O)        0.302    16.638 r  pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[4].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_i_2/O
                                       net (fo=1, routed)           0.000    16.638    pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[4].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_i_2_n_0
    Routing       SLICE_X94Y30                                                      r  pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[4].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry/S[2]
    Routing       SLICE_X94Y30         CARRY4 (Prop_carry4_S[2]_O[2])
                                                                    0.250    16.888 r  pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[4].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry/O[2]
                                       net (fo=2, routed)           0.586    17.475    pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[4].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__0[2]
    Routing       SLICE_X93Y31                                                      r  pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[4].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__19_carry_i_4/I0
    Routing       SLICE_X93Y31         LUT2 (Prop_lut2_I0_O)        0.301    17.776 r  pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[4].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__19_carry_i_4/O
                                       net (fo=1, routed)           0.000    17.776    pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[4].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__19_carry_i_4_n_0
    Routing       SLICE_X93Y31                                                      r  pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[4].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__19_carry/S[0]
    Routing       SLICE_X93Y31         CARRY4 (Prop_carry4_S[0]_O[1])
                                                                    0.424    18.200 r  pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[4].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__19_carry/O[1]
                                       net (fo=1, routed)           0.000    18.200    pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[4].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp22[1]
    Routing       SLICE_X93Y31         FDRE                                         r  pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[4].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][5]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_fpga_0 rise edge)
                                                                   33.000    33.000 r  
                  PS7_X0Y0             PS7                          0.000    33.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           1.088    34.088    pynqz2_i/ps7/inst/FCLK_CLK0
                  BUFGCTRL_X0Y16                                                    r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.179 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                                       net (fo=14631, routed)       1.612    35.792    pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[4].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
                  SLICE_X93Y31         FDRE                                         r  pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[4].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][5]/C
                                       clock pessimism              0.230    36.021    
                                       clock uncertainty           -0.496    35.525    
                  SLICE_X93Y31         FDRE (Setup_fdre_C_D)        0.062    35.587    pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[4].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][5]
  ---------------------------------------------------------------------------------
                                       required time                         35.587    
                                       arrival time                         -18.200    
  ---------------------------------------------------------------------------------
                                       slack                                 17.387    

Slack (MET) :             17.407ns  (required time - arrival time)
  Source:                 pynqz2_i/dtpu/dtpu_core/inst/cu/data_precision_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[1].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (clk_fpga_0 rise@33.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.157ns  (logic 2.685ns (17.714%)  route 12.472ns (82.286%))
  Logic Levels:           8  (CARRY4=3 LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.800ns = ( 35.800 - 33.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.990ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_fpga_0 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           1.193     1.193    pynqz2_i/ps7/inst/FCLK_CLK0
                  BUFGCTRL_X0Y16                                                    r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                                       net (fo=14631, routed)       1.737     3.031    pynqz2_i/dtpu/dtpu_core/inst/cu/clk
                  SLICE_X88Y39         FDRE                                         r  pynqz2_i/dtpu/dtpu_core/inst/cu/data_precision_reg[1]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X88Y39         FDRE (Prop_fdre_C_Q)         0.456     3.487 r  pynqz2_i/dtpu/dtpu_core/inst/cu/data_precision_reg[1]/Q
                                       net (fo=317, routed)         8.494    11.981    pynqz2_i/dtpu/dtpu_core/inst/ls_array/ls_array_sv/ls_unit_weights[0].ls_unit_weights/i_primitive_0[1]
    Routing       SLICE_X51Y20                                                      r  pynqz2_i/dtpu/dtpu_core/inst/ls_array/ls_array_sv/ls_unit_weights[0].ls_unit_weights/rows[1].columns[0].mult_i_i_14/I2
    Routing       SLICE_X51Y20         LUT6 (Prop_lut6_I2_O)        0.124    12.105 r  pynqz2_i/dtpu/dtpu_core/inst/ls_array/ls_array_sv/ls_unit_weights[0].ls_unit_weights/rows[1].columns[0].mult_i_i_14/O
                                       net (fo=1, routed)           0.433    12.538    pynqz2_i/dtpu/dtpu_core/inst/cu/i_primitive_1
    Routing       SLICE_X51Y20                                                      r  pynqz2_i/dtpu/dtpu_core/inst/cu/rows[1].columns[0].mult_i_i_6/I5
    Routing       SLICE_X51Y20         LUT6 (Prop_lut6_I5_O)        0.124    12.662 r  pynqz2_i/dtpu/dtpu_core/inst/cu/rows[1].columns[0].mult_i_i_6/O
                                       net (fo=14, routed)          2.487    15.149    pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[1].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/B[2]
    Routing       SLICE_X91Y40                                                      r  pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[1].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/I0
    Routing       SLICE_X91Y40         LUT4 (Prop_lut4_I0_O)        0.124    15.273 r  pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[1].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                                       net (fo=1, routed)           0.000    15.273    pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[1].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig53_out
    Routing       SLICE_X91Y40                                                      r  pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[1].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/S[1]
    Routing       SLICE_X91Y40         CARRY4 (Prop_carry4_S[1]_O[2])
                                                                    0.580    15.853 r  pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[1].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/O[2]
                                       net (fo=1, routed)           0.472    16.325    pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[1].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[1]_1[2]
    Routing       SLICE_X94Y40                                                      r  pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[1].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_i_2/I1
    Routing       SLICE_X94Y40         LUT2 (Prop_lut2_I1_O)        0.302    16.627 r  pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[1].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_i_2/O
                                       net (fo=1, routed)           0.000    16.627    pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[1].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_i_2_n_0
    Routing       SLICE_X94Y40                                                      r  pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[1].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry/S[2]
    Routing       SLICE_X94Y40         CARRY4 (Prop_carry4_S[2]_O[2])
                                                                    0.250    16.877 r  pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[1].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry/O[2]
                                       net (fo=2, routed)           0.586    17.463    pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[1].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__0[2]
    Routing       SLICE_X93Y41                                                      r  pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[1].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__19_carry_i_4/I0
    Routing       SLICE_X93Y41         LUT2 (Prop_lut2_I0_O)        0.301    17.764 r  pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[1].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__19_carry_i_4/O
                                       net (fo=1, routed)           0.000    17.764    pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[1].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__19_carry_i_4_n_0
    Routing       SLICE_X93Y41                                                      r  pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[1].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__19_carry/S[0]
    Routing       SLICE_X93Y41         CARRY4 (Prop_carry4_S[0]_O[1])
                                                                    0.424    18.188 r  pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[1].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__19_carry/O[1]
                                       net (fo=1, routed)           0.000    18.188    pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[1].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp22[1]
    Routing       SLICE_X93Y41         FDRE                                         r  pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[1].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][5]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_fpga_0 rise edge)
                                                                   33.000    33.000 r  
                  PS7_X0Y0             PS7                          0.000    33.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           1.088    34.088    pynqz2_i/ps7/inst/FCLK_CLK0
                  BUFGCTRL_X0Y16                                                    r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.179 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                                       net (fo=14631, routed)       1.621    35.800    pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[1].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
                  SLICE_X93Y41         FDRE                                         r  pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[1].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][5]/C
                                       clock pessimism              0.230    36.030    
                                       clock uncertainty           -0.496    35.534    
                  SLICE_X93Y41         FDRE (Setup_fdre_C_D)        0.062    35.596    pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[1].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][5]
  ---------------------------------------------------------------------------------
                                       required time                         35.596    
                                       arrival time                         -18.188    
  ---------------------------------------------------------------------------------
                                       slack                                 17.407    

Slack (MET) :             17.408ns  (required time - arrival time)
  Source:                 pynqz2_i/dtpu/dtpu_core/inst/cu/data_precision_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[3].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (clk_fpga_0 rise@33.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.146ns  (logic 2.605ns (17.200%)  route 12.541ns (82.800%))
  Logic Levels:           8  (CARRY4=3 LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.789ns = ( 35.790 - 33.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.990ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_fpga_0 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           1.193     1.193    pynqz2_i/ps7/inst/FCLK_CLK0
                  BUFGCTRL_X0Y16                                                    r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                                       net (fo=14631, routed)       1.737     3.031    pynqz2_i/dtpu/dtpu_core/inst/cu/clk
                  SLICE_X88Y39         FDRE                                         r  pynqz2_i/dtpu/dtpu_core/inst/cu/data_precision_reg[1]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X88Y39         FDRE (Prop_fdre_C_Q)         0.456     3.487 r  pynqz2_i/dtpu/dtpu_core/inst/cu/data_precision_reg[1]/Q
                                       net (fo=317, routed)         9.141    12.628    pynqz2_i/dtpu/dtpu_core/inst/ls_array/ls_array_sv/ls_unit_weights[0].ls_unit_weights/i_primitive_0[1]
    Routing       SLICE_X55Y24                                                      r  pynqz2_i/dtpu/dtpu_core/inst/ls_array/ls_array_sv/ls_unit_weights[0].ls_unit_weights/rows[3].columns[0].mult_i_i_12/I2
    Routing       SLICE_X55Y24         LUT6 (Prop_lut6_I2_O)        0.124    12.752 r  pynqz2_i/dtpu/dtpu_core/inst/ls_array/ls_array_sv/ls_unit_weights[0].ls_unit_weights/rows[3].columns[0].mult_i_i_12/O
                                       net (fo=1, routed)           0.404    13.156    pynqz2_i/dtpu/dtpu_core/inst/cu/i_primitive_19
    Routing       SLICE_X55Y23                                                      r  pynqz2_i/dtpu/dtpu_core/inst/cu/rows[3].columns[0].mult_i_i_4/I5
    Routing       SLICE_X55Y23         LUT6 (Prop_lut6_I5_O)        0.124    13.280 r  pynqz2_i/dtpu/dtpu_core/inst/cu/rows[3].columns[0].mult_i_i_4/O
                                       net (fo=12, routed)          1.926    15.206    pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[3].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/B[4]
    Routing       SLICE_X102Y25                                                     r  pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[3].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/I0
    Routing       SLICE_X102Y25        LUT4 (Prop_lut4_I0_O)        0.124    15.330 r  pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[3].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                                       net (fo=1, routed)           0.000    15.330    pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[3].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1_n_0
    Routing       SLICE_X102Y25                                                     r  pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[3].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/S[1]
    Routing       SLICE_X102Y25        CARRY4 (Prop_carry4_S[1]_O[2])
                                                                    0.578    15.908 r  pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[3].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/O[2]
                                       net (fo=2, routed)           0.510    16.418    pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[3].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[2]_2[2]
    Routing       SLICE_X103Y25                                                     r  pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[3].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__15_carry_i_2/I0
    Routing       SLICE_X103Y25        LUT2 (Prop_lut2_I0_O)        0.301    16.719 r  pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[3].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__15_carry_i_2/O
                                       net (fo=1, routed)           0.000    16.719    pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[3].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__15_carry_i_2_n_0
    Routing       SLICE_X103Y25                                                     r  pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[3].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__15_carry/S[0]
    Routing       SLICE_X103Y25        CARRY4 (Prop_carry4_S[0]_O[0])
                                                                    0.247    16.966 r  pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[3].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__15_carry/O[0]
                                       net (fo=1, routed)           0.560    17.526    pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[3].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp20[0]
    Routing       SLICE_X103Y26                                                     r  pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[3].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__19_carry_i_2/I1
    Routing       SLICE_X103Y26        LUT2 (Prop_lut2_I1_O)        0.299    17.825 r  pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[3].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__19_carry_i_2/O
                                       net (fo=1, routed)           0.000    17.825    pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[3].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__19_carry_i_2_n_0
    Routing       SLICE_X103Y26                                                     r  pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[3].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__19_carry/S[2]
    Routing       SLICE_X103Y26        CARRY4 (Prop_carry4_S[2]_O[3])
                                                                    0.352    18.177 r  pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[3].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__19_carry/O[3]
                                       net (fo=1, routed)           0.000    18.177    pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[3].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp22[3]
    Routing       SLICE_X103Y26        FDRE                                         r  pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[3].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][7]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_fpga_0 rise edge)
                                                                   33.000    33.000 r  
                  PS7_X0Y0             PS7                          0.000    33.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           1.088    34.088    pynqz2_i/ps7/inst/FCLK_CLK0
                  BUFGCTRL_X0Y16                                                    r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.179 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                                       net (fo=14631, routed)       1.610    35.790    pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[3].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
                  SLICE_X103Y26        FDRE                                         r  pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[3].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][7]/C
                                       clock pessimism              0.230    36.019    
                                       clock uncertainty           -0.496    35.523    
                  SLICE_X103Y26        FDRE (Setup_fdre_C_D)        0.062    35.585    pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[3].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][7]
  ---------------------------------------------------------------------------------
                                       required time                         35.585    
                                       arrival time                         -18.177    
  ---------------------------------------------------------------------------------
                                       slack                                 17.408    

Slack (MET) :             17.486ns  (required time - arrival time)
  Source:                 pynqz2_i/dtpu/dtpu_core/inst/cu/data_precision_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[6].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (clk_fpga_0 rise@33.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.073ns  (logic 2.960ns (19.638%)  route 12.113ns (80.362%))
  Logic Levels:           7  (CARRY4=3 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.794ns = ( 35.794 - 33.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.990ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_fpga_0 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           1.193     1.193    pynqz2_i/ps7/inst/FCLK_CLK0
                  BUFGCTRL_X0Y16                                                    r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                                       net (fo=14631, routed)       1.737     3.031    pynqz2_i/dtpu/dtpu_core/inst/cu/clk
                  SLICE_X88Y39         FDRE                                         r  pynqz2_i/dtpu/dtpu_core/inst/cu/data_precision_reg[1]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X88Y39         FDRE (Prop_fdre_C_Q)         0.456     3.487 r  pynqz2_i/dtpu/dtpu_core/inst/cu/data_precision_reg[1]/Q
                                       net (fo=317, routed)         8.409    11.896    pynqz2_i/dtpu/dtpu_core/inst/cu/data_precision_reg[3]_0[1]
    Routing       SLICE_X50Y21                                                      r  pynqz2_i/dtpu/dtpu_core/inst/cu/rows[6].columns[0].mult_i_i_7/I0
    Routing       SLICE_X50Y21         LUT6 (Prop_lut6_I0_O)        0.124    12.020 r  pynqz2_i/dtpu/dtpu_core/inst/cu/rows[6].columns[0].mult_i_i_7/O
                                       net (fo=20, routed)          2.488    14.508    pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[6].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/B[1]
    Routing       SLICE_X102Y28                                                     r  pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[6].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/I2
    Routing       SLICE_X102Y28        LUT4 (Prop_lut4_I2_O)        0.124    14.632 r  pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[6].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                                       net (fo=1, routed)           0.000    14.632    pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[6].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig80_out
    Routing       SLICE_X102Y28                                                     r  pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[6].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/S[1]
    Routing       SLICE_X102Y28        CARRY4 (Prop_carry4_S[1]_O[3])
                                                                    0.643    15.275 r  pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[6].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/O[3]
                                       net (fo=2, routed)           0.577    15.852    pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[6].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[0]_0[3]
    Routing       SLICE_X103Y29                                                     r  pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[6].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_i_3/I0
    Routing       SLICE_X103Y29        LUT2 (Prop_lut2_I0_O)        0.307    16.159 r  pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[6].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_i_3/O
                                       net (fo=1, routed)           0.000    16.159    pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[6].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_i_3_n_0
    Routing       SLICE_X103Y29                                                     r  pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[6].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry/S[1]
    Routing       SLICE_X103Y29        CARRY4 (Prop_carry4_S[1]_O[2])
                                                                    0.580    16.739 r  pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[6].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry/O[2]
                                       net (fo=2, routed)           0.639    17.378    pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[6].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__0[2]
    Routing       SLICE_X103Y31                                                     r  pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[6].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__19_carry_i_4/I0
    Routing       SLICE_X103Y31        LUT2 (Prop_lut2_I0_O)        0.302    17.680 r  pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[6].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__19_carry_i_4/O
                                       net (fo=1, routed)           0.000    17.680    pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[6].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__19_carry_i_4_n_0
    Routing       SLICE_X103Y31                                                     r  pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[6].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__19_carry/S[0]
    Routing       SLICE_X103Y31        CARRY4 (Prop_carry4_S[0]_O[1])
                                                                    0.424    18.104 r  pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[6].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__19_carry/O[1]
                                       net (fo=1, routed)           0.000    18.104    pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[6].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp22[1]
    Routing       SLICE_X103Y31        FDRE                                         r  pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[6].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][5]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_fpga_0 rise edge)
                                                                   33.000    33.000 r  
                  PS7_X0Y0             PS7                          0.000    33.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           1.088    34.088    pynqz2_i/ps7/inst/FCLK_CLK0
                  BUFGCTRL_X0Y16                                                    r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.179 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                                       net (fo=14631, routed)       1.615    35.794    pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[6].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
                  SLICE_X103Y31        FDRE                                         r  pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[6].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][5]/C
                                       clock pessimism              0.230    36.024    
                                       clock uncertainty           -0.496    35.528    
                  SLICE_X103Y31        FDRE (Setup_fdre_C_D)        0.062    35.590    pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[6].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][5]
  ---------------------------------------------------------------------------------
                                       required time                         35.590    
                                       arrival time                         -18.104    
  ---------------------------------------------------------------------------------
                                       slack                                 17.486    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SAME_WIDTH_GEN.FIFO_I/NEW_INTRO.BRAM_MEM_GEN.FIF_BMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SAME_WIDTH_GEN.FIFO_I/NEW_INTRO.BRAM_MEM_GEN.FIF_BMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.280%)  route 0.218ns (60.720%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.035ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_fpga_0 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           0.310     0.310    pynqz2_i/ps7/inst/FCLK_CLK0
                  BUFGCTRL_X0Y16                                                    r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                                       net (fo=14631, routed)       0.554     0.890    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SAME_WIDTH_GEN.FIFO_I/NEW_INTRO.BRAM_MEM_GEN.FIF_BMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/aclk
                  SLICE_X51Y14         FDCE                                         r  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SAME_WIDTH_GEN.FIFO_I/NEW_INTRO.BRAM_MEM_GEN.FIF_BMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X51Y14         FDCE (Prop_fdce_C_Q)         0.141     1.031 r  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SAME_WIDTH_GEN.FIFO_I/NEW_INTRO.BRAM_MEM_GEN.FIF_BMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/Q
                                       net (fo=2, routed)           0.218     1.248    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SAME_WIDTH_GEN.FIFO_I/NEW_INTRO.BRAM_MEM_GEN.FIF_BMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[9]_0[3]
    Routing       SLICE_X48Y15         FDCE                                         r  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SAME_WIDTH_GEN.FIFO_I/NEW_INTRO.BRAM_MEM_GEN.FIF_BMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_fpga_0 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           0.337     0.337    pynqz2_i/ps7/inst/FCLK_CLK0
                  BUFGCTRL_X0Y16                                                    r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                                       net (fo=14631, routed)       0.823     1.189    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SAME_WIDTH_GEN.FIFO_I/NEW_INTRO.BRAM_MEM_GEN.FIF_BMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/aclk
                  SLICE_X48Y15         FDCE                                         r  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SAME_WIDTH_GEN.FIFO_I/NEW_INTRO.BRAM_MEM_GEN.FIF_BMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                                       clock pessimism             -0.035     1.154    
                  SLICE_X48Y15         FDCE (Hold_fdce_C_D)         0.070     1.224    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SAME_WIDTH_GEN.FIFO_I/NEW_INTRO.BRAM_MEM_GEN.FIF_BMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  ---------------------------------------------------------------------------------
                                       required time                         -1.224    
                                       arrival time                           1.248    
  ---------------------------------------------------------------------------------
                                       slack                                  0.025    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 pynqz2_i/axi_dma_csr_mem/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            pynqz2_i/axi_dma_csr_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.128ns (41.994%)  route 0.177ns (58.006%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.173ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.035ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_fpga_0 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           0.310     0.310    pynqz2_i/ps7/inst/FCLK_CLK0
                  BUFGCTRL_X0Y16                                                    r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                                       net (fo=14631, routed)       0.546     0.882    pynqz2_i/axi_dma_csr_mem/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/s_axi_lite_aclk
                  SLICE_X47Y77         FDRE                                         r  pynqz2_i/axi_dma_csr_mem/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[48]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X47Y77         FDRE (Prop_fdre_C_Q)         0.128     1.010 r  pynqz2_i/axi_dma_csr_mem/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[48]/Q
                                       net (fo=1, routed)           0.177     1.186    pynqz2_i/axi_dma_csr_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/D[29]
    Routing       SLICE_X51Y77         FDRE                                         r  pynqz2_i/axi_dma_csr_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[48]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_fpga_0 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           0.337     0.337    pynqz2_i/ps7/inst/FCLK_CLK0
                  BUFGCTRL_X0Y16                                                    r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                                       net (fo=14631, routed)       0.807     1.173    pynqz2_i/axi_dma_csr_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_mm2s_aclk
                  SLICE_X51Y77         FDRE                                         r  pynqz2_i/axi_dma_csr_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[48]/C
                                       clock pessimism             -0.035     1.138    
                  SLICE_X51Y77         FDRE (Hold_fdre_C_D)         0.018     1.156    pynqz2_i/axi_dma_csr_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[48]
  ---------------------------------------------------------------------------------
                                       required time                         -1.156    
                                       arrival time                           1.186    
  ---------------------------------------------------------------------------------
                                       slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 pynqz2_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            pynqz2_i/smartconnect_0/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.148ns (47.479%)  route 0.164ns (52.521%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.030ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_fpga_0 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           0.310     0.310    pynqz2_i/ps7/inst/FCLK_CLK0
                  BUFGCTRL_X0Y16                                                    r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                                       net (fo=14631, routed)       0.557     0.893    pynqz2_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clka
                  SLICE_X42Y50         FDRE                                         r  pynqz2_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[30]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X42Y50         FDRE (Prop_fdre_C_Q)         0.148     1.041 r  pynqz2_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[30]/Q
                                       net (fo=1, routed)           0.164     1.204    pynqz2_i/smartconnect_0/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/s_sc_payld[29]
    Routing       SLICE_X46Y49         FDRE                                         r  pynqz2_i/smartconnect_0/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][30]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_fpga_0 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           0.337     0.337    pynqz2_i/ps7/inst/FCLK_CLK0
                  BUFGCTRL_X0Y16                                                    r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                                       net (fo=14631, routed)       0.830     1.196    pynqz2_i/smartconnect_0/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
                  SLICE_X46Y49         FDRE                                         r  pynqz2_i/smartconnect_0/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][30]/C
                                       clock pessimism             -0.030     1.166    
                  SLICE_X46Y49         FDRE (Hold_fdre_C_D)         0.007     1.173    pynqz2_i/smartconnect_0/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][30]
  ---------------------------------------------------------------------------------
                                       required time                         -1.173    
                                       arrival time                           1.204    
  ---------------------------------------------------------------------------------
                                       slack                                  0.031    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 pynqz2_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[136]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            pynqz2_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.s_axi_awcache_d_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.148ns (44.188%)  route 0.187ns (55.812%))
  Logic Levels:           0  
  Clock Path Skew:        0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.030ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_fpga_0 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           0.310     0.310    pynqz2_i/ps7/inst/FCLK_CLK0
                  BUFGCTRL_X0Y16                                                    r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                                       net (fo=14631, routed)       0.577     0.913    pynqz2_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clka
                  SLICE_X30Y50         FDRE                                         r  pynqz2_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[136]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X30Y50         FDRE (Prop_fdre_C_Q)         0.148     1.061 r  pynqz2_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[136]/Q
                                       net (fo=3, routed)           0.187     1.248    pynqz2_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/s_axi_awcache[0]
    Routing       SLICE_X31Y49         FDRE                                         r  pynqz2_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.s_axi_awcache_d_reg[0]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_fpga_0 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           0.337     0.337    pynqz2_i/ps7/inst/FCLK_CLK0
                  BUFGCTRL_X0Y16                                                    r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                                       net (fo=14631, routed)       0.859     1.225    pynqz2_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aclk
                  SLICE_X31Y49         FDRE                                         r  pynqz2_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.s_axi_awcache_d_reg[0]/C
                                       clock pessimism             -0.030     1.195    
                  SLICE_X31Y49         FDRE (Hold_fdre_C_D)         0.017     1.212    pynqz2_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.s_axi_awcache_d_reg[0]
  ---------------------------------------------------------------------------------
                                       required time                         -1.212    
                                       arrival time                           1.248    
  ---------------------------------------------------------------------------------
                                       slack                                  0.036    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 pynqz2_i/smartconnect_0/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][72]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            pynqz2_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.284ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_fpga_0 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           0.310     0.310    pynqz2_i/ps7/inst/FCLK_CLK0
                  BUFGCTRL_X0Y16                                                    r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                                       net (fo=14631, routed)       0.559     0.895    pynqz2_i/smartconnect_0/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
                  SLICE_X35Y51         FDRE                                         r  pynqz2_i/smartconnect_0/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][72]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X35Y51         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  pynqz2_i/smartconnect_0/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][72]/Q
                                       net (fo=1, routed)           0.056     1.091    pynqz2_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/DIA0
    Routing       SLICE_X34Y51         RAMD32                                       r  pynqz2_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMA/I
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_fpga_0 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           0.337     0.337    pynqz2_i/ps7/inst/FCLK_CLK0
                  BUFGCTRL_X0Y16                                                    r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                                       net (fo=14631, routed)       0.826     1.192    pynqz2_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/WCLK
                  SLICE_X34Y51         RAMD32                                       r  pynqz2_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMA/CLK
                                       clock pessimism             -0.284     0.908    
                  SLICE_X34Y51         RAMD32 (Hold_ramd32_CLK_I)
                                                                    0.147     1.055    pynqz2_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMA
  ---------------------------------------------------------------------------------
                                       required time                         -1.055    
                                       arrival time                           1.091    
  ---------------------------------------------------------------------------------
                                       slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 pynqz2_i/smartconnect_0/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][138]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            pynqz2_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_138_143/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.284ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_fpga_0 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           0.310     0.310    pynqz2_i/ps7/inst/FCLK_CLK0
                  BUFGCTRL_X0Y16                                                    r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                                       net (fo=14631, routed)       0.553     0.889    pynqz2_i/smartconnect_0/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
                  SLICE_X47Y62         FDRE                                         r  pynqz2_i/smartconnect_0/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][138]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X47Y62         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  pynqz2_i/smartconnect_0/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][138]/Q
                                       net (fo=1, routed)           0.056     1.085    pynqz2_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_138_143/DIA0
    Routing       SLICE_X46Y62         RAMD32                                       r  pynqz2_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_138_143/RAMA/I
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_fpga_0 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           0.337     0.337    pynqz2_i/ps7/inst/FCLK_CLK0
                  BUFGCTRL_X0Y16                                                    r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                                       net (fo=14631, routed)       0.820     1.186    pynqz2_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_138_143/WCLK
                  SLICE_X46Y62         RAMD32                                       r  pynqz2_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_138_143/RAMA/CLK
                                       clock pessimism             -0.284     0.902    
                  SLICE_X46Y62         RAMD32 (Hold_ramd32_CLK_I)
                                                                    0.147     1.049    pynqz2_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_138_143/RAMA
  ---------------------------------------------------------------------------------
                                       required time                         -1.049    
                                       arrival time                           1.085    
  ---------------------------------------------------------------------------------
                                       slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 pynqz2_i/smartconnect_0/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][78]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            pynqz2_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.285ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_fpga_0 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           0.310     0.310    pynqz2_i/ps7/inst/FCLK_CLK0
                  BUFGCTRL_X0Y16                                                    r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                                       net (fo=14631, routed)       0.551     0.887    pynqz2_i/smartconnect_0/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
                  SLICE_X51Y59         FDRE                                         r  pynqz2_i/smartconnect_0/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][78]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X51Y59         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  pynqz2_i/smartconnect_0/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][78]/Q
                                       net (fo=1, routed)           0.056     1.083    pynqz2_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/DIA0
    Routing       SLICE_X50Y59         RAMD32                                       r  pynqz2_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMA/I
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_fpga_0 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           0.337     0.337    pynqz2_i/ps7/inst/FCLK_CLK0
                  BUFGCTRL_X0Y16                                                    r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                                       net (fo=14631, routed)       0.819     1.185    pynqz2_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/WCLK
                  SLICE_X50Y59         RAMD32                                       r  pynqz2_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMA/CLK
                                       clock pessimism             -0.285     0.900    
                  SLICE_X50Y59         RAMD32 (Hold_ramd32_CLK_I)
                                                                    0.147     1.047    pynqz2_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMA
  ---------------------------------------------------------------------------------
                                       required time                         -1.047    
                                       arrival time                           1.083    
  ---------------------------------------------------------------------------------
                                       slack                                  0.037    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 pynqz2_i/axi_dma_weight_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            pynqz2_i/axi_dma_weight_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.186ns (47.913%)  route 0.202ns (52.087%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_fpga_0 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           0.310     0.310    pynqz2_i/ps7/inst/FCLK_CLK0
                  BUFGCTRL_X0Y16                                                    r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                                       net (fo=14631, routed)       0.556     0.891    pynqz2_i/axi_dma_weight_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/m_axi_mm2s_aclk
                  SLICE_X49Y33         FDRE                                         r  pynqz2_i/axi_dma_weight_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][5]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X49Y33         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  pynqz2_i/axi_dma_weight_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][5]/Q
                                       net (fo=1, routed)           0.202     1.235    pynqz2_i/axi_dma_weight_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_21[5]
    Routing       SLICE_X52Y32                                                      r  pynqz2_i/axi_dma_weight_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[0].sig_output_data_reg[0][5]_i_1/I4
    Routing       SLICE_X52Y32         LUT5 (Prop_lut5_I4_O)        0.045     1.280 r  pynqz2_i/axi_dma_weight_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[0].sig_output_data_reg[0][5]_i_1/O
                                       net (fo=1, routed)           0.000     1.280    pynqz2_i/axi_dma_weight_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/sig_final_mux_bus[0]__0[5]
    Routing       SLICE_X52Y32         FDRE                                         r  pynqz2_i/axi_dma_weight_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][5]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_fpga_0 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           0.337     0.337    pynqz2_i/ps7/inst/FCLK_CLK0
                  BUFGCTRL_X0Y16                                                    r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                                       net (fo=14631, routed)       0.817     1.183    pynqz2_i/axi_dma_weight_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/m_axi_mm2s_aclk
                  SLICE_X52Y32         FDRE                                         r  pynqz2_i/axi_dma_weight_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][5]/C
                                       clock pessimism             -0.035     1.148    
                  SLICE_X52Y32         FDRE (Hold_fdre_C_D)         0.092     1.240    pynqz2_i/axi_dma_weight_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][5]
  ---------------------------------------------------------------------------------
                                       required time                         -1.240    
                                       arrival time                           1.280    
  ---------------------------------------------------------------------------------
                                       slack                                  0.040    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 pynqz2_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/skid_buffer_reg[1070]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            pynqz2_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/m_vector_i_reg[1070]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.186ns (48.245%)  route 0.200ns (51.755%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.030ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_fpga_0 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           0.310     0.310    pynqz2_i/ps7/inst/FCLK_CLK0
                  BUFGCTRL_X0Y16                                                    r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                                       net (fo=14631, routed)       0.591     0.927    pynqz2_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/aclk
                  SLICE_X29Y49         FDRE                                         r  pynqz2_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/skid_buffer_reg[1070]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X29Y49         FDRE (Prop_fdre_C_Q)         0.141     1.068 r  pynqz2_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/skid_buffer_reg[1070]/Q
                                       net (fo=1, routed)           0.200     1.267    pynqz2_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/skid_buffer_reg_n_0_[1070]
    Routing       SLICE_X29Y50                                                      r  pynqz2_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/m_vector_i[1070]_i_1__3/I3
    Routing       SLICE_X29Y50         LUT5 (Prop_lut5_I3_O)        0.045     1.312 r  pynqz2_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/m_vector_i[1070]_i_1__3/O
                                       net (fo=1, routed)           0.000     1.312    pynqz2_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/m_vector_i[1070]_i_1__3_n_0
    Routing       SLICE_X29Y50         FDRE                                         r  pynqz2_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/m_vector_i_reg[1070]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_fpga_0 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           0.337     0.337    pynqz2_i/ps7/inst/FCLK_CLK0
                  BUFGCTRL_X0Y16                                                    r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                                       net (fo=14631, routed)       0.845     1.211    pynqz2_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/aclk
                  SLICE_X29Y50         FDRE                                         r  pynqz2_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/m_vector_i_reg[1070]/C
                                       clock pessimism             -0.030     1.181    
                  SLICE_X29Y50         FDRE (Hold_fdre_C_D)         0.091     1.272    pynqz2_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/m_vector_i_reg[1070]
  ---------------------------------------------------------------------------------
                                       required time                         -1.272    
                                       arrival time                           1.312    
  ---------------------------------------------------------------------------------
                                       slack                                  0.040    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 pynqz2_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[66]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            pynqz2_i/smartconnect_0/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][66]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.148ns (44.476%)  route 0.185ns (55.524%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.030ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_fpga_0 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           0.310     0.310    pynqz2_i/ps7/inst/FCLK_CLK0
                  BUFGCTRL_X0Y16                                                    r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                                       net (fo=14631, routed)       0.557     0.893    pynqz2_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clka
                  SLICE_X42Y51         FDRE                                         r  pynqz2_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[66]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X42Y51         FDRE (Prop_fdre_C_Q)         0.148     1.041 r  pynqz2_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[66]/Q
                                       net (fo=1, routed)           0.185     1.225    pynqz2_i/smartconnect_0/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/s_sc_payld[65]
    Routing       SLICE_X44Y49         FDRE                                         r  pynqz2_i/smartconnect_0/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][66]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_fpga_0 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           0.337     0.337    pynqz2_i/ps7/inst/FCLK_CLK0
                  BUFGCTRL_X0Y16                                                    r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                                       net (fo=14631, routed)       0.830     1.196    pynqz2_i/smartconnect_0/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
                  SLICE_X44Y49         FDRE                                         r  pynqz2_i/smartconnect_0/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][66]/C
                                       clock pessimism             -0.030     1.166    
                  SLICE_X44Y49         FDRE (Hold_fdre_C_D)         0.019     1.185    pynqz2_i/smartconnect_0/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][66]
  ---------------------------------------------------------------------------------
                                       required time                         -1.185    
                                       arrival time                           1.225    
  ---------------------------------------------------------------------------------
                                       slack                                  0.040    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         33.000      29.000     XADC_X0Y0     pynqz2_i/monitor/inst/AXI_XADC_CORE_I/XADC_INST/DCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         33.000      30.056     RAMB36_X4Y9   pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/LINEAR_BANK_GEN.MEM_I/ARG_MEM_I/SAME_WIDTH_GEN.BANK_I/ONE_COL_GEN.MEM_BANK_GEN[0].BRAM_7_SERIES.bram.BRAM_I/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         33.000      30.056     RAMB36_X4Y9   pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/LINEAR_BANK_GEN.MEM_I/ARG_MEM_I/SAME_WIDTH_GEN.BANK_I/ONE_COL_GEN.MEM_BANK_GEN[0].BRAM_7_SERIES.bram.BRAM_I/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         33.000      30.056     RAMB36_X3Y4   pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/LINEAR_BANK_GEN.MEM_I/ARG_MEM_I/SAME_WIDTH_GEN.BANK_I/ONE_COL_GEN.MEM_BANK_GEN[0].BRAM_7_SERIES.bram.BRAM_I/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         33.000      30.056     RAMB36_X3Y4   pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/LINEAR_BANK_GEN.MEM_I/ARG_MEM_I/SAME_WIDTH_GEN.BANK_I/ONE_COL_GEN.MEM_BANK_GEN[0].BRAM_7_SERIES.bram.BRAM_I/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         33.000      30.056     RAMB36_X3Y6   pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/LINEAR_BANK_GEN.MEM_I/ARG_MEM_I/SAME_WIDTH_GEN.BANK_I/ONE_COL_GEN.MEM_BANK_GEN[1].BRAM_7_SERIES.bram.BRAM_I/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         33.000      30.056     RAMB36_X3Y6   pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/LINEAR_BANK_GEN.MEM_I/ARG_MEM_I/SAME_WIDTH_GEN.BANK_I/ONE_COL_GEN.MEM_BANK_GEN[1].BRAM_7_SERIES.bram.BRAM_I/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         33.000      30.056     RAMB36_X3Y7   pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/LINEAR_BANK_GEN.MEM_I/ARG_MEM_I/SAME_WIDTH_GEN.BANK_I/ONE_COL_GEN.MEM_BANK_GEN[2].BRAM_7_SERIES.bram.BRAM_I/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         33.000      30.056     RAMB36_X3Y7   pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/LINEAR_BANK_GEN.MEM_I/ARG_MEM_I/SAME_WIDTH_GEN.BANK_I/ONE_COL_GEN.MEM_BANK_GEN[2].BRAM_7_SERIES.bram.BRAM_I/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         33.000      30.056     RAMB36_X3Y5   pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/LINEAR_BANK_GEN.MEM_I/ARG_MEM_I/SAME_WIDTH_GEN.BANK_I/ONE_COL_GEN.MEM_BANK_GEN[3].BRAM_7_SERIES.bram.BRAM_I/CLKARDCLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         16.500      15.250     SLICE_X14Y41  pynqz2_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         16.500      15.250     SLICE_X14Y41  pynqz2_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         16.500      15.250     SLICE_X14Y41  pynqz2_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         16.500      15.250     SLICE_X14Y41  pynqz2_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         16.500      15.250     SLICE_X14Y41  pynqz2_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         16.500      15.250     SLICE_X14Y41  pynqz2_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         16.500      15.250     SLICE_X14Y41  pynqz2_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         16.500      15.250     SLICE_X14Y41  pynqz2_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         16.500      15.250     SLICE_X20Y43  pynqz2_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         16.500      15.250     SLICE_X20Y43  pynqz2_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         16.500      15.250     SLICE_X46Y58  pynqz2_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         16.500      15.250     SLICE_X46Y58  pynqz2_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         16.500      15.250     SLICE_X46Y58  pynqz2_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         16.500      15.250     SLICE_X46Y58  pynqz2_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         16.500      15.250     SLICE_X46Y58  pynqz2_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         16.500      15.250     SLICE_X46Y58  pynqz2_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         16.500      15.250     SLICE_X46Y58  pynqz2_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         16.500      15.250     SLICE_X46Y58  pynqz2_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         16.500      15.250     SLICE_X46Y61  pynqz2_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         16.500      15.250     SLICE_X46Y61  pynqz2_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       29.234ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.164ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.234ns  (required time - arrival time)
  Source:                 pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/ap_rst_fb_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/oarg_sw_length_we_i_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (clk_fpga_0 rise@33.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.883ns  (logic 0.518ns (17.969%)  route 2.365ns (82.031%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.720ns = ( 35.720 - 33.000 ) 
    Source Clock Delay      (SCD):    2.931ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.990ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_fpga_0 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           1.193     1.193    pynqz2_i/ps7/inst/FCLK_CLK0
                  BUFGCTRL_X0Y16                                                    r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                                       net (fo=14631, routed)       1.637     2.931    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/s_axi_aclk
                  SLICE_X50Y90         FDPE                                         r  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/ap_rst_fb_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X50Y90         FDPE (Prop_fdpe_C_Q)         0.518     3.449 f  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/ap_rst_fb_reg/Q
                                       net (fo=47, routed)          2.365     5.814    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/axi_ap_rst
    Routing       SLICE_X80Y87         FDCE                                         f  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/oarg_sw_length_we_i_reg[3]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_fpga_0 rise edge)
                                                                   33.000    33.000 r  
                  PS7_X0Y0             PS7                          0.000    33.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           1.088    34.088    pynqz2_i/ps7/inst/FCLK_CLK0
                  BUFGCTRL_X0Y16                                                    r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.179 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                                       net (fo=14631, routed)       1.541    35.720    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/s_axi_aclk
                  SLICE_X80Y87         FDCE                                         r  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/oarg_sw_length_we_i_reg[3]/C
                                       clock pessimism              0.229    35.949    
                                       clock uncertainty           -0.496    35.453    
                  SLICE_X80Y87         FDCE (Recov_fdce_C_CLR)     -0.405    35.048    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/oarg_sw_length_we_i_reg[3]
  ---------------------------------------------------------------------------------
                                       required time                         35.048    
                                       arrival time                          -5.814    
  ---------------------------------------------------------------------------------
                                       slack                                 29.234    

Slack (MET) :             29.234ns  (required time - arrival time)
  Source:                 pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/ap_rst_fb_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/oarg_sw_length_we_i_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (clk_fpga_0 rise@33.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.883ns  (logic 0.518ns (17.969%)  route 2.365ns (82.031%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.720ns = ( 35.720 - 33.000 ) 
    Source Clock Delay      (SCD):    2.931ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.990ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_fpga_0 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           1.193     1.193    pynqz2_i/ps7/inst/FCLK_CLK0
                  BUFGCTRL_X0Y16                                                    r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                                       net (fo=14631, routed)       1.637     2.931    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/s_axi_aclk
                  SLICE_X50Y90         FDPE                                         r  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/ap_rst_fb_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X50Y90         FDPE (Prop_fdpe_C_Q)         0.518     3.449 f  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/ap_rst_fb_reg/Q
                                       net (fo=47, routed)          2.365     5.814    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/axi_ap_rst
    Routing       SLICE_X80Y87         FDCE                                         f  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/oarg_sw_length_we_i_reg[4]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_fpga_0 rise edge)
                                                                   33.000    33.000 r  
                  PS7_X0Y0             PS7                          0.000    33.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           1.088    34.088    pynqz2_i/ps7/inst/FCLK_CLK0
                  BUFGCTRL_X0Y16                                                    r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.179 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                                       net (fo=14631, routed)       1.541    35.720    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/s_axi_aclk
                  SLICE_X80Y87         FDCE                                         r  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/oarg_sw_length_we_i_reg[4]/C
                                       clock pessimism              0.229    35.949    
                                       clock uncertainty           -0.496    35.453    
                  SLICE_X80Y87         FDCE (Recov_fdce_C_CLR)     -0.405    35.048    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/oarg_sw_length_we_i_reg[4]
  ---------------------------------------------------------------------------------
                                       required time                         35.048    
                                       arrival time                          -5.814    
  ---------------------------------------------------------------------------------
                                       slack                                 29.234    

Slack (MET) :             29.234ns  (required time - arrival time)
  Source:                 pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/ap_rst_fb_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/oarg_sw_length_we_i_reg[5]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (clk_fpga_0 rise@33.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.883ns  (logic 0.518ns (17.969%)  route 2.365ns (82.031%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.720ns = ( 35.720 - 33.000 ) 
    Source Clock Delay      (SCD):    2.931ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.990ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_fpga_0 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           1.193     1.193    pynqz2_i/ps7/inst/FCLK_CLK0
                  BUFGCTRL_X0Y16                                                    r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                                       net (fo=14631, routed)       1.637     2.931    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/s_axi_aclk
                  SLICE_X50Y90         FDPE                                         r  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/ap_rst_fb_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X50Y90         FDPE (Prop_fdpe_C_Q)         0.518     3.449 f  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/ap_rst_fb_reg/Q
                                       net (fo=47, routed)          2.365     5.814    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/axi_ap_rst
    Routing       SLICE_X80Y87         FDCE                                         f  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/oarg_sw_length_we_i_reg[5]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_fpga_0 rise edge)
                                                                   33.000    33.000 r  
                  PS7_X0Y0             PS7                          0.000    33.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           1.088    34.088    pynqz2_i/ps7/inst/FCLK_CLK0
                  BUFGCTRL_X0Y16                                                    r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.179 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                                       net (fo=14631, routed)       1.541    35.720    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/s_axi_aclk
                  SLICE_X80Y87         FDCE                                         r  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/oarg_sw_length_we_i_reg[5]/C
                                       clock pessimism              0.229    35.949    
                                       clock uncertainty           -0.496    35.453    
                  SLICE_X80Y87         FDCE (Recov_fdce_C_CLR)     -0.405    35.048    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/oarg_sw_length_we_i_reg[5]
  ---------------------------------------------------------------------------------
                                       required time                         35.048    
                                       arrival time                          -5.814    
  ---------------------------------------------------------------------------------
                                       slack                                 29.234    

Slack (MET) :             29.238ns  (required time - arrival time)
  Source:                 pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/ap_rst_fb_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/oarg_sw_length_we_i_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (clk_fpga_0 rise@33.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.878ns  (logic 0.518ns (17.996%)  route 2.360ns (82.004%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.720ns = ( 35.720 - 33.000 ) 
    Source Clock Delay      (SCD):    2.931ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.990ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_fpga_0 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           1.193     1.193    pynqz2_i/ps7/inst/FCLK_CLK0
                  BUFGCTRL_X0Y16                                                    r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                                       net (fo=14631, routed)       1.637     2.931    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/s_axi_aclk
                  SLICE_X50Y90         FDPE                                         r  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/ap_rst_fb_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X50Y90         FDPE (Prop_fdpe_C_Q)         0.518     3.449 f  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/ap_rst_fb_reg/Q
                                       net (fo=47, routed)          2.360     5.809    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/axi_ap_rst
    Routing       SLICE_X81Y87         FDCE                                         f  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/oarg_sw_length_we_i_reg[1]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_fpga_0 rise edge)
                                                                   33.000    33.000 r  
                  PS7_X0Y0             PS7                          0.000    33.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           1.088    34.088    pynqz2_i/ps7/inst/FCLK_CLK0
                  BUFGCTRL_X0Y16                                                    r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.179 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                                       net (fo=14631, routed)       1.541    35.720    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/s_axi_aclk
                  SLICE_X81Y87         FDCE                                         r  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/oarg_sw_length_we_i_reg[1]/C
                                       clock pessimism              0.229    35.949    
                                       clock uncertainty           -0.496    35.453    
                  SLICE_X81Y87         FDCE (Recov_fdce_C_CLR)     -0.405    35.048    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/oarg_sw_length_we_i_reg[1]
  ---------------------------------------------------------------------------------
                                       required time                         35.048    
                                       arrival time                          -5.809    
  ---------------------------------------------------------------------------------
                                       slack                                 29.238    

Slack (MET) :             29.238ns  (required time - arrival time)
  Source:                 pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/ap_rst_fb_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/oarg_sw_length_we_i_reg[6]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (clk_fpga_0 rise@33.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.878ns  (logic 0.518ns (17.996%)  route 2.360ns (82.004%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.720ns = ( 35.720 - 33.000 ) 
    Source Clock Delay      (SCD):    2.931ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.990ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_fpga_0 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           1.193     1.193    pynqz2_i/ps7/inst/FCLK_CLK0
                  BUFGCTRL_X0Y16                                                    r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                                       net (fo=14631, routed)       1.637     2.931    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/s_axi_aclk
                  SLICE_X50Y90         FDPE                                         r  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/ap_rst_fb_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X50Y90         FDPE (Prop_fdpe_C_Q)         0.518     3.449 f  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/ap_rst_fb_reg/Q
                                       net (fo=47, routed)          2.360     5.809    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/axi_ap_rst
    Routing       SLICE_X81Y87         FDCE                                         f  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/oarg_sw_length_we_i_reg[6]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_fpga_0 rise edge)
                                                                   33.000    33.000 r  
                  PS7_X0Y0             PS7                          0.000    33.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           1.088    34.088    pynqz2_i/ps7/inst/FCLK_CLK0
                  BUFGCTRL_X0Y16                                                    r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.179 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                                       net (fo=14631, routed)       1.541    35.720    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/s_axi_aclk
                  SLICE_X81Y87         FDCE                                         r  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/oarg_sw_length_we_i_reg[6]/C
                                       clock pessimism              0.229    35.949    
                                       clock uncertainty           -0.496    35.453    
                  SLICE_X81Y87         FDCE (Recov_fdce_C_CLR)     -0.405    35.048    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/oarg_sw_length_we_i_reg[6]
  ---------------------------------------------------------------------------------
                                       required time                         35.048    
                                       arrival time                          -5.809    
  ---------------------------------------------------------------------------------
                                       slack                                 29.238    

Slack (MET) :             29.238ns  (required time - arrival time)
  Source:                 pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/ap_rst_fb_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/oarg_sw_length_we_i_reg[7]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (clk_fpga_0 rise@33.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.878ns  (logic 0.518ns (17.996%)  route 2.360ns (82.004%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.720ns = ( 35.720 - 33.000 ) 
    Source Clock Delay      (SCD):    2.931ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.990ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_fpga_0 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           1.193     1.193    pynqz2_i/ps7/inst/FCLK_CLK0
                  BUFGCTRL_X0Y16                                                    r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                                       net (fo=14631, routed)       1.637     2.931    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/s_axi_aclk
                  SLICE_X50Y90         FDPE                                         r  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/ap_rst_fb_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X50Y90         FDPE (Prop_fdpe_C_Q)         0.518     3.449 f  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/ap_rst_fb_reg/Q
                                       net (fo=47, routed)          2.360     5.809    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/axi_ap_rst
    Routing       SLICE_X81Y87         FDCE                                         f  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/oarg_sw_length_we_i_reg[7]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_fpga_0 rise edge)
                                                                   33.000    33.000 r  
                  PS7_X0Y0             PS7                          0.000    33.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           1.088    34.088    pynqz2_i/ps7/inst/FCLK_CLK0
                  BUFGCTRL_X0Y16                                                    r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.179 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                                       net (fo=14631, routed)       1.541    35.720    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/s_axi_aclk
                  SLICE_X81Y87         FDCE                                         r  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/oarg_sw_length_we_i_reg[7]/C
                                       clock pessimism              0.229    35.949    
                                       clock uncertainty           -0.496    35.453    
                  SLICE_X81Y87         FDCE (Recov_fdce_C_CLR)     -0.405    35.048    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/oarg_sw_length_we_i_reg[7]
  ---------------------------------------------------------------------------------
                                       required time                         35.048    
                                       arrival time                          -5.809    
  ---------------------------------------------------------------------------------
                                       slack                                 29.238    

Slack (MET) :             29.239ns  (required time - arrival time)
  Source:                 pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/axi_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/ctrl_reg_reg[6]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (clk_fpga_0 rise@33.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.463ns  (logic 0.478ns (19.408%)  route 1.985ns (80.592%))
  Logic Levels:           0  
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.652ns = ( 35.652 - 33.000 ) 
    Source Clock Delay      (SCD):    3.007ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.990ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_fpga_0 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           1.193     1.193    pynqz2_i/ps7/inst/FCLK_CLK0
                  BUFGCTRL_X0Y16                                                    r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                                       net (fo=14631, routed)       1.713     3.007    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/s_axi_aclk
                  SLICE_X66Y90         FDPE                                         r  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/axi_rst_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X66Y90         FDPE (Prop_fdpe_C_Q)         0.478     3.485 f  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/axi_rst_reg/Q
                                       net (fo=42, routed)          1.985     5.470    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/axi_rst
    Routing       SLICE_X49Y87         FDCE                                         f  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/ctrl_reg_reg[6]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_fpga_0 rise edge)
                                                                   33.000    33.000 r  
                  PS7_X0Y0             PS7                          0.000    33.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           1.088    34.088    pynqz2_i/ps7/inst/FCLK_CLK0
                  BUFGCTRL_X0Y16                                                    r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.179 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                                       net (fo=14631, routed)       1.473    35.652    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/s_axi_aclk
                  SLICE_X49Y87         FDCE                                         r  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/ctrl_reg_reg[6]/C
                                       clock pessimism              0.129    35.781    
                                       clock uncertainty           -0.496    35.284    
                  SLICE_X49Y87         FDCE (Recov_fdce_C_CLR)     -0.576    34.708    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/ctrl_reg_reg[6]
  ---------------------------------------------------------------------------------
                                       required time                         34.708    
                                       arrival time                          -5.470    
  ---------------------------------------------------------------------------------
                                       slack                                 29.239    

Slack (MET) :             29.239ns  (required time - arrival time)
  Source:                 pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/axi_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/ctrl_reg_reg[7]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (clk_fpga_0 rise@33.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.463ns  (logic 0.478ns (19.408%)  route 1.985ns (80.592%))
  Logic Levels:           0  
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.652ns = ( 35.652 - 33.000 ) 
    Source Clock Delay      (SCD):    3.007ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.990ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_fpga_0 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           1.193     1.193    pynqz2_i/ps7/inst/FCLK_CLK0
                  BUFGCTRL_X0Y16                                                    r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                                       net (fo=14631, routed)       1.713     3.007    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/s_axi_aclk
                  SLICE_X66Y90         FDPE                                         r  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/axi_rst_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X66Y90         FDPE (Prop_fdpe_C_Q)         0.478     3.485 f  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/axi_rst_reg/Q
                                       net (fo=42, routed)          1.985     5.470    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/axi_rst
    Routing       SLICE_X49Y87         FDCE                                         f  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/ctrl_reg_reg[7]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_fpga_0 rise edge)
                                                                   33.000    33.000 r  
                  PS7_X0Y0             PS7                          0.000    33.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           1.088    34.088    pynqz2_i/ps7/inst/FCLK_CLK0
                  BUFGCTRL_X0Y16                                                    r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.179 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                                       net (fo=14631, routed)       1.473    35.652    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/s_axi_aclk
                  SLICE_X49Y87         FDCE                                         r  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/ctrl_reg_reg[7]/C
                                       clock pessimism              0.129    35.781    
                                       clock uncertainty           -0.496    35.284    
                  SLICE_X49Y87         FDCE (Recov_fdce_C_CLR)     -0.576    34.708    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/ctrl_reg_reg[7]
  ---------------------------------------------------------------------------------
                                       required time                         34.708    
                                       arrival time                          -5.470    
  ---------------------------------------------------------------------------------
                                       slack                                 29.239    

Slack (MET) :             29.364ns  (required time - arrival time)
  Source:                 pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/ap_rst_fb_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/oarg_sw_length_reg[12]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (clk_fpga_0 rise@33.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.752ns  (logic 0.518ns (18.824%)  route 2.234ns (81.176%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.719ns = ( 35.719 - 33.000 ) 
    Source Clock Delay      (SCD):    2.931ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.990ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_fpga_0 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           1.193     1.193    pynqz2_i/ps7/inst/FCLK_CLK0
                  BUFGCTRL_X0Y16                                                    r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                                       net (fo=14631, routed)       1.637     2.931    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/s_axi_aclk
                  SLICE_X50Y90         FDPE                                         r  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/ap_rst_fb_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X50Y90         FDPE (Prop_fdpe_C_Q)         0.518     3.449 f  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/ap_rst_fb_reg/Q
                                       net (fo=47, routed)          2.234     5.683    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/axi_ap_rst
    Routing       SLICE_X80Y86         FDCE                                         f  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/oarg_sw_length_reg[12]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_fpga_0 rise edge)
                                                                   33.000    33.000 r  
                  PS7_X0Y0             PS7                          0.000    33.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           1.088    34.088    pynqz2_i/ps7/inst/FCLK_CLK0
                  BUFGCTRL_X0Y16                                                    r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.179 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                                       net (fo=14631, routed)       1.540    35.719    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/s_axi_aclk
                  SLICE_X80Y86         FDCE                                         r  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/oarg_sw_length_reg[12]/C
                                       clock pessimism              0.229    35.948    
                                       clock uncertainty           -0.496    35.452    
                  SLICE_X80Y86         FDCE (Recov_fdce_C_CLR)     -0.405    35.047    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/oarg_sw_length_reg[12]
  ---------------------------------------------------------------------------------
                                       required time                         35.047    
                                       arrival time                          -5.683    
  ---------------------------------------------------------------------------------
                                       slack                                 29.364    

Slack (MET) :             29.364ns  (required time - arrival time)
  Source:                 pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/ap_rst_fb_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/oarg_sw_length_reg[13]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (clk_fpga_0 rise@33.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.752ns  (logic 0.518ns (18.824%)  route 2.234ns (81.176%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.719ns = ( 35.719 - 33.000 ) 
    Source Clock Delay      (SCD):    2.931ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.990ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_fpga_0 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           1.193     1.193    pynqz2_i/ps7/inst/FCLK_CLK0
                  BUFGCTRL_X0Y16                                                    r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                                       net (fo=14631, routed)       1.637     2.931    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/s_axi_aclk
                  SLICE_X50Y90         FDPE                                         r  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/ap_rst_fb_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X50Y90         FDPE (Prop_fdpe_C_Q)         0.518     3.449 f  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/ap_rst_fb_reg/Q
                                       net (fo=47, routed)          2.234     5.683    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/axi_ap_rst
    Routing       SLICE_X80Y86         FDCE                                         f  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/oarg_sw_length_reg[13]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_fpga_0 rise edge)
                                                                   33.000    33.000 r  
                  PS7_X0Y0             PS7                          0.000    33.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           1.088    34.088    pynqz2_i/ps7/inst/FCLK_CLK0
                  BUFGCTRL_X0Y16                                                    r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.179 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                                       net (fo=14631, routed)       1.540    35.719    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/s_axi_aclk
                  SLICE_X80Y86         FDCE                                         r  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/oarg_sw_length_reg[13]/C
                                       clock pessimism              0.229    35.948    
                                       clock uncertainty           -0.496    35.452    
                  SLICE_X80Y86         FDCE (Recov_fdce_C_CLR)     -0.405    35.047    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/oarg_sw_length_reg[13]
  ---------------------------------------------------------------------------------
                                       required time                         35.047    
                                       arrival time                          -5.683    
  ---------------------------------------------------------------------------------
                                       slack                                 29.364    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/ap_rst_fb_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/OARG_TDEST_GEN.oarg_tdest_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.164ns (48.294%)  route 0.176ns (51.706%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_fpga_0 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           0.310     0.310    pynqz2_i/ps7/inst/FCLK_CLK0
                  BUFGCTRL_X0Y16                                                    r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                                       net (fo=14631, routed)       0.551     0.887    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/s_axi_aclk
                  SLICE_X50Y90         FDPE                                         r  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/ap_rst_fb_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X50Y90         FDPE (Prop_fdpe_C_Q)         0.164     1.051 f  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/ap_rst_fb_reg/Q
                                       net (fo=47, routed)          0.176     1.226    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/axi_ap_rst
    Routing       SLICE_X48Y90         FDCE                                         f  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/OARG_TDEST_GEN.oarg_tdest_reg_reg[0]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_fpga_0 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           0.337     0.337    pynqz2_i/ps7/inst/FCLK_CLK0
                  BUFGCTRL_X0Y16                                                    r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                                       net (fo=14631, routed)       0.823     1.189    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/s_axi_aclk
                  SLICE_X48Y90         FDCE                                         r  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/OARG_TDEST_GEN.oarg_tdest_reg_reg[0]/C
                                       clock pessimism             -0.035     1.154    
                  SLICE_X48Y90         FDCE (Remov_fdce_C_CLR)     -0.092     1.062    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/OARG_TDEST_GEN.oarg_tdest_reg_reg[0]
  ---------------------------------------------------------------------------------
                                       required time                         -1.062    
                                       arrival time                           1.226    
  ---------------------------------------------------------------------------------
                                       slack                                  0.164    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC_s_axi_aclk/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/STATUS_AP_IDLE_I/empty_n_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.272%)  route 0.129ns (47.728%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.283ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_fpga_0 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           0.310     0.310    pynqz2_i/ps7/inst/FCLK_CLK0
                  BUFGCTRL_X0Y16                                                    r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                                       net (fo=14631, routed)       0.575     0.911    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC_s_axi_aclk/s_axi_aclk
                  SLICE_X55Y92         FDRE                                         r  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC_s_axi_aclk/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X55Y92         FDRE (Prop_fdre_C_Q)         0.141     1.052 f  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC_s_axi_aclk/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg/Q
                                       net (fo=20, routed)          0.129     1.180    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/STATUS_AP_IDLE_I/empty_n_reg_0
    Routing       SLICE_X54Y91         FDCE                                         f  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/STATUS_AP_IDLE_I/empty_n_reg/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_fpga_0 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           0.337     0.337    pynqz2_i/ps7/inst/FCLK_CLK0
                  BUFGCTRL_X0Y16                                                    r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                                       net (fo=14631, routed)       0.844     1.210    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/STATUS_AP_IDLE_I/s_axi_aclk
                  SLICE_X54Y91         FDCE                                         r  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/STATUS_AP_IDLE_I/empty_n_reg/C
                                       clock pessimism             -0.283     0.927    
                  SLICE_X54Y91         FDCE (Remov_fdce_C_CLR)     -0.067     0.860    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/STATUS_AP_IDLE_I/empty_n_reg
  ---------------------------------------------------------------------------------
                                       required time                         -0.860    
                                       arrival time                           1.180    
  ---------------------------------------------------------------------------------
                                       slack                                  0.321    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC_s_axi_aclk/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/STATUS_AP_IDLE_I/full_n_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.272%)  route 0.129ns (47.728%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.283ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_fpga_0 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           0.310     0.310    pynqz2_i/ps7/inst/FCLK_CLK0
                  BUFGCTRL_X0Y16                                                    r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                                       net (fo=14631, routed)       0.575     0.911    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC_s_axi_aclk/s_axi_aclk
                  SLICE_X55Y92         FDRE                                         r  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC_s_axi_aclk/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X55Y92         FDRE (Prop_fdre_C_Q)         0.141     1.052 f  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC_s_axi_aclk/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg/Q
                                       net (fo=20, routed)          0.129     1.180    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/STATUS_AP_IDLE_I/empty_n_reg_0
    Routing       SLICE_X54Y91         FDCE                                         f  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/STATUS_AP_IDLE_I/full_n_reg/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_fpga_0 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           0.337     0.337    pynqz2_i/ps7/inst/FCLK_CLK0
                  BUFGCTRL_X0Y16                                                    r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                                       net (fo=14631, routed)       0.844     1.210    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/STATUS_AP_IDLE_I/s_axi_aclk
                  SLICE_X54Y91         FDCE                                         r  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/STATUS_AP_IDLE_I/full_n_reg/C
                                       clock pessimism             -0.283     0.927    
                  SLICE_X54Y91         FDCE (Remov_fdce_C_CLR)     -0.067     0.860    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/STATUS_AP_IDLE_I/full_n_reg
  ---------------------------------------------------------------------------------
                                       required time                         -0.860    
                                       arrival time                           1.180    
  ---------------------------------------------------------------------------------
                                       slack                                  0.321    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC_s_axi_aclk/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/STATUS_AP_IDLE_I/rd_cnt_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.272%)  route 0.129ns (47.728%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.283ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_fpga_0 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           0.310     0.310    pynqz2_i/ps7/inst/FCLK_CLK0
                  BUFGCTRL_X0Y16                                                    r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                                       net (fo=14631, routed)       0.575     0.911    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC_s_axi_aclk/s_axi_aclk
                  SLICE_X55Y92         FDRE                                         r  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC_s_axi_aclk/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X55Y92         FDRE (Prop_fdre_C_Q)         0.141     1.052 f  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC_s_axi_aclk/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg/Q
                                       net (fo=20, routed)          0.129     1.180    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/STATUS_AP_IDLE_I/empty_n_reg_0
    Routing       SLICE_X54Y91         FDCE                                         f  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/STATUS_AP_IDLE_I/rd_cnt_reg/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_fpga_0 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           0.337     0.337    pynqz2_i/ps7/inst/FCLK_CLK0
                  BUFGCTRL_X0Y16                                                    r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                                       net (fo=14631, routed)       0.844     1.210    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/STATUS_AP_IDLE_I/s_axi_aclk
                  SLICE_X54Y91         FDCE                                         r  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/STATUS_AP_IDLE_I/rd_cnt_reg/C
                                       clock pessimism             -0.283     0.927    
                  SLICE_X54Y91         FDCE (Remov_fdce_C_CLR)     -0.067     0.860    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/STATUS_AP_IDLE_I/rd_cnt_reg
  ---------------------------------------------------------------------------------
                                       required time                         -0.860    
                                       arrival time                           1.180    
  ---------------------------------------------------------------------------------
                                       slack                                  0.321    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC_s_axi_aclk/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/STATUS_AP_IDLE_I/wr_cnt_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.272%)  route 0.129ns (47.728%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.283ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_fpga_0 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           0.310     0.310    pynqz2_i/ps7/inst/FCLK_CLK0
                  BUFGCTRL_X0Y16                                                    r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                                       net (fo=14631, routed)       0.575     0.911    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC_s_axi_aclk/s_axi_aclk
                  SLICE_X55Y92         FDRE                                         r  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC_s_axi_aclk/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X55Y92         FDRE (Prop_fdre_C_Q)         0.141     1.052 f  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC_s_axi_aclk/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg/Q
                                       net (fo=20, routed)          0.129     1.180    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/STATUS_AP_IDLE_I/empty_n_reg_0
    Routing       SLICE_X54Y91         FDCE                                         f  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/STATUS_AP_IDLE_I/wr_cnt_reg/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_fpga_0 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           0.337     0.337    pynqz2_i/ps7/inst/FCLK_CLK0
                  BUFGCTRL_X0Y16                                                    r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                                       net (fo=14631, routed)       0.844     1.210    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/STATUS_AP_IDLE_I/s_axi_aclk
                  SLICE_X54Y91         FDCE                                         r  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/STATUS_AP_IDLE_I/wr_cnt_reg/C
                                       clock pessimism             -0.283     0.927    
                  SLICE_X54Y91         FDCE (Remov_fdce_C_CLR)     -0.067     0.860    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/STATUS_AP_IDLE_I/wr_cnt_reg
  ---------------------------------------------------------------------------------
                                       required time                         -0.860    
                                       arrival time                           1.180    
  ---------------------------------------------------------------------------------
                                       slack                                  0.321    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC_s_axi_aclk/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/STATUS_AP_READY_I/empty_n_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.272%)  route 0.129ns (47.728%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.283ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_fpga_0 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           0.310     0.310    pynqz2_i/ps7/inst/FCLK_CLK0
                  BUFGCTRL_X0Y16                                                    r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                                       net (fo=14631, routed)       0.575     0.911    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC_s_axi_aclk/s_axi_aclk
                  SLICE_X55Y92         FDRE                                         r  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC_s_axi_aclk/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X55Y92         FDRE (Prop_fdre_C_Q)         0.141     1.052 f  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC_s_axi_aclk/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg/Q
                                       net (fo=20, routed)          0.129     1.180    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/STATUS_AP_READY_I/empty_n_reg_0
    Routing       SLICE_X54Y91         FDCE                                         f  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/STATUS_AP_READY_I/empty_n_reg/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_fpga_0 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           0.337     0.337    pynqz2_i/ps7/inst/FCLK_CLK0
                  BUFGCTRL_X0Y16                                                    r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                                       net (fo=14631, routed)       0.844     1.210    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/STATUS_AP_READY_I/s_axi_aclk
                  SLICE_X54Y91         FDCE                                         r  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/STATUS_AP_READY_I/empty_n_reg/C
                                       clock pessimism             -0.283     0.927    
                  SLICE_X54Y91         FDCE (Remov_fdce_C_CLR)     -0.067     0.860    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/STATUS_AP_READY_I/empty_n_reg
  ---------------------------------------------------------------------------------
                                       required time                         -0.860    
                                       arrival time                           1.180    
  ---------------------------------------------------------------------------------
                                       slack                                  0.321    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC_s_axi_aclk/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/STATUS_AP_READY_I/full_n_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.272%)  route 0.129ns (47.728%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.283ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_fpga_0 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           0.310     0.310    pynqz2_i/ps7/inst/FCLK_CLK0
                  BUFGCTRL_X0Y16                                                    r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                                       net (fo=14631, routed)       0.575     0.911    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC_s_axi_aclk/s_axi_aclk
                  SLICE_X55Y92         FDRE                                         r  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC_s_axi_aclk/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X55Y92         FDRE (Prop_fdre_C_Q)         0.141     1.052 f  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC_s_axi_aclk/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg/Q
                                       net (fo=20, routed)          0.129     1.180    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/STATUS_AP_READY_I/empty_n_reg_0
    Routing       SLICE_X54Y91         FDCE                                         f  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/STATUS_AP_READY_I/full_n_reg/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_fpga_0 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           0.337     0.337    pynqz2_i/ps7/inst/FCLK_CLK0
                  BUFGCTRL_X0Y16                                                    r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                                       net (fo=14631, routed)       0.844     1.210    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/STATUS_AP_READY_I/s_axi_aclk
                  SLICE_X54Y91         FDCE                                         r  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/STATUS_AP_READY_I/full_n_reg/C
                                       clock pessimism             -0.283     0.927    
                  SLICE_X54Y91         FDCE (Remov_fdce_C_CLR)     -0.067     0.860    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/STATUS_AP_READY_I/full_n_reg
  ---------------------------------------------------------------------------------
                                       required time                         -0.860    
                                       arrival time                           1.180    
  ---------------------------------------------------------------------------------
                                       slack                                  0.321    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC_s_axi_aclk/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/STATUS_AP_READY_I/rd_cnt_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.272%)  route 0.129ns (47.728%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.283ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_fpga_0 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           0.310     0.310    pynqz2_i/ps7/inst/FCLK_CLK0
                  BUFGCTRL_X0Y16                                                    r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                                       net (fo=14631, routed)       0.575     0.911    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC_s_axi_aclk/s_axi_aclk
                  SLICE_X55Y92         FDRE                                         r  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC_s_axi_aclk/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X55Y92         FDRE (Prop_fdre_C_Q)         0.141     1.052 f  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC_s_axi_aclk/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg/Q
                                       net (fo=20, routed)          0.129     1.180    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/STATUS_AP_READY_I/empty_n_reg_0
    Routing       SLICE_X54Y91         FDCE                                         f  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/STATUS_AP_READY_I/rd_cnt_reg/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_fpga_0 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           0.337     0.337    pynqz2_i/ps7/inst/FCLK_CLK0
                  BUFGCTRL_X0Y16                                                    r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                                       net (fo=14631, routed)       0.844     1.210    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/STATUS_AP_READY_I/s_axi_aclk
                  SLICE_X54Y91         FDCE                                         r  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/STATUS_AP_READY_I/rd_cnt_reg/C
                                       clock pessimism             -0.283     0.927    
                  SLICE_X54Y91         FDCE (Remov_fdce_C_CLR)     -0.067     0.860    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/STATUS_AP_READY_I/rd_cnt_reg
  ---------------------------------------------------------------------------------
                                       required time                         -0.860    
                                       arrival time                           1.180    
  ---------------------------------------------------------------------------------
                                       slack                                  0.321    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC_s_axi_aclk/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/STATUS_AP_READY_I/wr_cnt_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.272%)  route 0.129ns (47.728%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.283ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_fpga_0 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           0.310     0.310    pynqz2_i/ps7/inst/FCLK_CLK0
                  BUFGCTRL_X0Y16                                                    r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                                       net (fo=14631, routed)       0.575     0.911    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC_s_axi_aclk/s_axi_aclk
                  SLICE_X55Y92         FDRE                                         r  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC_s_axi_aclk/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X55Y92         FDRE (Prop_fdre_C_Q)         0.141     1.052 f  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC_s_axi_aclk/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg/Q
                                       net (fo=20, routed)          0.129     1.180    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/STATUS_AP_READY_I/empty_n_reg_0
    Routing       SLICE_X54Y91         FDCE                                         f  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/STATUS_AP_READY_I/wr_cnt_reg/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_fpga_0 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           0.337     0.337    pynqz2_i/ps7/inst/FCLK_CLK0
                  BUFGCTRL_X0Y16                                                    r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                                       net (fo=14631, routed)       0.844     1.210    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/STATUS_AP_READY_I/s_axi_aclk
                  SLICE_X54Y91         FDCE                                         r  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/STATUS_AP_READY_I/wr_cnt_reg/C
                                       clock pessimism             -0.283     0.927    
                  SLICE_X54Y91         FDCE (Remov_fdce_C_CLR)     -0.067     0.860    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/STATUS_AP_READY_I/wr_cnt_reg
  ---------------------------------------------------------------------------------
                                       required time                         -0.860    
                                       arrival time                           1.180    
  ---------------------------------------------------------------------------------
                                       slack                                  0.321    

Slack (MET) :             0.389ns  (arrival time - required time)
  Source:                 pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/ap_rst_axi_sync1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO_NEW/FIF_DMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.141ns (42.528%)  route 0.191ns (57.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.217ns
    Source Clock Delay      (SCD):    0.918ns
    Clock Pessimism Removal (CPR):    0.264ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_fpga_0 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           0.310     0.310    pynqz2_i/ps7/inst/FCLK_CLK0
                  BUFGCTRL_X0Y16                                                    r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                                       net (fo=14631, routed)       0.582     0.918    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/ap_rst_axi_sync1/s_axi_aclk
                  SLICE_X80Y90         FDRE                                         r  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/ap_rst_axi_sync1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X80Y90         FDRE (Prop_fdre_C_Q)         0.141     1.059 f  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/ap_rst_axi_sync1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2_reg/Q
                                       net (fo=37, routed)          0.191     1.249    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO_NEW/FIF_DMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    Routing       SLICE_X85Y90         FDCE                                         f  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO_NEW/FIF_DMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_fpga_0 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           0.337     0.337    pynqz2_i/ps7/inst/FCLK_CLK0
                  BUFGCTRL_X0Y16                                                    r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                                       net (fo=14631, routed)       0.851     1.217    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO_NEW/FIF_DMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/s_axi_aclk
                  SLICE_X85Y90         FDCE                                         r  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO_NEW/FIF_DMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                                       clock pessimism             -0.264     0.953    
                  SLICE_X85Y90         FDCE (Remov_fdce_C_CLR)     -0.092     0.861    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO_NEW/FIF_DMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]
  ---------------------------------------------------------------------------------
                                       required time                         -0.861    
                                       arrival time                           1.249    
  ---------------------------------------------------------------------------------
                                       slack                                  0.389    





