#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Fri Jul  5 14:02:53 2024
# Process ID: 9796
# Current directory: E:/Final Year Project/vivadoProjects/desEncryt
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9652 E:\Final Year Project\vivadoProjects\desEncryt\desEncryt.xpr
# Log file: E:/Final Year Project/vivadoProjects/desEncryt/vivado.log
# Journal file: E:/Final Year Project/vivadoProjects/desEncryt\vivado.jou
# Running On: Henry, OS: Windows, CPU Frequency: 1397 MHz, CPU Physical cores: 2, Host memory: 8501 MB
#-----------------------------------------------------------
start_gui
open_project {E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.xpr}
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.2/data/ip'.
open_project: Time (s): cpu = 00:00:59 ; elapsed = 00:01:10 . Memory (MB): peak = 1389.797 ; gain = 344.816
update_compile_order -fileset sources_1
close [ open {E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/keyAlgorithm.sv} w ]
add_files {{E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/keyAlgorithm.sv}}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Final Year Project\vivadoProjects\desEncryt\desEncryt.srcs\sources_1\new\inversePermutation.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Final Year Project\vivadoProjects\desEncryt\desEncryt.srcs\sources_1\new\desEncrypt.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Final Year Project\vivadoProjects\desEncryt\desEncryt.srcs\sources_1\new\inversePermutation.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Final Year Project\vivadoProjects\desEncryt\desEncryt.srcs\sources_1\new\desEncrypt.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Final Year Project\vivadoProjects\desEncryt\desEncryt.srcs\sources_1\new\inversePermutation.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Final Year Project\vivadoProjects\desEncryt\desEncryt.srcs\sources_1\new\desEncrypt.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Final Year Project\vivadoProjects\desEncryt\desEncryt.srcs\sources_1\new\inversePermutation.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Final Year Project\vivadoProjects\desEncryt\desEncryt.srcs\sources_1\new\desEncrypt.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Final Year Project\vivadoProjects\desEncryt\desEncryt.srcs\sources_1\new\inversePermutation.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Final Year Project\vivadoProjects\desEncryt\desEncryt.srcs\sources_1\new\desEncrypt.sv:]
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a50tcsg324-1
Top: desEncrypt
INFO: [Device 21-403] Loading part xc7a50tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 12108
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 2295.609 ; gain = 437.141
---------------------------------------------------------------------------------
ERROR: [Synth 8-36] 'roundKey' is not declared [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/xor48.sv:27]
ERROR: [Synth 8-36] 'roundKey' is not declared [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/xor48.sv:27]
INFO: [Synth 8-10285] module 'xor48' is ignored due to previous errors [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/xor48.sv:29]
INFO: [Synth 8-9084] Verilog file 'E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/xor48.sv' ignored due to errors
ERROR: [Synth 8-439] module 'desEncrypt' not found
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 2404.383 ; gain = 545.914
---------------------------------------------------------------------------------
RTL Elaboration failed
6 Infos, 0 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Final Year Project\vivadoProjects\desEncryt\desEncryt.srcs\sources_1\new\xor48.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Final Year Project\vivadoProjects\desEncryt\desEncryt.srcs\sources_1\new\inversePermutation.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Final Year Project\vivadoProjects\desEncryt\desEncryt.srcs\sources_1\new\desEncrypt.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Final Year Project\vivadoProjects\desEncryt\desEncryt.srcs\sources_1\new\xor48.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Final Year Project\vivadoProjects\desEncryt\desEncryt.srcs\sources_1\new\inversePermutation.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Final Year Project\vivadoProjects\desEncryt\desEncryt.srcs\sources_1\new\desEncrypt.sv:]
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a50tcsg324-1
Top: desEncrypt
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2404.383 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'desEncrypt' [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/desEncrypt.sv:23]
INFO: [Synth 8-6157] synthesizing module 'keyAlgorithm' [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/keyAlgorithm.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'keyAlgorithm' (0#1) [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/keyAlgorithm.sv:23]
INFO: [Synth 8-6157] synthesizing module 'initialPermutation' [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/initialPermutation.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'initialPermutation' (0#1) [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/initialPermutation.sv:23]
INFO: [Synth 8-6157] synthesizing module 'reg32' [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/reg32.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'reg32' (0#1) [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/reg32.sv:23]
WARNING: [Synth 8-689] width (33) of port connection 'reg32Output' does not match port width (32) of module 'reg32' [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/desEncrypt.sv:54]
WARNING: [Synth 8-7071] port 'clk' of module 'reg32' is unconnected for instance 'left_reg32' [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/desEncrypt.sv:52]
WARNING: [Synth 8-7071] port 'reg32Load' of module 'reg32' is unconnected for instance 'left_reg32' [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/desEncrypt.sv:52]
WARNING: [Synth 8-7023] instance 'left_reg32' of module 'reg32' has 4 connections declared, but only 2 given [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/desEncrypt.sv:52]
WARNING: [Synth 8-689] width (33) of port connection 'reg32Output' does not match port width (32) of module 'reg32' [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/desEncrypt.sv:60]
WARNING: [Synth 8-7071] port 'clk' of module 'reg32' is unconnected for instance 'right_reg32' [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/desEncrypt.sv:58]
WARNING: [Synth 8-7071] port 'reg32Load' of module 'reg32' is unconnected for instance 'right_reg32' [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/desEncrypt.sv:58]
WARNING: [Synth 8-7023] instance 'right_reg32' of module 'reg32' has 4 connections declared, but only 2 given [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/desEncrypt.sv:58]
INFO: [Synth 8-6157] synthesizing module 'expand32to48' [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/expand32to48.sv:22]
INFO: [Synth 8-6155] done synthesizing module 'expand32to48' (0#1) [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/expand32to48.sv:22]
WARNING: [Synth 8-689] width (33) of port connection 'right_half' does not match port width (32) of module 'expand32to48' [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/desEncrypt.sv:65]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/desEncrypt.sv:70]
INFO: [Synth 8-6157] synthesizing module 'xor48' [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/xor48.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'xor48' (0#1) [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/xor48.sv:23]
WARNING: [Synth 8-7071] port 'xor48Output' of module 'xor48' is unconnected for instance 'xor48' [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/desEncrypt.sv:70]
WARNING: [Synth 8-7023] instance 'xor48' of module 'xor48' has 3 connections declared, but only 2 given [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/desEncrypt.sv:70]
INFO: [Synth 8-6157] synthesizing module 'reg48' [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/reg48.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'reg48' (0#1) [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/reg48.sv:23]
WARNING: [Synth 8-689] width (48) of port connection 'reg48Input' does not match port width (32) of module 'reg48' [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/desEncrypt.sv:77]
WARNING: [Synth 8-689] width (48) of port connection 'reg48Output' does not match port width (32) of module 'reg48' [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/desEncrypt.sv:78]
WARNING: [Synth 8-7071] port 'clk' of module 'reg48' is unconnected for instance 'reg48' [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/desEncrypt.sv:76]
WARNING: [Synth 8-7071] port 'reg48Load' of module 'reg48' is unconnected for instance 'reg48' [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/desEncrypt.sv:76]
WARNING: [Synth 8-7023] instance 'reg48' of module 'reg48' has 4 connections declared, but only 2 given [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/desEncrypt.sv:76]
INFO: [Synth 8-6157] synthesizing module 'S_Box_Combine' [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/S_Box_Combine.sv:23]
INFO: [Synth 8-6157] synthesizing module 'sbox1' [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/sbox1.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'sbox1' (0#1) [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/sbox1.sv:23]
INFO: [Synth 8-6157] synthesizing module 'sbox2' [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/sbox2.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'sbox2' (0#1) [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/sbox2.sv:23]
INFO: [Synth 8-6157] synthesizing module 'sbox3' [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/sbox3.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'sbox3' (0#1) [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/sbox3.sv:23]
INFO: [Synth 8-6157] synthesizing module 'sbox4' [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/sbox4.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'sbox4' (0#1) [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/sbox4.sv:23]
INFO: [Synth 8-6157] synthesizing module 'sbox5' [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/sbox5.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'sbox5' (0#1) [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/sbox5.sv:23]
INFO: [Synth 8-6157] synthesizing module 'sbox6' [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/sbox6.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'sbox6' (0#1) [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/sbox6.sv:23]
INFO: [Synth 8-6157] synthesizing module 'sbox7' [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/sbox7.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'sbox7' (0#1) [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/sbox7.sv:23]
INFO: [Synth 8-6157] synthesizing module 'sbox8' [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/sbox8.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'sbox8' (0#1) [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/sbox8.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'S_Box_Combine' (0#1) [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/S_Box_Combine.sv:23]
WARNING: [Synth 8-689] width (33) of port connection 'sboxOutput' does not match port width (32) of module 'S_Box_Combine' [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/desEncrypt.sv:84]
INFO: [Synth 8-6157] synthesizing module 'permutationTable' [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/permutationTable.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'permutationTable' (0#1) [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/permutationTable.sv:23]
WARNING: [Synth 8-689] width (33) of port connection 'p_table_input' does not match port width (32) of module 'permutationTable' [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/desEncrypt.sv:89]
WARNING: [Synth 8-689] width (33) of port connection 'p_table_output' does not match port width (32) of module 'permutationTable' [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/desEncrypt.sv:90]
INFO: [Synth 8-6157] synthesizing module 'xor32' [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/xor32.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'xor32' (0#1) [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/xor32.sv:23]
WARNING: [Synth 8-689] width (33) of port connection 'permutationOutput' does not match port width (32) of module 'xor32' [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/desEncrypt.sv:96]
WARNING: [Synth 8-689] width (33) of port connection 'leftHalf' does not match port width (32) of module 'xor32' [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/desEncrypt.sv:97]
WARNING: [Synth 8-689] width (33) of port connection 'xor32Output' does not match port width (32) of module 'xor32' [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/desEncrypt.sv:98]
INFO: [Synth 8-6157] synthesizing module 'inversePermutation' [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/inversePermutation.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'inversePermutation' (0#1) [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/inversePermutation.sv:23]
WARNING: [Synth 8-689] width (33) of port connection 'inversePerm_leftInput' does not match port width (32) of module 'inversePermutation' [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/desEncrypt.sv:103]
WARNING: [Synth 8-689] width (33) of port connection 'inversePerm_rightInput' does not match port width (32) of module 'inversePermutation' [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/desEncrypt.sv:104]
INFO: [Synth 8-6157] synthesizing module 'output_triState_buffer' [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/output_triState_buffer.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'output_triState_buffer' (0#1) [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/output_triState_buffer.sv:23]
WARNING: [Synth 8-7071] port 'bufferSignal' of module 'output_triState_buffer' is unconnected for instance 'output_triState_buffer' [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/desEncrypt.sv:109]
WARNING: [Synth 8-7023] instance 'output_triState_buffer' of module 'output_triState_buffer' has 3 connections declared, but only 2 given [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/desEncrypt.sv:109]
INFO: [Synth 8-6155] done synthesizing module 'desEncrypt' (0#1) [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/desEncrypt.sv:23]
WARNING: [Synth 8-3848] Net inversePerm_output in module/entity inversePermutation does not have driver. [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/inversePermutation.sv:25]
WARNING: [Synth 8-3848] Net ciphertext in module/entity desEncrypt does not have driver. [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/desEncrypt.sv:26]
WARNING: [Synth 8-3848] Net xor48_output in module/entity desEncrypt does not have driver. [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/desEncrypt.sv:69]
WARNING: [Synth 8-7129] Port inversePerm_output[63] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_output[62] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_output[61] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_output[60] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_output[59] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_output[58] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_output[57] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_output[56] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_output[55] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_output[54] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_output[53] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_output[52] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_output[51] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_output[50] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_output[49] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_output[48] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_output[47] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_output[46] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_output[45] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_output[44] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_output[43] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_output[42] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_output[41] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_output[40] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_output[39] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_output[38] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_output[37] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_output[36] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_output[35] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_output[34] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_output[33] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_output[32] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_output[31] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_output[30] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_output[29] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_output[28] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_output[27] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_output[26] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_output[25] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_output[24] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_output[23] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_output[22] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_output[21] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_output[20] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_output[19] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_output[18] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_output[17] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_output[16] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_output[15] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_output[14] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_output[13] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_output[12] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_output[11] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_output[10] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_output[9] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_output[8] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_output[7] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_output[6] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_output[5] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_output[4] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_output[3] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_output[2] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_output[1] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_output[0] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_leftInput[31] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_leftInput[30] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_leftInput[29] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_leftInput[28] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_leftInput[27] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_leftInput[26] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_leftInput[25] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_leftInput[24] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_leftInput[23] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_leftInput[22] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_leftInput[21] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_leftInput[20] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_leftInput[19] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_leftInput[18] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_leftInput[17] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_leftInput[16] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_leftInput[15] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_leftInput[14] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_leftInput[13] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_leftInput[12] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_leftInput[11] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_leftInput[10] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_leftInput[9] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_leftInput[8] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_leftInput[7] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_leftInput[6] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_leftInput[5] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_leftInput[4] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_leftInput[3] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_leftInput[2] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_leftInput[1] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_leftInput[0] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_rightInput[31] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_rightInput[30] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_rightInput[29] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_rightInput[28] in module inversePermutation is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 2428.641 ; gain = 24.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 2428.641 ; gain = 24.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 2428.641 ; gain = 24.258
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.097 . Memory (MB): peak = 2428.641 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2525.535 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:47 ; elapsed = 00:00:44 . Memory (MB): peak = 2555.957 ; gain = 151.574
44 Infos, 130 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:47 ; elapsed = 00:00:44 . Memory (MB): peak = 2555.957 ; gain = 151.574
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Final Year Project\vivadoProjects\desEncryt\desEncryt.srcs\sources_1\new\xor48.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Final Year Project\vivadoProjects\desEncryt\desEncryt.srcs\sources_1\new\inversePermutation.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Final Year Project\vivadoProjects\desEncryt\desEncryt.srcs\sources_1\new\desEncrypt.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Final Year Project\vivadoProjects\desEncryt\desEncryt.srcs\sources_1\new\xor48.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Final Year Project\vivadoProjects\desEncryt\desEncryt.srcs\sources_1\new\inversePermutation.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Final Year Project\vivadoProjects\desEncryt\desEncryt.srcs\sources_1\new\desEncrypt.sv:]
refresh_design
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
ERROR: [Common 17-180] Spawn failed: No error
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 2602.785 ; gain = 34.094
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'desEncrypt' [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/desEncrypt.sv:23]
INFO: [Synth 8-6157] synthesizing module 'keyAlgorithm' [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/keyAlgorithm.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'keyAlgorithm' (0#1) [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/keyAlgorithm.sv:23]
INFO: [Synth 8-6157] synthesizing module 'initialPermutation' [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/initialPermutation.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'initialPermutation' (0#1) [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/initialPermutation.sv:23]
INFO: [Synth 8-6157] synthesizing module 'reg32' [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/reg32.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'reg32' (0#1) [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/reg32.sv:23]
WARNING: [Synth 8-689] width (33) of port connection 'reg32Output' does not match port width (32) of module 'reg32' [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/desEncrypt.sv:54]
WARNING: [Synth 8-7071] port 'clk' of module 'reg32' is unconnected for instance 'left_reg32' [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/desEncrypt.sv:52]
WARNING: [Synth 8-7071] port 'reg32Load' of module 'reg32' is unconnected for instance 'left_reg32' [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/desEncrypt.sv:52]
WARNING: [Synth 8-7023] instance 'left_reg32' of module 'reg32' has 4 connections declared, but only 2 given [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/desEncrypt.sv:52]
WARNING: [Synth 8-689] width (33) of port connection 'reg32Output' does not match port width (32) of module 'reg32' [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/desEncrypt.sv:60]
WARNING: [Synth 8-7071] port 'clk' of module 'reg32' is unconnected for instance 'right_reg32' [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/desEncrypt.sv:58]
WARNING: [Synth 8-7071] port 'reg32Load' of module 'reg32' is unconnected for instance 'right_reg32' [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/desEncrypt.sv:58]
WARNING: [Synth 8-7023] instance 'right_reg32' of module 'reg32' has 4 connections declared, but only 2 given [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/desEncrypt.sv:58]
INFO: [Synth 8-6157] synthesizing module 'expand32to48' [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/expand32to48.sv:22]
INFO: [Synth 8-6155] done synthesizing module 'expand32to48' (0#1) [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/expand32to48.sv:22]
WARNING: [Synth 8-689] width (33) of port connection 'right_half' does not match port width (32) of module 'expand32to48' [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/desEncrypt.sv:65]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/desEncrypt.sv:70]
INFO: [Synth 8-6157] synthesizing module 'xor48' [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/xor48.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'xor48' (0#1) [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/xor48.sv:23]
WARNING: [Synth 8-7071] port 'xor48Output' of module 'xor48' is unconnected for instance 'xor48' [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/desEncrypt.sv:70]
WARNING: [Synth 8-7023] instance 'xor48' of module 'xor48' has 3 connections declared, but only 2 given [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/desEncrypt.sv:70]
INFO: [Synth 8-6157] synthesizing module 'reg48' [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/reg48.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'reg48' (0#1) [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/reg48.sv:23]
WARNING: [Synth 8-689] width (48) of port connection 'reg48Input' does not match port width (32) of module 'reg48' [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/desEncrypt.sv:77]
WARNING: [Synth 8-689] width (48) of port connection 'reg48Output' does not match port width (32) of module 'reg48' [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/desEncrypt.sv:78]
WARNING: [Synth 8-7071] port 'clk' of module 'reg48' is unconnected for instance 'reg48' [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/desEncrypt.sv:76]
WARNING: [Synth 8-7071] port 'reg48Load' of module 'reg48' is unconnected for instance 'reg48' [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/desEncrypt.sv:76]
WARNING: [Synth 8-7023] instance 'reg48' of module 'reg48' has 4 connections declared, but only 2 given [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/desEncrypt.sv:76]
INFO: [Synth 8-6157] synthesizing module 'S_Box_Combine' [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/S_Box_Combine.sv:23]
INFO: [Synth 8-6157] synthesizing module 'sbox1' [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/sbox1.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'sbox1' (0#1) [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/sbox1.sv:23]
INFO: [Synth 8-6157] synthesizing module 'sbox2' [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/sbox2.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'sbox2' (0#1) [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/sbox2.sv:23]
INFO: [Synth 8-6157] synthesizing module 'sbox3' [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/sbox3.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'sbox3' (0#1) [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/sbox3.sv:23]
INFO: [Synth 8-6157] synthesizing module 'sbox4' [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/sbox4.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'sbox4' (0#1) [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/sbox4.sv:23]
INFO: [Synth 8-6157] synthesizing module 'sbox5' [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/sbox5.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'sbox5' (0#1) [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/sbox5.sv:23]
INFO: [Synth 8-6157] synthesizing module 'sbox6' [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/sbox6.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'sbox6' (0#1) [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/sbox6.sv:23]
INFO: [Synth 8-6157] synthesizing module 'sbox7' [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/sbox7.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'sbox7' (0#1) [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/sbox7.sv:23]
INFO: [Synth 8-6157] synthesizing module 'sbox8' [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/sbox8.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'sbox8' (0#1) [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/sbox8.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'S_Box_Combine' (0#1) [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/S_Box_Combine.sv:23]
WARNING: [Synth 8-689] width (33) of port connection 'sboxOutput' does not match port width (32) of module 'S_Box_Combine' [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/desEncrypt.sv:84]
INFO: [Synth 8-6157] synthesizing module 'permutationTable' [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/permutationTable.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'permutationTable' (0#1) [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/permutationTable.sv:23]
WARNING: [Synth 8-689] width (33) of port connection 'p_table_input' does not match port width (32) of module 'permutationTable' [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/desEncrypt.sv:89]
WARNING: [Synth 8-689] width (33) of port connection 'p_table_output' does not match port width (32) of module 'permutationTable' [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/desEncrypt.sv:90]
INFO: [Synth 8-6157] synthesizing module 'xor32' [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/xor32.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'xor32' (0#1) [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/xor32.sv:23]
WARNING: [Synth 8-689] width (33) of port connection 'permutationOutput' does not match port width (32) of module 'xor32' [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/desEncrypt.sv:96]
WARNING: [Synth 8-689] width (33) of port connection 'leftHalf' does not match port width (32) of module 'xor32' [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/desEncrypt.sv:97]
WARNING: [Synth 8-689] width (33) of port connection 'xor32Output' does not match port width (32) of module 'xor32' [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/desEncrypt.sv:98]
INFO: [Synth 8-6157] synthesizing module 'inversePermutation' [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/inversePermutation.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'inversePermutation' (0#1) [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/inversePermutation.sv:23]
WARNING: [Synth 8-689] width (33) of port connection 'inversePerm_leftInput' does not match port width (32) of module 'inversePermutation' [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/desEncrypt.sv:103]
WARNING: [Synth 8-689] width (33) of port connection 'inversePerm_rightInput' does not match port width (32) of module 'inversePermutation' [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/desEncrypt.sv:104]
INFO: [Synth 8-6157] synthesizing module 'output_triState_buffer' [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/output_triState_buffer.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'output_triState_buffer' (0#1) [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/output_triState_buffer.sv:23]
WARNING: [Synth 8-7071] port 'bufferSignal' of module 'output_triState_buffer' is unconnected for instance 'output_triState_buffer' [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/desEncrypt.sv:109]
WARNING: [Synth 8-7023] instance 'output_triState_buffer' of module 'output_triState_buffer' has 3 connections declared, but only 2 given [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/desEncrypt.sv:109]
INFO: [Synth 8-6155] done synthesizing module 'desEncrypt' (0#1) [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/desEncrypt.sv:23]
WARNING: [Synth 8-3848] Net inversePerm_output in module/entity inversePermutation does not have driver. [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/inversePermutation.sv:25]
WARNING: [Synth 8-3848] Net xor48_output in module/entity desEncrypt does not have driver. [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/desEncrypt.sv:69]
WARNING: [Synth 8-7129] Port inversePerm_output[63] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_output[62] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_output[61] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_output[60] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_output[59] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_output[58] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_output[57] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_output[56] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_output[55] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_output[54] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_output[53] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_output[52] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_output[51] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_output[50] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_output[49] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_output[48] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_output[47] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_output[46] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_output[45] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_output[44] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_output[43] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_output[42] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_output[41] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_output[40] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_output[39] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_output[38] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_output[37] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_output[36] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_output[35] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_output[34] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_output[33] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_output[32] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_output[31] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_output[30] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_output[29] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_output[28] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_output[27] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_output[26] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_output[25] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_output[24] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_output[23] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_output[22] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_output[21] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_output[20] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_output[19] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_output[18] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_output[17] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_output[16] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_output[15] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_output[14] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_output[13] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_output[12] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_output[11] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_output[10] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_output[9] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_output[8] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_output[7] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_output[6] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_output[5] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_output[4] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_output[3] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_output[2] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_output[1] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_output[0] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_leftInput[31] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_leftInput[30] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_leftInput[29] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_leftInput[28] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_leftInput[27] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_leftInput[26] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_leftInput[25] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_leftInput[24] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_leftInput[23] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_leftInput[22] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_leftInput[21] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_leftInput[20] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_leftInput[19] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_leftInput[18] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_leftInput[17] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_leftInput[16] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_leftInput[15] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_leftInput[14] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_leftInput[13] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_leftInput[12] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_leftInput[11] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_leftInput[10] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_leftInput[9] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_leftInput[8] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_leftInput[7] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_leftInput[6] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_leftInput[5] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_leftInput[4] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_leftInput[3] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_leftInput[2] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_leftInput[1] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_leftInput[0] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_rightInput[31] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_rightInput[30] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_rightInput[29] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_rightInput[28] in module inversePermutation is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 2725.168 ; gain = 156.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 2725.168 ; gain = 156.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 2725.168 ; gain = 156.477
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.099 . Memory (MB): peak = 2725.168 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:43 ; elapsed = 00:00:41 . Memory (MB): peak = 3096.766 ; gain = 528.074
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Final Year Project\vivadoProjects\desEncryt\desEncryt.srcs\sources_1\new\xor48.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Final Year Project\vivadoProjects\desEncryt\desEncryt.srcs\sources_1\new\inversePermutation.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Final Year Project\vivadoProjects\desEncryt\desEncryt.srcs\sources_1\new\desEncrypt.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Final Year Project\vivadoProjects\desEncryt\desEncryt.srcs\sources_1\new\xor48.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Final Year Project\vivadoProjects\desEncryt\desEncryt.srcs\sources_1\new\inversePermutation.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Final Year Project\vivadoProjects\desEncryt\desEncryt.srcs\sources_1\new\desEncrypt.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Final Year Project\vivadoProjects\desEncryt\desEncryt.srcs\sources_1\new\xor48.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Final Year Project\vivadoProjects\desEncryt\desEncryt.srcs\sources_1\new\inversePermutation.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Final Year Project\vivadoProjects\desEncryt\desEncryt.srcs\sources_1\new\desEncrypt.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Final Year Project\vivadoProjects\desEncryt\desEncryt.srcs\sources_1\new\xor48.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Final Year Project\vivadoProjects\desEncryt\desEncryt.srcs\sources_1\new\inversePermutation.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Final Year Project\vivadoProjects\desEncryt\desEncryt.srcs\sources_1\new\desEncrypt.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Final Year Project\vivadoProjects\desEncryt\desEncryt.srcs\sources_1\new\xor48.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Final Year Project\vivadoProjects\desEncryt\desEncryt.srcs\sources_1\new\inversePermutation.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Final Year Project\vivadoProjects\desEncryt\desEncryt.srcs\sources_1\new\desEncrypt.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Final Year Project\vivadoProjects\desEncryt\desEncryt.srcs\sources_1\new\xor48.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Final Year Project\vivadoProjects\desEncryt\desEncryt.srcs\sources_1\new\inversePermutation.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Final Year Project\vivadoProjects\desEncryt\desEncryt.srcs\sources_1\new\desEncrypt.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Final Year Project\vivadoProjects\desEncryt\desEncryt.srcs\sources_1\new\xor48.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Final Year Project\vivadoProjects\desEncryt\desEncryt.srcs\sources_1\new\inversePermutation.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Final Year Project\vivadoProjects\desEncryt\desEncryt.srcs\sources_1\new\desEncrypt.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Final Year Project\vivadoProjects\desEncryt\desEncryt.srcs\sources_1\new\xor48.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Final Year Project\vivadoProjects\desEncryt\desEncryt.srcs\sources_1\new\inversePermutation.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Final Year Project\vivadoProjects\desEncryt\desEncryt.srcs\sources_1\new\desEncrypt.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Final Year Project\vivadoProjects\desEncryt\desEncryt.srcs\sources_1\new\xor48.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Final Year Project\vivadoProjects\desEncryt\desEncryt.srcs\sources_1\new\inversePermutation.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Final Year Project\vivadoProjects\desEncryt\desEncryt.srcs\sources_1\new\desEncrypt.sv:]
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
refresh_design
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 3107.809 ; gain = 0.000
---------------------------------------------------------------------------------
ERROR: [Synth 8-2716] syntax error near '.' [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/desEncrypt.sv:73]
INFO: [Synth 8-10285] module 'desEncrypt' is ignored due to previous errors [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/desEncrypt.sv:117]
INFO: [Synth 8-9084] Verilog file 'E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/desEncrypt.sv' ignored due to errors
ERROR: [Synth 8-439] module 'desEncrypt' not found
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:26 ; elapsed = 00:00:25 . Memory (MB): peak = 3107.809 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
refresh_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:33 . Memory (MB): peak = 3107.809 ; gain = 0.000
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 3107.809 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'desEncrypt' [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/desEncrypt.sv:23]
INFO: [Synth 8-6157] synthesizing module 'keyAlgorithm' [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/keyAlgorithm.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'keyAlgorithm' (0#1) [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/keyAlgorithm.sv:23]
INFO: [Synth 8-6157] synthesizing module 'initialPermutation' [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/initialPermutation.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'initialPermutation' (0#1) [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/initialPermutation.sv:23]
INFO: [Synth 8-6157] synthesizing module 'reg32' [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/reg32.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'reg32' (0#1) [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/reg32.sv:23]
WARNING: [Synth 8-689] width (33) of port connection 'reg32Output' does not match port width (32) of module 'reg32' [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/desEncrypt.sv:54]
WARNING: [Synth 8-7071] port 'clk' of module 'reg32' is unconnected for instance 'left_reg32' [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/desEncrypt.sv:52]
WARNING: [Synth 8-7071] port 'reg32Load' of module 'reg32' is unconnected for instance 'left_reg32' [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/desEncrypt.sv:52]
WARNING: [Synth 8-7023] instance 'left_reg32' of module 'reg32' has 4 connections declared, but only 2 given [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/desEncrypt.sv:52]
WARNING: [Synth 8-689] width (33) of port connection 'reg32Output' does not match port width (32) of module 'reg32' [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/desEncrypt.sv:60]
WARNING: [Synth 8-7071] port 'clk' of module 'reg32' is unconnected for instance 'right_reg32' [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/desEncrypt.sv:58]
WARNING: [Synth 8-7071] port 'reg32Load' of module 'reg32' is unconnected for instance 'right_reg32' [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/desEncrypt.sv:58]
WARNING: [Synth 8-7023] instance 'right_reg32' of module 'reg32' has 4 connections declared, but only 2 given [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/desEncrypt.sv:58]
INFO: [Synth 8-6157] synthesizing module 'expand32to48' [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/expand32to48.sv:22]
INFO: [Synth 8-6155] done synthesizing module 'expand32to48' (0#1) [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/expand32to48.sv:22]
WARNING: [Synth 8-689] width (33) of port connection 'right_half' does not match port width (32) of module 'expand32to48' [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/desEncrypt.sv:65]
INFO: [Synth 8-6157] synthesizing module 'xor48' [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/xor48.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'xor48' (0#1) [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/xor48.sv:23]
INFO: [Synth 8-6157] synthesizing module 'reg48' [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/reg48.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'reg48' (0#1) [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/reg48.sv:23]
WARNING: [Synth 8-689] width (48) of port connection 'reg48Input' does not match port width (32) of module 'reg48' [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/desEncrypt.sv:78]
WARNING: [Synth 8-689] width (48) of port connection 'reg48Output' does not match port width (32) of module 'reg48' [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/desEncrypt.sv:79]
WARNING: [Synth 8-7071] port 'clk' of module 'reg48' is unconnected for instance 'reg48' [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/desEncrypt.sv:77]
WARNING: [Synth 8-7071] port 'reg48Load' of module 'reg48' is unconnected for instance 'reg48' [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/desEncrypt.sv:77]
WARNING: [Synth 8-7023] instance 'reg48' of module 'reg48' has 4 connections declared, but only 2 given [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/desEncrypt.sv:77]
INFO: [Synth 8-6157] synthesizing module 'S_Box_Combine' [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/S_Box_Combine.sv:23]
INFO: [Synth 8-6157] synthesizing module 'sbox1' [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/sbox1.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'sbox1' (0#1) [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/sbox1.sv:23]
INFO: [Synth 8-6157] synthesizing module 'sbox2' [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/sbox2.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'sbox2' (0#1) [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/sbox2.sv:23]
INFO: [Synth 8-6157] synthesizing module 'sbox3' [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/sbox3.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'sbox3' (0#1) [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/sbox3.sv:23]
INFO: [Synth 8-6157] synthesizing module 'sbox4' [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/sbox4.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'sbox4' (0#1) [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/sbox4.sv:23]
INFO: [Synth 8-6157] synthesizing module 'sbox5' [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/sbox5.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'sbox5' (0#1) [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/sbox5.sv:23]
INFO: [Synth 8-6157] synthesizing module 'sbox6' [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/sbox6.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'sbox6' (0#1) [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/sbox6.sv:23]
INFO: [Synth 8-6157] synthesizing module 'sbox7' [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/sbox7.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'sbox7' (0#1) [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/sbox7.sv:23]
INFO: [Synth 8-6157] synthesizing module 'sbox8' [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/sbox8.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'sbox8' (0#1) [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/sbox8.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'S_Box_Combine' (0#1) [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/S_Box_Combine.sv:23]
WARNING: [Synth 8-689] width (33) of port connection 'sboxOutput' does not match port width (32) of module 'S_Box_Combine' [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/desEncrypt.sv:85]
INFO: [Synth 8-6157] synthesizing module 'permutationTable' [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/permutationTable.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'permutationTable' (0#1) [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/permutationTable.sv:23]
WARNING: [Synth 8-689] width (33) of port connection 'p_table_input' does not match port width (32) of module 'permutationTable' [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/desEncrypt.sv:90]
WARNING: [Synth 8-689] width (33) of port connection 'p_table_output' does not match port width (32) of module 'permutationTable' [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/desEncrypt.sv:91]
INFO: [Synth 8-6157] synthesizing module 'xor32' [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/xor32.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'xor32' (0#1) [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/xor32.sv:23]
WARNING: [Synth 8-689] width (33) of port connection 'permutationOutput' does not match port width (32) of module 'xor32' [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/desEncrypt.sv:97]
WARNING: [Synth 8-689] width (33) of port connection 'leftHalf' does not match port width (32) of module 'xor32' [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/desEncrypt.sv:98]
WARNING: [Synth 8-689] width (33) of port connection 'xor32Output' does not match port width (32) of module 'xor32' [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/desEncrypt.sv:99]
INFO: [Synth 8-6157] synthesizing module 'inversePermutation' [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/inversePermutation.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'inversePermutation' (0#1) [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/inversePermutation.sv:23]
WARNING: [Synth 8-689] width (33) of port connection 'inversePerm_leftInput' does not match port width (32) of module 'inversePermutation' [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/desEncrypt.sv:104]
WARNING: [Synth 8-689] width (33) of port connection 'inversePerm_rightInput' does not match port width (32) of module 'inversePermutation' [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/desEncrypt.sv:105]
INFO: [Synth 8-6157] synthesizing module 'output_triState_buffer' [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/output_triState_buffer.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'output_triState_buffer' (0#1) [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/output_triState_buffer.sv:23]
WARNING: [Synth 8-7071] port 'bufferSignal' of module 'output_triState_buffer' is unconnected for instance 'output_triState_buffer' [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/desEncrypt.sv:110]
WARNING: [Synth 8-7023] instance 'output_triState_buffer' of module 'output_triState_buffer' has 3 connections declared, but only 2 given [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/desEncrypt.sv:110]
INFO: [Synth 8-6155] done synthesizing module 'desEncrypt' (0#1) [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/desEncrypt.sv:23]
WARNING: [Synth 8-3848] Net inversePerm_output in module/entity inversePermutation does not have driver. [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/inversePermutation.sv:25]
WARNING: [Synth 8-7129] Port inversePerm_output[63] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_output[62] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_output[61] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_output[60] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_output[59] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_output[58] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_output[57] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_output[56] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_output[55] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_output[54] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_output[53] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_output[52] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_output[51] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_output[50] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_output[49] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_output[48] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_output[47] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_output[46] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_output[45] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_output[44] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_output[43] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_output[42] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_output[41] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_output[40] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_output[39] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_output[38] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_output[37] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_output[36] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_output[35] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_output[34] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_output[33] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_output[32] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_output[31] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_output[30] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_output[29] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_output[28] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_output[27] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_output[26] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_output[25] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_output[24] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_output[23] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_output[22] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_output[21] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_output[20] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_output[19] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_output[18] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_output[17] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_output[16] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_output[15] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_output[14] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_output[13] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_output[12] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_output[11] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_output[10] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_output[9] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_output[8] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_output[7] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_output[6] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_output[5] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_output[4] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_output[3] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_output[2] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_output[1] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_output[0] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_leftInput[31] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_leftInput[30] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_leftInput[29] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_leftInput[28] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_leftInput[27] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_leftInput[26] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_leftInput[25] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_leftInput[24] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_leftInput[23] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_leftInput[22] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_leftInput[21] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_leftInput[20] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_leftInput[19] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_leftInput[18] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_leftInput[17] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_leftInput[16] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_leftInput[15] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_leftInput[14] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_leftInput[13] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_leftInput[12] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_leftInput[11] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_leftInput[10] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_leftInput[9] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_leftInput[8] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_leftInput[7] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_leftInput[6] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_leftInput[5] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_leftInput[4] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_leftInput[3] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_leftInput[2] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_leftInput[1] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_leftInput[0] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_rightInput[31] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_rightInput[30] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_rightInput[29] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_rightInput[28] in module inversePermutation is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 3107.809 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 3107.809 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 3107.809 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.148 . Memory (MB): peak = 3107.809 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:37 . Memory (MB): peak = 3278.055 ; gain = 170.246
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Final Year Project\vivadoProjects\desEncryt\desEncryt.srcs\sources_1\new\xor48.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Final Year Project\vivadoProjects\desEncryt\desEncryt.srcs\sources_1\new\inversePermutation.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Final Year Project\vivadoProjects\desEncryt\desEncryt.srcs\sources_1\new\desEncrypt.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Final Year Project\vivadoProjects\desEncryt\desEncryt.srcs\sources_1\new\xor48.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Final Year Project\vivadoProjects\desEncryt\desEncryt.srcs\sources_1\new\inversePermutation.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Final Year Project\vivadoProjects\desEncryt\desEncryt.srcs\sources_1\new\desEncrypt.sv:]
refresh_design
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {17-179}  -suppress '. The existing rule will be replaced.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 3295.742 ; gain = 15.941
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'desEncrypt' [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/desEncrypt.sv:23]
INFO: [Synth 8-6157] synthesizing module 'keyAlgorithm' [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/keyAlgorithm.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'keyAlgorithm' (0#1) [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/keyAlgorithm.sv:23]
INFO: [Synth 8-6157] synthesizing module 'initialPermutation' [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/initialPermutation.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'initialPermutation' (0#1) [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/initialPermutation.sv:23]
INFO: [Synth 8-6157] synthesizing module 'reg32' [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/reg32.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'reg32' (0#1) [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/reg32.sv:23]
WARNING: [Synth 8-689] width (33) of port connection 'reg32Output' does not match port width (32) of module 'reg32' [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/desEncrypt.sv:54]
WARNING: [Synth 8-7071] port 'clk' of module 'reg32' is unconnected for instance 'left_reg32' [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/desEncrypt.sv:52]
WARNING: [Synth 8-7071] port 'reg32Load' of module 'reg32' is unconnected for instance 'left_reg32' [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/desEncrypt.sv:52]
WARNING: [Synth 8-7023] instance 'left_reg32' of module 'reg32' has 4 connections declared, but only 2 given [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/desEncrypt.sv:52]
WARNING: [Synth 8-689] width (33) of port connection 'reg32Output' does not match port width (32) of module 'reg32' [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/desEncrypt.sv:60]
WARNING: [Synth 8-7071] port 'clk' of module 'reg32' is unconnected for instance 'right_reg32' [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/desEncrypt.sv:58]
WARNING: [Synth 8-7071] port 'reg32Load' of module 'reg32' is unconnected for instance 'right_reg32' [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/desEncrypt.sv:58]
WARNING: [Synth 8-7023] instance 'right_reg32' of module 'reg32' has 4 connections declared, but only 2 given [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/desEncrypt.sv:58]
INFO: [Synth 8-6157] synthesizing module 'expand32to48' [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/expand32to48.sv:22]
INFO: [Synth 8-6155] done synthesizing module 'expand32to48' (0#1) [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/expand32to48.sv:22]
WARNING: [Synth 8-689] width (33) of port connection 'right_half' does not match port width (32) of module 'expand32to48' [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/desEncrypt.sv:65]
INFO: [Synth 8-6157] synthesizing module 'xor48' [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/xor48.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'xor48' (0#1) [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/xor48.sv:23]
INFO: [Synth 8-6157] synthesizing module 'reg48' [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/reg48.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'reg48' (0#1) [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/reg48.sv:23]
WARNING: [Synth 8-7071] port 'clk' of module 'reg48' is unconnected for instance 'reg48' [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/desEncrypt.sv:77]
WARNING: [Synth 8-7071] port 'reg48Load' of module 'reg48' is unconnected for instance 'reg48' [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/desEncrypt.sv:77]
WARNING: [Synth 8-7023] instance 'reg48' of module 'reg48' has 4 connections declared, but only 2 given [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/desEncrypt.sv:77]
INFO: [Synth 8-6157] synthesizing module 'S_Box_Combine' [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/S_Box_Combine.sv:23]
INFO: [Synth 8-6157] synthesizing module 'sbox1' [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/sbox1.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'sbox1' (0#1) [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/sbox1.sv:23]
INFO: [Synth 8-6157] synthesizing module 'sbox2' [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/sbox2.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'sbox2' (0#1) [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/sbox2.sv:23]
INFO: [Synth 8-6157] synthesizing module 'sbox3' [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/sbox3.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'sbox3' (0#1) [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/sbox3.sv:23]
INFO: [Synth 8-6157] synthesizing module 'sbox4' [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/sbox4.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'sbox4' (0#1) [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/sbox4.sv:23]
INFO: [Synth 8-6157] synthesizing module 'sbox5' [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/sbox5.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'sbox5' (0#1) [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/sbox5.sv:23]
INFO: [Synth 8-6157] synthesizing module 'sbox6' [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/sbox6.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'sbox6' (0#1) [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/sbox6.sv:23]
INFO: [Synth 8-6157] synthesizing module 'sbox7' [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/sbox7.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'sbox7' (0#1) [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/sbox7.sv:23]
INFO: [Synth 8-6157] synthesizing module 'sbox8' [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/sbox8.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'sbox8' (0#1) [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/sbox8.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'S_Box_Combine' (0#1) [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/S_Box_Combine.sv:23]
WARNING: [Synth 8-689] width (33) of port connection 'sboxOutput' does not match port width (32) of module 'S_Box_Combine' [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/desEncrypt.sv:85]
INFO: [Synth 8-6157] synthesizing module 'permutationTable' [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/permutationTable.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'permutationTable' (0#1) [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/permutationTable.sv:23]
WARNING: [Synth 8-689] width (33) of port connection 'p_table_input' does not match port width (32) of module 'permutationTable' [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/desEncrypt.sv:90]
WARNING: [Synth 8-689] width (33) of port connection 'p_table_output' does not match port width (32) of module 'permutationTable' [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/desEncrypt.sv:91]
INFO: [Synth 8-6157] synthesizing module 'xor32' [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/xor32.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'xor32' (0#1) [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/xor32.sv:23]
WARNING: [Synth 8-689] width (33) of port connection 'permutationOutput' does not match port width (32) of module 'xor32' [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/desEncrypt.sv:97]
WARNING: [Synth 8-689] width (33) of port connection 'leftHalf' does not match port width (32) of module 'xor32' [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/desEncrypt.sv:98]
WARNING: [Synth 8-689] width (33) of port connection 'xor32Output' does not match port width (32) of module 'xor32' [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/desEncrypt.sv:99]
INFO: [Synth 8-6157] synthesizing module 'inversePermutation' [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/inversePermutation.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'inversePermutation' (0#1) [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/inversePermutation.sv:23]
WARNING: [Synth 8-689] width (33) of port connection 'inversePerm_leftInput' does not match port width (32) of module 'inversePermutation' [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/desEncrypt.sv:104]
WARNING: [Synth 8-689] width (33) of port connection 'inversePerm_rightInput' does not match port width (32) of module 'inversePermutation' [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/desEncrypt.sv:105]
INFO: [Synth 8-6157] synthesizing module 'output_triState_buffer' [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/output_triState_buffer.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'output_triState_buffer' (0#1) [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/output_triState_buffer.sv:23]
WARNING: [Synth 8-7071] port 'bufferSignal' of module 'output_triState_buffer' is unconnected for instance 'output_triState_buffer' [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/desEncrypt.sv:110]
WARNING: [Synth 8-7023] instance 'output_triState_buffer' of module 'output_triState_buffer' has 3 connections declared, but only 2 given [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/desEncrypt.sv:110]
INFO: [Synth 8-6155] done synthesizing module 'desEncrypt' (0#1) [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/desEncrypt.sv:23]
WARNING: [Synth 8-3848] Net inversePerm_output in module/entity inversePermutation does not have driver. [E:/Final Year Project/vivadoProjects/desEncryt/desEncryt.srcs/sources_1/new/inversePermutation.sv:25]
WARNING: [Synth 8-7129] Port inversePerm_output[63] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_output[62] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_output[61] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_output[60] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_output[59] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_output[58] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_output[57] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_output[56] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_output[55] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_output[54] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_output[53] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_output[52] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_output[51] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_output[50] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_output[49] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_output[48] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_output[47] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_output[46] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_output[45] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_output[44] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_output[43] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_output[42] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_output[41] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_output[40] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_output[39] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_output[38] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_output[37] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_output[36] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_output[35] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_output[34] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_output[33] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_output[32] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_output[31] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_output[30] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_output[29] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_output[28] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_output[27] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_output[26] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_output[25] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_output[24] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_output[23] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_output[22] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_output[21] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_output[20] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_output[19] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_output[18] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_output[17] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_output[16] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_output[15] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_output[14] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_output[13] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_output[12] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_output[11] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_output[10] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_output[9] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_output[8] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_output[7] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_output[6] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_output[5] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_output[4] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_output[3] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_output[2] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_output[1] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_output[0] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_leftInput[31] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_leftInput[30] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_leftInput[29] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_leftInput[28] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_leftInput[27] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_leftInput[26] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_leftInput[25] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_leftInput[24] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_leftInput[23] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_leftInput[22] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_leftInput[21] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_leftInput[20] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_leftInput[19] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_leftInput[18] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_leftInput[17] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_leftInput[16] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_leftInput[15] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_leftInput[14] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_leftInput[13] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_leftInput[12] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_leftInput[11] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_leftInput[10] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_leftInput[9] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_leftInput[8] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_leftInput[7] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_leftInput[6] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_leftInput[5] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_leftInput[4] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_leftInput[3] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_leftInput[2] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_leftInput[1] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_leftInput[0] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_rightInput[31] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_rightInput[30] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_rightInput[29] in module inversePermutation is either unconnected or has no load
WARNING: [Synth 8-7129] Port inversePerm_rightInput[28] in module inversePermutation is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 3295.742 ; gain = 15.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 3300.848 ; gain = 21.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 3300.848 ; gain = 21.047
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.147 . Memory (MB): peak = 3300.848 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:37 . Memory (MB): peak = 3300.848 ; gain = 21.047
