#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Mon May 21 18:23:09 2018
# Process ID: 3796
# Current directory: C:/Users/BasileBerckmoes/Documents/GitHub/EmbeddedProcessing/Labo6/ip_repo
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2616 C:\Users\BasileBerckmoes\Documents\GitHub\EmbeddedProcessing\Labo6\ip_repo\edit_VGA_sAXI_controller_v1_0.xpr
# Log file: C:/Users/BasileBerckmoes/Documents/GitHub/EmbeddedProcessing/Labo6/ip_repo/vivado.log
# Journal file: C:/Users/BasileBerckmoes/Documents/GitHub/EmbeddedProcessing/Labo6/ip_repo\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/BasileBerckmoes/Documents/GitHub/EmbeddedProcessing/Labo6/ip_repo/edit_VGA_sAXI_controller_v1_0.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/BasileBerckmoes/Documents/GitHub/EmbeddedProcessing/Labo6/ip_repo/VGA_sAXI_controller_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.1/data/ip'.
update_compile_order -fileset sources_1
ipx::open_ipxact_file C:/Users/BasileBerckmoes/Documents/GitHub/EmbeddedProcessing/Labo6/ip_repo/VGA_sAXI_controller_1.0/component.xml
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/BasileBerckmoes/Documents/GitHub/EmbeddedProcessing/Labo6/ip_repo/VGA_sAXI_controller_1.0/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-4308] Project file 'c:/Users/BasileBerckmoes/Documents/GitHub/EmbeddedProcessing/Labo6/ip_repo/VGA_sAXI_controller_1.0/src/ClkAndResetGen.vhd' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file 'c:/Users/BasileBerckmoes/Documents/GitHub/EmbeddedProcessing/Labo6/ip_repo/VGA_sAXI_controller_1.0/src/ColorGenerator.vhd' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file 'c:/Users/BasileBerckmoes/Documents/GitHub/EmbeddedProcessing/Labo6/ip_repo/VGA_sAXI_controller_1.0/src/VGA_controller.vhd' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file 'c:/Users/BasileBerckmoes/Documents/GitHub/EmbeddedProcessing/Labo6/ip_repo/VGA_sAXI_controller_1.0/src/VideoTimingGen.vhd' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file 'c:/Users/BasileBerckmoes/Documents/GitHub/EmbeddedProcessing/Labo6/ip_repo/VGA_sAXI_controller_1.0/src/ClkAndResetGen.vhd' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file 'c:/Users/BasileBerckmoes/Documents/GitHub/EmbeddedProcessing/Labo6/ip_repo/VGA_sAXI_controller_1.0/src/ColorGenerator.vhd' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file 'c:/Users/BasileBerckmoes/Documents/GitHub/EmbeddedProcessing/Labo6/ip_repo/VGA_sAXI_controller_1.0/src/VGA_controller.vhd' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file 'c:/Users/BasileBerckmoes/Documents/GitHub/EmbeddedProcessing/Labo6/ip_repo/VGA_sAXI_controller_1.0/src/VideoTimingGen.vhd' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
ipx::merge_project_changes ports [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/BasileBerckmoes/Documents/GitHub/EmbeddedProcessing/Labo6/ip_repo/VGA_sAXI_controller_1.0/component.xml' ignored by IP packager.
INFO: [IP_Flow 19-3166] Bus Interface 'S00_AXI': References existing memory map 'S00_AXI'.
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/Users/BasileBerckmoes/Documents/GitHub/EmbeddedProcessing/Labo6/ip_repo/VGA_sAXI_controller_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/BasileBerckmoes/Documents/GitHub/EmbeddedProcessing/Labo6/ip_repo/VGA_sAXI_controller_1.0'
exit
INFO: [Common 17-206] Exiting Vivado at Mon May 21 18:26:07 2018...
