<?xml version="1.0" encoding="ISO-8859-1" ?>
<opml version="1.0">
	<head>
		<title>VCS dump file for DVE debugging</title>
		<vcsVersion>F-2011.12-SP1</vcsVersion>
		<dateCreated>Fri Nov 29 15:33:18 2013</dateCreated>
	</head>
	<body>
		<!-- VCS compile options -->
		<vcsCompileOptions text="/afs/ece.cmu.edu/support/synopsys/synopsys/share/image/usr/local/synopsys/vcs-mx_vF-2011.12-SP1/suse32/bin/vcs1 -Mcc=gcc -Mcplusplus=g++ -Masflags=--32 -Mcfl= -pipe -m32 -O -I/afs/ece.cmu.edu/support/synopsys/synopsys/share/image/usr/local/synopsys/vcs-mx_vF-2011.12-SP1/include  -Mldflags= -melf_i386 -m32  -Mout=simv -Mamsrun= -Mvcsaceobjs= -Mobjects= /afs/ece.cmu.edu/support/synopsys/synopsys/share/image/usr/local/synopsys/vcs-mx_vF-2011.12-SP1/suse32/lib/libvirsim.so /afs/ece.cmu.edu/support/synopsys/synopsys/share/image/usr/local/synopsys/vcs-mx_vF-2011.12-SP1/suse32/lib/librterrorinf.so /afs/ece.cmu.edu/support/synopsys/synopsys/share/image/usr/local/synopsys/vcs-mx_vF-2011.12-SP1/suse32/lib/libsnpsmalloc.so  -Msaverestoreobj=/afs/ece.cmu.edu/support/synopsys/synopsys/share/image/usr/local/synopsys/vcs-mx_vF-2011.12-SP1/suse32/lib/vcs_save_restore_new.o -Mcrt0= -Mcrtn= -Mcsrc= -Msyslibs=/afs/ece.cmu.edu/support/synopsys/synopsys/share/image/usr/local/synopsys/vcs-mx_vF-2011.12-SP1/suse32/lib/ctype-stubs_32.a -ldl -lm  -Xcbug=0x1 -debug_all +cli+4 +vcsd +itf+/afs/ece.cmu.edu/support/synopsys/synopsys/share/image/usr/local/synopsys/vcs-mx_vF-2011.12-SP1/suse32/lib/vcsd.tab +vpi -line -debug=4 +memcbk -sverilog +vpi -gen_obj user_FPGA_format.sv address_translator.sv user_FPGA_test.sv window_handler.sv window_holder.sv ncc.sv template_handler.sv testBenches.sv "/>
		<!-- File list for the whole design -->
		<fileList>
			<file fid="0" path="/afs/ece.cmu.edu/usr/gcharnma/Private/astroFPGA/final/template_handler.sv" />
			<file fid="1" path="/afs/ece.cmu.edu/usr/gcharnma/Private/astroFPGA/final/user_FPGA_format.sv" />
			<file fid="2" path="/afs/ece.cmu.edu/usr/gcharnma/Private/astroFPGA/final/ncc.sv" />
			<file fid="5" path="/afs/ece.cmu.edu/usr/gcharnma/Private/astroFPGA/final/testBenches.sv" />
			<file fid="3" path="/afs/ece.cmu.edu/usr/gcharnma/Private/astroFPGA/final/window_holder.sv" />
			<file fid="4" path="/afs/ece.cmu.edu/usr/gcharnma/Private/astroFPGA/final/user_FPGA_test.sv" />
			<file fid="6" path="/afs/ece.cmu.edu/usr/gcharnma/Private/astroFPGA/final/window_handler.sv" />
			<file fid="7" path="/afs/ece.cmu.edu/usr/gcharnma/Private/astroFPGA/final/address_translator.sv" />
		</fileList>
		<!-- Include file list for the whole design -->
		<includeFileList>
		</includeFileList>
		<!-- Encrypted codes list for the whole design -->
		<encryptedCodesList>
		</encryptedCodesList>
		<!-- Inactive codes list for the whole design -->
		<inactiveCodesList>
		</inactiveCodesList>
		<!-- Compile options UUM based -->
		<langKeywords>
			<svFiles fid="0-7" />
		</langKeywords>
		<!--  Case insensitive file list -->
		<caseInsensitiveFiles fid="" />
		<!-- Macro definition list for the whole design --> 
		<macroDefinitionList>
		</macroDefinitionList>
		<!-- Macro value list for the whole design --> 
		<macroValueList>
		</macroValueList>
	</body>
</opml>
