<html>
  <head>
    <link rel="stylesheet" href="connectivity_table_styles.css">
  </head>
  <body>
    <h3>Instance Name: <span style="font-weight:normal">stat_array</span>
    </h3>
    <h3>Module: <span style="font-weight:normal">status_array</span>
    </h3>
    <h3>Instance Hierarchy: <span style="font-weight:normal">
        <a href="instruction_cache.html">instruction_cache</a>.<a href="instruction_cache.icache_stage1_m.html">icache_stage1_m</a>.<a href="instruction_cache.icache_stage1_m.status_array_wrapper_m.html">status_array_wrapper_m</a>.<a href="instruction_cache.icache_stage1_m.status_array_wrapper_m.stat_array.html">stat_array</a>
      </span>
    </h3>
    <table>
      <thead>
        <tr>
          <td>Variable Name</td>
          <td>Variable Info</td>
          <td>Driver</td>
          <td>Load</td>
        </tr>
      </thead>
      <tbody>
        <tr>
          <td rowspan="1" id="TAG_WIDTH">
            <p>TAG_WIDTH</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic, parameter</p>
            <p>
              <strong>dim</strong>: [31:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__status_array.v.html#8">src/status_array.v, 8:33</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
        <tr>
          <td rowspan="1" id="i_tag">
            <p>i_tag</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic, input</p>
            <p>
              <strong>dim</strong>: [0:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__status_array.v.html#10">src/status_array.v, 10:45</a>
            </p>
          </td>
          <td>
            <h4>r_tag</h4>
            <p>
              <a href="instruction_cache.icache_stage1_m.status_array_wrapper_m.html#r_tag">instruction_cache.icache_stage1_m.status_array_wrapper_m.r_tag</a>
            </p>
            <p>Examine RTL: <a href="src__status_array_wrapper.v.html#97">src/status_array_wrapper.v:97</a>
            </p>
          </td>
          <td>
            <h4>o_tag</h4>
            <p>
              <a href="instruction_cache.icache_stage1_m.status_array_wrapper_m.stat_array.html#o_tag">instruction_cache.icache_stage1_m.status_array_wrapper_m.stat_array.o_tag</a>
            </p>
            <p>Examine RTL: <a href="src__status_array.v.html#86">src/status_array.v:86</a>
            </p>
          </td>
        </tr>
        <tr>
          <td rowspan="1" id="i_r_addr">
            <p>i_r_addr</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic, input</p>
            <p>
              <strong>dim</strong>: [3:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__status_array.v.html#11">src/status_array.v, 11:45</a>
            </p>
          </td>
          <td>
            <h4>i_r_addr</h4>
            <p>
              <a href="instruction_cache.icache_stage1_m.status_array_wrapper_m.html#i_r_addr">instruction_cache.icache_stage1_m.status_array_wrapper_m.i_r_addr</a>
            </p>
            <p>Examine RTL: <a href="src__status_array_wrapper.v.html#98">src/status_array_wrapper.v:98</a>
            </p>
          </td>
          <td>
            <h4>addr1</h4>
            <p>
              <a href="instruction_cache.icache_stage1_m.status_array_wrapper_m.stat_array.status_sram.html#addr1">instruction_cache.icache_stage1_m.status_array_wrapper_m.stat_array.status_sram.addr1</a>
            </p>
            <p>Examine RTL: <a href="src__status_array.v.html#61">src/status_array.v:61</a>
            </p>
          </td>
        </tr>
        <tr>
          <td rowspan="3" id="i_r_valid">
            <p>i_r_valid</p>
          </td>
          <td rowspan="3">
            <p>
              <strong>type</strong>: logic, input</p>
            <p>
              <strong>dim</strong>: [0:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__status_array.v.html#12">src/status_array.v, 12:45</a>
            </p>
          </td>
          <td>
            <h4>i_r_valid</h4>
            <p>
              <a href="instruction_cache.icache_stage1_m.status_array_wrapper_m.html#i_r_valid">instruction_cache.icache_stage1_m.status_array_wrapper_m.i_r_valid</a>
            </p>
            <p>Examine RTL: <a href="src__status_array_wrapper.v.html#99">src/status_array_wrapper.v:99</a>
            </p>
          </td>
          <td>
            <h4>csb1</h4>
            <p>
              <a href="instruction_cache.icache_stage1_m.status_array_wrapper_m.stat_array.status_sram.html#csb1">instruction_cache.icache_stage1_m.status_array_wrapper_m.stat_array.status_sram.csb1</a>
            </p>
            <p>Examine RTL: <a href="src__status_array.v.html#60">src/status_array.v:60</a>
            </p>
          </td>
        </tr>
        <tr>
          <td>
            <p>None</p>
          </td>
          <td>
            <h4>o_valid</h4>
            <p>
              <a href="instruction_cache.icache_stage1_m.status_array_wrapper_m.stat_array.html#o_valid">instruction_cache.icache_stage1_m.status_array_wrapper_m.stat_array.o_valid</a>
            </p>
            <p>Examine RTL: <a href="src__status_array.v.html#73">src/status_array.v:73</a>
            </p>
          </td>
        </tr>
        <tr>
          <td>
            <p>None</p>
          </td>
          <td>
            <h4>o_tag</h4>
            <p>
              <a href="instruction_cache.icache_stage1_m.status_array_wrapper_m.stat_array.html#o_tag">instruction_cache.icache_stage1_m.status_array_wrapper_m.stat_array.o_tag</a>
            </p>
            <p>Examine RTL: <a href="src__status_array.v.html#86">src/status_array.v:86</a>
            </p>
          </td>
        </tr>
        <tr>
          <td rowspan="1" id="i_w_addr">
            <p>i_w_addr</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic, input</p>
            <p>
              <strong>dim</strong>: [3:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__status_array.v.html#15">src/status_array.v, 15:45</a>
            </p>
          </td>
          <td>
            <h4>r_w_addr</h4>
            <p>
              <a href="instruction_cache.icache_stage1_m.status_array_wrapper_m.html#r_w_addr">instruction_cache.icache_stage1_m.status_array_wrapper_m.r_w_addr</a>
            </p>
            <p>Examine RTL: <a href="src__status_array_wrapper.v.html#101">src/status_array_wrapper.v:101</a>
            </p>
          </td>
          <td>
            <h4>addr0</h4>
            <p>
              <a href="instruction_cache.icache_stage1_m.status_array_wrapper_m.stat_array.status_sram.html#addr0">instruction_cache.icache_stage1_m.status_array_wrapper_m.stat_array.status_sram.addr0</a>
            </p>
            <p>Examine RTL: <a href="src__status_array.v.html#56">src/status_array.v:56</a>
            </p>
          </td>
        </tr>
        <tr>
          <td rowspan="1" id="i_w_data">
            <p>i_w_data</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic, input</p>
            <p>
              <strong>dim</strong>: [7:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__status_array.v.html#16">src/status_array.v, 16:45</a>
            </p>
          </td>
          <td>
            <h4>r_w_data</h4>
            <p>
              <a href="instruction_cache.icache_stage1_m.status_array_wrapper_m.html#r_w_data">instruction_cache.icache_stage1_m.status_array_wrapper_m.r_w_data</a>
            </p>
            <p>Examine RTL: <a href="src__status_array_wrapper.v.html#102">src/status_array_wrapper.v:102</a>
            </p>
          </td>
          <td>
            <h4>din0</h4>
            <p>
              <a href="instruction_cache.icache_stage1_m.status_array_wrapper_m.stat_array.status_sram.html#din0">instruction_cache.icache_stage1_m.status_array_wrapper_m.stat_array.status_sram.din0</a>
            </p>
            <p>Examine RTL: <a href="src__status_array.v.html#57">src/status_array.v:57</a>
            </p>
          </td>
        </tr>
        <tr>
          <td rowspan="1" id="i_w_wmask">
            <p>i_w_wmask</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic, input</p>
            <p>
              <strong>dim</strong>: [3:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__status_array.v.html#17">src/status_array.v, 17:45</a>
            </p>
          </td>
          <td>
            <h4>r_w_wmask</h4>
            <p>
              <a href="instruction_cache.icache_stage1_m.status_array_wrapper_m.html#r_w_wmask">instruction_cache.icache_stage1_m.status_array_wrapper_m.r_w_wmask</a>
            </p>
            <p>Examine RTL: <a href="src__status_array_wrapper.v.html#103">src/status_array_wrapper.v:103</a>
            </p>
          </td>
          <td>
            <h4>wmask0</h4>
            <p>
              <a href="instruction_cache.icache_stage1_m.status_array_wrapper_m.stat_array.status_sram.html#wmask0">instruction_cache.icache_stage1_m.status_array_wrapper_m.stat_array.status_sram.wmask0</a>
            </p>
            <p>Examine RTL: <a href="src__status_array.v.html#55">src/status_array.v:55</a>
            </p>
          </td>
        </tr>
        <tr>
          <td rowspan="2" id="i_w_valid">
            <p>i_w_valid</p>
          </td>
          <td rowspan="2">
            <p>
              <strong>type</strong>: logic, input</p>
            <p>
              <strong>dim</strong>: [0:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__status_array.v.html#18">src/status_array.v, 18:45</a>
            </p>
          </td>
          <td>
            <h4>r_w_valid</h4>
            <p>
              <a href="instruction_cache.icache_stage1_m.status_array_wrapper_m.html#r_w_valid">instruction_cache.icache_stage1_m.status_array_wrapper_m.r_w_valid</a>
            </p>
            <p>Examine RTL: <a href="src__status_array_wrapper.v.html#104">src/status_array_wrapper.v:104</a>
            </p>
          </td>
          <td>
            <h4>csb0</h4>
            <p>
              <a href="instruction_cache.icache_stage1_m.status_array_wrapper_m.stat_array.status_sram.html#csb0">instruction_cache.icache_stage1_m.status_array_wrapper_m.stat_array.status_sram.csb0</a>
            </p>
            <p>Examine RTL: <a href="src__status_array.v.html#54">src/status_array.v:54</a>
            </p>
          </td>
        </tr>
        <tr>
          <td>
            <p>None</p>
          </td>
          <td>
            <h4>r_w_valid</h4>
            <p>
              <a href="instruction_cache.icache_stage1_m.status_array_wrapper_m.stat_array.html#r_w_valid">instruction_cache.icache_stage1_m.status_array_wrapper_m.stat_array.r_w_valid</a>
            </p>
            <p>Examine RTL: <a href="src__status_array.v.html#74">src/status_array.v:74</a>
            </p>
          </td>
        </tr>
        <tr>
          <td rowspan="1" id="clk">
            <p>clk</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic, input</p>
            <p>
              <strong>dim</strong>: [0:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__status_array.v.html#20">src/status_array.v, 20:45</a>
            </p>
          </td>
          <td>
            <h4>clk</h4>
            <p>
              <a href="instruction_cache.icache_stage1_m.status_array_wrapper_m.html#clk">instruction_cache.icache_stage1_m.status_array_wrapper_m.clk</a>
            </p>
            <p>Examine RTL: <a href="src__status_array_wrapper.v.html#106">src/status_array_wrapper.v:106</a>
            </p>
          </td>
          <td>
            <h4>clk</h4>
            <p>
              <a href="instruction_cache.icache_stage1_m.status_array_wrapper_m.stat_array.cg.html#clk">instruction_cache.icache_stage1_m.status_array_wrapper_m.stat_array.cg.clk</a>
            </p>
            <p>Examine RTL: <a href="src__status_array.v.html#47">src/status_array.v:47</a>
            </p>
          </td>
        </tr>
        <tr>
          <td rowspan="1" id="arst_n">
            <p>arst_n</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic, input</p>
            <p>
              <strong>dim</strong>: [0:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__status_array.v.html#21">src/status_array.v, 21:45</a>
            </p>
          </td>
          <td>
            <h4>arst_n</h4>
            <p>
              <a href="instruction_cache.icache_stage1_m.status_array_wrapper_m.html#arst_n">instruction_cache.icache_stage1_m.status_array_wrapper_m.arst_n</a>
            </p>
            <p>Examine RTL: <a href="src__status_array_wrapper.v.html#107">src/status_array_wrapper.v:107</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
        <tr>
          <td rowspan="2" id="i_halt">
            <p>i_halt</p>
          </td>
          <td rowspan="2">
            <p>
              <strong>type</strong>: logic, input</p>
            <p>
              <strong>dim</strong>: [0:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__status_array.v.html#22">src/status_array.v, 22:45</a>
            </p>
          </td>
          <td>
            <h4>i_halt</h4>
            <p>
              <a href="instruction_cache.icache_stage1_m.status_array_wrapper_m.html#i_halt">instruction_cache.icache_stage1_m.status_array_wrapper_m.i_halt</a>
            </p>
            <p>Examine RTL: <a href="src__status_array_wrapper.v.html#108">src/status_array_wrapper.v:108</a>
            </p>
          </td>
          <td>
            <h4>stop_clock</h4>
            <p>
              <a href="instruction_cache.icache_stage1_m.status_array_wrapper_m.stat_array.cg.html#stop_clock">instruction_cache.icache_stage1_m.status_array_wrapper_m.stat_array.cg.stop_clock</a>
            </p>
            <p>Examine RTL: <a href="src__status_array.v.html#48">src/status_array.v:48</a>
            </p>
          </td>
        </tr>
        <tr>
          <td>
            <p>None</p>
          </td>
          <td>
            <h4>o_ready</h4>
            <p>
              <a href="instruction_cache.icache_stage1_m.status_array_wrapper_m.stat_array.html#o_ready">instruction_cache.icache_stage1_m.status_array_wrapper_m.stat_array.o_ready</a>
            </p>
            <p>Examine RTL: <a href="src__status_array.v.html#41">src/status_array.v:41</a>
            </p>
          </td>
        </tr>
        <tr>
          <td rowspan="3" id="o_tag">
            <p>o_tag</p>
          </td>
          <td rowspan="3">
            <p>
              <strong>type</strong>: logic, output</p>
            <p>
              <strong>dim</strong>: [0:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__status_array.v.html#24">src/status_array.v, 24:45</a>
            </p>
          </td>
          <td>
            <h4>i_tag</h4>
            <p>
              <a href="instruction_cache.icache_stage1_m.status_array_wrapper_m.stat_array.html#i_tag">instruction_cache.icache_stage1_m.status_array_wrapper_m.stat_array.i_tag</a>
            </p>
            <p>Examine RTL: <a href="src__status_array.v.html#86">src/status_array.v:86</a>
            </p>
          </td>
          <td>
            <h4>o_tag</h4>
            <p>
              <a href="instruction_cache.icache_stage1_m.status_array_wrapper_m.html#o_tag">instruction_cache.icache_stage1_m.status_array_wrapper_m.o_tag</a>
            </p>
            <p>Examine RTL: <a href="src__status_array_wrapper.v.html#110">src/status_array_wrapper.v:110</a>
            </p>
          </td>
        </tr>
        <tr>
          <td>
            <h4>i_r_valid</h4>
            <p>
              <a href="instruction_cache.icache_stage1_m.status_array_wrapper_m.stat_array.html#i_r_valid">instruction_cache.icache_stage1_m.status_array_wrapper_m.stat_array.i_r_valid</a>
            </p>
            <p>Examine RTL: <a href="src__status_array.v.html#86">src/status_array.v:86</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
        <tr>
          <td>
            <p>1'h0</p>
            <p>Examine RTL: <a href="src__status_array.v.html#83">src/status_array.v:83</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
        <tr>
          <td rowspan="3" id="o_data">
            <p>o_data</p>
          </td>
          <td rowspan="3">
            <p>
              <strong>type</strong>: logic, output</p>
            <p>
              <strong>dim</strong>: [7:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__status_array.v.html#25">src/status_array.v, 25:45</a>
            </p>
          </td>
          <td>
            <h4>ss_data</h4>
            <p>
              <a href="instruction_cache.icache_stage1_m.status_array_wrapper_m.stat_array.html#ss_data">instruction_cache.icache_stage1_m.status_array_wrapper_m.stat_array.ss_data</a>
            </p>
            <p>Examine RTL: <a href="src__status_array.v.html#78">src/status_array.v:78</a>
            </p>
          </td>
          <td>
            <h4>o_data</h4>
            <p>
              <a href="instruction_cache.icache_stage1_m.status_array_wrapper_m.html#o_data">instruction_cache.icache_stage1_m.status_array_wrapper_m.o_data</a>
            </p>
            <p>Examine RTL: <a href="src__status_array_wrapper.v.html#111">src/status_array_wrapper.v:111</a>
            </p>
          </td>
        </tr>
        <tr>
          <td>
            <h4>o_valid</h4>
            <p>
              <a href="instruction_cache.icache_stage1_m.status_array_wrapper_m.stat_array.html#o_valid">instruction_cache.icache_stage1_m.status_array_wrapper_m.stat_array.o_valid</a>
            </p>
            <p>Examine RTL: <a href="src__status_array.v.html#78">src/status_array.v:78</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
        <tr>
          <td>
            <p>32'h8</p>
            <p>Examine RTL: <a href="src__status_array.v.html#78">src/status_array.v:78</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
        <tr>
          <td rowspan="2" id="o_valid">
            <p>o_valid</p>
          </td>
          <td rowspan="2">
            <p>
              <strong>type</strong>: logic, output</p>
            <p>
              <strong>dim</strong>: [0:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__status_array.v.html#26">src/status_array.v, 26:45</a>
            </p>
          </td>
          <td>
            <h4>i_r_valid</h4>
            <p>
              <a href="instruction_cache.icache_stage1_m.status_array_wrapper_m.stat_array.html#i_r_valid">instruction_cache.icache_stage1_m.status_array_wrapper_m.stat_array.i_r_valid</a>
            </p>
            <p>Examine RTL: <a href="src__status_array.v.html#73">src/status_array.v:73</a>
            </p>
          </td>
          <td>
            <h4>o_data</h4>
            <p>
              <a href="instruction_cache.icache_stage1_m.status_array_wrapper_m.stat_array.html#o_data">instruction_cache.icache_stage1_m.status_array_wrapper_m.stat_array.o_data</a>
            </p>
            <p>Examine RTL: <a href="src__status_array.v.html#78">src/status_array.v:78</a>
            </p>
          </td>
        </tr>
        <tr>
          <td>
            <p>1'h0</p>
            <p>Examine RTL: <a href="src__status_array.v.html#69">src/status_array.v:69</a>
            </p>
          </td>
          <td>
            <h4>o_valid</h4>
            <p>
              <a href="instruction_cache.icache_stage1_m.status_array_wrapper_m.html#o_valid">instruction_cache.icache_stage1_m.status_array_wrapper_m.o_valid</a>
            </p>
            <p>Examine RTL: <a href="src__status_array_wrapper.v.html#112">src/status_array_wrapper.v:112</a>
            </p>
          </td>
        </tr>
        <tr>
          <td rowspan="1" id="o_ready">
            <p>o_ready</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic, output</p>
            <p>
              <strong>dim</strong>: [0:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__status_array.v.html#27">src/status_array.v, 27:45</a>
            </p>
          </td>
          <td>
            <h4>i_halt</h4>
            <p>
              <a href="instruction_cache.icache_stage1_m.status_array_wrapper_m.stat_array.html#i_halt">instruction_cache.icache_stage1_m.status_array_wrapper_m.stat_array.i_halt</a>
            </p>
            <p>Examine RTL: <a href="src__status_array.v.html#41">src/status_array.v:41</a>
            </p>
          </td>
          <td>
            <h4>sa_ready</h4>
            <p>
              <a href="instruction_cache.icache_stage1_m.status_array_wrapper_m.html#sa_ready">instruction_cache.icache_stage1_m.status_array_wrapper_m.sa_ready</a>
            </p>
            <p>Examine RTL: <a href="src__status_array_wrapper.v.html#113">src/status_array_wrapper.v:113</a>
            </p>
          </td>
        </tr>
        <tr>
          <td rowspan="1" id="NUM_ROWS">
            <p>NUM_ROWS</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic, localparam</p>
            <p>
              <strong>dim</strong>: [31:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__status_array.v.html#30">src/status_array.v, 30:16</a>
            </p>
          </td>
          <td>
            <p>32'sh10</p>
            <p>Examine RTL: <a href="src__status_array.v.html#30">src/status_array.v:30</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
        <tr>
          <td rowspan="1" id="ADDR_WIDTH">
            <p>ADDR_WIDTH</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic, localparam</p>
            <p>
              <strong>dim</strong>: [31:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__status_array.v.html#31">src/status_array.v, 31:16</a>
            </p>
          </td>
          <td>
            <p>32'sh4</p>
            <p>Examine RTL: <a href="src__status_array.v.html#31">src/status_array.v:31</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
        <tr>
          <td rowspan="1" id="NUM_BLOCKS">
            <p>NUM_BLOCKS</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic, localparam</p>
            <p>
              <strong>dim</strong>: [31:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__status_array.v.html#32">src/status_array.v, 32:16</a>
            </p>
          </td>
          <td>
            <p>32'sh4</p>
            <p>Examine RTL: <a href="src__status_array.v.html#32">src/status_array.v:32</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
        <tr>
          <td rowspan="1" id="BLOCK_WIDTH">
            <p>BLOCK_WIDTH</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic, localparam</p>
            <p>
              <strong>dim</strong>: [31:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__status_array.v.html#33">src/status_array.v, 33:16</a>
            </p>
          </td>
          <td>
            <p>32'sh2</p>
            <p>Examine RTL: <a href="src__status_array.v.html#33">src/status_array.v:33</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
        <tr>
          <td rowspan="1" id="ROW_WIDTH">
            <p>ROW_WIDTH</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic, localparam</p>
            <p>
              <strong>dim</strong>: [31:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__status_array.v.html#34">src/status_array.v, 34:16</a>
            </p>
          </td>
          <td>
            <p>32'h8</p>
            <p>Examine RTL: <a href="src__status_array.v.html#34">src/status_array.v:34</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
        <tr>
          <td rowspan="2" id="gated_clk">
            <p>gated_clk</p>
          </td>
          <td rowspan="2">
            <p>
              <strong>type</strong>: logic</p>
            <p>
              <strong>dim</strong>: [0:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__status_array.v.html#43">src/status_array.v, 43:10</a>
            </p>
          </td>
          <td>
            <h4>gated_clock</h4>
            <p>
              <a href="instruction_cache.icache_stage1_m.status_array_wrapper_m.stat_array.cg.html#gated_clock">instruction_cache.icache_stage1_m.status_array_wrapper_m.stat_array.cg.gated_clock</a>
            </p>
            <p>Examine RTL: <a href="src__status_array.v.html#49">src/status_array.v:49</a>
            </p>
          </td>
          <td>
            <h4>clk0</h4>
            <p>
              <a href="instruction_cache.icache_stage1_m.status_array_wrapper_m.stat_array.status_sram.html#clk0">instruction_cache.icache_stage1_m.status_array_wrapper_m.stat_array.status_sram.clk0</a>
            </p>
            <p>Examine RTL: <a href="src__status_array.v.html#53">src/status_array.v:53</a>
            </p>
          </td>
        </tr>
        <tr>
          <td>
            <p>None</p>
          </td>
          <td>
            <h4>clk1</h4>
            <p>
              <a href="instruction_cache.icache_stage1_m.status_array_wrapper_m.stat_array.status_sram.html#clk1">instruction_cache.icache_stage1_m.status_array_wrapper_m.stat_array.status_sram.clk1</a>
            </p>
            <p>Examine RTL: <a href="src__status_array.v.html#59">src/status_array.v:59</a>
            </p>
          </td>
        </tr>
        <tr>
          <td rowspan="1" id="ss_data">
            <p>ss_data</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic</p>
            <p>
              <strong>dim</strong>: [7:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__status_array.v.html#44">src/status_array.v, 44:26</a>
            </p>
          </td>
          <td>
            <h4>dout1</h4>
            <p>
              <a href="instruction_cache.icache_stage1_m.status_array_wrapper_m.stat_array.status_sram.html#dout1">instruction_cache.icache_stage1_m.status_array_wrapper_m.stat_array.status_sram.dout1</a>
            </p>
            <p>Examine RTL: <a href="src__status_array.v.html#62">src/status_array.v:62</a>
            </p>
          </td>
          <td>
            <h4>o_data</h4>
            <p>
              <a href="instruction_cache.icache_stage1_m.status_array_wrapper_m.stat_array.html#o_data">instruction_cache.icache_stage1_m.status_array_wrapper_m.stat_array.o_data</a>
            </p>
            <p>Examine RTL: <a href="src__status_array.v.html#78">src/status_array.v:78</a>
            </p>
          </td>
        </tr>
        <tr>
          <td rowspan="2" id="r_w_valid">
            <p>r_w_valid</p>
          </td>
          <td rowspan="2">
            <p>
              <strong>type</strong>: logic</p>
            <p>
              <strong>dim</strong>: [0:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__status_array.v.html#65">src/status_array.v, 65:9</a>
            </p>
          </td>
          <td>
            <h4>i_w_valid</h4>
            <p>
              <a href="instruction_cache.icache_stage1_m.status_array_wrapper_m.stat_array.html#i_w_valid">instruction_cache.icache_stage1_m.status_array_wrapper_m.stat_array.i_w_valid</a>
            </p>
            <p>Examine RTL: <a href="src__status_array.v.html#74">src/status_array.v:74</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
        <tr>
          <td>
            <p>1'h0</p>
            <p>Examine RTL: <a href="src__status_array.v.html#70">src/status_array.v:70</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
      </tbody>
    </table>
  </body>
  <p>
    <a href="index.html">Design Hierarchy Index</a>
  </p>
</html>