

================================================================
== Vitis HLS Report for 'conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3'
================================================================
* Date:           Thu Mar 13 13:04:01 2025

* Version:        2024.1.2 (Build 5096458 on Sep  5 2024)
* Project:        project_1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
    |   min   |   max   |    min   |    max   | min | max |                      Type                     |
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                     Loop Name                     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3  |        ?|        ?|        16|          1|          1|     ?|       yes|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|    1082|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       0|     126|    -|
|Register         |        -|     -|     704|      96|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     704|    1304|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------------+----------+----+---+-----+------------+------------+
    |             Variable Name            | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +--------------------------------------+----------+----+---+-----+------------+------------+
    |add_ln75_1_fu_324_p2                  |         +|   0|  0|   71|          64|          64|
    |add_ln75_2_fu_267_p2                  |         +|   0|  0|  103|          96|           1|
    |add_ln75_fu_279_p2                    |         +|   0|  0|   38|          31|           1|
    |add_ln76_1_fu_466_p2                  |         +|   0|  0|   38|          31|           1|
    |add_ln76_2_fu_481_p2                  |         +|   0|  0|   71|          64|           1|
    |add_ln76_fu_358_p2                    |         +|   0|  0|   38|          31|           1|
    |add_ln77_fu_435_p2                    |         +|   0|  0|   38|          31|           1|
    |empty_41_fu_410_p2                    |         +|   0|  0|   71|          64|          64|
    |ap_block_state11_pp0_stage0_iter10    |       and|   0|  0|    2|           1|           1|
    |ap_block_state17_pp0_stage0_iter16    |       and|   0|  0|    2|           1|           1|
    |ap_predicate_op103_writereq_state3    |       and|   0|  0|    2|           1|           1|
    |ap_predicate_op124_writeresp_state17  |       and|   0|  0|    2|           1|           1|
    |first_iter_1315_fu_339_p2             |      icmp|   0|  0|   38|          31|           1|
    |first_iter_1_mid1_fu_376_p2           |      icmp|   0|  0|   38|          31|           1|
    |icmp_ln75_fu_262_p2                   |      icmp|   0|  0|  103|          96|          96|
    |icmp_ln76_1_fu_476_p2                 |      icmp|   0|  0|   39|          32|          32|
    |icmp_ln76_fu_285_p2                   |      icmp|   0|  0|   71|          64|          64|
    |icmp_ln77_1_fu_461_p2                 |      icmp|   0|  0|   39|          32|          32|
    |icmp_ln77_fu_257_p2                   |      icmp|   0|  0|   39|          32|          32|
    |ap_block_pp0_stage0_01001             |        or|   0|  0|    2|           1|           1|
    |ap_block_pp0_stage0_11001             |        or|   0|  0|    2|           1|           1|
    |ap_block_state3_io                    |        or|   0|  0|    2|           1|           1|
    |or_ln75_1_fu_345_p2                   |        or|   0|  0|    2|           1|           1|
    |or_ln75_fu_298_p2                     |        or|   0|  0|    2|           1|           1|
    |or_ln76_fu_370_p2                     |        or|   0|  0|    2|           1|           1|
    |select_ln75_1_fu_304_p3               |    select|   0|  0|   31|           1|          31|
    |select_ln75_2_fu_351_p3               |    select|   0|  0|    2|           1|           1|
    |select_ln75_fu_290_p3                 |    select|   0|  0|   31|           1|           1|
    |select_ln76_1_fu_390_p3               |    select|   0|  0|   31|           1|          31|
    |select_ln76_2_fu_487_p3               |    select|   0|  0|   64|           1|           1|
    |select_ln76_fu_382_p3                 |    select|   0|  0|    2|           1|           1|
    |select_ln77_1_fu_449_p3               |    select|   0|  0|   31|           1|          31|
    |select_ln77_fu_441_p3                 |    select|   0|  0|   31|           1|           1|
    |ap_enable_pp0                         |       xor|   0|  0|    2|           1|           2|
    |xor_ln76_fu_364_p2                    |       xor|   0|  0|    2|           1|           2|
    +--------------------------------------+----------+----+---+-----+------------+------------+
    |Total                                 |          |   0|  0| 1082|         750|         504|
    +--------------------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2                |   9|          2|    1|          2|
    |ap_phi_mux_first_iter_0_phi_fu_207_p4  |   9|          2|    1|          2|
    |indvar_flatten33_fu_116                |   9|          2|   96|        192|
    |indvar_flatten_fu_108                  |   9|          2|   64|        128|
    |mem1_blk_n_AR                          |   9|          2|    1|          2|
    |mem1_blk_n_R                           |   9|          2|    1|          2|
    |mem2_blk_n_AW                          |   9|          2|    1|          2|
    |mem2_blk_n_B                           |   9|          2|    1|          2|
    |mem2_blk_n_W                           |   9|          2|    1|          2|
    |oc_fu_112                              |   9|          2|   31|         62|
    |oh_fu_104                              |   9|          2|   31|         62|
    |ow_fu_100                              |   9|          2|   31|         62|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  | 126|         28|  262|        524|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |first_iter_0_reg_203               |   1|   0|    1|          0|
    |icmp_ln75_reg_627                  |   1|   0|    1|          0|
    |icmp_ln76_1_reg_654                |   1|   0|    1|          0|
    |icmp_ln77_1_reg_650                |   1|   0|    1|          0|
    |indvar_flatten33_fu_116            |  96|   0|   96|          0|
    |indvar_flatten_fu_108              |  64|   0|   64|          0|
    |mem1_addr_reg_644                  |  64|   0|   64|          0|
    |mem1_load1_fu_120                  |  32|   0|   32|          0|
    |oc_fu_112                          |  31|   0|   31|          0|
    |oh_fu_104                          |  31|   0|   31|          0|
    |or_ln76_reg_636                    |   1|   0|    1|          0|
    |ow_fu_100                          |  31|   0|   31|          0|
    |select_ln76_reg_640                |   1|   0|    1|          0|
    |sext_ln76_mid2_v_reg_631           |  62|   0|   62|          0|
    |zext_ln75_1_cast_reg_622           |  63|   0|   64|          1|
    |icmp_ln76_1_reg_654                |  64|  32|    1|          0|
    |icmp_ln77_1_reg_650                |  64|  32|    1|          0|
    |or_ln76_reg_636                    |  64|  32|    1|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 704|  96|  516|          1|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------------------------------------------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |                               Source Object                              |    C Type    |
+---------------------+-----+-----+------------+--------------------------------------------------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3|  return value|
|m_axi_mem2_AWVALID   |  out|    1|       m_axi|                                                                      mem2|       pointer|
|m_axi_mem2_AWREADY   |   in|    1|       m_axi|                                                                      mem2|       pointer|
|m_axi_mem2_AWADDR    |  out|   64|       m_axi|                                                                      mem2|       pointer|
|m_axi_mem2_AWID      |  out|    1|       m_axi|                                                                      mem2|       pointer|
|m_axi_mem2_AWLEN     |  out|   32|       m_axi|                                                                      mem2|       pointer|
|m_axi_mem2_AWSIZE    |  out|    3|       m_axi|                                                                      mem2|       pointer|
|m_axi_mem2_AWBURST   |  out|    2|       m_axi|                                                                      mem2|       pointer|
|m_axi_mem2_AWLOCK    |  out|    2|       m_axi|                                                                      mem2|       pointer|
|m_axi_mem2_AWCACHE   |  out|    4|       m_axi|                                                                      mem2|       pointer|
|m_axi_mem2_AWPROT    |  out|    3|       m_axi|                                                                      mem2|       pointer|
|m_axi_mem2_AWQOS     |  out|    4|       m_axi|                                                                      mem2|       pointer|
|m_axi_mem2_AWREGION  |  out|    4|       m_axi|                                                                      mem2|       pointer|
|m_axi_mem2_AWUSER    |  out|    1|       m_axi|                                                                      mem2|       pointer|
|m_axi_mem2_WVALID    |  out|    1|       m_axi|                                                                      mem2|       pointer|
|m_axi_mem2_WREADY    |   in|    1|       m_axi|                                                                      mem2|       pointer|
|m_axi_mem2_WDATA     |  out|   32|       m_axi|                                                                      mem2|       pointer|
|m_axi_mem2_WSTRB     |  out|    4|       m_axi|                                                                      mem2|       pointer|
|m_axi_mem2_WLAST     |  out|    1|       m_axi|                                                                      mem2|       pointer|
|m_axi_mem2_WID       |  out|    1|       m_axi|                                                                      mem2|       pointer|
|m_axi_mem2_WUSER     |  out|    1|       m_axi|                                                                      mem2|       pointer|
|m_axi_mem2_ARVALID   |  out|    1|       m_axi|                                                                      mem2|       pointer|
|m_axi_mem2_ARREADY   |   in|    1|       m_axi|                                                                      mem2|       pointer|
|m_axi_mem2_ARADDR    |  out|   64|       m_axi|                                                                      mem2|       pointer|
|m_axi_mem2_ARID      |  out|    1|       m_axi|                                                                      mem2|       pointer|
|m_axi_mem2_ARLEN     |  out|   32|       m_axi|                                                                      mem2|       pointer|
|m_axi_mem2_ARSIZE    |  out|    3|       m_axi|                                                                      mem2|       pointer|
|m_axi_mem2_ARBURST   |  out|    2|       m_axi|                                                                      mem2|       pointer|
|m_axi_mem2_ARLOCK    |  out|    2|       m_axi|                                                                      mem2|       pointer|
|m_axi_mem2_ARCACHE   |  out|    4|       m_axi|                                                                      mem2|       pointer|
|m_axi_mem2_ARPROT    |  out|    3|       m_axi|                                                                      mem2|       pointer|
|m_axi_mem2_ARQOS     |  out|    4|       m_axi|                                                                      mem2|       pointer|
|m_axi_mem2_ARREGION  |  out|    4|       m_axi|                                                                      mem2|       pointer|
|m_axi_mem2_ARUSER    |  out|    1|       m_axi|                                                                      mem2|       pointer|
|m_axi_mem2_RVALID    |   in|    1|       m_axi|                                                                      mem2|       pointer|
|m_axi_mem2_RREADY    |  out|    1|       m_axi|                                                                      mem2|       pointer|
|m_axi_mem2_RDATA     |   in|   32|       m_axi|                                                                      mem2|       pointer|
|m_axi_mem2_RLAST     |   in|    1|       m_axi|                                                                      mem2|       pointer|
|m_axi_mem2_RID       |   in|    1|       m_axi|                                                                      mem2|       pointer|
|m_axi_mem2_RFIFONUM  |   in|    9|       m_axi|                                                                      mem2|       pointer|
|m_axi_mem2_RUSER     |   in|    1|       m_axi|                                                                      mem2|       pointer|
|m_axi_mem2_RRESP     |   in|    2|       m_axi|                                                                      mem2|       pointer|
|m_axi_mem2_BVALID    |   in|    1|       m_axi|                                                                      mem2|       pointer|
|m_axi_mem2_BREADY    |  out|    1|       m_axi|                                                                      mem2|       pointer|
|m_axi_mem2_BRESP     |   in|    2|       m_axi|                                                                      mem2|       pointer|
|m_axi_mem2_BID       |   in|    1|       m_axi|                                                                      mem2|       pointer|
|m_axi_mem2_BUSER     |   in|    1|       m_axi|                                                                      mem2|       pointer|
|m_axi_mem1_AWVALID   |  out|    1|       m_axi|                                                                      mem1|       pointer|
|m_axi_mem1_AWREADY   |   in|    1|       m_axi|                                                                      mem1|       pointer|
|m_axi_mem1_AWADDR    |  out|   64|       m_axi|                                                                      mem1|       pointer|
|m_axi_mem1_AWID      |  out|    1|       m_axi|                                                                      mem1|       pointer|
|m_axi_mem1_AWLEN     |  out|   32|       m_axi|                                                                      mem1|       pointer|
|m_axi_mem1_AWSIZE    |  out|    3|       m_axi|                                                                      mem1|       pointer|
|m_axi_mem1_AWBURST   |  out|    2|       m_axi|                                                                      mem1|       pointer|
|m_axi_mem1_AWLOCK    |  out|    2|       m_axi|                                                                      mem1|       pointer|
|m_axi_mem1_AWCACHE   |  out|    4|       m_axi|                                                                      mem1|       pointer|
|m_axi_mem1_AWPROT    |  out|    3|       m_axi|                                                                      mem1|       pointer|
|m_axi_mem1_AWQOS     |  out|    4|       m_axi|                                                                      mem1|       pointer|
|m_axi_mem1_AWREGION  |  out|    4|       m_axi|                                                                      mem1|       pointer|
|m_axi_mem1_AWUSER    |  out|    1|       m_axi|                                                                      mem1|       pointer|
|m_axi_mem1_WVALID    |  out|    1|       m_axi|                                                                      mem1|       pointer|
|m_axi_mem1_WREADY    |   in|    1|       m_axi|                                                                      mem1|       pointer|
|m_axi_mem1_WDATA     |  out|   32|       m_axi|                                                                      mem1|       pointer|
|m_axi_mem1_WSTRB     |  out|    4|       m_axi|                                                                      mem1|       pointer|
|m_axi_mem1_WLAST     |  out|    1|       m_axi|                                                                      mem1|       pointer|
|m_axi_mem1_WID       |  out|    1|       m_axi|                                                                      mem1|       pointer|
|m_axi_mem1_WUSER     |  out|    1|       m_axi|                                                                      mem1|       pointer|
|m_axi_mem1_ARVALID   |  out|    1|       m_axi|                                                                      mem1|       pointer|
|m_axi_mem1_ARREADY   |   in|    1|       m_axi|                                                                      mem1|       pointer|
|m_axi_mem1_ARADDR    |  out|   64|       m_axi|                                                                      mem1|       pointer|
|m_axi_mem1_ARID      |  out|    1|       m_axi|                                                                      mem1|       pointer|
|m_axi_mem1_ARLEN     |  out|   32|       m_axi|                                                                      mem1|       pointer|
|m_axi_mem1_ARSIZE    |  out|    3|       m_axi|                                                                      mem1|       pointer|
|m_axi_mem1_ARBURST   |  out|    2|       m_axi|                                                                      mem1|       pointer|
|m_axi_mem1_ARLOCK    |  out|    2|       m_axi|                                                                      mem1|       pointer|
|m_axi_mem1_ARCACHE   |  out|    4|       m_axi|                                                                      mem1|       pointer|
|m_axi_mem1_ARPROT    |  out|    3|       m_axi|                                                                      mem1|       pointer|
|m_axi_mem1_ARQOS     |  out|    4|       m_axi|                                                                      mem1|       pointer|
|m_axi_mem1_ARREGION  |  out|    4|       m_axi|                                                                      mem1|       pointer|
|m_axi_mem1_ARUSER    |  out|    1|       m_axi|                                                                      mem1|       pointer|
|m_axi_mem1_RVALID    |   in|    1|       m_axi|                                                                      mem1|       pointer|
|m_axi_mem1_RREADY    |  out|    1|       m_axi|                                                                      mem1|       pointer|
|m_axi_mem1_RDATA     |   in|   32|       m_axi|                                                                      mem1|       pointer|
|m_axi_mem1_RLAST     |   in|    1|       m_axi|                                                                      mem1|       pointer|
|m_axi_mem1_RID       |   in|    1|       m_axi|                                                                      mem1|       pointer|
|m_axi_mem1_RFIFONUM  |   in|    9|       m_axi|                                                                      mem1|       pointer|
|m_axi_mem1_RUSER     |   in|    1|       m_axi|                                                                      mem1|       pointer|
|m_axi_mem1_RRESP     |   in|    2|       m_axi|                                                                      mem1|       pointer|
|m_axi_mem1_BVALID    |   in|    1|       m_axi|                                                                      mem1|       pointer|
|m_axi_mem1_BREADY    |  out|    1|       m_axi|                                                                      mem1|       pointer|
|m_axi_mem1_BRESP     |   in|    2|       m_axi|                                                                      mem1|       pointer|
|m_axi_mem1_BID       |   in|    1|       m_axi|                                                                      mem1|       pointer|
|m_axi_mem1_BUSER     |   in|    1|       m_axi|                                                                      mem1|       pointer|
|out_w                |   in|   32|     ap_none|                                                                     out_w|        scalar|
|mul_ln45_1           |   in|   96|     ap_none|                                                                mul_ln45_1|        scalar|
|out_h                |   in|   32|     ap_none|                                                                     out_h|        scalar|
|zext_ln75_1          |   in|   63|     ap_none|                                                               zext_ln75_1|        scalar|
|mul_ln45             |   in|   64|     ap_none|                                                                  mul_ln45|        scalar|
|output_r             |   in|   64|     ap_none|                                                                  output_r|        scalar|
|cmp764               |   in|    1|     ap_none|                                                                    cmp764|        scalar|
|bias                 |   in|   64|     ap_none|                                                                      bias|        scalar|
+---------------------+-----+-----+------------+--------------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 17


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 17
* Pipeline : 1
  Pipeline-0 : II = 1, D = 17, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%ow = alloca i32 1" [merged_conv_top.cpp:77]   --->   Operation 19 'alloca' 'ow' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%oh = alloca i32 1" [merged_conv_top.cpp:76]   --->   Operation 20 'alloca' 'oh' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 21 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%oc = alloca i32 1" [merged_conv_top.cpp:75]   --->   Operation 22 'alloca' 'oc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%indvar_flatten33 = alloca i32 1"   --->   Operation 23 'alloca' 'indvar_flatten33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%mem1_load1 = alloca i32 1"   --->   Operation 24 'alloca' 'mem1_load1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%bias_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %bias"   --->   Operation 25 'read' 'bias_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%cmp764_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp764"   --->   Operation 26 'read' 'cmp764_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%output_r_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %output_r"   --->   Operation 27 'read' 'output_r_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%mul_ln45_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %mul_ln45"   --->   Operation 28 'read' 'mul_ln45_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln75_1_read = read i63 @_ssdm_op_Read.ap_auto.i63, i63 %zext_ln75_1"   --->   Operation 29 'read' 'zext_ln75_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%out_h_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %out_h"   --->   Operation 30 'read' 'out_h_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%mul_ln45_1_read = read i96 @_ssdm_op_Read.ap_auto.i96, i96 %mul_ln45_1"   --->   Operation 31 'read' 'mul_ln45_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%out_w_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %out_w"   --->   Operation 32 'read' 'out_w_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln75_1_cast = zext i63 %zext_ln75_1_read"   --->   Operation 33 'zext' 'zext_ln75_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mem2, void @empty_15, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_22, void @empty_16, void @empty_12, i32 16, i32 16, i32 16, i32 16, void @empty_12, void @empty_12, i32 4294967295, i32 0, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mem1, void @empty_15, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_20, void @empty_16, void @empty_12, i32 16, i32 16, i32 16, i32 16, void @empty_12, void @empty_12, i32 4294967295, i32 0, i32 0"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.42ns)   --->   "%store_ln0 = store i96 0, i96 %indvar_flatten33"   --->   Operation 36 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 37 [1/1] (0.42ns)   --->   "%store_ln75 = store i31 0, i31 %oc" [merged_conv_top.cpp:75]   --->   Operation 37 'store' 'store_ln75' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 38 [1/1] (0.42ns)   --->   "%store_ln0 = store i64 0, i64 %indvar_flatten"   --->   Operation 38 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 39 [1/1] (0.42ns)   --->   "%store_ln76 = store i31 0, i31 %oh" [merged_conv_top.cpp:76]   --->   Operation 39 'store' 'store_ln76' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 40 [1/1] (0.42ns)   --->   "%store_ln77 = store i31 0, i31 %ow" [merged_conv_top.cpp:77]   --->   Operation 40 'store' 'store_ln77' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 41 [1/1] (0.42ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 41 'br' 'br_ln0' <Predicate = true> <Delay = 0.42>

State 2 <SV = 1> <Delay = 4.94>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%first_iter_0 = phi i1 1, void %newFuncRoot, i1 0, void %new.latch.for.inc.split"   --->   Operation 42 'phi' 'first_iter_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%ow_1 = load i31 %ow" [merged_conv_top.cpp:77]   --->   Operation 43 'load' 'ow_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i64 %indvar_flatten" [merged_conv_top.cpp:76]   --->   Operation 44 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%indvar_flatten33_load = load i96 %indvar_flatten33" [merged_conv_top.cpp:75]   --->   Operation 45 'load' 'indvar_flatten33_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %mem2"   --->   Operation 46 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %mem1"   --->   Operation 47 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln77 = zext i31 %ow_1" [merged_conv_top.cpp:77]   --->   Operation 48 'zext' 'zext_ln77' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (1.01ns)   --->   "%icmp_ln77 = icmp_slt  i32 %zext_ln77, i32 %out_w_read" [merged_conv_top.cpp:77]   --->   Operation 49 'icmp' 'icmp_ln77' <Predicate = true> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (1.33ns)   --->   "%icmp_ln75 = icmp_eq  i96 %indvar_flatten33_load, i96 %mul_ln45_1_read" [merged_conv_top.cpp:75]   --->   Operation 50 'icmp' 'icmp_ln75' <Predicate = true> <Delay = 1.33> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (1.33ns)   --->   "%add_ln75_2 = add i96 %indvar_flatten33_load, i96 1" [merged_conv_top.cpp:75]   --->   Operation 51 'add' 'add_ln75_2' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln75 = br i1 %icmp_ln75, void %for.inc17.loopexit, void %for.end19.loopexit.exitStub" [merged_conv_top.cpp:75]   --->   Operation 52 'br' 'br_ln75' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%oh_load = load i31 %oh"   --->   Operation 53 'load' 'oh_load' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%oc_load = load i31 %oc" [merged_conv_top.cpp:75]   --->   Operation 54 'load' 'oc_load' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (1.00ns)   --->   "%add_ln75 = add i31 %oc_load, i31 1" [merged_conv_top.cpp:75]   --->   Operation 55 'add' 'add_ln75' <Predicate = (!icmp_ln75)> <Delay = 1.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (1.08ns)   --->   "%icmp_ln76 = icmp_eq  i64 %indvar_flatten_load, i64 %mul_ln45_read" [merged_conv_top.cpp:76]   --->   Operation 56 'icmp' 'icmp_ln76' <Predicate = (!icmp_ln75)> <Delay = 1.08> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.41ns)   --->   "%select_ln75 = select i1 %icmp_ln76, i31 0, i31 %oh_load" [merged_conv_top.cpp:75]   --->   Operation 57 'select' 'select_ln75' <Predicate = (!icmp_ln75)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node or_ln76)   --->   "%or_ln75 = or i1 %icmp_ln76, i1 %first_iter_0" [merged_conv_top.cpp:75]   --->   Operation 58 'or' 'or_ln75' <Predicate = (!icmp_ln75)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.41ns)   --->   "%select_ln75_1 = select i1 %icmp_ln76, i31 %add_ln75, i31 %oc_load" [merged_conv_top.cpp:75]   --->   Operation 59 'select' 'select_ln75_1' <Predicate = (!icmp_ln75)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%sext_ln76_mid2_v_v_v_v_v = bitconcatenate i41 @_ssdm_op_BitConcatenate.i41.i31.i10, i31 %select_ln75_1, i10 0" [merged_conv_top.cpp:75]   --->   Operation 60 'bitconcatenate' 'sext_ln76_mid2_v_v_v_v_v' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln75 = zext i41 %sext_ln76_mid2_v_v_v_v_v" [merged_conv_top.cpp:75]   --->   Operation 61 'zext' 'zext_ln75' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (1.08ns)   --->   "%add_ln75_1 = add i64 %zext_ln75, i64 %output_r_read" [merged_conv_top.cpp:75]   --->   Operation 62 'add' 'add_ln75_1' <Predicate = (!icmp_ln75)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%sext_ln76_mid2_v = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln75_1, i32 2, i32 63" [merged_conv_top.cpp:75]   --->   Operation 63 'partselect' 'sext_ln76_mid2_v' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (1.00ns)   --->   "%first_iter_1315 = icmp_eq  i31 %oh_load, i31 0"   --->   Operation 64 'icmp' 'first_iter_1315' <Predicate = (!icmp_ln75)> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node select_ln76)   --->   "%or_ln75_1 = or i1 %icmp_ln76, i1 %first_iter_1315" [merged_conv_top.cpp:75]   --->   Operation 65 'or' 'or_ln75_1' <Predicate = (!icmp_ln75)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.17ns)   --->   "%select_ln75_2 = select i1 %icmp_ln76, i1 %cmp764_read, i1 %icmp_ln77" [merged_conv_top.cpp:75]   --->   Operation 66 'select' 'select_ln75_2' <Predicate = (!icmp_ln75)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (1.00ns)   --->   "%add_ln76 = add i31 %select_ln75, i31 1" [merged_conv_top.cpp:76]   --->   Operation 67 'add' 'add_ln76' <Predicate = (!icmp_ln75)> <Delay = 1.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node or_ln76)   --->   "%xor_ln76 = xor i1 %select_ln75_2, i1 1" [merged_conv_top.cpp:76]   --->   Operation 68 'xor' 'xor_ln76' <Predicate = (!icmp_ln75)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln76 = or i1 %or_ln75, i1 %xor_ln76" [merged_conv_top.cpp:76]   --->   Operation 69 'or' 'or_ln76' <Predicate = (!icmp_ln75)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (1.00ns)   --->   "%first_iter_1_mid1 = icmp_eq  i31 %add_ln76, i31 0" [merged_conv_top.cpp:76]   --->   Operation 70 'icmp' 'first_iter_1_mid1' <Predicate = (!icmp_ln75)> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln76 = select i1 %select_ln75_2, i1 %or_ln75_1, i1 %first_iter_1_mid1" [merged_conv_top.cpp:76]   --->   Operation 71 'select' 'select_ln76' <Predicate = (!icmp_ln75)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.41ns)   --->   "%select_ln76_1 = select i1 %select_ln75_2, i31 %select_ln75, i31 %add_ln76" [merged_conv_top.cpp:76]   --->   Operation 72 'select' 'select_ln76_1' <Predicate = (!icmp_ln75)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i31.i2, i31 %select_ln75_1, i2 0" [merged_conv_top.cpp:75]   --->   Operation 73 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%p_cast37 = zext i33 %tmp_s" [merged_conv_top.cpp:75]   --->   Operation 74 'zext' 'p_cast37' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (1.08ns)   --->   "%empty_41 = add i64 %p_cast37, i64 %bias_read" [merged_conv_top.cpp:75]   --->   Operation 75 'add' 'empty_41' <Predicate = (!icmp_ln75)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%p_cast = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_41, i32 2, i32 63" [merged_conv_top.cpp:75]   --->   Operation 76 'partselect' 'p_cast' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%p_cast_cast = sext i62 %p_cast" [merged_conv_top.cpp:75]   --->   Operation 77 'sext' 'p_cast_cast' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%mem1_addr = getelementptr i32 %mem1, i64 %p_cast_cast" [merged_conv_top.cpp:75]   --->   Operation 78 'getelementptr' 'mem1_addr' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln77 = br i1 %or_ln76, void %for.inc.split, void %new.body.VITIS_LOOP_77_3" [merged_conv_top.cpp:77]   --->   Operation 79 'br' 'br_ln77' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln76 = br i1 %select_ln76, void %for.first.iter.for.inc, void %for.first.iter.VITIS_LOOP_77_3" [merged_conv_top.cpp:76]   --->   Operation 80 'br' 'br_ln76' <Predicate = (!icmp_ln75 & or_ln76)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (1.00ns)   --->   "%add_ln77 = add i31 %ow_1, i31 1" [merged_conv_top.cpp:77]   --->   Operation 81 'add' 'add_ln77' <Predicate = (!icmp_ln75)> <Delay = 1.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node select_ln77_1)   --->   "%select_ln77 = select i1 %icmp_ln76, i31 1, i31 %add_ln77" [merged_conv_top.cpp:77]   --->   Operation 82 'select' 'select_ln77' <Predicate = (!icmp_ln75)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (0.41ns) (out node of the LUT)   --->   "%select_ln77_1 = select i1 %select_ln75_2, i31 %select_ln77, i31 1" [merged_conv_top.cpp:77]   --->   Operation 83 'select' 'select_ln77_1' <Predicate = (!icmp_ln75)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln77_1 = zext i31 %select_ln77_1" [merged_conv_top.cpp:77]   --->   Operation 84 'zext' 'zext_ln77_1' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (1.01ns)   --->   "%icmp_ln77_1 = icmp_slt  i32 %zext_ln77_1, i32 %out_w_read" [merged_conv_top.cpp:77]   --->   Operation 85 'icmp' 'icmp_ln77_1' <Predicate = (!icmp_ln75)> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 86 [1/1] (1.00ns)   --->   "%add_ln76_1 = add i31 %select_ln76_1, i31 1" [merged_conv_top.cpp:76]   --->   Operation 86 'add' 'add_ln76_1' <Predicate = (!icmp_ln75)> <Delay = 1.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln76 = zext i31 %add_ln76_1" [merged_conv_top.cpp:76]   --->   Operation 87 'zext' 'zext_ln76' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (1.01ns)   --->   "%icmp_ln76_1 = icmp_slt  i32 %zext_ln76, i32 %out_h_read" [merged_conv_top.cpp:76]   --->   Operation 88 'icmp' 'icmp_ln76_1' <Predicate = (!icmp_ln75)> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%br_ln77 = br i1 %icmp_ln77_1, void %last.iter.for.inc.split, void %new.latch.for.inc.split" [merged_conv_top.cpp:77]   --->   Operation 89 'br' 'br_ln77' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln77 = br i1 %icmp_ln76_1, void %last.iter.for.inc14.loopexit, void %new.latch.for.inc14.loopexit" [merged_conv_top.cpp:77]   --->   Operation 90 'br' 'br_ln77' <Predicate = (!icmp_ln75 & !icmp_ln77_1)> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%br_ln77 = br void %new.latch.for.inc.split" [merged_conv_top.cpp:77]   --->   Operation 91 'br' 'br_ln77' <Predicate = (!icmp_ln75 & !icmp_ln77_1)> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (1.08ns)   --->   "%add_ln76_2 = add i64 %indvar_flatten_load, i64 1" [merged_conv_top.cpp:76]   --->   Operation 92 'add' 'add_ln76_2' <Predicate = (!icmp_ln75)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 93 [1/1] (0.42ns)   --->   "%select_ln76_2 = select i1 %icmp_ln76, i64 1, i64 %add_ln76_2" [merged_conv_top.cpp:76]   --->   Operation 93 'select' 'select_ln76_2' <Predicate = (!icmp_ln75)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 94 [1/1] (0.42ns)   --->   "%store_ln75 = store i96 %add_ln75_2, i96 %indvar_flatten33" [merged_conv_top.cpp:75]   --->   Operation 94 'store' 'store_ln75' <Predicate = (!icmp_ln75)> <Delay = 0.42>
ST_2 : Operation 95 [1/1] (0.42ns)   --->   "%store_ln75 = store i31 %select_ln75_1, i31 %oc" [merged_conv_top.cpp:75]   --->   Operation 95 'store' 'store_ln75' <Predicate = (!icmp_ln75)> <Delay = 0.42>
ST_2 : Operation 96 [1/1] (0.42ns)   --->   "%store_ln76 = store i64 %select_ln76_2, i64 %indvar_flatten" [merged_conv_top.cpp:76]   --->   Operation 96 'store' 'store_ln76' <Predicate = (!icmp_ln75)> <Delay = 0.42>
ST_2 : Operation 97 [1/1] (0.42ns)   --->   "%store_ln76 = store i31 %select_ln76_1, i31 %oh" [merged_conv_top.cpp:76]   --->   Operation 97 'store' 'store_ln76' <Predicate = (!icmp_ln75)> <Delay = 0.42>
ST_2 : Operation 98 [1/1] (0.42ns)   --->   "%store_ln77 = store i31 %select_ln77_1, i31 %ow" [merged_conv_top.cpp:77]   --->   Operation 98 'store' 'store_ln77' <Predicate = (!icmp_ln75)> <Delay = 0.42>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%br_ln77 = br void %for.inc" [merged_conv_top.cpp:77]   --->   Operation 99 'br' 'br_ln77' <Predicate = (!icmp_ln75)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3_str"   --->   Operation 100 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%sext_ln75 = sext i62 %sext_ln76_mid2_v" [merged_conv_top.cpp:75]   --->   Operation 101 'sext' 'sext_ln75' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%mem2_addr = getelementptr i32 %mem2, i64 %sext_ln75" [merged_conv_top.cpp:76]   --->   Operation 102 'getelementptr' 'mem2_addr' <Predicate = (or_ln76 & select_ln76)> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (7.30ns)   --->   "%empty_40 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i64 %mem2_addr, i64 %zext_ln75_1_cast" [merged_conv_top.cpp:76]   --->   Operation 103 'writereq' 'empty_40' <Predicate = (or_ln76 & select_ln76)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%br_ln76 = br void %for.first.iter.for.inc" [merged_conv_top.cpp:76]   --->   Operation 104 'br' 'br_ln76' <Predicate = (or_ln76 & select_ln76)> <Delay = 0.00>
ST_3 : Operation 105 [8/8] (7.30ns)   --->   "%mem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %mem1_addr, i64 1" [merged_conv_top.cpp:75]   --->   Operation 105 'readreq' 'mem1_load_req' <Predicate = (or_ln76)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%mem2_addr_1 = getelementptr i32 %mem2, i64 %sext_ln75" [merged_conv_top.cpp:76]   --->   Operation 106 'getelementptr' 'mem2_addr_1' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 107 [7/8] (7.30ns)   --->   "%mem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %mem1_addr, i64 1" [merged_conv_top.cpp:75]   --->   Operation 107 'readreq' 'mem1_load_req' <Predicate = (or_ln76)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 108 [6/8] (7.30ns)   --->   "%mem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %mem1_addr, i64 1" [merged_conv_top.cpp:75]   --->   Operation 108 'readreq' 'mem1_load_req' <Predicate = (or_ln76)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 109 [5/8] (7.30ns)   --->   "%mem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %mem1_addr, i64 1" [merged_conv_top.cpp:75]   --->   Operation 109 'readreq' 'mem1_load_req' <Predicate = (or_ln76)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 110 [4/8] (7.30ns)   --->   "%mem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %mem1_addr, i64 1" [merged_conv_top.cpp:75]   --->   Operation 110 'readreq' 'mem1_load_req' <Predicate = (or_ln76)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 111 [3/8] (7.30ns)   --->   "%mem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %mem1_addr, i64 1" [merged_conv_top.cpp:75]   --->   Operation 111 'readreq' 'mem1_load_req' <Predicate = (or_ln76)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 112 [2/8] (7.30ns)   --->   "%mem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %mem1_addr, i64 1" [merged_conv_top.cpp:75]   --->   Operation 112 'readreq' 'mem1_load_req' <Predicate = (or_ln76)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 113 [1/8] (7.30ns)   --->   "%mem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %mem1_addr, i64 1" [merged_conv_top.cpp:75]   --->   Operation 113 'readreq' 'mem1_load_req' <Predicate = (or_ln76)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 114 [1/1] (7.30ns)   --->   "%mem1_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i64 %mem1_addr" [merged_conv_top.cpp:75]   --->   Operation 114 'read' 'mem1_addr_read' <Predicate = (or_ln76)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 115 [1/1] (0.00ns)   --->   "%store_ln75 = store i32 %mem1_addr_read, i32 %mem1_load1" [merged_conv_top.cpp:75]   --->   Operation 115 'store' 'store_ln75' <Predicate = (or_ln76)> <Delay = 0.00>
ST_11 : Operation 116 [1/1] (0.00ns)   --->   "%br_ln77 = br void %for.inc.split" [merged_conv_top.cpp:77]   --->   Operation 116 'br' 'br_ln77' <Predicate = (or_ln76)> <Delay = 0.00>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 117 [1/1] (0.00ns)   --->   "%mem1_load = load i32 %mem1_load1"   --->   Operation 117 'load' 'mem1_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 118 [1/1] (0.00ns)   --->   "%specpipeline_ln77 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_12" [merged_conv_top.cpp:77]   --->   Operation 118 'specpipeline' 'specpipeline_ln77' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 119 [1/1] (7.30ns)   --->   "%write_ln78 = write void @_ssdm_op_Write.m_axi.p1i32, i64 %mem2_addr_1, i32 %mem1_load, i4 15" [merged_conv_top.cpp:78]   --->   Operation 119 'write' 'write_ln78' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 120 [5/5] (7.30ns)   --->   "%empty = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %mem2_addr_1" [merged_conv_top.cpp:75]   --->   Operation 120 'writeresp' 'empty' <Predicate = (!icmp_ln77_1 & !icmp_ln76_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 121 [4/5] (7.30ns)   --->   "%empty = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %mem2_addr_1" [merged_conv_top.cpp:75]   --->   Operation 121 'writeresp' 'empty' <Predicate = (!icmp_ln77_1 & !icmp_ln76_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 122 [3/5] (7.30ns)   --->   "%empty = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %mem2_addr_1" [merged_conv_top.cpp:75]   --->   Operation 122 'writeresp' 'empty' <Predicate = (!icmp_ln77_1 & !icmp_ln76_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 123 [2/5] (7.30ns)   --->   "%empty = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %mem2_addr_1" [merged_conv_top.cpp:75]   --->   Operation 123 'writeresp' 'empty' <Predicate = (!icmp_ln77_1 & !icmp_ln76_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 126 [1/1] (0.42ns)   --->   "%ret_ln0 = ret"   --->   Operation 126 'ret' 'ret_ln0' <Predicate = (icmp_ln75)> <Delay = 0.42>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 124 [1/5] (7.30ns)   --->   "%empty = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %mem2_addr_1" [merged_conv_top.cpp:75]   --->   Operation 124 'writeresp' 'empty' <Predicate = (!icmp_ln77_1 & !icmp_ln76_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 125 [1/1] (0.00ns)   --->   "%br_ln77 = br void %new.latch.for.inc14.loopexit" [merged_conv_top.cpp:77]   --->   Operation 125 'br' 'br_ln77' <Predicate = (!icmp_ln77_1 & !icmp_ln76_1)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ mem2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ mem1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ out_w]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mul_ln45_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ out_h]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln75_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mul_ln45]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cmp764]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bias]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
ow                       (alloca        ) [ 011000000000000000]
oh                       (alloca        ) [ 011000000000000000]
indvar_flatten           (alloca        ) [ 011000000000000000]
oc                       (alloca        ) [ 011000000000000000]
indvar_flatten33         (alloca        ) [ 011000000000000000]
mem1_load1               (alloca        ) [ 011111111111100000]
bias_read                (read          ) [ 011000000000000000]
cmp764_read              (read          ) [ 011000000000000000]
output_r_read            (read          ) [ 011000000000000000]
mul_ln45_read            (read          ) [ 011000000000000000]
zext_ln75_1_read         (read          ) [ 000000000000000000]
out_h_read               (read          ) [ 011000000000000000]
mul_ln45_1_read          (read          ) [ 011000000000000000]
out_w_read               (read          ) [ 011000000000000000]
zext_ln75_1_cast         (zext          ) [ 011100000000000000]
specinterface_ln0        (specinterface ) [ 000000000000000000]
specinterface_ln0        (specinterface ) [ 000000000000000000]
store_ln0                (store         ) [ 000000000000000000]
store_ln75               (store         ) [ 000000000000000000]
store_ln0                (store         ) [ 000000000000000000]
store_ln76               (store         ) [ 000000000000000000]
store_ln77               (store         ) [ 000000000000000000]
br_ln0                   (br            ) [ 011000000000000000]
first_iter_0             (phi           ) [ 011000000000000000]
ow_1                     (load          ) [ 000000000000000000]
indvar_flatten_load      (load          ) [ 000000000000000000]
indvar_flatten33_load    (load          ) [ 000000000000000000]
specbitsmap_ln0          (specbitsmap   ) [ 000000000000000000]
specbitsmap_ln0          (specbitsmap   ) [ 000000000000000000]
zext_ln77                (zext          ) [ 000000000000000000]
icmp_ln77                (icmp          ) [ 000000000000000000]
icmp_ln75                (icmp          ) [ 011111111111111111]
add_ln75_2               (add           ) [ 000000000000000000]
br_ln75                  (br            ) [ 000000000000000000]
oh_load                  (load          ) [ 000000000000000000]
oc_load                  (load          ) [ 000000000000000000]
add_ln75                 (add           ) [ 000000000000000000]
icmp_ln76                (icmp          ) [ 000000000000000000]
select_ln75              (select        ) [ 000000000000000000]
or_ln75                  (or            ) [ 000000000000000000]
select_ln75_1            (select        ) [ 000000000000000000]
sext_ln76_mid2_v_v_v_v_v (bitconcatenate) [ 000000000000000000]
zext_ln75                (zext          ) [ 000000000000000000]
add_ln75_1               (add           ) [ 000000000000000000]
sext_ln76_mid2_v         (partselect    ) [ 010100000000000000]
first_iter_1315          (icmp          ) [ 000000000000000000]
or_ln75_1                (or            ) [ 000000000000000000]
select_ln75_2            (select        ) [ 000000000000000000]
add_ln76                 (add           ) [ 000000000000000000]
xor_ln76                 (xor           ) [ 000000000000000000]
or_ln76                  (or            ) [ 011111111111000000]
first_iter_1_mid1        (icmp          ) [ 000000000000000000]
select_ln76              (select        ) [ 010100000000000000]
select_ln76_1            (select        ) [ 000000000000000000]
tmp_s                    (bitconcatenate) [ 000000000000000000]
p_cast37                 (zext          ) [ 000000000000000000]
empty_41                 (add           ) [ 000000000000000000]
p_cast                   (partselect    ) [ 000000000000000000]
p_cast_cast              (sext          ) [ 000000000000000000]
mem1_addr                (getelementptr ) [ 010111111111000000]
br_ln77                  (br            ) [ 000000000000000000]
br_ln76                  (br            ) [ 000000000000000000]
add_ln77                 (add           ) [ 000000000000000000]
select_ln77              (select        ) [ 000000000000000000]
select_ln77_1            (select        ) [ 000000000000000000]
zext_ln77_1              (zext          ) [ 000000000000000000]
icmp_ln77_1              (icmp          ) [ 011111111111111111]
add_ln76_1               (add           ) [ 000000000000000000]
zext_ln76                (zext          ) [ 000000000000000000]
icmp_ln76_1              (icmp          ) [ 010111111111111111]
br_ln77                  (br            ) [ 000000000000000000]
br_ln77                  (br            ) [ 000000000000000000]
br_ln77                  (br            ) [ 000000000000000000]
add_ln76_2               (add           ) [ 000000000000000000]
select_ln76_2            (select        ) [ 000000000000000000]
store_ln75               (store         ) [ 000000000000000000]
store_ln75               (store         ) [ 000000000000000000]
store_ln76               (store         ) [ 000000000000000000]
store_ln76               (store         ) [ 000000000000000000]
store_ln77               (store         ) [ 000000000000000000]
br_ln77                  (br            ) [ 011000000000000000]
specloopname_ln0         (specloopname  ) [ 000000000000000000]
sext_ln75                (sext          ) [ 000000000000000000]
mem2_addr                (getelementptr ) [ 000000000000000000]
empty_40                 (writereq      ) [ 000000000000000000]
br_ln76                  (br            ) [ 000000000000000000]
mem2_addr_1              (getelementptr ) [ 010011111111111111]
mem1_load_req            (readreq       ) [ 000000000000000000]
mem1_addr_read           (read          ) [ 000000000000000000]
store_ln75               (store         ) [ 000000000000000000]
br_ln77                  (br            ) [ 000000000000000000]
mem1_load                (load          ) [ 000000000000000000]
specpipeline_ln77        (specpipeline  ) [ 000000000000000000]
write_ln78               (write         ) [ 000000000000000000]
empty                    (writeresp     ) [ 000000000000000000]
br_ln77                  (br            ) [ 000000000000000000]
ret_ln0                  (ret           ) [ 000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="mem2">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mem2"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="mem1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mem1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="out_w">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_w"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="mul_ln45_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul_ln45_1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="out_h">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_h"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="zext_ln75_1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln75_1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="mul_ln45">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul_ln45"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="output_r">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="cmp764">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cmp764"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="bias">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i63"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i96"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_20"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i41.i31.i10"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i33.i31.i2"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3_str"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="100" class="1004" name="ow_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ow/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="oh_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="oh/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="indvar_flatten_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="oc_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="oc/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="indvar_flatten33_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten33/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="mem1_load1_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="32" slack="10"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mem1_load1/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="bias_read_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="64" slack="0"/>
<pin id="126" dir="0" index="1" bw="64" slack="0"/>
<pin id="127" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bias_read/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="cmp764_read_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cmp764_read/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="output_r_read_read_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="64" slack="0"/>
<pin id="138" dir="0" index="1" bw="64" slack="0"/>
<pin id="139" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_r_read/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="mul_ln45_read_read_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="64" slack="0"/>
<pin id="144" dir="0" index="1" bw="64" slack="0"/>
<pin id="145" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mul_ln45_read/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="zext_ln75_1_read_read_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="63" slack="0"/>
<pin id="150" dir="0" index="1" bw="63" slack="0"/>
<pin id="151" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln75_1_read/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="out_h_read_read_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="32" slack="0"/>
<pin id="156" dir="0" index="1" bw="32" slack="0"/>
<pin id="157" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="out_h_read/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="mul_ln45_1_read_read_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="96" slack="0"/>
<pin id="162" dir="0" index="1" bw="96" slack="0"/>
<pin id="163" dir="1" index="2" bw="96" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mul_ln45_1_read/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="out_w_read_read_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="32" slack="0"/>
<pin id="168" dir="0" index="1" bw="32" slack="0"/>
<pin id="169" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="out_w_read/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="empty_40_writereq_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="0" index="1" bw="32" slack="0"/>
<pin id="175" dir="0" index="2" bw="63" slack="2"/>
<pin id="176" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) " fcode="writereq"/>
<opset="empty_40/3 "/>
</bind>
</comp>

<comp id="178" class="1004" name="grp_readreq_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="0" index="1" bw="32" slack="1"/>
<pin id="181" dir="0" index="2" bw="1" slack="0"/>
<pin id="182" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="mem1_load_req/3 "/>
</bind>
</comp>

<comp id="185" class="1004" name="mem1_addr_read_read_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="32" slack="0"/>
<pin id="187" dir="0" index="1" bw="32" slack="9"/>
<pin id="188" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mem1_addr_read/11 "/>
</bind>
</comp>

<comp id="190" class="1004" name="write_ln78_write_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="0" slack="0"/>
<pin id="192" dir="0" index="1" bw="32" slack="9"/>
<pin id="193" dir="0" index="2" bw="32" slack="0"/>
<pin id="194" dir="0" index="3" bw="1" slack="0"/>
<pin id="195" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln78/12 "/>
</bind>
</comp>

<comp id="198" class="1004" name="grp_writeresp_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="0"/>
<pin id="200" dir="0" index="1" bw="32" slack="10"/>
<pin id="201" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writeresp(1158) " fcode="writeresp"/>
<opset="empty/13 "/>
</bind>
</comp>

<comp id="203" class="1005" name="first_iter_0_reg_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="1" slack="1"/>
<pin id="205" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="first_iter_0 (phireg) "/>
</bind>
</comp>

<comp id="207" class="1004" name="first_iter_0_phi_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="1" slack="1"/>
<pin id="209" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="210" dir="0" index="2" bw="1" slack="0"/>
<pin id="211" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="212" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="first_iter_0/2 "/>
</bind>
</comp>

<comp id="215" class="1004" name="zext_ln75_1_cast_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="63" slack="0"/>
<pin id="217" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln75_1_cast/1 "/>
</bind>
</comp>

<comp id="219" class="1004" name="store_ln0_store_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="1" slack="0"/>
<pin id="221" dir="0" index="1" bw="96" slack="0"/>
<pin id="222" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="store_ln75_store_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="0"/>
<pin id="226" dir="0" index="1" bw="31" slack="0"/>
<pin id="227" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln75/1 "/>
</bind>
</comp>

<comp id="229" class="1004" name="store_ln0_store_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="1" slack="0"/>
<pin id="231" dir="0" index="1" bw="64" slack="0"/>
<pin id="232" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="store_ln76_store_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="1" slack="0"/>
<pin id="236" dir="0" index="1" bw="31" slack="0"/>
<pin id="237" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln76/1 "/>
</bind>
</comp>

<comp id="239" class="1004" name="store_ln77_store_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="1" slack="0"/>
<pin id="241" dir="0" index="1" bw="31" slack="0"/>
<pin id="242" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln77/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="ow_1_load_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="31" slack="1"/>
<pin id="246" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ow_1/2 "/>
</bind>
</comp>

<comp id="247" class="1004" name="indvar_flatten_load_load_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="64" slack="1"/>
<pin id="249" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/2 "/>
</bind>
</comp>

<comp id="250" class="1004" name="indvar_flatten33_load_load_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="96" slack="1"/>
<pin id="252" dir="1" index="1" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten33_load/2 "/>
</bind>
</comp>

<comp id="253" class="1004" name="zext_ln77_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="31" slack="0"/>
<pin id="255" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln77/2 "/>
</bind>
</comp>

<comp id="257" class="1004" name="icmp_ln77_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="32" slack="0"/>
<pin id="259" dir="0" index="1" bw="32" slack="1"/>
<pin id="260" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln77/2 "/>
</bind>
</comp>

<comp id="262" class="1004" name="icmp_ln75_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="96" slack="0"/>
<pin id="264" dir="0" index="1" bw="96" slack="1"/>
<pin id="265" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln75/2 "/>
</bind>
</comp>

<comp id="267" class="1004" name="add_ln75_2_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="96" slack="0"/>
<pin id="269" dir="0" index="1" bw="1" slack="0"/>
<pin id="270" dir="1" index="2" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln75_2/2 "/>
</bind>
</comp>

<comp id="273" class="1004" name="oh_load_load_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="31" slack="1"/>
<pin id="275" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="oh_load/2 "/>
</bind>
</comp>

<comp id="276" class="1004" name="oc_load_load_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="31" slack="1"/>
<pin id="278" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="oc_load/2 "/>
</bind>
</comp>

<comp id="279" class="1004" name="add_ln75_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="31" slack="0"/>
<pin id="281" dir="0" index="1" bw="1" slack="0"/>
<pin id="282" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln75/2 "/>
</bind>
</comp>

<comp id="285" class="1004" name="icmp_ln76_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="64" slack="0"/>
<pin id="287" dir="0" index="1" bw="64" slack="1"/>
<pin id="288" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln76/2 "/>
</bind>
</comp>

<comp id="290" class="1004" name="select_ln75_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="1" slack="0"/>
<pin id="292" dir="0" index="1" bw="31" slack="0"/>
<pin id="293" dir="0" index="2" bw="31" slack="0"/>
<pin id="294" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln75/2 "/>
</bind>
</comp>

<comp id="298" class="1004" name="or_ln75_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="1" slack="0"/>
<pin id="300" dir="0" index="1" bw="1" slack="0"/>
<pin id="301" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln75/2 "/>
</bind>
</comp>

<comp id="304" class="1004" name="select_ln75_1_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="1" slack="0"/>
<pin id="306" dir="0" index="1" bw="31" slack="0"/>
<pin id="307" dir="0" index="2" bw="31" slack="0"/>
<pin id="308" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln75_1/2 "/>
</bind>
</comp>

<comp id="312" class="1004" name="sext_ln76_mid2_v_v_v_v_v_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="41" slack="0"/>
<pin id="314" dir="0" index="1" bw="31" slack="0"/>
<pin id="315" dir="0" index="2" bw="1" slack="0"/>
<pin id="316" dir="1" index="3" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="sext_ln76_mid2_v_v_v_v_v/2 "/>
</bind>
</comp>

<comp id="320" class="1004" name="zext_ln75_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="41" slack="0"/>
<pin id="322" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln75/2 "/>
</bind>
</comp>

<comp id="324" class="1004" name="add_ln75_1_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="41" slack="0"/>
<pin id="326" dir="0" index="1" bw="64" slack="1"/>
<pin id="327" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln75_1/2 "/>
</bind>
</comp>

<comp id="329" class="1004" name="sext_ln76_mid2_v_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="62" slack="0"/>
<pin id="331" dir="0" index="1" bw="64" slack="0"/>
<pin id="332" dir="0" index="2" bw="3" slack="0"/>
<pin id="333" dir="0" index="3" bw="7" slack="0"/>
<pin id="334" dir="1" index="4" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="sext_ln76_mid2_v/2 "/>
</bind>
</comp>

<comp id="339" class="1004" name="first_iter_1315_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="31" slack="0"/>
<pin id="341" dir="0" index="1" bw="31" slack="0"/>
<pin id="342" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="first_iter_1315/2 "/>
</bind>
</comp>

<comp id="345" class="1004" name="or_ln75_1_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="1" slack="0"/>
<pin id="347" dir="0" index="1" bw="1" slack="0"/>
<pin id="348" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln75_1/2 "/>
</bind>
</comp>

<comp id="351" class="1004" name="select_ln75_2_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="1" slack="0"/>
<pin id="353" dir="0" index="1" bw="1" slack="1"/>
<pin id="354" dir="0" index="2" bw="1" slack="0"/>
<pin id="355" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln75_2/2 "/>
</bind>
</comp>

<comp id="358" class="1004" name="add_ln76_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="31" slack="0"/>
<pin id="360" dir="0" index="1" bw="1" slack="0"/>
<pin id="361" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln76/2 "/>
</bind>
</comp>

<comp id="364" class="1004" name="xor_ln76_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="1" slack="0"/>
<pin id="366" dir="0" index="1" bw="1" slack="0"/>
<pin id="367" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln76/2 "/>
</bind>
</comp>

<comp id="370" class="1004" name="or_ln76_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="1" slack="0"/>
<pin id="372" dir="0" index="1" bw="1" slack="0"/>
<pin id="373" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln76/2 "/>
</bind>
</comp>

<comp id="376" class="1004" name="first_iter_1_mid1_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="31" slack="0"/>
<pin id="378" dir="0" index="1" bw="31" slack="0"/>
<pin id="379" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="first_iter_1_mid1/2 "/>
</bind>
</comp>

<comp id="382" class="1004" name="select_ln76_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="1" slack="0"/>
<pin id="384" dir="0" index="1" bw="1" slack="0"/>
<pin id="385" dir="0" index="2" bw="1" slack="0"/>
<pin id="386" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln76/2 "/>
</bind>
</comp>

<comp id="390" class="1004" name="select_ln76_1_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="1" slack="0"/>
<pin id="392" dir="0" index="1" bw="31" slack="0"/>
<pin id="393" dir="0" index="2" bw="31" slack="0"/>
<pin id="394" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln76_1/2 "/>
</bind>
</comp>

<comp id="398" class="1004" name="tmp_s_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="33" slack="0"/>
<pin id="400" dir="0" index="1" bw="31" slack="0"/>
<pin id="401" dir="0" index="2" bw="1" slack="0"/>
<pin id="402" dir="1" index="3" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="406" class="1004" name="p_cast37_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="33" slack="0"/>
<pin id="408" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast37/2 "/>
</bind>
</comp>

<comp id="410" class="1004" name="empty_41_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="33" slack="0"/>
<pin id="412" dir="0" index="1" bw="64" slack="1"/>
<pin id="413" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_41/2 "/>
</bind>
</comp>

<comp id="415" class="1004" name="p_cast_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="62" slack="0"/>
<pin id="417" dir="0" index="1" bw="64" slack="0"/>
<pin id="418" dir="0" index="2" bw="3" slack="0"/>
<pin id="419" dir="0" index="3" bw="7" slack="0"/>
<pin id="420" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_cast/2 "/>
</bind>
</comp>

<comp id="425" class="1004" name="p_cast_cast_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="62" slack="0"/>
<pin id="427" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_cast_cast/2 "/>
</bind>
</comp>

<comp id="429" class="1004" name="mem1_addr_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="64" slack="0"/>
<pin id="431" dir="0" index="1" bw="64" slack="0"/>
<pin id="432" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mem1_addr/2 "/>
</bind>
</comp>

<comp id="435" class="1004" name="add_ln77_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="31" slack="0"/>
<pin id="437" dir="0" index="1" bw="1" slack="0"/>
<pin id="438" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln77/2 "/>
</bind>
</comp>

<comp id="441" class="1004" name="select_ln77_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="1" slack="0"/>
<pin id="443" dir="0" index="1" bw="31" slack="0"/>
<pin id="444" dir="0" index="2" bw="31" slack="0"/>
<pin id="445" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln77/2 "/>
</bind>
</comp>

<comp id="449" class="1004" name="select_ln77_1_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="1" slack="0"/>
<pin id="451" dir="0" index="1" bw="31" slack="0"/>
<pin id="452" dir="0" index="2" bw="31" slack="0"/>
<pin id="453" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln77_1/2 "/>
</bind>
</comp>

<comp id="457" class="1004" name="zext_ln77_1_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="31" slack="0"/>
<pin id="459" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln77_1/2 "/>
</bind>
</comp>

<comp id="461" class="1004" name="icmp_ln77_1_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="32" slack="0"/>
<pin id="463" dir="0" index="1" bw="32" slack="1"/>
<pin id="464" dir="1" index="2" bw="1" slack="11"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln77_1/2 "/>
</bind>
</comp>

<comp id="466" class="1004" name="add_ln76_1_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="31" slack="0"/>
<pin id="468" dir="0" index="1" bw="1" slack="0"/>
<pin id="469" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln76_1/2 "/>
</bind>
</comp>

<comp id="472" class="1004" name="zext_ln76_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="31" slack="0"/>
<pin id="474" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln76/2 "/>
</bind>
</comp>

<comp id="476" class="1004" name="icmp_ln76_1_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="32" slack="0"/>
<pin id="478" dir="0" index="1" bw="32" slack="1"/>
<pin id="479" dir="1" index="2" bw="1" slack="11"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln76_1/2 "/>
</bind>
</comp>

<comp id="481" class="1004" name="add_ln76_2_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="64" slack="0"/>
<pin id="483" dir="0" index="1" bw="1" slack="0"/>
<pin id="484" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln76_2/2 "/>
</bind>
</comp>

<comp id="487" class="1004" name="select_ln76_2_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="1" slack="0"/>
<pin id="489" dir="0" index="1" bw="64" slack="0"/>
<pin id="490" dir="0" index="2" bw="64" slack="0"/>
<pin id="491" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln76_2/2 "/>
</bind>
</comp>

<comp id="495" class="1004" name="store_ln75_store_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="96" slack="0"/>
<pin id="497" dir="0" index="1" bw="96" slack="1"/>
<pin id="498" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln75/2 "/>
</bind>
</comp>

<comp id="500" class="1004" name="store_ln75_store_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="31" slack="0"/>
<pin id="502" dir="0" index="1" bw="31" slack="1"/>
<pin id="503" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln75/2 "/>
</bind>
</comp>

<comp id="505" class="1004" name="store_ln76_store_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="64" slack="0"/>
<pin id="507" dir="0" index="1" bw="64" slack="1"/>
<pin id="508" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln76/2 "/>
</bind>
</comp>

<comp id="510" class="1004" name="store_ln76_store_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="31" slack="0"/>
<pin id="512" dir="0" index="1" bw="31" slack="1"/>
<pin id="513" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln76/2 "/>
</bind>
</comp>

<comp id="515" class="1004" name="store_ln77_store_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="31" slack="0"/>
<pin id="517" dir="0" index="1" bw="31" slack="1"/>
<pin id="518" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln77/2 "/>
</bind>
</comp>

<comp id="520" class="1004" name="sext_ln75_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="62" slack="1"/>
<pin id="522" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln75/3 "/>
</bind>
</comp>

<comp id="523" class="1004" name="mem2_addr_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="64" slack="0"/>
<pin id="525" dir="0" index="1" bw="64" slack="0"/>
<pin id="526" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mem2_addr/3 "/>
</bind>
</comp>

<comp id="530" class="1004" name="mem2_addr_1_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="64" slack="0"/>
<pin id="532" dir="0" index="1" bw="64" slack="0"/>
<pin id="533" dir="1" index="2" bw="64" slack="9"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mem2_addr_1/3 "/>
</bind>
</comp>

<comp id="536" class="1004" name="store_ln75_store_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="32" slack="0"/>
<pin id="538" dir="0" index="1" bw="32" slack="10"/>
<pin id="539" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln75/11 "/>
</bind>
</comp>

<comp id="541" class="1004" name="mem1_load_load_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="32" slack="11"/>
<pin id="543" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mem1_load/12 "/>
</bind>
</comp>

<comp id="545" class="1005" name="ow_reg_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="31" slack="0"/>
<pin id="547" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="ow "/>
</bind>
</comp>

<comp id="552" class="1005" name="oh_reg_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="31" slack="0"/>
<pin id="554" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="oh "/>
</bind>
</comp>

<comp id="559" class="1005" name="indvar_flatten_reg_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="64" slack="0"/>
<pin id="561" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="566" class="1005" name="oc_reg_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="31" slack="0"/>
<pin id="568" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="oc "/>
</bind>
</comp>

<comp id="573" class="1005" name="indvar_flatten33_reg_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="96" slack="0"/>
<pin id="575" dir="1" index="1" bw="96" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten33 "/>
</bind>
</comp>

<comp id="580" class="1005" name="mem1_load1_reg_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="32" slack="10"/>
<pin id="582" dir="1" index="1" bw="32" slack="10"/>
</pin_list>
<bind>
<opset="mem1_load1 "/>
</bind>
</comp>

<comp id="586" class="1005" name="bias_read_reg_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="64" slack="1"/>
<pin id="588" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bias_read "/>
</bind>
</comp>

<comp id="591" class="1005" name="cmp764_read_reg_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="1" slack="1"/>
<pin id="593" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="cmp764_read "/>
</bind>
</comp>

<comp id="596" class="1005" name="output_r_read_reg_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="64" slack="1"/>
<pin id="598" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="output_r_read "/>
</bind>
</comp>

<comp id="601" class="1005" name="mul_ln45_read_reg_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="64" slack="1"/>
<pin id="603" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln45_read "/>
</bind>
</comp>

<comp id="606" class="1005" name="out_h_read_reg_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="32" slack="1"/>
<pin id="608" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="out_h_read "/>
</bind>
</comp>

<comp id="611" class="1005" name="mul_ln45_1_read_reg_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="96" slack="1"/>
<pin id="613" dir="1" index="1" bw="96" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln45_1_read "/>
</bind>
</comp>

<comp id="616" class="1005" name="out_w_read_reg_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="32" slack="1"/>
<pin id="618" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="out_w_read "/>
</bind>
</comp>

<comp id="622" class="1005" name="zext_ln75_1_cast_reg_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="64" slack="2"/>
<pin id="624" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln75_1_cast "/>
</bind>
</comp>

<comp id="627" class="1005" name="icmp_ln75_reg_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="1" slack="1"/>
<pin id="629" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln75 "/>
</bind>
</comp>

<comp id="631" class="1005" name="sext_ln76_mid2_v_reg_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="62" slack="1"/>
<pin id="633" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln76_mid2_v "/>
</bind>
</comp>

<comp id="636" class="1005" name="or_ln76_reg_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="1" slack="1"/>
<pin id="638" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln76 "/>
</bind>
</comp>

<comp id="640" class="1005" name="select_ln76_reg_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="1" slack="1"/>
<pin id="642" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="select_ln76 "/>
</bind>
</comp>

<comp id="644" class="1005" name="mem1_addr_reg_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="32" slack="1"/>
<pin id="646" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mem1_addr "/>
</bind>
</comp>

<comp id="650" class="1005" name="icmp_ln77_1_reg_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="1" slack="11"/>
<pin id="652" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln77_1 "/>
</bind>
</comp>

<comp id="654" class="1005" name="icmp_ln76_1_reg_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="1" slack="11"/>
<pin id="656" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln76_1 "/>
</bind>
</comp>

<comp id="658" class="1005" name="mem2_addr_1_reg_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="32" slack="9"/>
<pin id="660" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="mem2_addr_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="103"><net_src comp="20" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="20" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="20" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="20" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="20" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="20" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="128"><net_src comp="22" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="18" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="24" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="16" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="22" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="14" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="146"><net_src comp="22" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="12" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="152"><net_src comp="26" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="10" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="158"><net_src comp="28" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="8" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="164"><net_src comp="30" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="6" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="170"><net_src comp="28" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="4" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="177"><net_src comp="86" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="183"><net_src comp="88" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="184"><net_src comp="80" pin="0"/><net_sink comp="178" pin=2"/></net>

<net id="189"><net_src comp="90" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="196"><net_src comp="94" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="197"><net_src comp="96" pin="0"/><net_sink comp="190" pin=3"/></net>

<net id="202"><net_src comp="98" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="206"><net_src comp="56" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="213"><net_src comp="203" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="214"><net_src comp="58" pin="0"/><net_sink comp="207" pin=2"/></net>

<net id="218"><net_src comp="148" pin="2"/><net_sink comp="215" pin=0"/></net>

<net id="223"><net_src comp="50" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="228"><net_src comp="52" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="233"><net_src comp="54" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="238"><net_src comp="52" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="243"><net_src comp="52" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="256"><net_src comp="244" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="261"><net_src comp="253" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="266"><net_src comp="250" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="271"><net_src comp="250" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="272"><net_src comp="62" pin="0"/><net_sink comp="267" pin=1"/></net>

<net id="283"><net_src comp="276" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="284"><net_src comp="64" pin="0"/><net_sink comp="279" pin=1"/></net>

<net id="289"><net_src comp="247" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="295"><net_src comp="285" pin="2"/><net_sink comp="290" pin=0"/></net>

<net id="296"><net_src comp="52" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="297"><net_src comp="273" pin="1"/><net_sink comp="290" pin=2"/></net>

<net id="302"><net_src comp="285" pin="2"/><net_sink comp="298" pin=0"/></net>

<net id="303"><net_src comp="207" pin="4"/><net_sink comp="298" pin=1"/></net>

<net id="309"><net_src comp="285" pin="2"/><net_sink comp="304" pin=0"/></net>

<net id="310"><net_src comp="279" pin="2"/><net_sink comp="304" pin=1"/></net>

<net id="311"><net_src comp="276" pin="1"/><net_sink comp="304" pin=2"/></net>

<net id="317"><net_src comp="66" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="318"><net_src comp="304" pin="3"/><net_sink comp="312" pin=1"/></net>

<net id="319"><net_src comp="68" pin="0"/><net_sink comp="312" pin=2"/></net>

<net id="323"><net_src comp="312" pin="3"/><net_sink comp="320" pin=0"/></net>

<net id="328"><net_src comp="320" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="335"><net_src comp="70" pin="0"/><net_sink comp="329" pin=0"/></net>

<net id="336"><net_src comp="324" pin="2"/><net_sink comp="329" pin=1"/></net>

<net id="337"><net_src comp="72" pin="0"/><net_sink comp="329" pin=2"/></net>

<net id="338"><net_src comp="74" pin="0"/><net_sink comp="329" pin=3"/></net>

<net id="343"><net_src comp="273" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="344"><net_src comp="52" pin="0"/><net_sink comp="339" pin=1"/></net>

<net id="349"><net_src comp="285" pin="2"/><net_sink comp="345" pin=0"/></net>

<net id="350"><net_src comp="339" pin="2"/><net_sink comp="345" pin=1"/></net>

<net id="356"><net_src comp="285" pin="2"/><net_sink comp="351" pin=0"/></net>

<net id="357"><net_src comp="257" pin="2"/><net_sink comp="351" pin=2"/></net>

<net id="362"><net_src comp="290" pin="3"/><net_sink comp="358" pin=0"/></net>

<net id="363"><net_src comp="64" pin="0"/><net_sink comp="358" pin=1"/></net>

<net id="368"><net_src comp="351" pin="3"/><net_sink comp="364" pin=0"/></net>

<net id="369"><net_src comp="56" pin="0"/><net_sink comp="364" pin=1"/></net>

<net id="374"><net_src comp="298" pin="2"/><net_sink comp="370" pin=0"/></net>

<net id="375"><net_src comp="364" pin="2"/><net_sink comp="370" pin=1"/></net>

<net id="380"><net_src comp="358" pin="2"/><net_sink comp="376" pin=0"/></net>

<net id="381"><net_src comp="52" pin="0"/><net_sink comp="376" pin=1"/></net>

<net id="387"><net_src comp="351" pin="3"/><net_sink comp="382" pin=0"/></net>

<net id="388"><net_src comp="345" pin="2"/><net_sink comp="382" pin=1"/></net>

<net id="389"><net_src comp="376" pin="2"/><net_sink comp="382" pin=2"/></net>

<net id="395"><net_src comp="351" pin="3"/><net_sink comp="390" pin=0"/></net>

<net id="396"><net_src comp="290" pin="3"/><net_sink comp="390" pin=1"/></net>

<net id="397"><net_src comp="358" pin="2"/><net_sink comp="390" pin=2"/></net>

<net id="403"><net_src comp="76" pin="0"/><net_sink comp="398" pin=0"/></net>

<net id="404"><net_src comp="304" pin="3"/><net_sink comp="398" pin=1"/></net>

<net id="405"><net_src comp="78" pin="0"/><net_sink comp="398" pin=2"/></net>

<net id="409"><net_src comp="398" pin="3"/><net_sink comp="406" pin=0"/></net>

<net id="414"><net_src comp="406" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="421"><net_src comp="70" pin="0"/><net_sink comp="415" pin=0"/></net>

<net id="422"><net_src comp="410" pin="2"/><net_sink comp="415" pin=1"/></net>

<net id="423"><net_src comp="72" pin="0"/><net_sink comp="415" pin=2"/></net>

<net id="424"><net_src comp="74" pin="0"/><net_sink comp="415" pin=3"/></net>

<net id="428"><net_src comp="415" pin="4"/><net_sink comp="425" pin=0"/></net>

<net id="433"><net_src comp="2" pin="0"/><net_sink comp="429" pin=0"/></net>

<net id="434"><net_src comp="425" pin="1"/><net_sink comp="429" pin=1"/></net>

<net id="439"><net_src comp="244" pin="1"/><net_sink comp="435" pin=0"/></net>

<net id="440"><net_src comp="64" pin="0"/><net_sink comp="435" pin=1"/></net>

<net id="446"><net_src comp="285" pin="2"/><net_sink comp="441" pin=0"/></net>

<net id="447"><net_src comp="64" pin="0"/><net_sink comp="441" pin=1"/></net>

<net id="448"><net_src comp="435" pin="2"/><net_sink comp="441" pin=2"/></net>

<net id="454"><net_src comp="351" pin="3"/><net_sink comp="449" pin=0"/></net>

<net id="455"><net_src comp="441" pin="3"/><net_sink comp="449" pin=1"/></net>

<net id="456"><net_src comp="64" pin="0"/><net_sink comp="449" pin=2"/></net>

<net id="460"><net_src comp="449" pin="3"/><net_sink comp="457" pin=0"/></net>

<net id="465"><net_src comp="457" pin="1"/><net_sink comp="461" pin=0"/></net>

<net id="470"><net_src comp="390" pin="3"/><net_sink comp="466" pin=0"/></net>

<net id="471"><net_src comp="64" pin="0"/><net_sink comp="466" pin=1"/></net>

<net id="475"><net_src comp="466" pin="2"/><net_sink comp="472" pin=0"/></net>

<net id="480"><net_src comp="472" pin="1"/><net_sink comp="476" pin=0"/></net>

<net id="485"><net_src comp="247" pin="1"/><net_sink comp="481" pin=0"/></net>

<net id="486"><net_src comp="80" pin="0"/><net_sink comp="481" pin=1"/></net>

<net id="492"><net_src comp="285" pin="2"/><net_sink comp="487" pin=0"/></net>

<net id="493"><net_src comp="80" pin="0"/><net_sink comp="487" pin=1"/></net>

<net id="494"><net_src comp="481" pin="2"/><net_sink comp="487" pin=2"/></net>

<net id="499"><net_src comp="267" pin="2"/><net_sink comp="495" pin=0"/></net>

<net id="504"><net_src comp="304" pin="3"/><net_sink comp="500" pin=0"/></net>

<net id="509"><net_src comp="487" pin="3"/><net_sink comp="505" pin=0"/></net>

<net id="514"><net_src comp="390" pin="3"/><net_sink comp="510" pin=0"/></net>

<net id="519"><net_src comp="449" pin="3"/><net_sink comp="515" pin=0"/></net>

<net id="527"><net_src comp="0" pin="0"/><net_sink comp="523" pin=0"/></net>

<net id="528"><net_src comp="520" pin="1"/><net_sink comp="523" pin=1"/></net>

<net id="529"><net_src comp="523" pin="2"/><net_sink comp="172" pin=1"/></net>

<net id="534"><net_src comp="0" pin="0"/><net_sink comp="530" pin=0"/></net>

<net id="535"><net_src comp="520" pin="1"/><net_sink comp="530" pin=1"/></net>

<net id="540"><net_src comp="185" pin="2"/><net_sink comp="536" pin=0"/></net>

<net id="544"><net_src comp="541" pin="1"/><net_sink comp="190" pin=2"/></net>

<net id="548"><net_src comp="100" pin="1"/><net_sink comp="545" pin=0"/></net>

<net id="549"><net_src comp="545" pin="1"/><net_sink comp="239" pin=1"/></net>

<net id="550"><net_src comp="545" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="551"><net_src comp="545" pin="1"/><net_sink comp="515" pin=1"/></net>

<net id="555"><net_src comp="104" pin="1"/><net_sink comp="552" pin=0"/></net>

<net id="556"><net_src comp="552" pin="1"/><net_sink comp="234" pin=1"/></net>

<net id="557"><net_src comp="552" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="558"><net_src comp="552" pin="1"/><net_sink comp="510" pin=1"/></net>

<net id="562"><net_src comp="108" pin="1"/><net_sink comp="559" pin=0"/></net>

<net id="563"><net_src comp="559" pin="1"/><net_sink comp="229" pin=1"/></net>

<net id="564"><net_src comp="559" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="565"><net_src comp="559" pin="1"/><net_sink comp="505" pin=1"/></net>

<net id="569"><net_src comp="112" pin="1"/><net_sink comp="566" pin=0"/></net>

<net id="570"><net_src comp="566" pin="1"/><net_sink comp="224" pin=1"/></net>

<net id="571"><net_src comp="566" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="572"><net_src comp="566" pin="1"/><net_sink comp="500" pin=1"/></net>

<net id="576"><net_src comp="116" pin="1"/><net_sink comp="573" pin=0"/></net>

<net id="577"><net_src comp="573" pin="1"/><net_sink comp="219" pin=1"/></net>

<net id="578"><net_src comp="573" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="579"><net_src comp="573" pin="1"/><net_sink comp="495" pin=1"/></net>

<net id="583"><net_src comp="120" pin="1"/><net_sink comp="580" pin=0"/></net>

<net id="584"><net_src comp="580" pin="1"/><net_sink comp="536" pin=1"/></net>

<net id="585"><net_src comp="580" pin="1"/><net_sink comp="541" pin=0"/></net>

<net id="589"><net_src comp="124" pin="2"/><net_sink comp="586" pin=0"/></net>

<net id="590"><net_src comp="586" pin="1"/><net_sink comp="410" pin=1"/></net>

<net id="594"><net_src comp="130" pin="2"/><net_sink comp="591" pin=0"/></net>

<net id="595"><net_src comp="591" pin="1"/><net_sink comp="351" pin=1"/></net>

<net id="599"><net_src comp="136" pin="2"/><net_sink comp="596" pin=0"/></net>

<net id="600"><net_src comp="596" pin="1"/><net_sink comp="324" pin=1"/></net>

<net id="604"><net_src comp="142" pin="2"/><net_sink comp="601" pin=0"/></net>

<net id="605"><net_src comp="601" pin="1"/><net_sink comp="285" pin=1"/></net>

<net id="609"><net_src comp="154" pin="2"/><net_sink comp="606" pin=0"/></net>

<net id="610"><net_src comp="606" pin="1"/><net_sink comp="476" pin=1"/></net>

<net id="614"><net_src comp="160" pin="2"/><net_sink comp="611" pin=0"/></net>

<net id="615"><net_src comp="611" pin="1"/><net_sink comp="262" pin=1"/></net>

<net id="619"><net_src comp="166" pin="2"/><net_sink comp="616" pin=0"/></net>

<net id="620"><net_src comp="616" pin="1"/><net_sink comp="257" pin=1"/></net>

<net id="621"><net_src comp="616" pin="1"/><net_sink comp="461" pin=1"/></net>

<net id="625"><net_src comp="215" pin="1"/><net_sink comp="622" pin=0"/></net>

<net id="626"><net_src comp="622" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="630"><net_src comp="262" pin="2"/><net_sink comp="627" pin=0"/></net>

<net id="634"><net_src comp="329" pin="4"/><net_sink comp="631" pin=0"/></net>

<net id="635"><net_src comp="631" pin="1"/><net_sink comp="520" pin=0"/></net>

<net id="639"><net_src comp="370" pin="2"/><net_sink comp="636" pin=0"/></net>

<net id="643"><net_src comp="382" pin="3"/><net_sink comp="640" pin=0"/></net>

<net id="647"><net_src comp="429" pin="2"/><net_sink comp="644" pin=0"/></net>

<net id="648"><net_src comp="644" pin="1"/><net_sink comp="178" pin=1"/></net>

<net id="649"><net_src comp="644" pin="1"/><net_sink comp="185" pin=1"/></net>

<net id="653"><net_src comp="461" pin="2"/><net_sink comp="650" pin=0"/></net>

<net id="657"><net_src comp="476" pin="2"/><net_sink comp="654" pin=0"/></net>

<net id="661"><net_src comp="530" pin="2"/><net_sink comp="658" pin=0"/></net>

<net id="662"><net_src comp="658" pin="1"/><net_sink comp="190" pin=1"/></net>

<net id="663"><net_src comp="658" pin="1"/><net_sink comp="198" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: mem2 | {3 12 13 14 15 16 17 }
	Port: mem1 | {}
 - Input state : 
	Port: conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3 : mem2 | {}
	Port: conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3 : mem1 | {3 4 5 6 7 8 9 10 11 }
	Port: conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3 : out_w | {1 }
	Port: conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3 : mul_ln45_1 | {1 }
	Port: conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3 : out_h | {1 }
	Port: conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3 : zext_ln75_1 | {1 }
	Port: conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3 : mul_ln45 | {1 }
	Port: conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3 : output_r | {1 }
	Port: conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3 : cmp764 | {1 }
	Port: conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3 : bias | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln75 : 1
		store_ln0 : 1
		store_ln76 : 1
		store_ln77 : 1
	State 2
		zext_ln77 : 1
		icmp_ln77 : 2
		icmp_ln75 : 1
		add_ln75_2 : 1
		br_ln75 : 2
		add_ln75 : 1
		icmp_ln76 : 1
		select_ln75 : 2
		or_ln75 : 2
		select_ln75_1 : 2
		sext_ln76_mid2_v_v_v_v_v : 3
		zext_ln75 : 4
		add_ln75_1 : 5
		sext_ln76_mid2_v : 6
		first_iter_1315 : 1
		or_ln75_1 : 2
		select_ln75_2 : 3
		add_ln76 : 3
		xor_ln76 : 4
		or_ln76 : 4
		first_iter_1_mid1 : 4
		select_ln76 : 5
		select_ln76_1 : 4
		tmp_s : 3
		p_cast37 : 4
		empty_41 : 5
		p_cast : 6
		p_cast_cast : 7
		mem1_addr : 8
		br_ln77 : 4
		br_ln76 : 6
		add_ln77 : 1
		select_ln77 : 2
		select_ln77_1 : 4
		zext_ln77_1 : 5
		icmp_ln77_1 : 6
		add_ln76_1 : 5
		zext_ln76 : 6
		icmp_ln76_1 : 7
		br_ln77 : 7
		br_ln77 : 8
		add_ln76_2 : 1
		select_ln76_2 : 2
		store_ln75 : 2
		store_ln75 : 3
		store_ln76 : 3
		store_ln76 : 5
		store_ln77 : 5
	State 3
		mem2_addr : 1
		empty_40 : 2
		mem2_addr_1 : 1
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
		write_ln78 : 1
	State 13
	State 14
	State 15
	State 16
	State 17


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|
| Operation|         Functional Unit         |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|
|          |        add_ln75_2_fu_267        |    0    |   103   |
|          |         add_ln75_fu_279         |    0    |    38   |
|          |        add_ln75_1_fu_324        |    0    |    71   |
|    add   |         add_ln76_fu_358         |    0    |    38   |
|          |         empty_41_fu_410         |    0    |    71   |
|          |         add_ln77_fu_435         |    0    |    38   |
|          |        add_ln76_1_fu_466        |    0    |    38   |
|          |        add_ln76_2_fu_481        |    0    |    71   |
|----------|---------------------------------|---------|---------|
|          |         icmp_ln77_fu_257        |    0    |    39   |
|          |         icmp_ln75_fu_262        |    0    |   103   |
|          |         icmp_ln76_fu_285        |    0    |    71   |
|   icmp   |      first_iter_1315_fu_339     |    0    |    38   |
|          |     first_iter_1_mid1_fu_376    |    0    |    38   |
|          |        icmp_ln77_1_fu_461       |    0    |    39   |
|          |        icmp_ln76_1_fu_476       |    0    |    39   |
|----------|---------------------------------|---------|---------|
|          |        select_ln75_fu_290       |    0    |    31   |
|          |       select_ln75_1_fu_304      |    0    |    31   |
|          |       select_ln75_2_fu_351      |    0    |    2    |
|  select  |        select_ln76_fu_382       |    0    |    2    |
|          |       select_ln76_1_fu_390      |    0    |    31   |
|          |        select_ln77_fu_441       |    0    |    31   |
|          |       select_ln77_1_fu_449      |    0    |    31   |
|          |       select_ln76_2_fu_487      |    0    |    64   |
|----------|---------------------------------|---------|---------|
|          |          or_ln75_fu_298         |    0    |    2    |
|    or    |         or_ln75_1_fu_345        |    0    |    2    |
|          |          or_ln76_fu_370         |    0    |    2    |
|----------|---------------------------------|---------|---------|
|    xor   |         xor_ln76_fu_364         |    0    |    2    |
|----------|---------------------------------|---------|---------|
|          |      bias_read_read_fu_124      |    0    |    0    |
|          |     cmp764_read_read_fu_130     |    0    |    0    |
|          |    output_r_read_read_fu_136    |    0    |    0    |
|          |    mul_ln45_read_read_fu_142    |    0    |    0    |
|   read   |   zext_ln75_1_read_read_fu_148  |    0    |    0    |
|          |      out_h_read_read_fu_154     |    0    |    0    |
|          |   mul_ln45_1_read_read_fu_160   |    0    |    0    |
|          |      out_w_read_read_fu_166     |    0    |    0    |
|          |    mem1_addr_read_read_fu_185   |    0    |    0    |
|----------|---------------------------------|---------|---------|
| writereq |     empty_40_writereq_fu_172    |    0    |    0    |
|----------|---------------------------------|---------|---------|
|  readreq |        grp_readreq_fu_178       |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   write  |     write_ln78_write_fu_190     |    0    |    0    |
|----------|---------------------------------|---------|---------|
| writeresp|       grp_writeresp_fu_198      |    0    |    0    |
|----------|---------------------------------|---------|---------|
|          |     zext_ln75_1_cast_fu_215     |    0    |    0    |
|          |         zext_ln77_fu_253        |    0    |    0    |
|   zext   |         zext_ln75_fu_320        |    0    |    0    |
|          |         p_cast37_fu_406         |    0    |    0    |
|          |        zext_ln77_1_fu_457       |    0    |    0    |
|          |         zext_ln76_fu_472        |    0    |    0    |
|----------|---------------------------------|---------|---------|
|bitconcatenate| sext_ln76_mid2_v_v_v_v_v_fu_312 |    0    |    0    |
|          |           tmp_s_fu_398          |    0    |    0    |
|----------|---------------------------------|---------|---------|
|partselect|     sext_ln76_mid2_v_fu_329     |    0    |    0    |
|          |          p_cast_fu_415          |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   sext   |        p_cast_cast_fu_425       |    0    |    0    |
|          |         sext_ln75_fu_520        |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   Total  |                                 |    0    |   1066  |
|----------|---------------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|    bias_read_reg_586   |   64   |
|   cmp764_read_reg_591  |    1   |
|  first_iter_0_reg_203  |    1   |
|    icmp_ln75_reg_627   |    1   |
|   icmp_ln76_1_reg_654  |    1   |
|   icmp_ln77_1_reg_650  |    1   |
|indvar_flatten33_reg_573|   96   |
| indvar_flatten_reg_559 |   64   |
|    mem1_addr_reg_644   |   32   |
|   mem1_load1_reg_580   |   32   |
|   mem2_addr_1_reg_658  |   32   |
| mul_ln45_1_read_reg_611|   96   |
|  mul_ln45_read_reg_601 |   64   |
|       oc_reg_566       |   31   |
|       oh_reg_552       |   31   |
|     or_ln76_reg_636    |    1   |
|   out_h_read_reg_606   |   32   |
|   out_w_read_reg_616   |   32   |
|  output_r_read_reg_596 |   64   |
|       ow_reg_545       |   31   |
|   select_ln76_reg_640  |    1   |
|sext_ln76_mid2_v_reg_631|   62   |
|zext_ln75_1_cast_reg_622|   64   |
+------------------------+--------+
|          Total         |   834  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |  1066  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   834  |    -   |
+-----------+--------+--------+
|   Total   |   834  |  1066  |
+-----------+--------+--------+
