###############################################################
#  Generated by:      Cadence Encounter 09.14-s273_1
#  OS:                Linux x86_64(Host ID coe-ee-cad30.sjsuad.sjsu.edu)
#  Generated on:      Thu Nov  3 16:32:16 2016
#  Command:           timeDesign -preCTS -idealClock -pathReports -slackReports -numPaths 50 -prefix eth_core_preCTS -outDir timingReports
###############################################################
Path 1: VIOLATED Clock Gating Setup Check with Pin \tx_core/tx_crc/crcpkt0 /clk_
gate_crcin40_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt0 /clk_gate_crcin40_d_reg/main_gate/A (v) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt0 /clk_gate_crcin40_d_reg/latch/Q     (v) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.000
- Clock Gating Setup            0.000
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.050
- Arrival Time                  3.091
= Slack Time                   -0.041
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.000 |       |       |   1.650 |    1.609 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin40_d_reg/U2 | A v -> Y ^   | INVX1  | 0.000 | 0.000 |       |   1.650 |    1.609 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin40_d_reg/la | D v -> Q v   | LATCH  | 0.108 | 0.226 | 1.210 |   3.086 |    3.045 | 
     | tch                                                |              |        |       |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin40_d_reg/ma | A v          | AND2X2 | 0.108 | 0.005 |       |   3.091 |    3.050 | 
     | in_gate                                            |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.000 |       |       |   0.000 |    0.041 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin40_d_reg/ma | B ^          | AND2X2 | 0.000 | 0.000 |       |   0.000 |    0.041 | 
     | in_gate                                            |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 2: VIOLATED Clock Gating Setup Check with Pin \tx_core/tx_crc/crcpkt0 /clk_
gate_data40_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt0 /clk_gate_data40_d_reg/main_gate/A (v) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt0 /clk_gate_data40_d_reg/latch/Q     (v) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.000
- Clock Gating Setup            0.000
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.050
- Arrival Time                  3.090
= Slack Time                   -0.040
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.000 |       |       |   1.650 |    1.610 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data40_d_reg/U2  | A v -> Y ^   | INVX1  | 0.000 | 0.000 |       |   1.650 |    1.610 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data40_d_reg/lat | D v -> Q v   | LATCH  | 0.109 | 0.264 | 1.170 |   3.085 |    3.044 | 
     | ch                                                 |              |        |       |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data40_d_reg/mai | A v          | AND2X1 | 0.109 | 0.006 |       |   3.090 |    3.050 | 
     | n_gate                                             |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.000 |       |       |   0.000 |    0.040 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data40_d_reg/mai | B ^          | AND2X1 | 0.000 | 0.000 |       |   0.000 |    0.040 | 
     | n_gate                                             |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 3: VIOLATED Clock Gating Setup Check with Pin \tx_core/tx_crc/crcpkt1 /clk_
gate_crcin64_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt1 /clk_gate_crcin64_d_reg/main_gate/A (v) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt1 /clk_gate_crcin64_d_reg/latch/Q     (v) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.000
- Clock Gating Setup            0.000
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.050
- Arrival Time                  3.089
= Slack Time                   -0.039
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.000 |       |       |   1.650 |    1.611 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin64_d_reg/U2 | A v -> Y ^   | INVX1  | 0.000 | 0.000 |       |   1.650 |    1.611 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin64_d_reg/la | D v -> Q v   | LATCH  | 0.105 | 0.213 | 1.220 |   3.083 |    3.045 | 
     | tch                                                |              |        |       |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin64_d_reg/ma | A v          | AND2X2 | 0.105 | 0.005 |       |   3.089 |    3.050 | 
     | in_gate                                            |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.000 |       |       |   0.000 |    0.039 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin64_d_reg/ma | B ^          | AND2X2 | 0.000 | 0.000 |       |   0.000 |    0.039 | 
     | in_gate                                            |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 4: VIOLATED Clock Gating Setup Check with Pin \tx_core/tx_crc/crcpkt2 /clk_
gate_crcin40_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt2 /clk_gate_crcin40_d_reg/main_gate/A (v) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt2 /clk_gate_crcin40_d_reg/latch/Q     (v) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.000
- Clock Gating Setup            0.000
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.050
- Arrival Time                  3.086
= Slack Time                   -0.036
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.000 |       |       |   1.650 |    1.614 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin40_d_reg/U2 | A v -> Y ^   | INVX1  | 0.000 | 0.000 |       |   1.650 |    1.614 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin40_d_reg/la | D v -> Q v   | LATCH  | 0.100 | 0.223 | 1.208 |   3.081 |    3.045 | 
     | tch                                                |              |        |       |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin40_d_reg/ma | A v          | AND2X2 | 0.100 | 0.005 |       |   3.086 |    3.050 | 
     | in_gate                                            |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.000 |       |       |   0.000 |    0.036 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin40_d_reg/ma | B ^          | AND2X2 | 0.000 | 0.000 |       |   0.000 |    0.036 | 
     | in_gate                                            |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 5: VIOLATED Clock Gating Setup Check with Pin \tx_core/tx_crc/crcpkt2 /clk_
gate_crcin32_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt2 /clk_gate_crcin32_d_reg/main_gate/A (v) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt2 /clk_gate_crcin32_d_reg/latch/Q     (v) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.000
- Clock Gating Setup            0.000
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.050
- Arrival Time                  3.085
= Slack Time                   -0.035
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.000 |       |       |   1.650 |    1.615 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin32_d_reg/U2 | A v -> Y ^   | INVX1  | 0.000 | 0.000 |       |   1.650 |    1.615 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin32_d_reg/la | D v -> Q v   | LATCH  | 0.099 | 0.219 | 1.211 |   3.080 |    3.046 | 
     | tch                                                |              |        |       |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin32_d_reg/ma | A v          | AND2X2 | 0.099 | 0.004 |       |   3.085 |    3.050 | 
     | in_gate                                            |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.000 |       |       |   0.000 |    0.035 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin32_d_reg/ma | B ^          | AND2X2 | 0.000 | 0.000 |       |   0.000 |    0.035 | 
     | in_gate                                            |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 6: VIOLATED Clock Gating Setup Check with Pin \tx_core/tx_crc/crcpkt2 /clk_
gate_crcin48_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt2 /clk_gate_crcin48_d_reg/main_gate/A (v) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt2 /clk_gate_crcin48_d_reg/latch/Q     (v) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.000
- Clock Gating Setup            0.000
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.050
- Arrival Time                  3.083
= Slack Time                   -0.033
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.000 |       |       |   1.650 |    1.617 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin48_d_reg/U2 | A v -> Y ^   | INVX1  | 0.000 | 0.000 |       |   1.650 |    1.617 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin48_d_reg/la | D v -> Q v   | LATCH  | 0.097 | 0.212 | 1.217 |   3.079 |    3.046 | 
     | tch                                                |              |        |       |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin48_d_reg/ma | A v          | AND2X2 | 0.097 | 0.004 |       |   3.083 |    3.050 | 
     | in_gate                                            |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.000 |       |       |   0.000 |    0.033 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin48_d_reg/ma | B ^          | AND2X2 | 0.000 | 0.000 |       |   0.000 |    0.033 | 
     | in_gate                                            |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 7: VIOLATED Clock Gating Setup Check with Pin \tx_core/tx_crc/crcpkt2 /clk_
gate_data40_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt2 /clk_gate_data40_d_reg/main_gate/A (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt2 /clk_gate_data40_d_reg/latch/Q     (^) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.000
- Clock Gating Setup            0.000
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.050
- Arrival Time                  3.077
= Slack Time                   -0.027
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.000 |       |       |   1.650 |    1.623 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data40_d_reg/U2  | A v -> Y ^   | INVX1  | 0.000 | 0.000 |       |   1.650 |    1.623 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data40_d_reg/lat | D ^ -> Q ^   | LATCH  | 0.112 | 0.216 | 1.205 |   3.071 |    3.045 | 
     | ch                                                 |              |        |       |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data40_d_reg/mai | A ^          | AND2X1 | 0.112 | 0.005 |       |   3.077 |    3.050 | 
     | n_gate                                             |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.000 |       |       |   0.000 |    0.027 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data40_d_reg/mai | B ^          | AND2X1 | 0.000 | 0.000 |       |   0.000 |    0.027 | 
     | n_gate                                             |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 8: VIOLATED Clock Gating Setup Check with Pin \tx_core/tx_crc/crcpkt0 /clk_
gate_data48_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt0 /clk_gate_data48_d_reg/main_gate/A (v) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt0 /clk_gate_data48_d_reg/latch/Q     (v) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.000
- Clock Gating Setup            0.000
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.050
- Arrival Time                  3.069
= Slack Time                   -0.019
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.000 |       |       |   1.650 |    1.631 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data48_d_reg/U2  | A v -> Y ^   | INVX1  | 0.000 | 0.000 |       |   1.650 |    1.631 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data48_d_reg/lat | D v -> Q v   | LATCH  | 0.085 | 0.244 | 1.172 |   3.067 |    3.047 | 
     | ch                                                 |              |        |       |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data48_d_reg/mai | A v          | AND2X1 | 0.085 | 0.003 |       |   3.069 |    3.050 | 
     | n_gate                                             |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.000 |       |       |   0.000 |    0.019 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data48_d_reg/mai | B ^          | AND2X1 | 0.000 | 0.000 |       |   0.000 |    0.019 | 
     | n_gate                                             |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 9: VIOLATED Clock Gating Setup Check with Pin \tx_core/tx_crc/crcpkt0 /clk_
gate_data16_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt0 /clk_gate_data16_d_reg/main_gate/A (v) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt0 /clk_gate_data16_d_reg/latch/Q     (v) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.000
- Clock Gating Setup            0.000
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.050
- Arrival Time                  3.068
= Slack Time                   -0.018
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.000 |       |       |   1.650 |    1.632 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data16_d_reg/U2  | A v -> Y ^   | INVX1  | 0.000 | 0.000 |       |   1.650 |    1.632 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data16_d_reg/lat | D v -> Q v   | LATCH  | 0.084 | 0.245 | 1.170 |   3.065 |    3.047 | 
     | ch                                                 |              |        |       |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data16_d_reg/mai | A v          | AND2X1 | 0.084 | 0.003 |       |   3.068 |    3.050 | 
     | n_gate                                             |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.000 |       |       |   0.000 |    0.018 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data16_d_reg/mai | B ^          | AND2X1 | 0.000 | 0.000 |       |   0.000 |    0.018 | 
     | n_gate                                             |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 10: VIOLATED Clock Gating Setup Check with Pin \tx_core/tx_crc/crcpkt2 /
clk_gate_data32_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt2 /clk_gate_data32_d_reg/main_gate/A (v) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt2 /clk_gate_data32_d_reg/latch/Q     (v) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.000
- Clock Gating Setup            0.000
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.050
- Arrival Time                  3.067
= Slack Time                   -0.017
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.000 |       |       |   1.650 |    1.633 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data32_d_reg/U2  | A v -> Y ^   | INVX1  | 0.000 | 0.000 |       |   1.650 |    1.633 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data32_d_reg/lat | D v -> Q v   | LATCH  | 0.090 | 0.264 | 1.150 |   3.064 |    3.047 | 
     | ch                                                 |              |        |       |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data32_d_reg/mai | A v          | AND2X1 | 0.090 | 0.003 |       |   3.067 |    3.050 | 
     | n_gate                                             |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.000 |       |       |   0.000 |    0.017 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data32_d_reg/mai | B ^          | AND2X1 | 0.000 | 0.000 |       |   0.000 |    0.017 | 
     | n_gate                                             |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 11: VIOLATED Clock Gating Setup Check with Pin \tx_core/tx_crc/crcpkt2 /
clk_gate_crcin16_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt2 /clk_gate_crcin16_d_reg/main_gate/A (v) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt2 /clk_gate_crcin16_d_reg/latch/Q     (v) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.000
- Clock Gating Setup            0.000
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.050
- Arrival Time                  3.067
= Slack Time                   -0.017
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.000 |       |       |   1.650 |    1.633 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin16_d_reg/U2 | A v -> Y ^   | INVX1  | 0.000 | 0.000 |       |   1.650 |    1.633 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin16_d_reg/la | D v -> Q v   | LATCH  | 0.079 | 0.206 | 1.208 |   3.064 |    3.048 | 
     | tch                                                |              |        |       |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin16_d_reg/ma | A v          | AND2X2 | 0.079 | 0.002 |       |   3.067 |    3.050 | 
     | in_gate                                            |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.000 |       |       |   0.000 |    0.017 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin16_d_reg/ma | B ^          | AND2X2 | 0.000 | 0.000 |       |   0.000 |    0.017 | 
     | in_gate                                            |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 12: VIOLATED Clock Gating Setup Check with Pin \tx_core/tx_crc/crcpkt1 /
clk_gate_crcin24_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt1 /clk_gate_crcin24_d_reg/main_gate/A (v) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt1 /clk_gate_crcin24_d_reg/latch/Q     (v) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.000
- Clock Gating Setup            0.000
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.050
- Arrival Time                  3.064
= Slack Time                   -0.014
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.000 |       |       |   1.650 |    1.636 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin24_d_reg/U2 | A v -> Y ^   | INVX1  | 0.000 | 0.000 |       |   1.650 |    1.636 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin24_d_reg/la | D v -> Q v   | LATCH  | 0.077 | 0.195 | 1.217 |   3.063 |    3.048 | 
     | tch                                                |              |        |       |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin24_d_reg/ma | A v          | AND2X2 | 0.077 | 0.002 |       |   3.064 |    3.050 | 
     | in_gate                                            |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.000 |       |       |   0.000 |    0.014 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin24_d_reg/ma | B ^          | AND2X2 | 0.000 | 0.000 |       |   0.000 |    0.014 | 
     | in_gate                                            |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 13: VIOLATED Clock Gating Setup Check with Pin \tx_core/tx_crc/crcpkt1 /
clk_gate_crcin56_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt1 /clk_gate_crcin56_d_reg/main_gate/A (v) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt1 /clk_gate_crcin56_d_reg/latch/Q     (v) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.000
- Clock Gating Setup            0.000
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.050
- Arrival Time                  3.063
= Slack Time                   -0.013
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.000 |       |       |   1.650 |    1.637 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin56_d_reg/U2 | A v -> Y ^   | INVX1  | 0.000 | 0.000 |       |   1.650 |    1.637 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin56_d_reg/la | D v -> Q v   | LATCH  | 0.076 | 0.198 | 1.214 |   3.061 |    3.048 | 
     | tch                                                |              |        |       |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin56_d_reg/ma | A v          | AND2X2 | 0.076 | 0.002 |       |   3.063 |    3.050 | 
     | in_gate                                            |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.000 |       |       |   0.000 |    0.013 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin56_d_reg/ma | B ^          | AND2X2 | 0.000 | 0.000 |       |   0.000 |    0.013 | 
     | in_gate                                            |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 14: VIOLATED Clock Gating Setup Check with Pin \tx_core/tx_crc/crcpkt0 /
clk_gate_crcin32_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt0 /clk_gate_crcin32_d_reg/main_gate/A (v) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt0 /clk_gate_crcin32_d_reg/latch/Q     (v) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.000
- Clock Gating Setup            0.000
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.050
- Arrival Time                  3.061
= Slack Time                   -0.011
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.000 |       |       |   1.650 |    1.639 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin32_d_reg/U2 | A v -> Y ^   | INVX1  | 0.000 | 0.000 |       |   1.650 |    1.639 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin32_d_reg/la | D v -> Q v   | LATCH  | 0.073 | 0.198 | 1.211 |   3.059 |    3.048 | 
     | tch                                                |              |        |       |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin32_d_reg/ma | A v          | AND2X2 | 0.073 | 0.002 |       |   3.061 |    3.050 | 
     | in_gate                                            |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.000 |       |       |   0.000 |    0.011 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin32_d_reg/ma | B ^          | AND2X2 | 0.000 | 0.000 |       |   0.000 |    0.011 | 
     | in_gate                                            |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 15: VIOLATED Clock Gating Setup Check with Pin \tx_core/tx_crc/crcpkt2 /
clk_gate_crcin8_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt2 /clk_gate_crcin8_d_reg/main_gate/A (v) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt2 /clk_gate_crcin8_d_reg/latch/Q     (v) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.000
- Clock Gating Setup            0.000
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.050
- Arrival Time                  3.057
= Slack Time                   -0.007
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.000 |       |       |   1.650 |    1.643 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin8_d_reg/U2  | A v -> Y ^   | INVX1  | 0.000 | 0.000 |       |   1.650 |    1.643 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin8_d_reg/lat | D v -> Q v   | LATCH  | 0.069 | 0.201 | 1.204 |   3.056 |    3.049 | 
     | ch                                                 |              |        |       |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin8_d_reg/mai | A v          | AND2X2 | 0.069 | 0.001 |       |   3.057 |    3.050 | 
     | n_gate                                             |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.000 |       |       |   0.000 |    0.007 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin8_d_reg/mai | B ^          | AND2X2 | 0.000 | 0.000 |       |   0.000 |    0.007 | 
     | n_gate                                             |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 16: VIOLATED Clock Gating Setup Check with Pin \tx_core/tx_crc/crcpkt1 /
clk_gate_crcin32_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt1 /clk_gate_crcin32_d_reg/main_gate/A (v) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt1 /clk_gate_crcin32_d_reg/latch/Q     (v) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.000
- Clock Gating Setup            0.000
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.050
- Arrival Time                  3.057
= Slack Time                   -0.007
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.000 |       |       |   1.650 |    1.643 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin32_d_reg/U2 | A v -> Y ^   | INVX1  | 0.000 | 0.000 |       |   1.650 |    1.643 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin32_d_reg/la | D v -> Q v   | LATCH  | 0.068 | 0.195 | 1.211 |   3.055 |    3.049 | 
     | tch                                                |              |        |       |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin32_d_reg/ma | A v          | AND2X2 | 0.068 | 0.001 |       |   3.057 |    3.050 | 
     | in_gate                                            |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.000 |       |       |   0.000 |    0.007 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin32_d_reg/ma | B ^          | AND2X2 | 0.000 | 0.000 |       |   0.000 |    0.007 | 
     | in_gate                                            |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 17: VIOLATED Clock Gating Setup Check with Pin \tx_core/axi_master /clk_
gate_pfifo_datain_0_d_reg/main_gate/B 
Endpoint:   \tx_core/axi_master /clk_gate_pfifo_datain_0_d_reg/main_gate/A (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /clk_gate_pfifo_datain_0_d_reg/latch/Q     (^) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.000
- Clock Gating Setup            0.000
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.050
- Arrival Time                  3.056
= Slack Time                   -0.006
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.000 |       |       |   1.650 |    1.644 | 
     | \tx_core/axi_master /clk_gate_pfifo_datain_0_d_reg | A v -> Y ^   | INVX1  | 0.000 | 0.000 |       |   1.650 |    1.644 | 
     | /U2                                                |              |        |       |       |       |         |          | 
     | \tx_core/axi_master /clk_gate_pfifo_datain_0_d_reg | D ^ -> Q ^   | LATCH  | 0.055 | 0.218 | 1.188 |   3.056 |    3.050 | 
     | /latch                                             |              |        |       |       |       |         |          | 
     | \tx_core/axi_master /clk_gate_pfifo_datain_0_d_reg | A ^          | AND2X2 | 0.055 | 0.000 |       |   3.056 |    3.050 | 
     | /main_gate                                         |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.000 |       |       |   0.000 |    0.006 | 
     | \tx_core/axi_master /clk_gate_pfifo_datain_0_d_reg | B ^          | AND2X2 | 0.000 | 0.000 |       |   0.000 |    0.006 | 
     | /main_gate                                         |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 18: VIOLATED Clock Gating Setup Check with Pin \tx_core/tx_crc/crcpkt1 /
clk_gate_data56_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt1 /clk_gate_data56_d_reg/main_gate/A (v) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt1 /clk_gate_data56_d_reg/latch/Q     (v) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.000
- Clock Gating Setup            0.000
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.050
- Arrival Time                  3.056
= Slack Time                   -0.006
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.000 |       |       |   1.650 |    1.644 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data56_d_reg/U2  | A v -> Y ^   | INVX1  | 0.000 | 0.000 |       |   1.650 |    1.644 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data56_d_reg/lat | D v -> Q v   | LATCH  | 0.067 | 0.214 | 1.190 |   3.054 |    3.049 | 
     | ch                                                 |              |        |       |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data56_d_reg/mai | A v          | AND2X2 | 0.067 | 0.001 |       |   3.056 |    3.050 | 
     | n_gate                                             |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.000 |       |       |   0.000 |    0.006 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data56_d_reg/mai | B ^          | AND2X2 | 0.000 | 0.000 |       |   0.000 |    0.006 | 
     | n_gate                                             |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 19: VIOLATED Clock Gating Setup Check with Pin \tx_core/axi_master /clk_
gate_link_datain_1_d_reg/main_gate/B 
Endpoint:   \tx_core/axi_master /clk_gate_link_datain_1_d_reg/main_gate/A (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /clk_gate_link_datain_1_d_reg/latch/Q     (^) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.000
- Clock Gating Setup            0.000
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.050
- Arrival Time                  3.055
= Slack Time                   -0.005
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.000 |       |       |   1.650 |    1.645 | 
     | \tx_core/axi_master /clk_gate_link_datain_1_d_reg/ | A v -> Y ^   | INVX1  | 0.000 | 0.000 |       |   1.650 |    1.645 | 
     | U2                                                 |              |        |       |       |       |         |          | 
     | \tx_core/axi_master /clk_gate_link_datain_1_d_reg/ | D ^ -> Q ^   | LATCH  | 0.051 | 0.203 | 1.201 |   3.054 |    3.050 | 
     | latch                                              |              |        |       |       |       |         |          | 
     | \tx_core/axi_master /clk_gate_link_datain_1_d_reg/ | A ^          | AND2X1 | 0.051 | 0.000 |       |   3.055 |    3.050 | 
     | main_gate                                          |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.000 |       |       |   0.000 |    0.005 | 
     | \tx_core/axi_master /clk_gate_link_datain_1_d_reg/ | B ^          | AND2X1 | 0.000 | 0.000 |       |   0.000 |    0.005 | 
     | main_gate                                          |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 20: VIOLATED Clock Gating Setup Check with Pin \tx_core/tx_crc/crcpkt0 /
clk_gate_data32_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt0 /clk_gate_data32_d_reg/main_gate/A (v) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt0 /clk_gate_data32_d_reg/latch/Q     (v) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.000
- Clock Gating Setup            0.000
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.050
- Arrival Time                  3.053
= Slack Time                   -0.003
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.000 |       |       |   1.650 |    1.646 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data32_d_reg/U2  | A v -> Y ^   | INVX1  | 0.000 | 0.000 |       |   1.650 |    1.646 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data32_d_reg/lat | D v -> Q v   | LATCH  | 0.076 | 0.252 | 1.149 |   3.052 |    3.048 | 
     | ch                                                 |              |        |       |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data32_d_reg/mai | A v          | AND2X1 | 0.076 | 0.002 |       |   3.053 |    3.050 | 
     | n_gate                                             |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.000 |       |       |   0.000 |    0.003 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data32_d_reg/mai | B ^          | AND2X1 | 0.000 | 0.000 |       |   0.000 |    0.003 | 
     | n_gate                                             |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 21: VIOLATED Clock Gating Setup Check with Pin \tx_core/tx_crc/crcpkt2 /
clk_gate_data16_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt2 /clk_gate_data16_d_reg/main_gate/A (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt2 /clk_gate_data16_d_reg/latch/Q     (^) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.000
- Clock Gating Setup            0.000
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.050
- Arrival Time                  3.052
= Slack Time                   -0.002
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.000 |       |       |   1.650 |    1.648 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data16_d_reg/U2  | A v -> Y ^   | INVX1  | 0.000 | 0.000 |       |   1.650 |    1.648 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data16_d_reg/lat | D ^ -> Q ^   | LATCH  | 0.079 | 0.194 | 1.206 |   3.050 |    3.048 | 
     | ch                                                 |              |        |       |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data16_d_reg/mai | A ^          | AND2X1 | 0.079 | 0.002 |       |   3.052 |    3.050 | 
     | n_gate                                             |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.000 |       |       |   0.000 |    0.002 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data16_d_reg/mai | B ^          | AND2X1 | 0.000 | 0.000 |       |   0.000 |    0.002 | 
     | n_gate                                             |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 22: VIOLATED Clock Gating Setup Check with Pin \tx_core/tx_crc/crcpkt0 /
clk_gate_crcin16_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt0 /clk_gate_crcin16_d_reg/main_gate/A (v) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt0 /clk_gate_crcin16_d_reg/latch/Q     (v) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.000
- Clock Gating Setup            0.000
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.050
- Arrival Time                  3.052
= Slack Time                   -0.002
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.000 |       |       |   1.650 |    1.648 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin16_d_reg/U2 | A v -> Y ^   | INVX1  | 0.000 | 0.000 |       |   1.650 |    1.648 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin16_d_reg/la | D v -> Q v   | LATCH  | 0.062 | 0.190 | 1.210 |   3.051 |    3.049 | 
     | tch                                                |              |        |       |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin16_d_reg/ma | A v          | AND2X2 | 0.062 | 0.001 |       |   3.052 |    3.050 | 
     | in_gate                                            |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.000 |       |       |   0.000 |    0.002 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin16_d_reg/ma | B ^          | AND2X2 | 0.000 | 0.000 |       |   0.000 |    0.002 | 
     | in_gate                                            |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 23: MET Clock Gating Setup Check with Pin \tx_core/tx_crc/crcpkt2 /clk_
gate_crcin64_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt2 /clk_gate_crcin64_d_reg/main_gate/A (v) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt2 /clk_gate_crcin64_d_reg/latch/Q     (v) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.000
- Clock Gating Setup            0.000
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.050
- Arrival Time                  3.050
= Slack Time                    0.000
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.000 |       |       |   1.650 |    1.650 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin64_d_reg/U2 | A v -> Y ^   | INVX1  | 0.000 | 0.000 |       |   1.650 |    1.650 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin64_d_reg/la | D v -> Q v   | LATCH  | 0.060 | 0.183 | 1.216 |   3.049 |    3.049 | 
     | tch                                                |              |        |       |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin64_d_reg/ma | A v          | AND2X2 | 0.060 | 0.001 |       |   3.050 |    3.050 | 
     | in_gate                                            |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.000 |       |       |   0.000 |   -0.000 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin64_d_reg/ma | B ^          | AND2X2 | 0.000 | 0.000 |       |   0.000 |   -0.000 | 
     | in_gate                                            |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 24: MET Clock Gating Setup Check with Pin \tx_core/tx_crc/crcpkt0 /clk_
gate_crcin24_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt0 /clk_gate_crcin24_d_reg/main_gate/A (v) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt0 /clk_gate_crcin24_d_reg/latch/Q     (v) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.000
- Clock Gating Setup            0.000
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.050
- Arrival Time                  3.049
= Slack Time                    0.001
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.000 |       |       |   1.650 |    1.651 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin24_d_reg/U2 | A v -> Y ^   | INVX1  | 0.000 | 0.000 |       |   1.650 |    1.651 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin24_d_reg/la | D v -> Q v   | LATCH  | 0.060 | 0.181 | 1.217 |   3.049 |    3.049 | 
     | tch                                                |              |        |       |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin24_d_reg/ma | A v          | AND2X2 | 0.060 | 0.001 |       |   3.049 |    3.050 | 
     | in_gate                                            |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.000 |       |       |   0.000 |   -0.001 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin24_d_reg/ma | B ^          | AND2X2 | 0.000 | 0.000 |       |   0.000 |   -0.001 | 
     | in_gate                                            |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 25: MET Clock Gating Setup Check with Pin \tx_core/tx_crc/crcpkt0 /clk_
gate_crcin48_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt0 /clk_gate_crcin48_d_reg/main_gate/A (v) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt0 /clk_gate_crcin48_d_reg/latch/Q     (v) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.000
- Clock Gating Setup            0.000
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.050
- Arrival Time                  3.048
= Slack Time                    0.002
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.000 |       |       |   1.650 |    1.652 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin48_d_reg/U2 | A v -> Y ^   | INVX1  | 0.000 | 0.000 |       |   1.650 |    1.652 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin48_d_reg/la | D v -> Q v   | LATCH  | 0.058 | 0.177 | 1.221 |   3.047 |    3.049 | 
     | tch                                                |              |        |       |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin48_d_reg/ma | A v          | AND2X2 | 0.058 | 0.001 |       |   3.048 |    3.050 | 
     | in_gate                                            |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.000 |       |       |   0.000 |   -0.002 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin48_d_reg/ma | B ^          | AND2X2 | 0.000 | 0.000 |       |   0.000 |   -0.002 | 
     | in_gate                                            |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 26: MET Clock Gating Setup Check with Pin \tx_core/tx_crc/crcpkt1 /clk_
gate_data32_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt1 /clk_gate_data32_d_reg/main_gate/A (v) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt1 /clk_gate_data32_d_reg/latch/Q     (v) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.000
- Clock Gating Setup            0.000
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.050
- Arrival Time                  3.048
= Slack Time                    0.002
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.000 |       |       |   1.650 |    1.652 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data32_d_reg/U2  | A v -> Y ^   | INVX1  | 0.000 | 0.000 |       |   1.650 |    1.652 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data32_d_reg/lat | D v -> Q v   | LATCH  | 0.069 | 0.245 | 1.152 |   3.047 |    3.049 | 
     | ch                                                 |              |        |       |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data32_d_reg/mai | A v          | AND2X1 | 0.069 | 0.001 |       |   3.048 |    3.050 | 
     | n_gate                                             |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.000 |       |       |   0.000 |   -0.002 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data32_d_reg/mai | B ^          | AND2X1 | 0.000 | 0.000 |       |   0.000 |   -0.002 | 
     | n_gate                                             |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 27: MET Clock Gating Setup Check with Pin \tx_core/tx_crc/crcpkt2 /clk_
gate_crcin24_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt2 /clk_gate_crcin24_d_reg/main_gate/A (v) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt2 /clk_gate_crcin24_d_reg/latch/Q     (v) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.000
- Clock Gating Setup            0.000
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.050
- Arrival Time                  3.048
= Slack Time                    0.002
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.000 |       |       |   1.650 |    1.652 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin24_d_reg/U2 | A v -> Y ^   | INVX1  | 0.000 | 0.000 |       |   1.650 |    1.652 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin24_d_reg/la | D v -> Q v   | LATCH  | 0.058 | 0.180 | 1.218 |   3.047 |    3.049 | 
     | tch                                                |              |        |       |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin24_d_reg/ma | A v          | AND2X2 | 0.058 | 0.001 |       |   3.048 |    3.050 | 
     | in_gate                                            |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.000 |       |       |   0.000 |   -0.002 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin24_d_reg/ma | B ^          | AND2X2 | 0.000 | 0.000 |       |   0.000 |   -0.002 | 
     | in_gate                                            |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 28: MET Clock Gating Setup Check with Pin \tx_core/tx_crc/crcpkt0 /clk_
gate_data56_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt0 /clk_gate_data56_d_reg/main_gate/A (v) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt0 /clk_gate_data56_d_reg/latch/Q     (v) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.000
- Clock Gating Setup            0.000
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.050
- Arrival Time                  3.047
= Slack Time                    0.003
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.000 |       |       |   1.650 |    1.653 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data56_d_reg/U2  | A v -> Y ^   | INVX1  | 0.000 | 0.000 |       |   1.650 |    1.653 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data56_d_reg/lat | D v -> Q v   | LATCH  | 0.058 | 0.204 | 1.192 |   3.046 |    3.050 | 
     | ch                                                 |              |        |       |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data56_d_reg/mai | A v          | AND2X2 | 0.058 | 0.000 |       |   3.047 |    3.050 | 
     | n_gate                                             |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.000 |       |       |   0.000 |   -0.003 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data56_d_reg/mai | B ^          | AND2X2 | 0.000 | 0.000 |       |   0.000 |   -0.003 | 
     | n_gate                                             |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 29: MET Clock Gating Setup Check with Pin \tx_core/tx_crc/crcpkt0 /clk_
gate_crcin56_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt0 /clk_gate_crcin56_d_reg/main_gate/A (v) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt0 /clk_gate_crcin56_d_reg/latch/Q     (v) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.000
- Clock Gating Setup            0.000
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.050
- Arrival Time                  3.046
= Slack Time                    0.004
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.000 |       |       |   1.650 |    1.654 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin56_d_reg/U2 | A v -> Y ^   | INVX1  | 0.000 | 0.000 |       |   1.650 |    1.654 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin56_d_reg/la | D v -> Q v   | LATCH  | 0.057 | 0.184 | 1.212 |   3.046 |    3.050 | 
     | tch                                                |              |        |       |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin56_d_reg/ma | A v          | AND2X2 | 0.057 | 0.000 |       |   3.046 |    3.050 | 
     | in_gate                                            |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.000 |       |       |   0.000 |   -0.004 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin56_d_reg/ma | B ^          | AND2X2 | 0.000 | 0.000 |       |   0.000 |   -0.004 | 
     | in_gate                                            |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 30: MET Clock Gating Setup Check with Pin \tx_core/tx_crc/crcpkt1 /clk_
gate_crcin16_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt1 /clk_gate_crcin16_d_reg/main_gate/A (v) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt1 /clk_gate_crcin16_d_reg/latch/Q     (v) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.000
- Clock Gating Setup            0.000
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.050
- Arrival Time                  3.045
= Slack Time                    0.005
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.000 |       |       |   1.650 |    1.655 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin16_d_reg/U2 | A v -> Y ^   | INVX1  | 0.000 | 0.000 |       |   1.650 |    1.655 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin16_d_reg/la | D v -> Q v   | LATCH  | 0.055 | 0.184 | 1.210 |   3.044 |    3.050 | 
     | tch                                                |              |        |       |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin16_d_reg/ma | A v          | AND2X2 | 0.055 | 0.000 |       |   3.045 |    3.050 | 
     | in_gate                                            |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.000 |       |       |   0.000 |   -0.005 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin16_d_reg/ma | B ^          | AND2X2 | 0.000 | 0.000 |       |   0.000 |   -0.005 | 
     | in_gate                                            |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 31: MET Clock Gating Setup Check with Pin \tx_core/tx_crc/crcpkt1 /clk_
gate_crcin40_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt1 /clk_gate_crcin40_d_reg/main_gate/A (v) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt1 /clk_gate_crcin40_d_reg/latch/Q     (v) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.000
- Clock Gating Setup            0.000
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.050
- Arrival Time                  3.044
= Slack Time                    0.006
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.000 |       |       |   1.650 |    1.656 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin40_d_reg/U2 | A v -> Y ^   | INVX1  | 0.000 | 0.000 |       |   1.650 |    1.656 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin40_d_reg/la | D v -> Q v   | LATCH  | 0.054 | 0.186 | 1.208 |   3.044 |    3.050 | 
     | tch                                                |              |        |       |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin40_d_reg/ma | A v          | AND2X2 | 0.054 | 0.000 |       |   3.044 |    3.050 | 
     | in_gate                                            |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.000 |       |       |   0.000 |   -0.006 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin40_d_reg/ma | B ^          | AND2X2 | 0.000 | 0.000 |       |   0.000 |   -0.006 | 
     | in_gate                                            |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 32: MET Clock Gating Setup Check with Pin \tx_core/axi_master /\link_addr_
1_fifo/clk_gate_data_mem_reg[0] /main_gate/B 
Endpoint:   \tx_core/axi_master /\link_addr_1_fifo/clk_gate_data_mem_reg[0] /
main_gate/A (v) checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_1_fifo/clk_gate_data_mem_reg[0] /
latch/Q     (v) triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.000
- Clock Gating Setup            0.000
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.050
- Arrival Time                  3.044
= Slack Time                    0.006
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.000 |       |       |   1.650 |    1.656 | 
     | \tx_core/axi_master /\link_addr_1_fifo/clk_gate_da | A v -> Y ^   | INVX1  | 0.000 | 0.000 |       |   1.650 |    1.656 | 
     | ta_mem_reg[0] /U2                                  |              |        |       |       |       |         |          | 
     | \tx_core/axi_master /\link_addr_1_fifo/clk_gate_da | D v -> Q v   | LATCH  | 0.054 | 0.181 | 1.213 |   3.044 |    3.050 | 
     | ta_mem_reg[0] /latch                               |              |        |       |       |       |         |          | 
     | \tx_core/axi_master /\link_addr_1_fifo/clk_gate_da | A v          | AND2X2 | 0.054 | 0.000 |       |   3.044 |    3.050 | 
     | ta_mem_reg[0] /main_gate                           |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.000 |       |       |   0.000 |   -0.006 | 
     | \tx_core/axi_master /\link_addr_1_fifo/clk_gate_da | B ^          | AND2X2 | 0.000 | 0.000 |       |   0.000 |   -0.006 | 
     | ta_mem_reg[0] /main_gate                           |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 33: MET Clock Gating Setup Check with Pin \tx_core/tx_crc/crcpkt0 /clk_
gate_data64_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt0 /clk_gate_data64_d_reg/main_gate/A (v) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt0 /clk_gate_data64_d_reg/latch/Q     (v) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.000
- Clock Gating Setup            0.000
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.050
- Arrival Time                  3.044
= Slack Time                    0.006
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.000 |       |       |   1.650 |    1.656 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data64_d_reg/U2  | A v -> Y ^   | INVX1  | 0.000 | 0.000 |       |   1.650 |    1.656 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data64_d_reg/lat | D v -> Q v   | LATCH  | 0.054 | 0.193 | 1.201 |   3.043 |    3.050 | 
     | ch                                                 |              |        |       |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data64_d_reg/mai | A v          | AND2X2 | 0.054 | 0.000 |       |   3.044 |    3.050 | 
     | n_gate                                             |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.000 |       |       |   0.000 |   -0.006 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data64_d_reg/mai | B ^          | AND2X2 | 0.000 | 0.000 |       |   0.000 |   -0.006 | 
     | n_gate                                             |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 34: MET Clock Gating Setup Check with Pin \tx_core/tx_crc/crcpkt1 /clk_
gate_crcin48_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt1 /clk_gate_crcin48_d_reg/main_gate/A (v) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt1 /clk_gate_crcin48_d_reg/latch/Q     (v) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.000
- Clock Gating Setup            0.000
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.050
- Arrival Time                  3.043
= Slack Time                    0.007
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.000 |       |       |   1.650 |    1.657 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin48_d_reg/U2 | A v -> Y ^   | INVX1  | 0.000 | 0.000 |       |   1.650 |    1.657 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin48_d_reg/la | D v -> Q v   | LATCH  | 0.053 | 0.174 | 1.220 |   3.043 |    3.050 | 
     | tch                                                |              |        |       |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin48_d_reg/ma | A v          | AND2X2 | 0.053 | 0.000 |       |   3.043 |    3.050 | 
     | in_gate                                            |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.000 |       |       |   0.000 |   -0.007 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin48_d_reg/ma | B ^          | AND2X2 | 0.000 | 0.000 |       |   0.000 |   -0.007 | 
     | in_gate                                            |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 35: MET Clock Gating Setup Check with Pin \tx_core/dma_reg_tx /\clk_gate_
clink_ptr_reg[l_reg][10][head_ptr] /main_gate/B 
Endpoint:   \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg][10][head_ptr] /
main_gate/A (v) checked with  leading edge of 'clk'
Beginpoint: \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg][10][head_ptr] /
latch/Q     (v) triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.000
- Clock Gating Setup            0.000
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.050
- Arrival Time                  3.043
= Slack Time                    0.007
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.000 |       |       |   1.650 |    1.657 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | A v -> Y ^   | INVX1  | 0.000 | 0.000 |       |   1.650 |    1.657 | 
     | ][10][head_ptr] /U2                                |              |        |       |       |       |         |          | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | D v -> Q v   | LATCH  | 0.053 | 0.182 | 1.211 |   3.043 |    3.050 | 
     | ][10][head_ptr] /latch                             |              |        |       |       |       |         |          | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | A v          | AND2X1 | 0.053 | 0.000 |       |   3.043 |    3.050 | 
     | ][10][head_ptr] /main_gate                         |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.000 |       |       |   0.000 |   -0.007 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | B ^          | AND2X1 | 0.000 | 0.000 |       |   0.000 |   -0.007 | 
     | ][10][head_ptr] /main_gate                         |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 36: MET Clock Gating Setup Check with Pin \tx_core/axi_master /\link_addr_
0_fifo/clk_gate_data_mem_reg[0] /main_gate/B 
Endpoint:   \tx_core/axi_master /\link_addr_0_fifo/clk_gate_data_mem_reg[0] /
main_gate/A (v) checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_0_fifo/clk_gate_data_mem_reg[0] /
latch/Q     (v) triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.000
- Clock Gating Setup            0.000
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.050
- Arrival Time                  3.043
= Slack Time                    0.007
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.000 |       |       |   1.650 |    1.657 | 
     | \tx_core/axi_master /\link_addr_0_fifo/clk_gate_da | A v -> Y ^   | INVX1  | 0.000 | 0.000 |       |   1.650 |    1.657 | 
     | ta_mem_reg[0] /U2                                  |              |        |       |       |       |         |          | 
     | \tx_core/axi_master /\link_addr_0_fifo/clk_gate_da | D v -> Q v   | LATCH  | 0.053 | 0.178 | 1.215 |   3.043 |    3.050 | 
     | ta_mem_reg[0] /latch                               |              |        |       |       |       |         |          | 
     | \tx_core/axi_master /\link_addr_0_fifo/clk_gate_da | A v          | AND2X2 | 0.053 | 0.000 |       |   3.043 |    3.050 | 
     | ta_mem_reg[0] /main_gate                           |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.000 |       |       |   0.000 |   -0.007 | 
     | \tx_core/axi_master /\link_addr_0_fifo/clk_gate_da | B ^          | AND2X2 | 0.000 | 0.000 |       |   0.000 |   -0.007 | 
     | ta_mem_reg[0] /main_gate                           |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 37: MET Clock Gating Setup Check with Pin \tx_core/axi_master /clk_gate_
pfifo_datain_1_d_reg/main_gate/B 
Endpoint:   \tx_core/axi_master /clk_gate_pfifo_datain_1_d_reg/main_gate/A (v) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /clk_gate_pfifo_datain_1_d_reg/latch/Q     (v) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.000
- Clock Gating Setup            0.000
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.050
- Arrival Time                  3.043
= Slack Time                    0.007
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.000 |       |       |   1.650 |    1.657 | 
     | \tx_core/axi_master /clk_gate_pfifo_datain_1_d_reg | A v -> Y ^   | INVX1  | 0.000 | 0.000 |       |   1.650 |    1.657 | 
     | /U2                                                |              |        |       |       |       |         |          | 
     | \tx_core/axi_master /clk_gate_pfifo_datain_1_d_reg | D v -> Q v   | LATCH  | 0.053 | 0.184 | 1.209 |   3.043 |    3.050 | 
     | /latch                                             |              |        |       |       |       |         |          | 
     | \tx_core/axi_master /clk_gate_pfifo_datain_1_d_reg | A v          | AND2X2 | 0.053 | 0.000 |       |   3.043 |    3.050 | 
     | /main_gate                                         |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.000 |       |       |   0.000 |   -0.007 | 
     | \tx_core/axi_master /clk_gate_pfifo_datain_1_d_reg | B ^          | AND2X2 | 0.000 | 0.000 |       |   0.000 |   -0.007 | 
     | /main_gate                                         |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 38: MET Clock Gating Setup Check with Pin \tx_core/tx_crc/crcpkt2 /clk_
gate_crcin56_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt2 /clk_gate_crcin56_d_reg/main_gate/A (v) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt2 /clk_gate_crcin56_d_reg/latch/Q     (v) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.000
- Clock Gating Setup            0.000
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.050
- Arrival Time                  3.043
= Slack Time                    0.007
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.000 |       |       |   1.650 |    1.657 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin56_d_reg/U2 | A v -> Y ^   | INVX1  | 0.000 | 0.000 |       |   1.650 |    1.657 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin56_d_reg/la | D v -> Q v   | LATCH  | 0.052 | 0.176 | 1.216 |   3.043 |    3.050 | 
     | tch                                                |              |        |       |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin56_d_reg/ma | A v          | AND2X2 | 0.052 | 0.000 |       |   3.043 |    3.050 | 
     | in_gate                                            |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.000 |       |       |   0.000 |   -0.007 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin56_d_reg/ma | B ^          | AND2X2 | 0.000 | 0.000 |       |   0.000 |   -0.007 | 
     | in_gate                                            |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 39: MET Clock Gating Setup Check with Pin \tx_core/tx_crc/crcpkt2 /clk_
gate_data64_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt2 /clk_gate_data64_d_reg/main_gate/A (v) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt2 /clk_gate_data64_d_reg/latch/Q     (v) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.000
- Clock Gating Setup            0.000
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.050
- Arrival Time                  3.043
= Slack Time                    0.007
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.000 |       |       |   1.650 |    1.657 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data64_d_reg/U2  | A v -> Y ^   | INVX1  | 0.000 | 0.000 |       |   1.650 |    1.657 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data64_d_reg/lat | D v -> Q v   | LATCH  | 0.053 | 0.191 | 1.202 |   3.043 |    3.050 | 
     | ch                                                 |              |        |       |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data64_d_reg/mai | A v          | AND2X2 | 0.053 | 0.000 |       |   3.043 |    3.050 | 
     | n_gate                                             |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.000 |       |       |   0.000 |   -0.007 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data64_d_reg/mai | B ^          | AND2X2 | 0.000 | 0.000 |       |   0.000 |   -0.007 | 
     | n_gate                                             |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 40: MET Clock Gating Setup Check with Pin \tx_core/dma_reg_tx /\clk_gate_
clink_ptr_reg[l_reg][15][head_ptr] /main_gate/B 
Endpoint:   \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg][15][head_ptr] /
main_gate/A (v) checked with  leading edge of 'clk'
Beginpoint: \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg][15][head_ptr] /
latch/Q     (v) triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.000
- Clock Gating Setup            0.000
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.050
- Arrival Time                  3.043
= Slack Time                    0.007
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.000 |       |       |   1.650 |    1.657 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | A v -> Y ^   | INVX1  | 0.000 | 0.000 |       |   1.650 |    1.657 | 
     | ][15][head_ptr] /U2                                |              |        |       |       |       |         |          | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | D v -> Q v   | LATCH  | 0.052 | 0.175 | 1.217 |   3.042 |    3.050 | 
     | ][15][head_ptr] /latch                             |              |        |       |       |       |         |          | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | A v          | AND2X1 | 0.052 | 0.000 |       |   3.043 |    3.050 | 
     | ][15][head_ptr] /main_gate                         |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.000 |       |       |   0.000 |   -0.007 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | B ^          | AND2X1 | 0.000 | 0.000 |       |   0.000 |   -0.007 | 
     | ][15][head_ptr] /main_gate                         |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 41: MET Clock Gating Setup Check with Pin \tx_core/dma_reg_tx /\clk_gate_
clink_ptr_reg[l_reg][2][head_ptr] /main_gate/B 
Endpoint:   \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg][2][head_ptr] /
main_gate/A (v) checked with  leading edge of 'clk'
Beginpoint: \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg][2][head_ptr] /
latch/Q     (v) triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.000
- Clock Gating Setup            0.000
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.050
- Arrival Time                  3.043
= Slack Time                    0.007
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.000 |       |       |   1.650 |    1.657 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | A v -> Y ^   | INVX1  | 0.000 | 0.000 |       |   1.650 |    1.657 | 
     | ][2][head_ptr] /U2                                 |              |        |       |       |       |         |          | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | D v -> Q v   | LATCH  | 0.052 | 0.181 | 1.211 |   3.042 |    3.050 | 
     | ][2][head_ptr] /latch                              |              |        |       |       |       |         |          | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | A v          | AND2X1 | 0.052 | 0.000 |       |   3.043 |    3.050 | 
     | ][2][head_ptr] /main_gate                          |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.000 |       |       |   0.000 |   -0.007 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | B ^          | AND2X1 | 0.000 | 0.000 |       |   0.000 |   -0.007 | 
     | ][2][head_ptr] /main_gate                          |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 42: MET Clock Gating Setup Check with Pin \tx_core/tx_crc/crcpkt1 /clk_
gate_data64_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt1 /clk_gate_data64_d_reg/main_gate/A (v) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt1 /clk_gate_data64_d_reg/latch/Q     (v) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.000
- Clock Gating Setup            0.000
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.050
- Arrival Time                  3.042
= Slack Time                    0.008
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.000 |       |       |   1.650 |    1.658 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data64_d_reg/U2  | A v -> Y ^   | INVX1  | 0.000 | 0.000 |       |   1.650 |    1.658 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data64_d_reg/lat | D v -> Q v   | LATCH  | 0.052 | 0.199 | 1.193 |   3.042 |    3.050 | 
     | ch                                                 |              |        |       |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data64_d_reg/mai | A v          | AND2X2 | 0.052 | 0.000 |       |   3.042 |    3.050 | 
     | n_gate                                             |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.000 |       |       |   0.000 |   -0.008 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data64_d_reg/mai | B ^          | AND2X2 | 0.000 | 0.000 |       |   0.000 |   -0.008 | 
     | n_gate                                             |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 43: MET Clock Gating Setup Check with Pin \tx_core/dma_reg_tx /\clk_gate_
clink_ptr_reg[l_reg][12][head_ptr] /main_gate/B 
Endpoint:   \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg][12][head_ptr] /
main_gate/A (v) checked with  leading edge of 'clk'
Beginpoint: \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg][12][head_ptr] /
latch/Q     (v) triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.000
- Clock Gating Setup            0.000
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.050
- Arrival Time                  3.042
= Slack Time                    0.008
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.000 |       |       |   1.650 |    1.658 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | A v -> Y ^   | INVX1  | 0.000 | 0.000 |       |   1.650 |    1.658 | 
     | ][12][head_ptr] /U2                                |              |        |       |       |       |         |          | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | D v -> Q v   | LATCH  | 0.052 | 0.181 | 1.211 |   3.042 |    3.050 | 
     | ][12][head_ptr] /latch                             |              |        |       |       |       |         |          | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | A v          | AND2X1 | 0.052 | 0.000 |       |   3.042 |    3.050 | 
     | ][12][head_ptr] /main_gate                         |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.000 |       |       |   0.000 |   -0.008 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | B ^          | AND2X1 | 0.000 | 0.000 |       |   0.000 |   -0.008 | 
     | ][12][head_ptr] /main_gate                         |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 44: MET Clock Gating Setup Check with Pin \tx_core/tx_crc/crcpkt0 /clk_
gate_crcin8_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt0 /clk_gate_crcin8_d_reg/main_gate/A (v) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt0 /clk_gate_crcin8_d_reg/latch/Q     (v) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.000
- Clock Gating Setup            0.000
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.050
- Arrival Time                  3.042
= Slack Time                    0.008
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.000 |       |       |   1.650 |    1.658 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin8_d_reg/U2  | A v -> Y ^   | INVX1  | 0.000 | 0.000 |       |   1.650 |    1.658 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin8_d_reg/lat | D v -> Q v   | LATCH  | 0.052 | 0.189 | 1.202 |   3.042 |    3.050 | 
     | ch                                                 |              |        |       |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin8_d_reg/mai | A v          | AND2X2 | 0.052 | 0.000 |       |   3.042 |    3.050 | 
     | n_gate                                             |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.000 |       |       |   0.000 |   -0.008 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin8_d_reg/mai | B ^          | AND2X2 | 0.000 | 0.000 |       |   0.000 |   -0.008 | 
     | n_gate                                             |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 45: MET Clock Gating Setup Check with Pin \tx_core/dma_reg_tx /\clk_gate_
clink_ptr_reg[l_reg][8][head_ptr] /main_gate/B 
Endpoint:   \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg][8][head_ptr] /
main_gate/A (v) checked with  leading edge of 'clk'
Beginpoint: \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg][8][head_ptr] /
latch/Q     (v) triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.000
- Clock Gating Setup            0.000
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.050
- Arrival Time                  3.041
= Slack Time                    0.009
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.000 |       |       |   1.650 |    1.659 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | A v -> Y ^   | INVX1  | 0.000 | 0.000 |       |   1.650 |    1.659 | 
     | ][8][head_ptr] /U2                                 |              |        |       |       |       |         |          | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | D v -> Q v   | LATCH  | 0.051 | 0.181 | 1.211 |   3.041 |    3.050 | 
     | ][8][head_ptr] /latch                              |              |        |       |       |       |         |          | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | A v          | AND2X1 | 0.051 | 0.000 |       |   3.041 |    3.050 | 
     | ][8][head_ptr] /main_gate                          |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.000 |       |       |   0.000 |   -0.009 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | B ^          | AND2X1 | 0.000 | 0.000 |       |   0.000 |   -0.009 | 
     | ][8][head_ptr] /main_gate                          |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 46: MET Clock Gating Setup Check with Pin \tx_core/tx_crc/crcpkt1 /clk_
gate_crcin8_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt1 /clk_gate_crcin8_d_reg/main_gate/A (v) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt1 /clk_gate_crcin8_d_reg/latch/Q     (v) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.000
- Clock Gating Setup            0.000
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.050
- Arrival Time                  3.041
= Slack Time                    0.009
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.000 |       |       |   1.650 |    1.659 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin8_d_reg/U2  | A v -> Y ^   | INVX1  | 0.000 | 0.000 |       |   1.650 |    1.659 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin8_d_reg/lat | D v -> Q v   | LATCH  | 0.051 | 0.194 | 1.197 |   3.041 |    3.050 | 
     | ch                                                 |              |        |       |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin8_d_reg/mai | A v          | AND2X2 | 0.051 | 0.000 |       |   3.041 |    3.050 | 
     | n_gate                                             |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.000 |       |       |   0.000 |   -0.009 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin8_d_reg/mai | B ^          | AND2X2 | 0.000 | 0.000 |       |   0.000 |   -0.009 | 
     | n_gate                                             |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 47: MET Clock Gating Setup Check with Pin \tx_core/dma_reg_tx /\clk_gate_
clink_ptr_reg[l_reg][5][head_ptr] /main_gate/B 
Endpoint:   \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg][5][head_ptr] /
main_gate/A (v) checked with  leading edge of 'clk'
Beginpoint: \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg][5][head_ptr] /
latch/Q     (v) triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.000
- Clock Gating Setup            0.000
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.050
- Arrival Time                  3.041
= Slack Time                    0.009
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.000 |       |       |   1.650 |    1.659 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | A v -> Y ^   | INVX1  | 0.000 | 0.000 |       |   1.650 |    1.659 | 
     | ][5][head_ptr] /U2                                 |              |        |       |       |       |         |          | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | D v -> Q v   | LATCH  | 0.051 | 0.180 | 1.211 |   3.041 |    3.050 | 
     | ][5][head_ptr] /latch                              |              |        |       |       |       |         |          | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | A v          | AND2X1 | 0.051 | 0.000 |       |   3.041 |    3.050 | 
     | ][5][head_ptr] /main_gate                          |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.000 |       |       |   0.000 |   -0.009 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | B ^          | AND2X1 | 0.000 | 0.000 |       |   0.000 |   -0.009 | 
     | ][5][head_ptr] /main_gate                          |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 48: MET Clock Gating Setup Check with Pin \tx_core/dma_reg_tx /\clk_gate_
clink_ptr_reg[l_reg][0][head_ptr] /main_gate/B 
Endpoint:   \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg][0][head_ptr] /
main_gate/A (v) checked with  leading edge of 'clk'
Beginpoint: \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg][0][head_ptr] /
latch/Q     (v) triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.000
- Clock Gating Setup            0.000
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.050
- Arrival Time                  3.041
= Slack Time                    0.009
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.000 |       |       |   1.650 |    1.659 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | A v -> Y ^   | INVX1  | 0.000 | 0.000 |       |   1.650 |    1.659 | 
     | ][0][head_ptr] /U2                                 |              |        |       |       |       |         |          | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | D v -> Q v   | LATCH  | 0.051 | 0.181 | 1.210 |   3.041 |    3.050 | 
     | ][0][head_ptr] /latch                              |              |        |       |       |       |         |          | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | A v          | AND2X1 | 0.051 | 0.000 |       |   3.041 |    3.050 | 
     | ][0][head_ptr] /main_gate                          |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.000 |       |       |   0.000 |   -0.009 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | B ^          | AND2X1 | 0.000 | 0.000 |       |   0.000 |   -0.009 | 
     | ][0][head_ptr] /main_gate                          |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 49: MET Clock Gating Setup Check with Pin \tx_core/tx_crc/crcpkt1 /clk_
gate_data40_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt1 /clk_gate_data40_d_reg/main_gate/A (v) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt1 /clk_gate_data40_d_reg/latch/Q     (v) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.000
- Clock Gating Setup            0.000
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.050
- Arrival Time                  3.041
= Slack Time                    0.009
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.000 |       |       |   1.650 |    1.659 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data40_d_reg/U2  | A v -> Y ^   | INVX1  | 0.000 | 0.000 |       |   1.650 |    1.659 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data40_d_reg/lat | D v -> Q v   | LATCH  | 0.053 | 0.218 | 1.173 |   3.041 |    3.050 | 
     | ch                                                 |              |        |       |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data40_d_reg/mai | A v          | AND2X1 | 0.053 | 0.000 |       |   3.041 |    3.050 | 
     | n_gate                                             |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.000 |       |       |   0.000 |   -0.009 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data40_d_reg/mai | B ^          | AND2X1 | 0.000 | 0.000 |       |   0.000 |   -0.009 | 
     | n_gate                                             |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 50: MET Clock Gating Setup Check with Pin \tx_core/dma_reg_tx /\clk_gate_
clink_ptr_reg[l_reg][1][head_ptr] /main_gate/B 
Endpoint:   \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg][1][head_ptr] /
main_gate/A (v) checked with  leading edge of 'clk'
Beginpoint: \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg][1][head_ptr] /
latch/Q     (v) triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.000
- Clock Gating Setup            0.000
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.050
- Arrival Time                  3.041
= Slack Time                    0.009
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.000 |       |       |   1.650 |    1.659 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | A v -> Y ^   | INVX1  | 0.000 | 0.000 |       |   1.650 |    1.659 | 
     | ][1][head_ptr] /U2                                 |              |        |       |       |       |         |          | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | D v -> Q v   | LATCH  | 0.050 | 0.180 | 1.211 |   3.041 |    3.050 | 
     | ][1][head_ptr] /latch                              |              |        |       |       |       |         |          | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | A v          | AND2X1 | 0.050 | 0.000 |       |   3.041 |    3.050 | 
     | ][1][head_ptr] /main_gate                          |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.000 |       |       |   0.000 |   -0.009 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | B ^          | AND2X1 | 0.000 | 0.000 |       |   0.000 |   -0.009 | 
     | ][1][head_ptr] /main_gate                          |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 

