reg__73: 
case__90: 
logic__193: 
dsp48e1__6: 
reg__41: 
logic__420: 
case__4: 
muxpart__23: 
muxpart__4: 
case__89: 
logic__202: 
muxpart__25: 
muxpart__28: 
logic__66: 
case__122: 
datapath__43: 
case__14: 
case__7: 
logic__28: 
logic__41: 
muxpart__31: 
datapath__21: 
dsp48e1__9: 
logic__220: 
case__33: 
reg__20: 
case__41: 
case__51: 
reg__42: 
reg__77: 
logic__228: 
case__92: 
reg__28: 
logic__184: 
logic__112: 
datapath__51: 
datapath__15: 
reg__70: 
muxpart: 
case__31: 
datapath__5: 
reg__40: 
logic__421: 
datapath__31: 
datapath__62: 
reg__7: 
case__68: 
case__71: 
reg__43: 
case__21: 
datapath__18: 
case__114: 
logic__20: 
logic__107: 
reg__39: 
case__35: 
case__79: 
logic__6: 
datapath__29: 
logic__26: 
reg__11: 
case__28: 
case__112: 
muxpart__40: 
case__62: 
muxpart__14: 
reg__9: 
muxpart__43: 
case__95: 
reg__85: 
datapath__32: 
reg__62: 
muxpart__3: 
logic__174: 
datapath__7: 
reg__58: 
datapath__58: 
logic__125: 
counter: 
logic__11: 
case__8: 
reg__48: 
case__22: 
logic__121: 
muxpart__7: 
datapath__33: 
xvga: 
reg__37: 
dsp48e1__4: 
logic__29: 
muxpart__11: 
reg__66: 
counter__3: 
logic__179: 
datapath__52: 
logic__148: 
case__20: 
logic__80: 
reg__33: 
case__99: 
logic__210: 
case__69: 
blob: 
reg__21: 
muxpart__18: 
case__93: 
muxpart__36: 
case__136: 
pause_instructions: 
logic__3: 
muxpart__6: 
reg__10: 
reg__1: 
logic__143: 
case__120: 
reg__54: 
case__50: 
reg__34: 
case__117: 
logic__75: 
logic__103: 
reg__27: 
logic__36: 
case__26: 
reg__5: 
muxpart__47: 
reg__64: 
case__101: 
logic__76: 
counter__1: 
muxpart__21: 
reg__69: 
case__32: 
muxpart__39: 
case__46: 
muxpart__29: 
reg__38: 
case__108: 
case__5: 
muxpart__38: 
case__143: 
reg__51: 
case__94: 
muxpart__26: 
pause_screen: 
case__34: 
muxpart__16: 
reg__84: 
logic__21: 
logic__129: 
case__52: 
case__96: 
logic__16: 
reg__57: 
display_8hex: 
logic__84: 
logic__211: 
case__67: 
case__76: 
datapath__44: 
case__54: 
reg__49: 
logic__71: 
case__139: 
case__10: 
reg__23: 
logic__224: 
logic__98: 
datapath__27: 
case__98: 
datapath__56: 
reg__25: 
datapath__17: 
logic__15: 
dsp48e1__10: 
logic__376: 
case__141: 
case__91: 
case__88: 
reg__29: 
reg__87: 
case__61: 
datapath__13: 
logic__32: 
datapath__12: 
reg: 
reg__6: 
datapath__4: 
reg__26: 
case__107: 
case__36: 
logic__62: 
muxpart__20: 
logic__44: 
case__58: 
logic__52: 
dsp48e1__2: 
muxpart__51: 
reg__15: 
datapath__59: 
case__77: 
muxpart__22: 
muxpart__56: 
case__49: 
reg__8: 
muxpart__30: 
case__15: 
datapath__45: 
reg__50: 
case__104: 
reg__60: 
logic__192: 
logic__157: 
reg__2: 
logic__156: 
reg__36: 
datapath__14: 
case__135: 
gameplay_screen: 
logic__48: 
case__137: 
logic__197: 
case__3: 
datapath__42: 
dsp48e1__5: 
reg__47: 
case__59: 
case__6: 
logic__116: 
muxpart__1: 
logic__394: 
case__80: 
reg__12: 
case__75: 
reg__76: 
case__44: 
datapath__61: 
logic__93: 
datapath: 
datapath__39: 
reg__24: 
reg__81: 
datapath__63: 
reg__19: 
datapath__34: 
case__11: 
muxpart__5: 
logic__19: 
logic__188: 
reg__61: 
logic__130: 
logic: 
reg__16: 
case__133: 
datapath__66: 
muxpart__27: 
case__39: 
muxpart__42: 
logic__18: 
logic__27: 
logic__111: 
case__70: 
logic__175: 
case__9: 
muxpart__44: 
case__18: 
case__48: 
case__53: 
debounce: 
case__102: 
logic__183: 
muxpart__37: 
case__109: 
muxpart__32: 
logic__389: 
case__121: 
muxpart__55: 
logic__134: 
reg__14: 
case__87: 
datapath__55: 
top_level: 
case__116: 
case__100: 
logic__165: 
reg__31: 
reg__4: 
logic__17: 
logic__1: 
case__29: 
reg__67: 
muxpart__45: 
logic__201: 
logic__24: 
case__42: 
dsp48e1: 
logic__139: 
muxpart__54: 
dsp48e1__8: 
case__72: 
logic__373: 
logic__30: 
muxpart__33: 
dsp48e1__1: 
logic__34: 
datapath__57: 
logic__25: 
logic__147: 
reg__22: 
logic__14: 
datapath__50: 
logic__152: 
case__144: 
logic__374: 
muxpart__49: 
case__82: 
datapath__36: 
datapath__8: 
datapath__19: 
logic__31: 
reg__18: 
case__103: 
logic__37: 
reg__32: 
datapath__28: 
button_functions: 
muxpart__9: 
logic__385: 
datapath__11: 
case__38: 
datapath__25: 
reg__17: 
logic__395: 
case__47: 
case__66: 
logic__85: 
datapath__64: 
reg__13: 
reg__79: 
muxpart__50: 
case__85: 
logic__67: 
case__30: 
logic__206: 
reg__55: 
case__119: 
case__13: 
case__84: 
datapath__54: 
logic__120: 
logic__393: 
datapath__49: 
muxpart__17: 
case__16: 
reg__44: 
logic__89: 
logic__396: 
start_instructions: 
case__63: 
datapath__1: 
datapath__53: 
logic__161: 
case__97: 
logic__215: 
case__37: 
datapath__2: 
case__24: 
datapath__65: 
reg__3: 
reg__72: 
muxpart__46: 
logic__138: 
dsp48e1__3: 
case: 
muxpart__10: 
muxpart__15: 
case__25: 
reg__74: 
case__55: 
reg__78: 
blob__parameterized0: 
case__83: 
muxpart__8: 
case__23: 
case__57: 
case__110: 
datapath__46: 
datapath__16: 
case__106: 
datapath__10: 
case__78: 
muxpart__12: 
case__65: 
case__111: 
reg__63: 
datapath__9: 
logic__94: 
case__17: 
datapath__35: 
case__105: 
start_screen: 
case__40: 
datapath__38: 
counter__2: 
logic__397: 
dsp48e1__11: 
logic__287: 
case__86: 
case__60: 
case__113: 
reg__71: 
datapath__22: 
datapath__20: 
logic__35: 
logic__22: 
datapath__30: 
case__140: 
case__118: 
muxpart__48: 
reg__35: 
datapath__37: 
reg__46: 
logic__219: 
case__2: 
datapath__48: 
reg__86: 
reg__56: 
reg__53: 
muxpart__52: 
logic__372: 
datapath__24: 
muxpart__13: 
logic__23: 
logic__166: 
datapath__40: 
case__27: 
logic__102: 
logic__170: 
datapath__26: 
datapath__41: 
case__134: 
muxpart__2: 
blob__parameterized1: 
case__1: 
reg__65: 
reg__59: 
reg__45: 
logic__2: 
logic__38: 
case__73: 
case__64: 
reg__30: 
case__81: 
muxpart__35: 
reg__52: 
logic__288: 
case__19: 
datapath__3: 
reg__75: 
case__56: 
blob__parameterized2: 
muxpart__34: 
case__43: 
case__142: 
muxpart__41: 
muxpart__19: 
reg__68: 
datapath__60: 
case__115: 
start_logo: 
datapath__6: 
logic__33: 
muxpart__53: 
muxpart__24: 
logic__58: 
case__74: 
reg__80: 
datapath__23: 
dsp48e1__7: 
case__45: 
datapath__47: 
