{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1733329861229 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733329861234 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 04 22:01:01 2024 " "Processing started: Wed Dec 04 22:01:01 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1733329861234 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733329861234 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cpu -c cpu " "Command: quartus_map --read_settings_files=on --write_settings_files=off cpu -c cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733329861234 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1733329861871 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1733329861872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file testbench.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Testbench-Behave " "Found design unit 1: Testbench-Behave" {  } { { "Testbench.vhdl" "" { Text "E:/IIT_BOMBAY/SEM3/EE_224/CPU/Testbench.vhdl" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733329873539 ""} { "Info" "ISGN_ENTITY_NAME" "1 Testbench " "Found entity 1: Testbench" {  } { { "Testbench.vhdl" "" { Text "E:/IIT_BOMBAY/SEM3/EE_224/CPU/Testbench.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733329873539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733329873539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_register_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_register_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_register_file-test " "Found design unit 1: tb_register_file-test" {  } { { "tb_register_file.vhd" "" { Text "E:/IIT_BOMBAY/SEM3/EE_224/CPU/tb_register_file.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733329873541 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_register_file " "Found entity 1: tb_register_file" {  } { { "tb_register_file.vhd" "" { Text "E:/IIT_BOMBAY/SEM3/EE_224/CPU/tb_register_file.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733329873541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733329873541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftleft.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shiftleft.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ShiftLeft-struct " "Found design unit 1: ShiftLeft-struct" {  } { { "ShiftLeft.vhd" "" { Text "E:/IIT_BOMBAY/SEM3/EE_224/CPU/ShiftLeft.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733329873543 ""} { "Info" "ISGN_ENTITY_NAME" "1 ShiftLeft " "Found entity 1: ShiftLeft" {  } { { "ShiftLeft.vhd" "" { Text "E:/IIT_BOMBAY/SEM3/EE_224/CPU/ShiftLeft.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733329873543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733329873543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "se9_16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file se9_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SE9_16-struct " "Found design unit 1: SE9_16-struct" {  } { { "SE9_16.vhd" "" { Text "E:/IIT_BOMBAY/SEM3/EE_224/CPU/SE9_16.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733329873545 ""} { "Info" "ISGN_ENTITY_NAME" "1 SE9_16 " "Found entity 1: SE9_16" {  } { { "SE9_16.vhd" "" { Text "E:/IIT_BOMBAY/SEM3/EE_224/CPU/SE9_16.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733329873545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733329873545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "se6_16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file se6_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SE6_16-struct " "Found design unit 1: SE6_16-struct" {  } { { "SE6_16.vhd" "" { Text "E:/IIT_BOMBAY/SEM3/EE_224/CPU/SE6_16.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733329873546 ""} { "Info" "ISGN_ENTITY_NAME" "1 SE6_16 " "Found entity 1: SE6_16" {  } { { "SE6_16.vhd" "" { Text "E:/IIT_BOMBAY/SEM3/EE_224/CPU/SE6_16.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733329873546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733329873546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_file-design " "Found design unit 1: register_file-design" {  } { { "register_file.vhd" "" { Text "E:/IIT_BOMBAY/SEM3/EE_224/CPU/register_file.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733329873548 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "register_file.vhd" "" { Text "E:/IIT_BOMBAY/SEM3/EE_224/CPU/register_file.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733329873548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733329873548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg-design " "Found design unit 1: reg-design" {  } { { "reg.vhd" "" { Text "E:/IIT_BOMBAY/SEM3/EE_224/CPU/reg.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733329873550 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg " "Found entity 1: reg" {  } { { "reg.vhd" "" { Text "E:/IIT_BOMBAY/SEM3/EE_224/CPU/reg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733329873550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733329873550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pad_lli.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pad_lli.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pad_lli-Behavioral " "Found design unit 1: pad_lli-Behavioral" {  } { { "pad_lli.vhd" "" { Text "E:/IIT_BOMBAY/SEM3/EE_224/CPU/pad_lli.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733329873552 ""} { "Info" "ISGN_ENTITY_NAME" "1 pad_lli " "Found entity 1: pad_lli" {  } { { "pad_lli.vhd" "" { Text "E:/IIT_BOMBAY/SEM3/EE_224/CPU/pad_lli.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733329873552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733329873552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "n_bit_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file n_bit_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 n_bit_register-Behavioral " "Found design unit 1: n_bit_register-Behavioral" {  } { { "n_bit_register.vhd" "" { Text "E:/IIT_BOMBAY/SEM3/EE_224/CPU/n_bit_register.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733329873554 ""} { "Info" "ISGN_ENTITY_NAME" "1 n_bit_register " "Found entity 1: n_bit_register" {  } { { "n_bit_register.vhd" "" { Text "E:/IIT_BOMBAY/SEM3/EE_224/CPU/n_bit_register.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733329873554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733329873554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "n_bit_or.vhd 2 1 " "Found 2 design units, including 1 entities, in source file n_bit_or.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 n_bit_or-dataflow " "Found design unit 1: n_bit_or-dataflow" {  } { { "n_bit_or.vhd" "" { Text "E:/IIT_BOMBAY/SEM3/EE_224/CPU/n_bit_or.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733329873556 ""} { "Info" "ISGN_ENTITY_NAME" "1 n_bit_or " "Found entity 1: n_bit_or" {  } { { "n_bit_or.vhd" "" { Text "E:/IIT_BOMBAY/SEM3/EE_224/CPU/n_bit_or.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733329873556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733329873556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "n_bit_inverter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file n_bit_inverter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 n_bit_inverter-dataflow " "Found design unit 1: n_bit_inverter-dataflow" {  } { { "n_bit_inverter.vhd" "" { Text "E:/IIT_BOMBAY/SEM3/EE_224/CPU/n_bit_inverter.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733329873557 ""} { "Info" "ISGN_ENTITY_NAME" "1 n_bit_inverter " "Found entity 1: n_bit_inverter" {  } { { "n_bit_inverter.vhd" "" { Text "E:/IIT_BOMBAY/SEM3/EE_224/CPU/n_bit_inverter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733329873557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733329873557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "n_bit_imply.vhd 2 1 " "Found 2 design units, including 1 entities, in source file n_bit_imply.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 n_bit_imply-dataflow " "Found design unit 1: n_bit_imply-dataflow" {  } { { "n_bit_imply.vhd" "" { Text "E:/IIT_BOMBAY/SEM3/EE_224/CPU/n_bit_imply.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733329873559 ""} { "Info" "ISGN_ENTITY_NAME" "1 n_bit_imply " "Found entity 1: n_bit_imply" {  } { { "n_bit_imply.vhd" "" { Text "E:/IIT_BOMBAY/SEM3/EE_224/CPU/n_bit_imply.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733329873559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733329873559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "n_bit_full_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file n_bit_full_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 n_bit_full_adder-structural " "Found design unit 1: n_bit_full_adder-structural" {  } { { "n_bit_full_adder.vhd" "" { Text "E:/IIT_BOMBAY/SEM3/EE_224/CPU/n_bit_full_adder.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733329873560 ""} { "Info" "ISGN_ENTITY_NAME" "1 n_bit_full_adder " "Found entity 1: n_bit_full_adder" {  } { { "n_bit_full_adder.vhd" "" { Text "E:/IIT_BOMBAY/SEM3/EE_224/CPU/n_bit_full_adder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733329873560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733329873560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "n_bit_and.vhd 2 1 " "Found 2 design units, including 1 entities, in source file n_bit_and.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 n_bit_and-dataflow " "Found design unit 1: n_bit_and-dataflow" {  } { { "n_bit_and.vhd" "" { Text "E:/IIT_BOMBAY/SEM3/EE_224/CPU/n_bit_and.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733329873562 ""} { "Info" "ISGN_ENTITY_NAME" "1 n_bit_and " "Found entity 1: n_bit_and" {  } { { "n_bit_and.vhd" "" { Text "E:/IIT_BOMBAY/SEM3/EE_224/CPU/n_bit_and.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733329873562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733329873562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "n_bit_adder_subtractor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file n_bit_adder_subtractor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 n_bit_adder_subtractor-structural " "Found design unit 1: n_bit_adder_subtractor-structural" {  } { { "n_bit_adder_subtractor.vhd" "" { Text "E:/IIT_BOMBAY/SEM3/EE_224/CPU/n_bit_adder_subtractor.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733329873564 ""} { "Info" "ISGN_ENTITY_NAME" "1 n_bit_adder_subtractor " "Found entity 1: n_bit_adder_subtractor" {  } { { "n_bit_adder_subtractor.vhd" "" { Text "E:/IIT_BOMBAY/SEM3/EE_224/CPU/n_bit_adder_subtractor.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733329873564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733329873564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux16bit8to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux16bit8to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux16bit8to1-Behavioral " "Found design unit 1: mux16bit8to1-Behavioral" {  } { { "mux16bit8to1.vhd" "" { Text "E:/IIT_BOMBAY/SEM3/EE_224/CPU/mux16bit8to1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733329873566 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux16bit8to1 " "Found entity 1: mux16bit8to1" {  } { { "mux16bit8to1.vhd" "" { Text "E:/IIT_BOMBAY/SEM3/EE_224/CPU/mux16bit8to1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733329873566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733329873566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux16bit4to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux16bit4to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux16bit4to1-Behavioral " "Found design unit 1: mux16bit4to1-Behavioral" {  } { { "mux16bit4to1.vhd" "" { Text "E:/IIT_BOMBAY/SEM3/EE_224/CPU/mux16bit4to1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733329873568 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux16bit4to1 " "Found entity 1: mux16bit4to1" {  } { { "mux16bit4to1.vhd" "" { Text "E:/IIT_BOMBAY/SEM3/EE_224/CPU/mux16bit4to1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733329873568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733329873568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux16bit2to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux16bit2to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux16bit2to1-Behavioral " "Found design unit 1: mux16bit2to1-Behavioral" {  } { { "mux16bit2to1.vhd" "" { Text "E:/IIT_BOMBAY/SEM3/EE_224/CPU/mux16bit2to1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733329873570 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux16bit2to1 " "Found entity 1: mux16bit2to1" {  } { { "mux16bit2to1.vhd" "" { Text "E:/IIT_BOMBAY/SEM3/EE_224/CPU/mux16bit2to1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733329873570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733329873570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux8x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux8x1-design " "Found design unit 1: mux8x1-design" {  } { { "mux8x1.vhd" "" { Text "E:/IIT_BOMBAY/SEM3/EE_224/CPU/mux8x1.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733329873572 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux8x1 " "Found entity 1: mux8x1" {  } { { "mux8x1.vhd" "" { Text "E:/IIT_BOMBAY/SEM3/EE_224/CPU/mux8x1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733329873572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733329873572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux3bit4to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux3bit4to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux3bit4to1-Behavioral " "Found design unit 1: mux3bit4to1-Behavioral" {  } { { "mux3bit4to1.vhd" "" { Text "E:/IIT_BOMBAY/SEM3/EE_224/CPU/mux3bit4to1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733329873574 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux3bit4to1 " "Found entity 1: mux3bit4to1" {  } { { "mux3bit4to1.vhd" "" { Text "E:/IIT_BOMBAY/SEM3/EE_224/CPU/mux3bit4to1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733329873574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733329873574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory-design " "Found design unit 1: memory-design" {  } { { "memory.vhd" "" { Text "E:/IIT_BOMBAY/SEM3/EE_224/CPU/memory.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733329873575 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.vhd" "" { Text "E:/IIT_BOMBAY/SEM3/EE_224/CPU/memory.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733329873575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733329873575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lhi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lhi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LHI-struct " "Found design unit 1: LHI-struct" {  } { { "LHI.vhd" "" { Text "E:/IIT_BOMBAY/SEM3/EE_224/CPU/LHI.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733329873577 ""} { "Info" "ISGN_ENTITY_NAME" "1 LHI " "Found entity 1: LHI" {  } { { "LHI.vhd" "" { Text "E:/IIT_BOMBAY/SEM3/EE_224/CPU/LHI.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733329873577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733329873577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file instruction_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instruction_register-Behavioral " "Found design unit 1: instruction_register-Behavioral" {  } { { "instruction_register.vhd" "" { Text "E:/IIT_BOMBAY/SEM3/EE_224/CPU/instruction_register.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733329873579 ""} { "Info" "ISGN_ENTITY_NAME" "1 instruction_register " "Found entity 1: instruction_register" {  } { { "instruction_register.vhd" "" { Text "E:/IIT_BOMBAY/SEM3/EE_224/CPU/instruction_register.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733329873579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733329873579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file full_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder-full_adder_arc " "Found design unit 1: full_adder-full_adder_arc" {  } { { "full_adder.vhd" "" { Text "E:/IIT_BOMBAY/SEM3/EE_224/CPU/full_adder.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733329873581 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.vhd" "" { Text "E:/IIT_BOMBAY/SEM3/EE_224/CPU/full_adder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733329873581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733329873581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fsm_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fsm_tb-Behavioral " "Found design unit 1: fsm_tb-Behavioral" {  } { { "fsm_tb.vhd" "" { Text "E:/IIT_BOMBAY/SEM3/EE_224/CPU/fsm_tb.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733329873582 ""} { "Info" "ISGN_ENTITY_NAME" "1 fsm_tb " "Found entity 1: fsm_tb" {  } { { "fsm_tb.vhd" "" { Text "E:/IIT_BOMBAY/SEM3/EE_224/CPU/fsm_tb.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733329873582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733329873582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fsm-cocacola " "Found design unit 1: fsm-cocacola" {  } { { "fsm.vhd" "" { Text "E:/IIT_BOMBAY/SEM3/EE_224/CPU/fsm.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733329873584 ""} { "Info" "ISGN_ENTITY_NAME" "1 fsm " "Found entity 1: fsm" {  } { { "fsm.vhd" "" { Text "E:/IIT_BOMBAY/SEM3/EE_224/CPU/fsm.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733329873584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733329873584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "four_bit_multiplier.vhd 2 1 " "Found 2 design units, including 1 entities, in source file four_bit_multiplier.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 four_bit_multiplier-multiply " "Found design unit 1: four_bit_multiplier-multiply" {  } { { "four_bit_multiplier.vhd" "" { Text "E:/IIT_BOMBAY/SEM3/EE_224/CPU/four_bit_multiplier.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733329873586 ""} { "Info" "ISGN_ENTITY_NAME" "1 four_bit_multiplier " "Found entity 1: four_bit_multiplier" {  } { { "four_bit_multiplier.vhd" "" { Text "E:/IIT_BOMBAY/SEM3/EE_224/CPU/four_bit_multiplier.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733329873586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733329873586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dut.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file dut.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DUT-DutWrap " "Found design unit 1: DUT-DutWrap" {  } { { "DUT.vhdl" "" { Text "E:/IIT_BOMBAY/SEM3/EE_224/CPU/DUT.vhdl" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733329873588 ""} { "Info" "ISGN_ENTITY_NAME" "1 DUT " "Found entity 1: DUT" {  } { { "DUT.vhdl" "" { Text "E:/IIT_BOMBAY/SEM3/EE_224/CPU/DUT.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733329873588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733329873588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demux1x8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file demux1x8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 demux1x8-combinational " "Found design unit 1: demux1x8-combinational" {  } { { "demux1x8.vhd" "" { Text "E:/IIT_BOMBAY/SEM3/EE_224/CPU/demux1x8.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733329873590 ""} { "Info" "ISGN_ENTITY_NAME" "1 demux1x8 " "Found entity 1: demux1x8" {  } { { "demux1x8.vhd" "" { Text "E:/IIT_BOMBAY/SEM3/EE_224/CPU/demux1x8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733329873590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733329873590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-structure " "Found design unit 1: datapath-structure" {  } { { "datapath.vhd" "" { Text "E:/IIT_BOMBAY/SEM3/EE_224/CPU/datapath.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733329873592 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.vhd" "" { Text "E:/IIT_BOMBAY/SEM3/EE_224/CPU/datapath.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733329873592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733329873592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-manyoperationsatoncewow " "Found design unit 1: alu-manyoperationsatoncewow" {  } { { "alu.vhd" "" { Text "E:/IIT_BOMBAY/SEM3/EE_224/CPU/alu.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733329873594 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.vhd" "" { Text "E:/IIT_BOMBAY/SEM3/EE_224/CPU/alu.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733329873594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733329873594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conditioncoderegister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conditioncoderegister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ConditionCodeRegister-Behavioral " "Found design unit 1: ConditionCodeRegister-Behavioral" {  } { { "ConditionCodeRegister.vhd" "" { Text "E:/IIT_BOMBAY/SEM3/EE_224/CPU/ConditionCodeRegister.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733329873595 ""} { "Info" "ISGN_ENTITY_NAME" "1 ConditionCodeRegister " "Found entity 1: ConditionCodeRegister" {  } { { "ConditionCodeRegister.vhd" "" { Text "E:/IIT_BOMBAY/SEM3/EE_224/CPU/ConditionCodeRegister.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733329873595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733329873595 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "zeroflag_tb fsm_tb.vhd(124) " "VHDL error at fsm_tb.vhd(124): object \"zeroflag_tb\" is used but not declared" {  } { { "fsm_tb.vhd" "" { Text "E:/IIT_BOMBAY/SEM3/EE_224/CPU/fsm_tb.vhd" 124 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1733329873599 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4781 " "Peak virtual memory: 4781 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1733329873730 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Dec 04 22:01:13 2024 " "Processing ended: Wed Dec 04 22:01:13 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1733329873730 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1733329873730 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1733329873730 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1733329873730 ""}
