<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Strict//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-strict.dtd"><!-- saved from url=(0092)http://www.gatexcel.co.in/public/code/tce_show_result_user.php?testuser_id=91842&test_id=305 --><html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en" dir="ltr"><head><meta http-equiv="Content-Type" content="text/html; charset=UTF-8"><title>Test Results</title><meta name="language" content="en"><meta name="tcexam_level" content="1"><meta name="description" content="[TCExam] TCExam by Tecnick.com [Raudra Exam (c) 2019]"><meta name="author" content="nick"><meta name="reply-to" content=""><meta name="keywords" content="TCExam, eExam, e-exam, web, exam"><link rel="stylesheet" href="./Test Results32_files/jquery-ui.css"><link rel="stylesheet" href="./Test Results32_files/calclayout.css"><script src="./Test Results32_files/jquery-1.12.4.js.download"></script><script src="./Test Results32_files/jquery-ui.js.download"></script><script src="./Test Results32_files/jquery.dialogextend.min.js.download"></script><script src="./Test Results32_files/custom.js.download"></script><script src="./Test Results32_files/oscZenoedited.js.download"></script><link rel="stylesheet" href="./Test Results32_files/default.css" type="text/css"><link rel="shortcut icon" href="http://www.gatexcel.co.in/favicon.ico"></head><body><div class="header"><div class="left"></div><div class="right"><a name="timersection" id="timersection"></a><form action="http://www.gatexcel.co.in/public/code/tce_show_result_user.php" id="timerform"><div><input type="text" name="timer" id="timer" value="" size="29" maxlength="29" title="Clock / Timer" readonly="readonly">&nbsp;</div></form><script src="./Test Results32_files/timer.js.download" type="text/javascript"></script><script type="text/javascript">//<![CDATA[FJ_start_timer(false, 1486837318, 'I\'m sorry, the time available to complete the test is over!', false, 1486837318733);//]]></script></div></div><div id="scrollayer" class="scrollmenu"><!--[if lte IE 7]><style type="text/css">ul.menu li {text-align:left;behavior:url("../../shared/jscripts/IEmen.htc");}ul.menu ul {background-color:#003399;margin:0;padding:0;display:none;position:absolute;top:20px;left:0px;}ul.menu ul li {width:200px;text-align:left;margin:0;}ul.menu ul ul {display:none;position:absolute;top:0px;left:190px;}</style><![endif]--><a name="menusection" id="menusection"></a><div class="hidden"><a href="http://www.gatexcel.co.in/public/code/tce_show_result_user.php?testuser_id=91842&amp;test_id=305#topofdoc" accesskey="2" title="[2] skip navigation menu">skip navigation menu</a></div><ul class="menu"><li><a href="http://www.gatexcel.co.in/public/code/index.php" title="Main Page" id="Main Page" accesskey="i">Home</a></li><li><a href="http://www.gatexcel.co.in/public/code/tce_page_user.php" title="User" id="User" accesskey="u">User</a><!--[if lte IE 6]><iframe class="menu"></iframe><![endif]--><ul><li><a href="http://www.gatexcel.co.in/public/code/tce_user_change_email.php" title="Change Email" id="Change Email">Change Email</a></li><li><a href="http://www.gatexcel.co.in/public/code/tce_user_change_password.php" title="Change Password" id="Change Password">Change Password</a></li></ul></li><li><a href="http://www.gatexcel.co.in/public/code/tce_logout.php" title="click on this link to exit the system (session end)" id="click on this link to exit the system (session end)" accesskey="q">Logout</a></li></ul></div><div class="body"><a name="topofdoc" id="topofdoc"></a><script>    $(document).ready(function(){          // $('#numBox').click(function(){        $('#keypad').fadeToggle('fast');        event.stopPropagation();  //  });              $('.key').click(function(){        var numBox = document.getElementById('answertext');//        if(this.innerHTML == '0'){//            if (numBox.value.length > 0 && numBox.value.length<11)//                numBox.value = numBox.value + this.innerHTML;//        }//        else       if(numBox.value.length<11){        if(this.innerHTML == '-'){            if (numBox.value.length == 0)                numBox.value = numBox.value + this.innerHTML;        }        else if(this.innerHTML == '.'){            console.log(numBox.value.indexOf('-'));            if(numBox.value.length == 1){                            }else{                if(numBox.value.indexOf('.') == -1)                 numBox.value = numBox.value + this.innerHTML;            }        }        else{                    numBox.value = numBox.value + this.innerHTML;        }    }        event.stopPropagation();    });        $('.btn').click(function(){          var numBox = document.getElementById('answertext');        if(this.innerHTML == 'Backspace'){                       if(numBox.value.length > 0){                numBox.value = numBox.value.substring(0, numBox.value.length - 1);            }        }        else if(this.innerHTML == '←'){          var current_position = numBox.value.slice(0, numBox.selectionStart).length;          if(current_position != 0){              numBox.setSelectionRange(current_position-1,current_position-1);          }           numBox.focus();        }        else if(this.innerHTML == '→'){           var current_position = numBox.value.slice(0, numBox.selectionStart).length;                      if(current_position != numBox.value.length){              numBox.setSelectionRange(current_position+1,current_position+1);          }           numBox.focus();        }        else{            document.getElementById('answertext').value = '';        }                event.stopPropagation();    });    });        function validateNumeric(e) {            if (!e) var e = window.event;    if (!e.which) keyPressed = e.keyCode;    else keyPressed = e.which;       if ((keyPressed >= 48 && keyPressed <= 57) ||keyPressed == 45 || keyPressed == 46 || keyPressed == 8 || keyPressed == 9 || (keyPressed > 37 && keyPressed <= 40)) {      keyPressed = keyPressed;      var text = $("#answertext").val();      if(keyPressed ==  46){         if(text.indexOf(".") > -1){              return false;          }      }           if(keyPressed ==  45){                          if(text.length == 0){              return true;            }else{                return false;            }        }        if(keyPressed ==  46){                          if(text.length == 0){              return true;            }else{             if(text.length==1){                if(text.indexOf("-") == "0"){                        return false;                  }                 }                return true;            }        }      return true;    } else {      keyPressed = 0;      return false;    }  }  </script><div class="container"><div class="tceformbox"><div class="row"><span class="label"><span title="User">User:</span></span><span class="formw"> abhi.sinu.1 - abhi.sinu.1&nbsp;</span></div><div class="row"><span class="label"><span title="Test">Test:</span></span><span class="formw"><strong>Multi Subject Test - 4</strong><br>Multi Subject Test-4&nbsp;</span></div><div class="row"><span class="label"><span title="test starting date and time [yyyy-mm-dd hh:mm:ss]">Start Time:</span></span><span class="formw">2017-02-11 23:12:45&nbsp;</span></div><div class="row"><span class="label"><span title="test ending date and time [yyyy-mm-dd hh:mm:ss]">End Time:</span></span><span class="formw">&nbsp;</span></div><div class="row"><span class="label"><span title="Test Time">Test Time:</span></span><span class="formw">01:30:00&nbsp;</span></div><div class="row"><span class="label"><span title="Final Score">Points:</span></span><span class="formw">0.000 / 50.000 (0%)&nbsp;</span></div><div class="row"><span class="label"><span title="Correct Answers">Correct:</span></span><span class="formw">0 / 33 (0%)&nbsp;</span></div><div class="rowl"><ol class="question"><li><img src="./Test Results32_files/11Qa.png" alt="image:MST4/11Qa.png" width="546" height="245" class="tcecode"><span style="float:right">( Marks: 0.00 )</span><ol class="answer"><li>&nbsp; 0 ⟶ 3<br><span class="explanation"><li>&nbsp; 1 ⟶ 2</li><li>&nbsp; 3 ⟶ 1</li><li>&nbsp; 2 ⟶ 2</li></ol><br><br></li><li><img src="./Test Results32_files/15Ea.png" alt="image:MST4/15Ea.png" width="529" height="223" class="tcecode"><span style="float:right">( Marks: 0.00 )</span><ol class="answer"><li>&nbsp; Comparator</li><li>&nbsp; Full adder</li><li>&nbsp; Half adder</li><li>&nbsp; Halfsubtractor</li></ol><br><br></li><li><img src="./Test Results32_files/4Qb.png" alt="image:MST4/4Qb.png" width="513" height="283" class="tcecode"><span style="float:right">( Marks: 0.00 )</span><ol class="answer"><li>&nbsp; i-r, ii-p, iii-s, iv-q</li><li>&nbsp; i-r, ii-s, iii-p, iv-q</li><li>&nbsp; i-s, ii-r, iii-q, iv-p</li><li>&nbsp; i-r, ii-s, iii-q, iv-p</li></ol><br><br></li><li>Assume the track size is ‘S’ bytes and rotation rate in rpm is ‘r’. Then the data transfer rate in bytes/sec is______.<span style="float:right">( Marks: 0.00 )</span><ol class="answer"><li>&nbsp; rs/60<br><span class="explanation"><li>&nbsp; r/60s</li><li>&nbsp; s/60r</li><li>&nbsp; 60/rs</li></ol><br><br></li><li>Consider a 2-way set associative cache memory with 4 sets and total 8 cache blocks (0 – 7). Main memory has 64 blocks (0 – 63). The total number of conflict cache misses for the following sequence of memory block references is _________.<br>(Assume LRU policy is used for replacement and cache is initially empty)<br>0   10   9   14   8   0   16   21<span style="float:right">( Marks: 0.00 )</span><ol class="answer"><li>&nbsp; 2</li><li>&nbsp; 1<br><span class="explanation"><li>&nbsp; 3</li><li>&nbsp; 4</li></ol><br><br></li><li>Consider a pipeline for 5 stages<br>IF: Instruction Fetch<br>ID: Instruction Decode<br>Ex: Execution<br>MA: Memory Access<br>WB: Write Back<br>The IF, ID, MA and WB stages takes two clocks each to complete the operation. The number of clock cycles for the execution stage depends on the type of instruction the addition and subtraction instruction needs 3 clock cycles; MUL instruction requires 4 clock cycles. The number of clock cycles taken to complete the following program is ________ [Assume that data dependency resolved by stall cycles]<br>I<sub class="tcecode">1</sub>:Add r<sub class="tcecode">1</sub>, r<sub class="tcecode">2</sub>, r<sub class="tcecode">3</sub>;   r<sub class="tcecode">1</sub>←r<sub class="tcecode">2</sub>+r<sub class="tcecode">3</sub><br>I<sub class="tcecode">2</sub>:Sub r<sub class="tcecode">4</sub>, r<sub class="tcecode">5</sub>, r<sub class="tcecode">6</sub>;   r<sub class="tcecode">4</sub>←r<sub class="tcecode">5</sub>-r<sub class="tcecode">6</sub><br>I<sub class="tcecode">3</sub>:Mul r<sub class="tcecode">8</sub>, r<sub class="tcecode">2</sub>, r<sub class="tcecode">1</sub>;   r<sub class="tcecode">8</sub>←r<sub class="tcecode">2</sub>*r<sub class="tcecode">1</sub><span style="float:right">( Marks: 0.00 )</span><ol class="answer"><li>&nbsp; 20</li><li>&nbsp; 19<br><span class="explanation"><li>&nbsp; 21</li><li>&nbsp; 18</li></ol><br><br></li><li>Consider the disk drive with the following specifications.<br>Number of surface=16<br>Number of tracks/surface=256<br>Number of sectors/track=512<br>Number of bytes/sector=1024<br>What is the capacity of disk drive _________<span style="float:right">( Marks: 0.00 )</span><ol class="answer"><li>&nbsp; 2<sup class="tcecode">32</sup></li><li>&nbsp; 2<sup class="tcecode">31</sup><br><span class="explanation"><li>&nbsp; 233</li><li>&nbsp; 2<sup class="tcecode">30</sup></li></ol><br><br></li><li>Consider two level parallel memory systems in which the average access time is 150 ns without Level L1. The Level-1 access time is 20 ns. The average access time with L1 is 40ns. The hit ratio of L1 in percentage is ________<span style="float:right">( Marks: 0.00 )</span><ol class="answer"><li>&nbsp; 85</li><li>&nbsp; 84.6<br><span class="explanation"><li>&nbsp; 85.2</li><li>&nbsp; 83.7</li></ol><br><br></li><li>If f(a,b)=ab', then what is f((f(ab,a)',f(b',a) )?<span style="float:right">( Marks: 0.00 )</span><ol class="answer"><li>&nbsp; a+b<br><span class="explanation"><li>&nbsp; ab</li><li>&nbsp; a'b'</li><li>&nbsp; a'+b'</li></ol><br><br></li><li>Suppose an organization X uses non-pipelined system which takes 120 ns to process a task. The same task can be processed in a 6 segment pipeline with a clock cycle of 10 ns by the organization Y. The speedup ratio of the organization B for the 1000 tasks is<span style="float:right">( Marks: 0.00 )</span><ol class="answer"><li>&nbsp; 13</li><li>&nbsp; 11.9<br><span class="explanation"><li>&nbsp; 12.9</li><li>&nbsp; 14</li></ol><br><br></li><li>The following K-map represents a Boolean function of 4 variables, which of the given options represents the minimal form of the function?<br><img src="./Test Results32_files/13Ea.png" alt="image:MST4/13Ea.png" width="283" height="207" class="tcecode"><span style="float:right">( Marks: 0.00 )</span><ol class="answer"><li>&nbsp; a' b' c'+abc+a' bd+ab'd</li><li>&nbsp; a' b' c' d'+abcd+a' bd+ab'd</li><li>&nbsp; a' b' c' d'+abcd+a' bd+abd'</li><li>&nbsp; a' b' c' d'+abcd'+ab' d+a'bd<br><span class="explanation"></ol><br><br></li><li>The percentage of page faults by FIFO page replacements for a memory with 4 frame for the page reference string<br>4, 5, 1, 2, 1, 3, 4, 5, 4, 1, 2, 5, 3<span style="float:right">( Marks: 0.00 )</span><ol class="answer"><li>&nbsp; 75.9</li><li>&nbsp; 75</li><li>&nbsp; 74.9</li><li>&nbsp; 76.9<br><span class="explanation"></ol><br><br></li><li>The requirement of the memory specification is as follows: Size of the address bus is 20bits and size of the data bus is 8bits. Available chip specification is 64K×4. The number of memory chips required for the above memory configuration is ___________.<span style="float:right">( Marks: 0.00 )</span><ol class="answer"><li>&nbsp; 33</li><li>&nbsp; 32<br><span class="explanation"><li>&nbsp; 34</li><li>&nbsp; 35</li></ol><br><br></li><li>To transfer a data of 7 bits, what is the minimum number of parity bits need to be used to correct error using hamming code?<span style="float:right">( Marks: 0.00 )</span><ol class="answer"><li>&nbsp; 3</li><li>&nbsp; 4<br><span class="explanation"><li>&nbsp; 7</li><li>&nbsp; 8</li></ol><br><br></li><li>What is the relation between sets of neutral functions and self dual functions?<span style="float:right">( Marks: 0.00 )</span><ol class="answer"><li>&nbsp; Both sets are isolated from each other</li><li>&nbsp; Set of self dual functions is a subset of set of neutral functions<br><span class="explanation"><li>&nbsp; Set of neutral functions is a subset of set of self dual functions</li><li>&nbsp; Neither of them is a subset of another, but they share a common intersection area</li></ol><br><br></li><li>Which of the given options is optimum and suits best to realize a function in SOP form?<span style="float:right">( Marks: 0.00 )</span><ol class="answer"><li>&nbsp; NOR – NOR</li><li>&nbsp; NOR – NAND</li><li>&nbsp; NAND – NOR</li><li>&nbsp; NAND – NAND</li></ol><br><br></li><li><img src="./Test Results32_files/26Qa.png" alt="image:MST4/26Qa.png" width="569" height="219" class="tcecode"><span style="float:right">( Marks: 0.00 )</span><ol class="answer"><li>&nbsp; 3,2,1<br><span class="explanation"><li>&nbsp; 1,2,3</li><li>&nbsp; 2,3,1</li><li>&nbsp; None</li></ol><br><br></li><li><img src="./Test Results32_files/9Ea.png" alt="image:MST4/9Ea.png" width="550" height="202" class="tcecode"><br>And memory is byte addressable with word size 16 bits and the program has been loaded starting from memory location 500. If an interrupt occurs while the MUL instruction getting executed by the CPU, then the return address saved onto the stack will be<span style="float:right">( Marks: 0.00 )</span><ol class="answer"><li>&nbsp; 506</li><li>&nbsp; 508<br><span class="explanation"><li>&nbsp; 510</li><li>&nbsp; 507</li></ol><br><br></li><li>A bit pattern 0010111101 is received by machine X, given that hamming code with even parity is incorporated, what is the real data?<span style="float:right">( Marks: 0.00 )</span><ol class="answer"><li>&nbsp; 101100</li><li>&nbsp; 111100</li><li>&nbsp; 111101</li><li>&nbsp; 101101<br><span class="explanation"></ol><br><br></li><li>A DMA controller transfers 16-bit word to memory using cycle stealing. The words assembled from a device that transmits characters at rate of 2400 characters/sec. The CPU fetching and executing instructions at an average rate of 1 million instructions/sec.<br>By how much will the CPU be slow down because of DMA transfer when the characters are represented with 8 bit ASCII?<span style="float:right">( Marks: 0.00 )</span><ol class="answer"><li>&nbsp; 0.833<br><span class="explanation"><li>&nbsp; 0.733</li><li>&nbsp; 0.933</li><li>&nbsp; 0.633</li></ol><br><br></li><li>A hard disk needs 50ms for placing the head on the right track. One track rotational speed is 5ms. There are 63 sectors on each track, each sector storing 512 bytes and data is supposed to be distributed in the best possible way. If transfer time is 0.5 ms/sector then time required to read 500KB of data in milliseconds is _______.<span style="float:right">( Marks: 0.00 )</span><ol class="answer"><li>&nbsp; 1383.36</li><li>&nbsp; 1384.37</li><li>&nbsp; 1379.36<br><span class="explanation"><li>&nbsp; 1378.36</li></ol><br><br></li><li>A moving disk-storage device has the following specifications.<br>Number of tracks per recording surface – 200<br>Disk rotation speed – 2400 rpm<br>Track storage capacity – 62,500 bits<br>What is the average number of sectors possible in each track when sector control information takes 4 bytes and data area is formatted to 256 bytes?<span style="float:right">( Marks: 0.00 )</span><ol class="answer"><li>&nbsp; 30<br><span class="explanation"><li>&nbsp; 35</li><li>&nbsp; 32</li><li>&nbsp; 29</li></ol><br><br></li><li>A two-dimensional array int a[32][32] where each element takes 2 bytes, cache size is 2<sup class="tcecode">12</sup> bytes and line size is 2<sup class="tcecode">6</sup>  bytes. The following program segment is stored in the direct mapped cache.<br>for(i=1;i≤32; ++i)<br>for(j=0;j≤31; ++j)<br>a[i][j]=0; <br>If initially cache is empty then the total number of compulsory cache misses for storing above array is _______.<span style="float:right">( Marks: 0.00 )</span><ol class="answer"><li>&nbsp; 31</li><li>&nbsp; 32<br><span class="explanation"><li>&nbsp; 33</li><li>&nbsp; 34</li></ol><br><br></li><li>An instruction pipeline is having 4 stages, if there exists 20% branch instructions out of which 60% of them are conditional, 30% of which satisfy the condition. If penalty of a branch is 3 cycle and penalty associated with a conditional branch instruction whose condition is not satisfied is 1 cycle. If clock time is 10 ns then the average access time of the instruction (in ns) is ________<span style="float:right">( Marks: 0.00 )</span><ol class="answer"><li>&nbsp; 13.32</li><li>&nbsp; 15.32</li><li>&nbsp; 16.32</li><li>&nbsp; 14.32<br><span class="explanation"></ol><br><br></li><li>Consider a system, cache memory access time is 100 ns and main memory is 10 times slower than the cache memory. The hit ratio for read request is 0.92 and 85% of memory requests generated by CPU are for read and the remaining for write. The average access time (in ns) considering both read and write request (assuming write through cache policy is used and simultaneous memory organization) is ___________<span style="float:right">( Marks: 0.00 )</span><ol class="answer"><li>&nbsp; 295</li><li>&nbsp; 296.2<br><span class="explanation"><li>&nbsp; 146.2</li><li>&nbsp; 172</li></ol><br><br></li><li>Consider the disk drive with the following specifications: 16 surfaces, 1024 tracks/surface, 1024 sectors/track, 1KB/sector, rotation speed is 3000 rpm and disk is operated in burst mode. The processor runs at 600 MHz and takes 300 &amp; 900 clock cycle to initiate and complete DMA transfer respectively,  If the size of the transferred data is 20KB, what is the percentage of processor time consumed for the transfer operation?<span style="float:right">( Marks: 0.00 )</span><ol class="answer"><li>&nbsp; 0.49<br><span class="explanation"><li>&nbsp; 49</li><li>&nbsp; 4.9</li><li>&nbsp; 0.5</li></ol><br><br></li><li>Consider the RAM chip of size 128✕8 is used to construct a memory of size 16KB. Then what should be the size of the decoder is used to construct the memory of above capacity.<span style="float:right">( Marks: 0.00 )</span><ol class="answer"><li>&nbsp; 3*8</li><li>&nbsp; 2*4</li><li>&nbsp; 1*2</li><li>&nbsp; 4*16<br><span class="explanation"></ol><br><br></li><li>CPU has made the following string of the references:<br>1,2,3,4,2,1,5,6,2,1,2,3,7,6,3,2,1,2,3,6.<br>Which one of the following is/are the number of free frames which resulted in the same number of page faults for all the FIFO, LRU and Optimal page replacement?<span style="float:right">( Marks: 0.00 )</span><ol class="answer"><li>&nbsp; 1 free frame</li><li>&nbsp; 2 free frame</li><li>&nbsp; 7 free frame</li><li>&nbsp; Both (a) and (c)<br><span class="explanation"></ol><br><br></li><li>Which of the given options doesn’t represents Boolean function<br>f(a,b,c,d)=Σ(0,1,2,3,4,5,6,7,8,10,11,12,13)<span style="float:right">( Marks: 0.00 )</span><ol class="answer"><li>&nbsp; a'+bc'+b' c+b' d'+c'd'</li><li>&nbsp; a'+bc'+b' d'+b'c</li><li>&nbsp; (a'+b'+c' )(a'+b+c+d' )</li><li>&nbsp; None<br><span class="explanation"></ol><br><br></li><li><strong class="tcecode">Common Data Question 30 &amp; 31</strong><br><img src="./Test Results32_files/28Qa.png" alt="image:MST4/28Qa.png" width="680" height="236" class="tcecode"><br>How many number of test vectors can confirm the problem exists or not?<span style="float:right">( Marks: 0.00 )</span><ol class="answer"><li>&nbsp; 3</li><li>&nbsp; 9<br><span class="explanation"><li>&nbsp; 6</li><li>&nbsp; 8</li></ol><br><br></li><li><strong class="tcecode">Common Data Question 30 &amp; 31</strong><br><img src="./Test Results32_files/28Qa.png" alt="image:MST4/28Qa.png" width="680" height="236" class="tcecode"><br>Which of the given options is a proper test vector, if values are arranged as ABCD?<span style="float:right">( Marks: 0.00 )</span><ol class="answer"><li>&nbsp; 0011</li><li>&nbsp; 1000</li><li>&nbsp; 0101<br><span class="explanation"><li>&nbsp; 0010</li></ol><br><br></li><li><strong class="tcecode">Common Data Question 32 &amp; 33</strong><br><img src="./Test Results32_files/19Qa.png" alt="image:MST4/19Qa.png" width="671" height="251" class="tcecode"><br>If the counter starts with ‘110’ being initial state in clock cycle 1, then what is the sequence that gets generated, if Q_1 Q_0 tapped on odd clock cycle and Q_2 Q_0 are tapped on even clock cycle?<span style="float:right">( Marks: 0.00 )</span><ol class="answer"><li>&nbsp; 2, 1, 0, 3, 3, 1, 0</li><li>&nbsp; 2, 1, 3, 3, 2, 3, 2</li><li>&nbsp; 1, 0, 3, 2, 1, 2, 3</li><li>&nbsp; 2, 3, 2, 1, 3, 1, 0<br><span class="explanation"></ol><br><br></li><li><strong class="tcecode">Common Data Question 32 &amp; 33</strong><br><img src="./Test Results32_files/29Qa.png" alt="image:MST4/29Qa.png" width="642" height="184" class="tcecode"><br>What does the given circuit represent?<span style="float:right">( Marks: 0.00 )</span><ol class="answer"><li>&nbsp; mod 7 counter<br><span class="explanation"><li>&nbsp; mod 7 up counter</li><li>&nbsp; mod 7 down counter</li><li>&nbsp; None</li></ol><br><br></li></ol></div></div><a href="http://www.gatexcel.co.in/public/code/index.php" title="Main Page"><strong>&lt; Back To Home</strong></a></div></div><div class="userbar"><span class="copyright">© 2017 - Raudra</span></div><div tabindex="-1" role="dialog" class="ui-dialog ui-corner-all ui-widget ui-widget-content ui-front ui-draggable" aria-describedby="data-dialog" style="display: none;" aria-labelledby="ui-id-1"><div class="ui-dialog-titlebar ui-corner-all ui-widget-header ui-helper-clearfix ui-draggable-handle"><span id="ui-id-1" class="ui-dialog-title">Data</span><button type="button" class="ui-button ui-corner-all ui-widget ui-button-icon-only ui-dialog-titlebar-close" title="Close"><span class="ui-button-icon ui-icon ui-icon-closethick"></span><span class="ui-button-icon-space"> </span>Close</button></div><div id="data-dialog" class="ui-dialog-content ui-widget-content">    <div>    <img src="./Test Results32_files/usefulDataFile_1.jpg">    </div><!--    <table border="1" class="da