;redcode
;assert 1
	SPL 0, <-22
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB -1, <-20
	DJN -1, @-20
	SUB @-127, 100
	SUB #0, @2
	SUB 300, 90
	SUB 300, 90
	SUB @127, 106
	SUB @127, 106
	SUB @127, 106
	JMP @72, #200
	JMP @72, #200
	MOV -1, <-20
	JMN 0, #0
	SUB 300, 90
	JMN 0, #0
	MOV @6, @2
	SUB @0, @2
	ADD -1, <-20
	DJN -1, @-20
	DJN -207, @-130
	SUB #0, @2
	MOV -1, <-20
	JMN -207, @-130
	SUB @121, 103
	MOV -7, <-20
	SUB @127, 106
	CMP -207, <-120
	SUB 10, 10
	CMP #0, @2
	CMP -207, <-120
	SUB @-127, 100
	CMP @-127, 100
	SLT @172, 106
	SUB @121, 106
	ADD #-207, <-120
	ADD #-207, <-120
	MOV -2, @-22
	MOV -2, @-22
	CMP -207, <-120
	SPL 500, <-622
	JMN 0, <-22
	JMN 0, <-22
	SPL 0, <-22
	MOV -1, <-20
	SPL 0, <-22
	ADD 216, 66
	SUB #0, -2
