{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 10 20:40:37 2021 " "Info: Processing started: Wed Mar 10 20:40:37 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off CPU -c CPU " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "CPU EP1C3T100C8 " "Info: Selected device EP1C3T100C8 for design \"CPU\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP1C3T100A8 " "Info: Device EP1C3T100A8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "2 " "Info: Fitter converted 2 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 6 " "Info: Pin ~nCSO~ is reserved at location 6" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 17 " "Info: Pin ~ASDO~ is reserved at location 17" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "47 47 " "Warning: No exact pin location assignment(s) for 47 pins of 47 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DataBus\[7\] " "Info: Pin DataBus\[7\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { DataBus[7] } } } { "CPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/CPU.bdf" { { 24 336 512 40 "DataBus\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataBus[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DataBus\[6\] " "Info: Pin DataBus\[6\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { DataBus[6] } } } { "CPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/CPU.bdf" { { 24 336 512 40 "DataBus\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataBus[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DataBus\[5\] " "Info: Pin DataBus\[5\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { DataBus[5] } } } { "CPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/CPU.bdf" { { 24 336 512 40 "DataBus\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataBus[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DataBus\[4\] " "Info: Pin DataBus\[4\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { DataBus[4] } } } { "CPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/CPU.bdf" { { 24 336 512 40 "DataBus\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataBus[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DataBus\[3\] " "Info: Pin DataBus\[3\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { DataBus[3] } } } { "CPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/CPU.bdf" { { 24 336 512 40 "DataBus\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataBus[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DataBus\[2\] " "Info: Pin DataBus\[2\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { DataBus[2] } } } { "CPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/CPU.bdf" { { 24 336 512 40 "DataBus\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataBus[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DataBus\[1\] " "Info: Pin DataBus\[1\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { DataBus[1] } } } { "CPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/CPU.bdf" { { 24 336 512 40 "DataBus\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataBus[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DataBus\[0\] " "Info: Pin DataBus\[0\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { DataBus[0] } } } { "CPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/CPU.bdf" { { 24 336 512 40 "DataBus\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataBus[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Cf " "Info: Pin Cf not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { Cf } } } { "CPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/CPU.bdf" { { -272 1448 1624 -256 "Cf" "" } { -144 1096 1144 -128 "Cf" "" } { -144 1464 1504 -128 "Cf" "" } { -280 1304 1448 -264 "Cf" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Cf } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sm " "Info: Pin sm not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { sm } } } { "CPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/CPU.bdf" { { -248 1448 1624 -232 "sm" "" } { 120 528 576 136 "sm" "" } { -256 1304 1448 -240 "sm" "" } { -40 1296 1352 -24 "sm" "" } { -8 928 976 8 "sm" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { sm } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir_out\[7\] " "Info: Pin ir_out\[7\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { ir_out[7] } } } { "CPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/CPU.bdf" { { -320 1448 1624 -304 "ir_out\[7..0\]" "" } { -280 1144 1205 -264 "ir_out\[7..0\]" "" } { -328 1304 1448 -312 "ir_out\[7..0\]" "" } { 264 1296 1357 280 "ir_out\[7..0\]" "" } { -24 928 989 -8 "ir_out\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { ir_out[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir_out\[6\] " "Info: Pin ir_out\[6\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { ir_out[6] } } } { "CPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/CPU.bdf" { { -320 1448 1624 -304 "ir_out\[7..0\]" "" } { -280 1144 1205 -264 "ir_out\[7..0\]" "" } { -328 1304 1448 -312 "ir_out\[7..0\]" "" } { 264 1296 1357 280 "ir_out\[7..0\]" "" } { -24 928 989 -8 "ir_out\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { ir_out[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir_out\[5\] " "Info: Pin ir_out\[5\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { ir_out[5] } } } { "CPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/CPU.bdf" { { -320 1448 1624 -304 "ir_out\[7..0\]" "" } { -280 1144 1205 -264 "ir_out\[7..0\]" "" } { -328 1304 1448 -312 "ir_out\[7..0\]" "" } { 264 1296 1357 280 "ir_out\[7..0\]" "" } { -24 928 989 -8 "ir_out\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { ir_out[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir_out\[4\] " "Info: Pin ir_out\[4\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { ir_out[4] } } } { "CPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/CPU.bdf" { { -320 1448 1624 -304 "ir_out\[7..0\]" "" } { -280 1144 1205 -264 "ir_out\[7..0\]" "" } { -328 1304 1448 -312 "ir_out\[7..0\]" "" } { 264 1296 1357 280 "ir_out\[7..0\]" "" } { -24 928 989 -8 "ir_out\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { ir_out[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir_out\[3\] " "Info: Pin ir_out\[3\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { ir_out[3] } } } { "CPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/CPU.bdf" { { -320 1448 1624 -304 "ir_out\[7..0\]" "" } { -280 1144 1205 -264 "ir_out\[7..0\]" "" } { -328 1304 1448 -312 "ir_out\[7..0\]" "" } { 264 1296 1357 280 "ir_out\[7..0\]" "" } { -24 928 989 -8 "ir_out\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { ir_out[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir_out\[2\] " "Info: Pin ir_out\[2\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { ir_out[2] } } } { "CPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/CPU.bdf" { { -320 1448 1624 -304 "ir_out\[7..0\]" "" } { -280 1144 1205 -264 "ir_out\[7..0\]" "" } { -328 1304 1448 -312 "ir_out\[7..0\]" "" } { 264 1296 1357 280 "ir_out\[7..0\]" "" } { -24 928 989 -8 "ir_out\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { ir_out[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir_out\[1\] " "Info: Pin ir_out\[1\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { ir_out[1] } } } { "CPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/CPU.bdf" { { -320 1448 1624 -304 "ir_out\[7..0\]" "" } { -280 1144 1205 -264 "ir_out\[7..0\]" "" } { -328 1304 1448 -312 "ir_out\[7..0\]" "" } { 264 1296 1357 280 "ir_out\[7..0\]" "" } { -24 928 989 -8 "ir_out\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { ir_out[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir_out\[0\] " "Info: Pin ir_out\[0\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { ir_out[0] } } } { "CPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/CPU.bdf" { { -320 1448 1624 -304 "ir_out\[7..0\]" "" } { -280 1144 1205 -264 "ir_out\[7..0\]" "" } { -328 1304 1448 -312 "ir_out\[7..0\]" "" } { 264 1296 1357 280 "ir_out\[7..0\]" "" } { -24 928 989 -8 "ir_out\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { ir_out[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ldpc " "Info: Pin ldpc not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { ldpc } } } { "CPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/CPU.bdf" { { -120 688 864 -104 "ldpc" "" } { 56 1488 1528 72 "ldpc" "" } { -64 608 648 -48 "ldpc" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { ldpc } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inpc " "Info: Pin inpc not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { inpc } } } { "CPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/CPU.bdf" { { -136 688 864 -120 "inpc" "" } { 72 1488 1528 88 "inpc" "" } { -48 616 664 -32 "inpc" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { inpc } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_s\[7\] " "Info: Pin data_s\[7\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { data_s[7] } } } { "CPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/CPU.bdf" { { -368 1448 1624 -352 "data_s\[7..0\]" "" } { -112 48 120 -96 "data_s\[7..0\]" "" } { 264 376 443 280 "data_s\[7..0\]" "" } { -376 1304 1448 -360 "data_s\[7..0\]" "" } { 72 264 331 88 "data_s\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_s[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_s\[6\] " "Info: Pin data_s\[6\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { data_s[6] } } } { "CPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/CPU.bdf" { { -368 1448 1624 -352 "data_s\[7..0\]" "" } { -112 48 120 -96 "data_s\[7..0\]" "" } { 264 376 443 280 "data_s\[7..0\]" "" } { -376 1304 1448 -360 "data_s\[7..0\]" "" } { 72 264 331 88 "data_s\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_s[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_s\[5\] " "Info: Pin data_s\[5\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { data_s[5] } } } { "CPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/CPU.bdf" { { -368 1448 1624 -352 "data_s\[7..0\]" "" } { -112 48 120 -96 "data_s\[7..0\]" "" } { 264 376 443 280 "data_s\[7..0\]" "" } { -376 1304 1448 -360 "data_s\[7..0\]" "" } { 72 264 331 88 "data_s\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_s[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_s\[4\] " "Info: Pin data_s\[4\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { data_s[4] } } } { "CPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/CPU.bdf" { { -368 1448 1624 -352 "data_s\[7..0\]" "" } { -112 48 120 -96 "data_s\[7..0\]" "" } { 264 376 443 280 "data_s\[7..0\]" "" } { -376 1304 1448 -360 "data_s\[7..0\]" "" } { 72 264 331 88 "data_s\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_s[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_s\[3\] " "Info: Pin data_s\[3\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { data_s[3] } } } { "CPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/CPU.bdf" { { -368 1448 1624 -352 "data_s\[7..0\]" "" } { -112 48 120 -96 "data_s\[7..0\]" "" } { 264 376 443 280 "data_s\[7..0\]" "" } { -376 1304 1448 -360 "data_s\[7..0\]" "" } { 72 264 331 88 "data_s\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_s[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_s\[2\] " "Info: Pin data_s\[2\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { data_s[2] } } } { "CPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/CPU.bdf" { { -368 1448 1624 -352 "data_s\[7..0\]" "" } { -112 48 120 -96 "data_s\[7..0\]" "" } { 264 376 443 280 "data_s\[7..0\]" "" } { -376 1304 1448 -360 "data_s\[7..0\]" "" } { 72 264 331 88 "data_s\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_s[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_s\[1\] " "Info: Pin data_s\[1\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { data_s[1] } } } { "CPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/CPU.bdf" { { -368 1448 1624 -352 "data_s\[7..0\]" "" } { -112 48 120 -96 "data_s\[7..0\]" "" } { 264 376 443 280 "data_s\[7..0\]" "" } { -376 1304 1448 -360 "data_s\[7..0\]" "" } { 72 264 331 88 "data_s\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_s[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_s\[0\] " "Info: Pin data_s\[0\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { data_s[0] } } } { "CPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/CPU.bdf" { { -368 1448 1624 -352 "data_s\[7..0\]" "" } { -112 48 120 -96 "data_s\[7..0\]" "" } { 264 376 443 280 "data_s\[7..0\]" "" } { -376 1304 1448 -360 "data_s\[7..0\]" "" } { 72 264 331 88 "data_s\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_s[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_d\[7\] " "Info: Pin data_d\[7\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { data_d[7] } } } { "CPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/CPU.bdf" { { -344 1448 1624 -328 "data_d\[7..0\]" "" } { -96 48 120 -80 "data_d\[7..0\]" "" } { 280 376 443 296 "data_d\[7..0\]" "" } { -352 1304 1448 -336 "data_d\[7..0\]" "" } { 88 264 331 104 "data_d\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_d[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_d\[6\] " "Info: Pin data_d\[6\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { data_d[6] } } } { "CPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/CPU.bdf" { { -344 1448 1624 -328 "data_d\[7..0\]" "" } { -96 48 120 -80 "data_d\[7..0\]" "" } { 280 376 443 296 "data_d\[7..0\]" "" } { -352 1304 1448 -336 "data_d\[7..0\]" "" } { 88 264 331 104 "data_d\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_d[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_d\[5\] " "Info: Pin data_d\[5\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { data_d[5] } } } { "CPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/CPU.bdf" { { -344 1448 1624 -328 "data_d\[7..0\]" "" } { -96 48 120 -80 "data_d\[7..0\]" "" } { 280 376 443 296 "data_d\[7..0\]" "" } { -352 1304 1448 -336 "data_d\[7..0\]" "" } { 88 264 331 104 "data_d\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_d[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_d\[4\] " "Info: Pin data_d\[4\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { data_d[4] } } } { "CPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/CPU.bdf" { { -344 1448 1624 -328 "data_d\[7..0\]" "" } { -96 48 120 -80 "data_d\[7..0\]" "" } { 280 376 443 296 "data_d\[7..0\]" "" } { -352 1304 1448 -336 "data_d\[7..0\]" "" } { 88 264 331 104 "data_d\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_d[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_d\[3\] " "Info: Pin data_d\[3\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { data_d[3] } } } { "CPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/CPU.bdf" { { -344 1448 1624 -328 "data_d\[7..0\]" "" } { -96 48 120 -80 "data_d\[7..0\]" "" } { 280 376 443 296 "data_d\[7..0\]" "" } { -352 1304 1448 -336 "data_d\[7..0\]" "" } { 88 264 331 104 "data_d\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_d[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_d\[2\] " "Info: Pin data_d\[2\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { data_d[2] } } } { "CPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/CPU.bdf" { { -344 1448 1624 -328 "data_d\[7..0\]" "" } { -96 48 120 -80 "data_d\[7..0\]" "" } { 280 376 443 296 "data_d\[7..0\]" "" } { -352 1304 1448 -336 "data_d\[7..0\]" "" } { 88 264 331 104 "data_d\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_d[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_d\[1\] " "Info: Pin data_d\[1\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { data_d[1] } } } { "CPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/CPU.bdf" { { -344 1448 1624 -328 "data_d\[7..0\]" "" } { -96 48 120 -80 "data_d\[7..0\]" "" } { 280 376 443 296 "data_d\[7..0\]" "" } { -352 1304 1448 -336 "data_d\[7..0\]" "" } { 88 264 331 104 "data_d\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_d[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_d\[0\] " "Info: Pin data_d\[0\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { data_d[0] } } } { "CPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/CPU.bdf" { { -344 1448 1624 -328 "data_d\[7..0\]" "" } { -96 48 120 -80 "data_d\[7..0\]" "" } { 280 376 443 296 "data_d\[7..0\]" "" } { -352 1304 1448 -336 "data_d\[7..0\]" "" } { 88 264 331 104 "data_d\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_d[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Zf " "Info: Pin Zf not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { Zf } } } { "CPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/CPU.bdf" { { -296 1448 1624 -280 "Zf" "" } { 248 592 624 264 "Zf" "" } { -304 1304 1448 -288 "Zf" "" } { -144 904 952 -128 "Zf" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Zf } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "jmp " "Info: Pin jmp not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { jmp } } } { "CPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/CPU.bdf" { { 408 1272 1448 424 "jmp" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { jmp } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN\[2\] " "Info: Pin IN\[2\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { IN[2] } } } { "CPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/CPU.bdf" { { 184 536 704 200 "IN\[0..7\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Info: Pin clk not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { clk } } } { "CPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/CPU.bdf" { { -200 48 216 -184 "clk" "" } { -112 352 472 -96 "clk" "" } { -264 920 976 -248 "clk" "" } { 120 384 432 136 "clk" "" } { -32 608 664 -16 "clk" "" } { -112 904 952 -96 "clk" "" } { -112 1096 1144 -96 "clk" "" } { -208 216 296 -192 "clk" "" } { 88 80 128 104 "clk" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN\[3\] " "Info: Pin IN\[3\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { IN[3] } } } { "CPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/CPU.bdf" { { 184 536 704 200 "IN\[0..7\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN\[0\] " "Info: Pin IN\[0\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { IN[0] } } } { "CPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/CPU.bdf" { { 184 536 704 200 "IN\[0..7\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN\[1\] " "Info: Pin IN\[1\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { IN[1] } } } { "CPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/CPU.bdf" { { 184 536 704 200 "IN\[0..7\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN\[7\] " "Info: Pin IN\[7\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { IN[7] } } } { "CPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/CPU.bdf" { { 184 536 704 200 "IN\[0..7\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN\[5\] " "Info: Pin IN\[5\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { IN[5] } } } { "CPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/CPU.bdf" { { 184 536 704 200 "IN\[0..7\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN\[4\] " "Info: Pin IN\[4\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { IN[4] } } } { "CPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/CPU.bdf" { { 184 536 704 200 "IN\[0..7\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN\[6\] " "Info: Pin IN\[6\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { IN[6] } } } { "CPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/CPU.bdf" { { 184 536 704 200 "IN\[0..7\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_GLOBAL_LINES_NEEDED_FOR_TORNADO_DQS" "0 " "Info: DQS I/O pins require 0 global routing resources" {  } {  } 0 0 "DQS I/O pins require %1!d! global routing resources" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "clk Global clock in PIN 10 " "Info: Automatically promoted signal \"clk\" to use Global clock in PIN 10" {  } { { "CPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/CPU.bdf" { { -200 48 216 -184 "clk" "" } { -112 352 472 -96 "clk" "" } { -264 920 976 -248 "clk" "" } { 120 384 432 136 "clk" "" } { -32 608 664 -16 "clk" "" } { -112 904 952 -96 "clk" "" } { -112 1096 1144 -96 "clk" "" } { -208 216 296 -192 "clk" "" } { 88 80 128 104 "clk" "" } } } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 0 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_LUT_IO_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, LUTs, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, LUTs, and RAM blocks to improve timing and density" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_FINISH_LUT_IO_RAM_PACKING" "" "Info: Finished moving registers into I/O cells, LUTs, and RAM blocks" {  } {  } 0 0 "Finished moving registers into I/O cells, LUTs, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" {  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "46 unused 3.3V 8 38 0 " "Info: Number of I/O pins in group: 46 (unused VREF, 3.3V VCCIO, 8 input, 38 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 3 11 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  11 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 17 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  17 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 17 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  17 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 17 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  17 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_TPD_RESULT" "register general_registers:inst3\|a\[6\] memory lpm_ram_io:inst4\|altram:sram\|altsyncram:ram_block\|altsyncram_4591:auto_generated\|ram_block1a7~porta_datain_reg0 -11.858 ns " "Info: Slack time is -11.858 ns between source register \"general_registers:inst3\|a\[6\]\" and destination memory \"lpm_ram_io:inst4\|altram:sram\|altsyncram:ram_block\|altsyncram_4591:auto_generated\|ram_block1a7~porta_datain_reg0\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.194 ns + Largest register memory " "Info: + Largest register to memory requirement is 0.194 ns" {  } {  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.764 ns   Shortest register " "Info:   Shortest clock path from clock \"clk\" to destination register is 2.764 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK Unassigned 195 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = Unassigned; Fanout = 195; CLK Node = 'clk'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/CPU.bdf" { { -200 48 216 -184 "clk" "" } { -112 352 472 -96 "clk" "" } { -264 920 976 -248 "clk" "" } { 120 384 432 136 "clk" "" } { -32 608 664 -16 "clk" "" } { -112 904 952 -96 "clk" "" } { -112 1096 1144 -96 "clk" "" } { -208 216 296 -192 "clk" "" } { 88 80 128 104 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.573 ns) + CELL(0.722 ns) 2.764 ns lpm_ram_io:inst4\|altram:sram\|altsyncram:ram_block\|altsyncram_4591:auto_generated\|ram_block1a7~porta_datain_reg0 2 MEM Unassigned 1 " "Info: 2: + IC(0.573 ns) + CELL(0.722 ns) = 2.764 ns; Loc. = Unassigned; Fanout = 1; MEM Node = 'lpm_ram_io:inst4\|altram:sram\|altsyncram:ram_block\|altsyncram_4591:auto_generated\|ram_block1a7~porta_datain_reg0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.295 ns" { clk lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_4591.tdf" "" { Text "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/db/altsyncram_4591.tdf" 183 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.191 ns ( 79.27 % ) " "Info: Total cell delay = 2.191 ns ( 79.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.573 ns ( 20.73 % ) " "Info: Total interconnect delay = 0.573 ns ( 20.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "CPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/CPU.bdf" { { -200 48 216 -184 "clk" "" } { -112 352 472 -96 "clk" "" } { -264 920 976 -248 "clk" "" } { 120 384 432 136 "clk" "" } { -32 608 664 -16 "clk" "" } { -112 904 952 -96 "clk" "" } { -112 1096 1144 -96 "clk" "" } { -208 216 296 -192 "clk" "" } { 88 80 128 104 "clk" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.764 ns   Longest register " "Info:   Longest clock path from clock \"clk\" to destination register is 2.764 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK Unassigned 195 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = Unassigned; Fanout = 195; CLK Node = 'clk'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/CPU.bdf" { { -200 48 216 -184 "clk" "" } { -112 352 472 -96 "clk" "" } { -264 920 976 -248 "clk" "" } { 120 384 432 136 "clk" "" } { -32 608 664 -16 "clk" "" } { -112 904 952 -96 "clk" "" } { -112 1096 1144 -96 "clk" "" } { -208 216 296 -192 "clk" "" } { 88 80 128 104 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.573 ns) + CELL(0.722 ns) 2.764 ns lpm_ram_io:inst4\|altram:sram\|altsyncram:ram_block\|altsyncram_4591:auto_generated\|ram_block1a7~porta_datain_reg0 2 MEM Unassigned 1 " "Info: 2: + IC(0.573 ns) + CELL(0.722 ns) = 2.764 ns; Loc. = Unassigned; Fanout = 1; MEM Node = 'lpm_ram_io:inst4\|altram:sram\|altsyncram:ram_block\|altsyncram_4591:auto_generated\|ram_block1a7~porta_datain_reg0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.295 ns" { clk lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_4591.tdf" "" { Text "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/db/altsyncram_4591.tdf" 183 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.191 ns ( 79.27 % ) " "Info: Total cell delay = 2.191 ns ( 79.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.573 ns ( 20.73 % ) " "Info: Total interconnect delay = 0.573 ns ( 20.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "CPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/CPU.bdf" { { -200 48 216 -184 "clk" "" } { -112 352 472 -96 "clk" "" } { -264 920 976 -248 "clk" "" } { 120 384 432 136 "clk" "" } { -32 608 664 -16 "clk" "" } { -112 904 952 -96 "clk" "" } { -112 1096 1144 -96 "clk" "" } { -208 216 296 -192 "clk" "" } { 88 80 128 104 "clk" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.753 ns   Shortest register " "Info:   Shortest clock path from clock \"clk\" to source register is 2.753 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK Unassigned 195 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = Unassigned; Fanout = 195; CLK Node = 'clk'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/CPU.bdf" { { -200 48 216 -184 "clk" "" } { -112 352 472 -96 "clk" "" } { -264 920 976 -248 "clk" "" } { 120 384 432 136 "clk" "" } { -32 608 664 -16 "clk" "" } { -112 904 952 -96 "clk" "" } { -112 1096 1144 -96 "clk" "" } { -208 216 296 -192 "clk" "" } { 88 80 128 104 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.573 ns) + CELL(0.711 ns) 2.753 ns general_registers:inst3\|a\[6\] 2 REG Unassigned 2 " "Info: 2: + IC(0.573 ns) + CELL(0.711 ns) = 2.753 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'general_registers:inst3\|a\[6\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.284 ns" { clk general_registers:inst3|a[6] } "NODE_NAME" } } { "block_vhd/general_registers.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/block_vhd/general_registers.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 79.19 % ) " "Info: Total cell delay = 2.180 ns ( 79.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.573 ns ( 20.81 % ) " "Info: Total interconnect delay = 0.573 ns ( 20.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "CPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/CPU.bdf" { { -200 48 216 -184 "clk" "" } { -112 352 472 -96 "clk" "" } { -264 920 976 -248 "clk" "" } { 120 384 432 136 "clk" "" } { -32 608 664 -16 "clk" "" } { -112 904 952 -96 "clk" "" } { -112 1096 1144 -96 "clk" "" } { -208 216 296 -192 "clk" "" } { 88 80 128 104 "clk" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.753 ns   Longest register " "Info:   Longest clock path from clock \"clk\" to source register is 2.753 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK Unassigned 195 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = Unassigned; Fanout = 195; CLK Node = 'clk'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/CPU.bdf" { { -200 48 216 -184 "clk" "" } { -112 352 472 -96 "clk" "" } { -264 920 976 -248 "clk" "" } { 120 384 432 136 "clk" "" } { -32 608 664 -16 "clk" "" } { -112 904 952 -96 "clk" "" } { -112 1096 1144 -96 "clk" "" } { -208 216 296 -192 "clk" "" } { 88 80 128 104 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.573 ns) + CELL(0.711 ns) 2.753 ns general_registers:inst3\|a\[6\] 2 REG Unassigned 2 " "Info: 2: + IC(0.573 ns) + CELL(0.711 ns) = 2.753 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'general_registers:inst3\|a\[6\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.284 ns" { clk general_registers:inst3|a[6] } "NODE_NAME" } } { "block_vhd/general_registers.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/block_vhd/general_registers.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 79.19 % ) " "Info: Total cell delay = 2.180 ns ( 79.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.573 ns ( 20.81 % ) " "Info: Total interconnect delay = 0.573 ns ( 20.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "CPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/CPU.bdf" { { -200 48 216 -184 "clk" "" } { -112 352 472 -96 "clk" "" } { -264 920 976 -248 "clk" "" } { 120 384 432 136 "clk" "" } { -32 608 664 -16 "clk" "" } { -112 904 952 -96 "clk" "" } { -112 1096 1144 -96 "clk" "" } { -208 216 296 -192 "clk" "" } { 88 80 128 104 "clk" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns   " "Info:   Micro clock to output delay of source is 0.224 ns" {  } { { "block_vhd/general_registers.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/block_vhd/general_registers.vhd" 21 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.093 ns   " "Info:   Micro setup delay of destination is 0.093 ns" {  } { { "db/altsyncram_4591.tdf" "" { Text "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/db/altsyncram_4591.tdf" 183 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.052 ns - Longest register memory " "Info: - Longest register to memory delay is 12.052 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns general_registers:inst3\|a\[6\] 1 REG Unassigned 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'general_registers:inst3\|a\[6\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { general_registers:inst3|a[6] } "NODE_NAME" } } { "block_vhd/general_registers.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/block_vhd/general_registers.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.215 ns) + CELL(0.590 ns) 1.805 ns general_registers:inst3\|s\[6\]~20 2 COMB Unassigned 2 " "Info: 2: + IC(1.215 ns) + CELL(0.590 ns) = 1.805 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'general_registers:inst3\|s\[6\]~20'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.805 ns" { general_registers:inst3|a[6] general_registers:inst3|s[6]~20 } "NODE_NAME" } } { "block_vhd/general_registers.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/block_vhd/general_registers.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.287 ns) + CELL(0.442 ns) 3.534 ns alu:inst1\|Add0~21 3 COMB Unassigned 3 " "Info: 3: + IC(1.287 ns) + CELL(0.442 ns) = 3.534 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'alu:inst1\|Add0~21'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.729 ns" { general_registers:inst3|s[6]~20 alu:inst1|Add0~21 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.243 ns) + CELL(0.432 ns) 5.209 ns alu:inst1\|Add0~6COUT1_48 4 COMB Unassigned 1 " "Info: 4: + IC(1.243 ns) + CELL(0.432 ns) = 5.209 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'alu:inst1\|Add0~6COUT1_48'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.675 ns" { alu:inst1|Add0~21 alu:inst1|Add0~6COUT1_48 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.608 ns) 5.817 ns alu:inst1\|Add0~3 5 COMB Unassigned 1 " "Info: 5: + IC(0.000 ns) + CELL(0.608 ns) = 5.817 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'alu:inst1\|Add0~3'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.608 ns" { alu:inst1|Add0~6COUT1_48 alu:inst1|Add0~3 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.362 ns) + CELL(0.292 ns) 6.471 ns alu:inst1\|outbus\[7\]~69 6 COMB Unassigned 1 " "Info: 6: + IC(0.362 ns) + CELL(0.292 ns) = 6.471 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'alu:inst1\|outbus\[7\]~69'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.654 ns" { alu:inst1|Add0~3 alu:inst1|outbus[7]~69 } "NODE_NAME" } } { "block_vhd/alu.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/block_vhd/alu.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.569 ns) + CELL(0.114 ns) 8.154 ns alu:inst1\|outbus\[7\]~89 7 COMB Unassigned 3 " "Info: 7: + IC(1.569 ns) + CELL(0.114 ns) = 8.154 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'alu:inst1\|outbus\[7\]~89'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.683 ns" { alu:inst1|outbus[7]~69 alu:inst1|outbus[7]~89 } "NODE_NAME" } } { "block_vhd/alu.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/block_vhd/alu.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.212 ns) + CELL(0.442 ns) 8.808 ns rslogic:inst10\|outbus2\[7\]~36 8 COMB Unassigned 1 " "Info: 8: + IC(0.212 ns) + CELL(0.442 ns) = 8.808 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'rslogic:inst10\|outbus2\[7\]~36'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.654 ns" { alu:inst1|outbus[7]~89 rslogic:inst10|outbus2[7]~36 } "NODE_NAME" } } { "block_vhd/rslogic.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/block_vhd/rslogic.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.362 ns) + CELL(0.292 ns) 9.462 ns inst15\[7\]~37 9 COMB Unassigned 3 " "Info: 9: + IC(0.362 ns) + CELL(0.292 ns) = 9.462 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'inst15\[7\]~37'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.654 ns" { rslogic:inst10|outbus2[7]~36 inst15[7]~37 } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/CPU.bdf" { { 176 712 760 208 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.540 ns) + CELL(0.114 ns) 10.116 ns inst15\[7\]~51 10 COMB Unassigned 5 " "Info: 10: + IC(0.540 ns) + CELL(0.114 ns) = 10.116 ns; Loc. = Unassigned; Fanout = 5; COMB Node = 'inst15\[7\]~51'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.654 ns" { inst15[7]~37 inst15[7]~51 } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/CPU.bdf" { { 176 712 760 208 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.580 ns) + CELL(0.356 ns) 12.052 ns lpm_ram_io:inst4\|altram:sram\|altsyncram:ram_block\|altsyncram_4591:auto_generated\|ram_block1a7~porta_datain_reg0 11 MEM Unassigned 1 " "Info: 11: + IC(1.580 ns) + CELL(0.356 ns) = 12.052 ns; Loc. = Unassigned; Fanout = 1; MEM Node = 'lpm_ram_io:inst4\|altram:sram\|altsyncram:ram_block\|altsyncram_4591:auto_generated\|ram_block1a7~porta_datain_reg0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.936 ns" { inst15[7]~51 lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_4591.tdf" "" { Text "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/db/altsyncram_4591.tdf" 183 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.682 ns ( 30.55 % ) " "Info: Total cell delay = 3.682 ns ( 30.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.370 ns ( 69.45 % ) " "Info: Total interconnect delay = 8.370 ns ( 69.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "12.052 ns" { general_registers:inst3|a[6] general_registers:inst3|s[6]~20 alu:inst1|Add0~21 alu:inst1|Add0~6COUT1_48 alu:inst1|Add0~3 alu:inst1|outbus[7]~69 alu:inst1|outbus[7]~89 rslogic:inst10|outbus2[7]~36 inst15[7]~37 inst15[7]~51 lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_datain_reg0 } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "12.052 ns" { general_registers:inst3|a[6] general_registers:inst3|s[6]~20 alu:inst1|Add0~21 alu:inst1|Add0~6COUT1_48 alu:inst1|Add0~3 alu:inst1|outbus[7]~69 alu:inst1|outbus[7]~89 rslogic:inst10|outbus2[7]~36 inst15[7]~37 inst15[7]~51 lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_datain_reg0 } "NODE_NAME" } }  } 0 0 "Slack time is %5!s! between source %1!s! \"%2!s!\" and destination %3!s! \"%4!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "12.052 ns register memory " "Info: Estimated most critical path is register to memory delay of 12.052 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns general_registers:inst3\|a\[6\] 1 REG LAB_X18_Y6 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X18_Y6; Fanout = 2; REG Node = 'general_registers:inst3\|a\[6\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { general_registers:inst3|a[6] } "NODE_NAME" } } { "block_vhd/general_registers.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/block_vhd/general_registers.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.215 ns) + CELL(0.590 ns) 1.805 ns general_registers:inst3\|s\[6\]~20 2 COMB LAB_X16_Y7 2 " "Info: 2: + IC(1.215 ns) + CELL(0.590 ns) = 1.805 ns; Loc. = LAB_X16_Y7; Fanout = 2; COMB Node = 'general_registers:inst3\|s\[6\]~20'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.805 ns" { general_registers:inst3|a[6] general_registers:inst3|s[6]~20 } "NODE_NAME" } } { "block_vhd/general_registers.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/block_vhd/general_registers.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.287 ns) + CELL(0.442 ns) 3.534 ns alu:inst1\|Add0~21 3 COMB LAB_X18_Y6 3 " "Info: 3: + IC(1.287 ns) + CELL(0.442 ns) = 3.534 ns; Loc. = LAB_X18_Y6; Fanout = 3; COMB Node = 'alu:inst1\|Add0~21'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.729 ns" { general_registers:inst3|s[6]~20 alu:inst1|Add0~21 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.243 ns) + CELL(0.432 ns) 5.209 ns alu:inst1\|Add0~6COUT1_48 4 COMB LAB_X18_Y8 1 " "Info: 4: + IC(1.243 ns) + CELL(0.432 ns) = 5.209 ns; Loc. = LAB_X18_Y8; Fanout = 1; COMB Node = 'alu:inst1\|Add0~6COUT1_48'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.675 ns" { alu:inst1|Add0~21 alu:inst1|Add0~6COUT1_48 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.608 ns) 5.817 ns alu:inst1\|Add0~3 5 COMB LAB_X18_Y8 1 " "Info: 5: + IC(0.000 ns) + CELL(0.608 ns) = 5.817 ns; Loc. = LAB_X18_Y8; Fanout = 1; COMB Node = 'alu:inst1\|Add0~3'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.608 ns" { alu:inst1|Add0~6COUT1_48 alu:inst1|Add0~3 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.362 ns) + CELL(0.292 ns) 6.471 ns alu:inst1\|outbus\[7\]~69 6 COMB LAB_X18_Y8 1 " "Info: 6: + IC(0.362 ns) + CELL(0.292 ns) = 6.471 ns; Loc. = LAB_X18_Y8; Fanout = 1; COMB Node = 'alu:inst1\|outbus\[7\]~69'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.654 ns" { alu:inst1|Add0~3 alu:inst1|outbus[7]~69 } "NODE_NAME" } } { "block_vhd/alu.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/block_vhd/alu.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.569 ns) + CELL(0.114 ns) 8.154 ns alu:inst1\|outbus\[7\]~89 7 COMB LAB_X21_Y7 3 " "Info: 7: + IC(1.569 ns) + CELL(0.114 ns) = 8.154 ns; Loc. = LAB_X21_Y7; Fanout = 3; COMB Node = 'alu:inst1\|outbus\[7\]~89'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.683 ns" { alu:inst1|outbus[7]~69 alu:inst1|outbus[7]~89 } "NODE_NAME" } } { "block_vhd/alu.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/block_vhd/alu.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.212 ns) + CELL(0.442 ns) 8.808 ns rslogic:inst10\|outbus2\[7\]~36 8 COMB LAB_X21_Y7 1 " "Info: 8: + IC(0.212 ns) + CELL(0.442 ns) = 8.808 ns; Loc. = LAB_X21_Y7; Fanout = 1; COMB Node = 'rslogic:inst10\|outbus2\[7\]~36'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.654 ns" { alu:inst1|outbus[7]~89 rslogic:inst10|outbus2[7]~36 } "NODE_NAME" } } { "block_vhd/rslogic.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/block_vhd/rslogic.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.362 ns) + CELL(0.292 ns) 9.462 ns inst15\[7\]~37 9 COMB LAB_X21_Y7 3 " "Info: 9: + IC(0.362 ns) + CELL(0.292 ns) = 9.462 ns; Loc. = LAB_X21_Y7; Fanout = 3; COMB Node = 'inst15\[7\]~37'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.654 ns" { rslogic:inst10|outbus2[7]~36 inst15[7]~37 } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/CPU.bdf" { { 176 712 760 208 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.540 ns) + CELL(0.114 ns) 10.116 ns inst15\[7\]~51 10 COMB LAB_X21_Y7 5 " "Info: 10: + IC(0.540 ns) + CELL(0.114 ns) = 10.116 ns; Loc. = LAB_X21_Y7; Fanout = 5; COMB Node = 'inst15\[7\]~51'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.654 ns" { inst15[7]~37 inst15[7]~51 } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/CPU.bdf" { { 176 712 760 208 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.580 ns) + CELL(0.356 ns) 12.052 ns lpm_ram_io:inst4\|altram:sram\|altsyncram:ram_block\|altsyncram_4591:auto_generated\|ram_block1a7~porta_datain_reg0 11 MEM M4K_X13_Y7 1 " "Info: 11: + IC(1.580 ns) + CELL(0.356 ns) = 12.052 ns; Loc. = M4K_X13_Y7; Fanout = 1; MEM Node = 'lpm_ram_io:inst4\|altram:sram\|altsyncram:ram_block\|altsyncram_4591:auto_generated\|ram_block1a7~porta_datain_reg0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.936 ns" { inst15[7]~51 lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_4591.tdf" "" { Text "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/db/altsyncram_4591.tdf" 183 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.682 ns ( 30.55 % ) " "Info: Total cell delay = 3.682 ns ( 30.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.370 ns ( 69.45 % ) " "Info: Total interconnect delay = 8.370 ns ( 69.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "12.052 ns" { general_registers:inst3|a[6] general_registers:inst3|s[6]~20 alu:inst1|Add0~21 alu:inst1|Add0~6COUT1_48 alu:inst1|Add0~3 alu:inst1|outbus[7]~69 alu:inst1|outbus[7]~89 rslogic:inst10|outbus2[7]~36 inst15[7]~37 inst15[7]~51 lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_datain_reg0 } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Info: Average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "8 X14_Y0 X27_Y14 " "Info: Peak interconnect usage is 8% of the available device resources in the region that extends from location X14_Y0 to location X27_Y14" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Fixed Delay Chain Operation " "Info: Completed Fixed Delay Chain Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Delay Chain Operation " "Info: Completed Auto Delay Chain Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "272 " "Info: Peak virtual memory: 272 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 10 20:40:39 2021 " "Info: Processing ended: Wed Mar 10 20:40:39 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
