# vsim -quiet -c tb_top_opt -do "sim.do" "+notimingchecks" 
# Start time: 19:23:14 on Feb 27,2017
# //  Questa Sim-64
# //  Version 10.4c linux_x86_64 Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# do sim.do
# waveform.wlf
# Simulation failed , DataAdr: 204, WriteData: 20 
# Simulation failed , DataAdr: 208, WriteData: 510 
# Simulation failed , DataAdr: 210, WriteData: 511 
# Simulation succeeded
# 0         252
# 1          20
# 2         511
# 3           4
# 4           2
# 5           x
# 6         511
# 7           x
# 8           x
# 9           3
# 10           x
# 11           x
# 12           x
# 13           x
# 14           x
# 15           x
# ** Note: $finish    : ../verif/testbench.sv(56)
#    Time: 1 us  Iteration: 1  Instance: /testbench
# End time: 19:23:15 on Feb 27,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
