BR_INST_RETIRED:ALL_BRANCHES
BR_INST_RETIRED:CONDITIONAL
BR_INST_RETIRED:FAR_BRANCH
BR_INST_RETIRED:NEAR_CALL
BR_INST_RETIRED:NEAR_RETURN
BR_INST_RETIRED:NEAR_TAKEN
BR_MISP_RETIRED:ALL_BRANCHES
BR_MISP_RETIRED:CONDITIONAL
BR_MISP_RETIRED:NEAR_CALL
BR_MISP_RETIRED:NEAR_TAKEN
FRONTEND_RETIRED:DSB_MISS
FRONTEND_RETIRED:ITLB_MISS
FRONTEND_RETIRED:STLB_MISS
FRONTEND_RETIRED:L1I_MISS
FRONTEND_RETIRED:L2_MISS
FRONTEND_RETIRED:LATENCY_GE_128
FRONTEND_RETIRED:LATENCY_GE_16
FRONTEND_RETIRED:LATENCY_GE_2_BUBBLES_GE_1
FRONTEND_RETIRED:LATENCY_GE_2_BUBBLES_GE_2
FRONTEND_RETIRED:LATENCY_GE_2_BUBBLES_GE_3
FRONTEND_RETIRED:LATENCY_GE_2
FRONTEND_RETIRED:LATENCY_GE_256
FRONTEND_RETIRED:LATENCY_GE_32
FRONTEND_RETIRED:LATENCY_GE_4
FRONTEND_RETIRED:LATENCY_GE_512
FRONTEND_RETIRED:LATENCY_GE_64
FRONTEND_RETIRED:LATENCY_GE_8
MEM_INST_RETIRED:STLB_MISS_LOADS
MEM_INST_RETIRED:STLB_MISS_STORES
MEM_INST_RETIRED:LOCK_LOADS
MEM_INST_RETIRED:SPLIT_LOADS
MEM_INST_RETIRED:SPLIT_STORES
MEM_INST_RETIRED:ALL_LOADS
MEM_INST_RETIRED:ALL_STORES
HLE_RETIRED:ABORTED
INST_RETIRED:TOTAL_CYCLES
MEM_LOAD_L3_HIT_RETIRED:XSNP_HIT
MEM_LOAD_L3_HIT_RETIRED:XSNP_HITM
MEM_LOAD_L3_HIT_RETIRED:XSNP_MISS
MEM_LOAD_L3_HIT_RETIRED:XSNP_NONE
MEM_LOAD_MISC_RETIRED:UC
MEM_LOAD_RETIRED:FB_HIT
MEM_LOAD_RETIRED:L1_HIT
MEM_LOAD_RETIRED:L1_MISS
MEM_LOAD_RETIRED:L2_HIT
MEM_LOAD_RETIRED:L2_MISS
MEM_LOAD_RETIRED:L3_HIT
MEM_LOAD_RETIRED:L3_MISS
RTM_RETIRED:ABORTED
INST_RETIRED:ANY_P
