b	1000fc <_boot>		
b	1000a0 <Undefined>		
b	1000b0 <SVCHandler>		
b	1000e8 <PrefetchAbortHandler>		
b	1000d4 <DataAbortHandler>		
nop	{0}		
b	100020 <IRQHandler>		
b	100060 <FIQHandler>		
push	{r0, r1, r2, r3, ip, lr}		
vpush	{d0-d7}		
vpush	{d16-d31}		
vmrs	r1, fpscr		
push	{r1}		; (str r1, [sp, #-4]!)
vmrs	r1, fpexc		
push	{r1}		; (str r1, [sp, #-4]!)
bl	1023b4 <IRQInterrupt>		
pop	{r1}		; (ldr r1, [sp], #4)
vmsr	fpexc, r1		
pop	{r1}		; (ldr r1, [sp], #4)
vmsr	fpscr, r1		
vpop	{d16-d31}		
vpop	{d0-d7}		
pop	{r0, r1, r2, r3, ip, lr}		
subs	pc, lr, #4		
push	{r0, r1, r2, r3, ip, lr}		
vpush	{d0-d7}		
vpush	{d16-d31}		
vmrs	r1, fpscr		
push	{r1}		; (str r1, [sp, #-4]!)
vmrs	r1, fpexc		
push	{r1}		; (str r1, [sp, #-4]!)
bl	1023a0 <FIQInterrupt>		
pop	{r1}		; (ldr r1, [sp], #4)
vmsr	fpexc, r1		
pop	{r1}		; (ldr r1, [sp], #4)
vmsr	fpscr, r1		
vpop	{d16-d31}		
vpop	{d0-d7}		
pop	{r0, r1, r2, r3, ip, lr}		
subs	pc, lr, #4		
push	{r0, r1, r2, r3, ip, lr}		
pop	{r0, r1, r2, r3, ip, lr}		
b	1000fc <_boot>		
movs	pc, lr		
push	{r0, r1, r2, r3, ip, lr}		
tst	r0, #32		
ldrhne	r0, [lr, #-2]		
bicne	r0, r0, #65280	; 0xff00	
ldreq	r0, [lr, #-4]		
biceq	r0, r0, #-16777216	; 0xff000000	
bl	1023c8 <SWInterrupt>		
pop	{r0, r1, r2, r3, ip, lr}		
movs	pc, lr		
dsb	sy		
push	{r0, r1, r2, r3, ip, lr}		
bl	1023dc <DataAbortInterrupt>		
pop	{r0, r1, r2, r3, ip, lr}		
subs	pc, lr, #8		
dsb	sy		
push	{r0, r1, r2, r3, ip, lr}		
bl	1023f0 <PrefetchAbortInterrupt>		
pop	{r0, r1, r2, r3, ip, lr}		
subs	pc, lr, #4		
mrc	15, 0, r1, cr0, cr0, {5}		
and	r1, r1, #15		
cmp	r1, #0		
beq	100114 <OKToRun>		
wfe			
b	10010c <EndlessLoop0>		
mrc	15, 0, r0, cr0, cr0, {0}		
and	r5, r0, #15728640	; 0xf00000	
and	r6, r0, #15		
orr	r6, r6, r5, lsr #16		
cmp	r6, #34	; 0x22	
mrcle	15, 0, sl, cr15, cr0, {1}		
orrle	sl, sl, #16		
mcrle	15, 0, sl, cr15, cr0, {1}		
teq	r5, #2097152	; 0x200000	
mrceq	15, 0, sl, cr15, cr0, {1}		
orreq	sl, sl, #64	; 0x40	
mcreq	15, 0, sl, cr15, cr0, {1}		
ldr	r0, [pc, #636]	; 1003c8 <finished+0x14>	
mcr	15, 0, r0, cr12, cr0, {0}		
ldr	r7, [pc, #632]	; 1003cc <finished+0x18>	
ldr	r0, [r7]		
orr	r0, r0, #1		
str	r0, [r7]		
ldr	r7, [pc, #620]	; 1003d0 <finished+0x1c>	
ldr	r6, [pc, #620]	; 1003d4 <finished+0x20>	
str	r6, [r7]		
mrc	15, 0, r0, cr1, cr0, {1}		
orr	r0, r0, #64	; 0x40	
orr	r0, r0, #1		
mcr	15, 0, r0, cr1, cr0, {1}		
mov	r0, #0		
mcr	15, 0, r0, cr8, cr7, {0}		
mcr	15, 0, r0, cr7, cr5, {0}		
mcr	15, 0, r0, cr7, cr5, {6}		
bl	100338 <invalidate_dcache>		
ldr	r0, [pc, #580]	; 1003d8 <finished+0x24>	
mov	r1, #0		
str	r1, [r0]		
ldr	r0, [pc, #572]	; 1003dc <finished+0x28>	
ldr	r1, [r0]		
ldr	r2, [pc, #568]	; 1003e0 <finished+0x2c>	
orr	r1, r1, r2		
str	r1, [r0]		
ldr	r0, [pc, #560]	; 1003e4 <finished+0x30>	
ldr	r1, [pc, #560]	; 1003e8 <finished+0x34>	
str	r1, [r0]		
ldr	r0, [pc, #556]	; 1003ec <finished+0x38>	
ldr	r1, [pc, #556]	; 1003f0 <finished+0x3c>	
str	r1, [r0]		
ldr	r0, [pc, #552]	; 1003f4 <finished+0x40>	
ldr	r2, [pc, #516]	; 1003d4 <finished+0x20>	
str	r2, [r0]		
ldr	r0, [pc, #544]	; 1003f8 <finished+0x44>	
ldr	r1, [r0]		
cmp	r1, #0		
bne	1001d4 <Sync>		
ldr	r0, [pc, #532]	; 1003fc <finished+0x48>	
ldr	r1, [r0]		
ldr	r0, [pc, #528]	; 100400 <finished+0x4c>	
str	r1, [r0]		
mrc	15, 0, r0, cr1, cr0, {0}		
bic	r0, r0, #1		
mcr	15, 0, r0, cr1, cr0, {0}		
mrs	r0, CPSR		
mvn	r1, #31		
and	r2, r1, r0		
orr	r2, r2, #18		
msr	CPSR_fc, r2		
ldr	sp, [pc, #492]	; 100404 <finished+0x50>	
mrs	r0, CPSR		
mvn	r1, #31		
and	r2, r1, r0		
orr	r2, r2, #19		
msr	CPSR_fc, r2		
ldr	sp, [pc, #472]	; 100408 <finished+0x54>	
mrs	r0, CPSR		
mvn	r1, #31		
and	r2, r1, r0		
orr	r2, r2, #23		
msr	CPSR_fc, r2		
ldr	sp, [pc, #452]	; 10040c <finished+0x58>	
mrs	r0, CPSR		
mvn	r1, #31		
and	r2, r1, r0		
orr	r2, r2, #17		
msr	CPSR_fc, r2		
ldr	sp, [pc, #432]	; 100410 <finished+0x5c>	
mrs	r0, CPSR		
mvn	r1, #31		
and	r2, r1, r0		
orr	r2, r2, #27		
msr	CPSR_fc, r2		
ldr	sp, [pc, #412]	; 100414 <finished+0x60>	
mrs	r0, CPSR		
mvn	r1, #31		
and	r2, r1, r0		
orr	r2, r2, #31		
msr	CPSR_fc, r2		
ldr	sp, [pc, #392]	; 100418 <finished+0x64>	
ldr	r0, [pc, #392]	; 10041c <finished+0x68>	
orr	r0, r0, #91	; 0x5b	
mcr	15, 0, r0, cr2, cr0, {0}		
mvn	r0, #0		
mcr	15, 0, r0, cr3, cr0, {0}		
ldr	r0, [pc, #376]	; 100420 <finished+0x6c>	
mcr	15, 0, r0, cr1, cr0, {0}		
dsb	sy		
isb	sy		
ldr	r0, [pc, #364]	; 100424 <finished+0x70>	
ldr	r1, [pc, #364]	; 100428 <finished+0x74>	
str	r1, [r0]		
ldr	r0, [pc, #360]	; 10042c <finished+0x78>	
ldr	r1, [pc, #360]	; 100430 <finished+0x7c>	
str	r1, [r0]		
ldr	r0, [pc, #356]	; 100434 <finished+0x80>	
ldr	r1, [pc, #356]	; 100438 <finished+0x84>	
str	r1, [r0]		
ldr	r0, [pc, #252]	; 1003d8 <finished+0x24>	
ldr	r1, [r0]		
mov	r2, #1		
orr	r1, r1, r2		
str	r1, [r0]		
nop			; (mov r0, r0)
mrc	15, 0, r1, cr1, cr0, {2}		
orr	r1, r1, #15728640	; 0xf00000	
mcr	15, 0, r1, cr1, cr0, {2}		
vmrs	r1, fpexc		
orr	r1, r1, #1073741824	; 0x40000000	
vmsr	fpexc, r1		
mrc	15, 0, r0, cr1, cr0, {0}		
orr	r0, r0, #2048	; 0x800	
mcr	15, 0, r0, cr1, cr0, {0}		
mrc	15, 0, r0, cr1, cr0, {1}		
orr	r0, r0, #4		
orr	r0, r0, #2		
mcr	15, 0, r0, cr1, cr0, {1}		
mrs	r0, CPSR		
bic	r0, r0, #256	; 0x100	
msr	CPSR_fsx, r0		
b	102418 <_start>		
and	r0, r0, r0		
b	100334 <Sync+0x160>		
mrc	15, 1, r0, cr0, cr0, {1}		
ands	r3, r0, #117440512	; 0x7000000	
lsr	r3, r3, #23		
beq	1003b4 <finished>		
mov	sl, #0		
add	r2, sl, sl, lsr #1		
lsr	r1, r0, r2		
and	r1, r1, #7		
cmp	r1, #2		
blt	1003a8 <skip>		
mcr	15, 2, sl, cr0, cr0, {0}		
isb	sy		
mrc	15, 1, r1, cr0, cr0, {0}		
and	r2, r1, #7		
add	r2, r2, #4		
ldr	r4, [pc, #192]	; 10043c <finished+0x88>	
ands	r4, r4, r1, lsr #3		
clz	r5, r4		
ldr	r7, [pc, #184]	; 100440 <finished+0x8c>	
ands	r7, r7, r1, lsr #13		
mov	r9, r4		
orr	fp, sl, r9, lsl r5		
orr	fp, fp, r7, lsl r2		
mcr	15, 0, fp, cr7, cr6, {2}		
subs	r9, r9, #1		
bge	10038c <loop3>		
subs	r7, r7, #1		
bge	100388 <loop2>		
add	sl, sl, #2		
cmp	r3, sl		
bgt	10034c <loop1>		
mov	sl, #0		
mcr	15, 2, sl, cr0, cr0, {0}		
dsb	sy		
isb	sy		
bx	lr		
andseq	r0, r0, r0		
		; <UNDEFINED> instruction	 0xf8f00000
		; <UNDEFINED> instruction	 0xf8f0000c
strdeq	pc, [r0], -pc	; <UNPREDICTABLE>	
		; <UNDEFINED> instruction	 0xf8f02100
		; <UNDEFINED> instruction	 0xf8f02104
eorsvc	r0, r6, #0		
		; <UNDEFINED> instruction	 0xf8f02108
andeq	r0, r0, r1, lsl r1		
		; <UNDEFINED> instruction	 0xf8f0210c
andeq	r0, r0, r1, lsr #2		
		; <UNDEFINED> instruction	 0xf8f0277c
		; <UNDEFINED> instruction	 0xf8f02730
		; <UNDEFINED> instruction	 0xf8f0221c
		; <UNDEFINED> instruction	 0xf8f02220
andseq	r8, r1, r0, lsr #9		
andseq	r8, r1, r0, lsr #25		
andseq	r9, r1, r0, lsr #1		
andseq	r9, r1, r0, lsr #9		
andseq	r9, r1, r0, lsr #17		
andseq	r8, r1, r0, lsr #1		
andseq	r0, r1, r0		
andeq	r1, r0, r5		
		; <UNDEFINED> instruction	 0xf8000008
andeq	sp, r0, sp, lsl #30		
		; <UNDEFINED> instruction	 0xf8000a1c
andeq	r0, r2, r2, lsl #4		
		; <UNDEFINED> instruction	 0xf8000004
andeq	r7, r0, fp, ror r6		
strdeq	r0, [r0], -pc	; <UNPREDICTABLE>	
strdeq	r7, [r0], -pc	; <UNPREDICTABLE>	
ldr	r3, [pc, #36]	; 100470 <deregister_tm_clones+0x2c>	
movw	r0, #54836	; 0xd634	
movt	r0, #16		
rsb	r3, r0, r3		
cmp	r3, #6		
bxls	lr		
movw	r3, #0		
movt	r3, #0		
cmp	r3, #0		
bxeq	lr		
bx	r3		
andseq	sp, r0, r7, lsr r6		
movw	r3, #54836	; 0xd634	
movw	r0, #54836	; 0xd634	
movt	r3, #16		
movt	r0, #16		
rsb	r1, r0, r3		
asr	r1, r1, #2		
add	r1, r1, r1, lsr #31		
asrs	r1, r1, #1		
bxeq	lr		
movw	r3, #0		
movt	r3, #0		
cmp	r3, #0		
bxeq	lr		
bx	r3		
push	{r4, lr}		
movw	r4, #16404	; 0x4014	
movt	r4, #17		
ldrb	r3, [r4]		
cmp	r3, #0		
popne	{r4, pc}		
bl	100444 <deregister_tm_clones>		
movw	r3, #0		
movt	r3, #0		
cmp	r3, #0		
beq	1004e4 <__do_global_dtors_aux+0x38>		
movw	r0, #54836	; 0xd634	
movt	r0, #16		
nop	{0}		
mov	r3, #1		
strb	r3, [r4]		
pop	{r4, pc}		
push	{r3, lr}		
movw	r3, #0		
movt	r3, #0		
cmp	r3, #0		
beq	100518 <frame_dummy+0x28>		
movw	r0, #54836	; 0xd634	
movw	r1, #16408	; 0x4018	
movt	r0, #16		
movt	r1, #17		
nop	{0}		
movw	r0, #54832	; 0xd630	
movt	r0, #16		
ldr	r3, [r0]		
cmp	r3, #0		
bne	100534 <frame_dummy+0x44>		
pop	{r3, lr}		
b	100474 <register_tm_clones>		
movw	r3, #0		
movt	r3, #0		
cmp	r3, #0		
beq	10052c <frame_dummy+0x3c>		
blx	r3		
b	10052c <frame_dummy+0x3c>		
andeq	r0, r0, r0		
push	{fp}		; (str fp, [sp, #-4]!)
add	fp, sp, #0		
sub	sp, sp, #12		
str	r0, [fp, #-8]		
ldr	r3, [fp, #-8]		
cmp	r3, #1		
bhi	100574 <IsPowerOfTwo+0x24>		
mov	r3, #0		
b	100598 <IsPowerOfTwo+0x48>		
ldr	r3, [fp, #-8]		
sub	r2, r3, #1		
ldr	r3, [fp, #-8]		
and	r3, r3, r2		
cmp	r3, #0		
beq	100594 <IsPowerOfTwo+0x44>		
mov	r3, #0		
b	100598 <IsPowerOfTwo+0x48>		
mov	r3, #1		
mov	r0, r3		
sub	sp, fp, #0		
pop	{fp}		; (ldr fp, [sp], #4)
bx	lr		
push	{fp, lr}		
add	fp, sp, #4		
sub	sp, sp, #16		
str	r0, [fp, #-16]		
ldr	r3, [fp, #-16]		
cmp	r3, #1		
bhi	1005f0 <NumberOfBitsNeeded+0x48>		
movw	r3, #52592	; 0xcd70	
movt	r3, #16		
ldr	r3, [r3]		
ldr	r3, [r3, #12]		
mov	r0, r3		
movw	r1, #51392	; 0xc8c0	
movt	r1, #16		
ldr	r2, [fp, #-16]		
bl	1032dc <fprintf>		
mov	r0, #1		
bl	10323c <exit>		
mov	r3, #0		
str	r3, [fp, #-8]		
ldr	r3, [fp, #-8]		
mov	r2, #1		
lsl	r3, r2, r3		
mov	r2, r3		
ldr	r3, [fp, #-16]		
and	r3, r3, r2		
cmp	r3, #0		
beq	100620 <NumberOfBitsNeeded+0x78>		
ldr	r3, [fp, #-8]		
b	100630 <NumberOfBitsNeeded+0x88>		
ldr	r3, [fp, #-8]		
add	r3, r3, #1		
str	r3, [fp, #-8]		
b	1005f8 <NumberOfBitsNeeded+0x50>		
mov	r0, r3		
sub	sp, fp, #4		
pop	{fp, pc}		
push	{fp}		; (str fp, [sp, #-4]!)
add	fp, sp, #0		
sub	sp, sp, #20		
str	r0, [fp, #-16]		
str	r1, [fp, #-20]	; 0xffffffec	
mov	r3, #0		
str	r3, [fp, #-12]		
ldr	r3, [fp, #-12]		
str	r3, [fp, #-8]		
b	100694 <ReverseBits+0x58>		
ldr	r3, [fp, #-12]		
lsl	r2, r3, #1		
ldr	r3, [fp, #-16]		
and	r3, r3, #1		
orr	r3, r2, r3		
str	r3, [fp, #-12]		
ldr	r3, [fp, #-16]		
lsr	r3, r3, #1		
str	r3, [fp, #-16]		
ldr	r3, [fp, #-8]		
add	r3, r3, #1		
str	r3, [fp, #-8]		
ldr	r2, [fp, #-8]		
ldr	r3, [fp, #-20]	; 0xffffffec	
cmp	r2, r3		
bcc	100664 <ReverseBits+0x28>		
ldr	r3, [fp, #-12]		
mov	r0, r3		
sub	sp, fp, #0		
pop	{fp}		; (ldr fp, [sp], #4)
bx	lr		
push	{fp}		; (str fp, [sp, #-4]!)
add	fp, sp, #0		
sub	sp, sp, #12		
str	r0, [fp, #-8]		
str	r1, [fp, #-12]		
ldr	r2, [fp, #-12]		
ldr	r3, [fp, #-8]		
cmp	r2, r3		
bcc	1006e4 <Index_to_frequency+0x2c>		
vldr	d16, [pc, #116]	; 100758 <Index_to_frequency+0xa0>	
b	100740 <Index_to_frequency+0x88>		
ldr	r3, [fp, #-8]		
lsr	r2, r3, #1		
ldr	r3, [fp, #-12]		
cmp	r2, r3		
bcc	100718 <Index_to_frequency+0x60>		
ldr	r3, [fp, #-12]		
vmov	s15, r3		
vcvt.f64.u32	d17, s15		
ldr	r3, [fp, #-8]		
vmov	s15, r3		
vcvt.f64.u32	d16, s15		
vdiv.f64	d16, d17, d16		
b	100740 <Index_to_frequency+0x88>		
ldr	r2, [fp, #-8]		
ldr	r3, [fp, #-12]		
rsb	r3, r3, r2		
vmov	s15, r3		
vcvt.f64.u32	d16, s15		
vneg.f64	d17, d16		
ldr	r3, [fp, #-8]		
vmov	s15, r3		
vcvt.f64.u32	d16, s15		
vdiv.f64	d16, d17, d16		
vmov	r2, r3, d16		
mov	r0, r2		
mov	r1, r3		
sub	sp, fp, #0		
pop	{fp}		; (ldr fp, [sp], #4)
bx	lr		
push	{fp, lr}		
add	fp, sp, #4		
sub	sp, sp, #8		
str	r0, [fp, #-8]		
str	r1, [fp, #-12]		
ldr	r3, [fp, #-8]		
cmp	r3, #0		
bne	1007ac <CheckPointer+0x4c>		
movw	r3, #52592	; 0xcd70	
movt	r3, #16		
ldr	r3, [r3]		
ldr	r3, [r3, #12]		
mov	r0, r3		
movw	r1, #51468	; 0xc90c	
movt	r1, #16		
ldr	r2, [fp, #-12]		
bl	1032dc <fprintf>		
mov	r0, #1		
bl	10323c <exit>		
sub	sp, fp, #4		
pop	{fp, pc}		
push	{fp, lr}		
add	fp, sp, #4		
sub	sp, sp, #184	; 0xb8	
str	r0, [fp, #-176]	; 0xffffff50	
str	r1, [fp, #-180]	; 0xffffff4c	
str	r2, [fp, #-184]	; 0xffffff48	
str	r3, [fp, #-188]	; 0xffffff44	
movw	r2, #11544	; 0x2d18	
movt	r2, #21572	; 0x5444	
movw	r3, #8699	; 0x21fb	
movt	r3, #16409	; 0x4019	
strd	r2, [fp, #-36]	; 0xffffffdc	
ldr	r0, [fp, #-176]	; 0xffffff50	
bl	100550 <IsPowerOfTwo>		
mov	r3, r0		
cmp	r3, #0		
bne	100824 <fft_float+0x70>		
movw	r3, #52592	; 0xcd70	
movt	r3, #16		
ldr	r3, [r3]		
ldr	r3, [r3, #12]		
mov	r0, r3		
movw	r1, #51504	; 0xc930	
movt	r1, #16		
ldr	r2, [fp, #-176]	; 0xffffff50	
bl	1032dc <fprintf>		
mov	r0, #1		
bl	10323c <exit>		
ldr	r3, [fp, #-180]	; 0xffffff4c	
cmp	r3, #0		
beq	10083c <fft_float+0x88>		
vldr	d16, [fp, #-36]	; 0xffffffdc	
vneg.f64	d16, d16		
vstr	d16, [fp, #-36]	; 0xffffffdc	
ldr	r0, [fp, #-184]	; 0xffffff48	
movw	r1, #51556	; 0xc964	
movt	r1, #16		
bl	100760 <CheckPointer>		
ldr	r0, [fp, #4]		
movw	r1, #51564	; 0xc96c	
movt	r1, #16		
bl	100760 <CheckPointer>		
ldr	r0, [fp, #8]		
movw	r1, #51572	; 0xc974	
movt	r1, #16		
bl	100760 <CheckPointer>		
ldr	r0, [fp, #-176]	; 0xffffff50	
bl	1005a8 <NumberOfBitsNeeded>		
str	r0, [fp, #-40]	; 0xffffffd8	
mov	r3, #0		
str	r3, [fp, #-8]		
b	100904 <fft_float+0x150>		
ldr	r0, [fp, #-8]		
ldr	r1, [fp, #-40]	; 0xffffffd8	
bl	10063c <ReverseBits>		
str	r0, [fp, #-12]		
ldr	r3, [fp, #-12]		
lsl	r3, r3, #2		
ldr	r2, [fp, #4]		
add	r3, r2, r3		
ldr	r2, [fp, #-8]		
lsl	r2, r2, #2		
ldr	r1, [fp, #-184]	; 0xffffff48	
add	r2, r1, r2		
ldr	r2, [r2]		
str	r2, [r3]		
ldr	r3, [fp, #-12]		
lsl	r3, r3, #2		
ldr	r2, [fp, #8]		
add	r2, r2, r3		
ldr	r3, [fp, #-188]	; 0xffffff44	
cmp	r3, #0		
beq	1008f0 <fft_float+0x13c>		
ldr	r3, [fp, #-8]		
lsl	r3, r3, #2		
ldr	r1, [fp, #-188]	; 0xffffff44	
add	r3, r1, r3		
ldr	r3, [r3]		
b	1008f4 <fft_float+0x140>		
mov	r3, #0		
str	r3, [r2]		
ldr	r3, [fp, #-8]		
add	r3, r3, #1		
str	r3, [fp, #-8]		
ldr	r2, [fp, #-8]		
ldr	r3, [fp, #-176]	; 0xffffff50	
cmp	r2, r3		
bcc	100884 <fft_float+0xd0>		
mov	r3, #1		
str	r3, [fp, #-24]	; 0xffffffe8	
mov	r3, #2		
str	r3, [fp, #-20]	; 0xffffffec	
b	100c10 <fft_float+0x45c>		
ldr	r3, [fp, #-20]	; 0xffffffec	
vmov	s15, r3		
vcvt.f64.u32	d16, s15		
vldr	d17, [fp, #-36]	; 0xffffffdc	
vdiv.f64	d16, d17, d16		
vstr	d16, [fp, #-52]	; 0xffffffcc	
vldr	d16, [fp, #-52]	; 0xffffffcc	
vmov.f64	d17, #128	; 0x80	
vmul.f64	d16, d16, d17		
vmov	r0, r1, d16		
bl	10119c <sin>		
strd	r0, [fp, #-60]	; 0xffffffc4	
vldr	d16, [fp, #-52]	; 0xffffffcc	
vneg.f64	d16, d16		
vmov	r2, r3, d16		
mov	r0, r2		
mov	r1, r3		
bl	10119c <sin>		
strd	r0, [fp, #-68]	; 0xffffffbc	
vldr	d16, [fp, #-52]	; 0xffffffcc	
vmov.f64	d17, #128	; 0x80	
vmul.f64	d16, d16, d17		
vmov	r0, r1, d16		
bl	1010b4 <cos>		
strd	r0, [fp, #-76]	; 0xffffffb4	
ldrd	r0, [fp, #-52]	; 0xffffffcc	
bl	1010b4 <cos>		
strd	r0, [fp, #-84]	; 0xffffffac	
vldr	d16, [fp, #-84]	; 0xffffffac	
vadd.f64	d16, d16, d16		
vstr	d16, [fp, #-92]	; 0xffffffa4	
mov	r3, #0		
str	r3, [fp, #-8]		
b	100bec <fft_float+0x438>		
ldrd	r2, [fp, #-76]	; 0xffffffb4	
strd	r2, [fp, #-132]	; 0xffffff7c	
ldrd	r2, [fp, #-84]	; 0xffffffac	
strd	r2, [fp, #-140]	; 0xffffff74	
ldrd	r2, [fp, #-60]	; 0xffffffc4	
strd	r2, [fp, #-156]	; 0xffffff64	
ldrd	r2, [fp, #-68]	; 0xffffffbc	
strd	r2, [fp, #-164]	; 0xffffff5c	
ldr	r3, [fp, #-8]		
str	r3, [fp, #-12]		
mov	r3, #0		
str	r3, [fp, #-16]		
b	100bcc <fft_float+0x418>		
vldr	d17, [fp, #-140]	; 0xffffff74	
vldr	d16, [fp, #-92]	; 0xffffffa4	
vmul.f64	d17, d17, d16		
vldr	d16, [fp, #-132]	; 0xffffff7c	
vsub.f64	d16, d17, d16		
vstr	d16, [fp, #-148]	; 0xffffff6c	
ldrd	r2, [fp, #-140]	; 0xffffff74	
strd	r2, [fp, #-132]	; 0xffffff7c	
ldrd	r2, [fp, #-148]	; 0xffffff6c	
strd	r2, [fp, #-140]	; 0xffffff74	
vldr	d17, [fp, #-164]	; 0xffffff5c	
vldr	d16, [fp, #-92]	; 0xffffffa4	
vmul.f64	d17, d17, d16		
vldr	d16, [fp, #-156]	; 0xffffff64	
vsub.f64	d16, d17, d16		
vstr	d16, [fp, #-172]	; 0xffffff54	
ldrd	r2, [fp, #-164]	; 0xffffff5c	
strd	r2, [fp, #-156]	; 0xffffff64	
ldrd	r2, [fp, #-172]	; 0xffffff54	
strd	r2, [fp, #-164]	; 0xffffff5c	
ldr	r2, [fp, #-12]		
ldr	r3, [fp, #-24]	; 0xffffffe8	
add	r3, r2, r3		
str	r3, [fp, #-96]	; 0xffffffa0	
vldr	d17, [fp, #-148]	; 0xffffff6c	
ldr	r3, [fp, #-96]	; 0xffffffa0	
lsl	r3, r3, #2		
ldr	r2, [fp, #4]		
add	r3, r2, r3		
vldr	s15, [r3]		
vcvt.f64.f32	d16, s15		
vmul.f64	d17, d17, d16		
vldr	d18, [fp, #-172]	; 0xffffff54	
ldr	r3, [fp, #-96]	; 0xffffffa0	
lsl	r3, r3, #2		
ldr	r2, [fp, #8]		
add	r3, r2, r3		
vldr	s15, [r3]		
vcvt.f64.f32	d16, s15		
vmul.f64	d16, d18, d16		
vsub.f64	d16, d17, d16		
vstr	d16, [fp, #-108]	; 0xffffff94	
vldr	d17, [fp, #-148]	; 0xffffff6c	
ldr	r3, [fp, #-96]	; 0xffffffa0	
lsl	r3, r3, #2		
ldr	r2, [fp, #8]		
add	r3, r2, r3		
vldr	s15, [r3]		
vcvt.f64.f32	d16, s15		
vmul.f64	d17, d17, d16		
vldr	d18, [fp, #-172]	; 0xffffff54	
ldr	r3, [fp, #-96]	; 0xffffffa0	
lsl	r3, r3, #2		
ldr	r2, [fp, #4]		
add	r3, r2, r3		
vldr	s15, [r3]		
vcvt.f64.f32	d16, s15		
vmul.f64	d16, d18, d16		
vadd.f64	d16, d17, d16		
vstr	d16, [fp, #-116]	; 0xffffff8c	
ldr	r3, [fp, #-96]	; 0xffffffa0	
lsl	r3, r3, #2		
ldr	r2, [fp, #4]		
add	r3, r2, r3		
ldr	r2, [fp, #-12]		
lsl	r2, r2, #2		
ldr	r1, [fp, #4]		
add	r2, r1, r2		
vldr	s15, [r2]		
vcvt.f64.f32	d17, s15		
vldr	d16, [fp, #-108]	; 0xffffff94	
vsub.f64	d16, d17, d16		
vcvt.f32.f64	s15, d16		
vstr	s15, [r3]		
ldr	r3, [fp, #-96]	; 0xffffffa0	
lsl	r3, r3, #2		
ldr	r2, [fp, #8]		
add	r3, r2, r3		
ldr	r2, [fp, #-12]		
lsl	r2, r2, #2		
ldr	r1, [fp, #8]		
add	r2, r1, r2		
vldr	s15, [r2]		
vcvt.f64.f32	d17, s15		
vldr	d16, [fp, #-116]	; 0xffffff8c	
vsub.f64	d16, d17, d16		
vcvt.f32.f64	s15, d16		
vstr	s15, [r3]		
ldr	r3, [fp, #-12]		
lsl	r3, r3, #2		
ldr	r2, [fp, #4]		
add	r3, r2, r3		
ldr	r2, [fp, #-12]		
lsl	r2, r2, #2		
ldr	r1, [fp, #4]		
add	r2, r1, r2		
vldr	s15, [r2]		
vcvt.f64.f32	d17, s15		
vldr	d16, [fp, #-108]	; 0xffffff94	
vadd.f64	d16, d17, d16		
vcvt.f32.f64	s15, d16		
vstr	s15, [r3]		
ldr	r3, [fp, #-12]		
lsl	r3, r3, #2		
ldr	r2, [fp, #8]		
add	r3, r2, r3		
ldr	r2, [fp, #-12]		
lsl	r2, r2, #2		
ldr	r1, [fp, #8]		
add	r2, r1, r2		
vldr	s15, [r2]		
vcvt.f64.f32	d17, s15		
vldr	d16, [fp, #-116]	; 0xffffff8c	
vadd.f64	d16, d17, d16		
vcvt.f32.f64	s15, d16		
vstr	s15, [r3]		
ldr	r3, [fp, #-12]		
add	r3, r3, #1		
str	r3, [fp, #-12]		
ldr	r3, [fp, #-16]		
add	r3, r3, #1		
str	r3, [fp, #-16]		
ldr	r2, [fp, #-16]		
ldr	r3, [fp, #-24]	; 0xffffffe8	
cmp	r2, r3		
bcc	1009e4 <fft_float+0x230>		
ldr	r2, [fp, #-8]		
ldr	r3, [fp, #-20]	; 0xffffffec	
add	r3, r2, r3		
str	r3, [fp, #-8]		
ldr	r2, [fp, #-8]		
ldr	r3, [fp, #-176]	; 0xffffff50	
cmp	r2, r3		
bcc	1009b0 <fft_float+0x1fc>		
ldr	r3, [fp, #-20]	; 0xffffffec	
str	r3, [fp, #-24]	; 0xffffffe8	
ldr	r3, [fp, #-20]	; 0xffffffec	
lsl	r3, r3, #1		
str	r3, [fp, #-20]	; 0xffffffec	
ldr	r2, [fp, #-20]	; 0xffffffec	
ldr	r3, [fp, #-176]	; 0xffffff50	
cmp	r2, r3		
bls	100928 <fft_float+0x174>		
ldr	r3, [fp, #-180]	; 0xffffff4c	
cmp	r3, #0		
beq	100cd4 <fft_float+0x520>		
ldr	r3, [fp, #-176]	; 0xffffff50	
vmov	s15, r3		
vcvt.f64.u32	d16, s15		
vstr	d16, [fp, #-124]	; 0xffffff84	
mov	r3, #0		
str	r3, [fp, #-8]		
b	100cc4 <fft_float+0x510>		
ldr	r3, [fp, #-8]		
lsl	r3, r3, #2		
ldr	r2, [fp, #4]		
add	r3, r2, r3		
ldr	r2, [fp, #-8]		
lsl	r2, r2, #2		
ldr	r1, [fp, #4]		
add	r2, r1, r2		
vldr	s15, [r2]		
vcvt.f64.f32	d17, s15		
vldr	d16, [fp, #-124]	; 0xffffff84	
vdiv.f64	d16, d17, d16		
vcvt.f32.f64	s15, d16		
vstr	s15, [r3]		
ldr	r3, [fp, #-8]		
lsl	r3, r3, #2		
ldr	r2, [fp, #8]		
add	r3, r2, r3		
ldr	r2, [fp, #-8]		
lsl	r2, r2, #2		
ldr	r1, [fp, #8]		
add	r2, r1, r2		
vldr	s15, [r2]		
vcvt.f64.f32	d17, s15		
vldr	d16, [fp, #-124]	; 0xffffff84	
vdiv.f64	d16, d17, d16		
vcvt.f32.f64	s15, d16		
vstr	s15, [r3]		
ldr	r3, [fp, #-8]		
add	r3, r3, #1		
str	r3, [fp, #-8]		
ldr	r2, [fp, #-8]		
ldr	r3, [fp, #-176]	; 0xffffff50	
cmp	r2, r3		
bcc	100c48 <fft_float+0x494>		
sub	sp, fp, #4		
pop	{fp, pc}		
push	{r4, fp, lr}		
vpush	{d8-d9}		
add	fp, sp, #24		
sub	sp, sp, #60	; 0x3c	
str	r0, [fp, #-80]	; 0xffffffb0	
str	r1, [fp, #-84]	; 0xffffffac	
mov	r3, #0		
str	r3, [fp, #-40]	; 0xffffffd8	
mov	r3, #128	; 0x80	
str	r3, [fp, #-44]	; 0xffffffd4	
mov	r3, #4		
str	r3, [fp, #-48]	; 0xffffffd0	
mov	r0, #1		
bl	103b3c <srand>		
ldr	r3, [fp, #-44]	; 0xffffffd4	
lsl	r3, r3, #2		
mov	r0, r3		
bl	103394 <malloc>		
mov	r3, r0		
str	r3, [fp, #-52]	; 0xffffffcc	
ldr	r3, [fp, #-44]	; 0xffffffd4	
lsl	r3, r3, #2		
mov	r0, r3		
bl	103394 <malloc>		
mov	r3, r0		
str	r3, [fp, #-56]	; 0xffffffc8	
ldr	r3, [fp, #-44]	; 0xffffffd4	
lsl	r3, r3, #2		
mov	r0, r3		
bl	103394 <malloc>		
mov	r3, r0		
str	r3, [fp, #-60]	; 0xffffffc4	
ldr	r3, [fp, #-44]	; 0xffffffd4	
lsl	r3, r3, #2		
mov	r0, r3		
bl	103394 <malloc>		
mov	r3, r0		
str	r3, [fp, #-64]	; 0xffffffc0	
ldr	r3, [fp, #-48]	; 0xffffffd0	
lsl	r3, r3, #2		
mov	r0, r3		
bl	103394 <malloc>		
mov	r3, r0		
str	r3, [fp, #-68]	; 0xffffffbc	
ldr	r3, [fp, #-48]	; 0xffffffd0	
lsl	r3, r3, #2		
mov	r0, r3		
bl	103394 <malloc>		
mov	r3, r0		
str	r3, [fp, #-72]	; 0xffffffb8	
mov	r3, #0		
str	r3, [fp, #-32]	; 0xffffffe0	
b	100e6c <main+0x190>		
ldr	r3, [fp, #-32]	; 0xffffffe0	
lsl	r3, r3, #2		
ldr	r2, [fp, #-68]	; 0xffffffbc	
add	r4, r2, r3		
bl	103b58 <rand>		
mov	r1, r0		
movw	r3, #19923	; 0x4dd3	
movt	r3, #4194	; 0x1062	
smull	r2, r3, r1, r3		
asr	r2, r3, #6		
asr	r3, r1, #31		
rsb	r2, r3, r2		
mov	r3, r2		
lsl	r3, r3, #5		
rsb	r3, r2, r3		
lsl	r3, r3, #2		
add	r3, r3, r2		
lsl	r3, r3, #3		
rsb	r2, r3, r1		
vmov	s15, r2		
vcvt.f32.s32	s15, s15		
vstr	s15, [r4]		
ldr	r3, [fp, #-32]	; 0xffffffe0	
lsl	r3, r3, #2		
ldr	r2, [fp, #-72]	; 0xffffffb8	
add	r4, r2, r3		
bl	103b58 <rand>		
mov	r1, r0		
movw	r3, #19923	; 0x4dd3	
movt	r3, #4194	; 0x1062	
smull	r2, r3, r1, r3		
asr	r2, r3, #6		
asr	r3, r1, #31		
rsb	r2, r3, r2		
mov	r3, r2		
lsl	r3, r3, #5		
rsb	r3, r2, r3		
lsl	r3, r3, #2		
add	r3, r3, r2		
lsl	r3, r3, #3		
rsb	r2, r3, r1		
vmov	s15, r2		
vcvt.f32.s32	s15, s15		
vstr	s15, [r4]		
ldr	r3, [fp, #-32]	; 0xffffffe0	
add	r3, r3, #1		
str	r3, [fp, #-32]	; 0xffffffe0	
ldr	r2, [fp, #-32]	; 0xffffffe0	
ldr	r3, [fp, #-48]	; 0xffffffd0	
cmp	r2, r3		
bcc	100db0 <main+0xd4>		
mov	r3, #0		
str	r3, [fp, #-32]	; 0xffffffe0	
b	10100c <main+0x330>		
ldr	r3, [fp, #-32]	; 0xffffffe0	
lsl	r3, r3, #2		
ldr	r2, [fp, #-52]	; 0xffffffcc	
add	r3, r2, r3		
mov	r2, #0		
str	r2, [r3]		
mov	r3, #0		
str	r3, [fp, #-36]	; 0xffffffdc	
b	100ff0 <main+0x314>		
bl	103b58 <rand>		
mov	r3, r0		
and	r3, r3, #1		
cmp	r3, #0		
beq	100f48 <main+0x26c>		
ldr	r3, [fp, #-32]	; 0xffffffe0	
lsl	r3, r3, #2		
ldr	r2, [fp, #-52]	; 0xffffffcc	
add	r4, r2, r3		
ldr	r3, [fp, #-32]	; 0xffffffe0	
lsl	r3, r3, #2		
ldr	r2, [fp, #-52]	; 0xffffffcc	
add	r3, r2, r3		
vldr	s15, [r3]		
vcvt.f64.f32	d8, s15		
ldr	r3, [fp, #-36]	; 0xffffffdc	
lsl	r3, r3, #2		
ldr	r2, [fp, #-68]	; 0xffffffbc	
add	r3, r2, r3		
vldr	s15, [r3]		
vcvt.f64.f32	d9, s15		
ldr	r3, [fp, #-36]	; 0xffffffdc	
lsl	r3, r3, #2		
ldr	r2, [fp, #-72]	; 0xffffffb8	
add	r3, r2, r3		
vldr	s14, [r3]		
ldr	r3, [fp, #-32]	; 0xffffffe0	
vmov	s15, r3		
vcvt.f32.u32	s15, s15		
vmul.f32	s15, s14, s15		
vcvt.f64.f32	d16, s15		
vmov	r0, r1, d16		
bl	1010b4 <cos>		
vmov	d16, r0, r1		
vmul.f64	d16, d9, d16		
vadd.f64	d16, d8, d16		
vcvt.f32.f64	s15, d16		
vstr	s15, [r4]		
b	100fcc <main+0x2f0>		
ldr	r3, [fp, #-32]	; 0xffffffe0	
lsl	r3, r3, #2		
ldr	r2, [fp, #-52]	; 0xffffffcc	
add	r4, r2, r3		
ldr	r3, [fp, #-32]	; 0xffffffe0	
lsl	r3, r3, #2		
ldr	r2, [fp, #-52]	; 0xffffffcc	
add	r3, r2, r3		
vldr	s15, [r3]		
vcvt.f64.f32	d8, s15		
ldr	r3, [fp, #-36]	; 0xffffffdc	
lsl	r3, r3, #2		
ldr	r2, [fp, #-68]	; 0xffffffbc	
add	r3, r2, r3		
vldr	s15, [r3]		
vcvt.f64.f32	d9, s15		
ldr	r3, [fp, #-36]	; 0xffffffdc	
lsl	r3, r3, #2		
ldr	r2, [fp, #-72]	; 0xffffffb8	
add	r3, r2, r3		
vldr	s14, [r3]		
ldr	r3, [fp, #-32]	; 0xffffffe0	
vmov	s15, r3		
vcvt.f32.u32	s15, s15		
vmul.f32	s15, s14, s15		
vcvt.f64.f32	d16, s15		
vmov	r0, r1, d16		
bl	10119c <sin>		
vmov	d16, r0, r1		
vmul.f64	d16, d9, d16		
vadd.f64	d16, d8, d16		
vcvt.f32.f64	s15, d16		
vstr	s15, [r4]		
ldr	r3, [fp, #-32]	; 0xffffffe0	
lsl	r3, r3, #2		
ldr	r2, [fp, #-56]	; 0xffffffc8	
add	r3, r2, r3		
mov	r2, #0		
str	r2, [r3]		
ldr	r3, [fp, #-36]	; 0xffffffdc	
add	r3, r3, #1		
str	r3, [fp, #-36]	; 0xffffffdc	
ldr	r2, [fp, #-36]	; 0xffffffdc	
ldr	r3, [fp, #-48]	; 0xffffffd0	
cmp	r2, r3		
bcc	100eac <main+0x1d0>		
ldr	r3, [fp, #-32]	; 0xffffffe0	
add	r3, r3, #1		
str	r3, [fp, #-32]	; 0xffffffe0	
ldr	r2, [fp, #-32]	; 0xffffffe0	
ldr	r3, [fp, #-44]	; 0xffffffd4	
cmp	r2, r3		
bcc	100e88 <main+0x1ac>		
ldr	r0, [fp, #-52]	; 0xffffffcc	
bl	1033a8 <free>		
ldr	r0, [fp, #-56]	; 0xffffffc8	
bl	1033a8 <free>		
ldr	r0, [fp, #-60]	; 0xffffffc4	
bl	1033a8 <free>		
ldr	r0, [fp, #-64]	; 0xffffffc0	
bl	1033a8 <free>		
ldr	r0, [fp, #-68]	; 0xffffffbc	
bl	1033a8 <free>		
ldr	r0, [fp, #-72]	; 0xffffffb8	
bl	1033a8 <free>		
mov	r0, #0		
bl	10323c <exit>		
push	{fp}		; (str fp, [sp, #-4]!)
add	fp, sp, #0		
sub	sp, fp, #0		
pop	{fp}		; (ldr fp, [sp], #4)
bx	lr		
push	{fp, lr}		
add	fp, sp, #4		
bl	102bac <Xil_DCacheDisable>		
bl	102bc8 <Xil_ICacheDisable>		
pop	{fp, pc}		
push	{fp}		; (str fp, [sp, #-4]!)
add	fp, sp, #0		
sub	sp, fp, #0		
pop	{fp}		; (ldr fp, [sp], #4)
bx	lr		
push	{fp, lr}		
add	fp, sp, #4		
bl	101054 <enable_caches>		
bl	10107c <init_uart>		
pop	{fp, pc}		
push	{fp, lr}		
add	fp, sp, #4		
bl	101068 <disable_caches>		
pop	{fp, pc}		
push	{r4, r5, lr}		
sub	sp, sp, #36	; 0x24	
movw	r2, #8699	; 0x21fb	
strd	r0, [sp, #8]		
movt	r2, #16361	; 0x3fe9	
ldr	r3, [sp, #12]		
bic	r3, r3, #-2147483648	; 0x80000000	
cmp	r3, r2		
ble	10113c <cos+0x88>		
movw	r2, #65535	; 0xffff	
movt	r2, #32751	; 0x7fef	
cmp	r3, r2		
ble	1010fc <cos+0x48>		
vldr	d16, [sp, #8]		
vsub.f64	d16, d16, d16		
vmov	r0, r1, d16		
add	sp, sp, #36	; 0x24	
pop	{r4, r5, pc}		
add	r2, sp, #16		
bl	101290 <__ieee754_rem_pio2>		
and	r3, r0, #3		
ldrd	r0, [sp, #16]		
cmp	r3, #1		
beq	10116c <cos+0xb8>		
cmp	r3, #2		
beq	101158 <cos+0xa4>		
cmp	r3, #0		
beq	10118c <cos+0xd8>		
mov	ip, #1		
ldrd	r2, [sp, #24]		
str	ip, [sp]		
bl	101fd8 <__kernel_sin>		
vmov	d16, r0, r1		
b	1010f0 <cos+0x3c>		
mov	r2, #0		
mov	r3, #0		
bl	1015b8 <__kernel_cos>		
vmov	d16, r0, r1		
vmov	r0, r1, d16		
add	sp, sp, #36	; 0x24	
pop	{r4, r5, pc}		
ldrd	r2, [sp, #24]		
bl	1015b8 <__kernel_cos>		
vmov	d16, r0, r1		
vneg.f64	d16, d16		
b	1010f0 <cos+0x3c>		
ldrd	r4, [sp, #24]		
str	r3, [sp]		
mov	r2, r4		
mov	r3, r5		
bl	101fd8 <__kernel_sin>		
vmov	d16, r0, r1		
vneg.f64	d16, d16		
b	1010f0 <cos+0x3c>		
ldrd	r2, [sp, #24]		
bl	1015b8 <__kernel_cos>		
vmov	d16, r0, r1		
b	1010f0 <cos+0x3c>		
push	{lr}		; (str lr, [sp, #-4]!)
sub	sp, sp, #36	; 0x24	
movw	r2, #8699	; 0x21fb	
strd	r0, [sp, #8]		
movt	r2, #16361	; 0x3fe9	
ldr	r3, [sp, #12]		
bic	r3, r3, #-2147483648	; 0x80000000	
cmp	r3, r2		
ble	101220 <sin+0x84>		
movw	r2, #65535	; 0xffff	
movt	r2, #32751	; 0x7fef	
cmp	r3, r2		
ble	1011e4 <sin+0x48>		
vldr	d16, [sp, #8]		
vsub.f64	d16, d16, d16		
vmov	r0, r1, d16		
add	sp, sp, #36	; 0x24	
pop	{pc}		; (ldr pc, [sp], #4)
add	r2, sp, #16		
bl	101290 <__ieee754_rem_pio2>		
and	r0, r0, #3		
cmp	r0, #1		
beq	101264 <sin+0xc8>		
cmp	r0, #2		
beq	101244 <sin+0xa8>		
cmp	r0, #0		
ldrd	r0, [sp, #16]		
beq	101278 <sin+0xdc>		
ldrd	r2, [sp, #24]		
bl	1015b8 <__kernel_cos>		
vmov	d16, r0, r1		
vneg.f64	d16, d16		
b	1011d8 <sin+0x3c>		
mov	ip, #0		
mov	r2, #0		
mov	r3, #0		
str	ip, [sp]		
bl	101fd8 <__kernel_sin>		
vmov	d16, r0, r1		
vmov	r0, r1, d16		
add	sp, sp, #36	; 0x24	
pop	{pc}		; (ldr pc, [sp], #4)
mov	ip, #1		
ldrd	r0, [sp, #16]		
ldrd	r2, [sp, #24]		
str	ip, [sp]		
bl	101fd8 <__kernel_sin>		
vmov	d16, r0, r1		
vneg.f64	d16, d16		
b	1011d8 <sin+0x3c>		
ldrd	r0, [sp, #16]		
ldrd	r2, [sp, #24]		
bl	1015b8 <__kernel_cos>		
vmov	d16, r0, r1		
b	1011d8 <sin+0x3c>		
mov	ip, #1		
ldrd	r2, [sp, #24]		
str	ip, [sp]		
bl	101fd8 <__kernel_sin>		
vmov	d16, r0, r1		
b	1011d8 <sin+0x3c>		
push	{r4, r5, r6, r7, r8, lr}		
movw	r3, #8699	; 0x21fb	
bic	r4, r1, #-2147483648	; 0x80000000	
movt	r3, #16361	; 0x3fe9	
cmp	r4, r3		
sub	sp, sp, #40	; 0x28	
mov	r6, r0		
mov	r7, r1		
mov	r5, r2		
mov	r8, r1		
ble	1013ec <__ieee754_rem_pio2+0x15c>		
movw	r3, #55675	; 0xd97b	
movt	r3, #16386	; 0x4002	
cmp	r4, r3		
bgt	101320 <__ieee754_rem_pio2+0x90>		
cmp	r1, #0		
movw	r3, #8699	; 0x21fb	
vldr	d16, [pc, #660]	; 101570 <__ieee754_rem_pio2+0x2e0>	
movt	r3, #16377	; 0x3ff9	
ble	101530 <__ieee754_rem_pio2+0x2a0>		
vmov	d17, r6, r7		
cmp	r4, r3		
vsub.f64	d16, d17, d16		
movne	r0, #1		
vldreq	d18, [pc, #640]	; 101578 <__ieee754_rem_pio2+0x2e8>	
moveq	r0, #1		
vldrne	d17, [pc, #640]	; 101580 <__ieee754_rem_pio2+0x2f0>	
vldreq	d17, [pc, #644]	; 101588 <__ieee754_rem_pio2+0x2f8>	
vsubeq.f64	d16, d16, d18		
vsub.f64	d18, d16, d17		
vsub.f64	d16, d16, d18		
vstr	d18, [r2]		
vsub.f64	d16, d16, d17		
vstr	d16, [r2, #8]		
add	sp, sp, #40	; 0x28	
pop	{r4, r5, r6, r7, r8, pc}		
movw	r3, #8699	; 0x21fb	
movt	r3, #16697	; 0x4139	
cmp	r4, r3		
ble	101420 <__ieee754_rem_pio2+0x190>		
movw	r3, #65535	; 0xffff	
movt	r3, #32751	; 0x7fef	
cmp	r4, r3		
bgt	101408 <__ieee754_rem_pio2+0x178>		
asr	r2, r4, #20		
vldr	d16, [pc, #580]	; 101590 <__ieee754_rem_pio2+0x300>	
sub	r2, r2, #1040	; 0x410	
mov	r3, #0		
sub	r2, r2, #6		
sub	r1, r4, r2, lsl #20		
vmov	d17, r0, r1		
vcvt.s32.f64	s15, d17		
vcvt.f64.s32	d18, s15		
vsub.f64	d17, d17, d18		
vstr	d18, [sp, #16]		
vmul.f64	d17, d17, d16		
vcvt.s32.f64	s15, d17		
vcvt.f64.s32	d18, s15		
vsub.f64	d17, d17, d18		
vstr	d18, [sp, #24]		
vmul.f64	d16, d17, d16		
vcmp.f64	d16, #0.0		
vstr	d16, [sp, #32]		
vmrs	APSR_nzcv, fpscr		
movne	r3, #3		
bne	1013a8 <__ieee754_rem_pio2+0x118>		
vcmp.f64	d18, #0.0		
vmrs	APSR_nzcv, fpscr		
moveq	r3, #1		
movne	r3, #2		
ldr	r1, [pc, #512]	; 1015b0 <__ieee754_rem_pio2+0x320>	
mov	ip, #2		
add	r0, sp, #16		
str	ip, [sp]		
str	r1, [sp, #4]		
mov	r1, r5		
bl	101718 <__kernel_rem_pio2>		
cmp	r8, #0		
bge	101318 <__ieee754_rem_pio2+0x88>		
vldr	d17, [r5]		
rsb	r0, r0, #0		
vldr	d16, [r5, #8]		
vneg.f64	d17, d17		
vneg.f64	d16, d16		
vstr	d17, [r5]		
vstr	d16, [r5, #8]		
b	101318 <__ieee754_rem_pio2+0x88>		
mov	r2, #0		
mov	r3, #0		
mov	r0, #0		
strd	r6, [r5]		
strd	r2, [r5, #8]		
add	sp, sp, #40	; 0x28	
pop	{r4, r5, r6, r7, r8, pc}		
vmov	d16, r6, r7		
mov	r0, #0		
vsub.f64	d16, d16, d16		
vstr	d16, [r2, #8]		
vstr	d16, [r2]		
b	101318 <__ieee754_rem_pio2+0x88>		
bl	1020b0 <fabs>		
vmov.f64	d16, #96	; 0x60	
vldr	d19, [pc, #360]	; 101598 <__ieee754_rem_pio2+0x308>	
vldr	d20, [pc, #316]	; 101570 <__ieee754_rem_pio2+0x2e0>	
vldr	d18, [pc, #328]	; 101580 <__ieee754_rem_pio2+0x2f0>	
vmov	d17, r0, r1		
vmla.f64	d16, d17, d19		
vcvt.s32.f64	s15, d16		
vmov	r0, s15		
vcvt.f64.s32	d19, s15		
vmov.f64	d16, d17		
vmul.f64	d17, d19, d18		
cmp	r0, #31		
vmls.f64	d16, d19, d20		
bgt	1014a8 <__ieee754_rem_pio2+0x218>		
movw	r3, #51580	; 0xc97c	
sub	r2, r0, #1		
movt	r3, #16		
ldr	r3, [r3, r2, lsl #2]		
cmp	r3, r4		
beq	1014a8 <__ieee754_rem_pio2+0x218>		
vsub.f64	d18, d16, d17		
vstr	d18, [r5]		
cmp	r8, #0		
vsub.f64	d16, d16, d18		
vsub.f64	d16, d16, d17		
vstr	d16, [r5, #8]		
bge	101318 <__ieee754_rem_pio2+0x88>		
rsb	r0, r0, #0		
vneg.f64	d18, d18		
vneg.f64	d16, d16		
vstr	d18, [r5]		
vstr	d16, [r5, #8]		
b	101318 <__ieee754_rem_pio2+0x88>		
vsub.f64	d18, d16, d17		
asr	r4, r4, #20		
vstr	d18, [sp, #8]		
ldr	r3, [sp, #12]		
ubfx	r3, r3, #20, #11		
vstr	d18, [r5]		
rsb	r3, r3, r4		
cmp	r3, #16		
ble	10147c <__ieee754_rem_pio2+0x1ec>		
vldr	d17, [pc, #164]	; 101578 <__ieee754_rem_pio2+0x2e8>	
vldr	d18, [pc, #176]	; 101588 <__ieee754_rem_pio2+0x2f8>	
vmul.f64	d17, d19, d17		
vsub.f64	d20, d16, d17		
vsub.f64	d16, d16, d20		
vsub.f64	d16, d16, d17		
vnmls.f64	d16, d19, d18		
vsub.f64	d18, d20, d16		
vstr	d18, [sp, #8]		
ldr	r3, [sp, #12]		
ubfx	r3, r3, #20, #11		
vmov.f64	d17, d16		
rsb	r4, r3, r4		
vstr	d18, [r5]		
cmp	r4, #49	; 0x31	
vmovle.f64	d16, d20		
ble	10147c <__ieee754_rem_pio2+0x1ec>		
vldr	d17, [pc, #136]	; 1015a0 <__ieee754_rem_pio2+0x310>	
vldr	d18, [pc, #140]	; 1015a8 <__ieee754_rem_pio2+0x318>	
vmul.f64	d17, d19, d17		
vsub.f64	d16, d20, d17		
vsub.f64	d20, d20, d16		
vsub.f64	d17, d20, d17		
vnmls.f64	d17, d19, d18		
b	101474 <__ieee754_rem_pio2+0x1e4>		
vmov	d17, r6, r7		
cmp	r4, r3		
vadd.f64	d16, d17, d16		
mvnne	r0, #0		
vldreq	d18, [pc, #48]	; 101578 <__ieee754_rem_pio2+0x2e8>	
mvneq	r0, #0		
vldrne	d17, [pc, #48]	; 101580 <__ieee754_rem_pio2+0x2f0>	
vldreq	d17, [pc, #52]	; 101588 <__ieee754_rem_pio2+0x2f8>	
vaddeq.f64	d16, d16, d18		
vadd.f64	d18, d16, d17		
vsub.f64	d16, d16, d18		
vstr	d18, [r2]		
vadd.f64	d16, d16, d17		
vstr	d16, [r2, #8]		
b	101318 <__ieee754_rem_pio2+0x88>		
nop	{0}		
strbpl	r0, [r0], #-0		
svccc	0x00f921fb		
bne	1901580 <__undef_stack+0x17e7ce0>		
cfldrdcc	mvd11, [r0, #388]	; 0x184	
bne	199a24c <__undef_stack+0x18809ac>		
cfldrdcc	mvd11, [r0, #388]	; 0x184	
mcrcs	0, 0, r7, cr3, cr3, {3}		
blcc	fe9c7bbc <LRemap+0x9c7bad>		
andeq	r0, r0, r0		
cmnmi	r0, r0		
stclvs	8, cr12, [r9, #524]	; 0x20c	
svccc	0x00e45f30		
cdpcs	0, 0, cr0, cr0, cr0, {0}		
blcc	fe9c7bd4 <LRemap+0x9c7bc5>		
strcs	r4, [r0, #-2497]!	; 0xfffff63f	
ldmdbcc	fp!, {r1, r3, r4, r7, r8, r9, pc}^		
		; <UNDEFINED> instruction	 0x0010c9fc
nop	{0}		
sub	sp, sp, #8		
vmov	d24, r0, r1		
strd	r0, [sp]		
vmov	d17, r2, r3		
ldr	r1, [sp, #4]		
bic	r1, r1, #-2147483648	; 0x80000000	
cmp	r1, #1044381696	; 0x3e400000	
bge	101640 <__kernel_cos+0x88>		
vcvt.s32.f64	s15, d24		
vmov	r3, s15		
cmp	r3, #0		
beq	1016d4 <__kernel_cos+0x11c>		
vmul.f64	d16, d24, d24		
vldr	d23, [pc, #244]	; 1016e8 <__kernel_cos+0x130>	
vldr	d22, [pc, #248]	; 1016f0 <__kernel_cos+0x138>	
vldr	d21, [pc, #252]	; 1016f8 <__kernel_cos+0x140>	
vldr	d20, [pc, #256]	; 101700 <__kernel_cos+0x148>	
vldr	d19, [pc, #260]	; 101708 <__kernel_cos+0x150>	
vldr	d18, [pc, #264]	; 101710 <__kernel_cos+0x158>	
vmla.f64	d22, d16, d23		
vnmls.f64	d21, d22, d16		
vmla.f64	d20, d21, d16		
vnmls.f64	d19, d20, d16		
vmla.f64	d18, d19, d16		
vmul.f64	d18, d18, d16		
vmul.f64	d19, d24, d17		
vnmls.f64	d19, d16, d18		
vmov.f64	d17, #96	; 0x60	
vnmls.f64	d19, d16, d17		
vmov.f64	d16, #112	; 0x70	
vsub.f64	d19, d16, d19		
vmov	r0, r1, d19		
add	sp, sp, #8		
bx	lr		
vmul.f64	d16, d24, d24		
movw	r3, #13106	; 0x3332	
vldr	d19, [pc, #152]	; 1016e8 <__kernel_cos+0x130>	
movt	r3, #16339	; 0x3fd3	
cmp	r1, r3		
vldr	d23, [pc, #148]	; 1016f0 <__kernel_cos+0x138>	
vldr	d22, [pc, #152]	; 1016f8 <__kernel_cos+0x140>	
vldr	d21, [pc, #156]	; 101700 <__kernel_cos+0x148>	
vldr	d20, [pc, #160]	; 101708 <__kernel_cos+0x150>	
vldr	d18, [pc, #164]	; 101710 <__kernel_cos+0x158>	
vmla.f64	d23, d16, d19		
vnmls.f64	d22, d23, d16		
vmla.f64	d21, d22, d16		
vnmls.f64	d20, d21, d16		
vmla.f64	d18, d20, d16		
vmul.f64	d18, d18, d16		
ble	10161c <__kernel_cos+0x64>		
mov	r3, #0		
movt	r3, #16361	; 0x3fe9	
cmp	r1, r3		
movle	r3, #0		
suble	r3, r1, #2097152	; 0x200000	
movle	r2, #0		
vmovle	d19, r2, r3		
vmul.f64	d17, d24, d17		
vmovle.f64	d20, #112	; 0x70	
vmovgt.f64	d19, #82	; 0x52	
vmov.f64	d21, #96	; 0x60	
vsuble.f64	d20, d20, d19		
vnmls.f64	d17, d16, d18		
vnmls.f64	d19, d16, d21		
vmovgt.f64	d20, #103	; 0x67	
vsub.f64	d19, d19, d17		
vsub.f64	d19, d20, d19		
vmov	r0, r1, d19		
add	sp, sp, #8		
bx	lr		
vmov.f64	d19, #112	; 0x70	
vmov	r0, r1, d19		
add	sp, sp, #8		
bx	lr		
nop	{0}		
mcrlt	8, 4, r3, cr8, cr4, {6}		
stclt	10, cr15, [r8, #932]!	; 0x3a4	
ldfltd	f3, [r4, #784]!	; 0x310	
mcrcc	14, 1, lr, cr1, cr14, {4}		
addshi	r5, ip, sp, lsr #5		
cdpcc	14, 9, cr7, cr2, cr15, {2}		
stmibne	fp, {r4, r7, r8, sl, ip}^		
cdpcc	1, 15, cr0, cr10, cr0, {5}		
		; <UNDEFINED> instruction	 0x16c15177
svccc	0x0056c16c		
ldrbpl	r5, [r5, #-1356]	; 0xfffffab4	
svccc	0x00a55555		
push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}		
sub	ip, r2, #3		
movw	r4, #43691	; 0xaaab	
vpush	{d8-d11}		
movt	r4, #10922	; 0x2aaa	
movw	lr, #51976	; 0xcb08	
smull	r4, r5, ip, r4		
sub	sp, sp, #588	; 0x24c	
asr	ip, ip, #31		
movt	lr, #16		
ldr	r6, [sp, #656]	; 0x290	
mov	r9, r0		
str	r3, [sp, #12]		
str	r1, [sp, #8]		
rsb	ip, ip, r5, asr #2		
ldr	lr, [lr, r6, lsl #2]		
sub	r6, r3, #1		
bic	r3, ip, ip, asr #31		
adds	r1, r6, lr		
str	r3, [sp, #16]		
mov	r0, r3		
str	lr, [sp]		
mvn	r0, r0		
rsb	r3, r6, r3		
add	r0, r0, r0, lsl #1		
add	r2, r2, r0, lsl #3		
str	r2, [sp, #4]		
bmi	1017c4 <__kernel_rem_pio2+0xac>		
add	r2, r3, r1		
ldr	r4, [sp]		
ldr	r0, [sp, #660]	; 0x294	
add	r1, sp, #104	; 0x68	
add	r2, r2, #1		
cmp	r3, #0		
ldrge	ip, [r0, r3, lsl #2]		
add	r3, r3, #1		
vldrlt	d16, [pc, #824]	; 101ae8 <__kernel_rem_pio2+0x3d0>	
vmovge	s15, ip		
vcvtge.f64.s32	d16, s15		
cmp	r3, r2		
vstmia	r1!, {d16}		
bne	10179c <__kernel_rem_pio2+0x84>		
str	r4, [sp]		
ldr	r3, [sp]		
cmp	r3, #0		
blt	101828 <__kernel_rem_pio2+0x110>		
ldr	r4, [sp]		
add	r1, sp, #104	; 0x68	
ldr	r3, [sp, #12]		
add	ip, sp, #424	; 0x1a8	
add	r0, r4, #1		
lsl	lr, r3, #3		
add	r0, r1, r0, lsl #3		
cmp	r6, #0		
blt	101d04 <__kernel_rem_pio2+0x5ec>		
vldr	d16, [pc, #748]	; 101ae8 <__kernel_rem_pio2+0x3d0>	
add	r3, r1, lr		
mov	r2, r9		
vldmdb	r3!, {d17}		
vldmia	r2!, {d18}		
cmp	r1, r3		
vmla.f64	d16, d18, d17		
bne	101800 <__kernel_rem_pio2+0xe8>		
add	r1, r1, #8		
vstmia	ip!, {d16}		
cmp	r1, r0		
bne	1017ec <__kernel_rem_pio2+0xd4>		
str	r4, [sp]		
ldr	fp, [sp]		
add	r5, sp, #424	; 0x1a8	
ldr	r2, [sp, #12]		
sub	r3, fp, #-1073741823	; 0xc0000001	
vldr	d9, [pc, #696]	; 101af8 <__kernel_rem_pio2+0x3e0>	
ldr	r4, [sp, #4]		
rsb	r8, r2, r2, lsl #29		
lsl	r3, r3, #2		
vldr	d8, [pc, #672]	; 101af0 <__kernel_rem_pio2+0x3d8>	
add	r7, r3, #4		
add	r2, sp, #24		
lsl	r8, r8, #3		
add	r7, r2, r7		
add	r3, r2, r3		
str	r3, [sp, #20]		
lsl	r2, fp, #3		
add	r3, sp, #584	; 0x248	
add	r3, r3, r2		
cmp	fp, #0		
vldr	d16, [r3, #-160]	; 0xffffff60	
ble	1018b0 <__kernel_rem_pio2+0x198>		
add	r2, r5, r2		
add	r1, sp, #20		
vmul.f64	d17, d16, d9		
vldmdb	r2!, {d18}		
cmp	r2, r5		
vcvt.s32.f64	s15, d17		
vcvt.f64.s32	d17, s15		
vmls.f64	d16, d17, d8		
vcvt.s32.f64	s15, d16		
vmov	r3, s15		
vadd.f64	d16, d17, d18		
str	r3, [r1, #4]!		
bne	101884 <__kernel_rem_pio2+0x16c>		
vmov	r0, r1, d16		
mov	r2, r4		
bl	102218 <scalbn>		
vmov.f64	d16, #64	; 0x40	
vmov	d10, r0, r1		
vmul.f64	d16, d10, d16		
vmov	r0, r1, d16		
bl	1020c0 <floor>		
cmp	r4, #0		
vmov.f64	d16, #32		
vmov	d17, r0, r1		
vmls.f64	d10, d17, d16		
vcvt.s32.f64	s22, d10		
vcvt.f64.s32	d16, s22		
vsub.f64	d10, d10, d16		
ble	101c94 <__kernel_rem_pio2+0x57c>		
vmov	lr, s22		
sub	r3, fp, #1		
add	r2, sp, #584	; 0x248	
rsb	r1, r4, #24		
add	r3, r2, r3, lsl #2		
rsb	r0, r4, #23		
ldr	r2, [r3, #-560]	; 0xfffffdd0	
asr	ip, r2, r1		
sub	r2, r2, ip, lsl r1		
str	r2, [r3, #-560]	; 0xfffffdd0	
asr	sl, r2, r0		
add	lr, lr, ip		
vmov	s22, lr		
cmp	sl, #0		
ble	1019d0 <__kernel_rem_pio2+0x2b8>		
vmov	r3, s22		
cmp	fp, #0		
add	r3, r3, #1		
vmov	s22, r3		
ble	101d1c <__kernel_rem_pio2+0x604>		
mov	r1, #0		
add	r0, sp, #20		
mov	ip, r1		
b	10196c <__kernel_rem_pio2+0x254>		
cmp	r2, #0		
add	r1, r1, #1		
rsb	r2, r2, #16777216	; 0x1000000	
strne	r2, [r0]		
movne	ip, #1		
cmp	fp, r1		
ble	101998 <__kernel_rem_pio2+0x280>		
cmp	ip, #0		
movw	r3, #65535	; 0xffff	
ldr	r2, [r0, #4]!		
movt	r3, #255	; 0xff	
beq	101950 <__kernel_rem_pio2+0x238>		
add	r1, r1, #1		
rsb	r3, r2, r3		
cmp	fp, r1		
mov	ip, #1		
str	r3, [r0]		
bgt	10196c <__kernel_rem_pio2+0x254>		
cmp	r4, #0		
ble	1019c8 <__kernel_rem_pio2+0x2b0>		
cmp	r4, #1		
beq	101cac <__kernel_rem_pio2+0x594>		
cmp	r4, #2		
bne	1019c8 <__kernel_rem_pio2+0x2b0>		
sub	r3, fp, #1		
add	r2, sp, #584	; 0x248	
add	r3, r2, r3, lsl #2		
ldr	r2, [r3, #-560]	; 0xfffffdd0	
ubfx	r2, r2, #0, #22		
str	r2, [r3, #-560]	; 0xfffffdd0	
cmp	sl, #2		
beq	101b04 <__kernel_rem_pio2+0x3ec>		
vcmp.f64	d10, #0.0		
vmrs	APSR_nzcv, fpscr		
bne	101b34 <__kernel_rem_pio2+0x41c>		
ldr	r3, [sp]		
sub	r0, fp, #1		
cmp	r3, r0		
bgt	101a10 <__kernel_rem_pio2+0x2f8>		
add	r3, sp, #24		
mov	r2, #0		
add	r3, r3, fp, lsl #2		
ldr	r1, [r3, #-4]!		
cmp	r3, r7		
orr	r2, r2, r1		
bne	1019f8 <__kernel_rem_pio2+0x2e0>		
cmp	r2, #0		
bne	101e44 <__kernel_rem_pio2+0x72c>		
ldr	r2, [sp]		
add	r3, sp, #584	; 0x248	
add	r3, r3, r2, lsl #2		
ldr	r3, [r3, #-564]	; 0xfffffdcc	
cmp	r3, #0		
bne	101d24 <__kernel_rem_pio2+0x60c>		
ldr	r3, [sp, #20]		
mov	sl, #1		
ldr	r2, [r3, #-4]!		
add	sl, sl, #1		
cmp	r2, #0		
beq	101a30 <__kernel_rem_pio2+0x318>		
add	sl, fp, sl		
add	lr, fp, #1		
cmp	lr, sl		
bgt	101ac8 <__kernel_rem_pio2+0x3b0>		
ldr	r3, [sp, #16]		
add	ip, lr, r3		
ldr	r3, [sp, #12]		
sub	ip, ip, #-1073741823	; 0xc0000001	
add	lr, r5, lr, lsl #3		
add	r0, fp, r3		
add	fp, sl, r3		
ldr	r3, [sp, #660]	; 0x294	
add	ip, r3, ip, lsl #2		
add	r3, sp, #104	; 0x68	
add	r0, r3, r0, lsl #3		
add	fp, r3, fp, lsl #3		
ldr	r3, [ip, #4]!		
cmp	r6, #0		
vmov	s15, r3		
vcvt.f64.s32	d16, s15		
vstmia	r0!, {d16}		
blt	101ad0 <__kernel_rem_pio2+0x3b8>		
add	r1, r0, r8		
mov	r2, r9		
vldr	d16, [pc, #64]	; 101ae8 <__kernel_rem_pio2+0x3d0>	
mov	r3, r0		
vldmdb	r3!, {d17}		
vldmia	r2!, {d18}		
cmp	r3, r1		
vmla.f64	d16, d18, d17		
bne	101aa8 <__kernel_rem_pio2+0x390>		
cmp	r0, fp		
vstmia	lr!, {d16}		
bne	101a80 <__kernel_rem_pio2+0x368>		
mov	fp, sl		
b	101864 <__kernel_rem_pio2+0x14c>		
vldr	d16, [pc, #16]	; 101ae8 <__kernel_rem_pio2+0x3d0>	
cmp	r0, fp		
vstmia	lr!, {d16}		
bne	101a80 <__kernel_rem_pio2+0x368>		
b	101ac8 <__kernel_rem_pio2+0x3b0>		
nop	{0}		
cmnmi	r0, r0		
andeq	r0, r0, r0		
cdpcc	0, 7, cr0, cr0, cr0, {0}		
andseq	ip, r0, r8, lsl fp		
vmov.f64	d16, #112	; 0x70	
cmp	ip, #0		
vsub.f64	d10, d16, d10		
beq	1019d0 <__kernel_rem_pio2+0x2b8>		
vmov	r0, r1, d16		
mov	r2, r4		
bl	102218 <scalbn>		
vmov	d16, r0, r1		
vsub.f64	d10, d10, d16		
vcmp.f64	d10, #0.0		
vmrs	APSR_nzcv, fpscr		
beq	1019dc <__kernel_rem_pio2+0x2c4>		
ldr	r3, [sp, #4]		
vmov	r0, r1, d10		
rsb	r2, r3, #0		
str	sl, [sp, #12]		
bl	102218 <scalbn>		
vldr	d18, [pc, #-96]	; 101af0 <__kernel_rem_pio2+0x3d8>	
ldr	r3, [sp, #12]		
vmov	d16, r0, r1		
vcmpe.f64	d16, d18		
vmrs	APSR_nzcv, fpscr		
blt	101fb8 <__kernel_rem_pio2+0x8a0>		
vldr	d17, [pc, #-112]	; 101af8 <__kernel_rem_pio2+0x3e0>	
add	r2, sp, #584	; 0x248	
add	sl, fp, #1		
add	fp, r2, fp, lsl #2		
ldr	r2, [sp, #4]		
vmul.f64	d17, d16, d17		
add	r2, r2, #24		
str	r2, [sp, #4]		
add	r2, sp, #584	; 0x248	
add	r1, r2, sl, lsl #2		
vcvt.s32.f64	s15, d17		
vcvt.f64.s32	d17, s15		
vmls.f64	d16, d17, d18		
vcvt.s32.f64	s14, d16		
vstr	s14, [fp, #-560]	; 0xfffffdd0	
vstr	s15, [r1, #-560]	; 0xfffffdd0	
mov	r1, #0		
ldr	r2, [sp, #4]		
mov	r0, #0		
movt	r1, #16368	; 0x3ff0	
str	r3, [sp, #12]		
bl	102218 <scalbn>		
cmp	sl, #0		
ldr	r3, [sp, #12]		
vmov	d17, r0, r1		
blt	101dec <__kernel_rem_pio2+0x6d4>		
add	r0, sl, #1		
vldr	d18, [pc, #-220]	; 101af8 <__kernel_rem_pio2+0x3e0>	
add	r2, sp, #24		
add	lr, sp, #424	; 0x1a8	
lsl	r5, r0, #3		
ldr	r4, [sp]		
add	ip, r2, r0, lsl #2		
add	r2, lr, r5		
ldr	r1, [ip, #-4]!		
vmov	s15, r1		
vcvt.f64.s32	d16, s15		
vmul.f64	d16, d16, d17		
vstmdb	r2!, {d16}		
vmul.f64	d17, d17, d18		
cmp	r2, lr		
bne	101be8 <__kernel_rem_pio2+0x4d0>		
sub	r5, r5, #8		
mov	lr, #0		
add	r5, r2, r5		
cmp	r4, #0		
blt	101de4 <__kernel_rem_pio2+0x6cc>		
cmp	lr, #0		
blt	101de4 <__kernel_rem_pio2+0x6cc>		
ldr	ip, [pc, #-300]	; 101b00 <__kernel_rem_pio2+0x3e8>	
mov	r1, r5		
vldr	d16, [pc, #924]	; 101fd0 <__kernel_rem_pio2+0x8b8>	
mov	r2, #0		
b	101c40 <__kernel_rem_pio2+0x528>		
cmp	r2, lr		
bgt	101c58 <__kernel_rem_pio2+0x540>		
vldmia	ip!, {d18}		
add	r2, r2, #1		
cmp	r4, r2		
vldmia	r1!, {d17}		
vmla.f64	d16, d18, d17		
bge	101c38 <__kernel_rem_pio2+0x520>		
add	r2, sp, #584	; 0x248	
sub	r5, r5, #8		
add	r2, r2, lr, lsl #3		
add	lr, lr, #1		
cmp	lr, r0		
vstr	d16, [r2, #-320]	; 0xfffffec0	
bne	101c14 <__kernel_rem_pio2+0x4fc>		
ldr	r2, [sp, #656]	; 0x290	
cmp	r2, #3		
ldrls	pc, [pc, r2, lsl #2]		
b	101dd0 <__kernel_rem_pio2+0x6b8>		
andseq	r1, r0, r0, lsr #27		
andseq	r1, r0, ip, lsr #26		
andseq	r1, r0, ip, lsr #26		
andseq	r1, r0, r4, lsr #29		
bne	101cc8 <__kernel_rem_pio2+0x5b0>		
add	r3, sp, #584	; 0x248	
add	r3, r3, fp, lsl #2		
ldr	sl, [r3, #-564]	; 0xfffffdcc	
asr	sl, sl, #23		
b	101924 <__kernel_rem_pio2+0x20c>		
sub	r3, fp, #1		
add	r2, sp, #584	; 0x248	
add	r3, r2, r3, lsl #2		
ldr	r2, [r3, #-560]	; 0xfffffdd0	
ubfx	r2, r2, #0, #23		
str	r2, [r3, #-560]	; 0xfffffdd0	
b	1019c8 <__kernel_rem_pio2+0x2b0>		
vmov.f64	d16, #96	; 0x60	
vcmpe.f64	d10, d16		
vmrs	APSR_nzcv, fpscr		
movlt	sl, #0		
blt	1019d0 <__kernel_rem_pio2+0x2b8>		
vmov	r3, s22		
cmp	fp, #0		
movgt	sl, #2		
add	r3, r3, #1		
vmov	s22, r3		
bgt	101940 <__kernel_rem_pio2+0x228>		
vmov.f64	d16, #112	; 0x70	
mov	sl, #2		
vsub.f64	d10, d16, d10		
b	1019d0 <__kernel_rem_pio2+0x2b8>		
vldr	d16, [pc, #708]	; 101fd0 <__kernel_rem_pio2+0x8b8>	
add	r1, r1, #8		
cmp	r1, r0		
vstmia	ip!, {d16}		
bne	1017ec <__kernel_rem_pio2+0xd4>		
b	101824 <__kernel_rem_pio2+0x10c>		
mov	ip, #0		
b	101998 <__kernel_rem_pio2+0x280>		
mov	sl, #1		
b	101a40 <__kernel_rem_pio2+0x328>		
vldr	d16, [pc, #668]	; 101fd0 <__kernel_rem_pio2+0x8b8>	
add	r1, sp, #264	; 0x108	
add	r2, r1, r0, lsl #3		
vldmdb	r2!, {d17}		
cmp	r2, r1		
vadd.f64	d16, d16, d17		
bne	101d38 <__kernel_rem_pio2+0x620>		
cmp	r3, #0		
beq	101e18 <__kernel_rem_pio2+0x700>		
vneg.f64	d18, d16		
ldr	r2, [sp, #8]		
vldr	d17, [sp, #264]	; 0x108	
cmp	sl, #0		
vstr	d18, [r2]		
vsub.f64	d16, d17, d16		
ble	101d90 <__kernel_rem_pio2+0x678>		
add	r1, sp, #272	; 0x110	
mov	r2, #1		
vldmia	r1!, {d17}		
add	r2, r2, #1		
cmp	sl, r2		
vadd.f64	d16, d16, d17		
bge	101d74 <__kernel_rem_pio2+0x65c>		
cmp	r3, #0		
beq	101d94 <__kernel_rem_pio2+0x67c>		
vneg.f64	d16, d16		
ldr	r3, [sp, #8]		
vstr	d16, [r3, #8]		
b	101dd0 <__kernel_rem_pio2+0x6b8>		
vldr	d16, [pc, #552]	; 101fd0 <__kernel_rem_pio2+0x8b8>	
add	r2, sp, #264	; 0x108	
add	r2, r2, r0, lsl #3		
vldmdb	r2!, {d17}		
sub	sl, sl, #1		
cmn	sl, #1		
vadd.f64	d16, d16, d17		
bne	101dac <__kernel_rem_pio2+0x694>		
cmp	r3, #0		
ldr	r3, [sp, #8]		
vnegne.f64	d16, d16		
vstr	d16, [r3]		
vmov	r3, s22		
and	r0, r3, #7		
add	sp, sp, #588	; 0x24c	
vpop	{d8-d11}		
pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}		
vldr	d16, [pc, #484]	; 101fd0 <__kernel_rem_pio2+0x8b8>	
b	101c58 <__kernel_rem_pio2+0x540>		
ldr	r2, [sp, #656]	; 0x290	
cmp	r2, #3		
ldrls	pc, [pc, r2, lsl #2]		
b	101dd0 <__kernel_rem_pio2+0x6b8>		
andseq	r1, r0, ip, lsr lr		
andseq	r1, r0, ip, lsl #28		
andseq	r1, r0, ip, lsl #28		
andseq	r1, r0, r8, lsl #31		
cmp	r3, #0		
vldr	d16, [pc, #440]	; 101fd0 <__kernel_rem_pio2+0x8b8>	
bne	101d50 <__kernel_rem_pio2+0x638>		
vldr	d17, [sp, #264]	; 0x108	
cmp	sl, #0		
ldr	r2, [sp, #8]		
vstr	d16, [r2]		
vsub.f64	d16, d17, d16		
bgt	101d6c <__kernel_rem_pio2+0x654>		
ldr	r3, [sp, #8]		
vstr	d16, [r3, #8]		
b	101dd0 <__kernel_rem_pio2+0x6b8>		
vldr	d16, [pc, #396]	; 101fd0 <__kernel_rem_pio2+0x8b8>	
b	101dc0 <__kernel_rem_pio2+0x6a8>		
ldr	r1, [sp, #4]		
lsl	r2, r0, #2		
mov	r3, sl		
mov	sl, r0		
sub	r1, r1, #24		
str	r1, [sp, #4]		
mov	r0, r1		
add	r1, sp, #584	; 0x248	
add	r1, r1, r2		
ldr	r1, [r1, #-560]	; 0xfffffdd0	
cmp	r1, #0		
bne	101ba0 <__kernel_rem_pio2+0x488>		
ldr	r4, [sp]		
add	r1, sp, #24		
add	r2, r1, r2		
mov	r1, r0		
ldr	r0, [r2, #-4]!		
sub	sl, sl, #1		
sub	r1, r1, #24		
cmp	r0, #0		
beq	101e84 <__kernel_rem_pio2+0x76c>		
str	r4, [sp]		
str	r1, [sp, #4]		
b	101ba0 <__kernel_rem_pio2+0x488>		
cmp	sl, #0		
ble	101f88 <__kernel_rem_pio2+0x870>		
lsl	r2, sl, #3		
add	r1, sp, #584	; 0x248	
add	ip, r1, r2		
add	r0, sp, #264	; 0x108	
add	r1, r2, #8		
add	r1, r0, r1		
vldr	d17, [ip, #-320]	; 0xfffffec0	
add	r0, r0, r2		
add	ip, sp, #272	; 0x110	
vldmdb	r0!, {d16}		
vadd.f64	d18, d17, d16		
vsub.f64	d16, d16, d18		
vadd.f64	d16, d17, d16		
vstmdb	r1!, {d16}		
vmov.f64	d17, d18		
cmp	r1, ip		
vstr	d18, [r0]		
bne	101ed0 <__kernel_rem_pio2+0x7b8>		
cmp	sl, #1		
ble	101f88 <__kernel_rem_pio2+0x870>		
add	r1, sp, #584	; 0x248	
add	ip, sp, #264	; 0x108	
add	r0, r1, r2		
add	r1, r2, #8		
add	r1, ip, r1		
add	r2, ip, r2		
add	ip, sp, #280	; 0x118	
vldr	d17, [r0, #-320]	; 0xfffffec0	
mov	r0, r1		
vldmdb	r2!, {d16}		
vadd.f64	d18, d16, d17		
vsub.f64	d16, d16, d18		
vadd.f64	d16, d16, d17		
vstmdb	r0!, {d16}		
vmov.f64	d17, d18		
cmp	r0, ip		
vstr	d18, [r2]		
bne	101f20 <__kernel_rem_pio2+0x808>		
vldr	d16, [pc, #132]	; 101fd0 <__kernel_rem_pio2+0x8b8>	
vldmdb	r1!, {d17}		
cmp	ip, r1		
vadd.f64	d16, d16, d17		
bne	101f48 <__kernel_rem_pio2+0x830>		
cmp	r3, #0		
beq	101f94 <__kernel_rem_pio2+0x87c>		
vldr	d18, [sp, #264]	; 0x108	
ldr	r3, [sp, #8]		
vldr	d17, [sp, #272]	; 0x110	
vneg.f64	d16, d16		
vneg.f64	d18, d18		
vstr	d16, [r3, #16]		
vneg.f64	d17, d17		
vstr	d18, [r3]		
vstr	d17, [r3, #8]		
b	101dd0 <__kernel_rem_pio2+0x6b8>		
cmp	r3, #0		
vldr	d16, [pc, #60]	; 101fd0 <__kernel_rem_pio2+0x8b8>	
bne	101f60 <__kernel_rem_pio2+0x848>		
ldr	ip, [sp, #8]		
add	r1, sp, #264	; 0x108	
ldrd	r0, [r1]		
add	r3, sp, #272	; 0x110	
ldrd	r2, [r3]		
vstr	d16, [ip, #16]		
strd	r0, [ip]		
strd	r2, [ip, #8]		
b	101dd0 <__kernel_rem_pio2+0x6b8>		
vcvt.s32.f64	s15, d16		
add	r1, sp, #584	; 0x248	
add	r1, r1, fp, lsl #2		
mov	sl, fp		
vstr	s15, [r1, #-560]	; 0xfffffdd0	
b	101ba0 <__kernel_rem_pio2+0x488>		
sub	sp, sp, #8		
vmov	d16, r0, r1		
strd	r0, [sp]		
vmov	d19, r2, r3		
ldr	r1, [sp, #4]		
bic	r1, r1, #-2147483648	; 0x80000000	
cmp	r1, #1044381696	; 0x3e400000	
bge	102008 <__kernel_sin+0x30>		
vcvt.s32.f64	s15, d16		
vmov	r3, s15		
cmp	r3, #0		
beq	10205c <__kernel_sin+0x84>		
vmul.f64	d17, d16, d16		
ldr	r3, [sp, #8]		
vldr	d23, [pc, #104]	; 102080 <__kernel_sin+0xa8>	
cmp	r3, #0		
vldr	d22, [pc, #104]	; 102088 <__kernel_sin+0xb0>	
vldr	d21, [pc, #108]	; 102090 <__kernel_sin+0xb8>	
vldr	d20, [pc, #112]	; 102098 <__kernel_sin+0xc0>	
vldr	d18, [pc, #116]	; 1020a0 <__kernel_sin+0xc8>	
vnmls.f64	d22, d17, d23		
vmla.f64	d21, d22, d17		
vnmls.f64	d20, d21, d17		
vmul.f64	d21, d17, d16		
vmla.f64	d18, d20, d17		
beq	102068 <__kernel_sin+0x90>		
vldr	d20, [pc, #96]	; 1020a8 <__kernel_sin+0xd0>	
vmul.f64	d18, d21, d18		
vmov.f64	d22, #96	; 0x60	
vnmls.f64	d18, d19, d22		
vnmls.f64	d19, d18, d17		
vmla.f64	d19, d21, d20		
vsub.f64	d16, d16, d19		
vmov	r0, r1, d16		
add	sp, sp, #8		
bx	lr		
vldr	d19, [pc, #56]	; 1020a8 <__kernel_sin+0xd0>	
vnmls.f64	d19, d17, d18		
vmla.f64	d16, d19, d21		
vmov	r0, r1, d16		
add	sp, sp, #8		
bx	lr		
bpl	ff4f7678 <LRemap+0x14f7669>		
stclcc	9, cr13, [r5, #232]!	; 0xe8	
bhi	be943c <__undef_stack+0xacfb9c>		
cdpcc	5, 5, cr14, cr10, cr6, {7}		
		; <UNDEFINED> instruction	 0x57b1fe7d
cdpcc	13, 12, cr1, cr7, cr3, {7}		
stmibne	r1, {r0, r2, r4, r6, r7, r8, sp, lr}^		
svccc	0x002a01a0		
tstne	r0, r6, lsr #17		
svccc	0x00811111		
ldrbpl	r5, [r5, #-1353]	; 0xfffffab7	
svccc	0x00c55555		
bic	r3, r1, #-2147483648	; 0x80000000	
mov	r1, r3		
bx	lr		
andeq	r0, r0, r0		
push	{r4, r5, r6, lr}		
ubfx	r4, r1, #20, #11		
sub	r3, r4, #1020	; 0x3fc	
mov	r2, r1		
sub	r3, r3, #3		
mov	lr, r0		
cmp	r3, #19		
mov	r5, r1		
mov	ip, r0		
bgt	102140 <floor+0x80>		
cmp	r3, #0		
blt	1021a0 <floor+0xe0>		
movw	r4, #65535	; 0xffff	
movt	r4, #15		
asr	r4, r4, r3		
and	r6, r4, r1		
orrs	lr, r6, lr		
popeq	{r4, r5, r6, pc}		
vldr	d16, [pc, #256]	; 102210 <floor+0x150>	
vmov	d17, r0, r1		
vadd.f64	d16, d17, d16		
vcmpe.f64	d16, #0.0		
vmrs	APSR_nzcv, fpscr		
ble	102134 <floor+0x74>		
cmp	r1, #0		
mov	ip, #0		
movlt	r2, #1048576	; 0x100000	
addlt	r5, r1, r2, asr r3		
bic	r2, r5, r4		
mov	r1, r2		
mov	r0, ip		
pop	{r4, r5, r6, pc}		
cmp	r3, #51	; 0x33	
ble	10215c <floor+0x9c>		
cmp	r3, #1024	; 0x400	
vmoveq	d16, r0, r1		
vaddeq.f64	d16, d16, d16		
vmoveq	r0, r1, d16		
pop	{r4, r5, r6, pc}		
sub	r6, r4, #1040	; 0x410	
mvn	lr, #0		
sub	r6, r6, #3		
lsr	lr, lr, r6		
tst	lr, r0		
popeq	{r4, r5, r6, pc}		
vldr	d16, [pc, #148]	; 102210 <floor+0x150>	
vmov	d17, r0, r1		
vadd.f64	d16, d17, d16		
vcmpe.f64	d16, #0.0		
vmrs	APSR_nzcv, fpscr		
ble	102134 <floor+0x74>		
cmp	r1, #0		
blt	1021e4 <floor+0x124>		
mov	r2, r5		
bic	ip, ip, lr		
b	102134 <floor+0x74>		
vldr	d16, [pc, #104]	; 102210 <floor+0x150>	
vmov	d17, r0, r1		
vadd.f64	d16, d17, d16		
vcmpe.f64	d16, #0.0		
vmrs	APSR_nzcv, fpscr		
ble	102134 <floor+0x74>		
cmp	r1, #0		
movge	ip, #0		
movge	r2, ip		
bge	102134 <floor+0x74>		
bic	r1, r2, #-2147483648	; 0x80000000	
mov	r3, #0		
orrs	r1, r1, ip		
movt	r3, #49136	; 0xbff0	
mov	ip, #0		
movne	r2, r3		
b	102134 <floor+0x74>		
cmp	r3, #20		
addeq	r5, r1, #1		
beq	102194 <floor+0xd4>		
rsb	r4, r4, #1072	; 0x430	
mov	r3, #1		
add	r4, r4, #3		
add	r4, r0, r3, lsl r4		
cmp	r0, r4		
addhi	r5, r5, r3		
mov	ip, r4		
b	102194 <floor+0xd4>		
stmdahi	r0, {r2, r3, r4, r7, r8, sl, ip, sp, lr}		
mrcvc	4, 1, lr, cr7, cr12, {1}		
push	{lr}		; (str lr, [sp, #-4]!)
vpush	{d8}		
sub	sp, sp, #12		
strd	r0, [sp]		
ldr	r3, [sp, #4]		
ldr	r0, [sp]		
ubfx	r1, r3, #20, #11		
cmp	r1, #0		
bne	1022b0 <scalbn+0x98>		
bic	r3, r3, #-2147483648	; 0x80000000	
orrs	r3, r3, r0		
beq	1022d4 <scalbn+0xbc>		
vldr	d17, [sp]		
movw	r3, #15536	; 0x3cb0	
movt	r3, #65535	; 0xffff	
cmp	r2, r3		
vldr	d16, [pc, #272]	; 102370 <scalbn+0x158>	
vmul.f64	d16, d17, d16		
vstr	d16, [sp]		
ldr	r3, [sp, #4]		
ubfxge	r1, r3, #20, #11		
subge	r1, r1, #54	; 0x36	
blt	1022e8 <scalbn+0xd0>		
add	r0, r1, r2		
movw	r1, #2046	; 0x7fe	
cmp	r0, r1		
bgt	102318 <scalbn+0x100>		
cmp	r0, #0		
ble	102304 <scalbn+0xec>		
bic	r1, r3, #2130706432	; 0x7f000000	
ldrd	r2, [sp]		
bic	r1, r1, #15728640	; 0xf00000	
orr	r3, r1, r0, lsl #20		
vmov	d16, r2, r3		
vmov	r0, r1, d16		
add	sp, sp, #12		
vpop	{d8}		
pop	{pc}		; (ldr pc, [sp], #4)
movw	r0, #2047	; 0x7ff	
cmp	r1, r0		
bne	102274 <scalbn+0x5c>		
vldr	d16, [sp]		
vadd.f64	d16, d16, d16		
vmov	r0, r1, d16		
add	sp, sp, #12		
vpop	{d8}		
pop	{pc}		; (ldr pc, [sp], #4)
vldr	d16, [sp]		
vmov	r0, r1, d16		
add	sp, sp, #12		
vpop	{d8}		
pop	{pc}		; (ldr pc, [sp], #4)
vldr	d17, [sp]		
vldr	d16, [pc, #132]	; 102378 <scalbn+0x160>	
vmul.f64	d16, d17, d16		
vmov	r0, r1, d16		
add	sp, sp, #12		
vpop	{d8}		
pop	{pc}		; (ldr pc, [sp], #4)
cmn	r0, #53	; 0x35	
bge	102340 <scalbn+0x128>		
movw	r3, #50000	; 0xc350	
cmp	r2, r3		
ble	102364 <scalbn+0x14c>		
vldr	d8, [pc, #96]	; 102380 <scalbn+0x168>	
ldrd	r2, [sp]		
vmov	r0, r1, d8		
bl	102390 <copysign>		
vmov	d16, r0, r1		
vmul.f64	d16, d16, d8		
vmov	r0, r1, d16		
add	sp, sp, #12		
vpop	{d8}		
pop	{pc}		; (ldr pc, [sp], #4)
bic	r1, r3, #2130706432	; 0x7f000000	
add	r0, r0, #54	; 0x36	
ldrd	r2, [sp]		
bic	r1, r1, #15728640	; 0xf00000	
orr	r3, r1, r0, lsl #20		
vldr	d17, [pc, #44]	; 102388 <scalbn+0x170>	
vmov	d16, r2, r3		
vmul.f64	d16, d16, d17		
b	1022a0 <scalbn+0x88>		
vldr	d8, [pc, #12]	; 102378 <scalbn+0x160>	
b	10231c <scalbn+0x104>		
nop	{0}		
andeq	r0, r0, r0		
cmpmi	r0, #0		
rscsgt	pc, r8, #1677721601	; 0x64000001	
		; <UNDEFINED> instruction	 0x01a56e1f
stmdahi	r0, {r2, r3, r4, r7, r8, sl, ip, sp, lr}		
mrcvc	4, 1, lr, cr7, cr12, {1}		
andeq	r0, r0, r0		
ldccc	0, cr0, [r0], {0}		
and	r3, r3, #-2147483648	; 0x80000000	
bic	r2, r1, #-2147483648	; 0x80000000	
orr	r1, r3, r2		
bx	lr		
movw	r3, #52532	; 0xcd34	
movt	r3, #16		
ldr	r2, [r3, #48]	; 0x30	
ldr	r0, [r3, #52]	; 0x34	
bx	r2		
movw	r3, #52532	; 0xcd34	
movt	r3, #16		
ldr	r2, [r3, #40]	; 0x28	
ldr	r0, [r3, #44]	; 0x2c	
bx	r2		
movw	r3, #52532	; 0xcd34	
movt	r3, #16		
ldr	r2, [r3, #16]		
ldr	r0, [r3, #20]		
bx	r2		
movw	r3, #52532	; 0xcd34	
movt	r3, #16		
ldr	r2, [r3, #32]		
ldr	r0, [r3, #36]	; 0x24	
bx	r2		
movw	r3, #52532	; 0xcd34	
movt	r3, #16		
ldr	r2, [r3, #24]		
ldr	r0, [r3, #28]		
bx	r2		
andseq	r4, r1, r4, lsl r0		
andseq	r4, r1, r4, lsl r0		
andseq	r4, r1, r4, lsl r0		
mulseq	r1, r4, r0		
andseq	r8, r1, r0, lsr #1		
bl	102fec <__cpu_init>		
mov	r0, #0		
ldr	r1, [pc, #-36]	; 102404 <PrefetchAbortInterrupt+0x14>	
ldr	r2, [pc, #-36]	; 102408 <PrefetchAbortInterrupt+0x18>	
cmp	r1, r2		
bge	102438 <_start+0x20>		
str	r0, [r1], #4		
b	102428 <_start+0x10>		
ldr	r1, [pc, #-52]	; 10240c <PrefetchAbortInterrupt+0x1c>	
ldr	r2, [pc, #-52]	; 102410 <PrefetchAbortInterrupt+0x20>	
cmp	r1, r2		
bge	102450 <_start+0x38>		
str	r0, [r1], #4		
b	102440 <_start+0x28>		
ldr	sp, [pc, #-68]	; 102414 <PrefetchAbortInterrupt+0x24>	
mov	r0, #0		
mov	r1, #0		
bl	102f4c <XTime_SetTime>		
bl	10331c <__libc_init_array>		
mov	r0, #0		
mov	r1, #0		
bl	100cdc <main>		
bl	103270 <__libc_fini_array>		
bl	10323c <exit>		
b	102478 <_start+0x60>		
push	{r3, r4, r5, lr}		
mov	r4, r0		
mrs	r5, CPSR		
orr	r3, r5, #192	; 0xc0	
msr	CPSR_fc, r3		
movw	r0, #10096	; 0x2770	
mov	r1, r4		
movt	r0, #63728	; 0xf8f0	
bl	102eb4 <Xil_Out32>		
dsb	sy		
mov	r3, #0		
mcr	15, 2, r3, cr0, cr0, {0}		
bic	r4, r4, #31		
mcr	15, 0, r4, cr7, cr6, {1}		
dsb	sy		
msr	CPSR_fc, r5		
pop	{r3, r4, r5, pc}		
mrs	r2, CPSR		
orr	r3, r2, #192	; 0xc0	
msr	CPSR_fc, r3		
cmp	r1, #0		
beq	102504 <Xil_DCacheFlushRange+0x44>		
add	r1, r1, r0		
bic	r0, r0, #31		
cmp	r1, r0		
bls	102504 <Xil_DCacheFlushRange+0x44>		
mov	r3, #8192	; 0x2000	
movt	r3, #63728	; 0xf8f0	
mcr	15, 0, r0, cr7, cr14, {1}		
str	r0, [r3, #2032]	; 0x7f0	
dsb	sy		
add	r0, r0, #32		
cmp	r1, r0		
bhi	1024ec <Xil_DCacheFlushRange+0x2c>		
dsb	sy		
msr	CPSR_fc, r2		
bx	lr		
push	{r4, lr}		
mov	r1, r0		
mrs	r4, CPSR		
orr	r3, r4, #192	; 0xc0	
msr	CPSR_fc, r3		
mov	r3, #0		
mcr	15, 2, r3, cr0, cr0, {0}		
bic	r3, r0, #31		
mcr	15, 0, r3, cr7, cr10, {1}		
dsb	sy		
movw	r0, #10160	; 0x27b0	
movt	r0, #63728	; 0xf8f0	
bl	102eb4 <Xil_Out32>		
dsb	sy		
msr	CPSR_fc, r4		
pop	{r4, pc}		
push	{r3, r4, r5, lr}		
mov	r4, r0		
mrs	r5, CPSR		
orr	r3, r5, #192	; 0xc0	
msr	CPSR_fc, r3		
movw	r0, #10096	; 0x2770	
mov	r1, r4		
movt	r0, #63728	; 0xf8f0	
bl	102eb4 <Xil_Out32>		
dsb	sy		
mov	r3, #1		
mcr	15, 2, r3, cr0, cr0, {0}		
bic	r4, r4, #31		
mcr	15, 0, r4, cr7, cr5, {1}		
dsb	sy		
msr	CPSR_fc, r5		
pop	{r3, r4, r5, pc}		
mrs	r2, CPSR		
orr	r3, r2, #192	; 0xc0	
msr	CPSR_fc, r3		
cmp	r1, #0		
beq	1025e0 <Xil_ICacheInvalidateRange+0x4c>		
add	r1, r1, r0		
mov	r3, #1		
bic	r0, r0, #31		
mcr	15, 2, r3, cr0, cr0, {0}		
cmp	r1, r0		
bls	1025e0 <Xil_ICacheInvalidateRange+0x4c>		
mov	r3, #8192	; 0x2000	
movt	r3, #63728	; 0xf8f0	
str	r0, [r3, #1904]	; 0x770	
dsb	sy		
mcr	15, 0, r0, cr7, cr5, {1}		
add	r0, r0, #32		
cmp	r1, r0		
bhi	1025c8 <Xil_ICacheInvalidateRange+0x34>		
dsb	sy		
msr	CPSR_fc, r2		
bx	lr		
push	{r3, r4, r5, r6, r7, lr}		
mrs	r6, CPSR		
orr	r3, r6, #192	; 0xc0	
msr	CPSR_fc, r3		
movw	r0, #24736	; 0x60a0	
movw	r1, #32928	; 0x80a0	
movt	r0, #17		
movt	r1, #17		
rsb	r1, r0, r1		
mov	r7, #0		
bl	1024c0 <Xil_DCacheFlushRange>		
mcr	15, 2, r7, cr0, cr0, {0}		
mrc	15, 1, r4, cr0, cr0, {0}		
ubfx	r0, r4, #13, #9		
ubfx	r5, r4, #3, #7		
add	r0, r0, #1		
add	r5, r5, #1		
lsl	r0, r0, #7		
mov	r1, r5		
bl	10302c <__aeabi_uidiv>		
and	r3, r4, #7		
add	r3, r3, #4		
mov	r1, #1		
lsl	r1, r1, r3		
mov	r4, r7		
lsr	r0, r0, r3		
cmp	r0, #0		
lsl	lr, r4, #30		
movne	r3, #0		
movne	r2, r3		
beq	102680 <Xil_L1DCacheInvalidate+0x94>		
orr	ip, r2, lr		
mcr	15, 0, ip, cr7, cr6, {2}		
add	r3, r3, #1		
add	r2, r2, r1		
cmp	r3, r0		
bne	102668 <Xil_L1DCacheInvalidate+0x7c>		
add	r4, r4, #1		
cmp	r5, r4		
bne	102654 <Xil_L1DCacheInvalidate+0x68>		
dsb	sy		
msr	CPSR_fc, r6		
pop	{r3, r4, r5, r6, r7, pc}		
push	{r4, lr}		
mrc	15, 0, r4, cr1, cr0, {0}		
tst	r4, #4		
popne	{r4, pc}		
bl	1025ec <Xil_L1DCacheInvalidate>		
orr	r4, r4, #4		
mcr	15, 0, r4, cr1, cr0, {0}		
pop	{r4, pc}		
mov	r3, #0		
mcr	15, 2, r3, cr0, cr0, {0}		
bic	r0, r0, #31		
mcr	15, 0, r0, cr7, cr6, {1}		
dsb	sy		
bx	lr		
mrs	r3, CPSR		
orr	r2, r3, #192	; 0xc0	
msr	CPSR_fc, r2		
cmp	r1, #0		
beq	10270c <Xil_L1DCacheInvalidateRange+0x3c>		
add	r1, r1, r0		
mov	r2, #0		
bic	r0, r0, #31		
mcr	15, 2, r2, cr0, cr0, {0}		
cmp	r1, r0		
bls	10270c <Xil_L1DCacheInvalidateRange+0x3c>		
mcr	15, 0, r0, cr7, cr6, {1}		
add	r0, r0, #32		
cmp	r1, r0		
bhi	1026fc <Xil_L1DCacheInvalidateRange+0x2c>		
dsb	sy		
msr	CPSR_fc, r3		
bx	lr		
push	{r3, r4, r5, r6, r7, lr}		
mrs	r6, CPSR		
orr	r3, r6, #192	; 0xc0	
msr	CPSR_fc, r3		
mov	r7, #0		
mcr	15, 2, r7, cr0, cr0, {0}		
mrc	15, 1, r4, cr0, cr0, {0}		
ubfx	r0, r4, #13, #9		
ubfx	r5, r4, #3, #7		
add	r0, r0, #1		
add	r5, r5, #1		
lsl	r0, r0, #7		
mov	r1, r5		
bl	10302c <__aeabi_uidiv>		
and	r3, r4, #7		
add	r3, r3, #4		
mov	r1, #1		
lsl	r1, r1, r3		
mov	r4, r7		
lsr	r0, r0, r3		
cmp	r0, #0		
lsl	lr, r4, #30		
movne	r3, #0		
movne	r2, r3		
beq	102794 <Xil_L1DCacheFlush+0x7c>		
orr	ip, r2, lr		
mcr	15, 0, ip, cr7, cr14, {2}		
add	r3, r3, #1		
add	r2, r2, r1		
cmp	r3, r0		
bne	10277c <Xil_L1DCacheFlush+0x64>		
add	r4, r4, #1		
cmp	r5, r4		
bne	102768 <Xil_L1DCacheFlush+0x50>		
dsb	sy		
msr	CPSR_fc, r6		
pop	{r3, r4, r5, r6, r7, pc}		
push	{r3, lr}		
bl	102718 <Xil_L1DCacheFlush>		
mrc	15, 0, r3, cr1, cr0, {0}		
bic	r3, r3, #4		
mcr	15, 0, r3, cr1, cr0, {0}		
pop	{r3, pc}		
mov	r3, #0		
mcr	15, 2, r3, cr0, cr0, {0}		
bic	r0, r0, #31		
mcr	15, 0, r0, cr7, cr14, {1}		
dsb	sy		
bx	lr		
mrs	r3, CPSR		
orr	r2, r3, #192	; 0xc0	
msr	CPSR_fc, r2		
cmp	r1, #0		
beq	102818 <Xil_L1DCacheFlushRange+0x3c>		
add	r1, r1, r0		
mov	r2, #0		
bic	r0, r0, #31		
mcr	15, 2, r2, cr0, cr0, {0}		
cmp	r1, r0		
bls	102818 <Xil_L1DCacheFlushRange+0x3c>		
mcr	15, 0, r0, cr7, cr14, {1}		
add	r0, r0, #32		
cmp	r1, r0		
bhi	102808 <Xil_L1DCacheFlushRange+0x2c>		
dsb	sy		
msr	CPSR_fc, r3		
bx	lr		
mov	r3, #0		
mcr	15, 2, r3, cr0, cr0, {0}		
bic	r0, r0, #31		
mcr	15, 0, r0, cr7, cr10, {1}		
dsb	sy		
bx	lr		
mrc	15, 0, r3, cr1, cr0, {0}		
ands	r2, r3, #4096	; 0x1000	
bxne	lr		
mcr	15, 0, r2, cr7, cr5, {0}		
orr	r3, r3, #4096	; 0x1000	
mcr	15, 0, r3, cr1, cr0, {0}		
bx	lr		
dsb	sy		
mov	r3, #0		
mcr	15, 0, r3, cr7, cr5, {0}		
mrc	15, 0, r3, cr1, cr0, {0}		
bic	r3, r3, #4096	; 0x1000	
mcr	15, 0, r3, cr1, cr0, {0}		
bx	lr		
mov	r3, #1		
mcr	15, 2, r3, cr0, cr0, {0}		
mov	r3, #0		
mcr	15, 0, r3, cr7, cr5, {0}		
dsb	sy		
bx	lr		
mov	r3, #1		
mcr	15, 2, r3, cr0, cr0, {0}		
bic	r0, r0, #31		
mcr	15, 0, r0, cr7, cr5, {1}		
dsb	sy		
bx	lr		
mrs	r3, CPSR		
orr	r2, r3, #192	; 0xc0	
msr	CPSR_fc, r2		
cmp	r1, #0		
beq	1028e0 <Xil_L1ICacheInvalidateRange+0x3c>		
add	r1, r1, r0		
mov	r2, #1		
bic	r0, r0, #31		
mcr	15, 2, r2, cr0, cr0, {0}		
cmp	r1, r0		
bls	1028e0 <Xil_L1ICacheInvalidateRange+0x3c>		
mcr	15, 0, r0, cr7, cr5, {1}		
add	r0, r0, #32		
cmp	r1, r0		
bhi	1028d0 <Xil_L1ICacheInvalidateRange+0x2c>		
dsb	sy		
msr	CPSR_fc, r3		
bx	lr		
movw	r0, #10108	; 0x277c	
movw	r1, #65535	; 0xffff	
push	{r3, lr}		
movt	r0, #63728	; 0xf8f0	
bl	102eb4 <Xil_Out32>		
movw	r0, #10108	; 0x277c	
movt	r0, #63728	; 0xf8f0	
bl	102e9c <Xil_In32>		
uxth	r1, r0		
cmp	r1, #0		
bne	102900 <Xil_L2CacheInvalidate+0x14>		
mov	r0, #10048	; 0x2740	
movt	r0, #63728	; 0xf8f0	
bl	102eb4 <Xil_Out32>		
dsb	sy		
pop	{r3, pc}		
push	{r4, lr}		
mrs	r4, CPSR		
orr	r3, r4, #192	; 0xc0	
msr	CPSR_fc, r3		
bl	1028ec <Xil_L2CacheInvalidate>		
bl	1025ec <Xil_L1DCacheInvalidate>		
msr	CPSR_fc, r4		
pop	{r4, pc}		
push	{r4, lr}		
mrs	r4, CPSR		
orr	r3, r4, #192	; 0xc0	
msr	CPSR_fc, r3		
bl	1028ec <Xil_L2CacheInvalidate>		
mov	r3, #1		
mcr	15, 2, r3, cr0, cr0, {0}		
mov	r3, #0		
mcr	15, 0, r3, cr7, cr5, {0}		
dsb	sy		
msr	CPSR_fc, r4		
pop	{r4, pc}		
mov	r0, #8448	; 0x2100	
push	{r4, lr}		
movt	r0, #63728	; 0xf8f0	
bl	102e9c <Xil_In32>		
ands	r4, r0, #1		
popne	{r4, pc}		
movw	r0, #8452	; 0x2104	
movt	r0, #63728	; 0xf8f0	
bl	102e9c <Xil_In32>		
bic	r1, r0, #917504	; 0xe0000	
movw	r0, #8452	; 0x2104	
orr	r1, r1, #1912602624	; 0x72000000	
movt	r0, #63728	; 0xf8f0	
orr	r1, r1, #3538944	; 0x360000	
bl	102eb4 <Xil_Out32>		
movw	r0, #8456	; 0x2108	
movt	r0, #63728	; 0xf8f0	
movw	r1, #273	; 0x111	
bl	102eb4 <Xil_Out32>		
movw	r0, #8460	; 0x210c	
movw	r1, #289	; 0x121	
movt	r0, #63728	; 0xf8f0	
bl	102eb4 <Xil_Out32>		
movw	r0, #8732	; 0x221c	
movt	r0, #63728	; 0xf8f0	
bl	102e9c <Xil_In32>		
mov	r1, r0		
movw	r0, #8736	; 0x2220	
movt	r0, #63728	; 0xf8f0	
bl	102eb4 <Xil_Out32>		
bl	1028ec <Xil_L2CacheInvalidate>		
mov	r0, #8448	; 0x2100	
movt	r0, #63728	; 0xf8f0	
bl	102e9c <Xil_In32>		
orr	r1, r0, #1		
mov	r0, #8448	; 0x2100	
movt	r0, #63728	; 0xf8f0	
bl	102eb4 <Xil_Out32>		
mov	r0, #10048	; 0x2740	
mov	r1, r4		
movt	r0, #63728	; 0xf8f0	
bl	102eb4 <Xil_Out32>		
dsb	sy		
pop	{r4, pc}		
push	{r3, lr}		
bl	102698 <Xil_L1DCacheEnable>		
pop	{r3, lr}		
b	10297c <Xil_L2CacheEnable>		
mrc	15, 0, r3, cr1, cr0, {0}		
ands	r2, r3, #4096	; 0x1000	
bne	102a54 <Xil_ICacheEnable+0x18>		
mcr	15, 0, r2, cr7, cr5, {0}		
orr	r3, r3, #4096	; 0x1000	
mcr	15, 0, r3, cr1, cr0, {0}		
b	10297c <Xil_L2CacheEnable>		
mov	r1, r0		
movw	r0, #10096	; 0x2770	
push	{r3, lr}		
movt	r0, #63728	; 0xf8f0	
bl	102eb4 <Xil_Out32>		
dsb	sy		
pop	{r3, pc}		
push	{r4, r5, r6, lr}		
mrs	r6, CPSR		
orr	r3, r6, #192	; 0xc0	
msr	CPSR_fc, r3		
cmp	r1, #0		
bne	102a98 <Xil_L2CacheInvalidateRange+0x24>		
dsb	sy		
msr	CPSR_fc, r6		
pop	{r4, r5, r6, pc}		
mov	r4, r0		
mov	r0, #12096	; 0x2f40	
add	r5, r1, r4		
movt	r0, #63728	; 0xf8f0	
mov	r1, #3		
bic	r4, r4, #31		
bl	102eb4 <Xil_Out32>		
cmp	r5, r4		
movhi	r3, #8192	; 0x2000	
movthi	r3, #63728	; 0xf8f0	
bls	102ad4 <Xil_L2CacheInvalidateRange+0x60>		
str	r4, [r3, #1904]	; 0x770	
add	r4, r4, #32		
cmp	r5, r4		
bhi	102ac4 <Xil_L2CacheInvalidateRange+0x50>		
mov	r0, #12096	; 0x2f40	
mov	r1, #0		
movt	r0, #63728	; 0xf8f0	
bl	102eb4 <Xil_Out32>		
b	102a8c <Xil_L2CacheInvalidateRange+0x18>		
mov	r0, #12096	; 0x2f40	
mov	r1, #3		
movt	r0, #63728	; 0xf8f0	
push	{r4, lr}		
bl	102eb4 <Xil_Out32>		
movw	r0, #10236	; 0x27fc	
movt	r0, #63728	; 0xf8f0	
movw	r1, #65535	; 0xffff	
bl	102eb4 <Xil_Out32>		
movw	r0, #10236	; 0x27fc	
movt	r0, #63728	; 0xf8f0	
bl	102e9c <Xil_In32>		
uxth	r4, r0		
cmp	r4, #0		
bne	102b0c <Xil_L2CacheFlush+0x24>		
mov	r0, #10048	; 0x2740	
mov	r1, r4		
movt	r0, #63728	; 0xf8f0	
bl	102eb4 <Xil_Out32>		
mov	r0, #12096	; 0x2f40	
mov	r1, r4		
movt	r0, #63728	; 0xf8f0	
bl	102eb4 <Xil_Out32>		
dsb	sy		
pop	{r4, pc}		
push	{r4, lr}		
mrs	r4, CPSR		
orr	r3, r4, #192	; 0xc0	
msr	CPSR_fc, r3		
bl	102718 <Xil_L1DCacheFlush>		
bl	102ae8 <Xil_L2CacheFlush>		
msr	CPSR_fc, r4		
pop	{r4, pc}		
mov	r0, #8448	; 0x2100	
push	{r3, lr}		
movt	r0, #63728	; 0xf8f0	
bl	102e9c <Xil_In32>		
tst	r0, #1		
popeq	{r3, pc}		
bl	102ae8 <Xil_L2CacheFlush>		
mov	r0, #8448	; 0x2100	
movt	r0, #63728	; 0xf8f0	
bl	102e9c <Xil_In32>		
bic	r1, r0, #1		
mov	r0, #8448	; 0x2100	
movt	r0, #63728	; 0xf8f0	
bl	102eb4 <Xil_Out32>		
dsb	sy		
pop	{r3, pc}		
push	{r3, lr}		
bl	102b6c <Xil_L2CacheDisable>		
bl	102718 <Xil_L1DCacheFlush>		
mrc	15, 0, r3, cr1, cr0, {0}		
bic	r3, r3, #4		
mcr	15, 0, r3, cr1, cr0, {0}		
pop	{r3, pc}		
push	{r3, lr}		
bl	102b6c <Xil_L2CacheDisable>		
dsb	sy		
mov	r3, #0		
mcr	15, 0, r3, cr7, cr5, {0}		
mrc	15, 0, r3, cr1, cr0, {0}		
bic	r3, r3, #4096	; 0x1000	
mcr	15, 0, r3, cr1, cr0, {0}		
pop	{r3, pc}		
push	{r4, lr}		
mov	r4, r0		
movw	r0, #10160	; 0x27b0	
mov	r1, r4		
movt	r0, #63728	; 0xf8f0	
bl	102eb4 <Xil_Out32>		
movw	r0, #10096	; 0x2770	
mov	r1, r4		
movt	r0, #63728	; 0xf8f0	
bl	102eb4 <Xil_Out32>		
dsb	sy		
pop	{r4, pc}		
push	{r4, r5, r6, r7, r8, lr}		
mrs	r6, CPSR		
orr	r3, r6, #192	; 0xc0	
msr	CPSR_fc, r3		
cmp	r1, #0		
beq	102c7c <Xil_DCacheInvalidateRange+0x60>		
mov	r4, r0		
add	r5, r0, r1		
mov	r7, #0		
mcr	15, 2, r7, cr0, cr0, {0}		
tst	r0, #31		
bne	102cd8 <Xil_DCacheInvalidateRange+0xbc>		
tst	r5, #31		
bne	102c88 <Xil_DCacheInvalidateRange+0x6c>		
cmp	r4, r5		
bcs	102c7c <Xil_DCacheInvalidateRange+0x60>		
mov	r3, #8192	; 0x2000	
movt	r3, #63728	; 0xf8f0	
str	r4, [r3, #1904]	; 0x770	
dsb	sy		
mcr	15, 0, r4, cr7, cr6, {1}		
add	r4, r4, #32		
cmp	r4, r5		
bcc	102c64 <Xil_DCacheInvalidateRange+0x48>		
dsb	sy		
msr	CPSR_fc, r6		
pop	{r4, r5, r6, r7, r8, pc}		
bic	r5, r5, #31		
mov	r7, #0		
mcr	15, 2, r7, cr0, cr0, {0}		
mcr	15, 0, r5, cr7, cr14, {1}		
dsb	sy		
mov	r0, #12096	; 0x2f40	
mov	r1, #3		
movt	r0, #63728	; 0xf8f0	
bl	102eb4 <Xil_Out32>		
mov	r0, r5		
bl	102bec <Xil_L2CacheFlushLine>		
mov	r0, #12096	; 0x2f40	
mov	r1, r7		
movt	r0, #63728	; 0xf8f0	
bl	102eb4 <Xil_Out32>		
mov	r0, #10048	; 0x2740	
mov	r1, r7		
movt	r0, #63728	; 0xf8f0	
bl	102eb4 <Xil_Out32>		
b	102c54 <Xil_DCacheInvalidateRange+0x38>		
bic	r8, r0, #31		
mcr	15, 2, r7, cr0, cr0, {0}		
mcr	15, 0, r8, cr7, cr14, {1}		
dsb	sy		
mov	r0, #12096	; 0x2f40	
mov	r1, #3		
movt	r0, #63728	; 0xf8f0	
add	r4, r8, #32		
bl	102eb4 <Xil_Out32>		
mov	r0, r8		
bl	102bec <Xil_L2CacheFlushLine>		
mov	r0, #12096	; 0x2f40	
mov	r1, r7		
movt	r0, #63728	; 0xf8f0	
bl	102eb4 <Xil_Out32>		
mov	r0, #10048	; 0x2740	
mov	r1, r7		
movt	r0, #63728	; 0xf8f0	
bl	102eb4 <Xil_Out32>		
tst	r5, #31		
beq	102c54 <Xil_DCacheInvalidateRange+0x38>		
b	102c88 <Xil_DCacheInvalidateRange+0x6c>		
push	{r3, r4, r5, r6, r7, lr}		
mov	r7, r0		
mrs	r6, CPSR		
orr	r3, r6, #192	; 0xc0	
msr	CPSR_fc, r3		
mov	r4, #0		
mcr	15, 2, r4, cr0, cr0, {0}		
bic	r3, r0, #31		
mcr	15, 0, r3, cr7, cr14, {1}		
dsb	sy		
mov	r5, #12096	; 0x2f40	
mov	r1, #3		
movt	r5, #63728	; 0xf8f0	
mov	r0, r5		
bl	102eb4 <Xil_Out32>		
mov	r0, r7		
bl	102bec <Xil_L2CacheFlushLine>		
mov	r0, r5		
mov	r1, r4		
bl	102eb4 <Xil_Out32>		
mov	r0, #10048	; 0x2740	
mov	r1, r4		
movt	r0, #63728	; 0xf8f0	
bl	102eb4 <Xil_Out32>		
msr	CPSR_fc, r6		
pop	{r3, r4, r5, r6, r7, pc}		
push	{r3, r4, r5, r6, r7, lr}		
mrs	r7, CPSR		
orr	r3, r7, #192	; 0xc0	
msr	CPSR_fc, r3		
cmp	r1, #0		
bne	102dbc <Xil_L2CacheFlushRange+0x24>		
dsb	sy		
msr	CPSR_fc, r7		
pop	{r3, r4, r5, r6, r7, pc}		
mov	r4, r0		
mov	r0, #12096	; 0x2f40	
add	r5, r1, r4		
movt	r0, #63728	; 0xf8f0	
bic	r4, r4, #31		
mov	r1, #3		
bl	102eb4 <Xil_Out32>		
cmp	r5, r4		
movhi	r6, #8192	; 0x2000	
movthi	r6, #63728	; 0xf8f0	
bls	102e08 <Xil_L2CacheFlushRange+0x70>		
mov	r0, #10048	; 0x2740	
str	r4, [r6, #2032]	; 0x7f0	
movt	r0, #63728	; 0xf8f0	
add	r4, r4, #32		
mov	r1, #0		
bl	102eb4 <Xil_Out32>		
cmp	r5, r4		
bhi	102de8 <Xil_L2CacheFlushRange+0x50>		
mov	r0, #12096	; 0x2f40	
mov	r1, #0		
movt	r0, #63728	; 0xf8f0	
bl	102eb4 <Xil_Out32>		
b	102db0 <Xil_L2CacheFlushRange+0x18>		
mov	r1, r0		
movw	r0, #10160	; 0x27b0	
push	{r3, lr}		
movt	r0, #63728	; 0xf8f0	
bl	102eb4 <Xil_Out32>		
dsb	sy		
pop	{r3, pc}		
b	102e38 <Xil_ExceptionNullHandler>		
mrc	15, 0, r3, cr5, cr0, {0}		
b	102e40 <Xil_DataAbortHandler+0x4>		
mrc	15, 0, r3, cr5, cr0, {1}		
b	102e48 <Xil_PrefetchAbortHandler+0x4>		
bx	lr		
movw	r3, #52532	; 0xcd34	
movt	r3, #16		
add	ip, r3, r0, lsl #3		
str	r1, [r3, r0, lsl #3]		
str	r2, [ip, #4]		
bx	lr		
movw	r3, #52532	; 0xcd34	
movw	r2, #11832	; 0x2e38	
movt	r3, #16		
add	r1, r3, r0, lsl #3		
mov	ip, #0		
movt	r2, #16		
str	ip, [r1, #4]		
str	r2, [r3, r0, lsl #3]		
bx	lr		
ldrb	r0, [r0]		
bx	lr		
ldrh	r0, [r0]		
bx	lr		
ldr	r0, [r0]		
bx	lr		
strb	r1, [r0]		
bx	lr		
strh	r1, [r0]		
bx	lr		
str	r1, [r0]		
bx	lr		
ldrh	r0, [r0]		
rev16	r0, r0		
uxth	r0, r0		
bx	lr		
ldr	r3, [r0]		
uxth	r0, r3		
lsr	r3, r3, #16		
rev16	r3, r3		
lsr	r2, r0, #8		
orr	r0, r2, r0, lsl #8		
uxth	r3, r3		
orr	r0, r3, r0, lsl #16		
bx	lr		
rev16	r1, r1		
strh	r1, [r0]		
bx	lr		
uxth	r2, r1		
lsr	r1, r1, #16		
rev16	r1, r1		
lsr	r3, r2, #8		
orr	r3, r3, r2, lsl #8		
uxth	r1, r1		
orr	r1, r1, r3, lsl #16		
str	r1, [r0]		
bx	lr		
rev16	r0, r0		
uxth	r0, r0		
bx	lr		
uxth	r2, r0		
lsr	r0, r0, #16		
rev16	r0, r0		
lsr	r3, r2, #8		
orr	r3, r3, r2, lsl #8		
uxth	r0, r0		
orr	r0, r0, r3, lsl #16		
bx	lr		
push	{r4, r5, r6, lr}		
mov	r4, #520	; 0x208	
movt	r4, #63728	; 0xf8f0	
mov	r6, r0		
mov	r5, r1		
mov	r0, r4		
mov	r1, #0		
bl	102eb4 <Xil_Out32>		
mov	r0, #512	; 0x200	
mov	r1, r6		
movt	r0, #63728	; 0xf8f0	
bl	102eb4 <Xil_Out32>		
mov	r0, #516	; 0x204	
mov	r1, r5		
movt	r0, #63728	; 0xf8f0	
bl	102eb4 <Xil_Out32>		
mov	r0, r4		
mov	r1, #1		
pop	{r4, r5, r6, lr}		
b	102eb4 <Xil_Out32>		
push	{r4, r5, r6, r7, r8, lr}		
mov	r8, r0		
mov	r0, #516	; 0x204	
movt	r0, #63728	; 0xf8f0	
bl	102e9c <Xil_In32>		
mov	r4, r0		
mov	r0, #512	; 0x200	
movt	r0, #63728	; 0xf8f0	
bl	102e9c <Xil_In32>		
mov	r5, r0		
mov	r0, #516	; 0x204	
movt	r0, #63728	; 0xf8f0	
bl	102e9c <Xil_In32>		
cmp	r0, r4		
bne	102fa4 <XTime_GetTime+0x8>		
mov	r6, #0		
mov	r7, r0		
orr	r6, r6, r5		
strd	r6, [r8]		
pop	{r4, r5, r6, r7, r8, pc}		
mov	r0, #0		
mcr	15, 0, r0, cr5, cr0, {0}		
mcr	15, 0, r0, cr5, cr0, {1}		
mcr	15, 0, r0, cr6, cr0, {0}		
mcr	15, 0, r0, cr6, cr0, {2}		
mcr	15, 0, r0, cr9, cr13, {2}		
mcr	15, 0, r0, cr13, cr0, {2}		
mcr	15, 0, r0, cr13, cr0, {3}		
mcr	15, 5, r0, cr15, cr5, {2}		
mov	r2, #-2147483648	; 0x80000000	
mcr	15, 0, r2, cr9, cr12, {3}		
mov	r2, #13		
mcr	15, 0, r2, cr9, cr12, {0}		
mov	r2, #-2147483648	; 0x80000000	
mcr	15, 0, r2, cr9, cr12, {1}		
bx	lr		
subs	r2, r1, #1		
bxeq	lr		
bcc	10320c <__aeabi_uidiv+0x1e0>		
cmp	r0, r1		
bls	1031f0 <__aeabi_uidiv+0x1c4>		
tst	r1, r2		
beq	1031fc <__aeabi_uidiv+0x1d0>		
clz	r3, r0		
clz	r2, r1		
sub	r3, r2, r3		
rsbs	r3, r3, #31		
addne	r3, r3, r3, lsl #1		
mov	r2, #0		
addne	pc, pc, r3, lsl #2		
nop	{0}		
cmp	r0, r1, lsl #31		
adc	r2, r2, r2		
subcs	r0, r0, r1, lsl #31		
cmp	r0, r1, lsl #30		
adc	r2, r2, r2		
subcs	r0, r0, r1, lsl #30		
cmp	r0, r1, lsl #29		
adc	r2, r2, r2		
subcs	r0, r0, r1, lsl #29		
cmp	r0, r1, lsl #28		
adc	r2, r2, r2		
subcs	r0, r0, r1, lsl #28		
cmp	r0, r1, lsl #27		
adc	r2, r2, r2		
subcs	r0, r0, r1, lsl #27		
cmp	r0, r1, lsl #26		
adc	r2, r2, r2		
subcs	r0, r0, r1, lsl #26		
cmp	r0, r1, lsl #25		
adc	r2, r2, r2		
subcs	r0, r0, r1, lsl #25		
cmp	r0, r1, lsl #24		
adc	r2, r2, r2		
subcs	r0, r0, r1, lsl #24		
cmp	r0, r1, lsl #23		
adc	r2, r2, r2		
subcs	r0, r0, r1, lsl #23		
cmp	r0, r1, lsl #22		
adc	r2, r2, r2		
subcs	r0, r0, r1, lsl #22		
cmp	r0, r1, lsl #21		
adc	r2, r2, r2		
subcs	r0, r0, r1, lsl #21		
cmp	r0, r1, lsl #20		
adc	r2, r2, r2		
subcs	r0, r0, r1, lsl #20		
cmp	r0, r1, lsl #19		
adc	r2, r2, r2		
subcs	r0, r0, r1, lsl #19		
cmp	r0, r1, lsl #18		
adc	r2, r2, r2		
subcs	r0, r0, r1, lsl #18		
cmp	r0, r1, lsl #17		
adc	r2, r2, r2		
subcs	r0, r0, r1, lsl #17		
cmp	r0, r1, lsl #16		
adc	r2, r2, r2		
subcs	r0, r0, r1, lsl #16		
cmp	r0, r1, lsl #15		
adc	r2, r2, r2		
subcs	r0, r0, r1, lsl #15		
cmp	r0, r1, lsl #14		
adc	r2, r2, r2		
subcs	r0, r0, r1, lsl #14		
cmp	r0, r1, lsl #13		
adc	r2, r2, r2		
subcs	r0, r0, r1, lsl #13		
cmp	r0, r1, lsl #12		
adc	r2, r2, r2		
subcs	r0, r0, r1, lsl #12		
cmp	r0, r1, lsl #11		
adc	r2, r2, r2		
subcs	r0, r0, r1, lsl #11		
cmp	r0, r1, lsl #10		
adc	r2, r2, r2		
subcs	r0, r0, r1, lsl #10		
cmp	r0, r1, lsl #9		
adc	r2, r2, r2		
subcs	r0, r0, r1, lsl #9		
cmp	r0, r1, lsl #8		
adc	r2, r2, r2		
subcs	r0, r0, r1, lsl #8		
cmp	r0, r1, lsl #7		
adc	r2, r2, r2		
subcs	r0, r0, r1, lsl #7		
cmp	r0, r1, lsl #6		
adc	r2, r2, r2		
subcs	r0, r0, r1, lsl #6		
cmp	r0, r1, lsl #5		
adc	r2, r2, r2		
subcs	r0, r0, r1, lsl #5		
cmp	r0, r1, lsl #4		
adc	r2, r2, r2		
subcs	r0, r0, r1, lsl #4		
cmp	r0, r1, lsl #3		
adc	r2, r2, r2		
subcs	r0, r0, r1, lsl #3		
cmp	r0, r1, lsl #2		
adc	r2, r2, r2		
subcs	r0, r0, r1, lsl #2		
cmp	r0, r1, lsl #1		
adc	r2, r2, r2		
subcs	r0, r0, r1, lsl #1		
cmp	r0, r1		
adc	r2, r2, r2		
subcs	r0, r0, r1		
mov	r0, r2		
bx	lr		
moveq	r0, #1		
movne	r0, #0		
bx	lr		
clz	r2, r1		
rsb	r2, r2, #31		
lsr	r0, r0, r2		
bx	lr		
cmp	r0, #0		
mvnne	r0, #0		
b	103238 <__aeabi_idiv0>		
cmp	r1, #0		
beq	10320c <__aeabi_uidiv+0x1e0>		
push	{r0, r1, lr}		
bl	10302c <__aeabi_uidiv>		
pop	{r1, r2, lr}		
mul	r3, r2, r0		
sub	r1, r1, r3		
bx	lr		
bx	lr		
push	{r3, lr}		
mov	r1, #0		
mov	r4, r0		
bl	105cc8 <__call_exitprocs>		
movw	r3, #52056	; 0xcb58	
movt	r3, #16		
ldr	r0, [r3]		
ldr	r3, [r0, #60]	; 0x3c	
cmp	r3, #0		
beq	103268 <exit+0x2c>		
blx	r3		
mov	r0, r4		
bl	10bfcc <_exit>		
push	{r3, r4, r5, lr}		
movw	r3, #16404	; 0x4014	
movw	r5, #16400	; 0x4010	
movt	r3, #17		
movt	r5, #17		
rsb	r3, r5, r3		
asrs	r4, r3, #2		
addne	r5, r3, r5		
beq	1032a8 <__libc_fini_array+0x38>		
sub	r4, r4, #1		
ldr	r3, [r5, #-4]!		
blx	r3		
cmp	r4, #0		
bne	103294 <__libc_fini_array+0x24>		
pop	{r3, r4, r5, lr}		
b	10c8a4 <_fini>		
push	{r2, r3}		
push	{lr}		; (str lr, [sp, #-4]!)
sub	sp, sp, #12		
add	r3, sp, #20		
ldr	r2, [sp, #16]		
str	r3, [sp, #4]		
bl	103bd8 <_vfprintf_r>		
add	sp, sp, #12		
pop	{lr}		; (ldr lr, [sp], #4)
add	sp, sp, #8		
bx	lr		
push	{r1, r2, r3}		
movw	r2, #52592	; 0xcd70	
push	{lr}		; (str lr, [sp, #-4]!)
sub	sp, sp, #8		
add	ip, sp, #16		
movt	r2, #16		
mov	r1, r0		
ldr	r0, [r2]		
mov	r3, ip		
ldr	r2, [sp, #12]		
str	ip, [sp, #4]		
bl	103bd8 <_vfprintf_r>		
add	sp, sp, #8		
pop	{lr}		; (ldr lr, [sp], #4)
add	sp, sp, #12		
bx	lr		
push	{r4, r5, r6, lr}		
movw	r6, #16392	; 0x4008	
movw	r5, #16392	; 0x4008	
movt	r6, #17		
movt	r5, #17		
rsb	r6, r5, r6		
asrs	r6, r6, #2		
movne	r4, #0		
beq	103354 <__libc_init_array+0x38>		
add	r4, r4, #1		
ldr	r3, [r5], #4		
blx	r3		
cmp	r6, r4		
bne	103340 <__libc_init_array+0x24>		
movw	r6, #16400	; 0x4010	
movw	r5, #16392	; 0x4008	
movt	r6, #17		
movt	r5, #17		
rsb	r6, r5, r6		
bl	10c88c <_init>		
asrs	r6, r6, #2		
beq	103390 <__libc_init_array+0x74>		
mov	r4, #0		
add	r4, r4, #1		
ldr	r3, [r5], #4		
blx	r3		
cmp	r6, r4		
bne	103378 <__libc_init_array+0x5c>		
pop	{r4, r5, r6, pc}		
pop	{r4, r5, r6, pc}		
movw	r3, #52592	; 0xcd70	
mov	r1, r0		
movt	r3, #16		
ldr	r0, [r3]		
b	1033bc <_malloc_r>		
movw	r3, #52592	; 0xcd70	
mov	r1, r0		
movt	r3, #16		
ldr	r0, [r3]		
b	10793c <_free_r>		
push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}		
add	r4, r1, #11		
cmp	r4, #22		
sub	sp, sp, #12		
mov	r5, r0		
bls	103454 <_malloc_r+0x98>		
bic	r4, r4, #7		
cmp	r1, r4		
movls	r1, #0		
movhi	r1, #1		
orrs	r3, r1, r4, lsr #31		
bne	103604 <_malloc_r+0x248>		
bl	103b34 <__malloc_lock>		
cmp	r4, #504	; 0x1f8	
bcs	103468 <_malloc_r+0xac>		
lsr	r1, r4, #3		
movw	r6, #53664	; 0xd1a0	
movt	r6, #16		
add	r3, r6, r1, lsl #3		
ldr	r2, [r3, #12]		
cmp	r2, r3		
beq	103874 <_malloc_r+0x4b8>		
ldr	r3, [r2, #4]		
add	r8, r2, #8		
ldr	r1, [r2, #12]		
mov	r0, r5		
bic	r3, r3, #3		
ldr	ip, [r2, #8]		
add	r2, r2, r3		
ldr	r3, [r2, #4]		
str	r1, [ip, #12]		
orr	r3, r3, #1		
str	ip, [r1, #8]		
str	r3, [r2, #4]		
bl	103b38 <__malloc_unlock>		
mov	r0, r8		
add	sp, sp, #12		
pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}		
cmp	r1, #16		
bhi	103604 <_malloc_r+0x248>		
bl	103b34 <__malloc_lock>		
mov	r4, #16		
b	1033f8 <_malloc_r+0x3c>		
lsrs	r1, r4, #9		
moveq	r0, #126	; 0x7e	
moveq	ip, #63	; 0x3f	
bne	10361c <_malloc_r+0x260>		
movw	r6, #53664	; 0xd1a0	
movt	r6, #16		
add	r0, r6, r0, lsl #2		
ldr	r3, [r0, #12]		
cmp	r0, r3		
bne	1034a8 <_malloc_r+0xec>		
b	1034c0 <_malloc_r+0x104>		
cmp	r1, #0		
bge	103734 <_malloc_r+0x378>		
ldr	r3, [r3, #12]		
cmp	r0, r3		
beq	1034c0 <_malloc_r+0x104>		
ldr	r2, [r3, #4]		
bic	r2, r2, #3		
rsb	r1, r4, r2		
cmp	r1, #15		
ble	103494 <_malloc_r+0xd8>		
sub	ip, ip, #1		
add	r1, ip, #1		
movw	lr, #53664	; 0xd1a0	
ldr	r3, [r6, #16]		
movt	lr, #16		
add	r7, lr, #8		
cmp	r3, r7		
ldreq	r2, [lr, #4]		
beq	10353c <_malloc_r+0x180>		
ldr	r2, [r3, #4]		
bic	r2, r2, #3		
rsb	ip, r4, r2		
cmp	ip, #15		
bgt	10382c <_malloc_r+0x470>		
cmp	ip, #0		
str	r7, [lr, #20]		
str	r7, [lr, #16]		
bge	103634 <_malloc_r+0x278>		
cmp	r2, #512	; 0x200	
bcs	1037c4 <_malloc_r+0x408>		
lsr	ip, r2, #3		
ldr	r0, [lr, #4]		
mov	r9, #1		
add	r8, lr, ip, lsl #3		
asr	r2, ip, #2		
orr	r2, r0, r9, lsl r2		
str	r2, [lr, #4]		
ldr	r0, [r8, #8]		
str	r8, [r3, #12]		
str	r0, [r3, #8]		
str	r3, [r8, #8]		
str	r3, [r0, #12]		
asr	r3, r1, #2		
mov	r0, #1		
lsl	r0, r0, r3		
cmp	r0, r2		
bhi	10365c <_malloc_r+0x2a0>		
tst	r2, r0		
bne	10357c <_malloc_r+0x1c0>		
lsl	r0, r0, #1		
bic	r1, r1, #3		
tst	r2, r0		
add	r1, r1, #4		
bne	10357c <_malloc_r+0x1c0>		
lsl	r0, r0, #1		
add	r1, r1, #4		
tst	r2, r0		
beq	10356c <_malloc_r+0x1b0>		
add	r8, r6, r1, lsl #3		
mov	r9, r1		
mov	ip, r8		
ldr	lr, [ip, #12]		
cmp	ip, lr		
bne	1035ac <_malloc_r+0x1f0>		
b	103860 <_malloc_r+0x4a4>		
cmp	r2, #0		
bge	10388c <_malloc_r+0x4d0>		
ldr	lr, [lr, #12]		
cmp	ip, lr		
beq	103860 <_malloc_r+0x4a4>		
ldr	r3, [lr, #4]		
bic	r3, r3, #3		
rsb	r2, r4, r3		
cmp	r2, #15		
ble	103598 <_malloc_r+0x1dc>		
mov	r8, lr		
ldr	r1, [lr, #12]		
ldr	ip, [r8, #8]!		
add	r3, lr, r4		
mov	r0, r5		
orr	r4, r4, #1		
orr	r5, r2, #1		
str	r4, [lr, #4]		
str	r1, [ip, #12]		
str	ip, [r1, #8]		
str	r3, [r6, #20]		
str	r3, [r6, #16]		
str	r7, [r3, #12]		
stmib	r3, {r5, r7}		
str	r2, [r3, r2]		
bl	103b38 <__malloc_unlock>		
b	103448 <_malloc_r+0x8c>		
mov	r8, #0		
mov	r3, #12		
mov	r0, r8		
str	r3, [r5]		
add	sp, sp, #12		
pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}		
cmp	r1, #4		
bhi	10379c <_malloc_r+0x3e0>		
lsr	r1, r4, #6		
add	ip, r1, #56	; 0x38	
lsl	r0, ip, #1		
b	103478 <_malloc_r+0xbc>		
add	r2, r3, r2		
add	r8, r3, #8		
mov	r0, r5		
ldr	r3, [r2, #4]		
orr	r3, r3, #1		
str	r3, [r2, #4]		
bl	103b38 <__malloc_unlock>		
mov	r0, r8		
add	sp, sp, #12		
pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}		
ldr	r8, [r6, #8]		
movw	r1, #53664	; 0xd1a0	
movt	r1, #16		
ldr	r7, [r8, #4]		
bic	r7, r7, #3		
cmp	r7, r4		
rsb	r2, r4, r7		
movcs	r3, #0		
movcc	r3, #1		
cmp	r2, #15		
orrle	r3, r3, #1		
cmp	r3, #0		
beq	10376c <_malloc_r+0x3b0>		
movw	r9, #16432	; 0x4030	
ldr	r3, [r1, #1032]	; 0x408	
movt	r9, #17		
mov	r0, r5		
ldr	r2, [r9]		
cmn	r3, #1		
add	r2, r4, r2		
addne	r2, r2, #4096	; 0x1000	
addeq	sl, r2, #16		
addne	r2, r2, #15		
bicne	sl, r2, #4080	; 0xff0	
bicne	sl, sl, #15		
mov	r1, sl		
bl	103ba0 <_sbrk_r>		
cmn	r0, #1		
mov	fp, r0		
beq	1036f8 <_malloc_r+0x33c>		
subs	r2, r8, r6		
add	r3, r8, r7		
movne	r2, #1		
cmp	r8, r6		
cmpne	r3, r0		
movw	r0, #53664	; 0xd1a0	
str	r2, [sp]		
movt	r0, #16		
bls	10394c <_malloc_r+0x590>		
ldr	r8, [r6, #8]		
ldr	r3, [r8, #4]		
bic	r3, r3, #3		
cmp	r4, r3		
rsb	r2, r4, r3		
movls	r3, #0		
movhi	r3, #1		
cmp	r2, #15		
orrle	r3, r3, #1		
cmp	r3, #0		
beq	10376c <_malloc_r+0x3b0>		
mov	r0, r5		
mov	r8, #0		
bl	103b38 <__malloc_unlock>		
b	103448 <_malloc_r+0x8c>		
add	r2, r3, r2		
ldr	ip, [r3, #12]		
ldr	lr, [r3, #8]		
mov	r0, r5		
ldr	r1, [r2, #4]		
add	r8, r3, #8		
str	ip, [lr, #12]		
orr	r3, r1, #1		
str	lr, [ip, #8]		
str	r3, [r2, #4]		
bl	103b38 <__malloc_unlock>		
mov	r0, r8		
add	sp, sp, #12		
pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}		
add	r3, r8, r4		
orr	r2, r2, #1		
mov	r0, r5		
orr	r4, r4, #1		
str	r4, [r8, #4]		
add	r8, r8, #8		
str	r3, [r6, #8]		
str	r2, [r3, #4]		
bl	103b38 <__malloc_unlock>		
mov	r0, r8		
add	sp, sp, #12		
pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}		
cmp	r1, #20		
addls	ip, r1, #91	; 0x5b	
lslls	r0, ip, #1		
bls	103478 <_malloc_r+0xbc>		
cmp	r1, #84	; 0x54	
bhi	103a70 <_malloc_r+0x6b4>		
lsr	r1, r4, #12		
add	ip, r1, #110	; 0x6e	
lsl	r0, ip, #1		
b	103478 <_malloc_r+0xbc>		
lsr	r0, r2, #9		
cmp	r0, #4		
bhi	1038bc <_malloc_r+0x500>		
lsr	r0, r2, #6		
add	lr, r0, #56	; 0x38	
lsl	r0, lr, #1		
add	r0, r6, r0, lsl #2		
movw	r8, #53664	; 0xd1a0	
movt	r8, #16		
ldr	ip, [r0, #8]		
cmp	ip, r0		
beq	103a88 <_malloc_r+0x6cc>		
ldr	lr, [ip, #4]		
bic	lr, lr, #3		
cmp	r2, lr		
bcs	103810 <_malloc_r+0x454>		
ldr	ip, [ip, #8]		
cmp	r0, ip		
bne	1037f4 <_malloc_r+0x438>		
ldr	r9, [ip, #12]		
ldr	r2, [r6, #4]		
str	r9, [r3, #12]		
str	ip, [r3, #8]		
str	r3, [r9, #8]		
str	r3, [ip, #12]		
b	10353c <_malloc_r+0x180>		
add	r2, r3, r4		
orr	r1, ip, #1		
orr	r4, r4, #1		
mov	r0, r5		
str	r4, [r3, #4]		
add	r8, r3, #8		
str	r2, [lr, #20]		
str	r2, [lr, #16]		
str	r7, [r2, #12]		
stmib	r2, {r1, r7}		
str	ip, [r2, ip]		
bl	103b38 <__malloc_unlock>		
b	103448 <_malloc_r+0x8c>		
add	r9, r9, #1		
add	ip, ip, #8		
tst	r9, #3		
bne	103588 <_malloc_r+0x1cc>		
b	1038f0 <_malloc_r+0x534>		
add	r3, r2, #8		
ldr	r2, [r2, #20]		
cmp	r3, r2		
addeq	r1, r1, #2		
beq	1034c4 <_malloc_r+0x108>		
b	103414 <_malloc_r+0x58>		
add	r2, lr, r3		
mov	r8, lr		
ldr	r1, [lr, #12]		
mov	r0, r5		
ldr	ip, [r8, #8]!		
ldr	r3, [r2, #4]		
orr	r3, r3, #1		
str	r3, [r2, #4]		
str	r1, [ip, #12]		
str	ip, [r1, #8]		
bl	103b38 <__malloc_unlock>		
b	103448 <_malloc_r+0x8c>		
cmp	r0, #20		
addls	lr, r0, #91	; 0x5b	
lslls	r0, lr, #1		
bls	1037dc <_malloc_r+0x420>		
cmp	r0, #84	; 0x54	
bhi	103af8 <_malloc_r+0x73c>		
lsr	r0, r2, #12		
add	lr, r0, #110	; 0x6e	
lsl	r0, lr, #1		
b	1037dc <_malloc_r+0x420>		
ldr	r8, [r8]		
cmp	r8, r3		
bne	103b2c <_malloc_r+0x770>		
tst	r1, #3		
sub	r3, r8, #8		
sub	r1, r1, #1		
bne	1038e4 <_malloc_r+0x528>		
ldr	r3, [r6, #4]		
bic	r3, r3, r0		
str	r3, [r6, #4]		
lsl	r0, r0, #1		
cmp	r0, r3		
movhi	r2, #0		
movls	r2, #1		
cmp	r0, #0		
moveq	r2, #0		
cmp	r2, #0		
beq	10365c <_malloc_r+0x2a0>		
tst	r3, r0		
mov	r1, r9		
bne	10357c <_malloc_r+0x1c0>		
lsl	r0, r0, #1		
add	r1, r1, #4		
tst	r3, r0		
beq	103938 <_malloc_r+0x57c>		
b	10357c <_malloc_r+0x1c0>		
ldr	r1, [r9, #4]		
cmp	r3, fp		
add	r1, sl, r1		
str	r1, [r9, #4]		
beq	103ac4 <_malloc_r+0x708>		
ldr	ip, [r6, #1032]	; 0x408	
movw	r0, #53664	; 0xd1a0	
movt	r0, #16		
cmn	ip, #1		
streq	fp, [r0, #1032]	; 0x408	
rsbne	r3, r3, fp		
addne	r1, r1, r3		
strne	r1, [r9, #4]		
ands	r3, fp, #7		
rsbne	r0, r3, #8		
rsbne	r1, r3, #4096	; 0x1000	
addne	fp, fp, r0		
addne	r1, r1, #8		
add	r3, fp, sl		
moveq	r1, #4096	; 0x1000	
ubfx	r3, r3, #0, #12		
mov	r0, r5		
rsb	r3, r3, r1		
str	r3, [sp, #4]		
movw	sl, #16432	; 0x4030	
mov	r1, r3		
movt	sl, #17		
bl	103ba0 <_sbrk_r>		
ldr	r1, [sp]		
str	fp, [r6, #8]		
cmn	r0, #1		
rsbne	r2, fp, r0		
ldrne	r3, [sp, #4]		
moveq	r2, #1		
moveq	r3, #0		
addne	r2, r3, r2		
orrne	r2, r2, #1		
cmp	r1, #0		
ldr	r1, [r9, #4]		
str	r2, [fp, #4]		
add	r1, r3, r1		
str	r1, [r9, #4]		
beq	103a38 <_malloc_r+0x67c>		
cmp	r7, #15		
movls	r3, #1		
strls	r3, [fp, #4]		
bls	103724 <_malloc_r+0x368>		
sub	r3, r7, #12		
ldr	r2, [r8, #4]		
bic	r3, r3, #7		
mov	ip, #5		
add	r0, r8, r3		
cmp	r3, #15		
and	r2, r2, #1		
orr	r3, r3, r2		
str	r3, [r8, #4]		
str	ip, [r0, #4]		
str	ip, [r0, #8]		
bhi	103ae4 <_malloc_r+0x728>		
ldr	r2, [r9, #44]	; 0x2c	
movw	r3, #16432	; 0x4030	
movt	r3, #17		
ldr	r8, [r6, #8]		
cmp	r1, r2		
ldr	r2, [r9, #48]	; 0x30	
strhi	r1, [r3, #44]	; 0x2c	
movw	r3, #16432	; 0x4030	
movt	r3, #17		
cmp	r1, r2		
strhi	r1, [r3, #48]	; 0x30	
ldr	r3, [r8, #4]		
bic	r3, r3, #3		
b	103704 <_malloc_r+0x348>		
cmp	r1, #340	; 0x154	
bhi	103aa4 <_malloc_r+0x6e8>		
lsr	r1, r4, #15		
add	ip, r1, #119	; 0x77	
lsl	r0, ip, #1		
b	103478 <_malloc_r+0xbc>		
ldr	r2, [r8, #4]		
asr	r0, lr, #2		
mov	lr, #1		
mov	r9, ip		
orr	r2, r2, lr, lsl r0		
str	r2, [r8, #4]		
b	103818 <_malloc_r+0x45c>		
movw	r3, #1364	; 0x554	
cmp	r1, r3		
lsrls	r1, r4, #18		
addls	ip, r1, #124	; 0x7c	
movhi	r0, #252	; 0xfc	
movhi	ip, #126	; 0x7e	
lslls	r0, ip, #1		
b	103478 <_malloc_r+0xbc>		
ubfx	ip, r3, #0, #12		
cmp	ip, #0		
bne	103960 <_malloc_r+0x5a4>		
ldr	r0, [r0, #8]		
add	r2, sl, r7		
orr	r3, r2, #1		
str	r3, [r0, #4]		
b	103a38 <_malloc_r+0x67c>		
add	r1, r8, #8		
mov	r0, r5		
bl	10793c <_free_r>		
ldr	r1, [sl, #4]		
b	103a38 <_malloc_r+0x67c>		
cmp	r0, #340	; 0x154	
lsrls	r0, r2, #15		
addls	lr, r0, #119	; 0x77	
lslls	r0, lr, #1		
bls	1037dc <_malloc_r+0x420>		
movw	ip, #1364	; 0x554	
cmp	r0, ip		
lsrls	r0, r2, #18		
addls	lr, r0, #124	; 0x7c	
movhi	r0, #252	; 0xfc	
movhi	lr, #126	; 0x7e	
lslls	r0, lr, #1		
b	1037dc <_malloc_r+0x420>		
ldr	r3, [r6, #4]		
b	10390c <_malloc_r+0x550>		
bx	lr		
bx	lr		
movw	r3, #52592	; 0xcd70	
mov	r2, #0		
movt	r3, #16		
ldr	r3, [r3]		
str	r0, [r3, #168]	; 0xa8	
str	r2, [r3, #172]	; 0xac	
bx	lr		
movw	r3, #52592	; 0xcd70	
movw	r1, #62509	; 0xf42d	
movt	r3, #16		
movt	r1, #22609	; 0x5851	
ldr	r0, [r3]		
movw	r2, #32557	; 0x7f2d	
movt	r2, #19605	; 0x4c95	
ldr	r3, [r0, #168]	; 0xa8	
ldr	ip, [r0, #172]	; 0xac	
mul	r1, r1, r3		
mla	r1, r2, ip, r1		
umull	r2, r3, r3, r2		
adds	r2, r2, #1		
add	r3, r1, r3		
adc	r3, r3, #0		
strd	r2, [r0, #168]	; 0xa8	
bic	r0, r3, #-2147483648	; 0x80000000	
bx	lr		
push	{r3, r4, r5, lr}		
movw	r4, #16528	; 0x4090	
mov	r5, r0		
movt	r4, #17		
mov	r0, r1		
mov	r3, #0		
str	r3, [r4]		
bl	10bfd0 <_sbrk>		
cmn	r0, #1		
popne	{r3, r4, r5, pc}		
ldr	r3, [r4]		
cmp	r3, #0		
strne	r3, [r5]		
pop	{r3, r4, r5, pc}		
push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}		
mov	r4, r3		
vpush	{d8-d9}		
mov	fp, r1		
mov	r5, r0		
sub	sp, sp, #268	; 0x10c	
str	r2, [sp, #36]	; 0x24	
str	r0, [sp, #40]	; 0x28	
bl	107d94 <_localeconv_r>		
str	r4, [sp, #52]	; 0x34	
ldr	r3, [r0]		
mov	r0, r3		
str	r3, [sp, #84]	; 0x54	
blx	109800 <strlen>		
cmp	r5, #0		
str	r0, [sp, #88]	; 0x58	
beq	103c28 <_vfprintf_r+0x50>		
ldr	r3, [r5, #56]	; 0x38	
cmp	r3, #0		
beq	103f6c <_vfprintf_r+0x394>		
ldrh	r3, [fp, #12]		
uxth	r2, r3		
tst	r2, #8192	; 0x2000	
bne	103c50 <_vfprintf_r+0x78>		
orr	r2, r3, #8192	; 0x2000	
ldr	r3, [fp, #100]	; 0x64	
strh	r2, [fp, #12]		
uxth	r2, r2		
bic	r3, r3, #8192	; 0x2000	
str	r3, [fp, #100]	; 0x64	
tst	r2, #8		
beq	103ec0 <_vfprintf_r+0x2e8>		
ldr	r3, [fp, #16]		
cmp	r3, #0		
beq	103ec0 <_vfprintf_r+0x2e8>		
and	r2, r2, #26		
cmp	r2, #10		
beq	103f40 <_vfprintf_r+0x368>		
vldr	d8, [pc, #952]	; 104030 <_vfprintf_r+0x458>	
add	r8, sp, #200	; 0xc8	
movw	r1, #52060	; 0xcb5c	
movw	r0, #26215	; 0x6667	
mov	r9, r8		
mov	r3, #0		
movt	r1, #16		
movt	r0, #26214	; 0x6666	
str	r3, [sp, #76]	; 0x4c	
str	r3, [sp, #92]	; 0x5c	
str	r3, [sp, #104]	; 0x68	
str	r3, [sp, #44]	; 0x2c	
str	r1, [sp, #80]	; 0x50	
str	r0, [sp, #108]	; 0x6c	
str	r3, [sp, #156]	; 0x9c	
str	r3, [sp, #152]	; 0x98	
str	r8, [sp, #148]	; 0x94	
ldr	r4, [sp, #36]	; 0x24	
ldrb	r3, [r4]		
cmp	r3, #37	; 0x25	
cmpne	r3, #0		
beq	103f78 <_vfprintf_r+0x3a0>		
ldrb	r3, [r4, #1]!		
cmp	r3, #37	; 0x25	
cmpne	r3, #0		
bne	103cc8 <_vfprintf_r+0xf0>		
ldr	r2, [sp, #36]	; 0x24	
subs	r5, r4, r2		
beq	103d1c <_vfprintf_r+0x144>		
ldr	r3, [sp, #152]	; 0x98	
str	r2, [r9]		
add	r3, r3, #1		
ldr	r2, [sp, #156]	; 0x9c	
cmp	r3, #7		
str	r5, [r9, #4]		
str	r3, [sp, #152]	; 0x98	
addle	r9, r9, #8		
add	r3, r2, r5		
str	r3, [sp, #156]	; 0x9c	
bgt	103ee8 <_vfprintf_r+0x310>		
ldr	r3, [sp, #44]	; 0x2c	
add	r3, r3, r5		
str	r3, [sp, #44]	; 0x2c	
ldrb	r3, [r4]		
cmp	r3, #0		
beq	103f08 <_vfprintf_r+0x330>		
ldrb	r6, [r4, #1]		
mov	r3, #0		
add	r1, r4, #1		
mov	r2, r3		
strb	r3, [sp, #119]	; 0x77	
str	r3, [sp, #48]	; 0x30	
str	r3, [sp, #28]		
mvn	r7, #0		
add	r3, r1, #1		
sub	r1, r6, #32		
cmp	r1, #88	; 0x58	
ldrls	pc, [pc, r1, lsl #2]		
b	1046f8 <_vfprintf_r+0xb20>		
andseq	r4, r0, r8, ror #5		
		; <UNDEFINED> instruction	 0x001046f8
		; <UNDEFINED> instruction	 0x001046f8
		; <UNDEFINED> instruction	 0x001042fc
		; <UNDEFINED> instruction	 0x001046f8
		; <UNDEFINED> instruction	 0x001046f8
		; <UNDEFINED> instruction	 0x001046f8
		; <UNDEFINED> instruction	 0x001046f8
		; <UNDEFINED> instruction	 0x001046f8
		; <UNDEFINED> instruction	 0x001046f8
andseq	r4, r0, r4, lsl r3		
andseq	r4, r0, ip, lsr r3		
		; <UNDEFINED> instruction	 0x001046f8
andseq	r4, r0, r0, asr #3		
andseq	r4, r0, r4, lsr #11		
		; <UNDEFINED> instruction	 0x001046f8
andseq	r4, r0, ip, asr #6		
andseq	r4, r0, r4, ror #6		
andseq	r4, r0, r4, ror #6		
andseq	r4, r0, r4, ror #6		
andseq	r4, r0, r4, ror #6		
andseq	r4, r0, r4, ror #6		
andseq	r4, r0, r4, ror #6		
andseq	r4, r0, r4, ror #6		
andseq	r4, r0, r4, ror #6		
andseq	r4, r0, r4, ror #6		
		; <UNDEFINED> instruction	 0x001046f8
		; <UNDEFINED> instruction	 0x001046f8
		; <UNDEFINED> instruction	 0x001046f8
		; <UNDEFINED> instruction	 0x001046f8
		; <UNDEFINED> instruction	 0x001046f8
		; <UNDEFINED> instruction	 0x001046f8
		; <UNDEFINED> instruction	 0x001046f8
		; <UNDEFINED> instruction	 0x001046f8
		; <UNDEFINED> instruction	 0x001046f8
		; <UNDEFINED> instruction	 0x001046f8
andseq	r4, r0, ip, ror #7		
andseq	r4, r0, r8, asr #8		
		; <UNDEFINED> instruction	 0x001046f8
andseq	r4, r0, r8, asr #8		
		; <UNDEFINED> instruction	 0x001046f8
		; <UNDEFINED> instruction	 0x001046f8
		; <UNDEFINED> instruction	 0x001046f8
		; <UNDEFINED> instruction	 0x001046f8
		; <UNDEFINED> instruction	 0x001044d0
		; <UNDEFINED> instruction	 0x001046f8
		; <UNDEFINED> instruction	 0x001046f8
andseq	r4, r0, r8, ror #11		
		; <UNDEFINED> instruction	 0x001046f8
		; <UNDEFINED> instruction	 0x001046f8
		; <UNDEFINED> instruction	 0x001046f8
		; <UNDEFINED> instruction	 0x001046f8
		; <UNDEFINED> instruction	 0x001046f8
		; <UNDEFINED> instruction	 0x001046b4
		; <UNDEFINED> instruction	 0x001046f8
		; <UNDEFINED> instruction	 0x001046f8
andseq	r4, r0, ip, lsr #12		
		; <UNDEFINED> instruction	 0x001046f8
		; <UNDEFINED> instruction	 0x001046f8
		; <UNDEFINED> instruction	 0x001046f8
		; <UNDEFINED> instruction	 0x001046f8
		; <UNDEFINED> instruction	 0x001046f8
		; <UNDEFINED> instruction	 0x001046f8
		; <UNDEFINED> instruction	 0x001046f8
		; <UNDEFINED> instruction	 0x001046f8
		; <UNDEFINED> instruction	 0x001046f8
		; <UNDEFINED> instruction	 0x001046f8
andseq	r4, r0, r0, ror r6		
andseq	r4, r0, r8, ror #9		
andseq	r4, r0, r8, asr #8		
andseq	r4, r0, r8, asr #8		
andseq	r4, r0, r8, asr #8		
andseq	r4, r0, r8, lsr #10		
andseq	r4, r0, r8, ror #9		
		; <UNDEFINED> instruction	 0x001046f8
		; <UNDEFINED> instruction	 0x001046f8
andseq	r4, r0, r0, asr #10		
		; <UNDEFINED> instruction	 0x001046f8
andseq	r4, r0, ip, ror #10		
		; <UNDEFINED> instruction	 0x001041d8
andseq	r4, r0, ip, lsl #7		
		; <UNDEFINED> instruction	 0x001043d4
		; <UNDEFINED> instruction	 0x001046f8
andseq	r4, r0, r8, lsl #4		
		; <UNDEFINED> instruction	 0x001046f8
andseq	r3, r0, r0, lsl #31		
		; <UNDEFINED> instruction	 0x001046f8
		; <UNDEFINED> instruction	 0x001046f8
andseq	r4, r0, ip, ror r2		
ldr	r0, [sp, #40]	; 0x28	
mov	r1, fp		
bl	105b70 <__swsetup_r>		
cmp	r0, #0		
ldrheq	r2, [fp, #12]		
beq	103c64 <_vfprintf_r+0x8c>		
mvn	r0, #0		
add	sp, sp, #268	; 0x10c	
vpop	{d8-d9}		
pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}		
ldr	r0, [sp, #40]	; 0x28	
mov	r1, fp		
add	r2, sp, #148	; 0x94	
bl	1099a4 <__sprint_r>		
cmp	r0, #0		
bne	103f24 <_vfprintf_r+0x34c>		
mov	r9, r8		
b	103d10 <_vfprintf_r+0x138>		
ldr	r3, [sp, #156]	; 0x9c	
cmp	r3, #0		
beq	103f24 <_vfprintf_r+0x34c>		
ldr	r0, [sp, #40]	; 0x28	
mov	r1, fp		
add	r2, sp, #148	; 0x94	
bl	1099a4 <__sprint_r>		
ldrh	r3, [fp, #12]		
tst	r3, #64	; 0x40	
bne	103ed8 <_vfprintf_r+0x300>		
ldr	r0, [sp, #44]	; 0x2c	
add	sp, sp, #268	; 0x10c	
vpop	{d8-d9}		
pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}		
ldrsh	r3, [fp, #14]		
cmp	r3, #0		
blt	103c70 <_vfprintf_r+0x98>		
ldr	r0, [sp, #40]	; 0x28	
mov	r1, fp		
ldr	r2, [sp, #36]	; 0x24	
mov	r3, r4		
bl	105ac8 <__sbprintf>		
add	sp, sp, #268	; 0x10c	
vpop	{d8-d9}		
pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}		
ldr	r0, [sp, #40]	; 0x28	
bl	1077f0 <__sinit>		
b	103c28 <_vfprintf_r+0x50>		
ldr	r4, [sp, #36]	; 0x24	
b	103d1c <_vfprintf_r+0x144>		
str	r3, [sp, #36]	; 0x24	
ldr	r3, [sp, #28]		
tst	r3, #32		
beq	1046d0 <_vfprintf_r+0xaf8>		
ldr	r3, [sp, #52]	; 0x34	
mov	r2, #1		
add	r3, r3, #7		
bic	r3, r3, #7		
add	r1, r3, #8		
str	r1, [sp, #52]	; 0x34	
ldrd	r4, [r3]		
mov	r3, #0		
str	r7, [sp, #68]	; 0x44	
mov	sl, r3		
strb	r3, [sp, #119]	; 0x77	
cmp	r7, #0		
ldrge	r3, [sp, #28]		
bicge	r3, r3, #128	; 0x80	
strge	r3, [sp, #28]		
orrs	r3, r4, r5		
movne	r3, #1		
moveq	r3, #0		
cmp	r7, #0		
orrne	r3, r3, #1		
cmp	r3, #0		
beq	104b1c <_vfprintf_r+0xf44>		
cmp	r2, #1		
beq	104e78 <_vfprintf_r+0x12a0>		
cmp	r2, #2		
mov	r2, r8		
bne	10403c <_vfprintf_r+0x464>		
ldr	r1, [sp, #92]	; 0x5c	
and	r3, r4, #15		
lsr	r4, r4, #4		
orr	r4, r4, r5, lsl #28		
lsr	r5, r5, #4		
ldrb	r3, [r1, r3]		
orrs	r0, r4, r5		
strb	r3, [r2, #-1]!		
bne	104000 <_vfprintf_r+0x428>		
mov	r3, r2		
str	r2, [sp, #64]	; 0x40	
rsb	r5, r3, r8		
b	104098 <_vfprintf_r+0x4c0>		
andseq	ip, r0, ip, ror #22		
and	r3, r4, #7		
lsr	r4, r4, #3		
orr	r4, r4, r5, lsl #29		
lsr	r5, r5, #3		
orrs	r1, r4, r5		
add	r3, r3, #48	; 0x30	
strb	r3, [r2, #-1]!		
bne	10403c <_vfprintf_r+0x464>		
ldr	r1, [sp, #28]		
str	r2, [sp, #64]	; 0x40	
tst	r1, #1		
moveq	r3, r2		
rsbeq	r5, r3, r8		
beq	104098 <_vfprintf_r+0x4c0>		
cmp	r3, #48	; 0x30	
ldr	r3, [sp, #64]	; 0x40	
beq	104028 <_vfprintf_r+0x450>		
sub	r3, r3, #1		
str	r3, [sp, #64]	; 0x40	
mov	r1, r3		
rsb	r5, r1, r8		
mov	r3, #48	; 0x30	
strb	r3, [r2, #-1]		
cmp	r5, r7		
mov	r3, #0		
str	r3, [sp, #72]	; 0x48	
movge	r3, r5		
movlt	r3, r7		
str	r3, [sp, #32]		
cmp	sl, #0		
beq	1040c4 <_vfprintf_r+0x4ec>		
ldr	r3, [sp, #32]		
add	r3, r3, #1		
str	r3, [sp, #32]		
ldr	r3, [sp, #28]		
ands	r3, r3, #2		
str	r3, [sp, #56]	; 0x38	
ldrne	r3, [sp, #32]		
addne	r3, r3, #2		
strne	r3, [sp, #32]		
ldr	r3, [sp, #28]		
ands	r3, r3, #132	; 0x84	
str	r3, [sp, #60]	; 0x3c	
bne	104758 <_vfprintf_r+0xb80>		
ldr	r3, [sp, #48]	; 0x30	
ldr	r2, [sp, #32]		
rsb	r4, r2, r3		
cmp	r4, #0		
ble	104758 <_vfprintf_r+0xb80>		
cmp	r4, #16		
ble	105748 <_vfprintf_r+0x1b70>		
movw	sl, #52060	; 0xcb5c	
str	r6, [sp, #96]	; 0x60	
str	r5, [sp, #100]	; 0x64	
movt	sl, #16		
ldr	r1, [sp, #156]	; 0x9c	
mov	r7, #16		
ldr	r2, [sp, #152]	; 0x98	
ldr	r5, [sp, #40]	; 0x28	
ldr	r6, [sp, #80]	; 0x50	
b	10413c <_vfprintf_r+0x564>		
sub	r4, r4, #16		
cmp	r4, #16		
ble	10418c <_vfprintf_r+0x5b4>		
add	r2, r2, #1		
add	r1, r1, #16		
cmp	r2, #7		
stm	r9, {r6, r7}		
str	r2, [sp, #152]	; 0x98	
addle	r9, r9, #8		
str	r1, [sp, #156]	; 0x9c	
ble	104130 <_vfprintf_r+0x558>		
mov	r0, r5		
mov	r1, fp		
add	r2, sp, #148	; 0x94	
mov	r9, r8		
bl	1099a4 <__sprint_r>		
cmp	r0, #0		
bne	103f24 <_vfprintf_r+0x34c>		
sub	r4, r4, #16		
ldr	r1, [sp, #156]	; 0x9c	
cmp	r4, #16		
ldr	r2, [sp, #152]	; 0x98	
bgt	10413c <_vfprintf_r+0x564>		
ldr	r6, [sp, #96]	; 0x60	
ldr	r5, [sp, #100]	; 0x64	
add	r2, r2, #1		
add	r3, r4, r1		
cmp	r2, #7		
str	r2, [sp, #152]	; 0x98	
str	r3, [sp, #156]	; 0x9c	
str	sl, [r9]		
str	r4, [r9, #4]		
bgt	104738 <_vfprintf_r+0xb60>		
add	r9, r9, #8		
ldrb	sl, [sp, #119]	; 0x77	
b	10475c <_vfprintf_r+0xb84>		
mov	r1, r3		
ldr	r0, [sp, #28]		
ldrb	r6, [r3]		
orr	r0, r0, #4		
str	r0, [sp, #28]		
b	103d48 <_vfprintf_r+0x170>		
str	r3, [sp, #36]	; 0x24	
ldr	r3, [sp, #28]		
ands	r5, r3, #32		
beq	104604 <_vfprintf_r+0xa2c>		
ldr	r3, [sp, #52]	; 0x34	
mov	r2, #0		
add	r3, r3, #7		
bic	r3, r3, #7		
add	r1, r3, #8		
str	r1, [sp, #52]	; 0x34	
ldrd	r4, [r3]		
b	103fac <_vfprintf_r+0x3d4>		
str	r3, [sp, #36]	; 0x24	
mov	r4, #0		
ldr	r3, [sp, #52]	; 0x34	
mov	r5, r7		
strb	r4, [sp, #119]	; 0x77	
add	r7, r3, #4		
ldr	r2, [r3]		
cmp	r2, r4		
str	r2, [sp, #64]	; 0x40	
beq	1057c0 <_vfprintf_r+0x1be8>		
cmp	r5, #0		
ldr	r0, [sp, #64]	; 0x40	
blt	105724 <_vfprintf_r+0x1b4c>		
mov	r1, r4		
mov	r2, r5		
blx	107f40 <memchr>		
cmp	r0, #0		
beq	1058bc <_vfprintf_r+0x1ce4>		
ldr	r3, [sp, #64]	; 0x40	
str	r4, [sp, #68]	; 0x44	
rsb	r3, r3, r0		
str	r7, [sp, #52]	; 0x34	
cmp	r3, r5		
str	r4, [sp, #72]	; 0x48	
ldrb	sl, [sp, #119]	; 0x77	
movlt	r5, r3		
bic	r3, r5, r5, asr #31		
str	r3, [sp, #32]		
b	1040b0 <_vfprintf_r+0x4d8>		
str	r3, [sp, #36]	; 0x24	
movw	r3, #52464	; 0xccf0	
movt	r3, #16		
str	r3, [sp, #92]	; 0x5c	
ldr	r3, [sp, #28]		
strb	r2, [sp, #119]	; 0x77	
tst	r3, #32		
beq	10464c <_vfprintf_r+0xa74>		
ldr	r3, [sp, #52]	; 0x34	
add	r3, r3, #7		
bic	r3, r3, #7		
add	r2, r3, #8		
str	r2, [sp, #52]	; 0x34	
ldrd	r4, [r3]		
ldr	r3, [sp, #28]		
tst	r3, #1		
beq	104d90 <_vfprintf_r+0x11b8>		
orrs	r3, r4, r5		
beq	104d90 <_vfprintf_r+0x11b8>		
ldr	r3, [sp, #28]		
mov	r2, #2		
strb	r6, [sp, #121]	; 0x79	
orr	r3, r3, #2		
str	r3, [sp, #28]		
mov	r3, #48	; 0x30	
strb	r3, [sp, #120]	; 0x78	
b	103fac <_vfprintf_r+0x3d4>		
cmp	r2, #0		
ldrb	r6, [r3]		
mov	r1, r3		
moveq	r2, #32		
b	103d48 <_vfprintf_r+0x170>		
ldr	r1, [sp, #28]		
orr	r1, r1, #1		
str	r1, [sp, #28]		
mov	r1, r3		
ldrb	r6, [r3]		
b	103d48 <_vfprintf_r+0x170>		
ldr	r1, [sp, #52]	; 0x34	
add	r1, r1, #4		
ldr	r0, [r1, #-4]		
cmp	r0, #0		
str	r0, [sp, #48]	; 0x30	
blt	105604 <_vfprintf_r+0x1a2c>		
str	r1, [sp, #52]	; 0x34	
mov	r1, r3		
ldrb	r6, [r3]		
b	103d48 <_vfprintf_r+0x170>		
ldrb	r6, [r3]		
mov	r1, r3		
mov	r2, #43	; 0x2b	
b	103d48 <_vfprintf_r+0x170>		
ldr	r1, [sp, #28]		
orr	r1, r1, #128	; 0x80	
str	r1, [sp, #28]		
mov	r1, r3		
ldrb	r6, [r3]		
b	103d48 <_vfprintf_r+0x170>		
sub	r0, r6, #48	; 0x30	
mov	r1, #0		
add	r1, r1, r1, lsl #2		
ldrb	r6, [r3], #1		
add	r1, r0, r1, lsl #1		
sub	r0, r6, #48	; 0x30	
cmp	r0, #9		
bls	10436c <_vfprintf_r+0x794>		
str	r1, [sp, #48]	; 0x30	
b	103d4c <_vfprintf_r+0x174>		
ldr	r2, [sp, #52]	; 0x34	
mov	r6, #120	; 0x78	
ldr	r1, [sp, #28]		
mov	r5, #0		
str	r3, [sp, #36]	; 0x24	
movw	r3, #52464	; 0xccf0	
ldr	r4, [r2]		
movt	r3, #16		
add	r2, r2, #4		
orr	r1, r1, #2		
str	r2, [sp, #52]	; 0x34	
mov	r2, #2		
str	r3, [sp, #92]	; 0x5c	
mov	r3, #48	; 0x30	
str	r1, [sp, #28]		
strb	r6, [sp, #121]	; 0x79	
strb	r3, [sp, #120]	; 0x78	
b	103fac <_vfprintf_r+0x3d4>		
ldr	r1, [sp, #28]		
orr	r1, r1, #32		
str	r1, [sp, #28]		
mov	r1, r3		
ldrb	r6, [r3]		
b	103d48 <_vfprintf_r+0x170>		
str	r3, [sp, #36]	; 0x24	
ldr	r3, [sp, #28]		
strb	r2, [sp, #119]	; 0x77	
orr	r3, r3, #16		
str	r3, [sp, #28]		
ldr	r3, [sp, #28]		
tst	r3, #32		
beq	1044fc <_vfprintf_r+0x924>		
ldr	r3, [sp, #52]	; 0x34	
add	r3, r3, #7		
bic	r3, r3, #7		
add	r2, r3, #8		
str	r2, [sp, #52]	; 0x34	
ldrd	r2, [r3]		
mov	r4, r2		
mov	r5, r3		
cmp	r2, #0		
sbcs	r3, r3, #0		
blt	1051ec <_vfprintf_r+0x1614>		
ldrb	sl, [sp, #119]	; 0x77	
mov	r2, #1		
str	r7, [sp, #68]	; 0x44	
b	103fbc <_vfprintf_r+0x3e4>		
str	r3, [sp, #36]	; 0x24	
ldr	r3, [sp, #52]	; 0x34	
strb	r2, [sp, #119]	; 0x77	
add	r3, r3, #7		
bic	r3, r3, #7		
add	r2, r3, #8		
str	r2, [sp, #52]	; 0x34	
vldr	d8, [r3]		
vmov	r0, r1, d8		
bl	1093d4 <__fpclassifyd>		
cmp	r0, #1		
bne	105208 <_vfprintf_r+0x1630>		
vcmpe.f64	d8, #0.0		
ldr	ip, [sp, #28]		
movw	r3, #52428	; 0xcccc	
mov	r1, #3		
movw	r2, #52432	; 0xccd0	
movt	r3, #16		
mov	r0, #0		
movt	r2, #16		
vmrs	APSR_nzcv, fpscr		
movmi	sl, #45	; 0x2d	
ldrbpl	sl, [sp, #119]	; 0x77	
bic	ip, ip, #128	; 0x80	
strbmi	sl, [sp, #119]	; 0x77	
cmp	r6, #71	; 0x47	
str	r1, [sp, #32]		
mov	r5, r1		
movle	r2, r3		
str	r0, [sp, #68]	; 0x44	
str	ip, [sp, #28]		
str	r2, [sp, #64]	; 0x40	
str	r0, [sp, #72]	; 0x48	
b	1040b0 <_vfprintf_r+0x4d8>		
ldr	r1, [sp, #28]		
orr	r1, r1, #8		
str	r1, [sp, #28]		
mov	r1, r3		
ldrb	r6, [r3]		
b	103d48 <_vfprintf_r+0x170>		
str	r3, [sp, #36]	; 0x24	
ldr	r3, [sp, #28]		
strb	r2, [sp, #119]	; 0x77	
tst	r3, #32		
bne	10440c <_vfprintf_r+0x834>		
ldr	r3, [sp, #28]		
tst	r3, #16		
beq	1053bc <_vfprintf_r+0x17e4>		
ldr	r3, [sp, #52]	; 0x34	
ldr	r4, [r3]		
add	r3, r3, #4		
str	r3, [sp, #52]	; 0x34	
asr	r5, r4, #31		
mov	r2, r4		
mov	r3, r5		
b	10442c <_vfprintf_r+0x854>		
ldr	r1, [sp, #28]		
orr	r1, r1, #64	; 0x40	
str	r1, [sp, #28]		
mov	r1, r3		
ldrb	r6, [r3]		
b	103d48 <_vfprintf_r+0x170>		
ldrb	r6, [r3]		
ldr	r1, [sp, #28]		
cmp	r6, #108	; 0x6c	
orreq	r1, r1, #32		
orrne	r1, r1, #16		
streq	r1, [sp, #28]		
addeq	r1, r3, #1		
strne	r1, [sp, #28]		
movne	r1, r3		
ldrbeq	r6, [r3, #1]		
b	103d48 <_vfprintf_r+0x170>		
str	r3, [sp, #36]	; 0x24	
ldr	r3, [sp, #28]		
strb	r2, [sp, #119]	; 0x77	
tst	r3, #32		
beq	1053ec <_vfprintf_r+0x1814>		
ldr	r1, [sp, #44]	; 0x2c	
ldr	r2, [sp, #52]	; 0x34	
vdup.32	d16, r1		
add	r2, r2, #4		
ldr	r3, [r2, #-4]		
vshr.s64	d16, d16, #32		
str	r2, [sp, #52]	; 0x34	
vstr	d16, [r3]		
b	103cb4 <_vfprintf_r+0xdc>		
ldrb	r6, [r3]		
add	r1, r3, #1		
cmp	r6, #42	; 0x2a	
beq	105a5c <_vfprintf_r+0x1e84>		
sub	r0, r6, #48	; 0x30	
mov	r3, r1		
cmp	r0, #9		
mov	r7, #0		
bhi	103d4c <_vfprintf_r+0x174>		
add	r7, r7, r7, lsl #2		
ldrb	r6, [r3], #1		
add	r7, r0, r7, lsl #1		
sub	r0, r6, #48	; 0x30	
cmp	r0, #9		
bls	1045c8 <_vfprintf_r+0x9f0>		
orr	r7, r7, r7, asr #31		
b	103d4c <_vfprintf_r+0x174>		
str	r3, [sp, #36]	; 0x24	
ldr	r3, [sp, #28]		
orr	r3, r3, #16		
str	r3, [sp, #28]		
ldr	r3, [sp, #28]		
ands	r5, r3, #32		
bne	1041e8 <_vfprintf_r+0x610>		
ldr	r3, [sp, #28]		
ands	r3, r3, #16		
beq	105364 <_vfprintf_r+0x178c>		
ldr	r3, [sp, #52]	; 0x34	
mov	r2, r5		
mov	r5, #0		
add	r3, r3, #4		
ldr	r4, [r3, #-4]		
str	r3, [sp, #52]	; 0x34	
b	103fac <_vfprintf_r+0x3d4>		
str	r3, [sp, #36]	; 0x24	
movw	r3, #52444	; 0xccdc	
movt	r3, #16		
str	r3, [sp, #92]	; 0x5c	
ldr	r3, [sp, #28]		
strb	r2, [sp, #119]	; 0x77	
tst	r3, #32		
bne	10429c <_vfprintf_r+0x6c4>		
ldr	r3, [sp, #28]		
tst	r3, #16		
beq	10538c <_vfprintf_r+0x17b4>		
ldr	r3, [sp, #52]	; 0x34	
mov	r5, #0		
add	r3, r3, #4		
ldr	r4, [r3, #-4]		
str	r3, [sp, #52]	; 0x34	
b	1042b4 <_vfprintf_r+0x6dc>		
ldr	r0, [sp, #52]	; 0x34	
mov	r1, #1		
str	r3, [sp, #36]	; 0x24	
mov	r3, #0		
mov	sl, r3		
add	r0, r0, #4		
ldr	r2, [r0, #-4]		
mov	r5, r1		
strb	r3, [sp, #119]	; 0x77	
str	r3, [sp, #68]	; 0x44	
str	r3, [sp, #72]	; 0x48	
add	r3, sp, #160	; 0xa0	
str	r1, [sp, #32]		
str	r0, [sp, #52]	; 0x34	
strb	r2, [sp, #160]	; 0xa0	
str	r3, [sp, #64]	; 0x40	
b	1040c4 <_vfprintf_r+0x4ec>		
str	r3, [sp, #36]	; 0x24	
ldr	r3, [sp, #28]		
orr	r3, r3, #16		
str	r3, [sp, #28]		
ldr	r3, [sp, #28]		
tst	r3, #32		
bne	103f90 <_vfprintf_r+0x3b8>		
ldr	r3, [sp, #28]		
tst	r3, #16		
beq	10543c <_vfprintf_r+0x1864>		
ldr	r3, [sp, #52]	; 0x34	
ldr	r4, [r3]		
mov	r2, #1		
add	r3, r3, #4		
mov	r5, #0		
str	r3, [sp, #52]	; 0x34	
b	103fac <_vfprintf_r+0x3d4>		
cmp	r6, #0		
str	r3, [sp, #36]	; 0x24	
strb	r2, [sp, #119]	; 0x77	
beq	103f08 <_vfprintf_r+0x330>		
mov	r3, #0		
mov	r2, #1		
mov	sl, r3		
strb	r3, [sp, #119]	; 0x77	
str	r3, [sp, #68]	; 0x44	
mov	r5, r2		
str	r3, [sp, #72]	; 0x48	
add	r3, sp, #160	; 0xa0	
str	r2, [sp, #32]		
strb	r6, [sp, #160]	; 0xa0	
str	r3, [sp, #64]	; 0x40	
b	1040c4 <_vfprintf_r+0x4ec>		
ldr	r0, [sp, #40]	; 0x28	
mov	r1, fp		
add	r2, sp, #148	; 0x94	
bl	1099a4 <__sprint_r>		
cmp	r0, #0		
bne	103f24 <_vfprintf_r+0x34c>		
ldrb	sl, [sp, #119]	; 0x77	
mov	r9, r8		
ldr	r3, [sp, #156]	; 0x9c	
cmp	sl, #0		
beq	104794 <_vfprintf_r+0xbbc>		
ldr	r2, [sp, #152]	; 0x98	
add	r3, r3, #1		
add	r1, sp, #119	; 0x77	
str	r3, [sp, #156]	; 0x9c	
add	r2, r2, #1		
str	r1, [r9]		
cmp	r2, #7		
str	r2, [sp, #152]	; 0x98	
mov	r2, #1		
str	r2, [r9, #4]		
addle	r9, r9, #8		
bgt	104d48 <_vfprintf_r+0x1170>		
ldr	r2, [sp, #56]	; 0x38	
cmp	r2, #0		
beq	1047d0 <_vfprintf_r+0xbf8>		
ldr	r2, [sp, #152]	; 0x98	
add	r3, r3, #2		
add	r1, sp, #120	; 0x78	
str	r3, [sp, #156]	; 0x9c	
add	r2, r2, #1		
str	r1, [r9]		
cmp	r2, #7		
str	r2, [sp, #152]	; 0x98	
mov	r2, #2		
str	r2, [r9, #4]		
addle	r9, r9, #8		
bgt	104d6c <_vfprintf_r+0x1194>		
ldr	r2, [sp, #60]	; 0x3c	
cmp	r2, #128	; 0x80	
beq	104b54 <_vfprintf_r+0xf7c>		
ldr	r2, [sp, #68]	; 0x44	
rsb	r7, r5, r2		
cmp	r7, #0		
ble	1048bc <_vfprintf_r+0xce4>		
cmp	r7, #16		
ldr	r2, [sp, #152]	; 0x98	
ldr	r4, [pc, #-1988]	; 104038 <_vfprintf_r+0x460>	
ble	10487c <_vfprintf_r+0xca4>		
str	r5, [sp, #56]	; 0x38	
mov	sl, #16		
mov	r5, r4		
mov	r1, r3		
ldr	r4, [sp, #40]	; 0x28	
b	104820 <_vfprintf_r+0xc48>		
sub	r7, r7, #16		
cmp	r7, #16		
ble	104870 <_vfprintf_r+0xc98>		
add	r2, r2, #1		
add	r1, r1, #16		
cmp	r2, #7		
stm	r9, {r5, sl}		
str	r2, [sp, #152]	; 0x98	
addle	r9, r9, #8		
str	r1, [sp, #156]	; 0x9c	
ble	104814 <_vfprintf_r+0xc3c>		
mov	r0, r4		
mov	r1, fp		
add	r2, sp, #148	; 0x94	
mov	r9, r8		
bl	1099a4 <__sprint_r>		
cmp	r0, #0		
bne	103f24 <_vfprintf_r+0x34c>		
sub	r7, r7, #16		
ldr	r1, [sp, #156]	; 0x9c	
cmp	r7, #16		
ldr	r2, [sp, #152]	; 0x98	
bgt	104820 <_vfprintf_r+0xc48>		
mov	r4, r5		
ldr	r5, [sp, #56]	; 0x38	
mov	r3, r1		
add	r2, r2, #1		
add	r3, r3, r7		
cmp	r2, #7		
stm	r9, {r4, r7}		
str	r2, [sp, #152]	; 0x98	
addle	r9, r9, #8		
str	r3, [sp, #156]	; 0x9c	
ble	1048bc <_vfprintf_r+0xce4>		
ldr	r0, [sp, #40]	; 0x28	
mov	r1, fp		
add	r2, sp, #148	; 0x94	
bl	1099a4 <__sprint_r>		
cmp	r0, #0		
bne	103f24 <_vfprintf_r+0x34c>		
ldr	r3, [sp, #156]	; 0x9c	
mov	r9, r8		
ldr	r2, [sp, #28]		
tst	r2, #256	; 0x100	
bne	104a08 <_vfprintf_r+0xe30>		
ldr	r2, [sp, #152]	; 0x98	
add	r3, r3, r5		
ldr	r1, [sp, #64]	; 0x40	
add	r2, r2, #1		
str	r3, [sp, #156]	; 0x9c	
cmp	r2, #7		
str	r5, [r9, #4]		
str	r1, [r9]		
str	r2, [sp, #152]	; 0x98	
bgt	104d08 <_vfprintf_r+0x1130>		
add	r9, r9, #8		
ldr	r2, [sp, #28]		
tst	r2, #4		
beq	1049d4 <_vfprintf_r+0xdfc>		
ldr	r2, [sp, #48]	; 0x30	
ldr	r1, [sp, #32]		
rsb	r4, r1, r2		
cmp	r4, #0		
ble	1049d4 <_vfprintf_r+0xdfc>		
cmp	r4, #16		
ble	1057b0 <_vfprintf_r+0x1bd8>		
movw	sl, #52060	; 0xcb5c	
ldr	r2, [sp, #152]	; 0x98	
movt	sl, #16		
mov	r5, #16		
ldr	r6, [sp, #40]	; 0x28	
ldr	r7, [sp, #80]	; 0x50	
b	104944 <_vfprintf_r+0xd6c>		
sub	r4, r4, #16		
cmp	r4, #16		
ble	104998 <_vfprintf_r+0xdc0>		
add	r2, r2, #1		
add	r3, r3, #16		
cmp	r2, #7		
str	r7, [r9]		
str	r5, [r9, #4]		
addle	r9, r9, #8		
str	r2, [sp, #152]	; 0x98	
str	r3, [sp, #156]	; 0x9c	
ble	104938 <_vfprintf_r+0xd60>		
mov	r0, r6		
mov	r1, fp		
add	r2, sp, #148	; 0x94	
mov	r9, r8		
bl	1099a4 <__sprint_r>		
cmp	r0, #0		
bne	103f24 <_vfprintf_r+0x34c>		
sub	r4, r4, #16		
ldr	r3, [sp, #156]	; 0x9c	
cmp	r4, #16		
ldr	r2, [sp, #152]	; 0x98	
bgt	104944 <_vfprintf_r+0xd6c>		
add	r2, r2, #1		
add	r3, r3, r4		
cmp	r2, #7		
str	r2, [sp, #152]	; 0x98	
str	r3, [sp, #156]	; 0x9c	
str	sl, [r9]		
str	r4, [r9, #4]		
ble	1049d4 <_vfprintf_r+0xdfc>		
ldr	r0, [sp, #40]	; 0x28	
mov	r1, fp		
add	r2, sp, #148	; 0x94	
bl	1099a4 <__sprint_r>		
cmp	r0, #0		
bne	103f24 <_vfprintf_r+0x34c>		
ldr	r3, [sp, #156]	; 0x9c	
ldr	r2, [sp, #44]	; 0x2c	
ldr	r1, [sp, #32]		
ldr	r0, [sp, #48]	; 0x30	
cmp	r1, r0		
addge	r2, r2, r1		
addlt	r2, r2, r0		
cmp	r3, #0		
str	r2, [sp, #44]	; 0x2c	
bne	104d2c <_vfprintf_r+0x1154>		
mov	r3, #0		
mov	r9, r8		
str	r3, [sp, #152]	; 0x98	
b	103cb4 <_vfprintf_r+0xdc>		
cmp	r6, #101	; 0x65	
ble	104c3c <_vfprintf_r+0x1064>		
vcmp.f64	d8, #0.0		
vmrs	APSR_nzcv, fpscr		
bne	104d98 <_vfprintf_r+0x11c0>		
ldr	r2, [sp, #152]	; 0x98	
movw	r1, #52492	; 0xcd0c	
add	r3, r3, #1		
movt	r1, #16		
add	r2, r2, #1		
str	r1, [r9]		
cmp	r2, #7		
str	r2, [sp, #152]	; 0x98	
str	r3, [sp, #156]	; 0x9c	
mov	r2, #1		
str	r2, [r9, #4]		
addle	r9, r9, #8		
bgt	105464 <_vfprintf_r+0x188c>		
ldr	r2, [sp, #124]	; 0x7c	
ldr	r1, [sp, #76]	; 0x4c	
cmp	r2, r1		
blt	104a6c <_vfprintf_r+0xe94>		
ldr	r2, [sp, #28]		
tst	r2, #1		
beq	1048f4 <_vfprintf_r+0xd1c>		
ldr	r2, [sp, #152]	; 0x98	
ldr	r1, [sp, #88]	; 0x58	
add	r2, r2, #1		
ldr	r0, [sp, #84]	; 0x54	
cmp	r2, #7		
add	r3, r3, r1		
str	r1, [r9, #4]		
str	r0, [r9]		
addle	r9, r9, #8		
str	r3, [sp, #156]	; 0x9c	
str	r2, [sp, #152]	; 0x98	
bgt	10561c <_vfprintf_r+0x1a44>		
ldr	r2, [sp, #76]	; 0x4c	
sub	r5, r2, #1		
cmp	r5, #0		
ble	1048f4 <_vfprintf_r+0xd1c>		
cmp	r5, #16		
ldr	r2, [sp, #152]	; 0x98	
ldr	r4, [pc, #-2692]	; 104038 <_vfprintf_r+0x460>	
movgt	r6, #16		
ldrgt	r7, [sp, #40]	; 0x28	
bgt	104ad4 <_vfprintf_r+0xefc>		
b	104f18 <_vfprintf_r+0x1340>		
sub	r5, r5, #16		
cmp	r5, #16		
ble	104f18 <_vfprintf_r+0x1340>		
add	r2, r2, #1		
add	r3, r3, #16		
cmp	r2, #7		
stm	r9, {r4, r6}		
str	r2, [sp, #152]	; 0x98	
addle	r9, r9, #8		
str	r3, [sp, #156]	; 0x9c	
ble	104ac8 <_vfprintf_r+0xef0>		
mov	r0, r7		
mov	r1, fp		
add	r2, sp, #148	; 0x94	
mov	r9, r8		
bl	1099a4 <__sprint_r>		
cmp	r0, #0		
bne	103f24 <_vfprintf_r+0x34c>		
ldr	r3, [sp, #156]	; 0x9c	
ldr	r2, [sp, #152]	; 0x98	
b	104ac8 <_vfprintf_r+0xef0>		
cmp	r2, #0		
strne	r8, [sp, #64]	; 0x40	
movne	r5, r3		
bne	104098 <_vfprintf_r+0x4c0>		
ldr	r3, [sp, #28]		
tst	r3, #1		
streq	r8, [sp, #64]	; 0x40	
addne	r2, sp, #264	; 0x108	
movne	r3, #48	; 0x30	
moveq	r5, r2		
strbne	r3, [r2, #-65]!	; 0xffffffbf	
rsbne	r5, r2, r8		
strne	r2, [sp, #64]	; 0x40	
b	104098 <_vfprintf_r+0x4c0>		
ldr	r2, [sp, #48]	; 0x30	
ldr	r1, [sp, #32]		
rsb	r7, r1, r2		
cmp	r7, #0		
ble	1047dc <_vfprintf_r+0xc04>		
cmp	r7, #16		
ldr	r2, [sp, #152]	; 0x98	
ldr	r4, [pc, #-2880]	; 104038 <_vfprintf_r+0x460>	
ble	104bf8 <_vfprintf_r+0x1020>		
str	r5, [sp, #56]	; 0x38	
mov	sl, #16		
mov	r5, r4		
mov	r1, r3		
ldr	r4, [sp, #40]	; 0x28	
b	104b9c <_vfprintf_r+0xfc4>		
sub	r7, r7, #16		
cmp	r7, #16		
ble	104bec <_vfprintf_r+0x1014>		
add	r2, r2, #1		
add	r1, r1, #16		
cmp	r2, #7		
stm	r9, {r5, sl}		
str	r2, [sp, #152]	; 0x98	
addle	r9, r9, #8		
str	r1, [sp, #156]	; 0x9c	
ble	104b90 <_vfprintf_r+0xfb8>		
mov	r0, r4		
mov	r1, fp		
add	r2, sp, #148	; 0x94	
mov	r9, r8		
bl	1099a4 <__sprint_r>		
cmp	r0, #0		
bne	103f24 <_vfprintf_r+0x34c>		
sub	r7, r7, #16		
ldr	r1, [sp, #156]	; 0x9c	
cmp	r7, #16		
ldr	r2, [sp, #152]	; 0x98	
bgt	104b9c <_vfprintf_r+0xfc4>		
mov	r4, r5		
ldr	r5, [sp, #56]	; 0x38	
mov	r3, r1		
add	r2, r2, #1		
add	r3, r3, r7		
cmp	r2, #7		
stm	r9, {r4, r7}		
str	r2, [sp, #152]	; 0x98	
addle	r9, r9, #8		
str	r3, [sp, #156]	; 0x9c	
ble	1047dc <_vfprintf_r+0xc04>		
ldr	r0, [sp, #40]	; 0x28	
mov	r1, fp		
add	r2, sp, #148	; 0x94	
bl	1099a4 <__sprint_r>		
cmp	r0, #0		
bne	103f24 <_vfprintf_r+0x34c>		
ldr	r3, [sp, #156]	; 0x9c	
mov	r9, r8		
b	1047dc <_vfprintf_r+0xc04>		
ldr	r2, [sp, #76]	; 0x4c	
cmp	r2, #1		
ble	1050c0 <_vfprintf_r+0x14e8>		
ldr	r1, [sp, #64]	; 0x40	
add	r3, r3, #1		
ldr	r2, [sp, #152]	; 0x98	
str	r3, [sp, #156]	; 0x9c	
str	r1, [r9]		
mov	r1, #1		
add	r2, r2, r1		
str	r2, [sp, #152]	; 0x98	
cmp	r2, #7		
str	r1, [r9, #4]		
addle	r9, r9, #8		
bgt	105120 <_vfprintf_r+0x1548>		
add	r2, r2, #1		
ldr	r1, [sp, #88]	; 0x58	
ldr	r0, [sp, #84]	; 0x54	
cmp	r2, #7		
add	r3, r3, r1		
str	r2, [sp, #152]	; 0x98	
str	r3, [sp, #156]	; 0x9c	
stm	r9, {r0, r1}		
addle	r9, r9, #8		
bgt	105148 <_vfprintf_r+0x1570>		
vcmp.f64	d8, #0.0		
vmrs	APSR_nzcv, fpscr		
beq	104e9c <_vfprintf_r+0x12c4>		
ldr	r1, [sp, #64]	; 0x40	
add	r2, r2, #1		
cmp	r2, #7		
str	r2, [sp, #152]	; 0x98	
add	r0, r1, #1		
ldr	r1, [sp, #76]	; 0x4c	
str	r0, [r9]		
sub	r1, r1, #1		
add	r3, r3, r1		
str	r3, [sp, #156]	; 0x9c	
str	r1, [r9, #4]		
bgt	1050f8 <_vfprintf_r+0x1520>		
add	r9, r9, #8		
add	r2, r2, #1		
ldr	r1, [sp, #104]	; 0x68	
cmp	r2, #7		
str	r2, [sp, #152]	; 0x98	
add	r3, r3, r1		
add	r2, sp, #132	; 0x84	
str	r3, [sp, #156]	; 0x9c	
str	r1, [r9, #4]		
str	r2, [r9]		
ble	1048f0 <_vfprintf_r+0xd18>		
ldr	r0, [sp, #40]	; 0x28	
mov	r1, fp		
add	r2, sp, #148	; 0x94	
bl	1099a4 <__sprint_r>		
cmp	r0, #0		
bne	103f24 <_vfprintf_r+0x34c>		
ldr	r3, [sp, #156]	; 0x9c	
mov	r9, r8		
b	1048f4 <_vfprintf_r+0xd1c>		
ldr	r0, [sp, #40]	; 0x28	
mov	r1, fp		
add	r2, sp, #148	; 0x94	
bl	1099a4 <__sprint_r>		
cmp	r0, #0		
beq	1049f8 <_vfprintf_r+0xe20>		
b	103f24 <_vfprintf_r+0x34c>		
ldr	r0, [sp, #40]	; 0x28	
mov	r1, fp		
add	r2, sp, #148	; 0x94	
bl	1099a4 <__sprint_r>		
cmp	r0, #0		
bne	103f24 <_vfprintf_r+0x34c>		
ldr	r3, [sp, #156]	; 0x9c	
mov	r9, r8		
b	104794 <_vfprintf_r+0xbbc>		
ldr	r0, [sp, #40]	; 0x28	
mov	r1, fp		
add	r2, sp, #148	; 0x94	
bl	1099a4 <__sprint_r>		
cmp	r0, #0		
bne	103f24 <_vfprintf_r+0x34c>		
ldr	r3, [sp, #156]	; 0x9c	
mov	r9, r8		
b	1047d0 <_vfprintf_r+0xbf8>		
mov	r2, #2		
b	103fac <_vfprintf_r+0x3d4>		
ldr	r5, [sp, #124]	; 0x7c	
cmp	r5, #0		
ble	105488 <_vfprintf_r+0x18b0>		
ldr	r2, [sp, #76]	; 0x4c	
ldr	r1, [sp, #72]	; 0x48	
ldr	r0, [sp, #64]	; 0x40	
cmp	r2, r1		
add	r7, r0, r2		
movlt	r5, r2		
movge	r5, r1		
cmp	r5, #0		
ble	104df0 <_vfprintf_r+0x1218>		
ldr	r2, [sp, #152]	; 0x98	
add	r3, r3, r5		
str	r0, [r9]		
add	r2, r2, #1		
str	r5, [r9, #4]		
cmp	r2, #7		
str	r3, [sp, #156]	; 0x9c	
str	r2, [sp, #152]	; 0x98	
addle	r9, r9, #8		
bgt	10575c <_vfprintf_r+0x1b84>		
ldr	r2, [sp, #72]	; 0x48	
cmp	r5, #0		
rsbge	r2, r5, r2		
cmp	r2, #0		
mov	r5, r2		
ble	104f78 <_vfprintf_r+0x13a0>		
cmp	r5, #16		
ldr	r2, [sp, #152]	; 0x98	
ldr	r4, [pc, #-3552]	; 104038 <_vfprintf_r+0x460>	
movgt	r6, #16		
ldrgt	sl, [sp, #40]	; 0x28	
bgt	104e30 <_vfprintf_r+0x1258>		
b	104f38 <_vfprintf_r+0x1360>		
sub	r5, r5, #16		
cmp	r5, #16		
ble	104f38 <_vfprintf_r+0x1360>		
add	r2, r2, #1		
add	r3, r3, #16		
cmp	r2, #7		
stm	r9, {r4, r6}		
str	r2, [sp, #152]	; 0x98	
addle	r9, r9, #8		
str	r3, [sp, #156]	; 0x9c	
ble	104e24 <_vfprintf_r+0x124c>		
mov	r0, sl		
mov	r1, fp		
add	r2, sp, #148	; 0x94	
mov	r9, r8		
bl	1099a4 <__sprint_r>		
cmp	r0, #0		
bne	103f24 <_vfprintf_r+0x34c>		
ldr	r3, [sp, #156]	; 0x9c	
ldr	r2, [sp, #152]	; 0x98	
b	104e24 <_vfprintf_r+0x124c>		
cmp	r5, #0		
cmpeq	r4, #9		
bhi	105190 <_vfprintf_r+0x15b8>		
add	r3, sp, #264	; 0x108	
add	r4, r4, #48	; 0x30	
strb	r4, [r3, #-65]!	; 0xffffffbf	
rsb	r5, r3, r8		
str	r3, [sp, #64]	; 0x40	
b	104098 <_vfprintf_r+0x4c0>		
ldr	r1, [sp, #76]	; 0x4c	
sub	r5, r1, #1		
cmp	r5, #0		
ble	104ce0 <_vfprintf_r+0x1108>		
cmp	r5, #16		
ldr	r4, [pc, #-3712]	; 104038 <_vfprintf_r+0x460>	
movgt	r6, #16		
ldrgt	r7, [sp, #40]	; 0x28	
bgt	104ed0 <_vfprintf_r+0x12f8>		
b	105170 <_vfprintf_r+0x1598>		
sub	r5, r5, #16		
cmp	r5, #16		
ble	105170 <_vfprintf_r+0x1598>		
add	r2, r2, #1		
add	r3, r3, #16		
cmp	r2, #7		
stm	r9, {r4, r6}		
str	r2, [sp, #152]	; 0x98	
addle	r9, r9, #8		
str	r3, [sp, #156]	; 0x9c	
ble	104ec4 <_vfprintf_r+0x12ec>		
mov	r0, r7		
mov	r1, fp		
add	r2, sp, #148	; 0x94	
mov	r9, r8		
bl	1099a4 <__sprint_r>		
cmp	r0, #0		
bne	103f24 <_vfprintf_r+0x34c>		
ldr	r3, [sp, #156]	; 0x9c	
ldr	r2, [sp, #152]	; 0x98	
b	104ec4 <_vfprintf_r+0x12ec>		
add	r2, r2, #1		
add	r3, r3, r5		
cmp	r2, #7		
str	r2, [sp, #152]	; 0x98	
str	r3, [sp, #156]	; 0x9c	
stm	r9, {r4, r5}		
ble	1048f0 <_vfprintf_r+0xd18>		
b	104d08 <_vfprintf_r+0x1130>		
add	r2, r2, #1		
add	r3, r3, r5		
cmp	r2, #7		
stm	r9, {r4, r5}		
str	r2, [sp, #152]	; 0x98	
addle	r9, r9, #8		
str	r3, [sp, #156]	; 0x9c	
ble	104f78 <_vfprintf_r+0x13a0>		
ldr	r0, [sp, #40]	; 0x28	
mov	r1, fp		
add	r2, sp, #148	; 0x94	
bl	1099a4 <__sprint_r>		
cmp	r0, #0		
bne	103f24 <_vfprintf_r+0x34c>		
ldr	r3, [sp, #156]	; 0x9c	
mov	r9, r8		
ldr	r2, [sp, #64]	; 0x40	
ldr	r1, [sp, #72]	; 0x48	
ldr	r5, [sp, #124]	; 0x7c	
add	r6, r2, r1		
ldr	r2, [sp, #76]	; 0x4c	
cmp	r5, r2		
blt	105068 <_vfprintf_r+0x1490>		
ldr	r2, [sp, #28]		
tst	r2, #1		
bne	105068 <_vfprintf_r+0x1490>		
ldr	r2, [sp, #76]	; 0x4c	
rsb	r7, r6, r7		
rsb	r5, r5, r2		
cmp	r5, r7		
movlt	r4, r5		
movge	r4, r7		
cmp	r4, #0		
ble	104fe8 <_vfprintf_r+0x1410>		
ldr	r2, [sp, #152]	; 0x98	
add	r3, r3, r4		
str	r6, [r9]		
add	r2, r2, #1		
str	r4, [r9, #4]		
cmp	r2, #7		
str	r3, [sp, #156]	; 0x9c	
str	r2, [sp, #152]	; 0x98	
addle	r9, r9, #8		
bgt	105780 <_vfprintf_r+0x1ba8>		
cmp	r4, #0		
rsbge	r5, r4, r5		
cmp	r5, #0		
ble	1048f4 <_vfprintf_r+0xd1c>		
cmp	r5, #16		
ldr	r2, [sp, #152]	; 0x98	
ldr	r4, [pc, #-4048]	; 104038 <_vfprintf_r+0x460>	
movgt	r6, #16		
ldrgt	r7, [sp, #40]	; 0x28	
bgt	105020 <_vfprintf_r+0x1448>		
b	104f18 <_vfprintf_r+0x1340>		
sub	r5, r5, #16		
cmp	r5, #16		
ble	104f18 <_vfprintf_r+0x1340>		
add	r2, r2, #1		
add	r3, r3, #16		
cmp	r2, #7		
stm	r9, {r4, r6}		
str	r2, [sp, #152]	; 0x98	
addle	r9, r9, #8		
str	r3, [sp, #156]	; 0x9c	
ble	105014 <_vfprintf_r+0x143c>		
mov	r0, r7		
mov	r1, fp		
add	r2, sp, #148	; 0x94	
mov	r9, r8		
bl	1099a4 <__sprint_r>		
cmp	r0, #0		
bne	103f24 <_vfprintf_r+0x34c>		
ldr	r3, [sp, #156]	; 0x9c	
ldr	r2, [sp, #152]	; 0x98	
b	105014 <_vfprintf_r+0x143c>		
ldr	r2, [sp, #152]	; 0x98	
ldr	r1, [sp, #88]	; 0x58	
add	r2, r2, #1		
ldr	r0, [sp, #84]	; 0x54	
cmp	r2, #7		
add	r3, r3, r1		
str	r1, [r9, #4]		
str	r0, [r9]		
addle	r9, r9, #8		
str	r3, [sp, #156]	; 0x9c	
str	r2, [sp, #152]	; 0x98	
ble	104fa0 <_vfprintf_r+0x13c8>		
ldr	r0, [sp, #40]	; 0x28	
mov	r1, fp		
add	r2, sp, #148	; 0x94	
bl	1099a4 <__sprint_r>		
cmp	r0, #0		
bne	103f24 <_vfprintf_r+0x34c>		
ldr	r5, [sp, #124]	; 0x7c	
mov	r9, r8		
ldr	r3, [sp, #156]	; 0x9c	
b	104fa0 <_vfprintf_r+0x13c8>		
ldr	r2, [sp, #28]		
tst	r2, #1		
bne	104c48 <_vfprintf_r+0x1070>		
ldr	r1, [sp, #64]	; 0x40	
add	r3, r3, #1		
ldr	r2, [sp, #152]	; 0x98	
str	r3, [sp, #156]	; 0x9c	
str	r1, [r9]		
mov	r1, #1		
add	r2, r2, r1		
str	r2, [sp, #152]	; 0x98	
cmp	r2, #7		
str	r1, [r9, #4]		
ble	104cdc <_vfprintf_r+0x1104>		
ldr	r0, [sp, #40]	; 0x28	
mov	r1, fp		
add	r2, sp, #148	; 0x94	
bl	1099a4 <__sprint_r>		
cmp	r0, #0		
bne	103f24 <_vfprintf_r+0x34c>		
ldr	r3, [sp, #156]	; 0x9c	
mov	r9, r8		
ldr	r2, [sp, #152]	; 0x98	
b	104ce0 <_vfprintf_r+0x1108>		
ldr	r0, [sp, #40]	; 0x28	
mov	r1, fp		
add	r2, sp, #148	; 0x94	
bl	1099a4 <__sprint_r>		
cmp	r0, #0		
bne	103f24 <_vfprintf_r+0x34c>		
ldr	r3, [sp, #156]	; 0x9c	
mov	r9, r8		
ldr	r2, [sp, #152]	; 0x98	
b	104c78 <_vfprintf_r+0x10a0>		
ldr	r0, [sp, #40]	; 0x28	
mov	r1, fp		
add	r2, sp, #148	; 0x94	
bl	1099a4 <__sprint_r>		
cmp	r0, #0		
bne	103f24 <_vfprintf_r+0x34c>		
ldr	r3, [sp, #156]	; 0x9c	
mov	r9, r8		
ldr	r2, [sp, #152]	; 0x98	
b	104ca0 <_vfprintf_r+0x10c8>		
add	r2, r2, #1		
add	r3, r3, r5		
cmp	r2, #7		
str	r2, [sp, #152]	; 0x98	
str	r3, [sp, #156]	; 0x9c	
stm	r9, {r4, r5}		
ble	104cdc <_vfprintf_r+0x1104>		
b	1050f8 <_vfprintf_r+0x1520>		
str	r6, [sp, #32]		
mov	r6, r8		
mov	r0, r4		
mov	r1, r5		
mov	r2, #10		
mov	r3, #0		
bl	10c4f4 <__aeabi_uldivmod>		
mov	r0, r4		
mov	r1, r5		
mov	r3, #0		
add	r2, r2, #48	; 0x30	
strb	r2, [r6, #-1]!		
mov	r2, #10		
bl	10c4f4 <__aeabi_uldivmod>		
mov	r4, r0		
mov	r5, r1		
orrs	r3, r4, r5		
bne	105198 <_vfprintf_r+0x15c0>		
mov	r3, r6		
ldr	r6, [sp, #32]		
str	r3, [sp, #64]	; 0x40	
rsb	r5, r3, r8		
b	104098 <_vfprintf_r+0x4c0>		
rsbs	r4, r4, #0		
mov	sl, #45	; 0x2d	
rsc	r5, r5, #0		
strb	sl, [sp, #119]	; 0x77	
str	r7, [sp, #68]	; 0x44	
mov	r2, #1		
b	103fbc <_vfprintf_r+0x3e4>		
vmov	r0, r1, d8		
bl	1093d4 <__fpclassifyd>		
cmp	r0, #0		
beq	105588 <_vfprintf_r+0x19b0>		
cmn	r7, #1		
bic	r5, r6, #32		
moveq	r7, #6		
beq	105640 <_vfprintf_r+0x1a68>		
cmp	r5, #71	; 0x47	
cmpeq	r7, #0		
bne	105640 <_vfprintf_r+0x1a68>		
vmov	r3, s17		
mov	r5, #71	; 0x47	
mov	r7, #1		
cmp	r3, #0		
ldr	r3, [sp, #28]		
orr	r3, r3, #256	; 0x100	
str	r3, [sp, #56]	; 0x38	
blt	1059d4 <_vfprintf_r+0x1dfc>		
vmov.f64	d9, d8		
mov	sl, #0		
mov	r2, #2		
add	r3, sp, #124	; 0x7c	
str	r2, [sp]		
add	r2, sp, #128	; 0x80	
str	r3, [sp, #8]		
add	r3, sp, #140	; 0x8c	
str	r2, [sp, #12]		
str	r3, [sp, #16]		
str	r7, [sp, #4]		
ldr	r0, [sp, #40]	; 0x28	
vmov	r2, r3, d9		
bl	10600c <_dtoa_r>		
cmp	r5, #71	; 0x47	
str	r0, [sp, #64]	; 0x40	
bne	105a94 <_vfprintf_r+0x1ebc>		
ldr	r3, [sp, #28]		
tst	r3, #1		
beq	105a00 <_vfprintf_r+0x1e28>		
ldr	r3, [sp, #64]	; 0x40	
add	r4, r3, r7		
vcmp.f64	d9, #0.0		
vmrs	APSR_nzcv, fpscr		
moveq	r3, r4		
beq	1052e4 <_vfprintf_r+0x170c>		
ldr	r3, [sp, #140]	; 0x8c	
cmp	r4, r3		
bls	1052e4 <_vfprintf_r+0x170c>		
mov	r1, #48	; 0x30	
add	r2, r3, #1		
str	r2, [sp, #140]	; 0x8c	
strb	r1, [r3]		
ldr	r3, [sp, #140]	; 0x8c	
cmp	r4, r3		
bhi	1052cc <_vfprintf_r+0x16f4>		
ldr	r2, [sp, #64]	; 0x40	
cmp	r5, #71	; 0x47	
rsb	r3, r2, r3		
str	r3, [sp, #76]	; 0x4c	
ldr	r3, [sp, #124]	; 0x7c	
bne	105880 <_vfprintf_r+0x1ca8>		
cmn	r3, #3		
cmpge	r7, r3		
sublt	r6, r6, #2		
blt	1058d8 <_vfprintf_r+0x1d00>		
mov	r6, #103	; 0x67	
str	r3, [sp, #72]	; 0x48	
ldr	r3, [sp, #76]	; 0x4c	
ldr	r2, [sp, #72]	; 0x48	
cmp	r3, r2		
bgt	1059e0 <_vfprintf_r+0x1e08>		
ldr	r3, [sp, #28]		
tst	r3, #1		
ldrne	r3, [sp, #72]	; 0x48	
moveq	r5, r2		
moveq	r3, r5		
addne	r5, r3, #1		
biceq	r3, r3, r3, asr #31		
bicne	r3, r5, r5, asr #31		
cmp	sl, #0		
bne	105860 <_vfprintf_r+0x1c88>		
str	r3, [sp, #32]		
ldr	r3, [sp, #56]	; 0x38	
str	sl, [sp, #68]	; 0x44	
ldrb	sl, [sp, #119]	; 0x77	
str	r3, [sp, #28]		
b	1040b0 <_vfprintf_r+0x4d8>		
ldr	r2, [sp, #28]		
ands	r2, r2, #64	; 0x40	
beq	105570 <_vfprintf_r+0x1998>		
mov	r2, r3		
ldr	r3, [sp, #52]	; 0x34	
mov	r5, #0		
add	r3, r3, #4		
ldrh	r4, [r3, #-4]		
str	r3, [sp, #52]	; 0x34	
b	103fac <_vfprintf_r+0x3d4>		
ldr	r3, [sp, #28]		
tst	r3, #64	; 0x40	
ldr	r3, [sp, #52]	; 0x34	
movne	r5, #0		
moveq	r5, #0		
ldreq	r4, [r3]		
addeq	r3, r3, #4		
ldrhne	r4, [r3]		
addne	r3, r3, #4		
streq	r3, [sp, #52]	; 0x34	
strne	r3, [sp, #52]	; 0x34	
b	1042b4 <_vfprintf_r+0x6dc>		
ldr	r3, [sp, #28]		
tst	r3, #64	; 0x40	
ldr	r3, [sp, #52]	; 0x34	
beq	10450c <_vfprintf_r+0x934>		
ldrh	r4, [r3]		
add	r3, r3, #4		
str	r3, [sp, #52]	; 0x34	
sxth	r4, r4		
asr	r5, r4, #31		
mov	r2, r4		
mov	r3, r5		
b	10442c <_vfprintf_r+0x854>		
ldr	r3, [sp, #28]		
tst	r3, #16		
bne	105420 <_vfprintf_r+0x1848>		
ldr	r3, [sp, #28]		
tst	r3, #64	; 0x40	
beq	105420 <_vfprintf_r+0x1848>		
ldr	r2, [sp, #52]	; 0x34	
add	r2, r2, #4		
ldr	r3, [r2, #-4]		
str	r2, [sp, #52]	; 0x34	
ldrh	r2, [sp, #44]	; 0x2c	
strh	r2, [r3]		
b	103cb4 <_vfprintf_r+0xdc>		
ldr	r2, [sp, #52]	; 0x34	
add	r2, r2, #4		
ldr	r3, [r2, #-4]		
str	r2, [sp, #52]	; 0x34	
ldr	r2, [sp, #44]	; 0x2c	
str	r2, [r3]		
b	103cb4 <_vfprintf_r+0xdc>		
ldr	r3, [sp, #28]		
tst	r3, #64	; 0x40	
ldr	r3, [sp, #52]	; 0x34	
beq	1046e0 <_vfprintf_r+0xb08>		
ldrh	r4, [r3]		
mov	r5, #0		
add	r3, r3, #4		
mov	r2, #1		
str	r3, [sp, #52]	; 0x34	
b	103fac <_vfprintf_r+0x3d4>		
ldr	r0, [sp, #40]	; 0x28	
mov	r1, fp		
add	r2, sp, #148	; 0x94	
bl	1099a4 <__sprint_r>		
cmp	r0, #0		
bne	103f24 <_vfprintf_r+0x34c>		
ldr	r3, [sp, #156]	; 0x9c	
mov	r9, r8		
b	104a50 <_vfprintf_r+0xe78>		
ldr	r2, [sp, #152]	; 0x98	
movw	r1, #52492	; 0xcd0c	
add	r3, r3, #1		
movt	r1, #16		
add	r2, r2, #1		
str	r1, [r9]		
cmp	r2, #7		
str	r2, [sp, #152]	; 0x98	
str	r3, [sp, #156]	; 0x9c	
mov	r2, #1		
str	r2, [r9, #4]		
addle	r9, r9, #8		
bgt	1055dc <_vfprintf_r+0x1a04>		
ldr	r2, [sp, #76]	; 0x4c	
orrs	r2, r5, r2		
beq	1055cc <_vfprintf_r+0x19f4>		
ldr	r2, [sp, #152]	; 0x98	
ldr	r1, [sp, #88]	; 0x58	
add	r2, r2, #1		
ldr	r0, [sp, #84]	; 0x54	
cmp	r2, #7		
add	r3, r3, r1		
str	r1, [r9, #4]		
str	r0, [r9]		
addle	r9, r9, #8		
str	r3, [sp, #156]	; 0x9c	
str	r2, [sp, #152]	; 0x98	
bgt	1059a8 <_vfprintf_r+0x1dd0>		
rsb	r5, r5, #0		
cmp	r5, #0		
ble	1056f8 <_vfprintf_r+0x1b20>		
cmp	r5, #16		
ldr	r4, [pc, #1420]	; 105a9c <_vfprintf_r+0x1ec4>	
movgt	r6, #16		
ldrgt	r7, [sp, #40]	; 0x28	
bgt	105528 <_vfprintf_r+0x1950>		
b	1056b4 <_vfprintf_r+0x1adc>		
sub	r5, r5, #16		
cmp	r5, #16		
ble	1056b4 <_vfprintf_r+0x1adc>		
add	r2, r2, #1		
add	r3, r3, #16		
cmp	r2, #7		
stm	r9, {r4, r6}		
str	r2, [sp, #152]	; 0x98	
addle	r9, r9, #8		
str	r3, [sp, #156]	; 0x9c	
ble	10551c <_vfprintf_r+0x1944>		
mov	r0, r7		
mov	r1, fp		
add	r2, sp, #148	; 0x94	
mov	r9, r8		
bl	1099a4 <__sprint_r>		
cmp	r0, #0		
bne	103f24 <_vfprintf_r+0x34c>		
ldr	r3, [sp, #156]	; 0x9c	
ldr	r2, [sp, #152]	; 0x98	
b	10551c <_vfprintf_r+0x1944>		
ldr	r3, [sp, #52]	; 0x34	
mov	r5, #0		
add	r3, r3, #4		
ldr	r4, [r3, #-4]		
str	r3, [sp, #52]	; 0x34	
b	103fac <_vfprintf_r+0x3d4>		
ldr	ip, [sp, #28]		
movw	r3, #52436	; 0xccd4	
cmp	r6, #71	; 0x47	
mov	r1, #3		
movw	r2, #52440	; 0xccd8	
movt	r3, #16		
movt	r2, #16		
bic	ip, ip, #128	; 0x80	
movle	r2, r3		
str	r0, [sp, #68]	; 0x44	
str	r1, [sp, #32]		
mov	r5, r1		
str	ip, [sp, #28]		
str	r0, [sp, #72]	; 0x48	
str	r2, [sp, #64]	; 0x40	
ldrb	sl, [sp, #119]	; 0x77	
b	1040b0 <_vfprintf_r+0x4d8>		
ldr	r2, [sp, #28]		
tst	r2, #1		
beq	1048f4 <_vfprintf_r+0xd1c>		
b	1054c8 <_vfprintf_r+0x18f0>		
ldr	r0, [sp, #40]	; 0x28	
mov	r1, fp		
add	r2, sp, #148	; 0x94	
bl	1099a4 <__sprint_r>		
cmp	r0, #0		
bne	103f24 <_vfprintf_r+0x34c>		
ldr	r5, [sp, #124]	; 0x7c	
mov	r9, r8		
ldr	r3, [sp, #156]	; 0x9c	
b	1054bc <_vfprintf_r+0x18e4>		
ldr	r0, [sp, #48]	; 0x30	
str	r1, [sp, #52]	; 0x34	
mov	r1, r3		
rsb	r0, r0, #0		
str	r0, [sp, #48]	; 0x30	
b	1041c4 <_vfprintf_r+0x5ec>		
ldr	r0, [sp, #40]	; 0x28	
mov	r1, fp		
add	r2, sp, #148	; 0x94	
bl	1099a4 <__sprint_r>		
cmp	r0, #0		
bne	103f24 <_vfprintf_r+0x34c>		
ldr	r3, [sp, #156]	; 0x9c	
mov	r9, r8		
b	104a9c <_vfprintf_r+0xec4>		
vmov	r3, s17		
cmp	r3, #0		
ldr	r3, [sp, #28]		
vmovge.f64	d9, d8		
orr	r3, r3, #256	; 0x100	
movge	sl, #0		
str	r3, [sp, #56]	; 0x38	
blt	1059d4 <_vfprintf_r+0x1dfc>		
cmp	r5, #70	; 0x46	
beq	1057f0 <_vfprintf_r+0x1c18>		
cmp	r5, #69	; 0x45	
bne	10525c <_vfprintf_r+0x1684>		
mov	r2, #2		
add	r3, sp, #124	; 0x7c	
str	r2, [sp]		
add	r4, r7, #1		
add	r2, sp, #128	; 0x80	
str	r3, [sp, #8]		
str	r2, [sp, #12]		
add	r3, sp, #140	; 0x8c	
str	r4, [sp, #4]		
str	r3, [sp, #16]		
ldr	r0, [sp, #40]	; 0x28	
vmov	r2, r3, d9		
bl	10600c <_dtoa_r>		
str	r0, [sp, #64]	; 0x40	
ldr	r3, [sp, #64]	; 0x40	
add	r4, r3, r4		
b	1052ac <_vfprintf_r+0x16d4>		
add	r2, r2, #1		
add	r3, r3, r5		
cmp	r2, #7		
stm	r9, {r4, r5}		
str	r2, [sp, #152]	; 0x98	
addle	r9, r9, #8		
str	r3, [sp, #156]	; 0x9c	
ble	1056f8 <_vfprintf_r+0x1b20>		
ldr	r0, [sp, #40]	; 0x28	
mov	r1, fp		
add	r2, sp, #148	; 0x94	
bl	1099a4 <__sprint_r>		
cmp	r0, #0		
bne	103f24 <_vfprintf_r+0x34c>		
ldr	r3, [sp, #156]	; 0x9c	
mov	r9, r8		
ldr	r2, [sp, #152]	; 0x98	
add	r2, r2, #1		
ldr	r1, [sp, #76]	; 0x4c	
cmp	r2, #7		
str	r2, [sp, #152]	; 0x98	
ldr	r2, [sp, #64]	; 0x40	
add	r3, r3, r1		
str	r1, [r9, #4]		
str	r3, [sp, #156]	; 0x9c	
str	r2, [r9]		
ble	1048f0 <_vfprintf_r+0xd18>		
b	104d08 <_vfprintf_r+0x1130>		
str	r4, [sp, #68]	; 0x44	
blx	109800 <strlen>		
str	r7, [sp, #52]	; 0x34	
str	r4, [sp, #72]	; 0x48	
ldrb	sl, [sp, #119]	; 0x77	
bic	r3, r0, r0, asr #31		
mov	r5, r0		
str	r3, [sp, #32]		
b	1040b0 <_vfprintf_r+0x4d8>		
movw	sl, #52060	; 0xcb5c	
ldr	r1, [sp, #156]	; 0x9c	
movt	sl, #16		
ldr	r2, [sp, #152]	; 0x98	
b	104194 <_vfprintf_r+0x5bc>		
ldr	r0, [sp, #40]	; 0x28	
mov	r1, fp		
add	r2, sp, #148	; 0x94	
bl	1099a4 <__sprint_r>		
cmp	r0, #0		
bne	103f24 <_vfprintf_r+0x34c>		
ldr	r3, [sp, #156]	; 0x9c	
mov	r9, r8		
b	104df0 <_vfprintf_r+0x1218>		
ldr	r0, [sp, #40]	; 0x28	
mov	r1, fp		
add	r2, sp, #148	; 0x94	
bl	1099a4 <__sprint_r>		
cmp	r0, #0		
bne	103f24 <_vfprintf_r+0x34c>		
ldr	r5, [sp, #124]	; 0x7c	
mov	r9, r8		
ldr	r2, [sp, #76]	; 0x4c	
ldr	r3, [sp, #156]	; 0x9c	
rsb	r5, r5, r2		
b	104fe8 <_vfprintf_r+0x1410>		
movw	sl, #52060	; 0xcb5c	
ldr	r2, [sp, #152]	; 0x98	
movt	sl, #16		
b	104998 <_vfprintf_r+0xdc0>		
cmp	r5, #6		
movw	r3, #52484	; 0xcd04	
mov	sl, r2		
str	r2, [sp, #68]	; 0x44	
movcs	r5, #6		
str	r2, [sp, #72]	; 0x48	
movt	r3, #16		
bic	r2, r5, r5, asr #31		
str	r7, [sp, #52]	; 0x34	
str	r2, [sp, #32]		
str	r3, [sp, #64]	; 0x40	
b	1040b0 <_vfprintf_r+0x4d8>		
mov	r2, #3		
add	r3, sp, #124	; 0x7c	
str	r2, [sp]		
add	r2, sp, #128	; 0x80	
str	r3, [sp, #8]		
add	r3, sp, #140	; 0x8c	
str	r2, [sp, #12]		
str	r3, [sp, #16]		
str	r7, [sp, #4]		
vmov	r2, r3, d9		
ldr	r0, [sp, #40]	; 0x28	
bl	10600c <_dtoa_r>		
vcmp.f64	d9, #0.0		
vmrs	APSR_nzcv, fpscr		
movne	r2, #1		
moveq	r2, #0		
ldrb	r1, [r0]		
add	r3, r0, r7		
str	r0, [sp, #64]	; 0x40	
cmp	r1, #48	; 0x30	
movne	r2, #0		
andeq	r2, r2, #1		
cmp	r2, #0		
rsbne	r4, r7, #1		
strne	r4, [sp, #124]	; 0x7c	
ldreq	r4, [sp, #124]	; 0x7c	
add	r4, r3, r4		
b	1052ac <_vfprintf_r+0x16d4>		
str	r3, [sp, #32]		
mov	sl, #45	; 0x2d	
ldr	r3, [sp, #56]	; 0x38	
strb	sl, [sp, #119]	; 0x77	
str	r3, [sp, #28]		
mov	r3, #0		
str	r3, [sp, #68]	; 0x44	
b	1040b8 <_vfprintf_r+0x4e0>		
cmp	r6, #101	; 0x65	
ble	1058d8 <_vfprintf_r+0x1d00>		
cmp	r6, #102	; 0x66	
str	r3, [sp, #72]	; 0x48	
bne	105314 <_vfprintf_r+0x173c>		
cmp	r3, #0		
ble	105a34 <_vfprintf_r+0x1e5c>		
cmp	r7, #0		
bne	105a08 <_vfprintf_r+0x1e30>		
ldr	r3, [sp, #28]		
tst	r3, #1		
bne	105a08 <_vfprintf_r+0x1e30>		
ldr	r5, [sp, #72]	; 0x48	
bic	r3, r5, r5, asr #31		
b	105344 <_vfprintf_r+0x176c>		
bic	r3, r5, r5, asr #31		
str	r0, [sp, #68]	; 0x44	
str	r7, [sp, #52]	; 0x34	
str	r0, [sp, #72]	; 0x48	
ldrb	sl, [sp, #119]	; 0x77	
str	r3, [sp, #32]		
b	1040b0 <_vfprintf_r+0x4d8>		
sub	r3, r3, #1		
str	r3, [sp, #124]	; 0x7c	
cmp	r3, #0		
strb	r6, [sp, #132]	; 0x84	
rsblt	r3, r3, #0		
movlt	r2, #45	; 0x2d	
movge	r2, #43	; 0x2b	
cmp	r3, #9		
strb	r2, [sp, #133]	; 0x85	
ble	105a1c <_vfprintf_r+0x1e44>		
add	lr, sp, #147	; 0x93	
ldr	r4, [sp, #108]	; 0x6c	
mov	ip, lr		
smull	r0, r1, r3, r4		
asr	r2, r3, #31		
rsb	r1, r2, r1, asr #2		
cmp	r1, #9		
add	r2, r1, r1, lsl #2		
sub	r2, r3, r2, lsl #1		
mov	r3, r1		
add	r2, r2, #48	; 0x30	
strb	r2, [ip, #-1]!		
bgt	10590c <_vfprintf_r+0x1d34>		
add	r3, r1, #48	; 0x30	
mov	r2, ip		
uxtb	r3, r3		
strb	r3, [r2, #-1]!		
cmp	lr, r2		
bls	105a8c <_vfprintf_r+0x1eb4>		
mov	r2, ip		
add	r1, sp, #134	; 0x86	
b	10595c <_vfprintf_r+0x1d84>		
ldrb	r3, [r2], #1		
cmp	r2, lr		
strb	r3, [r1], #1		
bne	105958 <_vfprintf_r+0x1d80>		
add	r3, sp, #148	; 0x94	
add	r2, sp, #134	; 0x86	
rsb	r3, ip, r3		
add	r3, r2, r3		
ldr	r1, [sp, #76]	; 0x4c	
add	r2, sp, #132	; 0x84	
rsb	r3, r2, r3		
str	r3, [sp, #104]	; 0x68	
cmp	r1, #1		
add	r5, r1, r3		
ble	105a7c <_vfprintf_r+0x1ea4>		
add	r5, r5, #1		
mov	r3, #0		
str	r3, [sp, #72]	; 0x48	
bic	r3, r5, r5, asr #31		
b	105344 <_vfprintf_r+0x176c>		
ldr	r0, [sp, #40]	; 0x28	
mov	r1, fp		
add	r2, sp, #148	; 0x94	
bl	1099a4 <__sprint_r>		
cmp	r0, #0		
bne	103f24 <_vfprintf_r+0x34c>		
ldr	r5, [sp, #124]	; 0x7c	
mov	r9, r8		
ldr	r3, [sp, #156]	; 0x9c	
ldr	r2, [sp, #152]	; 0x98	
b	1054f8 <_vfprintf_r+0x1920>		
vneg.f64	d9, d8		
mov	sl, #45	; 0x2d	
b	105660 <_vfprintf_r+0x1a88>		
ldr	r3, [sp, #72]	; 0x48	
cmp	r3, #0		
rsble	r5, r3, #2		
ldr	r3, [sp, #76]	; 0x4c	
movgt	r5, #1		
add	r5, r5, r3		
bic	r3, r5, r5, asr #31		
b	105344 <_vfprintf_r+0x176c>		
ldr	r3, [sp, #140]	; 0x8c	
b	1052e4 <_vfprintf_r+0x170c>		
ldr	r3, [sp, #72]	; 0x48	
add	r5, r7, #1		
add	r5, r3, r5		
bic	r3, r5, r5, asr #31		
b	105344 <_vfprintf_r+0x176c>		
add	r3, r3, #48	; 0x30	
strb	r3, [sp, #135]	; 0x87	
mov	r3, #48	; 0x30	
strb	r3, [sp, #134]	; 0x86	
add	r3, sp, #136	; 0x88	
b	105978 <_vfprintf_r+0x1da0>		
cmp	r7, #0		
bne	105a50 <_vfprintf_r+0x1e78>		
ldr	r3, [sp, #28]		
tst	r3, #1		
moveq	r3, #1		
moveq	r5, r3		
beq	105344 <_vfprintf_r+0x176c>		
add	r5, r7, #2		
bic	r3, r5, r5, asr #31		
b	105344 <_vfprintf_r+0x176c>		
ldr	r0, [sp, #52]	; 0x34	
ldrb	r6, [r3, #1]		
add	r0, r0, #4		
ldr	r7, [r0, #-4]		
str	r0, [sp, #52]	; 0x34	
cmp	r7, #0		
bge	103d48 <_vfprintf_r+0x170>		
b	103d44 <_vfprintf_r+0x16c>		
ldr	r3, [sp, #28]		
ands	r3, r3, #1		
beq	10599c <_vfprintf_r+0x1dc4>		
b	105994 <_vfprintf_r+0x1dbc>		
add	r3, sp, #134	; 0x86	
b	105978 <_vfprintf_r+0x1da0>		
mov	r4, r7		
b	1056a8 <_vfprintf_r+0x1ad0>		
andseq	ip, r0, ip, ror #22		
movw	ip, #52592	; 0xcd70	
mov	r3, r2		
push	{lr}		; (str lr, [sp, #-4]!)
movt	ip, #16		
mov	lr, r1		
mov	r1, r0		
mov	r2, lr		
ldr	r0, [ip]		
pop	{lr}		; (ldr lr, [sp], #4)
b	103bd8 <_vfprintf_r>		
push	{r4, r5, r6, r7, r8, r9, sl, lr}		
mov	r4, r1		
sub	sp, sp, #1120	; 0x460	
ldrh	r7, [r4, #14]		
sub	sp, sp, #8		
ldr	r9, [r4, #100]	; 0x64	
ldr	sl, [r4, #28]		
add	r6, sp, #104	; 0x68	
ldr	r8, [r4, #36]	; 0x24	
mov	r1, sp		
ldrh	ip, [r4, #12]		
mov	lr, #1024	; 0x400	
strh	r7, [sp, #14]		
mov	r7, #0		
bic	ip, ip, #2		
str	r9, [sp, #100]	; 0x64	
str	r6, [sp]		
mov	r9, r0		
str	r6, [sp, #16]		
strh	ip, [sp, #12]		
str	sl, [sp, #28]		
str	r8, [sp, #36]	; 0x24	
str	lr, [sp, #8]		
str	lr, [sp, #20]		
str	r7, [sp, #24]		
bl	103bd8 <_vfprintf_r>		
subs	r6, r0, #0		
blt	105b4c <__sbprintf+0x84>		
mov	r0, r9		
mov	r1, sp		
bl	1074ac <_fflush_r>		
cmp	r0, r7		
mvnne	r6, #0		
ldrh	r3, [sp, #12]		
mov	r0, r6		
tst	r3, #64	; 0x40	
ldrhne	r3, [r4, #12]		
orrne	r3, r3, #64	; 0x40	
strhne	r3, [r4, #12]		
add	sp, sp, #1120	; 0x460	
add	sp, sp, #8		
pop	{r4, r5, r6, r7, r8, r9, sl, pc}		
push	{r3, r4, r5, lr}		
movw	r3, #52592	; 0xcd70	
movt	r3, #16		
mov	r5, r0		
ldr	r0, [r3]		
mov	r4, r1		
cmp	r0, #0		
beq	105b9c <__swsetup_r+0x2c>		
ldr	r3, [r0, #56]	; 0x38	
cmp	r3, #0		
beq	105c60 <__swsetup_r+0xf0>		
ldrh	ip, [r4, #12]		
uxth	r3, ip		
tst	r3, #8		
beq	105bdc <__swsetup_r+0x6c>		
ldr	r2, [r4, #16]		
cmp	r2, #0		
beq	105c04 <__swsetup_r+0x94>		
ands	r1, r3, #1		
bne	105c28 <__swsetup_r+0xb8>		
tst	r3, #2		
ldreq	r1, [r4, #20]		
cmp	r2, #0		
str	r1, [r4, #8]		
beq	105c44 <__swsetup_r+0xd4>		
mov	r0, #0		
pop	{r3, r4, r5, pc}		
tst	r3, #16		
beq	105cb0 <__swsetup_r+0x140>		
tst	r3, #4		
bne	105c68 <__swsetup_r+0xf8>		
ldr	r2, [r4, #16]		
orr	r3, ip, #8		
cmp	r2, #0		
strh	r3, [r4, #12]		
uxth	r3, r3		
bne	105bb8 <__swsetup_r+0x48>		
and	r1, r3, #640	; 0x280	
cmp	r1, #512	; 0x200	
beq	105bb8 <__swsetup_r+0x48>		
mov	r0, r5		
mov	r1, r4		
bl	107dc4 <__smakebuf_r>		
ldrh	r3, [r4, #12]		
ldr	r2, [r4, #16]		
b	105bb8 <__swsetup_r+0x48>		
ldr	r3, [r4, #20]		
cmp	r2, #0		
mov	r1, #0		
str	r1, [r4, #8]		
rsb	r3, r3, #0		
str	r3, [r4, #24]		
bne	105bd4 <__swsetup_r+0x64>		
ldrh	r3, [r4, #12]		
tst	r3, #128	; 0x80	
beq	105bd4 <__swsetup_r+0x64>		
orr	r3, r3, #64	; 0x40	
mvn	r0, #0		
strh	r3, [r4, #12]		
pop	{r3, r4, r5, pc}		
bl	1077f0 <__sinit>		
b	105b9c <__swsetup_r+0x2c>		
ldr	r1, [r4, #48]	; 0x30	
cmp	r1, #0		
beq	105c94 <__swsetup_r+0x124>		
add	r3, r4, #64	; 0x40	
cmp	r1, r3		
beq	105c8c <__swsetup_r+0x11c>		
mov	r0, r5		
bl	10793c <_free_r>		
ldrh	ip, [r4, #12]		
mov	r3, #0		
str	r3, [r4, #48]	; 0x30	
ldr	r2, [r4, #16]		
bic	ip, ip, #36	; 0x24	
mov	r3, #0		
str	r3, [r4, #4]		
uxth	ip, ip		
str	r2, [r4]		
b	105bf0 <__swsetup_r+0x80>		
orr	ip, ip, #64	; 0x40	
mov	r3, #9		
mvn	r0, #0		
str	r3, [r5]		
strh	ip, [r4, #12]		
pop	{r3, r4, r5, pc}		
movw	r3, #52056	; 0xcb58	
movw	r2, #13224	; 0x33a8	
movt	r3, #16		
movt	r2, #16		
ldr	r3, [r3]		
push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}		
sub	sp, sp, #20		
mov	sl, r0		
mov	r6, r1		
str	r3, [sp, #8]		
add	r3, r3, #328	; 0x148	
str	r2, [sp, #4]		
str	r3, [sp, #12]		
ldr	r3, [sp, #8]		
ldr	r7, [r3, #328]	; 0x148	
cmp	r7, #0		
beq	105df4 <__call_exitprocs+0x12c>		
ldr	fp, [sp, #12]		
mov	r9, fp		
ldr	r4, [r7, #4]		
subs	r5, r4, #1		
addpl	r4, r4, #1		
movpl	r8, #0		
addpl	r4, r7, r4, lsl #2		
bpl	105d4c <__call_exitprocs+0x84>		
b	105db8 <__call_exitprocs+0xf0>		
ldr	r3, [r4, #256]	; 0x100	
cmp	r3, r6		
beq	105d54 <__call_exitprocs+0x8c>		
sub	r5, r5, #1		
sub	r4, r4, #4		
cmn	r5, #1		
beq	105db8 <__call_exitprocs+0xf0>		
cmp	r6, #0		
bne	105d30 <__call_exitprocs+0x68>		
ldr	r3, [r7, #4]		
ldr	r2, [r4]		
sub	r3, r3, #1		
cmp	r3, r5		
streq	r5, [r7, #4]		
strne	r8, [r4]		
cmp	r2, #0		
beq	105d3c <__call_exitprocs+0x74>		
ldr	r3, [r7, #392]	; 0x188	
mov	r1, #1		
lsl	r1, r1, r5		
ldr	fp, [r7, #4]		
tst	r1, r3		
bne	105dfc <__call_exitprocs+0x134>		
blx	r2		
ldr	r3, [r7, #4]		
cmp	r3, fp		
bne	105cfc <__call_exitprocs+0x34>		
ldr	r3, [r9]		
cmp	r3, r7		
bne	105cfc <__call_exitprocs+0x34>		
sub	r5, r5, #1		
sub	r4, r4, #4		
cmn	r5, #1		
bne	105d4c <__call_exitprocs+0x84>		
ldr	r3, [sp, #4]		
cmp	r3, #0		
beq	105df4 <__call_exitprocs+0x12c>		
ldr	r3, [r7, #4]		
cmp	r3, #0		
ldr	r3, [r7]		
bne	105e24 <__call_exitprocs+0x15c>		
cmp	r3, #0		
beq	105e24 <__call_exitprocs+0x15c>		
mov	r0, r7		
str	r3, [r9]		
bl	1033a8 <free>		
ldr	r7, [r9]		
cmp	r7, #0		
bne	105d14 <__call_exitprocs+0x4c>		
add	sp, sp, #20		
pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}		
ldr	r3, [r7, #396]	; 0x18c	
tst	r1, r3		
bne	105e18 <__call_exitprocs+0x150>		
mov	r0, sl		
ldr	r1, [r4, #128]	; 0x80	
blx	r2		
b	105d90 <__call_exitprocs+0xc8>		
ldr	r0, [r4, #128]	; 0x80	
blx	r2		
b	105d90 <__call_exitprocs+0xc8>		
mov	r9, r7		
mov	r7, r3		
b	105dec <__call_exitprocs+0x124>		
mov	r1, r0		
mov	r0, #0		
mov	r2, r0		
mov	r3, r0		
b	10ac9c <__register_exitproc>		
andeq	r0, r0, r0		
push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}		
sub	sp, sp, #12		
ldr	r3, [r0, #16]		
ldr	r5, [r1, #16]		
cmp	r5, r3		
movgt	r0, #0		
bgt	106004 <quorem+0x1bc>		
sub	r5, r5, #1		
add	r4, r1, #20		
str	r1, [sp]		
add	r9, r0, #20		
ldr	r1, [r4, r5, lsl #2]		
lsl	sl, r5, #2		
mov	r8, r0		
ldr	r0, [r9, r5, lsl #2]		
add	r1, r1, #1		
add	r3, r9, sl		
str	r3, [sp, #4]		
bl	10302c <__aeabi_uidiv>		
add	r7, r4, sl		
subs	r6, r0, #0		
beq	105f54 <quorem+0x10c>		
mov	ip, #0		
mov	fp, r4		
mov	r2, ip		
mov	lr, r9		
ldr	r3, [fp], #4		
ldr	r0, [lr]		
cmp	r7, fp		
uxth	r1, r3		
lsr	r3, r3, #16		
mla	r1, r1, r6, ip		
mul	ip, r3, r6		
uxth	r3, r1		
add	ip, ip, r1, lsr #16		
rsb	r3, r3, r2		
uxtah	r3, r3, r0		
uxth	r2, ip		
rsb	r2, r2, r0, lsr #16		
lsr	ip, ip, #16		
add	r2, r2, r3, asr #16		
uxth	r3, r3		
orr	r0, r3, r2, lsl #16		
asr	r2, r2, #16		
str	r0, [lr], #4		
bcs	105eb0 <quorem+0x68>		
ldr	r3, [r9, sl]		
cmp	r3, #0		
bne	105f54 <quorem+0x10c>		
ldr	r2, [sp, #4]		
sub	r3, r2, #4		
cmp	r9, r3		
bcs	105f50 <quorem+0x108>		
ldr	r3, [r2, #-4]		
cmp	r3, #0		
bne	105f50 <quorem+0x108>		
sub	r3, r2, #8		
b	105f3c <quorem+0xf4>		
ldr	r2, [r2]		
cmp	r2, #0		
bne	105f50 <quorem+0x108>		
cmp	r9, r3		
mov	r2, r3		
sub	r5, r5, #1		
sub	r3, r3, #4		
bcc	105f30 <quorem+0xe8>		
str	r5, [r8, #16]		
ldr	r1, [sp]		
mov	r0, r8		
bl	108d38 <__mcmp>		
cmp	r0, #0		
blt	106000 <quorem+0x1b8>		
add	r6, r6, #1		
mov	ip, r9		
mov	r3, #0		
ldr	r0, [r4], #4		
ldr	r1, [ip]		
cmp	r7, r4		
uxth	r2, r0		
lsr	r0, r0, #16		
rsb	r2, r2, r3		
rsb	r3, r0, r1, lsr #16		
uxtah	r2, r2, r1		
add	r3, r3, r2, asr #16		
uxth	r2, r2		
orr	r1, r2, r3, lsl #16		
asr	r3, r3, #16		
str	r1, [ip], #4		
bcs	105f74 <quorem+0x12c>		
ldr	r2, [r9, r5, lsl #2]		
add	r3, r9, r5, lsl #2		
cmp	r2, #0		
bne	106000 <quorem+0x1b8>		
sub	r2, r3, #4		
cmp	r9, r2		
bcs	105ffc <quorem+0x1b4>		
ldr	r2, [r3, #-4]		
cmp	r2, #0		
bne	105ffc <quorem+0x1b4>		
sub	r3, r3, #8		
b	105fe8 <quorem+0x1a0>		
ldr	r2, [r2]		
cmp	r2, #0		
bne	105ffc <quorem+0x1b4>		
cmp	r9, r3		
mov	r2, r3		
sub	r5, r5, #1		
sub	r3, r3, #4		
bcc	105fdc <quorem+0x194>		
str	r5, [r8, #16]		
mov	r0, r6		
add	sp, sp, #12		
pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}		
push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}		
mov	r4, r0		
vpush	{d8}		
mov	sl, r2		
ldr	ip, [r0, #64]	; 0x40	
mov	fp, r3		
cmp	ip, #0		
sub	sp, sp, #60	; 0x3c	
ldr	r6, [sp, #116]	; 0x74	
beq	106054 <_dtoa_r+0x48>		
ldr	r2, [r0, #68]	; 0x44	
mov	r3, #1		
mov	r1, ip		
lsl	r3, r3, r2		
stmib	ip, {r2, r3}		
bl	108680 <_Bfree>		
mov	r3, #0		
str	r3, [r4, #64]	; 0x40	
cmp	fp, #0		
mov	r5, fp		
biclt	r5, fp, #-2147483648	; 0x80000000	
movlt	r3, #1		
movge	r3, #0		
strlt	r3, [r6]		
movlt	fp, r5		
strge	r3, [r6]		
mov	r3, #0		
mov	r2, r3		
movt	r3, #32752	; 0x7ff0	
and	r3, r3, r5		
movt	r2, #32752	; 0x7ff0	
cmp	r3, r2		
beq	1060d4 <_dtoa_r+0xc8>		
vmov	d8, sl, fp		
vcmp.f64	d8, #0.0		
vmrs	APSR_nzcv, fpscr		
bne	106110 <_dtoa_r+0x104>		
ldr	r3, [sp, #120]	; 0x78	
ldr	r2, [sp, #112]	; 0x70	
cmp	r3, #0		
mov	r3, #1		
str	r3, [r2]		
beq	1062e8 <_dtoa_r+0x2dc>		
ldr	r3, [pc, #808]	; 1063e8 <_dtoa_r+0x3dc>	
sub	r0, r3, #1		
ldr	r2, [sp, #120]	; 0x78	
str	r3, [r2]		
add	sp, sp, #60	; 0x3c	
vpop	{d8}		
pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}		
cmp	sl, #0		
ldr	r2, [sp, #112]	; 0x70	
movw	r3, #9999	; 0x270f	
movwne	r0, #52508	; 0xcd1c	
str	r3, [r2]		
movtne	r0, #16		
beq	106298 <_dtoa_r+0x28c>		
ldr	r3, [sp, #120]	; 0x78	
cmp	r3, #0		
beq	1060c8 <_dtoa_r+0xbc>		
ldrb	r3, [r0, #3]		
cmp	r3, #0		
addne	r3, r0, #8		
addeq	r3, r0, #3		
b	1060c0 <_dtoa_r+0xb4>		
add	r2, sp, #52	; 0x34	
add	r3, sp, #48	; 0x30	
str	r2, [sp]		
mov	r0, r4		
str	r3, [sp, #4]		
mov	r2, sl		
mov	r3, fp		
bl	10901c <__d2b>		
lsrs	r8, r5, #20		
mov	r9, r0		
bne	1062bc <_dtoa_r+0x2b0>		
ldr	r8, [sp, #48]	; 0x30	
mvn	r3, #1040	; 0x410	
ldr	r1, [sp, #52]	; 0x34	
add	r1, r8, r1		
cmp	r1, r3		
blt	106684 <_dtoa_r+0x678>		
add	r3, r1, #1040	; 0x410	
movw	r2, #64526	; 0xfc0e	
add	r3, r3, #2		
movt	r2, #65535	; 0xffff	
lsr	r3, sl, r3		
rsb	r2, r1, r2		
orr	r3, r3, r5, lsl r2		
vmov	s15, r3		
vcvt.f64.u32	d16, s15		
sub	r1, r1, #1		
mov	r0, #1		
str	r0, [sp, #32]		
vmov	r2, r3, d16		
sub	r3, r3, #32505856	; 0x1f00000	
vmov.f64	d17, #120	; 0x78	
vmov	d20, r2, r3		
vldr	d19, [pc, #564]	; 1063d0 <_dtoa_r+0x3c4>	
vldr	d16, [pc, #568]	; 1063d8 <_dtoa_r+0x3cc>	
vmov	s15, r1		
vsub.f64	d17, d20, d17		
vldr	d18, [pc, #564]	; 1063e0 <_dtoa_r+0x3d4>	
vmla.f64	d16, d17, d19		
vcvt.f64.s32	d17, s15		
vmla.f64	d16, d17, d18		
vcvt.s32.f64	s15, d16		
vcmpe.f64	d16, #0.0		
vstr	s15, [sp, #8]		
vmrs	APSR_nzcv, fpscr		
bmi	106668 <_dtoa_r+0x65c>		
ldr	r3, [sp, #8]		
cmp	r3, #22		
movhi	r3, #1		
strhi	r3, [sp, #28]		
bhi	106210 <_dtoa_r+0x204>		
ldr	r2, [sp, #8]		
movw	r3, #52112	; 0xcb90	
movt	r3, #16		
vmov	d17, sl, fp		
add	r3, r3, r2, lsl #3		
vldr	d16, [r3]		
vcmpe.f64	d16, d17		
vmrs	APSR_nzcv, fpscr		
movgt	r3, r2		
subgt	r3, r3, #1		
strgt	r3, [sp, #8]		
mov	r3, #0		
str	r3, [sp, #28]		
rsb	r8, r1, r8		
ldr	r3, [sp, #8]		
subs	r8, r8, #1		
rsbmi	r7, r8, #0		
movpl	r7, #0		
movmi	r8, #0		
cmp	r3, #0		
strge	r3, [sp, #24]		
addge	r8, r8, r3		
ldrlt	r3, [sp, #8]		
movge	r3, #0		
strge	r3, [sp, #12]		
rsblt	r7, r3, r7		
rsblt	r3, r3, #0		
strlt	r3, [sp, #12]		
movlt	r3, #0		
strlt	r3, [sp, #24]		
ldr	r3, [sp, #104]	; 0x68	
cmp	r3, #9		
bhi	1062f4 <_dtoa_r+0x2e8>		
cmp	r3, #5		
movle	r5, #1		
movgt	r5, #0		
subgt	r3, r3, #4		
strgt	r3, [sp, #104]	; 0x68	
ldr	r3, [sp, #104]	; 0x68	
sub	r3, r3, #2		
cmp	r3, #3		
ldrls	pc, [pc, r3, lsl #2]		
b	10669c <_dtoa_r+0x690>		
		; <UNDEFINED> instruction	 0x001069bc
andseq	r6, r0, ip, ror r9		
andseq	r6, r0, ip, ror #14		
andseq	r7, r0, r4, asr r2		
ubfx	r0, r5, #0, #20		
movw	r3, #52508	; 0xcd1c	
cmp	r0, #0		
movw	r2, #52496	; 0xcd10	
movt	r3, #16		
movt	r2, #16		
movne	r0, r3		
moveq	r0, r2		
b	1060f0 <_dtoa_r+0xe4>		
mov	r3, fp		
ubfx	r0, r3, #0, #20		
sub	r1, r8, #1020	; 0x3fc	
orr	r3, r0, #1069547520	; 0x3fc00000	
mov	r2, sl		
mov	r0, #0		
sub	r1, r1, #3		
ldr	r8, [sp, #48]	; 0x30	
orr	r3, r3, #3145728	; 0x300000	
str	r0, [sp, #32]		
b	10618c <_dtoa_r+0x180>		
movw	r0, #52492	; 0xcd0c	
movt	r0, #16		
b	1060c8 <_dtoa_r+0xbc>		
mvn	r3, #0		
mov	r1, #0		
mov	r0, r4		
str	r1, [r4, #68]	; 0x44	
mov	r5, r3		
str	r3, [sp, #36]	; 0x24	
str	r1, [sp, #108]	; 0x6c	
bl	1085f4 <_Balloc>		
ldr	r3, [sp, #108]	; 0x6c	
str	r5, [sp, #16]		
str	r3, [sp, #104]	; 0x68	
mov	r3, #1		
str	r3, [sp, #20]		
mov	r6, r0		
str	r0, [r4, #64]	; 0x40	
ldr	r2, [sp, #8]		
ldr	r3, [sp, #52]	; 0x34	
cmp	r2, #14		
movgt	r2, #0		
movle	r2, #1		
cmp	r3, #0		
movlt	r2, #0		
cmp	r2, #0		
beq	1063ec <_dtoa_r+0x3e0>		
ldr	r2, [sp, #108]	; 0x6c	
movw	r3, #52112	; 0xcb90	
ldr	r1, [sp, #16]		
movt	r3, #16		
lsr	r2, r2, #31		
cmp	r1, #0		
movgt	r2, #0		
andle	r2, r2, #1		
cmp	r2, #0		
ldr	r2, [sp, #8]		
add	r3, r3, r2, lsl #3		
vldr	d18, [r3]		
beq	1069c8 <_dtoa_r+0x9bc>		
ldr	r3, [sp, #16]		
cmp	r3, #0		
bne	106b14 <_dtoa_r+0xb08>		
vmov.f64	d16, #20		
vmul.f64	d18, d18, d16		
vmov	d16, sl, fp		
vcmpe.f64	d18, d16		
vmrs	APSR_nzcv, fpscr		
blt	106c30 <_dtoa_r+0xc24>		
ldr	r3, [sp, #16]		
mov	r5, r3		
str	r3, [sp, #12]		
ldr	r3, [sp, #108]	; 0x6c	
mvn	r3, r3		
str	r3, [sp, #8]		
mov	r3, r6		
b	1065e4 <_dtoa_r+0x5d8>		
nop	{0}		
cmnvs	pc, #-2080374783	; 0x84000001	
svccc	0x00d287a7		
blhi	19386ac <__undef_stack+0x181ee0c>		
svccc	0x00c68a28		
		; <UNDEFINED> instruction	 0x509f79fb
svccc	0x00d34413		
andseq	ip, r0, sp, lsl #26		
ldr	r2, [sp, #20]		
cmp	r2, #0		
bne	1066f4 <_dtoa_r+0x6e8>		
ldr	r3, [sp, #12]		
ldr	r5, [sp, #20]		
str	r7, [sp, #32]		
str	r3, [sp, #40]	; 0x28	
ldr	r3, [sp, #32]		
cmp	r8, #0		
cmpgt	r3, #0		
ble	106434 <_dtoa_r+0x428>		
cmp	r8, r3		
mov	r2, r3		
movlt	r3, r8		
rsb	r7, r3, r7		
rsb	r8, r3, r8		
rsb	r2, r3, r2		
str	r2, [sp, #32]		
ldr	r3, [sp, #12]		
cmp	r3, #0		
ble	1064a4 <_dtoa_r+0x498>		
ldr	r3, [sp, #20]		
cmp	r3, #0		
beq	107018 <_dtoa_r+0x100c>		
ldr	r3, [sp, #40]	; 0x28	
cmp	r3, #0		
ble	106494 <_dtoa_r+0x488>		
mov	r2, r3		
mov	r1, r5		
mov	r0, r4		
bl	108b40 <__pow5mult>		
mov	r2, r9		
mov	r5, r0		
mov	r0, r4		
mov	r1, r5		
bl	108964 <__multiply>		
mov	r1, r9		
str	r0, [sp, #44]	; 0x2c	
mov	r0, r4		
bl	108680 <_Bfree>		
ldr	r3, [sp, #44]	; 0x2c	
mov	r9, r3		
ldr	r3, [sp, #12]		
ldr	r2, [sp, #40]	; 0x28	
subs	r2, r3, r2		
bne	107094 <_dtoa_r+0x1088>		
mov	r0, r4		
mov	r1, #1		
bl	108944 <__i2b>		
ldr	r3, [sp, #24]		
cmp	r3, #0		
str	r0, [sp, #12]		
ble	106aac <_dtoa_r+0xaa0>		
mov	r1, r0		
mov	r2, r3		
mov	r0, r4		
bl	108b40 <__pow5mult>		
ldr	r3, [sp, #104]	; 0x68	
cmp	r3, #1		
str	r0, [sp, #12]		
ble	1070a8 <_dtoa_r+0x109c>		
mov	r3, #0		
str	r3, [sp, #40]	; 0x28	
ldr	r2, [sp, #12]		
ldr	r3, [r2, #16]		
add	r3, r2, r3, lsl #2		
ldr	r0, [r3, #16]		
bl	108850 <__hi0bits>		
rsb	r0, r0, #32		
add	r0, r0, r8		
ands	r0, r0, #31		
beq	106c24 <_dtoa_r+0xc18>		
rsb	r3, r0, #32		
cmp	r3, #4		
ble	107248 <_dtoa_r+0x123c>		
rsb	r0, r0, #28		
ldr	r3, [sp, #32]		
add	r7, r7, r0		
add	r8, r8, r0		
add	r3, r3, r0		
str	r3, [sp, #32]		
cmp	r7, #0		
ble	10654c <_dtoa_r+0x540>		
mov	r1, r9		
mov	r2, r7		
mov	r0, r4		
bl	108c3c <__lshift>		
mov	r9, r0		
cmp	r8, #0		
ble	106568 <_dtoa_r+0x55c>		
ldr	r1, [sp, #12]		
mov	r2, r8		
mov	r0, r4		
bl	108c3c <__lshift>		
str	r0, [sp, #12]		
ldr	r3, [sp, #28]		
cmp	r3, #0		
bne	106d5c <_dtoa_r+0xd50>		
ldr	r3, [sp, #104]	; 0x68	
ldr	r2, [sp, #16]		
cmp	r3, #2		
movgt	r3, #1		
movle	r3, #0		
cmp	r2, #0		
movgt	r3, #0		
cmp	r3, #0		
beq	106b24 <_dtoa_r+0xb18>		
ldr	r3, [sp, #16]		
cmp	r3, #0		
bne	1063b8 <_dtoa_r+0x3ac>		
ldr	r1, [sp, #12]		
mov	r2, #5		
mov	r0, r4		
bl	10869c <__multadd>		
mov	r1, r0		
str	r0, [sp, #12]		
mov	r0, r9		
bl	108d38 <__mcmp>		
cmp	r0, #0		
ble	1063b8 <_dtoa_r+0x3ac>		
ldr	r3, [sp, #8]		
mov	r2, #49	; 0x31	
strb	r2, [r6]		
add	r3, r3, #1		
str	r3, [sp, #8]		
add	r3, r6, #1		
ldr	r1, [sp, #12]		
mov	r0, r4		
str	r3, [sp, #16]		
bl	108680 <_Bfree>		
cmp	r5, #0		
ldr	r3, [sp, #16]		
beq	106614 <_dtoa_r+0x608>		
mov	r1, r5		
mov	r0, r4		
str	r3, [sp, #12]		
bl	108680 <_Bfree>		
ldr	r3, [sp, #12]		
mov	r0, r4		
mov	r1, r9		
str	r3, [sp, #12]		
bl	108680 <_Bfree>		
ldr	r3, [sp, #120]	; 0x78	
mov	r1, #0		
cmp	r3, #0		
ldr	r3, [sp, #8]		
add	r2, r3, #1		
ldr	r3, [sp, #12]		
moveq	r0, r6		
strb	r1, [r3]		
ldr	r1, [sp, #112]	; 0x70	
str	r2, [r1]		
beq	1060c8 <_dtoa_r+0xbc>		
ldr	r2, [sp, #120]	; 0x78	
mov	r0, r6		
str	r3, [r2]		
add	sp, sp, #60	; 0x3c	
vpop	{d8}		
pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}		
vcvt.f64.s32	d17, s15		
vcmp.f64	d17, d16		
vmrs	APSR_nzcv, fpscr		
vmovne	r3, s15		
subne	r3, r3, #1		
strne	r3, [sp, #8]		
b	1061c8 <_dtoa_r+0x1bc>		
movw	r3, #64494	; 0xfbee	
movt	r3, #65535	; 0xffff	
rsb	r3, r1, r3		
lsl	r3, sl, r3		
vmov	s15, r3		
b	106174 <_dtoa_r+0x168>		
mov	r5, #0		
mov	r0, r4		
str	r5, [r4, #68]	; 0x44	
mov	r1, r5		
bl	1085f4 <_Balloc>		
ldr	r2, [sp, #8]		
ldr	r3, [sp, #52]	; 0x34	
cmp	r2, #14		
movgt	r2, #0		
movle	r2, #1		
cmp	r3, r5		
movlt	r2, #0		
cmp	r2, r5		
mov	r6, r0		
str	r0, [r4, #64]	; 0x40	
bne	107260 <_dtoa_r+0x1254>		
mvn	r1, #0		
str	r2, [sp, #108]	; 0x6c	
str	r1, [sp, #16]		
mov	r2, #1		
str	r1, [sp, #36]	; 0x24	
str	r2, [sp, #20]		
ldr	r2, [sp, #104]	; 0x68	
cmp	r2, #1		
ble	1070cc <_dtoa_r+0x10c0>		
ldr	r3, [sp, #16]		
sub	r2, r3, #1		
ldr	r3, [sp, #12]		
cmp	r3, r2		
rsbge	r3, r2, r3		
ldrlt	r3, [sp, #12]		
strlt	r2, [sp, #12]		
rsblt	r3, r3, r2		
ldrlt	r2, [sp, #24]		
addlt	r3, r2, r3		
strlt	r3, [sp, #24]		
movlt	r3, #0		
str	r3, [sp, #40]	; 0x28	
ldr	r3, [sp, #16]		
cmp	r3, #0		
strge	r7, [sp, #32]		
rsblt	r3, r3, r7		
strlt	r3, [sp, #32]		
ldrge	r3, [sp, #16]		
movlt	r3, #0		
mov	r0, r4		
mov	r1, #1		
add	r7, r7, r3		
add	r8, r8, r3		
bl	108944 <__i2b>		
mov	r5, r0		
b	106408 <_dtoa_r+0x3fc>		
mov	r3, #1		
str	r3, [sp, #20]		
ldr	r3, [sp, #108]	; 0x6c	
cmp	r3, #0		
ble	107004 <_dtoa_r+0xff8>		
cmp	r3, #14		
movhi	r5, #0		
andls	r5, r5, #1		
mov	ip, r3		
str	r3, [sp, #36]	; 0x24	
str	r3, [sp, #16]		
cmp	ip, #23		
mov	r1, #0		
str	r1, [r4, #68]	; 0x44	
bls	1067cc <_dtoa_r+0x7c0>		
mov	r2, #1		
mov	r3, #4		
lsl	r3, r3, #1		
mov	r1, r2		
add	r0, r3, #20		
add	r2, r2, #1		
cmp	r0, ip		
bls	1067b0 <_dtoa_r+0x7a4>		
str	r1, [r4, #68]	; 0x44	
mov	r0, r4		
bl	1085f4 <_Balloc>		
cmp	r5, #0		
mov	r6, r0		
str	r0, [r4, #64]	; 0x40	
beq	106330 <_dtoa_r+0x324>		
ldr	r3, [sp, #8]		
vmov	d21, sl, fp		
cmp	r3, #0		
ble	106c44 <_dtoa_r+0xc38>		
and	r1, r3, #15		
movw	r2, #52112	; 0xcb90	
asr	r3, r3, #4		
movt	r2, #16		
tst	r3, #16		
add	r2, r2, r1, lsl #3		
andne	r3, r3, #15		
vldr	d16, [r2]		
movwne	r2, #52352	; 0xcc80	
movtne	r2, #16		
movne	r1, #3		
moveq	r1, #2		
vldrne	d19, [r2, #32]		
vmoveq.f64	d19, d21		
vdivne.f64	d19, d21, d19		
cmp	r3, #0		
beq	10685c <_dtoa_r+0x850>		
movw	r2, #52352	; 0xcc80	
movt	r2, #16		
tst	r3, #1		
add	r2, r2, #8		
addne	r1, r1, #1		
vldrne	d17, [r2, #-8]		
vmulne.f64	d16, d16, d17		
asrs	r3, r3, #1		
bne	106840 <_dtoa_r+0x834>		
vdiv.f64	d19, d19, d16		
ldr	r3, [sp, #28]		
cmp	r3, #0		
beq	10687c <_dtoa_r+0x870>		
vmov.f64	d16, #112	; 0x70	
vcmpe.f64	d19, d16		
vmrs	APSR_nzcv, fpscr		
bmi	107048 <_dtoa_r+0x103c>		
vmov.f64	d18, #28		
ldr	r3, [sp, #16]		
vmov	s15, r1		
cmp	r3, #0		
vcvt.f64.s32	d16, s15		
vmla.f64	d18, d16, d19		
vmov	sl, fp, d18		
sub	fp, fp, #54525952	; 0x3400000	
beq	106aec <_dtoa_r+0xae0>		
ldr	lr, [sp, #8]		
ldr	r0, [sp, #16]		
ldr	r3, [sp, #20]		
cmp	r3, #0		
beq	106ca8 <_dtoa_r+0xc9c>		
vmov.f64	d17, #96	; 0x60	
sub	r2, r0, #1		
movw	r1, #52112	; 0xcb90	
add	r3, r6, #1		
movt	r1, #16		
add	r2, r1, r2, lsl #3		
vldr	d18, [r2]		
vdiv.f64	d17, d17, d18		
vmov	d18, sl, fp		
vcvt.s32.f64	s15, d19		
vmov	r2, s15		
vcvt.f64.s32	d16, s15		
vsub.f64	d18, d17, d18		
vsub.f64	d16, d19, d16		
add	r2, r2, #48	; 0x30	
uxtb	r2, r2		
strb	r2, [r6]		
vcmpe.f64	d18, d16		
vmrs	APSR_nzcv, fpscr		
bgt	106974 <_dtoa_r+0x968>		
vmov.f64	d20, #112	; 0x70	
vsub.f64	d17, d20, d16		
vcmpe.f64	d18, d17		
vmrs	APSR_nzcv, fpscr		
bgt	106a78 <_dtoa_r+0xa6c>		
cmp	r0, #1		
ble	106c3c <_dtoa_r+0xc30>		
add	r0, r6, r0		
vmov.f64	d19, #36	; 0x24	
b	106944 <_dtoa_r+0x938>		
vsub.f64	d17, d20, d16		
vcmpe.f64	d17, d18		
vmrs	APSR_nzcv, fpscr		
bmi	106a78 <_dtoa_r+0xa6c>		
cmp	r3, r0		
beq	106c3c <_dtoa_r+0xc30>		
vmul.f64	d16, d16, d19		
vcvt.s32.f64	s15, d16		
vmov	r2, s15		
vmul.f64	d18, d18, d19		
vcvt.f64.s32	d17, s15		
add	r2, r2, #48	; 0x30	
uxtb	r2, r2		
strb	r2, [r3], #1		
vsub.f64	d16, d16, d17		
vcmpe.f64	d16, d18		
vmrs	APSR_nzcv, fpscr		
bpl	10692c <_dtoa_r+0x920>		
str	lr, [sp, #8]		
b	106614 <_dtoa_r+0x608>		
mov	r3, #0		
str	r3, [sp, #20]		
ldr	r3, [sp, #108]	; 0x6c	
ldr	r2, [sp, #8]		
add	r3, r3, r2		
str	r3, [sp, #36]	; 0x24	
add	r3, r3, #1		
str	r3, [sp, #16]		
cmp	r3, #0		
ble	106fe8 <_dtoa_r+0xfdc>		
ldr	r3, [sp, #16]		
cmp	r3, #14		
movhi	r5, #0		
andls	r5, r5, #1		
mov	ip, r3		
b	106798 <_dtoa_r+0x78c>		
mov	r3, #0		
str	r3, [sp, #20]		
b	106774 <_dtoa_r+0x768>		
vmov	d16, sl, fp		
cmp	r1, #1		
add	r3, r6, #1		
vdiv.f64	d17, d16, d18		
vcvt.s32.f64	s15, d17		
vmov	r2, s15		
vcvt.f64.s32	d17, s15		
vmls.f64	d16, d17, d18		
add	r2, r2, #48	; 0x30	
strb	r2, [r6]		
beq	106a48 <_dtoa_r+0xa3c>		
vmov.f64	d19, #36	; 0x24	
vmul.f64	d16, d16, d19		
vcmp.f64	d16, #0.0		
vmrs	APSR_nzcv, fpscr		
ldrne	r1, [sp, #16]		
bne	106a20 <_dtoa_r+0xa14>		
b	106614 <_dtoa_r+0x608>		
vmul.f64	d16, d16, d19		
vcmp.f64	d16, #0.0		
vmrs	APSR_nzcv, fpscr		
beq	106614 <_dtoa_r+0x608>		
vdiv.f64	d17, d16, d18		
vcvt.s32.f64	s15, d17		
vmov	r2, s15		
vcvt.f64.s32	d17, s15		
vmls.f64	d16, d17, d18		
add	r2, r2, #48	; 0x30	
strb	r2, [r3], #1		
rsb	r2, r6, r3		
cmp	r1, r2		
bne	106a10 <_dtoa_r+0xa04>		
vadd.f64	d16, d16, d16		
vcmpe.f64	d18, d16		
vmrs	APSR_nzcv, fpscr		
bmi	106a70 <_dtoa_r+0xa64>		
vcmp.f64	d18, d16		
vmrs	APSR_nzcv, fpscr		
bne	106614 <_dtoa_r+0x608>		
vmov	r2, s15		
tst	r2, #1		
beq	106614 <_dtoa_r+0x608>		
ldr	lr, [sp, #8]		
ldrb	r2, [r3, #-1]		
sub	r1, r3, #1		
b	106a8c <_dtoa_r+0xa80>		
cmp	r1, r6		
beq	107030 <_dtoa_r+0x1024>		
ldrb	r2, [r1, #-1]!		
cmp	r2, #57	; 0x39	
add	r3, r1, #1		
beq	106a80 <_dtoa_r+0xa74>		
add	r2, r2, #1		
str	lr, [sp, #8]		
uxtb	r2, r2		
strb	r2, [r1]		
b	106614 <_dtoa_r+0x608>		
ldr	r3, [sp, #104]	; 0x68	
cmp	r3, #1		
ble	106dd8 <_dtoa_r+0xdcc>		
mov	r3, #0		
str	r3, [sp, #40]	; 0x28	
ldr	r3, [sp, #24]		
cmp	r3, #0		
moveq	r0, #1		
beq	106500 <_dtoa_r+0x4f4>		
b	1064e8 <_dtoa_r+0x4dc>		
vmov.f64	d18, #28		
vmov	s15, r1		
vcvt.f64.s32	d17, s15		
vmla.f64	d18, d19, d17		
vmov	sl, fp, d18		
sub	fp, fp, #54525952	; 0x3400000	
vmov.f64	d16, #20		
vmov	d18, sl, fp		
vsub.f64	d16, d19, d16		
vcmpe.f64	d16, d18		
vmrs	APSR_nzcv, fpscr		
bgt	106c2c <_dtoa_r+0xc20>		
vneg.f64	d18, d18		
vcmpe.f64	d16, d18		
vmrs	APSR_nzcv, fpscr		
bpl	106c3c <_dtoa_r+0xc30>		
mov	r3, #0		
str	r3, [sp, #12]		
mov	r5, r3		
b	1063b8 <_dtoa_r+0x3ac>		
ldr	r3, [sp, #20]		
cmp	r3, #0		
bne	106e58 <_dtoa_r+0xe4c>		
mov	r7, r6		
ldr	sl, [sp, #12]		
ldr	fp, [sp, #16]		
b	106b48 <_dtoa_r+0xb3c>		
bl	10869c <__multadd>		
mov	r9, r0		
mov	r1, sl		
mov	r0, r9		
bl	105e48 <quorem>		
mov	r1, r9		
mov	r2, #10		
mov	r3, #0		
add	r8, r0, #48	; 0x30	
strb	r8, [r7], #1		
rsb	ip, r6, r7		
mov	r0, r4		
cmp	ip, fp		
blt	106b40 <_dtoa_r+0xb34>		
ldr	r3, [sp, #16]		
mov	sl, #0		
cmp	r3, #1		
addge	r3, r6, r3		
addlt	r3, r6, #1		
mov	r1, r9		
mov	r2, #1		
mov	r0, r4		
str	r3, [sp, #16]		
bl	108c3c <__lshift>		
ldr	r1, [sp, #12]		
mov	r9, r0		
bl	108d38 <__mcmp>		
ldr	r3, [sp, #16]		
cmp	r0, #0		
ble	107158 <_dtoa_r+0x114c>		
ldrb	r1, [r3, #-1]		
sub	r2, r3, #1		
b	106bd0 <_dtoa_r+0xbc4>		
cmp	r2, r6		
beq	1070b4 <_dtoa_r+0x10a8>		
ldrb	r1, [r2, #-1]!		
cmp	r1, #57	; 0x39	
add	r3, r2, #1		
beq	106bc4 <_dtoa_r+0xbb8>		
add	r1, r1, #1		
strb	r1, [r2]		
ldr	r1, [sp, #12]		
mov	r0, r4		
str	r3, [sp, #16]		
bl	108680 <_Bfree>		
cmp	r5, #0		
ldr	r3, [sp, #16]		
beq	106614 <_dtoa_r+0x608>		
cmp	sl, r5		
cmpne	sl, #0		
beq	106600 <_dtoa_r+0x5f4>		
mov	r1, sl		
mov	r0, r4		
str	r3, [sp, #12]		
bl	108680 <_Bfree>		
ldr	r3, [sp, #12]		
b	106600 <_dtoa_r+0x5f4>		
mov	r0, #28		
b	10651c <_dtoa_r+0x510>		
mov	r3, #0		
str	r3, [sp, #12]		
mov	r5, r3		
b	1065cc <_dtoa_r+0x5c0>		
vmov	sl, fp, d21		
b	106330 <_dtoa_r+0x324>		
ldr	r3, [sp, #8]		
rsb	r3, r3, #0		
cmp	r3, #0		
vmoveq.f64	d19, d21		
moveq	r1, #2		
beq	106860 <_dtoa_r+0x854>		
and	r1, r3, #15		
movw	r2, #52112	; 0xcb90	
movt	r2, #16		
asrs	r0, r3, #4		
add	r2, r2, r1, lsl #3		
vldr	d16, [r2]		
vmul.f64	d19, d21, d16		
beq	107230 <_dtoa_r+0x1224>		
movw	r3, #52352	; 0xcc80	
mov	r1, #2		
movt	r3, #16		
tst	r0, #1		
add	r3, r3, #8		
addne	r1, r1, #1		
vldrne	d16, [r3, #-8]		
vmulne.f64	d19, d19, d16		
asrs	r0, r0, #1		
bne	106c88 <_dtoa_r+0xc7c>		
b	106860 <_dtoa_r+0x854>		
vcvt.s32.f64	s15, d19		
sub	ip, r0, #1		
movw	r3, #52112	; 0xcb90	
cmp	r0, #1		
movt	r3, #16		
add	r2, r3, ip, lsl #3		
vmov	d16, sl, fp		
add	r3, r6, #1		
addne	r0, r6, r0		
vldr	d18, [r2]		
movne	r1, r3		
vmov	r2, s15		
vcvt.f64.s32	d17, s15		
vmul.f64	d18, d18, d16		
add	r2, r2, #48	; 0x30	
strb	r2, [r6]		
vsub.f64	d16, d19, d17		
vmovne.f64	d19, #36	; 0x24	
beq	106d1c <_dtoa_r+0xd10>		
vmul.f64	d16, d16, d19		
vcvt.s32.f64	s15, d16		
vmov	r2, s15		
vcvt.f64.s32	d17, s15		
vsub.f64	d16, d16, d17		
add	r2, r2, #48	; 0x30	
strb	r2, [r1], #1		
cmp	r1, r0		
bne	106cf4 <_dtoa_r+0xce8>		
add	r3, r3, ip		
vmov.f64	d17, #96	; 0x60	
vadd.f64	d19, d18, d17		
vcmpe.f64	d19, d16		
vmrs	APSR_nzcv, fpscr		
bmi	106a74 <_dtoa_r+0xa68>		
vsub.f64	d17, d17, d18		
vcmpe.f64	d17, d16		
vmrs	APSR_nzcv, fpscr		
bgt	106d48 <_dtoa_r+0xd3c>		
b	106c3c <_dtoa_r+0xc30>		
mov	r3, r1		
ldrb	r2, [r3, #-1]		
sub	r1, r3, #1		
cmp	r2, #48	; 0x30	
beq	106d44 <_dtoa_r+0xd38>		
b	106974 <_dtoa_r+0x968>		
mov	r0, r9		
ldr	r1, [sp, #12]		
bl	108d38 <__mcmp>		
cmp	r0, #0		
bge	106574 <_dtoa_r+0x568>		
mov	r1, r9		
mov	r3, #0		
mov	r0, r4		
mov	r2, #10		
bl	10869c <__multadd>		
ldr	r3, [sp, #20]		
cmp	r3, #0		
ldr	r3, [sp, #8]		
sub	r3, r3, #1		
str	r3, [sp, #8]		
mov	r9, r0		
bne	106e14 <_dtoa_r+0xe08>		
ldr	r3, [sp, #104]	; 0x68	
ldr	r2, [sp, #36]	; 0x24	
cmp	r3, #2		
movgt	r3, #1		
movle	r3, #0		
cmp	r2, #0		
movgt	r3, #0		
cmp	r3, #0		
moveq	r3, r2		
streq	r3, [sp, #16]		
beq	106b30 <_dtoa_r+0xb24>		
ldr	r3, [sp, #36]	; 0x24	
str	r3, [sp, #16]		
b	106598 <_dtoa_r+0x58c>		
cmp	sl, #0		
bne	106ab8 <_dtoa_r+0xaac>		
ubfx	r3, fp, #0, #20		
cmp	r3, #0		
bne	106ab8 <_dtoa_r+0xaac>		
bic	r3, fp, #-2147483648	; 0x80000000	
lsr	r3, r3, #20		
lsl	r3, r3, #20		
cmp	r3, #0		
streq	r3, [sp, #40]	; 0x28	
movne	r3, #1		
addne	r7, r7, #1		
addne	r8, r8, #1		
strne	r3, [sp, #40]	; 0x28	
b	106ac0 <_dtoa_r+0xab4>		
mov	r1, r5		
mov	r2, #10		
mov	r3, #0		
mov	r0, r4		
bl	10869c <__multadd>		
ldr	r3, [sp, #104]	; 0x68	
ldr	r2, [sp, #36]	; 0x24	
cmp	r3, #2		
movgt	r3, #1		
movle	r3, #0		
cmp	r2, #0		
movgt	r3, #0		
cmp	r3, #0		
moveq	r3, r2		
streq	r3, [sp, #16]		
mov	r5, r0		
bne	106dcc <_dtoa_r+0xdc0>		
ldr	r3, [sp, #32]		
cmp	r3, #0		
ble	106e78 <_dtoa_r+0xe6c>		
mov	r1, r5		
mov	r2, r3		
mov	r0, r4		
bl	108c3c <__lshift>		
mov	r5, r0		
ldr	r3, [sp, #40]	; 0x28	
cmp	r3, #0		
streq	r5, [sp, #28]		
bne	107180 <_dtoa_r+0x1174>		
ldr	r3, [sp, #16]		
and	r2, sl, #1		
mov	r7, r6		
str	r6, [sp, #32]		
sub	r3, r3, #1		
str	r2, [sp, #20]		
add	r3, r6, r3		
ldr	r6, [sp, #28]		
str	r3, [sp, #24]		
b	106ed4 <_dtoa_r+0xec8>		
bl	10869c <__multadd>		
mov	r1, r6		
mov	r2, #10		
mov	r3, #0		
mov	r5, r0		
mov	r0, r4		
bl	10869c <__multadd>		
mov	r6, r0		
mov	r7, sl		
ldr	r8, [sp, #12]		
mov	r0, r9		
mov	r1, r8		
bl	105e48 <quorem>		
mov	r1, r5		
mov	fp, r0		
mov	r0, r9		
bl	108d38 <__mcmp>		
mov	r1, r8		
mov	r2, r6		
add	r8, fp, #48	; 0x30	
mov	sl, r0		
mov	r0, r4		
bl	108d9c <__mdiff>		
ldr	r3, [r0, #12]		
mov	r2, r0		
cmp	r3, #0		
bne	106fe0 <_dtoa_r+0xfd4>		
mov	r1, r2		
mov	r0, r9		
str	r2, [sp, #16]		
bl	108d38 <__mcmp>		
ldr	r2, [sp, #16]		
mov	r3, r0		
mov	r1, r2		
mov	r0, r4		
str	r3, [sp, #16]		
bl	108680 <_Bfree>		
ldr	r2, [sp, #104]	; 0x68	
ldr	r3, [sp, #16]		
orrs	r2, r3, r2		
bne	106f60 <_dtoa_r+0xf54>		
ldr	r2, [sp, #20]		
cmp	r2, #0		
beq	107214 <_dtoa_r+0x1208>		
cmp	sl, #0		
blt	107100 <_dtoa_r+0x10f4>		
ldr	r2, [sp, #104]	; 0x68	
orrs	r2, sl, r2		
bne	106f80 <_dtoa_r+0xf74>		
ldr	r2, [sp, #20]		
cmp	r2, #0		
beq	107100 <_dtoa_r+0x10f4>		
cmp	r3, #0		
bgt	1071c0 <_dtoa_r+0x11b4>		
ldr	r3, [sp, #24]		
add	sl, r7, #1		
strb	r8, [r7]		
cmp	r7, r3		
mov	r3, sl		
beq	1071e8 <_dtoa_r+0x11dc>		
mov	r1, r9		
mov	r2, #10		
mov	r3, #0		
mov	r0, r4		
bl	10869c <__multadd>		
cmp	r5, r6		
mov	r1, r5		
mov	r2, #10		
mov	r3, #0		
mov	r9, r0		
mov	r0, r4		
bne	106eb0 <_dtoa_r+0xea4>		
bl	10869c <__multadd>		
mov	r5, r0		
mov	r6, r0		
b	106ed0 <_dtoa_r+0xec4>		
mov	r3, #1		
b	106f34 <_dtoa_r+0xf28>		
cmp	r3, #14		
movhi	r3, #0		
movls	r3, #1		
mov	r1, #0		
and	r5, r5, r3		
str	r1, [r4, #68]	; 0x44	
b	1067cc <_dtoa_r+0x7c0>		
mov	r3, #1		
str	r3, [sp, #108]	; 0x6c	
str	r3, [sp, #36]	; 0x24	
str	r3, [sp, #16]		
b	106ff4 <_dtoa_r+0xfe8>		
mov	r1, r9		
ldr	r2, [sp, #12]		
mov	r0, r4		
bl	108b40 <__pow5mult>		
mov	r9, r0		
b	1064a4 <_dtoa_r+0x498>		
add	r2, lr, #1		
mov	r0, #48	; 0x30	
str	r2, [sp, #8]		
mov	r2, #49	; 0x31	
strb	r0, [r1]		
b	106aa4 <_dtoa_r+0xa98>		
ldr	r3, [sp, #16]		
cmp	r3, #0		
beq	106ad4 <_dtoa_r+0xac8>		
ldr	r3, [sp, #36]	; 0x24	
cmp	r3, #0		
ble	106c3c <_dtoa_r+0xc30>		
vmov.f64	d16, #36	; 0x24	
add	r1, r1, #1		
ldr	r2, [sp, #8]		
mov	r0, r3		
vmov	s15, r1		
sub	lr, r2, #1		
vmul.f64	d19, d19, d16		
vmov.f64	d18, #28		
vcvt.f64.s32	d16, s15		
vmla.f64	d18, d19, d16		
vmov	sl, fp, d18		
sub	fp, fp, #54525952	; 0x3400000	
b	1068a8 <_dtoa_r+0x89c>		
mov	r1, r9		
mov	r0, r4		
bl	108b40 <__pow5mult>		
mov	r9, r0		
b	1064a4 <_dtoa_r+0x498>		
cmp	sl, #0		
beq	106de0 <_dtoa_r+0xdd4>		
b	1064e0 <_dtoa_r+0x4d4>		
ldr	r2, [sp, #8]		
add	r2, r2, #1		
str	r2, [sp, #8]		
mov	r2, #49	; 0x31	
strb	r2, [r6]		
b	106be4 <_dtoa_r+0xbd8>		
ldr	r2, [sp, #32]		
cmp	r2, #0		
strne	r7, [sp, #32]		
addne	r3, r3, #1072	; 0x430	
streq	r7, [sp, #32]		
ldrne	r2, [sp, #12]		
addne	r3, r3, #3		
ldreq	r2, [sp, #12]		
ldreq	r3, [sp, #48]	; 0x30	
strne	r2, [sp, #40]	; 0x28	
streq	r2, [sp, #40]	; 0x28	
rsbeq	r3, r3, #54	; 0x36	
b	106750 <_dtoa_r+0x744>		
cmp	r3, #0		
str	r6, [sp, #28]		
mov	fp, r8		
ldr	r6, [sp, #32]		
ble	107144 <_dtoa_r+0x1138>		
mov	r1, r9		
mov	r2, #1		
mov	r0, r4		
bl	108c3c <__lshift>		
ldr	r1, [sp, #12]		
mov	r9, r0		
bl	108d38 <__mcmp>		
cmp	r0, #0		
ble	107238 <_dtoa_r+0x122c>		
cmp	r8, #57	; 0x39	
beq	1071fc <_dtoa_r+0x11f0>		
add	fp, r8, #1		
mov	sl, r5		
strb	fp, [r7]		
add	r3, r7, #1		
ldr	r5, [sp, #28]		
b	106be4 <_dtoa_r+0xbd8>		
bne	10716c <_dtoa_r+0x1160>		
tst	r8, #1		
beq	10716c <_dtoa_r+0x1160>		
b	106bb8 <_dtoa_r+0xbac>		
mov	r3, r1		
ldrb	r2, [r3, #-1]		
sub	r1, r3, #1		
cmp	r2, #48	; 0x30	
beq	107168 <_dtoa_r+0x115c>		
b	106be4 <_dtoa_r+0xbd8>		
ldr	r1, [r5, #4]		
mov	r0, r4		
bl	1085f4 <_Balloc>		
ldr	r2, [r5, #16]		
add	r1, r5, #12		
add	r2, r2, #2		
lsl	r2, r2, #2		
mov	r7, r0		
add	r0, r0, #12		
bl	108000 <memcpy>		
mov	r0, r4		
mov	r1, r7		
mov	r2, #1		
bl	108c3c <__lshift>		
str	r0, [sp, #28]		
b	106e88 <_dtoa_r+0xe7c>		
cmp	r8, #57	; 0x39	
str	r6, [sp, #28]		
addne	r8, r8, #1		
ldr	r6, [sp, #32]		
beq	1071fc <_dtoa_r+0x11f0>		
strb	r8, [r7]		
mov	sl, r5		
add	r3, r7, #1		
ldr	r5, [sp, #28]		
b	106be4 <_dtoa_r+0xbd8>		
mov	r2, r6		
mov	sl, r5		
ldr	r6, [sp, #32]		
mov	r5, r2		
b	106b8c <_dtoa_r+0xb80>		
mov	sl, r5		
mov	r1, #57	; 0x39	
ldr	r5, [sp, #28]		
add	r3, r7, #1		
strb	r1, [r7]		
b	106bbc <_dtoa_r+0xbb0>		
cmp	r8, #57	; 0x39	
str	r6, [sp, #28]		
ldr	r6, [sp, #32]		
beq	1071fc <_dtoa_r+0x11f0>		
cmp	sl, #0		
addgt	r8, fp, #49	; 0x31	
b	1071d4 <_dtoa_r+0x11c8>		
mov	r1, #2		
b	106860 <_dtoa_r+0x854>		
bne	107144 <_dtoa_r+0x1138>		
tst	r8, #1		
beq	107144 <_dtoa_r+0x1138>		
b	107138 <_dtoa_r+0x112c>		
rsbne	r0, r0, #60	; 0x3c	
beq	106530 <_dtoa_r+0x524>		
b	10651c <_dtoa_r+0x510>		
mov	r3, #1		
str	r3, [sp, #20]		
b	106984 <_dtoa_r+0x978>		
mvn	r3, #0		
str	r5, [sp, #108]	; 0x6c	
str	r3, [sp, #16]		
b	106354 <_dtoa_r+0x348>		
ldrh	r3, [r1, #12]		
push	{r4, r5, r6, r7, r8, lr}		
mov	r5, r1		
uxth	r2, r3		
mov	r8, r0		
tst	r2, #8		
bne	107360 <__sflush_r+0xf0>		
ldr	r2, [r1, #4]		
orr	r3, r3, #2048	; 0x800	
strh	r3, [r1, #12]		
cmp	r2, #0		
ble	1073d8 <__sflush_r+0x168>		
ldr	r7, [r5, #40]	; 0x28	
cmp	r7, #0		
beq	1073e4 <__sflush_r+0x174>		
uxth	r3, r3		
mov	r2, #0		
and	r0, r3, #4096	; 0x1000	
ldr	r4, [r8]		
str	r2, [r8]		
uxth	r6, r0		
cmp	r6, r2		
beq	10744c <__sflush_r+0x1dc>		
ldr	r2, [r5, #80]	; 0x50	
tst	r3, #4		
beq	1072f0 <__sflush_r+0x80>		
ldr	r1, [r5, #48]	; 0x30	
ldr	r3, [r5, #4]		
cmp	r1, #0		
rsb	r2, r3, r2		
ldrne	r3, [r5, #60]	; 0x3c	
rsbne	r2, r3, r2		
mov	r0, r8		
ldr	r1, [r5, #28]		
mov	r3, #0		
blx	r7		
cmn	r0, #1		
beq	1073ec <__sflush_r+0x17c>		
ldrh	r3, [r5, #12]		
mov	r1, #0		
ldr	r2, [r5, #16]		
bic	r3, r3, #2048	; 0x800	
str	r1, [r5, #4]		
uxth	r3, r3		
str	r2, [r5]		
tst	r3, #4096	; 0x1000	
strh	r3, [r5, #12]		
bne	107444 <__sflush_r+0x1d4>		
ldr	r1, [r5, #48]	; 0x30	
str	r4, [r8]		
cmp	r1, #0		
beq	1073e4 <__sflush_r+0x174>		
add	r3, r5, #64	; 0x40	
cmp	r1, r3		
beq	107354 <__sflush_r+0xe4>		
mov	r0, r8		
bl	10793c <_free_r>		
mov	r0, #0		
str	r0, [r5, #48]	; 0x30	
pop	{r4, r5, r6, r7, r8, pc}		
ldr	r6, [r1, #16]		
cmp	r6, #0		
beq	1073e4 <__sflush_r+0x174>		
tst	r2, #3		
ldr	r4, [r1]		
str	r6, [r1]		
ldreq	r3, [r1, #20]		
rsb	r4, r6, r4		
movne	r3, #0		
cmp	r4, #0		
str	r3, [r1, #8]		
bgt	10739c <__sflush_r+0x12c>		
b	1073e4 <__sflush_r+0x174>		
cmp	r4, #0		
ble	1073e4 <__sflush_r+0x174>		
mov	r2, r6		
mov	r3, r4		
ldr	r7, [r5, #36]	; 0x24	
mov	r0, r8		
ldr	r1, [r5, #28]		
blx	r7		
cmp	r0, #0		
rsb	r4, r0, r4		
add	r6, r6, r0		
bgt	107394 <__sflush_r+0x124>		
ldrh	r3, [r5, #12]		
mvn	r0, #0		
orr	r3, r3, #64	; 0x40	
strh	r3, [r5, #12]		
pop	{r4, r5, r6, r7, r8, pc}		
ldr	r2, [r1, #60]	; 0x3c	
cmp	r2, #0		
bgt	1072a0 <__sflush_r+0x30>		
mov	r0, #0		
pop	{r4, r5, r6, r7, r8, pc}		
ldr	r1, [r8]		
clz	r2, r1		
lsr	r2, r2, #5		
cmp	r1, #29		
movne	r3, r2		
orreq	r3, r2, #1		
cmp	r1, #22		
orreq	r3, r3, #1		
cmp	r3, #0		
beq	10749c <__sflush_r+0x22c>		
ldrh	r3, [r5, #12]		
mov	ip, #0		
ldr	r1, [r5, #16]		
bic	r3, r3, #2048	; 0x800	
str	ip, [r5, #4]		
uxth	r3, r3		
str	r1, [r5]		
tst	r3, #4096	; 0x1000	
strh	r3, [r5, #12]		
beq	107330 <__sflush_r+0xc0>		
cmp	r2, #0		
beq	107330 <__sflush_r+0xc0>		
str	r0, [r5, #80]	; 0x50	
b	107330 <__sflush_r+0xc0>		
mov	r2, r6		
mov	r0, r8		
ldr	r1, [r5, #28]		
mov	r3, #1		
blx	r7		
cmn	r0, #1		
mov	r2, r0		
beq	107478 <__sflush_r+0x208>		
ldrh	r3, [r5, #12]		
ldr	r7, [r5, #40]	; 0x28	
b	1072d0 <__sflush_r+0x60>		
ldr	r3, [r8]		
cmp	r3, #0		
beq	10746c <__sflush_r+0x1fc>		
cmp	r3, #29		
cmpne	r3, #22		
bne	1073c4 <__sflush_r+0x154>		
str	r4, [r8]		
mov	r0, r6		
pop	{r4, r5, r6, r7, r8, pc}		
ldrh	r3, [r5, #12]		
orr	r3, r3, #64	; 0x40	
strh	r3, [r5, #12]		
pop	{r4, r5, r6, r7, r8, pc}		
push	{r4, lr}		
subs	r4, r0, #0		
sub	sp, sp, #8		
beq	1074c8 <_fflush_r+0x1c>		
ldr	r3, [r4, #56]	; 0x38	
cmp	r3, #0		
beq	1074ec <_fflush_r+0x40>		
ldrsh	r0, [r1, #12]		
cmp	r0, #0		
bne	1074dc <_fflush_r+0x30>		
add	sp, sp, #8		
pop	{r4, pc}		
mov	r0, r4		
add	sp, sp, #8		
pop	{r4, lr}		
b	107270 <__sflush_r>		
str	r1, [sp, #4]		
bl	1077f0 <__sinit>		
ldr	r1, [sp, #4]		
b	1074c8 <_fflush_r+0x1c>		
subs	r1, r0, #0		
beq	107514 <fflush+0x18>		
movw	r3, #52592	; 0xcd70	
movt	r3, #16		
ldr	r0, [r3]		
b	1074ac <_fflush_r>		
movw	r3, #52056	; 0xcb58	
movw	r1, #29868	; 0x74ac	
movt	r3, #16		
movt	r1, #16		
ldr	r0, [r3]		
b	107c64 <_fwalk_reent>		
mov	r0, #0		
bx	lr		
mov	r0, #0		
bx	lr		
movw	r1, #44608	; 0xae40	
movt	r1, #16		
b	107c64 <_fwalk_reent>		
push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}		
movw	r3, #30012	; 0x753c	
ldr	r5, [r0, #4]		
mov	r4, #0		
mov	r7, r0		
sub	sp, sp, #12		
add	r2, r0, #748	; 0x2ec	
movt	r3, #16		
str	r2, [r0, #744]	; 0x2e8	
mov	r1, #3		
str	r3, [r0, #60]	; 0x3c	
mov	r2, #8		
str	r1, [r0, #740]	; 0x2e4	
mov	r3, #4		
str	r4, [r7, #736]	; 0x2e0	
mov	r1, r4		
str	r4, [r5]		
add	r0, r5, #92	; 0x5c	
str	r4, [r5, #4]		
movw	fp, #37956	; 0x9444	
str	r4, [r5, #8]		
movw	sl, #38012	; 0x947c	
str	r4, [r5, #100]	; 0x64	
movw	r9, #38096	; 0x94d0	
strh	r4, [r5, #14]		
movw	r8, #38140	; 0x94fc	
str	r4, [r5, #16]		
movt	fp, #16		
str	r4, [r5, #20]		
movt	sl, #16		
str	r4, [r5, #24]		
movt	r9, #16		
strh	r3, [r5, #12]		
movt	r8, #16		
bl	108500 <memset>		
ldr	r6, [r7, #8]		
mov	r3, #1		
str	fp, [r5, #32]		
str	sl, [r5, #36]	; 0x24	
mov	ip, #9		
str	r9, [r5, #40]	; 0x28	
mov	r1, r4		
str	r8, [r5, #44]	; 0x2c	
add	r0, r6, #92	; 0x5c	
str	r5, [r5, #28]		
mov	r2, #8		
strh	r3, [r6, #14]		
strh	ip, [r6, #12]		
str	r4, [r6]		
str	r4, [r6, #4]		
str	r4, [r6, #8]		
str	r4, [r6, #100]	; 0x64	
str	r4, [r6, #16]		
str	r4, [r6, #20]		
str	r4, [r6, #24]		
str	r3, [sp, #4]		
bl	108500 <memset>		
ldr	r5, [r7, #12]		
mov	lr, #18		
str	r6, [r6, #28]		
mov	ip, #2		
str	fp, [r6, #32]		
mov	r1, r4		
str	sl, [r6, #36]	; 0x24	
add	r0, r5, #92	; 0x5c	
str	r9, [r6, #40]	; 0x28	
mov	r2, #8		
str	r8, [r6, #44]	; 0x2c	
str	r4, [r5]		
str	r4, [r5, #4]		
str	r4, [r5, #8]		
str	r4, [r5, #100]	; 0x64	
str	r4, [r5, #16]		
str	r4, [r5, #20]		
str	r4, [r5, #24]		
strh	lr, [r5, #12]		
strh	ip, [r5, #14]		
bl	108500 <memset>		
ldr	r3, [sp, #4]		
str	r5, [r5, #28]		
str	fp, [r5, #32]		
str	sl, [r5, #36]	; 0x24	
str	r9, [r5, #40]	; 0x28	
str	r8, [r5, #44]	; 0x2c	
str	r3, [r7, #56]	; 0x38	
add	sp, sp, #12		
pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}		
sub	r3, r1, #1		
push	{r4, r5, r6, lr}		
add	r4, r3, r3, lsl #1		
mov	r6, r1		
add	r3, r3, r4, lsl #2		
lsl	r4, r3, #3		
add	r1, r4, #116	; 0x74	
bl	1033bc <_malloc_r>		
subs	r5, r0, #0		
beq	1076e8 <__sfmoreglue+0x44>		
add	r0, r5, #12		
mov	r1, #0		
str	r6, [r5, #4]		
add	r2, r4, #104	; 0x68	
str	r0, [r5, #8]		
str	r1, [r5]		
bl	108500 <memset>		
mov	r0, r5		
pop	{r4, r5, r6, pc}		
movw	r3, #52056	; 0xcb58	
movt	r3, #16		
push	{r4, r5, r6, lr}		
mov	r6, r0		
ldr	r5, [r3]		
ldr	r3, [r5, #56]	; 0x38	
cmp	r3, #0		
bne	107718 <__sfp+0x28>		
mov	r0, r5		
bl	107548 <__sinit.part.1>		
add	r5, r5, #736	; 0x2e0	
ldmib	r5, {r3, r4}		
subs	r3, r3, #1		
bpl	10773c <__sfp+0x4c>		
b	1077a0 <__sfp+0xb0>		
sub	r3, r3, #1		
add	r4, r4, #104	; 0x68	
cmn	r3, #1		
beq	1077a0 <__sfp+0xb0>		
ldrsh	r2, [r4, #12]		
cmp	r2, #0		
bne	10772c <__sfp+0x3c>		
mov	r5, #0		
mvn	ip, #0		
mov	r3, #1		
str	r5, [r4, #100]	; 0x64	
mov	r1, r5		
str	r5, [r4]		
str	r5, [r4, #8]		
add	r0, r4, #92	; 0x5c	
str	r5, [r4, #4]		
mov	r2, #8		
str	r5, [r4, #16]		
str	r5, [r4, #20]		
str	r5, [r4, #24]		
strh	ip, [r4, #14]		
strh	r3, [r4, #12]		
bl	108500 <memset>		
mov	r0, r4		
str	r5, [r4, #48]	; 0x30	
str	r5, [r4, #52]	; 0x34	
str	r5, [r4, #68]	; 0x44	
str	r5, [r4, #72]	; 0x48	
pop	{r4, r5, r6, pc}		
ldr	r3, [r5]		
cmp	r3, #0		
movne	r5, r3		
bne	10771c <__sfp+0x2c>		
mov	r0, r6		
mov	r1, #4		
bl	1076a4 <__sfmoreglue>		
cmp	r0, #0		
str	r0, [r5]		
movne	r5, r0		
bne	10771c <__sfp+0x2c>		
mov	r3, #12		
str	r3, [r6]		
pop	{r4, r5, r6, pc}		
movw	r3, #52056	; 0xcb58	
movw	r1, #44608	; 0xae40	
movt	r3, #16		
movt	r1, #16		
ldr	r0, [r3]		
b	107c64 <_fwalk_reent>		
ldr	r3, [r0, #56]	; 0x38	
cmp	r3, #0		
bxne	lr		
b	107548 <__sinit.part.1>		
bx	lr		
bx	lr		
bx	lr		
bx	lr		
movw	r3, #52592	; 0xcd70	
movw	r1, #29996	; 0x752c	
movt	r3, #16		
movt	r1, #16		
ldr	r0, [r3]		
b	107bec <_fwalk>		
movw	r3, #52592	; 0xcd70	
movw	r1, #30004	; 0x7534	
movt	r3, #16		
movt	r1, #16		
ldr	r0, [r3]		
b	107bec <_fwalk>		
push	{r3, r4, r5, r6, r7, lr}		
movw	r7, #53664	; 0xd1a0	
movt	r7, #16		
mov	r4, r1		
mov	r6, r0		
bl	103b34 <__malloc_lock>		
ldr	r3, [r7, #8]		
ldr	r5, [r3, #4]		
bic	r5, r5, #3		
rsb	r1, r4, r5		
add	r1, r1, #4064	; 0xfe0	
add	r1, r1, #15		
bic	r1, r1, #4080	; 0xff0	
bic	r1, r1, #15		
sub	r4, r1, #4096	; 0x1000	
cmp	r4, #4096	; 0x1000	
blt	1078a0 <_malloc_trim_r+0x60>		
mov	r0, r6		
mov	r1, #0		
bl	103ba0 <_sbrk_r>		
ldr	r3, [r7, #8]		
add	r3, r3, r5		
cmp	r0, r3		
beq	1078b0 <_malloc_trim_r+0x70>		
mov	r0, r6		
bl	103b38 <__malloc_unlock>		
mov	r0, #0		
pop	{r3, r4, r5, r6, r7, pc}		
mov	r0, r6		
rsb	r1, r4, #0		
bl	103ba0 <_sbrk_r>		
cmn	r0, #1		
beq	1078f8 <_malloc_trim_r+0xb8>		
ldr	r2, [r7, #8]		
movw	r3, #16436	; 0x4034	
movt	r3, #17		
rsb	r5, r4, r5		
ldr	r1, [r3]		
mov	r0, r6		
orr	r5, r5, #1		
str	r5, [r2, #4]		
rsb	r1, r4, r1		
str	r1, [r3]		
bl	103b38 <__malloc_unlock>		
mov	r0, #1		
pop	{r3, r4, r5, r6, r7, pc}		
mov	r0, r6		
mov	r1, #0		
bl	103ba0 <_sbrk_r>		
ldr	r2, [r7, #8]		
rsb	r3, r2, r0		
cmp	r3, #15		
ble	1078a0 <_malloc_trim_r+0x60>		
movw	ip, #54696	; 0xd5a8	
movw	r1, #16436	; 0x4034	
movt	ip, #16		
movt	r1, #17		
ldr	ip, [ip]		
orr	r3, r3, #1		
str	r3, [r2, #4]		
rsb	r0, ip, r0		
str	r0, [r1]		
b	1078a0 <_malloc_trim_r+0x60>		
cmp	r1, #0		
bxeq	lr		
push	{r4, r5, r6, lr}		
mov	r4, r1		
mov	r5, r0		
bl	103b34 <__malloc_lock>		
ldr	r0, [r4, #-4]		
movw	r3, #53664	; 0xd1a0	
sub	ip, r4, #8		
movt	r3, #16		
bic	r2, r0, #1		
ldr	r6, [r3, #8]		
add	lr, ip, r2		
cmp	r6, lr		
ldr	r1, [lr, #4]		
bic	r1, r1, #3		
beq	107ab0 <_free_r+0x174>		
tst	r0, #1		
str	r1, [lr, #4]		
bne	1079b4 <_free_r+0x78>		
ldr	r0, [r4, #-8]		
add	r4, r3, #8		
rsb	ip, r0, ip		
add	r2, r2, r0		
ldr	r0, [ip, #8]		
cmp	r0, r4		
beq	107b10 <_free_r+0x1d4>		
ldr	r4, [ip, #12]		
str	r4, [r0, #12]		
str	r0, [r4, #8]		
add	r0, lr, r1		
ldr	r0, [r0, #4]		
tst	r0, #1		
bne	1079f4 <_free_r+0xb8>		
ldr	r0, [pc, #540]	; 107be8 <_free_r+0x2ac>	
add	r2, r2, r1		
ldr	r1, [lr, #8]		
cmp	r1, r0		
beq	107b98 <_free_r+0x25c>		
ldr	lr, [lr, #12]		
orr	r0, r2, #1		
str	lr, [r1, #12]		
str	r1, [lr, #8]		
str	r0, [ip, #4]		
str	r2, [ip, r2]		
b	107a00 <_free_r+0xc4>		
orr	r1, r2, #1		
str	r1, [ip, #4]		
str	r2, [ip, r2]		
cmp	r2, #512	; 0x200	
bcs	107a44 <_free_r+0x108>		
lsr	r2, r2, #3		
ldr	r0, [r3, #4]		
mov	lr, #1		
add	r1, r3, r2, lsl #3		
asr	r2, r2, #2		
orr	r2, r0, lr, lsl r2		
str	r2, [r3, #4]		
ldr	r3, [r1, #8]		
str	r1, [ip, #12]		
str	r3, [ip, #8]		
str	ip, [r1, #8]		
str	ip, [r3, #12]		
mov	r0, r5		
pop	{r4, r5, r6, lr}		
b	103b38 <__malloc_unlock>		
lsr	r1, r2, #9		
cmp	r1, #4		
bhi	107b54 <_free_r+0x218>		
lsr	r1, r2, #6		
add	r1, r1, #56	; 0x38	
lsl	r0, r1, #1		
add	r0, r3, r0, lsl #2		
movw	lr, #53664	; 0xd1a0	
movt	lr, #16		
ldr	r3, [r0, #8]		
cmp	r3, r0		
beq	107b7c <_free_r+0x240>		
ldr	r1, [r3, #4]		
bic	r1, r1, #3		
cmp	r1, r2		
bls	107a90 <_free_r+0x154>		
ldr	r3, [r3, #8]		
cmp	r0, r3		
bne	107a74 <_free_r+0x138>		
ldr	r2, [r3, #12]		
str	r2, [ip, #12]		
mov	r0, r5		
str	r3, [ip, #8]		
pop	{r4, r5, r6, lr}		
str	ip, [r2, #8]		
str	ip, [r3, #12]		
b	103b38 <__malloc_unlock>		
tst	r0, #1		
add	r2, r1, r2		
bne	107ad8 <_free_r+0x19c>		
ldr	r1, [r4, #-8]		
rsb	ip, r1, ip		
add	r2, r2, r1		
ldr	r0, [ip, #8]		
ldr	r1, [ip, #12]		
str	r1, [r0, #12]		
str	r0, [r1, #8]		
movw	r0, #54700	; 0xd5ac	
orr	r1, r2, #1		
movt	r0, #16		
str	r1, [ip, #4]		
ldr	r1, [r0]		
str	ip, [r3, #8]		
cmp	r2, r1		
bcc	107a38 <_free_r+0xfc>		
movw	r3, #16432	; 0x4030	
mov	r0, r5		
movt	r3, #17		
ldr	r1, [r3]		
bl	107840 <_malloc_trim_r>		
b	107a38 <_free_r+0xfc>		
add	r3, lr, r1		
ldr	r3, [r3, #4]		
tst	r3, #1		
bne	107b44 <_free_r+0x208>		
ldr	r3, [lr, #12]		
add	r2, r2, r1		
ldr	r1, [lr, #8]		
orr	r0, r2, #1		
str	r3, [r1, #12]		
str	r1, [r3, #8]		
str	r0, [ip, #4]		
str	r2, [ip, r2]		
b	107a38 <_free_r+0xfc>		
orr	r3, r2, #1		
str	r3, [ip, #4]		
str	r2, [ip, r2]		
b	107a38 <_free_r+0xfc>		
cmp	r1, #20		
addls	r1, r1, #91	; 0x5b	
lslls	r0, r1, #1		
bls	107a5c <_free_r+0x120>		
cmp	r1, #84	; 0x54	
bhi	107bb4 <_free_r+0x278>		
lsr	r1, r2, #12		
add	r1, r1, #110	; 0x6e	
lsl	r0, r1, #1		
b	107a5c <_free_r+0x120>		
ldr	r0, [lr, #4]		
asr	r1, r1, #2		
mov	r4, #1		
mov	r2, r3		
orr	r1, r0, r4, lsl r1		
str	r1, [lr, #4]		
b	107a94 <_free_r+0x158>		
str	ip, [r3, #20]		
orr	r0, r2, #1		
str	ip, [r3, #16]		
str	r1, [ip, #12]		
stmib	ip, {r0, r1}		
str	r2, [ip, r2]		
b	107a38 <_free_r+0xfc>		
cmp	r1, #340	; 0x154	
lsrls	r1, r2, #15		
addls	r1, r1, #119	; 0x77	
lslls	r0, r1, #1		
bls	107a5c <_free_r+0x120>		
movw	r0, #1364	; 0x554	
cmp	r1, r0		
lsrls	r1, r2, #18		
addls	r1, r1, #124	; 0x7c	
movhi	r0, #252	; 0xfc	
movhi	r1, #126	; 0x7e	
lslls	r0, r1, #1		
b	107a5c <_free_r+0x120>		
andseq	sp, r0, r8, lsr #3		
push	{r4, r5, r6, r7, r8, lr}		
adds	r7, r0, #736	; 0x2e0	
beq	107c58 <_fwalk+0x6c>		
mov	r8, r1		
mov	r6, #0		
ldr	r5, [r7, #4]		
ldr	r4, [r7, #8]		
subs	r5, r5, #1		
bmi	107c44 <_fwalk+0x58>		
ldrh	r3, [r4, #12]		
sub	r5, r5, #1		
cmp	r3, #1		
bls	107c38 <_fwalk+0x4c>		
ldrsh	r3, [r4, #14]		
mov	r0, r4		
cmn	r3, #1		
beq	107c38 <_fwalk+0x4c>		
blx	r8		
orr	r6, r6, r0		
cmn	r5, #1		
add	r4, r4, #104	; 0x68	
bne	107c10 <_fwalk+0x24>		
ldr	r7, [r7]		
cmp	r7, #0		
bne	107c00 <_fwalk+0x14>		
mov	r0, r6		
pop	{r4, r5, r6, r7, r8, pc}		
mov	r6, r7		
mov	r0, r6		
pop	{r4, r5, r6, r7, r8, pc}		
push	{r3, r4, r5, r6, r7, r8, r9, lr}		
adds	r6, r0, #736	; 0x2e0	
beq	107cd8 <_fwalk_reent+0x74>		
mov	r8, r1		
mov	r7, r0		
mov	r9, #0		
ldr	r5, [r6, #4]		
ldr	r4, [r6, #8]		
subs	r5, r5, #1		
bmi	107cc4 <_fwalk_reent+0x60>		
ldrh	r3, [r4, #12]		
sub	r5, r5, #1		
cmp	r3, #1		
bls	107cb8 <_fwalk_reent+0x54>		
ldrsh	r3, [r4, #14]		
mov	r1, r4		
mov	r0, r7		
cmn	r3, #1		
beq	107cb8 <_fwalk_reent+0x54>		
blx	r8		
orr	r9, r9, r0		
cmn	r5, #1		
add	r4, r4, #104	; 0x68	
bne	107c8c <_fwalk_reent+0x28>		
ldr	r6, [r6]		
cmp	r6, #0		
bne	107c7c <_fwalk_reent+0x18>		
mov	r0, r9		
pop	{r3, r4, r5, r6, r7, r8, r9, pc}		
mov	r9, r6		
mov	r0, r9		
pop	{r3, r4, r5, r6, r7, r8, r9, pc}		
cmp	r2, #0		
beq	107d58 <_setlocale_r+0x74>		
movw	r1, #52512	; 0xcd20	
mov	r0, r2		
push	{r4, lr}		
movt	r1, #16		
mov	r4, r2		
blx	109528 <strcmp>		
cmp	r0, #0		
bne	107d18 <_setlocale_r+0x34>		
movw	r0, #52424	; 0xccc8	
movt	r0, #16		
pop	{r4, pc}		
movw	r1, #52424	; 0xccc8	
mov	r0, r4		
movt	r1, #16		
blx	109528 <strcmp>		
cmp	r0, #0		
beq	107d0c <_setlocale_r+0x28>		
movw	r1, #52460	; 0xccec	
mov	r0, r4		
movt	r1, #16		
blx	109528 <strcmp>		
movw	r3, #52424	; 0xccc8	
movt	r3, #16		
cmp	r0, #0		
moveq	r0, r3		
movne	r0, #0		
pop	{r4, pc}		
movw	r0, #52424	; 0xccc8	
movt	r0, #16		
bx	lr		
movw	r0, #54704	; 0xd5b0	
movt	r0, #16		
bx	lr		
movw	r3, #54704	; 0xd5b0	
movt	r3, #16		
ldr	r0, [r3, #32]		
bx	lr		
ldr	r0, [pc]	; 107d88 <__locale_msgcharset+0x8>	
bx	lr		
		; <UNDEFINED> instruction	 0x0010d5d4
mov	r0, #0		
bx	lr		
ldr	r0, [pc]	; 107d9c <_localeconv_r+0x8>	
bx	lr		
		; <UNDEFINED> instruction	 0x0010d5f4
movw	r3, #52592	; 0xcd70	
mov	r2, r1		
movt	r3, #16		
mov	r1, r0		
ldr	r0, [r3]		
b	107ce4 <_setlocale_r>		
ldr	r0, [pc]	; 107dc0 <localeconv+0x8>	
bx	lr		
		; <UNDEFINED> instruction	 0x0010d5f4
ldrh	r3, [r1, #12]		
uxth	r2, r3		
tst	r2, #2		
bne	107e9c <__smakebuf_r+0xd8>		
push	{r4, r5, r6, r7, lr}		
mov	r4, r1		
ldrh	r1, [r1, #14]		
sub	sp, sp, #68	; 0x44	
mov	r5, r0		
sxth	r1, r1		
cmp	r1, #0		
blt	107e3c <__smakebuf_r+0x78>		
add	r2, sp, #4		
bl	10b0d0 <_fstat_r>		
cmp	r0, #0		
blt	107e34 <__smakebuf_r+0x70>		
ldr	r3, [sp, #8]		
and	r3, r3, #61440	; 0xf000	
sub	r7, r3, #8192	; 0x2000	
cmp	r3, #32768	; 0x8000	
clz	r7, r7		
lsr	r7, r7, #5		
beq	107eb4 <__smakebuf_r+0xf0>		
ldrh	r3, [r4, #12]		
mov	r6, #1024	; 0x400	
orr	r3, r3, #2048	; 0x800	
strh	r3, [r4, #12]		
b	107e54 <__smakebuf_r+0x90>		
ldrh	r3, [r4, #12]		
uxth	r2, r3		
tst	r2, #128	; 0x80	
mov	r7, #0		
orr	r3, r3, #2048	; 0x800	
strh	r3, [r4, #12]		
moveq	r6, #1024	; 0x400	
movne	r6, #64	; 0x40	
mov	r0, r5		
mov	r1, r6		
bl	1033bc <_malloc_r>		
cmp	r0, #0		
beq	107f08 <__smakebuf_r+0x144>		
ldrh	r3, [r4, #12]		
cmp	r7, #0		
movw	r2, #30012	; 0x753c	
movt	r2, #16		
orr	r3, r3, #128	; 0x80	
str	r2, [r5, #60]	; 0x3c	
str	r0, [r4]		
str	r0, [r4, #16]		
str	r6, [r4, #20]		
strh	r3, [r4, #12]		
bne	107ee4 <__smakebuf_r+0x120>		
add	sp, sp, #68	; 0x44	
pop	{r4, r5, r6, r7, pc}		
add	r3, r1, #67	; 0x43	
mov	r2, #1		
str	r3, [r1]		
str	r3, [r1, #16]		
str	r2, [r1, #20]		
bx	lr		
ldr	r2, [r4, #40]	; 0x28	
movw	r3, #38096	; 0x94d0	
movt	r3, #16		
cmp	r2, r3		
bne	107e20 <__smakebuf_r+0x5c>		
ldrh	r3, [r4, #12]		
mov	r2, #1024	; 0x400	
mov	r6, r2		
str	r2, [r4, #76]	; 0x4c	
orr	r3, r3, r2		
strh	r3, [r4, #12]		
b	107e54 <__smakebuf_r+0x90>		
mov	r0, r5		
ldrsh	r1, [r4, #14]		
bl	10b5b4 <_isatty_r>		
cmp	r0, #0		
ldrhne	r3, [r4, #12]		
orrne	r3, r3, #1		
strhne	r3, [r4, #12]		
add	sp, sp, #68	; 0x44	
pop	{r4, r5, r6, r7, pc}		
ldrh	r3, [r4, #12]		
tst	r3, #512	; 0x200	
bne	107e94 <__smakebuf_r+0xd0>		
orr	r3, r3, #2		
add	r2, r4, #67	; 0x43	
strh	r3, [r4, #12]		
mov	r3, #1		
str	r2, [r4]		
str	r2, [r4, #16]		
str	r3, [r4, #20]		
b	107e94 <__smakebuf_r+0xd0>		
and.w	r1, r1, #255	; 0xff	
cmp	r2, #16		
blt.n	107fa0 <memchr+0x60>		
tst.w	r0, #7		
beq.n	107f60 <memchr+0x20>		
ldrb.w	r3, [r0], #1		
subs	r2, #1		
cmp	r3, r1		
beq.n	107fb4 <memchr+0x74>		
tst.w	r0, #7		
cbz	r2, 107fb0 <memchr+0x70>		
bne.n	107f4e <memchr+0xe>		
push	{r4, r5, r6, r7}		
orr.w	r1, r1, r1, lsl #8		
orr.w	r1, r1, r1, lsl #16		
bic.w	r4, r2, #7		
mvns.w	r7, #0		
movs	r3, #0		
ldrd	r5, r6, [r0], #8		
subs	r4, #8		
eor.w	r5, r5, r1		
eor.w	r6, r6, r1		
uadd8	r5, r5, r7		
sel	r5, r3, r7		
uadd8	r6, r6, r7		
sel	r6, r5, r7		
cbnz	r6, 107fb8 <memchr+0x78>		
bne.n	107f74 <memchr+0x34>		
pop	{r4, r5, r6, r7}		
and.w	r1, r1, #255	; 0xff	
and.w	r2, r2, #7		
cbz	r2, 107fb0 <memchr+0x70>		
ldrb.w	r3, [r0], #1		
subs	r2, #1		
eor.w	r3, r3, r1		
cbz	r3, 107fb4 <memchr+0x74>		
bne.n	107fa2 <memchr+0x62>		
movs	r0, #0		
bx	lr		
subs	r0, #1		
bx	lr		
cmp	r5, #0		
itte	eq		
moveq	r5, r6		
subeq	r0, #3		
subne	r0, #7		
tst.w	r5, #1		
bne.n	107fd8 <memchr+0x98>		
adds	r0, #1		
tst.w	r5, #256	; 0x100	
ittt	eq		
addeq	r0, #1		
tsteq.w	r5, #98304	; 0x18000	
addeq	r0, #1		
pop	{r4, r5, r6, r7}		
subs	r0, #1		
bx	lr		
nop			
mov	ip, r0		
cmp	r2, #64	; 0x40	
bge	108074 <memcpy+0x74>		
and	r3, r2, #56	; 0x38	
rsb	r3, r3, #52	; 0x34	
add	pc, pc, r3		
vld1.8	{d0}, [r1]!		
vst1.8	{d0}, [ip]!		
vld1.8	{d0}, [r1]!		
vst1.8	{d0}, [ip]!		
vld1.8	{d0}, [r1]!		
vst1.8	{d0}, [ip]!		
vld1.8	{d0}, [r1]!		
vst1.8	{d0}, [ip]!		
vld1.8	{d0}, [r1]!		
vst1.8	{d0}, [ip]!		
vld1.8	{d0}, [r1]!		
vst1.8	{d0}, [ip]!		
vld1.8	{d0}, [r1]!		
vst1.8	{d0}, [ip]!		
tst	r2, #4		
ldrne	r3, [r1], #4		
strne	r3, [ip], #4		
lsls	r2, r2, #31		
ldrhcs	r3, [r1], #2		
ldrbne	r1, [r1]		
strhcs	r3, [ip], #2		
strbne	r1, [ip]		
bx	lr		
push	{sl}		; (str sl, [sp, #-4]!)
and	sl, r1, #7		
and	r3, ip, #7		
cmp	r3, sl		
bne	108450 <memcpy+0x450>		
vmov.f32	s0, s0		
lsls	sl, ip, #29		
beq	1080b8 <memcpy+0xb8>		
rsbs	sl, sl, #0		
sub	r2, r2, sl, lsr #29		
ldrmi	r3, [r1], #4		
strmi	r3, [ip], #4		
lsls	sl, sl, #2		
ldrhcs	r3, [r1], #2		
ldrbne	sl, [r1], #1		
strhcs	r3, [ip], #2		
strbne	sl, [ip], #1		
subs	sl, r2, #64	; 0x40	
blt	108120 <memcpy+0x120>		
cmp	sl, #512	; 0x200	
bge	108194 <memcpy+0x194>		
vldr	d0, [r1]		
subs	sl, sl, #64	; 0x40	
vldr	d1, [r1, #8]		
vstr	d0, [ip]		
vldr	d0, [r1, #16]		
vstr	d1, [ip, #8]		
vldr	d1, [r1, #24]		
vstr	d0, [ip, #16]		
vldr	d0, [r1, #32]		
vstr	d1, [ip, #24]		
vldr	d1, [r1, #40]	; 0x28	
vstr	d0, [ip, #32]		
vldr	d0, [r1, #48]	; 0x30	
vstr	d1, [ip, #40]	; 0x28	
vldr	d1, [r1, #56]	; 0x38	
vstr	d0, [ip, #48]	; 0x30	
add	r1, r1, #64	; 0x40	
vstr	d1, [ip, #56]	; 0x38	
add	ip, ip, #64	; 0x40	
bge	1080c8 <memcpy+0xc8>		
tst	sl, #63	; 0x3f	
beq	10818c <memcpy+0x18c>		
and	r3, sl, #56	; 0x38	
add	ip, ip, r3		
add	r1, r1, r3		
rsb	r3, r3, #52	; 0x34	
add	pc, pc, r3		
vldr	d0, [r1, #-56]	; 0xffffffc8	
vstr	d0, [ip, #-56]	; 0xffffffc8	
vldr	d0, [r1, #-48]	; 0xffffffd0	
vstr	d0, [ip, #-48]	; 0xffffffd0	
vldr	d0, [r1, #-40]	; 0xffffffd8	
vstr	d0, [ip, #-40]	; 0xffffffd8	
vldr	d0, [r1, #-32]	; 0xffffffe0	
vstr	d0, [ip, #-32]	; 0xffffffe0	
vldr	d0, [r1, #-24]	; 0xffffffe8	
vstr	d0, [ip, #-24]	; 0xffffffe8	
vldr	d0, [r1, #-16]		
vstr	d0, [ip, #-16]		
vldr	d0, [r1, #-8]		
vstr	d0, [ip, #-8]		
tst	sl, #4		
ldrne	r3, [r1], #4		
strne	r3, [ip], #4		
lsls	sl, sl, #31		
ldrhcs	r3, [r1], #2		
ldrbne	sl, [r1]		
strhcs	r3, [ip], #2		
strbne	sl, [ip]		
pop	{sl}		; (ldr sl, [sp], #4)
bx	lr		
vldr	d3, [r1]		
vldr	d4, [r1, #64]	; 0x40	
vldr	d5, [r1, #128]	; 0x80	
vldr	d6, [r1, #192]	; 0xc0	
vldr	d7, [r1, #256]	; 0x100	
vldr	d0, [r1, #8]		
vldr	d1, [r1, #16]		
vldr	d2, [r1, #24]		
add	r1, r1, #32		
subs	sl, sl, #640	; 0x280	
blt	108318 <memcpy+0x318>		
vstr	d3, [ip]		
vldr	d3, [r1]		
vstr	d0, [ip, #8]		
vldr	d0, [r1, #8]		
vstr	d1, [ip, #16]		
vldr	d1, [r1, #16]		
vstr	d2, [ip, #24]		
vldr	d2, [r1, #24]		
vstr	d3, [ip, #32]		
vldr	d3, [r1, #288]	; 0x120	
vstr	d0, [ip, #40]	; 0x28	
vldr	d0, [r1, #40]	; 0x28	
vstr	d1, [ip, #48]	; 0x30	
vldr	d1, [r1, #48]	; 0x30	
vstr	d2, [ip, #56]	; 0x38	
vldr	d2, [r1, #56]	; 0x38	
vstr	d4, [ip, #64]	; 0x40	
vldr	d4, [r1, #64]	; 0x40	
vstr	d0, [ip, #72]	; 0x48	
vldr	d0, [r1, #72]	; 0x48	
vstr	d1, [ip, #80]	; 0x50	
vldr	d1, [r1, #80]	; 0x50	
vstr	d2, [ip, #88]	; 0x58	
vldr	d2, [r1, #88]	; 0x58	
vstr	d4, [ip, #96]	; 0x60	
vldr	d4, [r1, #352]	; 0x160	
vstr	d0, [ip, #104]	; 0x68	
vldr	d0, [r1, #104]	; 0x68	
vstr	d1, [ip, #112]	; 0x70	
vldr	d1, [r1, #112]	; 0x70	
vstr	d2, [ip, #120]	; 0x78	
vldr	d2, [r1, #120]	; 0x78	
vstr	d5, [ip, #128]	; 0x80	
vldr	d5, [r1, #128]	; 0x80	
vstr	d0, [ip, #136]	; 0x88	
vldr	d0, [r1, #136]	; 0x88	
vstr	d1, [ip, #144]	; 0x90	
vldr	d1, [r1, #144]	; 0x90	
vstr	d2, [ip, #152]	; 0x98	
vldr	d2, [r1, #152]	; 0x98	
vstr	d5, [ip, #160]	; 0xa0	
vldr	d5, [r1, #416]	; 0x1a0	
vstr	d0, [ip, #168]	; 0xa8	
vldr	d0, [r1, #168]	; 0xa8	
vstr	d1, [ip, #176]	; 0xb0	
vldr	d1, [r1, #176]	; 0xb0	
vstr	d2, [ip, #184]	; 0xb8	
vldr	d2, [r1, #184]	; 0xb8	
add	ip, ip, #192	; 0xc0	
add	r1, r1, #192	; 0xc0	
vstr	d6, [ip]		
vldr	d6, [r1]		
vstr	d0, [ip, #8]		
vldr	d0, [r1, #8]		
vstr	d1, [ip, #16]		
vldr	d1, [r1, #16]		
vstr	d2, [ip, #24]		
vldr	d2, [r1, #24]		
vstr	d6, [ip, #32]		
vldr	d6, [r1, #288]	; 0x120	
vstr	d0, [ip, #40]	; 0x28	
vldr	d0, [r1, #40]	; 0x28	
vstr	d1, [ip, #48]	; 0x30	
vldr	d1, [r1, #48]	; 0x30	
vstr	d2, [ip, #56]	; 0x38	
vldr	d2, [r1, #56]	; 0x38	
vstr	d7, [ip, #64]	; 0x40	
vldr	d7, [r1, #64]	; 0x40	
vstr	d0, [ip, #72]	; 0x48	
vldr	d0, [r1, #72]	; 0x48	
vstr	d1, [ip, #80]	; 0x50	
vldr	d1, [r1, #80]	; 0x50	
vstr	d2, [ip, #88]	; 0x58	
vldr	d2, [r1, #88]	; 0x58	
vstr	d7, [ip, #96]	; 0x60	
vldr	d7, [r1, #352]	; 0x160	
vstr	d0, [ip, #104]	; 0x68	
vldr	d0, [r1, #104]	; 0x68	
vstr	d1, [ip, #112]	; 0x70	
vldr	d1, [r1, #112]	; 0x70	
vstr	d2, [ip, #120]	; 0x78	
vldr	d2, [r1, #120]	; 0x78	
add	ip, ip, #128	; 0x80	
add	r1, r1, #128	; 0x80	
subs	sl, sl, #320	; 0x140	
bge	1081c0 <memcpy+0x1c0>		
vstr	d3, [ip]		
vldr	d3, [r1]		
vstr	d0, [ip, #8]		
vldr	d0, [r1, #8]		
vstr	d1, [ip, #16]		
vldr	d1, [r1, #16]		
vstr	d2, [ip, #24]		
vldr	d2, [r1, #24]		
vstr	d3, [ip, #32]		
vstr	d0, [ip, #40]	; 0x28	
vldr	d0, [r1, #40]	; 0x28	
vstr	d1, [ip, #48]	; 0x30	
vldr	d1, [r1, #48]	; 0x30	
vstr	d2, [ip, #56]	; 0x38	
vldr	d2, [r1, #56]	; 0x38	
vstr	d4, [ip, #64]	; 0x40	
vldr	d4, [r1, #64]	; 0x40	
vstr	d0, [ip, #72]	; 0x48	
vldr	d0, [r1, #72]	; 0x48	
vstr	d1, [ip, #80]	; 0x50	
vldr	d1, [r1, #80]	; 0x50	
vstr	d2, [ip, #88]	; 0x58	
vldr	d2, [r1, #88]	; 0x58	
vstr	d4, [ip, #96]	; 0x60	
vstr	d0, [ip, #104]	; 0x68	
vldr	d0, [r1, #104]	; 0x68	
vstr	d1, [ip, #112]	; 0x70	
vldr	d1, [r1, #112]	; 0x70	
vstr	d2, [ip, #120]	; 0x78	
vldr	d2, [r1, #120]	; 0x78	
vstr	d5, [ip, #128]	; 0x80	
vldr	d5, [r1, #128]	; 0x80	
vstr	d0, [ip, #136]	; 0x88	
vldr	d0, [r1, #136]	; 0x88	
vstr	d1, [ip, #144]	; 0x90	
vldr	d1, [r1, #144]	; 0x90	
vstr	d2, [ip, #152]	; 0x98	
vldr	d2, [r1, #152]	; 0x98	
vstr	d5, [ip, #160]	; 0xa0	
vstr	d0, [ip, #168]	; 0xa8	
vldr	d0, [r1, #168]	; 0xa8	
vstr	d1, [ip, #176]	; 0xb0	
vldr	d1, [r1, #176]	; 0xb0	
vstr	d2, [ip, #184]	; 0xb8	
vldr	d2, [r1, #184]	; 0xb8	
add	r1, r1, #192	; 0xc0	
add	ip, ip, #192	; 0xc0	
vstr	d6, [ip]		
vldr	d6, [r1]		
vstr	d0, [ip, #8]		
vldr	d0, [r1, #8]		
vstr	d1, [ip, #16]		
vldr	d1, [r1, #16]		
vstr	d2, [ip, #24]		
vldr	d2, [r1, #24]		
vstr	d6, [ip, #32]		
vstr	d0, [ip, #40]	; 0x28	
vldr	d0, [r1, #40]	; 0x28	
vstr	d1, [ip, #48]	; 0x30	
vldr	d1, [r1, #48]	; 0x30	
vstr	d2, [ip, #56]	; 0x38	
vldr	d2, [r1, #56]	; 0x38	
vstr	d7, [ip, #64]	; 0x40	
vldr	d7, [r1, #64]	; 0x40	
vstr	d0, [ip, #72]	; 0x48	
vldr	d0, [r1, #72]	; 0x48	
vstr	d1, [ip, #80]	; 0x50	
vldr	d1, [r1, #80]	; 0x50	
vstr	d2, [ip, #88]	; 0x58	
vldr	d2, [r1, #88]	; 0x58	
vstr	d7, [ip, #96]	; 0x60	
add	r1, r1, #96	; 0x60	
vstr	d0, [ip, #104]	; 0x68	
vstr	d1, [ip, #112]	; 0x70	
vstr	d2, [ip, #120]	; 0x78	
add	ip, ip, #128	; 0x80	
add	sl, sl, #320	; 0x140	
b	1080c8 <memcpy+0xc8>		
pld	[r1]		
pld	[r1, #64]	; 0x40	
lsls	sl, ip, #29		
pld	[r1, #128]	; 0x80	
beq	108488 <memcpy+0x488>		
rsbs	sl, sl, #0		
sub	r2, r2, sl, lsr #29		
ldrmi	r3, [r1], #4		
strmi	r3, [ip], #4		
lsls	sl, sl, #2		
ldrbne	r3, [r1], #1		
ldrhcs	sl, [r1], #2		
strbne	r3, [ip], #1		
strhcs	sl, [ip], #2		
pld	[r1, #192]	; 0xc0	
subs	r2, r2, #64	; 0x40	
popmi	{sl}		; (ldrmi sl, [sp], #4)
bmi	10800c <memcpy+0xc>		
pld	[r1, #256]	; 0x100	
vld1.8	{d0-d3}, [r1]!		
vld1.8	{d4-d7}, [r1]!		
subs	r2, r2, #64	; 0x40	
bmi	1084c8 <memcpy+0x4c8>		
pld	[r1, #256]	; 0x100	
vst1.8	{d0-d3}, [ip 	64]!	
vld1.8	{d0-d3}, [r1]!		
vst1.8	{d4-d7}, [ip 	64]!	
vld1.8	{d4-d7}, [r1]!		
subs	r2, r2, #64	; 0x40	
bpl	1084ac <memcpy+0x4ac>		
vst1.8	{d0-d3}, [ip 	64]!	
vst1.8	{d4-d7}, [ip 	64]!	
ands	r2, r2, #63	; 0x3f	
pop	{sl}		; (ldr sl, [sp], #4)
bne	10800c <memcpy+0xc>		
bx	lr		
nop	{0}		
nop	{0}		
nop	{0}		
nop	{0}		
nop	{0}		
nop	{0}		
nop	{0}		
nop	{0}		
tst	r0, #3		
push	{r4, lr}		
beq	1085ec <memset+0xec>		
cmp	r2, #0		
sub	r2, r2, #1		
popeq	{r4, pc}		
uxtb	lr, r1		
mov	r3, r0		
b	108530 <memset+0x30>		
cmp	r2, #0		
mov	r2, ip		
popeq	{r4, pc}		
strb	lr, [r3], #1		
tst	r3, #3		
sub	ip, r2, #1		
bne	108524 <memset+0x24>		
cmp	r2, #3		
bls	1085cc <memset+0xcc>		
uxtb	lr, r1		
cmp	r2, #15		
orr	lr, lr, lr, lsl #8		
orr	lr, lr, lr, lsl #16		
bls	1085a0 <memset+0xa0>		
add	ip, r3, #16		
mov	r4, r2		
sub	r4, r4, #16		
str	lr, [ip, #-16]		
cmp	r4, #15		
str	lr, [ip, #-12]		
str	lr, [ip, #-8]		
add	ip, ip, #16		
str	lr, [ip, #-20]	; 0xffffffec	
bhi	108564 <memset+0x64>		
sub	ip, r2, #16		
and	r2, r2, #15		
bic	ip, ip, #15		
cmp	r2, #3		
add	ip, ip, #16		
add	r3, r3, ip		
bls	1085cc <memset+0xcc>		
mov	r4, r3		
mov	ip, r2		
sub	ip, ip, #4		
str	lr, [r4], #4		
cmp	ip, #3		
bhi	1085a8 <memset+0xa8>		
sub	ip, r2, #4		
and	r2, r2, #3		
bic	ip, ip, #3		
add	ip, ip, #4		
add	r3, r3, ip		
cmp	r2, #0		
popeq	{r4, pc}		
uxtb	r1, r1		
add	r2, r3, r2		
strb	r1, [r3], #1		
cmp	r3, r2		
bne	1085dc <memset+0xdc>		
pop	{r4, pc}		
mov	r3, r0		
b	108540 <memset+0x40>		
ldr	r2, [r0, #76]	; 0x4c	
push	{r3, r4, r5, lr}		
cmp	r2, #0		
mov	r5, r0		
mov	r4, r1		
beq	108634 <_Balloc+0x40>		
ldr	r3, [r2, r4, lsl #2]		
cmp	r3, #0		
beq	108658 <_Balloc+0x64>		
ldr	r1, [r3]		
str	r1, [r2, r4, lsl #2]		
mov	r2, #0		
mov	r0, r3		
str	r2, [r3, #16]		
str	r2, [r3, #12]		
pop	{r3, r4, r5, pc}		
mov	r2, #33	; 0x21	
mov	r1, #4		
bl	10ad74 <_calloc_r>		
cmp	r0, #0		
str	r0, [r5, #76]	; 0x4c	
movne	r2, r0		
bne	10860c <_Balloc+0x18>		
mov	r0, #0		
pop	{r3, r4, r5, pc}		
mov	r1, #1		
mov	r0, r5		
lsl	r5, r1, r4		
add	r2, r5, #5		
lsl	r2, r2, #2		
bl	10ad74 <_calloc_r>		
subs	r3, r0, #0		
beq	108650 <_Balloc+0x5c>		
stmib	r3, {r4, r5}		
b	108620 <_Balloc+0x2c>		
cmp	r1, #0		
ldrne	r3, [r0, #76]	; 0x4c	
ldrne	r2, [r1, #4]		
ldrne	r0, [r3, r2, lsl #2]		
strne	r0, [r1]		
strne	r1, [r3, r2, lsl #2]		
bx	lr		
push	{r4, r5, r6, r7, lr}		
add	r7, r1, #20		
ldr	r4, [r1, #16]		
sub	sp, sp, #12		
mov	r6, r0		
mov	r5, r1		
mov	r0, #0		
ldr	lr, [r7]		
add	r0, r0, #1		
cmp	r4, r0		
uxth	ip, lr		
lsr	lr, lr, #16		
mla	r3, r2, ip, r3		
mul	ip, r2, lr		
add	ip, ip, r3, lsr #16		
uxth	r3, r3		
add	r1, r3, ip, lsl #16		
lsr	r3, ip, #16		
str	r1, [r7], #4		
bgt	1086b8 <__multadd+0x1c>		
cmp	r3, #0		
beq	108710 <__multadd+0x74>		
ldr	r2, [r5, #8]		
cmp	r4, r2		
bge	10871c <__multadd+0x80>		
add	r2, r5, r4, lsl #2		
add	r4, r4, #1		
str	r3, [r2, #20]		
str	r4, [r5, #16]		
mov	r0, r5		
add	sp, sp, #12		
pop	{r4, r5, r6, r7, pc}		
ldr	r1, [r5, #4]		
mov	r0, r6		
str	r3, [sp, #4]		
add	r1, r1, #1		
bl	1085f4 <_Balloc>		
ldr	r2, [r5, #16]		
add	r1, r5, #12		
add	r2, r2, #2		
lsl	r2, r2, #2		
mov	r7, r0		
add	r0, r0, #12		
bl	108000 <memcpy>		
ldr	r2, [r6, #76]	; 0x4c	
ldr	r1, [r5, #4]		
ldr	r3, [sp, #4]		
ldr	r0, [r2, r1, lsl #2]		
str	r0, [r5]		
str	r5, [r2, r1, lsl #2]		
mov	r5, r7		
b	108700 <__multadd+0x64>		
push	{r3, r4, r5, r6, r7, r8, r9, lr}		
movw	ip, #36409	; 0x8e39	
mov	r6, r3		
add	r3, r3, #8		
movt	ip, #14563	; 0x38e3	
mov	r5, r0		
mov	r4, r1		
mov	r7, r2		
smull	r0, r1, r3, ip		
asr	r3, r3, #31		
ldr	r8, [sp, #32]		
rsb	r3, r3, r1, asr #1		
cmp	r3, #1		
ble	108848 <__s2b+0xdc>		
mov	ip, #1		
mov	r1, #0		
lsl	ip, ip, #1		
add	r1, r1, #1		
cmp	r3, ip		
bgt	1087ac <__s2b+0x40>		
mov	r0, r5		
bl	1085f4 <_Balloc>		
cmp	r7, #9		
mov	r3, #1		
addle	r4, r4, #10		
movle	r7, #9		
str	r8, [r0, #20]		
str	r3, [r0, #16]		
ble	108814 <__s2b+0xa8>		
add	r9, r4, #9		
add	r4, r4, r7		
mov	r8, r9		
ldrb	r3, [r8], #1		
mov	r1, r0		
mov	r2, #10		
mov	r0, r5		
sub	r3, r3, #48	; 0x30	
bl	10869c <__multadd>		
cmp	r8, r4		
bne	1087ec <__s2b+0x80>		
add	r4, r9, r7		
sub	r4, r4, #8		
cmp	r6, r7		
pople	{r3, r4, r5, r6, r7, r8, r9, pc}		
rsb	r6, r7, r6		
add	r6, r4, r6		
ldrb	r3, [r4], #1		
mov	r1, r0		
mov	r2, #10		
mov	r0, r5		
sub	r3, r3, #48	; 0x30	
bl	10869c <__multadd>		
cmp	r4, r6		
bne	108824 <__s2b+0xb8>		
pop	{r3, r4, r5, r6, r7, r8, r9, pc}		
mov	r1, #0		
b	1087bc <__s2b+0x50>		
lsr	r3, r0, #16		
lsl	r3, r3, #16		
cmp	r3, #0		
lsleq	r0, r0, #16		
moveq	r3, #16		
movne	r3, #0		
tst	r0, #-16777216	; 0xff000000	
lsleq	r0, r0, #8		
addeq	r3, r3, #8		
tst	r0, #-268435456	; 0xf0000000	
lsleq	r0, r0, #4		
addeq	r3, r3, #4		
tst	r0, #-1073741824	; 0xc0000000	
lsleq	r0, r0, #2		
addeq	r3, r3, #2		
cmp	r0, #0		
blt	1088ac <__hi0bits+0x5c>		
tst	r0, #1073741824	; 0x40000000	
bne	1088a4 <__hi0bits+0x54>		
mov	r0, #32		
bx	lr		
add	r0, r3, #1		
bx	lr		
mov	r0, r3		
bx	lr		
ldr	r3, [r0]		
ands	r2, r3, #7		
beq	1088ec <__lo0bits+0x38>		
tst	r3, #1		
movne	r2, #0		
bne	1088e4 <__lo0bits+0x30>		
tst	r3, #2		
lsrne	r3, r3, #1		
lsreq	r3, r3, #2		
movne	r2, #1		
moveq	r2, #2		
str	r3, [r0]		
mov	r0, r2		
bx	lr		
uxth	r1, r3		
cmp	r1, #0		
lsreq	r3, r3, #16		
moveq	r2, #16		
tst	r3, #255	; 0xff	
lsreq	r3, r3, #8		
addeq	r2, r2, #8		
tst	r3, #15		
lsreq	r3, r3, #4		
addeq	r2, r2, #4		
tst	r3, #3		
lsreq	r3, r3, #2		
addeq	r2, r2, #2		
tst	r3, #1		
bne	108938 <__lo0bits+0x84>		
lsrs	r3, r3, #1		
moveq	r2, #32		
beq	1088e4 <__lo0bits+0x30>		
add	r2, r2, #1		
str	r3, [r0]		
mov	r0, r2		
bx	lr		
push	{r4, lr}		
mov	r4, r1		
mov	r1, #1		
bl	1085f4 <_Balloc>		
mov	r2, #1		
str	r4, [r0, #20]		
str	r2, [r0, #16]		
pop	{r4, pc}		
push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}		
mov	r4, r1		
ldr	r5, [r1, #16]		
mov	r6, r2		
ldr	r9, [r2, #16]		
sub	sp, sp, #20		
cmp	r5, r9		
movge	r3, r9		
movlt	r3, r1		
movlt	r4, r2		
movge	r9, r5		
movlt	r6, r3		
movge	r5, r3		
ldr	r3, [r4, #8]		
add	r8, r9, r5		
ldr	r1, [r4, #4]		
cmp	r8, r3		
addgt	r1, r1, #1		
bl	1085f4 <_Balloc>		
add	sl, r0, #20		
mov	r3, r0		
add	fp, sl, r8, lsl #2		
str	r0, [sp, #4]		
cmp	sl, fp		
movcc	r3, sl		
movcc	r0, #0		
bcs	1089dc <__multiply+0x78>		
str	r0, [r3], #4		
cmp	fp, r3		
bhi	1089d0 <__multiply+0x6c>		
add	r2, r6, #20		
add	r3, r4, #20		
add	r1, r2, r5, lsl #2		
add	r9, r3, r9, lsl #2		
cmp	r2, r1		
strcc	fp, [sp, #8]		
strcc	r8, [sp, #12]		
movcc	fp, r1		
movcc	r8, r3		
bcs	108afc <__multiply+0x198>		
ldr	r5, [r2], #4		
uxth	r7, r5		
cmp	r7, #0		
beq	108a78 <__multiply+0x114>		
mov	r1, #0		
mov	r6, r8		
mov	r5, sl		
mov	r4, r1		
b	108a2c <__multiply+0xc8>		
mov	r5, ip		
ldr	lr, [r6], #4		
mov	ip, r5		
ldr	r1, [r5]		
cmp	r9, r6		
uxth	r0, lr		
lsr	lr, lr, #16		
uxth	r3, r1		
lsr	r1, r1, #16		
mla	r0, r7, r0, r3		
mla	lr, r7, lr, r1		
add	r3, r0, r4		
add	r1, lr, r3, lsr #16		
uxth	r0, r3		
orr	r0, r0, r1, lsl #16		
lsr	r4, r1, #16		
str	r0, [ip], #4		
bhi	108a28 <__multiply+0xc4>		
str	r4, [r5, #4]		
ldr	r5, [r2, #-4]		
lsrs	r5, r5, #16		
beq	108ae8 <__multiply+0x184>		
ldr	r3, [sl]		
mov	r6, #0		
mov	r4, sl		
mov	ip, r8		
mov	r7, r6		
mov	r1, r3		
b	108aa0 <__multiply+0x13c>		
mov	r4, lr		
ldrh	r6, [ip]		
lsr	r1, r1, #16		
uxth	r0, r3		
mov	lr, r4		
mla	r1, r5, r6, r1		
add	r6, r1, r7		
orr	r3, r0, r6, lsl #16		
str	r3, [lr], #4		
ldr	r0, [ip], #4		
ldr	r1, [r4, #4]		
cmp	r9, ip		
lsr	r0, r0, #16		
uxth	r3, r1		
mla	r0, r5, r0, r3		
add	r3, r0, r6, lsr #16		
lsr	r7, r3, #16		
bhi	108a9c <__multiply+0x138>		
str	r3, [r4, #4]		
cmp	fp, r2		
add	sl, sl, #4		
bhi	108a04 <__multiply+0xa0>		
ldr	fp, [sp, #8]		
ldr	r8, [sp, #12]		
cmp	r8, #0		
ble	108b2c <__multiply+0x1c8>		
ldr	r3, [fp, #-4]		
sub	fp, fp, #4		
cmp	r3, #0		
beq	108b24 <__multiply+0x1c0>		
b	108b2c <__multiply+0x1c8>		
ldr	r3, [fp, #-4]!		
cmp	r3, #0		
bne	108b2c <__multiply+0x1c8>		
subs	r8, r8, #1		
bne	108b18 <__multiply+0x1b4>		
ldr	r3, [sp, #4]		
mov	r0, r3		
str	r8, [r3, #16]		
add	sp, sp, #20		
pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}		
ands	r3, r2, #3		
push	{r4, r5, r6, r7, r8, lr}		
mov	r4, r2		
mov	r7, r0		
mov	r6, r1		
bne	108bec <__pow5mult+0xac>		
asrs	r4, r4, #2		
beq	108bc8 <__pow5mult+0x88>		
ldr	r5, [r7, #72]	; 0x48	
cmp	r5, #0		
beq	108c0c <__pow5mult+0xcc>		
mov	r8, #0		
b	108b8c <__pow5mult+0x4c>		
asrs	r4, r4, #1		
beq	108bc8 <__pow5mult+0x88>		
ldr	r0, [r5]		
cmp	r0, #0		
beq	108bd0 <__pow5mult+0x90>		
mov	r5, r0		
tst	r4, #1		
beq	108b74 <__pow5mult+0x34>		
mov	r2, r5		
mov	r1, r6		
mov	r0, r7		
bl	108964 <__multiply>		
cmp	r6, #0		
ldrne	ip, [r6, #4]		
ldrne	r3, [r7, #76]	; 0x4c	
ldrne	r2, [r3, ip, lsl #2]		
strne	r2, [r6]		
strne	r6, [r3, ip, lsl #2]		
asrs	r4, r4, #1		
mov	r6, r0		
bne	108b7c <__pow5mult+0x3c>		
mov	r0, r6		
pop	{r4, r5, r6, r7, r8, pc}		
mov	r0, r7		
mov	r1, r5		
mov	r2, r5		
bl	108964 <__multiply>		
str	r0, [r5]		
str	r8, [r0]		
b	108b88 <__pow5mult+0x48>		
sub	r2, r3, #1		
movw	ip, #52096	; 0xcb80	
movt	ip, #16		
mov	r3, #0		
ldr	r2, [ip, r2, lsl #2]		
bl	10869c <__multadd>		
mov	r6, r0		
b	108b58 <__pow5mult+0x18>		
mov	r0, r7		
mov	r1, #1		
bl	1085f4 <_Balloc>		
movw	r3, #625	; 0x271	
mov	r2, #1		
str	r3, [r0, #20]		
mov	r5, r0		
mov	r3, #0		
str	r2, [r0, #16]		
str	r0, [r7, #72]	; 0x48	
str	r3, [r0]		
b	108b6c <__pow5mult+0x2c>		
push	{r4, r5, r6, r7, r8, r9, sl, lr}		
asr	r8, r2, #5		
ldr	r6, [r1, #16]		
mov	r5, r1		
ldr	r3, [r1, #8]		
mov	r9, r2		
add	r6, r8, r6		
mov	r7, r0		
add	r4, r6, #1		
ldr	r1, [r1, #4]		
cmp	r4, r3		
ble	108c7c <__lshift+0x40>		
lsl	r3, r3, #1		
add	r1, r1, #1		
cmp	r4, r3		
bgt	108c6c <__lshift+0x30>		
mov	r0, r7		
bl	1085f4 <_Balloc>		
cmp	r8, #0		
mov	r1, r0		
add	lr, r0, #20		
ble	108cb4 <__lshift+0x78>		
mov	r3, #0		
mov	r2, lr		
mov	r0, r3		
add	r3, r3, #1		
str	r0, [r2], #4		
cmp	r3, r8		
bne	108ca0 <__lshift+0x64>		
add	lr, lr, r3, lsl #2		
ldr	r0, [r5, #16]		
ands	r9, r9, #31		
add	r3, r5, #20		
add	r0, r3, r0, lsl #2		
beq	108d20 <__lshift+0xe4>		
rsb	r2, r9, #32		
mov	ip, #0		
ldr	sl, [r3]		
mov	r8, lr		
orr	ip, ip, sl, lsl r9		
str	ip, [lr], #4		
ldr	ip, [r3], #4		
cmp	r0, r3		
lsr	ip, ip, r2		
bhi	108cd0 <__lshift+0x94>		
cmp	ip, #0		
str	ip, [r8, #4]		
addne	r4, r6, #2		
ldr	r3, [r7, #76]	; 0x4c	
sub	r4, r4, #1		
ldr	r2, [r5, #4]		
mov	r0, r1		
str	r4, [r1, #16]		
ldr	r1, [r3, r2, lsl #2]		
str	r1, [r5]		
str	r5, [r3, r2, lsl #2]		
pop	{r4, r5, r6, r7, r8, r9, sl, pc}		
sub	lr, lr, #4		
ldr	r2, [r3], #4		
cmp	r0, r3		
str	r2, [lr, #4]!		
bhi	108d24 <__lshift+0xe8>		
b	108cfc <__lshift+0xc0>		
ldr	r3, [r0, #16]		
ldr	r2, [r1, #16]		
subs	r3, r3, r2		
bne	108d84 <__mcmp+0x4c>		
lsl	r2, r2, #2		
add	r0, r0, #20		
add	r1, r1, #20		
add	r3, r0, r2		
add	r1, r1, r2		
b	108d68 <__mcmp+0x30>		
cmp	r0, r3		
bcs	108d8c <__mcmp+0x54>		
ldr	ip, [r3, #-4]!		
ldr	r2, [r1, #-4]!		
cmp	ip, r2		
beq	108d60 <__mcmp+0x28>		
bcc	108d94 <__mcmp+0x5c>		
mov	r0, #1		
bx	lr		
mov	r0, r3		
bx	lr		
mov	r0, #0		
bx	lr		
mvn	r0, #0		
bx	lr		
push	{r4, r5, r6, r7, r8, lr}		
mov	r5, r1		
mov	r4, r0		
mov	r1, r2		
mov	r0, r5		
mov	r8, r2		
bl	108d38 <__mcmp>		
subs	r6, r0, #0		
beq	108ebc <__mdiff+0x120>		
movlt	r3, r5		
movlt	r5, r8		
ldr	r1, [r5, #4]		
mov	r0, r4		
movlt	r8, r3		
movlt	r7, #1		
movge	r7, #0		
bl	1085f4 <_Balloc>		
ldr	r4, [r5, #16]		
add	r5, r5, #20		
ldr	r2, [r8, #16]		
add	r8, r8, #20		
mov	lr, r5		
mov	r3, #0		
add	r5, r5, r4, lsl #2		
add	r2, r8, r2, lsl #2		
mov	r6, r0		
add	ip, r0, #20		
mov	r0, r8		
str	r7, [r6, #12]		
ldr	r8, [lr], #4		
ldr	r1, [r0], #4		
uxtah	r7, r3, r8		
cmp	r2, r0		
uxth	r3, r1		
lsr	r1, r1, #16		
rsb	r7, r3, r7		
rsb	r3, r1, r8, lsr #16		
mov	r1, lr		
add	r3, r3, r7, asr #16		
uxth	r7, r7		
orr	r7, r7, r3, lsl #16		
asr	r3, r3, #16		
str	r7, [ip], #4		
bhi	108e10 <__mdiff+0x74>		
cmp	r5, lr		
mov	r0, ip		
bls	108e94 <__mdiff+0xf8>		
ldr	r2, [r1], #4		
cmp	r5, r1		
uxtah	r3, r3, r2		
lsr	r2, r2, #16		
add	r2, r2, r3, asr #16		
uxth	r3, r3		
orr	r7, r3, r2, lsl #16		
asr	r3, r2, #16		
str	r7, [ip], #4		
bhi	108e58 <__mdiff+0xbc>		
mvn	ip, lr		
add	ip, ip, r5		
bic	ip, ip, #3		
add	ip, ip, #4		
add	ip, r0, ip		
cmp	r7, #0		
sub	ip, ip, #4		
bne	108eb0 <__mdiff+0x114>		
ldr	r3, [ip, #-4]!		
sub	r4, r4, #1		
cmp	r3, #0		
beq	108ea0 <__mdiff+0x104>		
mov	r0, r6		
str	r4, [r6, #16]		
pop	{r4, r5, r6, r7, r8, pc}		
mov	r0, r4		
mov	r1, r6		
bl	1085f4 <_Balloc>		
mov	r2, #1		
mov	r3, r0		
str	r6, [r0, #20]		
str	r2, [r3, #16]		
pop	{r4, r5, r6, r7, r8, pc}		
mov	r3, #0		
movt	r3, #32752	; 0x7ff0	
and	r3, r3, r1		
sub	r3, r3, #54525952	; 0x3400000	
cmp	r3, #0		
ble	108f00 <__ulp+0x24>		
mov	r0, #0		
mov	r1, r3		
bx	lr		
rsb	r3, r3, #0		
asr	r3, r3, #20		
cmp	r3, #19		
ble	108f30 <__ulp+0x54>		
cmp	r3, #50	; 0x32	
mov	r1, #0		
rsble	r3, r3, #51	; 0x33	
movle	r2, #1		
movgt	r3, #1		
lslle	r3, r2, r3		
mov	r0, r3		
bx	lr		
mov	r2, #524288	; 0x80000	
mov	r0, #0		
asr	r1, r2, r3		
bx	lr		
push	{r3, r4, r5, r6, r7, lr}		
add	r6, r0, #20		
ldr	r4, [r0, #16]		
add	r4, r6, r4, lsl #2		
sub	r5, r4, #4		
ldr	r7, [r4, #-4]		
mov	r0, r7		
bl	108850 <__hi0bits>		
cmp	r0, #10		
rsb	r3, r0, #32		
str	r3, [r1]		
bgt	108fa4 <__b2d+0x64>		
rsb	ip, r0, #11		
cmp	r6, r5		
lsr	r1, r7, ip		
add	r0, r0, #21		
orr	r3, r1, #1069547520	; 0x3fc00000	
ldrcc	r1, [r4, #-8]		
movcs	r1, #0		
orr	r3, r3, #3145728	; 0x300000	
lsrcc	r1, r1, ip		
orr	r2, r1, r7, lsl r0		
mov	r0, r2		
mov	r1, r3		
pop	{r3, r4, r5, r6, r7, pc}		
cmp	r6, r5		
bcs	108fe8 <__b2d+0xa8>		
subs	ip, r0, #11		
sub	r5, r4, #8		
ldr	r1, [r4, #-8]		
beq	108ff4 <__b2d+0xb4>		
rsb	r0, r0, #43	; 0x2b	
cmp	r6, r5		
lsr	lr, r1, r0		
orr	r7, lr, r7, lsl ip		
ldrcc	lr, [r4, #-12]		
orr	r3, r7, #1069547520	; 0x3fc00000	
movcs	r0, #0		
orr	r3, r3, #3145728	; 0x300000	
lsrcc	r0, lr, r0		
orr	r2, r0, r1, lsl ip		
b	108f98 <__b2d+0x58>		
subs	ip, r0, #11		
moveq	r1, ip		
bne	109004 <__b2d+0xc4>		
orr	r3, r7, #1069547520	; 0x3fc00000	
mov	r2, r1		
orr	r3, r3, #3145728	; 0x300000	
b	108f98 <__b2d+0x58>		
lsl	r7, r7, ip		
mov	r0, #0		
orr	r3, r7, #1069547520	; 0x3fc00000	
mov	r1, r0		
orr	r3, r3, #3145728	; 0x300000	
b	108fe0 <__b2d+0xa0>		
push	{r4, r5, r6, r7, r8, r9, lr}		
sub	sp, sp, #12		
mov	r1, #1		
mov	r4, r3		
ubfx	r5, r3, #20, #11		
mov	r8, r2		
ldr	r6, [sp, #40]	; 0x28	
ubfx	r4, r4, #0, #20		
ldr	r7, [sp, #44]	; 0x2c	
bl	1085f4 <_Balloc>		
cmp	r5, #0		
orrne	r4, r4, #1048576	; 0x100000	
cmp	r8, #0		
str	r4, [sp, #4]		
mov	r9, r0		
beq	1090d4 <__d2b+0xb8>		
add	r0, sp, #8		
str	r8, [r0, #-8]!		
bl	1088b4 <__lo0bits>		
cmp	r0, #0		
rsbne	r2, r0, #32		
ldrne	ip, [sp, #4]		
ldmeq	sp, {r2, r3}		
ldrne	r1, [sp]		
lsrne	r3, ip, r0		
strne	r3, [sp, #4]		
orrne	r2, r1, ip, lsl r2		
cmp	r3, #0		
str	r2, [r9, #20]		
movne	r2, #2		
moveq	r2, #1		
cmp	r5, #0		
str	r3, [r9, #24]		
str	r2, [r9, #16]		
bne	1090f8 <__d2b+0xdc>		
add	r3, r9, r2, lsl #2		
sub	r5, r0, #1072	; 0x430	
sub	r5, r5, #2		
str	r5, [r6]		
ldr	r0, [r3, #16]		
bl	108850 <__hi0bits>		
rsb	r0, r0, r2, lsl #5		
str	r0, [r7]		
mov	r0, r9		
add	sp, sp, #12		
pop	{r4, r5, r6, r7, r8, r9, pc}		
add	r0, sp, #4		
bl	1088b4 <__lo0bits>		
ldr	r3, [sp, #4]		
cmp	r5, #0		
mov	r2, #1		
str	r2, [r9, #16]		
str	r3, [r9, #20]		
add	r0, r0, #32		
beq	1090a8 <__d2b+0x8c>		
sub	r5, r5, #1072	; 0x430	
rsb	r3, r0, #53	; 0x35	
sub	r5, r5, #3		
add	r5, r5, r0		
mov	r0, r9		
str	r5, [r6]		
str	r3, [r7]		
add	sp, sp, #12		
pop	{r4, r5, r6, r7, r8, r9, pc}		
push	{r4, r5, r6, r7, lr}		
mov	r6, r1		
vpush	{d8}		
mov	r4, r0		
sub	sp, sp, #12		
mov	r1, sp		
bl	108f40 <__b2d>		
vmov	d8, r0, r1		
mov	r0, r6		
add	r1, sp, #4		
bl	108f40 <__b2d>		
ldr	ip, [r4, #16]		
ldm	sp, {r2, r3}		
rsb	r3, r3, r2		
vmov	d16, r0, r1		
ldr	r1, [r6, #16]		
rsb	r1, r1, ip		
add	r3, r3, r1, lsl #5		
cmp	r3, #0		
vmovgt	r4, r5, d8		
vmovle	r6, r7, d16		
addgt	r5, r5, r3, lsl #20		
suble	r7, r7, r3, lsl #20		
vmovgt	d8, r4, r5		
vmovle	d16, r6, r7		
vdiv.f64	d17, d8, d16		
vmov	r0, r1, d17		
add	sp, sp, #12		
vpop	{d8}		
pop	{r4, r5, r6, r7, pc}		
cmp	r0, #23		
vmovgt.f64	d16, #112	; 0x70	
vmovgt.f64	d17, #36	; 0x24	
ble	1091b8 <_mprec_log10+0x24>		
subs	r0, r0, #1		
vmul.f64	d16, d16, d17		
bne	1091a4 <_mprec_log10+0x10>		
vmov	r0, r1, d16		
bx	lr		
movw	r3, #52096	; 0xcb80	
movt	r3, #16		
add	r0, r3, r0, lsl #3		
ldrd	r0, [r0, #16]		
bx	lr		
ldr	ip, [r2, #16]		
sub	r1, r1, #1		
add	r3, r2, #20		
asr	r1, r1, #5		
add	ip, r3, ip, lsl #2		
add	r1, r1, #1		
cmp	r3, ip		
push	{r4, lr}		
add	r4, r0, r1, lsl #2		
bcs	10921c <__copybits+0x50>		
sub	r1, r0, #4		
ldr	lr, [r3], #4		
cmp	ip, r3		
str	lr, [r1, #4]!		
bhi	1091f8 <__copybits+0x2c>		
rsb	r3, r2, ip		
sub	r3, r3, #21		
bic	r3, r3, #3		
add	r3, r3, #4		
add	r0, r0, r3		
cmp	r4, r0		
popls	{r4, pc}		
mov	r3, #0		
str	r3, [r0], #4		
cmp	r4, r0		
bhi	109228 <__copybits+0x5c>		
pop	{r4, pc}		
ldr	r3, [r0, #16]		
asr	r2, r1, #5		
add	ip, r0, #20		
cmp	r3, r2		
addlt	r3, ip, r3, lsl #2		
blt	10927c <__any_on+0x44>		
ble	109278 <__any_on+0x40>		
ands	r1, r1, #31		
beq	109278 <__any_on+0x40>		
ldr	r0, [ip, r2, lsl #2]		
add	r3, ip, r2, lsl #2		
lsr	r2, r0, r1		
cmp	r0, r2, lsl r1		
beq	10927c <__any_on+0x44>		
mov	r0, #1		
bx	lr		
add	r3, ip, r2, lsl #2		
cmp	ip, r3		
bcs	1092b0 <__any_on+0x78>		
ldr	r0, [r3, #-4]		
sub	r3, r3, #4		
cmp	r0, #0		
beq	1092a4 <__any_on+0x6c>		
b	109270 <__any_on+0x38>		
ldr	r2, [r3, #-4]!		
cmp	r2, #0		
bne	109270 <__any_on+0x38>		
cmp	ip, r3		
bcc	109298 <__any_on+0x60>		
bx	lr		
mov	r0, #0		
bx	lr		
push	{r3, r4, r5, lr}		
mov	r4, r1		
ldr	r1, [r1]		
mov	r5, r0		
cmp	r1, #0		
beq	1092d4 <cleanup_glue+0x1c>		
bl	1092b8 <cleanup_glue>		
mov	r0, r5		
mov	r1, r4		
pop	{r3, r4, r5, lr}		
b	10793c <_free_r>		
movw	r3, #52592	; 0xcd70	
movt	r3, #16		
ldr	r3, [r3]		
cmp	r0, r3		
bxeq	lr		
ldr	r3, [r0, #76]	; 0x4c	
push	{r4, r5, r6, lr}		
cmp	r3, #0		
mov	r5, r0		
beq	10934c <_reclaim_reent+0x68>		
mov	r6, #0		
ldr	r1, [r3, r6]		
cmp	r1, #0		
beq	109334 <_reclaim_reent+0x50>		
ldr	r4, [r1]		
mov	r0, r5		
bl	10793c <_free_r>		
subs	r1, r4, #0		
bne	10931c <_reclaim_reent+0x38>		
ldr	r3, [r5, #76]	; 0x4c	
add	r6, r6, #4		
cmp	r6, #128	; 0x80	
bne	109310 <_reclaim_reent+0x2c>		
mov	r1, r3		
mov	r0, r5		
bl	10793c <_free_r>		
ldr	r1, [r5, #64]	; 0x40	
cmp	r1, #0		
beq	109360 <_reclaim_reent+0x7c>		
mov	r0, r5		
bl	10793c <_free_r>		
ldr	r1, [r5, #328]	; 0x148	
cmp	r1, #0		
beq	109390 <_reclaim_reent+0xac>		
add	r6, r5, #332	; 0x14c	
cmp	r1, r6		
beq	109390 <_reclaim_reent+0xac>		
ldr	r4, [r1]		
mov	r0, r5		
bl	10793c <_free_r>		
cmp	r6, r4		
mov	r1, r4		
bne	109378 <_reclaim_reent+0x94>		
ldr	r1, [r5, #84]	; 0x54	
cmp	r1, #0		
beq	1093a4 <_reclaim_reent+0xc0>		
mov	r0, r5		
bl	10793c <_free_r>		
ldr	r3, [r5, #56]	; 0x38	
cmp	r3, #0		
popeq	{r4, r5, r6, pc}		
ldr	r3, [r5, #60]	; 0x3c	
mov	r0, r5		
blx	r3		
ldr	r1, [r5, #736]	; 0x2e0	
cmp	r1, #0		
popeq	{r4, r5, r6, pc}		
mov	r0, r5		
pop	{r4, r5, r6, lr}		
b	1092b8 <cleanup_glue>		
mov	r3, r0		
orrs	r2, r3, r1		
bne	1093e8 <__fpclassifyd+0x14>		
mov	r0, #2		
bx	lr		
cmp	r1, #-2147483648	; 0x80000000	
cmpeq	r3, #0		
clz	r3, r3		
lsr	r3, r3, #5		
beq	1093e0 <__fpclassifyd+0xc>		
bic	r0, r1, #-2147483648	; 0x80000000	
movw	r2, #65535	; 0xffff	
sub	r1, r0, #1048576	; 0x100000	
movt	r2, #32735	; 0x7fdf	
cmp	r1, r2		
bhi	10941c <__fpclassifyd+0x48>		
mov	r0, #4		
bx	lr		
cmp	r0, #1048576	; 0x100000	
bcs	10942c <__fpclassifyd+0x58>		
mov	r0, #3		
bx	lr		
mov	r2, #0		
movt	r2, #32752	; 0x7ff0	
cmp	r0, r2		
movne	r0, #0		
andeq	r0, r3, #1		
bx	lr		
push	{r4, lr}		
mov	r4, r1		
ldrsh	r1, [r1, #14]		
bl	10b758 <_read_r>		
cmp	r0, #0		
ldrge	r3, [r4, #80]	; 0x50	
ldrhlt	r3, [r4, #12]		
addge	r3, r3, r0		
biclt	r3, r3, #4096	; 0x1000	
strge	r3, [r4, #80]	; 0x50	
strhlt	r3, [r4, #12]		
pop	{r4, pc}		
mov	r0, #0		
bx	lr		
ldrh	ip, [r1, #12]		
push	{r4, r5, r6, r7, r8, lr}		
tst	ip, #256	; 0x100	
mov	r4, r1		
mov	r6, r2		
mov	r5, r3		
mov	r7, r0		
beq	1094b0 <__swrite+0x34>		
ldrsh	r1, [r1, #14]		
mov	r2, #0		
mov	r3, #2		
bl	10b5ec <_lseek_r>		
ldrh	ip, [r4, #12]		
bic	ip, ip, #4096	; 0x1000	
mov	r0, r7		
strh	ip, [r4, #12]		
mov	r2, r6		
ldrsh	r1, [r4, #14]		
mov	r3, r5		
pop	{r4, r5, r6, r7, r8, lr}		
b	10ac5c <_write_r>		
push	{r4, lr}		
mov	r4, r1		
ldrsh	r1, [r1, #14]		
bl	10b5ec <_lseek_r>		
ldrh	r3, [r4, #12]		
cmn	r0, #1		
strne	r0, [r4, #80]	; 0x50	
biceq	r3, r3, #4096	; 0x1000	
orrne	r3, r3, #4096	; 0x1000	
strh	r3, [r4, #12]		
pop	{r4, pc}		
ldrsh	r1, [r1, #14]		
b	10ae08 <_close_r>		
sub.w	r0, r2, r3		
bx	lr		
nop			
ldrb	r2, [r0, #0]		
ldrb	r3, [r1, #0]		
cmp	r2, #1		
it	cs		
cmpcs	r2, r3		
bne.n	109520 <__sclose+0x24>		
strd	r4, r5, [sp, #-16]!		
orr.w	r4, r0, r1		
strd	r6, r7, [sp, #8]		
mvn.w	ip, #0		
mov.w	r2, r4, lsl #29		
cbz	r2, 109590 <strcmp+0x68>		
eor.w	r4, r0, r1		
tst.w	r4, #7		
bne.n	10962a <strcmp+0x102>		
and.w	r4, r0, #7		
bic.w	r0, r0, #7		
and.w	r5, r4, #3		
bic.w	r1, r1, #7		
mov.w	r5, r5, lsl #3		
ldrd	r2, r3, [r0], #16		
tst.w	r4, #4		
ldrd	r6, r7, [r1], #16		
lsl.w	r4, ip, r5		
orn	r2, r2, r4		
orn	r6, r6, r4		
beq.n	109598 <strcmp+0x70>		
orn	r3, r3, r4		
mov	r2, ip		
orn	r7, r7, r4		
mov	r6, ip		
b.n	109598 <strcmp+0x70>		
ldrd	r2, r3, [r0], #16		
ldrd	r6, r7, [r1], #16		
uadd8	r5, r2, ip		
eor.w	r4, r2, r6		
sel	r4, r4, ip		
cbnz	r4, 109602 <strcmp+0xda>		
uadd8	r5, r3, ip		
eor.w	r5, r3, r7		
sel	r5, r5, ip		
cbnz	r5, 1095da <strcmp+0xb2>		
ldrd	r2, r3, [r0, #-8]		
ldrd	r6, r7, [r1, #-8]		
uadd8	r5, r2, ip		
eor.w	r4, r2, r6		
sel	r4, r4, ip		
uadd8	r5, r3, ip		
eor.w	r5, r3, r7		
sel	r5, r5, ip		
orrs	r5, r4		
beq.n	109590 <strcmp+0x68>		
cbnz	r4, 109602 <strcmp+0xda>		
rev	r5, r5		
clz	r4, r5		
bic.w	r4, r4, #7		
lsr.w	r1, r7, r4		
ldrd	r6, r7, [sp, #8]		
lsr.w	r3, r3, r4		
and.w	r0, r3, #255	; 0xff	
and.w	r1, r1, #255	; 0xff	
ldrd	r4, r5, [sp], #16		
sub.w	r0, r0, r1		
bx	lr		
rev	r4, r4		
clz	r4, r4		
bic.w	r4, r4, #7		
lsr.w	r1, r6, r4		
ldrd	r6, r7, [sp, #8]		
lsr.w	r2, r2, r4		
and.w	r0, r2, #255	; 0xff	
and.w	r1, r1, #255	; 0xff	
ldrd	r4, r5, [sp], #16		
sub.w	r0, r0, r1		
bx	lr		
tst.w	r4, #3		
bne.n	1096aa <strcmp+0x182>		
ands.w	r4, r0, #3		
bne.n	109688 <strcmp+0x160>		
ldr.w	r2, [r0], #8		
ldr.w	r3, [r1], #8		
uadd8	r5, r2, ip		
eor.w	r5, r2, r3		
sel	r5, r5, ip		
cbnz	r5, 109664 <strcmp+0x13c>		
ldr.w	r2, [r0, #-4]		
ldr.w	r3, [r1, #-4]		
uadd8	r5, r2, ip		
eor.w	r5, r2, r3		
sel	r5, r5, ip		
cmp	r5, #0		
beq.n	109636 <strcmp+0x10e>		
rev	r5, r5		
clz	r4, r5		
bic.w	r4, r4, #7		
lsr.w	r1, r3, r4		
lsr.w	r2, r2, r4		
and.w	r0, r2, #255	; 0xff	
and.w	r1, r1, #255	; 0xff	
ldrd	r4, r5, [sp], #16		
sub.w	r0, r0, r1		
bx	lr		
mov.w	r4, r4, lsl #3		
bic.w	r0, r0, #3		
ldr.w	r2, [r0], #8		
bic.w	r1, r1, #3		
ldr.w	r3, [r1], #8		
lsl.w	r4, ip, r4		
orn	r2, r2, r4		
orn	r3, r3, r4		
b.n	10963e <strcmp+0x116>		
ands.w	r4, r0, #3		
beq.n	1096e6 <strcmp+0x1be>		
sub.w	r1, r1, r4		
bic.w	r0, r0, #3		
lsls	r4, r4, #31		
ldr.w	r2, [r0], #4		
beq.n	1096ce <strcmp+0x1a6>		
bcs.n	1096e2 <strcmp+0x1ba>		
ldrb	r3, [r1, #2]		
uxtb.w	r4, r2, ror #16		
subs	r4, r4, r3		
bne.n	1096da <strcmp+0x1b2>		
cbz	r3, 1096da <strcmp+0x1b2>		
ldrb	r3, [r1, #3]		
uxtb.w	r4, r2, ror #24		
subs	r4, r4, r3		
bne.n	1096da <strcmp+0x1b2>		
cbnz	r3, 1096e2 <strcmp+0x1ba>		
mov	r0, r4		
ldr.w	r4, [sp], #16		
bx	lr		
add.w	r1, r1, #4		
ldr.w	r2, [r0], #4		
lsls	r4, r1, #31		
bic.w	r1, r1, #3		
ldr.w	r3, [r1], #4		
bhi.n	109788 <strcmp+0x260>		
bcs.n	109742 <strcmp+0x21a>		
bic.w	r4, r2, #4278190080	; 0xff000000	
uadd8	r5, r2, ip		
eors.w	r5, r4, r3, lsr #8		
sel	r5, r5, ip		
bne.n	109720 <strcmp+0x1f8>		
cbnz	r5, 109726 <strcmp+0x1fe>		
ldr.w	r3, [r1], #4		
eor.w	r4, r4, r2		
cmp.w	r4, r3, lsl #24		
bne.n	109738 <strcmp+0x210>		
ldr.w	r2, [r0], #4		
b.n	1096f8 <strcmp+0x1d0>		
mov.w	r3, r3, lsr #8		
b.n	1097d2 <strcmp+0x2aa>		
bics.w	r5, r5, #4278190080	; 0xff000000	
bne.n	1097c8 <strcmp+0x2a0>		
ldrb	r0, [r1, #0]		
ldrd	r4, r5, [sp], #16		
rsb	r0, r0, #0		
bx	lr		
mov.w	r2, r2, lsr #24		
and.w	r3, r3, #255	; 0xff	
b.n	1097d2 <strcmp+0x2aa>		
and.w	r4, r2, ip, lsr #16		
uadd8	r5, r2, ip		
eors.w	r5, r4, r3, lsr #16		
sel	r5, r5, ip		
bne.n	10976a <strcmp+0x242>		
cbnz	r5, 109770 <strcmp+0x248>		
ldr.w	r3, [r1], #4		
eor.w	r4, r4, r2		
cmp.w	r4, r3, lsl #16		
bne.n	10977e <strcmp+0x256>		
ldr.w	r2, [r0], #4		
b.n	109742 <strcmp+0x21a>		
mov.w	r3, r3, lsr #16		
b.n	1097d2 <strcmp+0x2aa>		
ands.w	r5, r5, ip, lsr #16		
bne.n	1097c8 <strcmp+0x2a0>		
ldrh	r3, [r1, #0]		
mov.w	r2, r2, lsr #16		
b.n	1097d2 <strcmp+0x2aa>		
mov.w	r2, r2, lsr #16		
and.w	r3, r3, ip, lsr #16		
b.n	1097d2 <strcmp+0x2aa>		
and.w	r4, r2, #255	; 0xff	
uadd8	r5, r2, ip		
eors.w	r5, r4, r3, lsr #24		
sel	r5, r5, ip		
bne.n	1097b0 <strcmp+0x288>		
cbnz	r5, 1097b6 <strcmp+0x28e>		
ldr.w	r3, [r1], #4		
eor.w	r4, r4, r2		
cmp.w	r4, r3, lsl #8		
bne.n	1097be <strcmp+0x296>		
ldr.w	r2, [r0], #4		
b.n	109788 <strcmp+0x260>		
mov.w	r3, r3, lsr #24		
b.n	1097d2 <strcmp+0x2aa>		
tst.w	r5, #255	; 0xff	
bne.n	1097c8 <strcmp+0x2a0>		
ldr	r3, [r1, #0]		
mov.w	r2, r2, lsr #8		
bic.w	r3, r3, #4278190080	; 0xff000000	
b.n	1097d2 <strcmp+0x2aa>		
mov.w	r0, #0		
ldrd	r4, r5, [sp], #16		
bx	lr		
rev	r2, r2		
rev	r3, r3		
uadd8	r4, r2, ip		
eor.w	r4, r2, r3		
sel	r5, r4, ip		
clz	r4, r5		
lsl.w	r2, r2, r4		
lsl.w	r3, r3, r4		
mov.w	r0, r2, lsr #24		
ldrd	r4, r5, [sp], #16		
sub.w	r0, r0, r3, lsr #24		
bx	lr		
nop.w			
pld	[r0]		
strd	r4, r5, [sp, #-8]!		
bic.w	r1, r0, #7		
mvn.w	ip, #0		
ands.w	r4, r0, #7		
pld	[r1, #32]		
bne.w	1098ae <strlen+0xae>		
mov.w	r4, #0		
mvn.w	r0, #7		
ldrd	r2, r3, [r1]		
pld	[r1, #64]	; 0x40	
add.w	r0, r0, #8		
uadd8	r2, r2, ip		
sel	r2, r4, ip		
uadd8	r3, r3, ip		
sel	r3, r2, ip		
cbnz	r3, 109896 <strlen+0x96>		
ldrd	r2, r3, [r1, #8]		
uadd8	r2, r2, ip		
add.w	r0, r0, #8		
sel	r2, r4, ip		
uadd8	r3, r3, ip		
sel	r3, r2, ip		
cbnz	r3, 109896 <strlen+0x96>		
ldrd	r2, r3, [r1, #16]		
uadd8	r2, r2, ip		
add.w	r0, r0, #8		
sel	r2, r4, ip		
uadd8	r3, r3, ip		
sel	r3, r2, ip		
cbnz	r3, 109896 <strlen+0x96>		
ldrd	r2, r3, [r1, #24]		
add.w	r1, r1, #32		
uadd8	r2, r2, ip		
add.w	r0, r0, #8		
sel	r2, r4, ip		
uadd8	r3, r3, ip		
sel	r3, r2, ip		
cmp	r3, #0		
beq.n	109824 <strlen+0x24>		
cmp	r2, #0		
itt	eq		
addeq	r0, #4		
moveq	r2, r3		
rev	r2, r2		
clz	r2, r2		
ldrd	r4, r5, [sp], #8		
add.w	r0, r0, r2, lsr #3		
bx	lr		
ldrd	r2, r3, [r1]		
and.w	r5, r4, #3		
rsb	r0, r4, #0		
mov.w	r5, r5, lsl #3		
tst.w	r4, #4		
pld	[r1, #64]	; 0x40	
lsl.w	r5, ip, r5		
orn	r2, r2, r5		
itt	ne		
ornne	r3, r3, r5		
movne	r2, ip		
mov.w	r4, #0		
b.n	109830 <strlen+0x30>		
nop.w			
nop.w			
nop.w			
nop.w			
nop.w			
nop.w			
nop.w			
nop.w			
nop.w			
ldr	r3, [r1, #100]	; 0x64	
push	{r4, r5, r6, r7, r8, r9, sl, lr}		
tst	r3, #8192	; 0x2000	
mov	r7, r1		
mov	sl, r2		
beq	10999c <__sprint_r.part.0+0x9c>		
ldr	r3, [r2, #8]		
ldr	r9, [r2]		
cmp	r3, #0		
addne	r9, r9, #8		
movne	r8, r0		
beq	109994 <__sprint_r.part.0+0x94>		
ldmdb	r9, {r5, r6}		
lsrs	r6, r6, #2		
subne	r5, r5, #4		
movne	r4, #0		
bne	109950 <__sprint_r.part.0+0x50>		
b	10997c <__sprint_r.part.0+0x7c>		
cmp	r6, r4		
beq	10997c <__sprint_r.part.0+0x7c>		
mov	r0, r8		
ldr	r1, [r5, #4]!		
mov	r2, r7		
add	r4, r4, #1		
bl	10af48 <_fputwc_r>		
cmn	r0, #1		
bne	109948 <__sprint_r.part.0+0x48>		
mov	r3, #0		
str	r3, [sl, #8]		
str	r3, [sl, #4]		
pop	{r4, r5, r6, r7, r8, r9, sl, pc}		
ldr	r3, [sl, #8]		
add	r9, r9, #8		
sub	r6, r3, r6, lsl #2		
str	r6, [sl, #8]		
cmp	r6, #0		
bne	109930 <__sprint_r.part.0+0x30>		
mov	r0, #0		
b	10996c <__sprint_r.part.0+0x6c>		
bl	10b10c <__sfvwrite_r>		
b	10996c <__sprint_r.part.0+0x6c>		
ldr	r3, [r2, #8]		
cmp	r3, #0		
beq	1099b4 <__sprint_r+0x10>		
b	109900 <__sprint_r.part.0>		
str	r3, [r2, #4]		
mov	r0, r3		
bx	lr		
push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}		
subs	ip, r0, #0		
sub	sp, sp, #180	; 0xb4	
mov	r4, r3		
mov	r7, r2		
str	ip, [sp, #12]		
str	r1, [sp, #4]		
str	r3, [sp, #28]		
beq	1099f0 <_vfiprintf_r+0x30>		
ldr	r3, [ip, #56]	; 0x38	
cmp	r3, #0		
beq	109cdc <_vfiprintf_r+0x31c>		
ldr	r3, [sp, #4]		
ldrh	r1, [r3, #12]		
uxth	r2, r1		
tst	r2, #8192	; 0x2000	
bne	109a20 <_vfiprintf_r+0x60>		
orr	r2, r1, #8192	; 0x2000	
mov	r1, r3		
ldr	r3, [r3, #100]	; 0x64	
strh	r2, [r1, #12]		
uxth	r2, r2		
bic	r3, r3, #8192	; 0x2000	
str	r3, [r1, #100]	; 0x64	
tst	r2, #8		
beq	109c7c <_vfiprintf_r+0x2bc>		
ldr	r3, [sp, #4]		
ldr	r3, [r3, #16]		
cmp	r3, #0		
beq	109c7c <_vfiprintf_r+0x2bc>		
and	r2, r2, #26		
cmp	r2, #10		
beq	109ca4 <_vfiprintf_r+0x2e4>		
add	fp, sp, #112	; 0x70	
mov	r3, #0		
str	fp, [sp, #60]	; 0x3c	
mov	sl, fp		
str	r3, [sp, #40]	; 0x28	
str	r3, [sp, #68]	; 0x44	
str	r3, [sp, #16]		
str	r3, [sp, #64]	; 0x40	
ldrb	r3, [r7]		
mov	r4, r7		
cmp	r3, #37	; 0x25	
cmpne	r3, #0		
beq	109ac8 <_vfiprintf_r+0x108>		
ldrb	r3, [r4, #1]!		
cmp	r3, #37	; 0x25	
cmpne	r3, #0		
bne	109a78 <_vfiprintf_r+0xb8>		
subs	r5, r4, r7		
beq	109ac8 <_vfiprintf_r+0x108>		
ldr	r3, [sp, #64]	; 0x40	
ldr	r2, [sp, #68]	; 0x44	
add	r3, r3, #1		
str	r7, [sl]		
cmp	r3, #7		
str	r5, [sl, #4]		
str	r3, [sp, #64]	; 0x40	
addle	sl, sl, #8		
add	r3, r5, r2		
str	r3, [sp, #68]	; 0x44	
bgt	109c68 <_vfiprintf_r+0x2a8>		
ldr	r3, [sp, #16]		
add	r3, r3, r5		
str	r3, [sp, #16]		
ldrb	r3, [r4]		
cmp	r3, #0		
beq	10aa84 <_vfiprintf_r+0x10c4>		
ldrb	r3, [r4, #1]		
mov	r1, #0		
add	r0, r4, #1		
mov	ip, r1		
mov	r8, r1		
strb	r1, [sp, #55]	; 0x37	
mvn	r6, #0		
add	r7, r0, #1		
sub	r2, r3, #32		
cmp	r2, #88	; 0x58	
ldrls	pc, [pc, r2, lsl #2]		
b	10a2d4 <_vfiprintf_r+0x914>		
ldrsheq	sl, [r0], -r4		
		; <UNDEFINED> instruction	 0x0010a2d4
		; <UNDEFINED> instruction	 0x0010a2d4
andseq	sl, r0, r8, lsl #2		
		; <UNDEFINED> instruction	 0x0010a2d4
		; <UNDEFINED> instruction	 0x0010a2d4
		; <UNDEFINED> instruction	 0x0010a2d4
		; <UNDEFINED> instruction	 0x0010a2d4
		; <UNDEFINED> instruction	 0x0010a2d4
		; <UNDEFINED> instruction	 0x0010a2d4
andseq	sl, r0, r8, lsl r1		
andseq	sl, r0, ip, lsr r1		
		; <UNDEFINED> instruction	 0x0010a2d4
andseq	r9, r0, r4, asr #29		
andseq	r9, r0, r8, ror #30		
		; <UNDEFINED> instruction	 0x0010a2d4
mulseq	r0, ip, r1		
andseq	sl, r0, ip, lsr #3		
andseq	sl, r0, ip, lsr #3		
andseq	sl, r0, ip, lsr #3		
andseq	sl, r0, ip, lsr #3		
andseq	sl, r0, ip, lsr #3		
andseq	sl, r0, ip, lsr #3		
andseq	sl, r0, ip, lsr #3		
andseq	sl, r0, ip, lsr #3		
andseq	sl, r0, ip, lsr #3		
		; <UNDEFINED> instruction	 0x0010a2d4
		; <UNDEFINED> instruction	 0x0010a2d4
		; <UNDEFINED> instruction	 0x0010a2d4
		; <UNDEFINED> instruction	 0x0010a2d4
		; <UNDEFINED> instruction	 0x0010a2d4
		; <UNDEFINED> instruction	 0x0010a2d4
		; <UNDEFINED> instruction	 0x0010a2d4
		; <UNDEFINED> instruction	 0x0010a2d4
		; <UNDEFINED> instruction	 0x0010a2d4
		; <UNDEFINED> instruction	 0x0010a2d4
		; <UNDEFINED> instruction	 0x0010a1d0
		; <UNDEFINED> instruction	 0x0010a2d4
		; <UNDEFINED> instruction	 0x0010a2d4
		; <UNDEFINED> instruction	 0x0010a2d4
		; <UNDEFINED> instruction	 0x0010a2d4
		; <UNDEFINED> instruction	 0x0010a2d4
		; <UNDEFINED> instruction	 0x0010a2d4
		; <UNDEFINED> instruction	 0x0010a2d4
		; <UNDEFINED> instruction	 0x0010a2d4
		; <UNDEFINED> instruction	 0x0010a2d4
		; <UNDEFINED> instruction	 0x0010a2d4
andseq	sl, r0, r8, lsl r2		
		; <UNDEFINED> instruction	 0x0010a2d4
		; <UNDEFINED> instruction	 0x0010a2d4
		; <UNDEFINED> instruction	 0x0010a2d4
		; <UNDEFINED> instruction	 0x0010a2d4
		; <UNDEFINED> instruction	 0x0010a2d4
andseq	sl, r0, r4, asr r2		
		; <UNDEFINED> instruction	 0x0010a2d4
		; <UNDEFINED> instruction	 0x0010a2d4
mulseq	r0, r0, r2		
		; <UNDEFINED> instruction	 0x0010a2d4
		; <UNDEFINED> instruction	 0x0010a2d4
		; <UNDEFINED> instruction	 0x0010a2d4
		; <UNDEFINED> instruction	 0x0010a2d4
		; <UNDEFINED> instruction	 0x0010a2d4
		; <UNDEFINED> instruction	 0x0010a2d4
		; <UNDEFINED> instruction	 0x0010a2d4
		; <UNDEFINED> instruction	 0x0010a2d4
		; <UNDEFINED> instruction	 0x0010a2d4
		; <UNDEFINED> instruction	 0x0010a2d4
andseq	sl, r0, r8, rrx		
andseq	sl, r0, r8, lsr #1		
		; <UNDEFINED> instruction	 0x0010a2d4
		; <UNDEFINED> instruction	 0x0010a2d4
		; <UNDEFINED> instruction	 0x0010a2d4
andseq	sl, r0, r8, asr r0		
andseq	sl, r0, r8, lsr #1		
		; <UNDEFINED> instruction	 0x0010a2d4
		; <UNDEFINED> instruction	 0x0010a2d4
andseq	sl, r0, r8		
		; <UNDEFINED> instruction	 0x0010a2d4
andseq	sl, r0, r8, lsr #32		
		; <UNDEFINED> instruction	 0x00109ed4
andseq	sl, r0, ip, asr #2		
andseq	sl, r0, ip, lsl #3		
		; <UNDEFINED> instruction	 0x0010a2d4
andseq	r9, r0, r0, lsl #30		
		; <UNDEFINED> instruction	 0x0010a2d4
andseq	r9, r0, r4, ror #25		
		; <UNDEFINED> instruction	 0x0010a2d4
		; <UNDEFINED> instruction	 0x0010a2d4
andseq	r9, r0, ip, lsr #31		
cmp	r3, #0		
bne	10a8d0 <_vfiprintf_r+0xf10>		
str	r3, [sp, #64]	; 0x40	
mov	sl, fp		
b	109abc <_vfiprintf_r+0xfc>		
ldr	r0, [sp, #12]		
ldr	r1, [sp, #4]		
bl	105b70 <__swsetup_r>		
cmp	r0, #0		
bne	109cd0 <_vfiprintf_r+0x310>		
ldr	r3, [sp, #4]		
ldrh	r2, [r3, #12]		
and	r2, r2, #26		
cmp	r2, #10		
bne	109a44 <_vfiprintf_r+0x84>		
ldr	r3, [sp, #4]		
ldrsh	r3, [r3, #14]		
cmp	r3, #0		
blt	109a44 <_vfiprintf_r+0x84>		
ldr	r0, [sp, #12]		
mov	r2, r7		
ldr	r1, [sp, #4]		
mov	r3, r4		
bl	10abb4 <__sbprintf>		
add	sp, sp, #180	; 0xb4	
pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}		
mvn	r0, #0		
add	sp, sp, #180	; 0xb4	
pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}		
bl	1077f0 <__sinit>		
b	1099f0 <_vfiprintf_r+0x30>		
tst	r8, #32		
str	ip, [sp, #24]		
ldr	r3, [sp, #28]		
beq	10a268 <_vfiprintf_r+0x8a8>		
add	r5, r3, #7		
mov	r2, #1		
bic	r3, r5, #7		
add	r1, r3, #8		
str	r1, [sp, #28]		
ldrd	r4, [r3]		
mov	r9, #0		
str	r6, [sp, #20]		
strb	r9, [sp, #55]	; 0x37	
cmp	r6, #0		
bicge	r8, r8, #128	; 0x80	
orrs	r3, r4, r5		
movne	r3, #1		
moveq	r3, #0		
cmp	r6, #0		
moveq	r6, r3		
orrne	r6, r3, #1		
cmp	r6, #0		
beq	10a65c <_vfiprintf_r+0xc9c>		
cmp	r2, #1		
beq	10a828 <_vfiprintf_r+0xe68>		
cmp	r2, #2		
bne	10a7a4 <_vfiprintf_r+0xde4>		
ldr	r1, [sp, #40]	; 0x28	
mov	r3, fp		
and	r2, r4, #15		
lsr	r4, r4, #4		
orr	r4, r4, r5, lsl #28		
lsr	r5, r5, #4		
ldrb	r2, [r1, r2]		
orrs	r0, r4, r5		
strb	r2, [r3, #-1]!		
bne	109d58 <_vfiprintf_r+0x398>		
str	r3, [sp, #36]	; 0x24	
rsb	r6, r3, fp		
ldr	r3, [sp, #20]		
cmp	r6, r3		
movge	r3, r6		
cmp	r9, #0		
str	r3, [sp, #8]		
addne	r3, r3, #1		
strne	r3, [sp, #8]		
ands	r3, r8, #2		
ldrne	r2, [sp, #8]		
addne	r2, r2, #2		
strne	r2, [sp, #8]		
ands	r2, r8, #132	; 0x84	
str	r2, [sp, #32]		
bne	10a308 <_vfiprintf_r+0x948>		
ldr	r2, [sp, #24]		
ldr	r1, [sp, #8]		
rsb	r4, r1, r2		
cmp	r4, #0		
ble	10a308 <_vfiprintf_r+0x948>		
cmp	r4, #16		
ble	10ab00 <_vfiprintf_r+0x1140>		
movw	r5, #52392	; 0xcca8	
ldr	r2, [sp, #68]	; 0x44	
ldr	ip, [sp, #64]	; 0x40	
movt	r5, #16		
mov	r9, #16		
str	r3, [sp, #44]	; 0x2c	
b	109dfc <_vfiprintf_r+0x43c>		
sub	r4, r4, #16		
cmp	r4, #16		
ble	109e6c <_vfiprintf_r+0x4ac>		
add	r0, ip, #1		
add	r2, r2, #16		
cmp	r0, #7		
str	r5, [sl]		
add	r1, ip, #2		
str	r9, [sl, #4]		
str	r2, [sp, #68]	; 0x44	
mov	ip, r0		
str	r0, [sp, #64]	; 0x40	
addle	sl, sl, #8		
ble	109df0 <_vfiprintf_r+0x430>		
cmp	r2, #0		
mov	ip, r2		
mov	r1, #1		
mov	sl, fp		
beq	109df0 <_vfiprintf_r+0x430>		
ldr	r0, [sp, #12]		
add	r2, sp, #60	; 0x3c	
ldr	r1, [sp, #4]		
bl	109900 <__sprint_r.part.0>		
cmp	r0, #0		
bne	10a5b8 <_vfiprintf_r+0xbf8>		
sub	r4, r4, #16		
ldr	ip, [sp, #64]	; 0x40	
cmp	r4, #16		
ldr	r2, [sp, #68]	; 0x44	
add	r1, ip, #1		
bgt	109dfc <_vfiprintf_r+0x43c>		
ldr	r3, [sp, #44]	; 0x2c	
cmp	r1, #7		
add	r2, r4, r2		
str	r5, [sl]		
addle	r0, r1, #1		
str	r4, [sl, #4]		
addle	sl, sl, #8		
str	r2, [sp, #68]	; 0x44	
str	r1, [sp, #64]	; 0x40	
ble	10a314 <_vfiprintf_r+0x954>		
cmp	r2, #0		
bne	10aa50 <_vfiprintf_r+0x1090>		
ldrb	r1, [sp, #55]	; 0x37	
cmp	r1, #0		
beq	10a9e0 <_vfiprintf_r+0x1020>		
mov	r2, #1		
add	r1, sp, #55	; 0x37	
mov	r0, r2		
str	r2, [sp, #116]	; 0x74	
str	r1, [sp, #112]	; 0x70	
mov	sl, fp		
b	10a344 <_vfiprintf_r+0x984>		
mov	r0, r7		
orr	r8, r8, #4		
ldrb	r3, [r7]		
b	109af0 <_vfiprintf_r+0x130>		
ands	r2, r8, #32		
str	ip, [sp, #24]		
beq	10a228 <_vfiprintf_r+0x868>		
ldr	r3, [sp, #28]		
mov	r2, #0		
add	r5, r3, #7		
bic	r3, r5, #7		
add	r1, r3, #8		
str	r1, [sp, #28]		
ldrd	r4, [r3]		
b	109d0c <_vfiprintf_r+0x34c>		
ldr	r3, [sp, #28]		
str	ip, [sp, #24]		
add	r5, r3, #4		
ldr	r2, [r3]		
mov	r3, #0		
strb	r3, [sp, #55]	; 0x37	
cmp	r2, r3		
str	r2, [sp, #36]	; 0x24	
beq	10ab18 <_vfiprintf_r+0x1158>		
cmp	r6, #0		
blt	10aab4 <_vfiprintf_r+0x10f4>		
ldr	r4, [sp, #36]	; 0x24	
mov	r1, #0		
mov	r2, r6		
mov	r0, r4		
blx	107f40 <memchr>		
cmp	r0, #0		
beq	10ab58 <_vfiprintf_r+0x1198>		
rsb	r3, r4, r0		
mov	r2, #0		
cmp	r3, r6		
str	r5, [sp, #28]		
ldrb	r9, [sp, #55]	; 0x37	
str	r2, [sp, #20]		
movlt	r6, r3		
b	109d80 <_vfiprintf_r+0x3c0>		
ldrb	r3, [r7]		
add	r0, r7, #1		
cmp	r3, #42	; 0x2a	
beq	10ab68 <_vfiprintf_r+0x11a8>		
sub	r2, r3, #48	; 0x30	
mov	r7, r0		
cmp	r2, #9		
mov	r6, #0		
bhi	109af4 <_vfiprintf_r+0x134>		
add	r6, r6, r6, lsl #2		
ldrb	r3, [r7], #1		
add	r6, r2, r6, lsl #1		
sub	r2, r3, #48	; 0x30	
cmp	r2, #9		
bls	109f8c <_vfiprintf_r+0x5cc>		
orr	r6, r6, r6, asr #31		
b	109af4 <_vfiprintf_r+0x134>		
tst	r8, #32		
movw	r2, #52464	; 0xccf0	
movt	r2, #16		
str	ip, [sp, #24]		
str	r2, [sp, #40]	; 0x28	
strb	r1, [sp, #55]	; 0x37	
ldr	r2, [sp, #28]		
beq	10a2b0 <_vfiprintf_r+0x8f0>		
add	r5, r2, #7		
bic	r2, r5, #7		
add	r1, r2, #8		
str	r1, [sp, #28]		
ldrd	r4, [r2]		
tst	r8, #1		
beq	10a804 <_vfiprintf_r+0xe44>		
orrs	r2, r4, r5		
beq	10a804 <_vfiprintf_r+0xe44>		
strb	r3, [sp, #57]	; 0x39	
orr	r8, r8, #2		
mov	r3, #48	; 0x30	
mov	r2, #2		
strb	r3, [sp, #56]	; 0x38	
b	109d0c <_vfiprintf_r+0x34c>		
ldrb	r3, [r7]		
cmp	r3, #108	; 0x6c	
orreq	r8, r8, #32		
addeq	r0, r7, #1		
ldrbeq	r3, [r7, #1]		
orrne	r8, r8, #16		
movne	r0, r7		
b	109af0 <_vfiprintf_r+0x130>		
tst	r8, #32		
strb	r1, [sp, #55]	; 0x37	
beq	10aa08 <_vfiprintf_r+0x1048>		
ldr	r1, [sp, #16]		
ldr	r2, [sp, #28]		
vdup.32	d16, r1		
add	r2, r2, #4		
ldr	r3, [r2, #-4]		
vshr.s64	d16, d16, #32		
str	r2, [sp, #28]		
vstr	d16, [r3]		
b	109a64 <_vfiprintf_r+0xa4>		
orr	r8, r8, #64	; 0x40	
ldrb	r3, [r7]		
mov	r0, r7		
b	109af0 <_vfiprintf_r+0x130>		
ldr	r1, [sp, #28]		
mov	r2, #1		
mov	r6, r2		
str	r2, [sp, #8]		
add	r1, r1, #4		
add	r2, sp, #72	; 0x48	
ldr	r3, [r1, #-4]		
str	ip, [sp, #24]		
str	r1, [sp, #28]		
mov	r1, #0		
str	r2, [sp, #36]	; 0x24	
strb	r1, [sp, #55]	; 0x37	
strb	r3, [sp, #72]	; 0x48	
mov	r3, #0		
str	r3, [sp, #20]		
b	109d9c <_vfiprintf_r+0x3dc>		
tst	r8, #32		
str	ip, [sp, #24]		
strb	r1, [sp, #55]	; 0x37	
ldr	r3, [sp, #28]		
beq	10a1e8 <_vfiprintf_r+0x828>		
add	r5, r3, #7		
bic	r3, r5, #7		
add	r2, r3, #8		
str	r2, [sp, #28]		
ldrd	r2, [r3]		
mov	r4, r2		
mov	r5, r3		
cmp	r2, #0		
sbcs	r3, r3, #0		
blt	10a9c4 <_vfiprintf_r+0x1004>		
ldrb	r9, [sp, #55]	; 0x37	
mov	r2, #1		
str	r6, [sp, #20]		
b	109d18 <_vfiprintf_r+0x358>		
cmp	r1, #0		
ldrb	r3, [r7]		
mov	r0, r7		
moveq	r1, #32		
b	109af0 <_vfiprintf_r+0x130>		
orr	r8, r8, #1		
ldrb	r3, [r7]		
mov	r0, r7		
b	109af0 <_vfiprintf_r+0x130>		
ldr	r3, [sp, #28]		
add	r3, r3, #4		
ldr	ip, [r3, #-4]		
cmp	ip, #0		
blt	10aaa4 <_vfiprintf_r+0x10e4>		
str	r3, [sp, #28]		
mov	r0, r7		
ldrb	r3, [r7]		
b	109af0 <_vfiprintf_r+0x130>		
ldrb	r3, [r7]		
mov	r0, r7		
mov	r1, #43	; 0x2b	
b	109af0 <_vfiprintf_r+0x130>		
ldr	r1, [sp, #28]		
movw	r2, #52464	; 0xccf0	
movt	r2, #16		
str	ip, [sp, #24]		
add	r3, r1, #4		
str	r2, [sp, #40]	; 0x28	
str	r3, [sp, #28]		
orr	r8, r8, #2		
mov	r3, #48	; 0x30	
ldr	r4, [r1]		
strb	r3, [sp, #56]	; 0x38	
mov	r5, #0		
mov	r3, #120	; 0x78	
mov	r2, #2		
strb	r3, [sp, #57]	; 0x39	
b	109d0c <_vfiprintf_r+0x34c>		
orr	r8, r8, #32		
ldrb	r3, [r7]		
mov	r0, r7		
b	109af0 <_vfiprintf_r+0x130>		
orr	r8, r8, #128	; 0x80	
ldrb	r3, [r7]		
mov	r0, r7		
b	109af0 <_vfiprintf_r+0x130>		
sub	r2, r3, #48	; 0x30	
mov	ip, #0		
add	ip, ip, ip, lsl #2		
ldrb	r3, [r7], #1		
add	ip, r2, ip, lsl #1		
sub	r2, r3, #48	; 0x30	
cmp	r2, #9		
bls	10a1b4 <_vfiprintf_r+0x7f4>		
b	109af4 <_vfiprintf_r+0x134>		
orr	r8, r8, #16		
str	ip, [sp, #24]		
tst	r8, #32		
strb	r1, [sp, #55]	; 0x37	
ldr	r3, [sp, #28]		
bne	10a0bc <_vfiprintf_r+0x6fc>		
tst	r8, #16		
bne	10a89c <_vfiprintf_r+0xedc>		
tst	r8, #64	; 0x40	
beq	10a89c <_vfiprintf_r+0xedc>		
ldrh	r4, [r3]		
add	r3, r3, #4		
str	r3, [sp, #28]		
sxth	r4, r4		
asr	r5, r4, #31		
mov	r2, r4		
mov	r3, r5		
b	10a0d8 <_vfiprintf_r+0x718>		
orr	r8, r8, #16		
str	ip, [sp, #24]		
ands	r2, r8, #32		
bne	109ee0 <_vfiprintf_r+0x520>		
ands	r3, r8, #16		
bne	10a884 <_vfiprintf_r+0xec4>		
ands	r2, r8, #64	; 0x40	
beq	10a884 <_vfiprintf_r+0xec4>		
mov	r2, r3		
ldr	r3, [sp, #28]		
mov	r5, #0		
add	r3, r3, #4		
ldrh	r4, [r3, #-4]		
str	r3, [sp, #28]		
b	109d0c <_vfiprintf_r+0x34c>		
orr	r8, r8, #16		
str	ip, [sp, #24]		
tst	r8, #32		
ldr	r3, [sp, #28]		
bne	109cf4 <_vfiprintf_r+0x334>		
tst	r8, #16		
bne	10a8b8 <_vfiprintf_r+0xef8>		
tst	r8, #64	; 0x40	
beq	10a8b8 <_vfiprintf_r+0xef8>		
ldrh	r4, [r3]		
mov	r5, #0		
add	r3, r3, #4		
mov	r2, #1		
str	r3, [sp, #28]		
b	109d0c <_vfiprintf_r+0x34c>		
tst	r8, #32		
movw	r2, #52444	; 0xccdc	
movt	r2, #16		
str	ip, [sp, #24]		
str	r2, [sp, #40]	; 0x28	
strb	r1, [sp, #55]	; 0x37	
ldr	r2, [sp, #28]		
bne	109fcc <_vfiprintf_r+0x60c>		
tst	r8, #16		
bne	10a870 <_vfiprintf_r+0xeb0>		
tst	r8, #64	; 0x40	
beq	10a870 <_vfiprintf_r+0xeb0>		
ldrh	r4, [r2]		
mov	r5, #0		
add	r2, r2, #4		
str	r2, [sp, #28]		
b	109fe0 <_vfiprintf_r+0x620>		
cmp	r3, #0		
str	ip, [sp, #24]		
strb	r1, [sp, #55]	; 0x37	
beq	10aa84 <_vfiprintf_r+0x10c4>		
mov	r2, #1		
strb	r3, [sp, #72]	; 0x48	
str	r2, [sp, #8]		
mov	r3, #0		
mov	r6, r2		
strb	r3, [sp, #55]	; 0x37	
add	r3, sp, #72	; 0x48	
str	r3, [sp, #36]	; 0x24	
b	10a09c <_vfiprintf_r+0x6dc>		
ldr	r1, [sp, #64]	; 0x40	
ldr	r2, [sp, #68]	; 0x44	
add	r0, r1, #1		
ldrb	ip, [sp, #55]	; 0x37	
cmp	ip, #0		
beq	10a350 <_vfiprintf_r+0x990>		
cmp	r0, #7		
add	r2, r2, #1		
add	ip, sp, #55	; 0x37	
mov	r1, #1		
str	r0, [sp, #64]	; 0x40	
str	r2, [sp, #68]	; 0x44	
str	ip, [sl]		
str	r1, [sl, #4]		
bgt	10a760 <_vfiprintf_r+0xda0>		
mov	r1, r0		
add	sl, sl, #8		
add	r0, r0, #1		
cmp	r3, #0		
beq	10a384 <_vfiprintf_r+0x9c4>		
cmp	r0, #7		
add	r2, r2, #2		
add	r1, sp, #56	; 0x38	
mov	r3, #2		
str	r0, [sp, #64]	; 0x40	
str	r2, [sp, #68]	; 0x44	
stm	sl, {r1, r3}		
bgt	10a78c <_vfiprintf_r+0xdcc>		
mov	r1, r0		
add	sl, sl, #8		
add	r0, r0, #1		
ldr	r3, [sp, #32]		
cmp	r3, #128	; 0x80	
beq	10a690 <_vfiprintf_r+0xcd0>		
ldr	r3, [sp, #20]		
rsb	r4, r6, r3		
cmp	r4, #0		
ble	10a5fc <_vfiprintf_r+0xc3c>		
cmp	r4, #16		
ldr	r5, [pc, #2012]	; 10ab88 <_vfiprintf_r+0x11c8>	
movgt	r9, #16		
bgt	10a3c0 <_vfiprintf_r+0xa00>		
b	10a430 <_vfiprintf_r+0xa70>		
sub	r4, r4, #16		
cmp	r4, #16		
ble	10a430 <_vfiprintf_r+0xa70>		
add	ip, r1, #1		
add	r2, r2, #16		
cmp	ip, #7		
str	r5, [sl]		
add	r0, r1, #2		
str	r9, [sl, #4]		
str	r2, [sp, #68]	; 0x44	
mov	r1, ip		
str	ip, [sp, #64]	; 0x40	
addle	sl, sl, #8		
ble	10a3b4 <_vfiprintf_r+0x9f4>		
cmp	r2, #0		
mov	r0, #1		
mov	r1, r2		
mov	sl, fp		
beq	10a3b4 <_vfiprintf_r+0x9f4>		
ldr	r0, [sp, #12]		
add	r2, sp, #60	; 0x3c	
ldr	r1, [sp, #4]		
bl	109900 <__sprint_r.part.0>		
cmp	r0, #0		
bne	10a5b8 <_vfiprintf_r+0xbf8>		
sub	r4, r4, #16		
ldr	r1, [sp, #64]	; 0x40	
cmp	r4, #16		
ldr	r2, [sp, #68]	; 0x44	
add	r0, r1, #1		
bgt	10a3c0 <_vfiprintf_r+0xa00>		
cmp	r0, #7		
add	r2, r2, r4		
str	r5, [sl]		
str	r4, [sl, #4]		
addle	sl, sl, #8		
str	r0, [sp, #64]	; 0x40	
addle	r0, r0, #1		
str	r2, [sp, #68]	; 0x44	
ble	10a5fc <_vfiprintf_r+0xc3c>		
cmp	r2, #0		
bne	10a5d4 <_vfiprintf_r+0xc14>		
ldr	r3, [sp, #36]	; 0x24	
mov	r2, r6		
mov	sl, fp		
str	r6, [sp, #116]	; 0x74	
str	r6, [sp, #68]	; 0x44	
str	r3, [sp, #112]	; 0x70	
mov	r3, #1		
str	r3, [sp, #64]	; 0x40	
add	sl, sl, #8		
tst	r8, #4		
beq	10a57c <_vfiprintf_r+0xbbc>		
ldr	r3, [sp, #24]		
ldr	r1, [sp, #8]		
rsb	r4, r1, r3		
cmp	r4, #0		
ble	10a57c <_vfiprintf_r+0xbbc>		
cmp	r4, #16		
ble	10ab3c <_vfiprintf_r+0x117c>		
movw	r5, #52392	; 0xcca8	
ldr	r1, [sp, #64]	; 0x40	
movt	r5, #16		
mov	r6, #16		
ldr	r8, [sp, #12]		
ldr	r9, [sp, #4]		
b	10a4cc <_vfiprintf_r+0xb0c>		
sub	r4, r4, #16		
cmp	r4, #16		
ble	10a53c <_vfiprintf_r+0xb7c>		
add	r3, r1, #1		
add	r2, r2, #16		
cmp	r3, #7		
str	r5, [sl]		
add	r0, r1, #2		
str	r6, [sl, #4]		
str	r2, [sp, #68]	; 0x44	
mov	r1, r3		
str	r3, [sp, #64]	; 0x40	
addle	sl, sl, #8		
ble	10a4c0 <_vfiprintf_r+0xb00>		
cmp	r2, #0		
mov	r0, #1		
mov	r1, r2		
mov	sl, fp		
beq	10a4c0 <_vfiprintf_r+0xb00>		
mov	r0, r8		
mov	r1, r9		
add	r2, sp, #60	; 0x3c	
bl	109900 <__sprint_r.part.0>		
cmp	r0, #0		
bne	10a5b8 <_vfiprintf_r+0xbf8>		
sub	r4, r4, #16		
ldr	r1, [sp, #64]	; 0x40	
cmp	r4, #16		
ldr	r2, [sp, #68]	; 0x44	
add	r0, r1, #1		
bgt	10a4cc <_vfiprintf_r+0xb0c>		
cmp	r0, #7		
add	r2, r2, r4		
str	r5, [sl]		
str	r2, [sp, #68]	; 0x44	
str	r4, [sl, #4]		
str	r0, [sp, #64]	; 0x40	
ble	10a57c <_vfiprintf_r+0xbbc>		
cmp	r2, #0		
beq	10a630 <_vfiprintf_r+0xc70>		
ldr	r0, [sp, #12]		
add	r2, sp, #60	; 0x3c	
ldr	r1, [sp, #4]		
bl	109900 <__sprint_r.part.0>		
cmp	r0, #0		
bne	10a5b8 <_vfiprintf_r+0xbf8>		
ldr	r2, [sp, #68]	; 0x44	
ldr	r3, [sp, #16]		
ldr	r1, [sp, #8]		
ldr	r0, [sp, #24]		
cmp	r1, r0		
addge	r3, r3, r1		
addlt	r3, r3, r0		
cmp	r2, #0		
str	r3, [sp, #16]		
beq	10a64c <_vfiprintf_r+0xc8c>		
ldr	r0, [sp, #12]		
add	r2, sp, #60	; 0x3c	
ldr	r1, [sp, #4]		
bl	109900 <__sprint_r.part.0>		
cmp	r0, #0		
beq	10a64c <_vfiprintf_r+0xc8c>		
ldr	r3, [sp, #4]		
ldrh	r3, [r3, #12]		
tst	r3, #64	; 0x40	
bne	109cd0 <_vfiprintf_r+0x310>		
ldr	r0, [sp, #16]		
add	sp, sp, #180	; 0xb4	
pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}		
ldr	r0, [sp, #12]		
add	r2, sp, #60	; 0x3c	
ldr	r1, [sp, #4]		
bl	109900 <__sprint_r.part.0>		
cmp	r0, #0		
bne	10a5b8 <_vfiprintf_r+0xbf8>		
ldr	r0, [sp, #64]	; 0x40	
mov	sl, fp		
ldr	r2, [sp, #68]	; 0x44	
add	r0, r0, #1		
ldr	r3, [sp, #36]	; 0x24	
cmp	r0, #7		
add	r2, r2, r6		
str	r6, [sl, #4]		
str	r2, [sp, #68]	; 0x44	
str	r3, [sl]		
str	r0, [sp, #64]	; 0x40	
ble	10a47c <_vfiprintf_r+0xabc>		
cmp	r2, #0		
bne	10a84c <_vfiprintf_r+0xe8c>		
tst	r8, #4		
str	r2, [sp, #64]	; 0x40	
bne	10a80c <_vfiprintf_r+0xe4c>		
ldr	r3, [sp, #16]		
ldr	r2, [sp, #8]		
ldr	r1, [sp, #24]		
cmp	r2, r1		
addge	r3, r3, r2		
addlt	r3, r3, r1		
str	r3, [sp, #16]		
mov	r3, #0		
mov	sl, fp		
str	r3, [sp, #64]	; 0x40	
b	109a64 <_vfiprintf_r+0xa4>		
cmp	r2, #0		
bne	10a688 <_vfiprintf_r+0xcc8>		
tst	r8, #1		
beq	10a684 <_vfiprintf_r+0xcc4>		
add	r3, sp, #176	; 0xb0	
mov	r2, #48	; 0x30	
strb	r2, [r3, #-65]!	; 0xffffffbf	
rsb	r6, r3, fp		
str	r3, [sp, #36]	; 0x24	
b	109d80 <_vfiprintf_r+0x3c0>		
mov	r6, r2		
str	fp, [sp, #36]	; 0x24	
b	109d80 <_vfiprintf_r+0x3c0>		
ldr	r3, [sp, #24]		
ldr	ip, [sp, #8]		
rsb	r4, ip, r3		
cmp	r4, #0		
ble	10a390 <_vfiprintf_r+0x9d0>		
cmp	r4, #16		
ldr	r5, [pc, #1240]	; 10ab88 <_vfiprintf_r+0x11c8>	
ble	10ab50 <_vfiprintf_r+0x1190>		
mov	r9, #16		
b	10a6c4 <_vfiprintf_r+0xd04>		
sub	r4, r4, #16		
cmp	r4, #16		
ble	10a734 <_vfiprintf_r+0xd74>		
add	r0, r1, #1		
add	r2, r2, #16		
cmp	r0, #7		
str	r5, [sl]		
add	ip, r1, #2		
str	r9, [sl, #4]		
str	r2, [sp, #68]	; 0x44	
mov	r1, r0		
str	r0, [sp, #64]	; 0x40	
addle	sl, sl, #8		
ble	10a6b8 <_vfiprintf_r+0xcf8>		
cmp	r2, #0		
mov	ip, #1		
mov	r1, r2		
mov	sl, fp		
beq	10a6b8 <_vfiprintf_r+0xcf8>		
ldr	r0, [sp, #12]		
add	r2, sp, #60	; 0x3c	
ldr	r1, [sp, #4]		
bl	109900 <__sprint_r.part.0>		
cmp	r0, #0		
bne	10a5b8 <_vfiprintf_r+0xbf8>		
sub	r4, r4, #16		
ldr	r1, [sp, #64]	; 0x40	
cmp	r4, #16		
ldr	r2, [sp, #68]	; 0x44	
add	ip, r1, #1		
bgt	10a6c4 <_vfiprintf_r+0xd04>		
cmp	ip, #7		
add	r2, r2, r4		
str	r5, [sl]		
str	r2, [sp, #68]	; 0x44	
str	r4, [sl, #4]		
str	ip, [sp, #64]	; 0x40	
bgt	10a960 <_vfiprintf_r+0xfa0>		
add	sl, sl, #8		
add	r0, ip, #1		
mov	r1, ip		
b	10a390 <_vfiprintf_r+0x9d0>		
cmp	r2, #0		
bne	10a900 <_vfiprintf_r+0xf40>		
cmp	r3, #0		
beq	10a8f0 <_vfiprintf_r+0xf30>		
mov	r2, #2		
add	r3, sp, #56	; 0x38	
mov	r0, r1		
str	r2, [sp, #116]	; 0x74	
str	r3, [sp, #112]	; 0x70	
mov	sl, fp		
b	10a378 <_vfiprintf_r+0x9b8>		
cmp	r2, #0		
bne	10a934 <_vfiprintf_r+0xf74>		
mov	r0, #1		
mov	r1, r2		
mov	sl, fp		
b	10a384 <_vfiprintf_r+0x9c4>		
mov	r2, fp		
and	r3, r4, #7		
lsr	r4, r4, #3		
orr	r4, r4, r5, lsl #29		
lsr	r5, r5, #3		
orrs	r1, r4, r5		
add	r3, r3, #48	; 0x30	
strb	r3, [r2, #-1]!		
bne	10a7a8 <_vfiprintf_r+0xde8>		
tst	r8, #1		
str	r2, [sp, #36]	; 0x24	
moveq	r3, r2		
rsbeq	r6, r3, fp		
beq	109d80 <_vfiprintf_r+0x3c0>		
cmp	r3, #48	; 0x30	
ldr	r3, [sp, #36]	; 0x24	
beq	109d7c <_vfiprintf_r+0x3bc>		
sub	r3, r3, #1		
str	r3, [sp, #36]	; 0x24	
mov	r1, r3		
mov	r3, #48	; 0x30	
rsb	r6, r1, fp		
strb	r3, [r2, #-1]		
b	109d80 <_vfiprintf_r+0x3c0>		
mov	r2, #2		
b	109d0c <_vfiprintf_r+0x34c>		
ldr	r3, [sp, #24]		
mov	sl, fp		
ldr	r1, [sp, #8]		
rsb	r4, r1, r3		
cmp	r4, #0		
bgt	10a49c <_vfiprintf_r+0xadc>		
b	10a630 <_vfiprintf_r+0xc70>		
cmp	r5, #0		
cmpeq	r4, #9		
bhi	10a978 <_vfiprintf_r+0xfb8>		
add	r3, sp, #176	; 0xb0	
add	r4, r4, #48	; 0x30	
strb	r4, [r3, #-65]!	; 0xffffffbf	
rsb	r6, r3, fp		
str	r3, [sp, #36]	; 0x24	
b	109d80 <_vfiprintf_r+0x3c0>		
ldr	r0, [sp, #12]		
add	r2, sp, #60	; 0x3c	
ldr	r1, [sp, #4]		
bl	109900 <__sprint_r.part.0>		
cmp	r0, #0		
bne	10a5b8 <_vfiprintf_r+0xbf8>		
ldr	r2, [sp, #68]	; 0x44	
mov	sl, fp		
b	10a480 <_vfiprintf_r+0xac0>		
ldr	r4, [r2]		
mov	r5, #0		
add	r2, r2, #4		
str	r2, [sp, #28]		
b	109fe0 <_vfiprintf_r+0x620>		
ldr	r3, [sp, #28]		
mov	r5, #0		
add	r3, r3, #4		
ldr	r4, [r3, #-4]		
str	r3, [sp, #28]		
b	109d0c <_vfiprintf_r+0x34c>		
ldr	r4, [r3]		
add	r3, r3, #4		
str	r3, [sp, #28]		
asr	r5, r4, #31		
mov	r2, r4		
mov	r3, r5		
b	10a0d8 <_vfiprintf_r+0x718>		
ldr	r4, [r3]		
mov	r2, #1		
add	r3, r3, #4		
mov	r5, #0		
str	r3, [sp, #28]		
b	109d0c <_vfiprintf_r+0x34c>		
ldr	r0, [sp, #12]		
add	r2, sp, #60	; 0x3c	
ldr	r1, [sp, #4]		
bl	109900 <__sprint_r.part.0>		
cmp	r0, #0		
bne	10a5b8 <_vfiprintf_r+0xbf8>		
mov	sl, fp		
b	109abc <_vfiprintf_r+0xfc>		
mov	r0, r1		
mov	sl, fp		
mov	r1, r2		
b	10a384 <_vfiprintf_r+0x9c4>		
ldr	r0, [sp, #12]		
add	r2, sp, #60	; 0x3c	
ldr	r1, [sp, #4]		
str	r3, [sp, #44]	; 0x2c	
bl	109900 <__sprint_r.part.0>		
cmp	r0, #0		
bne	10a5b8 <_vfiprintf_r+0xbf8>		
ldr	r1, [sp, #64]	; 0x40	
mov	sl, fp		
ldr	r2, [sp, #68]	; 0x44	
add	r0, r1, #1		
ldr	r3, [sp, #44]	; 0x2c	
b	10a350 <_vfiprintf_r+0x990>		
ldr	r0, [sp, #12]		
add	r2, sp, #60	; 0x3c	
ldr	r1, [sp, #4]		
bl	109900 <__sprint_r.part.0>		
cmp	r0, #0		
bne	10a5b8 <_vfiprintf_r+0xbf8>		
ldr	r1, [sp, #64]	; 0x40	
mov	sl, fp		
ldr	r2, [sp, #68]	; 0x44	
add	r0, r1, #1		
b	10a384 <_vfiprintf_r+0x9c4>		
cmp	r2, #0		
bne	10aad4 <_vfiprintf_r+0x1114>		
mov	r0, #1		
mov	r1, r2		
mov	sl, fp		
b	10a390 <_vfiprintf_r+0x9d0>		
mov	r6, fp		
mov	r0, r4		
mov	r1, r5		
mov	r2, #10		
mov	r3, #0		
bl	10c4f4 <__aeabi_uldivmod>		
mov	r0, r4		
mov	r1, r5		
mov	r3, #0		
add	r2, r2, #48	; 0x30	
strb	r2, [r6, #-1]!		
mov	r2, #10		
bl	10c4f4 <__aeabi_uldivmod>		
mov	r4, r0		
mov	r5, r1		
orrs	r3, r4, r5		
bne	10a97c <_vfiprintf_r+0xfbc>		
mov	r3, r6		
b	109d78 <_vfiprintf_r+0x3b8>		
rsbs	r4, r4, #0		
mov	r9, #45	; 0x2d	
rsc	r5, r5, #0		
strb	r9, [sp, #55]	; 0x37	
str	r6, [sp, #20]		
mov	r2, #1		
b	109d18 <_vfiprintf_r+0x358>		
cmp	r3, #0		
mov	r1, r2		
mov	r0, #1		
mov	sl, fp		
beq	10a390 <_vfiprintf_r+0x9d0>		
mov	r2, #2		
add	r3, sp, #56	; 0x38	
str	r2, [fp, #4]		
str	r3, [fp]		
b	10a378 <_vfiprintf_r+0x9b8>		
tst	r8, #16		
bne	10aa34 <_vfiprintf_r+0x1074>		
tst	r8, #64	; 0x40	
beq	10aa34 <_vfiprintf_r+0x1074>		
ldr	r2, [sp, #28]		
add	r2, r2, #4		
ldr	r3, [r2, #-4]		
str	r2, [sp, #28]		
ldrh	r2, [sp, #16]		
strh	r2, [r3]		
b	109a64 <_vfiprintf_r+0xa4>		
ldr	r2, [sp, #28]		
add	r2, r2, #4		
ldr	r3, [r2, #-4]		
str	r2, [sp, #28]		
ldr	r2, [sp, #16]		
str	r2, [r3]		
b	109a64 <_vfiprintf_r+0xa4>		
ldr	r0, [sp, #12]		
add	r2, sp, #60	; 0x3c	
ldr	r1, [sp, #4]		
str	r3, [sp, #44]	; 0x2c	
bl	109900 <__sprint_r.part.0>		
cmp	r0, #0		
bne	10a5b8 <_vfiprintf_r+0xbf8>		
ldr	r1, [sp, #64]	; 0x40	
mov	sl, fp		
ldr	r2, [sp, #68]	; 0x44	
add	r0, r1, #1		
ldr	r3, [sp, #44]	; 0x2c	
b	10a314 <_vfiprintf_r+0x954>		
ldr	r3, [sp, #68]	; 0x44	
cmp	r3, #0		
beq	10a5b8 <_vfiprintf_r+0xbf8>		
ldr	r0, [sp, #12]		
add	r2, sp, #60	; 0x3c	
ldr	r1, [sp, #4]		
bl	109900 <__sprint_r.part.0>		
b	10a5b8 <_vfiprintf_r+0xbf8>		
rsb	ip, ip, #0		
str	r3, [sp, #28]		
mov	r0, r7		
b	109ec8 <_vfiprintf_r+0x508>		
ldr	r0, [sp, #36]	; 0x24	
str	r5, [sp, #28]		
blx	109800 <strlen>		
mov	r3, #0		
ldrb	r9, [sp, #55]	; 0x37	
str	r3, [sp, #20]		
mov	r6, r0		
b	109d80 <_vfiprintf_r+0x3c0>		
ldr	r0, [sp, #12]		
add	r2, sp, #60	; 0x3c	
ldr	r1, [sp, #4]		
bl	109900 <__sprint_r.part.0>		
cmp	r0, #0		
bne	10a5b8 <_vfiprintf_r+0xbf8>		
ldr	r1, [sp, #64]	; 0x40	
mov	sl, fp		
ldr	r2, [sp, #68]	; 0x44	
add	r0, r1, #1		
b	10a390 <_vfiprintf_r+0x9d0>		
ldr	r1, [sp, #64]	; 0x40	
movw	r5, #52392	; 0xcca8	
movt	r5, #16		
ldr	r2, [sp, #68]	; 0x44	
add	r1, r1, #1		
b	109e70 <_vfiprintf_r+0x4b0>		
cmp	r6, #6		
movw	r3, #52484	; 0xcd04	
movt	r3, #16		
str	r5, [sp, #28]		
movcs	r6, #6		
str	r3, [sp, #36]	; 0x24	
bic	r3, r6, r6, asr #31		
str	r3, [sp, #8]		
b	10a09c <_vfiprintf_r+0x6dc>		
ldr	r0, [sp, #64]	; 0x40	
movw	r5, #52392	; 0xcca8	
movt	r5, #16		
add	r0, r0, #1		
b	10a53c <_vfiprintf_r+0xb7c>		
mov	ip, r0		
b	10a734 <_vfiprintf_r+0xd74>		
ldrb	r9, [sp, #55]	; 0x37	
str	r5, [sp, #28]		
str	r0, [sp, #20]		
b	109d80 <_vfiprintf_r+0x3c0>		
ldr	r3, [sp, #28]		
add	r2, r3, #4		
str	r2, [sp, #28]		
ldr	r6, [r3]		
ldrb	r3, [r7, #1]		
cmp	r6, #0		
bge	109af0 <_vfiprintf_r+0x130>		
b	109aec <_vfiprintf_r+0x12c>		
		; <UNDEFINED> instruction	 0x0010ccb8
movw	ip, #52592	; 0xcd70	
mov	r3, r2		
push	{lr}		; (str lr, [sp, #-4]!)
movt	ip, #16		
mov	lr, r1		
mov	r1, r0		
mov	r2, lr		
ldr	r0, [ip]		
pop	{lr}		; (ldr lr, [sp], #4)
b	1099c0 <_vfiprintf_r>		
push	{r4, r5, r6, r7, r8, r9, sl, lr}		
mov	r4, r1		
sub	sp, sp, #1120	; 0x460	
ldrh	r7, [r4, #14]		
sub	sp, sp, #8		
ldr	r9, [r4, #100]	; 0x64	
ldr	sl, [r4, #28]		
add	r6, sp, #104	; 0x68	
ldr	r8, [r4, #36]	; 0x24	
mov	r1, sp		
ldrh	ip, [r4, #12]		
mov	lr, #1024	; 0x400	
strh	r7, [sp, #14]		
mov	r7, #0		
bic	ip, ip, #2		
str	r9, [sp, #100]	; 0x64	
str	r6, [sp]		
mov	r9, r0		
str	r6, [sp, #16]		
strh	ip, [sp, #12]		
str	sl, [sp, #28]		
str	r8, [sp, #36]	; 0x24	
str	lr, [sp, #8]		
str	lr, [sp, #20]		
str	r7, [sp, #24]		
bl	1099c0 <_vfiprintf_r>		
subs	r6, r0, #0		
blt	10ac38 <__sbprintf+0x84>		
mov	r0, r9		
mov	r1, sp		
bl	1074ac <_fflush_r>		
cmp	r0, r7		
mvnne	r6, #0		
ldrh	r3, [sp, #12]		
mov	r0, r6		
tst	r3, #64	; 0x40	
ldrhne	r3, [r4, #12]		
orrne	r3, r3, #64	; 0x40	
strhne	r3, [r4, #12]		
add	sp, sp, #1120	; 0x460	
add	sp, sp, #8		
pop	{r4, r5, r6, r7, r8, r9, sl, pc}		
push	{r3, r4, r5, lr}		
movw	r4, #16528	; 0x4090	
mov	r5, r0		
movt	r4, #17		
mov	r0, r1		
mov	r1, r2		
mov	r2, r3		
mov	r3, #0		
str	r3, [r4]		
bl	10c14c <_write>		
cmn	r0, #1		
popne	{r3, r4, r5, pc}		
ldr	r3, [r4]		
cmp	r3, #0		
strne	r3, [r5]		
pop	{r3, r4, r5, pc}		
movw	ip, #52056	; 0xcb58	
movt	ip, #16		
push	{r4, r5, r6, r7, r8, lr}		
mov	r7, r3		
ldr	r4, [ip]		
mov	r5, r0		
mov	r6, r1		
mov	r8, r2		
ldr	ip, [r4, #328]	; 0x148	
cmp	ip, #0		
addeq	ip, r4, #332	; 0x14c	
streq	ip, [r4, #328]	; 0x148	
ldr	lr, [ip, #4]		
cmp	lr, #31		
addle	r3, lr, #1		
ble	10ad20 <__register_exitproc+0x84>		
movw	r3, #13204	; 0x3394	
movt	r3, #16		
cmp	r3, #0		
beq	10ad6c <__register_exitproc+0xd0>		
mov	r0, #400	; 0x190	
bl	103394 <malloc>		
subs	ip, r0, #0		
beq	10ad6c <__register_exitproc+0xd0>		
ldr	r2, [r4, #328]	; 0x148	
mov	r1, #0		
mov	lr, r1		
mov	r3, #1		
str	r1, [ip, #4]		
str	r2, [ip]		
str	ip, [r4, #328]	; 0x148	
str	r1, [ip, #392]	; 0x188	
str	r1, [ip, #396]	; 0x18c	
cmp	r5, #0		
beq	10ad58 <__register_exitproc+0xbc>		
add	r0, ip, lr, lsl #2		
cmp	r5, #2		
mov	r2, #1		
str	r8, [r0, #136]	; 0x88	
lsl	r2, r2, lr		
ldr	r1, [ip, #392]	; 0x188	
orr	r1, r1, r2		
str	r1, [ip, #392]	; 0x188	
str	r7, [r0, #264]	; 0x108	
ldreq	r1, [ip, #396]	; 0x18c	
orreq	r2, r1, r2		
streq	r2, [ip, #396]	; 0x18c	
add	lr, lr, #2		
str	r3, [ip, #4]		
mov	r0, #0		
str	r6, [ip, lr, lsl #2]		
pop	{r4, r5, r6, r7, r8, pc}		
mvn	r0, #0		
pop	{r4, r5, r6, r7, r8, pc}		
push	{r4, lr}		
mul	r1, r2, r1		
bl	1033bc <_malloc_r>		
subs	r4, r0, #0		
beq	10adb8 <_calloc_r+0x44>		
ldr	r2, [r4, #-4]		
bic	r2, r2, #3		
sub	r2, r2, #4		
cmp	r2, #36	; 0x24	
bhi	10adf8 <_calloc_r+0x84>		
cmp	r2, #19		
movls	r3, r4		
bhi	10adc0 <_calloc_r+0x4c>		
mov	r2, #0		
str	r2, [r3]		
str	r2, [r3, #4]		
str	r2, [r3, #8]		
mov	r0, r4		
pop	{r4, pc}		
cmp	r2, #27		
mov	r1, #0		
addls	r3, r4, #8		
str	r1, [r4]		
str	r1, [r4, #4]		
bls	10ada8 <_calloc_r+0x34>		
cmp	r2, #36	; 0x24	
str	r1, [r4, #8]		
str	r1, [r4, #12]		
addne	r3, r4, #16		
streq	r1, [r4, #16]		
addeq	r3, r4, #24		
streq	r1, [r4, #20]		
b	10ada8 <_calloc_r+0x34>		
mov	r1, #0		
bl	108500 <memset>		
mov	r0, r4		
pop	{r4, pc}		
push	{r3, r4, r5, lr}		
movw	r4, #16528	; 0x4090	
mov	r5, r0		
movt	r4, #17		
mov	r0, r1		
mov	r3, #0		
str	r3, [r4]		
bl	10c00c <_close>		
cmn	r0, #1		
popne	{r3, r4, r5, pc}		
ldr	r3, [r4]		
cmp	r3, #0		
strne	r3, [r5]		
pop	{r3, r4, r5, pc}		
cmp	r1, #0		
beq	10af2c <_fclose_r+0xec>		
cmp	r0, #0		
push	{r4, r5, r6, lr}		
mov	r6, r0		
mov	r4, r1		
beq	10ae68 <_fclose_r+0x28>		
ldr	r3, [r0, #56]	; 0x38	
cmp	r3, #0		
beq	10af14 <_fclose_r+0xd4>		
ldrsh	r3, [r4, #12]		
cmp	r3, #0		
bne	10ae7c <_fclose_r+0x3c>		
mov	r0, #0		
pop	{r4, r5, r6, pc}		
mov	r0, r6		
mov	r1, r4		
bl	107270 <__sflush_r>		
ldr	r3, [r4, #44]	; 0x2c	
cmp	r3, #0		
mov	r5, r0		
beq	10aeac <_fclose_r+0x6c>		
mov	r0, r6		
ldr	r1, [r4, #28]		
blx	r3		
cmp	r0, #0		
mvnlt	r5, #0		
ldrh	r3, [r4, #12]		
tst	r3, #128	; 0x80	
bne	10af1c <_fclose_r+0xdc>		
ldr	r1, [r4, #48]	; 0x30	
cmp	r1, #0		
beq	10aee0 <_fclose_r+0xa0>		
add	r3, r4, #64	; 0x40	
cmp	r1, r3		
beq	10aed8 <_fclose_r+0x98>		
mov	r0, r6		
bl	10793c <_free_r>		
mov	r3, #0		
str	r3, [r4, #48]	; 0x30	
ldr	r1, [r4, #68]	; 0x44	
cmp	r1, #0		
beq	10aefc <_fclose_r+0xbc>		
mov	r0, r6		
bl	10793c <_free_r>		
mov	r3, #0		
str	r3, [r4, #68]	; 0x44	
bl	107800 <__sfp_lock_acquire>		
mov	r3, #0		
strh	r3, [r4, #12]		
bl	107804 <__sfp_lock_release>		
mov	r0, r5		
pop	{r4, r5, r6, pc}		
bl	1077f0 <__sinit>		
b	10ae68 <_fclose_r+0x28>		
mov	r0, r6		
ldr	r1, [r4, #16]		
bl	10793c <_free_r>		
b	10aeb8 <_fclose_r+0x78>		
mov	r0, #0		
bx	lr		
movw	r3, #52592	; 0xcd70	
mov	r1, r0		
movt	r3, #16		
ldr	r0, [r3]		
b	10ae40 <_fclose_r>		
ldrh	r3, [r2, #12]		
push	{r4, r5, r6, r7, r8, lr}		
tst	r3, #8192	; 0x2000	
mov	r4, r2		
orreq	r3, r3, #8192	; 0x2000	
ldreq	r2, [r2, #100]	; 0x64	
sub	sp, sp, #8		
strheq	r3, [r4, #12]		
mov	r7, r0		
orreq	r3, r2, #8192	; 0x2000	
streq	r3, [r4, #100]	; 0x64	
mov	r6, r1		
bl	107d70 <__locale_mb_cur_max>		
cmp	r0, #1		
beq	10b060 <_fputwc_r+0x118>		
mov	r0, r7		
add	r1, sp, #4		
mov	r2, r6		
add	r3, r4, #92	; 0x5c	
bl	10be3c <_wcrtomb_r>		
cmn	r0, #1		
mov	r8, r0		
beq	10b04c <_fputwc_r+0x104>		
cmp	r0, #0		
ldrbne	r1, [sp, #4]		
beq	10b07c <_fputwc_r+0x134>		
mov	r5, #0		
b	10afe0 <_fputwc_r+0x98>		
ldr	r3, [r4]		
strb	r1, [r3]		
ldr	r3, [r4]		
add	r3, r3, #1		
str	r3, [r4]		
add	r5, r5, #1		
cmp	r8, r5		
bls	10b07c <_fputwc_r+0x134>		
add	r3, sp, #4		
ldrb	r1, [r3, r5]		
ldr	r3, [r4, #8]		
sub	r3, r3, #1		
str	r3, [r4, #8]		
cmp	r3, #0		
bge	10afb8 <_fputwc_r+0x70>		
ldr	r2, [r4, #24]		
cmp	r3, r2		
blt	10b020 <_fputwc_r+0xd8>		
ldr	r3, [r4]		
strb	r1, [r3]		
ldr	r3, [r4]		
add	r2, r3, #1		
ldrb	r1, [r3]		
cmp	r1, #10		
strne	r2, [r4]		
bne	10afcc <_fputwc_r+0x84>		
mov	r0, r7		
mov	r2, r4		
bl	10bd00 <__swbuf_r>		
cmn	r0, #1		
movne	r0, #0		
moveq	r0, #1		
cmp	r0, #0		
beq	10afcc <_fputwc_r+0x84>		
mvn	r0, #0		
add	sp, sp, #8		
pop	{r4, r5, r6, r7, r8, pc}		
ldrh	r3, [r4, #12]		
orr	r3, r3, #64	; 0x40	
strh	r3, [r4, #12]		
add	sp, sp, #8		
pop	{r4, r5, r6, r7, r8, pc}		
sub	r3, r6, #1		
cmp	r3, #254	; 0xfe	
bhi	10af84 <_fputwc_r+0x3c>		
uxtb	r1, r6		
mov	r8, r0		
strb	r1, [sp, #4]		
b	10afb0 <_fputwc_r+0x68>		
mov	r0, r6		
add	sp, sp, #8		
pop	{r4, r5, r6, r7, r8, pc}		
movw	r3, #52592	; 0xcd70	
movt	r3, #16		
push	{r4, r5, r6, lr}		
mov	r6, r0		
ldr	r4, [r3]		
mov	r5, r1		
cmp	r4, #0		
beq	10b0bc <fputwc+0x34>		
ldr	r3, [r4, #56]	; 0x38	
cmp	r3, #0		
bne	10b0bc <fputwc+0x34>		
mov	r0, r4		
bl	1077f0 <__sinit>		
mov	r0, r4		
mov	r1, r6		
mov	r2, r5		
pop	{r4, r5, r6, lr}		
b	10af48 <_fputwc_r>		
push	{r3, r4, r5, lr}		
movw	r4, #16528	; 0x4090	
mov	r5, r0		
movt	r4, #17		
mov	r0, r1		
mov	r1, r2		
mov	r3, #0		
str	r3, [r4]		
bl	10c014 <_fstat>		
cmn	r0, #1		
popne	{r3, r4, r5, pc}		
ldr	r3, [r4]		
cmp	r3, #0		
strne	r3, [r5]		
pop	{r3, r4, r5, pc}		
ldr	r3, [r2, #8]		
cmp	r3, #0		
beq	10b1ec <__sfvwrite_r+0xe0>		
ldrh	r3, [r1, #12]		
push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}		
tst	r3, #8		
sub	sp, sp, #12		
mov	r4, r1		
mov	r7, r2		
str	r0, [sp]		
beq	10b1c0 <__sfvwrite_r+0xb4>		
ldr	r2, [r1, #16]		
cmp	r2, #0		
beq	10b1c0 <__sfvwrite_r+0xb4>		
and	r8, r3, #2		
ldr	r5, [r7]		
uxth	r0, r8		
cmp	r0, #0		
beq	10b1f4 <__sfvwrite_r+0xe8>		
mov	r8, #0		
mov	r9, #64512	; 0xfc00	
mov	r6, r8		
movt	r9, #32767	; 0x7fff	
cmp	r6, #0		
mov	r2, r8		
ldr	r0, [sp]		
beq	10b1dc <__sfvwrite_r+0xd0>		
cmp	r6, r9		
ldr	sl, [r4, #36]	; 0x24	
ldr	r1, [r4, #28]		
movcc	r3, r6		
movcs	r3, r9		
blx	sl		
cmp	r0, #0		
add	r8, r8, r0		
rsb	r6, r0, r6		
ble	10b2a0 <__sfvwrite_r+0x194>		
ldr	r3, [r7, #8]		
rsb	r0, r0, r3		
str	r0, [r7, #8]		
cmp	r0, #0		
bne	10b168 <__sfvwrite_r+0x5c>		
mov	r0, #0		
add	sp, sp, #12		
pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}		
ldr	r0, [sp]		
mov	r1, r4		
bl	105b70 <__swsetup_r>		
cmp	r0, #0		
bne	10b598 <__sfvwrite_r+0x48c>		
ldrh	r3, [r4, #12]		
b	10b144 <__sfvwrite_r+0x38>		
ldr	r8, [r5]		
add	r5, r5, #8		
ldr	r6, [r5, #-4]		
b	10b168 <__sfvwrite_r+0x5c>		
mov	r0, #0		
bx	lr		
ands	r8, r3, #1		
bne	10b2b8 <__sfvwrite_r+0x1ac>		
mov	r6, r8		
cmp	r6, #0		
beq	10b27c <__sfvwrite_r+0x170>		
tst	r3, #512	; 0x200	
ldr	r9, [r4, #8]		
beq	10b380 <__sfvwrite_r+0x274>		
cmp	r6, r9		
mov	sl, r9		
bcc	10b41c <__sfvwrite_r+0x310>		
tst	r3, #1152	; 0x480	
bne	10b458 <__sfvwrite_r+0x34c>		
ldr	r0, [r4]		
mov	r2, sl		
mov	r1, r8		
bl	10b62c <memmove>		
ldr	r3, [r4, #8]		
ldr	r2, [r4]		
mov	r0, r6		
rsb	r9, r9, r3		
str	r9, [r4, #8]		
add	r2, r2, sl		
str	r2, [r4]		
ldr	r3, [r7, #8]		
add	r8, r8, r0		
rsb	r6, r0, r6		
rsb	r0, r0, r3		
str	r0, [r7, #8]		
cmp	r0, #0		
beq	10b1b4 <__sfvwrite_r+0xa8>		
cmp	r6, #0		
ldrh	r3, [r4, #12]		
bne	10b208 <__sfvwrite_r+0xfc>		
ldr	r8, [r5]		
add	r5, r5, #8		
ldr	r6, [r5, #-4]		
b	10b200 <__sfvwrite_r+0xf4>		
ldr	r0, [sp]		
mov	r1, r4		
bl	1074ac <_fflush_r>		
cmp	r0, #0		
beq	10b3d0 <__sfvwrite_r+0x2c4>		
ldrh	r3, [r4, #12]		
orr	r3, r3, #64	; 0x40	
mvn	r0, #0		
strh	r3, [r4, #12]		
add	sp, sp, #12		
pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}		
mov	r8, r0		
mov	fp, r0		
mov	sl, r0		
mov	r9, r0		
cmp	r9, #0		
beq	10b36c <__sfvwrite_r+0x260>		
cmp	fp, #0		
beq	10b42c <__sfvwrite_r+0x320>		
ldr	r1, [r4, #20]		
cmp	r8, r9		
ldr	r3, [r4, #8]		
movcc	r2, r8		
movcs	r2, r9		
add	r3, r1, r3		
ldr	r0, [r4]		
cmp	r2, r3		
ldr	lr, [r4, #16]		
mov	r6, r2		
movle	ip, #0		
movgt	ip, #1		
cmp	r0, lr		
movls	ip, #0		
cmp	ip, #0		
bne	10b520 <__sfvwrite_r+0x414>		
cmp	r2, r1		
blt	10b3d8 <__sfvwrite_r+0x2cc>		
mov	r3, r1		
ldr	r6, [r4, #36]	; 0x24	
ldr	r0, [sp]		
mov	r2, sl		
ldr	r1, [r4, #28]		
blx	r6		
subs	r6, r0, #0		
ble	10b2a0 <__sfvwrite_r+0x194>		
subs	r8, r8, r6		
beq	10b400 <__sfvwrite_r+0x2f4>		
ldr	r3, [r7, #8]		
add	sl, sl, r6		
rsb	r9, r6, r9		
rsb	r6, r6, r3		
str	r6, [r7, #8]		
cmp	r6, #0		
beq	10b1b4 <__sfvwrite_r+0xa8>		
cmp	r9, #0		
bne	10b2d0 <__sfvwrite_r+0x1c4>		
ldr	sl, [r5]		
mov	fp, #0		
ldr	r9, [r5, #4]		
add	r5, r5, #8		
b	10b2c8 <__sfvwrite_r+0x1bc>		
ldr	r0, [r4]		
ldr	r3, [r4, #16]		
cmp	r0, r3		
bhi	10b39c <__sfvwrite_r+0x290>		
ldr	sl, [r4, #20]		
cmp	r6, sl		
bcs	10b4e8 <__sfvwrite_r+0x3dc>		
cmp	r6, r9		
mov	r1, r8		
movcc	r9, r6		
mov	r2, r9		
bl	10b62c <memmove>		
ldr	r3, [r4, #8]		
ldr	r2, [r4]		
rsb	r3, r9, r3		
str	r3, [r4, #8]		
cmp	r3, #0		
add	r3, r2, r9		
str	r3, [r4]		
beq	10b28c <__sfvwrite_r+0x180>		
mov	r0, r9		
b	10b254 <__sfvwrite_r+0x148>		
mov	r1, sl		
bl	10b62c <memmove>		
ldr	r2, [r4, #8]		
ldr	r3, [r4]		
subs	r8, r8, r6		
rsb	r2, r6, r2		
str	r2, [r4, #8]		
add	r3, r3, r6		
str	r3, [r4]		
bne	10b348 <__sfvwrite_r+0x23c>		
ldr	r0, [sp]		
mov	r1, r4		
bl	1074ac <_fflush_r>		
cmp	r0, #0		
bne	10b2a0 <__sfvwrite_r+0x194>		
mov	fp, r8		
b	10b348 <__sfvwrite_r+0x23c>		
ldr	r0, [r4]		
mov	r9, r6		
mov	sl, r6		
b	10b22c <__sfvwrite_r+0x120>		
mov	r0, sl		
mov	r1, #10		
mov	r2, r9		
blx	107f40 <memchr>		
cmp	r0, #0		
addne	r0, r0, #1		
addeq	r8, r9, #1		
movne	fp, #1		
rsbne	r8, sl, r0		
moveq	fp, #1		
b	10b2d8 <__sfvwrite_r+0x1cc>		
ldr	sl, [r4, #20]		
ldr	r1, [r4, #16]		
ldr	r9, [r4]		
add	sl, sl, sl, lsl #1		
rsb	r9, r1, r9		
add	sl, sl, sl, lsr #31		
add	r0, r9, #1		
add	r0, r0, r6		
asr	sl, sl, #1		
cmp	sl, r0		
mov	r2, sl		
movcc	sl, r0		
movcc	r2, sl		
tst	r3, #1024	; 0x400	
beq	10b560 <__sfvwrite_r+0x454>		
mov	r1, r2		
ldr	r0, [sp]		
bl	1033bc <_malloc_r>		
subs	fp, r0, #0		
beq	10b5a0 <__sfvwrite_r+0x494>		
ldr	r1, [r4, #16]		
mov	r2, r9		
bl	108000 <memcpy>		
ldrh	r3, [r4, #12]		
bic	r3, r3, #1152	; 0x480	
orr	r3, r3, #128	; 0x80	
strh	r3, [r4, #12]		
add	r0, fp, r9		
str	sl, [r4, #20]		
rsb	r9, r9, sl		
str	fp, [r4, #16]		
str	r9, [r4, #8]		
mov	sl, r6		
str	r0, [r4]		
mov	r9, r6		
b	10b22c <__sfvwrite_r+0x120>		
cmn	r6, #-2147483647	; 0x80000001	
mov	r1, sl		
movcc	r0, r6		
mvncs	r0, #-2147483648	; 0x80000000	
bl	10c2b4 <__aeabi_idiv>		
ldr	r9, [r4, #36]	; 0x24	
ldr	r1, [r4, #28]		
mov	r2, r8		
mul	r3, r0, sl		
ldr	r0, [sp]		
blx	r9		
cmp	r0, #0		
bgt	10b254 <__sfvwrite_r+0x148>		
b	10b2a0 <__sfvwrite_r+0x194>		
mov	r2, r3		
mov	r1, sl		
str	r3, [sp, #4]		
bl	10b62c <memmove>		
ldr	r2, [r4]		
mov	r1, r4		
ldr	r3, [sp, #4]		
ldr	r0, [sp]		
add	r2, r2, r3		
str	r2, [r4]		
bl	1074ac <_fflush_r>		
ldr	r3, [sp, #4]		
cmp	r0, #0		
bne	10b2a0 <__sfvwrite_r+0x194>		
mov	r6, r3		
b	10b340 <__sfvwrite_r+0x234>		
ldr	r0, [sp]		
bl	10b798 <_realloc_r>		
subs	fp, r0, #0		
bne	10b4c4 <__sfvwrite_r+0x3b8>		
ldr	r5, [sp]		
ldr	r1, [r4, #16]		
mov	r0, r5		
bl	10793c <_free_r>		
ldrh	r3, [r4, #12]		
mov	r2, #12		
str	r2, [r5]		
bic	r3, r3, #128	; 0x80	
uxth	r3, r3		
b	10b2a4 <__sfvwrite_r+0x198>		
mvn	r0, #0		
b	10b1b8 <__sfvwrite_r+0xac>		
ldr	r1, [sp]		
mov	r2, #12		
ldrh	r3, [r4, #12]		
str	r2, [r1]		
b	10b2a4 <__sfvwrite_r+0x198>		
push	{r3, r4, r5, lr}		
movw	r4, #16528	; 0x4090	
mov	r5, r0		
movt	r4, #17		
mov	r0, r1		
mov	r3, #0		
str	r3, [r4]		
bl	10c02c <_isatty>		
cmn	r0, #1		
popne	{r3, r4, r5, pc}		
ldr	r3, [r4]		
cmp	r3, #0		
strne	r3, [r5]		
pop	{r3, r4, r5, pc}		
push	{r3, r4, r5, lr}		
movw	r4, #16528	; 0x4090	
mov	r5, r0		
movt	r4, #17		
mov	r0, r1		
mov	r1, r2		
mov	r2, r3		
mov	r3, #0		
str	r3, [r4]		
bl	10c04c <_lseek>		
cmn	r0, #1		
popne	{r3, r4, r5, pc}		
ldr	r3, [r4]		
cmp	r3, #0		
strne	r3, [r5]		
pop	{r3, r4, r5, pc}		
cmp	r0, r1		
push	{r4, r5, r6, lr}		
bls	10b668 <memmove+0x3c>		
add	r3, r1, r2		
cmp	r0, r3		
bcs	10b668 <memmove+0x3c>		
cmp	r2, #0		
add	r1, r0, r2		
popeq	{r4, r5, r6, pc}		
rsb	r2, r2, r3		
ldrb	ip, [r3, #-1]!		
cmp	r3, r2		
strb	ip, [r1, #-1]!		
bne	10b654 <memmove+0x28>		
pop	{r4, r5, r6, pc}		
cmp	r2, #15		
bhi	10b698 <memmove+0x6c>		
mov	r3, r0		
cmp	r2, #0		
popeq	{r4, r5, r6, pc}		
sub	r3, r3, #1		
add	r2, r1, r2		
ldrb	ip, [r1], #1		
cmp	r1, r2		
strb	ip, [r3, #1]!		
bne	10b684 <memmove+0x58>		
pop	{r4, r5, r6, pc}		
orr	r3, r0, r1		
tst	r3, #3		
bne	10b748 <memmove+0x11c>		
add	ip, r0, #16		
add	r3, r1, #16		
mov	lr, r2		
ldr	r4, [r3, #-16]		
sub	lr, lr, #16		
cmp	lr, #15		
add	r3, r3, #16		
add	ip, ip, #16		
str	r4, [ip, #-32]	; 0xffffffe0	
ldr	r4, [r3, #-28]	; 0xffffffe4	
str	r4, [ip, #-28]	; 0xffffffe4	
ldr	r4, [r3, #-24]	; 0xffffffe8	
str	r4, [ip, #-24]	; 0xffffffe8	
ldr	r4, [r3, #-20]	; 0xffffffec	
str	r4, [ip, #-20]	; 0xffffffec	
bhi	10b6b0 <memmove+0x84>		
sub	r3, r2, #16		
and	r6, r2, #15		
bic	r3, r3, #15		
cmp	r6, #3		
add	r3, r3, #16		
add	r1, r1, r3		
add	r3, r0, r3		
bls	10b750 <memmove+0x124>		
sub	r4, r3, #4		
mov	lr, r1		
mov	ip, r6		
sub	ip, ip, #4		
ldr	r5, [lr], #4		
cmp	ip, #3		
str	r5, [r4, #4]!		
bhi	10b710 <memmove+0xe4>		
sub	ip, r6, #4		
and	r2, r2, #3		
bic	ip, ip, #3		
cmp	r2, #0		
add	ip, ip, #4		
add	r3, r3, ip		
add	r1, r1, ip		
bne	10b67c <memmove+0x50>		
pop	{r4, r5, r6, pc}		
mov	r3, r0		
b	10b67c <memmove+0x50>		
mov	r2, r6		
b	10b674 <memmove+0x48>		
push	{r3, r4, r5, lr}		
movw	r4, #16528	; 0x4090	
mov	r5, r0		
movt	r4, #17		
mov	r0, r1		
mov	r1, r2		
mov	r2, r3		
mov	r3, #0		
str	r3, [r4]		
bl	10c0b0 <_read>		
cmn	r0, #1		
popne	{r3, r4, r5, pc}		
ldr	r3, [r4]		
cmp	r3, #0		
strne	r3, [r5]		
pop	{r3, r4, r5, pc}		
push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}		
subs	r6, r1, #0		
sub	sp, sp, #12		
mov	r7, r2		
beq	10bb28 <_realloc_r+0x390>		
mov	r8, r0		
bl	103b34 <__malloc_lock>		
add	r4, r7, #11		
ldr	r3, [r6, #-4]		
cmp	r4, #22		
sub	r9, r6, #8		
bichi	r4, r4, #7		
bic	r5, r3, #3		
movls	r2, #16		
movls	r0, #0		
lsrhi	r0, r4, #31		
movhi	r2, r4		
movls	r4, r2		
cmp	r4, r7		
orrcc	r0, r0, #1		
cmp	r0, #0		
movne	r3, #12		
movne	r0, #0		
strne	r3, [r8]		
bne	10b83c <_realloc_r+0xa4>		
cmp	r5, r2		
blt	10b844 <_realloc_r+0xac>		
mov	r7, r6		
rsb	r2, r4, r5		
cmp	r2, #15		
bhi	10ba2c <_realloc_r+0x294>		
add	r2, r9, r5		
and	r3, r3, #1		
orr	r5, r3, r5		
str	r5, [r9, #4]		
ldr	r3, [r2, #4]		
orr	r3, r3, #1		
str	r3, [r2, #4]		
mov	r0, r8		
bl	103b38 <__malloc_unlock>		
mov	r0, r7		
add	sp, sp, #12		
pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}		
movw	fp, #53664	; 0xd1a0	
add	r1, r9, r5		
movt	fp, #16		
ldr	r0, [fp, #8]		
cmp	r0, r1		
beq	10bb54 <_realloc_r+0x3bc>		
ldr	ip, [r1, #4]		
bic	r0, ip, #1		
add	r0, r1, r0		
ldr	r0, [r0, #4]		
tst	r0, #1		
bne	10b960 <_realloc_r+0x1c8>		
bic	ip, ip, #3		
add	ip, ip, r5		
cmp	ip, r2		
bge	10bb38 <_realloc_r+0x3a0>		
tst	r3, #1		
bne	10ba64 <_realloc_r+0x2cc>		
ldr	sl, [r6, #-8]		
rsb	sl, sl, r9		
ldr	r0, [sl, #4]		
bic	r0, r0, #3		
add	ip, ip, r0		
cmp	ip, r2		
blt	10b978 <_realloc_r+0x1e0>		
ldr	r0, [r1, #12]		
mov	r7, sl		
ldr	r1, [r1, #8]		
sub	r2, r5, #4		
cmp	r2, #36	; 0x24	
str	r0, [r1, #12]		
str	r1, [r0, #8]		
ldr	r1, [sl, #12]		
ldr	r0, [r7, #8]!		
str	r1, [r0, #12]		
str	r0, [r1, #8]		
bhi	10bccc <_realloc_r+0x534>		
cmp	r2, #19		
movls	r2, r7		
bls	10b938 <_realloc_r+0x1a0>		
ldr	r1, [r6]		
cmp	r2, #27		
addls	r2, sl, #16		
str	r1, [sl, #8]		
ldr	r1, [r6, #4]		
addls	r6, r6, #8		
str	r1, [sl, #12]		
bls	10b938 <_realloc_r+0x1a0>		
ldr	r3, [r6, #8]		
cmp	r2, #36	; 0x24	
addne	r2, sl, #24		
addeq	r2, sl, #32		
str	r3, [sl, #16]		
ldr	r3, [r6, #12]		
addne	r6, r6, #16		
str	r3, [sl, #20]		
ldreq	r3, [r6, #16]		
streq	r3, [sl, #24]		
ldreq	r3, [r6, #20]		
addeq	r6, r6, #24		
streq	r3, [sl, #28]		
ldr	r3, [r6]		
mov	r5, ip		
mov	r9, sl		
str	r3, [r2]		
ldr	r3, [r6, #4]		
str	r3, [r2, #4]		
ldr	r3, [r6, #8]		
str	r3, [r2, #8]		
ldr	r3, [sl, #4]		
b	10b808 <_realloc_r+0x70>		
tst	r3, #1		
bne	10ba64 <_realloc_r+0x2cc>		
ldr	sl, [r6, #-8]		
rsb	sl, sl, r9		
ldr	r0, [sl, #4]		
bic	r0, r0, #3		
add	r3, r0, r5		
cmp	r3, r2		
blt	10ba64 <_realloc_r+0x2cc>		
mov	r7, sl		
ldr	r1, [sl, #12]		
ldr	r0, [r7, #8]!		
sub	r2, r5, #4		
cmp	r2, #36	; 0x24	
str	r1, [r0, #12]		
str	r0, [r1, #8]		
bhi	10bc5c <_realloc_r+0x4c4>		
cmp	r2, #19		
movls	r1, r7		
bls	10ba04 <_realloc_r+0x26c>		
ldr	r1, [r6]		
cmp	r2, #27		
str	r1, [sl, #8]		
ldr	r1, [r6, #4]		
addls	r6, r6, #8		
str	r1, [sl, #12]		
addls	r1, sl, #16		
bls	10ba04 <_realloc_r+0x26c>		
ldr	r1, [r6, #8]		
cmp	r2, #36	; 0x24	
str	r1, [sl, #16]		
addne	r1, sl, #24		
ldr	r2, [r6, #12]		
addeq	r1, sl, #32		
addne	r6, r6, #16		
str	r2, [sl, #20]		
ldreq	r2, [r6, #16]		
streq	r2, [sl, #24]		
ldreq	r2, [r6, #20]		
addeq	r6, r6, #24		
streq	r2, [sl, #28]		
ldr	r2, [r6]		
mov	r5, r3		
mov	r9, sl		
str	r2, [r1]		
ldr	r3, [r6, #4]		
str	r3, [r1, #4]		
ldr	r3, [r6, #8]		
str	r3, [r1, #8]		
ldr	r3, [sl, #4]		
b	10b808 <_realloc_r+0x70>		
add	r1, r9, r4		
and	r3, r3, #1		
add	ip, r1, r2		
orr	r4, r3, r4		
orr	r2, r2, #1		
str	r4, [r9, #4]		
str	r2, [r1, #4]		
mov	r0, r8		
ldr	r3, [ip, #4]		
add	r1, r1, #8		
orr	r3, r3, #1		
str	r3, [ip, #4]		
bl	10793c <_free_r>		
b	10b830 <_realloc_r+0x98>		
mov	r1, r7		
mov	r0, r8		
bl	1033bc <_malloc_r>		
subs	r7, r0, #0		
beq	10b830 <_realloc_r+0x98>		
ldr	r3, [r6, #-4]		
sub	r1, r7, #8		
bic	r2, r3, #1		
add	r2, r9, r2		
cmp	r1, r2		
beq	10bcb8 <_realloc_r+0x520>		
sub	r2, r5, #4		
cmp	r2, #36	; 0x24	
bhi	10bcac <_realloc_r+0x514>		
cmp	r2, #19		
movls	r3, r7		
movls	r2, r6		
bls	10bb00 <_realloc_r+0x368>		
ldr	r3, [r6]		
cmp	r2, #27		
addls	r2, r6, #8		
str	r3, [r7]		
ldr	r3, [r6, #4]		
str	r3, [r7, #4]		
addls	r3, r7, #8		
bls	10bb00 <_realloc_r+0x368>		
ldr	r3, [r6, #8]		
cmp	r2, #36	; 0x24	
addne	r2, r6, #16		
addeq	r2, r6, #24		
str	r3, [r7, #8]		
ldr	r3, [r6, #12]		
str	r3, [r7, #12]		
addne	r3, r7, #16		
ldreq	r1, [r6, #16]		
addeq	r3, r7, #24		
streq	r1, [r7, #16]		
ldreq	r1, [r6, #20]		
streq	r1, [r7, #20]		
ldr	r1, [r2]		
str	r1, [r3]		
ldr	r1, [r2, #4]		
str	r1, [r3, #4]		
ldr	r2, [r2, #8]		
str	r2, [r3, #8]		
mov	r1, r6		
mov	r0, r8		
bl	10793c <_free_r>		
b	10b830 <_realloc_r+0x98>		
mov	r1, r2		
add	sp, sp, #12		
pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}		
b	1033bc <_malloc_r>		
ldr	r2, [r1, #12]		
mov	r7, r6		
ldr	r1, [r1, #8]		
mov	r5, ip		
str	r2, [r1, #12]		
str	r1, [r2, #8]		
b	10b808 <_realloc_r+0x70>		
ldr	r1, [r0, #4]		
add	ip, r4, #16		
bic	r1, r1, #3		
add	r1, r1, r5		
cmp	r1, ip		
bge	10bc78 <_realloc_r+0x4e0>		
tst	r3, #1		
bne	10ba64 <_realloc_r+0x2cc>		
ldr	sl, [r6, #-8]		
rsb	sl, sl, r9		
ldr	r0, [sl, #4]		
bic	r0, r0, #3		
add	r3, r1, r0		
cmp	ip, r3		
bgt	10b978 <_realloc_r+0x1e0>		
mov	r7, sl		
ldr	r1, [sl, #12]		
ldr	r0, [r7, #8]!		
sub	r2, r5, #4		
cmp	r2, #36	; 0x24	
str	r1, [r0, #12]		
str	r0, [r1, #8]		
bhi	10bce8 <_realloc_r+0x550>		
cmp	r2, #19		
movls	r2, r7		
bls	10bc10 <_realloc_r+0x478>		
ldr	r1, [r6]		
cmp	r2, #27		
addls	r2, sl, #16		
str	r1, [sl, #8]		
ldr	r1, [r6, #4]		
addls	r6, r6, #8		
str	r1, [sl, #12]		
bls	10bc10 <_realloc_r+0x478>		
ldr	r1, [r6, #8]		
cmp	r2, #36	; 0x24	
str	r1, [sl, #16]		
ldr	r2, [r6, #12]		
addne	r6, r6, #16		
str	r2, [sl, #20]		
addne	r2, sl, #24		
ldreq	r1, [r6, #16]		
addeq	r2, sl, #32		
streq	r1, [sl, #24]		
ldreq	r1, [r6, #20]		
addeq	r6, r6, #24		
streq	r1, [sl, #28]		
ldr	r1, [r6]		
str	r1, [r2]		
ldr	r1, [r6, #4]		
str	r1, [r2, #4]		
ldr	r1, [r6, #8]		
str	r1, [r2, #8]		
add	r2, sl, r4		
rsb	r3, r4, r3		
str	r2, [fp, #8]		
orr	r3, r3, #1		
str	r3, [r2, #4]		
mov	r0, r8		
ldr	r3, [sl, #4]		
and	r3, r3, #1		
orr	r4, r4, r3		
str	r4, [sl, #4]		
bl	103b38 <__malloc_unlock>		
mov	r0, r7		
b	10b83c <_realloc_r+0xa4>		
mov	r1, r6		
mov	r0, r7		
mov	r5, r3		
mov	r9, sl		
bl	10b62c <memmove>		
ldr	r3, [sl, #4]		
b	10b808 <_realloc_r+0x70>		
add	r9, r9, r4		
rsb	r3, r4, r1		
str	r9, [fp, #8]		
orr	r3, r3, #1		
str	r3, [r9, #4]		
mov	r0, r8		
ldr	r3, [r6, #-4]		
and	r3, r3, #1		
orr	r4, r4, r3		
str	r4, [r6, #-4]		
bl	103b38 <__malloc_unlock>		
mov	r0, r6		
b	10b83c <_realloc_r+0xa4>		
mov	r1, r6		
bl	10b62c <memmove>		
b	10bb18 <_realloc_r+0x380>		
ldr	r2, [r7, #-4]		
mov	r7, r6		
bic	r2, r2, #3		
add	r5, r5, r2		
b	10b808 <_realloc_r+0x70>		
mov	r1, r6		
mov	r0, r7		
mov	r5, ip		
mov	r9, sl		
bl	10b62c <memmove>		
ldr	r3, [sl, #4]		
b	10b808 <_realloc_r+0x70>		
mov	r1, r6		
mov	r0, r7		
str	r3, [sp, #4]		
bl	10b62c <memmove>		
ldr	r3, [sp, #4]		
b	10bc28 <_realloc_r+0x490>		
push	{r4, r5, r6, lr}		
subs	r6, r0, #0		
mov	r5, r1		
mov	r4, r2		
beq	10bd20 <__swbuf_r+0x20>		
ldr	r3, [r6, #56]	; 0x38	
cmp	r3, #0		
beq	10be1c <__swbuf_r+0x11c>		
ldrh	r2, [r4, #12]		
ldr	r3, [r4, #24]		
uxth	ip, r2		
tst	ip, #8		
str	r3, [r4, #8]		
beq	10bdbc <__swbuf_r+0xbc>		
ldr	r3, [r4, #16]		
cmp	r3, #0		
beq	10bdbc <__swbuf_r+0xbc>		
tst	ip, #8192	; 0x2000	
uxtb	r5, r5		
orreq	r2, r2, #8192	; 0x2000	
strheq	r2, [r4, #12]		
ldreq	r1, [r4, #100]	; 0x64	
biceq	r2, r1, #8192	; 0x2000	
streq	r2, [r4, #100]	; 0x64	
ldr	r2, [r4]		
ldr	r1, [r4, #20]		
rsb	r3, r3, r2		
cmp	r3, r1		
addlt	r3, r3, #1		
bge	10bde0 <__swbuf_r+0xe0>		
ldr	r1, [r4, #8]		
add	r0, r2, #1		
str	r0, [r4]		
sub	r1, r1, #1		
str	r1, [r4, #8]		
strb	r5, [r2]		
ldr	r2, [r4, #20]		
cmp	r2, r3		
beq	10be00 <__swbuf_r+0x100>		
ldrh	r3, [r4, #12]		
cmp	r5, #10		
movne	r3, #0		
andeq	r3, r3, #1		
cmp	r3, #0		
bne	10be00 <__swbuf_r+0x100>		
mov	r0, r5		
pop	{r4, r5, r6, pc}		
mov	r0, r6		
mov	r1, r4		
bl	105b70 <__swsetup_r>		
cmp	r0, #0		
bne	10be14 <__swbuf_r+0x114>		
ldrh	r2, [r4, #12]		
ldr	r3, [r4, #16]		
uxth	ip, r2		
b	10bd44 <__swbuf_r+0x44>		
mov	r0, r6		
mov	r1, r4		
bl	1074ac <_fflush_r>		
cmp	r0, #0		
bne	10be14 <__swbuf_r+0x114>		
ldr	r2, [r4]		
mov	r3, #1		
b	10bd78 <__swbuf_r+0x78>		
mov	r0, r6		
mov	r1, r4		
bl	1074ac <_fflush_r>		
cmp	r0, #0		
beq	10bdb4 <__swbuf_r+0xb4>		
mvn	r0, #0		
pop	{r4, r5, r6, pc}		
bl	1077f0 <__sinit>		
b	10bd20 <__swbuf_r+0x20>		
movw	r3, #52592	; 0xcd70	
mov	r2, r1		
movt	r3, #16		
mov	r1, r0		
ldr	r0, [r3]		
b	10bd00 <__swbuf_r>		
push	{r4, r5, r6, r7, r8, lr}		
subs	r6, r1, #0		
sub	sp, sp, #24		
mov	r4, r0		
mov	r5, r3		
beq	10be9c <_wcrtomb_r+0x60>		
movw	ip, #54828	; 0xd62c	
mov	r7, r2		
movt	ip, #16		
ldr	r8, [ip]		
bl	107d64 <__locale_charset>		
str	r5, [sp]		
mov	r1, r6		
mov	r2, r7		
mov	r3, r0		
mov	r0, r4		
blx	r8		
cmn	r0, #1		
moveq	r2, #0		
moveq	r3, #138	; 0x8a	
streq	r2, [r5]		
streq	r3, [r4]		
add	sp, sp, #24		
pop	{r4, r5, r6, r7, r8, pc}		
movw	r3, #54828	; 0xd62c	
movt	r3, #16		
ldr	r7, [r3]		
bl	107d64 <__locale_charset>		
str	r5, [sp]		
mov	r2, r6		
add	r1, sp, #12		
mov	r3, r0		
mov	r0, r4		
blx	r7		
b	10be80 <_wcrtomb_r+0x44>		
push	{r4, r5, r6, r7, r8, lr}		
movw	r3, #52592	; 0xcd70	
subs	r6, r0, #0		
movt	r3, #16		
sub	sp, sp, #24		
mov	r5, r2		
ldr	r4, [r3]		
beq	10bf30 <wcrtomb+0x68>		
movw	r3, #54828	; 0xd62c	
mov	r7, r1		
movt	r3, #16		
ldr	r8, [r3]		
bl	107d64 <__locale_charset>		
str	r5, [sp]		
mov	r1, r6		
mov	r2, r7		
mov	r3, r0		
mov	r0, r4		
blx	r8		
cmn	r0, #1		
moveq	r2, #0		
moveq	r3, #138	; 0x8a	
streq	r2, [r5]		
streq	r3, [r4]		
add	sp, sp, #24		
pop	{r4, r5, r6, r7, r8, pc}		
movw	r3, #54828	; 0xd62c	
movt	r3, #16		
ldr	r7, [r3]		
bl	107d64 <__locale_charset>		
str	r5, [sp]		
mov	r2, r6		
add	r1, sp, #12		
mov	r3, r0		
mov	r0, r4		
blx	r7		
b	10bf14 <wcrtomb+0x4c>		
cmp	r1, #0		
beq	10bf7c <__ascii_wctomb+0x20>		
cmp	r2, #255	; 0xff	
strbls	r2, [r1]		
mvnhi	r1, #0		
movls	r1, #1		
movhi	r3, #138	; 0x8a	
strhi	r3, [r0]		
mov	r0, r1		
bx	lr		
movw	ip, #54828	; 0xd62c	
push	{r4, r5, r6, r7, r8, lr}		
movt	ip, #16		
sub	sp, sp, #8		
mov	r7, r3		
mov	r8, r0		
mov	r6, r1		
mov	r5, r2		
ldr	r4, [ip]		
bl	107d64 <__locale_charset>		
str	r7, [sp]		
mov	r1, r6		
mov	r2, r5		
mov	r3, r0		
mov	r0, r8		
blx	r4		
add	sp, sp, #8		
pop	{r4, r5, r6, r7, r8, pc}		
b	10bfcc <_exit>		
movw	r2, #16496	; 0x4070	
movw	ip, #16544	; 0x40a0	
movt	r2, #17		
movt	ip, #17		
ldr	r3, [r2]		
movw	r1, #24736	; 0x60a0	
movt	r1, #17		
cmp	r3, #0		
moveq	r3, ip		
add	r0, r3, r0		
cmp	r0, r1		
str	r0, [r2]		
movls	r0, r3		
mvnhi	r0, #0		
bx	lr		
mov	r0, #0		
bx	lr		
mov	r3, #8192	; 0x2000	
mov	r0, #0		
str	r3, [r1, #4]		
bx	lr		
mov	r0, #1		
bx	lr		
mov	r0, #1		
bx	lr		
push	{r3, lr}		
bl	10c19c <__errno>		
mov	r3, #29		
str	r3, [r0]		
mvn	r0, #0		
pop	{r3, pc}		
push	{r3, lr}		
bl	10c19c <__errno>		
mov	r3, #29		
str	r3, [r0]		
mvn	r0, #0		
pop	{r3, pc}		
push	{r4, r5, r6, lr}		
subs	r6, r2, #0		
ble	10c0a8 <read+0x44>		
sub	r5, r1, #1		
mov	r4, #0		
b	10c088 <read+0x24>		
add	r4, r4, #1		
cmp	r4, r6		
beq	10c0a0 <read+0x3c>		
bl	10c1ac <inbyte>		
cmp	r0, #10		
cmpne	r0, #13		
strb	r0, [r5, #1]!		
bne	10c07c <read+0x18>		
add	r6, r4, #1		
mov	r0, r6		
pop	{r4, r5, r6, pc}		
mov	r6, #0		
b	10c0a0 <read+0x3c>		
push	{r4, r5, r6, lr}		
subs	r6, r2, #0		
ble	10c0f4 <_read+0x44>		
sub	r5, r1, #1		
mov	r4, #0		
b	10c0d4 <_read+0x24>		
add	r4, r4, #1		
cmp	r4, r6		
beq	10c0ec <_read+0x3c>		
bl	10c1ac <inbyte>		
cmp	r0, #10		
cmpne	r0, #13		
strb	r0, [r5, #1]!		
bne	10c0c8 <_read+0x18>		
add	r6, r4, #1		
mov	r0, r6		
pop	{r4, r5, r6, pc}		
mov	r6, #0		
b	10c0ec <_read+0x3c>		
push	{r4, r5, r6, lr}		
subs	r6, r2, #0		
ble	10c144 <write+0x48>		
mov	r4, r1		
add	r5, r1, r6		
b	10c120 <write+0x24>		
bl	10c1b8 <outbyte>		
cmp	r4, r5		
beq	10c144 <write+0x48>		
ldrb	r0, [r4], #1		
cmp	r0, #10		
bne	10c114 <write+0x18>		
mov	r0, #13		
bl	10c1b8 <outbyte>		
ldrb	r0, [r4, #-1]		
bl	10c1b8 <outbyte>		
cmp	r4, r5		
bne	10c120 <write+0x24>		
mov	r0, r6		
pop	{r4, r5, r6, pc}		
push	{r4, r5, r6, lr}		
subs	r6, r2, #0		
ble	10c194 <_write+0x48>		
mov	r4, r1		
add	r5, r1, r6		
b	10c170 <_write+0x24>		
bl	10c1b8 <outbyte>		
cmp	r4, r5		
beq	10c194 <_write+0x48>		
ldrb	r0, [r4], #1		
cmp	r0, #10		
bne	10c164 <_write+0x18>		
mov	r0, #13		
bl	10c1b8 <outbyte>		
ldrb	r0, [r4, #-1]		
bl	10c1b8 <outbyte>		
cmp	r4, r5		
bne	10c170 <_write+0x24>		
mov	r0, r6		
pop	{r4, r5, r6, pc}		
movw	r3, #52592	; 0xcd70	
movt	r3, #16		
ldr	r0, [r3]		
bx	lr		
mov	r0, #4096	; 0x1000	
movt	r0, #57344	; 0xe000	
b	10c1f8 <XUartPs_RecvByte>		
mov	r1, r0		
mov	r0, #4096	; 0x1000	
movt	r0, #57344	; 0xe000	
b	10c1c8 <XUartPs_SendByte>		
push	{r4, r5, r6, lr}		
add	r4, r0, #44	; 0x2c	
mov	r5, r0		
mov	r6, r1		
mov	r0, r4		
bl	102e9c <Xil_In32>		
tst	r0, #16		
bne	10c1d8 <XUartPs_SendByte+0x10>		
add	r0, r5, #48	; 0x30	
mov	r1, r6		
pop	{r4, r5, r6, lr}		
b	102eb4 <Xil_Out32>		
push	{r3, r4, r5, lr}		
add	r4, r0, #44	; 0x2c	
mov	r5, r0		
mov	r0, r4		
bl	102e9c <Xil_In32>		
tst	r0, #2		
bne	10c204 <XUartPs_RecvByte+0xc>		
add	r0, r5, #48	; 0x30	
bl	102e9c <Xil_In32>		
uxtb	r0, r0		
pop	{r3, r4, r5, pc}		
push	{r4, lr}		
movw	r1, #8191	; 0x1fff	
mov	r4, r0		
add	r0, r0, #12		
bl	102eb4 <Xil_Out32>		
mov	r0, r4		
mov	r1, #40	; 0x28	
bl	102eb4 <Xil_Out32>		
mov	r0, r4		
mov	r1, #3		
bl	102eb4 <Xil_Out32>		
add	r0, r4, #20		
movw	r1, #8191	; 0x1fff	
bl	102eb4 <Xil_Out32>		
add	r0, r4, #4		
mov	r1, #0		
bl	102eb4 <Xil_Out32>		
add	r0, r4, #32		
mov	r1, #32		
bl	102eb4 <Xil_Out32>		
add	r0, r4, #68	; 0x44	
mov	r1, #32		
bl	102eb4 <Xil_Out32>		
add	r0, r4, #28		
mov	r1, #0		
bl	102eb4 <Xil_Out32>		
add	r0, r4, #24		
movw	r1, #651	; 0x28b	
bl	102eb4 <Xil_Out32>		
add	r0, r4, #52	; 0x34	
mov	r1, #15		
bl	102eb4 <Xil_Out32>		
mov	r0, r4		
mov	r1, #296	; 0x128	
pop	{r4, lr}		
b	102eb4 <Xil_Out32>		
cmp	r1, #0		
beq	10c4c4 <.divsi3_skip_div0_test+0x208>		
eor	ip, r0, r1		
rsbmi	r1, r1, #0		
subs	r2, r1, #1		
beq	10c490 <.divsi3_skip_div0_test+0x1d4>		
movs	r3, r0		
rsbmi	r3, r0, #0		
cmp	r3, r1		
bls	10c49c <.divsi3_skip_div0_test+0x1e0>		
tst	r1, r2		
beq	10c4ac <.divsi3_skip_div0_test+0x1f0>		
clz	r2, r3		
clz	r0, r1		
sub	r2, r0, r2		
rsbs	r2, r2, #31		
addne	r2, r2, r2, lsl #1		
mov	r0, #0		
addne	pc, pc, r2, lsl #2		
nop	{0}		
cmp	r3, r1, lsl #31		
adc	r0, r0, r0		
subcs	r3, r3, r1, lsl #31		
cmp	r3, r1, lsl #30		
adc	r0, r0, r0		
subcs	r3, r3, r1, lsl #30		
cmp	r3, r1, lsl #29		
adc	r0, r0, r0		
subcs	r3, r3, r1, lsl #29		
cmp	r3, r1, lsl #28		
adc	r0, r0, r0		
subcs	r3, r3, r1, lsl #28		
cmp	r3, r1, lsl #27		
adc	r0, r0, r0		
subcs	r3, r3, r1, lsl #27		
cmp	r3, r1, lsl #26		
adc	r0, r0, r0		
subcs	r3, r3, r1, lsl #26		
cmp	r3, r1, lsl #25		
adc	r0, r0, r0		
subcs	r3, r3, r1, lsl #25		
cmp	r3, r1, lsl #24		
adc	r0, r0, r0		
subcs	r3, r3, r1, lsl #24		
cmp	r3, r1, lsl #23		
adc	r0, r0, r0		
subcs	r3, r3, r1, lsl #23		
cmp	r3, r1, lsl #22		
adc	r0, r0, r0		
subcs	r3, r3, r1, lsl #22		
cmp	r3, r1, lsl #21		
adc	r0, r0, r0		
subcs	r3, r3, r1, lsl #21		
cmp	r3, r1, lsl #20		
adc	r0, r0, r0		
subcs	r3, r3, r1, lsl #20		
cmp	r3, r1, lsl #19		
adc	r0, r0, r0		
subcs	r3, r3, r1, lsl #19		
cmp	r3, r1, lsl #18		
adc	r0, r0, r0		
subcs	r3, r3, r1, lsl #18		
cmp	r3, r1, lsl #17		
adc	r0, r0, r0		
subcs	r3, r3, r1, lsl #17		
cmp	r3, r1, lsl #16		
adc	r0, r0, r0		
subcs	r3, r3, r1, lsl #16		
cmp	r3, r1, lsl #15		
adc	r0, r0, r0		
subcs	r3, r3, r1, lsl #15		
cmp	r3, r1, lsl #14		
adc	r0, r0, r0		
subcs	r3, r3, r1, lsl #14		
cmp	r3, r1, lsl #13		
adc	r0, r0, r0		
subcs	r3, r3, r1, lsl #13		
cmp	r3, r1, lsl #12		
adc	r0, r0, r0		
subcs	r3, r3, r1, lsl #12		
cmp	r3, r1, lsl #11		
adc	r0, r0, r0		
subcs	r3, r3, r1, lsl #11		
cmp	r3, r1, lsl #10		
adc	r0, r0, r0		
subcs	r3, r3, r1, lsl #10		
cmp	r3, r1, lsl #9		
adc	r0, r0, r0		
subcs	r3, r3, r1, lsl #9		
cmp	r3, r1, lsl #8		
adc	r0, r0, r0		
subcs	r3, r3, r1, lsl #8		
cmp	r3, r1, lsl #7		
adc	r0, r0, r0		
subcs	r3, r3, r1, lsl #7		
cmp	r3, r1, lsl #6		
adc	r0, r0, r0		
subcs	r3, r3, r1, lsl #6		
cmp	r3, r1, lsl #5		
adc	r0, r0, r0		
subcs	r3, r3, r1, lsl #5		
cmp	r3, r1, lsl #4		
adc	r0, r0, r0		
subcs	r3, r3, r1, lsl #4		
cmp	r3, r1, lsl #3		
adc	r0, r0, r0		
subcs	r3, r3, r1, lsl #3		
cmp	r3, r1, lsl #2		
adc	r0, r0, r0		
subcs	r3, r3, r1, lsl #2		
cmp	r3, r1, lsl #1		
adc	r0, r0, r0		
subcs	r3, r3, r1, lsl #1		
cmp	r3, r1		
adc	r0, r0, r0		
subcs	r3, r3, r1		
cmp	ip, #0		
rsbmi	r0, r0, #0		
bx	lr		
teq	ip, r0		
rsbmi	r0, r0, #0		
bx	lr		
movcc	r0, #0		
asreq	r0, ip, #31		
orreq	r0, r0, #1		
bx	lr		
clz	r2, r1		
rsb	r2, r2, #31		
cmp	ip, #0		
lsr	r0, r3, r2		
rsbmi	r0, r0, #0		
bx	lr		
cmp	r0, #0		
mvngt	r0, #-2147483648	; 0x80000000	
movlt	r0, #-2147483648	; 0x80000000	
b	103238 <__aeabi_idiv0>		
cmp	r1, #0		
beq	10c4c4 <.divsi3_skip_div0_test+0x208>		
push	{r0, r1, lr}		
bl	10c2bc <.divsi3_skip_div0_test>		
pop	{r1, r2, lr}		
mul	r3, r2, r0		
sub	r1, r1, r3		
bx	lr		
cmp	r3, #0		
cmpeq	r2, #0		
bne	10c514 <__aeabi_uldivmod+0x20>		
cmp	r1, #0		
cmpeq	r0, #0		
mvnne	r1, #0		
mvnne	r0, #0		
b	103238 <__aeabi_idiv0>		
sub	sp, sp, #8		
push	{sp, lr}		
bl	10c56c <__gnu_uldivmod_helper>		
ldr	lr, [sp, #4]		
add	sp, sp, #8		
pop	{r2, r3}		
bx	lr		
push	{r4, r5, r6, r7, r8, lr}		
mov	r8, r3		
mov	r4, r2		
ldr	r5, [sp, #24]		
mov	r6, r0		
mov	r7, r1		
bl	10c5a8 <__divdi3>		
umull	r2, r3, r4, r0		
mul	r4, r4, r1		
mla	r4, r0, r8, r4		
add	r3, r4, r3		
subs	r6, r6, r2		
sbc	r7, r7, r3		
strd	r6, [r5]		
pop	{r4, r5, r6, r7, r8, pc}		
push	{r3, r4, r5, r6, r7, r8, r9, lr}		
mov	r6, r2		
mov	r8, r0		
mov	r9, r1		
mov	r5, r3		
ldr	r7, [sp, #32]		
bl	10c750 <__udivdi3>		
mul	r3, r0, r5		
umull	r4, r5, r0, r6		
mla	r6, r6, r1, r3		
add	r5, r6, r5		
subs	r4, r8, r4		
sbc	r5, r9, r5		
strd	r4, [r7]		
pop	{r3, r4, r5, r6, r7, r8, r9, pc}		
cmp	r1, #0		
push	{r4, r5, r6, r7, r8, r9, lr}		
movge	ip, #0		
movge	r8, r0		
movge	r9, r1		
blt	10c734 <__divdi3+0x18c>		
cmp	r3, #0		
movge	r0, r2		
movge	r1, r3		
blt	10c724 <__divdi3+0x17c>		
cmp	r9, r1		
mov	r4, r8		
cmpeq	r8, r0		
mov	r5, r9		
movcc	r4, #0		
movcc	r5, #0		
bcc	10c6dc <__divdi3+0x134>		
cmp	r1, #0		
clzeq	r3, r0		
clzne	r2, r1		
addeq	r2, r3, #32		
cmp	r9, #0		
clzeq	r3, r8		
clzne	r3, r9		
addeq	r3, r3, #32		
rsb	r3, r3, r2		
sub	r2, r3, #32		
lsl	r7, r1, r3		
orr	r7, r7, r0, lsl r2		
rsb	lr, r3, #32		
orr	r7, r7, r0, lsr lr		
lsl	r6, r0, r3		
cmp	r9, r7		
mov	r2, r3		
cmpeq	r8, r6		
bcs	10c704 <__divdi3+0x15c>		
vmov.i32	d16, #0	; 0x00000000	
cmp	r3, #0		
vmoveq	r4, r5, d16		
beq	10c6dc <__divdi3+0x134>		
lsrs	r1, r7, #1		
rrx	r0, r6		
b	10c674 <__divdi3+0xcc>		
subs	r4, r4, r0		
sbc	r5, r5, r1		
adds	r4, r4, r4		
adc	r5, r5, r5		
adds	r4, r4, #1		
adc	r5, r5, #0		
subs	r3, r3, #1		
beq	10c690 <__divdi3+0xe8>		
cmp	r1, r5		
cmpeq	r0, r4		
bls	10c654 <__divdi3+0xac>		
adds	r4, r4, r4		
adc	r5, r5, r5		
subs	r3, r3, #1		
bne	10c674 <__divdi3+0xcc>		
lsr	r0, r4, r2		
rsb	r3, r2, #32		
orr	r0, r0, r5, lsl r3		
sub	lr, r2, #32		
lsr	r1, r5, r2		
orr	r0, r0, r5, lsr lr		
vmov.32	d18[0], r2		
vmov	d17, r0, r1		
vmov	r0, r1, d16		
vshl.u64	d16, d17, d18		
vmov	r2, r3, d16		
adds	r0, r0, r4		
adc	r1, r1, r5		
mov	r4, r0		
mov	r5, r1		
subs	r2, r4, r2		
sbc	r3, r5, r3		
mov	r4, r2		
mov	r5, r3		
adds	r0, ip, #0		
mov	r1, #0		
movne	r0, #1		
rsbs	r2, r0, #0		
rsc	r3, r1, #0		
eor	r4, r4, r2		
eor	r5, r5, r3		
adds	r0, r0, r4		
adc	r1, r1, r5		
pop	{r4, r5, r6, r7, r8, r9, pc}		
vldr	d16, [pc, #60]	; 10c748 <__divdi3+0x1a0>	
mov	r4, r8		
mov	r5, r9		
subs	r4, r4, r6		
sbc	r5, r5, r7		
vmov.32	d17[0], r3		
vshl.u64	d16, d16, d17		
b	10c63c <__divdi3+0x94>		
rsbs	r0, r2, #0		
mvn	ip, ip		
rsc	r1, r3, #0		
b	10c5d0 <__divdi3+0x28>		
rsbs	r8, r0, #0		
mvn	ip, #0		
rsc	r9, r1, #0		
b	10c5c0 <__divdi3+0x18>		
nop	{0}		
andeq	r0, r0, r1		
andeq	r0, r0, r0		
cmp	r1, r3		
cmpeq	r0, r2		
push	{r4, r5}		
mov	r4, r2		
mov	r5, r3		
bcc	10c854 <__udivdi3+0x104>		
cmp	r3, #0		
vmov	d16, r4, r5		
clzeq	r3, r2		
clzne	ip, r3		
addeq	ip, r3, #32		
cmp	r1, #0		
clzeq	r3, r0		
clzne	r3, r1		
addeq	r3, r3, #32		
rsb	r3, r3, ip		
vmov.32	d17[0], r3		
mov	r2, r3		
vshl.u64	d16, d16, d17		
vmov	r4, r5, d16		
cmp	r1, r5		
cmpeq	r0, r4		
bcs	10c83c <__udivdi3+0xec>		
vmov.i32	d16, #0	; 0x00000000	
cmp	r3, #0		
beq	10c830 <__udivdi3+0xe0>		
lsrs	r5, r5, #1		
rrx	r4, r4		
b	10c7e4 <__udivdi3+0x94>		
subs	r0, r0, r4		
sbc	r1, r1, r5		
adds	r0, r0, r0		
adc	r1, r1, r1		
adds	r0, r0, #1		
adc	r1, r1, #0		
subs	r3, r3, #1		
beq	10c800 <__udivdi3+0xb0>		
cmp	r5, r1		
cmpeq	r4, r0		
bls	10c7c4 <__udivdi3+0x74>		
adds	r0, r0, r0		
adc	r1, r1, r1		
subs	r3, r3, #1		
bne	10c7e4 <__udivdi3+0x94>		
vmov	d18, r0, r1		
rsb	r3, r2, #32		
lsr	r0, r0, r2		
sub	ip, r2, #32		
orr	r0, r0, r1, lsl r3		
vadd.i64	d17, d18, d16		
orr	r0, r0, r1, lsr ip		
lsr	r1, r1, r2		
vmov.32	d18[0], r2		
vmov	d16, r0, r1		
vshl.u64	d16, d16, d18		
vsub.i64	d16, d17, d16		
vmov	r0, r1, d16		
pop	{r4, r5}		
bx	lr		
vldr	d16, [pc, #36]	; 10c868 <__udivdi3+0x118>	
subs	r0, r0, r4		
sbc	r1, r1, r5		
vmov.32	d17[0], r3		
vshl.u64	d16, d16, d17		
b	10c7b0 <__udivdi3+0x60>		
vmov.i32	d16, #0	; 0x00000000	
pop	{r4, r5}		
vmov	r0, r1, d16		
bx	lr		
nop	{0}		
andeq	r0, r0, r1		
andeq	r0, r0, r0		
movw	r3, #0		
movt	r3, #0		
cmp	r3, #0		
bxeq	lr		
movw	r0, #12912	; 0x3270	
movt	r0, #16		
b	105e30 <atexit>		
mov	ip, sp		
push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, lr, pc}		
sub	fp, ip, #4		
sub	sp, fp, #40	; 0x28	
ldm	sp, {r4, r5, r6, r7, r8, r9, sl, fp, sp, lr}		
bx	lr		
mov	ip, sp		
push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, lr, pc}		
sub	fp, ip, #4		
sub	sp, fp, #40	; 0x28	
ldm	sp, {r4, r5, r6, r7, r8, r9, sl, fp, sp, lr}		
bx	lr		
eorscs	r3, lr, lr, lsr lr		
svcvs	0x00727245		
mcrvs	0, 3, r2, cr9, cr2, {3}		
strbtvc	r6, [r6], #-1568	; 0xfffff9e0	
cmnvs	r3, #1785856	; 0x1b4000	
eorscs	r6, sl, lr, lsr #6		
strbvc	r7, [r7, #-609]!	; 0xfffffd9f	
strbtvc	r6, [lr], #-1389	; 0xfffffa93	
rsbcs	r2, r4, r0, lsr #10		
mcrmi	15, 1, r6, cr0, cr4, {3}		
strbvs	r6, [r2, #-3445]!	; 0xfffff28b	
rsbmi	r4, r6, #456	; 0x1c8	
cdpmi	4, 7, cr7, cr3, cr9, {3}		
strbvs	r6, [r4, #-1381]!	; 0xfffffa9b	
cmnvc	r9, #100	; 0x64	
svcvs	0x006f7420		
cmnvs	sp, r0, lsr #6		
beq	ca7abc <__undef_stack+0xb8e21c>		
andeq	r0, r0, r0		
svcvs	0x00727245		
mcrvs	0, 3, r2, cr9, cr2, {3}		
strbtvc	r6, [r6], #-1568	; 0xfffff9e0	
svcvs	0x006c665f		
stmdbcs	r8!, {r0, r5, r6, sl, ip, sp, lr}		
strcs	r2, [r0, #-58]!	; 0xffffffc6	
ldccc	0, cr2, [sp, #-460]!	; 0xfffffe34	
mrrcmi	14, 2, r4, r5, cr0		
andeq	r0, r0, ip, asr #20		
svcvs	0x00727245		
mcrvs	0, 3, r2, cr9, cr2, {3}		
strbtvc	r6, [r6], #-1568	; 0xfffff9e0	
eorscs	r2, sl, r8, lsr #18		
ldclvs	14, cr4, [r5, #-128]!	; 0xffffff80	
rsbvc	r6, sp, r3, asr r1		
cfldr64cc	mvdx6, [r3, #-432]!	; 0xfffffe50	
stmdbvs	r0!, {r0, r2, r5, r8, sl, ip, sp, lr}		
svcvs	0x006e2073		
svcvs	0x00702074		
rsbscs	r6, r2, r7, ror r5		
strtvc	r6, [r0], #-1647	; 0xfffff991	
andeq	r6, sl, r7, ror pc		
cfstr64vs	mvdx6, [r1], #-328	; 0xfffffeb8	
andeq	r6, r0, r9, asr #28		
cfstr64vs	mvdx6, [r1], #-328	; 0xfffffeb8	
rsbseq	r7, r4, pc, asr #10		
strbvs	r6, [r1, -r9, asr #26]!		
rsbseq	r7, r4, pc, asr #10		
svccc	0x00f921fb		
strdmi	r2, [r9], -fp		
andsmi	sp, r2, ip, ror r9		
		; <UNDEFINED> instruction	 0x401921fb
andsmi	r6, pc, sl, ror sl	; <UNPREDICTABLE>	
eormi	sp, r2, ip, ror r9		
strhtmi	pc, [r5], -fp	; <UNPREDICTABLE>	
strdmi	r2, [r9], -fp	; <UNPREDICTABLE>	
eormi	r4, ip, sl, lsr r6		
eormi	r6, pc, sl, ror sl	; <UNPREDICTABLE>	
eorsmi	r4, r1, ip, asr r7		
eorsmi	sp, r2, ip, ror r9		
mlasmi	r4, ip, fp, r6		
ldrhtmi	pc, [r5], -fp	; <UNPREDICTABLE>	
ldrsbtmi	r8, [r7], -fp		
ldrshtmi	r2, [r9], -fp		
eorsmi	fp, sl, fp, lsl r4		
eorsmi	r4, ip, sl, lsr r6		
eorsmi	sp, sp, sl, asr r8		
eorsmi	r6, pc, sl, ror sl	; <UNPREDICTABLE>	
submi	r7, r0, ip, asr #28		
submi	r4, r1, ip, asr r7		
submi	r1, r2, ip, rrx		
submi	sp, r2, ip, ror r9		
submi	sl, r3, ip, lsl #5		
umaalmi	r6, r4, ip, fp		
submi	r3, r5, ip, lsr #9		
strhmi	pc, [r5], #-219	; 0xffffff25	; <UNPREDICTABLE>
submi	ip, r6, fp, asr #13		
ldrdmi	r8, [r7], #-251	; 0xffffff05	
submi	r5, r8, fp, ror #17		
strdmi	r2, [r9], #-27	; 0xffffffe5	
adceq	pc, r2, r3, lsl #19		
rsbeq	r4, lr, r4, asr #28		
		; <UNDEFINED> instruction	 0x001529fc
ldrdeq	r5, [r7], -r1	; <UNPREDICTABLE>	
ldrsbteq	r3, [r5], #77	; 0x4d	
sbceq	sp, r0, r2, ror #22		
addseq	r9, r5, ip, lsr r9		
subeq	r9, r3, r1, asr #32		
rscseq	r5, lr, r3, ror #2		
strhteq	sp, [fp], fp		
strheq	r6, [r5], #23		
eoreq	r6, r4, sl, lsr lr		
ldrdeq	r4, [r2], #-210	; 0xffffff2e	
rsceq	r0, r0, r9, asr #12		
eoreq	lr, lr, r9, lsl #20		
sbcseq	r9, r1, ip, lsl r2		
rscseq	r1, lr, fp, ror #27		
andseq	fp, ip, r9, lsr #2		
adceq	r3, r7, r8, ror #29		
strdeq	r3, [r2], r5		
eoreq	fp, lr, r4, asr #22		
umulleq	lr, r4, ip, r9		
ldrhteq	r2, [r0], #-100	; 0xffffff9c	
subseq	r7, pc, r1, asr #28		
ldrsbteq	r9, [r9], -r6		
eorseq	r8, r9, r3, asr r3		
mlaseq	r9, ip, r4, pc	; <UNPREDICTABLE>	
addeq	r5, r4, fp, lsl #31		
adcseq	pc, sp, r8, lsr #18		
ldrshteq	r1, [fp], -r8		
		; <UNDEFINED> instruction	 0x0097ffde
andeq	r9, r5, pc, lsl #16		
rsceq	r2, pc, r1, lsl pc	; <UNPREDICTABLE>	
addeq	r5, fp, sl, lsl #20		
rsbeq	r1, sp, sp, ror #30		
eorseq	r7, r6, pc, asr #29		
eoreq	ip, r7, r9, lsl #22		
adcseq	r4, r7, r6, asr #30		
mlaseq	pc, lr, r6, r6	; <UNPREDICTABLE>	
subseq	lr, pc, sp, lsr #20		
ldrhteq	r2, [r5], #-122	; 0xffffff86	
sbceq	lr, r7, r5, ror #23		
rscseq	r7, r1, sp, lsr fp		
strdeq	r3, [r7], -r7		
umulleq	r5, sl, r2, r2		
strdeq	r6, [sl], #187	; 0xbb	; <UNPREDICTABLE>
subseq	fp, pc, pc, lsl r1	; <UNPREDICTABLE>	
addeq	r5, sp, r8, lsl #26		
subseq	r0, r6, r0, lsr r3		
subeq	pc, r6, fp, ror ip	; <UNPREDICTABLE>	
strdeq	sl, [fp], #-176	; 0xffffff50	; <UNPREDICTABLE>
sbceq	fp, pc, r0, lsr #24		
addseq	pc, sl, r6, lsr r4	; <UNPREDICTABLE>	
andseq	sl, sp, r3, ror #19		
addseq	r6, r1, lr, asr r1		
rsceq	r1, r6, r8, lsl #22		
rsbeq	r9, r5, r5, lsl #19		
subseq	r1, pc, r0, lsr #9		
rsbeq	r4, r8, sp, lsl #1		
rscseq	sp, pc, r0, lsl #17		
subeq	r7, sp, r7, lsr #6		
eorseq	r0, r1, r6, lsl #12		
andseq	r5, r5, sl, asr #13		
rsbseq	sl, r3, r9, asr #17		
rsbeq	lr, r0, fp, ror r2		
sbceq	r8, r0, fp, ror #24		
andeq	r0, r0, r0		
andeq	r0, r0, r2		
andeq	r0, r0, r3		
andeq	r0, r0, r4		
andeq	r0, r0, r6		
andmi	r0, r0, r0		
svccc	0x00f921fb		
andeq	r0, r0, r0		
cdpcc	4, 7, cr4, cr4, cr13, {1}		
andhi	r0, r0, r0		
ldclcc	6, cr4, [r8], #608	; 0x260	
andvs	r0, r0, r0		
blcc	1f3fc80 <__undef_stack+0x1e263e0>		
andhi	r0, r0, r0		
ldmibcc	r0!, {r0, r1, r7, r8, r9, fp, ip}^		
andmi	r0, r0, r0		
ldmdacc	sl!, {r5, r8, sl, sp}^		
andhi	r0, r0, r0		
strbtcc	r8, [r3], r2, lsr #4		
andeq	r0, r0, r0		
strbcc	pc, [r9, #-797]!	; 0xfffffce3	; <UNPREDICTABLE>
andseq	ip, r0, r8, ror sp		
eorcs	r2, r0, r0, lsr #32		
eorcs	r2, r0, r0, lsr #32		
eorcs	r2, r0, r0, lsr #32		
eorcs	r2, r0, r0, lsr #32		
eorscc	r3, r0, r0, lsr r0		
eorscc	r3, r0, r0, lsr r0		
eorscc	r3, r0, r0, lsr r0		
eorscc	r3, r0, r0, lsr r0		
andeq	r0, r0, r0		
andeq	r0, r0, r5		
andeq	r0, r0, r9, lsl r0		
andeq	r0, r0, sp, ror r0		
andeq	r0, r0, r0		
andeq	r0, r0, r0		
svccc	0x00f00000	; IMB	
andeq	r0, r0, r0		
eormi	r0, r4, r0		
andeq	r0, r0, r0		
subsmi	r0, r9, r0		
andeq	r0, r0, r0		
addmi	r4, pc, r0		
andeq	r0, r0, r0		
sbcmi	r8, r3, r0, lsl #16		
andeq	r0, r0, r0		
rscsmi	r6, r8, r0, lsl #20		
andeq	r0, r0, r0		
smlawbmi	lr, r0, r4, r8		
andeq	r0, r0, r0		
ldrdmi	r1, [r3, #-32]!	; 0xffffffe0	
andeq	r0, r0, r0		
orrsmi	sp, r7, r4, lsl #15		
andeq	r0, r0, r0		
bicmi	ip, sp, r5, ror #26		
andcs	r0, r0, r0		
andmi	sl, r2, #95	; 0x5f	
stmda	r0, {}	; <UNPREDICTABLE>	
eorsmi	r4, r7, #7733248	; 0x760000	
andge	r0, r0, #0		
rsbmi	r1, sp, #148, 20	; 0x94000	
strb	r0, [r0, #-0]		
adcmi	r3, r2, #156	; 0x9c	
cdpne	0, 9, cr0, cr0, cr0, {0}		
sbcsmi	fp, r6, #196, 24	; 0xc400	
ldrtcs	r0, [r4], -r0		
movwmi	r6, #52213	; 0xcbf5	
strbcc	r8, [r0, r0]!		
movtmi	ip, #4985	; 0x1379	
ldrbhi	sl, [r8]		
cmnmi	r6, #1459617792	; 0x57000000	
strbvs	ip, [lr, -r0, lsl #16]		
		; <UNDEFINED> instruction	 0x43abc16d
addsvs	r3, r1, r0, lsl #26		
mvnmi	r5, #228, 16	; 0xe40000	
ldmvc	r5!, {r6, sl, fp, pc}		
ldrmi	sl, [r5], #-3869	; 0xfffff0e3	
usatle	lr, #2, r0, asr #30		
strbmi	r1, [fp], #-2788	; 0xfffff51c	
		; <UNDEFINED> instruction	 0x064dd592
strmi	pc, [r0], #207	; 0xcf	
		; <UNDEFINED> instruction	 0xc7e14af6
ldrtmi	r2, [r5], #3330	; 0xd02	
ldmibvc	r9, {r2, r4, r5, r7, r8, sl, fp, ip, pc}^		
strbtmi	r7, [sl], #2115	; 0x843	
		; <UNDEFINED> instruction	 0x97d889bc
lfmcc	f5, 1, [ip], {178}	; 0xb2	
strle	sl, [r8, #1843]!	; 0x733	
stmdbcc	r9, {r0, r1, r5, r9, sl, ip, sp, lr, pc}^		
ldrbtmi	sl, [r4], #1853	; 0x73d	
adccc	r0, r5, #1012	; 0x3f4	
svcgt	0x008c979d		
ldrbcs	fp, [fp, #-2568]	; 0xfffff5f8	
strtvs	r6, [ip], #3907	; 0xf43	
beq	ff30e524 <LRemap+0x130e515>		
strbcc	r8, [r0, r0]!		
movtmi	ip, #4985	; 0x1379	
strlt	r6, [r5, #-3607]	; 0xfffff1e9	
		; <UNDEFINED> instruction	 0x4693b8b5
ldmdb	pc!, {r0, r2, r4, r5, r6, r7, r8, fp, ip, sp, lr, pc}	; <UNPREDICTABLE>	
ldcmi	15, cr4, [r8, #-12]!		
		; <UNDEFINED> instruction	 0xf9301d32
bpl	fe1aa9c4 <LRemap+0x1aa9b5>		
svcvc	0x0073bf3c		
ldrvc	r4, [r5, #-4061]	; 0xfffff023	
eorcs	r2, r0, r0, lsr #32		
eorcs	r2, r0, r0, lsr #32		
eorcs	r2, r0, r0, lsr #32		
eorcs	r2, r0, r0, lsr #32		
eorscc	r3, r0, r0, lsr r0		
eorscc	r3, r0, r0, lsr r0		
eorscc	r3, r0, r0, lsr r0		
eorscc	r3, r0, r0, lsr r0		
andeq	r0, r0, r3, asr #32		
subeq	r4, r6, r9, asr #28		
rsbeq	r6, r6, r9, ror #28		
subeq	r4, lr, lr, asr #2		
rsbeq	r6, lr, lr, ror #2		
teqcc	r2, #48, 2		
		; <UNDEFINED> instruction	 0x37363534
submi	r3, r1, #56, 18	; 0xe0000	
strbmi	r4, [r5], -r3, asr #8		
andeq	r0, r0, r0		
teqcc	r2, #48, 2		
		; <UNDEFINED> instruction	 0x37363534
rsbvs	r3, r1, #56, 18	; 0xe0000	
strbtvs	r6, [r5], -r3, ror #8		
andeq	r0, r0, r0		
ldclvs	14, cr6, [r5], #-160	; 0xffffff60	
andeq	r2, r0, ip, ror #18		
andeq	r0, r0, r0, lsr r0		
stmdbvs	r6!, {r0, r3, r6, r9, sl, fp, sp, lr}^		
ldmdbvc	r4!, {r1, r2, r3, r5, r6, r8, fp, sp, lr}^		
andeq	r0, r0, r0		
subeq	r6, lr, lr, asr #2		
ldmdbmi	r3, {r4, r6, r8, r9, sl, fp, lr}^		
andeq	r0, r0, r8, asr r0		
andeq	r0, r0, lr, lsr #32		
andeq	r0, r0, r0		
andseq	r2, r0, r8, lsr lr		
andeq	r0, r0, r0		
andseq	r2, r0, r8, lsr lr		
andeq	r0, r0, r0		
andseq	r2, r0, r8, lsr lr		
andeq	r0, r0, r0		
andseq	r2, r0, r4, asr #28		
andeq	r0, r0, r0		
andseq	r2, r0, ip, lsr lr		
andeq	r0, r0, r0		
andseq	r2, r0, r8, lsr lr		
andeq	r0, r0, r0		
andseq	r2, r0, r8, lsr lr		
andseq	ip, r0, r8, ror sp		
andeq	r0, r0, r0		
andeq	r0, r0, r0		
andseq	sp, r0, r4, rrx		
andseq	sp, r0, ip, asr #1		
andseq	sp, r0, r4, lsr r1		
andseq	ip, r0, r8, asr #25		
andeq	r0, r0, r1		
andeq	r0, r0, r0		
blge	ff459a68 <LRemap+0x1459a59>		
		; <UNDEFINED> instruction	 0xe66d1234
andeq	sp, r5, ip, ror #29		
andeq	r0, r0, fp		
andseq	sp, r0, r0, lsr #3		
andseq	sp, r0, r0, lsr #3		
andseq	sp, r0, r8, lsr #3		
andseq	sp, r0, r8, lsr #3		
		; <UNDEFINED> instruction	 0x0010d1b0
		; <UNDEFINED> instruction	 0x0010d1b0
		; <UNDEFINED> instruction	 0x0010d1b8
		; <UNDEFINED> instruction	 0x0010d1b8
andseq	sp, r0, r0, asr #3		
andseq	sp, r0, r0, asr #3		
andseq	sp, r0, r8, asr #3		
andseq	sp, r0, r8, asr #3		
		; <UNDEFINED> instruction	 0x0010d1d0
		; <UNDEFINED> instruction	 0x0010d1d0
		; <UNDEFINED> instruction	 0x0010d1d8
		; <UNDEFINED> instruction	 0x0010d1d8
andseq	sp, r0, r0, ror #3		
andseq	sp, r0, r0, ror #3		
andseq	sp, r0, r8, ror #3		
andseq	sp, r0, r8, ror #3		
		; <UNDEFINED> instruction	 0x0010d1f0
		; <UNDEFINED> instruction	 0x0010d1f0
		; <UNDEFINED> instruction	 0x0010d1f8
		; <UNDEFINED> instruction	 0x0010d1f8
andseq	sp, r0, r0, lsl #4		
andseq	sp, r0, r0, lsl #4		
andseq	sp, r0, r8, lsl #4		
andseq	sp, r0, r8, lsl #4		
andseq	sp, r0, r0, lsl r2		
andseq	sp, r0, r0, lsl r2		
andseq	sp, r0, r8, lsl r2		
andseq	sp, r0, r8, lsl r2		
andseq	sp, r0, r0, lsr #4		
andseq	sp, r0, r0, lsr #4		
andseq	sp, r0, r8, lsr #4		
andseq	sp, r0, r8, lsr #4		
andseq	sp, r0, r0, lsr r2		
andseq	sp, r0, r0, lsr r2		
andseq	sp, r0, r8, lsr r2		
andseq	sp, r0, r8, lsr r2		
andseq	sp, r0, r0, asr #4		
andseq	sp, r0, r0, asr #4		
andseq	sp, r0, r8, asr #4		
andseq	sp, r0, r8, asr #4		
andseq	sp, r0, r0, asr r2		
andseq	sp, r0, r0, asr r2		
andseq	sp, r0, r8, asr r2		
andseq	sp, r0, r8, asr r2		
andseq	sp, r0, r0, ror #4		
andseq	sp, r0, r0, ror #4		
andseq	sp, r0, r8, ror #4		
andseq	sp, r0, r8, ror #4		
andseq	sp, r0, r0, ror r2		
andseq	sp, r0, r0, ror r2		
andseq	sp, r0, r8, ror r2		
andseq	sp, r0, r8, ror r2		
andseq	sp, r0, r0, lsl #5		
andseq	sp, r0, r0, lsl #5		
andseq	sp, r0, r8, lsl #5		
andseq	sp, r0, r8, lsl #5		
mulseq	r0, r0, r2		
mulseq	r0, r0, r2		
mulseq	r0, r8, r2		
mulseq	r0, r8, r2		
andseq	sp, r0, r0, lsr #5		
andseq	sp, r0, r0, lsr #5		
andseq	sp, r0, r8, lsr #5		
andseq	sp, r0, r8, lsr #5		
		; <UNDEFINED> instruction	 0x0010d2b0
		; <UNDEFINED> instruction	 0x0010d2b0
		; <UNDEFINED> instruction	 0x0010d2b8
		; <UNDEFINED> instruction	 0x0010d2b8
andseq	sp, r0, r0, asr #5		
andseq	sp, r0, r0, asr #5		
andseq	sp, r0, r8, asr #5		
andseq	sp, r0, r8, asr #5		
		; <UNDEFINED> instruction	 0x0010d2d0
		; <UNDEFINED> instruction	 0x0010d2d0
		; <UNDEFINED> instruction	 0x0010d2d8
		; <UNDEFINED> instruction	 0x0010d2d8
andseq	sp, r0, r0, ror #5		
andseq	sp, r0, r0, ror #5		
andseq	sp, r0, r8, ror #5		
andseq	sp, r0, r8, ror #5		
		; <UNDEFINED> instruction	 0x0010d2f0
		; <UNDEFINED> instruction	 0x0010d2f0
		; <UNDEFINED> instruction	 0x0010d2f8
		; <UNDEFINED> instruction	 0x0010d2f8
andseq	sp, r0, r0, lsl #6		
andseq	sp, r0, r0, lsl #6		
andseq	sp, r0, r8, lsl #6		
andseq	sp, r0, r8, lsl #6		
andseq	sp, r0, r0, lsl r3		
andseq	sp, r0, r0, lsl r3		
andseq	sp, r0, r8, lsl r3		
andseq	sp, r0, r8, lsl r3		
andseq	sp, r0, r0, lsr #6		
andseq	sp, r0, r0, lsr #6		
andseq	sp, r0, r8, lsr #6		
andseq	sp, r0, r8, lsr #6		
andseq	sp, r0, r0, lsr r3		
andseq	sp, r0, r0, lsr r3		
andseq	sp, r0, r8, lsr r3		
andseq	sp, r0, r8, lsr r3		
andseq	sp, r0, r0, asr #6		
andseq	sp, r0, r0, asr #6		
andseq	sp, r0, r8, asr #6		
andseq	sp, r0, r8, asr #6		
andseq	sp, r0, r0, asr r3		
andseq	sp, r0, r0, asr r3		
andseq	sp, r0, r8, asr r3		
andseq	sp, r0, r8, asr r3		
andseq	sp, r0, r0, ror #6		
andseq	sp, r0, r0, ror #6		
andseq	sp, r0, r8, ror #6		
andseq	sp, r0, r8, ror #6		
andseq	sp, r0, r0, ror r3		
andseq	sp, r0, r0, ror r3		
andseq	sp, r0, r8, ror r3		
andseq	sp, r0, r8, ror r3		
andseq	sp, r0, r0, lsl #7		
andseq	sp, r0, r0, lsl #7		
andseq	sp, r0, r8, lsl #7		
andseq	sp, r0, r8, lsl #7		
mulseq	r0, r0, r3		
mulseq	r0, r0, r3		
mulseq	r0, r8, r3		
mulseq	r0, r8, r3		
andseq	sp, r0, r0, lsr #7		
andseq	sp, r0, r0, lsr #7		
andseq	sp, r0, r8, lsr #7		
andseq	sp, r0, r8, lsr #7		
		; <UNDEFINED> instruction	 0x0010d3b0
		; <UNDEFINED> instruction	 0x0010d3b0
		; <UNDEFINED> instruction	 0x0010d3b8
		; <UNDEFINED> instruction	 0x0010d3b8
andseq	sp, r0, r0, asr #7		
andseq	sp, r0, r0, asr #7		
andseq	sp, r0, r8, asr #7		
andseq	sp, r0, r8, asr #7		
		; <UNDEFINED> instruction	 0x0010d3d0
		; <UNDEFINED> instruction	 0x0010d3d0
		; <UNDEFINED> instruction	 0x0010d3d8
		; <UNDEFINED> instruction	 0x0010d3d8
andseq	sp, r0, r0, ror #7		
andseq	sp, r0, r0, ror #7		
andseq	sp, r0, r8, ror #7		
andseq	sp, r0, r8, ror #7		
		; <UNDEFINED> instruction	 0x0010d3f0
		; <UNDEFINED> instruction	 0x0010d3f0
		; <UNDEFINED> instruction	 0x0010d3f8
		; <UNDEFINED> instruction	 0x0010d3f8
andseq	sp, r0, r0, lsl #8		
andseq	sp, r0, r0, lsl #8		
andseq	sp, r0, r8, lsl #8		
andseq	sp, r0, r8, lsl #8		
andseq	sp, r0, r0, lsl r4		
andseq	sp, r0, r0, lsl r4		
andseq	sp, r0, r8, lsl r4		
andseq	sp, r0, r8, lsl r4		
andseq	sp, r0, r0, lsr #8		
andseq	sp, r0, r0, lsr #8		
andseq	sp, r0, r8, lsr #8		
andseq	sp, r0, r8, lsr #8		
andseq	sp, r0, r0, lsr r4		
andseq	sp, r0, r0, lsr r4		
andseq	sp, r0, r8, lsr r4		
andseq	sp, r0, r8, lsr r4		
andseq	sp, r0, r0, asr #8		
andseq	sp, r0, r0, asr #8		
andseq	sp, r0, r8, asr #8		
andseq	sp, r0, r8, asr #8		
andseq	sp, r0, r0, asr r4		
andseq	sp, r0, r0, asr r4		
andseq	sp, r0, r8, asr r4		
andseq	sp, r0, r8, asr r4		
andseq	sp, r0, r0, ror #8		
andseq	sp, r0, r0, ror #8		
andseq	sp, r0, r8, ror #8		
andseq	sp, r0, r8, ror #8		
andseq	sp, r0, r0, ror r4		
andseq	sp, r0, r0, ror r4		
andseq	sp, r0, r8, ror r4		
andseq	sp, r0, r8, ror r4		
andseq	sp, r0, r0, lsl #9		
andseq	sp, r0, r0, lsl #9		
andseq	sp, r0, r8, lsl #9		
andseq	sp, r0, r8, lsl #9		
mulseq	r0, r0, r4		
mulseq	r0, r0, r4		
mulseq	r0, r8, r4		
mulseq	r0, r8, r4		
andseq	sp, r0, r0, lsr #9		
andseq	sp, r0, r0, lsr #9		
andseq	sp, r0, r8, lsr #9		
andseq	sp, r0, r8, lsr #9		
		; <UNDEFINED> instruction	 0x0010d4b0
		; <UNDEFINED> instruction	 0x0010d4b0
		; <UNDEFINED> instruction	 0x0010d4b8
		; <UNDEFINED> instruction	 0x0010d4b8
andseq	sp, r0, r0, asr #9		
andseq	sp, r0, r0, asr #9		
andseq	sp, r0, r8, asr #9		
andseq	sp, r0, r8, asr #9		
		; <UNDEFINED> instruction	 0x0010d4d0
		; <UNDEFINED> instruction	 0x0010d4d0
		; <UNDEFINED> instruction	 0x0010d4d8
		; <UNDEFINED> instruction	 0x0010d4d8
andseq	sp, r0, r0, ror #9		
andseq	sp, r0, r0, ror #9		
andseq	sp, r0, r8, ror #9		
andseq	sp, r0, r8, ror #9		
		; <UNDEFINED> instruction	 0x0010d4f0
		; <UNDEFINED> instruction	 0x0010d4f0
		; <UNDEFINED> instruction	 0x0010d4f8
		; <UNDEFINED> instruction	 0x0010d4f8
andseq	sp, r0, r0, lsl #10		
andseq	sp, r0, r0, lsl #10		
andseq	sp, r0, r8, lsl #10		
andseq	sp, r0, r8, lsl #10		
andseq	sp, r0, r0, lsl r5		
andseq	sp, r0, r0, lsl r5		
andseq	sp, r0, r8, lsl r5		
andseq	sp, r0, r8, lsl r5		
andseq	sp, r0, r0, lsr #10		
andseq	sp, r0, r0, lsr #10		
andseq	sp, r0, r8, lsr #10		
andseq	sp, r0, r8, lsr #10		
andseq	sp, r0, r0, lsr r5		
andseq	sp, r0, r0, lsr r5		
andseq	sp, r0, r8, lsr r5		
andseq	sp, r0, r8, lsr r5		
andseq	sp, r0, r0, asr #10		
andseq	sp, r0, r0, asr #10		
andseq	sp, r0, r8, asr #10		
andseq	sp, r0, r8, asr #10		
andseq	sp, r0, r0, asr r5		
andseq	sp, r0, r0, asr r5		
andseq	sp, r0, r8, asr r5		
andseq	sp, r0, r8, asr r5		
andseq	sp, r0, r0, ror #10		
andseq	sp, r0, r0, ror #10		
andseq	sp, r0, r8, ror #10		
andseq	sp, r0, r8, ror #10		
andseq	sp, r0, r0, ror r5		
andseq	sp, r0, r0, ror r5		
andseq	sp, r0, r8, ror r5		
andseq	sp, r0, r8, ror r5		
andseq	sp, r0, r0, lsl #11		
andseq	sp, r0, r0, lsl #11		
andseq	sp, r0, r8, lsl #11		
andseq	sp, r0, r8, lsl #11		
mulseq	r0, r0, r5		
mulseq	r0, r0, r5		
mulseq	r0, r8, r5		
mulseq	r0, r8, r5		
		; <UNDEFINED> instruction	 0xffffffff
andeq	r0, r2, r0		
stmdbmi	r3, {r0, r6, r8, r9, ip, lr}^		
andeq	r0, r0, r9, asr #32		
andeq	r0, r0, r1		
stmdbmi	r3, {r0, r6, r8, r9, ip, lr}^		
andeq	r0, r0, r9, asr #32		
andseq	ip, r0, r8, lsr #26		
andseq	ip, r0, ip, ror #25		
andseq	ip, r0, ip, ror #25		
andseq	ip, r0, ip, ror #25		
andseq	ip, r0, ip, ror #25		
andseq	ip, r0, ip, ror #25		
andseq	ip, r0, ip, ror #25		
andseq	ip, r0, ip, ror #25		
andseq	ip, r0, ip, ror #25		
andseq	ip, r0, ip, ror #25		
		; <UNDEFINED> instruction	 0xffffffff
		; <UNDEFINED> instruction	 0xffffffff
		; <UNDEFINED> instruction	 0xffffffff
strdeq	pc, [r0], -pc	; <UNPREDICTABLE>	
andseq	fp, r0, ip, asr pc		
andeq	r0, r0, r0		
andeq	r0, r0, r0, lsl r0		
andeq	r0, r0, r0		
subseq	r7, r2, r1, lsl #20		
tsteq	lr, r2, lsl #24		
andeq	r0, sp, fp, lsl ip		
andeq	r0, r0, r8, asr r0		
andeq	r0, r0, r8, lsl r0		
		; <UNDEFINED> instruction	 0xffffbee4
andeq	r0, r0, r8, asr #5		
andne	r4, lr, r0, lsl #4		
orreq	r0, r5, #132, 8	; 0x84000000	
strhi	r8, [r2, -r4, asr #12]		
beq	160de70 <__undef_stack+0x14f45d0>		
stmiami	r7, {r1, r6, r9, sl, lr, pc}^		
bleq	11fed84 <__undef_stack+0x10e54e4>		
strbgt	r0, [r2], -r7, asr #20		
strbgt	r4, [r4, #2247]	; 0x8c7	
beq	1a1038c <__undef_stack+0x18f6aec>		
strbgt	ip, [r8], #-1990	; 0xfffff83a	
stmdbvs	fp, {r0, r2, r6, r7, r8, r9, lr}		
bicmi	r4, r4, #671088640	; 0x28000000	
andmi	r6, sl, #184549376	; 0xb000000	
strbgt	ip, [r6, r4, asr #11]		
bmi	1903a4 <__undef_stack+0x76b04>		
strbgt	r4, [r4, #522]	; 0x20a	
bleq	117f5b8 <__undef_stack+0x1065d18>		
		; <UNDEFINED> instruction	 0xc6c5c452
andeq	r0, r0, r7, asr #1		
andeq	r0, r0, r0		
andeq	r5, r1, r6, ror #27		
andseq	r5, r1, r6, ror #27		
eoreq	r5, r1, r6, ror #27		
eorseq	r5, r1, r6, ror #27		
subeq	r5, r1, r6, ror #27		
subseq	r5, r1, r6, ror #27		
rsbeq	r5, r1, r6, ror #27		
rsbseq	r5, r1, r6, ror #27		
addeq	r5, r1, r6, ror #27		
addseq	r5, r1, r6, ror #27		
adceq	r5, r1, r6, ror #27		
adcseq	r5, r1, r6, ror #27		
sbceq	r5, r1, r6, ror #27		
sbcseq	r5, r1, r6, ror #27		
rsceq	r5, r1, r6, ror #27		
rscseq	r5, r1, r6, ror #27		
smlatteq	r1, r6, sp, r5		
tsteq	r1, r6, ror #27		
teqeq	r1, r6, ror #27		
teqeq	r1, r6, ror #27		
smlaltteq	r5, r1, r6, sp		
cmpeq	r1, r6, ror #27		
cmneq	r1, r6, ror #27		
cmneq	r1, r6, ror #27		
orreq	r5, r1, r6, ror #27		
orrseq	r5, r1, r6, ror #27		
		; <UNDEFINED> instruction	 0x01a15de6
		; <UNDEFINED> instruction	 0x01b15de6
biceq	r5, r1, r6, ror #27		
bicseq	r5, r1, r6, ror #27		
mvneq	r5, r6, ror #27		
mvnseq	r5, r6, ror #27		
andeq	r5, r1, #14720	; 0x3980	
andseq	r5, r1, #14720	; 0x3980	
eoreq	r5, r1, #14720	; 0x3980	
eorseq	r5, r1, #14720	; 0x3980	
subeq	r5, r1, #14720	; 0x3980	
subseq	r5, r1, #14720	; 0x3980	
rsbeq	r5, r1, #14720	; 0x3980	
rsbseq	r5, r1, #14720	; 0x3980	
addeq	r5, r1, #14720	; 0x3980	
addseq	r5, r1, #14720	; 0x3980	
adceq	r5, r1, #14720	; 0x3980	
adcseq	r5, r1, #14720	; 0x3980	
sbceq	r5, r1, #14720	; 0x3980	
sbcseq	r5, r1, #14720	; 0x3980	
rsceq	r5, r1, #14720	; 0x3980	
rscseq	r5, r1, #14720	; 0x3980	
movweq	r5, #7654	; 0x1de6	
tsteq	r1, #14720	; 0x3980	
teqeq	r1, #14720	; 0x3980	
teqeq	r1, #14720	; 0x3980	
movteq	r5, #7654	; 0x1de6	
cmpeq	r1, #14720	; 0x3980	
cmneq	r1, #14720	; 0x3980	
cmneq	r1, #14720	; 0x3980	
orreq	r5, r1, #14720	; 0x3980	
orrseq	r5, r1, #14720	; 0x3980	
		; <UNDEFINED> instruction	 0x03a15de6
		; <UNDEFINED> instruction	 0x03b15de6
biceq	r5, r1, #14720	; 0x3980	
bicseq	r5, r1, #14720	; 0x3980	
mvneq	r5, #14720	; 0x3980	
mvnseq	r5, #14720	; 0x3980	
streq	r5, [r1], #-3558	; 0xfffff21a	
ldreq	r5, [r1], #-3558	; 0xfffff21a	
strteq	r5, [r1], #-3558	; 0xfffff21a	
ldrteq	r5, [r1], #-3558	; 0xfffff21a	
strbeq	r5, [r1], #-3558	; 0xfffff21a	
ldrbeq	r5, [r1], #-3558	; 0xfffff21a	
strbteq	r5, [r1], #-3558	; 0xfffff21a	
ldrbteq	r5, [r1], #-3558	; 0xfffff21a	
streq	r5, [r1], #3558	; 0xde6	
ldreq	r5, [r1], #3558	; 0xde6	
strteq	r5, [r1], #3558	; 0xde6	
ldrteq	r5, [r1], #3558	; 0xde6	
strbeq	r5, [r1], #3558	; 0xde6	
ldrbeq	r5, [r1], #3558	; 0xde6	
strbteq	r5, [r1], #3558	; 0xde6	
ldrbteq	r5, [r1], #3558	; 0xde6	
streq	r5, [r1, #-3558]	; 0xfffff21a	
ldreq	r5, [r1, #-3558]	; 0xfffff21a	
streq	r5, [r1, #-3558]!	; 0xfffff21a	
ldreq	r5, [r1, #-3558]!	; 0xfffff21a	
strbeq	r5, [r1, #-3558]	; 0xfffff21a	
ldrbeq	r5, [r1, #-3558]	; 0xfffff21a	
strbeq	r5, [r1, #-3558]!	; 0xfffff21a	
ldrbeq	r5, [r1, #-3558]!	; 0xfffff21a	
streq	r5, [r1, #3558]	; 0xde6	
ldreq	r5, [r1, #3558]	; 0xde6	
streq	r5, [r1, #3558]!	; 0xde6	
ldreq	r5, [r1, #3558]!	; 0xde6	
strbeq	r5, [r1, #3558]	; 0xde6	
ldrbeq	r5, [r1, #3558]	; 0xde6	
strbeq	r5, [r1, #3558]!	; 0xde6	
ldrbeq	r5, [r1, #3558]!	; 0xde6	
streq	r5, [r1], -r6, ror #27		
ldreq	r5, [r1], -r6, ror #27		
strteq	r5, [r1], -r6, ror #27		
ldrteq	r5, [r1], -r6, ror #27		
strbeq	r5, [r1], -r6, ror #27		
ldrbeq	r5, [r1], -r6, ror #27		
strbteq	r5, [r1], -r6, ror #27		
ldrbteq	r5, [r1], -r6, ror #27		
streq	r5, [r1], r6, ror #27		
ldreq	r5, [r1], r6, ror #27		
strteq	r5, [r1], r6, ror #27		
ldrteq	r5, [r1], r6, ror #27		
strbeq	r5, [r1], r6, ror #27		
ldrbeq	r5, [r1], r6, ror #27		
strbteq	r5, [r1], r6, ror #27		
ldrbteq	r5, [r1], r6, ror #27		
streq	r5, [r1, -r6, ror #27]		
ldreq	r5, [r1, -r6, ror #27]		
streq	r5, [r1, -r6, ror #27]!		
ldreq	r5, [r1, -r6, ror #27]!		
strbeq	r5, [r1, -r6, ror #27]		
ldrbeq	r5, [r1, -r6, ror #27]		
strbeq	r5, [r1, -r6, ror #27]!		
ldrbeq	r5, [r1, -r6, ror #27]!		
streq	r5, [r1, r6, ror #27]		
ldreq	r5, [r1, r6, ror #27]		
streq	r5, [r1, r6, ror #27]!		
ldreq	r5, [r1, r6, ror #27]!		
strbeq	r5, [r1, r6, ror #27]		
ldrbeq	r5, [r1, r6, ror #27]		
strbeq	r5, [r1, r6, ror #27]!		
ldrbeq	r5, [r1, r6, ror #27]!		
stmdaeq	r1, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}		
ldmdaeq	r1, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}		
stmdaeq	r1!, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}		
ldmdaeq	r1!, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}		
stmdaeq	r1, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}^		
ldmdaeq	r1, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}^		
stmdaeq	r1!, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}^		
ldmdaeq	r1!, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}^		
stmeq	r1, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}		
ldmeq	r1, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}		
stmiaeq	r1!, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}		
ldmeq	r1!, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}		
stmiaeq	r1, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}^		
ldmeq	r1, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}^		
stmiaeq	r1!, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}^		
ldmeq	r1!, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}^		
stmdbeq	r1, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}		
ldmdbeq	r1, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}		
stmdbeq	r1!, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}		
ldmdbeq	r1!, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}		
stmdbeq	r1, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}^		
ldmdbeq	r1, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}^		
stmdbeq	r1!, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}^		
ldmdbeq	r1!, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}^		
stmibeq	r1, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}		
ldmibeq	r1, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}		
stmibeq	r1!, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}		
ldmibeq	r1!, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}		
stmibeq	r1, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}^		
ldmibeq	r1, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}^		
stmibeq	r1!, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}^		
ldmibeq	r1!, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}^		
beq	167a20 <__undef_stack+0x4e180>		
beq	567a24 <__undef_stack+0x44e184>		
beq	967a28 <__undef_stack+0x84e188>		
beq	d67a2c <__undef_stack+0xc4e18c>		
beq	1167a30 <__undef_stack+0x104e190>		
beq	1567a34 <__undef_stack+0x144e194>		
beq	1967a38 <__undef_stack+0x184e198>		
beq	1d67a3c <__undef_stack+0x1c4e19c>		
beq	fe167a40 <LRemap+0x167a31>		
beq	fe567a44 <LRemap+0x567a35>		
beq	fe967a48 <LRemap+0x967a39>		
beq	fed67a4c <LRemap+0xd67a3d>		
beq	ff167a50 <LRemap+0x1167a41>		
beq	ff567a54 <LRemap+0x1567a45>		
beq	ff967a58 <LRemap+0x1967a49>		
beq	ffd67a5c <LRemap+0x1d67a4d>		
bleq	167a60 <__undef_stack+0x4e1c0>		
bleq	567a64 <__undef_stack+0x44e1c4>		
bleq	967a68 <__undef_stack+0x84e1c8>		
bleq	d67a6c <__undef_stack+0xc4e1cc>		
bleq	1167a70 <__undef_stack+0x104e1d0>		
bleq	1567a74 <__undef_stack+0x144e1d4>		
bleq	1967a78 <__undef_stack+0x184e1d8>		
bleq	1d67a7c <__undef_stack+0x1c4e1dc>		
bleq	fe167a80 <LRemap+0x167a71>		
bleq	fe567a84 <LRemap+0x567a75>		
bleq	fe967a88 <LRemap+0x967a79>		
bleq	fed67a8c <LRemap+0xd67a7d>		
bleq	ff167a90 <LRemap+0x1167a81>		
bleq	ff567a94 <LRemap+0x1567a85>		
bleq	ff967a98 <LRemap+0x1967a89>		
bleq	ffd67a9c <LRemap+0x1d67a8d>		
stceq	13, cr5, [r1], {230}	; 0xe6	
ldceq	13, cr5, [r1], {230}	; 0xe6	
stceq	13, cr5, [r1], #-920	; 0xfffffc68	
ldceq	13, cr5, [r1], #-920	; 0xfffffc68	
mcrreq	13, 14, r5, r1, cr6		
mrrceq	13, 14, r5, r1, cr6		
stcleq	13, cr5, [r1], #-920	; 0xfffffc68	
ldcleq	13, cr5, [r1], #-920	; 0xfffffc68	
stceq	13, cr5, [r1], {230}	; 0xe6	
ldceq	13, cr5, [r1], {230}	; 0xe6	
stceq	13, cr5, [r1], #920	; 0x398	
ldceq	13, cr5, [r1], #920	; 0x398	
stcleq	13, cr5, [r1], {230}	; 0xe6	
ldcleq	13, cr5, [r1], {230}	; 0xe6	
stcleq	13, cr5, [r1], #920	; 0x398	
ldcleq	13, cr5, [r1], #920	; 0x398	
stceq	13, cr5, [r1, #-920]	; 0xfffffc68	
ldceq	13, cr5, [r1, #-920]	; 0xfffffc68	
stceq	13, cr5, [r1, #-920]!	; 0xfffffc68	
ldceq	13, cr5, [r1, #-920]!	; 0xfffffc68	
stcleq	13, cr5, [r1, #-920]	; 0xfffffc68	
ldcleq	13, cr5, [r1, #-920]	; 0xfffffc68	
stcleq	13, cr5, [r1, #-920]!	; 0xfffffc68	
ldcleq	13, cr5, [r1, #-920]!	; 0xfffffc68	
stceq	13, cr5, [r1, #920]	; 0x398	
ldceq	13, cr5, [r1, #920]	; 0x398	
stceq	13, cr5, [r1, #920]!	; 0x398	
ldceq	13, cr5, [r1, #920]!	; 0x398	
stcleq	13, cr5, [r1, #920]	; 0x398	
ldcleq	13, cr5, [r1, #920]	; 0x398	
stcleq	13, cr5, [r1, #920]!	; 0x398	
ldcleq	13, cr5, [r1, #920]!	; 0x398	
cdpeq	13, 0, cr5, cr1, cr6, {7}		
cdpeq	13, 1, cr5, cr1, cr6, {7}		
cdpeq	13, 2, cr5, cr1, cr6, {7}		
cdpeq	13, 3, cr5, cr1, cr6, {7}		
cdpeq	13, 4, cr5, cr1, cr6, {7}		
cdpeq	13, 5, cr5, cr1, cr6, {7}		
cdpeq	13, 6, cr5, cr1, cr6, {7}		
cdpeq	13, 7, cr5, cr1, cr6, {7}		
cdpeq	13, 8, cr5, cr1, cr6, {7}		
cdpeq	13, 9, cr5, cr1, cr6, {7}		
cdpeq	13, 10, cr5, cr1, cr6, {7}		
cdpeq	13, 11, cr5, cr1, cr6, {7}		
cdpeq	13, 12, cr5, cr1, cr6, {7}		
cdpeq	13, 13, cr5, cr1, cr6, {7}		
cdpeq	13, 14, cr5, cr1, cr6, {7}		
cdpeq	13, 15, cr5, cr1, cr6, {7}		
svceq	0x00015de6		
svceq	0x00115de6		
svceq	0x00215de6		
svceq	0x00315de6		
svceq	0x00415de6		
svceq	0x00515de6		
svceq	0x00615de6		
svceq	0x00715de6		
svceq	0x00815de6		
svceq	0x00915de6		
svceq	0x00a15de6		
svceq	0x00b15de6		
svceq	0x00c15de6		
svceq	0x00d15de6		
svceq	0x00e15de6		
svceq	0x00f15de6		
andne	r5, r1, r6, ror #27		
andsne	r5, r1, r6, ror #27		
eorne	r5, r1, r6, ror #27		
eorsne	r5, r1, r6, ror #27		
subne	r5, r1, r6, ror #27		
subsne	r5, r1, r6, ror #27		
rsbne	r5, r1, r6, ror #27		
rsbsne	r5, r1, r6, ror #27		
addne	r5, r1, r6, ror #27		
addsne	r5, r1, r6, ror #27		
adcne	r5, r1, r6, ror #27		
adcsne	r5, r1, r6, ror #27		
sbcne	r5, r1, r6, ror #27		
sbcsne	r5, r1, r6, ror #27		
rscne	r5, r1, r6, ror #27		
rscsne	r5, r1, r6, ror #27		
smlattne	r1, r6, sp, r5		
tstne	r1, r6, ror #27		
teqne	r1, r6, ror #27		
teqne	r1, r6, ror #27		
smlalttne	r5, r1, r6, sp		
cmpne	r1, r6, ror #27		
cmnne	r1, r6, ror #27		
cmnne	r1, r6, ror #27		
orrne	r5, r1, r6, ror #27		
orrsne	r5, r1, r6, ror #27		
		; <UNDEFINED> instruction	 0x11a15de6
		; <UNDEFINED> instruction	 0x11b15de6
bicne	r5, r1, r6, ror #27		
bicsne	r5, r1, r6, ror #27		
mvnne	r5, r6, ror #27		
mvnsne	r5, r6, ror #27		
andne	r5, r1, #14720	; 0x3980	
andsne	r5, r1, #14720	; 0x3980	
eorne	r5, r1, #14720	; 0x3980	
eorsne	r5, r1, #14720	; 0x3980	
subne	r5, r1, #14720	; 0x3980	
subsne	r5, r1, #14720	; 0x3980	
rsbne	r5, r1, #14720	; 0x3980	
rsbsne	r5, r1, #14720	; 0x3980	
addne	r5, r1, #14720	; 0x3980	
addsne	r5, r1, #14720	; 0x3980	
adcne	r5, r1, #14720	; 0x3980	
adcsne	r5, r1, #14720	; 0x3980	
sbcne	r5, r1, #14720	; 0x3980	
sbcsne	r5, r1, #14720	; 0x3980	
rscne	r5, r1, #14720	; 0x3980	
rscsne	r5, r1, #14720	; 0x3980	
movwne	r5, #7654	; 0x1de6	
tstne	r1, #14720	; 0x3980	
teqne	r1, #14720	; 0x3980	
teqne	r1, #14720	; 0x3980	
movtne	r5, #7654	; 0x1de6	
cmpne	r1, #14720	; 0x3980	
cmnne	r1, #14720	; 0x3980	
cmnne	r1, #14720	; 0x3980	
orrne	r5, r1, #14720	; 0x3980	
orrsne	r5, r1, #14720	; 0x3980	
		; <UNDEFINED> instruction	 0x13a15de6
		; <UNDEFINED> instruction	 0x13b15de6
bicne	r5, r1, #14720	; 0x3980	
bicsne	r5, r1, #14720	; 0x3980	
mvnne	r5, #14720	; 0x3980	
mvnsne	r5, #14720	; 0x3980	
strne	r5, [r1], #-3558	; 0xfffff21a	
ldrne	r5, [r1], #-3558	; 0xfffff21a	
strtne	r5, [r1], #-3558	; 0xfffff21a	
ldrtne	r5, [r1], #-3558	; 0xfffff21a	
strbne	r5, [r1], #-3558	; 0xfffff21a	
ldrbne	r5, [r1], #-3558	; 0xfffff21a	
strbtne	r5, [r1], #-3558	; 0xfffff21a	
ldrbtne	r5, [r1], #-3558	; 0xfffff21a	
strne	r5, [r1], #3558	; 0xde6	
ldrne	r5, [r1], #3558	; 0xde6	
strtne	r5, [r1], #3558	; 0xde6	
ldrtne	r5, [r1], #3558	; 0xde6	
strbne	r5, [r1], #3558	; 0xde6	
ldrbne	r5, [r1], #3558	; 0xde6	
strbtne	r5, [r1], #3558	; 0xde6	
ldrbtne	r5, [r1], #3558	; 0xde6	
strne	r5, [r1, #-3558]	; 0xfffff21a	
ldrne	r5, [r1, #-3558]	; 0xfffff21a	
strne	r5, [r1, #-3558]!	; 0xfffff21a	
ldrne	r5, [r1, #-3558]!	; 0xfffff21a	
strbne	r5, [r1, #-3558]	; 0xfffff21a	
ldrbne	r5, [r1, #-3558]	; 0xfffff21a	
strbne	r5, [r1, #-3558]!	; 0xfffff21a	
ldrbne	r5, [r1, #-3558]!	; 0xfffff21a	
strne	r5, [r1, #3558]	; 0xde6	
ldrne	r5, [r1, #3558]	; 0xde6	
strne	r5, [r1, #3558]!	; 0xde6	
ldrne	r5, [r1, #3558]!	; 0xde6	
strbne	r5, [r1, #3558]	; 0xde6	
ldrbne	r5, [r1, #3558]	; 0xde6	
strbne	r5, [r1, #3558]!	; 0xde6	
ldrbne	r5, [r1, #3558]!	; 0xde6	
strne	r5, [r1], -r6, ror #27		
ldrne	r5, [r1], -r6, ror #27		
strtne	r5, [r1], -r6, ror #27		
ldrtne	r5, [r1], -r6, ror #27		
strbne	r5, [r1], -r6, ror #27		
ldrbne	r5, [r1], -r6, ror #27		
strbtne	r5, [r1], -r6, ror #27		
ldrbtne	r5, [r1], -r6, ror #27		
strne	r5, [r1], r6, ror #27		
ldrne	r5, [r1], r6, ror #27		
strtne	r5, [r1], r6, ror #27		
ldrtne	r5, [r1], r6, ror #27		
strbne	r5, [r1], r6, ror #27		
ldrbne	r5, [r1], r6, ror #27		
strbtne	r5, [r1], r6, ror #27		
ldrbtne	r5, [r1], r6, ror #27		
strne	r5, [r1, -r6, ror #27]		
ldrne	r5, [r1, -r6, ror #27]		
strne	r5, [r1, -r6, ror #27]!		
ldrne	r5, [r1, -r6, ror #27]!		
strbne	r5, [r1, -r6, ror #27]		
ldrbne	r5, [r1, -r6, ror #27]		
strbne	r5, [r1, -r6, ror #27]!		
ldrbne	r5, [r1, -r6, ror #27]!		
strne	r5, [r1, r6, ror #27]		
ldrne	r5, [r1, r6, ror #27]		
strne	r5, [r1, r6, ror #27]!		
ldrne	r5, [r1, r6, ror #27]!		
strbne	r5, [r1, r6, ror #27]		
ldrbne	r5, [r1, r6, ror #27]		
strbne	r5, [r1, r6, ror #27]!		
ldrbne	r5, [r1, r6, ror #27]!		
stmdane	r1, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}		
ldmdane	r1, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}		
stmdane	r1!, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}		
ldmdane	r1!, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}		
stmdane	r1, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}^		
ldmdane	r1, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}^		
stmdane	r1!, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}^		
ldmdane	r1!, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}^		
stmne	r1, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}		
ldmne	r1, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}		
stmiane	r1!, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}		
ldmne	r1!, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}		
stmiane	r1, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}^		
ldmne	r1, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}^		
stmiane	r1!, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}^		
ldmne	r1!, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}^		
stmdbne	r1, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}		
ldmdbne	r1, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}		
stmdbne	r1!, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}		
ldmdbne	r1!, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}		
stmdbne	r1, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}^		
ldmdbne	r1, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}^		
stmdbne	r1!, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}^		
ldmdbne	r1!, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}^		
stmibne	r1, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}		
ldmibne	r1, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}		
stmibne	r1!, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}		
ldmibne	r1!, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}		
stmibne	r1, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}^		
ldmibne	r1, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}^		
stmibne	r1!, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}^		
ldmibne	r1!, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}^		
bne	167e20 <__undef_stack+0x4e580>		
bne	567e24 <__undef_stack+0x44e584>		
bne	967e28 <__undef_stack+0x84e588>		
bne	d67e2c <__undef_stack+0xc4e58c>		
bne	1167e30 <__undef_stack+0x104e590>		
bne	1567e34 <__undef_stack+0x144e594>		
bne	1967e38 <__undef_stack+0x184e598>		
bne	1d67e3c <__undef_stack+0x1c4e59c>		
bne	fe167e40 <LRemap+0x167e31>		
bne	fe567e44 <LRemap+0x567e35>		
bne	fe967e48 <LRemap+0x967e39>		
bne	fed67e4c <LRemap+0xd67e3d>		
bne	ff167e50 <LRemap+0x1167e41>		
bne	ff567e54 <LRemap+0x1567e45>		
bne	ff967e58 <LRemap+0x1967e49>		
bne	ffd67e5c <LRemap+0x1d67e4d>		
blne	167e60 <__undef_stack+0x4e5c0>		
blne	567e64 <__undef_stack+0x44e5c4>		
blne	967e68 <__undef_stack+0x84e5c8>		
blne	d67e6c <__undef_stack+0xc4e5cc>		
blne	1167e70 <__undef_stack+0x104e5d0>		
blne	1567e74 <__undef_stack+0x144e5d4>		
blne	1967e78 <__undef_stack+0x184e5d8>		
blne	1d67e7c <__undef_stack+0x1c4e5dc>		
blne	fe167e80 <LRemap+0x167e71>		
blne	fe567e84 <LRemap+0x567e75>		
blne	fe967e88 <LRemap+0x967e79>		
blne	fed67e8c <LRemap+0xd67e7d>		
blne	ff167e90 <LRemap+0x1167e81>		
blne	ff567e94 <LRemap+0x1567e85>		
blne	ff967e98 <LRemap+0x1967e89>		
blne	ffd67e9c <LRemap+0x1d67e8d>		
stcne	13, cr5, [r1], {230}	; 0xe6	
ldcne	13, cr5, [r1], {230}	; 0xe6	
stcne	13, cr5, [r1], #-920	; 0xfffffc68	
ldcne	13, cr5, [r1], #-920	; 0xfffffc68	
mcrrne	13, 14, r5, r1, cr6		
mrrcne	13, 14, r5, r1, cr6		
stclne	13, cr5, [r1], #-920	; 0xfffffc68	
ldclne	13, cr5, [r1], #-920	; 0xfffffc68	
stcne	13, cr5, [r1], {230}	; 0xe6	
ldcne	13, cr5, [r1], {230}	; 0xe6	
stcne	13, cr5, [r1], #920	; 0x398	
ldcne	13, cr5, [r1], #920	; 0x398	
stclne	13, cr5, [r1], {230}	; 0xe6	
ldclne	13, cr5, [r1], {230}	; 0xe6	
stclne	13, cr5, [r1], #920	; 0x398	
ldclne	13, cr5, [r1], #920	; 0x398	
stcne	13, cr5, [r1, #-920]	; 0xfffffc68	
ldcne	13, cr5, [r1, #-920]	; 0xfffffc68	
stcne	13, cr5, [r1, #-920]!	; 0xfffffc68	
ldcne	13, cr5, [r1, #-920]!	; 0xfffffc68	
stclne	13, cr5, [r1, #-920]	; 0xfffffc68	
ldclne	13, cr5, [r1, #-920]	; 0xfffffc68	
stclne	13, cr5, [r1, #-920]!	; 0xfffffc68	
ldclne	13, cr5, [r1, #-920]!	; 0xfffffc68	
stcne	13, cr5, [r1, #920]	; 0x398	
ldcne	13, cr5, [r1, #920]	; 0x398	
stcne	13, cr5, [r1, #920]!	; 0x398	
ldcne	13, cr5, [r1, #920]!	; 0x398	
stclne	13, cr5, [r1, #920]	; 0x398	
ldclne	13, cr5, [r1, #920]	; 0x398	
stclne	13, cr5, [r1, #920]!	; 0x398	
ldclne	13, cr5, [r1, #920]!	; 0x398	
cdpne	13, 0, cr5, cr1, cr6, {7}		
cdpne	13, 1, cr5, cr1, cr6, {7}		
cdpne	13, 2, cr5, cr1, cr6, {7}		
cdpne	13, 3, cr5, cr1, cr6, {7}		
cdpne	13, 4, cr5, cr1, cr6, {7}		
cdpne	13, 5, cr5, cr1, cr6, {7}		
cdpne	13, 6, cr5, cr1, cr6, {7}		
cdpne	13, 7, cr5, cr1, cr6, {7}		
cdpne	13, 8, cr5, cr1, cr6, {7}		
cdpne	13, 9, cr5, cr1, cr6, {7}		
cdpne	13, 10, cr5, cr1, cr6, {7}		
cdpne	13, 11, cr5, cr1, cr6, {7}		
cdpne	13, 12, cr5, cr1, cr6, {7}		
cdpne	13, 13, cr5, cr1, cr6, {7}		
cdpne	13, 14, cr5, cr1, cr6, {7}		
cdpne	13, 15, cr5, cr1, cr6, {7}		
svcne	0x00015de6		
svcne	0x00115de6		
svcne	0x00215de6		
svcne	0x00315de6		
svcne	0x00415de6		
svcne	0x00515de6		
svcne	0x00615de6		
svcne	0x00715de6		
svcne	0x00815de6		
svcne	0x00915de6		
svcne	0x00a15de6		
svcne	0x00b15de6		
svcne	0x00c15de6		
svcne	0x00d15de6		
svcne	0x00e15de6		
svcne	0x00f15de6		
andcs	r5, r1, r6, ror #27		
andscs	r5, r1, r6, ror #27		
eorcs	r5, r1, r6, ror #27		
eorscs	r5, r1, r6, ror #27		
subcs	r5, r1, r6, ror #27		
subscs	r5, r1, r6, ror #27		
rsbcs	r5, r1, r6, ror #27		
rsbscs	r5, r1, r6, ror #27		
addcs	r5, r1, r6, ror #27		
addscs	r5, r1, r6, ror #27		
adccs	r5, r1, r6, ror #27		
adcscs	r5, r1, r6, ror #27		
sbccs	r5, r1, r6, ror #27		
sbcscs	r5, r1, r6, ror #27		
rsccs	r5, r1, r6, ror #27		
rscscs	r5, r1, r6, ror #27		
smlattcs	r1, r6, sp, r5		
tstcs	r1, r6, ror #27		
teqcs	r1, r6, ror #27		
teqcs	r1, r6, ror #27		
smlalttcs	r5, r1, r6, sp		
cmpcs	r1, r6, ror #27		
cmncs	r1, r6, ror #27		
cmncs	r1, r6, ror #27		
orrcs	r5, r1, r6, ror #27		
orrscs	r5, r1, r6, ror #27		
		; <UNDEFINED> instruction	 0x21a15de6
		; <UNDEFINED> instruction	 0x21b15de6
biccs	r5, r1, r6, ror #27		
bicscs	r5, r1, r6, ror #27		
mvncs	r5, r6, ror #27		
mvnscs	r5, r6, ror #27		
andcs	r5, r1, #14720	; 0x3980	
andscs	r5, r1, #14720	; 0x3980	
eorcs	r5, r1, #14720	; 0x3980	
eorscs	r5, r1, #14720	; 0x3980	
subcs	r5, r1, #14720	; 0x3980	
subscs	r5, r1, #14720	; 0x3980	
rsbcs	r5, r1, #14720	; 0x3980	
rsbscs	r5, r1, #14720	; 0x3980	
addcs	r5, r1, #14720	; 0x3980	
addscs	r5, r1, #14720	; 0x3980	
adccs	r5, r1, #14720	; 0x3980	
adcscs	r5, r1, #14720	; 0x3980	
sbccs	r5, r1, #14720	; 0x3980	
sbcscs	r5, r1, #14720	; 0x3980	
rsccs	r5, r1, #14720	; 0x3980	
rscscs	r5, r1, #14720	; 0x3980	
movwcs	r5, #7654	; 0x1de6	
tstcs	r1, #14720	; 0x3980	
teqcs	r1, #14720	; 0x3980	
teqcs	r1, #14720	; 0x3980	
movtcs	r5, #7654	; 0x1de6	
cmpcs	r1, #14720	; 0x3980	
cmncs	r1, #14720	; 0x3980	
cmncs	r1, #14720	; 0x3980	
orrcs	r5, r1, #14720	; 0x3980	
orrscs	r5, r1, #14720	; 0x3980	
		; <UNDEFINED> instruction	 0x23a15de6
		; <UNDEFINED> instruction	 0x23b15de6
biccs	r5, r1, #14720	; 0x3980	
bicscs	r5, r1, #14720	; 0x3980	
mvncs	r5, #14720	; 0x3980	
mvnscs	r5, #14720	; 0x3980	
strcs	r5, [r1], #-3558	; 0xfffff21a	
ldrcs	r5, [r1], #-3558	; 0xfffff21a	
strtcs	r5, [r1], #-3558	; 0xfffff21a	
ldrtcs	r5, [r1], #-3558	; 0xfffff21a	
strbcs	r5, [r1], #-3558	; 0xfffff21a	
ldrbcs	r5, [r1], #-3558	; 0xfffff21a	
strbtcs	r5, [r1], #-3558	; 0xfffff21a	
ldrbtcs	r5, [r1], #-3558	; 0xfffff21a	
strcs	r5, [r1], #3558	; 0xde6	
ldrcs	r5, [r1], #3558	; 0xde6	
strtcs	r5, [r1], #3558	; 0xde6	
ldrtcs	r5, [r1], #3558	; 0xde6	
strbcs	r5, [r1], #3558	; 0xde6	
ldrbcs	r5, [r1], #3558	; 0xde6	
strbtcs	r5, [r1], #3558	; 0xde6	
ldrbtcs	r5, [r1], #3558	; 0xde6	
strcs	r5, [r1, #-3558]	; 0xfffff21a	
ldrcs	r5, [r1, #-3558]	; 0xfffff21a	
strcs	r5, [r1, #-3558]!	; 0xfffff21a	
ldrcs	r5, [r1, #-3558]!	; 0xfffff21a	
strbcs	r5, [r1, #-3558]	; 0xfffff21a	
ldrbcs	r5, [r1, #-3558]	; 0xfffff21a	
strbcs	r5, [r1, #-3558]!	; 0xfffff21a	
ldrbcs	r5, [r1, #-3558]!	; 0xfffff21a	
strcs	r5, [r1, #3558]	; 0xde6	
ldrcs	r5, [r1, #3558]	; 0xde6	
strcs	r5, [r1, #3558]!	; 0xde6	
ldrcs	r5, [r1, #3558]!	; 0xde6	
strbcs	r5, [r1, #3558]	; 0xde6	
ldrbcs	r5, [r1, #3558]	; 0xde6	
strbcs	r5, [r1, #3558]!	; 0xde6	
ldrbcs	r5, [r1, #3558]!	; 0xde6	
strcs	r5, [r1], -r6, ror #27		
ldrcs	r5, [r1], -r6, ror #27		
strtcs	r5, [r1], -r6, ror #27		
ldrtcs	r5, [r1], -r6, ror #27		
strbcs	r5, [r1], -r6, ror #27		
ldrbcs	r5, [r1], -r6, ror #27		
strbtcs	r5, [r1], -r6, ror #27		
ldrbtcs	r5, [r1], -r6, ror #27		
strcs	r5, [r1], r6, ror #27		
ldrcs	r5, [r1], r6, ror #27		
strtcs	r5, [r1], r6, ror #27		
ldrtcs	r5, [r1], r6, ror #27		
strbcs	r5, [r1], r6, ror #27		
ldrbcs	r5, [r1], r6, ror #27		
strbtcs	r5, [r1], r6, ror #27		
ldrbtcs	r5, [r1], r6, ror #27		
strcs	r5, [r1, -r6, ror #27]		
ldrcs	r5, [r1, -r6, ror #27]		
strcs	r5, [r1, -r6, ror #27]!		
ldrcs	r5, [r1, -r6, ror #27]!		
strbcs	r5, [r1, -r6, ror #27]		
ldrbcs	r5, [r1, -r6, ror #27]		
strbcs	r5, [r1, -r6, ror #27]!		
ldrbcs	r5, [r1, -r6, ror #27]!		
strcs	r5, [r1, r6, ror #27]		
ldrcs	r5, [r1, r6, ror #27]		
strcs	r5, [r1, r6, ror #27]!		
ldrcs	r5, [r1, r6, ror #27]!		
strbcs	r5, [r1, r6, ror #27]		
ldrbcs	r5, [r1, r6, ror #27]		
strbcs	r5, [r1, r6, ror #27]!		
ldrbcs	r5, [r1, r6, ror #27]!		
stmdacs	r1, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}		
ldmdacs	r1, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}		
stmdacs	r1!, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}		
ldmdacs	r1!, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}		
stmdacs	r1, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}^		
ldmdacs	r1, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}^		
stmdacs	r1!, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}^		
ldmdacs	r1!, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}^		
stmcs	r1, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}		
ldmcs	r1, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}		
stmiacs	r1!, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}		
ldmcs	r1!, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}		
stmiacs	r1, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}^		
ldmcs	r1, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}^		
stmiacs	r1!, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}^		
ldmcs	r1!, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}^		
stmdbcs	r1, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}		
ldmdbcs	r1, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}		
stmdbcs	r1!, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}		
ldmdbcs	r1!, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}		
stmdbcs	r1, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}^		
ldmdbcs	r1, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}^		
stmdbcs	r1!, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}^		
ldmdbcs	r1!, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}^		
stmibcs	r1, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}		
ldmibcs	r1, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}		
stmibcs	r1!, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}		
ldmibcs	r1!, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}		
stmibcs	r1, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}^		
ldmibcs	r1, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}^		
stmibcs	r1!, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}^		
ldmibcs	r1!, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}^		
bcs	168220 <__undef_stack+0x4e980>		
bcs	568224 <__undef_stack+0x44e984>		
bcs	968228 <__undef_stack+0x84e988>		
bcs	d6822c <__undef_stack+0xc4e98c>		
bcs	1168230 <__undef_stack+0x104e990>		
bcs	1568234 <__undef_stack+0x144e994>		
bcs	1968238 <__undef_stack+0x184e998>		
bcs	1d6823c <__undef_stack+0x1c4e99c>		
bcs	fe168240 <LRemap+0x168231>		
bcs	fe568244 <LRemap+0x568235>		
bcs	fe968248 <LRemap+0x968239>		
bcs	fed6824c <LRemap+0xd6823d>		
bcs	ff168250 <LRemap+0x1168241>		
bcs	ff568254 <LRemap+0x1568245>		
bcs	ff968258 <LRemap+0x1968249>		
bcs	ffd6825c <LRemap+0x1d6824d>		
blcs	168260 <__undef_stack+0x4e9c0>		
blcs	568264 <__undef_stack+0x44e9c4>		
blcs	968268 <__undef_stack+0x84e9c8>		
blcs	d6826c <__undef_stack+0xc4e9cc>		
blcs	1168270 <__undef_stack+0x104e9d0>		
blcs	1568274 <__undef_stack+0x144e9d4>		
blcs	1968278 <__undef_stack+0x184e9d8>		
blcs	1d6827c <__undef_stack+0x1c4e9dc>		
blcs	fe168280 <LRemap+0x168271>		
blcs	fe568284 <LRemap+0x568275>		
blcs	fe968288 <LRemap+0x968279>		
blcs	fed6828c <LRemap+0xd6827d>		
blcs	ff168290 <LRemap+0x1168281>		
blcs	ff568294 <LRemap+0x1568285>		
blcs	ff968298 <LRemap+0x1968289>		
blcs	ffd6829c <LRemap+0x1d6828d>		
stccs	13, cr5, [r1], {230}	; 0xe6	
ldccs	13, cr5, [r1], {230}	; 0xe6	
stccs	13, cr5, [r1], #-920	; 0xfffffc68	
ldccs	13, cr5, [r1], #-920	; 0xfffffc68	
mcrrcs	13, 14, r5, r1, cr6		
mrrccs	13, 14, r5, r1, cr6		
stclcs	13, cr5, [r1], #-920	; 0xfffffc68	
ldclcs	13, cr5, [r1], #-920	; 0xfffffc68	
stccs	13, cr5, [r1], {230}	; 0xe6	
ldccs	13, cr5, [r1], {230}	; 0xe6	
stccs	13, cr5, [r1], #920	; 0x398	
ldccs	13, cr5, [r1], #920	; 0x398	
stclcs	13, cr5, [r1], {230}	; 0xe6	
ldclcs	13, cr5, [r1], {230}	; 0xe6	
stclcs	13, cr5, [r1], #920	; 0x398	
ldclcs	13, cr5, [r1], #920	; 0x398	
stccs	13, cr5, [r1, #-920]	; 0xfffffc68	
ldccs	13, cr5, [r1, #-920]	; 0xfffffc68	
stccs	13, cr5, [r1, #-920]!	; 0xfffffc68	
ldccs	13, cr5, [r1, #-920]!	; 0xfffffc68	
stclcs	13, cr5, [r1, #-920]	; 0xfffffc68	
ldclcs	13, cr5, [r1, #-920]	; 0xfffffc68	
stclcs	13, cr5, [r1, #-920]!	; 0xfffffc68	
ldclcs	13, cr5, [r1, #-920]!	; 0xfffffc68	
stccs	13, cr5, [r1, #920]	; 0x398	
ldccs	13, cr5, [r1, #920]	; 0x398	
stccs	13, cr5, [r1, #920]!	; 0x398	
ldccs	13, cr5, [r1, #920]!	; 0x398	
stclcs	13, cr5, [r1, #920]	; 0x398	
ldclcs	13, cr5, [r1, #920]	; 0x398	
stclcs	13, cr5, [r1, #920]!	; 0x398	
ldclcs	13, cr5, [r1, #920]!	; 0x398	
cdpcs	13, 0, cr5, cr1, cr6, {7}		
cdpcs	13, 1, cr5, cr1, cr6, {7}		
cdpcs	13, 2, cr5, cr1, cr6, {7}		
cdpcs	13, 3, cr5, cr1, cr6, {7}		
cdpcs	13, 4, cr5, cr1, cr6, {7}		
cdpcs	13, 5, cr5, cr1, cr6, {7}		
cdpcs	13, 6, cr5, cr1, cr6, {7}		
cdpcs	13, 7, cr5, cr1, cr6, {7}		
cdpcs	13, 8, cr5, cr1, cr6, {7}		
cdpcs	13, 9, cr5, cr1, cr6, {7}		
cdpcs	13, 10, cr5, cr1, cr6, {7}		
cdpcs	13, 11, cr5, cr1, cr6, {7}		
cdpcs	13, 12, cr5, cr1, cr6, {7}		
cdpcs	13, 13, cr5, cr1, cr6, {7}		
cdpcs	13, 14, cr5, cr1, cr6, {7}		
cdpcs	13, 15, cr5, cr1, cr6, {7}		
svccs	0x00015de6		
svccs	0x00115de6		
svccs	0x00215de6		
svccs	0x00315de6		
svccs	0x00415de6		
svccs	0x00515de6		
svccs	0x00615de6		
svccs	0x00715de6		
svccs	0x00815de6		
svccs	0x00915de6		
svccs	0x00a15de6		
svccs	0x00b15de6		
svccs	0x00c15de6		
svccs	0x00d15de6		
svccs	0x00e15de6		
svccs	0x00f15de6		
andcc	r5, r1, r6, ror #27		
andscc	r5, r1, r6, ror #27		
eorcc	r5, r1, r6, ror #27		
eorscc	r5, r1, r6, ror #27		
subcc	r5, r1, r6, ror #27		
subscc	r5, r1, r6, ror #27		
rsbcc	r5, r1, r6, ror #27		
rsbscc	r5, r1, r6, ror #27		
addcc	r5, r1, r6, ror #27		
addscc	r5, r1, r6, ror #27		
adccc	r5, r1, r6, ror #27		
adcscc	r5, r1, r6, ror #27		
sbccc	r5, r1, r6, ror #27		
sbcscc	r5, r1, r6, ror #27		
rsccc	r5, r1, r6, ror #27		
rscscc	r5, r1, r6, ror #27		
smlattcc	r1, r6, sp, r5		
tstcc	r1, r6, ror #27		
teqcc	r1, r6, ror #27		
teqcc	r1, r6, ror #27		
smlalttcc	r5, r1, r6, sp		
cmpcc	r1, r6, ror #27		
cmncc	r1, r6, ror #27		
cmncc	r1, r6, ror #27		
orrcc	r5, r1, r6, ror #27		
orrscc	r5, r1, r6, ror #27		
		; <UNDEFINED> instruction	 0x31a15de6
		; <UNDEFINED> instruction	 0x31b15de6
biccc	r5, r1, r6, ror #27		
bicscc	r5, r1, r6, ror #27		
mvncc	r5, r6, ror #27		
mvnscc	r5, r6, ror #27		
andcc	r5, r1, #14720	; 0x3980	
andscc	r5, r1, #14720	; 0x3980	
eorcc	r5, r1, #14720	; 0x3980	
eorscc	r5, r1, #14720	; 0x3980	
subcc	r5, r1, #14720	; 0x3980	
subscc	r5, r1, #14720	; 0x3980	
rsbcc	r5, r1, #14720	; 0x3980	
rsbscc	r5, r1, #14720	; 0x3980	
addcc	r5, r1, #14720	; 0x3980	
addscc	r5, r1, #14720	; 0x3980	
adccc	r5, r1, #14720	; 0x3980	
adcscc	r5, r1, #14720	; 0x3980	
sbccc	r5, r1, #14720	; 0x3980	
sbcscc	r5, r1, #14720	; 0x3980	
rsccc	r5, r1, #14720	; 0x3980	
rscscc	r5, r1, #14720	; 0x3980	
movwcc	r5, #7654	; 0x1de6	
tstcc	r1, #14720	; 0x3980	
teqcc	r1, #14720	; 0x3980	
teqcc	r1, #14720	; 0x3980	
movtcc	r5, #7654	; 0x1de6	
cmpcc	r1, #14720	; 0x3980	
cmncc	r1, #14720	; 0x3980	
cmncc	r1, #14720	; 0x3980	
orrcc	r5, r1, #14720	; 0x3980	
orrscc	r5, r1, #14720	; 0x3980	
		; <UNDEFINED> instruction	 0x33a15de6
		; <UNDEFINED> instruction	 0x33b15de6
biccc	r5, r1, #14720	; 0x3980	
bicscc	r5, r1, #14720	; 0x3980	
mvncc	r5, #14720	; 0x3980	
mvnscc	r5, #14720	; 0x3980	
strcc	r5, [r1], #-3558	; 0xfffff21a	
ldrcc	r5, [r1], #-3558	; 0xfffff21a	
strtcc	r5, [r1], #-3558	; 0xfffff21a	
ldrtcc	r5, [r1], #-3558	; 0xfffff21a	
strbcc	r5, [r1], #-3558	; 0xfffff21a	
ldrbcc	r5, [r1], #-3558	; 0xfffff21a	
strbtcc	r5, [r1], #-3558	; 0xfffff21a	
ldrbtcc	r5, [r1], #-3558	; 0xfffff21a	
strcc	r5, [r1], #3558	; 0xde6	
ldrcc	r5, [r1], #3558	; 0xde6	
strtcc	r5, [r1], #3558	; 0xde6	
ldrtcc	r5, [r1], #3558	; 0xde6	
strbcc	r5, [r1], #3558	; 0xde6	
ldrbcc	r5, [r1], #3558	; 0xde6	
strbtcc	r5, [r1], #3558	; 0xde6	
ldrbtcc	r5, [r1], #3558	; 0xde6	
strcc	r5, [r1, #-3558]	; 0xfffff21a	
ldrcc	r5, [r1, #-3558]	; 0xfffff21a	
strcc	r5, [r1, #-3558]!	; 0xfffff21a	
ldrcc	r5, [r1, #-3558]!	; 0xfffff21a	
strbcc	r5, [r1, #-3558]	; 0xfffff21a	
ldrbcc	r5, [r1, #-3558]	; 0xfffff21a	
strbcc	r5, [r1, #-3558]!	; 0xfffff21a	
ldrbcc	r5, [r1, #-3558]!	; 0xfffff21a	
strcc	r5, [r1, #3558]	; 0xde6	
ldrcc	r5, [r1, #3558]	; 0xde6	
strcc	r5, [r1, #3558]!	; 0xde6	
ldrcc	r5, [r1, #3558]!	; 0xde6	
strbcc	r5, [r1, #3558]	; 0xde6	
ldrbcc	r5, [r1, #3558]	; 0xde6	
strbcc	r5, [r1, #3558]!	; 0xde6	
ldrbcc	r5, [r1, #3558]!	; 0xde6	
strcc	r5, [r1], -r6, ror #27		
ldrcc	r5, [r1], -r6, ror #27		
strtcc	r5, [r1], -r6, ror #27		
ldrtcc	r5, [r1], -r6, ror #27		
strbcc	r5, [r1], -r6, ror #27		
ldrbcc	r5, [r1], -r6, ror #27		
strbtcc	r5, [r1], -r6, ror #27		
ldrbtcc	r5, [r1], -r6, ror #27		
strcc	r5, [r1], r6, ror #27		
ldrcc	r5, [r1], r6, ror #27		
strtcc	r5, [r1], r6, ror #27		
ldrtcc	r5, [r1], r6, ror #27		
strbcc	r5, [r1], r6, ror #27		
ldrbcc	r5, [r1], r6, ror #27		
strbtcc	r5, [r1], r6, ror #27		
ldrbtcc	r5, [r1], r6, ror #27		
strcc	r5, [r1, -r6, ror #27]		
ldrcc	r5, [r1, -r6, ror #27]		
strcc	r5, [r1, -r6, ror #27]!		
ldrcc	r5, [r1, -r6, ror #27]!		
strbcc	r5, [r1, -r6, ror #27]		
ldrbcc	r5, [r1, -r6, ror #27]		
strbcc	r5, [r1, -r6, ror #27]!		
ldrbcc	r5, [r1, -r6, ror #27]!		
strcc	r5, [r1, r6, ror #27]		
ldrcc	r5, [r1, r6, ror #27]		
strcc	r5, [r1, r6, ror #27]!		
ldrcc	r5, [r1, r6, ror #27]!		
strbcc	r5, [r1, r6, ror #27]		
ldrbcc	r5, [r1, r6, ror #27]		
strbcc	r5, [r1, r6, ror #27]!		
ldrbcc	r5, [r1, r6, ror #27]!		
stmdacc	r1, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}		
ldmdacc	r1, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}		
stmdacc	r1!, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}		
ldmdacc	r1!, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}		
stmdacc	r1, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}^		
ldmdacc	r1, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}^		
stmdacc	r1!, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}^		
ldmdacc	r1!, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}^		
stmcc	r1, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}		
ldmcc	r1, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}		
stmiacc	r1!, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}		
ldmcc	r1!, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}		
stmiacc	r1, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}^		
ldmcc	r1, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}^		
stmiacc	r1!, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}^		
ldmcc	r1!, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}^		
stmdbcc	r1, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}		
ldmdbcc	r1, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}		
stmdbcc	r1!, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}		
ldmdbcc	r1!, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}		
stmdbcc	r1, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}^		
ldmdbcc	r1, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}^		
stmdbcc	r1!, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}^		
ldmdbcc	r1!, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}^		
stmibcc	r1, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}		
ldmibcc	r1, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}		
stmibcc	r1!, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}		
ldmibcc	r1!, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}		
stmibcc	r1, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}^		
ldmibcc	r1, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}^		
stmibcc	r1!, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}^		
ldmibcc	r1!, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}^		
bcc	168620 <__undef_stack+0x4ed80>		
bcc	568624 <__undef_stack+0x44ed84>		
bcc	968628 <__undef_stack+0x84ed88>		
bcc	d6862c <__undef_stack+0xc4ed8c>		
bcc	1168630 <__undef_stack+0x104ed90>		
bcc	1568634 <__undef_stack+0x144ed94>		
bcc	1968638 <__undef_stack+0x184ed98>		
bcc	1d6863c <__undef_stack+0x1c4ed9c>		
bcc	fe168640 <LRemap+0x168631>		
bcc	fe568644 <LRemap+0x568635>		
bcc	fe968648 <LRemap+0x968639>		
bcc	fed6864c <LRemap+0xd6863d>		
bcc	ff168650 <LRemap+0x1168641>		
bcc	ff568654 <LRemap+0x1568645>		
bcc	ff968658 <LRemap+0x1968649>		
bcc	ffd6865c <LRemap+0x1d6864d>		
blcc	168660 <__undef_stack+0x4edc0>		
blcc	568664 <__undef_stack+0x44edc4>		
blcc	968668 <__undef_stack+0x84edc8>		
blcc	d6866c <__undef_stack+0xc4edcc>		
blcc	1168670 <__undef_stack+0x104edd0>		
blcc	1568674 <__undef_stack+0x144edd4>		
blcc	1968678 <__undef_stack+0x184edd8>		
blcc	1d6867c <__undef_stack+0x1c4eddc>		
blcc	fe168680 <LRemap+0x168671>		
blcc	fe568684 <LRemap+0x568675>		
blcc	fe968688 <LRemap+0x968679>		
blcc	fed6868c <LRemap+0xd6867d>		
blcc	ff168690 <LRemap+0x1168681>		
blcc	ff568694 <LRemap+0x1568685>		
blcc	ff968698 <LRemap+0x1968689>		
blcc	ffd6869c <LRemap+0x1d6868d>		
stccc	13, cr5, [r1], {230}	; 0xe6	
ldccc	13, cr5, [r1], {230}	; 0xe6	
stccc	13, cr5, [r1], #-920	; 0xfffffc68	
ldccc	13, cr5, [r1], #-920	; 0xfffffc68	
mcrrcc	13, 14, r5, r1, cr6		
mrrccc	13, 14, r5, r1, cr6		
stclcc	13, cr5, [r1], #-920	; 0xfffffc68	
ldclcc	13, cr5, [r1], #-920	; 0xfffffc68	
stccc	13, cr5, [r1], {230}	; 0xe6	
ldccc	13, cr5, [r1], {230}	; 0xe6	
stccc	13, cr5, [r1], #920	; 0x398	
ldccc	13, cr5, [r1], #920	; 0x398	
stclcc	13, cr5, [r1], {230}	; 0xe6	
ldclcc	13, cr5, [r1], {230}	; 0xe6	
stclcc	13, cr5, [r1], #920	; 0x398	
ldclcc	13, cr5, [r1], #920	; 0x398	
stccc	13, cr5, [r1, #-920]	; 0xfffffc68	
ldccc	13, cr5, [r1, #-920]	; 0xfffffc68	
stccc	13, cr5, [r1, #-920]!	; 0xfffffc68	
ldccc	13, cr5, [r1, #-920]!	; 0xfffffc68	
stclcc	13, cr5, [r1, #-920]	; 0xfffffc68	
ldclcc	13, cr5, [r1, #-920]	; 0xfffffc68	
stclcc	13, cr5, [r1, #-920]!	; 0xfffffc68	
ldclcc	13, cr5, [r1, #-920]!	; 0xfffffc68	
stccc	13, cr5, [r1, #920]	; 0x398	
ldccc	13, cr5, [r1, #920]	; 0x398	
stccc	13, cr5, [r1, #920]!	; 0x398	
ldccc	13, cr5, [r1, #920]!	; 0x398	
stclcc	13, cr5, [r1, #920]	; 0x398	
ldclcc	13, cr5, [r1, #920]	; 0x398	
stclcc	13, cr5, [r1, #920]!	; 0x398	
ldclcc	13, cr5, [r1, #920]!	; 0x398	
cdpcc	13, 0, cr5, cr1, cr6, {7}		
cdpcc	13, 1, cr5, cr1, cr6, {7}		
cdpcc	13, 2, cr5, cr1, cr6, {7}		
cdpcc	13, 3, cr5, cr1, cr6, {7}		
cdpcc	13, 4, cr5, cr1, cr6, {7}		
cdpcc	13, 5, cr5, cr1, cr6, {7}		
cdpcc	13, 6, cr5, cr1, cr6, {7}		
cdpcc	13, 7, cr5, cr1, cr6, {7}		
cdpcc	13, 8, cr5, cr1, cr6, {7}		
cdpcc	13, 9, cr5, cr1, cr6, {7}		
cdpcc	13, 10, cr5, cr1, cr6, {7}		
cdpcc	13, 11, cr5, cr1, cr6, {7}		
cdpcc	13, 12, cr5, cr1, cr6, {7}		
cdpcc	13, 13, cr5, cr1, cr6, {7}		
cdpcc	13, 14, cr5, cr1, cr6, {7}		
cdpcc	13, 15, cr5, cr1, cr6, {7}		
svccc	0x00015de6		
svccc	0x00115de6		
svccc	0x00215de6		
svccc	0x00315de6		
svccc	0x00415de6		
svccc	0x00515de6		
svccc	0x00615de6		
svccc	0x00715de6		
svccc	0x00815de6		
svccc	0x00915de6		
svccc	0x00a15de6		
svccc	0x00b15de6		
svccc	0x00c15de6		
svccc	0x00d15de6		
svccc	0x00e15de6		
svccc	0x00f15de6		
andmi	r0, r0, r2, lsl #24		
andsmi	r0, r0, r2, lsl #24		
eormi	r0, r0, r2, lsl #24		
eorsmi	r0, r0, r2, lsl #24		
submi	r0, r0, r2, lsl #24		
subsmi	r0, r0, r2, lsl #24		
rsbmi	r0, r0, r2, lsl #24		
rsbsmi	r0, r0, r2, lsl #24		
addmi	r0, r0, r2, lsl #24		
addsmi	r0, r0, r2, lsl #24		
adcmi	r0, r0, r2, lsl #24		
adcsmi	r0, r0, r2, lsl #24		
sbcmi	r0, r0, r2, lsl #24		
sbcsmi	r0, r0, r2, lsl #24		
rscmi	r0, r0, r2, lsl #24		
rscsmi	r0, r0, r2, lsl #24		
tstmi	r0, r2, lsl #24		
tstmi	r0, r2, lsl #24		
teqmi	r0, r2, lsl #24		
teqmi	r0, r2, lsl #24		
cmpmi	r0, r2, lsl #24		
cmpmi	r0, r2, lsl #24		
cmnmi	r0, r2, lsl #24		
cmnmi	r0, r2, lsl #24		
orrmi	r0, r0, r2, lsl #24		
orrsmi	r0, r0, r2, lsl #24		
lslmi	r0, r2, #24		
lslsmi	r0, r2, #24		
bicmi	r0, r0, r2, lsl #24		
bicsmi	r0, r0, r2, lsl #24		
mvnmi	r0, r2, lsl #24		
mvnsmi	r0, r2, lsl #24		
andmi	r0, r0, #512	; 0x200	
andsmi	r0, r0, #512	; 0x200	
eormi	r0, r0, #512	; 0x200	
eorsmi	r0, r0, #512	; 0x200	
submi	r0, r0, #512	; 0x200	
subsmi	r0, r0, #512	; 0x200	
rsbmi	r0, r0, #512	; 0x200	
rsbsmi	r0, r0, #512	; 0x200	
addmi	r0, r0, #512	; 0x200	
addsmi	r0, r0, #512	; 0x200	
adcmi	r0, r0, #512	; 0x200	
adcsmi	r0, r0, #512	; 0x200	
sbcmi	r0, r0, #512	; 0x200	
sbcsmi	r0, r0, #512	; 0x200	
rscmi	r0, r0, #512	; 0x200	
rscsmi	r0, r0, #512	; 0x200	
movwmi	r0, #3074	; 0xc02	
tstmi	r0, #512	; 0x200	
teqmi	r0, #512	; 0x200	
teqmi	r0, #512	; 0x200	
movtmi	r0, #3074	; 0xc02	
cmpmi	r0, #512	; 0x200	
cmnmi	r0, #512	; 0x200	
cmnmi	r0, #512	; 0x200	
orrmi	r0, r0, #512	; 0x200	
orrsmi	r0, r0, #512	; 0x200	
movmi	r0, #512	; 0x200	
movsmi	r0, #512	; 0x200	
bicmi	r0, r0, #512	; 0x200	
bicsmi	r0, r0, #512	; 0x200	
mvnmi	r0, #512	; 0x200	
mvnsmi	r0, #512	; 0x200	
strmi	r0, [r0], #-3074	; 0xfffff3fe	
ldrmi	r0, [r0], #-3074	; 0xfffff3fe	
strtmi	r0, [r0], #-3074	; 0xfffff3fe	
ldrtmi	r0, [r0], #-3074	; 0xfffff3fe	
strbmi	r0, [r0], #-3074	; 0xfffff3fe	
ldrbmi	r0, [r0], #-3074	; 0xfffff3fe	
strbtmi	r0, [r0], #-3074	; 0xfffff3fe	
ldrbtmi	r0, [r0], #-3074	; 0xfffff3fe	
strmi	r0, [r0], #3074	; 0xc02	
ldrmi	r0, [r0], #3074	; 0xc02	
strtmi	r0, [r0], #3074	; 0xc02	
ldrtmi	r0, [r0], #3074	; 0xc02	
strbmi	r0, [r0], #3074	; 0xc02	
ldrbmi	r0, [r0], #3074	; 0xc02	
strbtmi	r0, [r0], #3074	; 0xc02	
ldrbtmi	r0, [r0], #3074	; 0xc02	
strmi	r0, [r0, #-3074]	; 0xfffff3fe	
ldrmi	r0, [r0, #-3074]	; 0xfffff3fe	
strmi	r0, [r0, #-3074]!	; 0xfffff3fe	
ldrmi	r0, [r0, #-3074]!	; 0xfffff3fe	
strbmi	r0, [r0, #-3074]	; 0xfffff3fe	
ldrbmi	r0, [r0, #-3074]	; 0xfffff3fe	
strbmi	r0, [r0, #-3074]!	; 0xfffff3fe	
ldrbmi	r0, [r0, #-3074]!	; 0xfffff3fe	
strmi	r0, [r0, #3074]	; 0xc02	
ldrmi	r0, [r0, #3074]	; 0xc02	
strmi	r0, [r0, #3074]!	; 0xc02	
ldrmi	r0, [r0, #3074]!	; 0xc02	
strbmi	r0, [r0, #3074]	; 0xc02	
ldrbmi	r0, [r0, #3074]	; 0xc02	
strbmi	r0, [r0, #3074]!	; 0xc02	
ldrbmi	r0, [r0, #3074]!	; 0xc02	
strmi	r0, [r0], -r2, lsl #24		
ldrmi	r0, [r0], -r2, lsl #24		
strtmi	r0, [r0], -r2, lsl #24		
ldrtmi	r0, [r0], -r2, lsl #24		
strbmi	r0, [r0], -r2, lsl #24		
ldrbmi	r0, [r0], -r2, lsl #24		
strbtmi	r0, [r0], -r2, lsl #24		
ldrbtmi	r0, [r0], -r2, lsl #24		
strmi	r0, [r0], r2, lsl #24		
ldrmi	r0, [r0], r2, lsl #24		
strtmi	r0, [r0], r2, lsl #24		
ldrtmi	r0, [r0], r2, lsl #24		
strbmi	r0, [r0], r2, lsl #24		
ldrbmi	r0, [r0], r2, lsl #24		
strbtmi	r0, [r0], r2, lsl #24		
ldrbtmi	r0, [r0], r2, lsl #24		
strmi	r0, [r0, -r2, lsl #24]		
ldrmi	r0, [r0, -r2, lsl #24]		
strmi	r0, [r0, -r2, lsl #24]!		
ldrmi	r0, [r0, -r2, lsl #24]!		
strbmi	r0, [r0, -r2, lsl #24]		
ldrbmi	r0, [r0, -r2, lsl #24]		
strbmi	r0, [r0, -r2, lsl #24]!		
ldrbmi	r0, [r0, -r2, lsl #24]!		
strmi	r0, [r0, r2, lsl #24]		
ldrmi	r0, [r0, r2, lsl #24]		
strmi	r0, [r0, r2, lsl #24]!		
ldrmi	r0, [r0, r2, lsl #24]!		
strbmi	r0, [r0, r2, lsl #24]		
ldrbmi	r0, [r0, r2, lsl #24]		
strbmi	r0, [r0, r2, lsl #24]!		
ldrbmi	r0, [r0, r2, lsl #24]!		
stmdami	r0, {r1, sl, fp}		
ldmdami	r0, {r1, sl, fp}		
stmdami	r0!, {r1, sl, fp}		
ldmdami	r0!, {r1, sl, fp}		
stmdami	r0, {r1, sl, fp}^		
ldmdami	r0, {r1, sl, fp}^		
stmdami	r0!, {r1, sl, fp}^		
ldmdami	r0!, {r1, sl, fp}^		
stmmi	r0, {r1, sl, fp}		
ldmmi	r0, {r1, sl, fp}		
stmiami	r0!, {r1, sl, fp}		
ldmmi	r0!, {r1, sl, fp}		
stmiami	r0, {r1, sl, fp}^		
ldmmi	r0, {r1, sl, fp}^		
stmiami	r0!, {r1, sl, fp}^		
ldmmi	r0!, {r1, sl, fp}^		
stmdbmi	r0, {r1, sl, fp}		
ldmdbmi	r0, {r1, sl, fp}		
stmdbmi	r0!, {r1, sl, fp}		
ldmdbmi	r0!, {r1, sl, fp}		
stmdbmi	r0, {r1, sl, fp}^		
ldmdbmi	r0, {r1, sl, fp}^		
stmdbmi	r0!, {r1, sl, fp}^		
ldmdbmi	r0!, {r1, sl, fp}^		
stmibmi	r0, {r1, sl, fp}		
ldmibmi	r0, {r1, sl, fp}		
stmibmi	r0!, {r1, sl, fp}		
ldmibmi	r0!, {r1, sl, fp}		
stmibmi	r0, {r1, sl, fp}^		
ldmibmi	r0, {r1, sl, fp}^		
stmibmi	r0!, {r1, sl, fp}^		
ldmibmi	r0!, {r1, sl, fp}^		
bmi	114290 <HeapBase+0x1f0>		
bmi	514294 <__undef_stack+0x3fa9f4>		
bmi	914298 <__undef_stack+0x7fa9f8>		
bmi	d1429c <__undef_stack+0xbfa9fc>		
bmi	11142a0 <__undef_stack+0xffaa00>		
bmi	15142a4 <__undef_stack+0x13faa04>		
bmi	19142a8 <__undef_stack+0x17faa08>		
bmi	1d142ac <__undef_stack+0x1bfaa0c>		
bmi	fe1142b0 <LRemap+0x1142a1>		
bmi	fe5142b4 <LRemap+0x5142a5>		
bmi	fe9142b8 <LRemap+0x9142a9>		
bmi	fed142bc <LRemap+0xd142ad>		
bmi	ff1142c0 <LRemap+0x11142b1>		
bmi	ff5142c4 <LRemap+0x15142b5>		
bmi	ff9142c8 <LRemap+0x19142b9>		
bmi	ffd142cc <LRemap+0x1d142bd>		
blmi	1142d0 <HeapBase+0x230>		
blmi	5142d4 <__undef_stack+0x3faa34>		
blmi	9142d8 <__undef_stack+0x7faa38>		
blmi	d142dc <__undef_stack+0xbfaa3c>		
blmi	11142e0 <__undef_stack+0xffaa40>		
blmi	15142e4 <__undef_stack+0x13faa44>		
blmi	19142e8 <__undef_stack+0x17faa48>		
blmi	1d142ec <__undef_stack+0x1bfaa4c>		
blmi	fe1142f0 <LRemap+0x1142e1>		
blmi	fe5142f4 <LRemap+0x5142e5>		
blmi	fe9142f8 <LRemap+0x9142e9>		
blmi	fed142fc <LRemap+0xd142ed>		
blmi	ff114300 <LRemap+0x11142f1>		
blmi	ff514304 <LRemap+0x15142f5>		
blmi	ff914308 <LRemap+0x19142f9>		
blmi	ffd1430c <LRemap+0x1d142fd>		
stcmi	12, cr0, [r0], {2}		
ldcmi	12, cr0, [r0], {2}		
stcmi	12, cr0, [r0], #-8		
ldcmi	12, cr0, [r0], #-8		
mcrrmi	12, 0, r0, r0, cr2		
mrrcmi	12, 0, r0, r0, cr2	; <UNPREDICTABLE>	
stclmi	12, cr0, [r0], #-8		
ldclmi	12, cr0, [r0], #-8		
stcmi	12, cr0, [r0], {2}		
ldcmi	12, cr0, [r0], {2}		
stcmi	12, cr0, [r0], #8		
ldcmi	12, cr0, [r0], #8		
stclmi	12, cr0, [r0], {2}		
ldclmi	12, cr0, [r0], {2}		
stclmi	12, cr0, [r0], #8		
ldclmi	12, cr0, [r0], #8		
stcmi	12, cr0, [r0, #-8]		
ldcmi	12, cr0, [r0, #-8]		
stcmi	12, cr0, [r0, #-8]!		
ldcmi	12, cr0, [r0, #-8]!		
stclmi	12, cr0, [r0, #-8]		
ldclmi	12, cr0, [r0, #-8]		
stclmi	12, cr0, [r0, #-8]!		
ldclmi	12, cr0, [r0, #-8]!		
stcmi	12, cr0, [r0, #8]		
ldcmi	12, cr0, [r0, #8]		
stcmi	12, cr0, [r0, #8]!		
ldcmi	12, cr0, [r0, #8]!		
stclmi	12, cr0, [r0, #8]		
ldclmi	12, cr0, [r0, #8]		
stclmi	12, cr0, [r0, #8]!		
ldclmi	12, cr0, [r0, #8]!		
cdpmi	12, 0, cr0, cr0, cr2, {0}		
cdpmi	12, 1, cr0, cr0, cr2, {0}		
cdpmi	12, 2, cr0, cr0, cr2, {0}		
cdpmi	12, 3, cr0, cr0, cr2, {0}		
cdpmi	12, 4, cr0, cr0, cr2, {0}		
cdpmi	12, 5, cr0, cr0, cr2, {0}		
cdpmi	12, 6, cr0, cr0, cr2, {0}		
cdpmi	12, 7, cr0, cr0, cr2, {0}		
cdpmi	12, 8, cr0, cr0, cr2, {0}		
cdpmi	12, 9, cr0, cr0, cr2, {0}		
cdpmi	12, 10, cr0, cr0, cr2, {0}		
cdpmi	12, 11, cr0, cr0, cr2, {0}		
cdpmi	12, 12, cr0, cr0, cr2, {0}		
cdpmi	12, 13, cr0, cr0, cr2, {0}		
cdpmi	12, 14, cr0, cr0, cr2, {0}		
cdpmi	12, 15, cr0, cr0, cr2, {0}		
svcmi	0x00000c02		
svcmi	0x00100c02		
svcmi	0x00200c02		
svcmi	0x00300c02		
svcmi	0x00400c02		
svcmi	0x00500c02		
svcmi	0x00600c02		
svcmi	0x00700c02		
svcmi	0x00800c02		
svcmi	0x00900c02		
svcmi	0x00a00c02		
svcmi	0x00b00c02		
svcmi	0x00c00c02		
svcmi	0x00d00c02		
svcmi	0x00e00c02		
svcmi	0x00f00c02		
andpl	r0, r0, r2, lsl #24		
andspl	r0, r0, r2, lsl #24		
eorpl	r0, r0, r2, lsl #24		
eorspl	r0, r0, r2, lsl #24		
subpl	r0, r0, r2, lsl #24		
subspl	r0, r0, r2, lsl #24		
rsbpl	r0, r0, r2, lsl #24		
rsbspl	r0, r0, r2, lsl #24		
addpl	r0, r0, r2, lsl #24		
addspl	r0, r0, r2, lsl #24		
adcpl	r0, r0, r2, lsl #24		
adcspl	r0, r0, r2, lsl #24		
sbcpl	r0, r0, r2, lsl #24		
sbcspl	r0, r0, r2, lsl #24		
rscpl	r0, r0, r2, lsl #24		
rscspl	r0, r0, r2, lsl #24		
tstpl	r0, r2, lsl #24		
tstpl	r0, r2, lsl #24		
teqpl	r0, r2, lsl #24		
teqpl	r0, r2, lsl #24		
cmppl	r0, r2, lsl #24		
cmppl	r0, r2, lsl #24		
cmnpl	r0, r2, lsl #24		
cmnpl	r0, r2, lsl #24		
orrpl	r0, r0, r2, lsl #24		
orrspl	r0, r0, r2, lsl #24		
lslpl	r0, r2, #24		
lslspl	r0, r2, #24		
bicpl	r0, r0, r2, lsl #24		
bicspl	r0, r0, r2, lsl #24		
mvnpl	r0, r2, lsl #24		
mvnspl	r0, r2, lsl #24		
andpl	r0, r0, #512	; 0x200	
andspl	r0, r0, #512	; 0x200	
eorpl	r0, r0, #512	; 0x200	
eorspl	r0, r0, #512	; 0x200	
subpl	r0, r0, #512	; 0x200	
subspl	r0, r0, #512	; 0x200	
rsbpl	r0, r0, #512	; 0x200	
rsbspl	r0, r0, #512	; 0x200	
addpl	r0, r0, #512	; 0x200	
addspl	r0, r0, #512	; 0x200	
adcpl	r0, r0, #512	; 0x200	
adcspl	r0, r0, #512	; 0x200	
sbcpl	r0, r0, #512	; 0x200	
sbcspl	r0, r0, #512	; 0x200	
rscpl	r0, r0, #512	; 0x200	
rscspl	r0, r0, #512	; 0x200	
movwpl	r0, #3074	; 0xc02	
tstpl	r0, #512	; 0x200	
teqpl	r0, #512	; 0x200	
teqpl	r0, #512	; 0x200	
movtpl	r0, #3074	; 0xc02	
cmppl	r0, #512	; 0x200	
cmnpl	r0, #512	; 0x200	
cmnpl	r0, #512	; 0x200	
orrpl	r0, r0, #512	; 0x200	
orrspl	r0, r0, #512	; 0x200	
movpl	r0, #512	; 0x200	
movspl	r0, #512	; 0x200	
bicpl	r0, r0, #512	; 0x200	
bicspl	r0, r0, #512	; 0x200	
mvnpl	r0, #512	; 0x200	
mvnspl	r0, #512	; 0x200	
strpl	r0, [r0], #-3074	; 0xfffff3fe	
ldrpl	r0, [r0], #-3074	; 0xfffff3fe	
strtpl	r0, [r0], #-3074	; 0xfffff3fe	
ldrtpl	r0, [r0], #-3074	; 0xfffff3fe	
strbpl	r0, [r0], #-3074	; 0xfffff3fe	
ldrbpl	r0, [r0], #-3074	; 0xfffff3fe	
strbtpl	r0, [r0], #-3074	; 0xfffff3fe	
ldrbtpl	r0, [r0], #-3074	; 0xfffff3fe	
strpl	r0, [r0], #3074	; 0xc02	
ldrpl	r0, [r0], #3074	; 0xc02	
strtpl	r0, [r0], #3074	; 0xc02	
ldrtpl	r0, [r0], #3074	; 0xc02	
strbpl	r0, [r0], #3074	; 0xc02	
ldrbpl	r0, [r0], #3074	; 0xc02	
strbtpl	r0, [r0], #3074	; 0xc02	
ldrbtpl	r0, [r0], #3074	; 0xc02	
strpl	r0, [r0, #-3074]	; 0xfffff3fe	
ldrpl	r0, [r0, #-3074]	; 0xfffff3fe	
strpl	r0, [r0, #-3074]!	; 0xfffff3fe	
ldrpl	r0, [r0, #-3074]!	; 0xfffff3fe	
strbpl	r0, [r0, #-3074]	; 0xfffff3fe	
ldrbpl	r0, [r0, #-3074]	; 0xfffff3fe	
strbpl	r0, [r0, #-3074]!	; 0xfffff3fe	
ldrbpl	r0, [r0, #-3074]!	; 0xfffff3fe	
strpl	r0, [r0, #3074]	; 0xc02	
ldrpl	r0, [r0, #3074]	; 0xc02	
strpl	r0, [r0, #3074]!	; 0xc02	
ldrpl	r0, [r0, #3074]!	; 0xc02	
strbpl	r0, [r0, #3074]	; 0xc02	
ldrbpl	r0, [r0, #3074]	; 0xc02	
strbpl	r0, [r0, #3074]!	; 0xc02	
ldrbpl	r0, [r0, #3074]!	; 0xc02	
strpl	r0, [r0], -r2, lsl #24		
ldrpl	r0, [r0], -r2, lsl #24		
strtpl	r0, [r0], -r2, lsl #24		
ldrtpl	r0, [r0], -r2, lsl #24		
strbpl	r0, [r0], -r2, lsl #24		
ldrbpl	r0, [r0], -r2, lsl #24		
strbtpl	r0, [r0], -r2, lsl #24		
ldrbtpl	r0, [r0], -r2, lsl #24		
strpl	r0, [r0], r2, lsl #24		
ldrpl	r0, [r0], r2, lsl #24		
strtpl	r0, [r0], r2, lsl #24		
ldrtpl	r0, [r0], r2, lsl #24		
strbpl	r0, [r0], r2, lsl #24		
ldrbpl	r0, [r0], r2, lsl #24		
strbtpl	r0, [r0], r2, lsl #24		
ldrbtpl	r0, [r0], r2, lsl #24		
strpl	r0, [r0, -r2, lsl #24]		
ldrpl	r0, [r0, -r2, lsl #24]		
strpl	r0, [r0, -r2, lsl #24]!		
ldrpl	r0, [r0, -r2, lsl #24]!		
strbpl	r0, [r0, -r2, lsl #24]		
ldrbpl	r0, [r0, -r2, lsl #24]		
strbpl	r0, [r0, -r2, lsl #24]!		
ldrbpl	r0, [r0, -r2, lsl #24]!		
strpl	r0, [r0, r2, lsl #24]		
ldrpl	r0, [r0, r2, lsl #24]		
strpl	r0, [r0, r2, lsl #24]!		
ldrpl	r0, [r0, r2, lsl #24]!		
strbpl	r0, [r0, r2, lsl #24]		
ldrbpl	r0, [r0, r2, lsl #24]		
strbpl	r0, [r0, r2, lsl #24]!		
ldrbpl	r0, [r0, r2, lsl #24]!		
stmdapl	r0, {r1, sl, fp}		
ldmdapl	r0, {r1, sl, fp}		
stmdapl	r0!, {r1, sl, fp}		
ldmdapl	r0!, {r1, sl, fp}		
stmdapl	r0, {r1, sl, fp}^		
ldmdapl	r0, {r1, sl, fp}^		
stmdapl	r0!, {r1, sl, fp}^		
ldmdapl	r0!, {r1, sl, fp}^		
stmpl	r0, {r1, sl, fp}		
ldmpl	r0, {r1, sl, fp}		
stmiapl	r0!, {r1, sl, fp}		
ldmpl	r0!, {r1, sl, fp}		
stmiapl	r0, {r1, sl, fp}^		
ldmpl	r0, {r1, sl, fp}^		
stmiapl	r0!, {r1, sl, fp}^		
ldmpl	r0!, {r1, sl, fp}^		
stmdbpl	r0, {r1, sl, fp}		
ldmdbpl	r0, {r1, sl, fp}		
stmdbpl	r0!, {r1, sl, fp}		
ldmdbpl	r0!, {r1, sl, fp}		
stmdbpl	r0, {r1, sl, fp}^		
ldmdbpl	r0, {r1, sl, fp}^		
stmdbpl	r0!, {r1, sl, fp}^		
ldmdbpl	r0!, {r1, sl, fp}^		
stmibpl	r0, {r1, sl, fp}		
ldmibpl	r0, {r1, sl, fp}		
stmibpl	r0!, {r1, sl, fp}		
ldmibpl	r0!, {r1, sl, fp}		
stmibpl	r0, {r1, sl, fp}^		
ldmibpl	r0, {r1, sl, fp}^		
stmibpl	r0!, {r1, sl, fp}^		
ldmibpl	r0!, {r1, sl, fp}^		
bpl	114690 <HeapBase+0x5f0>		
bpl	514694 <__undef_stack+0x3fadf4>		
bpl	914698 <__undef_stack+0x7fadf8>		
bpl	d1469c <__undef_stack+0xbfadfc>		
bpl	11146a0 <__undef_stack+0xffae00>		
bpl	15146a4 <__undef_stack+0x13fae04>		
bpl	19146a8 <__undef_stack+0x17fae08>		
bpl	1d146ac <__undef_stack+0x1bfae0c>		
bpl	fe1146b0 <LRemap+0x1146a1>		
bpl	fe5146b4 <LRemap+0x5146a5>		
bpl	fe9146b8 <LRemap+0x9146a9>		
bpl	fed146bc <LRemap+0xd146ad>		
bpl	ff1146c0 <LRemap+0x11146b1>		
bpl	ff5146c4 <LRemap+0x15146b5>		
bpl	ff9146c8 <LRemap+0x19146b9>		
bpl	ffd146cc <LRemap+0x1d146bd>		
blpl	1146d0 <HeapBase+0x630>		
blpl	5146d4 <__undef_stack+0x3fae34>		
blpl	9146d8 <__undef_stack+0x7fae38>		
blpl	d146dc <__undef_stack+0xbfae3c>		
blpl	11146e0 <__undef_stack+0xffae40>		
blpl	15146e4 <__undef_stack+0x13fae44>		
blpl	19146e8 <__undef_stack+0x17fae48>		
blpl	1d146ec <__undef_stack+0x1bfae4c>		
blpl	fe1146f0 <LRemap+0x1146e1>		
blpl	fe5146f4 <LRemap+0x5146e5>		
blpl	fe9146f8 <LRemap+0x9146e9>		
blpl	fed146fc <LRemap+0xd146ed>		
blpl	ff114700 <LRemap+0x11146f1>		
blpl	ff514704 <LRemap+0x15146f5>		
blpl	ff914708 <LRemap+0x19146f9>		
blpl	ffd1470c <LRemap+0x1d146fd>		
stcpl	12, cr0, [r0], {2}		
ldcpl	12, cr0, [r0], {2}		
stcpl	12, cr0, [r0], #-8		
ldcpl	12, cr0, [r0], #-8		
mcrrpl	12, 0, r0, r0, cr2		
mrrcpl	12, 0, r0, r0, cr2	; <UNPREDICTABLE>	
stclpl	12, cr0, [r0], #-8		
ldclpl	12, cr0, [r0], #-8		
stcpl	12, cr0, [r0], {2}		
ldcpl	12, cr0, [r0], {2}		
stcpl	12, cr0, [r0], #8		
ldcpl	12, cr0, [r0], #8		
stclpl	12, cr0, [r0], {2}		
ldclpl	12, cr0, [r0], {2}		
stclpl	12, cr0, [r0], #8		
ldclpl	12, cr0, [r0], #8		
stcpl	12, cr0, [r0, #-8]		
ldcpl	12, cr0, [r0, #-8]		
stcpl	12, cr0, [r0, #-8]!		
ldcpl	12, cr0, [r0, #-8]!		
stclpl	12, cr0, [r0, #-8]		
ldclpl	12, cr0, [r0, #-8]		
stclpl	12, cr0, [r0, #-8]!		
ldclpl	12, cr0, [r0, #-8]!		
stcpl	12, cr0, [r0, #8]		
ldcpl	12, cr0, [r0, #8]		
stcpl	12, cr0, [r0, #8]!		
ldcpl	12, cr0, [r0, #8]!		
stclpl	12, cr0, [r0, #8]		
ldclpl	12, cr0, [r0, #8]		
stclpl	12, cr0, [r0, #8]!		
ldclpl	12, cr0, [r0, #8]!		
cdppl	12, 0, cr0, cr0, cr2, {0}		
cdppl	12, 1, cr0, cr0, cr2, {0}		
cdppl	12, 2, cr0, cr0, cr2, {0}		
cdppl	12, 3, cr0, cr0, cr2, {0}		
cdppl	12, 4, cr0, cr0, cr2, {0}		
cdppl	12, 5, cr0, cr0, cr2, {0}		
cdppl	12, 6, cr0, cr0, cr2, {0}		
cdppl	12, 7, cr0, cr0, cr2, {0}		
cdppl	12, 8, cr0, cr0, cr2, {0}		
cdppl	12, 9, cr0, cr0, cr2, {0}		
cdppl	12, 10, cr0, cr0, cr2, {0}		
cdppl	12, 11, cr0, cr0, cr2, {0}		
cdppl	12, 12, cr0, cr0, cr2, {0}		
cdppl	12, 13, cr0, cr0, cr2, {0}		
cdppl	12, 14, cr0, cr0, cr2, {0}		
cdppl	12, 15, cr0, cr0, cr2, {0}		
svcpl	0x00000c02		
svcpl	0x00100c02		
svcpl	0x00200c02		
svcpl	0x00300c02		
svcpl	0x00400c02		
svcpl	0x00500c02		
svcpl	0x00600c02		
svcpl	0x00700c02		
svcpl	0x00800c02		
svcpl	0x00900c02		
svcpl	0x00a00c02		
svcpl	0x00b00c02		
svcpl	0x00c00c02		
svcpl	0x00d00c02		
svcpl	0x00e00c02		
svcpl	0x00f00c02		
andvs	r0, r0, r2, lsl #24		
andsvs	r0, r0, r2, lsl #24		
eorvs	r0, r0, r2, lsl #24		
eorsvs	r0, r0, r2, lsl #24		
subvs	r0, r0, r2, lsl #24		
subsvs	r0, r0, r2, lsl #24		
rsbvs	r0, r0, r2, lsl #24		
rsbsvs	r0, r0, r2, lsl #24		
addvs	r0, r0, r2, lsl #24		
addsvs	r0, r0, r2, lsl #24		
adcvs	r0, r0, r2, lsl #24		
adcsvs	r0, r0, r2, lsl #24		
sbcvs	r0, r0, r2, lsl #24		
sbcsvs	r0, r0, r2, lsl #24		
rscvs	r0, r0, r2, lsl #24		
rscsvs	r0, r0, r2, lsl #24		
tstvs	r0, r2, lsl #24		
tstvs	r0, r2, lsl #24		
teqvs	r0, r2, lsl #24		
teqvs	r0, r2, lsl #24		
cmpvs	r0, r2, lsl #24		
cmpvs	r0, r2, lsl #24		
cmnvs	r0, r2, lsl #24		
cmnvs	r0, r2, lsl #24		
orrvs	r0, r0, r2, lsl #24		
orrsvs	r0, r0, r2, lsl #24		
lslvs	r0, r2, #24		
lslsvs	r0, r2, #24		
bicvs	r0, r0, r2, lsl #24		
bicsvs	r0, r0, r2, lsl #24		
mvnvs	r0, r2, lsl #24		
mvnsvs	r0, r2, lsl #24		
andvs	r0, r0, #512	; 0x200	
andsvs	r0, r0, #512	; 0x200	
eorvs	r0, r0, #512	; 0x200	
eorsvs	r0, r0, #512	; 0x200	
subvs	r0, r0, #512	; 0x200	
subsvs	r0, r0, #512	; 0x200	
rsbvs	r0, r0, #512	; 0x200	
rsbsvs	r0, r0, #512	; 0x200	
addvs	r0, r0, #512	; 0x200	
addsvs	r0, r0, #512	; 0x200	
adcvs	r0, r0, #512	; 0x200	
adcsvs	r0, r0, #512	; 0x200	
sbcvs	r0, r0, #512	; 0x200	
sbcsvs	r0, r0, #512	; 0x200	
rscvs	r0, r0, #512	; 0x200	
rscsvs	r0, r0, #512	; 0x200	
movwvs	r0, #3074	; 0xc02	
tstvs	r0, #512	; 0x200	
teqvs	r0, #512	; 0x200	
teqvs	r0, #512	; 0x200	
movtvs	r0, #3074	; 0xc02	
cmpvs	r0, #512	; 0x200	
cmnvs	r0, #512	; 0x200	
cmnvs	r0, #512	; 0x200	
orrvs	r0, r0, #512	; 0x200	
orrsvs	r0, r0, #512	; 0x200	
movvs	r0, #512	; 0x200	
movsvs	r0, #512	; 0x200	
bicvs	r0, r0, #512	; 0x200	
bicsvs	r0, r0, #512	; 0x200	
mvnvs	r0, #512	; 0x200	
mvnsvs	r0, #512	; 0x200	
strvs	r0, [r0], #-3074	; 0xfffff3fe	
ldrvs	r0, [r0], #-3074	; 0xfffff3fe	
strtvs	r0, [r0], #-3074	; 0xfffff3fe	
ldrtvs	r0, [r0], #-3074	; 0xfffff3fe	
strbvs	r0, [r0], #-3074	; 0xfffff3fe	
ldrbvs	r0, [r0], #-3074	; 0xfffff3fe	
strbtvs	r0, [r0], #-3074	; 0xfffff3fe	
ldrbtvs	r0, [r0], #-3074	; 0xfffff3fe	
strvs	r0, [r0], #3074	; 0xc02	
ldrvs	r0, [r0], #3074	; 0xc02	
strtvs	r0, [r0], #3074	; 0xc02	
ldrtvs	r0, [r0], #3074	; 0xc02	
strbvs	r0, [r0], #3074	; 0xc02	
ldrbvs	r0, [r0], #3074	; 0xc02	
strbtvs	r0, [r0], #3074	; 0xc02	
ldrbtvs	r0, [r0], #3074	; 0xc02	
strvs	r0, [r0, #-3074]	; 0xfffff3fe	
ldrvs	r0, [r0, #-3074]	; 0xfffff3fe	
strvs	r0, [r0, #-3074]!	; 0xfffff3fe	
ldrvs	r0, [r0, #-3074]!	; 0xfffff3fe	
strbvs	r0, [r0, #-3074]	; 0xfffff3fe	
ldrbvs	r0, [r0, #-3074]	; 0xfffff3fe	
strbvs	r0, [r0, #-3074]!	; 0xfffff3fe	
ldrbvs	r0, [r0, #-3074]!	; 0xfffff3fe	
strvs	r0, [r0, #3074]	; 0xc02	
ldrvs	r0, [r0, #3074]	; 0xc02	
strvs	r0, [r0, #3074]!	; 0xc02	
ldrvs	r0, [r0, #3074]!	; 0xc02	
strbvs	r0, [r0, #3074]	; 0xc02	
ldrbvs	r0, [r0, #3074]	; 0xc02	
strbvs	r0, [r0, #3074]!	; 0xc02	
ldrbvs	r0, [r0, #3074]!	; 0xc02	
strvs	r0, [r0], -r2, lsl #24		
ldrvs	r0, [r0], -r2, lsl #24		
strtvs	r0, [r0], -r2, lsl #24		
ldrtvs	r0, [r0], -r2, lsl #24		
strbvs	r0, [r0], -r2, lsl #24		
ldrbvs	r0, [r0], -r2, lsl #24		
strbtvs	r0, [r0], -r2, lsl #24		
ldrbtvs	r0, [r0], -r2, lsl #24		
strvs	r0, [r0], r2, lsl #24		
ldrvs	r0, [r0], r2, lsl #24		
strtvs	r0, [r0], r2, lsl #24		
ldrtvs	r0, [r0], r2, lsl #24		
strbvs	r0, [r0], r2, lsl #24		
ldrbvs	r0, [r0], r2, lsl #24		
strbtvs	r0, [r0], r2, lsl #24		
ldrbtvs	r0, [r0], r2, lsl #24		
strvs	r0, [r0, -r2, lsl #24]		
ldrvs	r0, [r0, -r2, lsl #24]		
strvs	r0, [r0, -r2, lsl #24]!		
ldrvs	r0, [r0, -r2, lsl #24]!		
strbvs	r0, [r0, -r2, lsl #24]		
ldrbvs	r0, [r0, -r2, lsl #24]		
strbvs	r0, [r0, -r2, lsl #24]!		
ldrbvs	r0, [r0, -r2, lsl #24]!		
strvs	r0, [r0, r2, lsl #24]		
ldrvs	r0, [r0, r2, lsl #24]		
strvs	r0, [r0, r2, lsl #24]!		
ldrvs	r0, [r0, r2, lsl #24]!		
strbvs	r0, [r0, r2, lsl #24]		
ldrbvs	r0, [r0, r2, lsl #24]		
strbvs	r0, [r0, r2, lsl #24]!		
ldrbvs	r0, [r0, r2, lsl #24]!		
stmdavs	r0, {r1, sl, fp}		
ldmdavs	r0, {r1, sl, fp}		
stmdavs	r0!, {r1, sl, fp}		
ldmdavs	r0!, {r1, sl, fp}		
stmdavs	r0, {r1, sl, fp}^		
ldmdavs	r0, {r1, sl, fp}^		
stmdavs	r0!, {r1, sl, fp}^		
ldmdavs	r0!, {r1, sl, fp}^		
stmvs	r0, {r1, sl, fp}		
ldmvs	r0, {r1, sl, fp}		
stmiavs	r0!, {r1, sl, fp}		
ldmvs	r0!, {r1, sl, fp}		
stmiavs	r0, {r1, sl, fp}^		
ldmvs	r0, {r1, sl, fp}^		
stmiavs	r0!, {r1, sl, fp}^		
ldmvs	r0!, {r1, sl, fp}^		
stmdbvs	r0, {r1, sl, fp}		
ldmdbvs	r0, {r1, sl, fp}		
stmdbvs	r0!, {r1, sl, fp}		
ldmdbvs	r0!, {r1, sl, fp}		
stmdbvs	r0, {r1, sl, fp}^		
ldmdbvs	r0, {r1, sl, fp}^		
stmdbvs	r0!, {r1, sl, fp}^		
ldmdbvs	r0!, {r1, sl, fp}^		
stmibvs	r0, {r1, sl, fp}		
ldmibvs	r0, {r1, sl, fp}		
stmibvs	r0!, {r1, sl, fp}		
ldmibvs	r0!, {r1, sl, fp}		
stmibvs	r0, {r1, sl, fp}^		
ldmibvs	r0, {r1, sl, fp}^		
stmibvs	r0!, {r1, sl, fp}^		
ldmibvs	r0!, {r1, sl, fp}^		
bvs	114a90 <HeapBase+0x9f0>		
bvs	514a94 <__undef_stack+0x3fb1f4>		
bvs	914a98 <__undef_stack+0x7fb1f8>		
bvs	d14a9c <__undef_stack+0xbfb1fc>		
bvs	1114aa0 <__undef_stack+0xffb200>		
bvs	1514aa4 <__undef_stack+0x13fb204>		
bvs	1914aa8 <__undef_stack+0x17fb208>		
bvs	1d14aac <__undef_stack+0x1bfb20c>		
bvs	fe114ab0 <LRemap+0x114aa1>		
bvs	fe514ab4 <LRemap+0x514aa5>		
bvs	fe914ab8 <LRemap+0x914aa9>		
bvs	fed14abc <LRemap+0xd14aad>		
bvs	ff114ac0 <LRemap+0x1114ab1>		
bvs	ff514ac4 <LRemap+0x1514ab5>		
bvs	ff914ac8 <LRemap+0x1914ab9>		
bvs	ffd14acc <LRemap+0x1d14abd>		
blvs	114ad0 <HeapBase+0xa30>		
blvs	514ad4 <__undef_stack+0x3fb234>		
blvs	914ad8 <__undef_stack+0x7fb238>		
blvs	d14adc <__undef_stack+0xbfb23c>		
blvs	1114ae0 <__undef_stack+0xffb240>		
blvs	1514ae4 <__undef_stack+0x13fb244>		
blvs	1914ae8 <__undef_stack+0x17fb248>		
blvs	1d14aec <__undef_stack+0x1bfb24c>		
blvs	fe114af0 <LRemap+0x114ae1>		
blvs	fe514af4 <LRemap+0x514ae5>		
blvs	fe914af8 <LRemap+0x914ae9>		
blvs	fed14afc <LRemap+0xd14aed>		
blvs	ff114b00 <LRemap+0x1114af1>		
blvs	ff514b04 <LRemap+0x1514af5>		
blvs	ff914b08 <LRemap+0x1914af9>		
blvs	ffd14b0c <LRemap+0x1d14afd>		
stcvs	12, cr0, [r0], {2}		
ldcvs	12, cr0, [r0], {2}		
stcvs	12, cr0, [r0], #-8		
ldcvs	12, cr0, [r0], #-8		
mcrrvs	12, 0, r0, r0, cr2		
mrrcvs	12, 0, r0, r0, cr2	; <UNPREDICTABLE>	
stclvs	12, cr0, [r0], #-8		
ldclvs	12, cr0, [r0], #-8		
stcvs	12, cr0, [r0], {2}		
ldcvs	12, cr0, [r0], {2}		
stcvs	12, cr0, [r0], #8		
ldcvs	12, cr0, [r0], #8		
stclvs	12, cr0, [r0], {2}		
ldclvs	12, cr0, [r0], {2}		
stclvs	12, cr0, [r0], #8		
ldclvs	12, cr0, [r0], #8		
stcvs	12, cr0, [r0, #-8]		
ldcvs	12, cr0, [r0, #-8]		
stcvs	12, cr0, [r0, #-8]!		
ldcvs	12, cr0, [r0, #-8]!		
stclvs	12, cr0, [r0, #-8]		
ldclvs	12, cr0, [r0, #-8]		
stclvs	12, cr0, [r0, #-8]!		
ldclvs	12, cr0, [r0, #-8]!		
stcvs	12, cr0, [r0, #8]		
ldcvs	12, cr0, [r0, #8]		
stcvs	12, cr0, [r0, #8]!		
ldcvs	12, cr0, [r0, #8]!		
stclvs	12, cr0, [r0, #8]		
ldclvs	12, cr0, [r0, #8]		
stclvs	12, cr0, [r0, #8]!		
ldclvs	12, cr0, [r0, #8]!		
cdpvs	12, 0, cr0, cr0, cr2, {0}		
cdpvs	12, 1, cr0, cr0, cr2, {0}		
cdpvs	12, 2, cr0, cr0, cr2, {0}		
cdpvs	12, 3, cr0, cr0, cr2, {0}		
cdpvs	12, 4, cr0, cr0, cr2, {0}		
cdpvs	12, 5, cr0, cr0, cr2, {0}		
cdpvs	12, 6, cr0, cr0, cr2, {0}		
cdpvs	12, 7, cr0, cr0, cr2, {0}		
cdpvs	12, 8, cr0, cr0, cr2, {0}		
cdpvs	12, 9, cr0, cr0, cr2, {0}		
cdpvs	12, 10, cr0, cr0, cr2, {0}		
cdpvs	12, 11, cr0, cr0, cr2, {0}		
cdpvs	12, 12, cr0, cr0, cr2, {0}		
cdpvs	12, 13, cr0, cr0, cr2, {0}		
cdpvs	12, 14, cr0, cr0, cr2, {0}		
cdpvs	12, 15, cr0, cr0, cr2, {0}		
svcvs	0x00000c02		
svcvs	0x00100c02		
svcvs	0x00200c02		
svcvs	0x00300c02		
svcvs	0x00400c02		
svcvs	0x00500c02		
svcvs	0x00600c02		
svcvs	0x00700c02		
svcvs	0x00800c02		
svcvs	0x00900c02		
svcvs	0x00a00c02		
svcvs	0x00b00c02		
svcvs	0x00c00c02		
svcvs	0x00d00c02		
svcvs	0x00e00c02		
svcvs	0x00f00c02		
andvc	r0, r0, r2, lsl #24		
andsvc	r0, r0, r2, lsl #24		
eorvc	r0, r0, r2, lsl #24		
eorsvc	r0, r0, r2, lsl #24		
subvc	r0, r0, r2, lsl #24		
subsvc	r0, r0, r2, lsl #24		
rsbvc	r0, r0, r2, lsl #24		
rsbsvc	r0, r0, r2, lsl #24		
addvc	r0, r0, r2, lsl #24		
addsvc	r0, r0, r2, lsl #24		
adcvc	r0, r0, r2, lsl #24		
adcsvc	r0, r0, r2, lsl #24		
sbcvc	r0, r0, r2, lsl #24		
sbcsvc	r0, r0, r2, lsl #24		
rscvc	r0, r0, r2, lsl #24		
rscsvc	r0, r0, r2, lsl #24		
tstvc	r0, r2, lsl #24		
tstvc	r0, r2, lsl #24		
teqvc	r0, r2, lsl #24		
teqvc	r0, r2, lsl #24		
cmpvc	r0, r2, lsl #24		
cmpvc	r0, r2, lsl #24		
cmnvc	r0, r2, lsl #24		
cmnvc	r0, r2, lsl #24		
orrvc	r0, r0, r2, lsl #24		
orrsvc	r0, r0, r2, lsl #24		
lslvc	r0, r2, #24		
lslsvc	r0, r2, #24		
bicvc	r0, r0, r2, lsl #24		
bicsvc	r0, r0, r2, lsl #24		
mvnvc	r0, r2, lsl #24		
mvnsvc	r0, r2, lsl #24		
andvc	r0, r0, #512	; 0x200	
andsvc	r0, r0, #512	; 0x200	
eorvc	r0, r0, #512	; 0x200	
eorsvc	r0, r0, #512	; 0x200	
subvc	r0, r0, #512	; 0x200	
subsvc	r0, r0, #512	; 0x200	
rsbvc	r0, r0, #512	; 0x200	
rsbsvc	r0, r0, #512	; 0x200	
addvc	r0, r0, #512	; 0x200	
addsvc	r0, r0, #512	; 0x200	
adcvc	r0, r0, #512	; 0x200	
adcsvc	r0, r0, #512	; 0x200	
sbcvc	r0, r0, #512	; 0x200	
sbcsvc	r0, r0, #512	; 0x200	
rscvc	r0, r0, #512	; 0x200	
rscsvc	r0, r0, #512	; 0x200	
movwvc	r0, #3074	; 0xc02	
tstvc	r0, #512	; 0x200	
teqvc	r0, #512	; 0x200	
teqvc	r0, #512	; 0x200	
movtvc	r0, #3074	; 0xc02	
cmpvc	r0, #512	; 0x200	
cmnvc	r0, #512	; 0x200	
cmnvc	r0, #512	; 0x200	
orrvc	r0, r0, #512	; 0x200	
orrsvc	r0, r0, #512	; 0x200	
movvc	r0, #512	; 0x200	
movsvc	r0, #512	; 0x200	
bicvc	r0, r0, #512	; 0x200	
bicsvc	r0, r0, #512	; 0x200	
mvnvc	r0, #512	; 0x200	
mvnsvc	r0, #512	; 0x200	
strvc	r0, [r0], #-3074	; 0xfffff3fe	
ldrvc	r0, [r0], #-3074	; 0xfffff3fe	
strtvc	r0, [r0], #-3074	; 0xfffff3fe	
ldrtvc	r0, [r0], #-3074	; 0xfffff3fe	
strbvc	r0, [r0], #-3074	; 0xfffff3fe	
ldrbvc	r0, [r0], #-3074	; 0xfffff3fe	
strbtvc	r0, [r0], #-3074	; 0xfffff3fe	
ldrbtvc	r0, [r0], #-3074	; 0xfffff3fe	
strvc	r0, [r0], #3074	; 0xc02	
ldrvc	r0, [r0], #3074	; 0xc02	
strtvc	r0, [r0], #3074	; 0xc02	
ldrtvc	r0, [r0], #3074	; 0xc02	
strbvc	r0, [r0], #3074	; 0xc02	
ldrbvc	r0, [r0], #3074	; 0xc02	
strbtvc	r0, [r0], #3074	; 0xc02	
ldrbtvc	r0, [r0], #3074	; 0xc02	
strvc	r0, [r0, #-3074]	; 0xfffff3fe	
ldrvc	r0, [r0, #-3074]	; 0xfffff3fe	
strvc	r0, [r0, #-3074]!	; 0xfffff3fe	
ldrvc	r0, [r0, #-3074]!	; 0xfffff3fe	
strbvc	r0, [r0, #-3074]	; 0xfffff3fe	
ldrbvc	r0, [r0, #-3074]	; 0xfffff3fe	
strbvc	r0, [r0, #-3074]!	; 0xfffff3fe	
ldrbvc	r0, [r0, #-3074]!	; 0xfffff3fe	
strvc	r0, [r0, #3074]	; 0xc02	
ldrvc	r0, [r0, #3074]	; 0xc02	
strvc	r0, [r0, #3074]!	; 0xc02	
ldrvc	r0, [r0, #3074]!	; 0xc02	
strbvc	r0, [r0, #3074]	; 0xc02	
ldrbvc	r0, [r0, #3074]	; 0xc02	
strbvc	r0, [r0, #3074]!	; 0xc02	
ldrbvc	r0, [r0, #3074]!	; 0xc02	
strvc	r0, [r0], -r2, lsl #24		
ldrvc	r0, [r0], -r2, lsl #24		
strtvc	r0, [r0], -r2, lsl #24		
ldrtvc	r0, [r0], -r2, lsl #24		
strbvc	r0, [r0], -r2, lsl #24		
ldrbvc	r0, [r0], -r2, lsl #24		
strbtvc	r0, [r0], -r2, lsl #24		
ldrbtvc	r0, [r0], -r2, lsl #24		
strvc	r0, [r0], r2, lsl #24		
ldrvc	r0, [r0], r2, lsl #24		
strtvc	r0, [r0], r2, lsl #24		
ldrtvc	r0, [r0], r2, lsl #24		
strbvc	r0, [r0], r2, lsl #24		
ldrbvc	r0, [r0], r2, lsl #24		
strbtvc	r0, [r0], r2, lsl #24		
ldrbtvc	r0, [r0], r2, lsl #24		
strvc	r0, [r0, -r2, lsl #24]		
ldrvc	r0, [r0, -r2, lsl #24]		
strvc	r0, [r0, -r2, lsl #24]!		
ldrvc	r0, [r0, -r2, lsl #24]!		
strbvc	r0, [r0, -r2, lsl #24]		
ldrbvc	r0, [r0, -r2, lsl #24]		
strbvc	r0, [r0, -r2, lsl #24]!		
ldrbvc	r0, [r0, -r2, lsl #24]!		
strvc	r0, [r0, r2, lsl #24]		
ldrvc	r0, [r0, r2, lsl #24]		
strvc	r0, [r0, r2, lsl #24]!		
ldrvc	r0, [r0, r2, lsl #24]!		
strbvc	r0, [r0, r2, lsl #24]		
ldrbvc	r0, [r0, r2, lsl #24]		
strbvc	r0, [r0, r2, lsl #24]!		
ldrbvc	r0, [r0, r2, lsl #24]!		
stmdavc	r0, {r1, sl, fp}		
ldmdavc	r0, {r1, sl, fp}		
stmdavc	r0!, {r1, sl, fp}		
ldmdavc	r0!, {r1, sl, fp}		
stmdavc	r0, {r1, sl, fp}^		
ldmdavc	r0, {r1, sl, fp}^		
stmdavc	r0!, {r1, sl, fp}^		
ldmdavc	r0!, {r1, sl, fp}^		
stmvc	r0, {r1, sl, fp}		
ldmvc	r0, {r1, sl, fp}		
stmiavc	r0!, {r1, sl, fp}		
ldmvc	r0!, {r1, sl, fp}		
stmiavc	r0, {r1, sl, fp}^		
ldmvc	r0, {r1, sl, fp}^		
stmiavc	r0!, {r1, sl, fp}^		
ldmvc	r0!, {r1, sl, fp}^		
stmdbvc	r0, {r1, sl, fp}		
ldmdbvc	r0, {r1, sl, fp}		
stmdbvc	r0!, {r1, sl, fp}		
ldmdbvc	r0!, {r1, sl, fp}		
stmdbvc	r0, {r1, sl, fp}^		
ldmdbvc	r0, {r1, sl, fp}^		
stmdbvc	r0!, {r1, sl, fp}^		
ldmdbvc	r0!, {r1, sl, fp}^		
stmibvc	r0, {r1, sl, fp}		
ldmibvc	r0, {r1, sl, fp}		
stmibvc	r0!, {r1, sl, fp}		
ldmibvc	r0!, {r1, sl, fp}		
stmibvc	r0, {r1, sl, fp}^		
ldmibvc	r0, {r1, sl, fp}^		
stmibvc	r0!, {r1, sl, fp}^		
ldmibvc	r0!, {r1, sl, fp}^		
bvc	114e90 <HeapBase+0xdf0>		
bvc	514e94 <__undef_stack+0x3fb5f4>		
bvc	914e98 <__undef_stack+0x7fb5f8>		
bvc	d14e9c <__undef_stack+0xbfb5fc>		
bvc	1114ea0 <__undef_stack+0xffb600>		
bvc	1514ea4 <__undef_stack+0x13fb604>		
bvc	1914ea8 <__undef_stack+0x17fb608>		
bvc	1d14eac <__undef_stack+0x1bfb60c>		
bvc	fe114eb0 <LRemap+0x114ea1>		
bvc	fe514eb4 <LRemap+0x514ea5>		
bvc	fe914eb8 <LRemap+0x914ea9>		
bvc	fed14ebc <LRemap+0xd14ead>		
bvc	ff114ec0 <LRemap+0x1114eb1>		
bvc	ff514ec4 <LRemap+0x1514eb5>		
bvc	ff914ec8 <LRemap+0x1914eb9>		
bvc	ffd14ecc <LRemap+0x1d14ebd>		
blvc	114ed0 <HeapBase+0xe30>		
blvc	514ed4 <__undef_stack+0x3fb634>		
blvc	914ed8 <__undef_stack+0x7fb638>		
blvc	d14edc <__undef_stack+0xbfb63c>		
blvc	1114ee0 <__undef_stack+0xffb640>		
blvc	1514ee4 <__undef_stack+0x13fb644>		
blvc	1914ee8 <__undef_stack+0x17fb648>		
blvc	1d14eec <__undef_stack+0x1bfb64c>		
blvc	fe114ef0 <LRemap+0x114ee1>		
blvc	fe514ef4 <LRemap+0x514ee5>		
blvc	fe914ef8 <LRemap+0x914ee9>		
blvc	fed14efc <LRemap+0xd14eed>		
blvc	ff114f00 <LRemap+0x1114ef1>		
blvc	ff514f04 <LRemap+0x1514ef5>		
blvc	ff914f08 <LRemap+0x1914ef9>		
blvc	ffd14f0c <LRemap+0x1d14efd>		
stcvc	12, cr0, [r0], {2}		
ldcvc	12, cr0, [r0], {2}		
stcvc	12, cr0, [r0], #-8		
ldcvc	12, cr0, [r0], #-8		
mcrrvc	12, 0, r0, r0, cr2		
mrrcvc	12, 0, r0, r0, cr2	; <UNPREDICTABLE>	
stclvc	12, cr0, [r0], #-8		
ldclvc	12, cr0, [r0], #-8		
stcvc	12, cr0, [r0], {2}		
ldcvc	12, cr0, [r0], {2}		
stcvc	12, cr0, [r0], #8		
ldcvc	12, cr0, [r0], #8		
stclvc	12, cr0, [r0], {2}		
ldclvc	12, cr0, [r0], {2}		
stclvc	12, cr0, [r0], #8		
ldclvc	12, cr0, [r0], #8		
stcvc	12, cr0, [r0, #-8]		
ldcvc	12, cr0, [r0, #-8]		
stcvc	12, cr0, [r0, #-8]!		
ldcvc	12, cr0, [r0, #-8]!		
stclvc	12, cr0, [r0, #-8]		
ldclvc	12, cr0, [r0, #-8]		
stclvc	12, cr0, [r0, #-8]!		
ldclvc	12, cr0, [r0, #-8]!		
stcvc	12, cr0, [r0, #8]		
ldcvc	12, cr0, [r0, #8]		
stcvc	12, cr0, [r0, #8]!		
ldcvc	12, cr0, [r0, #8]!		
stclvc	12, cr0, [r0, #8]		
ldclvc	12, cr0, [r0, #8]		
stclvc	12, cr0, [r0, #8]!		
ldclvc	12, cr0, [r0, #8]!		
cdpvc	12, 0, cr0, cr0, cr2, {0}		
cdpvc	12, 1, cr0, cr0, cr2, {0}		
cdpvc	12, 2, cr0, cr0, cr2, {0}		
cdpvc	12, 3, cr0, cr0, cr2, {0}		
cdpvc	12, 4, cr0, cr0, cr2, {0}		
cdpvc	12, 5, cr0, cr0, cr2, {0}		
cdpvc	12, 6, cr0, cr0, cr2, {0}		
cdpvc	12, 7, cr0, cr0, cr2, {0}		
cdpvc	12, 8, cr0, cr0, cr2, {0}		
cdpvc	12, 9, cr0, cr0, cr2, {0}		
cdpvc	12, 10, cr0, cr0, cr2, {0}		
cdpvc	12, 11, cr0, cr0, cr2, {0}		
cdpvc	12, 12, cr0, cr0, cr2, {0}		
cdpvc	12, 13, cr0, cr0, cr2, {0}		
cdpvc	12, 14, cr0, cr0, cr2, {0}		
cdpvc	12, 15, cr0, cr0, cr2, {0}		
svcvc	0x00000c02		
svcvc	0x00100c02		
svcvc	0x00200c02		
svcvc	0x00300c02		
svcvc	0x00400c02		
svcvc	0x00500c02		
svcvc	0x00600c02		
svcvc	0x00700c02		
svcvc	0x00800c02		
svcvc	0x00900c02		
svcvc	0x00a00c02		
svcvc	0x00b00c02		
svcvc	0x00c00c02		
svcvc	0x00d00c02		
svcvc	0x00e00c02		
svcvc	0x00f00c02		
andhi	r0, r0, r2, lsl #24		
andshi	r0, r0, r2, lsl #24		
eorhi	r0, r0, r2, lsl #24		
eorshi	r0, r0, r2, lsl #24		
subhi	r0, r0, r2, lsl #24		
subshi	r0, r0, r2, lsl #24		
rsbhi	r0, r0, r2, lsl #24		
rsbshi	r0, r0, r2, lsl #24		
addhi	r0, r0, r2, lsl #24		
addshi	r0, r0, r2, lsl #24		
adchi	r0, r0, r2, lsl #24		
adcshi	r0, r0, r2, lsl #24		
sbchi	r0, r0, r2, lsl #24		
sbcshi	r0, r0, r2, lsl #24		
rschi	r0, r0, r2, lsl #24		
rscshi	r0, r0, r2, lsl #24		
tsthi	r0, r2, lsl #24		
tsthi	r0, r2, lsl #24		
teqhi	r0, r2, lsl #24		
teqhi	r0, r2, lsl #24		
cmphi	r0, r2, lsl #24		
cmphi	r0, r2, lsl #24		
cmnhi	r0, r2, lsl #24		
cmnhi	r0, r2, lsl #24		
orrhi	r0, r0, r2, lsl #24		
orrshi	r0, r0, r2, lsl #24		
lslhi	r0, r2, #24		
lslshi	r0, r2, #24		
bichi	r0, r0, r2, lsl #24		
bicshi	r0, r0, r2, lsl #24		
mvnhi	r0, r2, lsl #24		
mvnshi	r0, r2, lsl #24		
andhi	r0, r0, #512	; 0x200	
andshi	r0, r0, #512	; 0x200	
eorhi	r0, r0, #512	; 0x200	
eorshi	r0, r0, #512	; 0x200	
subhi	r0, r0, #512	; 0x200	
subshi	r0, r0, #512	; 0x200	
rsbhi	r0, r0, #512	; 0x200	
rsbshi	r0, r0, #512	; 0x200	
addhi	r0, r0, #512	; 0x200	
addshi	r0, r0, #512	; 0x200	
adchi	r0, r0, #512	; 0x200	
adcshi	r0, r0, #512	; 0x200	
sbchi	r0, r0, #512	; 0x200	
sbcshi	r0, r0, #512	; 0x200	
rschi	r0, r0, #512	; 0x200	
rscshi	r0, r0, #512	; 0x200	
movwhi	r0, #3074	; 0xc02	
tsthi	r0, #512	; 0x200	
teqhi	r0, #512	; 0x200	
teqhi	r0, #512	; 0x200	
movthi	r0, #3074	; 0xc02	
cmphi	r0, #512	; 0x200	
cmnhi	r0, #512	; 0x200	
cmnhi	r0, #512	; 0x200	
orrhi	r0, r0, #512	; 0x200	
orrshi	r0, r0, #512	; 0x200	
movhi	r0, #512	; 0x200	
movshi	r0, #512	; 0x200	
bichi	r0, r0, #512	; 0x200	
bicshi	r0, r0, #512	; 0x200	
mvnhi	r0, #512	; 0x200	
mvnshi	r0, #512	; 0x200	
strhi	r0, [r0], #-3074	; 0xfffff3fe	
ldrhi	r0, [r0], #-3074	; 0xfffff3fe	
strthi	r0, [r0], #-3074	; 0xfffff3fe	
ldrthi	r0, [r0], #-3074	; 0xfffff3fe	
strbhi	r0, [r0], #-3074	; 0xfffff3fe	
ldrbhi	r0, [r0], #-3074	; 0xfffff3fe	
strbthi	r0, [r0], #-3074	; 0xfffff3fe	
ldrbthi	r0, [r0], #-3074	; 0xfffff3fe	
strhi	r0, [r0], #3074	; 0xc02	
ldrhi	r0, [r0], #3074	; 0xc02	
strthi	r0, [r0], #3074	; 0xc02	
ldrthi	r0, [r0], #3074	; 0xc02	
strbhi	r0, [r0], #3074	; 0xc02	
ldrbhi	r0, [r0], #3074	; 0xc02	
strbthi	r0, [r0], #3074	; 0xc02	
ldrbthi	r0, [r0], #3074	; 0xc02	
strhi	r0, [r0, #-3074]	; 0xfffff3fe	
ldrhi	r0, [r0, #-3074]	; 0xfffff3fe	
strhi	r0, [r0, #-3074]!	; 0xfffff3fe	
ldrhi	r0, [r0, #-3074]!	; 0xfffff3fe	
strbhi	r0, [r0, #-3074]	; 0xfffff3fe	
ldrbhi	r0, [r0, #-3074]	; 0xfffff3fe	
strbhi	r0, [r0, #-3074]!	; 0xfffff3fe	
ldrbhi	r0, [r0, #-3074]!	; 0xfffff3fe	
strhi	r0, [r0, #3074]	; 0xc02	
ldrhi	r0, [r0, #3074]	; 0xc02	
strhi	r0, [r0, #3074]!	; 0xc02	
ldrhi	r0, [r0, #3074]!	; 0xc02	
strbhi	r0, [r0, #3074]	; 0xc02	
ldrbhi	r0, [r0, #3074]	; 0xc02	
strbhi	r0, [r0, #3074]!	; 0xc02	
ldrbhi	r0, [r0, #3074]!	; 0xc02	
strhi	r0, [r0], -r2, lsl #24		
ldrhi	r0, [r0], -r2, lsl #24		
strthi	r0, [r0], -r2, lsl #24		
ldrthi	r0, [r0], -r2, lsl #24		
strbhi	r0, [r0], -r2, lsl #24		
ldrbhi	r0, [r0], -r2, lsl #24		
strbthi	r0, [r0], -r2, lsl #24		
ldrbthi	r0, [r0], -r2, lsl #24		
strhi	r0, [r0], r2, lsl #24		
ldrhi	r0, [r0], r2, lsl #24		
strthi	r0, [r0], r2, lsl #24		
ldrthi	r0, [r0], r2, lsl #24		
strbhi	r0, [r0], r2, lsl #24		
ldrbhi	r0, [r0], r2, lsl #24		
strbthi	r0, [r0], r2, lsl #24		
ldrbthi	r0, [r0], r2, lsl #24		
strhi	r0, [r0, -r2, lsl #24]		
ldrhi	r0, [r0, -r2, lsl #24]		
strhi	r0, [r0, -r2, lsl #24]!		
ldrhi	r0, [r0, -r2, lsl #24]!		
strbhi	r0, [r0, -r2, lsl #24]		
ldrbhi	r0, [r0, -r2, lsl #24]		
strbhi	r0, [r0, -r2, lsl #24]!		
ldrbhi	r0, [r0, -r2, lsl #24]!		
strhi	r0, [r0, r2, lsl #24]		
ldrhi	r0, [r0, r2, lsl #24]		
strhi	r0, [r0, r2, lsl #24]!		
ldrhi	r0, [r0, r2, lsl #24]!		
strbhi	r0, [r0, r2, lsl #24]		
ldrbhi	r0, [r0, r2, lsl #24]		
strbhi	r0, [r0, r2, lsl #24]!		
ldrbhi	r0, [r0, r2, lsl #24]!		
stmdahi	r0, {r1, sl, fp}		
ldmdahi	r0, {r1, sl, fp}		
stmdahi	r0!, {r1, sl, fp}		
ldmdahi	r0!, {r1, sl, fp}		
stmdahi	r0, {r1, sl, fp}^		
ldmdahi	r0, {r1, sl, fp}^		
stmdahi	r0!, {r1, sl, fp}^		
ldmdahi	r0!, {r1, sl, fp}^		
stmhi	r0, {r1, sl, fp}		
ldmhi	r0, {r1, sl, fp}		
stmiahi	r0!, {r1, sl, fp}		
ldmhi	r0!, {r1, sl, fp}		
stmiahi	r0, {r1, sl, fp}^		
ldmhi	r0, {r1, sl, fp}^		
stmiahi	r0!, {r1, sl, fp}^		
ldmhi	r0!, {r1, sl, fp}^		
stmdbhi	r0, {r1, sl, fp}		
ldmdbhi	r0, {r1, sl, fp}		
stmdbhi	r0!, {r1, sl, fp}		
ldmdbhi	r0!, {r1, sl, fp}		
stmdbhi	r0, {r1, sl, fp}^		
ldmdbhi	r0, {r1, sl, fp}^		
stmdbhi	r0!, {r1, sl, fp}^		
ldmdbhi	r0!, {r1, sl, fp}^		
stmibhi	r0, {r1, sl, fp}		
ldmibhi	r0, {r1, sl, fp}		
stmibhi	r0!, {r1, sl, fp}		
ldmibhi	r0!, {r1, sl, fp}		
stmibhi	r0, {r1, sl, fp}^		
ldmibhi	r0, {r1, sl, fp}^		
stmibhi	r0!, {r1, sl, fp}^		
ldmibhi	r0!, {r1, sl, fp}^		
bhi	115290 <HeapBase+0x11f0>		
bhi	515294 <__undef_stack+0x3fb9f4>		
bhi	915298 <__undef_stack+0x7fb9f8>		
bhi	d1529c <__undef_stack+0xbfb9fc>		
bhi	11152a0 <__undef_stack+0xffba00>		
bhi	15152a4 <__undef_stack+0x13fba04>		
bhi	19152a8 <__undef_stack+0x17fba08>		
bhi	1d152ac <__undef_stack+0x1bfba0c>		
bhi	fe1152b0 <LRemap+0x1152a1>		
bhi	fe5152b4 <LRemap+0x5152a5>		
bhi	fe9152b8 <LRemap+0x9152a9>		
bhi	fed152bc <LRemap+0xd152ad>		
bhi	ff1152c0 <LRemap+0x11152b1>		
bhi	ff5152c4 <LRemap+0x15152b5>		
bhi	ff9152c8 <LRemap+0x19152b9>		
bhi	ffd152cc <LRemap+0x1d152bd>		
blhi	1152d0 <__ARM.attributes_end+0x36>		
blhi	5152d4 <__undef_stack+0x3fba34>		
blhi	9152d8 <__undef_stack+0x7fba38>		
blhi	d152dc <__undef_stack+0xbfba3c>		
blhi	11152e0 <__undef_stack+0xffba40>		
blhi	15152e4 <__undef_stack+0x13fba44>		
blhi	19152e8 <__undef_stack+0x17fba48>		
blhi	1d152ec <__undef_stack+0x1bfba4c>		
blhi	fe1152f0 <LRemap+0x1152e1>		
blhi	fe5152f4 <LRemap+0x5152e5>		
blhi	fe9152f8 <LRemap+0x9152e9>		
blhi	fed152fc <LRemap+0xd152ed>		
blhi	ff115300 <LRemap+0x11152f1>		
blhi	ff515304 <LRemap+0x15152f5>		
blhi	ff915308 <LRemap+0x19152f9>		
blhi	ffd1530c <LRemap+0x1d152fd>		
stchi	12, cr0, [r0], {2}		
ldchi	12, cr0, [r0], {2}		
stchi	12, cr0, [r0], #-8		
ldchi	12, cr0, [r0], #-8		
mcrrhi	12, 0, r0, r0, cr2		
mrrchi	12, 0, r0, r0, cr2	; <UNPREDICTABLE>	
stclhi	12, cr0, [r0], #-8		
ldclhi	12, cr0, [r0], #-8		
stchi	12, cr0, [r0], {2}		
ldchi	12, cr0, [r0], {2}		
stchi	12, cr0, [r0], #8		
ldchi	12, cr0, [r0], #8		
stclhi	12, cr0, [r0], {2}		
ldclhi	12, cr0, [r0], {2}		
stclhi	12, cr0, [r0], #8		
ldclhi	12, cr0, [r0], #8		
stchi	12, cr0, [r0, #-8]		
ldchi	12, cr0, [r0, #-8]		
stchi	12, cr0, [r0, #-8]!		
ldchi	12, cr0, [r0, #-8]!		
stclhi	12, cr0, [r0, #-8]		
ldclhi	12, cr0, [r0, #-8]		
stclhi	12, cr0, [r0, #-8]!		
ldclhi	12, cr0, [r0, #-8]!		
stchi	12, cr0, [r0, #8]		
ldchi	12, cr0, [r0, #8]		
stchi	12, cr0, [r0, #8]!		
ldchi	12, cr0, [r0, #8]!		
stclhi	12, cr0, [r0, #8]		
ldclhi	12, cr0, [r0, #8]		
stclhi	12, cr0, [r0, #8]!		
ldclhi	12, cr0, [r0, #8]!		
cdphi	12, 0, cr0, cr0, cr2, {0}		
cdphi	12, 1, cr0, cr0, cr2, {0}		
cdphi	12, 2, cr0, cr0, cr2, {0}		
cdphi	12, 3, cr0, cr0, cr2, {0}		
cdphi	12, 4, cr0, cr0, cr2, {0}		
cdphi	12, 5, cr0, cr0, cr2, {0}		
cdphi	12, 6, cr0, cr0, cr2, {0}		
cdphi	12, 7, cr0, cr0, cr2, {0}		
cdphi	12, 8, cr0, cr0, cr2, {0}		
cdphi	12, 9, cr0, cr0, cr2, {0}		
cdphi	12, 10, cr0, cr0, cr2, {0}		
cdphi	12, 11, cr0, cr0, cr2, {0}		
cdphi	12, 12, cr0, cr0, cr2, {0}		
cdphi	12, 13, cr0, cr0, cr2, {0}		
cdphi	12, 14, cr0, cr0, cr2, {0}		
cdphi	12, 15, cr0, cr0, cr2, {0}		
svchi	0x00000c02		
svchi	0x00100c02		
svchi	0x00200c02		
svchi	0x00300c02		
svchi	0x00400c02		
svchi	0x00500c02		
svchi	0x00600c02		
svchi	0x00700c02		
svchi	0x00800c02		
svchi	0x00900c02		
svchi	0x00a00c02		
svchi	0x00b00c02		
svchi	0x00c00c02		
svchi	0x00d00c02		
svchi	0x00e00c02		
svchi	0x00f00c02		
andls	r0, r0, r2, lsl #24		
andsls	r0, r0, r2, lsl #24		
eorls	r0, r0, r2, lsl #24		
eorsls	r0, r0, r2, lsl #24		
subls	r0, r0, r2, lsl #24		
subsls	r0, r0, r2, lsl #24		
rsbls	r0, r0, r2, lsl #24		
rsbsls	r0, r0, r2, lsl #24		
addls	r0, r0, r2, lsl #24		
addsls	r0, r0, r2, lsl #24		
adcls	r0, r0, r2, lsl #24		
adcsls	r0, r0, r2, lsl #24		
sbcls	r0, r0, r2, lsl #24		
sbcsls	r0, r0, r2, lsl #24		
rscls	r0, r0, r2, lsl #24		
rscsls	r0, r0, r2, lsl #24		
tstls	r0, r2, lsl #24		
tstls	r0, r2, lsl #24		
teqls	r0, r2, lsl #24		
teqls	r0, r2, lsl #24		
cmpls	r0, r2, lsl #24		
cmpls	r0, r2, lsl #24		
cmnls	r0, r2, lsl #24		
cmnls	r0, r2, lsl #24		
orrls	r0, r0, r2, lsl #24		
orrsls	r0, r0, r2, lsl #24		
lslls	r0, r2, #24		
lslsls	r0, r2, #24		
bicls	r0, r0, r2, lsl #24		
bicsls	r0, r0, r2, lsl #24		
mvnls	r0, r2, lsl #24		
mvnsls	r0, r2, lsl #24		
andls	r0, r0, #512	; 0x200	
andsls	r0, r0, #512	; 0x200	
eorls	r0, r0, #512	; 0x200	
eorsls	r0, r0, #512	; 0x200	
subls	r0, r0, #512	; 0x200	
subsls	r0, r0, #512	; 0x200	
rsbls	r0, r0, #512	; 0x200	
rsbsls	r0, r0, #512	; 0x200	
addls	r0, r0, #512	; 0x200	
addsls	r0, r0, #512	; 0x200	
adcls	r0, r0, #512	; 0x200	
adcsls	r0, r0, #512	; 0x200	
sbcls	r0, r0, #512	; 0x200	
sbcsls	r0, r0, #512	; 0x200	
rscls	r0, r0, #512	; 0x200	
rscsls	r0, r0, #512	; 0x200	
movwls	r0, #3074	; 0xc02	
tstls	r0, #512	; 0x200	
teqls	r0, #512	; 0x200	
teqls	r0, #512	; 0x200	
movtls	r0, #3074	; 0xc02	
cmpls	r0, #512	; 0x200	
cmnls	r0, #512	; 0x200	
cmnls	r0, #512	; 0x200	
orrls	r0, r0, #512	; 0x200	
orrsls	r0, r0, #512	; 0x200	
movls	r0, #512	; 0x200	
movsls	r0, #512	; 0x200	
bicls	r0, r0, #512	; 0x200	
bicsls	r0, r0, #512	; 0x200	
mvnls	r0, #512	; 0x200	
mvnsls	r0, #512	; 0x200	
strls	r0, [r0], #-3074	; 0xfffff3fe	
ldrls	r0, [r0], #-3074	; 0xfffff3fe	
strtls	r0, [r0], #-3074	; 0xfffff3fe	
ldrtls	r0, [r0], #-3074	; 0xfffff3fe	
strbls	r0, [r0], #-3074	; 0xfffff3fe	
ldrbls	r0, [r0], #-3074	; 0xfffff3fe	
strbtls	r0, [r0], #-3074	; 0xfffff3fe	
ldrbtls	r0, [r0], #-3074	; 0xfffff3fe	
strls	r0, [r0], #3074	; 0xc02	
ldrls	r0, [r0], #3074	; 0xc02	
strtls	r0, [r0], #3074	; 0xc02	
ldrtls	r0, [r0], #3074	; 0xc02	
strbls	r0, [r0], #3074	; 0xc02	
ldrbls	r0, [r0], #3074	; 0xc02	
strbtls	r0, [r0], #3074	; 0xc02	
ldrbtls	r0, [r0], #3074	; 0xc02	
strls	r0, [r0, #-3074]	; 0xfffff3fe	
ldrls	r0, [r0, #-3074]	; 0xfffff3fe	
strls	r0, [r0, #-3074]!	; 0xfffff3fe	
ldrls	r0, [r0, #-3074]!	; 0xfffff3fe	
strbls	r0, [r0, #-3074]	; 0xfffff3fe	
ldrbls	r0, [r0, #-3074]	; 0xfffff3fe	
strbls	r0, [r0, #-3074]!	; 0xfffff3fe	
ldrbls	r0, [r0, #-3074]!	; 0xfffff3fe	
strls	r0, [r0, #3074]	; 0xc02	
ldrls	r0, [r0, #3074]	; 0xc02	
strls	r0, [r0, #3074]!	; 0xc02	
ldrls	r0, [r0, #3074]!	; 0xc02	
strbls	r0, [r0, #3074]	; 0xc02	
ldrbls	r0, [r0, #3074]	; 0xc02	
strbls	r0, [r0, #3074]!	; 0xc02	
ldrbls	r0, [r0, #3074]!	; 0xc02	
strls	r0, [r0], -r2, lsl #24		
ldrls	r0, [r0], -r2, lsl #24		
strtls	r0, [r0], -r2, lsl #24		
ldrtls	r0, [r0], -r2, lsl #24		
strbls	r0, [r0], -r2, lsl #24		
ldrbls	r0, [r0], -r2, lsl #24		
strbtls	r0, [r0], -r2, lsl #24		
ldrbtls	r0, [r0], -r2, lsl #24		
strls	r0, [r0], r2, lsl #24		
ldrls	r0, [r0], r2, lsl #24		
strtls	r0, [r0], r2, lsl #24		
ldrtls	r0, [r0], r2, lsl #24		
strbls	r0, [r0], r2, lsl #24		
ldrbls	r0, [r0], r2, lsl #24		
strbtls	r0, [r0], r2, lsl #24		
ldrbtls	r0, [r0], r2, lsl #24		
strls	r0, [r0, -r2, lsl #24]		
ldrls	r0, [r0, -r2, lsl #24]		
strls	r0, [r0, -r2, lsl #24]!		
ldrls	r0, [r0, -r2, lsl #24]!		
strbls	r0, [r0, -r2, lsl #24]		
ldrbls	r0, [r0, -r2, lsl #24]		
strbls	r0, [r0, -r2, lsl #24]!		
ldrbls	r0, [r0, -r2, lsl #24]!		
strls	r0, [r0, r2, lsl #24]		
ldrls	r0, [r0, r2, lsl #24]		
strls	r0, [r0, r2, lsl #24]!		
ldrls	r0, [r0, r2, lsl #24]!		
strbls	r0, [r0, r2, lsl #24]		
ldrbls	r0, [r0, r2, lsl #24]		
strbls	r0, [r0, r2, lsl #24]!		
ldrbls	r0, [r0, r2, lsl #24]!		
stmdals	r0, {r1, sl, fp}		
ldmdals	r0, {r1, sl, fp}		
stmdals	r0!, {r1, sl, fp}		
ldmdals	r0!, {r1, sl, fp}		
stmdals	r0, {r1, sl, fp}^		
ldmdals	r0, {r1, sl, fp}^		
stmdals	r0!, {r1, sl, fp}^		
ldmdals	r0!, {r1, sl, fp}^		
stmls	r0, {r1, sl, fp}		
ldmls	r0, {r1, sl, fp}		
stmials	r0!, {r1, sl, fp}		
ldmls	r0!, {r1, sl, fp}		
stmials	r0, {r1, sl, fp}^		
ldmls	r0, {r1, sl, fp}^		
stmials	r0!, {r1, sl, fp}^		
ldmls	r0!, {r1, sl, fp}^		
stmdbls	r0, {r1, sl, fp}		
ldmdbls	r0, {r1, sl, fp}		
stmdbls	r0!, {r1, sl, fp}		
ldmdbls	r0!, {r1, sl, fp}		
stmdbls	r0, {r1, sl, fp}^		
ldmdbls	r0, {r1, sl, fp}^		
stmdbls	r0!, {r1, sl, fp}^		
ldmdbls	r0!, {r1, sl, fp}^		
stmibls	r0, {r1, sl, fp}		
ldmibls	r0, {r1, sl, fp}		
stmibls	r0!, {r1, sl, fp}		
ldmibls	r0!, {r1, sl, fp}		
stmibls	r0, {r1, sl, fp}^		
ldmibls	r0, {r1, sl, fp}^		
stmibls	r0!, {r1, sl, fp}^		
ldmibls	r0!, {r1, sl, fp}^		
bls	115690 <__ARM.attributes_end+0x3f6>		
bls	515694 <__undef_stack+0x3fbdf4>		
bls	915698 <__undef_stack+0x7fbdf8>		
bls	d1569c <__undef_stack+0xbfbdfc>		
bls	11156a0 <__undef_stack+0xffbe00>		
bls	15156a4 <__undef_stack+0x13fbe04>		
bls	19156a8 <__undef_stack+0x17fbe08>		
bls	1d156ac <__undef_stack+0x1bfbe0c>		
bls	fe1156b0 <LRemap+0x1156a1>		
bls	fe5156b4 <LRemap+0x5156a5>		
bls	fe9156b8 <LRemap+0x9156a9>		
bls	fed156bc <LRemap+0xd156ad>		
bls	ff1156c0 <LRemap+0x11156b1>		
bls	ff5156c4 <LRemap+0x15156b5>		
bls	ff9156c8 <LRemap+0x19156b9>		
bls	ffd156cc <LRemap+0x1d156bd>		
blls	1156d0 <__ARM.attributes_end+0x436>		
blls	5156d4 <__undef_stack+0x3fbe34>		
blls	9156d8 <__undef_stack+0x7fbe38>		
blls	d156dc <__undef_stack+0xbfbe3c>		
blls	11156e0 <__undef_stack+0xffbe40>		
blls	15156e4 <__undef_stack+0x13fbe44>		
blls	19156e8 <__undef_stack+0x17fbe48>		
blls	1d156ec <__undef_stack+0x1bfbe4c>		
blls	fe1156f0 <LRemap+0x1156e1>		
blls	fe5156f4 <LRemap+0x5156e5>		
blls	fe9156f8 <LRemap+0x9156e9>		
blls	fed156fc <LRemap+0xd156ed>		
blls	ff115700 <LRemap+0x11156f1>		
blls	ff515704 <LRemap+0x15156f5>		
blls	ff915708 <LRemap+0x19156f9>		
blls	ffd1570c <LRemap+0x1d156fd>		
stcls	12, cr0, [r0], {2}		
ldcls	12, cr0, [r0], {2}		
stcls	12, cr0, [r0], #-8		
ldcls	12, cr0, [r0], #-8		
mcrrls	12, 0, r0, r0, cr2		
mrrcls	12, 0, r0, r0, cr2	; <UNPREDICTABLE>	
stclls	12, cr0, [r0], #-8		
ldclls	12, cr0, [r0], #-8		
stcls	12, cr0, [r0], {2}		
ldcls	12, cr0, [r0], {2}		
stcls	12, cr0, [r0], #8		
ldcls	12, cr0, [r0], #8		
stclls	12, cr0, [r0], {2}		
ldclls	12, cr0, [r0], {2}		
stclls	12, cr0, [r0], #8		
ldclls	12, cr0, [r0], #8		
stcls	12, cr0, [r0, #-8]		
ldcls	12, cr0, [r0, #-8]		
stcls	12, cr0, [r0, #-8]!		
ldcls	12, cr0, [r0, #-8]!		
stclls	12, cr0, [r0, #-8]		
ldclls	12, cr0, [r0, #-8]		
stclls	12, cr0, [r0, #-8]!		
ldclls	12, cr0, [r0, #-8]!		
stcls	12, cr0, [r0, #8]		
ldcls	12, cr0, [r0, #8]		
stcls	12, cr0, [r0, #8]!		
ldcls	12, cr0, [r0, #8]!		
stclls	12, cr0, [r0, #8]		
ldclls	12, cr0, [r0, #8]		
stclls	12, cr0, [r0, #8]!		
ldclls	12, cr0, [r0, #8]!		
cdpls	12, 0, cr0, cr0, cr2, {0}		
cdpls	12, 1, cr0, cr0, cr2, {0}		
cdpls	12, 2, cr0, cr0, cr2, {0}		
cdpls	12, 3, cr0, cr0, cr2, {0}		
cdpls	12, 4, cr0, cr0, cr2, {0}		
cdpls	12, 5, cr0, cr0, cr2, {0}		
cdpls	12, 6, cr0, cr0, cr2, {0}		
cdpls	12, 7, cr0, cr0, cr2, {0}		
cdpls	12, 8, cr0, cr0, cr2, {0}		
cdpls	12, 9, cr0, cr0, cr2, {0}		
cdpls	12, 10, cr0, cr0, cr2, {0}		
cdpls	12, 11, cr0, cr0, cr2, {0}		
cdpls	12, 12, cr0, cr0, cr2, {0}		
cdpls	12, 13, cr0, cr0, cr2, {0}		
cdpls	12, 14, cr0, cr0, cr2, {0}		
cdpls	12, 15, cr0, cr0, cr2, {0}		
svcls	0x00000c02		
svcls	0x00100c02		
svcls	0x00200c02		
svcls	0x00300c02		
svcls	0x00400c02		
svcls	0x00500c02		
svcls	0x00600c02		
svcls	0x00700c02		
svcls	0x00800c02		
svcls	0x00900c02		
svcls	0x00a00c02		
svcls	0x00b00c02		
svcls	0x00c00c02		
svcls	0x00d00c02		
svcls	0x00e00c02		
svcls	0x00f00c02		
andge	r0, r0, r2, lsl #24		
andsge	r0, r0, r2, lsl #24		
eorge	r0, r0, r2, lsl #24		
eorsge	r0, r0, r2, lsl #24		
subge	r0, r0, r2, lsl #24		
subsge	r0, r0, r2, lsl #24		
rsbge	r0, r0, r2, lsl #24		
rsbsge	r0, r0, r2, lsl #24		
addge	r0, r0, r2, lsl #24		
addsge	r0, r0, r2, lsl #24		
adcge	r0, r0, r2, lsl #24		
adcsge	r0, r0, r2, lsl #24		
sbcge	r0, r0, r2, lsl #24		
sbcsge	r0, r0, r2, lsl #24		
rscge	r0, r0, r2, lsl #24		
rscsge	r0, r0, r2, lsl #24		
tstge	r0, r2, lsl #24		
tstge	r0, r2, lsl #24		
teqge	r0, r2, lsl #24		
teqge	r0, r2, lsl #24		
cmpge	r0, r2, lsl #24		
cmpge	r0, r2, lsl #24		
cmnge	r0, r2, lsl #24		
cmnge	r0, r2, lsl #24		
orrge	r0, r0, r2, lsl #24		
orrsge	r0, r0, r2, lsl #24		
lslge	r0, r2, #24		
lslsge	r0, r2, #24		
bicge	r0, r0, r2, lsl #24		
bicsge	r0, r0, r2, lsl #24		
mvnge	r0, r2, lsl #24		
mvnsge	r0, r2, lsl #24		
andge	r0, r0, #512	; 0x200	
andsge	r0, r0, #512	; 0x200	
eorge	r0, r0, #512	; 0x200	
eorsge	r0, r0, #512	; 0x200	
subge	r0, r0, #512	; 0x200	
subsge	r0, r0, #512	; 0x200	
rsbge	r0, r0, #512	; 0x200	
rsbsge	r0, r0, #512	; 0x200	
addge	r0, r0, #512	; 0x200	
addsge	r0, r0, #512	; 0x200	
adcge	r0, r0, #512	; 0x200	
adcsge	r0, r0, #512	; 0x200	
sbcge	r0, r0, #512	; 0x200	
sbcsge	r0, r0, #512	; 0x200	
rscge	r0, r0, #512	; 0x200	
rscsge	r0, r0, #512	; 0x200	
movwge	r0, #3074	; 0xc02	
tstge	r0, #512	; 0x200	
teqge	r0, #512	; 0x200	
teqge	r0, #512	; 0x200	
movtge	r0, #3074	; 0xc02	
cmpge	r0, #512	; 0x200	
cmnge	r0, #512	; 0x200	
cmnge	r0, #512	; 0x200	
orrge	r0, r0, #512	; 0x200	
orrsge	r0, r0, #512	; 0x200	
movge	r0, #512	; 0x200	
movsge	r0, #512	; 0x200	
bicge	r0, r0, #512	; 0x200	
bicsge	r0, r0, #512	; 0x200	
mvnge	r0, #512	; 0x200	
mvnsge	r0, #512	; 0x200	
strge	r0, [r0], #-3074	; 0xfffff3fe	
ldrge	r0, [r0], #-3074	; 0xfffff3fe	
strtge	r0, [r0], #-3074	; 0xfffff3fe	
ldrtge	r0, [r0], #-3074	; 0xfffff3fe	
strbge	r0, [r0], #-3074	; 0xfffff3fe	
ldrbge	r0, [r0], #-3074	; 0xfffff3fe	
strbtge	r0, [r0], #-3074	; 0xfffff3fe	
ldrbtge	r0, [r0], #-3074	; 0xfffff3fe	
strge	r0, [r0], #3074	; 0xc02	
ldrge	r0, [r0], #3074	; 0xc02	
strtge	r0, [r0], #3074	; 0xc02	
ldrtge	r0, [r0], #3074	; 0xc02	
strbge	r0, [r0], #3074	; 0xc02	
ldrbge	r0, [r0], #3074	; 0xc02	
strbtge	r0, [r0], #3074	; 0xc02	
ldrbtge	r0, [r0], #3074	; 0xc02	
strge	r0, [r0, #-3074]	; 0xfffff3fe	
ldrge	r0, [r0, #-3074]	; 0xfffff3fe	
strge	r0, [r0, #-3074]!	; 0xfffff3fe	
ldrge	r0, [r0, #-3074]!	; 0xfffff3fe	
strbge	r0, [r0, #-3074]	; 0xfffff3fe	
ldrbge	r0, [r0, #-3074]	; 0xfffff3fe	
strbge	r0, [r0, #-3074]!	; 0xfffff3fe	
ldrbge	r0, [r0, #-3074]!	; 0xfffff3fe	
strge	r0, [r0, #3074]	; 0xc02	
ldrge	r0, [r0, #3074]	; 0xc02	
strge	r0, [r0, #3074]!	; 0xc02	
ldrge	r0, [r0, #3074]!	; 0xc02	
strbge	r0, [r0, #3074]	; 0xc02	
ldrbge	r0, [r0, #3074]	; 0xc02	
strbge	r0, [r0, #3074]!	; 0xc02	
ldrbge	r0, [r0, #3074]!	; 0xc02	
strge	r0, [r0], -r2, lsl #24		
ldrge	r0, [r0], -r2, lsl #24		
strtge	r0, [r0], -r2, lsl #24		
ldrtge	r0, [r0], -r2, lsl #24		
strbge	r0, [r0], -r2, lsl #24		
ldrbge	r0, [r0], -r2, lsl #24		
strbtge	r0, [r0], -r2, lsl #24		
ldrbtge	r0, [r0], -r2, lsl #24		
strge	r0, [r0], r2, lsl #24		
ldrge	r0, [r0], r2, lsl #24		
strtge	r0, [r0], r2, lsl #24		
ldrtge	r0, [r0], r2, lsl #24		
strbge	r0, [r0], r2, lsl #24		
ldrbge	r0, [r0], r2, lsl #24		
strbtge	r0, [r0], r2, lsl #24		
ldrbtge	r0, [r0], r2, lsl #24		
strge	r0, [r0, -r2, lsl #24]		
ldrge	r0, [r0, -r2, lsl #24]		
strge	r0, [r0, -r2, lsl #24]!		
ldrge	r0, [r0, -r2, lsl #24]!		
strbge	r0, [r0, -r2, lsl #24]		
ldrbge	r0, [r0, -r2, lsl #24]		
strbge	r0, [r0, -r2, lsl #24]!		
ldrbge	r0, [r0, -r2, lsl #24]!		
strge	r0, [r0, r2, lsl #24]		
ldrge	r0, [r0, r2, lsl #24]		
strge	r0, [r0, r2, lsl #24]!		
ldrge	r0, [r0, r2, lsl #24]!		
strbge	r0, [r0, r2, lsl #24]		
ldrbge	r0, [r0, r2, lsl #24]		
strbge	r0, [r0, r2, lsl #24]!		
ldrbge	r0, [r0, r2, lsl #24]!		
stmdage	r0, {r1, sl, fp}		
ldmdage	r0, {r1, sl, fp}		
stmdage	r0!, {r1, sl, fp}		
ldmdage	r0!, {r1, sl, fp}		
stmdage	r0, {r1, sl, fp}^		
ldmdage	r0, {r1, sl, fp}^		
stmdage	r0!, {r1, sl, fp}^		
ldmdage	r0!, {r1, sl, fp}^		
stmge	r0, {r1, sl, fp}		
ldmge	r0, {r1, sl, fp}		
stmiage	r0!, {r1, sl, fp}		
ldmge	r0!, {r1, sl, fp}		
stmiage	r0, {r1, sl, fp}^		
ldmge	r0, {r1, sl, fp}^		
stmiage	r0!, {r1, sl, fp}^		
ldmge	r0!, {r1, sl, fp}^		
stmdbge	r0, {r1, sl, fp}		
ldmdbge	r0, {r1, sl, fp}		
stmdbge	r0!, {r1, sl, fp}		
ldmdbge	r0!, {r1, sl, fp}		
stmdbge	r0, {r1, sl, fp}^		
ldmdbge	r0, {r1, sl, fp}^		
stmdbge	r0!, {r1, sl, fp}^		
ldmdbge	r0!, {r1, sl, fp}^		
stmibge	r0, {r1, sl, fp}		
ldmibge	r0, {r1, sl, fp}		
stmibge	r0!, {r1, sl, fp}		
ldmibge	r0!, {r1, sl, fp}		
stmibge	r0, {r1, sl, fp}^		
ldmibge	r0, {r1, sl, fp}^		
stmibge	r0!, {r1, sl, fp}^		
ldmibge	r0!, {r1, sl, fp}^		
bge	115a90 <__ARM.attributes_end+0x7f6>		
bge	515a94 <__undef_stack+0x3fc1f4>		
bge	915a98 <__undef_stack+0x7fc1f8>		
bge	d15a9c <__undef_stack+0xbfc1fc>		
bge	1115aa0 <__undef_stack+0xffc200>		
bge	1515aa4 <__undef_stack+0x13fc204>		
bge	1915aa8 <__undef_stack+0x17fc208>		
bge	1d15aac <__undef_stack+0x1bfc20c>		
bge	fe115ab0 <LRemap+0x115aa1>		
bge	fe515ab4 <LRemap+0x515aa5>		
bge	fe915ab8 <LRemap+0x915aa9>		
bge	fed15abc <LRemap+0xd15aad>		
bge	ff115ac0 <LRemap+0x1115ab1>		
bge	ff515ac4 <LRemap+0x1515ab5>		
bge	ff915ac8 <LRemap+0x1915ab9>		
bge	ffd15acc <LRemap+0x1d15abd>		
blge	115ad0 <__ARM.attributes_end+0x836>		
blge	515ad4 <__undef_stack+0x3fc234>		
blge	915ad8 <__undef_stack+0x7fc238>		
blge	d15adc <__undef_stack+0xbfc23c>		
blge	1115ae0 <__undef_stack+0xffc240>		
blge	1515ae4 <__undef_stack+0x13fc244>		
blge	1915ae8 <__undef_stack+0x17fc248>		
blge	1d15aec <__undef_stack+0x1bfc24c>		
blge	fe115af0 <LRemap+0x115ae1>		
blge	fe515af4 <LRemap+0x515ae5>		
blge	fe915af8 <LRemap+0x915ae9>		
blge	fed15afc <LRemap+0xd15aed>		
blge	ff115b00 <LRemap+0x1115af1>		
blge	ff515b04 <LRemap+0x1515af5>		
blge	ff915b08 <LRemap+0x1915af9>		
blge	ffd15b0c <LRemap+0x1d15afd>		
stcge	12, cr0, [r0], {2}		
ldcge	12, cr0, [r0], {2}		
stcge	12, cr0, [r0], #-8		
ldcge	12, cr0, [r0], #-8		
mcrrge	12, 0, r0, r0, cr2		
mrrcge	12, 0, r0, r0, cr2	; <UNPREDICTABLE>	
stclge	12, cr0, [r0], #-8		
ldclge	12, cr0, [r0], #-8		
stcge	12, cr0, [r0], {2}		
ldcge	12, cr0, [r0], {2}		
stcge	12, cr0, [r0], #8		
ldcge	12, cr0, [r0], #8		
stclge	12, cr0, [r0], {2}		
ldclge	12, cr0, [r0], {2}		
stclge	12, cr0, [r0], #8		
ldclge	12, cr0, [r0], #8		
stcge	12, cr0, [r0, #-8]		
ldcge	12, cr0, [r0, #-8]		
stcge	12, cr0, [r0, #-8]!		
ldcge	12, cr0, [r0, #-8]!		
stclge	12, cr0, [r0, #-8]		
ldclge	12, cr0, [r0, #-8]		
stclge	12, cr0, [r0, #-8]!		
ldclge	12, cr0, [r0, #-8]!		
stcge	12, cr0, [r0, #8]		
ldcge	12, cr0, [r0, #8]		
stcge	12, cr0, [r0, #8]!		
ldcge	12, cr0, [r0, #8]!		
stclge	12, cr0, [r0, #8]		
ldclge	12, cr0, [r0, #8]		
stclge	12, cr0, [r0, #8]!		
ldclge	12, cr0, [r0, #8]!		
cdpge	12, 0, cr0, cr0, cr2, {0}		
cdpge	12, 1, cr0, cr0, cr2, {0}		
cdpge	12, 2, cr0, cr0, cr2, {0}		
cdpge	12, 3, cr0, cr0, cr2, {0}		
cdpge	12, 4, cr0, cr0, cr2, {0}		
cdpge	12, 5, cr0, cr0, cr2, {0}		
cdpge	12, 6, cr0, cr0, cr2, {0}		
cdpge	12, 7, cr0, cr0, cr2, {0}		
cdpge	12, 8, cr0, cr0, cr2, {0}		
cdpge	12, 9, cr0, cr0, cr2, {0}		
cdpge	12, 10, cr0, cr0, cr2, {0}		
cdpge	12, 11, cr0, cr0, cr2, {0}		
cdpge	12, 12, cr0, cr0, cr2, {0}		
cdpge	12, 13, cr0, cr0, cr2, {0}		
cdpge	12, 14, cr0, cr0, cr2, {0}		
cdpge	12, 15, cr0, cr0, cr2, {0}		
svcge	0x00000c02		
svcge	0x00100c02		
svcge	0x00200c02		
svcge	0x00300c02		
svcge	0x00400c02		
svcge	0x00500c02		
svcge	0x00600c02		
svcge	0x00700c02		
svcge	0x00800c02		
svcge	0x00900c02		
svcge	0x00a00c02		
svcge	0x00b00c02		
svcge	0x00c00c02		
svcge	0x00d00c02		
svcge	0x00e00c02		
svcge	0x00f00c02		
andlt	r0, r0, r2, lsl #24		
andslt	r0, r0, r2, lsl #24		
eorlt	r0, r0, r2, lsl #24		
eorslt	r0, r0, r2, lsl #24		
sublt	r0, r0, r2, lsl #24		
subslt	r0, r0, r2, lsl #24		
rsblt	r0, r0, r2, lsl #24		
rsbslt	r0, r0, r2, lsl #24		
addlt	r0, r0, r2, lsl #24		
addslt	r0, r0, r2, lsl #24		
adclt	r0, r0, r2, lsl #24		
adcslt	r0, r0, r2, lsl #24		
sbclt	r0, r0, r2, lsl #24		
sbcslt	r0, r0, r2, lsl #24		
rsclt	r0, r0, r2, lsl #24		
rscslt	r0, r0, r2, lsl #24		
tstlt	r0, r2, lsl #24		
tstlt	r0, r2, lsl #24		
teqlt	r0, r2, lsl #24		
teqlt	r0, r2, lsl #24		
cmplt	r0, r2, lsl #24		
cmplt	r0, r2, lsl #24		
cmnlt	r0, r2, lsl #24		
cmnlt	r0, r2, lsl #24		
orrlt	r0, r0, r2, lsl #24		
orrslt	r0, r0, r2, lsl #24		
lsllt	r0, r2, #24		
lslslt	r0, r2, #24		
biclt	r0, r0, r2, lsl #24		
bicslt	r0, r0, r2, lsl #24		
mvnlt	r0, r2, lsl #24		
mvnslt	r0, r2, lsl #24		
andlt	r0, r0, #512	; 0x200	
andslt	r0, r0, #512	; 0x200	
eorlt	r0, r0, #512	; 0x200	
eorslt	r0, r0, #512	; 0x200	
sublt	r0, r0, #512	; 0x200	
subslt	r0, r0, #512	; 0x200	
rsblt	r0, r0, #512	; 0x200	
rsbslt	r0, r0, #512	; 0x200	
addlt	r0, r0, #512	; 0x200	
addslt	r0, r0, #512	; 0x200	
adclt	r0, r0, #512	; 0x200	
adcslt	r0, r0, #512	; 0x200	
sbclt	r0, r0, #512	; 0x200	
sbcslt	r0, r0, #512	; 0x200	
rsclt	r0, r0, #512	; 0x200	
rscslt	r0, r0, #512	; 0x200	
movwlt	r0, #3074	; 0xc02	
tstlt	r0, #512	; 0x200	
teqlt	r0, #512	; 0x200	
teqlt	r0, #512	; 0x200	
movtlt	r0, #3074	; 0xc02	
cmplt	r0, #512	; 0x200	
cmnlt	r0, #512	; 0x200	
cmnlt	r0, #512	; 0x200	
orrlt	r0, r0, #512	; 0x200	
orrslt	r0, r0, #512	; 0x200	
movlt	r0, #512	; 0x200	
movslt	r0, #512	; 0x200	
biclt	r0, r0, #512	; 0x200	
bicslt	r0, r0, #512	; 0x200	
mvnlt	r0, #512	; 0x200	
mvnslt	r0, #512	; 0x200	
strlt	r0, [r0], #-3074	; 0xfffff3fe	
ldrlt	r0, [r0], #-3074	; 0xfffff3fe	
strtlt	r0, [r0], #-3074	; 0xfffff3fe	
ldrtlt	r0, [r0], #-3074	; 0xfffff3fe	
strblt	r0, [r0], #-3074	; 0xfffff3fe	
ldrblt	r0, [r0], #-3074	; 0xfffff3fe	
strbtlt	r0, [r0], #-3074	; 0xfffff3fe	
ldrbtlt	r0, [r0], #-3074	; 0xfffff3fe	
strlt	r0, [r0], #3074	; 0xc02	
ldrlt	r0, [r0], #3074	; 0xc02	
strtlt	r0, [r0], #3074	; 0xc02	
ldrtlt	r0, [r0], #3074	; 0xc02	
strblt	r0, [r0], #3074	; 0xc02	
ldrblt	r0, [r0], #3074	; 0xc02	
strbtlt	r0, [r0], #3074	; 0xc02	
ldrbtlt	r0, [r0], #3074	; 0xc02	
strlt	r0, [r0, #-3074]	; 0xfffff3fe	
ldrlt	r0, [r0, #-3074]	; 0xfffff3fe	
strlt	r0, [r0, #-3074]!	; 0xfffff3fe	
ldrlt	r0, [r0, #-3074]!	; 0xfffff3fe	
strblt	r0, [r0, #-3074]	; 0xfffff3fe	
ldrblt	r0, [r0, #-3074]	; 0xfffff3fe	
strblt	r0, [r0, #-3074]!	; 0xfffff3fe	
ldrblt	r0, [r0, #-3074]!	; 0xfffff3fe	
strlt	r0, [r0, #3074]	; 0xc02	
ldrlt	r0, [r0, #3074]	; 0xc02	
strlt	r0, [r0, #3074]!	; 0xc02	
ldrlt	r0, [r0, #3074]!	; 0xc02	
strblt	r0, [r0, #3074]	; 0xc02	
ldrblt	r0, [r0, #3074]	; 0xc02	
strblt	r0, [r0, #3074]!	; 0xc02	
ldrblt	r0, [r0, #3074]!	; 0xc02	
strlt	r0, [r0], -r2, lsl #24		
ldrlt	r0, [r0], -r2, lsl #24		
strtlt	r0, [r0], -r2, lsl #24		
ldrtlt	r0, [r0], -r2, lsl #24		
strblt	r0, [r0], -r2, lsl #24		
ldrblt	r0, [r0], -r2, lsl #24		
strbtlt	r0, [r0], -r2, lsl #24		
ldrbtlt	r0, [r0], -r2, lsl #24		
strlt	r0, [r0], r2, lsl #24		
ldrlt	r0, [r0], r2, lsl #24		
strtlt	r0, [r0], r2, lsl #24		
ldrtlt	r0, [r0], r2, lsl #24		
strblt	r0, [r0], r2, lsl #24		
ldrblt	r0, [r0], r2, lsl #24		
strbtlt	r0, [r0], r2, lsl #24		
ldrbtlt	r0, [r0], r2, lsl #24		
strlt	r0, [r0, -r2, lsl #24]		
ldrlt	r0, [r0, -r2, lsl #24]		
strlt	r0, [r0, -r2, lsl #24]!		
ldrlt	r0, [r0, -r2, lsl #24]!		
strblt	r0, [r0, -r2, lsl #24]		
ldrblt	r0, [r0, -r2, lsl #24]		
strblt	r0, [r0, -r2, lsl #24]!		
ldrblt	r0, [r0, -r2, lsl #24]!		
strlt	r0, [r0, r2, lsl #24]		
ldrlt	r0, [r0, r2, lsl #24]		
strlt	r0, [r0, r2, lsl #24]!		
ldrlt	r0, [r0, r2, lsl #24]!		
strblt	r0, [r0, r2, lsl #24]		
ldrblt	r0, [r0, r2, lsl #24]		
strblt	r0, [r0, r2, lsl #24]!		
ldrblt	r0, [r0, r2, lsl #24]!		
stmdalt	r0, {r1, sl, fp}		
ldmdalt	r0, {r1, sl, fp}		
stmdalt	r0!, {r1, sl, fp}		
ldmdalt	r0!, {r1, sl, fp}		
stmdalt	r0, {r1, sl, fp}^		
ldmdalt	r0, {r1, sl, fp}^		
stmdalt	r0!, {r1, sl, fp}^		
ldmdalt	r0!, {r1, sl, fp}^		
stmlt	r0, {r1, sl, fp}		
ldmlt	r0, {r1, sl, fp}		
stmialt	r0!, {r1, sl, fp}		
ldmlt	r0!, {r1, sl, fp}		
stmialt	r0, {r1, sl, fp}^		
ldmlt	r0, {r1, sl, fp}^		
stmialt	r0!, {r1, sl, fp}^		
ldmlt	r0!, {r1, sl, fp}^		
stmdblt	r0, {r1, sl, fp}		
ldmdblt	r0, {r1, sl, fp}		
stmdblt	r0!, {r1, sl, fp}		
ldmdblt	r0!, {r1, sl, fp}		
stmdblt	r0, {r1, sl, fp}^		
ldmdblt	r0, {r1, sl, fp}^		
stmdblt	r0!, {r1, sl, fp}^		
ldmdblt	r0!, {r1, sl, fp}^		
stmiblt	r0, {r1, sl, fp}		
ldmiblt	r0, {r1, sl, fp}		
stmiblt	r0!, {r1, sl, fp}		
ldmiblt	r0!, {r1, sl, fp}		
stmiblt	r0, {r1, sl, fp}^		
ldmiblt	r0, {r1, sl, fp}^		
stmiblt	r0!, {r1, sl, fp}^		
ldmiblt	r0!, {r1, sl, fp}^		
blt	115e90 <__ARM.attributes_end+0xbf6>		
blt	515e94 <__undef_stack+0x3fc5f4>		
blt	915e98 <__undef_stack+0x7fc5f8>		
blt	d15e9c <__undef_stack+0xbfc5fc>		
blt	1115ea0 <__undef_stack+0xffc600>		
blt	1515ea4 <__undef_stack+0x13fc604>		
blt	1915ea8 <__undef_stack+0x17fc608>		
blt	1d15eac <__undef_stack+0x1bfc60c>		
blt	fe115eb0 <LRemap+0x115ea1>		
blt	fe515eb4 <LRemap+0x515ea5>		
blt	fe915eb8 <LRemap+0x915ea9>		
blt	fed15ebc <LRemap+0xd15ead>		
blt	ff115ec0 <LRemap+0x1115eb1>		
blt	ff515ec4 <LRemap+0x1515eb5>		
blt	ff915ec8 <LRemap+0x1915eb9>		
blt	ffd15ecc <LRemap+0x1d15ebd>		
bllt	115ed0 <__ARM.attributes_end+0xc36>		
bllt	515ed4 <__undef_stack+0x3fc634>		
bllt	915ed8 <__undef_stack+0x7fc638>		
bllt	d15edc <__undef_stack+0xbfc63c>		
bllt	1115ee0 <__undef_stack+0xffc640>		
bllt	1515ee4 <__undef_stack+0x13fc644>		
bllt	1915ee8 <__undef_stack+0x17fc648>		
bllt	1d15eec <__undef_stack+0x1bfc64c>		
bllt	fe115ef0 <LRemap+0x115ee1>		
bllt	fe515ef4 <LRemap+0x515ee5>		
bllt	fe915ef8 <LRemap+0x915ee9>		
bllt	fed15efc <LRemap+0xd15eed>		
bllt	ff115f00 <LRemap+0x1115ef1>		
bllt	ff515f04 <LRemap+0x1515ef5>		
bllt	ff915f08 <LRemap+0x1915ef9>		
bllt	ffd15f0c <LRemap+0x1d15efd>		
stclt	12, cr0, [r0], {2}		
ldclt	12, cr0, [r0], {2}		
stclt	12, cr0, [r0], #-8		
ldclt	12, cr0, [r0], #-8		
mcrrlt	12, 0, r0, r0, cr2		
mrrclt	12, 0, r0, r0, cr2	; <UNPREDICTABLE>	
stcllt	12, cr0, [r0], #-8		
ldcllt	12, cr0, [r0], #-8		
stclt	12, cr0, [r0], {2}		
ldclt	12, cr0, [r0], {2}		
stclt	12, cr0, [r0], #8		
ldclt	12, cr0, [r0], #8		
stcllt	12, cr0, [r0], {2}		
ldcllt	12, cr0, [r0], {2}		
stcllt	12, cr0, [r0], #8		
ldcllt	12, cr0, [r0], #8		
stclt	12, cr0, [r0, #-8]		
ldclt	12, cr0, [r0, #-8]		
stclt	12, cr0, [r0, #-8]!		
ldclt	12, cr0, [r0, #-8]!		
stcllt	12, cr0, [r0, #-8]		
ldcllt	12, cr0, [r0, #-8]		
stcllt	12, cr0, [r0, #-8]!		
ldcllt	12, cr0, [r0, #-8]!		
stclt	12, cr0, [r0, #8]		
ldclt	12, cr0, [r0, #8]		
stclt	12, cr0, [r0, #8]!		
ldclt	12, cr0, [r0, #8]!		
stcllt	12, cr0, [r0, #8]		
ldcllt	12, cr0, [r0, #8]		
stcllt	12, cr0, [r0, #8]!		
ldcllt	12, cr0, [r0, #8]!		
cdplt	12, 0, cr0, cr0, cr2, {0}		
cdplt	12, 1, cr0, cr0, cr2, {0}		
cdplt	12, 2, cr0, cr0, cr2, {0}		
cdplt	12, 3, cr0, cr0, cr2, {0}		
cdplt	12, 4, cr0, cr0, cr2, {0}		
cdplt	12, 5, cr0, cr0, cr2, {0}		
cdplt	12, 6, cr0, cr0, cr2, {0}		
cdplt	12, 7, cr0, cr0, cr2, {0}		
cdplt	12, 8, cr0, cr0, cr2, {0}		
cdplt	12, 9, cr0, cr0, cr2, {0}		
cdplt	12, 10, cr0, cr0, cr2, {0}		
cdplt	12, 11, cr0, cr0, cr2, {0}		
cdplt	12, 12, cr0, cr0, cr2, {0}		
cdplt	12, 13, cr0, cr0, cr2, {0}		
cdplt	12, 14, cr0, cr0, cr2, {0}		
cdplt	12, 15, cr0, cr0, cr2, {0}		
svclt	0x00000c02		
svclt	0x00100c02		
svclt	0x00200c02		
svclt	0x00300c02		
svclt	0x00400c02		
svclt	0x00500c02		
svclt	0x00600c02		
svclt	0x00700c02		
svclt	0x00800c02		
svclt	0x00900c02		
svclt	0x00a00c02		
svclt	0x00b00c02		
svclt	0x00c00c02		
svclt	0x00d00c02		
svclt	0x00e00c02		
svclt	0x00f00c02		
andgt	r0, r0, r0		
andsgt	r0, r0, r0		
eorgt	r0, r0, r0		
eorsgt	r0, r0, r0		
subgt	r0, r0, r0		
subsgt	r0, r0, r0		
rsbgt	r0, r0, r0		
rsbsgt	r0, r0, r0		
addgt	r0, r0, r0		
addsgt	r0, r0, r0		
adcgt	r0, r0, r0		
adcsgt	r0, r0, r0		
sbcgt	r0, r0, r0		
sbcsgt	r0, r0, r0		
rscgt	r0, r0, r0		
rscsgt	r0, r0, r0		
mrsgt	r0, (UNDEF	 0)	
tstgt	r0, r0		
teqgt	r0, r0		
teqgt	r0, r0		
mrsgt	r0, (UNDEF	 64)	
cmpgt	r0, r0		
cmngt	r0, r0		
cmngt	r0, r0		
orrgt	r0, r0, r0		
orrsgt	r0, r0, r0		
movgt	r0, r0		
movsgt	r0, r0		
bicgt	r0, r0, r0		
bicsgt	r0, r0, r0		
mvngt	r0, r0		
mvnsgt	r0, r0		
andgt	r0, r0, #0		
andsgt	r0, r0, #0		
eorgt	r0, r0, #0		
eorsgt	r0, r0, #0		
subgt	r0, r0, #0		
subsgt	r0, r0, #0		
rsbgt	r0, r0, #0		
rsbsgt	r0, r0, #0		
addgt	r0, r0, #0		
addsgt	r0, r0, #0		
adcgt	r0, r0, #0		
adcsgt	r0, r0, #0		
sbcgt	r0, r0, #0		
sbcsgt	r0, r0, #0		
rscgt	r0, r0, #0		
rscsgt	r0, r0, #0		
movwgt	r0, #0		
tstgt	r0, #0		
teqgt	r0, #0		
teqgt	r0, #0		
movtgt	r0, #0		
cmpgt	r0, #0		
cmngt	r0, #0		
cmngt	r0, #0		
orrgt	r0, r0, #0		
orrsgt	r0, r0, #0		
movgt	r0, #0		
movsgt	r0, #0		
bicgt	r0, r0, #0		
bicsgt	r0, r0, #0		
mvngt	r0, #0		
mvnsgt	r0, #0		
strgt	r0, [r0], #-0		
ldrgt	r0, [r0], #-0		
strtgt	r0, [r0], #-0		
ldrtgt	r0, [r0], #-0		
strbgt	r0, [r0], #-0		
ldrbgt	r0, [r0], #-0		
strbtgt	r0, [r0], #-0		
ldrbtgt	r0, [r0], #-0		
strgt	r0, [r0], #0		
ldrgt	r0, [r0], #0		
strtgt	r0, [r0], #0		
ldrtgt	r0, [r0], #0		
strbgt	r0, [r0], #0		
ldrbgt	r0, [r0], #0		
strbtgt	r0, [r0], #0		
ldrbtgt	r0, [r0], #0		
strgt	r0, [r0, #-0]		
ldrgt	r0, [r0, #-0]		
strgt	r0, [r0, #-0]!		
ldrgt	r0, [r0, #-0]!		
strbgt	r0, [r0, #-0]		
ldrbgt	r0, [r0, #-0]		
strbgt	r0, [r0, #-0]!		
ldrbgt	r0, [r0, #-0]!		
strgt	r0, [r0]		
ldrgt	r0, [r0]		
strgt	r0, [r0, #0]!		
ldrgt	r0, [r0, #0]!		
strbgt	r0, [r0]		
ldrbgt	r0, [r0]		
strbgt	r0, [r0, #0]!		
ldrbgt	r0, [r0, #0]!		
strgt	r0, [r0], -r0		
ldrgt	r0, [r0], -r0		
strtgt	r0, [r0], -r0		
ldrtgt	r0, [r0], -r0		
strbgt	r0, [r0], -r0		
ldrbgt	r0, [r0], -r0		
strbtgt	r0, [r0], -r0		
ldrbtgt	r0, [r0], -r0		
strgt	r0, [r0], r0		
ldrgt	r0, [r0], r0		
strtgt	r0, [r0], r0		
ldrtgt	r0, [r0], r0		
strbgt	r0, [r0], r0		
ldrbgt	r0, [r0], r0		
strbtgt	r0, [r0], r0		
ldrbtgt	r0, [r0], r0		
strgt	r0, [r0, -r0]		
ldrgt	r0, [r0, -r0]		
strgt	r0, [r0, -r0]!		
ldrgt	r0, [r0, -r0]!		
strbgt	r0, [r0, -r0]		
ldrbgt	r0, [r0, -r0]		
strbgt	r0, [r0, -r0]!		
ldrbgt	r0, [r0, -r0]!		
strgt	r0, [r0, r0]		
ldrgt	r0, [r0, r0]		
strgt	r0, [r0, r0]!		
ldrgt	r0, [r0, r0]!		
strbgt	r0, [r0, r0]		
ldrbgt	r0, [r0, r0]		
strbgt	r0, [r0, r0]!		
ldrbgt	r0, [r0, r0]!		
stmdagt	r0, {}	; <UNPREDICTABLE>	
ldmdagt	r0, {}	; <UNPREDICTABLE>	
stmdagt	r0!, {}	; <UNPREDICTABLE>	
ldmdagt	r0!, {}	; <UNPREDICTABLE>	
stmdagt	r0, {}^	; <UNPREDICTABLE>	
ldmdagt	r0, {}^	; <UNPREDICTABLE>	
stmdagt	r0!, {}^	; <UNPREDICTABLE>	
ldmdagt	r0!, {}^	; <UNPREDICTABLE>	
stmgt	r0, {}	; <UNPREDICTABLE>	
ldmgt	r0, {}	; <UNPREDICTABLE>	
stmiagt	r0!, {}	; <UNPREDICTABLE>	
ldmgt	r0!, {}	; <UNPREDICTABLE>	
stmiagt	r0, {}^	; <UNPREDICTABLE>	
ldmgt	r0, {}^	; <UNPREDICTABLE>	
stmiagt	r0!, {}^	; <UNPREDICTABLE>	
ldmgt	r0!, {}^	; <UNPREDICTABLE>	
stmdbgt	r0, {}	; <UNPREDICTABLE>	
ldmdbgt	r0, {}	; <UNPREDICTABLE>	
stmdbgt	r0!, {}	; <UNPREDICTABLE>	
ldmdbgt	r0!, {}	; <UNPREDICTABLE>	
stmdbgt	r0, {}^	; <UNPREDICTABLE>	
ldmdbgt	r0, {}^	; <UNPREDICTABLE>	
stmdbgt	r0!, {}^	; <UNPREDICTABLE>	
ldmdbgt	r0!, {}^	; <UNPREDICTABLE>	
stmibgt	r0, {}	; <UNPREDICTABLE>	
ldmibgt	r0, {}	; <UNPREDICTABLE>	
stmibgt	r0!, {}	; <UNPREDICTABLE>	
ldmibgt	r0!, {}	; <UNPREDICTABLE>	
stmibgt	r0, {}^	; <UNPREDICTABLE>	
ldmibgt	r0, {}^	; <UNPREDICTABLE>	
stmibgt	r0!, {}^	; <UNPREDICTABLE>	
ldmibgt	r0!, {}^	; <UNPREDICTABLE>	
bgt	113288 <MMUTable+0x3288>		
bgt	51328c <__undef_stack+0x3f99ec>		
bgt	913290 <__undef_stack+0x7f99f0>		
bgt	d13294 <__undef_stack+0xbf99f4>		
bgt	1113298 <__undef_stack+0xff99f8>		
bgt	151329c <__undef_stack+0x13f99fc>		
bgt	19132a0 <__undef_stack+0x17f9a00>		
bgt	1d132a4 <__undef_stack+0x1bf9a04>		
bgt	fe1132a8 <LRemap+0x113299>		
bgt	fe5132ac <LRemap+0x51329d>		
bgt	fe9132b0 <LRemap+0x9132a1>		
bgt	fed132b4 <LRemap+0xd132a5>		
bgt	ff1132b8 <LRemap+0x11132a9>		
bgt	ff5132bc <LRemap+0x15132ad>		
bgt	ff9132c0 <LRemap+0x19132b1>		
bgt	ffd132c4 <LRemap+0x1d132b5>		
blgt	1132c8 <MMUTable+0x32c8>		
blgt	5132cc <__undef_stack+0x3f9a2c>		
blgt	9132d0 <__undef_stack+0x7f9a30>		
blgt	d132d4 <__undef_stack+0xbf9a34>		
blgt	11132d8 <__undef_stack+0xff9a38>		
blgt	15132dc <__undef_stack+0x13f9a3c>		
blgt	19132e0 <__undef_stack+0x17f9a40>		
blgt	1d132e4 <__undef_stack+0x1bf9a44>		
blgt	fe1132e8 <LRemap+0x1132d9>		
blgt	fe5132ec <LRemap+0x5132dd>		
blgt	fe9132f0 <LRemap+0x9132e1>		
blgt	fed132f4 <LRemap+0xd132e5>		
blgt	ff1132f8 <LRemap+0x11132e9>		
blgt	ff5132fc <LRemap+0x15132ed>		
blgt	ff913300 <LRemap+0x19132f1>		
blgt	ffd13304 <LRemap+0x1d132f5>		
stcgt	0, cr0, [r0], {-0}		
ldcgt	0, cr0, [r0], {-0}		
stcgt	0, cr0, [r0], #-0		
ldcgt	0, cr0, [r0], #-0		
margt	acc0, r0, r0		
mragt	r0, r0, acc0		
stclgt	0, cr0, [r0], #-0		
ldclgt	0, cr0, [r0], #-0		
stcgt	0, cr0, [r0], {0}		
ldcgt	0, cr0, [r0], {0}		
stcgt	0, cr0, [r0]		
ldcgt	0, cr0, [r0]		
stclgt	0, cr0, [r0], {0}		
ldclgt	0, cr0, [r0], {0}		
stclgt	0, cr0, [r0]		
ldclgt	0, cr0, [r0]		
stcgt	0, cr0, [r0, #-0]		
ldcgt	0, cr0, [r0, #-0]		
stcgt	0, cr0, [r0, #-0]		
ldcgt	0, cr0, [r0, #-0]		
stclgt	0, cr0, [r0, #-0]		
ldclgt	0, cr0, [r0, #-0]		
stclgt	0, cr0, [r0, #-0]		
ldclgt	0, cr0, [r0, #-0]		
stcgt	0, cr0, [r0]		
ldcgt	0, cr0, [r0]		
stcgt	0, cr0, [r0]		
ldcgt	0, cr0, [r0]		
stclgt	0, cr0, [r0]		
ldclgt	0, cr0, [r0]		
stclgt	0, cr0, [r0]		
ldclgt	0, cr0, [r0]		
cdpgt	0, 0, cr0, cr0, cr0, {0}		
cdpgt	0, 1, cr0, cr0, cr0, {0}		
cdpgt	0, 2, cr0, cr0, cr0, {0}		
cdpgt	0, 3, cr0, cr0, cr0, {0}		
cdpgt	0, 4, cr0, cr0, cr0, {0}		
cdpgt	0, 5, cr0, cr0, cr0, {0}		
cdpgt	0, 6, cr0, cr0, cr0, {0}		
cdpgt	0, 7, cr0, cr0, cr0, {0}		
cdpgt	0, 8, cr0, cr0, cr0, {0}		
cdpgt	0, 9, cr0, cr0, cr0, {0}		
cdpgt	0, 10, cr0, cr0, cr0, {0}		
cdpgt	0, 11, cr0, cr0, cr0, {0}		
cdpgt	0, 12, cr0, cr0, cr0, {0}		
cdpgt	0, 13, cr0, cr0, cr0, {0}		
cdpgt	0, 14, cr0, cr0, cr0, {0}		
cdpgt	0, 15, cr0, cr0, cr0, {0}		
svcgt	0x00000000		
svcgt	0x00100000		
svcgt	0x00200000		
svcgt	0x00300000		
svcgt	0x00400000		
svcgt	0x00500000		
svcgt	0x00600000		
svcgt	0x00700000		
svcgt	0x00800000		
svcgt	0x00900000		
svcgt	0x00a00000		
svcgt	0x00b00000		
svcgt	0x00c00000		
svcgt	0x00d00000		
svcgt	0x00e00000		
svcgt	0x00f00000	; IMB	
andle	r0, r0, r0		
andsle	r0, r0, r0		
eorle	r0, r0, r0		
eorsle	r0, r0, r0		
suble	r0, r0, r0		
subsle	r0, r0, r0		
rsble	r0, r0, r0		
rsbsle	r0, r0, r0		
addle	r0, r0, r0		
addsle	r0, r0, r0		
adcle	r0, r0, r0		
adcsle	r0, r0, r0		
sbcle	r0, r0, r0		
sbcsle	r0, r0, r0		
rscle	r0, r0, r0		
rscsle	r0, r0, r0		
mrsle	r0, (UNDEF	 0)	
tstle	r0, r0		
teqle	r0, r0		
teqle	r0, r0		
mrsle	r0, (UNDEF	 64)	
cmple	r0, r0		
cmnle	r0, r0		
cmnle	r0, r0		
orrle	r0, r0, r0		
orrsle	r0, r0, r0		
movle	r0, r0		
movsle	r0, r0		
bicle	r0, r0, r0		
bicsle	r0, r0, r0		
mvnle	r0, r0		
mvnsle	r0, r0		
andle	r0, r0, #0		
andsle	r0, r0, #0		
eorle	r0, r0, #0		
eorsle	r0, r0, #0		
suble	r0, r0, #0		
subsle	r0, r0, #0		
rsble	r0, r0, #0		
rsbsle	r0, r0, #0		
addle	r0, r0, #0		
addsle	r0, r0, #0		
adcle	r0, r0, #0		
adcsle	r0, r0, #0		
sbcle	r0, r0, #0		
sbcsle	r0, r0, #0		
rscle	r0, r0, #0		
rscsle	r0, r0, #0		
movwle	r0, #0		
tstle	r0, #0		
teqle	r0, #0		
teqle	r0, #0		
movtle	r0, #0		
cmple	r0, #0		
cmnle	r0, #0		
cmnle	r0, #0		
orrle	r0, r0, #0		
orrsle	r0, r0, #0		
movle	r0, #0		
movsle	r0, #0		
bicle	r0, r0, #0		
bicsle	r0, r0, #0		
mvnle	r0, #0		
mvnsle	r0, #0		
strle	r0, [r0], #-0		
ldrle	r0, [r0], #-0		
strtle	r0, [r0], #-0		
ldrtle	r0, [r0], #-0		
strble	r0, [r0], #-0		
ldrble	r0, [r0], #-0		
strbtle	r0, [r0], #-0		
ldrbtle	r0, [r0], #-0		
strle	r0, [r0], #0		
ldrle	r0, [r0], #0		
strtle	r0, [r0], #0		
ldrtle	r0, [r0], #0		
strble	r0, [r0], #0		
ldrble	r0, [r0], #0		
strbtle	r0, [r0], #0		
ldrbtle	r0, [r0], #0		
strle	r0, [r0, #-0]		
ldrle	r0, [r0, #-0]		
strle	r0, [r0, #-0]!		
ldrle	r0, [r0, #-0]!		
strble	r0, [r0, #-0]		
ldrble	r0, [r0, #-0]		
strble	r0, [r0, #-0]!		
ldrble	r0, [r0, #-0]!		
strle	r0, [r0]		
ldrle	r0, [r0]		
strle	r0, [r0, #0]!		
ldrle	r0, [r0, #0]!		
strble	r0, [r0]		
ldrble	r0, [r0]		
strble	r0, [r0, #0]!		
ldrble	r0, [r0, #0]!		
strle	r0, [r0], -r0		
ldrle	r0, [r0], -r0		
strtle	r0, [r0], -r0		
ldrtle	r0, [r0], -r0		
strble	r0, [r0], -r0		
ldrble	r0, [r0], -r0		
strbtle	r0, [r0], -r0		
ldrbtle	r0, [r0], -r0		
strle	r0, [r0], r0		
ldrle	r0, [r0], r0		
strtle	r0, [r0], r0		
ldrtle	r0, [r0], r0		
strble	r0, [r0], r0		
ldrble	r0, [r0], r0		
strbtle	r0, [r0], r0		
ldrbtle	r0, [r0], r0		
strle	r0, [r0, -r0]		
ldrle	r0, [r0, -r0]		
strle	r0, [r0, -r0]!		
ldrle	r0, [r0, -r0]!		
strble	r0, [r0, -r0]		
ldrble	r0, [r0, -r0]		
strble	r0, [r0, -r0]!		
ldrble	r0, [r0, -r0]!		
strle	r0, [r0, r0]		
ldrle	r0, [r0, r0]		
strle	r0, [r0, r0]!		
ldrle	r0, [r0, r0]!		
strble	r0, [r0, r0]		
ldrble	r0, [r0, r0]		
strble	r0, [r0, r0]!		
ldrble	r0, [r0, r0]!		
stmdale	r0, {}	; <UNPREDICTABLE>	
ldmdale	r0, {}	; <UNPREDICTABLE>	
stmdale	r0!, {}	; <UNPREDICTABLE>	
ldmdale	r0!, {}	; <UNPREDICTABLE>	
stmdale	r0, {}^	; <UNPREDICTABLE>	
ldmdale	r0, {}^	; <UNPREDICTABLE>	
stmdale	r0!, {}^	; <UNPREDICTABLE>	
ldmdale	r0!, {}^	; <UNPREDICTABLE>	
stmle	r0, {}	; <UNPREDICTABLE>	
ldmle	r0, {}	; <UNPREDICTABLE>	
stmiale	r0!, {}	; <UNPREDICTABLE>	
ldmle	r0!, {}	; <UNPREDICTABLE>	
stmiale	r0, {}^	; <UNPREDICTABLE>	
ldmle	r0, {}^	; <UNPREDICTABLE>	
stmiale	r0!, {}^	; <UNPREDICTABLE>	
ldmle	r0!, {}^	; <UNPREDICTABLE>	
stmdble	r0, {}	; <UNPREDICTABLE>	
ldmdble	r0, {}	; <UNPREDICTABLE>	
stmdble	r0!, {}	; <UNPREDICTABLE>	
ldmdble	r0!, {}	; <UNPREDICTABLE>	
stmdble	r0, {}^	; <UNPREDICTABLE>	
ldmdble	r0, {}^	; <UNPREDICTABLE>	
stmdble	r0!, {}^	; <UNPREDICTABLE>	
ldmdble	r0!, {}^	; <UNPREDICTABLE>	
stmible	r0, {}	; <UNPREDICTABLE>	
ldmible	r0, {}	; <UNPREDICTABLE>	
stmible	r0!, {}	; <UNPREDICTABLE>	
ldmible	r0!, {}	; <UNPREDICTABLE>	
stmible	r0, {}^	; <UNPREDICTABLE>	
ldmible	r0, {}^	; <UNPREDICTABLE>	
stmible	r0!, {}^	; <UNPREDICTABLE>	
ldmible	r0!, {}^	; <UNPREDICTABLE>	
ble	113688 <MMUTable+0x3688>		
ble	51368c <__undef_stack+0x3f9dec>		
ble	913690 <__undef_stack+0x7f9df0>		
ble	d13694 <__undef_stack+0xbf9df4>		
ble	1113698 <__undef_stack+0xff9df8>		
ble	151369c <__undef_stack+0x13f9dfc>		
ble	19136a0 <__undef_stack+0x17f9e00>		
ble	1d136a4 <__undef_stack+0x1bf9e04>		
ble	fe1136a8 <LRemap+0x113699>		
ble	fe5136ac <LRemap+0x51369d>		
ble	fe9136b0 <LRemap+0x9136a1>		
ble	fed136b4 <LRemap+0xd136a5>		
ble	ff1136b8 <LRemap+0x11136a9>		
ble	ff5136bc <LRemap+0x15136ad>		
ble	ff9136c0 <LRemap+0x19136b1>		
ble	ffd136c4 <LRemap+0x1d136b5>		
blle	1136c8 <MMUTable+0x36c8>		
blle	5136cc <__undef_stack+0x3f9e2c>		
blle	9136d0 <__undef_stack+0x7f9e30>		
blle	d136d4 <__undef_stack+0xbf9e34>		
blle	11136d8 <__undef_stack+0xff9e38>		
blle	15136dc <__undef_stack+0x13f9e3c>		
blle	19136e0 <__undef_stack+0x17f9e40>		
blle	1d136e4 <__undef_stack+0x1bf9e44>		
blle	fe1136e8 <LRemap+0x1136d9>		
blle	fe5136ec <LRemap+0x5136dd>		
blle	fe9136f0 <LRemap+0x9136e1>		
blle	fed136f4 <LRemap+0xd136e5>		
blle	ff1136f8 <LRemap+0x11136e9>		
blle	ff5136fc <LRemap+0x15136ed>		
blle	ff913700 <LRemap+0x19136f1>		
blle	ffd13704 <LRemap+0x1d136f5>		
stcle	0, cr0, [r0], {-0}		
ldcle	0, cr0, [r0], {-0}		
stcle	0, cr0, [r0], #-0		
ldcle	0, cr0, [r0], #-0		
marle	acc0, r0, r0		
mrale	r0, r0, acc0		
stclle	0, cr0, [r0], #-0		
ldclle	0, cr0, [r0], #-0		
stcle	0, cr0, [r0], {0}		
ldcle	0, cr0, [r0], {0}		
stcle	0, cr0, [r0]		
ldcle	0, cr0, [r0]		
stclle	0, cr0, [r0], {0}		
ldclle	0, cr0, [r0], {0}		
stclle	0, cr0, [r0]		
ldclle	0, cr0, [r0]		
stcle	0, cr0, [r0, #-0]		
ldcle	0, cr0, [r0, #-0]		
stcle	0, cr0, [r0, #-0]		
ldcle	0, cr0, [r0, #-0]		
stclle	0, cr0, [r0, #-0]		
ldclle	0, cr0, [r0, #-0]		
stclle	0, cr0, [r0, #-0]		
ldclle	0, cr0, [r0, #-0]		
stcle	0, cr0, [r0]		
ldcle	0, cr0, [r0]		
stcle	0, cr0, [r0]		
ldcle	0, cr0, [r0]		
stclle	0, cr0, [r0]		
ldclle	0, cr0, [r0]		
stclle	0, cr0, [r0]		
ldclle	0, cr0, [r0]		
cdple	0, 0, cr0, cr0, cr0, {0}		
cdple	0, 1, cr0, cr0, cr0, {0}		
cdple	0, 2, cr0, cr0, cr0, {0}		
cdple	0, 3, cr0, cr0, cr0, {0}		
cdple	0, 4, cr0, cr0, cr0, {0}		
cdple	0, 5, cr0, cr0, cr0, {0}		
cdple	0, 6, cr0, cr0, cr0, {0}		
cdple	0, 7, cr0, cr0, cr0, {0}		
cdple	0, 8, cr0, cr0, cr0, {0}		
cdple	0, 9, cr0, cr0, cr0, {0}		
cdple	0, 10, cr0, cr0, cr0, {0}		
cdple	0, 11, cr0, cr0, cr0, {0}		
cdple	0, 12, cr0, cr0, cr0, {0}		
cdple	0, 13, cr0, cr0, cr0, {0}		
cdple	0, 14, cr0, cr0, cr0, {0}		
cdple	0, 15, cr0, cr0, cr0, {0}		
svcle	0x00000000		
svcle	0x00100000		
svcle	0x00200000		
svcle	0x00300000		
svcle	0x00400000		
svcle	0x00500000		
svcle	0x00600000		
svcle	0x00700000		
svcle	0x00800000		
svcle	0x00900000		
svcle	0x00a00000		
svcle	0x00b00000		
svcle	0x00c00000		
svcle	0x00d00000		
svcle	0x00e00000		
svcle	0x00f00000	; IMB	
and	r0, r0, r6, lsl #24		
ands	r0, r0, r6, lsl #24		
eor	r0, r0, r6, lsl #24		
eors	r0, r0, r0		
sub	r0, r0, r0		
subs	r0, r0, r0		
rsb	r0, r0, r0		
rsbs	r0, r0, r0		
add	r0, r0, r0		
adds	r0, r0, r0		
adc	r0, r0, r0		
adcs	r0, r0, r0		
sbc	r0, r0, r0		
sbcs	r0, r0, r0		
rsc	r0, r0, r0		
rscs	r0, r0, r0		
tst	r0, r6, lsl #24		
tst	r0, r6, lsl #24		
teq	r0, r6, lsl #24		
teq	r0, r6, lsl #24		
cmp	r0, r6, lsl #24		
cmp	r0, r6, lsl #24		
cmn	r0, r6, lsl #24		
cmn	r0, r6, lsl #24		
orr	r0, r0, r6, lsl #24		
orrs	r0, r0, r6, lsl #24		
lsl	r0, r6, #24		
lsls	r0, r6, #24		
bic	r0, r0, r6, lsl #24		
bics	r0, r0, r6, lsl #24		
mvn	r0, r6, lsl #24		
mvns	r0, r6, lsl #24		
and	r0, r0, #1536	; 0x600	
ands	r0, r0, #1536	; 0x600	
eor	r0, r0, #1536	; 0x600	
eors	r0, r0, #1536	; 0x600	
sub	r0, r0, #1536	; 0x600	
subs	r0, r0, #1536	; 0x600	
rsb	r0, r0, #1536	; 0x600	
rsbs	r0, r0, #1536	; 0x600	
add	r0, r0, #1536	; 0x600	
adds	r0, r0, #1536	; 0x600	
adc	r0, r0, #1536	; 0x600	
adcs	r0, r0, #1536	; 0x600	
sbc	r0, r0, #1536	; 0x600	
sbcs	r0, r0, #1536	; 0x600	
rsc	r0, r0, #1536	; 0x600	
rscs	r0, r0, #1536	; 0x600	
movw	r0, #3078	; 0xc06	
tst	r0, #1536	; 0x600	
teq	r0, #1536	; 0x600	
teq	r0, #1536	; 0x600	
movt	r0, #3078	; 0xc06	
cmp	r0, #1536	; 0x600	
cmn	r0, #1536	; 0x600	
cmn	r0, #1536	; 0x600	
orr	r0, r0, #1536	; 0x600	
orrs	r0, r0, #1536	; 0x600	
mov	r0, #1536	; 0x600	
movs	r0, #1536	; 0x600	
bic	r0, r0, #1536	; 0x600	
bics	r0, r0, #1536	; 0x600	
mvn	r0, #1536	; 0x600	
mvns	r0, #1536	; 0x600	
str	r0, [r0], #-3086	; 0xfffff3f2	
ldr	r0, [r0], #-3086	; 0xfffff3f2	
strt	r0, [r0], #-3086	; 0xfffff3f2	
ldrt	r0, [r0], #-3086	; 0xfffff3f2	
strb	r0, [r0], #-3086	; 0xfffff3f2	
ldrb	r0, [r0], #-3086	; 0xfffff3f2	
strbt	r0, [r0], #-3086	; 0xfffff3f2	
ldrbt	r0, [r0], #-3086	; 0xfffff3f2	
str	r0, [r0], #3086	; 0xc0e	
ldr	r0, [r0], #3086	; 0xc0e	
strt	r0, [r0], #3086	; 0xc0e	
ldrt	r0, [r0], #3086	; 0xc0e	
strb	r0, [r0], #3086	; 0xc0e	
ldrb	r0, [r0], #3086	; 0xc0e	
strbt	r0, [r0], #3086	; 0xc0e	
ldrbt	r0, [r0], #3086	; 0xc0e	
str	r0, [r0, #-3086]	; 0xfffff3f2	
ldr	r0, [r0, #-3086]	; 0xfffff3f2	
str	r0, [r0, #-3086]!	; 0xfffff3f2	
ldr	r0, [r0, #-3086]!	; 0xfffff3f2	
strb	r0, [r0, #-3086]	; 0xfffff3f2	
ldrb	r0, [r0, #-3086]	; 0xfffff3f2	
strb	r0, [r0, #-3086]!	; 0xfffff3f2	
ldrb	r0, [r0, #-3086]!	; 0xfffff3f2	
str	r0, [r0, #3086]	; 0xc0e	
ldr	r0, [r0, #3086]	; 0xc0e	
str	r0, [r0, #3086]!	; 0xc0e	
ldr	r0, [r0, #3086]!	; 0xc0e	
strb	r0, [r0, #3086]	; 0xc0e	
ldrb	r0, [r0, #3086]	; 0xc0e	
strb	r0, [r0, #3086]!	; 0xc0e	
ldrb	r0, [r0, #3086]!	; 0xc0e	
str	r0, [r0], -r0		
ldr	r0, [r0], -r0		
strt	r0, [r0], -r0		
ldrt	r0, [r0], -r0		
strb	r0, [r0], -r0		
ldrb	r0, [r0], -r0		
strbt	r0, [r0], -r0		
ldrbt	r0, [r0], -r0		
str	r0, [r0], r0		
ldr	r0, [r0], r0		
strt	r0, [r0], r0		
ldrt	r0, [r0], r0		
strb	r0, [r0], r0		
ldrb	r0, [r0], r0		
strbt	r0, [r0], r0		
ldrbt	r0, [r0], r0		
str	r0, [r0, -r0]		
ldr	r0, [r0, -r0]		
str	r0, [r0, -r0]!		
ldr	r0, [r0, -r0]!		
strb	r0, [r0, -r0]		
ldrb	r0, [r0, -r0]		
strb	r0, [r0, -r0]!		
ldrb	r0, [r0, -r0]!		
str	r0, [r0, r0]		
ldr	r0, [r0, r0]		
str	r0, [r0, r0]!		
ldr	r0, [r0, r0]!		
strb	r0, [r0, r0]		
ldrb	r0, [r0, r0]		
strb	r0, [r0, r0]!		
ldrb	r0, [r0, r0]!		
stmda	r0, {}	; <UNPREDICTABLE>	
ldmda	r0, {}	; <UNPREDICTABLE>	
stmda	r0!, {}	; <UNPREDICTABLE>	
ldmda	r0!, {}	; <UNPREDICTABLE>	
stmda	r0, {}^	; <UNPREDICTABLE>	
ldmda	r0, {}^	; <UNPREDICTABLE>	
stmda	r0!, {}^	; <UNPREDICTABLE>	
ldmda	r0!, {}^	; <UNPREDICTABLE>	
stm	r0, {}	; <UNPREDICTABLE>	
ldm	r0, {}	; <UNPREDICTABLE>	
stmia	r0!, {}	; <UNPREDICTABLE>	
ldm	r0!, {}	; <UNPREDICTABLE>	
stmia	r0, {}^	; <UNPREDICTABLE>	
ldm	r0, {}^	; <UNPREDICTABLE>	
stmia	r0!, {}^	; <UNPREDICTABLE>	
ldm	r0!, {}^	; <UNPREDICTABLE>	
stmdb	r0, {}	; <UNPREDICTABLE>	
ldmdb	r0, {}	; <UNPREDICTABLE>	
stmdb	r0!, {}	; <UNPREDICTABLE>	
ldmdb	r0!, {}	; <UNPREDICTABLE>	
stmdb	r0, {}^	; <UNPREDICTABLE>	
ldmdb	r0, {}^	; <UNPREDICTABLE>	
stmdb	r0!, {}^	; <UNPREDICTABLE>	
ldmdb	r0!, {}^	; <UNPREDICTABLE>	
stmib	r0, {}	; <UNPREDICTABLE>	
ldmib	r0, {}	; <UNPREDICTABLE>	
stmib	r0!, {}	; <UNPREDICTABLE>	
ldmib	r0!, {}	; <UNPREDICTABLE>	
stmib	r0, {}^	; <UNPREDICTABLE>	
ldmib	r0, {}^	; <UNPREDICTABLE>	
stmib	r0!, {}^	; <UNPREDICTABLE>	
ldmib	r0!, {}^	; <UNPREDICTABLE>	
b	113a88 <MMUTable+0x3a88>		
b	513a8c <__undef_stack+0x3fa1ec>		
b	913a90 <__undef_stack+0x7fa1f0>		
b	d13a94 <__undef_stack+0xbfa1f4>		
b	1113a98 <__undef_stack+0xffa1f8>		
b	1513a9c <__undef_stack+0x13fa1fc>		
b	1913aa0 <__undef_stack+0x17fa200>		
b	1d13aa4 <__undef_stack+0x1bfa204>		
b	fe113aa8 <LRemap+0x113a99>		
b	fe513aac <LRemap+0x513a9d>		
b	fe913ab0 <LRemap+0x913aa1>		
b	fed13ab4 <LRemap+0xd13aa5>		
b	ff113ab8 <LRemap+0x1113aa9>		
b	ff513abc <LRemap+0x1513aad>		
b	ff913ac0 <LRemap+0x1913ab1>		
b	ffd13ac4 <LRemap+0x1d13ab5>		
bl	113ac8 <MMUTable+0x3ac8>		
bl	513acc <__undef_stack+0x3fa22c>		
bl	913ad0 <__undef_stack+0x7fa230>		
bl	d13ad4 <__undef_stack+0xbfa234>		
bl	1113ad8 <__undef_stack+0xffa238>		
bl	1513adc <__undef_stack+0x13fa23c>		
bl	1913ae0 <__undef_stack+0x17fa240>		
bl	1d13ae4 <__undef_stack+0x1bfa244>		
bl	fe113ae8 <LRemap+0x113ad9>		
bl	fe513aec <LRemap+0x513add>		
bl	fe913af0 <LRemap+0x913ae1>		
bl	fed13af4 <LRemap+0xd13ae5>		
bl	ff113af8 <LRemap+0x1113ae9>		
bl	ff513afc <LRemap+0x1513aed>		
bl	ff913b00 <LRemap+0x1913af1>		
bl	ffd13b04 <LRemap+0x1d13af5>		
stc	0, cr0, [r0], {-0}		
ldc	0, cr0, [r0], {-0}		
stc	0, cr0, [r0], #-0		
ldc	0, cr0, [r0], #-0		
mar	acc0, r0, r0		
mra	r0, r0, acc0		
stcl	0, cr0, [r0], #-0		
ldcl	0, cr0, [r0], #-0		
stc	0, cr0, [r0], {0}		
ldc	0, cr0, [r0], {0}		
stc	0, cr0, [r0]		
ldc	0, cr0, [r0]		
stcl	0, cr0, [r0], {0}		
ldcl	0, cr0, [r0], {0}		
stcl	0, cr0, [r0]		
ldcl	0, cr0, [r0]		
stc	0, cr0, [r0, #-0]		
ldc	0, cr0, [r0, #-0]		
stc	0, cr0, [r0, #-0]		
ldc	0, cr0, [r0, #-0]		
stcl	0, cr0, [r0, #-0]		
ldcl	0, cr0, [r0, #-0]		
stcl	0, cr0, [r0, #-0]		
ldcl	0, cr0, [r0, #-0]		
stc	0, cr0, [r0]		
ldc	0, cr0, [r0]		
stc	0, cr0, [r0]		
ldc	0, cr0, [r0]		
stcl	0, cr0, [r0]		
ldcl	0, cr0, [r0]		
stcl	0, cr0, [r0]		
ldcl	0, cr0, [r0]		
cdp	0, 0, cr0, cr0, cr0, {0}		
cdp	0, 1, cr0, cr0, cr0, {0}		
cdp	0, 2, cr0, cr0, cr0, {0}		
cdp	0, 3, cr0, cr0, cr0, {0}		
cdp	0, 4, cr0, cr0, cr0, {0}		
cdp	0, 5, cr0, cr0, cr0, {0}		
cdp	0, 6, cr0, cr0, cr0, {0}		
cdp	0, 7, cr0, cr0, cr0, {0}		
cdp	0, 8, cr0, cr0, cr0, {0}		
cdp	0, 9, cr0, cr0, cr0, {0}		
cdp	0, 10, cr0, cr0, cr0, {0}		
cdp	0, 11, cr0, cr0, cr0, {0}		
cdp	0, 12, cr0, cr0, cr0, {0}		
cdp	0, 13, cr0, cr0, cr0, {0}		
cdp	0, 14, cr0, cr0, cr0, {0}		
cdp	0, 15, cr0, cr0, cr0, {0}		
svc	0x00000000		
svc	0x00100000		
svc	0x00200000		
svc	0x00300000		
svc	0x00400000		
svc	0x00500000		
svc	0x00600000		
svc	0x00700000		
svc	0x00800000		
svc	0x00900000		
svc	0x00a00000		
svc	0x00b00000		
svc	0x00c00000		
svc	0x00d00000		
svc	0x00e00000		
svc	0x00f00000	; IMB	
		; <UNDEFINED> instruction	 0xf0000000
		; <UNDEFINED> instruction	 0xf0100000
		; <UNDEFINED> instruction	 0xf0200000
		; <UNDEFINED> instruction	 0xf0300000
		; <UNDEFINED> instruction	 0xf0400000
		; <UNDEFINED> instruction	 0xf0500000
		; <UNDEFINED> instruction	 0xf0600000
		; <UNDEFINED> instruction	 0xf0700000
		; <UNDEFINED> instruction	 0xf0800000
		; <UNDEFINED> instruction	 0xf0900000
		; <UNDEFINED> instruction	 0xf0a00000
		; <UNDEFINED> instruction	 0xf0b00000
		; <UNDEFINED> instruction	 0xf0c00000
		; <UNDEFINED> instruction	 0xf0d00000
		; <UNDEFINED> instruction	 0xf0e00000
		; <UNDEFINED> instruction	 0xf0f00000
cps	#0		
		; <UNDEFINED> instruction	 0xf1100000
		; <UNDEFINED> instruction	 0xf1200000
		; <UNDEFINED> instruction	 0xf1300000
		; <UNDEFINED> instruction	 0xf1400000
		; <UNDEFINED> instruction	 0xf1500000
		; <UNDEFINED> instruction	 0xf1600000
		; <UNDEFINED> instruction	 0xf1700000
		; <UNDEFINED> instruction	 0xf1800000
		; <UNDEFINED> instruction	 0xf1900000
		; <UNDEFINED> instruction	 0xf1a00000
		; <UNDEFINED> instruction	 0xf1b00000
		; <UNDEFINED> instruction	 0xf1c00000
		; <UNDEFINED> instruction	 0xf1d00000
		; <UNDEFINED> instruction	 0xf1e00000
		; <UNDEFINED> instruction	 0xf1f00000
vhadd.s8	d0, d0, d0		
vhadd.s16	d0, d0, d0		
vhadd.s32	d0, d0, d0		
vhadd.s<illegal width 64>	d0, d0, d0		
vhadd.s8	d16, d0, d0		
vhadd.s16	d16, d0, d0		
vhadd.s32	d16, d0, d0		
vhadd.s<illegal width 64>	d16, d0, d0		
vaddl.s8	q0, d0, d0		
vaddl.s16	q0, d0, d0		
vaddl.s32	q0, d0, d0		
vext.8	d0, d0, d0, #0		
vaddl.s8	q8, d0, d0		
vaddl.s16	q8, d0, d0		
vaddl.s32	q8, d0, d0		
vext.8	d16, d0, d0, #0		
vhadd.u8	d0, d0, d0		
vhadd.u16	d0, d0, d0		
vhadd.u32	d0, d0, d0		
vhadd.u<illegal width 64>	d0, d0, d0		
vhadd.u8	d16, d0, d0		
vhadd.u16	d16, d0, d0		
vhadd.u32	d16, d0, d0		
vhadd.u<illegal width 64>	d16, d0, d0		
vaddl.u8	q0, d0, d0		
vaddl.u16	q0, d0, d0		
vaddl.u32	q0, d0, d0		
vrev64.8	d0, d0		
vaddl.u8	q8, d0, d0		
vaddl.u16	q8, d0, d0		
vaddl.u32	q8, d0, d0		
vrev64.8	d16, d0		
vst4.8	{d0-d3}, [r0], r0		
		; <UNDEFINED> instruction	 0xf4100000
vld4.8	{d0-d3}, [r0], r0		
		; <UNDEFINED> instruction	 0xf4300000
vst4.8	{d16-d19}, [r0], r0		
		; <UNDEFINED> instruction	 0xf4500000
vld4.8	{d16-d19}, [r0], r0		
		; <UNDEFINED> instruction	 0xf4700000
vst1.8	{d0[0]}, [r0], r0		
		; <UNDEFINED> instruction	 0xf4900000
vld1.8	{d0[0]}, [r0], r0		
		; <UNDEFINED> instruction	 0xf4b00000
vst1.8	{d16[0]}, [r0], r0		
		; <UNDEFINED> instruction	 0xf4d00000
vld1.8	{d16[0]}, [r0], r0		
		; <UNDEFINED> instruction	 0xf4f00000
		; <UNDEFINED> instruction	 0xf5000000
		; <UNDEFINED> instruction	 0xf5100000
		; <UNDEFINED> instruction	 0xf5200000
		; <UNDEFINED> instruction	 0xf5300000
		; <UNDEFINED> instruction	 0xf5400000
		; <UNDEFINED> instruction	 0xf5500000
		; <UNDEFINED> instruction	 0xf5600000
		; <UNDEFINED> instruction	 0xf5700000
		; <UNDEFINED> instruction	 0xf5800000
		; <UNDEFINED> instruction	 0xf5900000
		; <UNDEFINED> instruction	 0xf5a00000
		; <UNDEFINED> instruction	 0xf5b00000
		; <UNDEFINED> instruction	 0xf5c00000
		; <UNDEFINED> instruction	 0xf5d00000
		; <UNDEFINED> instruction	 0xf5e00000
		; <UNDEFINED> instruction	 0xf5f00000
		; <UNDEFINED> instruction	 0xf6000000
		; <UNDEFINED> instruction	 0xf6100000
		; <UNDEFINED> instruction	 0xf6200000
		; <UNDEFINED> instruction	 0xf6300000
		; <UNDEFINED> instruction	 0xf6400000
		; <UNDEFINED> instruction	 0xf6500000
		; <UNDEFINED> instruction	 0xf6600000
		; <UNDEFINED> instruction	 0xf6700000
		; <UNDEFINED> instruction	 0xf6800000
		; <UNDEFINED> instruction	 0xf6900000
		; <UNDEFINED> instruction	 0xf6a00000
		; <UNDEFINED> instruction	 0xf6b00000
		; <UNDEFINED> instruction	 0xf6c00000
		; <UNDEFINED> instruction	 0xf6d00000
		; <UNDEFINED> instruction	 0xf6e00000
		; <UNDEFINED> instruction	 0xf6f00000
		; <UNDEFINED> instruction	 0xf7000000
		; <UNDEFINED> instruction	 0xf7100000
		; <UNDEFINED> instruction	 0xf7200000
		; <UNDEFINED> instruction	 0xf7300000
		; <UNDEFINED> instruction	 0xf7400000
		; <UNDEFINED> instruction	 0xf7500000
		; <UNDEFINED> instruction	 0xf7600000
		; <UNDEFINED> instruction	 0xf7700000
		; <UNDEFINED> instruction	 0xf7800000
		; <UNDEFINED> instruction	 0xf7900000
		; <UNDEFINED> instruction	 0xf7a00000
		; <UNDEFINED> instruction	 0xf7b00000
		; <UNDEFINED> instruction	 0xf7c00000
		; <UNDEFINED> instruction	 0xf7d00000
		; <UNDEFINED> instruction	 0xf7e00000
		; <UNDEFINED> instruction	 0xf7f00000
		; <UNDEFINED> instruction	 0xf8000c06
		; <UNDEFINED> instruction	 0xf8100c06
		; <UNDEFINED> instruction	 0xf8200c06
		; <UNDEFINED> instruction	 0xf8300c06
		; <UNDEFINED> instruction	 0xf8400c06
		; <UNDEFINED> instruction	 0xf8500c06
		; <UNDEFINED> instruction	 0xf8600c06
		; <UNDEFINED> instruction	 0xf8700c06
		; <UNDEFINED> instruction	 0xf8800c06
		; <UNDEFINED> instruction	 0xf8900c06
		; <UNDEFINED> instruction	 0xf8a00c06
		; <UNDEFINED> instruction	 0xf8b00c06
		; <UNDEFINED> instruction	 0xf8c00c06
		; <UNDEFINED> instruction	 0xf8d00c06
		; <UNDEFINED> instruction	 0xf8e00c06
		; <UNDEFINED> instruction	 0xf8f00c06
		; <UNDEFINED> instruction	 0xf9000000
		; <UNDEFINED> instruction	 0xf9100000
		; <UNDEFINED> instruction	 0xf9200000
		; <UNDEFINED> instruction	 0xf9300000
		; <UNDEFINED> instruction	 0xf9400000
		; <UNDEFINED> instruction	 0xf9500000
		; <UNDEFINED> instruction	 0xf9600000
		; <UNDEFINED> instruction	 0xf9700000
		; <UNDEFINED> instruction	 0xf9800000
		; <UNDEFINED> instruction	 0xf9900000
		; <UNDEFINED> instruction	 0xf9a00000
		; <UNDEFINED> instruction	 0xf9b00000
		; <UNDEFINED> instruction	 0xf9c00000
		; <UNDEFINED> instruction	 0xf9d00000
		; <UNDEFINED> instruction	 0xf9e00000
		; <UNDEFINED> instruction	 0xf9f00000
blx	113e88 <MMUTable+0x3e88>		
blx	513e8c <__undef_stack+0x3fa5ec>		
blx	913e90 <__undef_stack+0x7fa5f0>		
blx	d13e94 <__undef_stack+0xbfa5f4>		
blx	1113e98 <__undef_stack+0xffa5f8>		
blx	1513e9c <__undef_stack+0x13fa5fc>		
blx	1913ea0 <__undef_stack+0x17fa600>		
blx	1d13ea4 <__undef_stack+0x1bfa604>		
blx	fe113ea8 <LRemap+0x113e99>		
blx	fe513eac <LRemap+0x513e9d>		
blx	fe913eb0 <LRemap+0x913ea1>		
blx	fed13eb4 <LRemap+0xd13ea5>		
blx	ff113eb8 <LRemap+0x1113ea9>		
blx	ff513ebc <LRemap+0x1513ead>		
blx	ff913ec0 <LRemap+0x1913eb1>		
blx	ffd13ec4 <LRemap+0x1d13eb5>		
blx	113eca <MMUTable+0x3eca>		
blx	513ece <__undef_stack+0x3fa62e>		
blx	913ed2 <__undef_stack+0x7fa632>		
blx	d13ed6 <__undef_stack+0xbfa636>		
blx	1113eda <__undef_stack+0xffa63a>		
blx	1513ede <__undef_stack+0x13fa63e>		
blx	1913ee2 <__undef_stack+0x17fa642>		
blx	1d13ee6 <__undef_stack+0x1bfa646>		
blx	fe113eea <LRemap+0x113edb>		
blx	fe513eee <LRemap+0x513edf>		
blx	fe913ef2 <LRemap+0x913ee3>		
blx	fed13ef6 <LRemap+0xd13ee7>		
blx	ff113efa <LRemap+0x1113eeb>		
blx	ff513efe <LRemap+0x1513eef>		
blx	ff913f02 <LRemap+0x1913ef3>		
blx	ffd13f06 <LRemap+0x1d13ef7>		
stc2	12, cr0, [r0], {10}		
ldc2	12, cr0, [r0], {10}		
stc2	12, cr0, [r0], #-40	; 0xffffffd8	
ldc2	12, cr0, [r0], #-40	; 0xffffffd8	
mcrr2	12, 0, r0, r0, cr10		
mrrc2	12, 0, r0, r0, cr10	; <UNPREDICTABLE>	
stc2l	12, cr0, [r0], #-40	; 0xffffffd8	
ldc2l	12, cr0, [r0], #-40	; 0xffffffd8	
stc2	12, cr0, [r0], {10}		
ldc2	12, cr0, [r0], {10}		
stc2	12, cr0, [r0], #40	; 0x28	
ldc2	12, cr0, [r0], #40	; 0x28	
stc2l	12, cr0, [r0], {10}		
ldc2l	12, cr0, [r0], {10}		
stc2l	12, cr0, [r0], #40	; 0x28	
ldc2l	12, cr0, [r0], #40	; 0x28	
stc2	12, cr0, [r0, #-40]	; 0xffffffd8	
ldc2	12, cr0, [r0, #-40]	; 0xffffffd8	
stc2	12, cr0, [r0, #-40]!	; 0xffffffd8	
ldc2	12, cr0, [r0, #-40]!	; 0xffffffd8	
stc2l	12, cr0, [r0, #-40]	; 0xffffffd8	
ldc2l	12, cr0, [r0, #-40]	; 0xffffffd8	
stc2l	12, cr0, [r0, #-40]!	; 0xffffffd8	
ldc2l	12, cr0, [r0, #-40]!	; 0xffffffd8	
stc2	12, cr0, [r0, #40]	; 0x28	
ldc2	12, cr0, [r0, #40]	; 0x28	
stc2	12, cr0, [r0, #40]!	; 0x28	
ldc2	12, cr0, [r0, #40]!	; 0x28	
stc2l	12, cr0, [r0, #40]	; 0x28	
ldc2l	12, cr0, [r0, #40]	; 0x28	
stc2l	12, cr0, [r0, #40]!	; 0x28	
ldc2l	12, cr0, [r0, #40]!	; 0x28	
cdp2	0, 0, cr0, cr0, cr0, {0}		
cdp2	0, 1, cr0, cr0, cr0, {0}		
cdp2	0, 2, cr0, cr0, cr0, {0}		
cdp2	0, 3, cr0, cr0, cr0, {0}		
cdp2	0, 4, cr0, cr0, cr0, {0}		
cdp2	0, 5, cr0, cr0, cr0, {0}		
cdp2	0, 6, cr0, cr0, cr0, {0}		
cdp2	0, 7, cr0, cr0, cr0, {0}		
cdp2	0, 8, cr0, cr0, cr0, {0}		
cdp2	0, 9, cr0, cr0, cr0, {0}		
cdp2	0, 10, cr0, cr0, cr0, {0}		
cdp2	0, 11, cr0, cr0, cr0, {0}		
cdp2	0, 12, cr0, cr0, cr0, {0}		
cdp2	0, 13, cr0, cr0, cr0, {0}		
cdp2	0, 14, cr0, cr0, cr0, {0}		
cdp2	0, 15, cr0, cr0, cr0, {0}		
		; <UNDEFINED> instruction	 0xff000000
		; <UNDEFINED> instruction	 0xff100000
		; <UNDEFINED> instruction	 0xff200000
		; <UNDEFINED> instruction	 0xff300000
		; <UNDEFINED> instruction	 0xff400000
		; <UNDEFINED> instruction	 0xff500000
		; <UNDEFINED> instruction	 0xff600000
		; <UNDEFINED> instruction	 0xff700000
		; <UNDEFINED> instruction	 0xff800000
		; <UNDEFINED> instruction	 0xff900000
		; <UNDEFINED> instruction	 0xffa00000
		; <UNDEFINED> instruction	 0xffb00000
		; <UNDEFINED> instruction	 0xffc00000
		; <UNDEFINED> instruction	 0xffd00000
		; <UNDEFINED> instruction	 0xffe00000
		; <UNDEFINED> instruction	 0xfff04c0e
svcvc	0x00ff85a8		
andeq	r0, r0, r1		
andseq	ip, r0, r0, ror r8		
		; <UNDEFINED> instruction	 0x001004f0
andseq	r0, r0, ip, lsr #9		
andeq	r3, r0, r1, asr #4		
cmnvs	r5, r0, lsl #2		
tsteq	r0, r2, ror #18		
andeq	r0, r0, r8, lsr #32		
teqmi	sp, r5, lsl #14		
streq	r0, [sl, -r0, lsl #12]		
stmdbeq	r1, {r0, r6, fp}		
stceq	10, cr0, [r3], {2}		
strne	r1, [r4], #-513	; 0xfffffdff	
strne	r1, [r1, -r1, lsl #10]		
bne	15a050 <__undef_stack+0x407b0>		
andcs	r1, r3, #1024	; 0x400	
andeq	r0, r0, r0		
andeq	r0, r0, r0		
andeq	r0, r0, r0		
andeq	r0, r0, r0		
andeq	r0, r0, r0		
andeq	r0, r0, r0		
andeq	r0, r0, r0		
andeq	r0, r0, r0		
andeq	r0, r0, r0		
andeq	r0, r0, r3, ror #18		
andeq	r0, r0, r4		
mrseq	r0, (UNDEF	 4)	
andeq	r5, r0, r6, ror #10		
subseq	r7, r4, r1, lsl #20		
subseq	r4, sl, r0, lsl #18		
andne	r5, r5, r0		
andeq	r1, r2, r0		
streq	r0, [r4, -r0, lsl #4]		
andeq	r1, r0, r6, ror r7		
stmdbvs	r5, {r0, r1, sl}		
andeq	r7, r0, #1845493760	; 0x6e000000	
streq	r0, [r5, #-1537]	; 0xfffff9ff	
mrseq	r0, (UNDEF	 2)	
eorseq	r5, fp, r8, lsl #4		
streq	r0, [r2, #-512]	; 0xfffffe00	
andeq	r0, r0, lr, lsr r6		
movwge	r0, #29186	; 0x7202	
andeq	r0, r0, #70	; 0x46	
ldmdami	r7, {r2, r8, sl}^		
streq	r0, [r2], #-0		
andseq	r2, r2, r7, lsl #4		
streq	r0, [r8, #-512]	; 0xfffffe00	
		; <UNDEFINED> instruction	 0x000034bc
andls	r0, r7, #131072	; 0x20000	
streq	r0, [r0], #-38	; 0xffffffda	
andeq	r2, r0, lr, lsr #20		
eorseq	r0, r0, r2, lsl #14		
stchi	0, cr0, [r4], {-0}		
movweq	r0, #92	; 0x5c	
andeq	r5, r0, r0, lsl r3		
blpl	48108c <__undef_stack+0x3677ec>		
strcs	r0, [r3, -r0]		
andeq	r0, r0, r3, asr r0		
andseq	ip, r8, r5, lsl #18		
cmneq	r1, r0, lsl #8		
andeq	r0, r0, r9, lsr #32		
andpl	r0, r3, r6, lsl #8		
strheq	r0, [r0], -fp		
andeq	sp, sp, r7, lsl #30		
subsls	r0, r2, r0, lsl #6		
streq	r0, [r0, -r0]		
andeq	r4, r0, r7, ror r3		
adcseq	r5, fp, r3, lsl #6		
stmdaeq	r0, {}	; <UNPREDICTABLE>	
andeq	r0, r0, lr, lsr r0		
andeq	r0, r0, fp, asr #1		
andeq	ip, r0, r9, lsl #22		
andeq	r0, r0, #0, 6		
cmneq	r8, r4, lsl #14		
stmdaeq	sl, {}	; <UNPREDICTABLE>	
rscseq	r4, r3, r3, lsl #26		
andle	r0, fp, r0		
movweq	r0, #61	; 0x3d	
andeq	r3, r0, pc, asr #32		
svcge	0x000b0000		
movweq	r0, #1		
andeq	r9, r0, r4, asr ip		
streq	r0, [r0], #-1024	; 0xfffffc00	
andeq	r2, r0, r9, lsr #1		
sbcseq	r5, r2, r3, lsl #10		
and	r0, r4, #0		
movweq	r0, #16		
andeq	r6, r0, r9, asr pc		
streq	r0, [r4], #-3072	; 0xfffff400	
andeq	r5, r0, r3, lsr #19		
subseq	r1, sl, r5, lsl #12		
streq	r0, [sp, -r0]		
stmdane	r0, {r0, r2, r3, r5}		
cmneq	r9, r5, lsl #26		
stmdble	fp, {}	; <UNPREDICTABLE>	
streq	r0, [r0, #-59]	; 0xffffffc5	
andeq	r6, r1, pc, lsr #18		
svcpl	0x000e0000		
andcc	r0, r5, fp, rrx		
andeq	r0, r0, r0, lsr r0		
ldrbpl	r0, [pc], #-2820	; 140 <L2CCDataLatency+0x1f>	
andcc	r0, r5, r0		
andeq	r0, r0, r0, lsr r0		
ldrbcc	r0, [r1], -r8, lsl #22		
andcc	r0, r5, r0		
andeq	r0, r0, r0, lsr r0		
		; <UNDEFINED> instruction	 0x23bf0b0c
andcc	r0, r5, r0		
andeq	r0, r0, r0, lsr r0		
ldmdavc	pc, {r4, r9, sl, fp}^	; <UNPREDICTABLE>	
svcvs	0x00310500		
strne	r0, [r0], #-1		
strne	r0, [r4], -r0, lsl #30		
stmdaeq	r0, {r0}		
andeq	r0, r0, fp, lsl #2		
andeq	r0, r0, pc, ror r1		
andeq	ip, r0, r9, lsl #22		
stceq	0, cr0, [r0, #-0]		
andeq	r0, r0, r2, lsl r6		
		; <UNDEFINED> instruction	 0xf8350524
bleq	194 <L2CCDataLatency+0x73>		
andeq	r0, r0, r7, lsl r6		
eorseq	r3, r0, r5, lsl #14		
bleq	19c <L2CCDataLatency+0x7b>		
andeq	r6, r0, r0, asr #5		
eorseq	r3, r0, r5, lsl #16		
bleq	1001a8 <OKToRun+0x94>		
andeq	r5, r0, r2, lsl #28		
eorseq	r3, r0, r5, lsl #18		
bleq	2001b4 <__undef_stack+0xe6914>		
muleq	r0, lr, sl		
eorseq	r3, r0, r5, lsl #20		
bleq	3001c0 <__undef_stack+0x1e6920>		
andeq	r1, r0, r7, asr r2		
eorseq	r3, r0, r5, lsl #22		
bleq	4001cc <__undef_stack+0x2e692c>		
andeq	r5, r0, r1, lsr #9		
eorseq	r3, r0, r5, lsl #24		
bleq	5001d8 <__undef_stack+0x3e6938>		
andeq	r3, r0, r5, lsr pc		
eorseq	r3, r0, r5, lsl #26		
bleq	6001e4 <__undef_stack+0x4e6944>		
		; <UNDEFINED> instruction	 0x00003fbf
eorseq	r3, r0, r5, lsl #28		
bleq	7001f0 <__undef_stack+0x5e6950>		
strdeq	r3, [r0], -r4		
eorseq	r3, r0, r5, lsl #30		
eoreq	r0, r0, r0		
andeq	r8, sp, r0, lsl r2		
streq	r0, [r1, #-2048]	; 0xfffff800	
andeq	r3, r2, r8, asr #16		
strbcs	r0, [ip], -r0, lsl #22		
stmdbmi	r5, {}	; <UNPREDICTABLE>	
andeq	r0, r0, r8, lsr r2		
ldrmi	r0, [r5, #2816]!	; 0xb00	
bmi	14021c <__undef_stack+0x2697c>		
andeq	r0, r0, r8, lsr r2		
bicsne	r1, r8, r0, lsl #3		
stcmi	0, cr0, [r5], {-0}		
andeq	r0, r0, fp, lsl #2		
andspl	r0, r1, r0, lsl #2		
streq	r0, [r0, #-88]	; 0xffffffa8	
andeq	r0, r1, pc, asr #22		
andeq	r0, r1, r0, lsl #8		
andeq	r0, r1, r8, lsl #18		
andeq	r4, r2, r0, lsl #16		
sbceq	r0, fp, r0, lsl #18		
andseq	r0, pc, r0		
eorseq	fp, ip, r0, lsl fp		
streq	r9, [r1, #-0]		
andeq	r8, r2, fp, asr r6		
blcc	ff642e5c <LRemap+0x1642e4d>		
stcpl	0, cr0, [r5], {-0}		
andeq	r0, r0, r6, lsl #5		
strbtpl	r0, [r7], r0, lsl #22		
stcpl	0, cr0, [r5, #-0]		
andeq	r0, r0, r0, lsr r0		
stcne	11, cr0, [r4], #-16		
svcpl	0x00050000		
andeq	r0, r0, ip, lsl #5		
vstreq	d0, [r2, #32]		
andvs	r0, r5, r0		
strdeq	r0, [r0], -r8		
streq	r0, [pc], #-136	; 28c <L2CCDataLatency+0x16b>	
andeq	r0, r0, r8, asr #4		
andeq	r9, r2, r8, lsl #24		
andeq	r9, r2, r0, lsl #24		
sbceq	r0, fp, r0, lsl #18		
andseq	r0, pc, r0		
adceq	r0, r2, #251658240	; 0xf000000	
ldceq	0, cr0, [r2, #-0]		
andeq	r0, r0, ip, asr #4		
ldmdagt	r3!, {r3, r8, sl}^		
bleq	2bc <L2CCDataLatency+0x19b>		
muleq	r0, r5, r7		
sbceq	r7, r8, #83886080	; 0x5000000	
bleq	2c0 <L2CCDataLatency+0x19f>		
strdeq	r1, [r1], -r5		
eorseq	r7, r0, r5, lsl #10		
andeq	r0, r4, r0		
eorseq	r0, lr, pc, lsl #8		
stc2	0, cr0, [sp, #-0]		
stmdavs	r0, {r3, r5}		
mvnseq	fp, #320	; 0x140	
svcpl	0x000e0000		
mcrlt	0, 0, r0, cr5, cr0, {3}		
andeq	r0, r0, r8, asr #5		
subsvc	r0, pc, #0, 28		
adcscc	r0, pc, r0, lsl #10		
streq	r0, [r0], #-0		
rsbseq	r5, r7, lr, lsl #30		
eorseq	ip, r0, r5		
bleq	200300 <__undef_stack+0xe6a60>		
strdeq	r3, [r0], -r6		
subeq	ip, r5, r5, lsl #2		
bleq	30030c <__undef_stack+0x1e6a6c>		
andeq	r0, r0, ip, ror sp		
subeq	ip, r5, r5, lsl #4		
cdpeq	0, 0, cr0, cr14, cr0, {0}		
rsbeq	r6, r6, pc, asr r2		
adceq	ip, r3, #335544320	; 0x14000000	
bleq	400324 <__undef_stack+0x2e6a84>		
andeq	r5, r0, sl, asr #13		
eorseq	ip, r0, r5, lsl #8		
bleq	600330 <__undef_stack+0x4e6a90>		
andeq	r2, r0, r9, lsl #7		
tsteq	r9, r5, lsl #22		
bleq	70033c <__undef_stack+0x5e6a9c>		
andeq	r0, r0, r3, asr r2		
ldrbeq	ip, [fp, #-3333]	; 0xfffff2fb	
bleq	800348 <__undef_stack+0x6e6aa8>		
andeq	r0, r0, ip, ror #6		
streq	ip, [sl, #3845]	; 0xf05	
bleq	900354 <__undef_stack+0x7e6ab4>		
andeq	r4, r0, r6, lsl r2		
streq	sp, [lr, #517]!	; 0x205	
bleq	a00360 <__undef_stack+0x8e6ac0>		
		; <UNDEFINED> instruction	 0x00003fb8
strbeq	sp, [r8, #773]	; 0x305	
cdpeq	0, 2, cr0, cr12, cr0, {0}		
rsbeq	r7, r2, pc, asr r5		
adceq	sp, r3, #5242880	; 0x500000	
cdpeq	0, 3, cr0, cr0, cr0, {0}		
rsbseq	r7, r0, pc, asr r5		
sbceq	sp, r8, #1310720	; 0x140000	
cdpeq	0, 3, cr0, cr8, cr0, {0}		
rsbseq	r7, r2, pc, asr r5		
eorseq	sp, r0, r5, lsl #16		
bleq	f00390 <__undef_stack+0xde6af0>		
andeq	r3, r0, r0, lsl fp		
strbeq	sp, [lr, #2821]	; 0xb05	
bleq	100039c <__undef_stack+0xee6afc>		
muleq	r0, r9, sp		
ldrbeq	sp, [lr, #3077]	; 0xc05	
cdpeq	0, 4, cr0, cr3, cr0, {0}		
rsbeq	r6, r2, pc, asr ip		
adceq	sp, r3, #5, 30		
bleq	11003b4 <__undef_stack+0xfe6b14>		
strdeq	r1, [r1], -r6		
eorseq	lr, r0, r5, lsl #4		
bleq	13003c0 <__undef_stack+0x11e6b20>		
ldrdeq	r2, [r0], -sl		
rsbseq	lr, sl, r5, lsl #6		
bleq	14003cc <__undef_stack+0x12e6b2c>		
muleq	r0, r6, sl		
ldreq	lr, [r6], #-1541	; 0xfffff9fb	
bleq	15003d8 <__undef_stack+0x13e6b38>		
ldrdeq	r0, [r0], -r1		
rscseq	lr, lr, r5, lsl #20		
bleq	16003e4 <__undef_stack+0x14e6b44>		
andeq	r3, r0, r8, lsl #23		
rscseq	lr, r3, r5, lsl #24		
bleq	17003f0 <__undef_stack+0x15e6b50>		
ldrdeq	r3, [r0], -r1		
eorseq	lr, r0, r5, lsl #26		
rsbeq	r0, r4, r0		
andeq	r3, r0, r3, lsl r0		
andeq	r1, r4, r0, lsl #12		
ldreq	r1, [r6], #-1024	; 0xfffffc00	
ldmdbeq	r4, {}	; <UNPREDICTABLE>	
strne	r0, [r0], #-1		
andeq	r0, r0, lr, asr #10		
andeq	r3, r0, r4, lsl r0		
streq	r0, [pc], #-0	; 41c <_ABORT_STACK_SIZE+0x1c>	
andeq	r0, r0, ip, lsl r4		
andseq	r1, r9, r5, lsl lr		
streq	r2, [r4, #-2048]	; 0xfffff800	
strbeq	r0, [lr, #-590]	; 0xfffffdb2	
svcne	0x00160000		
streq	r0, [r0, #-286]	; 0xfffffee2	
eorseq	r0, r0, r0, asr r2		
strne	r0, [r0], -r0		
andeq	r1, r0, r7, lsr lr		
strcc	r5, [r2, #-1285]	; 0xfffffafb	
streq	r0, [r0], #-6		
andseq	r1, r6, r6, lsl sl		
subseq	r0, r5, #0, 10		
andeq	r0, r0, r5, lsr r6		
blcc	1805c78 <__undef_stack+0x16ec3d8>		
strpl	r0, [r5, #-0]		
andeq	r3, r6, r2, lsl #10		
ldmdblt	r6, {sl, fp}		
streq	r0, [r0, #-26]	; 0xffffffe6	
eorseq	r0, r0, r7, asr r2		
ldrne	r0, [r0], -r0		
ldrdeq	r2, [r0], -sp		
strne	r5, [r2, -r5, lsl #16]		
strne	r0, [r0], #-8		
andseq	fp, r3, r6, lsl sl		
subseq	r0, sl, #0, 10		
andeq	r0, r0, r0, lsr r0		
ldrbcc	r1, [pc, #-1584]	; fffffe5c <LRemap+0x1fffe4d>	
blpl	140490 <__undef_stack+0x26bf0>		
andeq	r7, r5, r2, lsl #30		
ldreq	r3, [r6, #-1024]	; 0xfffffc00	
streq	r0, [r0, #-41]	; 0xffffffd7	
eorseq	r0, r0, sp, asr r2		
ldrtne	r0, [r8], -r0		
andeq	r2, r0, sp, lsr #27		
andcc	r5, r2, #5, 30		
stccc	0, cr0, [r0], {8}		
subseq	fp, sl, r6, lsl fp		
rsbeq	r0, r2, #0, 10		
andeq	r0, r0, r9, ror #2		
svceq	0x008b1640		
movwvs	r0, #20480	; 0x5000	
andeq	r3, r0, r2		
bpl	5914cc <__undef_stack+0x477c2c>		
streq	r0, [r0, #-40]	; 0xffffffd8	
cmneq	r9, r4, ror #4		
strbne	r0, [r8], -r0		
		; <UNDEFINED> instruction	 0x000035b1
stmdacc	r2, {r0, r2, r8, sl, sp, lr}		
stcmi	0, cr0, [r0], {8}		
subseq	r1, r8, r6, lsl r8		
rsbeq	r0, r8, #0, 10		
andeq	r0, r0, r0, lsr r0		
ldrbtcs	r1, [r3], #1616	; 0x650	
stmdbvs	r5, {}	; <UNPREDICTABLE>	
andeq	r4, r5, r2, lsl #28		
		; <UNDEFINED> instruction	 0xf1165400
streq	r0, [r0, #-58]	; 0xffffffc6	
ldrbeq	r0, [r5, ip, lsl #5]!		
ldrbne	r0, [r8, -r0]		
		; <UNDEFINED> instruction	 0x00003cbb
strhi	r9, [r2], -r5		
stmdami	r0, {r1}		
stclcs	7, cr1, [fp, #4]		
mrsls	r0, (UNDEF	 5)	
andeq	r4, r2, r2, lsl #16		
strne	r4, [r1, -r0, lsl #24]		
andeq	r2, r0, r2, lsl #8		
stmdbmi	r2, {r0, r2, r8, sl, ip, pc}		
stcle	0, cr0, [r0], {8}		
tstvs	r2, r2, lsl #14		
bls	14053c <__undef_stack+0x26c9c>		
andeq	pc, r5, r2, lsl #20		
strne	lr, [r2, -r0]		
ldrdeq	r0, [r0], -lr		
strpl	r9, [r2, #-2821]	; 0xfffff4fb	
stc	0, cr0, [r0], {8}		
streq	r0, [pc], #-2	; 554 <_ABORT_STACK_SIZE+0x154>	
andeq	r0, r0, r4, asr r5		
stfeqs	f0, [r8], {2}		
svceq	0x00000005		
andeq	pc, r3, r4, lsl #16		
eorseq	r1, r0, r0, lsl #6		
ldrbeq	r0, [pc, #-0]!	; 56c <_ABORT_STACK_SIZE+0x16c>	
ldrne	r0, [r4], -r0		
strne	r0, [r0], #-4		
andeq	r0, r0, r9, lsl #2		
andeq	r7, r5, r4, lsl pc		
eorseq	r1, r0, r0, lsl #8		
svceq	0x00000000		
andeq	r8, r5, r4, lsl #10		
ldrbeq	r1, [r4, #-2048]	; 0xfffff800	
streq	r0, [pc], #-0	; 590 <_ABORT_STACK_SIZE+0x190>	
andeq	r0, r0, r1, ror #10		
andeq	r8, r0, r3, lsl r5		
andeq	sl, r5, r0, lsl #28		
ldreq	r1, [r6], #-1024	; 0xfffffc00	
ldmdbeq	r4, {}	; <UNPREDICTABLE>	
strne	r0, [r0], #-1		
andeq	r0, r0, r5, lsl #1		
andeq	r3, r0, r4, lsl r0		
streq	r0, [pc], #-0	; 5b4 <_ABORT_STACK_SIZE+0x1b4>	
muleq	r0, r0, r5		
andeq	r3, r0, r3, lsl r0		
andeq	ip, r5, r0, lsl #16		
ldreq	r1, [r6], #-1024	; 0xfffffc00	
ldmdbeq	r4, {}	; <UNPREDICTABLE>	
andeq	r0, r0, r1		
ldreq	r0, [r4, #1039]!	; 0x40f	
cdpcc	0, 0, cr0, cr8, cr0, {0}		
cdple	0, 0, cr0, cr0, cr0, {0}		
stmdbeq	r0, {r0, r2}		
andeq	r0, r0, fp, asr #1		
cdpcc	0, 0, cr0, cr8, cr2, {0}		
cdp	0, 0, cr0, cr0, cr0, {0}		
stmdbeq	r0, {r0, r2}		
andeq	r0, r0, fp, asr #1		
andeq	r0, r5, #0		
streq	r0, [r0, #-73]	; 0xffffffb7	
sbceq	r0, lr, #-2147483638	; 0x8000000a	
ldccc	0, cr0, [r9], {-0}		
stceq	0, cr0, [r0], {54}	; 0x36	
svccs	0x00012e05		
strne	r0, [r0], -r6		
ldrdeq	r3, [r0], -r9		
svccs	0x00013005		
andeq	r0, r0, r6		
eoreq	r4, r7, r6, lsl r7		
teqeq	r1, r0, lsl #10		
andeq	r0, r0, r0, lsr r0		
ldrcs	r1, [r2, #-1540]	; 0xfffff9fc	
andcc	r0, r5, #0		
andeq	r3, r6, r1, lsl #10		
svceq	0x00000800		
andeq	pc, r5, r4, lsl #20		
cdp	15, 0, cr0, cr4, cr0, {0}		
stmdbne	r0, {r0, r2}		
strdeq	r0, [r0], -r3		
cmpeq	sl, lr, lsl #10		
andeq	r0, r0, r0, ror r6		
subeq	sp, r1, r6, lsl r3		
cmpeq	fp, r0, lsl #10		
andeq	r0, r0, r0, ror r6		
stmibeq	ip, {r9, sl, ip}^		
stcmi	0, cr0, [r5], {-0}		
andeq	r7, r6, r1		
ldrne	r0, [r6, #-1536]	; 0xfffffa00	
streq	r0, [r0, #-93]	; 0xffffffa3	
subeq	r0, ip, sp, asr #2		
andeq	r0, ip, r0		
andeq	r4, r0, r8, lsl #24		
andeq	r8, r6, r0		
sbceq	r0, fp, r0, lsl #18		
andeq	r0, r2, r0		
stcvs	0, cr13, [r5, #-104]	; 0xffffff98	
andeq	r8, r7, r2, lsl #2		
ldrbne	r1, [r2], #-1536	; 0xfffffa00	
svcvs	0x00050000		
andeq	r2, r0, r2, lsl #18		
ldcne	0, cr0, [r6, #-0]		
streq	r0, [r0, #-72]	; 0xffffffb8	
strbeq	r0, [lr, #-624]	; 0xfffffd90	
strne	r0, [r4], -r0		
andeq	r0, r0, r0, lsr #7		
tsthi	r2, r5, lsl #2		
stmdaeq	r0, {r0, r1, r2}		
andseq	sp, r0, r6, lsl r3		
rsbseq	r0, r2, #0, 10		
andeq	r0, r0, pc, ror r1		
strbtcc	r1, [r4], #-1572	; 0xfffff9dc	
movwvc	r0, #20480	; 0x5000	
andeq	r3, r0, r2		
ldrle	r4, [r6], #-2048	; 0xfffff800	
streq	r0, [r0, #-59]	; 0xffffffc5	
rsbeq	r0, r8, r4, ror r2		
ldrbne	r0, [r0], -r0		
andeq	r4, r0, r3, asr #19		
blcc	9daf8 <SLCRL2cRamConfig+0x7d8f6>		
stmdapl	r0, {r1, r2}		
subseq	r0, r0, r6, lsl fp		
rsbseq	r0, r6, #0, 10		
strdeq	r0, [r0], -r3		
ldrmi	r1, [sl], #-1640	; 0xfffff998	
strvc	r0, [r5, -r0]		
andeq	pc, r0, r2, lsl #6		
ldmdavs	r6, {ip, sp, lr}		
streq	r0, [r0, #-59]	; 0xffffffc5	
rscseq	r0, r3, r8, ror r2		
ldrbtne	r0, [r8], -r0		
andeq	r4, r0, r3, lsr #7		
tstls	r2, r5, lsl #18		
andhi	r0, r0, r7		
eoreq	r1, ip, r6, lsl pc		
rsbseq	r0, sl, #0, 10		
andeq	r0, r0, r1, lsr #15		
ldmibeq	pc!, {r3, r7, r9, sl, ip}	; <UNPREDICTABLE>	
blvc	140730 <__undef_stack+0x26e90>		
andeq	r3, r0, r2		
ldrne	sl, [r6], -r0		
streq	r0, [r0, #-15]		
rscseq	r0, r3, ip, ror r2		
strtne	r0, [r4], r0		
andeq	r4, r0, r7, ror r8		
vpadd.f32	d7, d2, d5		
stcge	0, cr0, [r0], {-0}		
subseq	r5, pc, r6, lsl pc	; <UNPREDICTABLE>	
rsbseq	r0, lr, #0, 10		
strdeq	r0, [r0], -r3		
bcc	c46230 <__undef_stack+0xb2c990>		
svcvc	0x00050000		
andeq	pc, r0, r2, lsl #6		
		; <UNDEFINED> instruction	 0xf016bc00
streq	r0, [r0, #-54]	; 0xffffffca	
rscseq	r0, r3, r0, lsl #5		
strbne	r0, [r4], r0		
andeq	r1, r0, sp, lsr #25		
andcc	r8, r2, r5, lsl #2		
stcgt	0, cr0, [r0], {-0}		
ldrbeq	r0, [r4, #-2048]	; 0xfffff800	
ldreq	r0, [r1, r0]		
blgt	240790 <__undef_stack+0x126ef0>		
stmdbne	r0, {}	; <UNPREDICTABLE>	
ldrbeq	r0, [r4, #-2048]	; 0xfffff800	
streq	r0, [r1, r0]!		
blgt	2407a0 <__undef_stack+0x126f00>		
streq	r0, [r0, -r0]		
ldrbeq	r0, [r4, #-2048]	; 0xfffff800	
ldreq	r0, [r1, r0]!		
blgt	2407b0 <__undef_stack+0x126f10>		
strne	r0, [r0, -r0]		
ldrbeq	r1, [r0, #2560]!	; 0xa00	
ldrbeq	r0, [r5, r6, lsl #5]		
ldcgt	0, cr0, [r6, #-0]		
streq	r0, [r0, #-88]	; 0xffffffa8	
ldrbeq	r0, [r5, r9, lsl #5]		
strne	r0, [r0], -r0		
		; <UNDEFINED> instruction	 0x000031be
str	r8, [r2, #-2565]	; 0xfffff5fb	
stmdavc	r0, {r0, r1, r2}		
sbceq	r0, r8, #0, 16		
strbeq	r0, [r5, r0]!		
blgt	2407e4 <__undef_stack+0x126f44>		
stcne	0, cr0, [r0, #-0]		
eoreq	r0, r9, r0, lsl #16		
ldrbeq	r0, [r5, r0]!		
blgt	2407f4 <__undef_stack+0x126f54>		
stcne	0, cr0, [r0, #-0]		
ldrbeq	r1, [r0, #2816]!	; 0xb00	
ldmdaeq	r7, {r0, r1, r3, r5, r6, r9}		
cdpne	0, 1, cr0, cr12, cr0, {0}		
streq	r0, [r0, #-25]	; 0xffffffe7	
streq	r0, [r0], r2, lsl #5		
cdpeq	0, 1, cr0, cr12, cr0, {0}		
streq	r0, [r0, #-26]	; 0xffffffe6	
ldreq	r0, [r1, fp, lsl #5]!		
stmdaeq	r0, {}	; <UNPREDICTABLE>	
andeq	r0, r0, r4, asr r5		
andeq	r0, r0, r7, lsr #16		
andeq	ip, r0, r9, lsl #22		
stcne	8, cr1, [r0, #-0]		
andeq	r0, r0, r2, lsr r8		
andeq	r1, r4, r4, lsl r6		
streq	r0, [pc], #-0	; 838 <_SUPERVISOR_STACK_SIZE+0x38>	
andeq	r0, r0, r7, lsr #16		
cmneq	r9, pc, lsl #8		
ldmdbmi	sp, {}	; <UNPREDICTABLE>	
strne	r0, [r0], #-8		
andeq	r0, r0, r0, lsr r0		
svcmi	0x00040f00		
svceq	0x00000008		
andeq	r3, r8, r4, lsl #28		
strbeq	r0, [lr, #2048]!	; 0x800	
stmdaeq	r5!, {}^	; <UNPREDICTABLE>	
blgt	240864 <__undef_stack+0x126fc4>		
andeq	r0, r0, #0		
streq	r0, [r8], #-512	; 0xfffffe00	
andeq	r0, r0, pc, lsr #4		
stmdapl	r4, {r1, sl}		
andeq	r0, r0, #100	; 0x64	
eoreq	r0, sl, #8, 8	; 0x8000000	
ldrls	r0, [lr, #-0]		
tsteq	r0, pc, lsr r0		
andeq	r3, r0, r3, lsr #32		
andne	r5, r5, r0		
andeq	r5, r0, r0, lsl #16		
addsge	r0, ip, r0, lsl #2		
svcne	0x00000008		
movwcs	r0, #4216	; 0x1078	
andeq	r0, r0, r9, lsr #32		
rsbseq	r9, r4, r2, lsl #2		
eorseq	r7, lr, r0, lsr #2		
stmdbcs	pc!, {r8}	; <UNPREDICTABLE>	
stmdage	r0, {}	; <UNPREDICTABLE>	
strls	r1, [r0], #-5		
mrseq	r0, (UNDEF	 0)	
muleq	r8, ip, r4		
svccc	0x00972100		
svccs	0x00010000		
andeq	r0, r0, r9, lsr #32		
rsbcs	r9, ip, #-2147483648	; 0x80000000	
tstcc	r1, r9, rrx		
andeq	r0, r0, r9, lsr #32		
rsbseq	r9, r4, r2, lsl #2		
subseq	ip, r9, lr, lsl r5		
stmdbcs	r6, {r8}^		
stccc	0, cr0, [r0], {-0}		
stcvc	0, cr1, [r0], {6}		
mrseq	r0, (UNDEF	 0)	
muleq	r9, ip, r4		
strbcs	r2, [r9, #256]!	; 0x100	
strmi	r0, [r1], -r0		
andeq	r0, r0, r9, lsr #32		
cmncs	ip, r2, lsl #2		
andeq	r4, r0, r2, lsr #20		
eoreq	r4, r9, r1, lsl #12		
mrsls	r0, (UNDEF	 2)	
rsbeq	r2, r9, r8, ror #4		
eoreq	r4, r9, r1, lsl #16		
mrsls	r0, (UNDEF	 2)	
ldrbvs	r2, [r2, #-628]!	; 0xfffffd8c	
stmdami	r1, {r1, r2, r4, r5, r6}		
andeq	r0, r0, r9, lsr #32		
rsbseq	r9, r0, r2, lsl #2		
subseq	r6, r4, lr, lsl r7		
ldrbvs	r0, [r4, #-256]	; 0xffffff00	
stmdalt	r0, {r3}		
stmdage	r0, {r1, r2, ip}		
mrseq	r0, (UNDEF	 0)	
muleq	r9, ip, sl		
ldrbtcs	r2, [r7], -r0, lsl #2		
strpl	r0, [r1], #-0		
andeq	r0, r0, r9, lsr #32		
cmncs	r4, r2, lsl #2		
andeq	r1, r1, r0, asr #14		
eoreq	r5, r9, r1, lsl #8		
mrsls	r0, (UNDEF	 2)	
stc2	0, cr0, [r3, #-448]!	; 0xfffffe40	
streq	r0, [r0, #-29]	; 0xffffffe3	
ldreq	r0, [r6], #-784	; 0xfffffcf0	
andvs	r0, r0, r0		
streq	r0, [r0], #-10		
andeq	sp, r1, r0, lsl #26		
strvs	r0, [r1], -r0, lsl #8		
qaddeq	r0, r5, r0		
andeq	r6, r0, r3, ror #7		
andeq	r5, r0, r9, asr #20		
andseq	r0, r0, r0, ror #14		
andeq	r0, r0, ip, ror r5		
andeq	r0, r0, r9, ror r2		
andeq	r1, r0, lr, lsr #13		
strvc	r0, [r7], -r2, lsl #8		
movweq	r0, #23		
cdpvs	5, 6, cr0, cr9, cr4, {0}		
tsteq	r2, r4, ror r0		
andeq	r0, r5, r6, lsl #10		
stmdaeq	r1, {r9}		
andeq	r3, r0, r2, asr fp		
cdpcc	2, 0, cr0, cr5, cr2, {0}		
andeq	r0, r0, #6		
strtmi	r0, [r3], r2, lsl #14		
streq	r0, [r2], #-0		
subeq	r5, r8, r5, lsl #14		
streq	r0, [r4, -r0, lsl #4]		
andeq	r1, r0, r2, lsr #4		
stclt	8, cr0, [r5], {2}		
andeq	r0, r0, #52	; 0x34	
ldrcs	r0, [r2], r8, lsl #14		
cdpcs	0, 0, cr0, cr4, cr0, {0}		
andeq	r0, r0, #42	; 0x2a	
andeq	r3, r0, r7		
cfstrspl	mvf0, [ip], {0}		
andne	r0, r3, r0		
andeq	r0, r0, r3, asr r0		
subseq	r1, fp, r4, lsl #4		
teqpl	r7, #0, 6		
streq	r0, [r0, #-0]		
andeq	r1, r0, r9, asr #17		
stmdbcs	r1, {r2, r8, sp, lr}		
streq	r0, [r0], -r0		
bllt	140161c <__undef_stack+0x12e7d7c>		
streq	r0, [r0, -r0]		
ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>	
addseq	r5, r0, r3, lsl #4		
strvc	r0, [r7, -r0]		
movweq	r0, #67	; 0x43	
andeq	fp, r0, r3, asr fp		
cdpcc	0, 0, cr0, cr8, cr0, {0}		
blgt	a2c <_SUPERVISOR_STACK_SIZE+0x22c>		
stmdbeq	r0, {}	; <UNPREDICTABLE>	
andeq	r0, r0, fp, asr #1		
streq	r0, [r2], #-3		
andeq	r6, r1, r7, lsl #16		
movweq	r0, #35328	; 0x8a00	
andeq	pc, r0, sp, asr #6		
vldrcc	d16, [r0]		
svcmi	0x00030000		
andeq	r0, r0, r0, lsr r0		
		; <UNDEFINED> instruction	 0x01af0b00
strpl	r0, [r3], #-0		
muleq	r0, ip, r0		
stmdbge	r4, {r2}		
movweq	r0, #32		
andeq	sp, r0, r5, asr r2		
rscne	r0, r2, r0, lsl #8		
stmdbpl	r3, {}	; <UNPREDICTABLE>	
andeq	r0, r0, pc, rrx		
movwge	r0, #17420	; 0x440c	
streq	r0, [r0, #-89]	; 0xffffffa7	
andeq	r5, r0, r6, lsl sl		
stccs	13, cr0, [r7, #-0]		
ldreq	r0, [r8, #-0]		
andeq	r6, r1, sp, lsr #18		
blcc	ff643690 <LRemap+0x1643681>		
svccs	0x00050000		
andeq	r0, r0, r9, ror #2		
blvs	17c429c <__undef_stack+0x16aa9fc>		
eorscc	r0, r0, r0, lsl #10		
streq	r0, [r0], #-0		
subseq	r5, r4, fp, lsl #30		
eorscc	r0, r0, r0, lsl #10		
stmdaeq	r0, {}	; <UNPREDICTABLE>	
eorseq	r5, r6, fp, lsl #2		
eorscc	r0, r0, r0, lsl #10		
stceq	0, cr0, [r0], {-0}		
eoreq	fp, r3, fp, lsl #30		
eorscc	r0, r0, r0, lsl #10		
andne	r0, r0, r0		
rsbseq	r5, r8, lr, lsl #30		
cmneq	pc, r5, lsl #2		
andseq	r0, r4, r0		
tsteq	r6, pc, lsl #8		
bleq	200adc <__undef_stack+0xe723c>		
svcvc	0x00000001		
stmdbeq	r0, {r0}		
andeq	r0, r0, fp, asr #1		
andne	r0, sp, #0		
strcs	r0, [r0], #-6		
mvnseq	r3, r5, lsl #10		
strne	r0, [fp, -r0]		
streq	r0, [r0, #-6]		
andeq	r3, r0, r7, lsr r0		
andgt	r0, fp, r0		
streq	r0, [r0, #-98]	; 0xffffff9e	
andeq	r3, r0, r8, lsr r0		
andeq	r0, fp, #0, 8		
streq	r0, [r0, #-94]	; 0xffffffa2	
andeq	r3, r0, r9, lsr r0		
cdpls	8, 0, cr0, cr11, cr0, {0}		
streq	r0, [r0, #-58]	; 0xffffffc6	
andeq	r3, r0, sl, lsr r0		
strpl	r0, [fp, -r0, lsl #24]		
streq	r0, [r0, #-18]	; 0xffffffee	
andeq	r3, r0, fp, lsr r0		
mrsge	r1, (UNDEF	 11)	
streq	r0, [r0, #-84]	; 0xffffffac	
andeq	r3, r0, ip, lsr r0		
strcc	r1, [fp, #-1024]	; 0xfffffc00	
streq	r0, [r0, #-63]	; 0xffffffc1	
andeq	r3, r0, sp, lsr r0		
svclt	0x000b1800		
streq	r0, [r0, #-63]	; 0xffffffc1	
andeq	r3, r0, lr, lsr r0		
		; <UNDEFINED> instruction	 0xf40b1c00
streq	r0, [r0, #-62]	; 0xffffffc2	
andeq	r3, r0, pc, lsr r0		
andne	r2, r0, r0		
andeq	r0, r0, r2, lsl #27		
stmdami	r5, {r3, r8}		
andeq	r0, r0, r8, lsr r2		
eoreq	r4, r6, fp, lsl #24		
stmdacc	r9, {r8, sl}^		
andeq	r0, r0, r2		
subeq	fp, r5, fp, lsl #10		
stmdacc	sl, {r8, sl}^		
andhi	r0, r0, r2		
andseq	sp, r1, r1, lsl r8		
bleq	1301f90 <__undef_stack+0x11e86f0>		
andeq	r0, r0, r1		
ldmdapl	r0, {r0, r8, ip}^		
svcmi	0x00050000		
andeq	r0, r0, fp, lsl #2		
stmdaeq	r0, {r2, r8}		
andeq	r0, r0, r9, lsl #2		
andeq	r0, r0, r8, asr #4		
andeq	ip, r0, r9, lsl #22		
andne	r1, r0, r0, lsl #30		
		; <UNDEFINED> instruction	 0x00003cbb
blpl	1411fc <__undef_stack+0x2795c>		
andeq	r0, r0, r6, lsl #5		
eorseq	sp, fp, fp, lsl #18		
ldrbhi	r0, [ip], -r0, lsl #10		
andeq	r0, r0, r2		
subseq	lr, r6, fp, lsl #14		
subscc	r0, sp, r0, lsl #10		
streq	r0, [r0], #-0		
andseq	r2, ip, fp, lsl #8		
cfldr64hi	mvdx0, [pc], {-0}		
stmdaeq	r0, {r1}		
andeq	r8, sp, fp, lsl #4		
		; <UNDEFINED> instruction	 0xf8600500
stmdahi	r0, {r0}		
stmdami	r4, {r8, r9, sl, fp}		
stmdaeq	r0, {r1}		
muleq	r0, ip, r2		
muleq	r0, ip, r2		
andeq	ip, r0, r9, lsl #22		
svceq	0x00001f00		
andeq	sl, r2, r4, lsl #4		
sfmmi	f1, 4, [sp], {-0}		
stmdaeq	r0, {r1}		
sbceq	r7, r8, #335544320	; 0x14000000	
strls	r0, [fp, #-0]		
streq	r0, [r0, #-71]	; 0xffffffb9	
andeq	ip, r2, r4, ror r8		
		; <UNDEFINED> instruction	 0xf50b0000
streq	r0, [r0, #-282]	; 0xfffffee6	
andeq	r3, r0, r5, ror r0		
svceq	0x00000400		
andeq	r3, r0, r4, lsl #28		
ldmcs	sp!, {r8, sl, fp}^		
strbeq	r0, [r8, #-0]!		
		; <UNDEFINED> instruction	 0x0003f8bd
subsvc	r0, pc, r0, lsl #28		
ldmgt	lr!, {r8, sl}		
andeq	r0, r0, r2		
rsbseq	r5, r2, lr, lsl #30		
eorseq	fp, r0, r5, lsl #30		
cdpeq	0, 0, cr0, cr4, cr0, {0}		
streq	r7, [r0, #-1887]	; 0xfffff8a1	
andeq	r3, r0, r0, asr #1		
		; <UNDEFINED> instruction	 0xf60b0800
streq	r0, [r0, #-59]	; 0xffffffc5	
andeq	r4, r0, r1, asr #11		
stcvc	12, cr0, [fp], {-0}		
streq	r0, [r0, #-13]		
andeq	r4, r0, r2, asr #11		
svcpl	0x000e0e00		
streq	r6, [r0, #-1634]	; 0xfffff99e	
andeq	sl, r2, r3, asr #7		
bgt	2c4c8c <__undef_stack+0x1ab3ec>		
streq	r0, [r0, #-86]	; 0xffffffaa	
andeq	r3, r0, r4, asr #1		
stmdbhi	fp, {fp, ip}		
streq	r0, [r0, #-35]	; 0xffffffdd	
andeq	r0, r1, fp, asr #19		
movwpl	r1, #48128	; 0xbc00	
streq	r0, [r0, #-2]		
andeq	r5, r5, sp, asr #23		
stcvs	0, cr2, [fp], {-0}		
streq	r0, [r0, #-3]		
andeq	r8, r5, pc, asr #21		
strne	r2, [fp], -r0, lsl #8		
streq	r0, [r0, #-66]	; 0xffffffbe	
ldrdeq	sl, [r5], -r2		
stmdalt	fp, {fp, sp}		
streq	r0, [r0, #-63]	; 0xffffffc1	
ldrdeq	ip, [r5], -r3		
svcpl	0x000e2c00		
streq	r6, [r0, #-629]	; 0xfffffd8b	
ldrdeq	sl, [r2], -r6		
svcpl	0x000e3000		
streq	r7, [r0, #-117]	; 0xffffff8b	
ldrdeq	ip, [r2], -r7		
svcpl	0x000e3800		
streq	r7, [r0, #-629]	; 0xfffffd8b	
ldrdeq	r3, [r0], -r8		
andne	r3, fp, r0, lsl #24		
streq	r0, [r0, #-59]	; 0xffffffc5	
ldrdeq	ip, [r5], -fp		
stmdbls	fp, {lr}		
streq	r0, [r0, #-13]		
ldrdeq	sp, [r5], -ip		
svcpl	0x000e4300		
streq	r6, [r0, #-620]	; 0xfffffd94	
ldrdeq	sl, [r2], -pc	; <UNPREDICTABLE>	
		; <UNDEFINED> instruction	 0xf60b4400
streq	r0, [r0, #-285]	; 0xfffffee3	
andeq	r3, r0, r2, ror #1		
ble	2d3d28 <__undef_stack+0x1ba488>		
streq	r0, [r0, #-36]	; 0xffffffdc	
andeq	r7, r0, r3, ror #21		
strls	r5, [fp], -r0		
streq	r0, [r0, #-74]	; 0xffffffb6	
andeq	r1, r4, r6, ror #13		
tstle	fp, r0, lsl #8		
streq	r0, [r0, #-8]		
andeq	pc, r0, sl, ror #29		
stmdahi	fp, {fp, ip, lr}		
streq	r0, [r0, #-59]	; 0xffffffc5	
andeq	pc, r0, ip, ror #7		
tstle	fp, r0, lsl #24		
streq	r0, [r0, #-55]	; 0xffffffc9	
andeq	r3, r0, sp, ror #1		
movwne	r6, #1024	; 0x400	
andeq	r0, r0, r0, lsr r0		
andeq	r0, r0, r6, lsl r4		
andeq	r1, r4, r4, lsl r6		
tsteq	r9, r0, lsl #8		
cdpmi	0, 1, cr0, cr4, cr0, {0}		
strne	r0, [r0], #-5		
andeq	r0, r0, r0, lsr r0		
stcne	15, cr0, [r4], {-0}		
strne	r0, [r0, #-4]		
andeq	r1, r0, lr, lsl r9		
cdpmi	4, 0, cr0, cr5, cr8, {1}		
andeq	r4, r5, r2, lsl #28		
cfmsub32ne	mvax0, mvfx1, mvfx15, mvfx0		
andpl	r0, r5, r1		
andeq	r3, r0, r2		
ldrcc	r0, [r6, -r0]		
streq	r0, [r0, #-30]	; 0xffffffe2	
		; <UNDEFINED> instruction	 0x06350255
strne	r0, [r4], -r0		
andeq	r1, r0, sl, lsl r6		
strcc	r5, [r2, #-1285]	; 0xfffffafb	
stmdaeq	r0, {r1, r2}		
eorseq	r6, fp, r6, lsl r0		
subseq	r0, r5, #0, 10		
andeq	r0, r0, r5, lsr r6		
bne	fee465fc <LRemap+0xe465ed>		
strpl	r0, [r5, -r0]		
andeq	r3, r0, r2		
ldcle	0, cr1, [r6, #-0]		
streq	r0, [r0, #-47]	; 0xffffffd1	
ldmdaeq	r7, {r3, r4, r6, r9}		
ldrne	r0, [r4], -r0		
		; <UNDEFINED> instruction	 0x000013ba
andcc	r5, r2, r5, lsl #20		
andcc	r0, r0, r0		
eorseq	r5, r5, r6, lsl pc		
subseq	r0, fp, #0, 10		
andeq	r0, r0, pc, ror r5		
stmdbcs	r5, {r2, r4, r5, r9, sl, ip}		
stcpl	0, cr0, [r5, #-0]		
andeq	r3, r0, r2		
ldcge	8, cr3, [r6, #-0]		
streq	r0, [r0, #-45]	; 0xffffffd3	
ldmdaeq	r2!, {r0, r1, r2, r3, r4, r6, r9}		
ldrtne	r0, [ip], -r0		
		; <UNDEFINED> instruction	 0x00005abb
stmdbvs	r2, {r0, r2, r9, sp, lr}		
andmi	r0, r0, r1		
andeq	r8, pc, r6, lsl fp	; <UNPREDICTABLE>	
rsbeq	r0, r3, #0, 10		
andeq	r0, r0, r0, lsr r0		
ldmdacs	sl, {r2, r6, r9, sl, ip}^		
strvs	r0, [r5], #-0		
andeq	r6, r1, r2, lsl #18		
tstlt	r6, r0, lsl #16		
streq	r0, [r0, #-53]	; 0xffffffcb	
ldmdaeq	r8!, {r0, r2, r5, r6, r9}		
strbne	r0, [ip], -r0		
andeq	r5, r0, r8, lsl r8		
andcc	r6, r2, r5, lsl #16		
andpl	r0, r0, r0		
eoreq	pc, r4, r6, lsl r3	; <UNPREDICTABLE>	
rsbeq	r0, r9, #0, 10		
andeq	r0, r0, lr, asr #10		
bcc	ffc467b8 <LRemap+0x1c467a9>		
stchi	0, cr0, [r5], {-0}		
andeq	pc, r7, r2, lsl #10		
bllt	5d6e74 <__undef_stack+0x4bd5d4>		
streq	r0, [r0, #-60]	; 0xffffffc4	
addeq	r0, r6, #144, 4		
mrseq	r0, (UNDEF	 72)	
eoreq	ip, sp, r7, lsl fp		
addseq	r0, r1, #0, 10		
andeq	r0, r0, r8, asr #4		
andseq	r0, r7, #76, 2		
streq	r0, [r0, #-36]	; 0xffffffdc	
stmdaeq	r9, {r0, r2, r4, r7, r9}^		
sbcseq	r0, ip, #0		
rsbeq	r1, r1, r7, lsl r2		
addseq	r0, sl, #0, 10		
strdeq	r0, [r0], -sl		
cdple	2, 1, cr0, cr7, cr0, {7}		
streq	r0, [r0, #-1]		
ldmdaeq	r5, {r0, r1, r3, r4, r7, r9}^		
rsceq	r0, ip, #0		
strpl	r0, [r4], #-3840	; 0xfffff100	
andeq	r0, r0, #5		
streq	r0, [ip, #-2049]	; 0xfffff7ff	
streq	r0, [pc], #-0	; ec8 <_SUPERVISOR_STACK_SIZE+0x6c8>	
strdeq	r0, [r0], -r8		
andeq	r3, r0, r3, lsl r0		
andeq	r7, r5, r0, lsl #30		
ldreq	r1, [r6], #-1024	; 0xfffffc00	
ldmdbeq	r4, {}	; <UNPREDICTABLE>	
strne	r0, [r0], #-1		
andeq	r0, r0, pc, ror r5		
andeq	r3, r0, r4, lsl r0		
streq	r0, [pc], #-0	; eec <_SUPERVISOR_STACK_SIZE+0x6ec>	
andeq	r0, r0, r5, lsl #11		
andeq	r5, r5, r8, lsl r4		
tstvs	r4, r0, lsl #30		
movwne	r0, #5		
andeq	r0, r0, r5, lsl #1		
andeq	r0, r0, lr, lsr #11		
andeq	r1, r4, r4, lsl r6		
tsteq	r9, r0, lsl #8		
ldrhi	r0, [r4, #-0]		
strne	r0, [r0], #-0		
andeq	r0, r0, r0, lsr r0		
andls	r0, r4, r0, lsl #30		
movwne	r0, #5		
andeq	r0, r0, r0, lsr r0		
andeq	r0, r0, r8, asr #11		
andeq	r1, r4, r4, lsl r6		
tsteq	r9, r0, lsl #8		
svceq	0x00000000		
andeq	fp, r5, r4, lsl #8		
eorseq	r0, lr, r0, lsl #16		
ldrbeq	r0, [lr]		
blgt	240f44 <__undef_stack+0x1276a4>		
andeq	r0, r0, #0		
eorseq	r0, lr, r0, lsl #16		
strbeq	r0, [lr, #0]!		
blgt	240f54 <__undef_stack+0x1276b4>		
andeq	r0, r0, r0		
stmdbmi	r2, {r8, sl}		
bcs	140f60 <__undef_stack+0x276c0>		
andeq	ip, r2, r1, lsl #28		
ldrtcc	r1, [ip], -r0, lsl #18		
streq	r0, [ip, #-0]		
strteq	r0, [pc], -lr, lsr #2		
ldmdble	r6, {}	; <UNPREDICTABLE>	
streq	r0, [r0, #-59]	; 0xffffffc5	
		; <UNDEFINED> instruction	 0x062f0130
strne	r0, [r0], -r0		
andeq	r2, r0, r7, asr #14		
andcc	r3, r1, r5, lsl #2		
streq	r0, [r0], #-0		
eoreq	r1, r5, r6, lsl r2		
teqeq	r2, r0, lsl #10		
andeq	r0, r0, r5, lsr r6		
streq	r0, [pc], #-8	; f9c <_SUPERVISOR_STACK_SIZE+0x79c>	
strdeq	r0, [r0], -sl		
strbeq	r0, [lr, #1039]!	; 0x40f	
vhadd.u16	d0, d9, d0		
cdpeq	0, 0, cr0, cr0, cr14, {0}		
andvc	r4, r1, r5, lsl #20		
strne	r0, [r0], -r6		
ldrdeq	r4, [r0], -r3		
andvc	r4, r1, r5, lsl #22		
andeq	r0, r0, r6		
andeq	ip, r9, r6, lsl ip		
cmpeq	ip, r0, lsl #10		
andeq	r0, r0, r0, ror r6		
ldcpl	6, cr1, [r5, #-24]	; 0xffffffe8	
stcmi	0, cr0, [r5, #-0]		
andeq	r4, r0, r1, lsl #24		
stmdaeq	r0, {sl, fp}		
andeq	r0, r0, ip, asr #32		
andeq	r0, r0, r0, lsl #13		
andeq	ip, r0, r9, lsl #22		
bne	17ec <CRValMmuCac+0x7e7>		
rsbeq	r0, sp, #208, 10	; 0x34000000	
andeq	r0, r0, r1, lsl #15		
andseq	r5, r4, r6, lsl r2		
rsbeq	r0, pc, #0, 10		
andeq	r0, r0, r9, lsr #32		
ldmdami	sp, {r9, sl, ip}		
andvc	r0, r5, r0		
andeq	r4, r5, r2, lsl #28		
andsge	r0, r6, r0, lsl #8		
streq	r0, [r0, #-3]		
		; <UNDEFINED> instruction	 0x07810271
strne	r0, [r8], -r0		
ldrdeq	r1, [r0], -r3		
svcvc	0x00027205		
strcs	r0, [r0], #-1		
eorseq	r6, r4, r6, lsl r4		
rsbseq	r0, r3, #0, 10		
andeq	r0, r0, r0, lsr r0		
blcc	ff506958 <LRemap+0x1506949>		
strvc	r0, [r5], #-0		
andeq	r6, r0, r2, lsl #16		
tstgt	r6, #0		
streq	r0, [r0, #-73]	; 0xffffffb7	
		; <UNDEFINED> instruction	 0x063b0275
ldrbne	r0, [r8], -r0		
andeq	r5, r0, fp		
vmax.u8	d7, d2, d5		
stmdavs	r0, {}	; <UNPREDICTABLE>	
subeq	r1, r4, r6, lsl sl		
rsbseq	r0, r7, #0, 10		
strdeq	r0, [r0], -r3		
blcc	1a06a2c <__undef_stack+0x18ed18c>		
stmdavc	r5, {}	; <UNPREDICTABLE>	
andeq	pc, r0, r2, lsl #6		
tstge	r6, #0, 16		
streq	r0, [r0, #-67]	; 0xffffffbd	
		; <UNDEFINED> instruction	 0x07910279
strne	r0, [r0], r0		
andeq	r2, r0, pc, lsl ip		
tstge	r2, r5, lsl #20		
stmdahi	r0, {r0, r1, r2}		
andeq	fp, r9, r6, lsl pc		
rsbseq	r0, fp, #0, 10		
andeq	r0, r0, r0, lsr r0		
svceq	0x001616a0		
stcvc	0, cr0, [r5], {-0}		
andeq	pc, r0, r2, lsl #6		
ldrvc	sl, [r6, -r0, lsl #8]		
streq	r0, [r0, #-72]	; 0xffffffb8	
rscseq	r0, r3, sp, ror r2		
strtne	r0, [ip], r0		
andeq	r5, r0, pc, asr pc		
vcge.f32	d7, d2, d5		
strlt	r0, [r0], #-0		
eorseq	r3, sl, r6, lsl r1		
rsbseq	r0, pc, #0, 10		
strdeq	r0, [r0], -r3		
		; <UNDEFINED> instruction	 0x36f016bc
andhi	r0, r5, r0		
andeq	pc, r0, r2, lsl #6		
cfldrsge	mvf12, [r6, #-0]		
streq	r0, [r0, #-28]	; 0xffffffe4	
eorseq	r0, r0, r1, lsl #5		
sbceq	r0, ip, r0		
andeq	r5, r5, r8, lsl #8		
andeq	r9, r7, r0, lsl #2		
sbceq	r0, fp, r0, lsl #18		
andseq	r0, r9, r0		
andeq	r5, r5, r8, lsl #8		
andeq	sl, r7, r0, lsl #2		
sbceq	r0, fp, r0, lsl #18		
andeq	r0, r7, r0		
andeq	r5, r5, r8, lsl #8		
andeq	fp, r7, r0, lsl #2		
sbceq	r0, fp, r0, lsl #18		
andseq	r0, r7, r0		
		; <UNDEFINED> instruction	 0x8605f01a
andeq	sp, r7, r2, lsl #10		
stmiapl	sp, {r9, sl, ip}^		
stmdbhi	r5, {}	; <UNPREDICTABLE>	
andeq	sp, r7, r2, lsl #10		
cdplt	0, 1, cr0, cr6, cr0, {0}		
streq	r0, [r0, #-49]	; 0xffffffcf	
strbeq	r0, [r5, sl, lsl #5]!		
rsbseq	r0, r8, r0		
andeq	ip, r2, r8, lsl #16		
andeq	lr, r7, r0, lsl #10		
sbceq	r0, fp, r0, lsl #18		
andseq	r0, sp, r0		
andeq	r2, r0, r8, lsl #18		
andeq	pc, r7, r0, lsl #10		
sbceq	r0, fp, r0, lsl #18		
andseq	r0, sp, r0		
blvs	17d1d0 <__undef_stack+0x63930>		
andeq	r1, r8, r2, lsl #14		
ldmdbne	lr, {sl, fp, ip}		
andhi	r0, r5, #0		
andeq	r8, r6, r2		
bne	388178 <__undef_stack+0x26e8d8>		
blhi	14117c <__undef_stack+0x278dc>		
andeq	fp, r7, r2, lsl #2		
strpl	r0, [r8], #-0		
strcs	r0, [r0, -r5]		
stmdbeq	r0, {r3}		
andeq	r0, r0, fp, asr #1		
andscc	r0, sp, #24		
strne	r0, [r0], #-8		
andeq	r0, r0, r6, lsl r4		
strcs	r0, [r4, -r0, lsl #30]		
svceq	0x00000008		
andeq	r6, r1, r4, lsl #18		
stmdaeq	r9, {r8, sl, fp, ip}^		
andscc	r0, r4, r0		
andeq	r0, r0, r0		
stmdaeq	pc, {r0, r1, r2, r3, sl}^	; <UNPREDICTABLE>	
streq	r0, [pc], #-0	; 11bc <CRValMmuCac+0x1b7>	
andeq	r0, r0, lr, lsr r8		
andeq	lr, r5, r8, lsl #28		
andeq	r6, r8, r0, lsl #10		
sbceq	r0, fp, r0, lsl #18		
andeq	r0, r2, r0		
svccs	0x00040802		
andeq	r0, r0, #2		
ldrbvs	r0, [r8], #-1028	; 0xfffffbfc	
stmdaeq	r2, {}	; <UNPREDICTABLE>	
andeq	r2, r2, r4, lsl #20		
ldrvs	r1, [lr], #3584	; 0xe00	
stcne	0, cr0, [r1, #-0]		
andseq	r0, r0, r0, ror #14		
andeq	r0, r0, r4, asr r0		
stmiaeq	sl!, {r0, sl, fp, ip, pc}		
andsvc	r0, pc, r0		
ldmdbeq	sp, {r8}		
andeq	r0, r0, #1		
svceq	0x00207491		
tsteq	r0, sl, asr #32		
andeq	r4, r5, sp, lsl lr		
addsvc	r0, r1, r0, lsl #4		
ldrbvs	r2, [r4], #-256	; 0xffffff00	
strcs	r0, [r1, -r0]		
		; <UNDEFINED> instruction	 0x001007b4
andeq	r0, r0, r8, lsr #10		
beq	106822c <__undef_stack+0xf4e98c>		
strvc	r0, [r0, -r0]!		
tsteq	r0, r6, lsr #32		
andeq	r2, r0, r8, lsr #18		
ldcgt	3, cr0, [r1], {0}		
strvs	r2, [r1], #126	; 0x7e	
stmdbcs	r1, {}	; <UNPREDICTABLE>	
andeq	r0, r0, r0, lsr r0		
acsvce	f1, f3		
rsbeq	sp, r3, r0, lsr #24		
teqmi	sl, r0, lsl #2		
movweq	r0, #10		
		; <UNDEFINED> instruction	 0x207ec491
strdeq	r6, [r0], -sp		
beq	104be64 <__undef_stack+0xf325c4>		
mrsls	r0, (UNDEF	 3)	
		; <UNDEFINED> instruction	 0xf5207ec0
tsteq	r0, r3, rrx		
andeq	r4, sl, ip, lsr #2		
addseq	r0, r1, r0, lsl #4		
rsbeq	sl, r4, r0, lsr #22		
teqmi	sp, r0, lsl #2		
andeq	r0, r0, #10		
eorcs	r0, r2, #-1862270976	; 0x91000000	
tsteq	r0, sl, asr #32		
andeq	r2, r0, pc, lsr #18		
ldrpl	r0, [r1], #512	; 0x200	
tsteq	r0, r3, lsr #18		
andeq	r2, r0, r0, lsr r9		
ldrvc	r0, [r1], #512	; 0x200	
tsteq	r0, r3, lsr #20		
andeq	r2, r0, r0, lsr r9		
addsvc	r0, r1, r0, lsl #4		
tsteq	r0, r3, lsr #22		
andeq	r2, r0, r0, lsr r9		
ldcls	3, cr0, [r1], {0}		
rsbeq	r2, lr, pc, ror r3		
eoreq	r3, r9, r1		
mrsls	r0, (UNDEF	 2)	
strvs	r2, [r4], #-620	; 0xfffffd94	
mrscc	r0, (UNDEF	 1)	
andeq	r0, r0, r9, lsr #32		
rsbcs	r9, r8, #-2147483648	; 0x80000000	
andeq	r6, r0, fp, lsl r4		
eoreq	r3, r9, r1, lsl #2		
mrsls	r0, (UNDEF	 2)	
strtvs	r2, [r4], #-612	; 0xfffffd9c	
movwcc	r0, #4096	; 0x1000	
andeq	r0, r0, r5, ror #16		
cmpcs	r8, #-2147483648	; 0x80000000	
tsteq	r0, r4, ror r2		
andeq	r6, r8, r4, lsr r5		
addsls	r0, r1, r0, lsl #6		
ldmdbvs	r4!, {r0, r1, r2, r3, r4, r5, r6, r8, r9, sp}^		
ldrvs	r0, [r4, #-256]!	; 0xffffff00	
movweq	r0, #8		
ldrbtcs	r8, [pc], #-2193	; 1308 <CRValMmuCac+0x303>	
andseq	r0, r0, r8, lsr #18		
ldrdeq	r0, [r0], -ip		
andeq	r0, r0, r7, lsr #20		
rsbeq	r9, r4, r2, lsr #4		
ldrbvs	r0, [fp, #-256]	; 0xffffff00	
andeq	r0, r0, #8		
teqvc	r3, #9502720	; 0x910000	
tsteq	r0, sp, ror #4		
andeq	r6, r8, ip, asr r5		
addsmi	r0, r1, r0, lsl #4		
cmncc	sp, r3, lsr #6		
ldrbvs	r0, [sp, #-256]	; 0xffffff00	
movweq	r0, #8		
cmncs	pc, #9502720	; 0x910000	
eorseq	r6, r2, r3, ror #26		
stmdaeq	r5!, {r0, r9, sl, fp, ip, lr}^		
mrsls	r0, (UNDEF	 3)	
teqvs	r3, #176, 30	; 0x2c0	
tsteq	r0, sp, ror #2		
andeq	r6, r8, pc, asr r5		
ldmge	r1, {r8, r9}		
rsbseq	r2, r7, pc, ror r3		
stmdaeq	r5!, {r0, sp, lr}^		
mrsls	r0, (UNDEF	 3)	
teqvs	r3, r0, lsr #31		
tstvs	r1, r2, ror r0		
andeq	r0, r0, r7, asr #20		
urdvce	f1, f3		
rsbeq	r6, r9, r3, lsr #2		
beq	11d9784 <__undef_stack+0x10bfee4>		
mrsls	r0, (UNDEF	 3)	
stmdblt	r5!, {r4, r6, r7, r9, sl, fp, ip, sp, lr}		
tsteq	r0, r4, rrx		
andeq	r6, r8, r2, ror #10		
stccs	0, cr0, [r6], #-0		
stmdage	r0, {r2, r3, ip}		
andcs	r0, r0, #0		
		; <UNDEFINED> instruction	 0x000064b3
stmdaeq	r5!, {r0, r8, r9, fp, pc}^		
mrsls	r0, (UNDEF	 3)	
andeq	r7, r0, r0, lsl #31		
stmdaeq	ip!, {r0, r1, r2, r3, sl}^		
strvs	r0, [r8, #-0]		
strpl	r0, [r0, -r8]		
stmdbeq	r0, {r1, r3}		
andeq	r0, r0, fp, asr #1		
stc2	0, cr0, [r7, #-8]!		
streq	r0, [r0, #-29]	; 0xffffffe3	
ldreq	r0, [r6], #-784	; 0xfffffcf0	
svcvs	0x00000000		
streq	r0, [r0], #-2		
andeq	lr, r3, r0, lsl #8		
strvs	r0, [r1], -r0, lsl #8		
qaddeq	r0, r5, r0		
andeq	r9, r0, r0, ror lr		
andeq	r5, r0, r9, asr #20		
		; <UNDEFINED> instruction	 0x00100cdc
andeq	r0, r0, r8, ror r3		
andeq	r0, r0, r6, lsr #11		
andeq	r1, r0, r0, lsl r8		
streq	r0, [r6, #-258]	; 0xfffffefe	
movweq	r0, #5		
andeq	r6, r0, r6, ror #22		
eorseq	r1, fp, r2, lsl #26		
mrseq	r0, (UNDEF	 2)	
eorseq	r5, fp, r8, lsl #4		
streq	r0, [r2, #-512]	; 0xfffffe00	
andeq	r0, r0, lr, lsr r6		
movwge	r0, #29186	; 0x7202	
andeq	r0, r0, #70	; 0x46	
ldmdami	r7, {r2, r8, sl}^		
bne	c1428 <SLCRL2cRamConfig+0xa1226>		
andeq	r0, r0, #239	; 0xef	
andeq	r6, r0, r1, asr #4		
streq	r0, [r4, -r0, lsl #4]		
andeq	r1, r0, r2, lsr #4		
stclt	8, cr0, [r5], {2}		
andeq	r0, r0, #52	; 0x34	
ldrcs	r0, [r2], r8, lsl #14		
streq	r0, [r4], #-0		
strbtvc	r6, [lr], #-2309	; 0xfffff6fb	
streq	r0, [r4, -r0, lsl #4]		
andeq	r1, r0, r6, ror r7		
streq	r0, [r2], #-1029	; 0xfffffbfb	
andeq	r6, r1, r7, lsl #16		
strls	r0, [r4], #-1536	; 0xfffffa00	
andeq	r0, r0, #0		
streq	r0, [ip, #-2049]	; 0xfffff7ff	
stmdaeq	r2, {}	; <UNPREDICTABLE>	
andeq	r2, r2, r4, lsl #30		
streq	r0, [r4], #-512	; 0xfffffe00	
andeq	r6, r0, r8, asr r4		
bcs	103484 <_malloc_r+0xc8>		
movweq	r0, #2		
andeq	r6, r0, r8, ror #22		
eorseq	r2, r0, r3, lsl #20		
stcne	0, cr0, [r3], {-0}		
movweq	r0, #239	; 0xef	
andeq	r5, r0, r2, asr #14		
ldmdacc	r5!, {r8, r9, sl}^		
subslt	r0, r4, r0, lsl #8		
streq	r0, [r0, -r0]		
eorseq	r3, r2, r5, ror r3		
adcseq	r5, fp, r4, lsl #12		
stchi	0, cr0, [r3, #-0]		
streq	r0, [r0, #-274]	; 0xfffffeee	
andeq	lr, r0, r2, ror #13		
stc	6, cr0, [r4], {-0}		
stmdaeq	r0, {}	; <UNPREDICTABLE>	
strdeq	r0, [r0], -ip		
andeq	r8, r0, r9, lsl #10		
sbceq	r0, r6, r0, lsl #18		
beq	14cc <CRValMmuCac+0x4c7>		
mvnne	r0, r4, lsl #10		
bleq	14d8 <CRValMmuCac+0x4d3>		
andeq	lr, r0, lr, lsl #31		
sbcseq	lr, r0, r5, lsl #18		
andeq	r0, r0, r0		
addseq	r1, pc, r3, lsl #28		
stc2l	5, cr0, [sl]		
beq	14ec <CRValMmuCac+0x4e7>		
ldmibvc	r2!, {r2, r3, r4, r8, sl}^		
bleq	14f8 <CRValMmuCac+0x4f3>		
andeq	r9, r0, r5, lsr #30		
tsteq	r1, r5, lsl #6		
bleq	1500 <CRValMmuCac+0x4fb>		
andeq	lr, r0, sl, lsr r4		
sbcseq	pc, r0, r5, lsl #8		
bleq	10150c <__ieee754_rem_pio2+0x27c>		
andeq	sl, r0, r4, lsl #2		
sbcseq	pc, r0, r5, lsl #10		
bleq	201518 <__undef_stack+0xe7c78>		
andeq	sl, r0, fp, lsr #5		
sbcseq	pc, r0, r5, lsl #12		
bleq	301524 <__undef_stack+0x1e7c84>		
strdeq	sl, [r0], -sp		
sbcseq	pc, r0, r5, lsl #14		
bleq	401530 <__undef_stack+0x2e7c90>		
muleq	r1, r5, r2		
sbcseq	pc, fp, r5, lsl #18		
bleq	50153c <__undef_stack+0x3e7c9c>		
andeq	pc, r0, ip, ror #1		
addeq	pc, r5, r5, lsl #20		
andseq	r0, r8, r0		
rsbseq	ip, sl, r3, lsl #30		
cfldr64ne	mvdx0, [fp]		
stceq	0, cr0, [r0], {1}		
ldrdeq	lr, [r0], -r2		
rsbseq	r1, r7, r1, lsl #8		
ldcleq	0, cr0, [ip], {0}		
cmneq	r8, #16		
stcls	0, cr0, [r1], {-0}		
andeq	r0, r0, r5, asr r2		
rsceq	r1, sp, sp, lsl #6		
ldrvc	r0, [r4, -r0, lsl #2]		
movweq	r0, #0		
ldcleq	12, cr10, [pc, #-580]!	; 1338 <CRValMmuCac+0x333>	
		; <UNDEFINED> instruction	 0x0000edbc
subseq	r1, r5, #16777216	; 0x1000000	
mrsls	r0, (UNDEF	 3)	
strpl	r7, [lr], #-4008	; 0xfffff058	
ldrdeq	r0, [r0, -r0]		
andeq	r7, r0, r5, lsl lr		
addspl	r0, r1, r0, lsl #4		
rsceq	pc, r0, lr, lsl #24		
mufvcs	f0, f6, f0		
andeq	r0, r0, #0		
stmdbvs	pc, {r0, r4, r7, sl, fp, lr}	; <UNPREDICTABLE>	
mufvcs	f0, f7, f0		
andeq	r0, r0, #0		
bvs	3d87f8 <__undef_stack+0x2bef58>		
mufvcs	f0, f7, f0		
andeq	r0, r0, #0		
stcle	8, cr5, [lr], {145}	; 0x91	
tsteq	r0, r3, rrx		
andeq	r5, r2, r8, lsl fp		
ldmmi	r1, {r9}		
rsbeq	pc, r3, lr, lsl #26		
blpl	6419d4 <__undef_stack+0x528134>		
andeq	r0, r0, #2		
		; <UNDEFINED> instruction	 0xf50e4491
tsteq	r0, r3, rrx		
andeq	r5, r2, sl, lsl fp		
addsmi	r0, r1, r0, lsl #4		
rsbeq	sl, r4, lr, lsl #22		
blpl	6c19f0 <__undef_stack+0x5a8150>		
movweq	r0, #2		
mrceq	12, 3, fp, cr15, cr1, {4}		
muleq	r0, r5, lr		
subseq	r1, fp, #256	; 0x100	
mrsls	r0, (UNDEF	 3)	
		; <UNDEFINED> instruction	 0x610f7fb8
tsteq	r0, sp, rrx		
andeq	r5, r2, sp, lsl fp		
ldrlt	r0, [r1], #768	; 0x300	
ldmdaeq	r6!, {r0, r1, r2, r3, r4, r5, r6, r9, sl, fp}		
cdpne	0, 0, cr0, cr1, cr1, {0}		
andeq	r0, r0, r7, ror r0		
subseq	r9, r4, r2, lsl #2		
addeq	r0, lr, r6, lsl #8		
streq	r0, [r6], #-0		
andeq	r0, r0, r2, lsr #1		
addeq	lr, r0, r0, lsl lr		
ldmdbvc	r1, {r8}		
streq	r0, [r0, #-1]		
cmpne	r0, r3, lsl #8		
sbceq	r0, r1, r0		
andeq	r0, r4, r0		
andeq	r0, r0, r1, asr #9		
strbpl	r0, [r6, #-260]!	; 0xfffffefc	
strlt	r0, [r1], -r0		
stmdbmi	r0, {r0, r2, r4, r8}		
strpl	r0, [r0], #-90	; 0xffffffa6	
andvs	r1, r0, r0, lsl r0		
cps	#0		
stmdb	r0, {r0, r3}		
andeq	r0, r0, #64	; 0x40	
streq	r0, [r5, #-1537]	; 0xfffff9ff	
mrseq	r0, (UNDEF	 2)	
eorseq	r5, fp, r8, lsl #4		
streq	r0, [r2, #-512]	; 0xfffffe00	
andeq	r0, r0, lr, lsr r6		
movwge	r0, #29186	; 0x7202	
andeq	r0, r0, #70	; 0x46	
ldmdami	r7, {r2, r8, sl}^		
streq	r0, [r2], #-0		
andseq	r2, r2, r7, lsl #4		
streq	r0, [r8, #-512]	; 0xfffffe00	
		; <UNDEFINED> instruction	 0x000034bc
andls	r0, r7, #131072	; 0x20000	
movweq	r0, #38	; 0x26	
cdpvs	5, 6, cr0, cr9, cr4, {0}		
streq	r0, [r2], #-116	; 0xffffff8c	
andseq	r7, r7, r7, lsl #12		
ldrbne	r0, [r5, #1024]	; 0x400	
movwcc	r0, #4097	; 0x1001	
andseq	r1, r0, r4, asr r0		
andeq	r0, r0, r4, lsl r0		
strls	r9, [r5], -r1, lsl #24		
tsteq	r0, r5, lsl r1		
andsne	r6, r0, r3, asr #16		
andeq	r1, r0, r0, lsl #8		
ldreq	r0, [ip], #256	; 0x100	
andeq	r1, r1, ip, lsl #11		
rsbsne	r4, ip, r1, lsl #20		
andseq	r0, r4, r0, lsl r0		
stcls	0, cr0, [r1], {-0}		
tsteq	r5, r5, lsl #28		
subsls	r0, r6, r0, lsl #2		
strne	r1, [r0], #-16		
mrseq	r0, (UNDEF	 0)	
strne	r0, [r5, #1436]!	; 0x59c	
strvs	r0, [r1], #-1		
andseq	r1, r0, r4, lsr #1		
andeq	r0, r0, r0, lsl r0		
movwls	r9, #3073	; 0xc01	
andeq	r0, r0, #0		
andeq	r1, r5, r0, lsl #20		
streq	r0, [r1], -r0, lsl #8		
andeq	r0, r0, ip		
stc2	0, cr1, [r0], {-0}		
mrsvs	r1, (UNDEF	 0)	
		; <UNDEFINED> instruction	 0x765f6d73
svcvs	0x00746365		
teqpl	lr, #-939524095	; 0xc8000001	
ldcpl	3, cr4, [sl], #-0		
ldmdbvs	r3!, {r2, r5, r6, r8, sl, sp, lr}^		
rsbscc	r6, r3, #1648	; 0x670	
ldfpls	f3, [r5], #-192	; 0xffffff40	
bvs	1bde100 <__undef_stack+0x1ac4860>		
svcpl	0x00746365		
rsbsvc	r5, r0, #12544	; 0x3100	
cmnvs	r5, #454656	; 0x6f000	
mrccs	15, 1, r5, cr1, cr4, {3}		
cfstrdpl	mvd6, [fp], #-460	; 0xfffffe34	
svcpl	0x00746666		
cmnvs	pc, #25344	; 0x6300	
subsvs	r7, pc, #-1409286143	; 0xac000001	
subsvc	r7, ip, r3, ror r0		
cmpvs	pc, #30146560	; 0x1cc0000	
ldrbvs	r7, [r4, #-623]!	; 0xfffffd91	
svcpl	0x00396178		
stmdbvs	ip!, {r4, r5, sl, fp, ip, lr}^		
cmnvs	r2, #-2013265919	; 0x88000001	
cmnvs	r4, ip, asr r3		
cfstrdvs	mvd6, [r1], #-440	; 0xfffffe48	
svcpl	0x00656e6f		
subscc	r3, pc, #1979711488	; 0x76000000	
cmnvs	r2, #92, 6	; 0x70000001	
strbpl	r4, [lr, #-1792]	; 0xfffff900	
subscs	r4, r3, r0, lsr #2		
ldrtcc	r2, [r2], #-3634	; 0xfffff1ce	
eorseq	r3, r1, lr, lsr #10		
addeq	r8, ip, r1		
andeq	r0, r2, r0		
andeq	r0, r0, lr, lsr #10		
stfeqs	f0, [r4], {4}		
rscseq	r0, ip, r0		
strbeq	r0, [r4], #-16		
svcvs	0x00620010		
teqpl	lr, #1862270976	; 0x6f000000	
ldcpl	3, cr4, [sl], #-0		
ldmdbvs	r3!, {r2, r5, r6, r8, sl, sp, lr}^		
rsbscc	r6, r3, #1648	; 0x670	
ldfpls	f3, [r5], #-192	; 0xffffff40	
bvs	1bde190 <__undef_stack+0x1ac48f0>		
svcpl	0x00746365		
rsbsvc	r5, r0, #12544	; 0x3100	
cmnvs	r5, #454656	; 0x6f000	
mrccs	15, 1, r5, cr1, cr4, {3}		
cfstrdpl	mvd6, [fp], #-460	; 0xfffffe34	
svcpl	0x00746666		
cmnvs	pc, #25344	; 0x6300	
subsvs	r7, pc, #-1409286143	; 0xac000001	
subsvc	r7, ip, r3, ror r0		
cmpvs	pc, #30146560	; 0x1cc0000	
ldrbvs	r7, [r4, #-623]!	; 0xfffffd91	
svcpl	0x00396178		
stmdbvs	ip!, {r4, r5, sl, fp, ip, lr}^		
cmnvs	r2, #-2013265919	; 0x88000001	
cmnvs	r4, ip, asr r3		
cfstrdvs	mvd6, [r1], #-440	; 0xfffffe48	
svcpl	0x00656e6f		
subscc	r3, pc, #1979711488	; 0x76000000	
cmnvs	r2, #92, 6	; 0x70000001	
strbpl	r4, [lr, #-1792]	; 0xfffff900	
subscs	r4, r3, r0, lsr #2		
ldrtcc	r2, [r2], #-3634	; 0xfffff1ce	
eorseq	r3, r1, lr, lsr #10		
teqeq	r4, r1		
andeq	r0, r4, r0		
andeq	r0, r0, r2, asr #10		
ldrbne	r0, [r3], -r4, lsl #2		
andne	r0, r1, #1		
andlt	r0, r0, #-1073741819	; 0xc0000005	
andge	r0, r0, r6, lsl r1		
strvs	r1, [r0], #-35	; 0xffffffdd	
andge	r0, r0, r0		
andeq	r0, r0, #13		
streq	r0, [r5, #-1537]	; 0xfffff9ff	
mrseq	r0, (UNDEF	 2)	
eorseq	r5, fp, r8, lsl #4		
streq	r0, [r2, #-512]	; 0xfffffe00	
andeq	r0, r0, lr, lsr r6		
movwge	r0, #29186	; 0x7202	
andeq	r0, r0, #70	; 0x46	
ldmdami	r7, {r2, r8, sl}^		
streq	r0, [r2], #-0		
andseq	r2, r2, r7, lsl #4		
streq	r0, [r8, #-512]	; 0xfffffe00	
		; <UNDEFINED> instruction	 0x000034bc
andls	r0, r7, #131072	; 0x20000	
movweq	r0, #38	; 0x26	
cdpvs	5, 6, cr0, cr9, cr4, {0}		
streq	r0, [r2], #-116	; 0xffffff8c	
andseq	r7, r7, r7, lsl #12		
tstvc	r4, r0, lsl #8		
streq	r0, [r0, #-0]		
andeq	r0, r0, ip, ror r0		
andeq	r7, r0, r6, lsl #24		
streq	r0, [r7], #-0		
tsteq	r6, r8, lsl #2		
blvs	16420b4 <__undef_stack+0x1528814>		
andeq	r0, r0, #0		
streq	r0, [ip, #-2049]	; 0xfffff7ff	
stmdaeq	r9, {}	; <UNPREDICTABLE>	
adcseq	r3, r1, r1, lsl #24		
strls	r0, [sl, #-0]		
tsteq	r0, r2, lsl r1		
andeq	r7, r0, sp, lsr lr		
mrsmi	r0, (UNDEF	 10)	
tsteq	r0, r6, lsl r1		
andeq	r7, r0, lr, lsr ip		
stmdaeq	r0, {sl}		
andeq	r1, r1, r3, ror #11		
addseq	r3, r0, r1, lsl #30		
strmi	r0, [fp], -r0		
tsteq	r0, r6, lsl r1		
eorne	sl, r3, r8, asr r0		
andeq	r1, r0, r0, lsl #8		
bleq	fe701cfc <LRemap+0x701ced>		
andeq	r1, r1, r1, lsr #12		
		; <UNDEFINED> instruction	 0x23b46b01
andseq	r0, r4, r0, lsl r0		
stcls	0, cr0, [r1], {-0}		
tsteq	r6, fp, lsl #12		
ldmdagt	lr!, {r8}^		
strne	r1, [r0], #-35	; 0xffffffdd	
mrseq	r0, (UNDEF	 0)	
		; <UNDEFINED> instruction	 0x162e0b9c
tstls	r1, r1		
		; <UNDEFINED> instruction	 0x001023dc
andeq	r0, r0, r4, lsl r0		
beq	2e8934 <__undef_stack+0x1cf094>		
tsteq	r0, r6, lsl r1		
eorne	pc, r3, r4, lsr #1		
andeq	r1, r0, r0, lsl #8		
ldfeqs	f0, [ip], {0}		
strheq	r0, [r0], -r1		
andeq	r0, r0, ip, lsl r1		
		; <UNDEFINED> instruction	 0xf90e000d
tsteq	r0, r5, lsl r1		
andeq	r1, r1, r5, asr #2		
addseq	r0, r0, r0		
andeq	r0, r2, r0		
andeq	r0, r0, r9, ror #11		
ldfeqe	f0, [lr, #16]!		
strcs	r0, [r4], #-0		
ldrbtcs	r0, [ip], #-16		
ldmdbvs	r8!, {r4}^		
rsbvc	r2, r3, #108, 26	; 0x1b00	
teqpl	lr, #116	; 0x74	
ldcpl	3, cr4, [sl], #-0		
ldmdbvs	r3!, {r2, r5, r6, r8, sl, sp, lr}^		
rsbscc	r6, r3, #1648	; 0x670	
ldfpls	f3, [r5], #-192	; 0xffffff40	
bvs	1bde34c <__undef_stack+0x1ac4aac>		
svcpl	0x00746365		
rsbsvc	r5, r0, #12544	; 0x3100	
cmnvs	r5, #454656	; 0x6f000	
mrccs	15, 1, r5, cr1, cr4, {3}		
cfstrdpl	mvd6, [fp], #-460	; 0xfffffe34	
svcpl	0x00746666		
cmnvs	pc, #25344	; 0x6300	
subsvs	r7, pc, #-1409286143	; 0xac000001	
subsvc	r7, ip, r3, ror r0		
cmpvs	pc, #30146560	; 0x1cc0000	
ldrbvs	r7, [r4, #-623]!	; 0xfffffd91	
svcpl	0x00396178		
stmdbvs	ip!, {r4, r5, sl, fp, ip, lr}^		
cmnvs	r2, #-2013265919	; 0x88000001	
cmnvs	r4, ip, asr r3		
cfstrdvs	mvd6, [r1], #-440	; 0xfffffe48	
svcpl	0x00656e6f		
subscc	r3, pc, #1979711488	; 0x76000000	
cmnvs	r2, #92, 6	; 0x70000001	
strbpl	r4, [lr, #-1792]	; 0xfffff900	
subscs	r4, r3, r0, lsr #2		
ldrtcc	r2, [r2], #-3634	; 0xfffff1ce	
eorseq	r3, r1, lr, lsr #10		
ldrne	r8, [lr], #-1		
andeq	r0, r4, r0		
strdeq	r0, [r0], -sp		
ldrbne	r0, [r3], -r4, lsl #2		
strgt	r0, [r1], -r1		
andlt	r0, r0, #24, 2		
stfvcs	f0, [r0], {22}		
stclt	0, cr1, [r0], {36}	; 0x24	
tstpl	r0, r9		
andeq	r0, r0, #14		
streq	r0, [r5, #-1537]	; 0xfffff9ff	
mrseq	r0, (UNDEF	 2)	
eorseq	r5, fp, r8, lsl #4		
streq	r0, [r2, #-512]	; 0xfffffe00	
andeq	r0, r0, lr, lsr r6		
movwge	r0, #29186	; 0x7202	
andeq	r0, r0, #70	; 0x46	
ldmdami	r7, {r2, r8, sl}^		
bne	c1a34 <SLCRL2cRamConfig+0xa1832>		
andeq	r0, r0, #239	; 0xef	
andeq	r5, r0, r1, asr #6		
streq	r0, [r4, -r0, lsl #4]		
andeq	r1, r0, r2, lsr #4		
stclt	8, cr0, [r5], {2}		
andeq	r0, r0, #52	; 0x34	
ldrcs	r0, [r2], r8, lsl #14		
streq	r0, [r4], #-0		
strbtvc	r6, [lr], #-2309	; 0xfffff6fb	
streq	r0, [r4, -r0, lsl #4]		
andeq	r1, r0, r6, ror r7		
rsceq	r1, pc, r3, lsl #24		
stmdami	r2, {r8, r9}^		
streq	r0, [r0, #-0]		
eorseq	r3, r2, r5, ror r3		
rsbseq	r5, r6, r5, lsl #12		
streq	r0, [r2], #-0		
andeq	r6, r1, r7, lsl #16		
stmdaeq	r1, {r9}		
andeq	r0, r0, ip, lsl #10		
tsteq	fp, r6, lsl #14		
orrseq	r0, r2, #0, 2		
tsteq	r8, r7		
streq	r0, [ip], #256	; 0x100	
bne	5c3a9c <__undef_stack+0x4aa1fc>		
svc	0x00010001		
sbceq	r0, r5, r4, lsl #2		
strvc	r0, [r9], -r0		
tsteq	r0, r9, lsl r1		
strdeq	r0, [pc], #-65	; <UNPREDICTABLE>	
stmdaeq	r0, {}	; <UNPREDICTABLE>	
andeq	r1, r1, r2, lsr #19		
tsteq	r4, r1, lsl #10		
andeq	r0, r0, sp, ror #1		
tsteq	r8, r9, lsl #16		
strbeq	r0, [r7], #-256	; 0xffffff00	
andeq	r0, r0, pc, rrx		
bne	ff3c3ef4 <LRemap+0x13c3ee5>		
blmi	41ad4 <SLCRL2cRamConfig+0x218d2>		
andeq	r6, r0, r4, lsl #30		
stmdaeq	r0, {}	; <UNPREDICTABLE>	
andeq	r1, r1, ip, lsl #16		
tsteq	r5, r1, lsl #6		
andeq	r0, r0, r7, lsl #2		
rsbvc	r6, r4, #-1073741822	; 0xc0000002	
strbeq	r0, [r3, #-256]!	; 0xffffff00	
andeq	r0, r0, pc, rrx		
bne	f83af4 <__undef_stack+0xe6a254>		
andmi	r0, r1, #1		
teqeq	r1, r3, lsl #2		
mrsvs	r0, (UNDEF	 11)	
tsteq	r0, r4, ror #4		
rsbeq	r0, pc, r2, asr #6		
stmdaeq	r0, {}	; <UNPREDICTABLE>	
andeq	r1, r1, r5, asr #18		
tsteq	r4, r1, lsl #6		
andeq	r0, r0, fp, lsr r1		
rsbvc	r6, r4, #-1073741822	; 0xc0000002	
strteq	r0, [r3], #256	; 0x100	
andeq	r0, r0, pc, rrx		
bne	1c84b28 <__undef_stack+0x1b6b288>		
bvc	41b30 <SLCRL2cRamConfig+0x2192e>		
andeq	r5, r1, r3, lsl #6		
bne	ffa84f34 <LRemap+0x1a84f25>		
bvc	41b3c <SLCRL2cRamConfig+0x2193a>		
andeq	r0, r0, r1, lsl #1		
stmiane	r2!, {fp}		
tstcs	r1, r1		
cmneq	sp, r5, lsl #2		
strvc	r0, [r9], -r0		
tsteq	r0, r9, lsl r1		
rsbeq	r0, pc, r3, lsr #10		
stmdaeq	r0, {}	; <UNPREDICTABLE>	
andeq	r1, r1, r6, lsr #15		
tsteq	r2, r1		
muleq	r0, r5, r1		
tsteq	r8, r9, lsl #16		
sbceq	r0, r2, #0, 2		
andeq	r0, r0, pc, rrx		
bne	ff3c3f9c <LRemap+0x13c3f8d>		
stmdbgt	r1, {r0}		
andeq	r6, r0, r2, lsl #30		
stmdaeq	r0, {}	; <UNPREDICTABLE>	
		; <UNDEFINED> instruction	 0x000119b5
tsteq	r4, r1, lsl #20		
		; <UNDEFINED> instruction	 0x000001bd
tsteq	r8, r9, lsl #16		
strbteq	r0, [ip], #-256	; 0xffffff00	
andeq	r0, r0, pc, rrx		
bne	ff3c3fc4 <LRemap+0x13c3fb5>		
strvc	r0, [r1, #-1]		
andeq	r6, r0, r4, lsl #30		
stmdaeq	r0, {}	; <UNPREDICTABLE>	
andeq	r1, r1, r0, ror #18		
tsteq	r3, r1, lsl #4		
ldrdeq	r0, [r0], -r7		
rsbvc	r6, r4, #-1073741822	; 0xc0000002	
mvneq	r0, #0, 2		
andeq	r0, r0, pc, rrx		
bne	ff503bc4 <LRemap+0x1503bb5>		
tstcc	r1, r1		
mvnseq	r0, r4, lsl #2		
mrsvs	r0, (UNDEF	 11)	
tsteq	r0, r4, ror #4		
rsbeq	r0, pc, r1, lsr r4	; <UNPREDICTABLE>	
stmdaeq	r0, {}	; <UNPREDICTABLE>	
andeq	r1, r1, r9, lsl r9		
tsteq	r6, r1, lsl #30		
andeq	r0, r0, fp, lsl #4		
rsbvc	r6, r4, #-1073741822	; 0xc0000002	
ldreq	r0, [pc], -r0, lsl #2		
andeq	r0, r0, pc, rrx		
strbne	r0, [ip, r0, lsl #28]		
str	r0, [r1, -r1]		
andseq	r2, r0, ip, ror r4		
andeq	r0, r0, r4, asr #32		
addseq	r9, lr, #256	; 0x100	
mrsvs	r0, CPSR		
tsteq	r0, r4, ror #4		
andeq	r6, r0, r7, ror #31		
andeq	r0, r0, r0		
strbne	r1, [r6, -r0]		
stmdb	r1, {r0}		
andeq	r0, r0, pc, rrx		
ldrhi	r5, [r1], #-1281	; 0xfffffaff	
streq	r1, [r0], #-36	; 0xffffffdc	
strpl	r0, [r0, -r0]		
andne	r0, r0, r2		
andeq	r1, r1, pc, asr #21		
rsbeq	lr, pc, r1, lsl #22		
strpl	r0, [r1, #-0]		
rsceq	r1, sp, r0, lsl #4		
ldrcs	r0, [r0], #0		
andseq	r0, r4, r0, lsl r0		
cdp	0, 0, cr0, cr1, cr0, {0}		
andeq	r0, r0, r4, lsl #5		
andeq	pc, r0, r3, lsl sl	; <UNPREDICTABLE>	
andeq	r2, r0, r0, lsl #24		
strtcs	r1, [r0], #1024	; 0x400	
mvnsne	r0, #16		
tsteq	r5, r0		
rsbseq	r0, r4, r1, asr r2		
ldreq	r0, [r6, -r0]		
strge	r0, [r0], #-1		
strne	r1, [r0], #-36	; 0xffffffdc	
mrseq	r0, (UNDEF	 0)	
tsteq	r4, pc, ror #7		
subseq	r0, r8, r0		
andeq	r0, r0, r0		
tsteq	r8, r7, lsl r2		
		; <UNDEFINED> instruction	 0x01bc0100
andseq	r2, r0, r0, asr #9		
andeq	r0, r0, r0, asr r0		
teqeq	r8, #256	; 0x100	
tstvs	r8, r0		
tsteq	r0, r4, ror #4		
strhteq	r0, [pc], #-28		
rsbseq	r0, r9, r0		
ldcvs	0, cr0, [r8], {-0}		
tsteq	r0, r5, ror #28		
strhteq	r0, [pc], #-28		
addseq	r0, r7, r0		
ldrvs	r0, [r9, #-0]		
tsteq	r0, r8, lsl r1		
teqeq	r8, #-2147483601	; 0x8000002f	
bne	801ccc <__undef_stack+0x6e842c>		
rsbeq	r6, r4, r5, ror #28		
svcvs	0x0001bf01		
stmdalt	r0, {}	; <UNPREDICTABLE>	
blne	1cdc <CRValMmuCac+0xcd7>		
andeq	r1, r1, r6, asr #14		
svcvs	0x0001c001		
mrseq	r0, (UNDEF	 0)	
		; <UNDEFINED> instruction	 0x17811c52
tstgt	r1, r1		
andeq	r2, r3, r1, lsl #26		
sbcgt	pc, pc, r0		
strbcs	r1, [r0], #3399	; 0xd47	
andeq	r0, r4, r0, lsl r0		
svcgt	0x001b0000		
tsteq	r0, sl, lsl r1		
rsbeq	r0, pc, r4, asr #3		
andpl	r0, r1, #0		
svcvs	0x001e0000		
svcne	0x00000000		
andeq	r3, r3, r4, lsl #6		
addeq	r2, r1, r0		
svccc	0x00170000		
tsteq	r0, r8, lsl r1		
ldrcs	r0, [r0, #-499]	; 0xfffffe0d	
subeq	r0, r0, r0, lsl r0		
stcls	0, cr0, [r1], {-0}		
ldrdeq	r0, [r0], -r2		
rsbvc	r6, r4, #24, 2		
mvnseq	r0, r0, lsl #2		
andeq	r0, r0, pc, rrx		
andeq	r0, r0, fp, asr #1		
tsteq	r7, fp, lsl r6		
mvnseq	r0, r0, lsl #2		
andeq	r0, r0, pc, rrx		
ldmdane	r1, {r0, sl, ip, lr}		
streq	r1, [r0], #-37	; 0xffffffdb	
stmdahi	r0, {}	; <UNPREDICTABLE>	
blne	1d70 <CRValMmuCac+0xd6b>		
andeq	r1, r1, pc, asr #21		
svcvs	0x0001f701		
mrseq	r0, (UNDEF	 0)	
		; <UNDEFINED> instruction	 0xd7210054
strcs	r0, [r0], #-1		
strne	r1, [r0], #-37	; 0xffffffdb	
mrseq	r0, (UNDEF	 0)	
		; <UNDEFINED> instruction	 0x03a601fa
ldr	r0, [r3], #-0		
		; <UNDEFINED> instruction	 0xf7000001
andeq	r0, r0, r0		
andeq	pc, r1, r2, lsr #2		
eorne	r3, r5, r0, lsl #16		
andeq	r1, r0, r0		
mvnseq	r0, r0, lsl #2		
andeq	pc, r1, r3, lsl lr	; <UNPREDICTABLE>	
andeq	r2, r1, r0, lsl #6		
strbcs	r1, [r4, #-1024]	; 0xfffffc00	
mvnsne	r0, #16		
tsteq	r5, r0		
mvnseq	r0, r1, asr r3		
andeq	r0, r0, r0, asr r0		
tsteq	sl, r7, lsl r9		
subeq	r0, r6, #0, 2		
andseq	r2, r0, r0, asr r5		
andeq	r0, r0, r4, asr #32		
strbteq	r9, [fp], #-3073	; 0xfffff3ff	
tstvs	r8, r0		
tsteq	r0, r4, ror #4		
rsbeq	r0, pc, r6, asr #4		
mrseq	r0, SPSR		
ldrmi	r0, [fp], -r0		
tsteq	r0, r7, lsl r1		
rsbeq	r0, pc, r8, asr #4		
strpl	r0, [r1, #-0]		
eorne	r5, r5, r1, lsl r8		
andeq	r0, r0, r0, lsl #8		
andeq	r2, r4, r0, lsl #4		
bne	ff3c8a00 <LRemap+0x13c89f1>		
bmi	41e08 <SLCRL2cRamConfig+0x21c06>		
andeq	r6, r0, r2, lsl #30		
subseq	r0, r5, r0, lsl #2		
andeq	lr, r0, r1, lsr #26		
eorne	r6, r5, r0, lsl #8		
andeq	r1, r0, r0, lsl #8		
subeq	r0, ip, #0, 2		
andeq	r0, r0, r0, asr r4		
andeq	pc, r0, r3, lsl sl	; <UNPREDICTABLE>	
andeq	r7, r1, r0, lsl #22		
ldrbcs	r1, [r4, #-1024]!	; 0xfffffc00	
mvnsne	r0, #16		
tsteq	r5, r0		
rsbseq	r0, r4, r1, asr r2		
teqcs	r2, r0		
stmdavc	r0, {r0}		
strne	r1, [r0], #-37	; 0xffffffdb	
mrseq	r0, (UNDEF	 0)	
cdpcs	2, 1, cr0, cr3, cr13, {2}		
strge	r0, [r0, -r1]		
andeq	r0, r0, r1		
strne	r1, [ip, r0, lsl #14]		
tstvs	r1, r1		
eorne	r9, r5, r2, lsl #8		
andeq	r5, r0, r0, lsl #16		
		; <UNDEFINED> instruction	 0xf59c0100
stmdane	r0, {r2}		
rsbseq	r6, r2, r1, ror #8		
svcvs	0x00026101		
stmdagt	r0, {}	; <UNPREDICTABLE>	
stmdane	r0, {r0}		
rsbeq	r6, lr, ip, ror #10		
svcvs	0x00026101		
str	r0, [r0], -r0		
stmdbne	r0, {r0}		
andeq	r1, r1, r5, ror #16		
stmdacs	r2, {r0, r8, r9, sp, lr}		
andcs	r0, r0, r3		
strbtvs	r6, [lr], #-1306	; 0xfffffae6	
rsbeq	r0, r4, #0, 2		
andeq	r0, r0, pc, rrx		
andeq	r0, r0, r7, lsl #4		
tsteq	r7, ip, lsl r1		
rsbeq	r0, r5, #0, 2		
andeq	r0, r0, sp, lsr #6		
		; <UNDEFINED> instruction	 0x47c0cef0
tsteq	r7, fp, lsl r6		
rsbeq	r0, r8, #0, 2		
andeq	r0, r0, pc, rrx		
ldrls	r5, [sp], #-513	; 0xfffffdff	
streq	r1, [r0], #-37	; 0xffffffdb	
blne	1ed0 <CRValMmuCac+0xecb>		
andeq	r1, r1, pc, asr #21		
svcvs	0x00026a01		
mrseq	r0, (UNDEF	 0)	
movwcs	r0, #82	; 0x52	
andeq	r1, r1, lr, lsr #18		
stc	3, cr14, [r2], {1}		
stcge	0, cr1, [r0], {37}	; 0x25	
mrseq	r0, (UNDEF	 0)	
muleq	r6, ip, sp		
ldrbne	r2, [r9, -r0, lsl #8]!		
str	r0, [r1, #-1]		
andeq	r6, r0, r2, lsl #30		
andeq	r1, r2, r0, lsl #20		
ldrbne	r2, [r0, r0, lsl #8]!		
str	r0, [r1, #-1]		
andeq	r6, r0, r2, lsl #30		
andeq	r2, r2, r0, lsl #26		
ldmdane	r5!, {sl, sp}		
str	r0, [r1], -r1		
andeq	r6, r0, r2, lsl #30		
andeq	r5, r2, r0		
stmdane	pc!, {sl, sp}^	; <UNPREDICTABLE>	
str	r0, [r1], -r1		
andeq	r6, r0, r2, lsl #30		
andeq	r9, r2, r0, lsl #8		
stmne	r0, {r8, r9, fp, ip}		
str	r0, [r1], -r1		
andeq	r6, r0, r2, lsl #30		
bne	1542344 <__undef_stack+0x1428aa4>		
rsbseq	r6, r9, r7, asr r1		
svcvs	0x0002e701		
stmdalt	r0, {}	; <UNPREDICTABLE>	
strcs	r0, [r0], #-2		
andeq	r1, r1, lr, lsl fp		
svcvs	0x0002e701		
stmdb	r0, {}	; <UNPREDICTABLE>	
bne	1f6c <CRValMmuCac+0xf67>		
rsbseq	r6, r4, r3, asr r5		
svcvs	0x0002e701		
stc2	0, cr0, [r0], {-0}		
strcs	r0, [r0], #-2		
andeq	r1, r1, sp, lsr r7		
svcvs	0x0002e701		
strcs	r0, [r0, -r0]		
blne	1f90 <CRValMmuCac+0xf8b>		
andeq	r1, r1, r6, lsr #16		
svcvs	0x0002e701		
mrseq	r0, (UNDEF	 0)	
smlsldne	r1, r6, r0, fp		
stmda	r1, {r0}		
andeq	r6, r0, r2, lsl #30		
ldmdbeq	r6, {r8}^		
andeq	r1, r1, r1, lsr r7		
svcvs	0x0002eb01		
stmdbeq	r0, {}	; <UNPREDICTABLE>	
andeq	r1, r1, r6, ror #15		
svcvs	0x0002eb01		
stmdbeq	r0, {}	; <UNPREDICTABLE>	
strdeq	r1, [r1], -r0		
svcvs	0x0002eb01		
mrsne	r0, (UNDEF	 0)	
		; <UNDEFINED> instruction	 0x001025f0
andeq	r0, r0, r4		
strdeq	r0, [r0], -r5		
tsteq	sl, fp, lsl pc		
rsceq	r0, lr, #0, 2		
andeq	r0, r0, pc, rrx		
tstne	r0, r1, lsl #12		
andseq	r2, r0, ip, lsl r6		
andeq	r0, r0, r4		
andeq	r0, r0, r3, lsl r6		
tsteq	sl, r4, lsr #30		
rscseq	r0, lr, #0, 2		
andeq	r0, r0, pc, rrx		
andeq	r0, r0, sl, lsl r2		
ldrcs	r2, [r8], -r0, lsl #10		
addseq	r0, lr, #16		
strne	r0, [r0, -r0]		
andeq	r1, r1, pc, asr #14		
stmdals	r2, {r0, r8, r9, fp, ip, pc}		
andcs	r1, r0, r6, lsr #32		
mrseq	r0, (UNDEF	 0)	
muleq	r6, ip, fp		
ldmdane	r8!, {sl, sp}^		
stcls	0, cr0, [r1, #-4]		
andeq	r6, r0, r2, lsl #30		
andeq	r5, r3, r0, lsl #28		
ldrcs	r1, [ip], r0, lsl #2		
andeq	r0, r4, r0, lsl r0		
strbteq	r0, [r1], -r0		
svcgt	0x00240000		
tsteq	r0, sl, lsl r1		
rsbeq	r0, pc, r1, lsr #5		
orreq	r0, fp, #0		
strcs	r0, [r0, #-0]		
andseq	r2, r0, ip, lsr #13		
strdeq	r0, [r0], -r5		
tsteq	r7, r0, lsl #12		
ldrtcs	r0, [r8], r0		
andseq	r0, r8, r0, lsl r0		
stcls	0, cr0, [r1], {-0}		
andeq	r0, r0, r8, lsl #13		
andeq	r1, r1, r3, lsl r4		
andeq	r9, r3, r0, lsl #28		
ldmdals	r7, {}	; <UNPREDICTABLE>	
tsteq	r0, sl, lsl r1		
		; <UNDEFINED> instruction	 0x26d0035b
subeq	r0, r8, r0, lsl r0		
stcls	0, cr0, [r1], {-0}		
andeq	r0, r0, r2, lsl #14		
rsbvc	r6, r4, #24, 2		
cmpeq	fp, #0, 2		
andeq	r0, r0, pc, rrx		
		; <UNDEFINED> instruction	 0x000003bf
mcrvs	12, 3, r6, cr5, cr8, {0}		
cmpeq	fp, #0, 2		
andeq	r0, r0, pc, rrx		
ldrdeq	r0, [r0], -sp		
tsteq	r8, r9, lsl r5		
cmpeq	sp, #0, 2		
andeq	r0, r0, r8, lsr #6		
vmulvs.f32	s3, s10, s1		
cdppl	0, 0, cr0, cr1, cr4, {3}		
andeq	r6, r0, r3, lsl #30		
andeq	pc, r3, r0, lsl #28		
strbne	r1, [r6, -r0, lsl #22]		
svcpl	0x00010001		
andeq	r6, r0, r3, lsl #30		
ldfnee	f0, [r3, #-0]		
		; <UNDEFINED> instruction	 0x001026d0
andeq	r0, r0, r4		
tsteq	sl, fp, lsl pc		
cmneq	r1, #0, 2		
andeq	r0, r0, pc, rrx		
andeq	r5, r0, r1, lsl #6		
tsteq	r9, r3, lsr #14		
orreq	r0, pc, #0, 2		
andseq	r2, r0, r8, lsl r7		
muleq	r0, r4, r0		
ldrbeq	r9, [r9, r1, lsl #24]!		
stmdbvc	r4!, {}	; <UNPREDICTABLE>	
tsteq	r0, r7, lsl r1		
mlseq	pc, r1, r3, r0	; <UNPREDICTABLE>	
ldreq	r0, [r1], #-0		
		; <UNDEFINED> instruction	 0xf0240000
tsteq	r0, r7, lsl r1		
mlseq	pc, r1, r3, r0	; <UNPREDICTABLE>	
strteq	r0, [r4], #-0		
strcc	r0, [r4, #-0]!		
tsteq	r0, r8, lsl r1		
mlseq	pc, r2, r3, r0	; <UNPREDICTABLE>	
strbeq	r0, [r7], #-0		
svcvs	0x00240000		
tsteq	r0, r8, lsl r1		
mlseq	pc, r2, r3, r0	; <UNPREDICTABLE>	
streq	r0, [fp], #0		
andshi	r0, fp, r0		
tsteq	r0, r8, lsl r1		
mlseq	pc, r2, r3, r0	; <UNPREDICTABLE>	
strpl	r0, [r1, #-0]		
stmdbvc	r1!, {r1, r3, r4, r8, r9, sl, ip, lr}^		
orrseq	r0, r3, #0, 2		
andeq	r0, r0, pc, rrx		
andeq	r0, r0, pc, lsr #9		
tsteq	fp, r4, lsr #28		
orrseq	r0, r3, #0, 2		
andeq	r0, r0, pc, rrx		
andeq	r0, r0, r0, ror #9		
strbtvc	r5, [r5], #-794	; 0xfffffce6	
orrseq	r0, r3, #0, 2		
andeq	r0, r0, pc, rrx		
strdeq	r0, [r0], -r3		
tsteq	r7, r4, lsr #26		
orrseq	r0, r3, #0, 2		
andeq	r0, r0, pc, rrx		
andeq	r0, r0, lr, lsl r5		
tsteq	r8, fp, lsl r6		
orrseq	r0, r3, #0, 2		
andeq	r0, r0, pc, rrx		
ldrmi	r5, [fp], -r1		
tsteq	r0, r7, lsl r1		
mlseq	pc, r4, r3, r0	; <UNPREDICTABLE>	
strpl	r0, [r1], -r0		
eorne	r1, r7, r1, lsl ip		
andeq	r0, r0, r0, lsl #8		
andeq	sp, r7, r0, lsl #28		
bne	ff3c8dbc <LRemap+0x13c8dad>		
strls	r0, [r1], -r1		
andeq	r6, r0, r3, lsl #30		
subseq	r0, r6, r0, lsl #2		
eorne	r3, r7, sp, lsl r0		
andeq	r0, r0, r0, lsl #8		
bne	ff3cb1d4 <LRemap+0x13cb1c5>		
stcls	0, cr0, [r1, #-4]		
andeq	r6, r0, r3, lsl #30		
andeq	r1, r4, r0, lsl #2		
strcs	r0, [r0], -r0		
andeq	r0, r0, sp, ror #2		
andseq	r2, r0, ip, lsr #15		
andeq	r0, r0, r8, lsl r0		
ldmdaeq	r6!, {r0, sl, fp, ip, pc}		
bvc	9c21f8 <__undef_stack+0x8a8958>		
strpl	r0, [r0, #-1]		
tstne	r0, r5		
		; <UNDEFINED> instruction	 0x001027b4
andeq	r0, r0, r4		
andeq	r0, r0, ip, lsr #16		
andeq	r8, r1, r7, lsr #14		
andeq	r7, r5, r0, lsl #16		
strtlt	r0, [r5], #-0		
andeq	r1, r0, #39	; 0x27	
andeq	r0, r0, r7		
andeq	fp, r1, r6, lsr #26		
eorne	ip, r7, r0, lsl #8		
andeq	r1, r0, r0, lsl #16		
orrspl	r0, ip, #0, 2		
movwne	r0, #8		
andeq	r0, r0, sl, asr #3		
andeq	r0, r0, fp, lsl #11		
strbne	r1, [r2, -r0, lsl #14]!		
blx	42248 <SLCRL2cRamConfig+0x22046>		
eorne	sp, r7, r3, lsl #24		
andeq	r4, r0, r0, lsl #16		
ldfgts	f0, [ip]		
stmdane	r0, {r3}		
rsbseq	r6, r2, r1, ror #8		
svcvs	0x0003fa01		
stcge	0, cr0, [r0], {-0}		
stmdane	r0, {r0, r2}		
rsbeq	r6, lr, ip, ror #10		
svcvs	0x0003fa01		
bgt	2270 <_HEAP_SIZE+0x270>		
stmdbne	r0, {r0, r2}		
andeq	r1, r1, r5, ror #16		
stmdacs	r3, {r0, sl, fp, ip, sp, lr, pc}		
andcs	r0, r0, r3		
strbtvs	r6, [lr], #-1306	; 0xfffffae6	
mvnseq	r0, #0, 2		
andeq	r0, r0, pc, rrx		
andeq	r0, r0, fp, ror #11		
tsteq	r7, fp, lsl r6		
mvnseq	r0, #0, 2		
andeq	r0, r0, pc, rrx		
ldcle	3, cr5, [sp], {1}		
streq	r1, [r0], #-39	; 0xffffffd9	
blne	22a8 <_HEAP_SIZE+0x2a8>		
andeq	r1, r1, pc, asr #21		
svcvs	0x00040001		
mrseq	r0, (UNDEF	 0)	
		; <UNDEFINED> instruction	 0x26000053
ldrdeq	r0, [r0], -r7		
andseq	r2, r0, r4, lsr #16		
andeq	r0, r0, r8, lsl r0		
stmiaeq	sl!, {r0, sl, fp, ip, pc}^		
ldr	r0, [r3], #-0		
cdp2	0, 0, cr0, cr0, cr1, {0}		
andeq	r0, r0, r5		
andeq	ip, r0, r6, lsr #10		
eorne	r3, r8, r0, lsl #24		
andeq	r1, r0, r0, lsl #24		
bne	fe7026e4 <LRemap+0x7026d5>		
strcs	r0, [r0, -r9]		
ldrdeq	r0, [r0], -r2		
andeq	r0, r0, pc, lsl r6		
eorne	r3, r8, sp, lsl ip		
andeq	r0, r0, r0, lsl #8		
sbcseq	r2, pc, r0, lsl #14		
strbeq	r0, [lr], -r0		
andeq	r0, r0, r0		
andeq	r9, r1, r6, lsr #10		
eorne	r5, r8, r0, lsl #16		
andeq	r1, r0, r0, lsl #24		
bmi	fe702714 <LRemap+0x702705>		
strcs	r0, [r0, -r9]		
andeq	r0, r0, r2, lsr #3		
andeq	r0, r0, r1, ror #12		
eorne	r6, r8, sp, lsl r4		
andeq	r0, r0, r0, lsl #8		
		; <UNDEFINED> instruction	 0x01af2700
streq	r0, [r5], r0		
andeq	r0, r0, r0		
andeq	sl, r0, r8, lsr #4		
eorne	r7, r8, r0, lsl #8		
andeq	r1, r0, r0, lsl #16		
ldrcs	r0, [ip], r0, lsl #2		
andeq	r0, r0, r1, lsr #2		
andseq	r2, r0, ip, lsl #17		
andeq	r0, r0, r8, lsl r0		
ldmdbeq	r6!, {r0, sl, fp, ip, pc}^		
cdpcs	0, 1, cr0, cr3, cr0, {0}		
stmdals	r0, {r0}		
andeq	r0, r0, r6		
tsteq	sl, r7, lsl fp		
ldrteq	r0, [ip], #256	; 0x100	
andseq	r2, r0, r4, lsr #17		
andeq	r0, r0, r8, asr #32		
ldmibeq	r0!, {r0, sl, fp, ip, pc}^		
tstvs	r8, r0		
tsteq	r0, r4, ror #4		
strhteq	r0, [pc], #-76		
ldrteq	r0, [r9], r0		
ldcvs	0, cr0, [r8], {-0}		
tsteq	r0, r5, ror #28		
strhteq	r0, [pc], #-76		
ldrbeq	r0, [r7], r0		
ldrvs	r0, [r9, #-0]		
tsteq	r0, r8, lsl r1		
teqeq	r8, #-1107296256	; 0xbe000000	
bne	8023a4 <__undef_stack+0x6e8b04>		
rsbeq	r6, r4, r5, ror #28		
svcvs	0x0004bf01		
		; <UNDEFINED> instruction	 0xf8000000
blne	23cc <_HEAP_SIZE+0x3cc>		
andeq	r1, r1, r6, asr #14		
svcvs	0x0004c001		
mrseq	r0, (UNDEF	 0)	
stmiacs	r4!, {r0, r1, r4, r6, r8, sl, fp, ip}		
andeq	r0, r4, r0, lsl r0		
svcgt	0x001b0000		
tsteq	r0, sl, lsl r1		
rsbeq	r0, pc, r2, asr #9		
movwpl	r0, #4096	; 0x1000	
ldmdbgt	r7, {}	; <UNPREDICTABLE>	
tsteq	r0, r9, lsl r1		
stmiacs	ip!, {r0, r2, r6, r8, sl}^		
subeq	r0, r0, r0, lsl r0		
stcls	0, cr0, [r1], {-0}		
andeq	r0, r0, r3, asr #20		
andeq	r9, r0, r1, lsr #20		
eorne	r1, r9, r0, lsl #16		
andeq	r0, r0, r0, lsl #24		
strbeq	r0, [lr, #-256]	; 0xffffff00	
andeq	r0, r0, r4, lsr #20		
eorne	r2, r9, r5, lsr #8		
andseq	pc, r3, r0, lsl #20		
eoreq	r0, r9, r0		
blx	64b8 <_HEAP_SIZE+0x44b8>		
stmdbcc	r0, {r0, r1, r4}		
strne	r0, [r0, #-10]		
beq	d6824 <SLCRL2cRamConfig+0xb6622>		
strcs	pc, [r0, #-4095]	; 0xfffff001	
andseq	r2, r0, ip, lsl #18		
andeq	r1, r0, r0, lsl r4		
bne	a45c30 <__undef_stack+0x92c390>		
blgt	42438 <SLCRL2cRamConfig+0x22236>		
andseq	r2, r0, ip, lsr #18		
andeq	r0, r0, r0, lsr #32		
beq	fe4e9444 <LRemap+0x4e9435>		
ldrmi	r0, [r0], -r0		
tsteq	r0, r7, lsl r1		
andeq	r6, r0, sp, asr #31		
cmpne	r4, r0, lsl #2		
andseq	r2, r0, r0, lsr r9		
andeq	r0, r0, r4		
andeq	r0, r0, r0, lsl #21		
tsteq	sl, r0, lsl pc		
svcvs	0x00cf0100		
mrseq	r0, (UNDEF	 0)	
eormi	r0, r5, r4, asr r0		
		; <UNDEFINED> instruction	 0xf0001029
strcs	r0, [r0, #-9]		
andseq	r2, r0, r4, asr #18		
strdeq	r0, [r0], -r5		
bne	88080 <SLCRL2cRamConfig+0x67e7e>		
stccs	0, cr0, [r1], {1}		
eorne	r4, r9, r2, lsl #24		
andeq	r3, r0, r0		
ldfs	f0, [ip]		
blne	24bc <_HEAP_SIZE+0x4bc>		
andeq	r1, r1, r6, asr #14		
svcvs	0x00022e01		
mrseq	r0, (UNDEF	 0)	
ldmdbcs	r0, {r2, r4, r6, r8, ip}^		
andeq	r0, r4, r0, lsl r0		
beq	ff4c24ac <LRemap+0x14c249d>		
svcgt	0x001b0000		
tsteq	r0, sl, lsl r1		
rsbeq	r0, pc, r0, lsr r2	; <UNPREDICTABLE>	
strpl	r0, [r1], #-0		
adceq	r2, r2, r0, lsl #20		
stmdbcs	r0!, {}^	; <UNPREDICTABLE>	
andseq	r0, r4, r0, lsl r0		
strcc	r0, [r1], #-0		
stmdbcs	r0!, {r1, r8, sl, sp}^		
ldmibeq	r0!, {r4}^		
strcs	r0, [r0], -r0		
andeq	r0, r0, fp, lsr #1		
andseq	r2, r0, ip, ror r9		
strheq	r0, [r0], -r0	; <UNPREDICTABLE>	
bleq	fee294ec <LRemap+0xe294dd>		
stmdalt	r7!, {}	; <UNPREDICTABLE>	
bleq	24f0 <_HEAP_SIZE+0x4f0>		
tstne	r0, r7		
mulseq	r0, r4, r9		
muleq	r0, r8, r0		
andeq	r0, r0, lr, lsr #23		
andeq	fp, r0, r7, lsr #16		
andeq	r1, r7, r0, lsl #28		
addseq	r2, sl, r0, lsl #2		
bcs	502510 <__undef_stack+0x3e8c70>		
andseq	r0, r0, r0, lsl r0		
svceq	0x00010000		
andeq	r4, fp, r5, lsl #8		
bcs	907520 <__undef_stack+0x7edc80>		
mvnsne	r0, #16		
tsteq	r5, r0		
rsbseq	r0, r4, r1, asr r2		
eorge	r0, r5, r0		
andne	r1, r0, r9, lsr #32		
strcs	r0, [r0, #-20]	; 0xffffffec	
		; <UNDEFINED> instruction	 0x001029b8
strdeq	r1, [r0], -sl		
eorne	ip, r9, r9, lsr #16		
andseq	pc, r3, r0, lsl #20		
andeq	r6, fp, r0, lsl #22		
tstpl	r1, r0, lsl #10		
tsteq	r1, r3, lsl #20		
ldmibcs	r8, {r8, fp, sp}^		
mvnsne	r0, #16		
bleq	fe002560 <LRemap+0x2551>		
tsteq	r5, r0		
tstcs	sl, r1, asr r3		
strt	r0, [r5], #-1		
andne	r1, r0, r9, lsr #32		
strcs	r0, [r0, #-20]	; 0xffffffec	
		; <UNDEFINED> instruction	 0x001029f4
strdeq	r1, [r0], -sl		
eorne	pc, r9, r5, lsr #16		
andeq	pc, r9, r0		
bcs	10b988 <_realloc_r+0x1f0>		
ldrne	r0, [r0], #-16		
strtne	r0, [r5], #-0		
blx	663c <_HEAP_SIZE+0x463c>		
andeq	r0, r0, r3, lsl r0		
eorne	r8, r9, r5, lsr #24		
andseq	r1, r4, r0		
strlt	r0, [lr, #-0]		
tsteq	r0, r8, lsl r1		
eorne	r2, sl, r9, lsr #25		
andeq	r1, r0, r0		
adds	r0, ip, r0, lsl #2		
strcs	r0, [r0, #-11]		
andseq	r2, r0, r4, lsr sl		
andeq	r0, r0, sp, lsl r6		
eorne	r3, sl, fp, lsr #24		
andeq	sl, r0, r0, lsl #22		
ldrlt	r0, [r7], #-0		
tsteq	r0, sl, lsl r1		
bcs	f02dfc <__undef_stack+0xde955c>		
andseq	r0, ip, r0, lsl r0		
stcls	0, cr0, [r1], {-0}		
andeq	r0, r0, fp, lsr ip		
andeq	ip, r0, r1, lsr #10		
eorne	r3, sl, r0, lsl #24		
andeq	r1, r0, r0, lsl #16		
andeq	r0, ip, #0, 2		
andeq	r0, r0, r1, lsr ip		
eorne	r3, sl, sp, lsl ip		
andeq	r1, r0, r0, lsl #16		
sbcseq	r2, r2, r0, lsl #14		
strbeq	r0, [r5, -r0]!		
ldccc	0, cr0, [sp], {-0}		
streq	r1, [r0], #-42	; 0xffffffd6	
strcs	r0, [r0, -r0]		
ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>	
muleq	r0, r4, r7		
blcs	261c <_HEAP_SIZE+0x61c>		
andseq	r2, r0, r8, asr sl		
andeq	r0, r0, fp, lsr #1		
rsceq	r2, sp, r0, lsl #12		
bcs	160262c <__undef_stack+0x14e8d8c>		
andseq	r0, ip, r0, lsl r0		
stcls	0, cr0, [r1], {-0}		
andeq	r0, r0, r9, ror #24		
andeq	pc, r0, r3, lsl sl	; <UNPREDICTABLE>	
andeq	sl, r7, r0, lsl #14		
bcs	1b07644 <__undef_stack+0x19edda4>		
mvnsne	r0, #16		
tsteq	r5, r0		
mvnseq	r0, r1, asr r3		
smlsdne	r0, r0, r0, r0		
andeq	r1, r1, r7, ror #19		
strvc	r7, [r5], #-2561	; 0xfffff5ff	
strvc	r1, [r0], #-42	; 0xffffffd6	
mrseq	r0, (UNDEF	 0)	
muleq	sp, ip, r5		
strbtvs	r1, [r1], #-2048	; 0xfffff800	
bvc	42838 <SLCRL2cRamConfig+0x22636>		
andeq	r6, r0, r5, lsl #30		
andeq	sp, r7, r0, lsl #6		
strbvs	r1, [ip, #-2048]!	; 0xfffff800	
bvc	42838 <SLCRL2cRamConfig+0x22636>		
andeq	r6, r0, r5, lsl #30		
andeq	pc, r7, r0, lsl #24		
stmdane	r5!, {r8, fp, ip}^		
stcvc	0, cr0, [r1], {1}		
andeq	r2, r3, r5, lsl #16		
strvs	r2, [ip, #-0]!		
tsteq	r0, lr, ror #8		
rsbeq	r0, pc, sp, ror r5	; <UNPREDICTABLE>	
strpl	r0, [r1, #-0]		
tsteq	r7, ip, lsl r1		
ldrbeq	r0, [lr, #-256]!	; 0xffffff00	
andeq	r0, r0, sp, lsr #6		
		; <UNDEFINED> instruction	 0x47c0cef0
tsteq	r7, fp, lsl r6		
streq	r0, [r1, #256]	; 0x100	
andeq	r0, r0, pc, rrx		
ldmdavc	r1, {r0, r9, sl, ip, lr}		
streq	r1, [r0], #-42	; 0xffffffd6	
vst4.8	{d0-d3}, [r0], r0		
blne	2700 <_HEAP_SIZE+0x700>		
andeq	r1, r1, pc, asr #21		
svcvs	0x00058301		
mrseq	r0, (UNDEF	 0)	
blcc	b42838 <__undef_stack+0xa28f98>		
stcls	0, cr0, [r0], {1}		
andeq	r1, r0, sl, lsr #32		
mrseq	r0, (UNDEF	 0)	
cfldr32eq	mvfx0, [lr, #-568]	; 0xfffffdc8	
strmi	r0, [lr, -r0]!		
movweq	r0, #1		
eorne	fp, sl, r4, lsl r4		
andseq	pc, r3, r0, lsl #20		
tstpl	r1, r0, lsl #10		
andeq	r3, r0, r1, lsl #6		
andeq	r3, r1, r2, lsr #22		
eorne	sp, sl, r0, lsl #8		
andeq	r1, r0, r0, lsl #8		
ldreq	r0, [r6, #256]	; 0x100	
andeq	r4, r1, lr, lsr #14		
ldr	r0, [r4], #-0		
blx	67cc <_HEAP_SIZE+0x47cc>		
strne	r0, [r0, #-19]	; 0xffffffed	
andcc	r5, r1, r1, lsl #2		
strne	r0, [r0, -r0]		
andeq	r1, r1, r7, lsl #21		
stmda	r5, {r0, r8, sl, fp, sp, pc}		
strvs	r1, [r0], #-42	; 0xffffffd6	
mrseq	r0, (UNDEF	 0)	
muleq	sp, ip, r4		
teqeq	fp, r0, lsl #26		
bcs	ffa0274c <LRemap+0x1a0273d>		
eoreq	r0, r0, r0, lsl r0		
movwlt	r0, #4096	; 0x1000	
andeq	r8, sp, r5, lsl #10		
cmpeq	r7, r0, lsl #28		
strne	r0, [r3], #-0		
		; <UNDEFINED> instruction	 0x00102afc
strdeq	r1, [r0], -sl		
cmpeq	r1, r5, lsl r1		
tstcs	r0, r3, lsr r0		
muleq	r0, sl, r0		
andseq	r2, r0, r4, lsr #22		
andeq	r0, r0, r0, lsl r0		
bge	171384 <__undef_stack+0x57ae4>		
strne	r0, [r0], #-13		
andseq	r2, r0, r4, lsr fp		
strdeq	r1, [r0], -sl		
subseq	r0, r1, #1073741829	; 0x40000005	
andeq	r0, r0, r4, ror r0		
andeq	r3, r1, r1, lsr #22		
eorne	r3, fp, r0, lsl #8		
andeq	r1, r0, r0		
ldreq	r0, [sp, #256]!	; 0x100	
ldrdeq	r0, [r0], -r5		
andeq	r4, r1, lr, lsr #14		
ldrmi	r0, [r4], #-0		
blx	6860 <_HEAP_SIZE+0x4860>		
strne	r0, [r0, #-19]	; 0xffffffed	
strvc	r5, [r2], #-257	; 0xfffffeff	
stmdbcs	r0, {}	; <UNPREDICTABLE>	
andseq	r2, r0, ip, lsl #22		
strdeq	r1, [r0], -sl		
andeq	r0, r0, sl, ror #27		
cmpeq	r1, #1073741829	; 0x40000005	
rscseq	pc, pc, sl, lsl #30		
eorne	r1, fp, r5, lsr #16		
andseq	r1, r4, r0		
cdpvc	0, 1, cr0, cr7, cr0, {0}		
tsteq	r0, r9, lsl r1		
blcs	1302de4 <__undef_stack+0x11e9544>		
eoreq	r0, r0, r0, lsl r0		
stcls	0, cr0, [r1], {-0}		
andeq	r0, r0, r7, asr #28		
tsteq	r7, fp, lsl r6		
orreq	r0, r1, r0, lsl #2		
andeq	r0, r0, pc, rrx		
andspl	r5, r1, r1, lsl #8		
streq	r1, [r0], #-43	; 0xffffffd5	
strcc	r0, [r0], #-0		
blne	2848 <_HEAP_SIZE+0x848>		
andeq	r1, r1, pc, asr #21		
svcvs	0x00018301		
mrseq	r0, (UNDEF	 0)	
eorvs	r0, r5, r4, asr r0		
andeq	r1, r0, #43	; 0x2b	
strcs	r0, [r0, #-7]		
andseq	r2, r0, r4, ror #22		
andeq	r0, r0, r5, asr #26		
cmpeq	r3, r0, lsl #12		
blcs	1b02838 <__undef_stack+0x19e8f98>		
subeq	r0, r0, r0, lsl r0		
stcls	0, cr0, [r1], {-0}		
muleq	r0, pc, lr	; <UNPREDICTABLE>	
andeq	r6, r1, r7, lsr #32		
andeq	r3, r8, r0, lsl #12		
blcs	fe106c50 <LRemap+0x106c41>		
eoreq	r0, r8, r0, lsl r0		
cdpeq	0, 9, cr0, cr5, cr0, {0}		
eorvs	r0, r7, r0		
stmdbmi	r0, {r0}		
strcs	r0, [r0, #-8]		
andseq	r2, r0, r8, lsl #23		
andeq	r0, r0, r5, asr #26		
eorne	r9, fp, r5, lsr #8		
andseq	r1, r4, r0		
blcs	fe90bc78 <LRemap+0x90bc69>		
mvnsne	r0, #16		
strcs	r0, [r0, #-0]		
andseq	r2, r0, ip, ror fp		
andeq	r1, r0, r0, lsl r4		
ldmdane	r3, {r9, sl, fp}^		
blt	42894 <SLCRL2cRamConfig+0x22692>		
andseq	r2, r0, ip, lsr #23		
andeq	r0, r0, ip, lsl r0		
svceq	0x00059c01		
ldcvs	0, cr0, [r2, #-0]		
strlt	r0, [r0], #-1		
strne	r1, [r0], #-43	; 0xffffffd5	
mrseq	r0, (UNDEF	 0)	
		; <UNDEFINED> instruction	 0x000efbbd
blcs	fed09cb4 <LRemap+0xd09ca5>		
andseq	r0, r4, r0, lsl r0		
bvc	9c28bc <__undef_stack+0x8a901c>		
stcpl	0, cr0, [r0], {1}		
tstne	r0, r8		
		; <UNDEFINED> instruction	 0x00102bb8
andeq	r0, r0, r4		
strdeq	r0, [r0], -r0	; <UNPREDICTABLE>	
andeq	r8, r1, r7, lsr #14		
andeq	r7, r8, r0, lsl #30		
stmdalt	r5!, {}	; <UNPREDICTABLE>	
andeq	r1, r0, #43	; 0x2b	
andeq	r0, r0, r7		
blcs	fed0bce8 <LRemap+0xd0bcd9>		
cmpeq	r3, r0, lsl r0		
strne	r0, [r0, -r0]		
		; <UNDEFINED> instruction	 0x000117ba
stmdagt	r2, {r0, r8, r9, fp, ip}		
strcs	r1, [r0], #-43	; 0xffffffd5	
mrseq	r0, (UNDEF	 0)	
muleq	pc, ip, r0	; <UNPREDICTABLE>	
orrseq	r2, r5, r0, lsl #2		
blcs	ff40290c <LRemap+0x14028fd>		
andseq	r0, ip, r0, lsl r0		
cdpne	0, 0, cr0, cr1, cr0, {0}		
andeq	r5, pc, r2, lsl #12		
blcs	ff409d1c <LRemap+0x1409d0d>		
andseq	r0, ip, r0, lsl r0		
eorge	r0, r7, #0		
andls	r0, r0, #1		
stcne	0, cr0, [r0, #-32]	; 0xffffffe0	
		; <UNDEFINED> instruction	 0x00102bdc
andeq	r0, r0, r4		
andeq	sl, r1, r7, lsr #30		
andeq	fp, r8, r0, lsl #12		
andeq	r0, r0, r0		
eorne	sp, fp, r5, lsr #32		
andeq	r5, r1, r0, lsl #6		
ldcne	0, cr0, [r7], {-0}		
tsteq	r0, r7, lsl r1		
blcs	ffb0409c <LRemap+0x1b0408d>		
eorseq	r0, r0, r0, lsl r0		
stcls	0, cr0, [r1], {-0}		
andeq	r0, r0, fp, lsr #31		
rsbvc	r6, r4, #24, 2		
ldrbeq	r0, [r2, #256]	; 0x100	
andeq	r0, r0, pc, rrx		
andeq	r0, r0, r9, asr #17		
eorne	r0, ip, r9, lsr #8		
andseq	pc, r3, r0, lsl #20		
andeq	r9, pc, r0, lsl #20		
tstpl	r1, r0, lsl #10		
andeq	r7, r0, r2, lsl #8		
eorne	r1, ip, r4, lsl r4		
andseq	pc, r3, r0, lsl #20		
tstpl	r1, r0, lsl #10		
andeq	r7, r0, r2, lsl #8		
stmne	r8, {r8, r9, sl, ip}		
tstcc	r1, r1		
eorne	r1, ip, r1, lsl #24		
andeq	r1, r1, r0, lsl #8		
orrslt	r0, ip, r0, lsl #2		
stmdane	r0, {r0, r4}		
rsbseq	r6, r2, r1, ror #8		
svcvs	0x00013101		
str	r0, [r0, -r0]		
stmdane	r0, {r3}		
rsbeq	r6, lr, ip, ror #10		
svcvs	0x00013101		
stccs	0, cr0, [r0], {-0}		
stmdbne	r0, {r0, r3}		
andeq	r1, r1, r5, ror #16		
stmdacs	r1, {r0, r8, r9, ip, sp}		
andcs	r0, r0, r3		
strbtvs	r6, [lr], #-1306	; 0xfffffae6	
teqeq	r4, r0, lsl #2		
andeq	r0, r0, pc, rrx		
andeq	r0, r0, r6, ror #18		
tsteq	r9, r4, lsr #30		
teqeq	r5, r0, lsl #2		
andeq	r0, r0, pc, rrx		
		; <UNDEFINED> instruction	 0x000009b3
tsteq	r8, r4, lsr #26		
teqeq	r6, r0, lsl #2		
andeq	r0, r0, pc, rrx		
strdeq	r0, [r0], -r2		
tsteq	r7, fp, lsl r6		
teqeq	r7, r0, lsl #2		
andeq	r0, r0, pc, rrx		
tsthi	ip, r1, lsl #12		
tsteq	r0, r7, lsl r1		
teqeq	sp, #56, 2		
cdpgt	0, 15, cr0, cr0, cr0, {0}		
andscs	r4, r1, r0, asr #15		
streq	r1, [r0], #-44	; 0xffffffd4	
stmdapl	r0, {}	; <UNPREDICTABLE>	
blne	2a74 <_HEAP_SIZE+0xa74>		
andeq	r1, r1, pc, asr #21		
svcvs	0x00013b01		
mrseq	r0, (UNDEF	 0)	
stclt	0, cr0, [r1, #-344]!	; 0xfffffea8	
stchi	0, cr0, [r0], {1}		
andne	r1, r0, ip, lsr #32		
mrseq	r0, (UNDEF	 0)	
rsbsne	r0, r6, r3, asr r1		
bgt	4c2a58 <__undef_stack+0x3a91b8>		
andne	r0, r0, r1		
andeq	r0, r0, sl		
andeq	r3, r1, r1, lsr #22		
eorne	r9, ip, r0, lsl #24		
andeq	r1, r0, r0		
cmpeq	r5, r0, lsl #2		
andeq	r1, r0, r3, lsr #1		
andeq	r4, r1, r3, lsl r7		
andeq	r2, sl, r0, lsl #6		
cfstrscs	mvf1, [ip]		
mvnsne	r0, #16		
tsteq	r5, r0		
eorseq	r0, r3, r1, asr r1		
teqeq	fp, r0, lsl #2		
ldccs	0, cr0, [r4]		
andseq	r0, r0, r0, lsl r0		
stmdapl	r1, {}	; <UNPREDICTABLE>	
andseq	sp, r0, r1, lsl #2		
mrseq	r1, (UNDEF	 119)	
beq	dc2aa8 <__undef_stack+0xca9208>		
ldrgt	r0, [r4], #-0		
blx	6b60 <_HEAP_SIZE+0x4b60>		
strne	r0, [r0, #-19]	; 0xffffffed	
strvc	r5, [r2, -r1, lsl #2]		
mrscs	r0, (UNDEF	 0)	
muleq	r0, sl, r0		
andseq	r2, r0, r4, asr #25		
andeq	r0, r0, r4, lsl r0		
		; <UNDEFINED> instruction	 0xf6015901
strne	r0, [r0], #-16		
		; <UNDEFINED> instruction	 0x00102cd4
strdeq	r1, [r0], -sl		
subseq	r0, r1, #1073741829	; 0x40000005	
andeq	r0, r0, r7, ror r0		
andeq	fp, r1, r1, lsr #26		
eorne	sp, ip, r0, lsl #24		
andeq	r0, r0, r0, lsl #24		
mrseq	r0, (UNDEF	 87)	
andeq	r1, r0, r2, lsl r1		
andeq	ip, r1, pc, lsr #20		
subseq	r0, r8, r0, lsl #2		
andeq	r3, r1, sp, lsr #22		
eorne	lr, ip, r0, lsl #16		
andeq	r3, r0, r0, lsl #16		
mrseq	r0, (UNDEF	 89)	
andeq	r1, r0, ip, lsr r1		
andeq	r4, r1, lr, lsr #14		
ldc2	3, cr0, [r4], {-0}		
blx	6bcc <_HEAP_SIZE+0x4bcc>		
strne	r0, [r0, #-19]	; 0xffffffed	
movwcc	r5, #4353	; 0x1101	
blcc	842b28 <__undef_stack+0x729288>		
streq	r0, [r0], #-1		
andne	r1, r0, sp, lsr #32		
mrseq	r0, (UNDEF	 0)	
cmnne	r7, ip, asr #2		
strmi	r0, [lr, -r0]!		
andeq	r0, r0, r1		
eorne	r1, sp, r4, lsl r4		
andseq	pc, r3, r0, lsl #20		
tstpl	r1, r0, lsl #10		
andeq	r7, r0, r2, lsl #14		
addseq	r2, sl, r0, lsl #2		
ldccs	0, cr0, [r4, #-0]		
andseq	r0, r0, r0, lsl r0		
stcmi	0, cr0, [r1, #-0]		
andseq	r8, r1, r1, lsl #24		
cfstrscs	mvf1, [r4, #-0]		
mvnsne	r0, #16		
tsteq	r5, r0		
rsbseq	r0, r7, r1, asr r2		
strtlt	r0, [r9], #-0		
andvs	r1, r0, ip, lsr #32		
andge	r0, r0, pc		
strne	r0, [r0, #-17]	; 0xffffffef	
strvc	r5, [r2, #-1]		
ldreq	r0, [r4], #-0		
andvs	r1, r0, sp, lsr #32		
strne	r0, [r0, #-15]		
stmdavc	r2, {r0, ip, lr}		
strne	r0, [r0, -r0]		
andeq	r1, r1, lr, lsl #19		
andcc	r9, r1, r1, lsl #20		
stmdavs	r0, {r0, r2, r3, r5, ip}		
mrseq	r0, (UNDEF	 0)	
mulseq	r2, ip, r6		
strbtvs	r1, [r1], #-2048	; 0xfffff800	
bls	42d80 <SLCRL2cRamConfig+0x22b7e>		
andeq	r6, r0, r1, lsl #30		
andeq	r4, sl, r0, lsl #22		
strbne	r1, [r6, -r0, lsl #22]		
stcls	0, cr0, [r1], {1}		
andeq	r6, r0, r1, lsl #30		
cmpne	r6, r0, lsl #2		
andseq	r2, r0, r8, lsr sp		
andeq	r0, r0, r4		
andeq	r1, r0, r1, lsl #4		
tsteq	sl, fp, lsl pc		
orrseq	r0, lr, r0, lsl #2		
andeq	r0, r0, pc, rrx		
tstcs	r0, r1, lsl #12		
		; <UNDEFINED> instruction	 0x000001bd
andseq	r2, r0, r4, asr #26		
andeq	r0, r0, r4, lsl r0		
svcne	0x0001a001		
movwne	r0, #18		
andeq	r0, r0, sl, asr #3		
andeq	r0, r0, r9, ror #20		
teqeq	fp, r0, lsl #2		
ldclcs	0, cr0, [r8, #-0]		
andseq	r0, r4, r0, lsl r0		
movwge	r0, #4096	; 0x1000	
andseq	r4, r2, r1, lsl #30		
cmpeq	r7, r0, lsl #28		
strne	r0, [r3], #-0		
andseq	r2, r0, ip, ror #26		
strdeq	r1, [r0], -sl		
cmpeq	r1, r5, lsl r1		
andpl	r1, r1, r3, lsr r5		
andeq	r7, r0, r2, lsl #10		
teqeq	fp, r0, lsl #2		
ldclcs	0, cr0, [r4, #-0]		
andeq	r0, ip, r0, lsl r0		
stmdage	r1, {}	; <UNPREDICTABLE>	
andseq	r8, r2, r1		
cmpeq	r7, r0, lsl #28		
strne	r0, [r0], #-0		
andseq	r2, r0, r0, lsl #27		
strdeq	r1, [r0], -sl		
subseq	r0, r1, #1073741829	; 0x40000005	
tsteq	r5, r4, ror r0		
rsbseq	r0, r5, r0, asr r2		
bls	842c6c <__undef_stack+0x7293cc>		
andhi	r0, r0, r0		
andne	r1, r0, sp, lsr #32		
mrseq	r0, (UNDEF	 0)	
adcne	r0, r5, #1073741866	; 0x4000002a	
andsls	r0, r4, r0		
blx	6d38 <_HEAP_SIZE+0x4d38>		
strne	r0, [r0, #-19]	; 0xffffffed	
strvc	r5, [r2], #-257	; 0xfffffeff	
strne	r0, [r0], #-0		
andseq	r2, r0, r4, ror sp		
andeq	r0, r0, r0, ror #30		
subseq	r0, r0, #1073741829	; 0x40000005	
andeq	r0, r0, r7, ror r0		
tsteq	r7, r7, lsl r6		
strbeq	r0, [sp, #256]!	; 0x100	
mulseq	r0, r8, sp		
andeq	r0, r0, r4, lsl #1		
		; <UNDEFINED> instruction	 0x13b69c01
tstvs	r8, r0		
tsteq	r0, r4, ror #4		
rsbeq	r0, pc, sp, ror #11		
beq	fe1c2cc4 <LRemap+0x1c2cb5>		
ldcvs	0, cr0, [r8], {-0}		
tsteq	r0, r5, ror #28		
rsbeq	r0, pc, sp, ror #11		
beq	ff542cd4 <LRemap+0x1542cc5>		
ldrvs	r0, [r9, #-0]		
tsteq	r0, r8, lsl r1		
teqeq	r8, #1002438656	; 0x3bc00000	
stccs	0, cr0, [r0], #-0		
rsbeq	r6, r4, r5, ror #28		
svcvs	0x0005f001		
mrseq	r0, (UNDEF	 0)	
		; <UNDEFINED> instruction	 0x17811c55
setend	le		
andeq	r2, r3, r5, lsl #26		
sbcgt	pc, pc, r0		
strbne	r1, [r6, -r7, asr #22]		
vst4.8	{d0-d3}, [r1], r1		
andeq	r6, r0, r5, lsl #30		
cmpne	r7, r0, lsl #2		
mulseq	r0, ip, sp		
andeq	r0, r0, r4		
andeq	r1, r0, r1, asr #6		
tsteq	sl, fp, lsl pc		
ldrbeq	r0, [r6, #256]!	; 0x100	
andeq	r0, r0, pc, rrx		
stccs	7, cr5, [r0, #-4]		
andeq	r0, r0, fp, lsr r1		
andseq	r2, r0, r0, asr #27		
andeq	r0, r0, r0, asr r0		
blvs	182d40 <__undef_stack+0x694a0>		
mcrcs	0, 0, r0, cr0, cr3, {0}		
andeq	r0, r0, r7, asr #2		
cfldrdcs	mvd1, [r8, #12]		
mvnsne	r0, #16		
tsteq	r5, r0		
eorseq	r0, r3, r1, asr r1		
addseq	r2, sl, r0, lsl #26		
stclcs	0, cr0, [r8]		
rsbseq	r0, r0, r0, lsl r0		
streq	r0, [r1], #-0		
andseq	r8, r3, r6, lsl #30		
cfcpyscs	mvf1, mvf0		
mvnsne	r0, #16		
tsteq	r5, r0		
eorseq	r0, r0, r1, asr r1		
teqeq	fp, r0, lsl #4		
cdpcs	0, 0, cr0, cr8, cr0, {0}		
andseq	r0, r4, r0, lsl r0		
stmdbeq	r1, {}	; <UNPREDICTABLE>	
cmpeq	r7, r6, lsl #28		
strne	r0, [r0], #-0		
andseq	r2, r0, r8, lsl lr		
strdeq	r1, [r0], -sl		
cmpeq	r1, r5, lsl r1		
andeq	r0, r0, r0, lsr r0		
andeq	pc, r1, r6, lsr #2		
eorne	r1, lr, r0, lsl #24		
andeq	r1, r0, r0, lsl #24		
ldr	r0, [ip], #256	; 0x100	
movwne	r0, #19		
strdeq	r0, [r0], -lr		
andeq	r0, r0, pc, lsl #22		
eorne	r3, lr, r4, lsl r0		
andseq	pc, r3, r0, lsl #20		
tstpl	r1, r0, lsl #10		
andpl	pc, r1, r3, lsl #6		
ldr	r0, [r0, #-0]!		
tsteq	r0, r7, lsl r1		
andeq	r6, r0, sl, ror #16		
blne	5ceddc <__undef_stack+0x4b553c>		
blvs	42de4 <SLCRL2cRamConfig+0x22be2>		
andeq	r0, r0, r8, rrx		
tsteq	sl, r1, lsr r5		
rscne	r0, r7, r0, lsl #8		
andcc	r0, r0, #20		
andeq	r0, r0, r1, lsl #1		
andeq	r8, r0, r2, lsr r1		
ldr	r0, [r3, -r0]!		
streq	r0, [r0], #-280	; 0xfffffee8	
andeq	r8, r0, r3, ror #3		
addeq	r3, r1, r0, lsl #4		
andeq	r0, r0, r0		
andeq	r0, r0, sl, ror #4		
ldmeq	r2, {r2}^		
mrseq	r0, (UNDEF	 4)	
andeq	r1, r1, r3, asr r6		
tsteq	fp, r1, lsl #28		
tsteq	r6, r0, lsl #4		
eorne	r3, lr, r0, lsl #16		
andeq	r5, r0, r0, lsl #8		
andseq	r7, r2, r0, lsl #20		
streq	r0, [r1], -r0, lsl #4		
andeq	r0, r0, r5, lsl #10		
andpl	r0, r8, #-2147483648	; 0x80000000	
andeq	r0, r0, #59	; 0x3b	
ldrteq	r0, [lr], -r2, lsl #10		
andeq	r0, r2, #0		
subeq	sl, r6, r7, lsl #6		
streq	r0, [r4, #-512]	; 0xfffffe00	
andeq	r4, r0, r7, asr r8		
rsceq	r1, pc, r3, lsl #20		
movtpl	r0, #4608	; 0x1200	
andeq	r0, r0, #0		
eorne	r0, r2, #4, 14	; 0x100000	
stmdaeq	r2, {}	; <UNPREDICTABLE>	
eorseq	fp, r4, r5, lsl #24		
streq	r0, [r8, -r0, lsl #4]		
muleq	r0, r2, r6		
stmdbvs	r5, {r2, sl}		
andeq	r7, r0, #1845493760	; 0x6e000000	
ldrbne	r0, [r6, -r4, lsl #14]!		
stcne	0, cr0, [r3], {-0}		
movweq	r0, #239	; 0xef	
andeq	r4, r0, r2, asr #16		
cmncc	r5, #0, 10		
		; <UNDEFINED> instruction	 0x56050032
andeq	r0, r0, r6, ror r0		
addseq	r0, r2, r6, lsl #8		
stcls	0, cr0, [r7, #-0]		
stmdaeq	r0, {}	; <UNPREDICTABLE>	
muleq	r0, sp, r0		
andeq	r0, r4, #0, 18		
streq	r0, [ip, #-2049]	; 0xfffff7ff	
mrsls	r0, (UNDEF	 3)	
streq	r0, [r0], #-278	; 0xfffffeea	
andeq	r8, r0, r9, asr ip		
tsteq	r8, r0, lsl #20		
andeq	sp, r0, r4, asr #4		
addsne	r0, r5, #0, 22		
strmi	r0, [r1, #-1]		
andeq	r0, r0, r6, lsr #1		
strbne	r0, [r1], -r0, lsl #22		
strmi	r0, [r1], -r1		
muleq	r0, sp, r0		
movw	r0, #12292	; 0x3004	
tsteq	r0, r5, lsl r1		
andeq	fp, r0, r7, asr #2		
blne	dc5eec <__undef_stack+0xcac64c>		
stcls	0, cr0, [r1, #-4]		
andeq	r0, r1, r1, lsl #22		
blne	fe5062f8 <LRemap+0x5062e9>		
stcls	0, cr0, [r1, #-4]		
andeq	r0, r0, r1, lsl #1		
tsteq	r2, sp, lsl #10		
ldrge	r0, [lr], r0, lsl #2		
stceq	0, cr0, [r0, #-0]		
andeq	r1, r1, r1, asr #12		
addseq	r9, sp, r1, lsl #30		
cdpeq	0, 0, cr0, cr0, cr0, {0}		
andeq	r1, r1, fp, ror fp		
cdpcs	13, 3, cr6, cr8, cr1, {0}		
andeq	r0, r4, r0, lsl r0		
stcls	0, cr0, [r1], {-0}		
andeq	r0, r0, r9, lsr r1		
tsteq	r6, pc, lsl #2		
stflse	f0, [sp, #-0]		
mrseq	r0, (UNDEF	 0)	
blne	fee8707c <LRemap+0xe8706d>		
andvc	r0, r1, r1		
andseq	r2, r0, r8, lsr lr		
blne	1507348 <__undef_stack+0x13edaa8>		
bgt	42f50 <SLCRL2cRamConfig+0x22d4e>		
andseq	r2, r0, ip, lsr lr		
andeq	r0, r0, r8		
cmneq	ip, r1, lsl #24		
stc	0, cr0, [pc], {-0}		
strdeq	r0, [r0, -r0]		
andeq	r9, r0, sl, asr #27		
subsne	r0, r0, #0, 2		
andeq	r1, r1, r2, asr #23		
addeq	ip, r1, r1, lsl #22		
ldccc	0, cr0, [r3], {-0}		
streq	r1, [r0], #-46	; 0xffffffd2	
andne	r0, r0, #0		
andeq	r1, r1, pc, asr #21		
rsbeq	ip, pc, r1, lsl #26		
andeq	r0, r0, r0		
tsteq	fp, r1, lsl r1		
strbtmi	r0, [r5], #256	; 0x100	
stmdaeq	r0, {r1, r2, r3, r5, ip}		
mrseq	r0, (UNDEF	 0)	
muleq	r1, ip, pc	; <UNPREDICTABLE>	
		; <UNDEFINED> instruction	 0xf0ec0f00
str	r0, [r1, #-0]		
muleq	r0, sp, r0		
andsgt	r5, r2, #1		
tsteq	r0, fp, lsl r1		
andeq	r8, r0, r6, ror #3		
cdpcs	3, 4, cr1, cr4, cr0, {0}		
andeq	r0, r4, r0, lsl r0		
svcgt	0x00120000		
tsteq	r0, sl, lsl r1		
andeq	r6, r0, r8, ror #31		
strne	r0, [r0], #-0		
andeq	r1, r1, r9, ror #22		
cdpcs	4, 4, cr8, cr12, cr1, {0}		
andeq	r0, r4, r0, lsl r0		
stcls	0, cr0, [r1], {-0}		
andeq	sp, r0, r5, lsl sp		
eorne	r5, lr, r0		
andeq	r1, r0, r0, lsl #16		
		; <UNDEFINED> instruction	 0xf99c0100
strne	r0, [r0], -r1		
andeq	r0, r0, r9, ror #1		
		; <UNDEFINED> instruction	 0xf4165001
mrseq	r0, (UNDEF	 0)	
rscseq	r1, pc, r1, asr r6	; <UNPREDICTABLE>	
andpl	r0, r1, #0		
blne	ff787408 <LRemap+0x17873f9>		
strlt	r0, [r1], #-1		
andseq	r2, r0, r8, ror #28		
andeq	r0, r0, r4, lsr #32		
subeq	r9, r5, #256	; 0x100	
strls	r0, [pc], #-0	; 301c <_HEAP_SIZE+0x101c>	
tsteq	r0, fp, lsl r1		
		; <UNDEFINED> instruction	 0x000081b4
ldrbne	r0, [r0, -r0, lsl #2]		
ldrdeq	r0, [r0], -sp		
andseq	r2, r0, r8, ror #28		
andeq	r0, r0, r4, lsr #32		
		; <UNDEFINED> instruction	 0xff18b601
andeq	r0, r0, r0		
andeq	pc, r0, r6, lsl r4	; <UNPREDICTABLE>	
stmdacc	r3, {r9, sl}		
svcls	0x0000102e		
andeq	lr, r0, r6, lsl r9		
subseq	r0, r0, r0, lsl #2		
sbcseq	r1, r2, r0, lsl #18		
subseq	r0, r5, #0		
ldrpl	r0, [sl, #-0]		
streq	r0, [r0], -r2		
streq	r0, [r4, -r0, lsl #4]		
andeq	r0, r0, r8, ror #2		
tsteq	r5, fp, lsl r9		
ldrbmi	r0, [r1, #-256]	; 0xffffff00	
streq	r0, [r0, #-2]		
sbcne	r3, sp, r3, lsl #8		
strteq	r0, [ip], #0		
andeq	r0, r4, r0		
andeq	r0, r0, r4, asr #20		
ldrbne	r0, [r3], -r4, lsl #2		
blpl	43090 <SLCRL2cRamConfig+0x22e8e>		
andlt	r0, r0, #28, 2		
stfhis	f0, [r0], {22}		
andgt	r1, r0, lr, lsr #32		
mrsge	r0, (UNDEF	 0)	
andeq	r0, r0, #19		
streq	r0, [r5, #-1537]	; 0xfffff9ff	
strvs	r0, [r3], -r0		
andeq	r0, r0, #107	; 0x6b	
andeq	r3, r0, sp, lsl r7		
stmdaeq	r1, {r9}		
andeq	r3, r0, r2, asr fp		
cdpcc	2, 0, cr0, cr5, cr2, {0}		
movweq	r0, #6		
andeq	r1, r1, r3, lsl #25		
subseq	r2, r0, r2, lsl #22		
andeq	r0, r2, #0		
subeq	sl, r6, r7, lsl #6		
streq	r0, [r4, #-512]	; 0xfffffe00	
andeq	r4, r0, r7, asr r8		
rsceq	r1, pc, r3, lsl #20		
stmdbvs	r1, {r9}^		
andeq	r0, r0, #0		
eorne	r0, r2, #4, 14	; 0x100000	
stmdaeq	r2, {}	; <UNPREDICTABLE>	
eorseq	fp, r4, r5, lsl #24		
streq	r0, [r8, -r0, lsl #4]		
muleq	r0, r2, r6		
stmdbvs	r5, {r2, sl}		
andeq	r7, r0, #1845493760	; 0x6e000000	
ldrbne	r0, [r6, -r4, lsl #14]!		
stmdavs	r3, {}	; <UNPREDICTABLE>	
movweq	r0, #107	; 0x6b	
andeq	r2, r0, sl, lsr #24		
stcne	3, cr0, [r5], {0}		
strcc	r0, [r3], -r1		
andeq	r0, r0, r5, asr #32		
rsceq	r1, pc, r3, lsl #24		
cdppl	3, 4, cr0, cr2, cr0, {0}		
streq	r0, [r0, #-0]		
streq	r3, [r0], #-2165	; 0xfffff78b	
andeq	r8, r0, r4, asr ip		
cmncc	r5, r0, lsl #10		
strpl	r0, [r4, #-54]	; 0xffffffca	
muleq	r0, r7, r0		
eorscc	r7, r3, #20971520	; 0x1400000	
subsge	r0, r6, #0, 8		
andeq	r0, r0, #0		
cmneq	r8, r4, lsl #14		
mrseq	r0, (UNDEF	 2)	
andeq	r0, r5, r8, lsl #24		
stclne	6, cr0, [r4], #-0		
bvs	43160 <SLCRL2cRamConfig+0x22f5e>		
strheq	r0, [r0], -r7		
andeq	pc, r0, r1, lsl #14		
stcne	7, cr0, [r0], {-0}		
bvs	43170 <SLCRL2cRamConfig+0x22f6e>		
andeq	r0, r0, r2, asr #1		
stcne	8, cr0, [r3], #-0		
andcc	r0, r1, #1		
andeq	fp, r0, r1, lsl #14		
tsteq	r5, r0, lsl #2		
mrsmi	r0, (UNDEF	 9)	
tsteq	r0, r6, lsl r1		
adcseq	r0, r7, r2, lsr r1		
beq	3190 <_HEAP_SIZE+0x1190>		
andeq	r1, r1, r1, asr ip		
stmdacc	r1, {r0, r8, sl, sp, pc}		
streq	r0, [r0, -r1]		
andeq	r1, r1, r8, ror ip		
sbceq	sl, r2, r1, lsl #10		
b	1c31a8 <__undef_stack+0xa9908>		
tsteq	r0, sl, lsl r1		
andeq	fp, r0, r5, lsr #15		
str	r0, [r6, -r0]		
tsteq	r0, r8, lsl r1		
andeq	ip, r0, sp, ror r2		
cmpeq	r4, r0, lsl #2		
andeq	r0, r7, r0		
tsteq	r0, ip, lsl r1		
andeq	ip, r0, sp, ror r2		
strcc	r0, [r8], #-0		
tsteq	r0, ip, lsl r1		
sbceq	r0, r2, r3, asr #2		
bhi	431dc <SLCRL2cRamConfig+0x22fda>		
stmdbeq	r0, {r0}		
andeq	r1, r1, r1, asr #12		
andgt	r4, r1, #67108864	; 0x4000000	
bleq	31ec <_HEAP_SIZE+0x11ec>		
strdeq	r1, [r1], -r9		
strlt	r4, [r1, -r1, lsl #10]		
bleq	31f8 <_HEAP_SIZE+0x11f8>		
andeq	r1, r1, r0, lsl ip		
strlt	r4, [r1, -r1, lsl #12]		
andeq	r0, r0, r0		
tsteq	sl, sl, lsl #10		
		; <UNDEFINED> instruction	 0x01b90100
andeq	r0, r0, sp, lsr #3		
tsteq	ip, r7, lsl #16		
adcsgt	r0, r9, #0, 2		
streq	r0, [r0, -r0]		
andeq	r1, r1, sl, ror #21		
sbceq	fp, r2, r1, lsl #18		
stceq	0, cr0, [r0], {-0}		
muleq	r1, r7, ip		
adceq	r5, sp, r1, lsl #14		
cdpcs	0, 8, cr0, cr12, cr0, {0}		
andeq	r0, r8, r0, lsl r0		
stcls	0, cr0, [r1], {-0}		
ldrdeq	r0, [r0], -r6		
tsteq	ip, sp		
subsgt	r0, r7, #0, 2		
blcc	324c <_HEAP_SIZE+0x124c>		
andeq	r0, r0, fp		
andeq	sp, r0, lr, lsl #22		
eorne	r9, lr, r0, lsl #8		
andeq	r0, r0, r0, lsl #16		
vaddw.u16	q0, q6, d0		
svceq	0x00000001		
andeq	r0, r0, fp, ror #1		
andeq	r0, r0, ip, asr fp		
teqeq	r8, r0, lsl #28		
cdpcs	0, 9, cr0, cr12, cr0, {0}		
andeq	r0, r8, r0, lsl r0		
stcls	0, cr0, [r1], {-0}		
andeq	r0, r0, r0, lsl r2		
andeq	r4, r1, pc, lsl #16		
andeq	r7, fp, r0, lsl #26		
cdphi	0, 1, cr0, cr0, cr0, {0}		
tsteq	r0, ip, lsl r1		
mlane	lr, r1, r4, sl		
andeq	r0, r0, r0, lsl #16		
addsmi	r0, ip, r0, lsl #2		
tstne	r0, r2		
andeq	r1, r1, r8, ror ip		
sbceq	r9, r2, r1, lsl #2		
andpl	r0, r1, r0		
tsteq	sl, r1, lsl sl		
ldfges	f0, [r1]		
mrseq	r0, (UNDEF	 0)	
strne	r0, [lr, #-81]	; 0xffffffaf	
stcge	0, cr0, [r0], {1}		
stmdaeq	r0, {r1, r2, r3, r5, ip}		
mrseq	r0, (UNDEF	 0)	
muleq	r2, ip, r2		
teqeq	r1, r0, lsl #4		
andpl	r0, r1, r0		
andeq	r2, r1, r2, lsl ip		
subseq	r0, r1, r0, lsl #2		
andeq	r8, r1, lr, lsl #20		
eorne	fp, lr, r0, lsl #8		
andeq	r0, r0, r0, lsl #16		
ldrhi	r0, [ip], #256	; 0x100	
andne	r0, r0, #2		
muleq	r0, r6, r1		
tstge	r2, r1		
tsteq	r0, r1		
streq	r0, [ip, #-81]	; 0xffffffaf	
tsteq	r0, ip, lsl r1		
andeq	fp, r0, sp, asr #15		
eorne	fp, lr, r0, lsl #24		
andeq	r1, r0, r0		
ldfles	f0, [ip], {0}		
stceq	0, cr0, [r0, #-8]		
andeq	r1, r1, r0, lsl #24		
sbceq	ip, r2, r1, lsl #26		
bleq	fe783324 <LRemap+0x783315>		
ldmdblt	r3, {}	; <UNPREDICTABLE>	
tsteq	r0, r4, rrx		
andeq	fp, r0, pc, asr #15		
bpl	fef07f34 <LRemap+0xf07f25>		
andle	r0, r1, r0		
strheq	r0, [r0], -r7		
andeq	sp, r0, r4, lsl fp		
eorne	fp, lr, r0, lsl #24		
andeq	r0, r0, r0, lsl #16		
svceq	0x00d20100		
andeq	r0, r0, fp, ror #1		
muleq	r0, lr, fp		
stcvs	0, cr0, [ip, #-0]		
tsteq	r0, ip, lsl r1		
andeq	ip, r0, r8, ror #5		
eorne	ip, lr, r0, lsl #24		
andeq	r2, r0, r0, lsl #8		
ldfvss	f0, [ip]		
stceq	0, cr0, [r0, #-12]		
andeq	r1, r1, r0, lsl #24		
sbceq	lr, r2, r1, lsl #16		
bleq	fefc337c <LRemap+0xfc336d>		
ldmdblt	r3, {}	; <UNPREDICTABLE>	
tsteq	r0, r4, rrx		
andeq	ip, r0, sl, ror #5		
bpl	fef07f8c <LRemap+0xf07f7d>		
bl	43390 <SLCRL2cRamConfig+0x2318e>		
andeq	r0, r0, r2, asr #1		
andeq	r3, r1, r5, lsl r8		
eorne	ip, lr, r0, lsl #24		
andeq	r0, r0, r0, lsl #16		
strbcc	r0, [sp, r0, lsl #2]!		
svceq	0x00000003		
andeq	r0, r0, r8, asr #2		
		; <UNDEFINED> instruction	 0x00000bbf
cmpeq	r4, r0, lsl #8		
cdpcs	0, 13, cr0, cr4, cr0, {0}		
andseq	r0, r4, r0, lsl r0		
svc	0x00010000		
andeq	r6, r1, pc, lsl #10		
andeq	lr, fp, r0		
cdpcs	6, 13, cr1, cr4, cr0, {0}		
andseq	r0, r4, r0, lsl r0		
tstvc	r7, r0		
vhadd.u8	d0, d0, d1		
strne	r0, [r0, -fp]		
andeq	r0, r0, sp, ror r1		
andeq	r0, r0, r1, lsl ip		
stmdane	r0, {}	; <UNPREDICTABLE>	
andeq	r1, r1, r7, lsl ip		
		; <UNDEFINED> instruction	 0xf0010401
stceq	0, cr1, [r0], {46}	; 0x2e	
mrseq	r0, (UNDEF	 0)	
muleq	r3, ip, sp		
ldclne	9, cr1, [r8], #-0		
streq	r0, [r1], #-1		
andeq	ip, r0, r1, lsl #4		
bne	140380c <__undef_stack+0x12e9f6c>		
andeq	r1, r1, sl, ror #21		
strlt	r0, [r1, -r1, lsl #8]		
movwcc	r0, #0		
bleq	344c <_HEAP_SIZE+0x144c>		
		; <UNDEFINED> instruction	 0x000064b9
strlt	r0, [r1, -r1, lsl #12]		
blne	3428 <_HEAP_SIZE+0x1428>		
andeq	r0, r0, r5, lsl r1		
		; <UNDEFINED> instruction	 0x00102ef4
andeq	r0, r0, r8		
andne	r0, r1, #4096	; 0x1000	
andeq	r0, r0, ip, lsr #2		
tstcs	r2, r1, lsl #2		
tsteq	r0, r1		
stmdane	r0, {r4, r6}		
andeq	r1, r1, r5, asr #24		
stc2	13, cr1, [r1], {1}		
strcs	r1, [r0], #-46	; 0xffffffd2	
mrseq	r0, (UNDEF	 0)	
muleq	r4, ip, r7		
ldclne	9, cr1, [r8], #-0		
stcne	0, cr0, [r1, #-4]		
andeq	ip, r0, r1, lsl #4		
bne	140386c <__undef_stack+0x12e9fcc>		
andeq	r1, r1, sl, ror #21		
andgt	r1, r1, #1, 26	; 0x40	
strpl	r0, [r0], #-0		
bleq	34ac <_HEAP_SIZE+0x14ac>		
		; <UNDEFINED> instruction	 0x000064b9
andgt	r1, r1, #1, 30		
stcne	0, cr0, [r0], {-0}		
andeq	r0, r0, r4, asr r1		
andseq	r2, r0, r0, lsl #30		
andeq	r0, r0, r8, lsl r0		
strmi	r2, [r1, -r1, lsl #2]		
svceq	0x00000004		
andeq	r0, r0, r5, ror #2		
andeq	r0, r0, r4, asr ip		
eorne	r0, pc, r6, lsl r0	; <UNPREDICTABLE>	
andeq	r1, r0, r0, lsl #16		
cmneq	r1, r0, lsl #14		
ldcleq	0, cr0, [r5], #-0		
ldcvc	0, cr0, [r7, #-0]		
cdpls	0, 0, cr0, cr0, cr1, {0}		
andeq	r0, r0, ip		
orreq	r1, sl, r0, lsl #22		
svccs	0x00180000		
andeq	r0, r8, r0, lsl r0		
movwcs	r0, #4096	; 0x1000	
		; <UNDEFINED> instruction	 0x01a11201
mrspl	r0, (UNDEF	 1)	
andeq	r9, r1, r2, lsl r6		
subseq	r0, r0, r0, lsl #2		
rscseq	r0, r7, r0, lsl #28		
svccs	0x00200000		
andeq	r0, ip, r0, lsl r0		
stcls	0, cr0, [r1], {-0}		
andeq	r0, r0, r4, lsl #9		
andeq	r0, r1, pc, lsl #16		
andeq	sp, ip, r0		
ldrpl	r0, [sp], #-0		
stccs	0, cr0, [r0], {1}		
andcs	r1, r0, pc, lsr #32		
mrseq	r0, (UNDEF	 0)	
		; <UNDEFINED> instruction	 0x01650f9c
ldcleq	0, cr0, [r1]		
tstvc	r7, r0		
andne	r0, r0, #1		
strne	r0, [r0, -sp]		
andeq	r0, r0, sp, ror r1		
andeq	r0, r0, fp, lsr sp		
		; <UNDEFINED> instruction	 0x01a20000
andeq	r0, r4, r0		
andeq	r0, r0, fp, lsl #24		
ldrbne	r0, [r3], -r4, lsl #2		
strge	r0, [r1, #-1]		
andlt	r0, r0, #28, 2		
stfmis	f0, [r0], {22}		
andge	r1, r0, pc, lsr #32		
movwle	r0, #0		
andeq	r0, r0, #20		
ldrcs	r0, [r2], r8, lsl #14		
andle	r0, r3, r0		
andeq	r0, r0, #28, 2		
andeq	r2, r0, r1, asr #10		
streq	r0, [r1], -r0, lsl #4		
andeq	r0, r0, r5, lsl #10		
andpl	r0, r8, #-2147483648	; 0x80000000	
andeq	r0, r0, #59	; 0x3b	
ldrteq	r0, [lr], -r2, lsl #10		
andeq	r0, r2, #0		
subeq	sl, r6, r7, lsl #6		
streq	r0, [r4, #-512]	; 0xfffffe00	
andeq	r4, r0, r7, asr r8		
rsceq	r1, pc, r3, lsl #20		
strbvs	r0, [r1, #-768]	; 0xfffffd00	
andeq	r0, r0, #0		
eorne	r0, r2, #4, 14	; 0x100000	
stmdaeq	r2, {}	; <UNPREDICTABLE>	
eorseq	fp, r4, r5, lsl #24		
streq	r0, [r4, #-1024]	; 0xfffffc00	
rsbseq	r6, r4, r9, ror #28		
strvc	r0, [r7], -r2, lsl #8		
movweq	r0, #23		
andeq	lr, r0, ip, lsl pc		
subseq	r4, sl, r4, lsl #4		
strvc	r0, [r5, #-0]		
		; <UNDEFINED> instruction	 0x06003233
andeq	r8, r0, r6, asr r1		
stmdaeq	r1, {r9}		
andeq	r0, r0, ip, lsl #10		
stmdavs	r7, {r1, sl}		
streq	r0, [r0], -r1		
andeq	r1, r1, r2, asr #25		
svccs	0x004c5101		
subseq	r0, r0, r0, lsl r0		
stcls	0, cr0, [r1], {-0}		
andeq	r0, r0, sl, lsl r1		
tsteq	ip, r7, lsl #30		
ldfcse	f0, [r1], {-0}		
stcvs	0, cr0, [r0, #-0]		
stmdaeq	r0, {r0, r2, r3}		
andseq	r2, r0, ip, ror #30		
andeq	r0, r0, lr, ror r1		
andeq	r0, r0, r2, ror #1		
cmpeq	r1, r9, lsl #2		
andpl	r0, r1, r0, lsr r9		
andeq	r7, r0, r2, lsl #8		
eorne	r7, pc, r8, lsl #24		
andeq	r7, r1, r0, lsl #28		
andeq	pc, r0, r0, lsl #12		
tstpl	r1, r0, lsl #18		
andeq	r7, r0, r2, lsl #12		
eorne	r8, pc, r8, lsl #24		
andeq	r7, r1, r0, lsl #28		
andeq	r0, r1, r0, lsl #20		
tstpl	r1, r0, lsl #18		
andeq	r7, r0, r2, lsl #10		
eorne	r9, pc, sl, lsl #24		
andeq	r7, r1, r0, lsl #28		
tstpl	r1, r0, lsl #18		
andeq	r3, r0, r1, lsl #2		
tsteq	ip, r6, lsl #30		
stflse	f0, [sl], #-0		
andpl	r1, r0, pc, lsr #32		
mrseq	r0, (UNDEF	 0)	
muleq	r1, ip, r8		
ldcne	7, cr0, [pc], {0}		
bvs	43664 <SLCRL2cRamConfig+0x23462>		
andeq	r0, r0, r8, ror r1		
muleq	r0, r5, sp		
strbvc	r6, [pc, -fp, lsl #24]!		
stfhie	f0, [ip], #-0		
movwlt	r0, #0		
stceq	0, cr0, [r0], {13}		
		; <UNDEFINED> instruction	 0x00011cbd
addeq	r6, ip, r1, lsl #26		
ldcleq	0, cr0, [r1]		
andlt	r0, sp, r0		
strls	r1, [r0], #-47	; 0xffffffd1	
stceq	0, cr0, [r0, #-4]		
andseq	r2, r0, r0, asr #31		
muleq	r0, r4, r1		
eorne	sp, pc, sp		
andeq	r9, r1, r0, lsl #8		
streq	r0, [lr], #-0		
andeq	r0, r0, ip, lsr #32		
tsteq	sl, pc, lsl #10		
strbtls	r0, [r7], #1280	; 0x500	
andne	r0, r0, r1		
andeq	r0, r0, ip, lsl #1		
andeq	r8, r0, r0, lsl ip		
ldr	r0, [r1, -r0]		
streq	r0, [r0, #-280]	; 0xfffffee8	
andeq	r8, r0, r3, ror #25		
addeq	r1, ip, r0		
andeq	r0, r0, r0		
muleq	r0, r0, r0		
ldcleq	0, cr0, [lr], #8		
mrseq	r0, (UNDEF	 4)	
andeq	r1, r0, r8, ror #11		
andseq	r2, r0, ip, ror #31		
andseq	r3, r0, ip, lsr #32		
svcpl	0x00757063		
strbtvc	r6, [r9], #-3689	; 0xfffff197	
movwmi	r5, #814	; 0x32e	
strbvs	r5, [r4, #-3130]!	; 0xfffff3c6	
mcrvs	9, 3, r6, cr7, cr3, {3}		
teqcc	r0, r3, ror r2		
rsbsvc	r5, r0, #13568	; 0x3500	
cmnvs	r5, #454656	; 0x6f000	
ldcpl	15, cr5, [r1], #-464	; 0xfffffe30	
bvs	1be00d0 <__undef_stack+0x1ac6830>		
svcpl	0x00746365		
ldrbtvs	r2, [r3], #-3633	; 0xfffff1cf	
strbtvs	r5, [r6], -fp, ror #24		
stclvs	15, cr5, [r3], #-464	; 0xfffffe30	
cmnvc	fp, #-1140850687	; 0xbc000001	
rsbsvc	r6, r3, pc, asr r2		
		; <UNDEFINED> instruction	 0x3773705c
rsbvc	r6, pc, #2080374785	; 0x7c000001	
cmnvs	r8, r4, ror r5		
ldcpl	15, cr5, [r0], #-228	; 0xffffff1c	
cmnvc	r2, #108, 18	; 0x1b0000	
cmpvc	ip, #-939524095	; 0xc8000001	
strbtvs	r6, [lr], #-372	; 0xfffffe8c	
cdpvs	12, 6, cr6, cr15, cr1, {3}		
ldrbtcc	r5, [r6], #-3941	; 0xfffff09b	
cmpvc	ip, #-268435451	; 0xf0000005	
smlsdxmi	r0, r2, r3, r6		
teqmi	r0, lr, asr #10		
mrccs	0, 1, r2, cr2, cr3, {2}		
strcc	r3, [lr, #-1074]!	; 0xfffffbce	
andhi	r0, r1, r1, lsr r0		
muleq	r0, r5, r0		
ldceq	0, cr0, [r2, #-16]		
mrseq	r0, (UNDEF	 4)	
andeq	r1, r1, r3, asr r6		
tsteq	ip, r1, lsl #26		
tsteq	r6, r0, lsl #4		
adcsne	ip, pc, r0, lsl #24		
andeq	r0, r0, r0, lsl #8		
andseq	r3, r6, r0, lsl #2		
streq	r0, [r1], -r0, lsl #4		
andeq	r0, r0, r5, lsl #10		
andpl	r0, r8, #-2147483648	; 0x80000000	
andeq	r0, r0, #59	; 0x3b	
ldrteq	r0, [lr], -r2, lsl #10		
andeq	r0, r2, #0		
subeq	sl, r6, r7, lsl #6		
streq	r0, [r4, #-512]	; 0xfffffe00	
andeq	r4, r0, r7, asr r8		
andcs	r0, r7, #33554432	; 0x2000000	
andeq	r0, r0, #18		
ldrtcc	r0, [ip], #1288	; 0x508	
stmdaeq	r2, {}	; <UNPREDICTABLE>	
eoreq	r9, r6, r7, lsl #4		
streq	r0, [r4, #-768]	; 0xfffffd00	
rsbseq	r6, r4, r9, ror #28		
strvc	r0, [r7], -r2, lsl #8		
andeq	r0, r0, #23		
cmneq	r8, r4, lsl #14		
mrseq	r0, (UNDEF	 2)	
andeq	r0, r5, r8, lsl #24		
cfstrdne	mvd0, [r5]		
andne	r0, r2, #1		
andseq	fp, r0, ip, asr #31		
andeq	r0, r0, r4		
strle	r9, [r5], -r1, lsl #24		
tsteq	r0, ip, lsl r1		
andeq	r5, r0, r5, lsr #26		
subseq	r0, r0, r0, lsl #2		
andeq	lr, r0, r0, lsl #20		
movwvs	r0, #1024	; 0x400	
streq	r0, [r0], #-13		
tsteq	r6, r1, lsl #6		
stfnee	f0, [fp]		
ldrtne	r0, [r2], r1		
svclt	0x00d00001		
eorseq	r0, ip, r0, lsl r0		
ldrtne	r0, [r5], r0		
mrseq	r0, (UNDEF	 2)	
andeq	r0, r5, r6, lsl #10		
stmdaeq	r1, {r9}		
andeq	r3, r0, r2, asr fp		
cdpcc	2, 0, cr0, cr5, cr2, {0}		
andeq	r0, r0, #6		
strtmi	r0, [r3], r2, lsl #14		
streq	r0, [r2], #-0		
subeq	r5, r8, r5, lsl #14		
streq	r0, [r4, -r0, lsl #4]		
andeq	r1, r0, r2, lsr #4		
stclt	8, cr0, [r5], {2}		
andeq	r0, r0, #52	; 0x34	
ldrcs	r0, [r2], r8, lsl #14		
streq	r0, [r3], #-0		
strbtvc	r6, [lr], #-2309	; 0xfffff6fb	
streq	r0, [r4, -r0, lsl #4]		
andeq	r1, r0, r6, ror r7		
stmdavs	r7, {r1, sl}		
streq	r0, [r0], #-1		
strdeq	r1, [r1], -sp		
rsbseq	r9, sp, r2, lsl #4		
streq	r0, [r5], #-0		
andeq	r0, r0, r3, lsl #1		
stfeqs	f0, [r8], {2}		
streq	r0, [r0], -r5		
andeq	r1, r1, r6, lsl sp		
rsbseq	r2, r2, r1, lsl #24		
svclt	0x00d00000		
eorseq	r0, ip, r0, lsl r0		
stcls	0, cr0, [r1], {-0}		
ldrdeq	r0, [r0], -r1		
tsteq	sp, r7, lsl #10		
stfpls	f0, [ip, #-0]		
svc	0x00000000		
stmdaeq	r0, {r0, r2, r3}		
andeq	r1, r1, r1, lsr #26		
sbcseq	r2, r1, r1, lsl #28		
movweq	r0, #20480	; 0x5000	
andseq	r4, r1, r0, ror r0		
tsteq	sp, r8, lsl #24		
teqle	pc, r0, lsl #2		
mrseq	r0, (UNDEF	 0)	
streq	r0, [r5], #-83	; 0xffffffad	
andeq	r0, r0, ip, lsr #32		
tsteq	sp, r9, lsl #20		
stfpls	f0, [r3, #-0]		
stmdbeq	r0, {}	; <UNPREDICTABLE>	
strdeq	r1, [r1], -r3		
subseq	r2, sp, r1, lsl #8		
mrspl	r0, (UNDEF	 0)	
streq	r0, [r0], #-0		
andeq	lr, sp, r0, lsl #28		
movwpl	r0, #5120	; 0x1400	
tsteq	r0, r6, lsl r1		
andeq	r1, r1, r6, lsr #26		
		; <UNDEFINED> instruction	 0x000116b2
andseq	ip, r0, ip		
andeq	r0, r0, r8		
andeq	r1, r0, r9, lsr r7		
eorseq	fp, pc, r2, lsl #16		
stfmis	f0, [sl, #-0]		
stceq	0, cr0, [r0], {-0}		
stmdaeq	r0, {r6, r7, ip}		
mrseq	r0, (UNDEF	 0)	
muleq	r0, ip, sp		
strbtvs	r0, [r6], #-768	; 0xfffffd00	
stfmis	f0, [sl, #-0]		
andne	r0, r0, r0		
andeq	r0, r0, lr		
stmdbvs	r5, {r2, sl}		
andeq	r7, r0, lr, ror #8		
andeq	r0, r0, lr, lsl r2		
cdpeq	0, 3, cr0, cr8, cr4, {0}		
mrseq	r0, (UNDEF	 4)	
andeq	r1, r1, r3, asr r6		
tsteq	sp, r1, lsl #14		
tsteq	r6, r0, lsl #4		
sbcne	r1, r0, r0, lsl #8		
andeq	r1, r0, r0		
andseq	r7, r7, r0, lsl #2		
streq	r0, [r4, #-512]	; 0xfffffe00	
rsbseq	r6, r4, r9, ror #28		
strvc	r0, [r7], -r3, lsl #8		
movweq	r0, #23		
streq	r0, [r5, #-1537]	; 0xfffff9ff	
mrseq	r0, (UNDEF	 3)	
eorseq	r5, fp, r8, lsl #4		
streq	r0, [r2, #-768]	; 0xfffffd00	
andeq	r0, r0, lr, lsr r6		
movwge	r0, #29187	; 0x7203	
movweq	r0, #70	; 0x46	
ldmdami	r7, {r2, r8, sl}^		
streq	r0, [r3], #-0		
andseq	r2, r2, r7, lsl #4		
streq	r0, [r8, #-768]	; 0xfffffd00	
		; <UNDEFINED> instruction	 0x000034bc
andls	r0, r7, #196608	; 0x30000	
streq	r0, [r0], #-38	; 0xffffffda	
andeq	r5, r0, ip, lsl #25		
subeq	r1, pc, r2		
strls	r0, [r4], -r0		
andeq	r0, r0, #1073741831	; 0x40000007	
andeq	r4, r0, r4, lsl r1		
cfstrdne	mvd0, [r8, #-0]		
stmdane	r2, {r0}		
andeq	r0, r0, r8, asr #32		
tsteq	sp, r4, lsl #30		
ldmdami	fp, {r9}		
movweq	r0, #0		
cmneq	r8, r4, lsl #14		
mrseq	r0, (UNDEF	 3)	
andeq	r0, r5, r8, lsl #24		
cfstrdne	mvd0, [r1]		
bvc	c39f0 <SLCRL2cRamConfig+0xa37ee>		
andeq	r0, r0, pc, asr #32		
tsteq	sp, r4, lsl #2		
ldmmi	fp, {r8, r9}		
streq	r0, [r0], #-0		
andeq	r5, r0, sp, lsl #25		
rsbeq	fp, fp, r3, lsl #16		
stmdals	r4, {}	; <UNPREDICTABLE>	
movweq	r0, #285	; 0x11d	
		; <UNDEFINED> instruction	 0x000076b9
cfstrdne	mvd0, [sl, #-0]		
blt	c3a1c <SLCRL2cRamConfig+0xa381a>		
andeq	r0, r0, r1, lsl #1		
tsteq	sp, r4, lsl #2		
ldchi	3, cr0, [fp]		
streq	r0, [r0], #-0		
strdeq	r1, [r1], -pc	; <UNPREDICTABLE>	
eoreq	sp, ip, r3, lsl #18		
strcc	r0, [r4, -r0]		
movweq	r0, #285	; 0x11d	
ldrdeq	r4, [r0], -lr		
cfstr64ne	mvdx0, [r1]		
ldrteq	r0, [ip], #-1		
andeq	sp, r1, sl, lsl r6		
stclne	6, cr0, [r6]		
stcne	0, cr0, [r4], {1}		
andeq	r0, r0, r6, asr #1		
stclne	6, cr0, [r7, #-0]		
stcne	0, cr0, [r4, #-4]		
strheq	r0, [r0], -r0	; <UNPREDICTABLE>	
stcne	6, cr0, [r8, #8]!		
cdpne	0, 0, cr0, cr4, cr1, {0}		
andeq	r0, r0, r7, ror #1		
ldclne	6, cr0, [r0, #-16]		
svcne	0x00040001		
strdeq	r0, [r0], -r2		
stclne	6, cr0, [r8, #32]		
andcs	r0, r4, r1		
ldrdeq	r0, [r0], -r1		
stclne	6, cr0, [sp, #40]!	; 0x28	
tstcs	r4, r1		
ldrdeq	r0, [r0], -ip		
ldcne	6, cr0, [r0, #48]!	; 0x30	
andcs	r0, r4, #1		
andeq	r0, r0, r6, asr #1		
ldclne	6, cr0, [r9, #-56]	; 0xffffffc8	
movwcs	r0, #16385	; 0x4001	
strheq	r0, [r0], -fp		
ldcne	6, cr0, [pc, #-64]!	; 3a6c <_HEAP_SIZE+0x1a6c>	
tstcc	r4, r1		
andeq	r0, r0, r5, lsr #1		
stclne	6, cr0, [lr, #-80]!	; 0xffffffb0	
andcc	r0, r4, #1		
andeq	r0, r0, pc, asr #32		
stcne	6, cr0, [lr, #-96]!	; 0xffffffa0	
movwcc	r0, #16385	; 0x4001	
andeq	r0, r0, r5, lsr #1		
ldclne	6, cr0, [r8, #-112]!	; 0xffffff90	
strcc	r0, [r4], #-1		
andeq	r0, r0, pc, asr #32		
ldcne	6, cr0, [r8, #128]!	; 0x80	
strcc	r0, [r4, #-1]		
andeq	r0, r0, r5, lsr #1		
stcne	6, cr0, [r2, #144]	; 0x90	
strcc	r0, [r4], -r1		
andeq	r0, r0, pc, asr #32		
ldclne	6, cr0, [r4, #160]!	; 0xa0	
strcc	r0, [r4, -r1]		
andeq	r0, r0, pc, asr #32		
ldcne	6, cr0, [lr, #176]	; 0xb0	
stmdacc	r4, {r0}		
andeq	r0, r0, pc, asr #32		
stcne	6, cr0, [ip, #192]	; 0xc0	
stmdbcc	r4, {r0}		
ldrdeq	r0, [r0], -r6		
svcmi	0x00070034		
str	r0, [r0], -r0		
stmdaeq	r0, {r0}		
muleq	r0, r7, r0		
svcle	0x00090001		
tsteq	r0, sp, lsl r1		
andeq	r2, r0, fp, lsr #10		
sbcne	r1, r0, r0, lsl #8		
andeq	r1, r0, r0		
blne	fe703f3c <LRemap+0x703f2d>		
beq	3b48 <_HEAP_SIZE+0x1b48>		
tsteq	r0, r6, ror #8		
andeq	r2, r0, fp, lsr #10		
andeq	r3, lr, r0, lsl #2		
strbvc	r0, [r2, #-2816]!	; 0xfffff500	
blcs	43cec <SLCRL2cRamConfig+0x23aea>		
andeq	r0, r0, fp, lsl r2		
stfeqs	f5, [r0], {1}		
andeq	pc, r0, r4, lsl #26		
sbceq	r0, r2, r0		
andeq	r0, r4, r0		
andeq	r0, r0, r2, ror #29		
ldrbne	r0, [r3], -r4, lsl #2		
streq	r0, [r1], -r1		
andlt	r0, r0, #-2147483641	; 0x80000007	
strcs	r0, [r0], #-278	; 0xfffffeea	
andne	r1, r0, r0, asr #1		
stmdbeq	r0, {}	; <UNPREDICTABLE>	
andeq	r0, r0, #24		
streq	r0, [r5, #-1537]	; 0xfffff9ff	
mrseq	r0, (UNDEF	 2)	
eorseq	r5, fp, r8, lsl #4		
streq	r0, [r2, #-512]	; 0xfffffe00	
andeq	r0, r0, lr, lsr r6		
movwge	r0, #29186	; 0x7202	
andeq	r0, r0, #70	; 0x46	
ldmdami	r7, {r2, r8, sl}^		
streq	r0, [r2], #-0		
andseq	r2, r2, r7, lsl #4		
streq	r0, [r8, #-512]	; 0xfffffe00	
		; <UNDEFINED> instruction	 0x000034bc
andls	r0, r7, #131072	; 0x20000	
movweq	r0, #38	; 0x26	
cdpvs	5, 6, cr0, cr9, cr4, {0}		
streq	r0, [r2], #-116	; 0xffffff8c	
andseq	r7, r7, r7, lsl #12		
streq	r0, [r4, -r0, lsl #4]		
andeq	r0, r0, r8, ror #2		
stfeqs	f0, [r8], {2}		
streq	r0, [r0], #-5		
andeq	r1, r1, r0, lsl lr		
subseq	r7, sp, r2, lsl #14		
eorgt	r0, r4, r0		
andeq	r0, r8, r0, lsl r0		
stcls	0, cr0, [r1], {-0}		
andeq	r0, r0, r1, lsr #1		
rsbeq	r6, r4, r5, lsl #12		
subseq	r2, sp, r1, lsl #26		
cdpeq	0, 5, cr0, cr2, cr0, {0}		
streq	r0, [r0], -r0		
andeq	r1, r1, pc, lsl #28		
subseq	r3, sp, r1, lsl #6		
eorgt	r0, ip, r0		
andeq	r0, r8, r0, lsl r0		
stcls	0, cr0, [r1], {-0}		
rsbeq	r6, r4, r5, lsl #12		
subseq	r3, sp, r1, lsl #6		
cdpeq	0, 7, cr0, cr3, cr0, {0}		
andeq	r0, r0, r0		
andeq	r0, r0, fp, lsr r1		
svceq	0x00510004		
mrseq	r0, (UNDEF	 4)	
andeq	r1, r1, r3, asr r6		
tsteq	lr, r1, lsl #26		
tsteq	r6, r0, lsl #4		
sbcne	r3, r0, r0, lsl #8		
andeq	r3, r0, r0		
andseq	r8, r8, r0, lsl #24		
streq	r0, [r1], -r0, lsl #4		
andeq	r0, r0, r5, lsl #10		
andpl	r0, r8, #-2147483648	; 0x80000000	
andeq	r0, r0, #59	; 0x3b	
ldrteq	r0, [lr], -r2, lsl #10		
andeq	r0, r2, #0		
subeq	sl, r6, r7, lsl #6		
streq	r0, [r4, #-512]	; 0xfffffe00	
andeq	r4, r0, r7, asr r8		
andcs	r0, r7, #33554432	; 0x2000000	
andeq	r0, r0, #18		
ldrtcc	r0, [ip], #1288	; 0x508	
stmdaeq	r2, {}	; <UNPREDICTABLE>	
eoreq	r9, r6, r7, lsl #4		
streq	r0, [r4, #-768]	; 0xfffffd00	
rsbseq	r6, r4, r9, ror #28		
strvc	r0, [r7], -r2, lsl #8		
streq	r0, [r0], #-23	; 0xffffffe9	
andeq	r5, r0, ip, lsl #25		
subeq	r1, r1, r2		
streq	r0, [r2], #-0		
andeq	r6, r1, r7, lsl #16		
stmdaeq	r1, {r9}		
andeq	r0, r0, ip, lsl #10		
subseq	r8, ip, r4, lsl #26		
blvs	fee048b4 <LRemap+0xe048a5>		
streq	r0, [r0, #-0]		
andeq	r1, r1, r8, lsl lr		
addeq	r2, r4, r1, lsl #24		
eorsgt	r0, r4, r0		
andseq	r0, r8, r0, lsl r0		
stcls	0, cr0, [r1], {-0}		
ldrdeq	r0, [r0], -lr		
rsbeq	r6, r4, r6, lsl #12		
subseq	r2, sp, r1, lsl #24		
cdpeq	0, 9, cr0, cr4, cr0, {0}		
blle	1c3ce0 <__undef_stack+0xaa440>		
tsteq	r0, r4, lsr #32		
andeq	r8, r0, ip, lsr #8		
andeq	fp, lr, r0, lsl #10		
cdpne	7, 2, cr0, cr6, cr0, {0}		
stccs	0, cr0, [r1], {1}		
andeq	r0, r0, sp, asr r0		
ldrdeq	r0, [r0], -r6		
sbcne	r3, r0, r8, lsl #24		
andeq	r2, r1, r0, lsl #26		
strne	r0, [r5, -r0]		
tsteq	r0, lr, lsl r1		
andeq	r8, r0, r5, lsr r4		
sbcne	r4, r0, r0, lsl #24		
andeq	r1, r0, r0, lsl #16		
ldfcss	f0, [ip]		
streq	r0, [r0], -r1		
tsteq	r0, r6, ror #8		
andeq	r5, r0, r5, lsr sp		
andeq	pc, lr, r0, lsl #14		
ldrbcs	r0, [fp], #1792	; 0x700	
strcc	r0, [r1, #-0]		
andeq	r0, r0, r4, lsl #1		
andeq	r0, r0, r8, lsl pc		
tsteq	lr, r7, lsl #12		
ldfpls	f0, [r5, #-0]		
stmdbcc	r0, {}	; <UNPREDICTABLE>	
stmdaeq	r0, {r0, r1, r2, r3}		
andseq	ip, r0, r4, asr r0		
andeq	r0, r0, sp, lsr #2		
cdpne	9, 1, cr0, cr14, cr0, {0}		
stmdane	r4, {r0}		
andeq	r0, r0, r8, lsr r1		
subseq	r0, sp, sl, lsl #8		
svccc	0x00000000		
streq	r0, [r0], #-1		
andeq	lr, pc, r0, lsl #18		
movwpl	r0, #5120	; 0x1400	
tsteq	r0, r6, lsl r1		
andeq	r1, r1, r5, lsr lr		
		; <UNDEFINED> instruction	 0x000116b2
andseq	ip, r0, r4, rrx		
muleq	r0, r8, r0		
andeq	r1, r0, r6, lsr #18		
stmdbvs	r5, {r1, sl}		
movweq	r7, #1134	; 0x46e	
ldrbne	r0, [r6, -r4, lsl #14]!		
mrseq	r0, (UNDEF	 3)	
andeq	r0, r5, r6, lsl #10		
stmdaeq	r1, {r8, r9}		
andeq	r3, r0, r2, asr fp		
cdpcc	2, 0, cr0, cr5, cr3, {0}		
movweq	r0, #6		
strtmi	r0, [r3], r2, lsl #14		
streq	r0, [r3], #-0		
subeq	r5, r8, r5, lsl #14		
streq	r0, [r4, -r0, lsl #6]		
andeq	r1, r0, r2, lsr #4		
stclt	8, cr0, [r5], {3}		
movweq	r0, #52	; 0x34	
ldrcs	r0, [r2], r8, lsl #14		
streq	r0, [r3], #-0		
andeq	r6, r1, r7, lsl #16		
stmdavc	r4, {sl}		
movweq	r0, #0		
streq	r0, [ip, #-2049]	; 0xfffff7ff	
strpl	r0, [r5], #-0		
tsteq	r0, r2		
andeq	r2, r0, r2, lsr r5		
sbcne	r6, r0, r0, lsl #8		
andeq	r4, r0, r0, lsl #24		
blle	fe7041fc <LRemap+0x7041ed>		
streq	r0, [r0], -r0		
tsteq	r0, r6, ror #8		
andeq	r2, r0, r2, lsr r5		
andeq	r5, pc, r0, lsl #20		
strbvc	r0, [r2, #-1536]!	; 0xfffffa00	
andcc	r0, r1, #102	; 0x66	
andeq	r0, r0, r2, ror r0		
andeq	r0, r0, r6, lsl #31		
tsteq	lr, r7, lsl #24		
ldrcs	r0, [r2, #-256]!	; 0xffffff00	
andlt	r0, r0, #0		
stmdaeq	r0, {r0, r1, r2, r3}		
strcc	r0, [r1, #-105]	; 0xffffff97	
andeq	r0, r0, r5, lsr #32		
andeq	r0, r0, r9, ror #31		
sbcne	r8, r0, r9, lsl #24		
andeq	r3, r1, r0, lsl #14		
movwpl	r0, #20480	; 0x5000	
tsteq	r0, r2		
andeq	r2, r0, fp, asr #10		
sbcne	fp, r0, r0		
andeq	r4, r0, r0, lsl #24		
ldrcc	r0, [ip, r0, lsl #2]		
streq	r0, [r0], -r1		
tsteq	r0, r6, ror #8		
andeq	r2, r0, fp, asr #10		
andseq	r1, r0, r0, lsl #30		
strbvc	r0, [r2, #-1536]!	; 0xfffffa00	
blmi	44008 <SLCRL2cRamConfig+0x23e06>		
andeq	r0, r0, r2, ror r0		
andeq	r1, r0, fp, asr #32		
tsteq	lr, r7, lsl #24		
strbcs	r0, [fp, #-256]	; 0xffffff00	
strvc	r0, [r0, -r0]		
stmdaeq	r0, {r4}		
cdpmi	0, 0, cr0, cr1, cr9, {3}		
andeq	r0, r0, r5, lsr #32		
andeq	r1, r0, lr, lsr #1		
sbcne	sp, r0, r9, lsl #16		
andeq	r3, r1, r0, lsl #14		
movwmi	r0, #40960	; 0xa000	
andeq	r0, r0, #-2147483641	; 0x80000007	
andeq	r7, r0, r9, lsr #16		
cmneq	r9, r0		
andeq	r0, r4, r0		
andeq	r1, r0, r3, lsl #1		
ldrbne	r0, [r3], -r4, lsl #2		
bmi	43ec0 <SLCRL2cRamConfig+0x23cbe>		
andlt	r0, r0, #-2147483641	; 0x80000007	
stc2	1, cr0, [r0], {22}		
andge	r1, r0, r0, asr #1		
strls	r0, [r0, #-0]		
andeq	r0, r0, #25		
cdpvs	5, 6, cr0, cr9, cr4, {0}		
streq	r0, [r3], #-116	; 0xffffff8c	
andseq	r7, r7, r7, lsl #12		
streq	r0, [r1], -r0, lsl #6		
andeq	r0, r0, r5, lsl #10		
andpl	r0, r8, #-1073741824	; 0xc0000000	
movweq	r0, #59	; 0x3b	
ldrteq	r0, [lr], -r2, lsl #10		
andeq	r0, r3, #0		
subeq	sl, r6, r7, lsl #6		
streq	r0, [r4, #-768]	; 0xfffffd00	
andeq	r4, r0, r7, asr r8		
andcs	r0, r7, #50331648	; 0x3000000	
movweq	r0, #18		
ldrtcc	r0, [ip], #1288	; 0x508	
stmdaeq	r3, {}	; <UNPREDICTABLE>	
eoreq	r9, r6, r7, lsl #4		
streq	r0, [r4, -r0, lsl #6]		
andeq	r0, r0, r8, ror #2		
rsbseq	r0, r8, r4, lsl #8		
mrseq	r0, (UNDEF	 3)	
andeq	r0, r5, r8, lsl #24		
cmneq	sp, #0, 10		
movwcc	r0, #4096	; 0x1000	
andeq	r0, r0, r5, lsr #32		
ldrsheq	ip, [r0], -ip	; <UNPREDICTABLE>	
andeq	r0, r0, r0, asr r0		
rscseq	r9, r7, r1, lsl #24		
strvs	r0, [r6], -r0		
movwcc	r0, #4196	; 0x1064	
andeq	r0, r0, r5, lsr #32		
andeq	r1, r0, r4, ror #1		
ldrbtvs	r6, [r5], -r6, lsl #4		
eorsvc	r0, r3, #0, 2		
streq	r0, [r0, #-0]		
smladeq	r0, r1, r0, r0		
andeq	r1, r1, ip, lsr lr		
eoreq	r3, r5, r1, lsl #6		
teqne	r6, r0		
stmdbvs	r8, {}	; <UNPREDICTABLE>	
ldrcs	r0, [r7, #-256]!	; 0xffffff00	
strmi	r0, [r0], #-0		
stmdbeq	r0, {r0, r4}		
andseq	ip, r0, r8, lsl r1		
andeq	r0, r0, pc, ror #2		
sbcne	r3, r1, sl, lsl #8		
andeq	r6, r1, r0, lsl #30		
andeq	lr, r0, r0, lsl #26		
andpl	r0, r1, r0, lsl #22		
stmdbeq	r0, {r0, r8, sl, fp, ip, sp}		
andseq	ip, r0, ip, lsr r1		
andeq	r0, r0, pc, ror #2		
cmneq	ip, #0, 10		
bmi	43fa8 <SLCRL2cRamConfig+0x23da6>		
andeq	r0, r0, r5, lsr #32		
andseq	ip, r0, ip, asr #2		
andeq	r0, r0, r0, asr r0		
cmneq	pc, r1, lsl #24		
strvs	r0, [r6], -r0		
bmi	44150 <SLCRL2cRamConfig+0x23f4e>		
andeq	r0, r0, r5, lsr #32		
muleq	r0, lr, r1		
ldrbtvs	r6, [r5], -r6, lsl #4		
subvc	r0, sl, #0, 2		
svclt	0x00000000		
smladeq	r0, r1, r0, r0		
andeq	r1, r1, ip, lsr lr		
eoreq	r4, r5, r1, lsl #20		
mvnne	r0, r0		
stmdbvs	r8, {}	; <UNPREDICTABLE>	
strbcs	r0, [sp, #-256]	; 0xffffff00	
cdp2	0, 0, cr0, cr0, cr0, {0}		
stmdbeq	r0, {r0, r4}		
andseq	ip, r0, r8, ror #2		
andeq	r0, r0, pc, ror #2		
sbcne	r8, r1, sl, lsl #8		
andeq	r6, r1, r0, lsl #30		
andeq	r6, r1, r0, lsl #10		
andpl	r0, r1, r0, lsl #22		
stmdbeq	r0, {r0, r8, sl, fp, ip, sp}		
andseq	ip, r0, ip, lsl #3		
andeq	r0, r0, pc, ror #2		
cdpne	12, 5, cr0, cr2, cr0, {0}		
stmdacs	r2, {r0}		
andeq	r7, r0, sp, lsl #16		
strhi	r0, [r0, #-0]		
streq	r0, [r0], #-8		
andseq	r3, r1, r0, lsl #22		
movwpl	r0, #5120	; 0x1400	
tsteq	r0, r6, lsl r1		
andeq	r1, r1, sl, asr lr		
		; <UNDEFINED> instruction	 0x000116b2
mulseq	r0, ip, r1		
andeq	r0, r0, r0, lsl r0		
andeq	r1, r0, r1, lsl #20		
stmdbvs	r5, {r1, sl}		
movweq	r7, #1134	; 0x46e	
ldrbne	r0, [r6, -r4, lsl #14]!		
mrseq	r0, (UNDEF	 3)	
andeq	r0, r5, r6, lsl #10		
stmdaeq	r1, {r8, r9}		
andeq	r3, r0, r2, asr fp		
cdpcc	2, 0, cr0, cr5, cr3, {0}		
movweq	r0, #6		
strtmi	r0, [r3], r2, lsl #14		
streq	r0, [r3], #-0		
subeq	r5, r8, r5, lsl #14		
streq	r0, [r4, -r0, lsl #6]		
andeq	r1, r0, r2, lsr #4		
stclt	8, cr0, [r5], {3}		
movweq	r0, #52	; 0x34	
ldrcs	r0, [r2], r8, lsl #14		
cdpcs	0, 0, cr0, cr4, cr0, {0}		
andeq	r0, r0, #42	; 0x2a	
andeq	r2, r0, r7, lsl #10		
cfstrspl	mvf0, [ip], {0}		
andne	r0, r3, r0		
andeq	r0, r0, pc, asr #32		
subseq	r1, fp, r4, lsl #4		
svcmi	0x00270300		
streq	r0, [r0, #-0]		
andeq	r1, r0, r9, asr #17		
stfcss	f6, [r1], {4}		
streq	r0, [r0], -r0		
ldrblt	r0, [r0, -r4, lsl #6]		
streq	r0, [r0, -r0]		
ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>	
addeq	r5, ip, r3, lsl #4		
strvc	r0, [r7, -r0]		
movweq	r0, #67	; 0x43	
andeq	fp, r0, r3, asr r7		
bcc	2040e0 <__undef_stack+0xea840>		
strgt	r0, [r0, -r0]		
stmdbeq	r0, {}	; <UNPREDICTABLE>	
andeq	r0, r0, r7, asr #1		
streq	r0, [r3], #-3		
andeq	r6, r1, r7, lsl #16		
movweq	r0, #35328	; 0x8a00	
andeq	lr, r0, sp, asr #30		
vldrcc	d16, [r0]		
svcmi	0x00030000		
andeq	r0, r0, r5, lsr #32		
		; <UNDEFINED> instruction	 0x01af0b00
strpl	r0, [r3], #-0		
muleq	r0, r8, r0		
stmdbge	r4, {r2}		
movweq	r0, #32		
andeq	ip, r0, r5, asr lr		
rscne	r0, r2, r0, lsl #8		
stmdbpl	r3, {}	; <UNPREDICTABLE>	
andeq	r0, r0, fp, rrx		
movwge	r0, #17420	; 0x440c	
streq	r0, [r0, #-89]	; 0xffffffa7	
andeq	r5, r0, r6, lsl r6		
stccs	13, cr0, [r7, #-0]		
ldreq	r0, [r8, #-0]		
andeq	r6, r1, sp, lsr #10		
blcc	ff646d48 <LRemap+0x1646d39>		
svccs	0x00050000		
andeq	r0, r0, r5, ror #2		
blvs	17c7954 <__undef_stack+0x16ae0b4>		
ldrcs	r0, [r0, #-1280]!	; 0xfffffb00	
streq	r0, [r0], #-0		
subseq	r5, r4, fp, lsl #30		
ldrcs	r0, [r0, #-1280]!	; 0xfffffb00	
stmdaeq	r0, {}	; <UNPREDICTABLE>	
eorseq	r5, r6, fp, lsl #2		
ldrcs	r0, [r0, #-1280]!	; 0xfffffb00	
stceq	0, cr0, [r0], {-0}		
eoreq	fp, r3, fp, lsl #30		
ldrcs	r0, [r0, #-1280]!	; 0xfffffb00	
andne	r0, r0, r0		
rsbseq	r5, r8, lr, lsl #30		
cmneq	fp, r5, lsl #2		
andseq	r0, r4, r0		
tsteq	r2, pc, lsl #8		
streq	r0, [r8, -r0]		
blvc	419c <_HEAP_SIZE+0x219c>		
stmdbeq	r0, {r0}		
andeq	r0, r0, r7, asr #1		
andne	r0, sp, #0		
strcs	r0, [r0], #-6		
mvnseq	r3, r5, lsl #10		
strne	r0, [fp, -r0]		
streq	r0, [r0, #-6]		
andeq	r2, r0, r7, lsr r5		
andgt	r0, fp, r0		
streq	r0, [r0, #-98]	; 0xffffff9e	
andeq	r2, r0, r8, lsr r5		
andeq	r0, fp, #0, 8		
streq	r0, [r0, #-94]	; 0xffffffa2	
andeq	r2, r0, r9, lsr r5		
cdpls	8, 0, cr0, cr11, cr0, {0}		
streq	r0, [r0, #-58]	; 0xffffffc6	
andeq	r2, r0, sl, lsr r5		
strpl	r0, [fp, -r0, lsl #24]		
streq	r0, [r0, #-18]	; 0xffffffee	
andeq	r2, r0, fp, lsr r5		
mrsge	r1, (UNDEF	 11)	
streq	r0, [r0, #-84]	; 0xffffffac	
andeq	r2, r0, ip, lsr r5		
strcc	r1, [fp, #-1024]	; 0xfffffc00	
streq	r0, [r0, #-63]	; 0xffffffc1	
andeq	r2, r0, sp, lsr r5		
svclt	0x000b1800		
streq	r0, [r0, #-63]	; 0xffffffc1	
andeq	r2, r0, lr, lsr r5		
		; <UNDEFINED> instruction	 0xf40b1c00
streq	r0, [r0, #-62]	; 0xffffffc2	
andeq	r2, r0, pc, lsr r5		
andne	r2, r0, r0		
andeq	r0, r0, r2, lsl #27		
stmdami	r5, {r3, r8}		
andeq	r0, r0, r4, lsr r2		
eoreq	r4, r6, fp, lsl #24		
strbcc	r0, [r9], #-1280	; 0xfffffb00	
andeq	r0, r0, r2		
subeq	fp, r5, fp, lsl #10		
strbcc	r0, [sl], #-1280	; 0xfffffb00	
andhi	r0, r0, r2		
andseq	sp, r1, r1, lsl r8		
strbeq	r0, [ip, -r0, lsl #10]		
andeq	r0, r0, r1		
ldmdapl	r0, {r0, r8, ip}^		
svcmi	0x00050000		
andeq	r0, r0, r7, lsl #2		
stmdaeq	r0, {r2, r8}		
andeq	r0, r0, r5, lsl #2		
andeq	r0, r0, r4, asr #4		
andeq	ip, r0, r9, lsl #14		
andne	r1, r0, r0, lsl #30		
		; <UNDEFINED> instruction	 0x00003cbb
blpl	1448b4 <__undef_stack+0x2b014>		
andeq	r0, r0, r2, lsl #5		
eorseq	sp, fp, fp, lsl #18		
subshi	r0, ip, #0, 10		
andeq	r0, r0, r2		
subseq	lr, r6, fp, lsl #14		
ldrbcs	r0, [sp, #-1280]	; 0xfffffb00	
streq	r0, [r0], #-0		
andseq	r2, ip, fp, lsl #8		
ldmdahi	pc, {r8, sl}^	; <UNPREDICTABLE>	
stmdaeq	r0, {r1}		
andeq	r8, sp, fp, lsl #4		
vld3.8	{d16,d18,d20}, [r0], r0		
stmdahi	r0, {r0}		
strmi	r0, [r4], #-3840	; 0xfffff100	
stmdaeq	r0, {r1}		
muleq	r0, r8, r2		
muleq	r0, r8, r2		
andeq	ip, r0, r9, lsl #14		
svceq	0x00001f00		
andeq	r9, r2, r4, lsl #28		
sfmmi	f1, 4, [sp], {-0}		
stmdaeq	r0, {r1}		
sbceq	r7, r4, #335544320	; 0x14000000	
strls	r0, [fp, #-0]		
streq	r0, [r0, #-71]	; 0xffffffb9	
andeq	ip, r2, r4, ror r4		
		; <UNDEFINED> instruction	 0xf50b0000
streq	r0, [r0, #-282]	; 0xfffffee6	
andeq	r2, r0, r5, ror r5		
svceq	0x00000400		
andeq	r3, r0, r4, lsl #20		
ldmcs	sp!, {r8, sl, fp}^		
strbeq	r0, [r8, #-0]!		
		; <UNDEFINED> instruction	 0x0003f4bd
subsvc	r0, pc, r0, lsl #28		
ldrtgt	r0, [lr], #1280	; 0x500	
andeq	r0, r0, r2		
rsbseq	r5, r2, lr, lsl #30		
eoreq	fp, r5, r5, lsl #30		
cdpeq	0, 0, cr0, cr4, cr0, {0}		
streq	r7, [r0, #-1887]	; 0xfffff8a1	
andeq	r2, r0, r0, asr #11		
		; <UNDEFINED> instruction	 0xf60b0800
streq	r0, [r0, #-59]	; 0xffffffc5	
andeq	r4, r0, r1, asr #3		
stcvc	12, cr0, [fp], {-0}		
streq	r0, [r0, #-13]		
andeq	r4, r0, r2, asr #3		
svcpl	0x000e0e00		
streq	r6, [r0, #-1634]	; 0xfffff99e	
andeq	r9, r2, r3, asr #31		
bgt	2c8344 <__undef_stack+0x1aeaa4>		
streq	r0, [r0, #-86]	; 0xffffffaa	
andeq	r2, r0, r4, asr #11		
stmdbhi	fp, {fp, ip}		
streq	r0, [r0, #-35]	; 0xffffffdd	
andeq	r0, r1, fp, asr #11		
movwpl	r1, #48128	; 0xbc00	
streq	r0, [r0, #-2]		
andeq	r5, r5, sp, asr #15		
stcvs	0, cr2, [fp], {-0}		
streq	r0, [r0, #-3]		
andeq	r8, r5, pc, asr #13		
strne	r2, [fp], -r0, lsl #8		
streq	r0, [r0, #-66]	; 0xffffffbe	
ldrdeq	sl, [r5], -r2		
stmdalt	fp, {fp, sp}		
streq	r0, [r0, #-63]	; 0xffffffc1	
ldrdeq	ip, [r5], -r3		
svcpl	0x000e2c00		
streq	r6, [r0, #-629]	; 0xfffffd8b	
ldrdeq	r9, [r2], -r6		
svcpl	0x000e3000		
streq	r7, [r0, #-117]	; 0xffffff8b	
ldrdeq	ip, [r2], -r7		
svcpl	0x000e3800		
streq	r7, [r0, #-629]	; 0xfffffd8b	
ldrdeq	r2, [r0], -r8		
andne	r3, fp, r0, lsl #24		
streq	r0, [r0, #-59]	; 0xffffffc5	
ldrdeq	ip, [r5], -fp		
stmdbls	fp, {lr}		
streq	r0, [r0, #-13]		
ldrdeq	sp, [r5], -ip		
svcpl	0x000e4300		
streq	r6, [r0, #-620]	; 0xfffffd94	
ldrdeq	r9, [r2], -pc	; <UNPREDICTABLE>	
		; <UNDEFINED> instruction	 0xf60b4400
streq	r0, [r0, #-285]	; 0xfffffee3	
andeq	r2, r0, r2, ror #11		
ble	2d73e0 <__undef_stack+0x1bdb40>		
streq	r0, [r0, #-36]	; 0xffffffdc	
andeq	r7, r0, r3, ror #13		
strls	r5, [fp], -r0		
streq	r0, [r0, #-74]	; 0xffffffb6	
andeq	r1, r4, r6, ror #5		
tstle	fp, r0, lsl #8		
streq	r0, [r0, #-8]		
andeq	pc, r0, sl, ror #21		
stmdahi	fp, {fp, ip, lr}		
streq	r0, [r0, #-59]	; 0xffffffc5	
andeq	lr, r0, ip, ror #31		
tstle	fp, r0, lsl #24		
streq	r0, [r0, #-55]	; 0xffffffc9	
andeq	r2, r0, sp, ror #11		
movwne	r6, #1024	; 0x400	
andeq	r0, r0, r5, lsr #32		
andeq	r0, r0, r2, lsl r4		
andeq	r1, r4, r4, lsl r2		
tsteq	r5, r0, lsl #8		
bmi	504430 <__undef_stack+0x3eab90>		
strne	r0, [r0], #-5		
andeq	r0, r0, r5, lsr #32		
stmdane	r4, {r8, r9, sl, fp}		
strne	r0, [r0, #-4]		
andeq	r1, r0, lr, lsl r9		
cdpmi	4, 0, cr0, cr5, cr8, {1}		
andeq	r4, r5, r2, lsl #20		
cfmsub32ne	mvax0, mvfx1, mvfx15, mvfx0		
andpl	r0, r5, r1		
andeq	r2, r0, r2, lsl #10		
ldrcc	r0, [r6, -r0]		
streq	r0, [r0, #-30]	; 0xffffffe2	
		; <UNDEFINED> instruction	 0x06310255
strne	r0, [r4], -r0		
andeq	r1, r0, sl, lsl r6		
tstcc	r2, r5, lsl #10		
stmdaeq	r0, {r1, r2}		
eorseq	r6, fp, r6, lsl r0		
subseq	r0, r5, #0, 10		
andeq	r0, r0, r1, lsr r6		
bne	fee49cb4 <LRemap+0xe49ca5>		
strpl	r0, [r5, -r0]		
andeq	r2, r0, r2, lsl #10		
ldcle	0, cr1, [r6, #-0]		
streq	r0, [r0, #-47]	; 0xffffffd1	
ldmdaeq	r3, {r3, r4, r6, r9}		
ldrne	r0, [r4], -r0		
		; <UNDEFINED> instruction	 0x000013ba
strcs	r5, [r2, #-2565]	; 0xfffff5fb	
andcc	r0, r0, r0		
eorseq	r5, r5, r6, lsl pc		
subseq	r0, fp, #0, 10		
andeq	r0, r0, fp, ror r5		
stmdbcs	r5, {r2, r4, r5, r9, sl, ip}		
stcpl	0, cr0, [r5, #-0]		
andeq	r2, r0, r2, lsl #10		
ldcge	8, cr3, [r6, #-0]		
streq	r0, [r0, #-45]	; 0xffffffd3	
stmdaeq	lr!, {r0, r1, r2, r3, r4, r6, r9}		
ldrtne	r0, [ip], -r0		
		; <UNDEFINED> instruction	 0x00005abb
strvs	r6, [r2, #-517]	; 0xfffffdfb	
andmi	r0, r0, r1		
andeq	r8, pc, r6, lsl fp	; <UNPREDICTABLE>	
rsbeq	r0, r3, #0, 10		
andeq	r0, r0, r5, lsr #32		
ldmdacs	sl, {r2, r6, r9, sl, ip}^		
strvs	r0, [r5], #-0		
andeq	r6, r1, r2, lsl #10		
tstlt	r6, r0, lsl #16		
streq	r0, [r0, #-53]	; 0xffffffcb	
ldmdaeq	r4!, {r0, r2, r5, r6, r9}		
strbne	r0, [ip], -r0		
andeq	r5, r0, r8, lsl r8		
strcs	r6, [r2, #-2053]	; 0xfffff7fb	
andpl	r0, r0, r0		
eoreq	pc, r4, r6, lsl r3	; <UNPREDICTABLE>	
rsbeq	r0, r9, #0, 10		
andeq	r0, r0, sl, asr #10		
bcc	ffc49e70 <LRemap+0x1c49e61>		
stchi	0, cr0, [r5], {-0}		
andeq	pc, r7, r2, lsl #2		
bllt	5da52c <__undef_stack+0x4c0c8c>		
streq	r0, [r0, #-60]	; 0xffffffc4	
addeq	r0, r2, #144, 4		
mrseq	r0, (UNDEF	 72)	
eoreq	ip, sp, r7, lsl fp		
addseq	r0, r1, #0, 10		
andeq	r0, r0, r4, asr #4		
andseq	r0, r7, #76, 2		
streq	r0, [r0, #-36]	; 0xffffffdc	
stmdaeq	r5, {r0, r2, r4, r7, r9}^		
sbcseq	r0, ip, #0		
rsbeq	r1, r1, r7, lsl r2		
addseq	r0, sl, #0, 10		
strdeq	r0, [r0], -r6		
cdple	2, 1, cr0, cr7, cr0, {7}		
streq	r0, [r0, #-1]		
ldmdaeq	r1, {r0, r1, r3, r4, r7, r9}^		
rsceq	r0, ip, #0		
andpl	r0, r4, r0, lsl #30		
movweq	r0, #5		
streq	r0, [ip, #-2049]	; 0xfffff7ff	
streq	r0, [pc], #-0	; 4580 <_HEAP_SIZE+0x2580>	
strdeq	r0, [r0], -r4		
andeq	r2, r0, r3, lsl r5		
andeq	r7, r5, r0, lsl #22		
ldreq	r1, [r2], #-1024	; 0xfffffc00	
ldreq	r0, [r4, #-0]		
strne	r0, [r0], #-1		
andeq	r0, r0, fp, ror r5		
andeq	r2, r0, r4, lsl r5		
streq	r0, [pc], #-0	; 45a4 <_HEAP_SIZE+0x25a4>	
andeq	r0, r0, r1, lsl #11		
andeq	r5, r5, r8, lsl r0		
stcpl	15, cr0, [r4, #-0]		
movwne	r0, #5		
andeq	r0, r0, r1, lsl #1		
andeq	r0, r0, sl, lsr #11		
andeq	r1, r4, r4, lsl r2		
tsteq	r5, r0, lsl #8		
tsthi	r4, r0		
strne	r0, [r0], #-0		
andeq	r0, r0, r5, lsr #32		
stchi	15, cr0, [r4], {-0}		
movwne	r0, #5		
andeq	r0, r0, r5, lsr #32		
andeq	r0, r0, r4, asr #11		
andeq	r1, r4, r4, lsl r2		
tsteq	r5, r0, lsl #8		
svceq	0x00000000		
andeq	fp, r5, r4		
eorseq	r0, sl, r0, lsl #16		
ldrbeq	r0, [sl]		
strgt	r0, [r9, -r0]		
andeq	r0, r0, #0		
eorseq	r0, sl, r0, lsl #16		
strbeq	r0, [sl, #0]!		
strgt	r0, [r9, -r0]		
andeq	r0, r0, r0		
stmdbmi	r2, {r8, sl}		
bcs	144618 <__undef_stack+0x2ad78>		
andeq	ip, r2, r1, lsl #20		
ldrtcc	r1, [ip], -r0, lsl #18		
streq	r0, [ip, #-0]		
strteq	r0, [fp], -lr, lsr #2		
ldmdble	r6, {}	; <UNPREDICTABLE>	
streq	r0, [r0, #-59]	; 0xffffffc5	
		; <UNDEFINED> instruction	 0x062b0130
strne	r0, [r0], -r0		
andeq	r2, r0, r7, asr #14		
strcs	r3, [r1, #-261]	; 0xfffffefb	
streq	r0, [r0], #-0		
eoreq	r1, r5, r6, lsl r2		
teqeq	r2, r0, lsl #10		
andeq	r0, r0, r1, lsr r6		
streq	r0, [pc], #-8	; 4654 <_HEAP_SIZE+0x2654>	
strdeq	r0, [r0], -r6		
strbeq	r0, [sl, #1039]!	; 0x40f	
vhadd.u16	d0, d9, d0		
cdpeq	0, 0, cr0, cr0, cr14, {0}		
stcvs	10, cr4, [r1], {5}		
strne	r0, [r0], -r6		
ldrdeq	r4, [r0], -r3		
stcvs	11, cr4, [r1], {5}		
andeq	r0, r0, r6		
andeq	ip, r9, r6, lsl ip		
cmpeq	ip, r0, lsl #10		
andeq	r0, r0, ip, ror #12		
ldcpl	6, cr1, [r5, #-24]	; 0xffffffe8	
stcmi	0, cr0, [r5, #-0]		
andeq	r4, r0, r1, lsl #16		
stmdaeq	r0, {sl, fp}		
andeq	r0, r0, r8, asr #32		
andeq	r0, r0, ip, ror r6		
andeq	ip, r0, r9, lsl #14		
bne	4ea4 <_HEAP_SIZE+0x2ea4>		
rsbeq	r0, sp, #208, 10	; 0x34000000	
andeq	r0, r0, sp, ror r7		
andseq	r5, r4, r6, lsl r2		
rsbeq	r0, pc, #0, 10		
andeq	r0, r0, ip, lsr #32		
ldmdami	sp, {r9, sl, ip}		
andvc	r0, r5, r0		
andeq	r4, r5, r2, lsl #20		
andsge	r0, r6, r0, lsl #8		
streq	r0, [r0, #-3]		
		; <UNDEFINED> instruction	 0x077d0271
strne	r0, [r8], -r0		
ldrdeq	r1, [r0], -r3		
blvc	a0ef0 <SLCRL2cRamConfig+0x80cee>		
strcs	r0, [r0], #-1		
eorseq	r6, r4, r6, lsl r4		
rsbseq	r0, r3, #0, 10		
andeq	r0, r0, r5, lsr #32		
blcc	ff50a010 <LRemap+0x150a001>		
strvc	r0, [r5], #-0		
andeq	r6, r0, r2, lsl #8		
tstgt	r6, #0		
streq	r0, [r0, #-73]	; 0xffffffb7	
		; <UNDEFINED> instruction	 0x06370275
ldrbne	r0, [r8], -r0		
andeq	r5, r0, fp		
svc	0x00027605		
stmdavs	r0, {}	; <UNPREDICTABLE>	
subeq	r1, r4, r6, lsl sl		
rsbseq	r0, r7, #0, 10		
andeq	r0, r0, pc, ror #1		
blcc	1a0a0e4 <__undef_stack+0x18f0844>		
stmdavc	r5, {}	; <UNPREDICTABLE>	
andeq	lr, r0, r2, lsl #30		
tstge	r6, #0, 16		
streq	r0, [r0, #-67]	; 0xffffffbd	
		; <UNDEFINED> instruction	 0x078d0279
strne	r0, [r0], r0		
andeq	r2, r0, pc, lsl ip		
vstrls	s14, [r2, #-20]	; 0xffffffec	
stmdahi	r0, {r0, r1, r2}		
andeq	fp, r9, r6, lsl pc		
rsbseq	r0, fp, #0, 10		
andeq	r0, r0, r5, lsr #32		
svceq	0x001616a0		
stcvc	0, cr0, [r5], {-0}		
andeq	lr, r0, r2, lsl #30		
ldrvc	sl, [r6, -r0, lsl #8]		
streq	r0, [r0, #-72]	; 0xffffffb8	
rsceq	r0, pc, sp, ror r2	; <UNPREDICTABLE>	
strtne	r0, [ip], r0		
andeq	r5, r0, pc, asr pc		
svc	0x00027e05		
strlt	r0, [r0], #-0		
eorseq	r3, sl, r6, lsl r1		
rsbseq	r0, pc, #0, 10		
andeq	r0, r0, pc, ror #1		
		; <UNDEFINED> instruction	 0x36f016bc
andhi	r0, r5, r0		
andeq	lr, r0, r2, lsl #30		
cfldrsge	mvf12, [r6, #-0]		
streq	r0, [r0, #-28]	; 0xffffffe4	
eoreq	r0, r5, r1, lsl #5		
sbceq	r0, ip, r0		
andeq	r5, r5, r8		
andeq	r8, r7, r0, lsl #26		
sbceq	r0, r7, r0, lsl #18		
andseq	r0, r9, r0		
andeq	r5, r5, r8		
andeq	r9, r7, r0, lsl #26		
sbceq	r0, r7, r0, lsl #18		
andeq	r0, r7, r0		
andeq	r5, r5, r8		
andeq	sl, r7, r0, lsl #26		
sbceq	r0, r7, r0, lsl #18		
andseq	r0, r7, r0		
		; <UNDEFINED> instruction	 0x8605f01a
andeq	sp, r7, r2, lsl #2		
stmiapl	sp, {r9, sl, ip}^		
stmdbhi	r5, {}	; <UNPREDICTABLE>	
andeq	sp, r7, r2, lsl #2		
cdplt	0, 1, cr0, cr6, cr0, {0}		
streq	r0, [r0, #-49]	; 0xffffffcf	
strbeq	r0, [r1, sl, lsl #5]!		
rsbseq	r0, r8, r0		
andeq	ip, r2, r8, lsl #8		
andeq	lr, r7, r0, lsl #2		
sbceq	r0, r7, r0, lsl #18		
andseq	r0, sp, r0		
andeq	r2, r0, r8, lsl #24		
andeq	pc, r7, r0, lsl #2		
sbceq	r0, r7, r0, lsl #18		
andseq	r0, sp, r0		
blvs	180888 <__undef_stack+0x66fe8>		
andeq	r1, r8, r2, lsl #6		
ldmdbne	lr, {sl, fp, ip}		
andhi	r0, r5, #0		
andeq	r7, r6, r2, lsl #24		
bne	38b830 <__undef_stack+0x271f90>		
blhi	144834 <__undef_stack+0x2af94>		
andeq	sl, r7, r2, lsl #26		
andpl	r0, r8, r0		
movwcs	r0, #5		
stmdbeq	r0, {r3}		
andeq	r0, r0, r7, asr #1		
mrccs	0, 0, r0, cr13, cr8, {0}		
strne	r0, [r0], #-8		
andeq	r0, r0, r2, lsl r4		
movwcs	r0, #20224	; 0x4f00	
svceq	0x00000008		
andeq	r6, r1, r4, lsl #10		
stmdaeq	r5, {r8, sl, fp, ip}^		
ldrcs	r0, [r4, #-0]		
andeq	r0, r0, r0		
stmdaeq	fp, {r0, r1, r2, r3, sl}^		
streq	r0, [pc], #-0	; 4874 <_HEAP_SIZE+0x2874>	
andeq	r0, r0, sl, lsr r8		
andeq	lr, r5, r8, lsl #20		
andeq	r6, r8, r0, lsl #2		
sbceq	r0, r7, r0, lsl #18		
andeq	r0, r2, r0		
tsteq	lr, lr, lsl lr		
ldrvc	r0, [r8], -r0, lsl #12		
stcls	0, cr0, [r0], {8}		
andne	r1, r0, r1, asr #1		
mrseq	r0, (UNDEF	 0)	
strcs	r0, [r4, #-3996]	; 0xfffff064	
svcne	0x00000000		
strdeq	r1, [r0], -sp		
andne	r1, r3, #5		
andeq	r0, r0, r4		
andeq	r0, r0, ip, ror #1		
sbcne	r0, sl, #4		
mrseq	r0, (UNDEF	 4)	
andeq	r1, r1, r3, asr r6		
tsteq	lr, r1, lsl #6		
tsteq	r6, r0, lsl #4		
sbcne	sl, r1, r0, lsl #24		
andeq	r0, r0, r0, lsl #24		
andseq	pc, sl, r0, lsl #8		
streq	r0, [r1], -r0, lsl #4		
andeq	r0, r0, r5, lsl #10		
rsbeq	r6, fp, r3, lsl #12		
ldrcc	r0, [sp, -r0, lsl #4]		
andeq	r0, r0, #0		
blcc	14868f0 <__undef_stack+0x136d050>		
andeq	r0, r2, #0		
andeq	r3, r6, r5, lsl #28		
streq	r0, [r2, -r0, lsl #4]		
andeq	r4, r0, r3, lsr #13		
strpl	r0, [r5, -r2, lsl #8]		
movweq	r0, #72	; 0x48	
andeq	lr, r0, sl, lsl pc		
subseq	r4, lr, r2, lsl #2		
streq	r0, [r2], #-0		
andseq	r2, r2, r7, lsl #4		
streq	r0, [r8, #-512]	; 0xfffffe00	
		; <UNDEFINED> instruction	 0x000034bc
andls	r0, r7, #131072	; 0x20000	
streq	r0, [r0], #-38	; 0xffffffda	
cdpvs	5, 6, cr0, cr9, cr4, {0}		
streq	r0, [r2], #-116	; 0xffffff8c	
andseq	r7, r7, r7, lsl #12		
blvs	1a05534 <__undef_stack+0x18ebc94>		
bcs	c4938 <SLCRL2cRamConfig+0xa4736>		
andeq	r0, r0, ip, lsr #32		
rsceq	r1, pc, r3, lsl #24		
movtpl	r0, #8960	; 0x2300	
streq	r0, [r0, #-0]		
streq	r3, [r0], #-2165	; 0xfffff78b	
andeq	r8, r0, r4, asr r1		
cmncc	r5, #0, 10		
		; <UNDEFINED> instruction	 0x56040032
andeq	r0, r0, ip, lsl #1		
stfeqs	f0, [r8], {2}		
andeq	r0, r0, #5		
cmneq	r8, r4, lsl #14		
movwmi	r0, #24576	; 0x6000	
tsteq	r0, lr, lsl r1		
andeq	sl, r0, ip, lsl #24		
sbcne	sl, r1, r0, lsl #24		
andeq	r0, r0, r0, lsl #24		
ldfles	f0, [ip]		
streq	r0, [r0, -r0]		
		; <UNDEFINED> instruction	 0x0010c1b8
ldrdeq	r0, [r0], -sp		
cdpne	8, 6, cr0, cr2, cr0, {0}		
stcls	0, cr0, [r5, #-4]		
andeq	r9, r0, r1, lsl #14		
adceq	r0, r1, r0, lsl #18		
andeq	r0, r0, r0		
strdeq	r0, [r0], -r6		
cmpne	r2, #4		
mrseq	r0, (UNDEF	 4)	
andeq	r1, r1, r3, asr r6		
tsteq	lr, r1, lsl #24		
tsteq	r6, r0, lsl #4		
sbcne	fp, r1, r0, lsl #16		
andeq	r1, r0, r0		
andseq	pc, fp, r0, lsl #10		
streq	r0, [r1], -r0, lsl #4		
andeq	r0, r0, r5, lsl #10		
rsbeq	r6, fp, r3, lsl #12		
ldrcc	r0, [sp, -r0, lsl #4]		
andeq	r0, r0, #0		
blcc	14869e0 <__undef_stack+0x136d140>		
andeq	r0, r2, #0		
andeq	r3, r6, r5, lsl #28		
streq	r0, [r2, -r0, lsl #4]		
andeq	r4, r0, r3, lsr #13		
strpl	r0, [r5, -r2, lsl #8]		
movweq	r0, #72	; 0x48	
andeq	lr, r0, sl, lsl pc		
subseq	r4, lr, r2, lsl #2		
streq	r0, [r2], #-0		
andseq	r2, r2, r7, lsl #4		
streq	r0, [r8, #-512]	; 0xfffffe00	
		; <UNDEFINED> instruction	 0x000034bc
andls	r0, r7, #131072	; 0x20000	
streq	r0, [r0], #-38	; 0xffffffda	
cdpvs	5, 6, cr0, cr9, cr4, {0}		
streq	r0, [r2], #-116	; 0xffffff8c	
andseq	r7, r7, r7, lsl #12		
blvs	1a05624 <__undef_stack+0x18ebd84>		
bcs	c4a28 <SLCRL2cRamConfig+0xa4826>		
andeq	r0, r0, ip, lsr #32		
rsceq	r1, pc, r3, lsl #24		
movtpl	r0, #8960	; 0x2300	
streq	r0, [r0, #-0]		
streq	r3, [r0], #-2165	; 0xfffff78b	
andeq	r8, r0, r4, asr r1		
cmncc	r5, #0, 10		
		; <UNDEFINED> instruction	 0x56040032
andeq	r0, r0, ip, lsl #1		
stfeqs	f0, [r8], {2}		
andeq	r0, r0, #5		
cmneq	r8, r4, lsl #14		
andpl	r0, r6, #0		
tsteq	r0, lr, lsl r1		
sbcne	fp, r1, sp, lsl #16		
andeq	r1, r0, r0		
ldr	r0, [ip], r0, lsl #2		
streq	r0, [r0, -r0]		
stceq	0, cr0, [r1, #-396]	; 0xfffffe74	
andeq	r0, r0, ip, lsr #1		
andeq	r1, r0, r8, asr r2		
sbcne	ip, r1, r8, lsl #16		
andeq	lr, r0, r0, lsl #12		
strhi	r0, [r9], -r0		
streq	r0, [r0, #-286]	; 0xfffffee2	
		; <UNDEFINED> instruction	 0xa10a019b
beq	4a94 <_HEAP_SIZE+0x2a94>		
muleq	r0, r7, r0		
sbceq	r0, r7, #0		
andeq	r0, r4, r0		
andeq	r1, r0, r5, ror #7		
svcne	0x00100104		
strls	r0, [r1, -r1]		
strlt	r0, [r0], #-286	; 0xfffffee2	
stmdagt	r0, {r1, r2, r3, r4, r8}		
stc	0, cr1, [r0], {193}	; 0xc1	
		; <UNDEFINED> instruction	 0xf8000000
andeq	r0, r0, #28		
streq	r0, [r5, #-1537]	; 0xfffff9ff	
strvs	r0, [r3], -r0		
andeq	r0, r0, #107	; 0x6b	
andeq	r3, r0, sp, lsl r7		
stmdaeq	r1, {r9}		
andeq	r3, r0, r2, asr fp		
cdpcc	2, 0, cr0, cr5, cr2, {0}		
andeq	r0, r0, #6		
strtmi	r0, [r3], r2, lsl #14		
streq	r0, [r2], #-0		
subeq	r5, r8, r5, lsl #14		
svc	0x001a0300		
mrsmi	r0, (UNDEF	 2)	
andeq	r0, r0, lr, asr r0		
andcs	r0, r7, #33554432	; 0x2000000	
andeq	r0, r0, #18		
ldrtcc	r0, [ip], #1288	; 0x508	
stmdaeq	r2, {}	; <UNPREDICTABLE>	
eoreq	r9, r6, r7, lsl #4		
streq	r0, [r4, #-1024]	; 0xfffffc00	
rsbseq	r6, r4, r9, ror #28		
strvc	r0, [r7], -r2, lsl #8		
movweq	r0, #23		
andeq	r6, r0, r8, ror #22		
eoreq	r2, ip, r3, lsl #20		
stcne	0, cr0, [r3], {-0}		
movweq	r0, #239	; 0xef	
andeq	r5, r0, r2, asr #6		
ldmdacc	r5!, {r8, sl}^		
cmphi	r4, r0, lsl #8		
streq	r0, [r0, #-0]		
eorseq	r3, r2, r5, ror r3		
addeq	r5, ip, r4, lsl #12		
mrseq	r0, (UNDEF	 2)	
andeq	r0, r5, r8, lsl #24		
streq	r0, [r4, -r0, lsl #4]		
andeq	r0, r0, r8, ror #2		
tsteq	lr, r6, lsl #12		
stmdagt	sp, {r8}^		
andcc	r1, r0, r1, asr #1		
mrseq	r0, (UNDEF	 0)	
muleq	r1, ip, r5		
ldrt	r0, [sl], #-1792	; 0xfffff900	
stcmi	0, cr0, [r1, #-0]		
andeq	r0, r0, r1, lsr #1		
andeq	r1, r0, r9, ror r2		
tsteq	r6, r7, lsl #2		
strbls	r0, [sp, -r0, lsl #2]		
andlt	r0, r0, #0		
stmdaeq	r0, {r1, r4}		
andseq	ip, r0, r0, ror #3		
andeq	r0, r0, r3, lsr #5		
andeq	r0, r0, r1, lsl #2		
subseq	r0, r0, #1073741826	; 0x40000002	
beq	4d6c <_HEAP_SIZE+0x2d6c>		
		; <UNDEFINED> instruction	 0x0010c1f8
		; <UNDEFINED> instruction	 0x000002b8
ldrbeq	r0, [r0, #-265]	; 0xfffffef7	
cmpcs	r0, #-1073741764	; 0xc000003c	
bleq	4c70 <_HEAP_SIZE+0x2c70>		
andeq	r1, r1, r2, ror #28		
addseq	r6, r7, r1, lsl #14		
mvnsgt	r0, r0		
eoreq	r0, ip, r0, lsl r0		
stcls	0, cr0, [r1], {-0}		
andeq	r0, r0, r2, ror #2		
rsceq	r3, r4, r7, lsl #20		
cmnge	r7, r0, lsl #2		
movwle	r0, #0		
stmdaeq	r0, {r1, r4}		
andseq	ip, r0, ip, lsl #4		
andeq	r0, r0, r3, lsr #5		
andeq	r0, r0, r1, asr r1		
subseq	r0, r0, #1073741826	; 0x40000002	
stceq	0, cr0, [r0], {116}	; 0x74	
andseq	ip, r0, ip, lsl r2		
andeq	r0, r0, r3, lsr #5		
subseq	r0, r0, #1073741826	; 0x40000002	
andeq	r3, r0, r5, ror r0		
tsteq	lr, r6, lsl #8		
strcs	r0, [r0], #256	; 0x100	
andls	r1, r0, r2, asr #1		
mrseq	r0, (UNDEF	 0)	
muleq	r2, ip, r3		
ldrt	r0, [sl], #-1792	; 0xfffff900	
andhi	r0, r1, r0		
andeq	r0, r0, r1, lsr #1		
strdeq	r1, [r0], -r1	; <UNPREDICTABLE>	
sbcne	r3, r2, r8, lsl #16		
andeq	fp, r2, r0, lsl #16		
andeq	sl, r1, r0, lsl #2		
tstpl	r1, r0, lsl #18		
svcne	0x00ff0a03		
subseq	r0, r0, #1073741826	; 0x40000002	
stmdaeq	r0, {r2, r4, r5, r6, sl, fp}		
andseq	ip, r0, r4, asr #4		
		; <UNDEFINED> instruction	 0x000002b8
		; <UNDEFINED> instruction	 0x000001bb
subseq	r0, r1, #1073741826	; 0x40000002	
tsteq	r9, r8, lsl #16		
rsbseq	r0, r4, r0, asr r2		
subsgt	r0, r0, #0, 16		
adcseq	r0, r8, #16		
bicseq	r0, r4, r0		
mrseq	r0, (UNDEF	 9)	
ldmdbeq	r3!, {r0, r4, r6, r8}		
strvc	r5, [r2], #-1		
stcpl	0, cr0, [r8], {-0}		
stmdalt	r0, {r1, r6, r7, ip}		
svc	0x00000002		
stmdbeq	r0, {r0}		
beq	d9084 <SLCRL2cRamConfig+0xb8e82>		
strdeq	r1, [r9, -pc]		
ldrbtne	r0, [r4], #-592	; 0xfffffdb0	
rsbgt	r0, r8, #0, 16		
adcseq	r0, r8, #16		
andeq	r0, r8, #0		
mrseq	r0, (UNDEF	 9)	
ldmdbeq	r0!, {r0, r4, r6, r8}		
strvc	r5, [r2], #-1		
strvc	r0, [r8], #-4		
stmdalt	r0, {r1, r6, r7, ip}		
andcs	r0, r0, #2		
stmdbeq	r0, {r1}		
stmdaeq	r2, {r0, r8, ip, lr}		
andpl	r0, r1, r0, lsr #18		
eoreq	r7, r0, r2, lsl #8		
sbcne	r8, r2, r8		
andeq	fp, r2, r0, lsl #16		
andeq	r3, r2, r0, lsl #26		
tstpl	r1, r0, lsl #18		
stmdbeq	r0!, {r1, fp}		
strvc	r5, [r3], #-1		
stmdaeq	r0, {r2, r6, r7}		
andseq	ip, r0, ip, lsl #5		
		; <UNDEFINED> instruction	 0x000002b8
andeq	r0, r0, r6, asr r2		
cmpeq	r1, r9, lsl #2		
andpl	r0, r1, r0, lsr r9		
andseq	r7, ip, r2, lsl #8		
sbcne	r9, r2, r8, lsl #16		
andeq	fp, r2, r0, lsl #16		
andeq	r7, r2, r0, lsl #2		
tstpl	r1, r0, lsl #18		
addeq	r0, fp, #12288	; 0x3000	
subseq	r0, r0, #1073741826	; 0x40000002	
stmdaeq	r0, {r2, r4, r5, r6, fp, ip}		
andseq	ip, r0, r4, lsr #5		
		; <UNDEFINED> instruction	 0x000002b8
andeq	r0, r0, sl, lsl #5		
cmpeq	r1, r9, lsl #2		
andpl	r0, r1, pc, lsr r9		
eorseq	r7, r4, r2, lsl #8		
sbcne	fp, r2, sl, lsl #8		
andeq	fp, r2, r0, lsl #16		
tstpl	r1, r0, lsl #18		
teqeq	r8, r3, lsl #20		
cmpeq	r0, #1073741826	; 0x40000002	
ldrsheq	r0, [r0], #-19	; 0xffffffed	
stmiane	r7!, {r8, sl, fp}^		
movw	r0, #20481	; 0x5001	
andeq	r0, r0, r1, lsr #1		
		; <UNDEFINED> instruction	 0x000002b8
andeq	sl, r0, lr, lsl #2		
strgt	r0, [pc, #-0]	; 4d54 <_HEAP_SIZE+0x2d54>	
streq	r0, [r0, #-282]	; 0xfffffee6	
adceq	r0, r1, r7, ror #29		
mrsge	r0, (UNDEF	 14)	
andeq	r0, r0, r0		
strcs	r1, [r1, #-257]	; 0xfffffeff	
movweq	r1, #45838	; 0xb30e	
tstne	lr, lr, lsl #22		
andne	r1, r6, r1, lsl #4		
smlaldne	r9, r2, r7, r9		
strcs	r0, [r2], #-0		
vmlacc.f64	d0, d11, d0		
andeq	r0, lr, fp, lsl #6		
eoreq	r0, r4, r0, lsl #6		
bleq	f82c58 <__undef_stack+0xe693b8>		
andeq	r0, r0, r3, lsl #16		
movweq	r1, #1540	; 0x604	
blcc	2ce870 <__undef_stack+0x1b4fd0>		
andseq	r4, r3, fp, lsl #18		
andseq	r0, r6, r0, lsl #10		
bleq	e83850 <__undef_stack+0xd69fb0>		
movtne	r0, #38203	; 0x953b	
strne	r0, [r6, -r0]		
bcc	2c2c54 <__undef_stack+0x1a93b4>		
tsteq	fp, fp, lsl #22		
smladeq	r0, r3, r0, r0		
cdpeq	0, 0, cr0, cr3, cr13, {0}		
bleq	ec2d48 <__undef_stack+0xda94a8>		
andeq	r1, r0, r9, asr #6		
stmdbmi	r1, {r3, r8}		
andseq	r0, r3, r3, lsl r1		
eoreq	r0, r1, r0, lsl #18		
bleq	bc4d98 <__undef_stack+0xaab4f8>		
movwne	r0, #40960	; 0xa000	
bcc	2c2c80 <__undef_stack+0x1a93e0>		
tsteq	fp, fp, lsl #22		
bleq	d0 <L2CCControl+0xcf>		
cdpeq	0, 0, cr0, cr3, cr13, {0}		
bleq	ec2d74 <__undef_stack+0xda94d4>		
bleq	e04db4 <__undef_stack+0xceb514>		
svceq	0x000c0000		
andeq	r0, fp, r0, lsl #22		
tsteq	r3, r0, lsl #26		
bleq	2c38ac <__undef_stack+0x1aa00c>		
bleq	ec2d8c <__undef_stack+0xda94ec>		
andeq	r1, r0, r1, lsl #6		
movweq	r0, #3342	; 0xd0e	
blcc	2ce8d0 <__undef_stack+0x1b5030>		
ldmdacc	r3, {r0, r1, r3, r8, fp, lr}		
svceq	0x0000000b		
bleq	2c00f8 <__undef_stack+0x1a6858>		
andeq	r1, r0, r9, asr #6		
movweq	r1, #4880	; 0x1310	
bcc	142d00 <__undef_stack+0x29460>		
tsteq	fp, fp, lsl #22		
tstne	r0, r3, lsl r0		
cdpeq	0, 0, cr0, cr3, cr13, {0}		
bleq	ec2dc0 <__undef_stack+0xda9520>		
ldreq	r1, [r8, #-841]!	; 0xfffffcb7	
ldrne	r0, [r2, #-0]		
andseq	r2, r9, r0, lsl #14		
tsteq	r5, r0, lsl #6		
movtne	r1, #39207	; 0x9927	
andeq	r1, r0, r1, lsl #6		
stmdbmi	r0, {r2, r4, r8, sl}		
strne	r0, [r0, #-19]	; 0xffffffed	
mcreq	1, 0, r0, cr3, cr3, {0}		
bleq	e8152c <__undef_stack+0xd67c8c>		
movwne	r0, #5435	; 0x153b	
ldceq	0, cr0, [r6, #-0]		
bcc	380d0c <__undef_stack+0x26746c>		
stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}		
andeq	r3, fp, r3, lsl r8		
andeq	r1, sp, r0, lsl #14		
bleq	e83928 <__undef_stack+0xd6a088>		
movtne	r0, #38203	; 0x953b	
andeq	r0, r0, r8, lsr r5		
stmdbmi	r0, {r3, r4, r9, sl, sp}		
stmdbne	r0, {r0, r1, r4}		
mcreq	1, 0, r0, cr3, cr3, {0}		
bleq	e82d60 <__undef_stack+0xd694c0>		
movwne	r0, #5435	; 0x153b	
tstne	sl, #0		
bcc	2c2d44 <__undef_stack+0x1a94a4>		
tsteq	r5, fp, lsl #22		
blne	194 <L2CCDataLatency+0x73>		
bleq	2c05a8 <__undef_stack+0x1a6d08>		
ldreq	r0, [fp, #-2874]!	; 0xfffff4c6	
andeq	r1, r0, r1, lsl #6		
movweq	r0, #3356	; 0xd1c	
blcc	2ce994 <__undef_stack+0x1b50f4>		
andseq	r4, r3, r5, lsl #18		
tsteq	r5, r0, lsl #26		
movwne	r1, #6439	; 0x1927	
cdpcs	0, 1, cr0, cr14, cr0, {0}		
tsteq	r9, #1, 30		
blcc	2ce9ac <__undef_stack+0x1b510c>		
ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}		
andne	r1, r1, #-1073741820	; 0xc0000004	
ldrls	r4, [r8, -r6]		
movwne	r1, #6466	; 0x1942	
ldreq	r0, [pc, #-0]	; 188 <L2CCDataLatency+0x67>	
bcc	200d8c <__undef_stack+0xe74ec>		
stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}		
andseq	r0, r8, r3, lsl r2		
teqeq	lr, r0		
mcreq	9, 0, r1, cr3, cr15, {1}		
bleq	ec2e88 <__undef_stack+0xda95e8>		
movtne	r1, #39207	; 0x9927	
		; <UNDEFINED> instruction	 0x06120111
addsmi	r1, r6, #64, 16	; 0x400000	
andseq	r0, r3, r9, lsl r1		
andeq	r2, r5, r0, lsl #2		
bleq	e839c4 <__undef_stack+0xd6a124>		
movtne	r0, #39739	; 0x9b3b	
andeq	r1, r0, r2, lsl #16		
movweq	r3, #1058	; 0x422	
blcc	2ce9e8 <__undef_stack+0x1b5148>		
andseq	r4, r3, #180224	; 0x2c000	
movwcs	r0, #24		
mcreq	0, 0, r0, cr3, cr4, {1}		
ldreq	r0, [fp, #-2874]!	; 0xfffff4c6	
ldmdbne	pc!, {r0, r3, r6, r8, r9, ip}	; <UNPREDICTABLE>	
andeq	r1, r0, ip, lsr r9		
tsteq	r1, r0, lsl #2		
bleq	4c3a7c <__undef_stack+0x3aa1dc>		
cdpeq	14, 1, cr0, cr11, cr3, {0}		
		; <UNDEFINED> instruction	 0x06120111
addsmi	r1, r9, #16, 14	; 0x400000	
andeq	r0, r0, #23		
bleq	2c028c <__undef_stack+0x1a69ec>		
vmoveq.16	d3[0], r0		
strcs	r0, [r3], #-0		
vmlacc.f64	d0, d11, d0		
andeq	r0, r8, fp, lsl #6		
andseq	r0, r6, r0, lsl #8		
bleq	e83a20 <__undef_stack+0xd6a180>		
movtne	r0, #39739	; 0x9b3b	
strne	r0, [r5], -r0		
bcc	380e20 <__undef_stack+0x267580>		
stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}		
		; <UNDEFINED> instruction	 0x06000013
bleq	2c0688 <__undef_stack+0x1a6de8>		
bleq	ec2f18 <__undef_stack+0xda9678>		
andeq	r1, r0, r1, lsl #6		
movweq	r0, #3335	; 0xd07	
blcc	2cea74 <__undef_stack+0x1b51d4>		
andseq	r4, r3, fp, lsl #18		
tsteq	r1, r0, lsl #16		
movwne	r1, #4937	; 0x1349	
mrscs	r0, (UNDEF	 9)	
svccs	0x00134900		
beq	280 <L2CCDataLatency+0x15f>		
bleq	2c06a4 <__undef_stack+0x1a6e04>		
bleq	ec2f44 <__undef_stack+0xda96a4>		
andeq	r1, r0, r1, lsl #6		
movweq	r0, #3339	; 0xd0b	
blcc	2ceaa0 <__undef_stack+0x1b5200>		
ldmdacc	r3, {r0, r1, r3, r8, fp, lr}		
stceq	0, cr0, [r0], {11}		
bleq	2c02b0 <__undef_stack+0x1a6a10>		
movwne	r0, #53248	; 0xd000	
bleq	380e80 <__undef_stack+0x2675e0>		
blcc	2ceaac <__undef_stack+0x1b520c>		
andseq	r0, r3, fp, lsl #2		
andeq	r0, sp, r0, lsl #28		
bleq	e82298 <__undef_stack+0xd689f8>		
movtne	r0, #39739	; 0x9b3b	
andeq	r0, r0, r8, lsr fp		
bleq	3ed4 <_HEAP_SIZE+0x1ed4>		
andseq	r4, r3, fp, lsl #18		
tsteq	r3, r0		
streq	r0, [fp, #-3587]	; 0xfffff1fd	
bleq	ec2f90 <__undef_stack+0xda96f0>		
andeq	r1, r0, r1, lsl #6		
movweq	r0, #3345	; 0xd11	
blcc	2ceaec <__undef_stack+0x1b524c>		
ldmdacc	r3, {r0, r1, r3, r8, fp, lr}		
andne	r0, r0, #5		
stmdbne	r7!, {r0, r2, r4}		
ldrne	r0, [r3, #-0]		
ldmdbmi	r9, {r0, r8, r9, sl, sp}		
andseq	r0, r3, r3, lsl r1		
andeq	r1, r5, r0, lsl #8		
andeq	r1, r0, r9, asr #6		
movweq	r1, #4885	; 0x1315	
bcc	142f14 <__undef_stack+0x29674>		
tsteq	r5, fp, lsl #22		
		; <UNDEFINED> instruction	 0x16000013
cdpeq	0, 0, cr0, cr3, cr13, {0}		
ldreq	r0, [fp, #-2874]!	; 0xfffff4c6	
bleq	e05014 <__undef_stack+0xceb774>		
ldceq	0, cr0, [r7, #-0]		
bcc	380ef8 <__undef_stack+0x267658>		
stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}		
andeq	r3, r5, r3, lsl r8		
eoreq	r1, r6, r0, lsl #16		
andeq	r1, r0, r9, asr #6		
movweq	r1, #4889	; 0x1319	
bcc	2c2f48 <__undef_stack+0x1a96a8>		
tsteq	r5, fp, lsl #22		
bne	364 <L2CCDataLatency+0x243>		
bleq	2c0768 <__undef_stack+0x1a6ec8>		
ldreq	r0, [fp, #-2874]!	; 0xfffff4c6	
andeq	r1, r0, r1, lsl #6		
bleq	45f94 <SLCRL2cRamConfig+0x25d92>		
blcc	2ceb58 <__undef_stack+0x1b52b8>		
andseq	r0, r3, r5, lsl #2		
andeq	r1, sp, r0, lsl #24		
bleq	e83b44 <__undef_stack+0xd6a2a4>		
movtne	r0, #38203	; 0x953b	
ldrne	r0, [sp, #-0]		
tsteq	r9, r1, lsl #14		
mcrne	0, 0, r0, cr0, cr3, {0}		
adfeqsp	f0, f3, #0.5		
bleq	ec3038 <__undef_stack+0xda9798>		
tsteq	r1, r7, lsr #18		
stmdane	r0, {r1, r4, r9, sl}^		
		; <UNDEFINED> instruction	 0x01194296
svcne	0x00000013		
stmdaeq	r3, {r0, r2}		
bleq	ec3050 <__undef_stack+0xda97b0>		
stmdane	r2, {r0, r3, r6, r8, r9, ip}		
streq	r0, [r0, #-0]!		
bcc	380f74 <__undef_stack+0x2676d4>		
stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}		
andseq	r0, r8, r3, lsl r2		
teqeq	lr, r0, lsl #2		
mcreq	9, 0, r1, cr3, cr15, {1}		
bleq	ec3070 <__undef_stack+0xda97d0>		
tsteq	r1, r7, lsr #18		
stmdane	r0, {r1, r4, r9, sl}^		
		; <UNDEFINED> instruction	 0x01194296
andcs	r0, r0, #19		
mcreq	0, 0, r0, cr3, cr4, {1}		
bleq	ec3088 <__undef_stack+0xda97e8>		
stmdane	r2, {r0, r3, r6, r8, r9, ip}		
strtcc	r0, [r3], #-0		
bcc	200fac <__undef_stack+0xe770c>		
stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}		
andseq	r0, r8, r3, lsl r2		
tsteq	fp, r0, lsl #8		
		; <UNDEFINED> instruction	 0x06120111
andeq	r1, r0, r1, lsl #6		
movweq	r3, #1061	; 0x425	
blcc	2cec00 <__undef_stack+0x1b5360>		
andseq	r4, r3, fp, lsl #18		
tsteq	fp, r0, lsl #12		
		; <UNDEFINED> instruction	 0x06120111
strtcc	r0, [r7], #-0		
bcc	380fdc <__undef_stack+0x26773c>		
stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}		
ldccc	15, cr3, [r9], {19}		
andeq	r0, r0, r9, lsl r0		
strcs	r1, [r1, #-257]	; 0xfffffeff	
movweq	r1, #45838	; 0xb30e	
tstne	lr, lr, lsl #22		
andne	r1, r6, r1, lsl #4		
smlaldne	r9, r2, r7, r9		
strcs	r0, [r2], #-0		
vmlacc.f64	d0, d11, d0		
andeq	r0, lr, fp, lsl #6		
andseq	r0, r6, r0, lsl #6		
bleq	e83c1c <__undef_stack+0xd6a37c>		
movtne	r0, #39739	; 0x9b3b	
strcs	r0, [r4], #-0		
vmlacc.f64	d0, d11, d0		
andeq	r0, r8, fp, lsl #6		
andeq	r0, pc, r0, lsl #10		
andeq	r0, r0, fp, lsl #22		
bleq	4044 <_HEAP_SIZE+0x2044>		
andseq	r4, r3, fp, lsl #18		
andseq	r0, r6, r0, lsl #14		
bleq	e82444 <__undef_stack+0xd68ba4>		
movtne	r0, #39739	; 0x9b3b	
strne	r0, [r8, #-0]		
tsteq	r9, r1, lsl #14		
stmdbeq	r0, {r0, r1, r4}		
movtne	r0, #36869	; 0x9005	
movwne	r0, #40960	; 0xa000	
bcc	2c3058 <__undef_stack+0x1a97b8>		
tsteq	fp, fp, lsl #22		
bleq	4a8 <_ABORT_STACK_SIZE+0xa8>		
cdpeq	0, 0, cr0, cr3, cr13, {0}		
bleq	ec314c <__undef_stack+0xda98ac>		
bleq	e0518c <__undef_stack+0xceb8ec>		
cdpcs	0, 0, cr0, cr12, cr0, {0}		
tsteq	r9, #1, 30		
blcc	2cecac <__undef_stack+0x1b540c>		
ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}		
andne	r1, r1, #-1073741820	; 0xc0000004	
ldrls	r4, [r8], -r6		
movwne	r1, #6466	; 0x1942	
streq	r0, [sp, #-0]		
bcc	38108c <__undef_stack+0x2677ec>		
stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}		
andseq	r0, r8, r3, lsl r2		
eorseq	r0, r4, r0, lsl #28		
bleq	e83ca8 <__undef_stack+0xd6a408>		
movtne	r0, #39739	; 0x9b3b	
andeq	r1, r0, r2, lsl #16		
movweq	r3, #1039	; 0x40f	
blcc	2ceccc <__undef_stack+0x1b542c>		
andseq	r4, r3, #180224	; 0x2c000	
andne	r0, r0, r8, lsl r0		
mcreq	0, 0, r0, cr3, cr4, {1}		
bleq	ec31a4 <__undef_stack+0xda9904>		
ldmdbne	pc!, {r0, r3, r6, r8, r9, ip}	; <UNPREDICTABLE>	
andeq	r1, r0, r2, lsl #16		
tsteq	r1, r0, lsl #2		
bleq	4c3d60 <__undef_stack+0x3aa4c0>		
cdpeq	14, 1, cr0, cr11, cr3, {0}		
		; <UNDEFINED> instruction	 0x06120111
addsmi	r1, r9, #16, 14	; 0x400000	
andeq	r0, r0, #23		
bleq	2c0570 <__undef_stack+0x1a6cd0>		
vmoveq.16	d3[0], r0		
strcs	r0, [r3], #-0		
vmlacc.f64	d0, d11, d0		
andeq	r0, r8, fp, lsl #6		
eoreq	r0, lr, r0, lsl #8		
mcreq	9, 0, r1, cr3, cr15, {1}		
bleq	ec31e4 <__undef_stack+0xda9944>		
		; <UNDEFINED> instruction	 0x06120111
addsmi	r1, r7, #64, 16	; 0x400000	
streq	r0, [r0, #-25]	; 0xffffffe7	
ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>	
bleq	e83d1c <__undef_stack+0xd6a47c>		
tsteq	r1, fp, lsr fp		
stmdane	r0, {r1, r4, r9, sl}^		
mulseq	r9, r6, r2		
mrsne	r0, (UNDEF	 1)	
mrsne	r1, (UNDEF	 6)	
movweq	r1, #4609	; 0x1201	
strcs	r1, [r8, #-2824]	; 0xfffff4f8	
andeq	r1, r5, r8, lsl #6		
mrsne	r0, (UNDEF	 1)	
mrsne	r1, (UNDEF	 6)	
movweq	r1, #4609	; 0x1201	
strcs	r1, [r8, #-2824]	; 0xfffff4f8	
andeq	r1, r5, r8, lsl #6		
mrsne	r0, (UNDEF	 1)	
movwne	r2, #58625	; 0xe501	
blne	38117c <__undef_stack+0x2678dc>		
andne	r1, r1, #-2147483645	; 0x80000003	
andseq	r1, r7, r6		
eoreq	r0, r4, r0, lsl #4		
bleq	f8318c <__undef_stack+0xe698ec>		
andeq	r0, r0, r3, lsl #28		
bleq	9574 <SLCRlockKey+0x1ef9>		
movweq	r3, #48651	; 0xbe0b	
streq	r0, [r0], #-8		
bleq	2c05b0 <__undef_stack+0x1a6d10>		
andeq	r1, r0, r9, asr #6		
strcs	r1, [r1, -r5, lsl #10]		
andseq	r0, r3, r9, lsl r1		
andeq	r0, r5, r0, lsl #12		
andeq	r1, r0, r9, asr #6		
bleq	41a8 <_HEAP_SIZE+0x21a8>		
stmdaeq	r0, {r0, r1, r3}		
mcreq	0, 0, r0, cr3, cr6, {0}		
bleq	ec3280 <__undef_stack+0xda99e0>		
andeq	r1, r0, r9, asr #6		
bleq	451c4 <SLCRL2cRamConfig+0x24fc2>		
blcc	2cedd0 <__undef_stack+0x1b5530>		
andseq	r0, r3, fp, lsl #2		
andeq	r0, sp, r0, lsl #20		
bleq	e83dbc <__undef_stack+0xd6a51c>		
movtne	r0, #39739	; 0x9b3b	
andeq	r0, r0, r8, lsr fp		
svccc	0x00002e0b		
bcc	381224 <__undef_stack+0x267984>		
strcs	r3, [fp, -fp, lsl #22]		
andne	r1, r1, #1073741830	; 0x40000006	
andseq	r4, r8, r6		
tsteq	r1, r0, lsl #24		
movwne	r1, #4937	; 0x1349	
mrscs	r0, (UNDEF	 13)	
cdpeq	0, 0, cr0, cr0, cr0, {0}		
mcreq	0, 0, r0, cr3, cr4, {1}		
bleq	ec32cc <__undef_stack+0xda9a2c>		
ldmdbne	pc!, {r0, r3, r6, r8, r9, ip}	; <UNPREDICTABLE>	
andeq	r1, r0, ip, lsr r9		
andseq	r0, r1, r0, lsl #2		
tsteq	r1, r0, lsl r6		
stmdaeq	r3, {r1, r4, r8}		
stmdaeq	r5!, {r0, r1, r3, r4, fp}		
andeq	r0, r0, r3, lsl r5		
tsteq	r1, r0, lsl #2		
bleq	4c3e9c <__undef_stack+0x3aa5fc>		
cdpeq	14, 1, cr0, cr11, cr3, {0}		
		; <UNDEFINED> instruction	 0x06120111
andeq	r1, r0, r0, lsl r7		
bleq	9620 <SLCRlockKey+0x1fa5>		
movweq	r3, #48651	; 0xbe0b	
movweq	r0, #14		
mcreq	0, 0, r0, cr3, cr6, {0}		
bleq	ec3310 <__undef_stack+0xda9a70>		
andeq	r1, r0, r9, asr #6		
bleq	9640 <SLCRlockKey+0x1fc5>		
movweq	r3, #48651	; 0xbe0b	
streq	r0, [r0, #-8]		
stmdaeq	r3, {r1, r2, r4}		
bleq	ec3328 <__undef_stack+0xda9a88>		
andeq	r1, r0, r9, asr #6		
movweq	r2, #3590	; 0xe06	
blcc	2cee84 <__undef_stack+0x1b55e4>		
andscs	r2, r9, fp, lsl #14		
streq	r0, [r0, -fp]		
ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>	
bleq	e83e68 <__undef_stack+0xd6a5c8>		
stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}		
andeq	r0, r0, r0, lsr #22		
svccc	0x00012e08		
bcc	3812d0 <__undef_stack+0x267a30>		
strcs	r3, [r5, -fp, lsl #22]		
tsteq	fp, r9, lsl r0		
stmdbeq	r0, {r0, r1, r4}		
mcreq	0, 0, r0, cr3, cr4, {1}		
ldreq	r0, [fp, #-2874]!	; 0xfffff4c6	
andeq	r1, r0, r9, asr #6		
andeq	r0, r1, sl, lsl #22		
andeq	r0, r5, r0, lsl #22		
bleq	e8269c <__undef_stack+0xd68dfc>		
movtne	r0, #38203	; 0x953b	
cdpcs	0, 0, cr0, cr12, cr0, {0}		
bcc	3812a0 <__undef_stack+0x267a00>		
strcs	r3, [fp, -fp, lsl #22]		
tsteq	fp, r9, lsl r0		
stceq	0, cr0, [r0, #-76]	; 0xffffffb4	
cdpeq	0, 0, cr0, cr3, cr5, {0}		
bleq	ec3398 <__undef_stack+0xda9af8>		
andeq	r1, r0, r9, asr #6		
svccc	0x00012e0e		
bcc	381320 <__undef_stack+0x267a80>		
strcs	r3, [fp, -fp, lsl #22]		
andne	r1, r1, #1073741830	; 0x40000006	
ldrls	r4, [r8, -r6]		
movwne	r1, #6466	; 0x1942	
streq	r0, [pc, #-0]	; 6d0 <_ABORT_STACK_SIZE+0x2d0>	
bcc	2012d4 <__undef_stack+0xe7a34>		
stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}		
andseq	r0, r7, r3, lsl r2		
eorseq	r1, r4, r0		
bleq	e83ef0 <__undef_stack+0xd6a650>		
movtne	r0, #39739	; 0x9b3b	
andeq	r1, r0, r2, lsl #16		
tstne	r1, r1, lsl fp		
tsteq	r6, r1, lsl #4		
andne	r0, r0, #19		
teqne	r1, #1073741831	; 0x40000007	
		; <UNDEFINED> instruction	 0x06120111
bleq	1643464 <__undef_stack+0x1529bc4>		
andeq	r1, r0, r1, lsl #6		
tstcc	r0, r3, lsl r5		
andseq	r0, r7, r3, lsl r2		
addhi	r1, r9, #0, 8		
tsteq	r1, r1, lsl #2		
andeq	r1, r0, r1, lsr r3		
orreq	r8, r2, r5, lsl sl		
tstls	r8, r0, lsl #4		
andeq	r1, r0, r2, asr #16		
tstcc	r1, r6, lsl sp		
andne	r1, r1, #-1073741820	; 0xc0000004	
stmdbpl	fp, {r1, r2, fp, ip, lr}		
strne	r0, [r0, -fp]		
ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>	
bleq	e83f4c <__undef_stack+0xd6a6ac>		
stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}		
		; <UNDEFINED> instruction	 0x06120111
addsmi	r1, r7, #64, 16	; 0x400000	
andseq	r0, r3, r9, lsl r1		
andeq	r1, r5, r0, lsl #16		
bleq	e82764 <__undef_stack+0xd68ec4>		
movtne	r0, #38203	; 0x953b	
andeq	r1, r0, r2, lsl #14		
movweq	r3, #1049	; 0x419	
blcc	2cefa0 <__undef_stack+0x1b5700>		
ldcne	9, cr4, [r3], {5}		
bne	79c <_ABORT_STACK_SIZE+0x39c>		
stmdaeq	r3, {r2, r4, r5}		
ldreq	r0, [fp, #-2874]!	; 0xfffff4c6	
strne	r1, [r2, -r9, asr #6]		
ldrcc	r0, [fp], #-0		
bcc	381384 <__undef_stack+0x267ae4>		
stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}		
andseq	r0, r8, r3, lsl r2		
eorseq	r1, r4, r0, lsl #24		
bleq	e83fa0 <__undef_stack+0xd6a700>		
movtne	r0, #38203	; 0x953b	
andeq	r0, r0, ip, lsl sp		
tstne	r1, sp, lsl fp		
andeq	r1, r6, r1, lsl #4		
eoreq	r1, r6, r0, lsl #28		
andeq	r1, r0, r9, asr #6		
bleq	442c <_HEAP_SIZE+0x242c>		
andseq	r4, r3, fp, lsl #18		
eorseq	r2, r5, r0		
andeq	r1, r0, r9, asr #6		
tstcc	r1, r1, lsr #26		
andne	r1, r1, #-1073741820	; 0xc0000004	
stmdbpl	fp, {r1, r2, fp, ip, lr}		
andseq	r0, r3, r5, lsl #2		
tsteq	sp, r0, lsl #4		
tsteq	r1, r1, lsr r3		
bleq	1602020 <__undef_stack+0x14e8780>		
andeq	r0, r0, r9, asr r5		
svccc	0x00012e23		
bcc	381448 <__undef_stack+0x267ba8>		
strcs	r3, [r5, -fp, lsl #22]		
andne	r1, r1, #1073741830	; 0x40000006	
ldrls	r4, [r8], -r6		
movwne	r1, #6466	; 0x1942	
strtcc	r0, [r4], #-0		
bcc	3813fc <__undef_stack+0x267b5c>		
stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}		
andseq	r0, r7, r3, lsl r2		
addhi	r2, r9, #0, 10		
tsteq	r1, r1		
andeq	r1, r0, r1, lsr r3		
tstcc	r1, r6, lsr #28		
andne	r1, r1, #-1073741820	; 0xc0000004	
ldrls	r4, [r8, -r6]		
movwne	r1, #6466	; 0x1942	
strtcc	r0, [r7], #-0		
andseq	r3, r3, #0, 2		
stmdacs	r0, {r0, r1, r2, r4}		
teqne	r1, #46	; 0x2e	
		; <UNDEFINED> instruction	 0x06120111
addsmi	r1, r7, #64, 16	; 0x400000	
stmdbcs	r0, {r0, r3, r4}		
smlabbeq	r1, r9, r2, r8		
teqne	r1, #1073741828	; 0x40000004	
andeq	r1, r0, r1, lsl #6		
tstcc	r0, sl, lsr #26		
andne	r1, r1, #-1073741820	; 0xc0000004	
stmdbpl	fp, {r1, r2, fp, ip, lr}		
blcs	86c <_SUPERVISOR_STACK_SIZE+0x6c>		
andeq	r8, r1, r9, lsl #5		
addsmi	r0, r5, #1073741828	; 0x40000004	
andseq	r3, r3, r9, lsl r1		
eorseq	r2, r4, r0, lsl #24		
bleq	e82878 <__undef_stack+0xd68fd8>		
movtne	r0, #38203	; 0x953b	
andeq	r1, r0, r2, lsl #16		
tstcc	r1, sp, lsr #26		
strpl	r5, [r1, #-531]	; 0xfffffded	
stmdbpl	fp, {r0, r1, r2, r4, fp, ip, lr}		
andseq	r0, r3, r5, lsl #2		
andeq	r2, r5, r0, lsl #28		
bleq	705550 <__undef_stack+0x5ebcb0>		
streq	r0, [pc, #-0]!	; 890 <_SUPERVISOR_STACK_SIZE+0x90>	
andseq	r3, r3, #0, 2		
andcc	r0, r0, r8, lsl r0		
mcreq	0, 0, r0, cr3, cr4, {1}		
bleq	ec3588 <__undef_stack+0xda9ce8>		
ldmdbne	pc!, {r0, r3, r6, r8, r9, ip}	; <UNPREDICTABLE>	
andeq	r1, r0, ip, lsr r9		
svccc	0x00012e31		
bcc	381514 <__undef_stack+0x267c74>		
strcs	r3, [fp, -fp, lsl #22]		
tsteq	r9, r9, lsl ip		
andcc	r0, r0, #19		
movtne	r0, #36869	; 0x9005	
cdpcs	0, 3, cr0, cr3, cr0, {0}		
tsteq	r9, #1, 30		
blcc	2cf104 <__undef_stack+0x1b5864>		
ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}		
andseq	r3, r9, r3, lsl ip		
mrsne	r0, (UNDEF	 1)	
movwne	r2, #58625	; 0xe501	
blne	38150c <__undef_stack+0x267c6c>		
andne	r1, r1, #-2147483645	; 0x80000003	
andseq	r1, r7, r6		
eoreq	r0, r4, r0, lsl #4		
bleq	f8351c <__undef_stack+0xe69c7c>		
andeq	r0, r0, r3, lsl #28		
movweq	r1, #1539	; 0x603	
blcc	2cf134 <__undef_stack+0x1b5894>		
andseq	r4, r3, fp, lsl #18		
eoreq	r0, r4, r0, lsl #8		
bleq	f83534 <__undef_stack+0xe69c94>		
andeq	r0, r0, r3, lsl #16		
movweq	r1, #1541	; 0x605	
blcc	2cf134 <__undef_stack+0x1b5894>		
andseq	r4, r3, fp, lsl #18		
andeq	r0, pc, r0, lsl #12		
movtne	r0, #39691	; 0x9b0b	
strne	r0, [r7, #-0]		
tsteq	r9, r1, lsl #14		
stmdaeq	r0, {r0, r1, r4}		
movtne	r0, #36869	; 0x9005	
svceq	0x00090000		
andeq	r0, fp, r0, lsl #22		
tsteq	r3, r0, lsl #20		
bleq	e8356c <__undef_stack+0xd69ccc>		
movwne	r0, #6971	; 0x1b3b	
stceq	0, cr0, [fp, #-0]		
bcc	38154c <__undef_stack+0x267cac>		
stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}		
andeq	r3, fp, r3, lsl r8		
teqeq	lr, r0, lsl #24		
mcreq	9, 0, r1, cr3, cr15, {1}		
bleq	ec3648 <__undef_stack+0xda9da8>		
bleq	806e00 <__undef_stack+0x6ed560>		
andeq	r1, r0, r1, lsl #6		
movweq	r0, #1293	; 0x50d	
blcc	2cf1a8 <__undef_stack+0x1b5908>		
andseq	r4, r3, fp, lsl #18		
teqeq	lr, r0, lsl #28		
bleq	e84188 <__undef_stack+0xd6a8e8>		
stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}		
		; <UNDEFINED> instruction	 0x06120111
addsmi	r1, r7, #64, 16	; 0x400000	
andseq	r0, r3, r9, lsl r1		
andeq	r0, r5, r0, lsl #30		
bleq	e841a0 <__undef_stack+0xd6a900>		
movtne	r0, #39739	; 0x9b3b	
andeq	r1, r0, r2, lsl #16		
movweq	r0, #2576	; 0xa10	
blcc	2cf1dc <__undef_stack+0x1b593c>		
andeq	r1, r1, fp, lsl #2		
teqeq	lr, r0, lsl #2		
mcreq	9, 0, r1, cr3, cr15, {1}		
bleq	ec369c <__undef_stack+0xda9dfc>		
tsteq	r1, r7, lsr #18		
stmdane	r0, {r1, r4, r9, sl}^		
		; <UNDEFINED> instruction	 0x01194297
andne	r0, r0, #19		
mcreq	0, 0, r0, cr3, cr4, {1}		
bleq	ec36b4 <__undef_stack+0xda9e14>		
andeq	r1, r0, r9, asr #6		
tstne	r1, r3, lsl fp		
andeq	r1, r6, r1, lsl #4		
eoreq	r1, lr, r0, lsl #8		
mcreq	9, 0, r1, cr3, cr15, {1}		
bleq	ec36cc <__undef_stack+0xda9e2c>		
tsteq	r1, r7, lsr #18		
stmdane	r0, {r1, r4, r9, sl}^		
mulseq	r9, r7, r2		
teqeq	lr, r0, lsl #10		
tsteq	r1, r1, lsr r3		
stmdane	r0, {r1, r4, r9, sl}^		
		; <UNDEFINED> instruction	 0x01194297
		; <UNDEFINED> instruction	 0x16000013
teqne	r1, #5		
andeq	r1, r0, r2, lsl #16		
tstcc	r1, r7, lsl sp		
andne	r1, r1, #-1073741820	; 0xc0000004	
stmdbpl	fp, {r1, r2, fp, ip, lr}		
stmdane	r0, {r0, r1, r3}		
teqne	r1, #5		
andeq	r0, r0, ip, lsl fp		
stmdbmi	r1, {r0, r3, r4, r8}		
andseq	r0, r3, r3, lsl r1		
eoreq	r1, r1, r0, lsl #20		
bleq	bc5758 <__undef_stack+0xaabeb8>		
ldrcc	r0, [fp], #-0		
bcc	38163c <__undef_stack+0x267d9c>		
stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}		
andseq	r3, r9, #19, 30	; 0x4c	
andeq	r0, r0, r8, lsl r0		
strcs	r1, [r1, #-257]	; 0xfffffeff	
movweq	r1, #45838	; 0xb30e	
tstne	lr, lr, lsl #22		
andne	r1, r6, r1, lsl #4		
andeq	r0, r0, #23		
bleq	2c0af0 <__undef_stack+0x1a7250>		
vmoveq.16	d3[0], r0		
strne	r0, [r3], -r0		
bcc	38166c <__undef_stack+0x267dcc>		
stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}		
streq	r0, [r0], #-19	; 0xffffffed	
bleq	2c0b08 <__undef_stack+0x1a7268>		
stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}		
strne	r0, [r5], -r0		
bcc	201684 <__undef_stack+0xe7de4>		
stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}		
		; <UNDEFINED> instruction	 0x06000013
ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>	
bleq	e842a0 <__undef_stack+0xd6aa00>		
stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}		
bleq	8057c0 <__undef_stack+0x6ebf20>		
andeq	r1, r0, r1, lsl #6		
movweq	r0, #1287	; 0x507	
blcc	2cf2e0 <__undef_stack+0x1b5a40>		
andseq	r4, r3, fp, lsl #18		
teqeq	lr, r0, lsl #16		
mcreq	9, 0, r1, cr3, cr15, {1}		
ldreq	r0, [fp, #-2874]!	; 0xfffff4c6	
movtne	r1, #39207	; 0x9927	
movwne	r0, #6944	; 0x1b20	
streq	r0, [r9, #-0]		
bcc	3816c8 <__undef_stack+0x267e28>		
stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}		
beq	b1c <_SUPERVISOR_STACK_SIZE+0x31c>		
ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>	
bleq	e842e4 <__undef_stack+0xd6aa44>		
stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}		
movwne	r0, #6944	; 0x1b20	
strcc	r0, [fp], #-0		
bcc	3816e8 <__undef_stack+0x267e48>		
stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}		
stceq	0, cr0, [r0], {19}		
ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>	
bleq	e84304 <__undef_stack+0xd6aa64>		
stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}		
tsteq	r1, r9, asr #6		
stmdane	r0, {r1, r4, r9, sl}^		
		; <UNDEFINED> instruction	 0x01194297
stceq	0, cr0, [r0, #-76]	; 0xffffffb4	
cdpeq	0, 0, cr0, cr3, cr5, {0}		
bleq	ec37fc <__undef_stack+0xda9f5c>		
strne	r1, [r2, -r9, asr #6]		
cdpcs	0, 0, cr0, cr14, cr0, {0}		
tstne	r3, r1, lsl #2		
andmi	r1, r6, r1, lsl #4		
stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^		
andeq	r1, r0, r1, lsl #6		
tstcc	r0, pc, lsl #10		
andseq	r0, r7, r3, lsl r2		
teqeq	lr, r0		
mcreq	9, 0, r1, cr3, cr15, {1}		
bleq	ec3828 <__undef_stack+0xda9f88>		
tsteq	r1, r7, lsr #18		
stmdane	r0, {r1, r4, r9, sl}^		
		; <UNDEFINED> instruction	 0x01194297
tstne	r0, r3, lsl r0		
cdpeq	0, 0, cr0, cr3, cr5, {0}		
bleq	ec3840 <__undef_stack+0xda9fa0>		
stmdane	r2, {r0, r3, r6, r8, r9, ip}		
ldreq	r0, [r2, #-0]		
andseq	r3, r3, #0, 2		
movwne	r0, #24		
mcreq	0, 0, r0, cr3, cr4, {1}		
bleq	ec3858 <__undef_stack+0xda9fb8>		
andeq	r1, r0, r9, asr #6		
tstcc	r1, r4, lsl sp		
andne	r1, r1, #-1073741820	; 0xc0000004	
stmdbpl	fp, {r1, r2, fp, ip, lr}		
strne	r0, [r0, #-11]		
teqne	r1, #1073741831	; 0x40000007	
		; <UNDEFINED> instruction	 0x06120111
bleq	16438f0 <__undef_stack+0x152a050>		
andeq	r1, r0, r1, lsl #6		
tstne	r1, r6, lsl fp		
andeq	r1, r6, r1, lsl #4		
eorseq	r1, r4, r0, lsl #14		
smladxne	r2, r1, r3, r1		
cdpcs	0, 1, cr0, cr8, cr0, {0}		
tsteq	r9, #1, 30		
blcc	2cf3e8 <__undef_stack+0x1b5b48>		
tstne	r9, r5, lsl #14		
andmi	r1, r6, r1, lsl #4		
stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^		
andeq	r1, r0, r1, lsl #6		
movweq	r0, #1305	; 0x519	
blcc	2cf400 <__undef_stack+0x1b5b60>		
andseq	r4, r3, #81920	; 0x14000	
bne	c30 <_SUPERVISOR_STACK_SIZE+0x430>		
cdpeq	0, 0, cr0, cr3, cr5, {0}		
ldreq	r0, [fp, #-2874]!	; 0xfffff4c6	
strne	r1, [r2, -r9, asr #6]		
ldcne	0, cr0, [fp, #-0]		
tstne	r3, r1, lsl #2		
stmdapl	r6, {r0, r9, ip}		
andeq	r5, r5, fp, lsl #18		
tsteq	sp, r0, lsl #24		
tsteq	r1, r1, lsr r3		
bleq	1602440 <__undef_stack+0x14e8ba0>		
movwne	r0, #5465	; 0x1559	
cdpcs	0, 1, cr0, cr13, cr0, {0}		
tstne	r3, r1, lsl #2		
andmi	r1, r6, r1, lsl #4		
stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^		
mrseq	r0, (UNDEF	 0)	
mcreq	1, 1, r0, cr5, cr1, {0}		
vmoveq.32	d3[0], r0		
tsteq	r1, fp, lsl lr		
		; <UNDEFINED> instruction	 0x17100612
strcs	r0, [r2], #-0		
vmlacc.f64	d0, d11, d0		
andeq	r0, lr, fp, lsl #6		
andseq	r0, r6, r0, lsl #6		
bleq	e84440 <__undef_stack+0xd6aba0>		
movtne	r0, #39739	; 0x9b3b	
strcs	r0, [r4], #-0		
vmlacc.f64	d0, d11, d0		
andeq	r0, r8, fp, lsl #6		
andseq	r0, r6, r0, lsl #10		
bleq	e82c58 <__undef_stack+0xd693b8>		
movtne	r0, #39739	; 0x9b3b	
cdpcs	0, 0, cr0, cr6, cr0, {0}		
tsteq	r9, #1, 30		
blcc	2cf494 <__undef_stack+0x1b5bf4>		
tstne	r9, fp, lsl #14		
andmi	r1, r6, r1, lsl #4		
stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^		
andeq	r1, r0, r1, lsl #6		
movweq	r0, #1287	; 0x507	
blcc	2cf4ac <__undef_stack+0x1b5c0c>		
andseq	r4, r3, #180224	; 0x2c000	
stmdaeq	r0, {r0, r1, r2, r4}		
smlabbeq	r1, r9, r2, r8		
teqne	r1, #1073741828	; 0x40000004	
andeq	r1, r0, r1, lsl #6		
orreq	r8, r2, r9, lsl #20		
tstls	r8, r0, lsl #4		
andeq	r1, r0, r2, asr #16		
orreq	r8, r2, sl, lsl #18		
strls	r1, [r1, #-257]	; 0xfffffeff	
teqne	r1, #1081344	; 0x108000	
strcc	r0, [fp], #-0		
bcc	2018a8 <__undef_stack+0xe8008>		
stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}		
andseq	r0, r7, r3, lsl r2		
eorseq	r0, r4, r0, lsl #24		
bleq	e844c4 <__undef_stack+0xd6ac24>		
movtne	r0, #39739	; 0x9b3b	
andeq	r1, r0, r2, lsl #14		
orreq	r8, r2, sp, lsl #18		
mrscc	r1, (UNDEF	 17)	
mcreq	0, 0, r0, cr0, cr3, {0}		
bleq	2c0d0c <__undef_stack+0x1a746c>		
andeq	r1, r0, r9, asr #6		
svccc	0x00012e0f		
bcc	381940 <__undef_stack+0x2680a0>		
strcs	r3, [fp, -fp, lsl #22]		
tsteq	r9, r9, lsl ip		
andne	r0, r0, r3, lsl r0		
movtne	r0, #36869	; 0x9005	
cdpcs	0, 1, cr0, cr1, cr0, {0}		
tsteq	r9, #1, 30		
blcc	2cf530 <__undef_stack+0x1b5c90>		
ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}		
andseq	r3, r9, r3, lsl ip		
mrsne	r0, (UNDEF	 1)	
mrsne	r1, (UNDEF	 6)	
movweq	r1, #4609	; 0x1201	
strcs	r1, [r8, #-2824]	; 0xfffff4f8	
andeq	r1, r5, r8, lsl #6		
mrsne	r0, (UNDEF	 1)	
movwne	r2, #58625	; 0xe501	
blne	38194c <__undef_stack+0x2680ac>		
andne	r1, r1, #-2147483645	; 0x80000003	
andseq	r1, r7, r6		
eoreq	r0, r4, r0, lsl #4		
bleq	f8395c <__undef_stack+0xe6a0bc>		
andeq	r0, r0, r3, lsl #28		
bleq	9d44 <SLCRlockKey+0x26c9>		
movweq	r3, #48651	; 0xbe0b	
streq	r0, [r0], #-8		
ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>	
bleq	e84554 <__undef_stack+0xd6acb4>		
stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}		
		; <UNDEFINED> instruction	 0x06120111
addsmi	r1, r7, #64, 16	; 0x400000	
streq	r0, [r0, #-25]	; 0xffffffe7	
cdpeq	0, 0, cr0, cr3, cr5, {0}		
bleq	ec3a48 <__undef_stack+0xdaa1a8>		
stmdane	r2, {r0, r3, r6, r8, r9, ip}		
mrseq	r0, (UNDEF	 0)	
mcreq	1, 1, r0, cr5, cr1, {0}		
vmoveq.32	d3[0], r0		
tsteq	r1, fp, lsl lr		
		; <UNDEFINED> instruction	 0x17100612
strcs	r0, [r2], #-0		
vmlacc.f64	d0, d11, d0		
andeq	r0, lr, fp, lsl #6		
eoreq	r0, r4, r0, lsl #6		
bleq	f839b8 <__undef_stack+0xe6a118>		
andeq	r0, r0, r3, lsl #16		
movweq	r1, #1540	; 0x604	
blcc	2cf5d0 <__undef_stack+0x1b5d30>		
andseq	r4, r3, fp, lsl #18		
andeq	r0, pc, r0, lsl #10		
movtne	r0, #39691	; 0x9b0b	
cdpcs	0, 0, cr0, cr6, cr0, {0}		
tsteq	r9, #1, 30		
blcc	2cf5e8 <__undef_stack+0x1b5d48>		
ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}		
andne	r1, r1, #-1073741820	; 0xc0000004	
ldrls	r4, [r8, -r6]		
movwne	r1, #6466	; 0x1942	
streq	r0, [r7, #-0]		
bcc	3819c8 <__undef_stack+0x268128>		
stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}		
andseq	r0, r7, r3, lsl r2		
eorseq	r0, r4, r0, lsl #16		
bleq	e845e4 <__undef_stack+0xd6ad44>		
movtne	r0, #39739	; 0x9b3b	
andeq	r1, r0, r2, lsl #16		
movweq	r3, #1033	; 0x409	
blcc	2cf620 <__undef_stack+0x1b5d80>		
svccc	0x0013490b		
andseq	r3, r9, r9, lsl ip		
mrsne	r0, (UNDEF	 1)	
movwne	r2, #58625	; 0xe501	
blne	381a28 <__undef_stack+0x268188>		
andne	r1, r1, #-2147483645	; 0x80000003	
andseq	r1, r7, r6		
teqeq	lr, r0, lsl #4		
mcreq	9, 0, r1, cr3, cr15, {1}		
bleq	ec3af8 <__undef_stack+0xdaa258>		
movtne	r1, #39207	; 0x9927	
		; <UNDEFINED> instruction	 0x06120111
addsmi	r1, r7, #64, 16	; 0x400000	
andseq	r0, r3, r9, lsl r1		
andeq	r0, r5, r0, lsl #6		
bleq	e82e34 <__undef_stack+0xd69594>		
movtne	r0, #39739	; 0x9b3b	
andeq	r1, r0, r2, lsl #14		
bleq	9e44 <SLCRlockKey+0x27c9>		
movweq	r3, #48651	; 0xbe0b	
andeq	r0, r0, r8		
strcs	r1, [r1, #-257]	; 0xfffffeff	
movweq	r1, #45838	; 0xb30e	
tstne	lr, lr, lsl #22		
andne	r1, r6, r1, lsl #4		
andeq	r0, r0, #23		
bleq	2c0ee4 <__undef_stack+0x1a7644>		
stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}		
strcs	r0, [r3], #-0		
vmlacc.f64	d0, d11, d0		
andeq	r0, lr, fp, lsl #6		
andseq	r0, r6, r0, lsl #8		
bleq	e84678 <__undef_stack+0xd6add8>		
movtne	r0, #39739	; 0x9b3b	
movwne	r0, #20480	; 0x5000	
bleq	381a7c <__undef_stack+0x2681dc>		
blcc	2cf6a8 <__undef_stack+0x1b5e08>		
andseq	r0, r3, fp, lsl #2		
andeq	r0, sp, r0, lsl #12		
bleq	e84694 <__undef_stack+0xd6adf4>		
movtne	r0, #39739	; 0x9b3b	
andeq	r0, r0, r8, lsr fp		
stmdbmi	r1, {r0, r1, r2, r8}		
andseq	r0, r3, r3, lsl r1		
eoreq	r0, r1, r0, lsl #16		
bleq	bc5bc4 <__undef_stack+0xaac324>		
cdpcs	0, 0, cr0, cr9, cr0, {0}		
tsteq	r9, #1, 30		
blcc	2cf6e4 <__undef_stack+0x1b5e44>		
ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}		
andne	r1, r1, #-1073741820	; 0xc0000004	
ldrls	r4, [r8, -r6]		
movwne	r1, #6466	; 0x1942	
streq	r0, [sl, #-0]		
bcc	201ac4 <__undef_stack+0xe8224>		
stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}		
andseq	r0, r7, r3, lsl r2		
andeq	r0, r5, r0, lsl #22		
bleq	e82ee0 <__undef_stack+0xd69640>		
movtne	r0, #39739	; 0x9b3b	
andeq	r1, r0, r2, lsl #16		
bleq	4b10 <_HEAP_SIZE+0x2b10>		
andseq	r4, r3, fp, lsl #18		
mrsne	r0, (UNDEF	 1)	
movwne	r2, #58625	; 0xe501	
blne	381b1c <__undef_stack+0x26827c>		
andne	r1, r1, #-2147483645	; 0x80000003	
andseq	r1, r7, r6		
eoreq	r0, r4, r0, lsl #4		
bleq	f83b2c <__undef_stack+0xe6a28c>		
andeq	r0, r0, r3, lsl #28		
bleq	9f14 <SLCRlockKey+0x2899>		
movweq	r3, #48651	; 0xbe0b	
streq	r0, [r0], #-8		
ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>	
bleq	e84724 <__undef_stack+0xd6ae84>		
stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}		
tsteq	r1, r9, asr #6		
stmdane	r0, {r1, r4, r9, sl}^		
		; <UNDEFINED> instruction	 0x01194297
streq	r0, [r0, #-19]	; 0xffffffed	
stmdaeq	r3, {r0, r2}		
bleq	ec3c1c <__undef_stack+0xdaa37c>		
strne	r1, [r2, -r9, asr #6]		
cdpcs	0, 0, cr0, cr6, cr0, {0}		
tsteq	r9, #1, 30		
blcc	2cf77c <__undef_stack+0x1b5edc>		
ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}		
andne	r1, r1, #-1073741820	; 0xc0000004	
ldrls	r4, [r8, -r6]		
andeq	r1, r0, r2, asr #18		
tsteq	r1, r0, lsl #2		
bleq	4c47f0 <__undef_stack+0x3aaf50>		
cdpeq	14, 1, cr0, cr11, cr3, {0}		
		; <UNDEFINED> instruction	 0x06120111
andeq	r1, r0, r0, lsl r7		
bleq	9f74 <SLCRlockKey+0x28f9>		
movweq	r3, #48651	; 0xbe0b	
movweq	r0, #14		
bleq	2c1008 <__undef_stack+0x1a7768>		
stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}		
strne	r0, [r4], -r0		
bcc	381b84 <__undef_stack+0x2682e4>		
stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}		
streq	r0, [r0, #-19]	; 0xffffffed	
ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>	
bleq	e847a0 <__undef_stack+0xd6af00>		
stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}		
tsteq	r1, r9, asr #6		
stmdane	r0, {r1, r4, r9, sl}^		
		; <UNDEFINED> instruction	 0x01194297
		; <UNDEFINED> instruction	 0x06000013
stmdaeq	r3, {r0, r2}		
bleq	ec3c98 <__undef_stack+0xdaa3f8>		
strne	r1, [r2, -r9, asr #6]		
streq	r0, [r7, #-0]		
bcc	381bbc <__undef_stack+0x26831c>		
stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}		
andseq	r0, r7, r3, lsl r2		
addhi	r0, r9, #0, 16		
tsteq	r1, r1		
andeq	r1, r0, r1, lsr r3		
svccc	0x00002e09		
bcc	381c3c <__undef_stack+0x26839c>		
strcs	r3, [fp, -fp, lsl #22]		
ldccc	9, cr4, [r3], {25}		
beq	1048 <CRValMmuCac+0x43>		
bleq	2c1024 <__undef_stack+0x1a7784>		
andeq	r1, r0, r9, asr #6		
tsteq	r1, r0, lsl #2		
bleq	4c4888 <__undef_stack+0x3aafe8>		
cdpeq	14, 1, cr0, cr11, cr3, {0}		
		; <UNDEFINED> instruction	 0x06120111
andeq	r1, r0, r0, lsl r7		
bleq	a00c <SLCRlockKey+0x2991>		
movweq	r3, #48651	; 0xbe0b	
movweq	r0, #8		
bleq	2c10a0 <__undef_stack+0x1a7800>		
vmoveq.16	d3[0], r0		
svceq	0x00040000		
stmdbmi	fp, {r8, r9, fp}		
streq	r0, [r0, #-19]	; 0xffffffed	
ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>	
bleq	e84834 <__undef_stack+0xd6af94>		
stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}		
tsteq	r1, r9, asr #6		
stmdane	r0, {r1, r4, r9, sl}^		
		; <UNDEFINED> instruction	 0x01194297
		; <UNDEFINED> instruction	 0x06000013
stmdaeq	r3, {r0, r2}		
bleq	ec3d2c <__undef_stack+0xdaa48c>		
strne	r1, [r2, -r9, asr #6]		
streq	r0, [r7, #-0]		
bcc	381c50 <__undef_stack+0x2683b0>		
stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}		
andseq	r0, r7, r3, lsl r2		
eorseq	r0, r4, r0, lsl #16		
bleq	e8306c <__undef_stack+0xd697cc>		
movtne	r0, #39739	; 0x9b3b	
andeq	r1, r0, r2, lsl #14		
orreq	r8, r2, r9, lsl #18		
mrscc	r1, (UNDEF	 17)	
beq	10c0 <CRValMmuCac+0xbb>		
ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>	
bleq	e84888 <__undef_stack+0xd6afe8>		
stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}		
ldmdbne	ip!, {r0, r3, r6, r8, r9, ip}		
mrseq	r0, (UNDEF	 0)	
mcreq	1, 1, r0, cr5, cr1, {0}		
vmoveq.32	d3[0], r0		
tsteq	r1, fp, lsl lr		
		; <UNDEFINED> instruction	 0x17100612
strcs	r0, [r2], #-0		
vmlacc.f64	d0, d11, d0		
andeq	r0, r8, fp, lsl #6		
eoreq	r0, r4, r0, lsl #6		
bleq	f83cd8 <__undef_stack+0xe6a438>		
andeq	r0, r0, r3, lsl #28		
bleq	4cc4 <_HEAP_SIZE+0x2cc4>		
andseq	r4, r3, fp, lsl #18		
teqeq	lr, r0, lsl #10		
mcreq	9, 0, r1, cr3, cr15, {1}		
bleq	ec3dac <__undef_stack+0xdaa50c>		
movtne	r1, #39207	; 0x9927	
		; <UNDEFINED> instruction	 0x06120111
addsmi	r1, r7, #64, 16	; 0x400000	
andseq	r0, r3, r9, lsl r1		
andeq	r0, r5, r0, lsl #12		
bleq	e830e8 <__undef_stack+0xd69848>		
movtne	r0, #39739	; 0x9b3b	
andeq	r1, r0, r2, lsl #14		
movweq	r0, #1287	; 0x507	
blcc	2cf924 <__undef_stack+0x1b6084>		
andseq	r4, r3, #180224	; 0x2c000	
stmdaeq	r0, {r0, r1, r2, r4}		
stmdaeq	r3, {r2, r4, r5}		
bleq	ec3de4 <__undef_stack+0xdaa544>		
strne	r1, [r2, -r9, asr #6]		
stmdbhi	r9, {}	; <UNPREDICTABLE>	
smlabbne	r0, r2, r1, r0		
andseq	r3, r3, r1, lsl #2		
addhi	r0, r9, #0, 20		
tsteq	r1, r1, lsl #2		
movwne	r1, #4913	; 0x1331	
bhi	2c111c <__undef_stack+0x1a787c>		
andeq	r0, r0, #-2147483616	; 0x80000020	
stmdane	r2, {r3, r4, r8, ip, pc}^		
cdpcs	0, 0, cr0, cr12, cr0, {0}		
tsteq	r9, #1, 30		
blcc	2cf968 <__undef_stack+0x1b60c8>		
ldccc	7, cr2, [r9], {11}		
stceq	0, cr0, [r0, #-100]	; 0xffffff9c	
movtne	r0, #36869	; 0x9005	
mrseq	r0, (UNDEF	 0)	
mcreq	1, 1, r0, cr5, cr1, {0}		
vmoveq.32	d3[0], r0		
tsteq	r1, fp, lsl lr		
		; <UNDEFINED> instruction	 0x17100612
strcs	r0, [r2], #-0		
vmlacc.f64	d0, d11, d0		
andeq	r0, r8, fp, lsl #6		
eoreq	r0, r4, r0, lsl #6		
bleq	f83d90 <__undef_stack+0xe6a4f0>		
andeq	r0, r0, r3, lsl #28		
movweq	r1, #1540	; 0x604	
blcc	2cf9a8 <__undef_stack+0x1b6108>		
andseq	r4, r3, fp, lsl #18		
andseq	r0, r6, r0, lsl #10		
bleq	e84988 <__undef_stack+0xd6b0e8>		
movtne	r0, #38203	; 0x953b	
strne	r0, [r6, -r0]		
bcc	2c3d8c <__undef_stack+0x1aa4ec>		
tsteq	fp, fp, lsl #22		
smladeq	r0, r3, r0, r0		
cdpeq	0, 0, cr0, cr3, cr13, {0}		
bleq	ec3e80 <__undef_stack+0xdaa5e0>		
andeq	r1, r0, r9, asr #6		
stmdbmi	r1, {r3, r8}		
andseq	r0, r3, r3, lsl r1		
eoreq	r0, r1, r0, lsl #18		
bleq	bc5ed0 <__undef_stack+0xaac630>		
movwne	r0, #40960	; 0xa000	
bcc	2c3db8 <__undef_stack+0x1aa518>		
tsteq	fp, fp, lsl #22		
bleq	1208 <CRValMmuCac+0x203>		
cdpeq	0, 0, cr0, cr3, cr13, {0}		
bleq	ec3eac <__undef_stack+0xdaa60c>		
bleq	e05eec <__undef_stack+0xcec64c>		
svceq	0x000c0000		
andeq	r0, fp, r0, lsl #22		
tsteq	r3, r0, lsl #26		
bleq	2c49e4 <__undef_stack+0x1ab144>		
bleq	ec3ec4 <__undef_stack+0xdaa624>		
andeq	r1, r0, r1, lsl #6		
movweq	r0, #3342	; 0xd0e	
blcc	2cfa08 <__undef_stack+0x1b6168>		
ldmdacc	r3, {r0, r1, r3, r8, fp, lr}		
svceq	0x0000000b		
bleq	2c1230 <__undef_stack+0x1a7990>		
andeq	r1, r0, r9, asr #6		
movweq	r1, #4880	; 0x1310	
bcc	143e38 <__undef_stack+0x2a598>		
tsteq	fp, fp, lsl #22		
tstne	r0, r3, lsl r0		
cdpeq	0, 0, cr0, cr3, cr13, {0}		
bleq	ec3ef8 <__undef_stack+0xdaa658>		
ldreq	r1, [r8, #-841]!	; 0xfffffcb7	
ldrne	r0, [r2, #-0]		
andseq	r2, r9, r0, lsl #14		
tsteq	r5, r0, lsl #6		
movtne	r1, #39207	; 0x9927	
andeq	r1, r0, r1, lsl #6		
stmdbmi	r0, {r2, r4, r8, sl}		
strne	r0, [r0, #-19]	; 0xffffffed	
mcreq	1, 0, r0, cr3, cr3, {0}		
bleq	e82664 <__undef_stack+0xd68dc4>		
movwne	r0, #5435	; 0x153b	
ldceq	0, cr0, [r6, #-0]		
bcc	381e44 <__undef_stack+0x2685a4>		
stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}		
andeq	r3, fp, r3, lsl r8		
andeq	r1, sp, r0, lsl #14		
bleq	e84a60 <__undef_stack+0xd6b1c0>		
movtne	r0, #38203	; 0x953b	
andeq	r0, r0, r8, lsr r5		
stmdbmi	r0, {r3, r4, r9, sl, sp}		
stmdbne	r0, {r0, r1, r4}		
mcreq	1, 0, r0, cr3, cr3, {0}		
bleq	e83e98 <__undef_stack+0xd6a5f8>		
movwne	r0, #5435	; 0x153b	
tstne	sl, #0		
bcc	2c3e7c <__undef_stack+0x1aa5dc>		
tsteq	r5, fp, lsl #22		
blne	12cc <CRValMmuCac+0x2c7>		
bleq	2c16e0 <__undef_stack+0x1a7e40>		
ldreq	r0, [fp, #-2874]!	; 0xfffff4c6	
andeq	r1, r0, r1, lsl #6		
movweq	r0, #3356	; 0xd1c	
blcc	2cfacc <__undef_stack+0x1b622c>		
andseq	r4, r3, r5, lsl #18		
tsteq	r5, r0, lsl #26		
movwne	r1, #6439	; 0x1927	
cdpcs	0, 1, cr0, cr14, cr0, {0}		
tsteq	r9, #0, 30		
blcc	2cfae4 <__undef_stack+0x1b6244>		
ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}		
andne	r1, r1, #-1073741820	; 0xc0000004	
ldrls	r4, [r8, -r6]		
andeq	r1, r0, r2, asr #18		
movweq	r3, #1055	; 0x41f	
blcc	2cfafc <__undef_stack+0x1b625c>		
svccc	0x00134905		
andseq	r3, r9, r9, lsl ip		
mrsne	r0, (UNDEF	 1)	
movwne	r2, #58625	; 0xe501	
blne	381f04 <__undef_stack+0x268664>		
andne	r1, r1, #-2147483645	; 0x80000003	
andseq	r1, r7, r6		
eoreq	r0, r4, r0, lsl #4		
bleq	f83f14 <__undef_stack+0xe6a674>		
andeq	r0, r0, r3, lsl #28		
movweq	r1, #1539	; 0x603	
blcc	2cfb2c <__undef_stack+0x1b628c>		
andseq	r4, r3, fp, lsl #18		
eoreq	r0, r4, r0, lsl #8		
bleq	f83f2c <__undef_stack+0xe6a68c>		
andeq	r0, r0, r3, lsl #16		
movweq	r1, #1541	; 0x605	
blcc	2cfb2c <__undef_stack+0x1b628c>		
andseq	r4, r3, fp, lsl #18		
teqeq	lr, r0, lsl #12		
mcreq	9, 0, r1, cr3, cr15, {1}		
bleq	ec4004 <__undef_stack+0xdaa764>		
movtne	r1, #39207	; 0x9927	
		; <UNDEFINED> instruction	 0x06120111
addsmi	r1, r7, #64, 16	; 0x400000	
andseq	r0, r3, r9, lsl r1		
addhi	r0, r9, #0, 14		
tsteq	r1, r1		
		; <UNDEFINED> instruction	 0x31194295
stmdaeq	r0, {r0, r1, r4}		
ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>	
bleq	e84b50 <__undef_stack+0xd6b2b0>		
stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}		
ldmdbne	ip!, {r0, r3, r6, r8, r9, ip}		
streq	r0, [r9, #-0]		
andseq	r4, r3, r0, lsl #18		
mrsne	r0, (UNDEF	 1)	
movwne	r2, #58625	; 0xe501	
blne	381f8c <__undef_stack+0x2686ec>		
andne	r1, r1, #-2147483645	; 0x80000003	
andseq	r1, r7, r6		
eoreq	r0, r4, r0, lsl #4		
bleq	f83f9c <__undef_stack+0xe6a6fc>		
andeq	r0, r0, r3, lsl #28		
movweq	r1, #1539	; 0x603	
blcc	2cfbb4 <__undef_stack+0x1b6314>		
andseq	r4, r3, fp, lsl #18		
eoreq	r0, r4, r0, lsl #8		
bleq	f83fb4 <__undef_stack+0xe6a714>		
andeq	r0, r0, r3, lsl #16		
movweq	r1, #1541	; 0x605	
blcc	2cfbb4 <__undef_stack+0x1b6314>		
andseq	r4, r3, fp, lsl #18		
teqeq	lr, r0, lsl #12		
mcreq	9, 0, r1, cr3, cr15, {1}		
bleq	ec408c <__undef_stack+0xdaa7ec>		
tsteq	r1, r7, lsr #18		
stmdane	r0, {r1, r4, r9, sl}^		
		; <UNDEFINED> instruction	 0x01194297
smladeq	r0, r3, r0, r0		
stmdaeq	r3, {r0, r2}		
bleq	ec40a4 <__undef_stack+0xdaa804>		
strne	r1, [r2, -r9, asr #6]		
stmdbhi	r8, {}	; <UNPREDICTABLE>	
smlabbne	r0, r2, r1, r0		
stmdbne	r2, {r0, r8, sl, ip, pc}^		
andeq	r1, r0, r1, lsr r3		
svccc	0x00012e09		
bcc	38203c <__undef_stack+0x26879c>		
strcs	r3, [r5, -fp, lsl #22]		
andseq	r3, r9, r9, lsl ip		
andeq	r0, r5, r0, lsl #20		
andeq	r1, r0, r9, asr #6		
tsteq	r1, r0, lsl #2		
bleq	4c4c84 <__undef_stack+0x3ab3e4>		
cdpeq	14, 1, cr0, cr11, cr3, {0}		
		; <UNDEFINED> instruction	 0x06120111
andeq	r1, r0, r0, lsl r7		
bleq	a408 <SLCRlockKey+0x2d8d>		
movweq	r3, #48651	; 0xbe0b	
movweq	r0, #14		
mcreq	0, 0, r0, cr3, cr6, {0}		
bleq	ec40f8 <__undef_stack+0xdaa858>		
andeq	r1, r0, r9, asr #6		
bleq	a428 <SLCRlockKey+0x2dad>		
movweq	r3, #48651	; 0xbe0b	
streq	r0, [r0, #-8]		
stmdaeq	r3, {r1, r2, r4}		
bleq	ec4110 <__undef_stack+0xdaa870>		
andeq	r1, r0, r9, asr #6		
svccc	0x00012e06		
bcc	382098 <__undef_stack+0x2687f8>		
strcs	r3, [fp, -fp, lsl #22]		
andne	r1, r1, #1073741830	; 0x40000006	
ldrls	r4, [r8, -r6]		
movwne	r1, #6466	; 0x1942	
streq	r0, [r7, #-0]		
bcc	38204c <__undef_stack+0x2687ac>		
stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}		
andseq	r0, r7, r3, lsl r2		
addhi	r0, r9, #0, 16		
tsteq	r1, r1, lsl #2		
movwne	r1, #4913	; 0x1331	
bhi	241464 <__undef_stack+0x127bc4>		
andeq	r0, r0, #-2147483616	; 0x80000020	
stmdane	r2, {r3, r4, r8, ip, pc}^		
stmdbhi	sl, {}	; <UNPREDICTABLE>	
smlabbne	r1, r2, r1, r0		
stmdbne	r2, {r0, r8, sl, ip, pc}^		
andeq	r1, r0, r1, lsr r3		
svccc	0x00012e0b		
bcc	3820e8 <__undef_stack+0x268848>		
strcs	r3, [fp, -fp, lsl #22]		
tstne	r3, r9, lsl r9		
andmi	r1, r6, r1, lsl #4		
stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^		
andeq	r1, r0, r1, lsl #6		
orreq	r8, r2, ip, lsl #18		
tstcc	r1, r1, lsl #2		
stceq	0, cr0, [r0, #-76]	; 0xffffffb4	
ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>	
bleq	e84cb8 <__undef_stack+0xd6b418>		
stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}		
ldmdbne	ip!, {r0, r3, r6, r8, r9, ip}		
andeq	r1, r0, r1, lsl #6		
stmdbmi	r0, {r1, r2, r3, r8, sl}		
svceq	0x00000013		
ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>	
bleq	e84cd4 <__undef_stack+0xd6b434>		
stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}		
andeq	r1, r0, ip, lsr r9		
andeq	r0, r0, ip, lsl r0		
andeq	r0, r0, r2		
andeq	r0, r4, r0		
andeq	r0, r0, r0		
andseq	r0, r0, r0, asr r5		
andeq	r0, r0, r0, lsl r2		
andeq	r0, r0, ip, lsl r0		
stmdbeq	r7!, {r1}^		
andeq	r0, r4, r0		
andeq	r0, r0, r0		
andseq	r0, r0, r0, ror #14		
andeq	r0, r0, ip, ror r5		
andeq	r0, r0, ip, lsl r0		
bicne	r0, fp, #2		
andeq	r0, r4, r0		
andeq	r0, r0, r0		
		; <UNDEFINED> instruction	 0x00100cdc
andeq	r0, r0, r8, ror r3		
andeq	r0, r0, ip, lsl r0		
ldrtne	r0, [lr], -r2		
andeq	r0, r4, r0		
andeq	r0, r0, r0		
andseq	r1, r0, r4, asr r0		
andeq	r0, r0, r0, rrx		
andeq	r0, r0, ip, lsl r0		
strne	r0, [r3, -r2]		
andeq	r0, r4, r0		
andeq	r0, r0, r0		
andseq	r0, r0, r0		
strdeq	r0, [r0], -ip		
andeq	r0, r0, ip, lsl r0		
ldrne	r0, [sl, r2]		
andeq	r0, r4, r0		
andeq	r0, r0, r0		
ldrsheq	r0, [r0], -ip		
andeq	r0, r0, r8, asr #6		
andeq	r0, r0, ip, lsl r0		
stmdane	sl!, {r1}		
andeq	r0, r4, r0		
andeq	r0, r0, r0		
andseq	r2, r0, r0, lsr #7		
andeq	r0, r0, r4, rrx		
andeq	r0, r0, ip, lsl r0		
ldmdbne	r2, {r1}^		
andeq	r0, r4, r0		
andeq	r0, r0, r0		
andseq	r2, r0, r4, lsl #8		
andeq	r0, r0, r8, ror r0		
andeq	r0, r0, ip, lsl r0		
stmibne	r6!, {r1}^		
andeq	r0, r4, r0		
andeq	r0, r0, r0		
andseq	r2, r0, ip, ror r4		
		; <UNDEFINED> instruction	 0x000009bc
andeq	r0, r0, ip, lsl r0		
cdpcs	0, 0, cr0, cr8, cr2, {0}		
andeq	r0, r4, r0		
andeq	r0, r0, r0		
andseq	r2, r0, r8, lsr lr		
andeq	r0, r0, r4, asr r0		
andeq	r0, r0, ip, lsl r0		
rsbscc	r0, r6, r2		
andeq	r0, r4, r0		
andeq	r0, r0, r0		
andseq	r2, r0, ip, lsl #29		
andeq	r0, r0, r0, asr #1		
andeq	r0, r0, ip, lsl r0		
strcc	r0, [r6, #-2]!		
andeq	r0, r4, r0		
andeq	r0, r0, r0		
andseq	r2, r0, ip, asr #30		
andeq	r0, r0, r0, lsr #1		
andeq	r0, r0, ip, lsl r0		
strbcc	r0, [ip], r2		
andeq	r0, r4, r0		
andeq	r0, r0, r0		
andseq	r2, r0, ip, ror #31		
andeq	r0, r0, r0, asr #32		
andeq	r0, r0, ip, lsl r0		
strbcc	r0, [r0, -r2]!		
andeq	r0, r4, r0		
andeq	r0, r0, r0		
andseq	fp, r0, ip, asr #31		
andeq	r0, r0, r4		
andeq	r0, r0, ip, lsl r0		
ldrbcc	r0, [r9, r2]!		
andeq	r0, r4, r0		
andeq	r0, r0, r0		
		; <UNDEFINED> instruction	 0x0010bfd0
andeq	r0, r0, ip, lsr r0		
andeq	r0, r0, ip, lsl r0		
stmiacc	r7!, {r1}^		
andeq	r0, r4, r0		
andeq	r0, r0, r0		
andseq	ip, r0, ip		
andeq	r0, r0, r8		
andeq	r0, r0, ip, lsl r0		
ldmdbcc	ip!, {r1}		
andeq	r0, r4, r0		
andeq	r0, r0, r0		
andseq	ip, r0, r4, lsl r0		
andeq	r0, r0, r0, lsl r0		
andeq	r0, r0, ip, lsl r0		
blcc	1780234 <__undef_stack+0x1666994>		
andeq	r0, r4, r0		
andeq	r0, r0, r0		
andseq	ip, r0, r4, lsr #32		
andeq	r0, r0, r0, lsl r0		
andeq	r0, r0, ip, lsl r0		
stccc	0, cr0, [r4], #-8		
andeq	r0, r4, r0		
andeq	r0, r0, r0		
andseq	ip, r0, r4, lsr r0		
andeq	r0, r0, r0, lsr r0		
andeq	r0, r0, ip, lsl r0		
stclcc	0, cr0, [r3, #-8]!		
andeq	r0, r4, r0		
andeq	r0, r0, r0		
andseq	ip, r0, r4, rrx		
muleq	r0, r8, r0		
andeq	r0, r0, ip, lsl r0		
cdpcc	0, 10, cr0, cr6, cr2, {0}		
andeq	r0, r4, r0		
andeq	r0, r0, r0		
ldrsheq	ip, [r0], -ip	; <UNPREDICTABLE>	
andeq	r0, r0, r0, lsr #1		
andeq	r0, r0, ip, lsl r0		
eormi	r0, r3, r2		
andeq	r0, r4, r0		
andeq	r0, r0, r0		
mulseq	r0, ip, r1		
andeq	r0, r0, r0, lsl r0		
andeq	r0, r0, ip, lsl r0		
stmiami	ip!, {r1}		
andeq	r0, r4, r0		
andeq	r0, r0, r0		
andseq	ip, r0, ip, lsr #3		
andeq	r0, r0, ip		
andeq	r0, r0, ip, lsl r0		
ldmibmi	ip, {r1}		
andeq	r0, r4, r0		
andeq	r0, r0, r0		
		; <UNDEFINED> instruction	 0x0010c1b8
andeq	r0, r0, r0, lsl r0		
andeq	r0, r0, ip, lsl r0		
bmi	fe580314 <LRemap+0x580305>		
andeq	r0, r4, r0		
andeq	r0, r0, r0		
andseq	ip, r0, r8, asr #3		
andeq	r0, r0, ip, ror #1		
andeq	r0, r2, r4		
streq	r0, [r0, -r0]		
andeq	r0, r0, r5, asr r1		
movweq	r0, #4099	; 0x1003	
stmdaeq	r5, {r0, r1, r2, r4, r9, sl}		
andeq	r4, r0, sl, ror #23		
streq	r0, [r7, #-2563]	; 0xfffff5fd	
eorseq	r6, ip, ip, lsr pc		
bleq	c1028 <SLCRL2cRamConfig+0xa0e26>		
and	r0, sp, #8, 10	; 0x2000000	
movweq	r0, #54	; 0x36	
strlt	r0, [r7, -pc, lsl #18]		
streq	r0, [r0], #-9		
streq	r1, [sl, #-3]		
eorseq	r1, r4, r2, lsl #2		
streq	r0, [r4, -r0, lsl #6]		
bleq	140c58 <__undef_stack+0x273b8>		
andeq	r0, sl, r7, lsl #30		
strcs	r0, [r7, #-1024]	; 0xfffffc00	
streq	r0, [r0], #-10		
andeq	r5, sl, r7, lsl #20		
stc2	4, cr0, [r7], {-0}		
movweq	r0, #10		
andne	r0, r7, #352321536	; 0x15000000	
streq	r0, [r0], #-11		
streq	r1, [r5, #-1795]	; 0xfffff8fd	
eorseq	r0, r9, fp, lsl #24		
stmdaeq	sp, {r8, r9}		
streq	r0, [lr], #-772	; 0xfffffcfc	
andeq	r2, ip, r7		
svceq	0x00030400		
movwcs	r0, #42243	; 0xa503	
movweq	r0, #34	; 0x22	
streq	r0, [r5], -ip, lsl #24		
andeq	r3, r0, fp, lsr ip		
streq	r0, [sp, -r3, lsl #14]		
muleq	r0, pc, ip	; <UNPREDICTABLE>	
cfstrseq	mvf0, [r3, #-16]		
stcleq	7, cr0, [r9], #8		
streq	r0, [r4, -r0]		
andeq	r0, r0, fp, lsr sp		
streq	r4, [r4, -r3, lsl #18]		
andeq	r0, r0, r1, asr sp		
strls	r0, [r7], #-1028	; 0xfffffbfc	
streq	r0, [r0], #-13		
streq	r1, [lr, #-2051]	; 0xfffff7fd	
andseq	fp, sl, r2, lsl #28		
bne	c10c4 <SLCRL2cRamConfig+0xa0ec2>		
svceq	0x0014070f		
streq	r0, [r4, -r0]		
andeq	r0, r0, sl, lsr #30		
andsne	r0, r8, r4, lsl #6		
andeq	r5, pc, r7, lsl #6		
teqne	r3, r0, lsl #6		
stmdapl	r0!, {r0, r2, r8, fp, sp}		
stccs	0, cr0, [r3, #-0]		
svceq	0x006f0704		
streq	r0, [r4, -r0]		
andeq	r0, r0, r4, lsr #31		
strteq	r0, [r4], #-772	; 0xfffffcfc	
teq	r6, #4, 10	; 0x1000000	
movweq	r0, #8		
strmi	r1, [r7, -r7, lsr #4]		
streq	r0, [r0], #-18	; 0xffffffee	
ldreq	r3, [r3, -r3]		
andeq	r1, r0, r7, asr r2		
streq	r4, [r4], #-1283	; 0xfffffafd	
ldreq	r4, [r4, -r3, lsl #12]		
andeq	r1, r0, r7, ror #4		
addne	r0, r9, #4, 14	; 0x100000	
movweq	r0, #16384	; 0x4000	
		; <UNDEFINED> instruction	 0x4607153f
streq	r0, [r0], #-19	; 0xffffffed	
andseq	r5, r3, r7, lsl #24		
stmdbne	r3, {sl}		
cfstr32le	mvfx0, [r3], {22}		
movweq	r0, #71	; 0x47	
streq	r0, [r4, -fp, lsl #14]		
andeq	r1, r0, sp, asr #9		
ldrne	r0, [fp, -r4, lsl #6]		
bgt	741558 <__undef_stack+0x627cb8>		
streq	r0, [r0, #-0]		
eoreq	pc, pc, lr, lsl r5	; <UNPREDICTABLE>	
cfstr32le	mvfx0, [r0, #-0]		
streq	r0, [r0], #-35	; 0xffffffdd	
andeq	r0, r0, r0, lsl #8		
bcc	ff980174 <LRemap+0x1980165>		
andeq	r0, r5, r0		
muleq	r0, sl, r7		
ldmcs	fp, {r0, r2}		
andeq	r0, r5, r0		
andeq	r4, r0, r3, asr fp		
strne	r0, [r7, #5]!		
andeq	r0, r5, r0		
		; <UNDEFINED> instruction	 0x00002db7
rscspl	r0, r3, #5		
andeq	r0, r5, r0		
andeq	r1, r0, sl, lsr r8		
ldrtcs	r0, [r9], -r5		
andeq	r0, r5, r0		
andeq	r2, r0, fp, lsr #24		
eorsvs	r0, r4, #5		
andeq	r0, r5, r0		
strdeq	r0, [r0], -r9		
ldrmi	r0, [fp, -r5]		
andeq	r0, r5, r0		
andeq	r5, r0, r8, ror #19		
ldrne	r0, [r6, -r5]		
andeq	r0, r5, r0		
andeq	r0, r0, r9, lsl #7		
stmibne	r8!, {r0, r2}^		
andeq	r0, r5, r0		
muleq	r0, r4, r7		
teqne	r9, #5		
andeq	r0, r5, r0		
andeq	r1, r0, lr, asr #21		
ldclmi	0, cr0, [fp, #20]		
andeq	r0, r5, r0		
ldrdeq	r3, [r0], -sp		
cdpcc	0, 9, cr0, cr15, cr5, {0}		
andeq	r0, r5, r0		
andeq	r4, r0, r5, ror r4		
bleq	580204 <__undef_stack+0x466964>		
andeq	r0, r5, r0		
andeq	r0, r0, ip, ror #8		
strtcc	r0, [r0], r5		
andeq	r0, r5, r0		
andeq	r3, r0, r6, lsl fp		
addsne	r0, lr, r5		
andeq	r0, r5, r0		
andeq	r0, r0, r6, lsl #9		
ldrmi	r0, [r1, #-5]		
andeq	r0, r5, r0		
andeq	r1, r0, r3, lsl #22		
ldmdaeq	lr, {r0, r2}^		
andeq	r0, r5, r0		
andeq	r4, r0, r4, ror #22		
bmi	ff100240 <LRemap+0x1100231>		
andeq	r0, r5, r0		
muleq	r0, r3, r6		
andsne	r0, r2, #5		
andeq	r0, r5, r0		
andeq	r4, r0, fp, lsr #19		
ldrbteq	r0, [r7], #5		
andeq	r0, r5, r0		
andeq	r0, r0, pc, lsr #12		
stmdami	r8, {r0, r2}^		
andeq	r0, r5, r0		
andeq	r3, r0, sp, lsr #9		
blcc	10c0270 <__undef_stack+0xfa69d0>		
andeq	r0, r5, r0		
		; <UNDEFINED> instruction	 0x000028be
ldmpl	r4, {r0, r2}^		
andeq	r0, r5, r0		
andeq	r2, r0, r2, lsl #13		
adcsne	r0, r3, r5		
andeq	r0, r5, r0		
strdeq	r5, [r0], -r6		
mvnsmi	r0, #5		
andeq	r0, r5, r0		
muleq	r0, fp, r3		
cdpeq	0, 13, cr0, cr0, cr5, {0}		
andeq	r0, r5, r0		
andeq	r4, r0, r2, asr #12		
ldrbcc	r0, [r2, #5]!		
andeq	r0, r5, r0		
andeq	r2, r0, r4, ror #22		
svceq	0x00f60005		
andeq	r0, r5, r0		
andeq	r4, r0, r1, asr #11		
teqcc	r4, r5		
andeq	r0, r5, r0		
andeq	r0, r0, ip, lsr r8		
ldmdbcs	r3!, {r0, r2}^		
andeq	r0, r5, r0		
andeq	r5, r0, r1, ror #21		
strbne	r0, [r1, -r5]!		
andeq	r0, r5, r0		
andeq	r1, r0, r7, lsr ip		
stclcs	0, cr0, [r7, #-20]!	; 0xffffffec	
andeq	r0, r5, r0		
andeq	r4, r0, fp, lsl #26		
eoreq	r0, r0, r5		
andeq	r0, r5, r0		
andeq	r0, r0, ip, asr ip		
strpl	r0, [r2], #-5		
andeq	r0, r5, r0		
strdeq	r2, [r0], -lr		
ldclcs	0, cr0, [r2, #20]!		
andeq	r0, r5, r0		
andeq	r0, r0, r1, ror r1		
svceq	0x00b00005		
andeq	r0, r5, r0		
andeq	r2, r0, fp, lsl #30		
stmiami	r6!, {r0, r2}		
andeq	r0, r5, r0		
andeq	r5, r0, r1, lsr #24		
ldcmi	0, cr0, [fp], {5}		
andeq	r0, r5, r0		
andeq	r4, r0, sp, lsl r9		
stmdacs	r5, {r0, r2}		
andeq	r0, r5, r0		
andeq	r0, r0, r6, lsr r2		
bmi	fe700348 <LRemap+0x700339>		
andeq	r0, r5, r0		
andeq	r1, r0, r0, ror r0		
bpl	ff0c0354 <LRemap+0x10c0345>		
andeq	r0, r5, r0		
andeq	r2, r0, r6, ror #5		
mvnne	r0, r5		
andeq	r0, r5, r0		
strdeq	r0, [r0], -r5		
mvnsmi	r0, r5		
andeq	r0, r5, r0		
andeq	r2, r0, r7, ror r0		
bcs	1000378 <__undef_stack+0xee6ad8>		
andeq	r0, r5, r0		
strdeq	r4, [r0], -r6		
svccs	0x001c0005		
andeq	r0, r5, r0		
strdeq	r0, [r0], -r5		
ldccc	0, cr0, [r4, #-20]!	; 0xffffffec	
andeq	r0, r5, r0		
andeq	r4, r0, r5, lsl #1		
svcne	0x009b0005		
andeq	r0, r5, r0		
andeq	r6, r0, sl, lsl r1		
cdpmi	0, 3, cr0, cr5, cr5, {0}		
andeq	r0, r5, r0		
andeq	r1, r0, sl, lsr sp		
ldmmi	r8, {r0, r2}^		
andeq	r0, r5, r0		
andeq	r4, r0, r0, lsr #28		
movwvs	r0, #5		
andeq	r0, r5, r0		
andeq	r0, r0, r0, lsr #12		
strbmi	r0, [r6], r5		
andeq	r0, r5, r0		
andeq	r5, r0, fp, asr r0		
sbccc	r0, lr, r5		
andeq	r0, r5, r0		
andeq	r2, r0, r6, lsr r0		
svccc	0x00680005		
andeq	r0, r5, r0		
andeq	r2, r0, sp, asr #22		
adcscs	r0, r4, r5		
andeq	r0, r5, r0		
andeq	r1, r0, r9, ror #2		
ldrcc	r0, [r8, -r5]		
andeq	r0, r5, r0		
andeq	r2, r0, ip, ror #8		
ldmdbne	sl!, {r0, r2}		
andeq	r0, r5, r0		
andeq	r3, r0, r5, lsl pc		
rscvs	r0, r0, #5		
andeq	r0, r5, r0		
andeq	r0, r0, r4, lsr #30		
svcpl	0x007c0005		
andeq	r0, r5, r0		
andeq	r3, r0, r7, ror #16		
bcc	fe38042c <LRemap+0x38041d>		
andeq	r0, r5, r0		
andeq	r2, r0, r6, lsr #17		
ldmdbcc	fp, {r0, r2}		
andeq	r0, r5, r0		
andeq	r3, r0, r8, lsl #16		
svccs	0x00fd0005		
andeq	r0, r5, r0		
andeq	r2, r0, lr, lsr ip		
ldmcc	r5, {r0, r2}		
andeq	r0, r5, r0		
strdeq	r3, [r0], -r1		
ldrbmi	r0, [r6], #5		
andeq	r0, r5, r0		
andeq	r1, r0, r0, ror #4		
ldrbne	r0, [r9, r5]		
andeq	r0, r5, r0		
andeq	r1, r0, ip, lsr r4		
cdpcs	0, 2, cr0, cr15, cr5, {0}		
andeq	r0, r5, r0		
andeq	r1, r0, ip, ror #24		
subcc	r0, r5, r5		
andeq	r0, r5, r0		
andeq	r1, r0, sl, asr #30		
strbteq	r0, [r2], #5		
andeq	r0, r5, r0		
muleq	r0, lr, r7		
stccc	0, cr0, [r5], {5}		
andeq	r0, r5, r0		
andeq	r6, r0, r7, asr #6		
stcmi	0, cr0, [r3, #20]		
andeq	r0, r5, r0		
		; <UNDEFINED> instruction	 0x000041b1
beq	ffb004b0 <LRemap+0x1b004a1>		
andeq	r0, r5, r0		
andeq	r1, r0, r5, lsr #18		
		; <UNDEFINED> instruction	 0x03ad0005
andeq	r0, r5, r0		
andeq	r5, r0, r8, asr #8		
ldclpl	0, cr0, [r5, #-20]!	; 0xffffffec	
andeq	r0, r5, r0		
andeq	r5, r0, r2, ror fp		
strbcs	r0, [lr, -r5]		
andeq	r0, r5, r0		
muleq	r0, fp, r7		
cdpne	0, 6, cr0, cr1, cr5, {0}		
andeq	r0, r5, r0		
andeq	r5, r0, r5, asr r3		
blmi	ffd804ec <LRemap+0x1d804dd>		
andeq	r0, r5, r0		
strdeq	r0, [r0], -sp		
blpl	15004f8 <__undef_stack+0x13e6c58>		
andeq	r0, r5, r0		
andeq	r0, r0, r4, ror #11		
ldrbcs	r0, [r3, r5]		
andeq	r0, r5, r0		
andeq	r1, r0, r9, ror #18		
ldrbcc	r0, [r5, -r5]!		
andeq	r0, r5, r0		
andeq	r0, r0, r7, lsr r0		
svcne	0x00750005		
andeq	r0, r5, r0		
andeq	r4, r0, r9, lsr #31		
blcs	fec40528 <LRemap+0xc40519>		
andeq	r0, r5, r0		
andeq	r2, r0, ip, lsl sp		
cmnmi	r1, #5		
andeq	r0, r5, r0		
andeq	r2, r0, r7, lsl #5		
cdpeq	0, 5, cr0, cr10, cr5, {0}		
andeq	r0, r5, r0		
andeq	r3, r0, r3, lsr lr		
strbpl	r0, [r7, r5]!		
andeq	r0, r5, r0		
andeq	r2, r0, r0, lsl r9		
strbeq	r0, [r8], #-5		
andeq	r0, r5, r0		
muleq	r0, pc, r2	; <UNPREDICTABLE>	
ldcleq	0, cr0, [r8], #-20	; 0xffffffec	
andeq	r0, r5, r0		
andeq	r0, r0, r1, ror r2		
strbmi	r0, [r0], #5		
andeq	r0, r5, r0		
andeq	r3, r0, r7, asr #20		
strteq	r0, [r1], #5		
andeq	r0, r5, r0		
andeq	r2, r0, ip, ror #30		
orrsne	r0, r4, #5		
andeq	r0, r5, r0		
muleq	r0, r3, ip		
strcs	r0, [ip], #-5		
andeq	r0, r5, r0		
ldrdeq	r3, [r0], -pc	; <UNPREDICTABLE>	
svceq	0x00ca0005		
andeq	r0, r5, r0		
andeq	r4, r0, r6, ror #24		
cdpmi	0, 0, cr0, cr7, cr5, {0}		
andeq	r0, r5, r0		
andeq	r0, r0, r3, ror #3		
subeq	r0, sl, r5		
andeq	r0, r5, r0		
andeq	r4, r0, lr, lsr sp		
cmpeq	r6, r5		
andeq	r0, r5, r0		
muleq	r0, r6, pc	; <UNPREDICTABLE>	
blmi	fedc05d0 <LRemap+0xdc05c1>		
andeq	r0, r5, r0		
andeq	r6, r0, ip, lsr #32		
beq	fec405dc <LRemap+0xc405cd>		
andeq	r0, r5, r0		
muleq	r0, lr, fp		
stcne	0, cr0, [r7, #-20]!	; 0xffffffec	
andeq	r0, r5, r0		
andeq	r1, r0, fp, asr sp		
stmdbeq	pc!, {r0, r2}	; <UNPREDICTABLE>	
andeq	r0, r5, r0		
andeq	r2, r0, sp, lsr r4		
ldrbne	r0, [r6, #-5]!		
andeq	r0, r5, r0		
andeq	r4, r0, fp, lsr r4		
mvneq	r0, #5		
andeq	r0, r5, r0		
andeq	r1, r0, r0, lsl #16		
stmibcs	r5, {r0, r2}^		
andeq	r0, r5, r0		
andeq	r3, r0, r6, lsr r7		
eorsmi	r0, sp, r5		
andeq	r0, r5, r0		
		; <UNDEFINED> instruction	 0x00001cb6
ldrcc	r0, [fp, #5]!		
andeq	r0, r5, r0		
andeq	r2, r0, lr, ror #29		
strbcc	r0, [sl], #5		
andeq	r0, r5, r0		
muleq	r0, r3, r0		
strcs	r0, [r0, r5]		
andeq	r0, r5, r0		
andeq	r3, r0, pc, lsr #21		
stclcc	0, cr0, [r3], {5}		
andeq	r0, r5, r0		
andeq	r0, r0, r1, ror #19		
cmpvs	fp, #5		
andeq	r0, r5, r0		
andeq	r4, r0, r6, lsl #16		
strtpl	r0, [r6], #-5		
andeq	r0, r5, r0		
muleq	r0, r2, sp		
stclpl	0, cr0, [lr, #20]!		
andeq	r0, r5, r0		
andeq	r5, r0, r7, lsl #20		
ldcleq	0, cr0, [fp, #-20]	; 0xffffffec	
andeq	r0, r5, r0		
andeq	r4, r0, ip, lsr ip		
andvs	r0, sp, r5		
andeq	r0, r5, r0		
andeq	r0, r0, ip, lsr #15		
ldclcs	0, cr0, [fp, #-20]!	; 0xffffffec	
andeq	r0, r5, r0		
andeq	r5, r0, ip, ror #18		
		; <UNDEFINED> instruction	 0x11ac0005
andeq	r0, r5, r0		
andeq	r5, r0, r9, lsr #13		
		; <UNDEFINED> instruction	 0x63be0005
andeq	r0, r5, r0		
andeq	r1, r0, r7, lsr #15		
strmi	r0, [r6], -r5		
andeq	r0, r5, r0		
andeq	r4, r0, pc, asr #25		
bpl	fe0406cc <LRemap+0x406bd>		
andeq	r0, r5, r0		
andeq	r2, r0, fp, asr #3		
ldmdacc	sp!, {r0, r2}		
andeq	r0, r5, r0		
andeq	r0, r0, pc, lsl #11		
strteq	r0, [fp], #-5		
andeq	r0, r5, r0		
andeq	r1, r0, r2, asr r0		
strbpl	r0, [r2, #5]!		
andeq	r0, r5, r0		
andeq	r4, r0, pc, asr #31		
		; <UNDEFINED> instruction	 0x43bc0005
andeq	r0, r5, r0		
		; <UNDEFINED> instruction	 0x000027b5
blpl	680708 <__undef_stack+0x566e68>		
andeq	r0, r5, r0		
andeq	r2, r0, r3, asr lr		
stmibmi	r8, {r0, r2}^		
andeq	r0, r5, r0		
andeq	r2, r0, r3, lsl r3		
bcc	1800720 <__undef_stack+0x16e6e80>		
andeq	r0, r5, r0		
andeq	r3, r0, r3, lsr #17		
beq	e8072c <__undef_stack+0xd66e8c>		
andeq	r0, r5, r0		
andeq	r0, r0, r5, asr #25		
ldrbpl	r0, [r7, -r5]		
andeq	r0, r5, r0		
andeq	r4, r0, fp, ror #12		
addcc	r0, r6, r5		
andeq	r0, r5, r0		
andeq	r0, r0, ip, lsl #6		
strbtmi	r0, [pc], #5	; 73c <_ABORT_STACK_SIZE+0x33c>	
andeq	r0, r5, r0		
andeq	r2, r0, r1, lsr #31		
ldrmi	r0, [fp, r5]		
andeq	r0, r5, r0		
andeq	r5, r0, r5, lsr fp		
bmi	fe080768 <LRemap+0x80759>		
andeq	r0, r5, r0		
muleq	r0, r4, r9		
		; <UNDEFINED> instruction	 0x01b70005
andeq	r0, r5, r0		
		; <UNDEFINED> instruction	 0x000024b0
strne	r0, [r8, #5]		
andeq	r0, r5, r0		
		; <UNDEFINED> instruction	 0x00003bbf
ldrtpl	r0, [r1], -r5		
andeq	r0, r5, r0		
strdeq	r5, [r0], -pc	; <UNPREDICTABLE>	
mvnseq	r0, #5		
andeq	r0, r5, r0		
		; <UNDEFINED> instruction	 0x00001fb5
strbpl	r0, [r8, #5]		
andeq	r0, r5, r0		
andeq	r5, r0, r4, ror #22		
cdppl	0, 14, cr0, cr8, cr5, {0}		
andeq	r0, r5, r0		
andeq	r6, r0, r7, asr #4		
bleq	16c07bc <__undef_stack+0x15a6f1c>		
andeq	r0, r5, r0		
andeq	r0, r0, lr, asr r4		
strbmi	r0, [lr, #-5]		
andeq	r0, r5, r0		
andeq	r4, r0, sl, lsr #16		
ldmdbne	r9, {r0, r2}^		
andeq	r0, r5, r0		
muleq	r0, r8, r2		
bcc	8807e0 <__undef_stack+0x766f40>		
andeq	r0, r5, r0		
andeq	r2, r0, sp, asr pc		
bleq	fee007ec <LRemap+0xe007dd>		
andeq	r0, r5, r0		
andeq	r4, r0, sl, ror #10		
bleq	1807f8 <__undef_stack+0x66f58>		
andeq	r0, r5, r0		
andeq	r4, r0, r8, lsl #22		
strbcc	r0, [r9, -r5]		
andeq	r0, r5, r0		
andeq	r2, r0, sl, ror #24		
orrvs	r0, sl, #5		
andeq	r0, r5, r0		
andeq	r4, r0, r6, ror #18		
ldcne	0, cr0, [pc], {5}		
andeq	r0, r5, r0		
ldrdeq	r0, [r0], -r8		
cmpne	r4, r5		
andeq	r0, r5, r0		
andeq	r2, r0, pc, asr r8		
cdpne	0, 9, cr0, cr13, cr5, {0}		
andeq	r0, r5, r0		
ldrdeq	r0, [r0], -r2		
orrne	r0, r7, r5		
andeq	r0, r5, r0		
andeq	r3, r0, r5, ror #29		
strbcc	r0, [r2], -r5		
andeq	r0, r5, r0		
andeq	r5, r0, r3, lsl #22		
ldccc	0, cr0, [r7], {5}		
andeq	r0, r5, r0		
andeq	r1, r0, ip, lsr #23		
eorsne	r0, r6, r5		
andeq	r0, r5, r0		
strheq	r5, [r0], -lr		
bicsne	r0, fp, #5		
andeq	r0, r5, r0		
andeq	r5, r0, r1, lsr #12		
stcmi	0, cr0, [r9, #-20]!	; 0xffffffec	
andeq	r0, r5, r0		
strdeq	r2, [r0], -fp		
svcpl	0x00020005		
andeq	r0, r5, r0		
andeq	r0, r0, ip, lsl #23		
tsteq	r0, r5		
andeq	r0, r5, r0		
andeq	r0, r0, r9, ror #13		
blne	fef008a0 <LRemap+0xf00891>		
andeq	r0, r5, r0		
andeq	r4, r0, lr, ror r3		
rscscs	r0, r4, r5		
andeq	r0, r5, r0		
andeq	r3, r0, r3, lsr #1		
ldccc	0, cr0, [sp], {5}		
andeq	r0, r5, r0		
strdeq	r2, [r0], -sp		
bleq	1a808c4 <__undef_stack+0x1967024>		
andeq	r0, r5, r0		
andeq	r5, r0, pc, lsr #16		
		; <UNDEFINED> instruction	 0x21ac0005
andeq	r0, r5, r0		
andeq	r4, r0, r2, lsl #23		
svccs	0x00830005		
andeq	r0, r5, r0		
muleq	r0, pc, r1	; <UNPREDICTABLE>	
mvncs	r0, r5		
andeq	r0, r5, r0		
andeq	r2, r0, pc, ror #11		
stmdacs	sl!, {r0, r2}		
andeq	r0, r5, r0		
andeq	r1, r0, r7, ror #21		
ldrbtcc	r0, [r5], #5		
andeq	r0, r5, r0		
ldrdeq	r5, [r0], -r3		
bcc	ff3c090c <LRemap+0x13c08fd>		
andeq	r0, r5, r0		
andeq	r4, r0, sl, lsr #20		
ldrcs	r0, [r0], -r5		
andeq	r0, r5, r0		
andeq	r2, r0, r3, asr sp		
strpl	r0, [r0, -r5]		
andeq	r0, r5, r0		
andeq	r4, r0, pc, asr #32		
ldrmi	r0, [r7, #-5]!		
andeq	r0, r5, r0		
andeq	r2, r0, r5, lsr #12		
strbpl	r0, [pc, #-5]	; 923 <_SUPERVISOR_STACK_SIZE+0x123>	
andeq	r0, r5, r0		
andeq	r3, r0, r8, lsl sp		
cdpeq	0, 8, cr0, cr0, cr5, {0}		
andeq	r0, r5, r0		
muleq	r0, r9, r1		
stclcc	0, cr0, [fp, #-20]	; 0xffffffec	
andeq	r0, r5, r0		
andeq	r2, r0, r8, ror #31		
strne	r0, [r1, -r5]		
andeq	r0, r5, r0		
andeq	r2, r0, r2, asr sl		
svccc	0x00510005		
andeq	r0, r5, r0		
andeq	r4, r0, r8, asr sl		
stcleq	0, cr0, [lr, #-20]	; 0xffffffec	
andeq	r0, r5, r0		
andeq	r6, r0, r0, lsr r1		
bmi	ffe40984 <LRemap+0x1e40975>		
andeq	r0, r5, r0		
andeq	r3, r0, ip, lsr r1		
beq	a80990 <__undef_stack+0x9670f0>		
andeq	r0, r5, r0		
muleq	r0, r6, r1		
bcs	70099c <__undef_stack+0x5e70fc>		
andeq	r0, r5, r0		
ldrdeq	r2, [r0], -sl		
ldrbpl	r0, [fp, -r5]!		
andeq	r0, r5, r0		
andeq	r5, r0, sl, lsl r7		
cmpeq	ip, r5		
andeq	r0, r5, r0		
andeq	r5, r0, lr, ror #7		
strbtne	r0, [fp], #-5		
andeq	r0, r5, r0		
andeq	r4, r0, lr, lsr sl		
strtmi	r0, [r8], -r5		
streq	r0, [r0], #-0		
stmdaeq	r5, {}	; <UNPREDICTABLE>	
andeq	r0, r0, r6, ror #25		
subseq	r0, r9, #5, 28	; 0x50	
strne	r0, [r5, #-0]		
andeq	r6, r0, sp, lsl #5		
strbtpl	r1, [r9], #2053	; 0x805	
stmdacs	r5, {}	; <UNPREDICTABLE>	
andeq	r1, r0, pc, lsl #29		
addne	r3, r8, r5, lsl #4		
strcc	r0, [r5], -r0		
		; <UNDEFINED> instruction	 0x00002fb8
stmibne	r8!, {r0, r2, r8, fp, ip, sp}		
stccc	0, cr0, [r5], {-0}		
andeq	r3, r0, r3, ror r4		
strbeq	r3, [r1, r5, lsl #30]		
andmi	r0, r5, #0		
andeq	r3, r0, r0, asr #17		
svccc	0x00a24505		
stmdami	r5, {}	; <UNPREDICTABLE>	
andeq	r2, r0, r5, ror #1		
strbtpl	r4, [ip], r5, lsl #22		
streq	r0, [r0], #-0		
strne	r0, [r5], -r0		
andeq	r1, r0, pc, lsl #21		
stcleq	15, cr1, [r5, #20]!		
strcs	r0, [r5], -r0		
strdeq	r5, [r0], -r4		
andeq	r0, r0, r0, lsl #8		
svcls	0x0001db05		
streq	r0, [r0], -sl		
ldmcs	r2!, {r0, r5, r6, r7, r8}^		
str	r0, [r5, #-0]		
eorseq	pc, lr, r1, lsl #30		
mvnseq	r0, r0, lsl #10		
andeq	r2, r0, r9, asr #26		
stc2	15, cr15, [r1, #-20]	; 0xffffffec	
streq	r0, [r0, #-59]	; 0xffffffc5	
stmdane	sp, {r1, r2, r7, r9}^		
stchi	0, cr0, [r5], {-0}		
andseq	r0, r3, r2, lsl #24		
andeq	r0, r4, r0		
ldrhi	r0, [r7, -r0, lsl #10]		
streq	r0, [r0, #-78]	; 0xffffffb2	
eorseq	lr, ip, ip, lsr #32		
strtle	r0, [sp], -r0, lsl #10		
streq	r0, [r0, #-31]	; 0xffffffe1	
andeq	r6, ip, lr, lsr #28		
eors	r0, r2, #0, 10		
streq	r0, [r0, #-93]	; 0xffffffa3	
rsbeq	r2, r1, r3, lsr r9		
cfldr32	mvfx0, [r4], #-0		
streq	r0, [r0, #-74]	; 0xffffffb6	
andeq	r7, lr, r5, lsr r3		
ldrle	r0, [r6, #-1280]!	; 0xfffffb00	
streq	r0, [r0, #-25]	; 0xffffffe7	
andseq	r3, pc, r7, lsr fp	; <UNPREDICTABLE>	
svccs	0x00380500		
streq	r0, [r0, #-83]	; 0xffffffad	
subseq	r3, r7, r9, lsr fp		
strbgt	r0, [r0], #-1280	; 0xfffffb00	
streq	r0, [r0, #-57]	; 0xffffffc7	
andeq	ip, r5, r1, asr #12		
cdpcc	5, 4, cr0, cr2, cr0, {0}		
streq	r0, [r0, #-30]	; 0xffffffe2	
andseq	r1, sl, r3, asr #12		
blvs	1141ec4 <__undef_stack+0x1028624>		
streq	r0, [r0, #-22]	; 0xffffffea	
subeq	r8, r8, r6, asr #12		
stmdbls	r7, {r8, sl}^		
streq	r0, [r0, #-73]	; 0xffffffb7	
andeq	r1, r2, r9, asr #26		
cfstr64lt	mvdx0, [ip, #-0]		
streq	r0, [r0, #-21]	; 0xffffffeb	
andseq	r7, r2, pc, asr #8		
strbteq	r0, [r9], -r0, lsl #10		
streq	r0, [r0, #-83]	; 0xffffffad	
andseq	lr, r0, pc, ror fp		
orreq	r0, r7, r0, lsl #10		
andeq	r1, r0, sp		
bne	62b10 <SLCRL2cRamConfig+0x4290e>		
andeq	r0, r0, ip, asr #32		
streq	r0, [r0, #-4]		
andseq	r9, ip, r2, lsl r0		
tst	r3, r0, lsl #10		
streq	r0, [r0, #-27]	; 0xffffffe5	
eoreq	ip, sl, r4, lsl r8		
andeq	r0, r4, r0		
		; <UNDEFINED> instruction	 0x01b80500
andeq	r1, r0, pc, asr r4		
strle	fp, [r1, -r5, lsl #18]		
streq	r0, [r0, #-8]		
stmdbpl	fp, {r1, r3, r4, r5, r7, r8}^		
bllt	140b30 <__undef_stack+0x27290>		
subseq	r4, r0, r1, lsl #24		
		; <UNDEFINED> instruction	 0x01bc0500
andeq	r2, r0, r5, lsr #18		
movw	fp, #7429	; 0x1d05	
streq	r0, [r0, #-10]		
strhmi	r0, [r9, #30]		
svclt	0x00050000		
subeq	ip, r8, r1, lsl #6		
biceq	r0, r0, r0, lsl #10		
		; <UNDEFINED> instruction	 0x000048bf
svcmi	0x0001c105		
streq	r0, [r0, #-23]	; 0xffffffe9	
strmi	r0, [r6, #-450]!	; 0xfffffe3e	
movwgt	r0, #20480	; 0x5000	
andseq	r4, r7, r1, lsl #22		
biceq	r0, r4, r0, lsl #10		
andeq	r1, r0, r0, lsl #4		
movwhi	ip, #5381	; 0x1505	
streq	r0, [r0, #-23]	; 0xffffffe9	
stmdbpl	r7, {r1, r2, r6, r7, r8}^		
strgt	r0, [r5, -r0]		
subeq	lr, fp, r1, lsl #2		
biceq	r0, lr, r0, lsl #10		
strdeq	r0, [r0], -r5		
vmlale.f32	s28, s2, s12		
streq	r0, [r0, #-33]	; 0xffffffdf	
sbccc	r0, r1, r7, lsl #5		
stmdahi	r5, {}	; <UNPREDICTABLE>	
subseq	r4, r5, r2, lsl #4		
addeq	r0, r9, #0, 10		
andeq	r4, r0, r8, lsl sl		
strhi	r8, [r2, #-2565]	; 0xfffff5fb	
streq	r0, [r0, #-89]	; 0xffffffa7	
cdpeq	2, 3, cr0, cr9, cr11, {4}		
stchi	0, cr0, [r5], {-0}		
eorseq	r0, r4, r2, lsl #12		
addeq	r0, sp, #0, 10		
andeq	r2, r0, ip, lsr #6		
stmdacs	r2, {r0, r2, r9, sl, fp, pc}		
streq	r0, [r0, #-35]	; 0xffffffdd	
rsbsvs	r0, sl, #-268435448	; 0xf0000008	
andls	r0, r5, r0		
subeq	r8, r7, r2, lsl #6		
addseq	r0, r1, #0, 10		
andeq	r4, r0, sp, lsl #19		
stmdane	r2, {r0, r2, r9, ip, pc}		
streq	r0, [r0, #-10]		
stmibmi	r8, {r0, r1, r4, r7, r9}		
strls	r0, [r5], #-0		
subeq	r1, sl, r2, lsl #8		
addseq	r0, r5, #0, 10		
ldrdeq	r3, [r0], -r7		
		; <UNDEFINED> instruction	 0xf902a206
		; <UNDEFINED> instruction	 0x06000059
stmdbeq	r3!, {r0, r1, r2, r4, r6, r7, r9}^		
stchi	0, cr0, [r6, #-0]		
rsceq	r1, r8, r3, lsl #28		
orrseq	r0, r2, #0, 10		
andeq	r2, r0, fp, asr r4		
		; <UNDEFINED> instruction	 0xf0039806
andeq	r0, r0, r0, lsr r0		
streq	r0, [r0, #-4]		
eoreq	sl, r6, r7, lsr #28		
strge	r0, [r8, #-1280]!	; 0xfffffb00	
streq	r0, [r0, #-65]	; 0xffffffbf	
eoreq	sl, r6, sl, lsr #18		
orreq	r0, r8, r0, lsl #10		
		; <UNDEFINED> instruction	 0x00003ebb
svceq	0x00018905		
streq	r0, [r0, #-45]	; 0xffffffd3	
bcc	581274 <__undef_stack+0x4679d4>		
blhi	140c50 <__undef_stack+0x273b0>		
subeq	r5, r5, r1, lsl #26		
orreq	r0, ip, r0, lsl #10		
andeq	r2, r0, r6, ror #9		
and	r8, r1, #320	; 0x140	
streq	r0, [r0, #-36]	; 0xffffffdc	
stmdbmi	r9, {r1, r2, r3, r7, r8}		
svchi	0x00050000		
eorseq	fp, lr, r1, lsl #14		
orrseq	r0, lr, r0, lsl #12		
andeq	r5, r0, r5, lsl r4		
vmlale.f32	s28, s2, s12		
streq	r0, [r0], -r1, lsr #32		
stmdbeq	r3!, {r0, r1, r2, r4, r6, r7, r9}^		
stchi	0, cr0, [r6, #-0]		
rsceq	r1, r8, r3, lsl #28		
orrseq	r0, r2, #0, 10		
andeq	r2, r0, fp, asr r4		
		; <UNDEFINED> instruction	 0xf0039806
streq	r0, [r0, #-48]	; 0xffffffd0	
blcs	541b14 <__undef_stack+0x428274>		
streq	r0, [r0], #-0		
streq	r0, [r5], -r0		
andeq	r3, r0, r4, lsl #29		
strcc	r0, [fp], r5, lsl #30		
mrscs	r0, (UNDEF	 5)	
andeq	r2, r0, r6, asr #16		
stclne	15, cr2, [r1, #20]!		
strmi	r0, [r5, #-0]		
andeq	r3, r0, pc, asr #8		
teqne	pc, r5, lsl #30		
cdpvc	0, 0, cr0, cr5, cr0, {0}		
strdeq	r3, [r0], -r6		
strls	r9, [r1, #-2053]	; 0xfffff7fb	
streq	r0, [r0, #-15]		
ldrcs	r0, [r5], #430	; 0x1ae	
andgt	r0, r5, r0		
eorseq	sp, r5, r1, lsl #14		
bicseq	r0, r6, r0, lsl #12		
andeq	r4, r0, r2, asr #6		
andeq	r0, r0, r0, lsl #8		
adcsvs	r0, r0, #1342177280	; 0x50000000	
bleq	140cf8 <__undef_stack+0x27458>		
ldrdeq	r4, [r0], -r9		
ldclcs	12, cr0, [r9], #-20	; 0xffffffec	
stceq	0, cr0, [r5, #-0]		
andeq	r3, r0, lr, asr #24		
cdppl	14, 3, cr0, cr1, cr5, {0}		
svceq	0x00050000		
andeq	r2, r0, r9, lsl r1		
ldmibeq	r3, {r0, r2, ip}		
mrsne	r0, (UNDEF	 5)	
andeq	r2, r0, fp, lsl #28		
orrscs	r1, r1, #1342177280	; 0x50000000	
movwne	r0, #20480	; 0x5000	
strdeq	r1, [r0], -pc	; <UNPREDICTABLE>	
andsmi	r1, ip, #83886080	; 0x5000000	
strne	r0, [r5, #-0]		
andeq	r3, r0, fp, ror r1		
strtpl	r1, [fp], #1541	; 0x605	
streq	r0, [r0], #-0		
strcc	r0, [r5], -r0		
andeq	r2, r0, r7, ror #12		
cdppl	8, 2, cr3, cr8, cr6, {0}		
stmdami	r5, {}	; <UNPREDICTABLE>	
andeq	r5, r0, r0, asr pc		
andeq	r0, r0, r0, lsl #8		
strne	r9, [r1, #-3590]	; 0xfffff1fa	
		; <UNDEFINED> instruction	 0x06000054
bicscs	r0, lr, sl, ror #3		
strle	r0, [r6, -r0]		
andeq	r6, r9, r2, lsl #6		
sbcseq	r0, ip, #0, 10		
andeq	r1, r0, r3, ror #24		
andgt	lr, r2, #402653184	; 0x18000000	
		; <UNDEFINED> instruction	 0x06000018
ldmda	lr, {r0, r2, r3, r7, r8, r9}		
andls	r0, r5, #0		
eoreq	r5, r4, r3, lsl #22		
orrseq	r0, r8, #0, 12		
strdeq	r3, [r0], -r0		
strne	r9, [r3, #-3333]	; 0xfffff2fb	
andeq	r0, r0, fp, lsr #32		
streq	r0, [r0, #-4]		
subseq	r8, r4, r1, lsl fp		
ldrle	r0, [r5, #-1280]	; 0xfffffb00	
streq	r0, [r0, #-75]	; 0xffffffb5	
eorseq	r0, ip, r6, asr #14		
svcls	0x00620500		
streq	r0, [r0, #-97]	; 0xffffff9f	
subseq	r7, r0, r8, ror #22		
lslseq	r0, r0, #10		
ldrdeq	r2, [r0], -r4		
svcls	0x0002c305		
streq	r0, [r0, #-75]	; 0xffffffb5	
lfmcs	f0, 2, [r2], {196}	; 0xc4	
strgt	r0, [r5, #-0]		
andseq	r0, r6, r2, lsl #4		
sbceq	r0, r6, #0, 10		
andeq	r5, r0, ip, ror #6		
stmdble	r2, {r0, r2, r8, r9, sl, lr, pc}		
streq	r0, [r0, #-55]	; 0xffffffc9	
stmibcc	ip!, {r3, r6, r7, r9}		
stmdbgt	r5, {}	; <UNPREDICTABLE>	
subseq	lr, pc, r2, lsl #18		
sbcseq	r0, r5, #0, 10		
andeq	r0, r0, r8, asr #23		
stmdbgt	r2, {r0, r2, r9, sl, ip, lr, pc}		
streq	r0, [r0, #-98]	; 0xffffff9e	
adcseq	r0, r1, #1879048205	; 0x7000000d	
stmdahi	r5, {}	; <UNPREDICTABLE>	
andseq	r4, r0, r5, lsl #12		
ldreq	r0, [lr, #1280]	; 0x500	
andeq	r5, r0, sp, lsr #2		
strgt	ip, [r5, -r5, lsl #28]		
streq	r0, [r0, #-49]	; 0xffffffcf	
stmibpl	fp!, {r1, r2, r3, r4, r6, r7, r8, sl}		
svcle	0x00050000		
andeq	sl, ip, r5, lsl #30		
strbeq	r0, [r0, #1280]!	; 0x500	
andeq	r4, r0, r0, asr r9		
stmdbmi	r5, {r0, r2, r8, sp, lr, pc}		
streq	r0, [r0, #-49]	; 0xffffffcf	
cfldr64mi	mvdx0, [lr], #-904	; 0xfffffc78	
movw	r0, #20480	; 0x5000	
andeq	r7, r6, r5, lsl #10		
strbeq	r0, [r4, #1280]!	; 0x500	
andeq	r2, r0, pc, lsl #27		
strvc	lr, [r5], #-1541	; 0xfffff9fb	
streq	r0, [r0, #-33]	; 0xffffffdf	
rsbsmi	r0, r4, #968884224	; 0x39c00000	
stmda	r5, {}	; <UNPREDICTABLE>	
andeq	r9, lr, r5, lsl #16		
strbeq	r0, [r9, #1280]!	; 0x500	
andeq	r3, r0, sp		
vstreq	s28, [r5, #-20]	; 0xffffffec	
streq	r0, [r0, #-21]	; 0xffffffeb	
ldmdaeq	r5, {r0, r1, r3, r5, r6, r7, r8, sl}		
stc	0, cr0, [r5], {-0}		
andseq	r2, r6, r5, lsl #4		
strbeq	r0, [sp, #1280]!	; 0x500	
andeq	r4, r0, r0, asr #14		
strlt	lr, [r5, -r5, lsl #28]		
streq	r0, [r0, #-4]		
strbtmi	r0, [r1], pc, ror #11		
		; <UNDEFINED> instruction	 0xf0050000
subseq	r1, r0, r5, lsl #16		
ldrbeq	r0, [r1, #1280]!	; 0x500	
muleq	r0, r3, sp		
stmdbvc	r5, {r0, r2, r9, ip, sp, lr, pc}		
streq	r0, [r0, #-8]		
strcs	r0, [pc, #1523]!	; 149f <CRValMmuCac+0x49a>	
vst4.8	{d0-d3}, [r5], r0		
eoreq	r1, r5, r5, lsl #16		
ldrbeq	r0, [r5, #1280]!	; 0x500	
andeq	r4, r0, r9, ror r5		
strne	pc, [r5, -r5, lsl #12]		
streq	r0, [r0, #-75]	; 0xffffffb5	
strbne	r0, [pc], #1527	; ec8 <_SUPERVISOR_STACK_SIZE+0x6c8>	
		; <UNDEFINED> instruction	 0xf8050000
eorseq	r6, r5, r5, lsl #30		
ldrbeq	r0, [r9, #1280]!	; 0x500	
andeq	r5, r0, r4, lsr #27		
svclt	0x0005fa05		
streq	r0, [r0, #-22]	; 0xffffffea	
		; <UNDEFINED> instruction	 0x365705fb
stc2	0, cr0, [r5], {-0}		
subseq	r1, pc, r5, lsl #16		
ldrbeq	r0, [sp, #1280]!	; 0x500	
ldrdeq	r0, [r0], -r1		
cfstr32le	mvfx8, [r6], {5}		
streq	r0, [r0, #-2]		
teqpl	fp, #147849216	; 0x8d00000	
stcls	0, cr0, [r5, #-0]		
andseq	pc, sp, r6, lsl #12		
strteq	r0, [r0], r0, lsl #10		
andeq	r4, r0, sl, ror #25		
strcs	sl, [r6], #-1541	; 0xfffff9fb	
andeq	r0, r0, r1		
streq	r0, [r0, #-4]		
eoreq	r5, r2, r8, lsl #6		
stmdage	sp, {r9, sl}		
streq	r0, [r0, #-58]	; 0xffffffc6	
andseq	fp, sp, r0, lsl sp		
andeq	r0, r4, r0		
ldmdbge	sl!, {r8, sl}		
streq	r0, [r0, #-68]	; 0xffffffbc	
subseq	pc, pc, lr, lsr lr	; <UNPREDICTABLE>	
cfldr32gt	mvfx0, [pc], #-0	; f40 <_SUPERVISOR_STACK_SIZE+0x740>	
streq	r0, [r0, #-19]	; 0xffffffed	
eoreq	lr, r8, r1, asr #18		
movtcs	r0, #38144	; 0x9500	
streq	r0, [r0, #-52]	; 0xffffffcc	
mrcmi	1, 3, r0, cr8, cr5, {4}		
streq	r0, [r0], #-0		
blne	140f5c <__undef_stack+0x276bc>		
andeq	r4, r0, sp, asr #17		
ldclcc	15, cr1, [ip, #-20]!	; 0xffffffec	
mrscs	r0, (UNDEF	 5)	
muleq	r0, r0, ip		
bcs	ff209784 <LRemap+0x1209775>		
streq	r0, [r0], #-0		
cdpls	0, 0, cr0, cr6, cr0, {0}		
subseq	r1, r4, r1, lsl #10		
mvneq	r0, r0, lsl #12		
ldrdeq	r2, [r0], -lr		
movwvs	sp, #9990	; 0x2706	
streq	r0, [r0], -r9		
ldmda	lr, {r0, r2, r3, r7, r8, r9}		
andls	r0, r5, #0		
eoreq	r5, r4, r3, lsl #22		
orrseq	r0, r8, #0, 12		
strdeq	r3, [r0], -r0		
strne	r9, [r3, #-3333]	; 0xfffff2fb	
andeq	r0, r0, fp, lsr #32		
streq	r0, [r0, #-4]		
andseq	lr, r7, pc, lsr #30		
cfabs32cs	mvfx0, mvfx0		
streq	r0, [r0, #-83]	; 0xffffffad	
eorseq	r3, r6, r1, lsr r3		
blle	d023c0 <__undef_stack+0xbe8b20>		
streq	r0, [r0, #-73]	; 0xffffffb7	
andseq	ip, r4, r7, lsr r0		
ble	e023cc <__undef_stack+0xce8b2c>		
streq	r0, [r0, #-92]	; 0xffffffa4	
eoreq	r2, r9, sl, lsr pc		
teqle	fp, r0, lsl #10		
streq	r0, [r0, #-32]	; 0xffffffe0	
andseq	r2, r7, ip, lsr r8		
teqls	sp, #0, 10		
streq	r0, [r0, #-84]	; 0xffffffac	
andeq	pc, r9, r0, asr #30		
cfstr64le	mvdx0, [r1], {-0}		
streq	r0, [r0, #-6]		
subeq	r0, ip, r2, asr #28		
cmpls	sl, r0, lsl #10		
streq	r0, [r0, #-12]		
andseq	r0, lr, sp, asr #18		
ldrbcc	r0, [r0], -r0, lsl #10		
streq	r0, [r0, #-90]	; 0xffffffa6	
subeq	r7, r9, r3, asr r5		
cfldr64ge	mvdx0, [sl, #-0]		
streq	r0, [r0, #-67]	; 0xffffffbd	
eoreq	sp, pc, fp, asr r0	; <UNPREDICTABLE>	
strbtmi	r0, [r7], -r0, lsl #10		
streq	r0, [r0, #-87]	; 0xffffffa9	
subseq	pc, r8, r8, ror #12		
cmnvc	ip, #0, 10		
streq	r0, [r0, #-3]		
subeq	lr, sp, sp, ror #30		
rsbeq	r0, lr, r0, lsl #10		
streq	r0, [r0, #-0]		
subeq	r5, lr, r1, ror r5		
svclt	0x00740500		
streq	r0, [r0, #-13]		
eoreq	r4, r1, fp, ror r9		
ldrbtlt	r0, [ip], #-1280	; 0xfffffb00	
streq	r0, [r0, #-61]	; 0xffffffc3	
subseq	r6, r8, sp, ror r4		
orreq	r0, r1, r0, lsl #10		
ldrdeq	r4, [r0], -sp		
bls	63078 <SLCRL2cRamConfig+0x42e76>		
streq	r0, [r0, #-94]	; 0xffffffa2	
polccd	f0, f7, #4.0		
stchi	0, cr0, [r5, #-0]		
andseq	fp, r7, r1, lsl #18		
orrseq	r0, r0, r0, lsl #10		
andeq	r3, r0, r9, asr r7		
andls	r9, r1, #335544320	; 0x14000000	
streq	r0, [r0, #-68]	; 0xffffffbc	
mrcne	1, 3, r0, cr6, cr4, {4}		
strls	r0, [r5, #-0]		
subseq	sl, r0, r1, lsl #6		
orrseq	r0, r7, r0, lsl #10		
andeq	r2, r0, lr, ror #25		
strpl	r9, [r1], #-2053	; 0xfffff7fb	
streq	r0, [r0, #-89]	; 0xffffffa7	
bpl	68170c <__undef_stack+0x567e6c>		
stcls	0, cr0, [r5], {-0}		
andseq	r3, r2, r1, lsl #8		
		; <UNDEFINED> instruction	 0x01ad0500
strdeq	r1, [r0], -fp		
stcgt	14, cr10, [r1, #-20]	; 0xffffffec	
streq	r0, [r0, #-10]		
movteq	r0, #61871	; 0xf1af	
andlt	r0, r5, r0		
eorseq	sp, sp, r1, lsl #16		
		; <UNDEFINED> instruction	 0x01b10500
andeq	r4, r0, r8, asr #6		
vcgt.s8	d11, d1, d5		
streq	r0, [r0, #-17]	; 0xffffffef	
		; <UNDEFINED> instruction	 0x46b601b4
strlt	r0, [r5, #-0]		
eorseq	r2, ip, r1, lsl #14		
mvnseq	r0, r0, lsl #10		
andeq	r4, r0, lr, asr #4		
ble	7ed04 <SLCRL2cRamConfig+0x5eb02>		
streq	r0, [r0, #-43]	; 0xffffffd5	
ldrcc	r0, [sl, #-504]!	; 0xfffffe08	
		; <UNDEFINED> instruction	 0xf9050000
andseq	r7, sp, r1, lsl #4		
mvnseq	r0, r0, lsl #10		
andeq	r6, r0, r5, asr r2		
stmdami	r1, {r0, r2, r8, r9, fp, ip, sp, lr, pc}		
streq	r0, [r0, #-6]		
stfpls	f0, [sp], #1008	; 0x3f0	
stmdbls	r5, {}	; <UNPREDICTABLE>	
andseq	fp, r9, r2, lsl #24		
adceq	r0, r0, #0, 10		
andeq	r3, r0, sl, lsl r6		
tstge	r2, r5, lsl #16		
streq	r0, [r0, #-91]	; 0xffffffa5	
blcc	fe441be8 <LRemap+0x441bd9>		
strgt	r0, [r5], -r0		
subeq	ip, r7, r2, lsl #10		
sbcseq	r0, r9, #0, 10		
andeq	r4, r0, pc, lsr pc		
cdp	15, 0, cr13, cr2, cr5, {0}		
streq	r0, [r0, #-60]	; 0xffffffc4	
stmdbpl	r6!, {r5, r6, r7, r9}		
str	r0, [r5, -r0]		
andseq	r4, r5, r2, lsl #6		
rsceq	r0, sp, #0, 10		
ldrdeq	r1, [r0], -r5		
tstgt	r2, r5, lsl #6		
streq	r0, [r0, #-44]	; 0xffffffd4	
bcs	ff541d4c <LRemap+0x1541d3d>		
		; <UNDEFINED> instruction	 0xff050000
eoreq	r5, r3, r2, lsl #12		
orrseq	r0, r1, #0, 10		
andeq	r3, r0, fp, asr r8		
andls	fp, r3, r5, lsl #8		
streq	r0, [r0, #-22]	; 0xffffffea	
strcc	r0, [sl, #-949]	; 0xfffffc4b	
stclt	0, cr0, [r5], {-0}		
andseq	pc, fp, r3, lsl #2		
		; <UNDEFINED> instruction	 0x03bd0500
andeq	r1, r0, sp, lsr r3		
cdpvs	3, 0, cr12, cr3, cr5, {0}		
streq	r0, [r0, #-40]	; 0xffffffd8	
		; <UNDEFINED> instruction	 0x53a203c4
cdpgt	0, 0, cr0, cr5, cr0, {0}		
eoreq	fp, r6, r3, lsl #18		
mvneq	r0, #0, 10		
andeq	r5, r0, lr, asr #1		
bhi	fa9c8 <SLCRL2cRamConfig+0xda7c6>		
streq	r0, [r0, #-87]	; 0xffffffa9	
cdppl	3, 5, cr0, cr12, cr8, {7}		
stmdb	r5, {}	; <UNPREDICTABLE>	
andseq	r9, r2, r3, lsl #2		
mvneq	r0, #0, 10		
andeq	r6, r0, ip, lsr r1		
stmdble	r3, {r0, r2, r8, sl, ip, sp, lr, pc}		
streq	r0, [r0, #-65]	; 0xffffffbf	
		; <UNDEFINED> instruction	 0x564603fa
		; <UNDEFINED> instruction	 0xff050000
andeq	lr, fp, r3, lsl #2		
streq	r0, [r2], #1280	; 0x500	
andeq	r2, r0, r6, ror #28		
tsthi	r4, r5, lsl #12		
streq	r0, [r0, #-88]	; 0xffffffa8	
ldmne	r0, {r3, r7, sl}^		
blge	1411f8 <__undef_stack+0x27958>		
eorseq	r1, lr, r4, lsl #18		
strteq	r0, [pc], #1280	; 1200 <CRValMmuCac+0x1fb>	
		; <UNDEFINED> instruction	 0x00004db1
strgt	fp, [r4], #-773	; 0xfffffcfb	
streq	r0, [r0, #-3]		
strhtcc	r0, [ip], #-71	; 0xffffffb9	
bllt	141214 <__undef_stack+0x27974>		
subeq	r2, r0, r4		
ldrteq	r0, [pc], #1280	; 121c <CRValMmuCac+0x217>	
andeq	r1, r0, r2, asr sl		
		; <UNDEFINED> instruction	 0xff04c305
streq	r0, [r0, #-84]	; 0xffffffac	
bicsvs	r0, sl, r7, asr #9		
svclt	0x00050000		
eorseq	r0, r7, r5, lsl #2		
strbeq	r0, [r0, #1280]	; 0x500	
andeq	r4, r0, r3, ror #8		
stmdble	r5, {r0, r2, r8, lr, pc}		
streq	r0, [r0, #-84]	; 0xffffffac	
streq	r0, [sp], r2, asr #11		
streq	r0, [r0], #-0		
andcs	r0, r6, #0		
ldrdeq	r2, [r0], -sp		
sbccs	r2, sl, #1310720	; 0x140000	
streq	r0, [r0], #-0		
strne	r0, [r5, -r0]		
andeq	r1, r0, r3, asr r1		
eorcs	r3, r8, r5, lsl #24		
streq	r0, [r0], #-0		
andeq	r0, r5, #0		
		; <UNDEFINED> instruction	 0x000022bb
bne	e8468c <__undef_stack+0xd6adec>		
cdpeq	0, 0, cr0, cr5, cr0, {0}		
andeq	r3, r0, r0, lsl #21		
ldmdbmi	r6!, {r0, r2, r8, r9, sl, fp}		
andne	r0, r5, r0		
andeq	r2, r0, r4, lsl #20		
andeq	r0, r0, r0, lsl #8		
stmdbcs	r5, {r0, r2, ip, lr}^		
strpl	r0, [r5, -r0]		
andeq	r3, r0, r3, lsl #17		
bicsvs	r5, r0, #327680	; 0x50000	
cdppl	0, 0, cr0, cr5, cr0, {0}		
andeq	r6, r0, r2, lsr #4		
cmncc	r8, r5, lsl #4		
strvs	r0, [r5], -r0		
		; <UNDEFINED> instruction	 0x00002cb0
cmnvs	lr, #20480	; 0x5000	
stcvs	0, cr0, [r5], {-0}		
muleq	r0, r0, r9		
strtmi	r7, [r8], #-1541	; 0xfffff9fb	
blvc	1412c8 <__undef_stack+0x27a28>		
andeq	r3, r0, pc, lsr pc		
cmnne	r3, #5, 30		
svchi	0x00050000		
andeq	r1, r9, r1, lsl #24		
orrseq	r0, r3, r0, lsl #10		
andeq	r2, r0, r0, lsl r2		
strmi	lr, [r1, #-2053]	; 0xfffff7fb	
streq	r0, [r0, #-96]	; 0xffffffa0	
bcc	1001a90 <__undef_stack+0xee81f0>		
		; <UNDEFINED> instruction	 0xf1050000
subseq	lr, r2, r1, lsl #10		
mvnseq	r0, r0, lsl #10		
andeq	r3, r0, sl, ror #17		
stmdagt	r1, {r0, r2, r8, r9, sl, ip, sp, lr, pc}		
streq	r0, [r0, #-95]	; 0xffffffa1	
svcmi	0x00e10280		
andhi	r0, r5, #0		
rsbeq	ip, r0, r2, lsl #28		
addeq	r0, r3, #0, 10		
andeq	r0, r0, r9, lsl #26		
andle	r8, r2, r5, lsl #8		
streq	r0, [r0, #-7]		
cdpmi	2, 9, cr0, cr3, cr5, {4}		
cdphi	0, 0, cr0, cr6, cr0, {0}		
andseq	r4, sp, r2, lsl #28		
addeq	r0, pc, #0, 12		
andeq	r6, r0, r0, lsl #7		
stmdane	r2, {r0, r2, sl, ip, pc}		
streq	r0, [r0, #-99]	; 0xffffff9d	
sfmcc	f0, 4, [r1, #612]!	; 0x264	
strhi	r0, [r6, -r0]		
subeq	r3, r8, r4, lsl #16		
andeq	r0, r4, r0		
bgt	82750 <SLCRL2cRamConfig+0x6254e>		
streq	r0, [r0, #-77]	; 0xffffffb3	
rsbeq	r7, r0, sp, lsl #18		
ldmdbgt	r5, {r8, sl}		
andeq	r0, r0, pc, lsr r0		
streq	r0, [r0, #-4]		
andeq	r0, sl, r1, asr #20		
strbcc	r0, [r2], #-1280	; 0xfffffb00	
streq	r0, [r0, #-67]	; 0xffffffbd	
andeq	r3, ip, r3, asr #18		
stmdbne	r4, {r8, sl}^		
streq	r0, [r0, #-89]	; 0xffffffa7	
eoreq	r4, r0, r6, asr #24		
cfstr64hi	mvdx0, [r7, #-0]		
streq	r0, [r0, #-55]	; 0xffffffc9	
eorseq	r9, r4, r8, asr #30		
bge	1242790 <__undef_stack+0x1128ef0>		
streq	r0, [r0, #-11]		
eoreq	r9, r0, sl, asr #22		
cfstr64ls	mvdx0, [fp], {-0}		
streq	r0, [r0, #-11]		
subeq	r3, r7, ip, asr #4		
blcc	13427a8 <__undef_stack+0x1228f08>		
streq	r0, [r0, #-33]	; 0xffffffdf	
andseq	r2, ip, lr, asr #18		
movteq	r0, #62720	; 0xf500	
streq	r0, [r0, #-69]	; 0xffffffbb	
andseq	lr, pc, r3, asr r2	; <UNPREDICTABLE>	
ldrbvs	r0, [r6], -r0, lsl #10		
streq	r0, [r0, #-33]	; 0xffffffdf	
andeq	r1, r0, r9, ror #14		
svclt	0x006a0500		
streq	r0, [r0, #-85]	; 0xffffffab	
eorseq	lr, r4, fp, ror #24		
blcs	1b827d8 <__undef_stack+0x1a68f38>		
streq	r0, [r0, #-67]	; 0xffffffbd	
ldrbpl	r0, [r6, #388]	; 0x184	
bhi	1413e4 <__undef_stack+0x27b44>		
andseq	lr, r3, r1, lsl #22		
orrseq	r0, r0, r0, lsl #10		
andeq	r3, r0, r6, ror fp		
strmi	r9, [r1], -r5, lsl #12		
streq	r0, [r0, #-12]		
ldmdacc	r0, {r0, r3, r4, r7, r8}^		
stcls	0, cr0, [r5], {-0}		
eorseq	r1, r1, r1, lsl #8		
		; <UNDEFINED> instruction	 0x01a20500
andeq	r0, r0, r6, lsr #5		
vrshl.s8	d10, d5, d1		
streq	r0, [r0, #-18]	; 0xffffffee	
strbcc	r0, [r4], #-424	; 0xfffffe58	
movwlt	r0, #20480	; 0x5000	
andeq	sl, r6, r1, lsl #4		
		; <UNDEFINED> instruction	 0x01b40500
		; <UNDEFINED> instruction	 0x00004cb6
bmi	6e840 <SLCRL2cRamConfig+0x4e63e>		
streq	r0, [r0, #-9]		
blpl	ff241b14 <LRemap+0x1241b05>		
stmdblt	r5, {}	; <UNPREDICTABLE>	
eorseq	r8, sp, r1, lsl #10		
		; <UNDEFINED> instruction	 0x01ba0500
andeq	r5, r0, ip, lsl #28		
stc2	2, cr12, [r1], {5}		
streq	r0, [r0, #-48]	; 0xffffffd0	
cfldrspl	mvf0, [sl, #-832]	; 0xfffffcc0	
andle	r0, r5, #0		
eoreq	r5, r5, r4, lsl #8		
ldrbteq	r0, [r3], #1280	; 0x500	
andeq	r1, r0, r9, ror #16		
andcs	r9, r5, r5		
streq	r0, [r0, #-3]		
adcmi	r0, r5, r0, lsr #11		
cdpge	0, 0, cr0, cr5, cr0, {0}		
andseq	pc, pc, r5		
ldreq	r0, [r2, #1280]!	; 0x500	
andeq	r1, r0, pc, ror r9		
andcc	fp, r5, r5, lsl #6		
streq	r0, [r0, #-11]		
strne	r0, [r7], #1460	; 0x5b4	
strlt	r0, [r5, #-0]		
subseq	lr, fp, r5, lsl #6		
ldreq	r0, [r8, #1280]!	; 0x500	
andeq	r2, r0, r4, asr r6		
cdp	9, 0, cr11, cr5, cr5, {0}		
streq	r0, [r0, #-39]	; 0xffffffd9	
		; <UNDEFINED> instruction	 0x36c705ba
movwgt	r0, #20480	; 0x5000	
eoreq	r3, r3, r5, lsl #14		
strbeq	r0, [r4, #1280]	; 0x500	
andeq	r2, r0, r0, ror #19		
andvs	ip, r5, r5, lsl #20		
streq	r0, [r0, #-42]	; 0xffffffd6	
ldmdapl	r8, {r0, r2, r3, r6, r7, r8, sl}^		
strle	r0, [r5, #-0]		
andseq	lr, r5, r5, lsl #24		
ldrbeq	r0, [r6, #1280]	; 0x500	
strdeq	r0, [r0], -fp		
andeq	r0, r0, r0, lsl #8		
ldmdacc	lr, {r0, r2, fp, sp}		
cdpcs	0, 0, cr0, cr5, cr0, {0}		
andeq	r0, r0, r6, lsr #11		
sfmcc	f3, 2, [r7, #20]!		
strcc	r0, [r5], -r0		
andeq	r4, r0, r3, rrx		
svceq	0x006f3a05		
cdpcc	0, 0, cr0, cr5, cr0, {0}		
andeq	r2, r0, r4, asr #7		
stc2	10, cr9, [r1, #-20]	; 0xffffffec	
streq	r0, [r0, #-91]	; 0xffffffa5	
strbmi	r0, [ip], #-411	; 0xfffffe65	
mrslt	r0, (UNDEF	 6)	
subseq	r6, r0, r1, lsl #22		
		; <UNDEFINED> instruction	 0x01b40500
muleq	r0, r0, sp		
andge	fp, r1, #20971520	; 0x1400000	
streq	r0, [r0, #-98]	; 0xffffff9e	
stfnee	f0, [fp], {182}	; 0xb6	
strlt	r0, [r5, -r0]		
andseq	pc, r2, r1, lsl #26		
		; <UNDEFINED> instruction	 0x01b80500
andeq	r1, r0, lr, lsr #16		
strle	fp, [r1, -r5, lsl #22]		
streq	r0, [r0, #-21]	; 0xffffffeb	
ldmdane	sl, {r1, r2, r3, r4, r5, r7, r8}		
andgt	r0, r5, #0		
eoreq	r9, fp, r1, lsl #2		
biceq	r0, r5, r0, lsl #10		
andeq	r0, r0, r5, ror #31		
		; <UNDEFINED> instruction	 0xf801c805
streq	r0, [r0, #-19]	; 0xffffffed	
ldfpls	f0, [r1], #-848	; 0xfffffcb0	
stmdble	r5, {}	; <UNPREDICTABLE>	
andeq	r6, r0, r1, lsl #10		
mvneq	r0, r0, lsl #10		
andeq	r1, r0, r4, lsl r4		
vmls.i8	d14, d1, d5		
streq	r0, [r0, #-57]	; 0xffffffc7	
dvfcc<illegal precision>z	f0, f0, #4.0		
stc	0, cr0, [r5, #-0]		
andeq	r4, sl, r1, lsl #26		
mvnseq	r0, r0, lsl #10		
andeq	r3, r0, r1, lsr r9		
bge	7e59c <SLCRL2cRamConfig+0x5e39a>		
streq	r0, [r0, #-66]	; 0xffffffbe	
blne	d01d6c <__undef_stack+0xbe84cc>		
blx	141594 <__undef_stack+0x27cf4>		
andeq	r1, r5, r1, lsl #2		
mvnseq	r0, r0, lsl #10		
andeq	r0, r0, lr, lsl #14		
stfged	f0, [r2], {5}		
streq	r0, [r0, #-30]	; 0xffffffe2	
mrcne	2, 0, r0, cr12, cr3, {5}		
andhi	r0, r5, r0		
subeq	r6, r8, r4		
streq	r0, [r4], #1280	; 0x500	
andeq	r2, r0, r8, lsr pc		
strls	r9, [r4], -r5, lsl #30		
streq	r0, [r0, #-52]	; 0xffffffcc	
orrsmi	r0, lr, r0, lsr #9		
mrsge	r0, (UNDEF	 5)	
subseq	pc, lr, r4, lsl #14		
strteq	r0, [r2], #1280	; 0x500	
andeq	r5, r0, r0, ror pc		
strpl	sl, [r4, #-773]	; 0xfffffcfb	
streq	r0, [r0, #-61]	; 0xffffffc3	
stmiacs	r1!, {r2, r5, r7, sl}^		
stmdage	r5, {}	; <UNPREDICTABLE>	
andseq	sl, sl, r4		
strteq	r0, [sl], #1280	; 0x500	
andeq	r6, r0, sp, lsr #6		
strvs	sl, [r4], #-2821	; 0xfffff4fb	
streq	r0, [r0, #-74]	; 0xffffffb6	
cfldrseq	mvf0, [pc, #688]	; 18b0 <CRValMmuCac+0x8ab>	
stcge	0, cr0, [r5, #-0]		
andseq	r8, r3, r4, lsl #14		
strteq	r0, [lr], #1280	; 0x500	
andeq	r2, r0, r9, asr r0		
movwge	sl, #20229	; 0x4f05	
streq	r0, [r0, #-59]	; 0xffffffc5	
sbceq	r0, r7, #176, 8	; 0xb0000000	
mrslt	r0, (UNDEF	 5)	
subseq	r9, sl, r4, lsl #26		
ldrteq	r0, [r2], #1280	; 0x500	
andeq	r5, r0, r4, lsl #7		
str	fp, [r4], -r5, lsl #6		
streq	r0, [r0, #-71]	; 0xffffffb9	
		; <UNDEFINED> instruction	 0x06b904b4
strlt	r0, [r5, #-0]		
andeq	fp, r8, r4, lsl #6		
ldrteq	r0, [r6], #1280	; 0x500	
andeq	r1, r0, sp, asr #12		
tstvs	r4, r5, lsl #14		
streq	r0, [r0, #-71]	; 0xffffffb9	
svceq	0x005004b8		
stmdblt	r5, {}	; <UNPREDICTABLE>	
andeq	r7, r9, r4, lsl #4		
ldrteq	r0, [sl], #1280	; 0x500	
andeq	r2, r0, r5, ror #4		
stmdapl	r4, {r0, r2, r8, r9, fp, ip, sp, pc}		
streq	r0, [r0, #-96]	; 0xffffffa0	
cfldrdcc	mvd0, [sp, #-752]	; 0xfffffd10	
stclt	0, cr0, [r5, #-0]		
subseq	sl, pc, r4, lsl #16		
ldrteq	r0, [lr], #1280	; 0x500	
andeq	r3, r0, r9, lsl #28		
andcc	fp, r4, #5, 30		
streq	r0, [r0, #-34]	; 0xffffffde	
svcmi	0x001704cb		
stcgt	0, cr0, [r5], {-0}		
eoreq	sl, r9, r4, lsl #16		
ldrbeq	r0, [r0], #1280	; 0x500	
andeq	r1, r0, pc, lsl fp		
movwle	sp, #16645	; 0x4105	
streq	r0, [r0, #-94]	; 0xffffffa2	
mcreq	4, 2, r0, cr3, cr2, {6}		
movwle	r0, #20480	; 0x5000	
subseq	sp, r9, r4, lsl #2		
andeq	r0, r4, r0		
andeq	r7, r2, r2, lsl #18		
cmpeq	r5, r0, lsl #14		
andeq	r0, r3, r0		
ldreq	r0, [r4], -r1, lsl #6		
blmi	ffa836dc <LRemap+0x1a836cd>		
beq	c16cc <SLCRL2cRamConfig+0xa14ca>		
svcvs	0x003c0507		
streq	r0, [r0], #-60	; 0xffffffc4	
streq	r0, [r8, #-2819]	; 0xfffff4fd	
eorseq	lr, r6, sp, lsl #4		
stmdbeq	pc, {r8, r9}	; <UNPREDICTABLE>	
andeq	fp, r9, r7, lsl #14		
andne	r0, r3, r0, lsl #8		
tstne	r2, sl, lsl #10		
movweq	r0, #52	; 0x34	
movweq	r0, #18180	; 0x4704	
svceq	0x00070b05		
streq	r0, [r0], #-10		
andeq	r2, sl, r7, lsl #10		
bpl	1c2704 <__undef_stack+0xa8e64>		
streq	r0, [r0], #-10		
andeq	pc, sl, r7, lsl #24		
ldreq	r0, [r5], #-768	; 0xfffffd00	
andeq	r1, fp, r7, lsl #4		
strne	r0, [r3, -r0, lsl #8]		
cfstr32eq	mvfx0, [fp], {5}		
movweq	r0, #57	; 0x39	
movweq	r0, #18445	; 0x480d	
andcs	r0, r7, lr, lsl #8		
streq	r0, [r0], #-12		
streq	r0, [r3, #-3843]	; 0xfffff0fd	
eoreq	r2, r2, sl, lsl #6		
stceq	3, cr0, [ip], {-0}		
ldccc	6, cr0, [fp], #-20	; 0xffffffec	
streq	r0, [r3, -r0]		
ldceq	7, cr0, [pc], {13}		
streq	r0, [r4], #-0		
streq	r0, [r2, -r3, lsl #26]		
andeq	r0, r0, r9, ror #25		
ldceq	7, cr0, [fp, #-16]!		
stmdbmi	r3, {}	; <UNPREDICTABLE>	
ldcleq	7, cr0, [r1, #-16]		
streq	r0, [r4], #-0		
andeq	r9, sp, r7, lsl #8		
stmdane	r3, {sl}		
cfsh32lt	mvfx0, mvfx2, #14		
streq	r0, [r0], #-26	; 0xffffffe6	
streq	r1, [pc, -r3, lsl #20]		
andeq	r0, r0, r4, lsl pc		
svceq	0x002a0704		
movweq	r0, #16384	; 0x4000	
movwpl	r1, #28693	; 0x7015	
movweq	r0, #15		
stmdbcs	r5, {r0, r1, r5, r8, ip}		
andeq	r5, r0, r0, lsr #16		
streq	r2, [r4, -r3, lsl #26]		
andeq	r0, r0, pc, ror #30		
svceq	0x00a40704		
movweq	r0, #16384	; 0x4000	
streq	r0, [r4, #-1060]	; 0xfffffbdc	
andeq	lr, r8, r6, lsr #6		
eorne	r0, r7, #0, 6		
andseq	r4, r2, r7, lsl #14		
andcc	r0, r3, r0, lsl #8		
subsne	r0, r7, #4980736	; 0x4c0000	
strmi	r0, [r3, #-0]		
strmi	r0, [r3], -r4, lsl #8		
rsbne	r0, r7, #20, 14	; 0x500000	
streq	r0, [r4, -r0]		
andeq	r1, r0, r9, lsl #5		
ldrne	r0, [pc, #-772]!	; 14cc <CRValMmuCac+0x4c7>	
andseq	r4, r3, r7, lsl #12		
cfstrspl	mvf0, [r7], {-0}		
streq	r0, [r0], #-19	; 0xffffffed	
ldreq	r1, [r6, #-1539]	; 0xfffff9fd	
subeq	sp, r7, r3, lsl #24		
streq	r0, [fp, -r0, lsl #6]		
strbne	r0, [sp], #1796	; 0x704	
movweq	r0, #16384	; 0x4000	
movweq	r1, #18200	; 0x4718	
andeq	r1, r7, r9, lsl r8		
streq	r0, [r0], #-24	; 0xffffffe8	
ldrbvs	r1, [lr], #-2821	; 0xfffff4fb	
andeq	r0, r4, r0		
streq	r0, [r0, #-4]		
rsbeq	r0, r4, sl, lsl #28		
strcc	r0, [ip], #-1280	; 0xfffffb00	
andeq	r0, r0, r4, rrx		
strge	r0, [r2], -r4		
streq	r0, [r0, -r5]		
andeq	r0, r0, r5, asr r1		
movweq	r0, #4099	; 0x1003	
blne	14302c <__undef_stack+0x2978c>		
andeq	r4, r0, sp, asr #17		
streq	r1, [r7, #-3331]	; 0xfffff2fd	
eorseq	lr, r6, sp, lsl #4		
stmdaeq	pc, {r8, r9}	; <UNPREDICTABLE>	
andeq	fp, r9, r7, lsl #14		
andne	r0, r3, r0, lsl #8		
tstne	r2, r9, lsl #10		
movweq	r0, #52	; 0x34	
stccc	10, cr0, [r5], {4}		
andeq	r3, r0, pc, ror #24		
bleq	142464 <__undef_stack+0x28bc4>		
andeq	r0, sl, r7, lsl #30		
strcs	r0, [r7, #-1024]	; 0xfffffc00	
streq	r0, [r0], #-10		
andeq	r5, sl, r7, lsl #20		
bgt	1c2868 <__undef_stack+0xa8fc8>		
movweq	r0, #26		
stmdbcs	r5, {r0, r1, r5, sl, fp}		
andeq	r5, r0, r0, lsr #16		
streq	r2, [r2, -r3, lsl #22]		
muleq	r0, pc, ip	; <UNPREDICTABLE>	
stceq	3, cr0, [sp, #-16]!		
andseq	lr, sl, r7		
strge	r0, [r7], #-1024	; 0xfffffc00	
streq	r0, [r0], #-15		
streq	r2, [sp, -r3, lsl #8]		
andeq	r1, r0, r7, ror fp		
teq	r6, #4, 10	; 0x1000000	
movweq	r0, #8		
strmi	r0, [r7, -r7, lsr #28]		
streq	r0, [r0], #-18	; 0xffffffee	
streq	r2, [pc, #-3843]	; 9a5 <_SUPERVISOR_STACK_SIZE+0x1a5>	
eorseq	r0, r9, fp, lsl #24		
streq	r0, [sp, -r0, lsl #6]		
stceq	3, cr0, [lr, #-16]		
andne	r0, pc, r4, lsl #6		
eorcs	r0, r3, #20480	; 0x5000	
stceq	0, cr0, [r3], {-0}		
blcc	182d08 <__undef_stack+0x69468>		
streq	r0, [r0], #-60	; 0xffffffc4	
ldreq	r0, [r2, -r3, lsl #26]		
andeq	r0, r0, r9, ror #25		
ldceq	7, cr0, [fp, #-16]!		
stmdbmi	r3, {}	; <UNPREDICTABLE>	
ldcleq	7, cr0, [r1, #-52]	; 0xffffffcc	
streq	r0, [r4], #-0		
andeq	r9, sp, r7, lsl #8		
andcc	r0, r3, r0, lsl #8		
subsne	r0, r7, #4980736	; 0x4c0000	
strmi	r0, [r3, #-0]		
strmi	r0, [r3], -sp, lsl #8		
rsbne	r0, r7, #20, 14	; 0x500000	
streq	r0, [r4, -r0]		
andeq	r1, r0, r9, lsl #5		
ldrne	r0, [pc, #-772]!	; 1600 <CRValMmuCac+0x5fb>	
andseq	r4, r3, r7, lsl #12		
cfstrspl	mvf0, [r7], {-0}		
streq	r0, [r0], #-19	; 0xffffffed	
ldreq	r0, [r6, #-515]	; 0xfffffdfd	
subeq	lr, fp, r8, lsl #20		
beq	28251c <__undef_stack+0x168c7c>		
beq	fff03530 <LRemap+0x1f03521>		
strne	r0, [r3, #-0]		
svceq	0x006f070d		
movweq	r0, #16384	; 0x4000	
andeq	r1, r5, #24, 14	; 0x600000	
		; <UNDEFINED> instruction	 0x00001abe
ldmdane	sl, {r2, r8, r9}		
andeq	r1, pc, r7, lsl #8		
bcs	1c2940 <__undef_stack+0xa90a0>		
streq	r0, [r0], #-15		
ldreq	r0, [r9, #-771]	; 0xfffffcfd	
subeq	sp, r7, r3, lsl #24		
beq	2c2550 <__undef_stack+0x1a8cb0>		
strbne	r0, [sp], #1796	; 0x704	
movweq	r0, #16384	; 0x4000	
bvs	148170 <__undef_stack+0x2e8d0>		
		; <UNDEFINED> instruction	 0x0000a2bc
ldreq	r6, [fp, #-3587]	; 0xfffff1fd	
rscseq	ip, r4, ip, lsr #20		
ldrteq	r0, [r4], #-768	; 0xfffffd00	
ldrgt	r3, [r3, -r5, lsl #10]!		
strcc	r0, [r3, -r0]		
movweq	r0, #37660	; 0x931c	
andseq	r6, ip, r7, lsl #12		
cfstrseq	mvf0, [r5, #-0]		
strdeq	sl, [r0], -pc	; <UNPREDICTABLE>	
ldceq	3, cr0, [r8, #-16]!		
cdpne	7, 7, cr0, cr5, cr4, {0}		
movweq	r0, #16384	; 0x4000	
movwge	r1, #32053	; 0x7d35	
streq	r0, [r0], #-30	; 0xffffffe2	
andseq	sp, lr, r7, lsl #18		
svcvs	0x00030400		
ldmdb	r7!, {r1, r2, r3, r4, r8, sl}		
movweq	r0, #124	; 0x7c	
smladxcc	r5, pc, pc, r1	; <UNPREDICTABLE>	
strdeq	sl, [r0], -r3		
teqeq	r0, #3		
stfgts	f2, [r7, #-196]	; 0xffffff3c	
streq	r0, [r0], #-34	; 0xffffffde	
streq	r3, [r2, -r3, lsl #6]!		
andeq	r2, r0, r3, ror #18		
tstmi	r3, r4, lsl #8		
strls	r0, [r2, #-1315]	; 0xfffffadd	
movweq	r0, #180	; 0xb4	
b	1ca9f4 <__undef_stack+0xb1154>		
streq	r0, [r0], #-41	; 0xffffffd7	
streq	r0, [r5, -r3, lsl #18]!		
muleq	r0, r8, sl		
streq	r1, [sp, -r3, lsl #2]		
andeq	r0, r0, pc, ror #30		
bcs	feb835fc <LRemap+0xb835ed>		
stchi	0, cr0, [r3], {-0}		
streq	r2, [r4], #-1537	; 0xfffff9ff	
streq	r0, [lr, -r3, lsl #20]		
andeq	r2, r0, sp, asr #21		
strcs	r0, [fp, -r4, lsl #6]		
eoreq	r1, fp, r7, lsl #30		
ldmdacs	r0, {r8, r9}		
eoreq	r3, fp, r7, lsl #10		
andls	r0, r7, #0, 8		
streq	r0, [r0], #-48	; 0xffffffd0	
ldrcc	r0, [r0, #1796]!	; 0x704	
streq	r0, [r4, -r0]		
strdeq	r3, [r0], -ip		
strcc	r0, [r1], r4, lsl #14		
movweq	r0, #16384	; 0x4000	
stchi	9, cr2, [r5, #-24]	; 0xffffffe8	
adcseq	sl, r6, r1, lsl #4		
orrseq	r0, r8, r0, lsl #6		
bge	1282ee0 <__undef_stack+0x1169640>		
movweq	r0, #263	; 0x107	
strcc	r2, [r5], #-2901	; 0xfffff4ab	
andeq	fp, r0, r6, asr #28		
strteq	r3, [r0], #-2307	; 0xfffff6fd	
eorseq	ip, r6, r7, lsl #22		
strmi	r0, [r7, #-1024]	; 0xfffffc00	
streq	r0, [r0], #-55	; 0xffffffc9	
eorseq	lr, r9, r7, lsl #30		
streq	r0, [r3, -r0, lsl #8]		
stmdbeq	r3, {r0, r1, r2, r3, r4, sl}		
eorls	r0, r2, #44, 10	; 0xb000000	
movweq	r0, #244	; 0xf4	
svceq	0x00072d24		
streq	r0, [r0], #-58	; 0xffffffc6	
cdpcs	3, 0, cr0, cr10, cr4, {0}		
eorseq	r2, sl, r7, lsl #10		
ldceq	3, cr0, [r4, #-0]		
andeq	r6, pc, r7, lsl #30		
strne	r0, [r3, -r0, lsl #8]		
bcc	ec3744 <__undef_stack+0xda9ea4>		
streq	r0, [r4, -r0]		
andeq	r3, r0, fp, asr #20		
andcc	r0, ip, r4, lsl #6		
blhi	fefceaac <LRemap+0xfcea9d>		
blcc	c1a9c <SLCRL2cRamConfig+0xa189a>		
bcc	fe30373c <LRemap+0x30372d>		
streq	r0, [r4, -r0]		
		; <UNDEFINED> instruction	 0x00003fbc
streq	r0, [sp, #-772]	; 0xfffffcfc	
blt	67ac4 <SLCRL2cRamConfig+0x478c2>		
movweq	r0, #259	; 0x103	
ldreq	r0, [r1, -r3, lsr #3]!		
ldrdeq	r3, [r0], -lr		
adcsmi	r0, r4, r4, lsl #14		
movweq	r0, #16384	; 0x4000	
stchi	7, cr2, [r7], {14}		
streq	r0, [r0], #-58	; 0xffffffc6	
andeq	r0, r4, r4		
cfldr32vc	mvfx0, [pc], {-0}		
streq	r0, [r0, #-61]	; 0xffffffc3	
andseq	r9, ip, r1, lsr #32		
stmdagt	r2!, {r8, sl}		
andeq	r0, r0, sl, lsr #32		
streq	r0, [r0, #-4]		
ldrbne	r0, [pc], #-440	; 1aec <CRValMmuCac+0xae7>	
stmdblt	r5, {}	; <UNPREDICTABLE>	
andeq	sp, r8, r1, lsl #14		
		; <UNDEFINED> instruction	 0x01ba0500
andeq	r5, r0, fp, asr #18		
stcmi	11, cr11, [r1], {5}		
streq	r0, [r0, #-80]	; 0xffffffb0	
stmdbcs	r5!, {r2, r3, r4, r5, r7, r8}		
stclt	0, cr0, [r5, #-0]		
andeq	lr, sl, r1, lsl #6		
		; <UNDEFINED> instruction	 0x01be0500
andeq	r4, r0, r9, asr #3		
movwgt	fp, #7941	; 0x1f05	
streq	r0, [r0, #-72]	; 0xffffffb8	
ldmmi	pc!, {r6, r7, r8}	; <UNPREDICTABLE>	
mrsgt	r0, (UNDEF	 5)	
andseq	r4, r7, r1, lsl #30		
biceq	r0, r2, r0, lsl #10		
andeq	r4, r0, r6, lsr #10		
blmi	7274c <SLCRL2cRamConfig+0x5254a>		
streq	r0, [r0, #-23]	; 0xffffffe9	
andne	r0, r0, #196, 2	; 0x31	
strgt	r0, [r5, #-0]		
andseq	r8, r7, r1, lsl #6		
biceq	r0, r6, r0, lsl #10		
andeq	r5, r0, r7, asr #18		
tst	r1, r5, lsl #14		
streq	r0, [r0, #-75]	; 0xffffffb5	
ldmibeq	r5!, {r1, r2, r3, r6, r7, r8}^		
b	181b60 <__undef_stack+0x682c0>		
eoreq	sp, r1, r1, lsl #28		
orreq	r0, sp, #0, 12		
andeq	lr, r0, lr, lsl r8		
blpl	e6384 <SLCRL2cRamConfig+0xc6182>		
streq	r0, [r0], -r4, lsr #32		
smlalscc	r0, r0, r8, r3	; <UNPREDICTABLE>	
streq	r0, [r0], #-0		
strcs	r0, [r5, -r0]		
andeq	r2, r0, lr, lsr #13		
		; <UNDEFINED> instruction	 0x41a52805
bcs	141b8c <__undef_stack+0x282ec>		
andeq	r2, r0, r9, lsr #13		
bllt	63ba8 <SLCRL2cRamConfig+0x439a6>		
streq	r0, [r0, #-62]	; 0xffffffc2	
stfcss	f0, [pc, #-548]	; 1978 <CRValMmuCac+0x973>	
bhi	141ba0 <__undef_stack+0x28300>		
eorseq	r1, sl, r1, lsl #12		
orreq	r0, fp, r0, lsl #10		
andeq	r4, r0, sp, asr r5		
str	r8, [r1], -r5, lsl #24		
streq	r0, [r0, #-36]	; 0xffffffdc	
strbtcs	r0, [r2], #397	; 0x18d	
cdphi	0, 0, cr0, cr5, cr0, {0}		
subeq	r0, r9, r1, lsl #18		
orreq	r0, pc, r0, lsl #10		
		; <UNDEFINED> instruction	 0x00003eb7
strne	r9, [r1, #-3590]	; 0xfffff1fa	
		; <UNDEFINED> instruction	 0x06000054
bicscs	r0, lr, sl, ror #3		
strhi	r0, [r5, -r0]		
eorseq	ip, r0, r2, lsl #2		
addeq	r0, r8, #0, 10		
andeq	r5, r0, r2, asr #10		
stmdane	r2, {r0, r2, r8, fp, pc}		
streq	r0, [r0, #-74]	; 0xffffffb6	
stmibpl	r5, {r1, r3, r7, r9}		
blhi	141bf4 <__undef_stack+0x28354>		
andeq	r3, lr, r2, lsl #18		
addeq	r0, ip, #0, 10		
andeq	r3, r0, r6, lsl #8		
stccs	13, cr8, [r2], {5}		
streq	r0, [r0, #-35]	; 0xffffffdd	
teqcs	r8, #-536870904	; 0xe0000008	
svchi	0x00050000		
rsbeq	r7, r2, r2, lsl #20		
addseq	r0, r0, #0, 10		
andeq	r4, r0, r3, lsl #15		
stfhid	f1, [r2, #-20]	; 0xffffffec	
streq	r0, [r0, #-73]	; 0xffffffb7	
beq	602670 <__undef_stack+0x4e8dd0>		
movwls	r0, #20480	; 0x5000	
subeq	r8, r9, r2, lsl #16		
addseq	r0, r4, #0, 10		
andeq	r4, r0, r4, lsl sl		
strle	r9, [r2, -r5, lsl #10]		
		; <UNDEFINED> instruction	 0x06000038
ldmibpl	r9!, {r1, r5, r7, r9}^		
strle	r0, [r6, -r0]		
andeq	r6, r9, r2, lsl #6		
orreq	r0, sp, #0, 12		
andeq	lr, r0, lr, lsl r8		
blpl	e646c <SLCRL2cRamConfig+0xc626a>		
streq	r0, [r0], -r4, lsr #32		
smlalscc	r0, r0, r8, r3	; <UNPREDICTABLE>	
stcls	0, cr0, [r5, #-0]		
eoreq	r1, fp, r3, lsl #10		
andeq	r0, r4, r0		
stmdaeq	sl, {r8, sl}		
streq	r0, [r0, #-176]	; 0xffffff50	
rsceq	r1, sl, r4, lsl r6		
ldrpl	r0, [lr], -r0, lsl #10		
streq	r0, [r0, #-106]	; 0xffffff96	
rscseq	sl, r8, r5, lsr #22		
strmi	r0, [fp, -r0, lsl #10]!		
streq	r0, [r0, #-40]	; 0xffffffd8	
eorseq	pc, sl, r1, lsr r7	; <UNPREDICTABLE>	
eors	r0, r7, #0, 10		
streq	r0, [r0, #-29]	; 0xffffffe3	
andeq	r9, pc, sp, lsr r6	; <UNPREDICTABLE>	
subpl	r0, r3, r0, lsl #10		
streq	r0, [r0, #-52]	; 0xffffffcc	
eoreq	r9, r4, r9, asr #12		
subcc	r0, pc, r0, lsl #10		
streq	r0, [r0, #-17]	; 0xffffffef	
eorseq	sp, r5, r5, asr r8		
stmdavc	r1!, {r8, sl}^		
streq	r0, [r0, #-163]	; 0xffffff5d	
adceq	fp, r4, fp, ror #10		
ldmdami	r5!, {r8, sl}^		
streq	r0, [r0, #-165]	; 0xffffff5b	
rscseq	r2, r5, pc, ror sl		
biceq	r0, r2, r0, lsl #10		
ldrdeq	pc, [r0], -sl		
blcc	728ec <SLCRL2cRamConfig+0x526ea>		
streq	r0, [r0, #-134]	; 0xffffff7a	
		; <UNDEFINED> instruction	 0xf87901c4
ble	141ce4 <__undef_stack+0x28444>		
sbcseq	r3, fp, r1, lsl #26		
bicseq	r0, fp, r0, lsl #10		
muleq	r0, r5, r8		
andeq	sp, r1, r5, lsl #24		
streq	r0, [r0, #-232]	; 0xffffff18	
rsb	r0, r5, #228, 2	; 0x39	
str	r0, [r5, #-0]		
addeq	sl, r4, r1, lsl #30		
mvneq	r0, r0, lsl #10		
andeq	r6, r0, pc, lsl #19		
andgt	pc, r1, #5		
streq	r0, [r0, #-141]	; 0xffffff73	
stfgee	f0, [r3], #-964	; 0xfffffc3c	
vhadd.s8	d0, d5, d0		
addseq	lr, r1, r1, lsl #6		
mvnseq	r0, r0, lsl #10		
strheq	r9, [r0], -r0		
vmlagt.f64	d15, d1, d5		
streq	r0, [r0, #-150]	; 0xffffff6a	
stfe	f0, [sp], #1008	; 0x3f0	
strhi	r0, [r5], -r0		
adceq	r9, lr, r2, lsl #22		
addeq	r0, r7, #0, 10		
andeq	pc, r0, r5, lsl #27		
tstcs	r2, r5, lsl #16		
streq	r0, [r0, #-241]	; 0xffffff0f	
stmia	r9!, {r1, r2, r4, r7, r9}^		
strls	r0, [r5, -r0]		
rsbseq	r2, sp, r2		
addseq	r0, r8, #0, 10		
andeq	pc, r0, fp, lsr r1	; <UNPREDICTABLE>	
tstls	r2, r5, lsl #16		
streq	r0, [r0, #-125]	; 0xffffff83	
bhi	542810 <__undef_stack+0x428f70>		
bge	141d70 <__undef_stack+0x284d0>		
adcseq	sp, r3, r2, lsl #20		
adcseq	r0, r8, #0, 10		
andeq	r0, r1, r4, lsl r0		
stmdbge	r2, {r0, r2, r8, fp, ip, sp, pc}		
streq	r0, [r0, #-140]	; 0xffffff74	
stmible	r9, {r1, r3, r4, r5, r7, r9}		
stmdagt	r5, {}	; <UNPREDICTABLE>	
rscseq	r0, lr, r2, lsl #26		
sbceq	r0, r9, #0, 10		
andeq	r8, r0, r4, lsr #13		
stmdapl	r2, {r0, r2, r9, fp, lr, pc}		
streq	r0, [r0, #-152]	; 0xffffff68	
ldrsbgt	r0, [r1], #-40	; 0xffffffd8	
stmdble	r5, {}	; <UNPREDICTABLE>	
rsbseq	lr, r5, r2, lsl #8		
sbcseq	r0, sl, #0, 10		
andeq	fp, r0, r1, asr #12		
tstls	r2, r5, lsl #16		
streq	r0, [r0, #-117]	; 0xffffff8b	
tst	lr, #-1879048178	; 0x9000000e	
b	141dc4 <__undef_stack+0x28524>		
sbceq	r6, sp, r2, lsl #16		
rscseq	r0, r8, #0, 10		
andeq	r7, r0, r7, ror #4		
andne	pc, r2, #81920	; 0x14000	
streq	r0, [r0, #-114]	; 0xffffff8e	
stmdage	r7!, {r1, r3, r4, r5, r6, r7, r9}^		
stmdahi	r5, {}	; <UNPREDICTABLE>	
tsteq	r2, r3, lsl #26		
orreq	r0, r9, #0, 10		
andeq	r7, r0, r6, lsl #12		
blls	e6204 <SLCRL2cRamConfig+0xc6002>		
streq	r0, [r0, #-276]	; 0xfffffeec	
b	fe782c5c <LRemap+0x782c4d>		
svcls	0x00050000		
rscseq	lr, r7, r3, lsl #10		
moveq	r0, #0, 10		
andeq	r9, r0, sp, ror #7		
tstvs	r3, r5, lsl #8		
streq	r0, [r0, #-165]	; 0xffffff5b	
stmials	r7!, {r3, r5, r7, r8, r9}^		
stcge	0, cr0, [r5, #-0]		
rscseq	r1, r8, r3, lsl #2		
		; <UNDEFINED> instruction	 0x03b80500
andeq	r0, r1, pc, ror #17		
sfmmi	f4, 1, [r3], {5}		
streq	r0, [r0, #-200]	; 0xffffff38	
bl	d42d4c <__undef_stack+0xc294ac>		
cdpgt	0, 0, cr0, cr5, cr0, {0}		
sbcseq	r4, r9, r3, lsl #30		
biceq	r0, pc, #0, 10		
andeq	r0, r1, r0, asr #17		
andlt	sp, r3, r5, lsl #20		
streq	r0, [r0, #-152]	; 0xffffff68	
subsgt	r0, r8, #1811939331	; 0x6c000003	
str	r0, [r5], -r0		
rsbeq	sl, lr, r3, lsl #2		
mvneq	r0, #0, 10		
andeq	r7, r0, sp, ror lr		
stcgt	3, cr15, [r3, #-20]	; 0xffffffec	
streq	r0, [r0, #-111]	; 0xffffff91	
blle	ff442e38 <LRemap+0x1442e29>		
movwhi	r0, #20480	; 0x5000	
sbcseq	r6, r3, r4, lsl #6		
streq	r0, [r4], #1280	; 0x500	
andeq	sp, r0, ip, asr r0		
andeq	r0, r0, r0, lsl #8		
sbceq	r3, sl, r5, lsl #26		
mrsmi	r0, (UNDEF	 5)	
strdeq	r2, [r0], -r5		
stcle	8, cr4, [r7], {5}		
stmdbmi	r5, {}	; <UNPREDICTABLE>	
andeq	pc, r0, r4, lsr #6		
ldclgt	8, cr5, [fp, #-20]	; 0xffffffec	
blvs	141e9c <__undef_stack+0x285fc>		
andeq	fp, r0, r3, ror r1		
strtls	r7, [sp], #-2053	; 0xfffff7fb	
streq	r0, [r0], #-0		
andcc	r0, r5, #0		
strdeq	fp, [r0], -r3		
rscsls	r3, r1, r5, lsl #28		
svccc	0x00050000		
andeq	r6, r0, fp, lsl sp		
ldmda	r8, {r0, r2, lr}		
svcpl	0x00050000		
strdeq	sp, [r0], -r0		
svchi	0x00817905		
andls	r0, r5, r0		
addeq	r4, r5, r1, lsl #26		
		; <UNDEFINED> instruction	 0x01a20500
		; <UNDEFINED> instruction	 0x0000ceb2
andeq	r0, r0, r0, lsl #8		
svcvc	0x008d3b05		
stccc	0, cr0, [r5], {-0}		
andeq	ip, r0, r9, lsr #17		
str	r3, [r1, #3333]	; 0xd05	
cdpcc	0, 0, cr0, cr5, cr0, {0}		
andeq	r7, r0, r9, lsl r0		
teqle	r4, #5, 30		
andmi	r0, r5, r0		
andeq	r6, r0, ip, asr #29		
ldrbvs	r4, [r1, r5, lsl #2]		
andmi	r0, r5, #0		
andeq	r0, r1, sp, lsr r8		
teqgt	r5, r5, lsl #14		
stmdbmi	r5, {}	; <UNPREDICTABLE>	
andeq	pc, r0, lr, lsl #30		
strble	r4, [r2, -r5, lsl #24]		
cdpmi	0, 0, cr0, cr5, cr0, {0}		
muleq	r0, r4, pc	; <UNPREDICTABLE>	
stmdavs	lr, {r0, r2, ip, lr}^		
andpl	r0, r5, #0		
andeq	fp, r0, sp, lsr #17		
ldmeq	r8, {r0, r2, r8, r9, ip, lr}^		
strpl	r0, [r5, #-1]		
ldrdeq	r9, [r0], -fp		
ldmls	lr, {r0, r2, r8, r9, sl, ip, lr}		
stmdbpl	r5, {}	; <UNPREDICTABLE>	
muleq	r0, r8, r2		
vstmia	r6!, {s10-s14}		
stcpl	0, cr0, [r5], {-0}		
andeq	lr, r0, r3, lsr #9		
stclgt	14, cr5, [r5, #-20]	; 0xffffffec	
andvs	r0, r5, r0		
andeq	r0, r1, r0		
blt	fe91a37c <LRemap+0x91a36d>		
movwvs	r0, #20480	; 0x5000	
strdeq	r0, [r1], -r1		
cdpvs	6, 4, cr6, cr0, cr5, {0}		
stmdbvs	r5, {}	; <UNPREDICTABLE>	
andeq	r1, r1, sl, asr #7		
vmaxnm.f32	s13, s2, s10		
blvs	141f84 <__undef_stack+0x286e4>		
		; <UNDEFINED> instruction	 0x00009bbf
tstvc	sp, #1280	; 0x500	
andvc	r0, r5, #0		
andeq	r8, r0, r5, lsl #10		
stclhi	9, cr7, [ip, #20]!		
bvc	141f9c <__undef_stack+0x286fc>		
andeq	ip, r0, fp, lsl #31		
fstmiaxle	r9!, {d7-d8}	;@ Deprecated	
stcvc	0, cr0, [r5, #-0]		
andeq	fp, r0, ip, ror #19		
strle	r7, [ip, #-3589]	; 0xfffff1fb	
strhi	r0, [r5], #-0		
adcseq	fp, sl, r1, lsl #24		
orreq	r0, r6, r0, lsl #10		
ldrdeq	r0, [r1], -fp		
blvs	63fd8 <SLCRL2cRamConfig+0x43dd6>		
streq	r0, [r0, #-166]	; 0xffffff5a	
tstls	r9, fp, lsl #3		
stchi	0, cr0, [r5], {-0}		
addseq	r0, r2, r1, lsl #30		
orreq	r0, sp, r0, lsl #10		
andeq	pc, r0, fp, asr #15		
strle	r9, [r1, -r5]		
streq	r0, [r0, #-183]	; 0xffffff49	
		; <UNDEFINED> instruction	 0x91670194
strls	r0, [r5, -r0]		
rsbseq	sp, lr, r1, lsl #22		
orrseq	r0, fp, r0, lsl #10		
andeq	sl, r0, r0, lsr #31		
strgt	r9, [r1, -r5, lsl #26]		
streq	r0, [r0, #-193]	; 0xffffff3f	
		; <UNDEFINED> instruction	 0xc76b019f
andge	r0, r5, #0		
rsceq	r4, fp, r1, lsl #22		
		; <UNDEFINED> instruction	 0x01a60500
andeq	lr, r0, r0, lsr r5		
movweq	sl, #6149	; 0x1805	
streq	r0, [r0, #-145]	; 0xffffff6f	
teqgt	sl, #1073741867	; 0x4000002b	
svcge	0x00050000		
sbcseq	sl, r3, r1, lsl #2		
		; <UNDEFINED> instruction	 0x01b10500
andeq	pc, r0, r9, lsr #24		
cfstrsne	mvf11, [r1], {5}		
streq	r0, [r0, #-198]	; 0xffffff3a	
ldmgt	r8!, {r0, r1, r2, r4, r5, r7, r8}		
blt	142040 <__undef_stack+0x287a0>		
addseq	r2, pc, r1, lsl #22		
		; <UNDEFINED> instruction	 0x01bd0500
andeq	ip, r0, r0, lsl #4		
strcc	fp, [r1], #-3845	; 0xfffff0fb	
streq	r0, [r0, #-254]	; 0xffffff02	
		; <UNDEFINED> instruction	 0xff1f01c2
strgt	r0, [r5, #-0]		
tsteq	r1, r1, lsl #24		
biceq	r0, r8, r0, lsl #10		
andeq	r0, r1, r2, lsr #11		
stmdage	r1, {r0, r2, r9, sl, fp, lr, pc}		
streq	r0, [r0, #-128]	; 0xffffff80	
ldrb	r0, [pc, #-465]	; 1ea3 <CRValMmuCac+0xe9e>	
andle	r0, r5, #0		
tsteq	pc, r1, lsl #8		
bicseq	r0, r3, r0, lsl #10		
andeq	r0, r1, sl, lsl #10		
bpl	7709c <SLCRL2cRamConfig+0x56e9a>		
streq	r0, [r0, #-253]	; 0xffffff03	
ldrls	r0, [r2], #-469	; 0xfffffe2b	
strle	r0, [r5], -r0		
addeq	sp, r2, r1, lsl #30		
bicseq	r0, sl, r0, lsl #10		
andeq	pc, r0, r3, lsl #21		
tsthi	r1, r5, lsl #24		
streq	r0, [r0, #-174]	; 0xffffff52	
subsls	r0, r9, #1073741879	; 0x40000037	
cdple	0, 0, cr0, cr5, cr0, {0}		
rsceq	r0, r6, r1		
bicseq	r0, pc, r0, lsl #10		
strdeq	pc, [r0], -r4		
strmi	lr, [r1, #-5]		
streq	r0, [r0, #-174]	; 0xffffff52	
strtlt	r0, [sp], r1, ror #3		
str	r0, [r5], -r0		
rsbseq	fp, r0, r1, lsl #18		
mvneq	r0, r0, lsl #10		
andeq	sl, r0, ip, asr #30		
bge	7c0f0 <SLCRL2cRamConfig+0x5beee>		
streq	r0, [r0, #-255]	; 0xffffff01	
stmda	r4, {r1, r3, r5, r6, r7, r8}^		
stc	0, cr0, [r5], {-0}		
adcseq	r0, r8, r1, lsl #4		
mvneq	r0, r0, lsl #10		
strdeq	r0, [r1], -fp		
stmdagt	r1, {r0, r2, ip, sp, lr, pc}		
streq	r0, [r0, #-139]	; 0xffffff75	
bllt	3828c8 <__undef_stack+0x269028>		
vst4.8	{d0-d3}, [r5], r0		
rsbseq	ip, r7, r1, lsl #22		
mvnseq	r0, r0, lsl #10		
andeq	sp, r0, sl, ror fp		
movwvs	pc, #6149	; 0x1805	; <UNPREDICTABLE>
streq	r0, [r0, #-186]	; 0xffffff46	
		; <UNDEFINED> instruction	 0xc74b01fa
stc2	0, cr0, [r5], {-0}		
sbceq	pc, r9, r1		
addeq	r0, r0, #0, 10		
andeq	sl, r0, fp, asr #25		
strvc	r8, [r2], -r5, lsl #14		
streq	r0, [r0, #-207]	; 0xffffff31	
tstgt	r4, #-1879048184	; 0x90000008	
bhi	14213c <__undef_stack+0x2889c>		
addeq	sp, r8, r2, lsl #24		
addeq	r0, lr, #0, 10		
muleq	r0, r2, r0		
stmdane	r2, {r0, r2, ip, pc}		
streq	r0, [r0, #-273]	; 0xfffffeef	
rsbne	r0, sl, #536870921	; 0x20000009	
strls	r0, [r5], #-1		
adcseq	r0, ip, r2, lsl #14		
addseq	r0, r5, #0, 10		
andeq	sl, r0, fp, lsr #13		
stcle	6, cr9, [r2, #-20]	; 0xffffffec	
streq	r0, [r0, #-269]	; 0xfffffef3	
ldrbge	r0, [r3], #-664	; 0xfffffd68	
bls	142174 <__undef_stack+0x288d4>		
tsteq	r1, r2, lsl #8		
addseq	r0, fp, #0, 10		
ldrdeq	lr, [r0], -pc	; <UNPREDICTABLE>	
stmdble	r2, {r0, r2, r8, r9, sl, fp, ip, pc}		
streq	r0, [r0, #-195]	; 0xffffff3d	
blls	1942c18 <__undef_stack+0x1829378>		
strge	r0, [r5], #-0		
addseq	r7, fp, r2, lsl #26		
adceq	r0, r5, #0, 10		
andeq	r9, r0, r1, lsr r3		
strvs	sl, [r2], -r5, lsl #12		
streq	r0, [r0, #-244]	; 0xffffff0c	
		; <UNDEFINED> instruction	 0xc3b602a7
stmdage	r5, {}	; <UNPREDICTABLE>	
sbceq	r2, pc, r2, lsl #4		
adceq	r0, sl, #0, 10		
andeq	r8, r0, r2, lsr #5		
strvs	sl, [r2], #-2821	; 0xfffff4fb	
streq	r0, [r0, #-178]	; 0xffffff4e	
subeq	r0, r3, #-805306358	; 0xd000000a	
cdpge	0, 0, cr0, cr5, cr1, {0}		
tsteq	r0, r2, lsl #4		
adceq	r0, pc, #0, 10		
strdeq	ip, [r0], -r3		
andcs	fp, r2, r5, lsl #2		
streq	r0, [r0, #-121]	; 0xffffff87	
ldrbvc	r0, [sp], #-693	; 0xfffffd4b	
blt	1421e4 <__undef_stack+0x28944>		
adceq	r3, sp, r2, lsl #28		
adcseq	r0, pc, #0, 10		
andeq	fp, r0, r8, lsl #6		
sfmle	f4, 1, [r2, #-20]	; 0xffffffec	
streq	r0, [r0, #-231]	; 0xffffff19	
stmibgt	fp!, {r0, r3, r6, r7, r9}		
bgt	142200 <__undef_stack+0x28960>		
adcseq	r6, r8, r2, lsl #14		
sbceq	r0, lr, #0, 10		
andeq	r6, r0, pc, ror #23		
sfmvs	f5, 1, [r2, #-20]	; 0xffffffec	
streq	r0, [r0, #-213]	; 0xffffff2b	
stmibhi	r5, {r1, r2, r4, r6, r7, r9}^		
ble	14221c <__undef_stack+0x2897c>		
addseq	ip, r1, r2, lsl #6		
sbcseq	r0, lr, #0, 10		
andeq	sl, r0, lr, lsl #9		
strle	lr, [r2], #-517	; 0xfffffdfb	
streq	r0, [r0, #-217]	; 0xffffff27	
sbcsne	r0, ip, r6, ror #5		
b	14223c <__undef_stack+0x2899c>		
adcseq	sp, sl, r2, lsl #16		
rsceq	r0, fp, #0, 10		
andeq	r6, r0, ip, lsl #27		
stchi	12, cr14, [r2], {5}		
streq	r0, [r0, #-247]	; 0xffffff09	
bl	882e04 <__undef_stack+0x769564>		
		; <UNDEFINED> instruction	 0xf1050000
sbcseq	sp, r1, r2, lsl #26		
rscseq	r0, r2, #0, 10		
andeq	r0, r1, r6, lsl sl		
blne	bee78 <SLCRL2cRamConfig+0x9ec76>		
streq	r0, [r0, #-194]	; 0xffffff3e	
		; <UNDEFINED> instruction	 0xd01702f4
		; <UNDEFINED> instruction	 0xf5050000
sbcseq	r3, r1, r2, lsl #22		
rscseq	r0, r9, #0, 10		
andeq	lr, r0, r3, lsl #6		
and	pc, r2, #5, 28	; 0x50	
streq	r0, [r0, #-198]	; 0xffffff3a	
sbcs	r0, r3, r2, lsl #7		
strhi	r0, [r5, #-0]		
adceq	r3, r5, r3, lsl #6		
orreq	r0, r7, #0, 10		
andeq	r6, r0, r5, lsl #20		
blvc	e4ab0 <SLCRL2cRamConfig+0xc48ae>		
streq	r0, [r0, #-154]	; 0xffffff66	
ldmdals	pc, {r0, r2, r3, r7, r8, r9}	; <UNPREDICTABLE>	
svchi	0x00050000		
sbcseq	r4, r1, r3, lsl #30		
orrseq	r0, r3, #0, 10		
andeq	ip, r0, r7, ror #17		
strle	r9, [r3, #-1541]	; 0xfffff9fb	
streq	r0, [r0, #-244]	; 0xffffff0c	
mcreq	3, 1, r0, cr0, cr8, {4}		
blls	1422c8 <__undef_stack+0x28a28>		
adcseq	fp, r7, r3, lsl #24		
orrseq	r0, lr, #0, 10		
ldrdeq	lr, [r0], -r9		
andeq	r0, r0, r0, lsl #8		
bicsge	r3, r2, r5, lsl #10		
stccc	0, cr0, [r5], {-0}		
		; <UNDEFINED> instruction	 0x00007fb9
tstge	r7, r5, lsl #26		
cdpcc	0, 0, cr0, cr5, cr0, {0}		
andeq	r7, r0, r7, lsr r8		
cmpge	r7, r5, lsl #30		
andmi	r0, r5, r0		
muleq	r0, r0, r2		
ldmgt	sl, {r0, r2, r8, lr}^		
andmi	r0, r5, #0		
andeq	r6, r0, pc, asr #25		
bicgt	r4, ip, #335544320	; 0x14000000	
strmi	r0, [r5], #-0		
strdeq	r1, [r1], -r5		
cfstr64lt	mvdx4, [fp, #20]		
strmi	r0, [r5], -r0		
muleq	r0, r2, r8		
bicge	r4, r3, r5, lsl #14		
stmdami	r5, {}	; <UNPREDICTABLE>	
strdeq	sp, [r0], -lr		
stcleq	9, cr4, [r4, #-20]	; 0xffffffec	
bmi	142334 <__undef_stack+0x28a94>		
andeq	r9, r0, r2, lsr #14		
vst4.32	{d4[0],d5[0],d6[0],d7[0]}, [r3], r5		
stcmi	0, cr0, [r5], {-0}		
andeq	r9, r0, r7, ror #30		
strbgt	r4, [r0, -r5, lsl #30]		
andpl	r0, r5, r0		
andeq	sp, r0, r5, ror #11		
ldr	r5, [fp, #261]!	; 0x105	
andpl	r0, r5, #0		
andeq	pc, r0, r7, ror #13		
ldmeq	r5!, {r0, r2, r8, r9, ip, lr}		
strpl	r0, [r5], #-1		
andeq	r8, r0, r1, ror #20		
cfstr32vc	mvfx5, [fp], #20		
strpl	r0, [r5], -r0		
andeq	r8, r0, r1, ror #27		
svcls	0x005c5705		
stmdapl	r5, {}	; <UNPREDICTABLE>	
andeq	fp, r0, r8, lsl r2		
stmialt	r1!, {r0, r2, r8, fp, ip, lr}^		
bpl	142384 <__undef_stack+0x28ae4>		
andeq	r0, r1, r0, lsr r9		
eorlt	r5, r3, #5120	; 0x1400	
stcpl	0, cr0, [r5], {-0}		
andeq	r0, r1, r6, lsl #6		
bge	fe6997ac <LRemap+0x69979d>		
cdppl	0, 0, cr0, cr5, cr0, {0}		
andeq	pc, r0, r8, ror sp	; <UNPREDICTABLE>	
stfe	f6, [r6, #-20]!	; 0xffffffec	
andvs	r0, r5, #0		
andeq	sp, r0, fp, lsr #31		
ldrbne	r6, [r1, #-773]!	; 0xfffffcfb	
strvs	r0, [r5], #-1		
andeq	r0, r1, r2, ror r0		
strbtle	r6, [r5], #1285	; 0x505	
strvs	r0, [r5], -r0		
andeq	r0, r1, pc, asr sl		
movsls	r6, #1310720	; 0x140000	
stmdavs	r5, {}	; <UNPREDICTABLE>	
strdeq	ip, [r0], -fp		
rsbseq	r6, pc, r5, lsl #18		
bvs	1423dc <__undef_stack+0x28b3c>		
ldrdeq	r8, [r0], -r9		
		; <UNDEFINED> instruction	 0xb1ab6b05
stcvs	0, cr0, [r5], {-0}		
andeq	sp, r0, r5, asr #16		
ldrblt	r6, [r5, #-3333]	; 0xfffff2fb	
cdpvs	0, 0, cr0, cr5, cr0, {0}		
andeq	pc, r0, r9, asr #23		
		; <UNDEFINED> instruction	 0xf86a6f05
andvc	r0, r5, r0		
		; <UNDEFINED> instruction	 0x0000f5b3
ldcge	3, cr7, [r9], {5}		
strvc	r0, [r5], #-0		
andeq	fp, r0, r8, lsl r1		
ldrge	r7, [r0], r5, lsl #10		
strvc	r0, [r5], -r0		
		; <UNDEFINED> instruction	 0x0000eab4
		; <UNDEFINED> instruction	 0xb1ba7705
stmdavc	r5, {}	; <UNPREDICTABLE>	
andeq	ip, r0, sl, ror r0		
ldrtge	r7, [fp], #-2309	; 0xfffff6fb	
bvc	14242c <__undef_stack+0x28b8c>		
andeq	sp, r0, r6, lsr sp		
subsne	r7, sp, r5, lsl #22		
stcvc	0, cr0, [r5, #-4]		
andeq	r0, r1, r5, lsr #8		
ldrtvc	r7, [r6], -r5, lsl #28		
andhi	r0, r5, r0		
adceq	ip, r2, r1, lsl #18		
orreq	r0, r1, r0, lsl #10		
andeq	fp, r0, r1, lsl #20		
tstle	r1, r5, lsl #4		
streq	r0, [r0, #-240]	; 0xffffff10	
mvngt	r0, r3, lsl #3		
stmdbhi	r5, {}	; <UNPREDICTABLE>	
sbcseq	r7, r4, r1, lsl #12		
orreq	r0, sl, r0, lsl #10		
ldrdeq	r9, [r0], -r9	; <UNPREDICTABLE>	
strne	r8, [r1], -r5, lsl #22		
streq	r0, [r0, #-244]	; 0xffffff0c	
rpwlt<illegal precision>	f0, f2, #4.0		
stchi	0, cr0, [r5, #-0]		
adcseq	r9, ip, r1, lsl #14		
orreq	r0, pc, r0, lsl #10		
andeq	r9, r0, r6, lsr #9		
andcs	r9, r1, #5		
streq	r0, [r0, #-261]	; 0xfffffefb	
		; <UNDEFINED> instruction	 0xd6ca0191
andls	r0, r5, #0		
sbceq	r8, r3, r1, lsl #2		
orrseq	r0, r3, r0, lsl #10		
andeq	sp, r0, r2, lsl #30		
andge	r9, r1, r5, lsl #8		
streq	r0, [r0, #-109]	; 0xffffff93	
		; <UNDEFINED> instruction	 0xf6b20195
strls	r0, [r5, -r0]		
tsteq	r0, r1, lsl #20		
orrseq	r0, r8, r0, lsl #10		
muleq	r0, r0, r1		
svcgt	0x00019905		
streq	r0, [r0, #-222]	; 0xffffff22	
stflte	f0, [r4], #-616	; 0xfffffd98	
blls	1424d0 <__undef_stack+0x28c30>		
rscseq	r7, r6, r1, lsl #30		
orrseq	r0, sp, r0, lsl #10		
andeq	r6, r0, pc, asr #11		
stcle	14, cr9, [r1], {5}		
streq	r0, [r0, #-129]	; 0xffffff7f	
ldmibvc	r1!, {r0, r1, r2, r3, r4, r7, r8}^		
mrsge	r0, (UNDEF	 5)	
addseq	r8, ip, r1, lsl #28		
		; <UNDEFINED> instruction	 0x01a40500
		; <UNDEFINED> instruction	 0x000093bd
andhi	sl, r1, r5, lsl #10		
streq	r0, [r0, #-147]	; 0xffffff6d	
ldrbtls	r0, [r0], #-422	; 0xfffffe5a	
stmdage	r5, {}	; <UNPREDICTABLE>	
sbceq	r6, lr, r1, lsl #8		
		; <UNDEFINED> instruction	 0x01a90500
andeq	lr, r0, r2, ror #29		
stmdbcs	r1, {r0, r2, r9, fp, sp, pc}		
streq	r0, [r0, #-108]	; 0xffffff94	
svcgt	0x00e301ab		
strle	r0, [r5, #-0]		
rsbeq	sl, sl, r1, lsl #16		
bicseq	r0, r6, r0, lsl #10		
andeq	sp, r0, r0, asr pc		
andpl	sp, r1, r5, lsl #14		
streq	r0, [r0, #-119]	; 0xffffff89	
		; <UNDEFINED> instruction	 0x765001d8
stmdble	r5, {}	; <UNPREDICTABLE>	
sbceq	ip, r4, r1, lsl #30		
bicseq	r0, sl, r0, lsl #10		
andeq	r8, r0, r2, ror #24		
blt	79164 <SLCRL2cRamConfig+0x58f62>		
streq	r0, [r0, #-174]	; 0xffffff52	
blgt	ffe42cc8 <LRemap+0x1e42cb9>		
stcle	0, cr0, [r5, #-0]		
rsceq	r1, r0, r1, lsl #30		
bicseq	r0, lr, r0, lsl #10		
andeq	r9, r0, r4, asr #11		
str	sp, [r1], #-3845	; 0xfffff0fb	
streq	r0, [r0, #-178]	; 0xffffff4e	
bl	18c2cf4 <__undef_stack+0x17a9454>		
mrs	r0, (UNDEF	 5)	
rscseq	r6, r5, r1, lsl #12		
mvneq	r0, r0, lsl #10		
andeq	r0, r1, lr, lsr #1		
blge	7b19c <SLCRL2cRamConfig+0x5af9a>		
streq	r0, [r0, #-118]	; 0xffffff8a	
ldrbne	r0, [r2], #-487	; 0xfffffe19	
stmda	r5, {r0}		
rsceq	fp, lr, r1, lsl #16		
mvneq	r0, r0, lsl #10		
andeq	pc, r0, sp, lsl #21		
tstvs	r1, r5, lsl #24		
streq	r0, [r0, #-258]	; 0xfffffefe	
smmlsreq	r0, r2, r1, r0		
vhadd.u8	d0, d5, d1		
rsceq	r4, r1, r1, lsl #16		
mvnseq	r0, r0, lsl #10		
muleq	r0, r1, r3		
bllt	7fdd4 <SLCRL2cRamConfig+0x5fbd2>		
streq	r0, [r0, #-248]	; 0xffffff08	
bvc	ff5c2dac <LRemap+0x15c2d9d>		
blx	1425cc <__undef_stack+0x28d2c>		
addseq	ip, sp, r1, lsl #4		
mvnseq	r0, r0, lsl #10		
andeq	r0, r1, ip, asr #31		
strcc	pc, [r1], -r5, lsl #30		
streq	r0, [r0, #-144]	; 0xffffff70	
cdphi	2, 9, cr0, cr3, cr0, {4}		
andhi	r0, r5, #0		
adcseq	r7, r0, r2, lsl #16		
addeq	r0, r4, #0, 10		
		; <UNDEFINED> instruction	 0x000105b6
stmdbhi	r2, {r0, r2, r8, sl, pc}		
streq	r0, [r0, #-145]	; 0xffffff6f	
sfmgt	f0, 4, [r9], #552	; 0x228	
blhi	142604 <__undef_stack+0x28d64>		
rscseq	r6, r0, r2, lsl #24		
addeq	r0, sp, #0, 10		
andeq	lr, r0, r6, asr #11		
stmda	r2, {r0, r2, r9, sl, fp, pc}		
streq	r0, [r0, #-273]	; 0xfffffeef	
svcgt	0x003f0290		
mrsls	r0, (UNDEF	 5)	
sbceq	r0, fp, r2, lsl #16		
addseq	r0, r2, #0, 10		
andeq	sl, r0, lr, ror #11		
andmi	r9, r2, r5, lsl #6		
streq	r0, [r0, #-227]	; 0xffffff1d	
lfmvc	f0, 4, [r0, #596]!	; 0x254	
strls	r0, [r5], -r0		
tsteq	r7, r2, lsl #30		
addseq	r0, r7, #0, 10		
muleq	r0, sp, r2		
stmdacc	r2, {r0, r2, fp, ip, pc}		
streq	r0, [r0, #-213]	; 0xffffff2b	
rsbsls	r0, r4, #-1610612727	; 0xa0000009	
blls	142658 <__undef_stack+0x28db8>		
rsceq	r4, r4, r2, lsl #12		
adceq	r0, r0, #0, 10		
andeq	fp, r0, r7, asr #13		
strvs	sl, [r2, -r5, lsl #2]		
streq	r0, [r0, #-232]	; 0xffffff18	
bls	4030fc <__undef_stack+0x2e985c>		
strge	r0, [r5, #-0]		
rsbseq	r2, r1, r2, lsl #20		
adceq	r0, r7, #0, 10		
andeq	r9, r0, r0, lsr lr		
strls	sl, [r2], #-2053	; 0xfffff7fb	
streq	r0, [r0, #-108]	; 0xffffff94	
sfmge	f0, 4, [sp, #-684]	; 0xfffffd54	
stcge	0, cr0, [r5], {-0}		
sbceq	r1, r4, r2, lsl #16		
adceq	r0, sp, #0, 10		
andeq	r7, r0, r6, lsl pc		
tst	r2, r5, lsl #28		
streq	r0, [r0, #-218]	; 0xffffff26	
		; <UNDEFINED> instruction	 0x109302b0
tstlt	r5, r1		
sbceq	sl, r7, r2, lsl #28		
adcseq	r0, r2, #0, 10		
andeq	ip, r0, r0, ror #5		
cdp2	4, 0, cr11, cr2, cr5, {0}		
streq	r0, [r0, #-220]	; 0xffffff24	
lfmvc	f0, 4, [r6], #724	; 0x2d4	
strlt	r0, [r5], -r0		
rsbeq	lr, pc, r2, lsl #10		
adcseq	r0, r8, #0, 10		
andeq	r0, r1, r5, asr r5		
stmdahi	r2, {r0, r2, r8, fp, ip, sp, pc}		
streq	r0, [r0, #-270]	; 0xfffffef2	
bhi	fe9431c8 <LRemap+0x9431b9>		
bllt	1426e4 <__undef_stack+0x28e44>		
adceq	lr, r2, r2, lsl #8		
adcseq	r0, lr, #0, 10		
ldrdeq	sl, [r0], -r9		
stceq	15, cr11, [r2, #-20]	; 0xffffffec	
streq	r0, [r0, #-215]	; 0xffffff29	
strhi	r0, [r6], -r0, asr #5		
mrsgt	r0, (UNDEF	 5)	
adcseq	r3, r7, r2, lsl #22		
sbceq	r0, r2, #0, 10		
andeq	ip, r0, fp, asr r1		
blmi	b3324 <SLCRL2cRamConfig+0x93122>		
streq	r0, [r0, #-234]	; 0xffffff16	
svcvs	0x003802c5		
strgt	r0, [r5], -r0		
addseq	ip, sl, r2, lsl #18		
sbceq	r0, r7, #0, 10		
strdeq	r9, [r0], -r9	; <UNPREDICTABLE>	
movwcc	ip, #10501	; 0x2905	
streq	r0, [r0, #-172]	; 0xffffff54	
strbge	r0, [lr], #714	; 0x2ca	
blgt	142738 <__undef_stack+0x28e98>		
tsteq	r2, r2, lsl #20		
sbceq	r0, lr, #0, 10		
andeq	sl, r0, pc, lsl r8		
andls	sp, r2, r5		
streq	r0, [r0, #-157]	; 0xffffff63	
ldrgt	r0, [sl, #721]!	; 0x2d1	
strle	r0, [r5, -r0]		
adcseq	r2, fp, r2, lsl #26		
sbcseq	r0, r8, #0, 10		
andeq	fp, r0, lr, ror #17		
strvc	sp, [r2], -r5, lsl #20		
streq	r0, [r0, #-201]	; 0xffffff37	
lfmge	f0, 4, [r3], {219}	; 0xdb	
cdple	0, 0, cr0, cr5, cr0, {0}		
adceq	r2, r6, r2, lsl #10		
sbcseq	r0, pc, #0, 10		
muleq	r0, lr, r7		
stcvc	0, cr14, [r2], {5}		
streq	r0, [r0, #-178]	; 0xffffff4e	
svcle	0x00b802e1		
str	r0, [r5, -r0]		
tsteq	r8, r2, lsl #30		
rsceq	r0, r8, #0, 10		
		; <UNDEFINED> instruction	 0x000097b2
stmdble	r2, {r0, r2, r9, fp, sp, lr, pc}		
streq	r0, [r0, #-192]	; 0xffffff40	
		; <UNDEFINED> instruction	 0xffcc02eb
stc	0, cr0, [r5, #-0]		
addseq	pc, r6, r2, lsl #4		
rsceq	r0, pc, #0, 10		
andeq	sp, r0, fp, asr lr		
strle	pc, [r2, #-261]	; 0xfffffefb	
streq	r0, [r0, #-187]	; 0xffffff45	
subls	r0, fp, #132, 8	; 0x84000000	
strhi	r0, [r5, #-0]		
rsbseq	r0, fp, r4, lsl #28		
streq	r0, [r6], #1280	; 0x500	
andeq	r8, r0, r4, asr ip		
andcs	r8, r4, #1310720	; 0x140000	
streq	r0, [r0, #-229]	; 0xffffff1b	
ldrbteq	r0, [r4], r8, lsl #9		
stmdbhi	r5, {r0}		
sbceq	r2, r7, r4, lsl #8		
streq	r0, [sl], #1280	; 0x500	
andeq	r1, r1, fp, asr #1		
str	r8, [r4], -r5, lsl #26		
streq	r0, [r0, #-133]	; 0xffffff7b	
stmibls	pc!, {r1, r2, r3, r7, sl}	; <UNPREDICTABLE>	
svchi	0x00050000		
addseq	r6, r0, r4, lsl #20		
ldreq	r0, [r0], #1280	; 0x500	
andeq	ip, r0, ip, lsl #2		
bcs	126c20 <__undef_stack+0xd380>		
streq	r0, [r0, #-139]	; 0xffffff75	
		; <UNDEFINED> instruction	 0xf8520492
movwls	r0, #20480	; 0x5000	
adcseq	sl, r3, r4, lsl #24		
ldreq	r0, [r4], #1280	; 0x500	
ldrdeq	r7, [r0], -r1		
		; <UNDEFINED> instruction	 0xff049505
streq	r0, [r0, #-241]	; 0xffffff0f	
		; <UNDEFINED> instruction	 0xa6540496
strls	r0, [r5, -r0]		
rsbeq	sl, r8, r4, lsl #2		
ldreq	r0, [sl], #1280	; 0x500	
andeq	r9, r0, sl, asr #22		
stceq	11, cr9, [r4], {5}		
streq	r0, [r0, #-190]	; 0xffffff42	
cfstrdls	mvd0, [r3], #624	; 0x270	
stcls	0, cr0, [r5, #-0]		
rsceq	sl, r7, r4		
ldreq	r0, [lr], #1280	; 0x500	
muleq	r0, r1, r5		
movwle	r9, #20229	; 0x4f05	
streq	r0, [r0, #-105]	; 0xffffff97	
blle	ffac3ae8 <LRemap+0x1ac3ad9>		
mrsge	r0, (UNDEF	 5)	
sbcseq	r8, lr, r4, lsl #22		
strteq	r0, [r2], #1280	; 0x500	
strdeq	r1, [r1], -r6		
stmdb	r4, {r0, r2, r8, r9, sp, pc}		
streq	r0, [r0, #-230]	; 0xffffff1a	
vshl.s64	d0, d20, d18		
strge	r0, [r5, #-0]		
addseq	ip, ip, r4, lsl #2		
strteq	r0, [r6], #1280	; 0x500	
andeq	sp, r0, fp, asr #11		
b	12c4ac <__undef_stack+0x12c0c>		
streq	r0, [r0, #-103]	; 0xffffff99	
mvnslt	r0, r8, lsr #9		
stmdbge	r5, {}	; <UNPREDICTABLE>	
rsceq	lr, sp, r4		
strteq	r0, [sl], #1280	; 0x500	
strdeq	lr, [r0], -fp		
stmdbcc	r4, {r0, r2, r8, r9, fp, sp, pc}		
streq	r0, [r0, #-136]	; 0xffffff78	
stmdage	pc, {r2, r3, r5, r7, sl}^	; <UNPREDICTABLE>	
stcge	0, cr0, [r5, #-0]		
rsbseq	r0, r7, r4, lsl #12		
strteq	r0, [lr], #1280	; 0x500	
andeq	sp, r0, r9, asr #5		
blvc	12e4e4 <__undef_stack+0x14c44>		
streq	r0, [r0, #-172]	; 0xffffff54	
movtle	r0, #46256	; 0xb4b0	
mrslt	r0, (UNDEF	 5)	
adcseq	r3, r5, r4, lsl #26		
ldrteq	r0, [r4], #1280	; 0x500	
andeq	r8, r0, r5, asr r6		
cfstr32ne	mvfx11, [r4], {5}		
streq	r0, [r0, #-186]	; 0xffffff46	
ldmdbge	r1!, {r1, r2, r4, r5, r7, sl}^		
strlt	r0, [r5, -r0]		
adceq	r3, sl, r4, lsl #16		
ldrteq	r0, [r8], #1280	; 0x500	
andeq	lr, r0, r2, lsr sl		
svccs	0x0004b905		
streq	r0, [r0, #-246]	; 0xffffff0a	
cfldrdlt	mvd0, [r8, #744]	; 0x2e8	
bllt	142914 <__undef_stack+0x29074>		
addeq	r2, lr, r4, lsl #20		
ldrteq	r0, [ip], #1280	; 0x500	
strdeq	r1, [r1], -sl		
strne	fp, [r4, #-3333]	; 0xfffff2fb	
streq	r0, [r0, #-141]	; 0xffffff73	
bicge	r0, pc, #-1107296256	; 0xbe000000	
svclt	0x00050000		
rsbseq	r2, r4, r4, lsl #30		
strbeq	r0, [r0], #1280	; 0x500	
andeq	sp, r0, r5, lsl #8		
strvc	ip, [r4], #-261	; 0xfffffefb	
streq	r0, [r0, #-252]	; 0xffffff04	
bicsne	r0, ip, #-1040187392	; 0xc2000000	
movwgt	r0, #20481	; 0x5001	
sbcseq	pc, r0, r4, lsl #18		
strbeq	r0, [r6], #1280	; 0x500	
andeq	r9, r0, r0, asr #16		
stmdbcc	r4, {r0, r2, r8, r9, sl, lr, pc}		
streq	r0, [r0, #-197]	; 0xffffff3b	
orrgt	r0, r6, r8, asr #9		
streq	r0, [r0], #-0		
movwcc	r0, #20480	; 0x5000	
andeq	pc, r0, lr, lsl #26		
ldmibeq	sp!, {r0, r2, r9, lr}^		
movwmi	r0, #20481	; 0x5001	
muleq	r0, sp, sp		
ldrbvs	r4, [r2, -r5, lsl #12]!		
cdpmi	0, 0, cr0, cr5, cr0, {0}		
andeq	lr, r0, r7, asr r9		
stc2	3, cr5, [ip, #20]!		
strpl	r0, [r5], #-0		
andeq	r9, r0, lr, lsr #5		
stmdavs	r7!, {r0, r2, r9, sl, ip, lr}^		
strpl	r0, [r5, -r0]		
		; <UNDEFINED> instruction	 0x00010db2
stmibge	r8!, {r0, r2, r8, r9, fp, ip, lr}^		
andvs	r0, r5, r0		
andeq	r6, r0, r4, lsr #10		
stchi	11, cr6, [r2], #-20	; 0xffffffec	
cdpvs	0, 0, cr0, cr5, cr0, {0}		
andeq	sl, r0, r7, lsr #21		
ldrhi	r7, [r5, r5, lsl #2]		
strvc	r0, [r5, #-0]		
andeq	r8, r0, r1, asr r1		
ldmhi	r2!, {r0, r2, r8, sl, fp, ip, sp, lr}^		
strhi	r0, [r5, #-0]		
rscseq	lr, r5, r1, lsl #2		
orreq	r0, sl, r0, lsl #10		
muleq	r0, r9, pc	; <UNPREDICTABLE>	
bvs	669f0 <SLCRL2cRamConfig+0x467ee>		
streq	r0, [r0, #-113]	; 0xffffff8f	
stflts	f0, [ip, #612]	; 0x264	
cdpls	0, 0, cr0, cr5, cr0, {0}		
sbceq	r0, lr, r1, lsl #14		
andeq	r0, r4, r0		
tsteq	r2, r0, lsl #10		
streq	r0, [r0, #-190]	; 0xffffff42	
sbcseq	pc, sp, r5, asr #14		
beq	1183e00 <__undef_stack+0x106a560>		
streq	r0, [r0, #-164]	; 0xffffff5c	
sbceq	sp, r1, r9, asr #30		
		; <UNDEFINED> instruction	 0xff4a0500
streq	r0, [r0, #-132]	; 0xffffff7c	
rsbseq	r5, lr, fp, asr #6		
movtmi	r0, #50432	; 0xc500	
streq	r0, [r0, #-245]	; 0xffffff0b	
tsteq	r3, sp, asr #10		
cdpge	5, 4, cr0, cr14, cr0, {0}		
streq	r0, [r0, #-164]	; 0xffffff5c	
addeq	pc, r4, pc, asr #14		
svcvc	0x00500500		
streq	r0, [r0, #-220]	; 0xffffff24	
tsteq	fp, r1, ror #2		
cfstr64pl	mvdx0, [r3, #-0]		
streq	r0, [r0, #-270]	; 0xfffffef2	
addseq	r4, sl, r4, ror #20		
cmnvc	r5, r0, lsl #10		
streq	r0, [r0, #-130]	; 0xffffff7e	
rsbeq	r4, sp, r6, ror #8		
cmnle	r7, #0, 10		
streq	r0, [r0, #-241]	; 0xffffff0f	
rsbseq	r3, fp, r8, ror #30		
strbthi	r0, [r9], #-1280	; 0xfffffb00	
streq	r0, [r0, #-271]	; 0xfffffef1	
tsteq	r4, sl, ror #18		
cdp2	5, 6, cr0, cr11, cr0, {0}		
streq	r0, [r0, #-156]	; 0xffffff64	
addeq	lr, r9, ip, ror #8		
cmnvs	sp, r0, lsl #10		
streq	r0, [r0, #-241]	; 0xffffff0f	
rsceq	r3, r7, r1, ror r1		
rsbsgt	r0, ip, r0, lsl #10		
streq	r0, [r0, #-274]	; 0xfffffeee	
rsbeq	r7, fp, pc, ror r0		
orrseq	r0, r0, r0, lsl #10		
andeq	sl, r0, r5, ror #7		
movwne	r9, #4357	; 0x1105	
andeq	r0, r0, pc, lsr #1		
streq	r0, [r0, #-4]		
sbceq	r0, sl, r8, lsl #14		
andls	r0, pc, r0, lsl #10		
streq	r0, [r0, #-28]	; 0xffffffe4	
eoreq	ip, sl, r0, lsl r8		
andeq	r0, r4, r0		
ldrbpl	r0, [lr, -r0, lsl #10]!		
streq	r0, [r0, #-139]	; 0xffffff75	
ldrbhi	r0, [r1], #385	; 0x181	
strhi	r0, [r5], #-0		
adceq	sp, lr, r1, lsl #28		
orreq	r0, r7, r0, lsl #10		
andeq	r7, r0, r7, lsr r0		
andeq	r0, r0, r0, lsl #8		
strbne	r1, [r7], #-3845	; 0xfffff0fb	
andcs	r0, r5, r1		
andeq	r6, r0, r1, lsl #12		
cdpcs	2, 13, cr2, cr13, cr6, {0}		
svccs	0x00050000		
andeq	sl, r0, r4, ror sl		
and	r3, r1, r5		
mrscc	r0, (UNDEF	 5)	
muleq	r0, r9, r5		
blls	ff50f710 <LRemap+0x150f701>		
strcc	r0, [r5, #-0]		
ldrdeq	r9, [r0], -r2		
tstge	ip, r5, lsl #16		
blvs	142b0c <__undef_stack+0x2926c>		
ldrdeq	r2, [r0], -r0		
ldrbvc	r6, [pc, #-3589]!	; 1d0f <CRValMmuCac+0xd0a>	
mrsvc	r0, (UNDEF	 5)	
ldrdeq	pc, [r0], -r4		
stmdbeq	r3!, {r0, r2, sl, ip, sp, lr}		
streq	r0, [r0], #-1		
andeq	r0, r5, #0		
andeq	r7, r0, ip, lsl r1		
cfstr64vc	mvdx0, [r4, #-20]	; 0xffffffec	
bleq	142b34 <__undef_stack+0x29294>		
strdeq	r9, [r0], -r0		
andeq	r0, r0, r0, lsl #8		
ldrvc	r3, [ip, -r5, lsl #16]!		
strmi	r0, [r5], -r0		
andeq	r8, r0, sp, asr #29		
bvs	ffed4760 <LRemap+0x1ed4751>		
bmi	142b50 <__undef_stack+0x292b0>		
		; <UNDEFINED> instruction	 0x000109b6
adcs	r4, sl, #5120	; 0x1400	
stcmi	0, cr0, [r5], {-0}		
muleq	r1, sp, r2		
ldrt	r4, [r6], #3333	; 0xd05	
cdpmi	0, 0, cr0, cr5, cr0, {0}		
andeq	fp, r0, r7, asr lr		
svc	0x00454f05		
andpl	r0, r5, r0		
andeq	r7, r0, fp, ror #15		
		; <UNDEFINED> instruction	 0xf9815105
andpl	r0, r5, #0		
strdeq	r7, [r0], -pc	; <UNPREDICTABLE>	
stclge	3, cr5, [sl], #20		
strpl	r0, [r5], #-0		
ldrdeq	fp, [r0], -r9		
ldrgt	r5, [r6, #1285]	; 0x505	
strpl	r0, [r5], -r0		
andeq	fp, r0, lr, ror r3		
strbls	r5, [r7, r5, lsl #14]!		
stmdapl	r5, {}	; <UNPREDICTABLE>	
		; <UNDEFINED> instruction	 0x0000cdb9
ldrbgt	r5, [r1, #-2309]!	; 0xfffff6fb	
bpl	142bb0 <__undef_stack+0x29310>		
andeq	r7, r0, r0, ror r0		
str	r5, [ip, -r5, lsl #22]		
stcpl	0, cr0, [r5], {-0}		
andeq	r7, r0, r5, asr #4		
ldrbge	r5, [r2, r5, lsl #26]		
cdppl	0, 0, cr0, cr5, cr0, {0}		
andeq	r9, r0, r2, lsr sp		
poplt	{r0, r2, r8, r9, sl, fp, ip, lr}		
andvs	r0, r5, r0		
andeq	sl, r0, r0, lsr r2		
svcvs	0x006f6105		
andvs	r0, r5, #0		
andeq	r9, r0, fp, ror #19		
stmible	pc!, {r0, r2, r8, r9, sp, lr}	; <UNPREDICTABLE>	
strvs	r0, [r5], #-0		
		; <UNDEFINED> instruction	 0x0000afbc
ldrvs	r6, [r2], -r5, lsl #10		
strvs	r0, [r5], -r0		
andeq	r9, r0, r6, ror pc		
ldrvc	r6, [sl, #1797]!	; 0x705	
stmdavs	r5, {}	; <UNPREDICTABLE>	
strdeq	sp, [r0], -sp	; <UNPREDICTABLE>	
bgt	febdd020 <LRemap+0xbdd011>		
bvs	142c10 <__undef_stack+0x29370>		
andeq	ip, r0, r5, lsr #9		
fstmdbxlt	r2!, {d22-d23}	;@ Deprecated	
stcvs	0, cr0, [r5], {-0}		
andeq	r1, r1, r7, asr #10		
cdpeq	13, 11, cr6, cr11, cr5, {0}		
cdpvs	0, 0, cr0, cr5, cr1, {0}		
andeq	r0, r1, r6, lsr #14		
ldflse	f7, [r8, #-20]	; 0xffffffec	
andvc	r0, r5, #0		
andeq	r9, r0, sl, ror r7		
svceq	0x00697c05		
stcvc	0, cr0, [r5, #-4]		
andeq	r6, r0, ip, ror #19		
cdp2	14, 14, cr7, cr2, cr5, {0}		
mrshi	r0, (UNDEF	 5)	
sbcseq	ip, r3, r1, lsl #8		
orreq	r0, r2, r0, lsl #10		
muleq	r0, sp, r5		
andmi	r8, r1, r5, lsl #6		
streq	r0, [r0, #-176]	; 0xffffff50	
stc2	1, cr0, [r1, #-528]!	; 0xfffffdf0	
strhi	r0, [r5, #-0]		
rsbseq	r6, r3, r1, lsl #20		
orreq	r0, r8, r0, lsl #10		
andeq	ip, r0, r7, ror #27		
strpl	r8, [r1, #-2309]	; 0xfffff6fb	
streq	r0, [r0, #-162]	; 0xffffff5e	
blle	fe6832a8 <LRemap+0x683299>		
blhi	142c84 <__undef_stack+0x293e4>		
tsteq	r9, r1, lsl #26		
orreq	r0, pc, r0, lsl #10		
strdeq	sp, [r0], -ip		
strlt	r9, [r1], #-517	; 0xfffffdfb	
streq	r0, [r0, #-227]	; 0xffffff1d	
stflte	f0, [pc], {154}	; 0x9a	
blls	142ca0 <__undef_stack+0x29400>		
rscseq	pc, r4, r1, lsl #8		
orrseq	r0, ip, r0, lsl #10		
andeq	ip, r0, sl, lsr r2		
tstvc	r1, r5, lsl #26		
streq	r0, [r0, #-164]	; 0xffffff5c	
stfvss	f0, [ip], {158}	; 0x9e	
svcls	0x00050000		
adcseq	r8, r1, r1, lsl #28		
lsleq	r0, r0, #10		
andeq	sp, r0, r1, ror #25		
movwcc	sl, #4357	; 0x1105	
streq	r0, [r0, #-130]	; 0xffffff7e	
andslt	r0, r3, r2, lsr #3		
movwge	r0, #20480	; 0x5000	
adcseq	pc, lr, r1, lsl #30		
		; <UNDEFINED> instruction	 0x01a40500
andeq	r8, r0, r8, lsr #14		
stmdbmi	r1, {r0, r2, r8, sl, sp, pc}		
streq	r0, [r0, #-237]	; 0xffffff13	
bleq	fe103388 <LRemap+0x103379>		
strge	r0, [r5, -r1]		
addeq	lr, sl, r1, lsl #12		
		; <UNDEFINED> instruction	 0x01a80500
andeq	sp, r0, r0, asr sl		
strpl	sl, [r1, #-2309]	; 0xfffff6fb	
streq	r0, [r0, #-151]	; 0xffffff69	
ldfeqe	f0, [r5, #-680]!	; 0xfffffd58	
blge	142d14 <__undef_stack+0x29474>		
adcseq	r2, r6, r1, lsl #6		
		; <UNDEFINED> instruction	 0x01ac0500
andeq	r0, r1, r2, lsl #14		
cdpne	13, 0, cr10, cr1, cr5, {0}		
streq	r0, [r0, #-183]	; 0xffffff49	
cmn	r7, #-2147483605	; 0x8000002b	
svcge	0x00050000		
tsteq	fp, r1, lsl #6		
lslseq	r0, r0, #10		
andeq	ip, r0, sp, asr r3		
strmi	fp, [r1, #-261]	; 0xfffffefb	
streq	r0, [r0, #-107]	; 0xffffff95	
orrsge	r0, r0, #-2147483604	; 0x8000002c	
movwlt	r0, #20480	; 0x5000	
rsbeq	r3, sl, r1, lsl #18		
		; <UNDEFINED> instruction	 0x01b40500
andeq	ip, r0, ip, lsl #15		
beq	7016c <SLCRL2cRamConfig+0x4ff6a>		
streq	r0, [r0, #-162]	; 0xffffff5e	
stmdahi	r8!, {r1, r2, r4, r5, r7, r8}^		
strlt	r0, [r5, -r0]		
rsceq	r2, r8, r1, lsl #6		
		; <UNDEFINED> instruction	 0x01b80500
		; <UNDEFINED> instruction	 0x0000dabd
movwvs	fp, #6405	; 0x1905	
streq	r0, [r0, #-147]	; 0xffffff6d	
ldrvc	r0, [r2], #-442	; 0xfffffe46	
bllt	142d80 <__undef_stack+0x294e0>		
rsbseq	lr, pc, r1		
		; <UNDEFINED> instruction	 0x01bc0500
andeq	fp, r0, r5, ror #12		
stmdacc	r1, {r0, r2, r8, sl, fp, ip, sp, pc}		
streq	r0, [r0, #-273]	; 0xfffffeef	
stmdagt	r4, {r1, r2, r3, r4, r5, r7, r8}		
svclt	0x00050000		
sbcseq	lr, r2, r1, lsl #2		
biceq	r0, r0, r0, lsl #10		
andeq	r9, r0, lr, ror lr		
andvc	ip, r1, #1073741825	; 0x40000001	
streq	r0, [r0, #-125]	; 0xffffff83	
ble	cc34bc <__undef_stack+0xba9c1c>		
movwgt	r0, #20480	; 0x5000	
rsceq	r0, lr, r1, lsl #30		
biceq	r0, r4, r0, lsl #10		
andeq	r8, r0, lr, ror #7		
blcc	741dc <SLCRL2cRamConfig+0x53fda>		
streq	r0, [r0, #-198]	; 0xffffff3a	
smlawteq	r4, r6, r1, r0		
strgt	r0, [r5, -r1]		
sbceq	r8, ip, r1, lsl #12		
biceq	r0, sl, r0, lsl #10		
andeq	lr, r0, ip, lsl r6		
tsthi	r1, r5, lsl #22		
streq	r0, [r0, #-251]	; 0xffffff05	
teqlt	r9, #204, 2	; 0x33	
stcgt	0, cr0, [r5, #-0]		
tsteq	r1, r1, lsl #20		
biceq	r0, lr, r0, lsl #10		
andeq	r0, r1, pc, lsl #22		
strne	ip, [r1, -r5, lsl #30]		
streq	r0, [r0, #-104]	; 0xffffff98	
stmdblt	r8!, {r4, r6, r7, r8}		
mrsle	r0, (UNDEF	 5)	
rsceq	fp, r0, r1, lsl #28		
bicseq	r0, r2, r0, lsl #10		
		; <UNDEFINED> instruction	 0x000107b8
stc2	3, cr13, [r1, #-20]	; 0xffffffec	
streq	r0, [r0, #-145]	; 0xffffff6f	
bhi	fe403574 <LRemap+0x403565>		
strle	r0, [r5, #-0]		
rsbseq	r5, r3, r1, lsl #10		
bicseq	r0, r6, r0, lsl #10		
andeq	ip, r0, r8, asr #6		
strcc	sp, [r1, #-1797]	; 0xfffff8fb	
streq	r0, [r0, #-202]	; 0xffffff36	
ldmvs	r4!, {r3, r4, r6, r7, r8}^		
stmdble	r5, {}	; <UNPREDICTABLE>	
adcseq	r5, sl, r1		
bicseq	r0, sl, r0, lsl #10		
andeq	r6, r0, r1, lsr sp		
andpl	sp, r1, r5, lsl #22		
streq	r0, [r0, #-147]	; 0xffffff6d	
ldrd	r0, [ip], ip	; <UNPREDICTABLE>	
stcle	0, cr0, [r5, #-0]		
rsbeq	fp, lr, r1, lsl #18		
bicseq	r0, lr, r0, lsl #10		
andeq	sp, r0, r8, asr #28		
andls	sp, r1, r5, lsl #30		
streq	r0, [r0, #-228]	; 0xffffff1c	
		; <UNDEFINED> instruction	 0xf77901e0
mrs	r0, (UNDEF	 5)	
rscseq	r1, r5, r1, lsl #4		
mvneq	r0, r0, lsl #10		
andeq	lr, r0, fp, asr #10		
strcc	lr, [r1, -r5, lsl #6]		
streq	r0, [r0, #-274]	; 0xfffffeee	
svcls	0x004901e4		
str	r0, [r5, #-0]		
addeq	r7, fp, r1, lsl #26		
mvneq	r0, r0, lsl #10		
andeq	r8, r0, r4, ror #9		
svccc	0x0001e705		
streq	r0, [r0, #-203]	; 0xffffff35	
ldrvs	r0, [sl, -r8, ror #3]!		
stmdb	r5, {}	; <UNPREDICTABLE>	
adcseq	r6, r9, r1, lsl #8		
mvneq	r0, r0, lsl #10		
		; <UNDEFINED> instruction	 0x000079be
vstrvs	d14, [r1, #-20]	; 0xffffffec	
streq	r0, [r0, #-143]	; 0xffffff71	
stfhis	f0, [lr, #944]!	; 0x3b0	
stc	0, cr0, [r5, #-0]		
rsbseq	ip, r6, r1, lsl #28		
mvneq	r0, r0, lsl #10		
andeq	r9, r0, fp, lsl #16		
strls	lr, [r1], -r5, lsl #30		
streq	r0, [r0, #-223]	; 0xffffff21	
streq	r0, [sp, #496]	; 0x1f0	
		; <UNDEFINED> instruction	 0xf1050001
adceq	r1, r5, r1, lsl #28		
mvnseq	r0, r0, lsl #10		
andeq	r9, r0, r4, asr r1		
andpl	pc, r1, #335544320	; 0x14000000	
streq	r0, [r0, #-226]	; 0xffffff1e	
		; <UNDEFINED> instruction	 0x762301f4
		; <UNDEFINED> instruction	 0xf5050000
rsbeq	r5, ip, r1, lsl #30		
mvnseq	r0, r0, lsl #10		
andeq	r8, r0, sl, ror #22		
svcle	0x0001f705		
streq	r0, [r0, #-235]	; 0xffffff15	
svcgt	0x00cb01f8		
		; <UNDEFINED> instruction	 0xf9050000
adceq	r9, r5, r1, lsl #20		
mvnseq	r0, r0, lsl #10		
andeq	fp, r0, r1, asr ip		
andlt	pc, r1, r5, lsl #22		
streq	r0, [r0, #-241]	; 0xffffff0f	
strtlt	r0, [r3], #508	; 0x1fc	
stc2	0, cr0, [r5, #-0]		
tsteq	fp, r1, lsl #16		
mvnseq	r0, r0, lsl #10		
andeq	sp, r0, r4, lsr #10		
andeq	pc, r1, r5, lsl #30		
streq	r0, [r0, #-258]	; 0xfffffefe	
smlabblt	r3, r0, r2, r0		
mrshi	r0, (UNDEF	 5)	
rscseq	sl, r9, r2, lsl #8		
addeq	r0, r2, #0, 10		
andeq	lr, r0, fp, ror r4		
stcne	3, cr8, [r2, #-20]	; 0xffffffec	
streq	r0, [r0, #-133]	; 0xffffff7b	
ldrle	r0, [fp], #-644	; 0xfffffd7c	
strhi	r0, [r5, #-0]		
rsceq	lr, r0, r2, lsl #14		
addeq	r0, r8, #0, 10		
andeq	sp, r0, ip, asr #9		
stcmi	9, cr8, [r2], {5}		
streq	r0, [r0, #-112]	; 0xffffff90	
blhi	ffa439b8 <LRemap+0x1a439a9>		
blhi	142f94 <__undef_stack+0x296f4>		
sbceq	r9, sl, r2, lsl #18		
addeq	r0, ip, #0, 10		
muleq	r0, r4, ip		
stmdavs	r2, {r0, r2, r8, ip, pc}		
streq	r0, [r0, #-239]	; 0xffffff11	
strvs	r0, [r9, #658]!	; 0x292	
movwls	r0, #20480	; 0x5000	
addeq	r0, r7, r2, lsl #8		
addseq	r0, r4, #0, 10		
andeq	r0, r1, r6, lsl #15		
tstcc	r2, r5, lsl #10		
streq	r0, [r0, #-115]	; 0xffffff8d	
svcvs	0x00a90296		
strls	r0, [r5, -r0]		
rsceq	r7, ip, r2		
addseq	r0, r8, #0, 10		
andeq	fp, r0, r3, ror pc		
strvs	r9, [r2, #-2309]	; 0xfffff6fb	
streq	r0, [r0, #-217]	; 0xffffff27	
stmdavc	sp!, {r1, r3, r4, r7, r9}^		
blls	142fe8 <__undef_stack+0x29748>		
addeq	ip, r0, r2, lsl #18		
addseq	r0, ip, #0, 10		
andeq	ip, r0, r3, asr fp		
blt	aa40c <SLCRL2cRamConfig+0x8a20a>		
streq	r0, [r0, #-236]	; 0xffffff14	
lfmlt	f0, 2, [r2], #632	; 0x278	
svcls	0x00050000		
adceq	r8, r9, r2, lsl #30		
adceq	r0, r0, #0, 10		
andeq	r7, r0, lr, lsr #28		
stfged	f2, [r2], {5}		
streq	r0, [r0, #-222]	; 0xffffff22	
smultble	ip, r2, r2		
movwge	r0, #20480	; 0x5000	
tsteq	sl, r2, lsl #6		
adceq	r0, r4, #0, 10		
andeq	sl, r0, r3, ror #3		
blt	ac844 <SLCRL2cRamConfig+0x8c642>		
streq	r0, [r0, #-235]	; 0xffffff15	
cdp	2, 8, cr0, cr0, cr9, {5}		
bge	14303c <__undef_stack+0x2979c>		
rsbseq	r7, r4, r2, lsl #28		
adceq	r0, fp, #0, 10		
andeq	r7, r0, r6, ror r6		
strgt	sl, [r2], #-3077	; 0xfffff3fb	
streq	r0, [r0, #-203]	; 0xffffff35	
strbhi	r0, [r5, -sp, lsr #5]		
cdpge	0, 0, cr0, cr5, cr0, {0}		
rsceq	r1, ip, r2, lsl #8		
adceq	r0, pc, #0, 10		
andeq	ip, r0, r0, ror r4		
svcvs	0x0002b005		
streq	r0, [r0, #-134]	; 0xffffff7a	
strhlt	r0, [lr], #33	; 0x21	
andlt	r0, r5, #0		
rscseq	r4, r3, r2, lsl #16		
adcseq	r0, r4, #0, 10		
andeq	sl, r0, fp, lsl #17		
strlt	fp, [r2], #-1797	; 0xfffff8fb	
streq	r0, [r0, #-227]	; 0xffffff1d	
svcle	0x00e702be		
svclt	0x00050000		
tsteq	r2, r2, lsl #28		
andeq	r0, r4, r0		
tstne	r2, #0, 10		
streq	r0, [r0, #-259]	; 0xfffffefd	
adceq	lr, pc, r3, lsl r1	; <UNPREDICTABLE>	
bvc	6044a8 <__undef_stack+0x4eac08>		
streq	r0, [r0, #-135]	; 0xffffff79	
rsbseq	sp, r9, fp, lsl r2		
cfmul32mi	mvfx0, mvfx12, mvfx0		
streq	r0, [r0, #-202]	; 0xffffff36	
sbceq	fp, r0, sp, lsl r2		
cfstr32vc	mvfx0, [r3, #-0]		
streq	r0, [r0, #-243]	; 0xffffff0d	
addseq	r2, r2, r4, lsr #20		
cfsh64le	mvdx0, mvdx5, #0		
streq	r0, [r0, #-190]	; 0xffffff42	
tsteq	r9, fp, lsr #14		
strtlt	r0, [lr], -r0, lsl #10		
streq	r0, [r0, #-116]	; 0xffffff8c	
addeq	sl, r9, pc, lsr #2		
ldrvc	r0, [r0, #-1280]!	; 0xfffffb00	
streq	r0, [r0, #-202]	; 0xffffff36	
sbcseq	ip, ip, r4, lsr r6		
ldmdale	r5!, {r8, sl}		
streq	r0, [r0, #-233]	; 0xffffff17	
rsbseq	r9, lr, r6, lsr r7		
svcmi	0x003c0500		
streq	r0, [r0, #-251]	; 0xffffff05	
rsceq	pc, fp, sp, lsr r2	; <UNPREDICTABLE>	
blt	f84508 <__undef_stack+0xe6ac68>		
streq	r0, [r0, #-129]	; 0xffffff7f	
adceq	ip, r6, r1, asr #24		
blvs	1084514 <__undef_stack+0xf6ac74>		
streq	r0, [r0, #-221]	; 0xffffff23	
adceq	r5, lr, r3, asr #30		
cfstr64vc	mvdx0, [r9, #-0]		
streq	r0, [r0, #-165]	; 0xffffff5b	
tsteq	r0, ip, asr #2		
strbeq	r0, [sp], #-1280	; 0xfffffb00	
streq	r0, [r0, #-201]	; 0xffffff37	
addseq	r4, r4, lr, asr #16		
cfstr64gt	mvdx0, [pc], {-0}		
streq	r0, [r0, #-106]	; 0xffffff96	
rsbseq	r3, r9, r0, asr fp		
cmpls	r1, r0, lsl #10		
streq	r0, [r0, #-139]	; 0xffffff75	
rsbseq	sp, r4, r2, asr r2		
subshi	r0, r3, #0, 10		
streq	r0, [r0, #-153]	; 0xffffff67	
rsceq	r8, r2, r4, asr lr		
mrrc2	5, 0, r0, r5, cr0		
streq	r0, [r0, #-251]	; 0xffffff05	
adcseq	sl, lr, fp, asr r7		
cmpge	ip, r0, lsl #10		
streq	r0, [r0, #-267]	; 0xfffffef5	
tsteq	r1, sp, asr r9		
		; <UNDEFINED> instruction	 0xf85e0500
streq	r0, [r0, #-228]	; 0xffffff1c	
rscseq	r4, ip, pc, asr fp		
svcvc	0x00600500		
streq	r0, [r0, #-128]	; 0xffffff80	
rscseq	sl, r7, r1, ror #6		
strbtge	r0, [r2], -r0, lsl #10		
streq	r0, [r0, #-176]	; 0xffffff50	
addseq	r9, fp, r3, ror #16		
cfstr64gt	mvdx0, [r4], #-0		
streq	r0, [r0, #-104]	; 0xffffff98	
tsteq	sl, fp, ror #4		
strbvc	r0, [ip, #-1280]!	; 0xfffffb00	
streq	r0, [r0, #-119]	; 0xffffff89	
sbcseq	r0, sl, r0, ror sl		
svcvc	0x00710500		
streq	r0, [r0, #-106]	; 0xffffff96	
rsceq	r4, r0, r5, ror r2		
cfldr64vs	mvdx0, [r6, #-0]		
streq	r0, [r0, #-218]	; 0xffffff26	
rsbseq	r4, r8, sl, ror r4		
cmnge	fp, r0, lsl #10		
streq	r0, [r0, #-244]	; 0xffffff0c	
tsteq	sp, pc, ror r0		
orreq	r0, r0, r0, lsl #10		
andeq	fp, r0, r0, lsr r2		
stmdb	r1, {r0, r2, sl, pc}		
streq	r0, [r0, #-115]	; 0xffffff8d	
suble	r0, r8, #1073741857	; 0x40000021	
stmdbhi	r5, {}	; <UNPREDICTABLE>	
addseq	r8, r0, r1, lsl #12		
orreq	r0, sl, r0, lsl #10		
		; <UNDEFINED> instruction	 0x0000d1b3
str	r8, [r1, #-3589]	; 0xfffff1fb	
streq	r0, [r0, #-110]	; 0xffffff92	
stc2	1, cr0, [r2], #572	; 0x23c	
movwls	r0, #20480	; 0x5000	
addeq	pc, r0, r1, lsl #16		
orrseq	r0, r4, r0, lsl #10		
strdeq	pc, [r0], -r8		
strne	r9, [r1], #-2053	; 0xfffff7fb	
streq	r0, [r0, #-258]	; 0xfffffefe	
		; <UNDEFINED> instruction	 0xf6f20199
stcls	0, cr0, [r5, #-0]		
tsteq	lr, r1, lsl #10		
orrseq	r0, lr, r0, lsl #10		
strdeq	r0, [r1], -r1		
movwge	sl, #4613	; 0x1205	
streq	r0, [r0, #-240]	; 0xffffff10	
adfvcdp	f0, f0, f3		
strge	r0, [r5, -r0]		
addseq	r0, r3, r1, lsl #14		
		; <UNDEFINED> instruction	 0x01a80500
andeq	sp, r0, r2, lsr #9		
stmdb	r1, {r0, r2, sl, fp, sp, pc}		
streq	r0, [r0, #-135]	; 0xffffff79	
blvc	ffb03908 <LRemap+0x1b038f9>		
mrslt	r0, (UNDEF	 5)	
adcseq	r6, r4, r1, lsl #24		
		; <UNDEFINED> instruction	 0x01b20500
andeq	pc, r0, r7, lsl #3		
stcne	3, cr11, [r1], {5}		
streq	r0, [r0, #-155]	; 0xffffff65	
sbcsls	r0, r9, #180, 2	; 0x2d	
stmdalt	r5, {}	; <UNPREDICTABLE>	
adcseq	r4, pc, r1, lsl #4		
		; <UNDEFINED> instruction	 0x01b90500
andeq	sp, r0, r3, lsl #6		
tstlt	r1, r5, lsl #26		
streq	r0, [r0, #-120]	; 0xffffff88	
stmdavc	lr, {r1, r2, r3, r4, r5, r7, r8}		
andgt	r0, r5, #0		
rsbseq	sp, r2, r1, lsl #4		
biceq	r0, r3, r0, lsl #10		
andeq	ip, r0, r2, lsr #31		
tstvc	r1, r5, lsl #14		
streq	r0, [r0, #-162]	; 0xffffff5e	
stmdagt	r2!, {r3, r6, r7, r8}		
stcgt	0, cr0, [r5], {-0}		
adcseq	r8, r8, r1, lsl #6		
biceq	r0, sp, r0, lsl #10		
andeq	pc, r0, r9, lsl #11		
strne	sp, [r1], #-773	; 0xfffffcfb	
streq	r0, [r0, #-233]	; 0xffffff17	
rsbsgt	r0, r2, #-2147483595	; 0x80000035	
strle	r0, [r5, -r0]		
rsbeq	r4, r7, r1, lsl #28		
bicseq	r0, r8, r0, lsl #10		
andeq	r0, r1, r4, asr #23		
stmdavs	r1, {r0, r2, r9, sl, fp, ip, lr, pc}		
streq	r0, [r0, #-265]	; 0xfffffef7	
blgt	fe843a5c <LRemap+0x843a4d>		
and	r0, r5, r0		
addeq	pc, fp, r1, lsl #30		
mvneq	r0, r0, lsl #10		
andeq	sp, r0, lr, lsr #11		
tstcc	r1, r5, lsl #18		
streq	r0, [r0, #-177]	; 0xffffff4f	
strle	r0, [sl, #490]	; 0x1ea	
bl	143300 <__undef_stack+0x29a60>		
rsbeq	r2, r8, r1, lsl #20		
mvneq	r0, r0, lsl #10		
andeq	lr, r0, pc, ror r6		
bge	7e724 <SLCRL2cRamConfig+0x5e522>		
streq	r0, [r0, #-230]	; 0xffffff1a	
ldrshteq	r0, [pc], -r3		
vst4.8	{d0-d3}, [r5], r1		
addeq	r8, ip, r1, lsl #12		
mvnseq	r0, r0, lsl #10		
andeq	pc, r0, r2, asr #30		
andge	pc, r1, r5, lsl #12		
streq	r0, [r0, #-214]	; 0xffffff2a	
teqlt	ip, #-1073741763	; 0xc000003d	
		; <UNDEFINED> instruction	 0xff050000
rscseq	sp, sp, r1, lsl #14		
addeq	r0, r2, #0, 10		
andeq	r8, r0, r1, rrx		
andcc	r8, r2, r5, lsl #6		
streq	r0, [r0, #-212]	; 0xffffff2c	
cdp2	2, 9, cr0, cr11, cr4, {4}		
strhi	r0, [r5, #-0]		
rsceq	pc, sl, r2, lsl #14		
addeq	r0, fp, #0, 10		
andeq	r7, r0, r6, asr #31		
stccc	12, cr8, [r2], {5}		
streq	r0, [r0, #-131]	; 0xffffff7d	
smlalbblt	r0, sp, sp, r2		
cdphi	0, 0, cr0, cr5, cr0, {0}		
rsbeq	r1, lr, r2, lsl #18		
addseq	r0, r4, #0, 10		
andeq	lr, r0, fp, rrx		
stccs	7, cr9, [r2], {5}		
streq	r0, [r0, #-201]	; 0xffffff37	
		; <UNDEFINED> instruction	 0xc19f0298
stmdbls	r5, {}	; <UNPREDICTABLE>	
addseq	r9, r5, r2, lsl #24		
addseq	r0, pc, #0, 10		
andeq	sl, r0, ip, lsl r3		
b	ab3b0 <SLCRL2cRamConfig+0x8b1ae>		
streq	r0, [r0, #-266]	; 0xfffffef6	
blx	ff743e28 <LRemap+0x1743e19>		
strge	r0, [r5, -r0]		
tsteq	r0, r2, lsl #12		
adceq	r0, sl, #0, 10		
andeq	pc, r0, r1, ror #12		
andgt	sl, r2, #5120	; 0x1400	
streq	r0, [r0, #-169]	; 0xffffff57	
beq	1b03e70 <__undef_stack+0x19ea5d0>		
andlt	r0, r5, #1		
rsceq	r8, fp, r2, lsl #12		
adcseq	r0, r3, #0, 10		
andeq	ip, r0, r3, lsl sl		
cfstrsge	mvf11, [r2, #-20]	; 0xffffffec	
streq	r0, [r0, #-163]	; 0xffffff5d	
ldmibeq	fp, {r1, r3, r4, r5, r7, r9}		
stclt	0, cr0, [r5, #-4]		
sbcseq	pc, r4, r2, lsl #4		
adcseq	r0, lr, #0, 10		
ldrdeq	sl, [r0], -r7		
bvs	b3004 <SLCRL2cRamConfig+0x92e02>		
streq	r0, [r0, #-109]	; 0xffffff93	
stmia	r1, {r6, r7, r9}^		
strgt	r0, [r5], -r0		
sbceq	lr, r5, r2, lsl #26		
sbceq	r0, r7, #0, 10		
andeq	sl, r0, r4, asr r1		
strvc	ip, [r2, #-2053]	; 0xfffff7fb	
streq	r0, [r0, #-223]	; 0xffffff21	
cmplt	r7, #-1879048180	; 0x9000000c	
svcgt	0x00050000		
sbcseq	r9, r1, r2, lsl #12		
sbcseq	r0, r2, #0, 10		
andeq	sp, r0, lr, asr #26		
tstcc	r2, r5, lsl #6		
streq	r0, [r0, #-275]	; 0xfffffeed	
usatgt	r0, #31, r4, asr #5		
strle	r0, [r5, #-0]		
addseq	ip, lr, r2, lsl #14		
sbcseq	r0, fp, #0, 10		
andeq	sp, r0, pc, lsr #5		
bllt	ba458 <SLCRL2cRamConfig+0x9a256>		
streq	r0, [r0, #-231]	; 0xffffff19	
ubfxge	r0, sp, #5, #30		
cdple	0, 0, cr0, cr5, cr0, {0}		
rscseq	sp, ip, r2, lsl #6		
rsceq	r0, r3, #0, 10		
muleq	r0, r6, lr		
stmdbgt	r2, {r0, r2, r9, sl, sp, lr, pc}		
streq	r0, [r0, #-178]	; 0xffffff4e	
strb	r0, [r6], r7, ror #5		
stmda	r5, {}	; <UNPREDICTABLE>	
rscseq	r2, r8, r2, lsl #18		
rsceq	r0, r9, #0, 10		
muleq	r0, r5, r9		
strvc	lr, [r2, #-2565]	; 0xfffff5fb	
streq	r0, [r0, #-161]	; 0xffffff5f	
teqgt	r8, fp, ror #5		
stc	0, cr0, [r5], {-0}		
adcseq	r3, r9, r2, lsl #22		
rsceq	r0, sp, #0, 10		
		; <UNDEFINED> instruction	 0x000069b3
strvs	lr, [r2], #-3589	; 0xfffff1fb	
streq	r0, [r0, #-181]	; 0xffffff4b	
and	r0, r6, #-268435442	; 0xf000000e	
		; <UNDEFINED> instruction	 0xf0050000
sbceq	ip, r9, r2, lsl #14		
rscseq	r0, r1, #0, 10		
strdeq	lr, [r0], -sp		
tstle	r2, r5, lsl #14		
streq	r0, [r0, #-113]	; 0xffffff8f	
		; <UNDEFINED> instruction	 0xf02502f8
		; <UNDEFINED> instruction	 0xf9050000
tsteq	r3, r2, lsl #4		
rscseq	r0, sl, #0, 10		
strdeq	ip, [r0], -r9		
stmdane	r2, {r0, r2, sl, fp, ip, sp, lr, pc}		
streq	r0, [r0, #-237]	; 0xffffff13	
strdeq	r0, [ip], sp		
cdp2	0, 0, cr0, cr5, cr1, {0}		
rsceq	r7, sp, r2, lsl #6		
rscseq	r0, pc, #0, 10		
andeq	lr, r0, r1, asr #27		
svcle	0x00038105		
streq	r0, [r0, #-268]	; 0xfffffef4	
ldrvc	r0, [sp, #-898]!	; 0xfffffc7e	
movwhi	r0, #20480	; 0x5000	
sbceq	r5, ip, r3, lsl #28		
orreq	r0, r4, #0, 10		
andeq	fp, r0, r7, lsr #28		
blcs	e5d1c <SLCRL2cRamConfig+0xc5b1a>		
streq	r0, [r0, #-225]	; 0xffffff1f	
blx	fe704346 <LRemap+0x704337>		
cdphi	0, 0, cr0, cr5, cr0, {0}		
adcseq	r1, sp, r3, lsl #22		
orreq	r0, pc, #0, 10		
ldrdeq	pc, [r0], -r8		
stcmi	0, cr9, [r3], {5}		
streq	r0, [r0, #-201]	; 0xffffff37	
		; <UNDEFINED> instruction	 0x86c40391
strls	r0, [r5, -r0]		
addeq	r6, lr, r3		
orrseq	r0, r8, #0, 10		
andeq	ip, r0, ip, lsl ip		
strpl	r9, [r3, #-2309]	; 0xfffff6fb	
streq	r0, [r0, #-163]	; 0xffffff5d	
		; <UNDEFINED> instruction	 0xd078039a
blls	14354c <__undef_stack+0x29cac>		
rscseq	pc, r3, r3, lsl #22		
		; <UNDEFINED> instruction	 0x03a10500
strdeq	r7, [r0], -sl		
str	sl, [r3, #-1029]	; 0xfffffbfb	
streq	r0, [r0, #-125]	; 0xffffff83	
smulwbge	r4, r5, r3		
strge	r0, [r5], -r0		
rsbeq	pc, sp, r3, lsl #12		
		; <UNDEFINED> instruction	 0x03ac0500
andeq	r7, r0, sp, lsl #19		
cdpge	13, 0, cr10, cr3, cr5, {0}		
streq	r0, [r0, #-165]	; 0xffffff5b	
svcvs	0x001603ae		
strlt	r0, [r5], #-0		
rsceq	r9, r3, r3, lsl #16		
		; <UNDEFINED> instruction	 0x03b70500
andeq	lr, r0, r6, lsr r2		
stcvs	8, cr11, [r3], {5}		
streq	r0, [r0, #-138]	; 0xffffff76	
stmdbvc	r9!, {r0, r3, r4, r5, r7, r8, r9}^		
svclt	0x00050000		
tsteq	pc, r3, lsl #14		
biceq	r0, r0, #0, 10		
muleq	r0, pc, r8	; <UNPREDICTABLE>	
blne	f39c4 <SLCRL2cRamConfig+0xd37c2>		
ldrdeq	r0, [r0], -fp		
streq	r0, [r0, #-4]		
tsteq	r7, sl, asr #20		
subeq	r0, fp, #0, 10		
streq	r0, [r0, #-114]	; 0xffffff8e	
rscseq	ip, r1, ip, asr #6		
strbcs	r0, [r5, #-1280]!	; 0xfffffb00	
streq	r0, [r0, #-239]	; 0xffffff11	
sbceq	r5, r5, sl, ror r1		
orreq	r0, lr, r0, lsl #10		
andeq	r8, r0, r2, ror #6		
bllt	6b9f4 <SLCRL2cRamConfig+0x4b7f2>		
streq	r0, [r0, #-266]	; 0xfffffef6	
ble	fe583ca4 <LRemap+0x583c95>		
stclt	0, cr0, [r5, #-0]		
sbceq	r8, r8, r1, lsl #4		
biceq	r0, fp, r0, lsl #10		
andeq	r8, r0, lr, ror #25		
		; <UNDEFINED> instruction	 0xf901d905
andeq	r0, r0, ip, ror r0		
streq	r0, [r0, #-4]		
tsteq	r8, r8, asr #20		
svcvc	0x00490500		
streq	r0, [r0, #-181]	; 0xffffff4b	
tsteq	pc, sl, asr #18		
strbpl	r0, [fp, #-1280]	; 0xfffffb00	
streq	r0, [r0, #-215]	; 0xffffff29	
adcseq	r2, ip, r5, asr r5		
subs	r0, r6, #0, 10		
streq	r0, [r0, #-118]	; 0xffffff8a	
sbceq	r8, sp, r7, asr ip		
cdphi	5, 5, cr0, cr8, cr0, {0}		
streq	r0, [r0, #-194]	; 0xffffff3e	
rscseq	fp, r3, r9, asr r1		
cdpvc	5, 6, cr0, cr1, cr0, {0}		
streq	r0, [r0, #-225]	; 0xffffff1f	
tsteq	r1, r8, ror r0		
orreq	r0, r8, r0, lsl #10		
andeq	sl, r0, r0, lsl #15		
cdplt	9, 0, cr9, cr1, cr5, {0}		
streq	r0, [r0, #-100]	; 0xffffff9c	
stmhi	r4, {r0, r3, r5, r7, r8}		
stclt	0, cr0, [r5], {-0}		
rsbseq	r8, r3, r1, lsl #6		
biceq	r0, ip, r0, lsl #10		
andeq	sp, r0, r1, lsr #1		
strge	sp, [r1, -r5, lsl #26]		
streq	r0, [r0, #-225]	; 0xffffff1f	
suf<illegal precision>z	f0, f7, #5.0		
cdp2	0, 0, cr0, cr5, cr0, {0}		
sbcseq	r8, sp, r1, lsl #26		
addseq	r0, r0, #0, 10		
andeq	pc, r0, r1, lsr #14		
andeq	r0, r0, r0, lsl #8		
tstcs	r1, r5, lsl #28		
streq	r0, [r0, #-122]	; 0xffffff86	
svcls	0x00a501b2		
strgt	r0, [r5, -r0]		
adcseq	pc, r3, r1, lsl #8		
bicseq	r0, r9, r0, lsl #10		
andeq	sp, r0, ip, lsl #24		
stcpl	10, cr14, [r1], {5}		
streq	r0, [r0, #-173]	; 0xffffff53	
strbeq	r0, [r7, #510]!	; 0x1fe	
andls	r0, r5, #1		
addseq	lr, r5, r2, lsl #14		
adceq	r0, r6, #0, 10		
andeq	r6, r0, pc, asr #12		
stmdaeq	r2, {r0, r2, r9, fp, ip, sp, pc}		
streq	r0, [r0, #-149]	; 0xffffff6b	
lfmvc	f0, 4, [r7], {203}	; 0xcb	
streq	r0, [r0], #-0		
mrsmi	r0, (UNDEF	 5)	
andeq	ip, r0, r2, lsl r5		
blhi	d3ef0 <SLCRL2cRamConfig+0xb3cee>		
movwmi	r0, #20480	; 0x5000	
andeq	fp, r0, r7, lsr #16		
svcle	0x00374505		
strmi	r0, [r5], -r0		
andeq	r1, r1, r6, asr r3		
blt	ffb55308 <LRemap+0x1b552f9>		
stmdami	r5, {}	; <UNPREDICTABLE>	
andeq	r8, r0, r2, lsr r5		
tst	r5, r5, lsl #18		
bmi	143704 <__undef_stack+0x29e64>		
strdeq	r7, [r0], -fp		
strbt	r4, [r4], -r5, lsl #22		
stcmi	0, cr0, [r5], {-0}		
andeq	r7, r0, r2, lsr #10		
ldrtvs	r4, [r7], -r5, lsl #26		
andpl	r0, r5, #0		
		; <UNDEFINED> instruction	 0x000085b8
vnmlsvs.f64	d22, d3, d5		
svcvc	0x00050000		
		; <UNDEFINED> instruction	 0x0000b5bc
andeq	r8, r1, #5, 30		
streq	r0, [r0, #-251]	; 0xffffff05	
cdp2	1, 5, cr0, cr2, cr3, {5}		
stmdblt	r5, {}	; <UNPREDICTABLE>	
adceq	r3, r0, r1, lsl #8		
biceq	r0, lr, r0, lsl #10		
andeq	sp, r0, pc, ror #14		
andeq	r0, r0, r0, lsl #8		
ldrbtne	r5, [ip], #-3077	; 0xfffff3fb	
tstvs	r5, r1		
andeq	r0, r1, r0, asr r3		
ldmdaeq	lr!, {r0, r2, r9, sp, lr}^		
blvs	143764 <__undef_stack+0x29ec4>		
andeq	r9, r0, sl, ror r5		
bgt	ff65eb7c <LRemap+0x165eb6d>		
svcvs	0x00050000		
andeq	pc, r0, r7, asr #32		
ldfgte	f7, [pc], {5}		
movwvc	r0, #20480	; 0x5000	
andeq	ip, r0, ip, ror fp		
cfsh32hi	mvfx7, mvfx8, #5		
strvc	r0, [r5], -r0		
andeq	fp, r0, ip, lsl pc		
ldrblt	r7, [sp, #2053]!	; 0x805	
bvc	143790 <__undef_stack+0x29ef0>		
andeq	ip, r0, r0, lsr r0		
fldmdbxlt	pc!, {d7-d8}	;@ Deprecated	
stcvc	0, cr0, [r5], {-0}		
ldrdeq	r7, [r0], -r6		
strbhi	r7, [r7, r5, lsl #28]		
andhi	r0, r5, r0		
sbceq	r0, sp, r1, lsl #4		
orreq	r0, r1, r0, lsl #10		
		; <UNDEFINED> instruction	 0x0000e9b5
and	r8, r1, r5, lsl #6		
streq	r0, [r0, #-211]	; 0xffffff2d	
cdphi	1, 14, cr0, cr14, cr5, {4}		
strhi	r0, [r5, -r0]		
adceq	r6, pc, r1, lsl #4		
orreq	r0, r8, r0, lsl #10		
andeq	r0, r1, r3, asr sp		
stccs	15, cr8, [r1, #-20]	; 0xffffffec	
streq	r0, [r0, #-175]	; 0xffffff51	
svcvc	0x009c0195		
stmdals	r5, {}	; <UNPREDICTABLE>	
addseq	ip, r8, r1, lsl #16		
orrseq	r0, r9, r0, lsl #10		
andeq	fp, r0, r9, lsr #5		
stcmi	10, cr9, [r1], {5}		
streq	r0, [r0, #-127]	; 0xffffff81	
		; <UNDEFINED> instruction	 0xf54a01a1
andge	r0, r5, #0		
tsteq	lr, r1		
		; <UNDEFINED> instruction	 0x01ad0500
muleq	r1, r3, sp		
bne	72420 <SLCRL2cRamConfig+0x5221e>		
streq	r0, [r0, #-106]	; 0xffffff96	
subne	r0, sl, #1073741874	; 0x40000032	
strle	r0, [r5, -r1]		
addeq	r5, r9, r1, lsl #26		
mvneq	r0, r0, lsl #10		
andeq	fp, r0, r3, lsl #21		
andgt	pc, r1, #1342177280	; 0x50000000	
streq	r0, [r0, #-245]	; 0xffffff0b	
subshi	r0, r0, #128, 4		
andhi	r0, r5, #0		
sbcseq	r2, lr, r2, lsl #16		
addseq	r0, r2, #0, 10		
muleq	r0, fp, sp		
stcvs	3, cr9, [r2], {5}		
streq	r0, [r0, #-127]	; 0xffffff81	
smlalsvc	r0, fp, r4, r2		
strls	r0, [r5, #-0]		
tsteq	r4, r2, lsl #14		
addseq	r0, r6, #0, 10		
strdeq	fp, [r0], -sp		
strcs	r9, [r2, -r5, lsl #14]		
streq	r0, [r0, #-210]	; 0xffffff2e	
lfmvs	f0, 2, [ip], {152}	; 0x98	
stmdbls	r5, {}	; <UNPREDICTABLE>	
sbcseq	sp, sp, r2, lsl #12		
adceq	r0, sp, #0, 10		
andeq	ip, r0, r2, ror #16		
		; <UNDEFINED> instruction	 0xf902b705
streq	r0, [r0, #-171]	; 0xffffff55	
b	1f84364 <__undef_stack+0x1e6aac4>		
stmdblt	r5, {}	; <UNPREDICTABLE>	
sbceq	r2, sp, r2, lsl #10		
adcseq	r0, sl, #0, 10		
andeq	fp, r0, r2, lsl #13		
strcc	fp, [r2], #-2821	; 0xfffff4fb	
streq	r0, [r0, #-145]	; 0xffffff6f	
		; <UNDEFINED> instruction	 0x06d402bc
stclt	0, cr0, [r5, #-4]		
rsbseq	r9, r8, r2, lsl #2		
adcseq	r0, lr, #0, 10		
andeq	r7, r0, pc, asr r5		
stc2	15, cr11, [r2], {5}		
streq	r0, [r0, #-154]	; 0xffffff66	
ldrble	r0, [r6], #-704	; 0xfffffd40	
mrsgt	r0, (UNDEF	 5)	
adceq	pc, lr, r2, lsl #6		
sbceq	r0, r2, #0, 10		
andeq	r8, r0, r1, asr #32		
tstmi	r2, r5, lsl #6		
streq	r0, [r0, #-138]	; 0xffffff76	
blx	fef443e8 <LRemap+0xf443d9>		
strgt	r0, [r5, #-0]		
rsceq	sp, sl, r2, lsl #14		
sbceq	r0, r6, #0, 10		
andeq	r8, r0, r1, lsr #2		
cdpne	15, 0, cr12, cr2, cr5, {0}		
streq	r0, [r0, #-119]	; 0xffffff89	
teqeq	r0, #216, 4	; 0x8000000d	
ble	1438fc <__undef_stack+0x2a05c>		
addeq	r7, r9, r2, lsl #28		
sbcseq	r0, ip, #0, 10		
andeq	sp, r0, sp, ror r3		
blt	bc91c <SLCRL2cRamConfig+0x9c71a>		
streq	r0, [r0, #-130]	; 0xffffff7e	
blvs	7044a4 <__undef_stack+0x5eac04>		
b	143914 <__undef_stack+0x2a074>		
tsteq	r3, r2, lsl #24		
rsceq	r0, fp, #0, 10		
andeq	lr, r0, r1, lsr r9		
tstvc	r2, r5, lsl #24		
streq	r0, [r0, #-210]	; 0xffffff2e	
		; <UNDEFINED> instruction	 0x801f02f6
		; <UNDEFINED> instruction	 0xf8050000
addeq	r0, r2, r2, lsl #30		
rscseq	r0, r9, #0, 10		
andeq	r8, r0, sp, asr #25		
stmdals	r2, {r0, r2, r9, fp, ip, sp, lr, pc}		
streq	r0, [r0, #-258]	; 0xfffffefe	
lfmvs	f0, 2, [sp], #1004	; 0x3ec	
stc2	0, cr0, [r5], {-0}		
tsteq	r5, r2, lsl #6		
rscseq	r0, sp, #0, 10		
andeq	pc, r0, r5, ror #30		
stmdbmi	r2, {r0, r2, r8, r9, sl, fp, ip, sp, lr, pc}		
streq	r0, [r0, #-236]	; 0xffffff14	
svceq	0x00aa038d		
andls	r0, r5, r1		
rsbseq	r1, fp, r3, lsl #24		
orrseq	r0, r4, #0, 10		
andeq	r8, r0, r0, ror #13		
cfstr32mi	mvfx9, [r3, #-20]	; 0xffffffec	
streq	r0, [r0, #-196]	; 0xffffff3c	
ldmdaeq	r4, {r1, r2, r4, r7, r8, r9}		
svcls	0x00050001		
addeq	r5, r2, r3		
		; <UNDEFINED> instruction	 0x03a70500
andeq	ip, r0, pc, lsr ip		
andvc	fp, r3, #81920	; 0x14000	
streq	r0, [r0, #-108]	; 0xffffff94	
ldrbge	r0, [r0, #954]	; 0x3ba	
andgt	r0, r5, #0		
rsbseq	pc, pc, r3, lsl #26		
biceq	r0, fp, #0, 10		
andeq	r9, r0, r1, lsr r7		
movwmi	sp, #12805	; 0x3205	
streq	r0, [r0, #-244]	; 0xffffff0c	
ldrbge	r0, [r0, #979]	; 0x3d3	
str	r0, [r5], #-0		
tsteq	r3, r3, lsl #30		
mvnseq	r0, #0, 10		
andeq	r8, r0, r1, lsl pc		
andhi	r8, r4, #1342177280	; 0x50000000	
streq	r0, [r0, #-198]	; 0xffffff3a	
cfldrdhi	mvd0, [r1, #-584]	; 0xfffffdb8	
strge	r0, [r5], #-0		
adcseq	r6, r7, r4, lsl #26		
ldrteq	r0, [r8], #1280	; 0x500	
andeq	sp, r0, r4, asr r8		
stmdblt	r4, {r0, r2, sl, fp, lr, pc}		
streq	r0, [r0, #-216]	; 0xffffff28	
cmpne	r4, r2, ror #9		
streq	r0, [r0], #-1		
strle	r0, [r5], #-0		
adcseq	fp, r4, r1, lsl #14		
mvneq	r0, r0, lsl #10		
andeq	sl, r0, lr, lsl #14		
streq	pc, [r1, -r5, lsl #20]		
streq	r0, [r0, #-105]	; 0xffffff97	
svclt	0x0097028d		
streq	r0, [r0], #-0		
andeq	r0, r5, #0		
andeq	r0, r1, r9, asr #25		
bhi	b44a34 <__undef_stack+0xa2b194>		
streq	r0, [r5, #-0]		
		; <UNDEFINED> instruction	 0x0000fbb8
andeq	r0, r0, r0, lsl #8		
strge	r0, [r6], r5, lsl #16		
andne	r0, r5, #0		
muleq	r0, r0, ip		
bcs	ff208650 <LRemap+0x1208641>		
streq	r0, [r0], #-0		
andeq	r0, r5, #0		
andeq	r6, r0, r1, ror #23		
bvs	1a85a60 <__undef_stack+0x196c1c0>		
streq	r0, [r0], #-0		
mrscs	r0, (UNDEF	 5)	
andeq	sp, r0, sl, asr fp		
cmpvc	r3, r5, lsl #8		
strls	r0, [r5], -r0		
sbcseq	lr, r9, r1, lsl #26		
mvneq	r0, r0, lsl #10		
andeq	r8, r0, r1, asr #2		
bcs	7da84 <SLCRL2cRamConfig+0x5d882>		
streq	r0, [r0, #-209]	; 0xffffff2f	
addsge	r0, fp, #236, 2	; 0x3b	
svc	0x00050000		
addseq	fp, sl, r1, lsl #12		
mvnseq	r0, r0, lsl #10		
andeq	sl, r0, r4, lsl #31		
andcc	pc, r1, r5, lsl #20		
strheq	r0, [r0], -r0	; <UNPREDICTABLE>	
streq	r0, [r0, #-4]		
rsbseq	r1, r1, r2, lsl #24		
strmi	r0, [r5], #-1280	; 0xfffffb00	
streq	r0, [r0, #-125]	; 0xffffff83	
addseq	pc, lr, fp		
tstne	r2, #0, 10		
streq	r0, [r0, #-259]	; 0xfffffefd	
adceq	lr, pc, r3, lsl r1	; <UNPREDICTABLE>	
bvc	604eb4 <__undef_stack+0x4eb614>		
streq	r0, [r0, #-135]	; 0xffffff79	
rsbseq	sp, r9, fp, lsl r2		
cfmul32mi	mvfx0, mvfx12, mvfx0		
streq	r0, [r0, #-202]	; 0xffffff36	
sbceq	fp, r0, sp, lsl r2		
cfstr32vc	mvfx0, [r3, #-0]		
streq	r0, [r0, #-243]	; 0xffffff0d	
addseq	r2, r2, r4, lsr #20		
cfsh64le	mvdx0, mvdx5, #0		
streq	r0, [r0, #-190]	; 0xffffff42	
tsteq	r9, fp, lsr #14		
strtlt	r0, [lr], -r0, lsl #10		
streq	r0, [r0, #-116]	; 0xffffff8c	
addeq	sl, r9, pc, lsr #2		
ldrvc	r0, [r0, #-1280]!	; 0xfffffb00	
streq	r0, [r0, #-202]	; 0xffffff36	
sbcseq	ip, ip, r4, lsr r6		
ldmdale	r5!, {r8, sl}		
streq	r0, [r0, #-233]	; 0xffffff17	
rsbseq	r9, lr, r6, lsr r7		
svcmi	0x003c0500		
streq	r0, [r0, #-251]	; 0xffffff05	
rsceq	pc, fp, sp, lsr r2	; <UNPREDICTABLE>	
blt	f84f14 <__undef_stack+0xe6b674>		
streq	r0, [r0, #-129]	; 0xffffff7f	
adceq	ip, r6, r1, asr #24		
blvs	1084f20 <__undef_stack+0xf6b680>		
streq	r0, [r0, #-221]	; 0xffffff23	
adceq	r5, lr, r3, asr #30		
cfstr64vc	mvdx0, [r9, #-0]		
streq	r0, [r0, #-165]	; 0xffffff5b	
tsteq	r0, ip, asr #2		
strbeq	r0, [sp], #-1280	; 0xfffffb00	
streq	r0, [r0, #-201]	; 0xffffff37	
addseq	r4, r4, lr, asr #16		
cfstr64gt	mvdx0, [pc], {-0}		
streq	r0, [r0, #-106]	; 0xffffff96	
rsbseq	r3, r9, r0, asr fp		
cmpls	r1, r0, lsl #10		
streq	r0, [r0, #-139]	; 0xffffff75	
rsbseq	sp, r4, r2, asr r2		
subshi	r0, r3, #0, 10		
streq	r0, [r0, #-153]	; 0xffffff67	
rsceq	r8, r2, r4, asr lr		
mrrc2	5, 0, r0, r5, cr0		
streq	r0, [r0, #-251]	; 0xffffff05	
adcseq	sl, lr, fp, asr r7		
cmpge	ip, r0, lsl #10		
streq	r0, [r0, #-267]	; 0xfffffef5	
tsteq	r1, sp, asr r9		
		; <UNDEFINED> instruction	 0xf85e0500
streq	r0, [r0, #-228]	; 0xffffff1c	
rscseq	r4, ip, pc, asr fp		
svcvc	0x00600500		
streq	r0, [r0, #-128]	; 0xffffff80	
rscseq	sl, r7, r1, ror #6		
strbtge	r0, [r2], -r0, lsl #10		
streq	r0, [r0, #-176]	; 0xffffff50	
addseq	r9, fp, r3, ror #16		
cfstr64gt	mvdx0, [r4], #-0		
streq	r0, [r0, #-104]	; 0xffffff98	
tsteq	sl, fp, ror #4		
strbvc	r0, [ip, #-1280]!	; 0xfffffb00	
streq	r0, [r0, #-119]	; 0xffffff89	
sbcseq	r0, sl, r0, ror sl		
svcvc	0x00710500		
streq	r0, [r0, #-106]	; 0xffffff96	
rsceq	r4, r0, r5, ror r2		
cfldr64vs	mvdx0, [r6, #-0]		
streq	r0, [r0, #-218]	; 0xffffff26	
rsbseq	r4, r8, sl, ror r4		
cmnge	fp, r0, lsl #10		
streq	r0, [r0, #-244]	; 0xffffff0c	
tsteq	sp, pc, ror r0		
orreq	r0, r0, r0, lsl #10		
andeq	fp, r0, r0, lsr r2		
stmdb	r1, {r0, r2, sl, pc}		
streq	r0, [r0, #-115]	; 0xffffff8d	
suble	r0, r8, #1073741857	; 0x40000021	
stmdbhi	r5, {}	; <UNPREDICTABLE>	
addseq	r8, r0, r1, lsl #12		
orreq	r0, sl, r0, lsl #10		
		; <UNDEFINED> instruction	 0x0000d1b3
str	r8, [r1, #-3589]	; 0xfffff1fb	
streq	r0, [r0, #-110]	; 0xffffff92	
stc2	1, cr0, [r2], #572	; 0x23c	
movwls	r0, #20480	; 0x5000	
addeq	pc, r0, r1, lsl #16		
orrseq	r0, r4, r0, lsl #10		
strdeq	pc, [r0], -r8		
strne	r9, [r1], #-2053	; 0xfffff7fb	
streq	r0, [r0, #-258]	; 0xfffffefe	
		; <UNDEFINED> instruction	 0xf6f20199
stcls	0, cr0, [r5, #-0]		
tsteq	lr, r1, lsl #10		
orrseq	r0, lr, r0, lsl #10		
strdeq	r0, [r1], -r1		
movwge	sl, #4613	; 0x1205	
streq	r0, [r0, #-240]	; 0xffffff10	
adfvcdp	f0, f0, f3		
strge	r0, [r5, -r0]		
addseq	r0, r3, r1, lsl #14		
		; <UNDEFINED> instruction	 0x01a80500
andeq	sp, r0, r2, lsr #9		
stmdb	r1, {r0, r2, sl, fp, sp, pc}		
streq	r0, [r0, #-135]	; 0xffffff79	
blvc	ffb04314 <LRemap+0x1b04305>		
mrslt	r0, (UNDEF	 5)	
adcseq	r6, r4, r1, lsl #24		
		; <UNDEFINED> instruction	 0x01b20500
andeq	pc, r0, r7, lsl #3		
stcne	3, cr11, [r1], {5}		
streq	r0, [r0, #-155]	; 0xffffff65	
sbcsls	r0, r9, #180, 2	; 0x2d	
stmdalt	r5, {}	; <UNPREDICTABLE>	
adcseq	r4, pc, r1, lsl #4		
		; <UNDEFINED> instruction	 0x01b90500
andeq	sp, r0, r3, lsl #6		
tstlt	r1, r5, lsl #26		
streq	r0, [r0, #-120]	; 0xffffff88	
stmdavc	lr, {r1, r2, r3, r4, r5, r7, r8}		
andgt	r0, r5, #0		
rsbseq	sp, r2, r1, lsl #4		
biceq	r0, r3, r0, lsl #10		
andeq	ip, r0, r2, lsr #31		
tstvc	r1, r5, lsl #14		
streq	r0, [r0, #-162]	; 0xffffff5e	
stmdagt	r2!, {r3, r6, r7, r8}		
stcgt	0, cr0, [r5], {-0}		
adcseq	r8, r8, r1, lsl #6		
biceq	r0, sp, r0, lsl #10		
andeq	pc, r0, r9, lsl #11		
strne	sp, [r1], #-773	; 0xfffffcfb	
streq	r0, [r0, #-233]	; 0xffffff17	
rsbsgt	r0, r2, #-2147483595	; 0x80000035	
strle	r0, [r5, -r0]		
rsbeq	r4, r7, r1, lsl #28		
bicseq	r0, r8, r0, lsl #10		
andeq	r0, r1, r4, asr #23		
stmdavs	r1, {r0, r2, r9, sl, fp, ip, lr, pc}		
streq	r0, [r0, #-265]	; 0xfffffef7	
blgt	fe844468 <LRemap+0x844459>		
and	r0, r5, r0		
addeq	pc, fp, r1, lsl #30		
mvneq	r0, r0, lsl #10		
andeq	sp, r0, lr, lsr #11		
tstcc	r1, r5, lsl #18		
streq	r0, [r0, #-177]	; 0xffffff4f	
strle	r0, [sl, #490]	; 0x1ea	
bl	143d0c <__undef_stack+0x2a46c>		
rsbeq	r2, r8, r1, lsl #20		
mvneq	r0, r0, lsl #10		
andeq	lr, r0, pc, ror r6		
bge	7f130 <SLCRL2cRamConfig+0x5ef2e>		
streq	r0, [r0, #-230]	; 0xffffff1a	
ldrshteq	r0, [pc], -r3		
vst4.8	{d0-d3}, [r5], r1		
addeq	r8, ip, r1, lsl #12		
mvnseq	r0, r0, lsl #10		
andeq	pc, r0, r2, asr #30		
andge	pc, r1, r5, lsl #12		
streq	r0, [r0, #-214]	; 0xffffff2a	
teqlt	ip, #-1073741763	; 0xc000003d	
		; <UNDEFINED> instruction	 0xff050000
rscseq	sp, sp, r1, lsl #14		
addeq	r0, r2, #0, 10		
andeq	r8, r0, r1, rrx		
andcc	r8, r2, r5, lsl #6		
streq	r0, [r0, #-212]	; 0xffffff2c	
cdp2	2, 9, cr0, cr11, cr4, {4}		
strhi	r0, [r5, #-0]		
rsceq	pc, sl, r2, lsl #14		
addeq	r0, fp, #0, 10		
andeq	r7, r0, r6, asr #31		
stccc	12, cr8, [r2], {5}		
streq	r0, [r0, #-131]	; 0xffffff7d	
smlalbblt	r0, sp, sp, r2		
cdphi	0, 0, cr0, cr5, cr0, {0}		
rsbeq	r1, lr, r2, lsl #18		
addseq	r0, r4, #0, 10		
andeq	lr, r0, fp, rrx		
stccs	7, cr9, [r2], {5}		
streq	r0, [r0, #-201]	; 0xffffff37	
		; <UNDEFINED> instruction	 0xc19f0298
stmdbls	r5, {}	; <UNPREDICTABLE>	
addseq	r9, r5, r2, lsl #24		
addseq	r0, pc, #0, 10		
andeq	sl, r0, ip, lsl r3		
b	abdbc <SLCRL2cRamConfig+0x8bbba>		
streq	r0, [r0, #-266]	; 0xfffffef6	
blx	ff744834 <LRemap+0x1744825>		
strge	r0, [r5, -r0]		
tsteq	r0, r2, lsl #12		
adceq	r0, sl, #0, 10		
andeq	pc, r0, r1, ror #12		
andgt	sl, r2, #5120	; 0x1400	
streq	r0, [r0, #-169]	; 0xffffff57	
beq	1b0487c <__undef_stack+0x19eafdc>		
andlt	r0, r5, #1		
rsceq	r8, fp, r2, lsl #12		
adcseq	r0, r3, #0, 10		
andeq	ip, r0, r3, lsl sl		
cfstrsge	mvf11, [r2, #-20]	; 0xffffffec	
streq	r0, [r0, #-163]	; 0xffffff5d	
ldmibeq	fp, {r1, r3, r4, r5, r7, r9}		
stclt	0, cr0, [r5, #-4]		
sbcseq	pc, r4, r2, lsl #4		
adcseq	r0, lr, #0, 10		
ldrdeq	sl, [r0], -r7		
bvs	b3a10 <SLCRL2cRamConfig+0x9380e>		
streq	r0, [r0, #-109]	; 0xffffff93	
stmia	r1, {r6, r7, r9}^		
strgt	r0, [r5], -r0		
sbceq	lr, r5, r2, lsl #26		
sbceq	r0, r7, #0, 10		
andeq	sl, r0, r4, asr r1		
strvc	ip, [r2, #-2053]	; 0xfffff7fb	
streq	r0, [r0, #-223]	; 0xffffff21	
cmplt	r7, #-1879048180	; 0x9000000c	
svcgt	0x00050000		
sbcseq	r9, r1, r2, lsl #12		
sbcseq	r0, r2, #0, 10		
andeq	sp, r0, lr, asr #26		
tstcc	r2, r5, lsl #6		
streq	r0, [r0, #-275]	; 0xfffffeed	
usatgt	r0, #31, r4, asr #5		
strle	r0, [r5, #-0]		
addseq	ip, lr, r2, lsl #14		
sbcseq	r0, fp, #0, 10		
andeq	sp, r0, pc, lsr #5		
bllt	bae64 <SLCRL2cRamConfig+0x9ac62>		
streq	r0, [r0, #-231]	; 0xffffff19	
ubfxge	r0, sp, #5, #30		
cdple	0, 0, cr0, cr5, cr0, {0}		
rscseq	sp, ip, r2, lsl #6		
rsceq	r0, r3, #0, 10		
muleq	r0, r6, lr		
stmdbgt	r2, {r0, r2, r9, sl, sp, lr, pc}		
streq	r0, [r0, #-178]	; 0xffffff4e	
strb	r0, [r6], r7, ror #5		
stmda	r5, {}	; <UNPREDICTABLE>	
rscseq	r2, r8, r2, lsl #18		
rsceq	r0, r9, #0, 10		
muleq	r0, r5, r9		
strvc	lr, [r2, #-2565]	; 0xfffff5fb	
streq	r0, [r0, #-161]	; 0xffffff5f	
teqgt	r8, fp, ror #5		
stc	0, cr0, [r5], {-0}		
adcseq	r3, r9, r2, lsl #22		
rsceq	r0, sp, #0, 10		
		; <UNDEFINED> instruction	 0x000069b3
strvs	lr, [r2], #-3589	; 0xfffff1fb	
streq	r0, [r0, #-181]	; 0xffffff4b	
and	r0, r6, #-268435442	; 0xf000000e	
		; <UNDEFINED> instruction	 0xf0050000
sbceq	ip, r9, r2, lsl #14		
rscseq	r0, r1, #0, 10		
strdeq	lr, [r0], -sp		
tstle	r2, r5, lsl #14		
streq	r0, [r0, #-113]	; 0xffffff8f	
		; <UNDEFINED> instruction	 0xf02502f8
		; <UNDEFINED> instruction	 0xf9050000
tsteq	r3, r2, lsl #4		
rscseq	r0, sl, #0, 10		
strdeq	ip, [r0], -r9		
stmdane	r2, {r0, r2, sl, fp, ip, sp, lr, pc}		
streq	r0, [r0, #-237]	; 0xffffff13	
strdeq	r0, [ip], sp		
cdp2	0, 0, cr0, cr5, cr1, {0}		
rsceq	r7, sp, r2, lsl #6		
rscseq	r0, pc, #0, 10		
andeq	lr, r0, r1, asr #27		
svcle	0x00038105		
streq	r0, [r0, #-268]	; 0xfffffef4	
ldrvc	r0, [sp, #-898]!	; 0xfffffc7e	
movwhi	r0, #20480	; 0x5000	
sbceq	r5, ip, r3, lsl #28		
orreq	r0, r4, #0, 10		
andeq	fp, r0, r7, lsr #28		
blcs	e6728 <SLCRL2cRamConfig+0xc6526>		
streq	r0, [r0, #-225]	; 0xffffff1f	
blx	fe704d52 <LRemap+0x704d43>		
cdphi	0, 0, cr0, cr5, cr0, {0}		
adcseq	r1, sp, r3, lsl #22		
orreq	r0, pc, #0, 10		
ldrdeq	pc, [r0], -r8		
stcmi	0, cr9, [r3], {5}		
streq	r0, [r0, #-201]	; 0xffffff37	
		; <UNDEFINED> instruction	 0x86c40391
strls	r0, [r5, -r0]		
addeq	r6, lr, r3		
orrseq	r0, r8, #0, 10		
andeq	ip, r0, ip, lsl ip		
strpl	r9, [r3, #-2309]	; 0xfffff6fb	
streq	r0, [r0, #-163]	; 0xffffff5d	
		; <UNDEFINED> instruction	 0xd078039a
blls	143f58 <__undef_stack+0x2a6b8>		
rscseq	pc, r3, r3, lsl #22		
		; <UNDEFINED> instruction	 0x03a10500
strdeq	r7, [r0], -sl		
str	sl, [r3, #-1029]	; 0xfffffbfb	
streq	r0, [r0, #-125]	; 0xffffff83	
smulwbge	r4, r5, r3		
strge	r0, [r5], -r0		
rsbeq	pc, sp, r3, lsl #12		
		; <UNDEFINED> instruction	 0x03ac0500
andeq	r7, r0, sp, lsl #19		
cdpge	13, 0, cr10, cr3, cr5, {0}		
streq	r0, [r0, #-165]	; 0xffffff5b	
svcvs	0x001603ae		
strlt	r0, [r5], #-0		
rsceq	r9, r3, r3, lsl #16		
		; <UNDEFINED> instruction	 0x03b70500
andeq	lr, r0, r6, lsr r2		
stcvs	8, cr11, [r3], {5}		
streq	r0, [r0, #-138]	; 0xffffff76	
stmdbvc	r9!, {r0, r3, r4, r5, r7, r8, r9}^		
svclt	0x00050000		
tsteq	pc, r3, lsl #14		
biceq	r0, r0, #0, 10		
muleq	r0, pc, r8	; <UNPREDICTABLE>	
blne	f43d0 <SLCRL2cRamConfig+0xd41ce>		
ldrdeq	r0, [r0], -fp		
streq	r0, [r0, #-4]		
rsceq	r3, r6, r4, asr #14		
subeq	r0, r5, #0, 10		
streq	r0, [r0, #-277]	; 0xfffffeeb	
rsbeq	sp, sp, r6, asr #10		
cmpcs	r7, r0, lsl #10		
streq	r0, [r0, #-131]	; 0xffffff7d	
rsceq	lr, pc, fp, asr #18		
andeq	r0, r4, r0		
stmdbcs	r0, {r8, sl}^		
streq	r0, [r0, #-226]	; 0xffffff1e	
addseq	r9, sl, r2, asr sp		
subseq	r0, r6, #0, 10		
streq	r0, [r0, #-165]	; 0xffffff5b	
rsbseq	r5, r0, lr, asr lr		
		; <UNDEFINED> instruction	 0xf15f0500
streq	r0, [r0, #-183]	; 0xffffff49	
rsbseq	r3, r2, r0, ror #8		
cfstr64ne	mvdx0, [sl, #-0]		
streq	r0, [r0, #-228]	; 0xffffff1c	
sbceq	lr, r7, fp, ror #2		
cdp2	5, 6, cr0, cr13, cr0, {0}		
streq	r0, [r0, #-130]	; 0xffffff7e	
sbcseq	r3, r0, pc, rrx		
ldrbhi	r0, [r5, -r0, lsl #10]!		
streq	r0, [r0, #-255]	; 0xffffff01	
rsbseq	pc, r8, r7, ror sp	; <UNPREDICTABLE>	
ldmdale	r9!, {r8, sl}^		
streq	r0, [r0, #-276]	; 0xfffffeec	
sbceq	fp, r2, lr, ror ip		
orrseq	r0, r0, r0, lsl #10		
andeq	r0, r1, lr, ror #6		
bleq	68c58 <SLCRL2cRamConfig+0x48a56>		
streq	r0, [r0, #-192]	; 0xffffff40	
ldmvc	sl, {r1, r2, r4, r7, r8}^		
blls	144050 <__undef_stack+0x2a7b0>		
addeq	r1, r8, r1, lsl #8		
		; <UNDEFINED> instruction	 0x01ba0500
andeq	r9, r0, r6, lsl #18		
bhi	73c74 <SLCRL2cRamConfig+0x53a72>		
streq	r0, [r0, #-224]	; 0xffffff20	
ldrhi	r0, [r2], #-465	; 0xfffffe2f	
str	r0, [r5, #-0]		
addseq	pc, fp, r1, lsl #16		
mvnseq	r0, r0, lsl #10		
andeq	fp, r0, pc, asr fp		
stmdavc	r2, {r0, r2, r9, fp, pc}		
streq	r0, [r0, #-185]	; 0xffffff47	
		; <UNDEFINED> instruction	 0xf8f5029d
svcge	0x00050000		
rsbseq	r6, fp, r2, lsl #10		
sbceq	r0, r0, #0, 10		
andeq	sl, r0, pc, lsl #22		
stmdblt	r2, {r0, r2, r8, r9, ip, lr, pc}		
streq	r0, [r0, #-249]	; 0xffffff07	
ldrteq	r0, [pc], #-742	; 40a0 <_HEAP_SIZE+0x20a0>	
		; <UNDEFINED> instruction	 0xf9050001
rscseq	r5, r2, r2, lsl #12		
orreq	r0, lr, #0, 10		
strdeq	r0, [r1], -fp		
movwgt	sl, #12293	; 0x3005	
andeq	r0, r0, r8, lsr #1		
streq	r0, [r0, #-4]		
addsvc	r0, r4, r3, asr #3		
strgt	r0, [r5], #-0		
addeq	ip, r3, r1, lsl #22		
biceq	r0, r5, r0, lsl #10		
andeq	ip, r0, pc, asr r6		
andge	ip, r1, #5242880	; 0x500000	
streq	r0, [r0, #-158]	; 0xffffff62	
frdvc<illegal precision>m	f0, f2, f7		
stmdagt	r5, {}	; <UNPREDICTABLE>	
rsbseq	r5, lr, r1, lsl #18		
biceq	r0, r9, r0, lsl #10		
andeq	r9, r0, sl, ror r8		
andeq	r0, r0, #0, 8		
strdeq	r0, [r0], -r1		
andeq	r5, r1, r7, lsl #10		
mrseq	r0, LR_irq		
streq	r2, [r2, -r3, lsl #2]		
andeq	r2, r0, pc, lsl fp		
streq	r1, [r3, -r3]		
andeq	r2, r0, r5, lsr fp		
addscc	r0, r2, r4, lsl #14		
movweq	r0, #16384	; 0x4000	
movwcc	r0, #21538	; 0x5422	
andeq	r1, r1, r8, asr #11		
streq	r3, [r5, #-1283]	; 0xfffffafd	
sbceq	r3, r7, r5, lsr r3		
ldrteq	r0, [r7], -r0, lsl #6		
streq	r0, [r7, #-2307]	; 0xfffff6fd	
adcseq	r0, r0, sl, lsl #16		
stmdaeq	ip, {r8, r9}		
cdpcc	6, 8, cr0, cr4, cr5, {0}		
stmdaeq	r3, {}	; <UNPREDICTABLE>	
beq	3c5d64 <__undef_stack+0x2ac4c4>		
streq	r0, [r4, -r0]		
andeq	r4, r0, sp, ror #2		
		; <UNDEFINED> instruction	 0x41b10704
streq	r0, [r4, #-0]		
adceq	pc, pc, sp, lsl #30		
stmdacc	r3, {sl}		
		; <UNDEFINED> instruction	 0x43ba070a
streq	r0, [r4, -r0]		
andeq	r1, r0, r5, ror lr		
strcs	r0, [r3], #-1028	; 0xfffffbfc	
bcc	3c5d98 <__undef_stack+0x2ac4f8>		
streq	r0, [r4], #-0		
andeq	r0, r0, r0, lsl #8		
strcc	r0, [fp], r5, lsl #30		
mrscs	r0, (UNDEF	 5)	
andeq	r2, r0, r6, asr #16		
stclne	15, cr2, [r1, #20]!		
strmi	r0, [r5, #-0]		
andeq	r3, r0, pc, asr #8		
teqne	pc, r5, lsl #30		
cdpvc	0, 0, cr0, cr5, cr0, {0}		
strdeq	r3, [r0], -r6		
strls	r9, [r1, #-2053]	; 0xfffff7fb	
streq	r0, [r0, #-15]		
ldrcs	r0, [r5], #430	; 0x1ae	
andgt	r0, r5, r0		
eorseq	sp, r5, r1, lsl #14		
bicseq	r0, r6, r0, lsl #12		
andeq	r4, r0, r2, asr #6		
andeq	r0, r0, r0, lsl #8		
b	5891d0 <__undef_stack+0x46f930>		
cdpne	0, 0, cr0, cr5, cr0, {0}		
andeq	r6, r0, r6, asr sl		
		; <UNDEFINED> instruction	 0xf8ab2505
blcs	1441cc <__undef_stack+0x2a92c>		
andeq	r2, r0, r7, asr #16		
bcc	ffdd05e8 <LRemap+0x1dd05d9>		
strcc	r0, [r5, -r0]		
andeq	r1, r0, r2, ror #27		
svceq	0x00963d05		
movwmi	r0, #20480	; 0x5000	
andeq	r3, r0, r0, asr r4		
ldrcs	r4, [r6], #2309	; 0x905	
svcmi	0x00050000		
andeq	r1, r0, r0, lsr r1		
ldrbcc	r5, [r8, #1285]	; 0x505	
mrsvs	r0, (UNDEF	 5)	
andeq	sl, r0, r8, ror r3		
ldrtge	r6, [r5], #2821	; 0xb05	
strvc	r0, [r5, #-0]		
andeq	sl, r0, r8, asr #10		
		; <UNDEFINED> instruction	 0xf52a7f05
andgt	r0, r5, #0		
rscseq	sp, r3, r1, lsl #20		
biceq	r0, r3, r0, lsl #10		
andeq	r8, r0, fp, lsr r6		
stmdbvc	r1, {r0, r2, sl, lr, pc}		
streq	r0, [r0, #-248]	; 0xffffff08	
blle	f44994 <__undef_stack+0xe2b0f4>		
blle	144230 <__undef_stack+0x2a990>		
rscseq	r9, r8, r1, lsl #10		
bicseq	r0, ip, r0, lsl #10		
andeq	lr, r0, r0, lsl #16		
strvs	lr, [r1, #-1029]	; 0xfffffbfb	
streq	r0, [r0, #-226]	; 0xffffff1e	
strthi	r0, [pc], #485	; 4248 <_HEAP_SIZE+0x2248>	
str	r0, [r5], -r0		
rsbeq	r8, r9, r1, lsl #30		
mvnseq	r0, r0, lsl #10		
andeq	r8, r0, r2, asr #27		
movwvs	pc, #4357	; 0x1105	; <UNPREDICTABLE>
streq	r0, [r0, #-172]	; 0xffffff54	
strdls	r0, [r3, #18]!		
blx	144268 <__undef_stack+0x2a9c8>		
addseq	fp, r0, r1		
mvnseq	r0, r0, lsl #10		
andeq	r9, r0, lr, asr #13		
stc	12, cr15, [r1, #-20]	; 0xffffffec	
streq	r0, [r0, #-236]	; 0xffffff14	
cdpge	2, 9, cr0, cr11, cr6, {4}		
strhi	r0, [r5, -r0]		
rscseq	r8, sp, r2, lsl #10		
addeq	r0, r8, #0, 10		
andeq	pc, r0, r1, lsr #2		
stmdb	r2, {r0, r2, r9, sl, ip, pc}		
streq	r0, [r0, #-232]	; 0xffffff18	
sfmvc	f0, 4, [r0, #-604]!	; 0xfffffda4	
stmdals	r5, {}	; <UNPREDICTABLE>	
rscseq	r3, r1, r2, lsl #22		
adceq	r0, r8, #0, 10		
muleq	r0, r1, sp		
strne	sl, [r2, #-2309]	; 0xfffff6fb	
streq	r0, [r0, #-138]	; 0xffffff76	
bicslt	r0, sl, #-1610612726	; 0xa000000a	
stmdalt	r5, {}	; <UNPREDICTABLE>	
tsteq	r0, r2, lsl #8		
adcseq	r0, r9, #0, 10		
andeq	r8, r0, r9, lsr #25		
stmdbhi	r2, {r0, r2, r9, fp, ip, sp, pc}		
streq	r0, [r0, #-217]	; 0xffffff27	
cdp2	2, 0, cr0, cr13, cr8, {6}		
stmdbgt	r5, {}	; <UNPREDICTABLE>	
addeq	sl, r6, r2, lsl #8		
sbceq	r0, sl, #0, 10		
andeq	r9, r0, r8, asr r8		
tstpl	r2, r5, lsl #16		
streq	r0, [r0, #-192]	; 0xffffff40	
strbvc	r0, [r4, #729]!	; 0x2d9	
ble	1442f4 <__undef_stack+0x2aa54>		
adcseq	r4, r6, r2, lsl #2		
rsceq	r0, r8, #0, 10		
muleq	r0, r1, r5		
cdpne	9, 0, cr14, cr2, cr5, {0}		
streq	r0, [r0, #-227]	; 0xffffff1d	
sfmgt	f0, 2, [r8, #-936]!	; 0xfffffc58	
		; <UNDEFINED> instruction	 0xf8050000
rsbseq	r6, r2, r2, lsl #14		
rscseq	r0, r9, #0, 10		
andeq	r7, r0, r2, lsl r2		
strvs	pc, [r2, -r5, lsl #20]		
streq	r0, [r0, #-168]	; 0xffffff58	
andsne	r0, sp, #136, 6	; 0x20000002	
stmdbhi	r5, {r0}		
rsbseq	r0, r6, r3, lsl #12		
orrseq	r0, r1, #0, 10		
muleq	r1, fp, r4		
cdpls	9, 0, cr9, cr3, cr5, {0}		
streq	r0, [r0, #-234]	; 0xffffff16	
		; <UNDEFINED> instruction	 0xf7e5039f
andge	r0, r5, r0		
addseq	lr, r3, r3, lsl #26		
		; <UNDEFINED> instruction	 0x03a40500
andeq	sl, r0, r1, ror #10		
str	sl, [r3, -r5, lsl #16]		
streq	r0, [r0, #-152]	; 0xffffff68	
		; <UNDEFINED> instruction	 0xf81103ad
stmdalt	r5, {}	; <UNPREDICTABLE>	
tsteq	r8, r3, lsl #30		
biceq	r0, r2, #0, 10		
andeq	ip, r0, ip, asr #16		
strcc	ip, [r3, #-1797]	; 0xfffff8fb	
streq	r0, [r0, #-235]	; 0xffffff15	
stmdble	pc, {r1, r2, r3, r6, r7, r8, r9}^	; <UNPREDICTABLE>	
svcgt	0x00050000		
tsteq	r8, r3		
bicseq	r0, sl, #0, 10		
		; <UNDEFINED> instruction	 0x000098b0
stmdapl	r3, {r0, r2, r8, r9, fp, ip, lr, pc}		
streq	r0, [r0, #-194]	; 0xffffff3e	
cdpvs	3, 10, cr0, cr1, cr6, {7}		
str	r0, [r5, -r0]		
rsbseq	r7, lr, r3, lsl #26		
mvnseq	r0, #0, 10		
andeq	r6, r0, sp, asr #31		
tstle	r3, r5, lsl #8		
streq	r0, [r0, #-219]	; 0xffffff25	
cmnle	r3, #-2097152000	; 0x83000000	
strhi	r0, [r5], #-0		
sbcseq	r5, r0, r4, lsl #24		
andeq	r0, r4, r0		
cfsh64ge	mvdx0, mvdx7, #0		
streq	r0, [r0, #-38]	; 0xffffffda	
subeq	sl, r1, r8, lsr #10		
stmdbge	sl!, {r8, sl}		
streq	r0, [r0, #-38]	; 0xffffffda	
frdcc<illegal precision>	f0, f3, #0.0		
stmdbhi	r5, {}	; <UNPREDICTABLE>	
eoreq	r0, sp, r1, lsl #30		
orreq	r0, sl, r0, lsl #10		
andeq	r3, r0, r6, lsl sl		
vstrpl	d8, [r1, #-20]	; 0xffffffec	
streq	r0, [r0, #-69]	; 0xffffffbb	
strbtcs	r0, [r6], #396	; 0x18c	
stchi	0, cr0, [r5, #-0]		
eoreq	lr, r4, r1, lsl #4		
orreq	r0, lr, r0, lsl #10		
andeq	r4, r0, r9, lsl #18		
strlt	r8, [r1, -r5, lsl #30]		
		; <UNDEFINED> instruction	 0x0600003e
ldrpl	r0, [r5], #-414	; 0xfffffe62	
stmdalt	r5, {}	; <UNPREDICTABLE>	
andseq	r5, r4, r1, lsl #30		
		; <UNDEFINED> instruction	 0x01b90500
ldrdeq	r0, [r0], -r7		
blmi	72c38 <SLCRL2cRamConfig+0x52a36>		
streq	r0, [r0, #-89]	; 0xffffffa7	
strhpl	r0, [ip], #-27	; 0xffffffe5	
stclt	0, cr0, [r5], {-0}		
eoreq	r2, r9, r1, lsl #10		
		; <UNDEFINED> instruction	 0x01bd0500
andeq	r0, r0, r3, ror #21		
stmdbgt	r1, {r0, r2, r9, sl, fp, ip, sp, pc}		
streq	r0, [r0, #-65]	; 0xffffffbf	
stmiami	r3, {r0, r1, r2, r3, r4, r5, r7, r8}^		
andgt	r0, r5, r0		
subeq	fp, r8, r1, lsl #30		
biceq	r0, r1, r0, lsl #10		
andeq	r1, r0, pc, asr #14		
strcs	ip, [r1], -r5, lsl #4		
streq	r0, [r0, #-69]	; 0xffffffbb	
strbne	r0, [fp, -r3, asr #3]		
strgt	r0, [r5], #-0		
andseq	r0, r2, r1		
biceq	r0, r5, r0, lsl #10		
andeq	r1, r0, r3, lsl #15		
strmi	ip, [r1, -r5, lsl #12]		
streq	r0, [r0, #-89]	; 0xffffffa7	
blmi	ff844b9c <LRemap+0x1844b8d>		
cdpgt	0, 0, cr0, cr5, cr0, {0}		
andeq	pc, r9, r1, lsl #10		
mvneq	r0, r0, lsl #12		
ldrdeq	r2, [r0], -lr		
tstgt	r2, r5, lsl #14		
streq	r0, [r0, #-48]	; 0xffffffd0	
strbpl	r0, [r2, #-648]	; 0xfffffd78	
stmdbhi	r5, {}	; <UNPREDICTABLE>	
subeq	r1, sl, r2, lsl #16		
addeq	r0, sl, #0, 10		
andeq	r5, r0, r5, lsl #19		
stmdbcc	r2, {r0, r2, r8, r9, fp, pc}		
streq	r0, [r0, #-14]		
strcc	r0, [r6], #-652	; 0xfffffd74	
stchi	0, cr0, [r5, #-0]		
eoreq	r2, r3, r2, lsl #24		
addeq	r0, lr, #0, 10		
andeq	r2, r0, r8, lsr #6		
bvc	a80e0 <SLCRL2cRamConfig+0x87ede>		
streq	r0, [r0, #-98]	; 0xffffff9e	
		; <UNDEFINED> instruction	 0x47830290
mrsls	r0, (UNDEF	 5)	
subeq	r8, r9, r2, lsl #26		
addseq	r0, r2, #0, 10		
andeq	r0, r0, r8, lsl sl		
stmdahi	r2, {r0, r2, r8, r9, ip, pc}		
streq	r0, [r0, #-73]	; 0xffffffb7	
bmi	504f40 <__undef_stack+0x3eb6a0>		
strls	r0, [r5, #-0]		
eorseq	sp, r8, r2, lsl #14		
adceq	r0, r2, #0, 12		
strdeq	r5, [r0], -r9		
movwvs	sp, #9990	; 0x2706	
streq	r0, [r0], -r9		
ldmda	lr, {r0, r2, r3, r7, r8, r9}		
andls	r0, r5, #0		
eoreq	r5, r4, r3, lsl #22		
orrseq	r0, r8, #0, 12		
strdeq	r3, [r0], -r0		
strne	r9, [r3, #-3333]	; 0xfffff2fb	
andeq	r0, r0, fp, lsr #32		
andeq	r0, r0, r5, ror r2		
eoreq	r0, r9, #2		
mrseq	r0, (UNDEF	 2)	
strdeq	r0, [sp], -fp		
tsteq	r1, r1, lsl #2		
mrseq	r0, (UNDEF	 0)	
cdpcs	0, 0, cr0, cr1, cr0, {0}		
rsbsvc	r2, r3, #46, 30	; 0xb8	
bcc	18c01b4 <__undef_stack+0x17a6914>		
stclvs	8, cr7, [r9], #-368	; 0xfffffe90	
ldclpl	14, cr6, [r8], #-420	; 0xfffffe5c	
cfstrdpl	mvd6, [fp], #-460	; 0xfffffe34	
ldrcc	r3, [r1, #-50]!	; 0xffffffce	
ldrbvs	r3, [ip, -lr, lsr #2]		
cmpvs	ip, lr, ror #10		
mrcvs	13, 2, r6, cr12, cr2, {3}		
rsbvc	r5, r1, #116, 24	; 0x7400	
ldmdbvs	r8!, {r0, r2, r3, r5, r6, r8, sl, fp, sp}^		
stmdavc	lr!, {r2, r3, r5, r6, r8, fp, sp, lr}^		
rsbvs	r6, r1, #188743680	; 0xb400000	
cdpvs	12, 6, cr5, cr9, cr9, {3}		
ldrbtvs	r6, [r5], #-3171	; 0xfffff39d	
ldmdbvc	r3!, {r0, r2, r5, r6, sl, fp, ip, lr}^		
bcc	18c0230 <__undef_stack+0x17a6990>		
stclvs	8, cr7, [r9], #-368	; 0xfffffe90	
ldclpl	14, cr6, [r8], #-420	; 0xfffffe5c	
cfstrdpl	mvd6, [fp], #-460	; 0xfffffe34	
ldrcc	r3, [r1, #-50]!	; 0xffffffce	
ldrbvs	r3, [ip, -lr, lsr #2]		
cmpvs	ip, lr, ror #10		
mrcvs	13, 2, r6, cr12, cr2, {3}		
stmdbvs	ip!, {r2, r4, r5, r6, sl, fp, ip, lr}^		
cmnvs	r7, #25088	; 0x6200	
rsbvc	r5, r1, #25344	; 0x6300	
ldmdbvs	r8!, {r0, r2, r3, r5, r6, r8, sl, fp, sp}^		
stmdavc	lr!, {r2, r3, r5, r6, r8, fp, sp, lr}^		
rsbvs	r6, r1, #188743680	; 0xb400000	
cdpcs	12, 3, cr5, cr4, cr9, {3}		
ldcpl	14, cr2, [r1], #-228	; 0xffffff1c	
stclvs	14, cr6, [r3], #-420	; 0xfffffe5c	
rsbeq	r6, r5, r5, ror r4		
ldmdavc	ip, {r0, r1, r5, r6, r9, fp, ip, sp}^		
cdpvs	12, 6, cr6, cr9, cr9, {3}		
ldrbtvs	r5, [r3], #-3192	; 0xfffff388	
eorscc	r5, r2, fp, ror #24		
teqcc	lr, r1, lsr r5		
strbvc	r6, [lr, #-1884]!	; 0xfffff8a4	
ldfvse	f6, [r2, #-368]!	; 0xfffffe90	
ldclpl	14, cr6, [r4], #-368	; 0xfffffe90	
sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c	
stmdbvs	ip!, {r3, r4, r5, r6, r8, fp, sp, lr}^		
strvs	r7, [sp, #-2158]!	; 0xfffff792	
sfmpl	f6, 2, [r9], #-388	; 0xfffffe7c	
stclvs	14, cr6, [r3], #-420	; 0xfffffe5c	
rsbeq	r6, r5, r5, ror r4		
ldmdavc	ip, {r0, r1, r5, r6, r9, fp, ip, sp}^		
cdpvs	12, 6, cr6, cr9, cr9, {3}		
ldrbtvs	r5, [r3], #-3192	; 0xfffff388	
eorscc	r5, r2, fp, ror #24		
teqcc	lr, r1, lsr r5		
strbvc	r6, [lr, #-1884]!	; 0xfffff8a4	
ldfvse	f6, [r2, #-368]!	; 0xfffffe90	
ldclpl	14, cr6, [r4], #-368	; 0xfffffe90	
sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c	
stmdbvs	ip!, {r3, r4, r5, r6, r8, fp, sp, lr}^		
strvs	r7, [sp, #-2158]!	; 0xfffff792	
sfmpl	f6, 2, [r9], #-388	; 0xfffffe7c	
stclvs	14, cr6, [r3], #-420	; 0xfffffe5c	
cfstrdpl	mvd6, [r5], #-468	; 0xfffffe2c	
stmdavs	r3!, {r0, r2, r3, r5, r6, r8, sp, lr}^		
rsbeq	r6, r5, r9, ror #28		
strbtvc	r6, [r6], #-1536	; 0xfffffa00	
cmnvs	r3, #1785856	; 0x1b4000	
tsteq	r0, lr, lsr #6		
svcvs	0x006c0000		
stmdavs	lr!, {r0, r1, r5, r6, r8, r9, fp, sp, lr}		
andeq	r0, r0, r0, lsl #4		
rsbsvc	r7, r9, pc, asr r4		
stmdavs	lr!, {r0, r2, r5, r6, r8, r9, ip, sp, lr}		
andeq	r0, r0, r0, lsl #4		
strbtvs	r7, [r4], #-1139	; 0xfffffb8d	
stmdavs	lr!, {r0, r2, r5, r6, r9, sl, sp, lr}		
andeq	r0, r0, r0, lsl #6		
mcrvs	5, 3, r6, cr5, cr2, {3}		
rsbeq	r2, r8, r4, ror lr		
movwvc	r0, #2		
stmdbvs	ip!, {r2, r4, r5, r6, sl, sp, lr}^		
rsbeq	r2, r8, r2, ror #28		
stmdbvs	r0, {r2}		
strbtvs	r6, [r5], -r5, ror #10		
rsbeq	r2, r8, r0, ror lr		
svcpl	0x00000005		
ldmdbvs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^		
streq	r6, [r0], #-2094	; 0xfffff7d2	
strbvs	r0, [lr, #-0]!		
rsbvs	r6, r9, #30464	; 0x7700	
streq	r6, [r0], #-2094	; 0xfffff7d2	
svcvs	0x00630000		
strbvs	r6, [r9, -lr, ror #12]!		
andeq	r6, r0, #3014656	; 0x2e0000	
strbvs	r0, [r6, #-0]!		
rsbsvc	r7, r5, #1627389952	; 0x61000000	
stmdavs	lr!, {r0, r2, r5, r6, r8, r9, ip, sp, lr}		
andeq	r0, r0, r0, lsl #4		
rsbsvc	r7, r9, pc, asr r4		
stmdavs	lr!, {r0, r2, r5, r6, r8, r9, ip, sp, lr}		
andeq	r0, r0, r0, lsl #10		
		; <UNDEFINED> instruction	 0x6665645f
strbtvc	r7, [ip], #-1377	; 0xfffffa9f	
rsbsvc	r7, r9, pc, asr r4		
stmdavs	lr!, {r0, r2, r5, r6, r8, r9, ip, sp, lr}		
andeq	r0, r0, r0, lsl #10		
cfstrdvs	mvd7, [r4], #-460	; 0xfffffe34	
stmdavs	lr!, {r0, r3, r5, r6, r9, sp, lr}		
andeq	r0, r0, r0, lsl #10		
svcvs	0x006c6c61		
stmdavs	lr!, {r0, r1, r5, r6, r8, sp, lr}		
andeq	r0, r0, r0, lsl #8		
stmdbvs	r4!, {r0, r1, r4, r5, r6, sl, ip, sp, lr}^		
rsbeq	r2, r8, pc, ror #28		
movwvs	r0, #4		
cmnvc	r6, #100, 10	; 0x19000000	
andeq	r6, r0, #3014656	; 0x2e0000	
ldrbtvc	r0, [r3], #-0		
ldrbvs	r6, [r2, -r4, ror #2]!		
movweq	r6, #2094	; 0x82e	
ldmdbvc	r4!, {}^	; <UNPREDICTABLE>	
mrccs	5, 3, r6, cr3, cr0, {3}		
andeq	r0, r2, r8, rrx		
rsbsvc	r7, r9, r0, lsl #8		
stmdavs	lr!, {r0, r2, r5, r6, r8, r9, ip, sp, lr}		
andeq	r0, r0, r0, lsl #10		
stmdbvs	r4!, {r0, r1, r4, r5, r6, sl, ip, sp, lr}^		
rsbeq	r2, r8, pc, ror #28		
stcvs	0, cr0, [r0, #-8]		
cdpcs	4, 6, cr7, cr8, cr1, {3}		
andeq	r0, r4, r8, rrx		
strbvc	r6, [pc, #-1536]!	; fffffc2c <LRemap+0x1fffc1d>	
rsbvc	r6, r5, #1867776	; 0x1c8000	
tsteq	r0, lr, lsr #16		
andeq	r0, r0, r0		
ldrbeq	r0, [r0, #-517]	; 0xfffffdfb	
movwcs	r0, #12304	; 0x3010	
stclmi	3, cr8, [r7], #-4		
		; <UNDEFINED> instruction	 0x862f4cbb
orrge	r6, r1, #2179072	; 0x214000	
ldrbmi	r4, [r3, sp, asr #24]!		
streq	r0, [r2], #-106	; 0xffffff96	
cmnge	fp, r1, lsl #30		
movweq	r0, #16896	; 0x4200	
streq	r0, [r2], #-160	; 0xffffff60	
andeq	fp, r0, #3072	; 0xc00	
rsbeq	r0, r3, r4, lsl #6		
streq	r0, [r1], -r2, lsl #8		
svccs	0x00880666		
blmi	fe0e808c <LRemap+0xe807d>		
stmdbpl	r8, {r0, r1, r2, r3, r4, r7, sl, ip, sp, lr, pc}		
tsteq	r0, r2, lsl #28		
andeq	r2, r3, r1, lsl #18		
strcc	r0, [r0, -r0, lsl #4]		
andeq	r0, r0, #2		
vstreq	d15, [lr, #-4]		
mrseq	r0, (UNDEF	 17)	
andeq	r0, r0, r1		
tsteq	r0, r1		
teqvc	pc, #736	; 0x2e0	
movwvs	r6, #882	; 0x372	
ldmdbvs	r8!, {r1, r3, r4, r5, sl, fp, ip, lr}^		
stmdavc	lr!, {r2, r3, r5, r6, r8, fp, sp, lr}^		
blvs	191d01c <__undef_stack+0x180377c>		
teqcc	r0, ip, asr r2		
ldcpl	14, cr2, [r1], #-212	; 0xffffff2c	
ldclpl	14, cr6, [r5], #-412	; 0xfffffe64	
sfmpl	f7, 2, [sp], #-388	; 0xfffffe7c	
cmpvs	ip, lr, ror #8		
stmdavc	sp!, {r1, r4, r5, r6, r8, sl, fp, sp, lr}		
cdpvs	12, 6, cr6, cr9, cr9, {3}		
smcvs	21208	; 0x52d8	
ldmdbvs	ip, {r1, r5, r6, r8, fp, sp, lr}^		
strbvc	r6, [ip, #-878]!	; 0xfffffc92	
cmpvc	ip, #100, 10	; 0x19000000	
movwvs	r7, #889	; 0x379	
ldmdbvs	r8!, {r1, r3, r4, r5, sl, fp, ip, lr}^		
stmdavc	lr!, {r2, r3, r5, r6, r8, fp, sp, lr}^		
blvs	191d058 <__undef_stack+0x18037b8>		
teqcc	r0, ip, asr r2		
ldcpl	14, cr2, [r1], #-212	; 0xffffff2c	
ldclpl	14, cr6, [r5], #-412	; 0xfffffe64	
sfmpl	f7, 2, [sp], #-388	; 0xfffffe7c	
cfldrdvs	mvd7, [ip], {110}	; 0x6e	
ldrbvs	r6, [ip, -r9, ror #4]		
cmpvs	ip, r3, ror #6		
stmdavc	sp!, {r1, r4, r5, r6, r8, sl, fp, sp, lr}		
cdpvs	12, 6, cr6, cr9, cr9, {3}		
smcvs	21208	; 0x52d8	
ldrbcc	r6, [ip], #-2402	; 0xfffff69e	
teqcc	lr, lr, lsr #18		
cmnvs	lr, #92, 18	; 0x170000	
strbvs	r7, [r4, #-1388]!	; 0xfffffa94	
ldcpl	3, cr6, [sl], #-0		
stmdbvs	ip!, {r3, r4, r5, r6, r8, fp, sp, lr}^		
cmpvc	ip, #7208960	; 0x6e0000	
subscc	r6, ip, #100, 22	; 0x19000	
mrccs	1, 1, r3, cr5, cr0, {1}		
mcrvs	12, 3, r5, cr7, cr1, {1}		
rsbvc	r5, r1, #29952	; 0x7500	
strbtvc	r5, [lr], #-3181	; 0xfffff393	
ldfvse	f6, [r2, #-368]!	; 0xfffffe90	
stclvs	8, cr7, [r9], #-180	; 0xffffff4c	
ldclcs	14, cr6, [r8, #-420]!	; 0xfffffe5c	
stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^		
cmnvs	lr, #92, 18	; 0x170000	
strbvs	r7, [r4, #-1388]!	; 0xfffffa94	
ldcpl	3, cr6, [sl], #-0		
stmdbvs	ip!, {r3, r4, r5, r6, r8, fp, sp, lr}^		
cmpvc	ip, #7208960	; 0x6e0000	
subscc	r6, ip, #100, 22	; 0x19000	
mrccs	1, 1, r3, cr5, cr0, {1}		
mcrvs	12, 3, r5, cr7, cr1, {1}		
rsbvc	r5, r1, #29952	; 0x7500	
strbtvc	r5, [lr], #-3181	; 0xfffff393	
ldfvse	f6, [r2, #-368]!	; 0xfffffe90	
stclvs	8, cr7, [r9], #-180	; 0xffffff4c	
ldclcs	14, cr6, [r8, #-420]!	; 0xfffffe5c	
stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^		
cmnvs	lr, #92, 18	; 0x170000	
strbvs	r7, [r4, #-1388]!	; 0xfffffa94	
cmnvs	r1, #92, 26	; 0x1700	
strbvs	r6, [lr, #-2408]!	; 0xfffff698	
svcvs	0x00660000		
strbvs	r7, [r9, #-629]!	; 0xfffffd8b	
teqvs	lr, #119537664	; 0x7200000	
andeq	r0, r0, r0, lsl #2		
blvs	18dc15c <__undef_stack+0x17c28bc>		
andeq	r6, r0, #3014656	; 0x2e0000	
ldrbvc	r0, [pc], #-0	; 3b4 <L2CCDataLatency+0x293>	
cmnvc	r5, #121	; 0x79	
andeq	r6, r0, #3014656	; 0x2e0000	
ldrbtvc	r0, [r3], #-0		
strbtvs	r6, [r5], -r4, ror #8		
movweq	r6, #2094	; 0x82e	
ldrbvs	r0, [r2, #-0]!		
cdpcs	14, 7, cr6, cr4, cr5, {3}		
andeq	r0, r2, r8, rrx		
ldrbtvs	r7, [r4], #-768	; 0xfffffd00	
cdpcs	9, 6, cr6, cr2, cr12, {3}		
andeq	r0, r4, r8, rrx		
strbvs	r6, [r5, #-2304]!	; 0xfffff700	
cdpcs	6, 7, cr6, cr0, cr5, {3}		
andeq	r0, r5, r8, rrx		
cdpvs	15, 6, cr5, cr1, cr0, {0}		
stmdavs	lr!, {r0, r1, r4, r5, r6, r8, fp, sp, lr}		
andeq	r0, r0, r0, lsl #8		
cfldr64vs	mvdx6, [r7], #-440	; 0xfffffe48	
stmdavs	lr!, {r0, r3, r5, r6, r9, sp, lr}		
andeq	r0, r0, r0, lsl #8		
strbtvs	r6, [lr], -r3, ror #30		
stmdavs	lr!, {r0, r3, r5, r6, r8, r9, sl, sp, lr}		
andeq	r0, r0, r0, lsl #4		
strbtvc	r6, [r1], #-1382	; 0xfffffa9a	
cmnvc	r5, #1342177287	; 0x50000007	
andeq	r6, r0, #3014656	; 0x2e0000	
ldrbvc	r0, [pc], #-0	; 420 <_ABORT_STACK_SIZE+0x20>	
cmnvc	r5, #121	; 0x79	
streq	r6, [r0, #-2094]	; 0xfffff7d2	
ldrbvs	r0, [pc], #-0	; 42c <_ABORT_STACK_SIZE+0x2c>	
strbvc	r6, [r1, #-1637]!	; 0xfffff99b	
ldrbvc	r7, [pc], #-1132	; 434 <_ABORT_STACK_SIZE+0x34>	
cmnvc	r5, #121	; 0x79	
streq	r6, [r0, #-2094]	; 0xfffff7d2	
ldrbtvc	r0, [r3], #-0		
rsbvs	r6, r9, #100, 24	; 0x6400	
streq	r6, [r0, #-2094]	; 0xfffff7d2	
stclvs	0, cr0, [r1], #-0		
cmnvs	r3, ip, ror #30		
streq	r6, [r0], #-2094	; 0xfffff7d2	
ldrbtvc	r0, [r3], #-0		
cdpcs	9, 6, cr6, cr15, cr4, {3}		
andeq	r0, r4, r8, rrx		
strbvs	r6, [r4, #-768]!	; 0xfffffd00	
stmdavs	lr!, {r1, r2, r5, r6, r8, r9, ip, sp, lr}		
andeq	r0, r0, r0, lsl #4		
smcvs	18243	; 0x4743	
stmdavs	lr!, {r1, r4, r5, r6, r8, r9, sl, sp, lr}		
andeq	r0, r0, r0, lsl #6		
ldrbvs	r7, [r0, #-2420]!	; 0xfffff68c	
rsbeq	r2, r8, r3, ror lr		
strvc	r0, [r0], #-2		
cmnvc	r5, #121	; 0x79	
streq	r6, [r0, #-2094]	; 0xfffff7d2	
ldrbtvc	r0, [r3], #-0		
cdpcs	9, 6, cr6, cr15, cr4, {3}		
andeq	r0, r2, r8, rrx		
strbtvc	r6, [r1], #-3328	; 0xfffff300	
rsbeq	r2, r8, r8, ror #28		
strvs	r0, [r0], -r4		
ldmdbvs	r2!, {r0, r1, r2, r3, r5, r6, r8, sl, ip, sp, lr}^		
stmdavs	lr!, {r0, r2, r5, r6, r9, ip, sp, lr}		
andeq	r0, r0, r0, lsl #2		
cfstrdvs	mvd6, [r3, #-400]!	; 0xfffffe70	
cdpcs	4, 6, cr7, cr8, cr1, {3}		
andeq	r0, r1, r8, rrx		
streq	r0, [r0, #-0]		
andne	r6, r7, r2		
tsteq	sp, r0, lsl #6		
		; <UNDEFINED> instruction	 0x2108689f
bmi	281200 <__undef_stack+0x167960>		
ldrdhi	sl, [r1, fp]!		
stmdavs	r7!, {r0, r1, r5, r7, r8, sl, fp, lr}^		
stcvs	3, cr8, [r4], {131}	; 0x83	
stccc	3, cr8, [r8, #-416]	; 0xfffffe60	
mrseq	r0, R12_usr		
andeq	sp, r0, #6291456	; 0x600000	
adcseq	r0, sl, r4, lsl #4		
cdpcs	4, 0, cr0, cr4, cr2, {0}		
streq	r0, [r4], #-512	; 0xfffffe00	
andeq	r2, r0, #24576	; 0x6000	
strvs	r0, [r6], -r4, lsl #4		
andhi	r0, fp, #402653184	; 0x18000000	
bllt	feeda630 <LRemap+0xeda621>		
bvs	19ef464 <__undef_stack+0x18d5bc4>		
blmi	13132ac <__undef_stack+0x11f9a0c>		
streq	r0, [r2], #-76	; 0xffffffb4	
andeq	sl, r0, #3		
adcseq	r0, fp, r4, lsl #6		
blmi	c1524 <SLCRL2cRamConfig+0xa1322>		
movweq	r0, #16896	; 0x4200	
streq	r0, [r2], #-76	; 0xffffffb4	
andeq	fp, r0, #3072	; 0xc00	
subeq	r0, fp, r4, lsl #6		
cfstrsmi	mvf0, [r3], {2}		
movweq	r0, #16896	; 0x4200	
streq	r0, [r2], #-131	; 0xffffff7d	
teqne	r4, #805306368	; 0x30000000	
movweq	r0, #16896	; 0x4200	
andseq	r2, r4, r2, lsl #8		
stmdaeq	r3, {r1, sl}		
streq	r0, [r2], #-173	; 0xffffff53	
adceq	r0, lr, r3, lsl #16		
stmdaeq	r3, {r1, sl}		
streq	r0, [r2], #-173	; 0xffffff53	
stmdaeq	lr!, {r0, r1, r8, r9}^		
streq	r0, [r2], #-172	; 0xffffff54	
adcseq	r0, sl, r1, lsl #12		
streq	r0, [r2], -r2, lsl #8		
addeq	r7, r2, r3, lsl #16		
streq	r0, [r1], -r2, lsl #8		
streq	r0, [r2], #-130	; 0xffffff7e	
cfmadd32ne	mvax0, mvfx0, mvfx3, mvfx2		
streq	r0, [r2], #-130	; 0xffffff7e	
bmi	15c1188 <__undef_stack+0x14a78e8>		
mrseq	r0, R12_usr		
movweq	r6, #26118	; 0x6606	
strbthi	r8, [r8], #-560	; 0xfffffdd0	
movweq	r0, #16896	; 0x4200	
streq	r0, [r2], #-104	; 0xffffff98	
adceq	r0, sp, r3, lsl #16		
stmdaeq	r3, {r1, sl}		
streq	r0, [r2], #-169	; 0xffffff57	
strbteq	r0, [r6], -r1, lsl #12		
andeq	r0, r4, r8, lsl #5		
strbeq	r0, [r7], #-257	; 0xfffffeff	
andeq	r0, r2, r0		
ldrdeq	r0, [r0], -r7		
cdpeq	1, 15, cr0, cr11, cr2, {0}		
tsteq	r1, sp		
andeq	r0, r0, r1, lsl #2		
andeq	r0, r0, r0, lsl #2		
svccs	0x002e2e01		
rsbeq	r7, r3, r3, ror r2		
ldmdavc	ip, {r0, r1, r5, r6, r9, fp, ip, sp}^		
cdpvs	12, 6, cr6, cr9, cr9, {3}		
ldrbtvs	r5, [r3], #-3192	; 0xfffff388	
eorscc	r5, r2, fp, ror #24		
teqcc	lr, r1, lsr r5		
strbvc	r6, [lr, #-1884]!	; 0xfffff8a4	
ldfvse	f6, [r2, #-368]!	; 0xfffffe90	
ldclpl	14, cr6, [r4], #-368	; 0xfffffe90	
sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c	
stmdbvs	ip!, {r3, r4, r5, r6, r8, fp, sp, lr}^		
strvs	r7, [sp, #-2158]!	; 0xfffff792	
sfmpl	f6, 2, [r9], #-388	; 0xfffffe7c	
stclvs	14, cr6, [r3], #-420	; 0xfffffe5c	
cfstrdpl	mvd6, [r5], #-468	; 0xfffffe2c	
stmdavs	r3!, {r0, r2, r3, r5, r6, r8, sp, lr}^		
rsbeq	r6, r5, r9, ror #28		
ldmdavc	ip, {r0, r1, r5, r6, r9, fp, ip, sp}^		
cdpvs	12, 6, cr6, cr9, cr9, {3}		
ldrbtvs	r5, [r3], #-3192	; 0xfffff388	
eorscc	r5, r2, fp, ror #24		
teqcc	lr, r1, lsr r5		
strbvc	r6, [lr, #-1884]!	; 0xfffff8a4	
ldfvse	f6, [r2, #-368]!	; 0xfffffe90	
ldclpl	14, cr6, [r4], #-368	; 0xfffffe90	
sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c	
stmdbvs	ip!, {r3, r4, r5, r6, r8, fp, sp, lr}^		
strvs	r7, [sp, #-2158]!	; 0xfffff792	
sfmpl	f6, 2, [r9], #-388	; 0xfffffe7c	
stclvs	14, cr6, [r3], #-420	; 0xfffffe5c	
rsbeq	r6, r5, r5, ror r4		
cdpcs	14, 2, cr2, cr15, cr14, {1}		
strbtvs	r2, [r6], -lr, lsr #30		
stclvs	15, cr5, [r3], #-464	; 0xfffffe30	
cmnvc	fp, #-1140850687	; 0xbc000001	
rsbsvc	r6, r3, pc, asr r2		
ldrbcc	r7, [r3, -pc, lsr #32]!		
rsbvc	r6, pc, #2080374785	; 0x7c000001	
cmnvs	r8, r4, ror r5		
svccs	0x00305f39		
stclvs	14, cr6, [r3], #-420	; 0xfffffe5c	
rsbeq	r6, r5, r5, ror r4		
ldmdavc	ip, {r0, r1, r5, r6, r9, fp, ip, sp}^		
cdpvs	12, 6, cr6, cr9, cr9, {3}		
ldrbtvs	r5, [r3], #-3192	; 0xfffff388	
eorscc	r5, r2, fp, ror #24		
teqcc	lr, r1, lsr r5		
strbvc	r6, [lr, #-1884]!	; 0xfffff8a4	
ldfvse	f6, [r2, #-368]!	; 0xfffffe90	
ldclpl	14, cr6, [r4], #-368	; 0xfffffe90	
sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c	
stmdbvs	ip!, {r3, r4, r5, r6, r8, fp, sp, lr}^		
strvs	r7, [sp, #-2158]!	; 0xfffff792	
sfmpl	f6, 2, [r9], #-388	; 0xfffffe7c	
stclvs	14, cr6, [r3], #-420	; 0xfffffe5c	
cfstrdpl	mvd6, [r5], #-468	; 0xfffffe2c	
rsbseq	r7, r3, r3, ror r9		
ldmdavc	ip, {r0, r1, r5, r6, r9, fp, ip, sp}^		
cdpvs	12, 6, cr6, cr9, cr9, {3}		
ldrbtvs	r5, [r3], #-3192	; 0xfffff388	
eorscc	r5, r2, fp, ror #24		
teqcc	lr, r1, lsr r5		
strbvc	r6, [lr, #-1884]!	; 0xfffff8a4	
ldfvse	f6, [r2, #-368]!	; 0xfffffe90	
ldclpl	14, cr6, [r4], #-368	; 0xfffffe90	
stclpl	9, cr6, [r2], #-432	; 0xfffffe50	
stclpl	3, cr6, [r3], #-412	; 0xfffffe64	
sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c	
stmdbvs	ip!, {r3, r4, r5, r6, r8, fp, sp, lr}^		
strvs	r7, [sp, #-2158]!	; 0xfffff792	
sfmpl	f6, 2, [r9], #-388	; 0xfffffe7c	
mrccs	14, 1, r2, cr9, cr4, {1}		
mcrvs	12, 3, r5, cr9, cr1, {1}		
ldrbtvs	r6, [r5], #-3171	; 0xfffff39d	
stcvs	0, cr0, [r0, #-404]	; 0xfffffe6c	
cdpcs	9, 6, cr6, cr14, cr1, {3}		
andeq	r0, r1, r3, rrx		
strbvs	r5, [r4, #-3840]!	; 0xfffff100	
ldfvse	f6, [r5], #-408	; 0xfffffe68	
ldmdbvc	r4!, {r2, r4, r5, r6, r8, r9, sl, fp, ip, lr}^		
mrccs	5, 3, r6, cr3, cr0, {3}		
andeq	r0, r2, r8, rrx		
ldrbtvs	r7, [r4], #-768	; 0xfffffd00	
cdpcs	14, 7, cr6, cr4, cr9, {3}		
andeq	r0, r3, r8, rrx		
stclvs	8, cr7, [r9], #-0		
rsbsvc	r7, r9, pc, asr r4		
stmdavs	lr!, {r0, r2, r5, r6, r8, r9, ip, sp, lr}		
andeq	r0, r0, r0, lsl #8		
rsbvc	r7, sp, #120, 8	; 0x78000000	
cdpcs	4, 7, cr7, cr2, cr3, {3}		
andeq	r0, r4, r8, rrx		
ldrbtvs	r7, [r4], #-768	; 0xfffffd00	
stmdavs	lr!, {r0, r3, r5, r6, r8, r9, sl, fp, sp, lr}		
andeq	r0, r0, r0, lsl #6		
cmnvc	lr, #-1073741801	; 0xc0000017	
rsbeq	r2, r8, r9, ror #28		
cdpvs	0, 0, cr0, cr0, cr3, {0}		
stmdbvs	ip!, {r0, r2, r5, r6, r8, r9, sl, ip, sp, lr}^		
rsbeq	r2, r8, r2, ror #28		
movwvs	r0, #3		
stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^		
rsbeq	r2, r8, r7, ror #28		
stmdbvs	r0, {r0, r2}		
strbtvs	r6, [r5], -r5, ror #10		
rsbeq	r2, r8, r0, ror lr		
strvs	r0, [r0], -r2		
ldrbvc	r6, [r4, #-357]!	; 0xfffffe9b	
mrccs	5, 3, r6, cr3, cr2, {3}		
andeq	r0, r5, r8, rrx		
strbvs	r6, [r4, #-768]!	; 0xfffffd00	
stmdavs	lr!, {r1, r2, r5, r6, r8, r9, ip, sp, lr}		
andeq	r0, r0, r0, lsl #10		
strbtvs	r7, [r4], #-1139	; 0xfffffb8d	
stmdavs	lr!, {r0, r2, r5, r6, r9, sl, sp, lr}		
andeq	r0, r0, r0, lsl #12		
smcvs	18243	; 0x4743	
stmdavs	lr!, {r1, r4, r5, r6, r8, r9, sl, sp, lr}		
andeq	r0, r0, r0, lsl #12		
mcrvs	5, 3, r6, cr5, cr2, {3}		
rsbeq	r2, r8, r4, ror lr		
svcpl	0x00000005		
ldrbvs	r7, [r0, #-2420]!	; 0xfffff68c	
rsbeq	r2, r8, r3, ror lr		
svcpl	0x00000005		
ldrbvs	r7, [r0, #-2420]!	; 0xfffff68c	
rsbeq	r2, r8, r3, ror lr		
stcvs	0, cr0, [r0], {2}		
cdpcs	3, 6, cr6, cr11, cr15, {3}		
andeq	r0, r5, r8, rrx		
rsbsvc	r7, r9, r0, lsl #8		
stmdavs	lr!, {r0, r2, r5, r6, r8, r9, ip, sp, lr}		
andeq	r0, r0, r0, lsl #10		
ldrbvs	r7, [r0, #-2420]!	; 0xfffff68c	
rsbeq	r2, r8, r3, ror lr		
movwvc	r0, #2		
svcvs	0x00696474		
streq	r6, [r0, #-2094]	; 0xfffff7d2	
ldrbtvc	r0, [r3], #-0		
rsbvs	r6, r9, #100, 24	; 0x6400	
movweq	r6, #2094	; 0x82e	
ldrbtvc	r0, [r3], #-0		
rsbvs	r6, r9, #100, 24	; 0x6400	
andeq	r6, r0, #3014656	; 0x2e0000	
stclvs	0, cr0, [r1], #-0		
cmnvs	r3, ip, ror #30		
movweq	r6, #2094	; 0x82e	
cmnvs	sp, r0		
stmdavs	lr!, {r2, r4, r5, r6, fp, sp, lr}		
andeq	r0, r0, r0, lsl #6		
strbvc	r7, [r3, #-888]!	; 0xfffffc88	
strbvs	r6, [sp, #-2420]!	; 0xfffff68c	
rsbeq	r2, r8, r2, ror lr		
stmdavc	r0, {r2}		
strbtvc	r7, [r1], #-1139	; 0xfffffb8d	
stmdavs	lr!, {r0, r2, r4, r5, r6, r8, r9, ip, sp, lr}		
andeq	r0, r0, r0, lsl #8		
stmdbvs	r4!, {r0, r1, r4, r5, r6, sl, ip, sp, lr}^		
stmdavs	lr!, {r1, r2, r3, r5, r6, sl, ip, sp, lr}		
andeq	r0, r0, r0, lsl #12		
svcpl	0x006c6978		
ldrbvs	r7, [r3, #-865]!	; 0xfffffc9f	
stmdavs	lr!, {r1, r4, r5, r6, sl, ip, sp, lr}		
andeq	r0, r0, r0, lsl #8		
strbvc	r7, [r3, #-888]!	; 0xfffffc88	
strbvs	r6, [sp, #-2420]!	; 0xfffff68c	
		; <UNDEFINED> instruction	 0x77685f72
streq	r6, [r0], #-2094	; 0xfffff7d2	
ldmdbvs	r8!, {}^	; <UNPREDICTABLE>	
svcvs	0x00695f6c		
streq	r6, [r0], #-2094	; 0xfffff7d2	
rsbsvc	r0, r8, r0		
ldrbtvs	r6, [r5], #-1395	; 0xfffffa8d	
cmnvc	r1, #444	; 0x1bc	
rsbeq	r2, r8, sp, ror #28		
stmdavc	r0, {r2}		
svcpl	0x00676572		
ldrbtvc	r6, [r2], #-3939	; 0xfffff09d	
stmdbcc	r1!, {r0, r2, r5, r6, fp, ip, sp, lr}^		
streq	r6, [r0], #-2094	; 0xfffff7d2	
rsbsvc	r0, r8, r0		
ldrbtvs	r6, [r5], #-1395	; 0xfffffa8d	
cmnvc	r1, #444	; 0x1bc	
cmnvs	r7, #436	; 0x1b4	
rsbeq	r2, r8, r3, ror #28		
stmdavc	r0, {r2}		
subsvc	r6, pc, r9, ror #24		
strbtvc	r6, [lr], #-2418	; 0xfffff68e	
rsbeq	r2, r8, r6, ror #28		
movwvs	r0, #4		
ldrbvs	r7, [r0, #-2420]!	; 0xfffff68c	
movweq	r6, #2094	; 0x82e	
ldrbtvc	r0, [r3], #-0		
		; <UNDEFINED> instruction	 0x676e6972
movweq	r6, #2094	; 0x82e	
ldrbtvc	r0, [r3], #-0		
		; <UNDEFINED> instruction	 0x676e6972
streq	r6, [r0, #-2094]	; 0xfffff7d2	
rsbsvc	r0, r8, r0		
sfmvs	f7, 2, [r1, #-388]!	; 0xfffffe7c	
rsbvc	r7, r5, #1694498816	; 0x65000000	
rsbeq	r2, r8, r3, ror lr		
stmdavc	r0, {r2}		
cmnvs	r2, r0, ror r1		
ldrbvs	r6, [r4, #-1389]!	; 0xfffffa93	
subsvc	r7, pc, r2, ror r3	; <UNPREDICTABLE>	
rsbeq	r2, r8, r3, ror lr		
stmdavc	r0, {r2}		
		; <UNDEFINED> instruction	 0x67756373
stmdavs	lr!, {r0, r3, r5, r6, r8, r9, sp, lr}		
andeq	r0, r0, r0, lsl #8		
strbvc	r7, [r3, #-888]!	; 0xfffffc88	
svcpl	0x00636967		
stmdavs	lr!, {r3, r5, r6, r8, r9, sl, ip, sp, lr}		
andeq	r0, r0, r0, lsl #8		
svcpl	0x006c6978		
strbvs	r7, [r3, #-2149]!	; 0xfffff79b	
svcvs	0x00697470		
rsbeq	r2, r8, lr, ror #28		
andvc	r0, r0, r4		
ldrbtvs	r6, [r4], -ip, ror #2		
cdpcs	2, 6, cr7, cr13, cr15, {3}		
andeq	r0, r1, r8, rrx		
cmnvs	ip, r0		
rsbvc	r6, pc, #116, 12	; 0x7400000	
svcvs	0x00635f6d		
strbvs	r6, [r9, -lr, ror #12]!		
tsteq	r0, lr, lsr #16		
ldmdbvs	r4!, {}^	; <UNPREDICTABLE>	
stmdavs	lr!, {r0, r2, r3, r5, r6, r8, sl, sp, lr}		
andeq	r0, r0, r0, lsl #6		
strbvs	r6, [sp, #-2420]!	; 0xfffff68c	
andeq	r6, r0, #3014656	; 0x2e0000	
ldrbtvc	r0, [r8], #-0		
svcpl	0x00656d69		
rsbeq	r2, r8, ip, ror #28		
stmdavc	r0, {r2}		
cmnvs	r2, #116, 26	; 0x1d00	
lfmvs	f7, 2, [pc], {116}	; 0x74	
streq	r6, [r0], #-2094	; 0xfffff7d2	
andeq	r0, r0, r0		
lfmeq	f0, 2, [ip], {5}		
movwne	r0, #12304	; 0x3010	
blt	28159c <__undef_stack+0x167cfc>		
blmi	12851a8 <__undef_stack+0x116b908>		
bllt	feed3ad0 <LRemap+0xed3ac1>		
vmovlt.u16	fp, d27[2]		
movweq	r0, #16896	; 0x4200	
streq	r0, [r2], #-104	; 0xffffff98	
teqne	ip, #805306368	; 0x30000000	
movweq	r0, #16896	; 0x4200	
andeq	r2, pc, r2, lsl #24		
streq	r0, [r1], -r2, lsl #8		
stmibvs	r7, {r1, r2, r5, r6, r9, sl}		
adceq	r6, r0, #3063808	; 0x2ec000	
andeq	r1, r0, #68, 12	; 0x4400000	
andmi	r0, r2, #4, 4	; 0x40000000	
streq	r0, [r2], #-20	; 0xffffffec	
blt	1d415dc <__undef_stack+0x1c27d3c>		
mrseq	r0, R12_usr		
andeq	r6, r0, #6291456	; 0x600000	
cdpvc	2, 0, cr0, cr6, cr4, {0}		
mrseq	r0, R12_usr		
movweq	r6, #26118	; 0x6606	
blmi	12e1274 <__undef_stack+0x11c79d4>		
blmi	12d371c <__undef_stack+0x11b9e7c>		
tsteq	r0, r2, lsl #8		
andeq	r1, r2, r1, lsl #2		
sfm	f0, 4, [r0], {-0}		
andeq	r0, r0, #1		
vstreq	d15, [lr, #-4]		
mrseq	r0, (UNDEF	 17)	
andeq	r0, r0, r1		
tsteq	r0, r1		
teqvc	pc, #736	; 0x2e0	
mcrcs	3, 0, r6, cr0, cr2, {3}		
cdpcs	15, 2, cr2, cr14, cr14, {1}		
strbtvc	r6, [r6], #-1583	; 0xfffff9d1	
svcvs	0x006c635f		
svcpl	0x00736b63		
svccs	0x00707362		
svcpl	0x00377370		
ldrbtvc	r6, [r2], #-3939	; 0xfffff09d	
stmdbcc	r1!, {r0, r2, r5, r6, fp, ip, sp, lr}^		
stmdbvs	pc!, {r0, r1, r2, r3, r4, r6, ip, sp}	; <UNPREDICTABLE>	
strbvc	r6, [ip, #-878]!	; 0xfffffc92	
movwvs	r6, #1380	; 0x564	
ldmdbvs	r8!, {r1, r3, r4, r5, sl, fp, ip, lr}^		
stmdavc	lr!, {r2, r3, r5, r6, r8, fp, sp, lr}^		
blvs	191d7c0 <__undef_stack+0x1803f20>		
teqcc	r0, ip, asr r2		
ldcpl	14, cr2, [r1], #-212	; 0xffffff2c	
ldclpl	14, cr6, [r5], #-412	; 0xfffffe64	
sfmpl	f7, 2, [sp], #-388	; 0xfffffe7c	
cfldrdvs	mvd7, [ip], {110}	; 0x6e	
ldrbvs	r6, [ip, -r9, ror #4]		
cmpvs	ip, r3, ror #6		
stmdavc	sp!, {r1, r4, r5, r6, r8, sl, fp, sp, lr}		
cdpvs	12, 6, cr6, cr9, cr9, {3}		
smcvs	21208	; 0x52d8	
ldrbcc	r6, [ip], #-2402	; 0xfffff69e	
teqcc	lr, lr, lsr #18		
cmnvs	lr, #92, 18	; 0x170000	
strbvs	r7, [r4, #-1388]!	; 0xfffffa94	
ldcpl	3, cr6, [sl], #-0		
stmdbvs	ip!, {r3, r4, r5, r6, r8, fp, sp, lr}^		
cmpvc	ip, #7208960	; 0x6e0000	
subscc	r6, ip, #100, 22	; 0x19000	
mrccs	1, 1, r3, cr5, cr0, {1}		
mcrvs	12, 3, r5, cr7, cr1, {1}		
rsbvc	r5, r1, #29952	; 0x7500	
strbtvc	r5, [lr], #-3181	; 0xfffff393	
ldfvse	f6, [r2, #-368]!	; 0xfffffe90	
stclvs	8, cr7, [r9], #-180	; 0xffffff4c	
ldclcs	14, cr6, [r8, #-420]!	; 0xfffffe5c	
stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^		
cmnvs	lr, #92, 18	; 0x170000	
strbvs	r7, [r4, #-1388]!	; 0xfffffa94	
ldcpl	3, cr6, [sl], #-0		
stmdbvs	ip!, {r3, r4, r5, r6, r8, fp, sp, lr}^		
cmpvc	ip, #7208960	; 0x6e0000	
subscc	r6, ip, #100, 22	; 0x19000	
mrccs	1, 1, r3, cr5, cr0, {1}		
mcrvs	12, 3, r5, cr7, cr1, {1}		
rsbvc	r5, r1, #29952	; 0x7500	
strbtvc	r5, [lr], #-3181	; 0xfffff393	
ldfvse	f6, [r2, #-368]!	; 0xfffffe90	
stclvs	8, cr7, [r9], #-180	; 0xffffff4c	
ldclcs	14, cr6, [r8, #-420]!	; 0xfffffe5c	
stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^		
cmnvs	lr, #92, 18	; 0x170000	
strbvs	r7, [r4, #-1388]!	; 0xfffffa94	
cmnvs	r1, #92, 26	; 0x1700	
strbvs	r6, [lr, #-2408]!	; 0xfffff698	
ldcpl	3, cr6, [sl], #-0		
stmdbvs	ip!, {r3, r4, r5, r6, r8, fp, sp, lr}^		
cmpvc	ip, #7208960	; 0x6e0000	
subscc	r6, ip, #100, 22	; 0x19000	
mrccs	1, 1, r3, cr5, cr0, {1}		
mcrvs	12, 3, r5, cr7, cr1, {1}		
rsbvc	r5, r1, #29952	; 0x7500	
strbtvc	r5, [lr], #-3181	; 0xfffff393	
ldfvse	f6, [r2, #-368]!	; 0xfffffe90	
stclvs	8, cr7, [r9], #-180	; 0xffffff4c	
ldclcs	14, cr6, [r8, #-420]!	; 0xfffffe5c	
stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^		
cmnvs	lr, #92, 18	; 0x170000	
strbvs	r7, [r4, #-1388]!	; 0xfffffa94	
cmnvc	r9, #92, 6	; 0x70000001	
ldclvs	0, cr0, [r0], #-0		
svcvs	0x00667461		
teqvs	lr, #7296	; 0x1c80	
andeq	r0, r0, r0, lsl #2		
rsbvc	r7, r1, #120	; 0x78	
strbtvc	r6, [r5], #-3425	; 0xfffff29f	
cdpcs	2, 7, cr7, cr3, cr5, {3}		
andeq	r0, r2, r8, rrx		
cmnvs	r0, r0, lsl #16		
strbvs	r6, [sp, #-370]!	; 0xfffffe8e	
cmnvc	r2, #116, 10	; 0x1d000000	
mrccs	0, 3, r7, cr3, cr15, {2}		
andeq	r0, r2, r8, rrx		
stclvs	8, cr7, [r9], #-0		
cmnvs	r1, #2080374785	; 0x7c000001	
stmdavs	lr!, {r3, r5, r6, r8, sl, sp, lr}		
andeq	r0, r0, r0, lsl #4		
svcpl	0x006c6978		
ldrbvs	r7, [r0, #-2420]!	; 0xfffff68c	
rsbeq	r2, r8, r3, ror lr		
movwvc	r0, #2		
mcrvs	4, 3, r6, cr9, cr4, {3}		
rsbeq	r2, r8, r4, ror lr		
movwvc	r0, #3		
mcrvs	4, 3, r6, cr9, cr4, {3}		
rsbeq	r2, r8, r4, ror lr		
svcpl	0x00000004		
cmnvs	r6, r4, ror #10		
svcpl	0x00746c75		
ldrbvs	r7, [r0, #-2420]!	; 0xfffff68c	
rsbeq	r2, r8, r3, ror lr		
strvs	r0, [r0], -r5		
ldrbvc	r6, [r4, #-357]!	; 0xfffffe9b	
mrccs	5, 3, r6, cr3, cr2, {3}		
andeq	r0, r6, r8, rrx		
ldrbtvs	r7, [r4], #-768	; 0xfffffd00	
cdpcs	5, 6, cr6, cr6, cr4, {3}		
andeq	r0, r3, r8, rrx		
cmnvs	ip, r0		
rsbvc	r6, pc, #116, 12	; 0x7400000	
svcvs	0x00635f6d		
strbvs	r6, [r9, -lr, ror #12]!		
tsteq	r0, lr, lsr #16		
andeq	r0, r0, r0		
subsne	r0, r4, r5, lsl #4		
movwcc	r0, #12304	; 0x3010	
bmi	3017fc <__undef_stack+0x1e7f5c>		
svccs	0x002f4b6a		
rsbpl	r5, sl, #536870915	; 0x20000003	
blmi	c8c8c0 <__undef_stack+0xb73020>		
andeq	r0, r2, pc, lsr #4		
rsbseq	r0, sl, r1, lsl #2		
andeq	r0, r2, r0		
andeq	r0, r0, r4, lsr #32		
cdpeq	1, 15, cr0, cr11, cr2, {0}		
tsteq	r1, sp		
andeq	r0, r0, r1, lsl #2		
andeq	r0, r0, r0, lsl #2		
cmnvc	r1, #1		
ldrbvs	r5, [r6, #-3949]!	; 0xfffff093	
rsbvc	r7, pc, #1660944384	; 0x63000000	
subseq	r2, r3, r3, ror lr		
andeq	r0, r0, r0		
andeq	r0, r2, r0, lsl #10		
movweq	r1, #0		
svccs	0x000100cd		
svccs	0x002f2f2f		
eorscc	r2, r3, pc, lsr #30		
svccs	0x002f2f2f		
cdpcs	3, 0, cr0, cr9, cr15, {1}		
svccs	0x002f2f31		
teqcc	r0, pc, lsr #30		
svccs	0x002f3032		
eorcc	r2, pc, #47, 30	; 0xbc	
svccs	0x002f2f31		
svccs	0x00302f2f		
eorscc	r3, r0, r2, lsr r0		
svccs	0x002f3032		
eorscc	r2, r0, pc, lsr #30		
eorscc	r3, r0, r0, lsr r3		
eorscc	r3, r2, r0, lsr r0		
eorseq	r3, r0, #48	; 0x30	
tsteq	r1, r2		
andeq	r0, r0, r8, lsl r1		
andseq	r0, sp, r2		
mrseq	r0, (UNDEF	 2)	
strdeq	r0, [sp], -fp		
tsteq	r1, r1, lsl #2		
mrseq	r0, (UNDEF	 0)	
andeq	r0, r1, r0		
strbtvc	r6, [pc], #-3938	; ca8 <_SUPERVISOR_STACK_SIZE+0x4a8>	
andeq	r5, r0, lr, lsr #6		
andeq	r0, r0, r0		
rscseq	r0, ip, r5, lsl #4		
blhi	c0cf8 <SLCRL2cRamConfig+0xa0af6>		
svccs	0x002f0101		
teqeq	pc, #47	; 0x2f	
svccs	0x002f2e0e		
svccs	0x002f312f		
svccs	0x002f322f		
teqcc	pc, pc, lsr #4		
teqcc	pc, pc, lsr #30		
svccs	0x00312f2f		
svccs	0x00312f2f		
teqcc	pc, #47, 30	; 0xbc	
svccs	0x00302f2f		
eorcc	r2, pc, pc, lsr #30		
svccs	0x00302f2f		
svccs	0x002f302f		
svccs	0x002f3130		
svccs	0x002f2f30		
teqeq	pc, #50, 30	; 0xc8	
svccs	0x002f2e1d		
eorcc	r2, pc, pc, lsr #30		
svccs	0x002f2f2f		
svccs	0x002f302f		
eorcc	r2, pc, pc, lsr #30		
svccs	0x002f2f2f		
svccs	0x002f302f		
eorcc	r2, pc, pc, lsr #30		
svccs	0x002f2f2f		
svccs	0x002f322f		
eorscc	r2, r1, r1, lsr pc		
svccs	0x0032302f		
svccs	0x002f302f		
eorcc	r2, pc, r0, lsr pc	; <UNPREDICTABLE>	
svccs	0x002f2f2f		
svccs	0x002f2f31		
eorcc	r2, pc, r1, lsr pc	; <UNPREDICTABLE>	
svccs	0x00302f2f		
svccs	0x00302f2f		
eorcc	r3, pc, pc, lsr #2		
svccs	0x002e0e03		
eorcc	r2, pc, pc, lsr #30		
svccs	0x002f2f2f		
svccs	0x002f2f2f		
svccs	0x002f2f2f		
eorscc	r2, r0, pc, lsr #30		
svccs	0x002f2f2f		
svccs	0x00302f2f		
svccs	0x002f312f		
blx	cce32 <SLCRL2cRamConfig+0xacc30>		
ldrtcc	r2, [r2], #-3709	; 0xfffff183	
cdpcs	3, 1, cr0, cr3, cr15, {1}		
svccs	0x00323032		
eorscc	r2, r1, #49, 30	; 0xc4	
stmdbcs	r3, {r0, r2, r4, r5, ip, sp}		
ldrcc	r3, [r5, #-1326]!	; 0xfffffad2	
teqeq	r2, #222298112	; 0xd400000	
stmdbeq	r3, {r0, r3, r9, sl, fp, sp}		
svccs	0x00312f2e		
movwgt	r2, #16177	; 0x3f31	
eorseq	r2, r1, #0, 28		
tsteq	r1, r2		
andeq	r0, r0, sl, asr r0		
eorseq	r0, r3, r2		
mrseq	r0, (UNDEF	 2)	
strdeq	r0, [sp], -fp		
tsteq	r1, r1, lsl #2		
mrseq	r0, (UNDEF	 0)	
andeq	r0, r1, r0		
strbtvc	r6, [r3], #-1398	; 0xfffffa8a	
cdpcs	2, 7, cr7, cr3, cr15, {3}		
andeq	r0, r0, r3, rrx		
stclvs	8, cr7, [r9], #-0		
cmnvs	r8, #398458880	; 0x17c00000	
ldmdbvs	r4!, {r0, r2, r5, r6, ip, sp, lr}^		
stmdavs	lr!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}		
andeq	r0, r0, r0		
andeq	r0, r5, #0		
andseq	r2, r0, r0, lsr #7		
tsteq	r0, r3, lsl #16		
mrcls	3, 0, r0, cr2, cr3, {0}		
mrcls	3, 0, r0, cr2, cr3, {0}		
mrcls	3, 0, r0, cr2, cr3, {0}		
mrcls	3, 0, r0, cr2, cr3, {0}		
andeq	r0, sl, r3, lsl r2		
subeq	r0, pc, r1, lsl #2		
andeq	r0, r2, r0		
andeq	r0, r0, r1, lsr #32		
cdpeq	1, 15, cr0, cr11, cr2, {0}		
tsteq	r1, sp		
andeq	r0, r0, r1, lsl #2		
andeq	r0, r0, r0, lsl #2		
ldmdbvs	r8!, {r0}^		
rsbvc	r2, r3, #108, 26	; 0x1b00	
teqpl	lr, #116	; 0x74	
andeq	r0, r0, r0		
andeq	r0, r5, #0		
andseq	r2, r0, r8, lsl r4		
tsteq	r0, r3, lsl #30		
teqcc	pc, r0, lsr r1	; <UNPREDICTABLE>	
eorcc	r2, pc, #47, 30	; 0xbc	
svccs	0x002f312f		
svccs	0x0031332f		
svccs	0x0031362f		
teqcc	r6, r1, lsr r1		
tsteq	r0, r2, lsl #4		
andeq	r2, r4, r1, lsl #10		
strle	r0, [r0, #-512]	; 0xfffffe00	
andeq	r0, r0, #0		
vstreq	d15, [lr, #-4]		
mrseq	r0, (UNDEF	 17)	
andeq	r0, r0, r1		
tsteq	r0, r1		
ldmdavc	ip, {r0, r1, r5, r6, r9, fp, ip, sp}^		
cdpvs	12, 6, cr6, cr9, cr9, {3}		
ldrbtvs	r5, [r3], #-3192	; 0xfffff388	
eorscc	r5, r2, fp, ror #24		
teqcc	lr, r1, lsr r5		
strbvc	r6, [lr, #-1884]!	; 0xfffff8a4	
ldfvse	f6, [r2, #-368]!	; 0xfffffe90	
ldclpl	14, cr6, [r4], #-368	; 0xfffffe90	
sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c	
stmdbvs	ip!, {r3, r4, r5, r6, r8, fp, sp, lr}^		
strvs	r7, [sp, #-2158]!	; 0xfffff792	
sfmpl	f6, 2, [r9], #-388	; 0xfffffe7c	
stclvs	14, cr6, [r3], #-420	; 0xfffffe5c	
cfstrdpl	mvd6, [r5], #-468	; 0xfffffe2c	
stmdavs	r3!, {r0, r2, r3, r5, r6, r8, sp, lr}^		
rsbeq	r6, r5, r9, ror #28		
ldmdavc	ip, {r0, r1, r5, r6, r9, fp, ip, sp}^		
cdpvs	12, 6, cr6, cr9, cr9, {3}		
ldrbtvs	r5, [r3], #-3192	; 0xfffff388	
eorscc	r5, r2, fp, ror #24		
teqcc	lr, r1, lsr r5		
strbvc	r6, [lr, #-1884]!	; 0xfffff8a4	
ldfvse	f6, [r2, #-368]!	; 0xfffffe90	
ldclpl	14, cr6, [r4], #-368	; 0xfffffe90	
sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c	
stmdbvs	ip!, {r3, r4, r5, r6, r8, fp, sp, lr}^		
strvs	r7, [sp, #-2158]!	; 0xfffff792	
sfmpl	f6, 2, [r9], #-388	; 0xfffffe7c	
stclvs	14, cr6, [r3], #-420	; 0xfffffe5c	
rsbeq	r6, r5, r5, ror r4		
stclvs	8, cr7, [r9], #-0		
cmnvs	r1, #2080374785	; 0x7c000001	
teqvs	lr, #104, 10	; 0x1a000000	
andeq	r0, r0, r0		
		; <UNDEFINED> instruction	 0x6665645f
strbtvc	r7, [ip], #-1377	; 0xfffffa9f	
rsbsvc	r7, r9, pc, asr r4		
stmdavs	lr!, {r0, r2, r5, r6, r8, r9, ip, sp, lr}		
andeq	r0, r0, r0, lsl #2		
stmdbvs	r4!, {r0, r1, r4, r5, r6, sl, ip, sp, lr}^		
stmdavs	lr!, {r1, r2, r3, r5, r6, sl, ip, sp, lr}		
andeq	r0, r0, r0, lsl #4		
svcpl	0x006c6978		
stmdavs	lr!, {r0, r3, r5, r6, r8, r9, sl, fp, sp, lr}		
andeq	r0, r0, r0		
svcpl	0x006c6978		
ldrbvs	r7, [r0, #-2420]!	; 0xfffff68c	
rsbeq	r2, r8, r3, ror lr		
andeq	r0, r0, r0		
cfstr32vc	mvfx0, [r2], {-0}		
movweq	r1, #36	; 0x24	
adfcsdz	f0, f1, f7		
		; <UNDEFINED> instruction	 0xf9032f31
orreq	r4, r4, #8, 20	; 0x8000	
blmi	b9fec0 <__undef_stack+0xa86620>		
blvc	fea41c84 <LRemap+0xa41c75>		
biceq	r0, ip, lr, lsr #6		
stcmi	9, cr1, [pc], #-296	; e30 <_SUPERVISOR_STACK_SIZE+0x630>	
teqeq	r0, #312	; 0x138	
strvc	r4, [r3, #-2574]	; 0xfffff5f2	
cdpcs	3, 0, cr0, cr11, cr10, {2}		
andvc	r2, r3, pc, lsr #30		
bmi	4c1c24 <__undef_stack+0x3a8384>		
bmi	481c2c <__undef_stack+0x36838c>		
teqeq	pc, #-2147483637	; 0x8000000b	
blmi	1282264 <__undef_stack+0x11689c4>		
mvneq	r0, #872415233	; 0x34000001	
stmdble	r3, {r1, r2, r3, r5, fp, sp, lr}		
blgt	cc960 <SLCRL2cRamConfig+0xac75e>		
teqcc	lr, r0, lsl #20		
ldreq	r0, [sl], pc, lsr #6		
cdplt	4, 0, cr8, cr3, cr10, {2}		
stclmi	14, cr2, [fp, #-504]	; 0xfffffe08	
cdpcs	5, 7, cr10, cr11, cr3, {0}		
bne	1285fa8 <__undef_stack+0x116c708>		
subcc	r4, lr, #48128	; 0xbc00	
ldfmis	f3, [r0], #-172	; 0xffffff54	
bleq	cd544 <SLCRL2cRamConfig+0xad342>		
cdpcs	3, 6, cr0, cr15, cr14, {1}		
svccs	0x004a1603		
bmi	36bc0 <SLCRL2cRamConfig+0x169be>		
svccs	0x002e0a03		
eorcc	r3, ip, sp, asr #32		
eorcc	r3, sl, #268435459	; 0x10000003	
bcs	cce888 <__undef_stack+0xbb4fe8>		
cmneq	r4, #-872415232	; 0xcc000000	
bvc	e17f0 <SLCRL2cRamConfig+0xc15ee>		
andeq	r3, r0, #192937984	; 0xb800000	
addseq	r0, pc, r4, lsl #6		
tstcc	r3, r2, lsl #8		
movweq	r0, #16896	; 0x4200	
streq	r0, [r2], #-42	; 0xffffffd6	
cdpcs	3, 0, cr0, cr15, cr3, {0}		
movweq	r0, #16896	; 0x4200	
eoreq	r7, lr, r3, lsl #2		
stmdbmi	r2, {r1, sl}		
svccs	0x00661703		
bmi	1fbc004 <__undef_stack+0x1ea2764>		
cmpcc	pc, r3, lsr r5	; <UNPREDICTABLE>	
orrseq	r0, r1, r0, lsr r3		
stclmi	3, cr1, [fp, #-296]	; 0xfffffed8	
strbne	r1, [sl, -r3, lsl #8]		
subcc	r4, lr, #12032	; 0x2f00	
ldfmis	f3, [r0], #-172	; 0xffffff54	
teqeq	lr, #12288	; 0x3000	
tstne	r3, r4, ror lr		
andne	r2, r3, sl, asr #30		
cfstrsmi	mvf3, [pc, #-296]!	; ef8 <_SUPERVISOR_STACK_SIZE+0x6f8>	
cdpcs	3, 0, cr0, cr10, cr13, {2}		
teqcc	r3, #208896	; 0x33000	
andhi	r0, r9, #100, 6	; 0x90000001	
strcc	r7, [lr, #-2563]!	; 0xfffff5fd	
movweq	r0, #16896	; 0x4200	
streq	r0, [r2], #-159	; 0xffffff61	
andeq	r3, r0, #-1073741824	; 0xc0000000	
eoreq	r0, sl, r4, lsl #6		
movweq	r0, #13314	; 0x3402	
andeq	r2, r0, #14, 28	; 0xe0	
andvc	r0, r3, #4, 6	; 0x10000000	
streq	r0, [r2], #-46	; 0xffffffd2	
strne	r4, [r3], -r2, lsl #18		
		; <UNDEFINED> instruction	 0xf1032f66
eorscc	r4, r2, #512000	; 0x7d000	
andls	r3, r3, r6, lsr r0		
blmi	4d386c <__undef_stack+0x3b9fcc>		
bmi	4c1d9c <__undef_stack+0x3a84fc>		
mcrmi	15, 2, r2, cr12, cr7, {0}		
eorscc	r2, r1, r2, lsr fp		
cdpcs	3, 0, cr0, cr10, cr12, {2}		
teqeq	lr, #50331648	; 0x3000000	
teqeq	pc, #69632	; 0x11000	
blmi	4d38cc <__undef_stack+0x3ba02c>		
bmi	3c1db8 <__undef_stack+0x2a8518>		
cmpcc	pc, r7, lsl r5	; <UNPREDICTABLE>	
bmi	3c1d4c <__undef_stack+0x2a84ac>		
strbcc	r3, [lr, #-277]	; 0xfffffeeb	
bmi	3c1d54 <__undef_stack+0x2a84b4>		
movteq	r4, #56339	; 0xdc13	
blmi	4d38e0 <__undef_stack+0x3ba040>		
bmi	501dd4 <__undef_stack+0x3e8534>		
mcrmi	15, 2, r2, cr12, cr7, {0}		
eorscc	r2, r1, r2, lsr fp		
cdpcs	3, 0, cr0, cr10, cr12, {2}		
teqeq	lr, #50331648	; 0x3000000	
teqeq	pc, #69632	; 0x11000	
strbne	r0, [sl], #-229	; 0xffffff1b	
andeq	r3, r0, #72	; 0x48	
subeq	r0, ip, r4, lsl #2		
strvs	r0, [r1, -r2, lsl #8]		
mrseq	r0, R12_usr		
strbvc	r0, [lr], sp, lsr #6		
ldmibeq	r9!, {r1, r3, r6, r8, r9}		
ldrbtvc	r0, [fp], r6, ror #6		
stfmis	f3, [pc], #-296	; fb0 <_SUPERVISOR_STACK_SIZE+0x7b0>	
stmdale	r3, {r0, r1, r2, r3, r5, ip, sp}		
svccs	0x00314a02		
ldrbeq	r0, [fp], #844	; 0x34c	
movteq	r4, #56366	; 0xdc2e	
teqeq	lr, #166912	; 0x28c00	
strbne	r0, [sl, #-1466]	; 0xfffffa46	
stfmie	f3, [sp], {43}	; 0x2b	
strthi	r3, [r0], #104	; 0x68	
rsbcc	r8, r8, r6, lsl #9		
stchi	13, cr2, [r3], {105}	; 0x69	
		; <UNDEFINED> instruction	 0xf9036677
stmdbls	r3, {r3, r9, pc}		
eorcc	r4, pc, r7, ror sl	; <UNPREDICTABLE>	
sbcseq	r0, pc, #-1275068416	; 0xb4000000	
strbeq	r0, [r0], #814	; 0x32e	
cmpcc	pc, r1, lsl #10		
blvc	fec41ddc <LRemap+0xc41dcd>		
ldrbeq	r0, [r7], lr, lsr #6		
svccs	0x002d2f2e		
bmi	501e58 <__undef_stack+0x3e85b8>		
movteq	r2, #53046	; 0xcf36	
teqeq	pc, #20, 20	; 0x14000	
cmneq	r6, #960495616	; 0x39400000	
teqeq	lr, #565248	; 0x8a000	
teqeq	lr, #1031798784	; 0x3d800000	
movteq	r0, #43659	; 0xaa8b	
teqeq	lr, #1027604480	; 0x3d400000	
svccs	0x002e0a90		
stccs	15, cr2, [pc], #-292	; 1028 <CRValMmuCac+0x23>	
bmi	1d7d15c <__undef_stack+0x1c638bc>		
cdpls	14, 0, cr10, cr10, cr3, {0}		
cmneq	r5, r3, lsl #4		
strvs	sl, [sl], -r3, lsl #28		
cdpcs	2, 7, cr13, cr5, cr3, {0}		
cfsh32cs	mvfx11, mvfx10, #3		
mrseq	r0, R12_usr		
streq	r0, [r2], #-133	; 0xffffff7b	
andeq	r6, r0, #262144	; 0x40000	
teqeq	sp, #4, 2		
movteq	r7, #42464	; 0xa5e0	
andgt	r8, r3, r8, ror #4		
andgt	r8, r3, sl, lsl #4		
svccs	0x00314a77		
teqeq	r0, #300	; 0x12c	
strbne	r0, [sl, #-1946]	; 0xfffff866	
stfmie	f3, [ip, #-172]	; 0xffffff54	
orreq	r6, r6, #12845056	; 0xc40000	
svccs	0x004a7789		
cdpcs	9, 0, cr8, cr4, cr3, {0}		
teqeq	r0, #52428800	; 0x3200000	
svccs	0x004a7ec9		
mvfcss	f5, f3		
eorscc	r4, r5, r1, lsr lr		
bmi	b65bc <SLCRL2cRamConfig+0x963ba>		
strhi	r3, [r3, lr, lsr #32]		
bmi	1db6dc4 <__undef_stack+0x1c9d524>		
svccs	0x002e0903		
ldcmi	7, cr6, [r1], #-304	; 0xfffffed0	
movteq	r0, #44035	; 0xac03	
strbvs	r4, [ip, -ip, lsl #20]		
mcrcs	3, 0, r0, cr10, cr1, {1}		
teqeq	lr, #3		
teqeq	pc, #20, 20	; 0x14000	
movwls	r4, #14944	; 0x3a60	
cmpcc	fp, r5, lsl #28		
cdpcs	8, 7, cr9, cr9, cr3, {0}		
andhi	sp, r1, #3145728	; 0x300000	
bmi	1fab9f4 <__undef_stack+0x1e92154>		
orreq	r1, r2, #196608	; 0x30000	
orrseq	r0, lr, #1073741867	; 0x4000002b	
svccs	0x002e059f		
ldmibvc	r8, {r0, r4, r5, r8, r9}		
biceq	r0, lr, lr, lsr #6		
cdpvc	3, 11, cr0, cr2, cr6, {3}		
biceq	r0, sl, lr, lsr #6		
cdpvc	3, 11, cr0, cr6, cr14, {1}		
andshi	r0, r8, #671088641	; 0x28000001	
andhi	fp, r1, #196608	; 0x30000	
strvs	ip, [r0], -r3, lsl #22		
teqeq	pc, #-2147483637	; 0x8000000b	
blmi	1282530 <__undef_stack+0x1168c90>		
ldmibvc	r8, {r0, r2, r3, r6, r8, r9}		
adceq	r0, r5, #-1207959552	; 0xb8000000	
ldclvc	3, cr0, [fp, #632]	; 0x278	
ldrvs	r0, [r8], -sl, asr #6		
andhi	r9, r2, #805306368	; 0x30000000	
bmi	232240 <__undef_stack+0x1189a0>		
movteq	r2, #48950	; 0xbf36	
teqeq	pc, #20, 20	; 0x14000	
cmneq	r6, #-218103808	; 0xf3000000	
teqeq	lr, #252, 20	; 0xfc000	
teqeq	lr, #132, 10	; 0x21000000	
teqeq	lr, #1036288	; 0xfd000	
teqeq	lr, #549453824	; 0x20c00000	
svccs	0x004a0b82		
ldrvc	r0, [r6, #841]	; 0x349	
beq	ffac1f14 <LRemap+0x1ac1f05>		
ldrvc	r0, [r5, #814]	; 0x32e	
beq	ffb41f1c <LRemap+0x1b41f0d>		
ldrvc	r0, [r3, #814]	; 0x32e	
beq	ffa81f24 <LRemap+0x1a81f15>		
ldrbtvc	r0, [lr], #842	; 0x34a	
bleq	fe801f9c <LRemap+0x801f8d>		
svccs	0x002d2f9e		
andeq	r0, r4, ip, asr #4		
teqeq	r3, r1, lsl #2		
andeq	r0, r2, r0		
andeq	r0, r0, r0, ror #1		
cdpeq	1, 15, cr0, cr11, cr2, {0}		
tsteq	r1, sp		
andeq	r0, r0, r1, lsl #2		
andeq	r0, r0, r0, lsl #2		
ldcpl	3, cr6, [sl], #-4		
stmdbvs	ip!, {r3, r4, r5, r6, r8, fp, sp, lr}^		
cmpvc	ip, #7208960	; 0x6e0000	
subscc	r6, ip, #100, 22	; 0x19000	
mrccs	1, 1, r3, cr5, cr0, {1}		
mcrvs	12, 3, r5, cr7, cr1, {1}		
rsbvc	r5, r1, #29952	; 0x7500	
strbtvc	r5, [lr], #-3181	; 0xfffff393	
ldfvse	f6, [r2, #-368]!	; 0xfffffe90	
stclvs	8, cr7, [r9], #-180	; 0xffffff4c	
ldclcs	14, cr6, [r8, #-420]!	; 0xfffffe5c	
stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^		
cmnvs	lr, #92, 18	; 0x170000	
strbvs	r7, [r4, #-1388]!	; 0xfffffa94	
cmnvs	r1, #92, 26	; 0x1700	
strbvs	r6, [lr, #-2408]!	; 0xfffff698	
ldcpl	3, cr6, [sl], #-0		
stmdbvs	ip!, {r3, r4, r5, r6, r8, fp, sp, lr}^		
cmpvc	ip, #7208960	; 0x6e0000	
subscc	r6, ip, #100, 22	; 0x19000	
mrccs	1, 1, r3, cr5, cr0, {1}		
mcrvs	12, 3, r5, cr7, cr1, {1}		
rsbvc	r5, r1, #29952	; 0x7500	
strbtvc	r5, [lr], #-3181	; 0xfffff393	
ldfvse	f6, [r2, #-368]!	; 0xfffffe90	
stclvs	8, cr7, [r9], #-180	; 0xffffff4c	
ldclcs	14, cr6, [r8, #-420]!	; 0xfffffe5c	
stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^		
cmnvs	lr, #92, 18	; 0x170000	
strbvs	r7, [r4, #-1388]!	; 0xfffffa94	
ldmdbvs	r8!, {}^	; <UNPREDICTABLE>	
stmdavc	r5!, {r2, r3, r5, r6, r8, r9, sl, fp, ip, lr}^		
ldrbtvc	r6, [r0], #-1379	; 0xfffffa9d	
cdpcs	15, 6, cr6, cr14, cr9, {3}		
andeq	r0, r0, r3, rrx		
strbvs	r5, [r4, #-3840]!	; 0xfffff100	
ldfvse	f6, [r5], #-408	; 0xfffffe68	
ldmdbvc	r4!, {r2, r4, r5, r6, r8, r9, sl, fp, ip, lr}^		
mrccs	5, 3, r6, cr3, cr0, {3}		
andeq	r0, r1, r8, rrx		
ldrbtvs	r7, [r4], #-768	; 0xfffffd00	
cdpcs	14, 7, cr6, cr4, cr9, {3}		
andeq	r0, r2, r8, rrx		
stclvs	8, cr7, [r9], #-0		
cmnvs	r8, #398458880	; 0x17c00000	
ldmdbvs	r4!, {r0, r2, r5, r6, ip, sp, lr}^		
stmdavs	lr!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}		
andeq	r0, r0, r0		
svcpl	0x006c6978		
ldrbvs	r7, [r0, #-2420]!	; 0xfffff68c	
rsbeq	r2, r8, r3, ror lr		
andeq	r0, r0, r0		
stmdacc	r2, {r8, sl}		
movweq	r1, #46	; 0x2e	
andeq	r0, r1, sp, ror #1		
strne	r0, [r1], #-1026	; 0xfffffbfe	
vmlacs.f32	s26, s0, s6		
streq	r0, [r2], #-21	; 0xffffffeb	
andne	r3, r3, r1, lsl #12		
andeq	r1, r0, #192937984	; 0xb800000	
teqeq	r6, #4, 2		
teqeq	lr, #596	; 0x254	
blmi	4ccc00 <__undef_stack+0x3b3360>		
movwne	r2, #16173	; 0x3f2d	
cmneq	ip, sl, asr #6		
stccs	9, cr4, [pc, #-412]!	; 1204 <CRValMmuCac+0x1ff>	
tsteq	r0, r2, lsl #8		
andeq	r2, r1, r1, lsl #28		
strgt	r0, [r0], -r0, lsl #4		
andeq	r0, r0, #0		
vstreq	d15, [lr, #-4]		
mrseq	r0, (UNDEF	 17)	
andeq	r0, r0, r1		
tsteq	r0, r1		
ldmdavc	ip, {r0, r1, r5, r6, r9, fp, ip, sp}^		
cdpvs	12, 6, cr6, cr9, cr9, {3}		
ldrbtvs	r5, [r3], #-3192	; 0xfffff388	
eorscc	r5, r2, fp, ror #24		
teqcc	lr, r1, lsr r5		
strbvc	r6, [lr, #-1884]!	; 0xfffff8a4	
ldfvse	f6, [r2, #-368]!	; 0xfffffe90	
ldclpl	14, cr6, [r4], #-368	; 0xfffffe90	
sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c	
stmdbvs	ip!, {r3, r4, r5, r6, r8, fp, sp, lr}^		
strvs	r7, [sp, #-2158]!	; 0xfffff792	
sfmpl	f6, 2, [r9], #-388	; 0xfffffe7c	
stclvs	14, cr6, [r3], #-420	; 0xfffffe5c	
cfstrdpl	mvd6, [r5], #-468	; 0xfffffe2c	
stmdavs	r3!, {r0, r2, r3, r5, r6, r8, sp, lr}^		
rsbeq	r6, r5, r9, ror #28		
ldmdavc	ip, {r0, r1, r5, r6, r9, fp, ip, sp}^		
cdpvs	12, 6, cr6, cr9, cr9, {3}		
ldrbtvs	r5, [r3], #-3192	; 0xfffff388	
eorscc	r5, r2, fp, ror #24		
teqcc	lr, r1, lsr r5		
strbvc	r6, [lr, #-1884]!	; 0xfffff8a4	
ldfvse	f6, [r2, #-368]!	; 0xfffffe90	
ldclpl	14, cr6, [r4], #-368	; 0xfffffe90	
sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c	
stmdbvs	ip!, {r3, r4, r5, r6, r8, fp, sp, lr}^		
strvs	r7, [sp, #-2158]!	; 0xfffff792	
sfmpl	f6, 2, [r9], #-388	; 0xfffffe7c	
stclvs	14, cr6, [r3], #-420	; 0xfffffe5c	
rsbeq	r6, r5, r5, ror r4		
stclvs	8, cr7, [r9], #-0		
mcrcs	9, 3, r6, cr15, cr15, {2}		
andeq	r0, r0, r3, rrx		
strbvs	r5, [r4, #-3840]!	; 0xfffff100	
ldfvse	f6, [r5], #-408	; 0xfffffe68	
ldmdbvc	r4!, {r2, r4, r5, r6, r8, r9, sl, fp, ip, lr}^		
mrccs	5, 3, r6, cr3, cr0, {3}		
andeq	r0, r1, r8, rrx		
ldrbtvs	r7, [r4], #-768	; 0xfffffd00	
cdpcs	14, 7, cr6, cr4, cr9, {3}		
andeq	r0, r2, r8, rrx		
stclvs	8, cr7, [r9], #-0		
rsbsvc	r7, r9, pc, asr r4		
stmdavs	lr!, {r0, r2, r5, r6, r8, r9, ip, sp, lr}		
andeq	r0, r0, r0		
andeq	r0, r5, #0		
andseq	r2, r0, ip, lsl #29		
tsteq	r0, r3, lsl #14		
tstne	r3, r3, lsl pc		
teqeq	pc, #-1207959552	; 0xb8000000	
svccs	0x00132e11		
teqne	lr, #805306368	; 0x30000000	
movtne	r1, #41731	; 0xa303	
movtne	r1, #41731	; 0xa303	
movteq	r1, #41731	; 0xa303	
movweq	r7, #8094	; 0x1f9e	
movteq	r0, #41195	; 0xa0eb	
		; <UNDEFINED> instruction	 0x96034a12
stfgts	f0, [r3], {127}	; 0x7f	
movteq	r4, #59905	; 0xea01	
cmneq	r6, #652	; 0x28c	
andge	r4, r3, #77824	; 0x13000	
		; <UNDEFINED> instruction	 0xf7032e7f
vstrcs	s8, [r3, #-0]		
cmneq	fp, #736	; 0x2e0	
teqeq	lr, #3696	; 0xe70	
strdcc	r0, [sl], #-8		
strbcc	r0, [sl, #-3843]	; 0xfffff0fd	
streq	r6, [r2], #-3150	; 0xfffff3b2	
mrsne	r0, (UNDEF	 17)	
andeq	r0, r0, #1		
andeq	lr, r0, r0		
blx	41ce6 <SLCRL2cRamConfig+0x21ae4>		
tsteq	r0, lr, lsl #26		
andeq	r0, r1, r1, lsl #2		
andeq	r0, r1, r0		
bcc	18c18f4 <__undef_stack+0x17a8054>		
stclvs	8, cr7, [r9], #-368	; 0xfffffe90	
ldclpl	14, cr6, [r8], #-420	; 0xfffffe5c	
cfstrdpl	mvd6, [fp], #-460	; 0xfffffe34	
ldrcc	r3, [r1, #-50]!	; 0xffffffce	
ldrbvs	r3, [ip, -lr, lsr #2]		
cmpvs	ip, lr, ror #10		
mrcvs	13, 2, r6, cr12, cr2, {3}		
rsbvc	r5, r1, #116, 24	; 0x7400	
ldmdbvs	r8!, {r0, r2, r3, r5, r6, r8, sl, fp, sp}^		
stmdavc	lr!, {r2, r3, r5, r6, r8, fp, sp, lr}^		
rsbvs	r6, r1, #188743680	; 0xb400000	
cdpvs	12, 6, cr5, cr9, cr9, {3}		
ldrbtvs	r6, [r5], #-3171	; 0xfffff39d	
cmnvs	sp, r5, ror #24		
cdpvs	8, 6, cr6, cr9, cr3, {3}		
bcc	18c16c8 <__undef_stack+0x17a7e28>		
stclvs	8, cr7, [r9], #-368	; 0xfffffe90	
ldclpl	14, cr6, [r8], #-420	; 0xfffffe5c	
cfstrdpl	mvd6, [fp], #-460	; 0xfffffe34	
ldrcc	r3, [r1, #-50]!	; 0xffffffce	
ldrbvs	r3, [ip, -lr, lsr #2]		
cmpvs	ip, lr, ror #10		
mrcvs	13, 2, r6, cr12, cr2, {3}		
rsbvc	r5, r1, #116, 24	; 0x7400	
ldmdbvs	r8!, {r0, r2, r3, r5, r6, r8, sl, fp, sp}^		
stmdavc	lr!, {r2, r3, r5, r6, r8, fp, sp, lr}^		
rsbvs	r6, r1, #188743680	; 0xb400000	
cdpvs	12, 6, cr5, cr9, cr9, {3}		
ldrbtvs	r6, [r5], #-3171	; 0xfffff39d	
stmdavc	r0, {r0, r2, r5, r6}		
strbvs	r6, [sp, #-2420]!	; 0xfffff68c	
teqvs	lr, #24320	; 0x5f00	
andeq	r0, r0, r0		
cfstrdvs	mvd7, [r9, #-480]!	; 0xfffffe20	
cdpcs	15, 6, cr5, cr12, cr5, {3}		
andeq	r0, r0, r8, rrx		
strbvs	r5, [r4, #-3840]!	; 0xfffff100	
ldfvse	f6, [r5], #-408	; 0xfffffe68	
ldmdbvc	r4!, {r2, r4, r5, r6, r8, r9, sl, fp, ip, lr}^		
mrccs	5, 3, r6, cr3, cr0, {3}		
andeq	r0, r1, r8, rrx		
ldrbtvs	r7, [r4], #-768	; 0xfffffd00	
cdpcs	14, 7, cr6, cr4, cr9, {3}		
andeq	r0, r2, r8, rrx		
stclvs	8, cr7, [r9], #-0		
mcrcs	9, 3, r6, cr15, cr15, {2}		
andeq	r0, r0, r8, rrx		
stclvs	8, cr7, [r9], #-0		
rsbsvc	r7, r9, pc, asr r4		
stmdavs	lr!, {r0, r2, r5, r6, r8, r9, ip, sp, lr}		
andeq	r0, r0, r0		
andeq	r0, r5, #0		
andseq	r2, r0, ip, asr #30		
tsteq	r0, r3, lsl #2		
stmdbvs	ip, {r4, r5, fp, lr}^		
stclcs	6, cr8, [fp, #-524]	; 0xfffffdf4	
eoreq	r0, lr, r3, lsl #30		
tstpl	r1, r2, lsl #8		
mrseq	r0, R12_usr		
streq	r0, [r2], #-131	; 0xffffff7d	
adceq	r8, r0, #67108864	; 0x4000000	
tsteq	r1, sl		
andeq	r0, r0, r5, asr #32		
eoreq	r0, r1, r2		
mrseq	r0, (UNDEF	 2)	
strdeq	r0, [sp], -fp		
tsteq	r1, r1, lsl #2		
mrseq	r0, (UNDEF	 0)	
andeq	r0, r1, r0		
svcpl	0x00757063		
strbtvc	r6, [r9], #-3689	; 0xfffff197	
andeq	r5, r0, lr, lsr #6		
andeq	r0, r0, r0		
svccs	0x00ec0205		
bcc	c1660 <SLCRL2cRamConfig+0xa145e>		
svccs	0x002f2f01		
svccs	0x002f2f2f		
svccs	0x002f312f		
eorcc	r2, pc, pc, lsr #30		
tsteq	r0, r2, lsl #4		
andeq	r8, r0, r1		
strvs	r0, [r0], -r0, lsl #4		
andeq	r0, r0, #0		
vstreq	d15, [lr, #-4]		
mrseq	r0, (UNDEF	 17)	
andeq	r0, r0, r1		
tsteq	r0, r1		
ldmdavc	ip, {r0, r1, r5, r6, r9, fp, ip, sp}^		
cdpvs	12, 6, cr6, cr9, cr9, {3}		
ldrbtvs	r5, [r3], #-3192	; 0xfffff388	
eorscc	r5, r2, fp, ror #24		
teqcc	lr, r1, lsr r5		
strbvc	r6, [lr, #-1884]!	; 0xfffff8a4	
ldfvse	f6, [r2, #-368]!	; 0xfffffe90	
ldclpl	14, cr6, [r4], #-368	; 0xfffffe90	
sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c	
stmdbvs	ip!, {r3, r4, r5, r6, r8, fp, sp, lr}^		
strvs	r7, [sp, #-2158]!	; 0xfffff792	
sfmpl	f6, 2, [r9], #-388	; 0xfffffe7c	
stclvs	14, cr6, [r3], #-420	; 0xfffffe5c	
cfstrdpl	mvd6, [r5], #-468	; 0xfffffe2c	
rsbseq	r7, r3, r3, ror r9		
stmdavc	r5!, {r8, r9, sl, fp, ip, lr}^		
teqvs	lr, #1761607680	; 0x69000000	
andeq	r0, r0, r0		
cmnvc	r9, #1872	; 0x750	
stmdavs	lr!, {r2, r4, r5, r6, sl, sp, lr}		
andeq	r0, r0, r0, lsl #2		
andeq	r0, r5, #0		
andseq	fp, r0, ip, asr #31		
andeq	r2, r1, r3, lsl #10		
strne	r0, [r1], #-1026	; 0xfffffbfe	
tsteq	r0, r2, lsl #4		
andeq	r8, r0, r1		
strvs	r0, [r0, #-512]	; 0xfffffe00	
andeq	r0, r0, #0		
vstreq	d15, [lr, #-4]		
mrseq	r0, (UNDEF	 17)	
andeq	r0, r0, r1		
tsteq	r0, r1		
ldmdavc	ip, {r0, r1, r5, r6, r9, fp, ip, sp}^		
cdpvs	12, 6, cr6, cr9, cr9, {3}		
ldrbtvs	r5, [r3], #-3192	; 0xfffff388	
eorscc	r5, r2, fp, ror #24		
teqcc	lr, r1, lsr r5		
strbvc	r6, [lr, #-1884]!	; 0xfffff8a4	
ldfvse	f6, [r2, #-368]!	; 0xfffffe90	
ldclpl	14, cr6, [r4], #-368	; 0xfffffe90	
sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c	
stmdbvs	ip!, {r3, r4, r5, r6, r8, fp, sp, lr}^		
strvs	r7, [sp, #-2158]!	; 0xfffff792	
sfmpl	f6, 2, [r9], #-388	; 0xfffffe7c	
stclvs	14, cr6, [r3], #-420	; 0xfffffe5c	
cfstrdpl	mvd6, [r5], #-468	; 0xfffffe2c	
rsbseq	r7, r3, r3, ror r9		
rsbsvs	r5, r3, #0, 30		
teqvs	lr, #116736	; 0x1c800	
andeq	r0, r0, r0		
ldrbvs	r7, [r0, #-2420]!	; 0xfffff68c	
rsbeq	r2, r8, r3, ror lr		
andeq	r0, r0, r1		
andle	r0, r2, r0, lsl #10		
movweq	r1, #191	; 0xbf	
ldrge	r0, [r6, #-300]	; 0xfffffed4	
strtcc	r3, [ip], #-128	; 0xffffff80	
tsteq	r0, r2, lsl #12		
andeq	r3, r0, r1, lsl #8		
cdpne	2, 0, cr0, cr0, cr0, {0}		
andeq	r0, r0, #0		
vstreq	d15, [lr, #-4]		
mrseq	r0, (UNDEF	 17)	
andeq	r0, r0, r1		
tsteq	r0, r1		
svcvs	0x006c6300		
teqvs	lr, #482344960	; 0x1cc00000	
andeq	r0, r0, r0		
andeq	r0, r5, #0		
andseq	ip, r0, ip		
strne	r2, [r1, #-2563]	; 0xfffff5fd	
tsteq	r0, r2, lsl #8		
andeq	r9, r0, r1, lsl #8		
blvc	1f7c <CRValMmuCac+0xf77>		
andeq	r0, r0, #0		
vstreq	d15, [lr, #-4]		
mrseq	r0, (UNDEF	 17)	
andeq	r0, r0, r1		
tsteq	r0, r1		
ldmdavc	ip, {r0, r1, r5, r6, r9, fp, ip, sp}^		
cdpvs	12, 6, cr6, cr9, cr9, {3}		
ldrbtvs	r5, [r3], #-3192	; 0xfffff388	
eorscc	r5, r2, fp, ror #24		
teqcc	lr, r1, lsr r5		
strbvc	r6, [lr, #-1884]!	; 0xfffff8a4	
ldfvse	f6, [r2, #-368]!	; 0xfffffe90	
ldclpl	14, cr6, [r4], #-368	; 0xfffffe90	
sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c	
stmdbvs	ip!, {r3, r4, r5, r6, r8, fp, sp, lr}^		
strvs	r7, [sp, #-2158]!	; 0xfffff792	
sfmpl	f6, 2, [r9], #-388	; 0xfffffe7c	
stclvs	14, cr6, [r3], #-420	; 0xfffffe5c	
cfstrdpl	mvd6, [r5], #-468	; 0xfffffe2c	
rsbseq	r7, r3, r3, ror r9		
ldrbtvc	r6, [r3], #-1536	; 0xfffffa00	
teqvs	lr, #1627389952	; 0x61000000	
andeq	r0, r0, r0		
rsbsvc	r7, r9, pc, asr r4		
stmdavs	lr!, {r0, r2, r5, r6, r8, r9, ip, sp, lr}		
andeq	r0, r0, r0, lsl #2		
ldrbvs	r7, [r0, #-2420]!	; 0xfffff68c	
rsbeq	r2, r8, r3, ror lr		
movwvc	r0, #1		
mrccs	1, 3, r6, cr4, cr4, {3}		
andeq	r0, r1, r8, rrx		
streq	r0, [r0, #-0]		
sbcne	r1, r0, r2, lsl #8		
teqeq	fp, r0, lsl #6		
teqcc	fp, r4, lsl r1		
tsteq	r0, r2, lsl #4		
andeq	r7, r0, r1, lsl #30		
strvs	r0, [r0, -r0, lsl #4]		
andeq	r0, r0, #0		
vstreq	d15, [lr, #-4]		
mrseq	r0, (UNDEF	 17)	
andeq	r0, r0, r1		
tsteq	r0, r1		
ldmdavc	ip, {r0, r1, r5, r6, r9, fp, ip, sp}^		
cdpvs	12, 6, cr6, cr9, cr9, {3}		
ldrbtvs	r5, [r3], #-3192	; 0xfffff388	
eorscc	r5, r2, fp, ror #24		
teqcc	lr, r1, lsr r5		
strbvc	r6, [lr, #-1884]!	; 0xfffff8a4	
ldfvse	f6, [r2, #-368]!	; 0xfffffe90	
ldclpl	14, cr6, [r4], #-368	; 0xfffffe90	
sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c	
stmdbvs	ip!, {r3, r4, r5, r6, r8, fp, sp, lr}^		
strvs	r7, [sp, #-2158]!	; 0xfffff792	
sfmpl	f6, 2, [r9], #-388	; 0xfffffe7c	
stclvs	14, cr6, [r3], #-420	; 0xfffffe5c	
cfstrdpl	mvd6, [r5], #-468	; 0xfffffe2c	
rsbseq	r7, r3, r3, ror r9		
cmnvs	r3, r0, lsl #18		
mrccs	4, 3, r7, cr9, cr4, {3}		
andeq	r0, r0, r3, rrx		
stmdbvs	lr!, {r8, sl, ip, sp, lr}^		
mcrcs	4, 3, r7, cr4, cr3, {3}		
andeq	r0, r1, r8, rrx		
streq	r0, [r0, #-0]		
sbcne	r2, r0, r2, lsl #8		
teqeq	sp, r0, lsl #6		
andseq	r4, r5, #1344	; 0x540	
tsteq	r1, r4		
muleq	r0, r6, r0		
rsbseq	r0, ip, r2		
mrseq	r0, (UNDEF	 2)	
strdeq	r0, [sp], -fp		
tsteq	r1, r1, lsl #2		
mrseq	r0, (UNDEF	 0)	
movwvs	r0, #4096	; 0x1000	
ldmdbvs	r8!, {r1, r3, r4, r5, sl, fp, ip, lr}^		
stmdavc	lr!, {r2, r3, r5, r6, r8, fp, sp, lr}^		
blvs	191e628 <__undef_stack+0x1804d88>		
teqcc	r0, ip, asr r2		
ldcpl	14, cr2, [r1], #-212	; 0xffffff2c	
ldclpl	14, cr6, [r5], #-412	; 0xfffffe64	
sfmpl	f7, 2, [sp], #-388	; 0xfffffe7c	
cmpvs	ip, lr, ror #8		
stmdavc	sp!, {r1, r4, r5, r6, r8, sl, fp, sp, lr}		
cdpvs	12, 6, cr6, cr9, cr9, {3}		
smcvs	21208	; 0x52d8	
ldmdbvs	ip, {r1, r5, r6, r8, fp, sp, lr}^		
strbvc	r6, [ip, #-878]!	; 0xfffffc92	
cmpvc	ip, #100, 10	; 0x19000000	
andeq	r7, r0, r9, ror r3		
strbvs	r7, [r5, #-876]!	; 0xfffffc94	
rsbeq	r2, r3, fp, ror #28		
svcpl	0x00000000		
ldrbvs	r7, [r0, #-2420]!	; 0xfffff68c	
rsbeq	r2, r8, r3, ror lr		
strvc	r0, [r0], #-1		
cmnvc	r5, #121	; 0x79	
tsteq	r0, lr, lsr #16		
rsbvc	r0, r5, #0		
mcrcs	14, 3, r6, cr15, cr2, {3}		
andeq	r0, r1, r8, rrx		
streq	r0, [r0, #-0]		
sbcne	r3, r0, r2, lsl #8		
teqeq	ip, r0, lsl #6		
subcc	r6, sp, #3276800	; 0x320000	
andeq	r0, r4, r8, ror #4		
rsbeq	r0, fp, r1, lsl #2		
andeq	r0, r2, r0		
andeq	r0, r0, sp, lsr #32		
cdpeq	1, 15, cr0, cr11, cr2, {0}		
tsteq	r1, sp		
andeq	r0, r0, r1, lsl #2		
andeq	r0, r0, r0, lsl #2		
ldrbvs	r0, [r2, #-1]!		
teqvs	lr, #1627389952	; 0x61000000	
andeq	r0, r0, r0		
svcpl	0x006c6978		
mcrvs	2, 3, r7, cr9, cr0, {3}		
stmdavs	lr!, {r2, r4, r5, r6, r9, sl, sp, lr}		
andeq	r0, r0, r0		
andeq	r0, r5, #0		
andseq	ip, r0, r4, rrx		
movwcc	r3, #4611	; 0x1203	
andeq	r0, r4, #0, 4		
strvs	r9, [r6, -r6, lsl #28]		
eorcc	r4, pc, pc, lsr #18		
teqeq	lr, #768	; 0x300	
strne	r4, [r3], #-2672	; 0xfffff590	
andeq	r3, r0, #671088641	; 0x28000001	
cdpls	2, 0, cr0, cr6, cr4, {0}		
stmdbmi	pc!, {r1, r2, r8, r9, sl, sp, lr}	; <UNPREDICTABLE>	
stceq	0, cr3, [r3], {47}	; 0x2f	
bmi	1c0264c <__undef_stack+0x1ae8dac>		
tsteq	r0, r2, lsl #8		
andeq	r6, r0, r1, lsl #16		
cdpcs	2, 0, cr0, cr0, cr0, {0}		
andeq	r0, r0, #0		
vstreq	d15, [lr, #-4]		
mrseq	r0, (UNDEF	 17)	
andeq	r0, r0, r1		
tsteq	r0, r1		
ldmdbvs	r2!, {r8, r9, sl, ip, sp, lr}^		
teqvs	lr, #116, 10	; 0x1d000000	
andeq	r0, r0, r0		
svcpl	0x006c6978		
mcrvs	2, 3, r7, cr9, cr0, {3}		
stmdavs	lr!, {r2, r4, r5, r6, r9, sl, sp, lr}		
andeq	r0, r0, r0		
andeq	r0, r5, #0		
ldrsheq	ip, [r0], -ip	; <UNPREDICTABLE>	
movwcc	r3, #5123	; 0x1403	
andeq	r0, r4, #0, 4		
streq	r0, [r2], #-162	; 0xffffff5e	
strbvs	r2, [fp, -r2, lsl #20]		
vstreq	s4, [r3, #-416]	; 0xfffffe60	
eorseq	r4, r3, sl, asr #28		
andge	r0, r2, #33554432	; 0x2000000	
andeq	r0, r4, #0, 4		
stmdavs	r7!, {r1, r3, r5, r8, r9, fp, lr}^		
bmi	3426a8 <__undef_stack+0x228e08>		
tsteq	r0, r2, lsl #8		
andeq	lr, r0, r1, lsl #30		
stmdale	r0, {r9}		
andeq	r0, r0, #0		
vstreq	d15, [lr, #-4]		
mrseq	r0, (UNDEF	 17)	
andeq	r0, r0, r1		
tsteq	r0, r1		
ldmdavc	ip, {r0, r1, r5, r6, r9, fp, ip, sp}^		
cdpvs	12, 6, cr6, cr9, cr9, {3}		
ldrbtvs	r5, [r3], #-3192	; 0xfffff388	
eorscc	r5, r2, fp, ror #24		
teqcc	lr, r1, lsr r5		
strbvc	r6, [lr, #-1884]!	; 0xfffff8a4	
ldfvse	f6, [r2, #-368]!	; 0xfffffe90	
ldclpl	14, cr6, [r4], #-368	; 0xfffffe90	
sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c	
stmdbvs	ip!, {r3, r4, r5, r6, r8, fp, sp, lr}^		
strvs	r7, [sp, #-2158]!	; 0xfffff792	
sfmpl	f6, 2, [r9], #-388	; 0xfffffe7c	
stclvs	14, cr6, [r3], #-420	; 0xfffffe5c	
cfstrdpl	mvd6, [r5], #-468	; 0xfffffe2c	
rsbseq	r7, r3, r3, ror r9		
ldmdavc	ip, {r0, r1, r5, r6, r9, fp, ip, sp}^		
cdpvs	12, 6, cr6, cr9, cr9, {3}		
ldrbtvs	r5, [r3], #-3192	; 0xfffff388	
eorscc	r5, r2, fp, ror #24		
teqcc	lr, r1, lsr r5		
strbvc	r6, [lr, #-1884]!	; 0xfffff8a4	
ldfvse	f6, [r2, #-368]!	; 0xfffffe90	
ldclpl	14, cr6, [r4], #-368	; 0xfffffe90	
stclpl	9, cr6, [r2], #-432	; 0xfffffe50	
stclpl	3, cr6, [r3], #-412	; 0xfffffe64	
sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c	
stmdbvs	ip!, {r3, r4, r5, r6, r8, fp, sp, lr}^		
strvs	r7, [sp, #-2158]!	; 0xfffff792	
sfmpl	f6, 2, [r9], #-388	; 0xfffffe7c	
mrccs	14, 1, r2, cr9, cr4, {1}		
mcrvs	12, 3, r5, cr9, cr1, {1}		
ldrbtvs	r6, [r5], #-3171	; 0xfffff39d	
strvs	r0, [r0, #-101]	; 0xffffff9b	
svcvs	0x006e7272		
andeq	r6, r0, lr, lsr #6		
svcvs	0x006c0000		
stmdavs	lr!, {r0, r1, r5, r6, r8, r9, fp, sp, lr}		
andeq	r0, r0, r0, lsl #2		
rsbsvc	r7, r9, pc, asr r4		
stmdavs	lr!, {r0, r2, r5, r6, r8, r9, ip, sp, lr}		
andeq	r0, r0, r0, lsl #2		
strbtvs	r7, [r4], #-1139	; 0xfffffb8d	
stmdavs	lr!, {r0, r2, r5, r6, r9, sl, sp, lr}		
andeq	r0, r0, r0, lsl #4		
mcrvs	5, 3, r6, cr5, cr2, {3}		
rsbeq	r2, r8, r4, ror lr		
strvs	r0, [r0, #-1]		
svcvs	0x006e7272		
tsteq	r0, lr, lsr #16		
andeq	r0, r0, r0		
orrsgt	r0, ip, r5, lsl #4		
svccs	0x00030010		
subeq	r1, fp, #67108864	; 0x4000000	
tsteq	r1, r4		
strdeq	r0, [r0], -sp		
rsceq	r0, r7, r2		
mrseq	r0, (UNDEF	 2)	
strdeq	r0, [sp], -fp		
tsteq	r1, r1, lsl #2		
mrseq	r0, (UNDEF	 0)	
movwvs	r0, #4096	; 0x1000	
ldmdbvs	r8!, {r1, r3, r4, r5, sl, fp, ip, lr}^		
stmdavc	lr!, {r2, r3, r5, r6, r8, fp, sp, lr}^		
blvs	191e890 <__undef_stack+0x1804ff0>		
teqcc	r0, ip, asr r2		
ldcpl	14, cr2, [r1], #-212	; 0xffffff2c	
ldclpl	14, cr6, [r5], #-412	; 0xfffffe64	
sfmpl	f7, 2, [sp], #-388	; 0xfffffe7c	
cmpvs	ip, lr, ror #8		
stmdavc	sp!, {r1, r4, r5, r6, r8, sl, fp, sp, lr}		
cdpvs	12, 6, cr6, cr9, cr9, {3}		
smcvs	21208	; 0x52d8	
ldmdbvs	ip, {r1, r5, r6, r8, fp, sp, lr}^		
strbvc	r6, [ip, #-878]!	; 0xfffffc92	
cfldr64vs	mvdx6, [ip, #-400]	; 0xfffffe70	
stmdbvs	r8!, {r0, r5, r6, r8, r9, sp, lr}^		
movwvs	r6, #1390	; 0x56e	
ldmdbvs	r8!, {r1, r3, r4, r5, sl, fp, ip, lr}^		
stmdavc	lr!, {r2, r3, r5, r6, r8, fp, sp, lr}^		
blvs	191e8d0 <__undef_stack+0x1805030>		
teqcc	r0, ip, asr r2		
ldcpl	14, cr2, [r1], #-212	; 0xffffff2c	
ldclpl	14, cr6, [r5], #-412	; 0xfffffe64	
sfmpl	f7, 2, [sp], #-388	; 0xfffffe7c	
cmpvs	ip, lr, ror #8		
stmdavc	sp!, {r1, r4, r5, r6, r8, sl, fp, sp, lr}		
cdpvs	12, 6, cr6, cr9, cr9, {3}		
smcvs	21208	; 0x52d8	
ldmdbvs	ip, {r1, r5, r6, r8, fp, sp, lr}^		
strbvc	r6, [ip, #-878]!	; 0xfffffc92	
cfsh32cs	mvfx6, mvfx0, #52		
cdpcs	15, 2, cr2, cr14, cr14, {1}		
svccs	0x002e2e2f		
stclvs	14, cr6, [r3], #-420	; 0xfffffe5c	
rsbeq	r6, r5, r5, ror r4		
rsbvs	r6, lr, #0, 18		
mcrcs	4, 3, r7, cr5, cr9, {3}		
andeq	r0, r0, r3, rrx		
strbvs	r5, [r4, #-3840]!	; 0xfffff100	
ldfvse	f6, [r5], #-408	; 0xfffffe68	
ldmdbvc	r4!, {r2, r4, r5, r6, r8, r9, sl, fp, ip, lr}^		
mrccs	5, 3, r6, cr3, cr0, {3}		
andeq	r0, r1, r8, rrx		
ldrbtvs	r7, [r4], #-768	; 0xfffffd00	
cdpcs	14, 7, cr6, cr4, cr9, {3}		
andeq	r0, r2, r8, rrx		
stclvs	8, cr7, [r9], #-0		
rsbsvc	r7, r9, pc, asr r4		
stmdavs	lr!, {r0, r2, r5, r6, r8, r9, ip, sp, lr}		
andeq	r0, r0, r0, lsl #6		
rsbvc	r7, r1, #120, 10	; 0x1e000000	
svcpl	0x00737074		
stmdavs	lr!, {r3, r5, r6, r8, r9, sl, ip, sp, lr}		
andeq	r0, r0, r0, lsl #6		
andeq	r0, r5, #0		
andseq	ip, r0, ip, lsr #3		
movwne	r0, #6915	; 0x1b03	
tsteq	r0, r2, lsl #12		
andeq	pc, r0, r1, lsl #30		
stmda	r0, {r9}		
andeq	r0, r0, #0		
vstreq	d15, [lr, #-4]		
mrseq	r0, (UNDEF	 17)	
andeq	r0, r0, r1		
tsteq	r0, r1		
ldmdavc	ip, {r0, r1, r5, r6, r9, fp, ip, sp}^		
cdpvs	12, 6, cr6, cr9, cr9, {3}		
ldrbtvs	r5, [r3], #-3192	; 0xfffff388	
eorscc	r5, r2, fp, ror #24		
teqcc	lr, r1, lsr r5		
strbvc	r6, [lr, #-1884]!	; 0xfffff8a4	
ldfvse	f6, [r2, #-368]!	; 0xfffffe90	
ldclpl	14, cr6, [r4], #-368	; 0xfffffe90	
sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c	
stmdbvs	ip!, {r3, r4, r5, r6, r8, fp, sp, lr}^		
strvs	r7, [sp, #-2158]!	; 0xfffff792	
sfmpl	f6, 2, [r9], #-388	; 0xfffffe7c	
stclvs	14, cr6, [r3], #-420	; 0xfffffe5c	
cfstrdpl	mvd6, [r5], #-468	; 0xfffffe2c	
stmdavs	r3!, {r0, r2, r3, r5, r6, r8, sp, lr}^		
rsbeq	r6, r5, r9, ror #28		
ldmdavc	ip, {r0, r1, r5, r6, r9, fp, ip, sp}^		
cdpvs	12, 6, cr6, cr9, cr9, {3}		
ldrbtvs	r5, [r3], #-3192	; 0xfffff388	
eorscc	r5, r2, fp, ror #24		
teqcc	lr, r1, lsr r5		
strbvc	r6, [lr, #-1884]!	; 0xfffff8a4	
ldfvse	f6, [r2, #-368]!	; 0xfffffe90	
ldclpl	14, cr6, [r4], #-368	; 0xfffffe90	
sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c	
stmdbvs	ip!, {r3, r4, r5, r6, r8, fp, sp, lr}^		
strvs	r7, [sp, #-2158]!	; 0xfffff792	
sfmpl	f6, 2, [r9], #-388	; 0xfffffe7c	
stclvs	14, cr6, [r3], #-420	; 0xfffffe5c	
rsbeq	r6, r5, r5, ror r4		
cdpcs	14, 2, cr2, cr15, cr14, {1}		
cdpcs	15, 2, cr2, cr14, cr14, {1}		
cmnvs	lr, #770048	; 0xbc000	
strbvs	r7, [r4, #-1388]!	; 0xfffffa94	
strbvc	r0, [pc, #-0]!	; 1ca0 <CRValMmuCac+0xc9b>	
ldrbtvc	r6, [r9], #-628	; 0xfffffd8c	
rsbeq	r2, r3, r5, ror #28		
svcpl	0x00000000		
cmnvs	r6, r4, ror #10		
svcpl	0x00746c75		
ldrbvs	r7, [r0, #-2420]!	; 0xfffff68c	
rsbeq	r2, r8, r3, ror lr		
movwvc	r0, #1		
mcrvs	4, 3, r6, cr9, cr4, {3}		
rsbeq	r2, r8, r4, ror lr		
stmdavc	r0, {r1}		
ldrbvc	r6, [pc], #-3177	; 1cd0 <CRValMmuCac+0xccb>	
cmnvc	r5, #121	; 0x79	
movweq	r6, #2094	; 0x82e	
ldrbvc	r0, [r8, #-0]!		
rsbsvc	r7, r4, r1, ror #4		
		; <UNDEFINED> instruction	 0x77685f73
movweq	r6, #2094	; 0x82e	
andeq	r0, r0, r0		
		; <UNDEFINED> instruction	 0xc1b80205
stceq	0, cr0, [r3], {16}		
eoreq	r0, pc, #1073741824	; 0x40000000	
tsteq	r1, r6		
andeq	r0, r0, r3, lsr #2		
rsceq	r0, r7, r2		
mrseq	r0, (UNDEF	 2)	
strdeq	r0, [sp], -fp		
tsteq	r1, r1, lsl #2		
mrseq	r0, (UNDEF	 0)	
movwvs	r0, #4096	; 0x1000	
ldmdbvs	r8!, {r1, r3, r4, r5, sl, fp, ip, lr}^		
stmdavc	lr!, {r2, r3, r5, r6, r8, fp, sp, lr}^		
blvs	191ea94 <__undef_stack+0x18051f4>		
teqcc	r0, ip, asr r2		
ldcpl	14, cr2, [r1], #-212	; 0xffffff2c	
ldclpl	14, cr6, [r5], #-412	; 0xfffffe64	
sfmpl	f7, 2, [sp], #-388	; 0xfffffe7c	
cmpvs	ip, lr, ror #8		
stmdavc	sp!, {r1, r4, r5, r6, r8, sl, fp, sp, lr}		
cdpvs	12, 6, cr6, cr9, cr9, {3}		
smcvs	21208	; 0x52d8	
ldmdbvs	ip, {r1, r5, r6, r8, fp, sp, lr}^		
strbvc	r6, [ip, #-878]!	; 0xfffffc92	
cfldr64vs	mvdx6, [ip, #-400]	; 0xfffffe70	
stmdbvs	r8!, {r0, r5, r6, r8, r9, sp, lr}^		
movwvs	r6, #1390	; 0x56e	
ldmdbvs	r8!, {r1, r3, r4, r5, sl, fp, ip, lr}^		
stmdavc	lr!, {r2, r3, r5, r6, r8, fp, sp, lr}^		
blvs	191ead4 <__undef_stack+0x1805234>		
teqcc	r0, ip, asr r2		
ldcpl	14, cr2, [r1], #-212	; 0xffffff2c	
ldclpl	14, cr6, [r5], #-412	; 0xfffffe64	
sfmpl	f7, 2, [sp], #-388	; 0xfffffe7c	
cmpvs	ip, lr, ror #8		
stmdavc	sp!, {r1, r4, r5, r6, r8, sl, fp, sp, lr}		
cdpvs	12, 6, cr6, cr9, cr9, {3}		
smcvs	21208	; 0x52d8	
ldmdbvs	ip, {r1, r5, r6, r8, fp, sp, lr}^		
strbvc	r6, [ip, #-878]!	; 0xfffffc92	
cfsh32cs	mvfx6, mvfx0, #52		
cdpcs	15, 2, cr2, cr14, cr14, {1}		
svccs	0x002e2e2f		
stclvs	14, cr6, [r3], #-420	; 0xfffffe5c	
rsbeq	r6, r5, r5, ror r4		
cmnvs	r5, r0, lsl #16		
cmnvc	r0, #1912602624	; 0x72000000	
mrccs	8, 3, r6, cr7, cr15, {2}		
andeq	r0, r0, r3, rrx		
strbvs	r5, [r4, #-3840]!	; 0xfffff100	
ldfvse	f6, [r5], #-408	; 0xfffffe68	
ldmdbvc	r4!, {r2, r4, r5, r6, r8, r9, sl, fp, ip, lr}^		
mrccs	5, 3, r6, cr3, cr0, {3}		
andeq	r0, r1, r8, rrx		
ldrbtvs	r7, [r4], #-768	; 0xfffffd00	
cdpcs	14, 7, cr6, cr4, cr9, {3}		
andeq	r0, r2, r8, rrx		
stclvs	8, cr7, [r9], #-0		
rsbsvc	r7, r9, pc, asr r4		
stmdavs	lr!, {r0, r2, r5, r6, r8, r9, ip, sp, lr}		
andeq	r0, r0, r0, lsl #6		
svcpl	0x006c6978		
stmdavs	lr!, {r0, r3, r5, r6, r8, r9, sl, fp, sp, lr}		
andeq	r0, r0, r0, lsl #6		
andeq	r0, r5, #0		
andseq	ip, r0, r8, asr #3		
tsteq	r0, r3, lsl #26		
streq	r0, [r2], #-74	; 0xffffffb6	
blmi	fe1d5604 <LRemap+0x1d55f5>		
cdpcs	3, 1, cr0, cr1, cr13, {1}		
streq	r0, [r2], #-74	; 0xffffffb6	
blmi	fe1ce610 <LRemap+0x1ce601>		
movtcc	r0, #44803	; 0xaf03	
stclvs	3, cr3, [pc, #-164]	; 1d70 <CRValMmuCac+0xd6b>	
stmdavs	ip!, {r2, r3, r5, r6, sl, fp, sp, lr}^		
stclvs	12, cr6, [r8, #-432]!	; 0xfffffe50	
andeq	r2, r2, #319488	; 0x4e000	
mcrmi	15, 2, r5, cr7, cr15, {2}		
stmdbmi	ip, {r0, r2, r4, r6, r8, r9, lr}^		
svcpl	0x005f454b		
movtmi	r5, #21343	; 0x535f	
mcrmi	9, 2, r4, cr15, cr4, {2}		
svcpl	0x00003120		
submi	r4, r6, #292	; 0x124	
eorseq	r2, r0, r6, asr #32		
stmdapl	r7, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}^		
submi	r5, r1, #88, 30	; 0x160	
ldrbmi	r5, [r6, #-3913]	; 0xfffff0b7	
svcmi	0x00495352		
eorscc	r2, r1, lr, asr #32		
svcpl	0x00003230		
movtmi	r4, #21599	; 0x545f	
mcrrmi	13, 4, r4, r1, cr9		
smlsldmi	r4, r9, pc, r4	; <UNPREDICTABLE>	
teqcc	r0, pc, asr pc		
svcpl	0x005f0037		
cmpcc	r3, r4, asr #10		
ldrbmi	r3, [pc, #-2098]	; fffff826 <LRemap+0x1fff817>	
mcrrmi	3, 5, r5, r9, cr0		
svcpl	0x005f4e4f		
stfcse	f3, [r5, #-128]	; 0xffffff80	
mcrrmi	3, 3, r3, r4, cr3		
ldrbtvs	r6, [r3], -r0, lsl #18		
strbtvc	r6, [r9], #-3689	; 0xfffff197	
svcpl	0x005f2865		
stmdacs	r0!, {r0, r3, r4, r5, r6, r8, fp, sp}		
stmdavc	r5!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}^		
cmnvc	lr, #116, 10	; 0x1d000000	
svcpl	0x006e6f69		
blvc	a08204 <__undef_stack+0x8ee964>		
rsbscs	r6, r4, r9, ror #28		
stmdbvc	r3!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}^		
strtvs	r3, [r0], -r0, lsr #26		
smcvs	50736	; 0xc630	
		; <UNDEFINED> instruction	 0x66697373
svcpl	0x005f2879		
eorscs	r2, fp, r9, ror r9		
stmdbvc	r3!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}^		
eorscs	r2, sp, r0, lsr #2		
ldmdbmi	pc, {r1, r2, r6, ip, lr}^	; <UNPREDICTABLE>	
cdpmi	6, 4, cr4, cr9, cr14, {2}		
subcs	r5, r5, r9, asr #8		
svcpl	0x00202626		
rsbscs	r6, r9, pc, asr r3		
strtmi	r3, [r0], -r1, lsr #26		
cmpmi	lr, r0, asr pc		
ldmdbcs	sp!, {r1, r2, r3, r6, r8, r9, fp, ip, sp}^		
subspl	r0, r4, #41	; 0x29	
teqcc	r0, r5, asr r5		
ldrbmi	r5, [r2, #-3840]	; 0xfffff100	
svcpl	0x00544e45		
ldrbmi	r4, [r4], #-1351	; 0xfffffab9	
svcpl	0x00455441		
svcpl	0x00525245		
ldrbtvc	r2, [r0], #-2128	; 0xfffff7b0	
stmdacs	r0!, {r1, r4, r5, r6, r8, fp, sp}		
eorvc	r2, r8, r6, lsr #16		
sfmcs	f7, 4, [r9, #-464]!	; 0xfffffe30	
strbvs	r5, [lr, #-3902]!	; 0xfffff0c2	
subsvc	r2, pc, #1904	; 0x770	
strbtvc	r6, [lr], #-1381	; 0xfffffa9b	
strbvs	r5, [r7, #-3886]!	; 0xfffff0d2	
strbtvc	r6, [r1], #-1140	; 0xfffffb8c	
rsbvc	r5, r5, #404	; 0x194	
eoreq	r2, r9, r2, ror r9		
stmdami	r3, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}^		
ldrbpl	r5, [pc, #-577]	; fffffedb <LRemap+0x1fffecc>	
strbmi	r5, [r9, -lr, asr #6]		
svcpl	0x0044454e		
eorseq	r2, r1, pc, asr r0		
svcmi	0x004c475f		
svcpl	0x004c4142		
stmdapl	r5, {r0, r6, sl, ip, lr}^		
stmdacs	r0!, {r0, r3, r6, sl, ip, lr}		
svcmi	0x004c475f		
svcpl	0x004c4142		
mcrmi	5, 2, r4, cr5, cr2, {2}		
svcpl	0x003e2d54		
stmdavc	r5!, {r0, r5, r6, sl, ip, sp, lr}^		
eoreq	r7, r9, r9, ror #8		
mcrrmi	15, 5, r5, r5, cr15		
subscs	r5, pc, r6, asr #30		
svcpl	0x005f0031		
cmpmi	r2, r3, asr r6		
ldrbmi	r5, [pc], -r3, asr #8		
svcpl	0x00544942		
eorseq	r2, r7, pc, asr r0		
ldrbvs	r6, [sl, #-2419]!	; 0xfffff68d	
ldrbvs	r7, [r0, #-2420]!	; 0xfffff68c	
mrrcmi	15, 0, r5, pc, cr0	; <UNPREDICTABLE>	
svcpl	0x00474e4f		
strbmi	r4, [lr, -ip, asr #30]		
stmdapl	r1, {r0, r1, r2, r3, r4, r6, r8, sl, fp, lr}^		
stmdbcc	r0!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}		
teqcc	r3, #536870915	; 0x20000003	
teqcc	r0, #1879048195	; 0x70000003	
ldrtcc	r3, [r5], #-2102	; 0xfffff7ca	
ldmdacc	r5!, {r0, r1, r2, r4, r5, r8, r9, sl, ip, sp}		
mcrrmi	7, 3, r3, ip, cr0		
cmpmi	pc, r0, lsl #30		
cmpmi	pc, r2, asr sp	; <UNPREDICTABLE>	
svcpl	0x00484352		
		; <UNDEFINED> instruction	 0x464f5250
subcs	r4, r5, r9, asr #24		
svcpl	0x00003536		
stclvs	6, cr7, [r1], #-380	; 0xfffffe84	
svcpl	0x00006575		
cmpmi	ip, pc, asr ip		
ldclmi	3, cr4, [r5, #-268]	; 0xfffffef4	
mcrmi	13, 2, r4, cr9, cr15, {2}		
stmdacs	r0!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}		
cmpcc	r8, sp, lsr #32		
ldcmi	3, cr3, [r1], #-320	; 0xfffffec0	
eorcc	r4, sp, ip, asr #22		
cmpcc	r0, #88, 2		
blmi	13132a4 <__undef_stack+0x11f9a04>		
svcpl	0x005f0029		
svcpl	0x00006673		
movtmi	r4, #21599	; 0x545f	
svcpl	0x00383231		
svcpl	0x0058414d		
mrccs	0, 1, r2, cr9, cr15, {2}		
ldmdbcc	r9!, {r0, r3, r4, r5, r8, fp, ip, sp}		
ldmdbcc	r9!, {r0, r3, r4, r5, r8, fp, ip, sp}		
ldmdbcc	r9!, {r0, r3, r4, r5, r8, fp, ip, sp}		
ldmdbcc	r9!, {r0, r3, r4, r5, r8, fp, ip, sp}		
ldmdbcc	r9!, {r0, r3, r4, r5, r8, fp, ip, sp}		
ldmdbcc	r9!, {r0, r3, r4, r5, r8, fp, ip, sp}		
ldmdbcc	r9!, {r0, r3, r4, r5, r8, fp, ip, sp}		
ldmdbcc	r9!, {r0, r3, r4, r5, r8, fp, ip, sp}		
teqcc	r6, r9, lsr r5		
cfstrdmi	mvd3, [r4], {52}	; 0x34	
svcmi	0x004c5f00		
ldrbmi	r4, [pc], #-1870	; 228 <L2CCDataLatency+0x107>	
cfstr64mi	mvdx5, [r2], {79}	; 0x4f	
svcvs	0x006c2045		
strtvs	r6, [r0], #-1902	; 0xfffff892	
cfstr64vs	mvdx7, [r2], #-444	; 0xfffffe44	
svcpl	0x005f0065		
ldclmi	14, cr4, [r4, #-292]	; 0xfffffedc	
cmpmi	pc, #4259840	; 0x410000	
eorcs	r6, r9, r8, lsr #6		
teqcs	r3, #99	; 0x63	
subeq	r4, ip, r0, lsr #24		
rsbsvs	r5, r3, #380	; 0x17c	
svcpl	0x00006675		
strbtvs	r6, [r1], #-1394	; 0xfffffa8e	
strbmi	r5, [lr, #-3840]	; 0xfffff100	
submi	r4, r9, #22272	; 0x5700	
subpl	r5, r5, #99614720	; 0x5f00000	
mcrmi	9, 2, r4, cr15, cr3, {2}		
cdpcs	2, 3, cr2, cr2, cr0, {1}		
eorscs	r2, r0, #784	; 0x310	
ldrbmi	r5, [pc], #-3840	; 278 <L2CCDataLatency+0x157>	
eorscc	r4, r3, #335544321	; 0x14000001	
subsmi	r5, r5, #2080374785	; 0x7c000001	
ldclmi	15, cr4, [r2, #-312]	; 0xfffffec8	
ldclmi	12, cr4, [pc, #-260]	; 184 <L2CCDataLatency+0x63>	
svcpl	0x005f4e49		
eorcc	r3, lr, r0, lsr #32		
eorscc	r3, r0, r0, lsr r0		
pushcc	{r0, r4, r5, r8, sl, lr}		
subeq	r4, r6, r5, lsr r4		
cmppl	r4, pc, asr pc		
stmdbmi	r2, {r0, r1, r2, r3, r4, r6, r8, fp, lr}^		
subscs	r5, pc, r4, asr pc	; <UNPREDICTABLE>	
ldrbmi	r0, [r3, #-48]	; 0xffffffd0	
cmppl	pc, #70656	; 0x11400	
eorcc	r5, r0, r5, asr #8		
ldrbmi	r5, [r2, #-3840]	; 0xfffff100	
svcpl	0x00544e45		
mcrmi	9, 2, r4, cr7, cr3, {2}		
cmppl	pc, #16640	; 0x4100	
subcs	r5, r5, r9, asr #20		
cfstrsmi	mvf3, [r0, #-200]	; 0xffffff38	
svcmi	0x0057545f		
stmdacs	r0!, {r4, r6, r8, fp, lr}		
ldmdbmi	r0, {r0, r2, r3, r6, r8, r9, sl, fp, ip, lr}^		
eorcc	r2, r0, #32, 20	; 0x20000	
eoreq	r3, r9, lr, lsr #32		
cmnvs	sp, pc, asr fp		
teqvc	r8, #120	; 0x78	
svcvs	0x00657a69		
teqvc	r8, #102	; 0x66	
svcpl	0x00657a69		
stccc	9, cr2, [r0], #-464	; 0xfffffe30	
ldmdbcs	r3!, {r2, r3, r4, r5, sp}		
cmpmi	pc, r0, lsl #30		
stmdbmi	sp, {r2, r4, r6, r8, r9, sl, fp, lr}^		
svcmi	0x00435f43		
ldclmi	3, cr5, [r5, #-312]	; 0xfffffec8	
eorseq	r2, r1, r5, asr #32		
mrrcmi	15, 5, r5, r5, cr15	; <UNPREDICTABLE>	
strbpl	r4, [r3, #-833]	; 0xfffffcbf	
submi	r5, r6, #308	; 0x134	
svcpl	0x005f5449		
eorseq	r3, r2, r0, lsr #6		
		; <UNDEFINED> instruction	 0x67735f5f
svcpl	0x00637465		
svcpl	0x005f2872		
cfldrdcs	mvd7, [r2], #-448	; 0xfffffe40	
ldmdbcs	r0!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}^		
cmpvc	pc, #32, 30	; 0x80	
cmnvs	r4, #432013312	; 0x19c00000	
		; <UNDEFINED> instruction	 0x7761725f
svcpl	0x0028725f		
rsbsvc	r7, r4, #95	; 0x5f	
svcpl	0x005f202c		
svcpl	0x00002970		
mcrmi	3, 2, r4, cr15, cr15, {2}		
ldmdacs	r4, {r0, r1, r6, r8, lr}^		
ldmdbcs	r9!, {r3, r4, r5, r6, sl, fp, sp}^		
cmpmi	pc, #32, 30	; 0x80	
cmpmi	r3, pc, asr #28		
stmdavc	r8!, {r2, r4, r6, r8, ip, sp}		
eoreq	r7, r9, ip, lsr #18		
ldmdbvs	r2!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, ip, sp, lr}^		
svcpl	0x00006574		
strbpl	r4, [lr, #-1887]	; 0xfffff8a1	
blmi	125348c <__undef_stack+0x1139bec>		
svcpl	0x005f5f45		
ldrbmi	r5, [r0, #-2388]	; 0xfffff6ac	
teqcc	r0, pc, asr #12		
cmppl	pc, #0, 30		
svcmi	0x00455a49		
svcmi	0x004c5f46		
mrrcmi	7, 4, r4, pc, cr14	; <UNPREDICTABLE>	
svcpl	0x00474e4f		
eorseq	r2, r8, pc, asr r0		
cmnvs	r3, #-1073741801	; 0xc0000017	
strbvs	r6, [sp, #-2420]!	; 0xfffff68c	
		; <UNDEFINED> instruction	 0x6675625f
ldrbmi	r5, [pc], #-3840	; 3b4 <L2CCDataLatency+0x293>	
ldclmi	12, cr4, [pc, #-264]	; 2b0 <L2CCDataLatency+0x18f>	
cmpcc	pc, r1, asr #16		
stmdapl	r5, {r4, r5, r8, r9, sl, fp, ip, lr}^		
subscs	r5, pc, r0, asr pc	; <UNPREDICTABLE>	
eorseq	r3, r8, r3, lsr r0		
cmpmi	r2, #380	; 0x17c	
svcpl	0x00444953		
subspl	r4, r5, #332	; 0x14c	
teqvc	r8, #281018368	; 0x10c00000	
ldrbtvc	r2, [r3], #-41	; 0xffffffd7	
strbtvc	r7, [r3], #-1394	; 0xfffffa8e	
ldmdavs	pc, {r5, r8, r9, sl, fp, ip, lr}^	; <UNPREDICTABLE>	
rsbeq	r6, fp, r1, ror #6		
subpl	r5, r6, #380	; 0x17c	
svcpl	0x00544341		
svcpl	0x004e494d		
stccs	0, cr2, [r8, #-380]!	; 0xfffffe84	
eorspl	r2, r5, #48, 28	; 0x300	
strcc	r3, [lr, #-45]!	; 0xffffffd3	
svcpl	0x00002952		
cfstr64mi	mvdx5, [ip], {95}	; 0x5f	
strbpl	r4, [r3, #-833]	; 0xfffffcbf	
cmpmi	sp, sp, asr #30		
subscs	r5, pc, r8, asr pc	; <UNPREDICTABLE>	
		; <UNDEFINED> instruction	 0x46465830
strbmi	r4, [r6], -r6, asr #12		
strbmi	r4, [r6], -r6, asr #12		
strbmi	r4, [r6], -r6, asr #12		
ldclcs	6, cr4, [r0, #-280]	; 0xfffffee8	
lfmmi	f3, 2, [r5], {51}	; 0x33	
svcpl	0x00004b4c		
cmpmi	r3, pc, asr r5		
ldclmi	3, cr4, [r5, #-268]	; 0xfffffef4	
stmdapl	r1, {r0, r1, r2, r3, r4, r6, r8, sl, fp, lr}^		
eorcc	r5, r0, pc, asr pc		
		; <UNDEFINED> instruction	 0x46464658
stmdacc	sp!, {r1, r2, r6, ip, lr}		
subeq	r4, fp, r5, asr r8		
strbmi	r5, [r4, #-3935]	; 0xfffff0a1	
svcpl	0x00323343		
svcpl	0x004e494d		
ldrmi	r2, [r1, #-95]!	; 0xffffffa1	
ldrtmi	r3, [r5], #-2349	; 0xfffff6d3	
svcpl	0x005f0046		
ldmdbmi	pc, {r0, r1, r4, r6, r8, ip, lr}^	; <UNPREDICTABLE>	
svcpl	0x00544942		
eorseq	r2, r0, pc, asr r0		
subpl	r5, pc, #380	; 0x17c	
svcpl	0x00524544		
svcpl	0x00504450		
stmdbmi	r4, {r0, r2, r6, r9, sl, fp, lr}^		
svcpl	0x005f4e41		
teqcc	r4, r0, lsr #6		
svcpl	0x005f0032		
ldrbmi	r4, [sl, #-2387]	; 0xfffff6ad	
subspl	r5, r9, pc, asr r4		
subscs	r5, pc, r5, asr #30		
ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^		
strbtvs	r6, [r5], #-3687	; 0xfffff199	
strbtvc	r6, [lr], #-2336	; 0xfffff6e0	
ldrbmi	r5, [pc], #-3840	; 4a8 <_ABORT_STACK_SIZE+0xa8>	
ldrtcc	r4, [r6], #-837	; 0xfffffcbb	
stmdapl	r1, {r0, r1, r2, r3, r4, r6, r8, sl, fp, lr}^		
subspl	r4, r8, pc, asr r5		
teqcc	r0, #380	; 0x17c	
svcpl	0x00003538		
mcrmi	5, 2, r4, cr5, cr2, {2}		
subpl	r5, sp, r4, asr pc		
ldrbmi	r4, [r2, #-1631]	; 0xfffff9a1	
movtpl	r4, #40005	; 0x9c45	
ldrbtvc	r2, [r0], #-2132	; 0xfffff7ac	
stmdacs	r0!, {r1, r4, r5, r6, r8, fp, sp}		
rsbsvc	r7, r4, #40	; 0x28	
svcpl	0x003e2d29		
strbvs	r7, [r5, #-614]!	; 0xfffffd9a	
ldrbtvc	r6, [r3], #-2412	; 0xfffff694	
svcpl	0x005f0029		
svcpl	0x00544c46		
svcpl	0x00534148		
svcmi	0x004e4544		
svcpl	0x005f4d52		
svcpl	0x00003120		
strbpl	r4, [lr], #-2399	; 0xfffff6a1	
ldmdbpl	r4, {r3, r4, r5, r8, r9, sl, fp, ip, lr}^		
svcpl	0x005f4550		
strbvs	r7, [r9, -r0, lsr #6]!		
rsbcs	r6, r4, lr, ror #10		
rsbvc	r6, r1, #6488064	; 0x630000	
ldclvs	9, cr6, [r3], #-0		
ldrbvs	r7, [r3, #-869]!	; 0xfffffc9b	
cfstr64vs	mvdx7, [r1], #-452	; 0xfffffe3c	
stmdbvc	ip!, {r3, r5, fp, ip, sp, lr}		
svcpl	0x00282029		
ldrbtvc	r6, [r8], #-1375	; 0xfffffaa1	
ldmdbvs	r3!, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^		
svcpl	0x005f6e6f		
svcpl	0x007b2820		
rsbsvc	r7, r9, pc, asr r4		
svcpl	0x00666f65		
ldmdbcs	r8!, {r0, r1, r2, r3, r4, r6, fp, sp}^		
ldmdavc	pc, {r5, r8, r9, sl, fp, ip, lr}^	; <UNPREDICTABLE>	
stmdacs	r0!, {r5, r8, sl, fp, ip, sp}		
eorscs	r2, fp, r8, ror r9		
ldmdbvc	r4!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}^		
		; <UNDEFINED> instruction	 0x666f6570
stmdbvc	r8!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}		
svcpl	0x005f2029		
eorscs	r2, sp, r9, ror r0		
blcc	a5ea08 <__undef_stack+0x945168>		
cmnvc	r9, #32, 2		
rsbvc	r6, pc, #1872	; 0x750	
ldrbvs	r6, [r2, #-1380]!	; 0xfffffa9c	
svcpl	0x005f2864		
svcpl	0x005f2c78		
		; <UNDEFINED> instruction	 0x26202979
svcpl	0x00282026		
stccc	8, cr7, [r0], #-380	; 0xfffffe84	
svcpl	0x005f203d		
ldcvc	9, cr2, [fp, #-484]!	; 0xfffffe1c	
svcpl	0x00002929		
cmpmi	r3, pc, asr r5		
ldclmi	3, cr4, [r5, #-268]	; 0xfffffef4	
mcrmi	13, 2, r4, cr9, cr15, {2}		
eorcc	r5, r0, pc, asr pc		
ldmdami	r5, {r1, r2, r3, r5, ip, sp}^		
strbpl	r0, [r8, #-75]	; 0xffffffb5	
ldrbpl	r4, [pc], -r7, asr #10		
stmdacs	r0!, {r0, r6, sl, fp, lr}		
strbvc	r5, [r2, #-3935]!	; 0xfffff0a1	
ldmdbvs	r4!, {r0, r3, r5, r6, sl, fp, sp, lr}^		
strbvc	r5, [r8, #-3950]!	; 0xfffff092	
ldrbvc	r6, [pc], -r7, ror #10		
stmdbcs	r8!, {r0, r5, r6, sl, fp, sp, lr}		
ldrbmi	r0, [pc, #-41]	; 5a3 <_ABORT_STACK_SIZE+0x1a3>	
mrcmi	6, 2, r4, cr5, cr8, {2}		
stclvs	14, cr6, [r1, #-160]!	; 0xffffff60	
rsbsvc	r2, r0, #25856	; 0x6500	
stmdbcs	pc!, {r0, r1, r2, r3, r5, r6, sl, ip, sp, lr}^	; <UNPREDICTABLE>	
stclvs	14, cr6, [r1, #-128]!	; 0xffffff80	
rsbsvc	r2, r0, #101	; 0x65	
rsbeq	r7, pc, pc, ror #8		
strbmi	r5, [ip], #-3935	; 0xfffff0a1	
ldclmi	12, cr4, [pc, #-264]	; 4e8 <_ABORT_STACK_SIZE+0xe8>	
ldrbmi	r4, [pc, #-3657]	; fffff7ab <LRemap+0x1fff79c>	
svcpl	0x005f5058		
teqcc	sp, r0, lsr #16		
ldmdbcs	r1!, {r4, r5, r9, ip, sp}		
mrrcmi	15, 0, r5, pc, cr0	; <UNPREDICTABLE>	
svcpl	0x004c4244		
strbpl	r4, [lr], #-333	; 0xfffffeb3	
smlsldmi	r4, r9, pc, r4	; <UNPREDICTABLE>	
strcc	r5, [r0, #-3935]!	; 0xfffff0a1	
svcpl	0x005f0033		
svcpl	0x00006d74		
svcpl	0x006d745f		
rsbeq	r6, r3, r3, ror r5		
ldmdbmi	r5, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}^		
svcpl	0x0038544e		
stmdbcs	r3!, {r0, r1, r6, fp, sp}^		
svcpl	0x00006320		
strbpl	r4, [lr], #-2399	; 0xfffff6a1	
ldrbpl	r3, [pc], #-1585	; 63c <_ABORT_STACK_SIZE+0x23c>	
svcpl	0x00455059		
ldmdavs	r3!, {r0, r1, r2, r3, r4, r6, sp}^		
rsbscs	r7, r4, pc, ror #4		
rsbseq	r6, r4, r9, ror #28		
stclvs	15, cr5, [r1], #-380	; 0xfffffe84	
strbvs	r6, [lr, #-1897]!	; 0xfffff897	
ldmdbcs	r8!, {r2, r5, r6, fp, sp}^		
cmpvs	pc, r0, lsr #30		
ldmdbvs	r2!, {r2, r4, r5, r6, sl, ip, sp, lr}^		
ldrbvs	r7, [r4, #-1378]!	; 0xfffffa9e	
stmdacs	r8!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}		
stclvs	15, cr5, [r1], #-380	; 0xfffffe84	
strbvs	r6, [lr, #-1897]!	; 0xfffff897	
ldmdacs	pc, {r2, r5, r6, r8, r9, sl, fp, ip, lr}^	; <UNPREDICTABLE>	
stmdbcs	r9!, {r3, r4, r5, r6, r8, fp, sp}		
ldrbmi	r5, [r2, #-3840]	; 0xfffff100	
svcpl	0x00544e45		
movtmi	r4, #22595	; 0x5843	
stmdbmi	sp, {r0, r1, r3, r6, r8, r9, sl, fp, ip, lr}^		
eorvc	r4, r8, r3, asr r3		
eorcs	r7, r9, r4, ror r2		
ldmdbmi	pc, {r8, r9, sl, fp, ip, lr}^	; <UNPREDICTABLE>	
cmpmi	pc, #332	; 0x14c	
movtpl	r5, #38495	; 0x965f	
strbmi	r4, [ip, #-585]	; 0xfffffdb7	
teqcc	r0, r0, lsr #4		
ldrbtvc	r0, [r3], #-49	; 0xffffffcf	
rsbcs	r6, lr, r4, ror #18		
ldrbmi	r5, [r2, #-3880]	; 0xfffff0d8	
ldclcs	14, cr4, [r4, #-276]	; 0xfffffeec	
ldrbtvc	r5, [r3], #-3902	; 0xfffff0c2	
stmdbcs	lr!, {r2, r5, r6, r8, fp, sp, lr}^		
cmppl	pc, #0, 26		
subspl	r5, r4, r1, asr r2		
cdpcs	0, 3, cr2, cr1, cr9, {2}		
ldrtcc	r3, [r2], #-1847	; 0xfffff8c9	
ldrcc	r3, [r8, #-821]!	; 0xfffffccb	
ldrcc	r3, [r0, #-2352]!	; 0xfffff6d0	
eorscc	r3, r6, r5, lsr r1		
eorscc	r3, r9, #13107200	; 0xc80000	
eorseq	r3, r1, r9, lsr r8		
mrcvs	15, 3, r5, cr5, cr15, {2}		
cdpvs	15, 7, cr6, cr5, cr2, {3}		
rsbcs	r6, r4, r4, ror #10		
ldrbmi	r5, [pc, -r0, lsl #30]		
ldmdami	pc, {r0, r1, r6, r8, r9, lr}^	; <UNPREDICTABLE>	
svcpl	0x00455641		
movtmi	r5, #59731	; 0xe953	
stclmi	3, cr4, [pc, #-380]	; 584 <_ABORT_STACK_SIZE+0x184>	
ldrbmi	r4, [r2, #-336]	; 0xfffffeb0	
strbmi	r4, [lr], #-351	; 0xfffffea1	
cmpmi	r7, pc, asr r3		
eorscs	r5, r1, r0, asr pc		
cmnvc	r9, #49	; 0x31	
cmnvc	r3, #108, 10	; 0x1b000000	
cmnvs	r5, r7, ror #4		
ldmdacs	r2!, {r2, r4, r5, r6, r8, sl, sp, lr}^		
ldmdbcs	r9!, {r3, r4, r5, r6, sl, fp, sp}^		
svcpl	0x005f2820		
ldrbvs	r7, [r4, #-2149]!	; 0xfffff79b	
svcvs	0x0069736e		
subscs	r5, pc, lr, ror #30		
svcpl	0x005f7b28		
ldrbvs	r7, [r0, #-2420]!	; 0xfffff68c	
svcpl	0x005f666f		
eorcs	r7, r9, r8, lsr #16		
rsbscs	r5, r8, pc, asr pc		
stmdavc	r8!, {r0, r2, r3, r4, r5, sp}		
svcpl	0x00203b29		
rsbsvc	r7, r9, pc, asr r4		
svcpl	0x00666f65		
ldmdbcs	r9!, {r0, r1, r2, r3, r4, r6, fp, sp}^		
ldmdbvc	pc, {r5, r8, r9, sl, fp, ip, lr}^	; <UNPREDICTABLE>	
stmdacs	r0!, {r5, r8, sl, fp, ip, sp}		
eorscs	r2, fp, r9, ror r9		
ldrbvc	r6, [r3, #-2337]!	; 0xfffff6df	
ldrbtvs	r6, [r2], #-3950	; 0xfffff092	
strbtvs	r7, [r5], #-613	; 0xfffffd9b	
ldmdavc	pc, {r3, r5, r8, r9, sl, fp, ip, lr}^	; <UNPREDICTABLE>	
ldmdbvc	pc, {r2, r3, r5, r8, r9, sl, fp, ip, lr}^	; <UNPREDICTABLE>	
strtcs	r2, [r6], -r9, lsr #32		
svcpl	0x005f2820		
eorscs	r2, ip, r8, ror r0		
rsbscs	r5, r9, pc, asr pc		
svcpl	0x00207c7c		
mcrcc	8, 1, r7, cr0, cr15, {2}		
ldmdbvc	pc, {r5, r8, r9, sl, fp, ip, lr}^	; <UNPREDICTABLE>	
ldmdbcs	sp!, {r0, r3, r5, r8, r9, fp, ip, sp}^		
svcpl	0x005f0029		
movtmi	r5, #17491	; 0x4453	
movtpl	r4, #63583	; 0xf85f	
svcpl	0x00444554		
eorseq	r2, r1, pc, asr r0		
mrrcmi	15, 5, r5, r5, cr15	; <UNPREDICTABLE>	
cmpmi	r2, ip, asr #12		
ldrbmi	r5, [pc], -r3, asr #8		
svcpl	0x00544942		
ldrtcc	r2, [r6], #-95	; 0xffffffa1	
strbmi	r5, [ip], #-3840	; 0xfffff100	
ldrbmi	r4, [pc, #-3138]	; fffffb8a <LRemap+0x1fffb7b>	
submi	r5, r4, #324	; 0x144	
eorseq	r2, r1, ip, asr #32		
ldmdbmi	pc, {r1, r2, r6, sl, lr}^	; <UNPREDICTABLE>	
strbpl	r5, [r5], #-851	; 0xfffffcad	
eorvc	r6, ip, r8, lsr #28		
stmdacs	r8!, {r0, r3, r5, sp}		
mcrcc	9, 1, r2, cr13, cr0, {3}		
svcpl	0x00736466		
cmnvc	r4, #1605632	; 0x188000	
stmdbcs	lr!, {r0, r1, r3, r4, r6, fp, sp}^		
strbmi	r4, [r6], #-3631	; 0xfffff1d1	
cmppl	r4, #1081344	; 0x108000	
eorcs	r2, r6, sp, asr r0		
subcs	r3, ip, r8, lsr #2		
stmdacs	r0!, {r2, r3, r4, r5, sl, fp, ip, sp}		
eorcs	r6, r9, r8, lsr #28		
strbmi	r2, [lr], -r5, lsr #32		
strbpl	r4, [r9], #-580	; 0xfffffdbc	
stmdbcs	r9!, {r0, r1, r4, r6, r8, fp, sp}		
ldrbmi	r5, [r2, #-3840]	; 0xfffff100	
svcpl	0x00544e45		
subspl	r5, pc, #77	; 0x4d	
mrrcmi	3, 4, r5, r5, cr5	; <UNPREDICTABLE>	
ldrbtvc	r2, [r0], #-2132	; 0xfffff7ac	
stmdacs	r0!, {r1, r4, r5, r6, r8, fp, sp}		
rsbsvc	r7, r4, #40	; 0x28	
svcpl	0x003e2d29		
ldrbvc	r6, [r3, #-1394]!	; 0xfffffa8e	
eoreq	r7, r9, ip, ror #8		
mcrmi	15, 2, r5, cr9, cr15, {2}		
cmpmi	r6, r4, asr pc		
ldrtcc	r5, [r6], #-1107	; 0xfffffbad	
subspl	r5, r9, pc, asr r4		
subscs	r5, pc, r5, asr #30		
strbvs	r6, [lr, -ip, ror #30]!		
cdpvs	12, 6, cr6, cr15, cr0, {1}		
cdpvs	0, 6, cr2, cr9, cr7, {3}		
svcpl	0x005f0074		
strbpl	r4, [lr], #-2391	; 0xfffff6a9	
subspl	r5, r9, pc, asr r4		
subscs	r5, pc, r5, asr #30		
ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^		
strbtvs	r6, [r5], #-3687	; 0xfffff199	
strbtvc	r6, [lr], #-2336	; 0xfffff6e0	
ldrbmi	r5, [r2, #-3840]	; 0xfffff100	
svcpl	0x00544e45		
ldrbpl	r5, [r2], #-1107	; 0xfffffbad	
mrrcmi	11, 4, r4, pc, cr15	; <UNPREDICTABLE>	
ldmdacs	r4, {r0, r6, r8, r9, ip, lr}^		
ldmdbcs	r2!, {r4, r5, r6, sl, ip, sp, lr}^		
eorvc	r2, r8, r0, lsr #16		
sfmcs	f7, 4, [r9, #-464]!	; 0xfffffe30	
strbvs	r5, [lr, #-3902]!	; 0xfffff0c2	
subsvc	r2, pc, #1904	; 0x770	
strbtvc	r6, [lr], #-1381	; 0xfffffa9b	
ldrbtvc	r5, [r3], #-3886	; 0xfffff0d2	
blvs	1bdda78 <__undef_stack+0x1ac41d8>		
cmnvc	r1, #24320	; 0x5f00	
stcmi	9, cr2, [r0, #-464]	; 0xfffffe30	
subspl	r3, pc, pc, asr r1	; <UNPREDICTABLE>	
cdpcs	0, 3, cr2, cr0, cr9, {2}		
teqcc	r8, #-1073741812	; 0xc000000c	
ldmdacc	r8!, {r4, r5, r8, fp, ip, sp}		
teqcc	r8, #-2147483635	; 0x8000000d	
		; <UNDEFINED> instruction	 0x36303937
ldrtcc	r3, [r5], #-311	; 0xfffffec9	
svcvs	0x006c5f00		
svcpl	0x00006b63		
bpl	125565c <__undef_stack+0x113bdbc>		
svcpl	0x00545f45		
svcpl	0x0000205f		
strbvs	r6, [r5, #-3679]!	; 0xfffff1a1	
svcpl	0x005f5f64		
ldfvse	f6, [pc], {118}	; 0x76	
rsbscs	r7, r4, r9, ror #6		
ldrbpl	r5, [pc, #-3840]	; fffff9fc <LRemap+0x1fff9ed>	
ldrbcc	r4, [r4], -r9, asr #28		
cmpmi	sp, r4, lsr pc		
subscs	r5, pc, r8, asr pc	; <UNPREDICTABLE>	
ldrtcc	r3, [r4], #-2097	; 0xfffff7cf	
ldrtcc	r3, [r4], #-1846	; 0xfffff8ca	
		; <UNDEFINED> instruction	 0x37333730
ldrcc	r3, [r5, #-2352]!	; 0xfffff6d0	
ldrcc	r3, [r1, #-1585]!	; 0xfffff9cf	
subeq	r4, ip, r5, asr ip		
cmnvs	r4, pc, asr pc		
svcpl	0x00726464		
strbvs	r5, [r4, #-3956]!	; 0xfffff08c	
strbvs	r6, [lr, #-2406]!	; 0xfffff69a	
svcpl	0x00002064		
		; <UNDEFINED> instruction	 0x4653555f
strbpl	r4, [r3], #-338	; 0xfffffeae	
stmdapl	r1, {r0, r1, r2, r3, r4, r6, r8, sl, fp, lr}^		
eorcc	r5, r0, pc, asr pc		
subpl	r4, r6, r8, asr r6		
ldmdami	r5, {r0, r2, r3, r5, fp, ip, sp}^		
ldrbtvc	r0, [r3], #-82	; 0xffffffae	
rsbsvc	r6, r2, #100, 10	; 0x19000000	
subspl	r2, pc, #32, 16	; 0x200000	
strbpl	r4, [lr], #-1349	; 0xfffffabb	
cmpvc	pc, #720	; 0x2d0	
rsbvc	r6, r5, #116, 8	; 0x74000000	
svcpl	0x00002972		
strbvs	r6, [r5, #-3679]!	; 0xfffff1a1	
cmnvs	r7, #100, 30	; 0x190	
svcpl	0x00726168		
svcpl	0x004d0074		
ldrbpl	r5, [r2], #-339	; 0xfffffead	
eorscs	r5, r2, r1, lsr pc		
eorscc	r2, r7, r0, lsr lr		
		; <UNDEFINED> instruction	 0x36303137
teqcc	r1, r7, lsr r8		
ldrtcc	r3, [r5], #-1592	; 0xfffff9c8	
ldrtcc	r3, [r2], #-1335	; 0xfffffac9	
svcpl	0x00003034		
cmnvs	pc, #24320	; 0x5f00	
stclvs	15, cr5, [r3], #-428	; 0xfffffe54	
svcpl	0x0065736f		
strbvc	r6, [r3, #-1394]!	; 0xfffffa8e	
		; <UNDEFINED> instruction	 0x76697372
svcvs	0x006c2865		
eorcs	r6, r9, r3, ror #22		
cmpmi	r3, r8, lsr #30		
		; <UNDEFINED> instruction	 0x565f5453
subcs	r4, r4, pc, asr #18		
svcpl	0x00002930		
ldrbtvs	r6, [r4], #-1383	; 0xfffffa99	
svcpl	0x00657461		
rsbseq	r7, r2, r5, ror #4		
ldclvs	13, cr6, [r5], #-380	; 0xfffffe84	
svcpl	0x005f0074		
ldmdbmi	pc, {r2, r6, r8, lr}^	; <UNPREDICTABLE>	
svcpl	0x00544942		
eorscc	r2, r3, #95	; 0x5f	
ldrbpl	r5, [pc, #-3840]	; fffffae8 <LRemap+0x1fffad9>	
cmpmi	r2, ip, asr #12		
ldrbmi	r5, [pc], -r3, asr #8		
svcpl	0x00544942		
eorscc	r2, r3, #95	; 0x5f	
cmpvc	pc, #0, 30		
svcpl	0x00657a69		
svcpl	0x00002074		
strbvc	r6, [pc, #-607]!	; 7a9 <_ABORT_STACK_SIZE+0x3a9>	
strbtvs	r6, [r5], #-1134	; 0xfffffb92	
svcpl	0x005f0020		
		; <UNDEFINED> instruction	 0x46424c53
rsbscc	r3, r8, r0, lsr #32		
eorseq	r3, r1, r0, lsr r0		
ldmdbvs	pc, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}^	; <UNPREDICTABLE>	
ldrbvc	r7, [pc, -lr, ror #8]		
rsbvc	r6, r1, #6488064	; 0x630000	
ldmdavs	pc, {r0, r1, r2, r3, r4, r6, sl, ip, sp, lr}^	; <UNPREDICTABLE>	
svcpl	0x005f0020		
svcpl	0x004d5241		
cdpmi	5, 4, cr4, cr15, cr14, {2}		
subscs	r4, r0, pc, asr r6		
svcpl	0x005f0036		
movtmi	r4, #12620	; 0x314c	
		; <UNDEFINED> instruction	 0x465f4d55
svcpl	0x00544942		
teqcc	r3, pc, asr r0		
strbvs	r7, [r9, -r0, lsl #6]!		
strbtvc	r6, [r9], #-622	; 0xfffffd92	
ldmdavc	pc, {r3, r5, r8, r9, sl, fp, ip, lr}^	; <UNPREDICTABLE>	
stmdacs	r8!, {r0, r3, r5, sp}		
ldrbvs	r6, [sl, #-2419]!	; 0xfffff68d	
svcpl	0x0028666f		
eorcs	r7, r9, pc, asr r8		
teqvc	r0, #3904	; 0xf40	
svcvs	0x00657a69		
stclvs	8, cr2, [r6], #-408	; 0xfffffe68	
ldmdbcs	r4!, {r0, r1, r2, r3, r5, r6, r8, sp, lr}^		
eorscs	r2, pc, r9, lsr #32		
ldmdbvs	r3!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}^		
stmdbvs	r2!, {r0, r1, r2, r5, r6, r9, sl, fp, sp, lr}^		
svcpl	0x00286674		
eorcs	r7, r9, pc, asr r8		
svcpl	0x005f203a		
mcrvs	9, 3, r6, cr7, cr3, {3}		
ldrbtvs	r6, [r4], #-2402	; 0xfffff69e	
ldmdavc	pc, {r3, r5, r8, r9, sl, fp, ip, lr}^	; <UNPREDICTABLE>	
svcpl	0x00002929		
mcrmi	15, 2, r4, cr9, cr0, {2}		
svcpl	0x00524554		
subscs	r4, r4, r9, asr #28		
strbvs	r6, [lr, -ip, ror #30]!		
cmppl	pc, #0, 30		
movtmi	r5, #4678	; 0x1246	
subpl	r5, r5, r4, asr pc		
svcmi	0x004c4953		
subscs	r5, pc, lr, asr #30		
eorspl	r7, r1, r0, lsr r8		
subpl	r3, r8, #11796480	; 0xb40000	
cmpmi	pc, #0, 30		
cmpmi	r3, pc, asr #28		
stmdavc	r8!, {r2, r4, r6, r8, ip, sp}		
eorcs	r7, r9, ip, lsr #18		
teqcs	r3, #120	; 0x78	
svcpl	0x00007920		
ldmdbmi	r3, {r2, r4, r6, r8, r9, sl, fp, ip, lr}^		
eoreq	r4, r0, sl, asr r5		
submi	r5, r4, #380	; 0x17c	
stmdbmi	sp, {r2, r3, r6, r8, r9, sl, fp, ip, lr}^		
eorscc	r5, r1, lr, asr #30		
subspl	r4, r8, pc, asr r5		
stmdacs	r0!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}		
ldrcc	r3, [r0, -sp, lsr #6]!		
svcpl	0x005f0029		
svcpl	0x00515355		
strbpl	r4, [r9], #-582	; 0xfffffdba	
teqcc	r0, #380	; 0x17c	
svcpl	0x005f0032		
strbmi	r5, [r4, #-591]	; 0xfffffdb1	
stmdbmi	r2, {r1, r4, r6, r8, r9, sl, fp, ip, lr}^		
cdpmi	15, 4, cr5, cr5, cr7, {2}		
cdpmi	9, 4, cr4, cr1, cr4, {2}		
strtcc	r5, [r0], #-3935	; 0xfffff0a1	
eorseq	r3, r1, r3, lsr r2		
uhsaxvs	r5, r3, pc	; <UNPREDICTABLE>	
svcvs	0x00727265		
ldmdbcs	r0!, {r1, r4, r5, r6, fp, sp}^		
stmdacs	r8!, {r5, fp, sp}		
mcrcc	9, 1, r2, cr13, cr0, {3}		
cmnvs	ip, pc, asr r6		
strtcs	r7, [r0], -r7, ror #6		
cmppl	pc, #32, 30	; 0x80	
ldmdbcs	r2, {r0, r2, r6, r9, ip, lr}^		
eorscs	r2, sp, r0, lsr #2		
svcpl	0x00002930		
svcpl	0x0051535f		
strbpl	r4, [r9], #-582	; 0xfffffdba	
teqcc	r0, #380	; 0x17c	
svcpl	0x005f0031		
svcpl	0x00434347		
cfstrdmi	mvd5, [pc, #-260]	; a74 <_SUPERVISOR_STACK_SIZE+0x274>	
cmpmi	pc, #603979777	; 0x24000001	
cmpcc	r2, #72, 2		
svcpl	0x00545f32		
blmi	10d48b8 <__undef_stack+0xfbb018>		
ldrbmi	r4, [r2, #-1631]	; 0xfffff9a1	
eorseq	r2, r2, r5, asr #32		
svcmi	0x004e5f5f		
mcrrmi	9, 5, r4, lr, cr15		
svcpl	0x00454e49		
eorseq	r2, r1, pc, asr r0		
cmppl	r3, #380	; 0x17c	
eorcc	r5, r0, r4, asr r2		
eorscc	r3, r2, r8, ror r0		
svcpl	0x005f0030		
		; <UNDEFINED> instruction	 0x46424d53
rsbscc	r3, r8, r0, lsr #32		
eorseq	r3, r0, r0, lsr r8		
ldmdami	r5, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}^		
submi	r5, r6, #324	; 0x144	
svcpl	0x005f5449		
eorseq	r3, r6, r0, lsr #2		
strbmi	r5, [r5, #-607]	; 0xfffffda1	
ldrbmi	r5, [pc, #-1102]	; 786 <_ABORT_STACK_SIZE+0x386>	
ldrbmi	r4, [r2, -sp, asr #10]		
stmdbpl	r3, {r0, r2, r6, r9, sl, fp, lr}^		
bpl	125595c <__undef_stack+0x113c0bc>		
ldrcc	r2, [r2, #-69]!	; 0xffffffbb	
ldrbvc	r5, [pc, -r0, lsl #30]		
svcpl	0x006b6165		
strbvs	r6, [r6, #-1394]!	; 0xfffffa8e	
cmnvs	lr, #478150656	; 0x1c800000	
ldmdbvc	r3!, {r0, r2, r5, r6, fp, sp}^		
stclvs	12, cr2, [r1], #-436	; 0xfffffe4c	
ldmdbcs	r3!, {r0, r3, r5, r6, r8, sp, lr}^		
cmpvs	pc, r0, lsr #30		
svcpl	0x005f6d73		
strvc	r2, [lr, -r8, lsr #4]!		
rsbcs	r6, fp, r5, ror #2		
teqvs	r3, r2, lsr #32		
cmnvc	r1, #108, 18	; 0x1b0000	
svcpl	0x00203b29		
ldfvse	f6, [r3, #-380]!	; 0xfffffe84	
eorcs	r5, r8, #380	; 0x17c	
ldrbvc	r6, [r1, #-1326]!	; 0xfffffad2	
teqcs	r0, #32, 4		
cmnvs	r9, r1, ror #24		
stccs	0, cr2, [r2], #-460	; 0xfffffe34	
teqcs	r0, #32, 4		
stmdbcs	sp!, {r0, r1, r4, r5, r6, r8, fp, ip, sp, lr}^		
cmppl	pc, #0, 30		
eorcc	r4, r0, r2, asr r4		
eorscc	r3, r0, r8, ror r0		
svcpl	0x004c0034		
mrcvs	13, 3, r6, cr0, cr4, {3}		
strtmi	r6, [r0], -r1, ror #26		
cdpmi	12, 4, cr4, cr5, cr9, {2}		
svcpl	0x00454d41		
subseq	r4, r8, sp, asr #2		
cmpmi	r3, #380	; 0x17c	
svcpl	0x00524148		
svcpl	0x0058414d		
eorscc	r2, r1, #95	; 0x5f	
mrcmi	0, 2, r0, cr15, cr7, {1}		
subpl	r5, r8, #1325400064	; 0x4f000000	
eoreq	r5, r0, pc, asr #14		
strbmi	r5, [r4, #-3935]	; 0xfffff0a1	
svcpl	0x00323343		
ldmdbmi	r3, {r0, r2, r6, ip, lr}^		
svcpl	0x004e4f4c		
ldrmi	r2, [r1, #-95]!	; 0xffffffa1	
strbmi	r3, [r4], -sp, lsr #12		
ldmdavs	pc, {r8, r9, sl, fp, ip, lr}^	; <UNPREDICTABLE>	
ldrbvs	r7, [pc, #-865]	; 93b <_SUPERVISOR_STACK_SIZE+0x13b>	
mcrvs	4, 3, r7, cr5, cr8, {3}		
mcrvs	9, 3, r6, cr15, cr3, {3}		
ldmdavs	pc, {r5, r8, r9, sl, fp, ip, lr}^	; <UNPREDICTABLE>	
ldrbvs	r7, [pc], -r1, ror #6		
ldrbvc	r6, [r4, #-357]!	; 0xfffffe9b	
svcpl	0x00006572		
mcrmi	5, 2, r4, cr5, cr2, {2}		
stmdami	r3, {r2, r4, r6, r8, r9, sl, fp, ip, lr}^		
svcpl	0x004b4345		
eorvc	r5, r8, sp, asr #32		
eorcs	r7, r9, r4, ror r2		
mrrcmi	15, 0, r5, pc, cr0	; <UNPREDICTABLE>	
strbpl	r4, [r3, #-833]	; 0xfffffcbf	
submi	r5, r9, #308	; 0x134	
svcpl	0x005f5449		
eorseq	r3, r2, r0, lsr #6		
cmpmi	r8, pc, asr pc		
stmdbmi	r2, {r0, r1, r2, r3, r4, r6, r8, fp, lr}^		
subscs	r5, pc, r4, asr pc	; <UNPREDICTABLE>	
svcpl	0x005f0038		
cfldr64mi	mvdx4, [r7], {78}	; 0x4e	
ldmdami	pc, {r0, r3, r6, r9, lr}^	; <UNPREDICTABLE>	
teqcc	r0, pc, asr pc		
ldmdbmi	pc, {r8, r9, sl, fp, ip, lr}^	; <UNPREDICTABLE>	
ldrtcc	r5, [r1], -lr, asr #8		
stmdapl	r1, {r0, r1, r2, r3, r4, r6, r8, sl, fp, lr}^		
teqcc	r0, #380	; 0x17c	
		; <UNDEFINED> instruction	 0x37363732
svcpl	0x00444600		
ldmdacs	r2, {r0, r1, r6, sl, fp, lr}^		
ldmdbcs	r0!, {r1, r2, r3, r5, r6, sl, fp, sp}^		
eorvc	r2, r8, r0, lsr #16		
ldrtvs	r2, [lr], -r9, lsr #26		
subsvs	r7, pc, #100, 6	; 0x90000001	
blpl	1cddecc <__undef_stack+0x1bc462c>		
svccs	0x00296e28		
submi	r4, r4, #81788928	; 0x4e00000	
cfldrdpl	mvd5, [r3, #-292]	; 0xfffffedc	
eorscs	r2, sp, r0, lsr #12		
ldcmi	8, cr2, [r1], #-504	; 0xfffffe08	
eorscs	r3, ip, r0, lsr #24		
stmdbcs	lr!, {r3, r5, fp, sp}^		
cfsh64mi	mvdx2, mvdx0, #16		
stmdbmi	r2, {r1, r2, r6, sl, lr}^		
stmdbcs	r9!, {r2, r4, r6, r8, r9, ip, lr}		
svcpl	0x005f0029		
svcpl	0x00504656		
svcpl	0x005f5046		
svcpl	0x00003120		
		; <UNDEFINED> instruction	 0x464c4c5f
strbpl	r4, [r3], #-338	; 0xfffffeae	
mcrmi	13, 2, r4, cr9, cr15, {2}		
stmdacs	r0!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}		
strcc	r3, [lr, #-45]!	; 0xffffffd3	
ldclcs	12, cr4, [r2, #-304]	; 0xfffffed0	
ldcmi	14, cr2, [r5], #-192	; 0xffffff40	
eoreq	r5, r9, ip, asr #4		
stclvs	6, cr6, [r9], #-380	; 0xfffffe84	
svcvs	0x005f0065		
stmdavc	r5!, {r1, r2, r3, r5, r6, r8, r9, sl, fp, ip, lr}^		
cmpvs	pc, r9, ror #8		
rsbseq	r6, r3, r2, ror r7		
cdpmi	0, 5, cr5, cr15, cr6, {2}		
eorcc	r4, r0, r1, asr #28		
rsbvs	r5, lr, #0, 30		
stcmi	6, cr6, [r0, #-468]	; 0xfffffe2c	
smlsldmi	r4, pc, pc, ip	; <UNPREDICTABLE>	
subcs	r3, r5, r1, lsr r0		
teqcc	r4, #48, 28	; 0x300	
ldrtcc	r3, [r9], #-564	; 0xfffffdcc	
ldmdbcc	r1!, {r2, r4, r5, fp, ip, sp}		
ldrcc	r3, [r2, #-816]!	; 0xfffffcd0	
		; <UNDEFINED> instruction	 0x37323831
svcpl	0x00003536		
strbpl	r4, [lr, #-1887]	; 0xfffff8a1	
blmi	1253ed8 <__undef_stack+0x113a638>		
strbpl	r5, [r2, #-3909]	; 0xfffff0bb	
ldmdbmi	r4, {r0, r3, r6, sl, fp, lr}^		
svcmi	0x00435f4e		
cmpmi	r4, lr, asr #6		
subspl	r5, pc, lr, asr #8		
svcpl	0x00003120		
stmdavs	r3!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, ip, sp, lr}^		
ldrbmi	r5, [pc, -r0, lsl #30]		
svcpl	0x0043554e		
subpl	r5, r5, #80, 4		
stfvss	f5, [r8, #-276]!	; 0xfffffeec	
vstmdbvs	ip!, {s12-s108}		
eorcs	r6, r9, r9, ror #28		
svcpl	0x005f2828		
cmpmi	r5, #1136	; 0x470	
stccc	15, cr5, [r0], #-380	; 0xfffffe84	
		; <UNDEFINED> instruction	 0x3631203c
eorcs	r2, fp, r9, lsr #32		
mcrmi	15, 2, r5, cr7, cr15, {2}		
ldclmi	3, cr4, [pc, #-340]	; cc8 <_SUPERVISOR_STACK_SIZE+0x4c8>	
subpl	r4, pc, #1168	; 0x490	
mcrcc	15, 1, r5, cr0, cr15, {2}		
stmdacs	r8!, {r0, r2, r3, r4, r5, sp}		
stmdbcs	sl!, {r0, r2, r3, r5, r6, r8, sp, lr}^		
eorscs	r3, ip, r0, lsr #24		
eorcs	r3, r9, r1, lsr r6		
stcvs	0, cr2, [r8, #-172]!	; 0xffffff54	
stmdbcs	r9!, {r0, r3, r5, r6, r9, sl, fp, sp, lr}		
svcpl	0x00545f00		
cmpmi	r8, r7, asr r3		
svcpl	0x00002052		
ldrbmi	r4, [r0, #-3928]	; 0xfffff0a8	
svcpl	0x00205f4e		
stclvs	6, cr6, [r4], #-380	; 0xfffffe84	
svcpl	0x006d6269		
ldrbvs	r6, [r0, #-3960]!	; 0xfffff088	
svcpl	0x005f006e		
cfstrdmi	mvd4, [r2], {76}	; 0x4c	
movtpl	r4, #6239	; 0x185f	
ldmdbmi	r5, {r0, r1, r2, r3, r4, r6, r8, ip, lr}^		
cdpmi	4, 5, cr5, cr15, cr5, {2}		
svcpl	0x005f4e41		
svcpl	0x00003120		
movtpl	r4, #61251	; 0xef43	
svcvs	0x00632054		
rsbseq	r7, r4, lr, ror #6		
subpl	r5, r1, #380	; 0x17c	
ldmdbmi	r3, {r0, r2, r3, r6, r8, r9, sl, fp, ip, lr}^		
		; <UNDEFINED> instruction	 0x464f455a
stmdami	r3, {r0, r1, r2, r3, r4, r6, r8, r9, sl, ip, lr}^		
ldrbpl	r5, [pc], #-577	; e98 <_SUPERVISOR_STACK_SIZE+0x698>	
eorseq	r3, r2, r0, lsr #6		
strbmi	r5, [r5, #-607]	; 0xfffffda1	
subspl	r5, pc, #1308622848	; 0x4e000000	
strbcc	r4, [r4], #-3649	; 0xfffff1bf	
ldrbmi	r5, [r3, #-3896]	; 0xfffff0c8	
eorvc	r4, r8, r5, asr #8		
eorcs	r7, r9, r4, ror r2		
ldrbtvc	r2, [r0], #-2088	; 0xfffff7d8	
mcrcc	9, 1, r2, cr13, cr2, {3}		
		; <UNDEFINED> instruction	 0x77656e5f
ldrbvs	r5, [r2, #-3886]!	; 0xfffff0d2	
cdpcs	14, 7, cr6, cr4, cr5, {3}		
ldmdacc	r4!, {r0, r1, r2, r3, r4, r6, r9, ip, sp, lr}		
ldrbvs	r5, [r3, #-3886]!	; 0xfffff0d2	
eoreq	r6, r9, r5, ror #8		
ldmdbmi	r5, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}^		
cfldrdmi	mvd5, [pc], {78}	; 0x4e	
ldrbpl	r4, [r3], #-325	; 0xfffffebb	
ldmdbpl	r4, {r3, r4, r5, r8, r9, sl, fp, ip, lr}^		
svcpl	0x005f4550		
cmnvc	lr, #32, 10	; 0x8000000	
strbvs	r6, [lr, #-1897]!	; 0xfffff897	
stmdavs	r3!, {r2, r5, r6, sp}^		
svcpl	0x00007261		
strbtvs	r6, [lr], #-370	; 0xfffffe8e	
andvc	r3, r0, r4, lsr r8		
stmdavs	r3!, {r0, r2, r4, r5, r6, sl, ip, sp, lr}^		
stmdavc	r8!, {r0, r5, r6, r9, ip, sp, lr}		
ldrbvc	r2, [r0, #-41]!	; 0xffffffd7	
stmdavc	r8!, {r2, r4, r5, r6, r8, r9, sp, lr}		
ldrbtvc	r2, [r3], #-44	; 0xffffffd4	
ldrbtvc	r6, [r5], #-3940	; 0xfffff09c	
ldclvs	0, cr0, [pc, #-164]	; e78 <_SUPERVISOR_STACK_SIZE+0x678>	
strbvs	r7, [ip, #-610]!	; 0xfffffd9e	
ldrbtvc	r5, [r3], #-3950	; 0xfffff092	
rsbeq	r7, r5, r1, ror #8		
ldmdbmi	r5, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}^		
ldrbmi	r5, [pc], -lr, asr #8		
ldrbcc	r5, [r4], -r1, asr #6		
cmpmi	sp, r4, lsr pc		
subscs	r5, pc, r8, asr pc	; <UNPREDICTABLE>	
ldrtcc	r3, [r4], #-2097	; 0xfffff7cf	
ldrtcc	r3, [r4], #-1846	; 0xfffff8ca	
		; <UNDEFINED> instruction	 0x37333730
ldrcc	r3, [r5, #-2352]!	; 0xfffff6d0	
ldrcc	r3, [r1, #-1585]!	; 0xfffff9cf	
subeq	r4, ip, r5, asr ip		
cmppl	r3, sp, asr #30		
eorscs	r5, r2, r2, asr r4		
teqcc	r4, r1, lsr lr		
teqcc	r1, #52, 4	; 0x40000003	
teqcc	r2, #55574528	; 0x3500000	
ldmdbcc	r0!, {r0, r1, r2, r4, r5, r8, r9, ip, sp}		
ldmdacc	r4!, {r0, r2, r4, r5, ip, sp}		
stmdbmi	r0, {r3, r4, r5, ip, sp}		
cdpmi	6, 4, cr4, cr9, cr14, {2}		
subscs	r5, r9, r9, asr #8		
subsvs	r5, pc, #40, 30	; 0xa0	
strbtvc	r6, [ip], #-2421	; 0xfffff68b	
ldmdbvs	pc, {r0, r3, r5, r6, r9, sl, fp, sp, lr}^	; <UNPREDICTABLE>	
stmdacs	r6!, {r1, r2, r3, r5, r6, r9, sl, sp, lr}^		
svcpl	0x00002929		
ldrbvc	r6, [r3, #-1394]!	; 0xfffffa8e	
blvs	17de148 <__undef_stack+0x16c48a8>		
svcpl	0x005f5f00		
svcpl	0x00746e69		
cmnvc	r1, #108, 10	; 0x1b000000	
svcpl	0x00363174		
strbvs	r5, [r4, #-3956]!	; 0xfffff08c	
strbvs	r6, [lr, #-2406]!	; 0xfffff69a	
eorseq	r2, r1, r4, rrx		
cmpmi	r7, #380	; 0x17c	
svcpl	0x00524148		
svcpl	0x0058414d		
eorscc	r2, r4, #95	; 0x5f	
		; <UNDEFINED> instruction	 0x36393439
ldrcc	r3, [r9, #-567]!	; 0xfffffdc9	
svcpl	0x005f0055		
cmpcc	r3, r4, asr #10		
ldclmi	8, cr3, [pc, #-200]	; f10 <_SUPERVISOR_STACK_SIZE+0x710>	
ldrbmi	r4, [pc, #-3657]	; 193 <L2CCDataLatency+0x72>	
svcpl	0x005f5058		
strtcc	r2, [sp], -r0, lsr #16		
ldmdbcs	r2!, {r0, r4, r5, sl, ip, sp}		
strbpl	r4, [r1], #-3328	; 0xfffff300	
subpl	r5, r5, #72, 30	; 0x120	
cmpmi	r8, #343932928	; 0x14800000	
subscs	r5, r4, r5, asr #32		
svcpl	0x005f0032		
svcpl	0x00544e49		
ldrbpl	r4, [r3], #-326	; 0xfffffeba	
ldmdbpl	r4, {r3, r4, r5, r8, r9, sl, fp, ip, lr}^		
svcpl	0x005f4550		
strbtvc	r6, [lr], #-2336	; 0xfffff6e0	
svcmi	0x004e5f00		
stmdbmi	ip, {r0, r3, r6, r9, sl, fp, lr}^		
svcpl	0x0020454e		
ldrbtvc	r6, [r4], #-351	; 0xfffffea1	
strbvc	r6, [r2, #-2418]!	; 0xfffff68e	
svcpl	0x005f6574		
svcpl	0x00282820		
stmdbvs	pc!, {r0, r1, r2, r3, r4, r6, r9, sl, fp, sp, lr}^	; <UNPREDICTABLE>	
cdpvs	12, 6, cr6, cr9, cr14, {3}		
ldmdbcs	pc, {r0, r2, r5, r6, r8, r9, sl, fp, ip, lr}^	; <UNPREDICTABLE>	
svcpl	0x005f0029		
svcpl	0x00414455		
strbpl	r4, [r9], #-582	; 0xfffffdba	
teqcc	r0, #380	; 0x17c	
mrcmi	0, 2, r0, cr15, cr2, {1}		
movtpl	r4, #40031	; 0x9c5f	
teqcc	r0, #84, 6	; 0x50000001	
svcpl	0x005f0030		
movtmi	r5, #4949	; 0x1355	
svcpl	0x004d5543		
ldmdbmi	r3, {r0, r2, r6, ip, lr}^		
svcpl	0x004e4f4c		
ldmdavc	r0!, {r0, r1, r2, r3, r4, r6, sp}		
stmdacc	sp!, {r0, r4, r5, ip, lr}		
subeq	r4, fp, r5, asr r8		
ldmdbmi	r5, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}^		
cmpmi	sp, lr, asr #8		
stmdacs	r3, {r3, r4, r6, r8, r9, sl, fp, ip, lr}^		
teqvs	r0, #1622016	; 0x18c000	
eorcs	r2, r3, r0, lsr #6		
subeq	r4, ip, r5, asr ip		
ldrbmi	r4, [r6, #-328]	; 0xfffffeb8	
stmdbmi	lr, {r0, r1, r2, r3, r4, r6, r8, fp, lr}^		
mcrmi	6, 2, r4, cr9, cr4, {2}		
subpl	r5, r1, #292	; 0x124	
subscs	r4, r9, r2, asr r1		
svcpl	0x005f0031		
ldrbmi	r4, [sl, #-2387]	; 0xfffff6ad	
subspl	r4, pc, pc, asr #12		
strbpl	r4, [lr], #-2383	; 0xfffff6b1	
svcpl	0x005f5245		
svcpl	0x00003420		
strbpl	r4, [lr], #-2399	; 0xfffff6a1	
cmpmi	r5, pc, asr ip		
svcpl	0x00385453		
ldrbmi	r5, [r0, #-2388]	; 0xfffff6ac	
teqvc	r0, #380	; 0x17c	
strbvs	r6, [lr, #-1897]!	; 0xfffff897	
stmdavs	r3!, {r2, r5, r6, sp}^		
svcpl	0x00007261		
cmnvs	r3, ip, ror #30		
cfstrdvs	mvd7, [r9, #-432]!	; 0xfffffe50	
strbvc	r5, [r2, #-3941]!	; 0xfffff09b	
ldrbvs	r0, [pc], -r6, rrx		
blvs	18dce9c <__undef_stack+0x17c35fc>		
svcpl	0x0000745f		
strbmi	r4, [r9], #-3141	; 0xfffff3bb	
strbmi	r4, [ip, #-577]	; 0xfffffdbf	
mcrrmi	9, 5, r4, lr, cr15		
subcs	r4, r5, r9, asr #28		
ldrbvs	r7, [r4, #-2149]!	; 0xfffff79b	
svcpl	0x00206e72		
stclvs	9, cr6, [lr], #-380	; 0xfffffe84	
svcpl	0x00656e69		
cmpmi	pc, pc, asr r0	; <UNPREDICTABLE>	
ldmdbmi	r2, {r2, r4, r6, sl, ip, lr}^		
ldrbmi	r5, [r4, #-1346]	; 0xfffffabe	
svcpl	0x00282820		
		; <UNDEFINED> instruction	 0x776c615f
svcpl	0x00737961		
stmdbvs	ip!, {r0, r3, r5, r6, r9, sl, fp, sp, lr}^		
svcpl	0x005f656e		
svcpl	0x00002929		
mcrvs	15, 3, r5, cr9, cr15, {2}		
svcpl	0x00343674		
strbvs	r5, [r4, #-3956]!	; 0xfffff08c	
strbvs	r6, [lr, #-2406]!	; 0xfffff69a	
eorseq	r2, r1, r4, rrx		
cmpmi	r3, pc, asr pc		
stmdbmi	r2, {r0, r1, r2, r3, r4, r6, r9, sl, lr}^		
subscs	r5, pc, r4, asr pc	; <UNPREDICTABLE>	
svcpl	0x00003531		
strbpl	r4, [lr], #-2399	; 0xfffff6a1	
ldrbmi	r5, [r0, #-2388]	; 0xfffff6ac	
strbmi	r5, [r4, #-3923]	; 0xfffff0ad	
strbmi	r4, [lr, #-2374]	; 0xfffff6ba	
subscs	r5, pc, r4, asr #30		
ldmdbmi	pc, {r8, r9, sl, fp, ip, lr}^	; <UNPREDICTABLE>	
ldrbmi	r5, [pc], -lr, asr #8		
cmpcc	r4, r1, asr #6		
cmpmi	sp, r6, lsr pc		
subscs	r5, pc, r8, asr pc	; <UNPREDICTABLE>	
		; <UNDEFINED> instruction	 0x37343132
		; <UNDEFINED> instruction	 0x36333834
svcpl	0x00003734		
svcpl	0x0041545f		
strbpl	r4, [r9], #-582	; 0xfffffdba	
qsaxcc	r5, r0, pc	; <UNPREDICTABLE>	
svcpl	0x005f0033		
ldclmi	8, cr4, [r5, #-336]	; 0xfffffeb0	
cdpmi	15, 4, cr5, cr9, cr2, {2}		
		; <UNDEFINED> instruction	 0x57524554
svcpl	0x004b524f		
eorseq	r2, r1, pc, asr r0		
mrrcmi	15, 5, r5, r5, cr15	; <UNPREDICTABLE>	
cmpmi	r2, ip, asr #12		
cfldrdmi	mvd5, [pc, #-268]	; 10b0 <CRValMmuCac+0xab>	
svcpl	0x005f5841		
ldrbmi	r3, [r8], -r0, lsr #32		
strbmi	r4, [r6], -r6, asr #12		
strbmi	r4, [r6], -r6, asr #12		
strbmi	r4, [r6], -r6, asr #12		
subpl	r4, r6, r6, asr #12		
ldrpl	r3, [r4, #-1581]!	; 0xfffff9d3	
subseq	r4, r2, ip, asr #24		
strbtvc	r6, [lr], #-1631	; 0xfffff9a1	
cmnvc	r5, #121	; 0x79	
ldmdbmi	pc, {r8, r9, sl, fp, ip, lr}^	; <UNPREDICTABLE>	
svcpl	0x0038544e		
svcpl	0x0058414d		
eorscc	r2, r1, #95	; 0x5f	
svcpl	0x005f0037		
cmnvc	lr, #396	; 0x18c	
svcvs	0x00632074		
rsbseq	r7, r4, lr, ror #6		
bpl	1255f84 <__undef_stack+0x113c6e4>		
svcpl	0x00545f45		
cfstr64mi	mvdx4, [r3], {68}	; 0x44	
strbmi	r5, [r5], #-577	; 0xfffffdbf	
svcpl	0x005f0020		
subpl	r4, r1, #4390912	; 0x430000	
ldrbpl	r3, [pc], #-563	; 1220 <CRValMmuCac+0x21b>	
svcpl	0x00455059		
svcvs	0x006c205f		
strvc	r6, [r0, #-1902]!	; 0xfffff892	
strbvs	r7, [r9, -lr, ror #6]!		
rsbcs	r6, r4, lr, ror #10		
rsbseq	r6, r4, r9, ror #28		
movtmi	r5, #16223	; 0x3f5f	
subspl	r5, r5, pc, asr r3		
ldrbpl	r4, [r2], #-3920	; 0xfffff0b0	
stmdbpl	r4, {r0, r1, r4, r6, r8, r9, sl, fp, ip, lr}^		
stmdbmi	sp, {r1, r2, r3, r6, r8, lr}^		
subpl	r5, r1, #268	; 0x10c	
svcpl	0x00594152		
strbpl	r4, [r9], #-3657	; 0xfffff1b7	
svcpl	0x00003120		
svcpl	0x006d745f		
rsbeq	r6, lr, sp, ror #30		
mcrrmi	15, 5, r5, r6, cr15		
cmpmi	sp, r4, asr pc		
stmdapl	r5, {r3, r4, r6, r8, r9, sl, fp, ip, lr}^		
subscs	r5, pc, r0, asr pc	; <UNPREDICTABLE>	
eorseq	r3, r8, r1, lsr r2		
subpl	r5, r1, #95	; 0x5f	
ldmdacs	r3, {r0, r6, r8, sl, fp, lr}^		
cmnvs	r2, r0, ror r1		
cmnvc	r9, #27904	; 0x6d00	
eorvc	r2, r0, r4, ror r9		
sfmvs	f7, 2, [r1, #-388]!	; 0xfffffe7c	
ldrbtvc	r6, [r3], #-2412	; 0xfffff694	
cmpvc	pc, #0, 30		
sfmvs	f7, 2, [r6, #-464]!	; 0xfffffe30	
stmdbvs	ip!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^		
strtvs	r6, [r8], -fp, ror #10		
rsbvc	r7, r1, #1828716544	; 0x6d000000	
stmdbvs	r6!, {r0, r1, r2, r5, r6, sl, fp, sp}^		
		; <UNDEFINED> instruction	 0x76747372
rsbvc	r7, r1, #268435462	; 0x10000006	
svcpl	0x00202967		
ldrbtvc	r6, [r4], #-351	; 0xfffffea1	
strbvc	r6, [r2, #-2418]!	; 0xfffff68e	
svcpl	0x005f6574		
svcpl	0x005f2828		
ldclvs	15, cr6, [r2, #-408]!	; 0xfffffe68	
svcpl	0x005f7461		
svcpl	0x005f2820		
		; <UNDEFINED> instruction	 0x66727473
svcpl	0x006e6f6d		
		; <UNDEFINED> instruction	 0x66202c5f
rsbvc	r7, r1, #1828716544	; 0x6d000000	
strtvs	r2, [r0], -r7, ror #24		
ldrbtvc	r7, [r3], #-617	; 0xfffffd97	
cmnvs	r2, r6, ror r1		
stmdbcs	r9!, {r1, r4, r5, r6, r8, r9, sl, sp, lr}		
ldrbmi	r0, [r3, #-41]	; 0xffffffd7	
cmpmi	pc, #70656	; 0x11400	
teqcc	r0, r5, asr r2		
svcpl	0x00504600		
mcrmi	5, 2, r5, cr2, cr3, {2}		
cmpmi	sp, pc, asr #4		
eorseq	r2, r3, ip, asr #32		
cmpmi	r5, pc, asr r2		
subspl	r5, r7, #68, 30	; 0x110	
svcpl	0x00455449		
movtpl	r5, #25922	; 0x6542	
svcpl	0x00455a49		
ldrbmi	r5, [r0, #-2388]	; 0xfffff6ac	
strbtvc	r6, [lr], #-2336	; 0xfffff6e0	
cmppl	pc, #0, 30		
svcmi	0x00455a49		
svcmi	0x00445f46		
strbmi	r4, [ip, #-597]	; 0xfffffdab	
stmdacc	r0!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}		
ldrbvs	r5, [pc, #-3840]	; 444 <_ABORT_STACK_SIZE+0x44>	
rsbvc	r7, pc, #120	; 0x78	
rsbcs	r6, r4, r4, ror r5		
strbtvc	r5, [r1], #-3935	; 0xfffff0a1	
rsbvs	r7, r9, #116, 4	; 0x40000007	
svcpl	0x00657475		
svcpl	0x0028285f		
cmnvc	r9, #99614720	; 0x5f00000	
sfmvs	f6, 2, [r9], #-420	; 0xfffffe5c	
svcpl	0x00797469		
strtvs	r2, [r2], #-2143	; 0xfffff7a1	
strbvc	r6, [r1, #-1637]!	; 0xfffff99b	
stmdbcs	r2!, {r2, r3, r5, r6, sl, ip, sp, lr}		
svcpl	0x00002929		
cfstrdvs	mvd7, [r9, #-380]!	; 0xfffffe84	
ldrbvs	r7, [r0, #-869]!	; 0xfffffc9b	
strbvs	r5, [r4, #-3939]!	; 0xfffff09d	
strbvs	r6, [lr, #-2406]!	; 0xfffff69a	
stcmi	0, cr2, [r0, #-400]	; 0xfffffe70	
subcc	r4, lr, #24320	; 0x5f00	
svcpl	0x004d5f20		
eorseq	r4, r2, ip, asr #28		
strbmi	r5, [r4, #-3935]	; 0xfffff0a1	
svcpl	0x00343643		
svcpl	0x0058414d		
mrccs	0, 1, r2, cr9, cr15, {2}		
ldmdbcc	r9!, {r0, r3, r4, r5, r8, fp, ip, sp}		
ldmdbcc	r9!, {r0, r3, r4, r5, r8, fp, ip, sp}		
ldmdbcc	r9!, {r0, r3, r4, r5, r8, fp, ip, sp}		
ldrmi	r3, [r9, #-2361]!	; 0xfffff6c7	
ldrtmi	r3, [r4], #-2099	; 0xfffff7cd	
cmpvs	pc, #68	; 0x44	
ldrbvs	r7, [r2, #-629]!	; 0xfffffd8b	
cmpvs	pc, #1845493760	; 0x6e000000	
strbvs	r7, [r5, -r1, ror #8]!		
rsbseq	r7, r9, pc, ror #4		
strbpl	r5, [r9], #-2117	; 0xfffff7bb	
cmpmi	r5, #2080374785	; 0x7c000001	
cmppl	r3, #281018368	; 0x10c00000	
svcpl	0x00003020		
cmpmi	r4, pc, asr r5		
stmdbmi	r2, {r0, r1, r2, r3, r4, r6, r9, sl, lr}^		
subscs	r5, pc, r4, asr pc	; <UNPREDICTABLE>	
		; <UNDEFINED> instruction	 0x46003436
cdpmi	0, 4, cr5, cr5, cr15, {2}		
stmdapl	r1, {r0, r1, r2, r3, r4, r6, r8, sl, fp, lr}^		
eorseq	r3, r0, r0, lsr #4		
ldmdavs	r4!, {r0, r2, r3, r5, r6, r8, sp, lr}^		
rsbsvc	r6, r2, #398458880	; 0x17c00000	
strbtvs	r6, [lr], #-360	; 0xfffffe98	
strbvs	r6, [lr, -ip, ror #18]!		
strbpl	r4, [r1], #-3360	; 0xfffff2e0	
subpl	r5, r5, #72, 30	; 0x120	
subeq	r4, pc, r2, asr lr	; <UNPREDICTABLE>	
cdpvs	3, 6, cr7, cr9, cr9, {3}		
ldmdbcs	r9!, {r1, r2, r5, r6, fp, sp}^		
rsbvc	r2, r6, r0, lsr #16		
cmnvc	r1, #25344	; 0x6300	
stmdbvc	r6!, {r0, r1, r4, r5, r6, r8, fp, sp, lr}^		
eorcs	r7, r9, r8, lsr #18		
		; <UNDEFINED> instruction	 0x46203d3d
mcrmi	15, 2, r5, cr9, cr0, {2}		
stmdbmi	lr, {r1, r2, r6, r8, fp, lr}^		
eoreq	r4, r9, r4, asr r5		
mcrrmi	15, 5, r5, r6, cr15		
strbmi	r5, [r4, #-3924]	; 0xfffff0ac	
cmpmi	sp, r3, asr #18		
stmdbmi	r4, {r2, r3, r6, r8, r9, sl, fp, ip, lr}^		
subscs	r5, pc, r7, asr #30		
ldrbvc	r0, [pc, #-57]	; 141f <CRValMmuCac+0x41a>	
ldrbvs	r7, [r3, #-1390]!	; 0xfffffa92	
cmnvs	r2, r4, ror #30		
svcpl	0x0000646e		
bvc	1a5e1e4 <__undef_stack+0x1944944>		
svcpl	0x00745f65		
svcpl	0x0000205f		
svcpl	0x0053435f		
subspl	r4, r5, #332	; 0x14c	
ldmdbpl	r2, {r0, r1, r6, r8, sl, lr}^		
svcpl	0x00585847		
svcpl	0x004a414d		
eorscc	r2, r2, pc, asr r0		
svcpl	0x00003431		
stclvs	3, cr7, [r3], #-380	; 0xfffffe84	
ldrbvs	r6, [r2, #-357]!	; 0xfffffe9b	
eorvc	r7, r8, r2, ror r2		
stmdacs	r8!, {r0, r3, r5, sp}		
strbtvs	r6, [r9], #-3958	; 0xfffff08a	
eorvc	r2, r8, r9, lsr #16		
svcpl	0x003e2d29		
strbvs	r6, [r1, -r6, ror #24]!		
stccc	0, cr2, [r6, #-460]!	; 0xfffffe34	
svcpl	0x00287e20		
subpl	r5, r5, #2080374785	; 0x7c000001	
svcpl	0x005f7c52		
		; <UNDEFINED> instruction	 0x464f4553
eoreq	r2, r9, r9, lsr #18		
ldrbtvc	r5, [r0], #-3935	; 0xfffff0a1	
rsbscs	r5, r4, r2, ror pc		
strbtvs	r6, [r9], #-3958	; 0xfffff08a	
svcpl	0x00002a20		
mcrmi	5, 2, r4, cr5, cr2, {2}		
submi	r5, sp, #84, 30	; 0x150	
smlsldpl	r5, pc, r2, r4	; <UNPREDICTABLE>	
ldrbpl	r5, [r3], #-3907	; 0xfffff0bd	
stmdacs	r5, {r0, r6, sl, ip, lr}^		
ldmdbcs	r2!, {r4, r5, r6, sl, ip, sp, lr}^		
eorvc	r2, r8, r0, lsr #16		
sfmcs	f7, 4, [r9, #-464]!	; 0xfffffe30	
strbvs	r5, [lr, #-3902]!	; 0xfffff0c2	
subsvc	r2, pc, #1904	; 0x770	
strbtvc	r6, [lr], #-1381	; 0xfffffa9b	
rsbvs	r5, sp, #46, 30	; 0xb8	
		; <UNDEFINED> instruction	 0x776f7472
ldrbtvc	r5, [r3], #-3939	; 0xfffff09d	
stmdbcs	r5!, {r0, r5, r6, sl, ip, sp, lr}^		
ldrbmi	r5, [r2, #-3840]	; 0xfffff100	
svcpl	0x00544e45		
strbmi	r4, [lr], #-338	; 0xfffffeae	
cmpmi	pc, r4, lsr r8	; <UNPREDICTABLE>	
eorvc	r4, r8, r4, asr #8		
eorcs	r7, r9, r4, ror r2		
ldrbtvc	r2, [r0], #-2088	; 0xfffff7d8	
mcrcc	9, 1, r2, cr13, cr2, {3}		
		; <UNDEFINED> instruction	 0x77656e5f
ldrbvs	r5, [r2, #-3886]!	; 0xfffff0d2	
cdpcs	14, 7, cr6, cr4, cr5, {3}		
ldmdacc	r4!, {r0, r1, r2, r3, r4, r6, r9, ip, sp, lr}		
strbtvs	r5, [r1], #-3886	; 0xfffff0d2	
svcpl	0x00002964		
		; <UNDEFINED> instruction	 0x776c615f
svcpl	0x00737961		
stmdbvs	ip!, {r0, r3, r5, r6, r9, sl, fp, sp, lr}^		
svcpl	0x0020656e		
ldrbtvc	r6, [r4], #-351	; 0xfffffea1	
strbvc	r6, [r2, #-2418]!	; 0xfffff68e	
svcpl	0x005f6574		
svcpl	0x005f2828		
cmnvs	r7, r1, ror #24		
ldmdbvs	pc, {r0, r3, r4, r5, r6, r8, r9, ip, sp, lr}^	; <UNPREDICTABLE>	
cdpvs	12, 6, cr6, cr9, cr14, {3}		
ldmdbcs	pc, {r0, r2, r5, r6, r8, r9, sl, fp, ip, lr}^	; <UNPREDICTABLE>	
svcpl	0x005f0029		
movtmi	r5, #4678	; 0x1246	
submi	r5, r6, #84, 30	; 0x150	
svcpl	0x005f5449		
eorseq	r3, r5, r0, lsr #2		
mcrrmi	15, 5, r5, ip, cr15		
strbpl	r4, [r3, #-833]	; 0xfffffcbf	
subpl	r5, r5, sp, asr #30		
svcmi	0x004c4953		
subscs	r5, pc, lr, asr #30		
eorspl	r7, r1, r0, lsr r8		
ldcmi	3, cr3, [r1], #-180	; 0xffffff4c	
svcpl	0x00004b4c		
strbpl	r4, [lr, #-1887]	; 0xfffff8a1	
cmpmi	r0, r3, asr #30		
mcrrmi	3, 5, r4, r8, cr4		
mcrrmi	6, 4, r5, r5, cr5		
teqcc	r0, pc, asr pc		
svcmi	0x004c5f00		
mrrcmi	7, 4, r4, pc, cr14	; <UNPREDICTABLE>	
svcpl	0x00474e4f		
ldrbmi	r5, [r0, #-2388]	; 0xfffff6ac	
cdpvs	12, 6, cr6, cr15, cr0, {1}		
svcvs	0x006c2067		
strmi	r6, [r0], -lr, ror #14		
mcrrmi	15, 5, r5, r9, cr0		
subcc	r4, r2, pc, asr #14		
pushmi	{r5, fp, sp}		
cfldrdmi	mvd5, [pc, #-312]	; 14b4 <CRValMmuCac+0x4af>	
eoreq	r5, r9, r1, asr #16		
cmnvs	r4, #432013312	; 0x19c00000	
ldmdacs	r2!, {r3, r5, r6, r8, sp, lr}^		
strbvs	r2, [r7, #-41]!	; 0xffffffd7	
teqvc	r8, #116, 6	; 0xd0000001	
mcrvs	4, 3, r6, cr9, cr4, {3}		
subspl	r0, pc, #41	; 0x29	
strbcc	r4, [r4], #-3649	; 0xfffff1bf	
ldrbmi	r5, [r3, #-3896]	; 0xfffff0c8	
subscc	r4, pc, #1157627904	; 0x45000000	
ldmdavc	r0!, {r5, fp, sp}		
ldrtcc	r3, [r3], #-561	; 0xfffffdcf	
cmpvc	pc, #41	; 0x29	
strbvc	r6, [pc, #-1140]!	; 11b0 <CRValMmuCac+0x1ab>	
subspl	r0, pc, #116	; 0x74	
strbpl	r4, [lr], #-1349	; 0xfffffabb	
svcpl	0x00504d5f		
ldrbpl	r4, [r3, #-1362]	; 0xfffffaae	
blmi	17d6768 <__undef_stack+0x16bcec8>		
rsbsvc	r7, r4, #40	; 0x28	
stmdacs	r8!, {r0, r3, r5, sp}		
ldmdbcs	r2!, {r4, r5, r6, sl, ip, sp, lr}^		
subsvc	r3, pc, #720	; 0x2d0	
ldclvs	3, cr7, [r5], #-404	; 0xfffffe6c	
stmdbcs	fp!, {r2, r4, r5, r6, r8, r9, sl, fp, ip, lr}^		
subscc	r4, pc, #0, 26		
subcs	r5, r9, pc, asr r0		
teqcc	r6, #48, 28	; 0x300	
ldmdbcc	r1!, {r1, r2, r4, r5, r9, sl, ip, sp}		
teqcc	r2, #14417920	; 0xdc0000	
ldmdacc	r5!, {r1, r2, r4, r5, r8, r9, sl, ip, sp}		
teqcc	r4, #-1006632960	; 0xc4000000	
svcpl	0x00003830		
strbpl	r4, [r6, #-1348]	; 0xfffffabc	
cmnvs	lr, lr, asr #16		
teqvs	ip, sp, ror #10		
stmdbvs	ip!, {r1, r4, r5, r6, r8, r9, sl, sp, lr}^		
teqvs	ip, r3, ror r4		
ldmdbcs	r3!, {r1, r4, r5, r6, r8, r9, sl, sp, lr}^		
stclvs	14, cr6, [r1, #-128]!	; 0xffffff80	
rsbvc	r2, r1, #6619136	; 0x650000	
eoreq	r7, r9, r7, ror #6		
rsbsvc	r5, r0, #380	; 0x17c	
cmnvs	r9, #1694498816	; 0x65000000	
rsbsvc	r5, r4, #116, 30	; 0x1d0	
strvs	r6, [r8, #-1397]!	; 0xfffffa8b	
eorcs	r7, r9, r8, ror r0		
strbvc	r5, [r2, #-3935]!	; 0xfffff0a1	
ldmdbvs	r4!, {r0, r3, r5, r6, sl, fp, sp, lr}^		
stmdavc	r5!, {r1, r2, r3, r5, r6, r8, r9, sl, fp, ip, lr}^		
strbtvc	r6, [r3], #-1392	; 0xfffffa90	
stmdavc	r5!, {r3, r5, fp, sp}^		
eorcs	r2, ip, r0, ror r9		
svcpl	0x00002931		
mcrmi	5, 2, r4, cr5, cr2, {2}		
cmpmi	r7, #84, 30	; 0x150	
svcmi	0x00545253		
svcpl	0x0053424d		
strbpl	r5, [r1], #-1107	; 0xfffffbad	
ldrbtvc	r2, [r0], #-2117	; 0xfffff7bb	
stmdacs	r0!, {r1, r4, r5, r6, r8, fp, sp}		
rsbsvc	r7, r4, #40	; 0x28	
svcpl	0x003e2d29		
cdpcs	5, 7, cr6, cr7, cr14, {3}		
strbvs	r7, [r5, #-607]!	; 0xfffffda1	
svcpl	0x002e746e		
rsbsvc	r6, r3, #-603979775	; 0xdc000001	
rsbvs	r6, sp, #116, 30	; 0x1d0	
ldrbtvc	r5, [r3], #-3955	; 0xfffff08d	
stmdbcs	r5!, {r0, r5, r6, sl, ip, sp, lr}^		
cmpmi	pc, r0, lsl #30		
cmpmi	pc, r2, asr sp	; <UNPREDICTABLE>	
svcpl	0x00484352		
svcpl	0x00415349		
subcs	r5, sp, r1, asr #4		
svcpl	0x005f0031		
ldrbmi	r4, [sl, #-2387]	; 0xfffff6ad	
mrrcmi	6, 4, r4, pc, cr15	; <UNPREDICTABLE>	
svcpl	0x00474e4f		
eorseq	r2, r4, pc, asr r0		
strbtvc	r5, [r1], #-3935	; 0xfffff0a1	
rsbvs	r7, r9, #116, 4	; 0x40000007	
svcpl	0x00657475		
ldclvs	15, cr6, [r2, #-408]!	; 0xfffffe68	
cmpvc	pc, #1627389952	; 0x61000000	
sfmvs	f7, 2, [r6, #-464]!	; 0xfffffe30	
svcpl	0x005f6e6f		
eorvs	r6, ip, #40, 2		
svcpl	0x00002029		
svcpl	0x00445342		
ldrbmi	r4, [sl, #-2387]	; 0xfffff6ad	
ldrbmi	r5, [pc], #-1119	; 175c <CRValMmuCac+0x757>	
cdpmi	6, 4, cr4, cr9, cr5, {2}		
subscs	r4, pc, r5, asr #8		
ldrbpl	r5, [pc, #-3840]	; 868 <_SUPERVISOR_STACK_SIZE+0x68>	
svcpl	0x00544e49		
ldrbpl	r4, [r3], #-326	; 0xfffffeba	
ldrbpl	r3, [pc], #-563	; 1774 <CRValMmuCac+0x76f>	
svcpl	0x00455059		
mrcvs	0, 3, r2, cr5, cr15, {2}		
mcrvs	9, 3, r6, cr7, cr3, {3}		
stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}		
svcpl	0x0000746e		
mcrvs	15, 3, r5, cr9, cr15, {2}		
ldmdbvs	r3!, {r2, r4, r5, r6, r8, r9, sl, fp, ip, lr}^		
ldrbvc	r6, [pc], #-1402	; 1794 <CRValMmuCac+0x78f>	
eoreq	r6, r0, pc, asr r8		
ldmdbmi	r3, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}^		
		; <UNDEFINED> instruction	 0x464f455a
svcmi	0x004c465f		
svcpl	0x005f5441		
svcpl	0x00003420		
movtmi	r5, #4959	; 0x135f	
svcpl	0x004d5543		
strbpl	r4, [r9], #-585	; 0xfffffdb7	
stmdacc	r0!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}		
ldrbmi	r5, [pc, -r0, lsl #30]		
cfstr64mi	mvdx5, [r3], {78}	; 0x4e	
svcpl	0x00454b49		
ldmdami	r4, {r0, r2, r3, r6, r8, lr}^		
ldmdbmi	r5, {r0, r1, r2, r3, r4, r6, r9, lr}^		
cdpmi	4, 4, cr5, cr9, cr12, {2}		
sfmmi	f5, 2, [r5], {95}	; 0x5f	
subscs	r5, r3, pc, asr #32		
ldrbmi	r5, [pc], -r0, lsl #30		
cfldrdmi	mvd5, [pc, #-304]	; 16b4 <CRValMmuCac+0x6af>	
cmpcc	pc, r1, asr #16		
stmdapl	r5, {r4, r5, r8, r9, sl, fp, ip, lr}^		
subscs	r5, pc, r0, asr pc	; <UNPREDICTABLE>	
svcpl	0x00003833		
strbpl	r5, [sp], #-95	; 0xffffffa1	
ldrbvs	r6, [r2, -r8, lsr #2]!		
teqvs	r0, r3, ror r9		
rsbseq	r6, r3, r2, ror r7		
subpl	r5, r6, #380	; 0x17c	
svcpl	0x00544341		
svcpl	0x0058414d		
ldmdapl	r0!, {r0, r1, r2, r3, r4, r6, sp}		
		; <UNDEFINED> instruction	 0x46464637
ldrcc	r2, [r1, #-3408]!	; 0xfffff2b0	
subpl	r0, r6, r2, asr r0		
svcmi	0x004c495f		
cmpmi	lr, r7, asr #4		
cdpmi	0, 4, cr2, cr9, cr14, {2}		
cmpmi	sp, r4, asr pc		
subpl	r0, r6, r8, asr r0		
subpl	r4, pc, #1520	; 0x5f0	
subcs	r4, ip, sp, asr #2		
svcpl	0x005f0034		
cfstrdmi	mvd5, [pc, #-260]	; 1740 <CRValMmuCac+0x73b>	
cmppl	pc, #603979777	; 0x24000001	
cmpmi	pc, #1073741841	; 0x40000011	
strcc	r5, [r0, #-1107]!	; 0xfffffbad	
ldrbmi	r5, [r2, #-3840]	; 0xfffff100	
ldrbpl	r4, [pc, -r1, asr #8]		
ldrbmi	r4, [r4, #-2386]	; 0xfffff6ae	
strbpl	r5, [r5], #-607	; 0xfffffda1	
svcpl	0x004e5255		
ldrbmi	r5, [r0, #-2388]	; 0xfffff6ac	
strbtvc	r6, [lr], #-2336	; 0xfffff6e0	
cmpvc	pc, #0, 30		
cmnvs	r4, #432013312	; 0x19c00000	
		; <UNDEFINED> instruction	 0x7761725f
svcpl	0x0028725f		
rsbsvc	r7, r4, #95	; 0x5f	
ldrbvs	r5, [pc], -ip, lsr #30		
stccs	0, cr2, [r8, #-164]!	; 0xffffff5c	
svcpl	0x005f282d		
cdpcc	9, 2, cr2, cr13, cr6, {3}		
sfmcc	f7, 4, [r0], #-380	; 0xfffffe84	
svccc	0x00203020		
cmpvc	pc, #32, 30	; 0x80	
strbtvc	r6, [r5], #-1906	; 0xfffff88e	
svcpl	0x0028725f		
rsbsvc	r7, r4, #95	; 0x5f	
svcpl	0x005f202c		
bcc	80be48 <__undef_stack+0x6f25a8>		
cdpvs	8, 6, cr2, cr9, cr0, {1}		
bcs	a0be88 <__undef_stack+0x8f25e8>		
ldrbvs	r5, [pc], -r8, lsr #30		
svcpl	0x003e2d29		
stmdbcs	fp!, {r4, r5, r6, r8, r9, fp, sp}		
svcpl	0x005f0029		
strbtvs	r6, [r5], #-1390	; 0xfffffa92	
mcrvs	7, 3, r7, cr9, cr15, {2}		
rsbseq	r5, r4, r4, ror pc		
ldmdbvc	r3!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}^		
strbvs	r5, [r4, #-3949]!	; 0xfffff093	
ldfvse	f6, [r5], #-408	; 0xfffffe68	
ldmdbvc	r3!, {r2, r4, r5, r6, fp, sp}^		
stclvs	12, cr2, [r9, #-436]!	; 0xfffffe4c	
		; <UNDEFINED> instruction	 0x762c6c70
strbtvs	r7, [r9], #-613	; 0xfffffd9b	
svcpl	0x005f2029		
svcpl	0x006d7361		
mcrcs	8, 1, r2, cr2, cr15, {2}		
		; <UNDEFINED> instruction	 0x766d7973
eorcs	r7, r0, #1342177286	; 0x50000006	
stclvs	3, cr2, [r9, #-128]!	; 0xffffff80	
eorcs	r6, r0, #112, 24	; 0x7000	
eorcs	r2, r2, ip, lsr #32		
ldclvs	3, cr7, [r9, #-140]!	; 0xffffff74	
submi	r2, r0, r0, lsr #4		
strtvc	r2, [r3], -r2, lsr #32		
strbtvs	r7, [r9], #-613	; 0xfffffd9b	
subsvc	r0, pc, #41	; 0x29	
strbtvc	r6, [lr], #-1381	; 0xfffffa9b	
ldrbmi	r5, [pc], #-3840	; 192c <CRValMmuCac+0x927>	
ldclmi	12, cr4, [pc, #-264]	; 1828 <CRValMmuCac+0x823>	
ldrbmi	r5, [pc, #-2113]	; 10f3 <CRValMmuCac+0xee>	
svcpl	0x005f5058		
eorscc	r3, r0, #32, 2		
svcpl	0x005f0034		
strbpl	r4, [lr], #-2389	; 0xfffff6ab	
movtpl	r4, #5727	; 0x165f	
ldclmi	8, cr3, [pc, #-336]	; 17fc <CRValMmuCac+0x7f7>	
svcpl	0x005f5841		
ldmdbcc	r2!, {r5, sl, ip, sp}		
		; <UNDEFINED> instruction	 0x37363934
ldrpl	r3, [r5, #-2354]!	; 0xfffff6ce	
ldrbpl	r5, [pc], #-3840	; 1960 <CRValMmuCac+0x95b>	
submi	r5, r6, #324	; 0x144	
svcpl	0x005f5449		
ldrcc	r3, [r2, -r0, lsr #2]!		
mrrcmi	15, 0, r5, pc, cr0	; <UNPREDICTABLE>	
svcpl	0x004c4244		
svcpl	0x0058414d		
svcpl	0x00505845		
eorscc	r2, r1, pc, asr r0		
svcpl	0x00003432		
strbvs	r7, [r6, #-863]!	; 0xfffffca1	
eorvc	r6, r8, pc, ror #12		
stmdacs	r8!, {r0, r3, r5, sp}		
stccs	0, cr7, [r9, #-160]!	; 0xffffff60	
stclvs	15, cr5, [r6], #-248	; 0xffffff08	
rsbscs	r6, r3, r1, ror #14		
svcpl	0x005f2026		
		; <UNDEFINED> instruction	 0x464f4553
stccc	0, cr2, [r1, #-164]!	; 0xffffff5c	
eoreq	r3, r9, r0, lsr #32		
		; <UNDEFINED> instruction	 0x5641485f
svcmi	0x004c5f45		
ldrbmi	r4, [pc], #-1870	; 19b8 <CRValMmuCac+0x9b3>	
cfstr64mi	mvdx5, [r2], {79}	; 0x4f	
eorseq	r2, r1, r5, asr #32		
stmdbvs	ip!, {r0, r1, r2, r3, r4, r6, r8, lr}^		
cmnvc	r1, #1648	; 0x670	
eorcs	r7, r9, r8, lsr #16		
stclvs	15, cr5, [r1], #-380	; 0xfffffe84	
strbvs	r6, [lr, #-1897]!	; 0xfffff897	
ldmdbcs	r8!, {r2, r5, r6, fp, sp}^		
svcmi	0x00565f00		
ldmdbmi	r4, {r2, r3, r6, r8, lr}^		
strtvc	r4, [r0], -ip, asr #10		
strbtvc	r6, [r1], #-3183	; 0xfffff391	
rsbeq	r6, r5, r9, ror #24		
ldmdbmi	r3, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}^		
		; <UNDEFINED> instruction	 0x464f455a
svcmi	0x0048535f		
svcpl	0x005f5452		
svcpl	0x00003220		
eorvc	r5, r8, pc, asr r0		
svcvs	0x00746f72		
eorvc	r2, r0, r3, ror r9		
svcvs	0x00746f72		
ldrbvc	r0, [pc, #-115]	; 19a1 <CRValMmuCac+0x99c>	
ldrbvs	r7, [r3, #-1390]!	; 0xfffffa92	
ldrbmi	r0, [pc, #-100]	; 19b8 <CRValMmuCac+0x9b3>	
subpl	r4, lr, r8, asr r6		
mcrvs	2, 1, r5, cr8, cr4, {2}		
stclcs	13, cr6, [r5], #-388	; 0xfffffe7c	
strbtvc	r7, [pc], #-624	; 1a2c <CRValMmuCac+0xa27>	
stmdacs	r0!, {r0, r1, r2, r3, r5, r6, r8, fp, sp}		
cmnvs	lr, sl, lsr #32		
eorcs	r6, r9, sp, ror #10		
strbtvc	r7, [pc], #-624	; 1a3c <CRValMmuCac+0xa37>	
cmpmi	pc, #111	; 0x6f	
blmi	10d5774 <__undef_stack+0xfbbed4>		
subscs	r5, pc, pc, asr r4	; <UNPREDICTABLE>	
ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^		
strbtvs	r6, [r5], #-3687	; 0xfffff199	
cdpvs	12, 6, cr6, cr15, cr0, {1}		
svcpl	0x005f0067		
svcmi	0x00434544		
ldmdacs	r4, {r1, r2, r3, r6, r8, r9, ip, lr}^		
ldrbvs	r7, [r0, #-2420]!	; 0xfffff68c	
rsbvc	r7, r1, #44, 12	; 0x2c00000	
stmdacs	r8!, {r0, r3, r5, sp}		
ldrbvs	r7, [r0, #-2420]!	; 0xfffff68c	
svcpl	0x005f2829		
strbtvc	r6, [lr], #-2421	; 0xfffff68b	
svcpl	0x00727470		
teqvs	r8, #116, 18	; 0x1d0000	
ldrbtvc	r6, [r3], #-3695	; 0xfffff191	
stmdbvs	pc!, {r5, r9, sl, ip, sp, lr}^	; <UNPREDICTABLE>	
stmdbcs	sl!, {r2, r5, r6, sp}		
rsbvc	r7, r1, #40, 12	; 0x2800000	
svcpl	0x00002929		
svcpl	0x00535953		
strbpl	r4, [r1], #-1350	; 0xfffffaba	
movtpl	r5, #21077	; 0x5255	
eoreq	r4, r0, pc, asr r8		
ldrbmi	r4, [r8], -sp, asr #2		
strbpl	r4, [r1], #-3916	; 0xfffff0b4	
strtcc	r3, [lr], #-800	; 0xfffffce0	
eorscc	r3, r8, #48, 4		
ldrvs	r3, [r7, #-1075]!	; 0xfffffbcd	
ldrtmi	r3, [r8], -fp, lsr #6		
cdpvs	15, 6, cr5, cr9, cr0, {0}		
ldclmi	0, cr0, [pc, #-396]	; 1938 <CRValMmuCac+0x933>	
movtpl	r4, #33601	; 0x8341	
stmdbmi	ip, {r2, r4, r6, sl, lr}^		
svcpl	0x00485f42		
svcpl	0x005f0020		
ldrbmi	r4, [sl, #-2387]	; 0xfffff6ad	
mrrcmi	6, 4, r4, pc, cr15	; <UNPREDICTABLE>	
svcpl	0x00474e4f		
subsmi	r4, r5, #68, 30	; 0x110	
svcpl	0x005f454c		
svcpl	0x00003820		
cmpmi	r2, pc, asr r0		
svcpl	0x00414d47		
strbmi	r4, [r4, #-1362]	; 0xfffffaae	
strbmi	r4, [lr, #-2374]	; 0xfffff6ba	
ldrbpl	r4, [r8], #-1375	; 0xfffffaa1	
strbmi	r4, [sp, #-334]	; 0xfffffeb2	
svcpl	0x00003120		
stmdami	r3, {r0, r1, r2, r3, r4, r6, r8, r9, sl, ip, lr}^		
ldrbpl	r5, [pc], #-577	; 1b10 <CRValMmuCac+0xb0b>	
svcpl	0x00455059		
mrcvs	0, 3, r2, cr5, cr15, {2}		
mcrvs	9, 3, r6, cr7, cr3, {3}		
stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}		
svcpl	0x0000746e		
strbmi	r4, [r5, #-1353]	; 0xfffffab7	
svcpl	0x005f205f		
stmdbvs	ip!, {r1, r2, r5, r6, sl, sp, lr}^		
ldmdbvs	pc, {r1, r5, r6, r8, sl, fp, sp, lr}^	; <UNPREDICTABLE>	
rsbeq	r6, r5, r5, ror #10		
strbvs	r7, [ip, #-873]!	; 0xfffffc97	
stmdavc	r8!, {r0, r1, r4, r5, r6, r8, r9, ip, sp, lr}		
eorcs	r7, r9, ip, lsr #18		
ldrbvs	r5, [pc, #-3880]	; c20 <_SUPERVISOR_STACK_SIZE+0x420>	
mcrvs	4, 3, r7, cr5, cr8, {3}		
mcrvs	9, 3, r6, cr15, cr3, {3}		
stmdacs	r0!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}		
ldrbvc	r5, [pc], #-3963	; 1b58 <CRValMmuCac+0xb53>	
svcvs	0x00657079		
ldmdacs	pc, {r1, r2, r5, r6, r8, r9, sl, fp, ip, lr}^	; <UNPREDICTABLE>	
svcpl	0x00202978		
stccc	8, cr7, [r0, #-380]!	; 0xfffffe84	
ldmdbcs	r8!, {r5, fp, sp}^		
svcpl	0x005f203b		
ldrbvs	r7, [r0, #-2420]!	; 0xfffff68c	
svcpl	0x005f666f		
eorcs	r7, r9, r8, lsr #18		
rsbscs	r5, r9, pc, asr pc		
stmdbvc	r8!, {r0, r2, r3, r4, r5, sp}		
teqcs	r0, r9, lsr #22		
cdpvs	3, 7, cr7, cr5, cr9, {3}		
strbvs	r7, [r4, #-623]!	; 0xfffffd91	
stmdacs	r4!, {r1, r4, r5, r6, r8, sl, sp, lr}^		
ldclcs	15, cr5, [r8], #-380	; 0xfffffe84	
ldmdbcs	r9!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}^		
eorcs	r2, r6, r0, lsr #12		
ldmdavc	pc, {r3, r5, r8, r9, sl, fp, ip, lr}^	; <UNPREDICTABLE>	
svcpl	0x00203c20		
blcc	a60128 <__undef_stack+0x946888>		
eoreq	r2, r9, sp, ror r9		
cmppl	r5, #380	; 0x17c	
submi	r5, r9, #260	; 0x104	
svcpl	0x005f5449		
eorseq	r3, r6, r0, lsr #2		
movtmi	r5, #32607	; 0x7f5f	
cmpmi	r8, r3, asr #30		
cmppl	pc, #360710144	; 0x15800000	
svcpl	0x00434e59		
subpl	r4, sp, r3, asr #30		
svcpl	0x00455241		
svcpl	0x00444e41		
subpl	r5, r1, r3, asr r7		
teqcc	r0, pc, asr r2		
cdpvs	15, 5, cr5, cr15, cr0, {0}		
svcpl	0x00646565		
smcvs	34359	; 0x8637	
rsbscs	r5, r4, r2, ror pc		
ldmdavs	pc, {r8, r9, sl, fp, ip, lr}^	; <UNPREDICTABLE>	
strbvs	r6, [r4, #-1129]!	; 0xfffffb97	
svcpl	0x005f206e		
rsbsvc	r7, r4, #1627389952	; 0x61000000	
ldrbtvc	r6, [r5], #-617	; 0xfffffd97	
ldmdacs	pc, {r0, r2, r5, r6, r8, r9, sl, fp, ip, lr}^	; <UNPREDICTABLE>	
ldrbvc	r5, [pc], -r8, lsr #30		
rsbvs	r7, r9, #-1543503871	; 0xa4000001	
strbtvc	r6, [r9], #-3177	; 0xfffff397	
ldmdacs	pc, {r0, r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^	; <UNPREDICTABLE>	
strbtvs	r6, [r9], #-2082	; 0xfffff7de	
rsbcs	r6, lr, #100, 10	; 0x19000000	
eoreq	r2, r9, r9, lsr #18		
cmnvc	lr, #99614720	; 0x5f00000	
cmppl	pc, #0, 30		
subcs	r4, r6, pc, asr #12		
eorscc	r7, r1, r0, lsr r8		
svcpl	0x00003030		
mcrmi	5, 2, r5, cr9, cr15, {2}		
cmpmi	r6, r4, asr pc		
ldrtcc	r5, [r6], #-1107	; 0xfffffbad	
subspl	r5, r9, pc, asr r4		
subscs	r5, pc, r5, asr #30		
strbvs	r6, [lr, -ip, ror #30]!		
cdpvs	12, 6, cr6, cr15, cr0, {1}		
cdpvs	0, 7, cr2, cr5, cr7, {3}		
mcrvs	9, 3, r6, cr7, cr3, {3}		
stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}		
svcpl	0x0000746e		
strbpl	r4, [lr], #-2391	; 0xfffff6a9	
eoreq	r5, r0, pc, asr r4		
mcrrmi	15, 5, r5, r6, cr15		
stmdbmi	sp, {r2, r4, r6, r8, r9, sl, fp, ip, lr}^		
subscs	r5, pc, lr, asr #30		
		; <UNDEFINED> instruction	 0x37312e31
ldrtcc	r3, [r9], #-1077	; 0xfffffbcb	
ldmdacc	r0!, {r0, r1, r4, r5, r8, sl, ip, sp}		
ldmdacc	r2!, {r1, r4, r5, r9, ip, sp}		
cfstr64cs	mvdx3, [r5, #-220]!	; 0xffffff24	
subeq	r3, r6, r3, lsr r8		
strbvs	r5, [lr, #-3935]!	; 0xfffff0a1	
cmpvc	pc, #1694498816	; 0x65000000	
svcpl	0x00657a69		
svcpl	0x00002074		
svcpl	0x0041485f		
strbpl	r4, [r9], #-582	; 0xfffffdba	
		; <UNDEFINED> instruction	 0x37205f5f
svcpl	0x00685f00		
cdpvs	2, 7, cr7, cr2, cr5, {3}		
svcpl	0x005f006f		
cmpmi	r2, r5, asr r6		
cfldrdmi	mvd5, [pc, #-268]	; 1bb8 <CRValMmuCac+0xbb3>	
svcpl	0x005f4e49		
eorcc	r3, lr, r0, lsr #32		
		; <UNDEFINED> instruction	 0x46005255
ldrbmi	r5, [sl, #-3920]	; 0xfffff0b0	
eorcc	r4, r0, #328	; 0x148	
cdpvs	15, 5, cr5, cr15, cr0, {0}		
stclvs	9, cr6, [lr], #-444	; 0xfffffe44	
rsbcs	r6, r5, r9, ror #28		
strbtvc	r5, [r1], #-3935	; 0xfffff0a1	
rsbvs	r7, r9, #116, 4	; 0x40000007	
svcpl	0x00657475		
stmdacs	r8!, {r0, r1, r2, r3, r4, r6, sp}		
svcvs	0x006e5f5f		
stmdbvs	ip!, {r0, r3, r5, r6, r9, sl, fp, sp, lr}^		
svcpl	0x005f656e		
svcpl	0x00002929		
cmnvs	pc, #24320	; 0x5f00	
rsbsvc	r5, r4, #428	; 0x1ac	
cmnvs	r1, #484	; 0x1e4	
rsbvc	r7, r9, #473956352	; 0x1c400000	
svcvs	0x006c2865		
eorcs	r6, r9, r3, ror #22		
cmpmi	r3, r8, lsr #30		
		; <UNDEFINED> instruction	 0x565f5453
subcs	r4, r4, pc, asr #18		
svcpl	0x00002930		
		; <UNDEFINED> instruction	 0x4653555f
strbpl	r4, [r3], #-338	; 0xfffffeae	
stmdbmi	r2, {r0, r1, r2, r3, r4, r6, r8, fp, lr}^		
subscs	r5, pc, r4, asr pc	; <UNPREDICTABLE>	
svcpl	0x005f0030		
cmpcc	r4, #1168	; 0x490	
stmdacs	r3, {r1, r4, r5, r8, r9, sl, fp, ip, lr}^		
teqvs	r0, #1622016	; 0x18c000	
eorcs	r2, r3, r0, lsr #6		
svcpl	0x005f004c		
ldrbvc	r5, [pc], #-845	; 1d58 <CRValMmuCac+0xd53>	
cmnvc	r5, #121	; 0x79	
svcpl	0x00005f5f		
		; <UNDEFINED> instruction	 0x4653555f
strbpl	r4, [r3], #-338	; 0xfffffeae	
mcrmi	13, 2, r4, cr9, cr15, {2}		
eorcc	r5, r0, pc, asr pc		
ldmdami	r5, {r1, r2, r3, r5, ip, sp}^		
svcpl	0x005f0052		
strbtvs	r7, [r5], #-885	; 0xfffffc8b	
cmpvs	pc, r0, lsr #30		
ldmdbvs	r2!, {r2, r4, r5, r6, sl, ip, sp, lr}^		
ldrbvs	r7, [r4, #-1378]!	; 0xfffffa9e	
stmdacs	r8!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}		
cmnvc	r5, #380	; 0x17c	
svcpl	0x005f6465		
svcpl	0x00002929		
mcrmi	5, 2, r4, cr5, cr2, {2}		
stclmi	15, cr5, [r5, #-336]	; 0xfffffeb0	
strbmi	r5, [r7, #-581]	; 0xfffffdbb	
ldmdacs	r9, {r1, r2, r3, r6, r8, r9, lr}^		
ldmdbcs	r2!, {r4, r5, r6, sl, ip, sp, lr}^		
eorvc	r2, r8, r0, lsr #16		
sfmcs	f7, 4, [r9, #-464]!	; 0xfffffe30	
stclvs	15, cr5, [r5, #-248]!	; 0xffffff08	
strbvs	r7, [r7, #-613]!	; 0xfffffd9b	
ldmdbcs	r9!, {r1, r2, r3, r5, r6, r8, r9, sp, lr}^		
stfvse	f6, [ip], #-0		
stmdacs	r1!, {r0, r1, r2, r3, r5, r6, r8, r9, sp, lr}^		
ldrbvs	r6, [sl, #-2419]!	; 0xfffff68d	
svcpl	0x005f2029		
cfstr64vs	mvdx7, [r9], #-392	; 0xfffffe78	
svcpl	0x006e6974		
svcvs	0x006c6c61		
teqvc	r8, #-1073741800	; 0xc0000018	
stmdbcs	r5!, {r0, r3, r5, r6, r9, fp, ip, sp, lr}^		
svcpl	0x005f5f00		
cmncc	r4, r9, ror #28		
svcpl	0x00745f36		
stmdbvs	r6!, {r2, r5, r6, r8, sl, sp, lr}^		
rsbcs	r6, r4, lr, ror #10		
subspl	r0, pc, #49	; 0x31	
strbpl	r4, [lr], #-1349	; 0xfffffabb	
stclvs	15, cr5, [r9, #-128]!	; 0xffffff80	
ldrbvs	r7, [r2, #-1392]!	; 0xfffffa90	
rsbsvc	r7, r4, #95	; 0x5f	
ldmdavs	pc, {r8, r9, sl, fp, ip, lr}^	; <UNPREDICTABLE>	
ldrbvs	r7, [pc], -r1, ror #6		
ldrbvc	r6, [r4, #-357]!	; 0xfffffe9b	
stmdavc	r8!, {r1, r4, r5, r6, r8, sl, sp, lr}		
eorseq	r2, r0, r9, lsr #32		
rsbcc	r6, r7, #108, 30	; 0x1b0	
eorcs	r7, r9, r8, lsr #16		
strbvs	r6, [pc, -r8, lsr #24]!		
ldmdbcs	r8!, {r5, fp, sp}^		
svcpl	0x00202f20		
cdpmi	15, 4, cr5, cr12, cr13, {2}		
svcpl	0x00002932		
stmdbvs	r4!, {r0, r1, r4, r5, r6, sl, ip, sp, lr}^		
ldrbmi	r0, [pc, #-110]	; 1dd6 <CRValMmuCac+0xdd1>	
subpl	r5, r1, #88	; 0x58	
cmnvs	lr, sp, asr #16		
eorvc	r6, ip, sp, ror #10		
svcvs	0x00746f72		
bcs	a09efc <__undef_stack+0x8f065c>		
stclvs	14, cr6, [r1, #-128]!	; 0xffffff80	
eorvc	r2, r0, r5, ror #18		
svcvs	0x00746f72		
ldrbmi	r5, [pc], #-3840	; 1e68 <CRValMmuCac+0xe63>	
ldmdami	pc, {r1, r6, sl, fp, lr}^	; <UNPREDICTABLE>	
ldrbmi	r5, [pc], #-833	; 1e70 <CRValMmuCac+0xe6b>	
subpl	r4, pc, #1104	; 0x450	
subscs	r5, pc, sp, asr #30		
svcpl	0x005f0031		
cmppl	pc, #201326593	; 0xc000001	
svcmi	0x00505055		
svcpl	0x00535452		
mcrmi	15, 2, r5, cr9, cr15, {2}		
strbmi	r4, [lr, #-2380]	; 0xfffff6b4	
svcpl	0x00003120		
lfmmi	f4, 2, [pc], {77}	; 0x4d	
ldclmi	14, cr4, [pc, #-276]	; 1d88 <CRValMmuCac+0xd83>	
teqcc	r0, r1, asr #16		
ldrbmi	r5, [pc], #-3840	; 1ea4 <CRValMmuCac+0xe9f>	
submi	r5, r6, #260	; 0x104	
svcpl	0x005f5449		
eorseq	r3, r1, r0, lsr #6		
cdpvs	3, 7, cr7, cr5, cr9, {3}		
strbvs	r7, [r4, #-623]!	; 0xfffffd91	
stmdacs	r4!, {r1, r4, r5, r6, r8, sl, sp, lr}^		
stmdbcs	r2!, {r0, r5, r6, sl, fp, sp}^		
svcpl	0x005f2820		
ldrbvs	r7, [r4, #-2149]!	; 0xfffff79b	
svcvs	0x0069736e		
subscs	r5, pc, lr, ror #30		
svcpl	0x005f7b28		
ldrbvs	r7, [r0, #-2420]!	; 0xfffff68c	
svcpl	0x005f666f		
eorcs	r6, r9, r8, lsr #2		
rsbcs	r5, r1, pc, asr pc		
teqvs	r8, sp, lsr r0		
svcpl	0x00203b29		
rsbsvc	r7, r9, pc, asr r4		
svcpl	0x00666f65		
stmdbcs	r2!, {r0, r1, r2, r3, r4, r6, fp, sp}^		
subsvs	r5, pc, #32, 30	; 0x80	
stmdacs	r0!, {r5, r8, sl, fp, ip, sp}		
eorscs	r2, fp, r2, ror #18		
stclvs	0, cr7, [r3], #-408	; 0xfffffe68	
ldmdbvs	r3!, {r0, r5, r6, r8, r9, ip, sp, lr}^		
svcpl	0x00287966		
eorcs	r6, r9, pc, asr r1		
		; <UNDEFINED> instruction	 0x46203d3d
cmpmi	lr, r0, asr pc		
ldclvc	0, cr2, [ip], #-312	; 0xfffffec8	
cmnvs	r0, #32, 12	; 0x2000000	
cmnvc	r3, #108, 2		
ldmdacs	r9!, {r0, r3, r5, r6, r9, sl, sp, lr}^		
stmdbcs	r2!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}^		
eorscs	r3, sp, r0, lsr #26		
cdpmi	0, 5, cr5, cr15, cr6, {2}		
ldcvc	14, cr4, [fp, #-260]!	; 0xfffffefc	
svcpl	0x00002929		
mcrmi	9, 2, r4, cr7, cr3, {2}		
teqvc	r0, #1157627904	; 0x45000000	
strbvs	r6, [lr, #-1897]!	; 0xfffff897	
svcpl	0x005f0064		
svcpl	0x00544c46		
svcmi	0x004e4544		
ldclmi	13, cr4, [pc, #-328]	; 1e14 <CRValMmuCac+0xe0f>	
svcpl	0x005f4e49		
strtcc	r3, [lr], #-288	; 0xfffffee0	
ldmdbcc	r2!, {r4, r5, r8, ip, sp}		
ldrtcc	r3, [r6], #-1080	; 0xfffffbc8	
ldmdacc	r4!, {r0, r1, r4, r5, r9, ip, sp}		
ldrvs	r3, [r1, #-1841]!	; 0xfffff8cf	
ldrtmi	r3, [r5], -sp, lsr #8		
mrrcmi	15, 0, r5, pc, cr0	; <UNPREDICTABLE>	
svcpl	0x004c4244		
svcpl	0x0058414d		
mrccs	0, 1, r2, cr1, cr15, {2}		
		; <UNDEFINED> instruction	 0x36373937
teqcc	r1, #-469762048	; 0xe4000000	
eorscc	r3, r6, #52, 16	; 0x340000	
		; <UNDEFINED> instruction	 0x37353133
eorscc	r2, r3, r5, ror #22		
svcpl	0x00004c38		
strbpl	r4, [lr], #-2399	; 0xfffff6a1	
cmpmi	r5, pc, asr ip		
		; <UNDEFINED> instruction	 0x36315453
stmdapl	r1, {r0, r1, r2, r3, r4, r6, r8, sl, fp, lr}^		
teqcc	r0, #380	; 0x17c	
		; <UNDEFINED> instruction	 0x37363732
ldrbpl	r5, [pc, #-3840]	; 10bc <CRValMmuCac+0xb7>	
movtmi	r4, #7244	; 0x1c4c	
svcpl	0x004d5543		
ldmdbmi	r3, {r0, r2, r6, ip, lr}^		
svcpl	0x004e4f4c		
ldmdavc	r0!, {r0, r1, r2, r3, r4, r6, sp}		
teqcc	sp, #49	; 0x31	
cfstr64mi	mvdx5, [ip], {50}	; 0x32	
ldrbmi	r0, [pc, #-75]	; 1f91 <CRValMmuCac+0xf8c>	
cmppl	pc, #1308622848	; 0x4e000000	
cmpmi	pc, #84, 8	; 0x54000000	
svcpl	0x005f0020		
ldrtcc	r4, [r6], #-3155	; 0xfffff3ad	
ldmdacc	r8!, {r5, ip, sp}^		
eorseq	r3, r0, r0, lsr r0		
rsbsvc	r5, r3, pc, asr pc		
svcpl	0x00637475		
svcpl	0x005f2872		
cfldrdcs	mvd7, [r2], #-448	; 0xfffffe40	
stclcs	15, cr5, [r3], #-380	; 0xfffffe84	
ldmdbcs	r0!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}^		
cmpvc	pc, #32, 30	; 0x80	
cmnvs	r4, #112, 10	; 0x1c000000	
		; <UNDEFINED> instruction	 0x7761725f
svcpl	0x0028725f		
rsbsvc	r7, r4, #95	; 0x5f	
svcpl	0x005f202c		
svcpl	0x00202c63		
eoreq	r7, r9, pc, asr r0		
cmppl	r9, #2080374785	; 0x7c000001	
subspl	r5, r9, pc, asr r4		
ldmdami	pc, {r0, r2, r6, r8, r9, ip, lr}^	; <UNPREDICTABLE>	
svcpl	0x005f0020		
strbpl	r4, [lr], #-2389	; 0xfffff6ab	
cmpmi	pc, #805306371	; 0x30000003	
eorcs	r6, r9, r8, lsr #6		
teqcs	r3, #99	; 0x63	
subeq	r5, ip, r0, lsr #10		
subspl	r5, r3, #380	; 0x17c	
ldmdavc	r0!, {r0, r1, r2, r4, r6, sp}		
eorscc	r3, r1, r0, lsr r0		
mrrcmi	13, 0, r4, pc, cr0	; <UNPREDICTABLE>	
eorscs	r3, r0, lr, asr #2		
eorscc	r2, r3, r2, lsr lr		
ldrcc	r3, [r8, #-1330]!	; 0xffffface	
ldmdbcc	r2!, {r4, r5, r8, fp, ip, sp}		
ldrtcc	r3, [r0], #-1081	; 0xfffffbc7	
ldrtcc	r3, [r8], #-1589	; 0xfffff9cb	
svcpl	0x00003230		
strbpl	r4, [lr], #-2399	; 0xfffff6a1	
cfldrdmi	mvd3, [pc, #-216]	; 1fac <CRValMmuCac+0xfa7>	
svcpl	0x005f5841		
eorscc	r3, r2, #32, 18	; 0x80000	
eorscc	r3, r7, #-872415232	; 0xcc000000	
ldmdacc	r6!, {r4, r5, r8, r9, ip, sp}		
		; <UNDEFINED> instruction	 0x37373435
		; <UNDEFINED> instruction	 0x37303835
svcpl	0x00004c4c		
subpl	r5, r1, pc, asr r3		
ldmdavc	r0!, {r4, r6, sp}		
eorscc	r3, r0, r0, lsr r1		
rsbvs	r5, sp, #0, 30		
strbtvc	r7, [r1], #-1139	; 0xfffffb8d	
rsbseq	r5, r4, r5, ror #30		
mcrmi	15, 2, r5, cr9, cr15, {2}		
cmpmi	r6, r4, asr pc		
svcpl	0x00385453		
svcpl	0x0058414d		
teqcc	r2, pc, asr r0		
ldmdacc	r4!, {r2, r4, r5, r8, r9, sl, ip, sp}		
		; <UNDEFINED> instruction	 0x37343633
cmpvs	pc, r0, lsl #30		
ldmdbvs	r2!, {r2, r4, r5, r6, sl, ip, sp, lr}^		
ldrbvs	r7, [r4, #-1378]!	; 0xfffffa9e	
rsbsvc	r7, r5, #95	; 0x5f	
subscs	r5, pc, r5, ror #30		
ldmdbmi	r7, {r8, r9, sl, fp, ip, lr}^		
svcmi	0x005f4544		
mcrmi	9, 2, r4, cr5, cr2, {2}		
eorseq	r2, r1, r4, asr r0		
movtmi	r5, #32607	; 0x7f5f	
cmpmi	r8, r3, asr #30		
cmppl	pc, #360710144	; 0x15800000	
svcpl	0x00434e59		
subpl	r4, sp, r3, asr #30		
svcpl	0x00455241		
svcpl	0x00444e41		
subpl	r5, r1, r3, asr r7		
teqcc	r0, pc, asr r8		
mrrcvs	15, 0, r5, pc, cr0	; <UNPREDICTABLE>	
svcpl	0x006b636f		
cmnvc	pc, #25344	; 0x6300	
svcvs	0x006c2865		
eorcs	r6, r9, r3, ror #22		
cmpmi	r3, r8, lsr #30		
		; <UNDEFINED> instruction	 0x565f5453
subcs	r4, r4, pc, asr #18		
svcpl	0x00002930		
subpl	r5, lr, pc, asr r3		
ldmdavc	r0!, {r2, r4, r6, sp}		
eorscc	r3, r0, r0, lsr r8		
ldrbmi	r5, [pc, -r0, lsl #30]		
cfstr64mi	mvdx5, [r3], {78}	; 0x4e	
svcpl	0x00454b49		
cfstr64mi	mvdx5, [r9], {66}	; 0x42	
svcpl	0x004e4954		
cmpmi	r2, r6, asr r1		
subscs	r4, r3, r2, asr r7		
svcpl	0x005f0031		
strbmi	r5, [r9], #-1875	; 0xfffff8ad	
rsbscc	r3, r8, #32		
eorseq	r3, r0, r0, lsr r0		
strbmi	r5, [r5, #-607]	; 0xfffffda1	
cmppl	pc, #1308622848	; 0x4e000000	
strbmi	r4, [lr, -r9, asr #14]		
eorvc	r4, r8, r1, asr #26		
eorcs	r7, r9, r4, ror r2		
ldrbtvc	r2, [r0], #-2088	; 0xfffff7d8	
mcrcc	9, 1, r2, cr13, cr2, {3}		
		; <UNDEFINED> instruction	 0x77656e5f
ldrbvs	r5, [r2, #-3886]!	; 0xfffff0d2	
cdpcs	14, 7, cr6, cr4, cr5, {3}		
stclvs	7, cr6, [r1, #-380]!	; 0xfffffe84	
cmpvc	pc, #1073741851	; 0x4000001b	
strbvs	r6, [lr, -r9, ror #14]!		
eoreq	r6, r9, r1, ror #26		
movtmi	r5, #32607	; 0x7f5f	
strbpl	r5, [r1], #-3907	; 0xfffff0bd	
movtmi	r4, #40271	; 0x9d4f	
svcmi	0x0048535f		
cfldrdmi	mvd5, [pc], {82}	; 0x52	
svcpl	0x004b434f		
strbmi	r5, [r5, #-582]	; 0xfffffdba	
svcpl	0x00003220		
cmpmi	r3, pc, asr r5		
ldclmi	3, cr4, [r5, #-268]	; 0xfffffef4	
stmdbmi	r2, {r0, r1, r2, r3, r4, r6, r9, sl, lr}^		
subscs	r5, pc, r4, asr pc	; <UNPREDICTABLE>	
svcpl	0x005f0038		
strbtvs	r6, [r5], #-1390	; 0xfffffa92	
bvc	1a5ef68 <__undef_stack+0x19456c8>		
rsbseq	r5, r4, r5, ror #30		
movtmi	r5, #32607	; 0x7f5f	
strbpl	r5, [r1], #-3907	; 0xfffff0bd	
movtmi	r4, #40271	; 0x9d4f	
movtpl	r5, #21599	; 0x545f	
mcrmi	15, 2, r5, cr1, cr4, {2}		
ldrbmi	r5, [r3, #-3908]	; 0xfffff0bc	
subspl	r5, r4, #84, 30	; 0x150	
cmpmi	r6, r5, asr r5		
eorseq	r2, r1, ip, asr #32		
cmnvs	r3, pc, asr pc		
svcpl	0x00726464		
strbvs	r5, [r4, #-3956]!	; 0xfffff08c	
strbvs	r6, [lr, #-2406]!	; 0xfffff69a	
svcpl	0x00002064		
svcpl	0x00535953		
subspl	r5, r9, pc, asr r4		
ldmdami	pc, {r0, r2, r6, r8, r9, ip, lr}^	; <UNPREDICTABLE>	
svcpl	0x004d0020		
mrrcmi	14, 4, r4, r6, cr9		
teqcc	r0, lr, asr #4		
eorscc	r3, r4, #771751936	; 0x2e000000	
eorscc	r3, r5, r6, lsr r9		
ldmdacc	r8!, {r2, r4, r5, ip, sp}		
teqcc	r6, #56, 18	; 0xe0000	
eorscc	r3, r7, r3, lsr r8		
svcpl	0x00003045		
cfldr64mi	mvdx4, [r7], {78}	; 0x4e	
cmpmi	pc, r9, asr #4		
movtmi	r4, #64588	; 0xfc4c	
subcs	r5, r8, r1, asr #30		
mrrcmi	13, 0, r4, pc, cr0	; <UNPREDICTABLE>	
svcmi	0x004c324e		
stmdbcc	lr!, {r5, r8, ip, sp}		
teqcc	r2, r0, lsr r8		
ldmdbcc	r2!, {r2, r4, r5, r8, fp, ip, sp}		
ldrcc	r3, [r0, #-1842]!	; 0xfffff8ce	
eorscc	r3, r7, r8, lsr r7		
stclcs	0, cr3, [r5, #-192]	; 0xffffff40	
svcpl	0x00003031		
submi	r4, r4, #24320	; 0x5f00	
cmpmi	r8, ip, asr #30		
mcrmi	15, 2, r5, cr9, cr3, {2}		
stmdbmi	lr, {r1, r2, r6, r8, fp, lr}^		
svcpl	0x005f5954		
svcpl	0x00003120		
movtmi	r4, #21599	; 0x545f	
lfmmi	f3, 2, [pc, #-204]	; 21e0 <_HEAP_SIZE+0x1e0>	
svcpl	0x005f5841		
stmdbcc	lr!, {r5, r8, fp, ip, sp}		
ldmdbcc	r9!, {r0, r3, r4, r5, r8, fp, ip, sp}		
		; <UNDEFINED> instruction	 0x36394539
svcpl	0x00004644		
stmdami	r3, {r0, r2, r3, r6, r8, lr}^		
ldrbmi	r5, [r0, #-2388]	; 0xfffff6ac	
svcpl	0x00485f53		
svcpl	0x005f0020		
cmpmi	r5, #1136	; 0x470	
svcpl	0x0041565f		
ldrbpl	r4, [r3], #-2380	; 0xfffff6b4	
svcpl	0x005f0020		
svcpl	0x004d5241		
subscs	r4, r3, r0, asr r3		
svcpl	0x005f0031		
svcpl	0x00474953		
cfstrdmi	mvd5, [pc, #-260]	; 21f0 <_HEAP_SIZE+0x1f0>	
ldclmi	3, cr4, [pc, #-292]	; 21d4 <_HEAP_SIZE+0x1d4>	
svcpl	0x005f4e49		
svcpl	0x002d2820		
smlsldmi	r5, r9, pc, r3	; <UNPREDICTABLE>	
svcmi	0x0054415f		
svcpl	0x0043494d		
svcpl	0x0058414d		
eorcs	r2, sp, pc, asr r0		
svcpl	0x00002931		
movtmi	r5, #5471	; 0x155f	
svcpl	0x004d5543		
svcpl	0x004e494d		
mrccs	0, 1, r2, cr0, cr15, {2}		
subeq	r5, fp, r0, lsr r5		
ldrbmi	r4, [r3], #-607	; 0xfffffda1	
stmdami	r3, {r0, r1, r2, r3, r4, r6, r8, r9, sl, ip, lr}^		
ldrbpl	r5, [pc], #-577	; 2338 <_HEAP_SIZE+0x338>	
smlsdvs	r0, pc, r0, r2	; <UNPREDICTABLE>	
stmdacs	r3!, {r0, r2, r5, r6, sl, ip, sp, lr}^		
eorcs	r7, r9, r6, rrx		
		; <UNDEFINED> instruction	 0x67735f5f
svcpl	0x00637465		
subspl	r2, pc, #7471104	; 0x720000	
strbpl	r4, [lr], #-1349	; 0xfffffabb	
rsbvc	r2, r6, ip, lsr #32		
svcpl	0x005f0029		
ldrbvc	r6, [r4, #-1394]!	; 0xfffffa8e	
svcpl	0x00736e72		
cmnvs	r9, #116, 14	; 0x1d00000	
svcpl	0x005f2065		
rsbsvc	r7, r4, #1627389952	; 0x61000000	
ldrbtvc	r6, [r5], #-617	; 0xfffffd97	
ldmdacs	pc, {r0, r2, r5, r6, r8, r9, sl, fp, ip, lr}^	; <UNPREDICTABLE>	
subsvc	r5, pc, #40, 30	; 0xa0	
rsbsvc	r7, r5, #1694498816	; 0x65000000	
ldrbvc	r7, [pc], #-878	; 2384 <_HEAP_SIZE+0x384>	
strbvs	r6, [r3, #-2423]!	; 0xfffff689	
stmdbcs	r9!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}		
svcvs	0x00635f00		
strbvs	r6, [r9, #-2927]!	; 0xfffff491	
mrrcvs	15, 0, r5, pc, cr0	; <UNPREDICTABLE>	
svcpl	0x006b636f		
ldrbvc	r6, [r1, #-865]!	; 0xfffffc9f	
svcpl	0x00657269		
strbvc	r6, [r3, #-1394]!	; 0xfffffa8e	
		; <UNDEFINED> instruction	 0x76697372
svcvs	0x006c2865		
eorcs	r6, r9, r3, ror #22		
cmpmi	r3, r8, lsr #30		
		; <UNDEFINED> instruction	 0x565f5453
subcs	r4, r4, pc, asr #18		
svcpl	0x00002930		
rsbseq	r6, r3, r7, ror r4		
subcs	r4, lr, lr, asr #2		
subsvs	r5, pc, #40, 30	; 0xa0	
strbtvc	r6, [ip], #-2421	; 0xfffff68b	
cdpvs	14, 5, cr6, cr15, cr9, {3}		
stmdacs	r6!, {r0, r5, r6, r9, sl, fp, sp, lr}^		
stmdbcs	r9!, {r1, r5, r9, sp}		
strbpl	r4, [r9], #-512	; 0xfffffe00	
ldrbmi	r5, [r0, #-3923]	; 0xfffff0ad	
svcmi	0x00575f52		
stmdacs	r0!, {r1, r4, r6, sl, lr}		
ldrbvs	r6, [sl, #-2419]!	; 0xfffff68d	
strvc	r6, [r8, #-1647]!	; 0xfffff991	
strbvs	r7, [r9, -lr, ror #6]!		
stmdbcs	r4!, {r1, r2, r3, r5, r6, r8, sl, sp, lr}^		
stmdacc	r0!, {r5, r9, fp, sp}		
cmpvc	pc, #41	; 0x29	
ldrbvs	r6, [pc], -r9, ror #14		
rsbeq	r6, r3, r5, ror lr		
strbmi	r5, [r4, #-3935]	; 0xfffff0a1	
svcpl	0x00343643		
mcrmi	5, 2, r5, cr2, cr3, {2}		
cmpmi	sp, pc, asr #4		
stmdbmi	sp, {r2, r3, r6, r8, r9, sl, fp, ip, lr}^		
subscs	r5, pc, lr, asr #30		
eorscc	r2, r0, r0, lsr lr		
eorscc	r3, r0, r0, lsr r0		
eorscc	r3, r0, r0, lsr r0		
eorscc	r3, r0, r0, lsr r0		
teqcc	sp, #205520896	; 0xc400000	
strbmi	r3, [r4], #-824	; 0xfffffcc8	
ldrbpl	r5, [pc, #-3840]	; 1544 <CRValMmuCac+0x53f>	
cmpmi	r2, r3, asr r6		
ldrbmi	r5, [pc, #-1091]	; 2009 <_HEAP_SIZE+0x9>	
mcrrmi	3, 5, r5, r9, cr0		
svcpl	0x005f4e4f		
cmncc	r8, r0, lsr #32		
ldrpl	r2, [r8, #-3408]!	; 0xfffff2b0	
cdpmi	2, 0, cr5, cr0, cr8, {2}		
subcs	r4, ip, r5, asr ip		
svcvs	0x00762828		
bcs	81b610 <__undef_stack+0x701d70>		
eoreq	r3, r9, r9, lsr #32		
mcrmi	15, 2, r5, cr9, cr15, {2}		
cmpmi	r6, r4, asr pc		
ldrtcc	r5, [r6], #-1107	; 0xfffffbad	
stmdapl	r1, {r0, r1, r2, r3, r4, r6, r8, sl, fp, lr}^		
stmdbcc	r0!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}		
teqcc	r3, #536870915	; 0x20000003	
teqcc	r0, #1879048195	; 0x70000003	
ldrtcc	r3, [r5], #-2102	; 0xfffff7ca	
ldmdacc	r5!, {r0, r1, r2, r4, r5, r8, r9, sl, ip, sp}		
mcrrmi	7, 3, r3, ip, cr0		
svcpl	0x005f5f00		
svcpl	0x00746e69		
cmnvc	r1, #108, 10	; 0x1b000000	
svcpl	0x00323374		
strbvs	r5, [r4, #-3956]!	; 0xfffff08c	
strbvs	r6, [lr, #-2406]!	; 0xfffff69a	
eorseq	r2, r1, r4, rrx		
mcrrmi	15, 5, r5, ip, cr15		
strbpl	r4, [r3, #-833]	; 0xfffffcbf	
cmpmi	sp, sp, asr #30		
subscs	r5, pc, r8, asr pc	; <UNPREDICTABLE>	
		; <UNDEFINED> instruction	 0x46375830
strbmi	r4, [r6], -r6, asr #12		
strbmi	r4, [r6], -r6, asr #12		
strbmi	r4, [r6], -r6, asr #12		
ldclcs	6, cr4, [r0, #-280]	; 0xfffffee8	
stfmie	f3, [ip], {51}	; 0x33	
svcvs	0x005f004b		
ldrbvs	r6, [r3, #-1638]!	; 0xfffff99a	
subsmi	r0, pc, #116	; 0x74	
subspl	r4, pc, r3, asr r4	; <UNPREDICTABLE>	
stmdbmi	r4, {r2, r4, r6, r9, ip, lr}^		
ldrbpl	r4, [pc], #-1606	; 24f4 <_HEAP_SIZE+0x4f4>	
svcpl	0x0000205f		
rsbsvs	r7, r4, #103809024	; 0x6300000	
svcpl	0x00006675		
ldrbmi	r5, [r3, #-1375]	; 0xfffffaa1	
cmpmi	ip, r2, asr pc		
svcpl	0x004c4542		
		; <UNDEFINED> instruction	 0x46455250
svcpl	0x005f5849		
ldmdbvs	pc, {r5}^	; <UNPREDICTABLE>	
rsbseq	r6, r3, pc, ror #4		
strbmi	r5, [r5, #-607]	; 0xfffffda1	
cfldrdmi	mvd5, [pc, #-312]	; 23ec <_HEAP_SIZE+0x3ec>	
strbpl	r5, [pc, -r2, asr #8]		
ldrbpl	r5, [r3], #-3907	; 0xfffff0bd	
stmdacs	r5, {r0, r6, sl, ip, lr}^		
ldmdbcs	r2!, {r4, r5, r6, sl, ip, sp, lr}^		
eorvc	r2, r8, r0, lsr #16		
sfmcs	f7, 4, [r9, #-464]!	; 0xfffffe30	
strbvs	r5, [lr, #-3902]!	; 0xfffff0c2	
subsvc	r2, pc, #1904	; 0x770	
strbtvc	r6, [lr], #-1381	; 0xfffffa9b	
rsbvs	r5, sp, #46, 30	; 0xb8	
cmnvs	r7, #116, 30	; 0x1d0	
cmnvs	r4, pc, asr r3		
eoreq	r6, r9, r4, ror r5		
rsbvc	r7, pc, r6, ror #14		
svcpl	0x00286e65		
svcvs	0x006f635f		
stclcs	9, cr6, [r5], #-428	; 0xfffffe54	
mcrvs	15, 3, r5, cr6, cr15, {2}		
strbvc	r2, [r6, #-41]!	; 0xffffffd7	
ldrbvs	r6, [r0, #-3950]!	; 0xfffff092	
svcpl	0x005f286e		
blvs	1bde308 <__undef_stack+0x1ac4a68>		
eorcs	r6, ip, r9, ror #10		
strbtvc	r6, [lr], #-2344	; 0xfffff6d8	
stmdbcs	sl!, {r5, fp, sp}		
eorcc	r2, r9, r8, lsr #18		
svcpl	0x005f202c		
eorcs	r6, ip, r6, ror #28		
svcvs	0x00706628		
rsbscs	r5, r4, r3, ror pc		
stmdacs	r9!, {r3, r5, r9, fp, sp}		
ldccs	9, cr2, [r0], #-164	; 0xffffff5c	
cdpvs	8, 6, cr2, cr9, cr0, {1}		
bcs	a0a77c <__undef_stack+0x8f0edc>		
stmdbcs	r9!, {r0, r3, r5, fp, sp}		
svcpl	0x00002930		
mcrmi	5, 2, r4, cr5, cr2, {2}		
submi	r5, sp, #84, 30	; 0x150	
svcpl	0x004e454c		
strbpl	r5, [r1], #-1107	; 0xfffffbad	
ldrbtvc	r2, [r0], #-2117	; 0xfffff7bb	
stmdacs	r0!, {r1, r4, r5, r6, r8, fp, sp}		
rsbsvc	r7, r4, #40	; 0x28	
svcpl	0x003e2d29		
cdpcs	5, 7, cr6, cr7, cr14, {3}		
strbvs	r7, [r5, #-607]!	; 0xfffffda1	
svcpl	0x002e746e		
strbvs	r6, [ip, #-621]!	; 0xfffffd93	
ldrbtvc	r5, [r3], #-3950	; 0xfffff092	
stmdbcs	r5!, {r0, r5, r6, sl, ip, sp, lr}^		
strbtvs	r6, [lr], #-2304	; 0xfffff700	
svcpl	0x00007865		
movtmi	r4, #14175	; 0x375f	
svcmi	0x0054415f		
svcpl	0x0043494d		
mcrmi	15, 2, r4, cr9, cr0, {2}		
svcpl	0x00524554		
blmi	10d633c <__undef_stack+0xfbca9c>		
ldrbmi	r4, [r2, #-1631]	; 0xfffff9a1	
eorseq	r2, r2, r5, asr #32		
subpl	r5, r1, #380	; 0x17c	
strbmi	r5, [r6, #-3917]	; 0xfffff0b3	
subspl	r5, r5, #1090519040	; 0x41000000	
subsmi	r5, r1, #276	; 0x114	
teqcc	r0, r9, asr #8		
cmpmi	pc, r0, lsl #30		
		; <UNDEFINED> instruction	 0x465f4d52
ldrbpl	r4, [r4, #-325]	; 0xfffffebb	
cmpmi	pc, #343932928	; 0x14800000	
teqcc	r0, ip, asr #20		
cmpmi	pc, r0, lsl #30		
stmdbmi	sp, {r2, r4, r6, r8, r9, sl, fp, lr}^		
movtmi	r5, #8003	; 0x1f43	
subpl	r5, r9, #339738624	; 0x14400000	
eorseq	r2, r2, r5, asr #32		
cmnvs	lr, pc, asr r6		
rsbseq	r6, r3, r2, ror r7		
strbtvs	r6, [pc], -r6, ror #10		
eorcs	r7, r9, r8, lsr #32		
uhsaxvs	r5, r3, pc	; <UNPREDICTABLE>	
stmdacs	r6!, {r0, r2, r5, r6, r8, r9, sl, fp, sp, lr}^		
strvc	r2, [r0, #-2416]	; 0xfffff690	
strbvs	r7, [r9, -lr, ror #6]!		
rsbcs	r6, r4, lr, ror #10		
mcrvs	9, 3, r6, cr7, cr3, {3}		
cdpmi	4, 0, cr6, cr0, cr5, {3}		
cmpvs	r3, r5, ror sp		
strbvs	r7, [ip, #-109]!	; 0xffffff93	
svcpl	0x005f0073		
strbpl	r4, [lr], #-2389	; 0xfffff6ab	
ldrbpl	r3, [pc], #-1078	; 2690 <_HEAP_SIZE+0x690>	
svcpl	0x00455059		
svcvs	0x006c205f		
stcvs	7, cr6, [r0], #-440	; 0xfffffe48	
rsbcs	r6, r7, pc, ror #28		
ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^		
strbtvs	r6, [r5], #-3687	; 0xfffff199	
strbtvc	r6, [lr], #-2336	; 0xfffff6e0	
cdpmi	15, 4, cr5, cr1, cr0, {0}		
cmppl	pc, #1359872	; 0x14c000	
strbmi	r4, [r4, #-1108]	; 0xfffffbac	
subcs	r5, r8, r6, asr #30		
cmpvs	pc, #0, 30		
cmnvs	r4, pc, ror #28		
rsbvc	r6, r5, #1680	; 0x690	
stmdavc	r8!, {r0, r1, r2, r3, r5, r6, r9, sl, sp, lr}		
stcvs	3, cr7, [ip, #-176]!	; 0xffffff50	
blvc	a0a778 <__undef_stack+0x8f0ed8>		
cdpvs	3, 6, cr6, cr15, cr0, {1}		
		; <UNDEFINED> instruction	 0x76207473
strbtvc	r6, [r1], #-3183	; 0xfffff391	
rsbcs	r6, r5, r9, ror #24		
ldmdbvc	r4!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}^		
		; <UNDEFINED> instruction	 0x666f6570
stmdacs	r8!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}		
bcs	81f394 <__undef_stack+0x705af4>		
stccs	0, cr3, [r9, #-164]!	; 0xffffff5c	
eorcs	r6, r9, lr, lsr sp		
ldmdavc	pc, {r1, r3, r5, r8, r9, sl, fp, ip, lr}^	; <UNPREDICTABLE>	
stmdacs	r0!, {r5, r8, sl, fp, ip, sp}		
eorscs	r2, fp, r8, ror r9		
strbmi	r5, [r4, #-3935]	; 0xfffff0a1	
cfstr64mi	mvdx5, [r1], {81}	; 0x51	
ldmdacs	r9, {r0, r3, r6, r9, sl, lr}^		
stccs	0, cr2, [sl], #-460	; 0xfffffe34	
svcvs	0x00632820		
rsbscs	r7, r4, lr, ror #6		
smcvs	50934	; 0xc6f6	
strbvs	r6, [ip, #-2420]!	; 0xfffff68c	
cmnvs	r8, r0, lsr #6		
stmdbcs	sl!, {r1, r4, r5, r6, sp}		
rsbscs	r5, r8, pc, asr pc		
svcpl	0x005f202d		
cmnvc	r6, #116391936	; 0x6f00000	
strbtvs	r7, [pc], -r5, ror #8		
eorcs	r7, ip, r8, lsr #6		
blcc	a4ccfc <__undef_stack+0x93345c>		
svcpl	0x0000297d		
rsbvs	r6, pc, #1802240	; 0x1b8000	
svcpl	0x005f0073		
svcpl	0x004c4244		
ldmdbmi	r3, {r0, r2, r6, ip, lr}^		
svcpl	0x004e4f4c		
stmdacs	r8!, {r0, r1, r2, r3, r4, r6, sp}		
rsbsvs	r6, r5, #100, 30	; 0x190	
eorcc	r6, r9, #108, 10	; 0x1b000000	
eorscc	r3, r2, lr, lsr #4		
eorscc	r3, r6, r4, lsr r4		
ldrcc	r3, [r2, #-2356]!	; 0xfffff6cc	
teqcc	r1, #48, 6	; 0xc0000000	
teqcc	sp, r1, lsr r5		
eoreq	r4, r9, r6, lsr ip		
		; <UNDEFINED> instruction	 0x464c5f5f
strbpl	r4, [r3], #-338	; 0xfffffeae	
mcrmi	13, 2, r4, cr9, cr15, {2}		
stmdacs	r0!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}		
strcc	r3, [lr, #-45]!	; 0xffffffd3	
eorcc	r5, sp, ip, asr #4		
subpl	r3, ip, #192937984	; 0xb800000	
svcpl	0x005f0029		
svcpl	0x00544c46		
svcpl	0x00534148		
stmdbmi	r6, {r0, r3, r6, r9, sl, fp, lr}^		
ldmdbpl	r4, {r1, r2, r3, r6, r8, fp, lr}^		
teqcc	r0, pc, asr pc		
cmpmi	pc, r0, lsl #30		
ldclmi	3, cr4, [r5, #-268]	; 0xfffffef4	
stmdapl	r1, {r0, r1, r2, r3, r4, r6, r8, sl, fp, lr}^		
eorcc	r5, r0, pc, asr pc		
		; <UNDEFINED> instruction	 0x46463758
strbmi	r4, [r6], -r6, asr #12		
teqcc	sp, r6, asr #32		
svcpl	0x00004b35		
submi	r4, r4, #24320	; 0x5f00	
stmdbmi	sp, {r2, r3, r6, r8, r9, sl, fp, ip, lr}^		
eorscc	r5, r1, lr, asr #30		
subspl	r4, r8, pc, asr r5		
stmdacs	r0!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}		
ldrcc	r3, [r0, -sp, lsr #6]!		
strbvs	r0, [r6, #-41]!	; 0xffffffd7	
rsbvc	r7, pc, #536870919	; 0x20000007	
eorcs	r7, r9, r8, lsr #32		
uhsaxvs	r5, r3, pc	; <UNPREDICTABLE>	
svcvs	0x00727265		
ldmdbcs	r0!, {r1, r4, r5, r6, fp, sp}^		
ldmdbmi	pc, {r8, r9, sl, fp, ip, lr}^	; <UNPREDICTABLE>	
cmpmi	sp, lr, asr #8		
cmpmi	sp, r8, asr pc		
subscs	r5, pc, r8, asr pc	; <UNPREDICTABLE>	
teqcc	r2, #-1879048189	; 0x90000003	
eorscc	r3, r2, r3, lsr r7		
ldrcc	r3, [r8, #-1587]!	; 0xfffff9cd	
ldrcc	r3, [r7, #-1844]!	; 0xfffff8cc	
ldcmi	0, cr3, [r7], #-224	; 0xffffff20	
svcpl	0x005f004c		
svcpl	0x00434347		
ldrbmi	r4, [r6, #-328]	; 0xfffffeb8	
cmpmi	r7, pc, asr r4		
svcpl	0x00324652		
svcpl	0x00494643		
subcs	r5, sp, r1, asr #6		
svcpl	0x005f0031		
strbtvc	r6, [lr], #-2399	; 0xfffff6a1	
svcpl	0x00745f38		
stmdbvs	r6!, {r2, r5, r6, r8, sl, sp, lr}^		
rsbcs	r6, r4, lr, ror #10		
subsvc	r0, pc, r1, lsr r0	; <UNPREDICTABLE>	
svcpl	0x00007335		
svcpl	0x0041535f		
strbpl	r4, [r9], #-585	; 0xfffffdb7	
teqcc	r0, pc, asr pc		
svcpl	0x005f0036		
cmnvc	r6, #116391936	; 0x6f00000	
strbtvs	r7, [pc], -r5, ror #8		
rsbsvc	r7, r9, r8, lsr #8		
stmdbvs	r6!, {r0, r2, r5, r6, sl, fp, sp}^		
stmdbcs	r4!, {r0, r2, r5, r6, sl, fp, sp, lr}^		
strbtvs	r6, [r6], -r0, lsr #30		
svcvs	0x00746573		
ldmdbvc	r4!, {r1, r2, r5, r6, fp, sp}^		
eorcs	r6, ip, r0, ror r5		
stclvs	9, cr6, [r5], #-408	; 0xfffffe68	
svcpl	0x00002964		
strbpl	r4, [lr, #-1887]	; 0xfffff8a1	
subscs	r5, pc, r3, asr #30		
svcpl	0x005f0034		
svcpl	0x00434347		
svcpl	0x00434549		
svcpl	0x00393535		
subpl	r4, sp, r3, asr #30		
subscs	r4, r8, ip, asr #10		
svcpl	0x005f0032		
strbpl	r4, [lr], #-2389	; 0xfffff6ab	
ldrbpl	r3, [pc], #-1585	; 28cc <_HEAP_SIZE+0x8cc>	
svcpl	0x00455059		
ldmdavs	r3!, {r0, r1, r2, r3, r4, r6, sp}^		
rsbscs	r7, r4, pc, ror #4		
ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^		
strbtvs	r6, [r5], #-3687	; 0xfffff199	
strbtvc	r6, [lr], #-2336	; 0xfffff6e0	
svcmi	0x004c5000		
		; <UNDEFINED> instruction	 0x36205353
cdpmi	2, 4, cr5, cr1, cr0, {0}		
cmpmi	sp, r4, asr #30		
svcpl	0x005f2058		
strbmi	r4, [lr], #-338	; 0xfffffeae	
stmdapl	r1, {r0, r1, r2, r3, r4, r6, r8, sl, fp, lr}^		
cmpvc	pc, #0, 30		
strbmi	r4, [ip, #-2374]	; 0xfffff6ba	
cmpvc	pc, #0, 30		
stmdbvs	r4!, {r2, r5, r6, r8, fp, sp, lr}^		
rsbseq	r6, r4, lr, ror #18		
strbmi	r5, [r4, #-3935]	; 0xfffff0a1	
svcpl	0x00323343		
svcpl	0x0058414d		
svcpl	0x00505845		
		; <UNDEFINED> instruction	 0x3739205f
svcpl	0x00545f00		
ldrbmi	r4, [sl, #-2387]	; 0xfffff6ad	
svcpl	0x0000205f		
ldrbtvc	r6, [r4], #-351	; 0xfffffea1	
strbvc	r6, [r2, #-2418]!	; 0xfffff68e	
cfldr64vs	mvdx6, [pc, #-464]	; 2770 <_HEAP_SIZE+0x770>	
svcvs	0x006c6c61		
subscs	r5, pc, r3, ror #30		
ldrbpl	r5, [r3], #-3840	; 0xfffff100	
strbpl	r4, [lr], #-2399	; 0xfffff6a1	
svcpl	0x00203233		
ldrbtvc	r6, [r4], #-351	; 0xfffffea1	
strbvc	r6, [r2, #-2418]!	; 0xfffff68e	
svcpl	0x005f6574		
svcpl	0x00282820		
strbtvs	r6, [pc], #-3423	; 2968 <_HEAP_SIZE+0x968>	
subscs	r5, pc, r5, ror #30		
cmppl	pc, #40, 30	; 0xa0	
ldmdbcs	pc, {r0, r3, r6, r8, r9, sl, fp, ip, lr}^	; <UNPREDICTABLE>	
svcpl	0x00002929		
mcrmi	5, 2, r5, cr9, cr15, {2}		
cmpmi	r6, r4, asr pc		
svcpl	0x00385453		
ldrbmi	r5, [r0, #-2388]	; 0xfffff6ac	
strvc	r5, [r0, #-3935]!	; 0xfffff0a1	
strbvs	r7, [r9, -lr, ror #6]!		
rsbcs	r6, r4, lr, ror #10		
rsbseq	r6, r4, r9, ror #28		
mcrrmi	15, 5, r5, ip, cr15		
strbpl	r4, [r3, #-833]	; 0xfffffcbf	
submi	r5, r9, #308	; 0x134	
svcpl	0x005f5449		
eorseq	r3, r2, r0, lsr #6		
submi	r4, r9, #24320	; 0x5f00	
subpl	r5, r5, #99614720	; 0x5f00000	
mcrmi	9, 2, r4, cr15, cr3, {2}		
ldrbvs	r5, [pc], -r0, lsr #30		
rsbvs	r6, r9, #100, 24	; 0x6400	
rsbvc	r7, r5, #99614720	; 0x5f00000	
mcrvs	9, 3, r6, cr15, cr3, {3}		
ldrbmi	r5, [pc], -r0, lsl #30		
strbpl	r4, [r3], #-338	; 0xfffffeae	
cmppl	r0, #398458880	; 0x17c00000	
cdpmi	12, 4, cr4, cr15, cr9, {2}		
eorcc	r5, r0, pc, asr pc		
ldfcse	f3, [r0, #-480]	; 0xfffffe20	
subseq	r3, r2, r1, lsr r5		
cmnvs	r4, #112, 10	; 0x1c000000	
strtvs	r7, [ip], -r8, lsr #16		
svcpl	0x00202970		
ldrbvc	r7, [r0, #-863]!	; 0xfffffca1	
subsvc	r6, pc, #116, 6	; 0xd0000001	
ldrbmi	r5, [r2, #-3880]	; 0xfffff0d8	
mrrccs	14, 4, r4, r4, cr5	; <UNPREDICTABLE>	
eorcs	r7, ip, r0, lsr #16		
eoreq	r7, r9, r6, rrx		
cfstrdmi	mvd5, [r9, #-380]	; 0xfffffe84	
ldrbpl	r5, [pc], #-581	; 2a10 <_HEAP_SIZE+0xa10>	
mrcvs	0, 3, r2, cr5, cr15, {2}		
mcrvs	9, 3, r6, cr7, cr3, {3}		
cfstrsvs	mvf6, [r0], #-404	; 0xfffffe6c	
rsbeq	r6, r7, pc, ror #28		
subpl	r5, r1, #380	; 0x17c	
subpl	r5, r1, #308	; 0x134	
ldrbcc	r4, [pc, -r3, asr #16]		
subscs	r5, pc, r1, asr #30		
mrrcmi	0, 3, r0, pc, cr1	; <UNPREDICTABLE>	
svcpl	0x004b434f		
strbpl	r4, [r3, #-1362]	; 0xfffffaae	
		; <UNDEFINED> instruction	 0x56495352
subseq	r5, r4, r5, asr #30		
ldmdbmi	r5, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}^		
svcpl	0x0038544e		
svcpl	0x0058414d		
ldrcc	r2, [r2, #-95]!	; 0xffffffa1	
svcpl	0x005f0035		
movtpl	r5, #12353	; 0x3041	
svcpl	0x0032335f		
eorseq	r2, r1, pc, asr r0		
ldrbtvc	r6, [r3], #-358	; 0xfffffe9a	
ldrbtvc	r7, [r5], #-95	; 0xffffffa1	
ldclcs	8, cr2, [r8], #-396	; 0xfffffe74	
stmdacs	r0!, {r4, r5, r6, r8, fp, sp}		
eorvc	r2, r8, sp, lsr #26		
svcpl	0x003e2d29		
eorscs	r2, ip, r7, ror r0		
eorscs	r2, pc, r0, lsr r0	; <UNPREDICTABLE>	
		; <UNDEFINED> instruction	 0x77735f5f
svcpl	0x00667562		
subspl	r2, pc, #7471104	; 0x720000	
strbpl	r4, [lr], #-1349	; 0xfffffabb	
stmdbvs	r8!, {r2, r3, r5, sp}		
stmdacs	r9!, {r1, r2, r3, r5, r6, sl, ip, sp, lr}		
eorcs	r2, ip, r8, ror r9		
stccc	9, cr2, [r0, #-448]!	; 0xfffffe40	
svcmi	0x0045203d		
eorscs	r2, sl, r6, asr #32		
eorvc	r2, r8, r8, lsr #20		
svcpl	0x003e2d29		
eorscs	r2, sp, r0, ror r0		
stccs	8, cr7, [r9], #-160	; 0xffffff60	
ldmdbcs	r0!, {r5, fp, sp}^		
subsvc	r3, pc, sp, lsr #28		
eorcs	r2, ip, fp, lsr #22		
eoreq	r2, r9, r0, lsr r9		
strbvs	r5, [lr, #-3935]!	; 0xfffff0a1	
cdpmi	4, 5, cr6, cr15, cr5, {3}		
subcs	r4, ip, r5, asr ip		
ldrbvs	r5, [pc], -r0, lsl #30		
cmnvs	r4, #-2080374783	; 0x84000001	
rsbcs	r6, ip, r1, ror #24		
strbtvc	r5, [r1], #-3935	; 0xfffff0a1	
rsbvs	r7, r9, #116, 4	; 0x40000007	
svcpl	0x00657475		
svcpl	0x0028285f		
cmnvc	r1, #99614720	; 0x5f00000	
stclvs	3, cr6, [r1], #-464	; 0xfffffe30	
ldmdbcs	pc, {r2, r3, r5, r6, r8, r9, sl, fp, ip, lr}^	; <UNPREDICTABLE>	
svcpl	0x005f0029		
svcpl	0x00544e49		
svcpl	0x0058414d		
teqcc	r2, pc, asr r0		
ldmdacc	r4!, {r2, r4, r5, r8, r9, sl, ip, sp}		
		; <UNDEFINED> instruction	 0x37343633
strbtvs	r6, [r6], -r0, lsl #30		
svcvs	0x00746573		
ldmdbpl	r4, {r1, r2, r5, r6, fp, sp}^		
cfstr32mi	mvfx4, [ip, #-320]!	; 0xfffffec0	
strbmi	r4, [r2, #-3397]	; 0xfffff2bb	
svcpl	0x00202952		
ldmdbvs	r5!, {r0, r1, r2, r3, r4, r6, r9, sp, lr}^		
cdpvs	4, 6, cr7, cr9, cr12, {3}		
uqsaxvs	r6, r6, pc	; <UNPREDICTABLE>	
svcvs	0x00746573		
strtpl	r2, [r8], #-102	; 0xffffff9a	
mcrrcs	0, 5, r5, r5, cr9		
stclmi	13, cr4, [r5, #-128]	; 0xffffff80	
ldmdbcs	r2, {r1, r6, r8, sl, lr}^		
ldrbpl	r5, [pc, #-3840]	; 1c54 <CRValMmuCac+0xc4f>	
ldrbcc	r4, [r4], -r9, asr #28		
stmdacs	r3, {r2, r4, r5, r8, r9, sl, fp, ip, lr}^		
teqvs	r0, #1622016	; 0x18c000	
eorcs	r2, r3, r0, lsr #6		
subeq	r4, ip, r5, asr ip		
ldmdbmi	r5, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}^		
cfldrdmi	mvd5, [pc], {78}	; 0x4e	
ldrbpl	r4, [r3], #-325	; 0xfffffebb	
ldrbpl	r3, [pc], #-1078	; 2b78 <_HEAP_SIZE+0xb78>	
svcpl	0x00455059		
svcvs	0x006c205f		
stcvs	7, cr6, [r0], #-440	; 0xfffffe48	
rsbcs	r6, r7, pc, ror #28		
ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^		
strbtvs	r6, [r5], #-3687	; 0xfffff199	
strbtvc	r6, [lr], #-2336	; 0xfffff6e0	
strbpl	r4, [r1], #-3328	; 0xfffff300	
subpl	r5, r5, #72, 30	; 0x120	
subcs	r4, pc, r2, asr lr	; <UNPREDICTABLE>	
svcpl	0x005f0031		
subpl	r5, r6, #1409286145	; 0x54000001	
svcpl	0x00544341		
strbpl	r4, [r9], #-582	; 0xfffffdba	
stmdacc	r0!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}		
mrrcmi	15, 0, r5, pc, cr0	; <UNPREDICTABLE>	
svcpl	0x004c4244		
ldmdbmi	r3, {r0, r2, r6, ip, lr}^		
svcpl	0x004e4f4c		
mrccs	0, 1, r2, cr2, cr15, {2}		
ldrtcc	r3, [r0], #-562	; 0xfffffdce	
ldrtcc	r3, [r0], #-1588	; 0xfffff9cc	
eorscc	r3, r5, r9, lsr r2		
teqcc	r3, r3, lsr r1		
ldrtcc	r2, [r1], -r5, ror #26		
svcpl	0x005f004c		
ldrbvs	r7, [r2, #-1392]!	; 0xfffffa90	
svcpl	0x005f2032		
rsbsvc	r7, r4, #1627389952	; 0x61000000	
ldrbtvc	r6, [r5], #-617	; 0xfffffd97	
ldmdacs	pc, {r0, r2, r5, r6, r8, r9, sl, fp, ip, lr}^	; <UNPREDICTABLE>	
cmpvs	pc, #40, 30	; 0xa0	
ldrbtvc	r6, [r3], #-3695	; 0xfffff191	
stmdbcs	r9!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}		
ldrbmi	r5, [pc, -r0, lsl #30]		
cmpmi	pc, r3, asr #6		
stmdbmi	sp, {r2, r4, r6, r8, r9, sl, fp, lr}^		
stmdami	r3, {r0, r1, r6, r8, r9, sl, fp, ip, lr}^		
ldrtcc	r5, [r1], -r1, asr #4		
cfldrdmi	mvd5, [pc], {95}	; 0x5f	
svcpl	0x004b434f		
strbmi	r5, [r5, #-582]	; 0xfffffdba	
svcpl	0x00003220		
mcrvs	9, 3, r6, cr7, cr3, {3}		
subsvs	r6, pc, #24832	; 0x6100	
svcpl	0x00006675		
svcmi	0x0054415f		
svcpl	0x0043494d		
strbmi	r4, [ip, #-1362]	; 0xfffffaae	
subcs	r5, r5, r1, asr #6		
svcpl	0x005f0033		
svcpl	0x00544c46		
strbpl	r4, [lr], #-333	; 0xfffffeb3	
smlsldmi	r4, r9, pc, r4	; <UNPREDICTABLE>	
eorcc	r5, r0, #380	; 0x17c	
subspl	r0, pc, #52	; 0x34	
strbcc	r4, [r4], #-3649	; 0xfffff1bf	
ldrbmi	r5, [r3, #-3896]	; 0xfffff0c8	
cmpcc	pc, r5, asr #8		
ldmdavc	r0!, {r5, fp, sp}		
strbtvs	r6, [r3], #-609	; 0xfffffd9f	
svcpl	0x005f0029		
svcpl	0x00514455		
strbpl	r4, [r9], #-585	; 0xfffffdb7	
eorcc	r5, r0, pc, asr pc		
mrrcmi	15, 0, r5, pc, cr0	; <UNPREDICTABLE>	
svcpl	0x004b434f		
strbpl	r4, [r9], #-3657	; 0xfffff1b7	
movtmi	r5, #21087	; 0x525f	
ldmdbmi	r3, {r0, r2, r4, r6, r9, ip, lr}^		
teqvs	r8, #360710144	; 0x15800000	
cmnvc	r3, #108, 2		
cmnvs	pc, #44, 24	; 0x2c00	
teqvc	r0, #1753088	; 0x1ac000	
ldmdbvs	r4!, {r2, r4, r5, r6, r8, sp, lr}^		
cdpvs	0, 6, cr2, cr9, cr3, {3}		
svcvs	0x006c2074		
fstmdbxcc	r0!, {d6-d54}	;@ Deprecated	
eorseq	r3, fp, r0, lsr #32		
svcpl	0x00755f5f		
svcpl	0x00746e69		
stmdbvs	r6!, {r2, r5, r6, r8, sl, sp, lr}^		
rsbcs	r6, r4, lr, ror #10		
cdpvs	15, 5, cr5, cr15, cr0, {0}		
strbvc	r6, [lr, #-3695]!	; 0xfffff191	
stmdavc	r8!, {r2, r3, r5, r6, sl, fp, sp, lr}		
svcpl	0x005f2029		
rsbsvc	r7, r4, #1627389952	; 0x61000000	
ldrbtvc	r6, [r5], #-617	; 0xfffffd97	
ldmdacs	pc, {r0, r2, r5, r6, r8, r9, sl, fp, ip, lr}^	; <UNPREDICTABLE>	
cdpvs	15, 5, cr5, cr15, cr8, {1}		
strbvc	r6, [lr, #-3695]!	; 0xfffff191	
svcpl	0x005f6c6c		
stmdbcs	r9!, {r3, r5, fp, ip, sp, lr}		
svcpl	0x005f0029		
cmppl	pc, #201326593	; 0xc000001	
svcmi	0x00505055		
svcpl	0x00535452		
strbpl	r5, [r6, #-3935]	; 0xfffff0a1	
svcpl	0x005f434e		
svcpl	0x00003120		
stmdbvs	r7!, {r1, r6, r8, fp, sp, lr}^		
svcpl	0x0000746e		
ldrbpl	r5, [r0], #-3924	; 0xfffff0ac	
		; <UNDEFINED> instruction	 0x46494452
eoreq	r5, r0, r6, asr #30		
strbmi	r5, [ip], #-3935	; 0xfffff0a1	
ldrbmi	r4, [pc], #-3138	; 2d28 <_HEAP_SIZE+0xd28>	
subpl	r4, pc, #1104	; 0x450	
stmdbmi	sp, {r0, r2, r3, r6, r8, r9, sl, fp, ip, lr}^		
subscs	r5, pc, lr, asr #30		
ldrtcc	r2, [r9], #-3636	; 0xfffff1cc	
		; <UNDEFINED> instruction	 0x36353630
ldrtcc	r3, [r8], #-1332	; 0xfffffacc	
		; <UNDEFINED> instruction	 0x36343231
cfstrdcs	mvd3, [r5, #-212]!	; 0xffffff2c	
lfmmi	f3, 4, [r4], #-204	; 0xffffff34	
ldrbmi	r5, [pc, #-3840]	; 1e50 <CRValMmuCac+0xe4b>	
subpl	r5, pc, #88	; 0x58	
svcpl	0x00002054		
ldfmie	f4, [r2, #-380]	; 0xfffffe84	
cmpmi	r5, pc, asr r6		
ldrbmi	r5, [r2, #-1364]	; 0xfffffaac	
strbpl	r5, [r1], #-863	; 0xfffffca1	
svcpl	0x00003120		
strbpl	r4, [lr], #-2399	; 0xfffff6a1	
svcpl	0x00525450		
ldrbmi	r5, [r0, #-2388]	; 0xfffff6ac	
stmdbvs	r0!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}		
svcpl	0x0000746e		
cfstr64mi	mvdx5, [ip], {95}	; 0x5f	
movtmi	r5, #4678	; 0x1246	
submi	r5, r9, #84, 30	; 0x150	
svcpl	0x005f5449		
svcpl	0x00003020		
mcrmi	5, 2, r4, cr5, cr2, {2}		
stmdami	r3, {r2, r4, r6, r8, r9, sl, fp, ip, lr}^		
svcpl	0x004b4345		
mcrmi	9, 2, r4, cr7, cr3, {2}		
subsmi	r4, pc, #16640	; 0x4100	
eorvc	r4, r8, r5, asr r6		
eorcs	r7, r9, r4, ror r2		
cmpvs	pc, #0, 30		
cdpvs	5, 6, cr6, cr1, cr12, {3}		
svcpl	0x00007075		
subpl	r5, r5, #99614720	; 0x5f00000	
mcrmi	9, 2, r4, cr15, cr3, {2}		
eorcs	r5, r0, #380	; 0x17c	
mrccs	14, 1, r2, cr9, cr4, {1}		
svcpl	0x00002231		
stmdavc	r5!, {r0, r5, r6, sl, ip, sp, lr}^		
eorseq	r7, r0, r9, ror #8		
strbmi	r5, [r5, #-607]	; 0xfffffda1	
cmppl	pc, #1308622848	; 0x4e000000	
stfmie	f4, [ip], {77}	; 0x4d	
strbmi	r4, [r8, #-863]	; 0xfffffca1	
ldmdbmi	pc, {r0, r1, r6, r8, r9, fp, lr}^	; <UNPREDICTABLE>	
ldmdacs	r4, {r1, r2, r3, r6, r8, fp, lr}^		
ldmdbcs	r2!, {r4, r5, r6, sl, ip, sp, lr}^		
svcpl	0x005f0020		
strbmi	r4, [lr, -ip, asr #30]		
stmdapl	r1, {r0, r1, r2, r3, r4, r6, r8, sl, fp, lr}^		
eorcc	r5, r0, #380	; 0x17c	
ldrtcc	r3, [r7], #-1073	; 0xfffffbcf	
ldrtcc	r3, [r6], #-824	; 0xfffffcc8	
svcpl	0x00004c37		
cmnvs	pc, #24320	; 0x5f00	
cmnvs	r1, #428	; 0x1ac	
rsbvc	r7, r9, #473956352	; 0x1c400000	
svcvs	0x006c2865		
eorcs	r6, r9, r3, ror #22		
cmpmi	r3, r8, lsr #30		
		; <UNDEFINED> instruction	 0x565f5453
subcs	r4, r4, pc, asr #18		
svcpl	0x00002930		
strbpl	r4, [ip], #-1631	; 0xfffff9a1	
stmdapl	r1, {r0, r1, r2, r3, r4, r6, r8, sl, fp, lr}^		
teqcc	r0, #380	; 0x17c	
eorscc	r3, r0, #771751936	; 0x2e000000	
ldrtcc	r3, [r3], #-568	; 0xfffffdc8	
ldmdacc	r3!, {r1, r2, r4, r5, r9, sl, ip, sp}		
ldmdacc	r8!, {r0, r2, r4, r5, r9, ip, sp}		
teqcc	fp, #226492416	; 0xd800000	
svcpl	0x00004638		
movtmi	r5, #5471	; 0x155f	
svcpl	0x004d5543		
strbpl	r4, [r9], #-582	; 0xfffffdba	
teqcc	r0, pc, asr pc		
svcpl	0x005f0036		
mrcvs	1, 3, r6, cr2, cr7, {3}		
		; <UNDEFINED> instruction	 0x6665725f
cdpvs	2, 6, cr7, cr5, cr5, {3}		
ldmdacs	r3!, {r0, r1, r5, r6, r8, sl, sp, lr}^		
stclcs	9, cr7, [sp], #-460	; 0xfffffe34	
stmdbcs	r7!, {r0, r2, r3, r5, r6, r8, r9, ip, sp, lr}^		
cmpvs	pc, r0, lsr #30		
svcpl	0x005f6d73		
teqvc	lr, #40, 4	; 0x80000002	
ldmdbvs	r4!, {r0, r2, r5, r6, r8, r9, sp, lr}^		
cdpcs	14, 2, cr6, cr0, cr15, {3}		
cdpcs	14, 7, cr6, cr5, cr7, {3}		
mrcvs	1, 3, r6, cr2, cr7, {3}		
cdpcs	14, 6, cr6, cr7, cr9, {3}		
teqvc	r3, #34	; 0x22	
blcc	a5e490 <__undef_stack+0x944bf0>		
cmpvs	pc, r0, lsr #30		
svcpl	0x005f6d73		
teqvs	lr, r8, lsr #4		
bvc	1a5bc88 <__undef_stack+0x19423e8>		
eorcs	r5, r2, #32, 24	; 0x2000	
ldrbvs	r6, [r3, -r0, lsr #26]!		
subscs	r2, ip, #32, 4		
eorscs	r2, fp, r2, lsr #18		
cmnvc	r1, #380	; 0x17c	
ldmdacs	pc, {r0, r2, r3, r5, r6, r8, r9, sl, fp, ip, lr}^	; <UNPREDICTABLE>	
rsbsvc	r2, r0, #544	; 0x220	
svcvs	0x00697665		
stmdbcs	r2!, {r0, r2, r4, r5, r6, r8, r9, ip, sp, lr}		
cdpvs	15, 5, cr5, cr15, cr0, {0}		
svcpl	0x00646565		
cmnvs	r6, pc, asr pc		
cmnvc	r9, #24320	; 0x5f00	
svcpl	0x005f0074		
cmpmi	r2, r5, asr r6		
ldrbmi	r5, [pc, #-1091]	; 2ab9 <_HEAP_SIZE+0xab9>	
mcrrmi	3, 5, r5, r9, cr0		
svcpl	0x005f4e4f		
cmncc	r8, r0, lsr #32		
		; <UNDEFINED> instruction	 0x36312d50
svcpl	0x00005255		
stmdami	r3, {r0, r1, r2, r3, r4, r6, r8, r9, sl, ip, lr}^		
lfmmi	f5, 2, [pc, #-260]	; 2e14 <_HEAP_SIZE+0xe14>	
svcpl	0x005f4e49		
subseq	r3, r5, r0, lsr #32		
ldmdbmi	r5, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}^		
eorscc	r5, r3, #1308622848	; 0x4e000000	
stmdapl	r1, {r0, r1, r2, r3, r4, r6, r8, sl, fp, lr}^		
strtcc	r5, [r0], #-3935	; 0xfffff0a1	
ldmdbcc	r4!, {r1, r4, r5, r8, fp, ip, sp}		
ldmdbcc	r2!, {r1, r2, r4, r5, r8, r9, sl, ip, sp}		
subeq	r5, ip, r5, lsr r5		
ldmdbvs	r3!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}^		
cmnvs	r7, r7, ror #28		
ldmdacs	r2!, {r0, r2, r3, r5, r6, r8, r9, sl, fp, ip, lr}^		
ldmdbcs	r2!, {r4, r5, r6, sl, ip, sp, lr}^		
ldrbmi	r5, [r2, #-3872]	; 0xfffff0e0	
svcpl	0x00544e45		
mcrmi	9, 2, r4, cr7, cr3, {2}		
stmdacs	sp, {r0, r1, r2, r6, r8, lr}^		
ldmdbcs	r2!, {r4, r5, r6, sl, ip, sp, lr}^		
ldrbpl	r5, [pc, #-3840]	; 2064 <_HEAP_SIZE+0x64>	
ldmdbmi	pc, {r0, r4, r6, r8, ip, lr}^	; <UNPREDICTABLE>	
svcpl	0x00544942		
eorseq	r2, r0, pc, asr r0		
strbmi	r5, [r4, #-3935]	; 0xfffff0a1	
svcpl	0x00343643		
svcpl	0x004e494d		
ldrmi	r2, [r1, #-95]!	; 0xffffffa1	
teqcc	r8, #-1275068416	; 0xb4000000	
svcpl	0x00004444		
movtmi	r4, #14175	; 0x375f	
svcmi	0x0054415f		
svcpl	0x0043494d		
strbmi	r4, [lr, -ip, asr #30]		
movtmi	r4, #64607	; 0xfc5f	
subpl	r5, r6, #300	; 0x12c	
eorcc	r4, r0, #289406976	; 0x11400000	
ldrbpl	r5, [pc, #-3840]	; 20a8 <_HEAP_SIZE+0xa8>	
movtmi	r4, #12620	; 0x314c	
ldclmi	13, cr4, [pc, #-340]	; 2e5c <_HEAP_SIZE+0xe5c>	
svcpl	0x005f4e49		
eorcc	r3, lr, r0, lsr #32		
subeq	r4, fp, r5, asr ip		
ldrbmi	r4, [r4, #-351]	; 0xfffffea1	
svcpl	0x00544958		
cmpmi	lr, r4, asr #18		
svcpl	0x0043494d		
svcmi	0x004c4c41		
eorseq	r2, r1, r3, asr #32		
mcrmi	15, 2, r5, cr5, cr15, {2}		
strbmi	r5, [r4, #-3908]	; 0xfffff0bc	
subscs	r4, r3, r3, asr #24		
stclvs	15, cr5, [r5, #-0]		
strbvs	r7, [r7, #-613]!	; 0xfffffd9b	
rsbseq	r6, r9, lr, ror #6		
subpl	r5, r1, #380	; 0x17c	
subpl	r5, r1, #308	; 0x134	
strcc	r4, [r0, -r3, asr #16]!		
mcrrmi	6, 0, r4, r1, cr0		
eorcc	r4, r0, r3, asr r5		
ldrbmi	r5, [pc], -r0, lsl #30		
subspl	r5, pc, #76, 8	; 0x4c000000	
stmdapl	r9, {r0, r6, sl, lr}^		
eorcc	r5, r0, #380	; 0x17c	
ldrbmi	r5, [r2, #-3840]	; 0xfffff100	
svcpl	0x00544e45		
strbmi	r4, [lr], #-338	; 0xfffffeae	
ldclmi	8, cr3, [pc, #-208]	; 2f50 <_HEAP_SIZE+0xf50>	
ldmdacs	r4, {r0, r2, r4, r6, sl, fp, lr}^		
ldmdbcs	r2!, {r4, r5, r6, sl, ip, sp, lr}^		
eorvc	r2, r8, r0, lsr #16		
sfmcs	f7, 4, [r9, #-464]!	; 0xfffffe30	
strbvs	r5, [lr, #-3902]!	; 0xfffff0c2	
subsvc	r2, pc, #1904	; 0x770	
strbtvc	r6, [lr], #-1381	; 0xfffffa9b	
ldrbtcc	r5, [r2], #-3886	; 0xfffff0d2	
ldclvs	14, cr2, [pc, #-224]	; 2f64 <_HEAP_SIZE+0xf64>	
ldmdbcs	r4!, {r0, r2, r4, r5, r6, sl, fp, sp, lr}^		
ldrbmi	r5, [pc], -r0, lsl #30		
ldrbmi	r5, [pc, #-1100]	; 2c04 <_HEAP_SIZE+0xc04>	
mcrrmi	3, 5, r5, r9, cr0		
svcpl	0x005f4e4f		
teqcc	lr, r0, lsr #2		
ldmdbcc	r0!, {r0, r3, r4, r5, r9, ip, sp}		
ldrcc	r3, [r9, #-2098]!	; 0xfffff7ce	
ldmdacc	r7!, {r0, r2, r4, r5, ip, sp}		
ldrvs	r3, [r5, #-561]!	; 0xfffffdcf	
subeq	r3, r6, sp, lsr #14		
cmpmi	r3, #380	; 0x17c	
strbmi	r5, [r9], #-835	; 0xfffffcbd	
eorcs	r7, r9, r8, lsr #6		
ldrbvc	r7, [r2, #-1139]!	; 0xfffffb8d	
svcpl	0x00207463		
cmnvs	r1, #6225920	; 0x5f0000	
svcpl	0x005f006b		
movtmi	r4, #12620	; 0x314c	
ldrbmi	r4, [pc, #-3413]	; 233f <_HEAP_SIZE+0x33f>	
mcrrmi	3, 5, r5, r9, cr0		
svcpl	0x005f4e4f		
cmncc	r8, r0, lsr #32		
teqcc	r3, r0, asr sp		
svcpl	0x00004b4c		
movtmi	r4, #14175	; 0x375f	
svcmi	0x0054415f		
svcpl	0x0043494d		
mcrrmi	15, 4, r4, pc, cr2		
movtmi	r4, #64607	; 0xfc5f	
subpl	r5, r6, #300	; 0x12c	
eorcc	r4, r0, #289406976	; 0x11400000	
ldrbvc	r5, [pc, -r0, lsl #30]		
rsbvc	r6, r1, #6488064	; 0x630000	
svcpl	0x005f745f		
svcpl	0x005f0020		
strbpl	r4, [lr], #-2389	; 0xfffff6ab	
cmpmi	r5, pc, asr ip		
eorscc	r5, r3, #1392508928	; 0x53000000	
stmdapl	r1, {r0, r1, r2, r3, r4, r6, r8, sl, fp, lr}^		
strtcc	r5, [r0], #-3935	; 0xfffff0a1	
ldmdbcc	r4!, {r1, r4, r5, r8, fp, ip, sp}		
ldmdbcc	r2!, {r1, r2, r4, r5, r8, r9, sl, ip, sp}		
subeq	r5, ip, r5, lsr r5		
strbvs	r5, [lr, #-3935]!	; 0xfffff0a1	
cdpmi	4, 5, cr6, cr15, cr5, {3}		
subeq	r4, ip, r5, asr ip		
cmpmi	r6, pc, asr pc		
ldrbpl	r4, [r3], #-2380	; 0xfffff6b4	
ldrbvs	r5, [pc, -r0, lsr #30]		
svcpl	0x0063756e		
ldfvse	f6, [pc], {118}	; 0x76	
rsbseq	r7, r4, r9, ror #6		
ldclvs	15, cr5, [r4, #-320]!	; 0xfffffec0	
rsbvc	r6, r9, #112, 8	; 0x70000000	
strtvc	r2, [pc], #-544	; 3124 <_HEAP_SIZE+0x1124>	
eoreq	r7, r2, sp, rrx		
mcrmi	15, 2, r5, cr9, cr15, {2}		
cmpmi	r6, r4, asr pc		
eorscc	r5, r3, #1392508928	; 0x53000000	
subspl	r5, r9, pc, asr r4		
subscs	r5, pc, r5, asr #30		
rsbseq	r6, r4, r9, ror #28		
subpl	r5, r1, #380	; 0x17c	
strbmi	r5, [lr, #-3917]	; 0xfffff0b3	
teqcc	r0, pc, asr #28		
ldrbmi	r5, [r2, #-3840]	; 0xfffff100	
svcpl	0x00544e45		
movtmi	r4, #22595	; 0x5843	
movtpl	r5, #8011	; 0x1f4b	
cfstrdmi	mvd5, [r9, #-268]	; 0xfffffef4	
strbpl	r5, [r2, #-3909]	; 0xfffff0bb	
ldrbtvc	r2, [r0], #-2118	; 0xfffff7ba	
eoreq	r2, r0, r2, ror r9		
svcpl	0x00755f5f		
rsbvc	r6, pc, #7536640	; 0x730000	
strbvs	r5, [r4, #-3956]!	; 0xfffff08c	
strbvs	r6, [lr, #-2406]!	; 0xfffff69a	
svcpl	0x00002064		
cmnvs	pc, #24320	; 0x5f00	
ldrbvs	r5, [r2, #-3947]!	; 0xfffff095	
cmnvc	r1, #108, 10	; 0x1b000000	
svcvs	0x006c2865		
eorcs	r6, r9, r3, ror #22		
cmpmi	r3, r8, lsr #30		
		; <UNDEFINED> instruction	 0x565f5453
subcs	r4, r4, pc, asr #18		
svcpl	0x00002930		
movtmi	r4, #14175	; 0x375f	
svcmi	0x0054415f		
svcpl	0x0043494d		
cdpmi	12, 4, cr4, cr15, cr12, {2}		
svcmi	0x004c5f47		
ldrbmi	r4, [pc], -r3, asr #22		
subcs	r4, r5, r2, asr r5		
mrcvs	0, 2, r0, cr15, cr2, {1}		
stfvse	f6, [ip], #-436	; 0xfffffe4c	
svcpl	0x0000636f		
mcrmi	5, 2, r4, cr5, cr2, {2}		
mcrmi	15, 2, r5, cr9, cr4, {2}		
subspl	r5, pc, r9, asr #8		
		; <UNDEFINED> instruction	 0x76285254
eorcs	r7, r9, r1, ror #4		
strbvs	r2, [sp, #-123]!	; 0xffffff85	
strbtvc	r7, [r5], #-877	; 0xfffffc93	
cmnvs	r6, r8, lsr #16		
eorcs	r2, ip, r2, ror r9		
teqvc	r0, #48, 24	; 0x3000	
svcvs	0x00657a69		
stmdacs	sl!, {r1, r2, r5, r6, fp, sp}		
ldmdbcs	r2!, {r1, r2, r4, r5, r6, r8, sp, lr}^		
eorscs	r2, fp, r9, lsr #18		
rsbvc	r7, r1, #40, 12	; 0x2800000	
svcpl	0x003e2d29		
stmdbvs	r4!, {r0, r1, r4, r5, r6, sl, ip, sp, lr}^		
eorscs	r2, sp, lr, rrx		
cmnvs	r6, r6, lsr #16		
mcrcc	9, 1, r2, cr13, cr2, {3}		
uhsaxvs	r5, r3, pc	; <UNPREDICTABLE>	
blcc	174f390 <__undef_stack+0x1635af0>		
cmnvs	r6, r0, lsr #16		
mcrcc	9, 1, r2, cr13, cr2, {3}		
ldrbtvs	r7, [r4], #-863	; 0xfffffca1	
rsbscs	r7, r4, pc, ror #10		
stmdacs	r6!, {r0, r2, r3, r4, r5, sp}		
ldmdbcs	r2!, {r1, r2, r4, r5, r6, r8, sp, lr}^		
svcpl	0x005f3e2d		
cmpcc	fp, r3, ror r6		
stmdacs	r0!, {r0, r2, r3, r4, r6, r8, r9, fp, ip, sp}		
ldmdbcs	r2!, {r1, r2, r4, r5, r6, r8, sp, lr}^		
cmpvc	pc, #720	; 0x2d0	
rsbvc	r6, r5, #116, 8	; 0x74000000	
eorscs	r2, sp, r2, ror r0		
cmnvs	r6, r6, lsr #16		
mcrcc	9, 1, r2, cr13, cr2, {3}		
uhsaxvs	r5, r3, pc	; <UNPREDICTABLE>	
blcc	174fbd4 <__undef_stack+0x1636334>		
cmnvs	r6, r0, lsr #16		
mcrcc	9, 1, r2, cr13, cr2, {3}		
rsbsvc	r6, r5, #2080374785	; 0x7c000001	
strbtvc	r6, [lr], #-1394	; 0xfffffa8e	
cmnvs	pc, #24320	; 0x5f00	
rsbcs	r6, r5, r1, ror #24		
teqmi	r2, #61	; 0x3d	
stmdacs	r0!, {r1, r5, r8, r9, fp, ip, sp}		
ldmdbcs	r2!, {r1, r2, r4, r5, r6, r8, sp, lr}^		
cdpvs	14, 5, cr3, cr15, cr13, {1}		
svcpl	0x002e7765		
mcrvs	5, 3, r6, cr5, cr2, {3}		
subsvc	r2, pc, #116, 28	; 0x740	
svcpl	0x00646e61		
ldrbtvc	r6, [r8], #-1390	; 0xfffffa92	
teqcc	r0, r0, lsr #26		
		; <UNDEFINED> instruction	 0x7628203b
sfmcs	f7, 4, [r9, #-388]!	; 0xfffffe7c	
strbvs	r5, [lr, #-3902]!	; 0xfffff0c2	
subsvc	r2, pc, #1904	; 0x770	
strbtvc	r6, [lr], #-1381	; 0xfffffa9b	
ldrbtcc	r5, [r2], #-3886	; 0xfffff0d2	
cmpvc	pc, #56, 28	; 0x380	
blpl	191c85c <__undef_stack+0x1802fbc>		
stccc	13, cr5, [r0, #-192]!	; 0xffffff40	
cmpmi	r2, r0, lsr #30		
ldmdacc	r4!, {r1, r2, r3, r6, sl, lr}		
strbmi	r5, [r5, #-863]	; 0xfffffca1	
blcc	c1afec <__undef_stack+0xb0174c>		
cmnvs	r6, r0, lsr #16		
mcrcc	9, 1, r2, cr13, cr2, {3}		
		; <UNDEFINED> instruction	 0x77656e5f
ldrbvs	r5, [r2, #-3886]!	; 0xfffff0d2	
cdpcs	14, 7, cr6, cr4, cr5, {3}		
ldmdacc	r4!, {r0, r1, r2, r3, r4, r6, r9, ip, sp, lr}		
ldrbvs	r5, [r3, #-3886]!	; 0xfffff0d2	
cmpcc	fp, r5, ror #8		
eorscs	r2, sp, sp, asr r0		
mcrmi	2, 2, r5, cr1, cr15, {2}		
svcpl	0x00383444		
strbmi	r4, [r5], #-1363	; 0xfffffaad	
eorscs	r3, fp, pc, asr r1		
rsbvc	r7, r1, #40, 12	; 0x2800000	
svcpl	0x003e2d29		
cdpcs	5, 7, cr6, cr7, cr14, {3}		
strbvs	r7, [r5, #-607]!	; 0xfffffda1	
svcpl	0x002e746e		
mrccs	4, 1, r3, cr8, cr2, {3}		
strbvs	r7, [r5, #-863]!	; 0xfffffca1	
vldmdbpl	r2!, {d5-<overflow reg d54>}		
svcpl	0x00203d20		
strbmi	r4, [lr], #-338	; 0xfffffeae	
cmppl	pc, #52, 16	; 0x340000	
svcpl	0x00444545		
stmdacs	r0!, {r1, r4, r5, r8, r9, fp, ip, sp}		
ldmdbcs	r2!, {r1, r2, r4, r5, r6, r8, sp, lr}^		
cdpvs	14, 5, cr3, cr15, cr13, {1}		
svcpl	0x002e7765		
mcrvs	5, 3, r6, cr5, cr2, {3}		
subsvc	r2, pc, #116, 28	; 0x740	
svcpl	0x002e3834		
strbtvc	r7, [ip], #-1389	; 0xfffffa93	
subscs	r3, sp, fp, asr r0		
subspl	r2, pc, #61	; 0x3d	
strbcc	r4, [r4], #-3649	; 0xfffff1bf	
strbpl	r5, [sp, #-3896]	; 0xfffff0c8	
subscc	r5, pc, ip, asr #8		
		; <UNDEFINED> instruction	 0x7628203b
sfmcs	f7, 4, [r9, #-388]!	; 0xfffffe7c	
strbvs	r5, [lr, #-3902]!	; 0xfffff0c2	
subsvc	r2, pc, #1904	; 0x770	
strbtvc	r6, [lr], #-1381	; 0xfffffa9b	
ldrbtcc	r5, [r2], #-3886	; 0xfffff0d2	
ldclvs	14, cr2, [pc, #-224]	; 32b0 <_HEAP_SIZE+0x12b0>	
blpl	1d1e568 <__undef_stack+0x1c04cc8>		
stccc	13, cr5, [r0, #-196]!	; 0xffffff3c	
cmpmi	r2, r0, lsr #30		
ldmdacc	r4!, {r1, r2, r3, r6, sl, lr}		
mrrcmi	13, 5, r4, r5, cr15		
blcc	c5b0f8 <__undef_stack+0xb41858>		
cmnvs	r6, r0, lsr #16		
mcrcc	9, 1, r2, cr13, cr2, {3}		
		; <UNDEFINED> instruction	 0x77656e5f
ldrbvs	r5, [r2, #-3886]!	; 0xfffff0d2	
cdpcs	14, 7, cr6, cr4, cr5, {3}		
ldmdacc	r4!, {r0, r1, r2, r3, r4, r6, r9, ip, sp, lr}		
strbvc	r5, [sp, #-3886]!	; 0xfffff0d2	
subscc	r7, fp, #108, 8	; 0x6c000000	
eorscs	r2, sp, sp, asr r0		
mcrmi	2, 2, r5, cr1, cr15, {2}		
svcpl	0x00383444		
strbpl	r5, [ip], #-1357	; 0xfffffab3	
eorscs	r3, fp, pc, asr r2		
rsbvc	r7, r1, #40, 12	; 0x2800000	
svcpl	0x003e2d29		
cdpcs	5, 7, cr6, cr7, cr14, {3}		
strbvs	r7, [r5, #-607]!	; 0xfffffda1	
svcpl	0x002e746e		
mrccs	4, 1, r3, cr8, cr2, {3}		
strbtvs	r6, [r4], #-351	; 0xfffffea1	
svcpl	0x00203d20		
strbmi	r4, [lr], #-338	; 0xfffffeae	
cmpmi	pc, r4, lsr r8	; <UNPREDICTABLE>	
eorscs	r4, fp, r4, asr #8		
svcpl	0x005f007d		
cmpmi	r8, r7, asr r3		
subscs	r5, r4, r2, asr pc		
cmppl	pc, #0, 30		
cmpmi	pc, #1677721601	; 0x64000001	
stmdbmi	r6, {r0, r1, r2, r3, r6, r9, sl, fp, lr}^		
svcpl	0x00485f47		
stcmi	0, cr2, [r0, #-380]	; 0xfffffe84	
strbpl	r5, [r3, #-3906]	; 0xfffff0be	
cmpmi	sp, r2, asr pc		
svcpl	0x005f2058		
cmnvs	r3, ip, ror #30		
cfldr64vs	mvdx6, [pc, #-432]	; 328c <_HEAP_SIZE+0x128c>	
strbvc	r5, [r3, #-3938]!	; 0xfffff09e	
smcvs	54770	; 0xd5f2	
eoreq	r2, r9, r8, ror r8		
blmi	1154998 <__undef_stack+0x103b0f8>		
strbmi	r4, [lr], #-1375	; 0xfffffaa1	
svcpl	0x00003220		
mcrvs	15, 3, r5, cr9, cr15, {2}		
svcpl	0x00323374		
strbvs	r5, [r4, #-3956]!	; 0xfffff08c	
strbvs	r6, [lr, #-2406]!	; 0xfffff69a	
eorseq	r2, r1, r4, rrx		
stclvs	7, cr6, [r1, #-380]!	; 0xfffffe84	
cmpvc	pc, #1073741851	; 0x4000001b	
strbvs	r6, [lr, -r9, ror #14]!		
svcpl	0x00006d61		
ldrbmi	r4, [r6, #-328]	; 0xfffffeb8	
svcpl	0x0043435f		
stmdbmi	r8, {r0, r3, r6, r9, sl, fp, lr}^		
svcpl	0x00544942		
subpl	r4, pc, ip, asr #30		
svcpl	0x004f545f		
movtmi	r4, #10572	; 0x294c	
subcs	r4, ip, r1, asr #24		
svcmi	0x00440031		
dvfmiem	f4, f1, #5.0		
svcpl	0x00003120		
subpl	r5, r5, #2080374785	; 0x7c000001	
ldmdavc	r0!, {r1, r4, r6, sp}		
eorscc	r3, r4, r0, lsr r0		
ldmdbmi	pc, {r8, r9, sl, fp, ip, lr}^	; <UNPREDICTABLE>	
ldrtcc	r5, [r6], #-1102	; 0xfffffbb2	
subspl	r5, r9, pc, asr r4		
subscs	r5, pc, r5, asr #30		
strbvs	r6, [lr, -ip, ror #30]!		
cdpvs	12, 6, cr6, cr15, cr0, {1}		
cdpvs	0, 6, cr2, cr9, cr7, {3}		
svcpl	0x005f0074		
cmpmi	r2, ip, asr #12		
ldrbmi	r5, [pc], -r3, asr #8		
svcpl	0x00544942		
teqcc	r3, pc, asr r0		
cmpmi	pc, #0, 30		
svcpl	0x00524148		
svcpl	0x00544942		
eorseq	r2, r8, pc, asr r0		
mcrmi	9, 2, r4, cr15, cr15, {2}		
eorcc	r4, r0, #69206016	; 0x4200000	
cmppl	pc, #0, 30		
svcmi	0x00455a49		
cmpmi	r7, #280	; 0x118	
svcpl	0x00524148		
subscs	r5, pc, r4, asr pc	; <UNPREDICTABLE>	
svcpl	0x005f0034		
strbtvs	r7, [r5], #-624	; 0xfffffd90	
svcpl	0x00746369		
cmnvc	ip, #-2147483623	; 0x80000019	
stmdavc	r5!, {r0, r2, r5, r6, fp, sp}^		
svcpl	0x00202970		
ldmdbvs	r5!, {r0, r1, r2, r3, r4, r6, r9, sp, lr}^		
cdpvs	4, 6, cr7, cr9, cr12, {3}		
rsbsvc	r6, r8, pc, asr r5		
ldmdacs	r4!, {r0, r2, r5, r6, r8, r9, sp, lr}^		
rsbsvc	r6, r8, r8, lsr #10		
eorcc	r2, r0, r9, lsr #24		
svcpl	0x005f0029		
cmnvc	r5, #1872	; 0x750	
svcpl	0x00206465		
ldrbtvc	r6, [r4], #-351	; 0xfffffea1	
strbvc	r6, [r2, #-2418]!	; 0xfffff68e	
svcpl	0x005f6574		
svcpl	0x005f2828		
cmnvc	r5, #1872	; 0x750	
svcpl	0x005f6465		
svcpl	0x00002929		
rsbsvc	r7, r2, #415236096	; 0x18c00000	
svcpl	0x00746e65		
cmnvs	r3, ip, ror #30		
svcpl	0x0000656c		
mcrmi	5, 2, r4, cr5, cr2, {2}		
submi	r5, sp, #84, 30	; 0x150	
svcmi	0x00545253		
svcpl	0x00534357		
strbpl	r5, [r1], #-1107	; 0xfffffbad	
ldrbtvc	r2, [r0], #-2117	; 0xfffff7bb	
stmdacs	r0!, {r1, r4, r5, r6, r8, fp, sp}		
rsbsvc	r7, r4, #40	; 0x28	
svcpl	0x003e2d29		
cdpcs	5, 7, cr6, cr7, cr14, {3}		
strbvs	r7, [r5, #-607]!	; 0xfffffda1	
svcpl	0x002e746e		
rsbsvc	r6, r3, #-805306362	; 0xd0000006	
cmnvs	r7, #116, 30	; 0x1d0	
ldrbtvc	r5, [r3], #-3955	; 0xfffff08d	
stmdbcs	r5!, {r0, r5, r6, sl, ip, sp, lr}^		
rsbvc	r5, r6, #0, 30		
stmdbvs	ip!, {r0, r2, r5, r6, r8, sl, sp, lr}^		
svcpl	0x00007473		
subpl	r5, r6, #398458880	; 0x17c00000	
svcpl	0x00544341		
svcpl	0x0058414d		
ldmdapl	r0!, {r0, r1, r2, r3, r4, r6, sp}		
strbmi	r4, [r6], -r6, asr #12		
		; <UNDEFINED> instruction	 0x36312d50
svcpl	0x00005255		
mcrvs	15, 3, r5, cr9, cr15, {2}		
strbvs	r5, [ip, #-3956]!	; 0xfffff08c	
ldrbtcc	r7, [r4], -r1, ror #6		
svcpl	0x00745f34		
stmdbvs	r6!, {r2, r5, r6, r8, sl, sp, lr}^		
rsbcs	r6, r4, lr, ror #10		
svcpl	0x005f0031		
strbpl	r4, [lr], #-2389	; 0xfffff6ab	
cmpmi	r5, pc, asr ip		
eorscc	r5, r3, #1392508928	; 0x53000000	
subspl	r5, r9, pc, asr r4		
subscs	r5, pc, r5, asr #30		
strbvs	r6, [lr, -ip, ror #30]!		
cmnvc	lr, #32, 10	; 0x8000000	
strbvs	r6, [lr, #-1897]!	; 0xfffff897	
cdpvs	0, 6, cr2, cr9, cr4, {3}		
cmpmi	pc, r4, ror r0	; <UNPREDICTABLE>	
cdpvs	9, 6, cr6, cr7, cr12, {3}		
stmdavc	r8!, {r0, r1, r2, r3, r5, r6, r9, sl, sp, lr}		
svcpl	0x005f2029		
strbvs	r6, [r9, -r1, ror #24]!		
stmdacs	r6!, {r1, r2, r3, r5, r6, r8, r9, sl, fp, sp, lr}^		
svcpl	0x00002978		
subpl	r5, r8, #1593835520	; 0x5f000000	
eoreq	r5, r0, pc, asr #14		
strbvc	r6, [ip, #-1887]!	; 0xfffff8a1	
svcpl	0x005f0065		
svcpl	0x00414855		
strbpl	r4, [r9], #-582	; 0xfffffdba	
stmdacc	r0!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}		
ldmdbvs	r3!, {r8, r9, sl, fp, ip, lr}^		
svcpl	0x00006e67		
mcrmi	5, 2, r4, cr5, cr2, {2}		
		; <UNDEFINED> instruction	 0x364c5f54
subsmi	r4, pc, #52, 2		
eorvc	r4, r8, r5, asr r6		
eorcs	r7, r9, r4, ror r2		
ldrbtvc	r2, [r0], #-2088	; 0xfffff7d8	
mcrcc	9, 1, r2, cr13, cr2, {3}		
		; <UNDEFINED> instruction	 0x77656e5f
ldrbvs	r5, [r2, #-3886]!	; 0xfffff0d2	
cdpcs	14, 7, cr6, cr4, cr5, {3}		
ldrtcc	r6, [r6], #-3167	; 0xfffff3a1	
strbvc	r5, [r2, #-3937]!	; 0xfffff09f	
svcpl	0x00002966		
subspl	r4, r8, pc, asr r5		
eorcs	r7, r9, r8, lsr #16		
teqcs	r0, #380	; 0x17c	
teqcs	r0, #2293760	; 0x230000	
subseq	r5, pc, r3, lsr #30		
stmdbpl	r2, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}^		
svcmi	0x005f4554		
subpl	r4, r5, #1375731712	; 0x52000000	
svcpl	0x00205f5f		
ldrbmi	r4, [r2], #-3935	; 0xfffff0a1	
lfmmi	f5, 2, [pc], {69}	; 0x45	
cfldrdmi	mvd5, [r4], {73}	; 0x49	
cdpmi	15, 4, cr5, cr5, cr5, {2}		
cdpmi	9, 4, cr4, cr1, cr4, {2}		
movwvs	r5, #3935	; 0xf5f	
rsbvc	r6, r1, #108, 10	; 0x1b000000	
ldmdacs	r2!, {r0, r2, r5, r6, r9, ip, sp, lr}^		
svcpl	0x00202970		
stclvs	3, cr7, [r3], #-380	; 0xfffffe84	
ldrbvs	r6, [r2, #-357]!	; 0xfffffe9b	
eorvc	r7, r8, r2, ror r2		
cmpmi	pc, r9, lsr #32		
strbmi	r5, [r9], #-846	; 0xfffffcb2	
svcpl	0x004c4345		
eoreq	r5, r0, r8, asr #30		
cmnvc	r3, #24903680	; 0x17c0000	
cfstrdvs	mvd7, [pc, #-456]!	; 3534 <_HEAP_SIZE+0x1534>	
cmpvc	pc, #-2013265919	; 0x88000001	
ldrbvs	r6, [r4, #-372]!	; 0xfffffe8c	
subspl	r5, pc, r0, lsl #30		
stmdapl	r9, {r0, r1, r2, r3, r6, r8, r9, ip, lr}^		
movtpl	r5, #38495	; 0x965f	
strbmi	r4, [ip, #-585]	; 0xfffffdb7	
eorscc	r3, r0, r0, lsr #4		
eorseq	r3, r9, r8, lsr r0		
mcrmi	15, 2, r5, cr9, cr15, {2}		
cmpmi	r6, r4, asr pc		
eorscc	r5, r3, #1392508928	; 0x53000000	
stmdapl	r1, {r0, r1, r2, r3, r4, r6, r8, sl, fp, lr}^		
eorcc	r5, r0, #380	; 0x17c	
ldrtcc	r3, [r7], #-1073	; 0xfffffbcf	
ldrtcc	r3, [r6], #-824	; 0xfffffcc8	
svcpl	0x005f0037		
cmpmi	r2, r5, asr r6		
ldrbmi	r5, [pc], -r3, asr #8		
svcpl	0x00544942		
		; <UNDEFINED> instruction	 0x3631205f
ldrbpl	r5, [pc, #-3840]	; 2850 <_HEAP_SIZE+0x850>	
ldrbmi	r5, [pc], -r4, asr #2		
svcpl	0x00544942		
ldrtcc	r2, [r6], #-95	; 0xffffffa1	
ldrbmi	r5, [pc, -r0, lsl #30]		
cfstr64mi	mvdx5, [r3], {78}	; 0x4e	
svcpl	0x00454b49		
cfstr64mi	mvdx5, [r9], {66}	; 0x42	
svcpl	0x004e4954		
movtmi	r4, #54605	; 0xd54d	
teqcc	r0, r0, asr r9		
mrrcmi	15, 0, r5, pc, cr0	; <UNPREDICTABLE>	
svcpl	0x004c4244		
svcpl	0x0058414d		
ldrbmi	r3, [pc, #-49]	; 3757 <_HEAP_SIZE+0x1757>	
svcpl	0x005f5058		
ldmdacc	r0!, {r5, r8, r9, ip, sp}		
cmppl	pc, #0, 30		
subcs	r4, r6, r5, asr #30		
eorscc	r7, r0, r0, lsr r8		
svcpl	0x00003032		
cfstrdmi	mvd4, [r2], {95}	; 0x5f	
mcrmi	4, 2, r4, cr5, cr15, {2}		
svcpl	0x004d524f		
svcpl	0x004e494d		
stmdacs	r8!, {r0, r1, r2, r3, r4, r6, sp}		
rsbsvs	r6, r5, #100, 30	; 0x190	
strtcc	r6, [r9], #-1388	; 0xfffffa94	
eorscc	r3, r4, lr, lsr #18		
ldrtcc	r3, [r6], #-1334	; 0xfffffaca	
teqcc	r4, r5, lsr r8		
ldrcc	r3, [r6, #-1074]!	; 0xfffffbce	
teqcc	sp, #52, 10	; 0xd000000	
stmdbcs	ip, {r1, r4, r5, sl, ip, sp}^		
stclvs	15, cr5, [r6], #-0		
rsbscc	r6, r3, #25427968	; 0x1840000	
cmpmi	r2, r0, lsl #30		
ldmdacc	r4!, {r1, r2, r3, r6, sl, lr}		
mrrcmi	13, 5, r4, r5, cr15		
eorscs	r5, r1, r4, asr pc		
ldrbtvs	r3, [r8], #-40	; 0xffffffd8	
stmdbcs	r3!, {r0, r2, r5, r6, r8, sl, sp, lr}^		
ldrbmi	r5, [pc], -r0, lsl #30		
cfldrdmi	mvd5, [pc, #-304]	; 36cc <_HEAP_SIZE+0x16cc>	
ldrbmi	r4, [pc, #-3657]	; 29b7 <_HEAP_SIZE+0x9b7>	
svcpl	0x005f5058		
teqcc	sp, r0, lsr #16		
eoreq	r3, r9, r2, lsr r5		
strbmi	r5, [r4, #-3935]	; 0xfffff0a1	
strbpl	r5, [r5], -r3, asr #30		
ldclmi	12, cr4, [pc, #-260]	; 3714 <_HEAP_SIZE+0x1714>	
svcmi	0x00485445		
subscs	r5, pc, r4, asr #30		
ldclmi	0, cr0, [pc, #-200]	; 375c <_HEAP_SIZE+0x175c>	
subcc	r4, lr, #24320	; 0x5f00	
strtcc	r3, [lr], -r0, lsr #32		
ldrtcc	r3, [r1], #-825	; 0xfffffcc7	
eorscc	r3, r8, r7, lsr r1		
ldmdbcc	r9!, {r0, r2, r4, r5, r8, sl, ip, sp}		
eorscc	r3, r3, r4, lsr r5		
		; <UNDEFINED> instruction	 0x37313439
ldrbpl	r5, [pc, #-3840]	; 2944 <_HEAP_SIZE+0x944>	
movtmi	r4, #12627	; 0x3153	
ldmdbmi	pc, {r0, r2, r4, r6, r8, sl, fp, lr}^	; <UNPREDICTABLE>	
svcpl	0x00544942		
eorseq	r2, r8, pc, asr r0		
svcpl	0x00504d54		
subscs	r4, r8, sp, asr #2		
svcpl	0x00003632		
cmnvc	r5, #-268435451	; 0xf0000005	
cmnvs	r9, #116, 4	; 0x40000007	
svcpl	0x00002074		
mcrmi	5, 2, r5, cr9, cr15, {2}		
subspl	r5, r4, #84	; 0x54	
stmdapl	r1, {r0, r1, r2, r3, r4, r6, r8, sl, fp, lr}^		
strtcc	r5, [r0], #-3935	; 0xfffff0a1	
ldmdbcc	r4!, {r1, r4, r5, r8, fp, ip, sp}		
ldmdbcc	r2!, {r1, r2, r4, r5, r8, r9, sl, ip, sp}		
andvc	r5, r0, r5, lsr r5		
cmnvs	r3, r8, ror #18		
eorvc	r7, r0, r4, ror #4		
cmnvs	r3, r8, ror #18		
ldrbvc	r7, [pc], #-612	; 3898 <_HEAP_SIZE+0x1898>	
ldrbmi	r5, [pc], -r0, lsl #30		
ldrbmi	r5, [pc], #-1100	; 38a0 <_HEAP_SIZE+0x18a0>	
svcpl	0x005f4749		
svcpl	0x00003620		
movtmi	r5, #5471	; 0x155f	
svcpl	0x004d5543		
ldmdbmi	r3, {r0, r2, r6, ip, lr}^		
svcpl	0x004e4f4c		
ldmdavc	r0!, {r0, r1, r2, r3, r4, r6, sp}		
teqcc	sp, r1, lsr r0		
subeq	r5, fp, r6, lsr r5		
		; <UNDEFINED> instruction	 0x5756465f
ldrbmi	r4, [r4, #-2386]	; 0xfffff6ae	
svcpl	0x004e495f		
ldrbmi	r5, [r2, #-1107]	; 0xfffffbad	
svcmi	0x00494d41		
svcpl	0x00003120		
cmpmi	r8, r7, asr r3		
svcpl	0x00545f52		
cfstr64mi	mvdx4, [r3], {68}	; 0x44	
strbmi	r5, [r5], #-577	; 0xfffffdbf	
strbmi	r0, [lr], -r0, lsr #32		
strbpl	r4, [r9], #-580	; 0xfffffdbc	
teqvc	r8, #83	; 0x53	
svcvs	0x00657a69		
strtvs	r2, [r8], -r6, rrx		
cmnvs	sp, r4, ror #30		
eorcs	r6, r9, r3, ror fp		
submi	r2, lr, #42	; 0x2a	
eoreq	r5, r9, r2, asr #18		
cmppl	r9, #2080374785	; 0x7c000001	
strbmi	r5, [r5, #-607]	; 0xfffffda1	
ldmdami	pc, {r1, r2, r3, r6, sl, ip, lr}^	; <UNPREDICTABLE>	
svcpl	0x0000205f		
strbpl	r4, [ip], #-1631	; 0xfffff9a1	
cmpmi	r6, pc, asr r5		
strbmi	r5, [sp, #-3916]	; 0xfffff0b4	
strbmi	r4, [pc], #-2132	; 3930 <_HEAP_SIZE+0x1930>	
eorcc	r5, r0, pc, asr pc		
ldrbvs	r6, [r3, -r0, lsl #18]!		
strbtvc	r6, [r1], #-1394	; 0xfffffa8e	
stmdavc	r8!, {r0, r2, r5, r6, r9, ip, sp, lr}		
eorcs	r7, r9, ip, lsr #18		
ldrbvs	r5, [pc, #-3880]	; 2a20 <_HEAP_SIZE+0xa20>	
mcrvs	4, 3, r7, cr5, cr8, {3}		
mcrvs	9, 3, r6, cr15, cr3, {3}		
stmdacs	r0!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}		
ldrbvc	r5, [pc], #-3963	; 3958 <_HEAP_SIZE+0x1958>	
svcvs	0x00657079		
ldmdacs	pc, {r1, r2, r5, r6, r8, r9, sl, fp, ip, lr}^	; <UNPREDICTABLE>	
svcpl	0x00202978		
stccc	8, cr7, [r0, #-380]!	; 0xfffffe84	
ldmdbcs	r8!, {r5, fp, sp}^		
svcpl	0x005f203b		
ldrbvs	r7, [r0, #-2420]!	; 0xfffff68c	
svcpl	0x005f666f		
eorcs	r7, r9, r8, lsr #18		
rsbscs	r5, r9, pc, asr pc		
stmdbvc	r8!, {r0, r2, r3, r4, r5, sp}		
teqcs	r0, r9, lsr #22		
cdpvs	3, 7, cr7, cr5, cr9, {3}		
strbvs	r7, [r4, #-623]!	; 0xfffffd91	
stmdacs	r4!, {r1, r4, r5, r6, r8, sl, sp, lr}^		
ldclcs	15, cr5, [r8], #-380	; 0xfffffe84	
ldmdbcs	r9!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}^		
eorcs	r2, r6, r0, lsr #12		
ldmdavc	pc, {r3, r5, r8, r9, sl, fp, ip, lr}^	; <UNPREDICTABLE>	
svcpl	0x00203e20		
blcc	a61f28 <__undef_stack+0x948688>		
eoreq	r2, r9, sp, ror r9		
mcrmi	2, 2, r5, cr1, cr15, {2}		
svcpl	0x00383444		
strbpl	r5, [ip], #-1357	; 0xfffffab3	
stmdacs	r0!, {r0, r1, r2, r3, r4, r6, r9, ip, sp}		
eorscc	r7, r0, r0, lsr r8		
eoreq	r3, r9, r0, lsr r5		
		; <UNDEFINED> instruction	 0x4658455f
mrcmi	14, 2, r4, cr15, cr5, {2}		
subpl	r5, r8, #1325400064	; 0x4f000000	
cdpvs	7, 2, cr5, cr8, cr15, {2}		
stclcs	13, cr6, [r5], #-388	; 0xfffffe7c	
strbtvc	r7, [pc], #-624	; 39e0 <_HEAP_SIZE+0x19e0>	
cdpvs	9, 2, cr2, cr0, cr15, {3}		
rsbcs	r6, r5, r1, ror #26		
strbtvc	r7, [pc], #-624	; 39ec <_HEAP_SIZE+0x19ec>	
cdpmi	0, 5, cr2, cr15, cr15, {3}		
subpl	r5, r8, #1325400064	; 0x4f000000	
stmdbvs	r0, {r0, r1, r2, r3, r6, r8, r9, sl, ip, lr}		
mcrvs	14, 3, r6, cr1, cr3, {3}		
eorcs	r7, r9, r8, lsr #18		
cmnvs	r0, #40, 12	; 0x2800000	
cmnvc	r3, #108, 2		
ldmdacs	r9!, {r0, r3, r5, r6, r9, sl, sp, lr}^		
stccc	9, cr2, [r0, #-484]!	; 0xfffffe1c	
subpl	r2, r6, sp, lsr r0		
mcrmi	14, 2, r4, cr1, cr15, {2}		
ldrbpl	r0, [pc], #-41	; 3a1c <_HEAP_SIZE+0x1a1c>	
subspl	r5, r4, #95	; 0x5f	
strbmi	r4, [r6], -r4, asr #18		
svcpl	0x005f0020		
svcpl	0x00515155		
strbpl	r4, [r9], #-582	; 0xfffffdba	
stmdacc	r0!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}		
cmnvs	r7, #0, 30		
cfstrdvs	mvd7, [pc, #-456]!	; 3874 <_HEAP_SIZE+0x1874>	
ldrbtvc	r5, [r3], #-3938	; 0xfffff09e	
rsbeq	r7, r5, r1, ror #8		
stmdbpl	r2, {r1, r2, r3, r6, r9, lr}^		
svcpl	0x00003820		
movtmi	r4, #21599	; 0x545f	
cfldrdmi	mvd3, [pc, #-216]	; 397c <_HEAP_SIZE+0x197c>	
ldrbmi	r4, [pc, #-3657]	; 2c0f <_HEAP_SIZE+0xc0f>	
svcpl	0x005f5058		
teqcc	sp, #32, 16	; 0x200000	
eoreq	r3, r9, r8, lsr r2		
cmpmi	r5, pc, asr pc		
ldclmi	3, cr4, [r5, #-268]	; 0xfffffef4	
stmdapl	r1, {r0, r1, r2, r3, r4, r6, r8, sl, fp, lr}^		
eorcc	r5, r0, pc, asr pc		
		; <UNDEFINED> instruction	 0x46464658
strbmi	r4, [r6], -r6, asr #12		
teqcc	sp, r6, asr #32		
subeq	r5, fp, r6, lsr r5		
cfstrdmi	mvd5, [r9, #-380]	; 0xfffffe84	
svcpl	0x00545f45		
cdpvs	12, 6, cr6, cr15, cr0, {1}		
svcpl	0x005f0067		
svcpl	0x00434347		
svcpl	0x00434549		
eorscs	r3, r9, r5, lsr r5		
svcpl	0x005f0032		
ldclvs	13, cr6, [pc, #-464]	; 38d8 <_HEAP_SIZE+0x18d8>	
rsbseq	r6, r9, r4, ror #2		
svcvs	0x006c6c61		
svcpl	0x00006163		
subpl	r4, r6, #24320	; 0x5f00	
svcpl	0x00544341		
svcpl	0x0058414d		
ldmdapl	r0!, {r0, r1, r2, r3, r4, r6, sp}		
		; <UNDEFINED> instruction	 0x46464637
strbmi	r4, [r6], -r6, asr #12		
teqcc	r3, r0, asr sp		
svcpl	0x0000524c		
bpl	1258854 <__undef_stack+0x113efb4>		
svcpl	0x00464f45		
ldrbmi	r5, [r2], #-1104	; 0xfffffbb0	
svcpl	0x00464649		
subscs	r5, pc, r4, asr pc	; <UNPREDICTABLE>	
svcpl	0x005f0034		
movtmi	r5, #17491	; 0x4453	
teqcc	r0, pc, asr pc		
strbvs	r5, [lr, #-3840]!	; 0xfffff100	
svcpl	0x005f0077		
strbtvc	r6, [lr], #-2399	; 0xfffff6a1	
cmnvs	r5, pc, asr ip		
svcpl	0x00387473		
strbvs	r5, [r4, #-3956]!	; 0xfffff08c	
strbvs	r6, [lr, #-2406]!	; 0xfffff69a	
eorseq	r2, r1, r4, rrx		
strbvc	r7, [r2, #-1375]!	; 0xfffffaa1	
svcpl	0x005f0066		
cmpmi	pc, r6, asr #24		
svcmi	0x00575f54		
svcmi	0x005f4452		
subpl	r4, r5, #1375731712	; 0x52000000	
svcpl	0x00205f5f		
ldrbmi	r4, [r2], #-3935	; 0xfffff0a1	
lfmmi	f5, 2, [pc], {69}	; 0x45	
cfldrdmi	mvd5, [r4], {73}	; 0x49	
cdpmi	15, 4, cr5, cr5, cr5, {2}		
cdpmi	9, 4, cr4, cr1, cr4, {2}		
svcpl	0x00005f5f		
mcrmi	5, 2, r5, cr9, cr15, {2}		
ldrbpl	r3, [pc], #-2132	; 3b50 <_HEAP_SIZE+0x1b50>	
svcpl	0x00455059		
mrcvs	0, 3, r2, cr5, cr15, {2}		
mcrvs	9, 3, r6, cr7, cr3, {3}		
teqvs	r0, #1694498816	; 0x65000000	
rsbseq	r6, r2, r8, ror #2		
ldrbtvs	r7, [r4], #-863	; 0xfffffca1	
rsbseq	r7, r2, r5, ror #4		
strbtvc	r7, [r3], #-1887	; 0xfffff8a1	
svcpl	0x00626d6f		
strbtvc	r7, [r1], #-1139	; 0xfffffb8d	
stmdbmi	r6, {r0, r2, r5, r6}^		
cmpmi	lr, ip, asr #10		
cfldr64mi	mvdx4, [pc, #-308]	; 3a50 <_HEAP_SIZE+0x1a50>	
teqcc	r0, r1, asr #16		
eorseq	r3, r4, r0, lsr r2		
cmnvc	r2, #6080	; 0x17c0	
ldrbvs	r6, [r4, #-372]!	; 0xfffffe8c	
svcvs	0x004e5f00		
ldrbvc	r6, [r4, #-1394]!	; 0xfffffa8e	
svcpl	0x00206e72		
cmnvs	r5, pc, asr r4		
sfmmi	f3, 4, [r0, #-400]	; 0xfffffe70	
subcs	r5, r9, pc, asr r0		
ldrtcc	r2, [r1], #-3635	; 0xfffff1cd	
eorscc	r3, r9, #205520896	; 0xc400000	
ldrcc	r3, [r3, #-1334]!	; 0xfffffaca	
ldmdbcc	r7!, {r3, r4, r5, r8, fp, ip, sp}		
ldmdacc	r3!, {r0, r1, r4, r5, r9, ip, sp}		
svcpl	0x00003634		
cfstr64mi	mvdx5, [ip], {95}	; 0x5f	
strbpl	r4, [r3, #-833]	; 0xfffffcbf	
submi	r5, r6, #308	; 0x134	
svcpl	0x005f5449		
eorseq	r3, r2, r0, lsr #6		
mcrvs	2, 3, r7, cr1, cr15, {2}		
strbvs	r5, [lr, #-3940]!	; 0xfffff09c	
svcpl	0x00007478		
movtmi	r4, #21599	; 0x545f	
svcpl	0x00383231		
strbpl	r4, [lr], #-333	; 0xfffffeb3	
smlsldmi	r4, r9, pc, r4	; <UNPREDICTABLE>	
teqcc	r0, #380	; 0x17c	
		; <UNDEFINED> instruction	 0x665f0034
cmnvc	r7, #108, 2		
ldmdbmi	pc, {r8, r9, sl, fp, ip, lr}^	; <UNPREDICTABLE>	
subpl	r5, pc, #77	; 0x4d	
svcpl	0x00002054		
stmdapl	r5, {r0, r6, sl, ip, lr}^		
cmppl	pc, #1224736768	; 0x49000000	
subcs	r5, r5, r9, asr #20		
svcpl	0x00003233		
cmpmi	r3, pc, asr r5		
stmdbmi	r2, {r0, r1, r2, r3, r4, r6, r9, sl, lr}^		
subscs	r5, pc, r4, asr pc	; <UNPREDICTABLE>	
svcpl	0x00003631		
stclvs	6, cr7, [pc], #-380	; 3ab4 <_HEAP_SIZE+0x1ab4>	
cfstrdvs	mvd7, [r9], #-388	; 0xfffffe7c	
svcvs	0x00762065		
ldmdbvs	r4!, {r2, r3, r5, r6, r8, sp, lr}^		
svcpl	0x0000656c		
stmdami	r3, {r0, r2, r3, r6, r8, lr}^		
svcpl	0x00454e49		
subspl	r5, r9, pc, asr r4		
ldmdami	pc, {r0, r2, r6, r8, r9, ip, lr}^	; <UNPREDICTABLE>	
svcpl	0x005f0020		
blvs	18dfa08 <__undef_stack+0x17c6168>		
stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, sp, lr}^		
svcvs	0x006c2874		
eorcs	r6, r9, r3, ror #22		
cmpmi	r3, r8, lsr #30		
		; <UNDEFINED> instruction	 0x565f5453
subcs	r4, r4, pc, asr #18		
svcpl	0x00002930		
strbmi	r4, [r5, #-2399]	; 0xfffff6a1	
stmdbmi	ip, {r0, r2, r6, r8, r9, sl, fp, ip, lr}^		
strbmi	r5, [ip, #-1108]	; 0xfffffbac	
strbmi	r4, [lr], #-1375	; 0xfffffaa1	
subcs	r4, lr, r9, asr #2		
ldrbmi	r5, [pc], -r0, lsl #30		
ldmdami	pc, {r2, r3, r6, sl, ip, lr}^	; <UNPREDICTABLE>	
cmppl	pc, r1, asr #6		
strbpl	r4, [r5], #-2389	; 0xfffff6ab	
mcrmi	14, 2, r4, cr1, cr15, {2}		
teqcc	r0, pc, asr pc		
ldrbmi	r5, [pc, -r0, lsl #30]		
cmpmi	pc, r3, asr #6		
stmdbmi	sp, {r2, r4, r6, r8, r9, sl, fp, lr}^		
stmdami	r3, {r0, r1, r6, r8, r9, sl, fp, ip, lr}^		
lfmmi	f5, 2, [pc], {65}	; 0x41	
svcpl	0x004b434f		
strbmi	r5, [r5, #-582]	; 0xfffffdba	
svcpl	0x00003220		
stmdavc	r5!, {r0, r5, r6, sl, ip, sp, lr}^		
svcpl	0x00007469		
subpl	r4, r6, #24320	; 0x5f00	
svcpl	0x00544341		
ldmdbmi	r3, {r0, r2, r6, ip, lr}^		
svcpl	0x004e4f4c		
ldmdavc	r0!, {r0, r1, r2, r3, r4, r6, sp}		
teqcc	sp, #49	; 0x31	
subseq	r4, r2, r1, lsr ip		
smlsldmi	r4, r5, pc, r2	; <UNPREDICTABLE>	
cmppl	pc, #1168	; 0x490	
cmpmi	pc, #84, 8	; 0x54000000	
svcpl	0x005f0020		
stfvse	f6, [ip], #-436	; 0xfffffe4c	
mrrcvs	3, 6, r6, pc, cr15	; <UNPREDICTABLE>	
rsbcs	r6, r5, r9, ror #22		
strbtvc	r5, [r1], #-3935	; 0xfffff0a1	
rsbvs	r7, r9, #116, 4	; 0x40000007	
svcpl	0x00657475		
svcpl	0x0028285f		
stclvs	13, cr6, [r1], #-380	; 0xfffffe84	
svcpl	0x00636f6c		
eoreq	r2, r9, pc, asr r9		
subpl	r5, r1, #380	; 0x17c	
ldmdbmi	r3, {r0, r2, r3, r6, r8, r9, sl, fp, ip, lr}^		
		; <UNDEFINED> instruction	 0x464f455a
mcrmi	13, 2, r4, cr9, cr15, {2}		
mcrrmi	13, 4, r4, r1, cr9		
strbpl	r4, [lr, #-1375]	; 0xfffffaa1	
eorseq	r2, r1, sp, asr #32		
mcrmi	15, 2, r5, cr9, cr15, {2}		
strbmi	r5, [ip, #-3924]	; 0xfffff0ac	
ldmdacc	r4, {r0, r6, r8, r9, ip, lr}^		
stmdapl	r1, {r0, r1, r2, r3, r4, r6, r8, sl, fp, lr}^		
teqcc	r0, pc, asr pc		
svcpl	0x00003732		
ldfvse	f6, [r2, #-380]!	; 0xfffffe84	
teqcc	r0, pc, asr pc		
svcmi	0x004c5400		
strcc	r5, [r0, #-851]!	; 0xfffffcad	
cmppl	pc, #0, 26		
cmpcc	r4, #268435461	; 0x10000005	
strcc	r3, [lr, -r0, lsr #2]!		
ldrcc	r3, [r0, #-563]!	; 0xfffffdcd	
		; <UNDEFINED> instruction	 0x37303830
ldmdacc	r8!, {r0, r2, r4, r5, r9, sl, ip, sp}		
ldmdbcc	r1!, {r0, r1, r2, r4, r5, r8, r9, sl, ip, sp}		
eorseq	r3, r0, r0, lsr r0		
ldrbpl	r4, [r3], #-1631	; 0xfffff9a1	
subcs	r4, pc, r4, asr #18		
ldrbtvc	r5, [r3], #-3840	; 0xfffff100	
ldrbtvc	r6, [r5], #-3940	; 0xfffff09c	
stmdavc	r8!, {r0, r1, r2, r3, r4, r6, r9, ip, sp, lr}		
stmdacs	r8!, {r0, r3, r5, sp}		
mcrcc	9, 1, r2, cr13, cr8, {3}		
ldrbtvs	r7, [r4], #-863	; 0xfffffca1	
ldmdbcs	r4!, {r0, r1, r2, r3, r5, r6, r8, sl, ip, sp, lr}^		
ldrbvc	r5, [pc], #-3840	; 3da8 <_HEAP_SIZE+0x1da8>	
rsbvc	r6, r5, #6720	; 0x1a40	
ldrbvs	r7, [pc], #-1119	; 3db0 <_HEAP_SIZE+0x1db0>	
cdpvs	6, 6, cr6, cr9, cr5, {3}		
eoreq	r6, r0, r5, ror #8		
mcrmi	15, 2, r5, cr7, cr15, {2}		
stmdbmi	ip, {r0, r2, r4, r6, r8, r9, lr}^		
subsmi	r4, pc, #314572800	; 0x12c00000	
strbpl	r4, [ip], #-2389	; 0xfffff6ab	
cmppl	pc, #1168	; 0x490	
subpl	r4, r1, #84, 8	; 0x54000000	
eorseq	r2, r1, r7, asr #32		
svcvs	0x00635f5f		
rsbseq	r6, r4, r5, ror lr		
ldrbpl	r5, [r3], #-3935	; 0xfffff0a1	
smlsldmi	r4, lr, r2, r9		
eorcs	r7, r9, r8, lsr #16		
stmdami	r0, {r0, r1, r5, fp, ip, sp, lr}		
svcpl	0x00454755		
		; <UNDEFINED> instruction	 0x464c4156
svcpl	0x005f2820		
cfstr64vs	mvdx7, [r9], #-392	; 0xfffffe78	
svcpl	0x006e6974		
strbvs	r7, [r7, #-1384]!	; 0xfffffa98	
stclvs	6, cr7, [r1], #-380	; 0xfffffe84	
stmdbcs	r9!, {r1, r2, r5, r6, fp, sp}		
mrrcmi	13, 0, r4, pc, cr0	; <UNPREDICTABLE>	
svcpl	0x0032474f		
ldclmi	0, cr2, [pc, #-276]	; 3d04 <_HEAP_SIZE+0x1d04>	
subcc	r4, lr, #24320	; 0x5f00	
ldrbmi	r5, [pc], -r0, lsl #30		
stmdbmi	r4, {r1, r6, r8, r9, ip, lr}^		
ldmdbcs	r3!, {r2, r6, fp, sp}^		
rsbsvc	r7, r4, #32, 6	; 0x80000000	
rsbscs	r6, r4, r5, ror r3		
cmnvs	r8, pc, asr pc		
svcpl	0x00006b63		
movtmi	r4, #21599	; 0x545f	
lfmmi	f3, 2, [pc, #-204]	; 3d74 <_HEAP_SIZE+0x1d74>	
svcpl	0x00544e41		
svcpl	0x00474944		
eorseq	r2, r7, pc, asr r0		
svcvs	0x006e7369		
stclvs	13, cr6, [r1], #-456	; 0xfffffe38	
eorcs	r7, r9, r8, lsr #18		
cmnvs	r0, #40, 12	; 0x2800000	
cmnvc	r3, #108, 2		
ldmdacs	r9!, {r0, r3, r5, r6, r9, sl, sp, lr}^		
stccc	9, cr2, [r0, #-484]!	; 0xfffffe1c	
subpl	r2, r6, sp, lsr r0		
subpl	r4, pc, #1520	; 0x5f0	
stmdbcs	ip, {r0, r2, r3, r6, r8, lr}^		
ldclvs	14, cr4, [r5, #-0]		
svcmi	0x00726562		
strbtvc	r4, [r9], #-614	; 0xfffffd9a	
strbvs	r4, [r5, #-3699]!	; 0xfffff18d	
rsbeq	r6, r4, r4, ror #10		
movtmi	r4, #7519	; 0x1d5f	
strbmi	r4, [lr, #-2376]	; 0xfffff6b8	
strbmi	r5, [r4, #-3935]	; 0xfffff0a1	
ldfmie	f4, [r5], {70}	; 0x46	
ldmdbpl	r4, {r2, r4, r6, r8, r9, sl, fp, ip, lr}^		
svcpl	0x00534550		
svcpl	0x00002048		
smlsldmi	r4, r9, pc, r2	; <UNPREDICTABLE>	
ldrbpl	r4, [r3], #-1351	; 0xfffffab9	
stmdbmi	ip, {r0, r1, r2, r3, r4, r6, r8, lr}^		
strbmi	r4, [sp, #-3655]	; 0xfffff1b9	
svcpl	0x005f544e		
svcpl	0x00003820		
svcpl	0x00434347		
ldrbmi	r5, [r2], #-1104	; 0xfffffbb0	
svcpl	0x00464649		
svcpl	0x00002054		
strbpl	r4, [lr, #-1887]	; 0xfffff8a1	
blmi	1256fe0 <__undef_stack+0x113d740>		
strbpl	r5, [r2, #-3909]	; 0xfffff0bb	
ldmdbmi	r4, {r0, r3, r6, sl, fp, lr}^		
strbmi	r5, [lr, #-3918]	; 0xfffff0b2	
cmpmi	pc, r8, asr r4	; <UNPREDICTABLE>	
teqcc	r0, r2, asr r7		
ldrbpl	r5, [pc], #-3840	; 3eec <_HEAP_SIZE+0x1eec>	
submi	r5, r9, #260	; 0x104	
svcpl	0x005f5449		
eorseq	r3, r4, r0, lsr #12		
ldclvs	15, cr5, [r4, #-380]!	; 0xfffffe84	
ldrbtvs	r6, [r3], #-2399	; 0xfffff6a1	
svcpl	0x00007473		
mcrmi	2, 2, r5, cr1, cr15, {2}		
cmpmi	sp, r4, asr #30		
ldmdavc	r0!, {r3, r4, r6, sp}		
		; <UNDEFINED> instruction	 0x66666637
strbtvs	r6, [r6], -r6, ror #12		
ldrbpl	r5, [pc, #-3840]	; 301c <_HEAP_SIZE+0x101c>	
svcpl	0x00544e49		
ldrbpl	r4, [r3], #-326	; 0xfffffeba	
ldclmi	6, cr3, [pc, #-196]	; 3e64 <_HEAP_SIZE+0x1e64>	
svcpl	0x005f5841		
ldmdbcc	r2!, {r5, sl, ip, sp}		
		; <UNDEFINED> instruction	 0x37363934
ldrpl	r3, [r5, #-2354]!	; 0xfffff6ce	
ldrbvc	r5, [pc], #-3840	; 3f3c <_HEAP_SIZE+0x1f3c>	
ldrbtvs	r5, [r7], #-3949	; 0xfffff093	
svcpl	0x00007961		
cfstrdvs	mvd7, [r9, #-380]!	; 0xfffffe84	
svcpl	0x00745f65		
stmdbvs	r6!, {r2, r5, r6, r8, sl, sp, lr}^		
rsbcs	r6, r4, lr, ror #10		
cmpmi	pc, r0, lsl #30		
cmpmi	pc, r2, asr sp	; <UNPREDICTABLE>	
svcpl	0x00484352		
svcpl	0x00415349		
ldclmi	8, cr4, [r5, #-336]	; 0xfffffeb0	
eorseq	r2, r2, r2, asr #32		
ldmdbmi	r5, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}^		
cfldrdmi	mvd5, [pc], {78}	; 0x4e	
ldrbpl	r4, [r3], #-325	; 0xfffffebb	
cfldrdmi	mvd3, [pc, #-216]	; 3ea4 <_HEAP_SIZE+0x1ea4>	
svcpl	0x005f5841		
ldrtcc	r3, [r8], #-288	; 0xfffffee0	
ldrtcc	r3, [r7], #-1588	; 0xfffff9cc	
teqcc	r7, #52	; 0x34	
ldrcc	r3, [r9, #-55]!	; 0xffffffc9	
teqcc	r6, r5, lsr r1		
cfstr64mi	mvdx5, [ip], {53}	; 0x35	
rsbspl	r4, r3, r0, lsl #18		
rsbvc	r7, r5, #29097984	; 0x1bc0000	
ldrbvc	r6, [r4, -pc, asr #12]		
ldrbmi	r0, [pc], -pc, rrx		
blmi	11554f8 <__undef_stack+0x103bc58>		
ldrbpl	r4, [r0], #-3935	; 0xfffff0a1	
bpl	12574d8 <__undef_stack+0x113dc38>		
svcmi	0x00495441		
eorseq	r2, r1, lr, asr #32		
svcvs	0x006c635f		
svcpl	0x00006573		
svcpl	0x006d745f		
stmdbvc	r1!, {r0, r3, r4, r5, r6, sl, sp, lr}^		
strbvc	r5, [r6, #-3840]!	; 0xfffff100	
cmnvs	pc, #28160	; 0x6e00	
stclvs	6, cr6, [r9], #-428	; 0xfffffe54	
rsbvc	r2, r6, r5, ror #16		
stmdacs	r8!, {r0, r3, r5, sp}		
ldmdbcs	r0!, {r3, r5, r9, sl, sp, lr}^		
ldrbvs	r3, [pc], -sp, lsr #28		
cmnvc	r7, #108, 2		
svcpl	0x00202620		
ldrbpl	r5, [r3], #-863	; 0xfffffca1	
svccc	0x00202952		
bcc	81007c <__undef_stack+0x6f67dc>		
mrrcvs	15, 2, r5, pc, cr0	; <UNPREDICTABLE>	
svcpl	0x006b636f		
strbvs	r6, [ip, #-1394]!	; 0xfffffa8e	
svcpl	0x00657361		
strbvc	r6, [r3, #-1394]!	; 0xfffffa8e	
		; <UNDEFINED> instruction	 0x76697372
strtvs	r2, [r8], -r5, ror #16		
mcrcc	9, 1, r2, cr13, cr0, {3}		
cmnvs	pc, #24320	; 0x5f00	
eoreq	r2, r9, fp, ror #18		
svcmi	0x00435f5f		
ldmdbmi	r2, {r4, r6, r8, fp, ip, lr}^		
ldmdacs	r4, {r0, r1, r2, r6, fp, lr}^		
teqvc	r0, #1884160	; 0x1cc000	
cmnvs	r5, #116, 4	; 0x40000007	
svcpl	0x005f2074		
blvs	18dc5e0 <__undef_stack+0x17c2d40>		
ldrbpl	r5, [pc, #-3840]	; 3144 <_HEAP_SIZE+0x1144>	
movtmi	r5, #4678	; 0x1246	
submi	r5, r9, #84, 30	; 0x150	
svcpl	0x005f5449		
svcpl	0x00003020		
ldfmie	f4, [r2, #-380]	; 0xfffffe84	
eorsmi	r3, r2, #2080374785	; 0x7c000001	
cmppl	pc, #1224736768	; 0x49000000	
ldrbmi	r4, [r4, #-340]	; 0xfffffeac	
stmdami	r0, {r5, r8, ip, sp}		
svcpl	0x00454755		
stfmie	f4, [ip], {86}	; 0x56	
svcpl	0x005f2820		
cfstr64vs	mvdx7, [r9], #-392	; 0xfffffe78	
svcpl	0x006e6974		
strbvs	r7, [r7, #-1384]!	; 0xfffffa98	
stclvs	6, cr7, [r1], #-380	; 0xfffffe84	
stmdbcs	r9!, {r2, r3, r5, r6, fp, sp}		
ldmdbmi	pc, {r8, r9, sl, fp, ip, lr}^	; <UNPREDICTABLE>	
svcpl	0x0038544e		
stmdbcs	r3!, {r0, r1, r6, fp, sp}^		
svcpl	0x00006320		
subpl	r4, r6, #24320	; 0x5f00	
svcpl	0x00544341		
strbpl	r4, [r9], #-585	; 0xfffffdb7	
eorcc	r5, r0, pc, asr pc		
cmpvc	pc, #0, 30		
cmnvs	r4, #112, 10	; 0x1c000000	
		; <UNDEFINED> instruction	 0x7761725f
svcpl	0x0028725f		
rsbsvc	r7, r4, #95	; 0x5f	
cmpvs	pc, #44, 30	; 0xb0	
subsvc	r5, pc, ip, lsr #30		
stccs	0, cr2, [r8, #-164]!	; 0xffffff5c	
svcpl	0x005f282d		
mcrcc	9, 1, r2, cr13, cr0, {3}		
stccc	7, cr7, [r0], #-380	; 0xfffffe84	
svccc	0x00203020		
svcpl	0x005f2820		
mcrcc	9, 1, r2, cr13, cr0, {3}		
mcrcc	7, 1, r7, cr0, cr15, {2}		
svcpl	0x0028203d		
stccs	0, cr7, [r9, #-380]!	; 0xfffffe84	
rsbvs	r5, ip, #62, 30	; 0xf8	
bvc	1a60e8c <__undef_stack+0x19475ec>		
eorscs	r2, pc, r5, rrx		
svcpl	0x00282a28		
stccs	0, cr7, [r9, #-380]!	; 0xfffffe84	
rsbscs	r5, r0, lr, lsr pc		
svcpl	0x0028203d		
stmdbcs	r9!, {r0, r1, r2, r3, r4, r6, r8, r9, sp, lr}		
stmdacs	sl!, {r2, r3, r5, sp}		
ldmdbcs	r0!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}^		
subsvc	r3, pc, sp, lsr #28		
eorscs	r2, sp, r0, lsr #2		
strbcs	r5, [lr, -r7, lsr #24]!		
stmdacs	r0!, {r5, r8, r9, sl, fp, ip, sp}		
ldmdbcs	r4!, {r0, r3, r5, r6, r9, sl, fp, sp, lr}^		
svcpl	0x005f282a		
mcrcc	9, 1, r2, cr13, cr0, {3}		
blcs	ae02b0 <__undef_stack+0x9c6a10>		
svcpl	0x00203a20		
rsbsvs	r7, r7, #2080374785	; 0x7c000001	
subsvc	r6, pc, #122683392	; 0x7500000	
subsvc	r5, pc, r8, lsr #30		
eorcs	r7, ip, r4, ror r2		
strbcs	r5, [lr, -r7, lsr #24]!		
svcpl	0x005f202c		
bcc	80e714 <__undef_stack+0x6f4e74>		
cmpvc	pc, #32, 30	; 0x80	
		; <UNDEFINED> instruction	 0x66756277
svcpl	0x0028725f		
rsbsvc	r7, r4, #95	; 0x5f	
stmdbvs	r8!, {r2, r3, r5, sp}		
stmdacs	r9!, {r1, r2, r3, r5, r6, sl, ip, sp, lr}		
stmdbcs	r3!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}^		
svcpl	0x005f202c		
bcc	80e738 <__undef_stack+0x6f4e98>		
stmdacs	sl!, {r5, fp, sp}		
ldmdbcs	r0!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}^		
subsvc	r3, pc, sp, lsr #28		
stmdacs	r0!, {r5, r8, sl, fp, ip, sp}		
stmdbcs	r3!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}^		
stmdbvs	r8!, {r2, r3, r5, sp}		
bcs	a6134c <__undef_stack+0x947aac>		
subsvc	r5, pc, r8, lsr #30		
svcpl	0x003e2d29		
stmdbcs	fp!, {r4, r5, r6, r8, r9, fp, sp}		
ldmdbmi	r3, {r0, r3, r5}^		
eorcc	r4, r0, #20447232	; 0x1380000	
ldrbpl	r5, [r3], #-3840	; 0xfffff100	
strbmi	r4, [r5], -r4, asr #8		
subscs	r4, pc, pc, asr r8	; <UNPREDICTABLE>	
ldrbmi	r5, [pc], #-3840	; 41b8 <_HEAP_SIZE+0x21b8>	
ldclmi	12, cr4, [pc, #-264]	; 40b4 <_HEAP_SIZE+0x20b4>	
ldrbmi	r4, [pc, #-3657]	; 3377 <_HEAP_SIZE+0x1377>	
svcpl	0x005f5058		
teqcc	sp, r0, lsr #16		
ldmdbcs	r1!, {r4, r5, r9, ip, sp}		
cmppl	pc, #0, 30		
svcpl	0x00455a49		
svcpl	0x00002054		
strbtvs	r6, [r5], #-1395	; 0xfffffa8d	
subsvc	r5, pc, r0, lsl #30		
strbtvc	r6, [lr], #-2418	; 0xfffff68e	
stmdbvs	ip!, {r1, r2, r5, r6, ip, sp}^		
strtvs	r6, [r8], -fp, ror #10		
rsbvc	r7, r1, #1828716544	; 0x6d000000	
stmdbvs	r6!, {r0, r1, r2, r5, r6, sl, fp, sp}^		
		; <UNDEFINED> instruction	 0x76747372
rsbvc	r7, r1, #268435462	; 0x10000006	
eoreq	r2, r0, r7, ror #18		
mcrmi	15, 2, r5, cr9, cr15, {2}		
svcpl	0x00323354		
svcpl	0x0058414d		
teqcc	r2, pc, asr r0		
ldmdacc	r4!, {r2, r4, r5, r8, r9, sl, ip, sp}		
		; <UNDEFINED> instruction	 0x37343633
cmpvc	pc, #76	; 0x4c	
rsbeq	r6, fp, r5, ror #10		
svcvs	0x006c5f5f		
ldrbvc	r6, [pc], #-2915	; 4228 <_HEAP_SIZE+0x2228>	
cmpvs	pc, r2, ror r9	; <UNPREDICTABLE>	
ldmdbvs	r5!, {r0, r1, r5, r6, r8, ip, sp, lr}^		
subsvc	r6, pc, #478150656	; 0x1c800000	
rsbsvc	r6, r5, #-1811939327	; 0x94000001	
ldrbvs	r6, [r6, #-2419]!	; 0xfffff68d	
cmnvs	pc, #40, 24	; 0x2800	
stmdacs	r0!, {r0, r1, r3, r5, r6, r8, fp, sp}		
movtpl	r4, #4959	; 0x135f	
svcmi	0x00565f54		
eorcc	r4, r0, r9, asr #8		
svcpl	0x005f0029		
strbtvs	r6, [r1], #-1380	; 0xfffffa9c	
svcpl	0x005f2032		
rsbsvc	r7, r4, #1627389952	; 0x61000000	
ldrbtvc	r6, [r5], #-617	; 0xfffffd97	
ldmdacs	pc, {r0, r2, r5, r6, r8, r9, sl, fp, ip, lr}^	; <UNPREDICTABLE>	
cdpvs	15, 5, cr5, cr15, cr8, {1}		
strbtvc	r7, [r5], #-623	; 0xfffffd91	
svcpl	0x006e7275		
eoreq	r2, r9, pc, asr r9		
strbmi	r5, [r5, #-607]	; 0xfffffda1	
subspl	r5, pc, #1308622848	; 0x4e000000	
svcpl	0x00444e41		
ldrbpl	r4, [r8], #-1358	; 0xfffffab2	
rsbsvc	r7, r4, #40	; 0x28	
stmdacs	r8!, {r0, r3, r5, sp}		
ldmdbcs	r2!, {r4, r5, r6, sl, ip, sp, lr}^		
cdpvs	14, 5, cr3, cr15, cr13, {1}		
svcpl	0x002e7765		
mcrvs	5, 3, r6, cr5, cr2, {3}		
subsvc	r2, pc, #116, 28	; 0x740	
svcpl	0x00646e61		
ldrbtvc	r6, [r8], #-1390	; 0xfffffa92	
cmnvc	r9, #41	; 0x29	
cmnvs	r5, r7, ror #4		
ldrbvs	r6, [r2, #-1396]!	; 0xfffffa8c	
cfstr64vs	mvdx7, [r1], #-452	; 0xfffffe3c	
stmdbvc	ip!, {r3, r5, fp, ip, sp, lr}		
svcpl	0x00282029		
ldrbtvc	r6, [r8], #-1375	; 0xfffffaa1	
ldmdbvs	r3!, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^		
svcpl	0x005f6e6f		
svcpl	0x007b2820		
rsbsvc	r7, r9, pc, asr r4		
svcpl	0x00666f65		
ldmdbcs	r8!, {r0, r1, r2, r3, r4, r6, fp, sp}^		
ldmdavc	pc, {r5, r8, r9, sl, fp, ip, lr}^	; <UNPREDICTABLE>	
stmdacs	r0!, {r5, r8, sl, fp, ip, sp}		
eorscs	r2, fp, r8, ror r9		
ldmdbvc	r4!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}^		
		; <UNDEFINED> instruction	 0x666f6570
stmdbvc	r8!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}		
svcpl	0x005f2029		
eorscs	r2, sp, r9, ror r0		
blcc	a627a4 <__undef_stack+0x948f04>		
cmnvc	r9, #32, 2		
rsbvc	r6, pc, #1872	; 0x750	
ldrbvs	r6, [r2, #-1380]!	; 0xfffffa9c	
svcpl	0x005f2864		
svcpl	0x005f2c78		
		; <UNDEFINED> instruction	 0x26202979
svcpl	0x00282026		
mcrcc	8, 1, r7, cr0, cr15, {2}		
svcpl	0x005f203d		
ldcvc	9, cr2, [fp, #-484]!	; 0xfffffe1c	
strmi	r2, [r0, #-2345]	; 0xfffff6d7	
stmdacs	r0!, {r0, r1, r2, r3, r6, r9, sl, lr}		
eoreq	r3, r9, sp, lsr #2		
mrcmi	15, 2, r5, cr3, cr15, {2}		
eorcc	r4, r0, r2, asr #12		
eorscc	r3, r0, r8, ror r0		
svcpl	0x005f0032		
subseq	r5, r0, r5, asr #16		
cmppl	r8, #380	; 0x17c	
mcrmi	2, 2, r5, cr9, cr4, {2}		
ldmdbcs	r8!, {r0, r1, r2, r6, fp, sp}^		
cmppl	pc, #32, 30	; 0x80	
mcrmi	2, 2, r5, cr9, cr4, {2}		
ldmdbcs	r8!, {r0, r1, r2, r6, fp, sp}^		
mrrcmi	15, 0, r5, pc, cr0	; <UNPREDICTABLE>	
svcpl	0x004c4244		
svcpl	0x00534148		
svcmi	0x004e4544		
svcpl	0x005f4d52		
svcpl	0x00003120		
stmdavs	r3!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, ip, sp, lr}^		
svcpl	0x005f0062		
svcpl	0x00434347		
ldrbmi	r4, [r6, #-328]	; 0xfffffeb8	
mrcmi	3, 2, r5, cr9, cr15, {2}		
svcmi	0x00435f43		
subpl	r5, r1, #77	; 0x4d	
cdpmi	15, 4, cr5, cr1, cr5, {2}		
ldrbpl	r5, [r3, -r4, asr #30]		
ldrbcc	r5, [pc], #-65	; 43a4 <_HEAP_SIZE+0x23a4>	
svcpl	0x00003120		
teqvs	r4, ip, ror #12		
		; <UNDEFINED> instruction	 0x6675625f
subsmi	r5, pc, #0, 30		
cdpmi	7, 4, cr4, cr9, cr5, {2}		
movtmi	r4, #21599	; 0x545f	
eoreq	r5, r0, ip, asr #6		
movtmi	r5, #8031	; 0x1f5f	
svcpl	0x004d5543		
svcpl	0x004e494d		
stccs	0, cr2, [r8, #-380]!	; 0xfffffe84	
eorspl	r5, r1, r0, lsr r8		
cfstr64cs	mvdx3, [fp, #-196]	; 0xffffff3c	
eorspl	r5, r1, r0, lsr r8		
stmdbcs	fp, {r0, r4, r5, r8, sl, ip, sp}^		
ldrbmi	r5, [pc, -r0, lsl #30]		
svcpl	0x0043554e		
ldfmie	f4, [pc], {86}	; 0x56	
svcpl	0x00545349		
subpl	r4, sp, r3, asr #30		
submi	r5, r9, #1090519040	; 0x41000000	
strbpl	r4, [r9], #-3145	; 0xfffff3b7	
eorseq	r2, r1, r9, asr r0		
mcrmi	15, 2, r5, cr9, cr15, {2}		
strbmi	r5, [ip, #-3924]	; 0xfffff0ac	
cmpcc	r4, #67108865	; 0x4000001	
ldmdbpl	r4, {r1, r4, r5, r8, r9, sl, fp, ip, lr}^		
svcpl	0x005f4550		
cdpvs	12, 6, cr6, cr15, cr0, {1}		
cdpvs	0, 6, cr2, cr9, cr7, {3}		
ldclvs	0, cr0, [pc, #-464]	; 4250 <_HEAP_SIZE+0x2250>	
strbvc	r7, [pc, -r2, ror #8]!		
ldrbtvc	r5, [r3], #-3939	; 0xfffff09d	
rsbeq	r7, r5, r1, ror #8		
stclvs	15, cr5, [r3], #-380	; 0xfffffe84	
svcpl	0x006b636f		
strbvs	r5, [r4, #-3956]!	; 0xfffff08c	
strbvs	r6, [lr, #-2406]!	; 0xfffff69a	
svcpl	0x00002064		
cmpmi	r2, pc, asr r6		
ldmdbmi	pc, {r0, r1, r6, sl, ip, lr}^	; <UNPREDICTABLE>	
svcpl	0x00544942		
eorseq	r2, r0, pc, asr r0		
ldclmi	15, cr5, [r4, #-380]	; 0xfffffe84	
mcrrmi	15, 5, r5, r6, cr0		
		; <UNDEFINED> instruction	 0x56455f54
ldclmi	12, cr4, [pc, #-260]	; 435c <_HEAP_SIZE+0x235c>	
svcmi	0x00485445		
svcpl	0x00002044		
ldmdbmi	r3, {r0, r1, r2, r3, r4, r6, fp, ip, lr}^		
movtpl	r5, #38495	; 0x965f	
strbmi	r4, [ip, #-585]	; 0xfffffdb7	
eorscc	r3, r0, r0, lsr #14		
svcmi	0x005f5f00		
subpl	r4, r5, #1375731712	; 0x52000000	
strbpl	r4, [r9], #-3167	; 0xfffff3a1	
svcpl	0x00454c54		
stmdbmi	r4, {r0, r2, r6, r9, sl, fp, lr}^		
svcpl	0x005f4e41		
teqcc	r2, #32, 2		
svcpl	0x005f0034		
cmppl	pc, #201326593	; 0xc000001	
svcmi	0x00505055		
svcpl	0x00535452		
stmdbmi	ip, {r0, r3, r6, r9, sl, fp, lr}^		
teqcc	r0, lr, asr #10		
cmpvs	pc, #0, 30		
cmnvs	r0, pc, ror #26		
mcrvs	15, 3, r5, cr6, cr2, {3}		
ldrbvs	r7, [pc], #-1119	; 44bc <_HEAP_SIZE+0x24bc>	
cdpvs	6, 6, cr6, cr9, cr5, {3}		
eoreq	r6, r0, r5, ror #8		
strbmi	r5, [r4, #-3935]	; 0xfffff0a1	
svcpl	0x00343643		
strbpl	r4, [lr], #-333	; 0xfffffeb3	
smlsldmi	r4, r9, pc, r4	; <UNPREDICTABLE>	
teqcc	r0, pc, asr pc		
svcpl	0x005f0036		
svcpl	0x00544c46		
svcpl	0x004e494d		
ldrbmi	r3, [pc, #-49]	; 44b7 <_HEAP_SIZE+0x24b7>	
svcpl	0x005f5058		
teqcc	sp, #32, 16	; 0x200000	
svcpl	0x00002937		
cmpmi	ip, pc, asr r5		
ldclmi	3, cr4, [r5, #-268]	; 0xfffffef4	
stmdbmi	r2, {r0, r1, r2, r3, r4, r6, r8, fp, lr}^		
subscs	r5, pc, r4, asr pc	; <UNPREDICTABLE>	
svcpl	0x00003233		
subpl	r5, pc, #2080374785	; 0x7c000001	
ldmdavc	r0!, {r2, r6, sp}		
eorscc	r3, r0, r2, lsr r0		
subspl	r5, pc, r0, lsl #30		
stmdbmi	r4, {r2, r4, r6, r9, ip, lr}^		
ldrbpl	r4, [pc], #-1606	; 4520 <_HEAP_SIZE+0x2520>	
svcpl	0x00455059		
mcrvs	0, 3, r2, cr9, cr15, {2}		
cmppl	pc, #116	; 0x74	
svcpl	0x00455a49		
strbmi	r5, [r4, #-3924]	; 0xfffff0ac	
strbmi	r4, [lr, #-2374]	; 0xfffff6ba	
svcpl	0x00002044		
ldfmie	f4, [r2, #-380]	; 0xfffffe84	
cmpmi	r5, pc, asr r6		
ldrbmi	r5, [r2, #-1364]	; 0xfffffaac	
subpl	r4, r4, #24320	; 0x5f00	
teqcc	r0, r5, asr #16		
svcpl	0x005f0035		
ldrbmi	r5, [pc], -r4, asr #2		
svcpl	0x00544942		
teqcc	r6, #95	; 0x5f	
subspl	r5, pc, r0, lsl #30		
stmdbmi	r4, {r2, r4, r6, r9, ip, lr}^		
ldrbpl	r4, [pc], #-1606	; 456c <_HEAP_SIZE+0x256c>	
svcpl	0x005f0020		
svcpl	0x00514855		
strbpl	r4, [r9], #-585	; 0xfffffdb7	
eorcc	r5, r0, pc, asr pc		
ldrbmi	r5, [r2, #-3840]	; 0xfffff100	
svcpl	0x00544e45		
svcmi	0x00544357		
cmppl	pc, #-805306364	; 0xd0000004	
ldrbmi	r4, [r4, #-340]	; 0xfffffeac	
rsbsvc	r7, r4, #40	; 0x28	
stmdacs	r8!, {r0, r3, r5, sp}		
ldmdbcs	r2!, {r4, r5, r6, sl, ip, sp, lr}^		
cdpvs	14, 5, cr3, cr15, cr13, {1}		
svcpl	0x002e7765		
mcrvs	5, 3, r6, cr5, cr2, {3}		
		; <UNDEFINED> instruction	 0x775f2e74
cfstrdvs	mvd7, [pc, #-396]!	; 4424 <_HEAP_SIZE+0x2424>	
ldrbtvc	r5, [r3], #-3938	; 0xfffff09e	
stmdbcs	r5!, {r0, r5, r6, sl, ip, sp, lr}^		
cmnvc	r4, #0, 30		
cmnvs	r8, pc, ror #30		
strbvs	r6, [ip, #-1134]!	; 0xfffffb92	
ldmdbmi	pc, {r8, r9, sl, fp, ip, lr}^	; <UNPREDICTABLE>	
ldrbmi	r5, [pc], -lr, asr #8		
cmpcc	r4, r1, asr #6		
ldmdbpl	r4, {r1, r2, r4, r5, r8, r9, sl, fp, ip, lr}^		
svcpl	0x005f4550		
strbtvc	r6, [lr], #-2336	; 0xfffff6e0	
mrrcmi	15, 0, r5, pc, cr0	; <UNPREDICTABLE>	
svcpl	0x004b434f		
strbpl	r4, [r9], #-3657	; 0xfffff1b7	
cmnvs	ip, r8, lsr #6		
stcvs	3, cr7, [ip], #-460	; 0xfffffe34	
stmdbcs	fp!, {r0, r1, r2, r3, r5, r6, r8, r9, sp, lr}^		
cmnvs	r4, r0, lsr #6		
rsbcs	r6, r3, r4, ror r9		
rsbscs	r6, r4, r9, ror #28		
blvs	18e03b4 <__undef_stack+0x17c6b14>		
eorcc	r3, r0, r0, lsr #26		
svcpl	0x005f003b		
movtmi	r4, #12627	; 0x3153	
ldclmi	13, cr4, [pc, #-340]	; 44c0 <_HEAP_SIZE+0x24c0>	
svcpl	0x005f4e49		
eorcc	r2, sp, r0, lsr #16		
		; <UNDEFINED> instruction	 0x37503158
eorcc	r4, sp, r8, asr #22		
		; <UNDEFINED> instruction	 0x37503158
eoreq	r4, r9, r8, asr #22		
movtpl	r5, #16223	; 0x3f5f	
strbpl	r5, [pc, #-863]	; 42d5 <_HEAP_SIZE+0x22d5>	
subpl	r4, r5, #1207959553	; 0x48000001	
ldmdapl	r8, {r0, r3, r4, r6, r8, r9, sl, lr}^		
		; <UNDEFINED> instruction	 0x5645525f
teqcc	r0, #380	; 0x17c	
svcpl	0x005f0031		
strbpl	r4, [lr], #-2389	; 0xfffff6ab	
cmpmi	r5, pc, asr ip		
		; <UNDEFINED> instruction	 0x36315453
subspl	r5, r9, pc, asr r4		
subscs	r5, pc, r5, asr #30		
rsbvc	r6, pc, #7536640	; 0x730000	
mrcvs	0, 3, r2, cr5, cr4, {3}		
mcrvs	9, 3, r6, cr7, cr3, {3}		
stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}		
svcpl	0x0000746e		
movtmi	r4, #7263	; 0x1c5f	
svcpl	0x004d5543		
svcpl	0x0058414d		
ldmdapl	r0!, {r0, r1, r2, r3, r4, r6, sp}		
		; <UNDEFINED> instruction	 0x46464637
strbmi	r4, [r6], -r6, asr #12		
strbmi	r4, [r6], -r6, asr #12		
strbmi	r4, [r6], -r6, asr #12		
teqcc	r3, r0, asr sp		
svcpl	0x00004b4c		
cmpmi	r8, pc, asr r3		
svcpl	0x00363152		
ldrbmi	r5, [r0, #-2388]	; 0xfffff6ac	
teqvc	r0, #380	; 0x17c	
ldrbtvc	r6, [r2], #-3944	; 0xfffff098	
cmnvc	lr, #32, 10	; 0x8000000	
strbvs	r6, [lr, #-1897]!	; 0xfffff897	
cdpvs	0, 6, cr2, cr9, cr4, {3}		
svcpl	0x005f0074		
mcrvs	9, 3, r6, cr7, cr3, {3}		
teqvc	r0, #1694498816	; 0x65000000	
strbvs	r6, [lr, #-1897]!	; 0xfffff897	
svcpl	0x005f0064		
strbpl	r4, [lr], #-2389	; 0xfffff6ab	
cmpmi	r5, pc, asr ip		
		; <UNDEFINED> instruction	 0x36315453
stmdapl	r1, {r0, r1, r2, r3, r4, r6, r8, sl, fp, lr}^		
qsaxcc	r5, r0, pc	; <UNPREDICTABLE>	
ldrcc	r3, [r3, #-1333]!	; 0xfffffacb	
ldrbmi	r5, [r2, #-3840]	; 0xfffff100	
svcpl	0x00544e45		
strbpl	r5, [r3], #-833	; 0xfffffcbf	
svcpl	0x00454d49		
stmdacs	r6, {r1, r6, r8, sl, ip, lr}^		
ldmdbcs	r2!, {r4, r5, r6, sl, ip, sp, lr}^		
eorvc	r2, r8, r0, lsr #16		
sfmcs	f7, 4, [r9, #-464]!	; 0xfffffe30	
strbvs	r5, [lr, #-3902]!	; 0xfffff0c2	
subsvc	r2, pc, #1904	; 0x770	
strbtvc	r6, [lr], #-1381	; 0xfffffa9b	
cmnvc	r1, #46, 30	; 0xb8	
cfstrdvs	mvd7, [r9, #-396]!	; 0xfffffe74	
strbvc	r5, [r2, #-3941]!	; 0xfffff09b	
svcpl	0x00002966		
mcrmi	6, 2, r4, cr9, cr15, {2}		
svcpl	0x00455449		
ldmdami	r4, {r0, r2, r3, r6, r8, lr}^		
mcrrmi	15, 5, r4, lr, cr15		
subscs	r5, pc, r9, asr pc	; <UNPREDICTABLE>	
svcpl	0x005f0030		
ldrbpl	r4, [r0], #-3923	; 0xfffff0ad	
rsbscc	r3, r8, r0, lsr #32		
eorseq	r3, r0, r4, lsr r0		
strbmi	r5, [r5, #-607]	; 0xfffffda1	
cfldrdmi	mvd5, [pc, #-312]	; 4614 <_HEAP_SIZE+0x2614>	
ldrbcc	r5, [r0, #-3920]	; 0xfffff0b0	
ldrbtvc	r2, [r0], #-2131	; 0xfffff7ad	
stmdacs	r0!, {r1, r4, r5, r6, r8, fp, sp}		
rsbsvc	r7, r4, #40	; 0x28	
svcpl	0x003e2d29		
ldmdbcs	r3!, {r4, r5, r6, r8, sl, ip, sp}^		
subscc	r4, pc, #0, 26		
subspl	r5, r1, #2080374785	; 0x7c000001	
subcs	r5, r9, r4, asr r0		
eorscc	r2, r1, #784	; 0x310	
ldmdbcc	r7!, {r3, r4, r5, r8, r9, ip, sp}		
eorscc	r3, r7, r1, lsr r6		
teqcc	r5, r9, lsr r5		
teqcc	r7, #209715200	; 0xc800000	
svcpl	0x00003039		
cmpmi	r8, r7, asr r3		
svcpl	0x00545f52		
stmdbmi	r6, {r2, r6, r8, sl, lr}^		
subcs	r4, r4, lr, asr #10		
cmnvs	r2, r0, lsl #30		
svcpl	0x00006573		
cmpmi	ip, pc, asr r5		
ldclmi	3, cr4, [r5, #-268]	; 0xfffffef4	
stmdapl	r1, {r0, r1, r2, r3, r4, r6, r8, sl, fp, lr}^		
eorcc	r5, r0, pc, asr pc		
		; <UNDEFINED> instruction	 0x46464658
strbmi	r4, [r6], -r6, asr #12		
strbmi	r4, [r6], -r6, asr #12		
strbmi	r4, [r6], -r6, asr #12		
teqcc	sp, #70	; 0x46	
blmi	1319c90 <__undef_stack+0x12003f0>		
ldmdavs	r4, {r8, r9, sl, fp, ip, lr}^		
strbtvs	r6, [r1], #-1394	; 0xfffffa8e	
cmnvs	pc, #24320	; 0x5f00	
svcpl	0x00206c61		
rsbvc	r7, r8, #1593835520	; 0x5f000000	
rsbeq	r6, r4, r5, ror #2		
strbpl	r4, [r1], #-3423	; 0xfffff2a1	
svcpl	0x00485f48		
svcpl	0x004d0020		
svcpl	0x00495033		
mrccs	0, 1, r2, cr2, cr4, {1}		
teqcc	r6, r3, lsr r5		
ldmdbcc	r4!, {r0, r3, r4, r5, sl, ip, sp}		
eorscc	r3, r9, #48, 2		
ldmdacc	r4!, {r0, r1, r4, r5, sl, ip, sp}		
ldrmi	r3, [r0, #-1843]!	; 0xfffff8cd	
svcpl	0x005f0030		
subpl	r4, r6, #21760	; 0x5500	
svcpl	0x00544341		
svcpl	0x004e494d		
mrccs	0, 1, r2, cr0, cr15, {2}		
subpl	r5, ip, #48, 10	; 0xc000000	
ldrbtvc	r5, [r3], #-3840	; 0xfffff100	
blvs	1be19f0 <__undef_stack+0x1ac8150>		
cmnvc	r1, #24320	; 0x5f00	
svcpl	0x005f0074		
ldmdbmi	pc, {r2, r6, r8, ip, lr}^	; <UNPREDICTABLE>	
svcpl	0x00544942		
eorseq	r2, r0, pc, asr r0		
strbvs	r5, [lr, #-3935]!	; 0xfffff0a1	
ldmdbvs	pc, {r0, r2, r5, r6, sl, sp, lr}^	; <UNPREDICTABLE>	
ldmdbvc	r4!, {r1, r2, r3, r5, r6, sl, ip, sp, lr}^		
rsbseq	r6, r3, r0, ror r5		
mcrmi	15, 2, r5, cr9, cr15, {2}		
svcpl	0x00323354		
ldrbmi	r5, [r0, #-2388]	; 0xfffff6ac	
stcvs	15, cr5, [r0], #-380	; 0xfffffe84	
rsbcs	r6, r7, pc, ror #28		
rsbseq	r6, r4, r9, ror #28		
mcrvs	9, 3, r6, cr7, cr3, {3}		
rsbcs	r6, sp, r7, ror #2		
svcpl	0x005f2a28		
mcrvs	9, 3, r6, cr7, cr3, {3}		
stmdacs	sp!, {r0, r1, r2, r5, r6, r8, sp, lr}^		
svcpl	0x00002929		
ldrbtvc	r6, [r2], #-621	; 0xfffffd93	
svcpl	0x0063776f		
strbtvc	r7, [r1], #-1139	; 0xfffffb8d	
ldrbmi	r0, [pc], #-101	; 488c <_HEAP_SIZE+0x288c>	
cdpmi	6, 5, cr4, cr5, cr5, {2}		
stmdbmi	pc, {r0, r1, r2, r3, r4, r6, r9, sl, ip, lr}^	; <UNPREDICTABLE>	
cmnvs	lr, r4, asr #16		
eorcs	r6, r9, sp, ror #10		
strbvs	r6, [sp, #-366]!	; 0xfffffe92	
svcmi	0x004e5f28		
movtpl	r5, #29249	; 0x7241	
svcpl	0x005f0029		
strbpl	r4, [lr], #-2391	; 0xfffff6a9	
stmdapl	r1, {r0, r1, r2, r3, r4, r6, r8, sl, fp, lr}^		
strtcc	r5, [r0], #-3935	; 0xfffff0a1	
ldmdbcc	r4!, {r1, r4, r5, r8, fp, ip, sp}		
ldmdbcc	r2!, {r1, r2, r4, r5, r8, r9, sl, ip, sp}		
svcpl	0x00005535		
svcpl	0x00445342		
ldrbmi	r4, [sl, #-2387]	; 0xfffff6ad	
subscs	r5, pc, pc, asr r4	; <UNPREDICTABLE>	
ldrbpl	r5, [r3], #-3840	; 0xfffff100	
svcpl	0x004f4944		
eoreq	r5, r0, r8, asr #30		
mcrmi	15, 2, r5, cr9, cr15, {2}		
strbmi	r5, [ip, #-3924]	; 0xfffff0ac	
ldrbcc	r5, [r4], -r1, asr #6		
cmpmi	sp, r4, lsr pc		
subscs	r5, pc, r8, asr pc	; <UNPREDICTABLE>	
teqcc	r2, #-1879048189	; 0x90000003	
eorscc	r3, r2, r3, lsr r7		
ldrcc	r3, [r8, #-1587]!	; 0xfffff9cd	
ldrcc	r3, [r7, #-1844]!	; 0xfffff8cc	
ldcmi	0, cr3, [r7], #-224	; 0xffffff20	
svcpl	0x005f004c		
strbmi	r4, [ip, #-2374]	; 0xfffff6ba	
svcpl	0x005f5f00		
svcpl	0x00746e69		
ldrbtvs	r7, [r2], #-1136	; 0xfffffb90	
svcpl	0x00666669		
rsbcs	r5, r8, r4, ror pc		
cmppl	pc, #0, 30		
svcpl	0x00455a49		
svcpl	0x0058414d		
eorscc	r2, r4, #95	; 0x5f	
		; <UNDEFINED> instruction	 0x36393439
ldrcc	r3, [r9, #-567]!	; 0xfffffdc9	
cmpmi	pc, #85	; 0x55	
blmi	10d8670 <__undef_stack+0xfbedd0>		
ldrbpl	r4, [pc], #-1097	; 4944 <_HEAP_SIZE+0x2944>	
mrcvs	0, 3, r2, cr5, cr15, {2}		
mcrvs	9, 3, r6, cr7, cr3, {3}		
cfstrsvs	mvf6, [r0], #-404	; 0xfffffe6c	
rsbeq	r6, r7, pc, ror #28		
strbmi	r5, [r5, #-607]	; 0xfffffda1	
cmpmi	pc, #1308622848	; 0x4e000000	
blmi	10d5e80 <__undef_stack+0xfbc5e0>		
stmdacs	sp, {r0, r1, r2, r3, r4, r6, sl, ip, lr}^		
ldmdbcs	r2!, {r4, r5, r6, sl, ip, sp, lr}^		
svcpl	0x005f0020		
svcpl	0x00515455		
strbpl	r4, [r9], #-585	; 0xfffffdb7	
eorcc	r5, r0, pc, asr pc		
ldmdavs	pc, {r8, r9, sl, fp, ip, lr}^	; <UNPREDICTABLE>	
subsvs	r7, pc, #-2080374783	; 0x84000001	
strbtvc	r6, [ip], #-2421	; 0xfffff68b	
stmdavc	r8!, {r0, r3, r5, r6, r9, sl, fp, sp, lr}		
eorseq	r2, r0, r9, lsr #32		
mcrmi	15, 2, r5, cr9, cr15, {2}		
cmpmi	r7, #84, 30	; 0x150	
svcpl	0x00524148		
subcs	r5, r8, r4, asr pc		
cmpmi	r3, r0, lsl #30		
		; <UNDEFINED> instruction	 0x565f5453
subcs	r4, r4, pc, asr #18		
stmdbvs	pc!, {r3, r5, r9, sl, ip, sp, lr}^	; <UNPREDICTABLE>	
svcpl	0x00002964		
smlsldmi	r5, r9, pc, r3	; <UNPREDICTABLE>	
svcmi	0x0054415f		
svcpl	0x0043494d		
ldrbmi	r5, [r0, #-2388]	; 0xfffff6ac	
stmdbvs	r0!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}		
svcpl	0x0000746e		
eorseq	r3, r8, r2, ror r4		
cmpmi	r5, pc, asr pc		
ldclmi	3, cr4, [r5, #-268]	; 0xfffffef4	
stmdbmi	r2, {r0, r1, r2, r3, r4, r6, r8, fp, lr}^		
subscs	r5, pc, r4, asr pc	; <UNPREDICTABLE>	
svcpl	0x00003631		
ldfmie	f4, [r3, #-380]	; 0xfffffe84	
strbmi	r4, [sp, #-334]	; 0xfffffeb2	
cmnvs	lr, r8, lsr #6		
eorcs	r6, r9, sp, ror #10		
cmppl	r8, #380	; 0x17c	
mcrmi	2, 2, r5, cr9, cr4, {2}		
svcpl	0x00282047		
ldrbmi	r5, [r3, #-1375]	; 0xfffffaa1	
cmpmi	ip, r2, asr pc		
svcpl	0x004c4542		
		; <UNDEFINED> instruction	 0x46455250
svcpl	0x005f5849		
cdpvs	0, 6, cr2, cr3, cr9, {1}		
rsbeq	r6, r5, r1, ror #26		
movtmi	r4, #14175	; 0x375f	
stmdami	r3, {r0, r1, r2, r3, r4, r6, r8, r9, sl, ip, lr}^		
ldrbpl	r5, [pc], #-577	; 4a24 <_HEAP_SIZE+0x2a24>	
strbvc	r0, [lr, #-32]	; 0xffffffe0	
strbtvc	r4, [r9], #-621	; 0xfffffd93	
svcpl	0x005f0073		
svcpl	0x004d5241		
strbpl	r4, [r1], #-1350	; 0xfffffaba	
svcpl	0x00455255		
subscs	r5, r0, r4, asr #6		
svcpl	0x005f0031		
cmppl	pc, #201326593	; 0xc000001	
cmpmi	r2, #331350016	; 0x13c00000	
ldrbmi	r5, [r9, -r5, asr #4]		
ldclmi	8, cr5, [pc, #-352]	; 48f4 <_HEAP_SIZE+0x28f4>	
svcpl	0x005f4e49		
eorseq	r3, r1, r0, lsr #2		
subpl	r5, r1, #380	; 0x17c	
svcpl	0x004c454d		
eorseq	r2, r1, pc, asr r0		
svcmi	0x004c5f4d		
subcs	r3, r5, r7, asr #4		
ldrtcc	r2, [r4], #-3633	; 0xfffff1cf	
ldrcc	r3, [r9, #-1586]!	; 0xfffff9ce	
ldmdacc	r0!, {r4, r5, sl, ip, sp}		
		; <UNDEFINED> instruction	 0x36393838
		; <UNDEFINED> instruction	 0x37303433
svcpl	0x005f0034		
movtmi	r4, #7244	; 0x1c4c	
svcpl	0x004d5543		
strbpl	r4, [r9], #-582	; 0xfffffdba	
teqcc	r0, #380	; 0x17c	
ldrbvs	r0, [pc], #-49	; 4a9c <_HEAP_SIZE+0x2a9c>	
rsbeq	r7, r1, r1, ror #8		
ldmdbmi	r5, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}^		
cmpmi	sp, lr, asr #8		
cmpmi	sp, r8, asr pc		
subscs	r5, pc, r8, asr pc	; <UNPREDICTABLE>	
ldrtcc	r3, [r4], #-2097	; 0xfffff7cf	
ldrtcc	r3, [r4], #-1846	; 0xfffff8ca	
		; <UNDEFINED> instruction	 0x37333730
ldrcc	r3, [r5, #-2352]!	; 0xfffff6d0	
ldrcc	r3, [r1, #-1585]!	; 0xfffff9cf	
subeq	r4, ip, r5, asr ip		
ldmdbmi	r5, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}^		
cmpmi	sp, lr, asr #8		
ldmdbpl	r4, {r3, r4, r6, r8, r9, sl, fp, ip, lr}^		
svcpl	0x005f4550		
cdpvs	12, 6, cr6, cr15, cr0, {1}		
svcvs	0x006c2067		
strvc	r6, [r0, #-1902]!	; 0xfffff892	
strbvs	r7, [r9, -lr, ror #6]!		
rsbcs	r6, r4, lr, ror #10		
rsbseq	r6, r4, r9, ror #28		
cmpmi	pc, pc, asr lr	; <UNPREDICTABLE>	
subscs	r4, r3, r2, asr r7		
strbtvs	r6, [r9], #-3958	; 0xfffff08a	
cmpmi	pc, r0, lsl #30		
mrcmi	13, 2, r4, cr15, cr2, {2}		
svcpl	0x004e4f45		
eorseq	r2, r1, pc, asr r0		
cmppl	r5, #380	; 0x17c	
submi	r5, r9, #324	; 0x144	
svcpl	0x005f5449		
svcpl	0x00003020		
mcrmi	5, 2, r4, cr5, cr2, {2}		
submi	r5, sp, #84, 30	; 0x150	
mcrmi	12, 2, r4, cr5, cr2, {2}		
cmpmi	r4, pc, asr r3		
eorvc	r4, r8, r4, asr r5		
eorcs	r7, r9, r4, ror r2		
ldrbtvc	r2, [r0], #-2088	; 0xfffff7d8	
mcrcc	9, 1, r2, cr13, cr2, {3}		
		; <UNDEFINED> instruction	 0x77656e5f
ldrbvs	r5, [r2, #-3886]!	; 0xfffff0d2	
cdpcs	14, 7, cr6, cr4, cr5, {3}		
rsbvc	r6, r2, #6080	; 0x17c0	
svcpl	0x006e656c		
strbtvc	r7, [r1], #-1139	; 0xfffffb8d	
svcpl	0x00002965		
strbpl	r4, [lr, #-1887]	; 0xfffff8a1	
stmdbmi	sp, {r0, r1, r6, r8, r9, sl, fp, ip, lr}^		
svcpl	0x00524f4e		
eorseq	r2, r9, pc, asr r0		
mcrmi	15, 2, r5, cr9, cr15, {2}		
stmdapl	r1, {r2, r4, r6, r8, sl, fp, lr}^		
subspl	r5, r9, pc, asr r4		
subscs	r5, pc, r5, asr #30		
strbvs	r6, [lr, -ip, ror #30]!		
cdpvs	12, 6, cr6, cr15, cr0, {1}		
cdpvs	0, 6, cr2, cr9, cr7, {3}		
svcpl	0x005f0074		
svcpl	0x00434347		
cfstrdmi	mvd5, [pc, #-260]	; 4a8c <_HEAP_SIZE+0x2a8c>	
ldmdbmi	pc, {r0, r3, r6, r8, r9, lr}^	; <UNPREDICTABLE>	
cfldrdmi	mvd5, [pc], {78}	; 0x4e	
svcpl	0x004b434f		
strbmi	r5, [r5, #-582]	; 0xfffffdba	
svcpl	0x00003220		
strbmi	r4, [lr], #-338	; 0xfffffeae	
cmppl	pc, #52, 16	; 0x340000	
svcpl	0x00444545		
eorcc	r2, r8, r0, lsr r0		
eorscc	r3, r3, r8, ror r3		
svcpl	0x00002965		
subpl	r5, r6, #2080374785	; 0x7c000001	
svcpl	0x00544341		
svcpl	0x004e494d		
stccs	0, cr2, [r8, #-380]!	; 0xfffffe84	
ldmdami	r5!, {r4, r5, r9, sl, fp, sp}		
mrccs	13, 1, r2, cr0, cr2, {2}		
ldmdbcs	r2, {r0, r2, r4, r5, fp, lr}^		
mrrcmi	15, 0, r5, pc, cr0	; <UNPREDICTABLE>	
rsbcs	r6, r7, pc, ror #28		
strbvs	r6, [lr, -ip, ror #30]!		
ldmdbmi	r3, {r8, r9, sl, fp, ip, lr}^		
svcpl	0x0054455a		
cmppl	pc, #32		
stmdbmi	ip, {r2, r4, r6, sl, lr}^		
svcpl	0x00485f42		
svcpl	0x005f0020		
svcpl	0x004c4244		
svcpl	0x00534148		
strbmi	r5, [r9, #-1361]	; 0xfffffaaf	
cmpmi	lr, r4, asr pc		
subscs	r5, pc, lr, asr #30		
svcpl	0x005f0031		
		; <UNDEFINED> instruction	 0x76727470
ldrbvs	r6, [r5, #-3169]!	; 0xfffff39f	
cdpmi	0, 5, cr0, cr15, cr0, {1}		
mcrrmi	9, 4, r4, lr, cr15		
svcpl	0x00454e49		
strbpl	r5, [r1], #-1107	; 0xfffffbad	
svcpl	0x00204349		
cdpmi	15, 4, cr4, cr9, cr14, {2}		
strbmi	r4, [lr, #-2380]	; 0xfffff6b4	
cmnvs	r4, r0, lsr #6		
rsbeq	r6, r3, r4, ror r9		
mcrrmi	15, 5, r5, ip, cr15		
movtmi	r5, #4678	; 0x1246	
cmpmi	sp, r4, asr pc		
subscs	r5, pc, r8, asr pc	; <UNPREDICTABLE>	
		; <UNDEFINED> instruction	 0x46375830
strbmi	r4, [r6], -r6, asr #12		
strbmi	r4, [r6], -r6, asr #12		
strbmi	r4, [r6], -r6, asr #12		
ldclcs	6, cr4, [r0, #-280]	; 0xfffffee8	
mcrrmi	3, 3, r3, ip, cr6		
svcpl	0x005f0052		
cmpcc	r3, r4, asr #10		
ldclmi	8, cr3, [pc, #-200]	; 4bac <_HEAP_SIZE+0x2bac>	
ldrbmi	r5, [pc, #-2113]	; 4437 <_HEAP_SIZE+0x2437>	
svcpl	0x005f5058		
ldrtcc	r3, [r1], #-1568	; 0xfffff9e0	
subspl	r0, pc, #53	; 0x35	
strbpl	r4, [lr], #-1349	; 0xfffffabb	
strbmi	r4, [r8, #-863]	; 0xfffffca1	
ldrbmi	r4, [pc, #-2883]	; 414d <_HEAP_SIZE+0x214d>	
ldrbmi	r4, [r2, -sp, asr #10]		
stmdbpl	r3, {r0, r2, r6, r9, sl, fp, lr}^		
rsbsvc	r7, r4, #40	; 0x28	
svcpl	0x00002029		
subspl	r5, r4, #95	; 0x5f	
strbmi	r4, [r6], -r4, asr #18		
stmdapl	r1, {r0, r1, r2, r3, r4, r6, r8, sl, fp, lr}^		
eorcc	r5, r0, #380	; 0x17c	
ldrtcc	r3, [r7], #-1073	; 0xfffffbcf	
ldrtcc	r3, [r6], #-824	; 0xfffffcc8	
ldrbtvc	r0, [r3], #-55	; 0xffffffc9	
ldrbtvc	r6, [r5], #-3940	; 0xfffff09c	
subspl	r2, pc, #32, 16	; 0x200000	
strbpl	r4, [lr], #-1349	; 0xfffffabb	
cmpvc	pc, #720	; 0x2d0	
strbvc	r6, [pc, #-1140]!	; 485c <_HEAP_SIZE+0x285c>	
svcpl	0x00002974		
movtmi	r5, #4959	; 0x135f	
svcpl	0x004d5543		
svcpl	0x0058414d		
ldmdapl	r0!, {r0, r1, r2, r3, r4, r6, sp}		
		; <UNDEFINED> instruction	 0x46464637
ldmdami	r7!, {r4, r6, r8, sl, fp, sp}		
ldrbmi	r0, [pc, -fp, asr #32]		
cmpmi	r2, ip, asr #30		
ldrbmi	r5, [r2, #-3916]	; 0xfffff0b4	
subscs	r4, r4, r5, asr #28		
svcvs	0x006c675f		
svcpl	0x006c6162		
ldrbvc	r6, [r0, #-3433]!	; 0xfffff297	
subsvc	r6, pc, r2, ror r5	; <UNPREDICTABLE>	
svcpl	0x00007274		
mcrmi	5, 2, r5, cr9, cr15, {2}		
subspl	r5, r4, #84	; 0x54	
subspl	r5, r9, pc, asr r4		
subscs	r5, pc, r5, asr #30		
ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^		
strbtvs	r6, [r5], #-3687	; 0xfffff199	
strbtvc	r6, [lr], #-2336	; 0xfffff6e0	
subspl	r5, pc, #0, 30		
movtpl	r4, #38725	; 0x9745	
svcpl	0x00524554		
		; <UNDEFINED> instruction	 0x46455250
svcpl	0x005f5849		
svcpl	0x005f0020		
cmpcc	r3, r4, asr #10		
cmppl	pc, #3276800	; 0x320000	
svcmi	0x004e4255		
mcrrmi	13, 5, r4, r1, cr2		
mcrmi	13, 2, r4, cr9, cr15, {2}		
eorcc	r5, r0, pc, asr pc		
eorscc	r3, r0, lr, lsr #32		
eorscc	r3, r0, r0, lsr r0		
eorscc	r3, r0, r0, lsr r0		
eorscc	r3, r0, r0, lsr r0		
eorscc	r3, r0, r0, lsr r0		
eorscc	r3, r0, r0, lsr r0		
eorscc	r3, r0, r0, lsr r0		
eorscc	r3, r0, r0, lsr r0		
stfcse	f3, [r5, #-192]	; 0xffffff40	
teqcc	r4, #-2147483635	; 0x8000000d	
svcpl	0x00004c44		
cfstrdmi	mvd4, [r2], {95}	; 0x5f	
smlsldmi	r4, r9, pc, r4	; <UNPREDICTABLE>	
teqcc	r0, pc, asr pc		
svcpl	0x005f0035		
subpl	r4, r6, #21760	; 0x5500	
svcpl	0x00544341		
ldmdbmi	r3, {r0, r2, r6, ip, lr}^		
svcpl	0x004e4f4c		
ldmdavc	r0!, {r0, r1, r2, r3, r4, r6, sp}		
teqcc	sp, #49	; 0x31	
subpl	r5, ip, #209715200	; 0xc800000	
subspl	r5, pc, #0, 30		
strbmi	r5, [r9], #-835	; 0xfffffcbd	
eorcs	r7, r9, r8, lsr #6		
ldrbvc	r7, [r2, #-1139]!	; 0xfffffb8d	
svcpl	0x00207463		
cmnvs	r1, #6225920	; 0x5f0000	
cdpmi	0, 5, cr0, cr15, cr11, {3}		
stmdbmi	ip, {r0, r2, r6, r8, r9, sl, ip, lr}^		
ldrbpl	r5, [r3], #-3906	; 0xfffff0be	
svcpl	0x004f4944		
svcpl	0x00002048		
bpl	1259b60 <__undef_stack+0x11402c0>		
svcpl	0x00464f45		
ldrbmi	r4, [sl, #-2387]	; 0xfffff6ad	
svcpl	0x005f545f		
svcpl	0x00003420		
strbpl	r4, [lr, #-1887]	; 0xfffff8a1	
blmi	1257f08 <__undef_stack+0x113e668>		
svcpl	0x005f5f45		
movtpl	r4, #26191	; 0x664f	
strbmi	r5, [pc], -r5, asr #8		
svcpl	0x00003120		
movtmi	r4, #21599	; 0x545f	
svcpl	0x00383231		
svcpl	0x004e494d		
ldrmi	r2, [r1, #-95]!	; 0xffffffa1	
ldrtcc	r3, [r1], #-1581	; 0xfffff9d3	
subeq	r4, ip, r3, lsr r4		
mcrmi	15, 2, r5, cr9, cr15, {2}		
svcpl	0x00343654		
stmdbcs	r3!, {r0, r1, r6, fp, sp}^		
teqcs	r0, #32, 6	; 0x80000000	
mcrrmi	0, 2, r2, ip, cr3		
ldmdbmi	pc, {r8, r9, sl, fp, ip, lr}^	; <UNPREDICTABLE>	
cfldrdmi	mvd5, [pc], {78}	; 0x4e	
ldrbpl	r4, [r3], #-325	; 0xfffffebb	
lfmmi	f3, 2, [pc, #-204]	; 4d7c <_HEAP_SIZE+0x2d7c>	
svcpl	0x005f5841		
ldrtcc	r3, [r1], #-544	; 0xfffffde0	
teqcc	r8, #922746880	; 0x37000000	
cfldrsmi	mvf3, [r7], #-216	; 0xffffff28	
ldrbmi	r5, [pc, -r0, lsl #30]		
cfstr64mi	mvdx5, [r3], {78}	; 0x4e	
svcpl	0x00454b49		
subpl	r5, pc, #1124073472	; 0x43000000	
movtmi	r5, #21343	; 0x535f	
mcrmi	9, 2, r4, cr15, cr4, {2}		
mcrmi	8, 2, r4, cr1, cr15, {2}		
cdpmi	12, 4, cr4, cr9, cr4, {2}		
eorseq	r2, r1, r7, asr #32		
ldrbtvc	r7, [r2], #-1139	; 0xfffffb8d	
rsbcs	r6, r6, pc, ror #8		
ldrbtvc	r7, [r2], #-1139	; 0xfffffb8d	
svcpl	0x0000666f		
ldrbmi	r4, [r6, #-328]	; 0xfffffeb8	
ldrbmi	r5, [r4], #-863	; 0xfffffca1	
strmi	r2, [r0], -r3, asr #32		
ldrbmi	r5, [sl, #-3908]	; 0xfffff0bc	
eorvc	r4, r8, r2, asr pc		
svcpl	0x00282029		
ldrbtvc	r6, [r8], #-1375	; 0xfffffaa1	
ldmdbvs	r3!, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^		
svcpl	0x005f6e6f		
svcvs	0x00762820		
stmdacs	r9!, {r0, r3, r5, r6, sl, sp, lr}		
ldmdbvs	r3!, {r0, r1, r3, r4, r5, r6, sp}^		
ldrbvc	r6, [pc], #-1402	; 4ec0 <_HEAP_SIZE+0x2ec0>	
ldmdbvs	pc, {r5, r8, r9, sl, fp, ip, lr}^	; <UNPREDICTABLE>	
stmdavs	r3!, {r0, r1, r3, r4, r5, sp}^		
bcs	821850 <__undef_stack+0x707fb0>		
ldclvs	15, cr5, [r4, #-380]!	; 0xfffffe84	
eorscs	r2, sp, r0, ror r0		
cmnvs	r8, r8, lsr #6		
stmdbcs	sl!, {r1, r4, r5, r6, sp}		
		; <UNDEFINED> instruction	 0x66203b70
stmdacs	r0!, {r0, r1, r2, r3, r5, r6, r9, ip, sp, lr}		
rsbcs	r5, r9, pc, asr pc		
blcc	c0cfe0 <__undef_stack+0xaf3740>		
ldmdbvs	pc, {r5, r8, r9, sl, fp, ip, lr}^	; <UNPREDICTABLE>	
teqvc	r0, #32, 24	; 0x2000	
svcvs	0x00657a69		
bcs	a0d094 <__undef_stack+0x8f37f4>		
stmdbcs	r9!, {r3, r5, ip, sp, lr}		
blcs	accff0 <__undef_stack+0x9b3750>		
stmdbcs	r9!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}^		
svcpl	0x005f2a20		
blcs	1c204e0 <__undef_stack+0x1b06c40>		
eorscs	r2, sp, fp, lsr #32		
vstmdbvc	r0!, {d3-d26}		
svcpl	0x00002929		
svcpl	0x0042494c		
cmppl	r2, #360710144	; 0x15800000	
svcpl	0x004e4f49		
ldrbmi	r5, [r0, #-2388]	; 0xfffff6ac	
strbvc	r6, [lr, #-1312]!	; 0xfffffae0	
svcpl	0x005f206d		
stmdbvs	ip!, {r1, r2, r5, r6, sl, sp, lr}^		
ldrbvc	r6, [pc], -r2, ror #26		
ldmdbvs	r3!, {r0, r2, r5, r6, r9, ip, sp, lr}^		
svcpl	0x00006e6f		
mcrvs	7, 3, r6, cr5, cr15, {2}		
cmnvs	r9, #1342177286	; 0x50000006	
rsbsvc	r6, r8, r8, lsr #10		
ldclcs	12, cr2, [r4], #-456	; 0xfffffe38	
cfldr64cs	mvdx6, [r3], #-484	; 0xfffffe1c	
eorcs	r6, r9, lr, ror #30		
strbvc	r5, [r2, #-3935]!	; 0xfffff0a1	
ldmdbvs	r4!, {r0, r3, r5, r6, sl, fp, sp, lr}^		
stmdavs	r3!, {r1, r2, r3, r5, r6, r8, r9, sl, fp, ip, lr}^		
ldrbvs	r6, [r3, #-3951]!	; 0xfffff091	
rsbsvc	r6, r8, pc, asr r5		
svcpl	0x00202872		
ldmdbvs	r5!, {r0, r1, r2, r3, r4, r6, r9, sp, lr}^		
cdpvs	4, 6, cr7, cr9, cr12, {3}		
rsbsvc	r7, r9, pc, asr r4		
cmpvs	pc, #-1811939327	; 0x94000001	
cmnvs	r0, pc, ror #26		
stclvs	9, cr6, [r2], #-464	; 0xfffffe30	
ldmdacs	r0!, {r0, r2, r5, r6, r8, r9, sl, fp, ip, lr}^		
ldmdbvc	r4!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}^		
		; <UNDEFINED> instruction	 0x666f6570
rsbsvc	r6, r8, r8, lsr #10		
eorcs	r2, ip, r2, ror r9		
eorcs	r2, ip, r4, ror r9		
cfldr64cs	mvdx6, [r3], #-484	; 0xfffffe1c	
stmdbcs	pc!, {r5, r9, sl, fp, sp, lr}^	; <UNPREDICTABLE>	
mrrcmi	15, 0, r5, pc, cr0	; <UNPREDICTABLE>	
svcpl	0x004c4244		
svcpl	0x004e494d		
mrccs	0, 1, r2, cr2, cr15, {2}		
eorscc	r3, r5, r2, lsr r2		
ldrcc	r3, [r8, #-823]!	; 0xfffffcc9	
		; <UNDEFINED> instruction	 0x37303538
ldrtcc	r3, [r1], #-50	; 0xffffffce	
eorscc	r2, r3, r5, ror #26		
svcpl	0x00004c38		
movtmi	r4, #12639	; 0x315f	
ldmdbmi	pc, {r0, r2, r4, r6, r8, sl, fp, lr}^	; <UNPREDICTABLE>	
svcpl	0x00544942		
		; <UNDEFINED> instruction	 0x3631205f
svcpl	0x00646600		
rsbscs	r6, r4, r3, ror r5		
rsbsvc	r7, r9, pc, asr r4		
ldrbvs	r7, [pc], -r5, ror #6		
ldrbvs	r5, [r3, #-3940]!	; 0xfffff09c	
svcpl	0x005f0074		
strbpl	r4, [lr], #-2389	; 0xfffff6ab	
ldclmi	6, cr3, [pc, #-196]	; 4f40 <_HEAP_SIZE+0x2f40>	
svcpl	0x005f5841		
ldrcc	r3, [r5, #-1568]!	; 0xfffff9e0	
svcpl	0x00003533		
strbvs	r6, [ip, #-621]!	; 0xfffffd93	
ldrbtvc	r5, [r3], #-3950	; 0xfffff092	
rsbeq	r7, r5, r1, ror #8		
strbmi	r5, [r5, #-607]	; 0xfffffda1	
ldrbpl	r5, [pc], #-1102	; 5024 <_HEAP_SIZE+0x3024>	
ldrbtvc	r2, [r0], #-2125	; 0xfffff7b3	
stmdacs	r0!, {r1, r4, r5, r6, r8, fp, sp}		
ldrbtvc	r2, [r0], #-2086	; 0xfffff7da	
mcrcc	9, 1, r2, cr13, cr2, {3}		
		; <UNDEFINED> instruction	 0x77656e5f
ldrbvs	r5, [r2, #-3886]!	; 0xfffff0d2	
cdpcs	14, 7, cr6, cr4, cr5, {3}		
cmnvs	pc, #24320	; 0x5f00	
ldmdbvs	r4!, {r0, r5, r6, sl, fp, sp, lr}^		
subsvs	r6, pc, #457179136	; 0x1b400000	
eoreq	r6, r9, r5, ror r6		
cmppl	r9, #2080374785	; 0x7c000001	
bpl	1259dd4 <__undef_stack+0x1140534>		
svcpl	0x00545f45		
svcpl	0x00002048		
mcrmi	5, 2, r5, cr9, cr15, {2}		
svcpl	0x00363154		
stmdbcs	r3!, {r0, r1, r6, fp, sp}^		
strmi	r6, [r0], -r0, lsr #6		
ldrbmi	r5, [pc, #-1100]	; 4c28 <_HEAP_SIZE+0x2c28>	
svcpl	0x004c4156		
ldmdami	r4, {r0, r2, r3, r6, r8, sl, lr}^		
svcpl	0x0000444f		
mcrmi	5, 2, r4, cr5, cr2, {2}		
mcrmi	15, 2, r5, cr9, cr4, {2}		
cmpmi	pc, r9, asr #8		
ldmdbmi	r8, {r2, r4, r6, r8, sl, lr}^		
mrcmi	0, 2, r2, cr15, cr4, {2}		
mcrrcs	12, 5, r4, ip, cr5		
strbpl	r5, [r1], #-3872	; 0xfffff0e0	
strbpl	r5, [r9], #-2117	; 0xfffff7bb	
stmdbmi	lr, {r0, r1, r2, r3, r4, r6, r8, fp, lr}^		
svcpl	0x00002c54		
svcpl	0x0043435f		
subspl	r5, r0, r3, asr r5		
cmppl	r4, #-268435452	; 0xf0000004	
ldmdbmi	pc, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}^	; <UNPREDICTABLE>	
cdpmi	12, 4, cr4, cr9, cr14, {2}		
subscs	r5, pc, r5, asr #30		
svcpl	0x005f0031		
svcpl	0x00414455		
strbpl	r4, [r9], #-585	; 0xfffffdb7	
teqcc	r0, #380	; 0x17c	
svcpl	0x005f0032		
mcrvs	2, 3, r7, cr9, cr0, {3}		
stmdbvs	ip!, {r2, r4, r5, r6, r9, sl, sp, lr}^		
strtvs	r6, [r8], -fp, ror #10		
rsbvc	r7, r1, #1828716544	; 0x6d000000	
stmdbvs	r6!, {r0, r1, r2, r5, r6, sl, fp, sp}^		
		; <UNDEFINED> instruction	 0x76747372
rsbvc	r7, r1, #268435462	; 0x10000006	
svcpl	0x00202967		
ldrbtvc	r6, [r4], #-351	; 0xfffffea1	
strbvc	r6, [r2, #-2418]!	; 0xfffff68e	
svcpl	0x005f6574		
svcpl	0x005f2828		
ldclvs	15, cr6, [r2, #-408]!	; 0xfffffe68	
svcpl	0x005f7461		
svcpl	0x005f2820		
mcrvs	2, 3, r7, cr9, cr0, {3}		
svcpl	0x005f6674		
stclvs	0, cr2, [r6, #-176]!	; 0xffffff50	
		; <UNDEFINED> instruction	 0x67726174
stmdbvs	r6!, {r2, r3, r5, sp}^		
		; <UNDEFINED> instruction	 0x76747372
rsbvc	r7, r1, #268435462	; 0x10000006	
stmdbcs	r9!, {r0, r1, r2, r5, r6, r8, fp, sp}		
ldrbmi	r5, [r2, #-3840]	; 0xfffff100	
svcpl	0x00544e45		
strbpl	r4, [r9], #-3657	; 0xfffff1b7	
rsbvc	r7, r1, #40, 12	; 0x2800000	
rsbscs	r2, fp, r9, lsr #32		
		; <UNDEFINED> instruction	 0x26202c30
rsbvc	r7, r1, #40, 12	; 0x2800000	
svcpl	0x005f2e29		
subscc	r6, fp, r3, ror r6		
		; <UNDEFINED> instruction	 0x26202c5d
rsbvc	r7, r1, #40, 12	; 0x2800000	
svcpl	0x005f2e29		
cmpcc	fp, r3, ror r6		
		; <UNDEFINED> instruction	 0x26202c5d
rsbvc	r7, r1, #40, 12	; 0x2800000	
svcpl	0x005f2e29		
subscc	r6, fp, #120586240	; 0x7300000	
eorcc	r2, r0, sp, asr ip		
eorcs	r2, r2, #44	; 0x2c	
ldccs	0, cr2, [r0], #-176	; 0xffffff50	
subcs	r2, r3, #32, 4		
ldccs	0, cr2, [r0], #-176	; 0xffffff50	
strbpl	r5, [lr, #-3872]	; 0xfffff0e0	
eorcs	r4, ip, ip, asr #24		
mrrcmi	14, 5, r4, r5, cr15		
eorcc	r2, r0, ip, asr #24		
cdpmi	0, 5, cr2, cr15, cr12, {1}		
mcrrcs	12, 5, r4, ip, cr5		
strbpl	r5, [lr, #-3872]	; 0xfffff0e0	
eorcs	r4, ip, ip, asr #24		
svcpl	0x00202c30		
cfstr64mi	mvdx5, [ip], {78}	; 0x4e	
rsbscs	r2, fp, ip, lsr #32		
ldccs	0, cr2, [r0], #-492	; 0xfffffe14	
strbpl	r5, [lr, #-3872]	; 0xfffff0e0	
eorcs	r4, ip, ip, asr #24		
eorcs	r2, ip, r2, lsr #4		
eorcs	r3, ip, fp, ror r0		
eorcc	r2, r0, r0, lsr ip		
ldccs	0, cr2, [r0], #-176	; 0xffffff50	
eorcs	r3, ip, r0, lsr #32		
eorcc	r2, r0, r0, lsr ip		
ldccs	0, cr2, [r0], #-176	; 0xffffff50	
ldclcs	0, cr3, [sp], #-128	; 0xffffff80	
eorcs	r3, ip, r0, lsr #32		
blvc	8102ac <__undef_stack+0x6f6a0c>		
subspl	r7, pc, #32, 22	; 0x8000	
strbcc	r4, [r4], #-3649	; 0xfffff1bf	
ldrbmi	r5, [r3, #-3896]	; 0xfffff0c8	
subscc	r4, pc, r5, asr #8		
subspl	r2, pc, #44	; 0x2c	
strbcc	r4, [r4], #-3649	; 0xfffff1bf	
ldrbmi	r5, [r3, #-3896]	; 0xfffff0c8	
cmpcc	pc, r5, asr #8		
subspl	r2, pc, #44	; 0x2c	
strbcc	r4, [r4], #-3649	; 0xfffff1bf	
ldrbmi	r5, [r3, #-3896]	; 0xfffff0c8	
subscc	r4, pc, #1157627904	; 0x45000000	
blvc	810410 <__undef_stack+0x6f6b70>		
mcrmi	2, 2, r5, cr1, cr15, {2}		
svcpl	0x00383444		
strbpl	r5, [ip], #-1357	; 0xfffffab3	
eorcs	r3, ip, pc, asr r0		
mcrmi	2, 2, r5, cr1, cr15, {2}		
svcpl	0x00383444		
strbpl	r5, [ip], #-1357	; 0xfffffab3	
eorcs	r3, ip, pc, asr r1		
mcrmi	2, 2, r5, cr1, cr15, {2}		
svcpl	0x00383444		
strbpl	r5, [ip], #-1357	; 0xfffffab3	
lfmcs	f3, 2, [sp], #-380	; 0xfffffe84	
cmpmi	r2, r0, lsr #30		
ldmdacc	r4!, {r1, r2, r3, r6, sl, lr}		
strbmi	r4, [r4], #-351	; 0xfffffea1	
eorcs	r7, ip, r0, lsr #26		
eorcs	r3, ip, fp, ror r0		
ldclvc	0, cr3, [sp, #-492]!	; 0xfffffe14	
rsbscc	r2, fp, ip, lsr #32		
rsbscc	r2, fp, ip, lsr #32		
eorcs	r7, ip, sp, ror sp		
eorcs	r3, ip, fp, ror r0		
ldclvc	0, cr3, [sp, #-492]!	; 0xfffffe14	
eorcs	r2, r2, #44	; 0x2c	
eorcs	r2, r2, #44	; 0x2c	
ldccs	0, cr2, [r0], #-176	; 0xffffff50	
ldccs	11, cr7, [r0], #-128	; 0xffffff80	
vldmdbvc	r0!, {d7-d22}		
blvc	810484 <__undef_stack+0x6f6be4>		
blvc	810354 <__undef_stack+0x6f6ab4>		
ldclcs	13, cr7, [sp], #-192	; 0xffffff40	
ldccs	11, cr7, [r0], #-128	; 0xffffff80	
vldmdbvc	r0!, {d7-d22}		
blvc	810498 <__undef_stack+0x6f6bf8>		
blvc	810368 <__undef_stack+0x6f6ac8>		
ldclcs	13, cr7, [sp], #-192	; 0xffffff40	
ldccs	11, cr7, [r0], #-128	; 0xffffff80	
vldmdbvc	r0!, {d7-d22}		
rsbscs	r2, sp, sp, ror r0		
svcpl	0x00202c7d		
mcrmi	5, 2, r4, cr5, cr2, {2}		
mcrmi	15, 2, r5, cr9, cr4, {2}		
cmpmi	pc, r9, asr #8		
ldmdbmi	r8, {r2, r4, r6, r8, sl, lr}^		
mrcmi	0, 2, r2, cr15, cr4, {2}		
mcrrcs	12, 5, r4, ip, cr5		
vnmlsmi.f64	d23, d15, d16		
mcrrcs	12, 5, r4, ip, cr5		
eorcs	r3, ip, r0, lsr #32		
mrrcmi	14, 5, r4, r5, cr15		
stcvc	13, cr7, [r0, #-304]!	; 0xfffffed0	
svcpl	0x00444600		
cmppl	r4, #348127232	; 0x14c00000	
subcs	r5, r5, r9, asr #20		
svcpl	0x00003436		
svcmi	0x0054415f		
svcpl	0x0043494d		
cmpmi	ip, r2, asr r5		
subcs	r4, r4, r8, asr r5		
cmpmi	pc, r0, lsr r0	; <UNPREDICTABLE>	
ldmdbmi	r2, {r2, r4, r6, sl, ip, lr}^		
ldrbmi	r5, [r4, #-1346]	; 0xfffffabe	
ldrbtvc	r6, [r4], #-296	; 0xfffffed8	
eorcs	r7, r9, r2, ror r3		
strbtvc	r5, [r1], #-3935	; 0xfffff0a1	
rsbvs	r7, r9, #116, 4	; 0x40000007	
svcpl	0x00657475		
qsubvs	r2, pc, r8	; <UNPREDICTABLE>	
cmnvc	r2, #116, 8	; 0x74000000	
svcpl	0x005f0029		
cmppl	r4, #68, 30	; 0x110	
cdpcs	12, 2, cr2, cr0, cr0, {1}		
svcpl	0x00002e2e		
ldrbpl	r4, [r4], #-351	; 0xfffffea1	
strbpl	r4, [r2, #-2386]	; 0xfffff6ae	
ldmdbmi	pc, {r2, r4, r6, r8, sl, lr}^	; <UNPREDICTABLE>	
subspl	r5, r5, #77	; 0x4d	
ldrbpl	r5, [r0], #-3909	; 0xfffff0bb	
subscs	r5, pc, r2, asr pc	; <UNPREDICTABLE>	
ldrbmi	r5, [pc], #-3840	; 535c <_HEAP_SIZE+0x335c>	
ldmdami	pc, {r1, r6, sl, fp, lr}^	; <UNPREDICTABLE>	
ldmdbmi	pc, {r0, r6, r8, r9, ip, lr}^	; <UNPREDICTABLE>	
cdpmi	6, 4, cr4, cr9, cr14, {2}		
svcpl	0x00595449		
eorseq	r2, r1, pc, asr r0		
mcrmi	2, 2, r5, cr1, cr15, {2}		
svcpl	0x00383444		
strbpl	r5, [ip], #-1357	; 0xfffffab3	
stmdacs	r0!, {r0, r1, r2, r3, r4, r6, ip, sp}		
		; <UNDEFINED> instruction	 0x36657830
eoreq	r6, r9, r6, lsr r4		
ldmdbmi	r0, {r0, r2, r3, r6, r8, r9, sl, fp, ip, lr}^		
eorcc	r3, r0, pc, asr r4		
ldrcc	r3, [r8, #-1838]!	; 0xfffff8d2	
teqcc	r8, r3, lsr r9		
ldmdbcc	r3!, {r1, r2, r4, r5, r8, r9, ip, sp}		
ldmdacc	r4!, {r0, r1, r2, r4, r5, sl, ip, sp}		
		; <UNDEFINED> instruction	 0x36393033
svcpl	0x005f0032		
		; <UNDEFINED> instruction	 0x676e6172
stmdacs	r6!, {r0, r2, r5, r6, r8, r9, sl, fp, sp, lr}^		
ldrbvs	r7, [r0, #-2420]!	; 0xfffff68c	
cmnvs	r4, ip, lsr #6		
strvs	r7, [ip, #-1138]!	; 0xfffffb8e	
eorcs	r6, r9, lr, ror #8		
svcvs	0x005f5f28		
ldrbvs	r6, [r3, #-1638]!	; 0xfffff99a	
stmdacs	r6!, {r2, r4, r5, r6, r8, r9, sl, fp, sp, lr}^		
ldrbvs	r7, [r0, #-2420]!	; 0xfffff68c	
cdpvs	0, 6, cr2, cr5, cr12, {1}		
stccs	9, cr2, [r0, #-400]!	; 0xfffffe70	
svcvs	0x005f5f20		
ldrbvs	r6, [r3, #-1638]!	; 0xfffff99a	
stmdacs	r6!, {r2, r4, r5, r6, r8, r9, sl, fp, sp, lr}^		
ldrbvs	r7, [r0, #-2420]!	; 0xfffff68c	
ldrbtvc	r2, [r3], #-44	; 0xffffffd4	
ldmdbcs	r4!, {r0, r5, r6, r9, ip, sp, lr}^		
svcpl	0x005f0029		
movtpl	r5, #21333	; 0x5355	
stmdbmi	lr, {r0, r1, r2, r3, r4, r6, r8, fp, lr}^		
mcrmi	6, 2, r4, cr9, cr4, {2}		
subscs	r5, pc, r9, asr #30		
svcpl	0x005f0031		
ldrbpl	r4, [r2], #-2131	; 0xfffff7ad	
stmdapl	r1, {r0, r1, r2, r3, r4, r6, r8, sl, fp, lr}^		
teqcc	r0, #380	; 0x17c	
		; <UNDEFINED> instruction	 0x37363732
cdpvs	15, 5, cr5, cr15, cr0, {0}		
svcpl	0x00646565		
ldrbtvs	r7, [r2], #-1136	; 0xfffffb90	
svcpl	0x00666669		
svcpl	0x005f0074		
subpl	r4, r6, #21760	; 0x5500	
svcpl	0x00544341		
svcpl	0x0058414d		
ldmdapl	r0!, {r0, r1, r2, r3, r4, r6, sp}		
strbmi	r4, [r6], -r6, asr #12		
strbmi	r4, [r6], -r6, asr #12		
eorscc	r2, r3, #80, 26	; 0x1400	
subseq	r4, r2, r5, asr ip		
submi	r5, r4, #380	; 0x17c	
strbmi	r5, [r4, #-3916]	; 0xfffff0b4	
cmpmi	sp, r3, asr #18		
stmdbmi	r4, {r2, r3, r6, r8, r9, sl, fp, ip, lr}^		
subscs	r5, pc, r7, asr #30		
svcpl	0x00003731		
ldrbvc	r6, [r8, -sp, ror #2]!		
stmdbmi	r0, {r2, r5, r6, r8, r9, ip, sp, lr}		
stmdavc	r5!, {r1, r2, r3, r5, r6, sl, sp, lr}^		
svcpl	0x006f745f		
cmnvc	r5, r6, ror #4		
cmnvs	lr, #490733568	; 0x1d400000	
mcrcs	0, 1, r0, cr14, cr9, {3}		
cmnvs	r2, #-1140850688	; 0xbc000000	
strbtvc	r6, [r6], #-1583	; 0xfffff9d1	
cmnvs	r3, #1785856	; 0x1b4000	
svcpl	0x0000632e		
cfstr64mi	mvdx5, [ip], {78}	; 0x4e	
svcpl	0x00003020		
strbvs	r6, [ip, #-1631]!	; 0xfffff9a1	
rsbsvc	r6, r2, #120, 2		
vldmdbpl	r0!, {d5-d20}		
ldrbvc	r5, [pc], #-3840	; 54a8 <_HEAP_SIZE+0x34a8>	
ldrbvs	r5, [r9, #-3949]!	; 0xfffff093	
svcpl	0x00007261		
cmnvs	pc, #24320	; 0x5f00	
ldrbvs	r5, [r2, #-3947]!	; 0xfffff095	
cmnvc	r1, #108, 10	; 0x1b000000	
ldrbvs	r5, [r2, #-3941]!	; 0xfffff09b	
cmnvc	r2, #415236096	; 0x18c00000	
stmdacs	r5!, {r0, r3, r5, r6, r9, sl, ip, sp, lr}^		
blvs	18e127c <__undef_stack+0x17c79dc>		
svcpl	0x00282029		
ldrbpl	r4, [r3], #-323	; 0xfffffebd	
stmdbmi	pc, {r0, r1, r2, r3, r4, r6, r9, sl, ip, lr}^	; <UNPREDICTABLE>	
ldmdbcs	r0!, {r2, r6, sp}		
subsmi	r5, pc, #0, 30		
		; <UNDEFINED> instruction	 0x565f4453
submi	r5, r9, #603979777	; 0x24000001	
teqcc	r0, ip, asr #10		
cmpmi	r7, r0, lsl #30		
subspl	r5, pc, #1308622848	; 0x4e000000	
movtpl	r4, #38725	; 0x9745	
svcpl	0x00524554		
stmdbmi	lr, {r1, r2, r6, r8, fp, lr}^		
svcpl	0x00003120		
		; <UNDEFINED> instruction	 0x5645445f
strbpl	r4, [r1], #-3151	; 0xfffff3b1	
stmdacs	r5, {r0, r3, r6, sl, fp, lr}^		
ldrbvs	r7, [r0, #-2420]!	; 0xfffff68c	
rsbvc	r7, r1, #44, 12	; 0x2c00000	
stmdacs	r8!, {r0, r3, r5, sp}		
ldrbvs	r7, [r0, #-2420]!	; 0xfffff68c	
svcpl	0x005f2829		
strbtvc	r6, [lr], #-2421	; 0xfffff68b	
svcpl	0x00727470		
		; <UNDEFINED> instruction	 0x76282974
strbtvc	r6, [r1], #-3183	; 0xfffff391	
rsbcs	r6, r5, r9, ror #24		
strbtvs	r6, [r9], #-3958	; 0xfffff08a	
stmdacs	r9!, {r5, r9, fp, sp}		
ldmdbcs	r2!, {r1, r2, r4, r5, r6, r8, sp, lr}^		
svcpl	0x005f0029		
cmpmi	r8, r7, asr r3		
svcpl	0x00545f52		
svcpl	0x0000205f		
ldfmie	f4, [r2, #-380]	; 0xfffffe84	
cmpmi	r5, pc, asr r6		
ldrbmi	r5, [r2, #-1364]	; 0xfffffaac	
stclmi	3, cr5, [r9, #-380]	; 0xfffffe84	
eorscs	r3, r2, r4, asr #6		
mcrmi	0, 2, r0, cr7, cr1, {1}		
subcs	r2, r3, r5, asr r0		
mrccs	14, 1, r2, cr9, cr4, {1}		
stcvs	0, cr2, [sp, #-196]!	; 0xffffff3c	
stmdavs	r3!, {r0, r5, r6, r9, ip, sp, lr}^		
ldfvse	f6, [r2, #-244]!	; 0xffffff0c	
teqvs	sp, r6, ror r7		
strbtvs	r2, [sp], -r0, lsr #26		
strbtvc	r6, [r1], #-3948	; 0xfffff094	
stmdbvs	r2!, {r0, r2, r3, r5, r8, sp, lr}^		
		; <UNDEFINED> instruction	 0x666f733d
rsbscs	r6, r0, r4, ror r6		
rsbvc	r6, r6, sp, lsr #26		
strbvs	r3, [lr, #-3445]!	; 0xfffff28b	
strtvs	r6, [sp], -pc, ror #28		
eorscs	r3, r6, r0, ror r1		
eorscs	r6, r3, sp, lsr #14		
eorscs	r4, r0, sp, lsr #30		
strbvs	r6, [sp, #-1581]!	; 0xfffff9d3	
		; <UNDEFINED> instruction	 0x67617373
strbvs	r2, [ip, #-3429]!	; 0xfffff29b	
ldmdavs	r4!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}^		
svcpl	0x0000303d		
submi	r4, ip, #292	; 0x124	
eorseq	r2, r1, r6, asr #32		
cmppl	r1, pc, asr pc		
stmdbmi	r2, {r0, r1, r2, r3, r4, r6, r9, sl, lr}^		
subscs	r5, pc, r4, asr pc	; <UNPREDICTABLE>	
strbpl	r0, [r2, #-55]	; 0xffffffc9	
bpl	125a2f8 <__undef_stack+0x1140a58>		
eorscc	r3, r0, #32, 2		
svcpl	0x005f0034		
strbpl	r4, [r3, #-833]	; 0xfffffcbf	
submi	r5, r6, #308	; 0x134	
svcpl	0x005f5449		
eorseq	r3, r5, r0, lsr #2		
mcrmi	15, 2, r5, cr7, cr15, {2}		
subspl	r4, pc, r5, asr r3	; <UNPREDICTABLE>	
ldrbmi	r4, [r2, #-1362]	; 0xfffffaae	
ldmdacs	pc, {r0, r4, r6, r8, r9, sl, fp, ip, lr}^	; <UNPREDICTABLE>	
stfvss	f6, [ip, #-436]!	; 0xfffffe4c	
svcpl	0x00202969		
strbpl	r4, [lr, #-1887]	; 0xfffff8a1	
subspl	r5, r0, #268	; 0x10c	
cmppl	r5, r5, asr #4		
stclcs	13, cr6, [r1], #-160	; 0xffffff60	
stmdbcs	r9!, {r5, r8, sl, fp, sp, lr}^		
ldrbpl	r5, [pc, #-3840]	; 4728 <_HEAP_SIZE+0x2728>	
ldmdbmi	pc, {r2, r4, r6, r8, lr}^	; <UNPREDICTABLE>	
svcpl	0x00544942		
ldrtcc	r2, [r6], #-95	; 0xffffffa1	
ldrbpl	r5, [pc, #-3840]	; 4738 <_HEAP_SIZE+0x2738>	
movtmi	r4, #7244	; 0x1c4c	
svcpl	0x004d5543		
strbpl	r4, [r9], #-585	; 0xfffffdb7	
teqcc	r0, #380	; 0x17c	
svcpl	0x005f0032		
svcvs	0x00727473		
subsvc	r6, pc, #28835840	; 0x1b80000	
rsbvc	r6, r5, #105906176	; 0x6500000	
strbvs	r6, [r3, #-3685]!	; 0xfffff19b	
ldclvs	3, cr7, [r9, #-160]!	; 0xffffff60	
stmdbvs	ip!, {r2, r3, r5, r8, sp, lr}^		
ldmdbvc	r3!, {r0, r5, r6, r8, r9, ip, sp, lr}^		
strvs	r2, [r0, #-2413]!	; 0xfffff693	
rsbvc	r7, r5, #120, 8	; 0x78000000	
svcpl	0x005f206e		
ldrbvs	r7, [r0, #-2420]!	; 0xfffff68c	
stmdacs	r0!, {r0, r1, r2, r3, r5, r6, r9, sl, sp, lr}		
stmdbcs	sp!, {r0, r1, r4, r5, r6, r8, fp, ip, sp, lr}^		
stmdbvs	ip!, {r5, r8, sp, lr}^		
ldmdbvc	r3!, {r0, r5, r6, r8, r9, ip, sp, lr}^		
svcpl	0x005f206d		
rsbsvc	r7, r4, #1627389952	; 0x61000000	
ldrbtvc	r6, [r5], #-617	; 0xfffffd97	
subscs	r5, pc, r5, ror #30		
svcpl	0x005f2828		
cmnvs	r9, r1, ror #24		
subscs	r5, pc, r3, ror pc	; <UNPREDICTABLE>	
ldmdbvc	r3!, {r3, r5, r8, r9, sp}^		
stmdbcs	r9!, {r0, r2, r3, r5, r6, r8, fp, sp}		
ldrbpl	r5, [pc, #-3840]	; 47b0 <_HEAP_SIZE+0x27b0>	
subpl	r4, r6, #76, 24	; 0x4c00	
svcpl	0x00544341		
ldmdbmi	r3, {r0, r2, r6, ip, lr}^		
svcpl	0x004e4f4c		
ldmdavc	r0!, {r0, r1, r2, r3, r4, r6, sp}		
		; <UNDEFINED> instruction	 0x362d5031
cfstr64mi	mvdx5, [ip], {52}	; 0x34	
mrrcvs	0, 5, r0, pc, cr2	; <UNPREDICTABLE>	
ldmdbvs	r3!, {r1, r5, r6, r9, sl, sp, lr}^		
svcpl	0x0000657a		
bpl	125a458 <__undef_stack+0x1140bb8>		
svcpl	0x00464f45		
strbpl	r4, [lr], #-2391	; 0xfffff6a9	
svcpl	0x005f545f		
svcpl	0x00003420		
rsbeq	r6, r4, r9, ror #28		
submi	r5, lr, #398458880	; 0x17c00000	
cmppl	pc, #89128960	; 0x5500000	
cmpmi	r5, r4, asr r2		
subpl	r5, pc, sp, asr #30		
eorseq	r2, r1, r4, asr r0		
subpl	r5, r1, #380	; 0x17c	
strbmi	r5, [r6, #-3917]	; 0xfffff0b3	
subspl	r5, r5, #1090519040	; 0x41000000	
cdpmi	15, 5, cr5, cr5, cr5, {2}		
strbmi	r4, [r9, -r1, asr #24]		
subcs	r4, r4, lr, asr #10		
svcpl	0x005f0031		
svcpl	0x00585847		
ldrbmi	r5, [r0, #-2388]	; 0xfffff6ac	
svcmi	0x00464e49		
ldrbpl	r4, [r1, #-1375]	; 0xfffffaa1	
strbpl	r4, [r9], #-3137	; 0xfffff3bf	
mcrmi	15, 2, r5, cr9, cr9, {2}		
strbmi	r4, [lr, #-2380]	; 0xfffff6b4	
svcpl	0x00003020		
strbmi	r4, [r9], #-3926	; 0xfffff0aa	
stmdbvs	pc!, {r5, r9, sl, ip, sp, lr}^	; <UNPREDICTABLE>	
svcpl	0x005f0064		
cmpmi	r5, #1136	; 0x470	
strbmi	r4, [fp, #-2380]	; 0xfffff6b4	
ldfmie	f4, [r3, #-380]	; 0xfffffe84	
svcpl	0x00003320		
movtmi	r4, #7263	; 0x1c5f	
svcpl	0x004d5543		
svcpl	0x004e494d		
stccs	0, cr2, [r8, #-380]!	; 0xfffffe84	
eorspl	r5, r1, r0, lsr r8		
blmi	1311c40 <__undef_stack+0x11f83a0>		
cmpcc	r8, sp, lsr #32		
ldcmi	3, cr3, [r1], #-320	; 0xfffffec0	
svcpl	0x0000294b		
ldfmie	f4, [r2, #-380]	; 0xfffffe84	
submi	r4, r1, #398458880	; 0x17c00000	
subscs	r5, pc, r9, asr #30		
svcpl	0x005f0031		
mcrvs	3, 3, r6, cr1, cr3, {3}		
blvs	1a60930 <__undef_stack+0x1947090>		
stclvs	8, cr2, [r6, #-404]!	; 0xfffffe6c	
		; <UNDEFINED> instruction	 0x67726174
rsbvc	r6, r9, #44, 12	; 0x2c00000	
cmnvs	r6, r3, ror r4		
		; <UNDEFINED> instruction	 0x67726172
svcpl	0x005f2029		
rsbsvc	r7, r4, #1627389952	; 0x61000000	
ldrbtvc	r6, [r5], #-617	; 0xfffffd97	
ldmdacs	pc, {r0, r2, r5, r6, r8, r9, sl, fp, ip, lr}^	; <UNPREDICTABLE>	
ldrbvs	r5, [pc], -r8, lsr #30		
cmnvs	sp, pc, ror #4		
subscs	r5, pc, r4, ror pc	; <UNPREDICTABLE>	
cmpvc	pc, #40, 30	; 0xa0	
strbtvs	r6, [lr], -r3, ror #2		
eorcs	r5, ip, pc, asr pc		
cmnvs	r4, r6, ror #26		
eorcs	r6, ip, r2, ror r7		
cmnvc	r2, #1671168	; 0x198000	
rsbvc	r7, r1, #116, 12	; 0x7400000	
stmdbcs	r7!, {r0, r5, r6, r9, ip, sp, lr}^		
svcpl	0x00002929		
movtmi	r4, #21599	; 0x545f	
lfmmi	f3, 2, [pc, #-204]	; 5728 <_HEAP_SIZE+0x3728>	
ldrbmi	r4, [pc, #-3657]	; 49af <_HEAP_SIZE+0x29af>	
svcpl	0x005f5058		
pushcc	{r5, fp, sp}		
svcpl	0x00002934		
cfstr64mi	mvdx5, [ip], {95}	; 0x5f	
strbpl	r4, [r3, #-833]	; 0xfffffcbf	
stmdbmi	sp, {r0, r2, r3, r6, r8, r9, sl, fp, ip, lr}^		
subscs	r5, pc, lr, asr #30		
ldrpl	r2, [r0, #-3632]!	; 0xfffff1d0	
subeq	r4, fp, ip, asr #24		
ldrbtvc	r6, [r6], #-863	; 0xfffffca1	
rsbeq	r6, lr, ip, ror #10		
cmppl	r9, #2080374785	; 0x7c000001	
strbmi	r4, [r4, #-863]	; 0xfffffca1	
ldmdami	pc, {r1, r2, r6, r8, r9, ip, lr}^	; <UNPREDICTABLE>	
svcpl	0x0000205f		
movtmi	r4, #14175	; 0x375f	
svcmi	0x0054415f		
svcpl	0x0043494d		
cmpmi	r8, r7, asr r3		
svcpl	0x00545f52		
blmi	10d957c <__undef_stack+0xfbfcdc>		
ldrbmi	r4, [r2, #-1631]	; 0xfffff9a1	
eorseq	r2, r2, r5, asr #32		
svcpl	0x0073695f		
rsbeq	r7, r1, r3, ror #16		
strbvc	r5, [r3, #-3916]!	; 0xfffff0b4	
ldmdbvs	r2!, {r0, r1, r4, r5, r6, r8, sl, sp, lr}^		
eorseq	r2, r9, r4, rrx		
mcrmi	15, 2, r5, cr7, cr15, {2}		
stmdbmi	ip, {r0, r2, r4, r6, r8, r9, lr}^		
subsmi	r4, pc, #314572800	; 0x12c00000	
strbpl	r4, [ip], #-2389	; 0xfffff6ab	
ldrbpl	r4, [pc], -r9, asr #28		
stmdbmi	ip, {r0, r6, r8, lr}^		
teqcc	r0, r3, asr r4		
cmpvc	pc, #0, 30		
cmpvs	pc, #7744	; 0x1e40	
cmnvs	r0, pc, ror #26		
ldmdbvc	r3!, {r2, r4, r5, r6, fp, sp}^		
stclvs	12, cr2, [r9, #-436]!	; 0xfffffe4c	
		; <UNDEFINED> instruction	 0x762c6c70
strbtvs	r7, [r9], #-613	; 0xfffffd9b	
svcpl	0x005f2029		
svcpl	0x006d7361		
mcrcs	8, 1, r2, cr2, cr15, {2}		
		; <UNDEFINED> instruction	 0x766d7973
eorcs	r7, r0, #1342177286	; 0x50000006	
stclvs	3, cr2, [r9, #-128]!	; 0xffffff80	
eorcs	r6, r0, #112, 24	; 0x7000	
eorcs	r2, r2, ip, lsr #32		
ldclvs	3, cr7, [r9, #-140]!	; 0xffffff74	
subcs	r2, r0, #32, 4		
ldrbvs	r2, [r6, #-800]!	; 0xfffffce0	
stmdbcs	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^		
strbvs	r5, [lr, #-3840]!	; 0xfffff100	
rsbeq	r7, r6, r8, ror r4		
ldmdbmi	r5, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}^		
eorscc	r5, r3, #1308622848	; 0x4e000000	
subspl	r5, r9, pc, asr r4		
subscs	r5, pc, r5, asr #30		
strbvs	r6, [lr, -ip, ror #30]!		
cmnvc	lr, #32, 10	; 0x8000000	
strbvs	r6, [lr, #-1897]!	; 0xfffff897	
cdpvs	0, 6, cr2, cr9, cr4, {3}		
svcpl	0x005f0074		
cmpmi	r5, #1136	; 0x470	
strbmi	r4, [fp, #-2380]	; 0xfffff6b4	
strbpl	r4, [r1], #-3423	; 0xfffff2a1	
strbpl	r5, [r2, #-3912]	; 0xfffff0b8	
ldmdbmi	r4, {r0, r3, r6, sl, fp, lr}^		
svcmi	0x00435f4e		
cmpmi	r4, lr, asr #6		
subscs	r5, r3, lr, asr #8		
cmppl	pc, #0, 30		
eorcc	r5, r0, r7, asr r2		
eorscc	r3, r0, r8, ror r0		
svcpl	0x005f0038		
ldrbvs	r7, [r2, #-1392]!	; 0xfffffa90	
cmpvs	pc, r0, lsr #30		
ldmdbvs	r2!, {r2, r4, r5, r6, sl, ip, sp, lr}^		
ldrbvs	r7, [r4, #-1378]!	; 0xfffffa9e	
stmdacs	r8!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}		
ldrbvc	r5, [r0, #-3935]!	; 0xfffff0a1	
svcpl	0x005f6572		
svcpl	0x00002929		
svcpl	0x00434347		
ldrbmi	r4, [sl, #-2387]	; 0xfffff6ad	
eoreq	r5, r0, pc, asr r4		
movtmi	r5, #16223	; 0x3f5f	
subspl	r5, r5, pc, asr r3		
ldrbpl	r4, [r2], #-3920	; 0xfffff0b0	
cmpmi	r7, r3, asr pc		
mcrmi	14, 2, r4, cr9, cr2, {2}		
eorseq	r2, r1, r7, asr #32		
mrrcmi	15, 5, r5, r5, cr15	; <UNPREDICTABLE>	
cmpmi	r2, ip, asr #12		
cfldrdmi	mvd5, [pc, #-268]	; 5870 <_HEAP_SIZE+0x3870>	
svcpl	0x005f4e49		
eorcc	r3, lr, r0, lsr #32		
subpl	r4, ip, #21760	; 0x5500	
svcpl	0x00545f00		
cmpmi	r8, r7, asr r3		
eoreq	r5, r0, r2, asr pc		
ldrbmi	r4, [r3], #-607	; 0xfffffda1	
ldrbmi	r5, [r0, #-2388]	; 0xfffff6ac	
strbmi	r5, [r4, #-3923]	; 0xfffff0ad	
strbmi	r4, [lr, #-2374]	; 0xfffff6ba	
svcpl	0x00002044		
svcvs	0x004c555f		
svcpl	0x0000676e		
mcrmi	5, 2, r4, cr5, cr2, {2}		
stmdami	r3, {r2, r4, r6, r8, r9, sl, fp, ip, lr}^		
svcpl	0x004b4345		
strbmi	r4, [lr], #-338	; 0xfffffeae	
eorvc	r3, r8, r4, lsr r8		
eorcs	r7, r9, r4, ror r2		
strbtvc	r5, [r5], -r0, lsl #4		
ldrbvs	r7, [r3, #-613]!	; 0xfffffd9b	
cmnvc	r4, #1081344	; 0x108000	
svcmi	0x00505f00		
svcpl	0x00584953		
ldrbvs	r5, [pc], -r0, lsr #30		
rsbvs	r6, r9, #100, 24	; 0x6400	
svcvs	0x00705f6d		
rsbseq	r6, r8, r3, ror r9		
ldmdbmi	r3, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}^		
		; <UNDEFINED> instruction	 0x464f455a
strbpl	r4, [lr], #-2399	; 0xfffff6a1	
strtcc	r5, [r0], #-3935	; 0xfffff0a1	
movtpl	r5, #12032	; 0x2f00	
cmpmi	r7, #68, 30	; 0x110	
svcpl	0x00524148		
svcpl	0x00005f54		
		; <UNDEFINED> instruction	 0x464c4c5f
strbpl	r4, [r3], #-338	; 0xfffffeae	
stmdbmi	r2, {r0, r1, r2, r3, r4, r6, r8, fp, lr}^		
subscs	r5, pc, r4, asr pc	; <UNPREDICTABLE>	
svcpl	0x005f0030		
cmppl	pc, #201326593	; 0xc000001	
svcmi	0x00505055		
svcpl	0x00535452		
cmpmi	r2, r6, asr r1		
svcpl	0x00434944		
subscs	r5, r8, r8, asr r8		
svcpl	0x005f0031		
svcpl	0x00736168		
stclvs	14, cr6, [r3], #-420	; 0xfffffe5c	
stmdacs	r5!, {r0, r2, r4, r5, r6, sl, sp, lr}^		
eorcc	r2, r0, r8, ror r9		
ldcpl	3, cr4, [sl], #-0		
ldmdbvs	r3!, {r2, r5, r6, r8, sl, sp, lr}^		
rsbscc	r6, r3, #1648	; 0x670	
ldfpls	f3, [r5], #-192	; 0xffffff40	
bvs	1be2420 <__undef_stack+0x1ac8b80>		
svcpl	0x00746365		
rsbsvc	r5, r0, #12544	; 0x3100	
cmnvs	r5, #454656	; 0x6f000	
mrccs	15, 1, r5, cr1, cr4, {3}		
cfstrdpl	mvd6, [fp], #-460	; 0xfffffe34	
svcpl	0x00746666		
cmnvs	pc, #25344	; 0x6300	
ldrbmi	r7, [ip], #-875	; 0xfffffc95	
ldrbvs	r6, [r5, -r5, ror #4]!		
cmppl	pc, #0, 30		
strbpl	r4, [r3, #-833]	; 0xfffffcbf	
subpl	r5, r5, sp, asr #30		
svcmi	0x004c4953		
subscs	r5, pc, lr, asr #30		
eorspl	r7, r1, r0, lsr r8		
blmi	1213754 <__undef_stack+0x10f9eb4>		
subspl	r4, pc, r0, lsl #26		
eorscs	r5, r2, r9, asr #30		
		; <UNDEFINED> instruction	 0x37352e31
		; <UNDEFINED> instruction	 0x36393730
		; <UNDEFINED> instruction	 0x37363233
ldmdbcc	r8!, {r0, r3, r4, r5, sl, ip, sp}		
ldmdbcc	r1!, {r1, r2, r4, r5, r9, sl, ip, sp}		
svcpl	0x00003332		
ldrbvc	r6, [r3, #-1394]!	; 0xfffffa8e	
svcpl	0x0000746c		
smlsldmi	r5, r9, pc, r3	; <UNPREDICTABLE>	
svcmi	0x0054415f		
svcpl	0x0043494d		
svcpl	0x0058414d		
teqcc	r2, pc, asr r0		
ldmdacc	r4!, {r2, r4, r5, r8, r9, sl, ip, sp}		
		; <UNDEFINED> instruction	 0x37343633
ldrbpl	r5, [pc, #-3840]	; 4be8 <_HEAP_SIZE+0x2be8>	
svcpl	0x00544e49		
ldrbpl	r4, [r3], #-326	; 0xfffffeba	
ldrbpl	r3, [pc], #-1585	; 5af4 <_HEAP_SIZE+0x3af4>	
svcpl	0x00455059		
mrcvs	0, 3, r2, cr5, cr15, {2}		
mcrvs	9, 3, r6, cr7, cr3, {3}		
stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}		
svcpl	0x0000746e		
cmpmi	r8, pc, asr r5		
stmdbmi	r2, {r0, r1, r2, r3, r4, r6, r8, fp, lr}^		
subscs	r5, pc, r4, asr pc	; <UNPREDICTABLE>	
		; <UNDEFINED> instruction	 0x665f0038
svcpl	0x00736f70		
svcpl	0x005f0074		
strbpl	r4, [r3, #-833]	; 0xfffffcbf	
subpl	r5, r5, sp, asr #30		
svcmi	0x004c4953		
subscs	r5, pc, lr, asr #30		
eorspl	r7, r1, r0, lsr r8		
blmi	d51fec <__undef_stack+0xc3874c>		
ldrbpl	r5, [pc, #-3840]	; 4c3c <_HEAP_SIZE+0x2c3c>	
movtmi	r4, #12620	; 0x314c	
ldrbmi	r4, [pc, #-3413]	; 4def <_HEAP_SIZE+0x2def>	
mcrrmi	3, 5, r5, r9, cr0		
svcpl	0x005f4e4f		
cmncc	r8, r0, lsr #32		
eorscc	r2, r3, #80, 26	; 0x1400	
subeq	r4, fp, r5, asr ip		
strbmi	r5, [ip], #-3935	; 0xfffff0a1	
ldrbmi	r4, [pc], #-3138	; 5b60 <_HEAP_SIZE+0x3b60>	
svcpl	0x005f4749		
eorseq	r3, r5, r0, lsr #2		
cmppl	r1, pc, asr pc		
stmdbmi	r2, {r0, r1, r2, r3, r4, r6, r8, fp, lr}^		
subscs	r5, pc, r4, asr pc	; <UNPREDICTABLE>	
svcpl	0x005f0030		
svcpl	0x004c4244		
svcpl	0x004e494d		
stmdacs	r8!, {r0, r1, r2, r3, r4, r6, sp}		
rsbsvs	r6, r5, #100, 30	; 0x190	
eorcc	r6, r9, #108, 10	; 0x1b000000	
ldrcc	r3, [r2, #-558]!	; 0xfffffdd2	
ldmdacc	r3!, {r4, r5, r8, r9, sl, ip, sp}		
eorscc	r3, r5, r5, lsr r8		
teqcc	r0, r7, lsr r2		
teqcc	sp, #52, 10	; 0xd000000	
stmdbcs	ip, {r4, r5, fp, ip, sp}^		
strbvc	r5, [r1], #-3840	; 0xfffff100	
cmnvs	r9, #7104	; 0x1bc0	
eorcs	r5, r9, r8, lsr #8		
ldrbvc	r7, [r2, #-1139]!	; 0xfffffb8d	
blvc	822d44 <__undef_stack+0x7094a4>		
strtvc	r5, [r0], -r0, lsr #8		
strbtvc	r6, [r1], #-3183	; 0xfffff391	
rsbcs	r6, r5, r9, ror #24		
cmnvs	r6, pc, asr pc		
vstmdbvc	r0!, {d3-<overflow reg d56>}		
ldrbtvc	r5, [r3], #-3840	; 0xfffff100	
svcpl	0x006e6964		
ldmdbcs	r8!, {r1, r4, r5, r6, fp, sp}^		
stmdavc	r8!, {r5, fp, sp}		
svcpl	0x003e2d29		
stmdbvs	r4!, {r0, r1, r4, r5, r6, sl, ip, sp, lr}^		
svcpl	0x0000296e		
stmdbvs	r6!, {r0, r1, r2, r3, r4, r6, r8, r9, ip, sp, lr}^		
svcvs	0x006e656c		
eorcs	r7, r9, r8, lsr #32		
ldmdbcs	r0!, {r3, r5, fp, sp}^		
ldrbvs	r3, [pc], -sp, lsr #28		
stmdbcs	r5!, {r0, r3, r5, r6, sl, fp, sp, lr}^		
strbpl	r4, [ip], #-1536	; 0xfffffa00	
cmpmi	r6, pc, asr r5		
strbmi	r5, [sp, #-3916]	; 0xfffff0b4	
strbmi	r4, [pc], #-2132	; 5c10 <_HEAP_SIZE+0x3c10>	
ldrbmi	r5, [pc], -r0, lsr #30		
ldrbmi	r5, [pc, #-1100]	; 57cc <_HEAP_SIZE+0x37cc>	
svcpl	0x004c4156		
ldmdami	r4, {r0, r2, r3, r6, r8, sl, lr}^		
svcpl	0x005f444f		
ldrbpl	r5, [pc, -r0, lsl #30]		
svcpl	0x00544e49		
svcpl	0x004e494d		
ldrpl	r2, [r0, #-95]!	; 0xffffffa1	
cmnvs	r0, #0, 12		
cmnvc	r3, #108, 2		
ldmdacs	r9!, {r0, r3, r5, r6, r9, sl, sp, lr}^		
ldmdbcs	r8!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}^		
teqvc	r8, #32, 16	; 0x200000	
svcvs	0x00657a69		
svcpl	0x005f2866		
stccc	9, cr2, [r0, #-480]!	; 0xfffffe20	
ldmdbvs	r3!, {r0, r2, r3, r4, r5, sp}^		
		; <UNDEFINED> instruction	 0x666f657a
svcvs	0x006c6628		
stmdbcs	r9!, {r0, r5, r6, sl, ip, sp, lr}		
svcpl	0x00203f20		
cmnvs	r0, #99614720	; 0x5f00000	
cmnvc	r3, #108, 2		
ldrbtvs	r6, [r9], -r9, ror #12		
ldmdavc	pc, {r3, r5, r8, r9, sl, fp, ip, lr}^	; <UNPREDICTABLE>	
eorscs	r2, sl, r9, lsr #32		
rsbvc	r5, r6, pc, asr pc		
cmnvc	r1, #25344	; 0x6300	
stmdbvc	r6!, {r0, r1, r4, r5, r6, r8, fp, sp, lr}^		
svcpl	0x005f2864		
eoreq	r2, r9, r8, ror r9		
uqsaxvs	r6, r6, pc	; <UNPREDICTABLE>	
svcpl	0x0000745f		
movtmi	r4, #21599	; 0x545f	
ldrbmi	r3, [pc, #-1078]	; 586a <_HEAP_SIZE+0x386a>	
mcrrmi	3, 5, r5, r9, cr0		
svcpl	0x005f4e4f		
stfcse	f3, [r5, #-128]	; 0xffffff80	
strbmi	r3, [r4], #-1329	; 0xfffffacf	
cmpvc	pc, #0, 30		
ldmdbvs	r4!, {r0, r2, r5, r6, r8, r9, sp, lr}^		
stmdavc	r8!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}		
svcpl	0x005f2029		
rsbsvc	r7, r4, #1627389952	; 0x61000000	
ldrbtvc	r6, [r5], #-617	; 0xfffffd97	
ldmdacs	pc, {r0, r2, r5, r6, r8, r9, sl, fp, ip, lr}^	; <UNPREDICTABLE>	
cmpvc	pc, #40, 30	; 0xa0	
ldmdbvs	r4!, {r0, r2, r5, r6, r8, r9, sp, lr}^		
svcpl	0x005f6e6f		
stmdbcs	r9!, {r3, r5, fp, ip, sp, lr}		
svcpl	0x005f0029		
strbvs	r6, [lr, -ip, ror #30]!		
strbvc	r6, [pc, #-1119]!	; 5889 <_HEAP_SIZE+0x3889>	
svcpl	0x00656c62		
svcvs	0x006c2074		
strtvs	r6, [r0], #-1902	; 0xfffff892	
cfstr64vs	mvdx7, [r2], #-444	; 0xfffffe44	
svcpl	0x005f0065		
svcpl	0x00544e49		
movtpl	r4, #5452	; 0x154c	
svcpl	0x00363154		
ldrbmi	r5, [r0, #-2388]	; 0xfffff6ac	
teqvc	r0, #380	; 0x17c	
ldrbtvc	r6, [r2], #-3944	; 0xfffff098	
strbtvc	r6, [lr], #-2336	; 0xfffff6e0	
strbtvs	r5, [r1], #-3840	; 0xfffff100	
rsbvc	r0, r6, #100	; 0x64	
cdpvs	0, 6, cr7, cr5, cr15, {3}		
cmpvs	pc, #40, 30	; 0xa0	
stmdbvs	fp!, {r0, r1, r2, r3, r5, r6, r8, r9, sl, fp, sp, lr}^		
svcpl	0x005f2c65		
eorcs	r6, r9, r6, ror #28		
svcvs	0x006e7566		
stmdacs	lr!, {r4, r5, r6, r8, sl, sp, lr}^		
svcvs	0x00635f5f		
strbvs	r6, [r9, #-2927]!	; 0xfffff491	
svcpl	0x005f202c		
eorcs	r6, ip, r6, ror #28		
strbtvc	r6, [lr], #-2344	; 0xfffff6d8	
stmdbcs	sl!, {r5, fp, sp}		
eorcc	r2, r9, r8, lsr #18		
strtvs	r2, [r8], -ip, lsr #32		
svcpl	0x00736f70		
bcs	a0df34 <__undef_stack+0x8f4694>		
stmdbcs	r9!, {r0, r3, r5, fp, sp}		
stmdacs	r0!, {r4, r5, sl, fp, sp}		
rsbscs	r6, r4, r9, ror #28		
stmdacs	r9!, {r3, r5, r9, fp, sp}		
ldmdbcs	r0!, {r0, r3, r5, r8, fp, sp}		
ldrbmi	r5, [pc], #-3840	; 5d7c <_HEAP_SIZE+0x3d7c>	
ldclmi	12, cr4, [pc, #-264]	; 5c78 <_HEAP_SIZE+0x3c78>	
svcpl	0x005f5841		
strtvs	r2, [r8], #-2080	; 0xfffff7e0	
cfstr64vs	mvdx7, [r2], #-444	; 0xfffffe44	
cdpcs	9, 3, cr2, cr1, cr5, {3}		
		; <UNDEFINED> instruction	 0x36373937
teqcc	r1, #-469762048	; 0xe4000000	
eorscc	r3, r6, #52, 16	; 0x340000	
		; <UNDEFINED> instruction	 0x37353133
eorscc	r2, r3, r5, ror #22		
eoreq	r4, r9, r8, lsr ip		
strbmi	r5, [r5, #-607]	; 0xfffffda1	
ldrbpl	r5, [pc, -lr, asr #8]		
svcmi	0x00545243		
cmppl	pc, #-805306364	; 0xd0000004	
ldrbmi	r4, [r4, #-340]	; 0xfffffeac	
rsbsvc	r7, r4, #40	; 0x28	
stmdacs	r8!, {r0, r3, r5, sp}		
ldmdbcs	r2!, {r4, r5, r6, sl, ip, sp, lr}^		
cdpvs	14, 5, cr3, cr15, cr13, {1}		
svcpl	0x002e7765		
mcrvs	5, 3, r6, cr5, cr2, {3}		
		; <UNDEFINED> instruction	 0x775f2e74
svcvs	0x00747263		
cmpvc	pc, #-805306362	; 0xd0000006	
ldrbvs	r6, [r4, #-372]!	; 0xfffffe8c	
subspl	r0, pc, r9, lsr #32		
		; <UNDEFINED> instruction	 0x76205254
rsbcs	r6, r4, pc, ror #18		
svcpl	0x005f002a		
subpl	r4, r6, #76, 24	; 0x4c00	
svcpl	0x00544341		
strbpl	r4, [r9], #-582	; 0xfffffdba	
qsaxcc	r5, r0, pc	; <UNPREDICTABLE>	
svcpl	0x005f0033		
ldmdavs	pc, {r2, r4, r5, r6, r8, sl, fp, sp, lr}^	; <UNPREDICTABLE>	
rsbseq	r7, r2, pc, ror #10		
ldrbtvs	r7, [r4], #-863	; 0xfffffca1	
svcpl	0x00727265		
ldmdbcs	r8!, {r1, r4, r5, r6, fp, sp}^		
stmdavc	r8!, {r5, fp, sp}		
svcpl	0x003e2d29		
strbvs	r7, [r4, #-1139]!	; 0xfffffb8d	
eoreq	r7, r9, r2, ror r2		
ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^		
strbtvs	r6, [r5], #-3687	; 0xfffff199	
mrrcvs	15, 0, r5, pc, cr0	; <UNPREDICTABLE>	
svcpl	0x006b636f		
strbtvc	r6, [r9], #-3689	; 0xfffff197	
cmnvs	r5, #-268435451	; 0xf0000005	
ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, ip, sp, lr}^		
cfstr32vs	mvfx6, [r8], #-472	; 0xfffffe28	
stmdbcs	fp!, {r0, r1, r2, r3, r5, r6, r8, r9, sp, lr}^		
cmpmi	pc, #32, 16	; 0x200000	
svcpl	0x00545341		
strbmi	r4, [r9], #-3926	; 0xfffff0aa	
eoreq	r3, r9, r0, lsr #32		
svcvs	0x00665f5f		
strbtvc	r6, [r1], #-3442	; 0xfffff28e	
		; <UNDEFINED> instruction	 0x6772615f
strbtvc	r6, [sp], #-1576	; 0xfffff9d8	
stmdbcs	r7!, {r0, r5, r6, r9, ip, sp, lr}^		
cmpvs	pc, r0, lsr #30		
ldmdbvs	r2!, {r2, r4, r5, r6, sl, ip, sp, lr}^		
ldrbvs	r7, [r4, #-1378]!	; 0xfffffa9e	
stmdacs	r8!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}		
svcvs	0x00665f5f		
strbtvc	r6, [r1], #-3442	; 0xfffff28e	
		; <UNDEFINED> instruction	 0x6772615f
stmdacs	r0!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}		
cmnvs	r4, r6, ror #26		
stmdbcs	r9!, {r1, r4, r5, r6, r8, r9, sl, sp, lr}		
svcpl	0x005f0029		
rsbvc	r6, sp, r3, ror #30		
rsbvc	r6, r5, #26880	; 0x6900	
stclvs	13, cr6, [r5, #-380]!	; 0xfffffe84	
ldmdacs	r2!, {r1, r5, r6, r8, sp, lr}^		
svcpl	0x005f2029		
rsbcs	r7, sp, r1, ror #6		
svcvs	0x00765f5f		
ldmdbvs	r4!, {r2, r3, r5, r6, r8, sp, lr}^		
eorcs	r6, r8, #108, 10	; 0x1b000000	
bcc	80e748 <__undef_stack+0x6f4ea8>		
bcc	81474c <__undef_stack+0x6faeac>		
strbvs	r2, [sp, #-544]!	; 0xfffffde0	
ldmdbvc	r2!, {r0, r2, r3, r5, r6, r8, r9, sl, fp, sp, lr}^		
svcpl	0x00002922		
strbmi	r5, [r9], #-1619	; 0xfffff9ad	
svcpl	0x005f205f		
stmdbvs	ip!, {r1, r2, r5, r6, sl, sp, lr}^		
cmpvc	pc, #6272	; 0x1880	
rsbeq	r6, r4, r6, ror r9		
cmppl	r8, pc, asr pc		
stmdbmi	r2, {r0, r1, r2, r3, r4, r6, r9, sl, lr}^		
subscs	r5, pc, r4, asr pc	; <UNPREDICTABLE>	
svcmi	0x00003531		
		; <UNDEFINED> instruction	 0x46524556
subscs	r4, r7, ip, asr #30		
svcpl	0x005f0033		
cmpmi	r5, #1136	; 0x470	
strbpl	r4, [lr, #-1887]	; 0xfffff8a1	
mcrrmi	9, 5, r4, lr, cr15		
svcpl	0x00454e49		
eorseq	r2, r1, pc, asr r0		
strbmi	r5, [r5, #-607]	; 0xfffffda1	
cmppl	pc, #1308622848	; 0x4e000000	
cmpmi	lr, r9, asr #14		
strbpl	r5, [r2, #-3916]	; 0xfffff0b4	
ldrbtvc	r2, [r0], #-2118	; 0xfffff7ba	
stmdacs	r0!, {r1, r4, r5, r6, r8, fp, sp}		
rsbsvc	r7, r4, #40	; 0x28	
svcpl	0x003e2d29		
cdpcs	5, 7, cr6, cr7, cr14, {3}		
strbvs	r7, [r5, #-607]!	; 0xfffffda1	
svcpl	0x002e746e		
mcrvs	9, 3, r6, cr7, cr3, {3}		
subsvs	r6, pc, #24832	; 0x6100	
eoreq	r6, r9, r5, ror r6		
strbvs	r5, [lr, #-3935]!	; 0xfffff0a1	
ldrbvc	r6, [pc, -r5, ror #8]		
svcpl	0x00746e69		
svcpl	0x00002074		
rsbsvc	r6, r3, #-805306362	; 0xd0000006	
cmnvs	r7, #116, 30	; 0x1d0	
ldrbtvc	r5, [r3], #-3955	; 0xfffff08d	
rsbeq	r7, r5, r1, ror #8		
strbmi	r4, [r4, #-3669]	; 0xfffff1ab	
svcmi	0x004c4652		
eorseq	r2, r4, r7, asr r0		
mcrmi	15, 2, r5, cr9, cr15, {2}		
subspl	r5, r4, #84	; 0x54	
stmdapl	r1, {r0, r1, r2, r3, r4, r6, r8, sl, fp, lr}^		
eorcc	r5, r0, #380	; 0x17c	
ldrtcc	r3, [r7], #-1073	; 0xfffffbcf	
ldrtcc	r3, [r6], #-824	; 0xfffffcc8	
svcpl	0x005f0037		
cmpmi	r2, r3, asr r6		
ldmdbmi	pc, {r0, r1, r6, sl, ip, lr}^	; <UNPREDICTABLE>	
svcpl	0x00544942		
eorseq	r2, r0, pc, asr r0		
strbpl	r5, [r9], -sp, asr #30		
eorscc	r4, r1, ip, asr #28		
strtcc	r3, [lr], #-32	; 0xffffffe0	
ldmdbcc	r2!, {r0, r1, r4, r5, sl, ip, sp}		
teqcc	r8, r4, lsr r4		
eorscc	r3, r3, #57	; 0x39	
eorscc	r3, r8, #1073741837	; 0x4000000d	
eorseq	r3, r5, r7, lsr r6		
ldclvs	15, cr6, [r7, #-416]!	; 0xfffffe60	
ldmdacs	r9!, {r0, r5, r6, r9, sl, fp, sp, lr}^		
ldmdbcs	r9!, {r3, r4, r5, r6, sl, fp, sp}^		
stmdacs	r8!, {r5, fp, sp}		
stmdacs	fp!, {r3, r4, r5, r6, r8, fp, sp}		
stccs	9, cr7, [r9, #-160]!	; 0xffffff60	
svccs	0x00292931		
stmdbcs	r9!, {r3, r5, r8, fp, ip, sp, lr}		
cmpmi	r2, r0, lsl #30		
ldmdacc	r4!, {r1, r2, r3, r6, sl, lr}		
strbmi	r4, [r4], #-351	; 0xfffffea1	
ldmdavc	r0!, {r5, fp, sp}		
eorsvs	r3, r0, #48	; 0x30	
stmdapl	r5, {r0, r3, r5}^		
ldrbmi	r5, [pc], -r9, asr #8		
strbpl	r4, [ip, #-2369]	; 0xfffff6bf	
teqcc	r0, r2, asr r5		
mrrcmi	15, 0, r5, pc, cr0	; <UNPREDICTABLE>	
cmpmi	r2, ip, asr #12		
ldrbmi	r5, [pc, #-1091]	; 5bd9 <_HEAP_SIZE+0x3bd9>	
mcrrmi	3, 5, r5, r9, cr0		
svcpl	0x005f4e4f		
cmncc	r8, r0, lsr #32		
teqcc	r6, #80, 26	; 0x1400	
subseq	r4, r2, ip, asr #24		
usaxmi	r5, r3, pc	; <UNPREDICTABLE>	
strbpl	r4, [r3], #-338	; 0xfffffeae	
stmdapl	r1, {r0, r1, r2, r3, r4, r6, r8, sl, fp, lr}^		
eorcc	r5, r0, pc, asr pc		
subpl	r3, r6, r8, asr r7		
subpl	r3, r8, #11796480	; 0xb40000	
ldmdbpl	r3, {r8, r9, sl, fp, ip, lr}^		
ldmdbpl	r4, {r0, r1, r4, r6, r8, r9, sl, fp, ip, lr}^		
svcpl	0x00534550		
cmppl	pc, #1174405120	; 0x46000000	
eoreq	r5, r0, r5, asr #8		
cdpmi	15, 4, cr5, cr12, cr13, {2}		
subcs	r4, r9, r2, lsr r8		
teqcc	r9, #864	; 0x360	
teqcc	r7, r1, lsr r4		
		; <UNDEFINED> instruction	 0x36333038
teqcc	r2, #1073741838	; 0x4000000e	
ldrtcc	r3, [r6], #-312	; 0xfffffec8	
teqcc	sp, r9, lsr r5		
stclvs	15, cr5, [r6], #-0		
strbtvs	r6, [fp], -pc, ror #6		
stmdacs	r5!, {r0, r3, r5, r6, sl, fp, sp, lr}^		
eorcs	r7, r9, r6, rrx		
strtvs	r2, [r8], -r8, lsr #16		
mcrcc	9, 1, r2, cr13, cr0, {3}		
cmnvs	ip, pc, asr r6		
strtcs	r7, [r0], -r7, ror #6		
cmppl	pc, #32, 30	; 0x80	
ldmdbcs	r2, {r0, r1, r4, r6, sl, ip, lr}^		
eorcc	r3, r0, r0, lsr #30		
svcpl	0x00203a20		
cmnvs	pc, #24320	; 0x5f00	
cmnvs	r1, #428	; 0x1ac	
rsbvc	r7, r9, #473956352	; 0x1c400000	
ldrbvs	r5, [r2, #-3941]!	; 0xfffff09b	
cmnvc	r2, #415236096	; 0x18c00000	
stmdacs	r5!, {r0, r3, r5, r6, r9, sl, ip, sp, lr}^		
ldmdbcs	r0!, {r3, r5, r9, sl, sp, lr}^		
mrrcvs	14, 2, r3, pc, cr13	; <UNPREDICTABLE>	
stmdbcs	fp!, {r0, r1, r2, r3, r5, r6, r8, r9, sp, lr}^		
strbmi	r0, [r6], #-41	; 0xffffffd7	
strbpl	r5, [r5], #-863	; 0xfffffca1	
eorvc	r6, ip, r8, lsr #28		
stmdacs	r8!, {r0, r3, r5, sp}		
mcrcc	9, 1, r2, cr13, cr0, {3}		
svcpl	0x00736466		
cmnvc	r4, #1605632	; 0x188000	
stmdbcs	lr!, {r0, r1, r3, r4, r6, fp, sp}^		
strbmi	r4, [r6], #-3631	; 0xfffff1d1	
cmppl	r4, #1081344	; 0x108000	
ldclcc	0, cr2, [ip, #-372]!	; 0xfffffe8c	
ldcmi	8, cr2, [r1], #-128	; 0xffffff80	
eorscs	r3, ip, r0, lsr #24		
stmdbcs	lr!, {r3, r5, fp, sp}^		
cfsh64mi	mvdx2, mvdx0, #16		
stmdbmi	r2, {r1, r2, r6, sl, lr}^		
stmdbcs	r9!, {r2, r4, r6, r8, r9, ip, lr}		
svcpl	0x005f0029		
strbvc	r6, [ip, #-1907]!	; 0xfffff88d	
svcpl	0x005f0065		
cmpcc	r4, r9, asr #28		
stmdacs	r3, {r1, r2, r4, r5, r8, r9, sl, fp, ip, lr}^		
teqvs	r0, #1622016	; 0x18c000	
cdpmi	15, 4, cr5, cr1, cr0, {0}		
eoreq	r2, ip, r4, asr #32		
subpl	r5, r1, #380	; 0x17c	
subpl	r5, r6, sp, asr #30		
eorseq	r3, r4, r0, lsr #2		
ldrbtvc	r5, [r3], #-3935	; 0xfffff0a1	
ldmdbvs	r4!, {r1, r4, r5, r6, r9, sl, sp, lr}^		
stmdbvs	ip!, {r0, r2, r3, r5, r6, r8, sl, sp, lr}^		
strtvs	r6, [r8], -fp, ror #10		
rsbvc	r7, r1, #1828716544	; 0x6d000000	
stmdbvs	r6!, {r0, r1, r2, r5, r6, sl, fp, sp}^		
		; <UNDEFINED> instruction	 0x76747372
rsbvc	r7, r1, #268435462	; 0x10000006	
svcpl	0x00202967		
ldrbtvc	r6, [r4], #-351	; 0xfffffea1	
strbvc	r6, [r2, #-2418]!	; 0xfffff68e	
svcpl	0x005f6574		
svcpl	0x005f2828		
ldclvs	15, cr6, [r2, #-408]!	; 0xfffffe68	
svcpl	0x005f7461		
svcpl	0x005f2820		
		; <UNDEFINED> instruction	 0x66727473
strbvs	r6, [sp, #-2420]!	; 0xfffff68c	
eorcs	r5, ip, pc, asr pc		
cmnvs	r4, r6, ror #26		
eorcs	r6, ip, r2, ror r7		
cmnvc	r2, #1671168	; 0x198000	
rsbvc	r7, r1, #116, 12	; 0x7400000	
stmdbcs	r7!, {r0, r5, r6, r9, ip, sp, lr}^		
svcpl	0x00002929		
stmdapl	r5, {r0, r6, sl, ip, lr}^		
ldmdbmi	pc, {r0, r3, r6, sl, ip, lr}^	; <UNPREDICTABLE>	
subscs	r4, r4, lr, asr #18		
strbpl	r5, [lr, #-3963]	; 0xfffff085	
eorcs	r4, ip, ip, asr #24		
blvc	81127c <__undef_stack+0x6f79dc>		
mrrcmi	14, 5, r4, r5, cr15		
eorcs	r7, ip, ip, asr #26		
vmovmi.s8	r7, d15[3]		
stclvc	12, cr4, [ip, #-340]	; 0xfffffeac	
svcpl	0x007b202c		
cfstr64mi	mvdx5, [ip], {78}	; 0x4e	
eorcc	r2, r0, sp, ror ip		
ldcvc	0, cr2, [r0, #-176]!	; 0xffffff50	
svcpl	0x005f007d		
ldrbpl	r4, [r1, #-1348]	; 0xfffffabc	
strbmi	r4, [r9], -r1, asr #24		
ldmdbvc	r4!, {r0, r3, r4, r6, fp, sp}^		
		; <UNDEFINED> instruction	 0x762c6570
eorcs	r7, r9, r1, ror #4		
ldmdbvc	r4!, {r3, r5, fp, sp}^		
stmdacs	r9!, {r4, r5, r6, r8, sl, sp, lr}		
ldmdbvs	r5!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}^		
ldrbtvc	r7, [r0], #-1134	; 0xfffffb92	
ldmdbcs	r4!, {r1, r4, r5, r6, r8, r9, sl, fp, ip, lr}^		
cdpvs	3, 6, cr6, cr15, cr8, {1}		
		; <UNDEFINED> instruction	 0x76207473
strbtvc	r6, [r1], #-3183	; 0xfffff391	
rsbcs	r6, r5, r9, ror #24		
strbtvs	r6, [r9], #-3958	; 0xfffff08a	
stmdacs	r9!, {r5, r9, fp, sp}		
ldmdbcs	r2!, {r1, r2, r4, r5, r6, r8, sp, lr}^		
svcpl	0x005f0029		
stmdavs	r3!, {r0, r2, r4, r5, r6, r8, r9, sl, fp, ip, lr}^		
ldrbvs	r7, [pc], #-609	; 6230 <_HEAP_SIZE+0x4230>	
cdpvs	6, 6, cr6, cr9, cr5, {3}		
eoreq	r6, r0, r5, ror #8		
strbpl	r5, [r1], #-3935	; 0xfffff0a1	
movtmi	r4, #40271	; 0x9d4f	
cmppl	r3, pc, asr r1		
sfmmi	f5, 2, [r5], {95}	; 0x5f	
svcpl	0x00003420		
svcpl	0x0051485f		
strbpl	r4, [r9], #-585	; 0xfffffdb7	
eorcc	r5, r0, pc, asr pc		
subsvc	r5, pc, r0, lsl #30		
strbvs	r6, [fp, #-865]!	; 0xfffffc9f	
svcpl	0x005f2064		
rsbsvc	r7, r4, #1627389952	; 0x61000000	
ldrbtvc	r6, [r5], #-617	; 0xfffffd97	
ldmdacs	pc, {r0, r2, r5, r6, r8, r9, sl, fp, ip, lr}^	; <UNPREDICTABLE>	
subsvc	r5, pc, r8, lsr #30		
strbvs	r6, [fp, #-865]!	; 0xfffffc9f	
ldmdbcs	pc, {r2, r5, r6, r8, r9, sl, fp, ip, lr}^	; <UNPREDICTABLE>	
ldrbpl	r0, [pc, -r9, lsr #32]		
subpl	r4, r1, #4390912	; 0x430000	
ldrbmi	r5, [pc], #-1119	; 6288 <_HEAP_SIZE+0x4288>	
cdpmi	6, 4, cr4, cr9, cr5, {2}		
subscs	r4, pc, r5, asr #8		
cmpmi	r7, r0, lsl #30		
ldmdbmi	pc, {r1, r2, r3, r6, sl, ip, lr}^	; <UNPREDICTABLE>	
svcmi	0x004c5f4f		
mrrcmi	7, 4, r4, pc, cr14	; <UNPREDICTABLE>	
subcs	r4, r7, pc, asr #28		
subpl	r0, r6, r1, lsr r0		
		; <UNDEFINED> instruction	 0x464e495f
strbpl	r4, [r9], #-3657	; 0xfffff1b7	
eorseq	r2, r1, r5, asr #32		
ldmdbpl	r3, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}^		
svcmi	0x004c5f53		
ldmdami	pc, {r0, r1, r6, r8, r9, fp, lr}^	; <UNPREDICTABLE>	
eoreq	r5, r0, pc, asr pc		
ldclvs	15, cr5, [r4, #-380]!	; 0xfffffe84	
mcrvs	13, 3, r6, cr9, cr15, {2}		
ldrbmi	r5, [r2, #-3840]	; 0xfffff100	
svcpl	0x00544e45		
strbpl	r5, [r3], #-833	; 0xfffffcbf	
svcpl	0x00454d49		
ldrbmi	r4, [sl, #-2387]	; 0xfffff6ad	
eorseq	r3, r6, r0, lsr #4		
ldmdbmi	r5, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}^		
ldrbmi	r5, [pc], -lr, asr #8		
cmpcc	r4, #67108865	; 0x4000001	
cmpmi	sp, r2, lsr pc		
subscs	r5, pc, r8, asr pc	; <UNPREDICTABLE>	
ldrtcc	r3, [r9], #-564	; 0xfffffdcc	
eorscc	r3, r7, #59768832	; 0x3900000	
subseq	r3, r5, r9, lsr r5		
ldmdbmi	r5, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}^		
cfldrdmi	mvd5, [pc], {78}	; 0x4e	
ldrbpl	r4, [r3], #-325	; 0xfffffebb	
cmpmi	sp, r8, lsr pc		
subscs	r5, pc, r8, asr pc	; <UNPREDICTABLE>	
eorseq	r3, r5, r2, lsr r5		
stclvs	15, cr5, [r3], #-380	; 0xfffffe84	
stmdbvs	fp!, {r0, r1, r2, r3, r5, r6, r8, r9, sp, lr}^		
svcpl	0x00745f64		
stmdbvs	r6!, {r2, r5, r6, r8, sl, sp, lr}^		
rsbcs	r6, r4, lr, ror #10		
ldrbmi	r4, [pc, #-3328]	; 5634 <_HEAP_SIZE+0x3634>	
strcc	r3, [lr, -r0, lsr #4]!		
ldmdacc	r2!, {r0, r4, r5, fp, ip, sp}		
ldmdacc	r2!, {r0, r4, r5, fp, ip, sp}		
eorscc	r3, r9, r4, lsr r5		
teqcc	r2, #52, 10	; 0xd000000	
svcpl	0x00003435		
cfstrdmi	mvd4, [r2], {95}	; 0x5f	
mcrmi	13, 2, r4, cr1, cr15, {2}		
stmdbmi	r4, {r2, r4, r6, r8, r9, sl, fp, ip, lr}^		
subscs	r5, pc, r7, asr #30		
svcpl	0x00003335		
		; <UNDEFINED> instruction	 0x464c555f
strbpl	r4, [r3], #-338	; 0xfffffeae	
stmdbmi	r2, {r0, r1, r2, r3, r4, r6, r8, fp, lr}^		
subscs	r5, pc, r4, asr pc	; <UNPREDICTABLE>	
svcpl	0x005f0030		
svcvs	0x006c5f75		
ldrbvs	r6, [pc], #-1902	; 637c <_HEAP_SIZE+0x437c>	
cdpvs	6, 6, cr6, cr9, cr5, {3}		
eoreq	r6, r0, r5, ror #8		
svcpl	0x0054535f		
cmpcc	r4, #1168	; 0x490	
svcpl	0x005f0032		
svcpl	0x00515455		
strbpl	r4, [r9], #-582	; 0xfffffdba	
teqcc	r0, pc, asr pc		
svcpl	0x00003832		
strbpl	r4, [lr], #-2399	; 0xfffff6a1	
cmpmi	r5, pc, asr ip		
ldrtcc	r5, [r6], #-1107	; 0xfffffbad	
subspl	r5, r9, pc, asr r4		
subscs	r5, pc, r5, asr #30		
strbvs	r6, [lr, -ip, ror #30]!		
cdpvs	12, 6, cr6, cr15, cr0, {1}		
cdpvs	0, 6, cr2, cr9, cr7, {3}		
svcpl	0x005f0074		
movtmi	r4, #12627	; 0x3153	
		; <UNDEFINED> instruction	 0x465f4d55
svcpl	0x00544942		
eorseq	r2, r7, pc, asr r0		
strbtvs	r7, [r1], #-1393	; 0xfffffa8f	
cmnvs	r5, r0, lsr #2		
rsbseq	r5, r4, r4, ror #30		
cfstr64vs	mvdx6, [r1], #-328	; 0xfffffeb8	
cdpcs	14, 0, cr6, cr0, cr9, {2}		
rsbsvc	r2, r3, #46, 30	; 0xb8	
svcvs	0x00662f63		
strbvs	r7, [r9, #-629]!	; 0xfffffd8b	
teqvs	lr, #119537664	; 0x7200000	
cmnvs	r5, r0, lsl #4		
ldrbtvc	r4, [r5], #-3948	; 0xfffff094	
cmnvs	sp, r0, lsl #18		
rsbeq	r4, lr, r7, ror #18		
cmnvs	pc, #16896	; 0x4200	
bvc	1a5b1bc <__undef_stack+0x194191c>		
svcpl	0x005f0065		
cfstrdvs	mvd6, [r3, #-400]!	; 0xfffffe70	
svcpl	0x00687461		
andmi	r2, r0, #104	; 0x68	
blvs	18e21d4 <__undef_stack+0x17c8934>		
rsbeq	r6, r4, r5, asr #28		
stclvs	14, cr6, [r7], #-388	; 0xfffffe7c	
strbvc	r5, [lr, #-3941]!	; 0xfffff09b	
cmnvs	r2, sp, ror #10		
rsbseq	r6, r2, r4, ror pc		
svcpl	0x00434444		
stmdacs	r0!, {r4, r6, r8, fp, lr}		
ldrtcc	r2, [r1], #-3635	; 0xfffff1cd	
eorscc	r3, r9, #205520896	; 0xc400000	
ldrcc	r3, [r3, #-1334]!	; 0xfffffaca	
ldmdbcc	r7!, {r3, r4, r5, r8, fp, ip, sp}		
ldmdacc	r3!, {r0, r1, r4, r5, r9, ip, sp}		
eoreq	r3, r9, r4, lsr r6		
svcpl	0x00746666		
cmnvs	pc, r6, ror #24		
stmdami	r3, {r2, r4, r5, r6}^		
subpl	r4, fp, r5, asr #6		
strbpl	r4, [lr], #-2383	; 0xfffff6b1	
eorvc	r5, r8, r5, asr #4		
stmdavs	r3, {r0, r3, r5, sp}^		
rsbpl	r6, fp, r5, ror #6		
strbtvc	r6, [lr], #-2415	; 0xfffff691	
eorvc	r7, r8, r5, ror #4		
ldmdbcs	r0!, {r2, r3, r5, r8, r9, sp}^		
strbtvc	r4, [lr], -r0, lsl #18		
ldrbvs	r7, [r3, #-613]!	; 0xfffffd9b	
mcrvs	2, 3, r7, cr1, cr4, {2}		
rsbvc	r6, pc, #120586240	; 0x7300000	
strbvs	r0, [r4, #-109]!	; 0xffffff93	
svcpl	0x0061746c		
stclvs	14, cr6, [r7], #-388	; 0xfffffe7c	
stmdavs	r3, {r0, r2, r5, r6}^		
rsbpl	r6, fp, r5, ror #6		
strbtvc	r6, [lr], #-2415	; 0xfffff691	
stmdbmi	r0, {r0, r2, r5, r6, r9, ip, sp, lr}		
svcmi	0x0067616d		
strvs	r7, [r0], #-1141	; 0xfffffb8b	
stclvs	14, cr6, [pc, #-404]!	; 6328 <_HEAP_SIZE+0x4328>	
cfstrdvs	mvd7, [r5, #-0]		
cmppl	r8, #112	; 0x70	
ldmdbvs	r4, {r0, r1, r5, r6, r8, sl, ip, sp, lr}^		
svcpl	0x0072656d		
cmnmi	r4, #348127232	; 0x14c00000	
strbtvc	r7, [lr], #-1391	; 0xfffffa91	
ldrbvs	r7, [r2, #-613]	; 0xfffffd9b	
cmpvs	r2, r7, ror #16		
strbvs	r6, [r1], #-1395	; 0xfffffa8d	
strtpl	r7, [ip], -r4, ror #4		
ldrbvs	r6, [r5, #-3169]!	; 0xfffff39f	
cmppl	r8, #41	; 0x29	
ldmdbvs	r4, {r0, r1, r5, r6, r8, sl, ip, sp, lr}^		
svcpl	0x0072656d		
strbtvc	r7, [r9], #-599	; 0xfffffda9	
strbvs	r5, [r5, -r5, ror #4]!		
cmnvc	r1, #40, 4	; 0x80000002	
strbtvs	r4, [r4], #-357	; 0xfffffe9b	
stmdapl	r0!, {r1, r4, r5, r6, sl, fp, sp}		
ldrbpl	r4, [r5], #-851	; 0xfffffcad	
subpl	r4, r5, #4672	; 0x1240	
strbpl	r4, [pc, #-863]	; 61b5 <_HEAP_SIZE+0x41b5>	
subpl	r5, r5, #1308622848	; 0x4e000000	
		; <UNDEFINED> instruction	 0x46464f5f
cfldr64cs	mvdx4, [r4], {83}	; 0x53	
stclvs	6, cr5, [r1], #-128	; 0xffffff80	
eoreq	r6, r9, r5, ror r5		
rsbvc	r6, r7, sp, ror #12		
mrcvs	8, 3, r2, cr2, cr2, {3}		
blvc	a0e5d8 <__undef_stack+0x8f4d38>		
ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^		
strbtvs	r6, [r5], #-3687	; 0xfffff199	
strbtvc	r6, [lr], #-2336	; 0xfffff6e0	
cmnvs	r6, r0, lsr #4		
svcpl	0x00203b6c		
ldfvse	f6, [r3, #-380]!	; 0xfffffe84	
svcpl	0x00205f5f		
stclvs	6, cr7, [pc], #-380	; 63d8 <_HEAP_SIZE+0x43d8>	
cfstrdvs	mvd7, [r9], #-388	; 0xfffffe7c	
ldmdacs	pc, {r0, r2, r5, r6, r8, r9, sl, fp, ip, lr}^	; <UNPREDICTABLE>	
svcvs	0x006d2220		
eorcc	r2, r5, r6, ror r0		
eorcs	r7, r2, ip, lsr #4		
ldmdbvs	r2!, {r0, r1, r4, r5, r6, sl, ip, sp, lr}^		
strbtvs	r6, [r9], -lr, ror #14		
mrcvs	8, 3, r2, cr2, cr9, {3}		
stcpl	0, cr2, [r2], #-164	; 0xffffff5c	
bcc	80ef34 <__undef_stack+0x6f5694>		
eorsvc	r2, sp, #32, 4		
eorvc	r2, r8, #34	; 0x22	
stmdbcs	ip!, {r1, r2, r4, r5, r6, r8, sp, lr}^		
eorscs	r2, fp, r0, lsr #18		
stclvs	6, cr7, [r1], #-456	; 0xfffffe38	
ldmdbcs	sp!, {r0, r1, r3, r4, r5, sp}^		
ldrbmi	r5, [r2, #-2048]	; 0xfffff800	
subpl	r5, r6, r7, asr #30		
svcpl	0x00524353		
stmdacs	r0!, {r0, r4, r6, r8, r9, lr}		
ldccc	0, cr2, [ip], #-196	; 0xffffff3c	
ldmdbcs	r7!, {r5, r9, ip, sp}		
cmpmi	r0, r0, lsl #16		
cmppl	r0, #328	; 0x148	
cmpmi	r5, r7, lsr pc		
cmpcc	pc, r2, asr r4	; <UNPREDICTABLE>	
strbpl	r4, [lr], #-2399	; 0xfffff6a1	
subspl	r2, r8, r2, asr r0		
cmpmi	r5, r3, asr pc		
svcpl	0x00315452		
svcpl	0x00544e49		
stmdapl	r0, {r0, r3, r6, sl, lr}		
svcpl	0x00474552		
ldrcc	r5, [r1, #-67]!	; 0xffffffbd	
movtmi	r4, #4959	; 0x135f	
cmppl	pc, #72, 10	; 0x12000000	
svcpl	0x00455a49		
eorcs	r4, r0, #1224736768	; 0x49000000	
ldfcss	f3, [r5], #-448	; 0xfffffe40	
eorcs	r3, ip, r0, lsr #2		
eorcs	r3, ip, r5, lsr #32		
ldccs	3, cr6, [r0], #-128	; 0xffffff80	
rsbcc	r2, r3, r0, lsr #32		
eorscs	r2, r0, #44	; 0x2c	
cdpmi	15, 4, cr5, cr1, cr0, {0}		
cmppl	pc, #1359872	; 0x14c000	
subpl	r4, r1, #84, 8	; 0x54000000	
svcpl	0x00485f47		
subspl	r0, r8, r0, lsr #32		
ldmdapl	pc, {r0, r6, r9, ip, lr}^	; <UNPREDICTABLE>	
subpl	r5, r3, r4, asr r4		
svcpl	0x00355f53		
subspl	r4, r4, #1168	; 0x490	
cmppl	r0, #32, 16	; 0x200000	
cmpmi	r4, #1593835520	; 0x5f000000	
svcpl	0x00325f31		
svcpl	0x00544e49		
stmdapl	r0, {r0, r3, r6, sl, lr}		
ldrbmi	r4, [pc, #-3145]	; 59f7 <_HEAP_SIZE+0x39f7>	
subpl	r4, r5, r8, asr r3		
mcrmi	9, 2, r4, cr15, cr4, {2}		
svcpl	0x0044495f		
ldrbpl	r4, [r3], #-332	; 0xfffffeb4	
stmdapl	r0, {r5, r9, sl, ip, sp}		
ldrbtpl	r6, [r5], #-851	; 0xfffffcad	
rsbvc	r6, r5, #6720	; 0x1a40	
cmnvc	r9, #1593835520	; 0x5f000000	
strbvs	r6, [ip, #-609]!	; 0xfffffd9f	
ldrbvs	r6, [r4, #-3657]!	; 0xfffff1b7	
rsbsvc	r7, r5, r2, ror r2		
mcrvs	8, 2, r2, cr9, cr4, {3}		
mcrvs	4, 3, r7, cr1, cr3, {3}		
ldrbvc	r6, [r0], #-1379	; 0xfffffa9d	
stmdapl	r0!, {r1, r4, r5, r6, r8, fp, sp}		
ldrbtpl	r6, [r5], #-851	; 0xfffffcad	
rsbvc	r6, r5, #6720	; 0x1a40	
ldmdbvs	r2!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, ip, lr}^		
ldrbvs	r6, [r2, #-1396]	; 0xfffffa8c	
stmdbmi	r8!, {r0, r1, r2, r5, r6, fp, sp}		
cmnvs	r4, lr, ror #6		
rsbpl	r6, r5, lr, ror #6		
sfmcs	f7, 4, [r9, #-464]!	; 0xfffffe30	
mcrvs	3, 3, r4, cr15, cr14, {1}		
cdpcs	9, 6, cr6, cr7, cr6, {3}		
ldrbvs	r6, [r3, #-322]!	; 0xfffffebe	
rsbvc	r6, r4, #1090519040	; 0x41000000	
cmppl	r8, #44	; 0x2c	
ldmdbmi	r4, {r0, r1, r6, r8, sl, ip, lr}^		
svcpl	0x0052454d		
strbpl	r4, [lr], #-3907	; 0xfffff0bd	
svcpl	0x004c4f52		
movtpl	r4, #26191	; 0x664f	
eorcs	r5, ip, r5, asr #8		
cmpvs	r3, #40, 16	; 0x280000	
cfstrdvs	mvd5, [r9, #-468]!	; 0xfffffe2c	
subspl	r7, pc, #1342177286	; 0x50000006	
rsbpl	r6, r4, #1073741849	; 0x40000019	
stmdacs	r8!, {r0, r2, r5, r6, r8, r9, sl, sp, lr}		
ldrbtvc	r6, [r3], #-3657	; 0xfffff1b7	
strbvs	r6, [r3, #-3681]!	; 0xfffff19f	
ldmdbcs	r2!, {r4, r6, sl, ip, sp, lr}^		
svcvs	0x00433e2d		
strbvs	r6, [r9, -lr, ror #12]!		
cmnvc	r1, #-536870910	; 0xe0000002	
strbtvs	r4, [r4], #-357	; 0xfffffe9b	
stmdapl	r0!, {r1, r4, r5, r6, sl, fp, sp}		
ldrbpl	r4, [r5], #-851	; 0xfffffcad	
subpl	r4, r5, #4672	; 0x1240	
mcrmi	3, 2, r4, cr15, cr15, {2}		
sfmmi	f5, 2, [pc], {84}	; 0x54	
		; <UNDEFINED> instruction	 0x46464f5f
ldmdbcs	r4, {r0, r1, r4, r6, r8, sl, lr}^		
cfmadda32vc	mvax1, mvax2, mvfx0, mvfx0		
cmpmi	r3, #40, 16	; 0x280000	
cfstrdmi	mvd5, [r9, #-340]	; 0xfffffeac	
cmpmi	pc, #1342177284	; 0x50000004	
subspl	r4, r4, #1264	; 0x4f0	
ldmdbmi	pc, {r0, r1, r2, r3, r6, sl, fp, lr}^	; <UNPREDICTABLE>	
ldrbmi	r5, [pc, #-338]	; 65de <_HEAP_SIZE+0x45de>	
stfmie	f4, [r2], {78}	; 0x4e	
cmpmi	sp, r5, asr #30		
stmdbcs	r9!, {r0, r1, r4, r6, r8, r9, fp, lr}		
subspl	r0, r8, r9, lsr #32		
subpl	r5, r6, r3, asr pc		
svcpl	0x00314147		
svcpl	0x00544e49		
strtcc	r4, [r0], -r9, asr #8		
subspl	r0, r8, r2, lsr r0		
subspl	r5, pc, r1, asr #4		
		; <UNDEFINED> instruction	 0x475f3753
svcpl	0x004f4950		
cmpmi	r2, r0, lsr pc		
strbmi	r4, [r1], #-1363	; 0xfffffaad	
eorcc	r5, r0, r4, asr #4		
eorscc	r4, r0, r8, ror r5		
eorscc	r4, r0, r0, lsr r1		
		; <UNDEFINED> instruction	 0x666d0030
rsbsvc	r7, r3, #99	; 0x63	
stmdacs	r0!, {r3, r5, r8, fp, sp}		
cmnvc	lr, #515899392	; 0x1ec00000	
strbvs	r6, [lr, #-1897]!	; 0xfffff897	
cdpvs	0, 6, cr2, cr9, cr4, {3}		
		; <UNDEFINED> instruction	 0x76722074
eorscs	r6, fp, r1, ror #24		
cmnvc	r1, #380	; 0x17c	
subscs	r5, pc, sp, ror #30		
svcvs	0x00765f5f		
ldmdbvs	r4!, {r2, r3, r5, r6, r8, sp, lr}^		
svcpl	0x005f656c		
stcvs	0, cr2, [r2, #-160]!	; 0xffffff60	
strcs	r7, [r9, #-882]	; 0xfffffc8e	
teqvs	r0, #48, 24	; 0x3000	
ldclpl	3, cr7, [r2], #-448	; 0xfffffe40	
bcc	80f174 <__undef_stack+0x6f58d4>		
eorsvc	r2, sp, #32, 4		
eorvc	r2, r8, #34	; 0x22	
stmdbcs	ip!, {r1, r2, r4, r5, r6, r8, sp, lr}^		
eorscs	r2, fp, r0, lsr #18		
stclvs	6, cr7, [r1], #-456	; 0xfffffe38	
ldmdbcs	sp!, {r0, r1, r3, r4, r5, sp}^		
ldrbpl	r5, [r3], #-2048	; 0xfffff800	
		; <UNDEFINED> instruction	 0x5645445f
svcpl	0x00454349		
cmppl	pc, #603979777	; 0x24000001	
subspl	r4, r0, r4, asr pc		
strtcc	r4, [r0], -r5, asr #8		
subspl	r0, r8, #76	; 0x4c	
ldrbmi	r4, [pc], -r5, asr #14		
subpl	r5, r3, #80, 6	; 0x40000001	
svcmi	0x004d525f		
cfldr64mi	mvdx4, [pc, #-272]	; 66f0 <_HEAP_SIZE+0x46f0>	
subcs	r5, fp, r1, asr #6		
stccc	3, cr3, [r0], #-160	; 0xffffff60	
subpl	r2, r6, ip, lsr r0		
svcpl	0x00524353		
strbmi	r4, [pc], #-3410	; 6814 <_HEAP_SIZE+0x4814>	
stmdbmi	r2, {r0, r2, r6, r8, r9, sl, fp, ip, lr}^		
stmdapl	r0, {r2, r4, r6, r8, fp, sp}		
subspl	r5, pc, r0, asr r3	; <UNPREDICTABLE>	
svcpl	0x0030554d		
svcpl	0x00544e49		
teqcc	r0, #1224736768	; 0x49000000	
subspl	r0, r8, r7, lsr r0		
subspl	r5, pc, r1, asr #4		
cmppl	pc, r3, asr r7	; <UNPREDICTABLE>	
svcpl	0x00495053		
stmdbmi	r8, {r4, r5, r8, r9, sl, fp, ip, lr}^		
strbmi	r4, [r1], #-2119	; 0xfffff7b9	
eorcc	r5, r0, r4, asr #4		
eorscc	r4, r0, r8, ror r5		
		; <UNDEFINED> instruction	 0x46464430
cmppl	r8, #70	; 0x46	
strbpl	r5, [r2, #-3924]	; 0xfffff0ac	
subpl	r4, r5, #73400320	; 0x4600000	
svcmi	0x004f545f		
cmpmi	sp, pc, asr r3		
teqcc	r0, ip, asr #24		
movwvs	r4, #3122	; 0xc32	
strbvs	r7, [r9, #-880]!	; 0xfffffc90	
eorcs	r2, r9, r6, ror #16		
cmnvc	r1, #380	; 0x17c	
subscs	r5, pc, sp, ror #30		
svcvs	0x00765f5f		
ldmdbvs	r4!, {r2, r3, r5, r6, r8, sp, lr}^		
svcpl	0x005f656c		
rsbvc	r2, r3, r8, lsr #4		
stmdbeq	r5!, {r0, r1, r4, r5, r6, r8, fp, sp, lr}^		
rsbcs	r5, lr, #26112	; 0x6600	
subspl	r0, r8, #41	; 0x29	
ldrbmi	r4, [pc, -r5, asr #14]		
eorscc	r5, r1, r0, asr r2		
eorscc	r7, r1, r0, lsr #4		
ldrbmi	r5, [r2, #-2048]	; 0xfffff800	
subpl	r5, r6, r7, asr #30		
svcpl	0x00444953		
svcpl	0x00564552		
blmi	14d6dec <__undef_stack+0x13bd54c>		
ldmdavc	r0!, {r5, fp, sp}		
ldccc	0, cr2, [ip], #-280	; 0xfffffee8	
cmppl	r0, #32, 12	; 0x2000000	
subspl	r4, pc, #1224736768	; 0x49000000	
subsmi	r5, pc, #72351744	; 0x4500000	
eoreq	r5, r9, r9, asr #8		
subpl	r5, r1, #88	; 0x58	
stclmi	8, cr5, [r5, #-380]	; 0xfffffe84	
cmppl	r0, #67108865	; 0x4000001	
ldrbmi	r3, [pc, #-95]	; 6881 <_HEAP_SIZE+0x4881>	
svcpl	0x0054454e		
subpl	r4, r3, #21248	; 0x5300	
ldfmis	f3, [r0, #-380]!	; 0xfffffe84	
svcpl	0x00737062		
cmpcc	r6, r4, asr #18		
eorseq	r3, r0, r0, lsr #10		
svcpl	0x00535058		
subcc	r4, r1, r4, asr #26		
strbpl	r4, [lr], #-2399	; 0xfffff6a1	
subcs	r4, r4, pc, asr r9		
stmdapl	r0, {r2, r4, r5, r9, sl, ip, sp}		
		; <UNDEFINED> instruction	 0x47756353
ldrbmi	r6, [pc], #-873	; 6914 <_HEAP_SIZE+0x4914>	
ldrbpl	r7, [r4, -r9, ror #6]!		
ldrbvs	r6, [r4, #-2418]!	; 0xfffff68e	
stmdacs	r7!, {r1, r4, r6, r8, sl, sp, lr}^		
ldrbtvc	r6, [r3], #-3657	; 0xfffff1b7	
strbvs	r6, [r3, #-3681]!	; 0xfffff19f	
cfldrdcs	mvd7, [r2], #-320	; 0xfffffec0	
svcmi	0x00676552		
ldrbvs	r6, [r3, #-1638]!	; 0xfffff99a	
hvcvs	17092	; 0x42c4	
eorcs	r6, r9, r4, ror r1		
cmpvs	r3, #40, 16	; 0x280000	
cmnvs	r9, #30670848	; 0x1d40000	
ldmdbvs	r2!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, ip, lr}^		
ldrbvs	r6, [r2, #-1396]	; 0xfffffa8c	
stmdacs	r8!, {r0, r1, r2, r5, r6, fp, sp}		
ldrbtvc	r6, [r3], #-3657	; 0xfffff1b7	
strbvs	r6, [r3, #-3681]!	; 0xfffff19f	
ldmdbcs	r2!, {r4, r6, sl, ip, sp, lr}^		
svcvs	0x00433e2d		
strbvs	r6, [r9, -lr, ror #12]!		
stmdbvs	r4, {r0, r2, r3, r5, r9, sl, fp, ip, sp}^		
hvcvs	10051	; 0x2743	
strbvs	r6, [r1], #-1395	; 0xfffffa8d	
cmnvc	r5, #100, 4	; 0x40000006	
eorcs	r2, ip, r3, ror r9		
strbvs	r5, [r5, -r8, lsr #4]!		
cmnvc	r6, #82837504	; 0x4f00000	
cfstrscs	mvf7, [r9], #-404	; 0xfffffe6c	
strvc	r2, [r8, #-2080]!	; 0xfffff7e0	
strtmi	r3, [r9], #-563	; 0xfffffdcd	
stmdbcs	r1!, {r0, r5, r6, sl, ip, sp, lr}^		
strpl	r2, [r0, #-2345]	; 0xfffff6d7	
svcpl	0x00544e49		
movtpl	r4, #5452	; 0x154c	
ldclmi	8, cr3, [pc, #-336]	; 6850 <_HEAP_SIZE+0x4850>	
svcpl	0x00205841		
mcrmi	5, 2, r5, cr9, cr15, {2}		
strbmi	r5, [ip, #-3924]	; 0xfffff0ac	
ldmdacc	r4, {r0, r6, r8, r9, ip, lr}^		
stmdapl	r1, {r0, r1, r2, r3, r4, r6, r8, sl, fp, lr}^		
stmdapl	r0, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}		
svcpl	0x00524150		
svcpl	0x00375350		
svcpl	0x00435454		
ldrbpl	r5, [r4], #-3889	; 0xfffff0cf	
mcrrmi	15, 4, r5, r3, cr3		
mcrrmi	15, 4, r5, r3, cr11		
cmpmi	r2, #738197505	; 0x2c000001	
stmdapl	r0, {r5, ip, sp}		
svcpl	0x00474552		
cmpmi	r3, #70	; 0x46	
stmdami	r1, {r1, r4, r6, r8, r9, sl, fp, ip, lr}^		
qsubcc	r2, r0, r8		
eorscs	r3, ip, r0, lsr #24		
eoreq	r3, r9, r2, lsr r6		
subpl	r5, r1, #88	; 0x58	
mrrcmi	8, 5, r5, r3, cr15		
subscc	r5, pc, r3, asr #4		
		; <UNDEFINED> instruction	 0x5645445f
svcpl	0x00454349		
eorcc	r4, r0, r9, asr #8		
ldrbpl	r5, [r3], #-2048	; 0xfffff800	
mcrmi	14, 2, r4, cr1, cr15, {2}		
subpl	r5, r5, #68, 30	; 0x110	
subscs	r4, r2, r2, asr pc		
teqcc	r4, #822083584	; 0x31000000	
cmppl	r8, #76	; 0x4c	
stmdbmi	r7, {r0, r1, r6, r8, sl, ip, lr}^		
cdpmi	15, 4, cr5, cr9, cr3, {2}		
mcrmi	15, 2, r5, cr5, cr4, {2}		
movtpl	r4, #7519	; 0x1d5f	
ldmdavc	r0!, {r0, r1, r3, r6, sp}		
eorscc	r3, r0, r0, lsr r0		
teqcc	r0, r0, lsr r0		
cmppl	r0, #0, 16		
cmpmi	r4, #1593835520	; 0x5f000000	
cmpmi	r2, r1, lsr pc		
strbmi	r4, [r1], #-1363	; 0xfffffaad	
eorcc	r5, r0, r4, asr #4		
eorscc	r4, r8, r8, ror r6		
eorscc	r3, r0, r0, lsr r2		
svcpl	0x005f0030		
ldrbvs	r6, [r6, #-360]!	; 0xfffffe98	
mcrvs	12, 3, r6, cr15, cr15, {2}		
cdpvs	12, 6, cr6, cr15, cr7, {3}		
eorscs	r3, r4, r7, ror #12		
cmpmi	pc, #49	; 0x31	
blmi	10da7a4 <__undef_stack+0xfc0f04>		
ldrbmi	r5, [r0, #-3923]	; 0xfffff0ad	
ldrbmi	r5, [r3, #-3922]	; 0xfffff0ae	
teqcc	r0, r3, asr #30		
stmdapl	r0, {r4, r5, ip, sp}		
svcpl	0x00524150		
svcpl	0x00375350		
svcpl	0x00494641		
svcpl	0x00535f31		
svcpl	0x00495841		
stmdami	r7, {r3, r6, r8, fp, lr}^		
subpl	r4, r4, #1090519040	; 0x41000000	
ldrbtmi	r3, [r8], -r0, lsr #32		
ldmdbcc	r0!, {r3, r4, r5, ip, sp}		
subeq	r4, r6, r6, asr #12		
smlsldmi	r5, r5, r8, r2	; <UNPREDICTABLE>	
cmpcc	r0, pc, asr r3		
svcmi	0x00435f35		
svcmi	0x0052544e		
ldrbmi	r5, [r4, #-3916]	; 0xfffff0b4	
strbpl	r4, [r9], #-607	; 0xfffffda1	
ldrbtcc	r3, [r8], #-32	; 0xffffffe0	
eorscc	r3, r0, r0, lsr r0		
eorseq	r3, r0, r0, lsr r0		
subpl	r5, r1, #88	; 0x58	
		; <UNDEFINED> instruction	 0x3753505f
ldmdami	r4, {r0, r1, r2, r3, r4, r6, r8, sl, lr}^		
strbmi	r5, [lr, #-581]	; 0xfffffdbb	
svcpl	0x00305f54		
strbpl	r4, [r5], #-3653	; 0xfffff1bb	
blmi	1317868 <__undef_stack+0x11fdfc8>		
ldrbmi	r4, [r2, #-1631]	; 0xfffff9a1	
bpl	121e838 <__undef_stack+0x1104f98>		
ldrcc	r3, [r2, #-288]!	; 0xfffffee0	
eorscc	r3, r0, r0, lsr r0		
stmdapl	r0, {r4, r5, ip, sp}		
svcpl	0x00524150		
svcpl	0x00524444		
svcpl	0x004d454d		
stmdami	r7, {r3, r6, r8, fp, lr}^		
subpl	r4, r4, #1090519040	; 0x41000000	
cmncc	r8, #32		
strbmi	r4, [r6], -r6, asr #12		
subeq	r4, r6, r6, asr #12		
strbpl	r5, [r3, #-856]	; 0xfffffca8	
svcpl	0x00434947		
svcpl	0x00494653		
smlsldmi	r5, r9, r4, r2		
		; <UNDEFINED> instruction	 0x4752545f
strbpl	r4, [ip], #-2374	; 0xfffff6ba	
movtpl	r4, #7519	; 0x1d5f	
ldmdavc	r0!, {r0, r1, r3, r6, sp}		
eorscc	r3, r0, r0, lsr r3		
eorscc	r3, r0, r0, lsr r0		
cmppl	r0, #0, 16		
cmppl	r9, #2080374785	; 0x7c000001	
subspl	r4, r4, #2080374785	; 0x7c000001	
cmpmi	r2, ip, asr #30		
strbmi	r4, [r1], #-1363	; 0xfffffaad	
eorcc	r5, r0, r4, asr #4		
eorscc	r4, r8, r8, ror r6		
eorscc	r3, r0, r0, lsr r0		
svcpl	0x005f0030		
strbtvc	r6, [lr], #-2421	; 0xfffff68b	
rsbseq	r5, r4, r8, lsr pc		
svcvs	0x006c6f74		
ldmdacs	r2!, {r0, r1, r2, r4, r5, r6, r8, sl, sp, lr}^		
stmdbcs	r3!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}^		
ldrbvs	r5, [pc, #-3872]	; 5c64 <_HEAP_SIZE+0x3c64>	
mcrvs	4, 3, r7, cr5, cr8, {3}		
mcrvs	9, 3, r6, cr15, cr3, {3}		
stmdacs	r0!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}		
svcpl	0x005f207b		
ldrbvs	r7, [r0, #-2420]!	; 0xfffff68c	
svcpl	0x005f666f		
svcpl	0x005f2820		
svcpl	0x00202963		
stccc	8, cr7, [r0, #-380]!	; 0xfffffe84	
svcpl	0x005f2820		
eorscs	r2, fp, r3, ror #18		
rsbsvc	r7, r5, r9, ror #6		
rsbscs	r6, r2, r0, ror r5		
ldmdavc	pc, {r3, r5, r8, r9, sl, fp, ip, lr}^	; <UNPREDICTABLE>	
eorscs	r2, pc, r9, lsr #32		
strbtvc	r6, [lr], #-2344	; 0xfffff6d8	
svcpl	0x005f2029		
eorcs	r2, sp, r8, ror r0		
eorcs	r4, r7, r7, lsr #2		
teqvs	r7, fp, lsr #32		
eorscs	r2, sl, r7, lsr #32		
strbtvc	r6, [lr], #-2344	; 0xfffff6d8	
svcpl	0x005f2029		
ldmdbcs	sp!, {r3, r4, r5, r6, r8, r9, fp, ip, sp}^		
cmpmi	sp, r0, lsl #30		
ldmdbmi	r4, {r0, r1, r6, fp, lr}^		
ldmdami	pc, {r0, r2, r3, r6, r8, sl, lr}^	; <UNPREDICTABLE>	
stmdapl	r0, {r0, r1, r2, r3, r4, r6, sp}		
ldrbpl	r5, [pc], #-1107	; 6bf8 <_HEAP_SIZE+0x4bf8>	
strbpl	r5, [r3], #-589	; 0xfffffdb3	
ldmdbmi	r4, {r1, r4, r6, r8, r9, sl, fp, ip, lr}^		
svcpl	0x0052454d		
stfmie	f4, [r9], {70}	; 0x46	
teqcc	r0, r5, asr #8		
eorseq	r3, r6, r2, lsr r2		
svcpl	0x00535058		
cmpcc	r2, r5, asr r3		
movtpl	r4, #4703	; 0x125f	
strbmi	r4, [r4], #-325	; 0xfffffebb	
ldmdavc	r0!, {r1, r4, r6, sp}		
eorscc	r3, r0, r5, asr #32		
eorscc	r3, r0, r3, lsr r0		
ldrbmi	r5, [r2, #-2048]	; 0xfffff800	
subpl	r5, r3, r7, asr #30		
mrcmi	5, 2, r3, cr15, cr1, {1}		
movtmi	r5, #8019	; 0x1f53	
cmppl	r3, #281018368	; 0x10c00000	
mcrmi	3, 2, r4, cr15, cr15, {2}		
sfmmi	f5, 2, [pc], {84}	; 0x54	
cmncc	r0, r0, lsr #4		
eorcc	r2, r0, r5, lsr ip		
eorcc	r2, r5, ip, lsr #32		
teqvs	r0, #44	; 0x2c	
eorcs	r2, r0, r1, lsr ip		
eorcs	r3, ip, r3, ror #2		
stmdapl	r0, {r1, r4, r5, r9, sp}		
ldrbmi	r5, [pc], #-848	; 6c68 <_HEAP_SIZE+0x4c68>	
svcpl	0x0037414d		
svcpl	0x00544e49		
strcc	r4, [r0, -r9, asr #8]!		
cmppl	r8, #53	; 0x35	
stmdbmi	r7, {r0, r1, r6, r8, sl, ip, lr}^		
movtmi	r5, #8003	; 0x1f43	
cdpmi	15, 4, cr5, cr9, cr11, {2}		
svcpl	0x00444954		
blmi	14d71c0 <__undef_stack+0x13bd920>		
rsbscc	r3, r8, r0, lsr #32		
eorscc	r3, r0, r0, lsr r0		
subeq	r4, r6, r3, lsr r6		
smlsldmi	r5, r5, r8, r2	; <UNPREDICTABLE>	
cmpcc	r0, pc, asr r3		
mcrrmi	15, 3, r5, r3, cr5		
svcpl	0x004e4145		
cmpmi	r6, r9, asr #28		
movtmi	r5, #20300	; 0x4f4c	
mcrmi	12, 2, r4, cr9, cr15, {2}		
ldrbpl	r5, [r3, -r5, asr #30]		
cmncc	r0, r0, lsr #4		
eorcc	r2, r0, r5, lsr ip		
eorcc	r2, r5, ip, lsr #32		
teqvs	r0, #44	; 0x2c	
teqvs	r0, #14080	; 0x3700	
eorcs	r3, ip, r1, lsr r4		
stmdapl	r0, {r1, r4, r5, r9, sp}		
svcpl	0x00474552		
ldrbcc	r5, [r2], -r7, asr #32		
eorseq	r7, r6, r0, lsr #4		
strbpl	r5, [r3, #-856]	; 0xfffffca8	
svcpl	0x00434947		
svcpl	0x00495053		
cmpcc	r5, r3, asr #32		
movtpl	r4, #7519	; 0x1d5f	
ldmdavc	r0!, {r0, r1, r3, r6, sp}		
eorscc	r3, r0, r0, lsr r0		
eorscc	r3, r0, #48	; 0x30	
cmpmi	r3, #0, 16		
movtmi	r4, #38741	; 0x9755	
stmdbmi	pc, {r0, r1, r2, r3, r4, r6, r8, sl, lr}^	; <UNPREDICTABLE>	
		; <UNDEFINED> instruction	 0x46464f5f
subscs	r4, r4, r3, asr r5		
eorscc	r7, r0, r0, lsr r8		
eorscc	r3, r0, r0, lsr r0		
stmdapl	r0, {r0, r4, r5, ip, sp}		
cmpmi	pc, r9, asr #24		
subpl	r5, r5, #1275068417	; 0x4c000001	
movtmi	r5, #65364	; 0xff54	
subspl	r5, r2, #281018368	; 0x10c00000	
teqcc	r0, r5, asr #8		
cmppl	r0, #0, 16		
cmpmi	sp, pc, asr r4		
mcrmi	15, 2, r5, cr9, cr2, {1}		
strbmi	r5, [r9], #-3924	; 0xfffff0ac	
eorseq	r3, r8, r0, lsr #8		
stmdbvs	r4!, {r0, r3, r5, r6, r8, r9, ip, sp, lr}^		
ldmdacs	r4!, {r0, r1, r2, r5, r6, r8, fp, sp, lr}^		
stmdbcs	r3!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}^		
svcpl	0x005f2820		
rsbsvc	r7, r9, r3, ror #8		
svcvs	0x006c5f65		
rsbsvc	r6, r5, pc, ror #22		
cmpvs	pc, #40, 30	; 0xa0	
cdpmi	6, 5, cr2, cr15, cr9, {1}		
subspl	r0, r8, r9, lsr #32		
subspl	r5, pc, r1, asr #4		
cmppl	pc, #21757952	; 0x14c0000	
svcpl	0x00305f44		
stmdami	r7, {r3, r6, r8, fp, lr}^		
subpl	r4, r4, #1090519040	; 0x41000000	
ldrbmi	r3, [r8, #-32]!	; 0xffffffe0	
eorscc	r3, r0, r0, lsr r1		
subeq	r4, r6, r6, asr #12		
svcpl	0x00545358		
ldrbpl	r5, [pc], #-582	; 6d98 <_HEAP_SIZE+0x4d98>	
strbpl	r5, [r2, #-3928]	; 0xfffff0a8	
teqcc	r0, r3, asr r9		
eorseq	r3, r1, r4, lsr r0		
smlsldmi	r5, r5, r8, r2	; <UNPREDICTABLE>	
cmpcc	r0, pc, asr r3		
strbmi	r5, [sp, #-3893]	; 0xfffff0cb	
ldmdbpl	r2, {r0, r2, r3, r6, r8, r9, sl, fp, lr}^		
cmpmi	r5, pc, asr r6		
ldrbmi	r5, [r2, #-1364]	; 0xfffffaac	
eorcs	r3, r0, #-268435451	; 0xf0000005	
ldfcss	f3, [r5], #-448	; 0xfffffe40	
eorcs	r3, ip, r0, lsr #32		
eorcs	r3, ip, r5, lsr #32		
ldccs	3, cr6, [r0], #-128	; 0xffffff80	
cmncc	r3, r0, lsr #32		
eorscs	r2, r6, #44	; 0x2c	
ldmdbmi	r4, {r8, r9, sl, lr}^		
svcpl	0x0052454d		
cdpmi	15, 5, cr4, cr5, cr3, {2}		
svcpl	0x00524554		
ldrbmi	r5, [r0, #-85]	; 0xffffffab	
		; <UNDEFINED> instruction	 0x464f5f52
strbpl	r5, [r5], #-838	; 0xfffffcba	
rsbscc	r3, r8, r0, lsr #32		
subspl	r0, r8, r4, lsr r0		
subspl	r5, pc, r1, asr #4		
ldrbpl	r3, [pc, #-1875]	; 66b1 <_HEAP_SIZE+0x46b1>	
subscc	r4, pc, r3, asr r2	; <UNPREDICTABLE>	
smlsldmi	r4, r9, pc, r8	; <UNPREDICTABLE>	
strbmi	r4, [r4], #-328	; 0xfffffeb8	
ldmdavc	r0!, {r1, r4, r6, sp}		
eorscc	r3, r0, r5, asr #32		
		; <UNDEFINED> instruction	 0x46464632
cmpmi	r0, r0, lsl #16		
cmpmi	r3, #328	; 0x148	
movtmi	r4, #38741	; 0x9755	
ldrbmi	r3, [pc], #-95	; 6e2c <_HEAP_SIZE+0x4e2c>	
svcpl	0x00545349		
ldrbmi	r4, [r3, #-322]	; 0xfffffebe	
subpl	r4, r4, #1090519040	; 0x41000000	
ldrbtmi	r3, [r8], -r0, lsr #32		
teqcc	r0, r8, lsr r6		
eorseq	r3, r0, r0, lsr r0		
svcpl	0x00545358		
cmppl	pc, #603979777	; 0x24000001	
subspl	r4, r0, r4, asr pc		
eorcc	r4, r0, #1157627904	; 0x45000000	
stmdapl	r0, {r2, r4, r5, sl, fp, lr}		
ldrbmi	r6, [pc, #-3177]	; 61f3 <_HEAP_SIZE+0x41f3>	
rsbvc	r6, r5, r8, ror r3		
mcrvs	9, 3, r6, cr15, cr4, {3}		
rsbvs	r6, r1, #1104	; 0x450	
cmpvs	sp, ip, ror #10		
fstmdbxmi	r8!, {d6-d62}	;@ Deprecated	
stmdbcs	fp!, {r0, r5, r6, r8, r9, ip, sp, lr}^		
cmnvs	r4, #32, 26	; 0x800	
ldmdacs	r2!, {r4, r5, r6, r8, r9, ip, sp, lr}^		
rsbvc	r6, r3, sp, ror #12		
stmdbcs	r8!, {r0, r1, r4, r5, r6, r9, ip, sp, lr}		
cfmadda32vc	mvax1, mvax2, mvfx0, mvfx0		
cmpvs	sp, r0, lsr #16		
		; <UNDEFINED> instruction	 0x26206b73
mcrrmi	8, 2, r5, r9, cr0		
cmpmi	r8, #398458880	; 0x17c00000	
ldmdbmi	r4, {r0, r2, r6, ip, lr}^		
cmpmi	pc, pc, asr #28		
stmdbcs	r9!, {r2, r3, r6, sl, fp, lr}		
strbpl	r4, [lr], #-2304	; 0xfffff700	
cmpmi	pc, #805306371	; 0x30000003	
eorcs	r7, r9, r8, lsr #16		
mcrmi	15, 2, r5, cr9, cr15, {2}		
svcpl	0x00323354		
ldmdbcs	r8!, {r0, r1, r6, fp, sp}^		
cmppl	r0, #0, 16		
subspl	r5, r3, pc, asr r1		
cdpmi	15, 4, cr5, cr9, cr9, {2}		
strbmi	r5, [r9], #-3924	; 0xfffff0ac	
eorseq	r3, r1, r0, lsr #10		
svcpl	0x00545358		
ldmdbmi	r6, {r2, r6, r8, sl, lr}^		
ldmdbmi	pc, {r0, r1, r6, r8, sl, lr}^	; <UNPREDICTABLE>	
ldrbpl	r5, [r3], #-3923	; 0xfffff0ad	
ldrbmi	r5, [r4, #-577]	; 0xfffffdbf	
ldcmi	0, cr2, [r5], #-272	; 0xfffffef0	
cmpmi	r0, r0, lsl #16		
cmppl	r0, #328	; 0x148	
mcrrmi	15, 3, r5, r7, cr7		
sfmmi	f4, 2, [r1], {79}	; 0x4f	
strbmi	r4, [sp, #-2388]	; 0xfffff6ac	
svcpl	0x00305f52		
stmdapl	r1, {r0, r1, r4, r6, r8, r9, sl, fp, ip, lr}^		
cmpmi	r2, r9, asr #30		
strbmi	r4, [r1], #-1363	; 0xfffffaad	
eorcc	r5, r0, r4, asr #4		
		; <UNDEFINED> instruction	 0x46384678
eorscc	r3, r2, r0, lsr r0		
subspl	r0, r8, r0, lsr r0		
ldmdapl	pc, {r0, r6, r9, ip, lr}^	; <UNPREDICTABLE>	
subpl	r5, r2, r5, asr r3		
svcpl	0x00305f53		
stmdami	r7, {r3, r6, r8, fp, lr}^		
subpl	r4, r4, #1090519040	; 0x41000000	
ldrbmi	r3, [r8, #-32]!	; 0xffffffe0	
eorscc	r3, r0, #48	; 0x30	
subeq	r4, r6, r6, asr #12		
smlsldmi	r5, r5, r8, r2	; <UNPREDICTABLE>	
cmpcc	r0, pc, asr r3		
ldrbmi	r5, [r0, #-3893]	; 0xfffff0cb	
cmpmi	pc, #85983232	; 0x5200000	
strbmi	r4, [ip, #-857]	; 0xfffffca7	
strbpl	r4, [pc, #-863]	; 6bf5 <_HEAP_SIZE+0x4bf5>	
subpl	r5, r5, #1308622848	; 0x4e000000	
cmncc	r0, r0, lsr #4		
eorcc	r2, r0, r5, lsr ip		
eorcc	r2, r5, ip, lsr #32		
teqvs	r0, #44	; 0x2c	
teqvs	r0, #14592	; 0x3900	
eorcs	r3, ip, r1, lsr r3		
stmdapl	r0, {r4, r5, r9, sp}		
svcpl	0x00524150		
cmpmi	r4, #88, 8	; 0x58000000	
cmpcc	pc, r0, asr r3	; <UNPREDICTABLE>	
strbpl	r4, [lr], #-2399	; 0xfffff6a1	
subspl	r2, r8, r2, asr r0		
ldrbpl	r5, [r4], #-3923	; 0xfffff0ad	
cmpcc	pc, r3, asr #32		
strbpl	r4, [lr], #-2399	; 0xfffff6a1	
subeq	r4, r4, pc, asr r9		
svcpl	0x00545358		
svcmi	0x00464946		
svcpl	0x004f4e5f		
stclmi	15, cr4, [pc, #-328]	; 6e60 <_HEAP_SIZE+0x4e60>	
ldfmis	f3, [r1], #-128	; 0xffffff80	
cmpmi	r0, r0, lsl #16		
cmppl	r0, #328	; 0x148	
subcc	r5, r9, #55, 30	; 0xdc	
svcpl	0x00315f43		
subspl	r4, r4, #1168	; 0x490	
cmppl	r0, #32, 16	; 0x200000	
teqmi	r2, #1556480	; 0x17c000	
mcrmi	15, 2, r5, cr9, cr1, {1}		
strbmi	r5, [r9], #-3924	; 0xfffff0ac	
strbpl	r4, [lr], #-2304	; 0xfffff700	
cmpmi	pc, #905969664	; 0x36000000	
eorcs	r7, r9, r8, lsr #16		
mcrmi	15, 2, r5, cr9, cr15, {2}		
svcpl	0x00343654		
ldmdbcs	r8!, {r0, r1, r6, fp, sp}^		
ldrbmi	r5, [r2, #-2048]	; 0xfffff800	
subpl	r5, r3, r7, asr #30		
ldmdbmi	pc, {r0, r4, r5, r8, sl, ip, sp}^	; <UNPREDICTABLE>	
mcrrmi	6, 4, r5, r1, cr14		
cfldrdmi	mvd4, [r4], {95}	; 0x5f	
movtpl	r5, #8002	; 0x1f42	
eorcs	r4, r0, #1224736768	; 0x49000000	
ldfcss	f3, [r5], #-448	; 0xfffffe40	
eorcs	r3, ip, r0, lsr #32		
eorcs	r3, ip, r5, lsr #32		
ldccs	3, cr6, [r8], #-128	; 0xffffff80	
strbtcc	r2, [r3], -r0, lsr #32		
eorscs	r2, r2, #44	; 0x2c	
ldrbpl	r5, [r3], #-2048	; 0xfffff800	
		; <UNDEFINED> instruction	 0x5645445f
svcpl	0x00454349		
movtmi	r4, #64578	; 0xfc42	
svcmi	0x004e5f4b		
svcmi	0x00465f54		
subcs	r4, r4, r5, asr lr		
movwvc	r4, #3123	; 0xc33	
stmdbvs	lr!, {r2, r4, r5, r6, r9, ip, sp, lr}^		
rsbscs	r6, r0, r3, ror #26		
mrcvs	4, 3, r7, cr2, cr3, {3}		
ldrbvs	r6, [r3, #-355]!	; 0xfffffe9d	
rsbseq	r6, r0, r3, ror #26		
svcpl	0x00535058		
svcpl	0x00514946		
svcpl	0x00544e49		
eorcc	r4, r0, #1224736768	; 0x49000000	
ldrbpl	r0, [r8], #-56	; 0xffffffc8	
cmpmi	r4, #268	; 0x10c	
svcmi	0x005f5253		
ldrbmi	r4, [r3, #-1606]	; 0xfffff9ba	
eorseq	r2, r0, r4, asr r0		
subpl	r5, r1, #88	; 0x58	
cmppl	r1, #6225920	; 0x5f0000	
cmppl	r0, #80, 18	; 0x140000	
ldmdbmi	pc, {r0, r1, r2, r3, r4, r6, ip, sp}^	; <UNPREDICTABLE>	
subscs	r5, r2, lr, asr #8		
svcpl	0x00535058		
ldmdbmi	r0, {r0, r4, r6, r8, r9, ip, lr}^		
strbpl	r4, [lr], #-2399	; 0xfffff6a1	
subeq	r4, r4, pc, asr r9		
svcpl	0x00435458		
cmpmi	r3, #-1073741808	; 0xc0000010	
svcpl	0x00454441		
strbmi	r4, [r4, #-3917]	; 0xfffff0b3	
ldrbpl	r4, [r0], #-3935	; 0xfffff0a1	
subcs	r4, lr, r9, asr #30		
eorscc	r7, r0, r0, lsr r8		
eorscc	r3, r0, r0, lsr r0		
mrrcmi	0, 3, r3, r5, cr8		
ldrbpl	r5, [r3], #-2048	; 0xfffff800	
movtmi	r4, #39263	; 0x995f	
mcrrmi	3, 5, r5, r5, cr15		
movtpl	r5, #21574	; 0x5446	
cmpmi	r6, r4, asr pc		
strbmi	r4, [r5], #-3145	; 0xfffff3b7	
ldrcc	r3, [r0, -r0, lsr #2]!		
cmppl	r8, #54	; 0x36	
stmdbmi	r7, {r0, r1, r6, r8, sl, ip, lr}^		
subspl	r5, r3, r3, asr #30		
cmpmi	r4, r9, asr #30		
strbpl	r4, [r5], #-1874	; 0xfffff8ae	
		; <UNDEFINED> instruction	 0x46464f5f
subscs	r4, r4, r3, asr r5		
eorscc	r7, r0, r0, lsr r8		
ldmdacc	r0!, {r4, r5, ip, sp}		
stmdapl	r0, {r4, r5, ip, sp}		
		; <UNDEFINED> instruction	 0x47554353
cmppl	pc, #603979777	; 0x24000001	
cmpmi	pc, #80, 18	; 0x140000	
svcpl	0x00355550		
blmi	14d7648 <__undef_stack+0x13bdda8>		
rsbscc	r3, r8, r0, lsr #32		
eorscc	r3, r0, r0, lsr r0		
eorseq	r3, r0, r0, lsr r2		
subpl	r5, r1, #88	; 0x58	
ldrbpl	r4, [r0, #-863]	; 0xfffffca1	
subcs	r4, r4, pc, asr r9		
subspl	r0, r8, #48	; 0x30	
cmpmi	pc, #18087936	; 0x1140000	
svcpl	0x00353150		
subscc	r4, r0, #312	; 0x138	
cmncc	r0, r0, lsr #4		
eorcc	r2, r0, r5, lsr ip		
eorcc	r2, r5, ip, lsr #32		
teqvs	r0, #44	; 0x2c	
teqvs	r0, #14080	; 0x3700	
eorcs	r3, ip, r1, lsr r3		
movwmi	r2, #561	; 0x231	
ldrbpl	r4, [pc], #-2892	; 715c <_HEAP_SIZE+0x515c>	
teqmi	r0, #68608	; 0x10c00	
blmi	10dae94 <__undef_stack+0xfc15f4>		
ldrbmi	r5, [r0, #-3923]	; 0xfffff0ad	
ldrbmi	r5, [r3, #-3922]	; 0xfffff0ae	
stclvs	0, cr0, [r3], #-268	; 0xfffffef4	
rsbvc	r2, r1, #7995392	; 0x7a0000	
stmdacs	r0!, {r0, r1, r2, r5, r6, r8, fp, sp}		
cmnvc	lr, #515899392	; 0x1ec00000	
strbvs	r6, [lr, #-1897]!	; 0xfffff897	
stmdavs	r3!, {r2, r5, r6, sp}^		
eorvc	r7, r0, #268435462	; 0x10000006	
blcc	1b1f764 <__undef_stack+0x1a05ec4>		
cmpvs	pc, r0, lsr #30		
svcpl	0x005f6d73		
ldrbvc	r5, [pc], -r0, lsr #30		
strbtvc	r6, [r1], #-3183	; 0xfffff391	
svcpl	0x00656c69		
eorcs	r2, r0, #6225920	; 0x5f0000	
ldmdbeq	sl!, {r0, r1, r5, r6, sl, fp, sp, lr}^		
strcs	r3, [ip, #-37]!	; 0xffffffdb	
bcc	80fa74 <__undef_stack+0x6f61d4>		
eorsvc	r2, sp, #32, 4		
eorvc	r2, r8, #34	; 0x22	
stmdbcs	ip!, {r1, r2, r4, r5, r6, r8, sp, lr}^		
eorcs	r3, r0, #32, 20	; 0x20000	
stmdacs	r0!, {r1, r4, r5, r6, r9, sp}		
stmdbcs	r7!, {r0, r5, r6, r9, ip, sp, lr}^		
eorscs	r2, fp, r0, lsr #18		
stclvs	6, cr7, [r1], #-456	; 0xfffffe38	
ldmdbcs	sp!, {r0, r1, r3, r4, r5, sp}^		
cmpmi	r0, r0, lsl #16		
ldrbpl	r5, [r8], #-3922	; 0xfffff0ae	
cmppl	r0, #84, 6	; 0x50000001	
ldrbmi	r3, [pc], #-95	; 71e4 <_HEAP_SIZE+0x51e4>	
movtmi	r5, #38469	; 0x9645	
strbmi	r5, [r9], #-3909	; 0xfffff0bb	
cmpmi	r0, r0, lsr #16		
cmppl	r0, #328	; 0x148	
ldrbpl	r5, [r4], #-3895	; 0xfffff0c9	
svcpl	0x00305f43		
ldmdbmi	r6, {r2, r6, r8, sl, lr}^		
ldmdbmi	pc, {r0, r1, r6, r8, sl, lr}^	; <UNPREDICTABLE>	
cdpmi	0, 4, cr0, cr9, cr4, {2}		
cmppl	pc, #1392508928	; 0x53000000	
subcs	r4, r3, r9, asr lr		
stmdacs	r2!, {r0, r3, r5, r6, r8, r9, ip, sp, lr}^		
cdpmi	0, 4, cr0, cr9, cr9, {1}		
cmpmi	r6, r4, asr pc		
ldrtcc	r5, [r6], #-1107	; 0xfffffbad	
stmdapl	r1, {r0, r1, r2, r3, r4, r6, r8, sl, fp, lr}^		
ldmdbmi	pc, {r5, r8, r9, sl, fp, ip, lr}^	; <UNPREDICTABLE>	
ldrbmi	r5, [pc], -lr, asr #8		
ldrbcc	r5, [r4], -r1, asr #6		
cmpmi	sp, r4, lsr pc		
subseq	r5, pc, r8, asr pc	; <UNPREDICTABLE>	
svcpl	0x00435458		
svcpl	0x00524354		
movtpl	r4, #26191	; 0x664f	
stmdacc	r0!, {r0, r2, r6, sl, ip, lr}		
cmpmi	r0, r0, lsl #16		
		; <UNDEFINED> instruction	 0x57585f52
cmppl	r0, #68, 8	; 0x44000000	
ldmdbmi	pc, {r0, r1, r2, r3, r4, r6, ip, sp}^	; <UNPREDICTABLE>	
subscs	r5, r2, lr, asr #8		
svcpl	0x00535058		
svcpl	0x00544457		
svcpl	0x00544e49		
stmdbmi	r0, {r0, r3, r6, sl, lr}		
ldrbmi	r5, [pc], -lr, asr #8		
ldrbcc	r5, [r4], -r1, asr #6		
stmdbmi	sp, {r2, r4, r5, r8, r9, sl, fp, ip, lr}^		
stccs	0, cr2, [r8, #-312]!	; 0xfffffec8	
mcrmi	15, 2, r5, cr9, cr15, {2}		
cmpmi	r6, r4, asr pc		
ldrtcc	r5, [r6], #-1107	; 0xfffffbad	
stmdapl	r1, {r0, r1, r2, r3, r4, r6, r8, sl, fp, lr}^		
stccs	15, cr5, [r0, #-380]!	; 0xfffffe84	
eoreq	r3, r9, r0, lsr #2		
smlsldmi	r5, r5, r8, r2	; <UNPREDICTABLE>	
subspl	r4, r0, #24903680	; 0x17c0000	
ldrbtcc	r2, [r2], #-52	; 0xffffffcc	
ldrbmi	r5, [r2, #-2048]	; 0xfffff800	
subpl	r5, r3, r7, asr #30		
		; <UNDEFINED> instruction	 0x565f3531
svcmi	0x00545f41		
svcpl	0x0041505f		
strbmi	r5, [r8, #-1103]	; 0xfffffbb1	
eorscs	r5, r2, r2, asr pc		
ldrcc	r7, [r1, #-34]!	; 0xffffffde	
ldccs	0, cr2, [r0], #-176	; 0xffffff50	
cfldr32cs	mvfx2, [r0], #-128	; 0xffffff80	
strbcc	r2, [r3, -r0, lsr #32]!		
teqvs	r0, #44	; 0x2c	
		; <UNDEFINED> instruction	 0x36202c38
subspl	r0, r8, r2, lsr #32		
subspl	r5, pc, r1, asr #4		
subspl	r3, pc, #21757952	; 0x14c0000	
cmpcc	pc, r1, asr #26		
cmpmi	pc, pc, asr r3	; <UNPREDICTABLE>	
subsmi	r4, pc, #88, 18	; 0x160000	
cmpmi	r5, r1, asr #6		
subscs	r4, r2, r4, asr #8		
		; <UNDEFINED> instruction	 0x46467830
eorscc	r4, r0, r6, asr #6		
stmdapl	r0, {r4, r5, ip, sp}		
ldrbmi	r4, [pc, #-3145]	; 66bb <_HEAP_SIZE+0x46bb>	
subpl	r4, r5, r8, asr r3		
mcrmi	9, 2, r4, cr15, cr4, {2}		
svcpl	0x0044495f		
cmpmi	r4, r4, asr #2		
svcmi	0x0042415f		
ldmdbmi	pc, {r1, r4, r6, sl, ip, lr}^	; <UNPREDICTABLE>	
strtcc	r5, [r0], #-1102	; 0xfffffbb2	
ldrbpl	r5, [r3], #-2048	; 0xfffff800	
strbpl	r4, [pc], #-3679	; 7328 <_HEAP_SIZE+0x5328>	
cmpmi	lr, pc, asr r5		
strbmi	r4, [r5], #-3138	; 0xfffff3be	
lfmmi	f3, 4, [r9], #-128	; 0xffffff80	
cmpmi	r0, r0, lsl #16		
cmppl	r0, #328	; 0x148	
subcc	r5, r9, #55, 30	; 0xdc	
svcpl	0x00305f43		
subspl	r4, r4, #1168	; 0x490	
cmppl	r0, #32, 16	; 0x200000	
teqmi	r2, #1556480	; 0x17c000	
mcrmi	15, 2, r5, cr9, cr0, {1}		
strbmi	r5, [r9], #-3924	; 0xfffff0ac	
cmppl	r0, #0, 16		
cmpmi	r4, #1593835520	; 0x5f000000	
svcpl	0x00315f30		
svcpl	0x00544e49		
strtcc	r4, [r0], #-1097	; 0xfffffbb7	
subspl	r0, r8, r3, lsr r0		
cmppl	pc, #268435460	; 0x10000004	
stmdbmi	r7, {r0, r1, r6, r8, sl, ip, lr}^		
movtmi	r5, #8003	; 0x1f43	
strbmi	r5, [r2, #-3915]	; 0xfffff0b5	
ldrbmi	r4, [r2, #-3910]	; 0xfffff0ba	
stmdapl	r0, {r5, ip, sp}		
ldrbtpl	r6, [r5], #-851	; 0xfffffcad	
rsbvc	r6, r5, #6720	; 0x1a40	
strbtvc	r5, [r5], #-863	; 0xfffffca1	
strbtvc	r6, [lr], #-3907	; 0xfffff0bd	
rsbpl	r6, ip, #456	; 0x1c8	
eormi	r6, r8, #26476544	; 0x1940000	
cmnmi	r5, r1, ror #6		
cfldrdcs	mvd6, [r2], #-400	; 0xfffffe70	
strbvc	r6, [ip, #-342]!	; 0xfffffeaa	
stmdapl	r0!, {r0, r2, r5, r6, r8, fp, sp}		
ldrbtpl	r6, [r5], #-851	; 0xfffffcad	
rsbvc	r6, r5, #6720	; 0x1a40	
ldmdbvs	r2!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, ip, lr}^		
ldrbvs	r6, [r2, #-1396]	; 0xfffffa8c	
cmpvs	r2, r7, ror #16		
strbvs	r6, [r1], #-1395	; 0xfffffa8d	
eorcs	r7, ip, r4, ror #4		
strbpl	r5, [r3, #-856]	; 0xfffffca8	
strbmi	r4, [sp, #-2388]	; 0xfffff6ac	
svcmi	0x00435f52		
svcmi	0x0052544e		
strbmi	r5, [pc], -ip, asr #30		
strbpl	r5, [r5], #-838	; 0xfffffcba	
cmpvs	r6, ip, lsr #32		
stmdbcs	r5!, {r2, r3, r5, r6, r8, sl, ip, sp, lr}^		
cmpmi	r0, r0, lsl #16		
cmppl	r0, #328	; 0x148	
strbmi	r5, [r4], #-3895	; 0xfffff0c9	
svcpl	0x00305f52		
stmdapl	r1, {r0, r1, r4, r6, r8, r9, sl, fp, ip, lr}^		
cmpmi	r2, r9, asr #30		
strbmi	r4, [r1], #-1363	; 0xfffffaad	
eorcc	r5, r0, r4, asr #4		
teqcc	r0, r8, ror r0		
eorscc	r3, r0, r0, lsr r0		
subspl	r0, r8, r0, lsr r0		
		; <UNDEFINED> instruction	 0x46415f53
subsmi	r3, pc, #1073741842	; 0x40000012	
cmpmi	r5, r1, asr #6		
subscs	r4, r2, r4, asr #8		
stmdacc	r6, {r4, r5, fp, ip, sp, lr}^		
eorscc	r3, r9, r0, lsr r0		
stmdapl	r0, {r4, r5, ip, sp}		
svcpl	0x00474552		
subpl	r5, r6, #80740352	; 0x4d00000	
subpl	r5, r4, r0, lsr pc		
movtpl	r4, #7519	; 0x1d5f	
eorcc	r2, r8, fp, asr #32		
stccc	6, cr4, [r0], #-480	; 0xfffffe20	
subspl	r2, r8, #60	; 0x3c	
ldclmi	7, cr4, [pc, #-276]	; 7340 <_HEAP_SIZE+0x5340>	
subscc	r4, r2, r6, asr r6		
svcpl	0x0050445f		
ldmdbcs	r4, {r1, r6, r8, fp, lr}^		
ldrbpl	r5, [r3], #-2048	; 0xfffff800	
subsmi	r4, r0, #380	; 0x17c	
svcpl	0x00425241		
cmpmi	r6, r9, asr #28		
svcpl	0x0044494c		
svcmi	0x00495250		
ldmdbpl	r4, {r1, r4, r6, r8, fp, lr}^		
ldrcc	r3, [r1, -r0, lsr #2]!		
subspl	r0, r8, r6, lsr r0		
ldmdapl	pc, {r0, r6, r9, ip, lr}^	; <UNPREDICTABLE>	
ldrbpl	r4, [r2], #-341	; 0xfffffeab	
cmpcc	pc, r0, asr r3	; <UNPREDICTABLE>	
svcmi	0x004c435f		
ldmdami	pc, {r0, r1, r6, r8, r9, fp, lr}^	; <UNPREDICTABLE>	
subspl	r2, r8, sl, asr r0		
ldmdapl	pc, {r0, r6, r9, ip, lr}^	; <UNPREDICTABLE>	
ldrbpl	r4, [r2], #-341	; 0xfffffeab	
cmpcc	pc, r0, asr r3	; <UNPREDICTABLE>	
subpl	r5, r1, #398458880	; 0x17c00000	
mcrrmi	15, 5, r5, r3, cr4		
subpl	r5, r6, #300	; 0x12c	
ldmdami	pc, {r0, r2, r6, r8, ip, lr}^	; <UNPREDICTABLE>	
subspl	r0, r8, sl, asr r0		
subspl	r5, pc, r1, asr #4		
ldrbmi	r3, [pc], #-1875	; 74c4 <_HEAP_SIZE+0x54c4>	
rdfmiem	f4, f7, #5.0		
strbmi	r5, [r4, #-3923]	; 0xfffff0ad	
strbmi	r4, [r3, #-2390]	; 0xfffff6aa	
subcs	r4, r4, pc, asr r9		
subspl	r0, r8, r0, lsr r0		
subspl	r5, pc, r1, asr #4		
ldrbmi	r3, [pc, #-1875]	; 6d8d <_HEAP_SIZE+0x4d8d>	
subpl	r4, r5, #84, 16	; 0x540000	
svcpl	0x0054454e		
mcrmi	15, 2, r5, cr5, cr0, {1}		
cmppl	pc, #1157627904	; 0x45000000	
svcpl	0x0052434c		
ldcmi	0, cr3, [r0, #-196]!	; 0xffffff3c	
svcpl	0x00535042		
subscc	r4, r6, r4, asr #18		
stmdapl	r0, {r5, fp, ip, sp}		
svcpl	0x00524150		
mcrmi	3, 2, r4, cr1, cr8, {2}		
subscc	r5, pc, r0, asr r3	; <UNPREDICTABLE>	
strbpl	r4, [lr], #-2399	; 0xfffff6a1	
subspl	r2, r8, r2, asr r0		
cmpmi	r3, r3, asr pc		
ldmdbmi	pc, {r1, r2, r3, r6, ip, sp}^	; <UNPREDICTABLE>	
ldmdbmi	pc, {r1, r2, r3, r6, sl, ip, lr}^	; <UNPREDICTABLE>	
ldmdbmi	r8, {r2, r6}^		
stmdapl	r5, {r2, r3, r6, r8, r9, sl, fp, ip, lr}^		
ldrbpl	r4, [r0], #-1347	; 0xfffffabd	
svcpl	0x004e4f49		
ldrbmi	r4, [pc], -r9, asr #8		
ldmdbmi	pc, {r0, r3, r6, r8, ip, lr}^	; <UNPREDICTABLE>	
strtcc	r5, [r0], -lr, asr #8		
cmpmi	r0, r0, lsl #16		
ldrbpl	r5, [r8], #-3922	; 0xfffff0ae	
cmppl	r0, #84, 6	; 0x50000001	
subsmi	r3, pc, #-268435451	; 0xf0000005	
cmpmi	r5, r1, asr #6		
subscs	r4, r2, r4, asr #8		
stmdacc	r6, {r4, r5, fp, ip, sp, lr}^		
eorscc	r3, r1, r0, lsr r0		
stmdapl	r0, {r4, r5, fp, ip, sp}		
		; <UNDEFINED> instruction	 0x47554353
subspl	r4, pc, r9, asr #6		
cmpmi	pc, #80, 18	; 0x140000	
ldclmi	8, cr3, [pc, #-192]	; 74b4 <_HEAP_SIZE+0x54b4>	
subcs	r5, fp, r1, asr #6		
eorscc	r7, r0, r0, lsr r8		
teqcc	r0, r0, lsr r0		
svcpl	0x00003030		
ldfmie	f4, [pc], {86}	; 0x56	
svcpl	0x00545349		
stmdbmi	r6, {r2, r6, r8, sl, lr}^		
subcs	r4, r4, lr, asr #10		
strbpl	r4, [lr], #-2304	; 0xfffff700	
movtpl	r4, #5727	; 0x165f	
svcpl	0x00323354		
subcs	r4, lr, sp, asr #18		
svcpl	0x005f2d28		
svcpl	0x00544e49		
ldrbpl	r4, [r3], #-326	; 0xfffffeba	
lfmmi	f3, 2, [pc, #-204]	; 74e8 <_HEAP_SIZE+0x54e8>	
svcpl	0x005f5841		
teqcc	r0, r0, lsr #26		
subspl	r0, r8, r9, lsr #32		
ldmdapl	pc, {r0, r6, r9, ip, lr}^	; <UNPREDICTABLE>	
subpl	r4, r1, r4, asr #26		
svcpl	0x00305f53		
strbmi	r4, [lr, #-3908]	; 0xfffff0bc	
strbpl	r4, [lr], #-2399	; 0xfffff6a1	
eorscs	r5, r0, r2, asr pc		
svcpl	0x00535058		
subcc	r4, r1, r4, asr #26		
strbpl	r4, [lr], #-2399	; 0xfffff6a1	
subeq	r4, r4, pc, asr r9		
svcpl	0x00544e49		
ldrbpl	r4, [r3], #-326	; 0xfffffeba	
ldclmi	6, cr3, [pc, #-196]	; 7530 <_HEAP_SIZE+0x5530>	
svcpl	0x00205841		
strbpl	r4, [lr], #-2399	; 0xfffff6a1	
movtpl	r4, #5727	; 0x165f	
svcpl	0x00363154		
svcpl	0x0058414d		
mcrmi	0, 2, r0, cr9, cr15, {2}		
stmdapl	r1, {r2, r4, r6, r8, sl, fp, lr}^		
mcrmi	13, 2, r4, cr9, cr15, {2}		
pushmi	{r5, fp, sp}		
cmpmi	sp, lr, asr #8		
cmpmi	sp, r8, asr pc		
eorcs	r2, sp, r8, asr r0		
stmdapl	r0, {r0, r4, r5, r8, fp, sp}		
ldrbmi	r5, [pc], #-848	; 762c <_HEAP_SIZE+0x562c>	
svcpl	0x0036414d		
svcpl	0x00544e49		
strcc	r4, [r0, -r9, asr #8]!		
subspl	r0, r8, #52	; 0x34	
cmpmi	pc, #18087936	; 0x1140000	
svcpl	0x00525350		
svcpl	0x00514946		
submi	r4, r1, #1104	; 0x450	
eorcc	r4, r0, ip, asr #10		
eorseq	r3, r0, r8, ror r4		
smlsldmi	r5, r5, r8, r2	; <UNPREDICTABLE>	
cmpcc	r0, pc, asr r3		
svcmi	0x00435f35		
svcmi	0x0052544e		
stclmi	15, cr5, [lr, #-304]	; 0xfffffed0	
subsmi	r4, pc, #1146880	; 0x118000	
eorcc	r5, r0, r9, asr #8		
eorscc	r3, r8, r8, ror r0		
eorscc	r3, r0, r0, lsr r0		
subspl	r0, r8, r0, lsr r0		
ldmdapl	pc, {r0, r6, r9, ip, lr}^	; <UNPREDICTABLE>	
subpl	r5, r3, r4, asr r4		
svcpl	0x00305f53		
movtmi	r4, #64579	; 0xfc43	
bpl	121f3bc <__undef_stack+0x1105b1c>		
cmpmi	r0, r0, lsr #16		
ldrbpl	r5, [r8], #-3922	; 0xfffff0ae	
cmppl	r0, #84, 6	; 0x50000001	
ldrbpl	r3, [pc], #-95	; 76a0 <SLCRlockKey+0x25>	
cmpmi	pc, #84, 6	; 0x50000001	
ldrbmi	r4, [pc], -ip, asr #22		
svcpl	0x00514552		
stmdapl	r0, {r3, r6, r9, fp, ip, lr}		
svcpl	0x00474552		
ldrcc	r5, [r1, #-67]!	; 0xffffffbd	
mcrmi	3, 2, r4, cr15, cr15, {2}		
sfmmi	f5, 2, [pc], {84}	; 0x54	
subsmi	r4, pc, #6080	; 0x17c0	
eorcc	r5, r0, r9, asr #8		
eorscc	r3, r0, r8, ror r0		
eorscc	r3, r0, r0, lsr r0		
subspl	r0, r8, r1, lsr r0		
subpl	r5, r6, r3, asr pc		
svcpl	0x00364147		
svcpl	0x00544e49		
strtcc	r4, [r0], -r9, asr #8		
cmppl	r8, #55	; 0x37	
ldmdbmi	r4, {r0, r1, r6, r8, sl, ip, lr}^		
svcpl	0x0052454d		
strbpl	r4, [lr], #-3907	; 0xfffff0bd	
svcpl	0x004c4f52		
movtpl	r5, #21072	; 0x5250	
strbmi	r4, [ip, #-323]	; 0xfffffebd	
ldmdami	r3, {r1, r4, r6, r8, r9, sl, fp, ip, lr}^		
subscs	r4, r4, r9, asr #12		
subspl	r0, r8, #56	; 0x38	
ldrbmi	r4, [pc], -r5, asr #14		
subpl	r5, r3, #80, 6	; 0x40000001	
cmpmi	r8, #1556480	; 0x17c000	
eorscs	r2, r1, r0, lsr #16		
strtcc	r3, [r0], #-3132	; 0xfffff3c4	
cmppl	r8, #41	; 0x29	
stmdbmi	r7, {r0, r1, r6, r8, sl, ip, lr}^		
subspl	r5, r3, r3, asr #30		
svcpl	0x004e5f49		
blmi	14d7c68 <__undef_stack+0x13be3c8>		
rsbscc	r3, r8, r0, lsr #32		
eorscc	r3, r0, r0, lsr r0		
eorseq	r3, r1, r0, lsr r0		
cmpmi	r0, pc, asr r8		
strbmi	r4, [sp, #-338]	; 0xfffffeae	
cmppl	r2, #84, 10	; 0x15000000	
svcpl	0x0053505f		
eoreq	r5, r0, r8, asr #30		
smlsldmi	r5, r5, r8, r2	; <UNPREDICTABLE>	
cmpcc	r0, pc, asr r3		
svcmi	0x00435f35		
svcmi	0x0052544e		
subspl	r5, r4, #76, 30	; 0x130	
stmdbmi	r2, {r0, r2, r6, r8, r9, sl, fp, ip, lr}^		
ldmdavc	r0!, {r2, r4, r6, sp}		
eorscc	r3, r0, r1, lsr r0		
eorscc	r3, r0, r0, lsr r0		
cmpmi	r0, r0, lsl #16		
cmppl	r0, #328	; 0x148	
		; <UNDEFINED> instruction	 0x46415f37
svcpl	0x00305f49		
stmdapl	r1, {r0, r1, r4, r6, r8, r9, sl, fp, ip, lr}^		
stmdbmi	r8, {r0, r3, r6, r8, r9, sl, fp, ip, lr}^		
strbmi	r4, [r1], #-2119	; 0xfffff7b9	
eorcc	r5, r0, r4, asr #4		
eorscc	r4, r8, r8, ror r6		
		; <UNDEFINED> instruction	 0x46463830
cmppl	r5, #70	; 0x46	
subspl	r5, pc, #1342177284	; 0x50000004	
ldmdami	r4, {r0, r1, r2, r4, r6, r8, r9, sl, fp, ip, lr}^		
strbmi	r4, [r1], #-1362	; 0xfffffaae	
strbmi	r5, [r9], #-95	; 0xffffffa1	
cmncc	r0, r0, lsr #4		
eorcc	r2, r0, r5, lsr ip		
eorcc	r2, r5, ip, lsr #32		
cmncc	r3, ip, lsr #32		
eorcs	r2, r0, r3, lsr ip		
eorcs	r3, ip, r3, rrx		
stmdapl	r0, {r1, r4, r5, r9, sp}		
ldmdbmi	pc, {r0, r1, r4, r6, sl, ip, lr}^	; <UNPREDICTABLE>	
ldrbmi	r4, [pc], #-841	; 77d8 <SLCRlockKey+0x15d>	
subspl	r5, pc, #84, 4	; 0x40000005	
submi	r4, r4, #1073741841	; 0x40000011	
svcpl	0x004b4341		
svcmi	0x00525245		
eorscc	r2, r1, r2, asr r0		
stmdapl	r0, {r3, r4, r5, sl, ip, sp}		
svcpl	0x00524150		
ldmdbmi	r0, {r3, r4, r6, r8, r9, ip, lr}^		
subscc	r5, pc, r0, asr r3	; <UNPREDICTABLE>	
strbpl	r4, [lr], #-2399	; 0xfffff6a1	
subspl	r2, r8, r2, asr r0		
subspl	r5, r3, r3, asr pc		
ldmdbmi	pc, {r0, r3, r6, ip, sp}^	; <UNPREDICTABLE>	
ldmdbmi	pc, {r1, r2, r3, r6, sl, ip, lr}^	; <UNPREDICTABLE>	
subspl	r0, r8, r4, asr #32		
subspl	r5, pc, r1, asr #4		
subspl	r3, pc, #21757952	; 0x14c0000	
subscc	r4, pc, r1, asr #26		
cmpmi	pc, pc, asr r3	; <UNPREDICTABLE>	
ldmdami	pc, {r3, r4, r6, r8, fp, lr}^	; <UNPREDICTABLE>	
cmpmi	r8, r9, asr #14		
subscs	r4, r2, r4, asr #8		
eorscc	r7, r0, r0, lsr r8		
		; <UNDEFINED> instruction	 0x46463330
stmdapl	r0, {r1, r2, r6, r9, sl, lr}		
svcpl	0x00474552		
subscc	r5, r2, #71	; 0x47	
eorseq	r7, r2, r0, lsr #4		
subpl	r5, r1, #88	; 0x58	
		; <UNDEFINED> instruction	 0x3753505f
stmdbmi	r6, {r0, r1, r2, r3, r4, r6, r8, lr}^		
cmppl	pc, #2080374785	; 0x7c000001	
ldmdbmi	r8, {r0, r1, r2, r3, r4, r6, r8, lr}^		
movtpl	r4, #4703	; 0x125f	
strbmi	r4, [r4], #-325	; 0xfffffebb	
ldmdavc	r0!, {r1, r4, r6, sp}		
eorscc	r3, r0, r6, asr #16		
eorscc	r3, r0, r2, asr #32		
cmpmi	r0, r0, lsl #16		
cmppl	r0, #328	; 0x148	
cmpmi	r3, r7, lsr pc		
svcpl	0x00315f4e		
subspl	r4, r4, #1168	; 0x490	
cmppl	r0, #32, 16	; 0x200000	
mcrmi	3, 2, r4, cr1, cr15, {2}		
mcrmi	15, 2, r5, cr9, cr1, {1}		
strbmi	r5, [r9], #-3924	; 0xfffff0ac	
cmpmi	r3, #0, 16		
movtmi	r4, #38741	; 0x9755	
ldmdbmi	r0, {r0, r1, r2, r3, r4, r6, ip, lr}^		
ldmdbcc	r0!, {r0, r1, r2, r3, r4, r6, r8, r9, lr}		
movtpl	r4, #7519	; 0x1d5f	
ldmdavc	r0!, {r0, r1, r3, r6, sp}		
eorscc	r3, r0, r0, lsr r0		
eorscc	r3, r0, r0, lsr r2		
cmpmi	r0, r0, lsl #16		
cmppl	r0, #328	; 0x148	
cmpmi	r2, r7, lsr pc		
svcpl	0x00305f4d		
stmdapl	r1, {r0, r1, r4, r6, r8, r9, sl, fp, ip, lr}^		
cmpmi	r2, r9, asr #30		
strbmi	r4, [r1], #-1363	; 0xfffffaad	
eorcc	r5, r0, r4, asr #4		
eorscc	r3, r0, r8, ror r0		
eorscc	r3, r0, r0, lsr r0		
ldrbpl	r0, [r8], #-48	; 0xffffffd0	
movtpl	r5, #16195	; 0x3f43	
svcmi	0x00445f52		
cmpmi	pc, #1392	; 0x570	
strbpl	r5, [lr], #-1359	; 0xfffffab1	
movtpl	r4, #7519	; 0x1d5f	
ldmdavc	r0!, {r0, r1, r3, r6, sp}		
eorscc	r3, r0, r0, lsr r0		
eorscc	r3, r0, #48	; 0x30	
cmpmi	r4, #0, 16		
subspl	r4, r3, #2080374785	; 0x7c000001	
cmpmi	lr, pc, asr r5		
svcpl	0x00454c42		
svcpl	0x00544e49		
blmi	14d7e4c <__undef_stack+0x13be5ac>		
rsbscc	r3, r8, r0, lsr #32		
eorscc	r3, r0, r0, lsr r0		
eorseq	r3, r0, r0, lsr r4		
svcpl	0x00545358		
svcpl	0x00495053		
stclmi	15, cr4, [sp, #-268]	; 0xfffffef4	
svcpl	0x00444e41		
svcmi	0x00525245		
teqcc	r1, r2, asr r0		
stmdapl	r0, {r1, r2, r4, r5, r9, ip, sp}		
svcpl	0x00524150		
svcpl	0x00375350		
strbmi	r5, [r8, #-1093]	; 0xfffffbbb	
strbpl	r4, [r5], #-3666	; 0xfffff1ae	
ldrbmi	r3, [pc, #-95]	; 78f5 <SLCRlockKey+0x27a>	
svcpl	0x0054454e		
subpl	r4, r3, #21248	; 0x5300	
eorscc	r3, r0, pc, asr r1		
subpl	r4, r2, r0, lsr sp		
stmdbmi	r4, {r0, r1, r4, r6, r8, r9, sl, fp, ip, lr}^		
stmdacc	r0!, {r1, r2, r4, r6, ip, sp}		
cmpmi	r0, r0, lsl #16		
cmppl	r0, #328	; 0x148	
cmpmi	r8, r7, lsr pc		
subscc	r4, pc, r4, asr #6		
smlsldmi	r4, r9, pc, r8	; <UNPREDICTABLE>	
strbmi	r4, [r4], #-328	; 0xfffffeb8	
ldmdavc	r0!, {r1, r4, r6, sp}		
eorscc	r3, r0, r6, asr #16		
eorscc	r3, r2, r7, lsr r1		
cmpmi	r0, r0, lsl #16		
ldrbpl	r5, [r8, #-3922]	; 0xfffff0ae	
cmppl	r0, #805306373	; 0x30000005	
ldrbmi	r3, [pc], #-95	; 79a0 <SLCRlockKey+0x325>	
movtmi	r5, #38469	; 0x9645	
strbmi	r5, [r9], #-3909	; 0xfffff0bb	
cmpmi	r0, r0, lsr #16		
cmppl	r0, #328	; 0x148	
cmppl	r5, #55, 30	; 0xdc	
svcpl	0x00305f42		
ldmdbmi	r6, {r2, r6, r8, sl, lr}^		
ldmdbmi	pc, {r0, r1, r6, r8, sl, lr}^	; <UNPREDICTABLE>	
subspl	r0, r8, r4, asr #32		
subpl	r5, r6, r3, asr pc		
svcpl	0x00334147		
svcpl	0x00544e49		
strtcc	r4, [r0], -r9, asr #8		
subspl	r0, r8, r4, lsr r0		
subspl	r5, pc, r1, asr #4		
ldrbmi	r3, [pc], #-1875	; 79e0 <SLCRlockKey+0x365>	
cmpmi	pc, #72351744	; 0x4500000	
subscc	r4, pc, r6, asr #14		
		; <UNDEFINED> instruction	 0x5645445f
svcpl	0x00454349		
eorcc	r4, r0, r9, asr #8		
ldrbmi	r5, [r2, #-2048]	; 0xfffff800	
subpl	r5, r3, r7, asr #30		
cmpmi	pc, r1, lsr r5	; <UNPREDICTABLE>	
mcrrmi	8, 5, r5, r9, cr5		
svcpl	0x00595241		
eorcs	r4, r0, #1224736768	; 0x49000000	
ldfcss	f3, [r5], #-448	; 0xfffffe40	
eorcs	r3, ip, r0, lsr #2		
eorcs	r3, ip, r5, lsr #32		
ldccs	3, cr6, [r0], #-128	; 0xffffff80	
rsbcc	r2, r3, r0, lsr #32		
eorscs	r2, r7, #44	; 0x2c	
cmpvs	r3, #0, 16		
cfstrdvs	mvd5, [r9, #-468]!	; 0xfffffe2c	
ldmdbmi	pc, {r0, r2, r5, r6, r9, ip, sp, lr}^	; <UNPREDICTABLE>	
rsbsvc	r4, r8, r3, ror r5		
strbtvs	r7, [r5], #-617	; 0xfffffd97	
cmnvc	lr, #40, 18	; 0xa0000	
cmnvs	lr, #116, 2		
rsbsvc	r5, r4, #101	; 0x65	
stmdacs	r8!, {r0, r3, r5, sp}		
strbvc	r5, [r3, #-856]!	; 0xfffffca8	
strbvs	r6, [sp, #-2388]!	; 0xfffff6ac	
ldrbvs	r5, [r2, #-3954]	; 0xfffff08e	
ldrbvs	r6, [r2, #-1121]	; 0xfffffb9f	
stmdbmi	r8!, {r0, r1, r2, r5, r6, fp, sp}		
cmnvs	r4, lr, ror #6		
rsbpl	r6, r5, lr, ror #6		
sfmcs	f7, 4, [r9, #-464]!	; 0xfffffe30	
mcrvs	3, 3, r4, cr15, cr14, {1}		
cdpcs	9, 6, cr6, cr7, cr6, {3}		
ldrbvs	r6, [r3, #-322]!	; 0xfffffebe	
rsbvc	r6, r4, #1090519040	; 0x41000000	
cmppl	r8, #44	; 0x2c	
ldmdbmi	r4, {r0, r1, r6, r8, sl, ip, lr}^		
svcpl	0x0052454d		
svcpl	0x00525349		
movtpl	r4, #26191	; 0x664f	
eorcs	r5, r9, r5, asr #8		
cmppl	r8, #38	; 0x26	
ldmdbmi	r4, {r0, r1, r6, r8, sl, ip, lr}^		
svcpl	0x0052454d		
svcpl	0x00525349		
cdpmi	6, 4, cr5, cr5, cr5, {2}		
mcrrmi	15, 5, r5, r6, cr4		
ldclmi	7, cr4, [pc, #-260]	; 79a8 <SLCRlockKey+0x32d>	
stmdbcs	fp, {r0, r6, r8, r9, ip, lr}^		
eorscs	r3, sp, r0, lsr #26		
strbpl	r5, [r3, #-856]	; 0xfffffca8	
strbmi	r4, [sp, #-2388]	; 0xfffff6ac	
movtpl	r5, #40786	; 0x9f52	
		; <UNDEFINED> instruction	 0x56455f52
svcpl	0x00544e45		
strbmi	r4, [r1, -r6, asr #24]		
movtpl	r4, #7519	; 0x1d5f	
stmdapl	r0, {r0, r1, r3, r6, r8, fp, sp}		
cmnmi	r2, #84, 26	; 0x1500	
stmdapl	r0, {r2, r4, r5, r6, r9, ip, sp, lr}		
svcpl	0x00474552		
ldrcc	r5, [r1, #-67]!	; 0xffffffbd	
strbpl	r4, [r1], #-1119	; 0xfffffba1	
cmpmi	r6, r1, asr #30		
svcpl	0x00544c55		
subpl	r4, r4, #1090519040	; 0x41000000	
subscs	r5, r3, r5, asr #6		
ldrcc	r7, [r1, #-34]!	; 0xffffffde	
ldccs	0, cr2, [r0], #-176	; 0xffffff50	
cfldr32cs	mvfx2, [r0], #-128	; 0xffffff80	
strbtcc	r2, [r3], -r0, lsr #32		
teqvs	r0, #44	; 0x2c	
eorcc	r2, r0, r0, lsr ip		
subspl	r0, r8, #34	; 0x22	
ldrbmi	r4, [pc], -r5, asr #14		
subpl	r5, r3, #80, 6	; 0x40000001	
eorseq	r6, r1, r0, lsr #6		
strbpl	r5, [r3, #-856]	; 0xfffffca8	
svcpl	0x00434947		
subspl	r4, r4, #1072	; 0x430	
cmppl	r9, pc, asr r6		
ldclmi	14, cr4, [pc, #-276]	; 7a20 <SLCRlockKey+0x3a5>	
subcs	r5, fp, r1, asr #6		
eorscc	r7, r0, r0, lsr r8		
eorscc	r3, r0, r0, lsr r0		
stmdbvs	r0, {r4, r5, fp, ip, sp}		
cmnvs	r0, r3, ror r3		
svcpl	0x00286563		
eorcs	r6, r9, pc, asr r3		
cmpvs	pc, #40, 30	; 0xa0	
ldrbvs	r7, [r0, #-2420]!	; 0xfffff68c	
svcvs	0x006f6c5f		
ldmdacs	r0!, {r0, r1, r3, r5, r6, r8, sl, ip, sp, lr}^		
stmdbcs	r3!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}^		
ldmdbcs	r3, {r1, r2, r5, r8, r9, sl, fp, ip, lr}^		
ldclvs	8, cr5, [r4, #-0]		
rsbsvc	r4, r4, #-939524095	; 0xc8000001	
strbtvc	r4, [r5], #-1887	; 0xfffff8a1	
strbtvs	r6, [r1], #-3916	; 0xfffff0b4	
stmdacs	r7!, {r1, r4, r6, r8, sl, sp, lr}^		
ldrbvs	r6, [r3, #-322]!	; 0xfffffebe	
rsbvc	r6, r4, #1090519040	; 0x41000000	
ldclcs	3, cr7, [r3], #-404	; 0xfffffe6c	
cmnmi	r2, #84, 26	; 0x1500	
strbvc	r7, [lr, #-628]	; 0xfffffd8c	
rsbvc	r6, r5, #-805306362	; 0xd0000006	
ldrbpl	r2, [r8], #-41	; 0xffffffd7	
strbvc	r7, [r3], #-621	; 0xfffffd93	
ldrbvs	r5, [r2, #-3954]	; 0xfffff08e	
ldrbvs	r6, [r2, #-1121]	; 0xfffffb9f	
eormi	r2, r8, #6750208	; 0x670000	
cmnmi	r5, r1, ror #6		
ldrbvs	r6, [r2, #-1124]!	; 0xfffffb9c	
stccs	3, cr7, [r9], #-460	; 0xfffffe34	
ldclvs	8, cr2, [r4, #-128]	; 0xffffff80	
rsbsvc	r4, r4, #-939524095	; 0xc8000001	
rsbvs	r7, sp, #327155712	; 0x13800000	
sfmcs	f7, 4, [r9], #-404	; 0xfffffe6c	
cmpmi	r4, #32, 16	; 0x200000	
subpl	r5, ip, #1593835520	; 0x5f000000	
		; <UNDEFINED> instruction	 0x46464f5f
ldmdbcs	r4, {r0, r1, r4, r6, r8, sl, lr}^		
ldrbmi	r5, [r2, #-2048]	; 0xfffff800	
subpl	r5, r6, r7, asr #30		
svcpl	0x00444953		
ldmdbmi	r2, {r1, r2, r4, r6, r8, lr}^		
svcpl	0x00544e41		
subscs	r4, r4, r2, asr #18		
eoreq	r3, r9, r8, lsr #8		
subpl	r5, r1, #88	; 0x58	
		; <UNDEFINED> instruction	 0x3753505f
movtcc	r5, #49247	; 0xc05f	
subscc	r3, pc, r1, lsr r0	; <UNPREDICTABLE>	
cmpmi	pc, pc, asr r3	; <UNPREDICTABLE>	
ldmdami	pc, {r3, r4, r6, r8, fp, lr}^	; <UNPREDICTABLE>	
cmpmi	r8, r9, asr #14		
subscs	r4, r2, r4, asr #8		
stmdacc	r6, {r4, r5, fp, ip, sp, lr}^		
ldrtmi	r3, [r2], -r6, asr #32		
stmdapl	r0, {r1, r2, r6, r9, sl, lr}		
ldrbtpl	r6, [r5], #-851	; 0xfffffcad	
rsbvc	r6, r5, #6720	; 0x1a40	
strbvs	r4, [ip, #-863]!	; 0xfffffca1	
cdpvs	2, 4, cr7, cr9, cr1, {3}		
rsbsvc	r6, r2, #116, 10	; 0x1d000000	
cmnpl	r4, #117	; 0x75	
ldrbvc	r6, [r4, #-372]!	; 0xfffffe8c	
mcrvs	8, 2, r2, cr9, cr3, {3}		
mcrvs	4, 3, r7, cr1, cr3, {3}		
ldrbvc	r6, [r0], #-1379	; 0xfffffa9d	
stmdapl	r0!, {r1, r4, r5, r6, r8, fp, sp}		
ldrbtpl	r6, [r5], #-851	; 0xfffffcad	
rsbvc	r6, r5, #6720	; 0x1a40	
ldmdbvs	r2!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, ip, lr}^		
ldrbvs	r6, [r2, #-1396]	; 0xfffffa8c	
stmdbmi	r8!, {r0, r1, r2, r5, r6, fp, sp}		
cmnvs	r4, lr, ror #6		
rsbpl	r6, r5, lr, ror #6		
sfmcs	f7, 4, [r9, #-464]!	; 0xfffffe30	
mcrvs	3, 3, r4, cr15, cr14, {1}		
cdpcs	9, 6, cr6, cr7, cr6, {3}		
ldrbvs	r6, [r3, #-322]!	; 0xfffffebe	
rsbvc	r6, r4, #1090519040	; 0x41000000	
cmppl	r8, #44	; 0x2c	
ldmdbmi	r4, {r0, r1, r6, r8, sl, ip, lr}^		
svcpl	0x0052454d		
svcpl	0x00525349		
movtpl	r4, #26191	; 0x664f	
eorcs	r5, ip, r5, asr #8		
strbpl	r5, [r3, #-856]	; 0xfffffca8	
strbmi	r4, [sp, #-2388]	; 0xfffff6ac	
movtpl	r5, #40786	; 0x9f52	
		; <UNDEFINED> instruction	 0x56455f52
svcpl	0x00544e45		
strbmi	r4, [r1, -r6, asr #24]		
movtpl	r4, #7519	; 0x1d5f	
stmdapl	r0, {r0, r1, r3, r6, r8, fp, sp}		
svcpl	0x00474552		
eorscs	r5, r6, r3, asr #32		
subspl	r0, r8, #54	; 0x36	
cmpmi	pc, #18087936	; 0x1140000	
svcpl	0x00353150		
cmpmi	r6, r9, asr #28		
strbpl	r5, [r4], #-3916	; 0xfffff0b4	
lfmmi	f4, 2, [pc, #-304]	; 7ba0 <SLCRlockKey+0x525>	
eorcs	r4, r0, #-2147483627	; 0x80000015	
ldfcss	f3, [r5], #-448	; 0xfffffe40	
eorcs	r3, ip, r0, lsr #32		
eorcs	r3, ip, r5, lsr #32		
ldccs	3, cr6, [r8], #-128	; 0xffffff80	
strbtcc	r2, [r3], -r0, lsr #32		
eorscs	r2, r1, #44	; 0x2c	
cmpmi	r3, #0, 16		
cfstrdmi	mvd5, [r9, #-340]	; 0xfffffeac	
ldmdami	pc, {r0, r2, r6, r9, ip, lr}^	; <UNPREDICTABLE>	
subcs	r5, r8, r7, asr pc		
stclvs	8, cr5, [r9], #-0		
svcvs	0x00744e5f		
strtmi	r7, [r8], #-872	; 0xfffffc98	
stmdbcs	r1!, {r0, r5, r6, sl, ip, sp, lr}^		
stclvs	8, cr5, [r9], #-128	; 0xffffff80	
strbtvs	r4, [lr], #-1375	; 0xfffffaa1	
cmnpl	lr, #1073741850	; 0x4000001a	
cmncc	r0, r7, ror r1		
cmpvs	r4, r6, lsr r8		
eoreq	r6, r9, r4, ror r1		
svcpl	0x00544e49		
movtpl	r4, #5452	; 0x154c	
svcpl	0x00323354		
subscs	r4, r8, sp, asr #2		
mcrmi	15, 2, r5, cr9, cr15, {2}		
strbmi	r5, [ip, #-3924]	; 0xfffff0ac	
cmpcc	r4, #67108865	; 0x4000001	
cmpmi	sp, r2, lsr pc		
subseq	r5, pc, r8, asr pc	; <UNPREDICTABLE>	
subpl	r5, r1, #88	; 0x58	
		; <UNDEFINED> instruction	 0x3753505f
subpl	r4, pc, #2080374785	; 0x7c000001	
cmpmi	r8, r4, asr r5		
svcpl	0x00305f39		
svcpl	0x00555043		
svcpl	0x004b4c43		
cmppl	r5, r6, asr #4		
subscs	r4, sl, pc, asr r8		
		; <UNDEFINED> instruction	 0x36363636
ldmdacc	r6!, {r1, r2, r4, r5, r9, sl, ip, sp}		
subspl	r0, r8, r7, lsr r0		
cmpmi	r3, #332	; 0x14c	
ldrbmi	r5, [r0, #-3925]	; 0xfffff0ab	
ldmdami	r0, {r1, r4, r6, r8, fp, lr}^		
movtpl	r4, #4703	; 0x125f	
ldmdavc	r0!, {r0, r2, r6, sp}		
subcc	r3, r6, r6, asr #16		
eorscc	r3, r0, r0, lsr r0		
strbpl	r4, [lr], #-2304	; 0xfffff700	
cfldrdmi	mvd3, [pc, #-216]	; 7cc4 <SLCRlockKey+0x649>	
stmdacs	r0!, {r0, r3, r6, r9, sl, fp, lr}		
ldmdbmi	pc, {r0, r2, r3, r5, r8, r9, sl, fp, ip, lr}^	; <UNPREDICTABLE>	
ldrtcc	r5, [r6], #-1102	; 0xfffffbb2	
stmdapl	r1, {r0, r1, r2, r3, r4, r6, r8, sl, fp, lr}^		
stccs	15, cr5, [r0, #-380]!	; 0xfffffe84	
eoreq	r3, r9, r0, lsr #2		
smlsldmi	r5, r5, r8, r2	; <UNPREDICTABLE>	
cmpcc	r0, pc, asr r3		
cmpmi	r6, r5, lsr pc		
svcpl	0x004f545f		
svcmi	0x005f4150		
subpl	r4, r5, #84, 16	; 0x540000	
eorcs	r3, r0, #95	; 0x5f	
ldfcss	f3, [r5], #-448	; 0xfffffe40	
eorcs	r3, ip, r0, lsr #32		
eorcs	r3, ip, r5, lsr #32		
ldccs	3, cr6, [r7], #-128	; 0xffffff80	
stmdacc	r3!, {r5, sp}^		
eorscs	r2, r4, #44	; 0x2c	
cmpmi	r0, r0, lsl #16		
cmppl	r0, #328	; 0x148	
cmppl	r5, #55, 30	; 0xdc	
svcpl	0x00305f42		
ldmdbmi	r6, {r2, r6, r8, sl, lr}^		
ldmdbmi	pc, {r0, r1, r6, r8, sl, lr}^	; <UNPREDICTABLE>	
eorseq	r2, r0, r4, asr #32		
subpl	r5, r1, #88	; 0x58	
		; <UNDEFINED> instruction	 0x3753505f
teqmi	r2, #24320	; 0x5f00	
strbmi	r4, [r8, #-833]	; 0xfffffcbf	
svcpl	0x00305f43		
stmdapl	r1, {r0, r1, r4, r6, r8, r9, sl, fp, ip, lr}^		
stmdbmi	r8, {r0, r3, r6, r8, r9, sl, fp, ip, lr}^		
strbmi	r4, [r1], #-2119	; 0xfffff7b9	
eorcc	r5, r0, r4, asr #4		
		; <UNDEFINED> instruction	 0x46384678
		; <UNDEFINED> instruction	 0x46463230
subspl	r0, r8, r6, asr #32		
subspl	r5, pc, r1, asr #4		
cmppl	pc, r3, asr r7	; <UNPREDICTABLE>	
svcpl	0x00495053		
mcrmi	15, 2, r5, cr9, cr0, {1}		
stmdapl	r0!, {r2, r4, r6, r9, ip, lr}		
cmppl	pc, r0, asr r3	; <UNPREDICTABLE>	
svcpl	0x00495053		
svcpl	0x00544e49		
svcpl	0x00004449		
ldrtcc	r2, [r0], #-78	; 0xffffffb2	
cmpmi	r4, #0, 16		
ldrbpl	r4, [r5], #-351	; 0xfffffea1	
ldrbmi	r5, [r2, #-3919]	; 0xfffff0b1	
strbmi	r4, [r1], #-3916	; 0xfffff0b4	
ldrbpl	r4, [r0], #-3935	; 0xfffff0a1	
subcs	r4, lr, r9, asr #30		
eorscc	r7, r0, r0, lsr r8		
eorscc	r3, r0, r0, lsr r0		
cfldrdmi	mvd3, [r5], {48}	; 0x30	
cdpmi	5, 4, cr5, cr9, cr0, {0}		
svcpl	0x00323354		
ldmdbcs	r8!, {r0, r1, r6, fp, sp}^		
ldrbpl	r5, [pc, #-3872]	; 6f70 <_HEAP_SIZE+0x4f70>	
cmpcc	r4, #1168	; 0x490	
stmdacs	r3, {r1, r4, r5, r8, r9, sl, fp, ip, lr}^		
stmdapl	r0, {r3, r4, r5, r6, r8, fp, sp}		
svcpl	0x00524150		
svcpl	0x00375350		
svcpl	0x00414d44		
stmdbmi	r8, {r0, r1, r4, r6, r8, r9, sl, fp, ip, lr}^		
strbmi	r4, [r1], #-2119	; 0xfffff7b9	
eorcc	r5, r0, r4, asr #4		
eorscc	r4, r8, r8, ror r6		
		; <UNDEFINED> instruction	 0x46463330
ldrbpl	r0, [r8], #-70	; 0xffffffba	
cdpmi	15, 4, cr5, cr9, cr3, {2}		
svcmi	0x004d5f54		
svcmi	0x005f4544		
svcmi	0x00495450		
ldmdavc	r0!, {r1, r2, r3, r6, sp}		
eorscc	r3, r0, r0, lsr r0		
ldmdacc	r0!, {r4, r5, ip, sp}		
stmdapl	r0, {r0, r2, r4, r6, sl, fp, lr}		
ldrbmi	r5, [pc], #-1107	; 7ee4 <SLCRlockKey+0x869>	
cmppl	pc, #1073741843	; 0x40000013	
svcmi	0x00435f47		
svcpl	0x00544e55		
strbmi	r5, [r3, #-2117]	; 0xfffff7bb	
strbmi	r4, [r5], #-1093	; 0xfffffbbb	
teqcc	r2, r0, lsr #10		
subspl	r0, r8, ip, asr #32		
ldmdapl	pc, {r0, r6, r9, ip, lr}^	; <UNPREDICTABLE>	
subpl	r5, r2, r5, asr r3		
strbpl	r5, [lr, #-3923]	; 0xfffff0ad	
cdpmi	15, 4, cr5, cr9, cr13, {2}		
mcrmi	4, 2, r5, cr1, cr3, {2}		
subscs	r4, r3, r3, asr #10		
subspl	r0, r8, #49	; 0x31	
cmpmi	pc, #18087936	; 0x1140000	
svcpl	0x00353150		
cmpmi	r6, r9, asr #28		
mrrcmi	15, 4, r5, r4, cr12		
movtpl	r5, #8002	; 0x1f42	
ldmdbmi	pc, {r0, r3, r6, sl, lr}^	; <UNPREDICTABLE>	
eorvc	r2, r2, r3, asr r0		
eorcs	r3, ip, r1, lsr r5		
strcs	r2, [r0, #-3120]!	; 0xfffff3d0	
eorcs	r2, r0, r0, lsr ip		
eorcs	r3, ip, r3, ror #16		
ldccs	3, cr6, [r3], #-128	; 0xffffff80	
eoreq	r3, r2, r0, lsr #4		
strbpl	r5, [r3, #-856]	; 0xfffffca8	
svcpl	0x00434947		
svcpl	0x004d554e		
svcpl	0x00544e49		
blmi	14d8498 <__undef_stack+0x13bebf8>		
rsbscc	r3, r8, r0, lsr #32		
eorscc	r3, r0, r0, lsr r0		
subeq	r3, r6, r0, lsr r1		
strbpl	r5, [r3, #-856]	; 0xfffffca8	
svcpl	0x00434947		
svcpl	0x00495053		
ldrbcc	r5, [r5], -r3, asr #32		
movtpl	r4, #7519	; 0x1d5f	
ldmdavc	r0!, {r0, r1, r3, r6, sp}		
eorscc	r3, r0, r0, lsr r0		
eorscc	r3, r4, r0, lsr r0		
ldrbpl	r5, [r3], #-2048	; 0xfffff800	
cmpmi	r5, #2080374785	; 0x7c000001	
cmppl	r3, #281018368	; 0x10c00000	
subeq	r3, ip, r0, lsr #32		
strbpl	r5, [r3, #-856]	; 0xfffffca8	
svcpl	0x00434947		
ldmdbmi	r0, {r2, r3, r6, r8, r9, ip, lr}^		
movtpl	r4, #7519	; 0x1d5f	
ldmdavc	r0!, {r0, r1, r3, r6, sp}		
eorscc	r3, r0, r0, lsr r0		
eorscc	r3, r0, r6, asr #16		
ldrbmi	r5, [r2, #-2048]	; 0xfffff800	
subpl	r5, r7, r7, asr #30		
eorvc	r3, r0, #82	; 0x52	
subspl	r0, r8, r0, lsr r0		
cmppl	pc, #268435460	; 0x10000004	
stmdbmi	r7, {r0, r1, r6, r8, sl, ip, lr}^		
svcpl	0x00305f43		
ldmdbmi	r6, {r2, r6, r8, sl, lr}^		
ldmdbmi	pc, {r0, r1, r6, r8, sl, lr}^	; <UNPREDICTABLE>	
eorseq	r2, r0, r4, asr #32		
svcpl	0x00535058		
subcc	r4, r9, #68157440	; 0x4100000	
movtpl	r4, #4703	; 0x125f	
strbmi	r4, [r4], #-325	; 0xfffffebb	
ldmdavc	r0!, {r1, r4, r6, sp}		
eorscc	r3, r0, r6, asr #16		
eorscc	r3, r0, r1, asr #32		
cmpmi	r3, #0, 16		
movtmi	r4, #38741	; 0x9755	
stmdbmi	pc, {r0, r1, r2, r3, r4, r6, r8, sl, lr}^	; <UNPREDICTABLE>	
strbpl	r4, [lr], #-2399	; 0xfffff6a1	
cfldrdmi	mvd4, [pc, #-292]	; 7ef0 <SLCRlockKey+0x875>	
subcs	r5, fp, r1, asr #6		
eorscc	r7, r0, r0, lsr r8		
teqcc	r0, #48	; 0x30	
stmdapl	r0, {r1, r2, r6, r9, sl, lr}		
		; <UNDEFINED> instruction	 0x47554353
cmpmi	pc, #603979777	; 0x24000001	
subspl	r4, r4, #1264	; 0x4f0	
svcmi	0x005f4c4f		
ldrbmi	r4, [r3, #-1606]	; 0xfffff9ba	
ldmdavc	r0!, {r2, r4, r6, sp}		
eorscc	r3, r0, r0, lsr r0		
eorscc	r3, r0, r0, lsr r0		
cmpmi	r3, #0, 16		
movtmi	r4, #38741	; 0x9755	
ldmdbmi	r0, {r0, r1, r2, r3, r4, r6, ip, lr}^		
ldrtcc	r4, [r0], #-863	; 0xfffffca1	
movtpl	r4, #7519	; 0x1d5f	
ldmdavc	r0!, {r0, r1, r3, r6, sp}		
eorscc	r3, r0, r0, lsr r0		
eorscc	r3, r1, r0, lsr r0		
cmpmi	r0, r0, lsl #16		
cmppl	r0, #328	; 0x148	
cmpmi	r3, #55, 30	; 0xdc	
movtmi	r4, #38741	; 0x9755	
ldrbmi	r3, [pc], #-95	; 8078 <SLCRlockKey+0x9fd>	
movtmi	r5, #38469	; 0x9645	
strbmi	r5, [r9], #-3909	; 0xfffff0bb	
stmdapl	r0, {r5, ip, sp}		
svcpl	0x00524150		
cmpmi	sp, r8, asr r5		
svcpl	0x00535043		
mcrmi	15, 2, r5, cr5, cr0, {1}		
cmppl	pc, #1157627904	; 0x45000000	
svcpl	0x0052434c		
eorscc	r3, r0, r1, lsr r0		
cmnvc	r0, #-805306364	; 0xd0000004	
		; <UNDEFINED> instruction	 0x5649445f
eorseq	r2, r1, r1, lsr r0		
svcpl	0x00545358		
movtmi	r4, #7493	; 0x1d45	
stclmi	13, cr4, [r5, #-380]	; 0xfffffe84	
svcpl	0x0059524f		
ldrbmi	r4, [sl, #-2387]	; 0xfffff6ad	
subspl	r4, r2, #398458880	; 0x17c00000	
teqcc	r0, pc, asr #4		
ldcmi	0, cr3, [r1], #-192	; 0xffffff40	
cmpmi	r0, r0, lsl #16		
cmppl	r0, #328	; 0x148	
subpl	r5, r7, r7, lsr pc		
subscc	r4, pc, r9, asr #30		
strbpl	r4, [lr], #-2399	; 0xfffff6a1	
subspl	r2, r8, r2, asr r0		
subpl	r5, r7, r3, asr pc		
ldmdbmi	pc, {r0, r3, r6, r8, r9, sl, fp, lr}^	; <UNPREDICTABLE>	
ldmdbmi	pc, {r1, r2, r3, r6, sl, ip, lr}^	; <UNPREDICTABLE>	
ldmdbvs	r4!, {r2, r6}^		
svcpl	0x0072656d		
rsbseq	r6, r6, r4, ror #10		
subpl	r5, r1, #88	; 0x58	
		; <UNDEFINED> instruction	 0x3753505f
		; <UNDEFINED> instruction	 0x5650475f
cmppl	pc, #95	; 0x5f	
ldmdbmi	r8, {r0, r1, r2, r3, r4, r6, r8, lr}^		
movtpl	r4, #4703	; 0x125f	
strbmi	r4, [r4], #-325	; 0xfffffebb	
ldmdavc	r0!, {r1, r4, r6, sp}		
eorscc	r3, r9, r6, asr #16		
eorscc	r3, r0, r0, lsr r0		
cmpmi	r3, #0, 16		
movtmi	r4, #38741	; 0x9755	
ldmdbmi	r0, {r0, r1, r2, r3, r4, r6, ip, lr}^		
eorscc	r4, r0, pc, asr r3		
movtpl	r4, #7519	; 0x1d5f	
ldmdavc	r0!, {r0, r1, r3, r6, sp}		
eorscc	r3, r0, r0, lsr r0		
teqcc	r0, r0, lsr r0		
svcmi	0x004c4300		
ldrbmi	r4, [pc, #-2883]	; 7609 <_HEAP_SIZE+0x5609>	
stfmie	f4, [r2], {78}	; 0x4e	
teqcc	r0, r5, asr #8		
rsbvc	r6, r4, #0, 24		
rsbvc	r6, r4, #40, 2		
blvc	a10204 <__undef_stack+0x8f6964>		
ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^		
strbtvs	r6, [r5], #-3687	; 0xfffff199	
cdpvs	12, 6, cr6, cr15, cr0, {1}		
ldrbtvc	r2, [r2], -r7, rrx		
eorscs	r6, fp, r1, ror #24		
cmnvc	r1, #380	; 0x17c	
subscs	r5, pc, sp, ror #30		
svcvs	0x00765f5f		
ldmdbvs	r4!, {r2, r3, r5, r6, r8, sp, lr}^		
svcpl	0x005f656c		
stcvs	0, cr2, [r2], #-160	; 0xffffff60	
strcs	r7, [r9, #-612]	; 0xfffffd9c	
ldrbcs	r2, [fp, #-3120]	; 0xfffff3d0	
eorcs	r5, r2, r1, lsr sp		
stccc	0, cr2, [r2, #-232]!	; 0xffffff18	
stmdacs	r0!, {r1, r4, r5, r6, r9, sp}		
stclvs	6, cr7, [r1], #-456	; 0xfffffe38	
eorscs	r2, sl, r9, lsr #32		
eorcs	r7, r2, r2, lsr #4		
rsbvc	r6, r4, #40, 2		
blcc	a50258 <__undef_stack+0x9369b8>		
cmnvs	r6, r0, lsr #4		
vstmdbvc	r0!, {d3-<overflow reg d56>}		
subspl	r0, r8, r9, lsr #32		
ldmdapl	pc, {r0, r6, r9, ip, lr}^	; <UNPREDICTABLE>	
subpl	r4, r1, r4, asr #26		
svcpl	0x00305f53		
stmdami	r7, {r3, r6, r8, fp, lr}^		
subpl	r4, r4, #1090519040	; 0x41000000	
ldrbtmi	r3, [r8], -r0, lsr #32		
ldrtcc	r3, [r0], #-56	; 0xffffffc8	
subeq	r4, r6, r6, asr #12		
smlsldmi	r5, r5, r8, r2	; <UNPREDICTABLE>	
cmpcc	r0, pc, asr r3		
cmpmi	r3, r5, lsr pc		
svcpl	0x00454843		
ldrbmi	r4, [r6, #-1356]	; 0xfffffab4	
strbmi	r5, [r9], #-3916	; 0xfffff0b4	
cmncc	r0, r0, lsr #4		
teqcc	r0, r5, lsr ip		
eorcc	r2, r5, ip, lsr #32		
teqvs	r0, #44	; 0x2c	
eorcs	r2, r0, r0, lsr ip		
eorcs	r3, ip, r3, rrx		
stmdapl	r0, {r0, r4, r5, r9, sp}		
		; <UNDEFINED> instruction	 0x47554353
cmpmi	pc, #603979777	; 0x24000001	
subspl	r5, pc, r0, asr r5	; <UNPREDICTABLE>	
subpl	r4, pc, #1343488	; 0x148000	
		; <UNDEFINED> instruction	 0x46464f5f
subscs	r4, r4, r3, asr r5		
eorscc	r7, r0, r0, lsr r8		
eorscc	r3, r0, r0, lsr r0		
stmdapl	r0, {r4, r5, sl, ip, sp}		
cmppl	pc, #80, 6	; 0x40000001	
svcpl	0x00304950		
ldrbmi	r4, [r3, #-322]	; 0xfffffebe	
subpl	r4, r4, #1090519040	; 0x41000000	
ldrbmi	r3, [r8, #-32]!	; 0xffffffe0	
		; <UNDEFINED> instruction	 0x36303030
eorseq	r3, r0, r0, lsr r0		
strbpl	r5, [r3, #-856]	; 0xfffffca8	
svcpl	0x00434947		
svcmi	0x00495250		
ldmdbpl	r4, {r1, r4, r6, r8, fp, lr}^		
movtpl	r4, #7519	; 0x1d5f	
ldmdavc	r0!, {r0, r1, r3, r6, sp}		
eorscc	r3, r0, r0, lsr r0		
		; <UNDEFINED> instruction	 0x46463030
ldclvs	9, cr6, [r3], #-0		
rsbvc	r7, r5, #29097984	; 0x1bc0000	
cmpvs	pc, #40, 30	; 0xa0	
stmdacs	r8!, {r0, r3, r5, sp}		
strbtvc	r5, [r3], #-3935	; 0xfffff0a1	
svcpl	0x00657079		
blvs	1be4040 <__undef_stack+0x1aca7a0>		
svcpl	0x00287075		
		; <UNDEFINED> instruction	 0x2629635f
mrrcvc	15, 2, r5, r5, cr8	; <UNPREDICTABLE>	
stmdbcs	r9!, {r0, r1, r2, r3, r4, r6, sl, fp, lr}		
mrrcmi	13, 3, r3, pc, cr13	; <UNPREDICTABLE>	
cmppl	r8, #41	; 0x29	
subspl	r5, r3, r4, asr pc		
svcmi	0x004e5f49		
cmpmi	sp, r4, asr pc		
subpl	r5, r5, #1392508928	; 0x53000000	
ldrcc	r3, [r1, #-288]!	; 0xfffffee0	
cmppl	r8, #55	; 0x37	
stmdbmi	r7, {r0, r1, r6, r8, sl, ip, lr}^		
ldrbmi	r5, [r3], -r3, asr #30		
ldrbmi	r5, [r3, #-3913]	; 0xfffff0b7	
subspl	r4, r4, #76, 12	; 0x4c00000	
ldclmi	7, cr4, [pc, #-292]	; 81b0 <SLCRlockKey+0xb35>	
subcs	r5, fp, r1, asr #6		
eorscc	r7, r0, #48, 16	; 0x300000	
eorscc	r3, r0, r0, lsr r1		
stmdapl	r0, {r4, r5, ip, sp}		
ldrbmi	r5, [pc, #-1107]	; 7e95 <SLCRlockKey+0x81a>	
svcpl	0x0043414d		
mcrrmi	15, 4, r4, ip, cr3		
svcmi	0x00495349		
subpl	r5, r5, #312	; 0x138	
subscs	r4, r2, r2, asr pc		
		; <UNDEFINED> instruction	 0x37303031
ldrbpl	r0, [r8], #-76	; 0xffffffb4	
movtpl	r5, #16195	; 0x3f43	
mcrmi	15, 2, r5, cr5, cr2, {2}		
strbmi	r4, [ip, #-577]	; 0xfffffdbf	
ldclmi	0, cr5, [r7, #-380]	; 0xfffffe84	
movtpl	r4, #7519	; 0x1d5f	
ldmdavc	r0!, {r0, r1, r3, r6, sp}		
eorscc	r3, r0, r0, lsr r0		
eorscc	r3, r0, r0, lsr r2		
ldmdbmi	r4, {r8, r9, sl, lr}^		
svcpl	0x0052454d		
strbpl	r4, [lr], #-3907	; 0xfffff0bd	
svcpl	0x004c4f52		
movtpl	r4, #26191	; 0x664f	
eorcc	r5, r0, r5, asr #8		
eorseq	r3, r8, r8, ror r0		
subpl	r5, r1, #88	; 0x58	
strbpl	r5, [r3, #-863]	; 0xfffffca1	
svcpl	0x00434947		
subpl	r5, r3, r0, lsr pc		
cmpmi	r2, r5, asr pc		
strbmi	r4, [r1], #-1363	; 0xfffffaad	
eorcc	r5, r0, r4, asr #4		
		; <UNDEFINED> instruction	 0x46384678
eorscc	r3, r1, r0, lsr r0		
ldmdbvs	r8, {r4, r5}^		
strbvc	r5, [pc, #-3948]	; 7400 <_HEAP_SIZE+0x5400>	
ldfmis	f3, [r6], #-464	; 0xfffffe30	
strbvs	r2, [r1], #-2117	; 0xfffff7bb	
strtpl	r7, [ip], -r4, ror #4		
ldrbvs	r6, [r5, #-3169]!	; 0xfffff39f	
ldmdbvs	r8, {r0, r3, r5, sp}^		
strbvc	r5, [pc, #-3948]	; 7418 <_HEAP_SIZE+0x5418>	
ldmdacs	r6!, {r2, r4, r5, r6, r8, ip, sp}		
rsbvc	r6, r4, #1090519040	; 0x41000000	
cmpvs	r6, ip, lsr #32		
stmdbcs	r5!, {r2, r3, r5, r6, r8, sl, ip, sp, lr}^		
ldrbmi	r5, [r2, #-2048]	; 0xfffff800	
subpl	r5, r3, r7, asr #30		
cmpmi	pc, r1, lsr r5	; <UNPREDICTABLE>	
ldrbmi	r5, [pc], #-2133	; 83a4 <SLCRlockKey+0xd29>	
svcpl	0x00415441		
ldfmie	f4, [r5], {70}	; 0x46	
ldrbpl	r5, [r3], #-3924	; 0xfffff0ac	
cmppl	r5, #1090519040	; 0x41000000	
cmncc	r0, r0, lsr #4		
eorcc	r2, r0, r5, lsr ip		
eorcc	r2, r5, ip, lsr #32		
teqvs	r0, #44	; 0x2c	
eorcs	r2, r0, r5, lsr ip		
eorcs	r3, ip, r3, ror #2		
stmdapl	r0, {r4, r5, r9, sp}		
ldrbmi	r4, [pc, #-852]	; 8080 <SLCRlockKey+0xa05>	
stfmie	f4, [r2], {78}	; 0x4e	
mcrrmi	15, 4, r5, r1, cr5		
subpl	r5, pc, ip, asr #30		
mcrmi	9, 2, r4, cr15, cr4, {2}		
rsbscc	r3, r8, r0, lsr #32		
eorscc	r3, r0, r0, lsr r0		
ldrpl	r3, [r0, #-1072]!	; 0xfffffbd0	
subspl	r0, r8, ip, asr #32		
subpl	r5, r6, r3, asr pc		
cmpmi	pc, r7, asr #2		
cmppl	pc, #88, 18	; 0x160000	
cmpmi	r2, r0, lsr pc		
strbmi	r4, [r1], #-1363	; 0xfffffaad	
eorcc	r5, r0, r4, asr #4		
eorscc	r3, r0, r8, ror r4		
eorscc	r3, r0, r0, lsr r0		
ldrbpl	r0, [r8], #-48	; 0xffffffd0	
strbvc	r7, [r3], #-621	; 0xfffffd93	
subsvc	r5, r7, #456	; 0x1c8	
rsbpl	r7, r5, #1761607680	; 0x69000000	
eormi	r6, r8, #26476544	; 0x1940000	
cmnmi	r5, r1, ror #6		
ldrbvs	r6, [r2, #-1124]!	; 0xfffffb9c	
strtpl	r7, [ip], #-883	; 0xfffffc8d	
strbvc	r7, [r3], #-621	; 0xfffffd93	
ldclvs	14, cr4, [r5, #-456]!	; 0xfffffe38	
cfldr64cs	mvdx6, [r2], #-392	; 0xfffffe78	
svcmi	0x00676552		
ldrbvs	r6, [r3, #-1638]!	; 0xfffff99a	
cmpvs	r6, r4, ror ip		
strbtpl	r7, [r5], #-1388	; 0xfffffa94	
ldmdbvs	r2!, {r0, r1, r2, r3, r5, r6, r8, r9, sl, ip, lr}^		
eorcs	r6, r9, r4, ror r5		
svcpl	0x006c6958		
cmncc	r4, #331350016	; 0x13c00000	
stmdacs	r8!, {r1, r4, r5, fp, sp}		
ldrbvs	r6, [r3, #-322]!	; 0xfffffebe	
rsbvc	r6, r4, #1090519040	; 0x41000000	
ldmdbcs	r3!, {r0, r2, r5, r6, r8, r9, ip, sp, lr}^		
stmdapl	r0!, {r5, r8, r9, fp, sp}		
cmnmi	r2, #84, 26	; 0x1500	
svcmi	0x005f7274		
ldrbvs	r6, [r3, #-1638]!	; 0xfffff99a	
ldmdacs	fp, {r2, r4, r5, r6, r8, r9, ip, sp, lr}^		
cmnmi	r2, #84, 26	; 0x1500	
strbvc	r7, [lr, #-628]	; 0xfffffd8c	
rsbvc	r6, r5, #-805306362	; 0xd0000006	
blcs	81f938 <__undef_stack+0x706098>		
ldrbvs	r2, [r2, #-2080]	; 0xfffff7e0	
strbtvs	r4, [r6], -r7, ror #30		
ldmdbcs	r4!, {r0, r1, r4, r5, r6, r8, sl, sp, lr}^		
stmdacs	r0!, {r0, r3, r5, sl, fp, sp}		
strbvc	r6, [ip, #-342]!	; 0xfffffeaa	
strbpl	r5, [pc, -r5, ror #8]!		
ldrbvs	r6, [r4, #-2418]!	; 0xfffff68e	
stmdbmi	r0, {r0, r3, r5, r8, fp, sp}		
cfldrdmi	mvd5, [pc], {78}	; 0x4e	
ldrbpl	r4, [r3], #-325	; 0xfffffebb	
cmpmi	sp, r8, lsr pc		
svcpl	0x005f2058		
svcpl	0x00544e49		
movtpl	r4, #5452	; 0x154c	
ldclmi	8, cr3, [pc, #-336]	; 8380 <SLCRlockKey+0xd05>	
svcpl	0x005f5841		
rsbsvc	r7, r4, #0, 6		
rsbvc	r6, sp, r9, ror #6		
rsbsvc	r7, r4, #32, 6	; 0x80000000	
ldrbvs	r6, [r3, #-355]!	; 0xfffffe9d	
rsbseq	r6, r0, r3, ror #26		
svcpl	0x00535058		
subcc	r4, lr, r3, asr #2		
strbpl	r4, [lr], #-2399	; 0xfffff6a1	
subcs	r4, r4, pc, asr r9		
svcpl	0x00003036		
teqcc	r0, r8, asr r0		
svcpl	0x00003030		
eorscc	r2, r0, #76	; 0x4c	
ldrbpl	r5, [r3], #-2048	; 0xfffff800	
stclmi	13, cr4, [r5, #-380]	; 0xfffffe84	
ldrbpl	r4, [r3], #-1364	; 0xfffffaac	
stmdbmi	r1, {r0, r1, r2, r3, r4, r6, r9, sl, lr}^		
subcs	r4, r4, ip, asr #10		
ldcmi	0, cr3, [r1], #-208	; 0xffffff30	
cmppl	r0, #0, 16		
		; <UNDEFINED> instruction	 0x4750465f
svcpl	0x00333141		
svcpl	0x00544e49		
stmdacc	r0!, {r0, r3, r6, sl, lr}		
ldmdbmi	r8, {r0, r3, r4, r5}^		
stmdapl	r5, {r2, r3, r6, r8, r9, sl, fp, ip, lr}^		
ldrbpl	r4, [r0], #-1347	; 0xfffffabd	
svcpl	0x004e4f49		
cmppl	pc, #1224736768	; 0x49000000	
ldmdbmi	pc, {r0, r1, r2, r4, r6, r8, fp, lr}^	; <UNPREDICTABLE>	
eorcc	r5, r0, #1308622848	; 0x4e000000	
stclvs	8, cr5, [r9], #-0		
cmnvc	r3, #-1073741801	; 0xc0000017	
ldrbtpl	r7, [r4], -r5, ror #4		
cmnmi	r4, pc, ror #18		
stmdbvc	r1!, {r2, r3, r5, r6, r8, r9, sl, ip, sp, lr}^		
eorcs	r2, r9, r3, ror r8		
ldmdbvs	r8, {r0, r1, r3, r4, r5, r6, sp}^		
movtvc	r5, #8044	; 0x1f6c	
ldrbtvc	r6, [r2], #-1395	; 0xfffffa8d	
ldrbmi	r5, [pc], -r8, lsr #30		
svcpl	0x00454c49		
svcpl	0x00202c5f		
mcrmi	12, 2, r4, cr9, cr15, {2}		
ldmdbcs	pc, {r0, r2, r6, r8, r9, sl, fp, ip, lr}^	; <UNPREDICTABLE>	
ldmdbvs	r8, {r0, r1, r3, r4, r5, sp}^		
movtvc	r5, #8044	; 0x1f6c	
ldrbtvc	r6, [r2], #-1395	; 0xfffffa8d	
strbtvc	r7, [r1], #-1107	; 0xfffffbad	
stccc	3, cr7, [r0, #-468]!	; 0xfffffe2c	
mcrrmi	8, 2, r5, r9, cr0		
cmppl	r3, #-1073741801	; 0xc0000017	
svcpl	0x00545245		
strbpl	r4, [r3, #-847]	; 0xfffffcb1	
strbmi	r5, [r5], #-594	; 0xfffffdae	
ldrbvs	r2, [r2, #-59]!	; 0xffffffc5	
mrcvs	5, 3, r7, cr2, cr4, {3}		
rsbseq	r2, sp, fp, lsr r0		
svcpl	0x004c4958		
strbmi	r5, [r3, #-2117]	; 0xfffff7bb	
svcmi	0x00495450		
strbmi	r5, [r9], #-3918	; 0xfffff0b2	
strbpl	r4, [lr], #-2399	; 0xfffff6a1	
mcrrmi	8, 2, r5, r9, cr0		
cmpmi	r8, #398458880	; 0x17c00000	
ldmdbmi	r4, {r0, r2, r6, ip, lr}^		
ldmdbmi	pc, {r0, r1, r2, r3, r6, r9, sl, fp, lr}^	; <UNPREDICTABLE>	
subpl	r5, r9, #68, 30	; 0x110	
mcrmi	15, 2, r5, cr9, cr1, {2}		
subspl	r0, r8, #84	; 0x54	
ldrbmi	r4, [pc], -r5, asr #14		
strbmi	r5, [r9], #-848	; 0xfffffcb0	
subpl	r4, sp, pc, asr r9		
strbmi	r4, [sp, #-1356]	; 0xfffffab4	
subpl	r5, r5, #1308622848	; 0x4e000000	
strbpl	r4, [r9], #-607	; 0xfffffda1	
ldrtcc	r2, [r2], #-2080	; 0xfffff7e0	
subspl	r0, r8, #41	; 0x29	
cmpmi	pc, #18087936	; 0x1140000	
svcpl	0x00353150		
cdpmi	15, 5, cr4, cr5, cr3, {2}		
mcrmi	15, 2, r5, cr5, cr4, {2}		
strbmi	r4, [ip, #-577]	; 0xfffffdbf	
subpl	r4, ip, #2080374785	; 0x7c000001	
cmncc	r0, r0, lsr #4		
eorcc	r2, r0, r5, lsr ip		
eorcc	r2, r5, ip, lsr #32		
teqvs	r0, #44	; 0x2c	
teqvs	r0, #14592	; 0x3900	
eorcs	r3, ip, r1, lsr r2		
stmdbmi	r0, {r1, r4, r5, r9, sp}		
ldrbpl	r5, [r0], #-1102	; 0xfffffbb2	
cmpmi	sp, r2, asr pc		
svcpl	0x005f2058		
subspl	r4, r4, r9, asr #28		
lfmmi	f5, 2, [pc, #-336]	; 8504 <SLCRlockKey+0xe89>	
svcpl	0x005f5841		
ldrbmi	r5, [r2, #-2048]	; 0xfffff800	
strbpl	r5, [sp], -r7, asr #30		
svcpl	0x00305246		
strbmi	r4, [pc], #-3410	; 8668 <SLCRlockKey+0xfed>	
stmdbmi	r2, {r0, r2, r6, r8, r9, sl, fp, ip, lr}^		
eorcc	r2, r8, #84	; 0x54	
stmdapl	r0, {r3, r4, r5, r8, fp, sp}		
svcpl	0x00524150		
cmpmi	r4, #88, 8	; 0x58000000	
ldrbcc	r5, [pc, #-848]	; 8330 <SLCRlockKey+0xcb5>	
svcmi	0x004c435f		
ldmdami	pc, {r0, r1, r6, r8, r9, fp, lr}^	; <UNPREDICTABLE>	
subspl	r2, r8, sl, asr r0		
ldmdapl	pc, {r0, r6, r9, ip, lr}^	; <UNPREDICTABLE>	
subpl	r5, r3, r4, asr r4		
svcpl	0x00355f53		
svcpl	0x00435454		
svcpl	0x004b4c43		
cmppl	r5, r6, asr #4		
subseq	r4, sl, pc, asr r8		
svcpl	0x00544e49		
ldrbpl	r4, [r3], #-326	; 0xfffffeba	
cmpmi	sp, r8, lsr pc		
svcpl	0x005f2058		
svcpl	0x00544e49		
ldrbpl	r4, [r3], #-326	; 0xfffffeba	
cmpmi	sp, r8, lsr pc		
subseq	r5, pc, r8, asr pc	; <UNPREDICTABLE>	
subpl	r5, r1, #88	; 0x58	
		; <UNDEFINED> instruction	 0x3753505f
subpl	r5, r1, #398458880	; 0x17c00000	
svcpl	0x00315f54		
svcpl	0x00534148		
strbmi	r4, [r4, #-3917]	; 0xfffff0b3	
eorseq	r2, r0, sp, asr #32		
strbpl	r5, [r3, #-856]	; 0xfffffca8	
svcpl	0x00434947		
subspl	r4, r4, #1072	; 0x430	
blmi	10d8c70 <__undef_stack+0xfbf3d0>		
svcpl	0x004c5443		
blmi	14d8c30 <__undef_stack+0x13bf390>		
rsbscc	r3, r8, r0, lsr #32		
eorscc	r3, r0, r0, lsr r0		
eorseq	r3, r4, r0, lsr r0		
subpl	r5, r1, #88	; 0x58	
		; <UNDEFINED> instruction	 0x3753505f
subsmi	r5, r3, #398458880	; 0x17c00000	
ldmdbmi	pc, {r0, r1, r2, r3, r4, r6, ip, sp}^	; <UNPREDICTABLE>	
subscs	r5, r2, lr, asr #8		
svcpl	0x00535058		
subcc	r5, r2, r5, asr r3		
strbpl	r4, [lr], #-2399	; 0xfffff6a1	
subeq	r4, r4, pc, asr r9		
svcpl	0x00535058		
cmpcc	lr, r3, asr #2		
movtpl	r4, #4703	; 0x125f	
strbmi	r4, [r4], #-325	; 0xfffffebb	
ldmdavc	r0!, {r1, r4, r6, sp}		
eorscc	r3, r0, r5, asr #32		
eorscc	r3, r0, r9, lsr r0		
cmpmi	r0, r0, lsl #16		
ldrbpl	r5, [r8], #-3922	; 0xfffff0ae	
cmppl	r0, #84, 6	; 0x50000001	
cmpmi	pc, #-268435451	; 0xf0000005	
blmi	10dc48c <__undef_stack+0xfc2bec>		
subscs	r4, sl, pc, asr r8		
subpl	r5, r1, #88	; 0x58	
ldrbpl	r5, [r4], #-2143	; 0xfffff7a1	
svcpl	0x00535043		
ldrbpl	r5, [r4], #-3890	; 0xfffff0ce	
mcrrmi	15, 4, r5, r3, cr3		
subpl	r5, r6, #300	; 0x12c	
ldmdami	pc, {r0, r2, r6, r8, ip, lr}^	; <UNPREDICTABLE>	
subspl	r0, r8, sl, asr r0		
ldmdapl	pc, {r0, r6, r9, ip, lr}^	; <UNPREDICTABLE>	
strbmi	r4, [r6, -r4, asr #6]		
ldclmi	14, cr4, [r5, #-380]	; 0xfffffe84	
movtpl	r4, #59743	; 0xe95f	
movtmi	r4, #57684	; 0xe154	
teqcc	r0, r5, asr #6		
rsbvs	r6, sp, #0, 8		
svcpl	0x00202928		
ldfvse	f6, [r3, #-380]!	; 0xfffffe84	
svcpl	0x00205f5f		
stclvs	6, cr7, [pc], #-380	; 8630 <SLCRlockKey+0xfb5>	
cfstrdvs	mvd7, [r9], #-388	; 0xfffffe7c	
subscs	r5, pc, r5, ror #30		
sfmvs	f2, 2, [r4, #-160]!	; 0xffffff60	
bcc	811144 <__undef_stack+0x6f78a4>		
bcc	817040 <__undef_stack+0x6fd7a0>		
strbvs	r2, [sp, #-544]!	; 0xfffffde0	
ldmdbvc	r2!, {r0, r2, r3, r5, r6, r8, r9, sl, fp, sp, lr}^		
stmdapl	r0, {r1, r5, r8, fp, sp}		
		; <UNDEFINED> instruction	 0x47554353
ldmdbmi	pc, {r0, r3, r6, r8, r9, lr}^	; <UNPREDICTABLE>	
cmpmi	pc, #1308622848	; 0x4e000000	
svcmi	0x005f4746		
ldrbmi	r4, [r3, #-1606]	; 0xfffff9ba	
ldmdavc	r0!, {r2, r4, r6, sp}		
eorscc	r3, r0, r0, lsr r0		
eorscc	r4, r0, r0, lsr r3		
cmpmi	r0, r0, lsl #16		
cmppl	r0, #328	; 0x148	
mrrcmi	15, 3, r5, r0, cr7		
svcpl	0x00303133		
svcpl	0x00535f30		
svcpl	0x00495841		
ldrbmi	r4, [r3, #-322]	; 0xfffffebe	
subpl	r4, r4, #1090519040	; 0x41000000	
ldrbtmi	r3, [r8], -r0, lsr #32		
eorscc	r4, r0, #56, 12	; 0x3800000	
eorseq	r3, r0, r0, lsr r0		
svcpl	0x00435458		
svcpl	0x00525343		
ldrbpl	r4, [r0], #-323	; 0xfffffebd	
svcpl	0x00455255		
strbmi	r4, [r4, #-3917]	; 0xfffff0b3	
movtpl	r4, #7519	; 0x1d5f	
ldmdavc	r0!, {r0, r1, r3, r6, sp}		
eorscc	r3, r0, r0, lsr r0		
teqcc	r0, r0, lsr r0		
ldrbmi	r5, [r2, #-2048]	; 0xfffff800	
subpl	r5, r6, r7, asr #30		
svcpl	0x00524353		
strbmi	r4, [lr, -ip, asr #10]		
ldclmi	8, cr4, [pc, #-336]	; 8700 <SLCRlockKey+0x1085>	
subcs	r5, fp, r1, asr #6		
stccc	7, cr3, [r0], #-160	; 0xffffff60	
subpl	r2, r6, ip, lsr r0		
svcpl	0x00524353		
strbmi	r4, [lr, -ip, asr #10]		
subsmi	r4, pc, #84, 16	; 0x540000	
eoreq	r5, r9, r9, asr #8		
svcpl	0x00535058		
svcpl	0x00544457		
ldrbmi	r4, [r3, #-322]	; 0xfffffebe	
subpl	r4, r4, #1090519040	; 0x41000000	
ldrbtmi	r3, [r8], -r0, lsr #32		
ldrcc	r3, [r0, #-56]!	; 0xffffffc8	
eorseq	r3, r0, r0, lsr r0		
strbvc	r5, [r3, #-856]!	; 0xfffffca8	
strbvs	r6, [sp, #-2388]!	; 0xfffff6ac	
strbvs	r5, [r7, #-3954]	; 0xfffff08e	
strbvc	r4, [pc, #-884]!	; 8524 <SLCRlockKey+0xea9>	
rsbvc	r7, r5, #1845493760	; 0x6e000000	
stmdacs	r7!, {r1, r4, r6, r8, sl, sp, lr}^		
ldrbvs	r6, [r3, #-322]!	; 0xfffffebe	
rsbvc	r6, r4, #1090519040	; 0x41000000	
cmppl	r8, #41	; 0x29	
ldmdbvs	r4, {r0, r1, r5, r6, r8, sl, ip, sp, lr}^		
svcpl	0x0072656d		
strbtvs	r6, [r1], #-1362	; 0xfffffaae	
stmdacs	r7!, {r1, r4, r6, r8, sl, sp, lr}^		
ldrbvs	r6, [r3, #-322]!	; 0xfffffebe	
rsbvc	r6, r4, #1090519040	; 0x41000000	
cmppl	r8, #44	; 0x2c	
ldmdbmi	r4, {r0, r1, r6, r8, sl, ip, lr}^		
svcpl	0x0052454d		
cdpmi	15, 5, cr4, cr5, cr3, {2}		
svcpl	0x00524554		
movtpl	r4, #26191	; 0x664f	
eoreq	r5, r9, r5, asr #8		
svcpl	0x00545358		
movtpl	r4, #7238	; 0x1c46	
subpl	r5, r5, #72, 30	; 0x120	
subscs	r4, r2, r2, asr pc		
ldmdacc	r2!, {r0, r4, r5, r8, ip, sp}		
strbtvs	r0, [ip], #-76	; 0xffffffb4	
teqvs	r8, r2, ror r2		
eorcs	r7, r9, r4, ror #4		
vaddvs.f64	d23, d5, d24		
mcrvs	9, 3, r6, cr7, cr3, {3}		
teqvs	r0, #1694498816	; 0x65000000	
rsbscs	r6, r2, r8, ror #2		
stclvs	6, cr7, [r1], #-456	; 0xfffffe38	
svcpl	0x005f203b		
svcpl	0x006d7361		
svcpl	0x005f205f		
smcvs	50934	; 0xc6f6	
strbvs	r6, [ip, #-2420]!	; 0xfffff68c	
eorcs	r5, r8, pc, asr pc		
rsbvc	r6, r4, #8704	; 0x2200	
eorcc	r0, r5, r2, ror #18		
teqcc	r5, ip, lsr #22		
bcc	8112b0 <__undef_stack+0x6f7a10>		
eorsvc	r2, sp, #32, 4		
eorvc	r2, r8, #34	; 0x22	
stmdbcs	ip!, {r1, r2, r4, r5, r6, r8, sp, lr}^		
eorcs	r3, r0, #32, 20	; 0x20000	
stmdacs	r0!, {r1, r4, r5, r6, r9, sp}		
ldmdbcs	r2!, {r0, r5, r6, sl, sp, lr}^		
eorscs	r2, fp, r0, lsr #18		
stclvs	6, cr7, [r1], #-456	; 0xfffffe38	
ldmdbcs	sp!, {r0, r1, r3, r4, r5, sp}^		
cmpmi	r3, #0, 16		
movtmi	r4, #38741	; 0x9755	
mcrmi	0, 2, r5, cr5, cr15, {2}		
ldrbmi	r5, [r3, #-3908]	; 0xfffff0bc	
cmpmi	sp, r4, asr pc		
eorcc	r4, r0, r3, asr fp		
eorscc	r3, r0, r8, ror r0		
eorscc	r3, r0, r0, lsr r0		
cmppl	r8, #49	; 0x31	
stmdbmi	r7, {r0, r1, r6, r8, sl, ip, lr}^		
stmdami	r1, {r0, r1, r6, r8, r9, sl, fp, ip, lr}^		
cdpmi	15, 4, cr5, cr5, cr2, {2}		
subspl	r4, r6, #68, 30	; 0x110	
movtpl	r4, #7519	; 0x1d5f	
ldmdavc	r0!, {r0, r1, r3, r6, sp}		
eorscc	r3, r0, r0, lsr r0		
eorscc	r3, r0, #48	; 0x30	
cmpmi	r0, r0, lsl #16		
cmppl	r0, #328	; 0x148	
stclmi	15, cr5, [r4, #-220]	; 0xffffff24	
movtpl	r5, #61249	; 0xef41	
movtpl	r4, #4703	; 0x125f	
strbmi	r4, [r4], #-325	; 0xfffffebb	
ldmdavc	r0!, {r1, r4, r6, sp}		
eorscc	r3, r0, r6, asr #16		
eorscc	r3, r0, r4, lsr r0		
ldrbpl	r5, [r3], #-2048	; 0xfffff800	
submi	r5, ip, #95	; 0x5f	
svcpl	0x00425241		
stfmie	f4, [r9], {70}	; 0x46	
mcrrmi	3, 5, r5, r5, cr15		
movtpl	r5, #21574	; 0x5446	
eorscc	r2, r1, #84	; 0x54	
subeq	r3, ip, r7, lsr r6		
rsbvc	r7, r7, #-1543503871	; 0xa4000001	
stmdacs	r8!, {r0, r5, r6, ip, sp, lr}^		
stmdbcs	r3!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}^		
svcpl	0x005f2820		
rsbsvc	r7, r9, r3, ror #8		
svcvs	0x006c5f65		
rsbsvc	r6, r5, pc, ror #22		
cmpvs	pc, #40, 30	; 0xa0	
svcpl	0x00282629		
ldrbpl	r7, [pc, #-3152]	; 7dc0 <SLCRlockKey+0x745>	
mcrrvc	15, 7, r5, ip, cr12		
stmdbcs	r9!, {r0, r1, r2, r3, r4, r6, r9, sl, fp, lr}		
strbpl	r4, [lr], #-2304	; 0xfffff700	
cfldrdmi	mvd3, [pc, #-216]	; 8948 <SLCRlockKey+0x12cd>	
svcpl	0x00205841		
strbpl	r4, [lr], #-2399	; 0xfffff6a1	
cfldrdmi	mvd3, [pc, #-216]	; 8954 <SLCRlockKey+0x12d9>	
svcpl	0x005f5841		
ldrbmi	r5, [r4], #-768	; 0xfffffd00	
svcpl	0x0054554f		
subspl	r5, pc, r9, asr #6		
ldrbpl	r3, [pc, #-1875]	; 82ed <SLCRlockKey+0xc72>	
subscs	r5, r4, r1, asr #4		
cmpmi	r3, #0, 16		
movtmi	r4, #38741	; 0x9755	
ldmdbmi	r0, {r0, r1, r2, r3, r4, r6, ip, lr}^		
teqcc	r0, #2080374785	; 0x7c000001	
movtpl	r4, #7519	; 0x1d5f	
ldmdavc	r0!, {r0, r1, r3, r6, sp}		
eorscc	r3, r0, r0, lsr r0		
ldmdacc	r0!, {r4, r5, ip, sp}		
ldrbmi	r5, [r2, #-2048]	; 0xfffff800	
subpl	r5, r3, r7, asr #30		
eorseq	r2, r5, r5, lsr r0		
subpl	r5, r1, #88	; 0x58	
		; <UNDEFINED> instruction	 0x3753505f
strbmi	r5, [r1], #-2143	; 0xfffff7a1	
svcpl	0x00305f43		
ldrbmi	r4, [r3, #-322]	; 0xfffffebe	
subpl	r4, r4, #1090519040	; 0x41000000	
ldrbtmi	r3, [r8], -r0, lsr #32		
		; <UNDEFINED> instruction	 0x37303038
eorseq	r3, r0, r1, lsr r0		
svcpl	0x00535058		
subcc	r5, r3, r4, asr r4		
ldmdbmi	pc, {r0, r1, r2, r3, r4, r6, ip, sp}^	; <UNPREDICTABLE>	
ldmdbmi	pc, {r1, r2, r3, r6, sl, ip, lr}^	; <UNPREDICTABLE>	
eorscc	r2, r4, #68	; 0x44	
ldrbmi	r5, [r2, #-2048]	; 0xfffff800	
subpl	r5, r3, r7, asr #30		
ldmdbmi	pc, {r0, r4, r5, r8, sl, ip, sp}^	; <UNPREDICTABLE>	
mcrrmi	6, 4, r5, r1, cr14		
cfldr64mi	mvdx5, [r4], {95}	; 0x5f	
movtpl	r5, #8002	; 0x1f42	
eorcs	r4, r0, #1224736768	; 0x49000000	
ldfcss	f3, [r5], #-448	; 0xfffffe40	
eorcs	r3, ip, r0, lsr #32		
eorcs	r3, ip, r5, lsr #32		
ldccs	3, cr6, [r8], #-128	; 0xffffff80	
strbcc	r2, [r3, -r0, lsr #32]!		
eorscs	r2, r2, #44	; 0x2c	
ldrbmi	r5, [r2, #-2048]	; 0xfffff800	
subpl	r5, r3, #284	; 0x11c	
rsbvc	r2, r3, #57	; 0x39	
subspl	r0, r8, r9, lsr r0		
strbmi	r5, [r7, #-3923]	; 0xfffff0ad	
subsmi	r3, pc, #1073741843	; 0x40000013	
cmpmi	r5, r1, asr #6		
subscs	r4, r2, r4, asr #8		
subcc	r7, r5, r0, lsr r8		
subcc	r3, r3, r0, lsr r0		
stmdapl	r0, {r4, r5, ip, sp}		
ldrbmi	r4, [pc, #-3145]	; 7ec3 <SLCRlockKey+0x848>	
subpl	r4, r5, r8, asr r3		
mcrmi	9, 2, r4, cr15, cr4, {2}		
cmppl	r2, pc, asr r9		
ldrbmi	r5, [r2, #-2080]	; 0xfffff7e0	
subpl	r5, r3, r7, asr #30		
ldmdbmi	pc, {r0, r1, r4, r6, r9, ip, lr}^	; <UNPREDICTABLE>	
ldrbmi	r5, [pc, #-338]	; 89d6 <SLCRlockKey+0x135b>	
stfmie	f4, [r2], {78}	; 0x4e	
subspl	r0, r8, #69	; 0x45	
ldrbmi	r4, [pc], -r5, asr #14		
strbmi	r5, [r9], #-848	; 0xfffffcb0	
cmpmi	r2, #-1073741801	; 0xc0000017	
cmpmi	sp, r8, asr #30		
stmdacs	r0!, {r0, r1, r4, r6, r8, r9, fp, lr}		
subcs	r7, r6, r0, lsr r8		
		; <UNDEFINED> instruction	 0x46203c3c
strbmi	r5, [r9], #-848	; 0xfffffcb0	
cmpmi	r2, #-1073741801	; 0xc0000017	
stmdbmi	r2, {r3, r6, r8, r9, sl, fp, ip, lr}^		
movwvc	r2, #2388	; 0x954	
sfmvs	f7, 2, [r3, #-464]!	; 0xfffffe30	
teqvc	r0, #112, 18	; 0x1c0000	
smcvs	14116	; 0x3724	
cfstr64vs	mvdx6, [r3, #-460]!	; 0xfffffe34	
subspl	r0, r8, r0, ror r0		
cmppl	r5, #332	; 0x14c	
ldmdbmi	pc, {r1, r6, r8, ip, sp}^	; <UNPREDICTABLE>	
ldmdbmi	pc, {r1, r2, r3, r6, sl, ip, lr}^	; <UNPREDICTABLE>	
ldrtcc	r2, [r7], -r4, asr #32		
cmppl	r0, #0, 16		
subpl	r5, r1, #398458880	; 0x17c00000	
ldmdbmi	pc, {r2, r4, r6, ip, sp}^	; <UNPREDICTABLE>	
ldmdbmi	pc, {r1, r2, r3, r6, sl, ip, lr}^	; <UNPREDICTABLE>	
ldmdbcc	r5!, {r2, r6, sp}		
cmpmi	r0, r0, lsl #16		
cmppl	r0, #328	; 0x148	
strbpl	r5, [r5], #-3895	; 0xfffff0c9	
cdpmi	5, 5, cr4, cr2, cr8, {2}		
subscc	r5, pc, r5, asr #8		
strbmi	r4, [lr, #-1375]	; 0xfffffaa1	
mrrcmi	15, 5, r5, r3, cr4		
cmpcc	pc, r3, asr #4		
ldcmi	0, cr3, [r0, #-192]!	; 0xffffff40	
svcpl	0x00535042		
cmpcc	r6, r4, asr #18		
stmdapl	r0, {r5, r8, ip, sp}		
strbmi	r4, [sp, #-2388]	; 0xfffff6ac	
eoreq	r4, r0, pc, asr r8		
svcpl	0x00545358		
svcpl	0x00434949		
svcpl	0x00414254		
svcpl	0x00474552		
ldrbmi	r4, [r3, #-1362]	; 0xfffffaae	
subpl	r5, r5, #84, 30	; 0x150	
subscs	r4, r2, r2, asr pc		
eorscc	r3, r8, #49	; 0x31	
cmppl	r0, #0, 16		
strbpl	r5, [r3, #-863]	; 0xfffffca1	
subpl	r5, sp, #1593835520	; 0x5f000000	
strbpl	r4, [lr], #-2399	; 0xfffff6a1	
subcs	r4, r4, pc, asr r9		
stmdapl	r0, {r1, r4, r5, r8, fp, ip, sp}		
svcpl	0x00524150		
ldmdbmi	r0, {r3, r4, r6, r8, r9, sl, lr}^		
svcpl	0x0053504f		
stmdbmi	r8, {r4, r5, r8, r9, sl, fp, ip, lr}^		
strbmi	r4, [r1], #-2119	; 0xfffff7b9	
eorcc	r5, r0, r4, asr #4		
eorscc	r4, r0, r8, ror r5		
		; <UNDEFINED> instruction	 0x46464130
cmnvc	r9, #70	; 0x46	
eorcs	r2, r9, r2, ror #16		
cmnvc	r1, #380	; 0x17c	
subscs	r5, pc, sp, ror #30		
svcvs	0x00765f5f		
ldmdbvs	r4!, {r2, r3, r5, r6, r8, sp, lr}^		
svcpl	0x005f656c		
stmdbvs	r2!, {r5, fp, sp}		
eorcs	r6, r2, r3, ror r2		
eorscs	r2, sl, sl, lsr r0		
stcvs	0, cr2, [r2, #-232]!	; 0xffffff18	
rsbvc	r6, pc, #6464	; 0x1940	
eoreq	r2, r9, r9, ror r2		
smlsldmi	r5, r5, r8, r2	; <UNPREDICTABLE>	
		; <UNDEFINED> instruction	 0x46564d5f
teqvs	r0, #-2147483628	; 0x80000014	
subspl	r0, r8, #54	; 0x36	
cmpmi	pc, #18087936	; 0x1140000	
svcpl	0x00353150		
strbpl	r4, [lr], #-3907	; 0xfffff0bd	
svcpl	0x004c4f52		
subsmi	r4, pc, #72, 2		
eorcc	r5, r0, r9, asr #8		
eorscc	r3, r0, r8, ror r0		
eorscc	r3, r0, r2, lsr r0		
subspl	r0, r8, r0, lsr r0		
ldmdapl	pc, {r0, r6, r9, ip, lr}^	; <UNPREDICTABLE>	
ldmdbmi	r0, {r0, r4, r6, r8, r9, ip, lr}^		
subscc	r5, pc, r0, asr r3	; <UNPREDICTABLE>	
movtpl	r4, #4703	; 0x125f	
strbmi	r4, [r4], #-325	; 0xfffffebb	
ldmdavc	r0!, {r1, r4, r6, sp}		
eorscc	r3, r0, r5, asr #32		
eorscc	r3, r0, r4, asr #32		
strbpl	r4, [lr], #-2304	; 0xfffff700	
cmpmi	r5, pc, asr ip		
ldrtcc	r5, [r6], #-1107	; 0xfffffbad	
stmdapl	r1, {r0, r1, r2, r3, r4, r6, r8, sl, fp, lr}^		
ldmdbmi	pc, {r5, r8, r9, sl, fp, ip, lr}^	; <UNPREDICTABLE>	
cfldrdmi	mvd5, [pc], {78}	; 0x4e	
ldrbpl	r4, [r3], #-325	; 0xfffffebb	
cfldrdmi	mvd3, [pc, #-216]	; 8bf4 <SLCRlockKey+0x1579>	
svcpl	0x005f5841		
cmpmi	r3, #0, 16		
movtmi	r4, #38741	; 0x9755	
mcrmi	2, 2, r4, cr9, cr15, {2}		
svcpl	0x0054505f		
movtpl	r4, #26191	; 0x664f	
eorcc	r5, r0, r5, asr #8		
eorscc	r3, r0, r8, ror r0		
eorscc	r3, r0, r0, lsr r0		
ldmdbvs	r8, {r3, r4, r5}^		
strbvc	r5, [lr], #-3948	; 0xfffff094	
stmdacs	ip!, {r0, r1, r2, r3, r5, r6, fp, sp, lr}^		
cmnvs	r4, r4, asr #2		
ldmdbvs	r8, {r0, r3, r5, sp}^		
cdpvs	15, 4, cr5, cr5, cr12, {3}		
cdpvs	9, 6, cr6, cr1, cr4, {3}		
rsbvc	r7, r1, r3, asr r7		
strtmi	r3, [r8], #-563	; 0xfffffdcd	
stmdbcs	r1!, {r0, r5, r6, sl, ip, sp, lr}^		
ldrbmi	r5, [r2, #-2048]	; 0xfffff800	
strbpl	r5, [sp], -r7, asr #30		
svcpl	0x00305246		
movtmi	r5, #22597	; 0x5845	
cmpmi	r2, pc, asr r4		
cmpmi	sp, r0, asr pc		
stmdacs	r0!, {r0, r1, r4, r6, r8, r9, fp, lr}		
subcs	r7, r6, r0, lsr r8		
stmdapl	r0!, {r2, r3, r4, r5, sl, fp, ip, sp}		
svcpl	0x00474552		
subpl	r5, r6, #80740352	; 0x4d00000	
stmdapl	r5, {r4, r5, r8, r9, sl, fp, ip, lr}^		
ldrbpl	r4, [pc], #-837	; 8d4c <SLCRlockKey+0x16d1>	
svcpl	0x00504152		
ldmdbcs	r4, {r1, r6, r8, fp, lr}^		
cmpmi	r3, #0, 16		
movtmi	r4, #38741	; 0x9755	
cmpmi	lr, pc, asr r5		
svcpl	0x00454c42		
cmpmi	r3, r4, asr #18		
svcpl	0x00454c42		
movtpl	r4, #26191	; 0x664f	
cmpmi	pc, #1157627904	; 0x45000000	
stmdacs	r3, {r0, r6, sl, fp, lr}^		
stmdbvs	r7!, {r1, r4, r6, r8, sl, sp, lr}^		
rsbvc	r7, r5, #1929379840	; 0x73000000	
strbtvc	r4, [lr], #-2348	; 0xfffff6d4	
ldrbvc	r7, [r2, #-613]!	; 0xfffffd9b	
strbmi	r7, [r9], #-1136	; 0xfffffb90	
eorpl	r2, r8, #41	; 0x29	
cmnvc	r9, #26476544	; 0x1940000	
rsbscs	r6, r2, r4, ror r5		
stmdacs	r8!, {r0, r1, r3, r5, sp}		
ldrbvs	r6, [r4, #-3657]!	; 0xfffff1b7	
rsbsvc	r7, r5, r2, ror r2		
svccs	0x00444974		
eorcs	r3, r9, r3, lsr r2		
ldmdbcs	r4!, {r1, r3, r5, sp}		
subspl	r0, r8, r9, lsr #32		
subpl	r5, r6, r3, asr pc		
svcpl	0x00354147		
svcpl	0x00544e49		
strtcc	r4, [r0], -r9, asr #8		
mcrmi	0, 2, r0, cr9, cr6, {1}		
svcpl	0x00363154		
subcs	r4, lr, sp, asr #18		
svcpl	0x005f2d28		
cmpcc	r4, r9, asr #28		
cmpmi	sp, r6, lsr pc		
subscs	r5, pc, r8, asr pc	; <UNPREDICTABLE>	
ldmdbcs	r1!, {r0, r2, r3, r5, sp}		
ldrbmi	r5, [r2, #-2048]	; 0xfffff800	
subpl	r5, r3, r7, asr #30		
eorseq	r2, r7, r7, lsr r0		
svcpl	0x00545358		
		; <UNDEFINED> instruction	 0x46494650
cmpmi	ip, pc, asr #30		
svcmi	0x005f4b43		
cmpmi	r4, r6, asr #30		
strcc	r4, [r0, #-340]!	; 0xfffffeac	
subeq	r3, ip, r0, lsr r1		
strbpl	r5, [r3, #-856]	; 0xfffffca8	
svcpl	0x00434947		
cmpmi	r3, r4, asr #18		
svcpl	0x00454c42		
movtpl	r4, #26191	; 0x664f	
eorcc	r5, r0, r5, asr #8		
eorscc	r3, r0, r8, ror r0		
ldmdacc	r1!, {r4, r5, ip, sp}		
subspl	r0, r8, #48	; 0x30	
ldclmi	7, cr4, [pc, #-276]	; 8d20 <SLCRlockKey+0x16a5>	
subscc	r4, r2, r6, asr r6		
		; <UNDEFINED> instruction	 0x5649445f
svcpl	0x00454449		
blmi	14d9378 <__undef_stack+0x13bfad8>		
ldmdavc	r0!, {r5, fp, sp}		
ldccc	0, cr2, [ip], #-280	; 0xfffffee8	
ldrbmi	r5, [r2, #-2080]	; 0xfffff7e0	
strbpl	r5, [sp], -r7, asr #30		
svcpl	0x00305246		
ldmdbmi	r6, {r2, r6, r8, fp, lr}^		
subsmi	r4, pc, #68, 10	; 0x11000000	
eoreq	r5, r9, r9, asr #8		
subpl	r5, r1, #88	; 0x58	
cmpmi	r5, pc, asr r8		
cmppl	r0, #1375731712	; 0x52000000	
ldrbmi	r3, [pc], #-95	; 8e74 <SLCRlockKey+0x17f9>	
movtmi	r5, #38469	; 0x9645	
strbmi	r5, [r9], #-3909	; 0xfffff0bb	
cmpmi	r0, r0, lsr #16		
cmppl	r0, #328	; 0x148	
cmpmi	r5, r7, lsr pc		
cmpcc	pc, r2, asr r4	; <UNPREDICTABLE>	
		; <UNDEFINED> instruction	 0x5645445f
svcpl	0x00454349		
stmdapl	r0, {r0, r3, r6, sl, lr}		
svcpl	0x00474552		
ldrcc	r5, [r1, #-67]!	; 0xffffffbd	
		; <UNDEFINED> instruction	 0x564e495f
subsmi	r4, pc, #16640	; 0x4100	
movtmi	r4, #57682	; 0xe152	
subpl	r5, r1, #72, 30	; 0x120	
svcpl	0x00594152		
eorcs	r5, r0, #603979777	; 0x24000001	
ldfcss	f3, [r5], #-448	; 0xfffffe40	
eorcs	r3, ip, r0, lsr #32		
eorcs	r3, ip, r5, lsr #32		
ldccs	3, cr6, [r7], #-128	; 0xffffff80	
cmncc	r3, r0, lsr #32		
eorscs	r2, r6, #44	; 0x2c	
cmpmi	r0, r0, lsl #16		
strbmi	r5, [r4], #-3922	; 0xfffff0ae	
strbmi	r5, [sp, #-3922]	; 0xfffff0ae	
cmpmi	r2, sp, asr #30		
strbmi	r4, [r1], #-1363	; 0xfffffaad	
eorcc	r5, r0, r4, asr #4		
eorscc	r3, r0, r8, ror r0		
eorscc	r3, r0, r0, lsr r0		
cmppl	r8, #48	; 0x30	
stmdbmi	r7, {r0, r1, r6, r8, sl, ip, lr}^		
ldrbmi	r5, [r3], -r3, asr #30		
subspl	r5, r4, #292	; 0x124	
svcmi	0x005f4749		
ldrbmi	r4, [r3, #-1606]	; 0xfffff9ba	
ldmdavc	r0!, {r2, r4, r6, sp}		
eorscc	r3, r0, r0, lsr r0		
eorscc	r4, r0, r0, lsr r6		
cmpmi	r3, #0, 16		
movtmi	r4, #38741	; 0x9755	
ldmdbmi	r2, {r0, r1, r2, r3, r4, r6, ip, lr}^		
strbpl	r5, [r9], #-591	; 0xfffffdb1	
		; <UNDEFINED> instruction	 0x464f5f59
strbpl	r5, [r5], #-838	; 0xfffffcba	
mcrrmi	3, 5, r4, r1, cr15		
cdpvs	8, 4, cr2, cr9, cr3, {2}		
rsbsvc	r6, r2, #116, 10	; 0x1d000000	
ldmdbmi	r4!, {r0, r2, r4, r5, r6, ip, sp, lr}^		
stmdacs	r0!, {r2, r6, r8, fp, sp}		
strbpl	r5, [r3, #-856]	; 0xfffffca8	
svcpl	0x00434947		
svcmi	0x00495250		
ldmdbpl	r4, {r1, r4, r6, r8, fp, lr}^		
		; <UNDEFINED> instruction	 0x46464f5f
subscs	r4, r4, r3, asr r5		
stmdacs	r8!, {r0, r1, r3, r5, sp}		
ldrbvs	r6, [r4, #-3657]!	; 0xfffff1b7	
rsbsvc	r7, r5, r2, ror r2		
svccs	0x00444974		
bcs	81343c <__undef_stack+0x6f9b9c>		
stmdbcs	r9!, {r5, sl, ip, sp}		
cmppl	r0, #0, 16		
		; <UNDEFINED> instruction	 0x4750465f
ldmdbmi	pc, {r0, r6, sl, ip, sp}^	; <UNPREDICTABLE>	
ldmdbmi	pc, {r1, r2, r3, r6, sl, ip, lr}^	; <UNPREDICTABLE>	
ldrcc	r2, [r6, #-68]!	; 0xffffffbc	
stclvs	8, cr5, [r9], #-0		
cmnvc	r3, #-1073741801	; 0xc0000017	
cdpmi	2, 7, cr7, cr4, cr5, {3}		
svcvs	0x00766e6f		
strmi	r6, [r8, #-1129]!	; 0xfffffb97	
ldrbvs	r7, [r2, #-120]!	; 0xffffff88	
svcvs	0x00697373		
blvc	81355c <__undef_stack+0x6f9cbc>		
rsbcs	r6, r6, r0, lsr #18		
rsbsvc	r4, r8, r8, lsr #10		
cmnvc	r3, #478150656	; 0x1c800000	
stmdbcs	lr!, {r0, r3, r5, r6, r8, r9, sl, fp, sp, lr}^		
stmdapl	r0!, {r5, r8, r9, fp, ip, sp, lr}		
cmpmi	pc, r9, ror #24		
rsbvc	r7, r5, #-872415231	; 0xcc000001	
cmnvs	r4, r4, ror r3		
rsbscs	r7, r3, r4, ror r5		
ldmdbmi	r8, {r0, r2, r3, r4, r5, sp}^		
movtpl	r5, #8012	; 0x1f4c	
ldrbpl	r4, [r2], #-1363	; 0xfffffaad	
mcrmi	14, 2, r4, cr15, cr15, {2}		
fstmdbxvc	r0!, {d3-d36}	;@ Deprecated	
cmnvc	ip, #32, 10	; 0x8000000	
rsbscs	r2, fp, r5, rrx		
svcpl	0x006c6958		
ldrbvs	r7, [r3, #-833]!	; 0xfffffcbf	
svcpl	0x00287472		
mcrrmi	6, 5, r4, r9, cr15		
mrrccs	15, 4, r5, pc, cr5	; <UNPREDICTABLE>	
mrrcmi	15, 2, r5, pc, cr0	; <UNPREDICTABLE>	
svcpl	0x00454e49		
eorscs	r2, fp, pc, asr r9		
svcpl	0x006c6958		
ldrbvs	r7, [r3, #-833]!	; 0xfffffcbf	
ldrbvc	r7, [r3], #-1138	; 0xfffffb8e	
cmnvc	r5, #1627389952	; 0x61000000	
stmdapl	r0!, {r5, r8, sl, fp, ip, sp}		
cmpmi	pc, r9, asr #24		
subpl	r5, r5, #1275068417	; 0x4c000001	
movtmi	r5, #65364	; 0xff54	
subspl	r5, r2, #281018368	; 0x10c00000	
eorscs	r4, fp, r5, asr #8		
ldrbvc	r6, [r4, #-1394]!	; 0xfffffa8e	
eorcc	r6, r0, r2, ror lr		
rsbscs	r2, sp, fp, lsr r0		
subspl	r0, r8, #125	; 0x7d	
cmpmi	pc, #18087936	; 0x1140000	
svcpl	0x00353150		
cmpmi	r6, r9, asr #28		
movtmi	r5, #40780	; 0x9f4c	
strbpl	r5, [pc, #-95]	; 8ff1 <SLCRlockKey+0x1976>	
subscs	r4, r3, pc, asr r9		
ldrcc	r7, [r1, #-34]!	; 0xffffffde	
ldccs	0, cr2, [r0], #-176	; 0xffffff50	
cfldr32cs	mvfx2, [r0], #-128	; 0xffffff80	
strbcc	r2, [r3, -r0, lsr #32]!		
teqvs	r0, #44	; 0x2c	
eorcc	r2, r0, r1, lsr ip		
subspl	r0, r8, #34	; 0x22	
ldrbmi	r4, [pc], -r5, asr #14		
strbmi	r5, [r9], #-848	; 0xfffffcb0	
		; <UNDEFINED> instruction	 0x464f535f
subpl	r5, r1, #84, 14	; 0x1500000	
teqcc	r8, r5, asr #32		
teqcc	r2, #60, 24	; 0x3c00	
subspl	r0, r8, r9, lsr #32		
subspl	r5, pc, r1, asr #4		
ldrbmi	r3, [pc], #-1875	; 9094 <SLCRlockKey+0x1a19>	
svcpl	0x00435244		
svcpl	0x00535f30		
svcpl	0x00495841		
ldrbmi	r4, [r3, #-322]	; 0xfffffebe	
subpl	r4, r4, #1090519040	; 0x41000000	
ldrbtmi	r3, [r8], -r0, lsr #32		
		; <UNDEFINED> instruction	 0x36303038
eorseq	r3, r0, r0, lsr r0		
svcpl	0x00544e49		
movtpl	r4, #5452	; 0x154c	
svcpl	0x00363154		
subcs	r4, lr, sp, asr #18		
svcpl	0x005f2d28		
svcpl	0x00544e49		
movtpl	r4, #5452	; 0x154c	
svcpl	0x00363154		
svcpl	0x0058414d		
eorcs	r2, sp, pc, asr r0		
stmdapl	r0, {r0, r4, r5, r8, fp, sp}		
ldmdbmi	pc, {r0, r1, r4, r6, sl, ip, lr}^	; <UNPREDICTABLE>	
mcrrmi	6, 4, r5, r1, cr14		
subspl	r4, pc, r9, asr #8		
sfmmi	f5, 2, [r1, #-260]	; 0xfffffefc	
ldfmis	f3, [r5], #-128	; 0xffffff80	
mcrrmi	8, 0, r5, r9, cr0		
cmppl	r3, #-1073741801	; 0xc0000017	
svcpl	0x00545245		
strbmi	r4, [lr, #-3918]	; 0xfffff0b2	
stmdapl	r0, {r5, ip, sp}		
ldrbmi	r5, [pc], #-1107	; 910c <SLCRlockKey+0x1a91>	
subsmi	r4, pc, #1073741843	; 0x40000013	
subpl	r5, r5, #68, 30	; 0x110	
subscs	r4, r2, r2, asr pc		
lfmmi	f3, 4, [r7], #-212	; 0xffffff2c	
ldrbpl	r5, [r3], #-2048	; 0xfffff800	
cmpmi	sp, pc, asr r4		
svcpl	0x0047535f		
cmppl	pc, #603979777	; 0x24000001	
ldrbpl	r4, [r2], #-340	; 0xfffffeac	
strcc	r4, [r0, #-1093]!	; 0xfffffbbb	
subeq	r3, ip, r1, lsr r4		
strbpl	r5, [r3, #-856]	; 0xfffffca8	
svcpl	0x00434947		
svcpl	0x00495050		
svcpl	0x00313143		
blmi	14d9680 <__undef_stack+0x13bfde0>		
rsbscc	r3, r8, r0, lsr #32		
eorscc	r3, r0, r0, lsr r0		
eorseq	r3, r0, r8, lsr r0		
svcpl	0x00535058		
strbcc	r4, [r1], #-3396	; 0xfffff2bc	
strbpl	r4, [lr], #-2399	; 0xfffff6a1	
subcs	r4, r4, pc, asr r9		
stmdapl	r0, {r0, r1, r2, r4, r5, r9, ip, sp}		
ldrbmi	r5, [pc], #-1107	; 9170 <SLCRlockKey+0x1af5>	
cmppl	pc, #1073741843	; 0x40000013	
svcmi	0x004e5f47		
mcrmi	8, 2, r4, cr9, cr4, {2}		
svcmi	0x00545f47		
stclmi	3, cr4, [pc, #-380]	; 9008 <SLCRlockKey+0x198d>	
subscs	r4, r4, sp, asr #18		
ldfmis	f3, [r9], #-212	; 0xffffff2c	
ldrbmi	r5, [r2, #-2048]	; 0xfffff800	
subpl	r5, r3, r7, asr #30		
ldmdbmi	pc, {r0, r4, r5, r8, sl, ip, sp}^	; <UNPREDICTABLE>	
mcrrmi	6, 4, r5, r1, cr14		
svcpl	0x0043495f		
strbmi	r4, [lr, #-2380]	; 0xfffff6b4	
cmpmi	r6, pc, asr sp		
strbpl	r5, [pc, #-95]	; 914d <SLCRlockKey+0x1ad2>	
cmncc	r0, r0, lsr #4		
eorcc	r2, r0, r5, lsr ip		
eorcc	r2, r5, ip, lsr #32		
teqvs	r0, #44	; 0x2c	
eorcs	r2, r0, r7, lsr ip		
eorcs	r3, ip, r3, ror #10		
stmdapl	r0, {r0, r4, r5, r9, sp}		
subspl	r5, pc, r3, asr r4	; <UNPREDICTABLE>	
svcmi	0x0032424c		
		; <UNDEFINED> instruction	 0x465f4250
svcpl	0x004c4941		
		; <UNDEFINED> instruction	 0x464c4553
ldrbpl	r4, [r3], #-1364	; 0xfffffaac	
eorscc	r3, r3, r0, lsr #2		
strpl	r4, [r0, #-3121]	; 0xfffff3cf	
cmpcc	r4, r9, asr #28		
cmpmi	sp, r6, lsr pc		
svcpl	0x005f2058		
strbpl	r4, [lr], #-2389	; 0xfffff6ab	
ldclmi	6, cr3, [pc, #-196]	; 9138 <SLCRlockKey+0x1abd>	
svcpl	0x005f5841		
cmppl	r0, #0, 16		
strbpl	r5, [r4], #-1887	; 0xfffff8a1	
strbpl	r4, [lr], #-2399	; 0xfffff6a1	
subcs	r4, r4, pc, asr r9		
stmdapl	r0, {r2, r4, r5, r8, ip, sp}		
ldrbmi	r5, [pc], #-1107	; 9218 <SLCRlockKey+0x1b9d>	
cmppl	pc, #1073741843	; 0x40000013	
movtpl	r5, #40775	; 0x9f47	
svcmi	0x0054535f		
strbmi	r5, [r5], #-80	; 0xffffffb0	
ldrcc	r3, [r1, #-1312]!	; 0xfffffae0	
subspl	r0, r8, ip, asr #32		
ldmdapl	pc, {r0, r6, r9, ip, lr}^	; <UNPREDICTABLE>	
strbmi	r4, [r6, -r4, asr #6]		
subsmi	r3, pc, #95	; 0x5f	
cmpmi	r5, r1, asr #6		
subscs	r4, r2, r4, asr #8		
stmdacc	r6, {r4, r5, fp, ip, sp, lr}^		
eorscc	r3, r7, r0, lsr r0		
stmdapl	r0, {r4, r5, ip, sp}		
svcpl	0x00474552		
ldmdbmi	r3, {r1, r2, r6, ip, lr}^		
rsbcc	r2, r3, r4, asr #32		
ldrbpl	r5, [r3], #-2048	; 0xfffff800	
subpl	r5, r1, #398458880	; 0x17c00000	
ldrbpl	r5, [r3], #-3924	; 0xfffff0ac	
svcpl	0x00545241		
svcmi	0x00525245		
eorscc	r2, r1, r2, asr r0		
subeq	r3, ip, r5, lsr r2		
smlsldmi	r5, r5, r8, r2	; <UNPREDICTABLE>	
cmpcc	r0, pc, asr r3		
mcrrmi	15, 3, r5, r3, cr5		
svcpl	0x004e4145		
mrrcmi	3, 4, r4, pc, cr4	; <UNPREDICTABLE>	
svcpl	0x00454e49		
svcpl	0x0041564d		
subcs	r4, r3, r0, asr pc		
ldrcc	r7, [r1, #-34]!	; 0xffffffde	
ldccs	0, cr2, [r0], #-176	; 0xffffff50	
cfldr32cs	mvfx2, [r0], #-128	; 0xffffff80	
strbcc	r2, [r3, -r0, lsr #32]!		
cmncc	r3, ip, lsr #32		
teqcc	r0, r0, lsr ip		
rsbvc	r0, r3, r2, lsr #32		
stmdbvs	r4!, {r0, r1, r4, r5, r6, r8, fp, sp, lr}^		
svcpl	0x00202928		
ldfvse	f6, [r3, #-380]!	; 0xfffffe84	
svcpl	0x00205f5f		
stclvs	6, cr7, [pc], #-380	; 914c <SLCRlockKey+0x1ad1>	
cfstrdvs	mvd7, [r9], #-388	; 0xfffffe7c	
ldmdacs	pc, {r0, r2, r5, r6, r8, r9, sl, fp, ip, lr}^	; <UNPREDICTABLE>	
cmnvc	r0, #-2013265920	; 0x88000000	
stmdbvs	r9, {r0, r3, r5, r6, sl, sp, lr}		
stmdbcs	r2!, {r2, r3, r4, r6, r9, sl, fp, sp, lr}		
cmpmi	r0, r0, lsl #16		
cmppl	r0, #328	; 0x148	
ldclmi	15, cr5, [r0, #-220]	; 0xffffff24	
svcpl	0x00305f55		
cmpcc	r5, r0, asr sp		
cmpmi	pc, pc, asr r3	; <UNPREDICTABLE>	
ldmdami	pc, {r3, r4, r6, r8, fp, lr}^	; <UNPREDICTABLE>	
cmpmi	r8, r9, asr #14		
subscs	r4, r2, r4, asr #8		
stmdacc	r6, {r4, r5, fp, ip, sp, lr}^		
		; <UNDEFINED> instruction	 0x46333938
stmdapl	r0, {r1, r2, r6, r9, sl, lr}		
svcpl	0x00524150		
svcpl	0x00375350		
movtmi	r4, #54095	; 0xd34f	
cmppl	pc, #95	; 0x5f	
ldmdbmi	r8, {r0, r1, r2, r3, r4, r6, r8, lr}^		
movtpl	r4, #4703	; 0x125f	
strbmi	r4, [r4], #-325	; 0xfffffebb	
ldmdavc	r0!, {r1, r4, r6, sp}		
eorscc	r3, r0, r6, asr #16		
eorscc	r3, r0, r3, asr #32		
ldrbpl	r5, [r3], #-2048	; 0xfffff800	
ldmdbmi	r0, {r0, r1, r2, r3, r4, r6, r8, r9, ip, lr}^		
cmpmi	r2, pc, asr r4		
stmdbmi	sp, {r1, r2, r3, r6, r8, r9, ip, lr}^		
mrcmi	15, 2, r5, cr5, cr4, {2}		
subspl	r4, r2, #68, 10	; 0x11000000	
teqcc	r0, r5, asr lr		
eorseq	r3, r3, r1, lsr r5		
svcpl	0x00535058		
movtcc	r4, #7492	; 0x1d44	
strbpl	r4, [lr], #-2399	; 0xfffff6a1	
subcs	r4, r4, pc, asr r9		
stmdapl	r0, {r2, r4, r5, r8, fp, ip, sp}		
cmpmi	pc, r0, asr r3	; <UNPREDICTABLE>	
svcpl	0x00304946		
ldrbmi	r4, [r3, #-322]	; 0xfffffebe	
subpl	r4, r4, #1090519040	; 0x41000000	
ldrbtmi	r3, [r8], -r0, lsr #32		
ldmdacc	r0!, {r3, r4, r5, ip, sp}		
eorseq	r3, r0, r0, lsr r0		
smlsldmi	r5, r5, r8, r2	; <UNPREDICTABLE>	
cmpcc	r0, pc, asr r3		
strbpl	r5, [r1, #-3893]	; 0xfffff0cb	
svcmi	0x00435f58		
svcmi	0x0052544e		
eorvc	r2, r2, ip, asr #32		
eorcs	r3, ip, r1, lsr r5		
strcs	r2, [r0, #-3120]!	; 0xfffff3d0	
eorcs	r2, r0, r0, lsr ip		
eorcs	r3, ip, r3, ror #2		
ldccs	3, cr6, [r0], #-128	; 0xffffff80	
eoreq	r3, r2, r0, lsr #2		
smlsldmi	r5, r5, r8, r2	; <UNPREDICTABLE>	
		; <UNDEFINED> instruction	 0x3652435f
ldrbtcc	r6, [r2], -r0, lsr #6		
ldrbmi	r5, [r2, #-2048]	; 0xfffff800	
subpl	r5, r3, r7, asr #30		
cmppl	pc, #205520896	; 0xc400000	
cmpmi	pc, #1677721601	; 0x64000001	
subspl	r4, r4, #1264	; 0x4f0	
eorcs	r4, r0, #20224	; 0x4f00	
ldfcss	f3, [r5], #-448	; 0xfffffe40	
eorcs	r3, ip, r0, lsr #32		
eorcs	r3, ip, r5, lsr #32		
ldccs	3, cr6, [r1], #-128	; 0xffffff80	
rsbcc	r2, r3, r0, lsr #32		
eorscs	r2, r0, #44	; 0x2c	
strbmi	r5, [r9, -r0, lsl #6]		
svcmi	0x0054415f		
svcpl	0x0043494d		
subscs	r4, r8, sp, asr #2		
ldrbpl	r5, [r3], #-3935	; 0xfffff0a1	
strbpl	r4, [lr], #-2372	; 0xfffff6bc	
subspl	r4, r8, pc, asr r5		
strbpl	r4, [lr], #-2344	; 0xfffff6d8	
stmdapl	r1, {r0, r1, r2, r3, r4, r6, r8, sl, fp, lr}^		
cmppl	r8, #41	; 0x29	
stclmi	15, cr5, [r5, #-336]	; 0xfffffeb0	
subspl	r4, pc, r1, asr #6		
ldrbmi	r5, [r3, #-577]	; 0xfffffdbf	
subspl	r4, r2, #398458880	; 0x17c00000	
teqcc	r0, pc, asr #4		
ldcmi	0, cr3, [r6], #-192	; 0xffffff40	
ldmdbmi	r5, {fp, ip, lr}^		
ldrtcc	r5, [r6], #-1102	; 0xfffffbb2	
		; <UNDEFINED> instruction	 0x57534c5f
eorcs	r7, r9, r8, lsr #16		
ldmdbcs	r8!, {r3, r5, fp, sp}^		
strbvc	r4, [pc, -lr, lsr #24]!		
eoreq	r7, r9, r5, ror #4		
subpl	r5, r1, #88	; 0x58	
		; <UNDEFINED> instruction	 0x3753505f
ldmdami	r4, {r0, r1, r2, r3, r4, r6, r8, sl, lr}^		
strbmi	r5, [lr, #-581]	; 0xfffffdbb	
svcpl	0x00305f54		
stmdami	r7, {r3, r6, r8, fp, lr}^		
subpl	r4, r4, #1090519040	; 0x41000000	
ldrbmi	r3, [r8, #-32]!	; 0xffffffe0	
eorsmi	r3, r0, #48	; 0x30	
subeq	r4, r6, r6, asr #12		
smlsldmi	r5, r5, r8, r2	; <UNPREDICTABLE>	
cmpcc	r0, pc, asr r3		
subpl	r5, r3, r5, lsr pc		
movtmi	r4, #12639	; 0x315f	
svcpl	0x00535345		
strbpl	r4, [lr], #-3907	; 0xfffff0bd	
subcs	r4, ip, r2, asr pc		
ldrcc	r7, [r1, #-34]!	; 0xffffffde	
ldccs	0, cr2, [r0], #-176	; 0xffffff50	
cfldr32cs	mvfx2, [r0], #-128	; 0xffffff80	
cmncc	r3, r0, lsr #32		
teqvs	r0, #44	; 0x2c	
eorcc	r2, r0, #48, 24	; 0x3000	
subspl	r0, r8, #34	; 0x22	
cmpmi	pc, #18087936	; 0x1140000	
svcpl	0x00353150		
movtmi	r5, #62032	; 0xf250	
cmpmi	r5, pc, asr r6		
ldrbmi	r5, [r2, #-1364]	; 0xfffffaac	
eorcs	r3, r0, #95	; 0x5f	
ldfcss	f3, [r5], #-448	; 0xfffffe40	
eorcs	r3, ip, r0, lsr #32		
eorcs	r3, ip, r5, lsr #32		
ldccs	3, cr6, [r0], #-128	; 0xffffff80	
cmncc	r3, r0, lsr #32		
eorscs	r2, r0, #44	; 0x2c	
ldrbmi	r5, [r2, #-2048]	; 0xfffff800	
subpl	r5, r3, r7, asr #30		
cmpmi	pc, #205520896	; 0xc400000	
strbmi	r4, [r8, #-833]	; 0xfffffcbf	
subspl	r5, r9, pc, asr r4		
eorvc	r2, r2, r5, asr #32		
eorcs	r3, ip, r1, lsr r5		
strcs	r2, [r0, #-3120]!	; 0xfffff3d0	
eorcs	r2, r0, r0, lsr ip		
eorcs	r3, ip, r3, rrx		
ldccs	3, cr6, [r0], #-128	; 0xffffff80	
eoreq	r3, r2, r0, lsr #2		
strbvc	r5, [r3, #-856]!	; 0xfffffca8	
strbvs	r6, [sp, #-2388]!	; 0xfffff6ac	
strbvs	r5, [r7, #-3954]	; 0xfffff08e	
strbtvc	r4, [lr], #-2420	; 0xfffff68c	
ldrbvc	r7, [r2, #-613]!	; 0xfffffd9b	
ldrbvc	r7, [r3], #-1136	; 0xfffffb90	
cmnvc	r5, #1627389952	; 0x61000000	
cmnvc	lr, #40, 18	; 0xa0000	
cmnvs	lr, #116, 2		
rsbsvc	r5, r4, #101	; 0x65	
cmppl	r8, #41	; 0x29	
ldmdbvs	r4, {r0, r1, r5, r6, r8, sl, ip, sp, lr}^		
svcpl	0x0072656d		
strbtvs	r6, [r1], #-1362	; 0xfffffaae	
stmdacs	r7!, {r1, r4, r6, r8, sl, sp, lr}^		
cmnvc	lr, #40, 18	; 0xa0000	
cmnvs	lr, #116, 2		
rsbsvc	r5, r4, #101	; 0x65	
teqmi	lr, #2624	; 0xa40	
stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^		
cmpvs	r2, r7, ror #28		
strbvs	r6, [r1], #-1395	; 0xfffffa8d	
eorcs	r7, ip, r4, ror #4		
strbpl	r5, [r3, #-856]	; 0xfffffca8	
strbmi	r4, [sp, #-2388]	; 0xfffff6ac	
movtpl	r5, #40786	; 0x9f52	
		; <UNDEFINED> instruction	 0x464f5f52
strbpl	r5, [r5], #-838	; 0xfffffcba	
cmppl	r8, #41	; 0x29	
stmdbmi	r7, {r0, r1, r6, r8, sl, ip, lr}^		
stmdbmi	r4, {r0, r1, r6, r8, r9, sl, fp, ip, lr}^		
ldrbmi	r5, [pc, #-1107]	; 9139 <SLCRlockKey+0x1abe>	
strbmi	r5, [pc], -lr, asr #30		
strbpl	r5, [r5], #-838	; 0xfffffcba	
rsbscc	r3, r8, r0, lsr #32		
eorscc	r3, r0, r0, lsr r0		
eorseq	r3, r0, r0, lsr r0		
subpl	r5, r1, #88	; 0x58	
		; <UNDEFINED> instruction	 0x3753505f
strbpl	r5, [r3, #-863]	; 0xfffffca1	
strbmi	r4, [sp, #-2388]	; 0xfffff6ac	
svcpl	0x00305f52		
stmdami	r7, {r3, r6, r8, fp, lr}^		
subpl	r4, r4, #1090519040	; 0x41000000	
ldrbtmi	r3, [r8], -r0, lsr #32		
eorscc	r4, r0, r8, lsr r6		
subeq	r3, r6, r6, lsr r1		
smlsldmi	r5, r5, r8, r2	; <UNPREDICTABLE>	
cmpcc	r0, pc, asr r3		
svcmi	0x00435f35		
svcmi	0x0052544e		
svcpl	0x005a5f4c		
subscs	r4, r4, r2, asr #18		
eorscc	r7, r0, r0, lsr r8		
ldmdacc	r0!, {r4, r5, ip, sp}		
stmdapl	r0, {r4, r5, ip, sp}		
ldrbtpl	r6, [r5], #-851	; 0xfffffcad	
rsbvc	r6, r5, #6720	; 0x1a40	
cmnvs	lr, pc, asr r5		
stmdbmi	r5!, {r1, r5, r6, sl, fp, sp, lr}^		
rsbvc	r7, r5, #1845493760	; 0x6e000000	
ldrbtvc	r7, [r0], #-1394	; 0xfffffa8e	
cmnvc	lr, #40, 18	; 0xa0000	
cmnvs	lr, #116, 2		
rsbsvc	r5, r4, #101	; 0x65	
cmppl	r8, #41	; 0x29	
ldmdbvs	r4, {r0, r1, r5, r6, r8, sl, ip, sp, lr}^		
svcpl	0x0072656d		
strbtvc	r7, [r9], #-599	; 0xfffffda9	
strbvs	r5, [r5, -r5, ror #4]!		
cdpvs	8, 4, cr2, cr9, cr8, {1}		
mcrvs	4, 3, r7, cr1, cr3, {3}		
ldrbvc	r6, [r0], #-1379	; 0xfffffa9d	
mcrcc	9, 1, r2, cr13, cr2, {3}		
strbtvs	r6, [lr], -r3, asr #30		
eormi	r6, lr, #27525120	; 0x1a40000	
cmnmi	r5, r1, ror #6		
cfldrdcs	mvd6, [r2], #-400	; 0xfffffe70	
cmpmi	r3, #32, 16	; 0x200000	
cfstrdmi	mvd5, [r9, #-340]	; 0xfffffeac	
cmpmi	pc, #1342177284	; 0x50000004	
subspl	r4, r4, #1264	; 0x4f0	
svcmi	0x005f4c4f		
ldrbmi	r4, [r3, #-1606]	; 0xfffff9ba	
stmdacs	r0!, {r2, r4, r6, sl, fp, sp}		
strbvc	r5, [r3, #-856]!	; 0xfffffca8	
strbvs	r6, [sp, #-2388]!	; 0xfffff6ac	
ldrbvs	r5, [r2, #-3954]	; 0xfffff08e	
ldrbvs	r6, [r2, #-1121]	; 0xfffffb9f	
stmdbmi	r8!, {r0, r1, r2, r5, r6, fp, sp}		
cmnvs	r4, lr, ror #6		
rsbpl	r6, r5, lr, ror #6		
sfmcs	f7, 4, [r9, #-464]!	; 0xfffffe30	
mcrvs	3, 3, r4, cr15, cr14, {1}		
cdpcs	9, 6, cr6, cr7, cr6, {3}		
ldrbvs	r6, [r3, #-322]!	; 0xfffffebe	
rsbvc	r6, r4, #1090519040	; 0x41000000	
cmppl	r8, #44	; 0x2c	
ldmdbmi	r4, {r0, r1, r6, r8, sl, ip, lr}^		
svcpl	0x0052454d		
strbpl	r4, [lr], #-3907	; 0xfffff0bd	
svcpl	0x004c4f52		
movtpl	r4, #26191	; 0x664f	
eorcs	r5, r9, r5, asr #8		
cmppl	r8, #124	; 0x7c	
ldmdbmi	r4, {r0, r1, r6, r8, sl, ip, lr}^		
svcpl	0x0052454d		
strbpl	r4, [lr], #-3907	; 0xfffff0bd	
svcpl	0x004c4f52		
svcpl	0x00515249		
submi	r4, r1, #1104	; 0x450	
cfldr64mi	mvdx4, [pc, #-304]	; 959c <SLCRlockKey+0x1f21>	
stmdbcs	fp, {r0, r6, r8, r9, ip, lr}^		
cdpmi	0, 4, cr0, cr9, cr9, {1}		
strbmi	r5, [ip, #-3924]	; 0xfffff0ac	
cmpcc	r4, r1, asr #6		
cmpmi	sp, r6, lsr pc		
svcpl	0x005f2058		
svcpl	0x00544e49		
movtpl	r4, #5452	; 0x154c	
svcpl	0x00363154		
svcpl	0x0058414d		
subspl	r0, r8, #95	; 0x5f	
cmpmi	pc, #18087936	; 0x1140000	
svcpl	0x00353150		
dvfmiem	f4, f1, #5.0		
submi	r5, ip, #1593835520	; 0x5f000000	
subcs	r5, r1, pc, asr r6		
ldrcc	r7, [r1, #-34]!	; 0xffffffde	
ldccs	0, cr2, [r5], #-176	; 0xffffff50	
cfldr32cs	mvfx2, [r0], #-128	; 0xffffff80	
ldrcc	r6, [r1, #-800]!	; 0xfffffce0	
teqvs	r0, #44	; 0x2c	
eorcc	r2, r0, #13568	; 0x3500	
subspl	r0, r8, #34	; 0x22	
ldrbmi	r4, [pc, -r5, asr #14]		
ldrtcc	r5, [r1], #-592	; 0xfffffdb0	
ldrtcc	r7, [r1], #-544	; 0xfffffde0	
cmpmi	r3, #0, 16		
movtmi	r4, #38741	; 0x9755	
mrcmi	2, 2, r5, cr5, cr15, {2}		
ldmdbmi	r2, {r0, r1, r2, r3, r4, r6, ip, lr}^		
strbpl	r5, [r9], #-591	; 0xfffffdb1	
cmpmi	sp, r9, asr pc		
eorcc	r4, r0, r3, asr fp		
eorscc	r3, r0, r8, ror r0		
		; <UNDEFINED> instruction	 0x46463030
cmppl	r0, #0, 16		
subpl	r5, r1, #95	; 0x5f	
ldrbpl	r4, [r2], #-3920	; 0xfffff0b0	
ldrbpl	r4, [r2], #-863	; 0xfffffca1	
cmpmi	r2, ip, asr #30		
strbmi	r4, [r1], #-1363	; 0xfffffaad	
eorcc	r5, r0, r4, asr #4		
eorscc	r4, r0, r8, ror r5		
eorscc	r4, r0, r0, lsr r5		
subspl	r0, r8, r0, lsr r0		
ldmdapl	pc, {r0, r6, r9, ip, lr}^	; <UNPREDICTABLE>	
subspl	r4, r2, r0, asr r1		
subspl	r5, r4, pc, asr #4		
strbpl	r5, [r3], #-3923	; 0xfffff0ad	
subsmi	r4, pc, #20992	; 0x5200	
cmpmi	r5, r1, asr #6		
subscs	r4, r2, r4, asr #8		
svcpl	0x00535058		
subspl	r4, r2, r0, asr r1		
svcpl	0x0054524f		
lfmmi	f5, 2, [r4], {67}	; 0x43	
movtpl	r4, #4703	; 0x125f	
strbmi	r4, [r4], #-325	; 0xfffffebb	
subspl	r0, r8, #82	; 0x52	
cmpmi	pc, #18087936	; 0x1140000	
svcpl	0x00353150		
strbmi	r4, [lr], -r3, asr #30		
subsmi	r4, pc, #19136512	; 0x1240000	
svcpl	0x00455341		
subpl	r4, r4, #1090519040	; 0x41000000	
cmncc	r0, r0, lsr #4		
strtcc	r2, [r0], #-3125	; 0xfffff3cb	
eorcc	r2, r5, ip, lsr #32		
cmncc	r3, ip, lsr #32		
eorcs	r2, r0, r5, lsr ip		
eorcs	r3, ip, r3, rrx		
stmdapl	r0, {r4, r5, r9, sp}		
svcpl	0x00524150		
cmpmi	sp, r8, asr r5		
svcpl	0x00535043		
mcrmi	15, 2, r5, cr9, cr1, {1}		
stmdapl	r0!, {r2, r4, r6, r9, ip, lr}		
		; <UNDEFINED> instruction	 0x475f5350
svcpl	0x00314d45		
svcpl	0x00544e49		
stmdapl	r0, {r0, r3, r6, sl, lr}		
		; <UNDEFINED> instruction	 0x465f5350
smlsldcc	r4, r1, r0, r7		
strbpl	r4, [lr], #-2399	; 0xfffff6a1	
subcs	r4, r4, pc, asr r9		
stmdapl	r0, {r1, r2, r4, r5, fp, ip, sp}		
mrcmi	4, 2, r5, cr15, cr3, {2}		
svcpl	0x00444e41		
svcpl	0x0054504f		
svcpl	0x00544f4e		
subspl	r5, r0, r3, asr r5		
ldrbmi	r5, [r4, #-591]	; 0xfffffdb1	
ldrtcc	r2, [r1], #-68	; 0xffffffbc	
subeq	r3, ip, r4, lsr r5		
smlsldmi	r5, r5, r8, r2	; <UNPREDICTABLE>	
ldrbmi	r4, [r0, #-1631]	; 0xfffff9a1	
ldrbmi	r4, [pc, #-856]	; 94f8 <SLCRlockKey+0x1e7d>	
qsubcc	r2, r8, r8		
eorscs	r3, ip, r0, lsr #24		
eoreq	r3, r9, r3, lsr r1		
strbpl	r4, [lr], #-2389	; 0xfffff6ab	
movtpl	r4, #5727	; 0x165f	
ldclmi	8, cr3, [pc, #-336]	; 9718 <SLCRlockKey+0x209d>	
svcpl	0x00205841		
mcrmi	5, 2, r5, cr9, cr15, {2}		
cmpmi	r6, r4, asr pc		
svcpl	0x00385453		
svcpl	0x0058414d		
ldrbpl	r0, [r8], #-95	; 0xffffffa1	
stmdapl	r5, {r0, r1, r6, r8, r9, sl, fp, ip, lr}^		
svcmi	0x00435f54		
subpl	r5, r1, #77	; 0x4d	
subpl	r5, pc, r5, asr #30		
mcrmi	9, 2, r4, cr15, cr4, {2}		
rsbscc	r3, r8, r0, lsr #32		
eorscc	r3, r0, r0, lsr r0		
ldrpl	r3, [r2, #-48]!	; 0xffffffd0	
cmppl	r8, #76	; 0x4c	
svcmi	0x004e5f54		
		; <UNDEFINED> instruction	 0x47535f54
subcs	r4, r1, r4, asr #26		
subeq	r3, ip, r1, lsr r6		
cmpcc	r4, r9, asr #28		
stmdacs	r3, {r1, r2, r4, r5, r8, r9, sl, fp, ip, lr}^		
svcpl	0x00202978		
strbpl	r4, [lr], #-2399	; 0xfffff6a1	
cmpmi	pc, #51380224	; 0x3100000	
eoreq	r7, r9, r8, lsr #16		
strbpl	r5, [r3, #-856]	; 0xfffffca8	
svcpl	0x00434947		
cmpmi	sp, r4, asr #30		
ldclmi	14, cr4, [pc, #-292]	; 97b8 <SLCRlockKey+0x213d>	
subcs	r5, fp, r1, asr #6		
eorscc	r7, r0, r0, lsr r8		
ldrtcc	r3, [r0], #-48	; 0xffffffd0	
andpl	r3, r0, r0, lsr r0		
stmdbmi	r4, {r2, r4, r6, r9, ip, lr}^		
ldclmi	6, cr4, [pc, #-280]	; 97dc <SLCRlockKey+0x2161>	
stmdacs	r0!, {r0, r3, r6, r9, sl, fp, lr}		
subspl	r5, r4, #45	; 0x2d	
strbmi	r4, [r6], -r4, asr #18		
stmdapl	r1, {r0, r1, r2, r3, r4, r6, r8, sl, fp, lr}^		
teqcc	r0, r0, lsr #26		
ldrbpl	r0, [r8], #-41	; 0xffffffd7	
strbvc	r7, [r3], #-621	; 0xfffffd93	
ldrbvs	r5, [r2, #-3954]	; 0xfffff08e	
ldrbvs	r6, [r2, #-1121]	; 0xfffffb9f	
cmpvs	r2, r7, ror #16		
strbvs	r6, [r1], #-1395	; 0xfffffa8d	
cmnvc	r5, #100, 4	; 0x40000006	
ldclvs	12, cr2, [r4, #-460]	; 0xfffffe34	
rsbsvc	r4, r4, #-939524095	; 0xc8000001	
rsbvs	r7, sp, #327155712	; 0x13800000	
eorpl	r7, ip, #1342177286	; 0x50000006	
strbvs	r6, [pc], -r5, ror #14		
strbtvc	r7, [r5], #-870	; 0xfffffc9a	
ldmdbvs	r8, {r0, r3, r5, sp}^		
cdpvs	15, 4, cr5, cr9, cr12, {3}		
stmdacs	r8!, {r0, r1, r4, r5, r9, ip, sp}		
ldrbvs	r6, [r3, #-322]!	; 0xfffffebe	
rsbvc	r6, r4, #1090519040	; 0x41000000	
ldmdbcs	r3!, {r0, r2, r5, r6, r8, r9, ip, sp, lr}^		
stmdapl	r0!, {r5, r8, r9, fp, sp}		
cmnmi	r2, #84, 26	; 0x1500	
svcmi	0x005f7274		
ldrbvs	r6, [r3, #-1638]!	; 0xfffff99a	
ldmdacs	fp, {r2, r4, r5, r6, r8, r9, ip, sp, lr}^		
cmnmi	r2, #84, 26	; 0x1500	
strbvc	r7, [lr, #-628]	; 0xfffffd8c	
rsbvc	r6, r5, #-805306362	; 0xd0000006	
blcs	820e1c <__undef_stack+0x70757c>		
ldrbvs	r2, [r2, #-2080]	; 0xfffff7e0	
strbtvs	r4, [r6], -r7, ror #30		
ldmdbcs	r4!, {r0, r1, r4, r5, r6, r8, sl, sp, lr}^		
subspl	r0, r8, r9, lsr #32		
subspl	r5, pc, r1, asr #4		
ldrbmi	r3, [pc, #-1875]	; 923d <SLCRlockKey+0x1bc2>	
subpl	r4, r5, #84, 16	; 0x540000	
svcpl	0x0054454e		
mcrmi	15, 2, r5, cr5, cr0, {1}		
cmppl	pc, #1157627904	; 0x45000000	
svcpl	0x0052434c		
ldcmi	0, cr3, [r0, #-196]!	; 0xffffff3c	
svcpl	0x00535042		
cmpcc	r6, r4, asr #18		
stmdapl	r0, {r5, r8, sl, ip, sp}		
svcpl	0x00474552		
ldmdbmi	r3, {r1, r2, r6, ip, lr}^		
stclmi	15, cr5, [r9, #-272]	; 0xfffffef0	
stclmi	12, cr4, [r5, #-320]	; 0xfffffec0	
ldrbmi	r4, [r4, #-3653]	; 0xfffff1bb	
cmpmi	sp, r2, asr pc		
stmdacs	r0!, {r0, r1, r4, r6, r8, r9, fp, lr}		
		; <UNDEFINED> instruction	 0x46467830
eorscs	r3, ip, r0, lsr #24		
ldmdbmi	r3, {r1, r2, r6, ip, lr}^		
stclmi	15, cr5, [r9, #-272]	; 0xfffffef0	
stclmi	12, cr4, [r5, #-320]	; 0xfffffec0	
ldrbmi	r4, [r4, #-3653]	; 0xfffff1bb	
stmdbmi	r2, {r1, r4, r6, r8, r9, sl, fp, ip, lr}^		
stmdapl	r0, {r2, r4, r6, r8, fp, sp}		
svcpl	0x00524150		
cmpmi	r4, #88, 8	; 0x58000000	
subscc	r5, pc, #80, 6	; 0x40000001	
strbpl	r4, [lr], #-2399	; 0xfffff6a1	
subspl	r2, r8, r2, asr r0		
ldrbpl	r5, [r4], #-3923	; 0xfffff0ad	
subscc	r3, pc, #67	; 0x43	
strbpl	r4, [lr], #-2399	; 0xfffff6a1	
subeq	r4, r4, pc, asr r9		
smlsldmi	r5, r5, r8, r2	; <UNPREDICTABLE>	
cmpcc	r0, pc, asr r3		
mcrrmi	15, 3, r5, r3, cr5		
svcpl	0x004e4145		
mrrcmi	3, 4, r4, pc, cr4	; <UNPREDICTABLE>	
svcpl	0x00454e49		
svcpl	0x0041564d		
subscs	r4, r5, r0, asr pc		
ldrcc	r7, [r1, #-34]!	; 0xffffffde	
ldccs	0, cr2, [r0], #-176	; 0xffffff50	
cfldr32cs	mvfx2, [r0], #-128	; 0xffffff80	
strbcc	r2, [r3, -r0, lsr #32]!		
cmncc	r3, ip, lsr #32		
teqcc	r0, r1, lsr ip		
cmnvc	r9, #34	; 0x22	
ldrbvs	r7, [r0, #-117]!	; 0xffffff8b	
svcpl	0x005f2872		
stmdacs	r0!, {r0, r1, r5, r6, r8, fp, sp}		
cmpvs	pc, #40, 30	; 0xa0	
ldrbvs	r7, [r0, #-2420]!	; 0xfffff68c	
svcvs	0x006f6c5f		
ldmdacs	r0!, {r0, r1, r3, r5, r6, r8, sl, ip, sp, lr}^		
stmdbcs	r3!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}^		
ldrbpl	r2, [pc, #-2086]	; 924e <SLCRlockKey+0x1bd3>	
stmdbcs	ip, {r2, r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^		
svcpl	0x003d3d29		
stmdapl	r0, {r0, r2, r4, r6, r8, fp, sp}		
mrcmi	4, 2, r5, cr15, cr3, {2}		
svcpl	0x00444e41		
ldrbpl	r4, [r2], #-336	; 0xfffffeb0	
strbpl	r4, [pc], #-3679	; 9a90 <SLCRlockKey+0x2415>	
subspl	r5, r5, pc, asr r3		
ldrbpl	r4, [r2], #-3920	; 0xfffff0b0	
teqcc	r0, r5, asr #8		
cfldrsmi	mvf3, [r4], #-208	; 0xffffff30	
cmpmi	r4, #0, 16		
		; <UNDEFINED> instruction	 0x5645445f
svcpl	0x00454349		
strbmi	r4, [sp, #-2388]	; 0xfffff6ac	
svcmi	0x00435f52		
subscs	r4, r4, r5, asr lr		
mcrrmi	0, 3, r0, r3, cr2		
svcpl	0x004b434f		
cmpmi	r3, r4, asr #18		
strbpl	r4, [pc, -ip, asr #24]		
eorcc	r4, r0, r5, asr #8		
ldrbmi	r5, [r2, #-2048]	; 0xfffff800	
subpl	r5, r3, r7, asr #30		
ldrbmi	r3, [pc, #-1329]	; 95a7 <SLCRlockKey+0x1f2c>	
strbpl	r4, [lr], #-1366	; 0xfffffaaa	
subspl	r5, r9, pc, asr r4		
ldrbmi	r5, [r3, #-3909]	; 0xfffff0bb	
eorvc	r2, r2, ip, asr #32		
eorcs	r3, ip, r1, lsr r5		
strcs	r2, [r0, #-3120]!	; 0xfffff3d0	
eorcs	r2, r0, r0, lsr ip		
eorcs	r3, ip, r3, ror #18		
ldfcss	f3, [r3], #-396	; 0xfffffe74	
eoreq	r3, r2, r0, lsr #2		
strbpl	r5, [r3, #-856]	; 0xfffffca8	
svcpl	0x00434947		
svcpl	0x00495050		
svcpl	0x00373043		
blmi	14da048 <__undef_stack+0x13c07a8>		
rsbscc	r3, r8, r0, lsr #32		
eorscc	r3, r0, r0, lsr r0		
eorseq	r3, r0, r0, lsr r8		
subpl	r5, r1, #88	; 0x58	
		; <UNDEFINED> instruction	 0x3753505f
strbpl	r5, [sp, #-95]	; 0xffffffa1	
subspl	r3, pc, pc, asr r0	; <UNPREDICTABLE>	
svcpl	0x0031554d		
stmdapl	r1, {r0, r1, r4, r6, r8, r9, sl, fp, ip, lr}^		
cmpmi	r2, r9, asr #30		
strbmi	r4, [r1], #-1363	; 0xfffffaad	
eorcc	r5, r0, r4, asr #4		
ldmdacc	r8!, {r3, r4, r5, r6, r9, sl, lr}		
eorscc	r3, r0, r9, lsr r3		
subspl	r0, r8, #48	; 0x30	
ldrbmi	r4, [pc], -r5, asr #14		
subpl	r5, r3, #80, 6	; 0x40000001	
subsmi	r4, pc, #1520	; 0x5f0	
stmdacs	r0!, {r0, r3, r6, sl, ip, lr}		
ldccc	0, cr2, [ip], #-196	; 0xffffff3c	
ldmdbcs	r1!, {r5, r8, r9, ip, sp}		
ldrbpl	r5, [r3], #-2048	; 0xfffff800	
ldmdbmi	r0, {r0, r1, r2, r3, r4, r6, r8, r9, ip, lr}^		
strbmi	r4, [pc], #-3423	; 9b74 <SLCRlockKey+0x24f9>	
cmpmi	r6, r5, asr #30		
subscs	r4, r4, r5, asr ip		
teqcc	r5, r1, lsr r1		
ldrbpl	r5, [r3], #-2048	; 0xfffff800	
ldmdbmi	r0, {r0, r1, r2, r3, r4, r6, r8, r9, ip, lr}^		
cmpmi	r2, pc, asr r4		
strbmi	r5, [r6, #-846]	; 0xfffffcb2	
svcmi	0x00445f52		
teqcc	r0, lr, asr #10		
eorseq	r3, r2, r1, lsr r5		
subpl	r5, r1, #88	; 0x58	
stclmi	8, cr5, [r5, #-380]	; 0xfffffe84	
cmppl	r0, #67108865	; 0x4000001	
ldrbmi	r3, [pc, #-95]	; 9b4d <SLCRlockKey+0x24d2>	
svcpl	0x0054454e		
subpl	r4, r3, #21248	; 0x5300	
ldfmis	f3, [r0, #-380]!	; 0xfffffe84	
svcpl	0x00737062		
subscc	r4, r6, r4, asr #18		
stmdapl	r0, {r5, fp, ip, sp}		
cmppl	pc, #1392508928	; 0x53000000	
svcpl	0x00444e45		
svcmi	0x00525245		
ldmdacc	r2!, {r1, r4, r6, sp}		
svcpl	0x005f004c		
cmpvs	pc, #-2147483619	; 0x8000001d	
ldmdacs	r9!, {r0, r1, r2, r3, r5, r6, ip, sp, lr}^		
ldmdbcs	r3!, {r2, r5, r6, sl, fp, sp}^		
subsvs	r5, pc, #32, 30	; 0x80	
strbtvc	r6, [ip], #-2421	; 0xfffff68b	
ldrbvc	r6, [pc], -r9, ror #28		
svcvs	0x00635f61		
strtvs	r7, [r8], #-2416	; 0xfffff690	
eoreq	r7, r9, ip, lsr #6		
rsbvc	r5, sp, #88, 8	; 0x58000000	
svcpl	0x00727443		
cmnmi	r4, #348127232	; 0x14c00000	
rsbsvc	r6, r4, #1776	; 0x6f0	
ldrbvc	r6, [r3], #-3183	; 0xfffff391	
cmnvc	r5, #1627389952	; 0x61000000	
stmdacs	r7!, {r1, r4, r6, r8, sl, sp, lr}^		
ldrbvs	r6, [r3, #-322]!	; 0xfffffebe	
rsbvc	r6, r4, #1090519040	; 0x41000000	
ldclcs	3, cr7, [r3], #-404	; 0xfffffe6c	
cmnmi	r2, #84, 26	; 0x1500	
strbvc	r7, [lr, #-628]	; 0xfffffd8c	
rsbvc	r6, r5, #-805306362	; 0xd0000006	
strbvs	r5, [r5, -ip, lsr #4]!		
ldrbvs	r7, [r4, #-873]!	; 0xfffffc97	
stclvs	6, cr5, [r1], #-456	; 0xfffffe38	
eorcs	r6, r9, r5, ror r5		
rsbvc	r5, sp, #88, 8	; 0x58000000	
svcpl	0x00727443		
strbtvc	r7, [r9], #-599	; 0xfffffda9	
strbvs	r5, [r5, -r5, ror #4]!		
cmpvs	r2, r8, lsr #16		
strbvs	r6, [r1], #-1395	; 0xfffffa8d	
cmnvc	r5, #100, 4	; 0x40000006	
eorcs	r2, ip, r3, ror r9		
rsbvc	r5, sp, #40, 8	; 0x28000000	
cdpmi	4, 7, cr7, cr2, cr3, {2}		
strbvs	r6, [r2, #-3445]!	; 0xfffff28b	
eorcs	r2, ip, r2, ror r9		
svcpl	0x00435458		
subspl	r4, r3, #84, 6	; 0x50000001	
		; <UNDEFINED> instruction	 0x46464f5f
cfldr64cs	mvdx4, [r4], {83}	; 0x53	
ldrbvs	r2, [r2, #-2080]	; 0xfffff7e0	
ldrbtvc	r6, [r3], #-2407	; 0xfffff699	
cmpvs	r6, r5, ror #4		
stmdbcs	r5!, {r2, r3, r5, r6, r8, sl, ip, sp, lr}^		
subspl	r0, r8, #41	; 0x29	
cmpmi	pc, #18087936	; 0x1140000	
svcpl	0x00353150		
stmdami	r3, {r0, r1, r6, r8, lr}^		
ldmdbmi	r3, {r0, r2, r6, r8, r9, sl, fp, ip, lr}^		
cmppl	pc, #377487360	; 0x16800000	
eorcs	r4, r0, #17664	; 0x4500	
ldfcss	f3, [r5], #-448	; 0xfffffe40	
eorcs	r3, ip, r0, lsr #4		
eorcs	r3, ip, r5, lsr #32		
ldccs	3, cr6, [r0], #-128	; 0xffffff80	
rsbcc	r2, r3, r0, lsr #32		
eorscs	r2, r0, #44	; 0x2c	
ldrbmi	r5, [r2, #-2048]	; 0xfffff800	
subpl	r5, r6, r7, asr #30		
svcpl	0x00524353		
mrcmi	15, 2, r4, cr5, cr2, {2}		
svcmi	0x00545f44		
svcmi	0x0052455a		
eorscs	r2, r3, r0, lsr #16		
eorcc	r3, r0, #60, 24	; 0x3c00	
stmdapl	r0, {r1, r4, r5, r8, fp, sp}		
svcpl	0x00474552		
cmpmi	r3, #70	; 0x46	
svcpl	0x00435f52		
subscs	r4, r4, r2, asr #18		
stfccs	f3, [r0], #-160	; 0xffffff60	
ldmdbcc	r2!, {r2, r3, r4, r5, sp}		
cmnvc	r9, #41	; 0x29	
mcrvs	2, 3, r7, cr9, cr0, {3}		
svcpl	0x005f2874		
stmdacs	r0!, {r0, r1, r5, r6, r8, fp, sp}		
strbtvc	r5, [r3], #-3935	; 0xfffff0a1	
svcpl	0x00657079		
blvs	1be5acc <__undef_stack+0x1acc22c>		
svcpl	0x00287075		
		; <UNDEFINED> instruction	 0x2629635f
mrrcvc	15, 2, r5, r0, cr8		
svcpl	0x007c555f		
cdpmi	12, 5, cr7, cr15, cr12, {2}		
stmdbcs	r2, {r2, r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^		
subspl	r0, r8, r9, lsr #32		
cmppl	pc, #268435460	; 0x10000004	
ldmdbmi	r4, {r0, r1, r6, r8, sl, ip, lr}^		
svcpl	0x0052454d		
subspl	r4, r4, #1168	; 0x490	
cmppl	r0, #32, 16	; 0x200000	
strbpl	r5, [r3, #-863]	; 0xfffffca1	
subpl	r5, sp, #1593835520	; 0x5f000000	
strbpl	r4, [lr], #-2399	; 0xfffff6a1	
subeq	r4, r4, pc, asr r9		
subpl	r5, r1, #88	; 0x58	
cmppl	r1, #6225920	; 0x5f0000	
cmppl	r0, #80, 18	; 0x140000	
mrrcmi	0, 5, r3, pc, cr15	; <UNPREDICTABLE>	
cmpmi	r5, r9, asr #28		
cmpmi	r2, r2, asr pc		
strbmi	r4, [r1], #-1363	; 0xfffffaad	
stmdapl	r0!, {r2, r6, r9, ip, lr}		
cmppl	pc, r0, asr r3	; <UNPREDICTABLE>	
svcpl	0x00495053		
strbmi	r4, [lr, #-2380]	; 0xfffff6b4	
subsmi	r5, pc, #268435460	; 0x10000004	
cmpmi	r5, r1, asr #6		
subseq	r4, r2, r4, asr #8		
smlsldmi	r5, r5, r8, r2	; <UNPREDICTABLE>	
cmpcc	r0, pc, asr r3		
subspl	r5, r0, #53, 30	; 0xd4	
strbmi	r5, [sp, #-3913]	; 0xfffff0b7	
ldrbmi	r5, [r2, #-3917]	; 0xfffff0b3	
subscs	r4, r0, sp, asr #2		
ldrcc	r7, [r1, #-34]!	; 0xffffffde	
ldccs	0, cr2, [r0], #-176	; 0xffffff50	
cfldr32cs	mvfx2, [r0], #-128	; 0xffffff80	
eorscc	r6, r1, r0, lsr #6		
teqvs	r0, #44	; 0x2c	
eorcc	r2, r0, r2, lsr ip		
subspl	r0, r8, #34	; 0x22	
cmpmi	pc, #18087936	; 0x1140000	
svcpl	0x00353150		
ldrbpl	r4, [r3], #-3657	; 0xfffff1b7	
strbpl	r4, [r1, #-1631]	; 0xfffff9a1	
cmpmi	pc, ip, asr #8		
ldrbmi	r4, [r2, #-1092]	; 0xfffffbbc	
eorcs	r5, r0, #1275068417	; 0x4c000001	
ldfcss	f3, [r5], #-448	; 0xfffffe40	
eorcs	r3, ip, r0, lsr #32		
eorcs	r3, ip, r5, lsr #32		
ldccs	3, cr6, [r6], #-128	; 0xffffff80	
rsbcc	r2, r3, r0, lsr #32		
eorscs	r2, r2, #44	; 0x2c	
ldrbmi	r5, [r2, #-2048]	; 0xfffff800	
subpl	r5, r3, r7, asr #30		
subspl	r3, pc, r1, lsr r5	; <UNPREDICTABLE>	
svcpl	0x00465245		
stmdbmi	lr, {r0, r2, r3, r6, r8, r9, sl, fp, lr}^		
svcpl	0x00524f54		
cdpmi	15, 5, cr4, cr5, cr3, {2}		
eorvc	r2, r2, r4, asr r0		
eorcs	r3, ip, r1, lsr r5		
strcs	r2, [r0, #-3120]!	; 0xfffff3d0	
eorcs	r2, r0, r0, lsr ip		
eorcs	r3, ip, r3, ror #18		
ldfcss	f3, [r3], #-396	; 0xfffffe74	
eoreq	r3, r2, r0, lsr #4		
smlsldmi	r5, r5, r8, r2	; <UNPREDICTABLE>	
cmpcc	r0, pc, asr r3		
mcrrmi	15, 3, r5, r3, cr5		
svcpl	0x004e4145		
cmpmi	r6, r9, asr #28		
movtmi	r5, #20300	; 0x4f4c	
mcrmi	12, 2, r4, cr9, cr15, {2}		
strbpl	r5, [sp], -r5, asr #30		
svcmi	0x00505f41		
eorvc	r2, r2, r3, asr #32		
eorcs	r3, ip, r1, lsr r5		
strcs	r2, [r0, #-3120]!	; 0xfffff3d0	
eorcs	r2, r0, r0, lsr ip		
eorcs	r3, ip, r3, ror #14		
ldfcss	f3, [r4], #-396	; 0xfffffe74	
eoreq	r3, r2, r0, lsr #2		
teqvc	pc, #736	; 0x2e0	
stcvs	3, cr6, [pc, #-456]!	; 9cb4 <SLCRlockKey+0x2639>	
cdpcs	9, 6, cr6, cr14, cr1, {3}		
subspl	r0, r8, r3, rrx		
svcmi	0x00545f53		
strbpl	r5, [r2, #-3920]	; 0xfffff0b0	
		; <UNDEFINED> instruction	 0x46435f53
cmpmi	r2, r7, asr #30		
strbmi	r4, [r1], #-1363	; 0xfffffaad	
eorcc	r5, r0, r4, asr #4		
ldmdbcc	r8!, {r3, r4, r5, r6, r9, sl, lr}		
eorscc	r3, r0, r0, lsr r0		
ldrbpl	r0, [r8], #-48	; 0xffffffd0	
cmpmi	r3, r3, asr #30		
subspl	r5, r5, #80, 8	; 0x50000000	
svcmi	0x004d5f45		
svcmi	0x005f4544		
svcmi	0x00495450		
ldmdavc	r0!, {r1, r2, r3, r6, sp}		
eorscc	r3, r0, r0, lsr r0		
eorscc	r3, r1, r0, lsr r0		
stmdapl	r0, {r0, r2, r4, r6, sl, fp, lr}		
svcpl	0x00524150		
svcpl	0x00495841		
strbmi	r4, [sp, #-2388]	; 0xfffff6ac	
svcpl	0x00305f52		
movtmi	r4, #64579	; 0xfc43	
subpl	r5, r6, #300	; 0x12c	
ldmdami	pc, {r0, r2, r6, r8, ip, lr}^	; <UNPREDICTABLE>	
eorscc	r2, r1, sl, asr r0		
eorscc	r3, r0, r0, lsr r0		
eorseq	r3, r0, r0, lsr r0		
subpl	r5, r1, #88	; 0x58	
ldrbpl	r4, [r0, #-863]	; 0xfffffca1	
subpl	r4, pc, #2080374785	; 0x7c000001	
cmpmi	r8, r4, asr r5		
svcpl	0x00305f39		
svcpl	0x00555043		
svcpl	0x004b4c43		
cmppl	r5, r6, asr #4		
subscs	r4, sl, pc, asr r8		
		; <UNDEFINED> instruction	 0x36363636
ldmdacc	r6!, {r1, r2, r4, r5, r9, sl, ip, sp}		
ldrbpl	r0, [r8], #-55	; 0xffffffc9	
strbvc	r7, [r3], #-621	; 0xfffffd93	
cmnvs	r4, r2, ror r3		
stmdapl	r0, {r2, r4, r5, r6, r8, r9, ip, sp, lr}		
ldmdbmi	pc, {r0, r1, r4, r6, sl, ip, lr}^	; <UNPREDICTABLE>	
svcpl	0x00464950		
cmppl	pc, #73	; 0x49	
ldrbpl	r4, [r4, #-340]	; 0xfffffeac	
subpl	r5, r5, #332	; 0x14c	
subscs	r4, r2, r2, asr pc		
ldcmi	3, cr3, [r6], #-212	; 0xffffff2c	
cmppl	r0, #0, 16		
ldmdbmi	r0, {r0, r1, r2, r3, r4, r6, r8, r9, ip, lr}^		
mcrmi	15, 2, r5, cr9, cr0, {1}		
strbmi	r5, [r9], #-3924	; 0xfffff0ac	
eorseq	r3, r8, r0, lsr #10		
smlsldmi	r5, r5, r8, r2	; <UNPREDICTABLE>	
ldmdacc	r0, {r0, r1, r2, r3, r4, r6, r8, r9, lr}^		
stmdapl	r0, {r5, fp, ip, sp}		
svcpl	0x00474552		
subspl	r5, r3, #67	; 0x43	
cmnvc	r0, #32, 6	; 0x80000000	
subspl	r0, r8, r2, ror r0		
ldmdapl	pc, {r0, r6, r9, ip, lr}^	; <UNPREDICTABLE>	
subpl	r4, r1, r4, asr #26		
svcpl	0x00305f53		
ldfmie	f4, [r5], {70}	; 0x46	
mcrmi	15, 2, r5, cr9, cr4, {2}		
stmdapl	r0!, {r2, r4, r6, r9, ip, lr}		
ldrbmi	r5, [pc], #-848	; 9f98 <SLCRlockKey+0x291d>	
svcpl	0x0030414d		
subpl	r4, pc, #268435460	; 0x10000004	
mcrmi	15, 2, r5, cr9, cr4, {2}		
strbmi	r5, [r9], #-3924	; 0xfffff0ac	
cmpvs	r3, #0, 16		
cfstrdvs	mvd5, [r9, #-468]!	; 0xfffffe2c	
subspl	r7, pc, #1342177286	; 0x50000006	
cmnvs	r4, r5, ror #6		
ldmdbvs	r4, {r1, r4, r5, r6, sl, ip, sp, lr}^		
ldmdacs	r2!, {r0, r2, r3, r5, r6, r8, sl, sp, lr}^		
ldrbtvc	r6, [r3], #-3657	; 0xfffff1b7	
strbvs	r6, [r3, #-3681]!	; 0xfffff19f	
ldmdbcs	r2!, {r4, r6, sl, ip, sp, lr}^		
cmpvs	r3, #32, 16	; 0x200000	
cfstrdvs	mvd5, [r9, #-468]!	; 0xfffffe2c	
lfmmi	f7, 2, [pc], {101}	; 0x65	
strbtpl	r6, [r4], #-367	; 0xfffffe91	
rsbvc	r6, r5, #6720	; 0x1a40	
cmnvc	lr, #40, 18	; 0xa0000	
cmnvs	lr, #116, 2		
rsbsvc	r5, r4, #101	; 0x65	
cmppl	r8, #44	; 0x2c	
ldmdbvs	r4, {r0, r1, r5, r6, r8, sl, ip, sp, lr}^		
svcpl	0x0072656d		
strbtvs	r6, [r1], #-1362	; 0xfffffaae	
stmdacs	r7!, {r1, r4, r6, r8, sl, sp, lr}^		
cmnvc	lr, #40, 18	; 0xa0000	
cmnvs	lr, #116, 2		
rsbsvc	r5, r4, #101	; 0x65	
teqmi	lr, #2624	; 0xa40	
stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^		
cmpvs	r2, r7, ror #28		
strbvs	r6, [r1], #-1395	; 0xfffffa8d	
eorcs	r7, ip, r4, ror #4		
strbpl	r5, [r3, #-856]	; 0xfffffca8	
strbmi	r4, [sp, #-2388]	; 0xfffff6ac	
svcmi	0x004c5f52		
svcmi	0x005f4441		
ldrbmi	r4, [r3, #-1606]	; 0xfffff9ba	
eoreq	r2, r9, r4, asr r9		
svcpl	0x006c6958		
rsbvs	r6, r1, #1104	; 0x450	
strbvs	r6, [lr, #-1388]	; 0xfffffa94	
strbtvs	r7, [r5], #-1139	; 0xfffffb8d	
ldrbvs	r6, [r4, #-3657]!	; 0xfffff1b7	
rsbsvc	r7, r5, r2, ror r2		
stmdbcs	r8!, {r2, r4, r5, r6, r8, r9, ip, sp, lr}		
cmpvs	pc, r0, lsr #30		
svcpl	0x005f6d73		
ldrbvc	r5, [pc], -r0, lsr #30		
strbtvc	r6, [r1], #-3183	; 0xfffff391	
svcpl	0x00656c69		
eorcs	r2, r8, #95	; 0x5f	
rsbscs	r7, r3, sp, ror #4		
eorcs	r2, r0, r0, lsr #32		
eorcs	r7, ip, ip, ror #4		
rsbsvc	r7, r3, #115	; 0x73	
eorscs	r2, fp, r2, lsr #18		
cmnvc	r1, #380	; 0x17c	
subscs	r5, pc, sp, ror #30		
svcvs	0x00765f5f		
ldmdbvs	r4!, {r2, r3, r5, r6, r8, sp, lr}^		
svcpl	0x005f656c		
teqvc	r2, #32, 16	; 0x200000	
strbtvs	r6, [r6], #-3444	; 0xfffff28c	
teqvc	r0, #32		
eorcs	r2, ip, r0, ror r1		
ldclvc	12, cr6, [r2, #-492]!	; 0xfffffe14	
eorscs	r2, fp, r2, lsr #18		
cmnvc	r1, #380	; 0x17c	
subscs	r5, pc, sp, ror #30		
svcvs	0x00765f5f		
ldmdbvs	r4!, {r2, r3, r5, r6, r8, sp, lr}^		
svcpl	0x005f656c		
stcvs	8, cr2, [r2, #-128]!	; 0xffffff80	
eorcs	r7, r0, r3, ror r2		
teqvs	r0, #32		
svcpl	0x00727370		
teqcs	r0, #25344	; 0x6300	
		; <UNDEFINED> instruction	 0x46317830
eorscs	r2, fp, r2, lsr #18		
cmnvc	r1, #380	; 0x17c	
subscs	r5, pc, sp, ror #30		
svcvs	0x00765f5f		
ldmdbvs	r4!, {r2, r3, r5, r6, r8, sp, lr}^		
svcpl	0x005f656c		
teqvc	r2, #32, 16	; 0x200000	
strbtvs	r6, [r6], #-3444	; 0xfffff28c	
teqvc	r0, #32		
eorcs	r2, ip, r0, ror r1		
ldclvc	12, cr6, [r2, #-492]!	; 0xfffffe14	
eorseq	r2, fp, r2, lsr #18		
ldrbvs	r7, [r2, #-841]	; 0xfffffcb7	
rsbseq	r6, r9, r1, ror #8		
svcpl	0x0041565f		
ldrbpl	r4, [r3], #-2380	; 0xfffff6b4	
stmdapl	r0, {r0, r1, r2, r3, r4, r6, sp}		
svcpl	0x00474552		
cmpcc	r2, r7, asr #32		
eorseq	r7, r1, r0, lsr #4		
subpl	r5, r1, #88	; 0x58	
		; <UNDEFINED> instruction	 0x3753505f
subsmi	r5, r3, #398458880	; 0x17c00000	
subsmi	r3, pc, #95	; 0x5f	
cmpmi	r5, r1, asr #6		
subscs	r4, r2, r4, asr #8		
subcc	r7, r5, r0, lsr r8		
eorscc	r3, r2, r0, lsr r0		
stmdapl	r0, {r4, r5, ip, sp}		
svcpl	0x00474552		
cmpcc	r2, #71	; 0x47	
eorseq	r7, r3, r0, lsr #4		
subpl	r5, r1, #88	; 0x58	
ldrbmi	r5, [r3], #-2143	; 0xfffff7a1	
subscc	r5, pc, r0, asr r3	; <UNPREDICTABLE>	
movtpl	r4, #4703	; 0x125f	
strbmi	r4, [r4], #-325	; 0xfffffebb	
ldmdavc	r0!, {r1, r4, r6, sp}		
eorscc	r3, r1, r5, asr #32		
eorscc	r3, r0, r0, lsr r0		
cmpmi	r0, r0, lsl #16		
cmppl	r0, #328	; 0x148	
ldrbpl	r5, [r4], #-3895	; 0xfffff0c9	
svcpl	0x00315f43		
ldmdbmi	r6, {r2, r6, r8, sl, lr}^		
ldmdbmi	pc, {r0, r1, r6, r8, sl, lr}^	; <UNPREDICTABLE>	
eorseq	r2, r1, r4, asr #32		
smlsldmi	r5, r5, r8, r2	; <UNPREDICTABLE>	
cmpcc	r0, pc, asr r3		
mcrmi	15, 2, r5, cr9, cr5, {1}		
		; <UNDEFINED> instruction	 0x465f5453
ldrbpl	r4, [r4, #-325]	; 0xfffffebb	
cmpcc	pc, r2, asr r5	; <UNPREDICTABLE>	
cmncc	r0, r0, lsr #4		
eorcc	r2, r0, r5, lsr ip		
eorcc	r2, r5, ip, lsr #32		
teqvs	r0, #44	; 0x2c	
eorcs	r2, r0, r0, lsr ip		
eorcs	r3, ip, r3, ror #4		
stmdapl	r0, {r0, r4, r5, r9, sp}		
svcpl	0x00474552		
cmpcc	r2, r7, asr #32		
cmncc	r2, r1, lsr r0		
subspl	r0, r8, #49	; 0x31	
cmpmi	pc, #18087936	; 0x1140000	
ldrbmi	r5, [r4, #-591]	; 0xfffffdb1	
svcpl	0x00394158		
stmdapl	r0, {r3, r6, sp}		
svcpl	0x00524150		
svcpl	0x00375350		
movtmi	r4, #16728	; 0x4158	
ldmdbmi	pc, {r0, r1, r2, r3, r4, r6, ip, sp}^	; <UNPREDICTABLE>	
subscs	r5, r2, lr, asr #8		
svcpl	0x00535058		
ldclmi	9, cr5, [r3, #-332]	; 0xfffffeb4	
ldmdbmi	pc, {r0, r1, r2, r3, r6, r9, sl, fp, lr}^	; <UNPREDICTABLE>	
ldmdbmi	pc, {r1, r2, r3, r6, sl, ip, lr}^	; <UNPREDICTABLE>	
subspl	r0, r8, r4, asr #32		
stclmi	15, cr5, [r4, #-332]	; 0xfffffeb4	
svcpl	0x00304341		
svcpl	0x004e4f4e		
svcpl	0x00434553		
ldrbmi	r4, [r3, #-322]	; 0xfffffebe	
subpl	r4, r4, #1090519040	; 0x41000000	
ldrbtmi	r3, [r8], -r0, lsr #32		
ldrtcc	r3, [r0], #-56	; 0xffffffc8	
eorseq	r3, r0, r0, lsr r0		
subpl	r5, r1, #88	; 0x58	
ldrbpl	r5, [r4], #-2143	; 0xfffff7a1	
svcpl	0x00535043		
mcrmi	15, 2, r5, cr9, cr0, {1}		
stmdapl	r0!, {r2, r4, r6, r9, ip, lr}		
ldrbpl	r5, [pc], #-848	; a24c <SLCRlockKey+0x2bd1>	
svcpl	0x00304354		
mcrmi	15, 2, r5, cr9, cr0, {1}		
strbmi	r5, [r9], #-3924	; 0xfffff0ac	
cmpmi	r0, r0, lsl #16		
mcrrmi	15, 5, r5, r7, cr2		
sfmmi	f4, 2, [r1], {79}	; 0x4f	
subpl	r5, sp, #1593835520	; 0x5f000000	
		; <UNDEFINED> instruction	 0x5645445f
svcpl	0x00454349		
eorcc	r4, r0, r9, asr #8		
cmpmi	r0, r0, lsl #16		
cmppl	r0, #328	; 0x148	
cmpmi	r3, #55, 30	; 0xdc	
subscc	r4, pc, r5, asr r3	; <UNPREDICTABLE>	
cmpmi	pc, pc, asr r3	; <UNPREDICTABLE>	
subsmi	r4, pc, #88, 18	; 0x160000	
cmpmi	r5, r1, asr #6		
subscs	r4, r2, r4, asr #8		
stmdacc	r6, {r4, r5, fp, ip, sp, lr}^		
eorscc	r3, r0, r6, asr #32		
movwmi	r3, #48	; 0x30	
blmi	10ddfd4 <__undef_stack+0xfc4734>		
stfmie	f4, [ip], {95}	; 0x5f	
strbmi	r5, [r5], #-1871	; 0xfffff8b1	
stmdbmi	r0, {r5, r8, ip, sp}		
cmnvs	r4, r3, ror r3		
strbtvs	r7, [r5], #-1138	; 0xfffffb8e	
cmnmi	r2, #84, 26	; 0x1500	
eorseq	r7, r0, r4, ror r2		
strbpl	r5, [r3, #-856]	; 0xfffffca8	
strbmi	r4, [sp, #-2388]	; 0xfffff6ac	
subcs	r5, r8, r2, asr pc		
ldrbmi	r5, [r2, #-2048]	; 0xfffff800	
subpl	r5, r3, r7, asr #30		
mrcmi	2, 2, r5, cr15, cr3, {2}		
strbpl	r4, [r9], #-607	; 0xfffffda1	
ldmdacc	r8!, {r5, ip, sp}^		
eorscc	r3, r0, r0, lsr r0		
eorseq	r3, r0, r0, lsr r0		
smlsldmi	r5, r5, r8, r2	; <UNPREDICTABLE>	
cmpcc	r0, pc, asr r3		
mcrmi	15, 2, r5, cr9, cr5, {1}		
svcpl	0x004c4156		
submi	r5, ip, #1426063360	; 0x55000000	
cmpmi	r6, pc, asr sp		
ldmdbmi	r3, {r0, r1, r2, r3, r4, r6, r8, lr}^		
eorvc	r2, r2, r4, asr #32		
eorcs	r3, ip, r1, lsr r5		
strcs	r2, [r0, #-3120]!	; 0xfffff3d0	
eorcs	r2, r0, r0, lsr ip		
eorcs	r3, ip, r3, ror #16		
ldccs	3, cr6, [r7], #-128	; 0xffffff80	
eoreq	r3, r2, r0, lsr #6		
subpl	r5, r1, #88	; 0x58	
cmpmi	r3, #6225920	; 0x5f0000	
cfstrdmi	mvd5, [r9, #-340]	; 0xfffffeac	
subscc	r5, pc, r5, asr #4		
		; <UNDEFINED> instruction	 0x5645445f
svcpl	0x00454349		
stmdapl	r0!, {r0, r3, r6, sl, lr}		
svcpl	0x00524150		
svcpl	0x00375350		
ldrbpl	r4, [r5], #-851	; 0xfffffcad	
subpl	r4, r5, #4672	; 0x1240	
ldrbmi	r3, [pc], #-95	; a350 <SLCRlockKey+0x2cd5>	
movtmi	r5, #38469	; 0x9645	
strbmi	r5, [r9], #-3909	; 0xfffff0bb	
cmpmi	r0, r0, lsl #16		
ldrbpl	r5, [r8, #-3922]	; 0xfffff0ae	
subspl	r5, r4, r1, asr #4		
svcpl	0x00305f53		
stmdami	r7, {r3, r6, r8, fp, lr}^		
subpl	r4, r4, #1090519040	; 0x41000000	
ldrbmi	r3, [r8, #-32]!	; 0xffffffe0	
teqcc	r0, r0, lsr r0		
subeq	r4, r6, r6, asr #12		
mcrvs	15, 3, r5, cr9, cr15, {2}		
smcvs	26100	; 0x65f4	
svcpl	0x00387473		
strbvs	r5, [r4, #-3956]!	; 0xfffff08c	
strbvs	r6, [lr, #-2406]!	; 0xfffff69a	
eorseq	r2, r1, r4, rrx		
svcpl	0x00535058		
subcc	r5, r3, r4, asr r4		
movtpl	r4, #4703	; 0x125f	
strbmi	r4, [r4], #-325	; 0xfffffebb	
ldmdavc	r0!, {r1, r4, r6, sp}		
eorscc	r3, r0, r6, asr #16		
eorscc	r3, r0, r1, lsr r0		
cmpmi	r0, r0, lsl #16		
cmpmi	r3, #328	; 0x148	
strbpl	r5, [r4], #-1877	; 0xfffff8ab	
ldmdami	pc, {r0, r1, r2, r3, r4, r6, ip, sp}^	; <UNPREDICTABLE>	
cmpmi	r8, r9, asr #14		
subscs	r4, r2, r4, asr #8		
stmdacc	r6, {r4, r5, fp, ip, sp, lr}^		
ldrtcc	r3, [r0], -r6, asr #32		
stmdapl	r0, {r1, r2, r6, r9, sl, lr}		
svcpl	0x00474552		
subpl	r5, r6, #80740352	; 0x4d00000	
subpl	r5, r4, r0, lsr pc		
strbpl	r4, [r9], #-607	; 0xfffffda1	
ldmdbcs	r8!, {r5, fp, sp}		
cmnvs	r3, r0, lsl #18		
stmdbvs	r9!, {r0, r1, r4, r5, r6, r8, r9, sp, lr}^		
cmpvs	pc, #40, 30	; 0xa0	
stmdacs	r8!, {r0, r3, r5, sp}		
ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^		
strbtvs	r6, [r5], #-3687	; 0xfffff199	
svcpl	0x005f2829		
ldccc	9, cr2, [ip, #-396]!	; 0xfffffe74	
		; <UNDEFINED> instruction	 0x37373130
ldrbvc	r0, [pc], #-41	; a410 <SLCRlockKey+0x2d95>	
rsbsvc	r7, r0, pc, ror #10		
svcpl	0x00287265		
eorcs	r6, r9, pc, asr r3		
cdpvs	8, 7, cr2, cr5, cr8, {1}		
mcrvs	9, 3, r6, cr7, cr3, {3}		
teqvs	r0, #1694498816	; 0x65000000	
ldmdbcs	r2!, {r3, r5, r6, r8, sp, lr}^		
cmpvs	pc, #40, 30	; 0xa0	
eorcs	r2, sp, r9, lsr #32		
eorcs	r6, r7, r7, lsr #2		
teqmi	r7, fp, lsr #32		
stmdapl	r0, {r0, r1, r2, r5, r8, fp, sp}		
svcpl	0x00474552		
subspl	r5, r3, #67	; 0x43	
cmppl	r2, pc, asr r9		
strbmi	r4, [pc], #-3423	; a450 <SLCRlockKey+0x2dd5>	
ldmdavc	r0!, {r0, r2, r6, sp}		
stmdapl	r0, {r0, r4, r5, r9, ip, sp}		
		; <UNDEFINED> instruction	 0x465f5453
ldmdami	r3, {r2, r3, r6, r8, lr}^		
strbmi	r4, [r4], #-351	; 0xfffffea1	
cmppl	r3, #343932928	; 0x14800000	
subspl	r4, r2, #398458880	; 0x17c00000	
teqcc	r0, pc, asr #4		
ldcmi	3, cr3, [r5], #-196	; 0xffffff3c	
cmppl	r0, #0, 16		
subsmi	r5, r3, #398458880	; 0x17c00000	
cmpmi	r2, r0, lsr pc		
strbmi	r4, [r1], #-1363	; 0xfffffaad	
eorcc	r5, r0, r4, asr #4		
eorscc	r4, r0, r8, ror r5		
eorscc	r3, r0, r0, lsr r2		
cmppl	r8, #48	; 0x30	
subpl	r5, pc, r4, asr pc	; <UNPREDICTABLE>	
lfmmi	f3, 2, [r0], {66}	; 0x42	
cmpmi	r6, r2, asr #30		
cmppl	pc, #18688	; 0x4900	
strbpl	r4, [r6], #-3141	; 0xfffff3bb	
subscs	r5, r4, r5, asr #6		
		; <UNDEFINED> instruction	 0x36323331
cmpmi	pc, #76	; 0x4c	
eorscc	r3, r4, r0, lsr #32		
ldmdbvs	pc, {r8, r9, sl, fp, ip, lr}^	; <UNPREDICTABLE>	
ldrbvs	r7, [pc], -lr, ror #8		
cmncc	r4, r1, ror #6		
svcpl	0x00745f36		
stmdbvs	r6!, {r2, r5, r6, r8, sl, sp, lr}^		
rsbcs	r6, r4, lr, ror #10		
subspl	r0, r8, #49	; 0x31	
cmpmi	pc, #18087936	; 0x1140000	
svcpl	0x00353150		
subspl	r4, r4, #1168	; 0x490	
cmpmi	lr, pc, asr r5		
svcpl	0x00454c42		
subscs	r4, r4, r3, asr r5		
ldrcc	r7, [r1, #-34]!	; 0xffffffde	
ldccs	0, cr2, [r0], #-176	; 0xffffff50	
cfldr32cs	mvfx2, [r0], #-128	; 0xffffff80	
stmdbcc	r3!, {r5, sp}^		
cmncc	r3, ip, lsr #32		
teqcc	r0, r4, lsr ip		
ldrbpl	r0, [r8], #-34	; 0xffffffde	
ldmdbmi	r4, {r0, r1, r6, r8, r9, sl, fp, ip, lr}^		
svcpl	0x0052454d		
cdpmi	15, 5, cr4, cr5, cr3, {2}		
svcpl	0x00524554		
movtpl	r4, #26191	; 0x664f	
teqcc	r0, r5, asr #8		
subspl	r0, r8, r6, lsr r0		
ldrbpl	r5, [r4], #-3923	; 0xfffff0ad	
subscc	r3, pc, #-1073741808	; 0xc0000010	
strbpl	r4, [lr], #-2399	; 0xfffff6a1	
subcs	r4, r4, pc, asr r9		
stmdapl	r0, {r0, r1, r2, r4, r5, r8, ip, sp}		
mrcmi	4, 2, r5, cr15, cr3, {2}		
svcpl	0x00444e41		
strbmi	r4, [r1], #-1362	; 0xfffffaae	
ldrtcc	r2, [r1], #-89	; 0xffffffa7	
subeq	r3, ip, r4, lsr r2		
mcrvs	15, 3, r5, cr9, cr15, {2}		
smcvs	26100	; 0x65f4	
eorscc	r7, r3, #1929379840	; 0x73000000	
ldrbvs	r7, [pc], #-1119	; a55c <SLCRlockKey+0x2ee1>	
cdpvs	6, 6, cr6, cr9, cr5, {3}		
teqcc	r0, r5, ror #8		
subspl	r5, r4, #0		
strbmi	r4, [r6], -r4, asr #18		
stmdapl	r1, {r0, r1, r2, r3, r4, r6, r8, sl, fp, lr}^		
subspl	r5, pc, r0, lsr #30		
stmdbmi	r4, {r2, r4, r6, r9, ip, lr}^		
ldclmi	6, cr4, [pc, #-280]	; a464 <SLCRlockKey+0x2de9>	
svcpl	0x005f5841		
cmpmi	r0, r0, lsl #16		
ldrbmi	r5, [r8, #-3922]	; 0xfffff0ae	
subpl	r4, r3, sp, asr #2		
strbpl	r5, [lr, #-3923]	; 0xfffff0ad	
cdpmi	15, 4, cr5, cr9, cr13, {2}		
mcrmi	4, 2, r5, cr1, cr3, {2}		
subscs	r4, r3, r3, asr #10		
subspl	r0, r8, r1, lsr r0		
ldrbmi	r5, [r3], #-3923	; 0xfffff0ad	
svcpl	0x00314f49		
svcpl	0x00544e49		
strcc	r4, [r0, -r9, asr #8]!		
subspl	r0, r8, r9, lsr r0		
ldmdapl	pc, {r0, r6, r9, ip, lr}^	; <UNPREDICTABLE>	
subpl	r5, r2, r5, asr r3		
svcpl	0x00305f53		
ldrbmi	r4, [r3, #-322]	; 0xfffffebe	
subpl	r4, r4, #1090519040	; 0x41000000	
ldrbmi	r3, [r8, #-32]!	; 0xffffffe0	
eorscc	r3, r0, #48	; 0x30	
eorseq	r3, r0, r0, lsr r0		
strbpl	r5, [r3, #-856]	; 0xfffffca8	
svcpl	0x00434947		
ldmdbmi	r5, {r0, r1, r6, ip, lr}^		
cmpmi	sp, r4, asr #30		
eorcc	r4, r0, r3, asr fp		
eorscc	r3, r0, r8, ror r0		
subcc	r3, r3, r0, lsr r0		
subspl	r0, r8, #48	; 0x30	
cmpmi	pc, #18087936	; 0x1140000	
svcpl	0x00353150		
ldrbpl	r4, [pc], #-342	; a600 <SLCRlockKey+0x2f85>	
cmpmi	r0, pc, asr #30		
subspl	r4, r5, #2080374785	; 0x7c000001	
strbpl	r4, [lr], #-1362	; 0xfffffaae	
eorcs	r3, r0, #-268435451	; 0xf0000005	
ldfcss	f3, [r5], #-448	; 0xfffffe40	
eorcs	r3, ip, r0, lsr #32		
eorcs	r3, ip, r5, lsr #32		
ldccs	3, cr6, [r7], #-128	; 0xffffff80	
stmdacc	r3!, {r5, sp}^		
eorscs	r2, r2, #44	; 0x2c	
ldrbmi	r5, [r2, #-2048]	; 0xfffff800	
subpl	r5, r3, r7, asr #30		
cmpmi	pc, #205520896	; 0xc400000	
ldrbmi	r4, [r4, #-3663]	; 0xfffff1b1	
ldmdbmi	pc, {r3, r4, r6, sl, ip, lr}^	; <UNPREDICTABLE>	
eorvc	r2, r2, r4, asr #32		
eorcs	r3, ip, r1, lsr r5		
strcs	r2, [r0, #-3120]!	; 0xfffff3d0	
teqvs	r0, #48, 24	; 0x3000	
eorcs	r3, ip, r1, lsr r3		
ldccs	3, cr6, [r0], #-128	; 0xffffff80	
eoreq	r3, r2, r0, lsr #2		
smlsldmi	r5, r5, r8, r2	; <UNPREDICTABLE>	
cmppl	r0, #99614720	; 0x5f00000	
subspl	r4, pc, #1224736768	; 0x49000000	
subsmi	r5, pc, #72351744	; 0x4500000	
stmdacs	r0!, {r0, r3, r6, sl, ip, lr}		
stmdapl	r0, {r4, r5, r8, fp, sp}		
ldrbmi	r5, [pc], #-1107	; a674 <SLCRlockKey+0x2ff9>	
cmppl	pc, #1073741843	; 0x40000013	
stmdbmi	ip, {r0, r1, r2, r6, r8, r9, sl, fp, ip, lr}^		
ldrbmi	r5, [pc, #-1107]	; a22d <SLCRlockKey+0x2bb2>	
ldmdbpl	r4, {r0, r2, r3, r6, ip, lr}^		
teqcc	r1, #32, 10	; 0x8000000	
ldrbpl	r0, [pc], #-76	; a68c <SLCRlockKey+0x3011>	
svcpl	0x00454d49		
eoreq	r5, r0, r8, asr #30		
smlsldmi	r5, r5, r8, r2	; <UNPREDICTABLE>	
cmppl	r0, #2080374785	; 0x7c000001	
ldmdbpl	r3, {r1, r4, r6, r8, r9, sl, fp, ip, lr}^		
cfstrdmi	mvd5, [r5, #-332]	; 0xfffffeb4	
strbmi	r4, [pc], #-3423	; a6a8 <SLCRlockKey+0x302d>	
ldmdavc	r0!, {r0, r2, r6, sp}		
stmdapl	r0, {r0, r4, r5, r9, sl, lr}		
		; <UNDEFINED> instruction	 0x465f5453
ldmdami	r3, {r2, r3, r6, r8, lr}^		
svcmi	0x004f545f		
mcrmi	13, 2, r4, cr1, cr15, {2}		
ldrbmi	r5, [r2, #-3929]	; 0xfffff0a7	
cdpmi	9, 4, cr4, cr15, cr7, {2}		
teqcc	r1, r3, asr r0		
subeq	r3, ip, r3, lsr r3		
subpl	r5, r1, #88	; 0x58	
stclmi	8, cr5, [r4, #-380]	; 0xfffffe84	
svcpl	0x00535041		
strbmi	r5, [r4, #-3889]	; 0xfffff0cf	
strbmi	r4, [r3, #-2390]	; 0xfffff6aa	
subcs	r4, r4, pc, asr r9		
subpl	r5, r1, #88	; 0x58	
		; <UNDEFINED> instruction	 0x3753505f
cmpmi	sp, pc, asr r4		
ldrbmi	r5, [pc], #-863	; a6f8 <SLCRlockKey+0x307d>	
movtmi	r5, #38469	; 0x9645	
strbmi	r5, [r9], #-3909	; 0xfffff0bb	
cmnpl	r3, #0, 18		
ldrbtvc	r6, [r2], #-372	; 0xfffffe8c	
cfldrdvs	mvd6, [r4, #-404]	; 0xfffffe6c	
rsbsvc	r4, r4, #-939524095	; 0xc8000001	
cmppl	r8, #49	; 0x31	
stmdbvs	r7, {r0, r1, r5, r6, r8, sl, ip, sp, lr}^		
subpl	r5, r3, r3, ror #30		
cmnvs	r5, r5, asr r2		
strbvs	r5, [r5, -r4, ror #4]!		
cmnvc	lr, #40, 18	; 0xa0000	
cmnvs	lr, #116, 2		
rsbsvc	r5, r4, #101	; 0x65	
strbvs	r5, [r5, -ip, lsr #4]!		
cmnvc	r6, #82837504	; 0x4f00000	
eorcs	r7, r9, r5, ror #8		
cmpvs	r3, #40, 16	; 0x280000	
cmnvs	r9, #30670848	; 0x1d40000	
cmnvs	r5, pc, asr r2		
strbvs	r5, [r5, -r4, ror #4]!		
stmdbmi	r8!, {r3, r5, fp, sp}		
cmnvs	r4, lr, ror #6		
rsbpl	r6, r5, lr, ror #6		
sfmcs	f7, 4, [r9, #-464]!	; 0xfffffe30	
mcrvs	3, 3, r4, cr15, cr14, {1}		
stclcs	9, cr6, [r7, #-408]!	; 0xfffffe68	
ldrbvc	r4, [r0, #-830]!	; 0xfffffcc2	
ldrbvs	r6, [r3, #-322]!	; 0xfffffebe	
rsbvc	r6, r4, #1090519040	; 0x41000000	
ldmdbcs	r3!, {r0, r2, r5, r6, r8, r9, ip, sp, lr}^		
eorpl	r2, r8, #44	; 0x2c	
strbvs	r6, [pc], -r5, ror #14		
strbtvc	r7, [r5], #-870	; 0xfffffc9a	
eoreq	r2, r9, r9, lsr #18		
strbvc	r5, [r3, #-856]!	; 0xfffffca8	
strbvs	r6, [sp, #-2388]!	; 0xfffff6ac	
strbvs	r5, [r7, #-3954]	; 0xfffff08e	
smcvs	62660	; 0xf4c4	
strbvs	r5, [r5, -r4, ror #4]!		
cmnvc	r1, #40, 4	; 0x80000002	
strbtvs	r4, [r4], #-357	; 0xfffffe9b	
stmdapl	r0!, {r1, r4, r5, r6, r8, fp, sp}		
ldrbtpl	r6, [r5], #-851	; 0xfffffcad	
rsbvc	r6, r5, #6720	; 0x1a40	
cmnvs	r5, pc, asr r2		
strbvs	r5, [r5, -r4, ror #4]!		
cmnvc	r1, #40, 4	; 0x80000002	
strbtvs	r4, [r4], #-357	; 0xfffffe9b	
stmdapl	r0!, {r1, r4, r5, r6, sl, fp, sp}		
ldrbpl	r4, [r5], #-851	; 0xfffffcad	
subpl	r4, r5, #4672	; 0x1240	
cmpmi	pc, pc, asr ip	; <UNPREDICTABLE>	
strbmi	r5, [pc], -r4, asr #30		
strbpl	r5, [r5], #-838	; 0xfffffcba	
subspl	r0, r8, r9, lsr #32		
ldmdapl	pc, {r0, r6, r9, ip, lr}^	; <UNPREDICTABLE>	
strbmi	r4, [r6, -r4, asr #6]		
ldmdbmi	pc, {r0, r1, r2, r3, r4, r6, ip, sp}^	; <UNPREDICTABLE>	
subscs	r5, r2, lr, asr #8		
svcpl	0x00535058		
svcpl	0x00435644		
svcpl	0x00544e49		
stmdapl	r0, {r0, r3, r6, sl, lr}		
ldmdbmi	pc, {r0, r3, r6, sl, fp, lr}^	; <UNPREDICTABLE>	
subcs	r5, r8, pc, asr #30		
cmpmi	r0, r0, lsl #16		
ldclmi	15, cr5, [r4, #-328]	; 0xfffffeb8	
subspl	r4, r4, #1207959553	; 0x48000001	
ldmdami	pc, {r0, r1, r2, r3, r4, r6, ip, sp}^	; <UNPREDICTABLE>	
cmpmi	r8, r9, asr #14		
subscs	r4, r2, r4, asr #8		
eorscc	r7, r4, #48, 16	; 0x300000	
		; <UNDEFINED> instruction	 0x46463038
stmdapl	r0, {r1, r2, r6, r9, sl, lr}		
svcpl	0x00474552		
ldrcc	r5, [r1, #-67]!	; 0xffffffbd	
submi	r5, ip, #1593835520	; 0x5f000000	
movtmi	r4, #64607	; 0xfc5f	
cdpmi	4, 5, cr4, cr7, cr11, {2}		
cmncc	r0, r0, lsr #4		
eorcc	r2, r0, r5, lsr ip		
eorcc	r2, r5, ip, lsr #32		
cmncc	r3, ip, lsr #32		
eorcs	r2, r0, r0, lsr ip		
eorcs	r3, ip, r3, rrx		
stmdapl	r0, {r4, r5, r9, sp}		
svcpl	0x00474552		
cmpmi	r3, #70	; 0x46	
strbmi	r5, [r9], #-3922	; 0xfffff0ae	
teqcc	r8, r3, asr #32		
eorscs	r3, ip, r0, lsr #24		
strpl	r2, [r0, #-2359]	; 0xfffff6c9	
svcpl	0x00544e49		
ldrbpl	r4, [r3], #-326	; 0xfffffeba	
cfldrdmi	mvd3, [pc, #-216]	; a7a0 <SLCRlockKey+0x3125>	
svcpl	0x00205841		
mcrmi	5, 2, r5, cr9, cr15, {2}		
cmpmi	r6, r4, asr pc		
ldrtcc	r5, [r6], #-1107	; 0xfffffbad	
stmdapl	r1, {r0, r1, r2, r3, r4, r6, r8, sl, fp, lr}^		
stmdapl	r0, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}		
svcpl	0x00524150		
subspl	r5, r3, r8, asr r1		
svcpl	0x00535049		
mcrrmi	15, 3, r5, r3, cr0		
svcpl	0x004b434f		
stmdapl	r0!, {r3, r6, r9, fp, ip, lr}		
svcpl	0x00524150		
subspl	r5, r3, r8, asr r1		
svcpl	0x00535049		
cmppl	r1, #48, 30	; 0xc0	
cmpmi	pc, #80, 18	; 0x140000	
ldrbmi	r4, [pc], -ip, asr #22		
svcpl	0x00514552		
stmdapl	r0, {r3, r6, r9, fp, ip, lr}		
cmnmi	r2, #84, 26	; 0x1500	
ldmdami	pc, {r2, r4, r5, r6, r9, ip, sp, lr}^	; <UNPREDICTABLE>	
strbvc	r7, [r5], -r1, ror #6		
svcmi	0x00746e65		
rsbsvc	r6, r5, #-1946157055	; 0x8c000001	
stmdacs	r4!, {r1, r4, r5, r6, r8, sl, sp, lr}^		
ldrbvs	r6, [r3, #-322]!	; 0xfffffebe	
rsbvc	r6, r4, #1090519040	; 0x41000000	
ldclcs	3, cr7, [r3], #-404	; 0xfffffe6c	
cmnmi	r2, #84, 26	; 0x1500	
strbvc	r7, [lr, #-628]	; 0xfffffd8c	
rsbvc	r6, r5, #-805306362	; 0xd0000006	
stmdacs	r8!, {r0, r3, r5, sp}		
rsbvc	r5, sp, #88, 8	; 0x58000000	
svcpl	0x00727443		
strbtvs	r6, [r1], #-1362	; 0xfffffaae	
stmdacs	r7!, {r1, r4, r6, r8, sl, sp, lr}^		
cmnvc	r1, #40, 4	; 0x80000002	
strbtvs	r4, [r4], #-357	; 0xfffffe9b	
cmnvc	r3, #478150656	; 0x1c800000	
stmdacs	r0!, {r0, r3, r5, sl, fp, sp}		
cmnmi	r2, #84, 26	; 0x1500	
strbvc	r7, [lr, #-628]	; 0xfffffd8c	
rsbvc	r6, r5, #-805306362	; 0xd0000006	
stmdapl	r0!, {r0, r3, r5, sl, fp, sp}		
ldrbpl	r4, [pc], #-852	; a930 <SLCRlockKey+0x32b5>	
svcpl	0x00525343		
movtpl	r4, #26191	; 0x664f	
eorcs	r5, r9, r5, asr #8		
ldrbpl	r2, [r8], #-38	; 0xffffffda	
movtpl	r5, #16195	; 0x3f43	
mcrmi	15, 2, r5, cr9, cr2, {2}		
movtmi	r5, #65364	; 0xff54	
ldrbmi	r5, [r2, #-1347]	; 0xfffffabd	
cmpmi	sp, r4, asr #30		
eorcs	r4, r9, r3, asr fp		
stmdapl	r0!, {r0, r2, r3, r4, r5, r8, sl, fp, ip, sp}		
cmpmi	pc, #84, 6	; 0x50000001	
ldmdbmi	pc, {r0, r1, r4, r6, r9, ip, lr}^	; <UNPREDICTABLE>	
svcmi	0x005f544e		
subspl	r4, r5, #201326593	; 0xc000001	
cfldrdmi	mvd4, [pc, #-276]	; a85c <SLCRlockKey+0x31e1>	
stmdbcs	fp, {r0, r6, r8, r9, ip, lr}^		
ldrbmi	r5, [r2, #-2048]	; 0xfffff800	
strbpl	r5, [sp], -r7, asr #30		
svcpl	0x00305246		
subpl	r4, pc, #5439488	; 0x530000	
ldrbmi	r5, [r6, #-3924]	; 0xfffff0ac	
stmdbmi	r2, {r0, r1, r6, r8, r9, sl, fp, ip, lr}^		
eorcc	r2, r8, #84	; 0x54	
stmdapl	r0, {r2, r4, r5, r8, fp, sp}		
svcpl	0x00524150		
svcpl	0x00375350		
strbmi	r5, [r8, #-1093]	; 0xfffffbbb	
strbpl	r4, [r5], #-3666	; 0xfffff1ae	
		; <UNDEFINED> instruction	 0x575f315f
svcpl	0x00454b41		
subspl	r4, r4, #1168	; 0x490	
cmppl	r0, #32, 16	; 0x200000	
stclmi	7, cr4, [r5, #-380]	; 0xfffffe84	
cmpmi	r7, r1, lsr pc		
ldmdbmi	pc, {r0, r1, r3, r6, r8, sl, lr}^	; <UNPREDICTABLE>	
ldmdbmi	pc, {r1, r2, r3, r6, sl, ip, lr}^	; <UNPREDICTABLE>	
subspl	r0, r8, r4, asr #32		
subspl	r5, pc, r1, asr #4		
cmppl	pc, #21757952	; 0x14c0000	
ldrbmi	r5, [r7], #-1347	; 0xfffffabd	
svcpl	0x00305f54		
ldrbmi	r4, [r3, #-322]	; 0xfffffebe	
subpl	r4, r4, #1090519040	; 0x41000000	
ldrbtmi	r3, [r8], -r0, lsr #32		
eorscc	r4, r0, r8, lsr r6		
eorseq	r3, r0, r6, lsr r2		
rsbvc	r7, r7, sp, ror #8		
mrcvs	8, 3, r2, cr2, cr2, {3}		
eorcs	r7, r9, ip, lsr #12		
cmnvc	r1, #380	; 0x17c	
subscs	r5, pc, sp, ror #30		
svcvs	0x00765f5f		
ldmdbvs	r4!, {r2, r3, r5, r6, r8, sp, lr}^		
svcpl	0x005f656c		
stcvs	0, cr2, [r2, #-160]!	; 0xffffff60	
eorvc	r7, r0, #116391936	; 0x6f00000	
ldrbtvc	r2, [r3], #-34	; 0xffffffde	
		; <UNDEFINED> instruction	 0x676e6972
ldmdacs	r9!, {r0, r3, r5, r6, r9, sl, sp, lr}^		
eorcs	r6, r9, r2, ror lr		
strcs	r2, [r0, #-3106]!	; 0xfffff3de	
mrcvs	0, 2, r2, cr12, cr0, {1}		
eorscs	r2, sl, r2, lsr #32		
eorvc	r2, r2, #58	; 0x3a	
strtvc	r2, [r8], -r2, lsr #32		
eoreq	r2, r9, r9, lsr #32		
smlsldmi	r5, r5, r8, r2	; <UNPREDICTABLE>	
		; <UNDEFINED> instruction	 0x46564d5f
cmppl	pc, #82	; 0x52	
ldrbpl	r4, [r2], #-3912	; 0xfffff0b8	
movtmi	r5, #22111	; 0x565f	
movtpl	r4, #7519	; 0x1d5f	
eorcc	r2, r8, fp, asr #32		
stccc	6, cr4, [r0], #-480	; 0xfffffe20	
subspl	r2, r8, #60	; 0x3c	
ldclmi	7, cr4, [pc, #-276]	; a950 <SLCRlockKey+0x32d5>	
subscc	r4, r2, r6, asr r6		
svcmi	0x0048535f		
		; <UNDEFINED> instruction	 0x565f5452
subsmi	r4, pc, #335544321	; 0x14000001	
eoreq	r5, r9, r9, asr #8		
cmpvc	pc, #-2147483619	; 0x8000001d	
ldrbtvc	r6, [r2], #-372	; 0xfffffe8c	
stcvs	6, cr7, [ip], #-160	; 0xffffff60	
svcpl	0x005f2029		
cfstr64vs	mvdx7, [r9], #-392	; 0xfffffe78	
svcpl	0x006e6974		
cmpvc	pc, #-2147483619	; 0x8000001d	
ldrbtvc	r6, [r2], #-372	; 0xfffffe8c	
stcvs	6, cr7, [ip], #-160	; 0xffffff60	
subspl	r0, r8, #41	; 0x29	
cmpmi	pc, #18087936	; 0x1140000	
eorscs	r3, r4, r0, asr r1		
strvs	r3, [r0], #-1073	; 0xfffffbcf	
stmdbcs	r8!, {r0, r1, r4, r5, r6, r9, sp, lr}		
cmpvs	pc, r0, lsr #30		
svcpl	0x005f6d73		
ldrbvc	r5, [pc], -r0, lsr #30		
strbtvc	r6, [r1], #-3183	; 0xfffff391	
svcpl	0x00656c69		
eorcs	r2, r8, #95	; 0x5f	
rsbcs	r7, r2, #100, 6	; 0x90000001	
bcc	819350 <__undef_stack+0x6ffab0>		
eorcs	r3, r0, #32, 20	; 0x20000	
svcvs	0x006d656d		
stmdbcs	r2!, {r1, r4, r5, r6, r8, fp, ip, sp, lr}		
ldrbmi	r5, [r2, #-2048]	; 0xfffff800	
subpl	r5, r3, r7, asr #30		
subspl	r3, pc, r1, lsr r5	; <UNPREDICTABLE>	
svcpl	0x00465245		
stmdbmi	lr, {r0, r2, r3, r6, r8, r9, sl, fp, lr}^		
svcpl	0x00524f54		
cfldrdmi	mvd5, [r2], {67}	; 0x43	
cmncc	r0, r0, lsr #4		
eorcc	r2, r0, r5, lsr ip		
eorcc	r2, r5, ip, lsr #32		
teqvs	r0, #44	; 0x2c	
teqvs	r0, #14592	; 0x3900	
eorcs	r3, ip, r1, lsr r2		
stmdapl	r0, {r4, r5, r9, sp}		
cmnmi	r2, #84, 26	; 0x1500	
ldrbmi	r7, [pc, #-628]	; a8a8 <SLCRlockKey+0x322d>	
stfvse	f6, [r2], #-440	; 0xfffffe48	
cmpvs	r2, r5, ror #16		
strbvs	r6, [r1], #-1395	; 0xfffffa8d	
cmnvc	r5, #100, 4	; 0x40000006	
ldclvs	12, cr2, [r4, #-460]	; 0xfffffe34	
rsbsvc	r4, r4, #-939524095	; 0xc8000001	
rsbvs	r7, sp, #327155712	; 0x13800000	
eorcs	r7, r9, r5, ror #4		
rsbvc	r5, sp, #88, 8	; 0x58000000	
svcpl	0x00727443		
strbtvc	r7, [r9], #-599	; 0xfffffda9	
strbvs	r5, [r5, -r5, ror #4]!		
cmpvs	r2, r8, lsr #16		
strbvs	r6, [r1], #-1395	; 0xfffffa8d	
cmnvc	r5, #100, 4	; 0x40000006	
eorcs	r2, ip, r3, ror r9		
rsbvc	r5, sp, #40, 8	; 0x28000000	
cdpmi	4, 7, cr7, cr2, cr3, {2}		
strbvs	r6, [r2, #-3445]!	; 0xfffff28b	
eorcs	r2, ip, r2, ror r9		
svcpl	0x00435458		
subspl	r4, r3, #84, 6	; 0x50000001	
		; <UNDEFINED> instruction	 0x46464f5f
cfldr64cs	mvdx4, [r4], {83}	; 0x53	
ldrbpl	r2, [r8], #-2080	; 0xfffff7e0	
strbvc	r7, [r3], #-621	; 0xfffffd93	
ldrbvs	r5, [r2, #-3954]	; 0xfffff08e	
ldrbvs	r6, [r2, #-1121]	; 0xfffffb9f	
eormi	r2, r8, #6750208	; 0x670000	
cmnmi	r5, r1, ror #6		
ldrbvs	r6, [r2, #-1124]!	; 0xfffffb9c	
stccs	3, cr7, [r9], #-460	; 0xfffffe34	
strtpl	r2, [r0], #-2080	; 0xfffff7e0	
strbvc	r7, [r3], #-621	; 0xfffffd93	
ldclvs	14, cr4, [r5, #-456]!	; 0xfffffe38	
ldmdbcs	r2!, {r1, r5, r6, r8, sl, sp, lr}^		
ldrbpl	r2, [r8], #-44	; 0xffffffd4	
cmpmi	r4, #268	; 0x10c	
svcmi	0x005f5253		
ldrbmi	r4, [r3, #-1606]	; 0xfffff9ba	
stcvc	9, cr2, [r0], #-336	; 0xfffffeb0	
cmpmi	r4, #32, 16	; 0x200000	
subspl	r4, r3, #2080374785	; 0x7c000001	
cmpmi	lr, pc, asr r5		
svcpl	0x00454c42		
svcpl	0x00524d54		
blmi	14db10c <__undef_stack+0x13c186c>		
stmdapl	r0, {r0, r3, r5, r8, fp, sp}		
svcpl	0x00524150		
svcpl	0x00375350		
subscc	r4, pc, r3, asr r4	; <UNPREDICTABLE>	
movtpl	r4, #4703	; 0x125f	
strbmi	r4, [r4], #-325	; 0xfffffebb	
ldmdavc	r0!, {r1, r4, r6, sp}		
eorscc	r3, r1, r5, asr #32		
eorscc	r3, r0, r0, lsr r0		
cmpmi	r3, #0, 16		
movtmi	r4, #38741	; 0x9755	
ldmdbmi	r0, {r0, r1, r2, r3, r4, r6, ip, lr}^		
ldrcc	r4, [r1, #-863]!	; 0xfffffca1	
movtpl	r4, #7519	; 0x1d5f	
ldmdavc	r0!, {r0, r1, r3, r6, sp}		
eorscc	r3, r0, r0, lsr r0		
eorscc	r3, r0, r8, lsr r0		
ldrbmi	r5, [r2, #-2048]	; 0xfffff800	
subpl	r5, r3, r7, asr #30		
ldrbpl	r5, [pc], #-595	; ac28 <SLCRlockKey+0x35ad>	
submi	r5, sp, #72, 10	; 0x12000000	
strbmi	r4, [pc], #-3423	; ac30 <SLCRlockKey+0x35b5>	
ldmdavc	r0!, {r0, r2, r6, sp}		
stmdapl	r0, {r1, r4, r5, ip, sp}		
svcpl	0x00474552		
ldrcc	r5, [r1, #-67]!	; 0xffffffbd	
ldrbmi	r5, [r3, #-1375]	; 0xfffffaa1	
mcrmi	15, 2, r5, cr5, cr2, {2}		
strbmi	r4, [ip, #-577]	; 0xfffffdbf	
cmncc	r0, r0, lsr #4		
eorcc	r2, r0, r5, lsr ip		
eorcc	r2, r5, ip, lsr #32		
teqvs	r0, #44	; 0x2c	
teqvs	r0, #14592	; 0x3900	
eorcs	r3, ip, r1, lsr r4		
stmdbmi	r0, {r4, r5, r9, sp}		
ldrtcc	r5, [r1], -lr, asr #8		
stmdapl	r1, {r0, r1, r2, r3, r4, r6, r8, sl, fp, lr}^		
ldmdbmi	pc, {r5, r8, r9, sl, fp, ip, lr}^	; <UNPREDICTABLE>	
ldrtcc	r5, [r1], -lr, asr #8		
stmdapl	r1, {r0, r1, r2, r3, r4, r6, r8, sl, fp, lr}^		
stmdapl	r0, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}		
svcpl	0x00474552		
cmpmi	r3, #70	; 0x46	
		; <UNDEFINED> instruction	 0x464f5f52
teqcc	r8, r3, asr #32		
eorscs	r3, ip, r0, lsr #24		
stmdapl	r0, {r1, r4, r5, r8, fp, sp}		
svcpl	0x00474552		
ldrcc	r5, [r1, #-67]!	; 0xffffffbd	
subpl	r5, r9, #99614720	; 0x5f00000	
cfstr64mi	mvdx5, [r1], {84}	; 0x54	
strbpl	r5, [r1], #-2633	; 0xfffff5b7	
svcpl	0x004e4f49		
subspl	r4, r4, #1168	; 0x490	
cmncc	r0, r0, lsr #4		
eorcc	r2, r0, r5, lsr ip		
eorcc	r2, r5, ip, lsr #32		
cmncc	r3, ip, lsr #32		
eorcs	r2, r0, r2, lsr ip		
eorcs	r3, ip, r3, ror #2		
stmdapl	r0, {r0, r4, r5, r9, sp}		
cmpmi	pc, r3, asr r4	; <UNPREDICTABLE>	
svcpl	0x00434d54		
svcmi	0x00525245		
svcmi	0x00435f52		
svcpl	0x00544e55		
subscs	r4, r8, sp, asr #2		
teqcc	r0, r1, lsr r1		
subspl	r0, r8, ip, asr #32		
ldmdapl	pc, {r0, r6, r9, ip, lr}^	; <UNPREDICTABLE>	
subpl	r4, lr, r3, asr #2		
svcpl	0x00315f53		
subspl	r4, r4, #1168	; 0x490	
cmppl	r0, #32, 16	; 0x200000	
mcrmi	3, 2, r4, cr1, cr15, {2}		
mcrmi	15, 2, r5, cr9, cr1, {1}		
strbmi	r5, [r9], #-3924	; 0xfffff0ac	
ldrbmi	r5, [r2, #-2048]	; 0xfffff800	
subpl	r5, r3, r7, asr #30		
ldmdbmi	pc, {r0, r4, r5, r8, sl, ip, sp}^	; <UNPREDICTABLE>	
mcrrmi	6, 4, r5, r1, cr14		
submi	r5, ip, #1593835520	; 0x5f000000	
subscs	r4, r3, pc, asr r9		
ldrcc	r7, [r1, #-34]!	; 0xffffffde	
ldccs	0, cr2, [r0], #-176	; 0xffffff50	
cfldr32cs	mvfx2, [r0], #-128	; 0xffffff80	
stmdacc	r3!, {r5, sp}^		
teqvs	r0, #44	; 0x2c	
eorcc	r2, r0, r3, lsr ip		
cmppl	r8, #34	; 0x22	
subpl	r5, pc, r4, asr pc	; <UNPREDICTABLE>	
subsmi	r4, r2, #-2147483632	; 0x80000010	
strbpl	r4, [pc], #-3679	; ad50 <SLCRlockKey+0x36d5>	
cmppl	r5, #2080374785	; 0x7c000001	
strbmi	r4, [lr], #-1360	; 0xfffffab0	
teqcc	r0, r5, asr #8		
eorseq	r3, r7, r1, lsr r7		
strbvc	r5, [r3, #-856]!	; 0xfffffca8	
strbvs	r6, [sp, #-2388]!	; 0xfffff6ac	
mcrvs	15, 2, r5, cr5, cr2, {3}		
strbvs	r6, [ip, #-609]!	; 0xfffffd9f	
svcvs	0x00747541		
svcvs	0x006c6552		
stmdbmi	r8!, {r0, r5, r6, sl, sp, lr}		
cmnvs	r4, lr, ror #6		
rsbpl	r6, r5, lr, ror #6		
eorcs	r7, r9, r4, ror r2		
strbvc	r5, [r3, #-856]!	; 0xfffffca8	
strbvs	r6, [sp, #-2388]!	; 0xfffff6ac	
subsvc	r5, r7, #456	; 0x1c8	
rsbpl	r7, r5, #1761607680	; 0x69000000	
stmdacs	r8!, {r0, r2, r5, r6, r8, r9, sl, sp, lr}		
ldrbtvc	r6, [r3], #-3657	; 0xfffff1b7	
strbvs	r6, [r3, #-3681]!	; 0xfffff19f	
ldmdbcs	r2!, {r4, r6, sl, ip, sp, lr}^		
svcvs	0x00433e2d		
strbvs	r6, [r9, -lr, ror #12]!		
cmnvc	r1, #-536870910	; 0xe0000002	
strbtvs	r4, [r4], #-357	; 0xfffffe9b	
stmdapl	r0!, {r1, r4, r5, r6, sl, fp, sp}		
ldrbpl	r4, [r5], #-851	; 0xfffffcad	
subpl	r4, r5, #4672	; 0x1240	
mcrmi	3, 2, r4, cr15, cr15, {2}		
sfmmi	f5, 2, [pc], {84}	; 0x54	
		; <UNDEFINED> instruction	 0x46464f5f
cfldr64cs	mvdx4, [r4], {83}	; 0x53	
cmppl	r8, #32, 16	; 0x200000	
ldmdbvs	r4, {r0, r1, r5, r6, r8, sl, ip, sp, lr}^		
svcpl	0x0072656d		
strbtvs	r6, [r1], #-1362	; 0xfffffaae	
stmdacs	r7!, {r1, r4, r6, r8, sl, sp, lr}^		
cmnvc	lr, #40, 18	; 0xa0000	
cmnvs	lr, #116, 2		
rsbsvc	r5, r4, #101	; 0x65	
teqmi	lr, #2624	; 0xa40	
stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^		
cmpvs	r2, r7, ror #28		
strbvs	r6, [r1], #-1395	; 0xfffffa8d	
eorcs	r7, ip, r4, ror #4		
strbpl	r5, [r3, #-856]	; 0xfffffca8	
strbmi	r4, [sp, #-2388]	; 0xfffff6ac	
svcmi	0x00435f52		
svcmi	0x0052544e		
strbmi	r5, [pc], -ip, asr #30		
strbpl	r5, [r5], #-838	; 0xfffffcba	
rsbscs	r2, ip, r9, lsr #32		
strbpl	r5, [r3, #-856]	; 0xfffffca8	
strbmi	r4, [sp, #-2388]	; 0xfffff6ac	
svcmi	0x00435f52		
svcmi	0x0052544e		
strbpl	r5, [r1, #-3916]	; 0xfffff0b4	
subspl	r4, pc, #84, 30	; 0x150	
cmpmi	pc, r5, asr #24		
cmpmi	sp, r4, asr #30		
stmdbcs	r9!, {r0, r1, r4, r6, r8, r9, fp, lr}		
ldrbpl	r5, [r3], #-2048	; 0xfffff800	
subpl	r5, r1, #398458880	; 0x17c00000	
cmpmi	r2, r4, asr pc		
ldrbmi	r4, [pc, #-1109]	; aa03 <SLCRlockKey+0x3388>	
subpl	r5, pc, #536870917	; 0x20000005	
ldrcc	r3, [r0, #-288]!	; 0xfffffee0	
stmdapl	r0, {r0, r2, r4, r5, sl, fp, lr}		
svcpl	0x00524150		
cmpmi	sp, r8, asr r4		
cmpcc	pc, r0, asr r3	; <UNPREDICTABLE>	
smlsldmi	r4, r9, pc, r8	; <UNPREDICTABLE>	
strbmi	r4, [r4], #-328	; 0xfffffeb8	
ldmdavc	r0!, {r1, r4, r6, sp}		
eorscc	r3, r0, r6, asr #16		
		; <UNDEFINED> instruction	 0x46464633
ldrbpl	r5, [r3], #-2048	; 0xfffff800	
subpl	r5, r1, #398458880	; 0x17c00000	
mcrmi	15, 2, r5, cr9, cr4, {2}		
ldrbmi	r5, [pc, #-1097]	; aa4b <SLCRlockKey+0x33d0>	
subpl	r5, pc, #536870917	; 0x20000005	
ldrcc	r3, [r0, #-288]!	; 0xfffffee0	
stmdbmi	r0, {r0, r4, r5, sl, fp, lr}		
eorscc	r5, r3, #1308622848	; 0x4e000000	
mcrmi	13, 2, r4, cr9, cr15, {2}		
svcpl	0x002d2820		
strbpl	r4, [lr], #-2399	; 0xfffff6a1	
lfmmi	f3, 2, [pc, #-204]	; ade8 <SLCRlockKey+0x376d>	
svcpl	0x005f5841		
teqcc	r0, r0, lsr #26		
subspl	r0, r8, #41	; 0x29	
cmpmi	pc, #18087936	; 0x1140000	
svcpl	0x00353150		
strbpl	r4, [lr], #-3907	; 0xfffff0bd	
svcpl	0x004c4f52		
subsmi	r5, pc, #536870917	; 0x20000005	
eorcc	r5, r0, r9, asr #8		
eorscc	r3, r0, r8, ror r0		
eorscc	r3, r0, r0, lsr r4		
ldrbtvc	r0, [r3], #-48	; 0xffffffd0	
stclvs	14, cr6, [r3, #-456]!	; 0xfffffe38	
teqvc	r0, #112, 18	; 0x1c0000	
cmnvs	lr, #116, 4	; 0x40000007	
cmnvs	r5, #-2080374783	; 0x84000001	
stmdapl	r0, {r0, r2, r3, r5, r6, ip, sp, lr}		
		; <UNDEFINED> instruction	 0x47554353
subspl	r4, pc, r9, asr #6		
cmpmi	pc, #80, 18	; 0x140000	
cfldr64mi	mvdx3, [pc, #-192]	; ae48 <SLCRlockKey+0x37cd>	
subcs	r5, fp, r1, asr #6		
eorscc	r7, r0, r0, lsr r8		
eorscc	r3, r0, r0, lsr r0		
strvc	r3, [r0], #-50	; 0xffffffce	
cmnvs	r3, #-1073741797	; 0xc000001b	
svcpl	0x00286969		
eorcs	r6, r9, pc, asr r3		
svcpl	0x005f2828		
eorcc	r2, r6, r3, ror #18		
ldmdbcs	r7!, {r0, r4, r5, r8, r9, sl, ip, sp}		
cmpmi	r3, #0, 16		
movtmi	r4, #38741	; 0x9755	
svcpl	0x004e455f		
svcpl	0x00544e49		
blmi	14db478 <__undef_stack+0x13c1bd8>		
rsbscc	r3, r8, r0, lsr #32		
eorscc	r3, r0, r0, lsr r0		
eorseq	r3, r1, r0, lsr r0		
svcpl	0x00545358		
svcpl	0x00434949		
svcpl	0x00535542		
ldmdbpl	r3, {r1, r6, r8, sl, ip, lr}^		
ldrcc	r3, [r0, -r0, lsr #2]!		
cmppl	r8, #55	; 0x37	
stmdbmi	r7, {r0, r1, r6, r8, sl, ip, lr}^		
ldrbmi	r5, [r0, #-3907]	; 0xfffff0bd	
stmdbmi	r8, {r1, r4, r6, ip, lr}^		
strbmi	r5, [pc], -r4, asr #30		
strbpl	r5, [r5], #-838	; 0xfffffcba	
rsbscc	r3, r8, r0, lsr #32		
eorscc	r3, r0, r0, lsr r0		
eorseq	r4, r0, r6, asr #8		
movtmi	r4, #64579	; 0xfc43	
ldrbmi	r5, [r2, #-3915]	; 0xfffff0b5	
ldmdbmi	r4, {r0, r6, sl, fp, lr}^		
stmdacs	r0!, {r0, r2, r3, r6, r8, sl, lr}		
cmnvs	pc, #25344	; 0x6300	
svcpl	0x0064696b		
eorseq	r2, r1, r4, ror r9		
svcpl	0x00545358		
svcpl	0x00414d44		
mrrcmi	7, 5, r4, pc, cr3	; <UNPREDICTABLE>	
svcpl	0x00545349		
movtpl	r5, #38981	; 0x9845	
strcc	r5, [r0, #-852]!	; 0xfffffcac	
subeq	r3, ip, r2, lsr r2		
subpl	r5, r1, #88	; 0x58	
ldrbpl	r5, [r4], #-2143	; 0xfffff7a1	
svcpl	0x00535043		
mcrmi	15, 2, r5, cr9, cr4, {1}		
stmdapl	r0!, {r2, r4, r6, r9, ip, lr}		
ldrbpl	r5, [pc], #-848	; afd8 <SLCRlockKey+0x395d>	
svcpl	0x00314354		
mcrmi	15, 2, r5, cr9, cr1, {1}		
strbmi	r5, [r9], #-3924	; 0xfffff0ac	
ldrbmi	r5, [r4], #-768	; 0xfffffd00	
svcpl	0x0054554f		
ldrbmi	r4, [r3, #-322]	; 0xfffffebe	
subpl	r4, r4, #1090519040	; 0x41000000	
subscs	r5, r3, r5, asr #6		
subcc	r7, r5, r0, lsr r8		
eorscc	r3, r1, r0, lsr r0		
svcpl	0x00003030		
svcpl	0x00434347		
subpl	r5, r1, r7, asr r2		
ldrbmi	r5, [r4], #-863	; 0xfffffca1	
svcpl	0x00544e49		
stmdapl	r0, {r3, r6, sp}		
cmppl	pc, #80, 6	; 0x40000001	
svcpl	0x00314950		
ldrbmi	r4, [r3, #-322]	; 0xfffffebe	
subpl	r4, r4, #1090519040	; 0x41000000	
ldrbmi	r3, [r8, #-32]!	; 0xffffffe0	
		; <UNDEFINED> instruction	 0x37303030
eorseq	r3, r0, r0, lsr r0		
strbmi	r4, [sp, #-2388]	; 0xfffff6ac	
submi	r5, r1, #328	; 0x148	
cfstrdmi	mvd5, [r9, #-332]	; 0xfffffeb4	
eorseq	r2, r4, r5, asr #32		
subpl	r5, r1, #88	; 0x58	
strbpl	r5, [r3, #-863]	; 0xfffffca1	
svcpl	0x00434947		
svcpl	0x00555043		
ldrbmi	r4, [r3, #-322]	; 0xfffffebe	
subpl	r4, r4, #1090519040	; 0x41000000	
subspl	r2, r8, r0, lsr #16		
cmpmi	r3, #332	; 0x14c	
ldrbmi	r5, [r0, #-3925]	; 0xfffff0ab	
ldmdami	r0, {r1, r4, r6, r8, fp, lr}^		
movtpl	r4, #4703	; 0x125f	
eorcs	r2, fp, r5, asr #32		
teqcc	r0, r0, lsr r8		
eoreq	r3, r9, r0, lsr r0		
smlsldmi	r5, r5, r8, r2	; <UNPREDICTABLE>	
cmpcc	r0, pc, asr r3		
ldmdami	r0, {r0, r2, r4, r5, r8, r9, sl, fp, ip, lr}^		
cmpmi	pc, r9, asr r3	; <UNPREDICTABLE>	
subscs	r4, r2, r4, asr #8		
ldrcc	r7, [r1, #-34]!	; 0xffffffde	
ldccs	0, cr2, [r0], #-176	; 0xffffff50	
cfldr32cs	mvfx2, [r0], #-128	; 0xffffff80	
strbcc	r2, [r3, -r0, lsr #32]!		
teqvs	r0, #44	; 0x2c	
eorcc	r2, r0, r4, lsr ip		
subspl	r0, r8, r2, lsr #32		
ldmdapl	pc, {r0, r6, r9, ip, lr}^	; <UNPREDICTABLE>	
movtmi	r4, #7493	; 0x1d45	
subscc	r5, pc, r0, asr r3	; <UNPREDICTABLE>	
strbmi	r4, [lr, #-1375]	; 0xfffffaa1	
mrrcmi	15, 5, r5, r3, cr4		
cmpcc	pc, r3, asr #4		
subvs	r3, sp, #48	; 0x30	
ldrbmi	r7, [pc], #-880	; b0cc <SLCRlockKey+0x3a51>	
eorscs	r5, r1, r9, asr #12		
subspl	r0, r8, r5, lsr r0		
ldmdapl	pc, {r0, r6, r9, ip, lr}^	; <UNPREDICTABLE>	
subpl	r4, r3, r9, asr #18		
svcpl	0x00305f53		
movtmi	r4, #64579	; 0xfc43	
bpl	1222e14 <__undef_stack+0x1109574>		
cmpmi	r0, r0, lsr #16		
ldmdbmi	r8, {r1, r4, r6, r8, r9, sl, fp, ip, lr}^		
cmppl	r0, #603979777	; 0x24000001	
ldmdbmi	pc, {r0, r1, r2, r3, r4, r6, ip, sp}^	; <UNPREDICTABLE>	
cmpmi	pc, #-939524096	; 0xc8000000	
ldrbmi	r4, [pc], -ip, asr #22		
svcpl	0x00514552		
stmdapl	r0, {r3, r6, r9, fp, ip, lr}		
		; <UNDEFINED> instruction	 0x465f5350
cmpcc	r1, r0, asr r7		
mcrmi	15, 2, r5, cr9, cr0, {1}		
strbmi	r5, [r9], #-3924	; 0xfffff0ac	
eorseq	r3, r6, r0, lsr #16		
smlsldmi	r5, r5, r8, r2	; <UNPREDICTABLE>	
cmppl	r0, #2080374785	; 0x7c000001	
svcmi	0x004d5f52		
subsmi	r4, pc, #68, 10	; 0x11000000	
subscs	r5, r3, r9, asr #8		
		; <UNDEFINED> instruction	 0x46317830
cmpmi	r0, r0, lsl #16		
cmppl	r0, #328	; 0x148	
cmppl	r1, #55, 30	; 0xdc	
subscc	r4, pc, r0, asr r9	; <UNPREDICTABLE>	
		; <UNDEFINED> instruction	 0x5645445f
svcpl	0x00454349		
eorcc	r4, r0, r9, asr #8		
cmpmi	r0, r0, lsl #16		
cmpmi	r3, #328	; 0x148	
movtmi	r4, #38741	; 0x9755	
cmpmi	pc, #95	; 0x5f	
ldmdami	pc, {r4, r6, r8, sl, ip, lr}^	; <UNPREDICTABLE>	
cmpmi	r8, r9, asr #14		
subscs	r4, r2, r4, asr #8		
stmdacc	r6, {r4, r5, fp, ip, sp, lr}^		
teqcc	r0, r6, asr #32		
stmdapl	r0, {r1, r2, r6, r9, sl, lr}		
strbpl	r4, [lr], #-2389	; 0xfffff6ab	
cfldrdmi	mvd3, [pc, #-216]	; b0a8 <SLCRlockKey+0x3a2d>	
stmdavc	r8!, {r0, r1, r4, r6, r8, r9, sl, ip, lr}		
stmdacs	r8!, {r0, r3, r5, sp}		
strpl	r2, [lr, #-2424]!	; 0xfffff688	
rsbvc	r7, r5, #112	; 0x70	
subspl	r0, r8, r9, lsr #32		
subcc	r5, r9, #332	; 0x14c	
subsmi	r3, pc, #67	; 0x43	
cmpmi	r5, r1, asr #6		
subscs	r4, r2, r4, asr #8		
subcc	r7, r5, r0, lsr r8		
eorscc	r3, r4, r0, lsr r0		
stmdapl	r0, {r4, r5, ip, sp}		
svcpl	0x00474552		
eorscc	r5, r1, r3, asr #4		
cmncc	r2, r0, lsr #6		
subspl	r0, r8, #48	; 0x30	
cmpmi	pc, #18087936	; 0x1140000	
svcpl	0x00525350		
cmpmi	r4, r4, asr #2		
svcmi	0x0042415f		
cfldrdmi	mvd5, [pc, #-328]	; b08c <SLCRlockKey+0x3a11>	
subcs	r4, r5, pc, asr #8		
		; <UNDEFINED> instruction	 0x37317830
cmpmi	r0, r0, lsl #16		
		; <UNDEFINED> instruction	 0x47585f52
subpl	r4, pc, r0, asr r9	; <UNPREDICTABLE>	
svcpl	0x00305f53		
subspl	r4, r4, #1168	; 0x490	
cmppl	r0, #32, 16	; 0x200000	
ldmdbmi	r0, {r0, r1, r2, r3, r4, r6, r8, r9, sl, lr}^		
cdpmi	15, 4, cr5, cr9, cr15, {2}		
strbmi	r5, [r9], #-3924	; 0xfffff0ac	
ldrbmi	r5, [r2, #-2048]	; 0xfffff800	
subpl	r5, r6, r7, asr #30		
svcpl	0x00524353		
ldmdbmi	r2, {r0, r1, r4, r6, sl, ip, lr}^		
subsmi	r4, pc, #68, 10	; 0x11000000	
stmdacs	r0!, {r0, r3, r6, sl, ip, lr}		
eoreq	r3, r9, r2, lsr r0		
smlsldmi	r5, r5, r8, r2	; <UNPREDICTABLE>	
ldmdbcc	r0, {r0, r1, r2, r3, r4, r6, r8, r9, lr}^		
stmdapl	r0, {r5, r8, fp, ip, sp}		
svcpl	0x00474552		
eorscc	r5, r1, #67	; 0x43	
eorseq	r3, r2, r0, lsr #2		
subpl	r5, r1, #88	; 0x58	
		; <UNDEFINED> instruction	 0x3753505f
subpl	r4, pc, #2080374785	; 0x7c000001	
strbmi	r5, [r9, -r5, asr #6]		
cmpmi	pc, #72, 8	; 0x48000000	
svcpl	0x00504d4f		
svcpl	0x00535f30		
svcpl	0x00495841		
stmdami	r7, {r3, r6, r8, fp, lr}^		
subpl	r4, r4, #1090519040	; 0x41000000	
ldrbtmi	r3, [r8], -r0, lsr #32		
		; <UNDEFINED> instruction	 0x46463838
subeq	r4, r6, r6, asr #12		
svcpl	0x00545358		
svcpl	0x00495053		
		; <UNDEFINED> instruction	 0x56414c53
cdpmi	15, 4, cr5, cr15, cr5, {2}		
teqcc	r0, ip, asr #18		
eorseq	r3, r8, r1, lsr r5		
subpl	r5, r5, #1409286145	; 0x54000001	
svcpl	0x004f525f		
ldrbmi	r4, [r2, #-2132]	; 0xfffff7ac	
subspl	r4, pc, r1, asr #8		
eorcs	r4, r0, #1224736768	; 0x49000000	
ldfcss	f3, [r5], #-448	; 0xfffffe40	
eorcs	r3, ip, r0, lsr #32		
eorcs	r3, ip, r5, lsr #32		
ldfcss	f3, [r3], #-396	; 0xfffffe74	
rsbcc	r2, r3, r0, lsr #32		
eorscs	r2, r3, #44	; 0x2c	
cmpmi	r3, #0, 16		
movtmi	r4, #38741	; 0x9755	
ldrbpl	r4, [r0, #-863]	; 0xfffffca1	
ldclmi	14, cr4, [r5, #-380]	; 0xfffffe84	
movtpl	r4, #7519	; 0x1d5f	
ldmdavc	r0!, {r0, r1, r3, r6, sp}		
eorscc	r3, r0, r0, lsr r0		
subcc	r3, r5, r0, lsr r0		
cmpmi	r0, r0, lsl #16		
cmppl	r0, #328	; 0x148	
ldrbpl	r5, [r4], #-3895	; 0xfffff0c9	
svcpl	0x00305f43		
ldmdbmi	r6, {r2, r6, r8, sl, lr}^		
ldmdbmi	pc, {r0, r1, r6, r8, sl, lr}^	; <UNPREDICTABLE>	
eorseq	r2, r0, r4, asr #32		
smlsldmi	r5, r5, r8, r2	; <UNPREDICTABLE>	
cmpcc	r0, pc, asr r3		
svcmi	0x00435f35		
svcmi	0x0052544e		
ldrbpl	r5, [r3, -ip, asr #30]		
strbpl	r4, [r9], #-607	; 0xfffffda1	
rsbscc	r3, r8, r0, lsr #32		
eorscc	r3, r0, r0, lsr r0		
eorseq	r3, r0, r4, lsr r0		
svcpl	0x00545358		
cmpmi	r2, pc, asr #32		
subspl	r4, pc, r2, asr r2	; <UNPREDICTABLE>	
svcpl	0x004b5241		
svcpl	0x00544f4e		
submi	r4, r1, #1104	; 0x450	
subcs	r4, r4, ip, asr #10		
ldmdacc	r7!, {r0, r4, r5, r8, ip, sp}		
cmppl	r0, #0, 16		
teqmi	r2, #24320	; 0x5f00	
cdpmi	15, 4, cr5, cr9, cr3, {2}		
strbmi	r5, [r9], #-3924	; 0xfffff0ac	
eorseq	r3, r4, r0, lsr #6		
subpl	r5, r1, #88	; 0x58	
cmppl	r1, #6225920	; 0x5f0000	
cmppl	r0, #80, 18	; 0x140000	
cmppl	pc, pc, asr r0	; <UNPREDICTABLE>	
svcpl	0x00495053		
strbmi	r4, [r4, #-3917]	; 0xfffff0b3	
stmdapl	r0, {r5, ip, sp}		
svcpl	0x00524150		
subpl	r5, r4, r8, asr r3		
svcpl	0x00305f53		
svcmi	0x00494453		
blmi	131c0ec <__undef_stack+0x120284c>		
ldrbmi	r4, [r2, #-1631]	; 0xfffff9a1	
bpl	12230bc <__undef_stack+0x110981c>		
eorscc	r3, r0, r0, lsr #10		
eorscc	r3, r0, r0, lsr r0		
subspl	r0, r8, r0, lsr r0		
ldmdapl	pc, {r0, r6, r9, ip, lr}^	; <UNPREDICTABLE>	
movtmi	r4, #7493	; 0x1d45	
subscc	r5, pc, r0, asr r3	; <UNPREDICTABLE>	
blmi	1061110 <__undef_stack+0xf47870>		
cdpmi	15, 4, cr5, cr9, cr5, {2}		
stmdapl	r0!, {r2, r4, r6, r9, ip, lr}		
		; <UNDEFINED> instruction	 0x475f5350
svcpl	0x00304d45		
strbmi	r4, [fp, #-343]	; 0xfffffea9	
strbpl	r4, [lr], #-2399	; 0xfffff6a1	
subeq	r4, r4, pc, asr r9		
smlsldmi	r5, r5, r8, r2	; <UNPREDICTABLE>	
cmppl	r0, #99614720	; 0x5f00000	
subspl	r4, pc, r9, asr #8		
svcpl	0x00545241		
blmi	14db8f8 <__undef_stack+0x13c2058>		
ldmdavc	r0!, {r5, fp, sp}		
stccc	6, cr4, [r0], #-280	; 0xfffffee8	
subpl	r2, r6, ip, lsr r0		
svcpl	0x00444953		
ldrbpl	r4, [r2], #-336	; 0xfffffeb0	
strbpl	r4, [r9], #-607	; 0xfffffda1	
ldmdbmi	r5, {r0, r3, r5}^		
ldrtcc	r5, [r6], #-1102	; 0xfffffbb2	
stmdapl	r1, {r0, r1, r2, r3, r4, r6, r8, sl, fp, lr}^		
ldrbpl	r5, [pc, #-3872]	; a4cc <SLCRlockKey+0x2e51>	
ldrbcc	r4, [r4], -r9, asr #28		
cmpmi	sp, r4, lsr pc		
subseq	r5, pc, r8, asr pc	; <UNPREDICTABLE>	
strbvc	r5, [r3, #-856]!	; 0xfffffca8	
strbvs	r6, [sp, #-2388]!	; 0xfffff6ac	
svcvs	0x004c5f72		
ldmdbvs	r4, {r0, r5, r6, sl, sp, lr}^		
ldmdacs	r2!, {r0, r2, r3, r5, r6, r8, sl, sp, lr}^		
ldrbtvc	r6, [r3], #-3657	; 0xfffff1b7	
strbvs	r6, [r3, #-3681]!	; 0xfffff19f	
cfldrdcs	mvd7, [r2], #-320	; 0xfffffec0	
strbvc	r6, [ip, #-342]!	; 0xfffffeaa	
stmdapl	r0!, {r0, r2, r5, r6, r8, fp, sp}		
ldrbtpl	r6, [r5], #-851	; 0xfffffcad	
rsbvc	r6, r5, #6720	; 0x1a40	
ldmdbvs	r2!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, ip, lr}^		
ldrbvs	r6, [r2, #-1396]	; 0xfffffa8c	
stmdbmi	r8!, {r0, r1, r2, r5, r6, fp, sp}		
cmnvs	r4, lr, ror #6		
rsbpl	r6, r5, lr, ror #6		
sfmcs	f7, 4, [r9, #-464]!	; 0xfffffe30	
mcrvs	3, 3, r4, cr15, cr14, {1}		
cdpcs	9, 6, cr6, cr7, cr6, {3}		
ldrbvs	r6, [r3, #-322]!	; 0xfffffebe	
rsbvc	r6, r4, #1090519040	; 0x41000000	
cmppl	r8, #44	; 0x2c	
ldmdbmi	r4, {r0, r1, r6, r8, sl, ip, lr}^		
svcpl	0x0052454d		
strbmi	r4, [r1], #-3916	; 0xfffff0b4	
		; <UNDEFINED> instruction	 0x46464f5f
cfldr64cs	mvdx4, [r4], {83}	; 0x53	
stclvs	6, cr5, [r1], #-128	; 0xffffff80	
eoreq	r6, r9, r5, ror r5		
subpl	r5, r1, #88	; 0x58	
		; <UNDEFINED> instruction	 0x3753505f
strbpl	r5, [sp, #-95]	; 0xffffffa1	
cmppl	pc, #95	; 0x5f	
ldmdbmi	r8, {r0, r1, r2, r3, r4, r6, r8, lr}^		
movtpl	r4, #4703	; 0x125f	
strbmi	r4, [r4], #-325	; 0xfffffebb	
ldmdavc	r0!, {r1, r4, r6, sp}		
ldmdbcc	r8!, {r1, r2, r6, fp, ip, sp}		
eorscc	r3, r0, r1, lsr r0		
mcrrmi	8, 0, r5, r9, cr0		
ldmdbmi	r2, {r0, r1, r2, r3, r4, r6, ip, lr}^		
svcpl	0x0046544e		
stmdapl	r0, {r3, r6, sp}		
ldrbpl	r5, [pc, #-848]	; b15c <SLCRlockKey+0x3ae1>	
cmpcc	r4, r1, asr #4		
strbpl	r4, [lr], #-2399	; 0xfffff6a1	
subcs	r4, r4, pc, asr r9		
stmdapl	r0, {r3, r4, r5, r9, ip, sp}		
		; <UNDEFINED> instruction	 0x47756353
cmpmi	pc, #-1543503871	; 0xa4000001	
subsvc	r5, r7, #80, 10	; 0x14000000	
rsbpl	r7, r5, #1761607680	; 0x69000000	
stmdbmi	r8!, {r0, r2, r5, r6, r8, r9, sl, sp, lr}		
cmnvs	r4, lr, ror #6		
rsbpl	r6, r5, lr, ror #6		
eorpl	r7, ip, #116, 4	; 0x40000007	
strbvs	r6, [pc], -r5, ror #14		
strbtvc	r7, [r5], #-870	; 0xfffffc9a	
strbtvc	r4, [r1], #-1068	; 0xfffffbd4	
stmdacs	r0!, {r0, r5, r6, r8, fp, sp}		
strbvc	r5, [r3, #-856]!	; 0xfffffca8	
svcpl	0x00636947		
strbtvc	r7, [r9], #-599	; 0xfffffda9	
strbvs	r5, [r5, -r5, ror #4]!		
stmdbmi	r8!, {r3, r5, fp, sp}		
cmnvs	r4, lr, ror #6		
rsbpl	r6, r5, lr, ror #6		
sfmcs	f7, 4, [r9, #-464]!	; 0xfffffe30	
mcrvs	3, 3, r4, cr15, cr14, {1}		
stclcs	9, cr6, [r7, #-408]!	; 0xfffffe68	
ldrbvc	r4, [r0, #-830]!	; 0xfffffcc2	
ldrbvs	r6, [r3, #-322]!	; 0xfffffebe	
rsbvc	r6, r4, #1090519040	; 0x41000000	
ldmdbcs	r3!, {r0, r2, r5, r6, r8, r9, ip, sp, lr}^		
eorpl	r2, r8, #44	; 0x2c	
strbvs	r6, [pc], -r5, ror #14		
strbtvc	r7, [r5], #-870	; 0xfffffc9a	
stmdacs	r0!, {r0, r3, r5, sl, fp, sp}		
eorscc	r7, r3, #40, 10	; 0xa000000	
strbtvc	r4, [r1], #-1065	; 0xfffffbd7	
stmdbcs	r9!, {r0, r5, r6, r8, fp, sp}		
ldrbmi	r5, [r2, #-2048]	; 0xfffff800	
subpl	r5, r6, r7, asr #30		
svcpl	0x00524353		
subcs	r4, r3, r9, asr #30		
stfccs	f3, [r0], #-160	; 0xffffff60	
ldmdbcs	r0!, {r2, r3, r4, r5, sp}		
ldrbmi	r5, [r2, #-2048]	; 0xfffff800	
subpl	r5, r3, #284	; 0x11c	
teqvs	r0, #268435459	; 0x10000003	
eorseq	r3, r2, r2, ror r1		
subpl	r5, r1, #88	; 0x58	
		; <UNDEFINED> instruction	 0x3753505f
cmpmi	r4, #1593835520	; 0x5f000000	
ldrbmi	r3, [pc], #-607	; b578 <SLCRlockKey+0x3efd>	
movtmi	r5, #38469	; 0x9645	
strbmi	r5, [r9], #-3909	; 0xfffff0bb	
stmdapl	r0, {r5, r9, ip, sp}		
ldrbpl	r4, [r5], #-851	; 0xfffffcad	
subpl	r4, r5, #4672	; 0x1240	
strbpl	r4, [pc, #-863]	; b231 <SLCRlockKey+0x3bb6>	
subpl	r5, r5, #1308622848	; 0x4e000000	
		; <UNDEFINED> instruction	 0x46464f5f
subscs	r4, r4, r3, asr r5		
ldrtcc	r7, [r0], #-2096	; 0xfffff7d0	
cmpmi	r0, r0, lsl #16		
cmpmi	r3, #328	; 0x148	
movtmi	r4, #38741	; 0x9755	
mcrmi	3, 2, r5, cr9, cr15, {2}		
svcpl	0x00454c47		
ldmdbmi	r6, {r2, r6, r8, sl, lr}^		
ldmdbmi	pc, {r0, r1, r6, r8, sl, lr}^	; <UNPREDICTABLE>	
eorseq	r2, r0, r4, asr #32		
svcpl	0x006c6958		
strbvs	r7, [r3, #-2117]!	; 0xfffff7bb	
svcvs	0x00697470		
cmnvs	lr, lr, ror #10		
stmdacs	r5!, {r1, r5, r6, sl, fp, sp, lr}^		
ldmdbvs	r8, {r0, r3, r5, sp}^		
stmdavc	r5, {r2, r3, r5, r6, r8, r9, sl, fp, ip, lr}^		
ldrbtvc	r6, [r0], #-1379	; 0xfffffa9d	
strbmi	r6, [lr, #-3945]!	; 0xfffff097	
stfvse	f6, [r2], #-440	; 0xfffffe48	
cmnvc	r1, #6464	; 0x1940	
ldmdbmi	r8, {r0, r1, r3, r5, r6, fp, sp}^		
stmdapl	r5, {r2, r3, r6, r8, r9, sl, fp, ip, lr}^		
ldrbpl	r4, [r0], #-1347	; 0xfffffabd	
svcpl	0x004e4f49		
ldmdbcs	r1, {r0, r3, r6, r9, ip, lr}^		
cmpmi	r3, #0, 16		
movtmi	r4, #38741	; 0x9755	
mcrmi	0, 2, r5, cr5, cr15, {2}		
strbmi	r4, [lr, -r4, asr #18]		
subpl	r4, ip, #2080374785	; 0x7c000001	
		; <UNDEFINED> instruction	 0x46464f5f
subscs	r4, r4, r3, asr r5		
eorscc	r7, r0, r0, lsr r8		
eorscc	r3, r0, #48	; 0x30	
stmdapl	r0, {r3, r4, r5, ip, sp}		
cmppl	pc, #80, 6	; 0x40000001	
cmpcc	pc, r4, asr #18		
movtpl	r4, #4703	; 0x125f	
strbmi	r4, [r4], #-325	; 0xfffffebb	
ldmdavc	r0!, {r1, r4, r6, sp}		
eorscc	r3, r1, r5, asr #32		
eorscc	r3, r0, r1, lsr r0		
cdpmi	5, 4, cr5, cr9, cr0, {0}		
cmpmi	r6, r4, asr pc		
		; <UNDEFINED> instruction	 0x36315453
stmdapl	r1, {r0, r1, r2, r3, r4, r6, r8, sl, fp, lr}^		
ldrbpl	r5, [pc, #-3872]	; a738 <SLCRlockKey+0x30bd>	
svcpl	0x00544e49		
ldrbpl	r4, [r3], #-326	; 0xfffffeba	
ldclmi	6, cr3, [pc, #-196]	; b5a0 <SLCRlockKey+0x3f25>	
svcpl	0x005f5841		
cmppl	r0, #0, 16		
stmdbmi	r6, {r0, r1, r2, r3, r4, r6, r8, lr}^		
cmpmi	r2, r3, lsr pc		
strbmi	r4, [r1], #-1363	; 0xfffffaad	
eorcc	r5, r0, r4, asr #4		
eorscc	r4, r8, r8, ror r6		
eorscc	r4, r0, r0, lsr r2		
cmppl	r8, #48	; 0x30	
stmdbmi	r7, {r0, r1, r6, r8, sl, ip, lr}^		
subspl	r5, r0, r3, asr #30		
cmpcc	r3, r9, asr #30		
cmpmi	sp, r2, lsr pc		
eorcc	r4, r0, r3, asr fp		
eorscc	r3, r0, r8, ror r0		
eorscc	r3, r0, r0, lsr r1		
cmppl	r8, #48	; 0x30	
stmdbmi	r7, {r0, r1, r6, r8, sl, ip, lr}^		
subcs	r5, r8, r3, asr #30		
ldrbpl	r5, [r3], #-2048	; 0xfffff800	
subpl	r5, r1, #398458880	; 0x17c00000	
cmpmi	r2, r4, asr pc		
subspl	r4, pc, #1426063360	; 0x55000000	
strbmi	r4, [r7, #-3649]	; 0xfffff1bf	
ldrcc	r3, [r0, #-288]!	; 0xfffffee0	
stmdapl	r0, {r1, r2, r4, r5, sl, fp, lr}		
svcpl	0x00474552		
ldrcc	r5, [r1, #-67]!	; 0xffffffbd	
strbpl	r4, [r1], #-1119	; 0xfffffba1	
ldmdbpl	r3, {r0, r6, r8, r9, sl, fp, ip, lr}^		
subsmi	r4, pc, #939524097	; 0x38000001	
ldmdbmi	r2, {r0, r6, r9, ip, lr}^		
eorcs	r5, r0, #1342177284	; 0x50000004	
ldfcss	f3, [r5], #-448	; 0xfffffe40	
eorcs	r3, ip, r0, lsr #32		
eorcs	r3, ip, r5, lsr #32		
ldccs	3, cr6, [r7], #-128	; 0xffffff80	
eorscc	r6, r1, r0, lsr #6		
eorscs	r2, r4, #44	; 0x2c	
cmpmi	r3, #0, 16		
movtmi	r4, #38741	; 0x9755	
ldmdbmi	r0, {r0, r1, r2, r3, r4, r6, r8, r9, ip, lr}^		
ldrbpl	r4, [r0, #-863]	; 0xfffffca1	
cmpmi	sp, r3, lsr pc		
eorcc	r4, r0, r3, asr fp		
eorscc	r3, r0, r8, ror r0		
eorscc	r3, r0, r0, lsr r0		
subspl	r0, r8, r8, lsr r0		
cmpmi	lr, r3, asr pc		
subsmi	r4, pc, #1308622848	; 0x4e000000	
cmpmi	r5, r1, asr #6		
subscs	r4, r2, r4, asr #8		
cmpcc	r5, r0, lsr r8		
eorscc	r3, r0, r0, lsr r0		
stmdapl	r0, {r4, r5, ip, sp}		
svcpl	0x00474552		
ldrcc	r5, [r1, #-67]!	; 0xffffffbd	
		; <UNDEFINED> instruction	 0x465f565f
svcpl	0x0047414c		
strbpl	r5, [r1], #-1107	; 0xfffffbad	
eorcs	r5, r0, #1409286145	; 0x54000001	
ldfcss	f3, [r5], #-448	; 0xfffffe40	
eorcs	r3, ip, r0, lsr #32		
eorcs	r3, ip, r5, lsr #32		
ldccs	3, cr6, [r9], #-128	; 0xffffff80	
eorscc	r6, r1, #32, 6	; 0x80000000	
eorscs	r2, r3, #44	; 0x2c	
cmpvs	r3, #0, 16		
cmnvs	r9, #30670848	; 0x1d40000	
cmnvs	r5, pc, asr r2		
strbvs	r5, [r5, -r4, ror #4]!		
cmnvc	r1, #40, 4	; 0x80000002	
strbtvs	r4, [r4], #-357	; 0xfffffe9b	
cmnvc	r3, #478150656	; 0x1c800000	
strbvs	r5, [r5, -ip, lsr #4]!		
cmnvc	r6, #82837504	; 0x4f00000	
eorcs	r7, r9, r5, ror #8		
stclvs	8, cr5, [r9], #-160	; 0xffffff60	
cmncc	lr, #1556480	; 0x17c000	
eormi	r2, r8, #3276800	; 0x320000	
cmnmi	r5, r1, ror #6		
ldrbvs	r6, [r2, #-1124]!	; 0xfffffb9c	
eorcs	r7, r9, r3, ror r3		
eorpl	r2, r8, #43	; 0x2b	
strbvs	r6, [pc], -r5, ror #14		
strbtvc	r7, [r5], #-870	; 0xfffffc9a	
eoreq	r2, r9, r9, lsr #18		
svcpl	0x00545358		
strbmi	r4, [lr], #-334	; 0xfffffeb2	
movtmi	r4, #4959	; 0x135f	
ldrbmi	r4, [pc, #-1352]	; b288 <SLCRlockKey+0x3c0d>	
subpl	r5, pc, #536870917	; 0x20000005	
ldrcc	r3, [r4, #-288]!	; 0xfffffee0	
stmdapl	r0, {r4, r5, sl, fp, lr}		
ldrbmi	r5, [pc], #-1107	; b7e0 <SLCRlockKey+0x4165>	
cmppl	pc, #1073741843	; 0x40000013	
strbmi	r5, [r2], #-3911	; 0xfffff0b9	
movtmi	r4, #64607	; 0xfc5f	
subcs	r4, r4, fp, asr #10		
ldfmis	f3, [r8], #-212	; 0xffffff2c	
cmpmi	r4, #0, 16		
subpl	r5, ip, #1593835520	; 0x5f000000	
		; <UNDEFINED> instruction	 0x46464f5f
subscs	r4, r4, r3, asr r5		
cmppl	r8, #52	; 0x34	
stmdbmi	r9, {r2, r4, r6, r8, r9, sl, fp, ip, lr}^		
ldmdapl	r4, {r0, r1, r6, r8, r9, sl, fp, ip, lr}^		
		; <UNDEFINED> instruction	 0x4649465f
ldrbmi	r5, [r2, #-3919]	; 0xfffff0b1	
ldrbmi	r5, [r2, #-3911]	; 0xfffff0b9	
svcpl	0x00544553		
svcmi	0x00525245		
eorscc	r2, r1, r2, asr r0		
stmdapl	r0, {r3, r4, r5, ip, sp}		
ldrbmi	r4, [pc, #-3145]	; abe7 <SLCRlockKey+0x356c>	
subpl	r4, r5, r8, asr r3		
mcrmi	9, 2, r4, cr15, cr4, {2}		
stfmie	f4, [ip], {95}	; 0x5f	
subspl	r2, r8, #32, 16	; 0x200000	
cmpmi	pc, #18087936	; 0x1140000	
svcpl	0x00525350		
svcpl	0x00514946		
submi	r4, r1, #1104	; 0x450	
cfstr32vc	mvfx4, [r0], #-304	; 0xfffffed0	
ldrbmi	r5, [r2, #-2080]	; 0xfffff7e0	
subpl	r5, r3, r7, asr #30		
ldmdbmi	pc, {r0, r1, r4, r6, r9, ip, lr}^	; <UNPREDICTABLE>	
ldrbmi	r5, [pc, #-338]	; b712 <SLCRlockKey+0x4097>	
stfmie	f4, [r2], {78}	; 0x4e	
stmdapl	r0, {r0, r2, r6, r8, fp, sp}		
ldmdbmi	pc, {r0, r1, r4, r6, sl, ip, lr}^	; <UNPREDICTABLE>	
svcpl	0x0043544e		
cdpmi	15, 4, cr4, cr14, cr3, {2}		
svcpl	0x00544345		
svcmi	0x00525245		
eorscc	r2, r1, #82	; 0x52	
stmdapl	r0, {r4, r5, r9, ip, sp}		
svcpl	0x00524150		
svcpl	0x00375350		
subpl	r4, r3, #21248	; 0x5300	
cmppl	pc, #95	; 0x5f	
ldmdbmi	r8, {r0, r1, r2, r3, r4, r6, r8, lr}^		
movtpl	r4, #4703	; 0x125f	
strbmi	r4, [r4], #-325	; 0xfffffebb	
ldmdavc	r0!, {r1, r4, r6, sp}		
eorscc	r3, r0, r6, asr #16		
eorscc	r3, r0, r0, lsr r0		
ldrbpl	r5, [r3], #-2048	; 0xfffff800	
svcpl	0x004f4e5f		
cmpmi	r4, r4, asr #2		
ldfmis	f3, [r3], #-128	; 0xffffff80	
cmpmi	r0, r0, lsl #16		
cmpmi	r3, #328	; 0x148	
strbpl	r5, [r4], #-1877	; 0xfffff8ab	
strbpl	r4, [lr], #-2399	; 0xfffff6a1	
subspl	r2, r8, r2, asr r0		
cmpmi	r3, #332	; 0x14c	
ldrbmi	r5, [r7], #-3925	; 0xfffff0ab	
mcrmi	15, 2, r5, cr9, cr4, {2}		
strbmi	r5, [r9], #-3924	; 0xfffff0ac	
ldrbmi	r5, [r2, #-2048]	; 0xfffff800	
subpl	r5, r3, r7, asr #30		
teqcc	r0, r1, lsr r0		
subspl	r0, r8, #48	; 0x30	
cmpmi	pc, #18087936	; 0x1140000	
svcpl	0x00353150		
stmdbmi	lr, {r0, r2, r3, r6, r8, r9, sl, fp, lr}^		
svcpl	0x00524f54		
svcpl	0x00434556		
ldrbmi	r4, [r3, #-322]	; 0xfffffebe	
strbmi	r4, [r4], #-351	; 0xfffffea1	
eorvc	r2, r2, r2, asr r0		
eorcs	r3, ip, r1, lsr r5		
strcs	r2, [r0, #-3120]!	; 0xfffff3d0	
teqvs	r0, #48, 24	; 0x3000	
eorcs	r3, ip, r1, lsr r2		
ldccs	3, cr6, [r0], #-128	; 0xffffff80	
eoreq	r3, r2, r0, lsr #2		
svcpl	0x00535058		
cmpcc	r5, r0, asr sp		
strbpl	r4, [lr], #-2399	; 0xfffff6a1	
subcs	r4, r4, pc, asr r9		
stmdapl	r0, {r0, r1, r4, r5, fp, ip, sp}		
svcpl	0x00524150		
svcpl	0x00375350		
svcpl	0x00435454		
ldrbpl	r5, [r4], #-3889	; 0xfffff0cf	
mcrrmi	15, 4, r5, r3, cr3		
subpl	r5, r6, #300	; 0x12c	
ldmdami	pc, {r0, r2, r6, r8, ip, lr}^	; <UNPREDICTABLE>	
teqcc	r1, sl, asr r0		
teqcc	r1, r1, lsr r1		
eorseq	r3, r5, r1, lsr r1		
svcpl	0x00535058		
cmpmi	r7, r6, asr #32		
mcrmi	15, 2, r5, cr9, cr2, {1}		
strbmi	r5, [r9], #-3924	; 0xfffff0ac	
eorseq	r3, r3, r0, lsr #12		
rsbvc	r5, sp, #88, 8	; 0x58000000	
svcpl	0x00727443		
ldrbtpl	r6, [r4], #-1351	; 0xfffffab9	
rsbvc	r6, r5, #6720	; 0x1a40	
cdpvs	15, 7, cr6, cr5, cr3, {2}		
rsbspl	r6, r2, #116, 10	; 0x1d000000	
eormi	r6, r8, #26476544	; 0x1940000	
cmnmi	r5, r1, ror #6		
ldrbvs	r6, [r2, #-1124]!	; 0xfffffb9c	
strtpl	r7, [ip], #-883	; 0xfffffc8d	
strbvc	r7, [r3], #-621	; 0xfffffd93	
ldclvs	14, cr4, [r5, #-456]!	; 0xfffffe38	
ldmdbcs	r2!, {r1, r5, r6, r8, sl, sp, lr}^		
ldclvs	8, cr5, [r4, #-128]	; 0xffffff80	
rsbsvc	r4, r4, #-939524095	; 0xc8000001	
cmnvs	r5, pc, asr r2		
strbvs	r5, [r5, -r4, ror #4]!		
cmpvs	r2, r8, lsr #16		
strbvs	r6, [r1], #-1395	; 0xfffffa8d	
cmnvc	r5, #100, 4	; 0x40000006	
eorcs	r2, ip, r3, ror r9		
rsbvc	r5, sp, #40, 8	; 0x28000000	
cdpmi	4, 7, cr7, cr2, cr3, {2}		
strbvs	r6, [r2, #-3445]!	; 0xfffff28b	
eorcs	r2, ip, r2, ror r9		
svcpl	0x00435458		
svcpl	0x00524354		
movtpl	r4, #26191	; 0x664f	
eoreq	r5, r9, r5, asr #8		
svcpl	0x00545358		
		; <UNDEFINED> instruction	 0x46494650
subpl	r5, r5, #316	; 0x13c	
subscs	r4, r2, r2, asr pc		
ldcmi	0, cr3, [r4], #-212	; 0xffffff2c	
ldrbmi	r5, [r2, #-2048]	; 0xfffff800	
subpl	r5, r3, r7, asr #30		
bpl	17e035c <__undef_stack+0x16c6abc>		
strbpl	r4, [r9], #-607	; 0xfffffda1	
ldrbtcc	r3, [r8], #-32	; 0xffffffe0	
eorscc	r3, r0, r0, lsr r0		
eorseq	r3, r0, r0, lsr r0		
smlsldmi	r5, r5, r8, r2	; <UNPREDICTABLE>	
		; <UNDEFINED> instruction	 0x46564d5f
subspl	r3, pc, #82	; 0x52	
strbmi	r4, [r4, #-3917]	; 0xfffff0b3	
movtpl	r4, #7519	; 0x1d5f	
eorcc	r2, r8, fp, asr #32		
stccc	6, cr4, [r0], #-480	; 0xfffffe20	
subspl	r2, r8, #60	; 0x3c	
ldclmi	7, cr4, [pc, #-276]	; b930 <SLCRlockKey+0x42b5>	
subscc	r4, r2, r6, asr r6		
svcmi	0x004d525f		
subsmi	r4, pc, #68, 10	; 0x11000000	
eoreq	r5, r9, r9, asr #8		
svcpl	0x00535058		
cmpcc	r1, r4, asr #26		
strbpl	r4, [lr], #-2399	; 0xfffff6a1	
subcs	r4, r4, pc, asr r9		
stmdapl	r0, {r2, r4, r5, r8, r9, sl, ip, sp}		
ldmdbmi	pc, {r0, r1, r4, r6, sl, ip, lr}^	; <UNPREDICTABLE>	
cmpmi	pc, r9, asr #6		
subspl	r5, pc, #68, 4	; 0x40000004	
submi	r4, r4, #1073741841	; 0x40000011	
svcpl	0x004b4341		
svcmi	0x00525245		
eorscc	r2, r1, r2, asr r0		
stmdapl	r0, {r3, r4, r5, r9, sl, ip, sp}		
		; <UNDEFINED> instruction	 0x47554353
subspl	r4, pc, r9, asr #6		
svcpl	0x00444e45		
svcpl	0x00524c43		
blmi	14dbfd0 <__undef_stack+0x13c2730>		
rsbscc	r3, r8, r0, lsr #32		
eorscc	r3, r0, r0, lsr r0		
eorseq	r3, r1, r0, lsr r0		
svcpl	0x00545358		
svcmi	0x00525245		
svcmi	0x00435f52		
svcpl	0x00544e55		
subscs	r4, r8, sp, asr #2		
subeq	r3, ip, r2, lsr r2		
svcpl	0x00545358		
svcpl	0x00414d44		
mcrmi	2, 2, r5, cr1, cr4, {2}		
subpl	r4, r5, #87031808	; 0x5300000	
subspl	r4, r2, #398458880	; 0x17c00000	
strcc	r5, [r0, #-591]!	; 0xfffffdb1	
subeq	r3, ip, r1, lsr r1		
svcpl	0x00545358		
ldrbpl	r5, [pc], #-582	; bae4 <SLCRlockKey+0x4469>	
subpl	r5, r5, #88, 30	; 0x160	
subscs	r4, r2, r2, asr pc		
eorscc	r3, r0, r1, lsr r4		
mcrrmi	8, 0, r5, r9, cr0		
cmpmi	r8, #398458880	; 0x17c00000	
ldmdbmi	r4, {r0, r2, r6, ip, lr}^		
ldmdbmi	pc, {r0, r1, r2, r3, r6, r9, sl, fp, lr}^	; <UNPREDICTABLE>	
cdpmi	15, 5, cr5, cr5, cr4, {2}		
stmdbmi	r6, {r2, r6, r8, sl, lr}^		
svcpl	0x0044454e		
subscs	r4, r4, r9, asr #28		
cmppl	r8, #49	; 0x31	
stmdbmi	r9, {r2, r4, r6, r8, r9, sl, fp, ip, lr}^		
subpl	r5, r3, #268	; 0x10c	
cmpmi	r5, pc, asr r2		
movtmi	r4, #4676	; 0x1244	
subpl	r5, r5, #300	; 0x12c	
subscs	r4, r2, r2, asr pc		
teqcc	r8, #49	; 0x31	
ldrbmi	r5, [r2, #-2048]	; 0xfffff800	
subpl	r5, r3, r7, asr #30		
		; <UNDEFINED> instruction	 0x565f3531
subsmi	r4, pc, #335544321	; 0x14000001	
svcpl	0x00455341		
subpl	r4, r4, #1090519040	; 0x41000000	
cmncc	r0, r0, lsr #4		
eorcc	r2, r0, r5, lsr ip		
eorcc	r2, r5, ip, lsr #32		
cmncc	r3, ip, lsr #32		
eorcs	r2, r0, r2, lsr ip		
eorcs	r3, ip, r3, rrx		
stmdapl	r0, {r4, r5, r9, sp}		
cmnmi	r2, #84, 26	; 0x1500	
		; <UNDEFINED> instruction	 0x475f7274
svcvs	0x00437465		
svcvs	0x0072746e		
cmnvs	r4, ip, ror #6		
rsbspl	r7, r3, #116, 10	; 0x1d000000	
eormi	r6, r8, #26476544	; 0x1940000	
cmnmi	r5, r1, ror #6		
ldrbvs	r6, [r2, #-1124]!	; 0xfffffb9c	
strtpl	r7, [ip], #-883	; 0xfffffc8d	
strbvc	r7, [r3], #-621	; 0xfffffd93	
ldclvs	14, cr4, [r5, #-456]!	; 0xfffffe38	
ldmdbcs	r2!, {r1, r5, r6, r8, sl, sp, lr}^		
ldclvs	8, cr5, [r4, #-128]	; 0xffffff80	
rsbsvc	r4, r4, #-939524095	; 0xc8000001	
cmnvs	r5, pc, asr r2		
strbvs	r5, [r5, -r4, ror #4]!		
cmpvs	r2, r8, lsr #16		
strbvs	r6, [r1], #-1395	; 0xfffffa8d	
cmnvc	r5, #100, 4	; 0x40000006	
eorcs	r2, ip, r3, ror r9		
rsbvc	r5, sp, #40, 8	; 0x28000000	
cdpmi	4, 7, cr7, cr2, cr3, {2}		
strbvs	r6, [r2, #-3445]!	; 0xfffff28b	
eorcs	r2, ip, r2, ror r9		
svcpl	0x00435458		
subspl	r4, r3, #84, 6	; 0x50000001	
		; <UNDEFINED> instruction	 0x46464f5f
ldmdbcs	r4, {r0, r1, r4, r6, r8, sl, lr}^		
ldrbmi	r5, [r2, #-2048]	; 0xfffff800	
subpl	r5, r3, r7, asr #30		
cfldr64mi	mvdx3, [pc, #-196]	; bb20 <SLCRlockKey+0x44a5>	
svcpl	0x004e4941		
svcpl	0x00424c54		
subspl	r5, r4, #1090519040	; 0x41000000	
cmncc	r0, r0, lsr #4		
strcc	r2, [r0, #-3125]!	; 0xfffff3cb	
eorcc	r2, r5, ip, lsr #32		
cmncc	r3, ip, lsr #32		
eorcs	r2, r0, r5, lsr ip		
eorcs	r3, ip, r3, ror #14		
stmdapl	r0, {r1, r4, r5, r9, sp}		
		; <UNDEFINED> instruction	 0x465f5453
ldmdami	r3, {r2, r3, r6, r8, lr}^		
strbpl	r4, [pc], #-3679	; bc18 <SLCRlockKey+0x459d>	
subspl	r5, r5, pc, asr r3		
ldrbpl	r4, [r2], #-3920	; 0xfffff0b0	
teqcc	r0, r5, asr #8		
ldcmi	3, cr3, [r2], #-196	; 0xffffff3c	
cmpmi	r3, #0, 16		
cfstrdmi	mvd5, [r9, #-340]	; 0xfffffeac	
cmpmi	pc, #1342177284	; 0x50000004	
subspl	r4, r4, #1264	; 0x4f0	
subspl	r4, pc, pc, asr #24		
cmpmi	r3, #343932928	; 0x14800000	
subpl	r4, r5, #16640	; 0x4100	
movtpl	r4, #7519	; 0x1d5f	
ldmdavc	r0!, {r0, r1, r3, r6, sp}		
eorscc	r3, r0, r0, lsr r0		
eorscc	r4, r0, r6, asr #12		
cmppl	r0, #0, 16		
teqmi	r2, #1556480	; 0x17c000	
mcrmi	15, 2, r5, cr9, cr1, {1}		
strbmi	r5, [r9], #-3924	; 0xfffff0ac	
eorseq	r3, r0, r0, lsr #16		
smlsldmi	r5, r5, r8, r2	; <UNPREDICTABLE>	
cmpcc	r0, pc, asr r3		
mcrmi	15, 2, r5, cr9, cr5, {1}		
		; <UNDEFINED> instruction	 0x465f5453
ldrbpl	r4, [r4, #-325]	; 0xfffffebb	
cmpcc	pc, #343932928	; 0x14800000	
cmncc	r0, r0, lsr #4		
eorcc	r2, r0, r5, lsr ip		
eorcc	r2, r5, ip, lsr #32		
teqvs	r0, #44	; 0x2c	
eorcs	r2, r0, r0, lsr ip		
eorcs	r3, ip, r3, ror #4		
stmdapl	r0, {r0, r1, r4, r5, r9, sp}		
svcpl	0x00474552		
ldrcc	r5, [r1, #-67]!	; 0xffffffbd	
mrrcmi	13, 5, r4, r5, cr15		
subspl	r4, pc, r4, asr r9	; <UNPREDICTABLE>	
svcpl	0x00434f52		
stmdbmi	r6, {r0, r6, r9, sl, lr}^		
ldmdbpl	r4, {r1, r2, r3, r6, r8, fp, lr}^		
cmncc	r0, r0, lsr #4		
eorcc	r2, r0, r5, lsr ip		
eorcc	r2, r5, ip, lsr #32		
teqvs	r0, #44	; 0x2c	
eorcs	r2, r0, r0, lsr ip		
eorcs	r3, ip, r3, rrx		
stmdapl	r0, {r0, r2, r4, r5, r9, sp}		
subspl	r5, pc, r0, asr r3	; <UNPREDICTABLE>	
subpl	r5, r9, r5, asr #4		
cmpmi	r2, r8, asr #10		
cmpmi	r2, ip, asr #30		
strbmi	r4, [r1], #-1363	; 0xfffffaad	
eorcc	r5, r0, r4, asr #4		
eorscc	r4, r0, r8, ror r5		
eorscc	r3, r0, r0, lsr r0		
subspl	r0, r8, r0, lsr r0		
subspl	r5, pc, r1, asr #4		
ldrbmi	r3, [pc, #-1875]	; b5ad <SLCRlockKey+0x3f32>	
subpl	r4, r5, #84, 16	; 0x540000	
svcpl	0x0054454e		
mcrmi	15, 2, r5, cr9, cr1, {1}		
stmdapl	r0!, {r2, r4, r6, r9, ip, lr}		
		; <UNDEFINED> instruction	 0x475f5350
svcpl	0x00314d45		
svcpl	0x00544e49		
stmdapl	r0, {r0, r3, r6, sl, lr}		
svcpl	0x00524150		
svcpl	0x00375350		
ldrbpl	r4, [r2], #-341	; 0xfffffeab	
subsmi	r3, pc, #-1073741801	; 0xc0000017	
cmpmi	r5, r1, asr #6		
subscs	r4, r2, r4, asr #8		
subcc	r7, r5, r0, lsr r8		
eorscc	r3, r1, r0, lsr r0		
stmdapl	r0, {r4, r5, ip, sp}		
		; <UNDEFINED> instruction	 0x47554353
subspl	r4, pc, r9, asr #6		
subpl	r4, pc, #1343488	; 0x148000	
svcpl	0x00595449		
movtpl	r4, #26191	; 0x664f	
eorcc	r5, r0, r5, asr #8		
eorscc	r3, r0, r8, ror r0		
eorscc	r3, r4, r0, lsr r0		
subspl	r0, r8, r0, lsr r0		
ldmdapl	pc, {r0, r6, r9, ip, lr}^	; <UNPREDICTABLE>	
subpl	r4, r1, r4, asr #26		
svcpl	0x00305f53		
strbmi	r4, [lr, #-3908]	; 0xfffff0bc	
strbpl	r4, [lr], #-2399	; 0xfffff6a1	
eorscs	r5, r4, r2, asr pc		
svcpl	0x00535058		
strbcc	r4, [r1], #-3396	; 0xfffff2bc	
strbpl	r4, [lr], #-2399	; 0xfffff6a1	
subeq	r4, r4, pc, asr r9		
rsbvc	r7, r3, sp, ror #8		
sfmcs	f7, 2, [lr], #-160	; 0xffffff60	
svcpl	0x00202976		
ldfvse	f6, [r3, #-380]!	; 0xfffffe84	
svcpl	0x00205f5f		
stclvs	6, cr7, [pc], #-380	; bc2c <SLCRlockKey+0x45b1>	
cfstrdvs	mvd7, [r9], #-388	; 0xfffffe7c	
ldmdacs	pc, {r0, r2, r5, r6, r8, r9, sl, fp, ip, lr}^	; <UNPREDICTABLE>	
cmnvs	sp, #32, 4		
eorcs	r2, r2, r2, ror r0		
eorcs	r6, r0, #1824	; 0x720	
eorcs	r6, r2, ip, asr lr		
eorscs	r2, sl, sl, lsr r0		
eorcs	r7, r2, r2, lsr #4		
eorcs	r7, r9, r8, lsr #12		
stmdapl	r0, {r0, r3, r5, r8, r9, fp, ip, sp}		
svcpl	0x00474552		
ldmdbcc	r2, {r0, r1, r2, r6, ip, lr}^		
eorseq	r7, r9, r0, lsr #4		
smlsldmi	r5, r5, r8, r2	; <UNPREDICTABLE>	
		; <UNDEFINED> instruction	 0x46564d5f
ldrbmi	r3, [pc], #-82	; bde8 <SLCRlockKey+0x476d>	
strbmi	r5, [r9], #-1609	; 0xfffff9b7	
stmdbmi	r2, {r0, r2, r6, r8, r9, sl, fp, ip, lr}^		
qsubcc	r2, r4, r8		
stmdapl	r0, {r1, r2, r4, r5, r8, fp, sp}		
cmpmi	pc, r9, asr #24		
subpl	r5, r5, #1275068417	; 0x4c000001	
subcs	r5, r8, r4, asr pc		
strbpl	r5, [r3], #-3840	; 0xfffff100	
svcpl	0x00455059		
eoreq	r5, r0, r8, asr #30		
smlsldmi	r5, r5, r8, r2	; <UNPREDICTABLE>	
cmppl	r0, #99614720	; 0x5f00000	
bpl	17e0728 <__undef_stack+0x16c6e88>		
strbpl	r4, [r9], #-607	; 0xfffffda1	
eorscs	r2, r1, r0, lsr #16		
teqcc	r0, #60, 24	; 0x3c00	
stmdapl	r0, {r4, r5, r8, fp, sp}		
svcpl	0x00524150		
cmpmi	r4, #88, 8	; 0x58000000	
subscc	r5, pc, #80, 6	; 0x40000001	
cmpmi	r4, #1593835520	; 0x5f000000	
blmi	131cbbc <__undef_stack+0x120331c>		
blmi	131cbc0 <__undef_stack+0x1203320>		
subcs	r5, r3, r3, asr r2		
ldmdbmi	r8, {r4, r5}^		
stmdapl	r5, {r2, r3, r6, r8, r9, sl, fp, ip, lr}^		
ldrbpl	r4, [r0], #-1347	; 0xfffffabd	
svcpl	0x004e4f49		
stmdapl	r0, {r3, r6, sp}		
svcpl	0x00524150		
movtmi	r4, #39256	; 0x9958	
subscc	r5, pc, r0, asr r3	; <UNPREDICTABLE>	
strbpl	r4, [lr], #-2399	; 0xfffff6a1	
subspl	r2, r8, r2, asr r0		
subcc	r5, r9, #332	; 0x14c	
ldmdbmi	pc, {r0, r1, r6, ip, sp}^	; <UNPREDICTABLE>	
ldmdbmi	pc, {r1, r2, r3, r6, sl, ip, lr}^	; <UNPREDICTABLE>	
subspl	r0, r8, #68	; 0x44	
cmpmi	pc, #18087936	; 0x1140000	
svcpl	0x00353150		
svcpl	0x00424c54		
ldrbmi	r5, [r0, #-2388]	; 0xfffff6ac	
cmncc	r0, r0, lsr #4		
eorcc	r2, r0, r5, lsr ip		
eorcc	r2, r5, ip, lsr #32		
teqvs	r0, #44	; 0x2c	
eorcs	r2, r0, r0, lsr ip		
eorcs	r3, ip, r3, rrx		
stmdapl	r0, {r0, r1, r4, r5, r9, sp}		
svcpl	0x00524150		
cmpmi	sp, r8, asr r5		
svcpl	0x00535043		
strbmi	r5, [r4, #-3888]	; 0xfffff0d0	
strbmi	r4, [r3, #-2390]	; 0xfffff6aa	
subcs	r4, r4, pc, asr r9		
subpl	r5, r1, #88	; 0x58	
		; <UNDEFINED> instruction	 0x3753505f
ldmdami	r4, {r0, r1, r2, r3, r4, r6, r8, sl, lr}^		
strbmi	r5, [lr, #-581]	; 0xfffffdbb	
svcpl	0x00305f54		
ldmdbmi	r6, {r2, r6, r8, sl, lr}^		
ldmdbmi	pc, {r0, r1, r6, r8, sl, lr}^	; <UNPREDICTABLE>	
subspl	r0, r8, r4, asr #32		
ldmdapl	pc, {r0, r6, r9, ip, lr}^	; <UNPREDICTABLE>	
strbmi	r4, [r6, -r4, asr #6]		
ldmdami	pc, {r0, r1, r2, r3, r4, r6, ip, sp}^	; <UNPREDICTABLE>	
cmpmi	r8, r9, asr #14		
subscs	r4, r2, r4, asr #8		
stmdacc	r6, {r4, r5, fp, ip, sp, lr}^		
eorscc	r3, r7, r0, lsr r0		
stmdapl	r0, {r1, r2, r6, r9, sl, lr}		
cmpmi	pc, #80, 6	; 0x40000001	
svcpl	0x00304e41		
ldrbmi	r4, [r3, #-322]	; 0xfffffebe	
subpl	r4, r4, #1090519040	; 0x41000000	
ldrbmi	r3, [r8, #-32]!	; 0xffffffe0	
ldmdacc	r0!, {r4, r5, ip, sp}		
eorseq	r3, r0, r0, lsr r0		
strbpl	r5, [r3, #-856]	; 0xfffffca8	
svcpl	0x00434947		
strbmi	r4, [lr], #-1360	; 0xfffffab0	
svcpl	0x00474e49		
svcpl	0x00544553		
movtpl	r4, #26191	; 0x664f	
eorcc	r5, r0, r5, asr #8		
eorscc	r3, r0, r8, ror r0		
eorscc	r3, r2, r0, lsr r0		
subspl	r0, r8, r0, lsr r0		
subspl	r5, pc, r1, asr #4		
cmppl	pc, r3, asr r7	; <UNPREDICTABLE>	
svcpl	0x00495053		
strbmi	r4, [lr, #-2380]	; 0xfffff6b4	
subscc	r5, pc, r1, asr #4		
cmpmi	pc, pc, asr r3	; <UNPREDICTABLE>	
subsmi	r4, pc, #88, 18	; 0x160000	
cmpmi	r5, r1, asr #6		
subscs	r4, r2, r4, asr #8		
movtmi	r7, #26672	; 0x6830	
eorscc	r3, r0, r0, lsr r0		
stmdapl	r0, {r4, r5, ip, sp}		
svcpl	0x00524150		
svcpl	0x00375350		
svcpl	0x00495053		
mcrmi	15, 2, r5, cr9, cr1, {1}		
stmdapl	r0!, {r2, r4, r6, r9, ip, lr}		
cmppl	pc, #80, 6	; 0x40000001	
svcpl	0x00314950		
svcpl	0x00544e49		
stmdapl	r0, {r0, r3, r6, sl, lr}		
		; <UNDEFINED> instruction	 0x47756353
ldrbmi	r6, [pc], #-873	; bfa4 <SLCRlockKey+0x4929>	
rsbspl	r7, r4, #-1543503871	; 0xa4000001	
rsbpl	r6, r4, #1073741849	; 0x40000019	
stmdbmi	r8!, {r0, r2, r5, r6, r8, r9, sl, sp, lr}		
cmnvs	r4, lr, ror #6		
rsbpl	r6, r5, lr, ror #6		
eorpl	r7, ip, #116, 4	; 0x40000007	
strbvs	r6, [pc], -r5, ror #14		
strbtvc	r7, [r5], #-870	; 0xfffffc9a	
stmdapl	r8!, {r0, r3, r5, sp}		
		; <UNDEFINED> instruction	 0x47756353
subspl	r6, pc, #-1543503871	; 0xa4000001	
rsbpl	r6, r4, #1073741849	; 0x40000019	
stmdacs	r8!, {r0, r2, r5, r6, r8, r9, sl, sp, lr}		
cmnvc	lr, #40, 18	; 0xa0000	
cmnvs	lr, #116, 2		
rsbsvc	r5, r4, #101	; 0x65	
teqmi	lr, #2624	; 0xa40	
stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^		
ldrtmi	r2, [lr], #-3431	; 0xfffff299	
rsbsmi	r7, r4, #-1543503871	; 0xa4000001	
cmnmi	r5, r1, ror #6		
ldrbvs	r6, [r2, #-1124]!	; 0xfffffb9c	
stccs	3, cr7, [r9], #-460	; 0xfffffe34	
ldrbvs	r2, [r2, #-2080]	; 0xfffff7e0	
strbtvs	r4, [r6], -r7, ror #30		
ldmdbcs	r4!, {r0, r1, r4, r5, r6, r8, sl, sp, lr}^		
stmdapl	r0, {r0, r3, r5, r8, fp, sp}		
cmpmi	pc, #84, 6	; 0x50000001	
ldrbmi	r5, [pc, #-595]	; bdc5 <SLCRlockKey+0x474a>	
		; <UNDEFINED> instruction	 0x475f5458
subpl	r4, r5, #1104	; 0x450	
svcpl	0x00455441		
blmi	14dc55c <__undef_stack+0x13c2cbc>		
rsbscc	r3, r8, r0, lsr #32		
eorscc	r3, r0, r0, lsr r0		
eorseq	r3, r4, r0, lsr r0		
strbpl	r5, [r3, #-856]	; 0xfffffca8	
svcpl	0x00434947		
ldmdbmi	r4, {r0, r6, r8, r9, lr}^		
svcmi	0x005f4556		
ldrbmi	r4, [r3, #-1606]	; 0xfffff9ba	
ldmdavc	r0!, {r2, r4, r6, sp}		
eorscc	r3, r0, r0, lsr r0		
eorscc	r3, r0, r0, lsr r3		
strbpl	r4, [lr], #-2304	; 0xfffff700	
movtpl	r4, #5727	; 0x165f	
svcpl	0x00363154		
subcs	r4, lr, sp, asr #18		
svcpl	0x005f2d28		
svcpl	0x00544e49		
ldrbpl	r4, [r3], #-326	; 0xfffffeba	
ldclmi	6, cr3, [pc, #-196]	; bfb0 <SLCRlockKey+0x4935>	
svcpl	0x005f5841		
teqcc	r0, r0, lsr #26		
subspl	r0, r8, #41	; 0x29	
cmpmi	pc, #18087936	; 0x1140000	
svcpl	0x00525350		
svcpl	0x00435653		
strbmi	r4, [r4, #-3917]	; 0xfffff0b3	
cmncc	r8, r0, lsr #32		
cmppl	r8, #51	; 0x33	
mcrrmi	15, 5, r5, r6, cr4		
svcpl	0x00485341		
movtpl	r5, #4677	; 0x1245	
ldrbpl	r5, [r3, #-3909]	; 0xfffff0bb	
mcrmi	0, 2, r5, cr5, cr3, {2}		
subcs	r4, r4, r4, asr #10		
ldmdbcc	r2!, {r0, r4, r5, r8, ip, sp}		
subspl	r0, r8, ip, asr #32		
subspl	r5, pc, r1, asr #4		
ldrbmi	r3, [pc], #-1875	; c0c0 <SLCRlockKey+0x4a45>	
cmpmi	pc, #72351744	; 0x4500000	
subscc	r4, pc, r6, asr #14		
smlsldmi	r4, r9, pc, r8	; <UNPREDICTABLE>	
strbmi	r4, [r4], #-328	; 0xfffffeb8	
ldmdavc	r0!, {r1, r4, r6, sp}		
eorscc	r3, r0, r6, asr #16		
		; <UNDEFINED> instruction	 0x46463037
ldrbmi	r5, [r2, #-2048]	; 0xfffff800	
subpl	r5, r3, r7, asr #30		
subspl	r3, pc, #205520896	; 0xc400000	
svcpl	0x00444145		
svcpl	0x00424c54		
subspl	r4, r4, #1104	; 0x450	
eorvc	r2, r2, r9, asr r0		
eorcs	r3, ip, r1, lsr r5		
strcs	r2, [r0, #-3125]!	; 0xfffff3cb	
teqvs	r0, #48, 24	; 0x3000	
eorcs	r3, ip, r1, lsr r5		
ldccs	3, cr6, [r4], #-128	; 0xffffff80	
eoreq	r3, r2, r0, lsr #4		
smlsldmi	r5, r5, r8, r2	; <UNPREDICTABLE>	
cmppl	r0, #99614720	; 0x5f00000	
cmpmi	pc, r9, asr #8		
svcpl	0x00484352		
subscs	r4, r4, r2, asr #18		
ldmdbcs	r6!, {r3, r5, r8, ip, sp}		
ldrbpl	r5, [r3], #-2048	; 0xfffff800	
movtpl	r5, #21087	; 0x525f	
ldrbmi	r5, [pc, #-1093]	; bcef <SLCRlockKey+0x4674>	
subpl	r5, pc, #536870917	; 0x20000005	
subeq	r3, ip, r0, lsr #16		
subpl	r5, r1, #88	; 0x58	
		; <UNDEFINED> instruction	 0x3753505f
cmpmi	r4, #1593835520	; 0x5f000000	
subsmi	r3, pc, #-1073741801	; 0xc0000017	
cmpmi	r5, r1, asr #6		
subscs	r4, r2, r4, asr #8		
stmdacc	r6, {r4, r5, fp, ip, lr}^		
eorscc	r3, r1, r0, lsr r0		
stmdapl	r0, {r4, r5, sl, ip, sp}		
svcpl	0x00474552		
ldrcc	r5, [r1, #-67]!	; 0xffffffbd	
svcpl	0x0057535f		
subcs	r4, r3, r9, asr #28		
ldrcc	r7, [r1, #-34]!	; 0xffffffde	
ldccs	0, cr2, [r0], #-176	; 0xffffff50	
cfldr32cs	mvfx2, [r0], #-128	; 0xffffff80	
stmdbcc	r3!, {r5, sp}^		
cmncc	r3, ip, lsr #32		
strtcc	r2, [r0], #-3122	; 0xfffff3ce	
subspl	r0, r8, #34	; 0x22	
ldrbmi	r4, [pc], -r5, asr #14		
cmpmi	r8, #80, 10	; 0x14000000	
stmdapl	r5, {r0, r1, r2, r3, r4, r6, sl, lr}^		
eorscs	r2, r1, r0, lsr #16		
eorcc	r3, r0, #60, 24	; 0x3c00	
stmdapl	r0, {r0, r3, r4, r5, r8, fp, sp}		
svcpl	0x00524150		
svcpl	0x00375350		
ldrbpl	r4, [r5], #-851	; 0xfffffcad	
subpl	r4, r5, #4672	; 0x1240	
subsmi	r3, pc, #95	; 0x5f	
cmpmi	r5, r1, asr #6		
subscs	r4, r2, r4, asr #8		
stmdacc	r6, {r4, r5, fp, ip, sp, lr}^		
ldrtcc	r3, [r0], -r6, asr #32		
stmdapl	r0, {r4, r5, ip, sp}		
ldrbmi	r5, [pc], #-1107	; c1d0 <SLCRlockKey+0x4b55>	
cmppl	pc, #1073741843	; 0x40000013	
svcmi	0x004e5f47		
movtpl	r4, #40031	; 0x9c5f	
eorscc	r2, r5, #84	; 0x54	
svcpl	0x00004c33		
teqcc	r0, r5, asr r0		
ldrbmi	r5, [r2, #-2048]	; 0xfffff800	
subpl	r5, r3, r7, asr #30		
		; <UNDEFINED> instruction	 0x565f5253
strbpl	r4, [r9], #-607	; 0xfffffda1	
cmncc	r8, r0, lsr #32		
eorscc	r3, r0, r0, lsr r0		
eorseq	r3, r0, r0, lsr r0		
svcpl	0x00545358		
strbmi	r5, [r9], -r9, asr #32		
svcpl	0x0050495f		
svcpl	0x004b4341		
svcmi	0x00525245		
teqcc	r5, #82	; 0x52	
stmdapl	r0, {r0, r1, r2, r4, r5, sl, fp, lr}		
ldrbpl	r5, [pc, #-1107]	; bdd1 <SLCRlockKey+0x4756>	
mrcmi	2, 2, r4, cr15, cr3, {2}		
strbmi	r5, [r4, #-3919]	; 0xfffff0b1	
cmpmi	pc, r3, asr r3	; <UNPREDICTABLE>	
stfmie	f4, [r9], {86}	; 0x56	
strbmi	r4, [ip, #-577]	; 0xfffffdbf	
teqcc	r4, r0, lsr #2		
subspl	r0, r8, r2, lsr r0		
cmpmi	r5, r3, asr pc		
svcpl	0x00315452		
ldrbmi	r4, [r3, #-322]	; 0xfffffebe	
subpl	r4, r4, #1090519040	; 0x41000000	
ldrbmi	r3, [r8, #-32]!	; 0xffffffe0	
teqcc	r0, r0, lsr r0		
eorseq	r3, r0, r0, lsr r0		
strbpl	r4, [lr], #-2389	; 0xfffff6ab	
cmpmi	pc, #51380224	; 0x3100000	
eorcs	r7, r9, r8, lsr #16		
ldmdbmi	r5, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}^		
ldrtcc	r5, [r1], -lr, asr #8		
stmdavc	r8!, {r0, r1, r2, r3, r4, r6, r8, r9, lr}		
subspl	r0, r8, r9, lsr #32		
subspl	r5, pc, r1, asr #4		
		; <UNDEFINED> instruction	 0x475f3753
svcpl	0x004f4950		
strbmi	r5, [r4, #-3888]	; 0xfffff0d0	
strbmi	r4, [r3, #-2390]	; 0xfffff6aa	
subcs	r4, r4, pc, asr r9		
cmppl	r8, #48	; 0x30	
ldmdbmi	r4, {r0, r1, r6, r8, sl, ip, lr}^		
svcpl	0x0052454d		
strbpl	r4, [lr], #-3907	; 0xfffff0bd	
svcpl	0x004c4f52		
svcmi	0x00545541		
sfmmi	f5, 2, [r5], {95}	; 0x5f	
svcpl	0x0044414f		
blmi	14dc7e8 <__undef_stack+0x13c2f48>		
rsbscc	r3, r8, r0, lsr #32		
eorscc	r3, r0, r0, lsr r0		
eorseq	r3, r2, r0, lsr r0		
svcpl	0x00435458		
svcpl	0x00525343		
svcmi	0x00545541		
sfmmi	f5, 2, [r5], {95}	; 0x5f	
svcpl	0x0044414f		
blmi	14dc80c <__undef_stack+0x13c2f6c>		
rsbscc	r3, r8, r0, lsr #32		
eorscc	r3, r0, r0, lsr r0		
eorseq	r3, r0, r0, lsr r1		
smlsldmi	r5, r5, r8, r2	; <UNPREDICTABLE>	
cmpcc	r0, pc, asr r3		
mcrmi	15, 2, r5, cr9, cr5, {1}		
svcpl	0x004c4156		
submi	r5, ip, #1224736768	; 0x49000000	
ldmdbmi	r3, {r0, r1, r2, r3, r4, r6, r8, lr}^		
eorvc	r2, r2, r4, asr #32		
eorcs	r3, ip, r1, lsr r5		
strcs	r2, [r0, #-3120]!	; 0xfffff3d0	
eorcs	r2, r0, r0, lsr ip		
eorcs	r3, ip, r3, ror #16		
ldccs	3, cr6, [r5], #-128	; 0xffffff80	
eoreq	r3, r2, r0, lsr #4		
svcpl	0x00545358		
movtpl	r4, #7238	; 0x1c46	
ldrbmi	r5, [r2, #-3912]	; 0xfffff0b8	
subscs	r4, r9, r1, asr #8		
		; <UNDEFINED> instruction	 0x37323131
cmppl	r8, #76	; 0x4c	
subpl	r5, r9, r4, asr pc		
subspl	r4, pc, #76546048	; 0x4900000	
ldrbpl	r4, [pc, -r5, asr #14]		
ldmdami	r4, {r0, r3, r6, sl, lr}^		
subspl	r4, r2, #398458880	; 0x17c00000	
strcc	r5, [r0, #-591]!	; 0xfffffdb1	
subeq	r3, ip, r3, lsr r1		
svcpl	0x00535058		
subcc	r5, r3, r4, asr r4		
ldmdbmi	pc, {r0, r1, r2, r3, r4, r6, r9, ip, sp}^	; <UNPREDICTABLE>	
ldmdbmi	pc, {r1, r2, r3, r6, sl, ip, lr}^	; <UNPREDICTABLE>	
ldrtcc	r2, [r4], #-68	; 0xffffffbc	
cmppl	r0, #0, 16		
subspl	r5, r3, pc, asr r1		
stmdbmi	ip, {r0, r3, r6, r8, r9, sl, fp, ip, lr}^		
subpl	r4, r1, #327155712	; 0x13800000	
movtpl	r4, #4703	; 0x125f	
strbmi	r4, [r4], #-325	; 0xfffffebb	
ldmdavc	r0!, {r1, r4, r6, sp}		
eorscc	r4, r0, r6, asr #6		
eorscc	r3, r0, r0, lsr r0		
ldrbmi	r5, [r2, #-2048]	; 0xfffff800	
subpl	r5, r3, r7, asr #30		
cfldr64mi	mvdx3, [pc, #-196]	; c2cc <SLCRlockKey+0x4c51>	
subpl	r4, pc, #4416	; 0x1140	
strbmi	r5, [r6, #-3929]	; 0xfffff0a7	
subspl	r5, r5, #1090519040	; 0x41000000	
eorscs	r5, r0, r5, asr #30		
ldrcc	r7, [r1, #-34]!	; 0xffffffde	
ldccs	0, cr2, [r0], #-176	; 0xffffff50	
cfldr32cs	mvfx2, [r0], #-128	; 0xffffff80	
rsbcc	r2, r3, r0, lsr #32		
teqvs	r0, #44	; 0x2c	
strtcc	r2, [r0], #-3121	; 0xfffff3cf	
cmppl	r8, #34	; 0x22	
subspl	r5, r3, r4, asr pc		
svcmi	0x004e5f49		
cmpmi	ip, pc, asr r3		
teqcc	r0, r6, asr r5		
eorseq	r3, r5, r1, lsr r5		
smlsldmi	r5, r5, r8, r2	; <UNPREDICTABLE>	
subspl	r4, r0, #24903680	; 0x17c0000	
		; <UNDEFINED> instruction	 0x37722037
ldrbpl	r5, [r3], #-2048	; 0xfffff800	
cmpmi	ip, pc, asr r6		
cmpmi	pc, #5439488	; 0x530000	
cmppl	pc, r6, asr #18		
ldmdbpl	r2, {r0, r2, r4, r6, r8, sl, lr}^		
subspl	r4, r2, #398458880	; 0x17c00000	
teqcc	r0, pc, asr #4		
ldcmi	3, cr3, [r8], #-196	; 0xffffff3c	
cmpmi	r0, r0, lsl #16		
ldrbpl	r5, [r8], #-3922	; 0xfffff0ae	
cmppl	r0, #84, 6	; 0x50000001	
ldrbpl	r3, [pc], #-95	; c40c <SLCRlockKey+0x4d91>	
cmpmi	pc, #84, 6	; 0x50000001	
cmpmi	pc, #76, 22	; 0x13000	
subspl	r4, r3, #76, 22	; 0x13000	
eorseq	r2, r0, r3, asr #32		
smlsldmi	r5, r5, r8, r2	; <UNPREDICTABLE>	
cmpcc	r0, pc, asr r3		
mcrmi	15, 2, r5, cr9, cr5, {1}		
svcpl	0x004c4156		
svcpl	0x00424c54		
svcpl	0x0041564d		
eorcs	r5, r0, #603979777	; 0x24000001	
ldfcss	f3, [r5], #-448	; 0xfffffe40	
eorcs	r3, ip, r0, lsr #32		
eorcs	r3, ip, r5, lsr #32		
ldccs	3, cr6, [r8], #-128	; 0xffffff80	
cmncc	r3, #32		
eorscs	r2, r1, #44	; 0x2c	
cmpmi	r3, #0, 16		
movtmi	r4, #38741	; 0x9755	
strbpl	r4, [lr], #-863	; 0xfffffca1	
mcrmi	15, 2, r5, cr5, cr2, {2}		
svcpl	0x00534e5f		
blmi	14dc99c <__undef_stack+0x13c30fc>		
rsbscc	r3, r8, r0, lsr #32		
eorscc	r3, r0, r0, lsr r0		
eorseq	r3, r2, r0, lsr r0		
subpl	r5, r1, #88	; 0x58	
ldrbpl	r5, [r4], #-2143	; 0xfffff7a1	
svcpl	0x00535043		
mcrrmi	15, 3, r5, r3, cr4		
svcpl	0x004b434f		
stmdapl	r0!, {r3, r6, r9, fp, ip, lr}		
svcpl	0x00524150		
cmpmi	r4, #88, 8	; 0x58000000	
ldrbcc	r5, [pc], #-848	; c498 <SLCRlockKey+0x4e1d>	
cmpmi	r4, #1593835520	; 0x5f000000	
blmi	131d21c <__undef_stack+0x120397c>		
ldrbmi	r4, [r2, #-1631]	; 0xfffff9a1	
bpl	12241ec <__undef_stack+0x110a94c>		
cmpmi	r0, r0, lsl #16		
ldrbmi	r5, [r8], #-3922	; 0xfffff0ae	
cmppl	r0, #1073741843	; 0x40000013	
ldrbmi	r3, [pc], #-95	; c4b8 <SLCRlockKey+0x4e3d>	
svcpl	0x00454e4f		
subspl	r4, r4, #1168	; 0x490	
stmdapl	r0!, {r0, r1, r2, r3, r4, r6, r8, r9, ip, sp}		
ldrbmi	r5, [pc], #-848	; c4c8 <SLCRlockKey+0x4e4d>	
svcpl	0x0033414d		
svcpl	0x00544e49		
stmdapl	r0, {r0, r3, r6, sl, lr}		
svcpl	0x00474552		
ldrcc	r5, [r1, #-67]!	; 0xffffffbd	
mcrmi	3, 2, r4, cr15, cr15, {2}		
sfmmi	f5, 2, [pc], {84}	; 0x54	
svcpl	0x0045455f		
subscs	r4, r4, r2, asr #18		
eorscc	r7, r0, #48, 16	; 0x300000	
eorscc	r3, r0, r0, lsr r0		
stmdapl	r0, {r4, r5, ip, sp}		
cmppl	pc, #1392508928	; 0x53000000	
subspl	r4, pc, #80, 18	; 0x140000	
stmdbmi	r5, {r0, r2, r6, r8, r9, lr}^		
mrcmi	5, 2, r4, cr15, cr6, {2}		
ldrbmi	r5, [pc, #-1103]	; c0bd <SLCRlockKey+0x4a42>	
ldmdbpl	r4, {r0, r2, r3, r6, ip, lr}^		
ldrtcc	r3, [r1], -r0, lsr #2		
ldmdbmi	r8, {r0, r4, r5}^		
stmdapl	r5, {r2, r3, r6, r8, r9, sl, fp, ip, lr}^		
ldrbpl	r4, [r0], #-1347	; 0xfffffabd	
svcpl	0x004e4f49		
subscs	r4, r1, r6, asr #18		
smlsldmi	r5, r5, r8, r2	; <UNPREDICTABLE>	
cmppl	r0, #2080374785	; 0x7c000001	
stmdbmi	r6, {r1, r4, r6, r8, r9, sl, fp, ip, lr}^		
mcrmi	15, 2, r5, cr5, cr1, {2}		
strbmi	r4, [ip, #-577]	; 0xfffffdbf	
ldrbmi	r5, [r2, #-2048]	; 0xfffff800	
subpl	r5, r6, r7, asr #30		
svcpl	0x00435845		
stmdacs	r0!, {r0, r2, r6, r9, sl, fp, lr}		
ldccc	0, cr2, [ip], #-196	; 0xffffff3c	
ldmdbcs	r0!, {r5, r8, r9, ip, sp}		
stclvs	8, cr5, [r9], #-0		
cmncc	lr, #1556480	; 0x17c000	
stmdacs	r5, {r1, r4, r5, sl, fp, lr}^		
rsbvc	r6, r4, #1090519040	; 0x41000000	
ldmdbvs	r8, {r0, r3, r5, sp}^		
cdpvs	15, 4, cr5, cr9, cr12, {3}		
teqmi	r8, r3, lsr r2		
ldmdbcs	r2!, {r2, r5, r6, sl, sp, lr}^		
cmpmi	r0, r0, lsl #16		
cmppl	r8, #328	; 0x148	
subpl	r4, pc, r4, asr #18		
svcpl	0x00305f53		
subspl	r4, r4, #1168	; 0x490	
cmppl	r0, #32, 16	; 0x200000	
stmdbmi	r4, {r0, r1, r2, r3, r4, r6, r8, r9, ip, lr}^		
ldmdbmi	pc, {r0, r1, r2, r3, r6, ip, sp}^	; <UNPREDICTABLE>	
ldmdbmi	pc, {r1, r2, r3, r6, sl, ip, lr}^	; <UNPREDICTABLE>	
subspl	r0, r8, r4, asr #32		
ldmdapl	pc, {r0, r6, r9, ip, lr}^	; <UNPREDICTABLE>	
movtmi	r4, #7493	; 0x1d45	
subscc	r5, pc, r0, asr r3	; <UNPREDICTABLE>	
strbpl	r4, [lr], #-2399	; 0xfffff6a1	
subspl	r2, r8, r2, asr r0		
strbmi	r5, [r7, #-3923]	; 0xfffff0ad	
ldmdbmi	pc, {r0, r2, r3, r6, ip, sp}^	; <UNPREDICTABLE>	
ldmdbmi	pc, {r1, r2, r3, r6, sl, ip, lr}^	; <UNPREDICTABLE>	
subspl	r0, r8, #68	; 0x44	
cmpmi	pc, #18087936	; 0x1140000	
svcpl	0x00353150		
ldclmi	15, cr4, [r2, #-312]	; 0xfffffec8	
stclmi	13, cr4, [r5, #-380]	; 0xfffffe84	
sfmmi	f5, 2, [r5, #-380]	; 0xfffffe84	
eorcs	r5, r0, #65	; 0x41	
ldfcss	f3, [r5], #-448	; 0xfffffe40	
eorcs	r3, ip, r0, lsr #32		
eorcs	r3, ip, r5, lsr #32		
ldfcss	f3, [r0], #-396	; 0xfffffe74	
rsbcc	r2, r3, #32		
eorscs	r2, r1, #44	; 0x2c	
cmpmi	r0, r0, lsl #16		
cmppl	r8, #328	; 0x148	
svcpl	0x00535044		
strbmi	r5, [r4, #-3888]	; 0xfffff0d0	
strbmi	r4, [r3, #-2390]	; 0xfffff6aa	
subcs	r4, r4, pc, asr r9		
subpl	r5, r1, #88	; 0x58	
		; <UNDEFINED> instruction	 0x3753505f
svcpl	0x0044535f		
strbmi	r5, [r4, #-3888]	; 0xfffff0d0	
strbmi	r4, [r3, #-2390]	; 0xfffff6aa	
subeq	r4, r4, pc, asr r9		
svcpl	0x00545358		
strbmi	r5, [r9], -r9, asr #32		
		; <UNDEFINED> instruction	 0x5645445f
svcpl	0x00454349		
svcpl	0x004b4341		
svcmi	0x00525245		
teqcc	r5, #82	; 0x52	
stmdapl	r0, {r2, r4, r5, sl, fp, lr}		
		; <UNDEFINED> instruction	 0x465f5350
svcpl	0x00414750		
svcpl	0x00495841		
subsmi	r3, pc, #-1073741804	; 0xc0000014	
cmpmi	r5, r1, asr #6		
subscs	r4, r2, r4, asr #8		
eorscc	r7, r8, r0, lsr r8		
eorscc	r3, r0, r0, lsr r0		
stmdapl	r0, {r4, r5, ip, sp}		
ldrbmi	r4, [pc], #-852	; c668 <SLCRlockKey+0x4fed>	
svcpl	0x004e574f		
cdpmi	15, 5, cr4, cr5, cr3, {2}		
subpl	r5, pc, r4, asr pc	; <UNPREDICTABLE>	
mcrmi	9, 2, r4, cr15, cr4, {2}		
rsbscc	r3, r8, r0, lsr #32		
eorscc	r3, r0, r0, lsr r0		
ldrpl	r3, [r0, #-560]!	; 0xfffffdd0	
cmppl	r8, #76	; 0x4c	
stmdbmi	r7, {r0, r1, r6, r8, sl, ip, lr}^		
subspl	r5, r3, r3, asr #30		
cmpmi	r4, r9, asr #30		
strbpl	r4, [r5], #-1874	; 0xfffff8ae	
		; <UNDEFINED> instruction	 0x46464f5f
svcpl	0x00544553		
movtmi	r4, #49475	; 0xc143	
strbtvc	r4, [lr], #-2344	; 0xfffff6d8	
ldrbvc	r7, [r2, #-613]!	; 0xfffffd9b	
strbmi	r7, [r9], #-1136	; 0xfffffb90	
stmdapl	r8!, {r0, r3, r5, sp}		
		; <UNDEFINED> instruction	 0x47554353
cmppl	pc, #603979777	; 0x24000001	
ldrbpl	r4, [pc], #-2384	; c6c0 <SLCRlockKey+0x5045>	
strbmi	r5, [r7, #-577]	; 0xfffffdbf	
		; <UNDEFINED> instruction	 0x464f5f54
strbpl	r5, [r5], #-838	; 0xfffffcba	
stmdacs	r0!, {r5, r8, r9, fp, sp}		
strbtvc	r4, [lr], #-2344	; 0xfffff6d8	
ldrbvc	r7, [r2, #-613]!	; 0xfffffd9b	
strbmi	r7, [r9], #-1136	; 0xfffffb90	
eorcs	r3, r9, pc, lsr #8		
ldmdbcs	r4!, {r1, r3, r5, sp}		
cmppl	r8, #41	; 0x29	
ldrbmi	r5, [r6], #-3924	; 0xfffff0ac	
ldfmie	f4, [pc, #-308]	; c5bc <SLCRlockKey+0x4f41>	
cmpmi	sp, r9, asr #6		
svcpl	0x00484354		
svcmi	0x00525245		
ldrtcc	r2, [r1], #-82	; 0xffffffae	
stmdapl	r0, {r0, r1, r4, r5, ip, sp}		
svcpl	0x00524150		
svcpl	0x00495841		
strbmi	r4, [sp, #-2388]	; 0xfffff6ac	
svcpl	0x00305f52		
stmdami	r7, {r3, r6, r8, fp, lr}^		
subpl	r4, r4, #1090519040	; 0x41000000	
ldrbtcc	r3, [r8], #-32	; 0xffffffe0	
		; <UNDEFINED> instruction	 0x46303832
subeq	r4, r6, r6, asr #12		
smlsldmi	r5, r5, r8, r2	; <UNPREDICTABLE>	
ldmdbmi	r0, {r0, r1, r2, r3, r4, r6, r9, sl, lr}^		
subscs	r5, r4, lr, asr #6		
stmdapl	r0, {r0, r1, r5, r6, r8, fp, ip, sp}		
ldrbpl	r4, [pc], #-3145	; c73c <SLCRlockKey+0x50c1>	
movtpl	r5, #20569	; 0x5059	
eoreq	r4, r0, pc, asr r8		
smlsldmi	r5, r5, r8, r2	; <UNPREDICTABLE>	
subscc	r4, r0, pc, asr r3		
stmdapl	r0, {r5, ip, sp}		
ldmdbmi	pc, {r0, r1, r4, r6, sl, ip, lr}^	; <UNPREDICTABLE>	
ldrbpl	r4, [pc], #-841	; c758 <SLCRlockKey+0x50dd>	
subspl	r4, pc, #-2147483632	; 0x80000010	
submi	r4, r4, #1073741841	; 0x40000011	
svcpl	0x004b4341		
svcmi	0x00525245		
eorscc	r2, r1, r2, asr r0		
stmdapl	r0, {r3, r4, r5, r8, r9, sl, ip, sp}		
ldrbmi	r5, [pc], #-1107	; c774 <SLCRlockKey+0x50f9>	
cmppl	pc, #1073741843	; 0x40000013	
strbmi	r5, [r2], #-3911	; 0xfffff0b9	
strbpl	r4, [pc], #-3679	; c780 <SLCRlockKey+0x5105>	
stclmi	3, cr4, [pc, #-380]	; c608 <SLCRlockKey+0x4f8d>	
ldrbpl	r4, [r4], #-2381	; 0xfffff6b3	
strcc	r4, [r0, #-1093]!	; 0xfffffbbb	
subeq	r3, ip, r2, lsr r4		
svcpl	0x00535058		
movtmi	r4, #7492	; 0x1d44	
ldrbmi	r5, [r3, #-3888]	; 0xfffff0d0	
cmpmi	r2, r3, asr #30		
strbmi	r4, [r1], #-1363	; 0xfffffaad	
eorcc	r5, r0, r4, asr #4		
eorscc	r4, r8, r8, ror r6		
eorscc	r3, r0, r0, lsr r3		
subspl	r0, r8, #48	; 0x30	
cmpmi	pc, #18087936	; 0x1140000	
svcpl	0x00353150		
cmpmi	r6, r9, asr #28		
strbpl	r5, [r9], #-3916	; 0xfffff0b4	
lfmmi	f4, 2, [pc, #-304]	; c698 <SLCRlockKey+0x501d>	
eorcs	r4, r0, #-2147483627	; 0x80000015	
ldfcss	f3, [r5], #-448	; 0xfffffe40	
eorcs	r3, ip, r0, lsr #32		
eorcs	r3, ip, r5, lsr #32		
ldccs	3, cr6, [r8], #-128	; 0xffffff80	
strbcc	r2, [r3, #-32]!	; 0xffffffe0	
eorscs	r2, r1, #44	; 0x2c	
cmpmi	r4, #0, 16		
subspl	r4, r3, #2080374785	; 0x7c000001	
cmpmi	lr, pc, asr r5		
svcpl	0x00454c42		
svcpl	0x004c4c41		
blmi	14dcd30 <__undef_stack+0x13c3490>		
rsbscc	r3, r8, r0, lsr #32		
eorscc	r3, r0, r0, lsr r0		
eorseq	r3, r0, r4, lsr r0		
svcpl	0x00535058		
cmppl	r5, #72351744	; 0x4500000	
cmpmi	r2, r5, asr #30		
strbmi	r4, [r1], #-1363	; 0xfffffaad	
eorcc	r5, r0, r4, asr #4		
eorscc	r4, r8, r8, ror r6		
eorscc	r4, r0, r0, lsr r4		
subspl	r0, r8, r0, lsr r0		
subspl	r5, pc, r1, asr #4		
cmppl	pc, #21757952	; 0x14c0000	
svcpl	0x00435543		
svcpl	0x00535f30		
svcpl	0x00495841		
stmdami	r7, {r3, r6, r8, fp, lr}^		
subpl	r4, r4, #1090519040	; 0x41000000	
ldrbtmi	r3, [r8], -r0, lsr #32		
eorscc	r4, r0, r8, lsr r6		
subeq	r4, r3, r0, lsr r6		
strbpl	r4, [lr], #-2391	; 0xfffff6a9	
stmdapl	r1, {r0, r1, r2, r3, r4, r6, r8, sl, fp, lr}^		
ldrbpl	r5, [pc, -r0, lsr #30]		
svcpl	0x00544e49		
svcpl	0x0058414d		
cmppl	r8, #95	; 0x5f	
stmdbmi	r7, {r0, r1, r6, r8, sl, ip, lr}^		
cdpmi	15, 4, cr5, cr9, cr3, {2}		
		; <UNDEFINED> instruction	 0x46435f54
cmpmi	sp, r7, asr #30		
eorcc	r4, r0, r3, asr fp		
eorscc	r3, r0, r8, ror r0		
eorscc	r3, r0, r0, lsr r0		
ldmdbvs	r8, {r0, r1, r4, r5}^		
strbvc	r5, [r8], #-3948	; 0xfffff094	
ldmdacs	r3!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^		
cmnvs	r4, r4, asr #2		
ldmdbvs	r8, {r0, r3, r5, sp}^		
cdpvs	15, 4, cr5, cr5, cr12, {3}		
cdpvs	9, 6, cr6, cr1, cr4, {3}		
rsbvc	r7, r1, r3, asr r7		
strtmi	r3, [r8], #-1585	; 0xfffff9cf	
stmdbcs	r1!, {r0, r5, r6, sl, ip, sp, lr}^		
ldrbpl	r5, [r3], #-2048	; 0xfffff800	
stmdbmi	r1, {r0, r1, r2, r3, r4, r6, r9, sl, lr}^		
ldrbmi	r5, [r2, #-1356]	; 0xfffffab4	
subeq	r3, ip, r0, lsr #2		
svcpl	0x00545358		
strbmi	r5, [r9], -r9, asr #32		
		; <UNDEFINED> instruction	 0x5645445f
svcpl	0x00454349		
submi	r4, r1, #1104	; 0x450	
ldrbmi	r4, [pc, #-1356]	; c388 <SLCRlockKey+0x4d0d>	
subpl	r5, pc, #536870917	; 0x20000005	
ldrcc	r3, [r3, #-1312]!	; 0xfffffae0	
subspl	r0, r8, #76	; 0x4c	
ldrbmi	r4, [pc, -r5, asr #14]		
eorscs	r5, r5, r0, asr r2		
stmdapl	r0, {r1, r4, r5, r6, r8, sl, ip, sp}		
mrcmi	4, 2, r5, cr15, cr3, {2}		
svcpl	0x00444e41		
subpl	r4, r4, #1090519040	; 0x41000000	
svcpl	0x00535345		
svcmi	0x00525245		
ldrtcc	r2, [r1], #-82	; 0xffffffae	
subeq	r3, ip, r4, lsr r7		
subpl	r5, r1, #88	; 0x58	
		; <UNDEFINED> instruction	 0x3753505f
ldmdami	r4, {r0, r1, r2, r3, r4, r6, r8, sl, lr}^		
strbmi	r5, [lr, #-581]	; 0xfffffdbb	
svcpl	0x00305f54		
ldrbmi	r4, [r3, #-322]	; 0xfffffebe	
subpl	r4, r4, #1090519040	; 0x41000000	
ldrbmi	r3, [r8, #-32]!	; 0xffffffe0	
eorsmi	r3, r0, #48	; 0x30	
eorseq	r3, r0, r0, lsr r0		
subpl	r5, r1, #88	; 0x58	
		; <UNDEFINED> instruction	 0x3753505f
strbpl	r5, [r3, #-863]	; 0xfffffca1	
strbmi	r4, [sp, #-2388]	; 0xfffff6ac	
svcpl	0x00305f52		
ldmdbmi	r6, {r2, r6, r8, sl, lr}^		
ldmdbmi	pc, {r0, r1, r6, r8, sl, lr}^	; <UNPREDICTABLE>	
eorseq	r2, r0, r4, asr #32		
subpl	r5, r1, #88	; 0x58	
		; <UNDEFINED> instruction	 0x3753505f
subpl	r5, r1, #398458880	; 0x17c00000	
svcpl	0x00315f54		
ldrbpl	r4, [r2], #-341	; 0xfffffeab	
blmi	131d6e4 <__undef_stack+0x1203e44>		
ldrbmi	r4, [r2, #-1631]	; 0xfffff9a1	
bpl	12246b4 <__undef_stack+0x110ae14>		
eorscc	r3, r0, r0, lsr #10		
eorscc	r3, r0, r0, lsr r0		
subspl	r0, r8, #48	; 0x30	
cmpmi	pc, #18087936	; 0x1140000	
svcpl	0x00353150		
ldrbmi	r4, [r4, #-3657]	; 0xfffff1b7	
subspl	r5, r5, r2, asr r2		
ldrbpl	r5, [r3], #-3924	; 0xfffff0ac	
cmppl	r5, #1090519040	; 0x41000000	
cmncc	r0, r0, lsr #4		
eorcc	r2, r0, r5, lsr ip		
eorcc	r2, r5, ip, lsr #32		
cmncc	r3, ip, lsr #32		
eorcs	r2, r0, r2, lsr ip		
eorcs	r3, ip, r3, ror #2		
stmdapl	r0, {r4, r5, r9, sp}		
ldmdbmi	pc, {r0, r1, r4, r6, sl, ip, lr}^	; <UNPREDICTABLE>	
svcpl	0x0043544e		
stfmie	f4, [r9], {70}	; 0x46	
mcrrmi	3, 5, r5, r5, cr15		
movtpl	r5, #21574	; 0x5446	
eorscc	r2, r1, #84	; 0x54	
stmdapl	r0, {r4, r5, r8, ip, sp}		
svcpl	0x00524150		
svcpl	0x00375350		
svcpl	0x00435454		
ldrbpl	r5, [r4], #-3890	; 0xfffff0ce	
mcrrmi	15, 4, r5, r3, cr3		
subpl	r5, r6, #300	; 0x12c	
ldmdami	pc, {r0, r2, r6, r8, ip, lr}^	; <UNPREDICTABLE>	
teqcc	r1, sl, asr r0		
teqcc	r1, r1, lsr r1		
eorseq	r3, r5, r1, lsr r1		
svcpl	0x00545358		
svcpl	0x00434949		
svcpl	0x00544f4e		
		; <UNDEFINED> instruction	 0x56414c53
eorscc	r2, r1, r5, asr #32		
svcpl	0x00003838		
ldmdbmi	r2, {r0, r1, r4, r6, sl, ip, lr}^		
ldmdami	pc, {r1, r2, r3, r6, r8, r9, sl, lr}^	; <UNPREDICTABLE>	
stmdapl	r0, {r0, r1, r2, r3, r4, r6, sp}		
svcpl	0x00524150		
		; <UNDEFINED> instruction	 0x57554353
subscc	r5, pc, r4, asr #8		
movtpl	r4, #4703	; 0x125f	
strbmi	r4, [r4], #-325	; 0xfffffebb	
ldmdavc	r0!, {r1, r4, r6, sp}		
subcc	r3, r6, r6, asr #16		
eorscc	r3, r2, r0, lsr r6		
cmppl	r0, #0, 16		
cmpmi	sp, pc, asr r4		
submi	r5, r1, #48, 30	; 0xc0	
svcpl	0x0054524f		
svcpl	0x00544e49		
strtcc	r4, [r0], #-1097	; 0xfffffbb7	
subspl	r0, r8, r5, lsr r0		
subspl	r5, pc, r1, asr #4		
ldrbmi	r3, [pc], #-1875	; ca5c <SLCRlockKey+0x53e1>	
cmpmi	pc, #72351744	; 0x4500000	
subscc	r4, pc, r6, asr #14		
movtpl	r4, #4703	; 0x125f	
strbmi	r4, [r4], #-325	; 0xfffffebb	
ldmdavc	r0!, {r1, r4, r6, sp}		
eorscc	r3, r0, r6, asr #16		
eorscc	r3, r0, r7, lsr r0		
cmpmi	r0, r0, lsl #16		
cmppl	r0, #328	; 0x148	
stclmi	15, cr5, [r4, #-220]	; 0xffffff24	
movtpl	r5, #61249	; 0xef41	
smlsldmi	r4, r9, pc, r8	; <UNPREDICTABLE>	
strbmi	r4, [r4], #-328	; 0xfffffeb8	
ldmdavc	r0!, {r1, r4, r6, sp}		
eorscc	r3, r0, r6, asr #16		
		; <UNDEFINED> instruction	 0x46464634
cmppl	r0, #0, 16		
strbpl	r5, [r3, #-863]	; 0xfffffca1	
strbpl	r5, [r4], #-1887	; 0xfffff8a1	
strbpl	r4, [lr], #-2399	; 0xfffff6a1	
subcs	r4, r4, pc, asr r9		
stmdapl	r0, {r0, r1, r4, r5, ip, sp}		
svcpl	0x00524150		
cmpmi	sp, r8, asr r4		
subscc	r5, pc, r0, asr r3	; <UNPREDICTABLE>	
mcrmi	4, 2, r4, cr15, cr15, {2}		
cdpmi	15, 4, cr5, cr9, cr5, {2}		
subscc	r5, pc, #84, 4	; 0x40000005	
cmppl	r0, #32, 16	; 0x200000	
cmpmi	sp, pc, asr r4		
mcrmi	15, 2, r5, cr9, cr2, {1}		
strbmi	r5, [r9], #-3924	; 0xfffff0ac	
cmpmi	r3, #0, 16		
movtmi	r4, #38741	; 0x9755	
svcpl	0x0043495f		
ldrbmi	r5, [r0, #-2388]	; 0xfffff6ac	
		; <UNDEFINED> instruction	 0x46464f5f
subscs	r4, r4, r3, asr r5		
eorscc	r7, r0, r0, lsr r8		
eorscc	r3, r0, r0, lsr r0		
stmdapl	r0, {r4, r5, sl, ip, sp}		
svcpl	0x00474552		
eorscs	r5, r7, r3, asr #4		
eorseq	r7, r7, r3, ror #4		
smlsldmi	r5, r5, r8, r2	; <UNPREDICTABLE>	
cmpcc	r0, pc, asr r3		
cmpmi	r6, r5, lsr pc		
svcpl	0x004f545f		
cmpmi	pc, #80, 2		
ldrbmi	r5, [r2, #-597]	; 0xfffffdab	
cmpcc	pc, lr, asr #8		
cmncc	r0, r0, lsr #4		
eorcc	r2, r0, r5, lsr ip		
eorcc	r2, r5, ip, lsr #32		
teqvs	r0, #44	; 0x2c	
eorcs	r2, r0, r7, lsr ip		
eorcs	r3, ip, r3, ror #16		
stmdapl	r0, {r0, r4, r5, r9, sp}		
		; <UNDEFINED> instruction	 0x465f5350
subcc	r4, r1, r0, asr r7		
strbpl	r4, [lr], #-2399	; 0xfffff6a1	
subcs	r4, r4, pc, asr r9		
stmdapl	r0, {r1, r2, r4, r5, r8, ip, sp}		
svcpl	0x00524150		
svcpl	0x00375350		
strbmi	r5, [r8, #-1093]	; 0xfffffbbb	
strbpl	r4, [r5], #-3666	; 0xfffff1ae	
ldmdbmi	pc, {r0, r1, r2, r3, r4, r6, ip, sp}^	; <UNPREDICTABLE>	
subscs	r5, r2, lr, asr #8		
svcpl	0x00535058		
subcc	r4, sp, r7, asr #10		
strbpl	r4, [lr], #-2399	; 0xfffff6a1	
subeq	r4, r4, pc, asr r9		
strbpl	r5, [r3, #-856]	; 0xfffffca8	
svcpl	0x00434947		
submi	r4, r1, #1104	; 0x450	
cmppl	pc, #76, 10	; 0x13000000	
svcmi	0x005f5445		
ldrbmi	r4, [r3, #-1606]	; 0xfffff9ba	
ldmdavc	r0!, {r2, r4, r6, sp}		
eorscc	r3, r0, r0, lsr r0		
eorscc	r3, r0, r0, lsr r1		
cmpmi	r0, r0, lsl #16		
		; <UNDEFINED> instruction	 0x47585f52
subpl	r4, pc, r0, asr r9	; <UNPREDICTABLE>	
svcpl	0x00305f53		
ldrbmi	r4, [r3, #-322]	; 0xfffffebe	
subpl	r4, r4, #1090519040	; 0x41000000	
ldrbmi	r3, [r8, #-32]!	; 0xffffffe0	
teqmi	r0, r0, lsr r0		
eorseq	r3, r0, r0, lsr r0		
subpl	r5, r1, #88	; 0x58	
ldrbpl	r5, [r4], #-2143	; 0xfffff7a1	
svcpl	0x00535043		
mcrrmi	15, 3, r5, r3, cr1		
svcpl	0x004b434f		
stmdapl	r0!, {r3, r6, r9, fp, ip, lr}		
svcpl	0x00524150		
cmpmi	r4, #88, 8	; 0x58000000	
cmpcc	pc, r0, asr r3	; <UNPREDICTABLE>	
cmpmi	r4, #1593835520	; 0x5f000000	
blmi	131d970 <__undef_stack+0x12040d0>		
ldrbmi	r4, [r2, #-1631]	; 0xfffff9a1	
bpl	1224940 <__undef_stack+0x110b0a0>		
ldrbmi	r5, [r2, #-2048]	; 0xfffff800	
subpl	r5, r3, r7, asr #30		
cmpmi	pc, #205520896	; 0xc400000	
subspl	r4, r4, #1264	; 0x4f0	
ldrbpl	r4, [pc], -pc, asr #24		
strbpl	r4, [r9], #-607	; 0xfffffda1	
rsbscc	r3, r8, r0, lsr #32		
eorscc	r3, r0, #48	; 0x30	
eorseq	r3, r0, r0, lsr r0		
subpl	r5, r1, #88	; 0x58	
cmpmi	r5, pc, asr r8		
cmppl	r0, #1375731712	; 0x52000000	
subsmi	r3, pc, #95	; 0x5f	
cmpmi	r5, r1, asr #6		
subscs	r4, r2, r4, asr #8		
subcc	r7, r5, r0, lsr r8		
eorscc	r3, r1, r0, lsr r0		
stmdapl	r0, {r4, r5, ip, sp}		
		; <UNDEFINED> instruction	 0x47554353
subsmi	r4, pc, #603979777	; 0x24000001	
subspl	r4, pc, r9, asr #28		
cmpmi	sp, r4, asr pc		
eorcc	r4, r0, r3, asr fp		
eorscc	r3, r0, r8, ror r0		
eorscc	r3, r0, r0, lsr r0		
subspl	r0, r8, r7, lsr r0		
ldmdapl	pc, {r0, r6, r9, ip, lr}^	; <UNPREDICTABLE>	
subpl	r5, r3, r4, asr r4		
svcpl	0x00325f53		
svcpl	0x00435454		
svcpl	0x004b4c43		
cmppl	r5, r6, asr #4		
subscs	r4, sl, pc, asr r8		
teqcc	r1, r1, lsr r1		
teqcc	r1, r1, lsr r1		
subspl	r0, r8, r5, lsr r0		
ldrbmi	r5, [r0, #-3923]	; 0xfffff0ad	
ldmdami	r0, {r1, r4, r6, r8, fp, lr}^		
subsmi	r4, r0, #-1073741801	; 0xc0000017	
movtpl	r4, #4703	; 0x125f	
strbmi	r4, [r4], #-325	; 0xfffffebb	
ldmdavc	r0!, {r1, r4, r6, sp}		
eorscc	r3, r0, r6, asr #16		
eorscc	r3, r0, r0, lsr r0		
ldrbmi	r5, [r2, #-2048]	; 0xfffff800	
subpl	r5, r3, r7, asr #30		
ldmdbmi	pc, {r0, r4, r5, r8, sl, ip, sp}^	; <UNPREDICTABLE>	
svcpl	0x0054534e		
movtmi	r5, #59731	; 0xe953	
subpl	r4, r1, #-268435451	; 0xf0000005	
subpl	r4, r5, #1343488	; 0x148000	
cmncc	r0, r0, lsr #4		
eorcc	r2, r0, r5, lsr ip		
eorcc	r2, r5, ip, lsr #32		
teqvs	r0, #44	; 0x2c	
eorcs	r2, r0, r7, lsr ip		
eorcs	r3, ip, r3, ror #10		
stmdapl	r0, {r2, r4, r5, r9, sp}		
		; <UNDEFINED> instruction	 0x47554353
cmppl	pc, #603979777	; 0x24000001	
subspl	r4, r5, #335544321	; 0x14000001	
svcpl	0x00595449		
movtpl	r4, #26191	; 0x664f	
eorcc	r5, r0, r5, asr #8		
eorscc	r3, r0, r8, ror r0		
ldmdacc	r0!, {r4, r5, ip, sp}		
cmppl	r8, #48	; 0x30	
stmdbmi	r7, {r0, r1, r6, r8, sl, ip, lr}^		
subspl	r5, r0, r3, asr #30		
ldrbpl	r5, [r3], #-3913	; 0xfffff0b7	
svcmi	0x005f5441		
ldrbmi	r4, [r3, #-1606]	; 0xfffff9ba	
ldmdavc	r0!, {r2, r4, r6, sp}		
eorscc	r3, r0, r0, lsr r0		
eorscc	r4, r0, r0, lsr r4		
cmpmi	r3, #0, 16		
movtmi	r4, #38741	; 0x9755	
ldmdbmi	r0, {r0, r1, r2, r3, r4, r6, ip, lr}^		
teqcc	r1, #2080374785	; 0x7c000001	
movtpl	r4, #7519	; 0x1d5f	
ldmdavc	r0!, {r0, r1, r3, r6, sp}		
eorscc	r3, r0, r0, lsr r0		
eorscc	r3, r0, r2, lsr r0		
ldrbpl	r5, [r3], #-2048	; 0xfffff800	
strbpl	r4, [pc], #-3679	; cd50 <SLCRlockKey+0x56d5>	
strbpl	r4, [lr], #-2399	; 0xfffff6a1	
ldrbpl	r5, [r2, #-581]	; 0xfffffdbb	
eorcc	r5, r0, #80, 8	; 0x50000000	
svcpl	0x00004c30		
ldmdbmi	r5, {r0, r1, r2, r3, r4, r6, fp, ip, lr}^		
ldrtcc	r5, [r6], #-1102	; 0xfffffbb2	
eoreq	r5, r0, pc, asr pc		
strbpl	r4, [lr], #-2389	; 0xfffff6ab	
movtpl	r4, #5727	; 0x165f	
svcpl	0x00323354		
subscs	r4, r8, sp, asr #2		
ldmdbmi	r5, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}^		
ldrbmi	r5, [pc], -lr, asr #8		
cmpcc	r4, #67108865	; 0x4000001	
cmpmi	sp, r2, lsr pc		
subseq	r5, pc, r8, asr pc	; <UNPREDICTABLE>	
strbpl	r5, [r3, #-856]	; 0xfffffca8	
strbmi	r4, [sp, #-2388]	; 0xfffff6ac	
svcmi	0x00435f52		
svcmi	0x0052544e		
subpl	r5, r9, #76, 30	; 0x130	
mcrmi	15, 2, r5, cr5, cr1, {2}		
strbmi	r4, [ip, #-577]	; 0xfffffdbf	
movtpl	r4, #7519	; 0x1d5f	
ldmdavc	r0!, {r0, r1, r3, r6, sp}		
eorscc	r3, r0, r0, lsr r0		
ldrtcc	r3, [r0], #-48	; 0xffffffd0	
cmpmi	r0, r0, lsl #16		
ldrbmi	r5, [r8, #-3922]	; 0xfffff0ae	
subpl	r4, r3, sp, asr #2		
svcpl	0x00315f53		
strbmi	r4, [fp, #-343]	; 0xfffffea9	
strbpl	r4, [lr], #-2399	; 0xfffff6a1	
subspl	r2, r8, r2, asr r0		
strbmi	r5, [r7, #-3923]	; 0xfffff0ad	
ldrbpl	r3, [pc, -sp, asr #2]		
svcpl	0x00454b41		
svcpl	0x00544e49		
stmdapl	r0, {r0, r3, r6, sl, lr}		
svcpl	0x00524150		
submi	r4, pc, #18176	; 0x4700	
ldrbpl	r4, [pc], #-3137	; cdf8 <SLCRlockKey+0x577d>	
cdpmi	2, 5, cr5, cr15, cr13, {2}		
ldmdbmi	pc, {r0, r2, r4, r6, r8, sl, fp, lr}^	; <UNPREDICTABLE>	
cmpmi	r4, lr, asr #6		
movtpl	r4, #21326	; 0x534e	
stfvss	f3, [r0, #-128]	; 0xffffff80	
ldmdacs	r0!, {r1, r2, r5, r6, r8, r9, sp, lr}^		
eorcs	r6, r9, r2, ror lr		
vaddvs.f64	d23, d5, d24		
mcrvs	9, 3, r6, cr7, cr3, {3}		
stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}		
eorvc	r7, r0, #1845493760	; 0x6e000000	
blcc	1b25400 <__undef_stack+0x1a0bb60>		
cmpvs	pc, r0, lsr #30		
svcpl	0x005f6d73		
ldrbvc	r5, [pc], -r0, lsr #30		
strbtvc	r6, [r1], #-3183	; 0xfffff391	
svcpl	0x00656c69		
eorcs	r2, r0, #6225920	; 0x5f0000	
rsbcs	r7, r3, sp, ror #4		
cdpvs	0, 7, cr2, cr2, cr2, {1}		
cdpvs	2, 5, cr2, cr12, cr0, {1}		
eorscs	r2, sl, r2, lsr #32		
rsbscs	r3, r2, #2176	; 0x880	
ldrbtvc	r2, [r2], -r0, lsr #16		
eorcs	r6, r9, r1, ror #24		
eorvc	r3, r0, #41984	; 0xa400	
blcc	1b2543c <__undef_stack+0x1a0bb9c>		
eoreq	r7, r9, r0, lsr #26		
smlsldmi	r5, r5, r8, r2	; <UNPREDICTABLE>	
cmpcc	r0, pc, asr r3		
ldrbmi	r5, [r3, #-3893]	; 0xfffff0cb	
ldrbmi	r5, [r2, #-1347]	; 0xfffffabd	
mcrmi	3, 2, r4, cr15, cr15, {2}		
subcs	r4, r7, r6, asr #18		
ldrcc	r7, [r1, #-34]!	; 0xffffffde	
ldccs	0, cr2, [r0], #-176	; 0xffffff50	
cfldr32cs	mvfx2, [r0], #-128	; 0xffffff80	
cmncc	r3, r0, lsr #32		
teqvs	r0, #44	; 0x2c	
eorcc	r2, r0, r1, lsr ip		
subspl	r0, r8, r2, lsr #32		
ldmdapl	pc, {r0, r6, r9, ip, lr}^	; <UNPREDICTABLE>	
subpl	r5, r3, r4, asr r4		
strbpl	r5, [lr, #-3923]	; 0xfffff0ad	
cdpmi	15, 4, cr5, cr9, cr13, {2}		
mcrmi	4, 2, r5, cr1, cr3, {2}		
subscs	r4, r3, r3, asr #10		
ldmdbvs	r8, {r0, r1, r4, r5}^		
movtvc	r5, #8044	; 0x1f6c	
ldrbtvc	r6, [r2], #-1395	; 0xfffffa8d	
strbtvc	r6, [lr], -lr, asr #30		
cmnmi	r4, pc, ror #18		
stmdbvc	r1!, {r2, r3, r5, r6, r8, r9, sl, ip, sp, lr}^		
eorcs	r2, r9, r3, ror r8		
ldmdbvs	r8, {r0, r1, r3, r4, r5, r6, sp}^		
movtvc	r5, #8044	; 0x1f6c	
ldrbtvc	r6, [r2], #-1395	; 0xfffffa8d	
ldrbmi	r5, [pc], -r8, lsr #30		
svcpl	0x00454c49		
svcpl	0x00202c5f		
mcrmi	12, 2, r4, cr9, cr15, {2}		
ldmdbcs	pc, {r0, r2, r6, r8, r9, sl, fp, ip, lr}^	; <UNPREDICTABLE>	
ldmdbvs	r8, {r0, r1, r3, r4, r5, sp}^		
movtvc	r5, #8044	; 0x1f6c	
ldrbtvc	r6, [r2], #-1395	; 0xfffffa8d	
strbtvc	r7, [r1], #-1107	; 0xfffffbad	
stccc	3, cr7, [r0, #-468]!	; 0xfffffe2c	
mcrrmi	8, 2, r5, r9, cr0		
cmppl	r3, #-1073741801	; 0xc0000017	
svcpl	0x00545245		
strbpl	r4, [r3, #-847]	; 0xfffffcb1	
strbmi	r5, [r5], #-594	; 0xfffffdae	
ldrbvs	r2, [r2, #-59]!	; 0xffffffc5	
mrcvs	5, 3, r7, cr2, cr4, {3}		
eorscs	r3, fp, r0, lsr #32		
cmppl	r8, #125	; 0x7d	
subspl	r5, r3, r4, asr pc		
svcmi	0x00545f49		
cmpmi	sp, pc, asr #30		
cmppl	pc, #1277952	; 0x138000	
ldrbmi	r4, [r6, #-332]	; 0xfffffeb4	
teqcc	r1, r3, asr r0		
stmdapl	r0, {r0, r2, r4, r5, r9, sl, ip, sp}		
svcpl	0x00474552		
ldrcc	r5, [r1, #-67]!	; 0xffffffbd	
svcpl	0x0041565f		
subspl	r4, pc, r4, asr pc	; <UNPREDICTABLE>	
strbpl	r5, [r3, #-3905]	; 0xfffff0bf	
mcrmi	2, 2, r5, cr5, cr2, {2}		
eorscs	r5, r0, r4, asr pc		
ldrcc	r7, [r1, #-34]!	; 0xffffffde	
ldccs	0, cr2, [r0], #-176	; 0xffffff50	
cfldr32cs	mvfx2, [r0], #-128	; 0xffffff80	
strbcc	r2, [r3, -r0, lsr #32]!		
teqvs	r0, #44	; 0x2c	
eorcc	r2, r0, r8, lsr ip		
cmppl	r8, #34	; 0x22	
mcrrmi	15, 5, r5, r6, cr4		
svcpl	0x00485341		
ldmdbpl	r3, {r1, r6, r8, sl, ip, lr}^		
eorscc	r3, r1, #32, 2		
stmdapl	r0, {r1, r2, r4, r5, sl, fp, lr}		
subspl	r5, pc, r3, asr r4	; <UNPREDICTABLE>	
svcmi	0x00464946		
svcpl	0x004f4e5f		
stclmi	15, cr4, [pc, #-328]	; ce58 <SLCRlockKey+0x57dd>	
eorscc	r3, r0, #32, 10	; 0x8000000	
subspl	r0, r8, ip, asr #32		
subspl	r5, pc, r1, asr #4		
subspl	r3, pc, #21757952	; 0x14c0000	
cmpcc	pc, r1, asr #26		
cmpmi	pc, pc, asr r3	; <UNPREDICTABLE>	
ldmdami	pc, {r3, r4, r6, r8, fp, lr}^	; <UNPREDICTABLE>	
cmpmi	r8, r9, asr #14		
subscs	r4, r2, r4, asr #8		
		; <UNDEFINED> instruction	 0x46467830
strbmi	r4, [r6], -r6, asr #12		
stmdapl	r0, {r1, r2, r6, r9, sl, lr}		
		; <UNDEFINED> instruction	 0x475f5350
svcpl	0x00314d45		
strbmi	r4, [fp, #-343]	; 0xfffffea9	
strbpl	r4, [lr], #-2399	; 0xfffff6a1	
subcs	r4, r4, pc, asr r9		
stmdapl	r0, {r0, r1, r2, r4, r5, fp, ip, sp}		
svcpl	0x00474552		
ldrcc	r5, [r1, #-67]!	; 0xffffffbd	
subpl	r5, r9, #99614720	; 0x5f00000	
cfstr64mi	mvdx5, [r1], {84}	; 0x54	
mcrmi	3, 2, r4, cr15, cr15, {2}		
sfmmi	f5, 2, [pc], {84}	; 0x54	
cmncc	r0, r0, lsr #4		
eorcc	r2, r0, r5, lsr ip		
eorcc	r2, r5, ip, lsr #32		
teqvs	r0, #44	; 0x2c	
eorcs	r2, r0, r1, lsr ip		
eorcs	r3, ip, r3, ror #2		
stmdapl	r0, {r0, r1, r4, r5, r9, sp}		
ldrbpl	r5, [pc, #-1107]	; cbcd <SLCRlockKey+0x5552>	
subsmi	r4, pc, #805306373	; 0x30000005	
ldrbpl	r4, [pc], #-1621	; d028 <SLCRlockKey+0x59ad>	
subsmi	r4, pc, #316	; 0x13c	
teqcc	r0, r9, asr #14		
eorseq	r3, r3, r4, lsr r1		
svcpl	0x00435458		
svcpl	0x00525343		
svcpl	0x00544e49		
strbpl	r4, [r3, #-847]	; 0xfffffcb1	
svcpl	0x00444552		
blmi	14dd580 <__undef_stack+0x13c3ce0>		
rsbscc	r3, r8, r0, lsr #32		
eorscc	r3, r0, r0, lsr r0		
eorseq	r3, r0, r1, lsr r0		
cmppl	r8, #1073741843	; 0x40000013	
subeq	r5, r5, r9, asr #20		
strbpl	r4, [lr], #-2389	; 0xfffff6ab	
svcpl	0x0058414d		
ldmdbcs	r8!, {r0, r1, r6, fp, sp}^		
ldrbpl	r5, [pc, #-3872]	; c150 <SLCRlockKey+0x4ad5>	
ldclmi	14, cr4, [r4, #-292]	; 0xfffffedc	
cmpmi	pc, #4259840	; 0x410000	
eoreq	r7, r9, r8, lsr #16		
subpl	r5, r1, #88	; 0x58	
cmpmi	r5, pc, asr r8		
cmppl	r0, #1375731712	; 0x52000000	
ldrbpl	r3, [pc, #-95]	; d02d <SLCRlockKey+0x59b2>	
svcpl	0x00545241		
svcpl	0x004b4c43		
cmppl	r5, r6, asr #4		
subscs	r4, sl, pc, asr r8		
eorscc	r3, r0, r5, lsr r0		
eorscc	r3, r0, r0, lsr r0		
cmpvs	r3, #0, 16		
cfstrdvs	mvd5, [r9, #-468]!	; 0xfffffe2c	
ldrbmi	r7, [pc, -r5, ror #4]		
svcvs	0x00437465		
svcvs	0x0072746e		
strbvs	r5, [r5, -ip, ror #4]!		
cmnvc	r1, #40, 4	; 0x80000002	
strbtvs	r4, [r4], #-357	; 0xfffffe9b	
stmdapl	r0!, {r1, r4, r5, r6, r8, fp, sp}		
ldrbtpl	r6, [r5], #-851	; 0xfffffcad	
rsbvc	r6, r5, #6720	; 0x1a40	
cmnvs	r5, pc, asr r2		
strbvs	r5, [r5, -r4, ror #4]!		
cmnvc	r1, #40, 4	; 0x80000002	
strbtvs	r4, [r4], #-357	; 0xfffffe9b	
stmdapl	r0!, {r1, r4, r5, r6, sl, fp, sp}		
ldrbpl	r4, [r5], #-851	; 0xfffffcad	
subpl	r4, r5, #4672	; 0x1240	
mcrmi	3, 2, r4, cr15, cr15, {2}		
sfmmi	f5, 2, [pc], {84}	; 0x54	
		; <UNDEFINED> instruction	 0x46464f5f
ldmdbcs	r4, {r0, r1, r4, r6, r8, sl, lr}^		
ldrbmi	r5, [r2, #-2048]	; 0xfffff800	
strbpl	r5, [sp], -r7, asr #30		
svcpl	0x00305246		
ldmdbmi	r3, {r0, r6, r8, r9, sl, fp, ip, lr}^		
cfldrdmi	mvd4, [pc, #-308]	; cfdc <SLCRlockKey+0x5961>	
subcs	r5, fp, r1, asr #6		
ldrbtmi	r3, [r8], -r8, lsr #32		
eorscs	r3, ip, r0, lsr #24		
subpl	r5, r6, #80740352	; 0x4d00000	
svcpl	0x00415f30		
strbmi	r4, [sp], #-2387	; 0xfffff6ad	
strbpl	r4, [r9], #-607	; 0xfffffda1	
mcrrmi	0, 2, r0, r3, cr9		
svcpl	0x004b434f		
cmpmi	r3, r4, asr #18		
strbmi	r4, [r5], #-3138	; 0xfffff3be	
stmdapl	r0, {r5, ip, sp}		
ldrbpl	r5, [pc, #-1107]	; ccf1 <SLCRlockKey+0x5676>	
mrcmi	2, 2, r4, cr15, cr3, {2}		
strbpl	r5, [r2, #-3919]	; 0xfffff0b1	
ldrtcc	r2, [r1], #-70	; 0xffffffba	
stmdapl	r0, {r0, r4, r5, sl, ip, sp}		
mrcmi	4, 2, r5, cr15, cr3, {2}		
svcpl	0x00444e41		
strbmi	r4, [sp, #-2388]	; 0xfffff6ac	
svcpl	0x0054554f		
svcmi	0x00525245		
ldrtcc	r2, [r1], #-82	; 0xffffffae	
subeq	r3, ip, r4, lsr r6		
subpl	r5, r1, #88	; 0x58	
		; <UNDEFINED> instruction	 0x3753505f
strbpl	r5, [r3, #-863]	; 0xfffffca1	
svcpl	0x00544457		
mcrmi	15, 2, r5, cr9, cr0, {1}		
stmdapl	r0!, {r2, r4, r6, r9, ip, lr}		
cmppl	pc, #80, 6	; 0x40000001	
ldrbpl	r5, [pc, -r3, asr #10]		
ldmdbmi	pc, {r2, r6, sl, ip, lr}^	; <UNPREDICTABLE>	
ldmdbmi	pc, {r1, r2, r3, r6, sl, ip, lr}^	; <UNPREDICTABLE>	
subspl	r0, r8, r4, asr #32		
ldmdapl	pc, {r0, r6, r9, ip, lr}^	; <UNPREDICTABLE>	
cmpmi	r2, #84, 26	; 0x1500	
mrcmi	2, 2, r5, cr15, cr4, {2}		
ldmdbmi	pc, {r0, r2, r4, r6, r8, sl, fp, lr}^	; <UNPREDICTABLE>	
cmpmi	r4, lr, asr #6		
movtpl	r4, #21326	; 0x534e	
stmdapl	r0, {r5, r8, ip, sp}		
svcpl	0x00524150		
svcpl	0x00375350		
cmpmi	r2, #68, 8	; 0x44000000	
cmppl	pc, #95	; 0x5f	
ldmdbmi	r8, {r0, r1, r2, r3, r4, r6, r8, lr}^		
smlsldmi	r4, r9, pc, r8	; <UNPREDICTABLE>	
strbmi	r4, [r4], #-328	; 0xfffffeb8	
ldmdavc	r0!, {r1, r4, r6, sp}		
eorscc	r3, r0, r6, asr #16		
		; <UNDEFINED> instruction	 0x46464636
ldrbpl	r5, [r3], #-2048	; 0xfffff800	
subsmi	r5, r3, #398458880	; 0x17c00000	
subpl	r4, ip, #-1073741801	; 0xc0000017	
stmdbpl	r4, {r0, r2, r6, r8, lr}^		
mcrmi	3, 2, r4, cr15, cr15, {2}		
strbpl	r4, [r7, #-2374]	; 0xfffff6ba	
subcs	r4, r4, r2, asr r5		
eorscc	r3, r1, r1, lsr r4		
cmpmi	r0, r0, lsl #16		
ldrbmi	r5, [r8], #-3922	; 0xfffff0ae	
cmppl	r0, #1073741843	; 0x40000013	
ldrbmi	r3, [pc], #-95	; d210 <SLCRlockKey+0x5b95>	
svcpl	0x00454e4f		
subspl	r4, r4, #1168	; 0x490	
stmdapl	r0!, {r0, r1, r2, r3, r4, r6, r8, ip, sp}		
ldrbmi	r5, [pc], #-848	; d220 <SLCRlockKey+0x5ba5>	
svcpl	0x0031414d		
svcpl	0x00544e49		
stmdapl	r0, {r0, r3, r6, sl, lr}		
		; <UNDEFINED> instruction	 0x47554353
cmppl	pc, #603979777	; 0x24000001	
cmpmi	pc, #80, 18	; 0x140000	
svcpl	0x00325550		
blmi	14dd774 <__undef_stack+0x13c3ed4>		
rsbscc	r3, r8, r0, lsr #32		
eorscc	r3, r0, r0, lsr r0		
eorseq	r3, r3, r0, lsr r0		
subpl	r5, r1, #88	; 0x58	
		; <UNDEFINED> instruction	 0x3753505f
subpl	r4, r4, #1593835520	; 0x5f000000	
cmppl	pc, #95	; 0x5f	
ldmdbmi	r8, {r0, r1, r2, r3, r4, r6, r8, lr}^		
smlsldmi	r4, r9, pc, r8	; <UNPREDICTABLE>	
strbmi	r4, [r4], #-328	; 0xfffffeb8	
ldmdavc	r0!, {r1, r4, r6, sp}		
		; <UNDEFINED> instruction	 0x46464631
strbmi	r4, [r6], -r6, asr #12		
cmpmi	r3, #0, 16		
movtmi	r4, #38741	; 0x9755	
stmdbmi	r6, {r0, r1, r2, r3, r4, r6, r8, r9, ip, lr}^		
ldmdbmi	r2, {r0, r1, r2, r3, r4, r6, sl, ip, lr}^		
cdpmi	15, 4, cr5, cr9, cr7, {2}		
svcpl	0x00444954		
blmi	14dd7c4 <__undef_stack+0x13c3f24>		
rsbscc	r3, r8, r0, lsr #32		
eorscc	r3, r0, r0, lsr r0		
subeq	r3, r6, r0, lsr r0		
svcpl	0x00545358		
subpl	r4, pc, ip, asr #30		
blmi	10dd7b0 <__undef_stack+0xfc3f10>		
subspl	r4, r2, #398458880	; 0x17c00000	
teqcc	r0, pc, asr #4		
stmdapl	r0, {r0, r1, r2, r4, r5, sl, fp, lr}		
svcpl	0x00524150		
cmpmi	r2, #84, 26	; 0x1500	
subscc	r5, pc, r4, asr r2	; <UNPREDICTABLE>	
		; <UNDEFINED> instruction	 0x5645445f
svcpl	0x00454349		
eorcc	r4, r0, r9, asr #8		
ldrbmi	r5, [r2, #-2048]	; 0xfffff800	
subpl	r5, r6, r7, asr #30		
svcpl	0x00524353		
subcs	r4, r3, r5, asr r6		
stfccs	f3, [r0], #-160	; 0xffffff60	
ldmdbcs	r3!, {r2, r3, r4, r5, sp}		
cmppl	r0, #0, 16		
subpl	r4, pc, #2080374785	; 0x7c000001	
strbmi	r5, [r9, -r5, asr #6]		
subsmi	r5, pc, #72, 8	; 0x48000000	
cmpmi	r5, r1, asr #6		
subscs	r4, r2, r4, asr #8		
stmdacc	r6, {r4, r5, fp, ip, sp, lr}^		
eorscc	r3, r0, r8, lsr r0		
stmdapl	r0, {r4, r5, ip, sp}		
svcpl	0x00524150		
svcpl	0x00375350		
ldmdbmi	r0, {r0, r4, r6, r8, r9, ip, lr}^		
mcrmi	12, 2, r4, cr9, cr15, {2}		
svcpl	0x00524145		
svcpl	0x00535f30		
svcpl	0x00495841		
stmdami	r7, {r3, r6, r8, fp, lr}^		
subpl	r4, r4, #1090519040	; 0x41000000	
ldrbtmi	r3, [r8], -r0, lsr #32		
strbmi	r4, [r6], -r3, asr #12		
subeq	r4, r6, r6, asr #12		
svcpl	0x00545358		
cmpmi	r6, r9, asr #28		
svcpl	0x0044494c		
cmppl	r2, #360710144	; 0x15800000	
subcs	r4, lr, r9, asr #30		
stmdapl	r0, {r2, r4, r5, sl, fp, lr}		
svcpl	0x00474552		
cmpmi	r3, #70	; 0x46	
bpl	11250a4 <__undef_stack+0x100b804>		
teqcc	r8, r3, asr #32		
eorscs	r3, ip, r0, lsr #24		
stmdbmi	r0, {r0, r4, r5, r8, fp, sp}		
cmpmi	sp, lr, asr #8		
stmdacs	r3, {r3, r4, r6, r8, r9, sl, fp, ip, lr}^		
svcpl	0x00202978		
strbpl	r4, [lr], #-2399	; 0xfffff6a1	
svcpl	0x0058414d		
ldmdbcs	r8!, {r0, r1, r6, fp, sp}^		
cmpmi	r3, #0, 16		
movtmi	r4, #38741	; 0x9755	
submi	r4, r8, #-1073741801	; 0xc0000017	
strbmi	r5, [r9, #-1119]	; 0xfffffba1	
		; <UNDEFINED> instruction	 0x46464f5f
movtpl	r4, #7519	; 0x1d5f	
ldmdavc	r0!, {r0, r1, r3, r6, sp}		
eorscc	r3, r0, r0, lsr r0		
teqcc	r0, r0, lsr r0		
ldrbpl	r5, [r3], #-2048	; 0xfffff800	
ldmdbmi	r0, {r0, r1, r2, r3, r4, r6, r8, fp, lr}^		
ldrbmi	r5, [r2, #-3910]	; 0xfffff0ba	
svcpl	0x00544553		
stmdbmi	r7, {r1, r4, r6, r8, sl, lr}^		
subpl	r5, r5, #1392508928	; 0x53000000	
subspl	r4, r2, #398458880	; 0x17c00000	
strcc	r5, [r0, #-591]!	; 0xfffffdb1	
subeq	r3, ip, r3, lsr r2		
subpl	r5, r1, #88	; 0x58	
strbpl	r5, [r3, #-863]	; 0xfffffca1	
svcpl	0x00434947		
svcpl	0x004d554e		
ldrbpl	r4, [r3], #-3657	; 0xfffff1b7	
strbmi	r4, [r3, #-3649]	; 0xfffff1bf	
eorseq	r2, r1, r3, asr r0		
strbpl	r5, [r3, #-856]	; 0xfffffca8	
svcpl	0x00434947		
svcpl	0x00424841		
strbmi	r4, [lr], -r3, asr #30		
svcmi	0x005f4749		
ldrbmi	r4, [r3, #-1606]	; 0xfffff9ba	
ldmdavc	r0!, {r2, r4, r6, sp}		
eorscc	r3, r0, r0, lsr r0		
eorscc	r4, r8, r0, lsr r4		
ldrbmi	r5, [r2, #-2048]	; 0xfffff800	
strbpl	r5, [sp], -r7, asr #30		
svcpl	0x00305246		
subsmi	r5, pc, #83	; 0x53	
stmdacs	r0!, {r0, r3, r6, sl, ip, lr}		
stmdapl	r0, {r2, r4, r5, r8, fp, sp}		
		; <UNDEFINED> instruction	 0x465f5350
cmpcc	r1, r0, asr r7		
mcrmi	15, 2, r5, cr9, cr4, {1}		
strbmi	r5, [r9], #-3924	; 0xfffff0ac	
eorseq	r3, r0, r0, lsr #18		
subpl	r5, r1, #88	; 0x58	
		; <UNDEFINED> instruction	 0x3753505f
strbpl	r5, [r3, #-863]	; 0xfffffca1	
svcpl	0x00434947		
cmpmi	r2, r0, lsr pc		
strbmi	r4, [r1], #-1363	; 0xfffffaad	
eorcc	r5, r0, r4, asr #4		
		; <UNDEFINED> instruction	 0x46384678
eorscc	r3, r1, r0, lsr r0		
cmppl	r8, #48	; 0x30	
stmdbmi	r7, {r0, r1, r6, r8, sl, ip, lr}^		
subspl	r5, r0, r3, asr #30		
subcc	r5, r3, r9, asr #30		
cmpmi	sp, r6, lsr pc		
eorcc	r4, r0, r3, asr fp		
eorscc	r3, r0, r8, ror r0		
ldrtcc	r3, [r0], #-48	; 0xffffffd0	
subspl	r0, r8, #48	; 0x30	
cmpmi	pc, #18087936	; 0x1140000	
svcpl	0x00353150		
dvfmiem	f4, f1, #5.0		
subcs	r4, r4, pc, asr r9		
ldrcc	r7, [r1, #-34]!	; 0xffffffde	
ldccs	0, cr2, [r0], #-176	; 0xffffff50	
cfldr32cs	mvfx2, [r0], #-128	; 0xffffff80	
rsbcc	r2, r3, r0, lsr #32		
teqvs	r0, #44	; 0x2c	
eorcc	r2, r0, r0, lsr ip		
subspl	r0, r8, r2, lsr #32		
subspl	r5, pc, r1, asr #4		
svcmi	0x005f3753		
svcpl	0x00434d43		
svcpl	0x00535f30		
svcpl	0x00495841		
stmdami	r7, {r3, r6, r8, fp, lr}^		
subpl	r4, r4, #1090519040	; 0x41000000	
ldrbtmi	r3, [r8], -r0, lsr #32		
teqmi	r0, #56	; 0x38	
subeq	r4, r6, r6, asr #12		
svcpl	0x00535058		
submi	r4, pc, #18176	; 0x4700	
ldrbpl	r4, [pc], #-3137	; d4dc <SLCRlockKey+0x5e61>	
ldmdbmi	pc, {r0, r2, r3, r6, r9, ip, lr}^	; <UNPREDICTABLE>	
ldmdbmi	pc, {r1, r2, r3, r6, sl, ip, lr}^	; <UNPREDICTABLE>	
ldrcc	r2, [r2, -r4, asr #32]!		
ldrbmi	r5, [r2, #-2048]	; 0xfffff800	
subpl	r5, r3, #284	; 0x11c	
rsbvc	r2, r3, #52	; 0x34	
subspl	r0, r8, r4, lsr r0		
subspl	r5, pc, r1, asr #4		
cmppl	pc, #21757952	; 0x14c0000	
svcpl	0x00305f44		
ldmdbmi	r6, {r2, r6, r8, sl, lr}^		
ldmdbmi	pc, {r0, r1, r6, r8, sl, lr}^	; <UNPREDICTABLE>	
eorseq	r2, r0, r4, asr #32		
svcpl	0x00545358		
		; <UNDEFINED> instruction	 0x46494650
strbmi	r5, [r4, #-3919]	; 0xfffff0b1	
svcmi	0x004c4441		
strcc	r4, [r0, #-2883]!	; 0xfffff4bd	
subeq	r3, ip, r0, lsr r5		
svcpl	0x00535058		
cmpmi	r7, r6, asr #32		
mcrmi	15, 2, r5, cr9, cr8, {1}		
strbmi	r5, [r9], #-3924	; 0xfffff0ac	
eorseq	r3, r4, r0, lsr #16		
smlsldmi	r5, r5, r8, r2	; <UNPREDICTABLE>	
cmpcc	r0, pc, asr r3		
cmpmi	r6, r5, lsr pc		
svcpl	0x004f545f		
svcmi	0x005f4150		
subpl	r4, r5, #84, 16	; 0x540000	
eorcs	r3, r0, #2080374785	; 0x7c000001	
ldfcss	f3, [r5], #-448	; 0xfffffe40	
eorcs	r3, ip, r0, lsr #32		
eorcs	r3, ip, r5, lsr #32		
ldccs	3, cr6, [r7], #-128	; 0xffffff80	
stmdacc	r3!, {r5, sp}^		
eorscs	r2, r7, #44	; 0x2c	
ldrbpl	r5, [r3], #-2048	; 0xfffff800	
strbpl	r5, [r4], #-1887	; 0xfffff8a1	
ldrbpl	r4, [pc], #-596	; d57c <SLCRlockKey+0x5f01>	
subpl	r4, r5, #4672	; 0x1240	
stmdbmi	r1, {r0, r1, r2, r3, r4, r6, r9, sl, lr}^		
subcs	r4, r4, ip, asr #10		
teqcc	r5, r1, lsr r2		
subspl	r0, r8, ip, asr #32		
subspl	r5, pc, r1, asr #4		
cmppl	pc, r3, asr r7	; <UNPREDICTABLE>	
svcpl	0x00495053		
cmpmi	r2, r0, lsr pc		
strbmi	r4, [r1], #-1363	; 0xfffffaad	
eorcc	r5, r0, r4, asr #4		
eorscc	r4, r0, r8, ror r5		
eorscc	r4, r0, r0, lsr r4		
subspl	r0, r8, r0, lsr r0		
ldmdapl	pc, {r0, r6, r9, ip, lr}^	; <UNPREDICTABLE>	
ldmdbmi	r0, {r0, r4, r6, r8, r9, ip, lr}^		
mrcmi	3, 2, r5, cr15, cr0, {2}		
ldmdbmi	pc, {r0, r2, r4, r6, r8, sl, fp, lr}^	; <UNPREDICTABLE>	
cmpmi	r4, lr, asr #6		
movtpl	r4, #21326	; 0x534e	
stmdapl	r0, {r5, r8, ip, sp}		
svcpl	0x00474552		
cmpmi	r3, #70	; 0x46	
ldclmi	15, cr5, [r2, #-328]	; 0xfffffeb8	
svcpl	0x0045444f		
subscs	r4, r4, r2, asr #18		
ldmdbcs	r2!, {r3, r5, r9, ip, sp}		
ldrbmi	r5, [r2, #-2048]	; 0xfffff800	
subpl	r5, r3, r7, asr #30		
eorseq	r2, r1, r1, lsr r0		
svcpl	0x006c6958		
ldrbvs	r7, [r3, #-833]!	; 0xfffffcbf	
svcvs	0x00567472		
strmi	r6, [r8, #-1129]!	; 0xfffffb97	
ldrbvs	r7, [r2, #-120]!	; 0xffffff88	
svcvs	0x00697373		
blvc	817bc8 <__undef_stack+0x6fe328>		
rsbcs	r6, r6, r0, lsr #18		
rsbsvc	r4, r8, r8, lsr #10		
cmnvc	r3, #478150656	; 0x1c800000	
stmdbcs	lr!, {r0, r3, r5, r6, r8, r9, sl, fp, sp, lr}^		
stmdapl	r0!, {r5, r8, r9, fp, ip, sp, lr}		
cmpmi	pc, r9, ror #24		
rsbvc	r7, r5, #-872415231	; 0xcc000001	
cmnvs	r4, r4, ror r3		
rsbscs	r7, r3, r4, ror r5		
ldmdbmi	r8, {r0, r2, r3, r4, r5, sp}^		
movtpl	r5, #8012	; 0x1f4c	
ldrbpl	r4, [r2], #-1363	; 0xfffffaad	
mcrmi	14, 2, r4, cr15, cr15, {2}		
fstmdbxvc	r0!, {d3-d36}	;@ Deprecated	
cmnvc	ip, #32, 10	; 0x8000000	
rsbscs	r2, fp, r5, rrx		
svcpl	0x006c6958		
ldrbvs	r7, [r3, #-833]!	; 0xfffffcbf	
svcpl	0x00287472		
mcrrmi	6, 5, r4, r9, cr15		
mrrccs	15, 4, r5, pc, cr5	; <UNPREDICTABLE>	
mrrcmi	15, 2, r5, pc, cr0	; <UNPREDICTABLE>	
svcpl	0x00454e49		
eorscs	r2, fp, pc, asr r9		
svcpl	0x006c6958		
ldrbvs	r7, [r3, #-833]!	; 0xfffffcbf	
ldrbvc	r7, [r3], #-1138	; 0xfffffb8e	
cmnvc	r5, #1627389952	; 0x61000000	
stmdapl	r0!, {r5, r8, sl, fp, ip, sp}		
cmpmi	pc, r9, asr #24		
subpl	r5, r5, #1275068417	; 0x4c000001	
movtmi	r5, #65364	; 0xff54	
subspl	r5, r2, #281018368	; 0x10c00000	
eorscs	r4, fp, r5, asr #8		
ldrbvc	r6, [r4, #-1394]!	; 0xfffffa8e	
eorscs	r6, fp, r2, ror lr		
rsbseq	r2, sp, sp, ror r0		
subpl	r5, r1, #88	; 0x58	
cmppl	r1, #6225920	; 0x5f0000	
cmppl	r0, #80, 18	; 0x140000	
cmppl	pc, pc, asr r0	; <UNPREDICTABLE>	
svcpl	0x00495053		
svcpl	0x004b4c43		
cmppl	r5, r6, asr #4		
subscs	r4, sl, pc, asr r8		
eorscc	r3, r0, r2, lsr r0		
eorscc	r3, r0, r0, lsr r0		
subspl	r0, r8, #48	; 0x30	
cmpmi	pc, #18087936	; 0x1140000	
svcpl	0x00353150		
strbpl	r4, [r2, #-1348]	; 0xfffffabc	
strbmi	r5, [r6, #-3911]	; 0xfffff0b9	
subspl	r5, r5, #1090519040	; 0x41000000	
eorscs	r5, r0, r5, asr #30		
ldrcc	r7, [r1, #-34]!	; 0xffffffde	
ldccs	0, cr2, [r0], #-176	; 0xffffff50	
cfldr32cs	mvfx2, [r0], #-128	; 0xffffff80	
rsbcc	r2, r3, r0, lsr #32		
teqvs	r0, #44	; 0x2c	
eorcc	r2, r0, #12544	; 0x3100	
subspl	r0, r8, #34	; 0x22	
ldrbmi	r4, [pc, -r5, asr #14]		
eorscc	r5, r1, #80, 4		
eorscc	r7, r1, #32, 4		
ldrbmi	r5, [r2, #-2048]	; 0xfffff800	
subpl	r5, r3, r7, asr #30		
cmpmi	pc, #205520896	; 0xc400000	
strbpl	r5, [lr], #-1359	; 0xfffffab1	
cmpmi	lr, pc, asr r5		
svcpl	0x00454c42		
subscs	r4, r4, r3, asr r5		
ldrcc	r7, [r1, #-34]!	; 0xffffffde	
ldccs	0, cr2, [r0], #-176	; 0xffffff50	
cfldr32cs	mvfx2, [r0], #-128	; 0xffffff80	
stmdbcc	r3!, {r5, sp}^		
cmncc	r3, ip, lsr #32		
teqcc	r0, r2, lsr ip		
cmppl	r8, #34	; 0x22	
svcmi	0x004e5f54		
svcmi	0x00505f54		
strbmi	r4, [r5], #-3148	; 0xfffff3b4	
ldfmis	f3, [r0], #-128	; 0xffffff80	
cmpmi	r3, #0, 16		
cfstrdmi	mvd5, [r9, #-340]	; 0xfffffeac	
ldmdbmi	pc, {r0, r2, r6, r9, ip, lr}^	; <UNPREDICTABLE>	
svcmi	0x005f5253		
ldrbmi	r4, [r3, #-1606]	; 0xfffff9ba	
ldmdavc	r0!, {r2, r4, r6, sp}		
stmdapl	r0, {r4, r5, r8, r9, lr}		
ldrbmi	r6, [pc], #-3177	; d778 <SLCRlockKey+0x60fd>	
rsbvs	r7, r1, #-1543503871	; 0xa4000001	
strbvs	r6, [lr, #-1388]	; 0xfffffa94	
strbtvs	r7, [r5], #-1139	; 0xfffffb8d	
ldrbvs	r6, [r4, #-3657]!	; 0xfffff1b7	
rsbsvc	r7, r5, r2, ror r2		
stmdbcs	r8!, {r2, r4, r5, r6, r8, r9, ip, sp, lr}		
cmpvs	pc, r0, lsr #30		
svcpl	0x005f6d73		
ldrbvc	r5, [pc], -r0, lsr #30		
strbtvc	r6, [r1], #-3183	; 0xfffff391	
svcpl	0x00656c69		
eorcs	r2, r8, #95	; 0x5f	
strbtvs	r6, [sp], -ip, ror #8		
eorcs	r2, r0, r4, rrx		
stccs	0, cr7, [r1], #-460	; 0xfffffe34	
rsbvc	r7, ip, #32, 22	; 0x8000	
blcc	a561b0 <__undef_stack+0x93c910>		
cmpvs	pc, r0, lsr #30		
svcpl	0x005f6d73		
ldrbvc	r5, [pc], -r0, lsr #30		
strbtvc	r6, [r1], #-3183	; 0xfffff391	
svcpl	0x00656c69		
eorcs	r2, r8, #95	; 0x5f	
rsbscs	r7, r2, sp, ror #6		
eorcs	r2, r0, r0, lsr #32		
rsbsvc	r7, r3, #99	; 0x63	
eorcs	r6, ip, pc, asr r3		
ldmdbcc	r8!, {r0, r1, r5, ip, sp}^		
blcc	a560b4 <__undef_stack+0x93c814>		
cmpvs	pc, r0, lsr #30		
svcpl	0x005f6d73		
ldrbvc	r5, [pc], -r0, lsr #30		
strbtvc	r6, [r1], #-3183	; 0xfffff391	
svcpl	0x00656c69		
eorcs	r2, r8, #95	; 0x5f	
strbtvs	r6, [sp], -ip, ror #8		
eorcs	r2, r0, r4, rrx		
stccs	0, cr7, [r1], #-460	; 0xfffffe34	
rsbvc	r7, ip, #32, 22	; 0x8000	
blcc	a5620c <__undef_stack+0x93c96c>		
cmpvs	pc, r0, lsr #30		
svcpl	0x005f6d73		
ldrbvc	r5, [pc], -r0, lsr #30		
strbtvc	r6, [r1], #-3183	; 0xfffff391	
svcpl	0x00656c69		
eorcs	r2, r8, #95	; 0x5f	
rsbscs	r7, r2, sp, ror #6		
eorcs	r2, r0, r0, lsr #32		
rsbsvc	r7, r3, #115	; 0x73	
cmnvc	r8, #2080374785	; 0x7c000001	
stcvs	12, cr2, [r0], #-408	; 0xfffffe68	
blcc	a56210 <__undef_stack+0x93c970>		
ldrbmi	r5, [r2, #-2048]	; 0xfffff800	
subpl	r5, r3, #284	; 0x11c	
teqvs	r0, #1073741836	; 0x4000000c	
eorseq	r3, r1, r2, ror r1		
strbvc	r5, [r3, #-856]!	; 0xfffffca8	
svcpl	0x00636947		
strbtvc	r7, [r9], #-599	; 0xfffffda9	
strbvs	r5, [r5, -r5, ror #4]!		
cmnvc	r1, #40, 4	; 0x80000002	
strbtvs	r4, [r4], #-357	; 0xfffffe9b	
cmnvc	r3, #478150656	; 0x1c800000	
strbvs	r5, [r5, -ip, lsr #4]!		
cmnvc	r6, #82837504	; 0x4f00000	
strtmi	r7, [ip], #-1125	; 0xfffffb9b	
stmdbcs	r1!, {r0, r5, r6, sl, ip, sp, lr}^		
ldmdbvs	r8, {r5, fp, sp}^		
strbvc	r5, [pc, #-3948]	; c920 <SLCRlockKey+0x52a5>	
ldmdacs	r2!, {r2, r4, r5, r6, r8, r9, ip, sp}		
cmpvs	r2, r8, lsr #16		
strbvs	r6, [r1], #-1395	; 0xfffffa8d	
cmnvc	r5, #100, 4	; 0x40000006	
blcs	817e6c <__undef_stack+0x6fe5cc>		
ldrbvs	r2, [r2, #-2080]	; 0xfffff7e0	
strbtvs	r4, [r6], -r7, ror #30		
ldmdbcs	r4!, {r0, r1, r4, r5, r6, r8, sl, sp, lr}^		
stmdacs	r0!, {r0, r3, r5, sl, fp, sp}		
eorscc	r7, r3, #40, 10	; 0xa000000	
strbtvc	r4, [r1], #-1065	; 0xfffffbd7	
stmdbcs	r9!, {r0, r5, r6, r8, fp, sp}		
cmpvs	r3, #0, 16		
cmnvs	r9, #30670848	; 0x1d40000	
cmnvs	lr, pc, asr r5		
stmdbmi	r5!, {r1, r5, r6, sl, fp, sp, lr}^		
ldmdacs	r2!, {r1, r2, r3, r5, r6, sl, ip, sp, lr}^		
ldrbtvc	r6, [r3], #-2372	; 0xfffff6bc	
ldrbvs	r6, [r3, #-322]!	; 0xfffffebe	
rsbvc	r6, r4, #1090519040	; 0x41000000	
ldclcs	3, cr7, [r3], #-404	; 0xfffffe6c	
svcpl	0x00746e49		
eorcs	r6, r9, r9, asr #8		
strbvc	r5, [r3, #-856]!	; 0xfffffca8	
svcpl	0x00636947		
strbtvc	r7, [r9], #-599	; 0xfffffda9	
strbvs	r5, [r5, -r5, ror #4]!		
stmdbvs	r4, {r3, r5, fp, sp}^		
hvcvs	10051	; 0x2743	
strbvs	r6, [r1], #-1395	; 0xfffffa8d	
cmnvc	r5, #100, 4	; 0x40000006	
eorcs	r2, ip, r3, ror r9		
strbpl	r5, [r3, #-856]	; 0xfffffca8	
svcpl	0x00434947		
submi	r4, r1, #1104	; 0x450	
cmppl	pc, #76, 10	; 0x13000000	
svcmi	0x005f5445		
ldrbmi	r4, [r3, #-1606]	; 0xfffff9ba	
eorcs	r2, fp, r4, asr r0		
cdpvs	8, 4, cr2, cr9, cr8, {1}		
strbvs	r5, [r9], #-3956	; 0xfffff08c	
teqcc	r0, #32, 30	; 0x80	
bcs	817e00 <__undef_stack+0x6fe560>		
cfstrscs	mvf3, [r9], #-128	; 0xffffff80	
eorscs	r2, r1, r0, lsr #16		
stmdacs	r0!, {r2, r3, r4, r5, sl, fp, ip, sp}		
svcpl	0x00746e49		
strcs	r6, [r0, #-1097]!	; 0xfffffbb7	
ldmdbcs	r2!, {r5, r8, r9, ip, sp}		
stmdbmi	r0, {r0, r3, r5, r8, fp, sp}		
svcpl	0x0038544e		
ldmdbcs	r8!, {r0, r1, r6, fp, sp}^		
ldmdbmi	pc, {r5, r8, r9, sl, fp, ip, lr}^	; <UNPREDICTABLE>	
svcpl	0x0038544e		
ldmdbcs	r8!, {r0, r1, r6, fp, sp}^		
cmpmi	r0, r0, lsl #16		
cmppl	r0, #328	; 0x148	
cmpmi	r3, r7, lsr pc		
svcpl	0x00305f4e		
subspl	r4, r4, #1168	; 0x490	
cmppl	r0, #32, 16	; 0x200000	
mcrmi	3, 2, r4, cr1, cr15, {2}		
mcrmi	15, 2, r5, cr9, cr0, {1}		
strbmi	r5, [r9], #-3924	; 0xfffff0ac	
cdpmi	5, 4, cr5, cr9, cr0, {0}		
strbmi	r5, [ip, #-3924]	; 0xfffff0ac	
ldrbcc	r5, [r4], -r1, asr #6		
cmpmi	sp, r4, lsr pc		
svcpl	0x005f2058		
strbpl	r4, [lr], #-2389	; 0xfffff6ab	
cmpmi	r5, pc, asr ip		
ldrtcc	r5, [r6], #-1107	; 0xfffffbad	
stmdapl	r1, {r0, r1, r2, r3, r4, r6, r8, sl, fp, lr}^		
stmdapl	r0, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}		
svcpl	0x00524150		
cmpmi	r4, #88, 8	; 0x58000000	
cmpcc	pc, #80, 6	; 0x40000001	
strbpl	r4, [lr], #-2399	; 0xfffff6a1	
subspl	r2, r8, r2, asr r0		
ldrbpl	r5, [r4], #-3923	; 0xfffff0ad	
subscc	r3, pc, r3, asr #2		
strbpl	r4, [lr], #-2399	; 0xfffff6a1	
subeq	r4, r4, pc, asr r9		
svcpl	0x00545358		
cmpmi	r3, r3, asr r9		
cdpmi	5, 5, cr4, cr15, cr3, {2}		
svcmi	0x004c5f4f		
teqcc	r0, r3, asr #22		
cfldr32mi	mvfx3, [r1], #-204	; 0xffffff34	
cdpvs	4, 7, cr7, cr10, cr0, {0}		
rsbcs	r6, r5, r1, ror #26		
mrcvs	4, 3, r7, cr10, cr15, {2}		
rsbeq	r6, r5, r1, ror #26		
subpl	r5, r1, #88	; 0x58	
ldmdbmi	r8, {r0, r1, r2, r3, r4, r6, r8, lr}^		
movtmi	r4, #54623	; 0xd55f	
subspl	r0, r8, r0, lsr #32		
subspl	r5, pc, r1, asr #4		
cmpmi	pc, r3, asr r7	; <UNPREDICTABLE>	
cmpcc	pc, r6, asr #18		
cmpmi	pc, pc, asr r3	; <UNPREDICTABLE>	
subsmi	r4, pc, #88, 18	; 0x160000	
cmpmi	r5, r1, asr #6		
subscs	r4, r2, r4, asr #8		
stmdacc	r6, {r4, r5, fp, ip, sp, lr}^		
eorscc	r3, r9, r0, lsr r0		
stmdapl	r0, {r4, r5, ip, sp}		
mrrcmi	3, 5, r5, pc, cr0	; <UNPREDICTABLE>	
svcpl	0x00434332		
ldrbmi	r4, [r3, #-322]	; 0xfffffebe	
subpl	r4, r4, #1090519040	; 0x41000000	
ldrbtmi	r3, [r8], -r0, lsr #32		
eorscc	r4, r0, #56, 12	; 0x3800000	
eorseq	r3, r0, r0, lsr r0		
svcpl	0x00535058		
ldmdbmi	r0, {r0, r4, r6, r8, r9, ip, lr}^		
movtpl	r4, #4703	; 0x125f	
strbmi	r4, [r4], #-325	; 0xfffffebb	
ldmdavc	r0!, {r1, r4, r6, sp}		
eorscc	r3, r0, r5, asr #32		
eorscc	r3, r0, r4, asr #32		
cmpmi	r0, r0, lsl #16		
cmppl	r0, #328	; 0x148	
		; <UNDEFINED> instruction	 0x46415f37
svcpl	0x00325f49		
stmdapl	r1, {r0, r1, r4, r6, r8, r9, sl, fp, ip, lr}^		
stmdbmi	r8, {r0, r3, r6, r8, r9, sl, fp, ip, lr}^		
strbmi	r4, [r1], #-2119	; 0xfffff7b9	
eorcc	r5, r0, r4, asr #4		
eorscc	r4, r8, r8, ror r6		
		; <UNDEFINED> instruction	 0x46464130
ldmdbvs	r8, {r1, r2, r6}^		
strbvc	r5, [r8], #-3948	; 0xfffff094	
stmdacs	ip!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^		
cmnvs	r4, r4, asr #2		
ldmdbvs	r8, {r0, r3, r5, sp}^		
cdpvs	15, 4, cr5, cr5, cr12, {3}		
cdpvs	9, 6, cr6, cr1, cr4, {3}		
rsbvc	r7, r1, r3, asr r7		
strtmi	r3, [r8], #-563	; 0xfffffdcd	
stmdbcs	r1!, {r0, r5, r6, sl, ip, sp, lr}^		
cmppl	r0, #0, 16		
		; <UNDEFINED> instruction	 0x5645445f
smlsldmi	r4, r6, pc, r3	; <UNPREDICTABLE>	
subsmi	r4, r0, #-1073741801	; 0xc0000017	
movtpl	r4, #4703	; 0x125f	
strbmi	r4, [r4], #-325	; 0xfffffebb	
ldmdavc	r0!, {r1, r4, r6, sp}		
eorscc	r3, r0, r6, asr #16		
eorscc	r3, r0, r7, lsr r0		
ldrbmi	r5, [r2, #-2048]	; 0xfffff800	
subpl	r5, r3, r7, asr #30		
ldmdbmi	pc, {r0, r4, r5, r8, sl, ip, sp}^	; <UNPREDICTABLE>	
mcrrmi	6, 4, r5, r1, cr14		
submi	r5, ip, #1593835520	; 0x5f000000	
cmpmi	r6, pc, asr sp		
ldmdbmi	r3, {r0, r1, r2, r3, r4, r6, r8, lr}^		
movtpl	r5, #40772	; 0x9f44	
cmncc	r0, r0, lsr #4		
eorcc	r2, r0, r5, lsr ip		
eorcc	r2, r5, ip, lsr #32		
teqvs	r0, #44	; 0x2c	
eorcs	r2, r0, r8, lsr ip		
eorcs	r3, ip, r3, ror #6		
stmdapl	r0, {r0, r1, r4, r5, r9, sp}		
svcpl	0x00524150		
movtmi	r4, #16728	; 0x4158	
subscc	r5, pc, r0, asr r3	; <UNPREDICTABLE>	
smlsldmi	r4, r9, pc, r8	; <UNPREDICTABLE>	
strbmi	r4, [r4], #-328	; 0xfffffeb8	
ldmdavc	r0!, {r1, r4, r6, sp}		
eorscc	r3, r0, r6, asr #16		
eorscc	r3, r2, r7, lsr r1		
strbpl	r4, [lr], #-2304	; 0xfffff700	
stmdbmi	sp, {r3, r4, r5, r8, r9, sl, fp, ip, lr}^		
stccs	0, cr2, [r8, #-312]!	; 0xfffffec8	
mcrmi	15, 2, r5, cr9, cr15, {2}		
ldclmi	8, cr3, [pc, #-336]	; da04 <SLCRlockKey+0x6389>	
svcpl	0x005f5841		
teqcc	r0, r0, lsr #26		
mcrrmi	0, 2, r0, r3, cr9		
movtpl	r4, #45903	; 0xb34f	
subpl	r5, r5, #95	; 0x5f	
movtmi	r5, #21343	; 0x535f	
mcrrmi	15, 2, r5, r3, cr0		
movtpl	r4, #45903	; 0xb34f	
subpl	r5, r5, #95	; 0x5f	
movtmi	r5, #21343	; 0x535f	
cmppl	r8, #95	; 0x5f	
stmdbmi	r9, {r2, r4, r6, r8, r9, sl, fp, ip, lr}^		
subpl	r5, r4, #268	; 0x10c	
ldrbmi	r5, [r2, #-3922]	; 0xfffff0ae	
cmpmi	r2, r1, asr #8		
ldrbmi	r4, [pc, #-2883]	; d051 <SLCRlockKey+0x59d6>	
subpl	r5, pc, #536870917	; 0x20000005	
ldmdacc	r0!, {r5, r8, ip, sp}		
subspl	r0, r8, r5, lsr r0		
ldrbmi	r5, [pc, -r1, asr #4]		
cmpmi	r2, ip, asr #30		
ldclmi	15, cr5, [r4, #-304]	; 0xfffffed0	
cmpmi	r2, r2, asr pc		
strbmi	r4, [r1], #-1363	; 0xfffffaad	
stmdacs	r0!, {r2, r6, r9, ip, lr}		
svcpl	0x00535058		
svcpl	0x00554353		
ldmdbmi	r2, {r4, r6, r8, sl, lr}^		
subsmi	r4, pc, #80, 16	; 0x500000	
subcs	r5, r5, r1, asr #6		
ldmdavc	r0!, {r0, r1, r3, r5, sp}		
ldmdbcs	r0!, {r1, r4, r5, ip, sp}		
cdpmi	5, 4, cr5, cr9, cr0, {0}		
svcpl	0x00343654		
ldmdbcs	r8!, {r0, r1, r6, fp, sp}^		
ldrbpl	r5, [pc, #-3872]	; ccc4 <SLCRlockKey+0x5649>	
ldrbcc	r4, [r4], -r9, asr #28		
stmdacs	r3, {r2, r4, r5, r8, r9, sl, fp, ip, lr}^		
stmdapl	r0, {r3, r4, r5, r6, r8, fp, sp}		
svcpl	0x00474552		
cmpmi	r3, #70	; 0x46	
strbmi	r5, [r4, #-3922]	; 0xfffff0ae	
ldfmie	f4, [r5], {70}	; 0x46	
cmpmi	lr, r4, asr pc		
teqcc	r8, lr, asr #32		
eorscs	r3, ip, r0, lsr #24		
eoreq	r3, r9, r2, lsr r5		
strbvc	r5, [r3, #-856]!	; 0xfffffca8	
strbvs	r6, [sp, #-2388]!	; 0xfffff6ac	
strbvs	r5, [r7, #-3954]	; 0xfffff08e	
strbvc	r4, [pc, #-884]!	; d8ac <SLCRlockKey+0x6231>	
rsbvc	r7, r5, #1845493760	; 0x6e000000	
strbvc	r6, [ip, #-342]!	; 0xfffffeaa	
cdpvs	8, 4, cr2, cr9, cr5, {3}		
mcrvs	4, 3, r7, cr1, cr3, {3}		
ldrbvc	r6, [r0], #-1379	; 0xfffffa9d	
stmdapl	r0!, {r1, r4, r5, r6, r8, fp, sp}		
ldrbtpl	r6, [r5], #-851	; 0xfffffcad	
rsbvc	r6, r5, #6720	; 0x1a40	
cmnvs	r5, pc, asr r2		
strbvs	r5, [r5, -r4, ror #4]!		
cdpvs	8, 4, cr2, cr9, cr8, {1}		
mcrvs	4, 3, r7, cr1, cr3, {3}		
ldrbvc	r6, [r0], #-1379	; 0xfffffa9d	
mcrcc	9, 1, r2, cr13, cr2, {3}		
strbtvs	r6, [lr], -r3, asr #30		
eormi	r6, lr, #27525120	; 0x1a40000	
cmnmi	r5, r1, ror #6		
cfldrdcs	mvd6, [r2], #-400	; 0xfffffe70	
cmpmi	r3, #32, 16	; 0x200000	
cfstrdmi	mvd5, [r9, #-340]	; 0xfffffeac	
cmpmi	pc, #1342177284	; 0x50000004	
strbpl	r5, [lr], #-1359	; 0xfffffab1	
svcmi	0x005f5245		
ldrbmi	r4, [r3, #-1606]	; 0xfffff9ba	
svcpl	0x00002954		
eorscc	r2, r0, #66	; 0x42	
stmdapl	r0, {r4, r5, ip, sp}		
cmpmi	pc, #18688	; 0x4900	
svcmi	0x00504d4f		
strbpl	r4, [lr], #-1358	; 0xfffffab2	
svcpl	0x0053495f		
strbmi	r4, [r1], #-1362	; 0xfffffaae	
ldmdavc	r0!, {r0, r3, r4, r6, sp}		
teqcc	r1, r1, lsr r1		
teqcc	r1, r1, lsr r1		
ldrbpl	r5, [r3], #-2048	; 0xfffff800	
stmdbmi	r6, {r0, r1, r2, r3, r4, r6, ip, lr}^		
subsmi	r4, pc, #280	; 0x118	
subspl	r4, pc, #1090519040	; 0x41000000	
ldrbpl	r4, [pc], -r5, asr #14		
ldrbmi	r4, [r5, #-3137]	; 0xfffff3bf	
teqcc	r0, #32, 10	; 0x8000000	
subspl	r0, r8, ip, asr #32		
subspl	r5, pc, r1, asr #4		
ldrbmi	r3, [pc], #-1875	; dcd4 <SLCRlockKey+0x6659>	
cmppl	pc, #1073741843	; 0x40000013	
		; <UNDEFINED> instruction	 0x5645445f
svcpl	0x00454349		
teqcc	r0, r9, asr #8		
cmppl	r0, #0, 16		
teqmi	r2, #1556480	; 0x17c000	
cmpmi	r2, r1, lsr pc		
strbmi	r4, [r1], #-1363	; 0xfffffaad	
eorcc	r5, r0, r4, asr #4		
eorscc	r4, r0, r8, ror r5		
eorscc	r3, r0, r0, lsr r5		
subspl	r0, r8, #48	; 0x30	
cmpmi	pc, #18087936	; 0x1140000	
svcpl	0x00353150		
cmpmi	r6, r9, asr #28		
strbpl	r5, [r4], #-3916	; 0xfffff0b4	
ldrbpl	r4, [pc, #-588]	; dacc <SLCRlockKey+0x6451>	
movtmi	r4, #64590	; 0xfc4e	
subcs	r4, r4, fp, asr #10		
ldrcc	r7, [r1, #-34]!	; 0xffffffde	
ldccs	0, cr2, [r0], #-176	; 0xffffff50	
cfldr32cs	mvfx2, [r0], #-128	; 0xffffff80	
stmdacc	r3!, {r5, sp}^		
teqvs	r0, #44	; 0x2c	
eorcc	r2, r0, r6, lsr ip		
subspl	r0, r8, #34	; 0x22	
cmpmi	pc, #18087936	; 0x1140000	
svcpl	0x00525350		
svcpl	0x00514946		
strbmi	r4, [r4, #-3917]	; 0xfffff0b3	
cmncc	r8, r0, lsr #32		
subspl	r0, r8, r1, lsr r0		
cmpmi	pc, r1, asr #4		
ldrbpl	r4, [pc], #-2392	; dd5c <SLCRlockKey+0x66e1>	
subpl	r4, r5, #4672	; 0x1240	
ldrbmi	r3, [pc], #-95	; dd64 <SLCRlockKey+0x66e9>	
movtmi	r5, #38469	; 0x9645	
strbmi	r5, [r9], #-3909	; 0xfffff0bb	
stmdapl	r0, {r5, ip, sp}		
svcpl	0x00524150		
cmpmi	sp, r8, asr r4		
cmpcc	pc, r0, asr r3	; <UNPREDICTABLE>	
movtpl	r4, #4703	; 0x125f	
strbmi	r4, [r4], #-325	; 0xfffffebb	
ldmdavc	r0!, {r1, r4, r6, sp}		
eorscc	r3, r0, r6, asr #16		
eorscc	r3, r0, r3, lsr r0		
cmpvs	r3, #0, 16		
cfstrdvs	mvd5, [r9, #-468]!	; 0xfffffe2c	
subspl	r7, pc, #1342177286	; 0x50000006	
rsbpl	r6, r4, #1073741849	; 0x40000019	
eormi	r6, r8, #26476544	; 0x1940000	
cmnmi	r5, r1, ror #6		
cfldrdcs	mvd6, [r2], #-400	; 0xfffffe70	
svcmi	0x00676552		
ldrbvs	r6, [r3, #-1638]!	; 0xfffff99a	
stmdapl	r0!, {r2, r4, r5, r6, r8, fp, sp}		
ldmdbmi	pc, {r0, r3, r5, r6, sl, fp, sp, lr}^	; <UNPREDICTABLE>	
ldmdacs	r2!, {r1, r2, r3, r5, r6, r8, r9, ip, sp}		
cmnvc	r1, #40, 4	; 0x80000002	
strbtvs	r4, [r4], #-357	; 0xfffffe9b	
blcs	818394 <__undef_stack+0x6feaf4>		
ldrbvs	r2, [r2, #-2080]	; 0xfffff7e0	
strbtvs	r4, [r6], -r7, ror #30		
ldmdbcs	r4!, {r0, r1, r4, r5, r6, r8, sl, sp, lr}^		
cmppl	r8, #41	; 0x29	
stmdbmi	r7, {r0, r1, r6, r8, sl, ip, lr}^		
subspl	r5, r3, r3, asr #30		
subpl	r5, r3, r9, asr #30		
ldclmi	0, cr3, [pc, #-340]	; dc98 <SLCRlockKey+0x661d>	
subcs	r5, fp, r1, asr #6		
eorscc	r7, r0, r0, lsr r8		
eorscc	r3, r0, r0, lsr r0		
svcpl	0x00003130		
svcvs	0x006c6f74		
ldmdacs	r2!, {r0, r1, r2, r4, r5, r6, r8, sl, sp, lr}^		
stmdbcs	r3!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}^		
strvc	r2, [r8, #-2080]!	; 0xfffff7e0	
strbvs	r7, [r9, -lr, ror #6]!		
rsbcs	r6, r4, lr, ror #10		
rsbvc	r6, r1, #6488064	; 0x630000	
svcpl	0x005f2829		
stccs	9, cr2, [r0, #-396]!	; 0xfffffe74	
strbcs	r2, [r1, -r0, lsr #14]		
strcs	r2, [r0, -r0, lsr #22]!		
eoreq	r2, r9, r1, ror #14		
strbpl	r5, [r3, #-856]	; 0xfffffca8	
svcpl	0x00434947		
svcmi	0x00495250		
ldmdbpl	r4, {r1, r4, r6, r8, fp, lr}^		
stmdapl	r1, {r0, r1, r2, r3, r4, r6, r8, sl, fp, lr}^		
rsbscc	r3, r8, r0, lsr #32		
eorscc	r3, r0, r0, lsr r0		
subeq	r4, r6, r0, lsr r6		
svcpl	0x00535058		
svcmi	0x00495047		
strbpl	r4, [lr], #-2399	; 0xfffff6a1	
subcs	r4, r4, pc, asr r9		
stmdapl	r0, {r0, r2, r4, r5, r9, ip, sp}		
svcpl	0x00474552		
ldrcc	r5, [r1, #-67]!	; 0xffffffbd	
stmdbmi	r1, {r0, r1, r2, r3, r4, r6, r8, sl, fp, lr}^		
mrrcmi	15, 4, r5, r4, cr14		
cmpmi	r0, r2, asr #30		
cmncc	r0, r0, lsr #4		
strcc	r2, [r0, #-3125]!	; 0xfffff3cb	
eorcc	r2, r5, ip, lsr #32		
cmncc	r3, ip, lsr #32		
eorcs	r2, r0, r5, lsr ip		
eorcs	r3, ip, r3, ror #12		
stmdapl	r0, {r1, r4, r5, r9, sp}		
svcpl	0x00474552		
cmpmi	r3, #70	; 0x46	
mcrrmi	15, 5, r5, r6, cr2		
strbpl	r5, [r8], #-853	; 0xfffffcab	
subpl	r5, r5, #323584	; 0x4f000	
teqcc	r8, pc, asr #32		
eorscs	r3, ip, r0, lsr #24		
eoreq	r3, r9, r2, lsr r4		
subpl	r5, r1, #88	; 0x58	
		; <UNDEFINED> instruction	 0x3753505f
strbpl	r5, [r4], #-1887	; 0xfffff8a1	
ldmdbmi	pc, {r0, r1, r2, r3, r4, r6, ip, sp}^	; <UNPREDICTABLE>	
subscs	r5, r2, lr, asr #8		
svcpl	0x00535058		
svcpl	0x00544457		
svcpl	0x00544e49		
stmdapl	r0, {r0, r3, r6, sl, lr}		
svcpl	0x00474552		
ldrcc	r5, [r1, #-67]!	; 0xffffffbd	
movtpl	r4, #59743	; 0xe95f	
strbmi	r5, [r6, #-3924]	; 0xfffff0ac	
subspl	r5, r5, #1090519040	; 0x41000000	
eorscs	r5, r2, r5, asr #30		
ldrcc	r7, [r1, #-34]!	; 0xffffffde	
ldccs	0, cr2, [r0], #-176	; 0xffffff50	
cfldr32cs	mvfx2, [r0], #-128	; 0xffffff80	
rsbcc	r2, r3, r0, lsr #32		
teqvs	r0, #44	; 0x2c	
eorcc	r2, r0, #12800	; 0x3200	
subspl	r0, r8, #34	; 0x22	
cmpmi	pc, #18087936	; 0x1140000	
svcpl	0x00353150		
svcmi	0x004d454d		
		; <UNDEFINED> instruction	 0x465f5952
ldrbpl	r4, [r4, #-325]	; 0xfffffebb	
cmpcc	pc, r2, asr r5	; <UNPREDICTABLE>	
cmncc	r0, r0, lsr #4		
eorcc	r2, r0, r5, lsr ip		
eorcc	r2, r5, ip, lsr #32		
teqvs	r0, #44	; 0x2c	
eorcs	r2, r0, r0, lsr ip		
eorcs	r3, ip, r3, ror #2		
stmdapl	r0, {r0, r2, r4, r5, r9, sp}		
ldrbmi	r4, [pc, #-3145]	; d2f7 <SLCRlockKey+0x5c7c>	
subpl	r4, r5, r8, asr r3		
mcrmi	9, 2, r4, cr15, cr4, {2}		
svcpl	0x0044495f		
cmppl	r2, #1146880	; 0x118000	
eorseq	r2, r0, r4, asr r0		
smlsldmi	r5, r5, r8, r2	; <UNPREDICTABLE>	
cmpcc	r0, pc, asr r3		
svcmi	0x00435f35		
svcmi	0x0052544e		
strbmi	r5, [r1], -ip, asr #30		
stmdbmi	r2, {r0, r2, r6, r8, r9, sl, fp, ip, lr}^		
ldmdavc	r0!, {r2, r4, r6, sp}		
eorscc	r3, r0, r2, lsr r0		
eorscc	r3, r0, r0, lsr r0		
cmpmi	r0, r0, lsl #16		
cmppl	r8, #328	; 0x148	
svcpl	0x00535044		
stmdbmi	r8, {r4, r5, r8, r9, sl, fp, ip, lr}^		
strbmi	r4, [r1], #-2119	; 0xfffff7b9	
eorcc	r5, r0, r4, asr #4		
teqcc	r0, r8, ror r5		
		; <UNDEFINED> instruction	 0x46463030
subspl	r0, r8, r6, asr #32		
ldrbpl	r5, [r4], #-3923	; 0xfffff0ad	
subscc	r3, pc, r3, asr #2		
strbpl	r4, [lr], #-2399	; 0xfffff6a1	
subcs	r4, r4, pc, asr r9		
stmdapl	r0, {r1, r2, r4, r5, r8, fp, ip, sp}		
svcpl	0x00474552		
eorscs	r5, r1, r3, asr #4		
eorseq	r7, r1, r3, ror #4		
subpl	r5, r5, #1409286145	; 0x54000001	
ldmdbmi	r2, {r0, r1, r2, r3, r4, r6, ip, lr}^		
ldmdami	r4, {r1, r2, r4, r6, r8, r9, sl, fp, ip, lr}^		
strbmi	r4, [r1], #-1362	; 0xfffffaae	
strbmi	r5, [r9], #-95	; 0xffffffa1	
cmncc	r0, r0, lsr #4		
eorcc	r2, r0, r5, lsr ip		
eorcc	r2, r5, ip, lsr #32		
cmncc	r3, ip, lsr #32		
eorcs	r2, r0, r3, lsr ip		
eorcs	r3, ip, r3, rrx		
stmdapl	r0, {r2, r4, r5, r9, sp}		
svcpl	0x00524150		
ldrbpl	r4, [r5], #-851	; 0xfffffcad	
subpl	r4, r5, #4672	; 0x1240	
		; <UNDEFINED> instruction	 0x5645445f
svcpl	0x00454349		
eorcc	r4, r0, r9, asr #8		
svcpl	0x00617600		
stmdacs	r4!, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^		
svcpl	0x00202976		
ldmdbvs	r5!, {r0, r1, r2, r3, r4, r6, r9, sp, lr}^		
cdpvs	4, 6, cr7, cr9, cr12, {3}		
svcpl	0x0061765f		
stmdacs	r4!, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^		
stmdapl	r0, {r1, r2, r4, r5, r6, r8, fp, sp}		
svcpl	0x00474552		
ldrcc	r5, [r1, #-67]!	; 0xffffffbd	
mcrmi	3, 2, r4, cr15, cr15, {2}		
sfmmi	f5, 2, [pc], {84}	; 0x54	
subsmi	r4, pc, #1556480	; 0x17c000	
eorcc	r5, r0, r9, asr #8		
eorscc	r3, r0, r8, ror r0		
eorscc	r3, r0, r0, lsr r1		
subspl	r0, r8, r0, lsr r0		
subspl	r5, pc, r1, asr #4		
cmpmi	pc, r3, asr r7	; <UNPREDICTABLE>	
subscc	r4, pc, #1146880	; 0x118000	
cmpmi	pc, pc, asr r3	; <UNPREDICTABLE>	
subsmi	r4, pc, #88, 18	; 0x160000	
cmpmi	r5, r1, asr #6		
subscs	r4, r2, r4, asr #8		
stmdacc	r6, {r4, r5, fp, ip, sp, lr}^		
subcc	r3, r1, r0, lsr r0		
stmdapl	r0, {r4, r5, ip, sp}		
svcpl	0x00524150		
strbpl	r5, [r3, #-856]	; 0xfffffca8	
strbmi	r4, [sp, #-2388]	; 0xfffff6ac	
strbpl	r5, [lr, #-3922]	; 0xfffff0ae	
cdpmi	15, 4, cr5, cr9, cr13, {2}		
mcrmi	4, 2, r5, cr1, cr3, {2}		
subscs	r4, r3, r3, asr #10		
ldrbpl	r0, [r8], #-49	; 0xffffffcf	
rsbvc	r6, r5, #6720	; 0x1a40	
svcpl	0x00727443		
strbtvs	r6, [r1], #-1362	; 0xfffffaae	
rsbcs	r6, r7, r2, asr r5		
rsbvc	r5, sp, #88, 8	; 0x58000000	
svcpl	0x00727443		
strbtvs	r6, [r1], #-1362	; 0xfffffaae	
rsbeq	r6, r7, r2, asr r5		
svcpl	0x00535058		
svcpl	0x00434d53		
svcpl	0x00544e49		
strcc	r4, [r0, #-1097]!	; 0xfffffbb7	
subspl	r0, r8, r0, lsr r0		
ldmdbpl	r3, {r0, r1, r4, r6, r8, r9, sl, fp, ip, lr}^		
mcrmi	13, 2, r4, cr15, cr3, {2}		
strbpl	r4, [lr], #-2399	; 0xfffff6a1	
subcs	r4, r4, pc, asr r9		
stmdapl	r0, {r0, r1, r4, r5, r8, fp, ip, sp}		
mrcmi	4, 2, r5, cr15, cr3, {2}		
svcpl	0x00444e41		
ldmdbpl	r3, {r1, r6, r8, sl, ip, lr}^		
ldrtcc	r3, [r4], #-288	; 0xfffffee0	
stmdapl	r0, {r0, r4, r5, sl, fp, lr}		
		; <UNDEFINED> instruction	 0x465f5350
cmpcc	r1, r0, asr r7		
mcrmi	15, 2, r5, cr9, cr5, {1}		
strbmi	r5, [r9], #-3924	; 0xfffff0ac	
eorseq	r3, r1, r0, lsr #18		
ldrbpl	r4, [r8, -sp, asr #2]		
movtpl	r5, #22081	; 0x5641	
mcrrmi	8, 0, r5, r9, cr0		
cmpmi	r8, #398458880	; 0x17c00000	
ldmdbmi	r4, {r0, r2, r6, ip, lr}^		
ldmdbmi	pc, {r0, r1, r2, r3, r6, r9, sl, fp, lr}^	; <UNPREDICTABLE>	
subspl	r5, r0, #68, 30	; 0x110	
strbpl	r4, [r5], #-1605	; 0xfffff9bb	
cmpmi	pc, r3, asr #16		
ldrbpl	r4, [r2], #-3906	; 0xfffff0be	
strbpl	r4, [lr], #-2399	; 0xfffff6a1	
stmdapl	r0, {r5, r8, r9, ip, sp}		
svcpl	0x00524150		
subpl	r5, r1, #88, 10	; 0x16000000	
svcpl	0x00535054		
svcpl	0x004d554e		
ldrbpl	r4, [r3], #-3657	; 0xfffff1b7	
strbmi	r4, [r3, #-3649]	; 0xfffff1bf	
eorseq	r2, r1, r3, asr r0		
smlsldmi	r5, r5, r8, r2	; <UNPREDICTABLE>	
cmpcc	r0, pc, asr r3		
mcrmi	15, 2, r5, cr9, cr5, {1}		
		; <UNDEFINED> instruction	 0x465f5453
strbpl	r5, [ip], #-1345	; 0xfffffabf	
cmpmi	r4, pc, asr r3		
subscs	r5, r3, r4, asr r5		
ldrcc	r7, [r1, #-34]!	; 0xffffffde	
ldccs	0, cr2, [r0], #-176	; 0xffffff50	
cfldr32cs	mvfx2, [r0], #-128	; 0xffffff80	
strbcc	r2, [r3, #-32]!	; 0xffffffe0	
teqvs	r0, #44	; 0x2c	
teqcc	r0, r0, lsr ip		
cmppl	r8, #34	; 0x22	
ldmdbmi	r4, {r0, r1, r6, r8, sl, ip, lr}^		
svcpl	0x0052454d		
svcpl	0x00525349		
cdpmi	6, 4, cr5, cr5, cr5, {2}		
mcrrmi	15, 5, r5, r6, cr4		
ldclmi	7, cr4, [pc, #-260]	; e098 <SLCRUnlockKey+0x18b>	
subcs	r5, fp, r1, asr #6		
eorscc	r7, r0, r0, lsr r8		
eorscc	r3, r0, r0, lsr r0		
stmdapl	r0, {r4, r5, r8, ip, sp}		
ldrbtpl	r6, [r5], #-851	; 0xfffffcad	
rsbvc	r6, r5, #6720	; 0x1a40	
strbtvc	r5, [r5], #-863	; 0xfffffca1	
rsbsvc	r6, r4, #1168	; 0x490	
stmdacs	r7!, {r1, r4, r6, r8, sl, sp, lr}^		
ldrbvs	r6, [r3, #-322]!	; 0xfffffebe	
rsbvc	r6, r4, #1090519040	; 0x41000000	
stclvs	6, cr5, [r1], #-176	; 0xffffff50	
eorcs	r6, r9, r5, ror r5		
strbvc	r5, [r3, #-856]!	; 0xfffffca8	
strbvs	r6, [sp, #-2388]!	; 0xfffff6ac	
subsvc	r5, r7, #456	; 0x1c8	
rsbpl	r7, r5, #1761607680	; 0x69000000	
eormi	r6, r8, #26476544	; 0x1940000	
cmnmi	r5, r1, ror #6		
cfldrdcs	mvd6, [r2], #-400	; 0xfffffe70	
cmpmi	r3, #32, 16	; 0x200000	
cfstrdmi	mvd5, [r9, #-340]	; 0xfffffeac	
ldmdbmi	pc, {r0, r2, r6, r9, ip, lr}^	; <UNPREDICTABLE>	
svcmi	0x005f5253		
ldrbmi	r4, [r3, #-1606]	; 0xfffff9ba	
		; <UNDEFINED> instruction	 0x56202c54
ldrbvs	r6, [r5, #-3169]!	; 0xfffff39f	
subspl	r0, r8, r9, lsr #32		
subspl	r5, pc, r1, asr #4		
ldrbpl	r3, [pc], #-1875	; e214 <SLCRUnlockKey+0x307>	
subscc	r4, pc, #84, 6	; 0x50000001	
movtpl	r4, #4703	; 0x125f	
strbmi	r4, [r4], #-325	; 0xfffffebb	
ldmdapl	r0!, {r1, r4, r6, sp}		
eorscc	r3, r0, r6, asr #16		
ldmdacc	r0!, {r0, r4, r5, ip, sp}		
ldclmi	8, cr5, [r4, #-0]		
subspl	r4, r4, #1207959553	; 0x48000001	
ldmdami	pc, {r0, r1, r2, r3, r4, r6, sl, fp, lr}^	; <UNPREDICTABLE>	
subspl	r0, r8, r0, lsr #32		
subspl	r5, pc, r1, asr #4		
ldmdapl	pc, {r0, r1, r4, r6, r8, r9, sl, ip, sp}^	; <UNPREDICTABLE>	
svcpl	0x00434441		
strbmi	r5, [r4, #-3888]	; 0xfffff0d0	
strbmi	r4, [r3, #-2390]	; 0xfffff6aa	
subcs	r4, r4, pc, asr r9		
subspl	r0, r8, r0, lsr r0		
stclmi	15, cr5, [r4, #-332]	; 0xfffffeb4	
ldmdbmi	pc, {r0, r6, r8, sl, ip, sp}^	; <UNPREDICTABLE>	
ldmdbmi	pc, {r1, r2, r3, r6, sl, ip, lr}^	; <UNPREDICTABLE>	
teqcc	r7, #68	; 0x44	
strbpl	r4, [lr], #-2304	; 0xfffff700	
cmpmi	r5, pc, asr ip		
svcpl	0x00385453		
subcs	r4, lr, sp, asr #18		
svcpl	0x005f2d28		
svcpl	0x00544e49		
movtpl	r4, #5452	; 0x154c	
ldclmi	8, cr3, [pc, #-336]	; e138 <SLCRUnlockKey+0x22b>	
svcpl	0x005f5841		
teqcc	r0, r0, lsr #26		
subspl	r0, r8, r9, lsr #32		
subspl	r5, pc, r1, asr #4		
ldrbmi	r3, [pc, #-1875]	; db49 <SLCRlockKey+0x64ce>	
subpl	r4, r5, #84, 16	; 0x540000	
svcpl	0x0054454e		
mcrmi	15, 2, r5, cr5, cr0, {1}		
cmppl	pc, #1157627904	; 0x45000000	
svcpl	0x0052434c		
submi	r3, sp, #49	; 0x31	
ldrbmi	r5, [pc], #-848	; e2b8 <SLCRUnlockKey+0x3ab>	
eorscs	r5, r0, r9, asr #12		
subspl	r0, r8, r8, lsr r0		
ldmdapl	pc, {r0, r6, r9, ip, lr}^	; <UNPREDICTABLE>	
ldrbpl	r4, [r2], #-341	; 0xfffffeab	
cmpcc	pc, r0, asr r3	; <UNPREDICTABLE>	
strbpl	r4, [lr], #-2399	; 0xfffff6a1	
subspl	r2, r8, r2, asr r0		
cmpmi	r5, r3, asr pc		
svcpl	0x00315452		
svcpl	0x00544e49		
stmdapl	r0, {r0, r3, r6, sl, lr}		
		; <UNDEFINED> instruction	 0x465f5453
ldmdami	r3, {r2, r3, r6, r8, lr}^		
svcmi	0x004c425f		
vmlsmi.f64	d20, d9, d3		
cmpmi	r3, r7, asr #30		
ldrbmi	r4, [pc, #-3148]	; d6b0 <SLCRlockKey+0x6035>	
subpl	r5, pc, #536870917	; 0x20000005	
teqcc	r1, #32, 2		
stmdapl	r0, {r0, r1, r2, r4, r5, sl, fp, lr}		
ldmdami	pc, {r0, r1, r4, r6, sl, ip, lr}^	; <UNPREDICTABLE>	
cmpmi	r3, r7, asr r9		
subspl	r5, r7, #80, 30	; 0x140	
svcpl	0x00455449		
strbmi	r4, [lr, #-3908]	; 0xfffff0bc	
eorscc	r3, r4, #32, 2		
mcrmi	0, 2, r0, cr9, cr1, {1}		
cmpmi	r6, r4, asr pc		
eorscc	r5, r3, #1392508928	; 0x53000000	
stmdapl	r1, {r0, r1, r2, r3, r4, r6, r8, sl, fp, lr}^		
ldmdbmi	pc, {r5, r8, r9, sl, fp, ip, lr}^	; <UNPREDICTABLE>	
ldrbmi	r5, [pc], -lr, asr #8		
cmpcc	r4, #67108865	; 0x4000001	
cmpmi	sp, r2, lsr pc		
subseq	r5, pc, r8, asr pc	; <UNPREDICTABLE>	
smlsldmi	r5, r5, r8, r2	; <UNPREDICTABLE>	
cmpcc	r0, pc, asr r3		
cmpmi	r6, r5, lsr pc		
svcpl	0x004f545f		
cmpmi	pc, #80, 2		
ldrbmi	r5, [r2, #-597]	; 0xfffffdab	
cmpcc	pc, #1308622848	; 0x4e000000	
cmncc	r0, r0, lsr #4		
eorcc	r2, r0, r5, lsr ip		
eorcc	r2, r5, ip, lsr #32		
teqvs	r0, #44	; 0x2c	
eorcs	r2, r0, r7, lsr ip		
eorcs	r3, ip, r3, ror #16		
stmdapl	r0, {r0, r1, r4, r5, r9, sp}		
subspl	r5, pc, r0, asr r3	; <UNPREDICTABLE>	
svcmi	0x00505241		
svcpl	0x00305452		
ldrbmi	r4, [r3, #-322]	; 0xfffffebe	
subpl	r4, r4, #1090519040	; 0x41000000	
ldrbmi	r3, [r8, #-32]!	; 0xffffffe0	
eorscc	r3, r0, r2, lsr r0		
eorseq	r3, r0, r0, lsr r0		
subpl	r5, r1, #88	; 0x58	
strbmi	r5, [r1], #-2143	; 0xfffff7a1	
svcpl	0x00535043		
svcpl	0x004d554e		
ldrbpl	r4, [r3], #-3657	; 0xfffff1b7	
strbmi	r4, [r3, #-3649]	; 0xfffff1bf	
eorseq	r2, r1, r3, asr r0		
subpl	r5, r1, #88	; 0x58	
ldrbpl	r4, [r0, #-863]	; 0xfffffca1	
subpl	r4, pc, #2080374785	; 0x7c000001	
cmpmi	r8, r4, asr r5		
svcmi	0x00435f39		
cmpmi	pc, #343932928	; 0x14800000	
blmi	10e2104 <__undef_stack+0xfc8864>		
ldrbmi	r4, [r2, #-1631]	; 0xfffff9a1	
bpl	1226120 <__undef_stack+0x110c880>		
cmpmi	r0, r0, lsr #16		
subpl	r5, r3, r2, asr pc		
svcmi	0x00435f55		
stmdapl	r5, {r1, r4, r6, sl, ip, lr}^		
subscc	r3, pc, r1, asr #18		
ldrbpl	r4, [r0, #-863]	; 0xfffffca1	
blmi	131f174 <__undef_stack+0x12058d4>		
ldrbmi	r4, [r2, #-1631]	; 0xfffff9a1	
bpl	1226144 <__undef_stack+0x110c8a4>		
cmpmi	r0, r0, lsl #16		
cmppl	r0, #328	; 0x148	
ldrbpl	r5, [r4], #-3895	; 0xfffff0c9	
svcpl	0x00325f43		
svcpl	0x00435454		
svcpl	0x004b4c43		
movtpl	r4, #48195	; 0xbc43	
eorcc	r4, r0, r2, asr r3		
cmpmi	r4, #0, 16		
subspl	r4, r3, #2080374785	; 0x7c000001	
movtpl	r4, #4959	; 0x135f	
cmpmi	sp, r3, asr #30		
eorcc	r4, r0, r3, asr fp		
eorscc	r3, r0, r8, ror r0		
eorscc	r3, r8, r0, lsr r0		
cmpvs	r2, r0, lsr r0		
strbvs	r6, [r1], #-1395	; 0xfffffa8d	
cmnvc	r5, #100, 4	; 0x40000006	
subspl	r0, r8, #115	; 0x73	
cmpmi	pc, #18087936	; 0x1140000	
svcpl	0x00353150		
cmpmi	r5, r3, asr #24		
movtmi	r5, #20302	; 0x4f4e	
mcrmi	12, 2, r4, cr9, cr15, {2}		
ldrbpl	r5, [r3, -r5, asr #30]		
cmncc	r0, r0, lsr #4		
eorcc	r2, r0, r5, lsr ip		
eorcc	r2, r5, ip, lsr #32		
teqvs	r0, #44	; 0x2c	
teqvs	r0, #14080	; 0x3700	
eorcs	r3, ip, r1, lsr r0		
stmdapl	r0, {r1, r4, r5, r9, sp}		
		; <UNDEFINED> instruction	 0x465f5350
cmpcc	r1, r0, asr r7		
mcrmi	15, 2, r5, cr9, cr2, {1}		
strbmi	r5, [r9], #-3924	; 0xfffff0ac	
eorseq	r3, r8, r0, lsr #16		
svcpl	0x00535058		
subcc	r5, r2, r5, asr r3		
strbpl	r4, [lr], #-2399	; 0xfffff6a1	
subcs	r4, r4, pc, asr r9		
stmdapl	r0, {r0, r2, r4, r5, r8, r9, ip, sp}		
mrcmi	4, 2, r5, cr15, cr3, {2}		
strbmi	r5, [r6, #-3919]	; 0xfffff0b1	
subspl	r5, r5, #1090519040	; 0x41000000	
ldmdbcc	r1!, {r0, r2, r6, sp}		
subspl	r0, r8, ip, asr #32		
ldmdapl	pc, {r0, r6, r9, ip, lr}^	; <UNPREDICTABLE>	
subpl	r5, r2, r5, asr r3		
svcpl	0x00315f53		
subspl	r4, r4, #1168	; 0x490	
cmppl	r0, #32, 16	; 0x200000	
subsmi	r5, r3, #398458880	; 0x17c00000	
mcrmi	15, 2, r5, cr9, cr1, {1}		
strbmi	r5, [r9], #-3924	; 0xfffff0ac	
ldrbpl	r5, [r3], #-2048	; 0xfffff800	
mcrmi	14, 2, r4, cr1, cr15, {2}		
subspl	r5, r7, #68, 30	; 0x110	
svcpl	0x00455449		
strbpl	r5, [pc], #-592	; e4f0 <SLCRUnlockKey+0x5e3>	
ldrbmi	r4, [r4, #-837]	; 0xfffffcbb	
ldrtcc	r2, [r1], #-68	; 0xffffffbc	
subeq	r3, ip, r5, lsr r1		
subpl	r5, r1, #88	; 0x58	
stclmi	8, cr5, [r5, #-380]	; 0xfffffe84	
cmppl	r0, #67108865	; 0x4000001	
ldrbmi	r3, [pc, #-95]	; e4ad <SLCRUnlockKey+0x5a0>	
svcpl	0x0054454e		
svcpl	0x004b4c43		
cmppl	r5, r6, asr #4		
subscs	r4, sl, pc, asr r8		
eorscc	r3, r5, r1, lsr r2		
eorscc	r3, r0, r0, lsr r0		
subspl	r0, r8, #48	; 0x30	
ldclmi	7, cr4, [pc, #-276]	; e418 <SLCRUnlockKey+0x50b>	
subscc	r4, r2, r6, asr r6		
eorseq	r6, r7, r0, lsr #6		
svcpl	0x00545358		
svcpl	0x00414d44		
mrrcmi	7, 5, r4, pc, cr3	; <UNPREDICTABLE>	
svcpl	0x00545349		
svcmi	0x00525245		
eorscc	r2, r5, #82	; 0x52	
stmdapl	r0, {r1, r2, r4, r5, sl, fp, lr}		
cmppl	pc, #80, 6	; 0x40000001	
subcc	r4, pc, r4, asr #18		
strbpl	r4, [lr], #-2399	; 0xfffff6a1	
subcs	r4, r4, pc, asr r9		
stmdapl	r0, {r0, r2, r4, r5, r9, sl, ip, sp}		
ldrbmi	r5, [pc, #-1107]	; e115 <SLCRUnlockKey+0x208>	
svcpl	0x0043414d		
svcmi	0x004d454d		
cmpmi	pc, r2, asr r9	; <UNPREDICTABLE>	
movtmi	r4, #64588	; 0xfc4c	
subspl	r4, r2, #398458880	; 0x17c00000	
teqcc	r0, pc, asr #4		
ldcmi	0, cr3, [r2], #-192	; 0xffffff40	
ldrbpl	r5, [r3], #-2048	; 0xfffff800	
		; <UNDEFINED> instruction	 0x5645445f
svcpl	0x00454349		
svcpl	0x00544f4e		
cdpmi	15, 5, cr4, cr5, cr6, {2}		
ldcmi	0, cr2, [r2], #-272	; 0xfffffef0	
svcpl	0x00617600		
stmdacs	r7!, {r0, r5, r6, r9, ip, sp, lr}^		
stmdbcs	ip!, {r1, r2, r4, r5, r6, sl, fp, sp}^		
subsvs	r5, pc, #32, 30	; 0x80	
strbtvc	r6, [ip], #-2421	; 0xfffff68b	
ldrbvc	r6, [pc], -r9, ror #28		
rsbvc	r5, r1, #388	; 0x184	
ldclcs	8, cr2, [r6], #-412	; 0xfffffe64	
stmdapl	r0, {r2, r3, r5, r6, r8, fp, sp}		
svcpl	0x00474552		
eorscs	r5, r2, r3, asr #32		
subspl	r0, r8, #50	; 0x32	
cmpmi	pc, #18087936	; 0x1140000	
svcpl	0x00353150		
cmpmi	r6, r9, asr #28		
movtmi	r5, #20300	; 0x4f4c	
mcrmi	12, 2, r4, cr9, cr15, {2}		
strbpl	r5, [sp], -r5, asr #30		
svcmi	0x00505f41		
eorvc	r2, r2, r3, asr #32		
eorcs	r3, ip, r1, lsr r5		
strcs	r2, [r0, #-3120]!	; 0xfffff3d0	
eorcs	r2, r0, r0, lsr ip		
eorcs	r3, ip, r3, ror #14		
ldccs	3, cr6, [r6], #-128	; 0xffffff80	
eoreq	r3, r2, r0, lsr #2		
svcpl	0x00545358		
ldrbpl	r4, [r2], #-341	; 0xfffffeab	
mcrmi	3, 2, r4, cr15, cr15, {2}		
svcpl	0x00474946		
svcmi	0x00525245		
eorscc	r2, r1, r2, asr r0		
subeq	r3, ip, r5, lsr r3		
svcpl	0x00535058		
ldrbmi	r4, [r2, #-3907]	; 0xfffff0bd	
subpl	r5, r1, #95	; 0x5f	
subscc	r5, r9, r9, asr #8		
strbpl	r4, [lr], #-2399	; 0xfffff6a1	
subcs	r4, r4, pc, asr r9		
smladxmi	r0, r3, r2, r3		
cmpmi	r2, ip, asr #30		
ldclmi	15, cr5, [r4, #-304]	; 0xfffffed0	
cmpmi	r2, r2, asr pc		
strbmi	r4, [r1], #-1363	; 0xfffffaad	
stmdapl	r0!, {r2, r6, r9, ip, lr}		
svcpl	0x00524150		
submi	r4, pc, #18176	; 0x4700	
ldrbpl	r4, [pc], #-3137	; e65c <SLCRUnlockKey+0x74f>	
subsmi	r5, pc, #-805306364	; 0xd0000004	
cmpmi	r5, r1, asr #6		
subseq	r4, r2, r4, asr #8		
svcpl	0x004c4958		
strbmi	r5, [r3, #-2117]	; 0xfffff7bb	
svcmi	0x00495450		
strbmi	r5, [r9], #-3918	; 0xfffff0b2	
cmppl	r2, pc, asr r9		
strbpl	r4, [lr], #-2399	; 0xfffff6a1	
stmdapl	r0, {r5, r8, sl, ip, sp}		
svcpl	0x00524150		
svcpl	0x00375350		
ldmdbmi	r0, {r0, r4, r6, r8, r9, ip, lr}^		
cmppl	pc, pc, asr r0	; <UNPREDICTABLE>	
svcpl	0x00495053		
svcpl	0x004b4c43		
cmppl	r5, r6, asr #4		
subscs	r4, sl, pc, asr r8		
eorscc	r3, r0, r2, lsr r0		
eorscc	r3, r0, r0, lsr r0		
subspl	r0, r8, r0, lsr r0		
subspl	r5, pc, r1, asr #4		
cmppl	pc, r3, asr r7	; <UNPREDICTABLE>	
svcpl	0x00495053		
cmppl	r1, #48, 30	; 0xc0	
ldclmi	9, cr4, [pc, #-320]	; e584 <SLCRUnlockKey+0x677>	
subcs	r4, r5, pc, asr #8		
subspl	r0, r8, r0, lsr r0		
subspl	r5, pc, r1, asr #4		
ldrbpl	r3, [pc], #-1875	; e6d4 <SLCRUnlockKey+0x7c7>	
subscc	r4, pc, r4, asr r3	; <UNPREDICTABLE>	
movtpl	r4, #4703	; 0x125f	
strbmi	r4, [r4], #-325	; 0xfffffebb	
ldmdapl	r0!, {r1, r4, r6, sp}		
eorscc	r3, r0, r6, asr #16		
eorscc	r3, r0, r1, lsr r0		
ldrbmi	r5, [r2, #-2048]	; 0xfffff800	
subpl	r5, r6, r7, asr #30		
svcpl	0x00524353		
mrcmi	15, 2, r4, cr5, cr2, {2}		
mrrcmi	15, 4, r5, r0, cr4		
mcrmi	3, 2, r5, cr9, cr5, {2}		
teqcc	r8, r6, asr #32		
eorscs	r3, ip, r0, lsr #24		
eoreq	r3, r9, r2, lsr r2		
subpl	r5, r1, #88	; 0x58	
ldrbmi	r5, [r3], #-2143	; 0xfffff7a1	
cmppl	r0, #292	; 0x124	
ldmdbmi	pc, {r0, r1, r2, r3, r4, r6, r8, ip, sp}^	; <UNPREDICTABLE>	
subscs	r5, r2, lr, asr #8		
svcpl	0x00535058		
svcmi	0x00494453		
mcrmi	15, 2, r5, cr9, cr1, {1}		
strbmi	r5, [r9], #-3924	; 0xfffff0ac	
rsbsvs	r6, r3, #0, 18		
blvs	1ba6cec <__undef_stack+0x1a8d44c>		
cmpvs	pc, #40, 30	; 0xa0	
svcpl	0x005f2029		
ldrbvs	r7, [r4, #-2149]!	; 0xfffff79b	
svcvs	0x0069736e		
subscs	r5, pc, lr, ror #30		
svcpl	0x00207b28		
rsbsvc	r7, r9, pc, asr r4		
svcpl	0x00666f65		
svcpl	0x0028205f		
eorcs	r6, r9, pc, asr r3		
rsbscs	r5, r8, pc, asr pc		
svcpl	0x0028203d		
blcc	a674ec <__undef_stack+0x94dc4c>		
svcpl	0x005f2820		
rsbsvc	r7, r9, r3, ror #8		
svcvs	0x006c5f65		
rsbsvc	r6, r5, pc, ror #22		
ldmdavc	pc, {r3, r5, r8, r9, sl, fp, ip, lr}^	; <UNPREDICTABLE>	
subsmi	r2, pc, #42991616	; 0x2900000	
ldclvc	0, cr2, [ip], #-164	; 0xffffff5c	
cdpvs	8, 6, cr2, cr9, cr0, {1}		
stmdacs	r0!, {r2, r4, r5, r6, r8, fp, sp}		
ldmdbcs	r8!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}^		
eorscs	r3, sp, r0, lsr #26		
ldrbcs	r5, [r4, -r7, lsr #24]!		
eoreq	r7, r9, fp, lsr sp		
smlsldmi	r5, r5, r8, r2	; <UNPREDICTABLE>	
cmppl	r0, #99614720	; 0x5f00000	
ldrbpl	r5, [pc], -r3, asr #4		
strbpl	r4, [r9], #-607	; 0xfffffda1	
eorscs	r2, r1, r0, lsr #16		
eorcc	r3, r0, #60, 24	; 0x3c00	
stmdapl	r0, {r3, r4, r5, r8, fp, sp}		
svcpl	0x00524150		
cmpmi	r2, #84, 26	; 0x1500	
subscc	r5, pc, r4, asr r2	; <UNPREDICTABLE>	
movtpl	r4, #4703	; 0x125f	
strbmi	r4, [r4], #-325	; 0xfffffebb	
ldmdavc	r0!, {r1, r4, r6, sp}		
eorscc	r3, r8, r4, lsr r2		
eorscc	r3, r0, r0, lsr r0		
ldrbpl	r5, [r3], #-2048	; 0xfffff800	
subsmi	r4, r0, #380	; 0x17c	
svcpl	0x00425241		
svcpl	0x00544f4e		
ldrbmi	r4, [r8, #-2374]	; 0xfffff6ba	
subspl	r5, r0, #68, 30	; 0x110	
ldmdbmi	r2, {r0, r3, r6, r8, r9, sl, fp, lr}^		
teqcc	r0, r4, asr r9		
eorseq	r3, r9, r1, lsr r7		
strbpl	r4, [lr], #-2389	; 0xfffff6ab	
cmpmi	sp, r8, lsr pc		
svcpl	0x005f2058		
strbpl	r4, [lr], #-2389	; 0xfffff6ab	
cmpmi	sp, r8, lsr pc		
subseq	r5, pc, r8, asr pc	; <UNPREDICTABLE>	
mrrcmi	14, 5, r4, r5, cr8		
strbpl	r2, [lr, #-76]	; 0xffffffb4	
stmdapl	r0, {r2, r3, r6, sl, fp, lr}		
ldrbmi	r5, [pc], #-848	; e82c <SLCRUnlockKey+0x91f>	
cmpmi	pc, #68, 4	; 0x40000004	
svcpl	0x004c5254		
ldrbmi	r4, [r3, #-322]	; 0xfffffebe	
subpl	r4, r4, #1090519040	; 0x41000000	
ldrbtmi	r3, [r8], -r0, lsr #32		
		; <UNDEFINED> instruction	 0x36303038
eorseq	r3, r0, r0, lsr r0		
svcpl	0x00545358		
svcpl	0x00434949		
mcrmi	4, 2, r5, cr1, cr3, {2}		
ldrbmi	r5, [r2, #-3908]	; 0xfffff0bc	
ldrbmi	r5, [r2, #-3911]	; 0xfffff0b9	
svcpl	0x00544553		
svcmi	0x00525245		
eorscc	r2, r1, r2, asr r0		
stmdapl	r0, {r0, r1, r2, r4, r5, r8, fp, ip, sp}		
svcpl	0x00474552		
ldrcc	r5, [r1, #-67]!	; 0xffffffbd	
strbpl	r4, [r1], #-1119	; 0xfffffba1	
strbmi	r5, [sp, #-3905]	; 0xfffff0bf	
ldmdbpl	r2, {r0, r2, r3, r6, r8, r9, sl, fp, lr}^		
subpl	r4, r1, #-268435451	; 0xf0000005	
subpl	r4, r5, #1343488	; 0x148000	
cmncc	r0, r0, lsr #4		
eorcc	r2, r0, r5, lsr ip		
eorcc	r2, r5, ip, lsr #32		
teqvs	r0, #44	; 0x2c	
teqvs	r0, #14080	; 0x3700	
eorcs	r3, ip, r1, lsr r0		
stmdapl	r0, {r0, r2, r4, r5, r9, sp}		
svcpl	0x00524150		
movtmi	r4, #16728	; 0x4158	
subscc	r5, pc, r0, asr r3	; <UNPREDICTABLE>	
movtpl	r4, #4703	; 0x125f	
strbmi	r4, [r4], #-325	; 0xfffffebb	
ldmdavc	r0!, {r1, r4, r6, sp}		
eorscc	r3, r0, r6, asr #16		
eorscc	r3, r0, r7, lsr r1		
cmpmi	r0, r0, lsl #16		
cmppl	r0, #328	; 0x148	
ldrbmi	r5, [r3], #-3895	; 0xfffff0c9	
cmppl	pc, #95	; 0x5f	
svcpl	0x004f4944		
svcpl	0x004b4c43		
cmppl	r5, r6, asr #4		
subscs	r4, sl, pc, asr r8		
eorscc	r3, r0, r5, lsr r0		
eorscc	r3, r0, r0, lsr r0		
strbpl	r4, [lr], #-2304	; 0xfffff700	
cmpmi	r5, pc, asr ip		
eorscc	r5, r3, #1392508928	; 0x53000000	
mcrmi	13, 2, r4, cr9, cr15, {2}		
svcpl	0x002d2820		
strbpl	r4, [lr], #-2399	; 0xfffff6a1	
cmpmi	r5, pc, asr ip		
eorscc	r5, r3, #1392508928	; 0x53000000	
stmdapl	r1, {r0, r1, r2, r3, r4, r6, r8, sl, fp, lr}^		
stccs	15, cr5, [r0, #-380]!	; 0xfffffe84	
eoreq	r3, r9, r0, lsr #2		
subpl	r5, r1, #88	; 0x58	
subpl	r5, r7, pc, asr r8		
cmppl	r0, #292	; 0x124	
ldclmi	14, cr4, [r5, #-380]	; 0xfffffe84	
movtpl	r4, #59743	; 0xe95f	
movtmi	r4, #57684	; 0xe154	
teqcc	r0, r5, asr #6		
cmpmi	r3, #0, 16		
movtmi	r4, #38741	; 0x9755	
stmdbmi	r6, {r0, r1, r2, r3, r4, r6, r8, r9, ip, lr}^		
ldmdbmi	r2, {r0, r1, r2, r3, r4, r6, sl, ip, lr}^		
cmpmi	r3, r7, asr #30		
cfldrdmi	mvd5, [pc, #-336]	; e7fc <SLCRUnlockKey+0x8ef>	
subcs	r5, fp, r1, asr #6		
eorscc	r7, r0, r0, lsr r8		
eorscc	r3, r8, r0, lsr r0		
stcvs	0, cr3, [r0, #-192]	; 0xffffff40	
cmnvc	r0, #116, 6	; 0xd0000001	
ldmdbcs	r6!, {r1, r4, r5, r6, fp, sp}^		
cmpvs	pc, r0, lsr #30		
svcpl	0x005f6d73		
ldrbvc	r5, [pc], -r0, lsr #30		
strbtvc	r6, [r1], #-3183	; 0xfffff391	
svcpl	0x00656c69		
eorcs	r2, r0, #6225920	; 0x5f0000	
ldmdbeq	r2!, {r0, r2, r3, r5, r6, r8, r9, ip, sp, lr}^		
rsbsvc	r7, r3, #99	; 0x63	
cfldr32pl	mvfx2, [r0], #-176	; 0xffffff50	
bcc	817344 <__undef_stack+0x6fdaa4>		
eorcs	r3, r0, #32, 20	; 0x20000	
stmdacs	r0!, {r1, r4, r5, r6, r9, sp}		
stmdbcs	r0!, {r1, r2, r4, r5, r6, r8, fp, sp}		
cmpmi	r0, r0, lsl #16		
cmppl	r0, #328	; 0x148	
ldrbpl	r5, [r4], #-3895	; 0xfffff0c9	
svcpl	0x00305f43		
svcpl	0x00435454		
svcpl	0x004b4c43		
movtpl	r4, #48195	; 0xbc43	
eorcc	r4, r0, r2, asr r3		
cmpmi	r3, #0, 16		
movtmi	r4, #38741	; 0x9755	
ldmdbmi	r0, {r0, r1, r2, r3, r4, r6, r8, r9, ip, lr}^		
cmpmi	r4, pc, asr r3		
		; <UNDEFINED> instruction	 0x464f5f54
strbpl	r5, [r5], #-838	; 0xfffffcba	
rsbscc	r3, r8, r0, lsr #32		
eorscc	r3, r0, r0, lsr r0		
eorseq	r3, r4, r4, asr #32		
subpl	r5, r1, #88	; 0x58	
		; <UNDEFINED> instruction	 0x3753505f
cmpmi	sp, pc, asr r4		
subsmi	r5, pc, #2080374785	; 0x7c000001	
cmpmi	r5, r1, asr #6		
subscs	r4, r2, r4, asr #8		
stmdacc	r6, {r4, r5, fp, ip, sp, lr}^		
eorscc	r3, r3, r0, lsr r0		
stmdapl	r0, {r4, r5, ip, sp}		
svcpl	0x00474552		
cmpmi	r3, #70	; 0x46	
strbmi	r5, [ip, #-3922]	; 0xfffff0ae	
ldmdami	r4, {r1, r2, r3, r6, r8, r9, sl, lr}^		
strbpl	r4, [r9], #-607	; 0xfffffda1	
ldrtcc	r2, [r1], -r0, lsr #16		
svcpl	0x005f0029		
stmdbmi	r4, {r0, r1, r4, r6, sl, ip, lr}^		
ldrbmi	r5, [pc, #-1102]	; e5d6 <SLCRUnlockKey+0x6c9>	
stmdavc	r8!, {r3, r4, r6, ip, lr}		
svcpl	0x005f2029		
stmdavc	r3!, {r5, r8, r9, sp}		
svcpl	0x00232320		
subspl	r0, r8, #95	; 0x5f	
ldclmi	7, cr4, [pc, #-276]	; e928 <SLCRUnlockKey+0xa1b>	
subscc	r4, r2, r6, asr r6		
subspl	r5, r1, #2080374785	; 0x7c000001	
stmdbmi	r2, {r2, r4, r6, r8, r9, sl, fp, ip, lr}^		
eorcc	r2, r8, #84	; 0x54	
stmdapl	r0, {r4, r5, r8, fp, sp}		
svcpl	0x00474552		
ldrcc	r5, [r1, #-67]!	; 0xffffffbd	
ldrbmi	r4, [r6, #-1375]	; 0xfffffaa1	
cmpmi	pc, #1308622848	; 0x4e000000	
svcpl	0x0052544e		
subcs	r4, ip, r3, asr r5		
ldrcc	r7, [r1, #-34]!	; 0xffffffde	
ldccs	0, cr2, [r0], #-176	; 0xffffff50	
cfldr32cs	mvfx2, [r0], #-128	; 0xffffff80	
stmdbcc	r3!, {r5, sp}^		
cmncc	r3, ip, lsr #32		
strcc	r2, [r0, #-3122]!	; 0xfffff3ce	
cmppl	r8, #34	; 0x22	
stmdbmi	r7, {r0, r1, r6, r8, sl, ip, lr}^		
subspl	r5, r0, r3, asr #30		
cmpcc	r3, r9, asr #30		
cmpmi	sp, r4, lsr pc		
eorcc	r4, r0, r3, asr fp		
eorscc	r3, r0, r8, ror r0		
eorscc	r3, r0, r0, lsr r4		
ldmdbmi	r3, {r4, r5}^		
cfldr64mi	mvdx4, [pc, #-360]	; e940 <SLCRUnlockKey+0xa33>	
svcpl	0x00205841		
bpl	126382c <__undef_stack+0x1149f8c>		
cmpmi	sp, r5, asr #30		
subseq	r5, pc, r8, asr pc	; <UNPREDICTABLE>	
smlsldmi	r5, r5, r8, r2	; <UNPREDICTABLE>	
cmppl	r0, #2080374785	; 0x7c000001	
mrcmi	15, 2, r5, cr5, cr2, {2}		
stmdbmi	r6, {r2, r6, r8, sl, lr}^		
svcpl	0x0044454e		
strbmi	r4, [r4, #-3917]	; 0xfffff0b3	
cmncc	r8, r0, lsr #32		
cmnvs	sp, r2, asr #32		
stmdapl	r0, {r0, r3, r5, r6, r9, sl, fp, sp, lr}		
		; <UNDEFINED> instruction	 0x47554353
subspl	r4, pc, r9, asr #6		
cmpmi	pc, #80, 18	; 0x140000	
ldfmie	f3, [pc, #-192]	; ea2c <SLCRUnlockKey+0xb1f>	
subcs	r5, fp, r1, asr #6		
eorscc	r7, r0, r0, lsr r8		
eorscc	r3, r0, r0, lsr r0		
stmdapl	r0, {r4, r5, r9, ip, sp}		
svcpl	0x00524150		
svcpl	0x00375350		
		; <UNDEFINED> instruction	 0x47554353
subscc	r4, pc, r9, asr #6		
movtpl	r4, #37983	; 0x945f	
cmpmi	r2, r4, asr pc		
strbmi	r4, [r1], #-1363	; 0xfffffaad	
eorcc	r5, r0, r4, asr #4		
		; <UNDEFINED> instruction	 0x46384678
eorscc	r3, r0, r0, lsr r1		
cmppl	r8, #48	; 0x30	
subpl	r5, r6, #84, 30	; 0x150	
svcpl	0x004f4e5f		
subcs	r5, r6, r2, asr #10		
teqcc	r0, #822083584	; 0x31000000	
cdpmi	7, 4, cr5, cr9, cr0, {0}		
stmdbmi	sp, {r2, r4, r6, r8, r9, sl, fp, ip, lr}^		
svcpl	0x005f204e		
strbpl	r4, [lr], #-2391	; 0xfffff6a9	
mcrmi	13, 2, r4, cr9, cr15, {2}		
stmdapl	r0, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}		
ldrbmi	r5, [pc], #-1107	; eb54 <SLCRUnlockKey+0xc47>	
cmppl	pc, #1073741843	; 0x40000013	
svcmi	0x004e5f47		
strbpl	r4, [r1], #-1119	; 0xfffffba1	
eorscc	r2, r5, #65	; 0x41	
stmdapl	r0, {r0, r2, r4, r5, sl, fp, lr}		
svcpl	0x00474552		
ldrcc	r5, [r1, #-67]!	; 0xffffffbd	
mcrmi	3, 2, r4, cr15, cr15, {2}		
sfmmi	f5, 2, [pc], {84}	; 0x54	
subsmi	r4, pc, #-268435451	; 0xf0000005	
eorcc	r5, r0, r9, asr #8		
eorscc	r3, r0, r8, ror r0		
ldmdacc	r0!, {r4, r5, ip, sp}		
subspl	r0, r8, r0, lsr r0		
cmppl	pc, #268435460	; 0x10000004	
ldrbmi	r5, [r7], #-1347	; 0xfffffabd	
svcpl	0x00305f54		
ldmdbmi	r6, {r2, r6, r8, sl, lr}^		
ldmdbmi	pc, {r0, r1, r6, r8, sl, lr}^	; <UNPREDICTABLE>	
subspl	r2, r8, r4, asr #32		
subspl	r5, pc, r1, asr #4		
cmppl	pc, #21757952	; 0x14c0000	
ldrbmi	r5, [r7], #-1347	; 0xfffffabd	
svcpl	0x00305f54		
ldmdbmi	r6, {r2, r6, r8, sl, lr}^		
ldmdbmi	pc, {r0, r1, r6, r8, sl, lr}^	; <UNPREDICTABLE>	
subspl	r0, r8, r4, asr #32		
ldmdapl	pc, {r0, r6, r9, ip, lr}^	; <UNPREDICTABLE>	
subpl	r4, r3, r1, asr #8		
mcrmi	15, 2, r5, cr9, cr3, {2}		
strbmi	r5, [r9], #-3924	; 0xfffff0ac	
cmppl	r0, #32, 16	; 0x200000	
cmppl	r9, #2080374785	; 0x7c000001	
svcpl	0x004e4f4d		
svcpl	0x00544e49		
stmdapl	r0, {r0, r3, r6, sl, lr}		
		; <UNDEFINED> instruction	 0x475f5350
svcpl	0x00314d45		
svcpl	0x00544e49		
strcc	r4, [r0, -r9, asr #8]!		
subspl	r0, r8, r7, lsr r0		
ldmdapl	pc, {r0, r6, r9, ip, lr}^	; <UNPREDICTABLE>	
subpl	r4, r1, r4, asr #26		
svcpl	0x00305f53		
ldrbmi	r4, [r3, #-322]	; 0xfffffebe	
subpl	r4, r4, #1090519040	; 0x41000000	
ldrbtmi	r3, [r8], -r0, lsr #32		
ldrtcc	r3, [r0], #-56	; 0xffffffc8	
eorseq	r3, r0, r0, lsr r0		
subpl	r5, r1, #88	; 0x58	
ldrbpl	r5, [r4], #-2143	; 0xfffff7a1	
svcpl	0x00535043		
mcrrmi	15, 3, r5, r3, cr3		
svcpl	0x004b434f		
stmdapl	r0!, {r3, r6, r9, fp, ip, lr}		
svcpl	0x00524150		
cmpmi	r4, #88, 8	; 0x58000000	
cmpcc	pc, #80, 6	; 0x40000001	
cmpmi	r4, #1593835520	; 0x5f000000	
blmi	131f9c0 <__undef_stack+0x1206120>		
ldrbmi	r4, [r2, #-1631]	; 0xfffff9a1	
bpl	1226990 <__undef_stack+0x110d0f0>		
cmpmi	r3, #0, 16		
movtmi	r4, #38741	; 0x9755	
stmdbmi	ip, {r0, r1, r2, r3, r4, r6, r8, lr}^		
subsmi	r5, pc, #67108865	; 0x4000001	
subspl	r4, pc, r9, asr #28		
		; <UNDEFINED> instruction	 0x464f5f54
strbpl	r5, [r5], #-838	; 0xfffffcba	
rsbscc	r3, r8, r0, lsr #32		
eorscc	r3, r0, r0, lsr r0		
subeq	r3, r3, r0, lsr r1		
subpl	r5, r1, #88	; 0x58	
		; <UNDEFINED> instruction	 0x3753505f
ldmdbmi	r0, {r0, r1, r2, r3, r4, r6, r8, r9, ip, lr}^		
ldmdbmi	pc, {r0, r1, r2, r3, r4, r6, ip, sp}^	; <UNPREDICTABLE>	
subscs	r5, r2, lr, asr #8		
svcpl	0x00535058		
subcc	r5, r9, r3, asr r0		
strbpl	r4, [lr], #-2399	; 0xfffff6a1	
subeq	r4, r4, pc, asr r9		
svcpl	0x00535058		
svcpl	0x00515249		
svcpl	0x00544e49		
teqcc	r0, #1224736768	; 0x49000000	
cmppl	r8, #49	; 0x31	
svcmi	0x004e5f54		
mcrrmi	3, 5, r4, r1, cr15		
movtmi	r4, #4684	; 0x124c	
ldmdacc	r1!, {r0, r1, r3, r6, sp}		
subspl	r0, r8, ip, asr #32		
subspl	r5, pc, r1, asr #4		
ldrbmi	r3, [pc, #-1875]	; e575 <SLCRUnlockKey+0x668>	
subpl	r4, r5, #84, 16	; 0x540000	
svcpl	0x0054454e		
cmpmi	r7, r0, lsr pc		
ldmdbmi	pc, {r0, r1, r3, r6, r8, sl, lr}^	; <UNPREDICTABLE>	
subscs	r5, r2, lr, asr #8		
svcpl	0x00535058		
subcc	r4, sp, r7, asr #10		
blmi	1064a64 <__undef_stack+0xf4b1c4>		
cdpmi	15, 4, cr5, cr9, cr5, {2}		
strbmi	r5, [r9], #-3924	; 0xfffff0ac	
cdpmi	5, 4, cr5, cr9, cr0, {0}		
strbmi	r5, [ip, #-3924]	; 0xfffff0ac	
cmpcc	r4, r1, asr #6		
cmpmi	sp, r6, lsr pc		
svcpl	0x005f2058		
strbpl	r4, [lr], #-2389	; 0xfffff6ab	
cmpmi	r5, pc, asr ip		
		; <UNDEFINED> instruction	 0x36315453
stmdapl	r1, {r0, r1, r2, r3, r4, r6, r8, sl, fp, lr}^		
tstvs	r0, pc, asr pc		
rsbeq	r6, r3, r2, ror r7		
subpl	r5, r1, #88	; 0x58	
ldrbpl	r5, [r4], #-2143	; 0xfffff7a1	
svcpl	0x00535043		
strbmi	r5, [r4, #-3889]	; 0xfffff0cf	
strbmi	r4, [r3, #-2390]	; 0xfffff6aa	
subcs	r4, r4, pc, asr r9		
subpl	r5, r1, #88	; 0x58	
		; <UNDEFINED> instruction	 0x3753505f
cmpmi	r4, #1593835520	; 0x5f000000	
ldrbmi	r3, [pc], #-351	; ed44 <SLCRUnlockKey+0xe37>	
movtmi	r5, #38469	; 0x9645	
strbmi	r5, [r9], #-3909	; 0xfffff0bb	
cmppl	r0, #0, 16		
ldmdbmi	r0, {r0, r1, r2, r3, r4, r6, r8, r9, sl, lr}^		
cmpmi	r2, pc, asr #30		
strbmi	r4, [r1], #-1363	; 0xfffffaad	
eorcc	r5, r0, r4, asr #4		
eorscc	r4, r0, r8, ror r5		
eorscc	r4, r0, r0, lsr r1		
subspl	r0, r8, #48	; 0x30	
cmpmi	pc, #18087936	; 0x1140000	
teqvs	r0, #82	; 0x52	
stmdapl	r0, {r1, r4, r5, r6, ip, sp}		
svcpl	0x00524150		
cmpmi	r4, #88, 8	; 0x58000000	
cmpcc	pc, r0, asr r3	; <UNPREDICTABLE>	
cmpmi	r4, #1593835520	; 0x5f000000	
blmi	131fb08 <__undef_stack+0x1206268>		
ldrbmi	r4, [r2, #-1631]	; 0xfffff9a1	
bpl	1226ad8 <__undef_stack+0x110d238>		
teqcc	r1, r0, lsr #2		
teqcc	r1, r1, lsr r1		
stmdapl	r0, {r0, r4, r5, r8, sl, ip, sp}		
		; <UNDEFINED> instruction	 0x47554353
cmppl	pc, #603979777	; 0x24000001	
cmpmi	pc, #80, 18	; 0x140000	
svcpl	0x00375550		
blmi	14df2e8 <__undef_stack+0x13c5a48>		
rsbscc	r3, r8, r0, lsr #32		
eorscc	r3, r0, r0, lsr r0		
eorseq	r3, r0, r0, lsr r8		
strbtvc	r7, [r7], -r1, ror #4		
cmpmi	r0, r0, lsl #16		
ldrbpl	r5, [r8], #-3922	; 0xfffff0ae	
cmppl	r0, #84, 6	; 0x50000001	
ldrbpl	r3, [pc], #-351	; edd4 <SLCRUnlockKey+0xec7>	
cmpmi	pc, #84, 6	; 0x50000001	
cmpmi	pc, #76, 22	; 0x13000	
subspl	r4, r3, #76, 22	; 0x13000	
eorseq	r2, r0, r3, asr #32		
smlsldmi	r5, r5, r8, r2	; <UNPREDICTABLE>	
cmppl	r0, #99614720	; 0x5f00000	
cmppl	pc, #805306372	; 0x30000004	
strbmi	r5, [r9], #-596	; 0xfffffdac	
cmpmi	sp, r5, asr #30		
stmdacs	r0!, {r0, r1, r4, r6, r8, r9, fp, lr}		
ldccc	0, cr2, [ip], #-204	; 0xffffff34	
cmppl	r0, #32, 12	; 0x2000000	
cmppl	pc, #805306372	; 0x30000004	
strbmi	r5, [r9], #-596	; 0xfffffdac	
stmdbmi	r2, {r0, r2, r6, r8, r9, sl, fp, ip, lr}^		
stmdapl	r0, {r2, r4, r6, r8, fp, sp}		
cmppl	pc, #80, 6	; 0x40000001	
subspl	r4, pc, #4160	; 0x1040	
subsmi	r4, pc, #4160	; 0x1040	
cmpmi	r5, r1, asr #6		
subscs	r4, r2, r4, asr #8		
		; <UNDEFINED> instruction	 0x46467830
eorscc	r4, r0, r6, asr #6		
stmdapl	r0, {r4, r5, ip, sp}		
ldrbtpl	r6, [r5], #-851	; 0xfffffcad	
rsbvc	r6, r5, #6720	; 0x1a40	
strbtvc	r4, [r5], #-1887	; 0xfffff8a1	
rsbsvc	r6, r4, #1168	; 0x490	
stmdacs	r7!, {r1, r4, r6, r8, sl, sp, lr}^		
ldrbvs	r6, [r3, #-322]!	; 0xfffffebe	
rsbvc	r6, r4, #1090519040	; 0x41000000	
cmppl	r8, #41	; 0x29	
ldmdbvs	r4, {r0, r1, r5, r6, r8, sl, ip, sp, lr}^		
svcpl	0x0072656d		
strbtvs	r6, [r1], #-1362	; 0xfffffaae	
stmdacs	r7!, {r1, r4, r6, r8, sl, sp, lr}^		
ldrbvs	r6, [r3, #-322]!	; 0xfffffebe	
rsbvc	r6, r4, #1090519040	; 0x41000000	
cmppl	r8, #44	; 0x2c	
ldmdbmi	r4, {r0, r1, r6, r8, sl, ip, lr}^		
svcpl	0x0052454d		
svcpl	0x00525349		
movtpl	r4, #26191	; 0x664f	
eoreq	r5, r9, r5, asr #8		
subpl	r5, r1, #88	; 0x58	
cmpmi	r5, pc, asr r8		
cmppl	r0, #1375731712	; 0x52000000	
cmpmi	pc, #95	; 0x5f	
blmi	10e2bc8 <__undef_stack+0xfc9328>		
subscs	r4, sl, pc, asr r8		
subpl	r5, r1, #88	; 0x58	
cmpmi	r5, pc, asr r8		
cmppl	r0, #1375731712	; 0x52000000	
ldrbpl	r3, [pc, #-95]	; ee4d <SLCRUnlockKey+0xf40>	
svcpl	0x00545241		
svcpl	0x004b4c43		
cmppl	r5, r6, asr #4		
subseq	r4, sl, pc, asr r8		
smlsldmi	r5, r5, r8, r2	; <UNPREDICTABLE>	
cmpcc	r0, pc, asr r3		
ldrbpl	r5, [r4], #-3893	; 0xfffff0cb	
eorscs	r5, r1, r2, asr #4		
ldrcc	r7, [r1, #-34]!	; 0xffffffde	
ldccs	0, cr2, [r0], #-176	; 0xffffff50	
cfldr32cs	mvfx2, [r0], #-128	; 0xffffff80	
rsbcc	r2, r3, #32		
teqvs	r0, #44	; 0x2c	
teqcc	r0, r0, lsr ip		
subspl	r0, r8, #34	; 0x22	
cmpmi	pc, #18087936	; 0x1140000	
svcpl	0x00353150		
strbpl	r4, [r3, #-1363]	; 0xfffffaad	
ldrbmi	r4, [pc], #-1362	; eef8 <SLCRUnlockKey+0xfeb>	
ldrbmi	r4, [r5, -r5, asr #4]		
cmpmi	lr, pc, asr r5		
subcs	r4, r5, r2, asr #24		
ldrcc	r7, [r1, #-34]!	; 0xffffffde	
ldccs	0, cr2, [r0], #-176	; 0xffffff50	
cfldr32cs	mvfx2, [r0], #-128	; 0xffffff80	
cmncc	r3, r0, lsr #32		
teqvs	r0, #44	; 0x2c	
teqcc	r0, r1, lsr ip		
svcpl	0x005f0022		
strbtvc	r6, [lr], #-2421	; 0xfffff68b	
ldrbvc	r3, [pc], #-563	; ef28 <SLCRUnlockKey+0x101b>	
stclvs	8, cr5, [r9], #-0		
cmncc	lr, pc, asr r9		
stmdacs	r5, {r1, r2, r4, r5, sl, fp, lr}^		
rsbvc	r6, r4, #1090519040	; 0x41000000	
ldmdbvs	r8, {r0, r3, r5, sp}^		
cdpvs	15, 4, cr5, cr9, cr12, {3}		
teqmi	r8, r1, lsr r6		
ldmdbcs	r2!, {r2, r5, r6, sl, sp, lr}^		
cmpmi	r0, r0, lsl #16		
ldmdbmi	r8, {r1, r4, r6, r8, r9, sl, fp, ip, lr}^		
cmppl	r0, #603979777	; 0x24000001	
ldmdbmi	pc, {r0, r1, r2, r3, r4, r6, r8, ip, sp}^	; <UNPREDICTABLE>	
subscs	r5, r2, lr, asr #8		
svcpl	0x00535058		
cmpcc	r3, r9, asr #4		
strbpl	r4, [lr], #-2399	; 0xfffff6a1	
subeq	r4, r4, pc, asr r9		
subpl	r5, r1, #88	; 0x58	
		; <UNDEFINED> instruction	 0x3753505f
subpl	r5, r1, #398458880	; 0x17c00000	
svcpl	0x00305f54		
subspl	r4, r4, #1168	; 0x490	
cmppl	r0, #32, 16	; 0x200000	
subpl	r5, r1, #398458880	; 0x17c00000	
ldmdbmi	pc, {r2, r4, r6, ip, sp}^	; <UNPREDICTABLE>	
ldmdbmi	pc, {r1, r2, r3, r6, sl, ip, lr}^	; <UNPREDICTABLE>	
cdpvs	0, 4, cr0, cr9, cr4, {2}		
rsbsvc	r6, r2, #116, 10	; 0x1d000000	
cmnvc	r4, #117	; 0x75	
rsbsvc	r7, r4, #0, 6		
strbtvs	r2, [r1], #-2146	; 0xfffff79e	
cmnvs	r6, r2, ror ip		
svcpl	0x0020296c		
ldfvse	f6, [r3, #-380]!	; 0xfffffe84	
svcpl	0x00205f5f		
stclvs	6, cr7, [pc], #-380	; ee3c <SLCRUnlockKey+0xf2f>	
cfstrdvs	mvd7, [r9], #-388	; 0xfffffe7c	
ldmdacs	pc, {r0, r2, r5, r6, r8, r9, sl, fp, ip, lr}^	; <UNPREDICTABLE>	
ldrbtvc	r2, [r3], #-544	; 0xfffffde0	
strcs	r6, [r9, #-626]	; 0xfffffd8e	
ldrbcs	r2, [fp, #-3120]	; 0xfffff3d0	
mrcvs	13, 2, r5, cr12, cr1, {1}		
eorscs	r2, sl, r2, lsr #32		
eorvc	r2, r2, #58	; 0x3a	
strtvc	r2, [r8], -r2, lsr #32		
stccs	12, cr6, [r9], #-388	; 0xfffffe7c	
rsbscs	r2, r2, #32, 4		
strbtvs	r2, [r1], #-2080	; 0xfffff7e0	
stmdbcs	r0!, {r1, r4, r5, r6, r8, fp, sp}		
strbpl	r4, [pc, #-768]	; ecf0 <SLCRUnlockKey+0xde3>	
svcpl	0x0053544e		
svcpl	0x00524550		
svcmi	0x00434553		
stmdacs	r0!, {r1, r2, r3, r6, sl, lr}		
subpl	r5, r1, #88	; 0x58	
ldrbpl	r4, [r0, #-863]	; 0xfffffca1	
subpl	r4, pc, #2080374785	; 0x7c000001	
cmpmi	r8, r4, asr r5		
svcmi	0x00435f39		
cmpmi	pc, #343932928	; 0x14800000	
blmi	10e2d4c <__undef_stack+0xfc94ac>		
ldrbmi	r4, [r2, #-1631]	; 0xfffff9a1	
bpl	1226d68 <__undef_stack+0x110d4c8>		
ldmdbcs	r2!, {r5, r8, r9, sl, fp, sp}		
cmpmi	r0, r0, lsl #16		
ldrbpl	r5, [r8], #-3922	; 0xfffff0ae	
cmppl	r0, #84, 6	; 0x50000001	
subsmi	r3, pc, #95	; 0x5f	
cmpmi	r5, r1, asr #6		
subscs	r4, r2, r4, asr #8		
stmdacc	r6, {r4, r5, fp, ip, sp, lr}^		
eorscc	r3, r1, r0, lsr r0		
stmdapl	r0, {r4, r5, ip, sp}		
		; <UNDEFINED> instruction	 0x47554353
ldrbmi	r4, [pc], #-841	; f054 <SLCRUnlockKey+0x1147>	
svcpl	0x00545349		
cdpmi	4, 4, cr4, cr5, cr9, {2}		
		; <UNDEFINED> instruction	 0x464f5f54
strbpl	r5, [r5], #-838	; 0xfffffcba	
rsbscc	r3, r8, r0, lsr #32		
eorscc	r3, r0, r0, lsr r0		
eorseq	r3, r8, r0, lsr r0		
smlsldmi	r5, r5, r8, r2	; <UNPREDICTABLE>	
cmpcc	r0, pc, asr r3		
mcrmi	15, 2, r5, cr9, cr5, {1}		
svcpl	0x004c4156		
cdpmi	2, 4, cr5, cr1, cr2, {2}		
cmpmi	pc, r3, asr #16		
stmdbpl	r1, {r1, r4, r6, r9, ip, lr}^		
cmncc	r0, r0, lsr #4		
eorcc	r2, r0, r5, lsr ip		
eorcc	r2, r5, ip, lsr #32		
teqvs	r0, #44	; 0x2c	
eorcs	r2, r0, r7, lsr ip		
eorcs	r3, ip, r3, ror #10		
stmdapl	r0, {r1, r2, r4, r5, r9, sp}		
svcpl	0x00524150		
svcpl	0x00375350		
cmpmi	r3, ip, asr #4		
movtmi	r4, #22595	; 0x5843	
cmppl	pc, #95	; 0x5f	
ldmdbmi	r8, {r0, r1, r2, r3, r4, r6, r8, lr}^		
movtpl	r4, #4703	; 0x125f	
strbmi	r4, [r4], #-325	; 0xfffffebb	
ldmdavc	r0!, {r1, r4, r6, sp}		
subcc	r3, r6, r6, asr #16		
eorscc	r3, r0, r2, lsr r0		
ldrbmi	r5, [r2, #-2048]	; 0xfffff800	
subpl	r5, r3, r7, asr #30		
cmpmi	pc, #805306373	; 0x30000005	
strbpl	r4, [r9], #-607	; 0xfffffda1	
rsbscc	r3, r8, #32		
eorscc	r3, r0, r0, lsr r0		
eorseq	r3, r0, r0, lsr r0		
stfvse	f6, [ip], #-268	; 0xfffffef4	
blvs	18e7600 <__undef_stack+0x17cdd60>		
rsbeq	r6, r6, r2, asr r5		
subpl	r5, r1, #88	; 0x58	
		; <UNDEFINED> instruction	 0x3753505f
		; <UNDEFINED> instruction	 0x5650475f
cmppl	pc, #95	; 0x5f	
ldmdbmi	r8, {r0, r1, r2, r3, r4, r6, r8, lr}^		
smlsldmi	r4, r9, pc, r8	; <UNPREDICTABLE>	
strbmi	r4, [r4], #-328	; 0xfffffeb8	
ldmdavc	r0!, {r1, r4, r6, sp}		
ldrtmi	r3, [r9], -r6, asr #16		
strbmi	r4, [r6], -r6, asr #12		
cdpmi	5, 4, cr5, cr9, cr0, {0}		
svcpl	0x00323354		
subscs	r4, r8, sp, asr #2		
ldmdbmi	r5, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}^		
eorscc	r5, r3, #1308622848	; 0x4e000000	
stmdapl	r1, {r0, r1, r2, r3, r4, r6, r8, sl, fp, lr}^		
strpl	r5, [r0, #-3935]	; 0xfffff0a1	
svcpl	0x00544e49		
movtpl	r4, #5452	; 0x154c	
svcpl	0x00323354		
subscs	r4, r8, sp, asr #2		
ldmdbmi	r5, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}^		
cfldrdmi	mvd5, [pc], {78}	; 0x4e	
ldrbpl	r4, [r3], #-325	; 0xfffffebb	
lfmmi	f3, 2, [pc, #-204]	; f094 <SLCRUnlockKey+0x1187>	
svcpl	0x005f5841		
cmnvs	r3, #0, 18		
cfldrdvs	mvd7, [r2], #-440	; 0xfffffe48	
cmpvs	pc, #40, 30	; 0xa0	
svcpl	0x00282029		
ldmdbvc	r4!, {r0, r1, r2, r3, r4, r6, r8, r9, sp, lr}^		
cfldr64vs	mvdx6, [pc], {112}	; 0x70	
strbvc	r6, [fp, #-3951]!	; 0xfffff091	
svcpl	0x005f2870		
svcpl	0x00262963		
stmdapl	r0, {r0, r1, r6, r8, fp, sp}		
svcpl	0x00524150		
svcpl	0x00375350		
svcpl	0x00554d50		
svcpl	0x00535f30		
svcpl	0x00495841		
stmdami	r7, {r3, r6, r8, fp, lr}^		
subpl	r4, r4, #1090519040	; 0x41000000	
ldrbtmi	r3, [r8], -r0, lsr #32		
teqcc	r9, r8, lsr r8		
subeq	r4, r6, r6, asr #12		
svcpl	0x00535058		
qdaddcc	r5, r3, r9		
strbpl	r4, [lr], #-2399	; 0xfffff6a1	
subcs	r4, r4, pc, asr r9		
strmi	r3, [r0], #-312	; 0xfffffec8	
svcpl	0x00415441		
movtmi	r5, #59731	; 0xe953	
rsbsvs	r6, r3, #32, 8	; 0x20000000	
stmdbvs	r0, {r3, r5, r8, fp, sp}		
stmdbvs	r4!, {r0, r1, r4, r5, r6, fp, ip, sp, lr}^		
ldmdacs	r4!, {r0, r1, r2, r5, r6, r8, fp, sp, lr}^		
stmdbcs	r3!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}^		
svcpl	0x005f2820		
rsbsvc	r7, r9, r3, ror #8		
svcvs	0x006c5f65		
rsbsvc	r6, r5, pc, ror #22		
cmpvs	pc, #40, 30	; 0xa0	
svcpl	0x00282629		
mrcmi	12, 2, r7, cr15, cr8, {2}		
stmdapl	r0, {r0, r3, r5, r8, fp, sp}		
svcpl	0x00474552		
ldmdbmi	r3, {r1, r2, r6, ip, lr}^		
cmpmi	r6, r4, asr #30		
mcrmi	9, 2, r4, cr1, cr2, {2}		
cmpmi	sp, r4, asr pc		
stmdacs	r0!, {r0, r1, r4, r6, r8, r9, fp, lr}		
subcs	r7, r6, r0, lsr r8		
		; <UNDEFINED> instruction	 0x46203c3c
strbmi	r5, [r9], #-848	; 0xfffffcb0	
subpl	r5, r1, #99614720	; 0x5f00000	
strbpl	r4, [lr], #-329	; 0xfffffeb7	
strbpl	r4, [r9], #-607	; 0xfffffda1	
subspl	r0, r8, #41	; 0x29	
ldrbmi	r4, [pc], -r5, asr #14		
subpl	r5, r3, #80, 6	; 0x40000001	
strbpl	r5, [pc, #-607]	; efe5 <SLCRUnlockKey+0x10d8>	
cfldrdmi	mvd4, [pc, #-312]	; f110 <SLCRUnlockKey+0x1203>	
cmppl	r5, #1168	; 0x490	
subcs	r4, r6, r9, asr #28		
sfmcc	f3, 4, [r0], #-160	; 0xffffff60	
eorscc	r2, r2, #60	; 0x3c	
ldrbpl	r0, [r8], #-41	; 0xffffffd7	
strbvc	r7, [r3], #-621	; 0xfffffd93	
stmdbvs	r4, {r1, r4, r5, r6, r8, r9, sl, fp, ip, lr}^		
stfvse	f6, [r2], #-460	; 0xfffffe34	
strbtvc	r4, [lr], #-2405	; 0xfffff69b	
hvcvs	8834	; 0x2282	
strbvs	r6, [r1], #-1395	; 0xfffffa8d	
cmnvc	r5, #100, 4	; 0x40000006	
ldclvs	12, cr2, [r4, #-460]	; 0xfffffe34	
rsbsvc	r4, r4, #-939524095	; 0xc8000001	
rsbvs	r7, sp, #327155712	; 0x13800000	
eorcs	r7, r9, r5, ror #4		
rsbvc	r5, sp, #88, 8	; 0x58000000	
svcpl	0x00727443		
strbtvc	r7, [r9], #-599	; 0xfffffda9	
strbvs	r5, [r5, -r5, ror #4]!		
cmpvs	r2, r8, lsr #16		
strbvs	r6, [r1], #-1395	; 0xfffffa8d	
cmnvc	r5, #100, 4	; 0x40000006	
eorcs	r2, ip, r3, ror r9		
rsbvc	r5, sp, #40, 8	; 0x28000000	
cdpmi	4, 7, cr7, cr2, cr3, {2}		
strbvs	r6, [r2, #-3445]!	; 0xfffff28b	
eorcs	r2, ip, r2, ror r9		
svcpl	0x00435458		
subspl	r4, r3, #84, 6	; 0x50000001	
		; <UNDEFINED> instruction	 0x46464f5f
cfldr64cs	mvdx4, [r4], {83}	; 0x53	
ldrbpl	r2, [r8], #-2080	; 0xfffff7e0	
strbvc	r7, [r3], #-621	; 0xfffffd93	
ldrbvs	r5, [r2, #-3954]	; 0xfffff08e	
ldrbvs	r6, [r2, #-1121]	; 0xfffffb9f	
eormi	r2, r8, #6750208	; 0x670000	
cmnmi	r5, r1, ror #6		
ldrbvs	r6, [r2, #-1124]!	; 0xfffffb9c	
stccs	3, cr7, [r9], #-460	; 0xfffffe34	
ldclvs	8, cr2, [r4, #-128]	; 0xffffff80	
rsbsvc	r4, r4, #-939524095	; 0xc8000001	
rsbvs	r7, sp, #327155712	; 0x13800000	
sfmcs	f7, 4, [r9], #-404	; 0xfffffe6c	
cmpmi	r4, #32, 16	; 0x200000	
movtpl	r5, #13407	; 0x345f	
		; <UNDEFINED> instruction	 0x464f5f52
strbpl	r5, [r5], #-838	; 0xfffffcba	
eorcs	r2, r6, r9, lsr #32		
ldrbpl	r2, [r8], #-126	; 0xffffff82	
movtpl	r5, #16195	; 0x3f43	
mcrmi	15, 2, r5, cr5, cr2, {2}		
strbmi	r4, [ip, #-577]	; 0xfffffdbf	
strbpl	r4, [lr], #-2399	; 0xfffff6a1	
movtpl	r4, #7519	; 0x1d5f	
eoreq	r2, r9, fp, asr #18		
svcpl	0x004c4958		
subpl	r4, sp, r3, asr #30		
cdpmi	14, 4, cr4, cr5, cr15, {2}		
movtpl	r5, #40788	; 0x9f54	
cmpmi	r4, pc, asr r3		
strbmi	r5, [r5], #-1106	; 0xfffffbae	
rsbscc	r3, r8, #32		
eorscc	r3, r2, #536870915	; 0x20000003	
eorseq	r3, r2, r2, lsr r2		
subpl	r5, r1, #88	; 0x58	
stmdbmi	r9, {r0, r1, r2, r3, r4, r6, fp, ip, lr}^		
svcpl	0x00535043		
mcrrmi	15, 3, r5, r3, cr1		
svcpl	0x004b434f		
stmdapl	r0!, {r3, r6, r9, fp, ip, lr}		
svcpl	0x00524150		
movtmi	r4, #39256	; 0x9958	
cmpcc	pc, r0, asr r3	; <UNPREDICTABLE>	
teqmi	r2, #1556480	; 0x17c000	
blmi	13200f4 <__undef_stack+0x1206854>		
ldrbmi	r4, [r2, #-1631]	; 0xfffff9a1	
bpl	12270c4 <__undef_stack+0x110d824>		
cmpmi	r0, r0, lsl #16		
ldrbmi	r5, [r8], #-3922	; 0xfffff0ae	
svcpl	0x00474643		
strbmi	r5, [r4, #-3888]	; 0xfffff0d0	
strbmi	r4, [r3, #-2390]	; 0xfffff6aa	
subcs	r4, r4, pc, asr r9		
subpl	r5, r1, #88	; 0x58	
		; <UNDEFINED> instruction	 0x3753505f
		; <UNDEFINED> instruction	 0x5645445f
smlsldmi	r4, r6, pc, r3	; <UNPREDICTABLE>	
ldrbmi	r3, [pc], #-95	; f3ac <SLCRUnlockKey+0x149f>	
movtmi	r5, #38469	; 0x9645	
strbmi	r5, [r9], #-3909	; 0xfffff0bb	
cmpmi	r3, #0, 16		
cfstrdmi	mvd5, [r9, #-340]	; 0xfffffeac	
cmpmi	pc, #1342177284	; 0x50000004	
subspl	r4, r4, #1264	; 0x4f0	
ldrbmi	r4, [pc, #-3151]	; e779 <SLCRUnlockKey+0x86c>	
stfmie	f4, [r2], {78}	; 0x4e	
cmpmi	sp, r5, asr #30		
eorcc	r4, r0, r3, asr fp		
eorscc	r3, r0, r8, ror r0		
eorscc	r3, r0, r0, lsr r0		
mcrmi	0, 2, r0, cr9, cr1, {1}		
subspl	r5, r4, #84	; 0x54	
mcrmi	13, 2, r4, cr9, cr15, {2}		
svcpl	0x002d2820		
strbpl	r4, [lr], #-2399	; 0xfffff6a1	
svcpl	0x00525450		
svcpl	0x0058414d		
eorcs	r2, sp, pc, asr r0		
stmdapl	r0, {r0, r4, r5, r8, fp, sp}		
svcpl	0x00524150		
subpl	r5, r1, #88, 10	; 0x16000000	
svcpl	0x00535054		
cmpmi	r8, r0, lsr pc		
svcmi	0x004d5f53		
subcs	r4, sp, r4, asr #10		
subspl	r0, r8, #48	; 0x30	
cmpmi	pc, #18087936	; 0x1140000	
svcpl	0x00353150		
svcpl	0x004d4354		
ldrbmi	r5, [r0, #-2388]	; 0xfffff6ac	
cmncc	r0, r0, lsr #4		
eorcc	r2, r0, r5, lsr ip		
eorcc	r2, r5, ip, lsr #32		
teqvs	r0, #44	; 0x2c	
eorcs	r2, r0, r0, lsr ip		
eorcs	r3, ip, r3, rrx		
stmdapl	r0, {r1, r4, r5, r9, sp}		
		; <UNDEFINED> instruction	 0x47554353
subspl	r4, pc, r9, asr #6		
svcpl	0x00444e45		
ldmdbmi	r4, {r0, r3, r6, r9, sl, fp, lr}^		
cmpmi	sp, r4, asr #30		
eorcc	r4, r0, r3, asr fp		
eorscc	r3, r0, r8, ror r0		
		; <UNDEFINED> instruction	 0x46333030
cmppl	r8, #70	; 0x46	
subspl	r5, r3, r4, asr pc		
ldrbmi	r5, [r2, #-3913]	; 0xfffff0b7	
strbpl	r4, [r9], -r3, asr #10		
strbpl	r5, [pc], -r5, asr #30		
ldrbpl	r5, [r2, #-581]	; 0xfffffdbb	
teqcc	r1, lr, asr #32		
stmdapl	r0, {r0, r2, r4, r5, sl, ip, sp}		
svcpl	0x00474552		
cmpcc	r2, r7, asr #32		
cmncc	r2, r5, lsr r0		
svcpl	0x005f0035		
strbpl	r4, [r1], #-3152	; 0xfffff3b0	
ldclmi	15, cr4, [r2, #-280]	; 0xfffffee8	
subscs	r4, pc, pc, asr r8	; <UNPREDICTABLE>	
cmpmi	r0, r0, lsl #16		
cmppl	r0, #328	; 0x148	
		; <UNDEFINED> instruction	 0x46415f37
svcpl	0x00335f49		
stmdapl	r1, {r0, r1, r4, r6, r8, r9, sl, fp, ip, lr}^		
stmdbmi	r8, {r0, r3, r6, r8, r9, sl, fp, ip, lr}^		
strbmi	r4, [r1], #-2119	; 0xfffff7b9	
eorcc	r5, r0, r4, asr #4		
eorscc	r4, r8, r8, ror r6		
		; <UNDEFINED> instruction	 0x46464230
cmppl	r8, #70	; 0x46	
ldrbpl	r4, [r4, #-340]	; 0xfffffeac	
subcs	r5, r8, r3, asr pc		
ldrbpl	r5, [r3], #-2048	; 0xfffff800	
mcrmi	14, 2, r4, cr1, cr15, {2}		
mcrrmi	15, 4, r5, r1, cr4		
stclmi	7, cr4, [lr, #-292]	; 0xfffffedc	
svcpl	0x00544e45		
svcmi	0x00525245		
ldrtcc	r2, [r1], #-82	; 0xffffffae	
subeq	r3, ip, r4, lsr r8		
svcpl	0x00535058		
ldrbpl	r4, [r2], #-341	; 0xfffffeab	
cmpmi	r2, r0, lsr pc		
strbmi	r4, [r1], #-1363	; 0xfffffaad	
eorcc	r5, r0, r4, asr #4		
eorscc	r4, r0, r8, ror r5		
eorscc	r3, r0, r0, lsr r0		
subspl	r0, r8, r0, lsr r0		
strbmi	r5, [r7, #-3923]	; 0xfffff0ad	
ldrbpl	r3, [pc, -sp, asr #32]		
svcpl	0x00454b41		
svcpl	0x00544e49		
strcc	r4, [r0, #-1097]!	; 0xfffffbb7	
svcpl	0x005f0035		
svcpl	0x00746e69		
ldrbtvc	r6, [r3], #-358	; 0xfffffe9a	
ldrbvc	r3, [pc], #-1078	; f53c <SLCRUnlockKey+0x162f>	
		; <UNDEFINED> instruction	 0x6665645f
strbtvs	r6, [r5], #-3689	; 0xfffff197	
svcpl	0x00003120		
teqcc	r0, r3, asr r0		
cmppl	r8, #48	; 0x30	
stmdbmi	r7, {r0, r1, r6, r8, sl, ip, lr}^		
ldrbmi	r5, [r2, #-3907]	; 0xfffff0bd	
cmpmi	sp, r6, asr pc		
eorcc	r4, r0, r3, asr fp		
		; <UNDEFINED> instruction	 0x46303078
eorscc	r4, r0, r6, asr #12		
subspl	r0, r8, #48	; 0x30	
cmpmi	pc, #18087936	; 0x1140000	
svcpl	0x00353150		
strbpl	r4, [lr], #-3907	; 0xfffff0bd	
svcpl	0x004c4f52		
stmdbmi	r2, {r0, r1, r6, r8, r9, sl, fp, ip, lr}^		
ldmdavc	r0!, {r2, r4, r6, sp}		
eorscc	r3, r0, r0, lsr r0		
ldrtcc	r3, [r0], #-48	; 0xffffffd0	
cmpmi	r0, r0, lsl #16		
cmppl	r0, #328	; 0x148	
mrrcmi	15, 3, r5, r3, cr7		
subscc	r5, pc, r3, asr #4		
cmpmi	pc, pc, asr r3	; <UNPREDICTABLE>	
ldmdami	pc, {r3, r4, r6, r8, fp, lr}^	; <UNPREDICTABLE>	
cmpmi	r8, r9, asr #14		
subscs	r4, r2, r4, asr #8		
stmdacc	r6, {r4, r5, fp, ip, sp, lr}^		
		; <UNDEFINED> instruction	 0x46303030
stmdapl	r0, {r1, r2, r6, r9, sl, lr}		
svcpl	0x00474552		
ldrcc	r5, [r1, #-579]!	; 0xfffffdbd	
cmncc	r2, r0, lsr #6		
cmppl	r8, #53	; 0x35	
stmdbmi	r7, {r0, r1, r6, r8, sl, ip, lr}^		
movtmi	r5, #8003	; 0x1f43	
ldrbmi	r4, [r6, #-2388]	; 0xfffff6ac	
movtpl	r4, #7519	; 0x1d5f	
ldmdavc	r0!, {r0, r1, r3, r6, sp}		
eorscc	r3, r0, r0, lsr r0		
teqcc	r0, r0, lsr r0		
rsbsvc	r7, r4, #0, 6		
rsbvc	r6, r4, #40, 2		
stclvs	6, cr7, [r1], #-176	; 0xffffff50	
svcpl	0x005f2029		
svcpl	0x006d7361		
svcpl	0x005f205f		
smcvs	50934	; 0xc6f6	
strbvs	r6, [ip, #-2420]!	; 0xfffff68c	
eorcs	r5, r8, pc, asr pc		
rsbsvc	r7, r4, #-2013265920	; 0x88000000	
cfldr32cs	mvfx2, [r0], #-36	; 0xffffffdc	
cfldr32pl	mvfx2, [r1, #-364]!	; 0xfffffe94	
eorcs	r6, r2, ip, asr lr		
eorscs	r2, sl, sl, lsr r0		
eorcs	r7, r2, r2, lsr #4		
stclvs	6, cr7, [r1], #-160	; 0xffffff60	
eorcs	r2, r0, #10496	; 0x2900	
stmdacs	r0!, {r1, r4, r5, r6, r9, sp}		
ldmdbcs	r2!, {r0, r5, r6, sl, sp, lr}^		
stmdapl	r0, {r5, r8, fp, sp}		
svcpl	0x00474552		
subpl	r5, r6, #80740352	; 0x4d00000	
cmppl	r3, r0, lsr pc		
cfldrdmi	mvd5, [pc, #-328]	; f4fc <SLCRUnlockKey+0x15ef>	
subcs	r5, fp, r1, asr #6		
ldrbtmi	r3, [r8], -r8, lsr #32		
eorscs	r3, ip, r0, lsr #24		
smlsldmi	r5, r5, r8, r2	; <UNPREDICTABLE>	
		; <UNDEFINED> instruction	 0x46564d5f
cmppl	pc, #82	; 0x52	
svcpl	0x00545251		
ldmdbcs	r4, {r1, r6, r8, fp, lr}^		
cmpmi	r0, r0, lsl #16		
cmppl	r0, #328	; 0x148	
cmpmi	r3, #55, 30	; 0xdc	
strbpl	r5, [r4], #-1877	; 0xfffff8ab	
ldrbmi	r3, [pc], #-95	; f678 <SLCRUnlockKey+0x176b>	
movtmi	r5, #38469	; 0x9645	
strbmi	r5, [r9], #-3909	; 0xfffff0bb	
stmdapl	r0, {r5, ip, sp}		
svcpl	0x00474552		
ldrcc	r5, [r1, #-67]!	; 0xffffffbd	
movtpl	r4, #59743	; 0xe95f	
strbmi	r5, [r6, #-3924]	; 0xfffff0ac	
subspl	r5, r5, #1090519040	; 0x41000000	
eorscs	r5, r4, r5, asr #30		
ldrcc	r7, [r1, #-34]!	; 0xffffffde	
ldccs	0, cr2, [r0], #-176	; 0xffffff50	
cfldr32cs	mvfx2, [r0], #-128	; 0xffffff80	
rsbcc	r2, r3, r0, lsr #32		
teqvs	r0, #44	; 0x2c	
strtcc	r2, [r0], #-3122	; 0xfffff3ce	
subspl	r0, r8, #34	; 0x22	
cmpmi	pc, #18087936	; 0x1140000	
svcpl	0x00353150		
svcmi	0x004d454d		
		; <UNDEFINED> instruction	 0x465f5952
ldrbpl	r4, [r4, #-325]	; 0xfffffebb	
cmpcc	pc, #343932928	; 0x14800000	
cmncc	r0, r0, lsr #4		
eorcc	r2, r0, r5, lsr ip		
eorcc	r2, r5, ip, lsr #32		
teqvs	r0, #44	; 0x2c	
eorcs	r2, r0, r0, lsr ip		
eorcs	r3, ip, r3, ror #2		
stmdapl	r0, {r0, r1, r2, r4, r5, r9, sp}		
svcpl	0x00474552		
eorscs	r5, r3, r3, asr #32		
subspl	r0, r8, r3, lsr r0		
subspl	r5, pc, r1, asr #4		
ldmdbmi	pc, {r0, r1, r4, r6, r8, r9, sl, ip, sp}^	; <UNPREDICTABLE>	
svcpl	0x0043544e		
ldrbpl	r4, [r3], #-2372	; 0xfffff6bc	
cmppl	pc, #95	; 0x5f	
ldmdbmi	r8, {r0, r1, r2, r3, r4, r6, r8, lr}^		
smlsldmi	r4, r9, pc, r8	; <UNPREDICTABLE>	
strbmi	r4, [r4], #-328	; 0xfffffeb8	
ldmdavc	r0!, {r1, r4, r6, sp}		
subcc	r3, r6, r6, asr #16		
		; <UNDEFINED> instruction	 0x46464631
cmpvs	r3, #0, 16		
cfstrdvs	mvd5, [r9, #-468]!	; 0xfffffe2c	
ldrbpl	r7, [pc, -r5, ror #4]		
ldrbvs	r6, [r4, #-2418]!	; 0xfffff68e	
stmdacs	r7!, {r1, r4, r6, r8, sl, sp, lr}^		
ldrbvs	r6, [r3, #-322]!	; 0xfffffebe	
rsbvc	r6, r4, #1090519040	; 0x41000000	
strbvs	r5, [r5, -ip, lsr #4]!		
cmnvc	r6, #82837504	; 0x4f00000	
strtmi	r7, [ip], #-1125	; 0xfffffb9b	
stmdbcs	r1!, {r0, r5, r6, sl, ip, sp, lr}^		
stclvs	8, cr5, [r9], #-128	; 0xffffff80	
ldrbtvc	r4, [r5], #-3935	; 0xfffff0a1	
stmdacs	r8!, {r0, r1, r4, r5, r9, ip, sp}		
ldrbvs	r6, [r3, #-322]!	; 0xfffffebe	
rsbvc	r6, r4, #1090519040	; 0x41000000	
eorcs	r2, fp, r9, lsr #32		
strbvs	r5, [r5, -r8, lsr #4]!		
cmnvc	r6, #82837504	; 0x4f00000	
cfstrscs	mvf7, [r9], #-404	; 0xfffffe6c	
cmpvs	r4, r0, lsr #16		
stmdbcs	r9!, {r2, r4, r5, r6, r8, sp, lr}		
cmppl	r0, #0, 16		
stclmi	7, cr4, [r5, #-380]	; 0xfffffe84	
mcrmi	15, 2, r5, cr9, cr0, {1}		
strbmi	r5, [r9], #-3924	; 0xfffff0ac	
eorseq	r3, r4, r0, lsr #10		
svcpl	0x00545358		
subsmi	r5, pc, #1610612740	; 0x60000004	
mrrcmi	6, 5, r4, pc, cr5	; <UNPREDICTABLE>	
strbmi	r4, [fp, #-847]	; 0xfffffcb1	
ldrtcc	r2, [r1], #-68	; 0xffffffbc	
stmdapl	r0, {r4, r5, r9, ip, sp}		
svcpl	0x00524150		
cmpmi	sp, r8, asr r5		
svcpl	0x00535043		
mcrmi	15, 2, r5, cr5, cr0, {1}		
cmppl	pc, #1157627904	; 0x45000000	
svcpl	0x0052434c		
ldcmi	0, cr3, [r0, #-196]!	; 0xffffff3c	
svcpl	0x00737062		
subscc	r4, r6, r4, asr #18		
stmdapl	r0, {r5, fp, ip, sp}		
ldrbmi	r5, [pc], #-1107	; f7d4 <SLCRUnlockKey+0x18c7>	
cmppl	pc, #1073741843	; 0x40000013	
stmdbmi	ip, {r0, r1, r2, r6, r8, r9, sl, fp, ip, lr}^		
		; <UNDEFINED> instruction	 0x465f5453
subcs	r4, ip, r5, asr ip		
ldfmis	f3, [r7], #-212	; 0xffffff2c	
strbmi	r5, [r9, -r0, lsl #6]		
svcmi	0x0054415f		
svcpl	0x0043494d		
subcs	r4, lr, sp, asr #18		
svcpl	0x005f2d28		
stmdbmi	r4, {r0, r1, r4, r6, sl, ip, lr}^		
ldrbmi	r5, [pc, #-1102]	; f3b6 <SLCRUnlockKey+0x14a9>	
stmdbmi	r8!, {r3, r4, r6, ip, lr}		
cfldrdmi	mvd5, [pc, #-312]	; f6d4 <SLCRUnlockKey+0x17c7>	
eorcs	r5, r9, r1, asr #16		
ldmdbcs	r1!, {r0, r2, r3, r5, sp}		
stmdami	r3, {r8, r9, sl, ip, lr}^		
lfmmi	f5, 2, [pc, #-260]	; f718 <SLCRUnlockKey+0x180b>	
svcpl	0x00204e49		
stmdami	r3, {r0, r1, r2, r3, r4, r6, r8, r9, sl, ip, lr}^		
lfmmi	f5, 2, [pc, #-260]	; f724 <SLCRUnlockKey+0x1817>	
svcpl	0x005f4e49		
cmpmi	r0, r0, lsl #16		
cmppl	r0, #328	; 0x148	
ldrbpl	r5, [r4], #-3895	; 0xfffff0c9	
svcpl	0x00305f43		
svcpl	0x00435454		
svcpl	0x004b4c43		
cmppl	r5, r6, asr #4		
subscs	r4, sl, pc, asr r8		
teqcc	r1, r1, lsr r1		
teqcc	r1, r1, lsr r1		
subspl	r0, r8, #53	; 0x35	
ldrbmi	r4, [pc], -r5, asr #14		
strbmi	r5, [r9], #-848	; 0xfffffcb0	
subpl	r5, r1, #95	; 0x5f	
stmdbmi	r2, {r2, r4, r6, r8, r9, sl, fp, ip, lr}^		
stmdacc	r8!, {r2, r4, r6, sp}		
subspl	r0, r8, #41	; 0x29	
cmpmi	pc, #18087936	; 0x1140000	
eorscs	r3, r4, r2, asr r1		
ldrtcc	r7, [r1], #-611	; 0xfffffd9d	
cdpmi	5, 4, cr5, cr9, cr0, {0}		
subspl	r5, r4, #84	; 0x54	
stmdapl	r1, {r0, r1, r2, r3, r4, r6, r8, sl, fp, lr}^		
ldrbpl	r5, [pc, #-3872]	; e96c <SLCRUnlockKey+0xa5f>	
subspl	r4, r4, r9, asr #28		
lfmmi	f5, 2, [pc, #-336]	; f744 <SLCRUnlockKey+0x1837>	
svcpl	0x005f5841		
strbpl	r4, [lr], #-2304	; 0xfffff700	
cmpmi	sp, r8, lsr pc		
svcpl	0x005f2058		
ldmdacc	r4, {r0, r3, r6, r9, sl, fp, lr}^		
stmdapl	r1, {r0, r1, r2, r3, r4, r6, r8, sl, fp, lr}^		
svcpl	0x00005f5f		
		; <UNDEFINED> instruction	 0x7661685f
svcvs	0x006c5f65		
eorscc	r6, r3, #28835840	; 0x1b80000	
stmdapl	r0, {r5, r8, ip, sp}		
svcpl	0x00474552		
ldrcc	r5, [r1, #-67]!	; 0xffffffbd	
ldmdapl	r5, {r0, r1, r2, r3, r4, r6, r8, lr}^		
movtpl	r4, #59743	; 0xe95f	
cmpmi	r6, r4, asr pc		
svcpl	0x00544c55		
strbpl	r5, [r1], #-1107	; 0xfffffbad	
eorcs	r5, r0, #1409286145	; 0x54000001	
ldfcss	f3, [r5], #-448	; 0xfffffe40	
eorcs	r3, ip, r0, lsr #32		
eorcs	r3, ip, r5, lsr #32		
ldccs	3, cr6, [r5], #-128	; 0xffffff80	
cmncc	r3, r0, lsr #32		
eorscs	r2, r1, #44	; 0x2c	
ldclvs	8, cr5, [r4, #-0]		
rsbsvc	r4, r4, #-939524095	; 0xc8000001	
strbtvc	r5, [r5], #-863	; 0xfffffca1	
strbtvs	r6, [r1], #-3916	; 0xfffff0b4	
stmdacs	r7!, {r1, r4, r6, r8, sl, sp, lr}^		
ldrbvs	r6, [r3, #-322]!	; 0xfffffebe	
rsbvc	r6, r4, #1090519040	; 0x41000000	
ldclcs	3, cr7, [r3], #-404	; 0xfffffe6c	
cmnmi	r2, #84, 26	; 0x1500	
strbvc	r7, [lr, #-628]	; 0xfffffd8c	
rsbvc	r6, r5, #-805306362	; 0xd0000006	
strbvs	r5, [r5, -ip, lsr #4]!		
ldrbvs	r7, [r4, #-873]!	; 0xfffffc97	
stclvs	6, cr5, [r1], #-456	; 0xfffffe38	
eorcs	r6, r9, r5, ror r5		
rsbvc	r5, sp, #88, 8	; 0x58000000	
svcpl	0x00727443		
strbtvc	r7, [r9], #-599	; 0xfffffda9	
strbvs	r5, [r5, -r5, ror #4]!		
cmpvs	r2, r8, lsr #16		
strbvs	r6, [r1], #-1395	; 0xfffffa8d	
cmnvc	r5, #100, 4	; 0x40000006	
eorcs	r2, ip, r3, ror r9		
rsbvc	r5, sp, #40, 8	; 0x28000000	
cdpmi	4, 7, cr7, cr2, cr3, {2}		
strbvs	r6, [r2, #-3445]!	; 0xfffff28b	
eorcs	r2, ip, r2, ror r9		
svcpl	0x00435458		
svcpl	0x00524c54		
movtpl	r4, #26191	; 0x664f	
eorcs	r5, ip, r5, asr #8		
strbvs	r5, [r5, -r8, lsr #4]!		
ldrbvs	r7, [r4, #-873]!	; 0xfffffc97	
stclvs	6, cr5, [r1], #-456	; 0xfffffe38	
stmdbcs	r9!, {r0, r2, r4, r5, r6, r8, sl, sp, lr}		
cmpmi	r0, r0, lsl #16		
cmppl	r8, #328	; 0x148	
cmppl	r0, #80, 18	; 0x140000	
ldmdbmi	pc, {r0, r1, r2, r3, r4, r6, r8, ip, sp}^	; <UNPREDICTABLE>	
subscs	r5, r2, lr, asr #8		
svcpl	0x00535058		
qdaddcc	r5, r3, r9		
strbpl	r4, [lr], #-2399	; 0xfffff6a1	
subeq	r4, r4, pc, asr r9		
svcpl	0x00535058		
cmpmi	r7, r6, asr #32		
ldmdbmi	pc, {r0, r4, r5, r8, ip, sp}^	; <UNPREDICTABLE>	
ldmdbmi	pc, {r1, r2, r3, r6, sl, ip, lr}^	; <UNPREDICTABLE>	
ldrcc	r2, [r8, -r4, asr #32]!		
ldclvs	8, cr5, [r4, #-0]		
rsbsvc	r4, r4, #-939524095	; 0xc8000001	
cmnvc	r9, #1593835520	; 0x5f000000	
strbvs	r6, [ip, #-609]!	; 0xfffffd9f	
cmnvc	r1, #40, 4	; 0x80000002	
strbtvs	r4, [r4], #-357	; 0xfffffe9b	
cmnvc	r3, #478150656	; 0x1c800000	
rsbvc	r5, sp, #44, 8	; 0x2c000000	
cdpmi	4, 7, cr7, cr2, cr3, {2}		
strbvs	r6, [r2, #-3445]!	; 0xfffff28b	
stmdapl	r0!, {r1, r4, r5, r6, r8, fp, sp}		
cmnmi	r2, #84, 26	; 0x1500	
		; <UNDEFINED> instruction	 0x575f7274
ldrbvs	r6, [r4, #-2418]!	; 0xfffff68e	
stmdacs	r7!, {r1, r4, r6, r8, sl, sp, lr}^		
cmnvc	r1, #40, 4	; 0x80000002	
strbtvs	r4, [r4], #-357	; 0xfffffe9b	
cmnvc	r3, #478150656	; 0x1c800000	
stmdacs	r0!, {r0, r3, r5, sl, fp, sp}		
cmnmi	r2, #84, 26	; 0x1500	
strbvc	r7, [lr, #-628]	; 0xfffffd8c	
rsbvc	r6, r5, #-805306362	; 0xd0000006	
stmdapl	r0!, {r0, r3, r5, sl, fp, sp}		
ldrbpl	r4, [pc], #-852	; fa1c <SLCRUnlockKey+0x1b0f>	
svcpl	0x00525343		
movtpl	r4, #26191	; 0x664f	
eorcs	r5, ip, r5, asr #8		
ldclvs	8, cr5, [r4, #-160]	; 0xffffff60	
rsbsvc	r4, r4, #-939524095	; 0xc8000001	
cmnvs	r5, pc, asr r2		
strbvs	r5, [r5, -r4, ror #4]!		
cmpvs	r2, r8, lsr #16		
strbvs	r6, [r1], #-1395	; 0xfffffa8d	
cmnvc	r5, #100, 4	; 0x40000006	
eorcs	r2, ip, r3, ror r9		
rsbvc	r5, sp, #40, 8	; 0x28000000	
cdpmi	4, 7, cr7, cr2, cr3, {2}		
strbvs	r6, [r2, #-3445]!	; 0xfffff28b	
eorcs	r2, ip, r2, ror r9		
svcpl	0x00435458		
subspl	r4, r3, #84, 6	; 0x50000001	
		; <UNDEFINED> instruction	 0x46464f5f
ldmdbcs	r4, {r0, r1, r4, r6, r8, sl, lr}^		
cfmadda32vc	mvax1, mvax2, mvfx0, mvfx0		
cmpmi	r4, #32, 16	; 0x200000	
subspl	r4, r3, #2080374785	; 0x7c000001	
cmpmi	lr, pc, asr r5		
svcpl	0x00454c42		
svcpl	0x00524d54		
blmi	14dffb8 <__undef_stack+0x13c6718>		
stmdapl	r0, {r0, r3, r5, r8, fp, sp}		
ldrbpl	r5, [pc, #-1107]	; f639 <SLCRUnlockKey+0x172c>	
subscs	r5, r4, r1, asr #4		
ldrbmi	r5, [r2, #-2048]	; 0xfffff800	
subpl	r5, r3, r7, asr #30		
ldrbpl	r3, [pc], #-1329	; fa9c <SLCRUnlockKey+0x1b8f>	
cmpmi	pc, #84, 4	; 0x40000005	
subspl	r4, r4, #1264	; 0x4f0	
eorcs	r4, r0, #20224	; 0x4f00	
ldfcss	f3, [r5], #-448	; 0xfffffe40	
eorcs	r3, ip, r0, lsr #32		
eorcs	r3, ip, r5, lsr #32		
ldccs	3, cr6, [r2], #-128	; 0xffffff80	
rsbcc	r2, r3, r0, lsr #32		
eorscs	r2, r2, #44	; 0x2c	
cmpmi	r3, #0, 16		
movtmi	r4, #38741	; 0x9755	
ldmdbmi	r0, {r0, r1, r2, r3, r4, r6, ip, lr}^		
eorscc	r4, r0, #2080374785	; 0x7c000001	
movtpl	r4, #7519	; 0x1d5f	
ldmdavc	r0!, {r0, r1, r3, r6, sp}		
eorscc	r3, r0, r0, lsr r0		
ldrtcc	r3, [r0], #-48	; 0xffffffd0	
cmpmi	r0, r0, lsl #16		
cmppl	r8, #328	; 0x148	
ldmdbmi	r4, {r0, r1, r6, r8, sl, ip, lr}^		
svcpl	0x0052454d		
stmdbmi	r8, {r4, r5, r8, r9, sl, fp, ip, lr}^		
strbmi	r4, [r1], #-2119	; 0xfffff7b9	
eorcc	r5, r0, r4, asr #4		
		; <UNDEFINED> instruction	 0x46384678
teqcc	r6, r0, lsr r0		
ldmdbvs	r8, {r1, r2, r6}^		
stmdavc	r5, {r2, r3, r5, r6, r8, r9, sl, fp, ip, lr}^		
ldrbtvc	r6, [r0], #-1379	; 0xfffffa9d	
strbtmi	r6, [lr], #-3945	; 0xfffff097	
rsbvs	r7, r1, #-1543503871	; 0xa4000001	
cmpvs	sp, ip, ror #10		
fstmdbxmi	r8!, {d6-d62}	;@ Deprecated	
stmdbcs	fp!, {r0, r5, r6, r8, r9, ip, sp, lr}^		
cmnvs	r4, #32, 26	; 0x800	
ldmdacs	r2!, {r4, r5, r6, r8, r9, ip, sp, lr}^		
rsbvc	r6, r3, sp, ror #12		
stmdbcs	r8!, {r0, r1, r4, r5, r6, r9, ip, sp, lr}		
stmdacs	r0!, {r5, sl, fp, ip, sp, lr}		
blvs	1ce8070 <__undef_stack+0x1bce7d0>		
stmdapl	r0!, {r5, r9, sl, sp}		
ldrbmi	r4, [pc, #-3145]	; eefb <SLCRUnlockKey+0xfee>	
subpl	r4, r5, r8, asr r3		
mcrmi	9, 2, r4, cr15, cr4, {2}		
stfmie	f4, [ip], {95}	; 0x5f	
stmdapl	r0, {r0, r3, r5, r8, fp, sp}		
svcpl	0x00524150		
cmpmi	sp, r8, asr r4		
subscc	r5, pc, r0, asr r3	; <UNPREDICTABLE>	
		; <UNDEFINED> instruction	 0x5645445f
svcpl	0x00454349		
stmdapl	r0!, {r0, r3, r6, sl, lr}		
svcpl	0x00524150		
svcpl	0x00375350		
svcpl	0x00414d44		
ldrbmi	r5, [pc], #-846	; fb7c <SLCRUnlockKey+0x1c6f>	
movtmi	r5, #38469	; 0x9645	
strbmi	r5, [r9], #-3909	; 0xfffff0bb	
cmppl	r0, #0, 16		
subpl	r4, pc, #2080374785	; 0x7c000001	
cmpmi	r0, r5, asr #30		
ldmdbpl	r4, {r1, r4, r6, r8, fp, lr}^		
mcrmi	15, 2, r5, cr9, cr1, {1}		
strbmi	r5, [r9], #-3924	; 0xfffff0ac	
eorseq	r3, r3, r0, lsr #6		
subpl	r5, r1, #88	; 0x58	
		; <UNDEFINED> instruction	 0x3753505f
subpl	r5, r1, #398458880	; 0x17c00000	
svcpl	0x00315f54		
ldmdbmi	r6, {r2, r6, r8, sl, lr}^		
ldmdbmi	pc, {r0, r1, r6, r8, sl, lr}^	; <UNPREDICTABLE>	
eorseq	r2, r0, r4, asr #32		
ldrbpl	r4, [r2], #-341	; 0xfffffeab	
		; <UNDEFINED> instruction	 0x5645445f
svcpl	0x00454349		
eorcc	r4, r0, r9, asr #8		
ldrbmi	r5, [r2, #-2048]	; 0xfffff800	
subpl	r5, r3, #284	; 0x11c	
teqvs	r0, #-1006632960	; 0xc4000000	
eorseq	r3, r3, r2, ror r1		
subpl	r5, r1, #88	; 0x58	
		; <UNDEFINED> instruction	 0x3753505f
subpl	r5, r1, #398458880	; 0x17c00000	
svcpl	0x00315f54		
stmdami	r7, {r3, r6, r8, fp, lr}^		
subpl	r4, r4, #1090519040	; 0x41000000	
ldrbmi	r3, [r8, #-32]!	; 0xffffffe0	
teqcc	r0, r0, lsr r0		
subeq	r4, r6, r6, asr #12		
subpl	r5, r1, #88	; 0x58	
		; <UNDEFINED> instruction	 0x3753505f
ldmdami	r4, {r0, r1, r2, r3, r4, r6, r8, sl, lr}^		
strbmi	r5, [lr, #-581]	; 0xfffffdbb	
svcpl	0x00305f54		
strbpl	r4, [r5], #-3653	; 0xfffff1bb	
movtmi	r5, #50015	; 0xc35f	
eorscc	r5, r1, r2, asr pc		
cmppl	r0, #-805306364	; 0xd0000004	
		; <UNDEFINED> instruction	 0x5649445f
eorscc	r2, r5, r1, lsr r0		
ldrbpl	r5, [r3], #-2048	; 0xfffff800	
ldmdbmi	r0, {r0, r1, r2, r3, r4, r6, r8, fp, lr}^		
strbmi	r5, [r4, #-3910]	; 0xfffff0ba	
strbmi	r4, [r3, #-2390]	; 0xfffff6aa	
cmpmi	r4, pc, asr r3		
svcpl	0x00535554		
svcmi	0x00525245		
teqcc	r5, #82	; 0x52	
stmdapl	r0, {r0, r1, r4, r5, sl, fp, lr}		
svcpl	0x00524150		
cmpmi	sp, r8, asr r5		
svcpl	0x00535043		
mcrmi	15, 2, r5, cr5, cr0, {1}		
cmppl	pc, #1157627904	; 0x45000000	
svcpl	0x0052434c		
eorscc	r3, r0, r1, lsr r0		
cmnvc	r0, #-805306364	; 0xd0000004	
		; <UNDEFINED> instruction	 0x5649445f
eorseq	r2, r8, r0, lsr r0		
smlsldmi	r5, r5, r8, r2	; <UNPREDICTABLE>	
		; <UNDEFINED> instruction	 0x46564d5f
cmppl	pc, #82	; 0x52	
cmpmi	sp, r0, asr pc		
stmdacs	r0!, {r0, r1, r4, r6, r8, r9, fp, lr}		
subcs	r7, r6, r0, lsr r8		
stmdapl	r0!, {r2, r3, r4, r5, sl, fp, ip, sp}		
svcpl	0x00474552		
subpl	r5, r6, #80740352	; 0x4d00000	
subspl	r5, r3, r0, lsr pc		
strbpl	r4, [r9], #-607	; 0xfffffda1	
subspl	r0, r8, r9, lsr #32		
subspl	r5, pc, r1, asr #4		
		; <UNDEFINED> instruction	 0x475f3753
cmpmi	r2, ip, asr #30		
cfstrdmi	mvd5, [r9, #-304]	; 0xfffffed0	
subscc	r5, pc, r5, asr #4		
cmpmi	pc, pc, asr r3	; <UNPREDICTABLE>	
ldmdami	pc, {r3, r4, r6, r8, fp, lr}^	; <UNPREDICTABLE>	
cmpmi	r8, r9, asr #14		
subscs	r4, r2, r4, asr #8		
stmdacc	r6, {r4, r5, fp, ip, sp, lr}^		
eorscc	r3, r0, #70	; 0x46	
stmdapl	r0, {r1, r2, r6, r9, sl, lr}		
svcpl	0x00524150		
cmpmi	r2, #84, 26	; 0x1500	
subscc	r5, pc, r4, asr r2	; <UNPREDICTABLE>	
svcmi	0x004c435f		
ldrbmi	r4, [pc], -r3, asr #22		
svcpl	0x00514552		
stmdapl	r0!, {r3, r6, r9, fp, ip, lr}		
svcpl	0x00524150		
svcpl	0x00495841		
strbmi	r4, [sp, #-2388]	; 0xfffff6ac	
svcpl	0x00305f52		
movtmi	r4, #64579	; 0xfc43	
subpl	r5, r6, #300	; 0x12c	
ldmdami	pc, {r0, r2, r6, r8, ip, lr}^	; <UNPREDICTABLE>	
subspl	r0, r8, sl, asr r0		
ldrbmi	r4, [r5], #-1363	; 0xfffffaad	
movtpl	r5, #8015	; 0x1f4f	
movtmi	r5, #32589	; 0x7f4d	
subcs	r5, r8, r3, asr #30		
cmpmi	r0, r0, lsl #16		
cmpmi	r3, #328	; 0x148	
movtmi	r4, #38741	; 0x9755	
movtpl	r4, #37983	; 0x945f	
cmpmi	r2, r4, asr pc		
strbmi	r4, [r1], #-1363	; 0xfffffaad	
stmdacs	r0!, {r2, r6, r9, ip, lr}		
svcpl	0x00535058		
svcpl	0x00554353		
ldmdbmi	r2, {r4, r6, r8, sl, lr}^		
subsmi	r4, pc, #80, 16	; 0x500000	
subcs	r5, r5, r1, asr #6		
ldmdavc	r0!, {r0, r1, r3, r5, sp}		
eorscc	r3, r0, r1, lsr r0		
cmppl	r8, #41	; 0x29	
stclmi	15, cr5, [r5, #-336]	; 0xfffffeb0	
svcmi	0x005f4341		
svcmi	0x005f5455		
strbpl	r5, [r2, #-3910]	; 0xfffff0ba	
subpl	r4, r5, #73400320	; 0x4600000	
eorscc	r2, r1, r3, asr r0		
subeq	r3, ip, r0, lsr r5		
smlsldmi	r5, r5, r8, r2	; <UNPREDICTABLE>	
cmpcc	r0, pc, asr r3		
ldrcc	r2, [r1, #-53]!	; 0xffffffcb	
strbpl	r4, [lr], #-2304	; 0xfffff700	
lfmmi	f3, 2, [pc, #-204]	; fcc4 <SLCRUnlockKey+0x1db7>	
svcpl	0x00205841		
strbpl	r4, [lr], #-2399	; 0xfffff6a1	
lfmmi	f3, 2, [pc, #-204]	; fcd0 <SLCRUnlockKey+0x1dc3>	
svcpl	0x005f5841		
cmnvc	pc, #0, 8		
mcrvs	2, 3, r7, cr9, cr4, {3}		
ldmdbcs	r3!, {r0, r1, r2, r5, r6, fp, sp}^		
rsbseq	r2, r3, r0, lsr #6		
ldmdbvs	r3!, {r0, r1, r5, r6, ip, sp, lr}^		
stmdbcs	r8!, {r0, r2, r5, r6, r8, fp, sp, lr}		
cmpvs	pc, r0, lsr #30		
svcpl	0x005f6d73		
ldrbvc	r5, [pc], -r0, lsr #30		
strbtvc	r6, [r1], #-3183	; 0xfffff391	
svcpl	0x00656c69		
teqvs	r2, #6225920	; 0x5f0000	
strbvs	r7, [r9, #-880]!	; 0xfffffc90	
cdpvs	9, 5, cr6, cr12, cr9, {0}		
stmdapl	r0, {r1, r5, r8, fp, sp}		
svcpl	0x00524150		
strbpl	r5, [r3, #-856]	; 0xfffffca8	
svcpl	0x00434947		
svcpl	0x004d554e		
ldrbpl	r4, [r3], #-3657	; 0xfffff1b7	
strbmi	r4, [r3, #-3649]	; 0xfffff1bf	
eorseq	r2, r1, r3, asr r0		
svcpl	0x00545358		
ldrbpl	r4, [r2], #-341	; 0xfffffeab	
movtpl	r5, #21599	; 0x545f	
cmpmi	r6, r4, asr pc		
teqcc	r0, r9, asr #24		
cfldr32mi	mvfx3, [r4], #-192	; 0xffffff40	
strbpl	r4, [lr], #-2304	; 0xfffff700	
movtpl	r4, #5727	; 0x165f	
ldclmi	8, cr3, [pc, #-336]	; fccc <SLCRUnlockKey+0x1dbf>	
stmdacs	r0!, {r0, r3, r6, r9, sl, fp, lr}		
ldmdbmi	pc, {r0, r2, r3, r5, r8, r9, sl, fp, ip, lr}^	; <UNPREDICTABLE>	
ldrbmi	r5, [pc], -lr, asr #8		
ldmdacc	r4, {r0, r6, r8, r9, ip, lr}^		
stmdapl	r1, {r0, r1, r2, r3, r4, r6, r8, sl, fp, lr}^		
stccs	15, cr5, [r0, #-380]!	; 0xfffffe84	
eoreq	r3, r9, r0, lsr #2		
svcpl	0x00545358		
strbmi	r5, [r9], -r9, asr #32		
svcpl	0x0050495f		
submi	r4, r1, #1104	; 0x450	
ldrbmi	r4, [pc, #-1356]	; f900 <SLCRUnlockKey+0x19f3>	
subpl	r5, pc, #536870917	; 0x20000005	
ldmdacc	r3!, {r5, r8, sl, ip, sp}		
ldmdbvs	r8, {r2, r3, r6}^		
stmdavc	r5, {r2, r3, r5, r6, r8, r9, sl, fp, ip, lr}^		
ldrbtvc	r6, [r0], #-1379	; 0xfffffa9d	
strbtmi	r6, [lr], #-3945	; 0xfffff097	
rsbvs	r7, r1, #-1543503871	; 0xa4000001	
stmdbcs	r8!, {r2, r3, r5, r6, r8, sl, sp, lr}		
stclvs	8, cr5, [r9], #-128	; 0xffffff80	
cmnvs	r8, #398458880	; 0x17c00000	
ldmdbvs	r4!, {r0, r2, r5, r6, ip, sp, lr}^		
stmdbvs	r4, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^		
stfvse	f6, [r2], #-460	; 0xfffffe34	
cmnvc	r1, #6464	; 0x1940	
ldmdbmi	r8, {r0, r1, r3, r5, r6, fp, sp}^		
stmdapl	r5, {r2, r3, r6, r8, r9, sl, fp, ip, lr}^		
ldrbpl	r4, [r0], #-1347	; 0xfffffabd	
svcpl	0x004e4f49		
ldmdbcs	r1, {r0, r3, r6, r9, ip, lr}^		
strbvs	r6, [pc, #-768]!	; fb9c <SLCRUnlockKey+0x1c8f>	
stmdapl	r0, {r1, r2, r5, r6, r9, sl, sp, lr}		
svcpl	0x00524150		
svcpl	0x00375350		
		; <UNDEFINED> instruction	 0x47554353
subscc	r4, pc, r9, asr #6		
smlsldmi	r4, r9, pc, r8	; <UNPREDICTABLE>	
strbmi	r4, [r4], #-328	; 0xfffffeb8	
ldmdavc	r0!, {r1, r4, r6, sp}		
subcc	r3, r6, r6, asr #16		
		; <UNDEFINED> instruction	 0x46463130
ldrbpl	r5, [r3], #-2048	; 0xfffff800	
movtmi	r5, #21087	; 0x525f	
subpl	r5, r5, #344	; 0x158	
subscs	r4, r2, r2, asr pc		
subeq	r3, ip, r2, lsr r7		
svcpl	0x0041565f		
ldrbpl	r4, [r3], #-2380	; 0xfffff6b4	
ldmdami	pc, {r0, r1, r2, r3, r4, r6, sl, ip, lr}^	; <UNPREDICTABLE>	
subspl	r0, r8, r0, lsr #32		
ldmdapl	pc, {r0, r6, r9, ip, lr}^	; <UNPREDICTABLE>	
subpl	r4, r3, #21248	; 0x5300	
subsmi	r3, pc, #95	; 0x5f	
cmpmi	r5, r1, asr #6		
subscs	r4, r2, r4, asr #8		
svcpl	0x00535058		
svcpl	0x00535953		
cfldrdmi	mvd5, [r2], {67}	; 0x43	
movtpl	r4, #4703	; 0x125f	
strbmi	r4, [r4], #-325	; 0xfffffebb	
cmppl	r8, #82	; 0x52	
stclmi	15, cr5, [r4, #-336]	; 0xfffffeb0	
subpl	r5, r5, #260	; 0x104	
subscs	r4, r2, r2, asr pc		
stmdapl	r0, {r0, r3, r4, r5, sl, fp, lr}		
ldmdbmi	pc, {r0, r1, r4, r6, sl, ip, lr}^	; <UNPREDICTABLE>	
svcpl	0x00464950		
ldmdbmi	r6, {r2, r6, r8, sl, lr}^		
subspl	r4, pc, r3, asr #10		
stmdbmi	r4, {r0, r2, r6, r9, sl, fp, lr}^		
ldrbmi	r4, [pc, #-1870]	; f7ee <SLCRUnlockKey+0x18e1>	
subpl	r5, pc, #536870917	; 0x20000005	
ldmdbcc	r3!, {r5, r8, sl, ip, sp}		
subspl	r0, r8, ip, asr #32		
ldmdapl	pc, {r0, r6, r9, ip, lr}^	; <UNPREDICTABLE>	
ldmdbmi	r0, {r0, r4, r6, r8, r9, ip, lr}^		
subscc	r5, pc, r0, asr r3	; <UNPREDICTABLE>	
smlsldmi	r4, r9, pc, r8	; <UNPREDICTABLE>	
strbmi	r4, [r4], #-328	; 0xfffffeb8	
ldmdavc	r0!, {r1, r4, r6, sp}		
eorscc	r3, r0, r5, asr #32		
strbmi	r4, [r6], -r4, asr #12		
cmpmi	r3, #0, 16		
movtmi	r4, #38741	; 0x9755	
svcpl	0x0049485f		
strbmi	r4, [lr], #-1360	; 0xfffffab0	
		; <UNDEFINED> instruction	 0x46464f5f
subscs	r4, r4, r3, asr r5		
eorscc	r7, r0, r0, lsr r8		
eorscc	r3, r0, r0, lsr r0		
stmdapl	r0, {r0, r4, r5, fp, ip, sp}		
cmpmi	pc, #84, 6	; 0x50000001	
ldrbmi	r5, [pc, #-595]	; fd41 <SLCRUnlockKey+0x1e34>	
stfmie	f4, [r2], {78}	; 0x4e	
ldclmi	15, cr5, [r4, #-276]	; 0xfffffeec	
cmpmi	sp, r2, asr pc		
eorcc	r4, r0, r3, asr fp		
eorscc	r3, r0, r8, ror r0		
ldmdacc	r0!, {r4, r5, ip, sp}		
cmppl	r8, #48	; 0x30	
stmdbmi	r9, {r2, r4, r6, r8, r9, sl, fp, ip, lr}^		
strbmi	r5, [r7, #-3907]	; 0xfffff0bd	
cmpmi	r2, lr, asr #10		
cmpmi	r3, ip, asr #30		
cmpmi	pc, ip, asr #24		
ldrbmi	r4, [r2, #-1092]	; 0xfffffbbc	
teqcc	r0, r3, asr r3		
eorseq	r3, r8, r0, lsr r7		
smlsldmi	r5, r5, r8, r2	; <UNPREDICTABLE>	
cmpcc	r0, pc, asr r3		
subspl	r5, r7, #53, 30	; 0xd4	
svcpl	0x00455449		
svcpl	0x00424c54		
subspl	r4, r4, #1104	; 0x450	
eorvc	r2, r2, r9, asr r0		
eorcs	r3, ip, r1, lsr r5		
strcs	r2, [r0, #-3125]!	; 0xfffff3cb	
teqvs	r0, #48, 24	; 0x3000	
eorcs	r3, ip, r1, lsr r5		
ldccs	3, cr6, [r4], #-128	; 0xffffff80	
eoreq	r3, r2, r0, lsr #8		
svcpl	0x00545358		
ldmdbmi	r6, {r2, r6, r8, sl, lr}^		
subsmi	r4, pc, #281018368	; 0x10c00000	
subscs	r5, r9, r5, asr r3		
subeq	r3, ip, r2, lsr r1		
svcpl	0x00544e49		
movtpl	r4, #5452	; 0x154c	
svcpl	0x00343654		
subcs	r4, lr, sp, asr #18		
svcpl	0x005f2d28		
svcpl	0x00544e49		
movtpl	r4, #5452	; 0x154c	
svcpl	0x00343654		
svcpl	0x0058414d		
eorcs	r2, sp, pc, asr r0		
stmdapl	r0, {r0, r4, r5, r8, fp, sp}		
svcpl	0x00524150		
subspl	r5, r3, r8, asr r1		
svcpl	0x00535049		
strbmi	r5, [r4, #-3888]	; 0xfffff0d0	
strbmi	r4, [r3, #-2390]	; 0xfffff6aa	
subcs	r4, r4, pc, asr r9		
subpl	r5, r1, #88	; 0x58	
		; <UNDEFINED> instruction	 0x3753505f
subspl	r5, r3, pc, asr r1		
svcpl	0x00305f49		
ldmdbmi	r6, {r2, r6, r8, sl, lr}^		
ldmdbmi	pc, {r0, r1, r6, r8, sl, lr}^	; <UNPREDICTABLE>	
subspl	r0, r8, #68	; 0x44	
cmpmi	pc, #18087936	; 0x1140000	
teqvs	r0, #1207959553	; 0x48000001	
stmdapl	r0, {r1, r4, r5, r6, r8, r9, ip, sp}		
svcpl	0x00474552		
eorscs	r5, r8, r3, asr #4		
eorseq	r7, r8, r3, ror #4		
subpl	r5, r1, #88	; 0x58	
ldrbpl	r5, [r4], #-2143	; 0xfffff7a1	
svcpl	0x00535043		
cmpmi	r2, r1, lsr pc		
strbmi	r4, [r1], #-1363	; 0xfffffaad	
eorcc	r5, r0, r4, asr #4		
eorscc	r4, r8, r8, ror r6		
eorscc	r3, r0, r0, lsr r1		
subspl	r0, r8, #52	; 0x34	
cmpmi	pc, #18087936	; 0x1140000	
svcpl	0x00353150		
strbpl	r4, [lr], #-3907	; 0xfffff0bd	
svcpl	0x004c4f52		
stmdbmi	r2, {r0, r6, r8, r9, sl, fp, ip, lr}^		
ldmdavc	r0!, {r2, r4, r6, sp}		
eorscc	r3, r0, r0, lsr r0		
eorscc	r3, r0, #48	; 0x30	
cmpmi	r0, r0, lsl #16		
cmppl	r0, #328	; 0x148	
strbpl	r5, [r5], #-3895	; 0xfffff0c9	
cdpmi	5, 5, cr4, cr2, cr8, {2}		
subscc	r5, pc, r5, asr #8		
		; <UNDEFINED> instruction	 0x5645445f
svcpl	0x00454349		
eorcc	r4, r0, r9, asr #8		
ldrbpl	r5, [r3], #-2048	; 0xfffff800	
svcpl	0x0053495f		
subpl	r5, r1, #1392508928	; 0x53000000	
subcs	r4, r4, r4, asr r5		
subeq	r3, ip, r2, lsr r3		
svcpl	0x00545358		
movtpl	r4, #7238	; 0x1c46	
mcrrmi	15, 4, r5, r1, cr8		
stclmi	7, cr4, [lr, #-292]	; 0xfffffedc	
svcpl	0x00544e45		
svcmi	0x00525245		
teqcc	r1, r2, asr r0		
subeq	r3, ip, r3, lsr r6		
svcpl	0x00535058		
svcpl	0x00554f49		
		; <UNDEFINED> instruction	 0x57535f53
stmdami	r3, {r0, r3, r6, sl, ip, lr}^		
movtpl	r4, #4703	; 0x125f	
strbmi	r4, [r4], #-325	; 0xfffffebb	
ldmdavc	r0!, {r1, r4, r6, sp}		
eorscc	r3, r0, r5, asr #32		
eorscc	r3, r0, r0, lsr r0		
cmpmi	r0, r0, lsl #16		
ldrbmi	r5, [r8, #-3922]	; 0xfffff0ae	
subpl	r4, r3, sp, asr #2		
svcpl	0x00305f53		
stmdami	r7, {r3, r6, r8, fp, lr}^		
subpl	r4, r4, #1090519040	; 0x41000000	
ldrbmi	r3, [r8, #-32]!	; 0xffffffe0	
eorsmi	r3, r0, #48	; 0x30	
subeq	r4, r6, r6, asr #12		
svcpl	0x00545358		
strbmi	r5, [r9], -r9, asr #32		
		; <UNDEFINED> instruction	 0x5645445f
svcpl	0x00454349		
ldrbmi	r4, [pc, #-1097]	; fd3b <SLCRUnlockKey+0x1e2e>	
subpl	r5, pc, #536870917	; 0x20000005	
eorscc	r3, r4, r0, lsr #10		
subspl	r0, r8, ip, asr #32		
movtmi	r5, #65363	; 0xff53	
strbpl	r4, [lr], #-2381	; 0xfffff6b3	
mcrmi	15, 2, r5, cr9, cr2, {2}		
strbmi	r5, [r9], #-3924	; 0xfffff0ac	
eorseq	r3, r5, r0, lsr #6		
strbvc	r5, [r3, #-856]!	; 0xfffffca8	
strbvs	r6, [sp, #-2388]!	; 0xfffff6ac	
ldrbvs	r5, [r3, #-3954]	; 0xfffff08e	
smcvs	62660	; 0xf4c4	
strbvs	r5, [r5, -r4, ror #4]!		
cmnvc	r1, #40, 4	; 0x80000002	
strbtvs	r4, [r4], #-357	; 0xfffffe9b	
cmpvs	r6, r2, ror ip		
stmdbcs	r5!, {r2, r3, r5, r6, r8, sl, ip, sp, lr}^		
cmpvs	r3, #32, 16	; 0x200000	
cfstrdvs	mvd5, [r9, #-468]!	; 0xfffffe2c	
ldrbpl	r7, [pc, -r5, ror #4]		
ldrbvs	r6, [r4, #-2418]!	; 0xfffff68e	
stmdacs	r7!, {r1, r4, r6, r8, sl, sp, lr}^		
ldrbvs	r6, [r3, #-322]!	; 0xfffffebe	
rsbvc	r6, r4, #1090519040	; 0x41000000	
cmppl	r8, #44	; 0x2c	
ldmdbmi	r4, {r0, r1, r6, r8, sl, ip, lr}^		
svcpl	0x0052454d		
strbmi	r4, [r1], #-3916	; 0xfffff0b4	
		; <UNDEFINED> instruction	 0x46464f5f
cfldr64cs	mvdx4, [r4], {83}	; 0x53	
stclvs	6, cr5, [r1], #-128	; 0xffffff80	
eoreq	r6, r9, r5, ror r5		
svcpl	0x00535058		
cmpmi	r7, r6, asr #32		
mcrmi	15, 2, r5, cr9, cr9, {1}		
strbmi	r5, [r9], #-3924	; 0xfffff0ac	
eorseq	r3, r5, r0, lsr #16		
subpl	r5, r1, #88	; 0x58	
		; <UNDEFINED> instruction	 0x3753505f
strbpl	r4, [lr], #-2399	; 0xfffff6a1	
stmdbmi	r4, {r0, r1, r6, r8, r9, sl, fp, ip, lr}^		
subscc	r5, pc, r3, asr r4	; <UNPREDICTABLE>	
cmpmi	pc, pc, asr r3	; <UNPREDICTABLE>	
subsmi	r4, pc, #88, 18	; 0x160000	
cmpmi	r5, r1, asr #6		
subscs	r4, r2, r4, asr #8		
stmdacc	r6, {r4, r5, fp, ip, sp, lr}^		
eorscc	r3, r1, r6, asr #32		
stmdapl	r0, {r4, r5, ip, sp}		
cmppl	pc, #1392508928	; 0x53000000	
cmppl	pc, #80, 18	; 0x140000	
ldrbmi	r4, [r6, #-332]	; 0xfffffeb4	
strbmi	r4, [pc], #-3423	; 10258 <SLCRUnlockKey+0x234b>	
cmpmi	r6, r5, asr #30		
subscs	r4, r4, r5, asr ip		
ldmdbcc	r5!, {r0, r4, r5, r8, ip, sp}		
ldrbmi	r5, [r2, #-2048]	; 0xfffff800	
subpl	r5, r3, r7, asr #30		
ldrbmi	r3, [pc], #-1329	; 10270 <SLCRUnlockKey+0x2363>	
stmdbmi	r1, {r0, r1, r2, r3, r6, r8, sl, fp, lr}^		
movtmi	r5, #8014	; 0x1f4e	
cmppl	r3, #281018368	; 0x10c00000	
subspl	r4, r4, #2080374785	; 0x7c000001	
eorvc	r2, r2, ip, asr #32		
eorcs	r3, ip, r1, lsr r5		
strcs	r2, [r0, #-3120]!	; 0xfffff3d0	
eorcs	r2, r0, r0, lsr ip		
eorcs	r3, ip, r3, ror #6		
ldccs	3, cr6, [r0], #-128	; 0xffffff80	
eoreq	r3, r2, r0, lsr #32		
strbpl	r5, [r3, #-856]	; 0xfffffca8	
svcpl	0x00434947		
svcpl	0x00544e49		
svcpl	0x004b4341		
movtpl	r4, #26191	; 0x664f	
eorcc	r5, r0, r5, asr #8		
eorscc	r3, r0, r8, ror r0		
eorscc	r3, r0, r0, lsr r0		
subspl	r0, r8, #67	; 0x43	
cmpmi	pc, #18087936	; 0x1140000	
svcpl	0x00353150		
subspl	r4, r4, #1168	; 0x490	
cmpmi	lr, pc, asr r5		
svcpl	0x00454c42		
subscs	r4, r2, r3, asr #24		
ldrcc	r7, [r1, #-34]!	; 0xffffffde	
ldccs	0, cr2, [r0], #-176	; 0xffffff50	
cfldr32cs	mvfx2, [r0], #-128	; 0xffffff80	
stmdbcc	r3!, {r5, sp}^		
cmncc	r3, ip, lsr #32		
eorcc	r2, r0, #52, 24	; 0x3400	
subspl	r0, r8, r2, lsr #32		
cmppl	pc, #268435460	; 0x10000004	
ldrbmi	r5, [r7], #-1347	; 0xfffffabd	
strbmi	r5, [r4, #-3924]	; 0xfffff0ac	
strbmi	r4, [r3, #-2390]	; 0xfffff6aa	
subcs	r4, r4, pc, asr r9		
subspl	r0, r8, #48	; 0x30	
cmpmi	pc, #18087936	; 0x1140000	
eorscs	r3, r3, r0, asr r1		
movwpl	r3, #817	; 0x331	
mcrmi	4, 2, r4, cr9, cr4, {2}		
movtpl	r4, #4703	; 0x125f	
strbmi	r4, [r4], #-325	; 0xfffffebb	
cmppl	r3, #343932928	; 0x14800000	
ldrbmi	r3, [r8, #-32]!	; 0xffffffe0	
teqcc	r0, r0, lsr r0		
eorseq	r3, r0, r0, lsr r0		
strbpl	r5, [r3, #-856]	; 0xfffffca8	
svcpl	0x00434947		
svcpl	0x00424841		
svcpl	0x00444e45		
blmi	14e087c <__undef_stack+0x13c6fdc>		
rsbscc	r3, r8, r0, lsr #32		
eorscc	r3, r0, r0, lsr r0		
eorseq	r3, r4, r0, lsr r0		
strbpl	r5, [r3, #-856]	; 0xfffffca8	
svcpl	0x00434947		
svcpl	0x0058414d		
subspl	r4, r4, #1168	; 0x490	
ldmdbmi	r2, {r0, r1, r2, r3, r4, r6, ip, lr}^		
cmpmi	r6, pc, asr #30		
ldrtcc	r2, [r2], #-76	; 0xffffffb4	
ldrbpl	r0, [r8], #-56	; 0xffffffc8	
movtpl	r5, #16195	; 0x3f43	
stmdapl	r5, {r1, r4, r6, r8, r9, sl, fp, ip, lr}^		
cmpmi	r3, r4, asr pc		
subspl	r5, r5, #80, 8	; 0x50000000	
cmpmi	sp, r5, asr #30		
eorcc	r4, r0, r3, asr fp		
eorscc	r3, r0, r8, ror r0		
eorscc	r3, r0, r0, lsr r0		
subspl	r0, r8, r8, lsr r0		
ldmdapl	pc, {r0, r6, r9, ip, lr}^	; <UNPREDICTABLE>	
subpl	r5, r3, r4, asr r4		
svcpl	0x00305f53		
svcpl	0x00435454		
svcpl	0x004b4c43		
cmppl	r5, r6, asr #4		
subscs	r4, sl, pc, asr r8		
teqcc	r1, r1, lsr r1		
teqcc	r1, r1, lsr r1		
ldrbpl	r0, [r8], #-53	; 0xffffffcb	
strbpl	r5, [r3], #-589	; 0xfffffdb3	
subcs	r5, r8, r2, asr pc		
subscs	r5, r0, r0, lsl #30		
eorseq	r3, r0, r0, lsr r2		
strbpl	r5, [r3, #-856]	; 0xfffffca8	
svcpl	0x00434947		
svcpl	0x00494653		
smlsldmi	r5, r9, r4, r2		
ldrbpl	r4, [r0, #-863]	; 0xfffffca1	
movtpl	r4, #7519	; 0x1d5f	
ldmdavc	r0!, {r0, r1, r3, r6, sp}		
		; <UNDEFINED> instruction	 0x46463030
eorscc	r3, r0, r0, lsr r0		
cmpmi	r0, r0, lsl #16		
cmppl	r0, #328	; 0x148	
svcmi	0x00495f37		
strbpl	r5, [r2, #-3920]	; 0xfffff0b0	
svcmi	0x00435f53		
strbmi	r4, [r9, -lr, asr #12]		
cmppl	pc, #95	; 0x5f	
ldmdbmi	r8, {r0, r1, r2, r3, r4, r6, r8, lr}^		
smlsldmi	r4, r9, pc, r8	; <UNPREDICTABLE>	
strbmi	r4, [r4], #-328	; 0xfffffeb8	
ldmdavc	r0!, {r1, r4, r6, sp}		
eorscc	r3, r2, r5, asr #32		
		; <UNDEFINED> instruction	 0x46464630
ldrbmi	r5, [r2, #-2048]	; 0xfffff800	
subpl	r5, r3, r7, asr #30		
ldmdbmi	pc, {r0, r1, r4, r6, r9, ip, lr}^	; <UNPREDICTABLE>	
ldrbmi	r5, [pc, #-338]	; 102e6 <SLCRUnlockKey+0x23d9>	
stfmie	f4, [r2], {78}	; 0x4e	
ldmdavc	r0!, {r0, r2, r6, sp}		
stmdapl	r0, {r3, r4, r5, ip, sp}		
cmnmi	r2, #84, 26	; 0x1500	
ldrbmi	r7, [pc, #-628]	; 101d8 <SLCRUnlockKey+0x22cb>	
stfvse	f6, [r2], #-440	; 0xfffffe48	
strbtvc	r4, [lr], #-2405	; 0xfffff69b	
hvcvs	8834	; 0x2282	
strbvs	r6, [r1], #-1395	; 0xfffffa8d	
cmnvc	r5, #100, 4	; 0x40000006	
ldclvs	12, cr2, [r4, #-460]	; 0xfffffe34	
rsbsvc	r4, r4, #-939524095	; 0xc8000001	
rsbvs	r7, sp, #327155712	; 0x13800000	
eorcs	r7, r9, r5, ror #4		
rsbvc	r5, sp, #88, 8	; 0x58000000	
svcpl	0x00727443		
strbtvc	r7, [r9], #-599	; 0xfffffda9	
strbvs	r5, [r5, -r5, ror #4]!		
cmpvs	r2, r8, lsr #16		
strbvs	r6, [r1], #-1395	; 0xfffffa8d	
cmnvc	r5, #100, 4	; 0x40000006	
eorcs	r2, ip, r3, ror r9		
rsbvc	r5, sp, #40, 8	; 0x28000000	
cdpmi	4, 7, cr7, cr2, cr3, {2}		
strbvs	r6, [r2, #-3445]!	; 0xfffff28b	
eorcs	r2, ip, r2, ror r9		
svcpl	0x00435458		
subspl	r4, r3, #84, 6	; 0x50000001	
		; <UNDEFINED> instruction	 0x46464f5f
cfldr64cs	mvdx4, [r4], {83}	; 0x53	
ldrbpl	r2, [r8], #-2080	; 0xfffff7e0	
strbvc	r7, [r3], #-621	; 0xfffffd93	
ldrbvs	r5, [r2, #-3954]	; 0xfffff08e	
ldrbvs	r6, [r2, #-1121]	; 0xfffffb9f	
eormi	r2, r8, #6750208	; 0x670000	
cmnmi	r5, r1, ror #6		
ldrbvs	r6, [r2, #-1124]!	; 0xfffffb9c	
stccs	3, cr7, [r9], #-460	; 0xfffffe34	
ldclvs	8, cr2, [r4, #-128]	; 0xffffff80	
rsbsvc	r4, r4, #-939524095	; 0xc8000001	
rsbvs	r7, sp, #327155712	; 0x13800000	
sfmcs	f7, 4, [r9], #-404	; 0xfffffe6c	
cmpmi	r4, #32, 16	; 0x200000	
movtpl	r5, #13407	; 0x345f	
		; <UNDEFINED> instruction	 0x464f5f52
strbpl	r5, [r5], #-838	; 0xfffffcba	
rsbscs	r2, ip, r9, lsr #32		
svcpl	0x00435458		
svcpl	0x00525343		
submi	r4, r1, #1104	; 0x450	
ldmdbmi	pc, {r2, r3, r6, r8, sl, lr}^	; <UNPREDICTABLE>	
cfldrdmi	mvd5, [pc, #-312]	; 103d0 <SLCRUnlockKey+0x24c3>	
stmdbcs	fp, {r0, r6, r8, r9, ip, lr}^		
cmppl	r8, #41	; 0x29	
stclmi	15, cr5, [r5, #-336]	; 0xfffffeb0	
ldclmi	3, cr4, [pc, #-260]	; 10414 <SLCRUnlockKey+0x2507>	
subsmi	r4, pc, #1196032	; 0x124000	
subscs	r5, r9, r5, asr r3		
ldrtcc	r3, [r0], #-49	; 0xffffffcf	
subspl	r0, r8, #76	; 0x4c	
cmpmi	pc, #18087936	; 0x1140000	
svcpl	0x00353150		
movtmi	r5, #62032	; 0xf250	
cmpmi	r5, pc, asr r6		
ldrbmi	r5, [r2, #-1364]	; 0xfffffaac	
eorcs	r3, r0, #-1073741801	; 0xc0000017	
ldfcss	f3, [r5], #-448	; 0xfffffe40	
eorcs	r3, ip, r0, lsr #32		
eorcs	r3, ip, r5, lsr #32		
ldccs	3, cr6, [r0], #-128	; 0xffffff80	
cmncc	r3, r0, lsr #32		
eorscs	r2, r1, #44	; 0x2c	
ldrbmi	r5, [r2, #-2048]	; 0xfffff800	
subpl	r5, r3, r7, asr #30		
ldmdbmi	pc, {r0, r4, r5, r8, sl, ip, sp}^	; <UNPREDICTABLE>	
mcrrmi	6, 4, r5, r1, cr14		
cfldr64mi	mvdx5, [r4], {95}	; 0x5f	
cdpmi	15, 5, cr5, cr5, cr2, {2}		
blmi	10e42a4 <__undef_stack+0xfcaa04>		
eorcs	r4, r0, #1157627904	; 0x45000000	
ldfcss	f3, [r5], #-448	; 0xfffffe40	
eorcs	r3, ip, r0, lsr #32		
eorcs	r3, ip, r5, lsr #32		
ldccs	3, cr6, [r8], #-128	; 0xffffff80	
strbcc	r2, [r3, -r0, lsr #32]!		
eorscs	r2, r0, #44	; 0x2c	
cmppl	r0, #0, 16		
cmpmi	r4, #1593835520	; 0x5f000000	
svcpl	0x00315f31		
svcpl	0x00544e49		
strcc	r4, [r0, -r9, asr #8]!		
cmppl	r8, #48	; 0x30	
subpl	r5, r9, r4, asr pc		
ldrbmi	r4, [pc, #-1609]	; ff67 <SLCRUnlockKey+0x205a>	
subpl	r5, pc, #536870917	; 0x20000005	
teqcc	r4, r0, lsr #10		
subspl	r0, r8, #76	; 0x4c	
cmpmi	pc, #18087936	; 0x1140000	
svcpl	0x00353150		
cmpmi	r6, r9, asr #28		
movtmi	r5, #40780	; 0x9f4c	
strbpl	r5, [pc, #-95]	; 10571 <SLCRUnlockKey+0x2664>	
cmncc	r0, r0, lsr #4		
eorcc	r2, r0, r5, lsr ip		
eorcc	r2, r5, ip, lsr #32		
teqvs	r0, #44	; 0x2c	
eorcs	r2, r0, r7, lsr ip		
eorcs	r3, ip, r3, ror #10		
stmdapl	r0, {r4, r5, r9, sp}		
ldrbtpl	r6, [r5], #-851	; 0xfffffcad	
rsbvc	r6, r5, #6720	; 0x1a40	
cmnvc	r9, #1593835520	; 0x5f000000	
strbvs	r6, [ip, #-609]!	; 0xfffffd9f	
svcvs	0x00747541		
svcvs	0x006c6552		
stmdbmi	r8!, {r0, r5, r6, sl, sp, lr}		
cmnvs	r4, lr, ror #6		
rsbpl	r6, r5, lr, ror #6		
eorcs	r7, r9, r4, ror r2		
strbvc	r5, [r3, #-856]!	; 0xfffffca8	
strbvs	r6, [sp, #-2388]!	; 0xfffff6ac	
subsvc	r5, r7, #456	; 0x1c8	
rsbpl	r7, r5, #1761607680	; 0x69000000	
stmdacs	r8!, {r0, r2, r5, r6, r8, r9, sl, sp, lr}		
ldrbtvc	r6, [r3], #-3657	; 0xfffff1b7	
strbvs	r6, [r3, #-3681]!	; 0xfffff19f	
ldmdbcs	r2!, {r4, r6, sl, ip, sp, lr}^		
svcvs	0x00433e2d		
strbvs	r6, [r9, -lr, ror #12]!		
cmnvc	r1, #-536870910	; 0xe0000002	
strbtvs	r4, [r4], #-357	; 0xfffffe9b	
stmdapl	r0!, {r1, r4, r5, r6, sl, fp, sp}		
ldrbpl	r4, [r5], #-851	; 0xfffffcad	
subpl	r4, r5, #4672	; 0x1240	
mcrmi	3, 2, r4, cr15, cr15, {2}		
sfmmi	f5, 2, [pc], {84}	; 0x54	
		; <UNDEFINED> instruction	 0x46464f5f
cfldr64cs	mvdx4, [r4], {83}	; 0x53	
cmppl	r8, #32, 16	; 0x200000	
ldmdbvs	r4, {r0, r1, r5, r6, r8, sl, ip, sp, lr}^		
svcpl	0x0072656d		
strbtvs	r6, [r1], #-1362	; 0xfffffaae	
stmdacs	r7!, {r1, r4, r6, r8, sl, sp, lr}^		
cmnvc	lr, #40, 18	; 0xa0000	
cmnvs	lr, #116, 2		
rsbsvc	r5, r4, #101	; 0x65	
teqmi	lr, #2624	; 0xa40	
stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^		
cmpvs	r2, r7, ror #28		
strbvs	r6, [r1], #-1395	; 0xfffffa8d	
eorcs	r7, ip, r4, ror #4		
strbpl	r5, [r3, #-856]	; 0xfffffca8	
strbmi	r4, [sp, #-2388]	; 0xfffff6ac	
svcmi	0x00435f52		
svcmi	0x0052544e		
strbmi	r5, [pc], -ip, asr #30		
strbpl	r5, [r5], #-838	; 0xfffffcba	
eorcs	r2, r6, r9, lsr #32		
cmppl	r8, #8257536	; 0x7e0000	
ldmdbmi	r4, {r0, r1, r6, r8, sl, ip, lr}^		
svcpl	0x0052454d		
strbpl	r4, [lr], #-3907	; 0xfffff0bd	
svcpl	0x004c4f52		
svcmi	0x00545541		
sfmmi	f5, 2, [r5], {95}	; 0x5f	
svcpl	0x0044414f		
blmi	14e0c08 <__undef_stack+0x13c7368>		
eoreq	r2, r9, r9, lsr #18		
strbpl	r5, [r3, #-856]	; 0xfffffca8	
svcpl	0x00434947		
svcpl	0x00495050		
svcpl	0x00303143		
blmi	14e0c20 <__undef_stack+0x13c7380>		
rsbscc	r3, r8, r0, lsr #32		
eorscc	r3, r0, r0, lsr r0		
eorseq	r3, r0, r4, lsr r0		
smlsldmi	r5, r5, r8, r2	; <UNPREDICTABLE>	
ldrbmi	r4, [r0, #-1631]	; 0xfffff9a1	
teqvs	r0, #88, 6	; 0x60000001	
subspl	r0, r8, r8, lsr r0		
svcmi	0x00495f53		
strbpl	r5, [r2, #-3925]	; 0xfffff0ab	
		; <UNDEFINED> instruction	 0x46435f53
cmpmi	r2, r7, asr #30		
strbmi	r4, [r1], #-1363	; 0xfffffaad	
eorcc	r5, r0, r4, asr #4		
eorscc	r4, r0, #120, 10	; 0x1e000000	
eorscc	r3, r0, r0, lsr r0		
subspl	r0, r8, r0, lsr r0		
ldmdapl	pc, {r0, r6, r9, ip, lr}^	; <UNPREDICTABLE>	
subpl	r4, r1, r4, asr #26		
svcpl	0x00305f53		
strbmi	r4, [lr, #-3908]	; 0xfffff0bc	
strbpl	r4, [lr], #-2399	; 0xfffff6a1	
eorscs	r5, r7, r2, asr pc		
svcpl	0x00535058		
strbcc	r4, [r1, -r4, asr #26]		
strbpl	r4, [lr], #-2399	; 0xfffff6a1	
subeq	r4, r4, pc, asr r9		
smlsldmi	r5, r5, r8, r2	; <UNPREDICTABLE>	
cmpcc	r0, pc, asr r3		
cmpmi	r4, r5, lsr pc		
		; <UNDEFINED> instruction	 0x465f4154
strbpl	r5, [ip], #-1345	; 0xfffffabf	
cmpmi	r4, pc, asr r3		
subscs	r5, r3, r4, asr r5		
ldrcc	r7, [r1, #-34]!	; 0xffffffde	
ldccs	0, cr2, [r0], #-176	; 0xffffff50	
cfldr32cs	mvfx2, [r0], #-128	; 0xffffff80	
strbcc	r2, [r3, #-32]!	; 0xffffffe0	
teqvs	r0, #44	; 0x2c	
eorcc	r2, r0, r0, lsr ip		
subspl	r0, r8, r2, lsr #32		
subspl	r5, pc, r1, asr #4		
ldrbpl	r3, [pc, #-1875]	; 10041 <SLCRUnlockKey+0x2134>	
cmpcc	pc, r3, asr r2	; <UNPREDICTABLE>	
strbpl	r4, [lr], #-2399	; 0xfffff6a1	
subspl	r2, r8, r2, asr r0		
cmppl	r5, #332	; 0x14c	
ldmdbmi	pc, {r1, r6, r8, ip, sp}^	; <UNPREDICTABLE>	
ldmdbmi	pc, {r1, r2, r3, r6, sl, ip, lr}^	; <UNPREDICTABLE>	
cmppl	r8, #68	; 0x44	
stmdbmi	r7, {r0, r1, r6, r8, sl, ip, lr}^		
strbpl	r5, [r8, -r3, asr #30]		
eoreq	r4, r0, pc, asr r8		
svcpl	0x00535058		
svcpl	0x00435644		
svcpl	0x00544e49		
strtcc	r4, [r0], #-1097	; 0xfffffbb7	
ldmdbpl	r3, {r4, r5}^		
subpl	r4, r8, #939524097	; 0x38000001	
bpl	1264114 <__undef_stack+0x114a874>		
svcmi	0x00495f45		
rsbvs	r6, sp, #32, 8	; 0x20000000	
stmdapl	r0, {r3, r5, r8, fp, sp}		
svcpl	0x00474552		
ldrcc	r5, [r1, #-67]!	; 0xffffffbd	
svcpl	0x0041565f		
subspl	r4, pc, r4, asr pc	; <UNPREDICTABLE>	
strbpl	r5, [pc], #-3905	; 107f8 <SLCRUnlockKey+0x28eb>	
svcpl	0x00524548		
eorvc	r2, r2, r1, lsr r0		
eorcs	r3, ip, r1, lsr r5		
strcs	r2, [r0, #-3120]!	; 0xfffff3d0	
eorcs	r2, r0, r0, lsr ip		
eorcs	r3, ip, r3, ror #14		
ldccs	3, cr6, [r8], #-128	; 0xffffff80	
eoreq	r3, r2, r0, lsr #10		
strbpl	r5, [r3, #-856]	; 0xfffffca8	
svcpl	0x00434947		
subspl	r4, r4, #1072	; 0x430	
svcpl	0x004e455f		
cmpmi	sp, r3, asr pc		
eorcc	r4, r0, r3, asr fp		
eorscc	r3, r0, r8, ror r0		
eorscc	r3, r0, r0, lsr r0		
mcrvs	0, 3, r0, cr9, cr1, {1}		
strbtvc	r6, [r6], #-1654	; 0xfffff98a	
ldrbpl	r5, [r3], #-2048	; 0xfffff800	
		; <UNDEFINED> instruction	 0x4649465f
subpl	r5, r5, #316	; 0x13c	
subscs	r4, r2, r2, asr pc		
stmdapl	r0, {r0, r1, r2, r4, r5, sl, fp, lr}		
svcpl	0x00474552		
ldrcc	r5, [r1, #-67]!	; 0xffffffbd	
smlsldpl	r5, pc, pc, r0	; <UNPREDICTABLE>	
cmpmi	pc, #1342177284	; 0x50000004	
subcs	r5, ip, r4, asr r2		
ldrcc	r7, [r1, #-34]!	; 0xffffffde	
ldccs	0, cr2, [r0], #-176	; 0xffffff50	
cfldr32cs	mvfx2, [r0], #-128	; 0xffffff80	
ldrcc	r6, [r1, #-800]!	; 0xfffffce0	
teqvs	r0, #44	; 0x2c	
eorcc	r2, r0, r0, lsr ip		
cmppl	r8, #34	; 0x22	
stmdbmi	r7, {r0, r1, r6, r8, sl, ip, lr}^		
cdpmi	15, 4, cr5, cr9, cr3, {2}		
subspl	r5, pc, r4, asr r2	; <UNPREDICTABLE>	
svcpl	0x004f4952		
blmi	14e0dcc <__undef_stack+0x13c752c>		
ldrbtmi	r3, [r8], -r0, lsr #32		
cmppl	r8, #56	; 0x38	
ldmdbmi	r4, {r0, r1, r6, r8, sl, ip, lr}^		
svcpl	0x0052454d		
strbmi	r4, [r1], #-3916	; 0xfffff0b4	
		; <UNDEFINED> instruction	 0x46464f5f
subscs	r4, r4, r3, asr r5		
eorscc	r7, r0, r0, lsr r8		
ldrbmi	r5, [r2, #-2048]	; 0xfffff800	
subpl	r5, r3, r7, asr #30		
eorseq	r2, r4, r4, lsr r0		
strbpl	r4, [lr], #-2389	; 0xfffff6ab	
stmdacs	r3, {r3, r4, r5, r8, r9, sl, fp, ip, lr}^		
svcpl	0x00202978		
mcrmi	5, 2, r5, cr9, cr15, {2}		
cmpmi	pc, #84, 16	; 0x540000	
eoreq	r7, r9, r8, lsr #16		
svcpl	0x00545358		
stmdbmi	r7, {r1, r4, r6, r8, sl, lr}^		
subpl	r5, r5, #1392508928	; 0x53000000	
subspl	r4, r2, #398458880	; 0x17c00000	
teqcc	r0, pc, asr #4		
smladxpl	r0, r4, ip, r4		
subpl	r4, r1, #4390912	; 0x430000	
stmdapl	r1, {r0, r1, r2, r3, r4, r6, r8, sl, fp, lr}^		
ldrbpl	r5, [pc, -r0, lsr #30]		
subpl	r4, r1, #4390912	; 0x430000	
stmdapl	r1, {r0, r1, r2, r3, r4, r6, r8, sl, fp, lr}^		
stmdapl	r0, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}		
svcpl	0x00524150		
cmpmi	sp, r8, asr r4		
mrcmi	3, 2, r5, cr15, cr0, {2}		
ldmdbmi	pc, {r0, r2, r4, r6, r8, sl, fp, lr}^	; <UNPREDICTABLE>	
cmpmi	r4, lr, asr #6		
movtpl	r4, #21326	; 0x534e	
svcpl	0x00003220		
svcpl	0x0061765f		
ldrbtvc	r6, [r3], #-2412	; 0xfffff694	
eoreq	r5, r0, pc, asr pc		
smlsldmi	r5, r5, r8, r2	; <UNPREDICTABLE>	
cmpcc	r0, pc, asr r3		
teqcc	r1, r1, lsr r0		
cmpmi	r0, r0, lsl #16		
mcrrmi	15, 5, r5, r7, cr2		
sfmmi	f4, 2, [r1], {79}	; 0x4f	
subpl	r5, sp, #1593835520	; 0x5f000000	
strbpl	r4, [lr], #-2399	; 0xfffff6a1	
subspl	r2, r8, r2, asr r0		
mcrrmi	15, 5, r5, r7, cr3		
sfmmi	f4, 2, [r1], {79}	; 0x4f	
subpl	r5, sp, #1593835520	; 0x5f000000	
strbpl	r4, [lr], #-2399	; 0xfffff6a1	
subeq	r4, r4, pc, asr r9		
subpl	r5, r1, #88	; 0x58	
subpl	r5, r7, pc, asr r8		
cmppl	r0, #292	; 0x124	
ldrbmi	r3, [pc], #-95	; 1097c <SLCRUnlockKey+0x2a6f>	
movtmi	r5, #38469	; 0x9645	
strbmi	r5, [r9], #-3909	; 0xfffff0bb	
cmpmi	r0, r0, lsr #16		
cmppl	r0, #328	; 0x148	
subpl	r5, r7, r7, lsr pc		
subscc	r4, pc, r9, asr #30		
		; <UNDEFINED> instruction	 0x5645445f
svcpl	0x00454349		
stmdapl	r0, {r0, r3, r6, sl, lr}		
svcpl	0x00524150		
subpl	r5, r4, r8, asr r3		
strbpl	r5, [lr, #-3923]	; 0xfffff0ad	
cdpmi	15, 4, cr5, cr9, cr13, {2}		
mcrmi	4, 2, r5, cr1, cr3, {2}		
subscs	r4, r3, r3, asr #10		
subspl	r0, r8, r1, lsr r0		
ldmdapl	pc, {r0, r6, r9, ip, lr}^	; <UNPREDICTABLE>	
ldrbpl	r4, [r2], #-341	; 0xfffffeab	
subscc	r5, pc, r0, asr r3	; <UNPREDICTABLE>	
strbpl	r4, [lr], #-2399	; 0xfffff6a1	
subspl	r2, r8, r2, asr r0		
cmpmi	r5, r3, asr pc		
svcpl	0x00305452		
svcpl	0x00544e49		
stmdapl	r0, {r0, r3, r6, sl, lr}		
ldrbmi	r5, [pc], #-1107	; 109e4 <SLCRUnlockKey+0x2ad7>	
subspl	r4, pc, #1073741843	; 0x40000013	
strbpl	r5, [r5], #-837	; 0xfffffcbb	
smlsldmi	r5, r5, pc, r2	; <UNPREDICTABLE>	
ldrbmi	r5, [r4, #-841]	; 0xfffffcb7	
subpl	r5, r5, #328	; 0x148	
subscs	r4, r2, r2, asr pc		
ldfmis	f3, [r2], #-212	; 0xffffff2c	
rsbsvc	r7, r4, #0, 6		
stmdbvs	r7!, {r0, r3, r5, r6, r9, sl, fp, sp, lr}^		
teqvc	r8, #1671168	; 0x198000	
svcvs	0x00742029		
ldmdbvs	r2!, {r0, r1, r4, r5, r6, sl, ip, sp, lr}^		
teqvc	r8, #28835840	; 0x1b80000	
cmppl	r8, #41	; 0x29	
cmppl	r5, #84, 30	; 0x150	
strbpl	r5, [r2, #-3906]	; 0xfffff0be	
mcrrmi	15, 4, r5, r1, cr6		
svcpl	0x004e4749		
svcmi	0x00525245		
ldrtcc	r2, [r1], #-82	; 0xffffffae	
stmdapl	r0, {r0, r4, r5, r8, ip, sp}		
svcpl	0x00524150		
svcpl	0x00375350		
ldrbpl	r4, [r5], #-851	; 0xfffffcad	
subpl	r4, r5, #4672	; 0x1240	
ldmdbmi	pc, {r0, r1, r2, r3, r4, r6, ip, sp}^	; <UNPREDICTABLE>	
subscs	r5, r2, lr, asr #8		
svcpl	0x00535058		
svcpl	0x00554353		
svcpl	0x00524d54		
svcpl	0x00544e49		
stmdapl	r0, {r0, r3, r6, sl, lr}		
svcpl	0x00474552		
eorscs	r5, r5, r3, asr #4		
eorseq	r7, r5, r3, ror #4		
subpl	r5, r1, #88	; 0x58	
		; <UNDEFINED> instruction	 0x3753505f
strbpl	r5, [r3, #-863]	; 0xfffffca1	
svcpl	0x00544457		
stmdbmi	r8, {r4, r5, r8, r9, sl, fp, ip, lr}^		
strbmi	r4, [r1], #-2119	; 0xfffff7b9	
eorcc	r5, r0, r4, asr #4		
		; <UNDEFINED> instruction	 0x46384678
		; <UNDEFINED> instruction	 0x46363030
subspl	r0, r8, r6, asr #32		
subspl	r5, pc, r1, asr #4		
cmpmi	pc, r3, asr r7	; <UNPREDICTABLE>	
subscc	r4, pc, r6, asr #18		
cmpmi	pc, pc, asr r3	; <UNPREDICTABLE>	
subsmi	r4, pc, #88, 18	; 0x160000	
cmpmi	r5, r1, asr #6		
subscs	r4, r2, r4, asr #8		
stmdacc	r6, {r4, r5, fp, ip, sp, lr}^		
eorscc	r3, r8, r0, lsr r0		
stmdapl	r0, {r4, r5, ip, sp}		
svcmi	0x005f6c69		
eorscc	r7, r3, #1962934272	; 0x75000000	
teqmi	r8, ip, asr #10		
cfldrdcs	mvd6, [r2], #-400	; 0xfffffe70	
strbvc	r6, [ip, #-342]!	; 0xfffffeaa	
stmdapl	r0!, {r0, r2, r5, r6, r8, fp, sp}		
svcmi	0x005f6c69		
eorscc	r7, r3, #1962934272	; 0x75000000	
strbtvs	r4, [r4], #-296	; 0xfffffed8	
		; <UNDEFINED> instruction	 0x56202c72
ldrbvs	r6, [r5, #-3169]!	; 0xfffff39f	
subspl	r0, r8, r9, lsr #32		
ldmdapl	pc, {r0, r6, r9, ip, lr}^	; <UNPREDICTABLE>	
ldrbpl	r4, [r5], #-851	; 0xfffffcad	
subpl	r4, r5, #4672	; 0x1240	
subsmi	r3, pc, #95	; 0x5f	
cmpmi	r5, r1, asr #6		
subscs	r4, r2, r4, asr #8		
stmdacc	r6, {r4, r5, fp, ip, sp, lr}^		
ldrtcc	r3, [r0], -r6, asr #32		
stmdapl	r0, {r4, r5, ip, sp}		
ldrbmi	r5, [pc, #-848]	; 107c8 <SLCRUnlockKey+0x28bb>	
ldmdbmi	pc, {r0, r1, r6, r8, r9, lr}^	; <UNPREDICTABLE>	
ldmdbmi	pc, {r1, r2, r3, r6, sl, ip, lr}^	; <UNPREDICTABLE>	
ldrtcc	r2, [r3], -r4, asr #32		
cmpvs	pc, #0, 30		
ldrbvs	r7, [r0, #-2420]!	; 0xfffff68c	
svcvs	0x006f6c5f		
ldmdacs	r0!, {r0, r1, r3, r5, r6, r8, sl, ip, sp, lr}^		
stmdbcs	r3!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}^		
svcpl	0x00282820		
ldmdbvc	r4!, {r0, r1, r2, r3, r4, r6, r8, r9, sp, lr}^		
subsvc	r6, pc, r0, ror r5	; <UNPREDICTABLE>	
svcpl	0x005f7274		
bvc	1a6d7f8 <__undef_stack+0x1953f58>		
stmdacs	r6!, {r0, r2, r5, r6, r8, r9, sl, fp, sp, lr}^		
svcpl	0x005b2222		
ldmdbcs	sp, {r0, r1, r2, r3, r4, r6, r8, r9, sp, lr}^		
stmdbvs	r8!, {r0, r3, r5, r8, r9, fp, ip, lr}		
stmdacs	r9!, {r1, r2, r3, r5, r6, sl, ip, sp, lr}		
stmdbcs	r3!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}^		
stmdapl	r0, {r0, r2, r3, r4, r6, r8, fp, sp}		
subspl	r5, pc, r0, asr r3	; <UNPREDICTABLE>	
svcmi	0x00505241		
svcpl	0x00315452		
ldrbmi	r4, [r3, #-322]	; 0xfffffebe	
subpl	r4, r4, #1090519040	; 0x41000000	
ldrbmi	r3, [r8, #-32]!	; 0xffffffe0	
eorscc	r3, r0, r4, lsr r0		
eorseq	r3, r0, r0, lsr r0		
svcpl	0x00535058		
subcc	r4, sp, r7, asr #10		
movtpl	r4, #4703	; 0x125f	
strbmi	r4, [r4], #-325	; 0xfffffebb	
ldmdavc	r0!, {r1, r4, r6, sp}		
eorscc	r3, r0, r5, asr #32		
eorscc	r3, r0, r2, asr #32		
cmpmi	r0, r0, lsl #16		
ldrbmi	r5, [r8, #-3922]	; 0xfffff0ae	
subpl	r4, r3, sp, asr #2		
svcpl	0x00305f53		
ldrbmi	r4, [r3, #-322]	; 0xfffffebe	
subpl	r4, r4, #1090519040	; 0x41000000	
ldrbmi	r3, [r8, #-32]!	; 0xffffffe0	
eorsmi	r3, r0, #48	; 0x30	
eorseq	r3, r0, r0, lsr r0		
subpl	r5, r1, #88	; 0x58	
		; <UNDEFINED> instruction	 0x3753505f
ldmdbmi	r0, {r0, r1, r2, r3, r4, r6, r8, r9, sl, lr}^		
svcpl	0x00305f4f		
stmdami	r7, {r3, r6, r8, fp, lr}^		
subpl	r4, r4, #1090519040	; 0x41000000	
ldrbmi	r3, [r8, #-32]!	; 0xffffffe0	
teqmi	r0, r0, lsr r0		
subeq	r4, r6, r6, asr #12		
svcpl	0x00535058		
cmpcc	lr, r3, asr #2		
strbpl	r4, [lr], #-2399	; 0xfffff6a1	
subcs	r4, r4, pc, asr r9		
stmdapl	r0, {r3, r4, r5, r8, r9, ip, sp}		
cmnmi	r2, #84, 26	; 0x1500	
lfmmi	f7, 2, [pc], {116}	; 0x74	
strbtpl	r6, [r4], #-367	; 0xfffffe91	
rsbvc	r6, r5, #6720	; 0x1a40	
cdpvs	15, 7, cr6, cr5, cr3, {2}		
rsbspl	r6, r2, #116, 10	; 0x1d000000	
eormi	r6, r8, #26476544	; 0x1940000	
cmnmi	r5, r1, ror #6		
ldrbvs	r6, [r2, #-1124]!	; 0xfffffb9c	
strtpl	r7, [ip], #-883	; 0xfffffc8d	
strbvc	r7, [r3], #-621	; 0xfffffd93	
ldclvs	14, cr4, [r5, #-456]!	; 0xfffffe38	
ldmdbcs	r2!, {r1, r5, r6, r8, sl, sp, lr}^		
ldclvs	8, cr5, [r4, #-128]	; 0xffffff80	
rsbsvc	r4, r4, #-939524095	; 0xc8000001	
ldmdbvs	r2!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, ip, lr}^		
ldrbvs	r6, [r2, #-1396]	; 0xfffffa8c	
eormi	r2, r8, #6750208	; 0x670000	
cmnmi	r5, r1, ror #6		
ldrbvs	r6, [r2, #-1124]!	; 0xfffffb9c	
stccs	3, cr7, [r9], #-460	; 0xfffffe34	
ldclvs	8, cr2, [r4, #-128]	; 0xffffff80	
rsbsvc	r4, r4, #-939524095	; 0xc8000001	
rsbvs	r7, sp, #327155712	; 0x13800000	
sfmcs	f7, 4, [r9], #-404	; 0xfffffe6c	
cmpmi	r4, #32, 16	; 0x200000	
movtpl	r5, #13407	; 0x345f	
		; <UNDEFINED> instruction	 0x464f5f52
strbpl	r5, [r5], #-838	; 0xfffffcba	
stmdapl	r8!, {r2, r3, r5, sp}		
cmnmi	r2, #84, 26	; 0x1500	
subspl	r7, pc, #116, 4	; 0x40000007	
rsbpl	r6, r4, #1073741849	; 0x40000019	
stmdacs	r8!, {r0, r2, r5, r6, r8, r9, sl, sp, lr}		
ldrbvs	r6, [r3, #-322]!	; 0xfffffebe	
rsbvc	r6, r4, #1090519040	; 0x41000000	
ldmdbcs	r3!, {r0, r2, r5, r6, r8, r9, ip, sp, lr}^		
strtpl	r2, [r8], #-44	; 0xffffffd4	
strbvc	r7, [r3], #-621	; 0xfffffd93	
ldclvs	14, cr4, [r5, #-456]!	; 0xfffffe38	
ldmdbcs	r2!, {r1, r5, r6, r8, sl, sp, lr}^		
ldrbpl	r2, [r8], #-44	; 0xffffffd4	
cmpmi	r4, #268	; 0x10c	
svcmi	0x005f5253		
ldrbmi	r4, [r3, #-1606]	; 0xfffff9ba	
stcvc	9, cr2, [r0], #-336	; 0xfffffeb0	
cmpmi	r4, #32, 16	; 0x200000	
subspl	r4, r3, #2080374785	; 0x7c000001	
cmpmi	pc, pc, asr ip	; <UNPREDICTABLE>	
cmpmi	sp, r4, asr #30		
stmdbcs	r9!, {r0, r1, r4, r6, r8, r9, fp, lr}		
subspl	r5, pc, r0, lsl #30		
ldrbmi	r4, [r4], -ip, asr #2		
svcpl	0x004d524f		
strbmi	r4, [lr], -r3, asr #30		
ldmdami	pc, {r0, r3, r6, r8, r9, sl, lr}^	; <UNPREDICTABLE>	
stmdapl	r0, {r0, r1, r2, r3, r4, r6, sp}		
svcpl	0x00524150		
cmpmi	r4, #88, 8	; 0x58000000	
subscc	r5, pc, #80, 6	; 0x40000001	
		; <UNDEFINED> instruction	 0x5645445f
svcpl	0x00454349		
stmdapl	r0!, {r0, r3, r6, sl, lr}		
svcpl	0x00524150		
svcpl	0x00375350		
svcpl	0x00435454		
strbmi	r5, [r4, #-3890]	; 0xfffff0ce	
strbmi	r4, [r3, #-2390]	; 0xfffff6aa	
subeq	r4, r4, pc, asr r9		
subpl	r5, r1, #88	; 0x58	
		; <UNDEFINED> instruction	 0x3753505f
subpl	r4, pc, #2080374785	; 0x7c000001	
strbmi	r5, [r9, -r5, asr #6]		
cmpmi	pc, #72, 8	; 0x48000000	
svcpl	0x00504d4f		
svcpl	0x00535f30		
svcpl	0x00495841		
ldrbmi	r4, [r3, #-322]	; 0xfffffebe	
subpl	r4, r4, #1090519040	; 0x41000000	
ldrbtmi	r3, [r8], -r0, lsr #32		
eorscc	r3, r0, r8, lsr r8		
eorseq	r3, r0, r0, lsr r0		
smlsldmi	r5, r5, r8, r2	; <UNPREDICTABLE>	
subspl	r4, r0, #24903680	; 0x17c0000	
eorvc	r3, r0, #-1006632960	; 0xc4000000	
stmdapl	r0, {r0, r4, r5, r8, r9, ip, sp}		
		; <UNDEFINED> instruction	 0x47554353
subspl	r4, pc, r9, asr #6		
cfstr64mi	mvdx4, [ip], {67}	; 0x43	
svcmi	0x005f4449		
ldrbmi	r4, [r3, #-1606]	; 0xfffff9ba	
ldmdavc	r0!, {r2, r4, r6, sp}		
eorscc	r3, r0, r0, lsr r0		
subcc	r4, r6, r0, lsr r6		
cmppl	r0, #0, 16		
stmdbmi	r4, {r0, r1, r2, r3, r4, r6, r8, r9, ip, lr}^		
subsmi	r3, pc, #79	; 0x4f	
cmpmi	r5, r1, asr #6		
subscs	r4, r2, r4, asr #8		
subcc	r7, r5, r0, lsr r8		
eorscc	r3, r0, r1, lsr r0		
stmdapl	r0, {r4, r5, ip, sp}		
		; <UNDEFINED> instruction	 0x47554353
ldmdbmi	pc, {r0, r3, r6, r8, r9, lr}^	; <UNPREDICTABLE>	
cdpmi	4, 5, cr5, cr15, cr14, {2}		
cmpmi	sp, r3, asr pc		
eorcc	r4, r0, r3, asr fp		
eorscc	r3, r0, r8, ror r0		
eorscc	r3, r0, r0, lsr r0		
rsbvc	r0, r3, r1, lsr r0		
		; <UNDEFINED> instruction	 0x66646973
svcpl	0x00202928		
ldfvse	f6, [r3, #-380]!	; 0xfffffe84	
svcpl	0x00205f5f		
stclvs	6, cr7, [pc], #-380	; 10c50 <SLCRUnlockKey+0x2d43>	
cfstrdvs	mvd7, [r9], #-388	; 0xfffffe7c	
ldmdacs	pc, {r0, r2, r5, r6, r8, r9, sl, fp, ip, lr}^	; <UNPREDICTABLE>	
cmnvc	r0, #-2013265920	; 0x88000000	
strvs	r6, [r9], -r9, ror #8		
stmdbcs	r2!, {r2, r3, r4, r6, r9, sl, fp, sp, lr}		
ldrbpl	r5, [r3], #-2048	; 0xfffff800	
cmpmi	ip, pc, asr r6		
ldrbpl	r4, [pc], #-2131	; 10dec <SLCRUnlockKey+0x2edf>	
svcmi	0x00454d49		
ldrbmi	r5, [pc, #-1109]	; 1099f <SLCRUnlockKey+0x2a92>	
subpl	r5, pc, #536870917	; 0x20000005	
teqcc	r1, #32, 2		
stmdapl	r0, {r2, r4, r5, sl, fp, lr}		
ldmdbmi	pc, {r0, r1, r4, r6, sl, ip, lr}^	; <UNPREDICTABLE>	
subspl	r4, pc, #603979777	; 0x24000001	
stmdbmi	r6, {r3, r4, r6, r8, r9, sl, fp, ip, lr}^		
subspl	r4, pc, #280	; 0x118	
subspl	r4, pc, #18087936	; 0x1140000	
strbpl	r5, [r5], #-837	; 0xfffffcbb	
subspl	r4, r2, #398458880	; 0x17c00000	
teqcc	r0, pc, asr #4		
eorseq	r3, r1, r0, lsr r8		
svcpl	0x00545358		
strbmi	r4, [lr], #-334	; 0xfffffeb2	
subpl	r5, r1, #95	; 0x5f	
subspl	r4, pc, r1, asr #26		
svcpl	0x00454741		
svcmi	0x00525245		
ldrtcc	r2, [r1], #-82	; 0xffffffae	
subeq	r3, ip, r4, lsr r9		
strbpl	r5, [r3, #-856]	; 0xfffffca8	
svcpl	0x00434947		
mrrcmi	13, 4, r4, r0, cr9		
movtpl	r4, #7519	; 0x1d5f	
ldmdavc	r0!, {r0, r1, r3, r6, sp}		
eorscc	r3, r0, r0, lsr r0		
		; <UNDEFINED> instruction	 0x46464630
cmnvs	r3, r0, lsl #18		
cmnvs	r8, ip, rrx		
cmpvs	pc, #40, 30	; 0xa0	
svcpl	0x00282029		
ldmdbvc	r4!, {r0, r1, r2, r3, r4, r6, r8, r9, sp, lr}^		
cfldr64vs	mvdx6, [pc], {112}	; 0x70	
strbvc	r6, [fp, #-3951]!	; 0xfffff091	
svcpl	0x005f2870		
stmdacs	r6!, {r0, r1, r5, r6, r8, fp, sp}		
svcpl	0x007c555f		
eoreq	r2, r9, ip, asr #18		
smlsldmi	r5, r5, r8, r2	; <UNPREDICTABLE>	
cmpcc	r0, pc, asr r3		
mcrmi	15, 2, r5, cr9, cr5, {1}		
svcpl	0x004c4156		
submi	r5, ip, #1426063360	; 0x55000000	
cmpmi	r6, pc, asr sp		
cmncc	r0, r0, lsr #4		
eorcc	r2, r0, r5, lsr ip		
eorcc	r2, r5, ip, lsr #32		
teqvs	r0, #44	; 0x2c	
eorcs	r2, r0, r8, lsr ip		
eorcs	r3, ip, r3, ror #14		
stmdapl	r0, {r0, r4, r5, r9, sp}		
svcpl	0x00524150		
cmpmi	sp, r8, asr r4		
subscc	r5, pc, r0, asr r3	; <UNPREDICTABLE>	
mcrmi	4, 2, r4, cr15, cr15, {2}		
cdpmi	15, 4, cr5, cr9, cr5, {2}		
		; <UNDEFINED> instruction	 0x365f5254
cmppl	r0, #32, 16	; 0x200000	
cmpmi	sp, pc, asr r4		
mcrmi	15, 2, r5, cr9, cr6, {1}		
strbmi	r5, [r9], #-3924	; 0xfffff0ac	
cmpmi	r0, r0, lsl #16		
cmppl	r0, #328	; 0x148	
svcmi	0x00495f37		
strbpl	r5, [r2, #-3920]	; 0xfffff0b0	
svcmi	0x00435f53		
strbmi	r4, [r9, -lr, asr #12]		
cmppl	pc, #95	; 0x5f	
ldmdbmi	r8, {r0, r1, r2, r3, r4, r6, r8, lr}^		
movtpl	r4, #4703	; 0x125f	
strbmi	r4, [r4], #-325	; 0xfffffebb	
ldmdavc	r0!, {r1, r4, r6, sp}		
eorscc	r3, r2, r5, asr #32		
eorscc	r3, r0, r0, lsr r0		
cmpmi	r3, #0, 16		
cfstrdmi	mvd5, [r9, #-340]	; 0xfffffeac	
cmpmi	pc, #1342177284	; 0x50000004	
subspl	r4, r4, #1264	; 0x4f0	
svcmi	0x005f4c4f		
ldrbmi	r4, [r3, #-1606]	; 0xfffff9ba	
ldmdavc	r0!, {r2, r4, r6, sp}		
stmdapl	r0, {r4, r5, fp, ip, sp}		
svcpl	0x00524150		
movtmi	r4, #16728	; 0x4158	
subscc	r5, pc, r0, asr r3	; <UNPREDICTABLE>	
		; <UNDEFINED> instruction	 0x5645445f
svcpl	0x00454349		
stmdapl	r0!, {r0, r3, r6, sl, lr}		
svcpl	0x00524150		
svcpl	0x00375350		
movtmi	r4, #16728	; 0x4158	
ldrbmi	r3, [pc], #-95	; 10f64 <SLCRUnlockKey+0x3057>	
movtmi	r5, #38469	; 0x9645	
strbmi	r5, [r9], #-3909	; 0xfffff0bb	
cmpmi	r0, r0, lsl #16		
cmppl	r8, #328	; 0x148	
svcpl	0x0052434c		
svcpl	0x004d554e		
ldrbpl	r4, [r3], #-3657	; 0xfffff1b7	
strbmi	r4, [r3, #-3649]	; 0xfffff1bf	
eorseq	r2, r1, r3, asr r0		
ldrbvc	r7, [r0, #-873]!	; 0xfffffc97	
ldmdacs	r4!, {r1, r2, r3, r5, r6, r8, r9, sp, lr}^		
stmdbcs	r3!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}^		
svcpl	0x005f2820		
rsbsvc	r7, r9, r3, ror #8		
svcvs	0x006c5f65		
rsbsvc	r6, r5, pc, ror #22		
cmpvs	pc, #40, 30	; 0xa0	
subspl	r2, pc, r9, lsr #12		
cmppl	r8, #41	; 0x29	
stmdbmi	r7, {r0, r1, r6, r8, sl, ip, lr}^		
cdpmi	15, 4, cr5, cr3, cr3, {2}		
cmppl	pc, #84, 4	; 0x40000005	
svcpl	0x00525042		
blmi	14e14f8 <__undef_stack+0x13c7c58>		
rsbscc	r3, r8, r0, lsr #32		
eorscc	r3, r0, r0, lsr r0		
eorseq	r3, r0, r0, lsr r1		
smlsldmi	r5, r5, r8, r2	; <UNPREDICTABLE>	
cmpcc	r0, pc, asr r3		
svcmi	0x004e5f35		
eorvc	r2, r2, r0, asr r0		
eorcs	r3, ip, r1, lsr r5		
strcs	r2, [r0, #-3120]!	; 0xfffff3d0	
eorcs	r2, r0, r0, lsr ip		
eorcs	r3, ip, r3, ror #14		
ldccs	3, cr6, [r0], #-128	; 0xffffff80	
eoreq	r3, r2, r0, lsr #8		
svcpl	0x00545358		
movtmi	r4, #7493	; 0x1d45	
stmdbmi	r9, {r0, r1, r2, r3, r4, r6, r8, sl, fp, lr}^		
cmpmi	r5, pc, asr r2		
subpl	r5, r5, #68, 30	; 0x110	
subscs	r4, r2, r2, asr pc		
teqcc	r0, #49	; 0x31	
cmppl	r8, #76	; 0x4c	
subspl	r5, r3, r4, asr pc		
mrrcmi	15, 4, r5, r3, cr9		
svcpl	0x00455641		
strbmi	r4, [r4, #-3917]	; 0xfffff0b3	
ldrtcc	r3, [r1], -r0, lsr #2		
subspl	r0, r8, #48	; 0x30	
cmpmi	pc, #18087936	; 0x1140000	
svcpl	0x00353150		
ldrbpl	r4, [r3], #-3657	; 0xfffff1b7	
cmpmi	r5, pc, asr r6		
ldrbmi	r5, [r2, #-1364]	; 0xfffffaac	
eorcs	r3, r0, #95	; 0x5f	
ldfcss	f3, [r5], #-448	; 0xfffffe40	
eorcs	r3, ip, r0, lsr #32		
eorcs	r3, ip, r5, lsr #32		
ldccs	3, cr6, [r0], #-128	; 0xffffff80	
rsbcc	r2, r3, #32		
eorscs	r2, r0, #44	; 0x2c	
ldrbmi	r5, [r2, #-2048]	; 0xfffff800	
subpl	r5, r3, r7, asr #30		
ldrbpl	r5, [pc, #-595]	; 10e19 <SLCRUnlockKey+0x2f0c>	
svcpl	0x00524553		
strbmi	r4, [r4, #-3917]	; 0xfffff0b3	
cmncc	r8, r0, lsr #32		
subspl	r0, r8, r0, lsr r0		
ldmdapl	pc, {r0, r6, r9, ip, lr}^	; <UNPREDICTABLE>	
		; <UNDEFINED> instruction	 0x57554353
cdpmi	4, 5, cr5, cr15, cr4, {2}		
ldmdbmi	pc, {r0, r2, r4, r6, r8, sl, fp, lr}^	; <UNPREDICTABLE>	
cmpmi	r4, lr, asr #6		
movtpl	r4, #21326	; 0x534e	
stmdapl	r0, {r5, r8, ip, sp}		
svcpl	0x00474552		
ldrcc	r5, [r1, #-67]!	; 0xffffffbd	
		; <UNDEFINED> instruction	 0x564e495f
ldmdbmi	pc, {r0, r6, sl, fp, lr}^	; <UNPREDICTABLE>	
svcpl	0x00424c54		
svcmi	0x004c4e55		
strbmi	r4, [r5], #-2883	; 0xfffff4bd	
cmncc	r0, r0, lsr #4		
eorcc	r2, r0, r5, lsr ip		
eorcc	r2, r5, ip, lsr #32		
teqvs	r0, #44	; 0x2c	
eorcs	r2, r0, r8, lsr ip		
eorcs	r3, ip, r3, ror #10		
stmdapl	r0, {r4, r5, r9, sp}		
svcpl	0x00474552		
cdpmi	0, 4, cr5, cr9, cr6, {2}		
eorscs	r5, r2, r3, asr r4		
eorseq	r3, r0, r3, ror #2		
svcpl	0x00545358		
svcpl	0x00494350		
cmpmi	r6, r9, asr #28		
svcpl	0x0044494c		
subpl	r4, r4, #1090519040	; 0x41000000	
subscs	r5, r3, r5, asr #6		
teqcc	r6, r1, lsr r3		
subspl	r0, r8, #76	; 0x4c	
ldclmi	7, cr4, [pc, #-276]	; 10ff0 <SLCRUnlockKey+0x30e3>	
subscc	r4, r2, r6, asr r6		
ldrbmi	r4, [r8, #-1375]	; 0xfffffaa1	
subspl	r5, r4, #268	; 0x10c	
subsmi	r5, pc, #65	; 0x41	
stmdacs	r0!, {r0, r3, r6, sl, ip, lr}		
eoreq	r3, r9, r1, lsr r2		
svcpl	0x00545358		
movtpl	r4, #7238	; 0x1c46	
subspl	r5, r7, #72, 30	; 0x120	
svcpl	0x00455449		
subspl	r5, r3, r3, asr r5		
strbmi	r4, [r4, #-3653]	; 0xfffff1bb	
teqcc	r1, r4, asr #32		
subeq	r3, ip, r3, lsr r0		
svcpl	0x00535058		
svcpl	0x004d434f		
ldrbmi	r4, [r3, #-322]	; 0xfffffebe	
subpl	r4, r4, #1090519040	; 0x41000000	
ldrbtmi	r3, [r8], -r0, lsr #32		
teqmi	r0, #56	; 0x38	
eorseq	r3, r0, r0, lsr r0		
strbvc	r5, [r3, #-856]!	; 0xfffffca8	
svcpl	0x00636947		
cmnvs	r3, r4, asr #18		
stmdbmi	r5!, {r1, r5, r6, sl, fp, sp, lr}^		
ldmdacs	r2!, {r1, r2, r3, r5, r6, sl, ip, sp, lr}^		
ldrbtvc	r6, [r3], #-2372	; 0xfffff6bc	
ldrbvs	r6, [r3, #-322]!	; 0xfffffebe	
rsbvc	r6, r4, #1090519040	; 0x41000000	
ldclcs	3, cr7, [r3], #-404	; 0xfffffe6c	
svcpl	0x00746e49		
eorcs	r6, r9, r9, asr #8		
strbvc	r5, [r3, #-856]!	; 0xfffffca8	
svcpl	0x00636947		
strbtvc	r7, [r9], #-599	; 0xfffffda9	
strbvs	r5, [r5, -r5, ror #4]!		
stmdbvs	r4, {r3, r5, fp, sp}^		
hvcvs	10051	; 0x2743	
strbvs	r6, [r1], #-1395	; 0xfffffa8d	
cmnvc	r5, #100, 4	; 0x40000006	
eorcs	r2, ip, r3, ror r9		
strbpl	r5, [r3, #-856]	; 0xfffffca8	
svcpl	0x00434947		
cmpmi	r3, r4, asr #18		
svcpl	0x00454c42		
movtpl	r4, #26191	; 0x664f	
blcs	8262d4 <__undef_stack+0x70ca34>		
stmdbmi	r8!, {r5, fp, sp}		
ldmdbmi	pc, {r1, r2, r3, r5, r6, sl, ip, sp, lr}^	; <UNPREDICTABLE>	
eorcs	r2, pc, r4, rrx		
eorcs	r3, r9, r3, lsr r2		
ldmdbcs	r4!, {r1, r3, r5, sp}		
teqcc	r8, ip, lsr #32		
eorscs	r3, ip, r0, lsr #24		
strbtvc	r4, [lr], #-2344	; 0xfffff6d8	
rsbcs	r4, r4, pc, asr r9		
eorscc	r2, r3, #37	; 0x25	
eoreq	r2, r9, r9, lsr #18		
smlsldmi	r5, r5, r8, r2	; <UNPREDICTABLE>	
cmpcc	r0, pc, asr r3		
mcrmi	15, 2, r5, cr9, cr5, {1}		
svcpl	0x004c4156		
mrrcmi	3, 4, r4, pc, cr4	; <UNPREDICTABLE>	
svcpl	0x00454e49		
eorcs	r5, r0, #21757952	; 0x14c0000	
ldfcss	f3, [r5], #-448	; 0xfffffe40	
eorcs	r3, ip, r0, lsr #32		
eorcs	r3, ip, r5, lsr #32		
ldccs	3, cr6, [r7], #-128	; 0xffffff80	
strbtcc	r2, [r3], -r0, lsr #32		
eorscs	r2, r2, #44	; 0x2c	
strbpl	r4, [lr], #-2304	; 0xfffff700	
svcpl	0x0058414d		
subscs	r4, r8, sp, asr #2		
mcrmi	15, 2, r5, cr9, cr15, {2}		
stmdapl	r1, {r2, r4, r6, r8, sl, fp, lr}^		
stmdapl	r1, {r0, r1, r2, r3, r4, r6, r8, sl, fp, lr}^		
stmdapl	r0, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}		
ldmdbmi	pc, {r4, r6, r8, r9, ip, lr}^	; <UNPREDICTABLE>	
svcpl	0x00304332		
svcpl	0x00544e49		
strcc	r4, [r0, #-1097]!	; 0xfffffbb7	
cmppl	r8, #55	; 0x37	
stmdbmi	r7, {r0, r1, r6, r8, sl, ip, lr}^		
cdpmi	15, 4, cr5, cr9, cr3, {2}		
mcrrmi	15, 5, r5, r3, cr4		
cmpmi	sp, r2, asr pc		
eorcc	r4, r0, r3, asr fp		
eorscc	r3, r0, r8, ror r0		
eorscc	r3, r0, r0, lsr r0		
cmppl	r8, #49	; 0x31	
mcrrmi	15, 5, r5, r6, cr4		
svcpl	0x00485341		
ldrbpl	r4, [r2], #-336	; 0xfffffeb0	
strbpl	r4, [pc], #-3679	; 11280 <SLCRUnlockKey+0x3373>	
subspl	r5, r5, pc, asr r3		
ldrbpl	r4, [r2], #-3920	; 0xfffff0b0	
teqcc	r0, r5, asr #8		
ldcmi	3, cr3, [r1], #-196	; 0xffffff3c	
ldclvs	8, cr5, [r4, #-0]		
rsbsvc	r4, r4, #-939524095	; 0xc8000001	
mcrvs	8, 3, r4, cr1, cr15, {2}		
rsbvc	r6, r5, #100, 24	; 0x6400	
cmpmi	r0, r0, lsl #16		
ldrbpl	r5, [r8, #-3922]	; 0xfffff0ae	
cmppl	r0, #805306373	; 0x30000005	
ldmdbmi	pc, {r0, r1, r2, r3, r4, r6, ip, sp}^	; <UNPREDICTABLE>	
subscs	r5, r2, lr, asr #8		
svcpl	0x00535058		
subcc	r5, r2, r5, asr r3		
strbpl	r4, [lr], #-2399	; 0xfffff6a1	
subeq	r4, r4, pc, asr r9		
rsbsvc	r6, r5, r4, ror pc		
ldmdacs	r2!, {r4, r5, r6, r8, sl, sp, lr}^		
stmdbcs	r3!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}^		
ldrbvs	r5, [pc, #-3872]	; 103b4 <SLCRUnlockKey+0x24a7>	
mcrvs	4, 3, r7, cr5, cr8, {3}		
mcrvs	9, 3, r6, cr15, cr3, {3}		
stmdacs	r0!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}		
svcpl	0x005f207b		
ldrbvs	r7, [r0, #-2420]!	; 0xfffff68c	
svcpl	0x005f666f		
svcpl	0x005f2820		
svcpl	0x00202963		
stccc	8, cr7, [r0, #-380]!	; 0xfffffe84	
svcpl	0x005f2820		
eorscs	r2, fp, r3, ror #18		
svcvs	0x006c7369		
rsbscs	r6, r2, r7, ror r5		
ldmdavc	pc, {r3, r5, r8, r9, sl, fp, ip, lr}^	; <UNPREDICTABLE>	
eorscs	r2, pc, r9, lsr #32		
strbtvc	r6, [lr], #-2344	; 0xfffff6d8	
svcpl	0x005f2029		
eorcs	r2, sp, r8, ror r0		
eorcs	r6, r7, r7, lsr #2		
teqmi	r7, fp, lsr #32		
eorscs	r2, sl, r7, lsr #32		
strbtvc	r6, [lr], #-2344	; 0xfffff6d8	
svcpl	0x005f2029		
ldmdbcs	sp!, {r3, r4, r5, r6, r8, r9, fp, ip, sp}^		
cmpmi	r0, r0, lsl #16		
stmdapl	r1, {r1, r4, r6, r8, r9, sl, fp, ip, lr}^		
ldmdbmi	r4, {r0, r3, r6, r8, r9, sl, fp, ip, lr}^		
svcpl	0x0052454d		
cmpmi	r2, r0, lsr pc		
strbmi	r4, [r1], #-1363	; 0xfffffaad	
eorcc	r5, r0, r4, asr #4		
ldmdacc	r2!, {r3, r4, r5, r6, sl, ip, sp}		
eorscc	r3, r0, r0, lsr r0		
ldmdbmi	r8, {r4, r5}^		
stmdapl	r5, {r2, r3, r6, r8, r9, sl, fp, ip, lr}^		
ldrbpl	r4, [r0], #-1347	; 0xfffffabd	
svcpl	0x004e4f49		
subspl	r4, pc, #1224736768	; 0x49000000	
strbpl	r5, [r5], #-837	; 0xfffffcbb	
stmdapl	r0, {r5, ip, sp}		
		; <UNDEFINED> instruction	 0x47554353
ldmdbmi	pc, {r0, r3, r6, r8, r9, lr}^	; <UNPREDICTABLE>	
cmpmi	pc, #1308622848	; 0x4e000000	
svcmi	0x005f4746		
ldrbmi	r4, [r3, #-1606]	; 0xfffff9ba	
cmpmi	r3, r4, asr pc		
stmdbmi	r8!, {r2, r3, r6, r8, r9, lr}		
rsbvc	r7, r5, #1845493760	; 0x6e000000	
ldrbtvc	r7, [r0], #-1394	; 0xfffffa8e	
eorcs	r4, r9, r9, asr #8		
cmpmi	r3, #40, 16	; 0x280000	
movtmi	r4, #38741	; 0x9755	
strbpl	r4, [lr], #-2399	; 0xfffff6a1	
smlsldmi	r4, r6, pc, r3	; <UNPREDICTABLE>	
		; <UNDEFINED> instruction	 0x46464f5f
subscs	r4, r4, r3, asr r5		
stmdacs	r8!, {r0, r1, r3, r5, sp}		
ldrbvs	r6, [r4, #-3657]!	; 0xfffff1b7	
rsbsvc	r7, r5, r2, ror r2		
svccs	0x00444974		
eorcs	r3, r9, r1, lsr r6		
ldmdbcs	r4!, {r1, r3, r5, sp}		
cmppl	r8, #41	; 0x29	
cmpmi	r4, r4, asr pc		
ldfmie	f4, [pc], {84}	; 0x54	
subscs	r5, r4, pc, asr #6		
subeq	r3, ip, r2, lsr r6		
smlsldmi	r5, r5, r8, r2	; <UNPREDICTABLE>	
		; <UNDEFINED> instruction	 0x46564d5f
cmpmi	pc, r2, asr r0	; <UNPREDICTABLE>	
stclmi	3, cr5, [r9, #-380]	; 0xfffffe84	
stmdbmi	r2, {r2, r6, r8, r9, sl, fp, ip, lr}^		
eorcc	r2, r8, r4, asr r0		
subspl	r0, r8, #41	; 0x29	
ldrbmi	r4, [pc], -r5, asr #14		
subpl	r5, r3, #80, 6	; 0x40000001	
strbpl	r5, [pc, #-607]	; 111a9 <SLCRUnlockKey+0x329c>	
cdpmi	4, 5, cr4, cr15, cr14, {2}		
ldrbmi	r4, [r2, #-325]	; 0xfffffebb	
stmdacs	r0!, {r0, r1, r4, r6, sl, ip, lr}		
ldccc	0, cr2, [ip], #-192	; 0xffffff40	
ldmdbcs	r2!, {r5, r9, ip, sp}		
cmnvs	r3, r0, lsl #18		
ldclvs	14, cr6, [r5, #-432]!	; 0xfffffe50	
cmpvs	pc, #40, 30	; 0xa0	
svcpl	0x00282029		
ldmdbvc	r4!, {r0, r1, r2, r3, r4, r6, r8, r9, sp, lr}^		
cfldr64vs	mvdx6, [pc], {112}	; 0x70	
strbvc	r6, [fp, #-3951]!	; 0xfffff091	
svcpl	0x005f2870		
stmdacs	r6!, {r0, r1, r5, r6, r8, fp, sp}		
svcpl	0x007c555f		
cdpmi	12, 5, cr7, cr15, cr12, {2}		
svcpl	0x00002929		
cmpmi	r4, r3, asr r4		
ldmdami	pc, {r1, r4, r6, r8, r9, sl, lr}^	; <UNPREDICTABLE>	
subspl	r0, r8, #32		
cmpmi	pc, #18087936	; 0x1140000	
svcpl	0x00353150		
subpl	r5, r2, #84, 8	; 0x54000000	
eorvc	r2, r2, r0, lsr r0		
eorcs	r3, ip, r1, lsr r5		
strcs	r2, [r0, #-3120]!	; 0xfffff3d0	
eorcs	r2, r0, r0, lsr ip		
eorcs	r3, ip, r3, ror #4		
ldccs	3, cr6, [r0], #-128	; 0xffffff80	
eoreq	r3, r2, r0, lsr #32		
strbpl	r5, [r3, #-856]	; 0xfffffca8	
svcpl	0x00434947		
svcpl	0x0058414d		
svcpl	0x004d554e		
subspl	r4, r4, #1168	; 0x490	
subpl	r4, lr, pc, asr r9		
subscs	r5, r3, r5, asr r4		
strpl	r3, [r0, #-1337]	; 0xfffffac7	
ldclmi	14, cr4, [r4, #-292]	; 0xfffffedc	
ldclmi	8, cr5, [pc, #-260]	; 113a4 <SLCRUnlockKey+0x3497>	
svcpl	0x00205841		
mcrmi	5, 2, r5, cr9, cr15, {2}		
stmdapl	r1, {r2, r4, r6, r8, sl, fp, lr}^		
stmdapl	r1, {r0, r1, r2, r3, r4, r6, r8, sl, fp, lr}^		
stmdapl	r0, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}		
		; <UNDEFINED> instruction	 0x47554353
cmppl	pc, #603979777	; 0x24000001	
cmpmi	pc, #80, 18	; 0x140000	
svcpl	0x00345550		
blmi	14e1a04 <__undef_stack+0x13c8164>		
rsbscc	r3, r8, r0, lsr #32		
eorscc	r3, r0, r0, lsr r0		
eorseq	r3, r0, r0, lsr r1		
svcpl	0x00435458		
svcpl	0x00525343		
strbmi	r4, [r1], #-3916	; 0xfffff0b4	
movtpl	r4, #7519	; 0x1d5f	
ldmdavc	r0!, {r0, r1, r3, r6, sp}		
eorscc	r3, r0, r0, lsr r0		
eorscc	r3, r2, r0, lsr r0		
ldrbmi	r5, [r2, #-2048]	; 0xfffff800	
subpl	r5, r7, r7, asr #30		
eorvc	r3, r0, #5373952	; 0x520000	
strbpl	r0, [r7], #-56	; 0xffffffc8	
subpl	r4, r5, #4672	; 0x1240	
strbpl	r4, [pc, #-863]	; 111b1 <SLCRUnlockKey+0x32a4>	
subpl	r5, r5, #1308622848	; 0x4e000000	
smlsldpl	r4, pc, pc, ip	; <UNPREDICTABLE>	
svcmi	0x005f5245		
ldrbmi	r4, [r3, #-1606]	; 0xfffff9ba	
ldmdavc	r0!, {r2, r4, r6, sp}		
stmdapl	r0, {r4, r5, ip, sp}		
		; <UNDEFINED> instruction	 0x47554353
subspl	r4, pc, #603979777	; 0x24000001	
subspl	r4, pc, r5, asr lr	; <UNPREDICTABLE>	
subpl	r4, pc, #1343488	; 0x148000	
		; <UNDEFINED> instruction	 0x46464f5f
subscs	r4, r4, r3, asr r5		
eorscc	r7, r0, r0, lsr r8		
eorscc	r3, r0, r0, lsr r0		
stmdapl	r0, {r0, r4, r5, sl, ip, sp}		
svcpl	0x00524150		
cmpmi	sp, r8, asr r4		
subscc	r5, pc, r0, asr r3	; <UNPREDICTABLE>	
mcrmi	4, 2, r4, cr15, cr15, {2}		
cdpmi	15, 4, cr5, cr9, cr5, {2}		
ldrbcc	r5, [pc, #-596]	; 11310 <SLCRUnlockKey+0x3403>	
cmppl	r0, #32, 16	; 0x200000	
cmpmi	sp, pc, asr r4		
mcrmi	15, 2, r5, cr9, cr5, {1}		
strbmi	r5, [r9], #-3924	; 0xfffff0ac	
ldrbmi	r5, [r2, #-2048]	; 0xfffff800	
subpl	r5, r3, #284	; 0x11c	
rsbvc	r2, r3, #50	; 0x32	
mcrvs	0, 3, r0, cr9, cr2, {1}		
subsvc	r7, pc, r9, ror #8		
ldrbtvs	r6, [r4], -ip, ror #2		
rsbeq	r7, sp, pc, ror #4		
strbtvc	r6, [r9], #-3689	; 0xfffff197	
rsbvc	r7, r1, #398458880	; 0x17c00000	
stmdbvs	r4!, {r2, r4, r5, r6}^		
stfvse	f6, [r2], #-460	; 0xfffffe34	
cmnvs	r3, r5, ror #30		
cmnvc	r5, #6488064	; 0x630000	
strbvs	r6, [ip, #-768]!	; 0xfffffd00	
rsbsvc	r6, r5, r1, ror #28		
qdsubvs	r7, pc, ip	; <UNPREDICTABLE>	
rsbvc	r6, pc, #116, 12	; 0x7400000	
cdpcs	0, 2, cr0, cr14, cr13, {3}		
cmnvs	r2, #-1140850688	; 0xbc000000	
cmnvs	ip, pc, lsr #32		
rsbvc	r6, pc, #116, 12	; 0x7400000	
rsbeq	r2, r3, sp, ror #28		
svcpl	0x004c4958		
stmdami	r3, {r0, r1, r6, r8, lr}^		
subcs	r5, r8, r5, asr #30		
cmnvs	lr, r0, lsl #10		
svcpl	0x00656c62		
stmdavs	r3!, {r0, r1, r5, r6, r8, sp, lr}^		
stmdapl	r0, {r0, r2, r5, r6, r8, r9, ip, sp, lr}		
svcpl	0x00637845		
strbtvc	r6, [r3], #-1366	; 0xfffffaaa	
cmpvs	r4, pc, ror #4		
strbmi	r6, [r5, #-3170]!	; 0xfffff39e	
ldmdbvc	r2!, {r1, r2, r3, r5, r6, sl, ip, sp, lr}^		
stmdavc	r5, {fp, ip, lr}^		
ldrbvs	r5, [r6, #-3939]	; 0xfffff09d	
rsbvc	r7, pc, #1660944384	; 0x63000000	
stfvse	f6, [r2], #-336	; 0xfffffeb0	
subsvc	r0, r0, #101	; 0x65	
strbtvc	r6, [r5], #-1637	; 0xfffff99b	
subvs	r6, r1, #6488064	; 0x630000	
ldmdbmi	r4!, {r0, r1, r2, r3, r5, r6, r9, ip, sp, lr}^		
rsbvc	r7, r5, #1845493760	; 0x6e000000	
ldrbtvc	r7, [r0], #-1394	; 0xfffffa8e	
cmppl	r2, r0, lsl #18		
ldrbvs	r6, [r4, #-3657]!	; 0xfffff1b7	
rsbsvc	r7, r5, r2, ror r2		
hvcvs	16388	; 0x4004	
subvs	r6, r1, #116, 2		
ldmdbmi	r4!, {r0, r1, r2, r3, r5, r6, r9, ip, sp, lr}^		
rsbvc	r7, r5, #1845493760	; 0x6e000000	
ldrbtvc	r7, [r0], #-1394	; 0xfffffa8e	
strbtvc	r4, [r1], #-1024	; 0xfffffc00	
stmdbmi	r6, {r0, r5, r6}^		
strbtvc	r4, [lr], #-2385	; 0xfffff6af	
ldrbvc	r7, [r2, #-613]!	; 0xfffffd9b	
smlsdxmi	r0, r0, r4, r7		
teqmi	r0, #327155712	; 0x13800000	
stmdbcc	lr!, {r5, sl, ip, sp}		
stfcss	f3, [r0, #-184]!	; 0xffffff48	
cmnvs	r2, #1073741851	; 0x4000001b	
rsbvc	r3, r1, #104, 26	; 0x1a00	
ldccs	6, cr7, [r7, #-436]!	; 0xfffffe4c	
stcvs	0, cr2, [sp, #-388]!	; 0xfffffe7c	
cmnvs	pc, r6, ror #24		
rsbvs	r2, r1, #116, 26	; 0x1d00	
svcvs	0x00733d69		
cfstrscs	mvf7, [r0, #-408]!	; 0xfffffe68	
ldrbvc	r6, [r0, #-1645]!	; 0xfffff993	
svcvs	0x00656e3d		
strvs	r2, [sp, -lr, rrx]!		
subcc	r2, pc, #32, 26	; 0x800	
stclvs	8, cr5, [r9], #-0		
cmnvs	r8, #398458880	; 0x17c00000	
ldmdbvs	r4!, {r0, r2, r5, r6, ip, sp, lr}^		
cmpvs	r8, pc, ror #28		
strbvs	r6, [ip, #-1134]!	; 0xfffffb92	
		; <UNDEFINED> instruction	 0x57530072
ldrbvs	r6, [r4, #-3657]!	; 0xfffff1b7	
rsbsvc	r7, r5, r2, ror r2		
bcc	10d1888 <__undef_stack+0xfb7fe8>		
cmnvc	r5, #92, 8	; 0x5c000000	
cmnvc	lr, #27525120	; 0x1a40000	
ldrcc	r3, [r1, #-50]!	; 0xffffffce	
svcvs	0x0072705c		
strbtvc	r6, [r3], #-1386	; 0xfffffa96	
subsvc	r3, ip, pc, asr r1		
strbvs	r6, [sl, #-3954]!	; 0xfffff08e	
cmpcc	pc, r3, ror #8		
blvs	192e394 <__undef_stack+0x1814af4>		
strbtvc	r6, [r6], #-1628	; 0xfffff9a4	
svcvs	0x006c635f		
svcpl	0x00736b63		
ldclpl	3, cr7, [r0], #-392	; 0xfffffe78	
svcpl	0x00377370		
ldrbtvc	r6, [r2], #-3939	; 0xfffff09d	
stmdbcc	r1!, {r0, r2, r5, r6, fp, ip, sp, lr}^		
mrrcvs	0, 5, r3, ip, cr15		
rsbsvc	r6, r3, #-1879048186	; 0x90000006	
ldrbtvc	r5, [r3], #-3171	; 0xfffff39d	
cmnvs	r4, r1, ror #28		
strbvs	r6, [lr, #-3948]!	; 0xfffff094	
svcpl	0x0034765f		
rsbsvc	r5, r3, #12800	; 0x3200	
ldrbvs	r0, [r6, #-99]!	; 0xffffff9d	
rsbvc	r7, pc, #1660944384	; 0x63000000	
rsbeq	r2, r3, r3, ror lr		
svcpl	0x006c6958		
cmpvs	r3, ip, asr #4		
strbtmi	r6, [r5], -r3, ror #16		
ldmdavs	r3!, {r2, r3, r5, r6, r8, sl, ip, sp, lr}^		
strbvs	r6, [lr, #-2380]!	; 0xfffff6b4	
cmnvs	r4, r0, lsl #6		
cmpvc	pc, #101376	; 0x18c00	
ldrbtvc	r6, [r2], #-372	; 0xfffffe8c	
strbtvc	r5, [r5], #-768	; 0xfffffd00	
strbvs	r6, [r4, #-3657]!	; 0xfffff1b7	
strbvc	r0, [r3, #-120]!	; 0xffffff88	
smcvs	55074	; 0xd722	
stmdapl	r0, {r0, r1, r4, r5, r6, r8, r9, fp, sp, lr}		
mrrcmi	12, 6, r6, pc, cr9	; <UNPREDICTABLE>	
cmpvs	r3, r1, lsr r4		
strbmi	r6, [r5, #-2147]!	; 0xfffff79d	
stfvse	f6, [r2], #-440	; 0xfffffe48	
ldmdbvs	r8, {r0, r2, r5, r6}^		
cmpcc	ip, ip, ror #30		
cmnvs	r1, #68, 6	; 0x10000001	
cfstr64vs	mvdx6, [r6], {104}	; 0x68	
rsbpl	r7, r8, #-738197503	; 0xd4000001	
strbvs	r6, [r7, #-3681]!	; 0xfffff19f	
ldmdbvs	r3!, {r8, r9, lr}^		
strbvs	r5, [r5, -r4, ror #4]!		
teqmi	r2, #0, 24		
strbtvs	r4, [r6], -r3, asr #30		
rsbseq	r6, r4, r3, ror r5		
svcpl	0x006c6958		
cmnvs	r1, #603979777	; 0x24000001	
cdpvs	5, 4, cr6, cr9, cr8, {3}		
stmdbvs	ip!, {r1, r2, r4, r5, r6, r8, sp, lr}^		
ldrbvs	r6, [r4, #-356]!	; 0xfffffe9c	
		; <UNDEFINED> instruction	 0x676e6152
ldmdbvs	r8, {r0, r2, r5, r6}^		
cmpcc	ip, ip, ror #30		
cmnvs	r1, #68, 6	; 0x10000001	
stmdbvs	r4, {r3, r5, r6, r8, sl, sp, lr}^		
stfvse	f6, [r2], #-460	; 0xfffffe34	
ldmdbvs	r8, {r0, r2, r5, r6}^		
movtmi	r5, #40812	; 0x9f6c	
strbvs	r6, [r8, #-865]!	; 0xfffffc9f	
cmnvs	r3, r4, asr #18		
rsbeq	r6, r5, r2, ror #24		
svcpl	0x006c6958		
cmnvs	r1, #68, 6	; 0x10000001	
cdpvs	5, 4, cr6, cr9, cr8, {3}		
stmdbvs	ip!, {r1, r2, r4, r5, r6, r8, sp, lr}^		
ldrbvs	r6, [r4, #-356]!	; 0xfffffe9c	
strbvs	r6, [lr, #-2380]!	; 0xfffff6b4	
ldrbtvc	r5, [r3], #-3840	; 0xfffff100	
svcpl	0x006b6361		
rsbeq	r6, r4, r5, ror #28		
ldrbvs	r3, [r2, #-1859]	; 0xfffff8bd	
ldmdbvs	r8, {r0, r1, r2, r5, r6}^		
subcc	r5, ip, #108, 30	; 0x1b0	
stmdavs	r3!, {r0, r1, r6, r8, sp, lr}^		
strbvc	r4, [ip, #-1637]!	; 0xfffff99b	
cmpvs	r2, r3, ror r8		
rsbeq	r6, r5, lr, ror #14		
svcpl	0x006c6958		
cmpvs	r3, ip, asr #4		
stmdbmi	r5!, {r0, r1, r5, r6, fp, sp, lr}^		
stclvs	6, cr7, [r1], #-440	; 0xfffffe48	
strbtvc	r6, [r1], #-1129	; 0xfffffb97	
cdpvs	12, 6, cr4, cr9, cr5, {3}		
strbvc	r0, [lr, #-101]	; 0xffffff9b	
strbtvc	r5, [r5], #-877	; 0xfffffc93	
cfstrdvs	mvd7, [r5, #-0]		
strbtvs	r6, [lr], #-1392	; 0xfffffa90	
cmnvs	r1, #0, 6		
ldmdbvs	r3, {r3, r5, r6, r8, sl, sp, lr}^		
stmdapl	r0, {r1, r3, r4, r5, r6, r8, sl, sp, lr}		
ldrbmi	r6, [pc], #-3177	; 11848 <SLCRUnlockKey+0x393b>	
stmdavs	r3!, {r0, r1, r6, r8, sp, lr}^		
svcvs	0x00745365		
stmdbvs	ip, {r1, r4, r5, r6, r8, sl, sp, lr}^		
stmdapl	r0, {r1, r2, r3, r5, r6, r8, sl, sp, lr}		
ldrbmi	r6, [pc], #-3177	; 1185c <SLCRUnlockKey+0x394f>	
stmdavs	r3!, {r0, r1, r6, r8, sp, lr}^		
cmnvc	r9, #1694498816	; 0x65000000	
strbvs	r6, [ip, #-609]!	; 0xfffffd9f	
cmnvs	r1, #0, 6		
stmdbvs	ip!, {r3, r5, r6, r8, sl, sp, lr}^		
cfstr32mi	mvfx6, [r0], {110}	; 0x6e	
cmnpl	r5, #1680	; 0x690	
rsbeq	r7, r5, r9, ror #20		
cfldrdvs	mvd7, [r2], #-268	; 0xfffffef4	
rsbeq	r6, r7, r2, asr r5		
strbpl	r7, [sp, -lr, asr #10]!		
rsbseq	r7, r3, r1, ror #18		
svcpl	0x006c6958		
cmnvs	r1, #68, 6	; 0x10000001	
cdpvs	5, 4, cr6, cr9, cr8, {3}		
stmdbvs	ip!, {r1, r2, r4, r5, r6, r8, sp, lr}^		
ldrbvs	r6, [r4, #-356]!	; 0xfffffe9c	
		; <UNDEFINED> instruction	 0x676e6152
ldmdbvs	r8, {r0, r2, r5, r6}^		
subcc	r5, ip, #108, 30	; 0x1b0	
stmdavs	r3!, {r0, r1, r6, r8, sp, lr}^		
cmnvc	r9, #1694498816	; 0x65000000	
strbvs	r6, [ip, #-609]!	; 0xfffffd9f	
stclvs	8, cr5, [r9], #-0		
cmpvs	r3, pc, asr r4		
strbmi	r6, [r5, #-2147]!	; 0xfffff79d	
stfvse	f6, [r2], #-440	; 0xfffffe48	
ldmdbvs	r8!, {r0, r2, r5, r6}^		
cmnvs	r3, ip, ror #30		
cdpcs	8, 6, cr6, cr5, cr3, {3}		
ldmdbvs	r8, {r0, r1, r5, r6}^		
movtmi	r5, #20332	; 0x4f6c	
strbvs	r6, [r8, #-865]!	; 0xfffffc9f	
cmnvc	r5, #17920	; 0x4600	
cdpvs	2, 6, cr5, cr1, cr8, {3}		
stmdapl	r0, {r0, r1, r2, r5, r6, r8, sl, sp, lr}		
ldmdbmi	pc, {r0, r3, r5, r6, sl, fp, sp, lr}^	; <UNPREDICTABLE>	
eorseq	r3, r2, lr, ror #6		
svcpl	0x006c6958		
movtmi	r3, #37196	; 0x914c	
strbvs	r6, [r8, #-865]!	; 0xfffffc9f	
cmnvs	r6, r9, asr #28		
cmnvs	r4, ip, ror #18		
stmdapl	r0, {r2, r4, r5, r6, r8, sl, sp, lr}		
mrrcmi	12, 6, r6, pc, cr9	; <UNPREDICTABLE>	
cmpvs	r3, r1, lsr r4		
strbtmi	r6, [r5], -r3, ror #16		
ldmdavs	r3!, {r2, r3, r5, r6, r8, sl, ip, sp, lr}^		
stclvs	8, cr5, [r9], #-0		
teqmi	r2, #24320	; 0x5f00	
strbvs	r6, [r8, #-865]!	; 0xfffffc9f	
rsbvc	r7, pc, #1392508928	; 0x53000000	
cdpvs	12, 6, cr4, cr9, cr5, {3}		
ldmdbvs	r8, {r0, r2, r5, r6}^		
cmpcc	ip, ip, ror #30		
cmnvs	r1, #68, 6	; 0x10000001	
cdpvs	5, 4, cr6, cr9, cr8, {3}		
stmdbvs	ip!, {r1, r2, r4, r5, r6, r8, sp, lr}^		
ldrbvs	r6, [r4, #-356]!	; 0xfffffe9c	
stclvs	8, cr5, [r9], #-0		
ldmdbmi	r1!, {r0, r1, r2, r3, r4, r6, sl, fp, lr}		
stmdavs	r3!, {r0, r1, r6, r8, sp, lr}^		
strbtvc	r4, [lr], -r5, ror #18		
strbtvs	r6, [r9], #-3169	; 0xfffff39f	
cfstrdmi	mvd7, [r5], #-388	; 0xfffffe7c	
rsbeq	r6, r5, r9, ror #28		
svcpl	0x006c6958		
movtmi	r3, #16716	; 0x414c	
strbvs	r6, [r8, #-865]!	; 0xfffffc9f	
cmnvc	r5, #17920	; 0x4600	
cdpvs	12, 6, cr4, cr9, cr8, {3}		
subcc	r0, ip, #101	; 0x65	
ldrbvs	r4, [r2, #-835]	; 0xfffffcbd	
ldmdbvs	r8, {r0, r1, r2, r5, r6}^		
movtmi	r5, #20332	; 0x4f6c	
strbvs	r6, [r8, #-865]!	; 0xfffffc9f	
cmnvc	r5, #17920	; 0x4600	
ldmdbvs	r8, {r3, r5, r6}^		
movtmi	r5, #20332	; 0x4f6c	
strbvs	r6, [r8, #-865]!	; 0xfffffc9f	
cmnvc	r5, #17920	; 0x4600	
cdpvs	12, 6, cr4, cr9, cr8, {3}		
ldmdbvs	r8, {r0, r2, r5, r6}^		
cmpcc	ip, ip, ror #30		
cmnvs	r1, #603979777	; 0x24000001	
cdpvs	5, 4, cr6, cr5, cr8, {3}		
strbvs	r6, [ip, #-609]!	; 0xfffffd9f	
stclvs	8, cr5, [r9], #-0		
ldmdbmi	r1!, {r0, r1, r2, r3, r4, r6, sl, fp, lr}		
stmdavs	r3!, {r0, r1, r6, r8, sp, lr}^		
cmnvc	r9, #1694498816	; 0x65000000	
strbvs	r6, [ip, #-609]!	; 0xfffffd9f	
stclvs	8, cr5, [r9], #-0		
teqmi	r2, #24320	; 0x5f00	
strbvs	r6, [r8, #-865]!	; 0xfffffc9f	
cmnvs	r6, r9, asr #28		
cmnvs	r4, ip, ror #18		
strvc	r6, [r0], #-1396	; 0xfffffa8c	
cmnvs	r0, r5, ror #26		
stmdapl	r0, {r2, r5, r6, r9, ip, sp, lr}		
mrrcmi	12, 6, r6, pc, cr9	; <UNPREDICTABLE>	
cmnvs	r1, #-939524096	; 0xc8000000	
cdpvs	5, 4, cr6, cr9, cr8, {3}		
stmdbvs	ip!, {r1, r2, r4, r5, r6, r8, sp, lr}^		
ldrbvs	r6, [r4, #-356]!	; 0xfffffe9c	
		; <UNDEFINED> instruction	 0x676e6152
ldmdbvs	r8, {r0, r2, r5, r6}^		
movtmi	r5, #40812	; 0x9f6c	
strbvs	r6, [r8, #-865]!	; 0xfffffc9f	
cmnvs	r6, r9, asr #28		
cmnvs	r4, ip, ror #18		
stmdapl	r0, {r2, r4, r5, r6, r8, sl, sp, lr}		
mrrcmi	12, 6, r6, pc, cr9	; <UNPREDICTABLE>	
cmnvs	r1, #-939524096	; 0xc8000000	
cdpvs	5, 4, cr6, cr5, cr8, {3}		
strbvs	r6, [ip, #-609]!	; 0xfffffd9f	
stclvs	8, cr5, [r9], #-0		
cmpvs	r3, pc, asr r4		
stmdbmi	r5!, {r0, r1, r5, r6, fp, sp, lr}^		
stclvs	6, cr7, [r1], #-440	; 0xfffffe48	
strbtvc	r6, [r1], #-1129	; 0xfffffb97	
ldmdbvs	r8, {r0, r2, r5, r6}^		
cmpcc	ip, ip, ror #30		
cmnvs	r1, #68, 6	; 0x10000001	
cdpvs	5, 4, cr6, cr9, cr8, {3}		
stmdbvs	ip!, {r1, r2, r4, r5, r6, r8, sp, lr}^		
ldrbvs	r6, [r4, #-356]!	; 0xfffffe9c	
strbvs	r6, [lr, #-2380]!	; 0xfffff6b4	
stclvs	8, cr5, [r9], #-0		
cmpvs	r3, pc, asr r9		
stmdbmi	r5!, {r0, r1, r5, r6, fp, sp, lr}^		
stclvs	6, cr7, [r1], #-440	; 0xfffffe48	
strbtvc	r6, [r1], #-1129	; 0xfffffb97	
cdpvs	12, 6, cr4, cr9, cr5, {3}		
ldmdbvs	r8, {r0, r2, r5, r6}^		
subcc	r5, ip, #108, 30	; 0x1b0	
strbtvc	r7, [r9], #-599	; 0xfffffda9	
rsbvs	r4, r5, #1694498816	; 0x65000000	
strbvc	r6, [r3], #-1909	; 0xfffff88b	
stmdapl	r0, {r1, r4, r5, r6, sl, fp, sp, lr}		
mrrcmi	12, 6, r6, pc, cr9	; <UNPREDICTABLE>	
cmnvs	r1, #-939524096	; 0xc8000000	
cfstr64vs	mvdx6, [r6], {104}	; 0x68	
rsbeq	r7, r8, r5, ror r3		
svcpl	0x006c6958		
movtmi	r3, #16716	; 0x414c	
strbvs	r6, [r8, #-865]!	; 0xfffffc9f	
cmnvs	r6, r9, asr #28		
cmnvs	r4, ip, ror #18		
cmpvs	r2, r4, ror r5		
rsbeq	r6, r5, lr, ror #14		
svcpl	0x006c6958		
cmnvs	r1, #603979777	; 0x24000001	
cdpvs	5, 4, cr6, cr5, cr8, {3}		
strbvs	r6, [ip, #-609]!	; 0xfffffd9f	
stclvs	8, cr5, [r9], #-0		
ldrbtvc	r4, [r5], #-3935	; 0xfffff0a1	
andvc	r3, r0, #805306371	; 0x30000003	
rsbeq	r6, ip, r6, ror r1		
svcpl	0x006c6958		
movtmi	r3, #16716	; 0x414c	
strbvs	r6, [r8, #-865]!	; 0xfffffc9f	
rsbvc	r7, pc, #1392508928	; 0x53000000	
cdpvs	12, 6, cr4, cr9, cr5, {3}		
cmpvs	r6, r5, rrx		
rsbeq	r7, r5, ip, ror #10		
cmnvs	r1, #1929379840	; 0x73000000	
ldmdbvs	r3!, {r0, r1, r3, r5, r6, r8, r9, sl, fp, ip, lr}^		
stmdapl	r0, {r1, r3, r4, r5, r6, r8, sl, sp, lr}		
mrrcmi	12, 6, r6, pc, cr9	; <UNPREDICTABLE>	
cmpvs	r3, r1, lsr r9		
stmdbmi	r5!, {r0, r1, r5, r6, fp, sp, lr}^		
stclvs	6, cr7, [r1], #-440	; 0xfffffe48	
strbtvc	r6, [r1], #-1129	; 0xfffffb97	
cdpvs	2, 6, cr5, cr1, cr5, {3}		
svcpl	0x00006567		
cmnvs	r1, #1929379840	; 0x73000000	
cmpvs	r7, fp, rrx		
strbtvs	r4, [lr], #-2425	; 0xfffff687	
stmdapl	r0, {r0, r2, r5, r6, fp, ip, sp, lr}		
mrrcmi	12, 6, r6, pc, cr9	; <UNPREDICTABLE>	
cmnvs	r1, #-939524096	; 0xc8000000	
ldmdbvc	r3, {r3, r5, r6, r8, sl, sp, lr}^		
stmdapl	r0, {r1, r2, r3, r5, r6, r8, r9, sp, lr}		
ldrbmi	r6, [pc, #-3177]	; 10ed7 <SLCRUnlockKey+0x2fca>	
rsbvc	r6, r5, r8, ror r3		
mcrvs	9, 3, r6, cr15, cr4, {3}		
stmdbvs	r7!, {r1, r4, r6, r8, sl, sp, lr}^		
rsbvc	r7, r5, #1929379840	; 0x73000000	
strbtvs	r6, [lr], #-328	; 0xfffffeb8	
rsbseq	r6, r2, ip, ror #10		
svcpl	0x006c6958		
cmnvs	r4, r4, asr #2		
rsbvc	r6, pc, #268435460	; 0x10000004	
mcrvs	8, 3, r4, cr1, cr4, {3}		
rsbvc	r6, r5, #100, 24	; 0x6400	
stclvs	8, cr5, [r9], #-0		
cmnvs	r8, #398458880	; 0x17c00000	
ldmdbvs	r4!, {r0, r2, r5, r6, ip, sp, lr}^		
cdpvs	14, 4, cr6, cr9, cr15, {3}		
stmdapl	r0, {r0, r3, r5, r6, sl, ip, sp, lr}		
ldrbmi	r6, [pc, #-3177]	; 10f1b <SLCRUnlockKey+0x300e>	
rsbvc	r6, r5, r8, ror r3		
mcrvs	9, 3, r6, cr15, cr4, {3}		
cfstr64vs	mvdx7, [ip], #-312	; 0xfffffec8	
strbtvs	r6, [lr], #-328	; 0xfffffeb8	
rsbseq	r6, r2, ip, ror #10		
strbvs	r7, [r3, #-2149]!	; 0xfffff79b	
svcvs	0x00697470		
strbtvs	r5, [r9], #-3950	; 0xfffff092	
stclvs	8, cr5, [r9], #-0		
ldrbvs	r5, [r2, #-95]!	; 0xffffffa1	
cmnvs	r4, #427819008	; 0x19800000	
svcvs	0x00624168		
hvcvs	34626	; 0x8742	
strbvs	r6, [ip, #-1134]!	; 0xfffffb92	
stmdbvs	r4, {r1, r4, r5, r6}^		
svcvs	0x006f4c65		
hvcvs	24576	; 0x6000	
cmnpl	r4, #29952	; 0x7500	
ldrbvc	r6, [r4, #-372]!	; 0xfffffe8c	
ldmdbvs	r8!, {r0, r1, r4, r5, r6}^		
stmdavc	r5!, {r2, r3, r5, r6, r8, r9, sl, fp, ip, lr}^		
ldrbtvc	r6, [r0], #-1379	; 0xfffffa9d	
cdpcs	15, 6, cr6, cr14, cr9, {3}		
ldmdbvs	r8, {r0, r1, r5, r6}^		
stmdavc	r5, {r2, r3, r5, r6, r8, r9, sl, fp, ip, lr}^		
ldrbtvc	r6, [r0], #-1379	; 0xfffffa9d	
rsbpl	r6, lr, #420	; 0x1a4	
strbtvc	r6, [pc], -r5, ror #26		
cdpvs	8, 6, cr4, cr1, cr5, {3}		
rsbvc	r6, r5, #100, 24	; 0x6400	
strbpl	r4, [pc, -r0, lsl #24]!		
rsbeq	r7, r4, pc, ror #4		
rsbvc	r6, r4, #1090519040	; 0x41000000	
stclvs	8, cr5, [r9], #-0		
cmncc	lr, pc, asr r9		
subeq	r4, r5, r6, lsr r2		
svcvs	0x00576948		
stmdapl	r0, {r1, r4, r5, r6, sl, sp, lr}		
svcmi	0x005f6c69		
		; <UNDEFINED> instruction	 0x36317475
stmdapl	r0, {r1, r6, r8, sl, lr}		
ldrbmi	r6, [pc, #-3177]	; 10fc3 <SLCRUnlockKey+0x30b6>	
cmnvs	r9, lr, ror #8		
cmnvs	r7, lr, ror #6		
eorseq	r3, r6, r0, ror r1		
svcpl	0x006c6958		
stmdbvs	r4!, {r0, r2, r6, r9, sl, fp, sp, lr}^		
ldrbvc	r6, [r3, -r1, ror #28]		
eorscc	r7, r3, #97	; 0x61	
stclvs	8, cr5, [r9], #-0		
ldrbtvc	r4, [r5], #-3935	; 0xfffff0a1	
strbmi	r3, [r2, #-563]	; 0xfffffdcd	
stclvs	8, cr5, [r9], #-0		
ldrbtvc	r4, [r5], #-3935	; 0xfffff0a1	
stmdavc	r0, {r0, r4, r5, r9, sl, ip, sp}		
ldmdbvs	pc, {r0, r3, r5, r6, sl, fp, sp, lr}^	; <UNPREDICTABLE>	
rsbeq	r2, r3, pc, ror #28		
svcpl	0x006c6958		
ldrtcc	r6, [r1], -r9, asr #28		
stclvs	8, cr5, [r9], #-0		
cmncc	lr, #1556480	; 0x17c000	
subeq	r4, r5, r2, lsr r2		
cmnmi	r4, pc, asr #10		
ldrbvs	r6, [r2, #-1124]!	; 0xfffffb9c	
svcpl	0x00007373		
mcrvs	5, 3, r7, cr9, cr15, {2}		
svcpl	0x00363174		
ldmdbvs	r8, {r2, r4, r5, r6}^		
strbvc	r5, [pc, #-3948]	; 10d2c <SLCRUnlockKey+0x2e1f>	
stmdapl	r0, {r2, r4, r5, r6, fp, ip, sp}		
ldmdbmi	pc, {r0, r3, r5, r6, sl, fp, sp, lr}^	; <UNPREDICTABLE>	
stmdapl	r0, {r1, r2, r3, r5, r6, fp, ip, sp}		
strbvs	r6, [sp, #-2420]!	; 0xfffff68c	
ldmdbvs	r4!, {fp, ip, sp, lr}^		
cfldr64vs	mvdx6, [pc], {109}	; 0x6d	
stmdapl	r0, {r1, r2, r3, r5, r8, r9, sp, lr}		
strbvs	r6, [sp, #-2388]!	; 0xfffff6ac	
strbtvc	r4, [r5], #-1887	; 0xfffff8a1	
strbvs	r6, [sp, #-2388]!	; 0xfffff6ac	
strbvs	r6, [r9, -r0, lsl #16]!		
ldrbpl	r0, [r8], #-104	; 0xffffff98	
svcpl	0x00656d69		
ldrbtpl	r6, [r4], #-1363	; 0xfffffaad	
rsbeq	r6, r5, r9, ror #26		
cfstrdvs	mvd5, [r9, #-352]!	; 0xfffffea0	
ldrbtvc	r0, [r3], #-101	; 0xffffff9b	
cmnvc	r5, #1627389952	; 0x61000000	
stmdavc	r5!, {r8, r9, sl, fp, ip, lr}^		
teqvs	lr, #1761607680	; 0x69000000	
stmdavc	r5!, {r8, r9, sl, fp, ip, lr}^		
svcpl	0x00007469		
blvs	1caa6c0 <__undef_stack+0x1b90e20>		
svcpl	0x0000632e		
rsbvc	r6, r1, r8, ror #10		
strbtvs	r6, [lr], #-1375	; 0xfffffaa1	
strbtvs	r6, [r1], #-768	; 0xfffffd00	
ldrbvc	r7, [pc], #-612	; 11d08 <SLCRUnlockKey+0x3dfb>	
cmnvs	lr, #0, 18		
ldmdavs	pc, {r1, r4, r5, r6}^	; <UNPREDICTABLE>	
svcpl	0x00706165		
rsbvc	r7, r1, #1929379840	; 0x73000000	
cmpvc	pc, #116	; 0x74	
rsbeq	r7, fp, r2, ror #4		
		; <UNDEFINED> instruction	 0x76657270
cmnvs	r5, pc, asr r8		
stclvs	0, cr0, [r3], #-448	; 0xfffffe40	
cdpcs	3, 6, cr7, cr5, cr15, {3}		
ldrbtvc	r0, [r3], #-99	; 0xffffff9d	
ldmdbvs	r4!, {r0, r1, r2, r3, r4, r6, r8, sl, fp, sp, lr}^		
cfsh32vs	mvfx6, mvfx0, #61		
blvs	1bac2f0 <__undef_stack+0x1a92a50>		
movwvc	r7, #1119	; 0x45f	
strbtvc	r5, [r1], #-3956	; 0xfffff08c	
rsbeq	r6, r5, r9, ror #26		
ldmdbvs	r5!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}^		
rsbseq	r5, r4, r4, ror #30		
mrcvs	4, 2, r7, cr15, cr3, {3}		
blvs	1bac30c <__undef_stack+0x1a92a6c>		
svcpl	0x00747300		
ldrbvs	r6, [sl, #-2419]!	; 0xfffff68d	
svcvs	0x006e6900		
movwvc	r7, #1119	; 0x45f	
mcrvs	15, 3, r5, cr9, cr4, {3}		
ldrbtvc	r0, [r3], #-111	; 0xffffff91	
cmnvs	r0, pc, asr r3		
eorseq	r6, r1, r2, ror r5		
cmpvc	pc, #1929379840	; 0x73000000	
ldrbvs	r6, [r2, #-368]!	; 0xfffffe90	
ldrbtvc	r0, [r3], #-50	; 0xffffffce	
cmnvs	r0, pc, asr r3		
eorseq	r6, r3, r2, ror r5		
cmpvc	pc, #1929379840	; 0x73000000	
ldrbvs	r6, [r2, #-368]!	; 0xfffffe90	
svcpl	0x005f0034		
svcpl	0x00766564		
ldrbtvc	r0, [r3], #-116	; 0xffffff8c	
svcvs	0x006c625f		
rsbseq	r6, r3, r3, ror #22		
cfldrdvs	mvd7, [pc, #-460]	; 11be4 <SLCRUnlockKey+0x3cd7>	
rsbeq	r6, r5, pc, ror #8		
subsvc	r7, pc, #1929379840	; 0x73000000	
rsbseq	r6, r6, r4, ror #10		
cmpvs	pc, #1929379840	; 0x73000000	
strbvs	r6, [sp, #-2420]!	; 0xfffff68c	
cfstrdvs	mvd7, [r9, #-0]		
rsbseq	r5, r4, r5, ror #30		
ldrbvc	r7, [pc, #-1139]	; 1195d <SLCRUnlockKey+0x3a50>	
svcpl	0x00006469		
strbtvs	r6, [r9], #-1887	; 0xfffff8a1	
		; <UNDEFINED> instruction	 0x6600745f
strbtvc	r7, [r1], #-1139	; 0xfffffb8d	
svcpl	0x0000632e		
cmnvs	r4, r6, ror #6		
ldrbtvc	r0, [r3], #-116	; 0xffffff8c	
		; <UNDEFINED> instruction	 0x7665645f
svcpl	0x00747300		
rsbeq	r6, r4, r7, ror #18		
subsvs	r7, pc, #1929379840	; 0x73000000	
ldmdbvs	r3!, {r2, r3, r5, r6, r8, r9, fp, sp, lr}^		
cfstr32vs	mvfx6, [r0, #-488]	; 0xfffffe18	
svcpl	0x0065646f		
cmnvc	r9, #116	; 0x74	
ldmdbvc	r4!, {r0, r5, r6, sl, ip, sp, lr}^		
svcpl	0x0000632e		
strbtvc	r7, [r1], #-873	; 0xfffffc97	
svcpl	0x00007974		
strbvs	r7, [r5, #-876]!	; 0xfffffc94	
svcpl	0x005f006b		
cdpvs	2, 7, cr7, cr2, cr5, {3}		
ldmdavs	r7!, {r0, r1, r2, r3, r5, r6}^		
strbvs	r6, [r3, #-3685]!	; 0xfffff19b	
ldrbvs	r6, [r3, #-3072]!	; 0xfffff400	
teqvs	lr, #103424	; 0x19400	
cmnvs	r5, r0, lsl #4		
rsbeq	r2, r3, r4, ror #28		
ldrbtvc	r6, [r9], #-622	; 0xfffffd92	
stmdbvs	r0, {r0, r2, r5, r6, r8, r9, ip, sp, lr}		
ldrbtvc	r6, [r9], #-622	; 0xfffffd92	
rsbsvc	r0, r7, #101	; 0x65	
cdpcs	4, 6, cr7, cr5, cr9, {3}		
strbvc	r0, [pc, #-99]!	; 11df5 <SLCRUnlockKey+0x3ee8>	
ldrbtvc	r6, [r9], #-628	; 0xfffffd8c	
rsbvc	r0, r5, #101	; 0x65	
mcrcs	14, 3, r6, cr15, cr2, {3}		
ldrbpl	r0, [r8, #-99]	; 0xffffff9d	
rsbspl	r7, r4, r1, ror #4		
ldrbvs	r5, [r2, #-3955]	; 0xfffff08d	
stmdbvc	r2, {r0, r1, r5, r6, r9, sl, ip, sp, lr}^		
stmdbvs	r0, {r2, r4, r5, r6, r8, sl, sp, lr}		
ldrbtvc	r6, [r9], #-622	; 0xfffffd92	
rsbeq	r2, r3, r5, ror #28		
rsbsvs	r7, r4, #465567744	; 0x1bc00000	
mcrcs	4, 3, r7, cr5, cr9, {3}		
ldrbpl	r0, [r8, #-99]	; 0xffffff9d	
rsbspl	r7, r4, r1, ror #4		
ldrbvs	r5, [r3, #-3955]	; 0xfffff08d	
stmdbvc	r2, {r1, r2, r3, r5, r6, sl, sp, lr}^		
stmdavc	r0, {r2, r4, r5, r6, r8, sl, sp, lr}		
ldrbtvc	r6, [r2], #-373	; 0xfffffe8b	
ldmdavs	pc, {r4, r5, r6, r8, r9, ip, sp, lr}^	; <UNPREDICTABLE>	
rsbeq	r2, r3, r7, ror lr		
rsbvc	r5, r1, #88, 10	; 0x16000000	
svcpl	0x00735074		
ldrbvs	r6, [r3, #-1362]!	; 0xfffffaae	
rsbseq	r4, r7, r4, ror r8		
ldrbvs	r3, [ip], #-2627	; 0xfffff5bd	
strbvs	r7, [r9, -r5, ror #6]!		
eorscc	r7, r2, lr, ror #6		
subsvc	r3, ip, r1, lsr r5		
strbvs	r6, [sl, #-3954]!	; 0xfffff08e	
cmpcc	pc, r3, ror #8		
svcvs	0x0072705c		
strbtvc	r6, [r3], #-1386	; 0xfffffa96	
teqvc	lr, #-1073741801	; 0xc0000017	
ldrbvs	r6, [ip], -r4, ror #22		
cmpvs	pc, #1711276032	; 0x66000000	
blvs	18edc98 <__undef_stack+0x17d43f8>		
cmnvc	r2, #460	; 0x1cc	
cmnvc	r0, #112, 24	; 0x7000	
svcvs	0x00635f37		
stmdavc	r5!, {r1, r4, r5, r6, sl, ip, sp, lr}^		
subscc	r3, pc, r1, ror #18		
rsbvs	r6, r9, #92, 24	; 0x5c00	
sfmpl	f7, 2, [r3], #-460	; 0xfffffe34	
ldrbtvc	r6, [r2], #-373	; 0xfffffe8b	
		; <UNDEFINED> instruction	 0x765f7370
ldcpl	15, cr5, [r2], #-200	; 0xffffff38	
rsbeq	r7, r3, r3, ror r2		
subscs	r4, r5, r7, asr #28		
cdpcs	0, 3, cr2, cr4, cr3, {2}		
eorscs	r2, r1, r9, lsr lr		
rsbvc	r6, r1, #2880	; 0xb40	
teqvs	sp, r3, ror #16		
		; <UNDEFINED> instruction	 0x37766d72
stfcss	f6, [r0, #-180]!	; 0xffffff4c	
svcvs	0x006c666d		
teqvs	sp, r1, ror #8		
teqvc	sp, #1605632	; 0x188000	
ldrbtvs	r6, [r4], -pc, ror #12		
stcvs	0, cr2, [sp, #-448]!	; 0xfffffe40	
ldclcc	0, cr7, [r5, #-408]!	; 0xfffffe68	
cdpvs	5, 6, cr6, cr15, cr14, {3}		
cmncc	r0, sp, lsr #12		
		; <UNDEFINED> instruction	 0x672d2036
subcc	r2, pc, #32, 26	; 0x800	
bcc	10d0d24 <__undef_stack+0xfb7484>		
svcvs	0x00532820		
strbvs	r7, [r3, #-629]!	; 0xfffffd8b	
teqmi	r0, #1867776	; 0x1c8000	
rsbmi	r6, r5, #1862270976	; 0x6f000000	
stmdavs	r3!, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^		
strbtvc	r4, [r9], #-3104	; 0xfffff3e0	
eorscc	r2, r2, r5, rrx		
teqcc	lr, r1, lsr r4		
teqcc	r3, r1, lsr sp		
cdpcs	0, 3, cr2, cr4, cr9, {1}		
eorseq	r2, r1, r9, lsr lr		
andeq	r0, r0, ip		
		; <UNDEFINED> instruction	 0xffffffff
stcvc	0, cr0, [r2], {1}		
andeq	r0, sp, lr, lsl #24		
andeq	r0, r0, ip, lsl r0		
andeq	r0, r0, r0		
andseq	r0, r0, r0, asr r5		
andeq	r0, r0, r8, asr r0		
blhi	103930 <_malloc_r+0x574>		
bleq	350830 <__undef_stack+0x236f90>		
andmi	r0, sp, #100, 26	; 0x1900	
andeq	r0, r0, fp, asr #29		
andeq	r0, r0, ip, lsl r0		
andeq	r0, r0, r0		
andseq	r0, r0, r8, lsr #11		
muleq	r0, r4, r0		
blhi	203950 <__undef_stack+0xea0b0>		
andmi	r8, r1, #2, 28		
andeq	r0, r4, #12, 22	; 0x3000	
stmdaeq	sp, {r2, r6, sl, fp}		
andeq	r0, r0, ip, lsl r0		
andeq	r0, r0, r0		
andseq	r0, r0, ip, lsr r6		
andeq	r0, r0, ip, ror r0		
blhi	103970 <_malloc_r+0x5b4>		
bleq	350870 <__undef_stack+0x236fd0>		
andmi	r0, sp, #7552	; 0x1d80	
andeq	r0, r0, fp, asr #29		
andeq	r0, r0, ip, lsl r0		
andeq	r0, r0, r0		
		; <UNDEFINED> instruction	 0x001006b8
andeq	r0, r0, r8, lsr #1		
blhi	103990 <_malloc_r+0x5d4>		
bleq	350890 <__undef_stack+0x236ff0>		
stceq	8, cr4, [sp, #-8]		
andeq	ip, lr, r2, asr #22		
andeq	r0, r0, ip		
		; <UNDEFINED> instruction	 0xffffffff
stcvc	0, cr0, [r2], {1}		
andeq	r0, sp, lr, lsl #24		
andeq	r0, r0, ip, lsl r0		
muleq	r0, r0, r0		
andseq	r0, r0, r0, ror #14		
andeq	r0, r0, r4, asr r0		
blhi	2039c0 <__undef_stack+0xea120>		
andmi	r8, r1, #2, 28		
strvs	r0, [r4], #-2828	; 0xfffff4f4	
andeq	r0, r8, ip, lsl #26		
andeq	r0, r0, r0, lsr #32		
muleq	r0, r0, r0		
		; <UNDEFINED> instruction	 0x001007b4
andeq	r0, r0, r8, lsr #10		
blhi	2039e0 <__undef_stack+0xea140>		
andmi	r8, r1, #2, 28		
movweq	r0, #19212	; 0x4b0c	
sfmeq	f0, 4, [ip, #-568]	; 0xfffffdc8	
andeq	r0, r0, r8		
andeq	r0, r0, ip		
		; <UNDEFINED> instruction	 0xffffffff
stcvc	0, cr0, [r2], {1}		
andeq	r0, sp, lr, lsl #24		
andeq	r0, r0, r8, lsr #32		
andeq	r0, r0, r4, ror #1		
		; <UNDEFINED> instruction	 0x00100cdc
andeq	r0, r0, r8, ror r3		
strhi	r0, [ip], #-3650	; 0xfffff1be	
vmlahi.f64	d8, d2, d3		
sfmne	f4, 4, [lr], {1}		
streq	r5, [r7, #-5]		
andpl	r0, r5, #84934656	; 0x5100000	
ldrbeq	r0, [r3], #-1285	; 0xfffffafb	
streq	r0, [fp], #-3138	; 0xfffff3be	
andeq	r0, r0, ip		
		; <UNDEFINED> instruction	 0xffffffff
stcvc	0, cr0, [r2], {1}		
andeq	r0, sp, lr, lsl #24		
andeq	r0, r0, ip, lsl r0		
andeq	r0, r0, r0, lsr #2		
andseq	r1, r0, r4, asr r0		
andeq	r0, r0, r4, lsl r0		
blhi	103a50 <_malloc_r+0x694>		
bleq	350950 <__undef_stack+0x2370b0>		
andmi	r0, sp, #4224	; 0x1080	
andeq	r0, r0, fp, asr #29		
andeq	r0, r0, r8, lsl r0		
andeq	r0, r0, r0, lsr #2		
andseq	r1, r0, r8, rrx		
andeq	r0, r0, r4, lsl r0		
blhi	203a70 <__undef_stack+0xea1d0>		
andmi	r8, r1, #2, 28		
andeq	r0, r4, ip, lsl #22		
andeq	r0, r0, ip, lsl r0		
andeq	r0, r0, r0, lsr #2		
andseq	r1, r0, ip, ror r0		
andeq	r0, r0, r4, lsl r0		
blhi	103a8c <_malloc_r+0x6d0>		
bleq	35098c <__undef_stack+0x2370ec>		
andmi	r0, sp, #4224	; 0x1080	
andeq	r0, r0, fp, asr #29		
andeq	r0, r0, r8, lsl r0		
andeq	r0, r0, r0, lsr #2		
mulseq	r0, r0, r0		
andeq	r0, r0, r4, lsl r0		
blhi	203aac <__undef_stack+0xea20c>		
andmi	r8, r1, #2, 28		
andeq	r0, r4, ip, lsl #22		
andeq	r0, r0, r8, lsl r0		
andeq	r0, r0, r0, lsr #2		
andseq	r1, r0, r4, lsr #1		
andeq	r0, r0, r0, lsl r0		
blhi	203ac8 <__undef_stack+0xea228>		
andmi	r8, r1, #2, 28		
andeq	r0, r4, ip, lsl #22		
andeq	r0, r0, ip		
		; <UNDEFINED> instruction	 0xffffffff
stcvc	0, cr0, [r2], {1}		
andeq	r0, sp, lr, lsl #24		
andeq	r0, r0, r4, lsr #32		
andeq	r0, r0, r4, asr #3		
ldrheq	r1, [r0], -r4		
andeq	r0, r0, r8, ror #1		
strhi	r0, [ip], #-3650	; 0xfffff1be	
cfsh32hi	mvfx8, mvfx2, #3		
andcc	r4, lr, r1, lsl #4		
stceq	10, cr0, [lr], {94}	; 0x5e	
beq	1b02f04 <__undef_stack+0x19e9664>		
bleq	1083238 <__undef_stack+0xf69998>		
andeq	r0, r0, ip		
		; <UNDEFINED> instruction	 0xffffffff
stcvc	0, cr0, [r2], {1}		
andeq	r0, sp, lr, lsl #24		
andeq	r0, r0, r0, lsr #32		
strdeq	r0, [r0], -ip		
mulseq	r0, ip, r1		
strdeq	r0, [r0], -r4		
cdphi	14, 0, cr0, cr4, cr2, {2}		
stmdacs	lr, {r0, r9, lr}		
streq	r0, [lr], #-2654	; 0xfffff5a2	
beq	1b82f38 <__undef_stack+0x1a69698>		
bleq	108126c <__undef_stack+0xf679cc>		
andeq	r0, r0, ip		
		; <UNDEFINED> instruction	 0xffffffff
stcvc	0, cr0, [r2], {1}		
andeq	r0, sp, lr, lsl #24		
andeq	r0, r0, ip, lsr #32		
andeq	r0, r0, r0, lsr r2		
mulseq	r0, r0, r2		
andeq	r0, r0, r4, lsr #6		
ldrhi	r0, [r8], #-3650	; 0xfffff1be	
strhi	r8, [r5], -r6, lsl #10		
stmdahi	r3, {r2, r8, r9, sl, pc}		
bmi	63a6c <SLCRL2cRamConfig+0x4386a>		
beq	1e902a0 <__undef_stack+0x1d76a00>		
bleq	10862a4 <__undef_stack+0xf6ca04>		
cdpeq	2, 0, cr7, cr10, cr2, {0}		
andeq	r4, fp, r8, lsl r2		
andeq	r0, r0, ip		
		; <UNDEFINED> instruction	 0xffffffff
stcvc	0, cr0, [r2], {1}		
andeq	r0, sp, lr, lsl #24		
andeq	r0, r0, r0, lsr #32		
andeq	r0, r0, r0, ror r2		
		; <UNDEFINED> instruction	 0x001015b8
andeq	r0, r0, r0, ror #2		
andeq	r0, r8, #1056	; 0x420	
andeq	r0, lr, r0, asr #20		
stmdami	r2, {r1, r6, r8, r9, fp}		
andmi	r0, r0, #10, 28	; 0xa0	
andeq	r4, lr, fp, lsl #12		
andeq	r0, r0, ip		
		; <UNDEFINED> instruction	 0xffffffff
stcvc	0, cr0, [r2], {1}		
andeq	r0, sp, lr, lsl #24		
andeq	r0, r0, ip, asr r0		
andeq	r0, r0, r4, lsr #5		
andseq	r1, r0, r8, lsl r7		
andeq	r0, r0, r0, asr #17		
strthi	r0, [r4], #-3650	; 0xfffff1be	
strhi	r8, [r8], -r9, lsl #10		
stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}		
bhi	1226ec <__undef_stack+0x8e4c>		
vmlahi.f64	d8, d2, d3		
strmi	r4, [lr], #-1537	; 0xfffff9ff	
ldreq	r5, [r1, #-5]		
andpl	r1, r5, #81	; 0x51	
cdpeq	5, 5, cr0, cr3, cr15, {0}		
streq	r5, [sp, #-1029]	; 0xfffffbfb	
		; <UNDEFINED> instruction	 0x56050c55
beq	15c1724 <__undef_stack+0x14a7e84>		
ldreq	r0, [r0, #3656]	; 0xe48	
beq	d4b0c <SLCRL2cRamConfig+0xb490a>		
strbeq	r4, [r2], -lr, lsl #8		
		; <UNDEFINED> instruction	 0x06570656
		; <UNDEFINED> instruction	 0x06550654
		; <UNDEFINED> instruction	 0x06530652
mrceq	6, 2, r0, cr1, cr0, {2}		
andeq	r4, fp, r4, lsr #4		
andeq	r0, r0, ip		
		; <UNDEFINED> instruction	 0xffffffff
stcvc	0, cr0, [r2], {1}		
andeq	r0, sp, lr, lsl #24		
andeq	r0, r0, ip, lsl r0		
andeq	r0, r0, r4, lsl r3		
		; <UNDEFINED> instruction	 0x00101fd8
ldrdeq	r0, [r0], -r8		
andeq	r0, r8, #1056	; 0x420	
andeq	r0, lr, r4, asr #20		
vmlseq.f64	d16, d10, d2		
andeq	r0, r0, r0		
andeq	r0, r0, ip		
		; <UNDEFINED> instruction	 0xffffffff
stcvc	0, cr0, [r2], {1}		
andeq	r0, sp, lr, lsl #24		
andeq	r0, r0, ip		
andeq	r0, r0, r4, asr #6		
ldrheq	r2, [r0], -r0		
andeq	r0, r0, ip		
andeq	r0, r0, ip		
		; <UNDEFINED> instruction	 0xffffffff
stcvc	0, cr0, [r2], {1}		
andeq	r0, sp, lr, lsl #24		
andeq	r0, r0, r8, lsl r0		
andeq	r0, r0, r4, ror #6		
andseq	r2, r0, r0, asr #1		
andeq	r0, r0, r8, asr r1		
ldrhi	r0, [r0], #-3650	; 0xfffff1be	
strhi	r8, [r3], -r4, lsl #10		
andeq	r8, r1, r2, lsl #28		
andeq	r0, r0, ip		
		; <UNDEFINED> instruction	 0xffffffff
stcvc	0, cr0, [r2], {1}		
andeq	r0, sp, lr, lsl #24		
andeq	r0, r0, r0, rrx		
muleq	r0, r0, r3		
andseq	r2, r0, r8, lsl r2		
andeq	r0, r0, r8, ror r1		
cdphi	14, 0, cr0, cr4, cr2, {2}		
sfmeq	f4, 4, [lr], {1}		
streq	r5, [r3, #-5]		
mcreq	2, 2, r0, cr2, cr1, {2}		
beq	1080c28 <__undef_stack+0xf67388>		
strbeq	r0, [r2], -lr, lsl #24		
mrceq	6, 2, r0, cr1, cr0, {2}		
cdpmi	2, 0, cr4, cr11, cr4, {0}		
andmi	r0, ip, #10, 28	; 0xa0	
tstpl	r6, r6		
bleq	1081418 <__undef_stack+0xf67b78>		
stceq	10, cr0, [lr], {70}	; 0x46	
ldrbeq	r0, [r0], -r2, asr #12		
andmi	r0, r4, #1296	; 0x510	
vmlaeq.f32	s8, s20, s22		
andpl	r4, r6, ip, lsl #4		
streq	r5, [lr], #-262	; 0xfffffefa	
beq	1683104 <__undef_stack+0x1569864>		
strbeq	r0, [r2], -lr, lsl #24		
mrceq	6, 2, r0, cr1, cr0, {2}		
andeq	r4, fp, r4, lsl #4		
andeq	r0, r0, ip		
		; <UNDEFINED> instruction	 0xffffffff
stcvc	0, cr0, [r2], {1}		
andeq	r0, sp, lr, lsl #24		
andeq	r0, r0, ip		
andeq	r0, r0, r4, lsl #8		
mulseq	r0, r0, r3		
andeq	r0, r0, r0, lsl r0		
andeq	r0, r0, ip		
		; <UNDEFINED> instruction	 0xffffffff
stcvc	0, cr0, [r2], {1}		
andeq	r0, sp, lr, lsl #24		
andeq	r0, r0, ip		
andeq	r0, r0, r4, lsr #8		
andseq	r2, r0, r0, lsr #7		
andeq	r0, r0, r4, lsl r0		
andeq	r0, r0, ip		
andeq	r0, r0, r4, lsr #8		
		; <UNDEFINED> instruction	 0x001023b4
andeq	r0, r0, r4, lsl r0		
andeq	r0, r0, ip		
andeq	r0, r0, r4, lsr #8		
andseq	r2, r0, r8, asr #7		
andeq	r0, r0, r4, lsl r0		
andeq	r0, r0, ip		
andeq	r0, r0, r4, lsr #8		
		; <UNDEFINED> instruction	 0x001023dc
andeq	r0, r0, r4, lsl r0		
andeq	r0, r0, ip		
andeq	r0, r0, r4, lsr #8		
		; <UNDEFINED> instruction	 0x001023f0
andeq	r0, r0, r4, lsl r0		
andeq	r0, r0, ip		
		; <UNDEFINED> instruction	 0xffffffff
stcvc	0, cr0, [r2], {1}		
andeq	r0, sp, lr, lsl #24		
andeq	r0, r0, r8, lsl r0		
andeq	r0, r0, r4, lsl #9		
andseq	r2, r0, ip, ror r4		
andeq	r0, r0, r4, asr #32		
tsthi	r0, #1056	; 0x420	
strhi	r8, [r3, #-1028]	; 0xfffffbfc	
andeq	r8, r1, r2, lsl #28		
andeq	r0, r0, ip		
andeq	r0, r0, r4, lsl #9		
andseq	r2, r0, r0, asr #9		
andeq	r0, r0, r0, asr r0		
andeq	r0, r0, r4, lsl r0		
andeq	r0, r0, r4, lsl #9		
andseq	r2, r0, r0, lsl r5		
andeq	r0, r0, r0, asr #32		
strhi	r0, [r8], #-3650	; 0xfffff1be	
andeq	r8, r1, r2, lsl #28		
andeq	r0, r0, r8, lsl r0		
andeq	r0, r0, r4, lsl #9		
andseq	r2, r0, r0, asr r5		
andeq	r0, r0, r4, asr #32		
tsthi	r0, #1056	; 0x420	
strhi	r8, [r3, #-1028]	; 0xfffffbfc	
andeq	r8, r1, r2, lsl #28		
andeq	r0, r0, ip		
andeq	r0, r0, r4, lsl #9		
mulseq	r0, r4, r5		
andeq	r0, r0, r8, asr r0		
andeq	r0, r0, ip, lsl r0		
andeq	r0, r0, r4, lsl #9		
andseq	r2, r0, ip, ror #11		
andeq	r0, r0, ip, lsr #1		
tsthi	r8, #1056	; 0x420	
strhi	r8, [r5, #-1030]	; 0xfffffbfa	
strhi	r8, [r3, -r4, lsl #12]		
andeq	r8, r1, r2, lsl #28		
andeq	r0, r0, r4, lsl r0		
andeq	r0, r0, r4, lsl #9		
mulseq	r0, r8, r6		
andeq	r0, r0, r0, lsr #32		
strhi	r0, [r8], #-3650	; 0xfffff1be	
andeq	r8, r1, r2, lsl #28		
andeq	r0, r0, ip		
andeq	r0, r0, r4, lsl #9		
		; <UNDEFINED> instruction	 0x001026b8
andeq	r0, r0, r8, lsl r0		
andeq	r0, r0, ip		
andeq	r0, r0, r4, lsl #9		
		; <UNDEFINED> instruction	 0x001026d0
andeq	r0, r0, r8, asr #32		
andeq	r0, r0, ip, lsl r0		
andeq	r0, r0, r4, lsl #9		
andseq	r2, r0, r8, lsl r7		
muleq	r0, r4, r0		
tsthi	r8, #1056	; 0x420	
strhi	r8, [r5, #-1030]	; 0xfffffbfa	
strhi	r8, [r3, -r4, lsl #12]		
andeq	r8, r1, r2, lsl #28		
andeq	r0, r0, r4, lsl r0		
andeq	r0, r0, r4, lsl #9		
andseq	r2, r0, ip, lsr #15		
andeq	r0, r0, r8, lsl r0		
movwhi	r0, #36418	; 0x8e42	
andeq	r8, r1, r2, lsl #28		
andeq	r0, r0, ip		
andeq	r0, r0, r4, lsl #9		
andseq	r2, r0, r4, asr #15		
andeq	r0, r0, r8, lsl r0		
andeq	r0, r0, ip		
andeq	r0, r0, r4, lsl #9		
		; <UNDEFINED> instruction	 0x001027dc
andeq	r0, r0, r8, asr #32		
andeq	r0, r0, ip		
andeq	r0, r0, r4, lsl #9		
andseq	r2, r0, r4, lsr #16		
andeq	r0, r0, r8, lsl r0		
andeq	r0, r0, ip		
andeq	r0, r0, r4, lsl #9		
andseq	r2, r0, ip, lsr r8		
andeq	r0, r0, ip, lsl r0		
andeq	r0, r0, ip		
andeq	r0, r0, r4, lsl #9		
andseq	r2, r0, r8, asr r8		
andeq	r0, r0, ip, lsl r0		
andeq	r0, r0, ip		
andeq	r0, r0, r4, lsl #9		
andseq	r2, r0, r4, ror r8		
andeq	r0, r0, r8, lsl r0		
andeq	r0, r0, ip		
andeq	r0, r0, r4, lsl #9		
andseq	r2, r0, ip, lsl #17		
andeq	r0, r0, r8, lsl r0		
andeq	r0, r0, ip		
andeq	r0, r0, r4, lsl #9		
andseq	r2, r0, r4, lsr #17		
andeq	r0, r0, r8, asr #32		
andeq	r0, r0, r4, lsl r0		
andeq	r0, r0, r4, lsl #9		
andseq	r2, r0, ip, ror #17		
andeq	r0, r0, r0, asr #32		
movwhi	r0, #36422	; 0x8e46	
andeq	r8, r1, r2, lsl #28		
andeq	r0, r0, r4, lsl r0		
andeq	r0, r0, r4, lsl #9		
andseq	r2, r0, ip, lsr #18		
andeq	r0, r0, r0, lsr #32		
strhi	r0, [r8], #-3650	; 0xfffff1be	
andeq	r8, r1, r2, lsl #28		
andeq	r0, r0, r4, lsl r0		
andeq	r0, r0, r4, lsl #9		
andseq	r2, r0, ip, asr #18		
andeq	r0, r0, r0, lsr r0		
strhi	r0, [r8], #-3650	; 0xfffff1be	
andeq	r8, r1, r2, lsl #28		
andeq	r0, r0, r4, lsl r0		
andeq	r0, r0, r4, lsl #9		
andseq	r2, r0, ip, ror r9		
strheq	r0, [r0], -r0	; <UNPREDICTABLE>	
strhi	r0, [r8], #-3652	; 0xfffff1bc	
andeq	r8, r1, r2, lsl #28		
andeq	r0, r0, r8, lsl r0		
andeq	r0, r0, r4, lsl #9		
andseq	r2, r0, ip, lsr #20		
andeq	r0, r0, r0, lsl r0		
movwhi	r0, #36418	; 0x8e42	
strmi	r8, [r1], #-3586	; 0xfffff1fe	
andeq	ip, lr, lr, asr #7		
andeq	r0, r0, ip		
andeq	r0, r0, r4, lsl #9		
andseq	r2, r0, ip, lsr sl		
andeq	r0, r0, ip, lsl r0		
andeq	r0, r0, r4, lsl r0		
andeq	r0, r0, r4, lsl #9		
andseq	r2, r0, r8, asr sl		
andeq	r0, r0, ip, lsl r0		
movwhi	r0, #36422	; 0x8e46	
andeq	r8, r1, r2, lsl #28		
andeq	r0, r0, r8, lsl r0		
andeq	r0, r0, r4, lsl #9		
andseq	r2, r0, r4, ror sl		
andeq	r0, r0, r4, ror r0		
ldrhi	r0, [r0], #-3650	; 0xfffff1be	
strhi	r8, [r3], -r4, lsl #10		
andeq	r8, r1, r2, lsl #28		
andeq	r0, r0, r4, lsl r0		
andeq	r0, r0, r4, lsl #9		
andseq	r2, r0, r8, ror #21		
andeq	r0, r0, r4, rrx		
strhi	r0, [r8], #-3656	; 0xfffff1b8	
andeq	r8, r1, r2, lsl #28		
andeq	r0, r0, r4, lsl r0		
andeq	r0, r0, r4, lsl #9		
andseq	r2, r0, ip, asr #22		
andeq	r0, r0, r0, lsr #32		
strhi	r0, [r8], #-3650	; 0xfffff1be	
andeq	r8, r1, r2, lsl #28		
andeq	r0, r0, r4, lsl r0		
andeq	r0, r0, r4, lsl #9		
andseq	r2, r0, ip, ror #22		
andeq	r0, r0, r0, asr #32		
movwhi	r0, #36420	; 0x8e44	
andeq	r8, r1, r2, lsl #28		
andeq	r0, r0, r4, lsl r0		
andeq	r0, r0, r4, lsl #9		
andseq	r2, r0, ip, lsr #23		
andeq	r0, r0, ip, lsl r0		
movwhi	r0, #36418	; 0x8e42	
andeq	r8, r1, r2, lsl #28		
andeq	r0, r0, r4, lsl r0		
andeq	r0, r0, r4, lsl #9		
andseq	r2, r0, r8, asr #23		
andeq	r0, r0, r4, lsr #32		
movwhi	r0, #36418	; 0x8e42	
andeq	r8, r1, r2, lsl #28		
andeq	r0, r0, r4, lsl r0		
andeq	r0, r0, r4, lsl #9		
andseq	r2, r0, ip, ror #23		
andeq	r0, r0, r0, lsr r0		
strhi	r0, [r8], #-3650	; 0xfffff1be	
andeq	r8, r1, r2, lsl #28		
andeq	r0, r0, ip, lsl r0		
andeq	r0, r0, r4, lsl #9		
andseq	r2, r0, ip, lsl ip		
andeq	r0, r0, r4, lsl r1		
ldrhi	r0, [r8], #-3650	; 0xfffff1be	
strhi	r8, [r5], -r6, lsl #10		
stmdahi	r3, {r2, r8, r9, sl, pc}		
andeq	r8, r1, r2, lsl #28		
andeq	r0, r0, ip, lsl r0		
andeq	r0, r0, r4, lsl #9		
andseq	r2, r0, r0, lsr sp		
andeq	r0, r0, r8, rrx		
tsthi	r8, #1056	; 0x420	
strhi	r8, [r5, #-1030]	; 0xfffffbfa	
strhi	r8, [r3, -r4, lsl #12]		
andeq	r8, r1, r2, lsl #28		
andeq	r0, r0, ip, lsl r0		
andeq	r0, r0, r4, lsl #9		
mulseq	r0, r8, sp		
andeq	r0, r0, r4, lsl #1		
tsthi	r8, #1056	; 0x420	
strhi	r8, [r5, #-1030]	; 0xfffffbfa	
strhi	r8, [r3, -r4, lsl #12]		
andeq	r8, r1, r2, lsl #28		
andeq	r0, r0, r4, lsl r0		
andeq	r0, r0, r4, lsl #9		
andseq	r2, r0, ip, lsl lr		
andeq	r0, r0, ip, lsl r0		
movwhi	r0, #36422	; 0x8e46	
andeq	r8, r1, r2, lsl #28		
andeq	r0, r0, ip		
		; <UNDEFINED> instruction	 0xffffffff
stcvc	0, cr0, [r2], {1}		
andeq	r0, sp, lr, lsl #24		
andeq	r0, r0, ip		
ldrdeq	r0, [r0], -ip		
andseq	r2, r0, r8, lsr lr		
andeq	r0, r0, r4		
andeq	r0, r0, ip		
ldrdeq	r0, [r0], -ip		
andseq	r2, r0, ip, lsr lr		
andeq	r0, r0, r8		
andeq	r0, r0, ip		
ldrdeq	r0, [r0], -ip		
andseq	r2, r0, r4, asr #28		
andeq	r0, r0, r8		
andeq	r0, r0, ip		
ldrdeq	r0, [r0], -ip		
andseq	r2, r0, ip, asr #28		
andeq	r0, r0, r4		
andeq	r0, r0, ip		
ldrdeq	r0, [r0], -ip		
andseq	r2, r0, r0, asr lr		
andeq	r0, r0, r8, lsl r0		
andeq	r0, r0, ip		
ldrdeq	r0, [r0], -ip		
andseq	r2, r0, r8, ror #28		
andeq	r0, r0, r4, lsr #32		
andeq	r0, r0, ip		
		; <UNDEFINED> instruction	 0xffffffff
stcvc	0, cr0, [r2], {1}		
andeq	r0, sp, lr, lsl #24		
andeq	r0, r0, ip		
andeq	r0, r0, ip, asr #16		
andseq	r2, r0, ip, lsl #29		
andeq	r0, r0, r8		
andeq	r0, r0, ip		
andeq	r0, r0, ip, asr #16		
mulseq	r0, r4, lr		
andeq	r0, r0, r8		
andeq	r0, r0, ip		
andeq	r0, r0, ip, asr #16		
mulseq	r0, ip, lr		
andeq	r0, r0, r8		
andeq	r0, r0, ip		
andeq	r0, r0, ip, asr #16		
andseq	r2, r0, r4, lsr #29		
andeq	r0, r0, r8		
andeq	r0, r0, ip		
andeq	r0, r0, ip, asr #16		
andseq	r2, r0, ip, lsr #29		
andeq	r0, r0, r8		
andeq	r0, r0, ip		
andeq	r0, r0, ip, asr #16		
		; <UNDEFINED> instruction	 0x00102eb4
andeq	r0, r0, r8		
andeq	r0, r0, ip		
andeq	r0, r0, ip, asr #16		
		; <UNDEFINED> instruction	 0x00102ebc
andeq	r0, r0, r0, lsl r0		
andeq	r0, r0, ip		
andeq	r0, r0, ip, asr #16		
andseq	r2, r0, ip, asr #29		
andeq	r0, r0, r4, lsr #32		
andeq	r0, r0, ip		
andeq	r0, r0, ip, asr #16		
		; <UNDEFINED> instruction	 0x00102ef0
andeq	r0, r0, ip		
andeq	r0, r0, ip		
andeq	r0, r0, ip, asr #16		
		; <UNDEFINED> instruction	 0x00102efc
andeq	r0, r0, r4, lsr #32		
andeq	r0, r0, ip		
andeq	r0, r0, ip, asr #16		
andseq	r2, r0, r0, lsr #30		
andeq	r0, r0, ip		
andeq	r0, r0, ip		
andeq	r0, r0, ip, asr #16		
andseq	r2, r0, ip, lsr #30		
andeq	r0, r0, r0, lsr #32		
andeq	r0, r0, ip		
		; <UNDEFINED> instruction	 0xffffffff
stcvc	0, cr0, [r2], {1}		
andeq	r0, sp, lr, lsl #24		
andeq	r0, r0, r0, lsr #32		
andeq	r0, r0, ip, lsl r9		
andseq	r2, r0, ip, asr #30		
andeq	r0, r0, r0, asr r0		
ldrhi	r0, [r0], #-3650	; 0xfffff1be	
strhi	r8, [r3], -r4, lsl #10		
strvs	r8, [r1], #-3586	; 0xfffff1fe	
strbgt	ip, [r5], #1742	; 0x6ce	
andeq	r0, r0, lr		
andeq	r0, r0, ip, lsl r0		
andeq	r0, r0, ip, lsl r9		
mulseq	r0, ip, pc	; <UNPREDICTABLE>	
andeq	r0, r0, r0, asr r0		
ldrhi	r0, [r8], #-3650	; 0xfffff1be	
strhi	r8, [r5], -r6, lsl #10		
stmdahi	r3, {r2, r8, r9, sl, pc}		
andeq	r8, r1, r2, lsl #28		
andeq	r0, r0, ip		
		; <UNDEFINED> instruction	 0xffffffff
stcvc	0, cr0, [r1], {1}		
andeq	r0, sp, lr, lsl #24		
andeq	r0, r0, ip		
andeq	r0, r0, r0, ror r9		
andseq	r3, r0, ip, lsr #32		
andeq	r0, r0, ip, ror #3		
andeq	r0, r0, ip		
		; <UNDEFINED> instruction	 0xffffffff
stcvc	0, cr0, [r2], {1}		
andeq	r0, sp, lr, lsl #24		
andeq	r0, r0, r4, lsl r0		
muleq	r0, r0, r9		
andseq	r3, r0, ip, lsr r2		
andeq	r0, r0, r4, lsr r0		
movwhi	r0, #36418	; 0x8e42	
andeq	r8, r1, r2, lsl #28		
andeq	r0, r0, ip		
		; <UNDEFINED> instruction	 0xffffffff
stcvc	0, cr0, [r2], {1}		
andeq	r0, sp, lr, lsl #24		
andeq	r0, r0, r0, lsr #32		
		; <UNDEFINED> instruction	 0x000009b8
andseq	r3, r0, r0, ror r2		
andeq	r0, r0, r0, asr #32		
tsthi	r0, #1056	; 0x420	
strhi	r8, [r3, #-1028]	; 0xfffffbfc	
stcpl	14, cr8, [r1], {2}		
bicgt	ip, r4, #864026624	; 0x33800000	
andeq	r0, r0, lr		
andeq	r0, r0, ip		
		; <UNDEFINED> instruction	 0xffffffff
stcvc	0, cr0, [r2], {1}		
andeq	r0, sp, lr, lsl #24		
andeq	r0, r0, r8, lsr #32		
andeq	r0, r0, ip, ror #19		
		; <UNDEFINED> instruction	 0x001032b0
andeq	r0, r0, ip, lsr #32		
andhi	r0, r8, #1056	; 0x420	
andmi	r8, r1, #134217728	; 0x8000000	
orreq	r0, lr, #3584	; 0xe00	
bmi	604328 <__undef_stack+0x4eaa88>		
cdpgt	12, 4, cr0, cr2, cr14, {0}		
movtgt	r0, #10254	; 0x280e	
andeq	r0, r0, r2, asr #29		
andeq	r0, r0, ip, lsr #32		
andeq	r0, r0, ip, ror #19		
		; <UNDEFINED> instruction	 0x001032dc
andeq	r0, r0, r0, asr #32		
tsthi	ip, r2, asr #28		
movwhi	r8, #8707	; 0x2203	
andne	r4, lr, r1, lsl #8		
cdpeq	4, 4, cr0, cr2, cr14, {4}		
andne	r5, lr, r8, lsl r2		
stceq	14, cr12, [lr], {66}	; 0x42	
bicgt	ip, r2, r2, asr #6		
andeq	r0, r0, lr		
andeq	r0, r0, ip		
		; <UNDEFINED> instruction	 0xffffffff
stcvc	0, cr0, [r2], {1}		
andeq	r0, sp, lr, lsl #24		
andeq	r0, r0, r8, lsl r0		
andeq	r0, r0, r8, asr sl		
andseq	r3, r0, ip, lsl r3		
andeq	r0, r0, r8, ror r0		
ldrhi	r0, [r0], #-3650	; 0xfffff1be	
strhi	r8, [r3], -r4, lsl #10		
andeq	r8, r1, r2, lsl #28		
andeq	r0, r0, ip		
		; <UNDEFINED> instruction	 0xffffffff
stcvc	0, cr0, [r2], {1}		
andeq	r0, sp, lr, lsl #24		
andeq	r0, r0, ip		
andeq	r0, r0, r4, lsl #21		
mulseq	r0, r4, r3		
andeq	r0, r0, r4, lsl r0		
andeq	r0, r0, ip		
andeq	r0, r0, r4, lsl #21		
andseq	r3, r0, r8, lsr #7		
andeq	r0, r0, r4, lsl r0		
andeq	r0, r0, ip		
		; <UNDEFINED> instruction	 0xffffffff
stcvc	0, cr0, [r2], {1}		
andeq	r0, sp, lr, lsl #24		
andeq	r0, r0, r8, asr #32		
		; <UNDEFINED> instruction	 0x00000ab4
		; <UNDEFINED> instruction	 0x001033bc
andeq	r0, r0, r8, ror r7		
strthi	r0, [r4], #-3650	; 0xfffff1be	
strhi	r8, [r8], -r9, lsl #10		
stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}		
bhi	122efc <__undef_stack+0x965c>		
vmlahi.f64	d8, d2, d3		
andcc	r4, lr, r1, lsl #12		
cdpeq	2, 0, cr4, cr10, cr2, {0}		
andeq	r4, fp, #36, 4	; 0x40000002	
strcs	r0, [lr], #-2786	; 0xfffff51e	
beq	1783808 <__undef_stack+0x1669f68>		
bleq	1089b3c <__undef_stack+0xf7029c>		
cfmadd32eq	mvax0, mvfx8, mvfx10, mvfx2		
strpl	r4, [fp], -r4, lsr #4		
eormi	r0, r4, #10, 28	; 0xa0	
andeq	r0, r0, fp		
andeq	r0, r0, ip		
		; <UNDEFINED> instruction	 0xffffffff
stcvc	0, cr0, [r2], {1}		
andeq	r0, sp, lr, lsl #24		
andeq	r0, r0, ip		
andeq	r0, r0, r0, lsl fp		
andseq	r3, r0, r4, lsr fp		
andeq	r0, r0, r4		
andeq	r0, r0, ip		
andeq	r0, r0, r0, lsl fp		
andseq	r3, r0, r8, lsr fp		
andeq	r0, r0, r4		
andeq	r0, r0, ip		
		; <UNDEFINED> instruction	 0xffffffff
stcvc	0, cr0, [r2], {1}		
andeq	r0, sp, lr, lsl #24		
andeq	r0, r0, ip		
andeq	r0, r0, r0, asr #22		
andseq	r3, r0, ip, lsr fp		
andeq	r0, r0, ip, lsl r0		
andeq	r0, r0, ip		
andeq	r0, r0, r0, asr #22		
andseq	r3, r0, r8, asr fp		
andeq	r0, r0, r8, asr #32		
andeq	r0, r0, ip		
		; <UNDEFINED> instruction	 0xffffffff
stcvc	0, cr0, [r2], {1}		
andeq	r0, sp, lr, lsl #24		
andeq	r0, r0, r8, lsl r0		
andeq	r0, r0, r0, ror fp		
andseq	r3, r0, r0, lsr #23		
andeq	r0, r0, r8, lsr r0		
tsthi	r0, #1056	; 0x420	
strhi	r8, [r3, #-1028]	; 0xfffffbfc	
andeq	r8, r1, r2, lsl #28		
andeq	r0, r0, ip		
		; <UNDEFINED> instruction	 0xffffffff
stcvc	0, cr0, [r2], {1}		
andeq	r0, sp, lr, lsl #24		
andeq	r0, r0, ip, rrx		
muleq	r0, ip, fp		
		; <UNDEFINED> instruction	 0x00103bd8
andeq	r1, r0, r8, asr #29		
strthi	r0, [r4], #-3650	; 0xfffff1be	
strhi	r8, [r8], -r9, lsl #10		
stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}		
bhi	122fe4 <__undef_stack+0x9744>		
vmlahi.f64	d8, d2, d3		
strcc	r4, [lr], #-1025	; 0xfffffbff	
streq	r5, [sp, #-5]		
andpl	r0, r5, #20736	; 0x5100	
beq	14c2010 <__undef_stack+0x13a8770>		
sbceq	r0, r0, #1120	; 0x460	
beq	5ebf8 <SLCRL2cRamConfig+0x3e9f6>		
strbeq	r3, [r2], -lr, lsl #8		
		; <UNDEFINED> instruction	 0x06530652
mrceq	6, 2, r0, cr1, cr0, {2}		
stmdavs	fp, {r2, r5, r9, lr}		
eorsmi	r0, r4, #10, 28	; 0xa0	
tstpl	r6, r6		
movwpl	r5, #25094	; 0x6206	
bleq	1089c44 <__undef_stack+0xf703a4>		
strcc	r0, [lr], #-2642	; 0xfffff5ae	
ldrbeq	r0, [r0], -r2, asr #12		
		; <UNDEFINED> instruction	 0x06520651
eormi	r0, r4, #1328	; 0x530	
andeq	r0, r0, fp		
andeq	r0, r0, r8, lsl r0		
muleq	r0, ip, fp		
andseq	r5, r0, r0, lsr #21		
andeq	r0, r0, r8, lsr #32		
cdphi	14, 0, cr0, cr4, cr6, {2}		
cdpeq	12, 12, cr4, cr14, cr1, {0}		
andeq	r0, r0, r0		
andeq	r0, r0, ip, lsr #32		
muleq	r0, ip, fp		
andseq	r5, r0, r8, asr #21		
andeq	r0, r0, r8, lsr #1		
strthi	r0, [r0], #-3650	; 0xfffff1be	
strhi	r8, [r7], -r8, lsl #10		
stmdahi	r5, {r1, r2, r8, r9, sl, pc}		
bhi	e306c <SLCRL2cRamConfig+0xc2e6a>		
strmi	r8, [r1], #-3586	; 0xfffff1fe	
strmi	r8, [r9], #-14		
andeq	r8, r9, #917504	; 0xe0000	
eoreq	r0, r0, r8, asr #28		
andeq	r0, r0, ip		
		; <UNDEFINED> instruction	 0xffffffff
stcvc	0, cr0, [r2], {1}		
andeq	r0, sp, lr, lsl #24		
andeq	r0, r0, r8, lsl r0		
andeq	r0, r0, r8, ror #24		
andseq	r5, r0, r0, ror fp		
andeq	r0, r0, r8, asr r1		
tsthi	r0, #1056	; 0x420	
strhi	r8, [r3, #-1028]	; 0xfffffbfc	
andeq	r8, r1, r2, lsl #28		
andeq	r0, r0, ip		
		; <UNDEFINED> instruction	 0xffffffff
stcvc	0, cr0, [r2], {1}		
andeq	r0, sp, lr, lsl #24		
andeq	r0, r0, ip		
muleq	r0, r4, ip		
andseq	ip, r0, r0, ror r8		
andeq	r0, r0, ip, lsl r0		
andeq	r0, r0, ip, lsr #32		
muleq	r0, r4, ip		
andseq	r5, r0, r8, asr #25		
andeq	r0, r0, r8, ror #2		
strthi	r0, [r4], #-3660	; 0xfffff1b4	
strhi	r8, [r8], -r9, lsl #10		
stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}		
bhi	1230ec <__undef_stack+0x984c>		
vmlahi.f64	d8, d2, d3		
stmdacc	lr, {r0, r9, lr}		
vmlaeq.f32	s16, s20, s4		
andeq	r4, fp, r4, lsr #4		
andeq	r0, r0, ip		
		; <UNDEFINED> instruction	 0xffffffff
stcvc	0, cr0, [r2], {1}		
andeq	r0, sp, lr, lsl #24		
andeq	r0, r0, ip		
andeq	r0, r0, r4, ror #25		
andseq	r5, r0, r0, lsr lr		
andeq	r0, r0, r4, lsl r0		
andeq	r0, r0, ip		
		; <UNDEFINED> instruction	 0xffffffff
stcvc	0, cr0, [r2], {1}		
andeq	r0, sp, lr, lsl #24		
andeq	r0, r0, r8, lsr #32		
andeq	r0, r0, r4, lsl #26		
andseq	r5, r0, r8, asr #28		
andeq	r0, r0, r4, asr #3		
strthi	r0, [r4], #-3650	; 0xfffff1be	
strhi	r8, [r8], -r9, lsl #10		
stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}		
bhi	12314c <__undef_stack+0x98ac>		
vmlahi.f64	d8, d2, d3		
andcc	r4, lr, r1, lsl #4		
strcs	sp, [lr], #-3074	; 0xfffff3fe	
andeq	r0, r0, ip, asr #32		
andeq	r0, r0, r4, lsl #26		
andseq	r6, r0, ip		
andeq	r1, r0, r4, ror #4		
strthi	r0, [r4], #-3650	; 0xfffff1be	
strhi	r8, [r8], -r9, lsl #10		
stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}		
bhi	123178 <__undef_stack+0x98d8>		
vmlahi.f64	d8, d2, d3		
cfstrscs	mvf4, [lr], {1}		
streq	r5, [fp, #-5]		
mcreq	10, 2, r0, cr10, cr1, {2}		
beq	1401718 <__undef_stack+0x12e7e78>		
strbeq	r2, [r2], -lr, lsl #24		
mrceq	6, 2, r0, cr1, cr0, {2}		
movweq	r4, #45604	; 0xb224	
cdpeq	2, 0, cr0, cr10, cr6, {6}		
andpl	r4, r6, ip, lsr #4		
strcs	r5, [lr], #-262	; 0xfffffefa	
andeq	r0, r0, r2, asr #22		
andeq	r0, r0, ip		
		; <UNDEFINED> instruction	 0xffffffff
stcvc	0, cr0, [r2], {1}		
andeq	r0, sp, lr, lsl #24		
andeq	r0, r0, ip, lsl r0		
muleq	r0, r0, sp		
andseq	r7, r0, r0, ror r2		
andeq	r0, r0, ip, lsr r2		
ldrhi	r0, [r8], #-3652	; 0xfffff1bc	
strhi	r8, [r5], -r6, lsl #10		
stmdahi	r3, {r2, r8, r9, sl, pc}		
andeq	r8, r1, r2, lsl #28		
andeq	r0, r0, r8, lsr #32		
muleq	r0, r0, sp		
andseq	r7, r0, ip, lsr #9		
andeq	r0, r0, r0, asr r0		
strhi	r0, [r8], #-3650	; 0xfffff1be	
strmi	r8, [r1], #-3586	; 0xfffff1fe	
beq	1404e18 <__undef_stack+0x12eb578>		
bleq	1082e1c <__undef_stack+0xf6957c>		
stmdaeq	lr, {r2, r6, r9, fp}		
cdpeq	14, 12, cr12, cr4, cr2, {2}		
andeq	r4, fp, r0, lsl #4		
andeq	r0, r0, ip		
muleq	r0, r0, sp		
		; <UNDEFINED> instruction	 0x001074fc
andeq	r0, r0, r0, lsr r0		
andeq	r0, r0, ip		
		; <UNDEFINED> instruction	 0xffffffff
stcvc	0, cr0, [r2], {1}		
andeq	r0, sp, lr, lsl #24		
andeq	r0, r0, ip		
strdeq	r0, [r0], -ip		
andseq	r7, r0, ip, lsr #10		
andeq	r0, r0, r8		
andeq	r0, r0, ip		
strdeq	r0, [r0], -ip		
andseq	r7, r0, r4, lsr r5		
andeq	r0, r0, r8		
andeq	r0, r0, ip		
strdeq	r0, [r0], -ip		
andseq	r7, r0, ip, lsr r5		
andeq	r0, r0, ip		
andeq	r0, r0, r8, lsr #32		
strdeq	r0, [r0], -ip		
andseq	r7, r0, r8, asr #10		
andeq	r0, r0, ip, asr r1		
strthi	r0, [r4], #-3650	; 0xfffff1be	
strhi	r8, [r8], -r9, lsl #10		
stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}		
bhi	123274 <__undef_stack+0x99d4>		
vmlahi.f64	d8, d2, d3		
andcc	r4, lr, r1, lsl #20		
strcs	sl, [lr], #-2		
andeq	r0, r0, r8, lsl r0		
strdeq	r0, [r0], -ip		
andseq	r7, r0, r4, lsr #13		
andeq	r0, r0, ip, asr #32		
ldrhi	r0, [r0], #-3652	; 0xfffff1bc	
strhi	r8, [r3], -r4, lsl #10		
andeq	r8, r1, r2, lsl #28		
andeq	r0, r0, r8, lsl r0		
strdeq	r0, [r0], -ip		
		; <UNDEFINED> instruction	 0x001076f0
andeq	r0, r0, r8, ror #1		
ldrhi	r0, [r0], #-3654	; 0xfffff1ba	
strhi	r8, [r3], -r4, lsl #10		
andeq	r8, r1, r2, lsl #28		
andeq	r0, r0, ip		
strdeq	r0, [r0], -ip		
		; <UNDEFINED> instruction	 0x001077d8
andeq	r0, r0, r8, lsl r0		
andeq	r0, r0, ip		
strdeq	r0, [r0], -ip		
		; <UNDEFINED> instruction	 0x001077f0
andeq	r0, r0, r0, lsl r0		
andeq	r0, r0, ip		
strdeq	r0, [r0], -ip		
andseq	r7, r0, r0, lsl #16		
andeq	r0, r0, r4		
andeq	r0, r0, ip		
strdeq	r0, [r0], -ip		
andseq	r7, r0, r4, lsl #16		
andeq	r0, r0, r4		
andeq	r0, r0, ip		
strdeq	r0, [r0], -ip		
andseq	r7, r0, r8, lsl #16		
andeq	r0, r0, r4		
andeq	r0, r0, ip		
strdeq	r0, [r0], -ip		
andseq	r7, r0, ip, lsl #16		
andeq	r0, r0, r4		
andeq	r0, r0, ip		
strdeq	r0, [r0], -ip		
andseq	r7, r0, r0, lsl r8		
andeq	r0, r0, r8, lsl r0		
andeq	r0, r0, ip		
strdeq	r0, [r0], -ip		
andseq	r7, r0, r8, lsr #16		
andeq	r0, r0, r8, lsl r0		
andeq	r0, r0, ip		
		; <UNDEFINED> instruction	 0xffffffff
stcvc	0, cr0, [r2], {1}		
andeq	r0, sp, lr, lsl #24		
andeq	r0, r0, ip, lsl r0		
andeq	r0, r0, r0, lsr #30		
andseq	r7, r0, r0, asr #16		
strdeq	r0, [r0], -ip		
tsthi	r8, #1056	; 0x420	
strhi	r8, [r5, #-1030]	; 0xfffffbfa	
strhi	r8, [r3, -r4, lsl #12]		
andeq	r8, r1, r2, lsl #28		
andeq	r0, r0, ip, lsr #32		
andeq	r0, r0, r0, lsr #30		
andseq	r7, r0, ip, lsr r9		
		; <UNDEFINED> instruction	 0x000002b0
ldrhi	r0, [r0], #-3654	; 0xfffff1ba	
strhi	r8, [r3], -r4, lsl #10		
andeq	r8, r1, #2, 28		
		; <UNDEFINED> instruction	 0xc6ce0a7c
andeq	ip, lr, r5, asr #9		
beq	1c03c84 <__undef_stack+0x1aea3e4>		
cdpgt	5, 12, cr12, cr6, cr4, {6}		
bleq	1180fbc <__undef_stack+0x106771c>		
andeq	r0, r0, ip		
		; <UNDEFINED> instruction	 0xffffffff
stcvc	0, cr0, [r2], {1}		
andeq	r0, sp, lr, lsl #24		
andeq	r0, r0, ip, lsl r0		
andeq	r0, r0, r0, lsl #31		
andseq	r7, r0, ip, ror #23		
andeq	r0, r0, r8, ror r0		
ldrhi	r0, [r8], #-3650	; 0xfffff1be	
strhi	r8, [r5], -r6, lsl #10		
stmdahi	r3, {r2, r8, r9, sl, pc}		
andeq	r8, r1, r2, lsl #28		
andeq	r0, r0, r0, lsr #32		
andeq	r0, r0, r0, lsl #31		
andseq	r7, r0, r4, ror #24		
andeq	r0, r0, r0, lsl #1		
teqhi	r0, #1056	; 0x420	
strhi	r8, [r7, #-1032]	; 0xfffffbf8	
strhi	r8, [r5, -r6, lsl #12]		
stmdbhi	r3, {r2, fp, pc}		
andeq	r8, r1, r2, lsl #28		
andeq	r0, r0, ip		
		; <UNDEFINED> instruction	 0xffffffff
stcvc	0, cr0, [r2], {1}		
andeq	r0, sp, lr, lsl #24		
andeq	r0, r0, r8, lsl r0		
ldrdeq	r0, [r0], -r4		
andseq	r7, r0, r4, ror #25		
andeq	r0, r0, r0, lsl #1		
strhi	r0, [r8], #-3658	; 0xfffff1b6	
andvc	r8, r1, r2, lsl #28		
cdpgt	0, 12, cr0, cr4, cr14, {0}		
andeq	r0, r0, ip		
ldrdeq	r0, [r0], -r4		
andseq	r7, r0, r4, ror #26		
andeq	r0, r0, ip		
andeq	r0, r0, ip		
ldrdeq	r0, [r0], -r4		
andseq	r7, r0, r0, ror sp		
andeq	r0, r0, r0, lsl r0		
andeq	r0, r0, ip		
ldrdeq	r0, [r0], -r4		
andseq	r7, r0, r0, lsl #27		
andeq	r0, r0, ip		
andeq	r0, r0, ip		
ldrdeq	r0, [r0], -r4		
andseq	r7, r0, ip, lsl #27		
andeq	r0, r0, r8		
andeq	r0, r0, ip		
ldrdeq	r0, [r0], -r4		
mulseq	r0, r4, sp		
andeq	r0, r0, ip		
andeq	r0, r0, ip		
ldrdeq	r0, [r0], -r4		
andseq	r7, r0, r0, lsr #27		
andeq	r0, r0, r8, lsl r0		
andeq	r0, r0, ip		
ldrdeq	r0, [r0], -r4		
		; <UNDEFINED> instruction	 0x00107db8
andeq	r0, r0, ip		
andeq	r0, r0, ip		
		; <UNDEFINED> instruction	 0xffffffff
stcvc	0, cr0, [r2], {1}		
andeq	r0, sp, lr, lsl #24		
andeq	r0, r0, ip, lsr r0		
andeq	r1, r0, r0, ror r0		
andseq	r7, r0, r4, asr #27		
andeq	r0, r0, r0, ror r1		
ldrhi	r0, [r4], #-3658	; 0xfffff1b6	
strhi	r8, [r4], -r5, lsl #10		
cdphi	7, 0, cr8, cr2, cr3, {0}		
stmdapl	lr, {r0, r9, sl, lr}		
strne	r5, [lr], #-2562	; 0xfffff5fe	
strgt	r0, [r0], #-3650	; 0xfffff1be	
cdpgt	6, 12, cr12, cr7, cr5, {6}		
ldrbhi	r0, [r8], #-3660	; 0xfffff1b4	
strhi	r8, [r4], -r5, lsl #10		
cdphi	7, 0, cr8, cr2, cr3, {0}		
cdpeq	8, 0, cr6, cr10, cr1, {0}		
andeq	r4, fp, r4, lsl r2		
andeq	r0, r0, ip		
		; <UNDEFINED> instruction	 0xffffffff
stcvc	0, cr0, [r2], {1}		
andeq	r0, sp, lr, lsl #24		
andeq	r0, r0, r4, lsl r0		
andeq	r1, r0, r0, asr #1		
andseq	r8, r0, r0, lsl #10		
strdeq	r0, [r0], -r4		
strhi	r0, [r8], #-3652	; 0xfffff1bc	
andeq	r8, r1, r2, lsl #28		
andeq	r0, r0, ip		
		; <UNDEFINED> instruction	 0xffffffff
stcvc	0, cr0, [r2], {1}		
andeq	r0, sp, lr, lsl #24		
andeq	r0, r0, r8, lsl r0		
andeq	r1, r0, r8, ror #1		
		; <UNDEFINED> instruction	 0x001085f4
andeq	r0, r0, ip, lsl #1		
tsthi	r0, #68, 28	; 0x440	
strhi	r8, [r3, #-1028]	; 0xfffffbfc	
andeq	r8, r1, r2, lsl #28		
andeq	r0, r0, ip		
andeq	r1, r0, r8, ror #1		
andseq	r8, r0, r0, lsl #13		
andeq	r0, r0, ip, lsl r0		
andeq	r0, r0, r4, lsr #32		
andeq	r1, r0, r8, ror #1		
mulseq	r0, ip, r6		
ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>	
ldrhi	r0, [r4], #-3650	; 0xfffff1be	
strhi	r8, [r4], -r5, lsl #10		
cdphi	7, 0, cr8, cr2, cr3, {0}		
andcs	r4, lr, r1, lsl #12		
strne	r0, [lr], #-2678	; 0xfffff58a	
andeq	r0, r0, r2, asr #22		
andeq	r0, r0, r0, lsr #32		
andeq	r1, r0, r8, ror #1		
andseq	r8, r0, ip, ror #14		
andeq	r0, r0, r4, ror #1		
teqhi	r0, #1056	; 0x420	
strhi	r8, [r7, #-1032]	; 0xfffffbf8	
strhi	r8, [r5, -r6, lsl #12]		
stmdbhi	r3, {r2, fp, pc}		
andeq	r8, r1, r2, lsl #28		
andeq	r0, r0, ip		
andeq	r1, r0, r8, ror #1		
andseq	r8, r0, r0, asr r8		
andeq	r0, r0, r4, rrx		
andeq	r0, r0, ip		
andeq	r1, r0, r8, ror #1		
		; <UNDEFINED> instruction	 0x001088b4
muleq	r0, r0, r0		
andeq	r0, r0, r4, lsl r0		
andeq	r1, r0, r8, ror #1		
andseq	r8, r0, r4, asr #18		
andeq	r0, r0, r0, lsr #32		
strhi	r0, [r8], #-3650	; 0xfffff1be	
andeq	r8, r1, r2, lsl #28		
andeq	r0, r0, r8, lsr #32		
andeq	r1, r0, r8, ror #1		
andseq	r8, r0, r4, ror #18		
ldrdeq	r0, [r0], -ip		
strthi	r0, [r4], #-3650	; 0xfffff1be	
strhi	r8, [r8], -r9, lsl #10		
stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}		
bhi	1235e0 <__undef_stack+0x9d40>		
vmlahi.f64	d8, d2, d3		
stmdacc	lr, {r0, r9, fp, lr}		
strcs	lr, [lr], #-2		
andeq	r0, r0, ip, lsl r0		
andeq	r1, r0, r8, ror #1		
andseq	r8, r0, r0, asr #22		
strdeq	r0, [r0], -ip		
ldrhi	r0, [r8], #-3652	; 0xfffff1bc	
strhi	r8, [r5], -r6, lsl #10		
stmdahi	r3, {r2, r8, r9, sl, pc}		
andeq	r8, r1, r2, lsl #28		
andeq	r0, r0, r0, lsr #32		
andeq	r1, r0, r8, ror #1		
andseq	r8, r0, ip, lsr ip		
strdeq	r0, [r0], -ip		
strthi	r0, [r0], #-3650	; 0xfffff1be	
strhi	r8, [r7], -r8, lsl #10		
stmdahi	r5, {r1, r2, r8, r9, sl, pc}		
bhi	e3628 <SLCRL2cRamConfig+0xc3426>		
andeq	r8, r1, r2, lsl #28		
andeq	r0, r0, ip		
andeq	r1, r0, r8, ror #1		
andseq	r8, r0, r8, lsr sp		
andeq	r0, r0, r4, rrx		
andeq	r0, r0, ip, lsl r0		
andeq	r1, r0, r8, ror #1		
mulseq	r0, ip, sp		
andeq	r0, r0, r0, asr #2		
ldrhi	r0, [r8], #-3650	; 0xfffff1be	
strhi	r8, [r5], -r6, lsl #10		
stmdahi	r3, {r2, r8, r9, sl, pc}		
andeq	r8, r1, r2, lsl #28		
andeq	r0, r0, ip		
andeq	r1, r0, r8, ror #1		
		; <UNDEFINED> instruction	 0x00108edc
andeq	r0, r0, r4, rrx		
andeq	r0, r0, ip, lsl r0		
andeq	r1, r0, r8, ror #1		
andseq	r8, r0, r0, asr #30		
ldrdeq	r0, [r0], -ip		
tsthi	r8, #1056	; 0x420	
strhi	r8, [r5, #-1030]	; 0xfffffbfa	
strhi	r8, [r3, -r4, lsl #12]		
andeq	r8, r1, r2, lsl #28		
andeq	r0, r0, ip, lsr #32		
andeq	r1, r0, r8, ror #1		
andseq	r9, r0, ip, lsl r0		
andeq	r0, r0, r0, lsl #2		
ldrhi	r0, [ip], #-3650	; 0xfffff1be	
strhi	r8, [r6], -r7, lsl #10		
stmdahi	r4, {r0, r2, r8, r9, sl, pc}		
cdphi	9, 0, cr8, cr2, cr3, {0}		
stmdacs	lr, {r0, r9, lr}		
cfmadd32eq	mvax0, mvfx5, mvfx10, mvfx2		
andvs	r4, fp, #28, 4	; 0xc0000001	
andeq	r1, r0, lr, lsl #24		
andeq	r0, r0, r0, lsr r0		
andeq	r1, r0, r8, ror #1		
andseq	r9, r0, ip, lsl r1		
andeq	r0, r0, r8, ror r0		
ldrhi	r0, [r4], #-3650	; 0xfffff1be	
strhi	r8, [r4], -r5, lsl #10		
cdphi	7, 0, cr8, cr2, cr3, {0}		
cfstrsne	mvf4, [lr], {1}		
streq	r5, [r7, #-5]		
mcreq	6, 2, r0, cr4, cr1, {2}		
stcne	14, cr6, [lr], {40}	; 0x28	
ldrbeq	r0, [r0], -r2, asr #12		
andseq	r0, r4, r1, asr lr		
andeq	r0, r0, ip		
andeq	r1, r0, r8, ror #1		
mulseq	r0, r4, r1		
andeq	r0, r0, r8, lsr r0		
andeq	r0, r0, r4, lsl r0		
andeq	r1, r0, r8, ror #1		
andseq	r9, r0, ip, asr #3		
andeq	r0, r0, ip, rrx		
strhi	r0, [r8], #-3664	; 0xfffff1b0	
andeq	r8, r1, r2, lsl #28		
andeq	r0, r0, ip		
andeq	r1, r0, r8, ror #1		
andseq	r9, r0, r8, lsr r2		
andeq	r0, r0, r0, lsl #1		
andeq	r0, r0, ip		
		; <UNDEFINED> instruction	 0xffffffff
stcvc	0, cr0, [r2], {1}		
andeq	r0, sp, lr, lsl #24		
andeq	r0, r0, r0, lsr #32		
andeq	r1, r0, r4, lsl r3		
		; <UNDEFINED> instruction	 0x001092b8
andeq	r0, r0, ip, lsr #32		
tsthi	r0, #1056	; 0x420	
strhi	r8, [r3, #-1028]	; 0xfffffbfc	
andpl	r8, r1, #2, 28		
bicgt	ip, r4, #864026624	; 0x33800000	
andeq	r0, r0, lr		
andeq	r0, r0, r0, lsr #32		
andeq	r1, r0, r4, lsl r3		
andseq	r9, r0, r4, ror #5		
strdeq	r0, [r0], -r0	; <UNPREDICTABLE>	
ldrhi	r0, [r0], #-3662	; 0xfffff1b2	
strhi	r8, [r3], -r4, lsl #10		
andeq	r8, r1, #2, 28		
strbgt	ip, [r6, #3688]	; 0xe68	
andeq	r0, r0, r4, asr #29		
andeq	r0, r0, ip		
		; <UNDEFINED> instruction	 0xffffffff
stcvc	0, cr0, [r2], {1}		
andeq	r0, sp, lr, lsl #24		
andeq	r0, r0, ip		
andeq	r1, r0, ip, ror #6		
		; <UNDEFINED> instruction	 0x001093d4
andeq	r0, r0, r0, ror r0		
andeq	r0, r0, ip		
		; <UNDEFINED> instruction	 0xffffffff
stcvc	0, cr0, [r2], {1}		
andeq	r0, sp, lr, lsl #24		
andeq	r0, r0, r4, lsl r0		
andeq	r1, r0, ip, lsl #7		
andseq	r9, r0, r4, asr #8		
andeq	r0, r0, r0, lsr r0		
strhi	r0, [r8], #-3650	; 0xfffff1be	
andeq	r8, r1, r2, lsl #28		
andeq	r0, r0, ip		
andeq	r1, r0, ip, lsl #7		
andseq	r9, r0, r4, ror r4		
andeq	r0, r0, r8		
andeq	r0, r0, r4, lsr #32		
andeq	r1, r0, ip, lsl #7		
andseq	r9, r0, ip, ror r4		
andeq	r0, r0, r4, asr r0		
ldrhi	r0, [r8], #-3652	; 0xfffff1bc	
strhi	r8, [r5], -r6, lsl #10		
stmdahi	r3, {r2, r8, r9, sl, pc}		
strvs	r8, [r1], #-3586	; 0xfffff1fe	
strbgt	ip, [r7], lr, asr #17		
andeq	ip, lr, r5, asr #9		
andeq	r0, r0, r4, lsl r0		
andeq	r1, r0, ip, lsl #7		
		; <UNDEFINED> instruction	 0x001094d0
andeq	r0, r0, ip, lsr #32		
strhi	r0, [r8], #-3650	; 0xfffff1be	
andeq	r8, r1, r2, lsl #28		
andeq	r0, r0, ip		
andeq	r1, r0, ip, lsl #7		
		; <UNDEFINED> instruction	 0x001094fc
andeq	r0, r0, r8		
andeq	r0, r0, ip		
		; <UNDEFINED> instruction	 0xffffffff
stcvc	0, cr0, [r2], {1}		
andeq	r0, sp, lr, lsl #24		
andeq	r0, r0, r0, lsr #32		
andeq	r1, r0, r4, lsl r4		
andseq	r9, r0, r0, lsl #18		
andeq	r0, r0, r4, lsr #1		
strthi	r0, [r0], #-3652	; 0xfffff1bc	
strhi	r8, [r7], -r8, lsl #10		
stmdahi	r5, {r1, r2, r8, r9, sl, pc}		
bhi	e3858 <SLCRL2cRamConfig+0xc3656>		
andeq	r8, r1, r2, lsl #28		
andeq	r0, r0, ip		
andeq	r1, r0, r4, lsl r4		
andseq	r9, r0, r4, lsr #19		
andeq	r0, r0, ip, lsl r0		
andeq	r0, r0, ip, lsr r0		
andeq	r1, r0, r4, lsl r4		
andseq	r9, r0, r0, asr #19		
andeq	r1, r0, ip, asr #3		
strthi	r0, [r4], #-3650	; 0xfffff1be	
strhi	r8, [r8], -r9, lsl #10		
stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}		
bhi	123890 <__undef_stack+0x9ff0>		
vmlahi.f64	d8, d2, d3		
stmdale	lr, {r0, sl, lr}		
orreq	r0, r0, r1, lsl #6		
eormi	r0, r4, #10, 28	; 0xa0	
cdpeq	4, 0, cr4, cr10, cr11, {0}		
movweq	r4, #45604	; 0xb224	
mcreq	4, 0, r0, cr10, cr10, {3}		
andeq	r4, fp, r4, lsr #4		
andeq	r0, r0, r8, lsl r0		
andeq	r1, r0, r4, lsl r4		
andseq	sl, r0, ip, lsl #23		
andeq	r0, r0, r8, lsr #32		
cdphi	14, 0, cr0, cr4, cr6, {2}		
cdpeq	12, 12, cr4, cr14, cr1, {0}		
andeq	r0, r0, r0		
andeq	r0, r0, ip, lsr #32		
andeq	r1, r0, r4, lsl r4		
		; <UNDEFINED> instruction	 0x0010abb4
andeq	r0, r0, r8, lsr #1		
strthi	r0, [r0], #-3650	; 0xfffff1be	
strhi	r8, [r7], -r8, lsl #10		
stmdahi	r5, {r1, r2, r8, r9, sl, pc}		
bhi	e38e8 <SLCRL2cRamConfig+0xc36e6>		
strmi	r8, [r1], #-3586	; 0xfffff1fe	
strmi	r8, [r9], #-14		
andeq	r8, r9, #917504	; 0xe0000	
eoreq	r0, r0, r8, asr #28		
andeq	r0, r0, ip		
		; <UNDEFINED> instruction	 0xffffffff
stcvc	0, cr0, [r2], {1}		
andeq	r0, sp, lr, lsl #24		
andeq	r0, r0, r8, lsl r0		
andeq	r1, r0, r4, ror #9		
andseq	sl, r0, ip, asr ip		
andeq	r0, r0, r0, asr #32		
tsthi	r0, #1056	; 0x420	
strhi	r8, [r3, #-1028]	; 0xfffffbfc	
andeq	r8, r1, r2, lsl #28		
andeq	r0, r0, ip		
		; <UNDEFINED> instruction	 0xffffffff
stcvc	0, cr0, [r2], {1}		
andeq	r0, sp, lr, lsl #24		
andeq	r0, r0, ip, lsl r0		
andeq	r1, r0, r0, lsl r5		
mulseq	r0, ip, ip		
ldrdeq	r0, [r0], -r8		
ldrhi	r0, [r8], #-3654	; 0xfffff1ba	
strhi	r8, [r5], -r6, lsl #10		
stmdahi	r3, {r2, r8, r9, sl, pc}		
andeq	r8, r1, r2, lsl #28		
andeq	r0, r0, ip		
		; <UNDEFINED> instruction	 0xffffffff
stcvc	0, cr0, [r2], {1}		
andeq	r0, sp, lr, lsl #24		
andeq	r0, r0, r4, lsl r0		
andeq	r1, r0, r0, asr #10		
andseq	sl, r0, r4, ror sp		
muleq	r0, r4, r0		
strhi	r0, [r8], #-3650	; 0xfffff1be	
andeq	r8, r1, r2, lsl #28		
andeq	r0, r0, ip		
		; <UNDEFINED> instruction	 0xffffffff
stcvc	0, cr0, [r2], {1}		
andeq	r0, sp, lr, lsl #24		
andeq	r0, r0, r8, lsl r0		
andeq	r1, r0, r8, ror #10		
andseq	sl, r0, r8, lsl #28		
andeq	r0, r0, r8, lsr r0		
tsthi	r0, #1056	; 0x420	
strhi	r8, [r3, #-1028]	; 0xfffffbfc	
andeq	r8, r1, r2, lsl #28		
andeq	r0, r0, ip		
		; <UNDEFINED> instruction	 0xffffffff
stcvc	0, cr0, [r2], {1}		
andeq	r0, sp, lr, lsl #24		
andeq	r0, r0, r0, lsr #32		
muleq	r0, r4, r5		
andseq	sl, r0, r0, asr #28		
strdeq	r0, [r0], -r4		
ldrhi	r0, [r0], #-3656	; 0xfffff1b8	
strhi	r8, [r3], -r4, lsl #10		
andeq	r8, r1, #2, 28		
strgt	r0, [r0], #-3694	; 0xfffff192	
sbceq	ip, lr, r5, asr #13		
andeq	r0, r0, ip		
muleq	r0, r4, r5		
andseq	sl, r0, r4, lsr pc		
andeq	r0, r0, r4, lsl r0		
andeq	r0, r0, ip		
		; <UNDEFINED> instruction	 0xffffffff
stcvc	0, cr0, [r2], {1}		
andeq	r0, sp, lr, lsl #24		
andeq	r0, r0, r0, lsr r0		
ldrdeq	r1, [r0], -r8		
andseq	sl, r0, r8, asr #30		
andeq	r0, r0, r0, asr #2		
ldrhi	r0, [r8], #-3652	; 0xfffff1bc	
strhi	r8, [r5], -r6, lsl #10		
stmdahi	r3, {r2, r8, r9, sl, pc}		
bmi	64e14 <SLCRL2cRamConfig+0x44c12>		
andvc	r2, r2, #14		
andsmi	r0, r8, #10, 28	; 0xa0	
cdpeq	8, 0, cr4, cr10, cr11, {0}		
andpl	r4, fp, #24, 4	; 0x80000001	
andeq	r1, r0, lr, lsl #16		
andeq	r0, r0, r0, lsr #32		
ldrdeq	r1, [r0], -r8		
andseq	fp, r0, r8, lsl #1		
andeq	r0, r0, r8, asr #32		
ldrhi	r0, [r0], #-3654	; 0xfffff1ba	
strhi	r8, [r3], -r4, lsl #10		
stcpl	14, cr8, [r1], {2}		
strbgt	ip, [r5], #1742	; 0x6ce	
andeq	r0, r0, lr		
andeq	r0, r0, ip		
		; <UNDEFINED> instruction	 0xffffffff
stcvc	0, cr0, [r2], {1}		
andeq	r0, sp, lr, lsl #24		
andeq	r0, r0, r8, lsl r0		
andeq	r1, r0, r0, asr #12		
ldrsbeq	fp, [r0], -r0		
andeq	r0, r0, ip, lsr r0		
tsthi	r0, #1056	; 0x420	
strhi	r8, [r3, #-1028]	; 0xfffffbfc	
andeq	r8, r1, r2, lsl #28		
andeq	r0, r0, ip		
		; <UNDEFINED> instruction	 0xffffffff
stcvc	0, cr0, [r2], {1}		
andeq	r0, sp, lr, lsl #24		
andeq	r0, r0, r4, asr r0		
andeq	r1, r0, ip, ror #12		
andseq	fp, r0, ip, lsl #2		
andeq	r0, r0, r8, lsr #9		
strthi	r0, [r4], #-3658	; 0xfffff1b6	
strhi	r8, [r8], -r9, lsl #10		
stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}		
bhi	123ab4 <__undef_stack+0xa214>		
vmlahi.f64	d8, d2, d3		
andcc	r4, lr, r1, lsl #8		
vmlaeq.f32	s8, s20, s4		
strpl	r4, [fp], -r4, lsr #4		
strbgt	r0, [r4, #14]		
stmibgt	r8, {r1, r2, r6, r7, r8, r9, sl, lr, pc}^		
strbmi	ip, [lr], #3018	; 0xbca	
stmibeq	r4, {r1, r2, r3, ip, sp}		
streq	r0, [r6, r5, lsl #17]		
streq	r0, [r8, #1671]	; 0x687	
orreq	r0, sl, #-1996488704	; 0x89000000	
orreq	r0, lr, fp, lsl #5		
cdpeq	0, 0, cr6, cr10, cr2, {0}		
andeq	r4, fp, r4, lsr #4		
andeq	r0, r0, ip		
		; <UNDEFINED> instruction	 0xffffffff
stcvc	0, cr0, [r2], {1}		
andeq	r0, sp, lr, lsl #24		
andeq	r0, r0, r8, lsl r0		
ldrdeq	r1, [r0], -r4		
		; <UNDEFINED> instruction	 0x0010b5b4
andeq	r0, r0, r8, lsr r0		
tsthi	r0, #1056	; 0x420	
strhi	r8, [r3, #-1028]	; 0xfffffbfc	
andeq	r8, r1, r2, lsl #28		
andeq	r0, r0, ip		
		; <UNDEFINED> instruction	 0xffffffff
stcvc	0, cr0, [r2], {1}		
andeq	r0, sp, lr, lsl #24		
andeq	r0, r0, r8, lsl r0		
andeq	r1, r0, r0, lsl #14		
andseq	fp, r0, ip, ror #11		
andeq	r0, r0, r0, asr #32		
tsthi	r0, #1056	; 0x420	
strhi	r8, [r3, #-1028]	; 0xfffffbfc	
andeq	r8, r1, r2, lsl #28		
andeq	r0, r0, ip		
		; <UNDEFINED> instruction	 0xffffffff
stcvc	0, cr0, [r2], {1}		
andeq	r0, sp, lr, lsl #24		
andeq	r0, r0, r8, lsl r0		
andeq	r1, r0, ip, lsr #14		
andseq	fp, r0, ip, lsr #12		
andeq	r0, r0, ip, lsr #2		
ldrhi	r0, [r0], #-3652	; 0xfffff1bc	
strhi	r8, [r3], -r4, lsl #10		
andeq	r8, r1, r2, lsl #28		
andeq	r0, r0, ip		
		; <UNDEFINED> instruction	 0xffffffff
stcvc	0, cr0, [r2], {1}		
andeq	r0, sp, lr, lsl #24		
andeq	r0, r0, r8, lsl r0		
andeq	r1, r0, r8, asr r7		
andseq	fp, r0, r8, asr r7		
andeq	r0, r0, r0, asr #32		
tsthi	r0, #1056	; 0x420	
strhi	r8, [r3, #-1028]	; 0xfffffbfc	
andeq	r8, r1, r2, lsl #28		
andeq	r0, r0, ip		
		; <UNDEFINED> instruction	 0xffffffff
stcvc	0, cr0, [r2], {1}		
andeq	r0, sp, lr, lsl #24		
andeq	r0, r0, r0, asr #32		
andeq	r1, r0, r4, lsl #15		
mulseq	r0, r8, r7		
andeq	r0, r0, r8, ror #10		
strthi	r0, [r4], #-3650	; 0xfffff1be	
strhi	r8, [r8], -r9, lsl #10		
stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}		
bhi	123bcc <__undef_stack+0xa32c>		
vmlahi.f64	d8, d2, d3		
andcc	r4, lr, r1, lsl #8		
cdpeq	14, 0, cr4, cr10, cr2, {0}		
movweq	r4, #45604	; 0xb224	
mcreq	1, 0, r0, cr10, cr6, {3}		
blgt	ff392060 <LRemap+0x1392051>		
strbgt	ip, [r8, sl, asr #19]		
cdpeq	5, 12, cr12, cr4, cr6, {6}		
andeq	r4, fp, r0, lsl #4		
andeq	r0, r0, ip		
		; <UNDEFINED> instruction	 0xffffffff
stcvc	0, cr0, [r2], {1}		
andeq	r0, sp, lr, lsl #24		
andeq	r0, r0, r8, lsl r0		
ldrdeq	r1, [r0], -r8		
andseq	fp, r0, r0, lsl #26		
andeq	r0, r0, r4, lsr #2		
ldrhi	r0, [r0], #-3650	; 0xfffff1be	
strhi	r8, [r3], -r4, lsl #10		
andeq	r8, r1, r2, lsl #28		
andeq	r0, r0, ip		
ldrdeq	r1, [r0], -r8		
andseq	fp, r0, r4, lsr #28		
andeq	r0, r0, r8, lsl r0		
andeq	r0, r0, ip		
		; <UNDEFINED> instruction	 0xffffffff
stcvc	0, cr0, [r2], {1}		
andeq	r0, sp, lr, lsl #24		
andeq	r0, r0, r4, lsr #32		
andeq	r1, r0, r4, lsl r8		
andseq	fp, r0, ip, lsr lr		
andeq	r0, r0, ip, lsl #1		
ldrhi	r0, [r8], #-3650	; 0xfffff1be	
strhi	r8, [r5], -r6, lsl #10		
stmdahi	r3, {r2, r8, r9, sl, pc}		
strmi	r8, [r1], #-3586	; 0xfffff1fe	
beq	1a0d884 <__undef_stack+0x18f3fe4>		
bleq	1087888 <__undef_stack+0xf6dfe8>		
andeq	r0, r0, r4, lsr #32		
andeq	r1, r0, r4, lsl r8		
andseq	fp, r0, r8, asr #29		
muleq	r0, r4, r0		
ldrhi	r0, [r8], #-3650	; 0xfffff1be	
strhi	r8, [r5], -r6, lsl #10		
stmdahi	r3, {r2, r8, r9, sl, pc}		
stmdami	r1, {r1, r9, sl, fp, pc}		
beq	1a0d8ac <__undef_stack+0x18f400c>		
bleq	10878b0 <__undef_stack+0xf6e010>		
andeq	r0, r0, ip		
		; <UNDEFINED> instruction	 0xffffffff
stcvc	0, cr0, [r2], {1}		
andeq	r0, sp, lr, lsl #24		
andeq	r0, r0, ip		
andeq	r1, r0, r4, ror r8		
andseq	fp, r0, ip, asr pc		
andeq	r0, r0, r8, lsr #32		
andeq	r0, r0, r4, lsr #32		
andeq	r1, r0, r4, ror r8		
andseq	fp, r0, r4, lsl #31		
andeq	r0, r0, r8, asr #32		
ldrhi	r0, [r8], #-3652	; 0xfffff1bc	
strhi	r8, [r5], -r6, lsl #10		
stmdahi	r3, {r2, r8, r9, sl, pc}		
strmi	r8, [r1], #-3586	; 0xfffff1fe	
cdpeq	0, 5, cr2, cr10, cr14, {0}		
andeq	r0, r0, r8, lsl r0		
andeq	r0, r0, ip		
		; <UNDEFINED> instruction	 0xffffffff
stcvc	0, cr0, [r2], {1}		
andeq	r0, sp, lr, lsl #24		
andeq	r0, r0, ip		
		; <UNDEFINED> instruction	 0x000018bc
andseq	fp, r0, ip, asr #31		
andeq	r0, r0, r4		
andeq	r0, r0, ip		
		; <UNDEFINED> instruction	 0xffffffff
stcvc	0, cr0, [r2], {1}		
andeq	r0, sp, lr, lsl #24		
andeq	r0, r0, ip		
ldrdeq	r1, [r0], -ip		
		; <UNDEFINED> instruction	 0x0010bfd0
andeq	r0, r0, ip, lsr r0		
andeq	r0, r0, ip		
		; <UNDEFINED> instruction	 0xffffffff
stcvc	0, cr0, [r2], {1}		
andeq	r0, sp, lr, lsl #24		
andeq	r0, r0, ip		
strdeq	r1, [r0], -ip		
andseq	ip, r0, ip		
andeq	r0, r0, r8		
andeq	r0, r0, ip		
		; <UNDEFINED> instruction	 0xffffffff
stcvc	0, cr0, [r2], {1}		
andeq	r0, sp, lr, lsl #24		
andeq	r0, r0, ip		
andeq	r1, r0, ip, lsl r9		
andseq	ip, r0, r4, lsl r0		
andeq	r0, r0, r0, lsl r0		
andeq	r0, r0, ip		
		; <UNDEFINED> instruction	 0xffffffff
stcvc	0, cr0, [r2], {1}		
andeq	r0, sp, lr, lsl #24		
andeq	r0, r0, ip		
andeq	r1, r0, ip, lsr r9		
andseq	ip, r0, r4, lsr #32		
andeq	r0, r0, r8		
andeq	r0, r0, ip		
andeq	r1, r0, ip, lsr r9		
andseq	ip, r0, ip, lsr #32		
andeq	r0, r0, r8		
andeq	r0, r0, ip		
		; <UNDEFINED> instruction	 0xffffffff
stcvc	0, cr0, [r2], {1}		
andeq	r0, sp, lr, lsl #24		
andeq	r0, r0, r4, lsl r0		
andeq	r1, r0, ip, ror #18		
andseq	ip, r0, r4, lsr r0		
andeq	r0, r0, r8, lsl r0		
movwhi	r0, #36418	; 0x8e42	
andeq	r8, r1, r2, lsl #28		
andeq	r0, r0, r4, lsl r0		
andeq	r1, r0, ip, ror #18		
andseq	ip, r0, ip, asr #32		
andeq	r0, r0, r8, lsl r0		
movwhi	r0, #36418	; 0x8e42	
andeq	r8, r1, r2, lsl #28		
andeq	r0, r0, ip		
		; <UNDEFINED> instruction	 0xffffffff
stcvc	0, cr0, [r2], {1}		
andeq	r0, sp, lr, lsl #24		
andeq	r0, r0, r8, lsl r0		
andeq	r1, r0, ip, lsr #19		
andseq	ip, r0, r4, rrx		
andeq	r0, r0, ip, asr #32		
ldrhi	r0, [r0], #-3650	; 0xfffff1be	
strhi	r8, [r3], -r4, lsl #10		
andeq	r8, r1, r2, lsl #28		
andeq	r0, r0, r8, lsl r0		
andeq	r1, r0, ip, lsr #19		
ldrheq	ip, [r0], -r0		
andeq	r0, r0, ip, asr #32		
ldrhi	r0, [r0], #-3650	; 0xfffff1be	
strhi	r8, [r3], -r4, lsl #10		
andeq	r8, r1, r2, lsl #28		
andeq	r0, r0, ip		
		; <UNDEFINED> instruction	 0xffffffff
stcvc	0, cr0, [r2], {1}		
andeq	r0, sp, lr, lsl #24		
andeq	r0, r0, r8, lsl r0		
strdeq	r1, [r0], -r4		
ldrsheq	ip, [r0], -ip	; <UNPREDICTABLE>	
andeq	r0, r0, r0, asr r0		
ldrhi	r0, [r0], #-3650	; 0xfffff1be	
strhi	r8, [r3], -r4, lsl #10		
andeq	r8, r1, r2, lsl #28		
andeq	r0, r0, r8, lsl r0		
strdeq	r1, [r0], -r4		
andseq	ip, r0, ip, asr #2		
andeq	r0, r0, r0, asr r0		
ldrhi	r0, [r0], #-3650	; 0xfffff1be	
strhi	r8, [r3], -r4, lsl #10		
andeq	r8, r1, r2, lsl #28		
andeq	r0, r0, ip		
		; <UNDEFINED> instruction	 0xffffffff
stcvc	0, cr0, [r2], {1}		
andeq	r0, sp, lr, lsl #24		
andeq	r0, r0, ip		
andeq	r1, r0, ip, lsr sl		
mulseq	r0, ip, r1		
andeq	r0, r0, r0, lsl r0		
andeq	r0, r0, ip		
		; <UNDEFINED> instruction	 0xffffffff
stcvc	0, cr0, [r2], {1}		
andeq	r0, sp, lr, lsl #24		
andeq	r0, r0, ip		
andeq	r1, r0, ip, asr sl		
andseq	ip, r0, ip, lsr #3		
andeq	r0, r0, ip		
andeq	r0, r0, ip		
		; <UNDEFINED> instruction	 0xffffffff
stcvc	0, cr0, [r2], {1}		
andeq	r0, sp, lr, lsl #24		
andeq	r0, r0, ip		
andeq	r1, r0, ip, ror sl		
		; <UNDEFINED> instruction	 0x0010c1b8
andeq	r0, r0, r0, lsl r0		
andeq	r0, r0, ip		
		; <UNDEFINED> instruction	 0xffffffff
stcvc	0, cr0, [r2], {1}		
andeq	r0, sp, lr, lsl #24		
andeq	r0, r0, r0, lsr #32		
muleq	r0, ip, sl		
andseq	ip, r0, r8, asr #3		
andeq	r0, r0, r0, lsr r0		
ldrhi	r0, [r0], #-3650	; 0xfffff1be	
strhi	r8, [r3], -r4, lsl #10		
strpl	r8, [r1], #-3586	; 0xfffff1fe	
strbgt	ip, [r5], #1742	; 0x6ce	
andeq	r0, r0, lr		
andeq	r0, r0, r8, lsl r0		
muleq	r0, ip, sl		
		; <UNDEFINED> instruction	 0x0010c1f8
andeq	r0, r0, ip, lsr #32		
tsthi	r0, #1056	; 0x420	
strhi	r8, [r3, #-1028]	; 0xfffffbfc	
andeq	r8, r1, r2, lsl #28		
andeq	r0, r0, ip, lsl r0		
muleq	r0, ip, sl		
andseq	ip, r0, r4, lsr #4		
muleq	r0, r0, r0		
strhi	r0, [r8], #-3650	; 0xfffff1be	
andeq	r8, r1, #2, 28		
cdpeq	14, 12, cr12, cr4, cr4, {2}		
andeq	r0, r0, r0		
andeq	r0, r0, ip		
		; <UNDEFINED> instruction	 0xffffffff
stcvc	0, cr0, [r1], {1}		
andeq	r0, sp, lr, lsl #24		
andeq	r0, r0, ip		
andeq	r1, r0, ip, lsl #22		
		; <UNDEFINED> instruction	 0x0010c2b4
andeq	r0, r0, r0, lsr #4		
andeq	r0, r0, ip		
		; <UNDEFINED> instruction	 0xffffffff
stcvc	0, cr0, [r1], {1}		
andeq	r0, sp, lr, lsl #24		
andeq	r0, r0, r4, lsl r0		
andeq	r1, r0, ip, lsr #22		
		; <UNDEFINED> instruction	 0x0010c4f4
andeq	r0, r0, ip, lsr r0		
cdpeq	14, 0, cr8, cr3, cr8, {3}		
andeq	r0, r0, r0, lsl r0		
andeq	r0, r0, ip		
		; <UNDEFINED> instruction	 0xffffffff
stcvc	0, cr0, [r2], {1}		
andeq	r0, sp, lr, lsl #24		
andeq	r0, r0, ip, lsl r0		
andeq	r1, r0, r4, asr fp		
andseq	ip, r0, r0, lsr r5		
andeq	r0, r0, ip, lsr r0		
ldrhi	r0, [r8], #-3650	; 0xfffff1be	
strhi	r8, [r5], -r6, lsl #10		
stmdahi	r3, {r2, r8, r9, sl, pc}		
andeq	r8, r1, r2, lsl #28		
andeq	r0, r0, r0, lsr #32		
andeq	r1, r0, r4, asr fp		
andseq	ip, r0, ip, ror #10		
andeq	r0, r0, ip, lsr r0		
teqhi	r0, #1056	; 0x420	
strhi	r8, [r7, #-1032]	; 0xfffffbf8	
strhi	r8, [r5, -r6, lsl #12]		
stmdbhi	r3, {r2, fp, pc}		
andeq	r8, r1, r2, lsl #28		
andeq	r0, r0, ip		
		; <UNDEFINED> instruction	 0xffffffff
stcvc	0, cr0, [r2], {1}		
andeq	r0, sp, lr, lsl #24		
andeq	r0, r0, r0, lsr #32		
andeq	r1, r0, r8, lsr #23		
andseq	ip, r0, r8, lsr #11		
andeq	r0, r0, r8, lsr #3		
ldrhi	r0, [ip], #-3652	; 0xfffff1bc	
strhi	r8, [r6], -r7, lsl #10		
stmdahi	r4, {r0, r2, r8, r9, sl, pc}		
cdphi	9, 0, cr8, cr2, cr3, {0}		
andeq	r0, r0, r1		
andeq	r0, r0, ip		
		; <UNDEFINED> instruction	 0xffffffff
stcvc	0, cr0, [r2], {1}		
andeq	r0, sp, lr, lsl #24		
andeq	r0, r0, r4, lsr #32		
ldrdeq	r1, [r0], -ip		
andseq	ip, r0, r0, asr r7		
andeq	r0, r0, r0, lsr #2		
strhi	r0, [r8], #-3654	; 0xfffff1ba	
andeq	r8, r1, #8388608	; 0x800000	
strbgt	r0, [r5], #2670	; 0xa6e	
bleq	1081c48 <__undef_stack+0xf683a8>		
mcreq	4, 6, ip, cr5, cr0, {2}		
andeq	r0, r0, r0		
andeq	r0, r0, r0		
andeq	r0, r0, r8, lsl r0		
ldmdane	r0, {r0}^		
strcc	r0, [r0], #-0		
mrseq	r0, (UNDEF	 0)	
eorseq	r5, r4, r0, lsl #8		
subeq	r0, r4, r0		
andeq	r0, r4, r0		
svcls	0x005001f3		
andeq	r0, r0, r4, lsl r0		
andeq	r0, r0, r8, lsl r0		
ldmdane	r0, {r0}^		
strcc	r0, [r0], #-0		
mrseq	r0, (UNDEF	 0)	
eorseq	r5, r4, r0, lsl #8		
subeq	r0, r4, r0		
andeq	r0, r4, r0		
svcls	0x005001f3		
andeq	r0, r0, r8, lsr #32		
andeq	r0, r0, r4, lsr r0		
ldrbcc	r0, [r4], #-1		
strmi	r0, [r0], #-0		
streq	r0, [r0], #-0		
andpl	pc, r1, r0, lsl #6		
muleq	r0, pc, r0	; <UNPREDICTABLE>	
andeq	r0, r0, r0		
andeq	r4, r0, r0, lsl #8		
andeq	r6, r0, r0		
andpl	r0, r0, r0, lsl #2		
andeq	r0, r0, r0, rrx		
muleq	r0, r4, r0		
subseq	r0, r0, r1		
andeq	r0, r0, r0		
strmi	r0, [r0], #-0		
stcpl	0, cr0, [r0], {-0}		
mrseq	r0, (UNDEF	 0)	
subseq	r5, ip, r0, lsl #2		
addseq	r0, r4, r0		
andeq	r0, r4, r0		
svcls	0x005101f3		
andeq	r0, r0, ip, asr r0		
andeq	r0, r0, r8, lsl #1		
subseq	r0, r1, r1		
andeq	r0, r0, r0		
strls	r0, [r0], #-0		
andgt	r0, r0, r0		
mrseq	r0, (UNDEF	 0)	
sbceq	r5, r0, r0		
sbceq	r0, r7, r0		
andeq	r0, r1, r0		
andeq	ip, r0, r1, asr r7		
andeq	sp, r0, r0, lsl #8		
vshl.u8	d0, d0, d0		
addseq	r5, pc, r1		
andeq	r0, r0, r0		
stmdage	r0, {}	; <UNPREDICTABLE>	
andgt	r0, r0, r0		
mrseq	r0, (UNDEF	 0)	
sbceq	r5, r0, r0		
sbceq	r0, r7, r0		
andeq	r0, r1, r0		
andeq	ip, r0, r1, asr r7		
andeq	sp, r0, r0, lsl #8		
vshl.u8	d0, d0, d0		
addseq	r5, pc, r1		
andeq	r0, r0, r0		
stclt	0, cr0, [r0], {-0}		
andgt	r0, r0, r0		
mrseq	r0, (UNDEF	 0)	
sbceq	r5, r0, r0		
sbceq	r0, r7, r0		
andeq	r0, r1, r0		
andeq	ip, r0, r1, asr r7		
andeq	sp, r0, r0, lsl #8		
vshl.u8	d0, d0, d0		
addseq	r5, pc, r1		
andeq	r0, r0, r0		
strle	r0, [r0], #-0		
stc	0, cr0, [r0], {-0}		
mrseq	r0, (UNDEF	 0)	
rsceq	r5, ip, r0		
mrseq	r0, (UNDEF	 8)	
andeq	r0, r1, r0		
andeq	r0, r1, r4, asr r8		
andeq	r1, r1, r0, lsl #16		
vshl.u8	d0, d0, d0		
addseq	r5, pc, r1		
andeq	r0, r0, r0		
stmda	r0, {}	; <UNPREDICTABLE>	
stc	0, cr0, [r0], {-0}		
mrseq	r0, (UNDEF	 0)	
rsceq	r5, ip, r0		
mrseq	r0, (UNDEF	 8)	
andeq	r0, r1, r0		
andeq	r0, r1, r4, asr r8		
andeq	r1, r1, r0, lsl #16		
vshl.u8	d0, d0, d0		
addseq	r5, pc, r1		
andeq	r0, r0, r0		
stc2	0, cr0, [r0], {-0}		
stmdaeq	r0, {}	; <UNPREDICTABLE>	
tsteq	r0, r1		
tsteq	r8, r0, lsl #8		
tsteq	r8, r0		
andeq	r0, r4, r0		
svcls	0x005001f3		
andeq	r0, r0, r8, lsl r1		
andeq	r0, r0, r8, lsr r1		
ldmdacc	r0, {r0}^		
andvc	r0, r0, r1		
tsteq	r0, r1		
andeq	r5, r0, r0		
andeq	r0, r0, r0		
tsteq	r8, r0		
teqeq	r0, r0		
andeq	r0, r1, r0		
andeq	r3, r1, r1, asr r0		
andeq	r7, r1, r0		
vshl.u8	d0, d0, d0		
addseq	r5, pc, r1, lsl #2		
andeq	r0, r0, r0		
andcc	r0, r0, r0		
strvs	r0, [r0], #-1		
tsteq	r0, r1		
andeq	r5, r0, r0, lsl #2		
andeq	r0, r0, r0		
		; <UNDEFINED> instruction	 0x01a40000
bicseq	r0, r4, r0		
andeq	r0, r1, r0		
andeq	r0, r0, r4, asr r0		
andeq	r0, r0, r0		
andeq	lr, r1, r0, lsl #24		
andeq	pc, r1, r0		
andvc	r0, r0, #0, 12		
tstcs	r0, r0, lsl #28		
muleq	r1, pc, r0	; <UNPREDICTABLE>	
andeq	r0, r2, r0, lsl #8		
stfpls	f0, [r0], {-0}		
andeq	r0, r0, r8, lsr #3		
		; <UNDEFINED> instruction	 0x000001b0
subslt	r0, r0, r1		
stmdalt	r0, {r0}		
streq	r0, [r0, #-1]		
strcc	r7, [r0, -r0]		
		; <UNDEFINED> instruction	 0x01b89f24
		; <UNDEFINED> instruction	 0x01bf0000
andeq	r0, r1, r0		
andeq	fp, r1, r0, asr pc		
andeq	sp, r1, r0, lsl #8		
strvc	r0, [r0], #-3328	; 0xfffff300	
strbtcs	r0, [lr], #2304	; 0x900	
msrcs	CPSR_sc, #9216	; 0x2400	
svcls	0x00243701		
		; <UNDEFINED> instruction	 0x000001b4
andeq	r0, r0, r8, asr #3		
rsbseq	r0, r4, r7		
strteq	r1, [r3], #-2615	; 0xfffff5c9	
muleq	r1, pc, r8	; <UNPREDICTABLE>	
andeq	sp, r1, r0, lsl #16		
movwpl	r0, #256	; 0x100	
andeq	r0, r0, r0, ror #3		
andeq	r0, r0, r4, lsl #4		
ldrbeq	r0, [lr], #-1		
stmdaeq	r0, {r1}		
streq	r0, [r0, #-2]		
cfcpysmi	mvf7, mvf1		
andeq	r9, r8, #36, 30	; 0x90	
andseq	r0, ip, #0		
andeq	r0, r5, r0		
strbcs	r0, [lr], #-116	; 0xffffff8c	
muleq	r0, pc, r0	; <UNPREDICTABLE>	
andeq	r0, r0, r0		
andeq	lr, r1, r0		
andeq	r1, r2, r0, lsl #24		
strpl	r0, [r0], #-256	; 0xffffff00	
ldrdeq	r0, [r0], -r8		
andeq	r0, r0, ip, ror #3		
svcls	0x00300002		
andeq	r0, r0, ip, ror #3		
andeq	r0, r0, r4, lsl #4		
ldrbeq	r0, [r2], #-1		
stcne	0, cr0, [r0], {2}		
andeq	r0, r0, #2		
addseq	r3, pc, r0		
andeq	r0, r0, r0		
and	r0, r0, r0		
stc	0, cr0, [r0], {1}		
andeq	r0, r0, #1		
ldc	0, cr3, [pc], {0}		
		; <UNDEFINED> instruction	 0xf8000001
tsteq	r0, r1		
mvnseq	r5, r0, lsl #6		
mvnseq	r0, r0		
andeq	r0, r3, r0		
ldc2	15, cr7, [pc], {115}	; 0x73	
streq	r0, [r0], #-1		
tsteq	r0, r2		
andeq	r5, r0, r0, lsl #6		
andeq	r0, r0, r0		
eoreq	r0, r4, #0		
eorseq	r0, r0, #0		
andeq	r0, r1, r0		
andeq	r3, r2, r4, asr r0		
andeq	r3, r2, r0, lsl #8		
strvc	r0, [r0], #-1280	; 0xfffffb00	
svcls	0x00213400		
andeq	r0, r0, r4, lsr r2		
andeq	r0, r0, ip, lsr r2		
subseq	r0, r4, r1		
andeq	r0, r0, r0		
strcs	r0, [r0], #-0		
strcc	r0, [r0], #-2		
tsteq	r0, r2		
andeq	r5, r0, r0, lsl #8		
andeq	r0, r0, r0		
eorseq	r0, ip, #0		
subeq	r0, r8, #0		
andeq	r0, r1, r0		
andeq	r4, r2, r0, asr r8		
andeq	r5, r2, r0, lsl #8		
vshl.u8	d0, d0, d0		
addseq	r5, pc, r1		
andeq	r0, r0, r0		
strpl	r0, [r0], #-0		
strvc	r0, [r0], #-2		
tsteq	r0, r2		
rsbseq	r5, r4, #0		
addseq	r0, ip, #0		
andeq	r0, r1, r0		
andeq	r0, r0, r0, asr r0		
andeq	r0, r0, r0		
andeq	r5, r2, r0, lsl #8		
andeq	r6, r2, r0, lsl #24		
mrspl	r0, (UNDEF	 16)	
andeq	r0, r0, ip, ror #4		
muleq	r0, ip, r2		
mvnseq	r0, r4		
andeq	r9, r0, r1, asr pc		
andeq	r0, r0, r0		
rsbeq	r0, ip, #0		
addseq	r0, r0, #0		
andeq	r0, r1, r0		
andeq	r0, r0, r1, asr r0		
andeq	r0, r0, r0		
andeq	fp, r2, r0, lsl #16		
andeq	lr, r2, r0, lsl #16		
strpl	r0, [r0], #-256	; 0xffffff00	
andeq	r0, r0, r0, lsl #6		
andeq	r0, r0, r4, lsl #6		
rsbseq	r0, r2, r6		
svcls	0x0021007e		
andeq	r0, r0, r4, lsl #6		
andeq	r0, r0, r8, lsl r3		
subseq	r0, ip, r1		
andeq	r0, r0, r0		
stclt	0, cr0, [r0], {-0}		
strgt	r0, [r0], #-2		
tsteq	r0, r2		
sbceq	r5, r4, #0		
sbceq	r0, ip, #0		
andeq	r0, r5, r0		
ldrtcs	r0, [r7], #-112	; 0xffffff90	
muleq	r2, pc, ip	; <UNPREDICTABLE>	
andeq	sp, r2, r0, lsl #6		
andpl	r0, r0, r0, lsl #2		
ldrdeq	r0, [r0], -r3		
andeq	r0, r0, r8, ror #5		
rsbseq	r0, r4, sp		
stmdbeq	r4!, {r0, r3, r9, sl, fp, sp, lr, pc}		
strdeq	r2, [r3, -fp]!		
addseq	r2, pc, r7, lsr r4	; <UNPREDICTABLE>	
andeq	r0, r0, r0		
stmdagt	r0, {}	; <UNPREDICTABLE>	
stcle	0, cr0, [r0], {2}		
streq	r0, [r0, -r2]		
strcc	r7, [r0, -r0, lsl #8]		
svcls	0x0004231a		
ldrdeq	r0, [r0], -ip		
andeq	r0, r0, ip, ror #5		
subseq	r0, r3, r1		
andeq	r0, r0, r0		
vst4.8	{d0-d3}, [r0], r0		
stmdane	r0, {r1}		
tsteq	r0, r3		
tsteq	r8, #0, 28		
tsteq	ip, #0		
andeq	r0, r5, r0		
strbcs	r0, [lr], #-372	; 0xfffffe8c	
muleq	r3, pc, ip	; <UNPREDICTABLE>	
andeq	r3, r3, r0		
strvc	r0, [r0], #-1280	; 0xfffffb00	
svcls	0x00244e00		
strdeq	r0, [r0], -r4		
andeq	r0, r0, r0, lsr r3		
subseq	r0, r4, r1		
andeq	r0, r0, r0		
stc	0, cr0, [r0], {-0}		
andeq	r0, r0, r2		
andeq	r0, r0, #3		
addseq	r3, pc, r0		
stmdane	r0, {r0, r1}		
tsteq	r0, r3		
tsteq	r8, #0, 4		
teqeq	r0, #0		
andeq	r0, r2, r0		
andeq	r9, r0, r0, lsr pc		
andeq	r0, r0, r0		
rscseq	r0, r4, #0		
movweq	r0, #0		
andeq	r0, r2, r0		
movweq	r9, #3888	; 0xf30	
movweq	r0, #49152	; 0xc000	
andeq	r0, r1, r0		
andeq	r0, r3, r3, asr ip		
andeq	r1, r3, r0		
movwvc	r0, #768	; 0x300	
tsteq	r0, #508	; 0x1fc	
tsteq	r8, #0		
andeq	r0, r1, r0		
andeq	r0, r0, r3, asr r0		
andeq	r0, r0, r0		
andeq	r3, r3, r0, lsl #24		
andeq	r4, r3, r0		
movwvc	r0, #1536	; 0x600	
bne	ffec2968 <LRemap+0x1ec2959>		
muleq	r3, pc, r0	; <UNPREDICTABLE>	
andeq	r4, r3, r0, lsl #16		
movwpl	r0, #256	; 0x100	
andeq	r0, r0, ip, lsr r3		
andeq	r0, r0, r0, asr #6		
subseq	r0, r3, r1		
andeq	r0, r0, r0		
stmdami	r0, {}	; <UNPREDICTABLE>	
strpl	r0, [r0], #-3		
tsteq	r0, r3		
cmpeq	r4, #0		
cmneq	r0, #0		
andeq	r0, r4, r0		
svcls	0x005001f3		
andeq	r0, r0, r0, ror #6		
andeq	r0, r0, r0, lsl #7		
subshi	r0, r0, r1		
stmdage	r0, {r0, r1}		
tsteq	r0, r3		
andeq	r5, r0, r0		
andeq	r0, r0, r0		
cmneq	r0, #0		
cmneq	r8, #0		
andeq	r0, r1, r0		
andeq	r7, r3, r1, asr r8		
andeq	sl, r3, r0, lsl #16		
vshl.u8	d0, d0, d0		
addseq	r5, pc, r1, lsl #2		
andeq	r0, r0, r0		
stmdavc	r0, {}	; <UNPREDICTABLE>	
stcls	0, cr0, [r0], {3}		
tsteq	r0, r3		
andeq	r5, r0, r0, lsl #2		
andeq	r0, r0, r0		
		; <UNDEFINED> instruction	 0x03a80000
		; <UNDEFINED> instruction	 0x03b40000
andeq	r0, r1, r0		
andeq	fp, r3, r0, asr r4		
andeq	ip, r3, r0		
vshl.u8	d0, d0, d0		
addseq	r5, pc, r1		
andeq	r0, r0, r0		
strgt	r0, [r0], #-0		
andle	r0, r0, r3		
tsteq	r0, r3		
bicseq	r5, r0, #0, 6		
bicseq	r0, r4, #0		
andeq	r0, r7, r0		
andeq	r0, sl, r3, ror r0		
ldrle	r2, [pc], #272	; 640 <_ABORT_STACK_SIZE+0x240>	
stcle	0, cr0, [r0], {3}		
tsteq	r0, r3		
andeq	r5, r0, r0, lsl #6		
andeq	r0, r0, r0		
biceq	r0, r4, #0		
bicseq	r0, r4, #0		
andeq	r0, r1, r0		
andeq	r0, r0, r3, asr r0		
andeq	r0, r0, r0		
andeq	lr, r3, r0, lsl #24		
andeq	pc, r3, r0		
movwvc	r0, #1792	; 0x700	
svc	0x00ff0b00		
mvnseq	r9, #26, 30	; 0x68	
mvnseq	r0, #0		
andeq	r0, r1, r0		
andeq	r0, r0, r3, asr r0		
andeq	r0, r0, r0		
andeq	lr, r3, r0, lsl #24		
andeq	pc, r3, r0		
movwpl	r0, #256	; 0x100	
andeq	r0, r0, r0, lsl r4		
andeq	r0, r0, ip, lsl r4		
mrrcne	0, 0, r0, r0, cr1	; <UNPREDICTABLE>	
stmdacs	r0, {r2}		
streq	r0, [r0], #-4		
andpl	pc, r1, r0, lsl #6		
muleq	r0, pc, r0	; <UNPREDICTABLE>	
andeq	r0, r0, r0		
andeq	r2, r4, r0, lsl #16		
andeq	r4, r4, r0, lsl #16		
andpl	r0, r0, r0, lsl #2		
andeq	r0, r0, r8, asr #8		
andeq	r0, r0, r0, ror r4		
subseq	r0, r0, r1		
andeq	r0, r0, r0		
stmdacs	r0, {}	; <UNPREDICTABLE>	
andmi	r0, r0, r4		
tsteq	r0, r4		
strbeq	r5, [r0], #-256	; 0xffffff00	
ldrbteq	r0, [r0], #-0		
andeq	r0, r4, r0		
svcls	0x005101f3		
andeq	r0, r0, r0, asr #8		
andeq	r0, r0, r4, ror #8		
subseq	r0, r1, r1		
andeq	r0, r0, r0		
andne	r0, r0, r0		
stcne	0, cr0, [r0], {5}		
tsteq	r0, r5		
andeq	r5, r0, r0		
andeq	r0, r0, r0		
streq	r0, [r4, #-0]!		
streq	r0, [r8, #-0]!		
andeq	r0, r1, r0		
andeq	r2, r5, r0, asr r8		
andeq	r3, r5, r0		
tstvc	r0, r0, lsl #18		
andeq	r0, r0, r0, lsl #24		
svcls	0x00217236		
andeq	r0, r0, ip, ror #10		
andeq	r0, r0, r0, ror r5		
subsvc	r0, r0, r1		
strvc	r0, [r0, -r5]		
tsteq	r0, r5		
streq	r5, [r8, #256]	; 0x100	
ldreq	r0, [r0]		
andeq	r0, r1, r0		
andeq	r0, r0, r0, asr r0		
andeq	r0, r0, r0		
andeq	ip, r5, r0, lsl #8		
andeq	sp, r5, r0		
movwpl	r0, #256	; 0x100	
ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>	
ldrdeq	r0, [r0], -r4		
rsbseq	r0, r3, r7		
tstcs	r0, sl		
muleq	r5, pc, r4	; <UNPREDICTABLE>	
andeq	sp, r5, r0, lsl #22		
movwpl	r0, #256	; 0x100	
andeq	r0, r0, r4, asr #11		
ldrdeq	r0, [r0], -r4		
subseq	r0, r3, r1		
andeq	r0, r0, r0		
stcle	0, cr0, [r0], {-0}		
str	r0, [r0], #-5		
tsteq	r0, r5		
strbeq	r5, [r4, #0]!		
strbeq	r0, [pc, #0]!	; 7bc <_ABORT_STACK_SIZE+0x3bc>	
andeq	r0, r1, r0		
andeq	lr, r5, r1, asr pc		
andeq	pc, r5, r0, lsl #16		
vshl.u8	d0, d0, d0		
addseq	r5, pc, r1		
andeq	r0, r0, r0		
		; <UNDEFINED> instruction	 0xf8000000
andne	r0, r0, r5		
tsteq	r0, r6		
ldreq	r5, [ip], -r0		
strteq	r0, [r4], -r0		
andeq	r0, r1, r0		
andeq	r2, r6, r0, asr r4		
andeq	r6, r6, r0, lsl #24		
strpl	r0, [r0], #-256	; 0xffffff00	
strdeq	r0, [r0], -r8		
andeq	r0, r0, r0, lsl r6		
subsne	r0, r1, r1		
stcne	0, cr0, [r0], {6}		
streq	r0, [r0], #-6		
mrspl	pc, SP_irq	; <UNPREDICTABLE>	
muleq	r6, pc, ip	; <UNPREDICTABLE>	
andeq	r3, r6, r0		
mrspl	r0, (UNDEF	 16)	
andeq	r0, r0, r0, lsr r6		
andeq	r0, r0, ip, ror #12		
mvnseq	r0, r4		
andeq	r9, r0, r1, asr pc		
andeq	r0, r0, r0		
streq	r0, [r0, -r0]		
streq	r0, [fp, -r0]		
andeq	r0, r1, r0		
andeq	r0, r0, r0, asr r0		
andeq	r0, r0, r0		
andeq	r1, r7, r0, lsl #16		
andeq	r2, r7, r0		
andpl	r0, r0, r0, lsl #2		
andeq	r0, r0, r0, asr #14		
andeq	r0, r0, r4, asr #14		
rsbseq	r0, r3, r6		
svcls	0x001afb09		
andeq	r0, r0, r4, asr #14		
andeq	r0, r0, ip, asr #14		
subseq	r0, r3, r1		
andeq	r0, r0, r0		
andmi	r0, r0, r0		
strmi	r0, [r0], #-7		
tsteq	r0, r7		
andeq	r5, r0, r0, lsl #6		
andeq	r0, r0, r0		
strbeq	r0, [r4, -r0]!		
strbeq	r0, [r8, -r0]!		
andeq	r0, r7, r0		
		; <UNDEFINED> instruction	 0xff0b0073
ldmvs	pc, {r0, r1, r2, r3, r5, r6, r7, r9, fp, ip}	; <UNPREDICTABLE>	
andvc	r0, r0, r7		
tsteq	r0, r7		
andeq	r5, r0, r0, lsl #6		
andeq	r0, r0, r0		
strbeq	r0, [r4, -r0]!		
strbeq	r0, [r8, -r0]!		
andeq	r0, r1, r0		
andeq	r0, r0, r3, asr r0		
andeq	r0, r0, r0		
andeq	r7, r7, r0		
andeq	r7, r7, r0, lsl #24		
andpl	r0, r0, r0, lsl #2		
andeq	r0, r0, ip, ror r7		
andeq	r0, r0, r0, lsr #15		
subseq	r0, r4, r1		
andeq	r0, r0, r0		
andge	r0, r0, r0		
stmdale	r0, {r0, r1, r2}		
tsteq	r0, r7		
ldrbeq	r5, [r8, r0]		
ldmdaeq	ip, {}^	; <UNPREDICTABLE>	
andeq	r0, r4, r0		
svcls	0x005001f3		
andeq	r0, r0, ip, asr r8		
andeq	r0, r0, r0, ror r8		
subsvc	r0, r0, r1		
stcvc	0, cr0, [r0], {8}		
tsteq	r0, r8		
ldmdaeq	ip!, {sl, ip, lr}^		
ldmeq	r4!, {}	; <UNPREDICTABLE>	
andeq	r0, r4, r0		
svcls	0x005001f3		
andeq	r0, r0, r0, lsr #15		
ldrdeq	r0, [r0], -r8		
ldmdale	r1, {r0}^		
stcpl	0, cr0, [r0], {7}		
streq	r0, [r0], #-8		
mrspl	pc, SP_irq	; <UNPREDICTABLE>	
muleq	r8, pc, ip	; <UNPREDICTABLE>	
andeq	r7, r8, r0, lsl #8		
mrspl	r0, (UNDEF	 16)	
andeq	r0, r0, r4, ror r8		
		; <UNDEFINED> instruction	 0x000008b4
mvnseq	r0, r4		
andeq	r9, r0, r1, asr pc		
andeq	r0, r0, r0		
strbeq	r0, [r0, r0]		
ldrbeq	r0, [r8, r0]		
andeq	r0, r1, r0		
andeq	sp, r7, r5, asr r8		
andeq	r0, r8, r0		
vsub.i8	d0, d0, d0		
mvnseq	r5, r1		
lfmeq	f2, 4, [pc], {81}	; 0x51	
andne	r0, r0, r8		
tsteq	r0, r8		
ldmdaeq	r0, {r8, sl, ip, lr}		
ldmdaeq	ip, {}^	; <UNPREDICTABLE>	
andeq	r0, r8, r0		
vbsl	q8, q8, <illegal reg q9.5>		
svcls	0x00225101		
andeq	r0, r0, ip, asr r8		
		; <UNDEFINED> instruction	 0x000008b4
subseq	r0, r5, r1		
andeq	r0, r0, r0		
andge	r0, r0, r0		
stclt	0, cr0, [r0], {7}		
tsteq	r0, r7		
ldrbeq	r5, [r0, r0, lsl #8]		
ldrbeq	r0, [r8, r0]		
andeq	r0, r1, r0		
andeq	sp, r7, r0, asr r8		
andeq	r5, r8, r0, lsl #24		
strpl	r0, [r0], #-256	; 0xffffff00	
andeq	r0, r0, r0, ror #16		
andeq	r0, r0, r8, lsr #17		
ldmdage	r8, {r0}^		
strlt	r0, [r0], #-8		
tsteq	r0, r8		
andeq	r5, r0, r0, lsl #8		
andeq	r0, r0, r0		
strbeq	r0, [r0, r0]		
stmdaeq	r0, {}	; <UNPREDICTABLE>	
andeq	r0, r1, r0		
andeq	r0, r8, r5, asr ip		
andeq	fp, r8, r0, lsl #8		
strpl	r0, [r0, #-256]	; 0xffffff00	
andeq	r0, r0, r0, lsl r8		
andeq	r0, r0, ip, asr r8		
subseq	r0, r5, r1		
andeq	r0, r0, r0		
andcs	r0, r0, r0		
stcpl	0, cr0, [r0], {8}		
andeq	r0, r0, #8		
addseq	r3, pc, r0, lsl #6		
andeq	r0, r0, r0		
stmdacc	r0, {}	; <UNPREDICTABLE>	
stcpl	0, cr0, [r0], {8}		
andeq	r0, r0, #8		
addseq	r3, pc, r0		
andeq	r0, r0, r0		
strlt	r0, [r0], #-0		
stc	0, cr0, [r0], {8}		
tsteq	r0, r8		
stmiaeq	ip!, {ip, lr}^		
ldmdbeq	ip, {}	; <UNPREDICTABLE>	
andeq	r0, r1, r0		
andeq	r0, r0, r7, asr r0		
andeq	r0, r0, r0		
andeq	ip, r8, r0, lsl #16		
andeq	lr, r8, r0, lsl #24		
andpl	r0, r0, r0, lsl #2		
andeq	r0, r0, ip, ror #17		
andeq	r0, r0, ip, lsl r9		
subseq	r0, r7, r1		
andeq	r0, r0, r0		
stcne	0, cr0, [r0], {-0}		
strcc	r0, [r0], #-9		
tsteq	r0, r9		
stmdbeq	r0, {ip, lr}^		
stmdbeq	r8, {}^	; <UNPREDICTABLE>	
andeq	r0, r1, r0		
andeq	r4, r9, r0, asr r8		
andeq	r7, r9, r0, lsl #24		
strpl	r0, [r0], #-256	; 0xffffff00	
andeq	r0, r0, ip, ror r9		
andeq	r0, r0, r3, lsl #19		
		; <UNDEFINED> instruction	 0xf0760003
andeq	r8, r9, pc, lsl #6		
andeq	r8, r9, r0, lsl #8		
strvc	r0, [r0], #-768	; 0xfffffd00	
stmibeq	r4, {r5, r6, r8, r9, sl, fp, ip, pc}		
stmibeq	r0!, {}	; <UNPREDICTABLE>	
andeq	r0, r1, r0		
andeq	r0, r0, r4, asr r0		
andeq	r0, r0, r0		
andeq	r1, r9, r0, lsl #24		
andeq	r3, r9, r0, lsl #8		
mrspl	r0, (UNDEF	 16)	
andeq	r0, r0, r4, lsr r9		
andeq	r0, r0, r0, asr #18		
mvnseq	r0, r4		
stmdbeq	r0, {r0, r4, r6, r8, r9, sl, fp, ip, pc}^		
ldmdbeq	r8, {}^	; <UNPREDICTABLE>	
andeq	r0, r1, r0		
andeq	r5, r9, r1, asr r8		
andeq	sl, r9, r0		
vshl.u8	d0, d0, d0		
addseq	r5, pc, r1, lsl #2		
andeq	r0, r0, r0		
andge	r0, r0, r0		
stmdage	r0, {r0, r3}		
tsteq	r0, r9		
stmibeq	r8!, {ip, lr}		
ldmibeq	r3!, {}	; <UNPREDICTABLE>	
andeq	r0, r1, r0		
andeq	fp, r9, r1, asr r3		
andeq	fp, r9, r0, lsl #24		
vshl.u8	d0, d0, d0		
addseq	r5, pc, r1		
streq	r0, [r0], #-0		
mrseq	r0, (UNDEF	 0)	
andeq	r5, r4, r0		
andeq	r0, r8, r0		
andeq	r0, r4, r0		
svcls	0x005001f3		
andeq	r0, r0, r8		
andeq	r0, r0, ip		
mrrceq	0, 0, r0, r0, cr1	; <UNPREDICTABLE>	
andne	r0, r0, r0		
streq	r0, [r0], #-0		
andpl	pc, r1, r0, lsl #6		
muleq	r0, pc, r0	; <UNPREDICTABLE>	
andeq	r0, r0, r0		
andeq	r1, r0, r0		
andeq	r1, r0, r0, lsl #8		
andpl	r0, r0, r0, lsl #2		
andeq	r0, r0, r4, lsl r0		
andeq	r0, r0, r8, lsl r0		
mvnseq	r0, r4		
andeq	r9, r0, r0, asr pc		
andeq	r0, r0, r0		
eorseq	r0, r0, r0		
eorseq	r0, r4, r0		
andeq	r0, r1, r0		
andeq	r3, r0, r0, asr r4		
andeq	r4, r0, r0		
vshl.u8	d0, d0, d0		
addseq	r5, pc, r1		
andeq	r0, r0, r0		
andmi	r0, r0, r0		
stmdami	r0, {}	; <UNPREDICTABLE>	
mrseq	r0, (UNDEF	 0)	
subeq	r5, r8, r0		
rsbeq	r0, r4, r0		
andeq	r0, r4, r0		
svcls	0x005001f3		
andeq	r0, r0, r4, asr #32		
andeq	r0, r0, ip, asr #32		
subseq	r0, r3, r1		
andeq	r0, r0, r0		
strmi	r0, [r0], #-0		
stcmi	0, cr0, [r0], {-0}		
mrseq	r0, (UNDEF	 0)	
subeq	r5, ip, r0, lsl #6		
rsbeq	r0, r0, r0		
andeq	r0, r1, r0		
andeq	r0, r0, r0, asr r0		
andeq	r0, r0, r0		
andeq	r4, r0, r0, lsl #8		
andeq	r4, r0, r0, lsl #24		
movwvc	r0, #1280	; 0x500	
svcls	0x00254000		
andeq	r0, r0, ip, asr r0		
andeq	r0, r0, r4, rrx		
subseq	r0, r3, r1		
andeq	r0, r0, r0		
strvs	r0, [r0], #-0		
stmdavs	r0, {}	; <UNPREDICTABLE>	
mrseq	r0, (UNDEF	 0)	
rsbeq	r5, r8, r0, lsl #2		
rsbseq	r0, r0, r0		
andeq	r0, r4, r0		
svcls	0x005101f3		
andeq	r0, r0, r0, ror r0		
andeq	r0, r0, r8, ror r0		
ldmdavc	r1, {r0}^		
strls	r0, [r0], #-0		
streq	r0, [r0], #-0		
mrspl	pc, SP_irq	; <UNPREDICTABLE>	
muleq	r0, pc, r0	; <UNPREDICTABLE>	
andeq	r0, r0, r0		
andeq	r7, r0, r0		
andeq	r7, r0, r0, lsl #16		
mrspl	r0, (UNDEF	 16)	
andeq	r0, r0, r8, ror r0		
andeq	r0, r0, r4, lsl #1		
ldrbhi	r0, [r2], #-1		
strls	r0, [r0], #-0		
mrseq	r0, (UNDEF	 0)	
andeq	r5, r0, r0, lsl #6		
andeq	r0, r0, r0		
rsbseq	r0, r0, r0		
rsbseq	r0, r8, r0		
andeq	r0, r5, r0		
strbcs	r0, [r0, #-113]	; 0xffffff8f	
muleq	r0, pc, r8	; <UNPREDICTABLE>	
andeq	r8, r0, r0, lsl #16		
vmax.u8	d0, d0, d0		
strbcs	r5, [r0, #-257]	; 0xfffffeff	
muleq	r0, pc, r8	; <UNPREDICTABLE>	
andeq	r8, r0, r0, lsl #24		
mrspl	r0, (UNDEF	 16)	
muleq	r0, r4, r0		
muleq	r0, r8, r0		
ldmdals	r0, {r0}^		
andge	r0, r0, r0		
streq	r0, [r0], #-0		
andpl	pc, r1, r0, lsl #6		
muleq	r0, pc, r0	; <UNPREDICTABLE>	
andeq	r0, r0, r0		
andeq	sl, r0, r0		
andeq	sl, r0, r0, lsl #16		
andpl	r0, r0, r0, lsl #2		
andeq	r0, r0, r8, lsr #1		
andeq	r0, r0, r0, asr #1		
mvnseq	r0, r4		
andeq	r9, r0, r0, asr pc		
andeq	r0, r0, r0		
adceq	r0, r0, r0		
adceq	r0, r8, r0		
andeq	r0, r1, r0		
andeq	sl, r0, r0, asr r8		
andeq	fp, r0, r0, lsl #8		
andpl	r0, r0, #0, 2		
strheq	r0, [r0], -r4		
andeq	r0, r0, r0, asr #1		
subseq	r0, r3, r1		
andeq	r0, r0, r0		
andge	r0, r0, r0		
stmdage	r0, {}	; <UNPREDICTABLE>	
streq	r0, [r0, #-0]		
andmi	r7, r0, r0		
adceq	r9, r8, r5, lsr #30		
adcseq	r0, r8, r0		
andeq	r0, r6, r0		
ldrshmi	r0, [r0], #-19	; 0xffffffed	
adcseq	r9, r8, r5, lsr #30		
adcseq	r0, ip, r0		
andeq	r0, r1, r0		
andeq	r0, r0, r0, asr r0		
andeq	r1, r0, r0, lsl #16		
andpl	r0, r0, r0, lsl #12		
cmpls	r1, #-1828716544	; 0x93000000	
andeq	r1, r0, r4, lsl #16		
andeq	r5, r0, r0		
vmax.u8	d0, d0, d0		
strcs	pc, [r0, #-1283]	; 0xfffffafd	
muleq	r0, pc, r0	; <UNPREDICTABLE>	
andeq	r0, r0, r0		
andeq	r5, r0, r0		
andeq	r5, r0, r0, lsl #16		
andpl	r0, r0, r0, lsl #2		
andeq	r0, r0, r8, asr r0		
andeq	r0, r0, r0, lsr #1		
subseq	r0, r8, r1		
andeq	r0, r0, r0		
stmdavc	r0, {}	; <UNPREDICTABLE>	
stcvc	0, cr0, [r0], {-0}		
mrseq	r0, (UNDEF	 0)	
rsbseq	r5, ip, r0		
adceq	r0, r0, r0		
andeq	r0, r1, r0		
andeq	r0, r0, r5, asr r0		
andeq	r0, r0, r0		
andeq	r6, r0, r0, lsl #16		
andeq	r6, r0, r0, lsl #24		
andpl	r0, r0, r0, lsl #2		
andeq	r0, r0, ip, rrx		
andeq	r0, r0, r0, lsr #1		
subseq	r0, r4, r1		
stmdacs	r0, {}	; <UNPREDICTABLE>	
mrseq	r0, (UNDEF	 0)	
eoreq	r5, r8, r0		
eorseq	r0, ip, r0		
andeq	r0, r4, r0		
svcls	0x005001f3		
andeq	r0, r0, r4		
ldrbeq	r0, [r0], #-1		
stmdaeq	r0, {}	; <UNPREDICTABLE>	
streq	r0, [r0], #-0		
andpl	pc, r1, r0, lsl #6		
muleq	r0, pc, r0	; <UNPREDICTABLE>	
andeq	r0, r0, r0, lsl #16		
andpl	r0, r0, r0, lsl #2		
andeq	r0, r0, r8		
andeq	r0, r0, r0, lsl r0		
mvnseq	r0, r4		
andeq	r9, r0, r0, asr pc		
andeq	r0, r4, r0		
andeq	r0, r1, r0		
andeq	r0, r0, r0, asr r4		
andeq	r0, r0, r0, lsl #16		
vshl.u8	d0, d0, d0		
addseq	r5, pc, r1		
andeq	r0, r0, r0		
stmdaeq	r0, {}	; <UNPREDICTABLE>	
stceq	0, cr0, [r0], {-0}		
mrseq	r0, (UNDEF	 0)	
andeq	r5, ip, r0		
andseq	r0, r0, r0		
andeq	r0, r4, r0		
svcls	0x005001f3		
andeq	r0, r0, r7		
ldrbeq	r0, [r0, -r1]		
stmdane	r0, {}	; <UNPREDICTABLE>	
streq	r0, [r0], #-0		
andpl	pc, r1, r0, lsl #6		
muleq	r0, pc, r0	; <UNPREDICTABLE>	
andeq	r0, r0, r0, lsl #14		
mrspl	r0, (UNDEF	 16)	
andeq	r0, r0, r7		
andeq	r0, r0, r8, lsl r0		
mvnseq	r0, r4		
andeq	r9, r0, r1, asr pc		
andeq	r0, r7, r0		
andeq	r0, r1, r0		
andeq	r0, r0, r2, asr r7		
andeq	r1, r0, r0, lsl #16		
vshl.u8	d0, d0, d0		
addseq	r5, pc, r1, lsl #4		
andeq	r0, r0, r0		
stmdane	r0, {}	; <UNPREDICTABLE>	
svcne	0x00000000		
mrseq	r0, (UNDEF	 0)	
andseq	r5, pc, r0		
eorseq	r0, r0, r0		
andeq	r0, r4, r0		
svcls	0x005001f3		
andeq	r0, r0, r8, lsl r0		
andeq	r0, r0, pc, lsl r0		
svcne	0x00510001		
andcc	r0, r0, r0		
streq	r0, [r0], #-0		
mrspl	pc, SP_irq	; <UNPREDICTABLE>	
muleq	r0, pc, r0	; <UNPREDICTABLE>	
andeq	r0, r0, r0		
andeq	r1, r0, r0, lsl #16		
andeq	r1, r0, r0, lsl #30		
andpl	r0, r0, #0, 2		
andeq	r0, r0, pc, lsl r0		
andeq	r0, r0, r0, lsr r0		
mvnseq	r0, r4		
andeq	r9, r0, r2, asr pc		
andseq	r0, r8, r0		
andeq	r0, r1, r0		
andeq	r1, r0, r0, asr r8		
andeq	r4, r0, r0, lsl #8		
vshl.u8	d0, d0, d0		
ldrmi	r5, [pc], #1	; f78 <_SUPERVISOR_STACK_SIZE+0x778>	
stcmi	0, cr0, [r0], {-0}		
mrseq	r0, (UNDEF	 0)	
andeq	r5, r0, r0		
andseq	r0, r8, r0		
andeq	r0, r1, r0		
andeq	r1, r0, r1, asr r8		
andeq	r4, r0, r0, lsl #8		
vshl.u8	d0, d0, d0		
ldrmi	r5, [pc], #257	; fa4 <_SUPERVISOR_STACK_SIZE+0x7a4>	
stcmi	0, cr0, [r0], {-0}		
mrseq	r0, (UNDEF	 0)	
andeq	r5, r0, r0, lsl #2		
andseq	r0, r8, r0		
andeq	r0, r1, r0		
andeq	r1, r0, r2, asr r8		
andeq	r3, r0, r0, lsl #24		
strpl	r0, [r0], -r0, lsl #2		
andeq	r0, r0, ip, lsr r0		
andeq	r0, r0, r4, asr #32		
mvnseq	r0, r4		
subeq	r9, r4, r2, asr pc		
subeq	r0, ip, r0		
andeq	r0, r1, r0		
andeq	r0, r0, r2, asr r0		
andeq	r1, r0, r0, lsl #16		
andcc	r0, r0, r0, lsl #4		
muleq	r0, pc, r8	; <UNPREDICTABLE>	
andeq	r3, r0, r0, lsl #24		
strpl	r0, [r0], #-256	; 0xffffff00	
andeq	r0, r0, ip, lsr r0		
andeq	r0, r0, r4, asr #32		
ldrbmi	r0, [r6], #-1		
stcmi	0, cr0, [r0], {-0}		
andeq	r0, r0, #0		
addseq	r3, pc, r0		
andeq	r0, r0, r0		
stcmi	0, cr0, [r0], {-0}		
strvs	r0, [r0], #-0		
mrseq	r0, (UNDEF	 0)	
rsbeq	r5, r4, r0		
addseq	r0, r0, r0		
andeq	r0, r4, r0		
svcls	0x005001f3		
muleq	r0, r0, r0		
muleq	r0, r8, r0		
subseq	r0, r0, r1		
andeq	r0, r0, r0		
stcmi	0, cr0, [r0], {-0}		
strvs	r0, [r0], #-0		
mrseq	r0, (UNDEF	 0)	
rsbeq	r5, r4, r0, lsl #2		
addseq	r0, r0, r0		
andeq	r0, r4, r0		
svcls	0x005101f3		
muleq	r0, r0, r0		
muleq	r0, r8, r0		
subseq	r0, r1, r1		
andeq	r0, r0, r0		
stcmi	0, cr0, [r0], {-0}		
strvs	r0, [r0], #-0		
mrseq	r0, (UNDEF	 0)	
rsbeq	r5, r4, r0, lsl #4		
addeq	r0, r8, r0		
andeq	r0, r1, r0		
andeq	r8, r0, r6, asr r8		
andeq	r9, r0, r0		
vshl.u8	d0, d0, d0		
addsls	r5, pc, r1, lsl #4		
stmdals	r0, {}	; <UNPREDICTABLE>	
mrseq	r0, (UNDEF	 0)	
andeq	r5, r0, r0, lsl #4		
andeq	r0, r0, r0		
subeq	r0, ip, r0		
rsbeq	r0, r4, r0		
andeq	r0, r2, r0		
rsbeq	r9, r4, r0, lsr pc		
addeq	r0, r8, r0		
andeq	r0, r1, r0		
andeq	r8, r0, r4, asr r8		
andeq	r9, r0, r0		
strpl	r0, [r0], -r0, lsl #2		
muleq	r0, r0, r0		
muleq	r0, r8, r0		
svcls	0x00300002		
andeq	r0, r0, r8, lsl r0		
ldmdane	r0, {r0}^		
andpl	r0, r0, r0		
streq	r0, [r0], #-0		
andpl	pc, r1, r0, lsl #6		
muleq	r0, pc, r0	; <UNPREDICTABLE>	
andeq	r1, r0, r0, lsl #16		
mrspl	r0, (UNDEF	 16)	
andeq	r0, r0, r8, lsl r0		
andeq	r0, r0, r0, asr r0		
mvnseq	r0, r4		
andeq	r9, r0, r1, asr pc		
andseq	r0, r8, r0		
andeq	r0, r1, r0		
andeq	r1, r0, r2, asr r8		
andeq	r5, r0, r0		
strpl	r0, [r0], -r0, lsl #2		
andeq	r0, r0, r8, lsl r0		
svcls	0x00300002		
andeq	r0, r0, r8, lsl r0		
andeq	r0, r0, ip, lsl r0		
mvnseq	r0, r8		
rsbseq	r2, r4, r1, asr r0		
andseq	r9, ip, r2, lsr #30		
eoreq	r0, r8, r0		
andeq	r0, r7, r0		
mvnseq	r0, r4, ror r0		
ldmcs	pc, {r0, r4, r6, sl, fp, ip}	; <UNPREDICTABLE>	
andmi	r0, r0, r0		
stmdaeq	r0, {}	; <UNPREDICTABLE>	
mrspl	pc, SP_irq	; <UNPREDICTABLE>	
andcs	r7, r0, #32, 8	; 0x20000000	
muleq	r0, pc, r0	; <UNPREDICTABLE>	
andeq	r4, r0, r0, lsl #16		
strvc	r0, [r0], #-1792	; 0xfffff900	
mrspl	pc, SP_irq	; <UNPREDICTABLE>	
andeq	r9, r0, ip, lsl pc		
andeq	r0, r0, r0		
subseq	r0, r0, r0		
rsbeq	r0, r8, r0		
andeq	r0, r1, r0		
andeq	r6, r0, r0, asr r8		
andeq	sl, r0, r0		
vshl.u8	d0, d0, d0		
addseq	r5, pc, r1		
andeq	r0, r0, r0		
andpl	r0, r0, r0		
stmdavs	r0, {}	; <UNPREDICTABLE>	
mrseq	r0, (UNDEF	 0)	
rsbeq	r5, r8, r0, lsl #2		
adceq	r0, r0, r0		
andeq	r0, r4, r0		
svcls	0x005101f3		
andeq	r0, r0, r0, asr r0		
andeq	r0, r0, r8, rrx		
ldmdavs	r2, {r0}^		
andge	r0, r0, r0		
mrseq	r0, (UNDEF	 0)	
andeq	r5, r0, r0, lsl #12		
andeq	r0, r0, r0		
subseq	r0, r0, r0		
rsbeq	r0, r8, r0		
andeq	r0, r2, r0		
rsbeq	r9, r8, r0, lsr pc		
rsbeq	r0, ip, r0		
andeq	r0, r8, r0		
ldrshcs	r0, [r1], #-19	; 0xffffffed	
svcls	0x00220074		
andeq	r0, r0, ip, rrx		
andeq	r0, r0, r8, ror r0		
rsbseq	r0, r4, r7		
ldfnee	f0, [r1], {243}	; 0xf3	
muleq	r0, pc, r8	; <UNPREDICTABLE>	
andeq	r9, r0, r0		
vsub.i8	d0, d0, d0		
strtvc	r5, [r0], #-257	; 0xfffffeff	
addsls	r2, pc, r0, lsl #4		
stmdals	r0, {}	; <UNPREDICTABLE>	
streq	r0, [r0, -r0]		
vshl.u8	d7, d0, d0		
svcls	0x001c5101		
andeq	r0, r0, r8		
ldmdaeq	r0, {r0}^		
andne	r0, r0, r0		
streq	r0, [r0], #-0		
andpl	pc, r1, r0, lsl #6		
muleq	r0, pc, r0	; <UNPREDICTABLE>	
andeq	r1, r0, r0		
andpl	r0, r0, r0, lsl #2		
andeq	r0, r0, r0, lsl r0		
andeq	r0, r0, ip, lsr #32		
mrrccs	0, 0, r0, r5, cr1		
svccs	0x00000000		
movweq	r0, #0		
svcls	0x00507000		
andeq	r0, r0, pc, lsr #32		
andeq	r0, r0, r0, lsr r0		
mvnseq	r0, r4		
andeq	r9, r0, r0, asr pc		
andseq	r0, r0, r0		
andeq	r0, r1, r0		
andeq	r1, r0, r1, asr r0		
andeq	r3, r0, r0		
vshl.u8	d0, d0, d0		
addseq	r5, pc, r1, lsl #2		
andeq	r0, r0, r0		
andcc	r0, r0, r0		
stccc	0, cr0, [r0], {-0}		
mrseq	r0, (UNDEF	 0)	
eorseq	r5, ip, r0		
subseq	r0, ip, r0		
andeq	r0, r1, r0		
andeq	r0, r0, r5, asr r0		
andeq	r0, r0, r0		
andeq	r5, r0, r0, lsl #24		
andeq	r6, r0, r0, lsl #24		
andpl	r0, r0, r0, lsl #2		
andeq	r0, r0, ip, rrx		
andeq	r0, r0, r8, ror #1		
ldmda	r4, {r0}^		
bl	1310 <CRValMmuCac+0x30b>		
mrseq	r0, (UNDEF	 0)	
rsceq	r5, fp, r0		
rsceq	r0, ip, r0		
andeq	r0, r4, r0		
svcls	0x005001f3		
andeq	r0, r0, r0, lsr #12		
andeq	r0, r0, r4, lsr #12		
andeq	r0, r0, r8, lsr #12		
andeq	r0, r0, r0, lsr r6		
andeq	r0, r0, r4, lsr r6		
andeq	r0, r0, r8, lsr r6		
andeq	r0, r0, ip, ror #12		
andeq	r0, r0, r8, ror r6		
andeq	r0, r0, ip, ror r6		
andeq	r0, r0, r0, lsl #13		
andeq	r0, r0, ip, ror #16		
andeq	r0, r0, r8, ror r8		
andeq	r0, r0, ip, ror r8		
andeq	r0, r0, r0, lsl #17		
andeq	r0, r0, r4, asr #18		
andeq	r0, r0, r8, asr #18		
andeq	r0, r0, ip, asr #18		
andeq	r0, r0, r0, asr r9		
andeq	r0, r0, r4, asr r9		
andeq	r0, r0, ip, asr r9		
andeq	r0, r0, ip, ror #18		
andeq	r0, r0, r0, ror r9		
andeq	r0, r0, r4, ror r9		
andeq	r0, r0, r8, ror r9		
andeq	r0, r0, ip, ror r9		
andeq	r0, r0, r4, lsl #19		