Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o E:/Universidad/Telematica/4o/SOCS-FPGAS/lab2/lab2_tb_isim_beh.exe -prj E:/Universidad/Telematica/4o/SOCS-FPGAS/lab2/lab2_tb_beh.prj work.lab2_tb 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 12
Turning on mult-threading, number of parallel sub-compilation jobs: 24 
Determining compilation order of HDL files
Parsing VHDL file "E:/Universidad/Telematica/4o/SOCS-FPGAS/lab2/lab2.vhd" into library work
Parsing VHDL file "E:/Universidad/Telematica/4o/SOCS-FPGAS/lab2/lab2_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package vcomponents
Compiling package std_logic_arith
Compiling package std_logic_signed
Compiling package textio
Compiling package vital_timing
Compiling package vital_primitives
Compiling package vpkg
Compiling architecture mmcme2_adv_v of entity MMCME2_ADV [\MMCME2_ADV:lab2_tb:uut:mmcme2_b...]
Compiling architecture mmcme2_base_v of entity MMCME2_BASE [\MMCME2_BASE:lab2_tb:uut:mmcme2_...]
Compiling architecture ibufg_v of entity IBUFG [\IBUFG("DONT_CARE","0",true,"DEF...]
Compiling architecture bufg_v of entity BUFG [bufg_default]
Compiling architecture behavioral of entity lab2 [\lab2:lab2_tb:uut:\]
Compiling architecture behavior of entity lab2_tb
Time Resolution for simulation is 1ps.
Compiled 21 VHDL Units
Built simulation executable E:/Universidad/Telematica/4o/SOCS-FPGAS/lab2/lab2_tb_isim_beh.exe
Fuse Memory Usage: 64384 KB
Fuse CPU Usage: 421 ms
