Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Fri Mar 24 12:35:51 2017
| Host         : DESKTOP-2SMIO6T running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file swtodisplays_wrapper_timing_summary_routed.rpt -rpx swtodisplays_wrapper_timing_summary_routed.rpx
| Design       : swtodisplays_wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 17 register/latch pins with no clock driven by root clock pin: swtodisplays_i/clockdivider_0/U0/divided_clock_reg[2]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 17 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.732        0.000                      0                  102        0.166        0.000                      0                  102        4.500        0.000                       0                    67  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.732        0.000                      0                  102        0.166        0.000                      0                  102        4.500        0.000                       0                    67  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.732ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.166ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.732ns  (required time - arrival time)
  Source:                 swtodisplays_i/BinToBCD16_0/U0/c_s_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            swtodisplays_i/BinToBCD16_0/U0/BCD4_c_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.959ns  (logic 0.792ns (26.769%)  route 2.167ns (73.231%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.724     5.327    swtodisplays_i/BinToBCD16_0/U0/clk
    SLICE_X88Y83         FDRE                                         r  swtodisplays_i/BinToBCD16_0/U0/c_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y83         FDRE (Prop_fdre_C_Q)         0.518     5.845 r  swtodisplays_i/BinToBCD16_0/U0/c_s_reg[0]/Q
                         net (fo=47, routed)          0.899     6.744    swtodisplays_i/BinToBCD16_0/U0/c_s[0]
    SLICE_X84Y83         LUT6 (Prop_lut6_I4_O)        0.124     6.868 r  swtodisplays_i/BinToBCD16_0/U0/BCD4[0]_i_2/O
                         net (fo=1, routed)           0.680     7.548    swtodisplays_i/BinToBCD16_0/U0/BCD4[0]_i_2_n_0
    SLICE_X84Y83         LUT2 (Prop_lut2_I0_O)        0.150     7.698 r  swtodisplays_i/BinToBCD16_0/U0/BCD4[0]_i_1/O
                         net (fo=2, routed)           0.587     8.285    swtodisplays_i/BinToBCD16_0/U0/BCD4[0]_i_1_n_0
    SLICE_X84Y83         FDRE                                         r  swtodisplays_i/BinToBCD16_0/U0/BCD4_c_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.603    15.026    swtodisplays_i/BinToBCD16_0/U0/clk
    SLICE_X84Y83         FDRE                                         r  swtodisplays_i/BinToBCD16_0/U0/BCD4_c_reg[0]/C
                         clock pessimism              0.259    15.285    
                         clock uncertainty           -0.035    15.249    
    SLICE_X84Y83         FDRE (Setup_fdre_C_D)       -0.232    15.017    swtodisplays_i/BinToBCD16_0/U0/BCD4_c_reg[0]
  -------------------------------------------------------------------
                         required time                         15.017    
                         arrival time                          -8.285    
  -------------------------------------------------------------------
                         slack                                  6.732    

Slack (MET) :             6.763ns  (required time - arrival time)
  Source:                 swtodisplays_i/BinToBCD16_0/U0/BCD3_c_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            swtodisplays_i/BinToBCD16_0/U0/BCD4_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.879ns  (logic 0.792ns (27.506%)  route 2.087ns (72.494%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.722     5.325    swtodisplays_i/BinToBCD16_0/U0/clk
    SLICE_X84Y83         FDRE                                         r  swtodisplays_i/BinToBCD16_0/U0/BCD3_c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y83         FDRE (Prop_fdre_C_Q)         0.518     5.843 r  swtodisplays_i/BinToBCD16_0/U0/BCD3_c_reg[2]/Q
                         net (fo=4, routed)           0.912     6.755    swtodisplays_i/BinToBCD16_0/U0/BCD3_c[2]
    SLICE_X84Y83         LUT6 (Prop_lut6_I3_O)        0.124     6.879 r  swtodisplays_i/BinToBCD16_0/U0/BCD4[0]_i_2/O
                         net (fo=1, routed)           0.680     7.559    swtodisplays_i/BinToBCD16_0/U0/BCD4[0]_i_2_n_0
    SLICE_X84Y83         LUT2 (Prop_lut2_I0_O)        0.150     7.709 r  swtodisplays_i/BinToBCD16_0/U0/BCD4[0]_i_1/O
                         net (fo=2, routed)           0.495     8.204    swtodisplays_i/BinToBCD16_0/U0/BCD4[0]_i_1_n_0
    SLICE_X86Y84         FDRE                                         r  swtodisplays_i/BinToBCD16_0/U0/BCD4_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.606    15.029    swtodisplays_i/BinToBCD16_0/U0/clk
    SLICE_X86Y84         FDRE                                         r  swtodisplays_i/BinToBCD16_0/U0/BCD4_reg[0]/C
                         clock pessimism              0.259    15.288    
                         clock uncertainty           -0.035    15.252    
    SLICE_X86Y84         FDRE (Setup_fdre_C_D)       -0.285    14.967    swtodisplays_i/BinToBCD16_0/U0/BCD4_reg[0]
  -------------------------------------------------------------------
                         required time                         14.967    
                         arrival time                          -8.204    
  -------------------------------------------------------------------
                         slack                                  6.763    

Slack (MET) :             6.777ns  (required time - arrival time)
  Source:                 swtodisplays_i/BinToBCD16_0/U0/c_s_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            swtodisplays_i/BinToBCD16_0/U0/BCD3_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.943ns  (logic 1.018ns (34.595%)  route 1.925ns (65.405%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.724     5.327    swtodisplays_i/BinToBCD16_0/U0/clk
    SLICE_X88Y83         FDRE                                         r  swtodisplays_i/BinToBCD16_0/U0/c_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y83         FDRE (Prop_fdre_C_Q)         0.518     5.845 f  swtodisplays_i/BinToBCD16_0/U0/c_s_reg[0]/Q
                         net (fo=47, routed)          0.902     6.746    swtodisplays_i/BinToBCD16_0/U0/c_s[0]
    SLICE_X88Y82         LUT5 (Prop_lut5_I2_O)        0.152     6.898 f  swtodisplays_i/BinToBCD16_0/U0/BCD4[3]_i_3/O
                         net (fo=3, routed)           0.445     7.343    swtodisplays_i/BinToBCD16_0/U0/BCD4[3]_i_3_n_0
    SLICE_X88Y83         LUT6 (Prop_lut6_I0_O)        0.348     7.691 r  swtodisplays_i/BinToBCD16_0/U0/BCD4[3]_i_1/O
                         net (fo=20, routed)          0.578     8.269    swtodisplays_i/BinToBCD16_0/U0/get_outputs
    SLICE_X85Y85         FDRE                                         r  swtodisplays_i/BinToBCD16_0/U0/BCD3_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.605    15.028    swtodisplays_i/BinToBCD16_0/U0/clk
    SLICE_X85Y85         FDRE                                         r  swtodisplays_i/BinToBCD16_0/U0/BCD3_reg[0]/C
                         clock pessimism              0.259    15.287    
                         clock uncertainty           -0.035    15.251    
    SLICE_X85Y85         FDRE (Setup_fdre_C_CE)      -0.205    15.046    swtodisplays_i/BinToBCD16_0/U0/BCD3_reg[0]
  -------------------------------------------------------------------
                         required time                         15.046    
                         arrival time                          -8.269    
  -------------------------------------------------------------------
                         slack                                  6.777    

Slack (MET) :             6.777ns  (required time - arrival time)
  Source:                 swtodisplays_i/BinToBCD16_0/U0/c_s_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            swtodisplays_i/BinToBCD16_0/U0/BCD3_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.943ns  (logic 1.018ns (34.595%)  route 1.925ns (65.405%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.724     5.327    swtodisplays_i/BinToBCD16_0/U0/clk
    SLICE_X88Y83         FDRE                                         r  swtodisplays_i/BinToBCD16_0/U0/c_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y83         FDRE (Prop_fdre_C_Q)         0.518     5.845 f  swtodisplays_i/BinToBCD16_0/U0/c_s_reg[0]/Q
                         net (fo=47, routed)          0.902     6.746    swtodisplays_i/BinToBCD16_0/U0/c_s[0]
    SLICE_X88Y82         LUT5 (Prop_lut5_I2_O)        0.152     6.898 f  swtodisplays_i/BinToBCD16_0/U0/BCD4[3]_i_3/O
                         net (fo=3, routed)           0.445     7.343    swtodisplays_i/BinToBCD16_0/U0/BCD4[3]_i_3_n_0
    SLICE_X88Y83         LUT6 (Prop_lut6_I0_O)        0.348     7.691 r  swtodisplays_i/BinToBCD16_0/U0/BCD4[3]_i_1/O
                         net (fo=20, routed)          0.578     8.269    swtodisplays_i/BinToBCD16_0/U0/get_outputs
    SLICE_X85Y85         FDRE                                         r  swtodisplays_i/BinToBCD16_0/U0/BCD3_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.605    15.028    swtodisplays_i/BinToBCD16_0/U0/clk
    SLICE_X85Y85         FDRE                                         r  swtodisplays_i/BinToBCD16_0/U0/BCD3_reg[1]/C
                         clock pessimism              0.259    15.287    
                         clock uncertainty           -0.035    15.251    
    SLICE_X85Y85         FDRE (Setup_fdre_C_CE)      -0.205    15.046    swtodisplays_i/BinToBCD16_0/U0/BCD3_reg[1]
  -------------------------------------------------------------------
                         required time                         15.046    
                         arrival time                          -8.269    
  -------------------------------------------------------------------
                         slack                                  6.777    

Slack (MET) :             6.777ns  (required time - arrival time)
  Source:                 swtodisplays_i/BinToBCD16_0/U0/c_s_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            swtodisplays_i/BinToBCD16_0/U0/BCD4_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.943ns  (logic 1.018ns (34.595%)  route 1.925ns (65.405%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.724     5.327    swtodisplays_i/BinToBCD16_0/U0/clk
    SLICE_X88Y83         FDRE                                         r  swtodisplays_i/BinToBCD16_0/U0/c_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y83         FDRE (Prop_fdre_C_Q)         0.518     5.845 f  swtodisplays_i/BinToBCD16_0/U0/c_s_reg[0]/Q
                         net (fo=47, routed)          0.902     6.746    swtodisplays_i/BinToBCD16_0/U0/c_s[0]
    SLICE_X88Y82         LUT5 (Prop_lut5_I2_O)        0.152     6.898 f  swtodisplays_i/BinToBCD16_0/U0/BCD4[3]_i_3/O
                         net (fo=3, routed)           0.445     7.343    swtodisplays_i/BinToBCD16_0/U0/BCD4[3]_i_3_n_0
    SLICE_X88Y83         LUT6 (Prop_lut6_I0_O)        0.348     7.691 r  swtodisplays_i/BinToBCD16_0/U0/BCD4[3]_i_1/O
                         net (fo=20, routed)          0.578     8.269    swtodisplays_i/BinToBCD16_0/U0/get_outputs
    SLICE_X85Y85         FDRE                                         r  swtodisplays_i/BinToBCD16_0/U0/BCD4_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.605    15.028    swtodisplays_i/BinToBCD16_0/U0/clk
    SLICE_X85Y85         FDRE                                         r  swtodisplays_i/BinToBCD16_0/U0/BCD4_reg[1]/C
                         clock pessimism              0.259    15.287    
                         clock uncertainty           -0.035    15.251    
    SLICE_X85Y85         FDRE (Setup_fdre_C_CE)      -0.205    15.046    swtodisplays_i/BinToBCD16_0/U0/BCD4_reg[1]
  -------------------------------------------------------------------
                         required time                         15.046    
                         arrival time                          -8.269    
  -------------------------------------------------------------------
                         slack                                  6.777    

Slack (MET) :             6.793ns  (required time - arrival time)
  Source:                 swtodisplays_i/BinToBCD16_0/U0/c_s_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            swtodisplays_i/BinToBCD16_0/U0/BCD0_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.925ns  (logic 1.018ns (34.807%)  route 1.907ns (65.193%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.724     5.327    swtodisplays_i/BinToBCD16_0/U0/clk
    SLICE_X88Y83         FDRE                                         r  swtodisplays_i/BinToBCD16_0/U0/c_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y83         FDRE (Prop_fdre_C_Q)         0.518     5.845 f  swtodisplays_i/BinToBCD16_0/U0/c_s_reg[0]/Q
                         net (fo=47, routed)          0.902     6.746    swtodisplays_i/BinToBCD16_0/U0/c_s[0]
    SLICE_X88Y82         LUT5 (Prop_lut5_I2_O)        0.152     6.898 f  swtodisplays_i/BinToBCD16_0/U0/BCD4[3]_i_3/O
                         net (fo=3, routed)           0.445     7.343    swtodisplays_i/BinToBCD16_0/U0/BCD4[3]_i_3_n_0
    SLICE_X88Y83         LUT6 (Prop_lut6_I0_O)        0.348     7.691 r  swtodisplays_i/BinToBCD16_0/U0/BCD4[3]_i_1/O
                         net (fo=20, routed)          0.560     8.251    swtodisplays_i/BinToBCD16_0/U0/get_outputs
    SLICE_X85Y83         FDRE                                         r  swtodisplays_i/BinToBCD16_0/U0/BCD0_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.603    15.026    swtodisplays_i/BinToBCD16_0/U0/clk
    SLICE_X85Y83         FDRE                                         r  swtodisplays_i/BinToBCD16_0/U0/BCD0_reg[2]/C
                         clock pessimism              0.259    15.285    
                         clock uncertainty           -0.035    15.249    
    SLICE_X85Y83         FDRE (Setup_fdre_C_CE)      -0.205    15.044    swtodisplays_i/BinToBCD16_0/U0/BCD0_reg[2]
  -------------------------------------------------------------------
                         required time                         15.044    
                         arrival time                          -8.251    
  -------------------------------------------------------------------
                         slack                                  6.793    

Slack (MET) :             6.799ns  (required time - arrival time)
  Source:                 swtodisplays_i/BinToBCD16_0/U0/c_s_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            swtodisplays_i/BinToBCD16_0/U0/BCD2_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.920ns  (logic 1.018ns (34.864%)  route 1.902ns (65.136%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.724     5.327    swtodisplays_i/BinToBCD16_0/U0/clk
    SLICE_X88Y83         FDRE                                         r  swtodisplays_i/BinToBCD16_0/U0/c_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y83         FDRE (Prop_fdre_C_Q)         0.518     5.845 f  swtodisplays_i/BinToBCD16_0/U0/c_s_reg[0]/Q
                         net (fo=47, routed)          0.902     6.746    swtodisplays_i/BinToBCD16_0/U0/c_s[0]
    SLICE_X88Y82         LUT5 (Prop_lut5_I2_O)        0.152     6.898 f  swtodisplays_i/BinToBCD16_0/U0/BCD4[3]_i_3/O
                         net (fo=3, routed)           0.445     7.343    swtodisplays_i/BinToBCD16_0/U0/BCD4[3]_i_3_n_0
    SLICE_X88Y83         LUT6 (Prop_lut6_I0_O)        0.348     7.691 r  swtodisplays_i/BinToBCD16_0/U0/BCD4[3]_i_1/O
                         net (fo=20, routed)          0.555     8.247    swtodisplays_i/BinToBCD16_0/U0/get_outputs
    SLICE_X83Y84         FDRE                                         r  swtodisplays_i/BinToBCD16_0/U0/BCD2_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.604    15.027    swtodisplays_i/BinToBCD16_0/U0/clk
    SLICE_X83Y84         FDRE                                         r  swtodisplays_i/BinToBCD16_0/U0/BCD2_reg[3]/C
                         clock pessimism              0.259    15.286    
                         clock uncertainty           -0.035    15.250    
    SLICE_X83Y84         FDRE (Setup_fdre_C_CE)      -0.205    15.045    swtodisplays_i/BinToBCD16_0/U0/BCD2_reg[3]
  -------------------------------------------------------------------
                         required time                         15.045    
                         arrival time                          -8.247    
  -------------------------------------------------------------------
                         slack                                  6.799    

Slack (MET) :             6.799ns  (required time - arrival time)
  Source:                 swtodisplays_i/BinToBCD16_0/U0/c_s_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            swtodisplays_i/BinToBCD16_0/U0/BCD4_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.920ns  (logic 1.018ns (34.864%)  route 1.902ns (65.136%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.724     5.327    swtodisplays_i/BinToBCD16_0/U0/clk
    SLICE_X88Y83         FDRE                                         r  swtodisplays_i/BinToBCD16_0/U0/c_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y83         FDRE (Prop_fdre_C_Q)         0.518     5.845 f  swtodisplays_i/BinToBCD16_0/U0/c_s_reg[0]/Q
                         net (fo=47, routed)          0.902     6.746    swtodisplays_i/BinToBCD16_0/U0/c_s[0]
    SLICE_X88Y82         LUT5 (Prop_lut5_I2_O)        0.152     6.898 f  swtodisplays_i/BinToBCD16_0/U0/BCD4[3]_i_3/O
                         net (fo=3, routed)           0.445     7.343    swtodisplays_i/BinToBCD16_0/U0/BCD4[3]_i_3_n_0
    SLICE_X88Y83         LUT6 (Prop_lut6_I0_O)        0.348     7.691 r  swtodisplays_i/BinToBCD16_0/U0/BCD4[3]_i_1/O
                         net (fo=20, routed)          0.555     8.247    swtodisplays_i/BinToBCD16_0/U0/get_outputs
    SLICE_X83Y84         FDRE                                         r  swtodisplays_i/BinToBCD16_0/U0/BCD4_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.604    15.027    swtodisplays_i/BinToBCD16_0/U0/clk
    SLICE_X83Y84         FDRE                                         r  swtodisplays_i/BinToBCD16_0/U0/BCD4_reg[2]/C
                         clock pessimism              0.259    15.286    
                         clock uncertainty           -0.035    15.250    
    SLICE_X83Y84         FDRE (Setup_fdre_C_CE)      -0.205    15.045    swtodisplays_i/BinToBCD16_0/U0/BCD4_reg[2]
  -------------------------------------------------------------------
                         required time                         15.045    
                         arrival time                          -8.247    
  -------------------------------------------------------------------
                         slack                                  6.799    

Slack (MET) :             6.813ns  (required time - arrival time)
  Source:                 swtodisplays_i/BinToBCD16_0/U0/c_s_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            swtodisplays_i/BinToBCD16_0/U0/BCD1_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.943ns  (logic 1.018ns (34.595%)  route 1.925ns (65.405%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.724     5.327    swtodisplays_i/BinToBCD16_0/U0/clk
    SLICE_X88Y83         FDRE                                         r  swtodisplays_i/BinToBCD16_0/U0/c_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y83         FDRE (Prop_fdre_C_Q)         0.518     5.845 f  swtodisplays_i/BinToBCD16_0/U0/c_s_reg[0]/Q
                         net (fo=47, routed)          0.902     6.746    swtodisplays_i/BinToBCD16_0/U0/c_s[0]
    SLICE_X88Y82         LUT5 (Prop_lut5_I2_O)        0.152     6.898 f  swtodisplays_i/BinToBCD16_0/U0/BCD4[3]_i_3/O
                         net (fo=3, routed)           0.445     7.343    swtodisplays_i/BinToBCD16_0/U0/BCD4[3]_i_3_n_0
    SLICE_X88Y83         LUT6 (Prop_lut6_I0_O)        0.348     7.691 r  swtodisplays_i/BinToBCD16_0/U0/BCD4[3]_i_1/O
                         net (fo=20, routed)          0.578     8.269    swtodisplays_i/BinToBCD16_0/U0/get_outputs
    SLICE_X84Y85         FDRE                                         r  swtodisplays_i/BinToBCD16_0/U0/BCD1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.605    15.028    swtodisplays_i/BinToBCD16_0/U0/clk
    SLICE_X84Y85         FDRE                                         r  swtodisplays_i/BinToBCD16_0/U0/BCD1_reg[1]/C
                         clock pessimism              0.259    15.287    
                         clock uncertainty           -0.035    15.251    
    SLICE_X84Y85         FDRE (Setup_fdre_C_CE)      -0.169    15.082    swtodisplays_i/BinToBCD16_0/U0/BCD1_reg[1]
  -------------------------------------------------------------------
                         required time                         15.082    
                         arrival time                          -8.269    
  -------------------------------------------------------------------
                         slack                                  6.813    

Slack (MET) :             6.813ns  (required time - arrival time)
  Source:                 swtodisplays_i/BinToBCD16_0/U0/c_s_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            swtodisplays_i/BinToBCD16_0/U0/BCD1_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.943ns  (logic 1.018ns (34.595%)  route 1.925ns (65.405%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.724     5.327    swtodisplays_i/BinToBCD16_0/U0/clk
    SLICE_X88Y83         FDRE                                         r  swtodisplays_i/BinToBCD16_0/U0/c_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y83         FDRE (Prop_fdre_C_Q)         0.518     5.845 f  swtodisplays_i/BinToBCD16_0/U0/c_s_reg[0]/Q
                         net (fo=47, routed)          0.902     6.746    swtodisplays_i/BinToBCD16_0/U0/c_s[0]
    SLICE_X88Y82         LUT5 (Prop_lut5_I2_O)        0.152     6.898 f  swtodisplays_i/BinToBCD16_0/U0/BCD4[3]_i_3/O
                         net (fo=3, routed)           0.445     7.343    swtodisplays_i/BinToBCD16_0/U0/BCD4[3]_i_3_n_0
    SLICE_X88Y83         LUT6 (Prop_lut6_I0_O)        0.348     7.691 r  swtodisplays_i/BinToBCD16_0/U0/BCD4[3]_i_1/O
                         net (fo=20, routed)          0.578     8.269    swtodisplays_i/BinToBCD16_0/U0/get_outputs
    SLICE_X84Y85         FDRE                                         r  swtodisplays_i/BinToBCD16_0/U0/BCD1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.605    15.028    swtodisplays_i/BinToBCD16_0/U0/clk
    SLICE_X84Y85         FDRE                                         r  swtodisplays_i/BinToBCD16_0/U0/BCD1_reg[3]/C
                         clock pessimism              0.259    15.287    
                         clock uncertainty           -0.035    15.251    
    SLICE_X84Y85         FDRE (Setup_fdre_C_CE)      -0.169    15.082    swtodisplays_i/BinToBCD16_0/U0/BCD1_reg[3]
  -------------------------------------------------------------------
                         required time                         15.082    
                         arrival time                          -8.269    
  -------------------------------------------------------------------
                         slack                                  6.813    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 swtodisplays_i/BinToBCD16_0/U0/BCD2_c_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            swtodisplays_i/BinToBCD16_0/U0/BCD2_c_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.186ns (68.550%)  route 0.085ns (31.450%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.601     1.520    swtodisplays_i/BinToBCD16_0/U0/clk
    SLICE_X82Y83         FDRE                                         r  swtodisplays_i/BinToBCD16_0/U0/BCD2_c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y83         FDRE (Prop_fdre_C_Q)         0.141     1.661 r  swtodisplays_i/BinToBCD16_0/U0/BCD2_c_reg[2]/Q
                         net (fo=4, routed)           0.085     1.747    swtodisplays_i/BinToBCD16_0/U0/BCD2_c[2]
    SLICE_X83Y83         LUT6 (Prop_lut6_I4_O)        0.045     1.792 r  swtodisplays_i/BinToBCD16_0/U0/BCD2[3]_i_1/O
                         net (fo=2, routed)           0.000     1.792    swtodisplays_i/BinToBCD16_0/U0/BCD2[3]_i_1_n_0
    SLICE_X83Y83         FDRE                                         r  swtodisplays_i/BinToBCD16_0/U0/BCD2_c_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.871     2.036    swtodisplays_i/BinToBCD16_0/U0/clk
    SLICE_X83Y83         FDRE                                         r  swtodisplays_i/BinToBCD16_0/U0/BCD2_c_reg[3]/C
                         clock pessimism             -0.502     1.533    
    SLICE_X83Y83         FDRE (Hold_fdre_C_D)         0.092     1.625    swtodisplays_i/BinToBCD16_0/U0/BCD2_c_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 swtodisplays_i/BinToBCD16_0/U0/BCD2_c_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            swtodisplays_i/BinToBCD16_0/U0/BCD2_c_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.186ns (66.998%)  route 0.092ns (33.002%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.601     1.520    swtodisplays_i/BinToBCD16_0/U0/clk
    SLICE_X83Y83         FDRE                                         r  swtodisplays_i/BinToBCD16_0/U0/BCD2_c_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y83         FDRE (Prop_fdre_C_Q)         0.141     1.661 r  swtodisplays_i/BinToBCD16_0/U0/BCD2_c_reg[3]/Q
                         net (fo=4, routed)           0.092     1.753    swtodisplays_i/BinToBCD16_0/U0/BCD2_c[3]
    SLICE_X82Y83         LUT6 (Prop_lut6_I3_O)        0.045     1.798 r  swtodisplays_i/BinToBCD16_0/U0/BCD2[2]_i_1/O
                         net (fo=2, routed)           0.000     1.798    swtodisplays_i/BinToBCD16_0/U0/BCD2[2]_i_1_n_0
    SLICE_X82Y83         FDRE                                         r  swtodisplays_i/BinToBCD16_0/U0/BCD2_c_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.871     2.036    swtodisplays_i/BinToBCD16_0/U0/clk
    SLICE_X82Y83         FDRE                                         r  swtodisplays_i/BinToBCD16_0/U0/BCD2_c_reg[2]/C
                         clock pessimism             -0.502     1.533    
    SLICE_X82Y83         FDRE (Hold_fdre_C_D)         0.092     1.625    swtodisplays_i/BinToBCD16_0/U0/BCD2_c_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 swtodisplays_i/BinToBCD16_0/U0/int_rg_c_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            swtodisplays_i/BinToBCD16_0/U0/int_rg_c_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.246ns (81.119%)  route 0.057ns (18.881%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.600     1.519    swtodisplays_i/BinToBCD16_0/U0/clk
    SLICE_X88Y81         FDRE                                         r  swtodisplays_i/BinToBCD16_0/U0/int_rg_c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y81         FDRE (Prop_fdre_C_Q)         0.148     1.667 r  swtodisplays_i/BinToBCD16_0/U0/int_rg_c_reg[2]/Q
                         net (fo=1, routed)           0.057     1.725    swtodisplays_i/BinToBCD16_0/U0/int_rg_c[2]
    SLICE_X88Y81         LUT3 (Prop_lut3_I0_O)        0.098     1.823 r  swtodisplays_i/BinToBCD16_0/U0/int_rg_c[3]_i_1/O
                         net (fo=1, routed)           0.000     1.823    swtodisplays_i/BinToBCD16_0/U0/int_rg_n[3]
    SLICE_X88Y81         FDRE                                         r  swtodisplays_i/BinToBCD16_0/U0/int_rg_c_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.870     2.035    swtodisplays_i/BinToBCD16_0/U0/clk
    SLICE_X88Y81         FDRE                                         r  swtodisplays_i/BinToBCD16_0/U0/int_rg_c_reg[3]/C
                         clock pessimism             -0.515     1.519    
    SLICE_X88Y81         FDRE (Hold_fdre_C_D)         0.121     1.640    swtodisplays_i/BinToBCD16_0/U0/int_rg_c_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 swtodisplays_i/BinToBCD16_0/U0/BCD4_c_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            swtodisplays_i/BinToBCD16_0/U0/BCD4_c_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.186ns (63.451%)  route 0.107ns (36.549%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.601     1.520    swtodisplays_i/BinToBCD16_0/U0/clk
    SLICE_X82Y83         FDRE                                         r  swtodisplays_i/BinToBCD16_0/U0/BCD4_c_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y83         FDRE (Prop_fdre_C_Q)         0.141     1.661 r  swtodisplays_i/BinToBCD16_0/U0/BCD4_c_reg[3]/Q
                         net (fo=3, routed)           0.107     1.768    swtodisplays_i/BinToBCD16_0/U0/BCD4_c[3]
    SLICE_X83Y83         LUT6 (Prop_lut6_I3_O)        0.045     1.813 r  swtodisplays_i/BinToBCD16_0/U0/BCD4[2]_i_1/O
                         net (fo=2, routed)           0.000     1.813    swtodisplays_i/BinToBCD16_0/U0/BCD4[2]_i_1_n_0
    SLICE_X83Y83         FDRE                                         r  swtodisplays_i/BinToBCD16_0/U0/BCD4_c_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.871     2.036    swtodisplays_i/BinToBCD16_0/U0/clk
    SLICE_X83Y83         FDRE                                         r  swtodisplays_i/BinToBCD16_0/U0/BCD4_c_reg[2]/C
                         clock pessimism             -0.502     1.533    
    SLICE_X83Y83         FDRE (Hold_fdre_C_D)         0.092     1.625    swtodisplays_i/BinToBCD16_0/U0/BCD4_c_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 swtodisplays_i/BinToBCD16_0/U0/int_rg_c_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            swtodisplays_i/BinToBCD16_0/U0/int_rg_c_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (57.037%)  route 0.140ns (42.963%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.600     1.519    swtodisplays_i/BinToBCD16_0/U0/clk
    SLICE_X89Y81         FDRE                                         r  swtodisplays_i/BinToBCD16_0/U0/int_rg_c_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y81         FDRE (Prop_fdre_C_Q)         0.141     1.660 r  swtodisplays_i/BinToBCD16_0/U0/int_rg_c_reg[11]/Q
                         net (fo=1, routed)           0.140     1.800    swtodisplays_i/BinToBCD16_0/U0/int_rg_c[11]
    SLICE_X88Y81         LUT3 (Prop_lut3_I0_O)        0.045     1.845 r  swtodisplays_i/BinToBCD16_0/U0/int_rg_c[12]_i_1/O
                         net (fo=1, routed)           0.000     1.845    swtodisplays_i/BinToBCD16_0/U0/int_rg_n[12]
    SLICE_X88Y81         FDRE                                         r  swtodisplays_i/BinToBCD16_0/U0/int_rg_c_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.870     2.035    swtodisplays_i/BinToBCD16_0/U0/clk
    SLICE_X88Y81         FDRE                                         r  swtodisplays_i/BinToBCD16_0/U0/int_rg_c_reg[12]/C
                         clock pessimism             -0.502     1.532    
    SLICE_X88Y81         FDRE (Hold_fdre_C_D)         0.120     1.652    swtodisplays_i/BinToBCD16_0/U0/int_rg_c_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 swtodisplays_i/BinToBCD16_0/U0/BCD4_c_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            swtodisplays_i/BinToBCD16_0/U0/BCD4_c_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.340%)  route 0.117ns (38.660%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.601     1.520    swtodisplays_i/BinToBCD16_0/U0/clk
    SLICE_X83Y83         FDRE                                         r  swtodisplays_i/BinToBCD16_0/U0/BCD4_c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y83         FDRE (Prop_fdre_C_Q)         0.141     1.661 r  swtodisplays_i/BinToBCD16_0/U0/BCD4_c_reg[2]/Q
                         net (fo=3, routed)           0.117     1.779    swtodisplays_i/BinToBCD16_0/U0/BCD4_c[2]
    SLICE_X82Y83         LUT6 (Prop_lut6_I4_O)        0.045     1.824 r  swtodisplays_i/BinToBCD16_0/U0/BCD4[3]_i_2/O
                         net (fo=2, routed)           0.000     1.824    swtodisplays_i/BinToBCD16_0/U0/BCD4[3]_i_2_n_0
    SLICE_X82Y83         FDRE                                         r  swtodisplays_i/BinToBCD16_0/U0/BCD4_c_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.871     2.036    swtodisplays_i/BinToBCD16_0/U0/clk
    SLICE_X82Y83         FDRE                                         r  swtodisplays_i/BinToBCD16_0/U0/BCD4_c_reg[3]/C
                         clock pessimism             -0.502     1.533    
    SLICE_X82Y83         FDRE (Hold_fdre_C_D)         0.092     1.625    swtodisplays_i/BinToBCD16_0/U0/BCD4_c_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 swtodisplays_i/BinToBCD16_0/U0/BCD4_c_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            swtodisplays_i/BinToBCD16_0/U0/BCD4_c_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.602%)  route 0.121ns (39.398%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.601     1.520    swtodisplays_i/BinToBCD16_0/U0/clk
    SLICE_X83Y83         FDRE                                         r  swtodisplays_i/BinToBCD16_0/U0/BCD4_c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y83         FDRE (Prop_fdre_C_Q)         0.141     1.661 r  swtodisplays_i/BinToBCD16_0/U0/BCD4_c_reg[2]/Q
                         net (fo=3, routed)           0.121     1.782    swtodisplays_i/BinToBCD16_0/U0/BCD4_c[2]
    SLICE_X82Y83         LUT6 (Prop_lut6_I3_O)        0.045     1.827 r  swtodisplays_i/BinToBCD16_0/U0/BCD4[1]_i_1/O
                         net (fo=2, routed)           0.000     1.827    swtodisplays_i/BinToBCD16_0/U0/BCD4[1]_i_1_n_0
    SLICE_X82Y83         FDRE                                         r  swtodisplays_i/BinToBCD16_0/U0/BCD4_c_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.871     2.036    swtodisplays_i/BinToBCD16_0/U0/clk
    SLICE_X82Y83         FDRE                                         r  swtodisplays_i/BinToBCD16_0/U0/BCD4_c_reg[1]/C
                         clock pessimism             -0.502     1.533    
    SLICE_X82Y83         FDRE (Hold_fdre_C_D)         0.092     1.625    swtodisplays_i/BinToBCD16_0/U0/BCD4_c_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 swtodisplays_i/BinToBCD16_0/U0/BCD1_c_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            swtodisplays_i/BinToBCD16_0/U0/BCD1_c_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.763%)  route 0.120ns (39.237%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.600     1.519    swtodisplays_i/BinToBCD16_0/U0/clk
    SLICE_X83Y82         FDRE                                         r  swtodisplays_i/BinToBCD16_0/U0/BCD1_c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y82         FDRE (Prop_fdre_C_Q)         0.141     1.660 r  swtodisplays_i/BinToBCD16_0/U0/BCD1_c_reg[1]/Q
                         net (fo=4, routed)           0.120     1.780    swtodisplays_i/BinToBCD16_0/U0/BCD1_c[1]
    SLICE_X82Y82         LUT6 (Prop_lut6_I2_O)        0.045     1.825 r  swtodisplays_i/BinToBCD16_0/U0/BCD1[2]_i_1/O
                         net (fo=2, routed)           0.000     1.825    swtodisplays_i/BinToBCD16_0/U0/BCD1[2]_i_1_n_0
    SLICE_X82Y82         FDRE                                         r  swtodisplays_i/BinToBCD16_0/U0/BCD1_c_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.870     2.035    swtodisplays_i/BinToBCD16_0/U0/clk
    SLICE_X82Y82         FDRE                                         r  swtodisplays_i/BinToBCD16_0/U0/BCD1_c_reg[2]/C
                         clock pessimism             -0.502     1.532    
    SLICE_X82Y82         FDRE (Hold_fdre_C_D)         0.091     1.623    swtodisplays_i/BinToBCD16_0/U0/BCD1_c_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 swtodisplays_i/BinToBCD16_0/U0/int_rg_c_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            swtodisplays_i/BinToBCD16_0/U0/int_rg_c_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.230ns (72.892%)  route 0.086ns (27.108%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.600     1.519    swtodisplays_i/BinToBCD16_0/U0/clk
    SLICE_X89Y81         FDRE                                         r  swtodisplays_i/BinToBCD16_0/U0/int_rg_c_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y81         FDRE (Prop_fdre_C_Q)         0.128     1.647 r  swtodisplays_i/BinToBCD16_0/U0/int_rg_c_reg[6]/Q
                         net (fo=1, routed)           0.086     1.733    swtodisplays_i/BinToBCD16_0/U0/int_rg_c[6]
    SLICE_X89Y81         LUT3 (Prop_lut3_I0_O)        0.102     1.835 r  swtodisplays_i/BinToBCD16_0/U0/int_rg_c[7]_i_1/O
                         net (fo=1, routed)           0.000     1.835    swtodisplays_i/BinToBCD16_0/U0/int_rg_n[7]
    SLICE_X89Y81         FDRE                                         r  swtodisplays_i/BinToBCD16_0/U0/int_rg_c_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.870     2.035    swtodisplays_i/BinToBCD16_0/U0/clk
    SLICE_X89Y81         FDRE                                         r  swtodisplays_i/BinToBCD16_0/U0/int_rg_c_reg[7]/C
                         clock pessimism             -0.515     1.519    
    SLICE_X89Y81         FDRE (Hold_fdre_C_D)         0.107     1.626    swtodisplays_i/BinToBCD16_0/U0/int_rg_c_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 swtodisplays_i/clockdivider_0/U0/divided_clock_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            swtodisplays_i/clockdivider_0/U0/divided_clock_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.603     1.522    swtodisplays_i/clockdivider_0/U0/clk
    SLICE_X87Y86         FDRE                                         r  swtodisplays_i/clockdivider_0/U0/divided_clock_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y86         FDRE (Prop_fdre_C_Q)         0.141     1.663 r  swtodisplays_i/clockdivider_0/U0/divided_clock_reg[1]/Q
                         net (fo=2, routed)           0.156     1.819    swtodisplays_i/clockdivider_0/U0/divided_clock[1]
    SLICE_X87Y86         LUT4 (Prop_lut4_I1_O)        0.042     1.861 r  swtodisplays_i/clockdivider_0/U0/divided_clock[2]_i_1/O
                         net (fo=1, routed)           0.000     1.861    swtodisplays_i/clockdivider_0/U0/divided_clock[2]_i_1_n_0
    SLICE_X87Y86         FDRE                                         r  swtodisplays_i/clockdivider_0/U0/divided_clock_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.874     2.039    swtodisplays_i/clockdivider_0/U0/clk
    SLICE_X87Y86         FDRE                                         r  swtodisplays_i/clockdivider_0/U0/divided_clock_reg[2]/C
                         clock pessimism             -0.516     1.522    
    SLICE_X87Y86         FDRE (Hold_fdre_C_D)         0.107     1.629    swtodisplays_i/clockdivider_0/U0/divided_clock_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.232    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y83    swtodisplays_i/BinToBCD16_0/U0/BCD0_c_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X87Y83    swtodisplays_i/BinToBCD16_0/U0/BCD0_c_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y83    swtodisplays_i/BinToBCD16_0/U0/BCD0_c_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y84    swtodisplays_i/BinToBCD16_0/U0/BCD0_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X87Y84    swtodisplays_i/BinToBCD16_0/U0/BCD0_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X85Y83    swtodisplays_i/BinToBCD16_0/U0/BCD0_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X87Y84    swtodisplays_i/BinToBCD16_0/U0/BCD0_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y83    swtodisplays_i/BinToBCD16_0/U0/BCD1_c_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X83Y82    swtodisplays_i/BinToBCD16_0/U0/BCD1_c_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y86    swtodisplays_i/clockdivider_0/U0/divided_clock_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y86    swtodisplays_i/clockdivider_0/U0/divided_clock_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y86    swtodisplays_i/clockdivider_0/U0/divided_clock_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y83    swtodisplays_i/BinToBCD16_0/U0/BCD0_c_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y83    swtodisplays_i/BinToBCD16_0/U0/BCD0_c_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y83    swtodisplays_i/BinToBCD16_0/U0/BCD0_c_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y83    swtodisplays_i/BinToBCD16_0/U0/BCD0_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y83    swtodisplays_i/BinToBCD16_0/U0/BCD1_c_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y83    swtodisplays_i/BinToBCD16_0/U0/BCD1_c_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y85    swtodisplays_i/BinToBCD16_0/U0/BCD1_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y83    swtodisplays_i/BinToBCD16_0/U0/BCD0_c_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y83    swtodisplays_i/BinToBCD16_0/U0/BCD0_c_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y83    swtodisplays_i/BinToBCD16_0/U0/BCD0_c_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y83    swtodisplays_i/BinToBCD16_0/U0/BCD0_c_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y83    swtodisplays_i/BinToBCD16_0/U0/BCD0_c_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y83    swtodisplays_i/BinToBCD16_0/U0/BCD0_c_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y84    swtodisplays_i/BinToBCD16_0/U0/BCD0_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y84    swtodisplays_i/BinToBCD16_0/U0/BCD0_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y84    swtodisplays_i/BinToBCD16_0/U0/BCD0_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y84    swtodisplays_i/BinToBCD16_0/U0/BCD0_reg[1]/C



