$date
	Wed Jun 17 10:45:31 2015
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module ENC_TE $end
$var wire 4 ! OUT [3:0] $end
$var reg 10 " IN [9:0] $end
$var integer 32 # i [31:0] $end
$var integer 32 $ j [31:0] $end
$scope module ENC $end
$var wire 10 % IN [9:0] $end
$var wire 4 & OUT [3:0] $end
$scope function FUNC_ENC $end
$var reg 4 ' FUNC_ENC [3:0] $end
$var reg 10 ( IN [9:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1000100000 (
b1111 '
b1111 &
b1000100000 %
b1000100000000010 $
b0 #
b1000100000 "
b1111 !
$end
#100
b110 !
b110 &
b110 '
b1000000 (
b1000000 "
b1000000 %
b10001000000000100 $
b1 #
#200
b111 !
b111 &
b111 '
b10000000 (
b10000000 "
b10000000 %
b100010000000001000 $
b10 #
#300
b1000 !
b1000 &
b1000 '
b100000000 (
b100000000 "
b100000000 %
b1000100000000010000 $
b11 #
#400
b1001 !
b1001 &
b1001 '
b1000000000 (
b1000000000 "
b1000000000 %
b10001000000000100000 $
b100 #
#500
b0 !
b0 &
b0 '
b1 (
b1 "
b1 %
b100010000000001000000 $
b101 #
#600
b1 !
b1 &
b1 '
b10 (
b10 "
b10 %
b1000100000000010000000 $
b110 #
#700
b10 !
b10 &
b10 '
b100 (
b100 "
b100 %
b10001000000000100000000 $
b111 #
#800
b11 !
b11 &
b11 '
b1000 (
b1000 "
b1000 %
b100010000000001000000000 $
b1000 #
#900
b100 !
b100 &
b100 '
b10000 (
b10000 "
b10000 %
b1000100000000010000000000 $
b1001 #
#1000
b101 !
b101 &
b101 '
b100000 (
b100000 "
b100000 %
b10001000000000100000000000 $
b1010 #
#1100
b110 !
b110 &
b110 '
b1000000 (
b1000000 "
b1000000 %
b100010000000001000000000000 $
b1011 #
#1200
b111 !
b111 &
b111 '
b10000000 (
b10000000 "
b10000000 %
b1000100000000010000000000000 $
b1100 #
#1300
b1000 !
b1000 &
b1000 '
b100000000 (
b100000000 "
b100000000 %
b10001000000000100000000000000 $
b1101 #
#1400
b1001 !
b1001 &
b1001 '
b1000000000 (
b1000000000 "
b1000000000 %
b100010000000001000000000000000 $
b1110 #
#1500
b1111 !
b1111 &
b1111 '
b0 (
b0 "
b0 %
b1000100000000010000000000000000 $
b1111 #
#1600
b10000 #
