INTSTYLE=ise
INFILE=D:\programing\FPGA\test_4\shiyan4.ncd
OUTFILE=D:\programing\FPGA\test_4\shiyan4.bit
FAMILY=Spartan6
PART=xc6slx16-3csg324
WORKINGDIR=D:\programing\FPGA\test_4
LICENSE=WebPack
USER_INFO=__0_0_0
