{
  "name": "core_arch::x86::avx512fp16::_mm_div_sh",
  "safe": false,
  "callees": {
    "core_arch::x86::avx512fp16::_mm_cvtsh_h": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Copy the lower half-precision (16-bit) floating-point element from `a` to `dst`.\n\n [Intel's documentation](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cvtsh_h)\n",
      "adt": {}
    },
    "intrinsics::simd::simd_insert": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Inserts an element into a vector, returning the updated vector.\n\n `T` must be a vector with element type `U`, and `idx` must be `const`.\n\n # Safety\n\n `idx` must be in-bounds of the vector.\n",
      "adt": {}
    }
  },
  "adts": {
    "core_arch::x86::__m128h": [
      "Plain"
    ]
  },
  "path": 10763,
  "span": "/home/gh-zjp-CN/.rustup/toolchains/nightly-2025-12-06-aarch64-unknown-linux-gnu/lib/rustlib/src/rust/library/core/src/../../stdarch/crates/core_arch/src/x86/avx512fp16.rs:2604:1: 2606:2",
  "src": "pub fn _mm_div_sh(a: __m128h, b: __m128h) -> __m128h {\n    unsafe { simd_insert!(a, 0, _mm_cvtsh_h(a) / _mm_cvtsh_h(b)) }\n}",
  "mir": "fn core_arch::x86::avx512fp16::_mm_div_sh(_1: core_arch::x86::__m128h, _2: core_arch::x86::__m128h) -> core_arch::x86::__m128h {\n    let mut _0: core_arch::x86::__m128h;\n    let mut _3: f16;\n    let mut _4: f16;\n    let mut _5: f16;\n    debug a => _1;\n    debug b => _2;\n    bb0: {\n        StorageLive(_3);\n        StorageLive(_4);\n        _4 = core_arch::x86::avx512fp16::_mm_cvtsh_h(_1) -> [return: bb1, unwind unreachable];\n    }\n    bb1: {\n        StorageLive(_5);\n        _5 = core_arch::x86::avx512fp16::_mm_cvtsh_h(_2) -> [return: bb2, unwind unreachable];\n    }\n    bb2: {\n        _3 = Div(move _4, move _5);\n        StorageDead(_5);\n        StorageDead(_4);\n        _0 = intrinsics::simd::simd_insert::<core_arch::x86::__m128h, f16>(_1, core_arch::x86::avx512fp16::_mm_div_sh::{constant#0}, move _3) -> [return: bb3, unwind unreachable];\n    }\n    bb3: {\n        StorageDead(_3);\n        return;\n    }\n}\n",
  "doc": " Divide the lower half-precision (16-bit) floating-point elements in a by b, store the result in the\n lower element of dst, and copy the upper 7 packed elements from a to the upper elements of dst.\n\n [Intel's documentation](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_div_sh)\n",
  "tags": {
    "tags": [],
    "spec": {},
    "docs": []
  }
}