Release 14.5 - xst P.58f (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: PWM.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "PWM.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "PWM"
Output Format                      : NGC
Target Device                      : xc3s500e-4-fg320

---- Source Options
Top Module Name                    : PWM
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/Samuel/Desktop/Practicas_FPGa_nexys2/TV/receptor.vhd" in Library work.
Architecture arq_receptor of Entity receptor is up to date.
Compiling vhdl file "C:/Users/Samuel/Desktop/Practicas_FPGa_nexys2/TV/PWM.vhd" in Library work.
Entity <pwm> compiled.
Entity <pwm> (Architecture <arq_pwm>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <PWM> in library <work> (architecture <arq_pwm>).

Analyzing hierarchy for entity <Receptor> in library <work> (architecture <arq_receptor>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <PWM> in library <work> (Architecture <arq_pwm>).
Entity <PWM> analyzed. Unit <PWM> generated.

Analyzing Entity <Receptor> in library <work> (Architecture <arq_receptor>).
Entity <Receptor> analyzed. Unit <Receptor> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <Receptor>.
    Related source file is "C:/Users/Samuel/Desktop/Practicas_FPGa_nexys2/TV/receptor.vhd".
WARNING:Xst:646 - Signal <vector<12:8>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <vector<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:737 - Found 7-bit latch for signal <h>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 7-bit latch for signal <l>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 7-bit register for signal <leds>.
    Found 13-bit up counter for signal <clkdiv>.
    Found 7-bit comparator less for signal <h$cmp_lt0000> created at line 115.
    Found 4-bit up counter for signal <i>.
    Found 5-bit comparator greater for signal <i$cmp_gt0000> created at line 93.
    Found 4-bit up counter for signal <npulsos>.
    Found 5-bit up counter for signal <nref>.
    Found 5-bit register for signal <pivote>.
    Found 1-bit register for signal <rstin>.
    Found 7-bit register for signal <vector<7:1>>.
    Found 5-bit comparator lessequal for signal <vector_1$cmp_le0000> created at line 93.
    Found 5-bit comparator less for signal <vector_1$cmp_lt0000> created at line 95.
    Summary:
	inferred   4 Counter(s).
	inferred  20 D-type flip-flop(s).
	inferred   4 Comparator(s).
Unit <Receptor> synthesized.


Synthesizing Unit <PWM>.
    Related source file is "C:/Users/Samuel/Desktop/Practicas_FPGa_nexys2/TV/PWM.vhd".
WARNING:Xst:646 - Signal <h> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <pwm_servo>.
    Found 12-bit register for signal <a>.
    Found 12-bit addsub for signal <a$share0000>.
    Found 12-bit up counter for signal <aux>.
    Found 1-bit register for signal <clk100K>.
    Found 13-bit up counter for signal <cnt>.
    Found 12-bit comparator equal for signal <pwm_servo$cmp_eq0000> created at line 64.
    Summary:
	inferred   2 Counter(s).
	inferred   2 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <PWM> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 12-bit addsub                                         : 1
# Counters                                             : 6
 12-bit up counter                                     : 1
 13-bit up counter                                     : 2
 4-bit up counter                                      : 2
 5-bit up counter                                      : 1
# Registers                                            : 13
 1-bit register                                        : 10
 12-bit register                                       : 1
 5-bit register                                        : 1
 7-bit register                                        : 1
# Latches                                              : 2
 7-bit latch                                           : 2
# Comparators                                          : 5
 12-bit comparator equal                               : 1
 5-bit comparator greater                              : 1
 5-bit comparator less                                 : 1
 5-bit comparator lessequal                            : 1
 7-bit comparator less                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 12-bit addsub                                         : 1
# Counters                                             : 6
 12-bit up counter                                     : 1
 13-bit up counter                                     : 2
 4-bit up counter                                      : 2
 5-bit up counter                                      : 1
# Registers                                            : 34
 Flip-Flops                                            : 34
# Latches                                              : 2
 7-bit latch                                           : 2
# Comparators                                          : 5
 12-bit comparator equal                               : 1
 5-bit comparator greater                              : 1
 5-bit comparator less                                 : 1
 5-bit comparator lessequal                            : 1
 7-bit comparator less                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <PWM> ...

Optimizing unit <Receptor> ...
WARNING:Xst:2677 - Node <ant1/h_6> of sequential type is unconnected in block <PWM>.
WARNING:Xst:2677 - Node <ant1/h_5> of sequential type is unconnected in block <PWM>.
WARNING:Xst:2677 - Node <ant1/h_4> of sequential type is unconnected in block <PWM>.
WARNING:Xst:2677 - Node <ant1/h_3> of sequential type is unconnected in block <PWM>.
WARNING:Xst:2677 - Node <ant1/h_2> of sequential type is unconnected in block <PWM>.
WARNING:Xst:2677 - Node <ant1/h_1> of sequential type is unconnected in block <PWM>.
WARNING:Xst:2677 - Node <ant1/h_0> of sequential type is unconnected in block <PWM>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block PWM, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 85
 Flip-Flops                                            : 85

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : PWM.ngr
Top Level Output File Name         : PWM
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 4

Cell Usage :
# BELS                             : 245
#      GND                         : 1
#      INV                         : 6
#      LUT1                        : 35
#      LUT2                        : 8
#      LUT3                        : 26
#      LUT3_L                      : 1
#      LUT4                        : 54
#      LUT4_D                      : 4
#      MUXCY                       : 52
#      MUXF5                       : 7
#      VCC                         : 1
#      XORCY                       : 50
# FlipFlops/Latches                : 92
#      FDC                         : 54
#      FDCE                        : 13
#      FDCE_1                      : 13
#      FDP                         : 2
#      FDPE                        : 3
#      LD                          : 7
# Clock Buffers                    : 4
#      BUFG                        : 3
#      BUFGP                       : 1
# IO Buffers                       : 3
#      IBUF                        : 2
#      OBUF                        : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-4 

 Number of Slices:                       77  out of   4656     1%  
 Number of Slice Flip Flops:             92  out of   9312     0%  
 Number of 4 input LUTs:                134  out of   9312     1%  
 Number of IOs:                           4
 Number of bonded IOBs:                   4  out of    232     1%  
 Number of GCLKs:                         4  out of     24    16%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 27    |
clk100K1                           | BUFG                   | 25    |
ant1/clkdiv_121                    | BUFG                   | 29    |
ent                                | IBUF+BUFG              | 4     |
ant1/l_not0001(ant1/l_not00011:O)  | NONE(*)(ant1/l_6)      | 7     |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
--------------------------------------------+------------------------+-------+
Control Signal                              | Buffer(FF name)        | Load  |
--------------------------------------------+------------------------+-------+
ant1/clkdiv_or000062(ant1/npulsos_or00001:O)| NONE(ant1/i_0)         | 26    |
rst                                         | IBUF                   | 19    |
cnt_or0000(cnt_or0000_f5:O)                 | NONE(clk100K)          | 14    |
ant1/clkdiv_or0000(ant1/clkdiv_or000064:O)  | NONE(ant1/clkdiv_0)    | 13    |
pwm_servo_or0000(pwm_servo_or000053:O)      | NONE(aux_0)            | 13    |
--------------------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 8.538ns (Maximum Frequency: 117.123MHz)
   Minimum input arrival time before clock: 3.338ns
   Maximum output required time after clock: 4.283ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 4.978ns (frequency: 200.884MHz)
  Total number of paths / destination ports: 195 / 27
-------------------------------------------------------------------------
Delay:               4.978ns (Levels of Logic = 3)
  Source:            cnt_9 (FF)
  Destination:       clk100K (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: cnt_9 to clk100K
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.591   0.622  cnt_9 (cnt_9)
     LUT4:I0->O            1   0.704   0.499  cnt_or0000110 (cnt_or0000110)
     LUT4_D:I1->LO         1   0.704   0.179  cnt_or0000131 (N88)
     LUT4:I1->O            1   0.704   0.420  clk100K_cmp_eq00001 (clk100K_cmp_eq0000)
     FDPE:CE                   0.555          clk100K
    ----------------------------------------
    Total                      4.978ns (3.258ns logic, 1.720ns route)
                                       (65.4% logic, 34.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk100K1'
  Clock period: 7.388ns (frequency: 135.355MHz)
  Total number of paths / destination ports: 548 / 25
-------------------------------------------------------------------------
Delay:               7.388ns (Levels of Logic = 5)
  Source:            a_9 (FF)
  Destination:       a_10 (FF)
  Source Clock:      clk100K1 rising
  Destination Clock: clk100K1 rising

  Data Path: a_9 to a_10
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              4   0.591   0.762  a_9 (a_9)
     LUT4:I0->O            1   0.704   0.424  a_cmp_eq00001_SW0 (N16)
     LUT4_D:I3->O          1   0.704   0.424  a_cmp_eq00001 (N5)
     LUT4:I3->O            9   0.704   0.824  a_cmp_eq0000 (a_cmp_eq0000)
     LUT4_D:I3->O          3   0.704   0.535  a_mux0002<0>21 (N111)
     LUT4:I3->O            1   0.704   0.000  a_mux0002<2>1 (a_mux0002<2>)
     FDC:D                     0.308          a_9
    ----------------------------------------
    Total                      7.388ns (4.419ns logic, 2.969ns route)
                                       (59.8% logic, 40.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ant1/clkdiv_121'
  Clock period: 8.538ns (frequency: 117.123MHz)
  Total number of paths / destination ports: 139 / 40
-------------------------------------------------------------------------
Delay:               4.269ns (Levels of Logic = 2)
  Source:            ant1/pivote_0 (FF)
  Destination:       ant1/vector_7 (FF)
  Source Clock:      ant1/clkdiv_121 falling
  Destination Clock: ant1/clkdiv_121 rising

  Data Path: ant1/pivote_0 to ant1/vector_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE_1:C->Q           2   0.591   0.622  ant1/pivote_0 (ant1/pivote_0)
     LUT4_D:I0->O          6   0.704   0.673  ant1/vector_6_not00011_SW0 (N53)
     LUT4:I3->O            1   0.704   0.420  ant1/vector_4_not00011 (ant1/vector_4_not0001)
     FDCE:CE                   0.555          ant1/vector_4
    ----------------------------------------
    Total                      4.269ns (2.554ns logic, 1.715ns route)
                                       (59.8% logic, 40.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ent'
  Clock period: 2.656ns (frequency: 376.506MHz)
  Total number of paths / destination ports: 10 / 4
-------------------------------------------------------------------------
Delay:               2.656ns (Levels of Logic = 1)
  Source:            ant1/npulsos_0 (FF)
  Destination:       ant1/npulsos_0 (FF)
  Source Clock:      ent rising
  Destination Clock: ent rising

  Data Path: ant1/npulsos_0 to ant1/npulsos_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              5   0.591   0.633  ant1/npulsos_0 (ant1/npulsos_0)
     INV:I->O              1   0.704   0.420  ant1/Mcount_npulsos_xor<0>11_INV_0 (ant1/Result<0>)
     FDC:D                     0.308          ant1/npulsos_0
    ----------------------------------------
    Total                      2.656ns (1.603ns logic, 1.053ns route)
                                       (60.4% logic, 39.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ant1/clkdiv_121'
  Total number of paths / destination ports: 10 / 10
-------------------------------------------------------------------------
Offset:              3.338ns (Levels of Logic = 2)
  Source:            ent (PAD)
  Destination:       ant1/nref_4 (FF)
  Destination Clock: ant1/clkdiv_121 falling

  Data Path: ent to ant1/nref_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            11   1.218   1.108  ent_IBUF (ent_IBUF1)
     LUT2:I0->O            1   0.704   0.000  ant1/Mcount_nref_xor<0>11 (ant1/Mcount_nref)
     FDC:D                     0.308          ant1/nref_0
    ----------------------------------------
    Total                      3.338ns (2.230ns logic, 1.108ns route)
                                       (66.8% logic, 33.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk100K1'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.283ns (Levels of Logic = 1)
  Source:            pwm_servo (FF)
  Destination:       pwm_servo (PAD)
  Source Clock:      clk100K1 rising

  Data Path: pwm_servo to pwm_servo
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDPE:C->Q             1   0.591   0.420  pwm_servo (pwm_servo_OBUF)
     OBUF:I->O                 3.272          pwm_servo_OBUF (pwm_servo)
    ----------------------------------------
    Total                      4.283ns (3.863ns logic, 0.420ns route)
                                       (90.2% logic, 9.8% route)

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 5.48 secs
 
--> 

Total memory usage is 259668 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   12 (   0 filtered)
Number of infos    :    2 (   0 filtered)

