# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../VGA01.gen/sources_1/bd/top/ipshared/c2c6" \
"../../../../VGA01.ip_user_files/bd/top/ip/top_clk_wiz_0_0/top_clk_wiz_0_0_clk_wiz.v" \
"../../../../VGA01.ip_user_files/bd/top/ip/top_clk_wiz_0_0/top_clk_wiz_0_0.v" \
"../../../../VGA01.ip_user_files/bd/top/ip/top_blk_mem_gen_0_0/sim/top_blk_mem_gen_0_0.v" \
"../../../../VGA01.ip_user_files/bd/top/ip/top_xlconstant_0_0/sim/top_xlconstant_0_0.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
