$date
Wed Oct 24 16:59:41 2018
$end
$version
Icarus Verilog
$end
$timescale
1ns
$end
$scope module DualPortedMem_tb $end
$var wire 32 ! dataOutB [31:0] $end
$var wire 32 " dataOutA [31:0] $end
$var reg 5 # addrA [4:0] $end
$var reg 5 $ addrB [4:0] $end
$var reg 1 % clk $end
$var reg 32 & dataInA [31:0] $end
$var reg 32 ' dataInB [31:0] $end
$var reg 1 ( memWriteA $end
$var reg 1 ) memWriteB $end
$var reg 1 * rst $end
$scope module uut $end
$var wire 5 + addrA [4:0] $end
$var wire 5 , addrB [4:0] $end
$var wire 1 % clk $end
$var wire 32 - dataInA [31:0] $end
$var wire 32 . dataInB [31:0] $end
$var wire 1 ( memWriteA $end
$var wire 1 ) memWriteB $end
$var wire 1 * rst $end
$var wire 32 / dataOutB [31:0] $end
$var wire 32 0 dataOutA [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx 0
bx /
b0 .
b0 -
b0 ,
b0 +
1*
0)
0(
b0 '
b0 &
0%
b0 $
b0 #
bx "
bx !
$end
#5
1%
#10
b0 "
b0 0
0%
b10110 '
b10110 .
b10110 $
b10110 ,
b101 #
b101 +
1(
0*
#15
1%
#20
b0 !
b0 /
0%
b1011 $
b1011 ,
b10110 #
b10110 +
1)
#25
1%
#30
b10101 "
b10101 0
b10001 !
b10001 /
0%
b10001 $
b10001 ,
b10101 #
b10101 +
0(
0)
#35
1%
#40
b0 !
b0 /
0%
b1001101 '
b1001101 .
1)
#45
1%
#50
b1001101 !
b1001101 /
0%
0)
#55
1%
#60
bx "
bx 0
b0 !
b0 /
0%
b1100100 '
b1100100 .
b0 $
b0 ,
b0 #
b0 +
1)
#65
b0 "
b0 0
1%
#70
0%
0)
#75
1%
#80
0%
#85
1%
