#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000002ab74db52b0 .scope module, "tb_MIPS_Single_Cycle" "tb_MIPS_Single_Cycle" 2 18;
 .timescale -12 -12;
v000002ab74e1d2a0_0 .var "clk", 0 0;
v000002ab74e1d0c0_0 .var "cnt", 31 0;
v000002ab74e1db60_0 .var "rst_n", 0 0;
E_000002ab74dafb60 .event negedge, v000002ab74dc01f0_0;
S_000002ab74db5440 .scope module, "u_MIPS_Single_Cycle" "MIPS_Single_Cycle" 2 55, 3 17 0, S_000002ab74db52b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
L_000002ab74dbd810 .functor AND 1, v000002ab74dbf930_0, L_000002ab74e1fc10, C4<1>, C4<1>;
L_000002ab74dbd570 .functor BUFZ 32, L_000002ab74dbd8f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002ab74e1bc90_0 .net "ALUControl", 2 0, v000002ab74dbf6b0_0;  1 drivers
v000002ab74e1a070_0 .net "ALUOp", 1 0, v000002ab74dbfe30_0;  1 drivers
v000002ab74e1a1b0_0 .net "ALUResult", 31 0, v000002ab74dbff70_0;  1 drivers
v000002ab74e1b510_0 .net "ALUSrc", 0 0, v000002ab74dbfcf0_0;  1 drivers
v000002ab74e1b0b0_0 .net "Branch", 0 0, v000002ab74dbf930_0;  1 drivers
v000002ab74e1bdd0_0 .net "Instr", 31 0, L_000002ab74e1c9e0;  1 drivers
v000002ab74e1a2f0_0 .net "Jump", 0 0, v000002ab74dc0dd0_0;  1 drivers
v000002ab74e1a390_0 .net "MemWrite", 0 0, v000002ab74dc0f10_0;  1 drivers
v000002ab74e1b150_0 .net "MemtoReg", 0 0, v000002ab74dbfa70_0;  1 drivers
v000002ab74e1b290_0 .net "PC", 31 0, v000002ab74e1bab0_0;  1 drivers
v000002ab74e1b3d0_0 .net "PCSrc", 0 0, L_000002ab74dbd810;  1 drivers
v000002ab74e1b5b0_0 .net "RD2", 31 0, L_000002ab74dbd8f0;  1 drivers
v000002ab74e1b650_0 .net "ReadData", 31 0, v000002ab74dc0b50_0;  1 drivers
v000002ab74e1dde0_0 .net "RegDst", 0 0, v000002ab74dbfed0_0;  1 drivers
v000002ab74e1d520_0 .net "RegWrite", 0 0, v000002ab74dc0ab0_0;  1 drivers
v000002ab74e1d340_0 .net "SignImm", 31 0, L_000002ab74e1ef90;  1 drivers
v000002ab74e1d3e0_0 .net "SrcA", 31 0, L_000002ab74dbd2d0;  1 drivers
v000002ab74e1d020_0 .net "SrcB", 31 0, L_000002ab74e1c620;  1 drivers
v000002ab74e1d480_0 .net "WD3", 31 0, L_000002ab74e1dca0;  1 drivers
v000002ab74e1cda0_0 .net "WriteData", 31 0, L_000002ab74dbd570;  1 drivers
v000002ab74e1cb20_0 .net "WriteReg", 4 0, L_000002ab74e1cee0;  1 drivers
v000002ab74e1d700_0 .net "Zero", 0 0, L_000002ab74e1fc10;  1 drivers
v000002ab74e1cbc0_0 .net *"_ivl_3", 4 0, L_000002ab74e1cd00;  1 drivers
v000002ab74e1c8a0_0 .net *"_ivl_5", 4 0, L_000002ab74e1ce40;  1 drivers
v000002ab74e1cc60_0 .net "clk", 0 0, v000002ab74e1d2a0_0;  1 drivers
v000002ab74e1de80_0 .net "rst_n", 0 0, v000002ab74e1db60_0;  1 drivers
L_000002ab74e1cd00 .part L_000002ab74e1c9e0, 11, 5;
L_000002ab74e1ce40 .part L_000002ab74e1c9e0, 16, 5;
L_000002ab74e1cee0 .functor MUXZ 5, L_000002ab74e1ce40, L_000002ab74e1cd00, v000002ab74dbfed0_0, C4<>;
L_000002ab74e1c620 .functor MUXZ 32, L_000002ab74dbd8f0, L_000002ab74e1ef90, v000002ab74dbfcf0_0, C4<>;
L_000002ab74e1dca0 .functor MUXZ 32, v000002ab74dbff70_0, v000002ab74dc0b50_0, v000002ab74dbfa70_0, C4<>;
L_000002ab74e1d160 .part L_000002ab74e1c9e0, 0, 26;
L_000002ab74e1dc00 .part L_000002ab74e1c9e0, 26, 6;
L_000002ab74e1ca80 .part L_000002ab74e1c9e0, 21, 5;
L_000002ab74e1f670 .part L_000002ab74e1c9e0, 16, 5;
L_000002ab74e1f490 .part L_000002ab74e1c9e0, 0, 16;
L_000002ab74e1eb30 .part L_000002ab74e1c9e0, 0, 6;
S_000002ab74e66c80 .scope module, "u_ALU" "ALU" 3 111, 4 17 0, S_000002ab74db5440;
 .timescale -12 -12;
    .port_info 0 /INPUT 32 "SrcA";
    .port_info 1 /INPUT 32 "SrcB";
    .port_info 2 /INPUT 3 "ALUControl";
    .port_info 3 /OUTPUT 32 "ALUResult";
    .port_info 4 /OUTPUT 1 "Zero";
v000002ab74dbf2f0_0 .net "ALUControl", 2 0, v000002ab74dbf6b0_0;  alias, 1 drivers
v000002ab74dbff70_0 .var "ALUResult", 31 0;
v000002ab74dc0e70_0 .net "SrcA", 31 0, L_000002ab74dbd2d0;  alias, 1 drivers
v000002ab74dc0330_0 .net "SrcB", 31 0, L_000002ab74e1c620;  alias, 1 drivers
v000002ab74dbf4d0_0 .net "Zero", 0 0, L_000002ab74e1fc10;  alias, 1 drivers
L_000002ab74e702c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002ab74dc08d0_0 .net/2u *"_ivl_0", 31 0, L_000002ab74e702c8;  1 drivers
v000002ab74dc1050_0 .net *"_ivl_2", 0 0, L_000002ab74e1ebd0;  1 drivers
L_000002ab74e70310 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002ab74dbfbb0_0 .net/2u *"_ivl_4", 0 0, L_000002ab74e70310;  1 drivers
L_000002ab74e70358 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000002ab74dbf9d0_0 .net/2u *"_ivl_6", 0 0, L_000002ab74e70358;  1 drivers
E_000002ab74db0220 .event anyedge, v000002ab74dbf2f0_0, v000002ab74dc0e70_0, v000002ab74dc0330_0;
L_000002ab74e1ebd0 .cmp/ne 32, v000002ab74dbff70_0, L_000002ab74e702c8;
L_000002ab74e1fc10 .functor MUXZ 1, L_000002ab74e70358, L_000002ab74e70310, L_000002ab74e1ebd0, C4<>;
S_000002ab74e66e10 .scope module, "u_ALU_Control_Unit" "ALU_Control_Unit" 3 105, 5 17 0, S_000002ab74db5440;
 .timescale -12 -12;
    .port_info 0 /INPUT 6 "Funct";
    .port_info 1 /INPUT 2 "ALUOp";
    .port_info 2 /OUTPUT 3 "ALUControl";
v000002ab74dbf6b0_0 .var "ALUControl", 2 0;
v000002ab74dc0a10_0 .net "ALUOp", 1 0, v000002ab74dbfe30_0;  alias, 1 drivers
v000002ab74dbf890_0 .net "Funct", 5 0, L_000002ab74e1eb30;  1 drivers
E_000002ab74dafde0 .event anyedge, v000002ab74dc0a10_0, v000002ab74dbf890_0;
S_000002ab74d76fa0 .scope module, "u_Control_Unit" "Control_Unit" 3 65, 6 17 0, S_000002ab74db5440;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /OUTPUT 2 "ALUOp";
    .port_info 3 /OUTPUT 1 "MemWrite";
    .port_info 4 /OUTPUT 1 "RegWrite";
    .port_info 5 /OUTPUT 1 "RegDst";
    .port_info 6 /OUTPUT 1 "MemtoReg";
    .port_info 7 /OUTPUT 1 "ALUSrc";
    .port_info 8 /OUTPUT 1 "Branch";
    .port_info 9 /OUTPUT 1 "Jump";
    .port_info 10 /INPUT 6 "Opcode";
v000002ab74dbfe30_0 .var "ALUOp", 1 0;
v000002ab74dbfcf0_0 .var "ALUSrc", 0 0;
v000002ab74dbf930_0 .var "Branch", 0 0;
v000002ab74dc0dd0_0 .var "Jump", 0 0;
v000002ab74dc0f10_0 .var "MemWrite", 0 0;
v000002ab74dbfa70_0 .var "MemtoReg", 0 0;
v000002ab74dbf570_0 .net "Opcode", 5 0, L_000002ab74e1dc00;  1 drivers
v000002ab74dbfed0_0 .var "RegDst", 0 0;
v000002ab74dc0ab0_0 .var "RegWrite", 0 0;
v000002ab74dc01f0_0 .net "clk", 0 0, v000002ab74e1d2a0_0;  alias, 1 drivers
v000002ab74dc05b0_0 .net "rst_n", 0 0, v000002ab74e1db60_0;  alias, 1 drivers
E_000002ab74db0160 .event anyedge, v000002ab74dbf570_0;
S_000002ab74d77130 .scope module, "u_Data_Memory" "Data_Memory" 3 95, 7 17 0, S_000002ab74db5440;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 32 "A";
    .port_info 3 /INPUT 32 "WD";
    .port_info 4 /INPUT 1 "WE";
    .port_info 5 /OUTPUT 32 "RD";
v000002ab74dc0290_0 .net "A", 31 0, v000002ab74dbff70_0;  alias, 1 drivers
v000002ab74dbfb10 .array "DATA_MEM", 0 84, 31 0;
v000002ab74dc0b50_0 .var "RD", 31 0;
v000002ab74dbfc50_0 .net "WD", 31 0, L_000002ab74dbd570;  alias, 1 drivers
v000002ab74dc03d0_0 .net "WE", 0 0, v000002ab74dc0f10_0;  alias, 1 drivers
v000002ab74dc0bf0_0 .net "clk", 0 0, v000002ab74e1d2a0_0;  alias, 1 drivers
v000002ab74dc0010_0 .var/i "fd", 31 0;
v000002ab74dc1190_0 .net "rst_n", 0 0, v000002ab74e1db60_0;  alias, 1 drivers
E_000002ab74daf2a0 .event posedge, v000002ab74dc01f0_0;
v000002ab74dbfb10_0 .array/port v000002ab74dbfb10, 0;
v000002ab74dbfb10_1 .array/port v000002ab74dbfb10, 1;
v000002ab74dbfb10_2 .array/port v000002ab74dbfb10, 2;
E_000002ab74daf360/0 .event anyedge, v000002ab74dbff70_0, v000002ab74dbfb10_0, v000002ab74dbfb10_1, v000002ab74dbfb10_2;
v000002ab74dbfb10_3 .array/port v000002ab74dbfb10, 3;
v000002ab74dbfb10_4 .array/port v000002ab74dbfb10, 4;
v000002ab74dbfb10_5 .array/port v000002ab74dbfb10, 5;
v000002ab74dbfb10_6 .array/port v000002ab74dbfb10, 6;
E_000002ab74daf360/1 .event anyedge, v000002ab74dbfb10_3, v000002ab74dbfb10_4, v000002ab74dbfb10_5, v000002ab74dbfb10_6;
v000002ab74dbfb10_7 .array/port v000002ab74dbfb10, 7;
v000002ab74dbfb10_8 .array/port v000002ab74dbfb10, 8;
v000002ab74dbfb10_9 .array/port v000002ab74dbfb10, 9;
v000002ab74dbfb10_10 .array/port v000002ab74dbfb10, 10;
E_000002ab74daf360/2 .event anyedge, v000002ab74dbfb10_7, v000002ab74dbfb10_8, v000002ab74dbfb10_9, v000002ab74dbfb10_10;
v000002ab74dbfb10_11 .array/port v000002ab74dbfb10, 11;
v000002ab74dbfb10_12 .array/port v000002ab74dbfb10, 12;
v000002ab74dbfb10_13 .array/port v000002ab74dbfb10, 13;
v000002ab74dbfb10_14 .array/port v000002ab74dbfb10, 14;
E_000002ab74daf360/3 .event anyedge, v000002ab74dbfb10_11, v000002ab74dbfb10_12, v000002ab74dbfb10_13, v000002ab74dbfb10_14;
v000002ab74dbfb10_15 .array/port v000002ab74dbfb10, 15;
v000002ab74dbfb10_16 .array/port v000002ab74dbfb10, 16;
v000002ab74dbfb10_17 .array/port v000002ab74dbfb10, 17;
v000002ab74dbfb10_18 .array/port v000002ab74dbfb10, 18;
E_000002ab74daf360/4 .event anyedge, v000002ab74dbfb10_15, v000002ab74dbfb10_16, v000002ab74dbfb10_17, v000002ab74dbfb10_18;
v000002ab74dbfb10_19 .array/port v000002ab74dbfb10, 19;
v000002ab74dbfb10_20 .array/port v000002ab74dbfb10, 20;
v000002ab74dbfb10_21 .array/port v000002ab74dbfb10, 21;
v000002ab74dbfb10_22 .array/port v000002ab74dbfb10, 22;
E_000002ab74daf360/5 .event anyedge, v000002ab74dbfb10_19, v000002ab74dbfb10_20, v000002ab74dbfb10_21, v000002ab74dbfb10_22;
v000002ab74dbfb10_23 .array/port v000002ab74dbfb10, 23;
v000002ab74dbfb10_24 .array/port v000002ab74dbfb10, 24;
v000002ab74dbfb10_25 .array/port v000002ab74dbfb10, 25;
v000002ab74dbfb10_26 .array/port v000002ab74dbfb10, 26;
E_000002ab74daf360/6 .event anyedge, v000002ab74dbfb10_23, v000002ab74dbfb10_24, v000002ab74dbfb10_25, v000002ab74dbfb10_26;
v000002ab74dbfb10_27 .array/port v000002ab74dbfb10, 27;
v000002ab74dbfb10_28 .array/port v000002ab74dbfb10, 28;
v000002ab74dbfb10_29 .array/port v000002ab74dbfb10, 29;
v000002ab74dbfb10_30 .array/port v000002ab74dbfb10, 30;
E_000002ab74daf360/7 .event anyedge, v000002ab74dbfb10_27, v000002ab74dbfb10_28, v000002ab74dbfb10_29, v000002ab74dbfb10_30;
v000002ab74dbfb10_31 .array/port v000002ab74dbfb10, 31;
v000002ab74dbfb10_32 .array/port v000002ab74dbfb10, 32;
v000002ab74dbfb10_33 .array/port v000002ab74dbfb10, 33;
v000002ab74dbfb10_34 .array/port v000002ab74dbfb10, 34;
E_000002ab74daf360/8 .event anyedge, v000002ab74dbfb10_31, v000002ab74dbfb10_32, v000002ab74dbfb10_33, v000002ab74dbfb10_34;
v000002ab74dbfb10_35 .array/port v000002ab74dbfb10, 35;
v000002ab74dbfb10_36 .array/port v000002ab74dbfb10, 36;
v000002ab74dbfb10_37 .array/port v000002ab74dbfb10, 37;
v000002ab74dbfb10_38 .array/port v000002ab74dbfb10, 38;
E_000002ab74daf360/9 .event anyedge, v000002ab74dbfb10_35, v000002ab74dbfb10_36, v000002ab74dbfb10_37, v000002ab74dbfb10_38;
v000002ab74dbfb10_39 .array/port v000002ab74dbfb10, 39;
v000002ab74dbfb10_40 .array/port v000002ab74dbfb10, 40;
v000002ab74dbfb10_41 .array/port v000002ab74dbfb10, 41;
v000002ab74dbfb10_42 .array/port v000002ab74dbfb10, 42;
E_000002ab74daf360/10 .event anyedge, v000002ab74dbfb10_39, v000002ab74dbfb10_40, v000002ab74dbfb10_41, v000002ab74dbfb10_42;
v000002ab74dbfb10_43 .array/port v000002ab74dbfb10, 43;
v000002ab74dbfb10_44 .array/port v000002ab74dbfb10, 44;
v000002ab74dbfb10_45 .array/port v000002ab74dbfb10, 45;
v000002ab74dbfb10_46 .array/port v000002ab74dbfb10, 46;
E_000002ab74daf360/11 .event anyedge, v000002ab74dbfb10_43, v000002ab74dbfb10_44, v000002ab74dbfb10_45, v000002ab74dbfb10_46;
v000002ab74dbfb10_47 .array/port v000002ab74dbfb10, 47;
v000002ab74dbfb10_48 .array/port v000002ab74dbfb10, 48;
v000002ab74dbfb10_49 .array/port v000002ab74dbfb10, 49;
v000002ab74dbfb10_50 .array/port v000002ab74dbfb10, 50;
E_000002ab74daf360/12 .event anyedge, v000002ab74dbfb10_47, v000002ab74dbfb10_48, v000002ab74dbfb10_49, v000002ab74dbfb10_50;
v000002ab74dbfb10_51 .array/port v000002ab74dbfb10, 51;
v000002ab74dbfb10_52 .array/port v000002ab74dbfb10, 52;
v000002ab74dbfb10_53 .array/port v000002ab74dbfb10, 53;
v000002ab74dbfb10_54 .array/port v000002ab74dbfb10, 54;
E_000002ab74daf360/13 .event anyedge, v000002ab74dbfb10_51, v000002ab74dbfb10_52, v000002ab74dbfb10_53, v000002ab74dbfb10_54;
v000002ab74dbfb10_55 .array/port v000002ab74dbfb10, 55;
v000002ab74dbfb10_56 .array/port v000002ab74dbfb10, 56;
v000002ab74dbfb10_57 .array/port v000002ab74dbfb10, 57;
v000002ab74dbfb10_58 .array/port v000002ab74dbfb10, 58;
E_000002ab74daf360/14 .event anyedge, v000002ab74dbfb10_55, v000002ab74dbfb10_56, v000002ab74dbfb10_57, v000002ab74dbfb10_58;
v000002ab74dbfb10_59 .array/port v000002ab74dbfb10, 59;
v000002ab74dbfb10_60 .array/port v000002ab74dbfb10, 60;
v000002ab74dbfb10_61 .array/port v000002ab74dbfb10, 61;
v000002ab74dbfb10_62 .array/port v000002ab74dbfb10, 62;
E_000002ab74daf360/15 .event anyedge, v000002ab74dbfb10_59, v000002ab74dbfb10_60, v000002ab74dbfb10_61, v000002ab74dbfb10_62;
v000002ab74dbfb10_63 .array/port v000002ab74dbfb10, 63;
v000002ab74dbfb10_64 .array/port v000002ab74dbfb10, 64;
v000002ab74dbfb10_65 .array/port v000002ab74dbfb10, 65;
v000002ab74dbfb10_66 .array/port v000002ab74dbfb10, 66;
E_000002ab74daf360/16 .event anyedge, v000002ab74dbfb10_63, v000002ab74dbfb10_64, v000002ab74dbfb10_65, v000002ab74dbfb10_66;
v000002ab74dbfb10_67 .array/port v000002ab74dbfb10, 67;
v000002ab74dbfb10_68 .array/port v000002ab74dbfb10, 68;
v000002ab74dbfb10_69 .array/port v000002ab74dbfb10, 69;
v000002ab74dbfb10_70 .array/port v000002ab74dbfb10, 70;
E_000002ab74daf360/17 .event anyedge, v000002ab74dbfb10_67, v000002ab74dbfb10_68, v000002ab74dbfb10_69, v000002ab74dbfb10_70;
v000002ab74dbfb10_71 .array/port v000002ab74dbfb10, 71;
v000002ab74dbfb10_72 .array/port v000002ab74dbfb10, 72;
v000002ab74dbfb10_73 .array/port v000002ab74dbfb10, 73;
v000002ab74dbfb10_74 .array/port v000002ab74dbfb10, 74;
E_000002ab74daf360/18 .event anyedge, v000002ab74dbfb10_71, v000002ab74dbfb10_72, v000002ab74dbfb10_73, v000002ab74dbfb10_74;
v000002ab74dbfb10_75 .array/port v000002ab74dbfb10, 75;
v000002ab74dbfb10_76 .array/port v000002ab74dbfb10, 76;
v000002ab74dbfb10_77 .array/port v000002ab74dbfb10, 77;
v000002ab74dbfb10_78 .array/port v000002ab74dbfb10, 78;
E_000002ab74daf360/19 .event anyedge, v000002ab74dbfb10_75, v000002ab74dbfb10_76, v000002ab74dbfb10_77, v000002ab74dbfb10_78;
v000002ab74dbfb10_79 .array/port v000002ab74dbfb10, 79;
v000002ab74dbfb10_80 .array/port v000002ab74dbfb10, 80;
v000002ab74dbfb10_81 .array/port v000002ab74dbfb10, 81;
v000002ab74dbfb10_82 .array/port v000002ab74dbfb10, 82;
E_000002ab74daf360/20 .event anyedge, v000002ab74dbfb10_79, v000002ab74dbfb10_80, v000002ab74dbfb10_81, v000002ab74dbfb10_82;
v000002ab74dbfb10_83 .array/port v000002ab74dbfb10, 83;
v000002ab74dbfb10_84 .array/port v000002ab74dbfb10, 84;
E_000002ab74daf360/21 .event anyedge, v000002ab74dbfb10_83, v000002ab74dbfb10_84;
E_000002ab74daf360 .event/or E_000002ab74daf360/0, E_000002ab74daf360/1, E_000002ab74daf360/2, E_000002ab74daf360/3, E_000002ab74daf360/4, E_000002ab74daf360/5, E_000002ab74daf360/6, E_000002ab74daf360/7, E_000002ab74daf360/8, E_000002ab74daf360/9, E_000002ab74daf360/10, E_000002ab74daf360/11, E_000002ab74daf360/12, E_000002ab74daf360/13, E_000002ab74daf360/14, E_000002ab74daf360/15, E_000002ab74daf360/16, E_000002ab74daf360/17, E_000002ab74daf360/18, E_000002ab74daf360/19, E_000002ab74daf360/20, E_000002ab74daf360/21;
S_000002ab74d97230 .scope module, "u_Imm_Sign_Extend" "Imm_Sign_Extend" 3 90, 8 17 0, S_000002ab74db5440;
 .timescale -12 -12;
    .port_info 0 /INPUT 16 "Immediate";
    .port_info 1 /OUTPUT 32 "SignImm";
v000002ab74dc0470_0 .net "Immediate", 15 0, L_000002ab74e1f490;  1 drivers
v000002ab74dc00b0_0 .net "SignImm", 31 0, L_000002ab74e1ef90;  alias, 1 drivers
v000002ab74dc0c90_0 .net *"_ivl_1", 0 0, L_000002ab74e1f0d0;  1 drivers
v000002ab74dc0150_0 .net *"_ivl_2", 15 0, L_000002ab74e1f350;  1 drivers
L_000002ab74e1f0d0 .part L_000002ab74e1f490, 15, 1;
LS_000002ab74e1f350_0_0 .concat [ 1 1 1 1], L_000002ab74e1f0d0, L_000002ab74e1f0d0, L_000002ab74e1f0d0, L_000002ab74e1f0d0;
LS_000002ab74e1f350_0_4 .concat [ 1 1 1 1], L_000002ab74e1f0d0, L_000002ab74e1f0d0, L_000002ab74e1f0d0, L_000002ab74e1f0d0;
LS_000002ab74e1f350_0_8 .concat [ 1 1 1 1], L_000002ab74e1f0d0, L_000002ab74e1f0d0, L_000002ab74e1f0d0, L_000002ab74e1f0d0;
LS_000002ab74e1f350_0_12 .concat [ 1 1 1 1], L_000002ab74e1f0d0, L_000002ab74e1f0d0, L_000002ab74e1f0d0, L_000002ab74e1f0d0;
L_000002ab74e1f350 .concat [ 4 4 4 4], LS_000002ab74e1f350_0_0, LS_000002ab74e1f350_0_4, LS_000002ab74e1f350_0_8, LS_000002ab74e1f350_0_12;
L_000002ab74e1ef90 .concat [ 16 16 0 0], L_000002ab74e1f490, L_000002ab74e1f350;
S_000002ab74d9f3a0 .scope module, "u_Instr_Memory" "Instr_Memory" 3 60, 9 17 0, S_000002ab74db5440;
 .timescale -12 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /OUTPUT 32 "RD";
v000002ab74dbf390_0 .net "A", 31 0, v000002ab74e1bab0_0;  alias, 1 drivers
v000002ab74dc0510 .array "Instr_Reg", 0 71, 7 0;
v000002ab74dbf610_0 .net "RD", 31 0, L_000002ab74e1c9e0;  alias, 1 drivers
v000002ab74dc0d30_0 .net *"_ivl_0", 7 0, L_000002ab74e1c6c0;  1 drivers
v000002ab74dc10f0_0 .net *"_ivl_10", 7 0, L_000002ab74e1c080;  1 drivers
v000002ab74dc0650_0 .net *"_ivl_12", 7 0, L_000002ab74e1d7a0;  1 drivers
L_000002ab74e701a8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v000002ab74dc0fb0_0 .net/2u *"_ivl_14", 31 0, L_000002ab74e701a8;  1 drivers
v000002ab74dc06f0_0 .net *"_ivl_16", 31 0, L_000002ab74e1d8e0;  1 drivers
v000002ab74dbf430_0 .net *"_ivl_18", 7 0, L_000002ab74e1da20;  1 drivers
v000002ab74dbf750_0 .net *"_ivl_2", 7 0, L_000002ab74e1d200;  1 drivers
v000002ab74dbf7f0_0 .net *"_ivl_20", 7 0, L_000002ab74e1df20;  1 drivers
L_000002ab74e701f0 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v000002ab74dbfd90_0 .net/2u *"_ivl_22", 31 0, L_000002ab74e701f0;  1 drivers
v000002ab74dc0790_0 .net *"_ivl_24", 31 0, L_000002ab74e1c1c0;  1 drivers
v000002ab74dc0830_0 .net *"_ivl_26", 7 0, L_000002ab74e1c120;  1 drivers
v000002ab74da6810_0 .net *"_ivl_4", 7 0, L_000002ab74e1c760;  1 drivers
L_000002ab74e70160 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000002ab74e1abb0_0 .net/2u *"_ivl_6", 31 0, L_000002ab74e70160;  1 drivers
v000002ab74e1a7f0_0 .net *"_ivl_8", 31 0, L_000002ab74e1d660;  1 drivers
L_000002ab74e1c6c0 .array/port v000002ab74dc0510, v000002ab74e1bab0_0;
L_000002ab74e1d200 .concat [ 8 0 0 0], L_000002ab74e1c6c0;
L_000002ab74e1c760 .array/port v000002ab74dc0510, L_000002ab74e1d660;
L_000002ab74e1d660 .arith/sum 32, v000002ab74e1bab0_0, L_000002ab74e70160;
L_000002ab74e1c080 .concat [ 8 0 0 0], L_000002ab74e1c760;
L_000002ab74e1d7a0 .array/port v000002ab74dc0510, L_000002ab74e1d8e0;
L_000002ab74e1d8e0 .arith/sum 32, v000002ab74e1bab0_0, L_000002ab74e701a8;
L_000002ab74e1da20 .concat [ 8 0 0 0], L_000002ab74e1d7a0;
L_000002ab74e1df20 .array/port v000002ab74dc0510, L_000002ab74e1c1c0;
L_000002ab74e1c1c0 .arith/sum 32, v000002ab74e1bab0_0, L_000002ab74e701f0;
L_000002ab74e1c120 .concat [ 8 0 0 0], L_000002ab74e1df20;
L_000002ab74e1c9e0 .concat [ 8 8 8 8], L_000002ab74e1c120, L_000002ab74e1da20, L_000002ab74e1c080, L_000002ab74e1d200;
S_000002ab74da0160 .scope module, "u_PC_Counter" "PC_Counter" 3 50, 10 17 0, S_000002ab74db5440;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "PCSrc";
    .port_info 3 /INPUT 1 "Jump";
    .port_info 4 /INPUT 32 "SignImm";
    .port_info 5 /INPUT 26 "Jump_low_26Bit";
    .port_info 6 /OUTPUT 32 "PC";
v000002ab74e1a4d0_0 .net "Jump", 0 0, v000002ab74dc0dd0_0;  alias, 1 drivers
v000002ab74e1b6f0_0 .net "Jump_low_26Bit", 25 0, L_000002ab74e1d160;  1 drivers
v000002ab74e1bab0_0 .var "PC", 31 0;
v000002ab74e1bf10_0 .net "PCBranch", 31 0, L_000002ab74e1d840;  1 drivers
v000002ab74e1a250_0 .net "PCJump", 31 0, L_000002ab74e1c300;  1 drivers
v000002ab74e1ab10_0 .net "PCPlus4", 31 0, L_000002ab74e1c3a0;  1 drivers
v000002ab74e1b1f0_0 .net "PCSrc", 0 0, L_000002ab74dbd810;  alias, 1 drivers
v000002ab74e1aed0_0 .net "PC_Next", 31 0, L_000002ab74e1cf80;  1 drivers
v000002ab74e1a6b0_0 .net "SignImm", 31 0, L_000002ab74e1ef90;  alias, 1 drivers
L_000002ab74e70088 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000002ab74e1af70_0 .net/2u *"_ivl_0", 31 0, L_000002ab74e70088;  1 drivers
v000002ab74e1be70_0 .net *"_ivl_13", 3 0, L_000002ab74e1c260;  1 drivers
v000002ab74e1a570_0 .net *"_ivl_14", 3 0, L_000002ab74e1d5c0;  1 drivers
v000002ab74e1b8d0_0 .net *"_ivl_16", 25 0, L_000002ab74e1c4e0;  1 drivers
L_000002ab74e70118 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002ab74e1a430_0 .net/2u *"_ivl_18", 1 0, L_000002ab74e70118;  1 drivers
v000002ab74e1a110_0 .net *"_ivl_22", 31 0, L_000002ab74e1c580;  1 drivers
v000002ab74e1b330_0 .net *"_ivl_4", 31 0, L_000002ab74e1dac0;  1 drivers
v000002ab74e1bbf0_0 .net *"_ivl_6", 29 0, L_000002ab74e1d980;  1 drivers
L_000002ab74e700d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002ab74e1ba10_0 .net *"_ivl_8", 1 0, L_000002ab74e700d0;  1 drivers
v000002ab74e1b790_0 .net "clk", 0 0, v000002ab74e1d2a0_0;  alias, 1 drivers
v000002ab74e1ac50_0 .net "rst_n", 0 0, v000002ab74e1db60_0;  alias, 1 drivers
L_000002ab74e1c3a0 .arith/sum 32, v000002ab74e1bab0_0, L_000002ab74e70088;
L_000002ab74e1d980 .part L_000002ab74e1ef90, 0, 30;
L_000002ab74e1dac0 .concat [ 2 30 0 0], L_000002ab74e700d0, L_000002ab74e1d980;
L_000002ab74e1d840 .arith/sum 32, L_000002ab74e1dac0, L_000002ab74e1c3a0;
L_000002ab74e1c260 .part L_000002ab74e1c3a0, 28, 4;
L_000002ab74e1d5c0 .concat [ 4 0 0 0], L_000002ab74e1c260;
L_000002ab74e1c4e0 .concat [ 26 0 0 0], L_000002ab74e1d160;
L_000002ab74e1c300 .concat [ 2 26 4 0], L_000002ab74e70118, L_000002ab74e1c4e0, L_000002ab74e1d5c0;
L_000002ab74e1c580 .functor MUXZ 32, L_000002ab74e1c3a0, L_000002ab74e1d840, L_000002ab74dbd810, C4<>;
L_000002ab74e1cf80 .functor MUXZ 32, L_000002ab74e1c580, L_000002ab74e1c300, v000002ab74dc0dd0_0, C4<>;
S_000002ab74da02f0 .scope module, "u_Reg_File" "Reg_File" 3 79, 11 17 0, S_000002ab74db5440;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 5 "A1";
    .port_info 2 /INPUT 5 "A2";
    .port_info 3 /INPUT 5 "A3";
    .port_info 4 /INPUT 1 "RegWrite";
    .port_info 5 /INPUT 32 "WD3";
    .port_info 6 /OUTPUT 32 "RD2";
    .port_info 7 /OUTPUT 32 "RD1";
L_000002ab74dbd2d0 .functor BUFZ 32, L_000002ab74e1c440, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002ab74dbd8f0 .functor BUFZ 32, L_000002ab74e1dd40, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002ab74e1a890_0 .net "A1", 4 0, L_000002ab74e1ca80;  1 drivers
v000002ab74e1b470_0 .net "A2", 4 0, L_000002ab74e1f670;  1 drivers
v000002ab74e1b830_0 .net "A3", 4 0, L_000002ab74e1cee0;  alias, 1 drivers
v000002ab74e1a610_0 .net "RD1", 31 0, L_000002ab74dbd2d0;  alias, 1 drivers
v000002ab74e1b970_0 .net "RD2", 31 0, L_000002ab74dbd8f0;  alias, 1 drivers
v000002ab74e1b010 .array "ROM", 0 31, 31 0;
v000002ab74e1acf0_0 .net "RegWrite", 0 0, v000002ab74dc0ab0_0;  alias, 1 drivers
v000002ab74e1ad90_0 .net "WD3", 31 0, L_000002ab74e1dca0;  alias, 1 drivers
v000002ab74e1bb50_0 .net *"_ivl_0", 31 0, L_000002ab74e1c440;  1 drivers
v000002ab74e1bd30_0 .net *"_ivl_10", 6 0, L_000002ab74e1c940;  1 drivers
L_000002ab74e70280 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002ab74e1a930_0 .net *"_ivl_13", 1 0, L_000002ab74e70280;  1 drivers
v000002ab74e1a9d0_0 .net *"_ivl_2", 6 0, L_000002ab74e1c800;  1 drivers
L_000002ab74e70238 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002ab74e1ae30_0 .net *"_ivl_5", 1 0, L_000002ab74e70238;  1 drivers
v000002ab74e1a750_0 .net *"_ivl_8", 31 0, L_000002ab74e1dd40;  1 drivers
v000002ab74e1aa70_0 .net "clk", 0 0, v000002ab74e1d2a0_0;  alias, 1 drivers
L_000002ab74e1c440 .array/port v000002ab74e1b010, L_000002ab74e1c800;
L_000002ab74e1c800 .concat [ 5 2 0 0], L_000002ab74e1ca80, L_000002ab74e70238;
L_000002ab74e1dd40 .array/port v000002ab74e1b010, L_000002ab74e1c940;
L_000002ab74e1c940 .concat [ 5 2 0 0], L_000002ab74e1f670, L_000002ab74e70280;
    .scope S_000002ab74da0160;
T_0 ;
    %wait E_000002ab74daf2a0;
    %load/vec4 v000002ab74e1ac50_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002ab74e1bab0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000002ab74e1aed0_0;
    %assign/vec4 v000002ab74e1bab0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000002ab74d9f3a0;
T_1 ;
    %vpi_call 9 27 "$readmemh", "./memfile.dat", v000002ab74dc0510, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000001000111 {0 0 0};
    %end;
    .thread T_1;
    .scope S_000002ab74d76fa0;
T_2 ;
    %wait E_000002ab74db0160;
    %load/vec4 v000002ab74dbf570_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %jmp T_2.7;
T_2.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002ab74dc0ab0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002ab74dbfed0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002ab74dbfcf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002ab74dbf930_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002ab74dc0f10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002ab74dbfa70_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000002ab74dbfe30_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002ab74dc0dd0_0, 0, 1;
    %jmp T_2.7;
T_2.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002ab74dc0ab0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002ab74dbfed0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002ab74dbfcf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002ab74dbf930_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002ab74dc0f10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002ab74dbfa70_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000002ab74dbfe30_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002ab74dc0dd0_0, 0, 1;
    %jmp T_2.7;
T_2.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002ab74dc0ab0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002ab74dbfed0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002ab74dbfcf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002ab74dbf930_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002ab74dc0f10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002ab74dbfa70_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002ab74dbfe30_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002ab74dc0dd0_0, 0, 1;
    %jmp T_2.7;
T_2.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002ab74dc0ab0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002ab74dbfed0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002ab74dbfcf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002ab74dbf930_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002ab74dc0f10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002ab74dbfa70_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002ab74dbfe30_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002ab74dc0dd0_0, 0, 1;
    %jmp T_2.7;
T_2.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002ab74dc0ab0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002ab74dbfed0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002ab74dbfcf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002ab74dbf930_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002ab74dc0f10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002ab74dbfa70_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002ab74dbfe30_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002ab74dc0dd0_0, 0, 1;
    %jmp T_2.7;
T_2.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002ab74dc0ab0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002ab74dbfed0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002ab74dbfcf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002ab74dbf930_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002ab74dc0f10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002ab74dbfa70_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002ab74dbfe30_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002ab74dc0dd0_0, 0, 1;
    %jmp T_2.7;
T_2.7 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000002ab74da02f0;
T_3 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002ab74e1b010, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002ab74e1b010, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002ab74e1b010, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002ab74e1b010, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002ab74e1b010, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002ab74e1b010, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002ab74e1b010, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002ab74e1b010, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002ab74e1b010, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002ab74e1b010, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002ab74e1b010, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002ab74e1b010, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002ab74e1b010, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002ab74e1b010, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002ab74e1b010, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002ab74e1b010, 0, 4;
    %end;
    .thread T_3;
    .scope S_000002ab74da02f0;
T_4 ;
    %wait E_000002ab74daf2a0;
    %load/vec4 v000002ab74e1acf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v000002ab74e1ad90_0;
    %load/vec4 v000002ab74e1b830_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002ab74e1b010, 0, 4;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000002ab74d77130;
T_5 ;
    %wait E_000002ab74daf360;
    %ix/getv 4, v000002ab74dc0290_0;
    %load/vec4a v000002ab74dbfb10, 4;
    %store/vec4 v000002ab74dc0b50_0, 0, 32;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_000002ab74d77130;
T_6 ;
    %vpi_func 7 38 "$fopen" 32, "./MEM_Data.txt", "w" {0 0 0};
    %store/vec4 v000002ab74dc0010_0, 0, 32;
    %delay 500, 0;
    %vpi_call 7 40 "$fclose", v000002ab74dc0010_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_000002ab74d77130;
T_7 ;
    %wait E_000002ab74daf2a0;
    %load/vec4 v000002ab74dc03d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000002ab74dbfc50_0;
    %ix/getv 3, v000002ab74dc0290_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002ab74dbfb10, 0, 4;
    %vpi_call 7 46 "$fdisplay", v000002ab74dc0010_0, "The Write Address A is %h", v000002ab74dc0290_0 {0 0 0};
    %vpi_call 7 47 "$fdisplay", v000002ab74dc0010_0, "DATA_MEM[A] is %h", v000002ab74dbfc50_0 {0 0 0};
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000002ab74e66e10;
T_8 ;
    %wait E_000002ab74dafde0;
    %load/vec4 v000002ab74dc0a10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %jmp T_8.4;
T_8.0 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000002ab74dbf6b0_0, 0, 3;
    %jmp T_8.4;
T_8.1 ;
    %load/vec4 v000002ab74dbf890_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %jmp T_8.10;
T_8.5 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000002ab74dbf6b0_0, 0, 3;
    %jmp T_8.10;
T_8.6 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v000002ab74dbf6b0_0, 0, 3;
    %jmp T_8.10;
T_8.7 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002ab74dbf6b0_0, 0, 3;
    %jmp T_8.10;
T_8.8 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000002ab74dbf6b0_0, 0, 3;
    %jmp T_8.10;
T_8.9 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v000002ab74dbf6b0_0, 0, 3;
    %jmp T_8.10;
T_8.10 ;
    %pop/vec4 1;
    %jmp T_8.4;
T_8.2 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v000002ab74dbf6b0_0, 0, 3;
    %jmp T_8.4;
T_8.4 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_000002ab74e66c80;
T_9 ;
    %wait E_000002ab74db0220;
    %load/vec4 v000002ab74dbf2f0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %jmp T_9.6;
T_9.0 ;
    %load/vec4 v000002ab74dc0e70_0;
    %load/vec4 v000002ab74dc0330_0;
    %add;
    %store/vec4 v000002ab74dbff70_0, 0, 32;
    %jmp T_9.6;
T_9.1 ;
    %load/vec4 v000002ab74dc0e70_0;
    %load/vec4 v000002ab74dc0330_0;
    %sub;
    %store/vec4 v000002ab74dbff70_0, 0, 32;
    %jmp T_9.6;
T_9.2 ;
    %load/vec4 v000002ab74dc0e70_0;
    %load/vec4 v000002ab74dc0330_0;
    %and;
    %store/vec4 v000002ab74dbff70_0, 0, 32;
    %jmp T_9.6;
T_9.3 ;
    %load/vec4 v000002ab74dc0e70_0;
    %load/vec4 v000002ab74dc0330_0;
    %or;
    %store/vec4 v000002ab74dbff70_0, 0, 32;
    %jmp T_9.6;
T_9.4 ;
    %load/vec4 v000002ab74dc0e70_0;
    %load/vec4 v000002ab74dc0330_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_9.7, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_9.8, 8;
T_9.7 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_9.8, 8;
 ; End of false expr.
    %blend;
T_9.8;
    %store/vec4 v000002ab74dbff70_0, 0, 32;
    %jmp T_9.6;
T_9.6 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_000002ab74db52b0;
T_10 ;
    %vpi_call 2 25 "$dumpfile", "MIPS_wave.vcd" {0 0 0};
    %vpi_call 2 26 "$dumpvars", 32'sb00000000000000000000000000000000, S_000002ab74db52b0 {0 0 0};
    %end;
    .thread T_10;
    .scope S_000002ab74db52b0;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002ab74e1d2a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002ab74e1db60_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002ab74e1d0c0_0, 0;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002ab74e1d2a0_0, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002ab74e1d2a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002ab74e1db60_0, 0;
T_11.0 ;
    %delay 10, 0;
    %load/vec4 v000002ab74e1d2a0_0;
    %inv;
    %assign/vec4 v000002ab74e1d2a0_0, 0;
    %jmp T_11.0;
    %end;
    .thread T_11;
    .scope S_000002ab74db52b0;
T_12 ;
    %wait E_000002ab74dafb60;
    %load/vec4 v000002ab74e1d0c0_0;
    %addi 1, 0, 32;
    %assign/vec4 v000002ab74e1d0c0_0, 0;
    %load/vec4 v000002ab74e1d0c0_0;
    %cmpi/u 17, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_12.0, 5;
    %vpi_call 2 50 "$stop" {0 0 0};
T_12.0 ;
    %jmp T_12;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "tb_MIPS_Single_Cycle.v";
    ".//MIPS_Single_Cycle.v";
    ".//ALU.v";
    ".//ALU_Control_Unit.v";
    ".//Control_Unit.v";
    ".//Data_Memory.v";
    ".//Imm_Sign_Extend.v";
    ".//Instr_Memory.v";
    ".//PC_Counter.v";
    ".//Reg_File.v";
