#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2009.vpi";
S_0x15315b8a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x153155620 .scope module, "addu_tb" "addu_tb" 3 1;
 .timescale 0 0;
v0x15316fe40_0 .net "active", 0 0, v0x15316e1d0_0;  1 drivers
v0x15316fef0_0 .var "clk", 0 0;
v0x15316ff80_0 .var "clk_enable", 0 0;
v0x153170010_0 .net "data_address", 31 0, L_0x153173820;  1 drivers
v0x1531700a0_0 .net "data_read", 0 0, L_0x153172460;  1 drivers
v0x153170170_0 .var "data_readdata", 31 0;
v0x153170200_0 .net "data_write", 0 0, L_0x1531723f0;  1 drivers
v0x1531702b0_0 .net "data_writedata", 31 0, L_0x1531731d0;  1 drivers
v0x153170360_0 .net "instr_address", 31 0, L_0x1531746c0;  1 drivers
v0x153170490_0 .var "instr_readdata", 31 0;
v0x153170520_0 .net "register_v0", 31 0, L_0x153173160;  1 drivers
v0x1531705f0_0 .var "reset", 0 0;
S_0x153142e30 .scope module, "dut" "mips_cpu_harvard" 3 78, 4 1 0, S_0x153155620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
L_0x1531723f0 .functor BUFZ 1, L_0x153171f80, C4<0>, C4<0>, C4<0>;
L_0x153172460 .functor BUFZ 1, L_0x153171ee0, C4<0>, C4<0>, C4<0>;
L_0x153172b50 .functor BUFZ 1, L_0x153171db0, C4<0>, C4<0>, C4<0>;
L_0x1531731d0 .functor BUFZ 32, L_0x153173070, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x153173360 .functor BUFZ 32, L_0x153172dc0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x153173820 .functor BUFZ 32, v0x153169f80_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x153174020 .functor OR 1, L_0x153173cc0, L_0x153173f40, C4<0>, C4<0>;
L_0x1531741f0 .functor AND 1, L_0x1531742c0, L_0x1531745a0, C4<1>, C4<1>;
L_0x1531746c0 .functor BUFZ 32, v0x15316bc70_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x15316d3b0_0 .net *"_ivl_11", 4 0, L_0x153172750;  1 drivers
v0x15316d440_0 .net *"_ivl_13", 4 0, L_0x1531727f0;  1 drivers
L_0x148068208 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x15316d4d0_0 .net/2u *"_ivl_26", 15 0, L_0x148068208;  1 drivers
v0x15316d560_0 .net *"_ivl_29", 15 0, L_0x153173410;  1 drivers
L_0x148068298 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x15316d5f0_0 .net/2u *"_ivl_36", 31 0, L_0x148068298;  1 drivers
v0x15316d6a0_0 .net *"_ivl_40", 31 0, L_0x153173b70;  1 drivers
L_0x1480682e0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x15316d750_0 .net *"_ivl_43", 25 0, L_0x1480682e0;  1 drivers
L_0x148068328 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x15316d800_0 .net/2u *"_ivl_44", 31 0, L_0x148068328;  1 drivers
v0x15316d8b0_0 .net *"_ivl_46", 0 0, L_0x153173cc0;  1 drivers
v0x15316d9c0_0 .net *"_ivl_48", 31 0, L_0x153173da0;  1 drivers
L_0x148068370 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x15316da60_0 .net *"_ivl_51", 25 0, L_0x148068370;  1 drivers
L_0x1480683b8 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x15316db10_0 .net/2u *"_ivl_52", 31 0, L_0x1480683b8;  1 drivers
v0x15316dbc0_0 .net *"_ivl_54", 0 0, L_0x153173f40;  1 drivers
v0x15316dc60_0 .net *"_ivl_58", 31 0, L_0x153174150;  1 drivers
L_0x148068400 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x15316dd10_0 .net *"_ivl_61", 25 0, L_0x148068400;  1 drivers
L_0x148068448 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x15316ddc0_0 .net/2u *"_ivl_62", 31 0, L_0x148068448;  1 drivers
v0x15316de70_0 .net *"_ivl_64", 0 0, L_0x1531742c0;  1 drivers
v0x15316e000_0 .net *"_ivl_67", 5 0, L_0x153174360;  1 drivers
L_0x148068490 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x15316e090_0 .net/2u *"_ivl_68", 5 0, L_0x148068490;  1 drivers
v0x15316e130_0 .net *"_ivl_70", 0 0, L_0x1531745a0;  1 drivers
v0x15316e1d0_0 .var "active", 0 0;
v0x15316e270_0 .net "alu_control_out", 3 0, v0x15316a3d0_0;  1 drivers
v0x15316e350_0 .net "alu_fcode", 5 0, L_0x153173280;  1 drivers
v0x15316e3e0_0 .net "alu_op", 1 0, L_0x153172250;  1 drivers
v0x15316e470_0 .net "alu_op1", 31 0, L_0x153173360;  1 drivers
v0x15316e500_0 .net "alu_op2", 31 0, L_0x1531736a0;  1 drivers
v0x15316e590_0 .net "alu_out", 31 0, v0x153169f80_0;  1 drivers
v0x15316e640_0 .net "alu_src", 0 0, L_0x153171bd0;  1 drivers
v0x15316e6f0_0 .net "alu_z_flag", 0 0, L_0x153173910;  1 drivers
v0x15316e7a0_0 .net "branch", 0 0, L_0x153172030;  1 drivers
v0x15316e850_0 .net "clk", 0 0, v0x15316fef0_0;  1 drivers
v0x15316e920_0 .net "clk_enable", 0 0, v0x15316ff80_0;  1 drivers
v0x15316e9b0_0 .net "curr_addr", 31 0, v0x15316bc70_0;  1 drivers
v0x15316df20_0 .net "curr_addr_p4", 31 0, L_0x153173a30;  1 drivers
v0x15316ec40_0 .net "data_address", 31 0, L_0x153173820;  alias, 1 drivers
v0x15316ecd0_0 .net "data_read", 0 0, L_0x153172460;  alias, 1 drivers
v0x15316ed60_0 .net "data_readdata", 31 0, v0x153170170_0;  1 drivers
v0x15316edf0_0 .net "data_write", 0 0, L_0x1531723f0;  alias, 1 drivers
v0x15316ee80_0 .net "data_writedata", 31 0, L_0x1531731d0;  alias, 1 drivers
v0x15316ef10_0 .net "instr_address", 31 0, L_0x1531746c0;  alias, 1 drivers
v0x15316efc0_0 .net "instr_opcode", 5 0, L_0x1531713c0;  1 drivers
v0x15316f080_0 .net "instr_readdata", 31 0, v0x153170490_0;  1 drivers
v0x15316f120_0 .net "j_type", 0 0, L_0x153174020;  1 drivers
v0x15316f1c0_0 .net "jr_type", 0 0, L_0x1531741f0;  1 drivers
v0x15316f260_0 .net "mem_read", 0 0, L_0x153171ee0;  1 drivers
v0x15316f310_0 .net "mem_to_reg", 0 0, L_0x153171d00;  1 drivers
v0x15316f3c0_0 .net "mem_write", 0 0, L_0x153171f80;  1 drivers
v0x15316f470_0 .var "next_instr_addr", 31 0;
v0x15316f520_0 .net "offset", 31 0, L_0x153173600;  1 drivers
v0x15316f5b0_0 .net "reg_a_read_data", 31 0, L_0x153172dc0;  1 drivers
v0x15316f660_0 .net "reg_a_read_index", 4 0, L_0x153172510;  1 drivers
v0x15316f710_0 .net "reg_b_read_data", 31 0, L_0x153173070;  1 drivers
v0x15316f7c0_0 .net "reg_b_read_index", 4 0, L_0x1531725f0;  1 drivers
v0x15316f870_0 .net "reg_dst", 0 0, L_0x153171ae0;  1 drivers
v0x15316f920_0 .net "reg_write", 0 0, L_0x153171db0;  1 drivers
v0x15316f9d0_0 .net "reg_write_data", 31 0, L_0x1531729b0;  1 drivers
v0x15316fa80_0 .net "reg_write_enable", 0 0, L_0x153172b50;  1 drivers
v0x15316fb30_0 .net "reg_write_index", 4 0, L_0x153172890;  1 drivers
v0x15316fbe0_0 .net "register_v0", 31 0, L_0x153173160;  alias, 1 drivers
v0x15316fc90_0 .net "reset", 0 0, v0x1531705f0_0;  1 drivers
E_0x15314d4b0/0 .event edge, v0x15316b160_0, v0x15316a070_0, v0x15316df20_0, v0x15316f520_0;
E_0x15314d4b0/1 .event edge, v0x15316f120_0, v0x15316f080_0, v0x15316f1c0_0, v0x15316c7b0_0;
E_0x15314d4b0 .event/or E_0x15314d4b0/0, E_0x15314d4b0/1;
L_0x1531713c0 .part v0x153170490_0, 26, 6;
L_0x153172510 .part v0x153170490_0, 21, 5;
L_0x1531725f0 .part v0x153170490_0, 16, 5;
L_0x153172750 .part v0x153170490_0, 11, 5;
L_0x1531727f0 .part v0x153170490_0, 16, 5;
L_0x153172890 .functor MUXZ 5, L_0x1531727f0, L_0x153172750, L_0x153171ae0, C4<>;
L_0x1531729b0 .functor MUXZ 32, v0x153169f80_0, v0x153170170_0, L_0x153171d00, C4<>;
L_0x153173280 .part v0x153170490_0, 0, 6;
L_0x153173410 .part v0x153170490_0, 0, 16;
L_0x153173600 .concat [ 16 16 0 0], L_0x153173410, L_0x148068208;
L_0x1531736a0 .functor MUXZ 32, L_0x153173070, L_0x153173600, L_0x153171bd0, C4<>;
L_0x153173a30 .arith/sum 32, v0x15316bc70_0, L_0x148068298;
L_0x153173b70 .concat [ 6 26 0 0], L_0x1531713c0, L_0x1480682e0;
L_0x153173cc0 .cmp/eq 32, L_0x153173b70, L_0x148068328;
L_0x153173da0 .concat [ 6 26 0 0], L_0x1531713c0, L_0x148068370;
L_0x153173f40 .cmp/eq 32, L_0x153173da0, L_0x1480683b8;
L_0x153174150 .concat [ 6 26 0 0], L_0x1531713c0, L_0x148068400;
L_0x1531742c0 .cmp/eq 32, L_0x153174150, L_0x148068448;
L_0x153174360 .part v0x153170490_0, 0, 6;
L_0x1531745a0 .cmp/ne 6, L_0x153174360, L_0x148068490;
S_0x153142af0 .scope module, "cpu_alu" "alu" 4 112, 5 1 0, S_0x153142e30;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "control";
    .port_info 1 /INPUT 32 "op1";
    .port_info 2 /INPUT 32 "op2";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "z_flag";
L_0x148068250 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x153110680_0 .net/2u *"_ivl_0", 31 0, L_0x148068250;  1 drivers
v0x153169d60_0 .net "control", 3 0, v0x15316a3d0_0;  alias, 1 drivers
v0x153169e10_0 .net "op1", 31 0, L_0x153173360;  alias, 1 drivers
v0x153169ed0_0 .net "op2", 31 0, L_0x1531736a0;  alias, 1 drivers
v0x153169f80_0 .var "result", 31 0;
v0x15316a070_0 .net "z_flag", 0 0, L_0x153173910;  alias, 1 drivers
E_0x153144970 .event edge, v0x153169ed0_0, v0x153169e10_0, v0x153169d60_0;
L_0x153173910 .cmp/eq 32, v0x153169f80_0, L_0x148068250;
S_0x15316a190 .scope module, "cpu_alu_control" "alu_control" 4 97, 6 1 0, S_0x153142e30;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "alu_opcode";
    .port_info 1 /INPUT 6 "alu_fcode";
    .port_info 2 /OUTPUT 4 "alu_control_out";
v0x15316a3d0_0 .var "alu_control_out", 3 0;
v0x15316a490_0 .net "alu_fcode", 5 0, L_0x153173280;  alias, 1 drivers
v0x15316a530_0 .net "alu_opcode", 1 0, L_0x153172250;  alias, 1 drivers
E_0x15316a3a0 .event edge, v0x15316a530_0, v0x15316a490_0;
S_0x15316a640 .scope module, "cpu_control" "control" 4 36, 7 1 0, S_0x153142e30;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "instr_opcode";
    .port_info 1 /OUTPUT 1 "reg_dst";
    .port_info 2 /OUTPUT 1 "branch";
    .port_info 3 /OUTPUT 1 "mem_read";
    .port_info 4 /OUTPUT 1 "mem_to_reg";
    .port_info 5 /OUTPUT 2 "alu_op";
    .port_info 6 /OUTPUT 1 "mem_write";
    .port_info 7 /OUTPUT 1 "alu_src";
    .port_info 8 /OUTPUT 1 "reg_write";
    .port_info 9 /OUTPUT 1 "jump";
L_0x153171ae0 .functor BUFZ 1, L_0x153171610, C4<0>, C4<0>, C4<0>;
L_0x153171bd0 .functor OR 1, L_0x153171730, L_0x153171890, C4<0>, C4<0>;
L_0x153171d00 .functor BUFZ 1, L_0x153171730, C4<0>, C4<0>, C4<0>;
L_0x153171db0 .functor OR 1, L_0x153171610, L_0x153171730, C4<0>, C4<0>;
L_0x153171ee0 .functor BUFZ 1, L_0x153171730, C4<0>, C4<0>, C4<0>;
L_0x153171f80 .functor BUFZ 1, L_0x153171890, C4<0>, C4<0>, C4<0>;
L_0x153172030 .functor BUFZ 1, L_0x1531719d0, C4<0>, C4<0>, C4<0>;
L_0x153172160 .functor BUFZ 1, L_0x153171610, C4<0>, C4<0>, C4<0>;
L_0x1531722f0 .functor BUFZ 1, L_0x1531719d0, C4<0>, C4<0>, C4<0>;
v0x15316a940_0 .net *"_ivl_0", 31 0, L_0x1531714e0;  1 drivers
L_0x1480680e8 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x15316a9f0_0 .net/2u *"_ivl_12", 5 0, L_0x1480680e8;  1 drivers
L_0x148068130 .functor BUFT 1, C4<000100>, C4<0>, C4<0>, C4<0>;
v0x15316aaa0_0 .net/2u *"_ivl_16", 5 0, L_0x148068130;  1 drivers
L_0x148068010 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x15316ab60_0 .net *"_ivl_3", 25 0, L_0x148068010;  1 drivers
v0x15316ac10_0 .net *"_ivl_37", 0 0, L_0x153172160;  1 drivers
L_0x148068058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x15316ad00_0 .net/2u *"_ivl_4", 31 0, L_0x148068058;  1 drivers
v0x15316adb0_0 .net *"_ivl_42", 0 0, L_0x1531722f0;  1 drivers
L_0x1480680a0 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x15316ae60_0 .net/2u *"_ivl_8", 5 0, L_0x1480680a0;  1 drivers
v0x15316af10_0 .net "alu_op", 1 0, L_0x153172250;  alias, 1 drivers
v0x15316b040_0 .net "alu_src", 0 0, L_0x153171bd0;  alias, 1 drivers
v0x15316b0d0_0 .net "beq", 0 0, L_0x1531719d0;  1 drivers
v0x15316b160_0 .net "branch", 0 0, L_0x153172030;  alias, 1 drivers
v0x15316b1f0_0 .net "instr_opcode", 5 0, L_0x1531713c0;  alias, 1 drivers
v0x15316b280_0 .var "jump", 0 0;
v0x15316b310_0 .net "lw", 0 0, L_0x153171730;  1 drivers
v0x15316b3b0_0 .net "mem_read", 0 0, L_0x153171ee0;  alias, 1 drivers
v0x15316b450_0 .net "mem_to_reg", 0 0, L_0x153171d00;  alias, 1 drivers
v0x15316b5f0_0 .net "mem_write", 0 0, L_0x153171f80;  alias, 1 drivers
v0x15316b690_0 .net "r_format", 0 0, L_0x153171610;  1 drivers
v0x15316b730_0 .net "reg_dst", 0 0, L_0x153171ae0;  alias, 1 drivers
v0x15316b7d0_0 .net "reg_write", 0 0, L_0x153171db0;  alias, 1 drivers
v0x15316b870_0 .net "sw", 0 0, L_0x153171890;  1 drivers
L_0x1531714e0 .concat [ 6 26 0 0], L_0x1531713c0, L_0x148068010;
L_0x153171610 .cmp/eq 32, L_0x1531714e0, L_0x148068058;
L_0x153171730 .cmp/eq 6, L_0x1531713c0, L_0x1480680a0;
L_0x153171890 .cmp/eq 6, L_0x1531713c0, L_0x1480680e8;
L_0x1531719d0 .cmp/eq 6, L_0x1531713c0, L_0x148068130;
L_0x153172250 .concat8 [ 1 1 0 0], L_0x1531722f0, L_0x153172160;
S_0x15316ba00 .scope module, "cpu_pc" "pc" 4 150, 8 1 0, S_0x153142e30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next_addr";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 32 "curr_addr";
v0x15316bbc0_0 .net "clk", 0 0, v0x15316fef0_0;  alias, 1 drivers
v0x15316bc70_0 .var "curr_addr", 31 0;
v0x15316bd20_0 .net "next_addr", 31 0, v0x15316f470_0;  1 drivers
v0x15316bde0_0 .net "reset", 0 0, v0x1531705f0_0;  alias, 1 drivers
E_0x15316bb70 .event posedge, v0x15316bbc0_0;
S_0x15316bee0 .scope module, "register" "regfile" 4 69, 9 1 0, S_0x153142e30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
    .port_info 10 /OUTPUT 32 "register_v0";
L_0x153172dc0 .functor BUFZ 32, L_0x153172c00, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x153173070 .functor BUFZ 32, L_0x153172eb0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x15316cba0_2 .array/port v0x15316cba0, 2;
L_0x153173160 .functor BUFZ 32, v0x15316cba0_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x15316c250_0 .net *"_ivl_0", 31 0, L_0x153172c00;  1 drivers
v0x15316c2f0_0 .net *"_ivl_10", 6 0, L_0x153172f50;  1 drivers
L_0x1480681c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x15316c390_0 .net *"_ivl_13", 1 0, L_0x1480681c0;  1 drivers
v0x15316c440_0 .net *"_ivl_2", 6 0, L_0x153172ca0;  1 drivers
L_0x148068178 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x15316c4f0_0 .net *"_ivl_5", 1 0, L_0x148068178;  1 drivers
v0x15316c5e0_0 .net *"_ivl_8", 31 0, L_0x153172eb0;  1 drivers
v0x15316c690_0 .net "r_clk", 0 0, v0x15316fef0_0;  alias, 1 drivers
v0x15316c720_0 .net "r_clk_enable", 0 0, v0x15316ff80_0;  alias, 1 drivers
v0x15316c7b0_0 .net "read_data1", 31 0, L_0x153172dc0;  alias, 1 drivers
v0x15316c8e0_0 .net "read_data2", 31 0, L_0x153173070;  alias, 1 drivers
v0x15316c990_0 .net "read_reg1", 4 0, L_0x153172510;  alias, 1 drivers
v0x15316ca40_0 .net "read_reg2", 4 0, L_0x1531725f0;  alias, 1 drivers
v0x15316caf0_0 .net "register_v0", 31 0, L_0x153173160;  alias, 1 drivers
v0x15316cba0 .array "registers", 0 31, 31 0;
v0x15316cf40_0 .net "reset", 0 0, v0x1531705f0_0;  alias, 1 drivers
v0x15316cff0_0 .net "write_control", 0 0, L_0x153172b50;  alias, 1 drivers
v0x15316d080_0 .net "write_data", 31 0, L_0x1531729b0;  alias, 1 drivers
v0x15316d210_0 .net "write_reg", 4 0, L_0x153172890;  alias, 1 drivers
L_0x153172c00 .array/port v0x15316cba0, L_0x153172ca0;
L_0x153172ca0 .concat [ 5 2 0 0], L_0x153172510, L_0x148068178;
L_0x153172eb0 .array/port v0x15316cba0, L_0x153172f50;
L_0x153172f50 .concat [ 5 2 0 0], L_0x1531725f0, L_0x1480681c0;
S_0x153146170 .scope module, "data_ram" "data_ram" 10 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "data_address";
    .port_info 2 /INPUT 1 "data_write";
    .port_info 3 /INPUT 1 "data_read";
    .port_info 4 /INPUT 32 "data_writedata";
    .port_info 5 /OUTPUT 32 "data_readdata";
L_0x153174860 .functor BUFZ 32, L_0x1531747c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1531706b0_0 .net *"_ivl_0", 31 0, L_0x1531747c0;  1 drivers
o0x148031db0 .functor BUFZ 1, C4<z>; HiZ drive
v0x153170750_0 .net "clk", 0 0, o0x148031db0;  0 drivers
o0x148031de0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x1531707f0_0 .net "data_address", 31 0, o0x148031de0;  0 drivers
o0x148031e10 .functor BUFZ 1, C4<z>; HiZ drive
v0x153170890_0 .net "data_read", 0 0, o0x148031e10;  0 drivers
v0x153170930_0 .net "data_readdata", 31 0, L_0x153174860;  1 drivers
o0x148031e70 .functor BUFZ 1, C4<z>; HiZ drive
v0x153170a20_0 .net "data_write", 0 0, o0x148031e70;  0 drivers
o0x148031ea0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x153170ac0_0 .net "data_writedata", 31 0, o0x148031ea0;  0 drivers
v0x153170b70_0 .var/i "i", 31 0;
v0x153170c20 .array "ram", 0 65535, 31 0;
E_0x153170680 .event posedge, v0x153170750_0;
L_0x1531747c0 .array/port v0x153170c20, o0x148031de0;
S_0x1531434d0 .scope module, "instruction_ram" "instruction_ram" 11 3;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr_address";
    .port_info 1 /OUTPUT 32 "instr_readdata";
P_0x153144860 .param/str "RAM_INIT_FILE" 0 11 7, "\000";
L_0x153174a50 .functor BUFZ 32, L_0x1531748d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x153171000_0 .net *"_ivl_0", 31 0, L_0x1531748d0;  1 drivers
v0x1531710c0_0 .net *"_ivl_3", 29 0, L_0x153174970;  1 drivers
o0x1480320b0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x153171160_0 .net "instr_address", 31 0, o0x1480320b0;  0 drivers
v0x153171200_0 .net "instr_readdata", 31 0, L_0x153174a50;  1 drivers
v0x1531712b0 .array "memory1", 0 65535, 31 0;
L_0x1531748d0 .array/port v0x1531712b0, L_0x153174970;
L_0x153174970 .part o0x1480320b0, 0, 30;
S_0x153170db0 .scope begin, "$unm_blk_11" "$unm_blk_11" 11 9, 11 9 0, S_0x1531434d0;
 .timescale 0 0;
v0x153170f70_0 .var/i "i", 31 0;
    .scope S_0x15316bee0;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15316cba0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15316cba0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15316cba0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15316cba0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15316cba0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15316cba0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15316cba0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15316cba0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15316cba0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15316cba0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15316cba0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15316cba0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15316cba0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15316cba0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15316cba0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15316cba0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15316cba0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15316cba0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15316cba0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15316cba0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15316cba0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15316cba0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15316cba0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15316cba0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15316cba0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15316cba0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15316cba0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15316cba0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15316cba0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15316cba0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15316cba0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15316cba0, 4, 0;
    %end;
    .thread T_0;
    .scope S_0x15316bee0;
T_1 ;
    %wait E_0x15316bb70;
    %load/vec4 v0x15316cf40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15316cba0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15316cba0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15316cba0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15316cba0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15316cba0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15316cba0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15316cba0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15316cba0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15316cba0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15316cba0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15316cba0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15316cba0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15316cba0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15316cba0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15316cba0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15316cba0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15316cba0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15316cba0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15316cba0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15316cba0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15316cba0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15316cba0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15316cba0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15316cba0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15316cba0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15316cba0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15316cba0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15316cba0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15316cba0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15316cba0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15316cba0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15316cba0, 0, 4;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x15316c720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x15316cff0_0;
    %load/vec4 v0x15316d210_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x15316d080_0;
    %load/vec4 v0x15316d210_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15316cba0, 0, 4;
T_1.4 ;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x15316a190;
T_2 ;
    %wait E_0x15316a3a0;
    %load/vec4 v0x15316a530_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x15316a3d0_0, 0, 4;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x15316a530_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.2, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x15316a3d0_0, 0, 4;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x15316a530_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_2.4, 4;
    %load/vec4 v0x15316a490_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %jmp T_2.11;
T_2.6 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x15316a3d0_0, 0, 4;
    %jmp T_2.11;
T_2.7 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x15316a3d0_0, 0, 4;
    %jmp T_2.11;
T_2.8 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x15316a3d0_0, 0, 4;
    %jmp T_2.11;
T_2.9 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x15316a3d0_0, 0, 4;
    %jmp T_2.11;
T_2.10 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x15316a3d0_0, 0, 4;
    %jmp T_2.11;
T_2.11 ;
    %pop/vec4 1;
T_2.4 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x153142af0;
T_3 ;
    %wait E_0x153144970;
    %load/vec4 v0x153169d60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x153169f80_0, 0;
    %jmp T_3.7;
T_3.0 ;
    %load/vec4 v0x153169e10_0;
    %load/vec4 v0x153169ed0_0;
    %and;
    %assign/vec4 v0x153169f80_0, 0;
    %jmp T_3.7;
T_3.1 ;
    %load/vec4 v0x153169e10_0;
    %load/vec4 v0x153169ed0_0;
    %or;
    %assign/vec4 v0x153169f80_0, 0;
    %jmp T_3.7;
T_3.2 ;
    %load/vec4 v0x153169e10_0;
    %load/vec4 v0x153169ed0_0;
    %add;
    %assign/vec4 v0x153169f80_0, 0;
    %jmp T_3.7;
T_3.3 ;
    %load/vec4 v0x153169e10_0;
    %load/vec4 v0x153169ed0_0;
    %sub;
    %assign/vec4 v0x153169f80_0, 0;
    %jmp T_3.7;
T_3.4 ;
    %load/vec4 v0x153169e10_0;
    %load/vec4 v0x153169ed0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_3.8, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.9, 8;
T_3.8 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.9, 8;
 ; End of false expr.
    %blend;
T_3.9;
    %assign/vec4 v0x153169f80_0, 0;
    %jmp T_3.7;
T_3.5 ;
    %load/vec4 v0x153169e10_0;
    %load/vec4 v0x153169ed0_0;
    %or;
    %inv;
    %assign/vec4 v0x153169f80_0, 0;
    %jmp T_3.7;
T_3.7 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x15316ba00;
T_4 ;
    %wait E_0x15316bb70;
    %load/vec4 v0x15316bde0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x15316bc70_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x15316bd20_0;
    %assign/vec4 v0x15316bc70_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x153142e30;
T_5 ;
    %wait E_0x15314d4b0;
    %load/vec4 v0x15316e7a0_0;
    %load/vec4 v0x15316e6f0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x15316df20_0;
    %load/vec4 v0x15316f520_0;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x15316f470_0, 0, 32;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x15316f120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x15316df20_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x15316f080_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x15316f470_0, 0, 32;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x15316f1c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v0x15316f5b0_0;
    %store/vec4 v0x15316f470_0, 0, 32;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v0x15316df20_0;
    %store/vec4 v0x15316f470_0, 0, 32;
T_5.5 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x153155620;
T_6 ;
    %vpi_call/w 3 28 "$display", "running" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15316fef0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1000, 0, 32;
T_6.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_6.1, 5;
    %jmp/1 T_6.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x15316fef0_0;
    %inv;
    %store/vec4 v0x15316fef0_0, 0, 1;
    %delay 4, 0;
    %jmp T_6.0;
T_6.1 ;
    %pop/vec4 1;
    %end;
    .thread T_6;
    .scope S_0x153155620;
T_7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1531705f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15316ff80_0, 0, 1;
    %wait E_0x15316bb70;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1531705f0_0, 0, 1;
    %wait E_0x15316bb70;
    %delay 1, 0;
    %pushi/vec4 2349596672, 0, 32;
    %store/vec4 v0x153170490_0, 0, 32;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x153170170_0, 0, 32;
    %wait E_0x15316bb70;
    %delay 1, 0;
    %pushi/vec4 2349400064, 0, 32;
    %store/vec4 v0x153170490_0, 0, 32;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0x153170170_0, 0, 32;
    %wait E_0x15316bb70;
    %delay 1, 0;
    %pushi/vec4 25761825, 0, 32;
    %store/vec4 v0x153170490_0, 0, 32;
    %wait E_0x15316bb70;
    %delay 1, 0;
    %pushi/vec4 2885877760, 0, 32;
    %store/vec4 v0x153170490_0, 0, 32;
    %wait E_0x15316bb70;
    %delay 1, 0;
    %load/vec4 v0x1531702b0_0;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 73 "$fatal", 32'sb00000000000000000000000000000001, "expected output=7, got output=%d", v0x1531702b0_0 {0 0 0};
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x153146170;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x153170b70_0, 0, 32;
T_8.0 ;
    %load/vec4 v0x153170b70_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x153170b70_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x153170c20, 0, 4;
    %load/vec4 v0x153170b70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x153170b70_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_0x153146170;
T_9 ;
    %wait E_0x153170680;
    %load/vec4 v0x153170a20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x153170ac0_0;
    %ix/getv 3, v0x1531707f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x153170c20, 0, 4;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x1531434d0;
T_10 ;
    %fork t_1, S_0x153170db0;
    %jmp t_0;
    .scope S_0x153170db0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x153170f70_0, 0, 32;
T_10.0 ;
    %load/vec4 v0x153170f70_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_10.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x153170f70_0;
    %store/vec4a v0x1531712b0, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x153170f70_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x153170f70_0, 0, 32;
    %jmp T_10.0;
T_10.1 ;
    %pushi/vec4 4294967295, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1531712b0, 4, 0;
    %pushi/vec4 4294967280, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1531712b0, 4, 0;
    %pushi/vec4 4294967040, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1531712b0, 4, 0;
    %end;
    .scope S_0x1531434d0;
t_0 %join;
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "-";
    "test/tb/addu_1_harvard_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/alu.v";
    "rtl/mips_cpu/alu_control.v";
    "rtl/mips_cpu/control.v";
    "rtl/mips_cpu/pc.v";
    "rtl/mips_cpu/regfile.v";
    "rtl/mips_cpu/data_ram.v";
    "rtl/mips_cpu/instruction_ram.v";
