{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701758886373 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701758886373 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec  5 00:48:06 2023 " "Processing started: Tue Dec  5 00:48:06 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701758886373 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701758886373 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Control_Unit -c Control_Unit " "Command: quartus_map --read_settings_files=on --write_settings_files=off Control_Unit -c Control_Unit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701758886373 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1701758886662 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1701758886662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/anafm/onedrive - ut arlington (1)/desktop/term project/edgedetect/edgedetect.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/anafm/onedrive - ut arlington (1)/desktop/term project/edgedetect/edgedetect.v" { { "Info" "ISGN_ENTITY_NAME" "1 EdgeDetect " "Found entity 1: EdgeDetect" {  } { { "../EdgeDetect/EdgeDetect.v" "" { Text "C:/Users/anafm/OneDrive - UT Arlington (1)/Desktop/Term Project/EdgeDetect/EdgeDetect.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701758892499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701758892499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/anafm/onedrive - ut arlington (1)/desktop/lab10/twosign/twosign.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/anafm/onedrive - ut arlington (1)/desktop/lab10/twosign/twosign.v" { { "Info" "ISGN_ENTITY_NAME" "1 twoSIGN " "Found entity 1: twoSIGN" {  } { { "../../Lab10/twoSIGN/twoSIGN.v" "" { Text "C:/Users/anafm/OneDrive - UT Arlington (1)/Desktop/Lab10/twoSIGN/twoSIGN.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701758892501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701758892501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/anafm/onedrive - ut arlington (1)/desktop/lab10/shift_reg/shift_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/anafm/onedrive - ut arlington (1)/desktop/lab10/shift_reg/shift_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_reg " "Found entity 1: shift_reg" {  } { { "../../Lab10/shift_reg/shift_reg.v" "" { Text "C:/Users/anafm/OneDrive - UT Arlington (1)/Desktop/Lab10/shift_reg/shift_reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701758892503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701758892503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/anafm/onedrive - ut arlington (1)/desktop/lab10/keypad_input/keypad_input.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/anafm/onedrive - ut arlington (1)/desktop/lab10/keypad_input/keypad_input.v" { { "Info" "ISGN_ENTITY_NAME" "1 keypad_input " "Found entity 1: keypad_input" {  } { { "../../Lab10/keypad_input/keypad_input.v" "" { Text "C:/Users/anafm/OneDrive - UT Arlington (1)/Desktop/Lab10/keypad_input/keypad_input.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701758892505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701758892505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/anafm/onedrive - ut arlington (1)/desktop/lab10/keypad_fsm/keypad_fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/anafm/onedrive - ut arlington (1)/desktop/lab10/keypad_fsm/keypad_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 keypad_fsm " "Found entity 1: keypad_fsm" {  } { { "../../Lab10/keypad_fsm/keypad_fsm.v" "" { Text "C:/Users/anafm/OneDrive - UT Arlington (1)/Desktop/Lab10/keypad_fsm/keypad_fsm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701758892506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701758892506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/anafm/onedrive - ut arlington (1)/desktop/lab10/keypad_decoder/keypad_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/anafm/onedrive - ut arlington (1)/desktop/lab10/keypad_decoder/keypad_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 keypad_decoder " "Found entity 1: keypad_decoder" {  } { { "../../Lab10/keypad_decoder/keypad_decoder.v" "" { Text "C:/Users/anafm/OneDrive - UT Arlington (1)/Desktop/Lab10/keypad_decoder/keypad_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701758892508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701758892508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/anafm/onedrive - ut arlington (1)/desktop/lab10/keypad_base/keypad_base.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/anafm/onedrive - ut arlington (1)/desktop/lab10/keypad_base/keypad_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 keypad_base " "Found entity 1: keypad_base" {  } { { "../../Lab10/keypad_base/keypad_base.v" "" { Text "C:/Users/anafm/OneDrive - UT Arlington (1)/Desktop/Lab10/keypad_base/keypad_base.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701758892509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701758892509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/anafm/onedrive - ut arlington (1)/desktop/lab10/halfadder/halfadder.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/anafm/onedrive - ut arlington (1)/desktop/lab10/halfadder/halfadder.v" { { "Info" "ISGN_ENTITY_NAME" "1 HalfAdder " "Found entity 1: HalfAdder" {  } { { "../../Lab10/HalfAdder/HalfAdder.v" "" { Text "C:/Users/anafm/OneDrive - UT Arlington (1)/Desktop/Lab10/HalfAdder/HalfAdder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701758892511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701758892511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/anafm/onedrive - ut arlington (1)/desktop/lab10/clock_div/clock_div.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/anafm/onedrive - ut arlington (1)/desktop/lab10/clock_div/clock_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_div " "Found entity 1: clock_div" {  } { { "../../Lab10/clock_div/clock_div.v" "" { Text "C:/Users/anafm/OneDrive - UT Arlington (1)/Desktop/Lab10/clock_div/clock_div.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701758892512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701758892512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/anafm/onedrive - ut arlington (1)/desktop/lab10/bcd2binarysm/bcd2binarysm.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/anafm/onedrive - ut arlington (1)/desktop/lab10/bcd2binarysm/bcd2binarysm.v" { { "Info" "ISGN_ENTITY_NAME" "1 BCD2BinarySM " "Found entity 1: BCD2BinarySM" {  } { { "../../Lab10/BCD2BinarySM/BCD2BinarySM.v" "" { Text "C:/Users/anafm/OneDrive - UT Arlington (1)/Desktop/Lab10/BCD2BinarySM/BCD2BinarySM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701758892514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701758892514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/anafm/onedrive - ut arlington (1)/desktop/lab10/inputunit/inputunit.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/anafm/onedrive - ut arlington (1)/desktop/lab10/inputunit/inputunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 InputUnit " "Found entity 1: InputUnit" {  } { { "../../Lab10/InputUnit/InputUnit.v" "" { Text "C:/Users/anafm/OneDrive - UT Arlington (1)/Desktop/Lab10/InputUnit/InputUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701758892516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701758892516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Control_Unit " "Found entity 1: Control_Unit" {  } { { "Control_Unit.v" "" { Text "C:/Users/anafm/OneDrive - UT Arlington (1)/Desktop/Term Project/Control Unit/Control_Unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701758892517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701758892517 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Control_Unit " "Elaborating entity \"Control_Unit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1701758892545 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AddSub Control_Unit.v(8) " "Output port \"AddSub\" at Control_Unit.v(8) has no driver" {  } { { "Control_Unit.v" "" { Text "C:/Users/anafm/OneDrive - UT Arlington (1)/Desktop/Term Project/Control Unit/Control_Unit.v" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701758892546 "|Control_Unit"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "slow_clock Control_Unit.v(12) " "Output port \"slow_clock\" at Control_Unit.v(12) has no driver" {  } { { "Control_Unit.v" "" { Text "C:/Users/anafm/OneDrive - UT Arlington (1)/Desktop/Term Project/Control Unit/Control_Unit.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701758892546 "|Control_Unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_div clock_div:clock_div_inst " "Elaborating entity \"clock_div\" for hierarchy \"clock_div:clock_div_inst\"" {  } { { "Control_Unit.v" "clock_div_inst" { Text "C:/Users/anafm/OneDrive - UT Arlington (1)/Desktop/Term Project/Control Unit/Control_Unit.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701758892552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EdgeDetect EdgeDetect:EdgeDetect_inst " "Elaborating entity \"EdgeDetect\" for hierarchy \"EdgeDetect:EdgeDetect_inst\"" {  } { { "Control_Unit.v" "EdgeDetect_inst" { Text "C:/Users/anafm/OneDrive - UT Arlington (1)/Desktop/Term Project/Control Unit/Control_Unit.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701758892553 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LoadA VCC " "Pin \"LoadA\" is stuck at VCC" {  } { { "Control_Unit.v" "" { Text "C:/Users/anafm/OneDrive - UT Arlington (1)/Desktop/Term Project/Control Unit/Control_Unit.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701758892816 "|Control_Unit|LoadA"} { "Warning" "WMLS_MLS_STUCK_PIN" "LoadB VCC " "Pin \"LoadB\" is stuck at VCC" {  } { { "Control_Unit.v" "" { Text "C:/Users/anafm/OneDrive - UT Arlington (1)/Desktop/Term Project/Control Unit/Control_Unit.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701758892816 "|Control_Unit|LoadB"} { "Warning" "WMLS_MLS_STUCK_PIN" "AddSub GND " "Pin \"AddSub\" is stuck at GND" {  } { { "Control_Unit.v" "" { Text "C:/Users/anafm/OneDrive - UT Arlington (1)/Desktop/Term Project/Control Unit/Control_Unit.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701758892816 "|Control_Unit|AddSub"} { "Warning" "WMLS_MLS_STUCK_PIN" "LoadR VCC " "Pin \"LoadR\" is stuck at VCC" {  } { { "Control_Unit.v" "" { Text "C:/Users/anafm/OneDrive - UT Arlington (1)/Desktop/Term Project/Control Unit/Control_Unit.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701758892816 "|Control_Unit|LoadR"} { "Warning" "WMLS_MLS_STUCK_PIN" "IUAU GND " "Pin \"IUAU\" is stuck at GND" {  } { { "Control_Unit.v" "" { Text "C:/Users/anafm/OneDrive - UT Arlington (1)/Desktop/Term Project/Control Unit/Control_Unit.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701758892816 "|Control_Unit|IUAU"} { "Warning" "WMLS_MLS_STUCK_PIN" "slow_clock GND " "Pin \"slow_clock\" is stuck at GND" {  } { { "Control_Unit.v" "" { Text "C:/Users/anafm/OneDrive - UT Arlington (1)/Desktop/Term Project/Control Unit/Control_Unit.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701758892816 "|Control_Unit|slow_clock"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1701758892816 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1701758892861 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1701758893069 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1701758893174 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701758893174 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ClearEntry " "No output dependent on input pin \"ClearEntry\"" {  } { { "Control_Unit.v" "" { Text "C:/Users/anafm/OneDrive - UT Arlington (1)/Desktop/Term Project/Control Unit/Control_Unit.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701758893221 "|Control_Unit|ClearEntry"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ClearAll " "No output dependent on input pin \"ClearAll\"" {  } { { "Control_Unit.v" "" { Text "C:/Users/anafm/OneDrive - UT Arlington (1)/Desktop/Term Project/Control Unit/Control_Unit.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701758893221 "|Control_Unit|ClearAll"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1701758893221 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "91 " "Implemented 91 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1701758893222 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1701758893222 ""} { "Info" "ICUT_CUT_TM_LCELLS" "79 " "Implemented 79 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1701758893222 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1701758893222 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4806 " "Peak virtual memory: 4806 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701758893246 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec  5 00:48:13 2023 " "Processing ended: Tue Dec  5 00:48:13 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701758893246 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701758893246 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701758893246 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701758893246 ""}
