
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.23+35 (git sha1 23e26ff66, clang 10.0.0-4ubuntu1 -fPIC -Os)


-- Running command `read -define PVT' --

-- Running command `read_verilog ../../../usb_cdc/phy_tx.v; read_verilog ../../../usb_cdc/phy_rx.v; read_verilog ../../../usb_cdc/sie.v; read_verilog ../../../usb_cdc/ctrl_endp.v; read_verilog ../../../usb_cdc/in_fifo.v; read_verilog ../../../usb_cdc/out_fifo.v; read_verilog ../../../usb_cdc/bulk_endp.v; read_verilog ../../../usb_cdc/usb_cdc.v; read_verilog ../../common/hdl/prescaler.v; read_verilog ../../common/hdl/fifo_if.v; read_verilog ../hdl/soc/app.v; read_verilog ../hdl/soc/soc.v;' --

1. Executing Verilog-2005 frontend: ../../../usb_cdc/phy_tx.v
Parsing Verilog input from `../../../usb_cdc/phy_tx.v' to AST representation.
Generating RTLIL representation for module `\phy_tx'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/phy_tx.v:79.4-158.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: ../../../usb_cdc/phy_rx.v
Parsing Verilog input from `../../../usb_cdc/phy_rx.v' to AST representation.
Generating RTLIL representation for module `\phy_rx'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/phy_rx.v:95.4-104.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at ../../../usb_cdc/phy_rx.v:188.4-231.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at ../../../usb_cdc/phy_rx.v:266.4-357.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: ../../../usb_cdc/sie.v
Parsing Verilog input from `../../../usb_cdc/sie.v' to AST representation.
Generating RTLIL representation for module `\sie'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/sie.v:388.4-638.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: ../../../usb_cdc/ctrl_endp.v
Parsing Verilog input from `../../../usb_cdc/ctrl_endp.v' to AST representation.
Generating RTLIL representation for module `\ctrl_endp'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/ctrl_endp.v:532.4-980.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

5. Executing Verilog-2005 frontend: ../../../usb_cdc/in_fifo.v
Parsing Verilog input from `../../../usb_cdc/in_fifo.v' to AST representation.
Generating RTLIL representation for module `\in_fifo'.
Successfully finished Verilog frontend.

6. Executing Verilog-2005 frontend: ../../../usb_cdc/out_fifo.v
Parsing Verilog input from `../../../usb_cdc/out_fifo.v' to AST representation.
Generating RTLIL representation for module `\out_fifo'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/out_fifo.v:114.4-135.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

7. Executing Verilog-2005 frontend: ../../../usb_cdc/bulk_endp.v
Parsing Verilog input from `../../../usb_cdc/bulk_endp.v' to AST representation.
Generating RTLIL representation for module `\bulk_endp'.
Successfully finished Verilog frontend.

8. Executing Verilog-2005 frontend: ../../../usb_cdc/usb_cdc.v
Parsing Verilog input from `../../../usb_cdc/usb_cdc.v' to AST representation.
Generating RTLIL representation for module `\usb_cdc'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/usb_cdc.v:108.4-122.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

9. Executing Verilog-2005 frontend: ../../common/hdl/prescaler.v
Parsing Verilog input from `../../common/hdl/prescaler.v' to AST representation.
Generating RTLIL representation for module `\prescaler'.
Successfully finished Verilog frontend.

10. Executing Verilog-2005 frontend: ../../common/hdl/fifo_if.v
Parsing Verilog input from `../../common/hdl/fifo_if.v' to AST representation.
Generating RTLIL representation for module `\fifo_if'.
Note: Assuming pure combinatorial block at ../../common/hdl/fifo_if.v:104.4-119.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

11. Executing Verilog-2005 frontend: ../hdl/soc/app.v
Parsing Verilog input from `../hdl/soc/app.v' to AST representation.
Generating RTLIL representation for module `\app'.
Note: Assuming pure combinatorial block at ../hdl/soc/app.v:87.4-166.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

12. Executing Verilog-2005 frontend: ../hdl/soc/soc.v
Parsing Verilog input from `../hdl/soc/soc.v' to AST representation.
Generating RTLIL representation for module `\soc'.
Successfully finished Verilog frontend.

-- Running command `synth_ice40 -top soc; write_json output/soc/soc.json' --

13. Executing SYNTH_ICE40 pass.

13.1. Executing Verilog-2005 frontend: /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v
Parsing Verilog input from `/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\SB_IO'.
Generating RTLIL representation for module `\SB_GB_IO'.
Generating RTLIL representation for module `\SB_GB'.
Generating RTLIL representation for module `\SB_LUT4'.
Generating RTLIL representation for module `\SB_CARRY'.
Generating RTLIL representation for module `\SB_DFF'.
Generating RTLIL representation for module `\SB_DFFE'.
Generating RTLIL representation for module `\SB_DFFSR'.
Generating RTLIL representation for module `\SB_DFFR'.
Generating RTLIL representation for module `\SB_DFFSS'.
Generating RTLIL representation for module `\SB_DFFS'.
Generating RTLIL representation for module `\SB_DFFESR'.
Generating RTLIL representation for module `\SB_DFFER'.
Generating RTLIL representation for module `\SB_DFFESS'.
Generating RTLIL representation for module `\SB_DFFES'.
Generating RTLIL representation for module `\SB_DFFN'.
Generating RTLIL representation for module `\SB_DFFNE'.
Generating RTLIL representation for module `\SB_DFFNSR'.
Generating RTLIL representation for module `\SB_DFFNR'.
Generating RTLIL representation for module `\SB_DFFNSS'.
Generating RTLIL representation for module `\SB_DFFNS'.
Generating RTLIL representation for module `\SB_DFFNESR'.
Generating RTLIL representation for module `\SB_DFFNER'.
Generating RTLIL representation for module `\SB_DFFNESS'.
Generating RTLIL representation for module `\SB_DFFNES'.
Generating RTLIL representation for module `\SB_RAM40_4K'.
Generating RTLIL representation for module `\SB_RAM40_4KNR'.
Generating RTLIL representation for module `\SB_RAM40_4KNW'.
Generating RTLIL representation for module `\SB_RAM40_4KNRNW'.
Generating RTLIL representation for module `\ICESTORM_LC'.
Generating RTLIL representation for module `\SB_PLL40_CORE'.
Generating RTLIL representation for module `\SB_PLL40_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2F_CORE'.
Generating RTLIL representation for module `\SB_PLL40_2F_PAD'.
Generating RTLIL representation for module `\SB_WARMBOOT'.
Generating RTLIL representation for module `\SB_SPRAM256KA'.
Generating RTLIL representation for module `\SB_HFOSC'.
Generating RTLIL representation for module `\SB_LFOSC'.
Generating RTLIL representation for module `\SB_RGBA_DRV'.
Generating RTLIL representation for module `\SB_LED_DRV_CUR'.
Generating RTLIL representation for module `\SB_RGB_DRV'.
Generating RTLIL representation for module `\SB_I2C'.
Generating RTLIL representation for module `\SB_SPI'.
Generating RTLIL representation for module `\SB_LEDDA_IP'.
Generating RTLIL representation for module `\SB_FILTER_50NS'.
Generating RTLIL representation for module `\SB_IO_I3C'.
Generating RTLIL representation for module `\SB_IO_OD'.
Generating RTLIL representation for module `\SB_MAC16'.
Generating RTLIL representation for module `\ICESTORM_RAM'.
Successfully finished Verilog frontend.

13.2. Executing HIERARCHY pass (managing design hierarchy).

13.2.1. Analyzing design hierarchy..
Top module:  \soc
Used module:     \usb_cdc
Used module:         \bulk_endp
Used module:             \out_fifo
Used module:             \in_fifo
Used module:         \ctrl_endp
Used module:         \sie
Used module:             \phy_tx
Used module:             \phy_rx
Used module:     \app
Used module:         \fifo_if
Used module:     \prescaler
Parameter \BIT_SAMPLES = 4

13.2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\phy_rx'.
Parameter \BIT_SAMPLES = 4
Generating RTLIL representation for module `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/phy_rx.v:95.4-104.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at ../../../usb_cdc/phy_rx.v:188.4-231.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at ../../../usb_cdc/phy_rx.v:266.4-357.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Parameter \OUT_MAXPACKETSIZE = 8
Parameter \USE_APP_CLK = 0
Parameter \APP_CLK_FREQ = 12

13.2.3. Executing AST frontend in derive mode using pre-parsed AST for module `\out_fifo'.
Parameter \OUT_MAXPACKETSIZE = 8
Parameter \USE_APP_CLK = 0
Parameter \APP_CLK_FREQ = 12
Generating RTLIL representation for module `$paramod$11826cea2c5657611c184f622ca444f02bfcb606\out_fifo'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/out_fifo.v:114.4-135.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Parameter \IN_MAXPACKETSIZE = 8
Parameter \USE_APP_CLK = 0
Parameter \APP_CLK_FREQ = 12

13.2.4. Executing AST frontend in derive mode using pre-parsed AST for module `\in_fifo'.
Parameter \IN_MAXPACKETSIZE = 8
Parameter \USE_APP_CLK = 0
Parameter \APP_CLK_FREQ = 12
Generating RTLIL representation for module `$paramod$20ca711de9698eab5a5cfa2c60c67d823870db04\in_fifo'.
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Parameter \USE_APP_CLK = 0
Parameter \APP_CLK_FREQ = 12

13.2.5. Executing AST frontend in derive mode using pre-parsed AST for module `\bulk_endp'.
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Parameter \USE_APP_CLK = 0
Parameter \APP_CLK_FREQ = 12
Generating RTLIL representation for module `$paramod$e7f43581e892864555b1961cc912534dae93495e\bulk_endp'.
Parameter \VENDORID = 16'0000000000000000
Parameter \PRODUCTID = 16'0000000000000000
Parameter \CHANNELS = 1
Parameter \CTRL_MAXPACKETSIZE = 8
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8

13.2.6. Executing AST frontend in derive mode using pre-parsed AST for module `\ctrl_endp'.
Parameter \VENDORID = 16'0000000000000000
Parameter \PRODUCTID = 16'0000000000000000
Parameter \CHANNELS = 1
Parameter \CTRL_MAXPACKETSIZE = 8
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Generating RTLIL representation for module `$paramod$8300132eb2fe5792900b9552f0cc7964d970f1e1\ctrl_endp'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/ctrl_endp.v:532.4-980.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Parameter \IN_CTRL_MAXPACKETSIZE = 8
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4

13.2.7. Executing AST frontend in derive mode using pre-parsed AST for module `\sie'.
Parameter \IN_CTRL_MAXPACKETSIZE = 8
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4
Generating RTLIL representation for module `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/sie.v:388.4-638.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Parameter \VENDORID = 16'0001001000001001
Parameter \PRODUCTID = 16'0101101111110000
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4
Parameter \USE_APP_CLK = 1
Parameter \APP_CLK_FREQ = 12

13.2.8. Executing AST frontend in derive mode using pre-parsed AST for module `\usb_cdc'.
Parameter \VENDORID = 16'0001001000001001
Parameter \PRODUCTID = 16'0101101111110000
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4
Parameter \USE_APP_CLK = 1
Parameter \APP_CLK_FREQ = 12
Generating RTLIL representation for module `$paramod$076f4e426487c5b915aff56698e4cb78480bea34\usb_cdc'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/usb_cdc.v:108.4-122.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.

13.2.9. Analyzing design hierarchy..
Top module:  \soc
Used module:     $paramod$076f4e426487c5b915aff56698e4cb78480bea34\usb_cdc
Used module:         \bulk_endp
Used module:             $paramod$11826cea2c5657611c184f622ca444f02bfcb606\out_fifo
Used module:             $paramod$20ca711de9698eab5a5cfa2c60c67d823870db04\in_fifo
Used module:         \ctrl_endp
Used module:         \sie
Used module:             \phy_tx
Used module:             $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100
Used module:     \app
Used module:         \fifo_if
Used module:     \prescaler
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Parameter \USE_APP_CLK = 1
Parameter \APP_CLK_FREQ = 12

13.2.10. Executing AST frontend in derive mode using pre-parsed AST for module `\bulk_endp'.
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Parameter \USE_APP_CLK = 1
Parameter \APP_CLK_FREQ = 12
Generating RTLIL representation for module `$paramod$3ca5b839c2f7fc1fea8e1ff3fb4bad450cd80046\bulk_endp'.
Parameter \VENDORID = 16'0001001000001001
Parameter \PRODUCTID = 16'0101101111110000
Parameter \CHANNELS = 1
Parameter \CTRL_MAXPACKETSIZE = 8
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8

13.2.11. Executing AST frontend in derive mode using pre-parsed AST for module `\ctrl_endp'.
Parameter \VENDORID = 16'0001001000001001
Parameter \PRODUCTID = 16'0101101111110000
Parameter \CHANNELS = 1
Parameter \CTRL_MAXPACKETSIZE = 8
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Generating RTLIL representation for module `$paramod$9f7cf1def2d8e9c0c94d4588784bc092ce60cf6d\ctrl_endp'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/ctrl_endp.v:532.4-980.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Parameter \IN_CTRL_MAXPACKETSIZE = 8
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4
Found cached RTLIL representation for module `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie'.

13.2.12. Analyzing design hierarchy..
Top module:  \soc
Used module:     $paramod$076f4e426487c5b915aff56698e4cb78480bea34\usb_cdc
Used module:         $paramod$3ca5b839c2f7fc1fea8e1ff3fb4bad450cd80046\bulk_endp
Used module:             \out_fifo
Used module:             \in_fifo
Used module:         $paramod$9f7cf1def2d8e9c0c94d4588784bc092ce60cf6d\ctrl_endp
Used module:         $paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie
Used module:             \phy_tx
Used module:             \phy_rx
Used module:     \app
Used module:         \fifo_if
Used module:     \prescaler
Parameter \BIT_SAMPLES = 4
Found cached RTLIL representation for module `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100'.
Parameter \OUT_MAXPACKETSIZE = 8
Parameter \USE_APP_CLK = 1
Parameter \APP_CLK_FREQ = 12

13.2.13. Executing AST frontend in derive mode using pre-parsed AST for module `\out_fifo'.
Parameter \OUT_MAXPACKETSIZE = 8
Parameter \USE_APP_CLK = 1
Parameter \APP_CLK_FREQ = 12
Generating RTLIL representation for module `$paramod$a3a928f8cacd30bbede49a6490ac902b1aaa8a19\out_fifo'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/out_fifo.v:114.4-135.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Parameter \IN_MAXPACKETSIZE = 8
Parameter \USE_APP_CLK = 1
Parameter \APP_CLK_FREQ = 12

13.2.14. Executing AST frontend in derive mode using pre-parsed AST for module `\in_fifo'.
Parameter \IN_MAXPACKETSIZE = 8
Parameter \USE_APP_CLK = 1
Parameter \APP_CLK_FREQ = 12
Generating RTLIL representation for module `$paramod$9cb636672bef5ff5371ad9de3e50a225945166a2\in_fifo'.

13.2.15. Analyzing design hierarchy..
Top module:  \soc
Used module:     $paramod$076f4e426487c5b915aff56698e4cb78480bea34\usb_cdc
Used module:         $paramod$3ca5b839c2f7fc1fea8e1ff3fb4bad450cd80046\bulk_endp
Used module:             $paramod$a3a928f8cacd30bbede49a6490ac902b1aaa8a19\out_fifo
Used module:             $paramod$9cb636672bef5ff5371ad9de3e50a225945166a2\in_fifo
Used module:         $paramod$9f7cf1def2d8e9c0c94d4588784bc092ce60cf6d\ctrl_endp
Used module:         $paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie
Used module:             \phy_tx
Used module:             $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100
Used module:     \app
Used module:         \fifo_if
Used module:     \prescaler

13.2.16. Analyzing design hierarchy..
Top module:  \soc
Used module:     $paramod$076f4e426487c5b915aff56698e4cb78480bea34\usb_cdc
Used module:         $paramod$3ca5b839c2f7fc1fea8e1ff3fb4bad450cd80046\bulk_endp
Used module:             $paramod$a3a928f8cacd30bbede49a6490ac902b1aaa8a19\out_fifo
Used module:             $paramod$9cb636672bef5ff5371ad9de3e50a225945166a2\in_fifo
Used module:         $paramod$9f7cf1def2d8e9c0c94d4588784bc092ce60cf6d\ctrl_endp
Used module:         $paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie
Used module:             \phy_tx
Used module:             $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100
Used module:     \app
Used module:         \fifo_if
Used module:     \prescaler
Removing unused module `$paramod$8300132eb2fe5792900b9552f0cc7964d970f1e1\ctrl_endp'.
Removing unused module `$paramod$e7f43581e892864555b1961cc912534dae93495e\bulk_endp'.
Removing unused module `$paramod$20ca711de9698eab5a5cfa2c60c67d823870db04\in_fifo'.
Removing unused module `$paramod$11826cea2c5657611c184f622ca444f02bfcb606\out_fifo'.
Removing unused module `\usb_cdc'.
Removing unused module `\bulk_endp'.
Removing unused module `\out_fifo'.
Removing unused module `\in_fifo'.
Removing unused module `\ctrl_endp'.
Removing unused module `\sie'.
Removing unused module `\phy_rx'.
Removed 11 unused modules.

13.3. Executing PROC pass (convert processes to netlists).

13.3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 2 empty switches in `$paramod$9f7cf1def2d8e9c0c94d4588784bc092ce60cf6d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:532$2961'.
Cleaned up 2 empty switches.

13.3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1414$1545 in module SB_DFFNES.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1353$1538 in module SB_DFFNESS.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1273$1534 in module SB_DFFNER.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1212$1527 in module SB_DFFNESR.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1138$1524 in module SB_DFFNS.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1088$1521 in module SB_DFFNSS.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1017$1518 in module SB_DFFNR.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:967$1515 in module SB_DFFNSR.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:803$1507 in module SB_DFFES.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:742$1500 in module SB_DFFESS.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:662$1496 in module SB_DFFER.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:601$1489 in module SB_DFFESR.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:527$1486 in module SB_DFFS.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:477$1483 in module SB_DFFSS.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:406$1480 in module SB_DFFR.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:356$1477 in module SB_DFFSR.
Marked 2 switch rules as full_case in process $proc$../hdl/soc/soc.v:72$1295 in module soc.
Marked 8 switch rules as full_case in process $proc$../hdl/soc/app.v:87$1276 in module app.
Marked 1 switch rules as full_case in process $proc$../hdl/soc/app.v:67$1274 in module app.
Marked 1 switch rules as full_case in process $proc$../hdl/soc/app.v:41$1268 in module app.
Marked 1 switch rules as full_case in process $proc$../../common/hdl/fifo_if.v:104$1265 in module fifo_if.
Marked 1 switch rules as full_case in process $proc$../../common/hdl/fifo_if.v:79$1250 in module fifo_if.
Marked 2 switch rules as full_case in process $proc$../../common/hdl/fifo_if.v:50$1241 in module fifo_if.
Marked 1 switch rules as full_case in process $proc$../../common/hdl/prescaler.v:14$1238 in module prescaler.
Marked 1 switch rules as full_case in process $proc$../../../usb_cdc/usb_cdc.v:108$2859 in module $paramod$076f4e426487c5b915aff56698e4cb78480bea34\usb_cdc.
Marked 2 switch rules as full_case in process $proc$../../../usb_cdc/usb_cdc.v:84$2855 in module $paramod$076f4e426487c5b915aff56698e4cb78480bea34\usb_cdc.
Marked 1 switch rules as full_case in process $proc$../../../usb_cdc/usb_cdc.v:70$2851 in module $paramod$076f4e426487c5b915aff56698e4cb78480bea34\usb_cdc.
Marked 80 switch rules as full_case in process $proc$../../../usb_cdc/sie.v:388$2350 in module $paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.
Marked 2 switch rules as full_case in process $proc$../../../usb_cdc/sie.v:350$2280 in module $paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.
Marked 3 switch rules as full_case in process $proc$../../../usb_cdc/sie.v:312$2255 in module $paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.
Marked 2 switch rules as full_case in process $proc$../../../usb_cdc/in_fifo.v:243$3389 in module $paramod$9cb636672bef5ff5371ad9de3e50a225945166a2\in_fifo.
Marked 7 switch rules as full_case in process $proc$../../../usb_cdc/in_fifo.v:174$3317 in module $paramod$9cb636672bef5ff5371ad9de3e50a225945166a2\in_fifo.
Marked 4 switch rules as full_case in process $proc$../../../usb_cdc/in_fifo.v:87$3305 in module $paramod$9cb636672bef5ff5371ad9de3e50a225945166a2\in_fifo.
Marked 1 switch rules as full_case in process $proc$../../../usb_cdc/out_fifo.v:232$3288 in module $paramod$a3a928f8cacd30bbede49a6490ac902b1aaa8a19\out_fifo.
Marked 5 switch rules as full_case in process $proc$../../../usb_cdc/out_fifo.v:184$3267 in module $paramod$a3a928f8cacd30bbede49a6490ac902b1aaa8a19\out_fifo.
Marked 5 switch rules as full_case in process $proc$../../../usb_cdc/out_fifo.v:114$3257 in module $paramod$a3a928f8cacd30bbede49a6490ac902b1aaa8a19\out_fifo.
Marked 2 switch rules as full_case in process $proc$../../../usb_cdc/out_fifo.v:96$3232 in module $paramod$a3a928f8cacd30bbede49a6490ac902b1aaa8a19\out_fifo.
Removed 1 dead cases from process $proc$../../../usb_cdc/ctrl_endp.v:532$2961 in module $paramod$9f7cf1def2d8e9c0c94d4588784bc092ce60cf6d\ctrl_endp.
Marked 83 switch rules as full_case in process $proc$../../../usb_cdc/ctrl_endp.v:532$2961 in module $paramod$9f7cf1def2d8e9c0c94d4588784bc092ce60cf6d\ctrl_endp.
Marked 4 switch rules as full_case in process $proc$../../../usb_cdc/ctrl_endp.v:476$2922 in module $paramod$9f7cf1def2d8e9c0c94d4588784bc092ce60cf6d\ctrl_endp.
Marked 2 switch rules as full_case in process $proc$../../../usb_cdc/ctrl_endp.v:460$2915 in module $paramod$9f7cf1def2d8e9c0c94d4588784bc092ce60cf6d\ctrl_endp.
Marked 1 switch rules as full_case in process $proc$../../../usb_cdc/bulk_endp.v:99$2882 in module $paramod$3ca5b839c2f7fc1fea8e1ff3fb4bad450cd80046\bulk_endp.
Marked 4 switch rules as full_case in process $proc$../../../usb_cdc/phy_rx.v:367$1760 in module $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.
Marked 16 switch rules as full_case in process $proc$../../../usb_cdc/phy_rx.v:266$1732 in module $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.
Marked 1 switch rules as full_case in process $proc$../../../usb_cdc/phy_rx.v:246$1730 in module $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.
Marked 7 switch rules as full_case in process $proc$../../../usb_cdc/phy_rx.v:188$1718 in module $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.
Marked 2 switch rules as full_case in process $proc$../../../usb_cdc/phy_rx.v:165$1713 in module $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.
Marked 2 switch rules as full_case in process $proc$../../../usb_cdc/phy_rx.v:132$1708 in module $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.
Marked 3 switch rules as full_case in process $proc$../../../usb_cdc/phy_rx.v:108$1699 in module $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.
Marked 3 switch rules as full_case in process $proc$../../../usb_cdc/phy_rx.v:95$1689 in module $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.
Marked 1 switch rules as full_case in process $proc$../../../usb_cdc/phy_rx.v:79$1687 in module $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.
Removed 1 dead cases from process $proc$../../../usb_cdc/phy_tx.v:79$14 in module phy_tx.
Marked 9 switch rules as full_case in process $proc$../../../usb_cdc/phy_tx.v:79$14 in module phy_tx.
Marked 1 switch rules as full_case in process $proc$../../../usb_cdc/phy_tx.v:61$12 in module phy_tx.
Removed a total of 2 dead cases.

13.3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 27 redundant assignments.
Promoted 159 assignments to connections.

13.3.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\SB_DFFNES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1548'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1544'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1537'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1533'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1526'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1523'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1520'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1517'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1514'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFN.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1512'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1510'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1506'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1499'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1495'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1488'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1485'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1482'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1479'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1476'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFF.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1474'.
  Set init value: \Q = 1'0
Found init rule in `\soc.$proc$../hdl/soc/soc.v:50$1304'.
  Set init value: \rstn_sync = 2'00

13.3.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \S in `\SB_DFFNES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1414$1545'.
Found async reset \R in `\SB_DFFNER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1273$1534'.
Found async reset \S in `\SB_DFFNS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1138$1524'.
Found async reset \R in `\SB_DFFNR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1017$1518'.
Found async reset \S in `\SB_DFFES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:803$1507'.
Found async reset \R in `\SB_DFFER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:662$1496'.
Found async reset \S in `\SB_DFFS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:527$1486'.
Found async reset \R in `\SB_DFFR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:406$1480'.
Found async reset \rstn in `\soc.$proc$../hdl/soc/soc.v:72$1295'.
Found async reset \rstn in `\app.$proc$../hdl/soc/app.v:67$1274'.
Found async reset \rstn_i in `\app.$proc$../hdl/soc/app.v:41$1268'.
Found async reset \rstn_i in `\fifo_if.$proc$../../common/hdl/fifo_if.v:79$1250'.
Found async reset \rstn_i in `\fifo_if.$proc$../../common/hdl/fifo_if.v:50$1241'.
Found async reset \rstn_i in `\prescaler.$proc$../../common/hdl/prescaler.v:14$1238'.
Found async reset \rstn in `$paramod$076f4e426487c5b915aff56698e4cb78480bea34\usb_cdc.$proc$../../../usb_cdc/usb_cdc.v:84$2855'.
Found async reset \rstn_i in `$paramod$076f4e426487c5b915aff56698e4cb78480bea34\usb_cdc.$proc$../../../usb_cdc/usb_cdc.v:70$2851'.
Found async reset \rstn in `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:350$2280'.
Found async reset \rstn in `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:312$2255'.
Found async reset \app_rstn_i in `$paramod$9cb636672bef5ff5371ad9de3e50a225945166a2\in_fifo.$proc$../../../usb_cdc/in_fifo.v:243$3389'.
Found async reset \rstn_i in `$paramod$9cb636672bef5ff5371ad9de3e50a225945166a2\in_fifo.$proc$../../../usb_cdc/in_fifo.v:174$3317'.
Found async reset \rstn_i in `$paramod$9cb636672bef5ff5371ad9de3e50a225945166a2\in_fifo.$proc$../../../usb_cdc/in_fifo.v:87$3305'.
Found async reset \app_rstn_i in `$paramod$a3a928f8cacd30bbede49a6490ac902b1aaa8a19\out_fifo.$proc$../../../usb_cdc/out_fifo.v:232$3288'.
Found async reset \rstn_i in `$paramod$a3a928f8cacd30bbede49a6490ac902b1aaa8a19\out_fifo.$proc$../../../usb_cdc/out_fifo.v:184$3267'.
Found async reset \rstn_i in `$paramod$a3a928f8cacd30bbede49a6490ac902b1aaa8a19\out_fifo.$proc$../../../usb_cdc/out_fifo.v:96$3232'.
Found async reset \rstn in `$paramod$9f7cf1def2d8e9c0c94d4588784bc092ce60cf6d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:476$2922'.
Found async reset \rstn_i in `$paramod$9f7cf1def2d8e9c0c94d4588784bc092ce60cf6d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:460$2915'.
Found async reset \rstn in `$paramod$3ca5b839c2f7fc1fea8e1ff3fb4bad450cd80046\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:99$2882'.
Found async reset \rstn_i in `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:367$1760'.
Found async reset \rstn_i in `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:246$1730'.
Found async reset \rstn_i in `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:165$1713'.
Found async reset \rstn_i in `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:132$1708'.
Found async reset \rstn_i in `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:108$1699'.
Found async reset \rstn_i in `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:79$1687'.
Found async reset \rstn_i in `\phy_tx.$proc$../../../usb_cdc/phy_tx.v:61$12'.

13.3.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~338 debug messages>

13.3.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\SB_DFFNES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1548'.
Creating decoders for process `\SB_DFFNES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1414$1545'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1544'.
Creating decoders for process `\SB_DFFNESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1353$1538'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1537'.
Creating decoders for process `\SB_DFFNER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1273$1534'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1533'.
Creating decoders for process `\SB_DFFNESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1212$1527'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1526'.
Creating decoders for process `\SB_DFFNS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1138$1524'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1523'.
Creating decoders for process `\SB_DFFNSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1088$1521'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1520'.
Creating decoders for process `\SB_DFFNR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1017$1518'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1517'.
Creating decoders for process `\SB_DFFNSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:967$1515'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1514'.
Creating decoders for process `\SB_DFFNE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:922$1513'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFN.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1512'.
Creating decoders for process `\SB_DFFN.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:882$1511'.
Creating decoders for process `\SB_DFFES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1510'.
Creating decoders for process `\SB_DFFES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:803$1507'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1506'.
Creating decoders for process `\SB_DFFESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:742$1500'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1499'.
Creating decoders for process `\SB_DFFER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:662$1496'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1495'.
Creating decoders for process `\SB_DFFESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:601$1489'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1488'.
Creating decoders for process `\SB_DFFS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:527$1486'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1485'.
Creating decoders for process `\SB_DFFSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:477$1483'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1482'.
Creating decoders for process `\SB_DFFR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:406$1480'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1479'.
Creating decoders for process `\SB_DFFSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:356$1477'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1476'.
Creating decoders for process `\SB_DFFE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:311$1475'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFF.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1474'.
Creating decoders for process `\SB_DFF.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:271$1473'.
Creating decoders for process `\soc.$proc$../hdl/soc/soc.v:50$1304'.
Creating decoders for process `\soc.$proc$../hdl/soc/soc.v:72$1295'.
     1/2: $0\sleep_sq[1:0]
     2/2: $0\up_cnt[21:0]
Creating decoders for process `\soc.$proc$../hdl/soc/soc.v:56$1294'.
Creating decoders for process `\app.$proc$../hdl/soc/app.v:87$1276'.
     1/15: $5\status_d[3:0]
     2/15: $4\status_d[3:0]
     3/15: $4\data_d[7:0]
     4/15: $3\data_d[7:0]
     5/15: $2\data_d[7:0]
     6/15: $3\status_d[3:0]
     7/15: $2\status_d[3:0]
     8/15: $1\status_d[3:0]
     9/15: $1\fifo_sel[0:0]
    10/15: $1\cpu_wr[0:0]
    11/15: $1\cpu_rd[0:0]
    12/15: $1\cpu_addr[1:0]
    13/15: $1\cpu_wrdata[7:0]
    14/15: $1\fifo_irq_d[0:0]
    15/15: $1\data_d[7:0]
Creating decoders for process `\app.$proc$../hdl/soc/app.v:67$1274'.
     1/3: $0\data_q[7:0]
     2/3: $0\fifo_irq_q[0:0]
     3/3: $0\status_q[3:0]
Creating decoders for process `\app.$proc$../hdl/soc/app.v:41$1268'.
     1/1: $0\rstn_sq[1:0]
Creating decoders for process `\fifo_if.$proc$../../common/hdl/fifo_if.v:104$1265'.
     1/1: $1\rdata[7:0]
Creating decoders for process `\fifo_if.$proc$../../common/hdl/fifo_if.v:79$1250'.
     1/5: $0\out_irq_q[0:0]
     2/5: $0\started_q[0:0]
     3/5: $0\out_ready_q[0:0]
     4/5: $0\out_buffer_q[7:0]
     5/5: $0\addr_q[1:0]
Creating decoders for process `\fifo_if.$proc$../../common/hdl/fifo_if.v:50$1241'.
     1/3: $0\in_irq_q[0:0]
     2/3: $0\in_valid_q[0:0]
     3/3: $0\in_buffer_q[7:0]
Creating decoders for process `\prescaler.$proc$../../common/hdl/prescaler.v:14$1238'.
     1/1: $0\prescaler_cnt[3:0]
Creating decoders for process `$paramod$076f4e426487c5b915aff56698e4cb78480bea34\usb_cdc.$proc$../../../usb_cdc/usb_cdc.v:108$2859'.
     1/3: $1\sie2i_out_nak[0:0]
     2/3: $1\sie2i_in_valid[0:0]
     3/3: $1\sie2i_in_data[7:0]
Creating decoders for process `$paramod$076f4e426487c5b915aff56698e4cb78480bea34\usb_cdc.$proc$../../../usb_cdc/usb_cdc.v:84$2855'.
     1/1: $0\clk_cnt_q[1:0]
Creating decoders for process `$paramod$076f4e426487c5b915aff56698e4cb78480bea34\usb_cdc.$proc$../../../usb_cdc/usb_cdc.v:70$2851'.
     1/1: $0\rstn_sq[1:0]
Creating decoders for process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2350'.
     1/342: $2\rev8$func$../../../usb_cdc/sie.v:627$2241.$result[7:0]$2478 [7]
     2/342: $2\rev8$func$../../../usb_cdc/sie.v:627$2241.$result[7:0]$2478 [6]
     3/342: $2\rev8$func$../../../usb_cdc/sie.v:627$2241.$result[7:0]$2478 [5]
     4/342: $2\rev8$func$../../../usb_cdc/sie.v:627$2241.$result[7:0]$2478 [4]
     5/342: $2\rev8$func$../../../usb_cdc/sie.v:627$2241.$result[7:0]$2478 [3]
     6/342: $2\rev8$func$../../../usb_cdc/sie.v:627$2241.$result[7:0]$2478 [2]
     7/342: $2\rev8$func$../../../usb_cdc/sie.v:627$2241.$result[7:0]$2478 [1]
     8/342: $2\rev8$func$../../../usb_cdc/sie.v:627$2241.$result[7:0]$2478 [0]
     9/342: $2\rev8$func$../../../usb_cdc/sie.v:622$2240.$result[7:0]$2475 [7]
    10/342: $2\rev8$func$../../../usb_cdc/sie.v:622$2240.$result[7:0]$2475 [4]
    11/342: $2\rev8$func$../../../usb_cdc/sie.v:622$2240.$result[7:0]$2475 [3]
    12/342: $2\rev8$func$../../../usb_cdc/sie.v:622$2240.$result[7:0]$2475 [2]
    13/342: $2\rev8$func$../../../usb_cdc/sie.v:622$2240.$result[7:0]$2475 [1]
    14/342: $2\rev8$func$../../../usb_cdc/sie.v:622$2240.$result[7:0]$2475 [0]
    15/342: $2\out_toggle_d[15:0] [15:1]
    16/342: $2\out_toggle_d[15:0] [0]
    17/342: $9\crc16$func$../../../usb_cdc/sie.v:617$2239.$result[15:0]$2837
    18/342: $8\crc16$func$../../../usb_cdc/sie.v:617$2239.$result[15:0]$2833
    19/342: $7\crc16$func$../../../usb_cdc/sie.v:617$2239.$result[15:0]$2829
    20/342: $6\crc16$func$../../../usb_cdc/sie.v:617$2239.$result[15:0]$2825
    21/342: $5\crc16$func$../../../usb_cdc/sie.v:617$2239.$result[15:0]$2821
    22/342: $4\crc16$func$../../../usb_cdc/sie.v:617$2239.$result[15:0]$2817
    23/342: $3\crc16$func$../../../usb_cdc/sie.v:617$2239.$result[15:0]$2813
    24/342: $28\phy_state_d[3:0]
    25/342: $8\in_ready[0:0]
    26/342: $3\in_zlp_d[15:0]
    27/342: $3$bitselwrite$data$../../../usb_cdc/sie.v:610$2237[15:0]$2799
    28/342: $3$bitselwrite$mask$../../../usb_cdc/sie.v:610$2236[15:0]$2798
    29/342: $3$bitselwrite$sel$../../../usb_cdc/sie.v:610$2238[3:0]$2800
    30/342: $27\phy_state_d[3:0]
    31/342: $7\in_ready[0:0]
    32/342: $2\in_toggle_d[15:0] [0]
    33/342: $6\in_ready[0:0]
    34/342: $8\tx_data[7:0]
    35/342: $13\pid_d[3:0]
    36/342: $7\tx_data[7:0]
    37/342: $12\pid_d[3:0]
    38/342: $7\tx_valid[0:0]
    39/342: $25\phy_state_d[3:0]
    40/342: $6\tx_valid[0:0]
    41/342: $6\tx_data[7:0]
    42/342: $11\pid_d[3:0]
    43/342: $5\in_ready[0:0]
    44/342: $5\tx_data[7:0]
    45/342: $10\pid_d[3:0]
    46/342: $5\tx_valid[0:0]
    47/342: $24\phy_state_d[3:0]
    48/342: $4\tx_valid[0:0]
    49/342: $4\tx_data[7:0]
    50/342: $9\pid_d[3:0]
    51/342: $4\in_ready[0:0]
    52/342: $23\phy_state_d[3:0]
    53/342: $3\tx_valid[0:0]
    54/342: $3\in_ready[0:0]
    55/342: $3\tx_data[7:0]
    56/342: $8\pid_d[3:0]
    57/342: $2\data_d[15:0] [15:8]
    58/342: $9\crc16$func$../../../usb_cdc/sie.v:556$2232.$result[15:0]$2746
    59/342: $8\crc16$func$../../../usb_cdc/sie.v:556$2232.$result[15:0]$2742
    60/342: $7\crc16$func$../../../usb_cdc/sie.v:556$2232.$result[15:0]$2738
    61/342: $6\crc16$func$../../../usb_cdc/sie.v:556$2232.$result[15:0]$2734
    62/342: $5\crc16$func$../../../usb_cdc/sie.v:556$2232.$result[15:0]$2730
    63/342: $4\crc16$func$../../../usb_cdc/sie.v:556$2232.$result[15:0]$2726
    64/342: $3\crc16$func$../../../usb_cdc/sie.v:556$2232.$result[15:0]$2722
    65/342: $7\pid_d[3:0]
    66/342: $13\out_toggle_d[15:0]
    67/342: $6$bitselwrite$data$../../../usb_cdc/sie.v:545$2230[15:0]$2707
    68/342: $6$bitselwrite$mask$../../../usb_cdc/sie.v:545$2229[15:0]$2706
    69/342: $6$bitselwrite$sel$../../../usb_cdc/sie.v:545$2231[3:0]$2708
    70/342: $6\pid_d[3:0]
    71/342: $5$bitselwrite$sel$../../../usb_cdc/sie.v:545$2231[3:0]$2704
    72/342: $5$bitselwrite$data$../../../usb_cdc/sie.v:545$2230[15:0]$2703
    73/342: $5$bitselwrite$mask$../../../usb_cdc/sie.v:545$2229[15:0]$2702
    74/342: $12\out_toggle_d[15:0]
    75/342: $22\phy_state_d[3:0]
    76/342: $11\out_eop[0:0]
    77/342: $11\out_toggle_d[15:0]
    78/342: $5$bitselwrite$data$../../../usb_cdc/sie.v:533$2227[15:0]$2684
    79/342: $5$bitselwrite$mask$../../../usb_cdc/sie.v:533$2226[15:0]$2683
    80/342: $5$bitselwrite$sel$../../../usb_cdc/sie.v:533$2228[3:0]$2685
    81/342: $5\out_err[0:0]
    82/342: $4$bitselwrite$sel$../../../usb_cdc/sie.v:545$2231[3:0]$2674
    83/342: $4$bitselwrite$data$../../../usb_cdc/sie.v:545$2230[15:0]$2673
    84/342: $4$bitselwrite$mask$../../../usb_cdc/sie.v:545$2229[15:0]$2672
    85/342: $10\out_toggle_d[15:0]
    86/342: $5\pid_d[3:0]
    87/342: $21\phy_state_d[3:0]
    88/342: $4$bitselwrite$sel$../../../usb_cdc/sie.v:533$2228[3:0]$2671
    89/342: $4$bitselwrite$data$../../../usb_cdc/sie.v:533$2227[15:0]$2670
    90/342: $4$bitselwrite$mask$../../../usb_cdc/sie.v:533$2226[15:0]$2669
    91/342: $10\out_eop[0:0]
    92/342: $4\out_err[0:0]
    93/342: $11\crc16$func$../../../usb_cdc/sie.v:530$2225.$result[15:0]$2666
    94/342: $10\crc16$func$../../../usb_cdc/sie.v:530$2225.$result[15:0]$2662
    95/342: $9\crc16$func$../../../usb_cdc/sie.v:530$2225.$result[15:0]$2658
    96/342: $8\crc16$func$../../../usb_cdc/sie.v:530$2225.$result[15:0]$2654
    97/342: $7\crc16$func$../../../usb_cdc/sie.v:530$2225.$result[15:0]$2650
    98/342: $6\crc16$func$../../../usb_cdc/sie.v:530$2225.$result[15:0]$2646
    99/342: $5\crc16$func$../../../usb_cdc/sie.v:530$2225.$result[15:0]$2642
   100/342: $4\crc16$func$../../../usb_cdc/sie.v:530$2225.$result[15:0]$2638
   101/342: $3\out_valid[0:0]
   102/342: $3$bitselwrite$sel$../../../usb_cdc/sie.v:545$2231[3:0]$2635
   103/342: $3$bitselwrite$data$../../../usb_cdc/sie.v:545$2230[15:0]$2634
   104/342: $3$bitselwrite$mask$../../../usb_cdc/sie.v:545$2229[15:0]$2633
   105/342: $3$bitselwrite$sel$../../../usb_cdc/sie.v:533$2228[3:0]$2632
   106/342: $3$bitselwrite$data$../../../usb_cdc/sie.v:533$2227[15:0]$2631
   107/342: $3$bitselwrite$mask$../../../usb_cdc/sie.v:533$2226[15:0]$2630
   108/342: $3\crc16$func$../../../usb_cdc/sie.v:530$2225.i[31:0]$2629
   109/342: $3\crc16$func$../../../usb_cdc/sie.v:530$2225.crc[15:0]$2628
   110/342: $3\crc16$func$../../../usb_cdc/sie.v:530$2225.data[7:0]$2627
   111/342: $3\crc16$func$../../../usb_cdc/sie.v:530$2225.$result[15:0]$2626
   112/342: $9\out_eop[0:0]
   113/342: $3\out_err[0:0]
   114/342: $9\out_toggle_d[15:0]
   115/342: $4\pid_d[3:0]
   116/342: $20\phy_state_d[3:0]
   117/342: $7\in_data_ack[0:0]
   118/342: $9\crc16$func$../../../usb_cdc/sie.v:524$2224.$result[15:0]$2619
   119/342: $8\crc16$func$../../../usb_cdc/sie.v:524$2224.$result[15:0]$2615
   120/342: $7\crc16$func$../../../usb_cdc/sie.v:524$2224.$result[15:0]$2611
   121/342: $6\crc16$func$../../../usb_cdc/sie.v:524$2224.$result[15:0]$2607
   122/342: $5\crc16$func$../../../usb_cdc/sie.v:524$2224.$result[15:0]$2603
   123/342: $4\crc16$func$../../../usb_cdc/sie.v:524$2224.$result[15:0]$2599
   124/342: $3\crc16$func$../../../usb_cdc/sie.v:524$2224.$result[15:0]$2595
   125/342: $19\phy_state_d[3:0]
   126/342: $26\phy_state_d[3:0]
   127/342: $8\out_toggle_d[0:0]
   128/342: $12\in_toggle_d[0:0]
   129/342: $7\in_req[0:0]
   130/342: $18\phy_state_d[3:0]
   131/342: $7\out_eop[0:0]
   132/342: $7\out_toggle_d[0:0]
   133/342: $11\in_toggle_d[0:0]
   134/342: $6\in_req[0:0]
   135/342: $6\out_eop[0:0]
   136/342: $6\out_toggle_d[0:0]
   137/342: $10\in_toggle_d[0:0]
   138/342: $17\phy_state_d[3:0]
   139/342: $5\frame_d[10:0]
   140/342: $5\in_req[0:0]
   141/342: $5\out_eop[0:0]
   142/342: $5\out_toggle_d[0:0]
   143/342: $9\in_toggle_d[0:0]
   144/342: $5\endp_d[3:0]
   145/342: $5\addr_d[6:0]
   146/342: $16\phy_state_d[3:0]
   147/342: $4\in_req[0:0]
   148/342: $4\out_eop[0:0]
   149/342: $4\out_toggle_d[0:0]
   150/342: $8\in_toggle_d[0:0]
   151/342: $4\frame_d[10:0]
   152/342: $4\endp_d[3:0]
   153/342: $4\addr_d[6:0]
   154/342: $15\phy_state_d[3:0]
   155/342: $14\crc5$func$../../../usb_cdc/sie.v:495$2222.$result[4:0]$2584
   156/342: $13\crc5$func$../../../usb_cdc/sie.v:495$2222.$result[4:0]$2580
   157/342: $12\crc5$func$../../../usb_cdc/sie.v:495$2222.$result[4:0]$2576
   158/342: $11\crc5$func$../../../usb_cdc/sie.v:495$2222.$result[4:0]$2572
   159/342: $10\crc5$func$../../../usb_cdc/sie.v:495$2222.$result[4:0]$2568
   160/342: $9\crc5$func$../../../usb_cdc/sie.v:495$2222.$result[4:0]$2564
   161/342: $8\crc5$func$../../../usb_cdc/sie.v:495$2222.$result[4:0]$2560
   162/342: $7\crc5$func$../../../usb_cdc/sie.v:495$2222.$result[4:0]$2556
   163/342: $6\crc5$func$../../../usb_cdc/sie.v:495$2222.$result[4:0]$2552
   164/342: $5\crc5$func$../../../usb_cdc/sie.v:495$2222.$result[4:0]$2548
   165/342: $4\crc5$func$../../../usb_cdc/sie.v:495$2222.$result[4:0]$2544
   166/342: $3\in_req[0:0]
   167/342: $3\out_eop[0:0]
   168/342: $3\out_toggle_d[0:0]
   169/342: $7\in_toggle_d[0:0]
   170/342: $3\frame_d[10:0]
   171/342: $3\endp_d[3:0]
   172/342: $3\addr_d[6:0]
   173/342: $14\phy_state_d[3:0]
   174/342: $3\rev5$func$../../../usb_cdc/sie.v:495$2223.i[31:0]$2541
   175/342: $3\rev5$func$../../../usb_cdc/sie.v:495$2223.$result[4:0]$2539 [3]
   176/342: $3\rev5$func$../../../usb_cdc/sie.v:495$2223.$result[4:0]$2539 [2]
   177/342: $3\rev5$func$../../../usb_cdc/sie.v:495$2223.$result[4:0]$2539 [1]
   178/342: $3\rev5$func$../../../usb_cdc/sie.v:495$2223.$result[4:0]$2539 [0]
   179/342: $8\out_eop[0:0]
   180/342: $3\rev5$func$../../../usb_cdc/sie.v:495$2223.data[4:0]$2540
   181/342: $3\crc5$func$../../../usb_cdc/sie.v:495$2222.i[31:0]$2538
   182/342: $3\crc5$func$../../../usb_cdc/sie.v:495$2222.$result[4:0]$2536
   183/342: $3\crc5$func$../../../usb_cdc/sie.v:495$2222.data[10:0]$2537
   184/342: $2\data_d[15:0] [7:0]
   185/342: $2\rev8$func$../../../usb_cdc/sie.v:622$2240.$result[7:0]$2475 [5]
   186/342: $3\rev5$func$../../../usb_cdc/sie.v:495$2223.$result[4:0]$2539 [4]
   187/342: $10\crc16$func$../../../usb_cdc/sie.v:556$2232.$result[15:0]$2750
   188/342: $13\phy_state_d[3:0]
   189/342: $11\phy_state_d[3:0]
   190/342: $6\in_data_ack[0:0]
   191/342: $6\in_toggle_d[15:0]
   192/342: $6$bitselwrite$data$../../../usb_cdc/sie.v:461$2220[15:0]$2516
   193/342: $6$bitselwrite$mask$../../../usb_cdc/sie.v:461$2219[15:0]$2515
   194/342: $6$bitselwrite$sel$../../../usb_cdc/sie.v:461$2221[3:0]$2517
   195/342: $5$bitselwrite$sel$../../../usb_cdc/sie.v:461$2221[3:0]$2508
   196/342: $5$bitselwrite$data$../../../usb_cdc/sie.v:461$2220[15:0]$2507
   197/342: $5$bitselwrite$mask$../../../usb_cdc/sie.v:461$2219[15:0]$2506
   198/342: $5\in_data_ack[0:0]
   199/342: $5\in_toggle_d[15:0]
   200/342: $10\phy_state_d[3:0]
   201/342: $9\phy_state_d[3:0]
   202/342: $8\phy_state_d[3:0]
   203/342: $7\phy_state_d[3:0]
   204/342: $6\phy_state_d[3:0]
   205/342: $4$bitselwrite$sel$../../../usb_cdc/sie.v:461$2221[3:0]$2490
   206/342: $4$bitselwrite$data$../../../usb_cdc/sie.v:461$2220[15:0]$2489
   207/342: $4$bitselwrite$mask$../../../usb_cdc/sie.v:461$2219[15:0]$2488
   208/342: $4\in_data_ack[0:0]
   209/342: $4\in_toggle_d[15:0]
   210/342: $3$bitselwrite$sel$../../../usb_cdc/sie.v:461$2221[3:0]$2487
   211/342: $3$bitselwrite$data$../../../usb_cdc/sie.v:461$2220[15:0]$2486
   212/342: $3$bitselwrite$mask$../../../usb_cdc/sie.v:461$2219[15:0]$2485
   213/342: $3\in_data_ack[0:0]
   214/342: $3\in_toggle_d[15:0]
   215/342: $5\phy_state_d[3:0]
   216/342: $3\pid_d[3:0]
   217/342: $4\phy_state_d[3:0]
   218/342: $3\phy_state_d[3:0]
   219/342: $2\phy_state_d[3:0]
   220/342: $2\rev8$func$../../../usb_cdc/sie.v:627$2241.i[31:0]$2480
   221/342: $2\rev8$func$../../../usb_cdc/sie.v:627$2241.data[7:0]$2479
   222/342: $2\rev8$func$../../../usb_cdc/sie.v:622$2240.$result[7:0]$2475 [6]
   223/342: $2\rev8$func$../../../usb_cdc/sie.v:622$2240.i[31:0]$2477
   224/342: $2\rev8$func$../../../usb_cdc/sie.v:622$2240.data[7:0]$2476
   225/342: $2\in_toggle_d[15:0] [15:1]
   226/342: $2\crc16$func$../../../usb_cdc/sie.v:617$2239.i[31:0]$2474
   227/342: $2\crc16$func$../../../usb_cdc/sie.v:617$2239.crc[15:0]$2473
   228/342: $2\crc16$func$../../../usb_cdc/sie.v:617$2239.data[7:0]$2472
   229/342: $2\crc16$func$../../../usb_cdc/sie.v:617$2239.$result[15:0]$2471
   230/342: $2$bitselwrite$sel$../../../usb_cdc/sie.v:610$2238[3:0]$2470
   231/342: $2$bitselwrite$data$../../../usb_cdc/sie.v:610$2237[15:0]$2469
   232/342: $2$bitselwrite$mask$../../../usb_cdc/sie.v:610$2236[15:0]$2468
   233/342: $2$bitselwrite$sel$../../../usb_cdc/sie.v:601$2235[3:0]$2467
   234/342: $2$bitselwrite$data$../../../usb_cdc/sie.v:601$2234[15:0]$2466
   235/342: $2$bitselwrite$mask$../../../usb_cdc/sie.v:601$2233[15:0]$2465
   236/342: $2\crc16$func$../../../usb_cdc/sie.v:556$2232.i[31:0]$2464
   237/342: $2\crc16$func$../../../usb_cdc/sie.v:556$2232.crc[15:0]$2463
   238/342: $2\crc16$func$../../../usb_cdc/sie.v:556$2232.data[7:0]$2462
   239/342: $2\crc16$func$../../../usb_cdc/sie.v:556$2232.$result[15:0]$2461
   240/342: $2$bitselwrite$sel$../../../usb_cdc/sie.v:545$2231[3:0]$2460
   241/342: $2$bitselwrite$data$../../../usb_cdc/sie.v:545$2230[15:0]$2459
   242/342: $2$bitselwrite$mask$../../../usb_cdc/sie.v:545$2229[15:0]$2458
   243/342: $2$bitselwrite$sel$../../../usb_cdc/sie.v:533$2228[3:0]$2457
   244/342: $2$bitselwrite$data$../../../usb_cdc/sie.v:533$2227[15:0]$2456
   245/342: $2$bitselwrite$mask$../../../usb_cdc/sie.v:533$2226[15:0]$2455
   246/342: $2\crc16$func$../../../usb_cdc/sie.v:530$2225.i[31:0]$2454
   247/342: $2\crc16$func$../../../usb_cdc/sie.v:530$2225.crc[15:0]$2453
   248/342: $2\crc16$func$../../../usb_cdc/sie.v:530$2225.data[7:0]$2452
   249/342: $2\crc16$func$../../../usb_cdc/sie.v:530$2225.$result[15:0]$2451
   250/342: $2\crc16$func$../../../usb_cdc/sie.v:524$2224.i[31:0]$2450
   251/342: $2\crc16$func$../../../usb_cdc/sie.v:524$2224.crc[15:0]$2449
   252/342: $2\crc16$func$../../../usb_cdc/sie.v:524$2224.data[7:0]$2448
   253/342: $2\crc16$func$../../../usb_cdc/sie.v:524$2224.$result[15:0]$2447
   254/342: $2\rev5$func$../../../usb_cdc/sie.v:495$2223.i[31:0]$2446
   255/342: $2\rev5$func$../../../usb_cdc/sie.v:495$2223.data[4:0]$2445
   256/342: $2\rev5$func$../../../usb_cdc/sie.v:495$2223.$result[4:0]$2444
   257/342: $2\crc5$func$../../../usb_cdc/sie.v:495$2222.i[31:0]$2443
   258/342: $2\crc5$func$../../../usb_cdc/sie.v:495$2222.data[10:0]$2442
   259/342: $2\crc5$func$../../../usb_cdc/sie.v:495$2222.$result[4:0]$2441
   260/342: $2$bitselwrite$sel$../../../usb_cdc/sie.v:461$2221[3:0]$2440
   261/342: $2$bitselwrite$data$../../../usb_cdc/sie.v:461$2220[15:0]$2439
   262/342: $2$bitselwrite$mask$../../../usb_cdc/sie.v:461$2219[15:0]$2438
   263/342: $2\in_req[0:0]
   264/342: $2\in_ready[0:0]
   265/342: $2\tx_valid[0:0]
   266/342: $2\tx_data[7:0]
   267/342: $2\in_data_ack[0:0]
   268/342: $2\out_eop[0:0]
   269/342: $2\out_err[0:0]
   270/342: $2\out_valid[0:0]
   271/342: $2\in_byte_d[3:0]
   272/342: $2\in_zlp_d[15:0]
   273/342: $10\crc16$func$../../../usb_cdc/sie.v:524$2224.$result[15:0]$2623
   274/342: $10\crc16$func$../../../usb_cdc/sie.v:617$2239.$result[15:0]$2841
   275/342: $2\crc16_d[15:0]
   276/342: $2\frame_d[10:0]
   277/342: $2\endp_d[3:0]
   278/342: $2\addr_d[6:0]
   279/342: $2\pid_d[3:0]
   280/342: $12\phy_state_d[3:0]
   281/342: $1\out_err[0:0]
   282/342: $1\phy_state_d[3:0]
   283/342: $1\rev8$func$../../../usb_cdc/sie.v:627$2241.i[31:0]$2437
   284/342: $1\rev8$func$../../../usb_cdc/sie.v:627$2241.data[7:0]$2436
   285/342: $1\rev8$func$../../../usb_cdc/sie.v:627$2241.$result[7:0]$2435
   286/342: $1\rev8$func$../../../usb_cdc/sie.v:622$2240.i[31:0]$2434
   287/342: $1\rev8$func$../../../usb_cdc/sie.v:622$2240.data[7:0]$2433
   288/342: $1\rev8$func$../../../usb_cdc/sie.v:622$2240.$result[7:0]$2432
   289/342: $1\crc16$func$../../../usb_cdc/sie.v:617$2239.i[31:0]$2431
   290/342: $1\crc16$func$../../../usb_cdc/sie.v:617$2239.crc[15:0]$2430
   291/342: $1\crc16$func$../../../usb_cdc/sie.v:617$2239.data[7:0]$2429
   292/342: $1\crc16$func$../../../usb_cdc/sie.v:617$2239.$result[15:0]$2428
   293/342: $1$bitselwrite$sel$../../../usb_cdc/sie.v:610$2238[3:0]$2427
   294/342: $1$bitselwrite$data$../../../usb_cdc/sie.v:610$2237[15:0]$2426
   295/342: $1$bitselwrite$mask$../../../usb_cdc/sie.v:610$2236[15:0]$2425
   296/342: $1$bitselwrite$sel$../../../usb_cdc/sie.v:601$2235[3:0]$2424
   297/342: $1$bitselwrite$data$../../../usb_cdc/sie.v:601$2234[15:0]$2423
   298/342: $1$bitselwrite$mask$../../../usb_cdc/sie.v:601$2233[15:0]$2422
   299/342: $1\crc16$func$../../../usb_cdc/sie.v:556$2232.i[31:0]$2421
   300/342: $1\crc16$func$../../../usb_cdc/sie.v:556$2232.crc[15:0]$2420
   301/342: $1\crc16$func$../../../usb_cdc/sie.v:556$2232.data[7:0]$2419
   302/342: $1\crc16$func$../../../usb_cdc/sie.v:556$2232.$result[15:0]$2418
   303/342: $1$bitselwrite$sel$../../../usb_cdc/sie.v:545$2231[3:0]$2417
   304/342: $1$bitselwrite$data$../../../usb_cdc/sie.v:545$2230[15:0]$2416
   305/342: $1$bitselwrite$mask$../../../usb_cdc/sie.v:545$2229[15:0]$2415
   306/342: $1$bitselwrite$sel$../../../usb_cdc/sie.v:533$2228[3:0]$2414
   307/342: $1$bitselwrite$data$../../../usb_cdc/sie.v:533$2227[15:0]$2413
   308/342: $1$bitselwrite$mask$../../../usb_cdc/sie.v:533$2226[15:0]$2412
   309/342: $1\crc16$func$../../../usb_cdc/sie.v:530$2225.i[31:0]$2411
   310/342: $1\crc16$func$../../../usb_cdc/sie.v:530$2225.crc[15:0]$2410
   311/342: $1\crc16$func$../../../usb_cdc/sie.v:530$2225.data[7:0]$2409
   312/342: $1\crc16$func$../../../usb_cdc/sie.v:530$2225.$result[15:0]$2408
   313/342: $1\crc16$func$../../../usb_cdc/sie.v:524$2224.i[31:0]$2407
   314/342: $1\crc16$func$../../../usb_cdc/sie.v:524$2224.crc[15:0]$2406
   315/342: $1\crc16$func$../../../usb_cdc/sie.v:524$2224.data[7:0]$2405
   316/342: $1\crc16$func$../../../usb_cdc/sie.v:524$2224.$result[15:0]$2404
   317/342: $1\rev5$func$../../../usb_cdc/sie.v:495$2223.i[31:0]$2403
   318/342: $1\rev5$func$../../../usb_cdc/sie.v:495$2223.data[4:0]$2402
   319/342: $1\rev5$func$../../../usb_cdc/sie.v:495$2223.$result[4:0]$2401
   320/342: $1\crc5$func$../../../usb_cdc/sie.v:495$2222.i[31:0]$2400
   321/342: $1\crc5$func$../../../usb_cdc/sie.v:495$2222.data[10:0]$2399
   322/342: $1\crc5$func$../../../usb_cdc/sie.v:495$2222.$result[4:0]$2398
   323/342: $1$bitselwrite$sel$../../../usb_cdc/sie.v:461$2221[3:0]$2397
   324/342: $1$bitselwrite$data$../../../usb_cdc/sie.v:461$2220[15:0]$2396
   325/342: $1$bitselwrite$mask$../../../usb_cdc/sie.v:461$2219[15:0]$2395
   326/342: $1\in_req[0:0]
   327/342: $1\in_ready[0:0]
   328/342: $1\tx_valid[0:0]
   329/342: $1\tx_data[7:0]
   330/342: $1\in_data_ack[0:0]
   331/342: $1\out_eop[0:0]
   332/342: $1\out_valid[0:0]
   333/342: $1\in_byte_d[3:0]
   334/342: $1\in_zlp_d[15:0]
   335/342: $1\out_toggle_d[15:0]
   336/342: $1\in_toggle_d[15:0]
   337/342: $1\crc16_d[15:0]
   338/342: $1\frame_d[10:0]
   339/342: $1\endp_d[3:0]
   340/342: $1\addr_d[6:0]
   341/342: $1\pid_d[3:0]
   342/342: $1\data_d[15:0]
Creating decoders for process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:350$2280'.
     1/43: $0\out_toggle_q[15:0] [15]
     2/43: $0\out_toggle_q[15:0] [14]
     3/43: $0\in_toggle_q[15:0] [14]
     4/43: $0\out_toggle_q[15:0] [13]
     5/43: $0\in_toggle_q[15:0] [13]
     6/43: $0\out_toggle_q[15:0] [12]
     7/43: $0\in_toggle_q[15:0] [12]
     8/43: $0\out_toggle_q[15:0] [11]
     9/43: $0\in_toggle_q[15:0] [11]
    10/43: $0\out_toggle_q[15:0] [10]
    11/43: $0\in_toggle_q[15:0] [10]
    12/43: $0\out_toggle_q[15:0] [9]
    13/43: $0\in_toggle_q[15:0] [9]
    14/43: $0\out_toggle_q[15:0] [8]
    15/43: $0\in_toggle_q[15:0] [8]
    16/43: $0\out_toggle_q[15:0] [7]
    17/43: $0\in_toggle_q[15:0] [7]
    18/43: $0\out_toggle_q[15:0] [6]
    19/43: $0\in_toggle_q[15:0] [6]
    20/43: $0\out_toggle_q[15:0] [5]
    21/43: $0\in_toggle_q[15:0] [5]
    22/43: $0\out_toggle_q[15:0] [4]
    23/43: $0\in_toggle_q[15:0] [4]
    24/43: $0\out_toggle_q[15:0] [3]
    25/43: $0\in_toggle_q[15:0] [3]
    26/43: $0\out_toggle_q[15:0] [2]
    27/43: $0\in_toggle_q[15:0] [2]
    28/43: $0\out_toggle_q[15:0] [1]
    29/43: $0\in_toggle_q[15:0] [1]
    30/43: $0\out_toggle_q[15:0] [0]
    31/43: $0\in_toggle_q[15:0] [0]
    32/43: $1\i[31:0]
    33/43: $0\in_byte_q[3:0]
    34/43: $0\in_zlp_q[15:0]
    35/43: $0\in_toggle_q[15:0] [15]
    36/43: $2\i[31:0]
    37/43: $0\crc16_q[15:0]
    38/43: $0\frame_q[10:0]
    39/43: $0\endp_q[3:0]
    40/43: $0\addr_q[6:0]
    41/43: $0\pid_q[3:0]
    42/43: $0\phy_state_q[3:0]
    43/43: $0\data_q[15:0]
Creating decoders for process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:312$2255'.
     1/5: $0\in_data_ack_q[0:0]
     2/5: $0\in_req_q[0:0]
     3/5: $0\out_eop_q[0:0]
     4/5: $0\out_err_q[0:0]
     5/5: $0\delay_cnt_q[2:0]
Creating decoders for process `$paramod$9cb636672bef5ff5371ad9de3e50a225945166a2\in_fifo.$proc$../../../usb_cdc/in_fifo.v:243$3389'.
     1/5: $0\genblk1.u_lte12mhz_async_data.app_in_valid_q[1:0] [1]
     2/5: $0\genblk1.u_lte12mhz_async_data.app_in_valid_q[1:0] [0]
     3/5: $0\genblk1.u_lte12mhz_async_data.app_in_data_q[15:0] [7:0]
     4/5: $0\genblk1.u_lte12mhz_async_data.app_in_first_q[0:0]
     5/5: $0\genblk1.u_lte12mhz_async_data.app_in_data_q[15:0] [15:8]
Creating decoders for process `$paramod$9cb636672bef5ff5371ad9de3e50a225945166a2\in_fifo.$proc$../../../usb_cdc/in_fifo.v:174$3317'.
     1/34: $0\genblk1.u_lte12mhz_async_data.app_in_consumed_q[1:0] [1]
     2/34: $0\genblk1.u_lte12mhz_async_data.app_in_consumed_q[1:0] [0]
     3/34: $0\genblk1.u_lte12mhz_async_data.app_in_valid_qqq[1:0] [0]
     4/34: $0\genblk1.u_lte12mhz_async_data.app_in_valid_qq[1:0] [0]
     5/34: $3$bitselwrite$data$../../../usb_cdc/in_fifo.v:201$3296[71:0]$3350
     6/34: $3$bitselwrite$mask$../../../usb_cdc/in_fifo.v:201$3295[71:0]$3349
     7/34: $3$bitselwrite$sel$../../../usb_cdc/in_fifo.v:201$3297[31:0]$3351
     8/34: $3$bitselwrite$sel$../../../usb_cdc/in_fifo.v:203$3300[31:0]$3354
     9/34: $3$bitselwrite$data$../../../usb_cdc/in_fifo.v:203$3299[71:0]$3353
    10/34: $3$bitselwrite$mask$../../../usb_cdc/in_fifo.v:203$3298[71:0]$3352
    11/34: $2$lookahead\in_fifo_q$3316[71:0]$3347
    12/34: $2$bitselwrite$sel$../../../usb_cdc/in_fifo.v:203$3300[31:0]$3346
    13/34: $2$bitselwrite$data$../../../usb_cdc/in_fifo.v:203$3299[71:0]$3345
    14/34: $2$bitselwrite$mask$../../../usb_cdc/in_fifo.v:203$3298[71:0]$3344
    15/34: $2$bitselwrite$sel$../../../usb_cdc/in_fifo.v:201$3297[31:0]$3343
    16/34: $2$bitselwrite$data$../../../usb_cdc/in_fifo.v:201$3296[71:0]$3342
    17/34: $2$bitselwrite$mask$../../../usb_cdc/in_fifo.v:201$3295[71:0]$3341
    18/34: $1$lookahead\in_fifo_q$3316[71:0]$3332
    19/34: $1$bitselwrite$sel$../../../usb_cdc/in_fifo.v:203$3300[31:0]$3331
    20/34: $1$bitselwrite$data$../../../usb_cdc/in_fifo.v:203$3299[71:0]$3330
    21/34: $1$bitselwrite$mask$../../../usb_cdc/in_fifo.v:203$3298[71:0]$3329
    22/34: $1$bitselwrite$sel$../../../usb_cdc/in_fifo.v:201$3297[31:0]$3328
    23/34: $1$bitselwrite$data$../../../usb_cdc/in_fifo.v:201$3296[71:0]$3327
    24/34: $1$bitselwrite$mask$../../../usb_cdc/in_fifo.v:201$3295[71:0]$3326
    25/34: $0\genblk1.u_lte12mhz_async_data.app_clk_sq[2:0]
    26/34: $0\genblk1.u_lte12mhz_async_data.app_in_ready_q[0:0]
    27/34: $0\genblk1.u_lte12mhz_async_data.app_in_consumed_qq[1:0]
    28/34: $0\genblk1.u_lte12mhz_async_data.app_in_valid_qqq[1:0] [1]
    29/34: $0\genblk1.u_lte12mhz_async_data.app_in_first_qqq[0:0]
    30/34: $0\genblk1.u_lte12mhz_async_data.app_in_first_qq[0:0]
    31/34: $0\genblk1.u_lte12mhz_async_data.app_in_valid_qq[1:0] [1]
    32/34: $3$lookahead\in_fifo_q$3316[71:0]$3355
    33/34: $0\in_last_qq[3:0]
    34/34: $0\in_last_q[3:0]
Creating decoders for process `$paramod$9cb636672bef5ff5371ad9de3e50a225945166a2\in_fifo.$proc$../../../usb_cdc/in_fifo.v:87$3305'.
     1/2: $0\in_first_qq[3:0]
     2/2: $0\in_first_q[3:0]
Creating decoders for process `$paramod$a3a928f8cacd30bbede49a6490ac902b1aaa8a19\out_fifo.$proc$../../../usb_cdc/out_fifo.v:232$3288'.
     1/1: $0\genblk1.u_lte12mhz_async_data.app_out_consumed_q[0:0]
Creating decoders for process `$paramod$a3a928f8cacd30bbede49a6490ac902b1aaa8a19\out_fifo.$proc$../../../usb_cdc/out_fifo.v:184$3267'.
     1/7: $0\genblk1.u_lte12mhz_async_data.app_out_valid_q[1:0] [1]
     2/7: $0\genblk1.u_lte12mhz_async_data.app_out_valid_q[1:0] [0]
     3/7: $0\genblk1.u_lte12mhz_async_data.app_out_data_q[15:0] [7:0]
     4/7: $0\genblk1.u_lte12mhz_async_data.app_out_valid_qq[0:0]
     5/7: $0\genblk1.u_lte12mhz_async_data.app_out_data_q[15:0] [15:8]
     6/7: $0\genblk1.u_lte12mhz_async_data.app_clk_sq[2:0]
     7/7: $0\out_first_q[3:0]
Creating decoders for process `$paramod$a3a928f8cacd30bbede49a6490ac902b1aaa8a19\out_fifo.$proc$../../../usb_cdc/out_fifo.v:114$3257'.
     1/11: $5\out_last_dd[3:0]
     2/11: $3\out_nak_d[0:0]
     3/11: $4\out_last_dd[3:0]
     4/11: $3\out_last_dd[3:0]
     5/11: $3\out_last_d[3:0]
     6/11: $2\out_last_dd[3:0]
     7/11: $2\out_last_d[3:0]
     8/11: $2\out_nak_d[0:0]
     9/11: $1\out_last_dd[3:0]
    10/11: $1\out_nak_d[0:0]
    11/11: $1\out_last_d[3:0]
Creating decoders for process `$paramod$a3a928f8cacd30bbede49a6490ac902b1aaa8a19\out_fifo.$proc$../../../usb_cdc/out_fifo.v:96$3232'.
     1/11: $2$lookahead\out_fifo_q$3231[71:0]$3245
     2/11: $2$bitselwrite$data$../../../usb_cdc/out_fifo.v:104$3224[71:0]$3243
     3/11: $2$bitselwrite$mask$../../../usb_cdc/out_fifo.v:104$3223[71:0]$3242
     4/11: $2$bitselwrite$sel$../../../usb_cdc/out_fifo.v:104$3225[31:0]$3244
     5/11: $1$lookahead\out_fifo_q$3231[71:0]$3241
     6/11: $1$bitselwrite$sel$../../../usb_cdc/out_fifo.v:104$3225[31:0]$3240
     7/11: $1$bitselwrite$data$../../../usb_cdc/out_fifo.v:104$3224[71:0]$3239
     8/11: $1$bitselwrite$mask$../../../usb_cdc/out_fifo.v:104$3223[71:0]$3238
     9/11: $0\out_nak_q[0:0]
    10/11: $0\out_last_qq[3:0]
    11/11: $0\out_last_q[3:0]
Creating decoders for process `$paramod$9f7cf1def2d8e9c0c94d4588784bc092ce60cf6d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:532$2961'.
     1/158: $11\state_d[2:0]
     2/158: $3\in_toggle_reset[15:0]
     3/158: $3$bitselwrite$data$../../../usb_cdc/ctrl_endp.v:958$2906[15:0]$3192
     4/158: $3$bitselwrite$mask$../../../usb_cdc/ctrl_endp.v:958$2905[15:0]$3191
     5/158: $3$bitselwrite$sel$../../../usb_cdc/ctrl_endp.v:958$2907[3:0]$3193
     6/158: $3$bitselwrite$sel$../../../usb_cdc/ctrl_endp.v:960$2910[3:0]$3196
     7/158: $3$bitselwrite$data$../../../usb_cdc/ctrl_endp.v:960$2909[15:0]$3195
     8/158: $3$bitselwrite$mask$../../../usb_cdc/ctrl_endp.v:960$2908[15:0]$3194
     9/158: $3\out_toggle_reset[15:0]
    10/158: $3\dev_state_dd[1:0]
    11/158: $2\dev_state_dd[1:0]
    12/158: $2\addr_dd[6:0]
    13/158: $2$bitselwrite$sel$../../../usb_cdc/ctrl_endp.v:960$2910[3:0]$3188
    14/158: $2$bitselwrite$data$../../../usb_cdc/ctrl_endp.v:960$2909[15:0]$3187
    15/158: $2$bitselwrite$mask$../../../usb_cdc/ctrl_endp.v:960$2908[15:0]$3186
    16/158: $2$bitselwrite$sel$../../../usb_cdc/ctrl_endp.v:958$2907[3:0]$3185
    17/158: $2$bitselwrite$data$../../../usb_cdc/ctrl_endp.v:958$2906[15:0]$3184
    18/158: $2$bitselwrite$mask$../../../usb_cdc/ctrl_endp.v:958$2905[15:0]$3183
    19/158: $2\out_toggle_reset[15:0]
    20/158: $2\in_toggle_reset[15:0]
    21/158: $10\state_d[2:0]
    22/158: $5\in_valid[0:0]
    23/158: $5\in_data[7:0]
    24/158: $4\in_valid[0:0]
    25/158: $4\in_data[7:0]
    26/158: $3\in_valid[0:0]
    27/158: $3\in_data[7:0]
    28/158: $4\byte_cnt_d[6:0]
    29/158: $9\state_d[2:0]
    30/158: $8\state_d[2:0]
    31/158: $7\state_d[2:0]
    32/158: $2\in_valid[0:0]
    33/158: $2\in_data[7:0]
    34/158: $3\byte_cnt_d[6:0]
    35/158: $6\state_d[2:0]
    36/158: $5\state_d[2:0]
    37/158: $4\state_d[2:0]
    38/158: $3\state_d[2:0]
    39/158: $65\req_d[3:0]
    40/158: $64\req_d[3:0]
    41/158: $63\req_d[3:0]
    42/158: $62\req_d[3:0]
    43/158: $7\max_length_d[6:0]
    44/158: $61\req_d[3:0]
    45/158: $60\req_d[3:0]
    46/158: $59\req_d[3:0]
    47/158: $6\max_length_d[6:0]
    48/158: $58\req_d[3:0]
    49/158: $57\req_d[3:0]
    50/158: $56\req_d[3:0]
    51/158: $55\req_d[3:0]
    52/158: $5\max_length_d[6:0]
    53/158: $54\req_d[3:0]
    54/158: $53\req_d[3:0]
    55/158: $52\req_d[3:0]
    56/158: $4\max_length_d[6:0]
    57/158: $51\req_d[3:0]
    58/158: $50\req_d[3:0]
    59/158: $49\req_d[3:0]
    60/158: $48\req_d[3:0]
    61/158: $47\req_d[3:0]
    62/158: $46\req_d[3:0]
    63/158: $45\req_d[3:0]
    64/158: $44\req_d[3:0]
    65/158: $43\req_d[3:0]
    66/158: $42\req_d[3:0]
    67/158: $41\req_d[3:0]
    68/158: $40\req_d[3:0]
    69/158: $39\req_d[3:0]
    70/158: $38\req_d[3:0]
    71/158: $37\req_d[3:0]
    72/158: $36\req_d[3:0]
    73/158: $35\req_d[3:0]
    74/158: $34\req_d[3:0]
    75/158: $33\req_d[3:0]
    76/158: $32\req_d[3:0]
    77/158: $31\req_d[3:0]
    78/158: $30\req_d[3:0]
    79/158: $29\req_d[3:0]
    80/158: $28\req_d[3:0]
    81/158: $27\req_d[3:0]
    82/158: $26\req_d[3:0]
    83/158: $6\dev_state_d[1:0]
    84/158: $25\req_d[3:0]
    85/158: $5\dev_state_d[1:0]
    86/158: $24\req_d[3:0]
    87/158: $5\addr_d[6:0]
    88/158: $23\req_d[3:0]
    89/158: $22\req_d[3:0]
    90/158: $21\req_d[3:0]
    91/158: $20\req_d[3:0]
    92/158: $5\string_index_d[7:0]
    93/158: $19\req_d[3:0]
    94/158: $18\req_d[3:0]
    95/158: $17\req_d[3:0]
    96/158: $16\req_d[3:0]
    97/158: $4\dev_state_d[1:0]
    98/158: $4\string_index_d[7:0]
    99/158: $4\addr_d[6:0]
   100/158: $15\req_d[3:0]
   101/158: $14\req_d[3:0]
   102/158: $13\req_d[3:0]
   103/158: $12\req_d[3:0]
   104/158: $11\req_d[3:0]
   105/158: $10\req_d[3:0]
   106/158: $9\req_d[3:0]
   107/158: $8\req_d[3:0]
   108/158: $7\req_d[3:0]
   109/158: $6\req_d[3:0]
   110/158: $5\req_d[3:0]
   111/158: $4\req_d[3:0]
   112/158: $3\req_d[3:0]
   113/158: $3\rec_d[1:0]
   114/158: $3\class_d[0:0]
   115/158: $3\in_dir_d[0:0]
   116/158: $3\in_endp_d[0:0]
   117/158: $3\dev_state_d[1:0]
   118/158: $3\string_index_d[7:0]
   119/158: $3\max_length_d[6:0]
   120/158: $3\endp_d[3:0]
   121/158: $3\addr_d[6:0]
   122/158: $2\in_endp_d[0:0]
   123/158: $2\dev_state_d[1:0]
   124/158: $2\string_index_d[7:0]
   125/158: $2\req_d[3:0]
   126/158: $2\rec_d[1:0]
   127/158: $2\class_d[0:0]
   128/158: $2\in_dir_d[0:0]
   129/158: $2\max_length_d[6:0]
   130/158: $2\endp_d[3:0]
   131/158: $2\addr_d[6:0]
   132/158: $2\byte_cnt_d[6:0]
   133/158: $2\state_d[2:0]
   134/158: $1$bitselwrite$sel$../../../usb_cdc/ctrl_endp.v:960$2910[3:0]$2973
   135/158: $1$bitselwrite$data$../../../usb_cdc/ctrl_endp.v:960$2909[15:0]$2972
   136/158: $1$bitselwrite$mask$../../../usb_cdc/ctrl_endp.v:960$2908[15:0]$2971
   137/158: $1$bitselwrite$sel$../../../usb_cdc/ctrl_endp.v:958$2907[3:0]$2970
   138/158: $1$bitselwrite$data$../../../usb_cdc/ctrl_endp.v:958$2906[15:0]$2969
   139/158: $1$bitselwrite$mask$../../../usb_cdc/ctrl_endp.v:958$2905[15:0]$2968
   140/158: $1\out_toggle_reset[15:0]
   141/158: $1\in_toggle_reset[15:0]
   142/158: $1\in_valid[0:0]
   143/158: $1\in_zlp[0:0]
   144/158: $1\in_data[7:0]
   145/158: $1\in_endp_d[0:0]
   146/158: $1\addr_dd[6:0]
   147/158: $1\dev_state_dd[1:0]
   148/158: $1\dev_state_d[1:0]
   149/158: $1\string_index_d[7:0]
   150/158: $1\req_d[3:0]
   151/158: $1\rec_d[1:0]
   152/158: $1\class_d[0:0]
   153/158: $1\in_dir_d[0:0]
   154/158: $1\max_length_d[6:0]
   155/158: $1\byte_cnt_d[6:0]
   156/158: $1\endp_d[3:0]
   157/158: $1\addr_d[6:0]
   158/158: $1\state_d[2:0]
Creating decoders for process `$paramod$9f7cf1def2d8e9c0c94d4588784bc092ce60cf6d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:476$2922'.
     1/13: $0\in_endp_q[0:0]
     2/13: $0\addr_qq[6:0]
     3/13: $0\dev_state_q[1:0]
     4/13: $0\string_index_q[7:0]
     5/13: $0\req_q[3:0]
     6/13: $0\rec_q[1:0]
     7/13: $0\class_q[0:0]
     8/13: $0\in_dir_q[0:0]
     9/13: $0\max_length_q[6:0]
    10/13: $0\byte_cnt_q[6:0]
    11/13: $0\endp_q[3:0]
    12/13: $0\addr_q[6:0]
    13/13: $0\state_q[2:0]
Creating decoders for process `$paramod$9f7cf1def2d8e9c0c94d4588784bc092ce60cf6d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:460$2915'.
     1/1: $0\dev_state_qq[1:0]
Creating decoders for process `$paramod$3ca5b839c2f7fc1fea8e1ff3fb4bad450cd80046\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:99$2882'.
     1/1: $0\u_async_app_rstn.app_rstn_sq[1:0]
Creating decoders for process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:367$1760'.
     1/6: $0\rx_eop_qq[0:0]
     2/6: $0\rx_eop_q[0:0]
     3/6: $0\rx_err_qq[0:0]
     4/6: $0\rx_err_q[0:0]
     5/6: $0\rx_valid_qq[0:0]
     6/6: $0\rx_valid_q[0:0]
Creating decoders for process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:266$1732'.
     1/61: $3\rx_eop[0:0]
     2/61: $14\rx_state_d[2:0]
     3/61: $9\rx_valid[0:0]
     4/61: $9\rx_data_d[7:0]
     5/61: $13\shift_register_d[7:0]
     6/61: $10\stuffing_cnt_d[2:0]
     7/61: $12\shift_register_d[8:8]
     8/61: $10\shift_register_d[8:0] [8]
     9/61: $10\shift_register_d[8:0] [7:0]
    10/61: $11\shift_register_d[8:0]
    11/61: $13\rx_state_d[2:0]
    12/61: $12\rx_state_d[2:0]
    13/61: $8\rx_valid[0:0]
    14/61: $8\rx_data_d[7:0]
    15/61: $9\stuffing_cnt_d[2:0]
    16/61: $11\rx_state_d[2:0]
    17/61: $7\rx_valid[0:0]
    18/61: $7\rx_data_d[7:0]
    19/61: $9\shift_register_d[8:0]
    20/61: $8\stuffing_cnt_d[2:0]
    21/61: $6\rx_valid[0:0]
    22/61: $6\rx_data_d[7:0]
    23/61: $8\shift_register_d[8:0]
    24/61: $10\rx_state_d[2:0]
    25/61: $9\rx_state_d[2:0]
    26/61: $5\rx_valid[0:0]
    27/61: $5\rx_data_d[7:0]
    28/61: $7\shift_register_d[8:0]
    29/61: $4\rx_valid[0:0]
    30/61: $4\rx_data_d[7:0]
    31/61: $6\shift_register_d[8:0]
    32/61: $8\rx_state_d[2:0]
    33/61: $7\stuffing_cnt_d[2:0]
    34/61: $7\rx_state_d[2:0]
    35/61: $3\rx_valid[0:0]
    36/61: $3\rx_data_d[7:0]
    37/61: $5\shift_register_d[8:0]
    38/61: $6\stuffing_cnt_d[2:0]
    39/61: $5\stuffing_cnt_d[2:0]
    40/61: $6\rx_state_d[2:0]
    41/61: $5\rx_state_d[2:0]
    42/61: $4\stuffing_cnt_d[2:0]
    43/61: $4\shift_register_d[8:0]
    44/61: $4\rx_state_d[2:0]
    45/61: $3\shift_register_d[8:0]
    46/61: $3\stuffing_cnt_d[2:0]
    47/61: $3\rx_state_d[2:0]
    48/61: $2\rx_state_d[2:0]
    49/61: $2\rx_eop[0:0]
    50/61: $2\rx_err[0:0]
    51/61: $2\rx_valid[0:0]
    52/61: $2\rx_data_d[7:0]
    53/61: $2\shift_register_d[8:0]
    54/61: $2\stuffing_cnt_d[2:0]
    55/61: $1\rx_state_d[2:0]
    56/61: $1\rx_eop[0:0]
    57/61: $1\rx_err[0:0]
    58/61: $1\rx_valid[0:0]
    59/61: $1\rx_data_d[7:0]
    60/61: $1\shift_register_d[8:0]
    61/61: $1\stuffing_cnt_d[2:0]
Creating decoders for process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:246$1730'.
     1/4: $0\rx_data_q[7:0]
     2/4: $0\shift_register_q[8:0]
     3/4: $0\rx_state_q[2:0]
     4/4: $0\stuffing_cnt_q[2:0]
Creating decoders for process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:188$1718'.
     1/14: $5\state_d[2:0]
     2/14: $4\bus_reset_d[0:0]
     3/14: $3\bus_reset_d[0:0]
     4/14: $3\cnt_d[17:0]
     5/14: $4\state_d[2:0]
     6/14: $3\state_d[2:0]
     7/14: $2\state_d[2:0]
     8/14: $2\bus_reset_d[0:0]
     9/14: $2\dp_pu_d[0:0]
    10/14: $2\cnt_d[17:0]
    11/14: $1\state_d[2:0]
    12/14: $1\bus_reset_d[0:0]
    13/14: $1\dp_pu_d[0:0]
    14/14: $1\cnt_d[17:0]
Creating decoders for process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:165$1713'.
     1/5: $0\rx_en_q[0:0]
     2/5: $0\bus_reset_q[0:0]
     3/5: $0\dp_pu_q[0:0]
     4/5: $0\state_q[2:0]
     5/5: $0\cnt_q[17:0]
Creating decoders for process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:132$1708'.
     1/2: $0\se0_q[0:0]
     2/2: $0\nrzi_q[3:0]
Creating decoders for process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:108$1699'.
     1/1: $0\sample_cnt_q[1:0]
Creating decoders for process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:95$1689'.
     1/3: $3\nrzi[1:0]
     2/3: $2\nrzi[1:0]
     3/3: $1\nrzi[1:0]
Creating decoders for process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:79$1687'.
     1/2: $0\dn_q[2:0]
     2/2: $0\dp_q[2:0]
Creating decoders for process `\phy_tx.$proc$../../../usb_cdc/phy_tx.v:79$14'.
     1/41: $8\data_d[7:0]
     2/41: $8\bit_cnt_d[2:0]
     3/41: $8\tx_state_d[1:0]
     4/41: $6\tx_ready[0:0]
     5/41: $7\data_d[7:0]
     6/41: $7\bit_cnt_d[2:0]
     7/41: $7\tx_state_d[1:0]
     8/41: $5\tx_ready[0:0]
     9/41: $6\data_d[7:0]
    10/41: $6\bit_cnt_d[2:0]
    11/41: $6\tx_state_d[1:0]
    12/41: $4\tx_ready[0:0]
    13/41: $5\data_d[7:0]
    14/41: $5\bit_cnt_d[2:0]
    15/41: $5\tx_state_d[1:0]
    16/41: $6\nrzi_d[0:0]
    17/41: $5\stuffing_cnt_d[2:0]
    18/41: $3\tx_ready[0:0]
    19/41: $5\nrzi_d[0:0]
    20/41: $4\stuffing_cnt_d[2:0]
    21/41: $4\data_d[7:0]
    22/41: $4\bit_cnt_d[2:0]
    23/41: $4\tx_state_d[1:0]
    24/41: $3\tx_state_d[1:0]
    25/41: $4\nrzi_d[0:0]
    26/41: $3\data_d[7:0]
    27/41: $3\bit_cnt_d[2:0]
    28/41: $3\stuffing_cnt_d[2:0]
    29/41: $3\nrzi_d[0:0]
    30/41: $2\data_d[7:0]
    31/41: $2\bit_cnt_d[2:0]
    32/41: $2\tx_state_d[1:0]
    33/41: $2\tx_ready[0:0]
    34/41: $2\stuffing_cnt_d[2:0]
    35/41: $2\nrzi_d[0:0]
    36/41: $1\nrzi_d[0:0]
    37/41: $1\stuffing_cnt_d[2:0]
    38/41: $1\tx_ready[0:0]
    39/41: $1\data_d[7:0]
    40/41: $1\bit_cnt_d[2:0]
    41/41: $1\tx_state_d[1:0]
Creating decoders for process `\phy_tx.$proc$../../../usb_cdc/phy_tx.v:61$12'.
     1/5: $0\nrzi_q[0:0]
     2/5: $0\stuffing_cnt_q[2:0]
     3/5: $0\data_q[7:0]
     4/5: $0\bit_cnt_q[2:0]
     5/5: $0\tx_state_q[1:0]

13.3.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\app.\data_d' from process `\app.$proc$../hdl/soc/app.v:87$1276'.
No latch inferred for signal `\app.\status_d' from process `\app.$proc$../hdl/soc/app.v:87$1276'.
No latch inferred for signal `\app.\fifo_irq_d' from process `\app.$proc$../hdl/soc/app.v:87$1276'.
No latch inferred for signal `\app.\cpu_wrdata' from process `\app.$proc$../hdl/soc/app.v:87$1276'.
No latch inferred for signal `\app.\cpu_addr' from process `\app.$proc$../hdl/soc/app.v:87$1276'.
No latch inferred for signal `\app.\cpu_rd' from process `\app.$proc$../hdl/soc/app.v:87$1276'.
No latch inferred for signal `\app.\cpu_wr' from process `\app.$proc$../hdl/soc/app.v:87$1276'.
No latch inferred for signal `\app.\fifo_sel' from process `\app.$proc$../hdl/soc/app.v:87$1276'.
No latch inferred for signal `\fifo_if.\rdata' from process `\fifo_if.$proc$../../common/hdl/fifo_if.v:104$1265'.
No latch inferred for signal `$paramod$076f4e426487c5b915aff56698e4cb78480bea34\usb_cdc.\sie2i_in_data' from process `$paramod$076f4e426487c5b915aff56698e4cb78480bea34\usb_cdc.$proc$../../../usb_cdc/usb_cdc.v:108$2859'.
No latch inferred for signal `$paramod$076f4e426487c5b915aff56698e4cb78480bea34\usb_cdc.\sie2i_in_valid' from process `$paramod$076f4e426487c5b915aff56698e4cb78480bea34\usb_cdc.$proc$../../../usb_cdc/usb_cdc.v:108$2859'.
No latch inferred for signal `$paramod$076f4e426487c5b915aff56698e4cb78480bea34\usb_cdc.\sie2i_out_nak' from process `$paramod$076f4e426487c5b915aff56698e4cb78480bea34\usb_cdc.$proc$../../../usb_cdc/usb_cdc.v:108$2859'.
No latch inferred for signal `$paramod$076f4e426487c5b915aff56698e4cb78480bea34\usb_cdc.\u_mux.j' from process `$paramod$076f4e426487c5b915aff56698e4cb78480bea34\usb_cdc.$proc$../../../usb_cdc/usb_cdc.v:108$2859'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\data_d' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2350'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\phy_state_d' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2350'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\pid_d' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2350'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\addr_d' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2350'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\endp_d' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2350'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\frame_d' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2350'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\crc16_d' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2350'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\in_toggle_d' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2350'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\out_toggle_d' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2350'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\in_zlp_d' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2350'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\in_byte_d' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2350'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\out_valid' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2350'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\out_err' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2350'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\out_eop' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2350'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\in_data_ack' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2350'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\tx_data' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2350'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\tx_valid' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2350'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\in_ready' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2350'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\in_req' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2350'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$bitselwrite$mask$../../../usb_cdc/sie.v:461$2219' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2350'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$bitselwrite$data$../../../usb_cdc/sie.v:461$2220' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2350'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$bitselwrite$sel$../../../usb_cdc/sie.v:461$2221' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2350'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\crc5$func$../../../usb_cdc/sie.v:495$2222.$result' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2350'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\crc5$func$../../../usb_cdc/sie.v:495$2222.data' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2350'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\crc5$func$../../../usb_cdc/sie.v:495$2222.i' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2350'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\rev5$func$../../../usb_cdc/sie.v:495$2223.$result' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2350'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\rev5$func$../../../usb_cdc/sie.v:495$2223.data' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2350'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\rev5$func$../../../usb_cdc/sie.v:495$2223.i' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2350'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\crc16$func$../../../usb_cdc/sie.v:524$2224.$result' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2350'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\crc16$func$../../../usb_cdc/sie.v:524$2224.data' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2350'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\crc16$func$../../../usb_cdc/sie.v:524$2224.crc' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2350'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\crc16$func$../../../usb_cdc/sie.v:524$2224.i' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2350'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\crc16$func$../../../usb_cdc/sie.v:530$2225.$result' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2350'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\crc16$func$../../../usb_cdc/sie.v:530$2225.data' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2350'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\crc16$func$../../../usb_cdc/sie.v:530$2225.crc' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2350'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\crc16$func$../../../usb_cdc/sie.v:530$2225.i' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2350'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$bitselwrite$mask$../../../usb_cdc/sie.v:533$2226' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2350'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$bitselwrite$data$../../../usb_cdc/sie.v:533$2227' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2350'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$bitselwrite$sel$../../../usb_cdc/sie.v:533$2228' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2350'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$bitselwrite$mask$../../../usb_cdc/sie.v:545$2229' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2350'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$bitselwrite$data$../../../usb_cdc/sie.v:545$2230' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2350'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$bitselwrite$sel$../../../usb_cdc/sie.v:545$2231' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2350'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\crc16$func$../../../usb_cdc/sie.v:556$2232.$result' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2350'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\crc16$func$../../../usb_cdc/sie.v:556$2232.data' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2350'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\crc16$func$../../../usb_cdc/sie.v:556$2232.crc' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2350'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\crc16$func$../../../usb_cdc/sie.v:556$2232.i' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2350'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$bitselwrite$mask$../../../usb_cdc/sie.v:601$2233' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2350'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$bitselwrite$data$../../../usb_cdc/sie.v:601$2234' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2350'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$bitselwrite$sel$../../../usb_cdc/sie.v:601$2235' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2350'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$bitselwrite$mask$../../../usb_cdc/sie.v:610$2236' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2350'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$bitselwrite$data$../../../usb_cdc/sie.v:610$2237' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2350'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$bitselwrite$sel$../../../usb_cdc/sie.v:610$2238' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2350'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\crc16$func$../../../usb_cdc/sie.v:617$2239.$result' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2350'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\crc16$func$../../../usb_cdc/sie.v:617$2239.data' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2350'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\crc16$func$../../../usb_cdc/sie.v:617$2239.crc' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2350'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\crc16$func$../../../usb_cdc/sie.v:617$2239.i' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2350'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\rev8$func$../../../usb_cdc/sie.v:622$2240.$result' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2350'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\rev8$func$../../../usb_cdc/sie.v:622$2240.data' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2350'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\rev8$func$../../../usb_cdc/sie.v:622$2240.i' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2350'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\rev8$func$../../../usb_cdc/sie.v:627$2241.$result' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2350'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\rev8$func$../../../usb_cdc/sie.v:627$2241.data' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2350'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\rev8$func$../../../usb_cdc/sie.v:627$2241.i' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2350'.
No latch inferred for signal `$paramod$a3a928f8cacd30bbede49a6490ac902b1aaa8a19\out_fifo.\out_last_d' from process `$paramod$a3a928f8cacd30bbede49a6490ac902b1aaa8a19\out_fifo.$proc$../../../usb_cdc/out_fifo.v:114$3257'.
No latch inferred for signal `$paramod$a3a928f8cacd30bbede49a6490ac902b1aaa8a19\out_fifo.\out_last_dd' from process `$paramod$a3a928f8cacd30bbede49a6490ac902b1aaa8a19\out_fifo.$proc$../../../usb_cdc/out_fifo.v:114$3257'.
No latch inferred for signal `$paramod$a3a928f8cacd30bbede49a6490ac902b1aaa8a19\out_fifo.\out_nak_d' from process `$paramod$a3a928f8cacd30bbede49a6490ac902b1aaa8a19\out_fifo.$proc$../../../usb_cdc/out_fifo.v:114$3257'.
No latch inferred for signal `$paramod$9f7cf1def2d8e9c0c94d4588784bc092ce60cf6d\ctrl_endp.\state_d' from process `$paramod$9f7cf1def2d8e9c0c94d4588784bc092ce60cf6d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:532$2961'.
No latch inferred for signal `$paramod$9f7cf1def2d8e9c0c94d4588784bc092ce60cf6d\ctrl_endp.\addr_d' from process `$paramod$9f7cf1def2d8e9c0c94d4588784bc092ce60cf6d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:532$2961'.
No latch inferred for signal `$paramod$9f7cf1def2d8e9c0c94d4588784bc092ce60cf6d\ctrl_endp.\endp_d' from process `$paramod$9f7cf1def2d8e9c0c94d4588784bc092ce60cf6d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:532$2961'.
No latch inferred for signal `$paramod$9f7cf1def2d8e9c0c94d4588784bc092ce60cf6d\ctrl_endp.\byte_cnt_d' from process `$paramod$9f7cf1def2d8e9c0c94d4588784bc092ce60cf6d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:532$2961'.
No latch inferred for signal `$paramod$9f7cf1def2d8e9c0c94d4588784bc092ce60cf6d\ctrl_endp.\max_length_d' from process `$paramod$9f7cf1def2d8e9c0c94d4588784bc092ce60cf6d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:532$2961'.
No latch inferred for signal `$paramod$9f7cf1def2d8e9c0c94d4588784bc092ce60cf6d\ctrl_endp.\in_dir_d' from process `$paramod$9f7cf1def2d8e9c0c94d4588784bc092ce60cf6d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:532$2961'.
No latch inferred for signal `$paramod$9f7cf1def2d8e9c0c94d4588784bc092ce60cf6d\ctrl_endp.\class_d' from process `$paramod$9f7cf1def2d8e9c0c94d4588784bc092ce60cf6d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:532$2961'.
No latch inferred for signal `$paramod$9f7cf1def2d8e9c0c94d4588784bc092ce60cf6d\ctrl_endp.\rec_d' from process `$paramod$9f7cf1def2d8e9c0c94d4588784bc092ce60cf6d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:532$2961'.
No latch inferred for signal `$paramod$9f7cf1def2d8e9c0c94d4588784bc092ce60cf6d\ctrl_endp.\req_d' from process `$paramod$9f7cf1def2d8e9c0c94d4588784bc092ce60cf6d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:532$2961'.
No latch inferred for signal `$paramod$9f7cf1def2d8e9c0c94d4588784bc092ce60cf6d\ctrl_endp.\string_index_d' from process `$paramod$9f7cf1def2d8e9c0c94d4588784bc092ce60cf6d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:532$2961'.
No latch inferred for signal `$paramod$9f7cf1def2d8e9c0c94d4588784bc092ce60cf6d\ctrl_endp.\dev_state_d' from process `$paramod$9f7cf1def2d8e9c0c94d4588784bc092ce60cf6d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:532$2961'.
No latch inferred for signal `$paramod$9f7cf1def2d8e9c0c94d4588784bc092ce60cf6d\ctrl_endp.\dev_state_dd' from process `$paramod$9f7cf1def2d8e9c0c94d4588784bc092ce60cf6d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:532$2961'.
No latch inferred for signal `$paramod$9f7cf1def2d8e9c0c94d4588784bc092ce60cf6d\ctrl_endp.\addr_dd' from process `$paramod$9f7cf1def2d8e9c0c94d4588784bc092ce60cf6d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:532$2961'.
No latch inferred for signal `$paramod$9f7cf1def2d8e9c0c94d4588784bc092ce60cf6d\ctrl_endp.\in_endp_d' from process `$paramod$9f7cf1def2d8e9c0c94d4588784bc092ce60cf6d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:532$2961'.
No latch inferred for signal `$paramod$9f7cf1def2d8e9c0c94d4588784bc092ce60cf6d\ctrl_endp.\in_data' from process `$paramod$9f7cf1def2d8e9c0c94d4588784bc092ce60cf6d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:532$2961'.
No latch inferred for signal `$paramod$9f7cf1def2d8e9c0c94d4588784bc092ce60cf6d\ctrl_endp.\in_zlp' from process `$paramod$9f7cf1def2d8e9c0c94d4588784bc092ce60cf6d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:532$2961'.
No latch inferred for signal `$paramod$9f7cf1def2d8e9c0c94d4588784bc092ce60cf6d\ctrl_endp.\in_valid' from process `$paramod$9f7cf1def2d8e9c0c94d4588784bc092ce60cf6d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:532$2961'.
No latch inferred for signal `$paramod$9f7cf1def2d8e9c0c94d4588784bc092ce60cf6d\ctrl_endp.\in_toggle_reset' from process `$paramod$9f7cf1def2d8e9c0c94d4588784bc092ce60cf6d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:532$2961'.
No latch inferred for signal `$paramod$9f7cf1def2d8e9c0c94d4588784bc092ce60cf6d\ctrl_endp.\out_toggle_reset' from process `$paramod$9f7cf1def2d8e9c0c94d4588784bc092ce60cf6d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:532$2961'.
No latch inferred for signal `$paramod$9f7cf1def2d8e9c0c94d4588784bc092ce60cf6d\ctrl_endp.$bitselwrite$mask$../../../usb_cdc/ctrl_endp.v:958$2905' from process `$paramod$9f7cf1def2d8e9c0c94d4588784bc092ce60cf6d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:532$2961'.
No latch inferred for signal `$paramod$9f7cf1def2d8e9c0c94d4588784bc092ce60cf6d\ctrl_endp.$bitselwrite$data$../../../usb_cdc/ctrl_endp.v:958$2906' from process `$paramod$9f7cf1def2d8e9c0c94d4588784bc092ce60cf6d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:532$2961'.
No latch inferred for signal `$paramod$9f7cf1def2d8e9c0c94d4588784bc092ce60cf6d\ctrl_endp.$bitselwrite$sel$../../../usb_cdc/ctrl_endp.v:958$2907' from process `$paramod$9f7cf1def2d8e9c0c94d4588784bc092ce60cf6d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:532$2961'.
No latch inferred for signal `$paramod$9f7cf1def2d8e9c0c94d4588784bc092ce60cf6d\ctrl_endp.$bitselwrite$mask$../../../usb_cdc/ctrl_endp.v:960$2908' from process `$paramod$9f7cf1def2d8e9c0c94d4588784bc092ce60cf6d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:532$2961'.
No latch inferred for signal `$paramod$9f7cf1def2d8e9c0c94d4588784bc092ce60cf6d\ctrl_endp.$bitselwrite$data$../../../usb_cdc/ctrl_endp.v:960$2909' from process `$paramod$9f7cf1def2d8e9c0c94d4588784bc092ce60cf6d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:532$2961'.
No latch inferred for signal `$paramod$9f7cf1def2d8e9c0c94d4588784bc092ce60cf6d\ctrl_endp.$bitselwrite$sel$../../../usb_cdc/ctrl_endp.v:960$2910' from process `$paramod$9f7cf1def2d8e9c0c94d4588784bc092ce60cf6d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:532$2961'.
No latch inferred for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\stuffing_cnt_d' from process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:266$1732'.
No latch inferred for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\rx_state_d' from process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:266$1732'.
No latch inferred for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\shift_register_d' from process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:266$1732'.
No latch inferred for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\rx_data_d' from process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:266$1732'.
No latch inferred for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\rx_valid' from process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:266$1732'.
No latch inferred for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\rx_err' from process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:266$1732'.
No latch inferred for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\rx_eop' from process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:266$1732'.
No latch inferred for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\cnt_d' from process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:188$1718'.
No latch inferred for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\state_d' from process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:188$1718'.
No latch inferred for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\dp_pu_d' from process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:188$1718'.
No latch inferred for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\bus_reset_d' from process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:188$1718'.
No latch inferred for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\nrzi' from process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:95$1689'.
No latch inferred for signal `\phy_tx.\tx_state_d' from process `\phy_tx.$proc$../../../usb_cdc/phy_tx.v:79$14'.
No latch inferred for signal `\phy_tx.\bit_cnt_d' from process `\phy_tx.$proc$../../../usb_cdc/phy_tx.v:79$14'.
No latch inferred for signal `\phy_tx.\data_d' from process `\phy_tx.$proc$../../../usb_cdc/phy_tx.v:79$14'.
No latch inferred for signal `\phy_tx.\stuffing_cnt_d' from process `\phy_tx.$proc$../../../usb_cdc/phy_tx.v:79$14'.
No latch inferred for signal `\phy_tx.\nrzi_d' from process `\phy_tx.$proc$../../../usb_cdc/phy_tx.v:79$14'.
No latch inferred for signal `\phy_tx.\tx_ready' from process `\phy_tx.$proc$../../../usb_cdc/phy_tx.v:79$14'.

13.3.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\SB_DFFNES.\Q' using process `\SB_DFFNES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1414$1545'.
  created $adff cell `$procdff$13445' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNESS.\Q' using process `\SB_DFFNESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1353$1538'.
  created $dff cell `$procdff$13446' with negative edge clock.
Creating register for signal `\SB_DFFNER.\Q' using process `\SB_DFFNER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1273$1534'.
  created $adff cell `$procdff$13447' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNESR.\Q' using process `\SB_DFFNESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1212$1527'.
  created $dff cell `$procdff$13448' with negative edge clock.
Creating register for signal `\SB_DFFNS.\Q' using process `\SB_DFFNS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1138$1524'.
  created $adff cell `$procdff$13449' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNSS.\Q' using process `\SB_DFFNSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1088$1521'.
  created $dff cell `$procdff$13450' with negative edge clock.
Creating register for signal `\SB_DFFNR.\Q' using process `\SB_DFFNR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1017$1518'.
  created $adff cell `$procdff$13451' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNSR.\Q' using process `\SB_DFFNSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:967$1515'.
  created $dff cell `$procdff$13452' with negative edge clock.
Creating register for signal `\SB_DFFNE.\Q' using process `\SB_DFFNE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:922$1513'.
  created $dff cell `$procdff$13453' with negative edge clock.
Creating register for signal `\SB_DFFN.\Q' using process `\SB_DFFN.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:882$1511'.
  created $dff cell `$procdff$13454' with negative edge clock.
Creating register for signal `\SB_DFFES.\Q' using process `\SB_DFFES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:803$1507'.
  created $adff cell `$procdff$13455' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFESS.\Q' using process `\SB_DFFESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:742$1500'.
  created $dff cell `$procdff$13456' with positive edge clock.
Creating register for signal `\SB_DFFER.\Q' using process `\SB_DFFER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:662$1496'.
  created $adff cell `$procdff$13457' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFESR.\Q' using process `\SB_DFFESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:601$1489'.
  created $dff cell `$procdff$13458' with positive edge clock.
Creating register for signal `\SB_DFFS.\Q' using process `\SB_DFFS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:527$1486'.
  created $adff cell `$procdff$13459' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFSS.\Q' using process `\SB_DFFSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:477$1483'.
  created $dff cell `$procdff$13460' with positive edge clock.
Creating register for signal `\SB_DFFR.\Q' using process `\SB_DFFR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:406$1480'.
  created $adff cell `$procdff$13461' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFSR.\Q' using process `\SB_DFFSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:356$1477'.
  created $dff cell `$procdff$13462' with positive edge clock.
Creating register for signal `\SB_DFFE.\Q' using process `\SB_DFFE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:311$1475'.
  created $dff cell `$procdff$13463' with positive edge clock.
Creating register for signal `\SB_DFF.\Q' using process `\SB_DFF.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:271$1473'.
  created $dff cell `$procdff$13464' with positive edge clock.
Creating register for signal `\soc.\up_cnt' using process `\soc.$proc$../hdl/soc/soc.v:72$1295'.
  created $adff cell `$procdff$13465' with positive edge clock and negative level reset.
Creating register for signal `\soc.\sleep_sq' using process `\soc.$proc$../hdl/soc/soc.v:72$1295'.
  created $adff cell `$procdff$13466' with positive edge clock and negative level reset.
Creating register for signal `\soc.\rstn_sync' using process `\soc.$proc$../hdl/soc/soc.v:56$1294'.
  created $dff cell `$procdff$13467' with positive edge clock.
Creating register for signal `\app.\data_q' using process `\app.$proc$../hdl/soc/app.v:67$1274'.
  created $adff cell `$procdff$13468' with positive edge clock and negative level reset.
Creating register for signal `\app.\status_q' using process `\app.$proc$../hdl/soc/app.v:67$1274'.
  created $adff cell `$procdff$13469' with positive edge clock and negative level reset.
Creating register for signal `\app.\fifo_irq_q' using process `\app.$proc$../hdl/soc/app.v:67$1274'.
  created $adff cell `$procdff$13470' with positive edge clock and negative level reset.
Creating register for signal `\app.\rstn_sq' using process `\app.$proc$../hdl/soc/app.v:41$1268'.
  created $adff cell `$procdff$13471' with positive edge clock and negative level reset.
Creating register for signal `\fifo_if.\addr_q' using process `\fifo_if.$proc$../../common/hdl/fifo_if.v:79$1250'.
  created $adff cell `$procdff$13472' with positive edge clock and negative level reset.
Creating register for signal `\fifo_if.\out_buffer_q' using process `\fifo_if.$proc$../../common/hdl/fifo_if.v:79$1250'.
  created $adff cell `$procdff$13473' with positive edge clock and negative level reset.
Creating register for signal `\fifo_if.\out_ready_q' using process `\fifo_if.$proc$../../common/hdl/fifo_if.v:79$1250'.
  created $adff cell `$procdff$13474' with positive edge clock and negative level reset.
Creating register for signal `\fifo_if.\out_irq_q' using process `\fifo_if.$proc$../../common/hdl/fifo_if.v:79$1250'.
  created $adff cell `$procdff$13475' with positive edge clock and negative level reset.
Creating register for signal `\fifo_if.\started_q' using process `\fifo_if.$proc$../../common/hdl/fifo_if.v:79$1250'.
  created $adff cell `$procdff$13476' with positive edge clock and negative level reset.
Creating register for signal `\fifo_if.\in_buffer_q' using process `\fifo_if.$proc$../../common/hdl/fifo_if.v:50$1241'.
  created $adff cell `$procdff$13477' with positive edge clock and negative level reset.
Creating register for signal `\fifo_if.\in_valid_q' using process `\fifo_if.$proc$../../common/hdl/fifo_if.v:50$1241'.
  created $adff cell `$procdff$13478' with positive edge clock and negative level reset.
Creating register for signal `\fifo_if.\in_irq_q' using process `\fifo_if.$proc$../../common/hdl/fifo_if.v:50$1241'.
  created $adff cell `$procdff$13479' with positive edge clock and negative level reset.
Creating register for signal `\prescaler.\prescaler_cnt' using process `\prescaler.$proc$../../common/hdl/prescaler.v:14$1238'.
  created $adff cell `$procdff$13480' with positive edge clock and negative level reset.
Creating register for signal `$paramod$076f4e426487c5b915aff56698e4cb78480bea34\usb_cdc.\clk_cnt_q' using process `$paramod$076f4e426487c5b915aff56698e4cb78480bea34\usb_cdc.$proc$../../../usb_cdc/usb_cdc.v:84$2855'.
  created $adff cell `$procdff$13481' with positive edge clock and negative level reset.
Creating register for signal `$paramod$076f4e426487c5b915aff56698e4cb78480bea34\usb_cdc.\rstn_sq' using process `$paramod$076f4e426487c5b915aff56698e4cb78480bea34\usb_cdc.$proc$../../../usb_cdc/usb_cdc.v:70$2851'.
  created $adff cell `$procdff$13482' with positive edge clock and negative level reset.
Creating register for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\data_q' using process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:350$2280'.
  created $adff cell `$procdff$13483' with positive edge clock and negative level reset.
Creating register for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\phy_state_q' using process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:350$2280'.
  created $adff cell `$procdff$13484' with positive edge clock and negative level reset.
Creating register for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\pid_q' using process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:350$2280'.
  created $adff cell `$procdff$13485' with positive edge clock and negative level reset.
Creating register for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\addr_q' using process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:350$2280'.
  created $adff cell `$procdff$13486' with positive edge clock and negative level reset.
Creating register for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\endp_q' using process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:350$2280'.
  created $adff cell `$procdff$13487' with positive edge clock and negative level reset.
Creating register for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\frame_q' using process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:350$2280'.
  created $adff cell `$procdff$13488' with positive edge clock and negative level reset.
Creating register for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\crc16_q' using process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:350$2280'.
  created $adff cell `$procdff$13489' with positive edge clock and negative level reset.
Creating register for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\in_toggle_q' using process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:350$2280'.
  created $adff cell `$procdff$13490' with positive edge clock and negative level reset.
Creating register for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\out_toggle_q' using process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:350$2280'.
  created $adff cell `$procdff$13491' with positive edge clock and negative level reset.
Creating register for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\in_zlp_q' using process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:350$2280'.
  created $adff cell `$procdff$13492' with positive edge clock and negative level reset.
Creating register for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\in_byte_q' using process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:350$2280'.
  created $adff cell `$procdff$13493' with positive edge clock and negative level reset.
Creating register for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\i' using process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:350$2280'.
  created $dff cell `$procdff$13496' with positive edge clock.
Creating register for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\delay_cnt_q' using process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:312$2255'.
  created $adff cell `$procdff$13497' with positive edge clock and negative level reset.
Creating register for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\out_err_q' using process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:312$2255'.
  created $adff cell `$procdff$13498' with positive edge clock and negative level reset.
Creating register for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\out_eop_q' using process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:312$2255'.
  created $adff cell `$procdff$13499' with positive edge clock and negative level reset.
Creating register for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\in_req_q' using process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:312$2255'.
  created $adff cell `$procdff$13500' with positive edge clock and negative level reset.
Creating register for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\in_data_ack_q' using process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:312$2255'.
  created $adff cell `$procdff$13501' with positive edge clock and negative level reset.
Creating register for signal `$paramod$9cb636672bef5ff5371ad9de3e50a225945166a2\in_fifo.\genblk1.u_lte12mhz_async_data.app_in_data_q' using process `$paramod$9cb636672bef5ff5371ad9de3e50a225945166a2\in_fifo.$proc$../../../usb_cdc/in_fifo.v:243$3389'.
  created $adff cell `$procdff$13502' with positive edge clock and negative level reset.
Creating register for signal `$paramod$9cb636672bef5ff5371ad9de3e50a225945166a2\in_fifo.\genblk1.u_lte12mhz_async_data.app_in_valid_q' using process `$paramod$9cb636672bef5ff5371ad9de3e50a225945166a2\in_fifo.$proc$../../../usb_cdc/in_fifo.v:243$3389'.
  created $adff cell `$procdff$13503' with positive edge clock and negative level reset.
Creating register for signal `$paramod$9cb636672bef5ff5371ad9de3e50a225945166a2\in_fifo.\genblk1.u_lte12mhz_async_data.app_in_first_q' using process `$paramod$9cb636672bef5ff5371ad9de3e50a225945166a2\in_fifo.$proc$../../../usb_cdc/in_fifo.v:243$3389'.
  created $adff cell `$procdff$13504' with positive edge clock and negative level reset.
Creating register for signal `$paramod$9cb636672bef5ff5371ad9de3e50a225945166a2\in_fifo.\in_last_q' using process `$paramod$9cb636672bef5ff5371ad9de3e50a225945166a2\in_fifo.$proc$../../../usb_cdc/in_fifo.v:174$3317'.
  created $adff cell `$procdff$13505' with positive edge clock and negative level reset.
Creating register for signal `$paramod$9cb636672bef5ff5371ad9de3e50a225945166a2\in_fifo.\in_last_qq' using process `$paramod$9cb636672bef5ff5371ad9de3e50a225945166a2\in_fifo.$proc$../../../usb_cdc/in_fifo.v:174$3317'.
  created $adff cell `$procdff$13506' with positive edge clock and negative level reset.
Creating register for signal `$paramod$9cb636672bef5ff5371ad9de3e50a225945166a2\in_fifo.\in_fifo_q' using process `$paramod$9cb636672bef5ff5371ad9de3e50a225945166a2\in_fifo.$proc$../../../usb_cdc/in_fifo.v:174$3317'.
  created $adff cell `$procdff$13507' with positive edge clock and negative level reset.
Creating register for signal `$paramod$9cb636672bef5ff5371ad9de3e50a225945166a2\in_fifo.\genblk1.u_lte12mhz_async_data.app_clk_sq' using process `$paramod$9cb636672bef5ff5371ad9de3e50a225945166a2\in_fifo.$proc$../../../usb_cdc/in_fifo.v:174$3317'.
  created $adff cell `$procdff$13508' with positive edge clock and negative level reset.
Creating register for signal `$paramod$9cb636672bef5ff5371ad9de3e50a225945166a2\in_fifo.\genblk1.u_lte12mhz_async_data.app_in_valid_qq' using process `$paramod$9cb636672bef5ff5371ad9de3e50a225945166a2\in_fifo.$proc$../../../usb_cdc/in_fifo.v:174$3317'.
  created $adff cell `$procdff$13509' with positive edge clock and negative level reset.
Creating register for signal `$paramod$9cb636672bef5ff5371ad9de3e50a225945166a2\in_fifo.\genblk1.u_lte12mhz_async_data.app_in_valid_qqq' using process `$paramod$9cb636672bef5ff5371ad9de3e50a225945166a2\in_fifo.$proc$../../../usb_cdc/in_fifo.v:174$3317'.
  created $adff cell `$procdff$13510' with positive edge clock and negative level reset.
Creating register for signal `$paramod$9cb636672bef5ff5371ad9de3e50a225945166a2\in_fifo.\genblk1.u_lte12mhz_async_data.app_in_first_qq' using process `$paramod$9cb636672bef5ff5371ad9de3e50a225945166a2\in_fifo.$proc$../../../usb_cdc/in_fifo.v:174$3317'.
  created $adff cell `$procdff$13511' with positive edge clock and negative level reset.
Creating register for signal `$paramod$9cb636672bef5ff5371ad9de3e50a225945166a2\in_fifo.\genblk1.u_lte12mhz_async_data.app_in_first_qqq' using process `$paramod$9cb636672bef5ff5371ad9de3e50a225945166a2\in_fifo.$proc$../../../usb_cdc/in_fifo.v:174$3317'.
  created $adff cell `$procdff$13512' with positive edge clock and negative level reset.
Creating register for signal `$paramod$9cb636672bef5ff5371ad9de3e50a225945166a2\in_fifo.\genblk1.u_lte12mhz_async_data.app_in_consumed_q' using process `$paramod$9cb636672bef5ff5371ad9de3e50a225945166a2\in_fifo.$proc$../../../usb_cdc/in_fifo.v:174$3317'.
  created $adff cell `$procdff$13513' with positive edge clock and negative level reset.
Creating register for signal `$paramod$9cb636672bef5ff5371ad9de3e50a225945166a2\in_fifo.\genblk1.u_lte12mhz_async_data.app_in_consumed_qq' using process `$paramod$9cb636672bef5ff5371ad9de3e50a225945166a2\in_fifo.$proc$../../../usb_cdc/in_fifo.v:174$3317'.
  created $adff cell `$procdff$13514' with positive edge clock and negative level reset.
Creating register for signal `$paramod$9cb636672bef5ff5371ad9de3e50a225945166a2\in_fifo.\genblk1.u_lte12mhz_async_data.app_in_ready_q' using process `$paramod$9cb636672bef5ff5371ad9de3e50a225945166a2\in_fifo.$proc$../../../usb_cdc/in_fifo.v:174$3317'.
  created $adff cell `$procdff$13515' with positive edge clock and negative level reset.
Creating register for signal `$paramod$9cb636672bef5ff5371ad9de3e50a225945166a2\in_fifo.$bitselwrite$mask$../../../usb_cdc/in_fifo.v:201$3295' using process `$paramod$9cb636672bef5ff5371ad9de3e50a225945166a2\in_fifo.$proc$../../../usb_cdc/in_fifo.v:174$3317'.
  created $adff cell `$procdff$13516' with positive edge clock and negative level reset.
Creating register for signal `$paramod$9cb636672bef5ff5371ad9de3e50a225945166a2\in_fifo.$bitselwrite$data$../../../usb_cdc/in_fifo.v:201$3296' using process `$paramod$9cb636672bef5ff5371ad9de3e50a225945166a2\in_fifo.$proc$../../../usb_cdc/in_fifo.v:174$3317'.
  created $adff cell `$procdff$13517' with positive edge clock and negative level reset.
Creating register for signal `$paramod$9cb636672bef5ff5371ad9de3e50a225945166a2\in_fifo.$bitselwrite$sel$../../../usb_cdc/in_fifo.v:201$3297' using process `$paramod$9cb636672bef5ff5371ad9de3e50a225945166a2\in_fifo.$proc$../../../usb_cdc/in_fifo.v:174$3317'.
  created $adff cell `$procdff$13518' with positive edge clock and negative level reset.
Creating register for signal `$paramod$9cb636672bef5ff5371ad9de3e50a225945166a2\in_fifo.$bitselwrite$mask$../../../usb_cdc/in_fifo.v:203$3298' using process `$paramod$9cb636672bef5ff5371ad9de3e50a225945166a2\in_fifo.$proc$../../../usb_cdc/in_fifo.v:174$3317'.
  created $adff cell `$procdff$13519' with positive edge clock and negative level reset.
Creating register for signal `$paramod$9cb636672bef5ff5371ad9de3e50a225945166a2\in_fifo.$bitselwrite$data$../../../usb_cdc/in_fifo.v:203$3299' using process `$paramod$9cb636672bef5ff5371ad9de3e50a225945166a2\in_fifo.$proc$../../../usb_cdc/in_fifo.v:174$3317'.
  created $adff cell `$procdff$13520' with positive edge clock and negative level reset.
Creating register for signal `$paramod$9cb636672bef5ff5371ad9de3e50a225945166a2\in_fifo.$bitselwrite$sel$../../../usb_cdc/in_fifo.v:203$3300' using process `$paramod$9cb636672bef5ff5371ad9de3e50a225945166a2\in_fifo.$proc$../../../usb_cdc/in_fifo.v:174$3317'.
  created $adff cell `$procdff$13521' with positive edge clock and negative level reset.
Creating register for signal `$paramod$9cb636672bef5ff5371ad9de3e50a225945166a2\in_fifo.$lookahead\in_fifo_q$3316' using process `$paramod$9cb636672bef5ff5371ad9de3e50a225945166a2\in_fifo.$proc$../../../usb_cdc/in_fifo.v:174$3317'.
  created $adff cell `$procdff$13522' with positive edge clock and negative level reset.
Creating register for signal `$paramod$9cb636672bef5ff5371ad9de3e50a225945166a2\in_fifo.\in_first_q' using process `$paramod$9cb636672bef5ff5371ad9de3e50a225945166a2\in_fifo.$proc$../../../usb_cdc/in_fifo.v:87$3305'.
  created $adff cell `$procdff$13523' with positive edge clock and negative level reset.
Creating register for signal `$paramod$9cb636672bef5ff5371ad9de3e50a225945166a2\in_fifo.\in_first_qq' using process `$paramod$9cb636672bef5ff5371ad9de3e50a225945166a2\in_fifo.$proc$../../../usb_cdc/in_fifo.v:87$3305'.
  created $adff cell `$procdff$13524' with positive edge clock and negative level reset.
Creating register for signal `$paramod$a3a928f8cacd30bbede49a6490ac902b1aaa8a19\out_fifo.\genblk1.u_lte12mhz_async_data.app_out_consumed_q' using process `$paramod$a3a928f8cacd30bbede49a6490ac902b1aaa8a19\out_fifo.$proc$../../../usb_cdc/out_fifo.v:232$3288'.
  created $adff cell `$procdff$13525' with positive edge clock and negative level reset.
Creating register for signal `$paramod$a3a928f8cacd30bbede49a6490ac902b1aaa8a19\out_fifo.\out_first_q' using process `$paramod$a3a928f8cacd30bbede49a6490ac902b1aaa8a19\out_fifo.$proc$../../../usb_cdc/out_fifo.v:184$3267'.
  created $adff cell `$procdff$13526' with positive edge clock and negative level reset.
Creating register for signal `$paramod$a3a928f8cacd30bbede49a6490ac902b1aaa8a19\out_fifo.\genblk1.u_lte12mhz_async_data.app_out_data_q' using process `$paramod$a3a928f8cacd30bbede49a6490ac902b1aaa8a19\out_fifo.$proc$../../../usb_cdc/out_fifo.v:184$3267'.
  created $adff cell `$procdff$13527' with positive edge clock and negative level reset.
Creating register for signal `$paramod$a3a928f8cacd30bbede49a6490ac902b1aaa8a19\out_fifo.\genblk1.u_lte12mhz_async_data.app_out_valid_q' using process `$paramod$a3a928f8cacd30bbede49a6490ac902b1aaa8a19\out_fifo.$proc$../../../usb_cdc/out_fifo.v:184$3267'.
  created $adff cell `$procdff$13528' with positive edge clock and negative level reset.
Creating register for signal `$paramod$a3a928f8cacd30bbede49a6490ac902b1aaa8a19\out_fifo.\genblk1.u_lte12mhz_async_data.app_out_valid_qq' using process `$paramod$a3a928f8cacd30bbede49a6490ac902b1aaa8a19\out_fifo.$proc$../../../usb_cdc/out_fifo.v:184$3267'.
  created $adff cell `$procdff$13529' with positive edge clock and negative level reset.
Creating register for signal `$paramod$a3a928f8cacd30bbede49a6490ac902b1aaa8a19\out_fifo.\genblk1.u_lte12mhz_async_data.app_clk_sq' using process `$paramod$a3a928f8cacd30bbede49a6490ac902b1aaa8a19\out_fifo.$proc$../../../usb_cdc/out_fifo.v:184$3267'.
  created $adff cell `$procdff$13530' with positive edge clock and negative level reset.
Creating register for signal `$paramod$a3a928f8cacd30bbede49a6490ac902b1aaa8a19\out_fifo.\out_fifo_q' using process `$paramod$a3a928f8cacd30bbede49a6490ac902b1aaa8a19\out_fifo.$proc$../../../usb_cdc/out_fifo.v:96$3232'.
  created $adff cell `$procdff$13531' with positive edge clock and negative level reset.
Creating register for signal `$paramod$a3a928f8cacd30bbede49a6490ac902b1aaa8a19\out_fifo.\out_last_q' using process `$paramod$a3a928f8cacd30bbede49a6490ac902b1aaa8a19\out_fifo.$proc$../../../usb_cdc/out_fifo.v:96$3232'.
  created $adff cell `$procdff$13532' with positive edge clock and negative level reset.
Creating register for signal `$paramod$a3a928f8cacd30bbede49a6490ac902b1aaa8a19\out_fifo.\out_last_qq' using process `$paramod$a3a928f8cacd30bbede49a6490ac902b1aaa8a19\out_fifo.$proc$../../../usb_cdc/out_fifo.v:96$3232'.
  created $adff cell `$procdff$13533' with positive edge clock and negative level reset.
Creating register for signal `$paramod$a3a928f8cacd30bbede49a6490ac902b1aaa8a19\out_fifo.\out_nak_q' using process `$paramod$a3a928f8cacd30bbede49a6490ac902b1aaa8a19\out_fifo.$proc$../../../usb_cdc/out_fifo.v:96$3232'.
  created $adff cell `$procdff$13534' with positive edge clock and negative level reset.
Creating register for signal `$paramod$a3a928f8cacd30bbede49a6490ac902b1aaa8a19\out_fifo.$bitselwrite$mask$../../../usb_cdc/out_fifo.v:104$3223' using process `$paramod$a3a928f8cacd30bbede49a6490ac902b1aaa8a19\out_fifo.$proc$../../../usb_cdc/out_fifo.v:96$3232'.
  created $adff cell `$procdff$13535' with positive edge clock and negative level reset.
Creating register for signal `$paramod$a3a928f8cacd30bbede49a6490ac902b1aaa8a19\out_fifo.$bitselwrite$data$../../../usb_cdc/out_fifo.v:104$3224' using process `$paramod$a3a928f8cacd30bbede49a6490ac902b1aaa8a19\out_fifo.$proc$../../../usb_cdc/out_fifo.v:96$3232'.
  created $adff cell `$procdff$13536' with positive edge clock and negative level reset.
Creating register for signal `$paramod$a3a928f8cacd30bbede49a6490ac902b1aaa8a19\out_fifo.$bitselwrite$sel$../../../usb_cdc/out_fifo.v:104$3225' using process `$paramod$a3a928f8cacd30bbede49a6490ac902b1aaa8a19\out_fifo.$proc$../../../usb_cdc/out_fifo.v:96$3232'.
  created $adff cell `$procdff$13537' with positive edge clock and negative level reset.
Creating register for signal `$paramod$a3a928f8cacd30bbede49a6490ac902b1aaa8a19\out_fifo.$lookahead\out_fifo_q$3231' using process `$paramod$a3a928f8cacd30bbede49a6490ac902b1aaa8a19\out_fifo.$proc$../../../usb_cdc/out_fifo.v:96$3232'.
  created $adff cell `$procdff$13538' with positive edge clock and negative level reset.
Creating register for signal `$paramod$9f7cf1def2d8e9c0c94d4588784bc092ce60cf6d\ctrl_endp.\state_q' using process `$paramod$9f7cf1def2d8e9c0c94d4588784bc092ce60cf6d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:476$2922'.
  created $adff cell `$procdff$13539' with positive edge clock and negative level reset.
Creating register for signal `$paramod$9f7cf1def2d8e9c0c94d4588784bc092ce60cf6d\ctrl_endp.\addr_q' using process `$paramod$9f7cf1def2d8e9c0c94d4588784bc092ce60cf6d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:476$2922'.
  created $adff cell `$procdff$13540' with positive edge clock and negative level reset.
Creating register for signal `$paramod$9f7cf1def2d8e9c0c94d4588784bc092ce60cf6d\ctrl_endp.\endp_q' using process `$paramod$9f7cf1def2d8e9c0c94d4588784bc092ce60cf6d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:476$2922'.
  created $adff cell `$procdff$13541' with positive edge clock and negative level reset.
Creating register for signal `$paramod$9f7cf1def2d8e9c0c94d4588784bc092ce60cf6d\ctrl_endp.\byte_cnt_q' using process `$paramod$9f7cf1def2d8e9c0c94d4588784bc092ce60cf6d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:476$2922'.
  created $adff cell `$procdff$13542' with positive edge clock and negative level reset.
Creating register for signal `$paramod$9f7cf1def2d8e9c0c94d4588784bc092ce60cf6d\ctrl_endp.\max_length_q' using process `$paramod$9f7cf1def2d8e9c0c94d4588784bc092ce60cf6d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:476$2922'.
  created $adff cell `$procdff$13543' with positive edge clock and negative level reset.
Creating register for signal `$paramod$9f7cf1def2d8e9c0c94d4588784bc092ce60cf6d\ctrl_endp.\in_dir_q' using process `$paramod$9f7cf1def2d8e9c0c94d4588784bc092ce60cf6d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:476$2922'.
  created $adff cell `$procdff$13544' with positive edge clock and negative level reset.
Creating register for signal `$paramod$9f7cf1def2d8e9c0c94d4588784bc092ce60cf6d\ctrl_endp.\class_q' using process `$paramod$9f7cf1def2d8e9c0c94d4588784bc092ce60cf6d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:476$2922'.
  created $adff cell `$procdff$13545' with positive edge clock and negative level reset.
Creating register for signal `$paramod$9f7cf1def2d8e9c0c94d4588784bc092ce60cf6d\ctrl_endp.\rec_q' using process `$paramod$9f7cf1def2d8e9c0c94d4588784bc092ce60cf6d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:476$2922'.
  created $adff cell `$procdff$13546' with positive edge clock and negative level reset.
Creating register for signal `$paramod$9f7cf1def2d8e9c0c94d4588784bc092ce60cf6d\ctrl_endp.\req_q' using process `$paramod$9f7cf1def2d8e9c0c94d4588784bc092ce60cf6d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:476$2922'.
  created $adff cell `$procdff$13547' with positive edge clock and negative level reset.
Creating register for signal `$paramod$9f7cf1def2d8e9c0c94d4588784bc092ce60cf6d\ctrl_endp.\string_index_q' using process `$paramod$9f7cf1def2d8e9c0c94d4588784bc092ce60cf6d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:476$2922'.
  created $adff cell `$procdff$13548' with positive edge clock and negative level reset.
Creating register for signal `$paramod$9f7cf1def2d8e9c0c94d4588784bc092ce60cf6d\ctrl_endp.\dev_state_q' using process `$paramod$9f7cf1def2d8e9c0c94d4588784bc092ce60cf6d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:476$2922'.
  created $adff cell `$procdff$13549' with positive edge clock and negative level reset.
Creating register for signal `$paramod$9f7cf1def2d8e9c0c94d4588784bc092ce60cf6d\ctrl_endp.\addr_qq' using process `$paramod$9f7cf1def2d8e9c0c94d4588784bc092ce60cf6d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:476$2922'.
  created $adff cell `$procdff$13550' with positive edge clock and negative level reset.
Creating register for signal `$paramod$9f7cf1def2d8e9c0c94d4588784bc092ce60cf6d\ctrl_endp.\in_endp_q' using process `$paramod$9f7cf1def2d8e9c0c94d4588784bc092ce60cf6d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:476$2922'.
  created $adff cell `$procdff$13551' with positive edge clock and negative level reset.
Creating register for signal `$paramod$9f7cf1def2d8e9c0c94d4588784bc092ce60cf6d\ctrl_endp.\dev_state_qq' using process `$paramod$9f7cf1def2d8e9c0c94d4588784bc092ce60cf6d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:460$2915'.
  created $adff cell `$procdff$13552' with positive edge clock and negative level reset.
Creating register for signal `$paramod$3ca5b839c2f7fc1fea8e1ff3fb4bad450cd80046\bulk_endp.\u_async_app_rstn.app_rstn_sq' using process `$paramod$3ca5b839c2f7fc1fea8e1ff3fb4bad450cd80046\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:99$2882'.
  created $adff cell `$procdff$13553' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\rx_valid_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:367$1760'.
  created $adff cell `$procdff$13554' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\rx_valid_qq' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:367$1760'.
  created $adff cell `$procdff$13555' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\rx_err_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:367$1760'.
  created $adff cell `$procdff$13556' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\rx_err_qq' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:367$1760'.
  created $adff cell `$procdff$13557' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\rx_eop_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:367$1760'.
  created $adff cell `$procdff$13558' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\rx_eop_qq' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:367$1760'.
  created $adff cell `$procdff$13559' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\stuffing_cnt_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:246$1730'.
  created $adff cell `$procdff$13560' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\rx_state_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:246$1730'.
  created $adff cell `$procdff$13561' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\shift_register_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:246$1730'.
  created $adff cell `$procdff$13562' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\rx_data_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:246$1730'.
  created $adff cell `$procdff$13563' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\cnt_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:165$1713'.
  created $adff cell `$procdff$13564' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\state_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:165$1713'.
  created $adff cell `$procdff$13565' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\dp_pu_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:165$1713'.
  created $adff cell `$procdff$13566' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\bus_reset_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:165$1713'.
  created $adff cell `$procdff$13567' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\rx_en_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:165$1713'.
  created $adff cell `$procdff$13568' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\nrzi_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:132$1708'.
  created $adff cell `$procdff$13569' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\se0_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:132$1708'.
  created $adff cell `$procdff$13570' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\sample_cnt_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:108$1699'.
  created $adff cell `$procdff$13571' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\dp_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:79$1687'.
  created $adff cell `$procdff$13572' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\dn_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:79$1687'.
  created $adff cell `$procdff$13573' with positive edge clock and negative level reset.
Creating register for signal `\phy_tx.\tx_state_q' using process `\phy_tx.$proc$../../../usb_cdc/phy_tx.v:61$12'.
  created $adff cell `$procdff$13574' with positive edge clock and negative level reset.
Creating register for signal `\phy_tx.\bit_cnt_q' using process `\phy_tx.$proc$../../../usb_cdc/phy_tx.v:61$12'.
  created $adff cell `$procdff$13575' with positive edge clock and negative level reset.
Creating register for signal `\phy_tx.\data_q' using process `\phy_tx.$proc$../../../usb_cdc/phy_tx.v:61$12'.
  created $adff cell `$procdff$13576' with positive edge clock and negative level reset.
Creating register for signal `\phy_tx.\stuffing_cnt_q' using process `\phy_tx.$proc$../../../usb_cdc/phy_tx.v:61$12'.
  created $adff cell `$procdff$13577' with positive edge clock and negative level reset.
Creating register for signal `\phy_tx.\nrzi_q' using process `\phy_tx.$proc$../../../usb_cdc/phy_tx.v:61$12'.
  created $adff cell `$procdff$13578' with positive edge clock and negative level reset.

13.3.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

13.3.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `SB_DFFNES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1548'.
Found and cleaned up 1 empty switch in `\SB_DFFNES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1414$1545'.
Removing empty process `SB_DFFNES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1414$1545'.
Removing empty process `SB_DFFNESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1544'.
Found and cleaned up 2 empty switches in `\SB_DFFNESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1353$1538'.
Removing empty process `SB_DFFNESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1353$1538'.
Removing empty process `SB_DFFNER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1537'.
Found and cleaned up 1 empty switch in `\SB_DFFNER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1273$1534'.
Removing empty process `SB_DFFNER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1273$1534'.
Removing empty process `SB_DFFNESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1533'.
Found and cleaned up 2 empty switches in `\SB_DFFNESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1212$1527'.
Removing empty process `SB_DFFNESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1212$1527'.
Removing empty process `SB_DFFNS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1526'.
Removing empty process `SB_DFFNS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1138$1524'.
Removing empty process `SB_DFFNSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1523'.
Found and cleaned up 1 empty switch in `\SB_DFFNSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1088$1521'.
Removing empty process `SB_DFFNSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1088$1521'.
Removing empty process `SB_DFFNR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1520'.
Removing empty process `SB_DFFNR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1017$1518'.
Removing empty process `SB_DFFNSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1517'.
Found and cleaned up 1 empty switch in `\SB_DFFNSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:967$1515'.
Removing empty process `SB_DFFNSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:967$1515'.
Removing empty process `SB_DFFNE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1514'.
Found and cleaned up 1 empty switch in `\SB_DFFNE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:922$1513'.
Removing empty process `SB_DFFNE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:922$1513'.
Removing empty process `SB_DFFN.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1512'.
Removing empty process `SB_DFFN.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:882$1511'.
Removing empty process `SB_DFFES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1510'.
Found and cleaned up 1 empty switch in `\SB_DFFES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:803$1507'.
Removing empty process `SB_DFFES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:803$1507'.
Removing empty process `SB_DFFESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1506'.
Found and cleaned up 2 empty switches in `\SB_DFFESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:742$1500'.
Removing empty process `SB_DFFESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:742$1500'.
Removing empty process `SB_DFFER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1499'.
Found and cleaned up 1 empty switch in `\SB_DFFER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:662$1496'.
Removing empty process `SB_DFFER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:662$1496'.
Removing empty process `SB_DFFESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1495'.
Found and cleaned up 2 empty switches in `\SB_DFFESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:601$1489'.
Removing empty process `SB_DFFESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:601$1489'.
Removing empty process `SB_DFFS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1488'.
Removing empty process `SB_DFFS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:527$1486'.
Removing empty process `SB_DFFSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1485'.
Found and cleaned up 1 empty switch in `\SB_DFFSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:477$1483'.
Removing empty process `SB_DFFSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:477$1483'.
Removing empty process `SB_DFFR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1482'.
Removing empty process `SB_DFFR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:406$1480'.
Removing empty process `SB_DFFSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1479'.
Found and cleaned up 1 empty switch in `\SB_DFFSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:356$1477'.
Removing empty process `SB_DFFSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:356$1477'.
Removing empty process `SB_DFFE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1476'.
Found and cleaned up 1 empty switch in `\SB_DFFE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:311$1475'.
Removing empty process `SB_DFFE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:311$1475'.
Removing empty process `SB_DFF.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1474'.
Removing empty process `SB_DFF.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:271$1473'.
Removing empty process `soc.$proc$../hdl/soc/soc.v:50$1304'.
Found and cleaned up 2 empty switches in `\soc.$proc$../hdl/soc/soc.v:72$1295'.
Removing empty process `soc.$proc$../hdl/soc/soc.v:72$1295'.
Removing empty process `soc.$proc$../hdl/soc/soc.v:56$1294'.
Found and cleaned up 8 empty switches in `\app.$proc$../hdl/soc/app.v:87$1276'.
Removing empty process `app.$proc$../hdl/soc/app.v:87$1276'.
Removing empty process `app.$proc$../hdl/soc/app.v:67$1274'.
Removing empty process `app.$proc$../hdl/soc/app.v:41$1268'.
Found and cleaned up 1 empty switch in `\fifo_if.$proc$../../common/hdl/fifo_if.v:104$1265'.
Removing empty process `fifo_if.$proc$../../common/hdl/fifo_if.v:104$1265'.
Found and cleaned up 3 empty switches in `\fifo_if.$proc$../../common/hdl/fifo_if.v:79$1250'.
Removing empty process `fifo_if.$proc$../../common/hdl/fifo_if.v:79$1250'.
Found and cleaned up 3 empty switches in `\fifo_if.$proc$../../common/hdl/fifo_if.v:50$1241'.
Removing empty process `fifo_if.$proc$../../common/hdl/fifo_if.v:50$1241'.
Removing empty process `prescaler.$proc$../../common/hdl/prescaler.v:14$1238'.
Found and cleaned up 1 empty switch in `$paramod$076f4e426487c5b915aff56698e4cb78480bea34\usb_cdc.$proc$../../../usb_cdc/usb_cdc.v:108$2859'.
Removing empty process `$paramod$076f4e426487c5b915aff56698e4cb78480bea34\usb_cdc.$proc$../../../usb_cdc/usb_cdc.v:108$2859'.
Found and cleaned up 1 empty switch in `$paramod$076f4e426487c5b915aff56698e4cb78480bea34\usb_cdc.$proc$../../../usb_cdc/usb_cdc.v:84$2855'.
Removing empty process `$paramod$076f4e426487c5b915aff56698e4cb78480bea34\usb_cdc.$proc$../../../usb_cdc/usb_cdc.v:84$2855'.
Removing empty process `$paramod$076f4e426487c5b915aff56698e4cb78480bea34\usb_cdc.$proc$../../../usb_cdc/usb_cdc.v:70$2851'.
Found and cleaned up 80 empty switches in `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2350'.
Removing empty process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2350'.
Found and cleaned up 34 empty switches in `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:350$2280'.
Removing empty process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:350$2280'.
Found and cleaned up 5 empty switches in `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:312$2255'.
Removing empty process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:312$2255'.
Found and cleaned up 4 empty switches in `$paramod$9cb636672bef5ff5371ad9de3e50a225945166a2\in_fifo.$proc$../../../usb_cdc/in_fifo.v:243$3389'.
Removing empty process `$paramod$9cb636672bef5ff5371ad9de3e50a225945166a2\in_fifo.$proc$../../../usb_cdc/in_fifo.v:243$3389'.
Found and cleaned up 12 empty switches in `$paramod$9cb636672bef5ff5371ad9de3e50a225945166a2\in_fifo.$proc$../../../usb_cdc/in_fifo.v:174$3317'.
Removing empty process `$paramod$9cb636672bef5ff5371ad9de3e50a225945166a2\in_fifo.$proc$../../../usb_cdc/in_fifo.v:174$3317'.
Found and cleaned up 5 empty switches in `$paramod$9cb636672bef5ff5371ad9de3e50a225945166a2\in_fifo.$proc$../../../usb_cdc/in_fifo.v:87$3305'.
Removing empty process `$paramod$9cb636672bef5ff5371ad9de3e50a225945166a2\in_fifo.$proc$../../../usb_cdc/in_fifo.v:87$3305'.
Removing empty process `$paramod$a3a928f8cacd30bbede49a6490ac902b1aaa8a19\out_fifo.$proc$../../../usb_cdc/out_fifo.v:232$3288'.
Found and cleaned up 9 empty switches in `$paramod$a3a928f8cacd30bbede49a6490ac902b1aaa8a19\out_fifo.$proc$../../../usb_cdc/out_fifo.v:184$3267'.
Removing empty process `$paramod$a3a928f8cacd30bbede49a6490ac902b1aaa8a19\out_fifo.$proc$../../../usb_cdc/out_fifo.v:184$3267'.
Found and cleaned up 5 empty switches in `$paramod$a3a928f8cacd30bbede49a6490ac902b1aaa8a19\out_fifo.$proc$../../../usb_cdc/out_fifo.v:114$3257'.
Removing empty process `$paramod$a3a928f8cacd30bbede49a6490ac902b1aaa8a19\out_fifo.$proc$../../../usb_cdc/out_fifo.v:114$3257'.
Found and cleaned up 2 empty switches in `$paramod$a3a928f8cacd30bbede49a6490ac902b1aaa8a19\out_fifo.$proc$../../../usb_cdc/out_fifo.v:96$3232'.
Removing empty process `$paramod$a3a928f8cacd30bbede49a6490ac902b1aaa8a19\out_fifo.$proc$../../../usb_cdc/out_fifo.v:96$3232'.
Found and cleaned up 83 empty switches in `$paramod$9f7cf1def2d8e9c0c94d4588784bc092ce60cf6d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:532$2961'.
Removing empty process `$paramod$9f7cf1def2d8e9c0c94d4588784bc092ce60cf6d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:532$2961'.
Found and cleaned up 6 empty switches in `$paramod$9f7cf1def2d8e9c0c94d4588784bc092ce60cf6d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:476$2922'.
Removing empty process `$paramod$9f7cf1def2d8e9c0c94d4588784bc092ce60cf6d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:476$2922'.
Found and cleaned up 3 empty switches in `$paramod$9f7cf1def2d8e9c0c94d4588784bc092ce60cf6d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:460$2915'.
Removing empty process `$paramod$9f7cf1def2d8e9c0c94d4588784bc092ce60cf6d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:460$2915'.
Removing empty process `$paramod$3ca5b839c2f7fc1fea8e1ff3fb4bad450cd80046\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:99$2882'.
Found and cleaned up 8 empty switches in `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:367$1760'.
Removing empty process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:367$1760'.
Found and cleaned up 16 empty switches in `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:266$1732'.
Removing empty process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:266$1732'.
Found and cleaned up 1 empty switch in `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:246$1730'.
Removing empty process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:246$1730'.
Found and cleaned up 7 empty switches in `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:188$1718'.
Removing empty process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:188$1718'.
Found and cleaned up 3 empty switches in `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:165$1713'.
Removing empty process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:165$1713'.
Found and cleaned up 3 empty switches in `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:132$1708'.
Removing empty process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:132$1708'.
Found and cleaned up 2 empty switches in `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:108$1699'.
Removing empty process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:108$1699'.
Found and cleaned up 3 empty switches in `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:95$1689'.
Removing empty process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:95$1689'.
Removing empty process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:79$1687'.
Found and cleaned up 9 empty switches in `\phy_tx.$proc$../../../usb_cdc/phy_tx.v:79$14'.
Removing empty process `phy_tx.$proc$../../../usb_cdc/phy_tx.v:79$14'.
Found and cleaned up 1 empty switch in `\phy_tx.$proc$../../../usb_cdc/phy_tx.v:61$12'.
Removing empty process `phy_tx.$proc$../../../usb_cdc/phy_tx.v:61$12'.
Cleaned up 338 empty switches.

13.3.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module soc.
<suppressed ~1 debug messages>
Optimizing module app.
<suppressed ~2 debug messages>
Optimizing module fifo_if.
<suppressed ~10 debug messages>
Optimizing module prescaler.
Optimizing module $paramod$076f4e426487c5b915aff56698e4cb78480bea34\usb_cdc.
<suppressed ~6 debug messages>
Optimizing module $paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.
<suppressed ~223 debug messages>
Optimizing module $paramod$9cb636672bef5ff5371ad9de3e50a225945166a2\in_fifo.
<suppressed ~25 debug messages>
Optimizing module $paramod$a3a928f8cacd30bbede49a6490ac902b1aaa8a19\out_fifo.
<suppressed ~19 debug messages>
Optimizing module $paramod$9f7cf1def2d8e9c0c94d4588784bc092ce60cf6d\ctrl_endp.
<suppressed ~142 debug messages>
Optimizing module $paramod$3ca5b839c2f7fc1fea8e1ff3fb4bad450cd80046\bulk_endp.
Optimizing module $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.
<suppressed ~82 debug messages>
Optimizing module phy_tx.
<suppressed ~21 debug messages>

13.4. Executing FLATTEN pass (flatten design).
Deleting now unused module app.
Deleting now unused module fifo_if.
Deleting now unused module prescaler.
Deleting now unused module $paramod$076f4e426487c5b915aff56698e4cb78480bea34\usb_cdc.
Deleting now unused module $paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.
Deleting now unused module $paramod$9cb636672bef5ff5371ad9de3e50a225945166a2\in_fifo.
Deleting now unused module $paramod$a3a928f8cacd30bbede49a6490ac902b1aaa8a19\out_fifo.
Deleting now unused module $paramod$9f7cf1def2d8e9c0c94d4588784bc092ce60cf6d\ctrl_endp.
Deleting now unused module $paramod$3ca5b839c2f7fc1fea8e1ff3fb4bad450cd80046\bulk_endp.
Deleting now unused module $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.
Deleting now unused module phy_tx.
<suppressed ~11 debug messages>

13.5. Executing TRIBUF pass.

13.6. Executing DEMINOUT pass (demote inout ports to input or output).

13.7. Executing OPT_EXPR pass (perform const folding).
Optimizing module soc.
<suppressed ~114 debug messages>

13.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \soc..
Removed 737 unused cells and 3820 unused wires.
<suppressed ~776 debug messages>

13.9. Executing CHECK pass (checking for obvious problems).
Checking module soc...
Found and reported 0 problems.

13.10. Executing OPT pass (performing simple optimizations).

13.10.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module soc.

13.10.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\soc'.
<suppressed ~3078 debug messages>
Removed a total of 1026 cells.

13.10.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \soc..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $flatten\u_app.\u_fifo_if.$procmux$3612: \u_app.u_fifo_if.in_valid_q -> 1'1
      Replacing known input bits on port A of cell $flatten\u_app.\u_fifo_if.$procmux$3609: \u_app.u_fifo_if.in_valid_q -> 1'0
  Analyzing evaluation results.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11494.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11496.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$procmux$8763.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11506.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11516.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11536.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11546.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11556.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11566.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11576.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11586.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11596.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11606.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11616.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11334.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11336.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$procmux$8898.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$procmux$8901.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$procmux$8904.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$procmux$8910.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$procmux$8913.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$procmux$8919.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$procmux$8922.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$procmux$8928.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$procmux$8931.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$procmux$8937.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$procmux$8940.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$procmux$8946.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$procmux$8952.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$procmux$8958.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11354.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11356.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8999.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9007.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9009.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9077.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9079.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9088.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9090.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9097.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9105.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9154.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9161.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9169.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9185.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9187.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9190.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9192.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9208.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9210.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9213.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9215.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9230.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9233.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9235.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9250.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9253.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9255.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9268.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9270.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9285.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9287.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9297.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9299.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9310.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9312.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9314.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9324.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9326.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9335.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11374.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9344.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9353.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9362.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9374.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9377.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9379.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9382.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9384.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11376.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9396.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9398.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9401.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9403.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9414.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9417.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9419.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9430.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9432.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9445.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9447.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9449.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9451.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9465.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9467.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9469.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9471.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9486.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9488.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9490.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9492.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9508.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9510.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9512.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9514.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9531.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9533.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9535.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9537.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9555.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9557.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9559.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9561.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9580.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9582.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9584.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9586.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9603.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9605.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9607.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9623.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9625.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9627.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9641.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9643.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9645.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9647.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9662.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9664.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9666.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9668.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9684.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9686.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9688.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9690.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9707.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9709.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9711.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9713.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9731.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11394.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9733.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9735.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9737.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9756.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9758.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9760.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9762.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9782.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9784.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9786.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9788.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11396.
    dead port 2/2 on $mux $flatten\u_app.$procmux$3460.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9806.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9808.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9810.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9827.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9829.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9831.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9846.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9848.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9850.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9852.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9868.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9870.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9872.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9874.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9891.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9893.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9895.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9897.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9915.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9917.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9919.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9921.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9941.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9943.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9945.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9947.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9968.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9970.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9972.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9974.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9996.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9998.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10000.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10002.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10022.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10024.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10026.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10042.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10044.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10046.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10048.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10065.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10067.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11476.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11410.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10069.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10071.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10089.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10091.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10093.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10095.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10114.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10116.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10118.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10120.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11412.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10141.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3732.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11428.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3744.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10143.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10145.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10147.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3830.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3832.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3835.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3844.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3846.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10169.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3849.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3857.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3860.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3901.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10171.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3904.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3912.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3915.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10173.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10175.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3929.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3939.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3942.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3945.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3947.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3950.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3960.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3963.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3966.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3968.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3971.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3981.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3984.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3987.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3989.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3992.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4000.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4002.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4005.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4008.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4010.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10198.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4013.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4021.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4023.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4026.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4029.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4031.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4034.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4042.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4044.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4047.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4050.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4052.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10200.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4055.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4065.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4068.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4070.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4073.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4083.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4086.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4088.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10202.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4091.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4101.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4104.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4106.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10204.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4109.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4119.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4122.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4124.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4127.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4137.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4140.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4142.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4145.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4153.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4155.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4158.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4160.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4163.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4171.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4173.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4176.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4178.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4181.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4189.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4191.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4194.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4196.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4199.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4209.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4211.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4214.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4224.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4226.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11430.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4229.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4239.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4241.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4244.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4254.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4256.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4259.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4269.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4271.
    dead port 2/2 on $mux $flatten\u_app.$procmux$3468.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4274.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4283.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4286.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4295.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10225.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4298.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4307.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4310.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4319.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10227.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4322.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4331.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10229.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4334.
    dead port 1/2 on $mux $flatten\u_app.$procmux$3479.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4347.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10246.
    dead port 1/2 on $mux $flatten\u_app.$procmux$3482.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10248.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10250.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10252.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4458.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4460.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4463.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4465.
    dead port 2/2 on $mux $flatten\u_app.$procmux$3484.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4468.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4481.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4483.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4486.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4488.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4491.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4572.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4575.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4577.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10270.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4580.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4652.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4655.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4657.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4660.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4672.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4675.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4677.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10272.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4680.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4692.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4695.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4697.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4700.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10274.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4792.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4795.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4797.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10276.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4800.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4863.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4865.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4868.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4880.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4882.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4885.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4897.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4899.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10295.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4902.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4965.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4967.
    dead port 1/2 on $mux $flatten\u_app.$procmux$3495.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4970.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4982.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4984.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10297.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4987.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10299.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10301.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10321.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10323.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5134.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5137.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5288.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10325.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5291.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5302.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10327.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5305.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5316.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5319.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5330.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10349.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5333.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5344.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10352.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5347.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5353.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5356.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10354.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10356.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10358.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10360.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5473.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5476.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5486.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5489.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5492.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5494.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10382.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5497.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5514.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5516.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5519.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5521.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5523.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5525.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10384.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5528.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5545.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5547.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5550.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5552.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5554.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5556.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5559.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5575.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5578.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5580.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5582.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5584.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10386.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5587.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5603.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5606.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5608.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5610.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5612.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5615.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5631.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5634.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5636.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5638.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5640.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10388.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5643.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5659.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5662.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5664.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5666.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5668.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10390.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5671.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5687.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5690.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5692.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5694.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5696.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5699.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5715.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5717.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5719.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5721.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5724.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5740.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5742.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5744.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5746.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10411.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5749.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5765.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5767.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5769.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5771.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5774.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5790.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5792.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5794.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5796.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10413.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5799.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5815.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5817.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5819.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5821.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5824.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5861.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5863.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5865.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10415.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5868.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5883.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5885.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5887.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10417.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5890.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5905.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5907.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5909.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5912.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5927.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5929.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5931.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5934.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5949.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5951.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5953.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10439.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5956.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5971.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5973.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5975.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5978.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5993.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5995.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5997.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10441.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6000.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6014.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6016.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6019.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6033.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6035.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10443.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6038.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6052.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6054.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10445.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6057.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6071.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6073.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6076.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6109.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6111.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6114.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6128.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6130.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10468.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6133.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6147.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6149.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6152.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10470.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10472.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10474.
    dead port 2/2 on $mux $flatten\u_app.$procmux$3497.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6374.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6377.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6390.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6393.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6406.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10496.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6409.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6422.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6425.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6454.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10498.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6457.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6470.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10500.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6473.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6486.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11478.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6489.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6586.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6588.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6591.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6593.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6595.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6597.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6600.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10519.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10521.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6673.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6707.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6710.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6724.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10523.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6727.
    dead port 1/4 on $pmux $flatten\u_usb_cdc.\u_sie.$procmux$6744.
    dead port 2/4 on $pmux $flatten\u_usb_cdc.\u_sie.$procmux$6744.
    dead port 3/4 on $pmux $flatten\u_usb_cdc.\u_sie.$procmux$6744.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6748.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6750.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6753.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6771.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6773.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10525.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6775.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6777.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10527.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6780.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6798.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6800.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6802.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6804.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6807.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6977.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10546.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6979.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6981.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10548.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6984.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7001.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7003.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7005.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10550.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7008.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7025.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7027.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7029.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10552.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7032.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7051.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7053.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10554.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7055.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7057.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7060.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7078.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7080.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7082.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10572.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7085.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7104.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7106.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7108.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10574.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7111.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10576.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10578.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7129.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7131.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7134.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7213.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7215.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10596.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7218.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7234.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7236.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10598.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7239.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7308.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11460.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7311.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7326.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10600.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7329.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7344.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10602.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7347.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7362.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7365.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7381.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7384.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7401.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7404.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10621.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10623.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10625.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10627.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7420.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10646.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7468.
    dead port 2/2 on $mux $flatten\u_app.$procmux$3507.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7889.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10648.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7898.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10650.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10652.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7908.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10672.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10674.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10676.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7918.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10678.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7925.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10699.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7937.
    dead port 2/2 on $mux $flatten\u_app.$procmux$3520.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7948.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10701.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7959.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7967.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10703.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10705.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7976.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7988.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11462.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7991.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7999.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8002.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10730.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10732.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10734.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8014.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10736.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8040.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8053.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10786.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10788.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8064.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8080.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8082.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8085.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10790.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10792.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10815.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10817.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10819.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10821.
    dead port 2/2 on $mux $flatten\u_app.$procmux$3534.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10845.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10847.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10849.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10851.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10874.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10876.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10878.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12043.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12046.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12053.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10895.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12056.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12065.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12068.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12071.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12074.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12076.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12079.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12088.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12091.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12094.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12097.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12099.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12102.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12111.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12114.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12117.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12120.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12122.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10897.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12125.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12134.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12137.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12140.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12143.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12145.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10899.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12148.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12157.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12160.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12163.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12166.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12168.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12171.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12180.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12183.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12186.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12188.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12191.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12200.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12203.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12206.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12208.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12211.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12220.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12223.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12226.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12229.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12231.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10942.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12234.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12243.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12246.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12249.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12252.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12254.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12257.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12266.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12269.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12272.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12274.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10944.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12277.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12286.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12289.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12292.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12294.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10946.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12297.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12306.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12309.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12312.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12314.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12317.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12326.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12329.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12332.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12334.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12337.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12346.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12349.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12351.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10966.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12354.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12363.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12366.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12368.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10968.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12371.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12380.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12383.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12385.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10970.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12388.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12397.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12400.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12402.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12405.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12414.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12417.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12419.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10972.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12422.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12432.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12434.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12437.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12439.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10974.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12442.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12452.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12454.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12457.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12459.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12462.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12472.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12474.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12477.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12479.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12482.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12492.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12494.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12497.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12499.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10995.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12502.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12511.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12514.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12516.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12519.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12528.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12531.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12533.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10997.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12536.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12545.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12548.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12550.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10999.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12553.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12562.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12565.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12567.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11001.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12570.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12579.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12581.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12584.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12593.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12595.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11003.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12598.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12607.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12609.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11005.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12612.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12621.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12623.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12626.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12635.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12637.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12640.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12648.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11027.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12651.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12659.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12662.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12670.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11029.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12673.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12681.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11031.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12684.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12692.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11033.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12695.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12705.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12708.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12710.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12713.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12723.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12726.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12728.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12731.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12741.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12743.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11035.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12746.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12756.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12758.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11037.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12761.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12771.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12773.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12776.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12785.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12788.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12797.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11060.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12800.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12809.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12812.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12822.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12825.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11062.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11064.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11066.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12835.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11068.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12842.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11070.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12848.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12856.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12864.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11094.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12873.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11096.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11098.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12882.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12917.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12928.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12930.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11100.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12940.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12950.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11102.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12961.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12973.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11104.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11129.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11131.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11133.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11135.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11137.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11139.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$13054.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$13057.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$13063.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11165.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11167.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11169.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11171.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13071.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13074.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13079.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11173.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13082.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13087.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11175.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13090.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13097.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13099.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13102.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13109.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13111.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13114.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13121.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13123.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13126.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13133.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13135.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11202.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13138.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13144.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13147.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13153.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11204.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13156.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13162.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11206.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13165.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13171.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11208.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13174.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13182.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13184.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13187.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13195.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13197.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13200.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13207.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13209.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11210.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13212.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13220.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13222.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11212.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13225.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13233.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13235.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13238.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13246.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13248.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13251.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13258.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13261.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13268.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13271.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13278.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13281.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13288.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13291.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13298.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13301.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13308.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13311.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13319.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13322.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13330.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11238.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13333.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13341.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11240.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13344.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13352.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11242.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13355.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11244.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11246.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13363.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11265.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11267.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13371.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11269.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11271.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13379.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11289.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11291.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11293.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13387.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11312.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13395.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11314.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11316.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13403.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13409.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13415.
Removed 1077 multiplexer ports.
<suppressed ~231 debug messages>

13.10.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \soc.
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11690: { $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:504$2938_Y $auto$opt_reduce.cc:134:opt_pmux$13582 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11698: { $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:507$2950_Y $auto$opt_reduce.cc:134:opt_pmux$13584 }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$3578: $auto$opt_reduce.cc:134:opt_pmux$13586
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11706: { $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:501$2929_Y $auto$opt_reduce.cc:134:opt_pmux$13588 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11714: { $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:504$2938_Y $auto$opt_reduce.cc:134:opt_pmux$13590 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11722: { $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:504$2938_Y $auto$opt_reduce.cc:134:opt_pmux$13592 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11730: { $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:501$2929_Y $auto$opt_reduce.cc:134:opt_pmux$13594 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11746: { $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:501$2929_Y $auto$opt_reduce.cc:134:opt_pmux$13596 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11754: { $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:501$2929_Y $auto$opt_reduce.cc:134:opt_pmux$13598 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11762: { $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:501$2929_Y $auto$opt_reduce.cc:134:opt_pmux$13600 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11770: { $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:501$2929_Y $auto$opt_reduce.cc:134:opt_pmux$13602 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.$procmux$6669: $auto$opt_reduce.cc:134:opt_pmux$13604
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11778: { $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:501$2929_Y $auto$opt_reduce.cc:134:opt_pmux$13606 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11786: { $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:501$2929_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:507$2950_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:504$2938_Y $auto$opt_reduce.cc:134:opt_pmux$13608 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11794: { $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:501$2929_Y $auto$opt_reduce.cc:134:opt_pmux$13610 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.$procmux$7901: { $flatten\u_usb_cdc.\u_sie.$procmux$3948_CMP $auto$opt_reduce.cc:134:opt_pmux$13612 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11802: { $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:501$2929_Y $auto$opt_reduce.cc:134:opt_pmux$13614 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.$procmux$8007: { $flatten\u_usb_cdc.\u_sie.$procmux$4344_CMP $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:324$2263_Y $auto$opt_reduce.cc:134:opt_pmux$13616 $flatten\u_usb_cdc.\u_sie.$procmux$3753_CMP }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$3549: $auto$opt_reduce.cc:134:opt_pmux$13618
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11666: { $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:504$2938_Y $auto$opt_reduce.cc:134:opt_pmux$13620 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12979: { $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12974_CMP $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12962_CMP $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:180$1716_Y $auto$opt_reduce.cc:134:opt_pmux$13622 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12997: $auto$opt_reduce.cc:134:opt_pmux$13624
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$13005: { $auto$opt_reduce.cc:134:opt_pmux$13626 $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:180$1716_Y }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$3561: $auto$opt_reduce.cc:134:opt_pmux$13628
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.$procmux$4342: $auto$opt_reduce.cc:134:opt_pmux$13630
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11674: { $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:504$2938_Y $auto$opt_reduce.cc:134:opt_pmux$13632 }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$3566: { $flatten\u_app.$procmux$3547_CMP $flatten\u_app.$procmux$3544_CMP $auto$opt_reduce.cc:134:opt_pmux$13634 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11682: { $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:507$2950_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:504$2938_Y $auto$opt_reduce.cc:134:opt_pmux$13636 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13357: { $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13185_CMP $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13100_CMP $auto$opt_reduce.cc:134:opt_pmux$13638 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13397: { $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13185_CMP $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13100_CMP $auto$opt_reduce.cc:134:opt_pmux$13640 }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$13581: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11673_CMP [0] $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:507$2950_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:505$2942_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:503$2934_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:502$2930_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:501$2929_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:447$2913_Y }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$13583: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11673_CMP [0] $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:505$2942_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:504$2938_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:503$2934_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:502$2930_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:501$2929_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:447$2913_Y }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$13587: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11673_CMP [0] $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:507$2950_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:505$2942_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:504$2938_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:503$2934_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:502$2930_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:447$2913_Y }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$13589: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11673_CMP [0] $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:507$2950_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:505$2942_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:503$2934_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:502$2930_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:501$2929_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:447$2913_Y }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$13591: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11673_CMP [0] $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:507$2950_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:505$2942_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:503$2934_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:502$2930_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:501$2929_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:447$2913_Y }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$13593: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11673_CMP [0] $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:507$2950_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:505$2942_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:504$2938_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:503$2934_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:502$2930_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:447$2913_Y }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$13595: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11673_CMP [0] $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:507$2950_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:505$2942_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:504$2938_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:503$2934_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:502$2930_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:447$2913_Y }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$13597: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11673_CMP [0] $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:507$2950_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:505$2942_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:504$2938_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:503$2934_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:502$2930_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:447$2913_Y }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$13599: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11673_CMP [0] $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:507$2950_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:505$2942_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:504$2938_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:503$2934_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:502$2930_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:447$2913_Y }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$13601: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11673_CMP [0] $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:507$2950_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:505$2942_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:504$2938_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:503$2934_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:502$2930_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:447$2913_Y }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$13605: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11673_CMP [0] $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:507$2950_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:505$2942_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:504$2938_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:503$2934_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:502$2930_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:447$2913_Y }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$13607: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11673_CMP [0] $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:505$2942_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:503$2934_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:502$2930_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:447$2913_Y }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$13609: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11673_CMP [0] $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:507$2950_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:505$2942_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:504$2938_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:503$2934_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:502$2930_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:447$2913_Y }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$13613: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11673_CMP [0] $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:507$2950_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:505$2942_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:504$2938_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:503$2934_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:502$2930_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:447$2913_Y }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$13619: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11673_CMP [0] $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:507$2950_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:505$2942_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:503$2934_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:502$2930_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:501$2929_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:447$2913_Y }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$13631: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11673_CMP [0] $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:507$2950_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:505$2942_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:503$2934_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:502$2930_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:501$2929_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:447$2913_Y }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$13635: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11673_CMP [0] $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:505$2942_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:503$2934_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:502$2930_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:501$2929_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:447$2913_Y }
  Optimizing cells in module \soc.
Performed a total of 49 changes.

13.10.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\soc'.
<suppressed ~198 debug messages>
Removed a total of 66 cells.

13.10.6. Executing OPT_DFF pass (perform DFF optimizations).

13.10.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \soc..
Removed 0 unused cells and 2137 unused wires.
<suppressed ~1 debug messages>

13.10.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module soc.

13.10.9. Rerunning OPT passes. (Maybe there is more to do..)

13.10.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \soc..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~238 debug messages>

13.10.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \soc.
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10014: $auto$opt_reduce.cc:134:opt_pmux$13642
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10217: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10021_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10018_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10017_CMP $auto$opt_reduce.cc:134:opt_pmux$13644 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10488: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10355_CMP $auto$opt_reduce.cc:134:opt_pmux$13646 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10866: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10021_CMP $auto$opt_reduce.cc:134:opt_pmux$13648 $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10016_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10015_CMP }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9596: $auto$opt_reduce.cc:134:opt_pmux$13650
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9799: { $auto$opt_reduce.cc:134:opt_pmux$13654 $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10017_CMP $auto$opt_reduce.cc:134:opt_pmux$13652 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.$procmux$7125: { $flatten\u_usb_cdc.\u_sie.$procmux$6747_CMP $flatten\u_usb_cdc.\u_sie.$procmux$6746_CMP }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13381: { $flatten\u_usb_cdc.\u_sie.$not$../../../usb_cdc/sie.v:644$2848_Y $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13100_CMP $auto$opt_reduce.cc:134:opt_pmux$13656 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13397: { $auto$opt_reduce.cc:134:opt_pmux$13658 $auto$opt_reduce.cc:134:opt_pmux$13638 }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$13641: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10021_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10020_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10018_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10017_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10016_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10015_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:877$3153_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:876$3149_Y }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$13643: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10020_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10016_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10015_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:877$3153_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:876$3149_Y }
  Optimizing cells in module \soc.
Performed a total of 11 changes.

13.10.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\soc'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

13.10.13. Executing OPT_DFF pass (perform DFF optimizations).

13.10.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \soc..
Removed 1 unused cells and 2 unused wires.
<suppressed ~2 debug messages>

13.10.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module soc.

13.10.16. Rerunning OPT passes. (Maybe there is more to do..)

13.10.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \soc..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~238 debug messages>

13.10.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \soc.
Performed a total of 0 changes.

13.10.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\soc'.
Removed a total of 0 cells.

13.10.20. Executing OPT_DFF pass (perform DFF optimizations).

13.10.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \soc..

13.10.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module soc.

13.10.23. Finished OPT passes. (There is nothing left to do.)

13.11. Executing FSM pass (extract and optimize FSM).

13.11.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking soc.u_app.status_q as FSM state register:
    Circuit seems to be self-resetting.
Found FSM state register soc.u_app.u_fifo_if.addr_q.
Not marking soc.u_usb_cdc.u_ctrl_endp.dev_state_q as FSM state register:
    Users of register don't seem to benefit from recoding.
Found FSM state register soc.u_usb_cdc.u_ctrl_endp.req_q.
Found FSM state register soc.u_usb_cdc.u_ctrl_endp.state_q.
Not marking soc.u_usb_cdc.u_ctrl_endp.string_index_q as FSM state register:
    Users of register don't seem to benefit from recoding.
Found FSM state register soc.u_usb_cdc.u_sie.phy_state_q.
Found FSM state register soc.u_usb_cdc.u_sie.u_phy_rx.rx_state_q.
Found FSM state register soc.u_usb_cdc.u_sie.u_phy_rx.state_q.
Found FSM state register soc.u_usb_cdc.u_sie.u_phy_tx.tx_state_q.

13.11.2. Executing FSM_EXTRACT pass (extracting FSM from design).
Extracting FSM `\u_app.u_fifo_if.addr_q' from module `\soc'.
  found $adff cell for state register: $flatten\u_app.\u_fifo_if.$procdff$13472
  root of input selection tree: $flatten\u_app.\u_fifo_if.$0\addr_q[1:0]
  found reset state: 2'00 (from async reset)
  found ctrl input: $flatten\u_app.\u_fifo_if.$logic_and$../../common/hdl/fifo_if.v:88$1254_Y
  found ctrl input: $auto$opt_reduce.cc:134:opt_pmux$13634
  found ctrl input: $flatten\u_app.$procmux$3544_CMP
  found ctrl input: $flatten\u_app.$procmux$3547_CMP
  found state code: 2'01
  found state code: 2'11
  found state code: 2'10
  found ctrl output: $flatten\u_app.\u_fifo_if.$procmux$3591_CMP
  found ctrl output: $flatten\u_app.\u_fifo_if.$procmux$3592_CMP
  found ctrl output: $flatten\u_app.\u_fifo_if.$procmux$3593_CMP
  ctrl inputs: { $auto$opt_reduce.cc:134:opt_pmux$13634 $flatten\u_app.$procmux$3544_CMP $flatten\u_app.$procmux$3547_CMP $flatten\u_app.\u_fifo_if.$logic_and$../../common/hdl/fifo_if.v:88$1254_Y }
  ctrl outputs: { $flatten\u_app.\u_fifo_if.$procmux$3593_CMP $flatten\u_app.\u_fifo_if.$procmux$3592_CMP $flatten\u_app.\u_fifo_if.$procmux$3591_CMP $flatten\u_app.\u_fifo_if.$0\addr_q[1:0] }
  transition:       2'00 4'---0 ->       2'00 5'00000
  transition:       2'00 4'0001 ->       2'00 5'00000
  transition:       2'00 4'--11 ->       2'10 5'00010
  transition:       2'00 4'-1-1 ->       2'11 5'00011
  transition:       2'00 4'1--1 ->       2'01 5'00001
  transition:       2'10 4'---0 ->       2'10 5'01010
  transition:       2'10 4'0001 ->       2'00 5'01000
  transition:       2'10 4'--11 ->       2'10 5'01010
  transition:       2'10 4'-1-1 ->       2'11 5'01011
  transition:       2'10 4'1--1 ->       2'01 5'01001
  transition:       2'01 4'---0 ->       2'01 5'10001
  transition:       2'01 4'0001 ->       2'00 5'10000
  transition:       2'01 4'--11 ->       2'10 5'10010
  transition:       2'01 4'-1-1 ->       2'11 5'10011
  transition:       2'01 4'1--1 ->       2'01 5'10001
  transition:       2'11 4'---0 ->       2'11 5'00111
  transition:       2'11 4'0001 ->       2'00 5'00100
  transition:       2'11 4'--11 ->       2'10 5'00110
  transition:       2'11 4'-1-1 ->       2'11 5'00111
  transition:       2'11 4'1--1 ->       2'01 5'00101
Extracting FSM `\u_usb_cdc.u_ctrl_endp.req_q' from module `\soc'.
  found $adff cell for state register: $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$13547
  root of input selection tree: $flatten\u_usb_cdc.\u_ctrl_endp.$0\req_q[3:0]
  found reset state: 4'0000 (from async reset)
  found ctrl input: \u_usb_cdc.clk_gate
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$or$../../../usb_cdc/ctrl_endp.v:467$2917_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$and$../../../usb_cdc/ctrl_endp.v:495$2925_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$and$../../../usb_cdc/ctrl_endp.v:498$2927_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:500$2960_Y
  found ctrl input: $auto$opt_reduce.cc:134:opt_pmux$13588
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:501$2929_Y
  found ctrl input: \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_out_fifo.out_valid_i
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11326_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11327_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10023_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10045_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10249_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10524_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10971_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11313_CMP
  found ctrl input: $auto$opt_reduce.cc:134:opt_pmux$13646
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:627$3025_Y
  found state code: 4'1100
  found ctrl input: $auto$opt_reduce.cc:134:opt_pmux$13652
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10017_CMP
  found ctrl input: $auto$opt_reduce.cc:134:opt_pmux$13654
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:802$3123_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:790$3118_Y
  found ctrl input: $auto$opt_reduce.cc:134:opt_pmux$13642
  found ctrl input: $auto$opt_reduce.cc:134:opt_pmux$13644
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10018_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10021_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:727$3096_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$lt$../../../usb_cdc/ctrl_endp.v:723$3075_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:707$3069_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10355_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:673$3044_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:675$3048_Y
  found state code: 4'0101
  found state code: 4'0100
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10015_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10016_CMP
  found ctrl input: $auto$opt_reduce.cc:134:opt_pmux$13648
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:651$3035_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:653$3036_Y
  found ctrl input: \u_usb_cdc.u_sie.data_q [15]
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:623$3022_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:576$2981_Y
  found ctrl input: \u_usb_cdc.u_ctrl_endp.class_q
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10996_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11028_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11095_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11130_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11166_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:604$3009_Y
  found state code: 4'1010
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:600$3004_Y
  found state code: 4'1001
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:596$3001_Y
  found state code: 4'1000
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:592$2998_Y
  found state code: 4'0111
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:584$2988_Y
  found state code: 4'0011
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:584$2990_Y
  found state code: 4'0010
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:580$2985_Y
  found state code: 4'0001
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:611$3018_Y
  found state code: 4'1011
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:569$2980_Y
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:576$2981_Y
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:858$3144_Y
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:876$3149_Y
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:877$3153_Y
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9265_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10015_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10016_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10017_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10018_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10020_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10021_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10355_CMP
  ctrl inputs: { $auto$opt_reduce.cc:134:opt_pmux$13642 $auto$opt_reduce.cc:134:opt_pmux$13644 $auto$opt_reduce.cc:134:opt_pmux$13646 $auto$opt_reduce.cc:134:opt_pmux$13652 $auto$opt_reduce.cc:134:opt_pmux$13588 $auto$opt_reduce.cc:134:opt_pmux$13648 \u_usb_cdc.clk_gate \u_usb_cdc.u_sie.data_q [15] $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11327_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11326_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11313_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11166_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11130_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11095_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11028_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10996_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10971_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10524_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10249_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10045_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10023_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:802$3123_Y $flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:790$3118_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:727$3096_Y $flatten\u_usb_cdc.\u_ctrl_endp.$lt$../../../usb_cdc/ctrl_endp.v:723$3075_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:707$3069_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:675$3048_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:673$3044_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:653$3036_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:651$3035_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:627$3025_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:623$3022_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:611$3018_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:604$3009_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:600$3004_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:596$3001_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:592$2998_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:584$2990_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:584$2988_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:580$2985_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:569$2980_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:500$2960_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:501$2929_Y $flatten\u_usb_cdc.\u_ctrl_endp.$and$../../../usb_cdc/ctrl_endp.v:498$2927_Y $flatten\u_usb_cdc.\u_ctrl_endp.$and$../../../usb_cdc/ctrl_endp.v:495$2925_Y $flatten\u_usb_cdc.\u_ctrl_endp.$or$../../../usb_cdc/ctrl_endp.v:467$2917_Y \u_usb_cdc.u_ctrl_endp.class_q \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_out_fifo.out_valid_i $auto$opt_reduce.cc:134:opt_pmux$13654 }
  ctrl outputs: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10355_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10021_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10020_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10018_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10017_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10016_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10015_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9265_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:877$3153_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:876$3149_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:858$3144_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:576$2981_Y $flatten\u_usb_cdc.\u_ctrl_endp.$0\req_q[3:0] }
  transition:     4'0000 49'------0------------------------------------------ ->     4'0000 16'0000000000010000
  transition:     4'0000 49'------1--------------------------------------0--- ->     4'0000 16'0000000000010000
  transition:     4'0000 49'----0-1----------------------------------00001--- -> INVALID_STATE(4'x) 16'000000000001xxxx  <ignored invalid transition!>
  transition:     4'0000 49'------1----------------------------------01001-0- ->     4'0000 16'0000000000010000
  transition:     4'0000 49'------1-000-----00000--------------------01001-1- ->     4'0000 16'0000000000010000
  transition:     4'0000 49'------1---1-----------------------------001001-1- ->     4'0000 16'0000000000010000
  transition:     4'0000 49'------1---1-----------------------------101001-1- ->     4'1100 16'0000000000011100
  transition:     4'0000 49'------1----000001-----------00-----------0100101- ->     4'1100 16'0000000000011100
  transition:     4'0000 49'------1---------1-----------1----------0-0100101- ->     4'1100 16'0000000000011100
  transition:     4'0000 49'------1---------1-----------1----------1-0100101- ->     4'0001 16'0000000000010001
  transition:     4'0000 49'------1----1----1--------------------0---0100101- ->     4'1100 16'0000000000011100
  transition:     4'0000 49'------1----1----1--------------------1---0100101- ->     4'0010 16'0000000000010010
  transition:     4'0000 49'------1-----1---1---------------------0--0100101- ->     4'1100 16'0000000000011100
  transition:     4'0000 49'------1-----1---1---------------------1--0100101- ->     4'0011 16'0000000000010011
  transition:     4'0000 49'------1------1--1-------------------0----0100101- ->     4'1100 16'0000000000011100
  transition:     4'0000 49'------1------1--1-------------------1----0100101- ->     4'0111 16'0000000000010111
  transition:     4'0000 49'------1---------1------------1-----0-----0100101- ->     4'1100 16'0000000000011100
  transition:     4'0000 49'------1---------1------------1-----1-----0100101- ->     4'1000 16'0000000000011000
  transition:     4'0000 49'------1-------1-1-----------------0------0100101- ->     4'1100 16'0000000000011100
  transition:     4'0000 49'------1-------1-1-----------------1------0100101- ->     4'1001 16'0000000000011001
  transition:     4'0000 49'------1--------11----------------0-------0100101- ->     4'1100 16'0000000000011100
  transition:     4'0000 49'------1--------11----------------1-------0100101- ->     4'1010 16'0000000000011010
  transition:     4'0000 49'------1---------1---------------0--------0100111- ->     4'1100 16'0000000000011100
  transition:     4'0000 49'------1---------1---------------1--------0100111- ->     4'1011 16'0000000000011011
  transition:     4'0000 49'------1----------1-----------------------01001-1- ->     4'0000 16'0000000000010000
  transition:     4'0000 49'------1-----------1----------------------01001-1- ->     4'0000 16'0000000000010000
  transition:     4'0000 49'------1------------1---------------------01001-1- ->     4'0000 16'0000000000010000
  transition:     4'0000 49'------1-------------1--------------------01001-1- ->     4'0000 16'0000000000010000
  transition:     4'0000 49'------1-1--------------------------------01001-1- ->     4'0000 16'0000000000010000
  transition:     4'0000 49'------1--1-------------------------------01001-1- ->     4'0000 16'0000000000010000
  transition:     4'0000 49'----1-1----------------------------------0-001--- ->     4'0000 16'0000000000010000
  transition:     4'0000 49'------1----------------------------------1-001--- ->     4'0000 16'0000000000010000
  transition:     4'0000 49'------1------------------------------------101--- ->     4'0000 16'0000000000010000
  transition:     4'0000 49'------1-------------------------------------11--- ->     4'0000 16'0000000000010000
  transition:     4'1000 49'------0------------------------------------------ ->     4'1000 16'0000100000001000
  transition:     4'1000 49'------1--------------------------------------0--- ->     4'1000 16'0000100000001000
  transition:     4'1000 49'----0-1----------------------------------00001--- -> INVALID_STATE(4'x) 16'000010000000xxxx  <ignored invalid transition!>
  transition:     4'1000 49'------1----------------------------------01001-0- ->     4'1000 16'0000100000001000
  transition:     4'1000 49'------1-000-----00000--------------------01001-1- ->     4'1000 16'0000100000001000
  transition:     4'1000 49'------1---1-----------------------------001001-1- ->     4'0000 16'0000100000000000
  transition:     4'1000 49'------1---1-----------------------------101001-1- ->     4'1100 16'0000100000001100
  transition:     4'1000 49'------1---------1------------------------01001-1- ->     4'1100 16'0000100000001100
  transition:     4'1000 49'------1----------1------------0----------01001-1- ->     4'1000 16'0000100000001000
  transition:     4'1000 49'------1----------1------------1----------01001-1- ->     4'1100 16'0000100000001100
  transition:     4'1000 49'------1-----------1-----------0----------01001-1- ->     4'1000 16'0000100000001000
  transition:     4'1000 49'------1-----------1-----------1----------01001-1- ->     4'1100 16'0000100000001100
  transition:     4'1000 49'------1------------1---0-----------------01001-1- ->     4'1100 16'0000100000001100
  transition:     4'1000 49'------1------------1---1-----------------01001-1- ->     4'1000 16'0000100000001000
  transition:     4'1000 49'------1-------------1---------0----------01001-1- ->     4'1000 16'0000100000001000
  transition:     4'1000 49'------1-------------1---------1----------01001-1- ->     4'1100 16'0000100000001100
  transition:     4'1000 49'------1-1------------0-------------------01001-1- ->     4'1000 16'0000100000001000
  transition:     4'1000 49'------1-1------------1-------------------01001-1- ->     4'1100 16'0000100000001100
  transition:     4'1000 49'------1--1--------------------0----------01001-1- ->     4'1000 16'0000100000001000
  transition:     4'1000 49'------1--1--------------------1----------01001-1- ->     4'1100 16'0000100000001100
  transition:     4'1000 49'----1-1----------------------------------0-001--- ->     4'1000 16'0000100000001000
  transition:     4'1000 49'------1----------------------------------1-001--- ->     4'1000 16'0000100000001000
  transition:     4'1000 49'------1------------------------------------101--- ->     4'1000 16'0000100000001000
  transition:     4'1000 49'------1-------------------------------------11--- ->     4'1000 16'0000100000001000
  transition:     4'0100 49'------0------------------------------------------ ->     4'0100 16'0000000001000100
  transition:     4'0100 49'------1--------------------------------------0--- ->     4'0100 16'0000000001000100
  transition:     4'0100 49'----0-1----------------------------------00001--- -> INVALID_STATE(4'x) 16'000000000100xxxx  <ignored invalid transition!>
  transition:     4'0100 49'------1----------------------------------01001-0- ->     4'0100 16'0000000001000100
  transition:     4'0100 49'------1-000-----00000--------------------01001-1- ->     4'0100 16'0000000001000100
  transition:     4'0100 49'------1---1-----------------------------001001-1- ->     4'0000 16'0000000001000000
  transition:     4'0100 49'------1---1-----------------------------101001-1- ->     4'1100 16'0000000001001100
  transition:     4'0100 49'------1---------1------------------------01001-1- ->     4'1100 16'0000000001001100
  transition:     4'0100 49'------1----------1-----------------------01001-1- ->     4'0100 16'0000000001000100
  transition:     4'0100 49'------1-----------1----------------------01001-1- ->     4'0100 16'0000000001000100
  transition:     4'0100 49'------1------------1----------0----------01001-1- ->     4'0100 16'0000000001000100
  transition:     4'0100 49'------1------------1----------1----------01001-1- ->     4'1100 16'0000000001001100
  transition:     4'0100 49'------1-------------1---------0----------01001-1- ->     4'0100 16'0000000001000100
  transition:     4'0100 49'------1-------------1---------1----------01001-1- ->     4'1100 16'0000000001001100
  transition:     4'0100 49'------1-1--------------------------------01001-1- ->     4'0100 16'0000000001000100
  transition:     4'0100 49'------1--1-------------------------------01001-1- ->     4'0100 16'0000000001000100
  transition:     4'0100 49'----1-1----------------------------------0-001--- ->     4'0100 16'0000000001000100
  transition:     4'0100 49'------1----------------------------------1-001--- ->     4'0100 16'0000000001000100
  transition:     4'0100 49'------1------------------------------------101--- ->     4'0100 16'0000000001000100
  transition:     4'0100 49'------1-------------------------------------11--- ->     4'0100 16'0000000001000100
  transition:     4'1100 49'------0------------------------------------------ ->     4'1100 16'0000000000101100
  transition:     4'1100 49'------1--------------------------------------0--- ->     4'1100 16'0000000000101100
  transition:     4'1100 49'----0-1----------------------------------00001--- -> INVALID_STATE(4'x) 16'000000000010xxxx  <ignored invalid transition!>
  transition:     4'1100 49'------1----------------------------------01001-0- ->     4'1100 16'0000000000101100
  transition:     4'1100 49'------1-000-----00000--------------------01001-1- ->     4'1100 16'0000000000101100
  transition:     4'1100 49'------1---1-----------------------------001001-1- ->     4'0000 16'0000000000100000
  transition:     4'1100 49'------1---1-----------------------------101001-1- ->     4'1100 16'0000000000101100
  transition:     4'1100 49'------1---------1------------------------01001-1- ->     4'1100 16'0000000000101100
  transition:     4'1100 49'------1----------1-----------------------01001-1- ->     4'1100 16'0000000000101100
  transition:     4'1100 49'------1-----------1----------------------01001-1- ->     4'1100 16'0000000000101100
  transition:     4'1100 49'------1------------1---------------------01001-1- ->     4'1100 16'0000000000101100
  transition:     4'1100 49'------1-------------1--------------------01001-1- ->     4'1100 16'0000000000101100
  transition:     4'1100 49'------1-1--------------------------------01001-1- ->     4'1100 16'0000000000101100
  transition:     4'1100 49'------1--1-------------------------------01001-1- ->     4'1100 16'0000000000101100
  transition:     4'1100 49'----1-1----------------------------------0-001--- ->     4'1100 16'0000000000101100
  transition:     4'1100 49'------1----------------------------------1-001--- ->     4'1100 16'0000000000101100
  transition:     4'1100 49'------1------------------------------------101--- ->     4'1100 16'0000000000101100
  transition:     4'1100 49'------1-------------------------------------11--- ->     4'1100 16'0000000000101100
  transition:     4'0010 49'------0------------------------------------------ ->     4'0010 16'0010000000000010
  transition:     4'0010 49'------1--------------------------------------0--- ->     4'0010 16'0010000000000010
  transition:     4'0010 49'----0-1----------------------------------00001--- -> INVALID_STATE(4'x) 16'001000000000xxxx  <ignored invalid transition!>
  transition:     4'0010 49'------1----------------------------------01001-0- ->     4'0010 16'0010000000000010
  transition:     4'0010 49'------1-000-----00000--------------------01001-1- ->     4'0010 16'0010000000000010
  transition:     4'0010 49'------1---1-----------------------------001001-1- ->     4'0000 16'0010000000000000
  transition:     4'0010 49'------1---1-----------------------------101001-1- ->     4'1100 16'0010000000001100
  transition:     4'0010 49'------1---------1------------------------01001-1- ->     4'1100 16'0010000000001100
  transition:     4'0010 49'------1----------1------------0----------01001-1- ->     4'0010 16'0010000000000010
  transition:     4'0010 49'------1----------1------------1----------01001-1- ->     4'1100 16'0010000000001100
  transition:     4'0010 49'------1-----------1-----------0----------01001-1- ->     4'0010 16'0010000000000010
  transition:     4'0010 49'------1-----------1-----------1----------01001-1- ->     4'1100 16'0010000000001100
  transition:     4'0010 49'------1------------1----------0----------01001-1- ->     4'0010 16'0010000000000010
  transition:     4'0010 49'------1------------1----------1----------01001-1- ->     4'1100 16'0010000000001100
  transition:     4'0010 49'------1-------------1---------0----------01001-1- ->     4'0010 16'0010000000000010
  transition:     4'0010 49'------1-------------1---------1----------01001-1- ->     4'1100 16'0010000000001100
  transition:     4'0010 49'------1-1-------------0------------------01001-1- ->     4'0010 16'0010000000000010
  transition:     4'0010 49'------1-1-------------1------------------01001-1- ->     4'1100 16'0010000000001100
  transition:     4'0010 49'------1--1--------------------0----------01001-1- ->     4'0010 16'0010000000000010
  transition:     4'0010 49'------1--1--------------------1----------01001-1- ->     4'1100 16'0010000000001100
  transition:     4'0010 49'----1-1----------------------------------0-001--- ->     4'0010 16'0010000000000010
  transition:     4'0010 49'------1----------------------------------1-001--- ->     4'0010 16'0010000000000010
  transition:     4'0010 49'------1------------------------------------101--- ->     4'0010 16'0010000000000010
  transition:     4'0010 49'------1-------------------------------------11--- ->     4'0010 16'0010000000000010
  transition:     4'1010 49'------0------------------------------------------ ->     4'1010 16'0000001000001010
  transition:     4'1010 49'------1--------------------------------------0--- ->     4'1010 16'0000001000001010
  transition:     4'1010 49'----0-1----------------------------------00001--- -> INVALID_STATE(4'x) 16'000000100000xxxx  <ignored invalid transition!>
  transition:     4'1010 49'------1----------------------------------01001-0- ->     4'1010 16'0000001000001010
  transition:     4'1010 49'------1-000-----00000--------------------01001-1- ->     4'1010 16'0000001000001010
  transition:     4'1010 49'------1---1-----------------------------001001-1- ->     4'0000 16'0000001000000000
  transition:     4'1010 49'------1---1-----------------------------101001-1- ->     4'1100 16'0000001000001100
  transition:     4'1010 49'------1---------1------------------------01001-1- ->     4'1100 16'0000001000001100
  transition:     4'1010 49'------1----------1----------00-----------01001-1- ->     4'1100 16'0000001000001100
  transition:     4'1010 49'------1----------1----------1------------01001-1- ->     4'1010 16'0000001000001010
  transition:     4'1010 49'------1----------1-----------1-----------01001-1- ->     4'1010 16'0000001000001010
  transition:     4'1010 49'------1-----------1-----------0----------01001-1- ->     4'1010 16'0000001000001010
  transition:     4'1010 49'------1-----------1-----------1----------01001-1- ->     4'1100 16'0000001000001100
  transition:     4'1010 49'------1------------1----------0----------01001-1- ->     4'1010 16'0000001000001010
  transition:     4'1010 49'------1------------1----------1----------01001-1- ->     4'1100 16'0000001000001100
  transition:     4'1010 49'------1-------------1---------0----------01001-1- ->     4'1010 16'0000001000001010
  transition:     4'1010 49'------1-------------1---------1----------01001-1- ->     4'1100 16'0000001000001100
  transition:     4'1010 49'------1-1---------------------0----------01001-10 ->     4'1010 16'0000001000001010
  transition:     4'1010 49'------1-1---------------------1----------01001-10 ->     4'1100 16'0000001000001100
  transition:     4'1010 49'------1--1--------------------0----------01001-1- ->     4'1010 16'0000001000001010
  transition:     4'1010 49'------1--1--------------------1----------01001-1- ->     4'1100 16'0000001000001100
  transition:     4'1010 49'----1-1----------------------------------0-001--- ->     4'1010 16'0000001000001010
  transition:     4'1010 49'------1----------------------------------1-001--- ->     4'1010 16'0000001000001010
  transition:     4'1010 49'------1------------------------------------101--- ->     4'1010 16'0000001000001010
  transition:     4'1010 49'------1-------------------------------------11--- ->     4'1010 16'0000001000001010
  transition:     4'0001 49'------0------------------------------------------ ->     4'0001 16'0100000000000001
  transition:     4'0001 49'------1--------------------------------------0--- ->     4'0001 16'0100000000000001
  transition:     4'0001 49'----0-1----------------------------------00001--- -> INVALID_STATE(4'x) 16'010000000000xxxx  <ignored invalid transition!>
  transition:     4'0001 49'------1----------------------------------01001-0- ->     4'0001 16'0100000000000001
  transition:     4'0001 49'------1-000-----00000--------------------01001-1- ->     4'0001 16'0100000000000001
  transition:     4'0001 49'------1---1-----------------------------001001-1- ->     4'0000 16'0100000000000000
  transition:     4'0001 49'------1---1-----------------------------101001-1- ->     4'1100 16'0100000000001100
  transition:     4'0001 49'------1---------1------------------------01001-1- ->     4'1100 16'0100000000001100
  transition:     4'0001 49'------1----------1-------------0---------01001-1- ->     4'1100 16'0100000000001100
  transition:     4'0001 49'------1----------1-------------1---------01001-1- ->     4'0001 16'0100000000000001
  transition:     4'0001 49'------1-----------1-----------0----------01001-1- ->     4'0001 16'0100000000000001
  transition:     4'0001 49'------1-----------1-----------1----------01001-1- ->     4'1100 16'0100000000001100
  transition:     4'0001 49'------1------------1-----0---------------01001-1- ->     4'1100 16'0100000000001100
  transition:     4'0001 49'------1------------1-----1---------------01001-1- ->     4'0001 16'0100000000000001
  transition:     4'0001 49'------1-------------1---------0----------01001-1- ->     4'0001 16'0100000000000001
  transition:     4'0001 49'------1-------------1---------1----------01001-1- ->     4'1100 16'0100000000001100
  transition:     4'0001 49'------1-1---------------------0----------01001-10 ->     4'0001 16'0100000000000001
  transition:     4'0001 49'------1-1---------------------1----------01001-10 ->     4'1100 16'0100000000001100
  transition:     4'0001 49'------1--1--------------------0----------01001-1- ->     4'0001 16'0100000000000001
  transition:     4'0001 49'------1--1--------------------1----------01001-1- ->     4'1100 16'0100000000001100
  transition:     4'0001 49'----1-1----------------------------------0-001--- ->     4'0001 16'0100000000000001
  transition:     4'0001 49'------1----------------------------------1-001--- ->     4'0001 16'0100000000000001
  transition:     4'0001 49'------1------------------------------------101--- ->     4'0001 16'0100000000000001
  transition:     4'0001 49'------1-------------------------------------11--- ->     4'0001 16'0100000000000001
  transition:     4'1001 49'------0------------------------------------------ ->     4'1001 16'0000010000001001
  transition:     4'1001 49'------1--------------------------------------0--- ->     4'1001 16'0000010000001001
  transition:     4'1001 49'----0-1----------------------------------00001--- -> INVALID_STATE(4'x) 16'000001000000xxxx  <ignored invalid transition!>
  transition:     4'1001 49'------1----------------------------------01001-0- ->     4'1001 16'0000010000001001
  transition:     4'1001 49'------1-000-----00000--------------------01001-1- ->     4'1001 16'0000010000001001
  transition:     4'1001 49'------1---1-----------------------------001001-1- ->     4'0000 16'0000010000000000
  transition:     4'1001 49'------1---1-----------------------------101001-1- ->     4'1100 16'0000010000001100
  transition:     4'1001 49'------1---------1------------------------01001-1- ->     4'1100 16'0000010000001100
  transition:     4'1001 49'------10---------1-----------------------01001-1- ->     4'1001 16'0000010000001001
  transition:     4'1001 49'------11---------1-----------------------01001-1- ->     4'1100 16'0000010000001100
  transition:     4'1001 49'------1-----------1-----------0----------01001-1- ->     4'1001 16'0000010000001001
  transition:     4'1001 49'------1-----------1-----------1----------01001-1- ->     4'1100 16'0000010000001100
  transition:     4'1001 49'------1------------1----------0----------01001-1- ->     4'1001 16'0000010000001001
  transition:     4'1001 49'------1------------1----------1----------01001-1- ->     4'1100 16'0000010000001100
  transition:     4'1001 49'------1-------------1---------0----------01001-1- ->     4'1001 16'0000010000001001
  transition:     4'1001 49'------1-------------1---------1----------01001-1- ->     4'1100 16'0000010000001100
  transition:     4'1001 49'------1-1---------------------0----------01001-10 ->     4'1001 16'0000010000001001
  transition:     4'1001 49'------1-1---------------------1----------01001-10 ->     4'1100 16'0000010000001100
  transition:     4'1001 49'------1--1--------------------0----------01001-1- ->     4'1001 16'0000010000001001
  transition:     4'1001 49'------1--1--------------------1----------01001-1- ->     4'1100 16'0000010000001100
  transition:     4'1001 49'----1-1----------------------------------0-001--- ->     4'1001 16'0000010000001001
  transition:     4'1001 49'------1----------------------------------1-001--- ->     4'1001 16'0000010000001001
  transition:     4'1001 49'------1------------------------------------101--- ->     4'1001 16'0000010000001001
  transition:     4'1001 49'------1-------------------------------------11--- ->     4'1001 16'0000010000001001
  transition:     4'0101 49'------0------------------------------------------ ->     4'0101 16'0000000010000101
  transition:     4'0101 49'------1--------------------------------------0--- ->     4'0101 16'0000000010000101
  transition:     4'0101 49'----0-1----------------------------------00001--- -> INVALID_STATE(4'x) 16'000000001000xxxx  <ignored invalid transition!>
  transition:     4'0101 49'------1----------------------------------01001-0- ->     4'0101 16'0000000010000101
  transition:     4'0101 49'------1-000-----00000--------------------01001-1- ->     4'0101 16'0000000010000101
  transition:     4'0101 49'------1---1-----------------------------001001-1- ->     4'0000 16'0000000010000000
  transition:     4'0101 49'------1---1-----------------------------101001-1- ->     4'1100 16'0000000010001100
  transition:     4'0101 49'------1---------1------------------------01001-1- ->     4'1100 16'0000000010001100
  transition:     4'0101 49'------1----------1-----------------------01001-1- ->     4'0101 16'0000000010000101
  transition:     4'0101 49'------1-----------1----------------------01001-1- ->     4'0101 16'0000000010000101
  transition:     4'0101 49'------1------------1----------0----------01001-1- ->     4'0101 16'0000000010000101
  transition:     4'0101 49'------1------------1----------1----------01001-1- ->     4'1100 16'0000000010001100
  transition:     4'0101 49'------1-------------1---------0----------01001-1- ->     4'0101 16'0000000010000101
  transition:     4'0101 49'------1-------------1---------1----------01001-1- ->     4'1100 16'0000000010001100
  transition:     4'0101 49'------1-1--------------------------------01001-1- ->     4'0101 16'0000000010000101
  transition:     4'0101 49'------1--1-------------------------------01001-1- ->     4'0101 16'0000000010000101
  transition:     4'0101 49'----1-1----------------------------------0-001--- ->     4'0101 16'0000000010000101
  transition:     4'0101 49'------1----------------------------------1-001--- ->     4'0101 16'0000000010000101
  transition:     4'0101 49'------1------------------------------------101--- ->     4'0101 16'0000000010000101
  transition:     4'0101 49'------1-------------------------------------11--- ->     4'0101 16'0000000010000101
  transition:     4'0011 49'------0------------------------------------------ ->     4'0011 16'1000000000000011
  transition:     4'0011 49'------1--------------------------------------0--- ->     4'0011 16'1000000000000011
  transition:     4'0011 49'----0-1----------------------------------00001--- -> INVALID_STATE(4'x) 16'100000000000xxxx  <ignored invalid transition!>
  transition:     4'0011 49'------1----------------------------------01001-0- ->     4'0011 16'1000000000000011
  transition:     4'0011 49'------1-000-----00000--------------------01001-1- ->     4'0011 16'1000000000000011
  transition:     4'0011 49'------1---1-----------------------------001001-1- ->     4'0000 16'1000000000000000
  transition:     4'0011 49'------1---1-----------------------------101001-1- ->     4'1100 16'1000000000001100
  transition:     4'0011 49'------1---------1------------------------01001-1- ->     4'1100 16'1000000000001100
  transition:     4'0011 49'------1----------1------------0----------01001-1- ->     4'0011 16'1000000000000011
  transition:     4'0011 49'------1----------1------------1----------01001-1- ->     4'1100 16'1000000000001100
  transition:     4'0011 49'------1-----------1-------00-------------01001-1- ->     4'1100 16'1000000000001100
  transition:     4'0011 49'------1-----------1-------10-------------01001-1- ->     4'0101 16'1000000000000101
  transition:     4'0011 49'------1-----------1--------1-------------01001-1- ->     4'0100 16'1000000000000100
  transition:     4'0011 49'------1------------1---------------------01001-1- ->     4'0011 16'1000000000000011
  transition:     4'0011 49'------1-------------1--------------------01001-1- ->     4'0011 16'1000000000000011
  transition:     4'0011 49'------1-1--------------------------------01001-1- ->     4'0011 16'1000000000000011
  transition:     4'0011 49'------1--1-------------------------------01001-1- ->     4'0011 16'1000000000000011
  transition:     4'0011 49'----1-1----------------------------------0-001--- ->     4'0011 16'1000000000000011
  transition:     4'0011 49'------1----------------------------------1-001--- ->     4'0011 16'1000000000000011
  transition:     4'0011 49'------1------------------------------------101--- ->     4'0011 16'1000000000000011
  transition:     4'0011 49'------1-------------------------------------11--- ->     4'0011 16'1000000000000011
  transition:     4'1011 49'------0------------------------------------------ ->     4'1011 16'0000000000001011
  transition:     4'1011 49'------1--------------------------------------0--- ->     4'1011 16'0000000000001011
  transition:     4'1011 49'----0-1----------------------------------00001--- -> INVALID_STATE(4'x) 16'000000000000xxxx  <ignored invalid transition!>
  transition:     4'1011 49'------1----------------------------------01001-0- ->     4'1011 16'0000000000001011
  transition:     4'1011 49'------1-000-----00000--------------------01001-1- ->     4'1011 16'0000000000001011
  transition:     4'1011 49'------1---1-----------------------------001001-1- ->     4'0000 16'0000000000000000
  transition:     4'1011 49'------1---1-----------------------------101001-1- ->     4'1100 16'0000000000001100
  transition:     4'1011 49'------1---------1------------------------01001-1- ->     4'1100 16'0000000000001100
  transition:     4'1011 49'------1----------1-----------------------01001-1- ->     4'1011 16'0000000000001011
  transition:     4'1011 49'------1-----------1----------------------01001-1- ->     4'1011 16'0000000000001011
  transition:     4'1011 49'------1------------1---------------------01001-1- ->     4'1011 16'0000000000001011
  transition:     4'1011 49'------1-------------1--------------------01001-1- ->     4'1011 16'0000000000001011
  transition:     4'1011 49'------1-1--------------------------------01001-1- ->     4'1011 16'0000000000001011
  transition:     4'1011 49'------1--1-------------------------------01001-1- ->     4'1011 16'0000000000001011
  transition:     4'1011 49'----1-1----------------------------------0-001--- ->     4'1011 16'0000000000001011
  transition:     4'1011 49'------1----------------------------------1-001--- ->     4'1011 16'0000000000001011
  transition:     4'1011 49'------1------------------------------------101--- ->     4'1011 16'0000000000001011
  transition:     4'1011 49'------1-------------------------------------11--- ->     4'1011 16'0000000000001011
  transition:     4'0111 49'------0------------------------------------------ ->     4'0111 16'0001000000000111
  transition:     4'0111 49'------1--------------------------------------0--- ->     4'0111 16'0001000000000111
  transition:     4'0111 49'----0-1----------------------------------00001--- -> INVALID_STATE(4'x) 16'000100000000xxxx  <ignored invalid transition!>
  transition:     4'0111 49'------1----------------------------------01001-0- ->     4'0111 16'0001000000000111
  transition:     4'0111 49'------1-000-----00000--------------------01001-1- ->     4'0111 16'0001000000000111
  transition:     4'0111 49'------1---1-----------------------------001001-1- ->     4'0000 16'0001000000000000
  transition:     4'0111 49'------1---1-----------------------------101001-1- ->     4'1100 16'0001000000001100
  transition:     4'0111 49'------1---------1------------------------01001-1- ->     4'1100 16'0001000000001100
  transition:     4'0111 49'------1----------1------------0----------01001-1- ->     4'0111 16'0001000000000111
  transition:     4'0111 49'------1----------1------------1----------01001-1- ->     4'1100 16'0001000000001100
  transition:     4'0111 49'------1-----------1-----------0----------01001-1- ->     4'0111 16'0001000000000111
  transition:     4'0111 49'------1-----------1-----------1----------01001-1- ->     4'1100 16'0001000000001100
  transition:     4'0111 49'------1------------1----0----------------01001-1- ->     4'1100 16'0001000000001100
  transition:     4'0111 49'------1------------1----1----------------01001-1- ->     4'0111 16'0001000000000111
  transition:     4'0111 49'------1-------------1---------0----------01001-1- ->     4'0111 16'0001000000000111
  transition:     4'0111 49'------1-------------1---------1----------01001-1- ->     4'1100 16'0001000000001100
  transition:     4'0111 49'------1-1-------------0------------------01001-1- ->     4'0111 16'0001000000000111
  transition:     4'0111 49'------1-1-------------1------------------01001-1- ->     4'1100 16'0001000000001100
  transition:     4'0111 49'------1--1--------------------0----------01001-1- ->     4'0111 16'0001000000000111
  transition:     4'0111 49'------1--1--------------------1----------01001-1- ->     4'1100 16'0001000000001100
  transition:     4'0111 49'----1-1----------------------------------0-001--- ->     4'0111 16'0001000000000111
  transition:     4'0111 49'------1----------------------------------1-001--- ->     4'0111 16'0001000000000111
  transition:     4'0111 49'------1------------------------------------101--- ->     4'0111 16'0001000000000111
  transition:     4'0111 49'------1-------------------------------------11--- ->     4'0111 16'0001000000000111
Extracting FSM `\u_usb_cdc.u_ctrl_endp.state_q' from module `\soc'.
  found $adff cell for state register: $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$13539
  root of input selection tree: $flatten\u_usb_cdc.\u_ctrl_endp.$0\state_q[2:0]
  found reset state: 3'000 (from async reset)
  found ctrl input: \u_usb_cdc.clk_gate
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$or$../../../usb_cdc/ctrl_endp.v:467$2917_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$and$../../../usb_cdc/ctrl_endp.v:495$2925_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$and$../../../usb_cdc/ctrl_endp.v:498$2927_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:500$2960_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:505$2942_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:504$2938_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:503$2934_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:502$2930_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:507$2950_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:501$2929_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11673_CTRL
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$and$../../../usb_cdc/ctrl_endp.v:885$3175_Y
  found state code: 3'110
  found ctrl input: \u_usb_cdc.u_ctrl_endp.in_req_i
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:875$3155_Y
  found ctrl input: \u_usb_cdc.u_sie.in_data_ack_q
  found state code: 3'001
  found state code: 3'111
  found ctrl input: \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_out_fifo.out_valid_i
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:857$3143_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:858$3144_Y
  found ctrl input: \u_usb_cdc.u_ctrl_endp.in_dir_q
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:863$3146_Y
  found state code: 3'100
  found state code: 3'101
  found state code: 3'011
  found state code: 3'010
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:496$2926_Y
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:447$2913_Y
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:496$2926_Y
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:501$2929_Y
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:502$2930_Y
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:503$2934_Y
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:504$2938_Y
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:505$2942_Y
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:507$2950_Y
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11673_CMP [0]
  ctrl inputs: { \u_usb_cdc.clk_gate \u_usb_cdc.u_sie.in_data_ack_q $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11673_CTRL $flatten\u_usb_cdc.\u_ctrl_endp.$and$../../../usb_cdc/ctrl_endp.v:885$3175_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:875$3155_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:863$3146_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:858$3144_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:857$3143_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:500$2960_Y $flatten\u_usb_cdc.\u_ctrl_endp.$and$../../../usb_cdc/ctrl_endp.v:498$2927_Y $flatten\u_usb_cdc.\u_ctrl_endp.$and$../../../usb_cdc/ctrl_endp.v:495$2925_Y $flatten\u_usb_cdc.\u_ctrl_endp.$or$../../../usb_cdc/ctrl_endp.v:467$2917_Y \u_usb_cdc.u_ctrl_endp.in_dir_q \u_usb_cdc.u_ctrl_endp.in_req_i \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_out_fifo.out_valid_i }
  ctrl outputs: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11673_CMP [0] $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:507$2950_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:505$2942_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:504$2938_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:503$2934_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:502$2930_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:501$2929_Y $flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:496$2926_Y $flatten\u_usb_cdc.\u_ctrl_endp.$0\state_q[2:0] $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:447$2913_Y }
  transition:      3'000 15'0-------------- ->      3'000 12'100000010000
  transition:      3'000 15'1----------0--- ->      3'000 12'100000010000
  transition:      3'000 15'1-------0001--- ->      3'000 12'100000010000
  transition:      3'000 15'1-------1001--- ->      3'001 12'100000010010
  transition:      3'000 15'1--------101--- ->      3'010 12'100000010100
  transition:      3'000 15'1---------11--- ->      3'000 12'100000010000
  transition:      3'100 15'0-------------- ->      3'100 12'000001011000
  transition:      3'100 15'1----------0--- ->      3'100 12'000001011000
  transition:      3'100 15'1-------0001-0- ->      3'100 12'000001011000
  transition:      3'100 15'1-------0001-1- ->      3'110 12'000001011100
  transition:      3'100 15'1-------1001--- ->      3'001 12'000001010010
  transition:      3'100 15'1--------101--- ->      3'010 12'000001010100
  transition:      3'100 15'1---------11--- ->      3'000 12'000001010000
  transition:      3'010 15'0-------------- ->      3'010 12'000000110100
  transition:      3'010 15'1----------0--- ->      3'010 12'000000110100
  transition:      3'010 15'1------00001--0 ->      3'001 12'000000110010
  transition:      3'010 15'1----00100010-0 ->      3'100 12'000000111000
  transition:      3'010 15'1----10100010-0 ->      3'101 12'000000111010
  transition:      3'010 15'1-----0100011-0 ->      3'011 12'000000110110
  transition:      3'010 15'1-----110001--0 ->      3'001 12'000000110010
  transition:      3'010 15'1-------0001--1 ->      3'010 12'000000110100
  transition:      3'010 15'1-------1001--- ->      3'001 12'000000110010
  transition:      3'010 15'1--------101--- ->      3'010 12'000000110100
  transition:      3'010 15'1---------11--- ->      3'000 12'000000110000
  transition:      3'110 15'0-------------- ->      3'110 12'000100011100
  transition:      3'110 15'1----------0--- ->      3'110 12'000100011100
  transition:      3'110 15'1-------0001--- ->      3'000 12'000100010000
  transition:      3'110 15'1-------1001--- ->      3'001 12'000100010010
  transition:      3'110 15'1--------101--- ->      3'010 12'000100010100
  transition:      3'110 15'1---------11--- ->      3'000 12'000100010000
  transition:      3'001 15'0-------------- ->      3'001 12'000000000011
  transition:      3'001 15'1----------0--- ->      3'001 12'000000000011
  transition:      3'001 15'1-------0001--- ->      3'001 12'000000000011
  transition:      3'001 15'1-------1001--- ->      3'001 12'000000000011
  transition:      3'001 15'1--------101--- ->      3'010 12'000000000101
  transition:      3'001 15'1---------11--- ->      3'001 12'000000000011
  transition:      3'101 15'0-------------- ->      3'101 12'000010011010
  transition:      3'101 15'1----------0--- ->      3'101 12'000010011010
  transition:      3'101 15'1-------0001--- ->      3'110 12'000010011100
  transition:      3'101 15'1-------1001--- ->      3'001 12'000010010010
  transition:      3'101 15'1--------101--- ->      3'010 12'000010010100
  transition:      3'101 15'1---------11--- ->      3'000 12'000010010000
  transition:      3'011 15'0-------------- ->      3'011 12'010000010110
  transition:      3'011 15'1----------0--- ->      3'011 12'010000010110
  transition:      3'011 15'1---0---0001--- ->      3'011 12'010000010110
  transition:      3'011 15'10--1---0001-0- ->      3'001 12'010000010010
  transition:      3'011 15'10--1---0001-1- ->      3'011 12'010000010110
  transition:      3'011 15'11--1---0001--- ->      3'111 12'010000011110
  transition:      3'011 15'1-------1001--- ->      3'001 12'010000010010
  transition:      3'011 15'1--------101--- ->      3'010 12'010000010100
  transition:      3'011 15'1---------11--- ->      3'000 12'010000010000
  transition:      3'111 15'0-------------- ->      3'111 12'001000011110
  transition:      3'111 15'1----------0--- ->      3'111 12'001000011110
  transition:      3'111 15'1--0----0001--- ->      3'111 12'001000011110
  transition:      3'111 15'1--1----0001--- ->      3'000 12'001000010000
  transition:      3'111 15'1-------1001--- ->      3'001 12'001000010010
  transition:      3'111 15'1--------101--- ->      3'010 12'001000010100
  transition:      3'111 15'1---------11--- ->      3'000 12'001000010000
Extracting FSM `\u_usb_cdc.u_sie.phy_state_q' from module `\soc'.
  found $adff cell for state register: $flatten\u_usb_cdc.\u_sie.$procdff$13484
  root of input selection tree: $flatten\u_usb_cdc.\u_sie.$0\phy_state_q[3:0]
  found reset state: 4'0000 (from async reset)
  found ctrl input: \u_usb_cdc.clk_gate
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$or$../../../usb_cdc/sie.v:322$2258_Y
  found ctrl input: \u_usb_cdc.u_sie.u_phy_rx.rx_err_qq
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$procmux$7409_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$procmux$3753_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$procmux$3948_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:324$2263_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$procmux$4344_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:323$2261_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$procmux$4345_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:323$2260_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$procmux$7382_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$procmux$7402_CMP
  found state code: 4'1011
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$logic_or$../../../usb_cdc/sie.v:605$2797_Y
  found ctrl input: \u_usb_cdc.u_sie.in_valid_i
  found state code: 4'1010
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:460$2513_Y
  found ctrl input: \u_usb_cdc.sie2i_stall
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$logic_or$../../../usb_cdc/sie.v:576$2763_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$logic_or$../../../usb_cdc/sie.v:592$2770_Y
  found state code: 4'1001
  found ctrl input: \u_usb_cdc.u_sie.u_phy_rx.rx_valid_qq
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:530$2668_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:447$2503_Y
  found state code: 4'0111
  found state code: 4'0101
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:495$2587_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:496$2588_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:501$2589_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:502$2590_Y
  found state code: 4'1000
  found state code: 4'0110
  found state code: 4'0011
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:433$2484_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$procmux$6746_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$procmux$6747_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$logic_and$../../../usb_cdc/sie.v:445$2504_Y
  found state code: 4'0100
  found state code: 4'0010
  found state code: 4'0001
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:323$2260_Y
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:323$2261_Y
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:324$2263_Y
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$procmux$3753_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$procmux$3948_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$procmux$4344_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$procmux$4345_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$procmux$5354_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$procmux$7382_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$procmux$7402_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$procmux$7409_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$procmux$7906_CMP
  ctrl inputs: { \u_usb_cdc.clk_gate \u_usb_cdc.sie2i_stall \u_usb_cdc.u_sie.u_phy_rx.rx_valid_qq \u_usb_cdc.u_sie.u_phy_rx.rx_err_qq $flatten\u_usb_cdc.\u_sie.$procmux$6747_CMP $flatten\u_usb_cdc.\u_sie.$procmux$6746_CMP $flatten\u_usb_cdc.\u_sie.$logic_or$../../../usb_cdc/sie.v:605$2797_Y $flatten\u_usb_cdc.\u_sie.$logic_or$../../../usb_cdc/sie.v:592$2770_Y $flatten\u_usb_cdc.\u_sie.$logic_or$../../../usb_cdc/sie.v:576$2763_Y $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:530$2668_Y $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:502$2590_Y $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:501$2589_Y $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:496$2588_Y $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:495$2587_Y $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:460$2513_Y $flatten\u_usb_cdc.\u_sie.$logic_and$../../../usb_cdc/sie.v:445$2504_Y $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:447$2503_Y $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:433$2484_Y $flatten\u_usb_cdc.\u_sie.$or$../../../usb_cdc/sie.v:322$2258_Y \u_usb_cdc.u_sie.in_valid_i }
  ctrl outputs: { $flatten\u_usb_cdc.\u_sie.$procmux$7906_CMP $flatten\u_usb_cdc.\u_sie.$procmux$7409_CMP $flatten\u_usb_cdc.\u_sie.$procmux$7402_CMP $flatten\u_usb_cdc.\u_sie.$procmux$7382_CMP $flatten\u_usb_cdc.\u_sie.$procmux$5354_CMP $flatten\u_usb_cdc.\u_sie.$procmux$4345_CMP $flatten\u_usb_cdc.\u_sie.$procmux$4344_CMP $flatten\u_usb_cdc.\u_sie.$procmux$3948_CMP $flatten\u_usb_cdc.\u_sie.$procmux$3753_CMP $flatten\u_usb_cdc.\u_sie.$0\phy_state_q[3:0] $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:324$2263_Y $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:323$2261_Y $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:323$2260_Y }
  transition:     4'0000 20'0------------------- ->     4'0000 16'0001000000000000
  transition:     4'0000 20'1-----------------0- ->     4'0000 16'0001000000000000
  transition:     4'0000 20'1-00--------------1- ->     4'0000 16'0001000000000000
  transition:     4'0000 20'1-10--------------1- ->     4'0001 16'0001000000001000
  transition:     4'0000 20'1--1--------------1- ->     4'0000 16'0001000000000000
  transition:     4'1000 20'0------------------- ->     4'1000 16'0000000101000000
  transition:     4'1000 20'1-----------------0- ->     4'1000 16'0000000101000000
  transition:     4'1000 20'1--0----------0---1- ->     4'0000 16'0000000100000000
  transition:     4'1000 20'10-0---00-----1---1- ->     4'1001 16'0000000101001000
  transition:     4'1000 20'10-0---10-----1---1- ->     4'1010 16'0000000101010000
  transition:     4'1000 20'10-0----1-----1---1- ->     4'0000 16'0000000100000000
  transition:     4'1000 20'11-0----------1---1- ->     4'0000 16'0000000100000000
  transition:     4'1000 20'1--1--------------1- ->     4'0000 16'0000000100000000
  transition:     4'0100 20'0------------------- ->     4'0100 16'0000001000100000
  transition:     4'0100 20'1-----------------0- ->     4'0100 16'0000001000100000
  transition:     4'0100 20'1-00--------------1- ->     4'0000 16'0000001000000000
  transition:     4'0100 20'1-10--------------1- ->     4'0101 16'0000001000101000
  transition:     4'0100 20'1--1--------------1- ->     4'0000 16'0000001000000000
  transition:     4'0010 20'0------------------- ->     4'0010 16'0000010000010000
  transition:     4'0010 20'1-----------------0- ->     4'0010 16'0000010000010000
  transition:     4'0010 20'1-00--------------1- ->     4'0000 16'0000010000000000
  transition:     4'0010 20'1-10--------------1- ->     4'0011 16'0000010000011000
  transition:     4'0010 20'1--1--------------1- ->     4'0000 16'0000010000000000
  transition:     4'1010 20'0------------------- ->     4'1010 16'0100000001010000
  transition:     4'1010 20'1-----------------0- ->     4'1010 16'0100000001010000
  transition:     4'1010 20'1--0--------------1- ->     4'1011 16'0100000001011000
  transition:     4'1010 20'1--1--------------1- ->     4'0000 16'0100000000000000
  transition:     4'0110 20'0------------------- ->     4'0110 16'0010000000110000
  transition:     4'0110 20'1-----------------0- ->     4'0110 16'0010000000110000
  transition:     4'0110 20'1-00--------------1- ->     4'0000 16'0010000000000000
  transition:     4'0110 20'1-10--------------1- ->     4'0110 16'0010000000110000
  transition:     4'0110 20'1--1--------------1- ->     4'0000 16'0010000000000000
  transition:     4'0001 20'0------------------- ->     4'0001 16'0000000000001001
  transition:     4'0001 20'1-----------------0- ->     4'0001 16'0000000000001001
  transition:     4'0001 20'1-00-------------01- ->     4'0000 16'0000000000000001
  transition:     4'0001 20'1-10-------------01- ->     4'0110 16'0000000000110001
  transition:     4'0001 20'1-0000-----------11- ->     4'0000 16'0000000000000001
  transition:     4'0001 20'1-1000-----------11- ->     4'0110 16'0000000000110001
  transition:     4'0001 20'1-001------------11- ->     4'0000 16'0000000000000001
  transition:     4'0001 20'1-101------------11- ->     4'0010 16'0000000000010001
  transition:     4'0001 20'1-00-1-----------11- ->     4'0000 16'0000000000000001
  transition:     4'0001 20'1-10-1---------0-11- ->     4'0110 16'0000000000110001
  transition:     4'0001 20'1-10-1---------1-11- ->     4'0100 16'0000000000100001
  transition:     4'0001 20'1--1--------------1- ->     4'0000 16'0000000000000001
  transition:     4'1001 20'0------------------- ->     4'1001 16'0000000011001000
  transition:     4'1001 20'1-----------------0- ->     4'1001 16'0000000011001000
  transition:     4'1001 20'1--0--0-----------10 ->     4'1010 16'0000000011010000
  transition:     4'1001 20'1--0--0-----------11 ->     4'1001 16'0000000011001000
  transition:     4'1001 20'1--0--1-----------1- ->     4'1010 16'0000000011010000
  transition:     4'1001 20'1--1--------------1- ->     4'0000 16'0000000010000000
  transition:     4'0101 20'0------------------- ->     4'0101 16'0000000000101100
  transition:     4'0101 20'1-----------------0- ->     4'0101 16'0000000000101100
  transition:     4'0101 20'1-00-----0--------1- ->     4'0000 16'0000000000000100
  transition:     4'0101 20'1-00-----1------0-1- ->     4'0000 16'0000000000000100
  transition:     4'0101 20'1-00-----1------1-1- ->     4'0111 16'0000000000111100
  transition:     4'0101 20'1-10--------------1- ->     4'0101 16'0000000000101100
  transition:     4'0101 20'1--1--------------1- ->     4'0000 16'0000000000000100
  transition:     4'0011 20'0------------------- ->     4'0011 16'0000000000011010
  transition:     4'0011 20'1-----------------0- ->     4'0011 16'0000000000011010
  transition:     4'0011 20'1-00---------0----1- ->     4'0000 16'0000000000000010
  transition:     4'0011 20'1-00-------001----1- ->     4'0000 16'0000000000000010
  transition:     4'0011 20'1-00------0101----1- ->     4'0000 16'0000000000000010
  transition:     4'0011 20'1-00------1101----1- ->     4'1000 16'0000000001000010
  transition:     4'0011 20'1-00--------11----1- ->     4'0000 16'0000000000000010
  transition:     4'0011 20'1-10--------------1- ->     4'0110 16'0000000000110010
  transition:     4'0011 20'1--1--------------1- ->     4'0000 16'0000000000000010
  transition:     4'1011 20'0------------------- ->     4'1011 16'0000100001011000
  transition:     4'1011 20'1-----------------0- ->     4'1011 16'0000100001011000
  transition:     4'1011 20'1--0--------------1- ->     4'0000 16'0000100000000000
  transition:     4'1011 20'1--1--------------1- ->     4'0000 16'0000100000000000
  transition:     4'0111 20'0------------------- ->     4'0111 16'1000000000111000
  transition:     4'0111 20'1-----------------0- ->     4'0111 16'1000000000111000
  transition:     4'0111 20'1--0--------------1- ->     4'0000 16'1000000000000000
  transition:     4'0111 20'1--1--------------1- ->     4'0000 16'1000000000000000
Extracting FSM `\u_usb_cdc.u_sie.u_phy_rx.rx_state_q' from module `\soc'.
  found $adff cell for state register: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$13561
  root of input selection tree: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$0\rx_state_q[2:0]
  found reset state: 3'000 (from async reset)
  found ctrl input: \u_usb_cdc.u_sie.u_phy_rx.sample_clk
  found ctrl input: \u_usb_cdc.u_sie.u_phy_rx.rx_en_q
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12829_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12044_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12077_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12711_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12823_CMP
  found state code: 3'100
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:341$1757_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:286$1737_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:141$1711_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:141$1710_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:318$1752_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:289$1740_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:307$1747_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_and$../../../usb_cdc/phy_rx.v:309$1750_Y
  found state code: 3'011
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_or$../../../usb_cdc/phy_rx.v:286$1739_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_and$../../../usb_cdc/phy_rx.v:290$1743_Y
  found state code: 3'010
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_and$../../../usb_cdc/phy_rx.v:281$1736_Y
  found state code: 3'001
  found ctrl output: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12829_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12823_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12711_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12077_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12044_CMP
  ctrl inputs: { \u_usb_cdc.u_sie.u_phy_rx.sample_clk \u_usb_cdc.u_sie.u_phy_rx.rx_en_q $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:141$1710_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:141$1711_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_and$../../../usb_cdc/phy_rx.v:281$1736_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:286$1737_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_or$../../../usb_cdc/phy_rx.v:286$1739_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:289$1740_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_and$../../../usb_cdc/phy_rx.v:290$1743_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:307$1747_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_and$../../../usb_cdc/phy_rx.v:309$1750_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:318$1752_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:341$1757_Y }
  ctrl outputs: { $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$0\rx_state_q[2:0] $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12044_CMP $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12077_CMP $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12711_CMP $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12823_CMP $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12829_CMP }
  transition:      3'000 13'0------------ ->      3'000 8'00000010
  transition:      3'000 13'10----------- ->      3'000 8'00000010
  transition:      3'000 13'11--0-------- ->      3'000 8'00000010
  transition:      3'000 13'11--1-------- ->      3'001 8'00100010
  transition:      3'100 13'0------------ ->      3'100 8'10000001
  transition:      3'100 13'10----------- ->      3'000 8'00000001
  transition:      3'100 13'11----------- ->      3'000 8'00000001
  transition:      3'010 13'0------------ ->      3'010 8'01001000
  transition:      3'010 13'10----------- ->      3'000 8'00001000
  transition:      3'010 13'1100-0-----0- ->      3'010 8'01001000
  transition:      3'010 13'1100-0-0---1- ->      3'010 8'01001000
  transition:      3'010 13'1100-0-1---1- ->      3'100 8'10001000
  transition:      3'010 13'1110-0------- ->      3'100 8'10001000
  transition:      3'010 13'11-1-0---00-- ->      3'100 8'10001000
  transition:      3'010 13'11-1-0---01-- ->      3'010 8'01001000
  transition:      3'010 13'11-1-0---1--- ->      3'011 8'01101000
  transition:      3'010 13'11---1------- ->      3'100 8'10001000
  transition:      3'001 13'0------------ ->      3'001 8'00100100
  transition:      3'001 13'10----------- ->      3'000 8'00000100
  transition:      3'001 13'11----00----- ->      3'001 8'00100100
  transition:      3'001 13'11----010---- ->      3'000 8'00000100
  transition:      3'001 13'11----011---- ->      3'010 8'01000100
  transition:      3'001 13'11----1------ ->      3'000 8'00000100
  transition:      3'011 13'0------------ ->      3'011 8'01110000
  transition:      3'011 13'10----------- ->      3'000 8'00010000
  transition:      3'011 13'11----------0 ->      3'100 8'10010000
  transition:      3'011 13'11----------1 ->      3'000 8'00010000
Extracting FSM `\u_usb_cdc.u_sie.u_phy_rx.state_q' from module `\soc'.
  found $adff cell for state register: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$13565
  root of input selection tree: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$0\state_q[2:0]
  found reset state: 3'000 (from async reset)
  found ctrl input: \u_usb_cdc.clk_gate
  found ctrl input: $auto$opt_reduce.cc:134:opt_pmux$13622
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:180$1716_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12962_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12974_CMP
  found state code: 3'001
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:209$1725_Y
  found state code: 3'011
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:203$1723_Y
  found state code: 3'010
  found ctrl output: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12984_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12974_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12962_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12918_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:180$1716_Y
  ctrl inputs: { $auto$opt_reduce.cc:134:opt_pmux$13622 \u_usb_cdc.clk_gate $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:203$1723_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:209$1725_Y }
  ctrl outputs: { $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$0\state_q[2:0] $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:180$1716_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12918_CMP $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12962_CMP $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12974_CMP $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12984_CMP }
  transition:      3'000 4'-0-- ->      3'000 8'00000001
  transition:      3'000 4'-1-- ->      3'001 8'00100001
  transition:      3'010 4'-0-- ->      3'010 8'01000100
  transition:      3'010 4'-1-0 ->      3'010 8'01000100
  transition:      3'010 4'-1-1 ->      3'011 8'01100100
  transition:      3'001 4'-0-- ->      3'001 8'00100010
  transition:      3'001 4'-10- ->      3'001 8'00100010
  transition:      3'001 4'-11- ->      3'010 8'01000010
  transition:      3'011 4'-0-- ->      3'011 8'01110000
  transition:      3'011 4'-1-- ->      3'011 8'01110000
Extracting FSM `\u_usb_cdc.u_sie.u_phy_tx.tx_state_q' from module `\soc'.
  found $adff cell for state register: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procdff$13574
  root of input selection tree: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$0\tx_state_q[1:0]
  found reset state: 2'00 (from async reset)
  found ctrl input: \u_usb_cdc.clk_gate
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:88$15_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:57$3_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13100_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13185_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$not$../../../usb_cdc/sie.v:644$2848_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:112$23_Y
  found ctrl input: \u_usb_cdc.u_sie.tx_valid
  found state code: 2'11
  found state code: 2'10
  found state code: 2'01
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$not$../../../usb_cdc/sie.v:644$2848_Y
  found ctrl output: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13185_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13100_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:57$3_Y
  ctrl inputs: { \u_usb_cdc.clk_gate $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:88$15_Y $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:112$23_Y \u_usb_cdc.u_sie.tx_valid }
  ctrl outputs: { $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:57$3_Y $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$0\tx_state_q[1:0] $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13100_CMP $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13185_CMP $flatten\u_usb_cdc.\u_sie.$not$../../../usb_cdc/sie.v:644$2848_Y }
  transition:       2'00 4'0--- ->       2'00 6'000001
  transition:       2'00 4'10-0 ->       2'00 6'000001
  transition:       2'00 4'10-1 ->       2'01 6'001001
  transition:       2'00 4'11-- ->       2'00 6'000001
  transition:       2'10 4'0--- ->       2'10 6'010100
  transition:       2'10 4'100- ->       2'10 6'010100
  transition:       2'10 4'1010 ->       2'11 6'011100
  transition:       2'10 4'1011 ->       2'10 6'010100
  transition:       2'10 4'11-- ->       2'10 6'010100
  transition:       2'01 4'0--- ->       2'01 6'001010
  transition:       2'01 4'100- ->       2'01 6'001010
  transition:       2'01 4'1010 ->       2'00 6'000010
  transition:       2'01 4'1011 ->       2'10 6'010010
  transition:       2'01 4'11-- ->       2'01 6'001010
  transition:       2'11 4'0--- ->       2'11 6'111000
  transition:       2'11 4'100- ->       2'11 6'111000
  transition:       2'11 4'101- ->       2'00 6'100000
  transition:       2'11 4'11-- ->       2'11 6'111000

13.11.3. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\u_usb_cdc.u_sie.u_phy_tx.tx_state_q$13717' from module `\soc'.
Optimizing FSM `$fsm$\u_usb_cdc.u_sie.u_phy_rx.state_q$13710' from module `\soc'.
  Merging pattern 4'-0-- and 4'-1-- from group (3 3 8'01110000).
  Merging pattern 4'-1-- and 4'-0-- from group (3 3 8'01110000).
  Removing unused input signal $auto$opt_reduce.cc:134:opt_pmux$13622.
Optimizing FSM `$fsm$\u_usb_cdc.u_sie.u_phy_rx.rx_state_q$13703' from module `\soc'.
  Merging pattern 13'10----------- and 13'11----------- from group (1 0 8'00000001).
  Merging pattern 13'11----------- and 13'10----------- from group (1 0 8'00000001).
Optimizing FSM `$fsm$\u_usb_cdc.u_sie.phy_state_q$13689' from module `\soc'.
  Merging pattern 20'1--0--------------1- and 20'1--1--------------1- from group (10 0 16'0000100000000000).
  Merging pattern 20'1--1--------------1- and 20'1--0--------------1- from group (10 0 16'0000100000000000).
  Merging pattern 20'1--0--------------1- and 20'1--1--------------1- from group (11 0 16'1000000000000000).
  Merging pattern 20'1--1--------------1- and 20'1--0--------------1- from group (11 0 16'1000000000000000).
Optimizing FSM `$fsm$\u_usb_cdc.u_ctrl_endp.state_q$13678' from module `\soc'.
  Merging pattern 15'1-------0001--- and 15'1-------1001--- from group (4 4 12'000000000011).
  Merging pattern 15'1-------1001--- and 15'1-------0001--- from group (4 4 12'000000000011).
  Removing unused input signal $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11673_CTRL.
Optimizing FSM `$fsm$\u_usb_cdc.u_ctrl_endp.req_q$13664' from module `\soc'.
  Removing unused input signal $auto$opt_reduce.cc:134:opt_pmux$13642.
  Removing unused input signal $auto$opt_reduce.cc:134:opt_pmux$13644.
  Removing unused input signal $auto$opt_reduce.cc:134:opt_pmux$13646.
  Removing unused input signal $auto$opt_reduce.cc:134:opt_pmux$13652.
  Removing unused input signal $auto$opt_reduce.cc:134:opt_pmux$13648.
Optimizing FSM `$fsm$\u_app.u_fifo_if.addr_q$13659' from module `\soc'.

13.11.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \soc..
Removed 176 unused cells and 176 unused wires.
<suppressed ~183 debug messages>

13.11.5. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\u_app.u_fifo_if.addr_q$13659' from module `\soc'.
  Removing unused output signal $flatten\u_app.\u_fifo_if.$0\addr_q[1:0] [0].
  Removing unused output signal $flatten\u_app.\u_fifo_if.$0\addr_q[1:0] [1].
Optimizing FSM `$fsm$\u_usb_cdc.u_ctrl_endp.req_q$13664' from module `\soc'.
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$0\req_q[3:0] [0].
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$0\req_q[3:0] [1].
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$0\req_q[3:0] [2].
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$0\req_q[3:0] [3].
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:576$2981_Y.
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10017_CMP.
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10355_CMP.
Optimizing FSM `$fsm$\u_usb_cdc.u_ctrl_endp.state_q$13678' from module `\soc'.
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$0\state_q[2:0] [0].
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$0\state_q[2:0] [1].
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$0\state_q[2:0] [2].
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:496$2926_Y.
Optimizing FSM `$fsm$\u_usb_cdc.u_sie.phy_state_q$13689' from module `\soc'.
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.$0\phy_state_q[3:0] [0].
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.$0\phy_state_q[3:0] [1].
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.$0\phy_state_q[3:0] [2].
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.$0\phy_state_q[3:0] [3].
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.$procmux$7382_CMP.
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.$procmux$7402_CMP.
Optimizing FSM `$fsm$\u_usb_cdc.u_sie.u_phy_rx.rx_state_q$13703' from module `\soc'.
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12823_CMP.
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$0\rx_state_q[2:0] [0].
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$0\rx_state_q[2:0] [1].
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$0\rx_state_q[2:0] [2].
Optimizing FSM `$fsm$\u_usb_cdc.u_sie.u_phy_rx.state_q$13710' from module `\soc'.
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12984_CMP.
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$0\state_q[2:0] [0].
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$0\state_q[2:0] [1].
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$0\state_q[2:0] [2].
Optimizing FSM `$fsm$\u_usb_cdc.u_sie.u_phy_tx.tx_state_q$13717' from module `\soc'.
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$0\tx_state_q[1:0] [0].
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$0\tx_state_q[1:0] [1].

13.11.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).
Recoding FSM `$fsm$\u_app.u_fifo_if.addr_q$13659' from module `\soc' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  00 -> ---1
  10 -> --1-
  01 -> -1--
  11 -> 1---
Recoding FSM `$fsm$\u_usb_cdc.u_ctrl_endp.req_q$13664' from module `\soc' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  0000 -> -----------1
  1000 -> ----------1-
  0100 -> ---------1--
  1100 -> --------1---
  0010 -> -------1----
  1010 -> ------1-----
  0001 -> -----1------
  1001 -> ----1-------
  0101 -> ---1--------
  0011 -> --1---------
  1011 -> -1----------
  0111 -> 1-----------
Recoding FSM `$fsm$\u_usb_cdc.u_ctrl_endp.state_q$13678' from module `\soc' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  000 -> -------1
  100 -> ------1-
  010 -> -----1--
  110 -> ----1---
  001 -> ---1----
  101 -> --1-----
  011 -> -1------
  111 -> 1-------
Recoding FSM `$fsm$\u_usb_cdc.u_sie.phy_state_q$13689' from module `\soc' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  0000 -> -----------1
  1000 -> ----------1-
  0100 -> ---------1--
  0010 -> --------1---
  1010 -> -------1----
  0110 -> ------1-----
  0001 -> -----1------
  1001 -> ----1-------
  0101 -> ---1--------
  0011 -> --1---------
  1011 -> -1----------
  0111 -> 1-----------
Recoding FSM `$fsm$\u_usb_cdc.u_sie.u_phy_rx.rx_state_q$13703' from module `\soc' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  000 -> ----1
  100 -> ---1-
  010 -> --1--
  001 -> -1---
  011 -> 1----
Recoding FSM `$fsm$\u_usb_cdc.u_sie.u_phy_rx.state_q$13710' from module `\soc' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  000 -> ---1
  010 -> --1-
  001 -> -1--
  011 -> 1---
Recoding FSM `$fsm$\u_usb_cdc.u_sie.u_phy_tx.tx_state_q$13717' from module `\soc' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  00 -> ---1
  10 -> --1-
  01 -> -1--
  11 -> 1---

13.11.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

FSM `$fsm$\u_app.u_fifo_if.addr_q$13659' from module `soc':
-------------------------------------

  Information on FSM $fsm$\u_app.u_fifo_if.addr_q$13659 (\u_app.u_fifo_if.addr_q):

  Number of input signals:    4
  Number of output signals:   3
  Number of state bits:       4

  Input signals:
    0: $flatten\u_app.\u_fifo_if.$logic_and$../../common/hdl/fifo_if.v:88$1254_Y
    1: $flatten\u_app.$procmux$3547_CMP
    2: $flatten\u_app.$procmux$3544_CMP
    3: $auto$opt_reduce.cc:134:opt_pmux$13634

  Output signals:
    0: $flatten\u_app.\u_fifo_if.$procmux$3591_CMP
    1: $flatten\u_app.\u_fifo_if.$procmux$3592_CMP
    2: $flatten\u_app.\u_fifo_if.$procmux$3593_CMP

  State encoding:
    0:     4'---1  <RESET STATE>
    1:     4'--1-
    2:     4'-1--
    3:     4'1---

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 4'---0   ->     0 3'000
      1:     0 4'0001   ->     0 3'000
      2:     0 4'--11   ->     1 3'000
      3:     0 4'1--1   ->     2 3'000
      4:     0 4'-1-1   ->     3 3'000
      5:     1 4'0001   ->     0 3'010
      6:     1 4'---0   ->     1 3'010
      7:     1 4'--11   ->     1 3'010
      8:     1 4'1--1   ->     2 3'010
      9:     1 4'-1-1   ->     3 3'010
     10:     2 4'0001   ->     0 3'100
     11:     2 4'--11   ->     1 3'100
     12:     2 4'---0   ->     2 3'100
     13:     2 4'1--1   ->     2 3'100
     14:     2 4'-1-1   ->     3 3'100
     15:     3 4'0001   ->     0 3'001
     16:     3 4'--11   ->     1 3'001
     17:     3 4'1--1   ->     2 3'001
     18:     3 4'---0   ->     3 3'001
     19:     3 4'-1-1   ->     3 3'001

-------------------------------------

FSM `$fsm$\u_usb_cdc.u_ctrl_endp.req_q$13664' from module `soc':
-------------------------------------

  Information on FSM $fsm$\u_usb_cdc.u_ctrl_endp.req_q$13664 (\u_usb_cdc.u_ctrl_endp.req_q):

  Number of input signals:   44
  Number of output signals:   9
  Number of state bits:      12

  Input signals:
    0: $auto$opt_reduce.cc:134:opt_pmux$13654
    1: \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_out_fifo.out_valid_i
    2: \u_usb_cdc.u_ctrl_endp.class_q
    3: $flatten\u_usb_cdc.\u_ctrl_endp.$or$../../../usb_cdc/ctrl_endp.v:467$2917_Y
    4: $flatten\u_usb_cdc.\u_ctrl_endp.$and$../../../usb_cdc/ctrl_endp.v:495$2925_Y
    5: $flatten\u_usb_cdc.\u_ctrl_endp.$and$../../../usb_cdc/ctrl_endp.v:498$2927_Y
    6: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:501$2929_Y
    7: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:500$2960_Y
    8: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:569$2980_Y
    9: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:580$2985_Y
   10: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:584$2988_Y
   11: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:584$2990_Y
   12: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:592$2998_Y
   13: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:596$3001_Y
   14: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:600$3004_Y
   15: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:604$3009_Y
   16: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:611$3018_Y
   17: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:623$3022_Y
   18: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:627$3025_Y
   19: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:651$3035_Y
   20: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:653$3036_Y
   21: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:673$3044_Y
   22: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:675$3048_Y
   23: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:707$3069_Y
   24: $flatten\u_usb_cdc.\u_ctrl_endp.$lt$../../../usb_cdc/ctrl_endp.v:723$3075_Y
   25: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:727$3096_Y
   26: $flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:790$3118_Y
   27: $flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:802$3123_Y
   28: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10023_CMP
   29: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10045_CMP
   30: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10249_CMP
   31: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10524_CMP
   32: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10971_CMP
   33: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10996_CMP
   34: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11028_CMP
   35: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11095_CMP
   36: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11130_CMP
   37: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11166_CMP
   38: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11313_CMP
   39: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11326_CMP
   40: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11327_CMP
   41: \u_usb_cdc.u_sie.data_q [15]
   42: \u_usb_cdc.clk_gate
   43: $auto$opt_reduce.cc:134:opt_pmux$13588

  Output signals:
    0: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:858$3144_Y
    1: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:876$3149_Y
    2: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:877$3153_Y
    3: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9265_CMP
    4: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10015_CMP
    5: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10016_CMP
    6: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10018_CMP
    7: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10020_CMP
    8: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10021_CMP

  State encoding:
    0: 12'-----------1  <RESET STATE>
    1: 12'----------1-
    2: 12'---------1--
    3: 12'--------1---
    4: 12'-------1----
    5: 12'------1-----
    6: 12'-----1------
    7: 12'----1-------
    8: 12'---1--------
    9: 12'--1---------
   10: 12'-1----------
   11: 12'1-----------

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 44'-1----------------------------------01001-0-   ->     0 9'000000000
      1:     0 44'-1---1-----------------------------001001-1-   ->     0 9'000000000
      2:     0 44'-1-000-----00000--------------------01001-1-   ->     0 9'000000000
      3:     0 44'-1-------------1--------------------01001-1-   ->     0 9'000000000
      4:     0 44'-1------------1---------------------01001-1-   ->     0 9'000000000
      5:     0 44'-1-----------1----------------------01001-1-   ->     0 9'000000000
      6:     0 44'-1----------1-----------------------01001-1-   ->     0 9'000000000
      7:     0 44'-1--1-------------------------------01001-1-   ->     0 9'000000000
      8:     0 44'-1-1--------------------------------01001-1-   ->     0 9'000000000
      9:     0 44'-1--------------------------------------0---   ->     0 9'000000000
     10:     0 44'11----------------------------------0-001---   ->     0 9'000000000
     11:     0 44'-1----------------------------------1-001---   ->     0 9'000000000
     12:     0 44'-1------------------------------------101---   ->     0 9'000000000
     13:     0 44'-1-------------------------------------11---   ->     0 9'000000000
     14:     0 44'-0------------------------------------------   ->     0 9'000000000
     15:     0 44'-1---------1------------1-----1-----0100101-   ->     1 9'000000000
     16:     0 44'-1---------1-----------1----------0-0100101-   ->     3 9'000000000
     17:     0 44'-1-----1---1---------------------0--0100101-   ->     3 9'000000000
     18:     0 44'-1----1----1--------------------0---0100101-   ->     3 9'000000000
     19:     0 44'-1------1--1-------------------0----0100101-   ->     3 9'000000000
     20:     0 44'-1---------1------------1-----0-----0100101-   ->     3 9'000000000
     21:     0 44'-1-------1-1-----------------0------0100101-   ->     3 9'000000000
     22:     0 44'-1--------11----------------0-------0100101-   ->     3 9'000000000
     23:     0 44'-1----000001-----------00-----------0100101-   ->     3 9'000000000
     24:     0 44'-1---------1---------------0--------0100111-   ->     3 9'000000000
     25:     0 44'-1---1-----------------------------101001-1-   ->     3 9'000000000
     26:     0 44'-1----1----1--------------------1---0100101-   ->     4 9'000000000
     27:     0 44'-1--------11----------------1-------0100101-   ->     5 9'000000000
     28:     0 44'-1---------1-----------1----------1-0100101-   ->     6 9'000000000
     29:     0 44'-1-------1-1-----------------1------0100101-   ->     7 9'000000000
     30:     0 44'-1-----1---1---------------------1--0100101-   ->     9 9'000000000
     31:     0 44'-1---------1---------------1--------0100111-   ->    10 9'000000000
     32:     0 44'-1------1--1-------------------1----0100101-   ->    11 9'000000000
     33:     1 44'-1---1-----------------------------001001-1-   ->     0 9'000000000
     34:     1 44'-1----------------------------------01001-0-   ->     1 9'000000000
     35:     1 44'-1-------------1---------0----------01001-1-   ->     1 9'000000000
     36:     1 44'-1-----------1-----------0----------01001-1-   ->     1 9'000000000
     37:     1 44'-1----------1------------0----------01001-1-   ->     1 9'000000000
     38:     1 44'-1--1--------------------0----------01001-1-   ->     1 9'000000000
     39:     1 44'-1------------1---1-----------------01001-1-   ->     1 9'000000000
     40:     1 44'-1-1------------0-------------------01001-1-   ->     1 9'000000000
     41:     1 44'-1-000-----00000--------------------01001-1-   ->     1 9'000000000
     42:     1 44'-1--------------------------------------0---   ->     1 9'000000000
     43:     1 44'11----------------------------------0-001---   ->     1 9'000000000
     44:     1 44'-1----------------------------------1-001---   ->     1 9'000000000
     45:     1 44'-1------------------------------------101---   ->     1 9'000000000
     46:     1 44'-1-------------------------------------11---   ->     1 9'000000000
     47:     1 44'-0------------------------------------------   ->     1 9'000000000
     48:     1 44'-1---1-----------------------------101001-1-   ->     3 9'000000000
     49:     1 44'-1-------------1---------1----------01001-1-   ->     3 9'000000000
     50:     1 44'-1-----------1-----------1----------01001-1-   ->     3 9'000000000
     51:     1 44'-1----------1------------1----------01001-1-   ->     3 9'000000000
     52:     1 44'-1--1--------------------1----------01001-1-   ->     3 9'000000000
     53:     1 44'-1------------1---0-----------------01001-1-   ->     3 9'000000000
     54:     1 44'-1-1------------1-------------------01001-1-   ->     3 9'000000000
     55:     1 44'-1---------1------------------------01001-1-   ->     3 9'000000000
     56:     2 44'-1---1-----------------------------001001-1-   ->     0 9'000000010
     57:     2 44'-1----------------------------------01001-0-   ->     2 9'000000010
     58:     2 44'-1-------------1---------0----------01001-1-   ->     2 9'000000010
     59:     2 44'-1------------1----------0----------01001-1-   ->     2 9'000000010
     60:     2 44'-1-000-----00000--------------------01001-1-   ->     2 9'000000010
     61:     2 44'-1-----------1----------------------01001-1-   ->     2 9'000000010
     62:     2 44'-1----------1-----------------------01001-1-   ->     2 9'000000010
     63:     2 44'-1--1-------------------------------01001-1-   ->     2 9'000000010
     64:     2 44'-1-1--------------------------------01001-1-   ->     2 9'000000010
     65:     2 44'-1--------------------------------------0---   ->     2 9'000000010
     66:     2 44'11----------------------------------0-001---   ->     2 9'000000010
     67:     2 44'-1----------------------------------1-001---   ->     2 9'000000010
     68:     2 44'-1------------------------------------101---   ->     2 9'000000010
     69:     2 44'-1-------------------------------------11---   ->     2 9'000000010
     70:     2 44'-0------------------------------------------   ->     2 9'000000010
     71:     2 44'-1---1-----------------------------101001-1-   ->     3 9'000000010
     72:     2 44'-1-------------1---------1----------01001-1-   ->     3 9'000000010
     73:     2 44'-1------------1----------1----------01001-1-   ->     3 9'000000010
     74:     2 44'-1---------1------------------------01001-1-   ->     3 9'000000010
     75:     3 44'-1---1-----------------------------001001-1-   ->     0 9'000000001
     76:     3 44'-1----------------------------------01001-0-   ->     3 9'000000001
     77:     3 44'-1---1-----------------------------101001-1-   ->     3 9'000000001
     78:     3 44'-1-000-----00000--------------------01001-1-   ->     3 9'000000001
     79:     3 44'-1-------------1--------------------01001-1-   ->     3 9'000000001
     80:     3 44'-1------------1---------------------01001-1-   ->     3 9'000000001
     81:     3 44'-1-----------1----------------------01001-1-   ->     3 9'000000001
     82:     3 44'-1----------1-----------------------01001-1-   ->     3 9'000000001
     83:     3 44'-1---------1------------------------01001-1-   ->     3 9'000000001
     84:     3 44'-1--1-------------------------------01001-1-   ->     3 9'000000001
     85:     3 44'-1-1--------------------------------01001-1-   ->     3 9'000000001
     86:     3 44'-1--------------------------------------0---   ->     3 9'000000001
     87:     3 44'11----------------------------------0-001---   ->     3 9'000000001
     88:     3 44'-1----------------------------------1-001---   ->     3 9'000000001
     89:     3 44'-1------------------------------------101---   ->     3 9'000000001
     90:     3 44'-1-------------------------------------11---   ->     3 9'000000001
     91:     3 44'-0------------------------------------------   ->     3 9'000000001
     92:     4 44'-1---1-----------------------------001001-1-   ->     0 9'010000000
     93:     4 44'-1---1-----------------------------101001-1-   ->     3 9'010000000
     94:     4 44'-1-------------1---------1----------01001-1-   ->     3 9'010000000
     95:     4 44'-1------------1----------1----------01001-1-   ->     3 9'010000000
     96:     4 44'-1-----------1-----------1----------01001-1-   ->     3 9'010000000
     97:     4 44'-1----------1------------1----------01001-1-   ->     3 9'010000000
     98:     4 44'-1--1--------------------1----------01001-1-   ->     3 9'010000000
     99:     4 44'-1-1-------------1------------------01001-1-   ->     3 9'010000000
    100:     4 44'-1---------1------------------------01001-1-   ->     3 9'010000000
    101:     4 44'-1----------------------------------01001-0-   ->     4 9'010000000
    102:     4 44'-1-------------1---------0----------01001-1-   ->     4 9'010000000
    103:     4 44'-1------------1----------0----------01001-1-   ->     4 9'010000000
    104:     4 44'-1-----------1-----------0----------01001-1-   ->     4 9'010000000
    105:     4 44'-1----------1------------0----------01001-1-   ->     4 9'010000000
    106:     4 44'-1--1--------------------0----------01001-1-   ->     4 9'010000000
    107:     4 44'-1-1-------------0------------------01001-1-   ->     4 9'010000000
    108:     4 44'-1-000-----00000--------------------01001-1-   ->     4 9'010000000
    109:     4 44'-1--------------------------------------0---   ->     4 9'010000000
    110:     4 44'11----------------------------------0-001---   ->     4 9'010000000
    111:     4 44'-1----------------------------------1-001---   ->     4 9'010000000
    112:     4 44'-1------------------------------------101---   ->     4 9'010000000
    113:     4 44'-1-------------------------------------11---   ->     4 9'010000000
    114:     4 44'-0------------------------------------------   ->     4 9'010000000
    115:     5 44'-1---1-----------------------------001001-1-   ->     0 9'000010000
    116:     5 44'-1-1---------------------1----------01001-10   ->     3 9'000010000
    117:     5 44'-1---1-----------------------------101001-1-   ->     3 9'000010000
    118:     5 44'-1-------------1---------1----------01001-1-   ->     3 9'000010000
    119:     5 44'-1------------1----------1----------01001-1-   ->     3 9'000010000
    120:     5 44'-1-----------1-----------1----------01001-1-   ->     3 9'000010000
    121:     5 44'-1--1--------------------1----------01001-1-   ->     3 9'000010000
    122:     5 44'-1----------1----------00-----------01001-1-   ->     3 9'000010000
    123:     5 44'-1---------1------------------------01001-1-   ->     3 9'000010000
    124:     5 44'-1-1---------------------0----------01001-10   ->     5 9'000010000
    125:     5 44'-1----------------------------------01001-0-   ->     5 9'000010000
    126:     5 44'-1-------------1---------0----------01001-1-   ->     5 9'000010000
    127:     5 44'-1------------1----------0----------01001-1-   ->     5 9'000010000
    128:     5 44'-1-----------1-----------0----------01001-1-   ->     5 9'000010000
    129:     5 44'-1--1--------------------0----------01001-1-   ->     5 9'000010000
    130:     5 44'-1----------1-----------1-----------01001-1-   ->     5 9'000010000
    131:     5 44'-1----------1----------1------------01001-1-   ->     5 9'000010000
    132:     5 44'-1-000-----00000--------------------01001-1-   ->     5 9'000010000
    133:     5 44'-1--------------------------------------0---   ->     5 9'000010000
    134:     5 44'11----------------------------------0-001---   ->     5 9'000010000
    135:     5 44'-1----------------------------------1-001---   ->     5 9'000010000
    136:     5 44'-1------------------------------------101---   ->     5 9'000010000
    137:     5 44'-1-------------------------------------11---   ->     5 9'000010000
    138:     5 44'-0------------------------------------------   ->     5 9'000010000
    139:     6 44'-1---1-----------------------------001001-1-   ->     0 9'100000000
    140:     6 44'-1-1---------------------1----------01001-10   ->     3 9'100000000
    141:     6 44'-1---1-----------------------------101001-1-   ->     3 9'100000000
    142:     6 44'-1----------1-------------0---------01001-1-   ->     3 9'100000000
    143:     6 44'-1-------------1---------1----------01001-1-   ->     3 9'100000000
    144:     6 44'-1-----------1-----------1----------01001-1-   ->     3 9'100000000
    145:     6 44'-1--1--------------------1----------01001-1-   ->     3 9'100000000
    146:     6 44'-1------------1-----0---------------01001-1-   ->     3 9'100000000
    147:     6 44'-1---------1------------------------01001-1-   ->     3 9'100000000
    148:     6 44'-1-1---------------------0----------01001-10   ->     6 9'100000000
    149:     6 44'-1----------------------------------01001-0-   ->     6 9'100000000
    150:     6 44'-1----------1-------------1---------01001-1-   ->     6 9'100000000
    151:     6 44'-1-------------1---------0----------01001-1-   ->     6 9'100000000
    152:     6 44'-1-----------1-----------0----------01001-1-   ->     6 9'100000000
    153:     6 44'-1--1--------------------0----------01001-1-   ->     6 9'100000000
    154:     6 44'-1------------1-----1---------------01001-1-   ->     6 9'100000000
    155:     6 44'-1-000-----00000--------------------01001-1-   ->     6 9'100000000
    156:     6 44'-1--------------------------------------0---   ->     6 9'100000000
    157:     6 44'11----------------------------------0-001---   ->     6 9'100000000
    158:     6 44'-1----------------------------------1-001---   ->     6 9'100000000
    159:     6 44'-1------------------------------------101---   ->     6 9'100000000
    160:     6 44'-1-------------------------------------11---   ->     6 9'100000000
    161:     6 44'-0------------------------------------------   ->     6 9'100000000
    162:     7 44'-1---1-----------------------------001001-1-   ->     0 9'000100000
    163:     7 44'-1-1---------------------1----------01001-10   ->     3 9'000100000
    164:     7 44'-1---1-----------------------------101001-1-   ->     3 9'000100000
    165:     7 44'-1-------------1---------1----------01001-1-   ->     3 9'000100000
    166:     7 44'-1------------1----------1----------01001-1-   ->     3 9'000100000
    167:     7 44'-1-----------1-----------1----------01001-1-   ->     3 9'000100000
    168:     7 44'-1--1--------------------1----------01001-1-   ->     3 9'000100000
    169:     7 44'-11---------1-----------------------01001-1-   ->     3 9'000100000
    170:     7 44'-1---------1------------------------01001-1-   ->     3 9'000100000
    171:     7 44'-1-1---------------------0----------01001-10   ->     7 9'000100000
    172:     7 44'-1----------------------------------01001-0-   ->     7 9'000100000
    173:     7 44'-1-------------1---------0----------01001-1-   ->     7 9'000100000
    174:     7 44'-1------------1----------0----------01001-1-   ->     7 9'000100000
    175:     7 44'-1-----------1-----------0----------01001-1-   ->     7 9'000100000
    176:     7 44'-1--1--------------------0----------01001-1-   ->     7 9'000100000
    177:     7 44'-1-000-----00000--------------------01001-1-   ->     7 9'000100000
    178:     7 44'-10---------1-----------------------01001-1-   ->     7 9'000100000
    179:     7 44'-1--------------------------------------0---   ->     7 9'000100000
    180:     7 44'11----------------------------------0-001---   ->     7 9'000100000
    181:     7 44'-1----------------------------------1-001---   ->     7 9'000100000
    182:     7 44'-1------------------------------------101---   ->     7 9'000100000
    183:     7 44'-1-------------------------------------11---   ->     7 9'000100000
    184:     7 44'-0------------------------------------------   ->     7 9'000100000
    185:     8 44'-1---1-----------------------------001001-1-   ->     0 9'000000100
    186:     8 44'-1---1-----------------------------101001-1-   ->     3 9'000000100
    187:     8 44'-1-------------1---------1----------01001-1-   ->     3 9'000000100
    188:     8 44'-1------------1----------1----------01001-1-   ->     3 9'000000100
    189:     8 44'-1---------1------------------------01001-1-   ->     3 9'000000100
    190:     8 44'-1----------------------------------01001-0-   ->     8 9'000000100
    191:     8 44'-1-------------1---------0----------01001-1-   ->     8 9'000000100
    192:     8 44'-1------------1----------0----------01001-1-   ->     8 9'000000100
    193:     8 44'-1-000-----00000--------------------01001-1-   ->     8 9'000000100
    194:     8 44'-1-----------1----------------------01001-1-   ->     8 9'000000100
    195:     8 44'-1----------1-----------------------01001-1-   ->     8 9'000000100
    196:     8 44'-1--1-------------------------------01001-1-   ->     8 9'000000100
    197:     8 44'-1-1--------------------------------01001-1-   ->     8 9'000000100
    198:     8 44'-1--------------------------------------0---   ->     8 9'000000100
    199:     8 44'11----------------------------------0-001---   ->     8 9'000000100
    200:     8 44'-1----------------------------------1-001---   ->     8 9'000000100
    201:     8 44'-1------------------------------------101---   ->     8 9'000000100
    202:     8 44'-1-------------------------------------11---   ->     8 9'000000100
    203:     8 44'-0------------------------------------------   ->     8 9'000000100
    204:     9 44'-1---1-----------------------------001001-1-   ->     0 9'000000000
    205:     9 44'-1-----------1--------1-------------01001-1-   ->     2 9'000000000
    206:     9 44'-1---1-----------------------------101001-1-   ->     3 9'000000000
    207:     9 44'-1----------1------------1----------01001-1-   ->     3 9'000000000
    208:     9 44'-1-----------1-------00-------------01001-1-   ->     3 9'000000000
    209:     9 44'-1---------1------------------------01001-1-   ->     3 9'000000000
    210:     9 44'-1-----------1-------10-------------01001-1-   ->     8 9'000000000
    211:     9 44'-1----------------------------------01001-0-   ->     9 9'000000000
    212:     9 44'-1----------1------------0----------01001-1-   ->     9 9'000000000
    213:     9 44'-1-000-----00000--------------------01001-1-   ->     9 9'000000000
    214:     9 44'-1-------------1--------------------01001-1-   ->     9 9'000000000
    215:     9 44'-1------------1---------------------01001-1-   ->     9 9'000000000
    216:     9 44'-1--1-------------------------------01001-1-   ->     9 9'000000000
    217:     9 44'-1-1--------------------------------01001-1-   ->     9 9'000000000
    218:     9 44'-1--------------------------------------0---   ->     9 9'000000000
    219:     9 44'11----------------------------------0-001---   ->     9 9'000000000
    220:     9 44'-1----------------------------------1-001---   ->     9 9'000000000
    221:     9 44'-1------------------------------------101---   ->     9 9'000000000
    222:     9 44'-1-------------------------------------11---   ->     9 9'000000000
    223:     9 44'-0------------------------------------------   ->     9 9'000000000
    224:    10 44'-1---1-----------------------------001001-1-   ->     0 9'000000000
    225:    10 44'-1---1-----------------------------101001-1-   ->     3 9'000000000
    226:    10 44'-1---------1------------------------01001-1-   ->     3 9'000000000
    227:    10 44'-1----------------------------------01001-0-   ->    10 9'000000000
    228:    10 44'-1-000-----00000--------------------01001-1-   ->    10 9'000000000
    229:    10 44'-1-------------1--------------------01001-1-   ->    10 9'000000000
    230:    10 44'-1------------1---------------------01001-1-   ->    10 9'000000000
    231:    10 44'-1-----------1----------------------01001-1-   ->    10 9'000000000
    232:    10 44'-1----------1-----------------------01001-1-   ->    10 9'000000000
    233:    10 44'-1--1-------------------------------01001-1-   ->    10 9'000000000
    234:    10 44'-1-1--------------------------------01001-1-   ->    10 9'000000000
    235:    10 44'-1--------------------------------------0---   ->    10 9'000000000
    236:    10 44'11----------------------------------0-001---   ->    10 9'000000000
    237:    10 44'-1----------------------------------1-001---   ->    10 9'000000000
    238:    10 44'-1------------------------------------101---   ->    10 9'000000000
    239:    10 44'-1-------------------------------------11---   ->    10 9'000000000
    240:    10 44'-0------------------------------------------   ->    10 9'000000000
    241:    11 44'-1---1-----------------------------001001-1-   ->     0 9'001000000
    242:    11 44'-1---1-----------------------------101001-1-   ->     3 9'001000000
    243:    11 44'-1-------------1---------1----------01001-1-   ->     3 9'001000000
    244:    11 44'-1-----------1-----------1----------01001-1-   ->     3 9'001000000
    245:    11 44'-1----------1------------1----------01001-1-   ->     3 9'001000000
    246:    11 44'-1--1--------------------1----------01001-1-   ->     3 9'001000000
    247:    11 44'-1------------1----0----------------01001-1-   ->     3 9'001000000
    248:    11 44'-1-1-------------1------------------01001-1-   ->     3 9'001000000
    249:    11 44'-1---------1------------------------01001-1-   ->     3 9'001000000
    250:    11 44'-1----------------------------------01001-0-   ->    11 9'001000000
    251:    11 44'-1-------------1---------0----------01001-1-   ->    11 9'001000000
    252:    11 44'-1-----------1-----------0----------01001-1-   ->    11 9'001000000
    253:    11 44'-1----------1------------0----------01001-1-   ->    11 9'001000000
    254:    11 44'-1--1--------------------0----------01001-1-   ->    11 9'001000000
    255:    11 44'-1------------1----1----------------01001-1-   ->    11 9'001000000
    256:    11 44'-1-1-------------0------------------01001-1-   ->    11 9'001000000
    257:    11 44'-1-000-----00000--------------------01001-1-   ->    11 9'001000000
    258:    11 44'-1--------------------------------------0---   ->    11 9'001000000
    259:    11 44'11----------------------------------0-001---   ->    11 9'001000000
    260:    11 44'-1----------------------------------1-001---   ->    11 9'001000000
    261:    11 44'-1------------------------------------101---   ->    11 9'001000000
    262:    11 44'-1-------------------------------------11---   ->    11 9'001000000
    263:    11 44'-0------------------------------------------   ->    11 9'001000000

-------------------------------------

FSM `$fsm$\u_usb_cdc.u_ctrl_endp.state_q$13678' from module `soc':
-------------------------------------

  Information on FSM $fsm$\u_usb_cdc.u_ctrl_endp.state_q$13678 (\u_usb_cdc.u_ctrl_endp.state_q):

  Number of input signals:   14
  Number of output signals:   8
  Number of state bits:       8

  Input signals:
    0: \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_out_fifo.out_valid_i
    1: \u_usb_cdc.u_ctrl_endp.in_req_i
    2: \u_usb_cdc.u_ctrl_endp.in_dir_q
    3: $flatten\u_usb_cdc.\u_ctrl_endp.$or$../../../usb_cdc/ctrl_endp.v:467$2917_Y
    4: $flatten\u_usb_cdc.\u_ctrl_endp.$and$../../../usb_cdc/ctrl_endp.v:495$2925_Y
    5: $flatten\u_usb_cdc.\u_ctrl_endp.$and$../../../usb_cdc/ctrl_endp.v:498$2927_Y
    6: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:500$2960_Y
    7: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:857$3143_Y
    8: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:858$3144_Y
    9: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:863$3146_Y
   10: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:875$3155_Y
   11: $flatten\u_usb_cdc.\u_ctrl_endp.$and$../../../usb_cdc/ctrl_endp.v:885$3175_Y
   12: \u_usb_cdc.u_sie.in_data_ack_q
   13: \u_usb_cdc.clk_gate

  Output signals:
    0: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:447$2913_Y
    1: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:501$2929_Y
    2: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:502$2930_Y
    3: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:503$2934_Y
    4: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:504$2938_Y
    5: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:505$2942_Y
    6: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:507$2950_Y
    7: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11673_CMP [0]

  State encoding:
    0: 8'-------1  <RESET STATE>
    1: 8'------1-
    2: 8'-----1--
    3: 8'----1---
    4: 8'---1----
    5: 8'--1-----
    6: 8'-1------
    7: 8'1-------

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 14'1---------0---   ->     0 8'10000000
      1:     0 14'1------0001---   ->     0 8'10000000
      2:     0 14'1--------11---   ->     0 8'10000000
      3:     0 14'0-------------   ->     0 8'10000000
      4:     0 14'1-------101---   ->     2 8'10000000
      5:     0 14'1------1001---   ->     4 8'10000000
      6:     1 14'1--------11---   ->     0 8'00000100
      7:     1 14'1------0001-0-   ->     1 8'00000100
      8:     1 14'1---------0---   ->     1 8'00000100
      9:     1 14'0-------------   ->     1 8'00000100
     10:     1 14'1-------101---   ->     2 8'00000100
     11:     1 14'1------0001-1-   ->     3 8'00000100
     12:     1 14'1------1001---   ->     4 8'00000100
     13:     2 14'1--------11---   ->     0 8'00000010
     14:     2 14'1---00100010-0   ->     1 8'00000010
     15:     2 14'1------0001--1   ->     2 8'00000010
     16:     2 14'1---------0---   ->     2 8'00000010
     17:     2 14'1-------101---   ->     2 8'00000010
     18:     2 14'0-------------   ->     2 8'00000010
     19:     2 14'1-----00001--0   ->     4 8'00000010
     20:     2 14'1----110001--0   ->     4 8'00000010
     21:     2 14'1------1001---   ->     4 8'00000010
     22:     2 14'1---10100010-0   ->     5 8'00000010
     23:     2 14'1----0100011-0   ->     6 8'00000010
     24:     3 14'1------0001---   ->     0 8'00010000
     25:     3 14'1--------11---   ->     0 8'00010000
     26:     3 14'1-------101---   ->     2 8'00010000
     27:     3 14'1---------0---   ->     3 8'00010000
     28:     3 14'0-------------   ->     3 8'00010000
     29:     3 14'1------1001---   ->     4 8'00010000
     30:     4 14'1-------101---   ->     2 8'00000001
     31:     4 14'1---------0---   ->     4 8'00000001
     32:     4 14'1-------001---   ->     4 8'00000001
     33:     4 14'1--------11---   ->     4 8'00000001
     34:     4 14'0-------------   ->     4 8'00000001
     35:     5 14'1--------11---   ->     0 8'00001000
     36:     5 14'1-------101---   ->     2 8'00001000
     37:     5 14'1------0001---   ->     3 8'00001000
     38:     5 14'1------1001---   ->     4 8'00001000
     39:     5 14'1---------0---   ->     5 8'00001000
     40:     5 14'0-------------   ->     5 8'00001000
     41:     6 14'1--------11---   ->     0 8'01000000
     42:     6 14'1-------101---   ->     2 8'01000000
     43:     6 14'10-1---0001-0-   ->     4 8'01000000
     44:     6 14'1------1001---   ->     4 8'01000000
     45:     6 14'10-1---0001-1-   ->     6 8'01000000
     46:     6 14'1---------0---   ->     6 8'01000000
     47:     6 14'1--0---0001---   ->     6 8'01000000
     48:     6 14'0-------------   ->     6 8'01000000
     49:     6 14'11-1---0001---   ->     7 8'01000000
     50:     7 14'1-1----0001---   ->     0 8'00100000
     51:     7 14'1--------11---   ->     0 8'00100000
     52:     7 14'1-------101---   ->     2 8'00100000
     53:     7 14'1------1001---   ->     4 8'00100000
     54:     7 14'1---------0---   ->     7 8'00100000
     55:     7 14'1-0----0001---   ->     7 8'00100000
     56:     7 14'0-------------   ->     7 8'00100000

-------------------------------------

FSM `$fsm$\u_usb_cdc.u_sie.phy_state_q$13689' from module `soc':
-------------------------------------

  Information on FSM $fsm$\u_usb_cdc.u_sie.phy_state_q$13689 (\u_usb_cdc.u_sie.phy_state_q):

  Number of input signals:   20
  Number of output signals:  10
  Number of state bits:      12

  Input signals:
    0: \u_usb_cdc.u_sie.in_valid_i
    1: $flatten\u_usb_cdc.\u_sie.$or$../../../usb_cdc/sie.v:322$2258_Y
    2: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:433$2484_Y
    3: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:447$2503_Y
    4: $flatten\u_usb_cdc.\u_sie.$logic_and$../../../usb_cdc/sie.v:445$2504_Y
    5: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:460$2513_Y
    6: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:495$2587_Y
    7: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:496$2588_Y
    8: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:501$2589_Y
    9: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:502$2590_Y
   10: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:530$2668_Y
   11: $flatten\u_usb_cdc.\u_sie.$logic_or$../../../usb_cdc/sie.v:576$2763_Y
   12: $flatten\u_usb_cdc.\u_sie.$logic_or$../../../usb_cdc/sie.v:592$2770_Y
   13: $flatten\u_usb_cdc.\u_sie.$logic_or$../../../usb_cdc/sie.v:605$2797_Y
   14: $flatten\u_usb_cdc.\u_sie.$procmux$6746_CMP
   15: $flatten\u_usb_cdc.\u_sie.$procmux$6747_CMP
   16: \u_usb_cdc.u_sie.u_phy_rx.rx_err_qq
   17: \u_usb_cdc.u_sie.u_phy_rx.rx_valid_qq
   18: \u_usb_cdc.sie2i_stall
   19: \u_usb_cdc.clk_gate

  Output signals:
    0: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:323$2260_Y
    1: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:323$2261_Y
    2: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:324$2263_Y
    3: $flatten\u_usb_cdc.\u_sie.$procmux$3753_CMP
    4: $flatten\u_usb_cdc.\u_sie.$procmux$3948_CMP
    5: $flatten\u_usb_cdc.\u_sie.$procmux$4344_CMP
    6: $flatten\u_usb_cdc.\u_sie.$procmux$4345_CMP
    7: $flatten\u_usb_cdc.\u_sie.$procmux$5354_CMP
    8: $flatten\u_usb_cdc.\u_sie.$procmux$7409_CMP
    9: $flatten\u_usb_cdc.\u_sie.$procmux$7906_CMP

  State encoding:
    0: 12'-----------1  <RESET STATE>
    1: 12'----------1-
    2: 12'---------1--
    3: 12'--------1---
    4: 12'-------1----
    5: 12'------1-----
    6: 12'-----1------
    7: 12'----1-------
    8: 12'---1--------
    9: 12'--1---------
   10: 12'-1----------
   11: 12'1-----------

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 20'1-----------------0-   ->     0 10'0000000000
      1:     0 20'1-00--------------1-   ->     0 10'0000000000
      2:     0 20'1--1--------------1-   ->     0 10'0000000000
      3:     0 20'0-------------------   ->     0 10'0000000000
      4:     0 20'1-10--------------1-   ->     6 10'0000000000
      5:     1 20'1--0----------0---1-   ->     0 10'0000010000
      6:     1 20'10-0----1-----1---1-   ->     0 10'0000010000
      7:     1 20'11-0----------1---1-   ->     0 10'0000010000
      8:     1 20'1--1--------------1-   ->     0 10'0000010000
      9:     1 20'1-----------------0-   ->     1 10'0000010000
     10:     1 20'0-------------------   ->     1 10'0000010000
     11:     1 20'10-0---10-----1---1-   ->     4 10'0000010000
     12:     1 20'10-0---00-----1---1-   ->     7 10'0000010000
     13:     2 20'1-00--------------1-   ->     0 10'0000100000
     14:     2 20'1--1--------------1-   ->     0 10'0000100000
     15:     2 20'1-----------------0-   ->     2 10'0000100000
     16:     2 20'0-------------------   ->     2 10'0000100000
     17:     2 20'1-10--------------1-   ->     8 10'0000100000
     18:     3 20'1-00--------------1-   ->     0 10'0001000000
     19:     3 20'1--1--------------1-   ->     0 10'0001000000
     20:     3 20'1-----------------0-   ->     3 10'0001000000
     21:     3 20'0-------------------   ->     3 10'0001000000
     22:     3 20'1-10--------------1-   ->     9 10'0001000000
     23:     4 20'1--1--------------1-   ->     0 10'0100000000
     24:     4 20'1-----------------0-   ->     4 10'0100000000
     25:     4 20'0-------------------   ->     4 10'0100000000
     26:     4 20'1--0--------------1-   ->    10 10'0100000000
     27:     5 20'1-00--------------1-   ->     0 10'0000000000
     28:     5 20'1--1--------------1-   ->     0 10'0000000000
     29:     5 20'1-----------------0-   ->     5 10'0000000000
     30:     5 20'1-10--------------1-   ->     5 10'0000000000
     31:     5 20'0-------------------   ->     5 10'0000000000
     32:     6 20'1-00-------------01-   ->     0 10'0000000001
     33:     6 20'1-0000-----------11-   ->     0 10'0000000001
     34:     6 20'1-00-1-----------11-   ->     0 10'0000000001
     35:     6 20'1-001------------11-   ->     0 10'0000000001
     36:     6 20'1--1--------------1-   ->     0 10'0000000001
     37:     6 20'1-10-1---------1-11-   ->     2 10'0000000001
     38:     6 20'1-101------------11-   ->     3 10'0000000001
     39:     6 20'1-10-------------01-   ->     5 10'0000000001
     40:     6 20'1-10-1---------0-11-   ->     5 10'0000000001
     41:     6 20'1-1000-----------11-   ->     5 10'0000000001
     42:     6 20'1-----------------0-   ->     6 10'0000000001
     43:     6 20'0-------------------   ->     6 10'0000000001
     44:     7 20'1--1--------------1-   ->     0 10'0000001000
     45:     7 20'1--0--0-----------10   ->     4 10'0000001000
     46:     7 20'1--0--1-----------1-   ->     4 10'0000001000
     47:     7 20'1--0--0-----------11   ->     7 10'0000001000
     48:     7 20'1-----------------0-   ->     7 10'0000001000
     49:     7 20'0-------------------   ->     7 10'0000001000
     50:     8 20'1-00-----1------0-1-   ->     0 10'0000000100
     51:     8 20'1-00-----0--------1-   ->     0 10'0000000100
     52:     8 20'1--1--------------1-   ->     0 10'0000000100
     53:     8 20'1-----------------0-   ->     8 10'0000000100
     54:     8 20'1-10--------------1-   ->     8 10'0000000100
     55:     8 20'0-------------------   ->     8 10'0000000100
     56:     8 20'1-00-----1------1-1-   ->    11 10'0000000100
     57:     9 20'1-00---------0----1-   ->     0 10'0000000010
     58:     9 20'1-00-------001----1-   ->     0 10'0000000010
     59:     9 20'1-00------0101----1-   ->     0 10'0000000010
     60:     9 20'1-00--------11----1-   ->     0 10'0000000010
     61:     9 20'1--1--------------1-   ->     0 10'0000000010
     62:     9 20'1-00------1101----1-   ->     1 10'0000000010
     63:     9 20'1-10--------------1-   ->     5 10'0000000010
     64:     9 20'1-----------------0-   ->     9 10'0000000010
     65:     9 20'0-------------------   ->     9 10'0000000010
     66:    10 20'1-----------------1-   ->     0 10'0010000000
     67:    10 20'1-----------------0-   ->    10 10'0010000000
     68:    10 20'0-------------------   ->    10 10'0010000000
     69:    11 20'1-----------------1-   ->     0 10'1000000000
     70:    11 20'1-----------------0-   ->    11 10'1000000000
     71:    11 20'0-------------------   ->    11 10'1000000000

-------------------------------------

FSM `$fsm$\u_usb_cdc.u_sie.u_phy_rx.rx_state_q$13703' from module `soc':
-------------------------------------

  Information on FSM $fsm$\u_usb_cdc.u_sie.u_phy_rx.rx_state_q$13703 (\u_usb_cdc.u_sie.u_phy_rx.rx_state_q):

  Number of input signals:   13
  Number of output signals:   4
  Number of state bits:       5

  Input signals:
    0: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:341$1757_Y
    1: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:318$1752_Y
    2: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_and$../../../usb_cdc/phy_rx.v:309$1750_Y
    3: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:307$1747_Y
    4: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_and$../../../usb_cdc/phy_rx.v:290$1743_Y
    5: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:289$1740_Y
    6: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_or$../../../usb_cdc/phy_rx.v:286$1739_Y
    7: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:286$1737_Y
    8: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_and$../../../usb_cdc/phy_rx.v:281$1736_Y
    9: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:141$1711_Y
   10: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:141$1710_Y
   11: \u_usb_cdc.u_sie.u_phy_rx.rx_en_q
   12: \u_usb_cdc.u_sie.u_phy_rx.sample_clk

  Output signals:
    0: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12829_CMP
    1: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12711_CMP
    2: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12077_CMP
    3: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12044_CMP

  State encoding:
    0:    5'----1  <RESET STATE>
    1:    5'---1-
    2:    5'--1--
    3:    5'-1---
    4:    5'1----

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 13'11--0--------   ->     0 4'0000
      1:     0 13'10-----------   ->     0 4'0000
      2:     0 13'0------------   ->     0 4'0000
      3:     0 13'11--1--------   ->     3 4'0000
      4:     1 13'1------------   ->     0 4'0001
      5:     1 13'0------------   ->     1 4'0001
      6:     2 13'10-----------   ->     0 4'0100
      7:     2 13'1100-0-1---1-   ->     1 4'0100
      8:     2 13'11-1-0---00--   ->     1 4'0100
      9:     2 13'1110-0-------   ->     1 4'0100
     10:     2 13'11---1-------   ->     1 4'0100
     11:     2 13'1100-0-----0-   ->     2 4'0100
     12:     2 13'1100-0-0---1-   ->     2 4'0100
     13:     2 13'11-1-0---01--   ->     2 4'0100
     14:     2 13'0------------   ->     2 4'0100
     15:     2 13'11-1-0---1---   ->     4 4'0100
     16:     3 13'11----010----   ->     0 4'0010
     17:     3 13'11----1------   ->     0 4'0010
     18:     3 13'10-----------   ->     0 4'0010
     19:     3 13'11----011----   ->     2 4'0010
     20:     3 13'11----00-----   ->     3 4'0010
     21:     3 13'0------------   ->     3 4'0010
     22:     4 13'11----------1   ->     0 4'1000
     23:     4 13'10-----------   ->     0 4'1000
     24:     4 13'11----------0   ->     1 4'1000
     25:     4 13'0------------   ->     4 4'1000

-------------------------------------

FSM `$fsm$\u_usb_cdc.u_sie.u_phy_rx.state_q$13710' from module `soc':
-------------------------------------

  Information on FSM $fsm$\u_usb_cdc.u_sie.u_phy_rx.state_q$13710 (\u_usb_cdc.u_sie.u_phy_rx.state_q):

  Number of input signals:    3
  Number of output signals:   4
  Number of state bits:       4

  Input signals:
    0: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:209$1725_Y
    1: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:203$1723_Y
    2: \u_usb_cdc.clk_gate

  Output signals:
    0: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12974_CMP
    1: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12962_CMP
    2: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12918_CMP
    3: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:180$1716_Y

  State encoding:
    0:     4'---1  <RESET STATE>
    1:     4'--1-
    2:     4'-1--
    3:     4'1---

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 3'0--   ->     0 4'0000
      1:     0 3'1--   ->     2 4'0000
      2:     1 3'1-0   ->     1 4'0010
      3:     1 3'0--   ->     1 4'0010
      4:     1 3'1-1   ->     3 4'0010
      5:     2 3'11-   ->     1 4'0001
      6:     2 3'10-   ->     2 4'0001
      7:     2 3'0--   ->     2 4'0001
      8:     3 3'---   ->     3 4'1000

-------------------------------------

FSM `$fsm$\u_usb_cdc.u_sie.u_phy_tx.tx_state_q$13717' from module `soc':
-------------------------------------

  Information on FSM $fsm$\u_usb_cdc.u_sie.u_phy_tx.tx_state_q$13717 (\u_usb_cdc.u_sie.u_phy_tx.tx_state_q):

  Number of input signals:    4
  Number of output signals:   4
  Number of state bits:       4

  Input signals:
    0: \u_usb_cdc.u_sie.tx_valid
    1: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:112$23_Y
    2: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:88$15_Y
    3: \u_usb_cdc.clk_gate

  Output signals:
    0: $flatten\u_usb_cdc.\u_sie.$not$../../../usb_cdc/sie.v:644$2848_Y
    1: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13185_CMP
    2: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13100_CMP
    3: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:57$3_Y

  State encoding:
    0:     4'---1  <RESET STATE>
    1:     4'--1-
    2:     4'-1--
    3:     4'1---

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 4'10-0   ->     0 4'0001
      1:     0 4'11--   ->     0 4'0001
      2:     0 4'0---   ->     0 4'0001
      3:     0 4'10-1   ->     2 4'0001
      4:     1 4'1011   ->     1 4'0100
      5:     1 4'100-   ->     1 4'0100
      6:     1 4'11--   ->     1 4'0100
      7:     1 4'0---   ->     1 4'0100
      8:     1 4'1010   ->     3 4'0100
      9:     2 4'1010   ->     0 4'0010
     10:     2 4'1011   ->     1 4'0010
     11:     2 4'100-   ->     2 4'0010
     12:     2 4'11--   ->     2 4'0010
     13:     2 4'0---   ->     2 4'0010
     14:     3 4'101-   ->     0 4'1000
     15:     3 4'100-   ->     3 4'1000
     16:     3 4'11--   ->     3 4'1000
     17:     3 4'0---   ->     3 4'1000

-------------------------------------

13.11.8. Executing FSM_MAP pass (mapping FSMs to basic logic).
Mapping FSM `$fsm$\u_app.u_fifo_if.addr_q$13659' from module `\soc'.
Mapping FSM `$fsm$\u_usb_cdc.u_ctrl_endp.req_q$13664' from module `\soc'.
Mapping FSM `$fsm$\u_usb_cdc.u_ctrl_endp.state_q$13678' from module `\soc'.
Mapping FSM `$fsm$\u_usb_cdc.u_sie.phy_state_q$13689' from module `\soc'.
Mapping FSM `$fsm$\u_usb_cdc.u_sie.u_phy_rx.rx_state_q$13703' from module `\soc'.
Mapping FSM `$fsm$\u_usb_cdc.u_sie.u_phy_rx.state_q$13710' from module `\soc'.
Mapping FSM `$fsm$\u_usb_cdc.u_sie.u_phy_tx.tx_state_q$13717' from module `\soc'.

13.12. Executing OPT pass (performing simple optimizations).

13.12.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module soc.
<suppressed ~50 debug messages>

13.12.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\soc'.
<suppressed ~627 debug messages>
Removed a total of 209 cells.

13.12.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \soc..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/3 on $pmux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9264.
    dead port 1/3 on $pmux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12989.
Removed 2 multiplexer ports.
<suppressed ~229 debug messages>

13.12.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \soc.
    New input vector for $reduce_or cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9532_ANY: { \u_usb_cdc.u_ctrl_endp.req_q [8] \u_usb_cdc.u_ctrl_endp.req_q [2] }
  Optimizing cells in module \soc.
Performed a total of 1 changes.

13.12.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\soc'.
Removed a total of 0 cells.

13.12.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $procdff$13465 ($adff) from module soc (D = $0\up_cnt[21:0], Q = \up_cnt).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procdff$13578 ($adff) from module soc (D = \u_usb_cdc.u_sie.u_phy_tx.nrzi_d, Q = \u_usb_cdc.u_sie.u_phy_tx.nrzi_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procdff$13577 ($adff) from module soc (D = \u_usb_cdc.u_sie.u_phy_tx.stuffing_cnt_d, Q = \u_usb_cdc.u_sie.u_phy_tx.stuffing_cnt_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procdff$13576 ($adff) from module soc (D = $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$2\data_d[7:0], Q = \u_usb_cdc.u_sie.u_phy_tx.data_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procdff$13575 ($adff) from module soc (D = $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$2\bit_cnt_d[2:0], Q = \u_usb_cdc.u_sie.u_phy_tx.bit_cnt_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$13570 ($adff) from module soc (D = $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$13038_Y, Q = \u_usb_cdc.u_sie.u_phy_rx.se0_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$13569 ($adff) from module soc (D = { \u_usb_cdc.u_sie.u_phy_rx.nrzi \u_usb_cdc.u_sie.u_phy_rx.nrzi_q [3:2] }, Q = \u_usb_cdc.u_sie.u_phy_rx.nrzi_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$13568 ($adff) from module soc (D = $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$13025_Y, Q = \u_usb_cdc.u_sie.u_phy_rx.rx_en_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$13567 ($adff) from module soc (D = \u_usb_cdc.u_sie.u_phy_rx.bus_reset_d, Q = \u_usb_cdc.u_sie.u_phy_rx.bus_reset_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$13566 ($adff) from module soc (D = \u_usb_cdc.u_sie.u_phy_rx.dp_pu_d, Q = \u_usb_cdc.u_sie.u_phy_rx.dp_pu_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$13564 ($adff) from module soc (D = \u_usb_cdc.u_sie.u_phy_rx.cnt_d, Q = \u_usb_cdc.u_sie.u_phy_rx.cnt_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$13563 ($adff) from module soc (D = $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$4\rx_data_d[7:0], Q = \u_usb_cdc.u_sie.u_phy_rx.rx_data_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$13562 ($adff) from module soc (D = \u_usb_cdc.u_sie.u_phy_rx.shift_register_d, Q = \u_usb_cdc.u_sie.u_phy_rx.shift_register_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$13560 ($adff) from module soc (D = \u_usb_cdc.u_sie.u_phy_rx.stuffing_cnt_d, Q = \u_usb_cdc.u_sie.u_phy_rx.stuffing_cnt_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$13559 ($adff) from module soc (D = $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11997_Y, Q = \u_usb_cdc.u_sie.u_phy_rx.rx_eop_qq).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$13557 ($adff) from module soc (D = $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12011_Y, Q = \u_usb_cdc.u_sie.u_phy_rx.rx_err_qq).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$13555 ($adff) from module soc (D = $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12025_Y, Q = \u_usb_cdc.u_sie.u_phy_rx.rx_valid_qq).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$13501 ($adff) from module soc (D = $flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:322$2259_Y, Q = \u_usb_cdc.u_sie.in_data_ack_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$13500 ($adff) from module soc (D = $flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:321$2257_Y, Q = \u_usb_cdc.u_sie.in_req_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$13499 ($adff) from module soc (D = $flatten\u_usb_cdc.\u_sie.$procmux$8555_Y, Q = \u_usb_cdc.u_sie.out_eop_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$13498 ($adff) from module soc (D = $flatten\u_usb_cdc.\u_sie.$procmux$8567_Y, Q = \u_usb_cdc.u_sie.out_err_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$13497 ($adff) from module soc (D = $flatten\u_usb_cdc.\u_sie.$procmux$8575_Y, Q = \u_usb_cdc.u_sie.delay_cnt_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$13493 ($adff) from module soc (D = \u_usb_cdc.u_sie.in_byte_d, Q = \u_usb_cdc.u_sie.in_byte_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$13492 ($adff) from module soc (D = $flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:375$2285_Y, Q = \u_usb_cdc.u_sie.in_zlp_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$13491 ($adff) from module soc (D = { $flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:374$2284_Y [15:2] $flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:374$2284_Y [0] }, Q = { \u_usb_cdc.u_sie.out_toggle_q [15:2] \u_usb_cdc.u_sie.out_toggle_q [0] }).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$13491 ($adff) from module soc (D = $flatten\u_usb_cdc.\u_sie.$procmux$8465_Y, Q = \u_usb_cdc.u_sie.out_toggle_q [1]).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$13490 ($adff) from module soc (D = { $flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:373$2283_Y [15:3] $flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:373$2283_Y [0] }, Q = { \u_usb_cdc.u_sie.in_toggle_q [15:3] \u_usb_cdc.u_sie.in_toggle_q [0] }).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$13490 ($adff) from module soc (D = $flatten\u_usb_cdc.\u_sie.$procmux$8472_Y, Q = \u_usb_cdc.u_sie.in_toggle_q [1]).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$13490 ($adff) from module soc (D = $flatten\u_usb_cdc.\u_sie.$procmux$8458_Y, Q = \u_usb_cdc.u_sie.in_toggle_q [2]).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$13489 ($adff) from module soc (D = $flatten\u_usb_cdc.\u_sie.$2\crc16_d[15:0], Q = \u_usb_cdc.u_sie.crc16_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$13487 ($adff) from module soc (D = { \u_usb_cdc.u_sie.data_q [2:0] \u_usb_cdc.u_sie.data_q [15] }, Q = \u_usb_cdc.u_sie.endp_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$13486 ($adff) from module soc (D = \u_usb_cdc.u_sie.data_q [14:9], Q = \u_usb_cdc.u_sie.addr_q [6:1]).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$13486 ($adff) from module soc (D = $flatten\u_usb_cdc.\u_sie.$3\addr_d[6:0] [0], Q = \u_usb_cdc.u_sie.addr_q [0]).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$13485 ($adff) from module soc (D = $flatten\u_usb_cdc.\u_sie.$2\pid_d[3:0], Q = \u_usb_cdc.u_sie.pid_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$13483 ($adff) from module soc (D = \u_usb_cdc.u_sie.data_d, Q = \u_usb_cdc.u_sie.data_q).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$13552 ($adff) from module soc (D = $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11992_Y, Q = \u_usb_cdc.u_ctrl_endp.dev_state_qq).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$13551 ($adff) from module soc (D = \u_usb_cdc.u_ctrl_endp.in_endp_d, Q = \u_usb_cdc.u_ctrl_endp.in_endp_q).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$13550 ($adff) from module soc (D = \u_usb_cdc.u_ctrl_endp.addr_dd, Q = \u_usb_cdc.u_ctrl_endp.addr_qq).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$13549 ($adff) from module soc (D = \u_usb_cdc.u_ctrl_endp.dev_state_d, Q = \u_usb_cdc.u_ctrl_endp.dev_state_q).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$13548 ($adff) from module soc (D = 8'00000000, Q = \u_usb_cdc.u_ctrl_endp.string_index_q).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$13546 ($adff) from module soc (D = \u_usb_cdc.u_ctrl_endp.rec_d, Q = \u_usb_cdc.u_ctrl_endp.rec_q).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$13545 ($adff) from module soc (D = \u_usb_cdc.u_ctrl_endp.class_d, Q = \u_usb_cdc.u_ctrl_endp.class_q).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$13544 ($adff) from module soc (D = \u_usb_cdc.u_ctrl_endp.in_dir_d, Q = \u_usb_cdc.u_ctrl_endp.in_dir_q).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$13543 ($adff) from module soc (D = \u_usb_cdc.u_ctrl_endp.max_length_d, Q = \u_usb_cdc.u_ctrl_endp.max_length_q).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$13542 ($adff) from module soc (D = $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11942_Y, Q = \u_usb_cdc.u_ctrl_endp.byte_cnt_q).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$13541 ($adff) from module soc (D = \u_usb_cdc.u_ctrl_endp.endp_d, Q = \u_usb_cdc.u_ctrl_endp.endp_q).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$13540 ($adff) from module soc (D = \u_usb_cdc.u_ctrl_endp.addr_d, Q = \u_usb_cdc.u_ctrl_endp.addr_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$procdff$13534 ($adff) from module soc (D = \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_out_fifo.out_nak_d, Q = \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_out_fifo.out_nak_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$procdff$13533 ($adff) from module soc (D = \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_out_fifo.out_last_dd, Q = \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_out_fifo.out_last_qq).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$procdff$13532 ($adff) from module soc (D = $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$3\out_last_d[3:0], Q = \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_out_fifo.out_last_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$procdff$13531 ($adff) from module soc (D = $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$or$../../../usb_cdc/out_fifo.v:0$3256_Y, Q = \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_out_fifo.out_fifo_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$procdff$13529 ($adff) from module soc (D = $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$procmux$8831_Y, Q = \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_out_fifo.genblk1.u_lte12mhz_async_data.app_out_valid_qq).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$procdff$13527 ($adff) from module soc (D = $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$procmux$8877_Y, Q = \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_out_fifo.genblk1.u_lte12mhz_async_data.app_out_data_q [15:8]).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$procdff$13526 ($adff) from module soc (D = $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$procmux$8886_Y, Q = \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_out_fifo.out_first_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$procdff$13524 ($adff) from module soc (D = $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$procmux$8794_Y, Q = \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_in_fifo.in_first_qq).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$procdff$13523 ($adff) from module soc (D = \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_in_fifo.in_first_qq, Q = \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_in_fifo.in_first_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$procdff$13515 ($adff) from module soc (D = $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$reduce_or$../../../usb_cdc/in_fifo.v:190$3337_Y, Q = \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_in_fifo.genblk1.u_lte12mhz_async_data.app_in_ready_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$procdff$13514 ($adff) from module soc (D = \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_in_fifo.genblk1.u_lte12mhz_async_data.app_in_consumed_q, Q = \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_in_fifo.genblk1.u_lte12mhz_async_data.app_in_consumed_qq).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$procdff$13512 ($adff) from module soc (D = $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$procmux$8732_Y, Q = \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_in_fifo.genblk1.u_lte12mhz_async_data.app_in_first_qqq).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$procdff$13510 ($adff) from module soc (D = { $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$procmux$8719_Y $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$procmux$8638_Y }, Q = \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_in_fifo.genblk1.u_lte12mhz_async_data.app_in_valid_qqq).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$procdff$13507 ($adff) from module soc (D = $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$3$lookahead\in_fifo_q$3316[71:0]$3355, Q = \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_in_fifo.in_fifo_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$procdff$13506 ($adff) from module soc (D = $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$procmux$8775_Y, Q = \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_in_fifo.in_last_qq).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$procdff$13505 ($adff) from module soc (D = $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$procmux$8781_Y, Q = \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_in_fifo.in_last_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$procdff$13502 ($adff) from module soc (D = \u_app.u_fifo_if.in_buffer_q, Q = \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_in_fifo.genblk1.u_lte12mhz_async_data.app_in_data_q [15:8]).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$procdff$13502 ($adff) from module soc (D = \u_app.u_fifo_if.in_buffer_q, Q = \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_in_fifo.genblk1.u_lte12mhz_async_data.app_in_data_q [7:0]).
Adding EN signal on $flatten\u_app.\u_fifo_if.$procdff$13477 ($adff) from module soc (D = \u_app.u_fifo_if.data_i, Q = \u_app.u_fifo_if.in_buffer_q).
Adding EN signal on $flatten\u_app.\u_fifo_if.$procdff$13474 ($adff) from module soc (D = $flatten\u_app.\u_fifo_if.$0\out_ready_q[0:0], Q = \u_app.u_fifo_if.out_ready_q).
Adding EN signal on $flatten\u_app.\u_fifo_if.$procdff$13473 ($adff) from module soc (D = \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_out_fifo.genblk1.u_lte12mhz_async_data.app_out_data_q [7:0], Q = \u_app.u_fifo_if.out_buffer_q).
Adding EN signal on $flatten\u_app.$procdff$13469 ($adff) from module soc (D = \u_app.status_d, Q = \u_app.status_q).
Adding EN signal on $flatten\u_app.$procdff$13468 ($adff) from module soc (D = \u_app.data_d, Q = \u_app.data_q).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$15408 ($adffe) from module soc.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$15408 ($adffe) from module soc.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$15408 ($adffe) from module soc.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$15408 ($adffe) from module soc.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$15408 ($adffe) from module soc.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$15408 ($adffe) from module soc.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$15408 ($adffe) from module soc.
Setting constant 0-bit at position 7 on $auto$ff.cc:266:slice$15408 ($adffe) from module soc.

13.12.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \soc..
Removed 206 unused cells and 455 unused wires.
<suppressed ~215 debug messages>

13.12.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module soc.
<suppressed ~24 debug messages>

13.12.9. Rerunning OPT passes. (Maybe there is more to do..)

13.12.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \soc..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~183 debug messages>

13.12.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \soc.
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11706: \u_usb_cdc.u_ctrl_endp.state_q [2]
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11714: \u_usb_cdc.u_ctrl_endp.state_q [3]
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11722: \u_usb_cdc.u_ctrl_endp.state_q [3]
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11730: \u_usb_cdc.u_ctrl_endp.state_q [2]
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11754: \u_usb_cdc.u_ctrl_endp.state_q [2]
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11762: \u_usb_cdc.u_ctrl_endp.state_q [2]
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11770: \u_usb_cdc.u_ctrl_endp.state_q [2]
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11778: \u_usb_cdc.u_ctrl_endp.state_q [2]
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11786: { \u_usb_cdc.u_ctrl_endp.state_q [2] \u_usb_cdc.u_ctrl_endp.state_q [6] $auto$opt_reduce.cc:134:opt_pmux$13608 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11794: \u_usb_cdc.u_ctrl_endp.state_q [2]
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11802: \u_usb_cdc.u_ctrl_endp.state_q [2]
  Optimizing cells in module \soc.
Performed a total of 11 changes.

13.12.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\soc'.
<suppressed ~192 debug messages>
Removed a total of 64 cells.

13.12.13. Executing OPT_DFF pass (perform DFF optimizations).

13.12.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \soc..
Removed 0 unused cells and 68 unused wires.
<suppressed ~1 debug messages>

13.12.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module soc.

13.12.16. Rerunning OPT passes. (Maybe there is more to do..)

13.12.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \soc..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~184 debug messages>

13.12.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \soc.
Performed a total of 0 changes.

13.12.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\soc'.
Removed a total of 0 cells.

13.12.20. Executing OPT_DFF pass (perform DFF optimizations).

13.12.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \soc..

13.12.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module soc.

13.12.23. Finished OPT passes. (There is nothing left to do.)

13.13. Executing WREDUCE pass (reducing word size of cells).
Removed top 31 bits (of 32) from port B of cell soc.$add$../hdl/soc/soc.v:79$1298 ($add).
Removed top 10 bits (of 32) from port Y of cell soc.$add$../hdl/soc/soc.v:79$1298 ($add).
Removed top 31 bits (of 32) from port B of cell soc.$flatten\u_prescaler.$add$../../common/hdl/prescaler.v:18$1240 ($add).
Removed top 28 bits (of 32) from port Y of cell soc.$flatten\u_prescaler.$add$../../common/hdl/prescaler.v:18$1240 ($add).
Removed top 1 bits (of 2) from port B of cell soc.$flatten\u_app.\u_fifo_if.$eq$../../common/hdl/fifo_if.v:63$1248 ($eq).
Removed top 3 bits (of 4) from port B of cell soc.$flatten\u_app.$procmux$3547_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell soc.$flatten\u_app.$procmux$3544_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell soc.$flatten\u_app.$procmux$3543_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell soc.$flatten\u_app.$procmux$3541_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell soc.$flatten\u_app.$procmux$3535_CMP0 ($eq).
Removed top 1 bits (of 4) from mux cell soc.$flatten\u_app.$procmux$3532 ($mux).
Removed top 1 bits (of 4) from port B of cell soc.$flatten\u_app.$procmux$3485_CMP0 ($eq).
Removed top 2 bits (of 4) from mux cell soc.$flatten\u_app.$procmux$3466 ($mux).
Removed top 2 bits (of 8) from port B of cell soc.$flatten\u_app.$eq$../hdl/soc/app.v:134$1292 ($eq).
Removed top 31 bits (of 32) from port B of cell soc.$flatten\u_app.$add$../hdl/soc/app.v:133$1291 ($add).
Removed top 24 bits (of 32) from port Y of cell soc.$flatten\u_app.$add$../hdl/soc/app.v:133$1291 ($add).
Removed top 2 bits (of 8) from port B of cell soc.$flatten\u_app.$le$../hdl/soc/app.v:132$1289 ($le).
Removed top 2 bits (of 8) from port B of cell soc.$flatten\u_app.$ge$../hdl/soc/app.v:132$1288 ($ge).
Removed top 2 bits (of 8) from port B of cell soc.$flatten\u_app.$xor$../hdl/soc/app.v:131$1287 ($xor).
Removed top 1 bits (of 8) from port B of cell soc.$flatten\u_app.$le$../hdl/soc/app.v:130$1284 ($le).
Removed top 1 bits (of 8) from port B of cell soc.$flatten\u_app.$ge$../hdl/soc/app.v:130$1283 ($ge).
Removed top 1 bits (of 8) from port B of cell soc.$flatten\u_app.$le$../hdl/soc/app.v:129$1281 ($le).
Removed top 1 bits (of 8) from port B of cell soc.$flatten\u_app.$ge$../hdl/soc/app.v:129$1280 ($ge).
Removed top 2 bits (of 4) from port B of cell soc.$flatten\u_app.$eq$../hdl/soc/app.v:65$1270 ($eq).
Removed top 1 bits (of 2) from port B of cell soc.$auto$opt_dff.cc:195:make_patterns_logic$15213 ($ne).
Removed top 2 bits (of 3) from port B of cell soc.$auto$opt_dff.cc:195:make_patterns_logic$15236 ($ne).
Removed top 1 bits (of 3) from port B of cell soc.$auto$opt_dff.cc:195:make_patterns_logic$15421 ($ne).
Removed top 1 bits (of 2) from port B of cell soc.$auto$opt_dff.cc:195:make_patterns_logic$15340 ($ne).
Removed top 2 bits (of 3) from port B of cell soc.$auto$opt_dff.cc:195:make_patterns_logic$15342 ($ne).
Removed top 3 bits (of 5) from port B of cell soc.$auto$opt_dff.cc:195:make_patterns_logic$15354 ($ne).
Removed top 1 bits (of 2) from port B of cell soc.$auto$opt_dff.cc:195:make_patterns_logic$15363 ($ne).
Removed top 1 bits (of 3) from port B of cell soc.$auto$opt_dff.cc:195:make_patterns_logic$15365 ($ne).
Removed top 1 bits (of 2) from port B of cell soc.$auto$opt_dff.cc:195:make_patterns_logic$15378 ($ne).
Removed top 1 bits (of 3) from port B of cell soc.$auto$opt_dff.cc:195:make_patterns_logic$15395 ($ne).
Removed top 1 bits (of 4) from port B of cell soc.$auto$opt_dff.cc:195:make_patterns_logic$15397 ($ne).
Removed top 2 bits (of 4) from port B of cell soc.$auto$opt_dff.cc:195:make_patterns_logic$15470 ($ne).
Removed top 3 bits (of 4) from port B of cell soc.$auto$opt_dff.cc:195:make_patterns_logic$15483 ($ne).
Removed top 5 bits (of 6) from port B of cell soc.$auto$opt_dff.cc:195:make_patterns_logic$15485 ($ne).
Removed top 1 bits (of 4) from port B of cell soc.$auto$opt_dff.cc:195:make_patterns_logic$15513 ($ne).
Removed top 1 bits (of 3) from port B of cell soc.$auto$opt_dff.cc:195:make_patterns_logic$15529 ($ne).
Removed top 1 bits (of 2) from port B of cell soc.$auto$opt_dff.cc:195:make_patterns_logic$15543 ($ne).
Removed top 1 bits (of 2) from port B of cell soc.$auto$opt_dff.cc:195:make_patterns_logic$15556 ($ne).
Removed top 1 bits (of 2) from port B of cell soc.$auto$opt_dff.cc:195:make_patterns_logic$15594 ($ne).
Removed top 1 bits (of 2) from port B of cell soc.$auto$opt_dff.cc:195:make_patterns_logic$15596 ($ne).
Removed top 3 bits (of 4) from port B of cell soc.$auto$opt_dff.cc:195:make_patterns_logic$15603 ($ne).
Removed top 3 bits (of 4) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$13732 ($eq).
Removed top 64 bits (of 72) from port Y of cell soc.$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$and$../../../usb_cdc/in_fifo.v:0$3371 ($and).
Removed top 64 bits (of 72) from port Y of cell soc.$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$and$../../../usb_cdc/in_fifo.v:0$3360 ($and).
Removed top 25 bits (of 33) from port A of cell soc.$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$neg$../../../usb_cdc/in_fifo.v:0$3358 ($neg).
Converting cell soc.$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$neg$../../../usb_cdc/in_fifo.v:0$3358 ($neg) from signed to unsigned.
Removed top 1 bits (of 8) from port A of cell soc.$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$neg$../../../usb_cdc/in_fifo.v:0$3358 ($neg).
Removed top 31 bits (of 32) from port B of cell soc.$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:111$3310 ($add).
Removed top 27 bits (of 32) from port Y of cell soc.$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:111$3310 ($add).
Removed top 31 bits (of 32) from port B of cell soc.$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:102$3308 ($add).
Removed top 28 bits (of 32) from port Y of cell soc.$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:102$3308 ($add).
Removed top 24 bits (of 32) from port B of cell soc.$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$shiftx$../../../usb_cdc/in_fifo.v:0$3302 ($shiftx).
Removed top 31 bits (of 32) from port B of cell soc.$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:225$3287 ($add).
Removed top 28 bits (of 32) from port Y of cell soc.$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:225$3287 ($add).
Removed top 24 bits (of 32) from port B of cell soc.$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$shiftx$../../../usb_cdc/out_fifo.v:0$3264 ($shiftx).
Removed top 31 bits (of 32) from port B of cell soc.$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:133$3262 ($add).
Removed top 27 bits (of 32) from port Y of cell soc.$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:133$3262 ($add).
Removed top 64 bits (of 72) from port Y of cell soc.$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$and$../../../usb_cdc/out_fifo.v:0$3250 ($and).
Removed top 25 bits (of 33) from port A of cell soc.$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$neg$../../../usb_cdc/out_fifo.v:0$3248 ($neg).
Converting cell soc.$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$neg$../../../usb_cdc/out_fifo.v:0$3248 ($neg) from signed to unsigned.
Removed top 1 bits (of 8) from port A of cell soc.$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$neg$../../../usb_cdc/out_fifo.v:0$3248 ($neg).
Removed top 27 bits (of 32) from mux cell soc.$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:92$3228 ($mux).
Removed top 31 bits (of 32) from port B of cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$add$../../../usb_cdc/ctrl_endp.v:563$2974 ($add).
Removed top 25 bits (of 32) from port Y of cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$add$../../../usb_cdc/ctrl_endp.v:563$2974 ($add).
Removed top 1 bits (of 2) from port B of cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:580$2984 ($ne).
Removed top 1 bits (of 2) from port B of cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:592$2995 ($eq).
Removed top 2 bits (of 8) from port B of cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:612$3011 ($eq).
Removed top 2 bits (of 8) from port B of cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:613$3012 ($eq).
Removed top 2 bits (of 8) from port B of cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:614$3014 ($eq).
Removed top 2 bits (of 8) from port B of cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:615$3016 ($eq).
Removed top 7 bits (of 8) from port B of cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:653$3036 ($eq).
Removed top 6 bits (of 8) from port B of cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:675$3045 ($eq).
Removed top 30 bits (of 32) from port B of cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$lt$../../../usb_cdc/ctrl_endp.v:723$3075 ($lt).
Removed top 7 bits (of 8) from port B of cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:790$3118 ($ne).
Removed top 6 bits (of 8) from port B of cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:802$3123 ($ne).
Removed top 3 bits (of 7) from port B of cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:857$3143 ($eq).
Removed top 2 bits (of 7) from port B of cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:876$3148 ($eq).
Removed top 23 bits (of 32) from port B of cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$shiftx$../../../usb_cdc/ctrl_endp.v:0$3180 ($shiftx).
Removed top 21 bits (of 32) from port B of cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$shiftx$../../../usb_cdc/ctrl_endp.v:0$3182 ($shiftx).
Removed top 27 bits (of 32) from port A of cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$neg$../../../usb_cdc/ctrl_endp.v:0$3198 ($neg).
Converting cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$neg$../../../usb_cdc/ctrl_endp.v:0$3198 ($neg) from signed to unsigned.
Removed top 1 bits (of 5) from port A of cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$neg$../../../usb_cdc/ctrl_endp.v:0$3198 ($neg).
Removed top 15 bits (of 16) from port A of cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$and$../../../usb_cdc/ctrl_endp.v:0$3204 ($and).
Removed top 7 bits (of 8) from mux cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9205 ($mux).
Removed top 7 bits (of 8) from mux cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9248 ($mux).
Removed top 4 bits (of 7) from port B of cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10023_CMP0 ($eq).
Removed top 4 bits (of 7) from port B of cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10045_CMP0 ($eq).
Removed top 5 bits (of 7) from port B of cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10249_CMP0 ($eq).
Removed top 5 bits (of 7) from port B of cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10524_CMP0 ($eq).
Removed top 6 bits (of 7) from port B of cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10971_CMP0 ($eq).
Removed top 4 bits (of 8) from port B of cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10996_CMP0 ($eq).
Removed top 5 bits (of 8) from port B of cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11028_CMP0 ($eq).
Removed top 4 bits (of 8) from port B of cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11095_CMP0 ($eq).
Removed top 5 bits (of 8) from port B of cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11130_CMP0 ($eq).
Removed top 4 bits (of 8) from port B of cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11166_CMP0 ($eq).
Removed top 4 bits (of 7) from port B of cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11326_CMP0 ($eq).
Removed top 4 bits (of 7) from port B of cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11327_CMP0 ($eq).
Removed top 14 bits (of 16) from mux cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11666 ($pmux).
Removed top 13 bits (of 16) from mux cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11674 ($pmux).
Removed top 31 bits (of 32) from port B of cell soc.$flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:332$2269 ($add).
Removed top 29 bits (of 32) from port Y of cell soc.$flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:332$2269 ($add).
Removed top 13 bits (of 16) from port B of cell soc.$flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:373$2283 ($and).
Removed top 14 bits (of 16) from port B of cell soc.$flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:374$2284 ($and).
Removed top 13 bits (of 16) from port B of cell soc.$flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:375$2285 ($and).
Removed top 3 bits (of 4) from port B of cell soc.$flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:446$2497 ($eq).
Removed top 27 bits (of 32) from port A of cell soc.$flatten\u_usb_cdc.\u_sie.$neg$../../../usb_cdc/sie.v:0$2519 ($neg).
Converting cell soc.$flatten\u_usb_cdc.\u_sie.$neg$../../../usb_cdc/sie.v:0$2519 ($neg) from signed to unsigned.
Removed top 1 bits (of 5) from port A of cell soc.$flatten\u_usb_cdc.\u_sie.$neg$../../../usb_cdc/sie.v:0$2519 ($neg).
Removed top 15 bits (of 16) from port A of cell soc.$flatten\u_usb_cdc.\u_sie.$not$../../../usb_cdc/sie.v:461$2523 ($not).
Removed top 2 bits (of 5) from port B of cell soc.$flatten\u_usb_cdc.\u_sie.$xor$../../../usb_cdc/sie.v:187$2549 ($xor).
Removed top 2 bits (of 5) from port B of cell soc.$flatten\u_usb_cdc.\u_sie.$xor$../../../usb_cdc/sie.v:187$2553 ($xor).
Removed top 2 bits (of 5) from port B of cell soc.$flatten\u_usb_cdc.\u_sie.$xor$../../../usb_cdc/sie.v:187$2557 ($xor).
Removed top 2 bits (of 5) from port B of cell soc.$flatten\u_usb_cdc.\u_sie.$xor$../../../usb_cdc/sie.v:187$2561 ($xor).
Removed top 2 bits (of 5) from port B of cell soc.$flatten\u_usb_cdc.\u_sie.$xor$../../../usb_cdc/sie.v:187$2565 ($xor).
Removed top 2 bits (of 5) from port B of cell soc.$flatten\u_usb_cdc.\u_sie.$xor$../../../usb_cdc/sie.v:187$2569 ($xor).
Removed top 2 bits (of 5) from port B of cell soc.$flatten\u_usb_cdc.\u_sie.$xor$../../../usb_cdc/sie.v:187$2573 ($xor).
Removed top 2 bits (of 5) from port B of cell soc.$flatten\u_usb_cdc.\u_sie.$xor$../../../usb_cdc/sie.v:187$2577 ($xor).
Removed top 2 bits (of 5) from port B of cell soc.$flatten\u_usb_cdc.\u_sie.$xor$../../../usb_cdc/sie.v:187$2581 ($xor).
Removed top 2 bits (of 5) from port B of cell soc.$flatten\u_usb_cdc.\u_sie.$xor$../../../usb_cdc/sie.v:187$2585 ($xor).
Removed top 1 bits (of 4) from port B of cell soc.$flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:496$2588 ($eq).
Removed top 15 bits (of 16) from port A of cell soc.$flatten\u_usb_cdc.\u_sie.$not$../../../usb_cdc/sie.v:533$2691 ($not).
Removed top 1 bits (of 4) from port B of cell soc.$flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:605$2781 ($eq).
Removed top 31 bits (of 32) from port B of cell soc.$flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:619$2843 ($add).
Removed top 28 bits (of 32) from port Y of cell soc.$flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:619$2843 ($add).
Removed top 2 bits (of 5) from mux cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$6354 ($mux).
Removed top 6 bits (of 7) from mux cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$6468 ($mux).
Removed top 1 bits (of 2) from port B of cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$6747_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell soc.$auto$opt_dff.cc:195:make_patterns_logic$15276 ($ne).
Removed top 1 bits (of 9) from mux cell soc.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12469 ($mux).
Removed top 1 bits (of 2) from port B of cell soc.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:341$1757 ($eq).
Removed top 31 bits (of 32) from port B of cell soc.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:292$1744 ($add).
Removed top 29 bits (of 32) from port Y of cell soc.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:292$1744 ($add).
Removed top 1 bits (of 2) from port B of cell soc.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:281$1734 ($eq).
Removed top 31 bits (of 32) from port B of cell soc.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:202$1722 ($add).
Removed top 14 bits (of 32) from port Y of cell soc.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:202$1722 ($add).
Removed top 1 bits (of 2) from port B of cell soc.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:130$1706 ($eq).
Removed top 31 bits (of 32) from port B of cell soc.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:116$1705 ($add).
Removed top 30 bits (of 32) from port Y of cell soc.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:116$1705 ($add).
Removed top 31 bits (of 32) from port B of cell soc.$flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../../usb_cdc/phy_tx.v:95$20 ($add).
Removed top 29 bits (of 32) from port Y of cell soc.$flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../../usb_cdc/phy_tx.v:95$20 ($add).
Removed top 31 bits (of 32) from port B of cell soc.$flatten\u_usb_cdc.\u_sie.\u_phy_tx.$sub$../../../usb_cdc/phy_tx.v:92$17 ($sub).
Removed top 29 bits (of 32) from port Y of cell soc.$flatten\u_usb_cdc.\u_sie.\u_phy_tx.$sub$../../../usb_cdc/phy_tx.v:92$17 ($sub).
Removed top 3 bits (of 4) from port B of cell soc.$flatten\u_usb_cdc.$eq$../../../usb_cdc/usb_cdc.v:116$2862 ($eq).
Removed top 31 bits (of 32) from port B of cell soc.$flatten\u_usb_cdc.$add$../../../usb_cdc/usb_cdc.v:91$2858 ($add).
Removed top 30 bits (of 32) from port Y of cell soc.$flatten\u_usb_cdc.$add$../../../usb_cdc/usb_cdc.v:91$2858 ($add).
Removed top 14 bits (of 16) from mux cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9151 ($pmux).
Removed top 13 bits (of 16) from mux cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9158 ($pmux).
Removed top 6 bits (of 7) from mux cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$6126 ($mux).
Removed top 13 bits (of 16) from mux cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9005 ($mux).
Removed top 14 bits (of 16) from mux cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9075 ($mux).
Removed top 6 bits (of 7) from mux cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$5969 ($mux).
Removed top 13 bits (of 16) from port Y of cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$or$../../../usb_cdc/ctrl_endp.v:0$3205 ($or).
Removed top 13 bits (of 16) from port A of cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$or$../../../usb_cdc/ctrl_endp.v:0$3205 ($or).
Removed top 13 bits (of 16) from port B of cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$or$../../../usb_cdc/ctrl_endp.v:0$3205 ($or).
Removed top 13 bits (of 16) from port Y of cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$and$../../../usb_cdc/ctrl_endp.v:0$3204 ($and).
Removed top 13 bits (of 16) from port B of cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$and$../../../usb_cdc/ctrl_endp.v:0$3204 ($and).
Removed top 13 bits (of 16) from port Y of cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$not$../../../usb_cdc/ctrl_endp.v:0$3203 ($not).
Removed top 13 bits (of 16) from port A of cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$not$../../../usb_cdc/ctrl_endp.v:0$3203 ($not).
Removed top 13 bits (of 16) from port Y of cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$shift$../../../usb_cdc/ctrl_endp.v:0$3199 ($shift).
Removed top 10 bits (of 32) from wire soc.$add$../hdl/soc/soc.v:79$1298_Y.
Removed top 1 bits (of 4) from wire soc.$flatten\u_app.$2\status_d[3:0].
Removed top 2 bits (of 4) from wire soc.$flatten\u_app.$4\status_d[3:0].
Removed top 24 bits (of 32) from wire soc.$flatten\u_app.$add$../hdl/soc/app.v:133$1291_Y.
Removed top 30 bits (of 32) from wire soc.$flatten\u_usb_cdc.$add$../../../usb_cdc/usb_cdc.v:91$2858_Y.
Removed top 28 bits (of 32) from wire soc.$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:102$3308_Y.
Removed top 27 bits (of 32) from wire soc.$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:111$3310_Y.
Removed top 64 bits (of 72) from wire soc.$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$and$../../../usb_cdc/in_fifo.v:0$3360_Y.
Removed top 64 bits (of 72) from wire soc.$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$and$../../../usb_cdc/in_fifo.v:0$3371_Y.
Removed top 8 bits (of 16) from wire soc.$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$0\genblk1.u_lte12mhz_async_data.app_out_data_q[15:0].
Removed top 27 bits (of 32) from wire soc.$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:133$3262_Y.
Removed top 28 bits (of 32) from wire soc.$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:225$3287_Y.
Removed top 64 bits (of 72) from wire soc.$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$and$../../../usb_cdc/out_fifo.v:0$3250_Y.
Removed top 27 bits (of 32) from wire soc.$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:92$3228_Y.
Removed top 13 bits (of 16) from wire soc.$flatten\u_usb_cdc.\u_ctrl_endp.$2\in_toggle_reset[15:0].
Removed top 14 bits (of 16) from wire soc.$flatten\u_usb_cdc.\u_ctrl_endp.$2\out_toggle_reset[15:0].
Removed top 7 bits (of 8) from wire soc.$flatten\u_usb_cdc.\u_ctrl_endp.$4\in_data[7:0].
Removed top 7 bits (of 8) from wire soc.$flatten\u_usb_cdc.\u_ctrl_endp.$5\in_data[7:0].
Removed top 25 bits (of 32) from wire soc.$flatten\u_usb_cdc.\u_ctrl_endp.$add$../../../usb_cdc/ctrl_endp.v:563$2974_Y.
Removed top 13 bits (of 16) from wire soc.$flatten\u_usb_cdc.\u_ctrl_endp.$and$../../../usb_cdc/ctrl_endp.v:0$3204_Y.
Removed top 13 bits (of 16) from wire soc.$flatten\u_usb_cdc.\u_ctrl_endp.$not$../../../usb_cdc/ctrl_endp.v:0$3203_Y.
Removed top 6 bits (of 7) from wire soc.$flatten\u_usb_cdc.\u_sie.$3\addr_d[6:0].
Removed top 6 bits (of 7) from wire soc.$flatten\u_usb_cdc.\u_sie.$4\addr_d[6:0].
Removed top 6 bits (of 7) from wire soc.$flatten\u_usb_cdc.\u_sie.$5\addr_d[6:0].
Removed top 29 bits (of 32) from wire soc.$flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:332$2269_Y.
Removed top 28 bits (of 32) from wire soc.$flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:619$2843_Y.
Removed top 15 bits (of 16) from wire soc.$flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:0$2713_Y.
Removed top 15 bits (of 16) from wire soc.$flatten\u_usb_cdc.\u_sie.$extend$../../../usb_cdc/sie.v:461$2522_Y.
Removed top 2 bits (of 5) from wire soc.$flatten\u_usb_cdc.\u_sie.$procmux$6354_Y.
Removed top 1 bits (of 16) from wire soc.$flatten\u_usb_cdc.\u_sie.$shift$../../../usb_cdc/sie.v:0$2520_Y.
Removed top 1 bits (of 9) from wire soc.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$8\shift_register_d[8:0].
Removed top 30 bits (of 32) from wire soc.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:116$1705_Y.
Removed top 14 bits (of 32) from wire soc.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:202$1722_Y.
Removed top 29 bits (of 32) from wire soc.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:292$1744_Y.
Removed top 29 bits (of 32) from wire soc.$flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../../usb_cdc/phy_tx.v:95$20_Y.
Removed top 29 bits (of 32) from wire soc.$flatten\u_usb_cdc.\u_sie.\u_phy_tx.$sub$../../../usb_cdc/phy_tx.v:92$17_Y.
Removed top 2 bits (of 3) from wire soc.led.

13.14. Executing PEEPOPT pass (run peephole optimizers).

13.15. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \soc..
Removed 0 unused cells and 38 unused wires.
<suppressed ~1 debug messages>

13.16. Executing SHARE pass (SAT-based resource sharing).

13.17. Executing TECHMAP pass (map to technology primitives).

13.17.1. Executing Verilog-2005 frontend: /home/santo/rep/oss-cad-suite/lib/../share/yosys/cmp2lut.v
Parsing Verilog input from `/home/santo/rep/oss-cad-suite/lib/../share/yosys/cmp2lut.v' to AST representation.
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

13.17.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~192 debug messages>

13.18. Executing OPT_EXPR pass (perform const folding).
Optimizing module soc.

13.19. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \soc..

13.20. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module soc:
  creating $macc model for $add$../hdl/soc/soc.v:79$1298 ($add).
  creating $macc model for $flatten\u_app.$add$../hdl/soc/app.v:133$1291 ($add).
  creating $macc model for $flatten\u_prescaler.$add$../../common/hdl/prescaler.v:18$1240 ($add).
  creating $macc model for $flatten\u_usb_cdc.$add$../../../usb_cdc/usb_cdc.v:91$2858 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:102$3308 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:111$3310 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$neg$../../../usb_cdc/in_fifo.v:0$3358 ($neg).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:133$3262 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:225$3287 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$neg$../../../usb_cdc/out_fifo.v:0$3248 ($neg).
  creating $macc model for $flatten\u_usb_cdc.\u_ctrl_endp.$add$../../../usb_cdc/ctrl_endp.v:563$2974 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_ctrl_endp.$neg$../../../usb_cdc/ctrl_endp.v:0$3198 ($neg).
  creating $macc model for $flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:332$2269 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:619$2843 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_sie.$neg$../../../usb_cdc/sie.v:0$2519 ($neg).
  creating $macc model for $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:116$1705 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:202$1722 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:292$1744 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../../usb_cdc/phy_tx.v:95$20 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$sub$../../../usb_cdc/phy_tx.v:92$17 ($sub).
  creating $alu model for $macc $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$sub$../../../usb_cdc/phy_tx.v:92$17.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../../usb_cdc/phy_tx.v:95$20.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:292$1744.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:202$1722.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:116$1705.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_sie.$neg$../../../usb_cdc/sie.v:0$2519.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:619$2843.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:332$2269.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_ctrl_endp.$neg$../../../usb_cdc/ctrl_endp.v:0$3198.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_ctrl_endp.$add$../../../usb_cdc/ctrl_endp.v:563$2974.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$neg$../../../usb_cdc/out_fifo.v:0$3248.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:225$3287.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:133$3262.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$neg$../../../usb_cdc/in_fifo.v:0$3358.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:111$3310.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:102$3308.
  creating $alu model for $macc $flatten\u_usb_cdc.$add$../../../usb_cdc/usb_cdc.v:91$2858.
  creating $alu model for $macc $flatten\u_prescaler.$add$../../common/hdl/prescaler.v:18$1240.
  creating $alu model for $macc $flatten\u_app.$add$../hdl/soc/app.v:133$1291.
  creating $alu model for $macc $add$../hdl/soc/soc.v:79$1298.
  creating $alu model for $flatten\u_app.$ge$../hdl/soc/app.v:129$1280 ($ge): new $alu
  creating $alu model for $flatten\u_app.$ge$../hdl/soc/app.v:130$1283 ($ge): new $alu
  creating $alu model for $flatten\u_app.$ge$../hdl/soc/app.v:132$1288 ($ge): new $alu
  creating $alu model for $flatten\u_app.$le$../hdl/soc/app.v:129$1281 ($le): new $alu
  creating $alu model for $flatten\u_app.$le$../hdl/soc/app.v:130$1284 ($le): new $alu
  creating $alu model for $flatten\u_app.$le$../hdl/soc/app.v:132$1289 ($le): new $alu
  creating $alu model for $flatten\u_usb_cdc.\u_ctrl_endp.$lt$../../../usb_cdc/ctrl_endp.v:723$3075 ($lt): new $alu
  creating $alu model for $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:675$3045 ($eq): merged with $flatten\u_usb_cdc.\u_ctrl_endp.$lt$../../../usb_cdc/ctrl_endp.v:723$3075.
  creating $alu model for $flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:802$3123 ($ne): merged with $flatten\u_usb_cdc.\u_ctrl_endp.$lt$../../../usb_cdc/ctrl_endp.v:723$3075.
  creating $alu cell for $flatten\u_usb_cdc.\u_ctrl_endp.$lt$../../../usb_cdc/ctrl_endp.v:723$3075, $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:675$3045, $flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:802$3123: $auto$alumacc.cc:485:replace_alu$15651
  creating $alu cell for $flatten\u_app.$le$../hdl/soc/app.v:132$1289: $auto$alumacc.cc:485:replace_alu$15664
  creating $alu cell for $flatten\u_app.$le$../hdl/soc/app.v:130$1284: $auto$alumacc.cc:485:replace_alu$15677
  creating $alu cell for $flatten\u_app.$le$../hdl/soc/app.v:129$1281: $auto$alumacc.cc:485:replace_alu$15690
  creating $alu cell for $flatten\u_app.$ge$../hdl/soc/app.v:132$1288: $auto$alumacc.cc:485:replace_alu$15703
  creating $alu cell for $flatten\u_app.$ge$../hdl/soc/app.v:130$1283: $auto$alumacc.cc:485:replace_alu$15712
  creating $alu cell for $flatten\u_app.$ge$../hdl/soc/app.v:129$1280: $auto$alumacc.cc:485:replace_alu$15721
  creating $alu cell for $add$../hdl/soc/soc.v:79$1298: $auto$alumacc.cc:485:replace_alu$15730
  creating $alu cell for $flatten\u_app.$add$../hdl/soc/app.v:133$1291: $auto$alumacc.cc:485:replace_alu$15733
  creating $alu cell for $flatten\u_prescaler.$add$../../common/hdl/prescaler.v:18$1240: $auto$alumacc.cc:485:replace_alu$15736
  creating $alu cell for $flatten\u_usb_cdc.$add$../../../usb_cdc/usb_cdc.v:91$2858: $auto$alumacc.cc:485:replace_alu$15739
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:102$3308: $auto$alumacc.cc:485:replace_alu$15742
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:111$3310: $auto$alumacc.cc:485:replace_alu$15745
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$neg$../../../usb_cdc/in_fifo.v:0$3358: $auto$alumacc.cc:485:replace_alu$15748
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:133$3262: $auto$alumacc.cc:485:replace_alu$15751
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:225$3287: $auto$alumacc.cc:485:replace_alu$15754
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$neg$../../../usb_cdc/out_fifo.v:0$3248: $auto$alumacc.cc:485:replace_alu$15757
  creating $alu cell for $flatten\u_usb_cdc.\u_ctrl_endp.$add$../../../usb_cdc/ctrl_endp.v:563$2974: $auto$alumacc.cc:485:replace_alu$15760
  creating $alu cell for $flatten\u_usb_cdc.\u_ctrl_endp.$neg$../../../usb_cdc/ctrl_endp.v:0$3198: $auto$alumacc.cc:485:replace_alu$15763
  creating $alu cell for $flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:332$2269: $auto$alumacc.cc:485:replace_alu$15766
  creating $alu cell for $flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:619$2843: $auto$alumacc.cc:485:replace_alu$15769
  creating $alu cell for $flatten\u_usb_cdc.\u_sie.$neg$../../../usb_cdc/sie.v:0$2519: $auto$alumacc.cc:485:replace_alu$15772
  creating $alu cell for $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:116$1705: $auto$alumacc.cc:485:replace_alu$15775
  creating $alu cell for $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:202$1722: $auto$alumacc.cc:485:replace_alu$15778
  creating $alu cell for $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:292$1744: $auto$alumacc.cc:485:replace_alu$15781
  creating $alu cell for $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../../usb_cdc/phy_tx.v:95$20: $auto$alumacc.cc:485:replace_alu$15784
  creating $alu cell for $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$sub$../../../usb_cdc/phy_tx.v:92$17: $auto$alumacc.cc:485:replace_alu$15787
  created 27 $alu and 0 $macc cells.

13.21. Executing OPT pass (performing simple optimizations).

13.21.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module soc.

13.21.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\soc'.
Removed a total of 0 cells.

13.21.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \soc..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~184 debug messages>

13.21.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \soc.
Performed a total of 0 changes.

13.21.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\soc'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

13.21.6. Executing OPT_DFF pass (perform DFF optimizations).

13.21.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \soc..
Removed 0 unused cells and 10 unused wires.
<suppressed ~1 debug messages>

13.21.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module soc.

13.21.9. Rerunning OPT passes. (Maybe there is more to do..)

13.21.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \soc..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~185 debug messages>

13.21.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \soc.
Performed a total of 0 changes.

13.21.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\soc'.
Removed a total of 0 cells.

13.21.13. Executing OPT_DFF pass (perform DFF optimizations).

13.21.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \soc..

13.21.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module soc.

13.21.16. Finished OPT passes. (There is nothing left to do.)

13.22. Executing MEMORY pass.

13.22.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

13.22.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

13.22.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

13.22.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

13.22.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

13.22.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \soc..

13.22.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

13.22.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

13.22.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \soc..

13.22.10. Executing MEMORY_COLLECT pass (generating $mem cells).

13.23. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \soc..

13.24. Executing MEMORY_LIBMAP pass (mapping memories to cells).

13.25. Executing TECHMAP pass (map to technology primitives).

13.25.1. Executing Verilog-2005 frontend: /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/brams_map.v
Parsing Verilog input from `/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/brams_map.v' to AST representation.
Generating RTLIL representation for module `\$__ICE40_RAM4K_'.
Successfully finished Verilog frontend.

13.25.2. Executing Verilog-2005 frontend: /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/spram_map.v
Parsing Verilog input from `/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/spram_map.v' to AST representation.
Generating RTLIL representation for module `\$__ICE40_SPRAM_'.
Successfully finished Verilog frontend.

13.25.3. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

13.26. Executing ICE40_BRAMINIT pass.

13.27. Executing OPT pass (performing simple optimizations).

13.27.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module soc.
<suppressed ~504 debug messages>

13.27.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\soc'.
<suppressed ~255 debug messages>
Removed a total of 85 cells.

13.27.3. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $auto$ff.cc:266:slice$15301 ($adffe) from module soc (D = $flatten\u_usb_cdc.\u_sie.$procmux$8458_Y, Q = \u_usb_cdc.u_sie.in_toggle_q [2]).
Adding EN signal on $auto$ff.cc:266:slice$15296 ($adffe) from module soc (D = $flatten\u_usb_cdc.\u_sie.$procmux$8472_Y, Q = \u_usb_cdc.u_sie.in_toggle_q [1]).
Adding EN signal on $auto$ff.cc:266:slice$15288 ($adffe) from module soc (D = $flatten\u_usb_cdc.\u_sie.$procmux$8465_Y, Q = \u_usb_cdc.u_sie.out_toggle_q [1]).

13.27.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \soc..
Removed 3 unused cells and 430 unused wires.
<suppressed ~5 debug messages>

13.27.5. Rerunning OPT passes. (Removed registers in this run.)

13.27.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module soc.
<suppressed ~3 debug messages>

13.27.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\soc'.
Removed a total of 0 cells.

13.27.8. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $auto$ff.cc:266:slice$15293 ($adffe) from module soc (D = $flatten\u_usb_cdc.\u_sie.$2\in_toggle_d[15:0] [0], Q = \u_usb_cdc.u_sie.in_toggle_q [0]).
Adding EN signal on $auto$ff.cc:266:slice$15285 ($adffe) from module soc (D = $flatten\u_usb_cdc.\u_sie.$2\out_toggle_d[15:0] [0], Q = \u_usb_cdc.u_sie.out_toggle_q [0]).
Adding EN signal on $auto$ff.cc:266:slice$15282 ($adffe) from module soc (D = $flatten\u_usb_cdc.\u_sie.$2\in_zlp_d[15:0] [2:0], Q = \u_usb_cdc.u_sie.in_zlp_q [2:0]).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$16196 ($adffe) from module soc.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$16196 ($adffe) from module soc.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$16196 ($adffe) from module soc.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$16196 ($adffe) from module soc.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$16196 ($adffe) from module soc.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$16196 ($adffe) from module soc.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$16196 ($adffe) from module soc.
Setting constant 0-bit at position 7 on $auto$ff.cc:266:slice$16196 ($adffe) from module soc.
Setting constant 0-bit at position 8 on $auto$ff.cc:266:slice$16196 ($adffe) from module soc.
Setting constant 0-bit at position 9 on $auto$ff.cc:266:slice$16196 ($adffe) from module soc.
Setting constant 0-bit at position 10 on $auto$ff.cc:266:slice$16196 ($adffe) from module soc.
Setting constant 0-bit at position 11 on $auto$ff.cc:266:slice$16196 ($adffe) from module soc.
Setting constant 0-bit at position 12 on $auto$ff.cc:266:slice$16196 ($adffe) from module soc.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$16186 ($adffe) from module soc.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$16186 ($adffe) from module soc.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$16186 ($adffe) from module soc.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$16186 ($adffe) from module soc.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$16186 ($adffe) from module soc.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$16186 ($adffe) from module soc.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$16186 ($adffe) from module soc.
Setting constant 0-bit at position 7 on $auto$ff.cc:266:slice$16186 ($adffe) from module soc.
Setting constant 0-bit at position 8 on $auto$ff.cc:266:slice$16186 ($adffe) from module soc.
Setting constant 0-bit at position 9 on $auto$ff.cc:266:slice$16186 ($adffe) from module soc.
Setting constant 0-bit at position 10 on $auto$ff.cc:266:slice$16186 ($adffe) from module soc.
Setting constant 0-bit at position 11 on $auto$ff.cc:266:slice$16186 ($adffe) from module soc.
Setting constant 0-bit at position 12 on $auto$ff.cc:266:slice$16186 ($adffe) from module soc.
Setting constant 0-bit at position 13 on $auto$ff.cc:266:slice$16186 ($adffe) from module soc.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$16162 ($adffe) from module soc.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$16162 ($adffe) from module soc.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$16162 ($adffe) from module soc.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$16162 ($adffe) from module soc.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$16162 ($adffe) from module soc.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$16162 ($adffe) from module soc.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$16162 ($adffe) from module soc.
Setting constant 0-bit at position 7 on $auto$ff.cc:266:slice$16162 ($adffe) from module soc.
Setting constant 0-bit at position 8 on $auto$ff.cc:266:slice$16162 ($adffe) from module soc.
Setting constant 0-bit at position 9 on $auto$ff.cc:266:slice$16162 ($adffe) from module soc.
Setting constant 0-bit at position 10 on $auto$ff.cc:266:slice$16162 ($adffe) from module soc.
Setting constant 0-bit at position 11 on $auto$ff.cc:266:slice$16162 ($adffe) from module soc.
Setting constant 0-bit at position 12 on $auto$ff.cc:266:slice$16162 ($adffe) from module soc.

13.27.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \soc..
Removed 1 unused cells and 1 unused wires.
<suppressed ~2 debug messages>

13.27.10. Rerunning OPT passes. (Removed registers in this run.)

13.27.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module soc.
<suppressed ~61 debug messages>

13.27.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\soc'.
<suppressed ~30 debug messages>
Removed a total of 10 cells.

13.27.13. Executing OPT_DFF pass (perform DFF optimizations).

13.27.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \soc..
Removed 0 unused cells and 32 unused wires.
<suppressed ~1 debug messages>

13.27.15. Finished fast OPT passes.

13.28. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

13.29. Executing OPT pass (performing simple optimizations).

13.29.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module soc.

13.29.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\soc'.
Removed a total of 0 cells.

13.29.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \soc..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~134 debug messages>

13.29.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \soc.
    New input vector for $reduce_and cell $auto$opt_dff.cc:220:make_patterns_logic$16195: { $auto$opt_dff.cc:194:make_patterns_logic$16188 $auto$opt_dff.cc:194:make_patterns_logic$16190 \u_usb_cdc.clk_gate $flatten\u_usb_cdc.\u_sie.$or$../../../usb_cdc/sie.v:322$2258_Y $auto$rtlil.cc:2371:Not$15310 }
    New input vector for $reduce_and cell $auto$opt_dff.cc:220:make_patterns_logic$16161: { $auto$opt_dff.cc:194:make_patterns_logic$16154 $auto$opt_dff.cc:194:make_patterns_logic$16150 $auto$opt_dff.cc:194:make_patterns_logic$16146 $auto$opt_dff.cc:194:make_patterns_logic$16142 $auto$opt_dff.cc:194:make_patterns_logic$16138 \u_usb_cdc.clk_gate $auto$opt_dff.cc:194:make_patterns_logic$16152 $auto$opt_dff.cc:194:make_patterns_logic$16148 $auto$opt_dff.cc:194:make_patterns_logic$16144 $auto$opt_dff.cc:194:make_patterns_logic$16140 $auto$opt_dff.cc:194:make_patterns_logic$16136 $flatten\u_usb_cdc.\u_sie.$or$../../../usb_cdc/sie.v:322$2258_Y $auto$opt_dff.cc:194:make_patterns_logic$16156 $auto$rtlil.cc:2371:Not$15310 }
    New input vector for $reduce_and cell $auto$opt_dff.cc:220:make_patterns_logic$16134: { $auto$opt_dff.cc:194:make_patterns_logic$16125 $auto$opt_dff.cc:194:make_patterns_logic$16127 $auto$opt_dff.cc:194:make_patterns_logic$16129 $auto$opt_dff.cc:194:make_patterns_logic$16131 \u_usb_cdc.clk_gate $auto$opt_dff.cc:194:make_patterns_logic$15289 }
    New input vector for $reduce_and cell $auto$opt_dff.cc:220:make_patterns_logic$16108: { $auto$opt_dff.cc:194:make_patterns_logic$16095 $auto$opt_dff.cc:194:make_patterns_logic$16097 $auto$opt_dff.cc:194:make_patterns_logic$16099 $auto$opt_dff.cc:194:make_patterns_logic$16103 $auto$opt_dff.cc:194:make_patterns_logic$16105 \u_usb_cdc.clk_gate $auto$opt_dff.cc:194:make_patterns_logic$16101 $auto$opt_dff.cc:194:make_patterns_logic$15302 }
    New input vector for $reduce_and cell $auto$opt_dff.cc:220:make_patterns_logic$16123: { $auto$opt_dff.cc:194:make_patterns_logic$16110 $auto$opt_dff.cc:194:make_patterns_logic$16112 $auto$opt_dff.cc:194:make_patterns_logic$16120 $auto$opt_dff.cc:194:make_patterns_logic$16114 $auto$opt_dff.cc:194:make_patterns_logic$16116 $auto$opt_dff.cc:194:make_patterns_logic$16118 \u_usb_cdc.clk_gate $auto$opt_dff.cc:194:make_patterns_logic$15297 }
    New input vector for $reduce_and cell $auto$opt_dff.cc:220:make_patterns_logic$16185: { $auto$opt_dff.cc:194:make_patterns_logic$16154 $auto$opt_dff.cc:194:make_patterns_logic$16150 $auto$opt_dff.cc:194:make_patterns_logic$16146 $auto$opt_dff.cc:194:make_patterns_logic$16166 \u_usb_cdc.clk_gate $auto$opt_dff.cc:194:make_patterns_logic$16152 $auto$opt_dff.cc:194:make_patterns_logic$16148 $flatten\u_usb_cdc.\u_sie.$or$../../../usb_cdc/sie.v:322$2258_Y $auto$opt_dff.cc:194:make_patterns_logic$16156 $auto$opt_dff.cc:194:make_patterns_logic$15343 $auto$opt_dff.cc:194:make_patterns_logic$16164 $auto$rtlil.cc:2371:Not$15310 }
    Consolidated identical input bits for $mux cell $flatten\u_app.$procmux$3532:
      Old ports: A=3'011, B=3'100, Y=$auto$wreduce.cc:455:run$15607 [2:0]
      New ports: A=2'01, B=2'10, Y={ $auto$wreduce.cc:455:run$15607 [2] $auto$wreduce.cc:455:run$15607 [0] }
      New connections: $auto$wreduce.cc:455:run$15607 [1] = $auto$wreduce.cc:455:run$15607 [0]
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$3538: { $flatten\u_app.$procmux$3547_CMP $flatten\u_app.$procmux$3535_CMP $flatten\u_app.$procmux$3544_CMP $flatten\u_app.$procmux$3543_CMP $flatten\u_app.$procmux$3541_CMP $flatten\u_app.$procmux$3469_CMP $auto$opt_reduce.cc:134:opt_pmux$16222 }
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:111$3311:
      Old ports: A={ 27'000000000000000000000000000 $auto$wreduce.cc:455:run$15612 [4:0] }, B=0, Y=$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:111$3311_Y
      New ports: A=$auto$wreduce.cc:455:run$15612 [4:0], B=5'00000, Y=$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:111$3311_Y [4:0]
      New connections: $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:111$3311_Y [31:5] = 27'000000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10570:
      Old ports: A=2'11, B=2'10, Y=\u_usb_cdc.u_ctrl_endp.dev_state_d
      New ports: A=1'1, B=1'0, Y=\u_usb_cdc.u_ctrl_endp.dev_state_d [0]
      New connections: \u_usb_cdc.u_ctrl_endp.dev_state_d [1] = 1'1
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$3750:
      Old ports: A={ $flatten\u_usb_cdc.\u_sie.$8\crc16$func$../../../usb_cdc/sie.v:524$2224.$result[15:0]$2615 [14] $auto$opt_expr.cc:205:group_cell_inputs$15910 [12:1] $flatten\u_usb_cdc.\u_sie.$8\crc16$func$../../../usb_cdc/sie.v:524$2224.$result[15:0]$2615 [1] $auto$opt_expr.cc:205:group_cell_inputs$15910 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15910 [14] $auto$opt_expr.cc:205:group_cell_inputs$15910 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$15910 [13] $auto$opt_expr.cc:205:group_cell_inputs$15910 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:530$2225.$result[15:0]$2662 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$15917 [12:1] $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:530$2225.$result[15:0]$2662 [1] $auto$opt_expr.cc:205:group_cell_inputs$15917 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$8\crc16$func$../../../usb_cdc/sie.v:524$2224.$result[15:0]$2615 [14] $flatten\u_usb_cdc.\u_sie.$8\crc16$func$../../../usb_cdc/sie.v:524$2224.$result[15:0]$2615 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15910 [14:13] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:530$2225.$result[15:0]$2662 [15] $auto$opt_expr.cc:205:group_cell_inputs$15917 [1:0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:530$2225.$result[15:0]$2662 [14] $auto$opt_expr.cc:205:group_cell_inputs$15917 [12:2] $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:530$2225.$result[15:0]$2662 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$15910 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$3761:
      Old ports: A={ $flatten\u_usb_cdc.\u_sie.$7\crc16$func$../../../usb_cdc/sie.v:524$2224.$result[15:0]$2611 [14] $auto$opt_expr.cc:205:group_cell_inputs$15903 [12:1] $flatten\u_usb_cdc.\u_sie.$7\crc16$func$../../../usb_cdc/sie.v:524$2224.$result[15:0]$2611 [1] $auto$opt_expr.cc:205:group_cell_inputs$15903 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15903 [14] $auto$opt_expr.cc:205:group_cell_inputs$15903 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$15903 [13] $auto$opt_expr.cc:205:group_cell_inputs$15903 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$8\crc16$func$../../../usb_cdc/sie.v:524$2224.$result[15:0]$2615 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$15910 [12:1] $flatten\u_usb_cdc.\u_sie.$8\crc16$func$../../../usb_cdc/sie.v:524$2224.$result[15:0]$2615 [1] $auto$opt_expr.cc:205:group_cell_inputs$15910 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$7\crc16$func$../../../usb_cdc/sie.v:524$2224.$result[15:0]$2611 [14] $flatten\u_usb_cdc.\u_sie.$7\crc16$func$../../../usb_cdc/sie.v:524$2224.$result[15:0]$2611 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15903 [14:13] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$8\crc16$func$../../../usb_cdc/sie.v:524$2224.$result[15:0]$2615 [15] $auto$opt_expr.cc:205:group_cell_inputs$15910 [1:0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$8\crc16$func$../../../usb_cdc/sie.v:524$2224.$result[15:0]$2615 [14] $auto$opt_expr.cc:205:group_cell_inputs$15910 [12:2] $flatten\u_usb_cdc.\u_sie.$8\crc16$func$../../../usb_cdc/sie.v:524$2224.$result[15:0]$2615 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$15903 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$3772:
      Old ports: A={ $flatten\u_usb_cdc.\u_sie.$6\crc16$func$../../../usb_cdc/sie.v:524$2224.$result[15:0]$2607 [14] $auto$opt_expr.cc:205:group_cell_inputs$15896 [12:1] $flatten\u_usb_cdc.\u_sie.$6\crc16$func$../../../usb_cdc/sie.v:524$2224.$result[15:0]$2607 [1] $auto$opt_expr.cc:205:group_cell_inputs$15896 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15896 [14] $auto$opt_expr.cc:205:group_cell_inputs$15896 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$15896 [13] $auto$opt_expr.cc:205:group_cell_inputs$15896 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$7\crc16$func$../../../usb_cdc/sie.v:524$2224.$result[15:0]$2611 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$15903 [12:1] $flatten\u_usb_cdc.\u_sie.$7\crc16$func$../../../usb_cdc/sie.v:524$2224.$result[15:0]$2611 [1] $auto$opt_expr.cc:205:group_cell_inputs$15903 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$6\crc16$func$../../../usb_cdc/sie.v:524$2224.$result[15:0]$2607 [14] $flatten\u_usb_cdc.\u_sie.$6\crc16$func$../../../usb_cdc/sie.v:524$2224.$result[15:0]$2607 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15896 [14:13] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$7\crc16$func$../../../usb_cdc/sie.v:524$2224.$result[15:0]$2611 [15] $auto$opt_expr.cc:205:group_cell_inputs$15903 [1:0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$7\crc16$func$../../../usb_cdc/sie.v:524$2224.$result[15:0]$2611 [14] $auto$opt_expr.cc:205:group_cell_inputs$15903 [12:2] $flatten\u_usb_cdc.\u_sie.$7\crc16$func$../../../usb_cdc/sie.v:524$2224.$result[15:0]$2611 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$15896 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$3783:
      Old ports: A={ $flatten\u_usb_cdc.\u_sie.$5\crc16$func$../../../usb_cdc/sie.v:524$2224.$result[15:0]$2603 [14] $auto$opt_expr.cc:205:group_cell_inputs$15889 [12:1] $flatten\u_usb_cdc.\u_sie.$5\crc16$func$../../../usb_cdc/sie.v:524$2224.$result[15:0]$2603 [1] $auto$opt_expr.cc:205:group_cell_inputs$15889 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15889 [14] $auto$opt_expr.cc:205:group_cell_inputs$15889 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$15889 [13] $auto$opt_expr.cc:205:group_cell_inputs$15889 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$6\crc16$func$../../../usb_cdc/sie.v:524$2224.$result[15:0]$2607 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$15896 [12:1] $flatten\u_usb_cdc.\u_sie.$6\crc16$func$../../../usb_cdc/sie.v:524$2224.$result[15:0]$2607 [1] $auto$opt_expr.cc:205:group_cell_inputs$15896 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$5\crc16$func$../../../usb_cdc/sie.v:524$2224.$result[15:0]$2603 [14] $flatten\u_usb_cdc.\u_sie.$5\crc16$func$../../../usb_cdc/sie.v:524$2224.$result[15:0]$2603 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15889 [14:13] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$6\crc16$func$../../../usb_cdc/sie.v:524$2224.$result[15:0]$2607 [15] $auto$opt_expr.cc:205:group_cell_inputs$15896 [1:0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$6\crc16$func$../../../usb_cdc/sie.v:524$2224.$result[15:0]$2607 [14] $auto$opt_expr.cc:205:group_cell_inputs$15896 [12:2] $flatten\u_usb_cdc.\u_sie.$6\crc16$func$../../../usb_cdc/sie.v:524$2224.$result[15:0]$2607 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$15889 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$3794:
      Old ports: A={ $flatten\u_usb_cdc.\u_sie.$4\crc16$func$../../../usb_cdc/sie.v:524$2224.$result[15:0]$2599 [14] $auto$opt_expr.cc:205:group_cell_inputs$15882 [12:1] $flatten\u_usb_cdc.\u_sie.$4\crc16$func$../../../usb_cdc/sie.v:524$2224.$result[15:0]$2599 [1] $auto$opt_expr.cc:205:group_cell_inputs$15882 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15882 [14] $auto$opt_expr.cc:205:group_cell_inputs$15882 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$15882 [13] $auto$opt_expr.cc:205:group_cell_inputs$15882 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$5\crc16$func$../../../usb_cdc/sie.v:524$2224.$result[15:0]$2603 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$15889 [12:1] $flatten\u_usb_cdc.\u_sie.$5\crc16$func$../../../usb_cdc/sie.v:524$2224.$result[15:0]$2603 [1] $auto$opt_expr.cc:205:group_cell_inputs$15889 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$4\crc16$func$../../../usb_cdc/sie.v:524$2224.$result[15:0]$2599 [14] $flatten\u_usb_cdc.\u_sie.$4\crc16$func$../../../usb_cdc/sie.v:524$2224.$result[15:0]$2599 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15882 [14:13] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$5\crc16$func$../../../usb_cdc/sie.v:524$2224.$result[15:0]$2603 [15] $auto$opt_expr.cc:205:group_cell_inputs$15889 [1:0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$5\crc16$func$../../../usb_cdc/sie.v:524$2224.$result[15:0]$2603 [14] $auto$opt_expr.cc:205:group_cell_inputs$15889 [12:2] $flatten\u_usb_cdc.\u_sie.$5\crc16$func$../../../usb_cdc/sie.v:524$2224.$result[15:0]$2603 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$15882 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$3805:
      Old ports: A={ $flatten\u_usb_cdc.\u_sie.$3\crc16$func$../../../usb_cdc/sie.v:524$2224.$result[15:0]$2595 [14] $auto$opt_expr.cc:205:group_cell_inputs$15875 [12:1] $flatten\u_usb_cdc.\u_sie.$3\crc16$func$../../../usb_cdc/sie.v:524$2224.$result[15:0]$2595 [1] $auto$opt_expr.cc:205:group_cell_inputs$15875 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15875 [14] $auto$opt_expr.cc:205:group_cell_inputs$15875 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$15875 [13] $auto$opt_expr.cc:205:group_cell_inputs$15875 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$4\crc16$func$../../../usb_cdc/sie.v:524$2224.$result[15:0]$2599 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$15882 [12:1] $flatten\u_usb_cdc.\u_sie.$4\crc16$func$../../../usb_cdc/sie.v:524$2224.$result[15:0]$2599 [1] $auto$opt_expr.cc:205:group_cell_inputs$15882 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$3\crc16$func$../../../usb_cdc/sie.v:524$2224.$result[15:0]$2595 [14] $flatten\u_usb_cdc.\u_sie.$3\crc16$func$../../../usb_cdc/sie.v:524$2224.$result[15:0]$2595 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15875 [14:13] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$4\crc16$func$../../../usb_cdc/sie.v:524$2224.$result[15:0]$2599 [15] $auto$opt_expr.cc:205:group_cell_inputs$15882 [1:0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$4\crc16$func$../../../usb_cdc/sie.v:524$2224.$result[15:0]$2599 [14] $auto$opt_expr.cc:205:group_cell_inputs$15882 [12:2] $flatten\u_usb_cdc.\u_sie.$4\crc16$func$../../../usb_cdc/sie.v:524$2224.$result[15:0]$2599 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$15875 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$3957:
      Old ports: A=8'11000011, B=8'01001011, Y=$flatten\u_usb_cdc.\u_sie.$8\tx_data[7:0]
      New ports: A=2'10, B=2'01, Y={ $flatten\u_usb_cdc.\u_sie.$8\tx_data[7:0] [7] $flatten\u_usb_cdc.\u_sie.$8\tx_data[7:0] [3] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$8\tx_data[7:0] [6:4] $flatten\u_usb_cdc.\u_sie.$8\tx_data[7:0] [2:0] } = 6'100011
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$3978:
      Old ports: A=4'0011, B=4'1011, Y=$flatten\u_usb_cdc.\u_sie.$13\pid_d[3:0]
      New ports: A=1'0, B=1'1, Y=$flatten\u_usb_cdc.\u_sie.$13\pid_d[3:0] [3]
      New connections: $flatten\u_usb_cdc.\u_sie.$13\pid_d[3:0] [2:0] = 3'011
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$4455:
      Old ports: A=4'0010, B=4'1010, Y=$flatten\u_usb_cdc.\u_sie.$7\pid_d[3:0]
      New ports: A=1'0, B=1'1, Y=$flatten\u_usb_cdc.\u_sie.$7\pid_d[3:0] [3]
      New connections: $flatten\u_usb_cdc.\u_sie.$7\pid_d[3:0] [2:0] = 3'010
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$4996:
      Old ports: A={ $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:530$2225.$result[15:0]$2662 [14] $auto$opt_expr.cc:205:group_cell_inputs$15917 [12:1] $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:530$2225.$result[15:0]$2662 [1] $auto$opt_expr.cc:205:group_cell_inputs$15917 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15917 [14] $auto$opt_expr.cc:205:group_cell_inputs$15917 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$15917 [13] $auto$opt_expr.cc:205:group_cell_inputs$15917 [0] 1'1 }, Y=$flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:524$2224.$result[15:0]$2623
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:530$2225.$result[15:0]$2662 [14] $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:530$2225.$result[15:0]$2662 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15917 [14:13] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:524$2224.$result[15:0]$2623 [15] $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:524$2224.$result[15:0]$2623 [2] $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:524$2224.$result[15:0]$2623 [0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:524$2224.$result[15:0]$2623 [14:3] $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:524$2224.$result[15:0]$2623 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$15917 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$5115:
      Old ports: A={ \u_usb_cdc.u_sie.crc16_q [14:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15868 [14] \u_usb_cdc.u_sie.crc16_q [13:2] $auto$opt_expr.cc:205:group_cell_inputs$15868 [13] \u_usb_cdc.u_sie.crc16_q [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$3\crc16$func$../../../usb_cdc/sie.v:524$2224.$result[15:0]$2595 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$15875 [12:1] $flatten\u_usb_cdc.\u_sie.$3\crc16$func$../../../usb_cdc/sie.v:524$2224.$result[15:0]$2595 [1] $auto$opt_expr.cc:205:group_cell_inputs$15875 [0] }
      New ports: A={ \u_usb_cdc.u_sie.crc16_q [14] \u_usb_cdc.u_sie.crc16_q [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15868 [14:13] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$3\crc16$func$../../../usb_cdc/sie.v:524$2224.$result[15:0]$2595 [15] $auto$opt_expr.cc:205:group_cell_inputs$15875 [1:0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$3\crc16$func$../../../usb_cdc/sie.v:524$2224.$result[15:0]$2595 [14] $auto$opt_expr.cc:205:group_cell_inputs$15875 [12:2] $flatten\u_usb_cdc.\u_sie.$3\crc16$func$../../../usb_cdc/sie.v:524$2224.$result[15:0]$2595 [1] } = { \u_usb_cdc.u_sie.crc16_q [13:2] \u_usb_cdc.u_sie.crc16_q [0] }
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$6164:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$15863 [2:1] $flatten\u_usb_cdc.\u_sie.$13\crc5$func$../../../usb_cdc/sie.v:495$2222.$result[4:0]$2580 [1] $auto$opt_expr.cc:205:group_cell_inputs$15863 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15863 [2:1] $auto$opt_expr.cc:205:group_cell_inputs$15863 [3] $auto$opt_expr.cc:205:group_cell_inputs$15863 [0] 1'1 }, Y=$flatten\u_usb_cdc.\u_sie.$14\crc5$func$../../../usb_cdc/sie.v:495$2222.$result[4:0]$2584
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$13\crc5$func$../../../usb_cdc/sie.v:495$2222.$result[4:0]$2580 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15863 [3] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$14\crc5$func$../../../usb_cdc/sie.v:495$2222.$result[4:0]$2584 [2] $flatten\u_usb_cdc.\u_sie.$14\crc5$func$../../../usb_cdc/sie.v:495$2222.$result[4:0]$2584 [0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$14\crc5$func$../../../usb_cdc/sie.v:495$2222.$result[4:0]$2584 [4:3] $flatten\u_usb_cdc.\u_sie.$14\crc5$func$../../../usb_cdc/sie.v:495$2222.$result[4:0]$2584 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$15863 [2:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$6183:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$15858 [2:1] $flatten\u_usb_cdc.\u_sie.$12\crc5$func$../../../usb_cdc/sie.v:495$2222.$result[4:0]$2576 [1] $auto$opt_expr.cc:205:group_cell_inputs$15858 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15858 [2:1] $auto$opt_expr.cc:205:group_cell_inputs$15858 [3] $auto$opt_expr.cc:205:group_cell_inputs$15858 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$13\crc5$func$../../../usb_cdc/sie.v:495$2222.$result[4:0]$2580 [4] $auto$opt_expr.cc:205:group_cell_inputs$15863 [2:1] $flatten\u_usb_cdc.\u_sie.$13\crc5$func$../../../usb_cdc/sie.v:495$2222.$result[4:0]$2580 [1] $auto$opt_expr.cc:205:group_cell_inputs$15863 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$12\crc5$func$../../../usb_cdc/sie.v:495$2222.$result[4:0]$2576 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15858 [3] 1'1 }, Y=$auto$opt_expr.cc:205:group_cell_inputs$15863 [1:0]
      New connections: { $flatten\u_usb_cdc.\u_sie.$13\crc5$func$../../../usb_cdc/sie.v:495$2222.$result[4:0]$2580 [4] $auto$opt_expr.cc:205:group_cell_inputs$15863 [2] $flatten\u_usb_cdc.\u_sie.$13\crc5$func$../../../usb_cdc/sie.v:495$2222.$result[4:0]$2580 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$15858 [2:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$6202:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$15853 [2:1] $flatten\u_usb_cdc.\u_sie.$11\crc5$func$../../../usb_cdc/sie.v:495$2222.$result[4:0]$2572 [1] $auto$opt_expr.cc:205:group_cell_inputs$15853 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15853 [2:1] $auto$opt_expr.cc:205:group_cell_inputs$15853 [3] $auto$opt_expr.cc:205:group_cell_inputs$15853 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$12\crc5$func$../../../usb_cdc/sie.v:495$2222.$result[4:0]$2576 [4] $auto$opt_expr.cc:205:group_cell_inputs$15858 [2:1] $flatten\u_usb_cdc.\u_sie.$12\crc5$func$../../../usb_cdc/sie.v:495$2222.$result[4:0]$2576 [1] $auto$opt_expr.cc:205:group_cell_inputs$15858 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$11\crc5$func$../../../usb_cdc/sie.v:495$2222.$result[4:0]$2572 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15853 [3] 1'1 }, Y=$auto$opt_expr.cc:205:group_cell_inputs$15858 [1:0]
      New connections: { $flatten\u_usb_cdc.\u_sie.$12\crc5$func$../../../usb_cdc/sie.v:495$2222.$result[4:0]$2576 [4] $auto$opt_expr.cc:205:group_cell_inputs$15858 [2] $flatten\u_usb_cdc.\u_sie.$12\crc5$func$../../../usb_cdc/sie.v:495$2222.$result[4:0]$2576 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$15853 [2:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$6221:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$15848 [2:1] $flatten\u_usb_cdc.\u_sie.$10\crc5$func$../../../usb_cdc/sie.v:495$2222.$result[4:0]$2568 [1] $auto$opt_expr.cc:205:group_cell_inputs$15848 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15848 [2:1] $auto$opt_expr.cc:205:group_cell_inputs$15848 [3] $auto$opt_expr.cc:205:group_cell_inputs$15848 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$11\crc5$func$../../../usb_cdc/sie.v:495$2222.$result[4:0]$2572 [4] $auto$opt_expr.cc:205:group_cell_inputs$15853 [2:1] $flatten\u_usb_cdc.\u_sie.$11\crc5$func$../../../usb_cdc/sie.v:495$2222.$result[4:0]$2572 [1] $auto$opt_expr.cc:205:group_cell_inputs$15853 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$10\crc5$func$../../../usb_cdc/sie.v:495$2222.$result[4:0]$2568 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15848 [3] 1'1 }, Y=$auto$opt_expr.cc:205:group_cell_inputs$15853 [1:0]
      New connections: { $flatten\u_usb_cdc.\u_sie.$11\crc5$func$../../../usb_cdc/sie.v:495$2222.$result[4:0]$2572 [4] $auto$opt_expr.cc:205:group_cell_inputs$15853 [2] $flatten\u_usb_cdc.\u_sie.$11\crc5$func$../../../usb_cdc/sie.v:495$2222.$result[4:0]$2572 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$15848 [2:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$6240:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$15843 [2:1] $flatten\u_usb_cdc.\u_sie.$9\crc5$func$../../../usb_cdc/sie.v:495$2222.$result[4:0]$2564 [1] $auto$opt_expr.cc:205:group_cell_inputs$15843 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15843 [2:1] $auto$opt_expr.cc:205:group_cell_inputs$15843 [3] $auto$opt_expr.cc:205:group_cell_inputs$15843 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$10\crc5$func$../../../usb_cdc/sie.v:495$2222.$result[4:0]$2568 [4] $auto$opt_expr.cc:205:group_cell_inputs$15848 [2:1] $flatten\u_usb_cdc.\u_sie.$10\crc5$func$../../../usb_cdc/sie.v:495$2222.$result[4:0]$2568 [1] $auto$opt_expr.cc:205:group_cell_inputs$15848 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$9\crc5$func$../../../usb_cdc/sie.v:495$2222.$result[4:0]$2564 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15843 [3] 1'1 }, Y=$auto$opt_expr.cc:205:group_cell_inputs$15848 [1:0]
      New connections: { $flatten\u_usb_cdc.\u_sie.$10\crc5$func$../../../usb_cdc/sie.v:495$2222.$result[4:0]$2568 [4] $auto$opt_expr.cc:205:group_cell_inputs$15848 [2] $flatten\u_usb_cdc.\u_sie.$10\crc5$func$../../../usb_cdc/sie.v:495$2222.$result[4:0]$2568 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$15843 [2:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$6259:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$15838 [2:1] $flatten\u_usb_cdc.\u_sie.$8\crc5$func$../../../usb_cdc/sie.v:495$2222.$result[4:0]$2560 [1] $auto$opt_expr.cc:205:group_cell_inputs$15838 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15838 [2:1] $auto$opt_expr.cc:205:group_cell_inputs$15838 [3] $auto$opt_expr.cc:205:group_cell_inputs$15838 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$9\crc5$func$../../../usb_cdc/sie.v:495$2222.$result[4:0]$2564 [4] $auto$opt_expr.cc:205:group_cell_inputs$15843 [2:1] $flatten\u_usb_cdc.\u_sie.$9\crc5$func$../../../usb_cdc/sie.v:495$2222.$result[4:0]$2564 [1] $auto$opt_expr.cc:205:group_cell_inputs$15843 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$8\crc5$func$../../../usb_cdc/sie.v:495$2222.$result[4:0]$2560 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15838 [3] 1'1 }, Y=$auto$opt_expr.cc:205:group_cell_inputs$15843 [1:0]
      New connections: { $flatten\u_usb_cdc.\u_sie.$9\crc5$func$../../../usb_cdc/sie.v:495$2222.$result[4:0]$2564 [4] $auto$opt_expr.cc:205:group_cell_inputs$15843 [2] $flatten\u_usb_cdc.\u_sie.$9\crc5$func$../../../usb_cdc/sie.v:495$2222.$result[4:0]$2564 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$15838 [2:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$6278:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$15833 [2:1] $flatten\u_usb_cdc.\u_sie.$7\crc5$func$../../../usb_cdc/sie.v:495$2222.$result[4:0]$2556 [1] $auto$opt_expr.cc:205:group_cell_inputs$15833 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15833 [2:1] $auto$opt_expr.cc:205:group_cell_inputs$15833 [3] $auto$opt_expr.cc:205:group_cell_inputs$15833 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$8\crc5$func$../../../usb_cdc/sie.v:495$2222.$result[4:0]$2560 [4] $auto$opt_expr.cc:205:group_cell_inputs$15838 [2:1] $flatten\u_usb_cdc.\u_sie.$8\crc5$func$../../../usb_cdc/sie.v:495$2222.$result[4:0]$2560 [1] $auto$opt_expr.cc:205:group_cell_inputs$15838 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$7\crc5$func$../../../usb_cdc/sie.v:495$2222.$result[4:0]$2556 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15833 [3] 1'1 }, Y=$auto$opt_expr.cc:205:group_cell_inputs$15838 [1:0]
      New connections: { $flatten\u_usb_cdc.\u_sie.$8\crc5$func$../../../usb_cdc/sie.v:495$2222.$result[4:0]$2560 [4] $auto$opt_expr.cc:205:group_cell_inputs$15838 [2] $flatten\u_usb_cdc.\u_sie.$8\crc5$func$../../../usb_cdc/sie.v:495$2222.$result[4:0]$2560 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$15833 [2:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$6297:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$15828 [2:1] $flatten\u_usb_cdc.\u_sie.$6\crc5$func$../../../usb_cdc/sie.v:495$2222.$result[4:0]$2552 [1] $auto$opt_expr.cc:205:group_cell_inputs$15828 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15828 [2:1] $auto$opt_expr.cc:205:group_cell_inputs$15828 [3] $auto$opt_expr.cc:205:group_cell_inputs$15828 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$7\crc5$func$../../../usb_cdc/sie.v:495$2222.$result[4:0]$2556 [4] $auto$opt_expr.cc:205:group_cell_inputs$15833 [2:1] $flatten\u_usb_cdc.\u_sie.$7\crc5$func$../../../usb_cdc/sie.v:495$2222.$result[4:0]$2556 [1] $auto$opt_expr.cc:205:group_cell_inputs$15833 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$6\crc5$func$../../../usb_cdc/sie.v:495$2222.$result[4:0]$2552 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15828 [3] 1'1 }, Y=$auto$opt_expr.cc:205:group_cell_inputs$15833 [1:0]
      New connections: { $flatten\u_usb_cdc.\u_sie.$7\crc5$func$../../../usb_cdc/sie.v:495$2222.$result[4:0]$2556 [4] $auto$opt_expr.cc:205:group_cell_inputs$15833 [2] $flatten\u_usb_cdc.\u_sie.$7\crc5$func$../../../usb_cdc/sie.v:495$2222.$result[4:0]$2556 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$15828 [2:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$6316:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$15823 [2:1] $flatten\u_usb_cdc.\u_sie.$5\crc5$func$../../../usb_cdc/sie.v:495$2222.$result[4:0]$2548 [1] $auto$opt_expr.cc:205:group_cell_inputs$15823 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15823 [2:1] $auto$opt_expr.cc:205:group_cell_inputs$15823 [3] $auto$opt_expr.cc:205:group_cell_inputs$15823 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$6\crc5$func$../../../usb_cdc/sie.v:495$2222.$result[4:0]$2552 [4] $auto$opt_expr.cc:205:group_cell_inputs$15828 [2:1] $flatten\u_usb_cdc.\u_sie.$6\crc5$func$../../../usb_cdc/sie.v:495$2222.$result[4:0]$2552 [1] $auto$opt_expr.cc:205:group_cell_inputs$15828 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$5\crc5$func$../../../usb_cdc/sie.v:495$2222.$result[4:0]$2548 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15823 [3] 1'1 }, Y=$auto$opt_expr.cc:205:group_cell_inputs$15828 [1:0]
      New connections: { $flatten\u_usb_cdc.\u_sie.$6\crc5$func$../../../usb_cdc/sie.v:495$2222.$result[4:0]$2552 [4] $auto$opt_expr.cc:205:group_cell_inputs$15828 [2] $flatten\u_usb_cdc.\u_sie.$6\crc5$func$../../../usb_cdc/sie.v:495$2222.$result[4:0]$2552 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$15823 [2:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$6335:
      Old ports: A={ 1'1 $auto$opt_expr.cc:205:group_cell_inputs$15818 [1] $auto$opt_expr.cc:205:group_cell_inputs$15818 [2] $auto$opt_expr.cc:205:group_cell_inputs$15818 [0] 1'1 }, B={ 1'1 $auto$opt_expr.cc:205:group_cell_inputs$15818 [1] $auto$wreduce.cc:455:run$15634 [1] $auto$opt_expr.cc:205:group_cell_inputs$15818 [0] 1'0 }, Y={ $flatten\u_usb_cdc.\u_sie.$5\crc5$func$../../../usb_cdc/sie.v:495$2222.$result[4:0]$2548 [4] $auto$opt_expr.cc:205:group_cell_inputs$15823 [2:1] $flatten\u_usb_cdc.\u_sie.$5\crc5$func$../../../usb_cdc/sie.v:495$2222.$result[4:0]$2548 [1] $auto$opt_expr.cc:205:group_cell_inputs$15823 [0] }
      New ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$15818 [2] 1'1 }, B={ $auto$wreduce.cc:455:run$15634 [1] 1'0 }, Y=$auto$opt_expr.cc:205:group_cell_inputs$15823 [1:0]
      New connections: { $flatten\u_usb_cdc.\u_sie.$5\crc5$func$../../../usb_cdc/sie.v:495$2222.$result[4:0]$2548 [4] $auto$opt_expr.cc:205:group_cell_inputs$15823 [2] $flatten\u_usb_cdc.\u_sie.$5\crc5$func$../../../usb_cdc/sie.v:495$2222.$result[4:0]$2548 [1] } = { 1'1 $auto$opt_expr.cc:205:group_cell_inputs$15818 [1:0] }
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$6354:
      Old ports: A=3'011, B=3'110, Y={ $auto$opt_expr.cc:205:group_cell_inputs$15818 [1] $auto$wreduce.cc:455:run$15634 [1] $auto$opt_expr.cc:205:group_cell_inputs$15818 [0] }
      New ports: A=2'01, B=2'10, Y=$auto$opt_expr.cc:205:group_cell_inputs$15818 [1:0]
      New connections: $auto$wreduce.cc:455:run$15634 [1] = 1'1
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.$procmux$8007: $auto$opt_reduce.cc:134:opt_pmux$13616
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12469:
      Old ports: A=8'00000000, B=8'10000000, Y=$auto$wreduce.cc:455:run$15636 [7:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:455:run$15636 [7]
      New connections: $auto$wreduce.cc:455:run$15636 [6:0] = 7'0000000
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12560:
      Old ports: A={ 1'1 $auto$wreduce.cc:455:run$15636 [7:0] }, B=9'100000000, Y=$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$7\shift_register_d[8:0]
      New ports: A=$auto$wreduce.cc:455:run$15636 [7:0], B=8'00000000, Y=$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$7\shift_register_d[8:0] [7:0]
      New connections: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$7\shift_register_d[8:0] [8] = 1'1
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$13051:
      Old ports: A=2'11, B=2'00, Y=$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$3\nrzi[1:0]
      New ports: A=1'1, B=1'0, Y=$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$3\nrzi[1:0] [0]
      New connections: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$3\nrzi[1:0] [1] = $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$3\nrzi[1:0] [0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13119:
      Old ports: A=3'011, B=3'111, Y=$flatten\u_usb_cdc.\u_sie.\u_phy_tx.$7\bit_cnt_d[2:0]
      New ports: A=1'0, B=1'1, Y=$flatten\u_usb_cdc.\u_sie.\u_phy_tx.$7\bit_cnt_d[2:0] [2]
      New connections: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$7\bit_cnt_d[2:0] [1:0] = 2'11
  Optimizing cells in module \soc.
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$4098:
      Old ports: A=$flatten\u_usb_cdc.\u_sie.$8\tx_data[7:0], B=8'01011010, Y=$flatten\u_usb_cdc.\u_sie.$6\tx_data[7:0]
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$8\tx_data[7:0] [7] 1'0 $flatten\u_usb_cdc.\u_sie.$8\tx_data[7:0] [3] 1'1 }, B=4'0110, Y={ $flatten\u_usb_cdc.\u_sie.$6\tx_data[7:0] [7] $flatten\u_usb_cdc.\u_sie.$6\tx_data[7:0] [4:3] $flatten\u_usb_cdc.\u_sie.$6\tx_data[7:0] [0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$6\tx_data[7:0] [6:5] $flatten\u_usb_cdc.\u_sie.$6\tx_data[7:0] [2:1] } = 4'1001
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$4116:
      Old ports: A=$flatten\u_usb_cdc.\u_sie.$13\pid_d[3:0], B=4'1010, Y=$flatten\u_usb_cdc.\u_sie.$11\pid_d[3:0]
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$13\pid_d[3:0] [3] 1'1 }, B=2'10, Y={ $flatten\u_usb_cdc.\u_sie.$11\pid_d[3:0] [3] $flatten\u_usb_cdc.\u_sie.$11\pid_d[3:0] [0] }
      New connections: $flatten\u_usb_cdc.\u_sie.$11\pid_d[3:0] [2:1] = 2'01
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$4570:
      Old ports: A=$flatten\u_usb_cdc.\u_sie.$7\pid_d[3:0], B=4'1110, Y=$flatten\u_usb_cdc.\u_sie.$4\pid_d[3:0]
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$7\pid_d[3:0] [3] 1'0 }, B=2'11, Y=$flatten\u_usb_cdc.\u_sie.$4\pid_d[3:0] [3:2]
      New connections: $flatten\u_usb_cdc.\u_sie.$4\pid_d[3:0] [1:0] = 2'10
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12560:
      Old ports: A=$auto$wreduce.cc:455:run$15636 [7:0], B=8'00000000, Y=$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$7\shift_register_d[8:0] [7:0]
      New ports: A=$auto$wreduce.cc:455:run$15636 [7], B=1'0, Y=$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$7\shift_register_d[8:0] [7]
      New connections: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$7\shift_register_d[8:0] [6:0] = 7'0000000
  Optimizing cells in module \soc.
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$4236:
      Old ports: A=$flatten\u_usb_cdc.\u_sie.$6\tx_data[7:0], B=8'00011110, Y=$flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0]
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$6\tx_data[7:0] [7] 1'1 $flatten\u_usb_cdc.\u_sie.$6\tx_data[7:0] [4:3] 1'0 $flatten\u_usb_cdc.\u_sie.$6\tx_data[7:0] [0] }, B=6'001110, Y={ $flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0] [7:6] $flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0] [4:2] $flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0] [0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0] [5] $flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0] [1] } = 2'01
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$4251:
      Old ports: A=$flatten\u_usb_cdc.\u_sie.$11\pid_d[3:0], B=4'1110, Y=$flatten\u_usb_cdc.\u_sie.$8\pid_d[3:0]
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$11\pid_d[3:0] [3] 1'0 $flatten\u_usb_cdc.\u_sie.$11\pid_d[3:0] [0] }, B=3'110, Y={ $flatten\u_usb_cdc.\u_sie.$8\pid_d[3:0] [3:2] $flatten\u_usb_cdc.\u_sie.$8\pid_d[3:0] [0] }
      New connections: $flatten\u_usb_cdc.\u_sie.$8\pid_d[3:0] [1] = 1'1
  Optimizing cells in module \soc.
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$4317:
      Old ports: A=8'00000000, B=$flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0], Y=$flatten\u_usb_cdc.\u_sie.$3\tx_data[7:0]
      New ports: A=7'0000000, B={ $flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0] [7:6] $flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0] [4:2] 1'1 $flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0] [0] }, Y={ $flatten\u_usb_cdc.\u_sie.$3\tx_data[7:0] [7:6] $flatten\u_usb_cdc.\u_sie.$3\tx_data[7:0] [4:0] }
      New connections: $flatten\u_usb_cdc.\u_sie.$3\tx_data[7:0] [5] = 1'0
  Optimizing cells in module \soc.
Performed a total of 44 changes.

13.29.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\soc'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

13.29.6. Executing OPT_DFF pass (perform DFF optimizations).

13.29.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \soc..
Removed 3 unused cells and 14 unused wires.
<suppressed ~4 debug messages>

13.29.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module soc.
<suppressed ~3 debug messages>

13.29.9. Rerunning OPT passes. (Maybe there is more to do..)

13.29.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \soc..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~134 debug messages>

13.29.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \soc.
Performed a total of 0 changes.

13.29.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\soc'.
Removed a total of 0 cells.

13.29.13. Executing OPT_DFF pass (perform DFF optimizations).

13.29.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \soc..
Removed 1 unused cells and 2 unused wires.
<suppressed ~2 debug messages>

13.29.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module soc.

13.29.16. Rerunning OPT passes. (Maybe there is more to do..)

13.29.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \soc..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~134 debug messages>

13.29.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \soc.
Performed a total of 0 changes.

13.29.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\soc'.
Removed a total of 0 cells.

13.29.20. Executing OPT_DFF pass (perform DFF optimizations).

13.29.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \soc..

13.29.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module soc.

13.29.23. Finished OPT passes. (There is nothing left to do.)

13.30. Executing ICE40_WRAPCARRY pass (wrap carries).

13.31. Executing TECHMAP pass (map to technology primitives).

13.31.1. Executing Verilog-2005 frontend: /home/santo/rep/oss-cad-suite/lib/../share/yosys/techmap.v
Parsing Verilog input from `/home/santo/rep/oss-cad-suite/lib/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

13.31.2. Executing Verilog-2005 frontend: /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v
Parsing Verilog input from `/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_ice40_alu'.
Successfully finished Verilog frontend.

13.31.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $ne.
Using template $paramod$c3cd1564c35d873179656addd6052d7ea8b6d991\_80_ice40_alu for cells of type $alu.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $adffe.
Using extmapper simplemap for cells of type $adff.
Using extmapper simplemap for cells of type $dff.
Using template $paramod$175e67c02b86e96b1288b9dc100122520d7240d8\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $logic_and.
Using extmapper simplemap for cells of type $logic_or.
Using template $paramod$645fe0cc96ae5edb83bff90cc2c78f4a20ca3e3c\_90_pmux for cells of type $pmux.
Using template $paramod$97565c3687be688407d1272a293bd9d0ae6852dc\_90_pmux for cells of type $pmux.
Using template $paramod$33afdd83bf3811dac2de7a968d39eea5718691bc\_90_pmux for cells of type $pmux.
Using template $paramod$32a7b7b86c07519b7537abc18e96f0331f97914d\_80_ice40_alu for cells of type $alu.
Using template $paramod$dfca81329cbbac01700318224209a5f2318c7128\_80_ice40_alu for cells of type $alu.
Using template $paramod$c4905825bb8ecc38b98eb4167e8b007447af7884\_80_ice40_alu for cells of type $alu.
Using extmapper simplemap for cells of type $xor.
Using template $paramod$150d098cb9cca1819459bc5073194c8c53d2862d\_80_ice40_alu for cells of type $alu.
Using template $paramod$080e6a70eb8bfa1ccf22d9718e795074645029a4\_80_ice40_alu for cells of type $alu.
Using extmapper simplemap for cells of type $reduce_bool.
Using template $paramod$a950948e19702336540a1f557d0a91306bdb9188\_80_ice40_alu for cells of type $alu.
Using extmapper simplemap for cells of type $reduce_xor.
Using template $paramod$3e2546d640bb80c4407ce51aec1dbdbdc5bff143\_80_ice40_alu for cells of type $alu.
Using template $paramod$constmap:7e3f5d4b684aa3ac379b62a08c2a9e6d6dc4bb29$paramod$eacfaeba4ea50a06fb8ffc8eb3adc88eae96c4f4\_90_shift_shiftx for cells of type $shift.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
Creating constmapped module `$paramod$constmap:883089b1f890d0c2382a27060a288e9802f49443$paramod$eacfaeba4ea50a06fb8ffc8eb3adc88eae96c4f4\_90_shift_shiftx'.

13.31.34. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:883089b1f890d0c2382a27060a288e9802f49443$paramod$eacfaeba4ea50a06fb8ffc8eb3adc88eae96c4f4\_90_shift_shiftx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$21068.
    dead port 2/2 on $mux $procmux$21062.
    dead port 2/2 on $mux $procmux$21056.
    dead port 2/2 on $mux $procmux$21050.
    dead port 2/2 on $mux $procmux$21044.
    dead port 2/2 on $mux $procmux$21038.
    dead port 2/2 on $mux $procmux$21032.
    dead port 2/2 on $mux $procmux$21026.
Removed 8 multiplexer ports.
<suppressed ~1324 debug messages>

13.31.35. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:883089b1f890d0c2382a27060a288e9802f49443$paramod$eacfaeba4ea50a06fb8ffc8eb3adc88eae96c4f4\_90_shift_shiftx.
<suppressed ~26 debug messages>
Removed 0 unused cells and 13 unused wires.
Using template $paramod$constmap:883089b1f890d0c2382a27060a288e9802f49443$paramod$eacfaeba4ea50a06fb8ffc8eb3adc88eae96c4f4\_90_shift_shiftx for cells of type $shift.
Using template $paramod$943564b9366bbc392bf4bbc801aa0a2d7742a4e0\_80_ice40_alu for cells of type $alu.
Using template $paramod$constmap:a613a988efaee6fe68bd2154434accbfa7125b32$paramod$c414f9c4e0e82e8c11577c1142e59cbae97a9ea8\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$103b4016182df467cceab67bcf3e18e6361ec0fd\_80_ice40_alu for cells of type $alu.
Using template $paramod$5fb3cea3e36078ed44b85aadf768a6588af6651e\_80_ice40_alu for cells of type $alu.
Using template $paramod$constmap:4e7e45ce6b7eb9978490bdc07e7e383bc38d7e34$paramod$962bb79c2a50a422516483c1c9c06046761917ac\_90_shift_shiftx for cells of type $shiftx.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
Creating constmapped module `$paramod$constmap:82222595ca9fea1342c0f62c20b7f809b1681574$paramod$962bb79c2a50a422516483c1c9c06046761917ac\_90_shift_shiftx'.

13.31.52. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:82222595ca9fea1342c0f62c20b7f809b1681574$paramod$962bb79c2a50a422516483c1c9c06046761917ac\_90_shift_shiftx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$22396.
    dead port 2/2 on $mux $procmux$22390.
    dead port 2/2 on $mux $procmux$22384.
    dead port 2/2 on $mux $procmux$22378.
Removed 4 multiplexer ports.
<suppressed ~543 debug messages>

13.31.53. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:82222595ca9fea1342c0f62c20b7f809b1681574$paramod$962bb79c2a50a422516483c1c9c06046761917ac\_90_shift_shiftx.
<suppressed ~3 debug messages>
Removed 0 unused cells and 11 unused wires.
Using template $paramod$constmap:82222595ca9fea1342c0f62c20b7f809b1681574$paramod$962bb79c2a50a422516483c1c9c06046761917ac\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$constmap:53a9ac32ad51c11658ef23d5fcf8fa5cf6213ac0$paramod$a8cfcea73804d96225eed696f5f5e82df8bd3cc9\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$constmap:cc753177e9e8bffd8b532faf7c0c91f2b219af97$paramod$0ce2d64320caea7c7ad9926dc0b17e0a25fc2cca\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$3ef7d3dd227da7627a99c5e5a6a4deb817573e39\_80_ice40_alu for cells of type $alu.
Using template $paramod$constmap:7a3c859324006024edac794b5a24ec53756f2462$paramod$cec5ca1bfd128d9a84d9c26c6ed23b524ca7f165\_90_shift_shiftx for cells of type $shift.
Using template $paramod$521ce43182eecb9f60c72393a788160d2c356bf5\_90_pmux for cells of type $pmux.
Using template $paramod$32e7c4d6f92ff4337599ece53082d2e88a82a9f2\_90_pmux for cells of type $pmux.
Using template $paramod$c5c783b17ab1d780abfad8cfe6563a0a7b47a3b0\_90_pmux for cells of type $pmux.
Using template $paramod$b756e651b7db7aeb455331d9a2df073db93fcc2e\_90_pmux for cells of type $pmux.
Using template $paramod$constmap:d7801926ab4ecd2bd3570493cb586bab22bf12ac$paramod$73504d2b3189e7a53a61f736fd84dc03bdfe7985\_90_shift_shiftx for cells of type $shift.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
Creating constmapped module `$paramod$constmap:f14ac1a913bf0589b9f845a47c705642f3d600dd$paramod$962bb79c2a50a422516483c1c9c06046761917ac\_90_shift_shiftx'.

13.31.84. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:f14ac1a913bf0589b9f845a47c705642f3d600dd$paramod$962bb79c2a50a422516483c1c9c06046761917ac\_90_shift_shiftx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$22396.
    dead port 2/2 on $mux $procmux$22390.
    dead port 2/2 on $mux $procmux$22384.
    dead port 2/2 on $mux $procmux$22378.
Removed 4 multiplexer ports.
<suppressed ~1710 debug messages>

13.31.85. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:f14ac1a913bf0589b9f845a47c705642f3d600dd$paramod$962bb79c2a50a422516483c1c9c06046761917ac\_90_shift_shiftx.
<suppressed ~3 debug messages>
Removed 0 unused cells and 11 unused wires.
Using template $paramod$constmap:f14ac1a913bf0589b9f845a47c705642f3d600dd$paramod$962bb79c2a50a422516483c1c9c06046761917ac\_90_shift_shiftx for cells of type $shiftx.
Analyzing pattern of constant bits for this cell:
Creating constmapped module `$paramod$constmap:f49bc0f13164d7abf4e9c50341e5f39f5e11d986$paramod$73504d2b3189e7a53a61f736fd84dc03bdfe7985\_90_shift_shiftx'.

13.31.86. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:f49bc0f13164d7abf4e9c50341e5f39f5e11d986$paramod$73504d2b3189e7a53a61f736fd84dc03bdfe7985\_90_shift_shiftx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$23757.
    dead port 2/2 on $mux $procmux$23751.
    dead port 2/2 on $mux $procmux$23745.
    dead port 2/2 on $mux $procmux$23739.
    dead port 2/2 on $mux $procmux$23733.
Removed 5 multiplexer ports.
<suppressed ~12 debug messages>

13.31.87. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:f49bc0f13164d7abf4e9c50341e5f39f5e11d986$paramod$73504d2b3189e7a53a61f736fd84dc03bdfe7985\_90_shift_shiftx.
<suppressed ~28 debug messages>
Removed 0 unused cells and 10 unused wires.
Using template $paramod$constmap:f49bc0f13164d7abf4e9c50341e5f39f5e11d986$paramod$73504d2b3189e7a53a61f736fd84dc03bdfe7985\_90_shift_shiftx for cells of type $shift.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
Creating constmapped module `$paramod$constmap:467d3efd1fcc3147b2fc3b611772d3baa08e6c56$paramod$962bb79c2a50a422516483c1c9c06046761917ac\_90_shift_shiftx'.

13.31.88. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:467d3efd1fcc3147b2fc3b611772d3baa08e6c56$paramod$962bb79c2a50a422516483c1c9c06046761917ac\_90_shift_shiftx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$22396.
    dead port 2/2 on $mux $procmux$22390.
    dead port 2/2 on $mux $procmux$22384.
    dead port 2/2 on $mux $procmux$22378.
Removed 4 multiplexer ports.
<suppressed ~48 debug messages>

13.31.89. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:467d3efd1fcc3147b2fc3b611772d3baa08e6c56$paramod$962bb79c2a50a422516483c1c9c06046761917ac\_90_shift_shiftx.
<suppressed ~3 debug messages>
Removed 0 unused cells and 11 unused wires.
Using template $paramod$constmap:467d3efd1fcc3147b2fc3b611772d3baa08e6c56$paramod$962bb79c2a50a422516483c1c9c06046761917ac\_90_shift_shiftx for cells of type $shiftx.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
Creating constmapped module `$paramod$constmap:53d00429d9e96058a48e1849eaa62be665db27eb$paramod$962bb79c2a50a422516483c1c9c06046761917ac\_90_shift_shiftx'.

13.31.90. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:53d00429d9e96058a48e1849eaa62be665db27eb$paramod$962bb79c2a50a422516483c1c9c06046761917ac\_90_shift_shiftx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$22396.
    dead port 2/2 on $mux $procmux$22390.
    dead port 2/2 on $mux $procmux$22384.
    dead port 2/2 on $mux $procmux$22378.
Removed 4 multiplexer ports.
<suppressed ~10 debug messages>

13.31.91. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:53d00429d9e96058a48e1849eaa62be665db27eb$paramod$962bb79c2a50a422516483c1c9c06046761917ac\_90_shift_shiftx.
<suppressed ~3 debug messages>
Removed 0 unused cells and 11 unused wires.
Using template $paramod$constmap:53d00429d9e96058a48e1849eaa62be665db27eb$paramod$962bb79c2a50a422516483c1c9c06046761917ac\_90_shift_shiftx for cells of type $shiftx.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
Creating constmapped module `$paramod$constmap:28d6f7c7c13123157439dd6cfbad5786b226ff76$paramod$73504d2b3189e7a53a61f736fd84dc03bdfe7985\_90_shift_shiftx'.

13.31.92. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:28d6f7c7c13123157439dd6cfbad5786b226ff76$paramod$73504d2b3189e7a53a61f736fd84dc03bdfe7985\_90_shift_shiftx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$23757.
    dead port 2/2 on $mux $procmux$23751.
    dead port 2/2 on $mux $procmux$23745.
    dead port 2/2 on $mux $procmux$23739.
    dead port 2/2 on $mux $procmux$23733.
Removed 5 multiplexer ports.
<suppressed ~36 debug messages>

13.31.93. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:28d6f7c7c13123157439dd6cfbad5786b226ff76$paramod$73504d2b3189e7a53a61f736fd84dc03bdfe7985\_90_shift_shiftx.
<suppressed ~35 debug messages>
Removed 51 unused cells and 69 unused wires.
Using template $paramod$constmap:28d6f7c7c13123157439dd6cfbad5786b226ff76$paramod$73504d2b3189e7a53a61f736fd84dc03bdfe7985\_90_shift_shiftx for cells of type $shift.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
Creating constmapped module `$paramod$constmap:fba0be9eb20f5f29cff898ff7c6a8bf0281be294$paramod$962bb79c2a50a422516483c1c9c06046761917ac\_90_shift_shiftx'.

13.31.94. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:fba0be9eb20f5f29cff898ff7c6a8bf0281be294$paramod$962bb79c2a50a422516483c1c9c06046761917ac\_90_shift_shiftx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$22396.
    dead port 2/2 on $mux $procmux$22390.
    dead port 2/2 on $mux $procmux$22384.
    dead port 2/2 on $mux $procmux$22378.
Removed 4 multiplexer ports.
<suppressed ~11 debug messages>

13.31.95. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:fba0be9eb20f5f29cff898ff7c6a8bf0281be294$paramod$962bb79c2a50a422516483c1c9c06046761917ac\_90_shift_shiftx.
<suppressed ~3 debug messages>
Removed 0 unused cells and 11 unused wires.
Using template $paramod$constmap:fba0be9eb20f5f29cff898ff7c6a8bf0281be294$paramod$962bb79c2a50a422516483c1c9c06046761917ac\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$f42569e367821ad1b7d52f2d157a44ce80c766dc\_90_pmux for cells of type $pmux.
Using template $paramod$0d149ffe75563ef6fcc1a3dddc59d00af28651a7\_90_pmux for cells of type $pmux.
Using template $paramod$bf2533632d512eac76dd186c0da49367e29b8e98\_90_pmux for cells of type $pmux.
Using template $paramod$ea402187f386206c0840504755479bf827f47707\_80_ice40_alu for cells of type $alu.
Using template $paramod$2e0cc1d171695aa7e0671b7fbe20133f48dc3787\_90_pmux for cells of type $pmux.
Using template $paramod$30a6a3eda691e4e16264fbb83b0421b58195fe41\_90_pmux for cells of type $pmux.
Using template $paramod$d629d85c8826a74239b9178d1930215a43b0ceb0\_90_pmux for cells of type $pmux.
Using template $paramod$b8c0a997bce700f23568a5ada79cc6781d1f5ca0\_80_ice40_alu for cells of type $alu.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
Creating constmapped module `$paramod$constmap:cbada4af54c7748d3ac120f8e5115c2c48ee47bb$paramod$962bb79c2a50a422516483c1c9c06046761917ac\_90_shift_shiftx'.

13.31.112. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:cbada4af54c7748d3ac120f8e5115c2c48ee47bb$paramod$962bb79c2a50a422516483c1c9c06046761917ac\_90_shift_shiftx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$22396.
    dead port 2/2 on $mux $procmux$22390.
    dead port 2/2 on $mux $procmux$22384.
    dead port 2/2 on $mux $procmux$22378.
Removed 4 multiplexer ports.
<suppressed ~491 debug messages>

13.31.113. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:cbada4af54c7748d3ac120f8e5115c2c48ee47bb$paramod$962bb79c2a50a422516483c1c9c06046761917ac\_90_shift_shiftx.
<suppressed ~3 debug messages>
Removed 0 unused cells and 11 unused wires.
Using template $paramod$constmap:cbada4af54c7748d3ac120f8e5115c2c48ee47bb$paramod$962bb79c2a50a422516483c1c9c06046761917ac\_90_shift_shiftx for cells of type $shiftx.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000010 for cells of type $lcu.
No more expansions possible.
<suppressed ~1113 debug messages>

13.32. Executing OPT pass (performing simple optimizations).

13.32.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module soc.
<suppressed ~28601 debug messages>

13.32.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\soc'.
<suppressed ~9255 debug messages>
Removed a total of 3085 cells.

13.32.3. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $auto$ff.cc:266:slice$16510 ($_DFFE_PN0P_) from module soc (D = \u_app.data_d [7], Q = \u_app.data_q [7]).
Adding EN signal on $auto$ff.cc:266:slice$16503 ($_DFFE_PN0P_) from module soc (D = \u_app.data_d [0], Q = \u_app.data_q [0]).
Adding EN signal on $auto$ff.cc:266:slice$16504 ($_DFFE_PN0P_) from module soc (D = \u_app.data_d [1], Q = \u_app.data_q [1]).
Adding EN signal on $auto$ff.cc:266:slice$16505 ($_DFFE_PN0P_) from module soc (D = \u_app.data_d [2], Q = \u_app.data_q [2]).
Adding EN signal on $auto$ff.cc:266:slice$16506 ($_DFFE_PN0P_) from module soc (D = \u_app.data_d [3], Q = \u_app.data_q [3]).
Adding EN signal on $auto$ff.cc:266:slice$16507 ($_DFFE_PN0P_) from module soc (D = \u_app.data_d [4], Q = \u_app.data_q [4]).
Adding EN signal on $auto$ff.cc:266:slice$16509 ($_DFFE_PN0P_) from module soc (D = \u_app.data_d [6], Q = \u_app.data_q [6]).

13.32.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \soc..
Removed 4094 unused cells and 3422 unused wires.
<suppressed ~4099 debug messages>

13.32.5. Rerunning OPT passes. (Removed registers in this run.)

13.32.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module soc.
<suppressed ~29 debug messages>

13.32.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\soc'.
<suppressed ~54 debug messages>
Removed a total of 18 cells.

13.32.8. Executing OPT_DFF pass (perform DFF optimizations).

13.32.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \soc..
Removed 0 unused cells and 25 unused wires.
<suppressed ~1 debug messages>

13.32.10. Finished fast OPT passes.

13.33. Executing ICE40_OPT pass (performing simple optimizations).

13.33.1. Running ICE40 specific optimizations.
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$15651.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$15651.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$15664.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$15664.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$15677.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$15664.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$15690.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$15664.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$15703.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$15664.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$15712.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$15664.BB [1]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$15721.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$15664.BB [1]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$15730.slice[0].carry: CO=\up_cnt [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$15733.slice[0].carry: CO=\u_app.data_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$15736.slice[0].carry: CO=\u_prescaler.prescaler_cnt [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$15742.slice[0].carry: CO=\u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_in_fifo.in_first_qq [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$15745.slice[0].carry: CO=\u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_in_fifo.in_last_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$15745.slice[4].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$15748.slice[0].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$15748.slice[10].carry: CO=$auto$alumacc.cc:485:replace_alu$15748.C [10]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$15748.slice[11].carry: CO=$auto$alumacc.cc:485:replace_alu$15748.C [11]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$15748.slice[12].carry: CO=$auto$alumacc.cc:485:replace_alu$15748.C [12]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$15748.slice[13].carry: CO=$auto$alumacc.cc:485:replace_alu$15748.C [13]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$15748.slice[14].carry: CO=$auto$alumacc.cc:485:replace_alu$15748.C [14]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$15748.slice[15].carry: CO=$auto$alumacc.cc:485:replace_alu$15748.C [15]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$15748.slice[16].carry: CO=$auto$alumacc.cc:485:replace_alu$15748.C [16]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$15748.slice[17].carry: CO=$auto$alumacc.cc:485:replace_alu$15748.C [17]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$15748.slice[18].carry: CO=$auto$alumacc.cc:485:replace_alu$15748.C [18]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$15748.slice[19].carry: CO=$auto$alumacc.cc:485:replace_alu$15748.C [19]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$15748.slice[1].carry: CO=$auto$alumacc.cc:485:replace_alu$15748.C [1]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$15748.slice[20].carry: CO=$auto$alumacc.cc:485:replace_alu$15748.C [20]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$15748.slice[21].carry: CO=$auto$alumacc.cc:485:replace_alu$15748.C [21]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$15748.slice[22].carry: CO=$auto$alumacc.cc:485:replace_alu$15748.C [22]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$15748.slice[23].carry: CO=$auto$alumacc.cc:485:replace_alu$15748.C [23]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$15748.slice[24].carry: CO=$auto$alumacc.cc:485:replace_alu$15748.C [24]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$15748.slice[25].carry: CO=$auto$alumacc.cc:485:replace_alu$15748.C [25]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$15748.slice[26].carry: CO=$auto$alumacc.cc:485:replace_alu$15748.C [26]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$15748.slice[27].carry: CO=$auto$alumacc.cc:485:replace_alu$15748.C [27]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$15748.slice[28].carry: CO=$auto$alumacc.cc:485:replace_alu$15748.C [28]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$15748.slice[29].carry: CO=$auto$alumacc.cc:485:replace_alu$15748.C [29]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$15748.slice[2].carry: CO=$auto$alumacc.cc:485:replace_alu$15748.C [2]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$15748.slice[30].carry: CO=$auto$alumacc.cc:485:replace_alu$15748.C [30]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$15748.slice[31].carry: CO=$auto$alumacc.cc:485:replace_alu$15748.C [31]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$15748.slice[32].carry: CO=$auto$alumacc.cc:485:replace_alu$15748.C [32]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$15748.slice[7].carry: CO=$auto$alumacc.cc:485:replace_alu$15748.C [7]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$15748.slice[8].carry: CO=$auto$alumacc.cc:485:replace_alu$15748.C [8]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$15748.slice[9].carry: CO=$auto$alumacc.cc:485:replace_alu$15748.C [9]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$15751.slice[0].carry: CO=\u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_out_fifo.out_last_qq [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$15751.slice[4].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$15754.slice[0].carry: CO=\u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_out_fifo.out_first_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$15757.slice[0].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$15757.slice[10].carry: CO=$auto$alumacc.cc:485:replace_alu$15757.C [10]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$15757.slice[11].carry: CO=$auto$alumacc.cc:485:replace_alu$15757.C [11]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$15757.slice[12].carry: CO=$auto$alumacc.cc:485:replace_alu$15757.C [12]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$15757.slice[13].carry: CO=$auto$alumacc.cc:485:replace_alu$15757.C [13]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$15757.slice[14].carry: CO=$auto$alumacc.cc:485:replace_alu$15757.C [14]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$15757.slice[15].carry: CO=$auto$alumacc.cc:485:replace_alu$15757.C [15]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$15757.slice[16].carry: CO=$auto$alumacc.cc:485:replace_alu$15757.C [16]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$15757.slice[17].carry: CO=$auto$alumacc.cc:485:replace_alu$15757.C [17]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$15757.slice[18].carry: CO=$auto$alumacc.cc:485:replace_alu$15757.C [18]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$15757.slice[19].carry: CO=$auto$alumacc.cc:485:replace_alu$15757.C [19]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$15757.slice[1].carry: CO=$auto$alumacc.cc:485:replace_alu$15757.C [1]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$15757.slice[20].carry: CO=$auto$alumacc.cc:485:replace_alu$15757.C [20]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$15757.slice[21].carry: CO=$auto$alumacc.cc:485:replace_alu$15757.C [21]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$15757.slice[22].carry: CO=$auto$alumacc.cc:485:replace_alu$15757.C [22]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$15757.slice[23].carry: CO=$auto$alumacc.cc:485:replace_alu$15757.C [23]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$15757.slice[24].carry: CO=$auto$alumacc.cc:485:replace_alu$15757.C [24]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$15757.slice[25].carry: CO=$auto$alumacc.cc:485:replace_alu$15757.C [25]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$15757.slice[26].carry: CO=$auto$alumacc.cc:485:replace_alu$15757.C [26]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$15757.slice[27].carry: CO=$auto$alumacc.cc:485:replace_alu$15757.C [27]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$15757.slice[28].carry: CO=$auto$alumacc.cc:485:replace_alu$15757.C [28]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$15757.slice[29].carry: CO=$auto$alumacc.cc:485:replace_alu$15757.C [29]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$15757.slice[2].carry: CO=$auto$alumacc.cc:485:replace_alu$15757.C [2]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$15757.slice[30].carry: CO=$auto$alumacc.cc:485:replace_alu$15757.C [30]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$15757.slice[31].carry: CO=$auto$alumacc.cc:485:replace_alu$15757.C [31]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$15757.slice[32].carry: CO=$auto$alumacc.cc:485:replace_alu$15757.C [32]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$15757.slice[7].carry: CO=$auto$alumacc.cc:485:replace_alu$15757.C [7]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$15757.slice[8].carry: CO=$auto$alumacc.cc:485:replace_alu$15757.C [8]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$15757.slice[9].carry: CO=$auto$alumacc.cc:485:replace_alu$15757.C [9]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$15760.slice[0].carry: CO=\u_usb_cdc.u_ctrl_endp.byte_cnt_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$15763.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$15763.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$15763.slice[10].carry: CO=$auto$alumacc.cc:485:replace_alu$15763.C [10]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$15763.slice[11].carry: CO=$auto$alumacc.cc:485:replace_alu$15763.C [11]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$15763.slice[12].carry: CO=$auto$alumacc.cc:485:replace_alu$15763.C [12]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$15763.slice[13].carry: CO=$auto$alumacc.cc:485:replace_alu$15763.C [13]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$15763.slice[14].carry: CO=$auto$alumacc.cc:485:replace_alu$15763.C [14]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$15763.slice[15].carry: CO=$auto$alumacc.cc:485:replace_alu$15763.C [15]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$15763.slice[16].carry: CO=$auto$alumacc.cc:485:replace_alu$15763.C [16]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$15763.slice[17].carry: CO=$auto$alumacc.cc:485:replace_alu$15763.C [17]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$15763.slice[18].carry: CO=$auto$alumacc.cc:485:replace_alu$15763.C [18]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$15763.slice[19].carry: CO=$auto$alumacc.cc:485:replace_alu$15763.C [19]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$15763.slice[20].carry: CO=$auto$alumacc.cc:485:replace_alu$15763.C [20]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$15763.slice[21].carry: CO=$auto$alumacc.cc:485:replace_alu$15763.C [21]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$15763.slice[22].carry: CO=$auto$alumacc.cc:485:replace_alu$15763.C [22]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$15763.slice[23].carry: CO=$auto$alumacc.cc:485:replace_alu$15763.C [23]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$15763.slice[24].carry: CO=$auto$alumacc.cc:485:replace_alu$15763.C [24]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$15763.slice[25].carry: CO=$auto$alumacc.cc:485:replace_alu$15763.C [25]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$15763.slice[26].carry: CO=$auto$alumacc.cc:485:replace_alu$15763.C [26]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$15763.slice[27].carry: CO=$auto$alumacc.cc:485:replace_alu$15763.C [27]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$15763.slice[28].carry: CO=$auto$alumacc.cc:485:replace_alu$15763.C [28]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$15763.slice[29].carry: CO=$auto$alumacc.cc:485:replace_alu$15763.C [29]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$15763.slice[30].carry: CO=$auto$alumacc.cc:485:replace_alu$15763.C [30]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$15763.slice[31].carry: CO=$auto$alumacc.cc:485:replace_alu$15763.C [31]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$15763.slice[4].carry: CO=$auto$alumacc.cc:485:replace_alu$15763.C [4]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$15763.slice[5].carry: CO=$auto$alumacc.cc:485:replace_alu$15763.C [5]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$15763.slice[6].carry: CO=$auto$alumacc.cc:485:replace_alu$15763.C [6]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$15763.slice[7].carry: CO=$auto$alumacc.cc:485:replace_alu$15763.C [7]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$15763.slice[8].carry: CO=$auto$alumacc.cc:485:replace_alu$15763.C [8]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$15763.slice[9].carry: CO=$auto$alumacc.cc:485:replace_alu$15763.C [9]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$15766.slice[0].carry: CO=\u_usb_cdc.u_sie.delay_cnt_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$15769.slice[0].carry: CO=\u_usb_cdc.u_sie.in_byte_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$15772.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$15772.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$15772.slice[10].carry: CO=$auto$alumacc.cc:485:replace_alu$15772.C [10]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$15772.slice[11].carry: CO=$auto$alumacc.cc:485:replace_alu$15772.C [11]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$15772.slice[12].carry: CO=$auto$alumacc.cc:485:replace_alu$15772.C [12]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$15772.slice[13].carry: CO=$auto$alumacc.cc:485:replace_alu$15772.C [13]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$15772.slice[14].carry: CO=$auto$alumacc.cc:485:replace_alu$15772.C [14]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$15772.slice[15].carry: CO=$auto$alumacc.cc:485:replace_alu$15772.C [15]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$15772.slice[16].carry: CO=$auto$alumacc.cc:485:replace_alu$15772.C [16]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$15772.slice[17].carry: CO=$auto$alumacc.cc:485:replace_alu$15772.C [17]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$15772.slice[18].carry: CO=$auto$alumacc.cc:485:replace_alu$15772.C [18]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$15772.slice[19].carry: CO=$auto$alumacc.cc:485:replace_alu$15772.C [19]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$15772.slice[20].carry: CO=$auto$alumacc.cc:485:replace_alu$15772.C [20]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$15772.slice[21].carry: CO=$auto$alumacc.cc:485:replace_alu$15772.C [21]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$15772.slice[22].carry: CO=$auto$alumacc.cc:485:replace_alu$15772.C [22]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$15772.slice[23].carry: CO=$auto$alumacc.cc:485:replace_alu$15772.C [23]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$15772.slice[24].carry: CO=$auto$alumacc.cc:485:replace_alu$15772.C [24]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$15772.slice[25].carry: CO=$auto$alumacc.cc:485:replace_alu$15772.C [25]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$15772.slice[26].carry: CO=$auto$alumacc.cc:485:replace_alu$15772.C [26]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$15772.slice[27].carry: CO=$auto$alumacc.cc:485:replace_alu$15772.C [27]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$15772.slice[28].carry: CO=$auto$alumacc.cc:485:replace_alu$15772.C [28]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$15772.slice[29].carry: CO=$auto$alumacc.cc:485:replace_alu$15772.C [29]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$15772.slice[30].carry: CO=$auto$alumacc.cc:485:replace_alu$15772.C [30]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$15772.slice[31].carry: CO=$auto$alumacc.cc:485:replace_alu$15772.C [31]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$15772.slice[4].carry: CO=$auto$alumacc.cc:485:replace_alu$15772.C [4]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$15772.slice[5].carry: CO=$auto$alumacc.cc:485:replace_alu$15772.C [5]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$15772.slice[6].carry: CO=$auto$alumacc.cc:485:replace_alu$15772.C [6]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$15772.slice[7].carry: CO=$auto$alumacc.cc:485:replace_alu$15772.C [7]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$15772.slice[8].carry: CO=$auto$alumacc.cc:485:replace_alu$15772.C [8]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$15772.slice[9].carry: CO=$auto$alumacc.cc:485:replace_alu$15772.C [9]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$15778.slice[0].carry: CO=\u_usb_cdc.u_sie.u_phy_rx.cnt_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$15781.slice[0].carry: CO=\u_usb_cdc.u_sie.u_phy_rx.stuffing_cnt_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$15784.slice[0].carry: CO=\u_usb_cdc.u_sie.u_phy_tx.stuffing_cnt_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$15787.slice[0].carry: CO=\u_usb_cdc.u_sie.u_phy_tx.bit_cnt_q [0]

13.33.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module soc.
<suppressed ~132 debug messages>

13.33.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\soc'.
<suppressed ~708 debug messages>
Removed a total of 236 cells.

13.33.4. Executing OPT_DFF pass (perform DFF optimizations).

13.33.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \soc..
Removed 3 unused cells and 115 unused wires.
<suppressed ~4 debug messages>

13.33.6. Rerunning OPT passes. (Removed registers in this run.)

13.33.7. Running ICE40 specific optimizations.
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$15748.slice[3].carry: CO=$auto$alumacc.cc:485:replace_alu$15745.X [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$15757.slice[3].carry: CO=$auto$alumacc.cc:485:replace_alu$15751.X [0]

13.33.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module soc.
<suppressed ~134 debug messages>

13.33.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\soc'.
Removed a total of 0 cells.

13.33.10. Executing OPT_DFF pass (perform DFF optimizations).

13.33.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \soc..
Removed 0 unused cells and 110 unused wires.
<suppressed ~1 debug messages>

13.33.12. Rerunning OPT passes. (Removed registers in this run.)

13.33.13. Running ICE40 specific optimizations.

13.33.14. Executing OPT_EXPR pass (perform const folding).
Optimizing module soc.

13.33.15. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\soc'.
Removed a total of 0 cells.

13.33.16. Executing OPT_DFF pass (perform DFF optimizations).

13.33.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \soc..

13.33.18. Finished OPT passes. (There is nothing left to do.)

13.34. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

13.35. Executing TECHMAP pass (map to technology primitives).

13.35.1. Executing Verilog-2005 frontend: /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v
Parsing Verilog input from `/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFFCE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP1P_'.
Successfully finished Verilog frontend.

13.35.2. Continuing TECHMAP pass.
Using template \$_DFFE_PP1P_ for cells of type $_DFFE_PP1P_.
Using template \$_DFFE_PP0P_ for cells of type $_DFFE_PP0P_.
Using template \$_DFF_PP0_ for cells of type $_DFF_PP0_.
Using template \$_DFF_P_ for cells of type $_DFF_P_.
Using template \$_DFF_PP1_ for cells of type $_DFF_PP1_.
No more expansions possible.
<suppressed ~550 debug messages>

13.36. Executing OPT_EXPR pass (perform const folding).
Optimizing module soc.

13.37. Executing SIMPLEMAP pass (map simple cells to gate primitives).
Mapping soc.$auto$alumacc.cc:485:replace_alu$15730.slice[0].carry ($lut).
Mapping soc.$auto$alumacc.cc:485:replace_alu$15733.slice[0].carry ($lut).
Mapping soc.$auto$alumacc.cc:485:replace_alu$15736.slice[0].carry ($lut).
Mapping soc.$auto$alumacc.cc:485:replace_alu$15742.slice[0].carry ($lut).
Mapping soc.$auto$alumacc.cc:485:replace_alu$15745.slice[0].carry ($lut).
Mapping soc.$auto$alumacc.cc:485:replace_alu$15745.slice[4].carry ($lut).
Mapping soc.$auto$alumacc.cc:485:replace_alu$15748.slice[14].carry ($lut).
Mapping soc.$auto$alumacc.cc:485:replace_alu$15748.slice[1].carry ($lut).
Mapping soc.$auto$alumacc.cc:485:replace_alu$15748.slice[3].carry ($lut).
Mapping soc.$auto$alumacc.cc:485:replace_alu$15751.slice[0].carry ($lut).
Mapping soc.$auto$alumacc.cc:485:replace_alu$15751.slice[4].carry ($lut).
Mapping soc.$auto$alumacc.cc:485:replace_alu$15754.slice[0].carry ($lut).
Mapping soc.$auto$alumacc.cc:485:replace_alu$15757.slice[10].carry ($lut).
Mapping soc.$auto$alumacc.cc:485:replace_alu$15757.slice[3].carry ($lut).
Mapping soc.$auto$alumacc.cc:485:replace_alu$15760.slice[0].carry ($lut).
Mapping soc.$auto$alumacc.cc:485:replace_alu$15763.slice[0].carry ($lut).
Mapping soc.$auto$alumacc.cc:485:replace_alu$15763.slice[10].carry ($lut).
Mapping soc.$auto$alumacc.cc:485:replace_alu$15766.slice[0].carry ($lut).
Mapping soc.$auto$alumacc.cc:485:replace_alu$15769.slice[0].carry ($lut).
Mapping soc.$auto$alumacc.cc:485:replace_alu$15772.slice[0].carry ($lut).
Mapping soc.$auto$alumacc.cc:485:replace_alu$15772.slice[10].carry ($lut).
Mapping soc.$auto$alumacc.cc:485:replace_alu$15778.slice[0].carry ($lut).
Mapping soc.$auto$alumacc.cc:485:replace_alu$15781.slice[0].carry ($lut).
Mapping soc.$auto$alumacc.cc:485:replace_alu$15784.slice[0].carry ($lut).
Mapping soc.$auto$alumacc.cc:485:replace_alu$15787.slice[0].carry ($lut).

13.38. Executing ICE40_OPT pass (performing simple optimizations).

13.38.1. Running ICE40 specific optimizations.

13.38.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module soc.
<suppressed ~2010 debug messages>

13.38.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\soc'.
<suppressed ~3816 debug messages>
Removed a total of 1272 cells.

13.38.4. Executing OPT_DFF pass (perform DFF optimizations).

13.38.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \soc..
Removed 0 unused cells and 3901 unused wires.
<suppressed ~1 debug messages>

13.38.6. Rerunning OPT passes. (Removed registers in this run.)

13.38.7. Running ICE40 specific optimizations.

13.38.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module soc.
<suppressed ~115 debug messages>

13.38.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\soc'.
<suppressed ~222 debug messages>
Removed a total of 74 cells.

13.38.10. Executing OPT_DFF pass (perform DFF optimizations).

13.38.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \soc..

13.38.12. Rerunning OPT passes. (Removed registers in this run.)

13.38.13. Running ICE40 specific optimizations.

13.38.14. Executing OPT_EXPR pass (perform const folding).
Optimizing module soc.

13.38.15. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\soc'.
Removed a total of 0 cells.

13.38.16. Executing OPT_DFF pass (perform DFF optimizations).

13.38.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \soc..

13.38.18. Finished OPT passes. (There is nothing left to do.)

13.39. Executing TECHMAP pass (map to technology primitives).

13.39.1. Executing Verilog-2005 frontend: /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/latches_map.v
Parsing Verilog input from `/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/latches_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Successfully finished Verilog frontend.

13.39.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

13.40. Executing ABC pass (technology mapping using ABC).

13.40.1. Extracting gate netlist of module `\soc' to `<abc-temp-dir>/input.blif'..
Extracted 5278 gates and 5857 wires to a netlist network with 577 inputs and 516 outputs.

13.40.1.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + &get -n 
ABC: + &fraig -x 
ABC: + &put 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + lutpack -S 1 
ABC: + dress <abc-temp-dir>/input.blif 
ABC: Total number of equiv classes                =     853.
ABC: Participating nodes from both networks       =    1918.
ABC: Participating nodes from the first network   =     855. (  68.29 % of nodes)
ABC: Participating nodes from the second network  =    1063. (  84.90 % of nodes)
ABC: Node pairs (any polarity)                    =     854. (  68.21 % of names can be moved)
ABC: Node pairs (same polarity)                   =     743. (  59.35 % of names can be moved)
ABC: Total runtime =     0.08 sec
ABC: + write_blif <abc-temp-dir>/output.blif 

13.40.1.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:     1251
ABC RESULTS:        internal signals:     4764
ABC RESULTS:           input signals:      577
ABC RESULTS:          output signals:      516
Removing temp directory.

13.41. Executing ICE40_WRAPCARRY pass (wrap carries).

13.42. Executing TECHMAP pass (map to technology primitives).

13.42.1. Executing Verilog-2005 frontend: /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v
Parsing Verilog input from `/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFFCE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP1P_'.
Successfully finished Verilog frontend.

13.42.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~22 debug messages>
Removed 61 unused cells and 3065 unused wires.

13.43. Executing OPT_LUT pass (optimize LUTs).
Discovering LUTs.
Number of LUTs:     1337
  1-LUT               40
  2-LUT              237
  3-LUT              433
  4-LUT              627
  with \SB_CARRY    (#0)   77
  with \SB_CARRY    (#1)   74

Eliminating LUTs.
Number of LUTs:     1337
  1-LUT               40
  2-LUT              237
  3-LUT              433
  4-LUT              627
  with \SB_CARRY    (#0)   77
  with \SB_CARRY    (#1)   74

Combining LUTs.
Number of LUTs:     1306
  1-LUT               40
  2-LUT              204
  3-LUT              409
  4-LUT              653
  with \SB_CARRY    (#0)   77
  with \SB_CARRY    (#1)   74

Eliminated 0 LUTs.
Combined 31 LUTs.
<suppressed ~6750 debug messages>

13.44. Executing TECHMAP pass (map to technology primitives).

13.44.1. Executing Verilog-2005 frontend: /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v
Parsing Verilog input from `/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

13.44.2. Continuing TECHMAP pass.
Using template $paramod$2d07c1a6c53c7b878509360922c4fa5ebedc3011\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01000000 for cells of type $lut.
Using template $paramod$1bf62ab10e48d71d6497bccacf5c70420c470fe9\$lut for cells of type $lut.
Using template $paramod$c5b694ec89d7629b942ccf6a9be1d39e24f8edec\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000001\LUT=2'01 for cells of type $lut.
Using template $paramod$fd904e9e35cfd343a9df248824bd3f1408724879\$lut for cells of type $lut.
Using template $paramod$658b9ed803f0d3d335616d3858b53e0a2522f1e8\$lut for cells of type $lut.
Using template $paramod$722bfd9af0ae56ca9d1d12a221cb5ede16461f26\$lut for cells of type $lut.
Using template $paramod$5a621b016c894274d07edef48c49b401a15fd796\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000001 for cells of type $lut.
Using template $paramod$94ac66a11090dca84889e55fcf03297912a5b7ec\$lut for cells of type $lut.
Using template $paramod$64983db93b60e57e89574e91fe67a6652aaee35a\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10110000 for cells of type $lut.
Using template $paramod$11ec7271d8e6e5aeaace08c13e4c601f10e31038\$lut for cells of type $lut.
Using template $paramod$6e238df02989b317f10820a22773676e71120644\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010000 for cells of type $lut.
Using template $paramod$6d6beead1425af15cf78b27fd9b11b41b5d4bce8\$lut for cells of type $lut.
Using template $paramod$a670b08a47dd8a34f954c50cd06e9996d77e8467\$lut for cells of type $lut.
Using template $paramod$b4d0f4738a5ce50c7f36c2aa2ecc09cfb874f2b6\$lut for cells of type $lut.
Using template $paramod$272652f6c6fbe9a75eff76e45cc7e2788835518b\$lut for cells of type $lut.
Using template $paramod$608f40069c27841a5b3bdf03643a34bdc8974072\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1001 for cells of type $lut.
Using template $paramod$571404c0889eaf57f492cb5e37f8acb5df5852f9\$lut for cells of type $lut.
Using template $paramod$12879138d1e376f344e47ea40be66b776233be75\$lut for cells of type $lut.
Using template $paramod$e5759512db67494ff77fbdfc66dff4006376568f\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10000000 for cells of type $lut.
Using template $paramod$b93d1ea7a612a32c185108f67a153d44ffb9aac2\$lut for cells of type $lut.
Using template $paramod$04b674496422df8889c01c3744b94097628ccfbc\$lut for cells of type $lut.
Using template $paramod$4b2297966ddb718657b80566604f97685ffc0120\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1011 for cells of type $lut.
Using template $paramod$9c9e14a51f082901c37518c9a35d78dd45431d88\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11001010 for cells of type $lut.
Using template $paramod$b637cf4714c2e93484bb499728e176a6ab69c910\$lut for cells of type $lut.
Using template $paramod$179512a187da069f3b79ef6612a41e494e7d54b6\$lut for cells of type $lut.
Using template $paramod$e49f6e3576ef1a6d2f58c54414dbb786af8cc869\$lut for cells of type $lut.
Using template $paramod$a59507d273cd827eb6c46c37820d50a1b717efdf\$lut for cells of type $lut.
Using template $paramod$161491d8314cab9d5d32db4aa31f31f4ef4f6dc6\$lut for cells of type $lut.
Using template $paramod$9d707d218adbd63b6f9a0c79d7ee037306fb6296\$lut for cells of type $lut.
Using template $paramod$baa939b0bd5b3e0c8760492528669bd58f640542\$lut for cells of type $lut.
Using template $paramod$c24ed72ebb67e9ead6029e42e909ef7fc0abbb11\$lut for cells of type $lut.
Using template $paramod$97f21fc6caedb01e3e413e66042b2fa0473d00e4\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1110 for cells of type $lut.
Using template $paramod$7a9d9396461df152f697894fa3b294ad1b285e08\$lut for cells of type $lut.
Using template $paramod$d6d3aaeac1b9aa2c4b652c48e0deb565040dda72\$lut for cells of type $lut.
Using template $paramod$38f9bf4dd2329347b8471f0a98443dd323386889\$lut for cells of type $lut.
Using template $paramod$8b24407096beec47292ddeb1567a058197a320b9\$lut for cells of type $lut.
Using template $paramod$933f4f3e373a784da64d137def3625bdd36d1695\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10100011 for cells of type $lut.
Using template $paramod$bec5be7d552ede21c071ad538afdf64e0c15a37c\$lut for cells of type $lut.
Using template $paramod$1e04fa3708d64040df722c8a3e8a40ef53bbb5a6\$lut for cells of type $lut.
Using template $paramod$ed10455c824c2a3761aabdeb1e31dad905f66e6e\$lut for cells of type $lut.
Using template $paramod$973818279bc95792902f3c09371fd2407d04a2a5\$lut for cells of type $lut.
Using template $paramod$e9c77024ca501b890c641f9c0b10e27242db8730\$lut for cells of type $lut.
Using template $paramod$c1a19a87ccbbb03d43a72335db63f692ddf82cc1\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10010100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001110 for cells of type $lut.
Using template $paramod$9119230fb968102e295516c9a2b2b6b11cf52499\$lut for cells of type $lut.
Using template $paramod$a50be0e6fa3a01511bb234559cb74fb8bd3e2061\$lut for cells of type $lut.
Using template $paramod$e053a22d78e6bd5ea33183ea69976f0db741be0e\$lut for cells of type $lut.
Using template $paramod$044e8b1893c94f717651c5cd428e71c892566f52\$lut for cells of type $lut.
Using template $paramod$5037893c2f0202cbda412b45a61ab57b51500aee\$lut for cells of type $lut.
Using template $paramod$71d60389770c4efcc68e86e1d5a8e56f68a9a589\$lut for cells of type $lut.
Using template $paramod$a54d8b8d2c90a828ee71c2d82e7e1612992a7ab8\$lut for cells of type $lut.
Using template $paramod$ffa2c3035f7f4404aac6cc2bdc1275876c9ed078\$lut for cells of type $lut.
Using template $paramod$5a40c1da2f266a598c1ef46a5e079d5d30e7c612\$lut for cells of type $lut.
Using template $paramod$857e9056c086263b030aedb4cd368cf1f5874d11\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11010011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00110101 for cells of type $lut.
Using template $paramod$5c32c59025c0b98f20e63f249d83e7ebb4b085e3\$lut for cells of type $lut.
Using template $paramod$de5d058ee690ab1000716900700c3e1da7e31b2e\$lut for cells of type $lut.
Using template $paramod$81d8a60fd95b1a9f9ef71c12a774ae6988cb9fd5\$lut for cells of type $lut.
Using template $paramod$f551e3ea739035536482f324add53c20fa272a6b\$lut for cells of type $lut.
Using template $paramod$4282def8dbd6df3d1248ad282c629bee684502c2\$lut for cells of type $lut.
Using template $paramod$26e2df3ec51b730bb541c0780f84ea91c3db55ae\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01101001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01011100 for cells of type $lut.
Using template $paramod$71d951b20e73043168c1656217d126e617052faa\$lut for cells of type $lut.
Using template $paramod$6b0849254d6c87461fb93e37cc18f089f61eb912\$lut for cells of type $lut.
Using template $paramod$fb5ee0bdef1c4e74aaf1fd8efae98b46a2f5e564\$lut for cells of type $lut.
Using template $paramod$5ba4649e4c057a12bb76c8ff80331759f09f2ab6\$lut for cells of type $lut.
Using template $paramod$dd14e67ccaef897e1542de006ca919d0d5eec0c8\$lut for cells of type $lut.
Using template $paramod$3525bc88021caeb0b6fb10b051fd947bd104e42a\$lut for cells of type $lut.
Using template $paramod$9c2dece5be18da29d8c978059399d07b00f5921c\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000111 for cells of type $lut.
Using template $paramod$0470304ddbee23a352096f35554c74d020225531\$lut for cells of type $lut.
Using template $paramod$d6cf0a4b6f6ccd87588da28c41b5b6c258da2509\$lut for cells of type $lut.
Using template $paramod$59c595af41d4a5cce2d588c3a5f1342749ce7a77\$lut for cells of type $lut.
Using template $paramod$df196ed0a1da5c4a58c5e08a1dac304fd3fccaab\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00011111 for cells of type $lut.
Using template $paramod$6e46ec5a196ba1a24b8e69ab094cadc07c13ac1f\$lut for cells of type $lut.
Using template $paramod$bba54c1ef87367812b4c15f4aed5ac70773df775\$lut for cells of type $lut.
Using template $paramod$332a399730bfc61adea04021a76b1c4e4030f37d\$lut for cells of type $lut.
Using template $paramod$bb4fff1cc3b827238aa40993cafede1c5beecbe3\$lut for cells of type $lut.
Using template $paramod$2d8ecce5c907513cebcd38ab5efe0fc26fc03464\$lut for cells of type $lut.
Using template $paramod$cde3aa23c1efa60a470cf0f0281347d6ba585afa\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10010110 for cells of type $lut.
Using template $paramod$4cf5305612d86489c1a6171729557670bf08582e\$lut for cells of type $lut.
Using template $paramod$70ebb6cf5bc7d63c5c1a98ccefefa2af79e8f2a9\$lut for cells of type $lut.
Using template $paramod$587909f338538c772164428026afa01b460039a5\$lut for cells of type $lut.
Using template $paramod$a5fa16f6792f721e525cbdcedb4e5d3e91843765\$lut for cells of type $lut.
Using template $paramod$ae93f704140d3bfd22c46f899eab0552790ced99\$lut for cells of type $lut.
Using template $paramod$acf49cb7bd2805dee4b4ebb218aa5924b1be7704\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11110100 for cells of type $lut.
Using template $paramod$7fcc2f13195f27c397064377984d87a90c06749d\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10111111 for cells of type $lut.
Using template $paramod$aefabbfb9c1b4f52428d3138553c9ded9b193061\$lut for cells of type $lut.
Using template $paramod$b4410865e8124402796f9dfbf73ef8d279fdbd08\$lut for cells of type $lut.
Using template $paramod$b431bfd938e35871dd0b7668e1503c7e8b9d491c\$lut for cells of type $lut.
Using template $paramod$ab8bb87959c5d7cfa27886cee1355b38e054a61a\$lut for cells of type $lut.
Using template $paramod$cc08dba3aac8677e797984bdf18a09dd37547dd3\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01111111 for cells of type $lut.
Using template $paramod$ae9b8abdb4f811ce37985dd5106af9cd21223954\$lut for cells of type $lut.
Using template $paramod$d53578aacfd93124244778d88be0e90eb09c1b1b\$lut for cells of type $lut.
Using template $paramod$43779580bfffd5d5a9f321249a174febf1dac288\$lut for cells of type $lut.
Using template $paramod$b297295e19b03521716155b85537bbe86d6a9ae6\$lut for cells of type $lut.
Using template $paramod$c453d1b618145b2b2622be8d8bbd4338beec80d3\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10001111 for cells of type $lut.
Using template $paramod$82b4a585d1edcb5c6e755dc9bd3392228a1c1304\$lut for cells of type $lut.
Using template $paramod$41326ad8644342a66dfb051d050f2b6fbf15015b\$lut for cells of type $lut.
Using template $paramod$cd6c4b4da6d8737b72fd2dc8f5d83d8967445809\$lut for cells of type $lut.
Using template $paramod$ef26adabe6060e01077b576cfe34e95e55a26aef\$lut for cells of type $lut.
Using template $paramod$e5e9da8fed769f971686eed8c5eea50e61f73aaa\$lut for cells of type $lut.
Using template $paramod$a8b2b0f3a3fd7b01c99e8d61bb72f602bd41af54\$lut for cells of type $lut.
Using template $paramod$d35161d1d7976dcc02e7c7d51172431be85143b4\$lut for cells of type $lut.
Using template $paramod$0f52647588235a7349ddd3f3432c9ac1e33ad9e1\$lut for cells of type $lut.
Using template $paramod$f9b715fbf1040e81e900b2461c2390d17ed5e988\$lut for cells of type $lut.
Using template $paramod$a3d9d50a26c80b5c42d9b864ac52f329113a426e\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001101 for cells of type $lut.
Using template $paramod$95bce433c9ef9e2652e6806e110098a7aa4f2851\$lut for cells of type $lut.
Using template $paramod$cc14edb43bcbbd83b718cef08414cb23048bb6d0\$lut for cells of type $lut.
Using template $paramod$575b200168b9e109c2ed99df4359056f2c6696ac\$lut for cells of type $lut.
Using template $paramod$9d5b68c8da3340b77f1f858b0659185c5f0c4481\$lut for cells of type $lut.
Using template $paramod$b212ed9fff0ef04494d0a2749a793f265dd2e870\$lut for cells of type $lut.
Using template $paramod$314fe9458b07176c4d2c8c59533027c4c55155b5\$lut for cells of type $lut.
Using template $paramod$05f19d9c2311a3d1ab38ece311a1bb9f96c62043\$lut for cells of type $lut.
Using template $paramod$f9d1ff451b86003d2653805231d1f56d39903e00\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01100000 for cells of type $lut.
Using template $paramod$d8b8a5421671fc810121a3f5c9c250f14eaae3cd\$lut for cells of type $lut.
Using template $paramod$7588420f63f3791cee6d21415f8efdc9003d581d\$lut for cells of type $lut.
Using template $paramod$c5f3c57a6d466a2f42208bafb8985b96ce884440\$lut for cells of type $lut.
Using template $paramod$53ce561f80f32d4298a3beadc88b6c5c78293221\$lut for cells of type $lut.
Using template $paramod$965f8f2fa1a796a6c51222eabb50fbd26e97d98b\$lut for cells of type $lut.
Using template $paramod$8afe9f9396e222eb1bca50c99e9bab03367fbe83\$lut for cells of type $lut.
Using template $paramod$4972722c284f07fee673f7cb99e6a36ce4a244f0\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0111 for cells of type $lut.
Using template $paramod$51effbc0e7779af9c25cdf116ccdeb175dfeab0f\$lut for cells of type $lut.
Using template $paramod$90edf8d4fe439b92725b09f66e94b5afc9f35376\$lut for cells of type $lut.
Using template $paramod$9892033192d8d87c7fe40c474bd8d94376284655\$lut for cells of type $lut.
Using template $paramod$ecf9cac817e9cbb222dc9e58a122faf05f34c860\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111110 for cells of type $lut.
Using template $paramod$385558977b52e93079e68f56ff02a6d071b20563\$lut for cells of type $lut.
Using template $paramod$df0b68f8e63b2deb6710e23abd8b8ff0796d4897\$lut for cells of type $lut.
Using template $paramod$9f135fba3de3ba24cef5852dbc0be35267668f2e\$lut for cells of type $lut.
Using template $paramod$5a34221141939df90478d8fd31c3753ae8e68d21\$lut for cells of type $lut.
Using template $paramod$7175be614d14889125b95ab0c63846496536dfa8\$lut for cells of type $lut.
Using template $paramod$a44bfc089ebe40b83c2c06bb965c500df992ecfb\$lut for cells of type $lut.
Using template $paramod$6dc00590ec1f2f22d7e489e662a8d787a23a0ca2\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00111010 for cells of type $lut.
Using template $paramod$b4f85a6321a00b090afc4e21d68e7b99eb94d149\$lut for cells of type $lut.
Using template $paramod$fceb3a526de44b8f6b38e567360f59f7cf5878fb\$lut for cells of type $lut.
Using template $paramod$d3afbb90878580c83bdadaa1b3571bf27380c44c\$lut for cells of type $lut.
Using template $paramod$4518c6efc338c838baccc1368addc699a6d5aa1d\$lut for cells of type $lut.
Using template $paramod$4789582d00084c3344b7a6dacf516efd46244876\$lut for cells of type $lut.
Using template $paramod$cd05f04889088c47a0a5abae8c2d644fd314805e\$lut for cells of type $lut.
Using template $paramod$8de075b78551be2f87c0462616ee7cb01d276e89\$lut for cells of type $lut.
Using template $paramod$fc4dcb2c8a6641d8d73c2b3192e65cdd7b56124c\$lut for cells of type $lut.
Using template $paramod$c471af5667a682bd131a5b479e58e470d1b2b7cd\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10101100 for cells of type $lut.
Using template $paramod$013e6b6a4353b046ff7459503710c79f47324c2a\$lut for cells of type $lut.
Using template $paramod$3039c7f41767c4672f4e3f22ad78f16d42720fbf\$lut for cells of type $lut.
Using template $paramod$422375ed3dc0d4f0e5c0c5f1906dad62654ab15d\$lut for cells of type $lut.
Using template $paramod$aff3a645bb9f572421a4f0f49cf8987ceb4bcdc5\$lut for cells of type $lut.
Using template $paramod$f29ab3f487c3ac7aad5e05e3e8df05ec3af78511\$lut for cells of type $lut.
Using template $paramod$e7cf8575a194eb3a0b763de77523fb7297d31466\$lut for cells of type $lut.
Using template $paramod$6e3b22478ca21c5590744f2e30b92938c4d90996\$lut for cells of type $lut.
Using template $paramod$d4fae2c0d9ad2966369cd4e39b81c71bcd1327c9\$lut for cells of type $lut.
Using template $paramod$44322768708ea1617c4f8f4845eb883e6765da22\$lut for cells of type $lut.
Using template $paramod$a3cdc1eb771a2c6a16f64da161e11100ac409d2b\$lut for cells of type $lut.
Using template $paramod$a4df2b5be2b644499880e088a11556935f22b401\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10110010 for cells of type $lut.
Using template $paramod$bf60f6ec407ee294958b6566514fc3125ec42258\$lut for cells of type $lut.
Using template $paramod$9850450c7f2ce6ec6d61697515f47872a7c4eee5\$lut for cells of type $lut.
Using template $paramod$d81e419182194220fe1d6dd96690c56b1648ff58\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10011111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01101111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11000101 for cells of type $lut.
Using template $paramod$50666a8f9d622ca1f027a4587dfd5f2a7d8810c9\$lut for cells of type $lut.
Using template $paramod$ec6e4203421192e3a5e1bd0247144ad3f2aa5c82\$lut for cells of type $lut.
Using template $paramod$956157c0497c969d2ee7549e519f18a7bb88f829\$lut for cells of type $lut.
Using template $paramod$0a94662b0161fc067fc2a1123fd5ac94da2ec1db\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100011 for cells of type $lut.
Using template $paramod$45d617c2ce0041e27b541f62b0fc3c3ce441a616\$lut for cells of type $lut.
Using template $paramod$2167383712a3ef5a7aa9a279cd8db29e1fc2db5f\$lut for cells of type $lut.
Using template $paramod$cbfd30b70b4f0ac8dd1d3ed758215fbf49783a3b\$lut for cells of type $lut.
Using template $paramod$456518d681b099e47e304359458496f2552b5118\$lut for cells of type $lut.
Using template $paramod$048d4aa2263b685fba6c6b0d38f6224df0dc3042\$lut for cells of type $lut.
Using template $paramod$fe9a0158d0352193457c4f5b6282ac86d35fb3ee\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11101111 for cells of type $lut.
Using template $paramod$e94e43611827e2114516df2acb1b4da75c4728d5\$lut for cells of type $lut.
No more expansions possible.
<suppressed ~4039 debug messages>
Removed 0 unused cells and 2884 unused wires.

13.45. Executing AUTONAME pass.
Renamed 37041 objects in module soc (70 iterations).
<suppressed ~2819 debug messages>

13.46. Executing HIERARCHY pass (managing design hierarchy).

13.46.1. Analyzing design hierarchy..
Top module:  \soc

13.46.2. Analyzing design hierarchy..
Top module:  \soc
Removed 0 unused modules.

13.47. Printing statistics.

=== soc ===

   Number of wires:               1202
   Number of wire bits:           4653
   Number of public wires:        1202
   Number of public wire bits:    4653
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1962
     SB_CARRY                      124
     SB_DFF                          2
     SB_DFFER                      418
     SB_DFFES                        7
     SB_DFFR                        94
     SB_DFFS                         6
     SB_GB                           1
     SB_IO                           3
     SB_LUT4                      1306
     SB_RGBA_DRV                     1

13.48. Executing CHECK pass (checking for obvious problems).
Checking module soc...
Found and reported 0 problems.

14. Executing JSON backend.

End of script. Logfile hash: 78e28494a0, CPU: user 9.18s system 0.49s, MEM: 192.12 MB peak
Yosys 0.23+35 (git sha1 23e26ff66, clang 10.0.0-4ubuntu1 -fPIC -Os)
Time spent: 26% 55x opt_expr (2 sec), 13% 30x opt_clean (1 sec), ...
