Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Thu Apr 29 14:20:02 2021
| Host         : seal-lambda running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_timing -max_paths 10 -file ./report/fn1_timing_paths_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
----------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             2.902ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/sdiv_18ns_64ns_64_22_seq_1_U1/fn1_sdiv_18ns_64ns_64_22_seq_1_div_U/fn1_sdiv_18ns_64ns_64_22_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/sdiv_18ns_64ns_64_22_seq_1_U1/fn1_sdiv_18ns_64ns_64_22_seq_1_div_U/fn1_sdiv_18ns_64ns_64_22_seq_1_div_u_0/remd_tmp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.089ns  (logic 3.368ns (47.510%)  route 3.721ns (52.490%))
  Logic Levels:           19  (CARRY4=17 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1226, unset)         0.973     0.973    bd_0_i/hls_inst/inst/sdiv_18ns_64ns_64_22_seq_1_U1/fn1_sdiv_18ns_64ns_64_22_seq_1_div_U/fn1_sdiv_18ns_64ns_64_22_seq_1_div_u_0/ap_clk
    SLICE_X35Y63         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_18ns_64ns_64_22_seq_1_U1/fn1_sdiv_18ns_64ns_64_22_seq_1_div_U/fn1_sdiv_18ns_64ns_64_22_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y63         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/sdiv_18ns_64ns_64_22_seq_1_U1/fn1_sdiv_18ns_64ns_64_22_seq_1_div_U/fn1_sdiv_18ns_64ns_64_22_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=71, routed)          1.739     3.168    bd_0_i/hls_inst/inst/sdiv_18ns_64ns_64_22_seq_1_U1/fn1_sdiv_18ns_64ns_64_22_seq_1_div_U/fn1_sdiv_18ns_64ns_64_22_seq_1_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X28Y62         LUT3 (Prop_lut3_I1_O)        0.124     3.292 r  bd_0_i/hls_inst/inst/sdiv_18ns_64ns_64_22_seq_1_U1/fn1_sdiv_18ns_64ns_64_22_seq_1_div_U/fn1_sdiv_18ns_64ns_64_22_seq_1_div_u_0/cal_tmp_carry_i_7/O
                         net (fo=1, routed)           0.000     3.292    bd_0_i/hls_inst/inst/sdiv_18ns_64ns_64_22_seq_1_U1/fn1_sdiv_18ns_64ns_64_22_seq_1_div_U/fn1_sdiv_18ns_64ns_64_22_seq_1_div_u_0/cal_tmp_carry_i_7_n_0
    SLICE_X28Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.824 r  bd_0_i/hls_inst/inst/sdiv_18ns_64ns_64_22_seq_1_U1/fn1_sdiv_18ns_64ns_64_22_seq_1_div_U/fn1_sdiv_18ns_64ns_64_22_seq_1_div_u_0/cal_tmp_carry/CO[3]
                         net (fo=1, routed)           0.000     3.824    bd_0_i/hls_inst/inst/sdiv_18ns_64ns_64_22_seq_1_U1/fn1_sdiv_18ns_64ns_64_22_seq_1_div_U/fn1_sdiv_18ns_64ns_64_22_seq_1_div_u_0/cal_tmp_carry_n_0
    SLICE_X28Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.938 r  bd_0_i/hls_inst/inst/sdiv_18ns_64ns_64_22_seq_1_U1/fn1_sdiv_18ns_64ns_64_22_seq_1_div_U/fn1_sdiv_18ns_64ns_64_22_seq_1_div_u_0/cal_tmp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.938    bd_0_i/hls_inst/inst/sdiv_18ns_64ns_64_22_seq_1_U1/fn1_sdiv_18ns_64ns_64_22_seq_1_div_U/fn1_sdiv_18ns_64ns_64_22_seq_1_div_u_0/cal_tmp_carry__0_n_0
    SLICE_X28Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.052 r  bd_0_i/hls_inst/inst/sdiv_18ns_64ns_64_22_seq_1_U1/fn1_sdiv_18ns_64ns_64_22_seq_1_div_U/fn1_sdiv_18ns_64ns_64_22_seq_1_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.052    bd_0_i/hls_inst/inst/sdiv_18ns_64ns_64_22_seq_1_U1/fn1_sdiv_18ns_64ns_64_22_seq_1_div_U/fn1_sdiv_18ns_64ns_64_22_seq_1_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X28Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.166 r  bd_0_i/hls_inst/inst/sdiv_18ns_64ns_64_22_seq_1_U1/fn1_sdiv_18ns_64ns_64_22_seq_1_div_U/fn1_sdiv_18ns_64ns_64_22_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.166    bd_0_i/hls_inst/inst/sdiv_18ns_64ns_64_22_seq_1_U1/fn1_sdiv_18ns_64ns_64_22_seq_1_div_U/fn1_sdiv_18ns_64ns_64_22_seq_1_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X28Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.280 r  bd_0_i/hls_inst/inst/sdiv_18ns_64ns_64_22_seq_1_U1/fn1_sdiv_18ns_64ns_64_22_seq_1_div_U/fn1_sdiv_18ns_64ns_64_22_seq_1_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.280    bd_0_i/hls_inst/inst/sdiv_18ns_64ns_64_22_seq_1_U1/fn1_sdiv_18ns_64ns_64_22_seq_1_div_U/fn1_sdiv_18ns_64ns_64_22_seq_1_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X28Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.394 r  bd_0_i/hls_inst/inst/sdiv_18ns_64ns_64_22_seq_1_U1/fn1_sdiv_18ns_64ns_64_22_seq_1_div_U/fn1_sdiv_18ns_64ns_64_22_seq_1_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.394    bd_0_i/hls_inst/inst/sdiv_18ns_64ns_64_22_seq_1_U1/fn1_sdiv_18ns_64ns_64_22_seq_1_div_U/fn1_sdiv_18ns_64ns_64_22_seq_1_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X28Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.508 r  bd_0_i/hls_inst/inst/sdiv_18ns_64ns_64_22_seq_1_U1/fn1_sdiv_18ns_64ns_64_22_seq_1_div_U/fn1_sdiv_18ns_64ns_64_22_seq_1_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.508    bd_0_i/hls_inst/inst/sdiv_18ns_64ns_64_22_seq_1_U1/fn1_sdiv_18ns_64ns_64_22_seq_1_div_U/fn1_sdiv_18ns_64ns_64_22_seq_1_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X28Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.622 r  bd_0_i/hls_inst/inst/sdiv_18ns_64ns_64_22_seq_1_U1/fn1_sdiv_18ns_64ns_64_22_seq_1_div_U/fn1_sdiv_18ns_64ns_64_22_seq_1_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=1, routed)           0.000     4.622    bd_0_i/hls_inst/inst/sdiv_18ns_64ns_64_22_seq_1_U1/fn1_sdiv_18ns_64ns_64_22_seq_1_div_U/fn1_sdiv_18ns_64ns_64_22_seq_1_div_u_0/cal_tmp_carry__6_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.736 r  bd_0_i/hls_inst/inst/sdiv_18ns_64ns_64_22_seq_1_U1/fn1_sdiv_18ns_64ns_64_22_seq_1_div_U/fn1_sdiv_18ns_64ns_64_22_seq_1_div_u_0/cal_tmp_carry__7/CO[3]
                         net (fo=1, routed)           0.000     4.736    bd_0_i/hls_inst/inst/sdiv_18ns_64ns_64_22_seq_1_U1/fn1_sdiv_18ns_64ns_64_22_seq_1_div_U/fn1_sdiv_18ns_64ns_64_22_seq_1_div_u_0/cal_tmp_carry__7_n_0
    SLICE_X28Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.850 r  bd_0_i/hls_inst/inst/sdiv_18ns_64ns_64_22_seq_1_U1/fn1_sdiv_18ns_64ns_64_22_seq_1_div_U/fn1_sdiv_18ns_64ns_64_22_seq_1_div_u_0/cal_tmp_carry__8/CO[3]
                         net (fo=1, routed)           0.000     4.850    bd_0_i/hls_inst/inst/sdiv_18ns_64ns_64_22_seq_1_U1/fn1_sdiv_18ns_64ns_64_22_seq_1_div_U/fn1_sdiv_18ns_64ns_64_22_seq_1_div_u_0/cal_tmp_carry__8_n_0
    SLICE_X28Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.964 r  bd_0_i/hls_inst/inst/sdiv_18ns_64ns_64_22_seq_1_U1/fn1_sdiv_18ns_64ns_64_22_seq_1_div_U/fn1_sdiv_18ns_64ns_64_22_seq_1_div_u_0/cal_tmp_carry__9/CO[3]
                         net (fo=1, routed)           0.000     4.964    bd_0_i/hls_inst/inst/sdiv_18ns_64ns_64_22_seq_1_U1/fn1_sdiv_18ns_64ns_64_22_seq_1_div_U/fn1_sdiv_18ns_64ns_64_22_seq_1_div_u_0/cal_tmp_carry__9_n_0
    SLICE_X28Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.078 r  bd_0_i/hls_inst/inst/sdiv_18ns_64ns_64_22_seq_1_U1/fn1_sdiv_18ns_64ns_64_22_seq_1_div_U/fn1_sdiv_18ns_64ns_64_22_seq_1_div_u_0/cal_tmp_carry__10/CO[3]
                         net (fo=1, routed)           0.000     5.078    bd_0_i/hls_inst/inst/sdiv_18ns_64ns_64_22_seq_1_U1/fn1_sdiv_18ns_64ns_64_22_seq_1_div_U/fn1_sdiv_18ns_64ns_64_22_seq_1_div_u_0/cal_tmp_carry__10_n_0
    SLICE_X28Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.192 r  bd_0_i/hls_inst/inst/sdiv_18ns_64ns_64_22_seq_1_U1/fn1_sdiv_18ns_64ns_64_22_seq_1_div_U/fn1_sdiv_18ns_64ns_64_22_seq_1_div_u_0/cal_tmp_carry__11/CO[3]
                         net (fo=1, routed)           0.009     5.201    bd_0_i/hls_inst/inst/sdiv_18ns_64ns_64_22_seq_1_U1/fn1_sdiv_18ns_64ns_64_22_seq_1_div_U/fn1_sdiv_18ns_64ns_64_22_seq_1_div_u_0/cal_tmp_carry__11_n_0
    SLICE_X28Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.315 r  bd_0_i/hls_inst/inst/sdiv_18ns_64ns_64_22_seq_1_U1/fn1_sdiv_18ns_64ns_64_22_seq_1_div_U/fn1_sdiv_18ns_64ns_64_22_seq_1_div_u_0/cal_tmp_carry__12/CO[3]
                         net (fo=1, routed)           0.000     5.315    bd_0_i/hls_inst/inst/sdiv_18ns_64ns_64_22_seq_1_U1/fn1_sdiv_18ns_64ns_64_22_seq_1_div_U/fn1_sdiv_18ns_64ns_64_22_seq_1_div_u_0/cal_tmp_carry__12_n_0
    SLICE_X28Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.429 r  bd_0_i/hls_inst/inst/sdiv_18ns_64ns_64_22_seq_1_U1/fn1_sdiv_18ns_64ns_64_22_seq_1_div_U/fn1_sdiv_18ns_64ns_64_22_seq_1_div_u_0/cal_tmp_carry__13/CO[3]
                         net (fo=1, routed)           0.000     5.429    bd_0_i/hls_inst/inst/sdiv_18ns_64ns_64_22_seq_1_U1/fn1_sdiv_18ns_64ns_64_22_seq_1_div_U/fn1_sdiv_18ns_64ns_64_22_seq_1_div_u_0/cal_tmp_carry__13_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.543 r  bd_0_i/hls_inst/inst/sdiv_18ns_64ns_64_22_seq_1_U1/fn1_sdiv_18ns_64ns_64_22_seq_1_div_U/fn1_sdiv_18ns_64ns_64_22_seq_1_div_u_0/cal_tmp_carry__14/CO[3]
                         net (fo=2, routed)           0.000     5.543    bd_0_i/hls_inst/inst/sdiv_18ns_64ns_64_22_seq_1_U1/fn1_sdiv_18ns_64ns_64_22_seq_1_div_U/fn1_sdiv_18ns_64ns_64_22_seq_1_div_u_0/p_2_out[0]
    SLICE_X28Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.765 r  bd_0_i/hls_inst/inst/sdiv_18ns_64ns_64_22_seq_1_U1/fn1_sdiv_18ns_64ns_64_22_seq_1_div_U/fn1_sdiv_18ns_64ns_64_22_seq_1_div_u_0/cal_tmp_carry__15/O[0]
                         net (fo=17, routed)          1.973     7.738    bd_0_i/hls_inst/inst/sdiv_18ns_64ns_64_22_seq_1_U1/fn1_sdiv_18ns_64ns_64_22_seq_1_div_U/fn1_sdiv_18ns_64ns_64_22_seq_1_div_u_0/p_0_in_1
    SLICE_X29Y61         LUT4 (Prop_lut4_I2_O)        0.324     8.062 r  bd_0_i/hls_inst/inst/sdiv_18ns_64ns_64_22_seq_1_U1/fn1_sdiv_18ns_64ns_64_22_seq_1_div_U/fn1_sdiv_18ns_64ns_64_22_seq_1_div_u_0/remd_tmp[4]_i_1/O
                         net (fo=1, routed)           0.000     8.062    bd_0_i/hls_inst/inst/sdiv_18ns_64ns_64_22_seq_1_U1/fn1_sdiv_18ns_64ns_64_22_seq_1_div_U/fn1_sdiv_18ns_64ns_64_22_seq_1_div_u_0/remd_tmp[4]_i_1_n_0
    SLICE_X29Y61         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_18ns_64ns_64_22_seq_1_U1/fn1_sdiv_18ns_64ns_64_22_seq_1_div_U/fn1_sdiv_18ns_64ns_64_22_seq_1_div_u_0/remd_tmp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1226, unset)         0.924    10.924    bd_0_i/hls_inst/inst/sdiv_18ns_64ns_64_22_seq_1_U1/fn1_sdiv_18ns_64ns_64_22_seq_1_div_U/fn1_sdiv_18ns_64ns_64_22_seq_1_div_u_0/ap_clk
    SLICE_X29Y61         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_18ns_64ns_64_22_seq_1_U1/fn1_sdiv_18ns_64ns_64_22_seq_1_div_U/fn1_sdiv_18ns_64ns_64_22_seq_1_div_u_0/remd_tmp_reg[4]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X29Y61         FDRE (Setup_fdre_C_D)        0.075    10.964    bd_0_i/hls_inst/inst/sdiv_18ns_64ns_64_22_seq_1_U1/fn1_sdiv_18ns_64ns_64_22_seq_1_div_U/fn1_sdiv_18ns_64ns_64_22_seq_1_div_u_0/remd_tmp_reg[4]
  -------------------------------------------------------------------
                         required time                         10.964    
                         arrival time                          -8.062    
  -------------------------------------------------------------------
                         slack                                  2.902    

Slack (MET) :             3.033ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/val_reg_379_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U3/fn1_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.483ns  (logic 4.554ns (83.060%)  route 0.929ns (16.940%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1226, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X46Y54         FDRE                                         r  bd_0_i/hls_inst/inst/val_reg_379_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y54         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/val_reg_379_reg[6]/Q
                         net (fo=2, routed)           0.927     2.418    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U3/fn1_mul_32s_32s_32_2_1_Multiplier_0_U/A[6]
    DSP48_X2Y20          DSP48E1 (Prop_dsp48e1_A[6]_PCOUT[0])
                                                      4.036     6.454 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U3/fn1_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product__0/PCOUT[0]
                         net (fo=1, routed)           0.002     6.456    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U3/fn1_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product__0_n_153
    DSP48_X2Y21          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U3/fn1_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1226, unset)         0.924    10.924    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U3/fn1_mul_32s_32s_32_2_1_Multiplier_0_U/ap_clk
    DSP48_X2Y21          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U3/fn1_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X2Y21          DSP48E1 (Setup_dsp48e1_CLK_PCIN[0])
                                                     -1.400     9.489    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U3/fn1_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg
  -------------------------------------------------------------------
                         required time                          9.489    
                         arrival time                          -6.456    
  -------------------------------------------------------------------
                         slack                                  3.033    

Slack (MET) :             3.033ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/val_reg_379_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U3/fn1_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg/PCIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.483ns  (logic 4.554ns (83.060%)  route 0.929ns (16.940%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1226, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X46Y54         FDRE                                         r  bd_0_i/hls_inst/inst/val_reg_379_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y54         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/val_reg_379_reg[6]/Q
                         net (fo=2, routed)           0.927     2.418    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U3/fn1_mul_32s_32s_32_2_1_Multiplier_0_U/A[6]
    DSP48_X2Y20          DSP48E1 (Prop_dsp48e1_A[6]_PCOUT[10])
                                                      4.036     6.454 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U3/fn1_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product__0/PCOUT[10]
                         net (fo=1, routed)           0.002     6.456    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U3/fn1_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product__0_n_143
    DSP48_X2Y21          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U3/fn1_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg/PCIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1226, unset)         0.924    10.924    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U3/fn1_mul_32s_32s_32_2_1_Multiplier_0_U/ap_clk
    DSP48_X2Y21          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U3/fn1_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X2Y21          DSP48E1 (Setup_dsp48e1_CLK_PCIN[10])
                                                     -1.400     9.489    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U3/fn1_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg
  -------------------------------------------------------------------
                         required time                          9.489    
                         arrival time                          -6.456    
  -------------------------------------------------------------------
                         slack                                  3.033    

Slack (MET) :             3.033ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/val_reg_379_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U3/fn1_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg/PCIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.483ns  (logic 4.554ns (83.060%)  route 0.929ns (16.940%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1226, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X46Y54         FDRE                                         r  bd_0_i/hls_inst/inst/val_reg_379_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y54         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/val_reg_379_reg[6]/Q
                         net (fo=2, routed)           0.927     2.418    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U3/fn1_mul_32s_32s_32_2_1_Multiplier_0_U/A[6]
    DSP48_X2Y20          DSP48E1 (Prop_dsp48e1_A[6]_PCOUT[11])
                                                      4.036     6.454 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U3/fn1_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product__0/PCOUT[11]
                         net (fo=1, routed)           0.002     6.456    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U3/fn1_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product__0_n_142
    DSP48_X2Y21          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U3/fn1_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg/PCIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1226, unset)         0.924    10.924    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U3/fn1_mul_32s_32s_32_2_1_Multiplier_0_U/ap_clk
    DSP48_X2Y21          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U3/fn1_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X2Y21          DSP48E1 (Setup_dsp48e1_CLK_PCIN[11])
                                                     -1.400     9.489    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U3/fn1_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg
  -------------------------------------------------------------------
                         required time                          9.489    
                         arrival time                          -6.456    
  -------------------------------------------------------------------
                         slack                                  3.033    

Slack (MET) :             3.033ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/val_reg_379_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U3/fn1_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg/PCIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.483ns  (logic 4.554ns (83.060%)  route 0.929ns (16.940%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1226, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X46Y54         FDRE                                         r  bd_0_i/hls_inst/inst/val_reg_379_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y54         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/val_reg_379_reg[6]/Q
                         net (fo=2, routed)           0.927     2.418    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U3/fn1_mul_32s_32s_32_2_1_Multiplier_0_U/A[6]
    DSP48_X2Y20          DSP48E1 (Prop_dsp48e1_A[6]_PCOUT[12])
                                                      4.036     6.454 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U3/fn1_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product__0/PCOUT[12]
                         net (fo=1, routed)           0.002     6.456    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U3/fn1_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product__0_n_141
    DSP48_X2Y21          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U3/fn1_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg/PCIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1226, unset)         0.924    10.924    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U3/fn1_mul_32s_32s_32_2_1_Multiplier_0_U/ap_clk
    DSP48_X2Y21          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U3/fn1_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X2Y21          DSP48E1 (Setup_dsp48e1_CLK_PCIN[12])
                                                     -1.400     9.489    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U3/fn1_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg
  -------------------------------------------------------------------
                         required time                          9.489    
                         arrival time                          -6.456    
  -------------------------------------------------------------------
                         slack                                  3.033    

Slack (MET) :             3.033ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/val_reg_379_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U3/fn1_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg/PCIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.483ns  (logic 4.554ns (83.060%)  route 0.929ns (16.940%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1226, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X46Y54         FDRE                                         r  bd_0_i/hls_inst/inst/val_reg_379_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y54         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/val_reg_379_reg[6]/Q
                         net (fo=2, routed)           0.927     2.418    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U3/fn1_mul_32s_32s_32_2_1_Multiplier_0_U/A[6]
    DSP48_X2Y20          DSP48E1 (Prop_dsp48e1_A[6]_PCOUT[13])
                                                      4.036     6.454 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U3/fn1_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product__0/PCOUT[13]
                         net (fo=1, routed)           0.002     6.456    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U3/fn1_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product__0_n_140
    DSP48_X2Y21          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U3/fn1_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg/PCIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1226, unset)         0.924    10.924    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U3/fn1_mul_32s_32s_32_2_1_Multiplier_0_U/ap_clk
    DSP48_X2Y21          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U3/fn1_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X2Y21          DSP48E1 (Setup_dsp48e1_CLK_PCIN[13])
                                                     -1.400     9.489    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U3/fn1_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg
  -------------------------------------------------------------------
                         required time                          9.489    
                         arrival time                          -6.456    
  -------------------------------------------------------------------
                         slack                                  3.033    

Slack (MET) :             3.033ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/val_reg_379_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U3/fn1_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg/PCIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.483ns  (logic 4.554ns (83.060%)  route 0.929ns (16.940%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1226, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X46Y54         FDRE                                         r  bd_0_i/hls_inst/inst/val_reg_379_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y54         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/val_reg_379_reg[6]/Q
                         net (fo=2, routed)           0.927     2.418    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U3/fn1_mul_32s_32s_32_2_1_Multiplier_0_U/A[6]
    DSP48_X2Y20          DSP48E1 (Prop_dsp48e1_A[6]_PCOUT[14])
                                                      4.036     6.454 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U3/fn1_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product__0/PCOUT[14]
                         net (fo=1, routed)           0.002     6.456    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U3/fn1_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product__0_n_139
    DSP48_X2Y21          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U3/fn1_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg/PCIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1226, unset)         0.924    10.924    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U3/fn1_mul_32s_32s_32_2_1_Multiplier_0_U/ap_clk
    DSP48_X2Y21          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U3/fn1_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X2Y21          DSP48E1 (Setup_dsp48e1_CLK_PCIN[14])
                                                     -1.400     9.489    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U3/fn1_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg
  -------------------------------------------------------------------
                         required time                          9.489    
                         arrival time                          -6.456    
  -------------------------------------------------------------------
                         slack                                  3.033    

Slack (MET) :             3.033ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/val_reg_379_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U3/fn1_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg/PCIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.483ns  (logic 4.554ns (83.060%)  route 0.929ns (16.940%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1226, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X46Y54         FDRE                                         r  bd_0_i/hls_inst/inst/val_reg_379_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y54         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/val_reg_379_reg[6]/Q
                         net (fo=2, routed)           0.927     2.418    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U3/fn1_mul_32s_32s_32_2_1_Multiplier_0_U/A[6]
    DSP48_X2Y20          DSP48E1 (Prop_dsp48e1_A[6]_PCOUT[15])
                                                      4.036     6.454 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U3/fn1_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product__0/PCOUT[15]
                         net (fo=1, routed)           0.002     6.456    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U3/fn1_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product__0_n_138
    DSP48_X2Y21          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U3/fn1_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg/PCIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1226, unset)         0.924    10.924    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U3/fn1_mul_32s_32s_32_2_1_Multiplier_0_U/ap_clk
    DSP48_X2Y21          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U3/fn1_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X2Y21          DSP48E1 (Setup_dsp48e1_CLK_PCIN[15])
                                                     -1.400     9.489    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U3/fn1_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg
  -------------------------------------------------------------------
                         required time                          9.489    
                         arrival time                          -6.456    
  -------------------------------------------------------------------
                         slack                                  3.033    

Slack (MET) :             3.033ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/val_reg_379_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U3/fn1_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg/PCIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.483ns  (logic 4.554ns (83.060%)  route 0.929ns (16.940%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1226, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X46Y54         FDRE                                         r  bd_0_i/hls_inst/inst/val_reg_379_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y54         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/val_reg_379_reg[6]/Q
                         net (fo=2, routed)           0.927     2.418    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U3/fn1_mul_32s_32s_32_2_1_Multiplier_0_U/A[6]
    DSP48_X2Y20          DSP48E1 (Prop_dsp48e1_A[6]_PCOUT[16])
                                                      4.036     6.454 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U3/fn1_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product__0/PCOUT[16]
                         net (fo=1, routed)           0.002     6.456    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U3/fn1_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product__0_n_137
    DSP48_X2Y21          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U3/fn1_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg/PCIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1226, unset)         0.924    10.924    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U3/fn1_mul_32s_32s_32_2_1_Multiplier_0_U/ap_clk
    DSP48_X2Y21          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U3/fn1_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X2Y21          DSP48E1 (Setup_dsp48e1_CLK_PCIN[16])
                                                     -1.400     9.489    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U3/fn1_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg
  -------------------------------------------------------------------
                         required time                          9.489    
                         arrival time                          -6.456    
  -------------------------------------------------------------------
                         slack                                  3.033    

Slack (MET) :             3.033ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/val_reg_379_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U3/fn1_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg/PCIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.483ns  (logic 4.554ns (83.060%)  route 0.929ns (16.940%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1226, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X46Y54         FDRE                                         r  bd_0_i/hls_inst/inst/val_reg_379_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y54         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/val_reg_379_reg[6]/Q
                         net (fo=2, routed)           0.927     2.418    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U3/fn1_mul_32s_32s_32_2_1_Multiplier_0_U/A[6]
    DSP48_X2Y20          DSP48E1 (Prop_dsp48e1_A[6]_PCOUT[17])
                                                      4.036     6.454 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U3/fn1_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product__0/PCOUT[17]
                         net (fo=1, routed)           0.002     6.456    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U3/fn1_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product__0_n_136
    DSP48_X2Y21          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U3/fn1_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg/PCIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1226, unset)         0.924    10.924    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U3/fn1_mul_32s_32s_32_2_1_Multiplier_0_U/ap_clk
    DSP48_X2Y21          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U3/fn1_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X2Y21          DSP48E1 (Setup_dsp48e1_CLK_PCIN[17])
                                                     -1.400     9.489    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U3/fn1_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg
  -------------------------------------------------------------------
                         required time                          9.489    
                         arrival time                          -6.456    
  -------------------------------------------------------------------
                         slack                                  3.033    




