// memory data file (do not edit the following line - required for mem load use)
// instance=/processor/fetchStage/instructionCache/ram
// format=mti addressradix=d dataradix=b version=1.0 wordsperline=1
0: 0000000100000000
1: 0000000000100000
32: 0000100000000000
33: 0001100101000000
34: 0010001001100000
35: 1100001101000001
36: 0000000100000000
37: 1001000000000000
256: 0110000100000000
OMA: 0110000100000000
257: 0010000101000000
OMA: 0010000101000000
258: 0111000100000000
OMA: 0111000000100000--push rs1 
259: 0111101000000000
OMA: 0111101000000000
260: 1100101100000001
OMA: 1100101100000001
261: 0000000000110000
OMA: 0000000000110000
262: 1011101100000000
OMA: 10111--- RS1 aw RS2 
48: 0001110011000000
//////////////////////
// memory data file (do not edit the following line - required for mem load use)
// instance=/processor/fetchStage/instructionCache/ram
// format=mti addressradix=d dataradix=b version=1.0 wordsperline=1
0: 0000101011011101
1: 0000000000000000
2: 0000100000000000
3: 0001000000000000
4: 0001100101000000
5: 0010001110000000
6: 0010110111000000
7: 0011111111100000
8: 0100000101001000
9: 0100101110000100
10: 0101010101100100
11: 0101100111111100
12: 0110010000000000
13: 0110100001000000
14: 0111000001100000
15: 0111101100000000
16: 1000000000100000
17: 1000100000000000
18: 1001000000000000
19: 1001101100010000
20: 1010000000101000
21: 1010100001100000
22: 1011000000100000
23: 1011100011100000
24: 1100001110000001
25: 0000000010011001
26: 1100111100000001
27: 0000000001000010
