From b443aea94f300ac425b55f873197a39d4eb1254e Mon Sep 17 00:00:00 2001
From: Rob Herring <r.herring@freescale.com>
Date: Tue, 13 May 2008 14:10:20 -0500
Subject: [PATCH] ENGR00076057 Move pin definitions to mach dirs

Move the chip pin definitions from asm/arch to the mach directories for each
chip.

Signed-off-by: Rob Herring <r.herring@freescale.com>
---
 arch/arm/mach-mx21/gpio_mux.h            |    4 +-
 arch/arm/mach-mx21/mx21_pins.h           |  233 +++++++++++
 arch/arm/mach-mx27/gpio_mux.h            |    4 +-
 arch/arm/mach-mx27/mx27_pins.h           |  207 +++++++++
 arch/arm/mach-mx3/iomux.c                |    2 +-
 arch/arm/mach-mx3/iomux.h                |    4 +-
 arch/arm/mach-mx3/mx31_pins.h            |  429 +++++++++++++++++++
 arch/arm/mach-mx35/iomux.h               |    2 +
 arch/arm/mach-mx35/mx35_pins.h           |  333 +++++++++++++++
 arch/arm/mach-mx37/iomux.c               |    2 +-
 arch/arm/mach-mx37/iomux.h               |    4 +-
 arch/arm/mach-mx37/mx37_pins.h           |  256 ++++++++++++
 arch/arm/mach-mxc91321/iomux.c           |    2 +-
 arch/arm/mach-mxc91321/iomux.h           |    5 +-
 arch/arm/mach-mxc91321/mxc91321_pins.h   |  655 +++++++++++++++++++++++++++++
 include/asm-arm/arch-mxc/gpio.h          |    4 +-
 include/asm-arm/arch-mxc/mx21.h          |    4 +-
 include/asm-arm/arch-mxc/mx21_pins.h     |  248 -----------
 include/asm-arm/arch-mxc/mx27.h          |    4 +-
 include/asm-arm/arch-mxc/mx27_pins.h     |  222 ----------
 include/asm-arm/arch-mxc/mx31.h          |    2 -
 include/asm-arm/arch-mxc/mx31_pins.h     |  446 --------------------
 include/asm-arm/arch-mxc/mx35.h          |    2 -
 include/asm-arm/arch-mxc/mx35_pins.h     |  347 ---------------
 include/asm-arm/arch-mxc/mx37.h          |    2 -
 include/asm-arm/arch-mxc/mx37_pins.h     |  269 ------------
 include/asm-arm/arch-mxc/mxc.h           |    2 +
 include/asm-arm/arch-mxc/mxc91321.h      |    4 +-
 include/asm-arm/arch-mxc/mxc91321_pins.h |  670 ------------------------------
 29 files changed, 2142 insertions(+), 2226 deletions(-)

diff --git a/arch/arm/mach-mx21/gpio_mux.h b/arch/arm/mach-mx21/gpio_mux.h
index ddc0147..d3b745d 100644
--- a/arch/arm/mach-mx21/gpio_mux.h
+++ b/arch/arm/mach-mx21/gpio_mux.h
@@ -1,5 +1,5 @@
 /*
- * Copyright 2007 Freescale Semiconductor, Inc. All Rights Reserved.
+ * Copyright 2004-2008 Freescale Semiconductor, Inc. All Rights Reserved.
  */
 
 /*
@@ -20,6 +20,8 @@
 #ifndef __ARCH_ARM_MACH_MX21_GPIO_MUX_H__
 #define __ARCH_ARM_MACH_MX21_GPIO_MUX_H__
 
+#include "mx21_pins.h"
+
 /*!
  * This enumeration data type defines the modes of the pin .
  *	GPIO_MUX_PRIMARY is the primary mode.
diff --git a/arch/arm/mach-mx21/mx21_pins.h b/arch/arm/mach-mx21/mx21_pins.h
new file mode 100644
index 0000000..748f784
--- /dev/null
+++ b/arch/arm/mach-mx21/mx21_pins.h
@@ -0,0 +1,233 @@
+/*
+ * Copyright 2004-2008 Freescale Semiconductor, Inc. All Rights Reserved.
+ */
+
+/*
+ * The code contained herein is licensed under the GNU General Public
+ * License. You may obtain a copy of the GNU General Public License
+ * Version 2 or later at the following locations:
+ *
+ * http://www.opensource.org/licenses/gpl-license.html
+ * http://www.gnu.org/copyleft/gpl.html
+ */
+#ifndef __ASM_ARCH_MXC_MX21_PINS_H__
+#define __ASM_ARCH_MXC_MX21_PINS_H__
+
+#ifndef __ASSEMBLY__
+
+/*!
+ * @name IOMUX/PAD Bit field definitions
+ */
+
+/*! @{ */
+
+/*!
+ * In order to identify pins more effectively, each mux-controlled pin's
+ * enumerated value is constructed in the following way:
+ *
+ * -------------------------------------------------------------------
+ * 31-29 | 28 - 24 |23 - 21| 20  | 19 - 18 | 17 - 10| 9 - 8 | 7 - 0
+ * -------------------------------------------------------------------
+ * IO_P  |  IO_I   |     RSVD    |  PAD_F  |  PAD_I | MUX_F | MUX_I
+ * -------------------------------------------------------------------
+ *
+ * Bit 0 to 7 contains MUX_I used to identify the register
+ * offset (0-based. base is IOMUX_module_base + 0xC) defined in the Section
+ * "sw_pad_ctl & sw_mux_ctl details" of the IC Spec. Bit 8 to 9 is MUX_F which
+ * contains the offset value defined WITHIN the same register (each IOMUX
+ * control register contains four 8-bit fields for four different pins). The
+ * similar field definitions are used for the pad control register.
+ * For example, the MX21_PIN_A0 is defined in the enumeration:
+ *    ( 73 << MUX_I) | (0 << MUX_F)|( 98 << PAD_I) | (0 << PAD_F)
+ * It means the mux control register is at register offset 73. So the absolute
+ * address is: 0xC+73*4=0x130   0 << MUX_F means the control bits are at the
+ * least significant bits within the register. The pad control register offset
+ * is: 0x154+98*4=0x2DC and also occupy the least significant bits within the
+ * register.
+ */
+
+/*!
+ * Starting bit position within each entry of \b iomux_pins to represent the
+ * MUX control register index (0-based)
+ */
+#define MUX_I		0
+
+/*!
+ * Starting bit position within each entry of \b iomux_pins to represent the
+ * field within IOMUX control register for control bits
+ * (legal values are 0, 1, 2, 3)
+ */
+#define MUX_F		8
+
+/*!
+ * Starting bit position within each entry of \b iomux_pins to represent the
+ * PAD control register index (0-based)
+ */
+#define PAD_I		10
+
+/*!
+ * Starting bit position within each entry of \b iomux_pins to represent the
+ * field within PAD control register for control bits
+ * (legal values are 0, 1, 2)
+ */
+#define PAD_F		18
+
+#define _MX21_BUILD_PIN(gp,gi) (((gp) << MUX_IO_P) | ((gi) << MUX_IO_I))
+
+/*! @} End IOMUX/PAD Bit field definitions */
+
+/*!
+ * This enumeration is constructed based on the Section
+ * "sw_pad_ctl & sw_mux_ctl details" of the MX31 IC Spec. Each enumerated
+ * value is constructed based on the rules described above.
+ */
+enum iomux_pins {
+	MX21_PIN_LSCLK = _MX21_BUILD_PIN(0, 5),
+	MX21_PIN_LD0 = _MX21_BUILD_PIN(0, 6),
+	MX21_PIN_LD1 = _MX21_BUILD_PIN(0, 7),
+	MX21_PIN_LD2 = _MX21_BUILD_PIN(0, 8),
+	MX21_PIN_LD3 = _MX21_BUILD_PIN(0, 9),
+	MX21_PIN_LD4 = _MX21_BUILD_PIN(0, 10),
+	MX21_PIN_LD5 = _MX21_BUILD_PIN(0, 11),
+	MX21_PIN_LD6 = _MX21_BUILD_PIN(0, 12),
+	MX21_PIN_LD7 = _MX21_BUILD_PIN(0, 13),
+	MX21_PIN_LD8 = _MX21_BUILD_PIN(0, 14),
+	MX21_PIN_LD9 = _MX21_BUILD_PIN(0, 15),
+	MX21_PIN_LD10 = _MX21_BUILD_PIN(0, 16),
+	MX21_PIN_LD11 = _MX21_BUILD_PIN(0, 17),
+	MX21_PIN_LD12 = _MX21_BUILD_PIN(0, 18),
+	MX21_PIN_LD13 = _MX21_BUILD_PIN(0, 19),
+	MX21_PIN_LD14 = _MX21_BUILD_PIN(0, 20),
+	MX21_PIN_LD15 = _MX21_BUILD_PIN(0, 21),
+	MX21_PIN_LD16 = _MX21_BUILD_PIN(0, 22),
+	MX21_PIN_LD17 = _MX21_BUILD_PIN(0, 23),
+	MX21_PIN_REV = _MX21_BUILD_PIN(0, 24),
+	MX21_PIN_CLS = _MX21_BUILD_PIN(0, 25),
+	MX21_PIN_PS = _MX21_BUILD_PIN(0, 26),
+	MX21_PIN_SPL_SPR = _MX21_BUILD_PIN(0, 27),
+	MX21_PIN_HSYNC = _MX21_BUILD_PIN(0, 28),
+	MX21_PIN_VSYNC = _MX21_BUILD_PIN(0, 29),
+	MX21_PIN_CONTRAST = _MX21_BUILD_PIN(0, 30),
+	MX21_PIN_OE_ACD = _MX21_BUILD_PIN(0, 31),
+
+	MX21_PIN_SD2_D0 = _MX21_BUILD_PIN(1, 4),
+	MX21_PIN_SD2_D1 = _MX21_BUILD_PIN(1, 5),
+	MX21_PIN_SD2_D2 = _MX21_BUILD_PIN(1, 6),
+	MX21_PIN_SD2_D3 = _MX21_BUILD_PIN(1, 7),
+	MX21_PIN_SD2_CMD = _MX21_BUILD_PIN(1, 8),
+	MX21_PIN_SD2_CLK = _MX21_BUILD_PIN(1, 9),
+	MX21_PIN_CSI_D0 = _MX21_BUILD_PIN(1, 10),
+	MX21_PIN_CSI_D1 = _MX21_BUILD_PIN(1, 11),
+	MX21_PIN_CSI_D2 = _MX21_BUILD_PIN(1, 12),
+	MX21_PIN_CSI_D3 = _MX21_BUILD_PIN(1, 13),
+	MX21_PIN_CSI_D4 = _MX21_BUILD_PIN(1, 14),
+	MX21_PIN_CSI_MCLK = _MX21_BUILD_PIN(1, 15),
+	MX21_PIN_CSI_PIXCLK = _MX21_BUILD_PIN(1, 16),
+	MX21_PIN_CSI_D5 = _MX21_BUILD_PIN(1, 17),
+	MX21_PIN_CSI_D6 = _MX21_BUILD_PIN(1, 18),
+	MX21_PIN_CSI_D7 = _MX21_BUILD_PIN(1, 19),
+	MX21_PIN_CSI_VSYNC = _MX21_BUILD_PIN(1, 20),
+	MX21_PIN_CSI_HSYNC = _MX21_BUILD_PIN(1, 21),
+	MX21_PIN_USB_BYP = _MX21_BUILD_PIN(1, 22),
+	MX21_PIN_USB_PWR = _MX21_BUILD_PIN(1, 23),
+	MX21_PIN_USB_OC = _MX21_BUILD_PIN(1, 24),
+	MX21_PIN_USBH_ON = _MX21_BUILD_PIN(1, 25),
+	MX21_PIN_USBH1_FS = _MX21_BUILD_PIN(1, 26),
+	MX21_PIN_USBH1_OE = _MX21_BUILD_PIN(1, 27),
+	MX21_PIN_USBH1_TXDM = _MX21_BUILD_PIN(1, 28),
+	MX21_PIN_USBH1_TXDP = _MX21_BUILD_PIN(1, 29),
+	MX21_PIN_USBH1_RXDM = _MX21_BUILD_PIN(1, 30),
+	MX21_PIN_USBH1_RXDP = _MX21_BUILD_PIN(1, 31),
+
+	MX21_PIN_USBG_SDA = _MX21_BUILD_PIN(2, 5),
+	MX21_PIN_USBG_SCL = _MX21_BUILD_PIN(2, 5),
+	MX21_PIN_USBG_ON = _MX21_BUILD_PIN(2, 7),
+	MX21_PIN_USBG_FS = _MX21_BUILD_PIN(2, 8),
+	MX21_PIN_USBG_OE = _MX21_BUILD_PIN(2, 9),
+	MX21_PIN_USBG_TXDM = _MX21_BUILD_PIN(2, 10),
+	MX21_PIN_USBG_TXDP = _MX21_BUILD_PIN(2, 11),
+	MX21_PIN_USBG_RXDM = _MX21_BUILD_PIN(2, 12),
+	MX21_PIN_USBG_RXDP = _MX21_BUILD_PIN(2, 13),
+	MX21_PIN_TOUT = _MX21_BUILD_PIN(2, 14),
+	MX21_PIN_TIN = _MX21_BUILD_PIN(2, 15),
+	MX21_PIN_SAP_FS = _MX21_BUILD_PIN(2, 16),
+	MX21_PIN_SAP_RXD = _MX21_BUILD_PIN(2, 17),
+	MX21_PIN_SAP_TXD = _MX21_BUILD_PIN(2, 18),
+	MX21_PIN_SAP_CLK = _MX21_BUILD_PIN(2, 19),
+	MX21_PIN_SSI1_FS = _MX21_BUILD_PIN(2, 20),
+	MX21_PIN_SSI1_RXD = _MX21_BUILD_PIN(2, 21),
+	MX21_PIN_SSI1_TXD = _MX21_BUILD_PIN(2, 22),
+	MX21_PIN_SSI1_CLK = _MX21_BUILD_PIN(2, 23),
+	MX21_PIN_SSI2_FS = _MX21_BUILD_PIN(2, 24),
+	MX21_PIN_SSI2_RXD = _MX21_BUILD_PIN(2, 25),
+	MX21_PIN_SSI2_TXD = _MX21_BUILD_PIN(2, 26),
+	MX21_PIN_SSI2_CLK = _MX21_BUILD_PIN(2, 27),
+	MX21_PIN_SSI3_FS = _MX21_BUILD_PIN(2, 28),
+	MX21_PIN_SSI3_RXD = _MX21_BUILD_PIN(2, 29),
+	MX21_PIN_SSI3_TXD = _MX21_BUILD_PIN(2, 30),
+	MX21_PIN_SSI3_CLK = _MX21_BUILD_PIN(2, 31),
+
+	MX21_PIN_I2C_DATA = _MX21_BUILD_PIN(3, 17),
+	MX21_PIN_I2C_CLK = _MX21_BUILD_PIN(3, 18),
+	MX21_PIN_CSPI2_SS2 = _MX21_BUILD_PIN(3, 19),
+	MX21_PIN_CSPI2_SS1 = _MX21_BUILD_PIN(3, 20),
+	MX21_PIN_CSPI2_SS0 = _MX21_BUILD_PIN(3, 21),
+	MX21_PIN_CSPI2_SCLK = _MX21_BUILD_PIN(3, 22),
+	MX21_PIN_CSPI2_MISO = _MX21_BUILD_PIN(3, 23),
+	MX21_PIN_CSPI2_MOSI = _MX21_BUILD_PIN(3, 24),
+	MX21_PIN_CSPI1_RDY = _MX21_BUILD_PIN(3, 25),
+	MX21_PIN_CSPI1_SS2 = _MX21_BUILD_PIN(3, 26),
+	MX21_PIN_CSPI1_SS1 = _MX21_BUILD_PIN(3, 27),
+	MX21_PIN_CSPI1_SS0 = _MX21_BUILD_PIN(3, 28),
+	MX21_PIN_CSPI1_SCLK = _MX21_BUILD_PIN(3, 29),
+	MX21_PIN_CSPI1_MISO = _MX21_BUILD_PIN(3, 30),
+	MX21_PIN_CSPI1_MOSI = _MX21_BUILD_PIN(3, 31),
+
+	MX21_PIN_WB2 = _MX21_BUILD_PIN(4, 0),
+	MX21_PIN_WB1 = _MX21_BUILD_PIN(4, 1),
+	MX21_PIN_WB0 = _MX21_BUILD_PIN(4, 2),
+	MX21_PIN_UART2_CTS = _MX21_BUILD_PIN(4, 3),
+	MX21_PIN_UART2_RTS = _MX21_BUILD_PIN(4, 4),
+	MX21_PIN_PWMO = _MX21_BUILD_PIN(4, 5),
+	MX21_PIN_UART2_TXD = _MX21_BUILD_PIN(4, 6),
+	MX21_PIN_UART2_RXD = _MX21_BUILD_PIN(4, 7),
+	MX21_PIN_UART3_TXD = _MX21_BUILD_PIN(4, 8),
+	MX21_PIN_UART3_RXD = _MX21_BUILD_PIN(4, 9),
+	MX21_PIN_UART3_CTS = _MX21_BUILD_PIN(4, 10),
+	MX21_PIN_UART3_RTS = _MX21_BUILD_PIN(4, 11),
+	MX21_PIN_UART1_TXD = _MX21_BUILD_PIN(4, 12),
+	MX21_PIN_UART1_RXD = _MX21_BUILD_PIN(4, 13),
+	MX21_PIN_UART1_CTS = _MX21_BUILD_PIN(4, 14),
+	MX21_PIN_UART1_RTS = _MX21_BUILD_PIN(4, 15),
+	MX21_PIN_RTCK = _MX21_BUILD_PIN(4, 16),
+	MX21_PIN_RESET_OUT = _MX21_BUILD_PIN(4, 17),
+	MX21_PIN_SD1_D0 = _MX21_BUILD_PIN(4, 18),
+	MX21_PIN_SD1_D1 = _MX21_BUILD_PIN(4, 19),
+	MX21_PIN_SD1_D2 = _MX21_BUILD_PIN(4, 20),
+	MX21_PIN_SD1_D3 = _MX21_BUILD_PIN(4, 21),
+	MX21_PIN_SD1_CMD = _MX21_BUILD_PIN(4, 22),
+	MX21_PIN_SD1_CLK = _MX21_BUILD_PIN(4, 23),
+
+	MX21_PIN_NFRB = _MX21_BUILD_PIN(5, 0),
+	MX21_PIN_NFCE = _MX21_BUILD_PIN(5, 1),
+	MX21_PIN_NFWP = _MX21_BUILD_PIN(5, 2),
+	MX21_PIN_NFCLE = _MX21_BUILD_PIN(5, 3),
+	MX21_PIN_NFALE = _MX21_BUILD_PIN(5, 4),
+	MX21_PIN_NFRE = _MX21_BUILD_PIN(5, 5),
+	MX21_PIN_NFWE = _MX21_BUILD_PIN(5, 6),
+	MX21_PIN_NFIO0 = _MX21_BUILD_PIN(5, 7),
+	MX21_PIN_NFIO1 = _MX21_BUILD_PIN(5, 8),
+	MX21_PIN_NFIO2 = _MX21_BUILD_PIN(5, 9),
+	MX21_PIN_NFIO3 = _MX21_BUILD_PIN(5, 10),
+	MX21_PIN_NFIO4 = _MX21_BUILD_PIN(5, 11),
+	MX21_PIN_NFIO5 = _MX21_BUILD_PIN(5, 12),
+	MX21_PIN_NFIO6 = _MX21_BUILD_PIN(5, 13),
+	MX21_PIN_NFIO7 = _MX21_BUILD_PIN(5, 14),
+	MX21_PIN_CLKO = _MX21_BUILD_PIN(5, 15),
+	MX21_PIN_PF16 = _MX21_BUILD_PIN(5, 16),
+	MX21_PIN_CS4 = _MX21_BUILD_PIN(5, 21),
+	MX21_PIN_CS5 = _MX21_BUILD_PIN(5, 22),
+};
+
+#endif
+#endif
diff --git a/arch/arm/mach-mx27/gpio_mux.h b/arch/arm/mach-mx27/gpio_mux.h
index de35d50..3d093da 100644
--- a/arch/arm/mach-mx27/gpio_mux.h
+++ b/arch/arm/mach-mx27/gpio_mux.h
@@ -1,5 +1,5 @@
 /*
- * Copyright 2004-2007 Freescale Semiconductor, Inc. All Rights Reserved.
+ * Copyright 2004-2008 Freescale Semiconductor, Inc. All Rights Reserved.
  */
 
 /*
@@ -20,6 +20,8 @@
 #ifndef __ARCH_ARM_MACH_MX27_GPIO_MUX_H__
 #define __ARCH_ARM_MACH_MX27_GPIO_MUX_H__
 
+#include "mx27_pins.h"
+
 /*!
  * This enumeration data type defines the modes of the pin .
  *	GPIO_MUX_PRIMARY is the primary mode.
diff --git a/arch/arm/mach-mx27/mx27_pins.h b/arch/arm/mach-mx27/mx27_pins.h
new file mode 100644
index 0000000..40ff1be
--- /dev/null
+++ b/arch/arm/mach-mx27/mx27_pins.h
@@ -0,0 +1,207 @@
+/*
+ * Copyright 2004-2008 Freescale Semiconductor, Inc. All Rights Reserved.
+ */
+
+/*
+ * The code contained herein is licensed under the GNU General Public
+ * License. You may obtain a copy of the GNU General Public License
+ * Version 2 or later at the following locations:
+ *
+ * http://www.opensource.org/licenses/gpl-license.html
+ * http://www.gnu.org/copyleft/gpl.html
+ */
+
+#ifndef __ASM_ARCH_MXC_MX27_PINS_H__
+#define __ASM_ARCH_MXC_MX27_PINS_H__
+
+/*!
+ * @file arch-mxc/mx27_pins.h
+ *
+ * @brief MX27 I/O Pin List
+ *
+ * @ingroup GPIO_MX27
+ */
+
+#ifndef __ASSEMBLY__
+
+#define _MX27_BUILD_PIN(gp,gi) (((gp) << MUX_IO_P) | ((gi) << MUX_IO_I))
+
+enum iomux_pins {
+	MX27_PIN_USBH2_CLK = _MX27_BUILD_PIN(0, 0),
+	MX27_PIN_USBH2_DIR = _MX27_BUILD_PIN(0, 1),
+	MX27_PIN_USBH2_DATA7 = _MX27_BUILD_PIN(0, 2),
+	MX27_PIN_USBH2_NXT = _MX27_BUILD_PIN(0, 3),
+	MX27_PIN_USBH2_STP = _MX27_BUILD_PIN(0, 4),
+	MX27_PIN_LSCLK = _MX27_BUILD_PIN(0, 5),
+	MX27_PIN_LD0 = _MX27_BUILD_PIN(0, 6),
+	MX27_PIN_LD1 = _MX27_BUILD_PIN(0, 7),
+	MX27_PIN_LD2 = _MX27_BUILD_PIN(0, 8),
+	MX27_PIN_LD3 = _MX27_BUILD_PIN(0, 9),
+	MX27_PIN_LD4 = _MX27_BUILD_PIN(0, 10),
+	MX27_PIN_LD5 = _MX27_BUILD_PIN(0, 11),
+	MX27_PIN_LD6 = _MX27_BUILD_PIN(0, 12),
+	MX27_PIN_LD7 = _MX27_BUILD_PIN(0, 13),
+	MX27_PIN_LD8 = _MX27_BUILD_PIN(0, 14),
+	MX27_PIN_LD9 = _MX27_BUILD_PIN(0, 15),
+	MX27_PIN_LD10 = _MX27_BUILD_PIN(0, 16),
+	MX27_PIN_LD11 = _MX27_BUILD_PIN(0, 17),
+	MX27_PIN_LD12 = _MX27_BUILD_PIN(0, 18),
+	MX27_PIN_LD13 = _MX27_BUILD_PIN(0, 19),
+	MX27_PIN_LD14 = _MX27_BUILD_PIN(0, 20),
+	MX27_PIN_LD15 = _MX27_BUILD_PIN(0, 21),
+	MX27_PIN_LD16 = _MX27_BUILD_PIN(0, 22),
+	MX27_PIN_LD17 = _MX27_BUILD_PIN(0, 23),
+	MX27_PIN_REV = _MX27_BUILD_PIN(0, 24),
+	MX27_PIN_CLS = _MX27_BUILD_PIN(0, 25),
+	MX27_PIN_PS = _MX27_BUILD_PIN(0, 26),
+	MX27_PIN_SPL_SPR = _MX27_BUILD_PIN(0, 27),
+	MX27_PIN_HSYNC = _MX27_BUILD_PIN(0, 28),
+	MX27_PIN_VSYNC = _MX27_BUILD_PIN(0, 29),
+	MX27_PIN_CONTRAST = _MX27_BUILD_PIN(0, 30),
+	MX27_PIN_OE_ACD = _MX27_BUILD_PIN(0, 31),
+
+	MX27_PIN_SD2_D0 = _MX27_BUILD_PIN(1, 4),
+	MX27_PIN_SD2_D1 = _MX27_BUILD_PIN(1, 5),
+	MX27_PIN_SD2_D2 = _MX27_BUILD_PIN(1, 6),
+	MX27_PIN_SD2_D3 = _MX27_BUILD_PIN(1, 7),
+	MX27_PIN_SD2_CMD = _MX27_BUILD_PIN(1, 8),
+	MX27_PIN_SD2_CLK = _MX27_BUILD_PIN(1, 9),
+	MX27_PIN_CSI_D0 = _MX27_BUILD_PIN(1, 10),
+	MX27_PIN_CSI_D1 = _MX27_BUILD_PIN(1, 11),
+	MX27_PIN_CSI_D2 = _MX27_BUILD_PIN(1, 12),
+	MX27_PIN_CSI_D3 = _MX27_BUILD_PIN(1, 13),
+	MX27_PIN_CSI_D4 = _MX27_BUILD_PIN(1, 14),
+	MX27_PIN_CSI_MCLK = _MX27_BUILD_PIN(1, 15),
+	MX27_PIN_CSI_PIXCLK = _MX27_BUILD_PIN(1, 16),
+	MX27_PIN_CSI_D5 = _MX27_BUILD_PIN(1, 17),
+	MX27_PIN_CSI_D6 = _MX27_BUILD_PIN(1, 18),
+	MX27_PIN_CSI_D7 = _MX27_BUILD_PIN(1, 19),
+	MX27_PIN_CSI_VSYNC = _MX27_BUILD_PIN(1, 20),
+	MX27_PIN_CSI_HSYNC = _MX27_BUILD_PIN(1, 21),
+	MX27_PIN_USBH1_SUSP = _MX27_BUILD_PIN(1, 22),
+	MX27_PIN_USB_PWR = _MX27_BUILD_PIN(1, 23),
+	MX27_PIN_USB_OC_B = _MX27_BUILD_PIN(1, 24),
+	MX27_PIN_USBH1_RCV = _MX27_BUILD_PIN(1, 25),
+	MX27_PIN_USBH1_FS = _MX27_BUILD_PIN(1, 26),
+	MX27_PIN_USBH1_OE_B = _MX27_BUILD_PIN(1, 27),
+	MX27_PIN_USBH1_TXDM = _MX27_BUILD_PIN(1, 28),
+	MX27_PIN_USBH1_TXDP = _MX27_BUILD_PIN(1, 29),
+	MX27_PIN_USBH1_RXDM = _MX27_BUILD_PIN(1, 30),
+	MX27_PIN_USBH1_RXDP = _MX27_BUILD_PIN(1, 31),
+
+	MX27_PIN_I2C2_SDA = _MX27_BUILD_PIN(2, 5),
+	MX27_PIN_I2C2_SCL = _MX27_BUILD_PIN(2, 6),
+	MX27_PIN_USBOTG_DATA5 = _MX27_BUILD_PIN(2, 7),
+	MX27_PIN_USBOTG_DATA6 = _MX27_BUILD_PIN(2, 8),
+	MX27_PIN_USBOTG_DATA0 = _MX27_BUILD_PIN(2, 9),
+	MX27_PIN_USBOTG_DATA2 = _MX27_BUILD_PIN(2, 10),
+	MX27_PIN_USBOTG_DATA1 = _MX27_BUILD_PIN(2, 11),
+	MX27_PIN_USBOTG_DATA4 = _MX27_BUILD_PIN(2, 12),
+	MX27_PIN_USBOTG_DATA3 = _MX27_BUILD_PIN(2, 13),
+	MX27_PIN_TOUT = _MX27_BUILD_PIN(2, 14),
+	MX27_PIN_TIN = _MX27_BUILD_PIN(2, 15),
+	MX27_PIN_SSI4_FS = _MX27_BUILD_PIN(2, 16),
+	MX27_PIN_SSI4_RXDAT = _MX27_BUILD_PIN(2, 17),
+	MX27_PIN_SSI4_TXDAT = _MX27_BUILD_PIN(2, 18),
+	MX27_PIN_SSI4_CLK = _MX27_BUILD_PIN(2, 19),
+	MX27_PIN_SSI1_FS = _MX27_BUILD_PIN(2, 20),
+	MX27_PIN_SSI1_RXDAT = _MX27_BUILD_PIN(2, 21),
+	MX27_PIN_SSI1_TXDAT = _MX27_BUILD_PIN(2, 22),
+	MX27_PIN_SSI1_CLK = _MX27_BUILD_PIN(2, 23),
+	MX27_PIN_SSI2_FS = _MX27_BUILD_PIN(2, 24),
+	MX27_PIN_SSI2_RXDAT = _MX27_BUILD_PIN(2, 25),
+	MX27_PIN_SSI2_TXDAT = _MX27_BUILD_PIN(2, 26),
+	MX27_PIN_SSI2_CLK = _MX27_BUILD_PIN(2, 27),
+	MX27_PIN_SSI3_FS = _MX27_BUILD_PIN(2, 28),
+	MX27_PIN_SSI3_RXDAT = _MX27_BUILD_PIN(2, 29),
+	MX27_PIN_SSI3_TXDAT = _MX27_BUILD_PIN(2, 30),
+	MX27_PIN_SSI3_CLK = _MX27_BUILD_PIN(2, 31),
+
+	MX27_PIN_SD3_CMD = _MX27_BUILD_PIN(3, 0),
+	MX27_PIN_SD3_CLK = _MX27_BUILD_PIN(3, 1),
+	MX27_PIN_ATA_DATA0 = _MX27_BUILD_PIN(3, 2),
+	MX27_PIN_ATA_DATA1 = _MX27_BUILD_PIN(3, 3),
+	MX27_PIN_ATA_DATA2 = _MX27_BUILD_PIN(3, 4),
+	MX27_PIN_ATA_DATA3 = _MX27_BUILD_PIN(3, 5),
+	MX27_PIN_ATA_DATA4 = _MX27_BUILD_PIN(3, 6),
+	MX27_PIN_ATA_DATA5 = _MX27_BUILD_PIN(3, 7),
+	MX27_PIN_ATA_DATA6 = _MX27_BUILD_PIN(3, 8),
+	MX27_PIN_ATA_DATA7 = _MX27_BUILD_PIN(3, 9),
+	MX27_PIN_ATA_DATA8 = _MX27_BUILD_PIN(3, 10),
+	MX27_PIN_ATA_DATA9 = _MX27_BUILD_PIN(3, 11),
+	MX27_PIN_ATA_DATA10 = _MX27_BUILD_PIN(3, 12),
+	MX27_PIN_ATA_DATA11 = _MX27_BUILD_PIN(3, 13),
+	MX27_PIN_ATA_DATA12 = _MX27_BUILD_PIN(3, 14),
+	MX27_PIN_ATA_DATA13 = _MX27_BUILD_PIN(3, 15),
+	MX27_PIN_ATA_DATA14 = _MX27_BUILD_PIN(3, 16),
+	MX27_PIN_I2C_DATA = _MX27_BUILD_PIN(3, 17),
+	MX27_PIN_I2C_CLK = _MX27_BUILD_PIN(3, 18),
+	MX27_PIN_CSPI2_SS2 = _MX27_BUILD_PIN(3, 19),
+	MX27_PIN_CSPI2_SS1 = _MX27_BUILD_PIN(3, 20),
+	MX27_PIN_CSPI2_SS0 = _MX27_BUILD_PIN(3, 21),
+	MX27_PIN_CSPI2_SCLK = _MX27_BUILD_PIN(3, 22),
+	MX27_PIN_CSPI2_MISO = _MX27_BUILD_PIN(3, 23),
+	MX27_PIN_CSPI2_MOSI = _MX27_BUILD_PIN(3, 24),
+	MX27_PIN_CSPI1_RDY = _MX27_BUILD_PIN(3, 25),
+	MX27_PIN_CSPI1_SS2 = _MX27_BUILD_PIN(3, 26),
+	MX27_PIN_CSPI1_SS1 = _MX27_BUILD_PIN(3, 27),
+	MX27_PIN_CSPI1_SS0 = _MX27_BUILD_PIN(3, 28),
+	MX27_PIN_CSPI1_SCLK = _MX27_BUILD_PIN(3, 29),
+	MX27_PIN_CSPI1_MISO = _MX27_BUILD_PIN(3, 30),
+	MX27_PIN_CSPI1_MOSI = _MX27_BUILD_PIN(3, 31),
+
+	MX27_PIN_USBOTG_NXT = _MX27_BUILD_PIN(4, 0),
+	MX27_PIN_USBOTG_STP = _MX27_BUILD_PIN(4, 1),
+	MX27_PIN_USBOTG_DIR = _MX27_BUILD_PIN(4, 2),
+	MX27_PIN_UART2_CTS = _MX27_BUILD_PIN(4, 3),
+	MX27_PIN_UART2_RTS = _MX27_BUILD_PIN(4, 4),
+	MX27_PIN_PWMO = _MX27_BUILD_PIN(4, 5),
+	MX27_PIN_UART2_TXD = _MX27_BUILD_PIN(4, 6),
+	MX27_PIN_UART2_RXD = _MX27_BUILD_PIN(4, 7),
+	MX27_PIN_UART3_TXD = _MX27_BUILD_PIN(4, 8),
+	MX27_PIN_UART3_RXD = _MX27_BUILD_PIN(4, 9),
+	MX27_PIN_UART3_CTS = _MX27_BUILD_PIN(4, 10),
+	MX27_PIN_UART3_RTS = _MX27_BUILD_PIN(4, 11),
+	MX27_PIN_UART1_TXD = _MX27_BUILD_PIN(4, 12),
+	MX27_PIN_UART1_RXD = _MX27_BUILD_PIN(4, 13),
+	MX27_PIN_UART1_CTS = _MX27_BUILD_PIN(4, 14),
+	MX27_PIN_UART1_RTS = _MX27_BUILD_PIN(4, 15),
+	MX27_PIN_RTCK = _MX27_BUILD_PIN(4, 16),
+	MX27_PIN_RESET_OUT_B = _MX27_BUILD_PIN(4, 17),
+	MX27_PIN_SD1_D0 = _MX27_BUILD_PIN(4, 18),
+	MX27_PIN_SD1_D1 = _MX27_BUILD_PIN(4, 19),
+	MX27_PIN_SD1_D2 = _MX27_BUILD_PIN(4, 20),
+	MX27_PIN_SD1_D3 = _MX27_BUILD_PIN(4, 21),
+	MX27_PIN_SD1_CMD = _MX27_BUILD_PIN(4, 22),
+	MX27_PIN_SD1_CLK = _MX27_BUILD_PIN(4, 23),
+	MX27_PIN_USBOTG_CLK = _MX27_BUILD_PIN(4, 24),
+	MX27_PIN_USBOTG_DATA7 = _MX27_BUILD_PIN(4, 25),
+
+	MX27_PIN_NFRB = _MX27_BUILD_PIN(5, 0),
+	MX27_PIN_NFCLE = _MX27_BUILD_PIN(5, 1),
+	MX27_PIN_NFWP_B = _MX27_BUILD_PIN(5, 2),
+	MX27_PIN_NFCE_B = _MX27_BUILD_PIN(5, 3),
+	MX27_PIN_NFALE = _MX27_BUILD_PIN(5, 4),
+	MX27_PIN_NFRE_B = _MX27_BUILD_PIN(5, 5),
+	MX27_PIN_NFWE_B = _MX27_BUILD_PIN(5, 6),
+	MX27_PIN_PC_POE = _MX27_BUILD_PIN(5, 7),
+	MX27_PIN_PC_RW_B = _MX27_BUILD_PIN(5, 8),
+	MX27_PIN_IOIS16 = _MX27_BUILD_PIN(5, 9),
+	MX27_PIN_PC_RST = _MX27_BUILD_PIN(5, 10),
+	MX27_PIN_PC_BVD2 = _MX27_BUILD_PIN(5, 11),
+	MX27_PIN_PC_BVD1 = _MX27_BUILD_PIN(5, 12),
+	MX27_PIN_PC_VS2 = _MX27_BUILD_PIN(5, 13),
+	MX27_PIN_PC_VS1 = _MX27_BUILD_PIN(5, 14),
+	MX27_PIN_CLKO = _MX27_BUILD_PIN(5, 15),
+	MX27_PIN_PC_PWRON = _MX27_BUILD_PIN(5, 16),
+	MX27_PIN_PC_READY = _MX27_BUILD_PIN(5, 17),
+	MX27_PIN_PC_WAIT_B = _MX27_BUILD_PIN(5, 18),
+	MX27_PIN_PC_CD2_B = _MX27_BUILD_PIN(5, 19),
+	MX27_PIN_PC_CD1_B = _MX27_BUILD_PIN(5, 20),
+	MX27_PIN_CS4_B = _MX27_BUILD_PIN(5, 21),
+	MX27_PIN_CS5_B = _MX27_BUILD_PIN(5, 22),
+	MX27_PIN_ATA_DATA15 = _MX27_BUILD_PIN(5, 23),
+};
+
+#endif				/* __ASSEMBLY__ */
+#endif				/* __ASM_ARCH_MXC_MX27_PINS_H__ */
diff --git a/arch/arm/mach-mx3/iomux.c b/arch/arm/mach-mx3/iomux.c
index 24ede62..dcf84ca 100644
--- a/arch/arm/mach-mx3/iomux.c
+++ b/arch/arm/mach-mx3/iomux.c
@@ -1,5 +1,5 @@
 /*
- * Copyright 2004-2007 Freescale Semiconductor, Inc. All Rights Reserved.
+ * Copyright 2004-2008 Freescale Semiconductor, Inc. All Rights Reserved.
  */
 
 /*
diff --git a/arch/arm/mach-mx3/iomux.h b/arch/arm/mach-mx3/iomux.h
index e4706da..505ed36 100644
--- a/arch/arm/mach-mx3/iomux.h
+++ b/arch/arm/mach-mx3/iomux.h
@@ -1,5 +1,5 @@
 /*
- * Copyright 2004-2007 Freescale Semiconductor, Inc. All Rights Reserved.
+ * Copyright 2004-2008 Freescale Semiconductor, Inc. All Rights Reserved.
  */
 
 /*
@@ -14,6 +14,8 @@
 #define __MACH_MX31_IOMUX_H__
 
 #include <linux/types.h>
+#include <asm/arch/gpio.h>
+#include "mx31_pins.h"
 
 /*!
  * @file mach-mx3/iomux.h
diff --git a/arch/arm/mach-mx3/mx31_pins.h b/arch/arm/mach-mx3/mx31_pins.h
new file mode 100644
index 0000000..2e22749
--- /dev/null
+++ b/arch/arm/mach-mx3/mx31_pins.h
@@ -0,0 +1,429 @@
+/*
+ * Copyright 2004-2008 Freescale Semiconductor, Inc. All Rights Reserved.
+ */
+
+/*
+ * The code contained herein is licensed under the GNU General Public
+ * License. You may obtain a copy of the GNU General Public License
+ * Version 2 or later at the following locations:
+ *
+ * http://www.opensource.org/licenses/gpl-license.html
+ * http://www.gnu.org/copyleft/gpl.html
+ */
+#ifndef __ASM_ARCH_MXC_MX31_PINS_H__
+#define __ASM_ARCH_MXC_MX31_PINS_H__
+
+/*!
+ * @file arch-mxc/mx31_pins.h
+ *
+ * @brief MX31 I/O Pin List
+ *
+ * @ingroup GPIO_MX31
+ */
+
+#ifndef __ASSEMBLY__
+
+/*!
+ * @name IOMUX/PAD Bit field definitions
+ */
+
+/*! @{ */
+
+/*!
+ * In order to identify pins more effectively, each mux-controlled pin's
+ * enumerated value is constructed in the following way:
+ *
+ * -------------------------------------------------------------------
+ * 31-29 | 28 - 24 |23 - 21| 20  | 19 - 18 | 17 - 10| 9 - 8 | 7 - 0
+ * -------------------------------------------------------------------
+ * IO_P  |  IO_I   |     RSVD    |  PAD_F  |  PAD_I | MUX_F | MUX_I
+ * -------------------------------------------------------------------
+ *
+ * Bit 0 to 7 contains MUX_I used to identify the register
+ * offset (0-based. base is IOMUX_module_base + 0xC) defined in the Section
+ * "sw_pad_ctl & sw_mux_ctl details" of the IC Spec. Bit 8 to 9 is MUX_F which
+ * contains the offset value defined WITHIN the same register (each IOMUX
+ * control register contains four 8-bit fields for four different pins). The
+ * similar field definitions are used for the pad control register.
+ * For example, the MX31_PIN_A0 is defined in the enumeration:
+ *    ( 73 << MUX_I) | (0 << MUX_F)|( 98 << PAD_I) | (0 << PAD_F)
+ * It means the mux control register is at register offset 73. So the absolute
+ * address is: 0xC+73*4=0x130   0 << MUX_F means the control bits are at the
+ * least significant bits within the register. The pad control register offset
+ * is: 0x154+98*4=0x2DC and also occupy the least significant bits within the
+ * register.
+ */
+
+/*!
+ * Starting bit position within each entry of \b iomux_pins to represent the
+ * MUX control register index (0-based)
+ */
+#define MUX_I		0
+
+/*!
+ * Starting bit position within each entry of \b iomux_pins to represent the
+ * field within IOMUX control register for control bits
+ * (legal values are 0, 1, 2, 3)
+ */
+#define MUX_F		8
+
+/*!
+ * Starting bit position within each entry of \b iomux_pins to represent the
+ * PAD control register index (0-based)
+ */
+#define PAD_I		10
+
+/*!
+ * Starting bit position within each entry of \b iomux_pins to represent the
+ * field within PAD control register for control bits
+ * (legal values are 0, 1, 2)
+ */
+#define PAD_F		18
+
+#define _MXC_BUILD_PIN(gp,gi,mi,mf,pi,pf) \
+	((gp) << MUX_IO_P) | ((gi) << MUX_IO_I) | ((mi) << MUX_I) | \
+	((mf) << MUX_F) | ((pi) << PAD_I) | ((pf) << PAD_F)
+
+#define _MXC_BUILD_GPIO_PIN(gp,gi,mi,mf,pi,pf) \
+		_MXC_BUILD_PIN(gp,gi,mi,mf,pi,pf)
+#define _MXC_BUILD_NON_GPIO_PIN(mi,mf,pi,pf) \
+		_MXC_BUILD_PIN(7,0,mi,mf,pi,pf)
+
+/*!
+ * This enumeration is constructed based on the Section
+ * "sw_pad_ctl & sw_mux_ctl details" of the MX31 IC Spec. Each enumerated
+ * value is constructed based on the rules described above.
+ */
+enum iomux_pins {
+	MX31_PIN_CSPI3_MISO = _MXC_BUILD_NON_GPIO_PIN(0, 3, 1, 2),
+	MX31_PIN_CSPI3_SCLK = _MXC_BUILD_NON_GPIO_PIN(0, 2, 1, 1),
+	MX31_PIN_CSPI3_SPI_RDY = _MXC_BUILD_NON_GPIO_PIN(0, 1, 1, 0),
+	MX31_PIN_TTM_PAD = _MXC_BUILD_NON_GPIO_PIN(0, 0, 0, 2),
+	MX31_PIN_ATA_RESET_B = _MXC_BUILD_GPIO_PIN(2, 31, 1, 3, 3, 0),
+	MX31_PIN_CE_CONTROL = _MXC_BUILD_NON_GPIO_PIN(1, 2, 2, 2),
+	MX31_PIN_CLKSS = _MXC_BUILD_NON_GPIO_PIN(1, 1, 2, 1),
+	MX31_PIN_CSPI3_MOSI = _MXC_BUILD_NON_GPIO_PIN(1, 0, 2, 0),
+	MX31_PIN_ATA_CS1 = _MXC_BUILD_GPIO_PIN(2, 27, 2, 3, 4, 1),
+	MX31_PIN_ATA_DIOR = _MXC_BUILD_GPIO_PIN(2, 28, 2, 2, 4, 0),
+	MX31_PIN_ATA_DIOW = _MXC_BUILD_GPIO_PIN(2, 29, 2, 1, 3, 2),
+	MX31_PIN_ATA_DMACK = _MXC_BUILD_GPIO_PIN(2, 30, 2, 0, 3, 1),
+	MX31_PIN_SD1_DATA1 = _MXC_BUILD_GPIO_PIN(1, 29, 3, 3, 5, 2),
+	MX31_PIN_SD1_DATA2 = _MXC_BUILD_GPIO_PIN(1, 30, 3, 2, 5, 1),
+	MX31_PIN_SD1_DATA3 = _MXC_BUILD_GPIO_PIN(1, 31, 3, 1, 5, 0),
+	MX31_PIN_ATA_CS0 = _MXC_BUILD_GPIO_PIN(2, 26, 3, 0, 4, 2),
+	MX31_PIN_D3_SPL = _MXC_BUILD_NON_GPIO_PIN(4, 3, 7, 0),
+	MX31_PIN_SD1_CMD = _MXC_BUILD_GPIO_PIN(1, 26, 4, 2, 6, 2),
+	MX31_PIN_SD1_CLK = _MXC_BUILD_GPIO_PIN(1, 27, 4, 1, 6, 1),
+	MX31_PIN_SD1_DATA0 = _MXC_BUILD_GPIO_PIN(1, 28, 4, 0, 6, 0),
+	MX31_PIN_VSYNC3 = _MXC_BUILD_NON_GPIO_PIN(5, 3, 8, 1),
+	MX31_PIN_CONTRAST = _MXC_BUILD_NON_GPIO_PIN(5, 2, 8, 0),
+	MX31_PIN_D3_REV = _MXC_BUILD_NON_GPIO_PIN(5, 1, 7, 2),
+	MX31_PIN_D3_CLS = _MXC_BUILD_NON_GPIO_PIN(5, 0, 7, 1),
+	MX31_PIN_SER_RS = _MXC_BUILD_GPIO_PIN(2, 25, 6, 3, 9, 2),
+	MX31_PIN_PAR_RS = _MXC_BUILD_NON_GPIO_PIN(6, 2, 9, 1),
+	MX31_PIN_WRITE = _MXC_BUILD_NON_GPIO_PIN(6, 1, 9, 0),
+	MX31_PIN_READ = _MXC_BUILD_NON_GPIO_PIN(6, 0, 8, 2),
+	MX31_PIN_SD_D_IO = _MXC_BUILD_GPIO_PIN(2, 21, 7, 3, 11, 0),
+	MX31_PIN_SD_D_CLK = _MXC_BUILD_GPIO_PIN(2, 22, 7, 2, 10, 2),
+	MX31_PIN_LCS0 = _MXC_BUILD_GPIO_PIN(2, 23, 7, 1, 10, 1),
+	MX31_PIN_LCS1 = _MXC_BUILD_GPIO_PIN(2, 24, 7, 0, 10, 0),
+	MX31_PIN_HSYNC = _MXC_BUILD_NON_GPIO_PIN(8, 3, 12, 1),
+	MX31_PIN_FPSHIFT = _MXC_BUILD_NON_GPIO_PIN(8, 2, 12, 0),
+	MX31_PIN_DRDY0 = _MXC_BUILD_NON_GPIO_PIN(8, 1, 11, 2),
+	MX31_PIN_SD_D_I = _MXC_BUILD_GPIO_PIN(2, 20, 8, 0, 11, 1),
+	MX31_PIN_LD15 = _MXC_BUILD_NON_GPIO_PIN(9, 3, 13, 2),
+	MX31_PIN_LD16 = _MXC_BUILD_NON_GPIO_PIN(9, 2, 13, 1),
+	MX31_PIN_LD17 = _MXC_BUILD_NON_GPIO_PIN(9, 1, 13, 0),
+	MX31_PIN_VSYNC0 = _MXC_BUILD_NON_GPIO_PIN(9, 0, 12, 2),
+	MX31_PIN_LD11 = _MXC_BUILD_NON_GPIO_PIN(10, 3, 15, 0),
+	MX31_PIN_LD12 = _MXC_BUILD_NON_GPIO_PIN(10, 2, 14, 2),
+	MX31_PIN_LD13 = _MXC_BUILD_NON_GPIO_PIN(10, 1, 14, 1),
+	MX31_PIN_LD14 = _MXC_BUILD_NON_GPIO_PIN(10, 0, 14, 0),
+	MX31_PIN_LD7 = _MXC_BUILD_NON_GPIO_PIN(11, 3, 16, 1),
+	MX31_PIN_LD8 = _MXC_BUILD_NON_GPIO_PIN(11, 2, 16, 0),
+	MX31_PIN_LD9 = _MXC_BUILD_NON_GPIO_PIN(11, 1, 15, 2),
+	MX31_PIN_LD10 = _MXC_BUILD_NON_GPIO_PIN(11, 0, 15, 1),
+	MX31_PIN_LD3 = _MXC_BUILD_NON_GPIO_PIN(12, 3, 17, 2),
+	MX31_PIN_LD4 = _MXC_BUILD_NON_GPIO_PIN(12, 2, 17, 1),
+	MX31_PIN_LD5 = _MXC_BUILD_NON_GPIO_PIN(12, 1, 17, 0),
+	MX31_PIN_LD6 = _MXC_BUILD_NON_GPIO_PIN(12, 0, 16, 2),
+	MX31_PIN_USBH2_DATA1 = _MXC_BUILD_NON_GPIO_PIN(13, 3, 19, 0),
+	MX31_PIN_LD0 = _MXC_BUILD_NON_GPIO_PIN(13, 2, 18, 2),
+	MX31_PIN_LD1 = _MXC_BUILD_NON_GPIO_PIN(13, 1, 18, 1),
+	MX31_PIN_LD2 = _MXC_BUILD_NON_GPIO_PIN(13, 0, 18, 0),
+	MX31_PIN_USBH2_DIR = _MXC_BUILD_NON_GPIO_PIN(14, 3, 20, 1),
+	MX31_PIN_USBH2_STP = _MXC_BUILD_NON_GPIO_PIN(14, 2, 20, 0),
+	MX31_PIN_USBH2_NXT = _MXC_BUILD_NON_GPIO_PIN(14, 1, 19, 2),
+	MX31_PIN_USBH2_DATA0 = _MXC_BUILD_NON_GPIO_PIN(14, 0, 19, 1),
+	MX31_PIN_USBOTG_DATA5 = _MXC_BUILD_NON_GPIO_PIN(15, 3, 21, 2),
+	MX31_PIN_USBOTG_DATA6 = _MXC_BUILD_NON_GPIO_PIN(15, 2, 21, 1),
+	MX31_PIN_USBOTG_DATA7 = _MXC_BUILD_NON_GPIO_PIN(15, 1, 21, 0),
+	MX31_PIN_USBH2_CLK = _MXC_BUILD_NON_GPIO_PIN(15, 0, 20, 2),
+	MX31_PIN_USBOTG_DATA1 = _MXC_BUILD_NON_GPIO_PIN(16, 3, 23, 0),
+	MX31_PIN_USBOTG_DATA2 = _MXC_BUILD_NON_GPIO_PIN(16, 2, 22, 2),
+	MX31_PIN_USBOTG_DATA3 = _MXC_BUILD_NON_GPIO_PIN(16, 1, 22, 1),
+	MX31_PIN_USBOTG_DATA4 = _MXC_BUILD_NON_GPIO_PIN(16, 0, 22, 0),
+	MX31_PIN_USBOTG_DIR = _MXC_BUILD_NON_GPIO_PIN(17, 3, 24, 1),
+	MX31_PIN_USBOTG_STP = _MXC_BUILD_NON_GPIO_PIN(17, 2, 24, 0),
+	MX31_PIN_USBOTG_NXT = _MXC_BUILD_NON_GPIO_PIN(17, 1, 23, 2),
+	MX31_PIN_USBOTG_DATA0 = _MXC_BUILD_NON_GPIO_PIN(17, 0, 23, 1),
+	MX31_PIN_USB_PWR = _MXC_BUILD_GPIO_PIN(0, 29, 18, 3, 25, 2),
+	MX31_PIN_USB_OC = _MXC_BUILD_GPIO_PIN(0, 30, 18, 2, 25, 1),
+	MX31_PIN_USB_BYP = _MXC_BUILD_GPIO_PIN(0, 31, 18, 1, 25, 0),
+	MX31_PIN_USBOTG_CLK = _MXC_BUILD_NON_GPIO_PIN(18, 0, 24, 2),
+	MX31_PIN_TDO = _MXC_BUILD_NON_GPIO_PIN(19, 3, 27, 0),
+	MX31_PIN_TRSTB = _MXC_BUILD_NON_GPIO_PIN(19, 2, 26, 2),
+	MX31_PIN_DE_B = _MXC_BUILD_NON_GPIO_PIN(19, 1, 26, 1),
+	MX31_PIN_SJC_MOD = _MXC_BUILD_NON_GPIO_PIN(19, 0, 26, 0),
+	MX31_PIN_RTCK = _MXC_BUILD_NON_GPIO_PIN(20, 3, 28, 1),
+	MX31_PIN_TCK = _MXC_BUILD_NON_GPIO_PIN(20, 2, 28, 0),
+	MX31_PIN_TMS = _MXC_BUILD_NON_GPIO_PIN(20, 1, 27, 2),
+	MX31_PIN_TDI = _MXC_BUILD_NON_GPIO_PIN(20, 0, 27, 1),
+	MX31_PIN_KEY_COL4 = _MXC_BUILD_GPIO_PIN(1, 22, 21, 3, 29, 2),
+	MX31_PIN_KEY_COL5 = _MXC_BUILD_GPIO_PIN(1, 23, 21, 2, 29, 1),
+	MX31_PIN_KEY_COL6 = _MXC_BUILD_GPIO_PIN(1, 24, 21, 1, 29, 0),
+	MX31_PIN_KEY_COL7 = _MXC_BUILD_GPIO_PIN(1, 25, 21, 0, 28, 2),
+	MX31_PIN_KEY_COL0 = _MXC_BUILD_NON_GPIO_PIN(22, 3, 31, 0),
+	MX31_PIN_KEY_COL1 = _MXC_BUILD_NON_GPIO_PIN(22, 2, 30, 2),
+	MX31_PIN_KEY_COL2 = _MXC_BUILD_NON_GPIO_PIN(22, 1, 30, 1),
+	MX31_PIN_KEY_COL3 = _MXC_BUILD_NON_GPIO_PIN(22, 0, 30, 0),
+	MX31_PIN_KEY_ROW4 = _MXC_BUILD_GPIO_PIN(1, 18, 23, 3, 32, 1),
+	MX31_PIN_KEY_ROW5 = _MXC_BUILD_GPIO_PIN(1, 19, 23, 2, 32, 0),
+	MX31_PIN_KEY_ROW6 = _MXC_BUILD_GPIO_PIN(1, 20, 23, 1, 31, 2),
+	MX31_PIN_KEY_ROW7 = _MXC_BUILD_GPIO_PIN(1, 21, 23, 0, 31, 1),
+	MX31_PIN_KEY_ROW0 = _MXC_BUILD_NON_GPIO_PIN(24, 3, 33, 2),
+	MX31_PIN_KEY_ROW1 = _MXC_BUILD_NON_GPIO_PIN(24, 2, 33, 1),
+	MX31_PIN_KEY_ROW2 = _MXC_BUILD_NON_GPIO_PIN(24, 1, 33, 0),
+	MX31_PIN_KEY_ROW3 = _MXC_BUILD_NON_GPIO_PIN(24, 0, 32, 2),
+	MX31_PIN_TXD2 = _MXC_BUILD_GPIO_PIN(0, 28, 25, 3, 35, 0),
+	MX31_PIN_RTS2 = _MXC_BUILD_NON_GPIO_PIN(25, 2, 34, 2),
+	MX31_PIN_CTS2 = _MXC_BUILD_NON_GPIO_PIN(25, 1, 34, 1),
+	MX31_PIN_BATT_LINE = _MXC_BUILD_GPIO_PIN(1, 17, 25, 0, 34, 0),
+	MX31_PIN_RI_DTE1 = _MXC_BUILD_GPIO_PIN(1, 14, 26, 3, 36, 1),
+	MX31_PIN_DCD_DTE1 = _MXC_BUILD_GPIO_PIN(1, 15, 26, 2, 36, 0),
+	MX31_PIN_DTR_DCE2 = _MXC_BUILD_GPIO_PIN(1, 16, 26, 1, 35, 2),
+	MX31_PIN_RXD2 = _MXC_BUILD_GPIO_PIN(0, 27, 26, 0, 35, 1),
+	MX31_PIN_RI_DCE1 = _MXC_BUILD_GPIO_PIN(1, 10, 27, 3, 37, 2),
+	MX31_PIN_DCD_DCE1 = _MXC_BUILD_GPIO_PIN(1, 11, 27, 2, 37, 1),
+	MX31_PIN_DTR_DTE1 = _MXC_BUILD_GPIO_PIN(1, 12, 27, 1, 37, 0),
+	MX31_PIN_DSR_DTE1 = _MXC_BUILD_GPIO_PIN(1, 13, 27, 0, 36, 2),
+	MX31_PIN_RTS1 = _MXC_BUILD_GPIO_PIN(1, 6, 28, 3, 39, 0),
+	MX31_PIN_CTS1 = _MXC_BUILD_GPIO_PIN(1, 7, 28, 2, 38, 2),
+	MX31_PIN_DTR_DCE1 = _MXC_BUILD_GPIO_PIN(1, 8, 28, 1, 38, 1),
+	MX31_PIN_DSR_DCE1 = _MXC_BUILD_GPIO_PIN(1, 9, 28, 0, 38, 0),
+	MX31_PIN_CSPI2_SCLK = _MXC_BUILD_NON_GPIO_PIN(29, 3, 40, 1),
+	MX31_PIN_CSPI2_SPI_RDY = _MXC_BUILD_NON_GPIO_PIN(29, 2, 40, 0),
+	MX31_PIN_RXD1 = _MXC_BUILD_GPIO_PIN(1, 4, 29, 1, 39, 2),
+	MX31_PIN_TXD1 = _MXC_BUILD_GPIO_PIN(1, 5, 29, 0, 39, 1),
+	MX31_PIN_CSPI2_MISO = _MXC_BUILD_NON_GPIO_PIN(30, 3, 41, 2),
+	MX31_PIN_CSPI2_SS0 = _MXC_BUILD_NON_GPIO_PIN(30, 2, 41, 1),
+	MX31_PIN_CSPI2_SS1 = _MXC_BUILD_NON_GPIO_PIN(30, 1, 41, 0),
+	MX31_PIN_CSPI2_SS2 = _MXC_BUILD_NON_GPIO_PIN(30, 0, 40, 2),
+	MX31_PIN_CSPI1_SS2 = _MXC_BUILD_NON_GPIO_PIN(31, 3, 43, 0),
+	MX31_PIN_CSPI1_SCLK = _MXC_BUILD_NON_GPIO_PIN(31, 2, 42, 2),
+	MX31_PIN_CSPI1_SPI_RDY = _MXC_BUILD_NON_GPIO_PIN(31, 1, 42, 1),
+	MX31_PIN_CSPI2_MOSI = _MXC_BUILD_NON_GPIO_PIN(31, 0, 42, 0),
+	MX31_PIN_CSPI1_MOSI = _MXC_BUILD_NON_GPIO_PIN(32, 3, 44, 1),
+	MX31_PIN_CSPI1_MISO = _MXC_BUILD_NON_GPIO_PIN(32, 2, 44, 0),
+	MX31_PIN_CSPI1_SS0 = _MXC_BUILD_NON_GPIO_PIN(32, 1, 43, 2),
+	MX31_PIN_CSPI1_SS1 = _MXC_BUILD_NON_GPIO_PIN(32, 0, 43, 1),
+	MX31_PIN_STXD6 = _MXC_BUILD_GPIO_PIN(0, 23, 33, 3, 45, 2),
+	MX31_PIN_SRXD6 = _MXC_BUILD_GPIO_PIN(0, 24, 33, 2, 45, 1),
+	MX31_PIN_SCK6 = _MXC_BUILD_GPIO_PIN(0, 25, 33, 1, 45, 0),
+	MX31_PIN_SFS6 = _MXC_BUILD_GPIO_PIN(0, 26, 33, 0, 44, 2),
+	MX31_PIN_STXD5 = _MXC_BUILD_GPIO_PIN(0, 21, 34, 3, 47, 0),
+	MX31_PIN_SRXD5 = _MXC_BUILD_GPIO_PIN(0, 22, 34, 2, 46, 2),
+	MX31_PIN_SCK5 = _MXC_BUILD_NON_GPIO_PIN(34, 1, 46, 1),
+	MX31_PIN_SFS5 = _MXC_BUILD_NON_GPIO_PIN(34, 0, 46, 0),
+	MX31_PIN_STXD4 = _MXC_BUILD_GPIO_PIN(0, 19, 35, 3, 48, 1),
+	MX31_PIN_SRXD4 = _MXC_BUILD_GPIO_PIN(0, 20, 35, 2, 48, 0),
+	MX31_PIN_SCK4 = _MXC_BUILD_NON_GPIO_PIN(35, 1, 47, 2),
+	MX31_PIN_SFS4 = _MXC_BUILD_NON_GPIO_PIN(35, 0, 47, 1),
+	MX31_PIN_STXD3 = _MXC_BUILD_GPIO_PIN(0, 17, 36, 3, 49, 2),
+	MX31_PIN_SRXD3 = _MXC_BUILD_GPIO_PIN(0, 18, 36, 2, 49, 1),
+	MX31_PIN_SCK3 = _MXC_BUILD_NON_GPIO_PIN(36, 1, 49, 0),
+	MX31_PIN_SFS3 = _MXC_BUILD_NON_GPIO_PIN(36, 0, 48, 2),
+	MX31_PIN_CSI_HSYNC = _MXC_BUILD_GPIO_PIN(2, 18, 37, 3, 51, 0),
+	MX31_PIN_CSI_PIXCLK = _MXC_BUILD_GPIO_PIN(2, 19, 37, 2, 50, 2),
+	MX31_PIN_I2C_CLK = _MXC_BUILD_NON_GPIO_PIN(37, 1, 50, 1),
+	MX31_PIN_I2C_DAT = _MXC_BUILD_NON_GPIO_PIN(37, 0, 50, 0),
+	MX31_PIN_CSI_D14 = _MXC_BUILD_GPIO_PIN(2, 14, 38, 3, 52, 1),
+	MX31_PIN_CSI_D15 = _MXC_BUILD_GPIO_PIN(2, 15, 38, 2, 52, 0),
+	MX31_PIN_CSI_MCLK = _MXC_BUILD_GPIO_PIN(2, 16, 38, 1, 51, 2),
+	MX31_PIN_CSI_VSYNC = _MXC_BUILD_GPIO_PIN(2, 17, 38, 0, 51, 1),
+	MX31_PIN_CSI_D10 = _MXC_BUILD_GPIO_PIN(2, 10, 39, 3, 53, 2),
+	MX31_PIN_CSI_D11 = _MXC_BUILD_GPIO_PIN(2, 11, 39, 2, 53, 1),
+	MX31_PIN_CSI_D12 = _MXC_BUILD_GPIO_PIN(2, 12, 39, 1, 53, 0),
+	MX31_PIN_CSI_D13 = _MXC_BUILD_GPIO_PIN(2, 13, 39, 0, 52, 2),
+	MX31_PIN_CSI_D6 = _MXC_BUILD_GPIO_PIN(2, 6, 40, 3, 55, 0),
+	MX31_PIN_CSI_D7 = _MXC_BUILD_GPIO_PIN(2, 7, 40, 2, 54, 2),
+	MX31_PIN_CSI_D8 = _MXC_BUILD_GPIO_PIN(2, 8, 40, 1, 54, 1),
+	MX31_PIN_CSI_D9 = _MXC_BUILD_GPIO_PIN(2, 9, 40, 0, 54, 0),
+	MX31_PIN_M_REQUEST = _MXC_BUILD_NON_GPIO_PIN(41, 3, 56, 1),
+	MX31_PIN_M_GRANT = _MXC_BUILD_NON_GPIO_PIN(41, 2, 56, 0),
+	MX31_PIN_CSI_D4 = _MXC_BUILD_GPIO_PIN(2, 4, 41, 1, 55, 2),
+	MX31_PIN_CSI_D5 = _MXC_BUILD_GPIO_PIN(2, 5, 41, 0, 55, 1),
+	MX31_PIN_PC_RST = _MXC_BUILD_NON_GPIO_PIN(42, 3, 57, 2),
+	MX31_PIN_IOIS16 = _MXC_BUILD_NON_GPIO_PIN(42, 2, 57, 1),
+	MX31_PIN_PC_RW_B = _MXC_BUILD_NON_GPIO_PIN(42, 1, 57, 0),
+	MX31_PIN_PC_POE = _MXC_BUILD_NON_GPIO_PIN(42, 0, 56, 2),
+	MX31_PIN_PC_VS1 = _MXC_BUILD_NON_GPIO_PIN(43, 3, 59, 0),
+	MX31_PIN_PC_VS2 = _MXC_BUILD_NON_GPIO_PIN(43, 2, 58, 2),
+	MX31_PIN_PC_BVD1 = _MXC_BUILD_NON_GPIO_PIN(43, 1, 58, 1),
+	MX31_PIN_PC_BVD2 = _MXC_BUILD_NON_GPIO_PIN(43, 0, 58, 0),
+	MX31_PIN_PC_CD2_B = _MXC_BUILD_NON_GPIO_PIN(44, 3, 60, 1),
+	MX31_PIN_PC_WAIT_B = _MXC_BUILD_NON_GPIO_PIN(44, 2, 60, 0),
+	MX31_PIN_PC_READY = _MXC_BUILD_NON_GPIO_PIN(44, 1, 59, 2),
+	MX31_PIN_PC_PWRON = _MXC_BUILD_NON_GPIO_PIN(44, 0, 59, 1),
+	MX31_PIN_D2 = _MXC_BUILD_NON_GPIO_PIN(45, 3, 61, 2),
+	MX31_PIN_D1 = _MXC_BUILD_NON_GPIO_PIN(45, 2, 61, 1),
+	MX31_PIN_D0 = _MXC_BUILD_NON_GPIO_PIN(45, 1, 61, 0),
+	MX31_PIN_PC_CD1_B = _MXC_BUILD_NON_GPIO_PIN(45, 0, 60, 2),
+	MX31_PIN_D6 = _MXC_BUILD_NON_GPIO_PIN(46, 3, 63, 0),
+	MX31_PIN_D5 = _MXC_BUILD_NON_GPIO_PIN(46, 2, 62, 2),
+	MX31_PIN_D4 = _MXC_BUILD_NON_GPIO_PIN(46, 1, 62, 1),
+	MX31_PIN_D3 = _MXC_BUILD_NON_GPIO_PIN(46, 0, 62, 0),
+	MX31_PIN_D10 = _MXC_BUILD_NON_GPIO_PIN(47, 3, 64, 1),
+	MX31_PIN_D9 = _MXC_BUILD_NON_GPIO_PIN(47, 2, 64, 0),
+	MX31_PIN_D8 = _MXC_BUILD_NON_GPIO_PIN(47, 1, 63, 2),
+	MX31_PIN_D7 = _MXC_BUILD_NON_GPIO_PIN(47, 0, 63, 1),
+	MX31_PIN_D14 = _MXC_BUILD_NON_GPIO_PIN(48, 3, 65, 2),
+	MX31_PIN_D13 = _MXC_BUILD_NON_GPIO_PIN(48, 2, 65, 1),
+	MX31_PIN_D12 = _MXC_BUILD_NON_GPIO_PIN(48, 1, 65, 0),
+	MX31_PIN_D11 = _MXC_BUILD_NON_GPIO_PIN(48, 0, 64, 2),
+	MX31_PIN_NFWP_B = _MXC_BUILD_GPIO_PIN(0, 14, 49, 3, 67, 0),
+	MX31_PIN_NFCE_B = _MXC_BUILD_GPIO_PIN(0, 15, 49, 2, 66, 2),
+	MX31_PIN_NFRB = _MXC_BUILD_GPIO_PIN(0, 16, 49, 1, 66, 1),
+	MX31_PIN_D15 = _MXC_BUILD_NON_GPIO_PIN(49, 0, 66, 0),
+	MX31_PIN_NFWE_B = _MXC_BUILD_GPIO_PIN(0, 10, 50, 3, 68, 1),
+	MX31_PIN_NFRE_B = _MXC_BUILD_GPIO_PIN(0, 11, 50, 2, 68, 0),
+	MX31_PIN_NFALE = _MXC_BUILD_GPIO_PIN(0, 12, 50, 1, 67, 2),
+	MX31_PIN_NFCLE = _MXC_BUILD_GPIO_PIN(0, 13, 50, 0, 67, 1),
+	MX31_PIN_SDQS0 = _MXC_BUILD_NON_GPIO_PIN(51, 3, 69, 2),
+	MX31_PIN_SDQS1 = _MXC_BUILD_NON_GPIO_PIN(51, 2, 69, 1),
+	MX31_PIN_SDQS2 = _MXC_BUILD_NON_GPIO_PIN(51, 1, 69, 0),
+	MX31_PIN_SDQS3 = _MXC_BUILD_NON_GPIO_PIN(51, 0, 68, 2),
+	MX31_PIN_SDCKE0 = _MXC_BUILD_NON_GPIO_PIN(52, 3, 71, 0),
+	MX31_PIN_SDCKE1 = _MXC_BUILD_NON_GPIO_PIN(52, 2, 70, 2),
+	MX31_PIN_SDCLK = _MXC_BUILD_NON_GPIO_PIN(52, 1, 70, 1),
+	MX31_PIN_SDCLK_B = _MXC_BUILD_NON_GPIO_PIN(52, 0, 70, 0),
+	MX31_PIN_RW = _MXC_BUILD_NON_GPIO_PIN(53, 3, 72, 1),
+	MX31_PIN_RAS = _MXC_BUILD_NON_GPIO_PIN(53, 2, 72, 0),
+	MX31_PIN_CAS = _MXC_BUILD_NON_GPIO_PIN(53, 1, 71, 2),
+	MX31_PIN_SDWE = _MXC_BUILD_NON_GPIO_PIN(53, 0, 71, 1),
+	MX31_PIN_CS5 = _MXC_BUILD_NON_GPIO_PIN(54, 3, 73, 2),
+	MX31_PIN_ECB = _MXC_BUILD_NON_GPIO_PIN(54, 2, 73, 1),
+	MX31_PIN_LBA = _MXC_BUILD_NON_GPIO_PIN(54, 1, 73, 0),
+	MX31_PIN_BCLK = _MXC_BUILD_NON_GPIO_PIN(54, 0, 72, 2),
+	MX31_PIN_CS1 = _MXC_BUILD_NON_GPIO_PIN(55, 3, 75, 0),
+	MX31_PIN_CS2 = _MXC_BUILD_NON_GPIO_PIN(55, 2, 74, 2),
+	MX31_PIN_CS3 = _MXC_BUILD_NON_GPIO_PIN(55, 1, 74, 1),
+	MX31_PIN_CS4 = _MXC_BUILD_NON_GPIO_PIN(55, 0, 74, 0),
+	MX31_PIN_EB0 = _MXC_BUILD_NON_GPIO_PIN(56, 3, 76, 1),
+	MX31_PIN_EB1 = _MXC_BUILD_NON_GPIO_PIN(56, 2, 76, 0),
+	MX31_PIN_OE = _MXC_BUILD_NON_GPIO_PIN(56, 1, 75, 2),
+	MX31_PIN_CS0 = _MXC_BUILD_NON_GPIO_PIN(56, 0, 75, 1),
+	MX31_PIN_DQM0 = _MXC_BUILD_NON_GPIO_PIN(57, 3, 77, 2),
+	MX31_PIN_DQM1 = _MXC_BUILD_NON_GPIO_PIN(57, 2, 77, 1),
+	MX31_PIN_DQM2 = _MXC_BUILD_NON_GPIO_PIN(57, 1, 77, 0),
+	MX31_PIN_DQM3 = _MXC_BUILD_NON_GPIO_PIN(57, 0, 76, 2),
+	MX31_PIN_SD28 = _MXC_BUILD_NON_GPIO_PIN(58, 3, 79, 0),
+	MX31_PIN_SD29 = _MXC_BUILD_NON_GPIO_PIN(58, 2, 78, 2),
+	MX31_PIN_SD30 = _MXC_BUILD_NON_GPIO_PIN(58, 1, 78, 1),
+	MX31_PIN_SD31 = _MXC_BUILD_NON_GPIO_PIN(58, 0, 78, 0),
+	MX31_PIN_SD24 = _MXC_BUILD_NON_GPIO_PIN(59, 3, 80, 1),
+	MX31_PIN_SD25 = _MXC_BUILD_NON_GPIO_PIN(59, 2, 80, 0),
+	MX31_PIN_SD26 = _MXC_BUILD_NON_GPIO_PIN(59, 1, 79, 2),
+	MX31_PIN_SD27 = _MXC_BUILD_NON_GPIO_PIN(59, 0, 79, 1),
+	MX31_PIN_SD20 = _MXC_BUILD_NON_GPIO_PIN(60, 3, 81, 2),
+	MX31_PIN_SD21 = _MXC_BUILD_NON_GPIO_PIN(60, 2, 81, 1),
+	MX31_PIN_SD22 = _MXC_BUILD_NON_GPIO_PIN(60, 1, 81, 0),
+	MX31_PIN_SD23 = _MXC_BUILD_NON_GPIO_PIN(60, 0, 80, 2),
+	MX31_PIN_SD16 = _MXC_BUILD_NON_GPIO_PIN(61, 3, 83, 0),
+	MX31_PIN_SD17 = _MXC_BUILD_NON_GPIO_PIN(61, 2, 82, 2),
+	MX31_PIN_SD18 = _MXC_BUILD_NON_GPIO_PIN(61, 1, 82, 1),
+	MX31_PIN_SD19 = _MXC_BUILD_NON_GPIO_PIN(61, 0, 82, 0),
+	MX31_PIN_SD12 = _MXC_BUILD_NON_GPIO_PIN(62, 3, 84, 1),
+	MX31_PIN_SD13 = _MXC_BUILD_NON_GPIO_PIN(62, 2, 84, 0),
+	MX31_PIN_SD14 = _MXC_BUILD_NON_GPIO_PIN(62, 1, 83, 2),
+	MX31_PIN_SD15 = _MXC_BUILD_NON_GPIO_PIN(62, 0, 83, 1),
+	MX31_PIN_SD8 = _MXC_BUILD_NON_GPIO_PIN(63, 3, 85, 2),
+	MX31_PIN_SD9 = _MXC_BUILD_NON_GPIO_PIN(63, 2, 85, 1),
+	MX31_PIN_SD10 = _MXC_BUILD_NON_GPIO_PIN(63, 1, 85, 0),
+	MX31_PIN_SD11 = _MXC_BUILD_NON_GPIO_PIN(63, 0, 84, 2),
+	MX31_PIN_SD4 = _MXC_BUILD_NON_GPIO_PIN(64, 3, 87, 0),
+	MX31_PIN_SD5 = _MXC_BUILD_NON_GPIO_PIN(64, 2, 86, 2),
+	MX31_PIN_SD6 = _MXC_BUILD_NON_GPIO_PIN(64, 1, 86, 1),
+	MX31_PIN_SD7 = _MXC_BUILD_NON_GPIO_PIN(64, 0, 86, 0),
+	MX31_PIN_SD0 = _MXC_BUILD_NON_GPIO_PIN(65, 3, 88, 1),
+	MX31_PIN_SD1 = _MXC_BUILD_NON_GPIO_PIN(65, 2, 88, 0),
+	MX31_PIN_SD2 = _MXC_BUILD_NON_GPIO_PIN(65, 1, 87, 2),
+	MX31_PIN_SD3 = _MXC_BUILD_NON_GPIO_PIN(65, 0, 87, 1),
+	MX31_PIN_A24 = _MXC_BUILD_NON_GPIO_PIN(66, 3, 89, 2),
+	MX31_PIN_A25 = _MXC_BUILD_NON_GPIO_PIN(66, 2, 89, 1),
+	MX31_PIN_SDBA1 = _MXC_BUILD_NON_GPIO_PIN(66, 1, 89, 0),
+	MX31_PIN_SDBA0 = _MXC_BUILD_NON_GPIO_PIN(66, 0, 88, 2),
+	MX31_PIN_A20 = _MXC_BUILD_NON_GPIO_PIN(67, 3, 91, 0),
+	MX31_PIN_A21 = _MXC_BUILD_NON_GPIO_PIN(67, 2, 90, 2),
+	MX31_PIN_A22 = _MXC_BUILD_NON_GPIO_PIN(67, 1, 90, 1),
+	MX31_PIN_A23 = _MXC_BUILD_NON_GPIO_PIN(67, 0, 90, 0),
+	MX31_PIN_A16 = _MXC_BUILD_NON_GPIO_PIN(68, 3, 92, 1),
+	MX31_PIN_A17 = _MXC_BUILD_NON_GPIO_PIN(68, 2, 92, 0),
+	MX31_PIN_A18 = _MXC_BUILD_NON_GPIO_PIN(68, 1, 91, 2),
+	MX31_PIN_A19 = _MXC_BUILD_NON_GPIO_PIN(68, 0, 91, 1),
+	MX31_PIN_A12 = _MXC_BUILD_NON_GPIO_PIN(69, 3, 93, 2),
+	MX31_PIN_A13 = _MXC_BUILD_NON_GPIO_PIN(69, 2, 93, 1),
+	MX31_PIN_A14 = _MXC_BUILD_NON_GPIO_PIN(69, 1, 93, 0),
+	MX31_PIN_A15 = _MXC_BUILD_NON_GPIO_PIN(69, 0, 92, 2),
+	MX31_PIN_A9 = _MXC_BUILD_NON_GPIO_PIN(70, 3, 95, 0),
+	MX31_PIN_A10 = _MXC_BUILD_NON_GPIO_PIN(70, 2, 94, 2),
+	MX31_PIN_MA10 = _MXC_BUILD_NON_GPIO_PIN(70, 1, 94, 1),
+	MX31_PIN_A11 = _MXC_BUILD_NON_GPIO_PIN(70, 0, 94, 0),
+	MX31_PIN_A5 = _MXC_BUILD_NON_GPIO_PIN(71, 3, 96, 1),
+	MX31_PIN_A6 = _MXC_BUILD_NON_GPIO_PIN(71, 2, 96, 0),
+	MX31_PIN_A7 = _MXC_BUILD_NON_GPIO_PIN(71, 1, 95, 2),
+	MX31_PIN_A8 = _MXC_BUILD_NON_GPIO_PIN(71, 0, 95, 1),
+	MX31_PIN_A1 = _MXC_BUILD_NON_GPIO_PIN(72, 3, 97, 2),
+	MX31_PIN_A2 = _MXC_BUILD_NON_GPIO_PIN(72, 2, 97, 1),
+	MX31_PIN_A3 = _MXC_BUILD_NON_GPIO_PIN(72, 1, 97, 0),
+	MX31_PIN_A4 = _MXC_BUILD_NON_GPIO_PIN(72, 0, 96, 2),
+	MX31_PIN_DVFS1 = _MXC_BUILD_NON_GPIO_PIN(73, 3, 99, 0),
+	MX31_PIN_VPG0 = _MXC_BUILD_NON_GPIO_PIN(73, 2, 98, 2),
+	MX31_PIN_VPG1 = _MXC_BUILD_NON_GPIO_PIN(73, 1, 98, 1),
+	MX31_PIN_A0 = _MXC_BUILD_NON_GPIO_PIN(73, 0, 98, 0),
+	MX31_PIN_CKIL = _MXC_BUILD_NON_GPIO_PIN(74, 3, 100, 1),
+	MX31_PIN_POWER_FAIL = _MXC_BUILD_NON_GPIO_PIN(74, 2, 100, 0),
+	MX31_PIN_VSTBY = _MXC_BUILD_NON_GPIO_PIN(74, 1, 99, 2),
+	MX31_PIN_DVFS0 = _MXC_BUILD_NON_GPIO_PIN(74, 0, 99, 1),
+	MX31_PIN_BOOT_MODE1 = _MXC_BUILD_NON_GPIO_PIN(75, 3, 101, 2),
+	MX31_PIN_BOOT_MODE2 = _MXC_BUILD_NON_GPIO_PIN(75, 2, 101, 1),
+	MX31_PIN_BOOT_MODE3 = _MXC_BUILD_NON_GPIO_PIN(75, 1, 101, 0),
+	MX31_PIN_BOOT_MODE4 = _MXC_BUILD_NON_GPIO_PIN(75, 0, 100, 2),
+	MX31_PIN_RESET_IN_B = _MXC_BUILD_NON_GPIO_PIN(76, 3, 103, 0),
+	MX31_PIN_POR_B = _MXC_BUILD_NON_GPIO_PIN(76, 2, 102, 2),
+	MX31_PIN_CLKO = _MXC_BUILD_NON_GPIO_PIN(76, 1, 102, 1),
+	MX31_PIN_BOOT_MODE0 = _MXC_BUILD_NON_GPIO_PIN(76, 0, 102, 0),
+	MX31_PIN_STX0 = _MXC_BUILD_GPIO_PIN(1, 1, 77, 3, 104, 1),
+	MX31_PIN_SRX0 = _MXC_BUILD_GPIO_PIN(1, 2, 77, 2, 104, 0),
+	MX31_PIN_SIMPD0 = _MXC_BUILD_GPIO_PIN(1, 3, 77, 1, 103, 2),
+	MX31_PIN_CKIH = _MXC_BUILD_NON_GPIO_PIN(77, 0, 103, 1),
+	MX31_PIN_GPIO3_1 = _MXC_BUILD_GPIO_PIN(2, 1, 78, 3, 105, 2),
+	MX31_PIN_SCLK0 = _MXC_BUILD_GPIO_PIN(2, 2, 78, 2, 105, 1),
+	MX31_PIN_SRST0 = _MXC_BUILD_GPIO_PIN(2, 3, 78, 1, 105, 0),
+	MX31_PIN_SVEN0 = _MXC_BUILD_GPIO_PIN(1, 0, 78, 0, 104, 2),
+	MX31_PIN_GPIO1_4 = _MXC_BUILD_GPIO_PIN(0, 4, 79, 3, 107, 0),
+	MX31_PIN_GPIO1_5 = _MXC_BUILD_GPIO_PIN(0, 5, 79, 2, 106, 2),
+	MX31_PIN_GPIO1_6 = _MXC_BUILD_GPIO_PIN(0, 6, 79, 1, 106, 1),
+	MX31_PIN_GPIO3_0 = _MXC_BUILD_GPIO_PIN(2, 0, 79, 0, 106, 0),
+	MX31_PIN_GPIO1_0 = _MXC_BUILD_GPIO_PIN(0, 0, 80, 3, 108, 1),
+	MX31_PIN_GPIO1_1 = _MXC_BUILD_GPIO_PIN(0, 1, 80, 2, 108, 0),
+	MX31_PIN_GPIO1_2 = _MXC_BUILD_GPIO_PIN(0, 2, 80, 1, 107, 2),
+	MX31_PIN_GPIO1_3 = _MXC_BUILD_GPIO_PIN(0, 3, 80, 0, 107, 1),
+	MX31_PIN_CAPTURE = _MXC_BUILD_GPIO_PIN(0, 7, 81, 3, 109, 2),
+	MX31_PIN_COMPARE = _MXC_BUILD_GPIO_PIN(0, 8, 81, 2, 109, 1),
+	MX31_PIN_WATCHDOG_RST = _MXC_BUILD_NON_GPIO_PIN(81, 1, 109, 0),
+	MX31_PIN_PWMO = _MXC_BUILD_GPIO_PIN(0, 9, 81, 0, 108, 2),
+};
+
+#endif
+#endif
diff --git a/arch/arm/mach-mx35/iomux.h b/arch/arm/mach-mx35/iomux.h
index 41918bc..c03dfe4 100644
--- a/arch/arm/mach-mx35/iomux.h
+++ b/arch/arm/mach-mx35/iomux.h
@@ -14,6 +14,8 @@
 #define __MACH_MX35_IOMUX_H__
 
 #include <linux/types.h>
+#include <asm/arch/gpio.h>
+#include "mx35_pins.h"
 
 /*!
  * @file mach-mx35/iomux.h
diff --git a/arch/arm/mach-mx35/mx35_pins.h b/arch/arm/mach-mx35/mx35_pins.h
new file mode 100644
index 0000000..f28673a
--- /dev/null
+++ b/arch/arm/mach-mx35/mx35_pins.h
@@ -0,0 +1,333 @@
+/*
+ * Copyright 2008 Freescale Semiconductor, Inc. All Rights Reserved.
+ */
+
+/*
+ * The code contained herein is licensed under the GNU General Public
+ * License. You may obtain a copy of the GNU General Public License
+ * Version 2 or later at the following locations:
+ *
+ * http://www.opensource.org/licenses/gpl-license.html
+ * http://www.gnu.org/copyleft/gpl.html
+ */
+#ifndef __ASM_ARCH_MXC_MX35_PINS_H__
+#define __ASM_ARCH_MXC_MX35_PINS_H__
+
+/*!
+ * @file arch-mxc/mx35_pins.h
+ *
+ * @brief MX35 I/O Pin List
+ *
+ * @ingroup GPIO_MX35
+ */
+
+#ifndef __ASSEMBLY__
+
+/*!
+ * @name IOMUX/PAD Bit field definitions
+ */
+
+/*! @{ */
+
+/*!
+ * In order to identify pins more effectively, each mux-controlled pin's
+ * enumerated value is constructed in the following way:
+ *
+ * -------------------------------------------------------------------
+ * 31-29 | 28 - 24 |23 - 21| 20 - 10| 9 - 0
+ * -------------------------------------------------------------------
+ * IO_P  |  IO_I   | RSVD  | PAD_I | MUX_I
+ * -------------------------------------------------------------------
+ *
+ * Bit 0 to 7 contains MUX_I used to identify the register
+ * offset (base is IOMUX_module_base ) defined in the Section
+ * "sw_pad_ctl & sw_mux_ctl details" of the IC Spec. The similar field
+ * definitions are used for the pad control register.the MX35_PIN_A0 is
+ * defined in the enumeration: ( 0x28 << MUX_I) |( 0x368 << PAD_I)
+ * So the absolute address is: IOMUX_module_base + 0x28.
+ * The pad control register offset is: 0x368.
+ */
+
+/*!
+ * Starting bit position within each entry of \b iomux_pins to represent the
+ * MUX control register offset
+ */
+#define MUX_I		0
+/*!
+ * Starting bit position within each entry of \b iomux_pins to represent the
+ * PAD control register offset
+ */
+#define PAD_I		10
+
+/*!
+ * Starting bit position within each entry of \b iomux_pins to represent the
+ * reserved filed
+ */
+#define RSVD_I		21
+
+#define NON_GPIO_I	0x7
+#define PIN_TO_MUX_MASK	((1<<(PAD_I - MUX_I)) - 1)
+#define PIN_TO_PAD_MASK	((1<<(RSVD_I - PAD_I)) - 1)
+#define NON_MUX_I	PIN_TO_MUX_MASK
+
+#define _MXC_BUILD_PIN(gp, gi, mi, pi) \
+		(((gp) << MUX_IO_P) | ((gi) << MUX_IO_I) | \
+		((mi) << MUX_I) | ((pi) << PAD_I))
+
+#define _MXC_BUILD_GPIO_PIN(gp, gi, mi, pi) \
+		_MXC_BUILD_PIN(gp, gi, mi, pi)
+
+#define _MXC_BUILD_NON_GPIO_PIN(mi, pi) \
+		_MXC_BUILD_PIN(NON_GPIO_I, 0, mi, pi)
+
+#define PIN_TO_IOMUX_MUX(pin) ((pin >> MUX_I) & PIN_TO_MUX_MASK)
+#define PIN_TO_IOMUX_PAD(pin) ((pin >> PAD_I) & PIN_TO_PAD_MASK)
+
+/*! @} End IOMUX/PAD Bit field definitions */
+
+/*!
+ * This enumeration is constructed based on the Section
+ * "sw_pad_ctl & sw_mux_ctl details" of the MX35 IC Spec. Each enumerated
+ * value is constructed based on the rules described above.
+ */
+enum iomux_pins {
+	MX35_PIN_CAPTURE = _MXC_BUILD_GPIO_PIN(0, 4, 0x4, 0x328),
+	MX35_PIN_COMPARE = _MXC_BUILD_GPIO_PIN(0, 5, 0x8, 0x32C),
+	MX35_PIN_WATCHDOG_RST = _MXC_BUILD_GPIO_PIN(0, 6, 0xC, 0x330),
+	MX35_PIN_GPIO1_0 = _MXC_BUILD_GPIO_PIN(0, 0, 0x10, 0x334),
+	MX35_PIN_GPIO1_1 = _MXC_BUILD_GPIO_PIN(0, 1, 0x14, 0x338),
+	MX35_PIN_GPIO2_0 = _MXC_BUILD_GPIO_PIN(1, 0, 0x18, 0x33C),
+	MX35_PIN_GPIO3_0 = _MXC_BUILD_GPIO_PIN(2, 1, 0x1C, 0x340),
+	MX35_PIN_CLKO = _MXC_BUILD_GPIO_PIN(0, 8, 0x20, 0x34C),
+
+	MX35_PIN_POWER_FAIL = _MXC_BUILD_NON_GPIO_PIN(NON_MUX_I, 0x360),
+	MX35_PIN_VSTBY = _MXC_BUILD_GPIO_PIN(0, 7, 0x24, 0x364),
+	MX35_PIN_A0 = _MXC_BUILD_NON_GPIO_PIN(0x28, 0x368),
+	MX35_PIN_A1 = _MXC_BUILD_NON_GPIO_PIN(0x2C, 0x36C),
+	MX35_PIN_A2 = _MXC_BUILD_NON_GPIO_PIN(0x30, 0x370),
+	MX35_PIN_A3 = _MXC_BUILD_NON_GPIO_PIN(0x34, 0x374),
+	MX35_PIN_A4 = _MXC_BUILD_NON_GPIO_PIN(0x38, 0x378),
+	MX35_PIN_A5 = _MXC_BUILD_NON_GPIO_PIN(0x3C, 0x37C),
+	MX35_PIN_A6 = _MXC_BUILD_NON_GPIO_PIN(0x40, 0x380),
+	MX35_PIN_A7 = _MXC_BUILD_NON_GPIO_PIN(0x44, 0x384),
+	MX35_PIN_A8 = _MXC_BUILD_NON_GPIO_PIN(0x48, 0x388),
+	MX35_PIN_A9 = _MXC_BUILD_NON_GPIO_PIN(0x4C, 0x38C),
+	MX35_PIN_A10 = _MXC_BUILD_NON_GPIO_PIN(0x50, 0x390),
+	MX35_PIN_MA10 = _MXC_BUILD_NON_GPIO_PIN(0x54, 0x394),
+	MX35_PIN_A11 = _MXC_BUILD_NON_GPIO_PIN(0x58, 0x398),
+	MX35_PIN_A12 = _MXC_BUILD_NON_GPIO_PIN(0x5C, 0x39C),
+	MX35_PIN_A13 = _MXC_BUILD_NON_GPIO_PIN(0x60, 0x3A0),
+	MX35_PIN_A14 = _MXC_BUILD_NON_GPIO_PIN(0x64, 0x3A4),
+	MX35_PIN_A15 = _MXC_BUILD_NON_GPIO_PIN(0x68, 0x3A8),
+	MX35_PIN_A16 = _MXC_BUILD_NON_GPIO_PIN(0x6C, 0x3AC),
+	MX35_PIN_A17 = _MXC_BUILD_NON_GPIO_PIN(0x70, 0x3B0),
+	MX35_PIN_A18 = _MXC_BUILD_NON_GPIO_PIN(0x74, 0x3B4),
+	MX35_PIN_A19 = _MXC_BUILD_NON_GPIO_PIN(0x78, 0x3B8),
+	MX35_PIN_A20 = _MXC_BUILD_NON_GPIO_PIN(0x7C, 0x3BC),
+	MX35_PIN_A21 = _MXC_BUILD_NON_GPIO_PIN(0x80, 0x3C0),
+	MX35_PIN_A22 = _MXC_BUILD_NON_GPIO_PIN(0x84, 0x3C4),
+	MX35_PIN_A23 = _MXC_BUILD_NON_GPIO_PIN(0x88, 0x3C8),
+	MX35_PIN_A24 = _MXC_BUILD_NON_GPIO_PIN(0x8C, 0x3CC),
+	MX35_PIN_A25 = _MXC_BUILD_NON_GPIO_PIN(0x90, 0x3D0),
+
+	MX35_PIN_EB0 = _MXC_BUILD_NON_GPIO_PIN(0x94, 0x46C),
+	MX35_PIN_EB1 = _MXC_BUILD_NON_GPIO_PIN(0x98, 0x470),
+	MX35_PIN_OE = _MXC_BUILD_NON_GPIO_PIN(0x9C, 0x474),
+	MX35_PIN_CS0 = _MXC_BUILD_NON_GPIO_PIN(0xA0, 0x478),
+	MX35_PIN_CS1 = _MXC_BUILD_NON_GPIO_PIN(0xA4, 0x47C),
+	MX35_PIN_CS2 = _MXC_BUILD_NON_GPIO_PIN(0xA8, 0x480),
+	MX35_PIN_CS3 = _MXC_BUILD_NON_GPIO_PIN(0xAC, 0x484),
+	MX35_PIN_CS4 = _MXC_BUILD_GPIO_PIN(0, 20, 0xB0, 0x488),
+	MX35_PIN_CS5 = _MXC_BUILD_GPIO_PIN(0, 21, 0xB4, 0x48C),
+	MX35_PIN_NFCE_B = _MXC_BUILD_GPIO_PIN(0, 22, 0xB8, 0x490),
+
+	MX35_PIN_LBA = _MXC_BUILD_NON_GPIO_PIN(0xBC, 0x498),
+	MX35_PIN_BCLK = _MXC_BUILD_NON_GPIO_PIN(0xC0, 0x49C),
+	MX35_PIN_RW = _MXC_BUILD_NON_GPIO_PIN(0xC4, 0x4A0),
+
+	MX35_PIN_NFWE_B = _MXC_BUILD_GPIO_PIN(0, 18, 0xC8, 0x4CC),
+	MX35_PIN_NFRE_B = _MXC_BUILD_GPIO_PIN(0, 19, 0xCC, 0x4D0),
+	MX35_PIN_NFALE = _MXC_BUILD_GPIO_PIN(0, 20, 0xD0, 0x4D4),
+	MX35_PIN_NFCLE = _MXC_BUILD_GPIO_PIN(0, 21, 0xD4, 0x4D8),
+	MX35_PIN_NFWP_B = _MXC_BUILD_GPIO_PIN(0, 22, 0xD8, 0x4DC),
+	MX35_PIN_NFRB = _MXC_BUILD_GPIO_PIN(0, 23, 0xDC, 0x4E0),
+
+	MX35_PIN_D15 = _MXC_BUILD_NON_GPIO_PIN(NON_MUX_I, 0x4E4),
+	MX35_PIN_D14 = _MXC_BUILD_NON_GPIO_PIN(NON_MUX_I, 0x4E8),
+	MX35_PIN_D13 = _MXC_BUILD_NON_GPIO_PIN(NON_MUX_I, 0x4EC),
+	MX35_PIN_D12 = _MXC_BUILD_NON_GPIO_PIN(NON_MUX_I, 0x4F0),
+	MX35_PIN_D11 = _MXC_BUILD_NON_GPIO_PIN(NON_MUX_I, 0x4F4),
+	MX35_PIN_D10 = _MXC_BUILD_NON_GPIO_PIN(NON_MUX_I, 0x4F8),
+	MX35_PIN_D9 = _MXC_BUILD_NON_GPIO_PIN(NON_MUX_I, 0x4FC),
+	MX35_PIN_D8 = _MXC_BUILD_NON_GPIO_PIN(NON_MUX_I, 0x500),
+	MX35_PIN_D7 = _MXC_BUILD_NON_GPIO_PIN(NON_MUX_I, 0x504),
+	MX35_PIN_D6 = _MXC_BUILD_NON_GPIO_PIN(NON_MUX_I, 0x508),
+	MX35_PIN_D5 = _MXC_BUILD_NON_GPIO_PIN(NON_MUX_I, 0x50C),
+	MX35_PIN_D4 = _MXC_BUILD_NON_GPIO_PIN(NON_MUX_I, 0x510),
+	MX35_PIN_D3 = _MXC_BUILD_NON_GPIO_PIN(NON_MUX_I, 0x514),
+	MX35_PIN_D2 = _MXC_BUILD_NON_GPIO_PIN(NON_MUX_I, 0x518),
+	MX35_PIN_D1 = _MXC_BUILD_NON_GPIO_PIN(NON_MUX_I, 0x51C),
+	MX35_PIN_D0 = _MXC_BUILD_NON_GPIO_PIN(NON_MUX_I, 0x520),
+
+	MX35_PIN_CSI_D8 = _MXC_BUILD_GPIO_PIN(0, 20, 0xE0, 0x524),
+	MX35_PIN_CSI_D9 = _MXC_BUILD_GPIO_PIN(0, 21, 0xE4, 0x528),
+	MX35_PIN_CSI_D10 = _MXC_BUILD_GPIO_PIN(0, 22, 0xE8, 0x52C),
+	MX35_PIN_CSI_D11 = _MXC_BUILD_GPIO_PIN(0, 23, 0xEC, 0x530),
+	MX35_PIN_CSI_D12 = _MXC_BUILD_GPIO_PIN(0, 24, 0xF0, 0x534),
+	MX35_PIN_CSI_D13 = _MXC_BUILD_GPIO_PIN(0, 25, 0xF4, 0x538),
+	MX35_PIN_CSI_D14 = _MXC_BUILD_GPIO_PIN(0, 26, 0xF8, 0x53C),
+	MX35_PIN_CSI_D15 = _MXC_BUILD_GPIO_PIN(0, 27, 0xFC, 0x540),
+	MX35_PIN_CSI_MCLK = _MXC_BUILD_GPIO_PIN(0, 28, 0x100, 0x544),
+	MX35_PIN_CSI_VSYNC = _MXC_BUILD_GPIO_PIN(0, 29, 0x104, 0x548),
+	MX35_PIN_CSI_HSYNC = _MXC_BUILD_GPIO_PIN(0, 30, 0x108, 0x54C),
+	MX35_PIN_CSI_PIXCLK = _MXC_BUILD_GPIO_PIN(0, 31, 0x10C, 0x550),
+
+	MX35_PIN_I2C1_CLK = _MXC_BUILD_GPIO_PIN(1, 24, 0x110, 0x554),
+	MX35_PIN_I2C1_DAT = _MXC_BUILD_GPIO_PIN(1, 25, 0x114, 0x558),
+	MX35_PIN_I2C2_CLK = _MXC_BUILD_GPIO_PIN(1, 26, 0x118, 0x55C),
+	MX35_PIN_I2C2_DAT = _MXC_BUILD_GPIO_PIN(1, 27, 0x11C, 0x560),
+
+	MX35_PIN_STXD4 = _MXC_BUILD_GPIO_PIN(1, 28, 0x120, 0x564),
+	MX35_PIN_SRXD4 = _MXC_BUILD_GPIO_PIN(1, 29, 0x124, 0x568),
+	MX35_PIN_SCK4 = _MXC_BUILD_GPIO_PIN(1, 30, 0x128, 0x56C),
+	MX35_PIN_SXFS4 = _MXC_BUILD_GPIO_PIN(1, 31, 0x12C, 0x570),
+	MX35_PIN_STXD5 = _MXC_BUILD_GPIO_PIN(0, 0, 0x130, 0x574),
+	MX35_PIN_SRXD5 = _MXC_BUILD_GPIO_PIN(0, 1, 0x134, 0x578),
+	MX35_PIN_SCK5 = _MXC_BUILD_GPIO_PIN(0, 2, 0x138, 0x57C),
+	MX35_PIN_SXFS5 = _MXC_BUILD_GPIO_PIN(0, 3, 0x13C, 0x580),
+
+	MX35_PIN_SCKR = _MXC_BUILD_GPIO_PIN(0, 4, 0x140, 0x584),
+	MX35_PIN_FSR = _MXC_BUILD_GPIO_PIN(0, 5, 0x144, 0x588),
+	MX35_PIN_HCKR = _MXC_BUILD_GPIO_PIN(0, 6, 0x148, 0x58C),
+	MX35_PIN_SCKT = _MXC_BUILD_GPIO_PIN(0, 7, 0x14C, 0x590),
+	MX35_PIN_FST = _MXC_BUILD_GPIO_PIN(0, 8, 0x150, 0x594),
+	MX35_PIN_HCKT = _MXC_BUILD_GPIO_PIN(0, 9, 0x154, 0x598),
+	MX35_PIN_TX5_RX0 = _MXC_BUILD_GPIO_PIN(0, 10, 0x158, 0x59C),
+	MX35_PIN_TX4_RX1 = _MXC_BUILD_GPIO_PIN(0, 11, 0x15C, 0x5A0),
+	MX35_PIN_TX3_RX2 = _MXC_BUILD_GPIO_PIN(0, 12, 0x160, 0x5A4),
+	MX35_PIN_TX2_RX3 = _MXC_BUILD_GPIO_PIN(0, 13, 0x164, 0x5A8),
+	MX35_PIN_TX1 = _MXC_BUILD_GPIO_PIN(0, 14, 0x168, 0x5AC),
+	MX35_PIN_TX0 = _MXC_BUILD_GPIO_PIN(0, 15, 0x16C, 0x5B0),
+
+	MX35_PIN_CSPI1_MOSI = _MXC_BUILD_GPIO_PIN(0, 16, 0x170, 0x5B4),
+	MX35_PIN_CSPI1_MISO = _MXC_BUILD_GPIO_PIN(0, 17, 0x174, 0x5B8),
+	MX35_PIN_CSPI1_SS0 = _MXC_BUILD_GPIO_PIN(0, 18, 0x178, 0x5BC),
+	MX35_PIN_CSPI1_SS1 = _MXC_BUILD_GPIO_PIN(0, 19, 0x17C, 0x5C0),
+	MX35_PIN_CSPI1_SCLK = _MXC_BUILD_GPIO_PIN(2, 4, 0x180, 0x5C4),
+	MX35_PIN_CSPI1_SPI_RDY = _MXC_BUILD_GPIO_PIN(2, 5, 0x184, 0x5C8),
+
+	MX35_PIN_RXD1 = _MXC_BUILD_GPIO_PIN(2, 6, 0x188, 0x5CC),
+	MX35_PIN_TXD1 = _MXC_BUILD_GPIO_PIN(2, 7, 0x18C, 0x5D0),
+	MX35_PIN_RTS1 = _MXC_BUILD_GPIO_PIN(2, 8, 0x190, 0x5D4),
+	MX35_PIN_CTS1 = _MXC_BUILD_GPIO_PIN(2, 9, 0x194, 0x5D8),
+	MX35_PIN_RXD2 = _MXC_BUILD_GPIO_PIN(2, 10, 0x198, 0x5DC),
+	MX35_PIN_TXD2 = _MXC_BUILD_GPIO_PIN(1, 11, 0x19C, 0x5E0),
+	MX35_PIN_RTS2 = _MXC_BUILD_GPIO_PIN(1, 12, 0x1A0, 0x5E4),
+	MX35_PIN_CTS2 = _MXC_BUILD_GPIO_PIN(1, 13, 0x1A4, 0x5E8),
+
+	MX35_PIN_USBOTG_PWR = _MXC_BUILD_GPIO_PIN(2, 14, 0x1A8, 0x60C),
+	MX35_PIN_USBOTG_OC = _MXC_BUILD_GPIO_PIN(2, 15, 0x1AC, 0x610),
+
+	MX35_PIN_LD0 = _MXC_BUILD_GPIO_PIN(1, 0, 0x1B0, 0x614),
+	MX35_PIN_LD1 = _MXC_BUILD_GPIO_PIN(1, 1, 0x1B4, 0x618),
+	MX35_PIN_LD2 = _MXC_BUILD_GPIO_PIN(1, 2, 0x1B8, 0x61C),
+	MX35_PIN_LD3 = _MXC_BUILD_GPIO_PIN(1, 3, 0x1BC, 0x620),
+	MX35_PIN_LD4 = _MXC_BUILD_GPIO_PIN(1, 4, 0x1C0, 0x624),
+	MX35_PIN_LD5 = _MXC_BUILD_GPIO_PIN(1, 5, 0x1C4, 0x628),
+	MX35_PIN_LD6 = _MXC_BUILD_GPIO_PIN(1, 6, 0x1C8, 0x62C),
+	MX35_PIN_LD7 = _MXC_BUILD_GPIO_PIN(1, 7, 0x1CC, 0x630),
+	MX35_PIN_LD8 = _MXC_BUILD_GPIO_PIN(1, 8, 0x1D0, 0x634),
+	MX35_PIN_LD9 = _MXC_BUILD_GPIO_PIN(1, 9, 0x1D4, 0x638),
+	MX35_PIN_LD10 = _MXC_BUILD_GPIO_PIN(1, 10, 0x1D8, 0x63C),
+	MX35_PIN_LD11 = _MXC_BUILD_GPIO_PIN(1, 11, 0x1DC, 0x640),
+	MX35_PIN_LD12 = _MXC_BUILD_GPIO_PIN(1, 12, 0x1E0, 0x644),
+	MX35_PIN_LD13 = _MXC_BUILD_GPIO_PIN(1, 13, 0x1E4, 0x648),
+	MX35_PIN_LD14 = _MXC_BUILD_GPIO_PIN(1, 14, 0x1E8, 0x64C),
+	MX35_PIN_LD15 = _MXC_BUILD_GPIO_PIN(1, 15, 0x1EC, 0x650),
+	MX35_PIN_LD16 = _MXC_BUILD_GPIO_PIN(1, 16, 0x1F0, 0x654),
+	MX35_PIN_LD17 = _MXC_BUILD_GPIO_PIN(1, 17, 0x1F4, 0x658),
+	MX35_PIN_LD18 = _MXC_BUILD_GPIO_PIN(2, 24, 0x1F8, 0x65C),
+	MX35_PIN_LD19 = _MXC_BUILD_GPIO_PIN(2, 25, 0x1FC, 0x660),
+	MX35_PIN_LD20 = _MXC_BUILD_GPIO_PIN(2, 26, 0x200, 0x664),
+	MX35_PIN_LD21 = _MXC_BUILD_GPIO_PIN(2, 27, 0x204, 0x668),
+	MX35_PIN_LD22 = _MXC_BUILD_GPIO_PIN(2, 28, 0x208, 0x66C),
+	MX35_PIN_LD23 = _MXC_BUILD_GPIO_PIN(2, 29, 0x20C, 0x670),
+
+	MX35_PIN_D3_HSYNC = _MXC_BUILD_GPIO_PIN(2, 30, 0x210, 0x674),
+	MX35_PIN_D3_FPSHIFT = _MXC_BUILD_GPIO_PIN(2, 31, 0x214, 0x678),
+	MX35_PIN_D3_DRDY = _MXC_BUILD_GPIO_PIN(0, 0, 0x218, 0x67C),
+	MX35_PIN_CONTRAST = _MXC_BUILD_GPIO_PIN(0, 1, 0x21C, 0x680),
+	MX35_PIN_D3_VSYNC = _MXC_BUILD_GPIO_PIN(0, 2, 0x220, 0x684),
+	MX35_PIN_D3_REV = _MXC_BUILD_GPIO_PIN(0, 3, 0x224, 0x688),
+	MX35_PIN_D3_CLS = _MXC_BUILD_GPIO_PIN(0, 4, 0x228, 0x68C),
+	MX35_PIN_D3_SPL = _MXC_BUILD_GPIO_PIN(0, 5, 0x22C, 0x690),
+
+	MX35_PIN_SD1_CMD = _MXC_BUILD_GPIO_PIN(0, 6, 0x230, 0x694),
+	MX35_PIN_SD1_CLK = _MXC_BUILD_GPIO_PIN(0, 7, 0x234, 0x698),
+	MX35_PIN_SD1_DATA0 = _MXC_BUILD_GPIO_PIN(0, 8, 0x238, 0x69C),
+	MX35_PIN_SD1_DATA1 = _MXC_BUILD_GPIO_PIN(0, 9, 0x23C, 0x6A0),
+	MX35_PIN_SD1_DATA2 = _MXC_BUILD_GPIO_PIN(0, 10, 0x240, 0x6A4),
+	MX35_PIN_SD1_DATA3 = _MXC_BUILD_GPIO_PIN(0, 11, 0x244, 0x6A8),
+	MX35_PIN_SD2_CMD = _MXC_BUILD_GPIO_PIN(1, 0, 0x248, 0x6AC),
+	MX35_PIN_SD2_CLK = _MXC_BUILD_GPIO_PIN(1, 1, 0x24C, 0x6B0),
+	MX35_PIN_SD2_DATA0 = _MXC_BUILD_GPIO_PIN(1, 2, 0x250, 0x6B4),
+	MX35_PIN_SD2_DATA1 = _MXC_BUILD_GPIO_PIN(1, 3, 0x254, 0x6B8),
+	MX35_PIN_SD2_DATA2 = _MXC_BUILD_GPIO_PIN(1, 4, 0x258, 0x6BC),
+	MX35_PIN_SD2_DATA3 = _MXC_BUILD_GPIO_PIN(1, 5, 0x25C, 0x6C0),
+
+	MX35_PIN_ATA_CS0 = _MXC_BUILD_GPIO_PIN(1, 6, 0x260, 0x6C4),
+	MX35_PIN_ATA_CS1 = _MXC_BUILD_GPIO_PIN(1, 7, 0x264, 0x6C8),
+	MX35_PIN_ATA_DIOR = _MXC_BUILD_GPIO_PIN(1, 8, 0x268, 0x6CC),
+	MX35_PIN_ATA_DIOW = _MXC_BUILD_GPIO_PIN(1, 9, 0x26C, 0x6D0),
+	MX35_PIN_ATA_DMACK = _MXC_BUILD_GPIO_PIN(1, 10, 0x270, 0x6D4),
+	MX35_PIN_ATA_RESET_B = _MXC_BUILD_GPIO_PIN(1, 11, 0x274, 0x6D8),
+	MX35_PIN_ATA_IORDY = _MXC_BUILD_GPIO_PIN(1, 12, 0x278, 0x6DC),
+	MX35_PIN_ATA_DATA0 = _MXC_BUILD_GPIO_PIN(1, 13, 0x27C, 0x6E0),
+	MX35_PIN_ATA_DATA1 = _MXC_BUILD_GPIO_PIN(1, 14, 0x280, 0x6E4),
+	MX35_PIN_ATA_DATA2 = _MXC_BUILD_GPIO_PIN(1, 15, 0x284, 0x6E8),
+	MX35_PIN_ATA_DATA3 = _MXC_BUILD_GPIO_PIN(1, 16, 0x288, 0x6EC),
+	MX35_PIN_ATA_DATA4 = _MXC_BUILD_GPIO_PIN(1, 17, 0x28C, 0x6F0),
+	MX35_PIN_ATA_DATA5 = _MXC_BUILD_GPIO_PIN(1, 18, 0x290, 0x6F4),
+	MX35_PIN_ATA_DATA6 = _MXC_BUILD_GPIO_PIN(1, 19, 0x294, 0x6F8),
+	MX35_PIN_ATA_DATA7 = _MXC_BUILD_GPIO_PIN(1, 20, 0x298, 0x6FC),
+	MX35_PIN_ATA_DATA8 = _MXC_BUILD_GPIO_PIN(1, 21, 0x29C, 0x700),
+	MX35_PIN_ATA_DATA9 = _MXC_BUILD_GPIO_PIN(1, 22, 0x2A0, 0x704),
+	MX35_PIN_ATA_DATA10 = _MXC_BUILD_GPIO_PIN(1, 23, 0x2A4, 0x708),
+	MX35_PIN_ATA_DATA11 = _MXC_BUILD_GPIO_PIN(1, 24, 0x2A8, 0x70C),
+	MX35_PIN_ATA_DATA12 = _MXC_BUILD_GPIO_PIN(1, 25, 0x2AC, 0x710),
+	MX35_PIN_ATA_DATA13 = _MXC_BUILD_GPIO_PIN(1, 26, 0x2B0, 0x714),
+	MX35_PIN_ATA_DATA14 = _MXC_BUILD_GPIO_PIN(1, 27, 0x2B4, 0x718),
+	MX35_PIN_ATA_DATA15 = _MXC_BUILD_GPIO_PIN(1, 28, 0x2B8, 0x71C),
+	MX35_PIN_ATA_INTRQ = _MXC_BUILD_GPIO_PIN(1, 29, 0x2BC, 0x720),
+	MX35_PIN_ATA_BUFF_EN = _MXC_BUILD_GPIO_PIN(1, 30, 0x2C0, 0x724),
+	MX35_PIN_ATA_DMARQ = _MXC_BUILD_GPIO_PIN(1, 31, 0x2C4, 0x728),
+	MX35_PIN_ATA_DA0 = _MXC_BUILD_GPIO_PIN(2, 0, 0x2C8, 0x72C),
+	MX35_PIN_ATA_DA1 = _MXC_BUILD_GPIO_PIN(2, 1, 0x2CC, 0x730),
+	MX35_PIN_ATA_DA2 = _MXC_BUILD_GPIO_PIN(2, 2, 0x2D0, 0x734),
+
+	MX35_PIN_MLB_CLK = _MXC_BUILD_GPIO_PIN(2, 3, 0x2D4, 0x738),
+	MX35_PIN_MLB_DAT = _MXC_BUILD_GPIO_PIN(2, 4, 0x2D8, 0x73C),
+	MX35_PIN_MLB_SIG = _MXC_BUILD_GPIO_PIN(2, 5, 0x2DC, 0x740),
+
+	MX35_PIN_FEC_TX_CLK = _MXC_BUILD_GPIO_PIN(2, 6, 0x2E0, 0x744),
+	MX35_PIN_FEC_RX_CLK = _MXC_BUILD_GPIO_PIN(2, 7, 0x2E4, 0x748),
+	MX35_PIN_FEC_RX_DV = _MXC_BUILD_GPIO_PIN(2, 8, 0x2E8, 0x74C),
+	MX35_PIN_FEC_COL = _MXC_BUILD_GPIO_PIN(2, 9, 0x2EC, 0x750),
+	MX35_PIN_FEC_RDATA0 = _MXC_BUILD_GPIO_PIN(2, 10, 0x2F0, 0x754),
+	MX35_PIN_FEC_TDATA0 = _MXC_BUILD_GPIO_PIN(2, 11, 0x2F4, 0x758),
+	MX35_PIN_FEC_TX_EN = _MXC_BUILD_GPIO_PIN(2, 12, 0x2F8, 0x75C),
+	MX35_PIN_FEC_MDC = _MXC_BUILD_GPIO_PIN(2, 13, 0x2FC, 0x760),
+	MX35_PIN_FEC_MDIO = _MXC_BUILD_GPIO_PIN(2, 14, 0x300, 0x764),
+	MX35_PIN_FEC_TX_ERR = _MXC_BUILD_GPIO_PIN(2, 15, 0x304, 0x768),
+	MX35_PIN_FEC_RX_ERR = _MXC_BUILD_GPIO_PIN(2, 16, 0x308, 0x76C),
+	MX35_PIN_FEC_CRS = _MXC_BUILD_GPIO_PIN(2, 17, 0x30C, 0x770),
+	MX35_PIN_FEC_RDATA1 = _MXC_BUILD_GPIO_PIN(2, 18, 0x310, 0x774),
+	MX35_PIN_FEC_TDATA1 = _MXC_BUILD_GPIO_PIN(2, 19, 0x314, 0x778),
+	MX35_PIN_FEC_RDATA2 = _MXC_BUILD_GPIO_PIN(2, 20, 0x318, 0x77C),
+	MX35_PIN_FEC_TDATA2 = _MXC_BUILD_GPIO_PIN(2, 21, 0x31C, 0x780),
+	MX35_PIN_FEC_RDATA3 = _MXC_BUILD_GPIO_PIN(2, 22, 0x320, 0x784),
+	MX35_PIN_FEC_TDATA3 = _MXC_BUILD_GPIO_PIN(2, 23, 0x324, 0x788),
+};
+
+#endif
+#endif
diff --git a/arch/arm/mach-mx37/iomux.c b/arch/arm/mach-mx37/iomux.c
index ed4607b..f6e1905 100644
--- a/arch/arm/mach-mx37/iomux.c
+++ b/arch/arm/mach-mx37/iomux.c
@@ -1,5 +1,5 @@
 /*
- * Copyright 2007 Freescale Semiconductor, Inc. All Rights Reserved.
+ * Copyright 2007-2008 Freescale Semiconductor, Inc. All Rights Reserved.
  */
 
 /*
diff --git a/arch/arm/mach-mx37/iomux.h b/arch/arm/mach-mx37/iomux.h
index 1440323..82010ab 100644
--- a/arch/arm/mach-mx37/iomux.h
+++ b/arch/arm/mach-mx37/iomux.h
@@ -1,5 +1,5 @@
 /*
- * Copyright 2007 Freescale Semiconductor, Inc. All Rights Reserved.
+ * Copyright 2007-2008 Freescale Semiconductor, Inc. All Rights Reserved.
  */
 
 /*
@@ -14,6 +14,8 @@
 #define __MACH_MX37_IOMUX_H__
 
 #include <linux/types.h>
+#include <asm/arch/gpio.h>
+#include "mx37_pins.h"
 
 /*!
  * @file mach-mx37/iomux.h
diff --git a/arch/arm/mach-mx37/mx37_pins.h b/arch/arm/mach-mx37/mx37_pins.h
new file mode 100644
index 0000000..10dcbf3
--- /dev/null
+++ b/arch/arm/mach-mx37/mx37_pins.h
@@ -0,0 +1,256 @@
+/*
+ * Copyright 2007-2008 Freescale Semiconductor, Inc. All Rights Reserved.
+ */
+
+/*
+ * The code contained herein is licensed under the GNU General Public
+ * License. You may obtain a copy of the GNU General Public License
+ * Version 2 or later at the following locations:
+ *
+ * http://www.opensource.org/licenses/gpl-license.html
+ * http://www.gnu.org/copyleft/gpl.html
+ */
+#ifndef __ASM_ARCH_MXC_MX37_PINS_H__
+#define __ASM_ARCH_MXC_MX37_PINS_H__
+
+/*!
+ * @file arch-mxc/mx37_pins.h
+ *
+ * @brief MX37 I/O Pin List
+ *
+ * @ingroup GPIO_MX37
+ */
+
+#ifndef __ASSEMBLY__
+
+/*!
+ * @name IOMUX/PAD Bit field definitions
+ */
+
+/*! @{ */
+
+/*!
+ * In order to identify pins more effectively, each mux-controlled pin's
+ * enumerated value is constructed in the following way:
+ *
+ * -------------------------------------------------------------------
+ * 31-29 | 28 - 24 |  23  | 22 - 20 | 19  - 10| 9 - 0
+ * -------------------------------------------------------------------
+ * IO_P  |  IO_I  | RSVD_I |  GPIO_I | PAD_I  | MUX_I
+ * -------------------------------------------------------------------
+ *
+ * Bit 0 to 9 contains MUX_I used to identify the register
+ * offset (0-based. base is IOMUX_module_base) defined in the Section
+ * "sw_pad_ctl & sw_mux_ctl details" of the IC Spec. The
+ * similar field definitions are used for the pad control register.
+ * For example, the MX37_PIN_ETM_D0 is defined in the enumeration:
+ *    ( (0x28 - MUX_I_START) << MUX_I)|( (0x250 - PAD_I_START) << PAD_I)
+ * It means the mux control register is at register offset 0x28. The pad control
+ * register offset is: 0x250 and also occupy the least significant bits
+ * within the register.
+ */
+
+/*!
+ * Starting bit position within each entry of \b iomux_pins to represent the
+ * MUX control register offset
+ */
+#define MUX_I			0
+/*!
+ * Starting bit position within each entry of \b iomux_pins to represent the
+ * PAD control register offset
+ */
+#define PAD_I			10
+/*!
+ * Starting bit position within each entry of \b iomux_pins to represent which
+ * mux mode is for GPIO (0-based)
+ */
+#define GPIO_I			20
+/*!
+ * Starting bit position which is reserved.
+ */
+#define RSVD_I			23
+
+#define NON_GPIO_PORT		0x7
+#define PIN_TO_MUX_MASK		((1 << (PAD_I - MUX_I)) -1)
+#define PIN_TO_PAD_MASK		((1 << (GPIO_I - PAD_I)) - 1)
+#define PIN_TO_ALT_GPIO_MASK	((1 << (RSVD_I - GPIO_I)) - 1)
+
+#define NON_MUX_I		PIN_TO_MUX_MASK
+#define MUX_I_START		0x0008
+#define MUX_I_END		(PAD_I_START - 4)
+#define PAD_I_START		0x230
+#define PAD_I_END		(INPUT_CTL_START - 4)
+#define INPUT_CTL_START		0x508
+#define INPUT_CTL_END		0x614
+
+#define _MXC_BUILD_PIN(gp, gi, ga, mi, pi) \
+	(((gp) << MUX_IO_P) | ((gi) << MUX_IO_I) | \
+	((mi - MUX_I_START) << MUX_I) | \
+	((pi - PAD_I_START) << PAD_I) | \
+	((ga) << GPIO_I))
+
+#define _MXC_BUILD_GPIO_PIN(gp, gi, ga, mi, pi) \
+    _MXC_BUILD_PIN(gp, gi, ga, mi, pi)
+
+#define _MXC_BUILD_NON_GPIO_PIN(mi, pi) \
+    _MXC_BUILD_PIN(NON_GPIO_PORT, 0, 0, mi, pi)
+
+#define PIN_TO_IOMUX_MUX(pin)	((pin >> MUX_I) & PIN_TO_MUX_MASK)
+#define PIN_TO_IOMUX_PAD(pin)	((pin >> PAD_I) & PIN_TO_PAD_MASK)
+#define PIN_TO_ALT_GPIO(pin)	((pin >> GPIO_I) & PIN_TO_ALT_GPIO_MASK)
+#define PIN_TO_IOMUX_INDEX(pin)	(PIN_TO_IOMUX_MUX(pin) >> 2)
+
+/*! @} End IOMUX/PAD Bit field definitions */
+
+/*!
+ * This enumeration is constructed based on the Section
+ * "sw_pad_ctl & sw_mux_ctl details" of the MX37 IC Spec. Each enumerated
+ * value is constructed based on the rules described above.
+ */
+enum iomux_pins {
+	MX37_PIN_KEY_ROW0 = _MXC_BUILD_NON_GPIO_PIN(0x8, 0x230),
+	MX37_PIN_KEY_ROW1 = _MXC_BUILD_NON_GPIO_PIN(0xC, 0x234),
+	MX37_PIN_KEY_ROW2 = _MXC_BUILD_NON_GPIO_PIN(0x10, 0x238),
+	MX37_PIN_KEY_ROW3 = _MXC_BUILD_NON_GPIO_PIN(0x14, 0x23C),
+	MX37_PIN_KEY_ROW4 = _MXC_BUILD_NON_GPIO_PIN(0x18, 0x240),
+	MX37_PIN_KEY_ROW5 = _MXC_BUILD_NON_GPIO_PIN(0x1C, 0x244),
+	MX37_PIN_KEY_ROW6 = _MXC_BUILD_NON_GPIO_PIN(0x20, 0x248),
+	MX37_PIN_KEY_ROW7 = _MXC_BUILD_NON_GPIO_PIN(0x24, 0x24C),
+	MX37_PIN_ETM_D0 = _MXC_BUILD_NON_GPIO_PIN(0x28, 0x250),
+	MX37_PIN_ETM_D1 = _MXC_BUILD_NON_GPIO_PIN(0x2C, 0x254),
+	MX37_PIN_ETM_D2 = _MXC_BUILD_NON_GPIO_PIN(0x30, 0x258),
+	MX37_PIN_ETM_D3 = _MXC_BUILD_NON_GPIO_PIN(0x34, 0x25C),
+	MX37_PIN_ETM_D4 = _MXC_BUILD_NON_GPIO_PIN(0x38, 0x260),
+	MX37_PIN_ETM_D5 = _MXC_BUILD_NON_GPIO_PIN(0x3C, 0x264),
+	MX37_PIN_ETM_D6 = _MXC_BUILD_NON_GPIO_PIN(0x40, 0x268),
+	MX37_PIN_ETM_D7 = _MXC_BUILD_NON_GPIO_PIN(0x44, 0x26C),
+	MX37_PIN_EIM_EB0 = _MXC_BUILD_GPIO_PIN(0, 15, 3, 0x48, 0x2A8),
+	MX37_PIN_EIM_EB1 = _MXC_BUILD_GPIO_PIN(0, 14, 3, 0x4C, 0x2AC),
+	MX37_PIN_EIM_OE = _MXC_BUILD_GPIO_PIN(0, 13, 3, 0x50, 0x2B0),
+	MX37_PIN_EIM_CS0 = _MXC_BUILD_GPIO_PIN(1, 0, 1, 0x54, 0x2B4),
+	MX37_PIN_EIM_CS1 = _MXC_BUILD_GPIO_PIN(1, 1, 1, 0x58, 0x2B8),
+	MX37_PIN_EIM_ECB = _MXC_BUILD_GPIO_PIN(0, 12, 3, 0x5C, 0x2BC),
+	MX37_PIN_EIM_LBA = _MXC_BUILD_GPIO_PIN(0, 11, 3, 0x60, 0x2C0),
+	MX37_PIN_EIM_BCLK = _MXC_BUILD_GPIO_PIN(0, 10, 3, 0x64, 0x2C4),
+	MX37_PIN_EIM_RW = _MXC_BUILD_GPIO_PIN(0, 9, 3, 0x68, 0x2C8),
+	MX37_PIN_NANDF_WE_B = _MXC_BUILD_GPIO_PIN(1, 2, 4, 0x6C, 0x2CC),
+	MX37_PIN_NANDF_RE_B = _MXC_BUILD_GPIO_PIN(1, 3, 4, 0x70, 0x2D0),
+	MX37_PIN_NANDF_ALE = _MXC_BUILD_GPIO_PIN(1, 4, 4, 0x74, 0x2D4),
+	MX37_PIN_NANDF_CLE = _MXC_BUILD_GPIO_PIN(1, 5, 4, 0x78, 0x2D8),
+	MX37_PIN_NANDF_WP_B = _MXC_BUILD_GPIO_PIN(1, 6, 4, 0x7C, 0x2DC),
+	MX37_PIN_NANDF_RB = _MXC_BUILD_GPIO_PIN(1, 7, 4, 0x80, 0x2E0),
+	MX37_PIN_NANDF_CS0 = _MXC_BUILD_GPIO_PIN(1, 8, 4, 0x84, 0x2E4),
+	MX37_PIN_NANDF_CS1 = _MXC_BUILD_GPIO_PIN(1, 9, 4, 0x88, 0x2E8),
+	MX37_PIN_NANDF_CS2 = _MXC_BUILD_GPIO_PIN(1, 10, 4, 0x8C, 0x2EC),
+	MX37_PIN_NANDF_CS3 = _MXC_BUILD_GPIO_PIN(1, 11, 4, 0x90, 0x2F0),
+	MX37_PIN_EIM_D15 = _MXC_BUILD_NON_GPIO_PIN(0x94, 0x2F4),
+	MX37_PIN_EIM_D14 = _MXC_BUILD_NON_GPIO_PIN(0x98, 0x2F8),
+	MX37_PIN_EIM_D13 = _MXC_BUILD_NON_GPIO_PIN(0x9C, 0x2FC),
+	MX37_PIN_EIM_D12 = _MXC_BUILD_NON_GPIO_PIN(0xA0, 0x300),
+	MX37_PIN_EIM_D11 = _MXC_BUILD_NON_GPIO_PIN(0xA4, 0x304),
+	MX37_PIN_EIM_D10 = _MXC_BUILD_NON_GPIO_PIN(0xA8, 0x308),
+	MX37_PIN_EIM_D9 = _MXC_BUILD_NON_GPIO_PIN(0xAC, 0x30C),
+	MX37_PIN_EIM_D8 = _MXC_BUILD_GPIO_PIN(0, 8, 3, 0xB0, 0x310),
+	MX37_PIN_EIM_D7 = _MXC_BUILD_GPIO_PIN(2, 27, 3, 0xB4, 0x314),
+	MX37_PIN_EIM_D6 = _MXC_BUILD_GPIO_PIN(2, 26, 3, 0xB8, 0x318),
+	MX37_PIN_EIM_D5 = _MXC_BUILD_GPIO_PIN(2, 25, 3, 0xBC, 0x31C),
+	MX37_PIN_EIM_D4 = _MXC_BUILD_GPIO_PIN(2, 24, 3, 0xC0, 0x320),
+	MX37_PIN_EIM_D3 = _MXC_BUILD_GPIO_PIN(2, 23, 3, 0xC4, 0x324),
+	MX37_PIN_EIM_D2 = _MXC_BUILD_GPIO_PIN(2, 22, 3, 0xC8, 0x328),
+	MX37_PIN_EIM_D1 = _MXC_BUILD_GPIO_PIN(2, 21, 3, 0xCC, 0x32C),
+	MX37_PIN_EIM_D0 = _MXC_BUILD_GPIO_PIN(2, 20, 3, 0xD0, 0x330),
+	MX37_PIN_SD1_CMD = _MXC_BUILD_GPIO_PIN(0, 16, 3, 0xD4, 0x334),
+	MX37_PIN_SD1_CLK = _MXC_BUILD_GPIO_PIN(0, 17, 3, 0xD8, 0x338),
+	MX37_PIN_SD1_DATA0 = _MXC_BUILD_GPIO_PIN(0, 18, 3, 0xDC, 0x33C),
+	MX37_PIN_SD1_DATA1 = _MXC_BUILD_GPIO_PIN(0, 19, 3, 0xE0, 0x340),
+	MX37_PIN_SD1_DATA2 = _MXC_BUILD_GPIO_PIN(0, 20, 3, 0xE4, 0x344),
+	MX37_PIN_SD1_DATA3 = _MXC_BUILD_GPIO_PIN(0, 21, 3, 0xE8, 0x348),
+	MX37_PIN_SD2_CMD = _MXC_BUILD_GPIO_PIN(0, 22, 3, 0xEC, 0x34C),
+	MX37_PIN_SD2_CLK = _MXC_BUILD_GPIO_PIN(0, 23, 3, 0xF0, 0x350),
+	MX37_PIN_SD2_DATA0 = _MXC_BUILD_GPIO_PIN(0, 24, 3, 0xF4, 0x354),
+	MX37_PIN_SD2_DATA1 = _MXC_BUILD_GPIO_PIN(0, 25, 3, 0xF8, 0x358),
+	MX37_PIN_SD2_DATA2 = _MXC_BUILD_GPIO_PIN(0, 26, 3, 0xFC, 0x35C),
+	MX37_PIN_SD2_DATA3 = _MXC_BUILD_GPIO_PIN(0, 27, 3, 0x100, 0x360),
+	MX37_PIN_I2C1_CLK = _MXC_BUILD_GPIO_PIN(1, 12, 4, 0x104, 0x364),
+	MX37_PIN_I2C1_DAT = _MXC_BUILD_GPIO_PIN(1, 13, 4, 0x108, 0x368),
+	MX37_PIN_AUD3_BB_TXD = _MXC_BUILD_GPIO_PIN(1, 14, 4, 0x10C, 0x36C),
+	MX37_PIN_AUD3_BB_RXD = _MXC_BUILD_GPIO_PIN(1, 15, 4, 0x110, 0x370),
+	MX37_PIN_AUD3_BB_CK = _MXC_BUILD_GPIO_PIN(1, 16, 4, 0x114, 0x374),
+	MX37_PIN_AUD3_BB_FS = _MXC_BUILD_GPIO_PIN(1, 17, 4, 0x118, 0x378),
+	MX37_PIN_AUD5_RXFS = _MXC_BUILD_GPIO_PIN(1, 18, 4, 0x11C, 0x37C),
+	MX37_PIN_AUD5_RXC = _MXC_BUILD_GPIO_PIN(1, 19, 4, 0x120, 0x380),
+	MX37_PIN_AUD5_WB_TXD = _MXC_BUILD_GPIO_PIN(1, 20, 4, 0x124, 0x384),
+	MX37_PIN_AUD5_WB_RXD = _MXC_BUILD_GPIO_PIN(1, 21, 4, 0x128, 0x388),
+	MX37_PIN_AUD5_WB_CK = _MXC_BUILD_GPIO_PIN(1, 22, 4, 0x12C, 0x38C),
+	MX37_PIN_AUD5_WB_FS = _MXC_BUILD_GPIO_PIN(1, 23, 4, 0x130, 0x390),
+	MX37_PIN_CSPI1_MOSI = _MXC_BUILD_GPIO_PIN(2, 0, 4, 0x134, 0x394),
+	MX37_PIN_CSPI1_MISO = _MXC_BUILD_GPIO_PIN(2, 1, 4, 0x138, 0x398),
+	MX37_PIN_CSPI1_SS0 = _MXC_BUILD_GPIO_PIN(2, 2, 4, 0x13C, 0x39C),
+	MX37_PIN_CSPI1_SS1 = _MXC_BUILD_GPIO_PIN(2, 3, 4, 0x140, 0x3A0),
+	MX37_PIN_CSPI1_SCLK = _MXC_BUILD_GPIO_PIN(2, 4, 4, 0x144, 0x3A4),
+	MX37_PIN_CSPI2_MOSI = _MXC_BUILD_GPIO_PIN(2, 5, 4, 0x148, 0x3A8),
+	MX37_PIN_CSPI2_MISO = _MXC_BUILD_GPIO_PIN(2, 6, 4, 0x14C, 0x3AC),
+	MX37_PIN_CSPI2_SS0 = _MXC_BUILD_GPIO_PIN(2, 7, 4, 0x150, 0x3B0),
+	MX37_PIN_CSPI2_SS1 = _MXC_BUILD_GPIO_PIN(2, 8, 4, 0x154, 0x3B4),
+	MX37_PIN_CSPI2_SCLK = _MXC_BUILD_GPIO_PIN(2, 9, 4, 0x158, 0x3B8),
+	MX37_PIN_UART1_RXD = _MXC_BUILD_GPIO_PIN(1, 24, 4, 0x15C, 0x3BC),
+	MX37_PIN_UART1_TXD = _MXC_BUILD_GPIO_PIN(1, 25, 4, 0x160, 0x3C0),
+	MX37_PIN_UART1_RTS = _MXC_BUILD_GPIO_PIN(1, 26, 4, 0x164, 0x3C4),
+	MX37_PIN_UART1_CTS = _MXC_BUILD_GPIO_PIN(1, 27, 4, 0x168, 0x3C8),
+	MX37_PIN_UART1_DTR = _MXC_BUILD_GPIO_PIN(1, 28, 4, 0x16C, 0x3CC),
+	MX37_PIN_UART1_DSR = _MXC_BUILD_GPIO_PIN(1, 29, 4, 0x170, 0x3D0),
+	MX37_PIN_UART1_RI = _MXC_BUILD_GPIO_PIN(1, 30, 4, 0x174, 0x3D4),
+	MX37_PIN_UART1_DCD = _MXC_BUILD_GPIO_PIN(1, 31, 4, 0x178, 0x3D8),
+	MX37_PIN_OWIRE_LINE = _MXC_BUILD_GPIO_PIN(0, 31, 4, 0x17C, 0x3DC),
+	MX37_PIN_JTAG_DE_B = _MXC_BUILD_NON_GPIO_PIN(0x180, 0x3E0),
+	MX37_PIN_DI1_PIN11 = _MXC_BUILD_GPIO_PIN(2, 10, 4, 0x184, 0x3E4),
+	MX37_PIN_DI1_PIN12 = _MXC_BUILD_GPIO_PIN(2, 11, 4, 0x188, 0x3E8),
+	MX37_PIN_DI1_PIN13 = _MXC_BUILD_GPIO_PIN(2, 12, 4, 0x18C, 0x3EC),
+	MX37_PIN_DI1_D0_CS = _MXC_BUILD_GPIO_PIN(2, 13, 4, 0x190, 0x3F0),
+	MX37_PIN_DI1_PIN15 = _MXC_BUILD_GPIO_PIN(0, 30, 4, 0x194, 0),
+	MX37_PIN_DISP1_DAT0 = _MXC_BUILD_NON_GPIO_PIN(0x198, 0x3F4),
+	MX37_PIN_DISP1_DAT1 = _MXC_BUILD_NON_GPIO_PIN(0x19C, 0x3F8),
+	MX37_PIN_DISP1_DAT2 = _MXC_BUILD_NON_GPIO_PIN(0x1A0, 0x3FC),
+	MX37_PIN_DISP1_DAT3 = _MXC_BUILD_NON_GPIO_PIN(0x1A4, 0x400),
+	MX37_PIN_DISP1_DAT4 = _MXC_BUILD_NON_GPIO_PIN(0x1A8, 0x404),
+	MX37_PIN_DISP1_DAT5 = _MXC_BUILD_NON_GPIO_PIN(0x1AC, 0x408),
+	MX37_PIN_DISP1_DAT6 = _MXC_BUILD_NON_GPIO_PIN(0x1B0, 0x40C),
+	MX37_PIN_DISP1_DAT7 = _MXC_BUILD_NON_GPIO_PIN(0x1B4, 0x410),
+	MX37_PIN_DISP1_DAT8 = _MXC_BUILD_NON_GPIO_PIN(0x1B8, 0x414),
+	MX37_PIN_DISP1_DAT9 = _MXC_BUILD_NON_GPIO_PIN(0x1BC, 0x418),
+	MX37_PIN_DISP1_DAT10 = _MXC_BUILD_NON_GPIO_PIN(0x1C0, 0x41C),
+	MX37_PIN_DISP1_DAT11 = _MXC_BUILD_NON_GPIO_PIN(0x1C4, 0x420),
+	MX37_PIN_DISP1_DAT12 = _MXC_BUILD_NON_GPIO_PIN(0x1C8, 0x424),
+	MX37_PIN_DISP1_DAT13 = _MXC_BUILD_NON_GPIO_PIN(0x1CC, 0x428),
+	MX37_PIN_DISP1_DAT14 = _MXC_BUILD_NON_GPIO_PIN(0x1D0, 0x42C),
+	MX37_PIN_DISP1_DAT15 = _MXC_BUILD_NON_GPIO_PIN(0x1D4, 0x430),
+	MX37_PIN_DISP1_DAT16 = _MXC_BUILD_GPIO_PIN(0, 28, 4, 0x1D8, 0x434),
+	MX37_PIN_DISP1_DAT17 = _MXC_BUILD_GPIO_PIN(0, 29, 4, 0x1DC, 0x438),
+	MX37_PIN_DISP1_DAT18 = _MXC_BUILD_GPIO_PIN(2, 14, 4, 0x1E0, 0x43C),
+	MX37_PIN_DISP1_DAT19 = _MXC_BUILD_GPIO_PIN(2, 15, 4, 0x1E4, 0x440),
+	MX37_PIN_DISP1_DAT20 = _MXC_BUILD_GPIO_PIN(2, 16, 4, 0x1E8, 0x444),
+	MX37_PIN_DISP1_DAT21 = _MXC_BUILD_GPIO_PIN(2, 17, 4, 0x1EC, 0x448),
+	MX37_PIN_DISP1_DAT22 = _MXC_BUILD_GPIO_PIN(2, 18, 4, 0x1F0, 0x44C),
+	MX37_PIN_DISP1_DAT23 = _MXC_BUILD_GPIO_PIN(2, 18, 4, 0x1F4, 0x450),
+	MX37_PIN_PAD_DI1_PIN3 = _MXC_BUILD_GPIO_PIN(2, 29, 4, 0x1F8, 0),
+	MX37_PIN_DISP_CLK = _MXC_BUILD_GPIO_PIN(2, 30, 4, 0x1FC, 0),
+	MX37_PIN_DI1_PIN2 = _MXC_BUILD_GPIO_PIN(2, 31, 4, 0x200, 0),
+	MX37_PIN_BOOT_MODE1 = _MXC_BUILD_NON_GPIO_PIN(0x204, 0x454),
+	MX37_PIN_BOOT_MODE0 = _MXC_BUILD_NON_GPIO_PIN(0x208, 0x458),
+	MX37_PIN_WDOG_RST = _MXC_BUILD_GPIO_PIN(2, 28, 1, 0x20C, 0x464),
+	MX37_PIN_GPIO1_0 = _MXC_BUILD_GPIO_PIN(0, 0, 0, 0x210, 0x468),
+	MX37_PIN_GPIO1_1 = _MXC_BUILD_GPIO_PIN(0, 1, 0, 0x214, 0x46C),
+	MX37_PIN_GPIO1_2 = _MXC_BUILD_GPIO_PIN(0, 2, 1, 0x218, 0x470),
+	MX37_PIN_GPIO1_3 = _MXC_BUILD_GPIO_PIN(0, 3, 0, 0x21C, 0x474),
+	MX37_PIN_GPIO1_4 = _MXC_BUILD_GPIO_PIN(0, 4, 0, 0x220, 0x478),
+	MX37_PIN_GPIO1_5 = _MXC_BUILD_GPIO_PIN(0, 5, 0, 0x224, 0x47C),
+	MX37_PIN_GPIO1_6 = _MXC_BUILD_GPIO_PIN(0, 6, 0, 0x228, 0x480),
+	MX37_PIN_GPIO1_7 = _MXC_BUILD_GPIO_PIN(0, 7, 0, 0x22C, 0x484),
+	MX37_PIN_GRP_H10 = _MXC_BUILD_NON_GPIO_PIN(0x230, 0x490),
+	MX37_PIN_GRP_H9 = _MXC_BUILD_NON_GPIO_PIN(0x230, 0x494),
+	MX37_PIN_GRP_H3 = _MXC_BUILD_NON_GPIO_PIN(0x230, 0x4D0),
+	MX37_PIN_GRP_H5 = _MXC_BUILD_NON_GPIO_PIN(0x230, 0x4EC),
+};
+
+#endif				/*  */
+#endif				/*  */
diff --git a/arch/arm/mach-mxc91321/iomux.c b/arch/arm/mach-mxc91321/iomux.c
index 131cb76..c830f9b 100644
--- a/arch/arm/mach-mxc91321/iomux.c
+++ b/arch/arm/mach-mxc91321/iomux.c
@@ -1,5 +1,5 @@
 /*
- * Copyright 2004-2007 Freescale Semiconductor, Inc. All Rights Reserved.
+ * Copyright 2004-2008 Freescale Semiconductor, Inc. All Rights Reserved.
  */
 
 /*
diff --git a/arch/arm/mach-mxc91321/iomux.h b/arch/arm/mach-mxc91321/iomux.h
index 968c351..e9f3b12 100644
--- a/arch/arm/mach-mxc91321/iomux.h
+++ b/arch/arm/mach-mxc91321/iomux.h
@@ -1,5 +1,5 @@
 /*
- * Copyright 2004-2007 Freescale Semiconductor, Inc. All Rights Reserved.
+ * Copyright 2004-2008 Freescale Semiconductor, Inc. All Rights Reserved.
  */
 
 /*
@@ -13,6 +13,9 @@
 #ifndef __MACH_MXC91321_IOMUX_H__
 #define __MACH_MXC91321_IOMUX_H__
 
+#include <asm/arch/gpio.h>
+#include "mxc91321_pins.h"
+
 /*!
  * @file mach-mxc91321/iomux.h
  *
diff --git a/arch/arm/mach-mxc91321/mxc91321_pins.h b/arch/arm/mach-mxc91321/mxc91321_pins.h
new file mode 100644
index 0000000..49cbd49
--- /dev/null
+++ b/arch/arm/mach-mxc91321/mxc91321_pins.h
@@ -0,0 +1,655 @@
+/*
+ *  Copyright 2004-2008 Freescale Semiconductor, Inc. All Rights Reserved.
+ */
+
+/*
+ * The code contained herein is licensed under the GNU General Public
+ * License. You may obtain a copy of the GNU General Public License
+ * Version 2 or later at the following locations:
+ *
+ * http://www.opensource.org/licenses/gpl-license.html
+ * http://www.gnu.org/copyleft/gpl.html
+ */
+#ifndef __ASM_ARCH_MXC91321_PINS_H__
+#define __ASM_ARCH_MXC91321_PINS_H__
+
+/*!
+ * @file arch-mxc/mxc91321_pins.h
+ *
+ * @brief MXC91321 I/O Pin List
+ *
+ * @ingroup GPIO_MXC91321
+ */
+
+#ifndef __ASSEMBLY__
+
+/*!
+ * @name IOMUX/PAD Bit field definitions
+ */
+
+/*! @{ */
+
+/*!
+ * In order to identify pins more effectively, each mux-controlled pin's
+ * enumerated value is constructed in the following way:
+ *
+ * -------------------------------------------------------------------
+ * 31-29 | 28 - 24 |23 - 21| 20  | 19 - 18 | 17 - 10| 9 - 8 | 7 - 0
+ * -------------------------------------------------------------------
+ * IO_P  |  IO_I   |     RSVD    |  PAD_F  |  PAD_I | MUX_F | MUX_I
+ * -------------------------------------------------------------------
+ *
+ * Bit 0 to 7 contains MUX_I used to identify the register
+ * offset (0-based. base is IOMUX_module_base + 0xC) defined in the Section
+ * "sw_pad_ctl & sw_mux_ctl details" of the IC Spec. Bit 8 to 9 is MUX_F which
+ * contains the offset value defined WITHIN the same register (each IOMUX
+ * control register contains four 8-bit fields for four different pins). The
+ * similar field definitions are used for the pad control register.
+ *
+ * For example, PIN_GPIO24 is defined as:
+ * 	PIN_GPIO24 = _MXC_BUILD_GPIO_PIN(1, 4, 49, 3, 65, 1)
+ * This means it is a GPIO pin as indicated by the macro itself. The first "1"
+ * means it belongs to the GPIO shared port (value 0 for MCU only) pin index is
+ * 4 (0-based). Note that if a pin can be configured as a GPIO pin in either
+ * functional mode or GPIO mode, the functional GPIO mode is chosen.
+ *
+ * For the rest of fields - 49, 3, 65, 1 -- it means the mux control register
+ * is at register offset 49. 3 means the control bits are at the most
+ * significant bits within the register. The pad control register offset is at
+ * offset 98 and occupy the middle field within the register.
+ */
+
+#define MUX_RSVD	20
+
+/*!
+ * Starting bit position within each entry of \b iomux_pins to represent the
+ * MUX control register index (0-based)
+ */
+#define MUX_I		0
+
+/*!
+ * Starting bit position within each entry of \b iomux_pins to represent the
+ * field within IOMUX control register for control bits
+ * (legal values are 0, 1, 2, 3)
+ */
+#define MUX_F		8
+
+/*!
+ * Starting bit position within each entry of \b iomux_pins to represent the
+ * PAD control register index (0-based)
+ */
+#define PAD_I		10
+
+/*!
+ * Starting bit position within each entry of \b iomux_pins to represent the
+ * field within PAD control register for control bits
+ * (legal values are 0, 1, 2)
+ */
+#define PAD_F		18
+
+#define _MXC_BUILD_PIN(gp,gi,mi,mf,pi,pf) \
+	((gp) << MUX_IO_P) | ((gi) << MUX_IO_I) | ((mi) << MUX_I) | \
+	((mf) << MUX_F) | ((pi) << PAD_I) | ((pf) << PAD_F)
+
+#define _MXC_BUILD_GPIO_PIN(gp,gi,mi,mf,pi,pf) \
+		_MXC_BUILD_PIN(gp,gi,mi,mf,pi,pf)
+#define _MXC_BUILD_NON_GPIO_PIN(mi,mf,pi,pf) \
+		_MXC_BUILD_PIN(7,0,mi,mf,pi,pf)
+
+/*! @} End IOMUX/PAD Bit field definitions */
+
+/*!
+ * This enumeration is constructed based on the Section
+ * "sw_pad_ctl & sw_mux_ctl details" of the IC Spec. Each enumerated
+ * value is constructed based on the rules described above.
+ */
+enum iomux_pins {
+	PIN_MSE0 = _MXC_BUILD_NON_GPIO_PIN(0, 3, 0, 0),
+	PIN_PAD1 = _MXC_BUILD_NON_GPIO_PIN(0, 2, 0, 0),
+	PIN_PAD2 = _MXC_BUILD_NON_GPIO_PIN(0, 1, 0, 0),
+	PIN_PAD3 = _MXC_BUILD_NON_GPIO_PIN(0, 0, 0, 0),
+
+	PIN_MSE1 = _MXC_BUILD_NON_GPIO_PIN(1, 3, 1, 1),
+	PIN_EVTO = _MXC_BUILD_NON_GPIO_PIN(1, 2, 1, 0),
+	PIN_MRDY = _MXC_BUILD_NON_GPIO_PIN(1, 1, 0, 2),
+	PIN_MCKO = _MXC_BUILD_NON_GPIO_PIN(1, 0, 0, 1),
+
+	PIN_MDO28 = _MXC_BUILD_NON_GPIO_PIN(2, 3, 2, 2),
+	PIN_MDO29 = _MXC_BUILD_NON_GPIO_PIN(2, 2, 2, 1),
+	PIN_MDO30 = _MXC_BUILD_NON_GPIO_PIN(2, 1, 2, 0),
+	PIN_MDO31 = _MXC_BUILD_NON_GPIO_PIN(2, 0, 1, 2),
+
+	PIN_MDO24 = _MXC_BUILD_NON_GPIO_PIN(3, 3, 4, 0),
+	PIN_MDO25 = _MXC_BUILD_NON_GPIO_PIN(3, 2, 3, 2),
+	PIN_MDO26 = _MXC_BUILD_NON_GPIO_PIN(3, 1, 3, 1),
+	PIN_MDO27 = _MXC_BUILD_NON_GPIO_PIN(3, 0, 3, 0),
+
+	PIN_MDO20 = _MXC_BUILD_NON_GPIO_PIN(4, 3, 5, 1),
+	PIN_MDO21 = _MXC_BUILD_NON_GPIO_PIN(4, 2, 5, 0),
+	PIN_MDO22 = _MXC_BUILD_NON_GPIO_PIN(4, 1, 4, 2),
+	PIN_MDO23 = _MXC_BUILD_NON_GPIO_PIN(4, 0, 4, 1),
+
+	PIN_MDO16 = _MXC_BUILD_NON_GPIO_PIN(5, 3, 6, 2),
+	PIN_MDO17 = _MXC_BUILD_NON_GPIO_PIN(5, 2, 6, 1),
+	PIN_MDO18 = _MXC_BUILD_NON_GPIO_PIN(5, 1, 6, 0),
+	PIN_MDO19 = _MXC_BUILD_NON_GPIO_PIN(5, 0, 5, 2),
+
+	PIN_MDO12 = _MXC_BUILD_NON_GPIO_PIN(6, 3, 8, 0),
+	PIN_MDO13 = _MXC_BUILD_NON_GPIO_PIN(6, 2, 7, 2),
+	PIN_MDO14 = _MXC_BUILD_NON_GPIO_PIN(6, 1, 7, 1),
+	PIN_MDO15 = _MXC_BUILD_NON_GPIO_PIN(6, 0, 7, 0),
+
+	PIN_MDO8 = _MXC_BUILD_NON_GPIO_PIN(7, 3, 9, 1),
+	PIN_MDO9 = _MXC_BUILD_NON_GPIO_PIN(7, 2, 9, 0),
+	PIN_MDO10 = _MXC_BUILD_NON_GPIO_PIN(7, 1, 8, 2),
+	PIN_MDO11 = _MXC_BUILD_NON_GPIO_PIN(7, 0, 8, 1),
+
+	PIN_MDO4 = _MXC_BUILD_NON_GPIO_PIN(8, 3, 10, 2),
+	PIN_MDO5 = _MXC_BUILD_NON_GPIO_PIN(8, 2, 10, 1),
+	PIN_MDO6 = _MXC_BUILD_NON_GPIO_PIN(8, 1, 10, 0),
+	PIN_MDO7 = _MXC_BUILD_NON_GPIO_PIN(8, 0, 9, 2),
+
+	PIN_MDO0 = _MXC_BUILD_NON_GPIO_PIN(9, 3, 12, 0),
+	PIN_MDO1 = _MXC_BUILD_NON_GPIO_PIN(9, 2, 11, 2),
+	PIN_MDO2 = _MXC_BUILD_NON_GPIO_PIN(9, 1, 11, 1),
+	PIN_MDO3 = _MXC_BUILD_NON_GPIO_PIN(9, 0, 11, 0),
+
+	PIN_TRCLK = _MXC_BUILD_NON_GPIO_PIN(10, 3, 13, 1),
+	PIN_SRST = _MXC_BUILD_GPIO_PIN(1, 24, 10, 2, 13, 0),
+	PIN_DBGRQ = _MXC_BUILD_GPIO_PIN(1, 25, 10, 1, 12, 2),
+	PIN_EMD_SDCLK = PIN_DBGRQ,	/* For MXC91321 */
+	PIN_EXTRIG = _MXC_BUILD_NON_GPIO_PIN(10, 0, 12, 1),
+
+	PIN_TRACE29 = _MXC_BUILD_NON_GPIO_PIN(11, 3, 14, 2),
+	PIN_TRACE30 = _MXC_BUILD_NON_GPIO_PIN(11, 2, 14, 1),
+	PIN_TRACE31 = _MXC_BUILD_NON_GPIO_PIN(11, 1, 14, 0),
+	PIN_DBGACK = _MXC_BUILD_NON_GPIO_PIN(11, 0, 13, 2),
+
+	PIN_TRACE25 = _MXC_BUILD_NON_GPIO_PIN(12, 3, 16, 0),
+	PIN_TRACE26 = _MXC_BUILD_NON_GPIO_PIN(12, 2, 15, 2),
+	PIN_TRACE27 = _MXC_BUILD_NON_GPIO_PIN(12, 1, 15, 1),
+	PIN_TRACE28 = _MXC_BUILD_NON_GPIO_PIN(12, 0, 15, 0),
+
+	PIN_TRACE21 = _MXC_BUILD_NON_GPIO_PIN(13, 3, 17, 1),
+	PIN_TRACE22 = _MXC_BUILD_NON_GPIO_PIN(13, 2, 17, 0),
+	PIN_TRACE23 = _MXC_BUILD_NON_GPIO_PIN(13, 1, 16, 2),
+	PIN_TRACE24 = _MXC_BUILD_NON_GPIO_PIN(13, 0, 16, 1),
+
+	PIN_TRACE17 = _MXC_BUILD_NON_GPIO_PIN(14, 3, 18, 2),
+	PIN_TRACE18 = _MXC_BUILD_NON_GPIO_PIN(14, 2, 18, 1),
+	PIN_TRACE19 = _MXC_BUILD_NON_GPIO_PIN(14, 1, 18, 0),
+	PIN_TRACE20 = _MXC_BUILD_NON_GPIO_PIN(14, 0, 17, 2),
+
+	PIN_TRACE13 = _MXC_BUILD_NON_GPIO_PIN(15, 3, 20, 0),
+	PIN_TRACE14 = _MXC_BUILD_NON_GPIO_PIN(15, 2, 19, 2),
+	PIN_TRACE15 = _MXC_BUILD_NON_GPIO_PIN(15, 1, 19, 1),
+	PIN_TRACE16 = _MXC_BUILD_NON_GPIO_PIN(15, 0, 19, 0),
+
+	PIN_TRACE9 = _MXC_BUILD_NON_GPIO_PIN(16, 3, 21, 1),
+	PIN_TRACE10 = _MXC_BUILD_NON_GPIO_PIN(16, 2, 21, 0),
+	PIN_TRACE11 = _MXC_BUILD_NON_GPIO_PIN(16, 1, 20, 2),
+	PIN_TRACE12 = _MXC_BUILD_NON_GPIO_PIN(16, 0, 20, 1),
+
+	PIN_TRACE5 = _MXC_BUILD_NON_GPIO_PIN(17, 3, 22, 2),
+	PIN_TRACE6 = _MXC_BUILD_NON_GPIO_PIN(17, 2, 22, 1),
+	PIN_TRACE7 = _MXC_BUILD_NON_GPIO_PIN(17, 1, 22, 0),
+	PIN_TRACE8 = _MXC_BUILD_NON_GPIO_PIN(17, 0, 21, 2),
+
+	PIN_TRACE1 = _MXC_BUILD_NON_GPIO_PIN(18, 3, 24, 0),
+	PIN_TRACE2 = _MXC_BUILD_NON_GPIO_PIN(18, 2, 23, 2),
+	PIN_TRACE3 = _MXC_BUILD_NON_GPIO_PIN(18, 1, 23, 1),
+	PIN_TRACE4 = _MXC_BUILD_NON_GPIO_PIN(18, 0, 23, 0),
+
+	PIN_MMC2_DATA_2 = _MXC_BUILD_NON_GPIO_PIN(19, 3, 25, 1),
+	PIN_MMC2_DATA_3 = _MXC_BUILD_NON_GPIO_PIN(19, 2, 25, 0),
+	PIN_MMC2_CLK = _MXC_BUILD_NON_GPIO_PIN(19, 1, 24, 2),
+	PIN_TRACE0 = _MXC_BUILD_NON_GPIO_PIN(19, 0, 24, 1),
+
+	PIN_MMC1_SDDET = _MXC_BUILD_NON_GPIO_PIN(20, 3, 26, 2),
+	PIN_GPIO38 = _MXC_BUILD_GPIO_PIN(1, 8, 20, 3, 26, 2),	/* For MXC91321 */
+	PIN_MMC2_CMD = _MXC_BUILD_NON_GPIO_PIN(20, 2, 26, 1),
+	PIN_MMC2_DATA_0 = _MXC_BUILD_NON_GPIO_PIN(20, 1, 26, 0),
+	PIN_MMC2_DATA_1 = _MXC_BUILD_NON_GPIO_PIN(20, 0, 25, 2),
+
+	PIN_MMC1_DATA_1 = _MXC_BUILD_NON_GPIO_PIN(21, 3, 28, 0),
+	PIN_MMC1_DATA_2 = _MXC_BUILD_NON_GPIO_PIN(21, 2, 27, 2),
+	PIN_MMC1_DATA_3 = _MXC_BUILD_NON_GPIO_PIN(21, 1, 27, 1),
+	PIN_MMC1_CLK = _MXC_BUILD_NON_GPIO_PIN(21, 0, 27, 0),
+
+	PIN_KEY_COL6 = _MXC_BUILD_NON_GPIO_PIN(22, 3, 29, 1),
+	PIN_KEY_COL7 = _MXC_BUILD_NON_GPIO_PIN(22, 2, 29, 0),
+	PIN_MMC1_CMD = _MXC_BUILD_NON_GPIO_PIN(22, 1, 28, 2),
+	PIN_MMC1_DATA_0 = _MXC_BUILD_NON_GPIO_PIN(22, 0, 28, 1),
+
+	PIN_KEY_COL2 = _MXC_BUILD_NON_GPIO_PIN(23, 3, 30, 2),
+	PIN_KEY_COL3 = _MXC_BUILD_NON_GPIO_PIN(23, 2, 30, 1),
+	PIN_KEY_COL4 = _MXC_BUILD_NON_GPIO_PIN(23, 1, 30, 0),
+	PIN_KEY_COL5 = _MXC_BUILD_NON_GPIO_PIN(23, 0, 29, 2),
+
+	PIN_KEY_ROW6 = _MXC_BUILD_NON_GPIO_PIN(24, 3, 32, 0),
+	PIN_KEY_ROW7 = _MXC_BUILD_NON_GPIO_PIN(24, 2, 31, 2),
+	PIN_KEY_COL0 = _MXC_BUILD_NON_GPIO_PIN(24, 1, 31, 1),
+	PIN_KEY_COL1 = _MXC_BUILD_NON_GPIO_PIN(24, 0, 31, 0),
+
+	PIN_KEY_ROW2 = _MXC_BUILD_NON_GPIO_PIN(25, 3, 33, 1),
+	PIN_KEY_ROW3 = _MXC_BUILD_NON_GPIO_PIN(25, 2, 33, 0),
+	PIN_KEY_ROW4 = _MXC_BUILD_NON_GPIO_PIN(25, 1, 32, 2),
+	PIN_KEY_ROW5 = _MXC_BUILD_NON_GPIO_PIN(25, 0, 32, 1),
+
+	PIN_I2C_CLK = _MXC_BUILD_NON_GPIO_PIN(26, 3, 34, 2),
+	PIN_I2C_DAT = _MXC_BUILD_NON_GPIO_PIN(26, 2, 34, 1),
+	PIN_KEY_ROW0 = _MXC_BUILD_NON_GPIO_PIN(26, 1, 34, 0),
+	PIN_KEY_ROW1 = _MXC_BUILD_NON_GPIO_PIN(26, 0, 33, 2),
+
+	PIN_IPU_CSI_DATA_7 = _MXC_BUILD_GPIO_PIN(0, 9, 27, 3, 36, 0),
+	PIN_IPU_CSI_DATA_8 = _MXC_BUILD_GPIO_PIN(0, 10, 27, 2, 35, 2),
+	PIN_IPU_CSI_DATA_9 = _MXC_BUILD_GPIO_PIN(0, 11, 27, 1, 35, 1),
+	PIN_IPU_CSI_PIXCLK = _MXC_BUILD_GPIO_PIN(0, 12, 27, 0, 35, 0),
+
+	PIN_IPU_CSI_DATA_3 = _MXC_BUILD_GPIO_PIN(1, 7, 28, 3, 37, 1),
+	PIN_IPU_CSI_DATA_4 = _MXC_BUILD_GPIO_PIN(1, 26, 28, 2, 37, 0),
+	PIN_IPU_CSI_DATA_5 = _MXC_BUILD_GPIO_PIN(1, 27, 28, 1, 36, 2),
+	PIN_IPU_CSI_DATA_6 = _MXC_BUILD_GPIO_PIN(0, 8, 28, 0, 36, 1),
+
+	PIN_IPU_CSI_VSYNC = _MXC_BUILD_GPIO_PIN(1, 3, 29, 3, 38, 2),
+	PIN_IPU_CSI_DATA_0 = _MXC_BUILD_GPIO_PIN(1, 4, 29, 2, 38, 1),
+	PIN_IPU_CSI_DATA_1 = _MXC_BUILD_GPIO_PIN(1, 5, 29, 1, 38, 0),
+	PIN_IPU_CSI_DATA_2 = _MXC_BUILD_GPIO_PIN(1, 6, 29, 0, 37, 2),
+
+	PIN_IPU_D3_SPL = _MXC_BUILD_NON_GPIO_PIN(30, 3, 40, 0),
+	PIN_IPU_D3_REV = _MXC_BUILD_NON_GPIO_PIN(30, 2, 39, 2),
+	PIN_IPU_CSI_MCLK = _MXC_BUILD_GPIO_PIN(1, 1, 30, 1, 39, 1),
+	PIN_IPU_CSI_HSYNC = _MXC_BUILD_GPIO_PIN(1, 2, 30, 0, 39, 0),
+
+	PIN_IPU_PAR_RS = _MXC_BUILD_NON_GPIO_PIN(31, 3, 41, 1),
+	PIN_IPU_WRITE = _MXC_BUILD_NON_GPIO_PIN(31, 2, 41, 0),
+	PIN_IPU_READ = _MXC_BUILD_NON_GPIO_PIN(31, 1, 40, 2),
+	PIN_IPU_D3_CLS = _MXC_BUILD_NON_GPIO_PIN(31, 0, 40, 1),
+
+	PIN_IPU_SD_D_IO = _MXC_BUILD_NON_GPIO_PIN(32, 3, 42, 2),
+	PIN_IPU_SD_D_O = _MXC_BUILD_NON_GPIO_PIN(32, 2, 42, 1),
+	PIN_IPU_SD_D_CLK = _MXC_BUILD_NON_GPIO_PIN(32, 1, 42, 0),
+	PIN_IPU_SER_RS = _MXC_BUILD_NON_GPIO_PIN(32, 0, 41, 2),
+
+	PIN_IPU_FPSHIFT = _MXC_BUILD_NON_GPIO_PIN(33, 3, 44, 0),
+	PIN_IPU_DRDY0 = _MXC_BUILD_NON_GPIO_PIN(33, 2, 43, 2),
+	PIN_IPU_CONTRAST1 = _MXC_BUILD_NON_GPIO_PIN(33, 1, 43, 1),
+	PIN_IPU_LCS1 = _MXC_BUILD_NON_GPIO_PIN(33, 0, 43, 0),
+
+	PIN_IPU_VSYNC0 = _MXC_BUILD_NON_GPIO_PIN(34, 3, 45, 1),
+	PIN_IPU_HSYNC = _MXC_BUILD_NON_GPIO_PIN(34, 2, 45, 0),
+	PIN_IPU_VSYNC3 = _MXC_BUILD_NON_GPIO_PIN(34, 1, 44, 2),
+	PIN_IPU_LCS0 = _MXC_BUILD_NON_GPIO_PIN(34, 0, 44, 1),
+
+	PIN_IPU_FDAT_14 = _MXC_BUILD_NON_GPIO_PIN(35, 3, 46, 2),
+	PIN_IPU_FDAT_15 = _MXC_BUILD_NON_GPIO_PIN(35, 2, 46, 1),
+	PIN_IPU_FDAT_16 = _MXC_BUILD_NON_GPIO_PIN(35, 1, 46, 0),
+	PIN_IPU_FDAT_17 = _MXC_BUILD_NON_GPIO_PIN(35, 0, 45, 2),
+
+	PIN_IPU_FDAT_10 = _MXC_BUILD_NON_GPIO_PIN(36, 3, 48, 0),
+	PIN_IPU_FDAT_11 = _MXC_BUILD_NON_GPIO_PIN(36, 2, 47, 2),
+	PIN_IPU_FDAT_12 = _MXC_BUILD_NON_GPIO_PIN(36, 1, 47, 1),
+	PIN_IPU_FDAT_13 = _MXC_BUILD_NON_GPIO_PIN(36, 0, 47, 0),
+
+	PIN_IPU_FDAT_6 = _MXC_BUILD_NON_GPIO_PIN(37, 3, 49, 1),
+	PIN_IPU_FDAT_7 = _MXC_BUILD_NON_GPIO_PIN(37, 2, 49, 0),
+	PIN_IPU_FDAT_8 = _MXC_BUILD_NON_GPIO_PIN(37, 1, 48, 2),
+	PIN_IPU_FDAT_9 = _MXC_BUILD_NON_GPIO_PIN(37, 0, 48, 1),
+
+	PIN_IPU_FDAT_2 = _MXC_BUILD_NON_GPIO_PIN(38, 3, 50, 2),
+	PIN_IPU_FDAT_3 = _MXC_BUILD_NON_GPIO_PIN(38, 2, 50, 1),
+	PIN_IPU_FDAT_4 = _MXC_BUILD_NON_GPIO_PIN(38, 1, 50, 0),
+	PIN_IPU_FDAT_5 = _MXC_BUILD_NON_GPIO_PIN(38, 0, 49, 2),
+
+	PIN_CSPI1_CS_0 = _MXC_BUILD_NON_GPIO_PIN(39, 3, 52, 0),
+	PIN_CSPI1_CS_1 = _MXC_BUILD_NON_GPIO_PIN(39, 2, 51, 2),
+	PIN_IPU_FDAT_0 = _MXC_BUILD_NON_GPIO_PIN(39, 1, 51, 1),
+	PIN_IPU_FDAT_1 = _MXC_BUILD_NON_GPIO_PIN(39, 0, 51, 0),
+
+	PIN_CSPI2_CS_1 = _MXC_BUILD_NON_GPIO_PIN(40, 3, 53, 1),
+	PIN_CSPI1_CK = _MXC_BUILD_NON_GPIO_PIN(40, 2, 53, 0),
+	PIN_CSPI1_DO = _MXC_BUILD_NON_GPIO_PIN(40, 1, 52, 2),
+	PIN_CSPI1_DI = _MXC_BUILD_NON_GPIO_PIN(40, 0, 52, 1),
+
+	PIN_CSPI2_CK = _MXC_BUILD_NON_GPIO_PIN(41, 3, 54, 2),
+	PIN_CSPI2_DO = _MXC_BUILD_NON_GPIO_PIN(41, 2, 54, 1),
+	PIN_CSPI2_DI = _MXC_BUILD_NON_GPIO_PIN(41, 1, 54, 0),
+	PIN_CSPI2_CS_0 = _MXC_BUILD_NON_GPIO_PIN(41, 0, 53, 2),
+
+	PIN_DAM3_R_CLK = _MXC_BUILD_NON_GPIO_PIN(42, 3, 56, 0),
+	PIN_DAM3_R_FS = _MXC_BUILD_NON_GPIO_PIN(42, 2, 55, 2),
+	PIN_BATT_LINE = _MXC_BUILD_NON_GPIO_PIN(42, 1, 55, 1),
+	PIN_PWM = _MXC_BUILD_GPIO_PIN(1, 9, 42, 0, 55, 0),
+
+	PIN_DAM3_TXD = _MXC_BUILD_NON_GPIO_PIN(43, 3, 57, 1),
+	PIN_DAM3_RXD = _MXC_BUILD_NON_GPIO_PIN(43, 2, 57, 0),
+	PIN_DAM3_T_CLK = _MXC_BUILD_NON_GPIO_PIN(43, 1, 56, 2),
+	PIN_DAM3_T_FS = _MXC_BUILD_NON_GPIO_PIN(43, 0, 56, 1),
+
+	PIN_DAM2_TXD = _MXC_BUILD_NON_GPIO_PIN(44, 3, 58, 2),
+	PIN_DAM2_RXD = _MXC_BUILD_NON_GPIO_PIN(44, 2, 58, 1),
+	PIN_DAM2_T_CLK = _MXC_BUILD_NON_GPIO_PIN(44, 1, 58, 0),
+	PIN_DAM2_T_FS = _MXC_BUILD_NON_GPIO_PIN(44, 0, 57, 2),
+
+	PIN_DAM1_TXD = _MXC_BUILD_NON_GPIO_PIN(45, 3, 60, 0),
+	PIN_DAM1_RXD = _MXC_BUILD_NON_GPIO_PIN(45, 2, 59, 2),
+	PIN_DAM1_T_CLK = _MXC_BUILD_NON_GPIO_PIN(45, 1, 59, 1),
+	PIN_DAM1_T_FS = _MXC_BUILD_NON_GPIO_PIN(45, 0, 59, 0),
+
+	PIN_UART_DSR2_B = _MXC_BUILD_NON_GPIO_PIN(46, 3, 61, 1),
+	PIN_UART_MUXCTL = _MXC_BUILD_NON_GPIO_PIN(46, 2, 61, 0),
+	PIN_IRDA_TX4 = _MXC_BUILD_NON_GPIO_PIN(46, 1, 60, 2),
+	PIN_IRDA_RX4 = _MXC_BUILD_NON_GPIO_PIN(46, 0, 60, 1),
+
+	PIN_UART_CTS2_B = _MXC_BUILD_NON_GPIO_PIN(47, 3, 62, 2),
+	PIN_UART_DTR2_B = _MXC_BUILD_NON_GPIO_PIN(47, 2, 62, 1),
+	PIN_UART_RI2_B = _MXC_BUILD_NON_GPIO_PIN(47, 1, 62, 0),
+	PIN_UART_DCD2_B = _MXC_BUILD_NON_GPIO_PIN(47, 0, 61, 2),
+
+	PIN_UART_TXD1 = _MXC_BUILD_NON_GPIO_PIN(48, 3, 64, 0),
+	PIN_UART_RXD1 = _MXC_BUILD_NON_GPIO_PIN(48, 2, 63, 2),
+	PIN_UART_RTS1_B = _MXC_BUILD_NON_GPIO_PIN(48, 1, 63, 1),
+	PIN_UART_CTS1_B = _MXC_BUILD_NON_GPIO_PIN(48, 0, 63, 0),
+
+	PIN_GPIO24 = _MXC_BUILD_GPIO_PIN(1, 4, 49, 3, 65, 1),
+	PIN_GPIO25 = _MXC_BUILD_GPIO_PIN(1, 5, 49, 2, 65, 0),
+	PIN_GPIO26 = _MXC_BUILD_GPIO_PIN(1, 6, 49, 1, 64, 2),
+	PIN_GPIO27 = _MXC_BUILD_GPIO_PIN(1, 7, 49, 0, 64, 1),
+
+	PIN_GPIO20 = _MXC_BUILD_GPIO_PIN(1, 0, 50, 3, 66, 2),
+	PIN_GPIO21 = _MXC_BUILD_GPIO_PIN(1, 1, 50, 2, 66, 1),
+	PIN_GPIO22 = _MXC_BUILD_GPIO_PIN(1, 2, 50, 1, 66, 0),
+	PIN_GPIO23 = _MXC_BUILD_GPIO_PIN(1, 3, 50, 0, 65, 2),
+
+	PIN_GPIO36 = _MXC_BUILD_GPIO_PIN(0, 23, 51, 3, 68, 0),
+	PIN_GPIO37 = _MXC_BUILD_GPIO_PIN(0, 24, 51, 2, 67, 2),
+	PIN_GPIO18 = _MXC_BUILD_GPIO_PIN(0, 13, 51, 1, 67, 1),
+	PIN_GPIO19 = _MXC_BUILD_GPIO_PIN(0, 14, 51, 0, 67, 0),
+
+	PIN_GPIO14 = _MXC_BUILD_GPIO_PIN(0, 14, 52, 3, 69, 1),
+	PIN_GPIO15 = _MXC_BUILD_GPIO_PIN(0, 15, 52, 2, 69, 0),
+	PIN_GPIO16 = _MXC_BUILD_GPIO_PIN(0, 16, 52, 1, 68, 2),
+	PIN_GPIO17 = _MXC_BUILD_GPIO_PIN(0, 17, 52, 0, 68, 1),
+
+	PIN_GPIO10 = _MXC_BUILD_GPIO_PIN(0, 10, 53, 3, 70, 2),
+	PIN_GPIO11 = _MXC_BUILD_GPIO_PIN(0, 11, 53, 2, 70, 1),
+	PIN_GPIO12 = _MXC_BUILD_GPIO_PIN(0, 12, 53, 1, 70, 0),
+	PIN_GPIO13 = _MXC_BUILD_GPIO_PIN(0, 13, 53, 0, 69, 2),
+
+	PIN_GPIO6 = _MXC_BUILD_GPIO_PIN(0, 6, 54, 3, 72, 0),
+	PIN_GPIO7 = _MXC_BUILD_GPIO_PIN(0, 7, 54, 2, 71, 2),
+	PIN_GPIO8 = _MXC_BUILD_GPIO_PIN(0, 8, 54, 1, 71, 1),
+	PIN_GPIO9 = _MXC_BUILD_GPIO_PIN(0, 9, 54, 0, 71, 0),
+
+	PIN_GPIO2 = _MXC_BUILD_GPIO_PIN(0, 2, 55, 3, 73, 1),
+	PIN_GPIO3 = _MXC_BUILD_GPIO_PIN(0, 3, 55, 2, 73, 0),
+	PIN_GPIO4 = _MXC_BUILD_GPIO_PIN(0, 4, 55, 1, 72, 2),
+	PIN_GPIO5 = _MXC_BUILD_GPIO_PIN(0, 5, 55, 0, 72, 1),
+
+	PIN_UART_RTS3_B = _MXC_BUILD_NON_GPIO_PIN(56, 3, 74, 2),
+	PIN_UART_CTS3_B = _MXC_BUILD_NON_GPIO_PIN(56, 2, 74, 1),
+	PIN_GPIO0 = _MXC_BUILD_GPIO_PIN(1, 26, 56, 1, 74, 0),
+	PIN_GPIO1 = _MXC_BUILD_GPIO_PIN(1, 27, 56, 0, 73, 2),
+
+	PIN_MQSPI2_CS0 = _MXC_BUILD_NON_GPIO_PIN(57, 3, 76, 0),
+	PIN_MQSPI2_CS1 = _MXC_BUILD_NON_GPIO_PIN(57, 2, 75, 2),
+	PIN_UART_TXD3 = _MXC_BUILD_NON_GPIO_PIN(57, 1, 75, 1),
+	PIN_UART_RXD3 = _MXC_BUILD_NON_GPIO_PIN(57, 0, 75, 0),
+
+	PIN_MQSPI1_CS2 = _MXC_BUILD_NON_GPIO_PIN(58, 3, 77, 1),
+	PIN_MQSPI2_CK = _MXC_BUILD_NON_GPIO_PIN(58, 2, 77, 0),
+	PIN_MQSPI2_DI = _MXC_BUILD_NON_GPIO_PIN(58, 1, 76, 2),
+	PIN_MQSPI2_DO = _MXC_BUILD_NON_GPIO_PIN(58, 0, 76, 1),
+
+	PIN_MQSPI1_DI = _MXC_BUILD_NON_GPIO_PIN(59, 3, 78, 2),
+	PIN_MQSPI1_DO = _MXC_BUILD_NON_GPIO_PIN(59, 2, 78, 1),
+	PIN_MQSPI1_CS0 = _MXC_BUILD_NON_GPIO_PIN(59, 1, 78, 0),
+	PIN_MQSPI1_CS1 = _MXC_BUILD_NON_GPIO_PIN(59, 0, 77, 2),
+
+	PIN_L1T2OUT1 = _MXC_BUILD_NON_GPIO_PIN(60, 3, 80, 0),
+	PIN_L1T2OUT2 = _MXC_BUILD_NON_GPIO_PIN(60, 2, 79, 2),
+	PIN_L1T2OUT3 = _MXC_BUILD_NON_GPIO_PIN(60, 1, 79, 1),
+	PIN_MQSPI1_CK = _MXC_BUILD_NON_GPIO_PIN(60, 0, 79, 0),
+
+	PIN_L1T1OUT3 = _MXC_BUILD_NON_GPIO_PIN(61, 3, 81, 1),
+	PIN_L1T1OUT4 = _MXC_BUILD_NON_GPIO_PIN(61, 2, 81, 0),
+	PIN_L1T1OUT7 = PIN_L1T1OUT4,	/* For MXC91321 */
+	PIN_L1T1OUT5 = _MXC_BUILD_NON_GPIO_PIN(61, 1, 80, 2),
+	PIN_L1T1OUT8 = PIN_L1T1OUT5,	/* For MXC91321 */
+	PIN_L1T2OUT0 = _MXC_BUILD_NON_GPIO_PIN(61, 0, 80, 1),
+
+	PIN_DSM2_VCO_EN = _MXC_BUILD_NON_GPIO_PIN(62, 3, 82, 2),
+	PIN_L1T1OUT0 = _MXC_BUILD_NON_GPIO_PIN(62, 2, 82, 1),
+	PIN_L1T1OUT1 = _MXC_BUILD_NON_GPIO_PIN(62, 1, 82, 0),
+	PIN_L1T1OUT2 = _MXC_BUILD_NON_GPIO_PIN(62, 0, 81, 2),
+
+	PIN_WAMMO_DIV_RX_FRAME = _MXC_BUILD_NON_GPIO_PIN(63, 3, 84, 0),
+	PIN_DSM1_STBY = _MXC_BUILD_NON_GPIO_PIN(63, 2, 83, 2),
+	PIN_DSM1_RX_ON = _MXC_BUILD_NON_GPIO_PIN(63, 1, 83, 1),
+	PIN_DSM2_STBY = _MXC_BUILD_NON_GPIO_PIN(63, 0, 83, 0),
+
+	PIN_WAMMO_TX_FRAME = _MXC_BUILD_NON_GPIO_PIN(64, 3, 85, 1),
+	PIN_WAMMO_RX_FRAME = _MXC_BUILD_NON_GPIO_PIN(64, 2, 85, 0),
+	PIN_WAMMO_DIV_RX_I_CH = _MXC_BUILD_NON_GPIO_PIN(64, 1, 84, 2),
+	PIN_WAMMO_DIV_RX_Q_CH = _MXC_BUILD_NON_GPIO_PIN(64, 0, 84, 1),
+
+	PIN_WAMMO_TX_Q_CH = _MXC_BUILD_NON_GPIO_PIN(65, 3, 86, 2),
+	PIN_WAMMO_TX_I_CH = _MXC_BUILD_NON_GPIO_PIN(65, 2, 86, 1),
+	PIN_WAMMO_RX_Q_CH = _MXC_BUILD_NON_GPIO_PIN(65, 1, 86, 0),
+	PIN_WAMMO_RX_I_CH = _MXC_BUILD_NON_GPIO_PIN(65, 0, 85, 2),
+
+	PIN_GPIO34 = _MXC_BUILD_GPIO_PIN(0, 9, 66, 3, 88, 0),
+	PIN_GPIO35 = _MXC_BUILD_GPIO_PIN(0, 10, 66, 2, 87, 2),
+	PIN_SDMA_EVNT0 = _MXC_BUILD_GPIO_PIN(0, 11, 66, 1, 87, 1),
+	PIN_SDMA_EVNT1 = _MXC_BUILD_GPIO_PIN(0, 12, 66, 0, 87, 0),
+
+	PIN_GPIO30 = _MXC_BUILD_GPIO_PIN(0, 20, 67, 3, 89, 1),
+	PIN_GPIO31 = _MXC_BUILD_GPIO_PIN(0, 21, 67, 2, 89, 0),
+	PIN_GPIO32 = _MXC_BUILD_GPIO_PIN(0, 22, 67, 1, 88, 2),
+	PIN_GPIO33 = _MXC_BUILD_GPIO_PIN(0, 8, 67, 0, 88, 1),
+
+	PIN_BBP_RX_DATA = _MXC_BUILD_NON_GPIO_PIN(68, 3, 90, 2),
+	PIN_BBP_TX_DATA = _MXC_BUILD_NON_GPIO_PIN(68, 2, 90, 1),
+	PIN_GPIO28 = _MXC_BUILD_GPIO_PIN(0, 18, 68, 1, 90, 0),
+	PIN_GPIO29 = _MXC_BUILD_GPIO_PIN(0, 19, 68, 0, 89, 2),
+
+	PIN_BBP_RX_CLK = _MXC_BUILD_NON_GPIO_PIN(69, 3, 92, 0),
+	PIN_BBP_TX_CLK = _MXC_BUILD_NON_GPIO_PIN(69, 2, 91, 2),
+	PIN_BBP_RX_FRAME = _MXC_BUILD_NON_GPIO_PIN(69, 1, 91, 1),
+	PIN_BBP_TX_FRAME = _MXC_BUILD_NON_GPIO_PIN(69, 0, 91, 0),
+
+	PIN_USB_VPIN = _MXC_BUILD_GPIO_PIN(0, 4, 70, 3, 93, 1),
+	PIN_USB_VPOUT = _MXC_BUILD_GPIO_PIN(0, 5, 70, 2, 93, 0),
+	PIN_USB_VMIN = _MXC_BUILD_GPIO_PIN(0, 6, 70, 1, 92, 2),
+	PIN_USB_XRXD = _MXC_BUILD_GPIO_PIN(0, 7, 70, 0, 92, 1),
+
+	PIN_USB1_VMIN = _MXC_BUILD_GPIO_PIN(0, 0, 71, 3, 94, 2),
+	PIN_USB1_XRXD = _MXC_BUILD_GPIO_PIN(0, 1, 71, 2, 94, 1),
+	PIN_USB_VMOUT = _MXC_BUILD_GPIO_PIN(0, 2, 71, 1, 94, 0),
+	PIN_USB_TXENB = _MXC_BUILD_GPIO_PIN(0, 3, 71, 0, 93, 2),
+
+	PIN_USB1_VMOUT = _MXC_BUILD_GPIO_PIN(0, 28, 72, 3, 96, 0),
+	PIN_USB1_TXENB = _MXC_BUILD_GPIO_PIN(0, 29, 72, 2, 95, 2),
+	PIN_USB1_VPIN = _MXC_BUILD_GPIO_PIN(0, 30, 72, 1, 95, 1),
+	PIN_USB1_VPOUT = _MXC_BUILD_GPIO_PIN(0, 31, 72, 0, 95, 0),
+
+	PIN_SIM1_RST0 = _MXC_BUILD_GPIO_PIN(0, 24, 73, 3, 97, 1),
+	PIN_SIM1_DATA0_RX_TX = _MXC_BUILD_GPIO_PIN(0, 25, 73, 2, 97, 0),
+	PIN_SIM1_SVEN0 = _MXC_BUILD_GPIO_PIN(0, 26, 73, 1, 96, 2),
+	PIN_SIM1_SIMPD0 = _MXC_BUILD_GPIO_PIN(0, 27, 73, 0, 96, 1),
+
+	PIN_SJC_MOD = _MXC_BUILD_NON_GPIO_PIN(74, 3, 98, 2),
+	PIN_DE_B = _MXC_BUILD_NON_GPIO_PIN(74, 2, 98, 1),
+	PIN_EVTI_B = _MXC_BUILD_NON_GPIO_PIN(74, 1, 98, 0),
+	PIN_SIM1_CLK0 = _MXC_BUILD_GPIO_PIN(0, 23, 74, 0, 97, 2),
+
+	PIN_TDI = _MXC_BUILD_NON_GPIO_PIN(75, 3, 100, 0),
+	PIN_RTCK = _MXC_BUILD_NON_GPIO_PIN(75, 2, 99, 2),
+	PIN_TCK = _MXC_BUILD_NON_GPIO_PIN(75, 1, 99, 1),
+	PIN_TMS = _MXC_BUILD_NON_GPIO_PIN(75, 0, 99, 0),
+
+	PIN_USER_OFF = _MXC_BUILD_GPIO_PIN(1, 22, 76, 3, 101, 1),
+	PIN_WDOG_B = _MXC_BUILD_GPIO_PIN(1, 23, 76, 2, 101, 0),
+	PIN_TRSTB = _MXC_BUILD_NON_GPIO_PIN(76, 1, 100, 2),
+	PIN_TDO = _MXC_BUILD_NON_GPIO_PIN(76, 0, 100, 1),
+
+	PIN_BOOT_MODE1 = _MXC_BUILD_GPIO_PIN(1, 21, 77, 3, 102, 2),
+	PIN_REF_EN_B = _MXC_BUILD_NON_GPIO_PIN(77, 2, 102, 1),
+	PIN_PM_INT = _MXC_BUILD_NON_GPIO_PIN(77, 1, 102, 0),
+	PIN_POWER_FAIL = _MXC_BUILD_NON_GPIO_PIN(77, 0, 101, 2),
+
+	PIN_RESET_IN_B = _MXC_BUILD_NON_GPIO_PIN(78, 3, 104, 0),
+	PIN_RESET_POR_IN_B = _MXC_BUILD_NON_GPIO_PIN(78, 2, 103, 2),
+	PIN_TEST_MODE = _MXC_BUILD_NON_GPIO_PIN(78, 1, 103, 1),
+	PIN_BOOT_MODE0 = _MXC_BUILD_GPIO_PIN(1, 20, 78, 0, 103, 0),
+
+	PIN_MB_REF_CLK_IN = _MXC_BUILD_NON_GPIO_PIN(79, 3, 105, 1),
+	PIN_CKIH_REF_CLK_IN = _MXC_BUILD_NON_GPIO_PIN(79, 2, 105, 0),
+	PIN_CKO1 = _MXC_BUILD_NON_GPIO_PIN(79, 1, 104, 2),
+	PIN_CKO2 = _MXC_BUILD_NON_GPIO_PIN(79, 0, 104, 1),
+
+	PIN_D14 = _MXC_BUILD_NON_GPIO_PIN(80, 3, 106, 2),
+	PIN_D15 = _MXC_BUILD_NON_GPIO_PIN(80, 2, 106, 1),
+	PIN_CKIL = _MXC_BUILD_NON_GPIO_PIN(80, 1, 106, 0),
+	PIN_WB_REF_CLK_IN = _MXC_BUILD_NON_GPIO_PIN(80, 0, 105, 2),
+
+	PIN_D10 = _MXC_BUILD_NON_GPIO_PIN(81, 3, 108, 0),
+	PIN_D11 = _MXC_BUILD_NON_GPIO_PIN(81, 2, 107, 2),
+	PIN_D12 = _MXC_BUILD_NON_GPIO_PIN(81, 1, 107, 1),
+	PIN_D13 = _MXC_BUILD_NON_GPIO_PIN(81, 0, 107, 0),
+
+	PIN_D6 = _MXC_BUILD_NON_GPIO_PIN(82, 3, 109, 1),
+	PIN_D7 = _MXC_BUILD_NON_GPIO_PIN(82, 2, 109, 0),
+	PIN_D8 = _MXC_BUILD_NON_GPIO_PIN(82, 1, 108, 2),
+	PIN_D9 = _MXC_BUILD_NON_GPIO_PIN(82, 0, 108, 1),
+
+	PIN_D2 = _MXC_BUILD_NON_GPIO_PIN(83, 3, 110, 2),
+	PIN_D3 = _MXC_BUILD_NON_GPIO_PIN(83, 2, 110, 1),
+	PIN_D4 = _MXC_BUILD_NON_GPIO_PIN(83, 1, 110, 0),
+	PIN_D5 = _MXC_BUILD_NON_GPIO_PIN(83, 0, 109, 2),
+
+	PIN_WE = _MXC_BUILD_GPIO_PIN(1, 18, 84, 3, 112, 0),
+	PIN_R_B = _MXC_BUILD_GPIO_PIN(1, 19, 84, 2, 111, 2),
+	PIN_D0 = _MXC_BUILD_NON_GPIO_PIN(84, 1, 111, 1),
+	PIN_D1 = _MXC_BUILD_NON_GPIO_PIN(84, 0, 111, 0),
+
+	PIN_CLE = _MXC_BUILD_GPIO_PIN(1, 10, 85, 3, 113, 1),
+	PIN_WP = _MXC_BUILD_GPIO_PIN(1, 11, 85, 2, 113, 0),
+	PIN_ALE = _MXC_BUILD_GPIO_PIN(1, 16, 85, 1, 112, 2),
+	PIN_RE = _MXC_BUILD_GPIO_PIN(1, 17, 85, 0, 112, 1),
+
+	PIN_SDCKE0 = _MXC_BUILD_NON_GPIO_PIN(86, 3, 114, 2),
+	PIN_SDCKE1 = _MXC_BUILD_NON_GPIO_PIN(86, 2, 114, 1),
+	PIN_SDCLK = _MXC_BUILD_NON_GPIO_PIN(86, 1, 114, 0),
+	PIN_SDCLK_B = _MXC_BUILD_NON_GPIO_PIN(86, 0, 113, 2),
+
+	PIN_EB3_B = _MXC_BUILD_NON_GPIO_PIN(87, 3, 116, 0),
+	PIN_RAS = _MXC_BUILD_NON_GPIO_PIN(87, 2, 115, 2),
+	PIN_CAS = _MXC_BUILD_NON_GPIO_PIN(87, 1, 115, 1),
+	PIN_SDWE = _MXC_BUILD_NON_GPIO_PIN(87, 0, 115, 0),
+
+	PIN_LBA_B = _MXC_BUILD_NON_GPIO_PIN(88, 3, 117, 1),
+	PIN_BCLK = _MXC_BUILD_NON_GPIO_PIN(88, 2, 117, 0),
+	PIN_RW_B = _MXC_BUILD_NON_GPIO_PIN(88, 1, 116, 2),
+	PIN_EB0_B = _MXC_BUILD_NON_GPIO_PIN(88, 0, 116, 1),
+
+	PIN_CS4_B = _MXC_BUILD_NON_GPIO_PIN(89, 3, 118, 2),
+	PIN_SDBA0 = _MXC_BUILD_NON_GPIO_PIN(89, 2, 118, 1),
+	PIN_SDBA1 = _MXC_BUILD_NON_GPIO_PIN(89, 1, 118, 0),
+	PIN_ECB_B = _MXC_BUILD_NON_GPIO_PIN(89, 0, 117, 2),
+
+	PIN_CS0_B = _MXC_BUILD_NON_GPIO_PIN(90, 3, 120, 0),
+	PIN_CS1_B = _MXC_BUILD_NON_GPIO_PIN(90, 2, 119, 2),
+	PIN_CS2_B = _MXC_BUILD_NON_GPIO_PIN(90, 1, 119, 1),
+	PIN_CS3_B = _MXC_BUILD_NON_GPIO_PIN(90, 0, 119, 0),
+
+	PIN_DQM1 = _MXC_BUILD_NON_GPIO_PIN(91, 3, 121, 1),
+	PIN_DQM2 = _MXC_BUILD_NON_GPIO_PIN(91, 2, 121, 0),
+	PIN_DQM3 = _MXC_BUILD_NON_GPIO_PIN(91, 1, 120, 2),
+	PIN_OE_B = _MXC_BUILD_NON_GPIO_PIN(91, 0, 120, 1),
+
+	PIN_SDQS1 = _MXC_BUILD_NON_GPIO_PIN(92, 3, 122, 2),
+	PIN_MGRNT = _MXC_BUILD_NON_GPIO_PIN(92, 2, 122, 1),
+	PIN_EB1_b = PIN_MGRNT,	/* For MXC91321 */
+	PIN_MRQST = _MXC_BUILD_NON_GPIO_PIN(92, 1, 122, 0),
+	PIN_EB2_B = PIN_MRQST,	/* For MXC91321 */
+	PIN_DQM0 = _MXC_BUILD_NON_GPIO_PIN(92, 0, 121, 2),
+
+	PIN_SD29 = _MXC_BUILD_NON_GPIO_PIN(93, 3, 124, 0),
+	PIN_SD30 = _MXC_BUILD_NON_GPIO_PIN(93, 2, 123, 2),
+	PIN_SD31 = _MXC_BUILD_NON_GPIO_PIN(93, 1, 123, 1),
+	PIN_SDQS0 = _MXC_BUILD_NON_GPIO_PIN(93, 0, 123, 0),
+
+	PIN_SD25 = _MXC_BUILD_NON_GPIO_PIN(94, 3, 125, 1),
+	PIN_SD26 = _MXC_BUILD_NON_GPIO_PIN(94, 2, 125, 0),
+	PIN_SD27 = _MXC_BUILD_NON_GPIO_PIN(94, 1, 124, 2),
+	PIN_SD28 = _MXC_BUILD_NON_GPIO_PIN(94, 0, 124, 1),
+
+	PIN_SD21 = _MXC_BUILD_NON_GPIO_PIN(95, 3, 126, 2),
+	PIN_SD22 = _MXC_BUILD_NON_GPIO_PIN(95, 2, 126, 1),
+	PIN_SD23 = _MXC_BUILD_NON_GPIO_PIN(95, 1, 126, 0),
+	PIN_SD24 = _MXC_BUILD_NON_GPIO_PIN(95, 0, 125, 2),
+
+	PIN_SD17 = _MXC_BUILD_NON_GPIO_PIN(96, 3, 128, 0),
+	PIN_SD18 = _MXC_BUILD_NON_GPIO_PIN(96, 2, 127, 2),
+	PIN_SD19 = _MXC_BUILD_NON_GPIO_PIN(96, 1, 127, 1),
+	PIN_SD20 = _MXC_BUILD_NON_GPIO_PIN(96, 0, 127, 0),
+
+	PIN_SD13 = _MXC_BUILD_NON_GPIO_PIN(97, 3, 129, 1),
+	PIN_SD14 = _MXC_BUILD_NON_GPIO_PIN(97, 2, 129, 0),
+	PIN_SD15 = _MXC_BUILD_NON_GPIO_PIN(97, 1, 128, 2),
+	PIN_SD16 = _MXC_BUILD_NON_GPIO_PIN(97, 0, 128, 1),
+
+	PIN_SD9 = _MXC_BUILD_NON_GPIO_PIN(98, 3, 130, 2),
+	PIN_SD10 = _MXC_BUILD_NON_GPIO_PIN(98, 2, 130, 1),
+	PIN_SD11 = _MXC_BUILD_NON_GPIO_PIN(98, 1, 130, 0),
+	PIN_SD12 = _MXC_BUILD_NON_GPIO_PIN(98, 0, 129, 2),
+
+	PIN_SD5 = _MXC_BUILD_NON_GPIO_PIN(99, 3, 132, 0),
+	PIN_SD6 = _MXC_BUILD_NON_GPIO_PIN(99, 2, 131, 2),
+	PIN_SD7 = _MXC_BUILD_NON_GPIO_PIN(99, 1, 131, 1),
+	PIN_SD8 = _MXC_BUILD_NON_GPIO_PIN(99, 0, 131, 0),
+
+	PIN_SD1 = _MXC_BUILD_NON_GPIO_PIN(100, 3, 133, 1),
+	PIN_SD2 = _MXC_BUILD_NON_GPIO_PIN(100, 2, 133, 0),
+	PIN_SD3 = _MXC_BUILD_NON_GPIO_PIN(100, 1, 132, 2),
+	PIN_SD4 = _MXC_BUILD_NON_GPIO_PIN(100, 0, 132, 1),
+
+	PIN_A23 = _MXC_BUILD_NON_GPIO_PIN(101, 3, 134, 2),
+	PIN_A24 = _MXC_BUILD_NON_GPIO_PIN(101, 2, 134, 1),
+	PIN_A25 = _MXC_BUILD_NON_GPIO_PIN(101, 1, 134, 0),
+	PIN_SD0 = _MXC_BUILD_NON_GPIO_PIN(101, 0, 133, 2),
+
+	PIN_A19 = _MXC_BUILD_NON_GPIO_PIN(102, 3, 136, 0),
+	PIN_A20 = _MXC_BUILD_NON_GPIO_PIN(102, 2, 135, 2),
+	PIN_A21 = _MXC_BUILD_NON_GPIO_PIN(102, 1, 135, 1),
+	PIN_A22 = _MXC_BUILD_NON_GPIO_PIN(102, 0, 135, 0),
+
+	PIN_A15 = _MXC_BUILD_NON_GPIO_PIN(103, 3, 137, 1),
+	PIN_A16 = _MXC_BUILD_NON_GPIO_PIN(103, 2, 137, 0),
+	PIN_A17 = _MXC_BUILD_NON_GPIO_PIN(103, 1, 136, 2),
+	PIN_A18 = _MXC_BUILD_NON_GPIO_PIN(103, 0, 136, 1),
+
+	PIN_A11_MA11 = _MXC_BUILD_NON_GPIO_PIN(104, 3, 138, 2),
+	PIN_A12_MA12 = _MXC_BUILD_NON_GPIO_PIN(104, 2, 138, 1),
+	PIN_A13_MA13 = _MXC_BUILD_NON_GPIO_PIN(104, 1, 138, 0),
+	PIN_A14 = _MXC_BUILD_NON_GPIO_PIN(104, 0, 137, 2),
+
+	PIN_A8_MA8 = _MXC_BUILD_NON_GPIO_PIN(105, 3, 140, 0),
+	PIN_A9_MA9 = _MXC_BUILD_NON_GPIO_PIN(105, 2, 139, 2),
+	PIN_A10 = _MXC_BUILD_NON_GPIO_PIN(105, 1, 139, 1),
+	PIN_MA10 = _MXC_BUILD_NON_GPIO_PIN(105, 0, 139, 0),
+
+	PIN_A4_MA4 = _MXC_BUILD_NON_GPIO_PIN(106, 3, 141, 1),
+	PIN_A5_MA5 = _MXC_BUILD_NON_GPIO_PIN(106, 2, 141, 0),
+	PIN_A6_MA6 = _MXC_BUILD_NON_GPIO_PIN(106, 1, 140, 2),
+	PIN_A7_MA7 = _MXC_BUILD_NON_GPIO_PIN(106, 0, 140, 1),
+
+	PIN_A0_MA0 = _MXC_BUILD_NON_GPIO_PIN(107, 3, 142, 2),
+	PIN_A1_MA1 = _MXC_BUILD_NON_GPIO_PIN(107, 2, 142, 1),
+	PIN_A2_MA2 = _MXC_BUILD_NON_GPIO_PIN(107, 1, 142, 0),
+	PIN_A3_MA3 = _MXC_BUILD_NON_GPIO_PIN(107, 0, 141, 2),
+};
+
+#endif				/* __ASSEMBLY__ */
+#endif				/* __ASM_ARCH_MXC91321_PINS_H__ */
diff --git a/include/asm-arm/arch-mxc/gpio.h b/include/asm-arm/arch-mxc/gpio.h
index e0d6817..07e936a 100644
--- a/include/asm-arm/arch-mxc/gpio.h
+++ b/include/asm-arm/arch-mxc/gpio.h
@@ -1,5 +1,5 @@
 /*
- * Copyright 2004-2007 Freescale Semiconductor, Inc. All Rights Reserved.
+ * Copyright 2004-2008 Freescale Semiconductor, Inc. All Rights Reserved.
  */
 
 /*
@@ -27,6 +27,8 @@
 #include <linux/interrupt.h>
 #include <asm/sizes.h>
 
+typedef unsigned int iomux_pin_name_t;
+
 /* gpio related defines */
 
 /*!
diff --git a/include/asm-arm/arch-mxc/mx21.h b/include/asm-arm/arch-mxc/mx21.h
index 85c7fcb..01dce93 100644
--- a/include/asm-arm/arch-mxc/mx21.h
+++ b/include/asm-arm/arch-mxc/mx21.h
@@ -1,5 +1,5 @@
 /*
- * Copyright 2004-2007 Freescale Semiconductor, Inc. All Rights Reserved.
+ * Copyright 2004-2008 Freescale Semiconductor, Inc. All Rights Reserved.
  */
 
 /*
@@ -34,8 +34,6 @@
 #error "Do not include directly."
 #endif
 
-#include <asm/arch/mx21_pins.h>
-
 /*!
  * defines the OS clock tick rate
  */
diff --git a/include/asm-arm/arch-mxc/mx21_pins.h b/include/asm-arm/arch-mxc/mx21_pins.h
deleted file mode 100644
index f3badd7..0000000
--- a/include/asm-arm/arch-mxc/mx21_pins.h
+++ /dev/null
@@ -1,248 +0,0 @@
-/*
- * Copyright 2004-2007 Freescale Semiconductor, Inc. All Rights Reserved.
- */
-
-/*
- * The code contained herein is licensed under the GNU General Public
- * License. You may obtain a copy of the GNU General Public License
- * Version 2 or later at the following locations:
- *
- * http://www.opensource.org/licenses/gpl-license.html
- * http://www.gnu.org/copyleft/gpl.html
- */
-#ifndef __ASM_ARCH_MXC_MX21_PINS_H__
-#define __ASM_ARCH_MXC_MX21_PINS_H__
-
-#ifndef __ASSEMBLY__
-
-/*!
- * @name IOMUX/PAD Bit field definitions
- */
-
-/*! @{ */
-
-/*!
- * In order to identify pins more effectively, each mux-controlled pin's
- * enumerated value is constructed in the following way:
- *
- * -------------------------------------------------------------------
- * 31-29 | 28 - 24 |23 - 21| 20  | 19 - 18 | 17 - 10| 9 - 8 | 7 - 0
- * -------------------------------------------------------------------
- * IO_P  |  IO_I   |     RSVD    |  PAD_F  |  PAD_I | MUX_F | MUX_I
- * -------------------------------------------------------------------
- *
- * Bit 0 to 7 contains MUX_I used to identify the register
- * offset (0-based. base is IOMUX_module_base + 0xC) defined in the Section
- * "sw_pad_ctl & sw_mux_ctl details" of the IC Spec. Bit 8 to 9 is MUX_F which
- * contains the offset value defined WITHIN the same register (each IOMUX
- * control register contains four 8-bit fields for four different pins). The
- * similar field definitions are used for the pad control register.
- * For example, the MX21_PIN_A0 is defined in the enumeration:
- *    ( 73 << MUX_I) | (0 << MUX_F)|( 98 << PAD_I) | (0 << PAD_F)
- * It means the mux control register is at register offset 73. So the absolute
- * address is: 0xC+73*4=0x130   0 << MUX_F means the control bits are at the
- * least significant bits within the register. The pad control register offset
- * is: 0x154+98*4=0x2DC and also occupy the least significant bits within the
- * register.
- */
-
-/*!
- * Starting bit position within each entry of \b iomux_pins to represent the
- * gpio port number (0-based) for that pin. For non-gpio pins, the bits will
- * be all 1's for error checking in the functions. (gpio port 7 is invalid)
- */
-#define MUX_IO_P	29
-
-/*!
- * Starting bit position within each entry of \b iomux_pins to represent the
- * gpio offset bit (0-based) for that pin. For non-gpio pins, the bits will
- * be all 0's since they are don't cares. So for port 2 pin 21, bit 31-24
- * will be (1 << MUX_IO_P) | (21 << MUX_IO_I).
- */
-#define MUX_IO_I	24
-
-/*!
- * Starting bit position within each entry of \b iomux_pins to represent the
- * MUX control register index (0-based)
- */
-#define MUX_I		0
-
-/*!
- * Starting bit position within each entry of \b iomux_pins to represent the
- * field within IOMUX control register for control bits
- * (legal values are 0, 1, 2, 3)
- */
-#define MUX_F		8
-
-/*!
- * Starting bit position within each entry of \b iomux_pins to represent the
- * PAD control register index (0-based)
- */
-#define PAD_I		10
-
-/*!
- * Starting bit position within each entry of \b iomux_pins to represent the
- * field within PAD control register for control bits
- * (legal values are 0, 1, 2)
- */
-#define PAD_F		18
-
-#define _MX21_BUILD_PIN(gp,gi) (((gp) << MUX_IO_P) | ((gi) << MUX_IO_I))
-
-/*! @} End IOMUX/PAD Bit field definitions */
-
-/*!
- * This enumeration is constructed based on the Section
- * "sw_pad_ctl & sw_mux_ctl details" of the MX31 IC Spec. Each enumerated
- * value is constructed based on the rules described above.
- */
-typedef enum iomux_pins {
-	MX21_PIN_LSCLK = _MX21_BUILD_PIN(0, 5),
-	MX21_PIN_LD0 = _MX21_BUILD_PIN(0, 6),
-	MX21_PIN_LD1 = _MX21_BUILD_PIN(0, 7),
-	MX21_PIN_LD2 = _MX21_BUILD_PIN(0, 8),
-	MX21_PIN_LD3 = _MX21_BUILD_PIN(0, 9),
-	MX21_PIN_LD4 = _MX21_BUILD_PIN(0, 10),
-	MX21_PIN_LD5 = _MX21_BUILD_PIN(0, 11),
-	MX21_PIN_LD6 = _MX21_BUILD_PIN(0, 12),
-	MX21_PIN_LD7 = _MX21_BUILD_PIN(0, 13),
-	MX21_PIN_LD8 = _MX21_BUILD_PIN(0, 14),
-	MX21_PIN_LD9 = _MX21_BUILD_PIN(0, 15),
-	MX21_PIN_LD10 = _MX21_BUILD_PIN(0, 16),
-	MX21_PIN_LD11 = _MX21_BUILD_PIN(0, 17),
-	MX21_PIN_LD12 = _MX21_BUILD_PIN(0, 18),
-	MX21_PIN_LD13 = _MX21_BUILD_PIN(0, 19),
-	MX21_PIN_LD14 = _MX21_BUILD_PIN(0, 20),
-	MX21_PIN_LD15 = _MX21_BUILD_PIN(0, 21),
-	MX21_PIN_LD16 = _MX21_BUILD_PIN(0, 22),
-	MX21_PIN_LD17 = _MX21_BUILD_PIN(0, 23),
-	MX21_PIN_REV = _MX21_BUILD_PIN(0, 24),
-	MX21_PIN_CLS = _MX21_BUILD_PIN(0, 25),
-	MX21_PIN_PS = _MX21_BUILD_PIN(0, 26),
-	MX21_PIN_SPL_SPR = _MX21_BUILD_PIN(0, 27),
-	MX21_PIN_HSYNC = _MX21_BUILD_PIN(0, 28),
-	MX21_PIN_VSYNC = _MX21_BUILD_PIN(0, 29),
-	MX21_PIN_CONTRAST = _MX21_BUILD_PIN(0, 30),
-	MX21_PIN_OE_ACD = _MX21_BUILD_PIN(0, 31),
-
-	MX21_PIN_SD2_D0 = _MX21_BUILD_PIN(1, 4),
-	MX21_PIN_SD2_D1 = _MX21_BUILD_PIN(1, 5),
-	MX21_PIN_SD2_D2 = _MX21_BUILD_PIN(1, 6),
-	MX21_PIN_SD2_D3 = _MX21_BUILD_PIN(1, 7),
-	MX21_PIN_SD2_CMD = _MX21_BUILD_PIN(1, 8),
-	MX21_PIN_SD2_CLK = _MX21_BUILD_PIN(1, 9),
-	MX21_PIN_CSI_D0 = _MX21_BUILD_PIN(1, 10),
-	MX21_PIN_CSI_D1 = _MX21_BUILD_PIN(1, 11),
-	MX21_PIN_CSI_D2 = _MX21_BUILD_PIN(1, 12),
-	MX21_PIN_CSI_D3 = _MX21_BUILD_PIN(1, 13),
-	MX21_PIN_CSI_D4 = _MX21_BUILD_PIN(1, 14),
-	MX21_PIN_CSI_MCLK = _MX21_BUILD_PIN(1, 15),
-	MX21_PIN_CSI_PIXCLK = _MX21_BUILD_PIN(1, 16),
-	MX21_PIN_CSI_D5 = _MX21_BUILD_PIN(1, 17),
-	MX21_PIN_CSI_D6 = _MX21_BUILD_PIN(1, 18),
-	MX21_PIN_CSI_D7 = _MX21_BUILD_PIN(1, 19),
-	MX21_PIN_CSI_VSYNC = _MX21_BUILD_PIN(1, 20),
-	MX21_PIN_CSI_HSYNC = _MX21_BUILD_PIN(1, 21),
-	MX21_PIN_USB_BYP = _MX21_BUILD_PIN(1, 22),
-	MX21_PIN_USB_PWR = _MX21_BUILD_PIN(1, 23),
-	MX21_PIN_USB_OC = _MX21_BUILD_PIN(1, 24),
-	MX21_PIN_USBH_ON = _MX21_BUILD_PIN(1, 25),
-	MX21_PIN_USBH1_FS = _MX21_BUILD_PIN(1, 26),
-	MX21_PIN_USBH1_OE = _MX21_BUILD_PIN(1, 27),
-	MX21_PIN_USBH1_TXDM = _MX21_BUILD_PIN(1, 28),
-	MX21_PIN_USBH1_TXDP = _MX21_BUILD_PIN(1, 29),
-	MX21_PIN_USBH1_RXDM = _MX21_BUILD_PIN(1, 30),
-	MX21_PIN_USBH1_RXDP = _MX21_BUILD_PIN(1, 31),
-
-	MX21_PIN_USBG_SDA = _MX21_BUILD_PIN(2, 5),
-	MX21_PIN_USBG_SCL = _MX21_BUILD_PIN(2, 5),
-	MX21_PIN_USBG_ON = _MX21_BUILD_PIN(2, 7),
-	MX21_PIN_USBG_FS = _MX21_BUILD_PIN(2, 8),
-	MX21_PIN_USBG_OE = _MX21_BUILD_PIN(2, 9),
-	MX21_PIN_USBG_TXDM = _MX21_BUILD_PIN(2, 10),
-	MX21_PIN_USBG_TXDP = _MX21_BUILD_PIN(2, 11),
-	MX21_PIN_USBG_RXDM = _MX21_BUILD_PIN(2, 12),
-	MX21_PIN_USBG_RXDP = _MX21_BUILD_PIN(2, 13),
-	MX21_PIN_TOUT = _MX21_BUILD_PIN(2, 14),
-	MX21_PIN_TIN = _MX21_BUILD_PIN(2, 15),
-	MX21_PIN_SAP_FS = _MX21_BUILD_PIN(2, 16),
-	MX21_PIN_SAP_RXD = _MX21_BUILD_PIN(2, 17),
-	MX21_PIN_SAP_TXD = _MX21_BUILD_PIN(2, 18),
-	MX21_PIN_SAP_CLK = _MX21_BUILD_PIN(2, 19),
-	MX21_PIN_SSI1_FS = _MX21_BUILD_PIN(2, 20),
-	MX21_PIN_SSI1_RXD = _MX21_BUILD_PIN(2, 21),
-	MX21_PIN_SSI1_TXD = _MX21_BUILD_PIN(2, 22),
-	MX21_PIN_SSI1_CLK = _MX21_BUILD_PIN(2, 23),
-	MX21_PIN_SSI2_FS = _MX21_BUILD_PIN(2, 24),
-	MX21_PIN_SSI2_RXD = _MX21_BUILD_PIN(2, 25),
-	MX21_PIN_SSI2_TXD = _MX21_BUILD_PIN(2, 26),
-	MX21_PIN_SSI2_CLK = _MX21_BUILD_PIN(2, 27),
-	MX21_PIN_SSI3_FS = _MX21_BUILD_PIN(2, 28),
-	MX21_PIN_SSI3_RXD = _MX21_BUILD_PIN(2, 29),
-	MX21_PIN_SSI3_TXD = _MX21_BUILD_PIN(2, 30),
-	MX21_PIN_SSI3_CLK = _MX21_BUILD_PIN(2, 31),
-
-	MX21_PIN_I2C_DATA = _MX21_BUILD_PIN(3, 17),
-	MX21_PIN_I2C_CLK = _MX21_BUILD_PIN(3, 18),
-	MX21_PIN_CSPI2_SS2 = _MX21_BUILD_PIN(3, 19),
-	MX21_PIN_CSPI2_SS1 = _MX21_BUILD_PIN(3, 20),
-	MX21_PIN_CSPI2_SS0 = _MX21_BUILD_PIN(3, 21),
-	MX21_PIN_CSPI2_SCLK = _MX21_BUILD_PIN(3, 22),
-	MX21_PIN_CSPI2_MISO = _MX21_BUILD_PIN(3, 23),
-	MX21_PIN_CSPI2_MOSI = _MX21_BUILD_PIN(3, 24),
-	MX21_PIN_CSPI1_RDY = _MX21_BUILD_PIN(3, 25),
-	MX21_PIN_CSPI1_SS2 = _MX21_BUILD_PIN(3, 26),
-	MX21_PIN_CSPI1_SS1 = _MX21_BUILD_PIN(3, 27),
-	MX21_PIN_CSPI1_SS0 = _MX21_BUILD_PIN(3, 28),
-	MX21_PIN_CSPI1_SCLK = _MX21_BUILD_PIN(3, 29),
-	MX21_PIN_CSPI1_MISO = _MX21_BUILD_PIN(3, 30),
-	MX21_PIN_CSPI1_MOSI = _MX21_BUILD_PIN(3, 31),
-
-	MX21_PIN_WB2 = _MX21_BUILD_PIN(4, 0),
-	MX21_PIN_WB1 = _MX21_BUILD_PIN(4, 1),
-	MX21_PIN_WB0 = _MX21_BUILD_PIN(4, 2),
-	MX21_PIN_UART2_CTS = _MX21_BUILD_PIN(4, 3),
-	MX21_PIN_UART2_RTS = _MX21_BUILD_PIN(4, 4),
-	MX21_PIN_PWMO = _MX21_BUILD_PIN(4, 5),
-	MX21_PIN_UART2_TXD = _MX21_BUILD_PIN(4, 6),
-	MX21_PIN_UART2_RXD = _MX21_BUILD_PIN(4, 7),
-	MX21_PIN_UART3_TXD = _MX21_BUILD_PIN(4, 8),
-	MX21_PIN_UART3_RXD = _MX21_BUILD_PIN(4, 9),
-	MX21_PIN_UART3_CTS = _MX21_BUILD_PIN(4, 10),
-	MX21_PIN_UART3_RTS = _MX21_BUILD_PIN(4, 11),
-	MX21_PIN_UART1_TXD = _MX21_BUILD_PIN(4, 12),
-	MX21_PIN_UART1_RXD = _MX21_BUILD_PIN(4, 13),
-	MX21_PIN_UART1_CTS = _MX21_BUILD_PIN(4, 14),
-	MX21_PIN_UART1_RTS = _MX21_BUILD_PIN(4, 15),
-	MX21_PIN_RTCK = _MX21_BUILD_PIN(4, 16),
-	MX21_PIN_RESET_OUT = _MX21_BUILD_PIN(4, 17),
-	MX21_PIN_SD1_D0 = _MX21_BUILD_PIN(4, 18),
-	MX21_PIN_SD1_D1 = _MX21_BUILD_PIN(4, 19),
-	MX21_PIN_SD1_D2 = _MX21_BUILD_PIN(4, 20),
-	MX21_PIN_SD1_D3 = _MX21_BUILD_PIN(4, 21),
-	MX21_PIN_SD1_CMD = _MX21_BUILD_PIN(4, 22),
-	MX21_PIN_SD1_CLK = _MX21_BUILD_PIN(4, 23),
-
-	MX21_PIN_NFRB = _MX21_BUILD_PIN(5, 0),
-	MX21_PIN_NFCE = _MX21_BUILD_PIN(5, 1),
-	MX21_PIN_NFWP = _MX21_BUILD_PIN(5, 2),
-	MX21_PIN_NFCLE = _MX21_BUILD_PIN(5, 3),
-	MX21_PIN_NFALE = _MX21_BUILD_PIN(5, 4),
-	MX21_PIN_NFRE = _MX21_BUILD_PIN(5, 5),
-	MX21_PIN_NFWE = _MX21_BUILD_PIN(5, 6),
-	MX21_PIN_NFIO0 = _MX21_BUILD_PIN(5, 7),
-	MX21_PIN_NFIO1 = _MX21_BUILD_PIN(5, 8),
-	MX21_PIN_NFIO2 = _MX21_BUILD_PIN(5, 9),
-	MX21_PIN_NFIO3 = _MX21_BUILD_PIN(5, 10),
-	MX21_PIN_NFIO4 = _MX21_BUILD_PIN(5, 11),
-	MX21_PIN_NFIO5 = _MX21_BUILD_PIN(5, 12),
-	MX21_PIN_NFIO6 = _MX21_BUILD_PIN(5, 13),
-	MX21_PIN_NFIO7 = _MX21_BUILD_PIN(5, 14),
-	MX21_PIN_CLKO = _MX21_BUILD_PIN(5, 15),
-	MX21_PIN_PF16 = _MX21_BUILD_PIN(5, 16),
-	MX21_PIN_CS4 = _MX21_BUILD_PIN(5, 21),
-	MX21_PIN_CS5 = _MX21_BUILD_PIN(5, 22),
-} iomux_pin_name_t;
-
-#endif
-#endif
diff --git a/include/asm-arm/arch-mxc/mx27.h b/include/asm-arm/arch-mxc/mx27.h
index 0bb3752..fd974bb 100644
--- a/include/asm-arm/arch-mxc/mx27.h
+++ b/include/asm-arm/arch-mxc/mx27.h
@@ -1,5 +1,5 @@
 /*
- * Copyright 2004-2007 Freescale Semiconductor, Inc. All Rights Reserved.
+ * Copyright 2004-2008 Freescale Semiconductor, Inc. All Rights Reserved.
  */
 
 /*
@@ -25,8 +25,6 @@
 #error "Do not include directly."
 #endif
 
-#include <asm/arch/mx27_pins.h>
-
 /*!
  * defines the OS clock tick rate
  */
diff --git a/include/asm-arm/arch-mxc/mx27_pins.h b/include/asm-arm/arch-mxc/mx27_pins.h
deleted file mode 100644
index 7724316..0000000
--- a/include/asm-arm/arch-mxc/mx27_pins.h
+++ /dev/null
@@ -1,222 +0,0 @@
-/*
- * Copyright 2004-2007 Freescale Semiconductor, Inc. All Rights Reserved.
- */
-
-/*
- * The code contained herein is licensed under the GNU General Public
- * License. You may obtain a copy of the GNU General Public License
- * Version 2 or later at the following locations:
- *
- * http://www.opensource.org/licenses/gpl-license.html
- * http://www.gnu.org/copyleft/gpl.html
- */
-
-#ifndef __ASM_ARCH_MXC_MX27_PINS_H__
-#define __ASM_ARCH_MXC_MX27_PINS_H__
-
-/*!
- * @file arch-mxc/mx27_pins.h
- *
- * @brief MX27 I/O Pin List
- *
- * @ingroup GPIO_MX27
- */
-
-#ifndef __ASSEMBLY__
-
-/*!
- * Starting bit position within each entry of \b iomux_pins to represent the
- * gpio port number (0-based) for that pin. For non-gpio pins, the bits will
- * be all 1's for error checking in the functions. (gpio port 7 is invalid)
- */
-#define MUX_IO_P	29
-
-/*!
- * Starting bit position within each entry of \b iomux_pins to represent the
- * gpio offset bit (0-based) for that pin. For non-gpio pins, the bits will
- * be all 0's since they are don't cares. So for port 2 pin 21, bit 31-24
- * will be (1 << MUX_IO_P) | (21 << MUX_IO_I).
- */
-#define MUX_IO_I	24
-
-#define _MX27_BUILD_PIN(gp,gi) (((gp) << MUX_IO_P) | ((gi) << MUX_IO_I))
-
-typedef enum iomux_pins {
-	MX27_PIN_USBH2_CLK = _MX27_BUILD_PIN(0, 0),
-	MX27_PIN_USBH2_DIR = _MX27_BUILD_PIN(0, 1),
-	MX27_PIN_USBH2_DATA7 = _MX27_BUILD_PIN(0, 2),
-	MX27_PIN_USBH2_NXT = _MX27_BUILD_PIN(0, 3),
-	MX27_PIN_USBH2_STP = _MX27_BUILD_PIN(0, 4),
-	MX27_PIN_LSCLK = _MX27_BUILD_PIN(0, 5),
-	MX27_PIN_LD0 = _MX27_BUILD_PIN(0, 6),
-	MX27_PIN_LD1 = _MX27_BUILD_PIN(0, 7),
-	MX27_PIN_LD2 = _MX27_BUILD_PIN(0, 8),
-	MX27_PIN_LD3 = _MX27_BUILD_PIN(0, 9),
-	MX27_PIN_LD4 = _MX27_BUILD_PIN(0, 10),
-	MX27_PIN_LD5 = _MX27_BUILD_PIN(0, 11),
-	MX27_PIN_LD6 = _MX27_BUILD_PIN(0, 12),
-	MX27_PIN_LD7 = _MX27_BUILD_PIN(0, 13),
-	MX27_PIN_LD8 = _MX27_BUILD_PIN(0, 14),
-	MX27_PIN_LD9 = _MX27_BUILD_PIN(0, 15),
-	MX27_PIN_LD10 = _MX27_BUILD_PIN(0, 16),
-	MX27_PIN_LD11 = _MX27_BUILD_PIN(0, 17),
-	MX27_PIN_LD12 = _MX27_BUILD_PIN(0, 18),
-	MX27_PIN_LD13 = _MX27_BUILD_PIN(0, 19),
-	MX27_PIN_LD14 = _MX27_BUILD_PIN(0, 20),
-	MX27_PIN_LD15 = _MX27_BUILD_PIN(0, 21),
-	MX27_PIN_LD16 = _MX27_BUILD_PIN(0, 22),
-	MX27_PIN_LD17 = _MX27_BUILD_PIN(0, 23),
-	MX27_PIN_REV = _MX27_BUILD_PIN(0, 24),
-	MX27_PIN_CLS = _MX27_BUILD_PIN(0, 25),
-	MX27_PIN_PS = _MX27_BUILD_PIN(0, 26),
-	MX27_PIN_SPL_SPR = _MX27_BUILD_PIN(0, 27),
-	MX27_PIN_HSYNC = _MX27_BUILD_PIN(0, 28),
-	MX27_PIN_VSYNC = _MX27_BUILD_PIN(0, 29),
-	MX27_PIN_CONTRAST = _MX27_BUILD_PIN(0, 30),
-	MX27_PIN_OE_ACD = _MX27_BUILD_PIN(0, 31),
-
-	MX27_PIN_SD2_D0 = _MX27_BUILD_PIN(1, 4),
-	MX27_PIN_SD2_D1 = _MX27_BUILD_PIN(1, 5),
-	MX27_PIN_SD2_D2 = _MX27_BUILD_PIN(1, 6),
-	MX27_PIN_SD2_D3 = _MX27_BUILD_PIN(1, 7),
-	MX27_PIN_SD2_CMD = _MX27_BUILD_PIN(1, 8),
-	MX27_PIN_SD2_CLK = _MX27_BUILD_PIN(1, 9),
-	MX27_PIN_CSI_D0 = _MX27_BUILD_PIN(1, 10),
-	MX27_PIN_CSI_D1 = _MX27_BUILD_PIN(1, 11),
-	MX27_PIN_CSI_D2 = _MX27_BUILD_PIN(1, 12),
-	MX27_PIN_CSI_D3 = _MX27_BUILD_PIN(1, 13),
-	MX27_PIN_CSI_D4 = _MX27_BUILD_PIN(1, 14),
-	MX27_PIN_CSI_MCLK = _MX27_BUILD_PIN(1, 15),
-	MX27_PIN_CSI_PIXCLK = _MX27_BUILD_PIN(1, 16),
-	MX27_PIN_CSI_D5 = _MX27_BUILD_PIN(1, 17),
-	MX27_PIN_CSI_D6 = _MX27_BUILD_PIN(1, 18),
-	MX27_PIN_CSI_D7 = _MX27_BUILD_PIN(1, 19),
-	MX27_PIN_CSI_VSYNC = _MX27_BUILD_PIN(1, 20),
-	MX27_PIN_CSI_HSYNC = _MX27_BUILD_PIN(1, 21),
-	MX27_PIN_USBH1_SUSP = _MX27_BUILD_PIN(1, 22),
-	MX27_PIN_USB_PWR = _MX27_BUILD_PIN(1, 23),
-	MX27_PIN_USB_OC_B = _MX27_BUILD_PIN(1, 24),
-	MX27_PIN_USBH1_RCV = _MX27_BUILD_PIN(1, 25),
-	MX27_PIN_USBH1_FS = _MX27_BUILD_PIN(1, 26),
-	MX27_PIN_USBH1_OE_B = _MX27_BUILD_PIN(1, 27),
-	MX27_PIN_USBH1_TXDM = _MX27_BUILD_PIN(1, 28),
-	MX27_PIN_USBH1_TXDP = _MX27_BUILD_PIN(1, 29),
-	MX27_PIN_USBH1_RXDM = _MX27_BUILD_PIN(1, 30),
-	MX27_PIN_USBH1_RXDP = _MX27_BUILD_PIN(1, 31),
-
-	MX27_PIN_I2C2_SDA = _MX27_BUILD_PIN(2, 5),
-	MX27_PIN_I2C2_SCL = _MX27_BUILD_PIN(2, 6),
-	MX27_PIN_USBOTG_DATA5 = _MX27_BUILD_PIN(2, 7),
-	MX27_PIN_USBOTG_DATA6 = _MX27_BUILD_PIN(2, 8),
-	MX27_PIN_USBOTG_DATA0 = _MX27_BUILD_PIN(2, 9),
-	MX27_PIN_USBOTG_DATA2 = _MX27_BUILD_PIN(2, 10),
-	MX27_PIN_USBOTG_DATA1 = _MX27_BUILD_PIN(2, 11),
-	MX27_PIN_USBOTG_DATA4 = _MX27_BUILD_PIN(2, 12),
-	MX27_PIN_USBOTG_DATA3 = _MX27_BUILD_PIN(2, 13),
-	MX27_PIN_TOUT = _MX27_BUILD_PIN(2, 14),
-	MX27_PIN_TIN = _MX27_BUILD_PIN(2, 15),
-	MX27_PIN_SSI4_FS = _MX27_BUILD_PIN(2, 16),
-	MX27_PIN_SSI4_RXDAT = _MX27_BUILD_PIN(2, 17),
-	MX27_PIN_SSI4_TXDAT = _MX27_BUILD_PIN(2, 18),
-	MX27_PIN_SSI4_CLK = _MX27_BUILD_PIN(2, 19),
-	MX27_PIN_SSI1_FS = _MX27_BUILD_PIN(2, 20),
-	MX27_PIN_SSI1_RXDAT = _MX27_BUILD_PIN(2, 21),
-	MX27_PIN_SSI1_TXDAT = _MX27_BUILD_PIN(2, 22),
-	MX27_PIN_SSI1_CLK = _MX27_BUILD_PIN(2, 23),
-	MX27_PIN_SSI2_FS = _MX27_BUILD_PIN(2, 24),
-	MX27_PIN_SSI2_RXDAT = _MX27_BUILD_PIN(2, 25),
-	MX27_PIN_SSI2_TXDAT = _MX27_BUILD_PIN(2, 26),
-	MX27_PIN_SSI2_CLK = _MX27_BUILD_PIN(2, 27),
-	MX27_PIN_SSI3_FS = _MX27_BUILD_PIN(2, 28),
-	MX27_PIN_SSI3_RXDAT = _MX27_BUILD_PIN(2, 29),
-	MX27_PIN_SSI3_TXDAT = _MX27_BUILD_PIN(2, 30),
-	MX27_PIN_SSI3_CLK = _MX27_BUILD_PIN(2, 31),
-
-	MX27_PIN_SD3_CMD = _MX27_BUILD_PIN(3, 0),
-	MX27_PIN_SD3_CLK = _MX27_BUILD_PIN(3, 1),
-	MX27_PIN_ATA_DATA0 = _MX27_BUILD_PIN(3, 2),
-	MX27_PIN_ATA_DATA1 = _MX27_BUILD_PIN(3, 3),
-	MX27_PIN_ATA_DATA2 = _MX27_BUILD_PIN(3, 4),
-	MX27_PIN_ATA_DATA3 = _MX27_BUILD_PIN(3, 5),
-	MX27_PIN_ATA_DATA4 = _MX27_BUILD_PIN(3, 6),
-	MX27_PIN_ATA_DATA5 = _MX27_BUILD_PIN(3, 7),
-	MX27_PIN_ATA_DATA6 = _MX27_BUILD_PIN(3, 8),
-	MX27_PIN_ATA_DATA7 = _MX27_BUILD_PIN(3, 9),
-	MX27_PIN_ATA_DATA8 = _MX27_BUILD_PIN(3, 10),
-	MX27_PIN_ATA_DATA9 = _MX27_BUILD_PIN(3, 11),
-	MX27_PIN_ATA_DATA10 = _MX27_BUILD_PIN(3, 12),
-	MX27_PIN_ATA_DATA11 = _MX27_BUILD_PIN(3, 13),
-	MX27_PIN_ATA_DATA12 = _MX27_BUILD_PIN(3, 14),
-	MX27_PIN_ATA_DATA13 = _MX27_BUILD_PIN(3, 15),
-	MX27_PIN_ATA_DATA14 = _MX27_BUILD_PIN(3, 16),
-	MX27_PIN_I2C_DATA = _MX27_BUILD_PIN(3, 17),
-	MX27_PIN_I2C_CLK = _MX27_BUILD_PIN(3, 18),
-	MX27_PIN_CSPI2_SS2 = _MX27_BUILD_PIN(3, 19),
-	MX27_PIN_CSPI2_SS1 = _MX27_BUILD_PIN(3, 20),
-	MX27_PIN_CSPI2_SS0 = _MX27_BUILD_PIN(3, 21),
-	MX27_PIN_CSPI2_SCLK = _MX27_BUILD_PIN(3, 22),
-	MX27_PIN_CSPI2_MISO = _MX27_BUILD_PIN(3, 23),
-	MX27_PIN_CSPI2_MOSI = _MX27_BUILD_PIN(3, 24),
-	MX27_PIN_CSPI1_RDY = _MX27_BUILD_PIN(3, 25),
-	MX27_PIN_CSPI1_SS2 = _MX27_BUILD_PIN(3, 26),
-	MX27_PIN_CSPI1_SS1 = _MX27_BUILD_PIN(3, 27),
-	MX27_PIN_CSPI1_SS0 = _MX27_BUILD_PIN(3, 28),
-	MX27_PIN_CSPI1_SCLK = _MX27_BUILD_PIN(3, 29),
-	MX27_PIN_CSPI1_MISO = _MX27_BUILD_PIN(3, 30),
-	MX27_PIN_CSPI1_MOSI = _MX27_BUILD_PIN(3, 31),
-
-	MX27_PIN_USBOTG_NXT = _MX27_BUILD_PIN(4, 0),
-	MX27_PIN_USBOTG_STP = _MX27_BUILD_PIN(4, 1),
-	MX27_PIN_USBOTG_DIR = _MX27_BUILD_PIN(4, 2),
-	MX27_PIN_UART2_CTS = _MX27_BUILD_PIN(4, 3),
-	MX27_PIN_UART2_RTS = _MX27_BUILD_PIN(4, 4),
-	MX27_PIN_PWMO = _MX27_BUILD_PIN(4, 5),
-	MX27_PIN_UART2_TXD = _MX27_BUILD_PIN(4, 6),
-	MX27_PIN_UART2_RXD = _MX27_BUILD_PIN(4, 7),
-	MX27_PIN_UART3_TXD = _MX27_BUILD_PIN(4, 8),
-	MX27_PIN_UART3_RXD = _MX27_BUILD_PIN(4, 9),
-	MX27_PIN_UART3_CTS = _MX27_BUILD_PIN(4, 10),
-	MX27_PIN_UART3_RTS = _MX27_BUILD_PIN(4, 11),
-	MX27_PIN_UART1_TXD = _MX27_BUILD_PIN(4, 12),
-	MX27_PIN_UART1_RXD = _MX27_BUILD_PIN(4, 13),
-	MX27_PIN_UART1_CTS = _MX27_BUILD_PIN(4, 14),
-	MX27_PIN_UART1_RTS = _MX27_BUILD_PIN(4, 15),
-	MX27_PIN_RTCK = _MX27_BUILD_PIN(4, 16),
-	MX27_PIN_RESET_OUT_B = _MX27_BUILD_PIN(4, 17),
-	MX27_PIN_SD1_D0 = _MX27_BUILD_PIN(4, 18),
-	MX27_PIN_SD1_D1 = _MX27_BUILD_PIN(4, 19),
-	MX27_PIN_SD1_D2 = _MX27_BUILD_PIN(4, 20),
-	MX27_PIN_SD1_D3 = _MX27_BUILD_PIN(4, 21),
-	MX27_PIN_SD1_CMD = _MX27_BUILD_PIN(4, 22),
-	MX27_PIN_SD1_CLK = _MX27_BUILD_PIN(4, 23),
-	MX27_PIN_USBOTG_CLK = _MX27_BUILD_PIN(4, 24),
-	MX27_PIN_USBOTG_DATA7 = _MX27_BUILD_PIN(4, 25),
-
-	MX27_PIN_NFRB = _MX27_BUILD_PIN(5, 0),
-	MX27_PIN_NFCLE = _MX27_BUILD_PIN(5, 1),
-	MX27_PIN_NFWP_B = _MX27_BUILD_PIN(5, 2),
-	MX27_PIN_NFCE_B = _MX27_BUILD_PIN(5, 3),
-	MX27_PIN_NFALE = _MX27_BUILD_PIN(5, 4),
-	MX27_PIN_NFRE_B = _MX27_BUILD_PIN(5, 5),
-	MX27_PIN_NFWE_B = _MX27_BUILD_PIN(5, 6),
-	MX27_PIN_PC_POE = _MX27_BUILD_PIN(5, 7),
-	MX27_PIN_PC_RW_B = _MX27_BUILD_PIN(5, 8),
-	MX27_PIN_IOIS16 = _MX27_BUILD_PIN(5, 9),
-	MX27_PIN_PC_RST = _MX27_BUILD_PIN(5, 10),
-	MX27_PIN_PC_BVD2 = _MX27_BUILD_PIN(5, 11),
-	MX27_PIN_PC_BVD1 = _MX27_BUILD_PIN(5, 12),
-	MX27_PIN_PC_VS2 = _MX27_BUILD_PIN(5, 13),
-	MX27_PIN_PC_VS1 = _MX27_BUILD_PIN(5, 14),
-	MX27_PIN_CLKO = _MX27_BUILD_PIN(5, 15),
-	MX27_PIN_PC_PWRON = _MX27_BUILD_PIN(5, 16),
-	MX27_PIN_PC_READY = _MX27_BUILD_PIN(5, 17),
-	MX27_PIN_PC_WAIT_B = _MX27_BUILD_PIN(5, 18),
-	MX27_PIN_PC_CD2_B = _MX27_BUILD_PIN(5, 19),
-	MX27_PIN_PC_CD1_B = _MX27_BUILD_PIN(5, 20),
-	MX27_PIN_CS4_B = _MX27_BUILD_PIN(5, 21),
-	MX27_PIN_CS5_B = _MX27_BUILD_PIN(5, 22),
-	MX27_PIN_ATA_DATA15 = _MX27_BUILD_PIN(5, 23),
-} iomux_pin_name_t;
-
-#endif				/* __ASSEMBLY__ */
-#endif				/* __ASM_ARCH_MXC_MX27_PINS_H__ */
diff --git a/include/asm-arm/arch-mxc/mx31.h b/include/asm-arm/arch-mxc/mx31.h
index e3c2dd4..57bbb78 100644
--- a/include/asm-arm/arch-mxc/mx31.h
+++ b/include/asm-arm/arch-mxc/mx31.h
@@ -15,8 +15,6 @@
 #error "Do not include directly."
 #endif
 
-#include <asm/arch/mx31_pins.h>
-
 /*!
  * @file arch-mxc/mx31.h
  * @brief This file contains register definitions.
diff --git a/include/asm-arm/arch-mxc/mx31_pins.h b/include/asm-arm/arch-mxc/mx31_pins.h
deleted file mode 100644
index 66642de..0000000
--- a/include/asm-arm/arch-mxc/mx31_pins.h
+++ /dev/null
@@ -1,446 +0,0 @@
-/*
- * Copyright 2004-2007 Freescale Semiconductor, Inc. All Rights Reserved.
- */
-
-/*
- * The code contained herein is licensed under the GNU General Public
- * License. You may obtain a copy of the GNU General Public License
- * Version 2 or later at the following locations:
- *
- * http://www.opensource.org/licenses/gpl-license.html
- * http://www.gnu.org/copyleft/gpl.html
- */
-#ifndef __ASM_ARCH_MXC_MX31_PINS_H__
-#define __ASM_ARCH_MXC_MX31_PINS_H__
-
-/*!
- * @file arch-mxc/mx31_pins.h
- *
- * @brief MX31 I/O Pin List
- *
- * @ingroup GPIO_MX31
- */
-
-#ifndef __ASSEMBLY__
-
-/*!
- * @name IOMUX/PAD Bit field definitions
- */
-
-/*! @{ */
-
-/*!
- * In order to identify pins more effectively, each mux-controlled pin's
- * enumerated value is constructed in the following way:
- *
- * -------------------------------------------------------------------
- * 31-29 | 28 - 24 |23 - 21| 20  | 19 - 18 | 17 - 10| 9 - 8 | 7 - 0
- * -------------------------------------------------------------------
- * IO_P  |  IO_I   |     RSVD    |  PAD_F  |  PAD_I | MUX_F | MUX_I
- * -------------------------------------------------------------------
- *
- * Bit 0 to 7 contains MUX_I used to identify the register
- * offset (0-based. base is IOMUX_module_base + 0xC) defined in the Section
- * "sw_pad_ctl & sw_mux_ctl details" of the IC Spec. Bit 8 to 9 is MUX_F which
- * contains the offset value defined WITHIN the same register (each IOMUX
- * control register contains four 8-bit fields for four different pins). The
- * similar field definitions are used for the pad control register.
- * For example, the MX31_PIN_A0 is defined in the enumeration:
- *    ( 73 << MUX_I) | (0 << MUX_F)|( 98 << PAD_I) | (0 << PAD_F)
- * It means the mux control register is at register offset 73. So the absolute
- * address is: 0xC+73*4=0x130   0 << MUX_F means the control bits are at the
- * least significant bits within the register. The pad control register offset
- * is: 0x154+98*4=0x2DC and also occupy the least significant bits within the
- * register.
- */
-
-/*!
- * Starting bit position within each entry of \b iomux_pins to represent the
- * gpio port number (0-based) for that pin. For non-gpio pins, the bits will
- * be all 1's for error checking in the functions. (gpio port 7 is invalid)
- */
-#define MUX_IO_P	29
-
-/*!
- * Starting bit position within each entry of \b iomux_pins to represent the
- * gpio offset bit (0-based) for that pin. For non-gpio pins, the bits will
- * be all 0's since they are don't cares. So for port 2 pin 21, bit 31-24
- * will be (1 << MUX_IO_P) | (21 << MUX_IO_I).
- */
-#define MUX_IO_I	24
-
-/*!
- * Starting bit position within each entry of \b iomux_pins to represent the
- * MUX control register index (0-based)
- */
-#define MUX_I		0
-
-/*!
- * Starting bit position within each entry of \b iomux_pins to represent the
- * field within IOMUX control register for control bits
- * (legal values are 0, 1, 2, 3)
- */
-#define MUX_F		8
-
-/*!
- * Starting bit position within each entry of \b iomux_pins to represent the
- * PAD control register index (0-based)
- */
-#define PAD_I		10
-
-/*!
- * Starting bit position within each entry of \b iomux_pins to represent the
- * field within PAD control register for control bits
- * (legal values are 0, 1, 2)
- */
-#define PAD_F		18
-
-#define _MXC_BUILD_PIN(gp,gi,mi,mf,pi,pf) \
-	((gp) << MUX_IO_P) | ((gi) << MUX_IO_I) | ((mi) << MUX_I) | \
-	((mf) << MUX_F) | ((pi) << PAD_I) | ((pf) << PAD_F)
-
-#define _MXC_BUILD_GPIO_PIN(gp,gi,mi,mf,pi,pf) \
-		_MXC_BUILD_PIN(gp,gi,mi,mf,pi,pf)
-#define _MXC_BUILD_NON_GPIO_PIN(mi,mf,pi,pf) \
-		_MXC_BUILD_PIN(7,0,mi,mf,pi,pf)
-
-/*! @} End IOMUX/PAD Bit field definitions */
-
-/*!
- * This enumeration is constructed based on the Section
- * "sw_pad_ctl & sw_mux_ctl details" of the MX31 IC Spec. Each enumerated
- * value is constructed based on the rules described above.
- */
-typedef enum iomux_pins {
-	MX31_PIN_CSPI3_MISO = _MXC_BUILD_NON_GPIO_PIN(0, 3, 1, 2),
-	MX31_PIN_CSPI3_SCLK = _MXC_BUILD_NON_GPIO_PIN(0, 2, 1, 1),
-	MX31_PIN_CSPI3_SPI_RDY = _MXC_BUILD_NON_GPIO_PIN(0, 1, 1, 0),
-	MX31_PIN_TTM_PAD = _MXC_BUILD_NON_GPIO_PIN(0, 0, 0, 2),
-	MX31_PIN_ATA_RESET_B = _MXC_BUILD_GPIO_PIN(2, 31, 1, 3, 3, 0),
-	MX31_PIN_CE_CONTROL = _MXC_BUILD_NON_GPIO_PIN(1, 2, 2, 2),
-	MX31_PIN_CLKSS = _MXC_BUILD_NON_GPIO_PIN(1, 1, 2, 1),
-	MX31_PIN_CSPI3_MOSI = _MXC_BUILD_NON_GPIO_PIN(1, 0, 2, 0),
-	MX31_PIN_ATA_CS1 = _MXC_BUILD_GPIO_PIN(2, 27, 2, 3, 4, 1),
-	MX31_PIN_ATA_DIOR = _MXC_BUILD_GPIO_PIN(2, 28, 2, 2, 4, 0),
-	MX31_PIN_ATA_DIOW = _MXC_BUILD_GPIO_PIN(2, 29, 2, 1, 3, 2),
-	MX31_PIN_ATA_DMACK = _MXC_BUILD_GPIO_PIN(2, 30, 2, 0, 3, 1),
-	MX31_PIN_SD1_DATA1 = _MXC_BUILD_GPIO_PIN(1, 29, 3, 3, 5, 2),
-	MX31_PIN_SD1_DATA2 = _MXC_BUILD_GPIO_PIN(1, 30, 3, 2, 5, 1),
-	MX31_PIN_SD1_DATA3 = _MXC_BUILD_GPIO_PIN(1, 31, 3, 1, 5, 0),
-	MX31_PIN_ATA_CS0 = _MXC_BUILD_GPIO_PIN(2, 26, 3, 0, 4, 2),
-	MX31_PIN_D3_SPL = _MXC_BUILD_NON_GPIO_PIN(4, 3, 7, 0),
-	MX31_PIN_SD1_CMD = _MXC_BUILD_GPIO_PIN(1, 26, 4, 2, 6, 2),
-	MX31_PIN_SD1_CLK = _MXC_BUILD_GPIO_PIN(1, 27, 4, 1, 6, 1),
-	MX31_PIN_SD1_DATA0 = _MXC_BUILD_GPIO_PIN(1, 28, 4, 0, 6, 0),
-	MX31_PIN_VSYNC3 = _MXC_BUILD_NON_GPIO_PIN(5, 3, 8, 1),
-	MX31_PIN_CONTRAST = _MXC_BUILD_NON_GPIO_PIN(5, 2, 8, 0),
-	MX31_PIN_D3_REV = _MXC_BUILD_NON_GPIO_PIN(5, 1, 7, 2),
-	MX31_PIN_D3_CLS = _MXC_BUILD_NON_GPIO_PIN(5, 0, 7, 1),
-	MX31_PIN_SER_RS = _MXC_BUILD_GPIO_PIN(2, 25, 6, 3, 9, 2),
-	MX31_PIN_PAR_RS = _MXC_BUILD_NON_GPIO_PIN(6, 2, 9, 1),
-	MX31_PIN_WRITE = _MXC_BUILD_NON_GPIO_PIN(6, 1, 9, 0),
-	MX31_PIN_READ = _MXC_BUILD_NON_GPIO_PIN(6, 0, 8, 2),
-	MX31_PIN_SD_D_IO = _MXC_BUILD_GPIO_PIN(2, 21, 7, 3, 11, 0),
-	MX31_PIN_SD_D_CLK = _MXC_BUILD_GPIO_PIN(2, 22, 7, 2, 10, 2),
-	MX31_PIN_LCS0 = _MXC_BUILD_GPIO_PIN(2, 23, 7, 1, 10, 1),
-	MX31_PIN_LCS1 = _MXC_BUILD_GPIO_PIN(2, 24, 7, 0, 10, 0),
-	MX31_PIN_HSYNC = _MXC_BUILD_NON_GPIO_PIN(8, 3, 12, 1),
-	MX31_PIN_FPSHIFT = _MXC_BUILD_NON_GPIO_PIN(8, 2, 12, 0),
-	MX31_PIN_DRDY0 = _MXC_BUILD_NON_GPIO_PIN(8, 1, 11, 2),
-	MX31_PIN_SD_D_I = _MXC_BUILD_GPIO_PIN(2, 20, 8, 0, 11, 1),
-	MX31_PIN_LD15 = _MXC_BUILD_NON_GPIO_PIN(9, 3, 13, 2),
-	MX31_PIN_LD16 = _MXC_BUILD_NON_GPIO_PIN(9, 2, 13, 1),
-	MX31_PIN_LD17 = _MXC_BUILD_NON_GPIO_PIN(9, 1, 13, 0),
-	MX31_PIN_VSYNC0 = _MXC_BUILD_NON_GPIO_PIN(9, 0, 12, 2),
-	MX31_PIN_LD11 = _MXC_BUILD_NON_GPIO_PIN(10, 3, 15, 0),
-	MX31_PIN_LD12 = _MXC_BUILD_NON_GPIO_PIN(10, 2, 14, 2),
-	MX31_PIN_LD13 = _MXC_BUILD_NON_GPIO_PIN(10, 1, 14, 1),
-	MX31_PIN_LD14 = _MXC_BUILD_NON_GPIO_PIN(10, 0, 14, 0),
-	MX31_PIN_LD7 = _MXC_BUILD_NON_GPIO_PIN(11, 3, 16, 1),
-	MX31_PIN_LD8 = _MXC_BUILD_NON_GPIO_PIN(11, 2, 16, 0),
-	MX31_PIN_LD9 = _MXC_BUILD_NON_GPIO_PIN(11, 1, 15, 2),
-	MX31_PIN_LD10 = _MXC_BUILD_NON_GPIO_PIN(11, 0, 15, 1),
-	MX31_PIN_LD3 = _MXC_BUILD_NON_GPIO_PIN(12, 3, 17, 2),
-	MX31_PIN_LD4 = _MXC_BUILD_NON_GPIO_PIN(12, 2, 17, 1),
-	MX31_PIN_LD5 = _MXC_BUILD_NON_GPIO_PIN(12, 1, 17, 0),
-	MX31_PIN_LD6 = _MXC_BUILD_NON_GPIO_PIN(12, 0, 16, 2),
-	MX31_PIN_USBH2_DATA1 = _MXC_BUILD_NON_GPIO_PIN(13, 3, 19, 0),
-	MX31_PIN_LD0 = _MXC_BUILD_NON_GPIO_PIN(13, 2, 18, 2),
-	MX31_PIN_LD1 = _MXC_BUILD_NON_GPIO_PIN(13, 1, 18, 1),
-	MX31_PIN_LD2 = _MXC_BUILD_NON_GPIO_PIN(13, 0, 18, 0),
-	MX31_PIN_USBH2_DIR = _MXC_BUILD_NON_GPIO_PIN(14, 3, 20, 1),
-	MX31_PIN_USBH2_STP = _MXC_BUILD_NON_GPIO_PIN(14, 2, 20, 0),
-	MX31_PIN_USBH2_NXT = _MXC_BUILD_NON_GPIO_PIN(14, 1, 19, 2),
-	MX31_PIN_USBH2_DATA0 = _MXC_BUILD_NON_GPIO_PIN(14, 0, 19, 1),
-	MX31_PIN_USBOTG_DATA5 = _MXC_BUILD_NON_GPIO_PIN(15, 3, 21, 2),
-	MX31_PIN_USBOTG_DATA6 = _MXC_BUILD_NON_GPIO_PIN(15, 2, 21, 1),
-	MX31_PIN_USBOTG_DATA7 = _MXC_BUILD_NON_GPIO_PIN(15, 1, 21, 0),
-	MX31_PIN_USBH2_CLK = _MXC_BUILD_NON_GPIO_PIN(15, 0, 20, 2),
-	MX31_PIN_USBOTG_DATA1 = _MXC_BUILD_NON_GPIO_PIN(16, 3, 23, 0),
-	MX31_PIN_USBOTG_DATA2 = _MXC_BUILD_NON_GPIO_PIN(16, 2, 22, 2),
-	MX31_PIN_USBOTG_DATA3 = _MXC_BUILD_NON_GPIO_PIN(16, 1, 22, 1),
-	MX31_PIN_USBOTG_DATA4 = _MXC_BUILD_NON_GPIO_PIN(16, 0, 22, 0),
-	MX31_PIN_USBOTG_DIR = _MXC_BUILD_NON_GPIO_PIN(17, 3, 24, 1),
-	MX31_PIN_USBOTG_STP = _MXC_BUILD_NON_GPIO_PIN(17, 2, 24, 0),
-	MX31_PIN_USBOTG_NXT = _MXC_BUILD_NON_GPIO_PIN(17, 1, 23, 2),
-	MX31_PIN_USBOTG_DATA0 = _MXC_BUILD_NON_GPIO_PIN(17, 0, 23, 1),
-	MX31_PIN_USB_PWR = _MXC_BUILD_GPIO_PIN(0, 29, 18, 3, 25, 2),
-	MX31_PIN_USB_OC = _MXC_BUILD_GPIO_PIN(0, 30, 18, 2, 25, 1),
-	MX31_PIN_USB_BYP = _MXC_BUILD_GPIO_PIN(0, 31, 18, 1, 25, 0),
-	MX31_PIN_USBOTG_CLK = _MXC_BUILD_NON_GPIO_PIN(18, 0, 24, 2),
-	MX31_PIN_TDO = _MXC_BUILD_NON_GPIO_PIN(19, 3, 27, 0),
-	MX31_PIN_TRSTB = _MXC_BUILD_NON_GPIO_PIN(19, 2, 26, 2),
-	MX31_PIN_DE_B = _MXC_BUILD_NON_GPIO_PIN(19, 1, 26, 1),
-	MX31_PIN_SJC_MOD = _MXC_BUILD_NON_GPIO_PIN(19, 0, 26, 0),
-	MX31_PIN_RTCK = _MXC_BUILD_NON_GPIO_PIN(20, 3, 28, 1),
-	MX31_PIN_TCK = _MXC_BUILD_NON_GPIO_PIN(20, 2, 28, 0),
-	MX31_PIN_TMS = _MXC_BUILD_NON_GPIO_PIN(20, 1, 27, 2),
-	MX31_PIN_TDI = _MXC_BUILD_NON_GPIO_PIN(20, 0, 27, 1),
-	MX31_PIN_KEY_COL4 = _MXC_BUILD_GPIO_PIN(1, 22, 21, 3, 29, 2),
-	MX31_PIN_KEY_COL5 = _MXC_BUILD_GPIO_PIN(1, 23, 21, 2, 29, 1),
-	MX31_PIN_KEY_COL6 = _MXC_BUILD_GPIO_PIN(1, 24, 21, 1, 29, 0),
-	MX31_PIN_KEY_COL7 = _MXC_BUILD_GPIO_PIN(1, 25, 21, 0, 28, 2),
-	MX31_PIN_KEY_COL0 = _MXC_BUILD_NON_GPIO_PIN(22, 3, 31, 0),
-	MX31_PIN_KEY_COL1 = _MXC_BUILD_NON_GPIO_PIN(22, 2, 30, 2),
-	MX31_PIN_KEY_COL2 = _MXC_BUILD_NON_GPIO_PIN(22, 1, 30, 1),
-	MX31_PIN_KEY_COL3 = _MXC_BUILD_NON_GPIO_PIN(22, 0, 30, 0),
-	MX31_PIN_KEY_ROW4 = _MXC_BUILD_GPIO_PIN(1, 18, 23, 3, 32, 1),
-	MX31_PIN_KEY_ROW5 = _MXC_BUILD_GPIO_PIN(1, 19, 23, 2, 32, 0),
-	MX31_PIN_KEY_ROW6 = _MXC_BUILD_GPIO_PIN(1, 20, 23, 1, 31, 2),
-	MX31_PIN_KEY_ROW7 = _MXC_BUILD_GPIO_PIN(1, 21, 23, 0, 31, 1),
-	MX31_PIN_KEY_ROW0 = _MXC_BUILD_NON_GPIO_PIN(24, 3, 33, 2),
-	MX31_PIN_KEY_ROW1 = _MXC_BUILD_NON_GPIO_PIN(24, 2, 33, 1),
-	MX31_PIN_KEY_ROW2 = _MXC_BUILD_NON_GPIO_PIN(24, 1, 33, 0),
-	MX31_PIN_KEY_ROW3 = _MXC_BUILD_NON_GPIO_PIN(24, 0, 32, 2),
-	MX31_PIN_TXD2 = _MXC_BUILD_GPIO_PIN(0, 28, 25, 3, 35, 0),
-	MX31_PIN_RTS2 = _MXC_BUILD_NON_GPIO_PIN(25, 2, 34, 2),
-	MX31_PIN_CTS2 = _MXC_BUILD_NON_GPIO_PIN(25, 1, 34, 1),
-	MX31_PIN_BATT_LINE = _MXC_BUILD_GPIO_PIN(1, 17, 25, 0, 34, 0),
-	MX31_PIN_RI_DTE1 = _MXC_BUILD_GPIO_PIN(1, 14, 26, 3, 36, 1),
-	MX31_PIN_DCD_DTE1 = _MXC_BUILD_GPIO_PIN(1, 15, 26, 2, 36, 0),
-	MX31_PIN_DTR_DCE2 = _MXC_BUILD_GPIO_PIN(1, 16, 26, 1, 35, 2),
-	MX31_PIN_RXD2 = _MXC_BUILD_GPIO_PIN(0, 27, 26, 0, 35, 1),
-	MX31_PIN_RI_DCE1 = _MXC_BUILD_GPIO_PIN(1, 10, 27, 3, 37, 2),
-	MX31_PIN_DCD_DCE1 = _MXC_BUILD_GPIO_PIN(1, 11, 27, 2, 37, 1),
-	MX31_PIN_DTR_DTE1 = _MXC_BUILD_GPIO_PIN(1, 12, 27, 1, 37, 0),
-	MX31_PIN_DSR_DTE1 = _MXC_BUILD_GPIO_PIN(1, 13, 27, 0, 36, 2),
-	MX31_PIN_RTS1 = _MXC_BUILD_GPIO_PIN(1, 6, 28, 3, 39, 0),
-	MX31_PIN_CTS1 = _MXC_BUILD_GPIO_PIN(1, 7, 28, 2, 38, 2),
-	MX31_PIN_DTR_DCE1 = _MXC_BUILD_GPIO_PIN(1, 8, 28, 1, 38, 1),
-	MX31_PIN_DSR_DCE1 = _MXC_BUILD_GPIO_PIN(1, 9, 28, 0, 38, 0),
-	MX31_PIN_CSPI2_SCLK = _MXC_BUILD_NON_GPIO_PIN(29, 3, 40, 1),
-	MX31_PIN_CSPI2_SPI_RDY = _MXC_BUILD_NON_GPIO_PIN(29, 2, 40, 0),
-	MX31_PIN_RXD1 = _MXC_BUILD_GPIO_PIN(1, 4, 29, 1, 39, 2),
-	MX31_PIN_TXD1 = _MXC_BUILD_GPIO_PIN(1, 5, 29, 0, 39, 1),
-	MX31_PIN_CSPI2_MISO = _MXC_BUILD_NON_GPIO_PIN(30, 3, 41, 2),
-	MX31_PIN_CSPI2_SS0 = _MXC_BUILD_NON_GPIO_PIN(30, 2, 41, 1),
-	MX31_PIN_CSPI2_SS1 = _MXC_BUILD_NON_GPIO_PIN(30, 1, 41, 0),
-	MX31_PIN_CSPI2_SS2 = _MXC_BUILD_NON_GPIO_PIN(30, 0, 40, 2),
-	MX31_PIN_CSPI1_SS2 = _MXC_BUILD_NON_GPIO_PIN(31, 3, 43, 0),
-	MX31_PIN_CSPI1_SCLK = _MXC_BUILD_NON_GPIO_PIN(31, 2, 42, 2),
-	MX31_PIN_CSPI1_SPI_RDY = _MXC_BUILD_NON_GPIO_PIN(31, 1, 42, 1),
-	MX31_PIN_CSPI2_MOSI = _MXC_BUILD_NON_GPIO_PIN(31, 0, 42, 0),
-	MX31_PIN_CSPI1_MOSI = _MXC_BUILD_NON_GPIO_PIN(32, 3, 44, 1),
-	MX31_PIN_CSPI1_MISO = _MXC_BUILD_NON_GPIO_PIN(32, 2, 44, 0),
-	MX31_PIN_CSPI1_SS0 = _MXC_BUILD_NON_GPIO_PIN(32, 1, 43, 2),
-	MX31_PIN_CSPI1_SS1 = _MXC_BUILD_NON_GPIO_PIN(32, 0, 43, 1),
-	MX31_PIN_STXD6 = _MXC_BUILD_GPIO_PIN(0, 23, 33, 3, 45, 2),
-	MX31_PIN_SRXD6 = _MXC_BUILD_GPIO_PIN(0, 24, 33, 2, 45, 1),
-	MX31_PIN_SCK6 = _MXC_BUILD_GPIO_PIN(0, 25, 33, 1, 45, 0),
-	MX31_PIN_SFS6 = _MXC_BUILD_GPIO_PIN(0, 26, 33, 0, 44, 2),
-	MX31_PIN_STXD5 = _MXC_BUILD_GPIO_PIN(0, 21, 34, 3, 47, 0),
-	MX31_PIN_SRXD5 = _MXC_BUILD_GPIO_PIN(0, 22, 34, 2, 46, 2),
-	MX31_PIN_SCK5 = _MXC_BUILD_NON_GPIO_PIN(34, 1, 46, 1),
-	MX31_PIN_SFS5 = _MXC_BUILD_NON_GPIO_PIN(34, 0, 46, 0),
-	MX31_PIN_STXD4 = _MXC_BUILD_GPIO_PIN(0, 19, 35, 3, 48, 1),
-	MX31_PIN_SRXD4 = _MXC_BUILD_GPIO_PIN(0, 20, 35, 2, 48, 0),
-	MX31_PIN_SCK4 = _MXC_BUILD_NON_GPIO_PIN(35, 1, 47, 2),
-	MX31_PIN_SFS4 = _MXC_BUILD_NON_GPIO_PIN(35, 0, 47, 1),
-	MX31_PIN_STXD3 = _MXC_BUILD_GPIO_PIN(0, 17, 36, 3, 49, 2),
-	MX31_PIN_SRXD3 = _MXC_BUILD_GPIO_PIN(0, 18, 36, 2, 49, 1),
-	MX31_PIN_SCK3 = _MXC_BUILD_NON_GPIO_PIN(36, 1, 49, 0),
-	MX31_PIN_SFS3 = _MXC_BUILD_NON_GPIO_PIN(36, 0, 48, 2),
-	MX31_PIN_CSI_HSYNC = _MXC_BUILD_GPIO_PIN(2, 18, 37, 3, 51, 0),
-	MX31_PIN_CSI_PIXCLK = _MXC_BUILD_GPIO_PIN(2, 19, 37, 2, 50, 2),
-	MX31_PIN_I2C_CLK = _MXC_BUILD_NON_GPIO_PIN(37, 1, 50, 1),
-	MX31_PIN_I2C_DAT = _MXC_BUILD_NON_GPIO_PIN(37, 0, 50, 0),
-	MX31_PIN_CSI_D14 = _MXC_BUILD_GPIO_PIN(2, 14, 38, 3, 52, 1),
-	MX31_PIN_CSI_D15 = _MXC_BUILD_GPIO_PIN(2, 15, 38, 2, 52, 0),
-	MX31_PIN_CSI_MCLK = _MXC_BUILD_GPIO_PIN(2, 16, 38, 1, 51, 2),
-	MX31_PIN_CSI_VSYNC = _MXC_BUILD_GPIO_PIN(2, 17, 38, 0, 51, 1),
-	MX31_PIN_CSI_D10 = _MXC_BUILD_GPIO_PIN(2, 10, 39, 3, 53, 2),
-	MX31_PIN_CSI_D11 = _MXC_BUILD_GPIO_PIN(2, 11, 39, 2, 53, 1),
-	MX31_PIN_CSI_D12 = _MXC_BUILD_GPIO_PIN(2, 12, 39, 1, 53, 0),
-	MX31_PIN_CSI_D13 = _MXC_BUILD_GPIO_PIN(2, 13, 39, 0, 52, 2),
-	MX31_PIN_CSI_D6 = _MXC_BUILD_GPIO_PIN(2, 6, 40, 3, 55, 0),
-	MX31_PIN_CSI_D7 = _MXC_BUILD_GPIO_PIN(2, 7, 40, 2, 54, 2),
-	MX31_PIN_CSI_D8 = _MXC_BUILD_GPIO_PIN(2, 8, 40, 1, 54, 1),
-	MX31_PIN_CSI_D9 = _MXC_BUILD_GPIO_PIN(2, 9, 40, 0, 54, 0),
-	MX31_PIN_M_REQUEST = _MXC_BUILD_NON_GPIO_PIN(41, 3, 56, 1),
-	MX31_PIN_M_GRANT = _MXC_BUILD_NON_GPIO_PIN(41, 2, 56, 0),
-	MX31_PIN_CSI_D4 = _MXC_BUILD_GPIO_PIN(2, 4, 41, 1, 55, 2),
-	MX31_PIN_CSI_D5 = _MXC_BUILD_GPIO_PIN(2, 5, 41, 0, 55, 1),
-	MX31_PIN_PC_RST = _MXC_BUILD_NON_GPIO_PIN(42, 3, 57, 2),
-	MX31_PIN_IOIS16 = _MXC_BUILD_NON_GPIO_PIN(42, 2, 57, 1),
-	MX31_PIN_PC_RW_B = _MXC_BUILD_NON_GPIO_PIN(42, 1, 57, 0),
-	MX31_PIN_PC_POE = _MXC_BUILD_NON_GPIO_PIN(42, 0, 56, 2),
-	MX31_PIN_PC_VS1 = _MXC_BUILD_NON_GPIO_PIN(43, 3, 59, 0),
-	MX31_PIN_PC_VS2 = _MXC_BUILD_NON_GPIO_PIN(43, 2, 58, 2),
-	MX31_PIN_PC_BVD1 = _MXC_BUILD_NON_GPIO_PIN(43, 1, 58, 1),
-	MX31_PIN_PC_BVD2 = _MXC_BUILD_NON_GPIO_PIN(43, 0, 58, 0),
-	MX31_PIN_PC_CD2_B = _MXC_BUILD_NON_GPIO_PIN(44, 3, 60, 1),
-	MX31_PIN_PC_WAIT_B = _MXC_BUILD_NON_GPIO_PIN(44, 2, 60, 0),
-	MX31_PIN_PC_READY = _MXC_BUILD_NON_GPIO_PIN(44, 1, 59, 2),
-	MX31_PIN_PC_PWRON = _MXC_BUILD_NON_GPIO_PIN(44, 0, 59, 1),
-	MX31_PIN_D2 = _MXC_BUILD_NON_GPIO_PIN(45, 3, 61, 2),
-	MX31_PIN_D1 = _MXC_BUILD_NON_GPIO_PIN(45, 2, 61, 1),
-	MX31_PIN_D0 = _MXC_BUILD_NON_GPIO_PIN(45, 1, 61, 0),
-	MX31_PIN_PC_CD1_B = _MXC_BUILD_NON_GPIO_PIN(45, 0, 60, 2),
-	MX31_PIN_D6 = _MXC_BUILD_NON_GPIO_PIN(46, 3, 63, 0),
-	MX31_PIN_D5 = _MXC_BUILD_NON_GPIO_PIN(46, 2, 62, 2),
-	MX31_PIN_D4 = _MXC_BUILD_NON_GPIO_PIN(46, 1, 62, 1),
-	MX31_PIN_D3 = _MXC_BUILD_NON_GPIO_PIN(46, 0, 62, 0),
-	MX31_PIN_D10 = _MXC_BUILD_NON_GPIO_PIN(47, 3, 64, 1),
-	MX31_PIN_D9 = _MXC_BUILD_NON_GPIO_PIN(47, 2, 64, 0),
-	MX31_PIN_D8 = _MXC_BUILD_NON_GPIO_PIN(47, 1, 63, 2),
-	MX31_PIN_D7 = _MXC_BUILD_NON_GPIO_PIN(47, 0, 63, 1),
-	MX31_PIN_D14 = _MXC_BUILD_NON_GPIO_PIN(48, 3, 65, 2),
-	MX31_PIN_D13 = _MXC_BUILD_NON_GPIO_PIN(48, 2, 65, 1),
-	MX31_PIN_D12 = _MXC_BUILD_NON_GPIO_PIN(48, 1, 65, 0),
-	MX31_PIN_D11 = _MXC_BUILD_NON_GPIO_PIN(48, 0, 64, 2),
-	MX31_PIN_NFWP_B = _MXC_BUILD_GPIO_PIN(0, 14, 49, 3, 67, 0),
-	MX31_PIN_NFCE_B = _MXC_BUILD_GPIO_PIN(0, 15, 49, 2, 66, 2),
-	MX31_PIN_NFRB = _MXC_BUILD_GPIO_PIN(0, 16, 49, 1, 66, 1),
-	MX31_PIN_D15 = _MXC_BUILD_NON_GPIO_PIN(49, 0, 66, 0),
-	MX31_PIN_NFWE_B = _MXC_BUILD_GPIO_PIN(0, 10, 50, 3, 68, 1),
-	MX31_PIN_NFRE_B = _MXC_BUILD_GPIO_PIN(0, 11, 50, 2, 68, 0),
-	MX31_PIN_NFALE = _MXC_BUILD_GPIO_PIN(0, 12, 50, 1, 67, 2),
-	MX31_PIN_NFCLE = _MXC_BUILD_GPIO_PIN(0, 13, 50, 0, 67, 1),
-	MX31_PIN_SDQS0 = _MXC_BUILD_NON_GPIO_PIN(51, 3, 69, 2),
-	MX31_PIN_SDQS1 = _MXC_BUILD_NON_GPIO_PIN(51, 2, 69, 1),
-	MX31_PIN_SDQS2 = _MXC_BUILD_NON_GPIO_PIN(51, 1, 69, 0),
-	MX31_PIN_SDQS3 = _MXC_BUILD_NON_GPIO_PIN(51, 0, 68, 2),
-	MX31_PIN_SDCKE0 = _MXC_BUILD_NON_GPIO_PIN(52, 3, 71, 0),
-	MX31_PIN_SDCKE1 = _MXC_BUILD_NON_GPIO_PIN(52, 2, 70, 2),
-	MX31_PIN_SDCLK = _MXC_BUILD_NON_GPIO_PIN(52, 1, 70, 1),
-	MX31_PIN_SDCLK_B = _MXC_BUILD_NON_GPIO_PIN(52, 0, 70, 0),
-	MX31_PIN_RW = _MXC_BUILD_NON_GPIO_PIN(53, 3, 72, 1),
-	MX31_PIN_RAS = _MXC_BUILD_NON_GPIO_PIN(53, 2, 72, 0),
-	MX31_PIN_CAS = _MXC_BUILD_NON_GPIO_PIN(53, 1, 71, 2),
-	MX31_PIN_SDWE = _MXC_BUILD_NON_GPIO_PIN(53, 0, 71, 1),
-	MX31_PIN_CS5 = _MXC_BUILD_NON_GPIO_PIN(54, 3, 73, 2),
-	MX31_PIN_ECB = _MXC_BUILD_NON_GPIO_PIN(54, 2, 73, 1),
-	MX31_PIN_LBA = _MXC_BUILD_NON_GPIO_PIN(54, 1, 73, 0),
-	MX31_PIN_BCLK = _MXC_BUILD_NON_GPIO_PIN(54, 0, 72, 2),
-	MX31_PIN_CS1 = _MXC_BUILD_NON_GPIO_PIN(55, 3, 75, 0),
-	MX31_PIN_CS2 = _MXC_BUILD_NON_GPIO_PIN(55, 2, 74, 2),
-	MX31_PIN_CS3 = _MXC_BUILD_NON_GPIO_PIN(55, 1, 74, 1),
-	MX31_PIN_CS4 = _MXC_BUILD_NON_GPIO_PIN(55, 0, 74, 0),
-	MX31_PIN_EB0 = _MXC_BUILD_NON_GPIO_PIN(56, 3, 76, 1),
-	MX31_PIN_EB1 = _MXC_BUILD_NON_GPIO_PIN(56, 2, 76, 0),
-	MX31_PIN_OE = _MXC_BUILD_NON_GPIO_PIN(56, 1, 75, 2),
-	MX31_PIN_CS0 = _MXC_BUILD_NON_GPIO_PIN(56, 0, 75, 1),
-	MX31_PIN_DQM0 = _MXC_BUILD_NON_GPIO_PIN(57, 3, 77, 2),
-	MX31_PIN_DQM1 = _MXC_BUILD_NON_GPIO_PIN(57, 2, 77, 1),
-	MX31_PIN_DQM2 = _MXC_BUILD_NON_GPIO_PIN(57, 1, 77, 0),
-	MX31_PIN_DQM3 = _MXC_BUILD_NON_GPIO_PIN(57, 0, 76, 2),
-	MX31_PIN_SD28 = _MXC_BUILD_NON_GPIO_PIN(58, 3, 79, 0),
-	MX31_PIN_SD29 = _MXC_BUILD_NON_GPIO_PIN(58, 2, 78, 2),
-	MX31_PIN_SD30 = _MXC_BUILD_NON_GPIO_PIN(58, 1, 78, 1),
-	MX31_PIN_SD31 = _MXC_BUILD_NON_GPIO_PIN(58, 0, 78, 0),
-	MX31_PIN_SD24 = _MXC_BUILD_NON_GPIO_PIN(59, 3, 80, 1),
-	MX31_PIN_SD25 = _MXC_BUILD_NON_GPIO_PIN(59, 2, 80, 0),
-	MX31_PIN_SD26 = _MXC_BUILD_NON_GPIO_PIN(59, 1, 79, 2),
-	MX31_PIN_SD27 = _MXC_BUILD_NON_GPIO_PIN(59, 0, 79, 1),
-	MX31_PIN_SD20 = _MXC_BUILD_NON_GPIO_PIN(60, 3, 81, 2),
-	MX31_PIN_SD21 = _MXC_BUILD_NON_GPIO_PIN(60, 2, 81, 1),
-	MX31_PIN_SD22 = _MXC_BUILD_NON_GPIO_PIN(60, 1, 81, 0),
-	MX31_PIN_SD23 = _MXC_BUILD_NON_GPIO_PIN(60, 0, 80, 2),
-	MX31_PIN_SD16 = _MXC_BUILD_NON_GPIO_PIN(61, 3, 83, 0),
-	MX31_PIN_SD17 = _MXC_BUILD_NON_GPIO_PIN(61, 2, 82, 2),
-	MX31_PIN_SD18 = _MXC_BUILD_NON_GPIO_PIN(61, 1, 82, 1),
-	MX31_PIN_SD19 = _MXC_BUILD_NON_GPIO_PIN(61, 0, 82, 0),
-	MX31_PIN_SD12 = _MXC_BUILD_NON_GPIO_PIN(62, 3, 84, 1),
-	MX31_PIN_SD13 = _MXC_BUILD_NON_GPIO_PIN(62, 2, 84, 0),
-	MX31_PIN_SD14 = _MXC_BUILD_NON_GPIO_PIN(62, 1, 83, 2),
-	MX31_PIN_SD15 = _MXC_BUILD_NON_GPIO_PIN(62, 0, 83, 1),
-	MX31_PIN_SD8 = _MXC_BUILD_NON_GPIO_PIN(63, 3, 85, 2),
-	MX31_PIN_SD9 = _MXC_BUILD_NON_GPIO_PIN(63, 2, 85, 1),
-	MX31_PIN_SD10 = _MXC_BUILD_NON_GPIO_PIN(63, 1, 85, 0),
-	MX31_PIN_SD11 = _MXC_BUILD_NON_GPIO_PIN(63, 0, 84, 2),
-	MX31_PIN_SD4 = _MXC_BUILD_NON_GPIO_PIN(64, 3, 87, 0),
-	MX31_PIN_SD5 = _MXC_BUILD_NON_GPIO_PIN(64, 2, 86, 2),
-	MX31_PIN_SD6 = _MXC_BUILD_NON_GPIO_PIN(64, 1, 86, 1),
-	MX31_PIN_SD7 = _MXC_BUILD_NON_GPIO_PIN(64, 0, 86, 0),
-	MX31_PIN_SD0 = _MXC_BUILD_NON_GPIO_PIN(65, 3, 88, 1),
-	MX31_PIN_SD1 = _MXC_BUILD_NON_GPIO_PIN(65, 2, 88, 0),
-	MX31_PIN_SD2 = _MXC_BUILD_NON_GPIO_PIN(65, 1, 87, 2),
-	MX31_PIN_SD3 = _MXC_BUILD_NON_GPIO_PIN(65, 0, 87, 1),
-	MX31_PIN_A24 = _MXC_BUILD_NON_GPIO_PIN(66, 3, 89, 2),
-	MX31_PIN_A25 = _MXC_BUILD_NON_GPIO_PIN(66, 2, 89, 1),
-	MX31_PIN_SDBA1 = _MXC_BUILD_NON_GPIO_PIN(66, 1, 89, 0),
-	MX31_PIN_SDBA0 = _MXC_BUILD_NON_GPIO_PIN(66, 0, 88, 2),
-	MX31_PIN_A20 = _MXC_BUILD_NON_GPIO_PIN(67, 3, 91, 0),
-	MX31_PIN_A21 = _MXC_BUILD_NON_GPIO_PIN(67, 2, 90, 2),
-	MX31_PIN_A22 = _MXC_BUILD_NON_GPIO_PIN(67, 1, 90, 1),
-	MX31_PIN_A23 = _MXC_BUILD_NON_GPIO_PIN(67, 0, 90, 0),
-	MX31_PIN_A16 = _MXC_BUILD_NON_GPIO_PIN(68, 3, 92, 1),
-	MX31_PIN_A17 = _MXC_BUILD_NON_GPIO_PIN(68, 2, 92, 0),
-	MX31_PIN_A18 = _MXC_BUILD_NON_GPIO_PIN(68, 1, 91, 2),
-	MX31_PIN_A19 = _MXC_BUILD_NON_GPIO_PIN(68, 0, 91, 1),
-	MX31_PIN_A12 = _MXC_BUILD_NON_GPIO_PIN(69, 3, 93, 2),
-	MX31_PIN_A13 = _MXC_BUILD_NON_GPIO_PIN(69, 2, 93, 1),
-	MX31_PIN_A14 = _MXC_BUILD_NON_GPIO_PIN(69, 1, 93, 0),
-	MX31_PIN_A15 = _MXC_BUILD_NON_GPIO_PIN(69, 0, 92, 2),
-	MX31_PIN_A9 = _MXC_BUILD_NON_GPIO_PIN(70, 3, 95, 0),
-	MX31_PIN_A10 = _MXC_BUILD_NON_GPIO_PIN(70, 2, 94, 2),
-	MX31_PIN_MA10 = _MXC_BUILD_NON_GPIO_PIN(70, 1, 94, 1),
-	MX31_PIN_A11 = _MXC_BUILD_NON_GPIO_PIN(70, 0, 94, 0),
-	MX31_PIN_A5 = _MXC_BUILD_NON_GPIO_PIN(71, 3, 96, 1),
-	MX31_PIN_A6 = _MXC_BUILD_NON_GPIO_PIN(71, 2, 96, 0),
-	MX31_PIN_A7 = _MXC_BUILD_NON_GPIO_PIN(71, 1, 95, 2),
-	MX31_PIN_A8 = _MXC_BUILD_NON_GPIO_PIN(71, 0, 95, 1),
-	MX31_PIN_A1 = _MXC_BUILD_NON_GPIO_PIN(72, 3, 97, 2),
-	MX31_PIN_A2 = _MXC_BUILD_NON_GPIO_PIN(72, 2, 97, 1),
-	MX31_PIN_A3 = _MXC_BUILD_NON_GPIO_PIN(72, 1, 97, 0),
-	MX31_PIN_A4 = _MXC_BUILD_NON_GPIO_PIN(72, 0, 96, 2),
-	MX31_PIN_DVFS1 = _MXC_BUILD_NON_GPIO_PIN(73, 3, 99, 0),
-	MX31_PIN_VPG0 = _MXC_BUILD_NON_GPIO_PIN(73, 2, 98, 2),
-	MX31_PIN_VPG1 = _MXC_BUILD_NON_GPIO_PIN(73, 1, 98, 1),
-	MX31_PIN_A0 = _MXC_BUILD_NON_GPIO_PIN(73, 0, 98, 0),
-	MX31_PIN_CKIL = _MXC_BUILD_NON_GPIO_PIN(74, 3, 100, 1),
-	MX31_PIN_POWER_FAIL = _MXC_BUILD_NON_GPIO_PIN(74, 2, 100, 0),
-	MX31_PIN_VSTBY = _MXC_BUILD_NON_GPIO_PIN(74, 1, 99, 2),
-	MX31_PIN_DVFS0 = _MXC_BUILD_NON_GPIO_PIN(74, 0, 99, 1),
-	MX31_PIN_BOOT_MODE1 = _MXC_BUILD_NON_GPIO_PIN(75, 3, 101, 2),
-	MX31_PIN_BOOT_MODE2 = _MXC_BUILD_NON_GPIO_PIN(75, 2, 101, 1),
-	MX31_PIN_BOOT_MODE3 = _MXC_BUILD_NON_GPIO_PIN(75, 1, 101, 0),
-	MX31_PIN_BOOT_MODE4 = _MXC_BUILD_NON_GPIO_PIN(75, 0, 100, 2),
-	MX31_PIN_RESET_IN_B = _MXC_BUILD_NON_GPIO_PIN(76, 3, 103, 0),
-	MX31_PIN_POR_B = _MXC_BUILD_NON_GPIO_PIN(76, 2, 102, 2),
-	MX31_PIN_CLKO = _MXC_BUILD_NON_GPIO_PIN(76, 1, 102, 1),
-	MX31_PIN_BOOT_MODE0 = _MXC_BUILD_NON_GPIO_PIN(76, 0, 102, 0),
-	MX31_PIN_STX0 = _MXC_BUILD_GPIO_PIN(1, 1, 77, 3, 104, 1),
-	MX31_PIN_SRX0 = _MXC_BUILD_GPIO_PIN(1, 2, 77, 2, 104, 0),
-	MX31_PIN_SIMPD0 = _MXC_BUILD_GPIO_PIN(1, 3, 77, 1, 103, 2),
-	MX31_PIN_CKIH = _MXC_BUILD_NON_GPIO_PIN(77, 0, 103, 1),
-	MX31_PIN_GPIO3_1 = _MXC_BUILD_GPIO_PIN(2, 1, 78, 3, 105, 2),
-	MX31_PIN_SCLK0 = _MXC_BUILD_GPIO_PIN(2, 2, 78, 2, 105, 1),
-	MX31_PIN_SRST0 = _MXC_BUILD_GPIO_PIN(2, 3, 78, 1, 105, 0),
-	MX31_PIN_SVEN0 = _MXC_BUILD_GPIO_PIN(1, 0, 78, 0, 104, 2),
-	MX31_PIN_GPIO1_4 = _MXC_BUILD_GPIO_PIN(0, 4, 79, 3, 107, 0),
-	MX31_PIN_GPIO1_5 = _MXC_BUILD_GPIO_PIN(0, 5, 79, 2, 106, 2),
-	MX31_PIN_GPIO1_6 = _MXC_BUILD_GPIO_PIN(0, 6, 79, 1, 106, 1),
-	MX31_PIN_GPIO3_0 = _MXC_BUILD_GPIO_PIN(2, 0, 79, 0, 106, 0),
-	MX31_PIN_GPIO1_0 = _MXC_BUILD_GPIO_PIN(0, 0, 80, 3, 108, 1),
-	MX31_PIN_GPIO1_1 = _MXC_BUILD_GPIO_PIN(0, 1, 80, 2, 108, 0),
-	MX31_PIN_GPIO1_2 = _MXC_BUILD_GPIO_PIN(0, 2, 80, 1, 107, 2),
-	MX31_PIN_GPIO1_3 = _MXC_BUILD_GPIO_PIN(0, 3, 80, 0, 107, 1),
-	MX31_PIN_CAPTURE = _MXC_BUILD_GPIO_PIN(0, 7, 81, 3, 109, 2),
-	MX31_PIN_COMPARE = _MXC_BUILD_GPIO_PIN(0, 8, 81, 2, 109, 1),
-	MX31_PIN_WATCHDOG_RST = _MXC_BUILD_NON_GPIO_PIN(81, 1, 109, 0),
-	MX31_PIN_PWMO = _MXC_BUILD_GPIO_PIN(0, 9, 81, 0, 108, 2),
-} iomux_pin_name_t;
-
-#endif
-#endif
diff --git a/include/asm-arm/arch-mxc/mx35.h b/include/asm-arm/arch-mxc/mx35.h
index d4283cc..fa14d85 100644
--- a/include/asm-arm/arch-mxc/mx35.h
+++ b/include/asm-arm/arch-mxc/mx35.h
@@ -17,8 +17,6 @@
 #error "Do not include directly."
 #endif
 
-#include <asm/arch/mx35_pins.h>
-
 /*!
  * @file arch-mxc/mx35.h
  * @brief This file contains register definitions.
diff --git a/include/asm-arm/arch-mxc/mx35_pins.h b/include/asm-arm/arch-mxc/mx35_pins.h
deleted file mode 100644
index f019915..0000000
--- a/include/asm-arm/arch-mxc/mx35_pins.h
+++ /dev/null
@@ -1,347 +0,0 @@
-/*
- * Copyright 2008 Freescale Semiconductor, Inc. All Rights Reserved.
- */
-
-/*
- * The code contained herein is licensed under the GNU General Public
- * License. You may obtain a copy of the GNU General Public License
- * Version 2 or later at the following locations:
- *
- * http://www.opensource.org/licenses/gpl-license.html
- * http://www.gnu.org/copyleft/gpl.html
- */
-#ifndef __ASM_ARCH_MXC_MX35_PINS_H__
-#define __ASM_ARCH_MXC_MX35_PINS_H__
-
-/*!
- * @file arch-mxc/mx35_pins.h
- *
- * @brief MX35 I/O Pin List
- *
- * @ingroup GPIO_MX35
- */
-
-#ifndef __ASSEMBLY__
-
-/*!
- * @name IOMUX/PAD Bit field definitions
- */
-
-/*! @{ */
-
-/*!
- * In order to identify pins more effectively, each mux-controlled pin's
- * enumerated value is constructed in the following way:
- *
- * -------------------------------------------------------------------
- * 31-30 | 29 - 25 |24 - 21| 20 - 10| 9 - 0
- * -------------------------------------------------------------------
- * IO_P  |  IO_I   | RSVD  | PAD_I | MUX_I
- * -------------------------------------------------------------------
- *
- * Bit 0 to 7 contains MUX_I used to identify the register
- * offset (base is IOMUX_module_base ) defined in the Section
- * "sw_pad_ctl & sw_mux_ctl details" of the IC Spec. The similar field
- * definitions are used for the pad control register.the MX35_PIN_A0 is
- * defined in the enumeration: ( 0x28 << MUX_I) |( 0x368 << PAD_I)
- * So the absolute address is: IOMUX_module_base + 0x28.
- * The pad control register offset is: 0x368.
- */
-
-/*!
- * Starting bit position within each entry of \b iomux_pins to represent the
- * gpio port number (0-based) for that pin. For non-gpio pins, the bits will
- * be all 1's for error checking in the functions. (gpio port 7 is invalid)
- */
-#define MUX_IO_P	30
-
-/*!
- * Starting bit position within each entry of \b iomux_pins to represent the
- * gpio offset bit (0-based) for that pin. For non-gpio pins, the bits will
- * be all 0's since they are don't cares. So for port 2 pin 21, bit 31-24
- * will be (1 << MUX_IO_P) | (21 << MUX_IO_I).
- */
-#define MUX_IO_I	25
-/*!
- * Starting bit position within each entry of \b iomux_pins to represent the
- * MUX control register offset
- */
-#define MUX_I		0
-/*!
- * Starting bit position within each entry of \b iomux_pins to represent the
- * PAD control register offset
- */
-#define PAD_I		10
-
-/*!
- * Starting bit position within each entry of \b iomux_pins to represent the
- * reserved filed
- */
-#define RSVD_I		21
-
-#define NON_GPIO_I	0x3
-#define PIN_TO_MUX_MASK	((1<<(PAD_I - MUX_I)) - 1)
-#define PIN_TO_PAD_MASK	((1<<(RSVD_I - PAD_I)) - 1)
-#define NON_MUX_I	PIN_TO_MUX_MASK
-
-#define _MXC_BUILD_PIN(gp, gi, mi, pi) \
-		(((gp) << MUX_IO_P) | ((gi) << MUX_IO_I) | \
-		((mi) << MUX_I) | ((pi) << PAD_I))
-
-#define _MXC_BUILD_GPIO_PIN(gp, gi, mi, pi) \
-		_MXC_BUILD_PIN(gp, gi, mi, pi)
-
-#define _MXC_BUILD_NON_GPIO_PIN(mi, pi) \
-		_MXC_BUILD_PIN(NON_GPIO_I, 0, mi, pi)
-
-#define PIN_TO_IOMUX_MUX(pin) ((pin >> MUX_I) & PIN_TO_MUX_MASK)
-#define PIN_TO_IOMUX_PAD(pin) ((pin >> PAD_I) & PIN_TO_PAD_MASK)
-
-/*! @} End IOMUX/PAD Bit field definitions */
-
-/*!
- * This enumeration is constructed based on the Section
- * "sw_pad_ctl & sw_mux_ctl details" of the MX35 IC Spec. Each enumerated
- * value is constructed based on the rules described above.
- */
-typedef enum iomux_pins {
-	MX35_PIN_CAPTURE = _MXC_BUILD_GPIO_PIN(0, 4, 0x4, 0x328),
-	MX35_PIN_COMPARE = _MXC_BUILD_GPIO_PIN(0, 5, 0x8, 0x32C),
-	MX35_PIN_WATCHDOG_RST = _MXC_BUILD_GPIO_PIN(0, 6, 0xC, 0x330),
-	MX35_PIN_GPIO1_0 = _MXC_BUILD_GPIO_PIN(0, 0, 0x10, 0x334),
-	MX35_PIN_GPIO1_1 = _MXC_BUILD_GPIO_PIN(0, 1, 0x14, 0x338),
-	MX35_PIN_GPIO2_0 = _MXC_BUILD_GPIO_PIN(1, 0, 0x18, 0x33C),
-	MX35_PIN_GPIO3_0 = _MXC_BUILD_GPIO_PIN(2, 1, 0x1C, 0x340),
-	MX35_PIN_CLKO = _MXC_BUILD_GPIO_PIN(0, 8, 0x20, 0x34C),
-
-	MX35_PIN_POWER_FAIL = _MXC_BUILD_NON_GPIO_PIN(NON_MUX_I, 0x360),
-	MX35_PIN_VSTBY = _MXC_BUILD_GPIO_PIN(0, 7, 0x24, 0x364),
-	MX35_PIN_A0 = _MXC_BUILD_NON_GPIO_PIN(0x28, 0x368),
-	MX35_PIN_A1 = _MXC_BUILD_NON_GPIO_PIN(0x2C, 0x36C),
-	MX35_PIN_A2 = _MXC_BUILD_NON_GPIO_PIN(0x30, 0x370),
-	MX35_PIN_A3 = _MXC_BUILD_NON_GPIO_PIN(0x34, 0x374),
-	MX35_PIN_A4 = _MXC_BUILD_NON_GPIO_PIN(0x38, 0x378),
-	MX35_PIN_A5 = _MXC_BUILD_NON_GPIO_PIN(0x3C, 0x37C),
-	MX35_PIN_A6 = _MXC_BUILD_NON_GPIO_PIN(0x40, 0x380),
-	MX35_PIN_A7 = _MXC_BUILD_NON_GPIO_PIN(0x44, 0x384),
-	MX35_PIN_A8 = _MXC_BUILD_NON_GPIO_PIN(0x48, 0x388),
-	MX35_PIN_A9 = _MXC_BUILD_NON_GPIO_PIN(0x4C, 0x38C),
-	MX35_PIN_A10 = _MXC_BUILD_NON_GPIO_PIN(0x50, 0x390),
-	MX35_PIN_MA10 = _MXC_BUILD_NON_GPIO_PIN(0x54, 0x394),
-	MX35_PIN_A11 = _MXC_BUILD_NON_GPIO_PIN(0x58, 0x398),
-	MX35_PIN_A12 = _MXC_BUILD_NON_GPIO_PIN(0x5C, 0x39C),
-	MX35_PIN_A13 = _MXC_BUILD_NON_GPIO_PIN(0x60, 0x3A0),
-	MX35_PIN_A14 = _MXC_BUILD_NON_GPIO_PIN(0x64, 0x3A4),
-	MX35_PIN_A15 = _MXC_BUILD_NON_GPIO_PIN(0x68, 0x3A8),
-	MX35_PIN_A16 = _MXC_BUILD_NON_GPIO_PIN(0x6C, 0x3AC),
-	MX35_PIN_A17 = _MXC_BUILD_NON_GPIO_PIN(0x70, 0x3B0),
-	MX35_PIN_A18 = _MXC_BUILD_NON_GPIO_PIN(0x74, 0x3B4),
-	MX35_PIN_A19 = _MXC_BUILD_NON_GPIO_PIN(0x78, 0x3B8),
-	MX35_PIN_A20 = _MXC_BUILD_NON_GPIO_PIN(0x7C, 0x3BC),
-	MX35_PIN_A21 = _MXC_BUILD_NON_GPIO_PIN(0x80, 0x3C0),
-	MX35_PIN_A22 = _MXC_BUILD_NON_GPIO_PIN(0x84, 0x3C4),
-	MX35_PIN_A23 = _MXC_BUILD_NON_GPIO_PIN(0x88, 0x3C8),
-	MX35_PIN_A24 = _MXC_BUILD_NON_GPIO_PIN(0x8C, 0x3CC),
-	MX35_PIN_A25 = _MXC_BUILD_NON_GPIO_PIN(0x90, 0x3D0),
-
-	MX35_PIN_EB0 = _MXC_BUILD_NON_GPIO_PIN(0x94, 0x46C),
-	MX35_PIN_EB1 = _MXC_BUILD_NON_GPIO_PIN(0x98, 0x470),
-	MX35_PIN_OE = _MXC_BUILD_NON_GPIO_PIN(0x9C, 0x474),
-	MX35_PIN_CS0 = _MXC_BUILD_NON_GPIO_PIN(0xA0, 0x478),
-	MX35_PIN_CS1 = _MXC_BUILD_NON_GPIO_PIN(0xA4, 0x47C),
-	MX35_PIN_CS2 = _MXC_BUILD_NON_GPIO_PIN(0xA8, 0x480),
-	MX35_PIN_CS3 = _MXC_BUILD_NON_GPIO_PIN(0xAC, 0x484),
-	MX35_PIN_CS4 = _MXC_BUILD_GPIO_PIN(0, 20, 0xB0, 0x488),
-	MX35_PIN_CS5 = _MXC_BUILD_GPIO_PIN(0, 21, 0xB4, 0x48C),
-	MX35_PIN_NFCE_B = _MXC_BUILD_GPIO_PIN(0, 22, 0xB8, 0x490),
-
-	MX35_PIN_LBA = _MXC_BUILD_NON_GPIO_PIN(0xBC, 0x498),
-	MX35_PIN_BCLK = _MXC_BUILD_NON_GPIO_PIN(0xC0, 0x49C),
-	MX35_PIN_RW = _MXC_BUILD_NON_GPIO_PIN(0xC4, 0x4A0),
-
-	MX35_PIN_NFWE_B = _MXC_BUILD_GPIO_PIN(0, 18, 0xC8, 0x4CC),
-	MX35_PIN_NFRE_B = _MXC_BUILD_GPIO_PIN(0, 19, 0xCC, 0x4D0),
-	MX35_PIN_NFALE = _MXC_BUILD_GPIO_PIN(0, 20, 0xD0, 0x4D4),
-	MX35_PIN_NFCLE = _MXC_BUILD_GPIO_PIN(0, 21, 0xD4, 0x4D8),
-	MX35_PIN_NFWP_B = _MXC_BUILD_GPIO_PIN(0, 22, 0xD8, 0x4DC),
-	MX35_PIN_NFRB = _MXC_BUILD_GPIO_PIN(0, 23, 0xDC, 0x4E0),
-
-	MX35_PIN_D15 = _MXC_BUILD_NON_GPIO_PIN(NON_MUX_I, 0x4E4),
-	MX35_PIN_D14 = _MXC_BUILD_NON_GPIO_PIN(NON_MUX_I, 0x4E8),
-	MX35_PIN_D13 = _MXC_BUILD_NON_GPIO_PIN(NON_MUX_I, 0x4EC),
-	MX35_PIN_D12 = _MXC_BUILD_NON_GPIO_PIN(NON_MUX_I, 0x4F0),
-	MX35_PIN_D11 = _MXC_BUILD_NON_GPIO_PIN(NON_MUX_I, 0x4F4),
-	MX35_PIN_D10 = _MXC_BUILD_NON_GPIO_PIN(NON_MUX_I, 0x4F8),
-	MX35_PIN_D9 = _MXC_BUILD_NON_GPIO_PIN(NON_MUX_I, 0x4FC),
-	MX35_PIN_D8 = _MXC_BUILD_NON_GPIO_PIN(NON_MUX_I, 0x500),
-	MX35_PIN_D7 = _MXC_BUILD_NON_GPIO_PIN(NON_MUX_I, 0x504),
-	MX35_PIN_D6 = _MXC_BUILD_NON_GPIO_PIN(NON_MUX_I, 0x508),
-	MX35_PIN_D5 = _MXC_BUILD_NON_GPIO_PIN(NON_MUX_I, 0x50C),
-	MX35_PIN_D4 = _MXC_BUILD_NON_GPIO_PIN(NON_MUX_I, 0x510),
-	MX35_PIN_D3 = _MXC_BUILD_NON_GPIO_PIN(NON_MUX_I, 0x514),
-	MX35_PIN_D2 = _MXC_BUILD_NON_GPIO_PIN(NON_MUX_I, 0x518),
-	MX35_PIN_D1 = _MXC_BUILD_NON_GPIO_PIN(NON_MUX_I, 0x51C),
-	MX35_PIN_D0 = _MXC_BUILD_NON_GPIO_PIN(NON_MUX_I, 0x520),
-
-	MX35_PIN_CSI_D8 = _MXC_BUILD_GPIO_PIN(0, 20, 0xE0, 0x524),
-	MX35_PIN_CSI_D9 = _MXC_BUILD_GPIO_PIN(0, 21, 0xE4, 0x528),
-	MX35_PIN_CSI_D10 = _MXC_BUILD_GPIO_PIN(0, 22, 0xE8, 0x52C),
-	MX35_PIN_CSI_D11 = _MXC_BUILD_GPIO_PIN(0, 23, 0xEC, 0x530),
-	MX35_PIN_CSI_D12 = _MXC_BUILD_GPIO_PIN(0, 24, 0xF0, 0x534),
-	MX35_PIN_CSI_D13 = _MXC_BUILD_GPIO_PIN(0, 25, 0xF4, 0x538),
-	MX35_PIN_CSI_D14 = _MXC_BUILD_GPIO_PIN(0, 26, 0xF8, 0x53C),
-	MX35_PIN_CSI_D15 = _MXC_BUILD_GPIO_PIN(0, 27, 0xFC, 0x540),
-	MX35_PIN_CSI_MCLK = _MXC_BUILD_GPIO_PIN(0, 28, 0x100, 0x544),
-	MX35_PIN_CSI_VSYNC = _MXC_BUILD_GPIO_PIN(0, 29, 0x104, 0x548),
-	MX35_PIN_CSI_HSYNC = _MXC_BUILD_GPIO_PIN(0, 30, 0x108, 0x54C),
-	MX35_PIN_CSI_PIXCLK = _MXC_BUILD_GPIO_PIN(0, 31, 0x10C, 0x550),
-
-	MX35_PIN_I2C1_CLK = _MXC_BUILD_GPIO_PIN(1, 24, 0x110, 0x554),
-	MX35_PIN_I2C1_DAT = _MXC_BUILD_GPIO_PIN(1, 25, 0x114, 0x558),
-	MX35_PIN_I2C2_CLK = _MXC_BUILD_GPIO_PIN(1, 26, 0x118, 0x55C),
-	MX35_PIN_I2C2_DAT = _MXC_BUILD_GPIO_PIN(1, 27, 0x11C, 0x560),
-
-	MX35_PIN_STXD4 = _MXC_BUILD_GPIO_PIN(1, 28, 0x120, 0x564),
-	MX35_PIN_SRXD4 = _MXC_BUILD_GPIO_PIN(1, 29, 0x124, 0x568),
-	MX35_PIN_SCK4 = _MXC_BUILD_GPIO_PIN(1, 30, 0x128, 0x56C),
-	MX35_PIN_SXFS4 = _MXC_BUILD_GPIO_PIN(1, 31, 0x12C, 0x570),
-	MX35_PIN_STXD5 = _MXC_BUILD_GPIO_PIN(0, 0, 0x130, 0x574),
-	MX35_PIN_SRXD5 = _MXC_BUILD_GPIO_PIN(0, 1, 0x134, 0x578),
-	MX35_PIN_SCK5 = _MXC_BUILD_GPIO_PIN(0, 2, 0x138, 0x57C),
-	MX35_PIN_SXFS5 = _MXC_BUILD_GPIO_PIN(0, 3, 0x13C, 0x580),
-
-	MX35_PIN_SCKR = _MXC_BUILD_GPIO_PIN(0, 4, 0x140, 0x584),
-	MX35_PIN_FSR = _MXC_BUILD_GPIO_PIN(0, 5, 0x144, 0x588),
-	MX35_PIN_HCKR = _MXC_BUILD_GPIO_PIN(0, 6, 0x148, 0x58C),
-	MX35_PIN_SCKT = _MXC_BUILD_GPIO_PIN(0, 7, 0x14C, 0x590),
-	MX35_PIN_FST = _MXC_BUILD_GPIO_PIN(0, 8, 0x150, 0x594),
-	MX35_PIN_HCKT = _MXC_BUILD_GPIO_PIN(0, 9, 0x154, 0x598),
-	MX35_PIN_TX5_RX0 = _MXC_BUILD_GPIO_PIN(0, 10, 0x158, 0x59C),
-	MX35_PIN_TX4_RX1 = _MXC_BUILD_GPIO_PIN(0, 11, 0x15C, 0x5A0),
-	MX35_PIN_TX3_RX2 = _MXC_BUILD_GPIO_PIN(0, 12, 0x160, 0x5A4),
-	MX35_PIN_TX2_RX3 = _MXC_BUILD_GPIO_PIN(0, 13, 0x164, 0x5A8),
-	MX35_PIN_TX1 = _MXC_BUILD_GPIO_PIN(0, 14, 0x168, 0x5AC),
-	MX35_PIN_TX0 = _MXC_BUILD_GPIO_PIN(0, 15, 0x16C, 0x5B0),
-
-	MX35_PIN_CSPI1_MOSI = _MXC_BUILD_GPIO_PIN(0, 16, 0x170, 0x5B4),
-	MX35_PIN_CSPI1_MISO = _MXC_BUILD_GPIO_PIN(0, 17, 0x174, 0x5B8),
-	MX35_PIN_CSPI1_SS0 = _MXC_BUILD_GPIO_PIN(0, 18, 0x178, 0x5BC),
-	MX35_PIN_CSPI1_SS1 = _MXC_BUILD_GPIO_PIN(0, 19, 0x17C, 0x5C0),
-	MX35_PIN_CSPI1_SCLK = _MXC_BUILD_GPIO_PIN(2, 4, 0x180, 0x5C4),
-	MX35_PIN_CSPI1_SPI_RDY = _MXC_BUILD_GPIO_PIN(2, 5, 0x184, 0x5C8),
-
-	MX35_PIN_RXD1 = _MXC_BUILD_GPIO_PIN(2, 6, 0x188, 0x5CC),
-	MX35_PIN_TXD1 = _MXC_BUILD_GPIO_PIN(2, 7, 0x18C, 0x5D0),
-	MX35_PIN_RTS1 = _MXC_BUILD_GPIO_PIN(2, 8, 0x190, 0x5D4),
-	MX35_PIN_CTS1 = _MXC_BUILD_GPIO_PIN(2, 9, 0x194, 0x5D8),
-	MX35_PIN_RXD2 = _MXC_BUILD_GPIO_PIN(2, 10, 0x198, 0x5DC),
-	MX35_PIN_TXD2 = _MXC_BUILD_GPIO_PIN(1, 11, 0x19C, 0x5E0),
-	MX35_PIN_RTS2 = _MXC_BUILD_GPIO_PIN(1, 12, 0x1A0, 0x5E4),
-	MX35_PIN_CTS2 = _MXC_BUILD_GPIO_PIN(1, 13, 0x1A4, 0x5E8),
-
-	MX35_PIN_USBOTG_PWR = _MXC_BUILD_GPIO_PIN(2, 14, 0x1A8, 0x60C),
-	MX35_PIN_USBOTG_OC = _MXC_BUILD_GPIO_PIN(2, 15, 0x1AC, 0x610),
-
-	MX35_PIN_LD0 = _MXC_BUILD_GPIO_PIN(1, 0, 0x1B0, 0x614),
-	MX35_PIN_LD1 = _MXC_BUILD_GPIO_PIN(1, 1, 0x1B4, 0x618),
-	MX35_PIN_LD2 = _MXC_BUILD_GPIO_PIN(1, 2, 0x1B8, 0x61C),
-	MX35_PIN_LD3 = _MXC_BUILD_GPIO_PIN(1, 3, 0x1BC, 0x620),
-	MX35_PIN_LD4 = _MXC_BUILD_GPIO_PIN(1, 4, 0x1C0, 0x624),
-	MX35_PIN_LD5 = _MXC_BUILD_GPIO_PIN(1, 5, 0x1C4, 0x628),
-	MX35_PIN_LD6 = _MXC_BUILD_GPIO_PIN(1, 6, 0x1C8, 0x62C),
-	MX35_PIN_LD7 = _MXC_BUILD_GPIO_PIN(1, 7, 0x1CC, 0x630),
-	MX35_PIN_LD8 = _MXC_BUILD_GPIO_PIN(1, 8, 0x1D0, 0x634),
-	MX35_PIN_LD9 = _MXC_BUILD_GPIO_PIN(1, 9, 0x1D4, 0x638),
-	MX35_PIN_LD10 = _MXC_BUILD_GPIO_PIN(1, 10, 0x1D8, 0x63C),
-	MX35_PIN_LD11 = _MXC_BUILD_GPIO_PIN(1, 11, 0x1DC, 0x640),
-	MX35_PIN_LD12 = _MXC_BUILD_GPIO_PIN(1, 12, 0x1E0, 0x644),
-	MX35_PIN_LD13 = _MXC_BUILD_GPIO_PIN(1, 13, 0x1E4, 0x648),
-	MX35_PIN_LD14 = _MXC_BUILD_GPIO_PIN(1, 14, 0x1E8, 0x64C),
-	MX35_PIN_LD15 = _MXC_BUILD_GPIO_PIN(1, 15, 0x1EC, 0x650),
-	MX35_PIN_LD16 = _MXC_BUILD_GPIO_PIN(1, 16, 0x1F0, 0x654),
-	MX35_PIN_LD17 = _MXC_BUILD_GPIO_PIN(1, 17, 0x1F4, 0x658),
-	MX35_PIN_LD18 = _MXC_BUILD_GPIO_PIN(2, 24, 0x1F8, 0x65C),
-	MX35_PIN_LD19 = _MXC_BUILD_GPIO_PIN(2, 25, 0x1FC, 0x660),
-	MX35_PIN_LD20 = _MXC_BUILD_GPIO_PIN(2, 26, 0x200, 0x664),
-	MX35_PIN_LD21 = _MXC_BUILD_GPIO_PIN(2, 27, 0x204, 0x668),
-	MX35_PIN_LD22 = _MXC_BUILD_GPIO_PIN(2, 28, 0x208, 0x66C),
-	MX35_PIN_LD23 = _MXC_BUILD_GPIO_PIN(2, 29, 0x20C, 0x670),
-
-	MX35_PIN_D3_HSYNC = _MXC_BUILD_GPIO_PIN(2, 30, 0x210, 0x674),
-	MX35_PIN_D3_FPSHIFT = _MXC_BUILD_GPIO_PIN(2, 31, 0x214, 0x678),
-	MX35_PIN_D3_DRDY = _MXC_BUILD_GPIO_PIN(0, 0, 0x218, 0x67C),
-	MX35_PIN_CONTRAST = _MXC_BUILD_GPIO_PIN(0, 1, 0x21C, 0x680),
-	MX35_PIN_D3_VSYNC = _MXC_BUILD_GPIO_PIN(0, 2, 0x220, 0x684),
-	MX35_PIN_D3_REV = _MXC_BUILD_GPIO_PIN(0, 3, 0x224, 0x688),
-	MX35_PIN_D3_CLS = _MXC_BUILD_GPIO_PIN(0, 4, 0x228, 0x68C),
-	MX35_PIN_D3_SPL = _MXC_BUILD_GPIO_PIN(0, 5, 0x22C, 0x690),
-
-	MX35_PIN_SD1_CMD = _MXC_BUILD_GPIO_PIN(0, 6, 0x230, 0x694),
-	MX35_PIN_SD1_CLK = _MXC_BUILD_GPIO_PIN(0, 7, 0x234, 0x698),
-	MX35_PIN_SD1_DATA0 = _MXC_BUILD_GPIO_PIN(0, 8, 0x238, 0x69C),
-	MX35_PIN_SD1_DATA1 = _MXC_BUILD_GPIO_PIN(0, 9, 0x23C, 0x6A0),
-	MX35_PIN_SD1_DATA2 = _MXC_BUILD_GPIO_PIN(0, 10, 0x240, 0x6A4),
-	MX35_PIN_SD1_DATA3 = _MXC_BUILD_GPIO_PIN(0, 11, 0x244, 0x6A8),
-	MX35_PIN_SD2_CMD = _MXC_BUILD_GPIO_PIN(1, 0, 0x248, 0x6AC),
-	MX35_PIN_SD2_CLK = _MXC_BUILD_GPIO_PIN(1, 1, 0x24C, 0x6B0),
-	MX35_PIN_SD2_DATA0 = _MXC_BUILD_GPIO_PIN(1, 2, 0x250, 0x6B4),
-	MX35_PIN_SD2_DATA1 = _MXC_BUILD_GPIO_PIN(1, 3, 0x254, 0x6B8),
-	MX35_PIN_SD2_DATA2 = _MXC_BUILD_GPIO_PIN(1, 4, 0x258, 0x6BC),
-	MX35_PIN_SD2_DATA3 = _MXC_BUILD_GPIO_PIN(1, 5, 0x25C, 0x6C0),
-
-	MX35_PIN_ATA_CS0 = _MXC_BUILD_GPIO_PIN(1, 6, 0x260, 0x6C4),
-	MX35_PIN_ATA_CS1 = _MXC_BUILD_GPIO_PIN(1, 7, 0x264, 0x6C8),
-	MX35_PIN_ATA_DIOR = _MXC_BUILD_GPIO_PIN(1, 8, 0x268, 0x6CC),
-	MX35_PIN_ATA_DIOW = _MXC_BUILD_GPIO_PIN(1, 9, 0x26C, 0x6D0),
-	MX35_PIN_ATA_DMACK = _MXC_BUILD_GPIO_PIN(1, 10, 0x270, 0x6D4),
-	MX35_PIN_ATA_RESET_B = _MXC_BUILD_GPIO_PIN(1, 11, 0x274, 0x6D8),
-	MX35_PIN_ATA_IORDY = _MXC_BUILD_GPIO_PIN(1, 12, 0x278, 0x6DC),
-	MX35_PIN_ATA_DATA0 = _MXC_BUILD_GPIO_PIN(1, 13, 0x27C, 0x6E0),
-	MX35_PIN_ATA_DATA1 = _MXC_BUILD_GPIO_PIN(1, 14, 0x280, 0x6E4),
-	MX35_PIN_ATA_DATA2 = _MXC_BUILD_GPIO_PIN(1, 15, 0x284, 0x6E8),
-	MX35_PIN_ATA_DATA3 = _MXC_BUILD_GPIO_PIN(1, 16, 0x288, 0x6EC),
-	MX35_PIN_ATA_DATA4 = _MXC_BUILD_GPIO_PIN(1, 17, 0x28C, 0x6F0),
-	MX35_PIN_ATA_DATA5 = _MXC_BUILD_GPIO_PIN(1, 18, 0x290, 0x6F4),
-	MX35_PIN_ATA_DATA6 = _MXC_BUILD_GPIO_PIN(1, 19, 0x294, 0x6F8),
-	MX35_PIN_ATA_DATA7 = _MXC_BUILD_GPIO_PIN(1, 20, 0x298, 0x6FC),
-	MX35_PIN_ATA_DATA8 = _MXC_BUILD_GPIO_PIN(1, 21, 0x29C, 0x700),
-	MX35_PIN_ATA_DATA9 = _MXC_BUILD_GPIO_PIN(1, 22, 0x2A0, 0x704),
-	MX35_PIN_ATA_DATA10 = _MXC_BUILD_GPIO_PIN(1, 23, 0x2A4, 0x708),
-	MX35_PIN_ATA_DATA11 = _MXC_BUILD_GPIO_PIN(1, 24, 0x2A8, 0x70C),
-	MX35_PIN_ATA_DATA12 = _MXC_BUILD_GPIO_PIN(1, 25, 0x2AC, 0x710),
-	MX35_PIN_ATA_DATA13 = _MXC_BUILD_GPIO_PIN(1, 26, 0x2B0, 0x714),
-	MX35_PIN_ATA_DATA14 = _MXC_BUILD_GPIO_PIN(1, 27, 0x2B4, 0x718),
-	MX35_PIN_ATA_DATA15 = _MXC_BUILD_GPIO_PIN(1, 28, 0x2B8, 0x71C),
-	MX35_PIN_ATA_INTRQ = _MXC_BUILD_GPIO_PIN(1, 29, 0x2BC, 0x720),
-	MX35_PIN_ATA_BUFF_EN = _MXC_BUILD_GPIO_PIN(1, 30, 0x2C0, 0x724),
-	MX35_PIN_ATA_DMARQ = _MXC_BUILD_GPIO_PIN(1, 31, 0x2C4, 0x728),
-	MX35_PIN_ATA_DA0 = _MXC_BUILD_GPIO_PIN(2, 0, 0x2C8, 0x72C),
-	MX35_PIN_ATA_DA1 = _MXC_BUILD_GPIO_PIN(2, 1, 0x2CC, 0x730),
-	MX35_PIN_ATA_DA2 = _MXC_BUILD_GPIO_PIN(2, 2, 0x2D0, 0x734),
-
-	MX35_PIN_MLB_CLK = _MXC_BUILD_GPIO_PIN(2, 3, 0x2D4, 0x738),
-	MX35_PIN_MLB_DAT = _MXC_BUILD_GPIO_PIN(2, 4, 0x2D8, 0x73C),
-	MX35_PIN_MLB_SIG = _MXC_BUILD_GPIO_PIN(2, 5, 0x2DC, 0x740),
-
-	MX35_PIN_FEC_TX_CLK = _MXC_BUILD_GPIO_PIN(2, 6, 0x2E0, 0x744),
-	MX35_PIN_FEC_RX_CLK = _MXC_BUILD_GPIO_PIN(2, 7, 0x2E4, 0x748),
-	MX35_PIN_FEC_RX_DV = _MXC_BUILD_GPIO_PIN(2, 8, 0x2E8, 0x74C),
-	MX35_PIN_FEC_COL = _MXC_BUILD_GPIO_PIN(2, 9, 0x2EC, 0x750),
-	MX35_PIN_FEC_RDATA0 = _MXC_BUILD_GPIO_PIN(2, 10, 0x2F0, 0x754),
-	MX35_PIN_FEC_TDATA0 = _MXC_BUILD_GPIO_PIN(2, 11, 0x2F4, 0x758),
-	MX35_PIN_FEC_TX_EN = _MXC_BUILD_GPIO_PIN(2, 12, 0x2F8, 0x75C),
-	MX35_PIN_FEC_MDC = _MXC_BUILD_GPIO_PIN(2, 13, 0x2FC, 0x760),
-	MX35_PIN_FEC_MDIO = _MXC_BUILD_GPIO_PIN(2, 14, 0x300, 0x764),
-	MX35_PIN_FEC_TX_ERR = _MXC_BUILD_GPIO_PIN(2, 15, 0x304, 0x768),
-	MX35_PIN_FEC_RX_ERR = _MXC_BUILD_GPIO_PIN(2, 16, 0x308, 0x76C),
-	MX35_PIN_FEC_CRS = _MXC_BUILD_GPIO_PIN(2, 17, 0x30C, 0x770),
-	MX35_PIN_FEC_RDATA1 = _MXC_BUILD_GPIO_PIN(2, 18, 0x310, 0x774),
-	MX35_PIN_FEC_TDATA1 = _MXC_BUILD_GPIO_PIN(2, 19, 0x314, 0x778),
-	MX35_PIN_FEC_RDATA2 = _MXC_BUILD_GPIO_PIN(2, 20, 0x318, 0x77C),
-	MX35_PIN_FEC_TDATA2 = _MXC_BUILD_GPIO_PIN(2, 21, 0x31C, 0x780),
-	MX35_PIN_FEC_RDATA3 = _MXC_BUILD_GPIO_PIN(2, 22, 0x320, 0x784),
-	MX35_PIN_FEC_TDATA3 = _MXC_BUILD_GPIO_PIN(2, 23, 0x324, 0x788),
-} iomux_pin_name_t;
-
-#endif
-#endif
diff --git a/include/asm-arm/arch-mxc/mx37.h b/include/asm-arm/arch-mxc/mx37.h
index 356a362..26e26e8 100644
--- a/include/asm-arm/arch-mxc/mx37.h
+++ b/include/asm-arm/arch-mxc/mx37.h
@@ -17,8 +17,6 @@
 #error "Do not include directly."
 #endif
 
-#include <asm/arch/mx37_pins.h>
-
 /*!
  * @file arch-mxc/mx37.h
  * @brief This file contains register definitions.
diff --git a/include/asm-arm/arch-mxc/mx37_pins.h b/include/asm-arm/arch-mxc/mx37_pins.h
deleted file mode 100644
index a266b27..0000000
--- a/include/asm-arm/arch-mxc/mx37_pins.h
+++ /dev/null
@@ -1,269 +0,0 @@
-/*
- * Copyright 2007-2008 Freescale Semiconductor, Inc. All Rights Reserved.
- */
-
-/*
- * The code contained herein is licensed under the GNU General Public
- * License. You may obtain a copy of the GNU General Public License
- * Version 2 or later at the following locations:
- *
- * http://www.opensource.org/licenses/gpl-license.html
- * http://www.gnu.org/copyleft/gpl.html
- */
-#ifndef __ASM_ARCH_MXC_MX37_PINS_H__
-#define __ASM_ARCH_MXC_MX37_PINS_H__
-
-/*!
- * @file arch-mxc/mx37_pins.h
- *
- * @brief MX37 I/O Pin List
- *
- * @ingroup GPIO_MX37
- */
-
-#ifndef __ASSEMBLY__
-
-/*!
- * @name IOMUX/PAD Bit field definitions
- */
-
-/*! @{ */
-
-/*!
- * In order to identify pins more effectively, each mux-controlled pin's
- * enumerated value is constructed in the following way:
- *
- * -------------------------------------------------------------------
- * 31-29 | 28 - 24 |  23  | 22 - 20 | 19  - 10| 9 - 0
- * -------------------------------------------------------------------
- * IO_P  |  IO_I  | RSVD_I |  GPIO_I | PAD_I  | MUX_I
- * -------------------------------------------------------------------
- *
- * Bit 0 to 9 contains MUX_I used to identify the register
- * offset (0-based. base is IOMUX_module_base) defined in the Section
- * "sw_pad_ctl & sw_mux_ctl details" of the IC Spec. The
- * similar field definitions are used for the pad control register.
- * For example, the MX37_PIN_ETM_D0 is defined in the enumeration:
- *    ( (0x28 - MUX_I_START) << MUX_I)|( (0x250 - PAD_I_START) << PAD_I)
- * It means the mux control register is at register offset 0x28. The pad control
- * register offset is: 0x250 and also occupy the least significant bits
- * within the register.
- */
-
-/*!
- * Starting bit position within each entry of \b iomux_pins to represent the
- * MUX control register offset
- */
-#define MUX_I			0
-/*!
- * Starting bit position within each entry of \b iomux_pins to represent the
- * PAD control register offset
- */
-#define PAD_I			10
-/*!
- * Starting bit position within each entry of \b iomux_pins to represent which
- * mux mode is for GPIO (0-based)
- */
-#define GPIO_I			20
-/*!
- * Starting bit position which is reserved.
- */
-#define RSVD_I			23
-/*!
- * Starting bit position within each entry of \b iomux_pins to represent the
- * gpio offset bit (0-based) for that pin. For non-gpio pins, the bits will
- * be all 0's since they are don't cares. So for port 2 pin 21, bit 31-24
- * will be (1 << MUX_IO_P) | (21 << MUX_IO_I).
- */
-#define MUX_IO_I		24
-/*!
- * Starting bit position within each entry of \b iomux_pins to represent the
- * gpio port number (0-based) for that pin. For non-gpio pins, the bits will
- * be all 1's for error checking in the functions. (gpio port 7 is invalid)
- */
-#define MUX_IO_P		29
-
-#define NON_GPIO_PORT		0x7
-#define PIN_TO_MUX_MASK		((1 << (PAD_I - MUX_I)) -1)
-#define PIN_TO_PAD_MASK		((1 << (GPIO_I - PAD_I)) - 1)
-#define PIN_TO_ALT_GPIO_MASK	((1 << (RSVD_I - GPIO_I)) - 1)
-
-#define NON_MUX_I		PIN_TO_MUX_MASK
-#define MUX_I_START		0x0008
-#define MUX_I_END		(PAD_I_START - 4)
-#define PAD_I_START		0x230
-#define PAD_I_END		(INPUT_CTL_START - 4)
-#define INPUT_CTL_START		0x508
-#define INPUT_CTL_END		0x614
-
-#define _MXC_BUILD_PIN(gp, gi, ga, mi, pi) \
-	(((gp) << MUX_IO_P) | ((gi) << MUX_IO_I) | \
-	((mi - MUX_I_START) << MUX_I) | \
-	((pi - PAD_I_START) << PAD_I) | \
-	((ga) << GPIO_I))
-
-#define _MXC_BUILD_GPIO_PIN(gp, gi, ga, mi, pi) \
-    _MXC_BUILD_PIN(gp, gi, ga, mi, pi)
-
-#define _MXC_BUILD_NON_GPIO_PIN(mi, pi) \
-    _MXC_BUILD_PIN(NON_GPIO_PORT, 0, 0, mi, pi)
-
-#define PIN_TO_IOMUX_MUX(pin)	((pin >> MUX_I) & PIN_TO_MUX_MASK)
-#define PIN_TO_IOMUX_PAD(pin)	((pin >> PAD_I) & PIN_TO_PAD_MASK)
-#define PIN_TO_ALT_GPIO(pin)	((pin >> GPIO_I) & PIN_TO_ALT_GPIO_MASK)
-#define PIN_TO_IOMUX_INDEX(pin)	(PIN_TO_IOMUX_MUX(pin) >> 2)
-
-/*! @} End IOMUX/PAD Bit field definitions */
-
-/*!
- * This enumeration is constructed based on the Section
- * "sw_pad_ctl & sw_mux_ctl details" of the MX37 IC Spec. Each enumerated
- * value is constructed based on the rules described above.
- */
-typedef enum iomux_pins {
-	MX37_PIN_KEY_ROW0 = _MXC_BUILD_NON_GPIO_PIN(0x8, 0x230),
-	MX37_PIN_KEY_ROW1 = _MXC_BUILD_NON_GPIO_PIN(0xC, 0x234),
-	MX37_PIN_KEY_ROW2 = _MXC_BUILD_NON_GPIO_PIN(0x10, 0x238),
-	MX37_PIN_KEY_ROW3 = _MXC_BUILD_NON_GPIO_PIN(0x14, 0x23C),
-	MX37_PIN_KEY_ROW4 = _MXC_BUILD_NON_GPIO_PIN(0x18, 0x240),
-	MX37_PIN_KEY_ROW5 = _MXC_BUILD_NON_GPIO_PIN(0x1C, 0x244),
-	MX37_PIN_KEY_ROW6 = _MXC_BUILD_NON_GPIO_PIN(0x20, 0x248),
-	MX37_PIN_KEY_ROW7 = _MXC_BUILD_NON_GPIO_PIN(0x24, 0x24C),
-	MX37_PIN_ETM_D0 = _MXC_BUILD_NON_GPIO_PIN(0x28, 0x250),
-	MX37_PIN_ETM_D1 = _MXC_BUILD_NON_GPIO_PIN(0x2C, 0x254),
-	MX37_PIN_ETM_D2 = _MXC_BUILD_NON_GPIO_PIN(0x30, 0x258),
-	MX37_PIN_ETM_D3 = _MXC_BUILD_NON_GPIO_PIN(0x34, 0x25C),
-	MX37_PIN_ETM_D4 = _MXC_BUILD_NON_GPIO_PIN(0x38, 0x260),
-	MX37_PIN_ETM_D5 = _MXC_BUILD_NON_GPIO_PIN(0x3C, 0x264),
-	MX37_PIN_ETM_D6 = _MXC_BUILD_NON_GPIO_PIN(0x40, 0x268),
-	MX37_PIN_ETM_D7 = _MXC_BUILD_NON_GPIO_PIN(0x44, 0x26C),
-	MX37_PIN_EIM_EB0 = _MXC_BUILD_GPIO_PIN(0, 15, 3, 0x48, 0x2A8),
-	MX37_PIN_EIM_EB1 = _MXC_BUILD_GPIO_PIN(0, 14, 3, 0x4C, 0x2AC),
-	MX37_PIN_EIM_OE = _MXC_BUILD_GPIO_PIN(0, 13, 3, 0x50, 0x2B0),
-	MX37_PIN_EIM_CS0 = _MXC_BUILD_GPIO_PIN(1, 0, 1, 0x54, 0x2B4),
-	MX37_PIN_EIM_CS1 = _MXC_BUILD_GPIO_PIN(1, 1, 1, 0x58, 0x2B8),
-	MX37_PIN_EIM_ECB = _MXC_BUILD_GPIO_PIN(0, 12, 3, 0x5C, 0x2BC),
-	MX37_PIN_EIM_LBA = _MXC_BUILD_GPIO_PIN(0, 11, 3, 0x60, 0x2C0),
-	MX37_PIN_EIM_BCLK = _MXC_BUILD_GPIO_PIN(0, 10, 3, 0x64, 0x2C4),
-	MX37_PIN_EIM_RW = _MXC_BUILD_GPIO_PIN(0, 9, 3, 0x68, 0x2C8),
-	MX37_PIN_NANDF_WE_B = _MXC_BUILD_GPIO_PIN(1, 2, 4, 0x6C, 0x2CC),
-	MX37_PIN_NANDF_RE_B = _MXC_BUILD_GPIO_PIN(1, 3, 4, 0x70, 0x2D0),
-	MX37_PIN_NANDF_ALE = _MXC_BUILD_GPIO_PIN(1, 4, 4, 0x74, 0x2D4),
-	MX37_PIN_NANDF_CLE = _MXC_BUILD_GPIO_PIN(1, 5, 4, 0x78, 0x2D8),
-	MX37_PIN_NANDF_WP_B = _MXC_BUILD_GPIO_PIN(1, 6, 4, 0x7C, 0x2DC),
-	MX37_PIN_NANDF_RB = _MXC_BUILD_GPIO_PIN(1, 7, 4, 0x80, 0x2E0),
-	MX37_PIN_NANDF_CS0 = _MXC_BUILD_GPIO_PIN(1, 8, 4, 0x84, 0x2E4),
-	MX37_PIN_NANDF_CS1 = _MXC_BUILD_GPIO_PIN(1, 9, 4, 0x88, 0x2E8),
-	MX37_PIN_NANDF_CS2 = _MXC_BUILD_GPIO_PIN(1, 10, 4, 0x8C, 0x2EC),
-	MX37_PIN_NANDF_CS3 = _MXC_BUILD_GPIO_PIN(1, 11, 4, 0x90, 0x2F0),
-	MX37_PIN_EIM_D15 = _MXC_BUILD_NON_GPIO_PIN(0x94, 0x2F4),
-	MX37_PIN_EIM_D14 = _MXC_BUILD_NON_GPIO_PIN(0x98, 0x2F8),
-	MX37_PIN_EIM_D13 = _MXC_BUILD_NON_GPIO_PIN(0x9C, 0x2FC),
-	MX37_PIN_EIM_D12 = _MXC_BUILD_NON_GPIO_PIN(0xA0, 0x300),
-	MX37_PIN_EIM_D11 = _MXC_BUILD_NON_GPIO_PIN(0xA4, 0x304),
-	MX37_PIN_EIM_D10 = _MXC_BUILD_NON_GPIO_PIN(0xA8, 0x308),
-	MX37_PIN_EIM_D9 = _MXC_BUILD_NON_GPIO_PIN(0xAC, 0x30C),
-	MX37_PIN_EIM_D8 = _MXC_BUILD_GPIO_PIN(0, 8, 3, 0xB0, 0x310),
-	MX37_PIN_EIM_D7 = _MXC_BUILD_GPIO_PIN(2, 27, 3, 0xB4, 0x314),
-	MX37_PIN_EIM_D6 = _MXC_BUILD_GPIO_PIN(2, 26, 3, 0xB8, 0x318),
-	MX37_PIN_EIM_D5 = _MXC_BUILD_GPIO_PIN(2, 25, 3, 0xBC, 0x31C),
-	MX37_PIN_EIM_D4 = _MXC_BUILD_GPIO_PIN(2, 24, 3, 0xC0, 0x320),
-	MX37_PIN_EIM_D3 = _MXC_BUILD_GPIO_PIN(2, 23, 3, 0xC4, 0x324),
-	MX37_PIN_EIM_D2 = _MXC_BUILD_GPIO_PIN(2, 22, 3, 0xC8, 0x328),
-	MX37_PIN_EIM_D1 = _MXC_BUILD_GPIO_PIN(2, 21, 3, 0xCC, 0x32C),
-	MX37_PIN_EIM_D0 = _MXC_BUILD_GPIO_PIN(2, 20, 3, 0xD0, 0x330),
-	MX37_PIN_SD1_CMD = _MXC_BUILD_GPIO_PIN(0, 16, 3, 0xD4, 0x334),
-	MX37_PIN_SD1_CLK = _MXC_BUILD_GPIO_PIN(0, 17, 3, 0xD8, 0x338),
-	MX37_PIN_SD1_DATA0 = _MXC_BUILD_GPIO_PIN(0, 18, 3, 0xDC, 0x33C),
-	MX37_PIN_SD1_DATA1 = _MXC_BUILD_GPIO_PIN(0, 19, 3, 0xE0, 0x340),
-	MX37_PIN_SD1_DATA2 = _MXC_BUILD_GPIO_PIN(0, 20, 3, 0xE4, 0x344),
-	MX37_PIN_SD1_DATA3 = _MXC_BUILD_GPIO_PIN(0, 21, 3, 0xE8, 0x348),
-	MX37_PIN_SD2_CMD = _MXC_BUILD_GPIO_PIN(0, 22, 3, 0xEC, 0x34C),
-	MX37_PIN_SD2_CLK = _MXC_BUILD_GPIO_PIN(0, 23, 3, 0xF0, 0x350),
-	MX37_PIN_SD2_DATA0 = _MXC_BUILD_GPIO_PIN(0, 24, 3, 0xF4, 0x354),
-	MX37_PIN_SD2_DATA1 = _MXC_BUILD_GPIO_PIN(0, 25, 3, 0xF8, 0x358),
-	MX37_PIN_SD2_DATA2 = _MXC_BUILD_GPIO_PIN(0, 26, 3, 0xFC, 0x35C),
-	MX37_PIN_SD2_DATA3 = _MXC_BUILD_GPIO_PIN(0, 27, 3, 0x100, 0x360),
-	MX37_PIN_I2C1_CLK = _MXC_BUILD_GPIO_PIN(1, 12, 4, 0x104, 0x364),
-	MX37_PIN_I2C1_DAT = _MXC_BUILD_GPIO_PIN(1, 13, 4, 0x108, 0x368),
-	MX37_PIN_AUD3_BB_TXD = _MXC_BUILD_GPIO_PIN(1, 14, 4, 0x10C, 0x36C),
-	MX37_PIN_AUD3_BB_RXD = _MXC_BUILD_GPIO_PIN(1, 15, 4, 0x110, 0x370),
-	MX37_PIN_AUD3_BB_CK = _MXC_BUILD_GPIO_PIN(1, 16, 4, 0x114, 0x374),
-	MX37_PIN_AUD3_BB_FS = _MXC_BUILD_GPIO_PIN(1, 17, 4, 0x118, 0x378),
-	MX37_PIN_AUD5_RXFS = _MXC_BUILD_GPIO_PIN(1, 18, 4, 0x11C, 0x37C),
-	MX37_PIN_AUD5_RXC = _MXC_BUILD_GPIO_PIN(1, 19, 4, 0x120, 0x380),
-	MX37_PIN_AUD5_WB_TXD = _MXC_BUILD_GPIO_PIN(1, 20, 4, 0x124, 0x384),
-	MX37_PIN_AUD5_WB_RXD = _MXC_BUILD_GPIO_PIN(1, 21, 4, 0x128, 0x388),
-	MX37_PIN_AUD5_WB_CK = _MXC_BUILD_GPIO_PIN(1, 22, 4, 0x12C, 0x38C),
-	MX37_PIN_AUD5_WB_FS = _MXC_BUILD_GPIO_PIN(1, 23, 4, 0x130, 0x390),
-	MX37_PIN_CSPI1_MOSI = _MXC_BUILD_GPIO_PIN(2, 0, 4, 0x134, 0x394),
-	MX37_PIN_CSPI1_MISO = _MXC_BUILD_GPIO_PIN(2, 1, 4, 0x138, 0x398),
-	MX37_PIN_CSPI1_SS0 = _MXC_BUILD_GPIO_PIN(2, 2, 4, 0x13C, 0x39C),
-	MX37_PIN_CSPI1_SS1 = _MXC_BUILD_GPIO_PIN(2, 3, 4, 0x140, 0x3A0),
-	MX37_PIN_CSPI1_SCLK = _MXC_BUILD_GPIO_PIN(2, 4, 4, 0x144, 0x3A4),
-	MX37_PIN_CSPI2_MOSI = _MXC_BUILD_GPIO_PIN(2, 5, 4, 0x148, 0x3A8),
-	MX37_PIN_CSPI2_MISO = _MXC_BUILD_GPIO_PIN(2, 6, 4, 0x14C, 0x3AC),
-	MX37_PIN_CSPI2_SS0 = _MXC_BUILD_GPIO_PIN(2, 7, 4, 0x150, 0x3B0),
-	MX37_PIN_CSPI2_SS1 = _MXC_BUILD_GPIO_PIN(2, 8, 4, 0x154, 0x3B4),
-	MX37_PIN_CSPI2_SCLK = _MXC_BUILD_GPIO_PIN(2, 9, 4, 0x158, 0x3B8),
-	MX37_PIN_UART1_RXD = _MXC_BUILD_GPIO_PIN(1, 24, 4, 0x15C, 0x3BC),
-	MX37_PIN_UART1_TXD = _MXC_BUILD_GPIO_PIN(1, 25, 4, 0x160, 0x3C0),
-	MX37_PIN_UART1_RTS = _MXC_BUILD_GPIO_PIN(1, 26, 4, 0x164, 0x3C4),
-	MX37_PIN_UART1_CTS = _MXC_BUILD_GPIO_PIN(1, 27, 4, 0x168, 0x3C8),
-	MX37_PIN_UART1_DTR = _MXC_BUILD_GPIO_PIN(1, 28, 4, 0x16C, 0x3CC),
-	MX37_PIN_UART1_DSR = _MXC_BUILD_GPIO_PIN(1, 29, 4, 0x170, 0x3D0),
-	MX37_PIN_UART1_RI = _MXC_BUILD_GPIO_PIN(1, 30, 4, 0x174, 0x3D4),
-	MX37_PIN_UART1_DCD = _MXC_BUILD_GPIO_PIN(1, 31, 4, 0x178, 0x3D8),
-	MX37_PIN_OWIRE_LINE = _MXC_BUILD_GPIO_PIN(0, 31, 4, 0x17C, 0x3DC),
-	MX37_PIN_JTAG_DE_B = _MXC_BUILD_NON_GPIO_PIN(0x180, 0x3E0),
-	MX37_PIN_DI1_PIN11 = _MXC_BUILD_GPIO_PIN(2, 10, 4, 0x184, 0x3E4),
-	MX37_PIN_DI1_PIN12 = _MXC_BUILD_GPIO_PIN(2, 11, 4, 0x188, 0x3E8),
-	MX37_PIN_DI1_PIN13 = _MXC_BUILD_GPIO_PIN(2, 12, 4, 0x18C, 0x3EC),
-	MX37_PIN_DI1_D0_CS = _MXC_BUILD_GPIO_PIN(2, 13, 4, 0x190, 0x3F0),
-	MX37_PIN_DI1_PIN15 = _MXC_BUILD_GPIO_PIN(0, 30, 4, 0x194, 0),
-	MX37_PIN_DISP1_DAT0 = _MXC_BUILD_NON_GPIO_PIN(0x198, 0x3F4),
-	MX37_PIN_DISP1_DAT1 = _MXC_BUILD_NON_GPIO_PIN(0x19C, 0x3F8),
-	MX37_PIN_DISP1_DAT2 = _MXC_BUILD_NON_GPIO_PIN(0x1A0, 0x3FC),
-	MX37_PIN_DISP1_DAT3 = _MXC_BUILD_NON_GPIO_PIN(0x1A4, 0x400),
-	MX37_PIN_DISP1_DAT4 = _MXC_BUILD_NON_GPIO_PIN(0x1A8, 0x404),
-	MX37_PIN_DISP1_DAT5 = _MXC_BUILD_NON_GPIO_PIN(0x1AC, 0x408),
-	MX37_PIN_DISP1_DAT6 = _MXC_BUILD_NON_GPIO_PIN(0x1B0, 0x40C),
-	MX37_PIN_DISP1_DAT7 = _MXC_BUILD_NON_GPIO_PIN(0x1B4, 0x410),
-	MX37_PIN_DISP1_DAT8 = _MXC_BUILD_NON_GPIO_PIN(0x1B8, 0x414),
-	MX37_PIN_DISP1_DAT9 = _MXC_BUILD_NON_GPIO_PIN(0x1BC, 0x418),
-	MX37_PIN_DISP1_DAT10 = _MXC_BUILD_NON_GPIO_PIN(0x1C0, 0x41C),
-	MX37_PIN_DISP1_DAT11 = _MXC_BUILD_NON_GPIO_PIN(0x1C4, 0x420),
-	MX37_PIN_DISP1_DAT12 = _MXC_BUILD_NON_GPIO_PIN(0x1C8, 0x424),
-	MX37_PIN_DISP1_DAT13 = _MXC_BUILD_NON_GPIO_PIN(0x1CC, 0x428),
-	MX37_PIN_DISP1_DAT14 = _MXC_BUILD_NON_GPIO_PIN(0x1D0, 0x42C),
-	MX37_PIN_DISP1_DAT15 = _MXC_BUILD_NON_GPIO_PIN(0x1D4, 0x430),
-	MX37_PIN_DISP1_DAT16 = _MXC_BUILD_GPIO_PIN(0, 28, 4, 0x1D8, 0x434),
-	MX37_PIN_DISP1_DAT17 = _MXC_BUILD_GPIO_PIN(0, 29, 4, 0x1DC, 0x438),
-	MX37_PIN_DISP1_DAT18 = _MXC_BUILD_GPIO_PIN(2, 14, 4, 0x1E0, 0x43C),
-	MX37_PIN_DISP1_DAT19 = _MXC_BUILD_GPIO_PIN(2, 15, 4, 0x1E4, 0x440),
-	MX37_PIN_DISP1_DAT20 = _MXC_BUILD_GPIO_PIN(2, 16, 4, 0x1E8, 0x444),
-	MX37_PIN_DISP1_DAT21 = _MXC_BUILD_GPIO_PIN(2, 17, 4, 0x1EC, 0x448),
-	MX37_PIN_DISP1_DAT22 = _MXC_BUILD_GPIO_PIN(2, 18, 4, 0x1F0, 0x44C),
-	MX37_PIN_DISP1_DAT23 = _MXC_BUILD_GPIO_PIN(2, 18, 4, 0x1F4, 0x450),
-	MX37_PIN_PAD_DI1_PIN3 = _MXC_BUILD_GPIO_PIN(2, 29, 4, 0x1F8, 0),
-	MX37_PIN_DISP_CLK = _MXC_BUILD_GPIO_PIN(2, 30, 4, 0x1FC, 0),
-	MX37_PIN_DI1_PIN2 = _MXC_BUILD_GPIO_PIN(2, 31, 4, 0x200, 0),
-	MX37_PIN_BOOT_MODE1 = _MXC_BUILD_NON_GPIO_PIN(0x204, 0x454),
-	MX37_PIN_BOOT_MODE0 = _MXC_BUILD_NON_GPIO_PIN(0x208, 0x458),
-	MX37_PIN_WDOG_RST = _MXC_BUILD_GPIO_PIN(2, 28, 1, 0x20C, 0x464),
-	MX37_PIN_GPIO1_0 = _MXC_BUILD_GPIO_PIN(0, 0, 0, 0x210, 0x468),
-	MX37_PIN_GPIO1_1 = _MXC_BUILD_GPIO_PIN(0, 1, 0, 0x214, 0x46C),
-	MX37_PIN_GPIO1_2 = _MXC_BUILD_GPIO_PIN(0, 2, 1, 0x218, 0x470),
-	MX37_PIN_GPIO1_3 = _MXC_BUILD_GPIO_PIN(0, 3, 0, 0x21C, 0x474),
-	MX37_PIN_GPIO1_4 = _MXC_BUILD_GPIO_PIN(0, 4, 0, 0x220, 0x478),
-	MX37_PIN_GPIO1_5 = _MXC_BUILD_GPIO_PIN(0, 5, 0, 0x224, 0x47C),
-	MX37_PIN_GPIO1_6 = _MXC_BUILD_GPIO_PIN(0, 6, 0, 0x228, 0x480),
-	MX37_PIN_GPIO1_7 = _MXC_BUILD_GPIO_PIN(0, 7, 0, 0x22C, 0x484),
-	MX37_PIN_GRP_H10 = _MXC_BUILD_NON_GPIO_PIN(0x230, 0x490),
-	MX37_PIN_GRP_H9 = _MXC_BUILD_NON_GPIO_PIN(0x230, 0x494),
-	MX37_PIN_GRP_H3 = _MXC_BUILD_NON_GPIO_PIN(0x230, 0x4D0),
-	MX37_PIN_GRP_H5 = _MXC_BUILD_NON_GPIO_PIN(0x230, 0x4EC),
-} iomux_pin_name_t;
-
-#endif				/*  */
-#endif				/*  */
diff --git a/include/asm-arm/arch-mxc/mxc.h b/include/asm-arm/arch-mxc/mxc.h
index 9de1abe..e93ca53 100644
--- a/include/asm-arm/arch-mxc/mxc.h
+++ b/include/asm-arm/arch-mxc/mxc.h
@@ -171,6 +171,8 @@ void mxc_pg_disable(struct platform_device *pdev);
 
 #endif				/* __ASSEMBLY__ */
 
+#define MUX_IO_P		29
+#define MUX_IO_I		24
 #define IOMUX_TO_GPIO(pin) 	((((unsigned int)pin >> MUX_IO_P) * GPIO_NUM_PIN) + ((pin >> MUX_IO_I) & ((1 << (MUX_IO_P - MUX_IO_I)) -1)))
 #define IOMUX_TO_IRQ(pin)	(MXC_GPIO_INT_BASE + IOMUX_TO_GPIO(pin))
 #define GPIO_TO_PORT(n)		(n / GPIO_NUM_PIN)
diff --git a/include/asm-arm/arch-mxc/mxc91321.h b/include/asm-arm/arch-mxc/mxc91321.h
index a39da0c..f895417 100644
--- a/include/asm-arm/arch-mxc/mxc91321.h
+++ b/include/asm-arm/arch-mxc/mxc91321.h
@@ -1,5 +1,5 @@
 /*
- *  Copyright 2004-2007 Freescale Semiconductor, Inc. All Rights Reserved.
+ *  Copyright 2004-2008 Freescale Semiconductor, Inc. All Rights Reserved.
  */
 
 /*
@@ -17,8 +17,6 @@
 #error "Do not include directly."
 #endif
 
-#include <asm/arch/mxc91321_pins.h>
-
 /*!
  * @file arch-mxc/mxc91321.h
  * @brief This file contains register definitions.
diff --git a/include/asm-arm/arch-mxc/mxc91321_pins.h b/include/asm-arm/arch-mxc/mxc91321_pins.h
deleted file mode 100644
index 7a3d936..0000000
--- a/include/asm-arm/arch-mxc/mxc91321_pins.h
+++ /dev/null
@@ -1,670 +0,0 @@
-/*
- *  Copyright 2004-2007 Freescale Semiconductor, Inc. All Rights Reserved.
- */
-
-/*
- * The code contained herein is licensed under the GNU General Public
- * License. You may obtain a copy of the GNU General Public License
- * Version 2 or later at the following locations:
- *
- * http://www.opensource.org/licenses/gpl-license.html
- * http://www.gnu.org/copyleft/gpl.html
- */
-#ifndef __ASM_ARCH_MXC91321_PINS_H__
-#define __ASM_ARCH_MXC91321_PINS_H__
-
-/*!
- * @file arch-mxc/mxc91321_pins.h
- *
- * @brief MXC91321 I/O Pin List
- *
- * @ingroup GPIO_MXC91321
- */
-
-#ifndef __ASSEMBLY__
-
-/*!
- * @name IOMUX/PAD Bit field definitions
- */
-
-/*! @{ */
-
-/*!
- * In order to identify pins more effectively, each mux-controlled pin's
- * enumerated value is constructed in the following way:
- *
- * -------------------------------------------------------------------
- * 31-29 | 28 - 24 |23 - 21| 20  | 19 - 18 | 17 - 10| 9 - 8 | 7 - 0
- * -------------------------------------------------------------------
- * IO_P  |  IO_I   |     RSVD    |  PAD_F  |  PAD_I | MUX_F | MUX_I
- * -------------------------------------------------------------------
- *
- * Bit 0 to 7 contains MUX_I used to identify the register
- * offset (0-based. base is IOMUX_module_base + 0xC) defined in the Section
- * "sw_pad_ctl & sw_mux_ctl details" of the IC Spec. Bit 8 to 9 is MUX_F which
- * contains the offset value defined WITHIN the same register (each IOMUX
- * control register contains four 8-bit fields for four different pins). The
- * similar field definitions are used for the pad control register.
- *
- * For example, PIN_GPIO24 is defined as:
- * 	PIN_GPIO24 = _MXC_BUILD_GPIO_PIN(1, 4, 49, 3, 65, 1)
- * This means it is a GPIO pin as indicated by the macro itself. The first "1"
- * means it belongs to the GPIO shared port (value 0 for MCU only) pin index is
- * 4 (0-based). Note that if a pin can be configured as a GPIO pin in either
- * functional mode or GPIO mode, the functional GPIO mode is chosen.
- *
- * For the rest of fields - 49, 3, 65, 1 -- it means the mux control register
- * is at register offset 49. 3 means the control bits are at the most
- * significant bits within the register. The pad control register offset is at
- * offset 98 and occupy the middle field within the register.
- */
-
-/*!
- * Starting bit position within each entry of \b iomux_pins to represent the
- * gpio port number (0-based) for that pin. For non-gpio pins, the bits will
- * be all 1's for error checking in the functions. (gpio port 7 is invalid)
- */
-#define MUX_IO_P	29
-
-/*!
- * Starting bit position within each entry of \b iomux_pins to represent the
- * gpio offset bit (0-based) for that pin. For non-gpio pins, the bits will
- * be all 0's since they are don't cares. So for port 2 pin 21, bit 31-24
- * will be (1 << MUX_IO_P) | (21 << MUX_IO_I).
- */
-#define MUX_IO_I	24
-
-#define MUX_RSVD	20
-
-/*!
- * Starting bit position within each entry of \b iomux_pins to represent the
- * MUX control register index (0-based)
- */
-#define MUX_I		0
-
-/*!
- * Starting bit position within each entry of \b iomux_pins to represent the
- * field within IOMUX control register for control bits
- * (legal values are 0, 1, 2, 3)
- */
-#define MUX_F		8
-
-/*!
- * Starting bit position within each entry of \b iomux_pins to represent the
- * PAD control register index (0-based)
- */
-#define PAD_I		10
-
-/*!
- * Starting bit position within each entry of \b iomux_pins to represent the
- * field within PAD control register for control bits
- * (legal values are 0, 1, 2)
- */
-#define PAD_F		18
-
-#define _MXC_BUILD_PIN(gp,gi,mi,mf,pi,pf) \
-	((gp) << MUX_IO_P) | ((gi) << MUX_IO_I) | ((mi) << MUX_I) | \
-	((mf) << MUX_F) | ((pi) << PAD_I) | ((pf) << PAD_F)
-
-#define _MXC_BUILD_GPIO_PIN(gp,gi,mi,mf,pi,pf) \
-		_MXC_BUILD_PIN(gp,gi,mi,mf,pi,pf)
-#define _MXC_BUILD_NON_GPIO_PIN(mi,mf,pi,pf) \
-		_MXC_BUILD_PIN(7,0,mi,mf,pi,pf)
-
-/*! @} End IOMUX/PAD Bit field definitions */
-
-/*!
- * This enumeration is constructed based on the Section
- * "sw_pad_ctl & sw_mux_ctl details" of the IC Spec. Each enumerated
- * value is constructed based on the rules described above.
- */
-typedef enum iomux_pins {
-	PIN_MSE0 = _MXC_BUILD_NON_GPIO_PIN(0, 3, 0, 0),
-	PIN_PAD1 = _MXC_BUILD_NON_GPIO_PIN(0, 2, 0, 0),
-	PIN_PAD2 = _MXC_BUILD_NON_GPIO_PIN(0, 1, 0, 0),
-	PIN_PAD3 = _MXC_BUILD_NON_GPIO_PIN(0, 0, 0, 0),
-
-	PIN_MSE1 = _MXC_BUILD_NON_GPIO_PIN(1, 3, 1, 1),
-	PIN_EVTO = _MXC_BUILD_NON_GPIO_PIN(1, 2, 1, 0),
-	PIN_MRDY = _MXC_BUILD_NON_GPIO_PIN(1, 1, 0, 2),
-	PIN_MCKO = _MXC_BUILD_NON_GPIO_PIN(1, 0, 0, 1),
-
-	PIN_MDO28 = _MXC_BUILD_NON_GPIO_PIN(2, 3, 2, 2),
-	PIN_MDO29 = _MXC_BUILD_NON_GPIO_PIN(2, 2, 2, 1),
-	PIN_MDO30 = _MXC_BUILD_NON_GPIO_PIN(2, 1, 2, 0),
-	PIN_MDO31 = _MXC_BUILD_NON_GPIO_PIN(2, 0, 1, 2),
-
-	PIN_MDO24 = _MXC_BUILD_NON_GPIO_PIN(3, 3, 4, 0),
-	PIN_MDO25 = _MXC_BUILD_NON_GPIO_PIN(3, 2, 3, 2),
-	PIN_MDO26 = _MXC_BUILD_NON_GPIO_PIN(3, 1, 3, 1),
-	PIN_MDO27 = _MXC_BUILD_NON_GPIO_PIN(3, 0, 3, 0),
-
-	PIN_MDO20 = _MXC_BUILD_NON_GPIO_PIN(4, 3, 5, 1),
-	PIN_MDO21 = _MXC_BUILD_NON_GPIO_PIN(4, 2, 5, 0),
-	PIN_MDO22 = _MXC_BUILD_NON_GPIO_PIN(4, 1, 4, 2),
-	PIN_MDO23 = _MXC_BUILD_NON_GPIO_PIN(4, 0, 4, 1),
-
-	PIN_MDO16 = _MXC_BUILD_NON_GPIO_PIN(5, 3, 6, 2),
-	PIN_MDO17 = _MXC_BUILD_NON_GPIO_PIN(5, 2, 6, 1),
-	PIN_MDO18 = _MXC_BUILD_NON_GPIO_PIN(5, 1, 6, 0),
-	PIN_MDO19 = _MXC_BUILD_NON_GPIO_PIN(5, 0, 5, 2),
-
-	PIN_MDO12 = _MXC_BUILD_NON_GPIO_PIN(6, 3, 8, 0),
-	PIN_MDO13 = _MXC_BUILD_NON_GPIO_PIN(6, 2, 7, 2),
-	PIN_MDO14 = _MXC_BUILD_NON_GPIO_PIN(6, 1, 7, 1),
-	PIN_MDO15 = _MXC_BUILD_NON_GPIO_PIN(6, 0, 7, 0),
-
-	PIN_MDO8 = _MXC_BUILD_NON_GPIO_PIN(7, 3, 9, 1),
-	PIN_MDO9 = _MXC_BUILD_NON_GPIO_PIN(7, 2, 9, 0),
-	PIN_MDO10 = _MXC_BUILD_NON_GPIO_PIN(7, 1, 8, 2),
-	PIN_MDO11 = _MXC_BUILD_NON_GPIO_PIN(7, 0, 8, 1),
-
-	PIN_MDO4 = _MXC_BUILD_NON_GPIO_PIN(8, 3, 10, 2),
-	PIN_MDO5 = _MXC_BUILD_NON_GPIO_PIN(8, 2, 10, 1),
-	PIN_MDO6 = _MXC_BUILD_NON_GPIO_PIN(8, 1, 10, 0),
-	PIN_MDO7 = _MXC_BUILD_NON_GPIO_PIN(8, 0, 9, 2),
-
-	PIN_MDO0 = _MXC_BUILD_NON_GPIO_PIN(9, 3, 12, 0),
-	PIN_MDO1 = _MXC_BUILD_NON_GPIO_PIN(9, 2, 11, 2),
-	PIN_MDO2 = _MXC_BUILD_NON_GPIO_PIN(9, 1, 11, 1),
-	PIN_MDO3 = _MXC_BUILD_NON_GPIO_PIN(9, 0, 11, 0),
-
-	PIN_TRCLK = _MXC_BUILD_NON_GPIO_PIN(10, 3, 13, 1),
-	PIN_SRST = _MXC_BUILD_GPIO_PIN(1, 24, 10, 2, 13, 0),
-	PIN_DBGRQ = _MXC_BUILD_GPIO_PIN(1, 25, 10, 1, 12, 2),
-	PIN_EMD_SDCLK = PIN_DBGRQ,	/* For MXC91321 */
-	PIN_EXTRIG = _MXC_BUILD_NON_GPIO_PIN(10, 0, 12, 1),
-
-	PIN_TRACE29 = _MXC_BUILD_NON_GPIO_PIN(11, 3, 14, 2),
-	PIN_TRACE30 = _MXC_BUILD_NON_GPIO_PIN(11, 2, 14, 1),
-	PIN_TRACE31 = _MXC_BUILD_NON_GPIO_PIN(11, 1, 14, 0),
-	PIN_DBGACK = _MXC_BUILD_NON_GPIO_PIN(11, 0, 13, 2),
-
-	PIN_TRACE25 = _MXC_BUILD_NON_GPIO_PIN(12, 3, 16, 0),
-	PIN_TRACE26 = _MXC_BUILD_NON_GPIO_PIN(12, 2, 15, 2),
-	PIN_TRACE27 = _MXC_BUILD_NON_GPIO_PIN(12, 1, 15, 1),
-	PIN_TRACE28 = _MXC_BUILD_NON_GPIO_PIN(12, 0, 15, 0),
-
-	PIN_TRACE21 = _MXC_BUILD_NON_GPIO_PIN(13, 3, 17, 1),
-	PIN_TRACE22 = _MXC_BUILD_NON_GPIO_PIN(13, 2, 17, 0),
-	PIN_TRACE23 = _MXC_BUILD_NON_GPIO_PIN(13, 1, 16, 2),
-	PIN_TRACE24 = _MXC_BUILD_NON_GPIO_PIN(13, 0, 16, 1),
-
-	PIN_TRACE17 = _MXC_BUILD_NON_GPIO_PIN(14, 3, 18, 2),
-	PIN_TRACE18 = _MXC_BUILD_NON_GPIO_PIN(14, 2, 18, 1),
-	PIN_TRACE19 = _MXC_BUILD_NON_GPIO_PIN(14, 1, 18, 0),
-	PIN_TRACE20 = _MXC_BUILD_NON_GPIO_PIN(14, 0, 17, 2),
-
-	PIN_TRACE13 = _MXC_BUILD_NON_GPIO_PIN(15, 3, 20, 0),
-	PIN_TRACE14 = _MXC_BUILD_NON_GPIO_PIN(15, 2, 19, 2),
-	PIN_TRACE15 = _MXC_BUILD_NON_GPIO_PIN(15, 1, 19, 1),
-	PIN_TRACE16 = _MXC_BUILD_NON_GPIO_PIN(15, 0, 19, 0),
-
-	PIN_TRACE9 = _MXC_BUILD_NON_GPIO_PIN(16, 3, 21, 1),
-	PIN_TRACE10 = _MXC_BUILD_NON_GPIO_PIN(16, 2, 21, 0),
-	PIN_TRACE11 = _MXC_BUILD_NON_GPIO_PIN(16, 1, 20, 2),
-	PIN_TRACE12 = _MXC_BUILD_NON_GPIO_PIN(16, 0, 20, 1),
-
-	PIN_TRACE5 = _MXC_BUILD_NON_GPIO_PIN(17, 3, 22, 2),
-	PIN_TRACE6 = _MXC_BUILD_NON_GPIO_PIN(17, 2, 22, 1),
-	PIN_TRACE7 = _MXC_BUILD_NON_GPIO_PIN(17, 1, 22, 0),
-	PIN_TRACE8 = _MXC_BUILD_NON_GPIO_PIN(17, 0, 21, 2),
-
-	PIN_TRACE1 = _MXC_BUILD_NON_GPIO_PIN(18, 3, 24, 0),
-	PIN_TRACE2 = _MXC_BUILD_NON_GPIO_PIN(18, 2, 23, 2),
-	PIN_TRACE3 = _MXC_BUILD_NON_GPIO_PIN(18, 1, 23, 1),
-	PIN_TRACE4 = _MXC_BUILD_NON_GPIO_PIN(18, 0, 23, 0),
-
-	PIN_MMC2_DATA_2 = _MXC_BUILD_NON_GPIO_PIN(19, 3, 25, 1),
-	PIN_MMC2_DATA_3 = _MXC_BUILD_NON_GPIO_PIN(19, 2, 25, 0),
-	PIN_MMC2_CLK = _MXC_BUILD_NON_GPIO_PIN(19, 1, 24, 2),
-	PIN_TRACE0 = _MXC_BUILD_NON_GPIO_PIN(19, 0, 24, 1),
-
-	PIN_MMC1_SDDET = _MXC_BUILD_NON_GPIO_PIN(20, 3, 26, 2),
-	PIN_GPIO38 = _MXC_BUILD_GPIO_PIN(1, 8, 20, 3, 26, 2),	/* For MXC91321 */
-	PIN_MMC2_CMD = _MXC_BUILD_NON_GPIO_PIN(20, 2, 26, 1),
-	PIN_MMC2_DATA_0 = _MXC_BUILD_NON_GPIO_PIN(20, 1, 26, 0),
-	PIN_MMC2_DATA_1 = _MXC_BUILD_NON_GPIO_PIN(20, 0, 25, 2),
-
-	PIN_MMC1_DATA_1 = _MXC_BUILD_NON_GPIO_PIN(21, 3, 28, 0),
-	PIN_MMC1_DATA_2 = _MXC_BUILD_NON_GPIO_PIN(21, 2, 27, 2),
-	PIN_MMC1_DATA_3 = _MXC_BUILD_NON_GPIO_PIN(21, 1, 27, 1),
-	PIN_MMC1_CLK = _MXC_BUILD_NON_GPIO_PIN(21, 0, 27, 0),
-
-	PIN_KEY_COL6 = _MXC_BUILD_NON_GPIO_PIN(22, 3, 29, 1),
-	PIN_KEY_COL7 = _MXC_BUILD_NON_GPIO_PIN(22, 2, 29, 0),
-	PIN_MMC1_CMD = _MXC_BUILD_NON_GPIO_PIN(22, 1, 28, 2),
-	PIN_MMC1_DATA_0 = _MXC_BUILD_NON_GPIO_PIN(22, 0, 28, 1),
-
-	PIN_KEY_COL2 = _MXC_BUILD_NON_GPIO_PIN(23, 3, 30, 2),
-	PIN_KEY_COL3 = _MXC_BUILD_NON_GPIO_PIN(23, 2, 30, 1),
-	PIN_KEY_COL4 = _MXC_BUILD_NON_GPIO_PIN(23, 1, 30, 0),
-	PIN_KEY_COL5 = _MXC_BUILD_NON_GPIO_PIN(23, 0, 29, 2),
-
-	PIN_KEY_ROW6 = _MXC_BUILD_NON_GPIO_PIN(24, 3, 32, 0),
-	PIN_KEY_ROW7 = _MXC_BUILD_NON_GPIO_PIN(24, 2, 31, 2),
-	PIN_KEY_COL0 = _MXC_BUILD_NON_GPIO_PIN(24, 1, 31, 1),
-	PIN_KEY_COL1 = _MXC_BUILD_NON_GPIO_PIN(24, 0, 31, 0),
-
-	PIN_KEY_ROW2 = _MXC_BUILD_NON_GPIO_PIN(25, 3, 33, 1),
-	PIN_KEY_ROW3 = _MXC_BUILD_NON_GPIO_PIN(25, 2, 33, 0),
-	PIN_KEY_ROW4 = _MXC_BUILD_NON_GPIO_PIN(25, 1, 32, 2),
-	PIN_KEY_ROW5 = _MXC_BUILD_NON_GPIO_PIN(25, 0, 32, 1),
-
-	PIN_I2C_CLK = _MXC_BUILD_NON_GPIO_PIN(26, 3, 34, 2),
-	PIN_I2C_DAT = _MXC_BUILD_NON_GPIO_PIN(26, 2, 34, 1),
-	PIN_KEY_ROW0 = _MXC_BUILD_NON_GPIO_PIN(26, 1, 34, 0),
-	PIN_KEY_ROW1 = _MXC_BUILD_NON_GPIO_PIN(26, 0, 33, 2),
-
-	PIN_IPU_CSI_DATA_7 = _MXC_BUILD_GPIO_PIN(0, 9, 27, 3, 36, 0),
-	PIN_IPU_CSI_DATA_8 = _MXC_BUILD_GPIO_PIN(0, 10, 27, 2, 35, 2),
-	PIN_IPU_CSI_DATA_9 = _MXC_BUILD_GPIO_PIN(0, 11, 27, 1, 35, 1),
-	PIN_IPU_CSI_PIXCLK = _MXC_BUILD_GPIO_PIN(0, 12, 27, 0, 35, 0),
-
-	PIN_IPU_CSI_DATA_3 = _MXC_BUILD_GPIO_PIN(1, 7, 28, 3, 37, 1),
-	PIN_IPU_CSI_DATA_4 = _MXC_BUILD_GPIO_PIN(1, 26, 28, 2, 37, 0),
-	PIN_IPU_CSI_DATA_5 = _MXC_BUILD_GPIO_PIN(1, 27, 28, 1, 36, 2),
-	PIN_IPU_CSI_DATA_6 = _MXC_BUILD_GPIO_PIN(0, 8, 28, 0, 36, 1),
-
-	PIN_IPU_CSI_VSYNC = _MXC_BUILD_GPIO_PIN(1, 3, 29, 3, 38, 2),
-	PIN_IPU_CSI_DATA_0 = _MXC_BUILD_GPIO_PIN(1, 4, 29, 2, 38, 1),
-	PIN_IPU_CSI_DATA_1 = _MXC_BUILD_GPIO_PIN(1, 5, 29, 1, 38, 0),
-	PIN_IPU_CSI_DATA_2 = _MXC_BUILD_GPIO_PIN(1, 6, 29, 0, 37, 2),
-
-	PIN_IPU_D3_SPL = _MXC_BUILD_NON_GPIO_PIN(30, 3, 40, 0),
-	PIN_IPU_D3_REV = _MXC_BUILD_NON_GPIO_PIN(30, 2, 39, 2),
-	PIN_IPU_CSI_MCLK = _MXC_BUILD_GPIO_PIN(1, 1, 30, 1, 39, 1),
-	PIN_IPU_CSI_HSYNC = _MXC_BUILD_GPIO_PIN(1, 2, 30, 0, 39, 0),
-
-	PIN_IPU_PAR_RS = _MXC_BUILD_NON_GPIO_PIN(31, 3, 41, 1),
-	PIN_IPU_WRITE = _MXC_BUILD_NON_GPIO_PIN(31, 2, 41, 0),
-	PIN_IPU_READ = _MXC_BUILD_NON_GPIO_PIN(31, 1, 40, 2),
-	PIN_IPU_D3_CLS = _MXC_BUILD_NON_GPIO_PIN(31, 0, 40, 1),
-
-	PIN_IPU_SD_D_IO = _MXC_BUILD_NON_GPIO_PIN(32, 3, 42, 2),
-	PIN_IPU_SD_D_O = _MXC_BUILD_NON_GPIO_PIN(32, 2, 42, 1),
-	PIN_IPU_SD_D_CLK = _MXC_BUILD_NON_GPIO_PIN(32, 1, 42, 0),
-	PIN_IPU_SER_RS = _MXC_BUILD_NON_GPIO_PIN(32, 0, 41, 2),
-
-	PIN_IPU_FPSHIFT = _MXC_BUILD_NON_GPIO_PIN(33, 3, 44, 0),
-	PIN_IPU_DRDY0 = _MXC_BUILD_NON_GPIO_PIN(33, 2, 43, 2),
-	PIN_IPU_CONTRAST1 = _MXC_BUILD_NON_GPIO_PIN(33, 1, 43, 1),
-	PIN_IPU_LCS1 = _MXC_BUILD_NON_GPIO_PIN(33, 0, 43, 0),
-
-	PIN_IPU_VSYNC0 = _MXC_BUILD_NON_GPIO_PIN(34, 3, 45, 1),
-	PIN_IPU_HSYNC = _MXC_BUILD_NON_GPIO_PIN(34, 2, 45, 0),
-	PIN_IPU_VSYNC3 = _MXC_BUILD_NON_GPIO_PIN(34, 1, 44, 2),
-	PIN_IPU_LCS0 = _MXC_BUILD_NON_GPIO_PIN(34, 0, 44, 1),
-
-	PIN_IPU_FDAT_14 = _MXC_BUILD_NON_GPIO_PIN(35, 3, 46, 2),
-	PIN_IPU_FDAT_15 = _MXC_BUILD_NON_GPIO_PIN(35, 2, 46, 1),
-	PIN_IPU_FDAT_16 = _MXC_BUILD_NON_GPIO_PIN(35, 1, 46, 0),
-	PIN_IPU_FDAT_17 = _MXC_BUILD_NON_GPIO_PIN(35, 0, 45, 2),
-
-	PIN_IPU_FDAT_10 = _MXC_BUILD_NON_GPIO_PIN(36, 3, 48, 0),
-	PIN_IPU_FDAT_11 = _MXC_BUILD_NON_GPIO_PIN(36, 2, 47, 2),
-	PIN_IPU_FDAT_12 = _MXC_BUILD_NON_GPIO_PIN(36, 1, 47, 1),
-	PIN_IPU_FDAT_13 = _MXC_BUILD_NON_GPIO_PIN(36, 0, 47, 0),
-
-	PIN_IPU_FDAT_6 = _MXC_BUILD_NON_GPIO_PIN(37, 3, 49, 1),
-	PIN_IPU_FDAT_7 = _MXC_BUILD_NON_GPIO_PIN(37, 2, 49, 0),
-	PIN_IPU_FDAT_8 = _MXC_BUILD_NON_GPIO_PIN(37, 1, 48, 2),
-	PIN_IPU_FDAT_9 = _MXC_BUILD_NON_GPIO_PIN(37, 0, 48, 1),
-
-	PIN_IPU_FDAT_2 = _MXC_BUILD_NON_GPIO_PIN(38, 3, 50, 2),
-	PIN_IPU_FDAT_3 = _MXC_BUILD_NON_GPIO_PIN(38, 2, 50, 1),
-	PIN_IPU_FDAT_4 = _MXC_BUILD_NON_GPIO_PIN(38, 1, 50, 0),
-	PIN_IPU_FDAT_5 = _MXC_BUILD_NON_GPIO_PIN(38, 0, 49, 2),
-
-	PIN_CSPI1_CS_0 = _MXC_BUILD_NON_GPIO_PIN(39, 3, 52, 0),
-	PIN_CSPI1_CS_1 = _MXC_BUILD_NON_GPIO_PIN(39, 2, 51, 2),
-	PIN_IPU_FDAT_0 = _MXC_BUILD_NON_GPIO_PIN(39, 1, 51, 1),
-	PIN_IPU_FDAT_1 = _MXC_BUILD_NON_GPIO_PIN(39, 0, 51, 0),
-
-	PIN_CSPI2_CS_1 = _MXC_BUILD_NON_GPIO_PIN(40, 3, 53, 1),
-	PIN_CSPI1_CK = _MXC_BUILD_NON_GPIO_PIN(40, 2, 53, 0),
-	PIN_CSPI1_DO = _MXC_BUILD_NON_GPIO_PIN(40, 1, 52, 2),
-	PIN_CSPI1_DI = _MXC_BUILD_NON_GPIO_PIN(40, 0, 52, 1),
-
-	PIN_CSPI2_CK = _MXC_BUILD_NON_GPIO_PIN(41, 3, 54, 2),
-	PIN_CSPI2_DO = _MXC_BUILD_NON_GPIO_PIN(41, 2, 54, 1),
-	PIN_CSPI2_DI = _MXC_BUILD_NON_GPIO_PIN(41, 1, 54, 0),
-	PIN_CSPI2_CS_0 = _MXC_BUILD_NON_GPIO_PIN(41, 0, 53, 2),
-
-	PIN_DAM3_R_CLK = _MXC_BUILD_NON_GPIO_PIN(42, 3, 56, 0),
-	PIN_DAM3_R_FS = _MXC_BUILD_NON_GPIO_PIN(42, 2, 55, 2),
-	PIN_BATT_LINE = _MXC_BUILD_NON_GPIO_PIN(42, 1, 55, 1),
-	PIN_PWM = _MXC_BUILD_GPIO_PIN(1, 9, 42, 0, 55, 0),
-
-	PIN_DAM3_TXD = _MXC_BUILD_NON_GPIO_PIN(43, 3, 57, 1),
-	PIN_DAM3_RXD = _MXC_BUILD_NON_GPIO_PIN(43, 2, 57, 0),
-	PIN_DAM3_T_CLK = _MXC_BUILD_NON_GPIO_PIN(43, 1, 56, 2),
-	PIN_DAM3_T_FS = _MXC_BUILD_NON_GPIO_PIN(43, 0, 56, 1),
-
-	PIN_DAM2_TXD = _MXC_BUILD_NON_GPIO_PIN(44, 3, 58, 2),
-	PIN_DAM2_RXD = _MXC_BUILD_NON_GPIO_PIN(44, 2, 58, 1),
-	PIN_DAM2_T_CLK = _MXC_BUILD_NON_GPIO_PIN(44, 1, 58, 0),
-	PIN_DAM2_T_FS = _MXC_BUILD_NON_GPIO_PIN(44, 0, 57, 2),
-
-	PIN_DAM1_TXD = _MXC_BUILD_NON_GPIO_PIN(45, 3, 60, 0),
-	PIN_DAM1_RXD = _MXC_BUILD_NON_GPIO_PIN(45, 2, 59, 2),
-	PIN_DAM1_T_CLK = _MXC_BUILD_NON_GPIO_PIN(45, 1, 59, 1),
-	PIN_DAM1_T_FS = _MXC_BUILD_NON_GPIO_PIN(45, 0, 59, 0),
-
-	PIN_UART_DSR2_B = _MXC_BUILD_NON_GPIO_PIN(46, 3, 61, 1),
-	PIN_UART_MUXCTL = _MXC_BUILD_NON_GPIO_PIN(46, 2, 61, 0),
-	PIN_IRDA_TX4 = _MXC_BUILD_NON_GPIO_PIN(46, 1, 60, 2),
-	PIN_IRDA_RX4 = _MXC_BUILD_NON_GPIO_PIN(46, 0, 60, 1),
-
-	PIN_UART_CTS2_B = _MXC_BUILD_NON_GPIO_PIN(47, 3, 62, 2),
-	PIN_UART_DTR2_B = _MXC_BUILD_NON_GPIO_PIN(47, 2, 62, 1),
-	PIN_UART_RI2_B = _MXC_BUILD_NON_GPIO_PIN(47, 1, 62, 0),
-	PIN_UART_DCD2_B = _MXC_BUILD_NON_GPIO_PIN(47, 0, 61, 2),
-
-	PIN_UART_TXD1 = _MXC_BUILD_NON_GPIO_PIN(48, 3, 64, 0),
-	PIN_UART_RXD1 = _MXC_BUILD_NON_GPIO_PIN(48, 2, 63, 2),
-	PIN_UART_RTS1_B = _MXC_BUILD_NON_GPIO_PIN(48, 1, 63, 1),
-	PIN_UART_CTS1_B = _MXC_BUILD_NON_GPIO_PIN(48, 0, 63, 0),
-
-	PIN_GPIO24 = _MXC_BUILD_GPIO_PIN(1, 4, 49, 3, 65, 1),
-	PIN_GPIO25 = _MXC_BUILD_GPIO_PIN(1, 5, 49, 2, 65, 0),
-	PIN_GPIO26 = _MXC_BUILD_GPIO_PIN(1, 6, 49, 1, 64, 2),
-	PIN_GPIO27 = _MXC_BUILD_GPIO_PIN(1, 7, 49, 0, 64, 1),
-
-	PIN_GPIO20 = _MXC_BUILD_GPIO_PIN(1, 0, 50, 3, 66, 2),
-	PIN_GPIO21 = _MXC_BUILD_GPIO_PIN(1, 1, 50, 2, 66, 1),
-	PIN_GPIO22 = _MXC_BUILD_GPIO_PIN(1, 2, 50, 1, 66, 0),
-	PIN_GPIO23 = _MXC_BUILD_GPIO_PIN(1, 3, 50, 0, 65, 2),
-
-	PIN_GPIO36 = _MXC_BUILD_GPIO_PIN(0, 23, 51, 3, 68, 0),
-	PIN_GPIO37 = _MXC_BUILD_GPIO_PIN(0, 24, 51, 2, 67, 2),
-	PIN_GPIO18 = _MXC_BUILD_GPIO_PIN(0, 13, 51, 1, 67, 1),
-	PIN_GPIO19 = _MXC_BUILD_GPIO_PIN(0, 14, 51, 0, 67, 0),
-
-	PIN_GPIO14 = _MXC_BUILD_GPIO_PIN(0, 14, 52, 3, 69, 1),
-	PIN_GPIO15 = _MXC_BUILD_GPIO_PIN(0, 15, 52, 2, 69, 0),
-	PIN_GPIO16 = _MXC_BUILD_GPIO_PIN(0, 16, 52, 1, 68, 2),
-	PIN_GPIO17 = _MXC_BUILD_GPIO_PIN(0, 17, 52, 0, 68, 1),
-
-	PIN_GPIO10 = _MXC_BUILD_GPIO_PIN(0, 10, 53, 3, 70, 2),
-	PIN_GPIO11 = _MXC_BUILD_GPIO_PIN(0, 11, 53, 2, 70, 1),
-	PIN_GPIO12 = _MXC_BUILD_GPIO_PIN(0, 12, 53, 1, 70, 0),
-	PIN_GPIO13 = _MXC_BUILD_GPIO_PIN(0, 13, 53, 0, 69, 2),
-
-	PIN_GPIO6 = _MXC_BUILD_GPIO_PIN(0, 6, 54, 3, 72, 0),
-	PIN_GPIO7 = _MXC_BUILD_GPIO_PIN(0, 7, 54, 2, 71, 2),
-	PIN_GPIO8 = _MXC_BUILD_GPIO_PIN(0, 8, 54, 1, 71, 1),
-	PIN_GPIO9 = _MXC_BUILD_GPIO_PIN(0, 9, 54, 0, 71, 0),
-
-	PIN_GPIO2 = _MXC_BUILD_GPIO_PIN(0, 2, 55, 3, 73, 1),
-	PIN_GPIO3 = _MXC_BUILD_GPIO_PIN(0, 3, 55, 2, 73, 0),
-	PIN_GPIO4 = _MXC_BUILD_GPIO_PIN(0, 4, 55, 1, 72, 2),
-	PIN_GPIO5 = _MXC_BUILD_GPIO_PIN(0, 5, 55, 0, 72, 1),
-
-	PIN_UART_RTS3_B = _MXC_BUILD_NON_GPIO_PIN(56, 3, 74, 2),
-	PIN_UART_CTS3_B = _MXC_BUILD_NON_GPIO_PIN(56, 2, 74, 1),
-	PIN_GPIO0 = _MXC_BUILD_GPIO_PIN(1, 26, 56, 1, 74, 0),
-	PIN_GPIO1 = _MXC_BUILD_GPIO_PIN(1, 27, 56, 0, 73, 2),
-
-	PIN_MQSPI2_CS0 = _MXC_BUILD_NON_GPIO_PIN(57, 3, 76, 0),
-	PIN_MQSPI2_CS1 = _MXC_BUILD_NON_GPIO_PIN(57, 2, 75, 2),
-	PIN_UART_TXD3 = _MXC_BUILD_NON_GPIO_PIN(57, 1, 75, 1),
-	PIN_UART_RXD3 = _MXC_BUILD_NON_GPIO_PIN(57, 0, 75, 0),
-
-	PIN_MQSPI1_CS2 = _MXC_BUILD_NON_GPIO_PIN(58, 3, 77, 1),
-	PIN_MQSPI2_CK = _MXC_BUILD_NON_GPIO_PIN(58, 2, 77, 0),
-	PIN_MQSPI2_DI = _MXC_BUILD_NON_GPIO_PIN(58, 1, 76, 2),
-	PIN_MQSPI2_DO = _MXC_BUILD_NON_GPIO_PIN(58, 0, 76, 1),
-
-	PIN_MQSPI1_DI = _MXC_BUILD_NON_GPIO_PIN(59, 3, 78, 2),
-	PIN_MQSPI1_DO = _MXC_BUILD_NON_GPIO_PIN(59, 2, 78, 1),
-	PIN_MQSPI1_CS0 = _MXC_BUILD_NON_GPIO_PIN(59, 1, 78, 0),
-	PIN_MQSPI1_CS1 = _MXC_BUILD_NON_GPIO_PIN(59, 0, 77, 2),
-
-	PIN_L1T2OUT1 = _MXC_BUILD_NON_GPIO_PIN(60, 3, 80, 0),
-	PIN_L1T2OUT2 = _MXC_BUILD_NON_GPIO_PIN(60, 2, 79, 2),
-	PIN_L1T2OUT3 = _MXC_BUILD_NON_GPIO_PIN(60, 1, 79, 1),
-	PIN_MQSPI1_CK = _MXC_BUILD_NON_GPIO_PIN(60, 0, 79, 0),
-
-	PIN_L1T1OUT3 = _MXC_BUILD_NON_GPIO_PIN(61, 3, 81, 1),
-	PIN_L1T1OUT4 = _MXC_BUILD_NON_GPIO_PIN(61, 2, 81, 0),
-	PIN_L1T1OUT7 = PIN_L1T1OUT4,	/* For MXC91321 */
-	PIN_L1T1OUT5 = _MXC_BUILD_NON_GPIO_PIN(61, 1, 80, 2),
-	PIN_L1T1OUT8 = PIN_L1T1OUT5,	/* For MXC91321 */
-	PIN_L1T2OUT0 = _MXC_BUILD_NON_GPIO_PIN(61, 0, 80, 1),
-
-	PIN_DSM2_VCO_EN = _MXC_BUILD_NON_GPIO_PIN(62, 3, 82, 2),
-	PIN_L1T1OUT0 = _MXC_BUILD_NON_GPIO_PIN(62, 2, 82, 1),
-	PIN_L1T1OUT1 = _MXC_BUILD_NON_GPIO_PIN(62, 1, 82, 0),
-	PIN_L1T1OUT2 = _MXC_BUILD_NON_GPIO_PIN(62, 0, 81, 2),
-
-	PIN_WAMMO_DIV_RX_FRAME = _MXC_BUILD_NON_GPIO_PIN(63, 3, 84, 0),
-	PIN_DSM1_STBY = _MXC_BUILD_NON_GPIO_PIN(63, 2, 83, 2),
-	PIN_DSM1_RX_ON = _MXC_BUILD_NON_GPIO_PIN(63, 1, 83, 1),
-	PIN_DSM2_STBY = _MXC_BUILD_NON_GPIO_PIN(63, 0, 83, 0),
-
-	PIN_WAMMO_TX_FRAME = _MXC_BUILD_NON_GPIO_PIN(64, 3, 85, 1),
-	PIN_WAMMO_RX_FRAME = _MXC_BUILD_NON_GPIO_PIN(64, 2, 85, 0),
-	PIN_WAMMO_DIV_RX_I_CH = _MXC_BUILD_NON_GPIO_PIN(64, 1, 84, 2),
-	PIN_WAMMO_DIV_RX_Q_CH = _MXC_BUILD_NON_GPIO_PIN(64, 0, 84, 1),
-
-	PIN_WAMMO_TX_Q_CH = _MXC_BUILD_NON_GPIO_PIN(65, 3, 86, 2),
-	PIN_WAMMO_TX_I_CH = _MXC_BUILD_NON_GPIO_PIN(65, 2, 86, 1),
-	PIN_WAMMO_RX_Q_CH = _MXC_BUILD_NON_GPIO_PIN(65, 1, 86, 0),
-	PIN_WAMMO_RX_I_CH = _MXC_BUILD_NON_GPIO_PIN(65, 0, 85, 2),
-
-	PIN_GPIO34 = _MXC_BUILD_GPIO_PIN(0, 9, 66, 3, 88, 0),
-	PIN_GPIO35 = _MXC_BUILD_GPIO_PIN(0, 10, 66, 2, 87, 2),
-	PIN_SDMA_EVNT0 = _MXC_BUILD_GPIO_PIN(0, 11, 66, 1, 87, 1),
-	PIN_SDMA_EVNT1 = _MXC_BUILD_GPIO_PIN(0, 12, 66, 0, 87, 0),
-
-	PIN_GPIO30 = _MXC_BUILD_GPIO_PIN(0, 20, 67, 3, 89, 1),
-	PIN_GPIO31 = _MXC_BUILD_GPIO_PIN(0, 21, 67, 2, 89, 0),
-	PIN_GPIO32 = _MXC_BUILD_GPIO_PIN(0, 22, 67, 1, 88, 2),
-	PIN_GPIO33 = _MXC_BUILD_GPIO_PIN(0, 8, 67, 0, 88, 1),
-
-	PIN_BBP_RX_DATA = _MXC_BUILD_NON_GPIO_PIN(68, 3, 90, 2),
-	PIN_BBP_TX_DATA = _MXC_BUILD_NON_GPIO_PIN(68, 2, 90, 1),
-	PIN_GPIO28 = _MXC_BUILD_GPIO_PIN(0, 18, 68, 1, 90, 0),
-	PIN_GPIO29 = _MXC_BUILD_GPIO_PIN(0, 19, 68, 0, 89, 2),
-
-	PIN_BBP_RX_CLK = _MXC_BUILD_NON_GPIO_PIN(69, 3, 92, 0),
-	PIN_BBP_TX_CLK = _MXC_BUILD_NON_GPIO_PIN(69, 2, 91, 2),
-	PIN_BBP_RX_FRAME = _MXC_BUILD_NON_GPIO_PIN(69, 1, 91, 1),
-	PIN_BBP_TX_FRAME = _MXC_BUILD_NON_GPIO_PIN(69, 0, 91, 0),
-
-	PIN_USB_VPIN = _MXC_BUILD_GPIO_PIN(0, 4, 70, 3, 93, 1),
-	PIN_USB_VPOUT = _MXC_BUILD_GPIO_PIN(0, 5, 70, 2, 93, 0),
-	PIN_USB_VMIN = _MXC_BUILD_GPIO_PIN(0, 6, 70, 1, 92, 2),
-	PIN_USB_XRXD = _MXC_BUILD_GPIO_PIN(0, 7, 70, 0, 92, 1),
-
-	PIN_USB1_VMIN = _MXC_BUILD_GPIO_PIN(0, 0, 71, 3, 94, 2),
-	PIN_USB1_XRXD = _MXC_BUILD_GPIO_PIN(0, 1, 71, 2, 94, 1),
-	PIN_USB_VMOUT = _MXC_BUILD_GPIO_PIN(0, 2, 71, 1, 94, 0),
-	PIN_USB_TXENB = _MXC_BUILD_GPIO_PIN(0, 3, 71, 0, 93, 2),
-
-	PIN_USB1_VMOUT = _MXC_BUILD_GPIO_PIN(0, 28, 72, 3, 96, 0),
-	PIN_USB1_TXENB = _MXC_BUILD_GPIO_PIN(0, 29, 72, 2, 95, 2),
-	PIN_USB1_VPIN = _MXC_BUILD_GPIO_PIN(0, 30, 72, 1, 95, 1),
-	PIN_USB1_VPOUT = _MXC_BUILD_GPIO_PIN(0, 31, 72, 0, 95, 0),
-
-	PIN_SIM1_RST0 = _MXC_BUILD_GPIO_PIN(0, 24, 73, 3, 97, 1),
-	PIN_SIM1_DATA0_RX_TX = _MXC_BUILD_GPIO_PIN(0, 25, 73, 2, 97, 0),
-	PIN_SIM1_SVEN0 = _MXC_BUILD_GPIO_PIN(0, 26, 73, 1, 96, 2),
-	PIN_SIM1_SIMPD0 = _MXC_BUILD_GPIO_PIN(0, 27, 73, 0, 96, 1),
-
-	PIN_SJC_MOD = _MXC_BUILD_NON_GPIO_PIN(74, 3, 98, 2),
-	PIN_DE_B = _MXC_BUILD_NON_GPIO_PIN(74, 2, 98, 1),
-	PIN_EVTI_B = _MXC_BUILD_NON_GPIO_PIN(74, 1, 98, 0),
-	PIN_SIM1_CLK0 = _MXC_BUILD_GPIO_PIN(0, 23, 74, 0, 97, 2),
-
-	PIN_TDI = _MXC_BUILD_NON_GPIO_PIN(75, 3, 100, 0),
-	PIN_RTCK = _MXC_BUILD_NON_GPIO_PIN(75, 2, 99, 2),
-	PIN_TCK = _MXC_BUILD_NON_GPIO_PIN(75, 1, 99, 1),
-	PIN_TMS = _MXC_BUILD_NON_GPIO_PIN(75, 0, 99, 0),
-
-	PIN_USER_OFF = _MXC_BUILD_GPIO_PIN(1, 22, 76, 3, 101, 1),
-	PIN_WDOG_B = _MXC_BUILD_GPIO_PIN(1, 23, 76, 2, 101, 0),
-	PIN_TRSTB = _MXC_BUILD_NON_GPIO_PIN(76, 1, 100, 2),
-	PIN_TDO = _MXC_BUILD_NON_GPIO_PIN(76, 0, 100, 1),
-
-	PIN_BOOT_MODE1 = _MXC_BUILD_GPIO_PIN(1, 21, 77, 3, 102, 2),
-	PIN_REF_EN_B = _MXC_BUILD_NON_GPIO_PIN(77, 2, 102, 1),
-	PIN_PM_INT = _MXC_BUILD_NON_GPIO_PIN(77, 1, 102, 0),
-	PIN_POWER_FAIL = _MXC_BUILD_NON_GPIO_PIN(77, 0, 101, 2),
-
-	PIN_RESET_IN_B = _MXC_BUILD_NON_GPIO_PIN(78, 3, 104, 0),
-	PIN_RESET_POR_IN_B = _MXC_BUILD_NON_GPIO_PIN(78, 2, 103, 2),
-	PIN_TEST_MODE = _MXC_BUILD_NON_GPIO_PIN(78, 1, 103, 1),
-	PIN_BOOT_MODE0 = _MXC_BUILD_GPIO_PIN(1, 20, 78, 0, 103, 0),
-
-	PIN_MB_REF_CLK_IN = _MXC_BUILD_NON_GPIO_PIN(79, 3, 105, 1),
-	PIN_CKIH_REF_CLK_IN = _MXC_BUILD_NON_GPIO_PIN(79, 2, 105, 0),
-	PIN_CKO1 = _MXC_BUILD_NON_GPIO_PIN(79, 1, 104, 2),
-	PIN_CKO2 = _MXC_BUILD_NON_GPIO_PIN(79, 0, 104, 1),
-
-	PIN_D14 = _MXC_BUILD_NON_GPIO_PIN(80, 3, 106, 2),
-	PIN_D15 = _MXC_BUILD_NON_GPIO_PIN(80, 2, 106, 1),
-	PIN_CKIL = _MXC_BUILD_NON_GPIO_PIN(80, 1, 106, 0),
-	PIN_WB_REF_CLK_IN = _MXC_BUILD_NON_GPIO_PIN(80, 0, 105, 2),
-
-	PIN_D10 = _MXC_BUILD_NON_GPIO_PIN(81, 3, 108, 0),
-	PIN_D11 = _MXC_BUILD_NON_GPIO_PIN(81, 2, 107, 2),
-	PIN_D12 = _MXC_BUILD_NON_GPIO_PIN(81, 1, 107, 1),
-	PIN_D13 = _MXC_BUILD_NON_GPIO_PIN(81, 0, 107, 0),
-
-	PIN_D6 = _MXC_BUILD_NON_GPIO_PIN(82, 3, 109, 1),
-	PIN_D7 = _MXC_BUILD_NON_GPIO_PIN(82, 2, 109, 0),
-	PIN_D8 = _MXC_BUILD_NON_GPIO_PIN(82, 1, 108, 2),
-	PIN_D9 = _MXC_BUILD_NON_GPIO_PIN(82, 0, 108, 1),
-
-	PIN_D2 = _MXC_BUILD_NON_GPIO_PIN(83, 3, 110, 2),
-	PIN_D3 = _MXC_BUILD_NON_GPIO_PIN(83, 2, 110, 1),
-	PIN_D4 = _MXC_BUILD_NON_GPIO_PIN(83, 1, 110, 0),
-	PIN_D5 = _MXC_BUILD_NON_GPIO_PIN(83, 0, 109, 2),
-
-	PIN_WE = _MXC_BUILD_GPIO_PIN(1, 18, 84, 3, 112, 0),
-	PIN_R_B = _MXC_BUILD_GPIO_PIN(1, 19, 84, 2, 111, 2),
-	PIN_D0 = _MXC_BUILD_NON_GPIO_PIN(84, 1, 111, 1),
-	PIN_D1 = _MXC_BUILD_NON_GPIO_PIN(84, 0, 111, 0),
-
-	PIN_CLE = _MXC_BUILD_GPIO_PIN(1, 10, 85, 3, 113, 1),
-	PIN_WP = _MXC_BUILD_GPIO_PIN(1, 11, 85, 2, 113, 0),
-	PIN_ALE = _MXC_BUILD_GPIO_PIN(1, 16, 85, 1, 112, 2),
-	PIN_RE = _MXC_BUILD_GPIO_PIN(1, 17, 85, 0, 112, 1),
-
-	PIN_SDCKE0 = _MXC_BUILD_NON_GPIO_PIN(86, 3, 114, 2),
-	PIN_SDCKE1 = _MXC_BUILD_NON_GPIO_PIN(86, 2, 114, 1),
-	PIN_SDCLK = _MXC_BUILD_NON_GPIO_PIN(86, 1, 114, 0),
-	PIN_SDCLK_B = _MXC_BUILD_NON_GPIO_PIN(86, 0, 113, 2),
-
-	PIN_EB3_B = _MXC_BUILD_NON_GPIO_PIN(87, 3, 116, 0),
-	PIN_RAS = _MXC_BUILD_NON_GPIO_PIN(87, 2, 115, 2),
-	PIN_CAS = _MXC_BUILD_NON_GPIO_PIN(87, 1, 115, 1),
-	PIN_SDWE = _MXC_BUILD_NON_GPIO_PIN(87, 0, 115, 0),
-
-	PIN_LBA_B = _MXC_BUILD_NON_GPIO_PIN(88, 3, 117, 1),
-	PIN_BCLK = _MXC_BUILD_NON_GPIO_PIN(88, 2, 117, 0),
-	PIN_RW_B = _MXC_BUILD_NON_GPIO_PIN(88, 1, 116, 2),
-	PIN_EB0_B = _MXC_BUILD_NON_GPIO_PIN(88, 0, 116, 1),
-
-	PIN_CS4_B = _MXC_BUILD_NON_GPIO_PIN(89, 3, 118, 2),
-	PIN_SDBA0 = _MXC_BUILD_NON_GPIO_PIN(89, 2, 118, 1),
-	PIN_SDBA1 = _MXC_BUILD_NON_GPIO_PIN(89, 1, 118, 0),
-	PIN_ECB_B = _MXC_BUILD_NON_GPIO_PIN(89, 0, 117, 2),
-
-	PIN_CS0_B = _MXC_BUILD_NON_GPIO_PIN(90, 3, 120, 0),
-	PIN_CS1_B = _MXC_BUILD_NON_GPIO_PIN(90, 2, 119, 2),
-	PIN_CS2_B = _MXC_BUILD_NON_GPIO_PIN(90, 1, 119, 1),
-	PIN_CS3_B = _MXC_BUILD_NON_GPIO_PIN(90, 0, 119, 0),
-
-	PIN_DQM1 = _MXC_BUILD_NON_GPIO_PIN(91, 3, 121, 1),
-	PIN_DQM2 = _MXC_BUILD_NON_GPIO_PIN(91, 2, 121, 0),
-	PIN_DQM3 = _MXC_BUILD_NON_GPIO_PIN(91, 1, 120, 2),
-	PIN_OE_B = _MXC_BUILD_NON_GPIO_PIN(91, 0, 120, 1),
-
-	PIN_SDQS1 = _MXC_BUILD_NON_GPIO_PIN(92, 3, 122, 2),
-	PIN_MGRNT = _MXC_BUILD_NON_GPIO_PIN(92, 2, 122, 1),
-	PIN_EB1_b = PIN_MGRNT,	/* For MXC91321 */
-	PIN_MRQST = _MXC_BUILD_NON_GPIO_PIN(92, 1, 122, 0),
-	PIN_EB2_B = PIN_MRQST,	/* For MXC91321 */
-	PIN_DQM0 = _MXC_BUILD_NON_GPIO_PIN(92, 0, 121, 2),
-
-	PIN_SD29 = _MXC_BUILD_NON_GPIO_PIN(93, 3, 124, 0),
-	PIN_SD30 = _MXC_BUILD_NON_GPIO_PIN(93, 2, 123, 2),
-	PIN_SD31 = _MXC_BUILD_NON_GPIO_PIN(93, 1, 123, 1),
-	PIN_SDQS0 = _MXC_BUILD_NON_GPIO_PIN(93, 0, 123, 0),
-
-	PIN_SD25 = _MXC_BUILD_NON_GPIO_PIN(94, 3, 125, 1),
-	PIN_SD26 = _MXC_BUILD_NON_GPIO_PIN(94, 2, 125, 0),
-	PIN_SD27 = _MXC_BUILD_NON_GPIO_PIN(94, 1, 124, 2),
-	PIN_SD28 = _MXC_BUILD_NON_GPIO_PIN(94, 0, 124, 1),
-
-	PIN_SD21 = _MXC_BUILD_NON_GPIO_PIN(95, 3, 126, 2),
-	PIN_SD22 = _MXC_BUILD_NON_GPIO_PIN(95, 2, 126, 1),
-	PIN_SD23 = _MXC_BUILD_NON_GPIO_PIN(95, 1, 126, 0),
-	PIN_SD24 = _MXC_BUILD_NON_GPIO_PIN(95, 0, 125, 2),
-
-	PIN_SD17 = _MXC_BUILD_NON_GPIO_PIN(96, 3, 128, 0),
-	PIN_SD18 = _MXC_BUILD_NON_GPIO_PIN(96, 2, 127, 2),
-	PIN_SD19 = _MXC_BUILD_NON_GPIO_PIN(96, 1, 127, 1),
-	PIN_SD20 = _MXC_BUILD_NON_GPIO_PIN(96, 0, 127, 0),
-
-	PIN_SD13 = _MXC_BUILD_NON_GPIO_PIN(97, 3, 129, 1),
-	PIN_SD14 = _MXC_BUILD_NON_GPIO_PIN(97, 2, 129, 0),
-	PIN_SD15 = _MXC_BUILD_NON_GPIO_PIN(97, 1, 128, 2),
-	PIN_SD16 = _MXC_BUILD_NON_GPIO_PIN(97, 0, 128, 1),
-
-	PIN_SD9 = _MXC_BUILD_NON_GPIO_PIN(98, 3, 130, 2),
-	PIN_SD10 = _MXC_BUILD_NON_GPIO_PIN(98, 2, 130, 1),
-	PIN_SD11 = _MXC_BUILD_NON_GPIO_PIN(98, 1, 130, 0),
-	PIN_SD12 = _MXC_BUILD_NON_GPIO_PIN(98, 0, 129, 2),
-
-	PIN_SD5 = _MXC_BUILD_NON_GPIO_PIN(99, 3, 132, 0),
-	PIN_SD6 = _MXC_BUILD_NON_GPIO_PIN(99, 2, 131, 2),
-	PIN_SD7 = _MXC_BUILD_NON_GPIO_PIN(99, 1, 131, 1),
-	PIN_SD8 = _MXC_BUILD_NON_GPIO_PIN(99, 0, 131, 0),
-
-	PIN_SD1 = _MXC_BUILD_NON_GPIO_PIN(100, 3, 133, 1),
-	PIN_SD2 = _MXC_BUILD_NON_GPIO_PIN(100, 2, 133, 0),
-	PIN_SD3 = _MXC_BUILD_NON_GPIO_PIN(100, 1, 132, 2),
-	PIN_SD4 = _MXC_BUILD_NON_GPIO_PIN(100, 0, 132, 1),
-
-	PIN_A23 = _MXC_BUILD_NON_GPIO_PIN(101, 3, 134, 2),
-	PIN_A24 = _MXC_BUILD_NON_GPIO_PIN(101, 2, 134, 1),
-	PIN_A25 = _MXC_BUILD_NON_GPIO_PIN(101, 1, 134, 0),
-	PIN_SD0 = _MXC_BUILD_NON_GPIO_PIN(101, 0, 133, 2),
-
-	PIN_A19 = _MXC_BUILD_NON_GPIO_PIN(102, 3, 136, 0),
-	PIN_A20 = _MXC_BUILD_NON_GPIO_PIN(102, 2, 135, 2),
-	PIN_A21 = _MXC_BUILD_NON_GPIO_PIN(102, 1, 135, 1),
-	PIN_A22 = _MXC_BUILD_NON_GPIO_PIN(102, 0, 135, 0),
-
-	PIN_A15 = _MXC_BUILD_NON_GPIO_PIN(103, 3, 137, 1),
-	PIN_A16 = _MXC_BUILD_NON_GPIO_PIN(103, 2, 137, 0),
-	PIN_A17 = _MXC_BUILD_NON_GPIO_PIN(103, 1, 136, 2),
-	PIN_A18 = _MXC_BUILD_NON_GPIO_PIN(103, 0, 136, 1),
-
-	PIN_A11_MA11 = _MXC_BUILD_NON_GPIO_PIN(104, 3, 138, 2),
-	PIN_A12_MA12 = _MXC_BUILD_NON_GPIO_PIN(104, 2, 138, 1),
-	PIN_A13_MA13 = _MXC_BUILD_NON_GPIO_PIN(104, 1, 138, 0),
-	PIN_A14 = _MXC_BUILD_NON_GPIO_PIN(104, 0, 137, 2),
-
-	PIN_A8_MA8 = _MXC_BUILD_NON_GPIO_PIN(105, 3, 140, 0),
-	PIN_A9_MA9 = _MXC_BUILD_NON_GPIO_PIN(105, 2, 139, 2),
-	PIN_A10 = _MXC_BUILD_NON_GPIO_PIN(105, 1, 139, 1),
-	PIN_MA10 = _MXC_BUILD_NON_GPIO_PIN(105, 0, 139, 0),
-
-	PIN_A4_MA4 = _MXC_BUILD_NON_GPIO_PIN(106, 3, 141, 1),
-	PIN_A5_MA5 = _MXC_BUILD_NON_GPIO_PIN(106, 2, 141, 0),
-	PIN_A6_MA6 = _MXC_BUILD_NON_GPIO_PIN(106, 1, 140, 2),
-	PIN_A7_MA7 = _MXC_BUILD_NON_GPIO_PIN(106, 0, 140, 1),
-
-	PIN_A0_MA0 = _MXC_BUILD_NON_GPIO_PIN(107, 3, 142, 2),
-	PIN_A1_MA1 = _MXC_BUILD_NON_GPIO_PIN(107, 2, 142, 1),
-	PIN_A2_MA2 = _MXC_BUILD_NON_GPIO_PIN(107, 1, 142, 0),
-	PIN_A3_MA3 = _MXC_BUILD_NON_GPIO_PIN(107, 0, 141, 2),
-} iomux_pin_name_t;
-
-#endif				/* __ASSEMBLY__ */
-#endif				/* __ASM_ARCH_MXC91321_PINS_H__ */
-- 
1.5.4.4

