diff --git a/verilog/rtl/DFFRAM.v b/verilog/rtl/DFFRAM.v
index 81d0970..602a668 100644
--- a/verilog/rtl/DFFRAM.v
+++ b/verilog/rtl/DFFRAM.v
@@ -12,7 +12,7 @@
 // See the License for the specific language governing permissions and
 // limitations under the License.
 // SPDX-License-Identifier: Apache-2.0
-
+`include "./DFFRAMBB.v"
 `default_nettype none
 `ifndef USE_CUSTOM_DFFRAM

diff --git a/verilog/rtl/mgmt_core.v b/verilog/rtl/mgmt_core.v
index a3e9eee..1d0d251 100644
--- a/verilog/rtl/mgmt_core.v
+++ b/verilog/rtl/mgmt_core.v
@@ -1,6 +1,7 @@
 //--------------------------------------------------------------------------------
 // Auto-generated by Migen (9a0be7a) & LiteX (017dfc8) on 2021-12-07 10:21:22
 //--------------------------------------------------------------------------------
+`include "./VexRiscv_LiteDebug.v"
 module mgmt_core(
 `ifdef USE_POWER_PINS
     inout VPWR,	    /* 1.8V domain */

diff --git a/verilog/rtl/mgmt_core_wrapper.v b/verilog/rtl/mgmt_core_wrapper.v
index 7483eda..1f03bea 100644
--- a/verilog/rtl/mgmt_core_wrapper.v
+++ b/verilog/rtl/mgmt_core_wrapper.v
@@ -25,7 +25,8 @@
  *
  *  SPDX-License-Identifier: ISC
  */
-
+`include "./DFFRAM.v"
+`include "./mgmt_core.v"
 
 `default_nettype none
 
