// Seed: 1919251050
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  integer id_7 = -1;
endmodule
module module_1;
  logic id_1;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1
  );
endmodule
module module_2 #(
    parameter id_10 = 32'd3,
    parameter id_39 = 32'd19
) (
    input supply0 id_0,
    output tri0 id_1,
    output logic id_2,
    input tri id_3,
    output logic id_4,
    output logic id_5,
    input wand id_6,
    input wire id_7,
    input tri0 id_8,
    input wire id_9,
    input wor _id_10,
    input supply1 id_11,
    input tri0 id_12,
    input wor id_13,
    input supply0 id_14,
    input tri0 id_15,
    input tri0 id_16,
    input wand id_17,
    output logic id_18,
    input uwire id_19,
    input supply1 id_20,
    output logic id_21,
    output tri id_22
);
  assign id_21 = id_12;
  assign id_22 = id_3;
  id_24 :
  assert property (@(id_3) -1)
  else if (1)
    forever begin : LABEL_0
      id_5 <= -1;
    end
  assign id_24 = id_6 - -1'b0;
  always @(posedge 1);
  assign id_21 = 1;
  logic id_25 = id_0;
  initial begin : LABEL_1
    if (-1) id_2 <= id_3;
    else begin : LABEL_2
      id_18 <= -1 | id_3;
    end
    `define pp_26 0
    $clog2(28);
    ;
    id_21 <= "";
  end
  parameter id_27 = -1 < "";
  module_0 modCall_1 (
      id_25,
      id_25,
      id_27,
      id_27,
      id_24,
      id_27
  );
  wire id_28;
  bit [1 : id_10]
      id_29,
      id_30,
      id_31,
      id_32,
      id_33,
      id_34,
      id_35,
      id_36,
      id_37,
      id_38,
      _id_39,
      id_40,
      id_41,
      id_42,
      id_43;
  always @(posedge 1 or posedge id_15) begin : LABEL_3
    id_37 <= (1);
    if (-1) begin : LABEL_4
      if ({id_27, id_27, id_27, 1'b0, id_27, (id_27), id_27}) begin : LABEL_5
        id_18 = -1;
        if (-1) id_21 = -1'b0;
        else id_40 = (1);
      end
    end else id_4 <= id_15;
  end
  wire [id_39 : -1 'd0] id_44;
endmodule
