#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_00000249d425b9c0 .scope module, "PL_CPU_mod" "PL_CPU_mod" 2 34;
 .timescale 0 0;
v00000249d42d55b0_0 .net "PC", 31 0, L_00000249d4320c60;  1 drivers
v00000249d42d4c50_0 .net "cycles_consumed", 31 0, v00000249d42d3080_0;  1 drivers
v00000249d42d5ab0_0 .var "input_clk", 0 0;
v00000249d42d6a50_0 .var "rst", 0 0;
S_00000249d425ec50 .scope module, "cpu" "CPU5STAGE" 2 39, 3 2 0, S_00000249d425b9c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC";
    .port_info 1 /INPUT 1 "input_clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
P_00000249d4231070 .param/l "handler_addr" 0 3 9, C4<00000000000000000000001111101000>;
L_00000249d4243a10 .functor NOR 1, v00000249d42d5ab0_0, v00000249d42d0c40_0, C4<0>, C4<0>;
L_00000249d4320c60 .functor BUFZ 32, v00000249d42c7f00_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000249d42d18c0_0 .net "EX_FLUSH", 0 0, L_00000249d4320870;  1 drivers
v00000249d42d1be0_0 .net "EX_INST", 31 0, v00000249d42bd0d0_0;  1 drivers
v00000249d42d1320_0 .net "EX_Immed", 31 0, v00000249d42bd710_0;  1 drivers
v00000249d42d1aa0_0 .net "EX_PC", 31 0, v00000249d42bd490_0;  1 drivers
v00000249d42d1820_0 .net "EX_PFC", 31 0, v00000249d42bd030_0;  1 drivers
v00000249d42d1460_0 .net "EX_PFC_to_IF", 31 0, L_00000249d42d7b30;  1 drivers
v00000249d42d1500_0 .net "EX_memread", 0 0, v00000249d42be110_0;  1 drivers
v00000249d42d2c20_0 .net "EX_memwrite", 0 0, v00000249d42bd7b0_0;  1 drivers
v00000249d42d2180_0 .net "EX_opcode", 6 0, v00000249d42bd850_0;  1 drivers
v00000249d42d24a0_0 .net "EX_rd_ind", 4 0, v00000249d42bd8f0_0;  1 drivers
v00000249d42d1c80_0 .net "EX_regwrite", 0 0, v00000249d42c0ee0_0;  1 drivers
v00000249d42d15a0_0 .net "EX_rs1", 31 0, v00000249d42bfea0_0;  1 drivers
v00000249d42d25e0_0 .net "EX_rs1_ind", 4 0, v00000249d42c0d00_0;  1 drivers
v00000249d42d1d20_0 .net "EX_rs2", 31 0, v00000249d42c01c0_0;  1 drivers
v00000249d42d2680_0 .net "EX_rs2_ind", 4 0, v00000249d42c0580_0;  1 drivers
v00000249d42d1640_0 .net "ID_FLUSH_buf", 0 0, L_00000249d4321360;  1 drivers
v00000249d42d1e60_0 .net "ID_INST", 31 0, v00000249d42c9080_0;  1 drivers
v00000249d42d1fa0_0 .net "ID_Immed", 31 0, v00000249d42c2b70_0;  1 drivers
v00000249d42d27c0_0 .net "ID_PC", 31 0, v00000249d42c8d60_0;  1 drivers
v00000249d42d2860_0 .net "ID_PFC", 31 0, L_00000249d42d6730;  1 drivers
v00000249d42d2900_0 .net "ID_memread", 0 0, L_00000249d42d7130;  1 drivers
v00000249d42d0d80_0 .net "ID_memwrite", 0 0, L_00000249d42d7770;  1 drivers
v00000249d42d0a60_0 .net "ID_opcode", 6 0, v00000249d42c9580_0;  1 drivers
v00000249d42d2d60_0 .net "ID_rd_ind", 4 0, v00000249d42c96c0_0;  1 drivers
v00000249d42d0e20_0 .net "ID_regwrite", 0 0, L_00000249d42d4d90;  1 drivers
v00000249d42d2e00_0 .net "ID_rs1", 31 0, L_00000249d43211a0;  1 drivers
v00000249d42d2ea0_0 .net "ID_rs1_ind", 4 0, v00000249d42c9760_0;  1 drivers
v00000249d42d2f40_0 .net "ID_rs2", 31 0, L_00000249d4320d40;  1 drivers
v00000249d42d0920_0 .net "ID_rs2_ind", 4 0, v00000249d42c9800_0;  1 drivers
v00000249d42d09c0_0 .net "IF_FLUSH", 0 0, v00000249d42c3d90_0;  1 drivers
v00000249d42d0b00_0 .net "IF_INST", 31 0, L_00000249d43213d0;  1 drivers
v00000249d42d0ba0_0 .net "IF_pc", 31 0, v00000249d42c7f00_0;  1 drivers
v00000249d42d3e40_0 .net "MEM_ALU_OUT", 31 0, v00000249d42b08c0_0;  1 drivers
v00000249d42d33a0_0 .net "MEM_Data_mem_out", 31 0, v00000249d42c7140_0;  1 drivers
v00000249d42d3c60_0 .net "MEM_FLUSH", 0 0, L_00000249d4320b80;  1 drivers
v00000249d42d3ee0_0 .net "MEM_INST", 31 0, v00000249d42b0960_0;  1 drivers
v00000249d42d3440_0 .net "MEM_PC", 31 0, v00000249d42b0be0_0;  1 drivers
v00000249d42d34e0_0 .net "MEM_memread", 0 0, v00000249d42b1900_0;  1 drivers
v00000249d42d3f80_0 .net "MEM_memwrite", 0 0, v00000249d42b0c80_0;  1 drivers
v00000249d42d45c0_0 .net "MEM_opcode", 6 0, v00000249d42afa60_0;  1 drivers
v00000249d42d4520_0 .net "MEM_rd_ind", 4 0, v00000249d42afb00_0;  1 drivers
v00000249d42d4660_0 .net "MEM_regwrite", 0 0, v00000249d42afba0_0;  1 drivers
v00000249d42d42a0_0 .net "MEM_rs1_ind", 4 0, v00000249d42afce0_0;  1 drivers
v00000249d42d3300_0 .net "MEM_rs2", 31 0, v00000249d42b1c50_0;  1 drivers
v00000249d42d3d00_0 .net "MEM_rs2_ind", 4 0, v00000249d42b2470_0;  1 drivers
v00000249d42d3620_0 .net "PC", 31 0, L_00000249d4320c60;  alias, 1 drivers
v00000249d42d3da0_0 .net "WB_ALU_OUT", 31 0, v00000249d42d1000_0;  1 drivers
v00000249d42d3580_0 .net "WB_Data_mem_out", 31 0, v00000249d42d1960_0;  1 drivers
v00000249d42d36c0_0 .net "WB_INST", 31 0, v00000249d42d16e0_0;  1 drivers
v00000249d42d3bc0_0 .net "WB_PC", 31 0, v00000249d42d0ce0_0;  1 drivers
v00000249d42d2fe0_0 .net "WB_memread", 0 0, v00000249d42d2a40_0;  1 drivers
v00000249d42d3940_0 .net "WB_memwrite", 0 0, v00000249d42d07e0_0;  1 drivers
v00000249d42d4340_0 .net "WB_opcode", 6 0, v00000249d42d20e0_0;  1 drivers
v00000249d42d3800_0 .net "WB_rd_ind", 4 0, v00000249d42d2cc0_0;  1 drivers
v00000249d42d3760_0 .net "WB_regwrite", 0 0, v00000249d42d2ae0_0;  1 drivers
v00000249d42d40c0_0 .net "WB_rs1_ind", 4 0, v00000249d42d22c0_0;  1 drivers
v00000249d42d38a0_0 .net "WB_rs2", 31 0, v00000249d42d1780_0;  1 drivers
v00000249d42d39e0_0 .net "WB_rs2_ind", 4 0, v00000249d42d2040_0;  1 drivers
v00000249d42d4020_0 .net "Wrong_prediction", 0 0, L_00000249d4320db0;  1 drivers
v00000249d42d3a80_0 .net "alu_out", 31 0, v00000249d42b1bb0_0;  1 drivers
v00000249d42d3b20_0 .net "alu_selA", 1 0, v00000249d42bdcb0_0;  1 drivers
v00000249d42d4160_0 .net "alu_selB", 2 0, v00000249d42bc590_0;  1 drivers
v00000249d42d4200_0 .net "clk", 0 0, L_00000249d4243a10;  1 drivers
v00000249d42d43e0_0 .net "comp_selA", 1 0, v00000249d42be390_0;  1 drivers
v00000249d42d4480_0 .net "comp_selB", 1 0, v00000249d42bdad0_0;  1 drivers
v00000249d42d3080_0 .var "cycles_consumed", 31 0;
v00000249d42d3120_0 .net "exception_flag", 0 0, L_00000249d42d4f70;  1 drivers
v00000249d42d31c0_0 .net "forwarded_data", 31 0, v00000249d42c6e20_0;  1 drivers
v00000249d42d3260_0 .net "hlt", 0 0, v00000249d42d0c40_0;  1 drivers
v00000249d42d5d30_0 .net "id_flush", 0 0, L_00000249d4321280;  1 drivers
v00000249d42d50b0_0 .net "if_id_write", 0 0, v00000249d42c3390_0;  1 drivers
v00000249d42d6870_0 .net "input_clk", 0 0, v00000249d42d5ab0_0;  1 drivers
v00000249d42d5330_0 .net "pc_src", 2 0, L_00000249d42d4bb0;  1 drivers
v00000249d42d5150_0 .net "pc_write", 0 0, v00000249d42c3e30_0;  1 drivers
v00000249d42d5510_0 .net "rs2_out", 31 0, v00000249d42b2dd0_0;  1 drivers
v00000249d42d5830_0 .net "rst", 0 0, v00000249d42d6a50_0;  1 drivers
v00000249d42d6690_0 .net "store_rs2_forward", 1 0, v00000249d42bcb30_0;  1 drivers
v00000249d42d5dd0_0 .net "target_addr_adder_mux_sel", 2 0, v00000249d42bcc70_0;  1 drivers
v00000249d42d6910_0 .net "wdata_to_reg_file", 31 0, v00000249d42d2540_0;  1 drivers
S_00000249d425ede0 .scope module, "EDU" "exception_detect_unit" 3 37, 4 3 0, S_00000249d425ec50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ID_PC";
    .port_info 1 /INPUT 7 "ID_opcode";
    .port_info 2 /OUTPUT 1 "excep_flag";
    .port_info 3 /OUTPUT 1 "id_flush";
    .port_info 4 /OUTPUT 1 "EX_FLUSH";
    .port_info 5 /OUTPUT 1 "MEM_FLUSH";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /INPUT 1 "rst";
P_00000249d425f3b0 .param/l "add" 0 5 6, C4<0100000>;
P_00000249d425f3e8 .param/l "addi" 0 5 10, C4<1001000>;
P_00000249d425f420 .param/l "addu" 0 5 6, C4<0100001>;
P_00000249d425f458 .param/l "and_" 0 5 6, C4<0100100>;
P_00000249d425f490 .param/l "andi" 0 5 10, C4<1001100>;
P_00000249d425f4c8 .param/l "beq" 0 5 10, C4<1000100>;
P_00000249d425f500 .param/l "bne" 0 5 10, C4<1000101>;
P_00000249d425f538 .param/l "hlt_inst" 0 5 14, C4<1111111>;
P_00000249d425f570 .param/l "j" 0 5 12, C4<1000010>;
P_00000249d425f5a8 .param/l "jal" 0 5 12, C4<1000011>;
P_00000249d425f5e0 .param/l "jr" 0 5 8, C4<0001000>;
P_00000249d425f618 .param/l "lw" 0 5 10, C4<1100011>;
P_00000249d425f650 .param/l "nor_" 0 5 7, C4<0100111>;
P_00000249d425f688 .param/l "numofinst" 0 4 11, +C4<00000000000000000000000000011000>;
P_00000249d425f6c0 .param/l "opcodes" 0 4 12, C4<010000001000100100001010001110010000100100100110001001011001101010011010011100100111000000000000101100011110101110001001000101101000010100011000010100001100010000101010>;
P_00000249d425f6f8 .param/l "or_" 0 5 6, C4<0100101>;
P_00000249d425f730 .param/l "ori" 0 5 10, C4<1001101>;
P_00000249d425f768 .param/l "sgt" 0 5 8, C4<0101011>;
P_00000249d425f7a0 .param/l "sll" 0 5 7, C4<0000000>;
P_00000249d425f7d8 .param/l "slt" 0 5 8, C4<0101010>;
P_00000249d425f810 .param/l "slti" 0 5 10, C4<1101010>;
P_00000249d425f848 .param/l "srl" 0 5 7, C4<0000010>;
P_00000249d425f880 .param/l "sub" 0 5 6, C4<0100010>;
P_00000249d425f8b8 .param/l "subu" 0 5 6, C4<0100011>;
P_00000249d425f8f0 .param/l "sw" 0 5 10, C4<1101011>;
P_00000249d425f928 .param/l "xor_" 0 5 7, C4<0100110>;
P_00000249d425f960 .param/l "xori" 0 5 10, C4<1001110>;
L_00000249d42437e0 .functor OR 1, L_00000249d42d4cf0, L_00000249d42d6af0, C4<0>, C4<0>;
L_00000249d4243e70 .functor OR 1, L_00000249d42437e0, L_00000249d42d53d0, C4<0>, C4<0>;
L_00000249d4244110 .functor OR 1, L_00000249d4243e70, L_00000249d42d6c30, C4<0>, C4<0>;
L_00000249d4243a80 .functor OR 1, L_00000249d4244110, L_00000249d42d6f50, C4<0>, C4<0>;
L_00000249d4244180 .functor OR 1, L_00000249d4243a80, L_00000249d42d5f10, C4<0>, C4<0>;
L_00000249d42435b0 .functor OR 1, L_00000249d4244180, L_00000249d42d5290, C4<0>, C4<0>;
L_00000249d4243690 .functor OR 1, L_00000249d42435b0, L_00000249d42d5470, C4<0>, C4<0>;
L_00000249d42438c0 .functor OR 1, L_00000249d4243690, L_00000249d42d5650, C4<0>, C4<0>;
L_00000249d4243770 .functor OR 1, L_00000249d42438c0, L_00000249d42d51f0, C4<0>, C4<0>;
L_00000249d4243930 .functor OR 1, L_00000249d4243770, L_00000249d42d58d0, C4<0>, C4<0>;
L_00000249d4202590 .functor OR 1, L_00000249d4243930, L_00000249d42d6b90, C4<0>, C4<0>;
L_00000249d410ca00 .functor OR 1, L_00000249d4202590, L_00000249d42d56f0, C4<0>, C4<0>;
L_00000249d42026e0 .functor OR 1, L_00000249d410ca00, L_00000249d42d69b0, C4<0>, C4<0>;
L_00000249d4321670 .functor OR 1, L_00000249d42026e0, L_00000249d42d6410, C4<0>, C4<0>;
L_00000249d4320bf0 .functor OR 1, L_00000249d4321670, L_00000249d42d5fb0, C4<0>, C4<0>;
L_00000249d4321440 .functor OR 1, L_00000249d4320bf0, L_00000249d42d65f0, C4<0>, C4<0>;
L_00000249d4320f70 .functor OR 1, L_00000249d4321440, L_00000249d42d5790, C4<0>, C4<0>;
L_00000249d4320f00 .functor OR 1, L_00000249d4320f70, L_00000249d42d5970, C4<0>, C4<0>;
L_00000249d4321130 .functor OR 1, L_00000249d4320f00, L_00000249d42d5a10, C4<0>, C4<0>;
L_00000249d4321590 .functor OR 1, L_00000249d4321130, L_00000249d42d6d70, C4<0>, C4<0>;
L_00000249d43214b0 .functor OR 1, L_00000249d4321590, L_00000249d42d47f0, C4<0>, C4<0>;
L_00000249d4320a30 .functor OR 1, L_00000249d43214b0, L_00000249d42d5b50, C4<0>, C4<0>;
L_00000249d4320e90 .functor OR 1, L_00000249d4320a30, L_00000249d42d4e30, C4<0>, C4<0>;
L_00000249d4321050 .functor OR 1, L_00000249d4320e90, L_00000249d42d5bf0, C4<0>, C4<0>;
L_00000249d4321280 .functor BUFZ 1, L_00000249d42d4f70, C4<0>, C4<0>, C4<0>;
L_00000249d4320870 .functor BUFZ 1, L_00000249d42d4f70, C4<0>, C4<0>, C4<0>;
L_00000249d4320b80 .functor BUFZ 1, L_00000249d42d4f70, C4<0>, C4<0>, C4<0>;
v00000249d425d4f0_0 .net "EX_FLUSH", 0 0, L_00000249d4320870;  alias, 1 drivers
v00000249d425e170_0 .net "ID_PC", 31 0, v00000249d42c8d60_0;  alias, 1 drivers
v00000249d425dbd0_0 .net "ID_opcode", 6 0, v00000249d42c9580_0;  alias, 1 drivers
v00000249d425da90_0 .net "MEM_FLUSH", 0 0, L_00000249d4320b80;  alias, 1 drivers
L_00000249d42d87a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000249d425dd10_0 .net/2u *"_ivl_0", 0 0, L_00000249d42d87a8;  1 drivers
v00000249d425e670_0 .net *"_ivl_101", 0 0, L_00000249d4321440;  1 drivers
L_00000249d42d8cb8 .functor BUFT 1, C4<1000101>, C4<0>, C4<0>, C4<0>;
v00000249d425d9f0_0 .net/2u *"_ivl_102", 6 0, L_00000249d42d8cb8;  1 drivers
v00000249d425cc30_0 .net *"_ivl_104", 0 0, L_00000249d42d5790;  1 drivers
v00000249d425e2b0_0 .net *"_ivl_107", 0 0, L_00000249d4320f70;  1 drivers
L_00000249d42d8d00 .functor BUFT 1, C4<1000010>, C4<0>, C4<0>, C4<0>;
v00000249d425e5d0_0 .net/2u *"_ivl_108", 6 0, L_00000249d42d8d00;  1 drivers
v00000249d425d310_0 .net *"_ivl_11", 0 0, L_00000249d42437e0;  1 drivers
v00000249d425e350_0 .net *"_ivl_110", 0 0, L_00000249d42d5970;  1 drivers
v00000249d425db30_0 .net *"_ivl_113", 0 0, L_00000249d4320f00;  1 drivers
L_00000249d42d8d48 .functor BUFT 1, C4<1000011>, C4<0>, C4<0>, C4<0>;
v00000249d425e0d0_0 .net/2u *"_ivl_114", 6 0, L_00000249d42d8d48;  1 drivers
v00000249d425df90_0 .net *"_ivl_116", 0 0, L_00000249d42d5a10;  1 drivers
v00000249d425d770_0 .net *"_ivl_119", 0 0, L_00000249d4321130;  1 drivers
L_00000249d42d8880 .functor BUFT 1, C4<0100001>, C4<0>, C4<0>, C4<0>;
v00000249d425d590_0 .net/2u *"_ivl_12", 6 0, L_00000249d42d8880;  1 drivers
L_00000249d42d8d90 .functor BUFT 1, C4<0001000>, C4<0>, C4<0>, C4<0>;
v00000249d425d450_0 .net/2u *"_ivl_120", 6 0, L_00000249d42d8d90;  1 drivers
v00000249d425e210_0 .net *"_ivl_122", 0 0, L_00000249d42d6d70;  1 drivers
v00000249d425e3f0_0 .net *"_ivl_125", 0 0, L_00000249d4321590;  1 drivers
L_00000249d42d8dd8 .functor BUFT 1, C4<0101010>, C4<0>, C4<0>, C4<0>;
v00000249d425c9b0_0 .net/2u *"_ivl_126", 6 0, L_00000249d42d8dd8;  1 drivers
v00000249d425e490_0 .net *"_ivl_128", 0 0, L_00000249d42d47f0;  1 drivers
v00000249d425e710_0 .net *"_ivl_131", 0 0, L_00000249d43214b0;  1 drivers
L_00000249d42d8e20 .functor BUFT 1, C4<0101011>, C4<0>, C4<0>, C4<0>;
v00000249d425d8b0_0 .net/2u *"_ivl_132", 6 0, L_00000249d42d8e20;  1 drivers
v00000249d425cf50_0 .net *"_ivl_134", 0 0, L_00000249d42d5b50;  1 drivers
v00000249d425e7b0_0 .net *"_ivl_137", 0 0, L_00000249d4320a30;  1 drivers
L_00000249d42d8e68 .functor BUFT 1, C4<1101010>, C4<0>, C4<0>, C4<0>;
v00000249d425ca50_0 .net/2u *"_ivl_138", 6 0, L_00000249d42d8e68;  1 drivers
v00000249d425d270_0 .net *"_ivl_14", 0 0, L_00000249d42d53d0;  1 drivers
v00000249d425d090_0 .net *"_ivl_140", 0 0, L_00000249d42d4e30;  1 drivers
v00000249d425d810_0 .net *"_ivl_143", 0 0, L_00000249d4320e90;  1 drivers
L_00000249d42d8eb0 .functor BUFT 1, C4<1111111>, C4<0>, C4<0>, C4<0>;
v00000249d425c910_0 .net/2u *"_ivl_144", 6 0, L_00000249d42d8eb0;  1 drivers
v00000249d425d3b0_0 .net *"_ivl_146", 0 0, L_00000249d42d5bf0;  1 drivers
v00000249d425caf0_0 .net *"_ivl_149", 0 0, L_00000249d4321050;  1 drivers
L_00000249d42d8ef8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000249d425cb90_0 .net/2u *"_ivl_150", 0 0, L_00000249d42d8ef8;  1 drivers
L_00000249d42d8f40 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000249d425ccd0_0 .net/2u *"_ivl_152", 0 0, L_00000249d42d8f40;  1 drivers
v00000249d425d630_0 .net *"_ivl_154", 0 0, L_00000249d42d4ed0;  1 drivers
v00000249d425cd70_0 .net *"_ivl_17", 0 0, L_00000249d4243e70;  1 drivers
L_00000249d42d88c8 .functor BUFT 1, C4<0100011>, C4<0>, C4<0>, C4<0>;
v00000249d425ce10_0 .net/2u *"_ivl_18", 6 0, L_00000249d42d88c8;  1 drivers
L_00000249d42d87f0 .functor BUFT 1, C4<0100000>, C4<0>, C4<0>, C4<0>;
v00000249d425ddb0_0 .net/2u *"_ivl_2", 6 0, L_00000249d42d87f0;  1 drivers
v00000249d425e030_0 .net *"_ivl_20", 0 0, L_00000249d42d6c30;  1 drivers
v00000249d425d6d0_0 .net *"_ivl_23", 0 0, L_00000249d4244110;  1 drivers
L_00000249d42d8910 .functor BUFT 1, C4<1001000>, C4<0>, C4<0>, C4<0>;
v00000249d425d950_0 .net/2u *"_ivl_24", 6 0, L_00000249d42d8910;  1 drivers
v00000249d425ceb0_0 .net *"_ivl_26", 0 0, L_00000249d42d6f50;  1 drivers
v00000249d425de50_0 .net *"_ivl_29", 0 0, L_00000249d4243a80;  1 drivers
L_00000249d42d8958 .functor BUFT 1, C4<0100100>, C4<0>, C4<0>, C4<0>;
v00000249d425cff0_0 .net/2u *"_ivl_30", 6 0, L_00000249d42d8958;  1 drivers
v00000249d425dc70_0 .net *"_ivl_32", 0 0, L_00000249d42d5f10;  1 drivers
v00000249d425def0_0 .net *"_ivl_35", 0 0, L_00000249d4244180;  1 drivers
L_00000249d42d89a0 .functor BUFT 1, C4<1001100>, C4<0>, C4<0>, C4<0>;
v00000249d425d130_0 .net/2u *"_ivl_36", 6 0, L_00000249d42d89a0;  1 drivers
v00000249d425d1d0_0 .net *"_ivl_38", 0 0, L_00000249d42d5290;  1 drivers
v00000249d423f240_0 .net *"_ivl_4", 0 0, L_00000249d42d4cf0;  1 drivers
v00000249d423f060_0 .net *"_ivl_41", 0 0, L_00000249d42435b0;  1 drivers
L_00000249d42d89e8 .functor BUFT 1, C4<0100101>, C4<0>, C4<0>, C4<0>;
v00000249d423eca0_0 .net/2u *"_ivl_42", 6 0, L_00000249d42d89e8;  1 drivers
v00000249d423ede0_0 .net *"_ivl_44", 0 0, L_00000249d42d5470;  1 drivers
v00000249d4203be0_0 .net *"_ivl_47", 0 0, L_00000249d4243690;  1 drivers
L_00000249d42d8a30 .functor BUFT 1, C4<1001101>, C4<0>, C4<0>, C4<0>;
v00000249d4204180_0 .net/2u *"_ivl_48", 6 0, L_00000249d42d8a30;  1 drivers
v00000249d4204220_0 .net *"_ivl_50", 0 0, L_00000249d42d5650;  1 drivers
v00000249d4204400_0 .net *"_ivl_53", 0 0, L_00000249d42438c0;  1 drivers
L_00000249d42d8a78 .functor BUFT 1, C4<0100110>, C4<0>, C4<0>, C4<0>;
v00000249d42b05a0_0 .net/2u *"_ivl_54", 6 0, L_00000249d42d8a78;  1 drivers
v00000249d42b0d20_0 .net *"_ivl_56", 0 0, L_00000249d42d51f0;  1 drivers
v00000249d42b0460_0 .net *"_ivl_59", 0 0, L_00000249d4243770;  1 drivers
L_00000249d42d8838 .functor BUFT 1, C4<0100010>, C4<0>, C4<0>, C4<0>;
v00000249d42b15e0_0 .net/2u *"_ivl_6", 6 0, L_00000249d42d8838;  1 drivers
L_00000249d42d8ac0 .functor BUFT 1, C4<1001110>, C4<0>, C4<0>, C4<0>;
v00000249d42b0a00_0 .net/2u *"_ivl_60", 6 0, L_00000249d42d8ac0;  1 drivers
v00000249d42b1040_0 .net *"_ivl_62", 0 0, L_00000249d42d58d0;  1 drivers
v00000249d42b0500_0 .net *"_ivl_65", 0 0, L_00000249d4243930;  1 drivers
L_00000249d42d8b08 .functor BUFT 1, C4<0100111>, C4<0>, C4<0>, C4<0>;
v00000249d42b17c0_0 .net/2u *"_ivl_66", 6 0, L_00000249d42d8b08;  1 drivers
v00000249d42b0000_0 .net *"_ivl_68", 0 0, L_00000249d42d6b90;  1 drivers
v00000249d42afd80_0 .net *"_ivl_71", 0 0, L_00000249d4202590;  1 drivers
L_00000249d42d8b50 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v00000249d42afc40_0 .net/2u *"_ivl_72", 6 0, L_00000249d42d8b50;  1 drivers
v00000249d42b10e0_0 .net *"_ivl_74", 0 0, L_00000249d42d56f0;  1 drivers
v00000249d42aff60_0 .net *"_ivl_77", 0 0, L_00000249d410ca00;  1 drivers
L_00000249d42d8b98 .functor BUFT 1, C4<0000010>, C4<0>, C4<0>, C4<0>;
v00000249d42b1180_0 .net/2u *"_ivl_78", 6 0, L_00000249d42d8b98;  1 drivers
v00000249d42b12c0_0 .net *"_ivl_8", 0 0, L_00000249d42d6af0;  1 drivers
v00000249d42afe20_0 .net *"_ivl_80", 0 0, L_00000249d42d69b0;  1 drivers
v00000249d42b0640_0 .net *"_ivl_83", 0 0, L_00000249d42026e0;  1 drivers
L_00000249d42d8be0 .functor BUFT 1, C4<1100011>, C4<0>, C4<0>, C4<0>;
v00000249d42afec0_0 .net/2u *"_ivl_84", 6 0, L_00000249d42d8be0;  1 drivers
v00000249d42b00a0_0 .net *"_ivl_86", 0 0, L_00000249d42d6410;  1 drivers
v00000249d42b0140_0 .net *"_ivl_89", 0 0, L_00000249d4321670;  1 drivers
L_00000249d42d8c28 .functor BUFT 1, C4<1101011>, C4<0>, C4<0>, C4<0>;
v00000249d42b1680_0 .net/2u *"_ivl_90", 6 0, L_00000249d42d8c28;  1 drivers
v00000249d42b1360_0 .net *"_ivl_92", 0 0, L_00000249d42d5fb0;  1 drivers
v00000249d42b0dc0_0 .net *"_ivl_95", 0 0, L_00000249d4320bf0;  1 drivers
L_00000249d42d8c70 .functor BUFT 1, C4<1000100>, C4<0>, C4<0>, C4<0>;
v00000249d42b0fa0_0 .net/2u *"_ivl_96", 6 0, L_00000249d42d8c70;  1 drivers
v00000249d42b0e60_0 .net *"_ivl_98", 0 0, L_00000249d42d65f0;  1 drivers
v00000249d42b0280_0 .net "clk", 0 0, L_00000249d4243a10;  alias, 1 drivers
v00000249d42b0320_0 .net "excep_flag", 0 0, L_00000249d42d4f70;  alias, 1 drivers
v00000249d42b0f00_0 .net "id_flush", 0 0, L_00000249d4321280;  alias, 1 drivers
v00000249d42b06e0_0 .net "rst", 0 0, v00000249d42d6a50_0;  alias, 1 drivers
L_00000249d42d4cf0 .cmp/eq 7, v00000249d42c9580_0, L_00000249d42d87f0;
L_00000249d42d6af0 .cmp/eq 7, v00000249d42c9580_0, L_00000249d42d8838;
L_00000249d42d53d0 .cmp/eq 7, v00000249d42c9580_0, L_00000249d42d8880;
L_00000249d42d6c30 .cmp/eq 7, v00000249d42c9580_0, L_00000249d42d88c8;
L_00000249d42d6f50 .cmp/eq 7, v00000249d42c9580_0, L_00000249d42d8910;
L_00000249d42d5f10 .cmp/eq 7, v00000249d42c9580_0, L_00000249d42d8958;
L_00000249d42d5290 .cmp/eq 7, v00000249d42c9580_0, L_00000249d42d89a0;
L_00000249d42d5470 .cmp/eq 7, v00000249d42c9580_0, L_00000249d42d89e8;
L_00000249d42d5650 .cmp/eq 7, v00000249d42c9580_0, L_00000249d42d8a30;
L_00000249d42d51f0 .cmp/eq 7, v00000249d42c9580_0, L_00000249d42d8a78;
L_00000249d42d58d0 .cmp/eq 7, v00000249d42c9580_0, L_00000249d42d8ac0;
L_00000249d42d6b90 .cmp/eq 7, v00000249d42c9580_0, L_00000249d42d8b08;
L_00000249d42d56f0 .cmp/eq 7, v00000249d42c9580_0, L_00000249d42d8b50;
L_00000249d42d69b0 .cmp/eq 7, v00000249d42c9580_0, L_00000249d42d8b98;
L_00000249d42d6410 .cmp/eq 7, v00000249d42c9580_0, L_00000249d42d8be0;
L_00000249d42d5fb0 .cmp/eq 7, v00000249d42c9580_0, L_00000249d42d8c28;
L_00000249d42d65f0 .cmp/eq 7, v00000249d42c9580_0, L_00000249d42d8c70;
L_00000249d42d5790 .cmp/eq 7, v00000249d42c9580_0, L_00000249d42d8cb8;
L_00000249d42d5970 .cmp/eq 7, v00000249d42c9580_0, L_00000249d42d8d00;
L_00000249d42d5a10 .cmp/eq 7, v00000249d42c9580_0, L_00000249d42d8d48;
L_00000249d42d6d70 .cmp/eq 7, v00000249d42c9580_0, L_00000249d42d8d90;
L_00000249d42d47f0 .cmp/eq 7, v00000249d42c9580_0, L_00000249d42d8dd8;
L_00000249d42d5b50 .cmp/eq 7, v00000249d42c9580_0, L_00000249d42d8e20;
L_00000249d42d4e30 .cmp/eq 7, v00000249d42c9580_0, L_00000249d42d8e68;
L_00000249d42d5bf0 .cmp/eq 7, v00000249d42c9580_0, L_00000249d42d8eb0;
L_00000249d42d4ed0 .functor MUXZ 1, L_00000249d42d8f40, L_00000249d42d8ef8, L_00000249d4321050, C4<>;
L_00000249d42d4f70 .functor MUXZ 1, L_00000249d42d4ed0, L_00000249d42d87a8, v00000249d42d6a50_0, C4<>;
S_00000249d4112990 .scope module, "ex_mem_buffer" "EX_MEM_buffer" 3 88, 6 2 0, S_00000249d425ec50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "EX_ALU_OUT";
    .port_info 1 /INPUT 32 "EX_rs2";
    .port_info 2 /INPUT 5 "EX_rs1_ind";
    .port_info 3 /INPUT 5 "EX_rs2_ind";
    .port_info 4 /INPUT 5 "EX_rd_ind";
    .port_info 5 /INPUT 32 "EX_PC";
    .port_info 6 /INPUT 32 "EX_INST";
    .port_info 7 /INPUT 7 "EX_opcode";
    .port_info 8 /INPUT 1 "EX_memread";
    .port_info 9 /INPUT 1 "EX_memwrite";
    .port_info 10 /INPUT 1 "EX_regwrite";
    .port_info 11 /INPUT 1 "EX_FLUSH";
    .port_info 12 /INPUT 1 "clk";
    .port_info 13 /OUTPUT 32 "MEM_ALU_OUT";
    .port_info 14 /OUTPUT 32 "MEM_rs2";
    .port_info 15 /OUTPUT 5 "MEM_rs1_ind";
    .port_info 16 /OUTPUT 5 "MEM_rs2_ind";
    .port_info 17 /OUTPUT 5 "MEM_rd_ind";
    .port_info 18 /OUTPUT 32 "MEM_PC";
    .port_info 19 /OUTPUT 32 "MEM_INST";
    .port_info 20 /OUTPUT 7 "MEM_opcode";
    .port_info 21 /OUTPUT 1 "MEM_memread";
    .port_info 22 /OUTPUT 1 "MEM_memwrite";
    .port_info 23 /OUTPUT 1 "MEM_regwrite";
    .port_info 24 /INPUT 1 "rst";
v00000249d42b0b40_0 .net "EX_ALU_OUT", 31 0, v00000249d42b1bb0_0;  alias, 1 drivers
v00000249d42b0aa0_0 .net "EX_FLUSH", 0 0, L_00000249d4320870;  alias, 1 drivers
v00000249d42b1220_0 .net "EX_INST", 31 0, v00000249d42bd0d0_0;  alias, 1 drivers
v00000249d42b1860_0 .net "EX_PC", 31 0, v00000249d42bd490_0;  alias, 1 drivers
v00000249d42b01e0_0 .net "EX_memread", 0 0, v00000249d42be110_0;  alias, 1 drivers
v00000249d42b1400_0 .net "EX_memwrite", 0 0, v00000249d42bd7b0_0;  alias, 1 drivers
v00000249d42b03c0_0 .net "EX_opcode", 6 0, v00000249d42bd850_0;  alias, 1 drivers
v00000249d42b1540_0 .net "EX_rd_ind", 4 0, v00000249d42bd8f0_0;  alias, 1 drivers
v00000249d42b14a0_0 .net "EX_regwrite", 0 0, v00000249d42c0ee0_0;  alias, 1 drivers
v00000249d42b1720_0 .net "EX_rs1_ind", 4 0, v00000249d42c0d00_0;  alias, 1 drivers
v00000249d42b0780_0 .net "EX_rs2", 31 0, v00000249d42b2dd0_0;  alias, 1 drivers
v00000249d42b0820_0 .net "EX_rs2_ind", 4 0, v00000249d42c0580_0;  alias, 1 drivers
v00000249d42b08c0_0 .var "MEM_ALU_OUT", 31 0;
v00000249d42b0960_0 .var "MEM_INST", 31 0;
v00000249d42b0be0_0 .var "MEM_PC", 31 0;
v00000249d42b1900_0 .var "MEM_memread", 0 0;
v00000249d42b0c80_0 .var "MEM_memwrite", 0 0;
v00000249d42afa60_0 .var "MEM_opcode", 6 0;
v00000249d42afb00_0 .var "MEM_rd_ind", 4 0;
v00000249d42afba0_0 .var "MEM_regwrite", 0 0;
v00000249d42afce0_0 .var "MEM_rs1_ind", 4 0;
v00000249d42b1c50_0 .var "MEM_rs2", 31 0;
v00000249d42b2470_0 .var "MEM_rs2_ind", 4 0;
v00000249d42b28d0_0 .net "clk", 0 0, L_00000249d4243a10;  alias, 1 drivers
v00000249d42b2290_0 .net "rst", 0 0, v00000249d42d6a50_0;  alias, 1 drivers
E_00000249d42310b0/0 .event negedge, v00000249d42b0280_0;
E_00000249d42310b0/1 .event posedge, v00000249d42b06e0_0;
E_00000249d42310b0 .event/or E_00000249d42310b0/0, E_00000249d42310b0/1;
S_00000249d4146920 .scope module, "ex_stage" "EX_stage" 3 79, 7 3 0, S_00000249d425ec50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "EX_PFC";
    .port_info 2 /OUTPUT 32 "EX_PFC_to_IF";
    .port_info 3 /INPUT 7 "opcode";
    .port_info 4 /INPUT 32 "ex_haz";
    .port_info 5 /INPUT 32 "mem_haz";
    .port_info 6 /INPUT 32 "rs1";
    .port_info 7 /INPUT 32 "imm";
    .port_info 8 /INPUT 5 "rs1_ind";
    .port_info 9 /INPUT 5 "rs2_ind";
    .port_info 10 /INPUT 2 "alu_selA";
    .port_info 11 /INPUT 3 "alu_selB";
    .port_info 12 /INPUT 2 "store_rs2_forward";
    .port_info 13 /INOUT 1 "reg_write";
    .port_info 14 /INOUT 1 "mem_read";
    .port_info 15 /INOUT 1 "mem_write";
    .port_info 16 /INPUT 32 "rs2_in";
    .port_info 17 /OUTPUT 32 "rs2_out";
    .port_info 18 /OUTPUT 32 "alu_out";
    .port_info 19 /OUTPUT 1 "Wrong_prediction";
P_00000249d42b3a30 .param/l "add" 0 5 6, C4<0100000>;
P_00000249d42b3a68 .param/l "addi" 0 5 10, C4<1001000>;
P_00000249d42b3aa0 .param/l "addu" 0 5 6, C4<0100001>;
P_00000249d42b3ad8 .param/l "and_" 0 5 6, C4<0100100>;
P_00000249d42b3b10 .param/l "andi" 0 5 10, C4<1001100>;
P_00000249d42b3b48 .param/l "beq" 0 5 10, C4<1000100>;
P_00000249d42b3b80 .param/l "bne" 0 5 10, C4<1000101>;
P_00000249d42b3bb8 .param/l "hlt_inst" 0 5 14, C4<1111111>;
P_00000249d42b3bf0 .param/l "j" 0 5 12, C4<1000010>;
P_00000249d42b3c28 .param/l "jal" 0 5 12, C4<1000011>;
P_00000249d42b3c60 .param/l "jr" 0 5 8, C4<0001000>;
P_00000249d42b3c98 .param/l "lw" 0 5 10, C4<1100011>;
P_00000249d42b3cd0 .param/l "nor_" 0 5 7, C4<0100111>;
P_00000249d42b3d08 .param/l "or_" 0 5 6, C4<0100101>;
P_00000249d42b3d40 .param/l "ori" 0 5 10, C4<1001101>;
P_00000249d42b3d78 .param/l "sgt" 0 5 8, C4<0101011>;
P_00000249d42b3db0 .param/l "sll" 0 5 7, C4<0000000>;
P_00000249d42b3de8 .param/l "slt" 0 5 8, C4<0101010>;
P_00000249d42b3e20 .param/l "slti" 0 5 10, C4<1101010>;
P_00000249d42b3e58 .param/l "srl" 0 5 7, C4<0000010>;
P_00000249d42b3e90 .param/l "sub" 0 5 6, C4<0100010>;
P_00000249d42b3ec8 .param/l "subu" 0 5 6, C4<0100011>;
P_00000249d42b3f00 .param/l "sw" 0 5 10, C4<1101011>;
P_00000249d42b3f38 .param/l "xor_" 0 5 7, C4<0100110>;
P_00000249d42b3f70 .param/l "xori" 0 5 10, C4<1001110>;
L_00000249d4320b10 .functor AND 1, L_00000249d42d85d0, L_00000249d42d7bd0, C4<1>, C4<1>;
L_00000249d4321520 .functor AND 1, L_00000249d42d7ef0, L_00000249d42d7c70, C4<1>, C4<1>;
L_00000249d43216e0 .functor OR 1, L_00000249d4320b10, L_00000249d4321520, C4<0>, C4<0>;
L_00000249d4320db0 .functor OR 1, L_00000249d43216e0, L_00000249d42d82b0, C4<0>, C4<0>;
v00000249d42b2bf0_0 .net "CF", 0 0, v00000249d42b2c90_0;  1 drivers
v00000249d42b20b0_0 .net "EX_PFC", 31 0, v00000249d42bd030_0;  alias, 1 drivers
v00000249d42b1e30_0 .net "EX_PFC_to_IF", 31 0, L_00000249d42d7b30;  alias, 1 drivers
v00000249d42b30f0_0 .net "Wrong_prediction", 0 0, L_00000249d4320db0;  alias, 1 drivers
v00000249d42b2d30_0 .net "ZF", 0 0, L_00000249d4320aa0;  1 drivers
v00000249d42b34b0_0 .net *"_ivl_10", 0 0, L_00000249d42d6ff0;  1 drivers
L_00000249d42d9768 .functor BUFT 1, C4<1000100>, C4<0>, C4<0>, C4<0>;
v00000249d42b3190_0 .net/2u *"_ivl_16", 6 0, L_00000249d42d9768;  1 drivers
v00000249d42b3690_0 .net *"_ivl_18", 0 0, L_00000249d42d85d0;  1 drivers
v00000249d42b3550_0 .net *"_ivl_20", 0 0, L_00000249d42d7bd0;  1 drivers
v00000249d42b35f0_0 .net *"_ivl_23", 0 0, L_00000249d4320b10;  1 drivers
L_00000249d42d97b0 .functor BUFT 1, C4<1000101>, C4<0>, C4<0>, C4<0>;
v00000249d42b3910_0 .net/2u *"_ivl_24", 6 0, L_00000249d42d97b0;  1 drivers
v00000249d42b1a70_0 .net *"_ivl_26", 0 0, L_00000249d42d7ef0;  1 drivers
v00000249d42b2150_0 .net *"_ivl_28", 0 0, L_00000249d42d7c70;  1 drivers
v00000249d42b2010_0 .net *"_ivl_31", 0 0, L_00000249d4321520;  1 drivers
v00000249d42b26f0_0 .net *"_ivl_33", 0 0, L_00000249d43216e0;  1 drivers
L_00000249d42d97f8 .functor BUFT 1, C4<0001000>, C4<0>, C4<0>, C4<0>;
v00000249d42bdd50_0 .net/2u *"_ivl_34", 6 0, L_00000249d42d97f8;  1 drivers
v00000249d42be250_0 .net *"_ivl_36", 0 0, L_00000249d42d82b0;  1 drivers
L_00000249d42d96d8 .functor BUFT 1, C4<0001000>, C4<0>, C4<0>, C4<0>;
v00000249d42bc9f0_0 .net/2u *"_ivl_8", 6 0, L_00000249d42d96d8;  1 drivers
v00000249d42bcdb0_0 .net "alu_op", 3 0, v00000249d42b2f10_0;  1 drivers
v00000249d42bda30_0 .net "alu_out", 31 0, v00000249d42b1bb0_0;  alias, 1 drivers
v00000249d42be1b0_0 .net "alu_selA", 1 0, v00000249d42bdcb0_0;  alias, 1 drivers
v00000249d42bde90_0 .net "alu_selB", 2 0, v00000249d42bc590_0;  alias, 1 drivers
v00000249d42bd990_0 .net "ex_haz", 31 0, v00000249d42c6e20_0;  alias, 1 drivers
v00000249d42be070_0 .net "imm", 31 0, v00000249d42bd710_0;  alias, 1 drivers
v00000249d42bd170_0 .net "mem_haz", 31 0, v00000249d42d2540_0;  alias, 1 drivers
v00000249d42bdfd0_0 .net "mem_read", 0 0, v00000249d42be110_0;  alias, 1 drivers
v00000249d42bdb70_0 .net "mem_write", 0 0, v00000249d42bd7b0_0;  alias, 1 drivers
v00000249d42be2f0_0 .net "opcode", 6 0, v00000249d42bd850_0;  alias, 1 drivers
v00000249d42bcd10_0 .net "oper1", 31 0, v00000249d42b3870_0;  1 drivers
v00000249d42bd210_0 .net "oper2", 31 0, v00000249d42b32d0_0;  1 drivers
v00000249d42bc770_0 .net "pc", 31 0, v00000249d42bd490_0;  alias, 1 drivers
v00000249d42bd2b0_0 .net "reg_write", 0 0, v00000249d42c0ee0_0;  alias, 1 drivers
v00000249d42bce50_0 .net "rs1", 31 0, v00000249d42bfea0_0;  alias, 1 drivers
v00000249d42bd530_0 .net "rs1_ind", 4 0, v00000249d42c0d00_0;  alias, 1 drivers
v00000249d42bcef0_0 .net "rs2_in", 31 0, v00000249d42c01c0_0;  alias, 1 drivers
v00000249d42bd5d0_0 .net "rs2_ind", 4 0, v00000249d42c0580_0;  alias, 1 drivers
v00000249d42be430_0 .net "rs2_out", 31 0, v00000249d42b2dd0_0;  alias, 1 drivers
v00000249d42bdf30_0 .net "store_rs2_forward", 1 0, v00000249d42bcb30_0;  alias, 1 drivers
L_00000249d42d6ff0 .cmp/eq 7, v00000249d42bd850_0, L_00000249d42d96d8;
L_00000249d42d7b30 .functor MUXZ 32, v00000249d42bd030_0, v00000249d42b3870_0, L_00000249d42d6ff0, C4<>;
L_00000249d42d85d0 .cmp/eq 7, v00000249d42bd850_0, L_00000249d42d9768;
L_00000249d42d7bd0 .cmp/ne 32, v00000249d42b3870_0, v00000249d42b32d0_0;
L_00000249d42d7ef0 .cmp/eq 7, v00000249d42bd850_0, L_00000249d42d97b0;
L_00000249d42d7c70 .cmp/eq 32, v00000249d42b3870_0, v00000249d42b32d0_0;
L_00000249d42d82b0 .cmp/eq 7, v00000249d42bd850_0, L_00000249d42d97f8;
S_00000249d4146ab0 .scope module, "alu" "ALU" 7 29, 8 1 0, S_00000249d4146920;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "res";
    .port_info 3 /OUTPUT 1 "ZF";
    .port_info 4 /OUTPUT 1 "CF";
    .port_info 5 /INPUT 4 "ALUOP";
P_00000249d42309f0 .param/l "bit_width" 0 8 3, +C4<00000000000000000000000000100000>;
L_00000249d4320aa0 .functor NOT 1, L_00000249d42d8670, C4<0>, C4<0>, C4<0>;
v00000249d42b2330_0 .net "A", 31 0, v00000249d42b3870_0;  alias, 1 drivers
v00000249d42b2fb0_0 .net "ALUOP", 3 0, v00000249d42b2f10_0;  alias, 1 drivers
v00000249d42b2510_0 .net "B", 31 0, v00000249d42b32d0_0;  alias, 1 drivers
v00000249d42b2c90_0 .var "CF", 0 0;
v00000249d42b1b10_0 .net "ZF", 0 0, L_00000249d4320aa0;  alias, 1 drivers
v00000249d42b2e70_0 .net *"_ivl_1", 0 0, L_00000249d42d8670;  1 drivers
v00000249d42b1bb0_0 .var "res", 31 0;
E_00000249d42312b0 .event anyedge, v00000249d42b2fb0_0, v00000249d42b2330_0, v00000249d42b2510_0, v00000249d42b2c90_0;
L_00000249d42d8670 .reduce/or v00000249d42b1bb0_0;
S_00000249d4144410 .scope module, "alu_oper" "ALU_OPER" 7 31, 9 15 0, S_00000249d4146920;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /OUTPUT 4 "ALU_OP";
P_00000249d42b3fb0 .param/l "add" 0 5 6, C4<0100000>;
P_00000249d42b3fe8 .param/l "addi" 0 5 10, C4<1001000>;
P_00000249d42b4020 .param/l "addu" 0 5 6, C4<0100001>;
P_00000249d42b4058 .param/l "and_" 0 5 6, C4<0100100>;
P_00000249d42b4090 .param/l "andi" 0 5 10, C4<1001100>;
P_00000249d42b40c8 .param/l "beq" 0 5 10, C4<1000100>;
P_00000249d42b4100 .param/l "bne" 0 5 10, C4<1000101>;
P_00000249d42b4138 .param/l "hlt_inst" 0 5 14, C4<1111111>;
P_00000249d42b4170 .param/l "j" 0 5 12, C4<1000010>;
P_00000249d42b41a8 .param/l "jal" 0 5 12, C4<1000011>;
P_00000249d42b41e0 .param/l "jr" 0 5 8, C4<0001000>;
P_00000249d42b4218 .param/l "lw" 0 5 10, C4<1100011>;
P_00000249d42b4250 .param/l "nor_" 0 5 7, C4<0100111>;
P_00000249d42b4288 .param/l "or_" 0 5 6, C4<0100101>;
P_00000249d42b42c0 .param/l "ori" 0 5 10, C4<1001101>;
P_00000249d42b42f8 .param/l "sgt" 0 5 8, C4<0101011>;
P_00000249d42b4330 .param/l "sll" 0 5 7, C4<0000000>;
P_00000249d42b4368 .param/l "slt" 0 5 8, C4<0101010>;
P_00000249d42b43a0 .param/l "slti" 0 5 10, C4<1101010>;
P_00000249d42b43d8 .param/l "srl" 0 5 7, C4<0000010>;
P_00000249d42b4410 .param/l "sub" 0 5 6, C4<0100010>;
P_00000249d42b4448 .param/l "subu" 0 5 6, C4<0100011>;
P_00000249d42b4480 .param/l "sw" 0 5 10, C4<1101011>;
P_00000249d42b44b8 .param/l "xor_" 0 5 7, C4<0100110>;
P_00000249d42b44f0 .param/l "xori" 0 5 10, C4<1001110>;
v00000249d42b2f10_0 .var "ALU_OP", 3 0;
v00000249d42b3730_0 .net "opcode", 6 0, v00000249d42bd850_0;  alias, 1 drivers
E_00000249d4231130 .event anyedge, v00000249d42b03c0_0;
S_00000249d41445a0 .scope module, "alu_oper1" "MUX_4x1" 7 25, 10 1 0, S_00000249d4146920;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_00000249d42313f0 .param/l "bit_width" 0 10 2, +C4<00000000000000000000000000100000>;
v00000249d42b2b50_0 .net "ina", 31 0, v00000249d42bd490_0;  alias, 1 drivers
v00000249d42b3050_0 .net "inb", 31 0, v00000249d42c6e20_0;  alias, 1 drivers
v00000249d42b2790_0 .net "inc", 31 0, v00000249d42d2540_0;  alias, 1 drivers
v00000249d42b37d0_0 .net "ind", 31 0, v00000249d42bfea0_0;  alias, 1 drivers
v00000249d42b3870_0 .var "out", 31 0;
v00000249d42b3410_0 .net "sel", 1 0, v00000249d42bdcb0_0;  alias, 1 drivers
E_00000249d4230830/0 .event anyedge, v00000249d42b3410_0, v00000249d42b1860_0, v00000249d42b3050_0, v00000249d42b2790_0;
E_00000249d4230830/1 .event anyedge, v00000249d42b37d0_0;
E_00000249d4230830 .event/or E_00000249d4230830/0, E_00000249d4230830/1;
S_00000249d4143b00 .scope module, "alu_oper2" "MUX_8x1" 7 27, 11 3 0, S_00000249d4146920;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 32 "ine";
    .port_info 5 /INPUT 32 "inf";
    .port_info 6 /INPUT 32 "ing";
    .port_info 7 /INPUT 32 "inh";
    .port_info 8 /INPUT 3 "sel";
    .port_info 9 /OUTPUT 32 "out";
P_00000249d42304b0 .param/l "bit_with" 0 11 4, +C4<00000000000000000000000000100000>;
v00000249d42b2830_0 .net "ina", 31 0, v00000249d42bd710_0;  alias, 1 drivers
L_00000249d42d95b8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000249d42b1cf0_0 .net "inb", 31 0, L_00000249d42d95b8;  1 drivers
v00000249d42b25b0_0 .net "inc", 31 0, v00000249d42c6e20_0;  alias, 1 drivers
v00000249d42b2970_0 .net "ind", 31 0, v00000249d42d2540_0;  alias, 1 drivers
v00000249d42b1ed0_0 .net "ine", 31 0, v00000249d42c01c0_0;  alias, 1 drivers
L_00000249d42d9600 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000249d42b2a10_0 .net "inf", 31 0, L_00000249d42d9600;  1 drivers
L_00000249d42d9648 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000249d42b3230_0 .net "ing", 31 0, L_00000249d42d9648;  1 drivers
L_00000249d42d9690 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000249d42b1f70_0 .net "inh", 31 0, L_00000249d42d9690;  1 drivers
v00000249d42b32d0_0 .var "out", 31 0;
v00000249d42b23d0_0 .net "sel", 2 0, v00000249d42bc590_0;  alias, 1 drivers
E_00000249d4230530/0 .event anyedge, v00000249d42b23d0_0, v00000249d42b2830_0, v00000249d42b1cf0_0, v00000249d42b3050_0;
E_00000249d4230530/1 .event anyedge, v00000249d42b2790_0, v00000249d42b1ed0_0, v00000249d42b2a10_0, v00000249d42b3230_0;
E_00000249d4230530/2 .event anyedge, v00000249d42b1f70_0;
E_00000249d4230530 .event/or E_00000249d4230530/0, E_00000249d4230530/1, E_00000249d4230530/2;
S_00000249d4143c90 .scope module, "store_rs2_mux" "MUX_4x1" 7 35, 10 1 0, S_00000249d4146920;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_00000249d42305b0 .param/l "bit_width" 0 10 2, +C4<00000000000000000000000000100000>;
v00000249d42b2650_0 .net "ina", 31 0, v00000249d42c01c0_0;  alias, 1 drivers
v00000249d42b1d90_0 .net "inb", 31 0, v00000249d42c6e20_0;  alias, 1 drivers
v00000249d42b2ab0_0 .net "inc", 31 0, v00000249d42d2540_0;  alias, 1 drivers
L_00000249d42d9720 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000249d42b21f0_0 .net "ind", 31 0, L_00000249d42d9720;  1 drivers
v00000249d42b2dd0_0 .var "out", 31 0;
v00000249d42b3370_0 .net "sel", 1 0, v00000249d42bcb30_0;  alias, 1 drivers
E_00000249d4230630/0 .event anyedge, v00000249d42b3370_0, v00000249d42b1ed0_0, v00000249d42b3050_0, v00000249d42b2790_0;
E_00000249d4230630/1 .event anyedge, v00000249d42b21f0_0;
E_00000249d4230630 .event/or E_00000249d4230630/0, E_00000249d4230630/1;
S_00000249d4110710 .scope module, "fu" "forward_unit" 3 39, 12 2 0, S_00000249d425ec50;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "if_id_opcode";
    .port_info 1 /INPUT 5 "if_id_rs1";
    .port_info 2 /INPUT 5 "if_id_rs2";
    .port_info 3 /INPUT 7 "id_ex_opcode";
    .port_info 4 /INPUT 5 "id_ex_rs1";
    .port_info 5 /INPUT 5 "id_ex_rs2";
    .port_info 6 /INPUT 5 "id_ex_rd";
    .port_info 7 /INPUT 1 "id_ex_wr";
    .port_info 8 /INPUT 5 "ex_mem_rd";
    .port_info 9 /INPUT 1 "ex_mem_wr";
    .port_info 10 /INPUT 5 "mem_wb_rd";
    .port_info 11 /INPUT 1 "mem_wb_wr";
    .port_info 12 /OUTPUT 3 "sel_target_address_adder_mux_InDecodeStage";
    .port_info 13 /OUTPUT 2 "comparator_mux_selA";
    .port_info 14 /OUTPUT 2 "comparator_mux_selB";
    .port_info 15 /OUTPUT 2 "forwardA";
    .port_info 16 /OUTPUT 3 "forwardB";
    .port_info 17 /OUTPUT 2 "store_rs2_forward";
P_00000249d42be550 .param/l "add" 0 5 6, C4<0100000>;
P_00000249d42be588 .param/l "addi" 0 5 10, C4<1001000>;
P_00000249d42be5c0 .param/l "addu" 0 5 6, C4<0100001>;
P_00000249d42be5f8 .param/l "and_" 0 5 6, C4<0100100>;
P_00000249d42be630 .param/l "andi" 0 5 10, C4<1001100>;
P_00000249d42be668 .param/l "beq" 0 5 10, C4<1000100>;
P_00000249d42be6a0 .param/l "bit_width" 0 12 8, +C4<00000000000000000000000000100000>;
P_00000249d42be6d8 .param/l "bne" 0 5 10, C4<1000101>;
P_00000249d42be710 .param/l "hlt_inst" 0 5 14, C4<1111111>;
P_00000249d42be748 .param/l "j" 0 5 12, C4<1000010>;
P_00000249d42be780 .param/l "jal" 0 5 12, C4<1000011>;
P_00000249d42be7b8 .param/l "jr" 0 5 8, C4<0001000>;
P_00000249d42be7f0 .param/l "lw" 0 5 10, C4<1100011>;
P_00000249d42be828 .param/l "nor_" 0 5 7, C4<0100111>;
P_00000249d42be860 .param/l "or_" 0 5 6, C4<0100101>;
P_00000249d42be898 .param/l "ori" 0 5 10, C4<1001101>;
P_00000249d42be8d0 .param/l "sgt" 0 5 8, C4<0101011>;
P_00000249d42be908 .param/l "sll" 0 5 7, C4<0000000>;
P_00000249d42be940 .param/l "slt" 0 5 8, C4<0101010>;
P_00000249d42be978 .param/l "slti" 0 5 10, C4<1101010>;
P_00000249d42be9b0 .param/l "srl" 0 5 7, C4<0000010>;
P_00000249d42be9e8 .param/l "sub" 0 5 6, C4<0100010>;
P_00000249d42bea20 .param/l "subu" 0 5 6, C4<0100011>;
P_00000249d42bea58 .param/l "sw" 0 5 10, C4<1101011>;
P_00000249d42bea90 .param/l "xor_" 0 5 7, C4<0100110>;
P_00000249d42beac8 .param/l "xori" 0 5 10, C4<1001110>;
v00000249d42be390_0 .var "comparator_mux_selA", 1 0;
v00000249d42bdad0_0 .var "comparator_mux_selB", 1 0;
v00000249d42bd670_0 .net "ex_mem_rd", 4 0, v00000249d42afb00_0;  alias, 1 drivers
v00000249d42bca90_0 .net "ex_mem_wr", 0 0, v00000249d42afba0_0;  alias, 1 drivers
v00000249d42bdcb0_0 .var "forwardA", 1 0;
v00000249d42bc590_0 .var "forwardB", 2 0;
v00000249d42bc630_0 .net "id_ex_opcode", 6 0, v00000249d42bd850_0;  alias, 1 drivers
v00000249d42bc6d0_0 .net "id_ex_rd", 4 0, v00000249d42bd8f0_0;  alias, 1 drivers
v00000249d42bd350_0 .net "id_ex_rs1", 4 0, v00000249d42c0d00_0;  alias, 1 drivers
v00000249d42bd3f0_0 .net "id_ex_rs2", 4 0, v00000249d42c0580_0;  alias, 1 drivers
v00000249d42bcbd0_0 .net "id_ex_wr", 0 0, v00000249d42c0ee0_0;  alias, 1 drivers
v00000249d42bc810_0 .net "if_id_opcode", 6 0, v00000249d42c9580_0;  alias, 1 drivers
v00000249d42bddf0_0 .net "if_id_rs1", 4 0, v00000249d42c9760_0;  alias, 1 drivers
v00000249d42bdc10_0 .net "if_id_rs2", 4 0, v00000249d42c9800_0;  alias, 1 drivers
v00000249d42bc8b0_0 .net "mem_wb_rd", 4 0, v00000249d42d2cc0_0;  alias, 1 drivers
v00000249d42bc950_0 .net "mem_wb_wr", 0 0, v00000249d42d2ae0_0;  alias, 1 drivers
v00000249d42bcc70_0 .var "sel_target_address_adder_mux_InDecodeStage", 2 0;
v00000249d42bcb30_0 .var "store_rs2_forward", 1 0;
E_00000249d42305f0/0 .event anyedge, v00000249d42b14a0_0, v00000249d42b1540_0, v00000249d42bddf0_0, v00000249d42afba0_0;
E_00000249d42305f0/1 .event anyedge, v00000249d42afb00_0, v00000249d42bc950_0, v00000249d42bc8b0_0, v00000249d42bdc10_0;
E_00000249d42305f0 .event/or E_00000249d42305f0/0, E_00000249d42305f0/1;
E_00000249d4232170/0 .event anyedge, v00000249d425dbd0_0, v00000249d42b14a0_0, v00000249d42b1540_0, v00000249d42bddf0_0;
E_00000249d4232170/1 .event anyedge, v00000249d42afba0_0, v00000249d42afb00_0, v00000249d42bc950_0, v00000249d42bc8b0_0;
E_00000249d4232170 .event/or E_00000249d4232170/0, E_00000249d4232170/1;
E_00000249d4231930/0 .event anyedge, v00000249d42b03c0_0, v00000249d42afba0_0, v00000249d42afb00_0, v00000249d42b1720_0;
E_00000249d4231930/1 .event anyedge, v00000249d42bc950_0, v00000249d42bc8b0_0, v00000249d42b0820_0;
E_00000249d4231930 .event/or E_00000249d4231930/0, E_00000249d4231930/1;
S_00000249d41608d0 .scope module, "id_ex_buffer" "ID_EX_buffer" 3 71, 13 2 0, S_00000249d425ec50;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "ID_opcode";
    .port_info 1 /INPUT 5 "ID_rs1_ind";
    .port_info 2 /INPUT 5 "ID_rs2_ind";
    .port_info 3 /INPUT 5 "ID_rd_ind";
    .port_info 4 /INPUT 32 "ID_PC";
    .port_info 5 /INPUT 32 "ID_INST";
    .port_info 6 /INPUT 32 "ID_Immed";
    .port_info 7 /INPUT 32 "ID_rs1";
    .port_info 8 /INPUT 32 "ID_rs2";
    .port_info 9 /INPUT 1 "ID_regwrite";
    .port_info 10 /INPUT 1 "ID_memread";
    .port_info 11 /INPUT 1 "ID_memwrite";
    .port_info 12 /INPUT 1 "clk";
    .port_info 13 /INPUT 1 "ID_FLUSH";
    .port_info 14 /INPUT 32 "ID_PFC";
    .port_info 15 /OUTPUT 7 "EX_opcode";
    .port_info 16 /OUTPUT 5 "EX_rs1_ind";
    .port_info 17 /OUTPUT 5 "EX_rs2_ind";
    .port_info 18 /OUTPUT 5 "EX_rd_ind";
    .port_info 19 /OUTPUT 32 "EX_PC";
    .port_info 20 /OUTPUT 32 "EX_INST";
    .port_info 21 /OUTPUT 32 "EX_Immed";
    .port_info 22 /OUTPUT 32 "EX_rs1";
    .port_info 23 /OUTPUT 32 "EX_rs2";
    .port_info 24 /OUTPUT 1 "EX_regwrite";
    .port_info 25 /OUTPUT 1 "EX_memread";
    .port_info 26 /OUTPUT 1 "EX_memwrite";
    .port_info 27 /OUTPUT 32 "EX_PFC";
    .port_info 28 /INPUT 1 "rst";
P_00000249d42beb10 .param/l "add" 0 5 6, C4<0100000>;
P_00000249d42beb48 .param/l "addi" 0 5 10, C4<1001000>;
P_00000249d42beb80 .param/l "addu" 0 5 6, C4<0100001>;
P_00000249d42bebb8 .param/l "and_" 0 5 6, C4<0100100>;
P_00000249d42bebf0 .param/l "andi" 0 5 10, C4<1001100>;
P_00000249d42bec28 .param/l "beq" 0 5 10, C4<1000100>;
P_00000249d42bec60 .param/l "bne" 0 5 10, C4<1000101>;
P_00000249d42bec98 .param/l "hlt_inst" 0 5 14, C4<1111111>;
P_00000249d42becd0 .param/l "j" 0 5 12, C4<1000010>;
P_00000249d42bed08 .param/l "jal" 0 5 12, C4<1000011>;
P_00000249d42bed40 .param/l "jr" 0 5 8, C4<0001000>;
P_00000249d42bed78 .param/l "lw" 0 5 10, C4<1100011>;
P_00000249d42bedb0 .param/l "nor_" 0 5 7, C4<0100111>;
P_00000249d42bede8 .param/l "or_" 0 5 6, C4<0100101>;
P_00000249d42bee20 .param/l "ori" 0 5 10, C4<1001101>;
P_00000249d42bee58 .param/l "sgt" 0 5 8, C4<0101011>;
P_00000249d42bee90 .param/l "sll" 0 5 7, C4<0000000>;
P_00000249d42beec8 .param/l "slt" 0 5 8, C4<0101010>;
P_00000249d42bef00 .param/l "slti" 0 5 10, C4<1101010>;
P_00000249d42bef38 .param/l "srl" 0 5 7, C4<0000010>;
P_00000249d42bef70 .param/l "sub" 0 5 6, C4<0100010>;
P_00000249d42befa8 .param/l "subu" 0 5 6, C4<0100011>;
P_00000249d42befe0 .param/l "sw" 0 5 10, C4<1101011>;
P_00000249d42bf018 .param/l "xor_" 0 5 7, C4<0100110>;
P_00000249d42bf050 .param/l "xori" 0 5 10, C4<1001110>;
v00000249d42bd0d0_0 .var "EX_INST", 31 0;
v00000249d42bd710_0 .var "EX_Immed", 31 0;
v00000249d42bd490_0 .var "EX_PC", 31 0;
v00000249d42bd030_0 .var "EX_PFC", 31 0;
v00000249d42be110_0 .var "EX_memread", 0 0;
v00000249d42bd7b0_0 .var "EX_memwrite", 0 0;
v00000249d42bd850_0 .var "EX_opcode", 6 0;
v00000249d42bd8f0_0 .var "EX_rd_ind", 4 0;
v00000249d42c0ee0_0 .var "EX_regwrite", 0 0;
v00000249d42bfea0_0 .var "EX_rs1", 31 0;
v00000249d42c0d00_0 .var "EX_rs1_ind", 4 0;
v00000249d42c01c0_0 .var "EX_rs2", 31 0;
v00000249d42c0580_0 .var "EX_rs2_ind", 4 0;
v00000249d42c04e0_0 .net "ID_FLUSH", 0 0, L_00000249d4321360;  alias, 1 drivers
v00000249d42c0bc0_0 .net "ID_INST", 31 0, v00000249d42c9080_0;  alias, 1 drivers
v00000249d42bfcc0_0 .net "ID_Immed", 31 0, v00000249d42c2b70_0;  alias, 1 drivers
v00000249d42c0e40_0 .net "ID_PC", 31 0, v00000249d42c8d60_0;  alias, 1 drivers
v00000249d42bfe00_0 .net "ID_PFC", 31 0, L_00000249d42d6730;  alias, 1 drivers
v00000249d42c0a80_0 .net "ID_memread", 0 0, L_00000249d42d7130;  alias, 1 drivers
v00000249d42bfd60_0 .net "ID_memwrite", 0 0, L_00000249d42d7770;  alias, 1 drivers
v00000249d42bfae0_0 .net "ID_opcode", 6 0, v00000249d42c9580_0;  alias, 1 drivers
v00000249d42bff40_0 .net "ID_rd_ind", 4 0, v00000249d42c96c0_0;  alias, 1 drivers
v00000249d42bf900_0 .net "ID_regwrite", 0 0, L_00000249d42d4d90;  alias, 1 drivers
v00000249d42c0260_0 .net "ID_rs1", 31 0, L_00000249d43211a0;  alias, 1 drivers
v00000249d42c0300_0 .net "ID_rs1_ind", 4 0, v00000249d42c9760_0;  alias, 1 drivers
v00000249d42c0620_0 .net "ID_rs2", 31 0, L_00000249d4320d40;  alias, 1 drivers
v00000249d42c0b20_0 .net "ID_rs2_ind", 4 0, v00000249d42c9800_0;  alias, 1 drivers
v00000249d42bf180_0 .net "clk", 0 0, L_00000249d4243a10;  alias, 1 drivers
v00000249d42bf220_0 .net "rst", 0 0, v00000249d42d6a50_0;  alias, 1 drivers
S_00000249d40f3ad0 .scope module, "id_stage" "ID_stage" 3 59, 14 2 0, S_00000249d425ec50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "inst";
    .port_info 2 /INPUT 7 "opcode";
    .port_info 3 /INPUT 32 "id_haz";
    .port_info 4 /INPUT 32 "ex_haz";
    .port_info 5 /INPUT 32 "mem_haz";
    .port_info 6 /INPUT 32 "wr_reg_data";
    .port_info 7 /INPUT 5 "rs1_ind";
    .port_info 8 /INPUT 5 "rs2_ind";
    .port_info 9 /INPUT 5 "id_ex_rd_ind";
    .port_info 10 /INPUT 5 "wr_reg_from_wb";
    .port_info 11 /INPUT 2 "comp_selA";
    .port_info 12 /INPUT 2 "comp_selB";
    .port_info 13 /INPUT 3 "target_addr_adder_mux_sel";
    .port_info 14 /INPUT 1 "id_flush";
    .port_info 15 /OUTPUT 1 "id_flush_mux_sel";
    .port_info 16 /INPUT 1 "Wrong_prediction";
    .port_info 17 /INPUT 1 "exception_flag";
    .port_info 18 /INPUT 1 "clk";
    .port_info 19 /OUTPUT 32 "pfc";
    .port_info 20 /OUTPUT 32 "rs1";
    .port_info 21 /OUTPUT 32 "rs2";
    .port_info 22 /OUTPUT 3 "pc_src";
    .port_info 23 /OUTPUT 1 "pc_write";
    .port_info 24 /OUTPUT 1 "if_id_write";
    .port_info 25 /OUTPUT 1 "if_id_flush";
    .port_info 26 /OUTPUT 32 "imm";
    .port_info 27 /INPUT 1 "reg_write_from_wb";
    .port_info 28 /OUTPUT 1 "reg_write";
    .port_info 29 /OUTPUT 1 "mem_read";
    .port_info 30 /OUTPUT 1 "mem_write";
    .port_info 31 /INPUT 1 "rst";
P_00000249d42c10a0 .param/l "add" 0 5 6, C4<0100000>;
P_00000249d42c10d8 .param/l "addi" 0 5 10, C4<1001000>;
P_00000249d42c1110 .param/l "addu" 0 5 6, C4<0100001>;
P_00000249d42c1148 .param/l "and_" 0 5 6, C4<0100100>;
P_00000249d42c1180 .param/l "andi" 0 5 10, C4<1001100>;
P_00000249d42c11b8 .param/l "beq" 0 5 10, C4<1000100>;
P_00000249d42c11f0 .param/l "bne" 0 5 10, C4<1000101>;
P_00000249d42c1228 .param/l "hlt_inst" 0 5 14, C4<1111111>;
P_00000249d42c1260 .param/l "j" 0 5 12, C4<1000010>;
P_00000249d42c1298 .param/l "jal" 0 5 12, C4<1000011>;
P_00000249d42c12d0 .param/l "jr" 0 5 8, C4<0001000>;
P_00000249d42c1308 .param/l "lw" 0 5 10, C4<1100011>;
P_00000249d42c1340 .param/l "nor_" 0 5 7, C4<0100111>;
P_00000249d42c1378 .param/l "or_" 0 5 6, C4<0100101>;
P_00000249d42c13b0 .param/l "ori" 0 5 10, C4<1001101>;
P_00000249d42c13e8 .param/l "sgt" 0 5 8, C4<0101011>;
P_00000249d42c1420 .param/l "sll" 0 5 7, C4<0000000>;
P_00000249d42c1458 .param/l "slt" 0 5 8, C4<0101010>;
P_00000249d42c1490 .param/l "slti" 0 5 10, C4<1101010>;
P_00000249d42c14c8 .param/l "srl" 0 5 7, C4<0000010>;
P_00000249d42c1500 .param/l "sub" 0 5 6, C4<0100010>;
P_00000249d42c1538 .param/l "subu" 0 5 6, C4<0100011>;
P_00000249d42c1570 .param/l "sw" 0 5 10, C4<1101011>;
P_00000249d42c15a8 .param/l "xor_" 0 5 7, C4<0100110>;
P_00000249d42c15e0 .param/l "xori" 0 5 10, C4<1001110>;
L_00000249d43208e0 .functor OR 1, L_00000249d42d60f0, L_00000249d42d6190, C4<0>, C4<0>;
L_00000249d4321360 .functor OR 1, L_00000249d4321280, v00000249d42c2670_0, C4<0>, C4<0>;
v00000249d42c2990_0 .net "Wrong_prediction", 0 0, L_00000249d4320db0;  alias, 1 drivers
L_00000249d42d91c8 .functor BUFT 1, C4<1000100>, C4<0>, C4<0>, C4<0>;
v00000249d42c23f0_0 .net/2u *"_ivl_0", 6 0, L_00000249d42d91c8;  1 drivers
v00000249d42c2d50_0 .net *"_ivl_10", 31 0, L_00000249d42d6230;  1 drivers
L_00000249d42d9570 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v00000249d42c3890_0 .net/2u *"_ivl_18", 2 0, L_00000249d42d9570;  1 drivers
v00000249d42c2df0_0 .net *"_ivl_2", 0 0, L_00000249d42d60f0;  1 drivers
v00000249d42c3930_0 .net *"_ivl_20", 2 0, L_00000249d42d7a90;  1 drivers
v00000249d42c4010_0 .net *"_ivl_22", 2 0, L_00000249d42d7590;  1 drivers
L_00000249d42d9210 .functor BUFT 1, C4<1000101>, C4<0>, C4<0>, C4<0>;
v00000249d42c3f70_0 .net/2u *"_ivl_4", 6 0, L_00000249d42d9210;  1 drivers
v00000249d42c2e90_0 .net *"_ivl_6", 0 0, L_00000249d42d6190;  1 drivers
v00000249d42c2530_0 .net *"_ivl_9", 0 0, L_00000249d43208e0;  1 drivers
v00000249d42c2170_0 .net "clk", 0 0, L_00000249d4243a10;  alias, 1 drivers
v00000249d42c2fd0_0 .net "comp_selA", 1 0, v00000249d42be390_0;  alias, 1 drivers
v00000249d42c22b0_0 .net "comp_selB", 1 0, v00000249d42bdad0_0;  alias, 1 drivers
v00000249d42c2490_0 .net "ex_haz", 31 0, v00000249d42c6e20_0;  alias, 1 drivers
v00000249d42c9260_0 .net "exception_flag", 0 0, L_00000249d42d4f70;  alias, 1 drivers
v00000249d42c89a0_0 .net "id_ex_rd_ind", 4 0, v00000249d42bd8f0_0;  alias, 1 drivers
v00000249d42c8f40_0 .net "id_ex_stall", 0 0, v00000249d42c2670_0;  1 drivers
v00000249d42c9120_0 .net "id_flush", 0 0, L_00000249d4321280;  alias, 1 drivers
v00000249d42c91c0_0 .net "id_flush_mux_sel", 0 0, L_00000249d4321360;  alias, 1 drivers
v00000249d42c9300_0 .net "id_haz", 31 0, v00000249d42b1bb0_0;  alias, 1 drivers
v00000249d42c84a0_0 .net "if_id_flush", 0 0, v00000249d42c3d90_0;  alias, 1 drivers
v00000249d42c9a80_0 .net "if_id_write", 0 0, v00000249d42c3390_0;  alias, 1 drivers
v00000249d42c93a0_0 .net "imm", 31 0, v00000249d42c2b70_0;  alias, 1 drivers
v00000249d42c87c0_0 .net "inst", 31 0, v00000249d42c9080_0;  alias, 1 drivers
v00000249d42c85e0_0 .net "mem_haz", 31 0, v00000249d42d2540_0;  alias, 1 drivers
v00000249d42c99e0_0 .net "mem_read", 0 0, L_00000249d42d7130;  alias, 1 drivers
v00000249d42c9620_0 .net "mem_read_wire", 0 0, v00000249d42c3c50_0;  1 drivers
v00000249d42c8a40_0 .net "mem_write", 0 0, L_00000249d42d7770;  alias, 1 drivers
v00000249d42c8cc0_0 .net "mem_write_wire", 0 0, v00000249d42c2710_0;  1 drivers
v00000249d42c8ea0_0 .net "opcode", 6 0, v00000249d42c9580_0;  alias, 1 drivers
v00000249d42c8860_0 .net "pc", 31 0, v00000249d42c8d60_0;  alias, 1 drivers
v00000249d42c8540_0 .net "pc_src", 2 0, L_00000249d42d4bb0;  alias, 1 drivers
v00000249d42c8fe0_0 .net "pc_write", 0 0, v00000249d42c3e30_0;  alias, 1 drivers
v00000249d42c8c20_0 .net "pfc", 31 0, L_00000249d42d6730;  alias, 1 drivers
v00000249d42c94e0_0 .net "reg_write", 0 0, L_00000249d42d4d90;  alias, 1 drivers
v00000249d42c98a0_0 .net "reg_write_from_wb", 0 0, v00000249d42d2ae0_0;  alias, 1 drivers
v00000249d42c9940_0 .net "reg_write_wire", 0 0, v00000249d42c3430_0;  1 drivers
v00000249d42c8900_0 .net "rs1", 31 0, L_00000249d43211a0;  alias, 1 drivers
v00000249d42c8680_0 .net "rs1_ind", 4 0, v00000249d42c9760_0;  alias, 1 drivers
v00000249d42c9b20_0 .net "rs2", 31 0, L_00000249d4320d40;  alias, 1 drivers
v00000249d42c8ae0_0 .net "rs2_ind", 4 0, v00000249d42c9800_0;  alias, 1 drivers
v00000249d42c8e00_0 .net "rst", 0 0, v00000249d42d6a50_0;  alias, 1 drivers
v00000249d42c8720_0 .net "target_addr_adder_mux_sel", 2 0, v00000249d42bcc70_0;  alias, 1 drivers
v00000249d42c8b80_0 .net "wr_reg_data", 31 0, v00000249d42d2540_0;  alias, 1 drivers
v00000249d42c9440_0 .net "wr_reg_from_wb", 4 0, v00000249d42d2cc0_0;  alias, 1 drivers
L_00000249d42d60f0 .cmp/eq 7, v00000249d42c9580_0, L_00000249d42d91c8;
L_00000249d42d6190 .cmp/eq 7, v00000249d42c9580_0, L_00000249d42d9210;
L_00000249d42d6230 .arith/sum 32, v00000249d42c8d60_0, v00000249d42c2b70_0;
L_00000249d42d6730 .functor MUXZ 32, v00000249d42c2b70_0, L_00000249d42d6230, L_00000249d43208e0, C4<>;
L_00000249d42d4d90 .part L_00000249d42d7590, 2, 1;
L_00000249d42d7130 .part L_00000249d42d7590, 1, 1;
L_00000249d42d7770 .part L_00000249d42d7590, 0, 1;
L_00000249d42d7a90 .concat [ 1 1 1 0], v00000249d42c2710_0, v00000249d42c3c50_0, v00000249d42c3430_0;
L_00000249d42d7590 .functor MUXZ 3, L_00000249d42d7a90, L_00000249d42d9570, L_00000249d4321360, C4<>;
S_00000249d4114630 .scope module, "BR" "BranchResolver" 14 41, 15 2 0, S_00000249d40f3ad0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 3 "PC_src";
    .port_info 1 /INPUT 1 "exception_flag";
    .port_info 2 /INPUT 7 "opcode";
    .port_info 3 /INPUT 1 "Wrong_prediction";
    .port_info 4 /INPUT 1 "rst";
P_00000249d42c1620 .param/l "add" 0 5 6, C4<0100000>;
P_00000249d42c1658 .param/l "addi" 0 5 10, C4<1001000>;
P_00000249d42c1690 .param/l "addu" 0 5 6, C4<0100001>;
P_00000249d42c16c8 .param/l "and_" 0 5 6, C4<0100100>;
P_00000249d42c1700 .param/l "andi" 0 5 10, C4<1001100>;
P_00000249d42c1738 .param/l "beq" 0 5 10, C4<1000100>;
P_00000249d42c1770 .param/l "bne" 0 5 10, C4<1000101>;
P_00000249d42c17a8 .param/l "hlt_inst" 0 5 14, C4<1111111>;
P_00000249d42c17e0 .param/l "j" 0 5 12, C4<1000010>;
P_00000249d42c1818 .param/l "jal" 0 5 12, C4<1000011>;
P_00000249d42c1850 .param/l "jr" 0 5 8, C4<0001000>;
P_00000249d42c1888 .param/l "lw" 0 5 10, C4<1100011>;
P_00000249d42c18c0 .param/l "nor_" 0 5 7, C4<0100111>;
P_00000249d42c18f8 .param/l "or_" 0 5 6, C4<0100101>;
P_00000249d42c1930 .param/l "ori" 0 5 10, C4<1001101>;
P_00000249d42c1968 .param/l "sgt" 0 5 8, C4<0101011>;
P_00000249d42c19a0 .param/l "sll" 0 5 7, C4<0000000>;
P_00000249d42c19d8 .param/l "slt" 0 5 8, C4<0101010>;
P_00000249d42c1a10 .param/l "slti" 0 5 10, C4<1101010>;
P_00000249d42c1a48 .param/l "srl" 0 5 7, C4<0000010>;
P_00000249d42c1a80 .param/l "sub" 0 5 6, C4<0100010>;
P_00000249d42c1ab8 .param/l "subu" 0 5 6, C4<0100011>;
P_00000249d42c1af0 .param/l "sw" 0 5 10, C4<1101011>;
P_00000249d42c1b28 .param/l "xor_" 0 5 7, C4<0100110>;
P_00000249d42c1b60 .param/l "xori" 0 5 10, C4<1001110>;
L_00000249d4321600 .functor OR 1, L_00000249d42d4890, L_00000249d42d62d0, C4<0>, C4<0>;
L_00000249d4320cd0 .functor OR 1, L_00000249d4321600, L_00000249d42d64b0, C4<0>, C4<0>;
L_00000249d4321210 .functor OR 1, L_00000249d4320cd0, L_00000249d42d67d0, C4<0>, C4<0>;
L_00000249d43212f0 .functor OR 1, L_00000249d4321210, L_00000249d42d4930, C4<0>, C4<0>;
v00000249d42bffe0_0 .net "PC_src", 2 0, L_00000249d42d4bb0;  alias, 1 drivers
v00000249d42c0f80_0 .net "Wrong_prediction", 0 0, L_00000249d4320db0;  alias, 1 drivers
L_00000249d42d9258 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v00000249d42c0da0_0 .net/2u *"_ivl_0", 2 0, L_00000249d42d9258;  1 drivers
L_00000249d42d9378 .functor BUFT 1, C4<1000100>, C4<0>, C4<0>, C4<0>;
v00000249d42c0c60_0 .net/2u *"_ivl_10", 6 0, L_00000249d42d9378;  1 drivers
v00000249d42bf540_0 .net *"_ivl_12", 0 0, L_00000249d42d4890;  1 drivers
L_00000249d42d93c0 .functor BUFT 1, C4<1000101>, C4<0>, C4<0>, C4<0>;
v00000249d42c03a0_0 .net/2u *"_ivl_14", 6 0, L_00000249d42d93c0;  1 drivers
v00000249d42bf9a0_0 .net *"_ivl_16", 0 0, L_00000249d42d62d0;  1 drivers
v00000249d42bf0e0_0 .net *"_ivl_19", 0 0, L_00000249d4321600;  1 drivers
L_00000249d42d92a0 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v00000249d42c0440_0 .net/2u *"_ivl_2", 2 0, L_00000249d42d92a0;  1 drivers
L_00000249d42d9408 .functor BUFT 1, C4<1000010>, C4<0>, C4<0>, C4<0>;
v00000249d42c09e0_0 .net/2u *"_ivl_20", 6 0, L_00000249d42d9408;  1 drivers
v00000249d42c0080_0 .net *"_ivl_22", 0 0, L_00000249d42d64b0;  1 drivers
v00000249d42bf2c0_0 .net *"_ivl_25", 0 0, L_00000249d4320cd0;  1 drivers
L_00000249d42d9450 .functor BUFT 1, C4<1000011>, C4<0>, C4<0>, C4<0>;
v00000249d42bf400_0 .net/2u *"_ivl_26", 6 0, L_00000249d42d9450;  1 drivers
v00000249d42c0940_0 .net *"_ivl_28", 0 0, L_00000249d42d67d0;  1 drivers
v00000249d42c06c0_0 .net *"_ivl_31", 0 0, L_00000249d4321210;  1 drivers
L_00000249d42d9498 .functor BUFT 1, C4<0001000>, C4<0>, C4<0>, C4<0>;
v00000249d42bf720_0 .net/2u *"_ivl_32", 6 0, L_00000249d42d9498;  1 drivers
v00000249d42bf360_0 .net *"_ivl_34", 0 0, L_00000249d42d4930;  1 drivers
v00000249d42bfa40_0 .net *"_ivl_37", 0 0, L_00000249d43212f0;  1 drivers
L_00000249d42d94e0 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v00000249d42c0760_0 .net/2u *"_ivl_38", 2 0, L_00000249d42d94e0;  1 drivers
L_00000249d42d92e8 .functor BUFT 1, C4<1111111>, C4<0>, C4<0>, C4<0>;
v00000249d42bf4a0_0 .net/2u *"_ivl_4", 6 0, L_00000249d42d92e8;  1 drivers
L_00000249d42d9528 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v00000249d42bfb80_0 .net/2u *"_ivl_40", 2 0, L_00000249d42d9528;  1 drivers
v00000249d42bf5e0_0 .net *"_ivl_42", 2 0, L_00000249d42d49d0;  1 drivers
v00000249d42bf680_0 .net *"_ivl_44", 2 0, L_00000249d42d4a70;  1 drivers
v00000249d42bf7c0_0 .net *"_ivl_46", 2 0, L_00000249d42d4b10;  1 drivers
v00000249d42bf860_0 .net *"_ivl_6", 0 0, L_00000249d42d6370;  1 drivers
L_00000249d42d9330 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v00000249d42c0120_0 .net/2u *"_ivl_8", 2 0, L_00000249d42d9330;  1 drivers
v00000249d42bfc20_0 .net "exception_flag", 0 0, L_00000249d42d4f70;  alias, 1 drivers
v00000249d42c0800_0 .net "opcode", 6 0, v00000249d42c9580_0;  alias, 1 drivers
v00000249d42c08a0_0 .net "rst", 0 0, v00000249d42d6a50_0;  alias, 1 drivers
L_00000249d42d6370 .cmp/eq 7, v00000249d42c9580_0, L_00000249d42d92e8;
L_00000249d42d4890 .cmp/eq 7, v00000249d42c9580_0, L_00000249d42d9378;
L_00000249d42d62d0 .cmp/eq 7, v00000249d42c9580_0, L_00000249d42d93c0;
L_00000249d42d64b0 .cmp/eq 7, v00000249d42c9580_0, L_00000249d42d9408;
L_00000249d42d67d0 .cmp/eq 7, v00000249d42c9580_0, L_00000249d42d9450;
L_00000249d42d4930 .cmp/eq 7, v00000249d42c9580_0, L_00000249d42d9498;
L_00000249d42d49d0 .functor MUXZ 3, L_00000249d42d9528, L_00000249d42d94e0, L_00000249d43212f0, C4<>;
L_00000249d42d4a70 .functor MUXZ 3, L_00000249d42d49d0, L_00000249d42d9330, L_00000249d42d6370, C4<>;
L_00000249d42d4b10 .functor MUXZ 3, L_00000249d42d4a70, L_00000249d42d92a0, L_00000249d4320db0, C4<>;
L_00000249d42d4bb0 .functor MUXZ 3, L_00000249d42d4b10, L_00000249d42d9258, L_00000249d42d4f70, C4<>;
S_00000249d41147c0 .scope module, "SDU" "StallDetectionUnit" 14 45, 16 5 0, S_00000249d40f3ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Wrong_prediction";
    .port_info 1 /INPUT 7 "if_id_opcode";
    .port_info 2 /INPUT 5 "if_id_rs1";
    .port_info 3 /INPUT 5 "if_id_rs2";
    .port_info 4 /INPUT 5 "id_ex_rd";
    .port_info 5 /OUTPUT 1 "PC_Write";
    .port_info 6 /OUTPUT 1 "if_id_Write";
    .port_info 7 /OUTPUT 1 "if_id_flush";
    .port_info 8 /OUTPUT 1 "id_ex_flush";
P_00000249d42c1ba0 .param/l "add" 0 5 6, C4<0100000>;
P_00000249d42c1bd8 .param/l "addi" 0 5 10, C4<1001000>;
P_00000249d42c1c10 .param/l "addu" 0 5 6, C4<0100001>;
P_00000249d42c1c48 .param/l "and_" 0 5 6, C4<0100100>;
P_00000249d42c1c80 .param/l "andi" 0 5 10, C4<1001100>;
P_00000249d42c1cb8 .param/l "beq" 0 5 10, C4<1000100>;
P_00000249d42c1cf0 .param/l "bne" 0 5 10, C4<1000101>;
P_00000249d42c1d28 .param/l "hlt_inst" 0 5 14, C4<1111111>;
P_00000249d42c1d60 .param/l "j" 0 5 12, C4<1000010>;
P_00000249d42c1d98 .param/l "jal" 0 5 12, C4<1000011>;
P_00000249d42c1dd0 .param/l "jr" 0 5 8, C4<0001000>;
P_00000249d42c1e08 .param/l "lw" 0 5 10, C4<1100011>;
P_00000249d42c1e40 .param/l "nor_" 0 5 7, C4<0100111>;
P_00000249d42c1e78 .param/l "or_" 0 5 6, C4<0100101>;
P_00000249d42c1eb0 .param/l "ori" 0 5 10, C4<1001101>;
P_00000249d42c1ee8 .param/l "sgt" 0 5 8, C4<0101011>;
P_00000249d42c1f20 .param/l "sll" 0 5 7, C4<0000000>;
P_00000249d42c1f58 .param/l "slt" 0 5 8, C4<0101010>;
P_00000249d42c1f90 .param/l "slti" 0 5 10, C4<1101010>;
P_00000249d42c1fc8 .param/l "srl" 0 5 7, C4<0000010>;
P_00000249d42c2000 .param/l "sub" 0 5 6, C4<0100010>;
P_00000249d42c2038 .param/l "subu" 0 5 6, C4<0100011>;
P_00000249d42c2070 .param/l "sw" 0 5 10, C4<1101011>;
P_00000249d42c20a8 .param/l "xor_" 0 5 7, C4<0100110>;
P_00000249d42c20e0 .param/l "xori" 0 5 10, C4<1001110>;
v00000249d42c3e30_0 .var "PC_Write", 0 0;
v00000249d42c39d0_0 .net "Wrong_prediction", 0 0, L_00000249d4320db0;  alias, 1 drivers
v00000249d42c2670_0 .var "id_ex_flush", 0 0;
v00000249d42c3bb0_0 .net "id_ex_rd", 4 0, v00000249d42bd8f0_0;  alias, 1 drivers
v00000249d42c3390_0 .var "if_id_Write", 0 0;
v00000249d42c3d90_0 .var "if_id_flush", 0 0;
v00000249d42c36b0_0 .net "if_id_opcode", 6 0, v00000249d42c9580_0;  alias, 1 drivers
v00000249d42c3a70_0 .net "if_id_rs1", 4 0, v00000249d42c9760_0;  alias, 1 drivers
v00000249d42c2a30_0 .net "if_id_rs2", 4 0, v00000249d42c9800_0;  alias, 1 drivers
E_00000249d4231fb0 .event anyedge, v00000249d42b30f0_0, v00000249d425dbd0_0;
S_00000249d40f83e0 .scope module, "cu" "control_unit" 14 44, 17 2 0, S_00000249d40f3ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /OUTPUT 1 "regwrite";
    .port_info 2 /OUTPUT 1 "memread";
    .port_info 3 /OUTPUT 1 "memwrite";
P_00000249d42c4130 .param/l "add" 0 5 6, C4<0100000>;
P_00000249d42c4168 .param/l "addi" 0 5 10, C4<1001000>;
P_00000249d42c41a0 .param/l "addu" 0 5 6, C4<0100001>;
P_00000249d42c41d8 .param/l "and_" 0 5 6, C4<0100100>;
P_00000249d42c4210 .param/l "andi" 0 5 10, C4<1001100>;
P_00000249d42c4248 .param/l "beq" 0 5 10, C4<1000100>;
P_00000249d42c4280 .param/l "bne" 0 5 10, C4<1000101>;
P_00000249d42c42b8 .param/l "hlt_inst" 0 5 14, C4<1111111>;
P_00000249d42c42f0 .param/l "j" 0 5 12, C4<1000010>;
P_00000249d42c4328 .param/l "jal" 0 5 12, C4<1000011>;
P_00000249d42c4360 .param/l "jr" 0 5 8, C4<0001000>;
P_00000249d42c4398 .param/l "lw" 0 5 10, C4<1100011>;
P_00000249d42c43d0 .param/l "nor_" 0 5 7, C4<0100111>;
P_00000249d42c4408 .param/l "or_" 0 5 6, C4<0100101>;
P_00000249d42c4440 .param/l "ori" 0 5 10, C4<1001101>;
P_00000249d42c4478 .param/l "sgt" 0 5 8, C4<0101011>;
P_00000249d42c44b0 .param/l "sll" 0 5 7, C4<0000000>;
P_00000249d42c44e8 .param/l "slt" 0 5 8, C4<0101010>;
P_00000249d42c4520 .param/l "slti" 0 5 10, C4<1101010>;
P_00000249d42c4558 .param/l "srl" 0 5 7, C4<0000010>;
P_00000249d42c4590 .param/l "sub" 0 5 6, C4<0100010>;
P_00000249d42c45c8 .param/l "subu" 0 5 6, C4<0100011>;
P_00000249d42c4600 .param/l "sw" 0 5 10, C4<1101011>;
P_00000249d42c4638 .param/l "xor_" 0 5 7, C4<0100110>;
P_00000249d42c4670 .param/l "xori" 0 5 10, C4<1001110>;
v00000249d42c3c50_0 .var "memread", 0 0;
v00000249d42c2710_0 .var "memwrite", 0 0;
v00000249d42c3250_0 .net "opcode", 6 0, v00000249d42c9580_0;  alias, 1 drivers
v00000249d42c3430_0 .var "regwrite", 0 0;
E_00000249d4232230 .event anyedge, v00000249d425dbd0_0;
S_00000249d42c5510 .scope module, "immed_gen" "Immed_Gen_unit" 14 30, 18 2 0, S_00000249d40f3ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "Inst";
    .port_info 1 /INPUT 7 "opcode";
    .port_info 2 /OUTPUT 32 "Immed";
P_00000249d42c56c0 .param/l "add" 0 5 6, C4<0100000>;
P_00000249d42c56f8 .param/l "addi" 0 5 10, C4<1001000>;
P_00000249d42c5730 .param/l "addu" 0 5 6, C4<0100001>;
P_00000249d42c5768 .param/l "and_" 0 5 6, C4<0100100>;
P_00000249d42c57a0 .param/l "andi" 0 5 10, C4<1001100>;
P_00000249d42c57d8 .param/l "beq" 0 5 10, C4<1000100>;
P_00000249d42c5810 .param/l "bne" 0 5 10, C4<1000101>;
P_00000249d42c5848 .param/l "hlt_inst" 0 5 14, C4<1111111>;
P_00000249d42c5880 .param/l "j" 0 5 12, C4<1000010>;
P_00000249d42c58b8 .param/l "jal" 0 5 12, C4<1000011>;
P_00000249d42c58f0 .param/l "jr" 0 5 8, C4<0001000>;
P_00000249d42c5928 .param/l "lw" 0 5 10, C4<1100011>;
P_00000249d42c5960 .param/l "nor_" 0 5 7, C4<0100111>;
P_00000249d42c5998 .param/l "or_" 0 5 6, C4<0100101>;
P_00000249d42c59d0 .param/l "ori" 0 5 10, C4<1001101>;
P_00000249d42c5a08 .param/l "sgt" 0 5 8, C4<0101011>;
P_00000249d42c5a40 .param/l "sll" 0 5 7, C4<0000000>;
P_00000249d42c5a78 .param/l "slt" 0 5 8, C4<0101010>;
P_00000249d42c5ab0 .param/l "slti" 0 5 10, C4<1101010>;
P_00000249d42c5ae8 .param/l "srl" 0 5 7, C4<0000010>;
P_00000249d42c5b20 .param/l "sub" 0 5 6, C4<0100010>;
P_00000249d42c5b58 .param/l "subu" 0 5 6, C4<0100011>;
P_00000249d42c5b90 .param/l "sw" 0 5 10, C4<1101011>;
P_00000249d42c5bc8 .param/l "xor_" 0 5 7, C4<0100110>;
P_00000249d42c5c00 .param/l "xori" 0 5 10, C4<1001110>;
v00000249d42c2b70_0 .var "Immed", 31 0;
v00000249d42c32f0_0 .net "Inst", 31 0, v00000249d42c9080_0;  alias, 1 drivers
v00000249d42c2ad0_0 .net "opcode", 6 0, v00000249d42c9580_0;  alias, 1 drivers
E_00000249d4232330 .event anyedge, v00000249d425dbd0_0, v00000249d42c0bc0_0;
S_00000249d42c4a20 .scope module, "reg_file" "REG_FILE" 14 28, 19 2 0, S_00000249d40f3ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "rd_reg1";
    .port_info 1 /INPUT 5 "rd_reg2";
    .port_info 2 /INPUT 5 "wr_reg";
    .port_info 3 /INPUT 32 "wr_data";
    .port_info 4 /OUTPUT 32 "rd_data1";
    .port_info 5 /OUTPUT 32 "rd_data2";
    .port_info 6 /INPUT 1 "reg_wr";
    .port_info 7 /INPUT 1 "clk";
    .port_info 8 /INPUT 1 "rst";
P_00000249d4231eb0 .param/l "bit_width" 0 19 3, +C4<00000000000000000000000000100000>;
L_00000249d43211a0 .functor BUFZ 32, L_00000249d42d5010, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000249d4320d40 .functor BUFZ 32, L_00000249d42d6e10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000249d42c25d0_0 .net *"_ivl_0", 31 0, L_00000249d42d5010;  1 drivers
v00000249d42c3750_0 .net *"_ivl_10", 6 0, L_00000249d42d6550;  1 drivers
L_00000249d42d9180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000249d42c2c10_0 .net *"_ivl_13", 1 0, L_00000249d42d9180;  1 drivers
v00000249d42c3070_0 .net *"_ivl_2", 6 0, L_00000249d42d6cd0;  1 drivers
L_00000249d42d9138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000249d42c37f0_0 .net *"_ivl_5", 1 0, L_00000249d42d9138;  1 drivers
v00000249d42c2350_0 .net *"_ivl_8", 31 0, L_00000249d42d6e10;  1 drivers
v00000249d42c3570_0 .net "clk", 0 0, L_00000249d4243a10;  alias, 1 drivers
v00000249d42c3110_0 .var/i "i", 31 0;
v00000249d42c2cb0_0 .net "rd_data1", 31 0, L_00000249d43211a0;  alias, 1 drivers
v00000249d42c31b0_0 .net "rd_data2", 31 0, L_00000249d4320d40;  alias, 1 drivers
v00000249d42c2f30_0 .net "rd_reg1", 4 0, v00000249d42c9760_0;  alias, 1 drivers
v00000249d42c27b0_0 .net "rd_reg2", 4 0, v00000249d42c9800_0;  alias, 1 drivers
v00000249d42c3b10 .array "reg_file", 0 31, 31 0;
v00000249d42c3ed0_0 .net "reg_wr", 0 0, v00000249d42d2ae0_0;  alias, 1 drivers
v00000249d42c34d0_0 .net "rst", 0 0, v00000249d42d6a50_0;  alias, 1 drivers
v00000249d42c2850_0 .net "wr_data", 31 0, v00000249d42d2540_0;  alias, 1 drivers
v00000249d42c28f0_0 .net "wr_reg", 4 0, v00000249d42d2cc0_0;  alias, 1 drivers
E_00000249d4231670 .event posedge, v00000249d42b06e0_0, v00000249d42b0280_0;
L_00000249d42d5010 .array/port v00000249d42c3b10, L_00000249d42d6cd0;
L_00000249d42d6cd0 .concat [ 5 2 0 0], v00000249d42c9760_0, L_00000249d42d9138;
L_00000249d42d6e10 .array/port v00000249d42c3b10, L_00000249d42d6550;
L_00000249d42d6550 .concat [ 5 2 0 0], v00000249d42c9800_0, L_00000249d42d9180;
S_00000249d42c4700 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 19 44, 19 44 0, S_00000249d42c4a20;
 .timescale 0 0;
v00000249d42c3cf0_0 .var/i "i", 31 0;
S_00000249d42c4890 .scope module, "if_id_buffer" "IF_ID_buffer" 3 56, 20 1 0, S_00000249d425ec50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "IF_PC";
    .port_info 1 /INPUT 32 "IF_INST";
    .port_info 2 /INPUT 1 "IF_FLUSH";
    .port_info 3 /INPUT 1 "if_id_Write";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /OUTPUT 7 "ID_opcode";
    .port_info 6 /OUTPUT 5 "ID_rs1_ind";
    .port_info 7 /OUTPUT 5 "ID_rs2_ind";
    .port_info 8 /OUTPUT 5 "ID_rd_ind";
    .port_info 9 /OUTPUT 32 "ID_PC";
    .port_info 10 /OUTPUT 32 "ID_INST";
    .port_info 11 /INPUT 1 "rst";
P_00000249d42c9c50 .param/l "add" 0 5 6, C4<0100000>;
P_00000249d42c9c88 .param/l "addi" 0 5 10, C4<1001000>;
P_00000249d42c9cc0 .param/l "addu" 0 5 6, C4<0100001>;
P_00000249d42c9cf8 .param/l "and_" 0 5 6, C4<0100100>;
P_00000249d42c9d30 .param/l "andi" 0 5 10, C4<1001100>;
P_00000249d42c9d68 .param/l "beq" 0 5 10, C4<1000100>;
P_00000249d42c9da0 .param/l "bne" 0 5 10, C4<1000101>;
P_00000249d42c9dd8 .param/l "hlt_inst" 0 5 14, C4<1111111>;
P_00000249d42c9e10 .param/l "j" 0 5 12, C4<1000010>;
P_00000249d42c9e48 .param/l "jal" 0 5 12, C4<1000011>;
P_00000249d42c9e80 .param/l "jr" 0 5 8, C4<0001000>;
P_00000249d42c9eb8 .param/l "lw" 0 5 10, C4<1100011>;
P_00000249d42c9ef0 .param/l "nor_" 0 5 7, C4<0100111>;
P_00000249d42c9f28 .param/l "or_" 0 5 6, C4<0100101>;
P_00000249d42c9f60 .param/l "ori" 0 5 10, C4<1001101>;
P_00000249d42c9f98 .param/l "sgt" 0 5 8, C4<0101011>;
P_00000249d42c9fd0 .param/l "sll" 0 5 7, C4<0000000>;
P_00000249d42ca008 .param/l "slt" 0 5 8, C4<0101010>;
P_00000249d42ca040 .param/l "slti" 0 5 10, C4<1101010>;
P_00000249d42ca078 .param/l "srl" 0 5 7, C4<0000010>;
P_00000249d42ca0b0 .param/l "sub" 0 5 6, C4<0100010>;
P_00000249d42ca0e8 .param/l "subu" 0 5 6, C4<0100011>;
P_00000249d42ca120 .param/l "sw" 0 5 10, C4<1101011>;
P_00000249d42ca158 .param/l "xor_" 0 5 7, C4<0100110>;
P_00000249d42ca190 .param/l "xori" 0 5 10, C4<1001110>;
v00000249d42c9080_0 .var "ID_INST", 31 0;
v00000249d42c8d60_0 .var "ID_PC", 31 0;
v00000249d42c9580_0 .var "ID_opcode", 6 0;
v00000249d42c96c0_0 .var "ID_rd_ind", 4 0;
v00000249d42c9760_0 .var "ID_rs1_ind", 4 0;
v00000249d42c9800_0 .var "ID_rs2_ind", 4 0;
v00000249d42c7d20_0 .net "IF_FLUSH", 0 0, v00000249d42c3d90_0;  alias, 1 drivers
v00000249d42c6ba0_0 .net "IF_INST", 31 0, L_00000249d43213d0;  alias, 1 drivers
v00000249d42c5e80_0 .net "IF_PC", 31 0, v00000249d42c7f00_0;  alias, 1 drivers
v00000249d42c6f60_0 .net "clk", 0 0, L_00000249d4243a10;  alias, 1 drivers
v00000249d42c61a0_0 .net "if_id_Write", 0 0, v00000249d42c3390_0;  alias, 1 drivers
v00000249d42c7960_0 .net "rst", 0 0, v00000249d42d6a50_0;  alias, 1 drivers
S_00000249d42c4ed0 .scope module, "if_stage" "IF_stage" 3 51, 21 1 0, S_00000249d425ec50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ID_PFC";
    .port_info 1 /INPUT 32 "EX_PFC";
    .port_info 2 /INPUT 3 "pc_src";
    .port_info 3 /INOUT 32 "inst_mem_in";
    .port_info 4 /INPUT 1 "pc_write";
    .port_info 5 /INPUT 1 "clk";
    .port_info 6 /OUTPUT 32 "inst";
    .port_info 7 /INPUT 1 "rst";
P_00000249d4231a70 .param/l "handler_addr" 0 21 2, C4<00000000000000000000001111101000>;
v00000249d42c5f20_0 .net "EX_PFC", 31 0, L_00000249d42d7b30;  alias, 1 drivers
v00000249d42c8220_0 .net "ID_PFC", 31 0, L_00000249d42d6730;  alias, 1 drivers
v00000249d42c6420_0 .net "clk", 0 0, L_00000249d4243a10;  alias, 1 drivers
v00000249d42c6100_0 .net "inst", 31 0, L_00000249d43213d0;  alias, 1 drivers
v00000249d42c6b00_0 .net "inst_mem_in", 31 0, v00000249d42c7f00_0;  alias, 1 drivers
v00000249d42c8040_0 .net "pc_next", 31 0, L_00000249d42d6eb0;  1 drivers
v00000249d42c6ce0_0 .net "pc_reg_in", 31 0, v00000249d42c69c0_0;  1 drivers
v00000249d42c70a0_0 .net "pc_src", 2 0, L_00000249d42d4bb0;  alias, 1 drivers
v00000249d42c64c0_0 .net "pc_write", 0 0, v00000249d42c3e30_0;  alias, 1 drivers
v00000249d42c8180_0 .net "rst", 0 0, v00000249d42d6a50_0;  alias, 1 drivers
S_00000249d42c5380 .scope module, "inst_mem" "IM" 21 20, 22 1 0, S_00000249d42c4ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_00000249d4232430 .param/l "bit_width" 0 22 3, +C4<00000000000000000000000000100000>;
L_00000249d43213d0 .functor BUFZ 32, L_00000249d42d5c90, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000249d42c6a60_0 .net "Data_Out", 31 0, L_00000249d43213d0;  alias, 1 drivers
v00000249d42c7dc0 .array "InstMem", 0 1023, 31 0;
v00000249d42c80e0_0 .net *"_ivl_0", 31 0, L_00000249d42d5c90;  1 drivers
v00000249d42c6600_0 .net *"_ivl_3", 9 0, L_00000249d42d5e70;  1 drivers
v00000249d42c7320_0 .net *"_ivl_4", 11 0, L_00000249d42d6050;  1 drivers
L_00000249d42d90a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000249d42c6880_0 .net *"_ivl_7", 1 0, L_00000249d42d90a8;  1 drivers
v00000249d42c7000_0 .net "addr", 31 0, v00000249d42c7f00_0;  alias, 1 drivers
L_00000249d42d5c90 .array/port v00000249d42c7dc0, L_00000249d42d6050;
L_00000249d42d5e70 .part v00000249d42c7f00_0, 0, 10;
L_00000249d42d6050 .concat [ 10 2 0 0], L_00000249d42d5e70, L_00000249d42d90a8;
S_00000249d42c5060 .scope module, "new_PC" "Branch_or_Jump_TargGen" 21 22, 23 2 0, S_00000249d42c4ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PC";
    .port_info 1 /INPUT 32 "Immed";
    .port_info 2 /OUTPUT 32 "targ_addr";
P_00000249d42321b0 .param/l "bit_width" 0 23 3, +C4<00000000000000000000000000100000>;
L_00000249d42d90f0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000249d42c7e60_0 .net "Immed", 31 0, L_00000249d42d90f0;  1 drivers
v00000249d42c7fa0_0 .net "PC", 31 0, v00000249d42c7f00_0;  alias, 1 drivers
v00000249d42c62e0_0 .net "targ_addr", 31 0, L_00000249d42d6eb0;  alias, 1 drivers
L_00000249d42d6eb0 .arith/sum 32, v00000249d42c7f00_0, L_00000249d42d90f0;
S_00000249d42c51f0 .scope module, "pc_reg" "PC_register" 21 18, 24 2 0, S_00000249d42c4ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr_in";
    .port_info 1 /OUTPUT 32 "addr_out";
    .port_info 2 /INPUT 1 "PC_Write";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
P_00000249d4231b70 .param/l "initialaddr" 0 24 11, +C4<11111111111111111111111111111111>;
v00000249d42c6740_0 .net "PC_Write", 0 0, v00000249d42c3e30_0;  alias, 1 drivers
v00000249d42c7c80_0 .net "addr_in", 31 0, v00000249d42c69c0_0;  alias, 1 drivers
v00000249d42c7f00_0 .var "addr_out", 31 0;
v00000249d42c67e0_0 .net "clk", 0 0, L_00000249d4243a10;  alias, 1 drivers
v00000249d42c5d40_0 .net "rst", 0 0, v00000249d42d6a50_0;  alias, 1 drivers
S_00000249d42c4bb0 .scope module, "pc_src_mux" "MUX_8x1" 21 16, 11 3 0, S_00000249d42c4ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 32 "ine";
    .port_info 5 /INPUT 32 "inf";
    .port_info 6 /INPUT 32 "ing";
    .port_info 7 /INPUT 32 "inh";
    .port_info 8 /INPUT 3 "sel";
    .port_info 9 /OUTPUT 32 "out";
P_00000249d4231d70 .param/l "bit_with" 0 11 4, +C4<00000000000000000000000000100000>;
v00000249d42c6d80_0 .net "ina", 31 0, L_00000249d42d6eb0;  alias, 1 drivers
L_00000249d42d8f88 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v00000249d42c7be0_0 .net "inb", 31 0, L_00000249d42d8f88;  1 drivers
v00000249d42c7a00_0 .net "inc", 31 0, L_00000249d42d6730;  alias, 1 drivers
v00000249d42c7820_0 .net "ind", 31 0, v00000249d42c7f00_0;  alias, 1 drivers
v00000249d42c7640_0 .net "ine", 31 0, L_00000249d42d7b30;  alias, 1 drivers
L_00000249d42d8fd0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000249d42c6920_0 .net "inf", 31 0, L_00000249d42d8fd0;  1 drivers
L_00000249d42d9018 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000249d42c5ca0_0 .net "ing", 31 0, L_00000249d42d9018;  1 drivers
L_00000249d42d9060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000249d42c6c40_0 .net "inh", 31 0, L_00000249d42d9060;  1 drivers
v00000249d42c69c0_0 .var "out", 31 0;
v00000249d42c5de0_0 .net "sel", 2 0, L_00000249d42d4bb0;  alias, 1 drivers
E_00000249d4231530/0 .event anyedge, v00000249d42bffe0_0, v00000249d42c62e0_0, v00000249d42c7be0_0, v00000249d42bfe00_0;
E_00000249d4231530/1 .event anyedge, v00000249d42c5e80_0, v00000249d42b1e30_0, v00000249d42c6920_0, v00000249d42c5ca0_0;
E_00000249d4231530/2 .event anyedge, v00000249d42c6c40_0;
E_00000249d4231530 .event/or E_00000249d4231530/0, E_00000249d4231530/1, E_00000249d4231530/2;
S_00000249d42c4d40 .scope module, "mem_stage" "MEM_stage" 3 93, 25 3 0, S_00000249d425ec50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "wdata";
    .port_info 2 /INPUT 1 "mem_write";
    .port_info 3 /INPUT 1 "mem_read";
    .port_info 4 /INOUT 1 "reg_write";
    .port_info 5 /INOUT 32 "mem_out";
    .port_info 6 /OUTPUT 32 "forwarded_data";
    .port_info 7 /INPUT 1 "clk";
v00000249d42c71e0_0 .net "addr", 31 0, v00000249d42b08c0_0;  alias, 1 drivers
v00000249d42c8400_0 .net "clk", 0 0, L_00000249d4243a10;  alias, 1 drivers
v00000249d42c6240_0 .net "forwarded_data", 31 0, v00000249d42c6e20_0;  alias, 1 drivers
v00000249d42c78c0_0 .net "mem_out", 31 0, v00000249d42c7140_0;  alias, 1 drivers
v00000249d42c7280_0 .net "mem_read", 0 0, v00000249d42b1900_0;  alias, 1 drivers
v00000249d42c7aa0_0 .net "mem_write", 0 0, v00000249d42b0c80_0;  alias, 1 drivers
v00000249d42c6380_0 .net "reg_write", 0 0, v00000249d42afba0_0;  alias, 1 drivers
v00000249d42c66a0_0 .net "wdata", 31 0, v00000249d42b1c50_0;  alias, 1 drivers
S_00000249d42ceec0 .scope module, "data_mem" "DM" 25 13, 26 1 0, S_00000249d42c4d40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Data_In";
    .port_info 2 /OUTPUT 32 "Data_Out";
    .port_info 3 /INPUT 1 "WR";
    .port_info 4 /INPUT 1 "clk";
P_00000249d4231ef0 .param/l "bit_width" 0 26 3, +C4<00000000000000000000000000100000>;
v00000249d42c6560_0 .net "Data_In", 31 0, v00000249d42b1c50_0;  alias, 1 drivers
v00000249d42c7140_0 .var "Data_Out", 31 0;
v00000249d42c75a0_0 .net "WR", 0 0, v00000249d42b0c80_0;  alias, 1 drivers
v00000249d42c82c0_0 .net "addr", 31 0, v00000249d42b08c0_0;  alias, 1 drivers
v00000249d42c8360_0 .net "clk", 0 0, L_00000249d4243a10;  alias, 1 drivers
v00000249d42c76e0 .array "data_mem", 0 1023, 31 0;
E_00000249d4231f70 .event posedge, v00000249d42b0280_0;
S_00000249d42ce6f0 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 26 28, 26 28 0, S_00000249d42ceec0;
 .timescale 0 0;
v00000249d42c7b40_0 .var/i "i", 31 0;
S_00000249d42cfff0 .scope module, "forward_mux" "MUX_2x1" 25 15, 27 1 0, S_00000249d42c4d40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "out";
v00000249d42c5fc0_0 .net "ina", 31 0, v00000249d42b08c0_0;  alias, 1 drivers
v00000249d42c6060_0 .net "inb", 31 0, v00000249d42c7140_0;  alias, 1 drivers
v00000249d42c6e20_0 .var "out", 31 0;
v00000249d42c73c0_0 .net "sel", 0 0, v00000249d42b1900_0;  alias, 1 drivers
E_00000249d42323f0 .event anyedge, v00000249d42b1900_0, v00000249d42b08c0_0, v00000249d42c7140_0;
S_00000249d42ced30 .scope module, "mem_wb_buffer" "MEM_WB_buffer" 3 100, 28 2 0, S_00000249d425ec50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "MEM_ALU_OUT";
    .port_info 1 /INPUT 32 "MEM_rs2";
    .port_info 2 /INPUT 32 "MEM_Data_mem_out";
    .port_info 3 /INPUT 5 "MEM_rs1_ind";
    .port_info 4 /INPUT 5 "MEM_rs2_ind";
    .port_info 5 /INPUT 5 "MEM_rd_ind";
    .port_info 6 /INPUT 32 "MEM_PC";
    .port_info 7 /INPUT 32 "MEM_INST";
    .port_info 8 /INPUT 7 "MEM_opcode";
    .port_info 9 /INPUT 1 "MEM_memread";
    .port_info 10 /INPUT 1 "MEM_memwrite";
    .port_info 11 /INPUT 1 "MEM_regwrite";
    .port_info 12 /INPUT 1 "MEM_FLUSH";
    .port_info 13 /INPUT 1 "clk";
    .port_info 14 /OUTPUT 32 "WB_ALU_OUT";
    .port_info 15 /OUTPUT 32 "WB_rs2";
    .port_info 16 /OUTPUT 32 "WB_Data_mem_out";
    .port_info 17 /OUTPUT 5 "WB_rs1_ind";
    .port_info 18 /OUTPUT 5 "WB_rs2_ind";
    .port_info 19 /OUTPUT 5 "WB_rd_ind";
    .port_info 20 /OUTPUT 32 "WB_PC";
    .port_info 21 /OUTPUT 32 "WB_INST";
    .port_info 22 /OUTPUT 7 "WB_opcode";
    .port_info 23 /OUTPUT 1 "WB_memread";
    .port_info 24 /OUTPUT 1 "WB_memwrite";
    .port_info 25 /OUTPUT 1 "WB_regwrite";
    .port_info 26 /OUTPUT 1 "hlt";
    .port_info 27 /INPUT 1 "rst";
P_00000249d42d0200 .param/l "add" 0 5 6, C4<0100000>;
P_00000249d42d0238 .param/l "addi" 0 5 10, C4<1001000>;
P_00000249d42d0270 .param/l "addu" 0 5 6, C4<0100001>;
P_00000249d42d02a8 .param/l "and_" 0 5 6, C4<0100100>;
P_00000249d42d02e0 .param/l "andi" 0 5 10, C4<1001100>;
P_00000249d42d0318 .param/l "beq" 0 5 10, C4<1000100>;
P_00000249d42d0350 .param/l "bne" 0 5 10, C4<1000101>;
P_00000249d42d0388 .param/l "hlt_inst" 0 5 14, C4<1111111>;
P_00000249d42d03c0 .param/l "j" 0 5 12, C4<1000010>;
P_00000249d42d03f8 .param/l "jal" 0 5 12, C4<1000011>;
P_00000249d42d0430 .param/l "jr" 0 5 8, C4<0001000>;
P_00000249d42d0468 .param/l "lw" 0 5 10, C4<1100011>;
P_00000249d42d04a0 .param/l "nor_" 0 5 7, C4<0100111>;
P_00000249d42d04d8 .param/l "or_" 0 5 6, C4<0100101>;
P_00000249d42d0510 .param/l "ori" 0 5 10, C4<1001101>;
P_00000249d42d0548 .param/l "sgt" 0 5 8, C4<0101011>;
P_00000249d42d0580 .param/l "sll" 0 5 7, C4<0000000>;
P_00000249d42d05b8 .param/l "slt" 0 5 8, C4<0101010>;
P_00000249d42d05f0 .param/l "slti" 0 5 10, C4<1101010>;
P_00000249d42d0628 .param/l "srl" 0 5 7, C4<0000010>;
P_00000249d42d0660 .param/l "sub" 0 5 6, C4<0100010>;
P_00000249d42d0698 .param/l "subu" 0 5 6, C4<0100011>;
P_00000249d42d06d0 .param/l "sw" 0 5 10, C4<1101011>;
P_00000249d42d0708 .param/l "xor_" 0 5 7, C4<0100110>;
P_00000249d42d0740 .param/l "xori" 0 5 10, C4<1001110>;
v00000249d42c6ec0_0 .net "MEM_ALU_OUT", 31 0, v00000249d42b08c0_0;  alias, 1 drivers
v00000249d42c7460_0 .net "MEM_Data_mem_out", 31 0, v00000249d42c7140_0;  alias, 1 drivers
v00000249d42c7500_0 .net "MEM_FLUSH", 0 0, L_00000249d4320b80;  alias, 1 drivers
v00000249d42c7780_0 .net "MEM_INST", 31 0, v00000249d42b0960_0;  alias, 1 drivers
v00000249d42d0f60_0 .net "MEM_PC", 31 0, v00000249d42b0be0_0;  alias, 1 drivers
v00000249d42d0ec0_0 .net "MEM_memread", 0 0, v00000249d42b1900_0;  alias, 1 drivers
v00000249d42d29a0_0 .net "MEM_memwrite", 0 0, v00000249d42b0c80_0;  alias, 1 drivers
v00000249d42d1dc0_0 .net "MEM_opcode", 6 0, v00000249d42afa60_0;  alias, 1 drivers
v00000249d42d1f00_0 .net "MEM_rd_ind", 4 0, v00000249d42afb00_0;  alias, 1 drivers
v00000249d42d2360_0 .net "MEM_regwrite", 0 0, v00000249d42afba0_0;  alias, 1 drivers
v00000249d42d1a00_0 .net "MEM_rs1_ind", 4 0, v00000249d42afce0_0;  alias, 1 drivers
v00000249d42d2220_0 .net "MEM_rs2", 31 0, v00000249d42b1c50_0;  alias, 1 drivers
v00000249d42d2720_0 .net "MEM_rs2_ind", 4 0, v00000249d42b2470_0;  alias, 1 drivers
v00000249d42d1000_0 .var "WB_ALU_OUT", 31 0;
v00000249d42d1960_0 .var "WB_Data_mem_out", 31 0;
v00000249d42d16e0_0 .var "WB_INST", 31 0;
v00000249d42d0ce0_0 .var "WB_PC", 31 0;
v00000249d42d2a40_0 .var "WB_memread", 0 0;
v00000249d42d07e0_0 .var "WB_memwrite", 0 0;
v00000249d42d20e0_0 .var "WB_opcode", 6 0;
v00000249d42d2cc0_0 .var "WB_rd_ind", 4 0;
v00000249d42d2ae0_0 .var "WB_regwrite", 0 0;
v00000249d42d22c0_0 .var "WB_rs1_ind", 4 0;
v00000249d42d1780_0 .var "WB_rs2", 31 0;
v00000249d42d2040_0 .var "WB_rs2_ind", 4 0;
v00000249d42d10a0_0 .net "clk", 0 0, L_00000249d4243a10;  alias, 1 drivers
v00000249d42d0c40_0 .var "hlt", 0 0;
v00000249d42d13c0_0 .net "rst", 0 0, v00000249d42d6a50_0;  alias, 1 drivers
S_00000249d42cf1e0 .scope module, "wb_stage" "WB_stage" 3 105, 29 3 0, S_00000249d425ec50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "mem_out";
    .port_info 1 /INPUT 32 "alu_out";
    .port_info 2 /INPUT 1 "mem_read";
    .port_info 3 /OUTPUT 32 "wdata_to_reg_file";
v00000249d42d0880_0 .net "alu_out", 31 0, v00000249d42d1000_0;  alias, 1 drivers
v00000249d42d11e0_0 .net "mem_out", 31 0, v00000249d42d1960_0;  alias, 1 drivers
v00000249d42d1280_0 .net "mem_read", 0 0, v00000249d42d2a40_0;  alias, 1 drivers
v00000249d42d1b40_0 .net "wdata_to_reg_file", 31 0, v00000249d42d2540_0;  alias, 1 drivers
S_00000249d42ceba0 .scope module, "wb_mux" "MUX_2x1" 29 13, 27 1 0, S_00000249d42cf1e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "out";
v00000249d42d1140_0 .net "ina", 31 0, v00000249d42d1000_0;  alias, 1 drivers
v00000249d42d2b80_0 .net "inb", 31 0, v00000249d42d1960_0;  alias, 1 drivers
v00000249d42d2540_0 .var "out", 31 0;
v00000249d42d2400_0 .net "sel", 0 0, v00000249d42d2a40_0;  alias, 1 drivers
E_00000249d4231970 .event anyedge, v00000249d42d2a40_0, v00000249d42d1000_0, v00000249d42d1960_0;
    .scope S_00000249d4110710;
T_0 ;
    %wait E_00000249d4231930;
    %load/vec4 v00000249d42bc630_0;
    %cmpi/e 67, 0, 7;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000249d42bdcb0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000249d42bca90_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_0.5, 10;
    %load/vec4 v00000249d42bd670_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.4, 9;
    %load/vec4 v00000249d42bd670_0;
    %load/vec4 v00000249d42bd350_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v00000249d42bdcb0_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v00000249d42bc950_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_0.9, 10;
    %load/vec4 v00000249d42bc8b0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.9;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.8, 9;
    %load/vec4 v00000249d42bc8b0_0;
    %load/vec4 v00000249d42bd350_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.6, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v00000249d42bdcb0_0, 0;
    %jmp T_0.7;
T_0.6 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v00000249d42bdcb0_0, 0;
T_0.7 ;
T_0.3 ;
T_0.1 ;
    %load/vec4 v00000249d42bc630_0;
    %cmpi/e 72, 0, 7;
    %jmp/1 T_0.19, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000249d42bc630_0;
    %cmpi/e 76, 0, 7;
    %flag_or 4, 8;
T_0.19;
    %jmp/1 T_0.18, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000249d42bc630_0;
    %cmpi/e 77, 0, 7;
    %flag_or 4, 8;
T_0.18;
    %jmp/1 T_0.17, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000249d42bc630_0;
    %cmpi/e 78, 0, 7;
    %flag_or 4, 8;
T_0.17;
    %jmp/1 T_0.16, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000249d42bc630_0;
    %cmpi/e 99, 0, 7;
    %flag_or 4, 8;
T_0.16;
    %jmp/1 T_0.15, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000249d42bc630_0;
    %cmpi/e 107, 0, 7;
    %flag_or 4, 8;
T_0.15;
    %jmp/1 T_0.14, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000249d42bc630_0;
    %cmpi/e 0, 0, 7;
    %flag_or 4, 8;
T_0.14;
    %jmp/1 T_0.13, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000249d42bc630_0;
    %cmpi/e 2, 0, 7;
    %flag_or 4, 8;
T_0.13;
    %jmp/1 T_0.12, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000249d42bc630_0;
    %cmpi/e 106, 0, 7;
    %flag_or 4, 8;
T_0.12;
    %jmp/0xz  T_0.10, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000249d42bc590_0, 0;
    %jmp T_0.11;
T_0.10 ;
    %load/vec4 v00000249d42bc630_0;
    %cmpi/e 67, 0, 7;
    %jmp/0xz  T_0.20, 4;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v00000249d42bc590_0, 0;
    %jmp T_0.21;
T_0.20 ;
    %load/vec4 v00000249d42bca90_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_0.25, 10;
    %load/vec4 v00000249d42bd670_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.25;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.24, 9;
    %load/vec4 v00000249d42bd670_0;
    %load/vec4 v00000249d42bd3f0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.24;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.22, 8;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v00000249d42bc590_0, 0;
    %jmp T_0.23;
T_0.22 ;
    %load/vec4 v00000249d42bc950_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_0.29, 10;
    %load/vec4 v00000249d42bc8b0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.29;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.28, 9;
    %load/vec4 v00000249d42bc8b0_0;
    %load/vec4 v00000249d42bd3f0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.28;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.26, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v00000249d42bc590_0, 0;
    %jmp T_0.27;
T_0.26 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v00000249d42bc590_0, 0;
T_0.27 ;
T_0.23 ;
T_0.21 ;
T_0.11 ;
    %load/vec4 v00000249d42bca90_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_0.33, 10;
    %load/vec4 v00000249d42bd670_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.33;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.32, 9;
    %load/vec4 v00000249d42bd670_0;
    %load/vec4 v00000249d42bd3f0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.32;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.30, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v00000249d42bcb30_0, 0;
    %jmp T_0.31;
T_0.30 ;
    %load/vec4 v00000249d42bc950_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_0.37, 10;
    %load/vec4 v00000249d42bc8b0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.37;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.36, 9;
    %load/vec4 v00000249d42bc8b0_0;
    %load/vec4 v00000249d42bd3f0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.36;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.34, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v00000249d42bcb30_0, 0;
    %jmp T_0.35;
T_0.34 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000249d42bcb30_0, 0;
T_0.35 ;
T_0.31 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_00000249d4110710;
T_1 ;
    %wait E_00000249d4232170;
    %load/vec4 v00000249d42bc810_0;
    %cmpi/e 8, 0, 7;
    %jmp/0xz  T_1.0, 4;
    %load/vec4 v00000249d42bcbd0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_1.5, 10;
    %load/vec4 v00000249d42bc6d0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_1.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.4, 9;
    %load/vec4 v00000249d42bddf0_0;
    %load/vec4 v00000249d42bc6d0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_1.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000249d42bcc70_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v00000249d42bca90_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_1.9, 10;
    %load/vec4 v00000249d42bd670_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_1.9;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.8, 9;
    %load/vec4 v00000249d42bddf0_0;
    %load/vec4 v00000249d42bd670_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_1.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.6, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v00000249d42bcc70_0, 0;
    %jmp T_1.7;
T_1.6 ;
    %load/vec4 v00000249d42bc950_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_1.13, 10;
    %load/vec4 v00000249d42bc8b0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_1.13;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.12, 9;
    %load/vec4 v00000249d42bddf0_0;
    %load/vec4 v00000249d42bc8b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_1.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.10, 8;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v00000249d42bcc70_0, 0;
    %jmp T_1.11;
T_1.10 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v00000249d42bcc70_0, 0;
T_1.11 ;
T_1.7 ;
T_1.3 ;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v00000249d42bc810_0;
    %cmpi/e 66, 0, 7;
    %jmp/1 T_1.16, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000249d42bc810_0;
    %cmpi/e 67, 0, 7;
    %flag_or 4, 8;
T_1.16;
    %jmp/0xz  T_1.14, 4;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v00000249d42bcc70_0, 0;
    %jmp T_1.15;
T_1.14 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v00000249d42bcc70_0, 0;
T_1.15 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_00000249d4110710;
T_2 ;
    %wait E_00000249d42305f0;
    %load/vec4 v00000249d42bcbd0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_2.3, 10;
    %load/vec4 v00000249d42bc6d0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.2, 9;
    %load/vec4 v00000249d42bddf0_0;
    %load/vec4 v00000249d42bc6d0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000249d42be390_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v00000249d42bca90_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_2.7, 10;
    %load/vec4 v00000249d42bd670_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.6, 9;
    %load/vec4 v00000249d42bddf0_0;
    %load/vec4 v00000249d42bd670_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v00000249d42be390_0, 0;
    %jmp T_2.5;
T_2.4 ;
    %load/vec4 v00000249d42bc950_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_2.11, 10;
    %load/vec4 v00000249d42bc8b0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.11;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.10, 9;
    %load/vec4 v00000249d42bddf0_0;
    %load/vec4 v00000249d42bc8b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.8, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v00000249d42be390_0, 0;
    %jmp T_2.9;
T_2.8 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v00000249d42be390_0, 0;
T_2.9 ;
T_2.5 ;
T_2.1 ;
    %load/vec4 v00000249d42bcbd0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_2.15, 10;
    %load/vec4 v00000249d42bc6d0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.15;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.14, 9;
    %load/vec4 v00000249d42bdc10_0;
    %load/vec4 v00000249d42bc6d0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.12, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000249d42bdad0_0, 0;
    %jmp T_2.13;
T_2.12 ;
    %load/vec4 v00000249d42bca90_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_2.19, 10;
    %load/vec4 v00000249d42bd670_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.19;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.18, 9;
    %load/vec4 v00000249d42bdc10_0;
    %load/vec4 v00000249d42bd670_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.18;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.16, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v00000249d42bdad0_0, 0;
    %jmp T_2.17;
T_2.16 ;
    %load/vec4 v00000249d42bc950_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_2.23, 10;
    %load/vec4 v00000249d42bc8b0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.23;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.22, 9;
    %load/vec4 v00000249d42bdc10_0;
    %load/vec4 v00000249d42bc8b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.22;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.20, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v00000249d42bdad0_0, 0;
    %jmp T_2.21;
T_2.20 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v00000249d42bdad0_0, 0;
T_2.21 ;
T_2.17 ;
T_2.13 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_00000249d42c4bb0;
T_3 ;
    %wait E_00000249d4231530;
    %load/vec4 v00000249d42c5de0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %jmp T_3.8;
T_3.0 ;
    %load/vec4 v00000249d42c6d80_0;
    %store/vec4 v00000249d42c69c0_0, 0, 32;
    %jmp T_3.8;
T_3.1 ;
    %load/vec4 v00000249d42c7be0_0;
    %store/vec4 v00000249d42c69c0_0, 0, 32;
    %jmp T_3.8;
T_3.2 ;
    %load/vec4 v00000249d42c7a00_0;
    %store/vec4 v00000249d42c69c0_0, 0, 32;
    %jmp T_3.8;
T_3.3 ;
    %load/vec4 v00000249d42c7820_0;
    %store/vec4 v00000249d42c69c0_0, 0, 32;
    %jmp T_3.8;
T_3.4 ;
    %load/vec4 v00000249d42c7640_0;
    %store/vec4 v00000249d42c69c0_0, 0, 32;
    %jmp T_3.8;
T_3.5 ;
    %load/vec4 v00000249d42c6920_0;
    %store/vec4 v00000249d42c69c0_0, 0, 32;
    %jmp T_3.8;
T_3.6 ;
    %load/vec4 v00000249d42c5ca0_0;
    %store/vec4 v00000249d42c69c0_0, 0, 32;
    %jmp T_3.8;
T_3.7 ;
    %load/vec4 v00000249d42c6c40_0;
    %store/vec4 v00000249d42c69c0_0, 0, 32;
    %jmp T_3.8;
T_3.8 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_00000249d42c51f0;
T_4 ;
    %wait E_00000249d4231670;
    %load/vec4 v00000249d42c5d40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v00000249d42c7f00_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v00000249d42c6740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v00000249d42c7c80_0;
    %assign/vec4 v00000249d42c7f00_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_00000249d42c5380;
T_5 ;
    %pushi/vec4 536936548, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000249d42c7dc0, 0, 4;
    %pushi/vec4 2885746689, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000249d42c7dc0, 0, 4;
    %pushi/vec4 538968187, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000249d42c7dc0, 0, 4;
    %pushi/vec4 537067518, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000249d42c7dc0, 0, 4;
    %pushi/vec4 2890006530, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000249d42c7dc0, 0, 4;
    %pushi/vec4 2234400, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000249d42c7dc0, 0, 4;
    %pushi/vec4 2892234656, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000249d42c7dc0, 0, 4;
    %pushi/vec4 2228256, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000249d42c7dc0, 0, 4;
    %pushi/vec4 6430754, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000249d42c7dc0, 0, 4;
    %pushi/vec4 8527906, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000249d42c7dc0, 0, 4;
    %pushi/vec4 2885943299, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000249d42c7dc0, 0, 4;
    %pushi/vec4 6432803, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000249d42c7dc0, 0, 4;
    %pushi/vec4 2240545, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000249d42c7dc0, 0, 4;
    %pushi/vec4 12726306, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000249d42c7dc0, 0, 4;
    %pushi/vec4 872920694, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000249d42c7dc0, 0, 4;
    %pushi/vec4 2886139908, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000249d42c7dc0, 0, 4;
    %pushi/vec4 14893092, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000249d42c7dc0, 0, 4;
    %pushi/vec4 822673440, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000249d42c7dc0, 0, 4;
    %pushi/vec4 17387558, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000249d42c7dc0, 0, 4;
    %pushi/vec4 961282047, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000249d42c7dc0, 0, 4;
    %pushi/vec4 896270402, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000249d42c7dc0, 0, 4;
    %pushi/vec4 963444802, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000249d42c7dc0, 0, 4;
    %pushi/vec4 684096, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000249d42c7dc0, 0, 4;
    %pushi/vec4 948354, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000249d42c7dc0, 0, 4;
    %pushi/vec4 2261034, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000249d42c7dc0, 0, 4;
    %pushi/vec4 4294698, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000249d42c7dc0, 0, 4;
    %pushi/vec4 17403946, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000249d42c7dc0, 0, 4;
    %pushi/vec4 19437610, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000249d42c7dc0, 0, 4;
    %pushi/vec4 38969383, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000249d42c7dc0, 0, 4;
    %pushi/vec4 41134119, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000249d42c7dc0, 0, 4;
    %pushi/vec4 538312726, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000249d42c7dc0, 0, 4;
    %pushi/vec4 2350252036, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000249d42c7dc0, 0, 4;
    %pushi/vec4 584515584, 0, 32;
    %ix/load 3, 32, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000249d42c7dc0, 0, 4;
    %pushi/vec4 385220610, 0, 32;
    %ix/load 3, 33, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000249d42c7dc0, 0, 4;
    %pushi/vec4 586678262, 0, 32;
    %ix/load 3, 34, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000249d42c7dc0, 0, 4;
    %pushi/vec4 201326630, 0, 32;
    %ix/load 3, 35, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000249d42c7dc0, 0, 4;
    %pushi/vec4 588840961, 0, 32;
    %ix/load 3, 36, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000249d42c7dc0, 0, 4;
    %pushi/vec4 134217768, 0, 32;
    %ix/load 3, 37, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000249d42c7dc0, 0, 4;
    %pushi/vec4 538443800, 0, 32;
    %ix/load 3, 38, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000249d42c7dc0, 0, 4;
    %pushi/vec4 65011720, 0, 32;
    %ix/load 3, 39, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000249d42c7dc0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 40, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000249d42c7dc0, 0, 4;
    %end;
    .thread T_5;
    .scope S_00000249d42c4890;
T_6 ;
    %wait E_00000249d42310b0;
    %load/vec4 v00000249d42c7960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v00000249d42c9580_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000249d42c9760_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000249d42c9800_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000249d42c96c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000249d42c9080_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000249d42c8d60_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v00000249d42c61a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v00000249d42c7d20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %load/vec4 v00000249d42c6ba0_0;
    %assign/vec4 v00000249d42c9080_0, 0;
    %load/vec4 v00000249d42c5e80_0;
    %assign/vec4 v00000249d42c8d60_0, 0;
    %load/vec4 v00000249d42c6ba0_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_6.6, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v00000249d42c6ba0_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000249d42c9580_0, 0;
    %load/vec4 v00000249d42c6ba0_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v00000249d42c9800_0, 0;
    %load/vec4 v00000249d42c6ba0_0;
    %parti/s 5, 11, 5;
    %assign/vec4 v00000249d42c96c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v00000249d42c6ba0_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 0, 0, 7;
    %jmp/1 T_6.10, 4;
    %flag_mov 8, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v00000249d42c6ba0_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 2, 0, 7;
    %flag_or 4, 8;
T_6.10;
    %jmp/0xz  T_6.8, 4;
    %load/vec4 v00000249d42c6ba0_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v00000249d42c9760_0, 0;
    %jmp T_6.9;
T_6.8 ;
    %load/vec4 v00000249d42c6ba0_0;
    %parti/s 5, 21, 6;
    %assign/vec4 v00000249d42c9760_0, 0;
T_6.9 ;
    %jmp T_6.7;
T_6.6 ;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v00000249d42c6ba0_0;
    %parti/s 6, 26, 6;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000249d42c9580_0, 0;
    %load/vec4 v00000249d42c6ba0_0;
    %parti/s 5, 21, 6;
    %assign/vec4 v00000249d42c9760_0, 0;
    %load/vec4 v00000249d42c6ba0_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v00000249d42c9800_0, 0;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v00000249d42c6ba0_0;
    %parti/s 6, 26, 6;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 67, 0, 7;
    %jmp/0xz  T_6.11, 4;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v00000249d42c96c0_0, 0;
    %jmp T_6.12;
T_6.11 ;
    %load/vec4 v00000249d42c6ba0_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v00000249d42c96c0_0, 0;
T_6.12 ;
T_6.7 ;
    %jmp T_6.5;
T_6.4 ;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v00000249d42c9580_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000249d42c9760_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000249d42c9800_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000249d42c96c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000249d42c9080_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000249d42c8d60_0, 0;
T_6.5 ;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_00000249d42c4a20;
T_7 ;
    %wait E_00000249d4231670;
    %load/vec4 v00000249d42c34d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000249d42c3110_0, 0, 32;
T_7.2 ;
    %load/vec4 v00000249d42c3110_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_7.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v00000249d42c3110_0;
    %store/vec4a v00000249d42c3b10, 4, 0;
    %load/vec4 v00000249d42c3110_0;
    %addi 1, 0, 32;
    %store/vec4 v00000249d42c3110_0, 0, 32;
    %jmp T_7.2;
T_7.3 ;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v00000249d42c28f0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_7.6, 4;
    %load/vec4 v00000249d42c3ed0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %load/vec4 v00000249d42c2850_0;
    %load/vec4 v00000249d42c28f0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000249d42c3b10, 0, 4;
T_7.4 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000249d42c3b10, 0, 4;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_00000249d42c4a20;
T_8 ;
    %delay 20005, 0;
    %vpi_call 19 43 "$display", "Reading Register File : " {0 0 0};
    %fork t_1, S_00000249d42c4700;
    %jmp t_0;
    .scope S_00000249d42c4700;
t_1 ;
    %pushi/vec4 31, 0, 32;
    %store/vec4 v00000249d42c3cf0_0, 0, 32;
T_8.0 ;
    %load/vec4 v00000249d42c3cf0_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_8.1, 5;
    %ix/getv/s 4, v00000249d42c3cf0_0;
    %load/vec4a v00000249d42c3b10, 4;
    %ix/getv/s 4, v00000249d42c3cf0_0;
    %load/vec4a v00000249d42c3b10, 4;
    %vpi_call 19 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", v00000249d42c3cf0_0, S<1,vec4,s32>, S<0,vec4,u32> {2 0 0};
    %load/vec4 v00000249d42c3cf0_0;
    %subi 1, 0, 32;
    %store/vec4 v00000249d42c3cf0_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .scope S_00000249d42c4a20;
t_0 %join;
    %end;
    .thread T_8;
    .scope S_00000249d42c5510;
T_9 ;
    %wait E_00000249d4232330;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000249d42c2b70_0, 0, 32;
    %load/vec4 v00000249d42c2ad0_0;
    %cmpi/e 0, 0, 7;
    %jmp/1 T_9.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000249d42c2ad0_0;
    %cmpi/e 2, 0, 7;
    %flag_or 4, 8;
T_9.2;
    %jmp/0xz  T_9.0, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v00000249d42c32f0_0;
    %parti/s 5, 6, 4;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v00000249d42c2b70_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v00000249d42c2ad0_0;
    %parti/s 1, 6, 4;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_9.3, 4;
    %load/vec4 v00000249d42c2ad0_0;
    %cmpi/e 76, 0, 7;
    %jmp/1 T_9.8, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000249d42c2ad0_0;
    %cmpi/e 77, 0, 7;
    %flag_or 4, 8;
T_9.8;
    %jmp/1 T_9.7, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000249d42c2ad0_0;
    %cmpi/e 78, 0, 7;
    %flag_or 4, 8;
T_9.7;
    %jmp/0xz  T_9.5, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v00000249d42c32f0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v00000249d42c2b70_0, 0;
    %jmp T_9.6;
T_9.5 ;
    %load/vec4 v00000249d42c2ad0_0;
    %cmpi/e 66, 0, 7;
    %jmp/1 T_9.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000249d42c2ad0_0;
    %cmpi/e 67, 0, 7;
    %flag_or 4, 8;
T_9.11;
    %jmp/0xz  T_9.9, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v00000249d42c32f0_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v00000249d42c2b70_0, 0;
    %jmp T_9.10;
T_9.9 ;
    %load/vec4 v00000249d42c2ad0_0;
    %cmpi/e 72, 0, 7;
    %jmp/1 T_9.18, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000249d42c2ad0_0;
    %cmpi/e 99, 0, 7;
    %flag_or 4, 8;
T_9.18;
    %jmp/1 T_9.17, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000249d42c2ad0_0;
    %cmpi/e 107, 0, 7;
    %flag_or 4, 8;
T_9.17;
    %jmp/1 T_9.16, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000249d42c2ad0_0;
    %cmpi/e 68, 0, 7;
    %flag_or 4, 8;
T_9.16;
    %jmp/1 T_9.15, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000249d42c2ad0_0;
    %cmpi/e 69, 0, 7;
    %flag_or 4, 8;
T_9.15;
    %jmp/1 T_9.14, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000249d42c2ad0_0;
    %cmpi/e 106, 0, 7;
    %flag_or 4, 8;
T_9.14;
    %jmp/0xz  T_9.12, 4;
    %load/vec4 v00000249d42c32f0_0;
    %parti/s 1, 15, 5;
    %replicate 32;
    %load/vec4 v00000249d42c32f0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v00000249d42c2b70_0, 0;
T_9.12 ;
T_9.10 ;
T_9.6 ;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_00000249d40f83e0;
T_10 ;
    %wait E_00000249d4232230;
    %pushi/vec4 0, 0, 3;
    %split/vec4 1;
    %assign/vec4 v00000249d42c2710_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000249d42c3c50_0, 0;
    %assign/vec4 v00000249d42c3430_0, 0;
    %load/vec4 v00000249d42c3250_0;
    %cmpi/e 8, 0, 7;
    %jmp/1 T_10.5, 4;
    %flag_mov 9, 4;
    %load/vec4 v00000249d42c3250_0;
    %cmpi/e 107, 0, 7;
    %flag_or 4, 9;
T_10.5;
    %jmp/1 T_10.4, 4;
    %flag_mov 9, 4;
    %load/vec4 v00000249d42c3250_0;
    %cmpi/e 68, 0, 7;
    %flag_or 4, 9;
T_10.4;
    %jmp/1 T_10.3, 4;
    %flag_mov 9, 4;
    %load/vec4 v00000249d42c3250_0;
    %cmpi/e 69, 0, 7;
    %flag_or 4, 9;
T_10.3;
    %flag_get/vec4 4;
    %jmp/1 T_10.2, 4;
    %load/vec4 v00000249d42c3250_0;
    %pushi/vec4 66, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.2;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000249d42c3430_0, 0;
T_10.0 ;
    %load/vec4 v00000249d42c3250_0;
    %cmpi/e 99, 0, 7;
    %jmp/0xz  T_10.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000249d42c3c50_0, 0;
T_10.6 ;
    %load/vec4 v00000249d42c3250_0;
    %cmpi/e 107, 0, 7;
    %jmp/0xz  T_10.8, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000249d42c2710_0, 0;
T_10.8 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_00000249d41147c0;
T_11 ;
    %wait E_00000249d4231fb0;
    %load/vec4 v00000249d42c39d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000249d42c3e30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000249d42c3390_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000249d42c3d90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000249d42c2670_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v00000249d42c36b0_0;
    %cmpi/e 8, 0, 7;
    %jmp/0xz  T_11.2, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000249d42c3e30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000249d42c3390_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000249d42c3d90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000249d42c2670_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v00000249d42c36b0_0;
    %cmpi/e 68, 0, 7;
    %jmp/1 T_11.6, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000249d42c36b0_0;
    %cmpi/e 69, 0, 7;
    %flag_or 4, 8;
T_11.6;
    %jmp/0xz  T_11.4, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000249d42c3e30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000249d42c3390_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000249d42c3d90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000249d42c2670_0, 0;
    %jmp T_11.5;
T_11.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000249d42c3e30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000249d42c3390_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000249d42c3d90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000249d42c2670_0, 0;
T_11.5 ;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_00000249d41608d0;
T_12 ;
    %wait E_00000249d42310b0;
    %load/vec4 v00000249d42bf220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 185;
    %split/vec4 1;
    %assign/vec4 v00000249d42bd7b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000249d42be110_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000249d42c0ee0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000249d42c01c0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000249d42bfea0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000249d42bd710_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000249d42bd0d0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000249d42bd490_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000249d42bd8f0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000249d42c0580_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000249d42c0d00_0, 0;
    %assign/vec4 v00000249d42bd850_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v00000249d42c04e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v00000249d42bfae0_0;
    %assign/vec4 v00000249d42bd850_0, 0;
    %load/vec4 v00000249d42c0300_0;
    %assign/vec4 v00000249d42c0d00_0, 0;
    %load/vec4 v00000249d42c0b20_0;
    %assign/vec4 v00000249d42c0580_0, 0;
    %load/vec4 v00000249d42bff40_0;
    %assign/vec4 v00000249d42bd8f0_0, 0;
    %load/vec4 v00000249d42c0e40_0;
    %assign/vec4 v00000249d42bd490_0, 0;
    %load/vec4 v00000249d42c0bc0_0;
    %assign/vec4 v00000249d42bd0d0_0, 0;
    %load/vec4 v00000249d42bfcc0_0;
    %assign/vec4 v00000249d42bd710_0, 0;
    %load/vec4 v00000249d42c0260_0;
    %assign/vec4 v00000249d42bfea0_0, 0;
    %load/vec4 v00000249d42c0620_0;
    %assign/vec4 v00000249d42c01c0_0, 0;
    %load/vec4 v00000249d42bf900_0;
    %assign/vec4 v00000249d42c0ee0_0, 0;
    %load/vec4 v00000249d42c0a80_0;
    %assign/vec4 v00000249d42be110_0, 0;
    %load/vec4 v00000249d42bfd60_0;
    %assign/vec4 v00000249d42bd7b0_0, 0;
    %load/vec4 v00000249d42c0e40_0;
    %addi 1, 0, 32;
    %assign/vec4 v00000249d42bd030_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %pushi/vec4 0, 0, 217;
    %split/vec4 32;
    %assign/vec4 v00000249d42bd030_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000249d42bd7b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000249d42be110_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000249d42c0ee0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000249d42c01c0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000249d42bfea0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000249d42bd710_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000249d42bd0d0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000249d42bd490_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000249d42bd8f0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000249d42c0580_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000249d42c0d00_0, 0;
    %assign/vec4 v00000249d42bd850_0, 0;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_00000249d41445a0;
T_13 ;
    %wait E_00000249d4230830;
    %load/vec4 v00000249d42b3410_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %jmp T_13.4;
T_13.0 ;
    %load/vec4 v00000249d42b2b50_0;
    %store/vec4 v00000249d42b3870_0, 0, 32;
    %jmp T_13.4;
T_13.1 ;
    %load/vec4 v00000249d42b3050_0;
    %store/vec4 v00000249d42b3870_0, 0, 32;
    %jmp T_13.4;
T_13.2 ;
    %load/vec4 v00000249d42b2790_0;
    %store/vec4 v00000249d42b3870_0, 0, 32;
    %jmp T_13.4;
T_13.3 ;
    %load/vec4 v00000249d42b37d0_0;
    %store/vec4 v00000249d42b3870_0, 0, 32;
    %jmp T_13.4;
T_13.4 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_00000249d4143b00;
T_14 ;
    %wait E_00000249d4230530;
    %load/vec4 v00000249d42b23d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %jmp T_14.8;
T_14.0 ;
    %load/vec4 v00000249d42b2830_0;
    %store/vec4 v00000249d42b32d0_0, 0, 32;
    %jmp T_14.8;
T_14.1 ;
    %load/vec4 v00000249d42b1cf0_0;
    %store/vec4 v00000249d42b32d0_0, 0, 32;
    %jmp T_14.8;
T_14.2 ;
    %load/vec4 v00000249d42b25b0_0;
    %store/vec4 v00000249d42b32d0_0, 0, 32;
    %jmp T_14.8;
T_14.3 ;
    %load/vec4 v00000249d42b2970_0;
    %store/vec4 v00000249d42b32d0_0, 0, 32;
    %jmp T_14.8;
T_14.4 ;
    %load/vec4 v00000249d42b1ed0_0;
    %store/vec4 v00000249d42b32d0_0, 0, 32;
    %jmp T_14.8;
T_14.5 ;
    %load/vec4 v00000249d42b2a10_0;
    %store/vec4 v00000249d42b32d0_0, 0, 32;
    %jmp T_14.8;
T_14.6 ;
    %load/vec4 v00000249d42b3230_0;
    %store/vec4 v00000249d42b32d0_0, 0, 32;
    %jmp T_14.8;
T_14.7 ;
    %load/vec4 v00000249d42b1f70_0;
    %store/vec4 v00000249d42b32d0_0, 0, 32;
    %jmp T_14.8;
T_14.8 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_00000249d4146ab0;
T_15 ;
    %wait E_00000249d42312b0;
    %load/vec4 v00000249d42b2fb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_15.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_15.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_15.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_15.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_15.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_15.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_15.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_15.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_15.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_15.9, 6;
    %jmp T_15.10;
T_15.0 ;
    %load/vec4 v00000249d42b2330_0;
    %pad/u 33;
    %load/vec4 v00000249d42b2510_0;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %store/vec4 v00000249d42b1bb0_0, 0, 32;
    %store/vec4 v00000249d42b2c90_0, 0, 1;
    %jmp T_15.10;
T_15.1 ;
    %load/vec4 v00000249d42b2330_0;
    %pad/u 33;
    %load/vec4 v00000249d42b2510_0;
    %pad/u 33;
    %sub;
    %split/vec4 32;
    %store/vec4 v00000249d42b1bb0_0, 0, 32;
    %store/vec4 v00000249d42b2c90_0, 0, 1;
    %jmp T_15.10;
T_15.2 ;
    %load/vec4 v00000249d42b2330_0;
    %pad/u 33;
    %load/vec4 v00000249d42b2510_0;
    %pad/u 33;
    %and;
    %split/vec4 32;
    %store/vec4 v00000249d42b1bb0_0, 0, 32;
    %store/vec4 v00000249d42b2c90_0, 0, 1;
    %jmp T_15.10;
T_15.3 ;
    %load/vec4 v00000249d42b2330_0;
    %pad/u 33;
    %load/vec4 v00000249d42b2510_0;
    %pad/u 33;
    %or;
    %split/vec4 32;
    %store/vec4 v00000249d42b1bb0_0, 0, 32;
    %store/vec4 v00000249d42b2c90_0, 0, 1;
    %jmp T_15.10;
T_15.4 ;
    %load/vec4 v00000249d42b2330_0;
    %pad/u 33;
    %load/vec4 v00000249d42b2510_0;
    %pad/u 33;
    %xor;
    %split/vec4 32;
    %store/vec4 v00000249d42b1bb0_0, 0, 32;
    %store/vec4 v00000249d42b2c90_0, 0, 1;
    %jmp T_15.10;
T_15.5 ;
    %load/vec4 v00000249d42b2330_0;
    %pad/u 33;
    %load/vec4 v00000249d42b2510_0;
    %pad/u 33;
    %or;
    %inv;
    %split/vec4 32;
    %store/vec4 v00000249d42b1bb0_0, 0, 32;
    %store/vec4 v00000249d42b2c90_0, 0, 1;
    %jmp T_15.10;
T_15.6 ;
    %load/vec4 v00000249d42b2510_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_15.11, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_15.12, 8;
T_15.11 ; End of true expr.
    %load/vec4 v00000249d42b2c90_0;
    %load/vec4 v00000249d42b2510_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v00000249d42b2330_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v00000249d42b2510_0;
    %sub;
    %part/u 1;
    %load/vec4 v00000249d42b2510_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_15.12, 8;
 ; End of false expr.
    %blend;
T_15.12;
    %store/vec4 v00000249d42b2c90_0, 0, 1;
    %load/vec4 v00000249d42b2330_0;
    %ix/getv 4, v00000249d42b2510_0;
    %shiftl 4;
    %store/vec4 v00000249d42b1bb0_0, 0, 32;
    %jmp T_15.10;
T_15.7 ;
    %load/vec4 v00000249d42b2510_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_15.13, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_15.14, 8;
T_15.13 ; End of true expr.
    %load/vec4 v00000249d42b2c90_0;
    %load/vec4 v00000249d42b2510_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v00000249d42b2330_0;
    %load/vec4 v00000249d42b2510_0;
    %subi 1, 0, 32;
    %part/u 1;
    %load/vec4 v00000249d42b2510_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_15.14, 8;
 ; End of false expr.
    %blend;
T_15.14;
    %store/vec4 v00000249d42b2c90_0, 0, 1;
    %load/vec4 v00000249d42b2330_0;
    %ix/getv 4, v00000249d42b2510_0;
    %shiftr 4;
    %store/vec4 v00000249d42b1bb0_0, 0, 32;
    %jmp T_15.10;
T_15.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000249d42b2c90_0, 0, 1;
    %load/vec4 v00000249d42b2330_0;
    %load/vec4 v00000249d42b2510_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_15.15, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_15.16, 8;
T_15.15 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_15.16, 8;
 ; End of false expr.
    %blend;
T_15.16;
    %store/vec4 v00000249d42b1bb0_0, 0, 32;
    %jmp T_15.10;
T_15.9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000249d42b2c90_0, 0, 1;
    %load/vec4 v00000249d42b2510_0;
    %load/vec4 v00000249d42b2330_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_15.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_15.18, 8;
T_15.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_15.18, 8;
 ; End of false expr.
    %blend;
T_15.18;
    %store/vec4 v00000249d42b1bb0_0, 0, 32;
    %jmp T_15.10;
T_15.10 ;
    %pop/vec4 1;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_00000249d4144410;
T_16 ;
    %wait E_00000249d4231130;
    %load/vec4 v00000249d42b3730_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 7;
    %cmp/u;
    %jmp/1 T_16.0, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 7;
    %cmp/u;
    %jmp/1 T_16.1, 6;
    %dup/vec4;
    %pushi/vec4 72, 0, 7;
    %cmp/u;
    %jmp/1 T_16.2, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_16.3, 6;
    %dup/vec4;
    %pushi/vec4 107, 0, 7;
    %cmp/u;
    %jmp/1 T_16.4, 6;
    %dup/vec4;
    %pushi/vec4 67, 0, 7;
    %cmp/u;
    %jmp/1 T_16.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 7;
    %cmp/u;
    %jmp/1 T_16.6, 6;
    %dup/vec4;
    %pushi/vec4 66, 0, 7;
    %cmp/u;
    %jmp/1 T_16.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 7;
    %cmp/u;
    %jmp/1 T_16.8, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_16.9, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 7;
    %cmp/u;
    %jmp/1 T_16.10, 6;
    %dup/vec4;
    %pushi/vec4 76, 0, 7;
    %cmp/u;
    %jmp/1 T_16.11, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 7;
    %cmp/u;
    %jmp/1 T_16.12, 6;
    %dup/vec4;
    %pushi/vec4 77, 0, 7;
    %cmp/u;
    %jmp/1 T_16.13, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 7;
    %cmp/u;
    %jmp/1 T_16.14, 6;
    %dup/vec4;
    %pushi/vec4 78, 0, 7;
    %cmp/u;
    %jmp/1 T_16.15, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 7;
    %cmp/u;
    %jmp/1 T_16.16, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 7;
    %cmp/u;
    %jmp/1 T_16.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 7;
    %cmp/u;
    %jmp/1 T_16.18, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 7;
    %cmp/u;
    %jmp/1 T_16.19, 6;
    %dup/vec4;
    %pushi/vec4 106, 0, 7;
    %cmp/u;
    %jmp/1 T_16.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 7;
    %cmp/u;
    %jmp/1 T_16.21, 6;
    %jmp T_16.22;
T_16.0 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000249d42b2f10_0, 0;
    %jmp T_16.22;
T_16.1 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000249d42b2f10_0, 0;
    %jmp T_16.22;
T_16.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000249d42b2f10_0, 0;
    %jmp T_16.22;
T_16.3 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000249d42b2f10_0, 0;
    %jmp T_16.22;
T_16.4 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000249d42b2f10_0, 0;
    %jmp T_16.22;
T_16.5 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000249d42b2f10_0, 0;
    %jmp T_16.22;
T_16.6 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000249d42b2f10_0, 0;
    %jmp T_16.22;
T_16.7 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000249d42b2f10_0, 0;
    %jmp T_16.22;
T_16.8 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000249d42b2f10_0, 0;
    %jmp T_16.22;
T_16.9 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000249d42b2f10_0, 0;
    %jmp T_16.22;
T_16.10 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000249d42b2f10_0, 0;
    %jmp T_16.22;
T_16.11 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000249d42b2f10_0, 0;
    %jmp T_16.22;
T_16.12 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000249d42b2f10_0, 0;
    %jmp T_16.22;
T_16.13 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000249d42b2f10_0, 0;
    %jmp T_16.22;
T_16.14 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000249d42b2f10_0, 0;
    %jmp T_16.22;
T_16.15 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000249d42b2f10_0, 0;
    %jmp T_16.22;
T_16.16 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v00000249d42b2f10_0, 0;
    %jmp T_16.22;
T_16.17 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000249d42b2f10_0, 0;
    %jmp T_16.22;
T_16.18 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v00000249d42b2f10_0, 0;
    %jmp T_16.22;
T_16.19 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v00000249d42b2f10_0, 0;
    %jmp T_16.22;
T_16.20 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v00000249d42b2f10_0, 0;
    %jmp T_16.22;
T_16.21 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v00000249d42b2f10_0, 0;
    %jmp T_16.22;
T_16.22 ;
    %pop/vec4 1;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_00000249d4143c90;
T_17 ;
    %wait E_00000249d4230630;
    %load/vec4 v00000249d42b3370_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_17.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_17.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_17.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_17.3, 6;
    %jmp T_17.4;
T_17.0 ;
    %load/vec4 v00000249d42b2650_0;
    %store/vec4 v00000249d42b2dd0_0, 0, 32;
    %jmp T_17.4;
T_17.1 ;
    %load/vec4 v00000249d42b1d90_0;
    %store/vec4 v00000249d42b2dd0_0, 0, 32;
    %jmp T_17.4;
T_17.2 ;
    %load/vec4 v00000249d42b2ab0_0;
    %store/vec4 v00000249d42b2dd0_0, 0, 32;
    %jmp T_17.4;
T_17.3 ;
    %load/vec4 v00000249d42b21f0_0;
    %store/vec4 v00000249d42b2dd0_0, 0, 32;
    %jmp T_17.4;
T_17.4 ;
    %pop/vec4 1;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_00000249d4112990;
T_18 ;
    %wait E_00000249d42310b0;
    %load/vec4 v00000249d42b2290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 153;
    %split/vec4 1;
    %assign/vec4 v00000249d42afba0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000249d42b0c80_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000249d42b1900_0, 0;
    %split/vec4 7;
    %assign/vec4 v00000249d42afa60_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000249d42afb00_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000249d42b2470_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000249d42afce0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000249d42b1c50_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000249d42b0960_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000249d42b0be0_0, 0;
    %assign/vec4 v00000249d42b08c0_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v00000249d42b0aa0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v00000249d42b0b40_0;
    %assign/vec4 v00000249d42b08c0_0, 0;
    %load/vec4 v00000249d42b0780_0;
    %assign/vec4 v00000249d42b1c50_0, 0;
    %load/vec4 v00000249d42b1720_0;
    %assign/vec4 v00000249d42afce0_0, 0;
    %load/vec4 v00000249d42b0820_0;
    %assign/vec4 v00000249d42b2470_0, 0;
    %load/vec4 v00000249d42b1540_0;
    %assign/vec4 v00000249d42afb00_0, 0;
    %load/vec4 v00000249d42b03c0_0;
    %assign/vec4 v00000249d42afa60_0, 0;
    %load/vec4 v00000249d42b01e0_0;
    %assign/vec4 v00000249d42b1900_0, 0;
    %load/vec4 v00000249d42b1400_0;
    %assign/vec4 v00000249d42b0c80_0, 0;
    %load/vec4 v00000249d42b14a0_0;
    %assign/vec4 v00000249d42afba0_0, 0;
    %load/vec4 v00000249d42b1860_0;
    %assign/vec4 v00000249d42b0be0_0, 0;
    %load/vec4 v00000249d42b1220_0;
    %assign/vec4 v00000249d42b0960_0, 0;
    %jmp T_18.3;
T_18.2 ;
    %pushi/vec4 0, 0, 153;
    %split/vec4 1;
    %assign/vec4 v00000249d42afba0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000249d42b0c80_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000249d42b1900_0, 0;
    %split/vec4 7;
    %assign/vec4 v00000249d42afa60_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000249d42afb00_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000249d42b2470_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000249d42afce0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000249d42b1c50_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000249d42b0960_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000249d42b0be0_0, 0;
    %assign/vec4 v00000249d42b08c0_0, 0;
T_18.3 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_00000249d42ceec0;
T_19 ;
    %wait E_00000249d4231f70;
    %load/vec4 v00000249d42c75a0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_19.0, 4;
    %load/vec4 v00000249d42c6560_0;
    %ix/getv 4, v00000249d42c82c0_0;
    %store/vec4a v00000249d42c76e0, 4, 0;
T_19.0 ;
    %jmp T_19;
    .thread T_19;
    .scope S_00000249d42ceec0;
T_20 ;
    %wait E_00000249d4231f70;
    %ix/getv 4, v00000249d42c82c0_0;
    %load/vec4a v00000249d42c76e0, 4;
    %assign/vec4 v00000249d42c7140_0, 0;
    %jmp T_20;
    .thread T_20;
    .scope S_00000249d42ceec0;
T_21 ;
    %delay 20004, 0;
    %vpi_call 26 27 "$display", "Reading Data Memory Content : " {0 0 0};
    %fork t_3, S_00000249d42ce6f0;
    %jmp t_2;
    .scope S_00000249d42ce6f0;
t_3 ;
    %pushi/vec4 50, 0, 32;
    %store/vec4 v00000249d42c7b40_0, 0, 32;
T_21.0 ;
    %load/vec4 v00000249d42c7b40_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_21.1, 5;
    %ix/getv/s 4, v00000249d42c7b40_0;
    %load/vec4a v00000249d42c76e0, 4;
    %vpi_call 26 29 "$display", "addr = %d , Mem[addr] = %d", v00000249d42c7b40_0, S<0,vec4,s32> {1 0 0};
    %load/vec4 v00000249d42c7b40_0;
    %subi 1, 0, 32;
    %store/vec4 v00000249d42c7b40_0, 0, 32;
    %jmp T_21.0;
T_21.1 ;
    %end;
    .scope S_00000249d42ceec0;
t_2 %join;
    %end;
    .thread T_21;
    .scope S_00000249d42cfff0;
T_22 ;
    %wait E_00000249d42323f0;
    %load/vec4 v00000249d42c73c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_22.0, 8;
    %load/vec4 v00000249d42c5fc0_0;
    %jmp/1 T_22.1, 8;
T_22.0 ; End of true expr.
    %load/vec4 v00000249d42c6060_0;
    %jmp/0 T_22.1, 8;
 ; End of false expr.
    %blend;
T_22.1;
    %store/vec4 v00000249d42c6e20_0, 0, 32;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_00000249d42ced30;
T_23 ;
    %wait E_00000249d42310b0;
    %load/vec4 v00000249d42d13c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 186;
    %split/vec4 1;
    %assign/vec4 v00000249d42d0c40_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000249d42d2ae0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000249d42d07e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000249d42d2a40_0, 0;
    %split/vec4 7;
    %assign/vec4 v00000249d42d20e0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000249d42d2cc0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000249d42d2040_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000249d42d22c0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000249d42d1960_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000249d42d1780_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000249d42d16e0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000249d42d0ce0_0, 0;
    %assign/vec4 v00000249d42d1000_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v00000249d42c7500_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %load/vec4 v00000249d42c6ec0_0;
    %assign/vec4 v00000249d42d1000_0, 0;
    %load/vec4 v00000249d42d2220_0;
    %assign/vec4 v00000249d42d1780_0, 0;
    %load/vec4 v00000249d42c7460_0;
    %assign/vec4 v00000249d42d1960_0, 0;
    %load/vec4 v00000249d42d1a00_0;
    %assign/vec4 v00000249d42d22c0_0, 0;
    %load/vec4 v00000249d42d2720_0;
    %assign/vec4 v00000249d42d2040_0, 0;
    %load/vec4 v00000249d42d1f00_0;
    %assign/vec4 v00000249d42d2cc0_0, 0;
    %load/vec4 v00000249d42d1dc0_0;
    %assign/vec4 v00000249d42d20e0_0, 0;
    %load/vec4 v00000249d42d0ec0_0;
    %assign/vec4 v00000249d42d2a40_0, 0;
    %load/vec4 v00000249d42d29a0_0;
    %assign/vec4 v00000249d42d07e0_0, 0;
    %load/vec4 v00000249d42d2360_0;
    %assign/vec4 v00000249d42d2ae0_0, 0;
    %load/vec4 v00000249d42d0f60_0;
    %assign/vec4 v00000249d42d0ce0_0, 0;
    %load/vec4 v00000249d42c7780_0;
    %assign/vec4 v00000249d42d16e0_0, 0;
    %load/vec4 v00000249d42d1dc0_0;
    %cmpi/e 127, 0, 7;
    %flag_mov 8, 4;
    %jmp/0 T_23.4, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_23.5, 8;
T_23.4 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_23.5, 8;
 ; End of false expr.
    %blend;
T_23.5;
    %assign/vec4 v00000249d42d0c40_0, 0;
    %jmp T_23.3;
T_23.2 ;
    %pushi/vec4 0, 0, 186;
    %split/vec4 1;
    %assign/vec4 v00000249d42d0c40_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000249d42d2ae0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000249d42d07e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000249d42d2a40_0, 0;
    %split/vec4 7;
    %assign/vec4 v00000249d42d20e0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000249d42d2cc0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000249d42d2040_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000249d42d22c0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000249d42d1960_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000249d42d1780_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000249d42d16e0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000249d42d0ce0_0, 0;
    %assign/vec4 v00000249d42d1000_0, 0;
T_23.3 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_00000249d42ceba0;
T_24 ;
    %wait E_00000249d4231970;
    %load/vec4 v00000249d42d2400_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_24.0, 8;
    %load/vec4 v00000249d42d1140_0;
    %jmp/1 T_24.1, 8;
T_24.0 ; End of true expr.
    %load/vec4 v00000249d42d2b80_0;
    %jmp/0 T_24.1, 8;
 ; End of false expr.
    %blend;
T_24.1;
    %store/vec4 v00000249d42d2540_0, 0, 32;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_00000249d425ec50;
T_25 ;
    %wait E_00000249d42310b0;
    %load/vec4 v00000249d42d5830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000249d42d3080_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v00000249d42d3080_0;
    %addi 1, 0, 32;
    %assign/vec4 v00000249d42d3080_0, 0;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_00000249d425b9c0;
T_26 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000249d42d6a50_0, 0, 1;
    %end;
    .thread T_26;
    .scope S_00000249d425b9c0;
T_27 ;
    %delay 1, 0;
    %load/vec4 v00000249d42d5ab0_0;
    %inv;
    %assign/vec4 v00000249d42d5ab0_0, 0;
    %jmp T_27;
    .thread T_27;
    .scope S_00000249d425b9c0;
T_28 ;
    %vpi_call 2 43 "$dumpfile", "testoutdump.vcd" {0 0 0};
    %vpi_call 2 44 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000249d42d5ab0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000249d42d6a50_0, 0;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000249d42d6a50_0, 0, 1;
    %vpi_call 2 50 "$display", "Executing..." {0 0 0};
    %delay 20001, 0;
    %load/vec4 v00000249d42d4c50_0;
    %addi 1, 0, 32;
    %vpi_call 2 54 "$display", "Number of cycles consumed: %d", S<0,vec4,u32> {1 0 0};
    %vpi_call 2 56 "$finish" {0 0 0};
    %end;
    .thread T_28;
# The file index is used to find the file name in the following table.
:file_names 30;
    "N/A";
    "<interactive>";
    ".\PL_CPU_vscode_sim.v";
    "./CPU5STAGE.v";
    "./exception_detect_unit.v";
    "./opcodes.v";
    "./EX_MEM_buffer.v";
    "./EX_stage.v";
    "./ALU.v";
    "./ALU_OPER.v";
    "./MUX_4x1.v";
    "./MUX_8x1.v";
    "./forward_unit.v";
    "./ID_EX_buffer.v";
    "./ID_stage.v";
    "./BranchResolver.v";
    "./StallDetectionUnit.v";
    "./control_unit.v";
    "./Immed_Gen_unit.v";
    "./REG_FILE.v";
    "./IF_ID_buffer.v";
    "./IF_stage.v";
    "./IM.v";
    "./Branch_or_Jump_TargGen.v";
    "./PC_register.v";
    "./MEM_stage.v";
    "./DM.v";
    "./MUX_2x1.v";
    "./MEM_WB_buffer.v";
    "./WB_stage.v";
