<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p50" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_50{left:110px;bottom:1129px;letter-spacing:-0.17px;}
#t2_50{left:418px;bottom:1129px;letter-spacing:-0.19px;word-spacing:1.45px;}
#t3_50{left:110px;bottom:1082px;letter-spacing:-0.17px;word-spacing:2.51px;}
#t4_50{left:110px;bottom:1062px;letter-spacing:-0.18px;word-spacing:1.45px;}
#t5_50{left:110px;bottom:1026px;letter-spacing:-0.18px;word-spacing:2.76px;}
#t6_50{left:356px;bottom:1026px;}
#t7_50{left:372px;bottom:1026px;letter-spacing:-0.14px;word-spacing:2.76px;}
#t8_50{left:450px;bottom:1026px;letter-spacing:-0.18px;}
#t9_50{left:545px;bottom:1026px;letter-spacing:-0.14px;word-spacing:2.82px;}
#ta_50{left:110px;bottom:1005px;letter-spacing:-0.17px;}
#tb_50{left:154px;bottom:1005px;}
#tc_50{left:165px;bottom:1005px;letter-spacing:-0.17px;}
#td_50{left:200px;bottom:1005px;}
#te_50{left:211px;bottom:1005px;letter-spacing:-0.17px;}
#tf_50{left:272px;bottom:1005px;letter-spacing:-0.13px;word-spacing:2.45px;}
#tg_50{left:305px;bottom:1005px;letter-spacing:-0.17px;}
#th_50{left:393px;bottom:1005px;}
#ti_50{left:408px;bottom:1005px;letter-spacing:-0.13px;word-spacing:2.19px;}
#tj_50{left:110px;bottom:984px;letter-spacing:-0.13px;word-spacing:1.38px;}
#tk_50{left:110px;bottom:964px;letter-spacing:-0.14px;word-spacing:1.12px;}
#tl_50{left:152px;bottom:919px;letter-spacing:0.01px;word-spacing:1.01px;}
#tm_50{left:152px;bottom:901px;letter-spacing:-0.03px;word-spacing:0.69px;}
#tn_50{left:152px;bottom:882px;word-spacing:1.4px;}
#to_50{left:152px;bottom:864px;letter-spacing:-0.03px;word-spacing:2.93px;}
#tp_50{left:152px;bottom:846px;letter-spacing:-0.06px;word-spacing:1.94px;}
#tq_50{left:110px;bottom:809px;letter-spacing:-0.19px;}
#tr_50{left:146px;bottom:809px;letter-spacing:-0.17px;}
#ts_50{left:190px;bottom:809px;}
#tt_50{left:202px;bottom:809px;letter-spacing:-0.17px;}
#tu_50{left:263px;bottom:809px;letter-spacing:-0.16px;word-spacing:3.3px;}
#tv_50{left:309px;bottom:809px;letter-spacing:-0.17px;}
#tw_50{left:396px;bottom:809px;}
#tx_50{left:412px;bottom:809px;letter-spacing:-0.18px;word-spacing:2.95px;}
#ty_50{left:651px;bottom:809px;letter-spacing:-0.18px;}
#tz_50{left:704px;bottom:809px;}
#t10_50{left:716px;bottom:809px;letter-spacing:-0.18px;}
#t11_50{left:786px;bottom:809px;letter-spacing:-0.16px;word-spacing:3.3px;}
#t12_50{left:110px;bottom:789px;letter-spacing:-0.17px;}
#t13_50{left:206px;bottom:789px;}
#t14_50{left:215px;bottom:789px;letter-spacing:-0.24px;word-spacing:3.63px;}
#t15_50{left:358px;bottom:789px;letter-spacing:-0.17px;}
#t16_50{left:399px;bottom:789px;letter-spacing:-0.16px;word-spacing:1.91px;}
#t17_50{left:781px;bottom:789px;letter-spacing:-0.17px;}
#t18_50{left:110px;bottom:768px;letter-spacing:-0.13px;}
#t19_50{left:182px;bottom:768px;letter-spacing:-0.34px;word-spacing:3.79px;}
#t1a_50{left:390px;bottom:768px;letter-spacing:-0.18px;}
#t1b_50{left:443px;bottom:768px;}
#t1c_50{left:455px;bottom:768px;letter-spacing:-0.18px;}
#t1d_50{left:533px;bottom:768px;letter-spacing:-0.18px;}
#t1e_50{left:567px;bottom:768px;letter-spacing:-0.18px;}
#t1f_50{left:655px;bottom:768px;}
#t1g_50{left:663px;bottom:768px;}
#t1h_50{left:680px;bottom:768px;letter-spacing:-0.16px;word-spacing:3.28px;}
#t1i_50{left:110px;bottom:747px;letter-spacing:-0.22px;word-spacing:1.62px;}
#t1j_50{left:195px;bottom:747px;letter-spacing:-0.17px;}
#t1k_50{left:256px;bottom:747px;}
#t1l_50{left:266px;bottom:747px;letter-spacing:-0.17px;}
#t1m_50{left:351px;bottom:747px;letter-spacing:-0.18px;}
#t1n_50{left:383px;bottom:747px;letter-spacing:-0.18px;}
#t1o_50{left:479px;bottom:747px;}
#t1p_50{left:488px;bottom:747px;}
#t1q_50{left:497px;bottom:747px;letter-spacing:-0.32px;word-spacing:2.33px;}
#t1r_50{left:711px;bottom:747px;letter-spacing:-0.18px;}
#t1s_50{left:761px;bottom:747px;letter-spacing:-0.16px;word-spacing:1.48px;}
#t1t_50{left:110px;bottom:726px;letter-spacing:-0.14px;word-spacing:1.33px;}
#t1u_50{left:568px;bottom:726px;letter-spacing:-0.18px;}
#t1v_50{left:617px;bottom:726px;letter-spacing:-0.14px;word-spacing:1.35px;}
#t1w_50{left:725px;bottom:726px;letter-spacing:-0.18px;}
#t1x_50{left:765px;bottom:726px;letter-spacing:-0.25px;}
#t1y_50{left:110px;bottom:706px;letter-spacing:-0.21px;word-spacing:1.52px;}
#t1z_50{left:293px;bottom:706px;letter-spacing:-0.17px;}
#t20_50{left:336px;bottom:706px;}
#t21_50{left:152px;bottom:661px;word-spacing:3.68px;}
#t22_50{left:442px;bottom:661px;letter-spacing:0.12px;}
#t23_50{left:481px;bottom:661px;letter-spacing:0.12px;}
#t24_50{left:513px;bottom:661px;letter-spacing:0.12px;}
#t25_50{left:560px;bottom:661px;letter-spacing:0.07px;word-spacing:3.55px;}
#t26_50{left:152px;bottom:643px;letter-spacing:-0.19px;}
#t27_50{left:206px;bottom:643px;letter-spacing:0.12px;}
#t28_50{left:252px;bottom:643px;letter-spacing:0.03px;word-spacing:1.78px;}
#t29_50{left:110px;bottom:606px;letter-spacing:-0.13px;word-spacing:0.49px;}
#t2a_50{left:323px;bottom:606px;letter-spacing:-0.17px;}
#t2b_50{left:415px;bottom:606px;letter-spacing:-0.17px;word-spacing:0.56px;}
#t2c_50{left:700px;bottom:606px;letter-spacing:-1px;}
#t2d_50{left:763px;bottom:606px;letter-spacing:-0.29px;word-spacing:0.73px;}
#t2e_50{left:110px;bottom:586px;letter-spacing:-0.14px;word-spacing:2.55px;}
#t2f_50{left:110px;bottom:565px;letter-spacing:-0.14px;word-spacing:1.69px;}
#t2g_50{left:738px;bottom:565px;letter-spacing:-0.17px;}
#t2h_50{left:110px;bottom:544px;letter-spacing:-0.14px;word-spacing:1.39px;}
#t2i_50{left:110px;bottom:484px;letter-spacing:0.13px;}
#t2j_50{left:183px;bottom:484px;letter-spacing:0.09px;word-spacing:2.39px;}
#t2k_50{left:470px;bottom:484px;letter-spacing:0.14px;}
#t2l_50{left:593px;bottom:484px;}
#t2m_50{left:154px;bottom:441px;letter-spacing:0.09px;}
#t2n_50{left:214px;bottom:441px;letter-spacing:0.09px;}
#t2o_50{left:274px;bottom:441px;letter-spacing:0.09px;}
#t2p_50{left:321px;bottom:441px;letter-spacing:0.09px;}
#t2q_50{left:552px;bottom:441px;}
#t2r_50{left:588px;bottom:441px;}
#t2s_50{left:641px;bottom:441px;}
#t2t_50{left:694px;bottom:441px;}
#t2u_50{left:734px;bottom:441px;}
#t2v_50{left:758px;bottom:441px;}
#t2w_50{left:785px;bottom:441px;}
#t2x_50{left:137px;bottom:423px;letter-spacing:-0.21px;}
#t2y_50{left:197px;bottom:423px;letter-spacing:-0.21px;}
#t2z_50{left:257px;bottom:423px;letter-spacing:-0.21px;}
#t30_50{left:431px;bottom:423px;letter-spacing:-0.09px;}
#t31_50{left:571px;bottom:423px;letter-spacing:-0.22px;}
#t32_50{left:624px;bottom:423px;letter-spacing:-0.22px;}
#t33_50{left:676px;bottom:423px;letter-spacing:-0.22px;}
#t34_50{left:729px;bottom:423px;letter-spacing:-0.17px;}
#t35_50{left:758px;bottom:423px;}
#t36_50{left:777px;bottom:423px;letter-spacing:-0.23px;}
#t37_50{left:157px;bottom:406px;}
#t38_50{left:217px;bottom:406px;}
#t39_50{left:277px;bottom:406px;}
#t3a_50{left:431px;bottom:406px;letter-spacing:-0.15px;}
#t3b_50{left:588px;bottom:406px;}
#t3c_50{left:640px;bottom:406px;}
#t3d_50{left:693px;bottom:406px;}
#t3e_50{left:734px;bottom:406px;}
#t3f_50{left:758px;bottom:406px;}
#t3g_50{left:785px;bottom:406px;}
#t3h_50{left:272px;bottom:364px;letter-spacing:-0.16px;word-spacing:2.04px;}
#t3i_50{left:544px;bottom:364px;letter-spacing:-0.18px;}
#t3j_50{left:658px;bottom:364px;}
#t3k_50{left:110px;bottom:326px;letter-spacing:-0.16px;word-spacing:1.27px;}
#t3l_50{left:317px;bottom:326px;letter-spacing:-0.17px;}
#t3m_50{left:436px;bottom:326px;letter-spacing:-0.13px;word-spacing:1.24px;}
#t3n_50{left:514px;bottom:326px;letter-spacing:-1px;}
#t3o_50{left:578px;bottom:326px;letter-spacing:-0.18px;word-spacing:1.33px;}
#t3p_50{left:110px;bottom:305px;letter-spacing:-0.18px;word-spacing:2.88px;}
#t3q_50{left:522px;bottom:305px;letter-spacing:-0.16px;word-spacing:2.86px;}
#t3r_50{left:110px;bottom:285px;letter-spacing:-0.17px;word-spacing:1.44px;}
#t3s_50{left:110px;bottom:249px;letter-spacing:-0.18px;word-spacing:2.4px;}
#t3t_50{left:315px;bottom:249px;}
#t3u_50{left:331px;bottom:249px;letter-spacing:-0.14px;word-spacing:2.4px;}
#t3v_50{left:408px;bottom:249px;letter-spacing:-0.18px;}
#t3w_50{left:529px;bottom:249px;letter-spacing:-0.13px;word-spacing:2.49px;}
#t3x_50{left:682px;bottom:249px;letter-spacing:-0.18px;}
#t3y_50{left:726px;bottom:249px;}
#t3z_50{left:737px;bottom:249px;letter-spacing:-0.18px;}
#t40_50{left:799px;bottom:249px;letter-spacing:-0.13px;word-spacing:2.65px;}
#t41_50{left:110px;bottom:228px;letter-spacing:-0.17px;}
#t42_50{left:197px;bottom:228px;}
#t43_50{left:210px;bottom:228px;letter-spacing:-0.17px;word-spacing:0.35px;}
#t44_50{left:613px;bottom:228px;}
#t45_50{left:627px;bottom:228px;letter-spacing:-0.11px;word-spacing:0.05px;}
#t46_50{left:110px;bottom:207px;letter-spacing:-0.17px;word-spacing:1.44px;}
#t47_50{left:110px;bottom:171px;letter-spacing:-0.19px;}
#t48_50{left:151px;bottom:171px;letter-spacing:-0.17px;}
#t49_50{left:216px;bottom:171px;letter-spacing:-0.22px;}
#t4a_50{left:262px;bottom:171px;letter-spacing:-0.44px;}
#t4b_50{left:305px;bottom:171px;letter-spacing:0.28px;}
#t4c_50{left:335px;bottom:171px;letter-spacing:-0.16px;}
#t4d_50{left:395px;bottom:171px;letter-spacing:-0.25px;}
#t4e_50{left:466px;bottom:171px;letter-spacing:-0.15px;}
#t4f_50{left:516px;bottom:171px;letter-spacing:-0.18px;}
#t4g_50{left:546px;bottom:171px;letter-spacing:-0.16px;}
#t4h_50{left:581px;bottom:171px;letter-spacing:-0.18px;}
#t4i_50{left:630px;bottom:171px;letter-spacing:-0.14px;}
#t4j_50{left:679px;bottom:171px;letter-spacing:-0.14px;}
#t4k_50{left:705px;bottom:171px;letter-spacing:-0.29px;}
#t4l_50{left:760px;bottom:171px;letter-spacing:-0.15px;}
#t4m_50{left:802px;bottom:171px;letter-spacing:-0.15px;}
#t4n_50{left:110px;bottom:151px;letter-spacing:-0.17px;}
#t4o_50{left:224px;bottom:151px;letter-spacing:-0.16px;word-spacing:1.97px;}
#t4p_50{left:682px;bottom:151px;letter-spacing:-0.18px;}
#t4q_50{left:796px;bottom:151px;letter-spacing:-0.19px;}
#t4r_50{left:110px;bottom:130px;letter-spacing:-0.11px;word-spacing:1.34px;}

.s1_50{font-size:17px;font-family:CMR10_1fw;color:#000;}
.s2_50{font-size:17px;font-family:CMSL10_1g7;color:#000;}
.s3_50{font-size:17px;font-family:CMTI10_1gf;color:#000;}
.s4_50{font-size:17px;font-family:CMTT10_1gl;color:#000;}
.s5_50{font-size:17px;font-family:CMITT10_1fo;color:#000;}
.s6_50{font-size:15px;font-family:CMTI10_1gf;color:#000;}
.s7_50{font-size:15px;font-family:CMTT10_1gl;color:#000;}
.s8_50{font-size:17px;font-family:CMBX10_1fg;color:#000;}
.s9_50{font-size:18px;font-family:CMBX12_1fi;color:#000;}
.sa_50{font-size:18px;font-family:CMTT12_1gn;color:#000;}
.sb_50{font-size:12px;font-family:CMR8_1g3;color:#000;}
.sc_50{font-size:14px;font-family:CMR9_1g5;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts50" type="text/css" >

@font-face {
	font-family: CMBX10_1fg;
	src: url("fonts/CMBX10_1fg.woff") format("woff");
}

@font-face {
	font-family: CMBX12_1fi;
	src: url("fonts/CMBX12_1fi.woff") format("woff");
}

@font-face {
	font-family: CMITT10_1fo;
	src: url("fonts/CMITT10_1fo.woff") format("woff");
}

@font-face {
	font-family: CMR10_1fw;
	src: url("fonts/CMR10_1fw.woff") format("woff");
}

@font-face {
	font-family: CMR8_1g3;
	src: url("fonts/CMR8_1g3.woff") format("woff");
}

@font-face {
	font-family: CMR9_1g5;
	src: url("fonts/CMR9_1g5.woff") format("woff");
}

@font-face {
	font-family: CMSL10_1g7;
	src: url("fonts/CMSL10_1g7.woff") format("woff");
}

@font-face {
	font-family: CMTI10_1gf;
	src: url("fonts/CMTI10_1gf.woff") format("woff");
}

@font-face {
	font-family: CMTT10_1gl;
	src: url("fonts/CMTT10_1gl.woff") format("woff");
}

@font-face {
	font-family: CMTT12_1gn;
	src: url("fonts/CMTT12_1gn.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg50Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg50" style="-webkit-user-select: none;"><object width="935" height="1210" data="50/50.svg" type="image/svg+xml" id="pdf50" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_50" class="t s1_50">36 </span><span id="t2_50" class="t s2_50">Volume II: RISC-V Privileged Architectures V20211203 </span>
<span id="t3_50" class="t s1_50">The settings in this register only control accessibility. The act of reading or writing this register </span>
<span id="t4_50" class="t s1_50" data-mappings='[[10,"ff"]]'>does not aﬀect the underlying counters, which continue to increment even when not accessible. </span>
<span id="t5_50" class="t s1_50">When the CY, TM, IR, or HPM</span><span id="t6_50" class="t s3_50">n </span><span id="t7_50" class="t s1_50">bit in the </span><span id="t8_50" class="t s4_50">mcounteren </span><span id="t9_50" class="t s1_50">register is clear, attempts to read the </span>
<span id="ta_50" class="t s4_50">cycle</span><span id="tb_50" class="t s1_50">, </span><span id="tc_50" class="t s4_50">time</span><span id="td_50" class="t s1_50">, </span><span id="te_50" class="t s4_50">instret</span><span id="tf_50" class="t s1_50">, or </span><span id="tg_50" class="t s4_50">hpmcounter</span><span id="th_50" class="t s5_50">n </span><span id="ti_50" class="t s1_50">register while executing in S-mode or U-mode will cause </span>
<span id="tj_50" class="t s1_50">an illegal instruction exception. When one of these bits is set, access to the corresponding register </span>
<span id="tk_50" class="t s1_50">is permitted in the next implemented privilege mode (S-mode if implemented, otherwise U-mode). </span>
<span id="tl_50" class="t s6_50">The counter-enable bits support two common use cases with minimal hardware. For systems that </span>
<span id="tm_50" class="t s6_50">do not need high-performance timers and counters, machine-mode software can trap accesses and </span>
<span id="tn_50" class="t s6_50">implement all features in software. For systems that need high-performance timers and counters </span>
<span id="to_50" class="t s6_50">but are not concerned with obfuscating the underlying hardware counters, the counters can be </span>
<span id="tp_50" class="t s6_50">directly exposed to lower privilege modes. </span>
<span id="tq_50" class="t s1_50">The </span><span id="tr_50" class="t s4_50">cycle</span><span id="ts_50" class="t s1_50">, </span><span id="tt_50" class="t s4_50">instret</span><span id="tu_50" class="t s1_50">, and </span><span id="tv_50" class="t s4_50">hpmcounter</span><span id="tw_50" class="t s5_50">n </span><span id="tx_50" class="t s1_50">CSRs are read-only shadows of </span><span id="ty_50" class="t s4_50">mcycle</span><span id="tz_50" class="t s1_50">, </span><span id="t10_50" class="t s4_50">minstret</span><span id="t11_50" class="t s1_50">, and </span>
<span id="t12_50" class="t s4_50">mhpmcounter</span><span id="t13_50" class="t s5_50">n</span><span id="t14_50" class="t s1_50">, respectively. The </span><span id="t15_50" class="t s4_50">time </span><span id="t16_50" class="t s1_50">CSR is a read-only shadow of the memory-mapped </span><span id="t17_50" class="t s4_50">mtime </span>
<span id="t18_50" class="t s1_50">register. </span><span id="t19_50" class="t s1_50">Analogously, on RV32I the </span><span id="t1a_50" class="t s4_50">cycleh</span><span id="t1b_50" class="t s1_50">, </span><span id="t1c_50" class="t s4_50">instreth </span><span id="t1d_50" class="t s1_50">and </span><span id="t1e_50" class="t s4_50">hpmcounter</span><span id="t1f_50" class="t s5_50">n</span><span id="t1g_50" class="t s4_50">h </span><span id="t1h_50" class="t s1_50">CSRs are read-only </span>
<span id="t1i_50" class="t s1_50">shadows of </span><span id="t1j_50" class="t s4_50">mcycleh</span><span id="t1k_50" class="t s1_50">, </span><span id="t1l_50" class="t s4_50">minstreth </span><span id="t1m_50" class="t s1_50">and </span><span id="t1n_50" class="t s4_50">mhpmcounter</span><span id="t1o_50" class="t s5_50">n</span><span id="t1p_50" class="t s4_50">h</span><span id="t1q_50" class="t s1_50">, respectively. On RV32I the </span><span id="t1r_50" class="t s4_50">timeh </span><span id="t1s_50" class="t s1_50">CSR is a </span>
<span id="t1t_50" class="t s1_50">read-only shadow of the upper 32 bits of the memory-mapped </span><span id="t1u_50" class="t s4_50">mtime </span><span id="t1v_50" class="t s1_50">register, while </span><span id="t1w_50" class="t s4_50">time </span><span id="t1x_50" class="t s1_50">shadows </span>
<span id="t1y_50" class="t s1_50">only the lower 32 bits of </span><span id="t1z_50" class="t s4_50">mtime</span><span id="t20_50" class="t s1_50">. </span>
<span id="t21_50" class="t s6_50">Implementations can convert reads of the </span><span id="t22_50" class="t s7_50">time </span><span id="t23_50" class="t s6_50">and </span><span id="t24_50" class="t s7_50">timeh </span><span id="t25_50" class="t s6_50">CSRs into loads to the memory- </span>
<span id="t26_50" class="t s6_50">mapped </span><span id="t27_50" class="t s7_50">mtime </span><span id="t28_50" class="t s6_50">register, or emulate this functionality in M-mode software. </span>
<span id="t29_50" class="t s1_50">In systems with U-mode, the </span><span id="t2a_50" class="t s4_50">mcounteren </span><span id="t2b_50" class="t s1_50" data-mappings='[[29,"fi"]]'>must be implemented, but all ﬁelds are </span><span id="t2c_50" class="t s8_50">WARL </span><span id="t2d_50" class="t s1_50">and may </span>
<span id="t2e_50" class="t s1_50">be read-only zero, indicating reads to the corresponding counter will cause an illegal instruction </span>
<span id="t2f_50" class="t s1_50">exception when executing in a less-privileged mode. In systems without U-mode, the </span><span id="t2g_50" class="t s4_50">mcounteren </span>
<span id="t2h_50" class="t s1_50">register should not exist. </span>
<span id="t2i_50" class="t s9_50">3.1.12 </span><span id="t2j_50" class="t s9_50">Machine Counter-Inhibit CSR (</span><span id="t2k_50" class="t sa_50">mcountinhibit</span><span id="t2l_50" class="t s9_50">) </span>
<span id="t2m_50" class="t sb_50">31 </span><span id="t2n_50" class="t sb_50">30 </span><span id="t2o_50" class="t sb_50">29 </span><span id="t2p_50" class="t sb_50">28 </span><span id="t2q_50" class="t sb_50">6 </span><span id="t2r_50" class="t sb_50">5 </span><span id="t2s_50" class="t sb_50">4 </span><span id="t2t_50" class="t sb_50">3 </span><span id="t2u_50" class="t sb_50">2 </span><span id="t2v_50" class="t sb_50">1 </span><span id="t2w_50" class="t sb_50">0 </span>
<span id="t2x_50" class="t sc_50">HPM31 </span><span id="t2y_50" class="t sc_50">HPM30 </span><span id="t2z_50" class="t sc_50">HPM29 </span><span id="t30_50" class="t sc_50">... </span><span id="t31_50" class="t sc_50">HPM5 </span><span id="t32_50" class="t sc_50">HPM4 </span><span id="t33_50" class="t sc_50">HPM3 </span><span id="t34_50" class="t sc_50">IR </span><span id="t35_50" class="t sc_50">0 </span><span id="t36_50" class="t sc_50">CY </span>
<span id="t37_50" class="t sc_50">1 </span><span id="t38_50" class="t sc_50">1 </span><span id="t39_50" class="t sc_50">1 </span><span id="t3a_50" class="t sc_50">23 </span><span id="t3b_50" class="t sc_50">1 </span><span id="t3c_50" class="t sc_50">1 </span><span id="t3d_50" class="t sc_50">1 </span><span id="t3e_50" class="t sc_50">1 </span><span id="t3f_50" class="t sc_50">1 </span><span id="t3g_50" class="t sc_50">1 </span>
<span id="t3h_50" class="t s1_50">Figure 3.19: Counter-inhibit register </span><span id="t3i_50" class="t s4_50">mcountinhibit</span><span id="t3j_50" class="t s1_50">. </span>
<span id="t3k_50" class="t s1_50">The counter-inhibit register </span><span id="t3l_50" class="t s4_50">mcountinhibit </span><span id="t3m_50" class="t s1_50">is a 32-bit </span><span id="t3n_50" class="t s8_50">WARL </span><span id="t3o_50" class="t s1_50">register that controls which of the </span>
<span id="t3p_50" class="t s1_50">hardware performance-monitoring counters increment. </span><span id="t3q_50" class="t s1_50">The settings in this register only control </span>
<span id="t3r_50" class="t s1_50" data-mappings='[[60,"ff"]]'>whether the counters increment; their accessibility is not aﬀected by the setting of this register. </span>
<span id="t3s_50" class="t s1_50">When the CY, IR, or HPM</span><span id="t3t_50" class="t s3_50">n </span><span id="t3u_50" class="t s1_50">bit in the </span><span id="t3v_50" class="t s4_50">mcountinhibit </span><span id="t3w_50" class="t s1_50">register is clear, the </span><span id="t3x_50" class="t s4_50">cycle</span><span id="t3y_50" class="t s1_50">, </span><span id="t3z_50" class="t s4_50">instret</span><span id="t40_50" class="t s1_50">, or </span>
<span id="t41_50" class="t s4_50">hpmcounter</span><span id="t42_50" class="t s5_50">n </span><span id="t43_50" class="t s1_50">register increments as usual. When the CY, IR, or HPM</span><span id="t44_50" class="t s3_50">n </span><span id="t45_50" class="t s1_50">bit is set, the corresponding </span>
<span id="t46_50" class="t s1_50">counter does not increment. </span>
<span id="t47_50" class="t s1_50">The </span><span id="t48_50" class="t s4_50">mcycle </span><span id="t49_50" class="t s1_50">CSR </span><span id="t4a_50" class="t s1_50">may </span><span id="t4b_50" class="t s1_50">be </span><span id="t4c_50" class="t s1_50">shared </span><span id="t4d_50" class="t s1_50">between </span><span id="t4e_50" class="t s1_50">harts </span><span id="t4f_50" class="t s1_50">on </span><span id="t4g_50" class="t s1_50">the </span><span id="t4h_50" class="t s1_50">same </span><span id="t4i_50" class="t s1_50">core, </span><span id="t4j_50" class="t s1_50">in </span><span id="t4k_50" class="t s1_50">which </span><span id="t4l_50" class="t s1_50">case </span><span id="t4m_50" class="t s1_50">the </span>
<span id="t4n_50" class="t s4_50">mcountinhibit</span><span id="t4o_50" class="t s1_50" data-mappings='[[4,"fi"]]'>.CY ﬁeld is also shared between those harts, and so writes to </span><span id="t4p_50" class="t s4_50">mcountinhibit</span><span id="t4q_50" class="t s1_50">.CY </span>
<span id="t4r_50" class="t s1_50">will be visible to those harts. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
