$comment
	File created using the following command:
		vcd file ULA_1bit.msim.vcd -direction
$end
$date
	Thu Jun 14 17:55:27 2018
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module ULA_1bit_vlg_vec_tst $end
$var reg 1 ! A_inv $end
$var reg 1 " B_inv $end
$var reg 1 # C_in $end
$var reg 1 $ Less $end
$var reg 3 % Operacao [2:0] $end
$var wire 1 & C_out $end
$var wire 1 ' Saida $end
$var wire 1 ( Set $end
$scope module i1 $end
$var wire 1 ) gnd $end
$var wire 1 * vcc $end
$var wire 1 + unknown $end
$var tri1 1 , devclrn $end
$var tri1 1 - devpor $end
$var tri1 1 . devoe $end
$var wire 1 / A~combout $end
$var wire 1 0 B_inv~combout $end
$var wire 1 1 B~combout $end
$var wire 1 2 inst|LPM_MUX_component|auto_generated|result_node[0]~0_combout $end
$var wire 1 3 C_in~combout $end
$var wire 1 4 A_inv~combout $end
$var wire 1 5 inst6|inst2~0_combout $end
$var wire 1 6 inst2|LPM_MUX_component|auto_generated|muxlut_result0w~0_combout $end
$var wire 1 7 inst1|LPM_MUX_component|auto_generated|result_node[0]~0_combout $end
$var wire 1 8 inst2|LPM_MUX_component|auto_generated|w_mux_outputs27w[0]~0_combout $end
$var wire 1 9 Less~combout $end
$var wire 1 : inst2|LPM_MUX_component|auto_generated|muxlut_result0w~1_combout $end
$var wire 1 ; inst5~0_combout $end
$var wire 1 < inst6|inst1~combout $end
$var wire 1 = Operacao~combout [2] $end
$var wire 1 > Operacao~combout [1] $end
$var wire 1 ? Operacao~combout [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
x#
x$
bx %
x&
x'
x(
0)
1*
x+
1,
1-
1.
z/
00
z1
x2
x3
04
x5
x6
x7
x8
x9
x:
x;
x<
x?
x>
x=
$end
