
# ##############################################################################
# Created by Base System Builder Wizard for Xilinx EDK 14.6 Build EDK_P.68d
# Mon Dec  8 14:37:34 2014
# Target Board:  Custom
# Family:    kintex7
# Device:    xc7k325t
# Package:   ffg676
# Speed Grade:  -1
# ##############################################################################
 PARAMETER VERSION = 2.1.0


 PORT uart_out = RS232_Uart_1_sout, DIR = O
 PORT uart_in = RS232_Uart_1_sin, DIR = I
 PORT sys_rst_n = RESET, DIR = I, SIGIS = RST, RST_POLARITY = 0
 PORT push_buttons = Push_Buttons_TRI_I, DIR = I, VEC = [3:0]
 PORT pmod_leds = LEDS_TRI_O, DIR = O, VEC = [7:0]
 PORT sd_bitbanged = Generic_GPIO_TRI_IO, DIR = IO, VEC = [7:0]
 PORT DDR3_SDRAM_we_n = DDR3_SDRAM_we_n, DIR = O
 PORT DDR3_SDRAM_ras_n = DDR3_SDRAM_ras_n, DIR = O
 PORT DDR3_SDRAM_odt = DDR3_SDRAM_odt, DIR = O
 PORT DDR3_SDRAM_dqs_n = DDR3_SDRAM_dqs_n, DIR = IO, VEC = [0:0]
 PORT DDR3_SDRAM_dqs = DDR3_SDRAM_dqs, DIR = IO, VEC = [0:0]
 PORT DDR3_SDRAM_dq = DDR3_SDRAM_dq, DIR = IO, VEC = [7:0]
 PORT DDR3_SDRAM_dm = DDR3_SDRAM_dm, DIR = O, VEC = [0:0]
 PORT DDR3_SDRAM_ddr3_rst = DDR3_SDRAM_ddr3_rst, DIR = O
 PORT DDR3_SDRAM_cs_n = DDR3_SDRAM_cs_n, DIR = O
 PORT DDR3_SDRAM_clk_n = DDR3_SDRAM_clk_n, DIR = O, SIGIS = CLK
 PORT DDR3_SDRAM_clk = DDR3_SDRAM_clk, DIR = O, SIGIS = CLK
 PORT DDR3_SDRAM_cke = DDR3_SDRAM_cke, DIR = O
 PORT DDR3_SDRAM_cas_n = DDR3_SDRAM_cas_n, DIR = O
 PORT DDR3_SDRAM_ba = DDR3_SDRAM_ba, DIR = O, VEC = [2:0]
 PORT DDR3_SDRAM_addr = DDR3_SDRAM_addr, DIR = O, VEC = [15:0]
 PORT sys_clk_p = CLK, DIR = I, DIFFERENTIAL_POLARITY = P, SIGIS = CLK, CLK_FREQ = 200000000
 PORT sys_clk_n = CLK, DIR = I, DIFFERENTIAL_POLARITY = N, SIGIS = CLK, CLK_FREQ = 200000000
 PORT leds = pmod_leds_GPIO_IO_O, DIR = O, VEC = [3:0]


BEGIN proc_sys_reset
 PARAMETER INSTANCE = proc_sys_reset_0
 PARAMETER HW_VER = 3.00.a
 PARAMETER C_EXT_RESET_HIGH = 0
 PORT MB_Debug_Sys_Rst = proc_sys_reset_0_MB_Debug_Sys_Rst
 PORT Dcm_locked = proc_sys_reset_0_Dcm_locked
 PORT MB_Reset = proc_sys_reset_0_MB_Reset
 PORT Slowest_sync_clk = clk_100_0000MHzPLLE0
 PORT Interconnect_aresetn = proc_sys_reset_0_Interconnect_aresetn
 PORT Ext_Reset_In = RESET
 PORT BUS_STRUCT_RESET = proc_sys_reset_0_BUS_STRUCT_RESET
END

BEGIN axi_intc
 PARAMETER INSTANCE = microblaze_0_intc
 PARAMETER HW_VER = 1.04.a
 PARAMETER C_BASEADDR = 0x41200000
 PARAMETER C_HIGHADDR = 0x4120ffff
 BUS_INTERFACE S_AXI = axi4lite_0
 BUS_INTERFACE INTERRUPT = microblaze_0_interrupt
 PORT S_AXI_ACLK = clk_100_0000MHzPLLE0
 PORT INTR = Push_Buttons_IP2INTC_Irpt & Generic_GPIO_IP2INTC_Irpt & RS232_Interrupt & axi_timer_0_Interrupt
END

BEGIN lmb_v10
 PARAMETER INSTANCE = microblaze_0_ilmb
 PARAMETER HW_VER = 2.00.b
 PORT SYS_RST = proc_sys_reset_0_BUS_STRUCT_RESET
 PORT LMB_CLK = clk_100_0000MHzPLLE0
END

BEGIN lmb_bram_if_cntlr
 PARAMETER INSTANCE = microblaze_0_i_bram_ctrl
 PARAMETER HW_VER = 3.10.c
 PARAMETER C_BASEADDR = 0x00000000
 PARAMETER C_HIGHADDR = 0x00007fff
 BUS_INTERFACE SLMB = microblaze_0_ilmb
 BUS_INTERFACE BRAM_PORT = microblaze_0_i_bram_ctrl_2_microblaze_0_bram_block
END

BEGIN lmb_v10
 PARAMETER INSTANCE = microblaze_0_dlmb
 PARAMETER HW_VER = 2.00.b
 PORT SYS_RST = proc_sys_reset_0_BUS_STRUCT_RESET
 PORT LMB_CLK = clk_100_0000MHzPLLE0
END

BEGIN lmb_bram_if_cntlr
 PARAMETER INSTANCE = microblaze_0_d_bram_ctrl
 PARAMETER HW_VER = 3.10.c
 PARAMETER C_BASEADDR = 0x00000000
 PARAMETER C_HIGHADDR = 0x00007fff
 BUS_INTERFACE SLMB = microblaze_0_dlmb
 BUS_INTERFACE BRAM_PORT = microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block
END

BEGIN bram_block
 PARAMETER INSTANCE = microblaze_0_bram_block
 PARAMETER HW_VER = 1.00.a
 BUS_INTERFACE PORTA = microblaze_0_i_bram_ctrl_2_microblaze_0_bram_block
 BUS_INTERFACE PORTB = microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block
END

BEGIN microblaze
 PARAMETER INSTANCE = microblaze_0
 PARAMETER HW_VER = 8.50.b
 PARAMETER C_INTERCONNECT = 2
 PARAMETER C_USE_BARREL = 1
 PARAMETER C_USE_FPU = 0
 PARAMETER C_DEBUG_ENABLED = 1
 PARAMETER C_ICACHE_BASEADDR = 0xc0000000
 PARAMETER C_ICACHE_HIGHADDR = 0xdfffffff
 PARAMETER C_USE_ICACHE = 1
 PARAMETER C_CACHE_BYTE_SIZE = 8192
 PARAMETER C_ICACHE_ALWAYS_USED = 1
 PARAMETER C_DCACHE_BASEADDR = 0xc0000000
 PARAMETER C_DCACHE_HIGHADDR = 0xdfffffff
 PARAMETER C_USE_DCACHE = 1
 PARAMETER C_DCACHE_BYTE_SIZE = 8192
 PARAMETER C_DCACHE_ALWAYS_USED = 1
 BUS_INTERFACE M_AXI_DP = axi4lite_0
 BUS_INTERFACE M_AXI_DC = axi4_0
 BUS_INTERFACE M_AXI_IC = axi4_0
 BUS_INTERFACE DEBUG = microblaze_0_debug
 BUS_INTERFACE INTERRUPT = microblaze_0_interrupt
 BUS_INTERFACE DLMB = microblaze_0_dlmb
 BUS_INTERFACE ILMB = microblaze_0_ilmb
 PORT MB_RESET = proc_sys_reset_0_MB_Reset
 PORT CLK = clk_100_0000MHzPLLE0
END

BEGIN mdm
 PARAMETER INSTANCE = debug_module
 PARAMETER HW_VER = 2.10.a
 PARAMETER C_INTERCONNECT = 2
 PARAMETER C_USE_UART = 1
 PARAMETER C_BASEADDR = 0x41400000
 PARAMETER C_HIGHADDR = 0x4140ffff
 BUS_INTERFACE S_AXI = axi4lite_0
 BUS_INTERFACE MBDEBUG_0 = microblaze_0_debug
 PORT Debug_SYS_Rst = proc_sys_reset_0_MB_Debug_Sys_Rst
 PORT S_AXI_ACLK = clk_100_0000MHzPLLE0
END

BEGIN clock_generator
 PARAMETER INSTANCE = clock_generator_0
 PARAMETER HW_VER = 4.03.a
 PARAMETER C_EXT_RESET_HIGH = 0
 PARAMETER C_CLKIN_FREQ = 200000000
 PARAMETER C_CLKOUT0_FREQ = 400000000
 PARAMETER C_CLKOUT0_PHASE = 337.5
 PARAMETER C_CLKOUT0_GROUP = PLLE0
 PARAMETER C_CLKOUT0_BUF = FALSE
 PARAMETER C_CLKOUT1_FREQ = 400000000
 PARAMETER C_CLKOUT1_GROUP = PLLE0
 PARAMETER C_CLKOUT1_BUF = FALSE
 PARAMETER C_CLKOUT2_FREQ = 25000000
 PARAMETER C_CLKOUT2_PHASE = 9.84375
 PARAMETER C_CLKOUT2_DUTY_CYCLE = 0.0625
 PARAMETER C_CLKOUT2_GROUP = PLLE0
 PARAMETER C_CLKOUT2_BUF = FALSE
 PARAMETER C_CLKOUT3_FREQ = 100000000
 PARAMETER C_CLKOUT3_GROUP = PLLE0
 PARAMETER C_CLKOUT4_FREQ = 200000000
 PARAMETER C_CLKOUT4_GROUP = PLLE0
 PORT LOCKED = proc_sys_reset_0_Dcm_locked
 PORT CLKOUT3 = clk_100_0000MHzPLLE0
 PORT RST = RESET
 PORT CLKOUT2 = clk_25_0000MHz9.84375PLLE0_nobuf
 PORT CLKOUT1 = clk_400_0000MHzPLLE0_nobuf
 PORT CLKOUT0 = clk_400_0000MHz337.5PLLE0_nobuf
 PORT CLKOUT4 = clk_200_0000MHzPLLE0
 PORT CLKIN = CLK
END

BEGIN axi_timer
 PARAMETER INSTANCE = axi_timer_0
 PARAMETER HW_VER = 1.03.a
 PARAMETER C_COUNT_WIDTH = 32
 PARAMETER C_ONE_TIMER_ONLY = 0
 PARAMETER C_BASEADDR = 0x41c00000
 PARAMETER C_HIGHADDR = 0x41c0ffff
 BUS_INTERFACE S_AXI = axi4lite_0
 PORT S_AXI_ACLK = clk_100_0000MHzPLLE0
 PORT Interrupt = axi_timer_0_Interrupt
END

BEGIN axi_interconnect
 PARAMETER INSTANCE = axi4lite_0
 PARAMETER HW_VER = 1.06.a
 PARAMETER C_INTERCONNECT_CONNECTIVITY_MODE = 0
 PORT INTERCONNECT_ARESETN = proc_sys_reset_0_Interconnect_aresetn
 PORT INTERCONNECT_ACLK = clk_100_0000MHzPLLE0
END

BEGIN axi_interconnect
 PARAMETER INSTANCE = axi4_0
 PARAMETER HW_VER = 1.06.a
 PARAMETER C_INTERCONNECT_DATA_WIDTH = 512
 PORT interconnect_aclk = clk_100_0000MHzPLLE0
 PORT INTERCONNECT_ARESETN = proc_sys_reset_0_Interconnect_aresetn
END

BEGIN axi_uartlite
 PARAMETER INSTANCE = RS232
 PARAMETER HW_VER = 1.02.a
 PARAMETER C_BAUDRATE = 115200
 PARAMETER C_DATA_BITS = 8
 PARAMETER C_USE_PARITY = 0
 PARAMETER C_ODD_PARITY = 1
 PARAMETER C_BASEADDR = 0x40600000
 PARAMETER C_HIGHADDR = 0x4060ffff
 BUS_INTERFACE S_AXI = axi4lite_0
 PORT S_AXI_ACLK = clk_100_0000MHzPLLE0
 PORT TX = RS232_Uart_1_sout
 PORT RX = RS232_Uart_1_sin
 PORT Interrupt = RS232_Interrupt
END

BEGIN axi_gpio
 PARAMETER INSTANCE = onboard_buttons
 PARAMETER HW_VER = 1.01.b
 PARAMETER C_GPIO_WIDTH = 4
 PARAMETER C_ALL_INPUTS = 1
 PARAMETER C_INTERRUPT_PRESENT = 1
 PARAMETER C_IS_DUAL = 0
 PARAMETER C_BASEADDR = 0x40000000
 PARAMETER C_HIGHADDR = 0x4000ffff
 BUS_INTERFACE S_AXI = axi4lite_0
 PORT S_AXI_ACLK = clk_100_0000MHzPLLE0
 PORT GPIO_IO_I = Push_Buttons_TRI_I
 PORT IP2INTC_Irpt = Push_Buttons_IP2INTC_Irpt
END

BEGIN axi_gpio
 PARAMETER INSTANCE = Pmod8LD
 PARAMETER HW_VER = 1.01.b
 PARAMETER C_GPIO_WIDTH = 8
 PARAMETER C_ALL_INPUTS = 0
 PARAMETER C_INTERRUPT_PRESENT = 0
 PARAMETER C_IS_DUAL = 0
 PARAMETER C_BASEADDR = 0x40020000
 PARAMETER C_HIGHADDR = 0x4002ffff
 BUS_INTERFACE S_AXI = axi4lite_0
 PORT S_AXI_ACLK = clk_100_0000MHzPLLE0
 PORT GPIO_IO_O = LEDS_TRI_O
END

BEGIN axi_gpio
 PARAMETER INSTANCE = SD_GPIO
 PARAMETER HW_VER = 1.01.b
 PARAMETER C_GPIO_WIDTH = 8
 PARAMETER C_ALL_INPUTS = 0
 PARAMETER C_INTERRUPT_PRESENT = 1
 PARAMETER C_IS_DUAL = 0
 PARAMETER C_BASEADDR = 0x40040000
 PARAMETER C_HIGHADDR = 0x4004ffff
 BUS_INTERFACE S_AXI = axi4lite_0
 PORT S_AXI_ACLK = clk_100_0000MHzPLLE0
 PORT GPIO_IO = Generic_GPIO_TRI_IO
 PORT IP2INTC_Irpt = Generic_GPIO_IP2INTC_Irpt
END

BEGIN axi_7series_ddrx
 PARAMETER INSTANCE = DDR3_SDRAM_MT41K512M8XX_125
 PARAMETER HW_VER = 1.08.a
 PARAMETER C_MEM_PARTNO = MT41J512M8XX-125
 PARAMETER C_INTERCONNECT_S_AXI_AR_REGISTER = 8
 PARAMETER C_INTERCONNECT_S_AXI_AW_REGISTER = 8
 PARAMETER C_INTERCONNECT_S_AXI_R_REGISTER = 8
 PARAMETER C_INTERCONNECT_S_AXI_W_REGISTER = 8
 PARAMETER C_INTERCONNECT_S_AXI_B_REGISTER = 8
 PARAMETER C_DM_WIDTH = 1
 PARAMETER C_DQS_WIDTH = 1
 PARAMETER C_DQ_WIDTH = 8
 PARAMETER C_ROW_WIDTH = 16
 PARAMETER C_INTERCONNECT_S_AXI_MASTERS = microblaze_0.M_AXI_DC & microblaze_0.M_AXI_IC
 PARAMETER C_S_AXI_DATA_WIDTH = 64
 PARAMETER C_RTT_NOM = 60
 PARAMETER C_TCK = 2500
 PARAMETER C_PLLE2_EXT_LOC = X1Y2
 PARAMETER C_CLKOUT0_PHASE = 337.5
 PARAMETER C_S_AXI_BASEADDR = 0xc0000000
 PARAMETER C_S_AXI_HIGHADDR = 0xdfffffff
 BUS_INTERFACE S_AXI = axi4_0
 PORT clk = clk_100_0000MHzPLLE0
 PORT ddr_we_n = DDR3_SDRAM_we_n
 PORT ddr_ras_n = DDR3_SDRAM_ras_n
 PORT ddr_odt = DDR3_SDRAM_odt
 PORT ddr_dqs_n = DDR3_SDRAM_dqs_n
 PORT ddr_dqs_p = DDR3_SDRAM_dqs
 PORT ddr_dq = DDR3_SDRAM_dq
 PORT ddr_dm = DDR3_SDRAM_dm
 PORT ddr_reset_n = DDR3_SDRAM_ddr3_rst
 PORT ddr_cs_n = DDR3_SDRAM_cs_n
 PORT ddr_ck_n = DDR3_SDRAM_clk_n
 PORT ddr_ck_p = DDR3_SDRAM_clk
 PORT ddr_cke = DDR3_SDRAM_cke
 PORT ddr_cas_n = DDR3_SDRAM_cas_n
 PORT ddr_ba = DDR3_SDRAM_ba
 PORT ddr_addr = DDR3_SDRAM_addr
 PORT sync_pulse = clk_25_0000MHz9.84375PLLE0_nobuf
 PORT mem_refclk = clk_400_0000MHzPLLE0_nobuf
 PORT freq_refclk = clk_400_0000MHz337.5PLLE0_nobuf
 PORT clk_ref = clk_200_0000MHzPLLE0
 PORT pll_lock = proc_sys_reset_0_Dcm_locked
END

BEGIN axi_gpio
 PARAMETER INSTANCE = onboard_leds
 PARAMETER HW_VER = 1.01.b
 PARAMETER C_GPIO_WIDTH = 4
 PARAMETER C_BASEADDR = 0x40080000
 PARAMETER C_HIGHADDR = 0x4008ffff
 BUS_INTERFACE S_AXI = axi4lite_0
 PORT S_AXI_ACLK = clk_100_0000MHzPLLE0
 PORT GPIO_IO_O = pmod_leds_GPIO_IO_O
END

