<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.11"/>
<title>Robobo: src/CMSIS/Device/ATMEL/sam3u/include/component/component_udphs.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Robobo
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.11 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="examples.html"><span>Examples</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>File&#160;Members</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('a00890_source.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">component_udphs.h</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> *         SAM Software Package License</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> * Copyright (c) 2012, Atmel Corporation</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * All rights reserved.</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * modification, are permitted provided that the following condition is met:</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * - Redistributions of source code must retain the above copyright notice,</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * this list of conditions and the disclaimer below.</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * Atmel&#39;s name may not be used to endorse or promote products derived from</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> * this software without specific prior written permission.</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * DISCLAIMER: THIS SOFTWARE IS PROVIDED BY ATMEL &quot;AS IS&quot; AND ANY EXPRESS OR</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT ARE</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * DISCLAIMED. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT,</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA,</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> * ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;</div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="preprocessor">#ifndef _SAM3U_UDPHS_COMPONENT_</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="preprocessor">#define _SAM3U_UDPHS_COMPONENT_</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;</div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment">/* ============================================================================= */</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment">/* ============================================================================= */</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;</div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;</div><div class="line"><a name="l00041"></a><span class="lineno"><a class="line" href="a00177.html">   41</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00042"></a><span class="lineno"><a class="line" href="a00177.html#a01169797d3706f1f3531d350ecb7db35">   42</a></span>&#160;  <a class="code" href="a01300.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>     <a class="code" href="a00177.html#a01169797d3706f1f3531d350ecb7db35">UDPHS_DMANXTDSC</a>;  </div><div class="line"><a name="l00043"></a><span class="lineno"><a class="line" href="a00177.html#af4b6dbfafb7f30f12acc310f360fd7fb">   43</a></span>&#160;  <a class="code" href="a01300.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>     <a class="code" href="a00177.html#af4b6dbfafb7f30f12acc310f360fd7fb">UDPHS_DMAADDRESS</a>; </div><div class="line"><a name="l00044"></a><span class="lineno"><a class="line" href="a00177.html#ac7132750270bc11c42912b869cc8b53c">   44</a></span>&#160;  <a class="code" href="a01300.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>     <a class="code" href="a00177.html#ac7132750270bc11c42912b869cc8b53c">UDPHS_DMACONTROL</a>; </div><div class="line"><a name="l00045"></a><span class="lineno"><a class="line" href="a00177.html#a8ceb4023e5ae8754b805324d058ca310">   45</a></span>&#160;  <a class="code" href="a01300.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>     <a class="code" href="a00177.html#a8ceb4023e5ae8754b805324d058ca310">UDPHS_DMASTATUS</a>;  </div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;} <a class="code" href="a00177.html">UdphsDma</a>;</div><div class="line"><a name="l00048"></a><span class="lineno"><a class="line" href="a00178.html">   48</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00049"></a><span class="lineno"><a class="line" href="a00178.html#a5ae1fccea3f2a9623c1a4f814f5f8720">   49</a></span>&#160;  <a class="code" href="a01300.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>     <a class="code" href="a00178.html#a5ae1fccea3f2a9623c1a4f814f5f8720">UDPHS_EPTCFG</a>;     </div><div class="line"><a name="l00050"></a><span class="lineno"><a class="line" href="a00178.html#a8c333f65f36c8dfcb3325287e4f9d354">   50</a></span>&#160;  <a class="code" href="a01300.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>     <a class="code" href="a00178.html#a8c333f65f36c8dfcb3325287e4f9d354">UDPHS_EPTCTLENB</a>;  </div><div class="line"><a name="l00051"></a><span class="lineno"><a class="line" href="a00178.html#ace57db3210c692390af29b352d551d73">   51</a></span>&#160;  <a class="code" href="a01300.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>     <a class="code" href="a00178.html#ace57db3210c692390af29b352d551d73">UDPHS_EPTCTLDIS</a>;  </div><div class="line"><a name="l00052"></a><span class="lineno"><a class="line" href="a00178.html#add80e220e784c1bf57c94d15603f95b4">   52</a></span>&#160;  <a class="code" href="a01300.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>     <a class="code" href="a00178.html#add80e220e784c1bf57c94d15603f95b4">UDPHS_EPTCTL</a>;     </div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;  <a class="code" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>     Reserved1[1];</div><div class="line"><a name="l00054"></a><span class="lineno"><a class="line" href="a00178.html#a3d32dd5f277b65719fd5af3f7511b4bf">   54</a></span>&#160;  <a class="code" href="a01300.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>     <a class="code" href="a00178.html#a3d32dd5f277b65719fd5af3f7511b4bf">UDPHS_EPTSETSTA</a>;  </div><div class="line"><a name="l00055"></a><span class="lineno"><a class="line" href="a00178.html#a477b7c1821eed34215d76b5f2b04f329">   55</a></span>&#160;  <a class="code" href="a01300.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>     <a class="code" href="a00178.html#a477b7c1821eed34215d76b5f2b04f329">UDPHS_EPTCLRSTA</a>;  </div><div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="a00178.html#abd2db15d1e3ae8ef749f4867fb6bcbc0">   56</a></span>&#160;  <a class="code" href="a01300.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>     <a class="code" href="a00178.html#abd2db15d1e3ae8ef749f4867fb6bcbc0">UDPHS_EPTSTA</a>;     </div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;} <a class="code" href="a00178.html">UdphsEpt</a>;</div><div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="a01563.html#ga545f86ed8bc5124192df7f67360f1cc4">   59</a></span>&#160;<span class="preprocessor">#define UDPHSEPT_NUMBER 7</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="preprocessor">#define UDPHSDMA_NUMBER 6</span></div><div class="line"><a name="l00061"></a><span class="lineno"><a class="line" href="a00176.html">   61</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00062"></a><span class="lineno"><a class="line" href="a00176.html#a3b110029e6309bfa31e23ddf9f89c450">   62</a></span>&#160;  <a class="code" href="a01300.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>     <a class="code" href="a00176.html#a3b110029e6309bfa31e23ddf9f89c450">UDPHS_CTRL</a>;       </div><div class="line"><a name="l00063"></a><span class="lineno"><a class="line" href="a00176.html#a74ec995ab2f6121a59708e7f83d7e09b">   63</a></span>&#160;  <a class="code" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>     <a class="code" href="a00176.html#a74ec995ab2f6121a59708e7f83d7e09b">UDPHS_FNUM</a>;       </div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;  <a class="code" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>     Reserved1[2];</div><div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="a00176.html#a8e9d9308ed213d7222b7b982fe62a089">   65</a></span>&#160;  <a class="code" href="a01300.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>     <a class="code" href="a00176.html#a8e9d9308ed213d7222b7b982fe62a089">UDPHS_IEN</a>;        </div><div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="a00176.html#a86212bda942fc988f186564b7643c240">   66</a></span>&#160;  <a class="code" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>     <a class="code" href="a00176.html#a86212bda942fc988f186564b7643c240">UDPHS_INTSTA</a>;     </div><div class="line"><a name="l00067"></a><span class="lineno"><a class="line" href="a00176.html#ae53038baa65ffe4f8b59b1e5b6c6a824">   67</a></span>&#160;  <a class="code" href="a01300.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>     <a class="code" href="a00176.html#ae53038baa65ffe4f8b59b1e5b6c6a824">UDPHS_CLRINT</a>;     </div><div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="a00176.html#ae1287b7bbec9215282328c0877b9e60d">   68</a></span>&#160;  <a class="code" href="a01300.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>     <a class="code" href="a00176.html#ae1287b7bbec9215282328c0877b9e60d">UDPHS_EPTRST</a>;     </div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;  <a class="code" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>     Reserved2[48];</div><div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="a00176.html#a737e6bab8ed034c9e25d669bd781df2a">   70</a></span>&#160;  <a class="code" href="a01300.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>     <a class="code" href="a00176.html#a737e6bab8ed034c9e25d669bd781df2a">UDPHS_TST</a>;        </div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;  <a class="code" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>     Reserved3[3];</div><div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="a00176.html#a12bdfb36031f62815bd1093d79ab6e68">   72</a></span>&#160;  <a class="code" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>     <a class="code" href="a00176.html#a12bdfb36031f62815bd1093d79ab6e68">UDPHS_IPNAME1</a>;    </div><div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="a00176.html#a7f3ce50fb47214b2b2e08204df3cb014">   73</a></span>&#160;  <a class="code" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>     <a class="code" href="a00176.html#a7f3ce50fb47214b2b2e08204df3cb014">UDPHS_IPNAME2</a>;    </div><div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="a00176.html#aa9f6890cd72850fae4ccdfe6ee0f02ad">   74</a></span>&#160;  <a class="code" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>     <a class="code" href="a00176.html#aa9f6890cd72850fae4ccdfe6ee0f02ad">UDPHS_IPFEATURES</a>; </div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;  <a class="code" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>     Reserved4[1];</div><div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="a00176.html#abe0a101cf62dcc688a7f7d85c80451c0">   76</a></span>&#160;  <a class="code" href="a00178.html">UdphsEpt</a>  UDPHS_EPT[<a class="code" href="a01563.html#ga545f86ed8bc5124192df7f67360f1cc4">UDPHSEPT_NUMBER</a>]; </div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;  <a class="code" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>     Reserved5[72];</div><div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="a00176.html#a386788f2d5f793c170fccd0eaab82385">   78</a></span>&#160;  <a class="code" href="a00177.html">UdphsDma</a>  UDPHS_DMA[UDPHSDMA_NUMBER]; </div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;} <a class="code" href="a00176.html">Udphs</a>;</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="comment">/* -------- UDPHS_CTRL : (UDPHS Offset: 0x00) UDPHS Control Register -------- */</span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="preprocessor">#define UDPHS_CTRL_DEV_ADDR_Pos 0</span></div><div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="a01563.html#gafda1cbc538a1128cd115cf880eff1f02">   83</a></span>&#160;<span class="preprocessor">#define UDPHS_CTRL_DEV_ADDR_Msk (0x7fu &lt;&lt; UDPHS_CTRL_DEV_ADDR_Pos) </span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="preprocessor">#define UDPHS_CTRL_DEV_ADDR(value) ((UDPHS_CTRL_DEV_ADDR_Msk &amp; ((value) &lt;&lt; UDPHS_CTRL_DEV_ADDR_Pos)))</span></div><div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="a01563.html#ga272cba4108a1e6c0cb604d7829e64315">   85</a></span>&#160;<span class="preprocessor">#define UDPHS_CTRL_FADDR_EN (0x1u &lt;&lt; 7) </span></div><div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="a01563.html#ga86f5ae2085e7dea702996bab02831c78">   86</a></span>&#160;<span class="preprocessor">#define UDPHS_CTRL_EN_UDPHS (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="a01563.html#gad5953d77fe09df2cbbfaafa0466d430f">   87</a></span>&#160;<span class="preprocessor">#define UDPHS_CTRL_DETACH (0x1u &lt;&lt; 9) </span></div><div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="a01563.html#ga03b6d1032b7203a49f0b95be9d258c09">   88</a></span>&#160;<span class="preprocessor">#define UDPHS_CTRL_REWAKEUP (0x1u &lt;&lt; 10) </span></div><div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="a01563.html#gac69a744fd91340294b5bcabe1b64c842">   89</a></span>&#160;<span class="preprocessor">#define UDPHS_CTRL_PULLD_DIS (0x1u &lt;&lt; 11) </span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- UDPHS_FNUM : (UDPHS Offset: 0x04) UDPHS Frame Number Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="preprocessor">#define UDPHS_FNUM_MICRO_FRAME_NUM_Pos 0</span></div><div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="a01563.html#gaf8443afa3ae2a9a324264ed7da54e90d">   92</a></span>&#160;<span class="preprocessor">#define UDPHS_FNUM_MICRO_FRAME_NUM_Msk (0x7u &lt;&lt; UDPHS_FNUM_MICRO_FRAME_NUM_Pos) </span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="preprocessor">#define UDPHS_FNUM_FRAME_NUMBER_Pos 3</span></div><div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="a01563.html#ga1faa62d01b48fc86ba4f23fee2b7ac36">   94</a></span>&#160;<span class="preprocessor">#define UDPHS_FNUM_FRAME_NUMBER_Msk (0x7ffu &lt;&lt; UDPHS_FNUM_FRAME_NUMBER_Pos) </span></div><div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="a01563.html#ga9ddfbf82feeead1878b74433dbcc79da">   95</a></span>&#160;<span class="preprocessor">#define UDPHS_FNUM_FNUM_ERR (0x1u &lt;&lt; 31) </span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- UDPHS_IEN : (UDPHS Offset: 0x10) UDPHS Interrupt Enable Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="a01563.html#ga1c529c960bf8d02b0c26ff81b69dceed">   97</a></span>&#160;<span class="preprocessor">#define UDPHS_IEN_DET_SUSPD (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="a01563.html#ga31b7e70bf0f5af1d93b71649465794ef">   98</a></span>&#160;<span class="preprocessor">#define UDPHS_IEN_MICRO_SOF (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="a01563.html#ga4d6c9be46202e7eceee6c0932b2c4c54">   99</a></span>&#160;<span class="preprocessor">#define UDPHS_IEN_INT_SOF (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="a01563.html#gab288f1c5cda91b8d1d051f3becd23971">  100</a></span>&#160;<span class="preprocessor">#define UDPHS_IEN_ENDRESET (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="a01563.html#ga59321b41be467090820892740e865071">  101</a></span>&#160;<span class="preprocessor">#define UDPHS_IEN_WAKE_UP (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="a01563.html#ga70de975c5927ed8f442012bc16f45580">  102</a></span>&#160;<span class="preprocessor">#define UDPHS_IEN_ENDOFRSM (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="a01563.html#ga7ad5a736ddbd122d52879e1ad4f44924">  103</a></span>&#160;<span class="preprocessor">#define UDPHS_IEN_UPSTR_RES (0x1u &lt;&lt; 7) </span></div><div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="a01563.html#gad3948e76268f71fe477cf87d17e914c8">  104</a></span>&#160;<span class="preprocessor">#define UDPHS_IEN_EPT_0 (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="a01563.html#gad94facb9e8c987593ee3297a998ed593">  105</a></span>&#160;<span class="preprocessor">#define UDPHS_IEN_EPT_1 (0x1u &lt;&lt; 9) </span></div><div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="a01563.html#ga6ece0679034bcd6bcc3575feac8a8c67">  106</a></span>&#160;<span class="preprocessor">#define UDPHS_IEN_EPT_2 (0x1u &lt;&lt; 10) </span></div><div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="a01563.html#ga4afd525b4012e593a3a5002e46eeb398">  107</a></span>&#160;<span class="preprocessor">#define UDPHS_IEN_EPT_3 (0x1u &lt;&lt; 11) </span></div><div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="a01563.html#ga08a6789398efa81deb22ef28a7762b1d">  108</a></span>&#160;<span class="preprocessor">#define UDPHS_IEN_EPT_4 (0x1u &lt;&lt; 12) </span></div><div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="a01563.html#gac7dc6162f4d28ae2afa1ab08e02b745d">  109</a></span>&#160;<span class="preprocessor">#define UDPHS_IEN_EPT_5 (0x1u &lt;&lt; 13) </span></div><div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="a01563.html#ga59b190d970adcb20f0ad1e81cafcc6a8">  110</a></span>&#160;<span class="preprocessor">#define UDPHS_IEN_EPT_6 (0x1u &lt;&lt; 14) </span></div><div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="a01563.html#ga7b9a1db031581d4fb0c2dc6a1b516a2d">  111</a></span>&#160;<span class="preprocessor">#define UDPHS_IEN_DMA_1 (0x1u &lt;&lt; 25) </span></div><div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="a01563.html#gacffa92937e436cad59557893a422c892">  112</a></span>&#160;<span class="preprocessor">#define UDPHS_IEN_DMA_2 (0x1u &lt;&lt; 26) </span></div><div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="a01563.html#ga4a550457381a82f1cbcf3d9ef50c3b74">  113</a></span>&#160;<span class="preprocessor">#define UDPHS_IEN_DMA_3 (0x1u &lt;&lt; 27) </span></div><div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="a01563.html#ga7c26cb0abd585bf57231c7c7f8970c0c">  114</a></span>&#160;<span class="preprocessor">#define UDPHS_IEN_DMA_4 (0x1u &lt;&lt; 28) </span></div><div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="a01563.html#gac7701db82706b2f909fb1bbe3a0618c5">  115</a></span>&#160;<span class="preprocessor">#define UDPHS_IEN_DMA_5 (0x1u &lt;&lt; 29) </span></div><div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="a01563.html#gac329dbe9b0cad8de4d1067090a4db110">  116</a></span>&#160;<span class="preprocessor">#define UDPHS_IEN_DMA_6 (0x1u &lt;&lt; 30) </span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- UDPHS_INTSTA : (UDPHS Offset: 0x14) UDPHS Interrupt Status Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="a01563.html#ga2c935fd7b12dfed562cbef835b99a168">  118</a></span>&#160;<span class="preprocessor">#define UDPHS_INTSTA_SPEED (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="a01563.html#gad5ec9f31092969e95432da724db92e98">  119</a></span>&#160;<span class="preprocessor">#define UDPHS_INTSTA_DET_SUSPD (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="a01563.html#ga526c2290170c88f96f33cb2de97f023c">  120</a></span>&#160;<span class="preprocessor">#define UDPHS_INTSTA_MICRO_SOF (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="a01563.html#ga2961671979869c5f744ac16b456eeb05">  121</a></span>&#160;<span class="preprocessor">#define UDPHS_INTSTA_INT_SOF (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="a01563.html#ga94facb004761b80610ce90d16c778dcf">  122</a></span>&#160;<span class="preprocessor">#define UDPHS_INTSTA_ENDRESET (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="a01563.html#ga086d2108ee214ecbe66ba40a5c97e8e8">  123</a></span>&#160;<span class="preprocessor">#define UDPHS_INTSTA_WAKE_UP (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="a01563.html#gaf28a3244679aba74c3fbe730187bc622">  124</a></span>&#160;<span class="preprocessor">#define UDPHS_INTSTA_ENDOFRSM (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="a01563.html#gafc3cee899984ad7929c259c52ff1be06">  125</a></span>&#160;<span class="preprocessor">#define UDPHS_INTSTA_UPSTR_RES (0x1u &lt;&lt; 7) </span></div><div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="a01563.html#ga38d0ef64a3b76603c9a012092bba67e6">  126</a></span>&#160;<span class="preprocessor">#define UDPHS_INTSTA_EPT_0 (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="a01563.html#ga36d5c54f8f1d20ea19ae46804ed7facd">  127</a></span>&#160;<span class="preprocessor">#define UDPHS_INTSTA_EPT_1 (0x1u &lt;&lt; 9) </span></div><div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="a01563.html#ga743c065e76e7f72549b254f2e0c7a93a">  128</a></span>&#160;<span class="preprocessor">#define UDPHS_INTSTA_EPT_2 (0x1u &lt;&lt; 10) </span></div><div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="a01563.html#ga77ebd6fe9ecf60eb9149251481bf0b59">  129</a></span>&#160;<span class="preprocessor">#define UDPHS_INTSTA_EPT_3 (0x1u &lt;&lt; 11) </span></div><div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="a01563.html#ga672467270815a414fd67280344afae99">  130</a></span>&#160;<span class="preprocessor">#define UDPHS_INTSTA_EPT_4 (0x1u &lt;&lt; 12) </span></div><div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="a01563.html#gab85de18a11566b3728225d33f95c5dc8">  131</a></span>&#160;<span class="preprocessor">#define UDPHS_INTSTA_EPT_5 (0x1u &lt;&lt; 13) </span></div><div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="a01563.html#gaf1e66dce73659b6bbc69b582e49cab31">  132</a></span>&#160;<span class="preprocessor">#define UDPHS_INTSTA_EPT_6 (0x1u &lt;&lt; 14) </span></div><div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="a01563.html#ga552a9f08ed19c01678c8d5b87b3cbc23">  133</a></span>&#160;<span class="preprocessor">#define UDPHS_INTSTA_DMA_1 (0x1u &lt;&lt; 25) </span></div><div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="a01563.html#ga6d2c8e668c06adf024ad1c23a2af9b37">  134</a></span>&#160;<span class="preprocessor">#define UDPHS_INTSTA_DMA_2 (0x1u &lt;&lt; 26) </span></div><div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="a01563.html#gab19dabd91dd6f4edd7377976e89d6dcf">  135</a></span>&#160;<span class="preprocessor">#define UDPHS_INTSTA_DMA_3 (0x1u &lt;&lt; 27) </span></div><div class="line"><a name="l00136"></a><span class="lineno"><a class="line" href="a01563.html#ga91729140a9c2bf5660c3e95b86c5661d">  136</a></span>&#160;<span class="preprocessor">#define UDPHS_INTSTA_DMA_4 (0x1u &lt;&lt; 28) </span></div><div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="a01563.html#ga18c5a533e079098ff791aa69b91aaf30">  137</a></span>&#160;<span class="preprocessor">#define UDPHS_INTSTA_DMA_5 (0x1u &lt;&lt; 29) </span></div><div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="a01563.html#ga2b3794336b544fd12349bdd4b6525bd6">  138</a></span>&#160;<span class="preprocessor">#define UDPHS_INTSTA_DMA_6 (0x1u &lt;&lt; 30) </span></div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- UDPHS_CLRINT : (UDPHS Offset: 0x18) UDPHS Clear Interrupt Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00140"></a><span class="lineno"><a class="line" href="a01563.html#ga121313ae6d6c9fa22a43cb833a3e52d3">  140</a></span>&#160;<span class="preprocessor">#define UDPHS_CLRINT_DET_SUSPD (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="a01563.html#ga8c2079de421eb65e8fa26e4edd40b055">  141</a></span>&#160;<span class="preprocessor">#define UDPHS_CLRINT_MICRO_SOF (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00142"></a><span class="lineno"><a class="line" href="a01563.html#gada66f64194566ee1904c9d648874bcef">  142</a></span>&#160;<span class="preprocessor">#define UDPHS_CLRINT_INT_SOF (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00143"></a><span class="lineno"><a class="line" href="a01563.html#gae2ed1e6297c9b7127e803f256195902d">  143</a></span>&#160;<span class="preprocessor">#define UDPHS_CLRINT_ENDRESET (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00144"></a><span class="lineno"><a class="line" href="a01563.html#gaa0e89c507768e2807af83a344b3e81a6">  144</a></span>&#160;<span class="preprocessor">#define UDPHS_CLRINT_WAKE_UP (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00145"></a><span class="lineno"><a class="line" href="a01563.html#gaecbdb97fb98279ff2c429308d5852d12">  145</a></span>&#160;<span class="preprocessor">#define UDPHS_CLRINT_ENDOFRSM (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00146"></a><span class="lineno"><a class="line" href="a01563.html#ga9729537368ade7dd77a45715557f0cff">  146</a></span>&#160;<span class="preprocessor">#define UDPHS_CLRINT_UPSTR_RES (0x1u &lt;&lt; 7) </span></div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- UDPHS_EPTRST : (UDPHS Offset: 0x1C) UDPHS Endpoints Reset Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00148"></a><span class="lineno"><a class="line" href="a01563.html#ga60ab0e4286088a350e982d9f16f2ba82">  148</a></span>&#160;<span class="preprocessor">#define UDPHS_EPTRST_EPT_0 (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00149"></a><span class="lineno"><a class="line" href="a01563.html#ga65bf95a70b5eec23998be63dfad5c9a0">  149</a></span>&#160;<span class="preprocessor">#define UDPHS_EPTRST_EPT_1 (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00150"></a><span class="lineno"><a class="line" href="a01563.html#ga78a456cb435f8663b10c262446dd7e79">  150</a></span>&#160;<span class="preprocessor">#define UDPHS_EPTRST_EPT_2 (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00151"></a><span class="lineno"><a class="line" href="a01563.html#ga226275d626aaefb6b68f8f5298ebc528">  151</a></span>&#160;<span class="preprocessor">#define UDPHS_EPTRST_EPT_3 (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00152"></a><span class="lineno"><a class="line" href="a01563.html#gad159463249ab22fa52b3f4b1c55025b9">  152</a></span>&#160;<span class="preprocessor">#define UDPHS_EPTRST_EPT_4 (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00153"></a><span class="lineno"><a class="line" href="a01563.html#gadb54bf82c80abe83fcb05f7c6694cce2">  153</a></span>&#160;<span class="preprocessor">#define UDPHS_EPTRST_EPT_5 (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00154"></a><span class="lineno"><a class="line" href="a01563.html#ga67a3d53a2659ce4769f6af51b70bdae3">  154</a></span>&#160;<span class="preprocessor">#define UDPHS_EPTRST_EPT_6 (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- UDPHS_TST : (UDPHS Offset: 0xE0) UDPHS Test Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="preprocessor">#define UDPHS_TST_SPEED_CFG_Pos 0</span></div><div class="line"><a name="l00157"></a><span class="lineno"><a class="line" href="a01563.html#ga953c99e3f1017b0b2fe8f0b7a80be963">  157</a></span>&#160;<span class="preprocessor">#define UDPHS_TST_SPEED_CFG_Msk (0x3u &lt;&lt; UDPHS_TST_SPEED_CFG_Pos) </span></div><div class="line"><a name="l00158"></a><span class="lineno"><a class="line" href="a01563.html#ga8f22e454d8e1004ecb08b60aa6346da7">  158</a></span>&#160;<span class="preprocessor">#define   UDPHS_TST_SPEED_CFG_NORMAL (0x0u &lt;&lt; 0) </span></div><div class="line"><a name="l00159"></a><span class="lineno"><a class="line" href="a01563.html#ga51cb9ba70655204b76292175fd8ea32c">  159</a></span>&#160;<span class="preprocessor">#define   UDPHS_TST_SPEED_CFG_HIGH_SPEED (0x2u &lt;&lt; 0) </span></div><div class="line"><a name="l00160"></a><span class="lineno"><a class="line" href="a01563.html#gae46621c222fea6c4bad92a136d322eb3">  160</a></span>&#160;<span class="preprocessor">#define   UDPHS_TST_SPEED_CFG_FULL_SPEED (0x3u &lt;&lt; 0) </span></div><div class="line"><a name="l00161"></a><span class="lineno"><a class="line" href="a01563.html#gad15f299b7aedd0dfd4055c798ed13e85">  161</a></span>&#160;<span class="preprocessor">#define UDPHS_TST_TST_J (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00162"></a><span class="lineno"><a class="line" href="a01563.html#ga5b5b838157ccd6788ef3c59d61e74168">  162</a></span>&#160;<span class="preprocessor">#define UDPHS_TST_TST_K (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00163"></a><span class="lineno"><a class="line" href="a01563.html#gaf27be0f59ee8002d7d386d24705228e4">  163</a></span>&#160;<span class="preprocessor">#define UDPHS_TST_TST_PKT (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00164"></a><span class="lineno"><a class="line" href="a01563.html#gafe212ced01af1ae2526c0633914a7f15">  164</a></span>&#160;<span class="preprocessor">#define UDPHS_TST_OPMODE2 (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- UDPHS_IPNAME1 : (UDPHS Offset: 0xF0) UDPHS Name1 Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="preprocessor">#define UDPHS_IPNAME1_IP_NAME1_Pos 0</span></div><div class="line"><a name="l00167"></a><span class="lineno"><a class="line" href="a01563.html#gace72b8f66c5510ecd05682c1d54e8cbc">  167</a></span>&#160;<span class="preprocessor">#define UDPHS_IPNAME1_IP_NAME1_Msk (0xffffffffu &lt;&lt; UDPHS_IPNAME1_IP_NAME1_Pos) </span></div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- UDPHS_IPNAME2 : (UDPHS Offset: 0xF4) UDPHS Name2 Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="preprocessor">#define UDPHS_IPNAME2_IP_NAME2_Pos 0</span></div><div class="line"><a name="l00170"></a><span class="lineno"><a class="line" href="a01563.html#ga4ef91b8db0e4841b626e7fe37f58418e">  170</a></span>&#160;<span class="preprocessor">#define UDPHS_IPNAME2_IP_NAME2_Msk (0xffffffffu &lt;&lt; UDPHS_IPNAME2_IP_NAME2_Pos) </span></div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- UDPHS_IPFEATURES : (UDPHS Offset: 0xF8) UDPHS Features Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="preprocessor">#define UDPHS_IPFEATURES_EPT_NBR_MAX_Pos 0</span></div><div class="line"><a name="l00173"></a><span class="lineno"><a class="line" href="a01563.html#ga14ae80a3fda7c7dbcbf7d4c9ea9d8de5">  173</a></span>&#160;<span class="preprocessor">#define UDPHS_IPFEATURES_EPT_NBR_MAX_Msk (0xfu &lt;&lt; UDPHS_IPFEATURES_EPT_NBR_MAX_Pos) </span></div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="preprocessor">#define UDPHS_IPFEATURES_DMA_CHANNEL_NBR_Pos 4</span></div><div class="line"><a name="l00175"></a><span class="lineno"><a class="line" href="a01563.html#ga3e954591e216430531b20e2972e8d0e4">  175</a></span>&#160;<span class="preprocessor">#define UDPHS_IPFEATURES_DMA_CHANNEL_NBR_Msk (0x7u &lt;&lt; UDPHS_IPFEATURES_DMA_CHANNEL_NBR_Pos) </span></div><div class="line"><a name="l00176"></a><span class="lineno"><a class="line" href="a01563.html#gaff4be3eec009dba3dfa2754e4ebfe10a">  176</a></span>&#160;<span class="preprocessor">#define UDPHS_IPFEATURES_DMA_B_SIZ (0x1u &lt;&lt; 7) </span></div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="preprocessor">#define UDPHS_IPFEATURES_DMA_FIFO_WORD_DEPTH_Pos 8</span></div><div class="line"><a name="l00178"></a><span class="lineno"><a class="line" href="a01563.html#ga0f738bc35cdd602ad4a4d4443876e276">  178</a></span>&#160;<span class="preprocessor">#define UDPHS_IPFEATURES_DMA_FIFO_WORD_DEPTH_Msk (0xfu &lt;&lt; UDPHS_IPFEATURES_DMA_FIFO_WORD_DEPTH_Pos) </span></div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="preprocessor">#define UDPHS_IPFEATURES_FIFO_MAX_SIZE_Pos 12</span></div><div class="line"><a name="l00180"></a><span class="lineno"><a class="line" href="a01563.html#ga3f454bd0407ddfe3f6695c5bc102d8f1">  180</a></span>&#160;<span class="preprocessor">#define UDPHS_IPFEATURES_FIFO_MAX_SIZE_Msk (0x7u &lt;&lt; UDPHS_IPFEATURES_FIFO_MAX_SIZE_Pos) </span></div><div class="line"><a name="l00181"></a><span class="lineno"><a class="line" href="a01563.html#gad39ca9a0cb742addeb8d2d96d3ac0451">  181</a></span>&#160;<span class="preprocessor">#define UDPHS_IPFEATURES_BW_DPRAM (0x1u &lt;&lt; 15) </span></div><div class="line"><a name="l00182"></a><span class="lineno"><a class="line" href="a01563.html#ga862d4ed1b5a02be04e33e07ec5b0551c">  182</a></span>&#160;<span class="preprocessor">#define UDPHS_IPFEATURES_DATAB16_8 (0x1u &lt;&lt; 16) </span></div><div class="line"><a name="l00183"></a><span class="lineno"><a class="line" href="a01563.html#gaadb52b77cbf53c6986bc280beb0f6a26">  183</a></span>&#160;<span class="preprocessor">#define UDPHS_IPFEATURES_ISO_EPT_1 (0x1u &lt;&lt; 17) </span></div><div class="line"><a name="l00184"></a><span class="lineno"><a class="line" href="a01563.html#ga05adfa94c902369fc3be1fb25b31bc3c">  184</a></span>&#160;<span class="preprocessor">#define UDPHS_IPFEATURES_ISO_EPT_2 (0x1u &lt;&lt; 18) </span></div><div class="line"><a name="l00185"></a><span class="lineno"><a class="line" href="a01563.html#gabfe15b86741ff8ee6b295cdc1244bed8">  185</a></span>&#160;<span class="preprocessor">#define UDPHS_IPFEATURES_ISO_EPT_3 (0x1u &lt;&lt; 19) </span></div><div class="line"><a name="l00186"></a><span class="lineno"><a class="line" href="a01563.html#ga0c12b07cc68441dc2ecd1169221c7e1e">  186</a></span>&#160;<span class="preprocessor">#define UDPHS_IPFEATURES_ISO_EPT_4 (0x1u &lt;&lt; 20) </span></div><div class="line"><a name="l00187"></a><span class="lineno"><a class="line" href="a01563.html#ga71a119f6b074cfd665bc1fddebff433e">  187</a></span>&#160;<span class="preprocessor">#define UDPHS_IPFEATURES_ISO_EPT_5 (0x1u &lt;&lt; 21) </span></div><div class="line"><a name="l00188"></a><span class="lineno"><a class="line" href="a01563.html#ga8bfed692a215a4d1e700cdb001b39808">  188</a></span>&#160;<span class="preprocessor">#define UDPHS_IPFEATURES_ISO_EPT_6 (0x1u &lt;&lt; 22) </span></div><div class="line"><a name="l00189"></a><span class="lineno"><a class="line" href="a01563.html#ga92bad80160a7592bedf2a09f157ac14e">  189</a></span>&#160;<span class="preprocessor">#define UDPHS_IPFEATURES_ISO_EPT_7 (0x1u &lt;&lt; 23) </span></div><div class="line"><a name="l00190"></a><span class="lineno"><a class="line" href="a01563.html#ga0ad42a9084f3a873f504a10943b29a15">  190</a></span>&#160;<span class="preprocessor">#define UDPHS_IPFEATURES_ISO_EPT_8 (0x1u &lt;&lt; 24) </span></div><div class="line"><a name="l00191"></a><span class="lineno"><a class="line" href="a01563.html#ga681bdf4cbef36709d17dc3849dabf0f9">  191</a></span>&#160;<span class="preprocessor">#define UDPHS_IPFEATURES_ISO_EPT_9 (0x1u &lt;&lt; 25) </span></div><div class="line"><a name="l00192"></a><span class="lineno"><a class="line" href="a01563.html#ga8fbb6368cd04c8db4ba802bc7a88cb76">  192</a></span>&#160;<span class="preprocessor">#define UDPHS_IPFEATURES_ISO_EPT_10 (0x1u &lt;&lt; 26) </span></div><div class="line"><a name="l00193"></a><span class="lineno"><a class="line" href="a01563.html#ga2ef9de60ade9996e587c0fae37a9c61f">  193</a></span>&#160;<span class="preprocessor">#define UDPHS_IPFEATURES_ISO_EPT_11 (0x1u &lt;&lt; 27) </span></div><div class="line"><a name="l00194"></a><span class="lineno"><a class="line" href="a01563.html#ga46bdb1ae0cf60d06a5e5ea78cd87a113">  194</a></span>&#160;<span class="preprocessor">#define UDPHS_IPFEATURES_ISO_EPT_12 (0x1u &lt;&lt; 28) </span></div><div class="line"><a name="l00195"></a><span class="lineno"><a class="line" href="a01563.html#ga104e663ccda5130bbfb19bfa7ed90e09">  195</a></span>&#160;<span class="preprocessor">#define UDPHS_IPFEATURES_ISO_EPT_13 (0x1u &lt;&lt; 29) </span></div><div class="line"><a name="l00196"></a><span class="lineno"><a class="line" href="a01563.html#gadd3ebd2550f6e604b25e42bd660adc5a">  196</a></span>&#160;<span class="preprocessor">#define UDPHS_IPFEATURES_ISO_EPT_14 (0x1u &lt;&lt; 30) </span></div><div class="line"><a name="l00197"></a><span class="lineno"><a class="line" href="a01563.html#ga1ad0eda4ac4dc360c362b13c81a63ada">  197</a></span>&#160;<span class="preprocessor">#define UDPHS_IPFEATURES_ISO_EPT_15 (0x1u &lt;&lt; 31) </span></div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- UDPHS_EPTCFG : (UDPHS Offset: N/A) UDPHS Endpoint Configuration Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="preprocessor">#define UDPHS_EPTCFG_EPT_SIZE_Pos 0</span></div><div class="line"><a name="l00200"></a><span class="lineno"><a class="line" href="a01563.html#gaba28268c640a2f23cf878a9996d2d963">  200</a></span>&#160;<span class="preprocessor">#define UDPHS_EPTCFG_EPT_SIZE_Msk (0x7u &lt;&lt; UDPHS_EPTCFG_EPT_SIZE_Pos) </span></div><div class="line"><a name="l00201"></a><span class="lineno"><a class="line" href="a01563.html#ga8457e15d1b67e1d75c889b5136d8ff80">  201</a></span>&#160;<span class="preprocessor">#define   UDPHS_EPTCFG_EPT_SIZE_8 (0x0u &lt;&lt; 0) </span></div><div class="line"><a name="l00202"></a><span class="lineno"><a class="line" href="a01563.html#gaba218dfba57e1172e2855734dd39d712">  202</a></span>&#160;<span class="preprocessor">#define   UDPHS_EPTCFG_EPT_SIZE_16 (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00203"></a><span class="lineno"><a class="line" href="a01563.html#ga439ce6ff24d779ef22e0ba60160d71c4">  203</a></span>&#160;<span class="preprocessor">#define   UDPHS_EPTCFG_EPT_SIZE_32 (0x2u &lt;&lt; 0) </span></div><div class="line"><a name="l00204"></a><span class="lineno"><a class="line" href="a01563.html#ga3d0e78a7c0ce6523cd98d364a12adde9">  204</a></span>&#160;<span class="preprocessor">#define   UDPHS_EPTCFG_EPT_SIZE_64 (0x3u &lt;&lt; 0) </span></div><div class="line"><a name="l00205"></a><span class="lineno"><a class="line" href="a01563.html#ga25504c2d86babbf99578c874c39d1aba">  205</a></span>&#160;<span class="preprocessor">#define   UDPHS_EPTCFG_EPT_SIZE_128 (0x4u &lt;&lt; 0) </span></div><div class="line"><a name="l00206"></a><span class="lineno"><a class="line" href="a01563.html#gad2a02b52275347500f867893670baab6">  206</a></span>&#160;<span class="preprocessor">#define   UDPHS_EPTCFG_EPT_SIZE_256 (0x5u &lt;&lt; 0) </span></div><div class="line"><a name="l00207"></a><span class="lineno"><a class="line" href="a01563.html#ga497e9d9619439846206de9aabe66c23d">  207</a></span>&#160;<span class="preprocessor">#define   UDPHS_EPTCFG_EPT_SIZE_512 (0x6u &lt;&lt; 0) </span></div><div class="line"><a name="l00208"></a><span class="lineno"><a class="line" href="a01563.html#gabb5b02876cbfb14154e594f4fd151c68">  208</a></span>&#160;<span class="preprocessor">#define   UDPHS_EPTCFG_EPT_SIZE_1024 (0x7u &lt;&lt; 0) </span></div><div class="line"><a name="l00209"></a><span class="lineno"><a class="line" href="a01563.html#ga7e4b5c6d03ff8ec15da0145f8c711c5b">  209</a></span>&#160;<span class="preprocessor">#define UDPHS_EPTCFG_EPT_DIR (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="preprocessor">#define UDPHS_EPTCFG_EPT_TYPE_Pos 4</span></div><div class="line"><a name="l00211"></a><span class="lineno"><a class="line" href="a01563.html#gabfeb7c08e3606ba67e62b6da0654e8ae">  211</a></span>&#160;<span class="preprocessor">#define UDPHS_EPTCFG_EPT_TYPE_Msk (0x3u &lt;&lt; UDPHS_EPTCFG_EPT_TYPE_Pos) </span></div><div class="line"><a name="l00212"></a><span class="lineno"><a class="line" href="a01563.html#gae9614fccc6072b749cbc34646777293e">  212</a></span>&#160;<span class="preprocessor">#define   UDPHS_EPTCFG_EPT_TYPE_CTRL8 (0x0u &lt;&lt; 4) </span></div><div class="line"><a name="l00213"></a><span class="lineno"><a class="line" href="a01563.html#ga4a45ec98250a33575ccd1302913389ce">  213</a></span>&#160;<span class="preprocessor">#define   UDPHS_EPTCFG_EPT_TYPE_ISO (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00214"></a><span class="lineno"><a class="line" href="a01563.html#gabcc572edbc3a52797eb1e1c6f0381fe2">  214</a></span>&#160;<span class="preprocessor">#define   UDPHS_EPTCFG_EPT_TYPE_BULK (0x2u &lt;&lt; 4) </span></div><div class="line"><a name="l00215"></a><span class="lineno"><a class="line" href="a01563.html#ga267cfe7b09e7f62e67799a6a09df8f39">  215</a></span>&#160;<span class="preprocessor">#define   UDPHS_EPTCFG_EPT_TYPE_INT (0x3u &lt;&lt; 4) </span></div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="preprocessor">#define UDPHS_EPTCFG_BK_NUMBER_Pos 6</span></div><div class="line"><a name="l00217"></a><span class="lineno"><a class="line" href="a01563.html#gafe4a400b0105ba94ef2c3e11dda89de4">  217</a></span>&#160;<span class="preprocessor">#define UDPHS_EPTCFG_BK_NUMBER_Msk (0x3u &lt;&lt; UDPHS_EPTCFG_BK_NUMBER_Pos) </span></div><div class="line"><a name="l00218"></a><span class="lineno"><a class="line" href="a01563.html#gabeb528f2af68f499974dfe0d3436a100">  218</a></span>&#160;<span class="preprocessor">#define   UDPHS_EPTCFG_BK_NUMBER_0 (0x0u &lt;&lt; 6) </span></div><div class="line"><a name="l00219"></a><span class="lineno"><a class="line" href="a01563.html#ga9e536eae852aa674e1cc9a5507da65b9">  219</a></span>&#160;<span class="preprocessor">#define   UDPHS_EPTCFG_BK_NUMBER_1 (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00220"></a><span class="lineno"><a class="line" href="a01563.html#gae957d1a1b65c347fdccc9e28da918fee">  220</a></span>&#160;<span class="preprocessor">#define   UDPHS_EPTCFG_BK_NUMBER_2 (0x2u &lt;&lt; 6) </span></div><div class="line"><a name="l00221"></a><span class="lineno"><a class="line" href="a01563.html#ga6c23b5b4bf8851d6e06da3fb411137c2">  221</a></span>&#160;<span class="preprocessor">#define   UDPHS_EPTCFG_BK_NUMBER_3 (0x3u &lt;&lt; 6) </span></div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="preprocessor">#define UDPHS_EPTCFG_NB_TRANS_Pos 8</span></div><div class="line"><a name="l00223"></a><span class="lineno"><a class="line" href="a01563.html#gacde19bc2c0178092e3ad8fe6fdc9e5ae">  223</a></span>&#160;<span class="preprocessor">#define UDPHS_EPTCFG_NB_TRANS_Msk (0x3u &lt;&lt; UDPHS_EPTCFG_NB_TRANS_Pos) </span></div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="preprocessor">#define UDPHS_EPTCFG_NB_TRANS(value) ((UDPHS_EPTCFG_NB_TRANS_Msk &amp; ((value) &lt;&lt; UDPHS_EPTCFG_NB_TRANS_Pos)))</span></div><div class="line"><a name="l00225"></a><span class="lineno"><a class="line" href="a01563.html#ga25f5850a5c01c34c42a7f45e765feea9">  225</a></span>&#160;<span class="preprocessor">#define UDPHS_EPTCFG_EPT_MAPD (0x1u &lt;&lt; 31) </span></div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- UDPHS_EPTCTLENB : (UDPHS Offset: N/A) UDPHS Endpoint Control Enable Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00227"></a><span class="lineno"><a class="line" href="a01563.html#ga70cfa9f91040e340523dbd838501842a">  227</a></span>&#160;<span class="preprocessor">#define UDPHS_EPTCTLENB_EPT_ENABL (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00228"></a><span class="lineno"><a class="line" href="a01563.html#ga9e0b10440475afd44fe634d91b091f8b">  228</a></span>&#160;<span class="preprocessor">#define UDPHS_EPTCTLENB_AUTO_VALID (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00229"></a><span class="lineno"><a class="line" href="a01563.html#gaeb8d707ea272130f6fc20d5a91279c9c">  229</a></span>&#160;<span class="preprocessor">#define UDPHS_EPTCTLENB_INTDIS_DMA (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00230"></a><span class="lineno"><a class="line" href="a01563.html#ga1f25e724781ef38f2bfee34efa66050e">  230</a></span>&#160;<span class="preprocessor">#define UDPHS_EPTCTLENB_NYET_DIS (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00231"></a><span class="lineno"><a class="line" href="a01563.html#gad4ddb2ef6b9a580f755873181cb928df">  231</a></span>&#160;<span class="preprocessor">#define UDPHS_EPTCTLENB_DATAX_RX (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00232"></a><span class="lineno"><a class="line" href="a01563.html#ga6caaeeec77b8f7bf3ca3b133ecf43cf4">  232</a></span>&#160;<span class="preprocessor">#define UDPHS_EPTCTLENB_MDATA_RX (0x1u &lt;&lt; 7) </span></div><div class="line"><a name="l00233"></a><span class="lineno"><a class="line" href="a01563.html#ga8fd91131258b949be46e55798d690f5a">  233</a></span>&#160;<span class="preprocessor">#define UDPHS_EPTCTLENB_ERR_OVFLW (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00234"></a><span class="lineno"><a class="line" href="a01563.html#gaa55048228b009c973e7bfdf2b1b2db9a">  234</a></span>&#160;<span class="preprocessor">#define UDPHS_EPTCTLENB_RX_BK_RDY (0x1u &lt;&lt; 9) </span></div><div class="line"><a name="l00235"></a><span class="lineno"><a class="line" href="a01563.html#ga3097f4e3d58f5559356bb4d425bf211d">  235</a></span>&#160;<span class="preprocessor">#define UDPHS_EPTCTLENB_TX_COMPLT (0x1u &lt;&lt; 10) </span></div><div class="line"><a name="l00236"></a><span class="lineno"><a class="line" href="a01563.html#ga3f2e8d6161de2e7f308763ed9faec9cf">  236</a></span>&#160;<span class="preprocessor">#define UDPHS_EPTCTLENB_TX_PK_RDY (0x1u &lt;&lt; 11) </span></div><div class="line"><a name="l00237"></a><span class="lineno"><a class="line" href="a01563.html#gabb2b635efd2c1cb2ea4b5296a0f02088">  237</a></span>&#160;<span class="preprocessor">#define UDPHS_EPTCTLENB_ERR_TRANS (0x1u &lt;&lt; 11) </span></div><div class="line"><a name="l00238"></a><span class="lineno"><a class="line" href="a01563.html#gaea19e55f3078d904b1bda9f558ba6a3b">  238</a></span>&#160;<span class="preprocessor">#define UDPHS_EPTCTLENB_RX_SETUP (0x1u &lt;&lt; 12) </span></div><div class="line"><a name="l00239"></a><span class="lineno"><a class="line" href="a01563.html#ga14feae2d5b8951b427d3bfc845108fe5">  239</a></span>&#160;<span class="preprocessor">#define UDPHS_EPTCTLENB_ERR_FL_ISO (0x1u &lt;&lt; 12) </span></div><div class="line"><a name="l00240"></a><span class="lineno"><a class="line" href="a01563.html#ga891b210648715763b6e51deb9b96e5fb">  240</a></span>&#160;<span class="preprocessor">#define UDPHS_EPTCTLENB_STALL_SNT (0x1u &lt;&lt; 13) </span></div><div class="line"><a name="l00241"></a><span class="lineno"><a class="line" href="a01563.html#gab59bf4924ac7439ab73fef5ca8cb811a">  241</a></span>&#160;<span class="preprocessor">#define UDPHS_EPTCTLENB_ERR_CRISO (0x1u &lt;&lt; 13) </span></div><div class="line"><a name="l00242"></a><span class="lineno"><a class="line" href="a01563.html#gac78c24822ba06cd23c2123d86ee3d3ad">  242</a></span>&#160;<span class="preprocessor">#define UDPHS_EPTCTLENB_ERR_NBTRA (0x1u &lt;&lt; 13) </span></div><div class="line"><a name="l00243"></a><span class="lineno"><a class="line" href="a01563.html#gacd05ae6243ec335ca2199697f3020c9b">  243</a></span>&#160;<span class="preprocessor">#define UDPHS_EPTCTLENB_NAK_IN (0x1u &lt;&lt; 14) </span></div><div class="line"><a name="l00244"></a><span class="lineno"><a class="line" href="a01563.html#ga993227f772cb81675a78b492af4d2646">  244</a></span>&#160;<span class="preprocessor">#define UDPHS_EPTCTLENB_ERR_FLUSH (0x1u &lt;&lt; 14) </span></div><div class="line"><a name="l00245"></a><span class="lineno"><a class="line" href="a01563.html#gaa658bbd41dba0acb8077e2dfb1560a83">  245</a></span>&#160;<span class="preprocessor">#define UDPHS_EPTCTLENB_NAK_OUT (0x1u &lt;&lt; 15) </span></div><div class="line"><a name="l00246"></a><span class="lineno"><a class="line" href="a01563.html#ga8eeadbb0dd5c7263ee5e95cc13525264">  246</a></span>&#160;<span class="preprocessor">#define UDPHS_EPTCTLENB_BUSY_BANK (0x1u &lt;&lt; 18) </span></div><div class="line"><a name="l00247"></a><span class="lineno"><a class="line" href="a01563.html#ga43247e4058ff9c3903e18cda0a5dccfc">  247</a></span>&#160;<span class="preprocessor">#define UDPHS_EPTCTLENB_SHRT_PCKT (0x1u &lt;&lt; 31) </span></div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- UDPHS_EPTCTLDIS : (UDPHS Offset: N/A) UDPHS Endpoint Control Disable Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00249"></a><span class="lineno"><a class="line" href="a01563.html#ga0599fe956c07883f36bb7c3603708de2">  249</a></span>&#160;<span class="preprocessor">#define UDPHS_EPTCTLDIS_EPT_DISABL (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00250"></a><span class="lineno"><a class="line" href="a01563.html#ga7beafb5e0dd8d788aa999be55b87522b">  250</a></span>&#160;<span class="preprocessor">#define UDPHS_EPTCTLDIS_AUTO_VALID (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00251"></a><span class="lineno"><a class="line" href="a01563.html#ga5a3b155de4825dc4a3c8a07817e06c2f">  251</a></span>&#160;<span class="preprocessor">#define UDPHS_EPTCTLDIS_INTDIS_DMA (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00252"></a><span class="lineno"><a class="line" href="a01563.html#gaf67bdc5b1415c28ce5b2bb4ab1e206eb">  252</a></span>&#160;<span class="preprocessor">#define UDPHS_EPTCTLDIS_NYET_DIS (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00253"></a><span class="lineno"><a class="line" href="a01563.html#gab4cb3c0844a5f9018d033a09fed25688">  253</a></span>&#160;<span class="preprocessor">#define UDPHS_EPTCTLDIS_DATAX_RX (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00254"></a><span class="lineno"><a class="line" href="a01563.html#ga6cf611b06ade835f44dda373f017f9e1">  254</a></span>&#160;<span class="preprocessor">#define UDPHS_EPTCTLDIS_MDATA_RX (0x1u &lt;&lt; 7) </span></div><div class="line"><a name="l00255"></a><span class="lineno"><a class="line" href="a01563.html#ga6f169cc971b59e6a9b6c3bf5a347d639">  255</a></span>&#160;<span class="preprocessor">#define UDPHS_EPTCTLDIS_ERR_OVFLW (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00256"></a><span class="lineno"><a class="line" href="a01563.html#ga222acecba1600563330a90b3b217e472">  256</a></span>&#160;<span class="preprocessor">#define UDPHS_EPTCTLDIS_RX_BK_RDY (0x1u &lt;&lt; 9) </span></div><div class="line"><a name="l00257"></a><span class="lineno"><a class="line" href="a01563.html#ga631c12c0fcf1623963331e8c103e4333">  257</a></span>&#160;<span class="preprocessor">#define UDPHS_EPTCTLDIS_TX_COMPLT (0x1u &lt;&lt; 10) </span></div><div class="line"><a name="l00258"></a><span class="lineno"><a class="line" href="a01563.html#gaf1e3a8d68092e7a205bc954a3a7e8087">  258</a></span>&#160;<span class="preprocessor">#define UDPHS_EPTCTLDIS_TX_PK_RDY (0x1u &lt;&lt; 11) </span></div><div class="line"><a name="l00259"></a><span class="lineno"><a class="line" href="a01563.html#gaf1362daf8781624504fb39299397e051">  259</a></span>&#160;<span class="preprocessor">#define UDPHS_EPTCTLDIS_ERR_TRANS (0x1u &lt;&lt; 11) </span></div><div class="line"><a name="l00260"></a><span class="lineno"><a class="line" href="a01563.html#gad15787fbe8971275f9bcd2c3dadeff12">  260</a></span>&#160;<span class="preprocessor">#define UDPHS_EPTCTLDIS_RX_SETUP (0x1u &lt;&lt; 12) </span></div><div class="line"><a name="l00261"></a><span class="lineno"><a class="line" href="a01563.html#gad8ca7d87c17f4e38b58ded4c794525b8">  261</a></span>&#160;<span class="preprocessor">#define UDPHS_EPTCTLDIS_ERR_FL_ISO (0x1u &lt;&lt; 12) </span></div><div class="line"><a name="l00262"></a><span class="lineno"><a class="line" href="a01563.html#ga5493cea2f752cb1ac68e677bc4098cd5">  262</a></span>&#160;<span class="preprocessor">#define UDPHS_EPTCTLDIS_STALL_SNT (0x1u &lt;&lt; 13) </span></div><div class="line"><a name="l00263"></a><span class="lineno"><a class="line" href="a01563.html#ga3bb2d2015fedc16dbd3b9749851cd505">  263</a></span>&#160;<span class="preprocessor">#define UDPHS_EPTCTLDIS_ERR_CRISO (0x1u &lt;&lt; 13) </span></div><div class="line"><a name="l00264"></a><span class="lineno"><a class="line" href="a01563.html#gaa685a58398aef298569459d9b1eb4e07">  264</a></span>&#160;<span class="preprocessor">#define UDPHS_EPTCTLDIS_ERR_NBTRA (0x1u &lt;&lt; 13) </span></div><div class="line"><a name="l00265"></a><span class="lineno"><a class="line" href="a01563.html#gaa83bf9046b424ffdc1c5828e06ad5a5e">  265</a></span>&#160;<span class="preprocessor">#define UDPHS_EPTCTLDIS_NAK_IN (0x1u &lt;&lt; 14) </span></div><div class="line"><a name="l00266"></a><span class="lineno"><a class="line" href="a01563.html#ga7bfc6cf0ce9ff8b70aec90380d6bfe70">  266</a></span>&#160;<span class="preprocessor">#define UDPHS_EPTCTLDIS_ERR_FLUSH (0x1u &lt;&lt; 14) </span></div><div class="line"><a name="l00267"></a><span class="lineno"><a class="line" href="a01563.html#ga58860f2dc35b5cce03aca6bbb390d08f">  267</a></span>&#160;<span class="preprocessor">#define UDPHS_EPTCTLDIS_NAK_OUT (0x1u &lt;&lt; 15) </span></div><div class="line"><a name="l00268"></a><span class="lineno"><a class="line" href="a01563.html#gaca9965ce393b42e67711c01e53857c9e">  268</a></span>&#160;<span class="preprocessor">#define UDPHS_EPTCTLDIS_BUSY_BANK (0x1u &lt;&lt; 18) </span></div><div class="line"><a name="l00269"></a><span class="lineno"><a class="line" href="a01563.html#ga2aa91797c86574189395241b98f18433">  269</a></span>&#160;<span class="preprocessor">#define UDPHS_EPTCTLDIS_SHRT_PCKT (0x1u &lt;&lt; 31) </span></div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- UDPHS_EPTCTL : (UDPHS Offset: N/A) UDPHS Endpoint Control Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00271"></a><span class="lineno"><a class="line" href="a01563.html#ga2714df29e0ad49d373362e5cf825feea">  271</a></span>&#160;<span class="preprocessor">#define UDPHS_EPTCTL_EPT_ENABL (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00272"></a><span class="lineno"><a class="line" href="a01563.html#ga4302477db2c1c33ca04e6e010563b8cd">  272</a></span>&#160;<span class="preprocessor">#define UDPHS_EPTCTL_AUTO_VALID (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00273"></a><span class="lineno"><a class="line" href="a01563.html#gaa54c08b80e9458570eb10615de907231">  273</a></span>&#160;<span class="preprocessor">#define UDPHS_EPTCTL_INTDIS_DMA (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00274"></a><span class="lineno"><a class="line" href="a01563.html#ga462320befd384a758a76eb5d00459a74">  274</a></span>&#160;<span class="preprocessor">#define UDPHS_EPTCTL_NYET_DIS (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00275"></a><span class="lineno"><a class="line" href="a01563.html#gad4c4d4dab75f1762662bac9f684fb43c">  275</a></span>&#160;<span class="preprocessor">#define UDPHS_EPTCTL_DATAX_RX (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00276"></a><span class="lineno"><a class="line" href="a01563.html#ga62a277cc352a7c23fc263ef838646f23">  276</a></span>&#160;<span class="preprocessor">#define UDPHS_EPTCTL_MDATA_RX (0x1u &lt;&lt; 7) </span></div><div class="line"><a name="l00277"></a><span class="lineno"><a class="line" href="a01563.html#gad00bb683562885cea3014cb1d229dfd8">  277</a></span>&#160;<span class="preprocessor">#define UDPHS_EPTCTL_ERR_OVFLW (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00278"></a><span class="lineno"><a class="line" href="a01563.html#ga644297f62531f4fec5ea56b4ffb88c36">  278</a></span>&#160;<span class="preprocessor">#define UDPHS_EPTCTL_RX_BK_RDY (0x1u &lt;&lt; 9) </span></div><div class="line"><a name="l00279"></a><span class="lineno"><a class="line" href="a01563.html#ga3efd13b131f996c0e1196daf3b2a49db">  279</a></span>&#160;<span class="preprocessor">#define UDPHS_EPTCTL_TX_COMPLT (0x1u &lt;&lt; 10) </span></div><div class="line"><a name="l00280"></a><span class="lineno"><a class="line" href="a01563.html#ga5872d678fb9f751c8675a41e1f3896ed">  280</a></span>&#160;<span class="preprocessor">#define UDPHS_EPTCTL_TX_PK_RDY (0x1u &lt;&lt; 11) </span></div><div class="line"><a name="l00281"></a><span class="lineno"><a class="line" href="a01563.html#gab193cc2eb653f8e4de6127cd089bec1b">  281</a></span>&#160;<span class="preprocessor">#define UDPHS_EPTCTL_ERR_TRANS (0x1u &lt;&lt; 11) </span></div><div class="line"><a name="l00282"></a><span class="lineno"><a class="line" href="a01563.html#ga82fc05f7b963abd73f0b253cfa471662">  282</a></span>&#160;<span class="preprocessor">#define UDPHS_EPTCTL_RX_SETUP (0x1u &lt;&lt; 12) </span></div><div class="line"><a name="l00283"></a><span class="lineno"><a class="line" href="a01563.html#ga0567e1b65b4167c9675b3214d3c801b8">  283</a></span>&#160;<span class="preprocessor">#define UDPHS_EPTCTL_ERR_FL_ISO (0x1u &lt;&lt; 12) </span></div><div class="line"><a name="l00284"></a><span class="lineno"><a class="line" href="a01563.html#gaf3c8e9cc3c4482795bf3c85115445985">  284</a></span>&#160;<span class="preprocessor">#define UDPHS_EPTCTL_STALL_SNT (0x1u &lt;&lt; 13) </span></div><div class="line"><a name="l00285"></a><span class="lineno"><a class="line" href="a01563.html#gad36265495de0dfcfd26fd19e43270bc9">  285</a></span>&#160;<span class="preprocessor">#define UDPHS_EPTCTL_ERR_CRISO (0x1u &lt;&lt; 13) </span></div><div class="line"><a name="l00286"></a><span class="lineno"><a class="line" href="a01563.html#gac949c6419ca9143fcc630d15fa298cff">  286</a></span>&#160;<span class="preprocessor">#define UDPHS_EPTCTL_ERR_NBTRA (0x1u &lt;&lt; 13) </span></div><div class="line"><a name="l00287"></a><span class="lineno"><a class="line" href="a01563.html#ga1d7718aad7d03b1d22facf3e38d1bcef">  287</a></span>&#160;<span class="preprocessor">#define UDPHS_EPTCTL_NAK_IN (0x1u &lt;&lt; 14) </span></div><div class="line"><a name="l00288"></a><span class="lineno"><a class="line" href="a01563.html#ga80144402f18649c9101476a3ce9515f4">  288</a></span>&#160;<span class="preprocessor">#define UDPHS_EPTCTL_ERR_FLUSH (0x1u &lt;&lt; 14) </span></div><div class="line"><a name="l00289"></a><span class="lineno"><a class="line" href="a01563.html#gaa499ee2d3e80db45ade76bfed1ba95dd">  289</a></span>&#160;<span class="preprocessor">#define UDPHS_EPTCTL_NAK_OUT (0x1u &lt;&lt; 15) </span></div><div class="line"><a name="l00290"></a><span class="lineno"><a class="line" href="a01563.html#ga37ba0ae1ab1027b24cf76b7b9fc04f86">  290</a></span>&#160;<span class="preprocessor">#define UDPHS_EPTCTL_BUSY_BANK (0x1u &lt;&lt; 18) </span></div><div class="line"><a name="l00291"></a><span class="lineno"><a class="line" href="a01563.html#ga3415a5ada4fb1a33fb757735a31104f0">  291</a></span>&#160;<span class="preprocessor">#define UDPHS_EPTCTL_SHRT_PCKT (0x1u &lt;&lt; 31) </span></div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- UDPHS_EPTSETSTA : (UDPHS Offset: N/A) UDPHS Endpoint Set Status Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00293"></a><span class="lineno"><a class="line" href="a01563.html#ga385989a5b251bc11161abedf0c71c926">  293</a></span>&#160;<span class="preprocessor">#define UDPHS_EPTSETSTA_FRCESTALL (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00294"></a><span class="lineno"><a class="line" href="a01563.html#ga08222949d5a6bceb9d3ad6981fe2a168">  294</a></span>&#160;<span class="preprocessor">#define UDPHS_EPTSETSTA_KILL_BANK (0x1u &lt;&lt; 9) </span></div><div class="line"><a name="l00295"></a><span class="lineno"><a class="line" href="a01563.html#ga2e0443d3a039619825f4467fc21eabaf">  295</a></span>&#160;<span class="preprocessor">#define UDPHS_EPTSETSTA_TX_PK_RDY (0x1u &lt;&lt; 11) </span></div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- UDPHS_EPTCLRSTA : (UDPHS Offset: N/A) UDPHS Endpoint Clear Status Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00297"></a><span class="lineno"><a class="line" href="a01563.html#ga1f680a69d58f0d838c599c20017c50d5">  297</a></span>&#160;<span class="preprocessor">#define UDPHS_EPTCLRSTA_FRCESTALL (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00298"></a><span class="lineno"><a class="line" href="a01563.html#ga2de3e8cf451bce85f8e25d238cf64b1f">  298</a></span>&#160;<span class="preprocessor">#define UDPHS_EPTCLRSTA_TOGGLESQ (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00299"></a><span class="lineno"><a class="line" href="a01563.html#gad3324f0b8e727b6c74eff08521a8ca07">  299</a></span>&#160;<span class="preprocessor">#define UDPHS_EPTCLRSTA_RX_BK_RDY (0x1u &lt;&lt; 9) </span></div><div class="line"><a name="l00300"></a><span class="lineno"><a class="line" href="a01563.html#gaa132e7c596847d74124ad539683e19d5">  300</a></span>&#160;<span class="preprocessor">#define UDPHS_EPTCLRSTA_TX_COMPLT (0x1u &lt;&lt; 10) </span></div><div class="line"><a name="l00301"></a><span class="lineno"><a class="line" href="a01563.html#gae500004599a32dad108fe2cb082cbc42">  301</a></span>&#160;<span class="preprocessor">#define UDPHS_EPTCLRSTA_RX_SETUP (0x1u &lt;&lt; 12) </span></div><div class="line"><a name="l00302"></a><span class="lineno"><a class="line" href="a01563.html#ga028249f1bd99b83e895252fdb295c4a5">  302</a></span>&#160;<span class="preprocessor">#define UDPHS_EPTCLRSTA_ERR_FL_ISO (0x1u &lt;&lt; 12) </span></div><div class="line"><a name="l00303"></a><span class="lineno"><a class="line" href="a01563.html#ga1d61be4c78e586c10416cf7df04d7b25">  303</a></span>&#160;<span class="preprocessor">#define UDPHS_EPTCLRSTA_STALL_SNT (0x1u &lt;&lt; 13) </span></div><div class="line"><a name="l00304"></a><span class="lineno"><a class="line" href="a01563.html#ga1ecb89e47c81de270526bb3fdbac764f">  304</a></span>&#160;<span class="preprocessor">#define UDPHS_EPTCLRSTA_ERR_NBTRA (0x1u &lt;&lt; 13) </span></div><div class="line"><a name="l00305"></a><span class="lineno"><a class="line" href="a01563.html#ga85644217eb28970400d4063436b5e1a2">  305</a></span>&#160;<span class="preprocessor">#define UDPHS_EPTCLRSTA_NAK_IN (0x1u &lt;&lt; 14) </span></div><div class="line"><a name="l00306"></a><span class="lineno"><a class="line" href="a01563.html#ga56691d0849499004dfcd40a21a24669b">  306</a></span>&#160;<span class="preprocessor">#define UDPHS_EPTCLRSTA_ERR_FLUSH (0x1u &lt;&lt; 14) </span></div><div class="line"><a name="l00307"></a><span class="lineno"><a class="line" href="a01563.html#ga3ee27b3e1d6dcaadb5b5b394d564ebc7">  307</a></span>&#160;<span class="preprocessor">#define UDPHS_EPTCLRSTA_NAK_OUT (0x1u &lt;&lt; 15) </span></div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- UDPHS_EPTSTA : (UDPHS Offset: N/A) UDPHS Endpoint Status Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00309"></a><span class="lineno"><a class="line" href="a01563.html#ga9b7c363b49458bbbcf800a72eb0af4cc">  309</a></span>&#160;<span class="preprocessor">#define UDPHS_EPTSTA_FRCESTALL (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;<span class="preprocessor">#define UDPHS_EPTSTA_TOGGLESQ_STA_Pos 6</span></div><div class="line"><a name="l00311"></a><span class="lineno"><a class="line" href="a01563.html#ga00a02b6cdf60bbc49ccd7be75369d7d1">  311</a></span>&#160;<span class="preprocessor">#define UDPHS_EPTSTA_TOGGLESQ_STA_Msk (0x3u &lt;&lt; UDPHS_EPTSTA_TOGGLESQ_STA_Pos) </span></div><div class="line"><a name="l00312"></a><span class="lineno"><a class="line" href="a01563.html#ga2464ae19d11e05b043119428ecff829e">  312</a></span>&#160;<span class="preprocessor">#define   UDPHS_EPTSTA_TOGGLESQ_STA_DATA0 (0x0u &lt;&lt; 6) </span></div><div class="line"><a name="l00313"></a><span class="lineno"><a class="line" href="a01563.html#ga893092fd83f07c62648f8b5053dfbc39">  313</a></span>&#160;<span class="preprocessor">#define   UDPHS_EPTSTA_TOGGLESQ_STA_DATA1 (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00314"></a><span class="lineno"><a class="line" href="a01563.html#ga186dfbf8af0ebd56148c420afe88db73">  314</a></span>&#160;<span class="preprocessor">#define   UDPHS_EPTSTA_TOGGLESQ_STA_DATA2 (0x2u &lt;&lt; 6) </span></div><div class="line"><a name="l00315"></a><span class="lineno"><a class="line" href="a01563.html#gabe15f71bc654f35b7fef08efb8caebd2">  315</a></span>&#160;<span class="preprocessor">#define   UDPHS_EPTSTA_TOGGLESQ_STA_MDATA (0x3u &lt;&lt; 6) </span></div><div class="line"><a name="l00316"></a><span class="lineno"><a class="line" href="a01563.html#gaa18384544063694643ee5e0b30a73940">  316</a></span>&#160;<span class="preprocessor">#define UDPHS_EPTSTA_ERR_OVFLW (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00317"></a><span class="lineno"><a class="line" href="a01563.html#ga8ca05a3e20a15da7ab2ebdaf01f0caeb">  317</a></span>&#160;<span class="preprocessor">#define UDPHS_EPTSTA_RX_BK_RDY (0x1u &lt;&lt; 9) </span></div><div class="line"><a name="l00318"></a><span class="lineno"><a class="line" href="a01563.html#gaabac307fa241359ee046d89ae51ac7ad">  318</a></span>&#160;<span class="preprocessor">#define UDPHS_EPTSTA_KILL_BANK (0x1u &lt;&lt; 9) </span></div><div class="line"><a name="l00319"></a><span class="lineno"><a class="line" href="a01563.html#ga0d614454b608753ac94a393f59d01eab">  319</a></span>&#160;<span class="preprocessor">#define UDPHS_EPTSTA_TX_COMPLT (0x1u &lt;&lt; 10) </span></div><div class="line"><a name="l00320"></a><span class="lineno"><a class="line" href="a01563.html#gaecb6f1d7abeb7cb49faaee4e3293f655">  320</a></span>&#160;<span class="preprocessor">#define UDPHS_EPTSTA_TX_PK_RDY (0x1u &lt;&lt; 11) </span></div><div class="line"><a name="l00321"></a><span class="lineno"><a class="line" href="a01563.html#gae942fe6d6b1c89f721d79f3ea899b2b6">  321</a></span>&#160;<span class="preprocessor">#define UDPHS_EPTSTA_ERR_TRANS (0x1u &lt;&lt; 11) </span></div><div class="line"><a name="l00322"></a><span class="lineno"><a class="line" href="a01563.html#ga774fb9c9da96b9d552c54e7edd75298c">  322</a></span>&#160;<span class="preprocessor">#define UDPHS_EPTSTA_RX_SETUP (0x1u &lt;&lt; 12) </span></div><div class="line"><a name="l00323"></a><span class="lineno"><a class="line" href="a01563.html#ga85228dbbd8c544aa062e2284019726a1">  323</a></span>&#160;<span class="preprocessor">#define UDPHS_EPTSTA_ERR_FL_ISO (0x1u &lt;&lt; 12) </span></div><div class="line"><a name="l00324"></a><span class="lineno"><a class="line" href="a01563.html#gae42409ed1faaa3ec28f681339fe44e1d">  324</a></span>&#160;<span class="preprocessor">#define UDPHS_EPTSTA_STALL_SNT (0x1u &lt;&lt; 13) </span></div><div class="line"><a name="l00325"></a><span class="lineno"><a class="line" href="a01563.html#ga8c6aaca677538242df658fb7a85db4ca">  325</a></span>&#160;<span class="preprocessor">#define UDPHS_EPTSTA_ERR_CRISO (0x1u &lt;&lt; 13) </span></div><div class="line"><a name="l00326"></a><span class="lineno"><a class="line" href="a01563.html#ga1e59d1e3b8642925824e7b9dbfdec7b7">  326</a></span>&#160;<span class="preprocessor">#define UDPHS_EPTSTA_ERR_NBTRA (0x1u &lt;&lt; 13) </span></div><div class="line"><a name="l00327"></a><span class="lineno"><a class="line" href="a01563.html#gab733435ba0291dfe73dfa4667f36990c">  327</a></span>&#160;<span class="preprocessor">#define UDPHS_EPTSTA_NAK_IN (0x1u &lt;&lt; 14) </span></div><div class="line"><a name="l00328"></a><span class="lineno"><a class="line" href="a01563.html#ga5c54b245b080b523b1519e0208e7cc58">  328</a></span>&#160;<span class="preprocessor">#define UDPHS_EPTSTA_ERR_FLUSH (0x1u &lt;&lt; 14) </span></div><div class="line"><a name="l00329"></a><span class="lineno"><a class="line" href="a01563.html#ga5a453248da935c7cd0349f387bb52dd4">  329</a></span>&#160;<span class="preprocessor">#define UDPHS_EPTSTA_NAK_OUT (0x1u &lt;&lt; 15) </span></div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;<span class="preprocessor">#define UDPHS_EPTSTA_CURRENT_BANK_Pos 16</span></div><div class="line"><a name="l00331"></a><span class="lineno"><a class="line" href="a01563.html#gad5a7a1f83b0b1a67faaf3e305c24c762">  331</a></span>&#160;<span class="preprocessor">#define UDPHS_EPTSTA_CURRENT_BANK_Msk (0x3u &lt;&lt; UDPHS_EPTSTA_CURRENT_BANK_Pos) </span></div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;<span class="preprocessor">#define UDPHS_EPTSTA_CONTROL_DIR_Pos 16</span></div><div class="line"><a name="l00333"></a><span class="lineno"><a class="line" href="a01563.html#ga5265315f9492789c14cad0a09667e19d">  333</a></span>&#160;<span class="preprocessor">#define UDPHS_EPTSTA_CONTROL_DIR_Msk (0x3u &lt;&lt; UDPHS_EPTSTA_CONTROL_DIR_Pos) </span></div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;<span class="preprocessor">#define UDPHS_EPTSTA_BUSY_BANK_STA_Pos 18</span></div><div class="line"><a name="l00335"></a><span class="lineno"><a class="line" href="a01563.html#gaa05f69a84c19388e01e7cb48aaf960f8">  335</a></span>&#160;<span class="preprocessor">#define UDPHS_EPTSTA_BUSY_BANK_STA_Msk (0x3u &lt;&lt; UDPHS_EPTSTA_BUSY_BANK_STA_Pos) </span></div><div class="line"><a name="l00336"></a><span class="lineno"><a class="line" href="a01563.html#gaf1df6a25bed964f476ccec0d89640514">  336</a></span>&#160;<span class="preprocessor">#define   UDPHS_EPTSTA_BUSY_BANK_STA_1BUSYBANK (0x0u &lt;&lt; 18) </span></div><div class="line"><a name="l00337"></a><span class="lineno"><a class="line" href="a01563.html#gaf07e079e0dff593fc3d8d074b4391497">  337</a></span>&#160;<span class="preprocessor">#define   UDPHS_EPTSTA_BUSY_BANK_STA_2BUSYBANKS (0x1u &lt;&lt; 18) </span></div><div class="line"><a name="l00338"></a><span class="lineno"><a class="line" href="a01563.html#ga401d798464c7066c0cbf5a42f161107d">  338</a></span>&#160;<span class="preprocessor">#define   UDPHS_EPTSTA_BUSY_BANK_STA_3BUSYBANKS (0x2u &lt;&lt; 18) </span></div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;<span class="preprocessor">#define UDPHS_EPTSTA_BYTE_COUNT_Pos 20</span></div><div class="line"><a name="l00340"></a><span class="lineno"><a class="line" href="a01563.html#ga731fa18a610726a9029841a930d47b5e">  340</a></span>&#160;<span class="preprocessor">#define UDPHS_EPTSTA_BYTE_COUNT_Msk (0x7ffu &lt;&lt; UDPHS_EPTSTA_BYTE_COUNT_Pos) </span></div><div class="line"><a name="l00341"></a><span class="lineno"><a class="line" href="a01563.html#ga7f54b70ab6cee2671622cb95ee5f66ee">  341</a></span>&#160;<span class="preprocessor">#define UDPHS_EPTSTA_SHRT_PCKT (0x1u &lt;&lt; 31) </span></div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- UDPHS_DMANXTDSC : (UDPHS Offset: N/A) UDPHS DMA Next Descriptor Address Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;<span class="preprocessor">#define UDPHS_DMANXTDSC_NXT_DSC_ADD_Pos 0</span></div><div class="line"><a name="l00344"></a><span class="lineno"><a class="line" href="a01563.html#ga740a10533712478c86c20329cba1175e">  344</a></span>&#160;<span class="preprocessor">#define UDPHS_DMANXTDSC_NXT_DSC_ADD_Msk (0xffffffffu &lt;&lt; UDPHS_DMANXTDSC_NXT_DSC_ADD_Pos) </span></div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;<span class="preprocessor">#define UDPHS_DMANXTDSC_NXT_DSC_ADD(value) ((UDPHS_DMANXTDSC_NXT_DSC_ADD_Msk &amp; ((value) &lt;&lt; UDPHS_DMANXTDSC_NXT_DSC_ADD_Pos)))</span></div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;<span class="comment">/* -------- UDPHS_DMAADDRESS : (UDPHS Offset: N/A) UDPHS DMA Channel Address Register -------- */</span></div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;<span class="preprocessor">#define UDPHS_DMAADDRESS_BUFF_ADD_Pos 0</span></div><div class="line"><a name="l00348"></a><span class="lineno"><a class="line" href="a01563.html#ga0d62d8abd6df0525575842dd46f5b1b7">  348</a></span>&#160;<span class="preprocessor">#define UDPHS_DMAADDRESS_BUFF_ADD_Msk (0xffffffffu &lt;&lt; UDPHS_DMAADDRESS_BUFF_ADD_Pos) </span></div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;<span class="preprocessor">#define UDPHS_DMAADDRESS_BUFF_ADD(value) ((UDPHS_DMAADDRESS_BUFF_ADD_Msk &amp; ((value) &lt;&lt; UDPHS_DMAADDRESS_BUFF_ADD_Pos)))</span></div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;<span class="comment">/* -------- UDPHS_DMACONTROL : (UDPHS Offset: N/A) UDPHS DMA Channel Control Register -------- */</span></div><div class="line"><a name="l00351"></a><span class="lineno"><a class="line" href="a01563.html#ga3062a4fb418d8b50b6546d7e21765b16">  351</a></span>&#160;<span class="preprocessor">#define UDPHS_DMACONTROL_CHANN_ENB (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00352"></a><span class="lineno"><a class="line" href="a01563.html#ga0927a6cd1fa02a6e1340f4991430ce62">  352</a></span>&#160;<span class="preprocessor">#define UDPHS_DMACONTROL_LDNXT_DSC (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00353"></a><span class="lineno"><a class="line" href="a01563.html#ga222a5244594816c0dedae7cdc6a241de">  353</a></span>&#160;<span class="preprocessor">#define UDPHS_DMACONTROL_END_TR_EN (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00354"></a><span class="lineno"><a class="line" href="a01563.html#ga6a494ec1a1314497924e97697735e1f4">  354</a></span>&#160;<span class="preprocessor">#define UDPHS_DMACONTROL_END_B_EN (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00355"></a><span class="lineno"><a class="line" href="a01563.html#ga7f6402e29428565b109d488718e9ac5e">  355</a></span>&#160;<span class="preprocessor">#define UDPHS_DMACONTROL_END_TR_IT (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00356"></a><span class="lineno"><a class="line" href="a01563.html#ga00817e405e0531474f9a5e16b136563c">  356</a></span>&#160;<span class="preprocessor">#define UDPHS_DMACONTROL_END_BUFFIT (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00357"></a><span class="lineno"><a class="line" href="a01563.html#gaecb3aa7229e4e1f5f9a4f391a2da4a84">  357</a></span>&#160;<span class="preprocessor">#define UDPHS_DMACONTROL_DESC_LD_IT (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00358"></a><span class="lineno"><a class="line" href="a01563.html#ga4221c58b7aaa6a7e684c0ba0705c8a25">  358</a></span>&#160;<span class="preprocessor">#define UDPHS_DMACONTROL_BURST_LCK (0x1u &lt;&lt; 7) </span></div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;<span class="preprocessor">#define UDPHS_DMACONTROL_BUFF_LENGTH_Pos 16</span></div><div class="line"><a name="l00360"></a><span class="lineno"><a class="line" href="a01563.html#ga678884a71d195e6c9a7124f8343856de">  360</a></span>&#160;<span class="preprocessor">#define UDPHS_DMACONTROL_BUFF_LENGTH_Msk (0xffffu &lt;&lt; UDPHS_DMACONTROL_BUFF_LENGTH_Pos) </span></div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;<span class="preprocessor">#define UDPHS_DMACONTROL_BUFF_LENGTH(value) ((UDPHS_DMACONTROL_BUFF_LENGTH_Msk &amp; ((value) &lt;&lt; UDPHS_DMACONTROL_BUFF_LENGTH_Pos)))</span></div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;<span class="comment">/* -------- UDPHS_DMASTATUS : (UDPHS Offset: N/A) UDPHS DMA Channel Status Register -------- */</span></div><div class="line"><a name="l00363"></a><span class="lineno"><a class="line" href="a01563.html#gac97548bf70b5c38b851c351e373f16f7">  363</a></span>&#160;<span class="preprocessor">#define UDPHS_DMASTATUS_CHANN_ENB (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00364"></a><span class="lineno"><a class="line" href="a01563.html#ga8af17f3bebf7feccfbf5999d1a1d1692">  364</a></span>&#160;<span class="preprocessor">#define UDPHS_DMASTATUS_CHANN_ACT (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00365"></a><span class="lineno"><a class="line" href="a01563.html#gaa89a21e944b6a854df8e967a47b3b09a">  365</a></span>&#160;<span class="preprocessor">#define UDPHS_DMASTATUS_END_TR_ST (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00366"></a><span class="lineno"><a class="line" href="a01563.html#ga0e7114357b90b179493f7702e2499a83">  366</a></span>&#160;<span class="preprocessor">#define UDPHS_DMASTATUS_END_BF_ST (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00367"></a><span class="lineno"><a class="line" href="a01563.html#ga5a99ca9deac1497930f5f6fc7d5069cf">  367</a></span>&#160;<span class="preprocessor">#define UDPHS_DMASTATUS_DESC_LDST (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;<span class="preprocessor">#define UDPHS_DMASTATUS_BUFF_COUNT_Pos 16</span></div><div class="line"><a name="l00369"></a><span class="lineno"><a class="line" href="a01563.html#ga7d7e2446503860dcaacfa9781dcdd1c9">  369</a></span>&#160;<span class="preprocessor">#define UDPHS_DMASTATUS_BUFF_COUNT_Msk (0xffffu &lt;&lt; UDPHS_DMASTATUS_BUFF_COUNT_Pos) </span></div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;<span class="preprocessor">#define UDPHS_DMASTATUS_BUFF_COUNT(value) ((UDPHS_DMASTATUS_BUFF_COUNT_Msk &amp; ((value) &lt;&lt; UDPHS_DMASTATUS_BUFF_COUNT_Pos)))</span></div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;</div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* _SAM3U_UDPHS_COMPONENT_ */</span><span class="preprocessor"></span></div><div class="ttc" id="a00177_html_af4b6dbfafb7f30f12acc310f360fd7fb"><div class="ttname"><a href="a00177.html#af4b6dbfafb7f30f12acc310f360fd7fb">UdphsDma::UDPHS_DMAADDRESS</a></div><div class="ttdeci">RwReg UDPHS_DMAADDRESS</div><div class="ttdoc">(UdphsDma Offset: 0x4) UDPHS DMA Channel Address Register </div><div class="ttdef"><b>Definition:</b> component_udphs.h:43</div></div>
<div class="ttc" id="a00176_html_a8e9d9308ed213d7222b7b982fe62a089"><div class="ttname"><a href="a00176.html#a8e9d9308ed213d7222b7b982fe62a089">Udphs::UDPHS_IEN</a></div><div class="ttdeci">RwReg UDPHS_IEN</div><div class="ttdoc">(Udphs Offset: 0x10) UDPHS Interrupt Enable Register </div><div class="ttdef"><b>Definition:</b> component_udphs.h:65</div></div>
<div class="ttc" id="a00178_html_ace57db3210c692390af29b352d551d73"><div class="ttname"><a href="a00178.html#ace57db3210c692390af29b352d551d73">UdphsEpt::UDPHS_EPTCTLDIS</a></div><div class="ttdeci">RwReg UDPHS_EPTCTLDIS</div><div class="ttdoc">(UdphsEpt Offset: 0x8) UDPHS Endpoint Control Disable Register </div><div class="ttdef"><b>Definition:</b> component_udphs.h:51</div></div>
<div class="ttc" id="a01300_html_gacf1496e3bbe303e55f627fc7558a68c7"><div class="ttname"><a href="a01300.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a></div><div class="ttdeci">volatile uint32_t RwReg</div><div class="ttdef"><b>Definition:</b> sam3n00a.h:54</div></div>
<div class="ttc" id="a00176_html"><div class="ttname"><a href="a00176.html">Udphs</a></div><div class="ttdef"><b>Definition:</b> component_udphs.h:61</div></div>
<div class="ttc" id="a00176_html_a7f3ce50fb47214b2b2e08204df3cb014"><div class="ttname"><a href="a00176.html#a7f3ce50fb47214b2b2e08204df3cb014">Udphs::UDPHS_IPNAME2</a></div><div class="ttdeci">RoReg UDPHS_IPNAME2</div><div class="ttdoc">(Udphs Offset: 0xF4) UDPHS Name2 Register </div><div class="ttdef"><b>Definition:</b> component_udphs.h:73</div></div>
<div class="ttc" id="a00177_html_ac7132750270bc11c42912b869cc8b53c"><div class="ttname"><a href="a00177.html#ac7132750270bc11c42912b869cc8b53c">UdphsDma::UDPHS_DMACONTROL</a></div><div class="ttdeci">RwReg UDPHS_DMACONTROL</div><div class="ttdoc">(UdphsDma Offset: 0x8) UDPHS DMA Channel Control Register </div><div class="ttdef"><b>Definition:</b> component_udphs.h:44</div></div>
<div class="ttc" id="a01300_html_gac0f96d4e8018367b38f527007cf0eafd"><div class="ttname"><a href="a01300.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a></div><div class="ttdeci">volatile uint32_t WoReg</div><div class="ttdef"><b>Definition:</b> sam3n00a.h:53</div></div>
<div class="ttc" id="a00176_html_a86212bda942fc988f186564b7643c240"><div class="ttname"><a href="a00176.html#a86212bda942fc988f186564b7643c240">Udphs::UDPHS_INTSTA</a></div><div class="ttdeci">RoReg UDPHS_INTSTA</div><div class="ttdoc">(Udphs Offset: 0x14) UDPHS Interrupt Status Register </div><div class="ttdef"><b>Definition:</b> component_udphs.h:66</div></div>
<div class="ttc" id="a00176_html_a12bdfb36031f62815bd1093d79ab6e68"><div class="ttname"><a href="a00176.html#a12bdfb36031f62815bd1093d79ab6e68">Udphs::UDPHS_IPNAME1</a></div><div class="ttdeci">RoReg UDPHS_IPNAME1</div><div class="ttdoc">(Udphs Offset: 0xF0) UDPHS Name1 Register </div><div class="ttdef"><b>Definition:</b> component_udphs.h:72</div></div>
<div class="ttc" id="a00178_html_abd2db15d1e3ae8ef749f4867fb6bcbc0"><div class="ttname"><a href="a00178.html#abd2db15d1e3ae8ef749f4867fb6bcbc0">UdphsEpt::UDPHS_EPTSTA</a></div><div class="ttdeci">RwReg UDPHS_EPTSTA</div><div class="ttdoc">(UdphsEpt Offset: 0x1C) UDPHS Endpoint Status Register </div><div class="ttdef"><b>Definition:</b> component_udphs.h:56</div></div>
<div class="ttc" id="a00176_html_ae1287b7bbec9215282328c0877b9e60d"><div class="ttname"><a href="a00176.html#ae1287b7bbec9215282328c0877b9e60d">Udphs::UDPHS_EPTRST</a></div><div class="ttdeci">WoReg UDPHS_EPTRST</div><div class="ttdoc">(Udphs Offset: 0x1C) UDPHS Endpoints Reset Register </div><div class="ttdef"><b>Definition:</b> component_udphs.h:68</div></div>
<div class="ttc" id="a00178_html_a8c333f65f36c8dfcb3325287e4f9d354"><div class="ttname"><a href="a00178.html#a8c333f65f36c8dfcb3325287e4f9d354">UdphsEpt::UDPHS_EPTCTLENB</a></div><div class="ttdeci">RwReg UDPHS_EPTCTLENB</div><div class="ttdoc">(UdphsEpt Offset: 0x4) UDPHS Endpoint Control Enable Register </div><div class="ttdef"><b>Definition:</b> component_udphs.h:50</div></div>
<div class="ttc" id="a00178_html_a5ae1fccea3f2a9623c1a4f814f5f8720"><div class="ttname"><a href="a00178.html#a5ae1fccea3f2a9623c1a4f814f5f8720">UdphsEpt::UDPHS_EPTCFG</a></div><div class="ttdeci">RwReg UDPHS_EPTCFG</div><div class="ttdoc">(UdphsEpt Offset: 0x0) UDPHS Endpoint Configuration Register </div><div class="ttdef"><b>Definition:</b> component_udphs.h:49</div></div>
<div class="ttc" id="a00178_html_a3d32dd5f277b65719fd5af3f7511b4bf"><div class="ttname"><a href="a00178.html#a3d32dd5f277b65719fd5af3f7511b4bf">UdphsEpt::UDPHS_EPTSETSTA</a></div><div class="ttdeci">RwReg UDPHS_EPTSETSTA</div><div class="ttdoc">(UdphsEpt Offset: 0x14) UDPHS Endpoint Set Status Register </div><div class="ttdef"><b>Definition:</b> component_udphs.h:54</div></div>
<div class="ttc" id="a00178_html_a477b7c1821eed34215d76b5f2b04f329"><div class="ttname"><a href="a00178.html#a477b7c1821eed34215d76b5f2b04f329">UdphsEpt::UDPHS_EPTCLRSTA</a></div><div class="ttdeci">RwReg UDPHS_EPTCLRSTA</div><div class="ttdoc">(UdphsEpt Offset: 0x18) UDPHS Endpoint Clear Status Register </div><div class="ttdef"><b>Definition:</b> component_udphs.h:55</div></div>
<div class="ttc" id="a01563_html_ga545f86ed8bc5124192df7f67360f1cc4"><div class="ttname"><a href="a01563.html#ga545f86ed8bc5124192df7f67360f1cc4">UDPHSEPT_NUMBER</a></div><div class="ttdeci">#define UDPHSEPT_NUMBER</div><div class="ttdoc">Udphs hardware registers. </div><div class="ttdef"><b>Definition:</b> component_udphs.h:59</div></div>
<div class="ttc" id="a00178_html"><div class="ttname"><a href="a00178.html">UdphsEpt</a></div><div class="ttdoc">UdphsEpt hardware registers. </div><div class="ttdef"><b>Definition:</b> component_udphs.h:48</div></div>
<div class="ttc" id="a00176_html_a74ec995ab2f6121a59708e7f83d7e09b"><div class="ttname"><a href="a00176.html#a74ec995ab2f6121a59708e7f83d7e09b">Udphs::UDPHS_FNUM</a></div><div class="ttdeci">RoReg UDPHS_FNUM</div><div class="ttdoc">(Udphs Offset: 0x04) UDPHS Frame Number Register </div><div class="ttdef"><b>Definition:</b> component_udphs.h:63</div></div>
<div class="ttc" id="a00176_html_a737e6bab8ed034c9e25d669bd781df2a"><div class="ttname"><a href="a00176.html#a737e6bab8ed034c9e25d669bd781df2a">Udphs::UDPHS_TST</a></div><div class="ttdeci">RwReg UDPHS_TST</div><div class="ttdoc">(Udphs Offset: 0xE0) UDPHS Test Register </div><div class="ttdef"><b>Definition:</b> component_udphs.h:70</div></div>
<div class="ttc" id="a00176_html_aa9f6890cd72850fae4ccdfe6ee0f02ad"><div class="ttname"><a href="a00176.html#aa9f6890cd72850fae4ccdfe6ee0f02ad">Udphs::UDPHS_IPFEATURES</a></div><div class="ttdeci">RoReg UDPHS_IPFEATURES</div><div class="ttdoc">(Udphs Offset: 0xF8) UDPHS Features Register </div><div class="ttdef"><b>Definition:</b> component_udphs.h:74</div></div>
<div class="ttc" id="a01300_html_ga5d556f8391af4141be23f7334ac9dd68"><div class="ttname"><a href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a></div><div class="ttdeci">volatile const uint32_t RoReg</div><div class="ttdef"><b>Definition:</b> sam3n00a.h:49</div></div>
<div class="ttc" id="a00178_html_add80e220e784c1bf57c94d15603f95b4"><div class="ttname"><a href="a00178.html#add80e220e784c1bf57c94d15603f95b4">UdphsEpt::UDPHS_EPTCTL</a></div><div class="ttdeci">RwReg UDPHS_EPTCTL</div><div class="ttdoc">(UdphsEpt Offset: 0xC) UDPHS Endpoint Control Register </div><div class="ttdef"><b>Definition:</b> component_udphs.h:52</div></div>
<div class="ttc" id="a00177_html_a01169797d3706f1f3531d350ecb7db35"><div class="ttname"><a href="a00177.html#a01169797d3706f1f3531d350ecb7db35">UdphsDma::UDPHS_DMANXTDSC</a></div><div class="ttdeci">RwReg UDPHS_DMANXTDSC</div><div class="ttdoc">(UdphsDma Offset: 0x0) UDPHS DMA Next Descriptor Address Register </div><div class="ttdef"><b>Definition:</b> component_udphs.h:42</div></div>
<div class="ttc" id="a00177_html"><div class="ttname"><a href="a00177.html">UdphsDma</a></div><div class="ttdoc">UdphsDma hardware registers. </div><div class="ttdef"><b>Definition:</b> component_udphs.h:41</div></div>
<div class="ttc" id="a00176_html_ae53038baa65ffe4f8b59b1e5b6c6a824"><div class="ttname"><a href="a00176.html#ae53038baa65ffe4f8b59b1e5b6c6a824">Udphs::UDPHS_CLRINT</a></div><div class="ttdeci">WoReg UDPHS_CLRINT</div><div class="ttdoc">(Udphs Offset: 0x18) UDPHS Clear Interrupt Register </div><div class="ttdef"><b>Definition:</b> component_udphs.h:67</div></div>
<div class="ttc" id="a00176_html_a3b110029e6309bfa31e23ddf9f89c450"><div class="ttname"><a href="a00176.html#a3b110029e6309bfa31e23ddf9f89c450">Udphs::UDPHS_CTRL</a></div><div class="ttdeci">RwReg UDPHS_CTRL</div><div class="ttdoc">(Udphs Offset: 0x00) UDPHS Control Register </div><div class="ttdef"><b>Definition:</b> component_udphs.h:62</div></div>
<div class="ttc" id="a00177_html_a8ceb4023e5ae8754b805324d058ca310"><div class="ttname"><a href="a00177.html#a8ceb4023e5ae8754b805324d058ca310">UdphsDma::UDPHS_DMASTATUS</a></div><div class="ttdeci">RwReg UDPHS_DMASTATUS</div><div class="ttdoc">(UdphsDma Offset: 0xC) UDPHS DMA Channel Status Register </div><div class="ttdef"><b>Definition:</b> component_udphs.h:45</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_68267d1309a1af8e8297ef4c3efbcdba.html">src</a></li><li class="navelem"><a class="el" href="dir_aa91b471be3929d389112c1a38461b52.html">CMSIS</a></li><li class="navelem"><a class="el" href="dir_229331c2a0f67b9540d04d63b18e09c4.html">Device</a></li><li class="navelem"><a class="el" href="dir_6611863d838e2554ab277020077e2f0c.html">ATMEL</a></li><li class="navelem"><a class="el" href="dir_981676299a672802ec931b28a1bc41bd.html">sam3u</a></li><li class="navelem"><a class="el" href="dir_1f00365237d0e4acfed0aed2e99cdca7.html">include</a></li><li class="navelem"><a class="el" href="dir_fac242330207623ba6b82fc4a86c9c02.html">component</a></li><li class="navelem"><b>component_udphs.h</b></li>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.11 </li>
  </ul>
</div>
</body>
</html>
