/** @file
  AlderLake S RVP GPIO definition table for Pre-Memory Initialization

  Copyright (c) 2020 - 2021, Intel Corporation. All rights reserved.<BR>
  SPDX-License-Identifier: BSD-2-Clause-Patent

  This file is automatically generated. Please do NOT modify !!!

**/
#ifndef _ALDER_LAKE_S_DDR4_CRB_PREMEM_GPIO_TABLE_H_
#define _ALDER_LAKE_S_DDR4_CRB_PREMEM_GPIO_TABLE_H_

#include <GpioPinsVer4S.h>
#include <GpioConfig.h>

GLOBAL_REMOVE_IF_UNREFERENCED GPIO_INIT_CONFIG mGpioTablePreMemAdlSDdr4UDimm2DCrb[] =
{
  { GPIO_VER4_S_GPP_F22,  {GpioPadModeGpio,   GpioHostOwnGpio,   GpioDirOut,     GpioOutHigh,     GpioIntDefault,          GpioResetDefault,   GpioTermNone }}, // PCIe SLOT_1  Power enable
  { GPIO_VER4_S_GPP_B21,  {GpioPadModeGpio,   GpioHostOwnGpio,   GpioDirOut,     GpioOutHigh,     GpioIntDefault,          GpioPlatformReset,  GpioTermNone }}, // PCIe SLOT_3  Power enable
  { GPIO_VER4_S_GPP_H11,  {GpioPadModeGpio,   GpioHostOwnGpio,   GpioDirOut,     GpioOutHigh,     GpioIntDefault,          GpioPlatformReset,  GpioTermNone }}, // PCIe SLOT_2 Power enable
  { GPIO_VER4_S_GPP_E0,   {GpioPadModeGpio,   GpioHostOwnGpio,   GpioDirOut,     GpioOutHigh,     GpioIntDefault,          GpioPlatformReset,  GpioTermNone }}, // PEG SLOT_1 Power enable
  { GPIO_VER4_S_GPP_E1,   {GpioPadModeGpio,   GpioHostOwnGpio,   GpioDirOut,     GpioOutHigh,     GpioIntDefault,          GpioPlatformReset,  GpioTermNone }}, // PEG SLOT_2 Power enable
  { GPIO_VER4_S_GPP_H16,  {GpioPadModeGpio,   GpioHostOwnGpio,   GpioDirOut,     GpioOutHigh,     GpioIntDefault,          GpioPlatformReset,  GpioTermNone }}, // M.2 HBR SSD Power enable
  { GPIO_VER4_S_GPP_C2,   {GpioPadModeGpio,   GpioHostOwnGpio,   GpioDirOut,     GpioOutHigh,     GpioIntDefault,          GpioResetDefault,   GpioTermNone }}, // M.2 SSD_1 Power enable Strap
  { GPIO_VER4_S_GPP_B22,  {GpioPadModeGpio,   GpioHostOwnGpio,   GpioDirOut,     GpioOutHigh,     GpioIntDefault,          GpioPlatformReset,  GpioTermNone }}, // M.2 SSD_2 Power enable
  { GPIO_VER4_S_GPP_K2,   {GpioPadModeGpio,   GpioHostOwnGpio,   GpioDirOut,     GpioOutHigh,     GpioIntDefault,          GpioPlatformReset,  GpioTermNone }}, // M.2 SSD_3 Power enable
  { GPIO_VER4_S_GPP_E2,   {GpioPadModeGpio,   GpioHostOwnGpio,   GpioDirOut,     GpioOutHigh,     GpioIntDefault,          GpioPlatformReset,  GpioTermNone }}, // PEG_1 RTD3 Reset
  { GPIO_VER4_S_GPP_E3,   {GpioPadModeGpio,   GpioHostOwnGpio,   GpioDirOut,     GpioOutHigh,     GpioIntDefault,          GpioPlatformReset,  GpioTermNone }}, // PEG_2 RTD3 Reset Sinai DR0 (Rework)
  { GPIO_VER4_S_GPP_F11,  {GpioPadModeGpio,   GpioHostOwnGpio,   GpioDirOut,     GpioOutHigh,     GpioIntDefault,          GpioPlatformReset,  GpioTermNone }}, // PCIe SLOT_1 RTD3 Reset MIPI60 (Rework)
  { GPIO_VER4_S_GPP_F12,  {GpioPadModeGpio,   GpioHostOwnGpio,   GpioDirOut,     GpioOutHigh,     GpioIntDefault,          GpioPlatformReset,  GpioTermNone }}, // PCIe SLOT_2 RTD3 Reset MIPI60 (Rework)
  { GPIO_VER4_S_GPP_F13,  {GpioPadModeGpio,   GpioHostOwnGpio,   GpioDirOut,     GpioOutHigh,     GpioIntDefault,          GpioPlatformReset,  GpioTermNone }}, // PCIe SLOT_3 RTD3 Reset MIPI60 (Rework)
};

GLOBAL_REMOVE_IF_UNREFERENCED GPIO_INIT_CONFIG mGpioTablePreMemAdlSDdr5UDimm1DCrb[] =
{
  { GPIO_VER4_S_GPP_F4,   {GpioPadModeGpio,   GpioHostOwnGpio,   GpioDirOut,     GpioOutHigh,     GpioIntDefault,          GpioPlatformReset,  GpioTermNone }}, //CPU PEG Slot1 Power enable
  { GPIO_VER4_S_GPP_H16,  {GpioPadModeGpio,   GpioHostOwnGpio,   GpioDirOut,     GpioOutHigh,     GpioIntDefault,          GpioPlatformReset,  GpioTermNone }}, //CPU M.2 SSD Slot Power enable
  { GPIO_VER4_S_GPP_E1,   {GpioPadModeGpio,   GpioHostOwnGpio,   GpioDirOut,     GpioOutHigh,     GpioIntDefault,          GpioPlatformReset,  GpioTermNone }}, //PCIE SLOT 1 - X4 CONNECTOR Power enable
  { GPIO_VER4_S_GPP_H11,  {GpioPadModeGpio,   GpioHostOwnGpio,   GpioDirOut,     GpioOutHigh,     GpioIntDefault,          GpioPlatformReset,  GpioTermNone }}, //PCIE SLOT 2 - X4 CONNECTOR Power enable
  { GPIO_VER4_S_GPP_B21,  {GpioPadModeGpio,   GpioHostOwnGpio,   GpioDirOut,     GpioOutHigh,     GpioIntDefault,          GpioPlatformReset,  GpioTermNone }}, //PCIE SLOT 3 - X2 CONNECTOR Power enable
  { GPIO_VER4_S_GPP_K11,  {GpioPadModeGpio,   GpioHostOwnGpio,   GpioDirOut,     GpioOutHigh,     GpioIntDefault,          GpioPlatformReset,  GpioTermNone }}, //PCH M.2 SSD Slot 1 Power enable
  { GPIO_VER4_S_GPP_B22,  {GpioPadModeGpio,   GpioHostOwnGpio,   GpioDirOut,     GpioOutHigh,     GpioIntDefault,          GpioPlatformReset,  GpioTermNone }}, //PCH M.2 SSD Slot 2 Power enable,not used on S08
  { GPIO_VER4_S_GPP_K2,   {GpioPadModeGpio,   GpioHostOwnGpio,   GpioDirOut,     GpioOutHigh,     GpioIntDefault,          GpioPlatformReset,  GpioTermNone }}, //PCH M.2 SSD Slot 3 Power enable
  { GPIO_VER4_S_GPP_G1,   {GpioPadModeGpio,   GpioHostOwnGpio,   GpioDirOut,     GpioOutHigh,     GpioIntDefault,          GpioPlatformReset,  GpioTermNone }}, //Thunderbolt CIO_PWR_EN (CIO_PWR_EN needs set to high before PCIe SLOT_2 PERST set to high; at least 10ms)
  { GPIO_VER4_S_GPP_E2,   {GpioPadModeGpio,   GpioHostOwnGpio,   GpioDirOut,     GpioOutHigh,      GpioIntDefault,         GpioPlatformReset,  GpioTermNone }}, //CPU PEG Slot1 Reset
  { GPIO_VER4_S_GPP_F11,  {GpioPadModeGpio,   GpioHostOwnGpio,   GpioDirOut,     GpioOutHigh,      GpioIntDefault,         GpioPlatformReset,  GpioTermNone }}, //PCIE SLOT 1 - X4 CONNECTOR Reset
  { GPIO_VER4_S_GPP_F12,  {GpioPadModeGpio,   GpioHostOwnGpio,   GpioDirOut,     GpioOutHigh,      GpioIntDefault,         GpioPlatformReset,  GpioTermNone }}, //PCIE SLOT 2 - X4 CONNECTOR Reset
  { GPIO_VER4_S_GPP_F13,  {GpioPadModeGpio,   GpioHostOwnGpio,   GpioDirOut,     GpioOutHigh,      GpioIntDefault,         GpioPlatformReset,  GpioTermNone }}, //PCIE SLOT 3 - X2 CONNECTOR Reset
};


#endif // _ALDER_LAKE_S_DDR4_CRB_PREMEM_GPIO_TABLE_H_
