#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Fri Aug  3 10:22:53 2018
# Process ID: 11926
# Current directory: /home/iavendano/pynq-copter/pynqcopter/iicStat
# Command line: vivado iicStat/iicStat.xpr
# Log file: /home/iavendano/pynq-copter/pynqcopter/iicStat/vivado.log
# Journal file: /home/iavendano/pynq-copter/pynqcopter/iicStat/vivado.jou
#-----------------------------------------------------------
start_gui
open_project iicStat/iicStat.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/iavendano/pynq-copter/pynqcopter/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/data/opt/Xilinx/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:25 ; elapsed = 00:00:07 . Memory (MB): peak = 6238.199 ; gain = 82.461 ; free physical = 129645 ; free virtual = 505659
update_compile_order -fileset sources_1
open_bd_design {/home/iavendano/pynq-copter/pynqcopter/iicStat/iicStat/iicStat.srcs/sources_1/bd/iicStat/iicStat.bd}
Adding cell -- xilinx.com:ip:axi_iic:2.0 - axi_iic_0
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <iicStat> from BD file </home/iavendano/pynq-copter/pynqcopter/iicStat/iicStat/iicStat.srcs/sources_1/bd/iicStat/iicStat.bd>
open_bd_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:06 . Memory (MB): peak = 6325.832 ; gain = 45.434 ; free physical = 129579 ; free virtual = 505593
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M00_AXI] [get_bd_intf_nets axi_iic_0_IIC] [get_bd_cells axi_iic_0]
startgroup
create_bd_cell -type ip -vlnv UCSD:hlsip:iicstat:1.0 iicstat_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_iic:2.0 axi_iic_0
endgroup
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
set_property location {4 1290 165} [get_bd_cells axi_iic_0]
set_property location {1 600 312} [get_bd_cells processing_system7_0]
set_property location {1 438 89} [get_bd_cells rst_ps7_0_100M]
set_property location {2 1237 14} [get_bd_cells iicstat_0]
set_property location {1.5 998 45} [get_bd_cells iicstat_0]
set_property location {2 912 334} [get_bd_cells ps7_0_axi_periph]
set_property location {2 962 313} [get_bd_cells ps7_0_axi_periph]
set_property location {2 944 367} [get_bd_cells ps7_0_axi_periph]
startgroup
set_property -dict [list CONFIG.NUM_SI {2} CONFIG.NUM_MI {2}] [get_bd_cells ps7_0_axi_periph]
endgroup
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins ps7_0_axi_periph/M00_AXI] [get_bd_intf_pins iicstat_0/s_axi_outValue_first]
connect_bd_intf_net [get_bd_intf_pins iicstat_0/m_axi_bus_r] -boundary_type upper [get_bd_intf_pins ps7_0_axi_periph/S01_AXI]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins ps7_0_axi_periph/M01_AXI] [get_bd_intf_pins axi_iic_0/S_AXI]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/iicstat_0/m_axi_bus_r" intc_ip "/ps7_0_axi_periph" Clk_xbar "Auto" Clk_master "Auto" Clk_slave "Auto" }  [get_bd_intf_pins processing_system7_0/S_AXI_HP0]
</processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM> is being mapped into </processing_system7_0/Data> at <0x40000000 [ 512M ]>
</processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM> is being mapped into </iicstat_0/Data_m_axi_bus_r> at <0x40000000 [ 512M ]>
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/iicstat_0/m_axi_bus_r" intc_ip "/ps7_0_axi_periph" Clk_xbar "Auto" Clk_master "Auto" Clk_slave "Auto" }  [get_bd_intf_pins processing_system7_0/S_AXI_HP1]
CRITICAL WARNING: [BD 41-1376] Forcibly mapping </processing_system7_0/S_AXI_HP1/HP1_DDR_LOWOCM> into conflicting address 0x40000000 [ 512M ] in address space </processing_system7_0/Data>. This must be resolved before passing validation
CRITICAL WARNING: [BD 41-1376] Forcibly mapping </processing_system7_0/S_AXI_HP1/HP1_DDR_LOWOCM> into conflicting address 0x40000000 [ 512M ] in address space </iicstat_0/Data_m_axi_bus_r>. This must be resolved before passing validation
</processing_system7_0/S_AXI_HP1/HP1_DDR_LOWOCM> is being mapped into </processing_system7_0/Data> at <0x40000000 [ 512M ]>
</processing_system7_0/S_AXI_HP1/HP1_DDR_LOWOCM> is being mapped into </iicstat_0/Data_m_axi_bus_r> at <0x40000000 [ 512M ]>
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/iicstat_0/m_axi_bus_r" intc_ip "/ps7_0_axi_periph" Clk_xbar "Auto" Clk_master "Auto" Clk_slave "Auto" }  [get_bd_intf_pins processing_system7_0/S_AXI_HP2]
CRITICAL WARNING: [BD 41-1376] Forcibly mapping </processing_system7_0/S_AXI_HP2/HP2_DDR_LOWOCM> into conflicting address 0x40000000 [ 512M ] in address space </processing_system7_0/Data>. This must be resolved before passing validation
CRITICAL WARNING: [BD 41-1376] Forcibly mapping </processing_system7_0/S_AXI_HP2/HP2_DDR_LOWOCM> into conflicting address 0x40000000 [ 512M ] in address space </iicstat_0/Data_m_axi_bus_r>. This must be resolved before passing validation
</processing_system7_0/S_AXI_HP2/HP2_DDR_LOWOCM> is being mapped into </processing_system7_0/Data> at <0x40000000 [ 512M ]>
</processing_system7_0/S_AXI_HP2/HP2_DDR_LOWOCM> is being mapped into </iicstat_0/Data_m_axi_bus_r> at <0x40000000 [ 512M ]>
INFO: [BD 5-456] Automation on '/ps7_0_axi_periph/S01_ACLK' will not be run, since it is obsolete due to previously run automations
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (100 MHz)" }  [get_bd_pins ps7_0_axi_periph/M01_ACLK]
INFO: [BD 5-456] Automation on '/iicstat_0/ap_clk' will not be run, since it is obsolete due to previously run automations
apply_bd_automation -rule xilinx.com:bd_rule:board  [get_bd_intf_pins axi_iic_0/IIC]
INFO: [board_rule 100-100] create_bd_intf_port -mode Master -vlnv xilinx.com:interface:iic_rtl:1.0 iic_rtl_1
INFO: [board_rule 100-100] connect_bd_intf_net /iic_rtl_1 /axi_iic_0/IIC
INFO: [BD 5-456] Automation on '/axi_iic_0/s_axi_aclk' will not be run, since it is obsolete due to previously run automations
endgroup
set_property range 4K [get_bd_addr_segs {processing_system7_0/Data/SEG_processing_system7_0_HP0_DDR_LOWOCM}]
CRITICAL WARNING: [BD 41-1293] <0x40000000 [ 4K ]> overlaps with <0x40000000 [ 512M ]>. This must be resolved in order to pass validation.
CRITICAL WARNING: [BD 41-1293] <0x40000000 [ 4K ]> overlaps with <0x40000000 [ 512M ]>. This must be resolved in order to pass validation.
set_property range 4K [get_bd_addr_segs {processing_system7_0/Data/SEG_processing_system7_0_HP1_DDR_LOWOCM}]
CRITICAL WARNING: [BD 41-1293] <0x40000000 [ 4K ]> overlaps with <0x40000000 [ 4K ]>. This must be resolved in order to pass validation.
CRITICAL WARNING: [BD 41-1293] <0x40000000 [ 4K ]> overlaps with <0x40000000 [ 512M ]>. This must be resolved in order to pass validation.
set_property range 8K [get_bd_addr_segs {processing_system7_0/Data/SEG_processing_system7_0_HP2_DDR_LOWOCM}]
CRITICAL WARNING: [BD 41-1293] <0x40000000 [ 8K ]> overlaps with <0x40000000 [ 4K ]>. This must be resolved in order to pass validation.
CRITICAL WARNING: [BD 41-1293] <0x40000000 [ 8K ]> overlaps with <0x40000000 [ 4K ]>. This must be resolved in order to pass validation.
set_property range 4K [get_bd_addr_segs {processing_system7_0/Data/SEG_processing_system7_0_HP2_DDR_LOWOCM}]
CRITICAL WARNING: [BD 41-1293] <0x40000000 [ 4K ]> overlaps with <0x40000000 [ 4K ]>. This must be resolved in order to pass validation.
CRITICAL WARNING: [BD 41-1293] <0x40000000 [ 4K ]> overlaps with <0x40000000 [ 4K ]>. This must be resolved in order to pass validation.
CRITICAL WARNING: [BD 41-1294] requested address <0x40000000 [ 64K ]> conflicts with peripheral </processing_system7_0/S_AXI_HP2/HP2_DDR_LOWOCM> mapped into segment </processing_system7_0/Data/SEG_processing_system7_0_HP2_DDR_LOWOCM> at <0x40000000 [ 4K ]>.
set_property range 64K [get_bd_addr_segs {processing_system7_0/Data/SEG_processing_system7_0_HP0_DDR_LOWOCM}]
CRITICAL WARNING: [BD 41-1293] <0x40000000 [ 64K ]> overlaps with <0x40000000 [ 4K ]>. This must be resolved in order to pass validation.
CRITICAL WARNING: [BD 41-1293] <0x40000000 [ 64K ]> overlaps with <0x40000000 [ 4K ]>. This must be resolved in order to pass validation.
CRITICAL WARNING: [BD 41-1294] requested address <0x40000000 [ 64K ]> conflicts with peripheral </processing_system7_0/S_AXI_HP2/HP2_DDR_LOWOCM> mapped into segment </processing_system7_0/Data/SEG_processing_system7_0_HP2_DDR_LOWOCM> at <0x40000000 [ 4K ]>.
set_property range 64K [get_bd_addr_segs {processing_system7_0/Data/SEG_processing_system7_0_HP1_DDR_LOWOCM}]
CRITICAL WARNING: [BD 41-1293] <0x40000000 [ 64K ]> overlaps with <0x40000000 [ 64K ]>. This must be resolved in order to pass validation.
CRITICAL WARNING: [BD 41-1293] <0x40000000 [ 64K ]> overlaps with <0x40000000 [ 4K ]>. This must be resolved in order to pass validation.
set_property range 16K [get_bd_addr_segs {processing_system7_0/Data/SEG_processing_system7_0_HP2_DDR_LOWOCM}]
CRITICAL WARNING: [BD 41-1293] <0x40000000 [ 16K ]> overlaps with <0x40000000 [ 64K ]>. This must be resolved in order to pass validation.
CRITICAL WARNING: [BD 41-1293] <0x40000000 [ 16K ]> overlaps with <0x40000000 [ 64K ]>. This must be resolved in order to pass validation.
set_property range 64K [get_bd_addr_segs {processing_system7_0/Data/SEG_processing_system7_0_HP2_DDR_LOWOCM}]
CRITICAL WARNING: [BD 41-1293] <0x40000000 [ 64K ]> overlaps with <0x40000000 [ 64K ]>. This must be resolved in order to pass validation.
CRITICAL WARNING: [BD 41-1293] <0x40000000 [ 64K ]> overlaps with <0x40000000 [ 64K ]>. This must be resolved in order to pass validation.
set_property range 64M [get_bd_addr_segs {iicstat_0/Data_m_axi_bus_r/SEG_processing_system7_0_HP0_DDR_LOWOCM}]
CRITICAL WARNING: [BD 41-1293] <0x40000000 [ 64M ]> overlaps with <0x40000000 [ 512M ]>. This must be resolved in order to pass validation.
CRITICAL WARNING: [BD 41-1293] <0x40000000 [ 64M ]> overlaps with <0x40000000 [ 512M ]>. This must be resolved in order to pass validation.
set_property range 64K [get_bd_addr_segs {iicstat_0/Data_m_axi_bus_r/SEG_processing_system7_0_HP0_DDR_LOWOCM}]
CRITICAL WARNING: [BD 41-1293] <0x40000000 [ 64K ]> overlaps with <0x40000000 [ 512M ]>. This must be resolved in order to pass validation.
CRITICAL WARNING: [BD 41-1293] <0x40000000 [ 64K ]> overlaps with <0x40000000 [ 512M ]>. This must be resolved in order to pass validation.
set_property range 64K [get_bd_addr_segs {iicstat_0/Data_m_axi_bus_r/SEG_processing_system7_0_HP1_DDR_LOWOCM}]
CRITICAL WARNING: [BD 41-1293] <0x40000000 [ 64K ]> overlaps with <0x40000000 [ 64K ]>. This must be resolved in order to pass validation.
CRITICAL WARNING: [BD 41-1293] <0x40000000 [ 64K ]> overlaps with <0x40000000 [ 512M ]>. This must be resolved in order to pass validation.
set_property range 64K [get_bd_addr_segs {iicstat_0/Data_m_axi_bus_r/SEG_processing_system7_0_HP2_DDR_LOWOCM}]
CRITICAL WARNING: [BD 41-1293] <0x40000000 [ 64K ]> overlaps with <0x40000000 [ 64K ]>. This must be resolved in order to pass validation.
CRITICAL WARNING: [BD 41-1293] <0x40000000 [ 64K ]> overlaps with <0x40000000 [ 64K ]>. This must be resolved in order to pass validation.
assign_bd_address [get_bd_addr_segs {iicstat_0/s_axi_outValue_first/Reg }]
</iicstat_0/s_axi_outValue_first/Reg> is being mapped into </processing_system7_0/Data> at <0x40010000 [ 64K ]>
</iicstat_0/s_axi_outValue_first/Reg> is being mapped into </iicstat_0/Data_m_axi_bus_r> at <0x40010000 [ 64K ]>
INFO: [BD 41-1051] The usage <register> of peripheral </iicstat_0/s_axi_outValue_first/Reg> does not match the usage <memory> of master </iicstat_0/Data_m_axi_bus_r> and will be excluded using sparse connectivity from its address space. Use the include_bd_addr_seg command to override this precaution and make this peripheral visible within this masters address space.
Excluding </iicstat_0/s_axi_outValue_first/Reg> from </iicstat_0/Data_m_axi_bus_r>
assign_bd_address [get_bd_addr_segs {axi_iic_0/S_AXI/Reg }]
</axi_iic_0/S_AXI/Reg> is being mapped into </processing_system7_0/Data> at <0x41600000 [ 64K ]>
</axi_iic_0/S_AXI/Reg> is being mapped into </iicstat_0/Data_m_axi_bus_r> at <0x41600000 [ 64K ]>
INFO: [BD 41-1051] The usage <register> of peripheral </axi_iic_0/S_AXI/Reg> does not match the usage <memory> of master </iicstat_0/Data_m_axi_bus_r> and will be excluded using sparse connectivity from its address space. Use the include_bd_addr_seg command to override this precaution and make this peripheral visible within this masters address space.
Excluding </axi_iic_0/S_AXI/Reg> from </iicstat_0/Data_m_axi_bus_r>
include_bd_addr_seg [get_bd_addr_segs -excluded iicstat_0/Data_m_axi_bus_r/SEG_iicstat_0_Reg]
Including </iicstat_0/s_axi_outValue_first/Reg> into </iicstat_0/Data_m_axi_bus_r>
include_bd_addr_seg [get_bd_addr_segs -excluded iicstat_0/Data_m_axi_bus_r/SEG_axi_iic_0_Reg]
Including </axi_iic_0/S_AXI/Reg> into </iicstat_0/Data_m_axi_bus_r>
save_bd_design
Wrote  : </home/iavendano/pynq-copter/pynqcopter/iicStat/iicStat/iicStat.srcs/sources_1/bd/iicStat/iicStat.bd> 
Wrote  : </home/iavendano/pynq-copter/pynqcopter/iicStat/iicStat/iicStat.srcs/sources_1/bd/iicStat/ui/bd_1c4cd017.ui> 
validate_bd_design
ERROR: [IP_Flow 19-3478] Validation failed for parameter 'My M00_A00_ADDR_WIDTH(M00_A00_ADDR_WIDTH)' with value '16' for BD Cell 'ps7_0_axi_periph/xbar'. PARAM_VALUE.M03_A00_BASE_ADDR overlaps with address segment PARAM_VALUE.M02_A00_BASE_ADDR
INFO: [IP_Flow 19-3438] Customization errors found on 'ps7_0_axi_periph/xbar'. Restoring to previous valid configuration.
ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
ERROR: [BD 41-1273] Error running post_propagate TCL procedure: ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
    ::xilinx.com_ip_axi_crossbar_2.1::post_propagate Line 54
CRITICAL WARNING: [BD 41-1354] Segment </iicstat_0/Data_m_axi_bus_r/SEG_processing_system7_0_HP1_DDR_LOWOCM> at 0x40000000 [ 64K ] overlaps with </iicstat_0/Data_m_axi_bus_r/SEG_processing_system7_0_HP0_DDR_LOWOCM> at <0x40000000 [ 64K ]> in the same network
CRITICAL WARNING: [BD 41-1354] Segment </processing_system7_0/Data/SEG_processing_system7_0_HP0_DDR_LOWOCM> at 0x40000000 [ 64K ] overlaps with </processing_system7_0/Data/SEG_processing_system7_0_HP1_DDR_LOWOCM> at <0x40000000 [ 64K ]> in the same network
ERROR: [BD 41-971] Segment </processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM> mapped into </processing_system7_0/Data> at 0x40000000[ 64K ] overlaps with </processing_system7_0/S_AXI_HP1/HP1_DDR_LOWOCM> mapped at 0x40000000[ 64K ]
ERROR: [BD 41-971] Segment </processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM> mapped into </processing_system7_0/Data> at 0x40000000[ 64K ] overlaps with </processing_system7_0/S_AXI_HP2/HP2_DDR_LOWOCM> mapped at 0x40000000[ 64K ]
ERROR: [BD 41-971] Segment </processing_system7_0/S_AXI_HP1/HP1_DDR_LOWOCM> mapped into </processing_system7_0/Data> at 0x40000000[ 64K ] overlaps with </processing_system7_0/S_AXI_HP2/HP2_DDR_LOWOCM> mapped at 0x40000000[ 64K ]
ERROR: [BD 41-971] Segment </processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM> mapped into </iicstat_0/Data_m_axi_bus_r> at 0x40000000[ 64K ] overlaps with </processing_system7_0/S_AXI_HP1/HP1_DDR_LOWOCM> mapped at 0x40000000[ 64K ]
ERROR: [BD 41-971] Segment </processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM> mapped into </iicstat_0/Data_m_axi_bus_r> at 0x40000000[ 64K ] overlaps with </processing_system7_0/S_AXI_HP2/HP2_DDR_LOWOCM> mapped at 0x40000000[ 64K ]
ERROR: [BD 41-971] Segment </processing_system7_0/S_AXI_HP1/HP1_DDR_LOWOCM> mapped into </iicstat_0/Data_m_axi_bus_r> at 0x40000000[ 64K ] overlaps with </processing_system7_0/S_AXI_HP2/HP2_DDR_LOWOCM> mapped at 0x40000000[ 64K ]
validate_bd_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 6476.859 ; gain = 0.004 ; free physical = 129458 ; free virtual = 505452
ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
undo
INFO: [Common 17-17] undo 'include_bd_addr_seg [get_bd_addr_segs -excluded iicstat_0/Data_m_axi_bus_r/SEG_axi_iic_0_Reg]'
Excluding </axi_iic_0/S_AXI/Reg> from </iicstat_0/Data_m_axi_bus_r>
undo
INFO: [Common 17-17] undo 'include_bd_addr_seg [get_bd_addr_segs -excluded iicstat_0/Data_m_axi_bus_r/SEG_iicstat_0_Reg]'
Excluding </iicstat_0/s_axi_outValue_first/Reg> from </iicstat_0/Data_m_axi_bus_r>
undo
INFO: [Common 17-17] undo 'assign_bd_address [get_bd_addr_segs {axi_iic_0/S_AXI/Reg }]'
ERROR: [BD 41-1418] Could not find 
ERROR: [Common 17-39] 'undo' failed due to earlier errors.
undo
INFO: [Common 17-17] undo 'assign_bd_address [get_bd_addr_segs {iicstat_0/s_axi_outValue_first/Reg }]'
ERROR: [BD 41-1418] Could not find 
ERROR: [Common 17-39] 'undo' failed due to earlier errors.
undo
INFO: [Common 17-17] undo 'set_property range 64K [get_bd_addr_segs {iicstat_0/Data_m_axi_bus_r/SEG_processing_system7_0_HP2_DDR_LOWOCM}]'
CRITICAL WARNING: [BD 41-1293] <0x40000000 [ 512M ]> overlaps with <0x40000000 [ 64K ]>. This must be resolved in order to pass validation.
CRITICAL WARNING: [BD 41-1293] <0x40000000 [ 512M ]> overlaps with <0x40000000 [ 64K ]>. This must be resolved in order to pass validation.
undo
INFO: [Common 17-17] undo 'set_property range 64K [get_bd_addr_segs {iicstat_0/Data_m_axi_bus_r/SEG_processing_system7_0_HP1_DDR_LOWOCM}]'
CRITICAL WARNING: [BD 41-1293] <0x40000000 [ 512M ]> overlaps with <0x40000000 [ 64K ]>. This must be resolved in order to pass validation.
CRITICAL WARNING: [BD 41-1293] <0x40000000 [ 512M ]> overlaps with <0x40000000 [ 512M ]>. This must be resolved in order to pass validation.
undo
INFO: [Common 17-17] undo 'set_property range 64K [get_bd_addr_segs {iicstat_0/Data_m_axi_bus_r/SEG_processing_system7_0_HP0_DDR_LOWOCM}]'
CRITICAL WARNING: [BD 41-1293] <0x40000000 [ 64M ]> overlaps with <0x40000000 [ 512M ]>. This must be resolved in order to pass validation.
CRITICAL WARNING: [BD 41-1293] <0x40000000 [ 64M ]> overlaps with <0x40000000 [ 512M ]>. This must be resolved in order to pass validation.
undo
INFO: [Common 17-17] undo 'set_property range 64M [get_bd_addr_segs {iicstat_0/Data_m_axi_bus_r/SEG_processing_system7_0_HP0_DDR_LOWOCM}]'
CRITICAL WARNING: [BD 41-1293] <0x40000000 [ 512M ]> overlaps with <0x40000000 [ 512M ]>. This must be resolved in order to pass validation.
CRITICAL WARNING: [BD 41-1293] <0x40000000 [ 512M ]> overlaps with <0x40000000 [ 512M ]>. This must be resolved in order to pass validation.
undo
INFO: [Common 17-17] undo 'set_property range 64K [get_bd_addr_segs {processing_system7_0/Data/SEG_processing_system7_0_HP2_DDR_LOWOCM}]'
CRITICAL WARNING: [BD 41-1293] <0x40000000 [ 16K ]> overlaps with <0x40000000 [ 64K ]>. This must be resolved in order to pass validation.
CRITICAL WARNING: [BD 41-1293] <0x40000000 [ 16K ]> overlaps with <0x40000000 [ 64K ]>. This must be resolved in order to pass validation.
undo
INFO: [Common 17-17] undo 'set_property range 16K [get_bd_addr_segs {processing_system7_0/Data/SEG_processing_system7_0_HP2_DDR_LOWOCM}]'
CRITICAL WARNING: [BD 41-1293] <0x40000000 [ 4K ]> overlaps with <0x40000000 [ 64K ]>. This must be resolved in order to pass validation.
CRITICAL WARNING: [BD 41-1293] <0x40000000 [ 4K ]> overlaps with <0x40000000 [ 64K ]>. This must be resolved in order to pass validation.
undo
INFO: [Common 17-17] undo 'set_property range 64K [get_bd_addr_segs {processing_system7_0/Data/SEG_processing_system7_0_HP1_DDR_LOWOCM}]'
CRITICAL WARNING: [BD 41-1293] <0x40000000 [ 4K ]> overlaps with <0x40000000 [ 64K ]>. This must be resolved in order to pass validation.
CRITICAL WARNING: [BD 41-1293] <0x40000000 [ 4K ]> overlaps with <0x40000000 [ 4K ]>. This must be resolved in order to pass validation.
undo
INFO: [Common 17-17] undo 'set_property range 64K [get_bd_addr_segs {processing_system7_0/Data/SEG_processing_system7_0_HP0_DDR_LOWOCM}]'
CRITICAL WARNING: [BD 41-1293] <0x40000000 [ 4K ]> overlaps with <0x40000000 [ 4K ]>. This must be resolved in order to pass validation.
CRITICAL WARNING: [BD 41-1293] <0x40000000 [ 4K ]> overlaps with <0x40000000 [ 4K ]>. This must be resolved in order to pass validation.
undo
INFO: [Common 17-17] undo 'set_property range 4K [get_bd_addr_segs {processing_system7_0/Data/SEG_processing_system7_0_HP2_DDR_LOWOCM}]'
CRITICAL WARNING: [BD 41-1293] <0x40000000 [ 8K ]> overlaps with <0x40000000 [ 4K ]>. This must be resolved in order to pass validation.
CRITICAL WARNING: [BD 41-1293] <0x40000000 [ 8K ]> overlaps with <0x40000000 [ 4K ]>. This must be resolved in order to pass validation.
undo
INFO: [Common 17-17] undo 'set_property range 8K [get_bd_addr_segs {processing_system7_0/Data/SEG_processing_system7_0_HP2_DDR_LOWOCM}]'
CRITICAL WARNING: [BD 41-1293] <0x40000000 [ 512M ]> overlaps with <0x40000000 [ 4K ]>. This must be resolved in order to pass validation.
CRITICAL WARNING: [BD 41-1293] <0x40000000 [ 512M ]> overlaps with <0x40000000 [ 4K ]>. This must be resolved in order to pass validation.
CRITICAL WARNING: [BD 41-1293] <0x40000000 [ 512M ]> overlaps with <0x40010000 [ 64K ]>. This must be resolved in order to pass validation.
CRITICAL WARNING: [BD 41-1293] <0x40000000 [ 512M ]> overlaps with <0x41600000 [ 64K ]>. This must be resolved in order to pass validation.
undo
INFO: [Common 17-17] undo 'set_property range 4K [get_bd_addr_segs {processing_system7_0/Data/SEG_processing_system7_0_HP1_DDR_LOWOCM}]'
CRITICAL WARNING: [BD 41-1293] <0x40000000 [ 512M ]> overlaps with <0x40000000 [ 4K ]>. This must be resolved in order to pass validation.
CRITICAL WARNING: [BD 41-1293] <0x40000000 [ 512M ]> overlaps with <0x40000000 [ 512M ]>. This must be resolved in order to pass validation.
CRITICAL WARNING: [BD 41-1293] <0x40000000 [ 512M ]> overlaps with <0x40010000 [ 64K ]>. This must be resolved in order to pass validation.
CRITICAL WARNING: [BD 41-1293] <0x40000000 [ 512M ]> overlaps with <0x41600000 [ 64K ]>. This must be resolved in order to pass validation.
undo
INFO: [Common 17-17] undo 'set_property range 4K [get_bd_addr_segs {processing_system7_0/Data/SEG_processing_system7_0_HP0_DDR_LOWOCM}]'
CRITICAL WARNING: [BD 41-1293] <0x40000000 [ 512M ]> overlaps with <0x40000000 [ 512M ]>. This must be resolved in order to pass validation.
CRITICAL WARNING: [BD 41-1293] <0x40000000 [ 512M ]> overlaps with <0x40000000 [ 512M ]>. This must be resolved in order to pass validation.
CRITICAL WARNING: [BD 41-1293] <0x40000000 [ 512M ]> overlaps with <0x40010000 [ 64K ]>. This must be resolved in order to pass validation.
CRITICAL WARNING: [BD 41-1293] <0x40000000 [ 512M ]> overlaps with <0x41600000 [ 64K ]>. This must be resolved in order to pass validation.
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'apply_bd_automation -rule xilinx.com:bd_rule:board  [get_bd_intf_pins axi_iic_0/IIC]'
INFO: [Common 17-17] undo 'apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (100 MHz)" }  [get_bd_pins ps7_0_axi_periph/M01_ACLK]'
INFO: [Common 17-17] undo 'apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/iicstat_0/m_axi_bus_r" intc_ip "/ps7_0_axi_periph" Clk_xbar "Auto" Clk_master "Auto" Clk_slave "Auto" }  [get_bd_intf_pins processing_system7_0/S_AXI_HP2]'
INFO: [Common 17-17] undo 'apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/iicstat_0/m_axi_bus_r" intc_ip "/ps7_0_axi_periph" Clk_xbar "Auto" Clk_master "Auto" Clk_slave "Auto" }  [get_bd_intf_pins processing_system7_0/S_AXI_HP1]'
INFO: [Common 17-17] undo 'apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/iicstat_0/m_axi_bus_r" intc_ip "/ps7_0_axi_periph" Clk_xbar "Auto" Clk_master "Auto" Clk_slave "Auto" }  [get_bd_intf_pins processing_system7_0/S_AXI_HP0]'
INFO: [Common 17-17] undo 'startgroup'
connect_bd_net [get_bd_pins iicstat_0/ap_clk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins iicstat_0/ap_rst_n] [get_bd_pins rst_ps7_0_100M/peripheral_aresetn]
connect_bd_intf_net [get_bd_intf_ports iic_rtl_0] [get_bd_intf_pins axi_iic_0/IIC]
connect_bd_net [get_bd_pins axi_iic_0/s_axi_aclk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins axi_iic_0/s_axi_aresetn] [get_bd_pins processing_system7_0/FCLK_RESET0_N]
include_bd_addr_seg [get_bd_addr_segs -excluded iicstat_0/Data_m_axi_bus_r/SEG_axi_iic_0_Reg]
Including </axi_iic_0/S_AXI/Reg> into </iicstat_0/Data_m_axi_bus_r>
include_bd_addr_seg [get_bd_addr_segs -excluded iicstat_0/Data_m_axi_bus_r/SEG_iicstat_0_Reg]
Including </iicstat_0/s_axi_outValue_first/Reg> into </iicstat_0/Data_m_axi_bus_r>
save_bd_design
Wrote  : </home/iavendano/pynq-copter/pynqcopter/iicStat/iicStat/iicStat.srcs/sources_1/bd/iicStat/iicStat.bd> 
Wrote  : </home/iavendano/pynq-copter/pynqcopter/iicStat/iicStat/iicStat.srcs/sources_1/bd/iicStat/ui/bd_1c4cd017.ui> 
validate_bd_design
ERROR: [BD 41-758] The following clock pins are not connected to a valid clock source: 
/ps7_0_axi_periph/S01_ACLK
/ps7_0_axi_periph/M01_ACLK

ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
connect_bd_net [get_bd_pins ps7_0_axi_periph/S01_ACLK] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins ps7_0_axi_periph/M01_ACLK] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins ps7_0_axi_periph/M01_ARESETN] [get_bd_pins rst_ps7_0_100M/peripheral_aresetn]
connect_bd_net [get_bd_pins ps7_0_axi_periph/S01_ARESETN] [get_bd_pins rst_ps7_0_100M/peripheral_aresetn]
save_bd_design
Wrote  : </home/iavendano/pynq-copter/pynqcopter/iicStat/iicStat/iicStat.srcs/sources_1/bd/iicStat/iicStat.bd> 
validate_bd_design
CRITICAL WARNING: [BD 41-1347] Reset pin /axi_iic_0/s_axi_aresetn (associated clock /axi_iic_0/s_axi_aclk) is connected to asynchronous reset source /processing_system7_0/FCLK_RESET0_N.
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_ps7_0_100M/peripheral_aresetn.
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_RESET0_N]
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_nets processing_system7_0_FCLK_RESET0_N]'
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_RESET0_N]
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_nets processing_system7_0_FCLK_RESET0_N]'
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_RESET0_N]
connect_bd_net [get_bd_pins rst_ps7_0_100M/ext_reset_in] [get_bd_pins rst_ps7_0_100M/peripheral_aresetn]
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins rst_ps7_0_100M/ext_reset_in] [get_bd_pins rst_ps7_0_100M/peripheral_aresetn]'
connect_bd_net [get_bd_pins rst_ps7_0_100M/ext_reset_in] [get_bd_pins processing_system7_0/FCLK_RESET0_N]
connect_bd_net [get_bd_pins axi_iic_0/s_axi_aresetn] [get_bd_pins rst_ps7_0_100M/peripheral_aresetn]
save_bd_design
Wrote  : </home/iavendano/pynq-copter/pynqcopter/iicStat/iicStat/iicStat.srcs/sources_1/bd/iicStat/iicStat.bd> 
Wrote  : </home/iavendano/pynq-copter/pynqcopter/iicStat/iicStat/iicStat.srcs/sources_1/bd/iicStat/ui/bd_1c4cd017.ui> 
validate_bd_design
write_bd_tcl -force -hier_blks [get_bd_cells /] /home/iavendano/pynq-copter/pynqcopter/iicStat/iicStat.tcl
INFO: [BD 5-148] Tcl file written out </home/iavendano/pynq-copter/pynqcopter/iicStat/iicStat.tcl>.

save_bd_design
Wrote  : </home/iavendano/pynq-copter/pynqcopter/iicStat/iicStat/iicStat.srcs/sources_1/bd/iicStat/iicStat.bd> 
write_bd_tcl -force -hier_blks [get_bd_cells /] /home/iavendano/pynq-copter/pynqcopter/iicStat/iicStat.tcl
INFO: [BD 5-148] Tcl file written out </home/iavendano/pynq-copter/pynqcopter/iicStat/iicStat.tcl>.

exit
INFO: [Common 17-206] Exiting Vivado at Fri Aug  3 10:36:40 2018...
