{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1553441112131 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1553441112132 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 24 23:25:11 2019 " "Processing started: Sun Mar 24 23:25:11 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1553441112132 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1553441112132 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 8bit_adder_reg -c 8bit_adder_reg " "Command: quartus_map --read_settings_files=on --write_settings_files=off 8bit_adder_reg -c 8bit_adder_reg" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1553441112133 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1553441112930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/hdl_homework/8bit_adder_reg/rtl/adder_1bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/hdl_homework/8bit_adder_reg/rtl/adder_1bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder_1bit " "Found entity 1: adder_1bit" {  } { { "../rtl/adder_1bit.v" "" { Text "E:/Verilog/HDL_homework/8bit_adder_reg/rtl/adder_1bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553441113067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1553441113067 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "8bit_adder_reg.v(40) " "Verilog HDL Module Instantiation warning at 8bit_adder_reg.v(40): ignored dangling comma in List of Port Connections" {  } { { "../rtl/8bit_adder_reg.v" "" { Text "E:/Verilog/HDL_homework/8bit_adder_reg/rtl/8bit_adder_reg.v" 40 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1553441113073 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "8bit_adder_reg.v(47) " "Verilog HDL Module Instantiation warning at 8bit_adder_reg.v(47): ignored dangling comma in List of Port Connections" {  } { { "../rtl/8bit_adder_reg.v" "" { Text "E:/Verilog/HDL_homework/8bit_adder_reg/rtl/8bit_adder_reg.v" 47 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1553441113074 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "8bit_adder_reg.v(54) " "Verilog HDL Module Instantiation warning at 8bit_adder_reg.v(54): ignored dangling comma in List of Port Connections" {  } { { "../rtl/8bit_adder_reg.v" "" { Text "E:/Verilog/HDL_homework/8bit_adder_reg/rtl/8bit_adder_reg.v" 54 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1553441113074 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "8bit_adder_reg.v(61) " "Verilog HDL Module Instantiation warning at 8bit_adder_reg.v(61): ignored dangling comma in List of Port Connections" {  } { { "../rtl/8bit_adder_reg.v" "" { Text "E:/Verilog/HDL_homework/8bit_adder_reg/rtl/8bit_adder_reg.v" 61 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1553441113074 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "8bit_adder_reg.v(68) " "Verilog HDL Module Instantiation warning at 8bit_adder_reg.v(68): ignored dangling comma in List of Port Connections" {  } { { "../rtl/8bit_adder_reg.v" "" { Text "E:/Verilog/HDL_homework/8bit_adder_reg/rtl/8bit_adder_reg.v" 68 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1553441113076 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "8bit_adder_reg.v(75) " "Verilog HDL Module Instantiation warning at 8bit_adder_reg.v(75): ignored dangling comma in List of Port Connections" {  } { { "../rtl/8bit_adder_reg.v" "" { Text "E:/Verilog/HDL_homework/8bit_adder_reg/rtl/8bit_adder_reg.v" 75 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1553441113076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/hdl_homework/8bit_adder_reg/rtl/8bit_adder_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/hdl_homework/8bit_adder_reg/rtl/8bit_adder_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 _8bit_adder_reg " "Found entity 1: _8bit_adder_reg" {  } { { "../rtl/8bit_adder_reg.v" "" { Text "E:/Verilog/HDL_homework/8bit_adder_reg/rtl/8bit_adder_reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553441113077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1553441113077 ""}
{ "Error" "EVRFX_SV_1040_UNCONVERTED" "cnt 8bit_adder_reg.v(13) " "SystemVerilog error at 8bit_adder_reg.v(13): cnt has an aggregate value" {  } { { "../rtl/8bit_adder_reg.v" "" { Text "E:/Verilog/HDL_homework/8bit_adder_reg/rtl/8bit_adder_reg.v" 13 0 0 } }  } 0 10686 "SystemVerilog error at %2!s!: %1!s! has an aggregate value" 0 0 "Quartus II" 0 -1 1553441113079 ""}
{ "Error" "EVRFX_SV_1040_UNCONVERTED" "cnt 8bit_adder_reg.v(14) " "SystemVerilog error at 8bit_adder_reg.v(14): cnt has an aggregate value" {  } { { "../rtl/8bit_adder_reg.v" "" { Text "E:/Verilog/HDL_homework/8bit_adder_reg/rtl/8bit_adder_reg.v" 14 0 0 } }  } 0 10686 "SystemVerilog error at %2!s!: %1!s! has an aggregate value" 0 0 "Quartus II" 0 -1 1553441113079 ""}
{ "Error" "EVRFX_VERI_MEMORY_ASSIGNMENT" "cnt 8bit_adder_reg.v(18) " "Verilog HDL error at 8bit_adder_reg.v(18): values cannot be assigned directly to all or part of array \"cnt\" - assignments must be made to individual elements only" {  } { { "../rtl/8bit_adder_reg.v" "" { Text "E:/Verilog/HDL_homework/8bit_adder_reg/rtl/8bit_adder_reg.v" 18 0 0 } }  } 0 10048 "Verilog HDL error at %2!s!: values cannot be assigned directly to all or part of array \"%1!s!\" - assignments must be made to individual elements only" 0 0 "Quartus II" 0 -1 1553441113080 ""}
{ "Error" "EVRFX_VERI_MEMORY_ACCESS" "cnt 8bit_adder_reg.v(21) " "Verilog HDL error at 8bit_adder_reg.v(21): expression cannot reference entire array \"cnt\"" {  } { { "../rtl/8bit_adder_reg.v" "" { Text "E:/Verilog/HDL_homework/8bit_adder_reg/rtl/8bit_adder_reg.v" 21 0 0 } }  } 0 10044 "Verilog HDL error at %2!s!: expression cannot reference entire array \"%1!s!\"" 0 0 "Quartus II" 0 -1 1553441113080 ""}
{ "Error" "EVRFX_VERI_MEMORY_ASSIGNMENT" "cnt 8bit_adder_reg.v(22) " "Verilog HDL error at 8bit_adder_reg.v(22): values cannot be assigned directly to all or part of array \"cnt\" - assignments must be made to individual elements only" {  } { { "../rtl/8bit_adder_reg.v" "" { Text "E:/Verilog/HDL_homework/8bit_adder_reg/rtl/8bit_adder_reg.v" 22 0 0 } }  } 0 10048 "Verilog HDL error at %2!s!: values cannot be assigned directly to all or part of array \"%1!s!\" - assignments must be made to individual elements only" 0 0 "Quartus II" 0 -1 1553441113080 ""}
{ "Error" "EVRFX_VERI_ILLEGAL_PART_SELECT_OF_MEMORY" "cnt 8bit_adder_reg.v(22) " "Verilog HDL Expression error at 8bit_adder_reg.v(22): illegal part select of unpacked array \"cnt\"" {  } { { "../rtl/8bit_adder_reg.v" "" { Text "E:/Verilog/HDL_homework/8bit_adder_reg/rtl/8bit_adder_reg.v" 22 0 0 } }  } 0 10133 "Verilog HDL Expression error at %2!s!: illegal part select of unpacked array \"%1!s!\"" 0 0 "Quartus II" 0 -1 1553441113081 ""}
{ "Error" "EVRFX_VERI_MEMORY_ACCESS" "cnt 8bit_adder_reg.v(24) " "Verilog HDL error at 8bit_adder_reg.v(24): expression cannot reference entire array \"cnt\"" {  } { { "../rtl/8bit_adder_reg.v" "" { Text "E:/Verilog/HDL_homework/8bit_adder_reg/rtl/8bit_adder_reg.v" 24 0 0 } }  } 0 10044 "Verilog HDL error at %2!s!: expression cannot reference entire array \"%1!s!\"" 0 0 "Quartus II" 0 -1 1553441113081 ""}
{ "Error" "EVRFX_VERI_MEMORY_ASSIGNMENT" "cnt 8bit_adder_reg.v(27) " "Verilog HDL error at 8bit_adder_reg.v(27): values cannot be assigned directly to all or part of array \"cnt\" - assignments must be made to individual elements only" {  } { { "../rtl/8bit_adder_reg.v" "" { Text "E:/Verilog/HDL_homework/8bit_adder_reg/rtl/8bit_adder_reg.v" 27 0 0 } }  } 0 10048 "Verilog HDL error at %2!s!: values cannot be assigned directly to all or part of array \"%1!s!\" - assignments must be made to individual elements only" 0 0 "Quartus II" 0 -1 1553441113082 ""}
{ "Error" "EVRFX_VERI_MEMORY_ACCESS" "cnt 8bit_adder_reg.v(27) " "Verilog HDL error at 8bit_adder_reg.v(27): expression cannot reference entire array \"cnt\"" {  } { { "../rtl/8bit_adder_reg.v" "" { Text "E:/Verilog/HDL_homework/8bit_adder_reg/rtl/8bit_adder_reg.v" 27 0 0 } }  } 0 10044 "Verilog HDL error at %2!s!: expression cannot reference entire array \"%1!s!\"" 0 0 "Quartus II" 0 -1 1553441113082 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 9 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 9 errors, 6 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "457 " "Peak virtual memory: 457 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1553441113219 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Mar 24 23:25:13 2019 " "Processing ended: Sun Mar 24 23:25:13 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1553441113219 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1553441113219 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1553441113219 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1553441113219 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 11 s 6 s " "Quartus II Full Compilation was unsuccessful. 11 errors, 6 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1553441113889 ""}
