============================================================
  Generated by:           Genus(TM) Synthesis Solution 22.16-s078_1
  Generated on:           Jun 22 2025  05:48:10 pm
  Module:                 ipr
  Library domain:         timing
    Domain index:         0
    Technology libraries: tcbn16ffcllbwp16p90ssgnp0p72v125c 100
                          tcbn16ffcllbwp16p90lvtssgnp0p72v125c 100
  Library domain:         power
    Domain index:         1
    Technology libraries: tcbn16ffcllbwp16p90ssgnp0p72v125c 100
                          tcbn16ffcllbwp16p90lvtssgnp0p72v125c 100
  Operating conditions:   ssgnp0p72v125c 
  Operating conditions:   ssgnp0p72v125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

         Pin                     Type             Fanout Load Slew Delay Arrival   
                                (Domain)                 (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------------------------
async_fifo_i_rptr_empty_inst
  rbin_reg[2]/CP                                                 0    +0       0 R 
  rbin_reg[2]/Q          DFCNQD0BWP16P90(timing)       5  5.4   68  +131     131 F 
async_fifo_i_rptr_empty_inst/raddr[2] 
async_fifo_i_fifomem_inst/raddr[2] 
  g521__7098/A1                                                       +0     131   
  g521__7098/ZN          INR2D0BWP16P90(timing)        2  2.1   40   +57     188 F 
  g519/I                                                              +0     188   
  g519/ZN                INVD0BWP16P90(timing)         1  1.2   23   +30     219 R 
  g514__3680/A1                                                       +0     219   
  g514__3680/ZN          NR2D0BWP16P90(timing)         4  3.6   64   +42     261 F 
  g497__4733/A1                                                       +0     261   
  g497__4733/Z           AN2D0BWP16P90(timing)         8  6.8   84   +89     350 F 
  g939__6417/B1                                                       +0     350   
  g939__6417/ZN          AOI22D0BWP16P90(timing)       1  1.2   47   +61     411 R 
  g884__5477/A2                                                       +0     411   
  g884__5477/ZN          ND4D0BWP16P90(timing)         1  1.3   74   +68     478 F 
  g855__6417/A1                                                       +0     478   
  g855__6417/Z           OR4D0BWP16P90(timing)         1  0.8   25   +90     569 F 
async_fifo_i_fifomem_inst/rdata[0] 
read_if_rdata[0]         interconnect                           25    +0     569 F 
                         out port                                     +0     569 F 
(fp.sdc_line_36_324_1)   ext delay                                  +500    1069 F 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              async                                                   R 
-----------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : async_fifo_i_rptr_empty_inst/rbin_reg[2]/CP
End-point    : read_if_rdata[0]

