$date
  Mon May 19 02:47:31 2025
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module tb $end
$var reg 1 ! clk $end
$var reg 1 " reset $end
$var reg 1 # load $end
$var reg 1 $ sin $end
$var reg 4 % d[3:0] $end
$var reg 4 & q[3:0] $end
$var reg 1 ' sout $end
$scope module uut $end
$var reg 1 ( clk $end
$var reg 1 ) reset $end
$var reg 1 * load $end
$var reg 1 + sin $end
$var reg 4 , d[3:0] $end
$var reg 4 - q[3:0] $end
$var reg 1 . sout $end
$var reg 4 / q_reg[3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
1"
0#
0$
b0000 %
b0000 &
0'
0(
1)
0*
0+
b0000 ,
b0000 -
0.
b0000 /
#5000000
1!
1(
#7000000
0"
0)
#10000000
0!
0(
#15000000
1!
1(
#17000000
1#
b1010 %
1*
b1010 ,
#20000000
0!
0(
#25000000
1!
b1010 &
1'
1(
b1010 -
1.
b1010 /
#27000000
0#
1$
0*
1+
#30000000
0!
0(
#35000000
1!
b0101 &
0'
1(
b0101 -
0.
b0101 /
#37000000
0$
0+
#40000000
0!
0(
#45000000
1!
b1010 &
1'
1(
b1010 -
1.
b1010 /
#47000000
1$
1+
#50000000
0!
0(
#55000000
1!
b0101 &
0'
1(
b0101 -
0.
b0101 /
#57000000
#60000000
0!
0(
#65000000
1!
b1011 &
1'
1(
b1011 -
1.
b1011 /
#67000000
1"
b0000 &
0'
1)
b0000 -
0.
b0000 /
#70000000
0!
0(
#72000000
0"
0)
#75000000
1!
b0001 &
1(
b0001 -
b0001 /
#80000000
0!
0(
#85000000
1!
b0011 &
1(
b0011 -
b0011 /
#90000000
0!
0(
#95000000
1!
b0111 &
1(
b0111 -
b0111 /
#100000000
0!
0(
#105000000
1!
b1111 &
1'
1(
b1111 -
1.
b1111 /
#110000000
0!
0(
#115000000
1!
1(
#120000000
0!
0(
#125000000
1!
1(
#130000000
0!
0(
#135000000
1!
1(
#140000000
0!
0(
#145000000
1!
1(
#150000000
0!
0(
#155000000
1!
1(
#160000000
0!
0(
#165000000
1!
1(
#170000000
0!
0(
#175000000
1!
1(
#180000000
0!
0(
#185000000
1!
1(
#190000000
0!
0(
#195000000
1!
1(
#200000000
