@W: BN132 :"w:\projects\security-contest\libero\contest\hdl\murax.v":5214:2:5214:7|Removing sequential instance Murax_0.system_cpu.decode_to_execute_IS_RS2_SIGNED because it is equivalent to instance Murax_0.system_cpu.decode_to_execute_IS_RS1_SIGNED. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: MT530 :"w:\projects\security-contest\libero\contest\hdl\murax.v":1060:2:1060:7|Found inferred clock MainClockCCC_MainClockCCC_0_FCCC|GL0_net_inferred_clock which controls 2274 sequential elements including Murax_0.bufferCC_4_.buffers_1. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"w:\projects\security-contest\libero\contest\component\actel\directcore\corejtagdebug\3.1.100\core\corejtagdebug_uj_jtag.v":215:0:215:5|Found inferred clock COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock which controls 100 sequential elements including JTAG_0.JTAG_0.genblk3\.genblk1\.UJ_JTAG.state[4:0]. This clock has no specified timing constraint which may adversely impact design performance. 
