{
    "output/multiple_declarations/no_arch": {
        "test_name": "output/multiple_declarations/no_arch",
        "verilog": "multiple_declarations.v",
        "exit": 134,
        "errors": [
            "multiple_declarations.v:4 syntax error, unexpected TOK_ID, expecting ',' or '=' or ';' or '['",
            "[PARSE_ARGS] Yosys failed to perform elaboration"
        ]
    },
    "output/output_port_failure/no_arch": {
        "test_name": "output/output_port_failure/no_arch",
        "verilog": "output_port_failure.v",
        "exit": 134,
        "errors": [
            "output_port_failure.v:5 Module port `\\b' is not declared in module header.",
            "[PARSE_ARGS] Yosys failed to perform elaboration"
        ]
    },
    "DEFAULT": {
        "test_name": "n/a",
        "architecture": "n/a",
        "verilog": "n/a",
        "exit": 0,
        "leaks": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "elaboration_time(ms)": -1,
        "optimization_time(ms)": -1,
        "techmap_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": 0,
        "Pi": 0,
        "Po": 0,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 0,
        "Average Path": 0,
        "Estimated LUTs": 0,
        "Total Node": 0
    }
}
