INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eleon/Documents/universita/RL/Progetto_RL/project/project.sim/sim_specifica/synth/func/xsim/tb_ex6_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module choose_reg
INFO: [VRFC 10-311] analyzing module demux
INFO: [VRFC 10-311] analyzing module project_reti_logiche
INFO: [VRFC 10-311] analyzing module sipo
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/eleon/Documents/universita/RL/ex.Specifica/tb_ex6.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_ex6'
