

================================================================
== Vitis HLS Report for 'infer'
================================================================
* Date:           Sat Jan 13 17:06:13 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        cnn_unoptimized
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.288 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  9242410|  9242410|  92.424 ms|  92.424 ms|  9242411|  9242411|     none|
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                                      |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |                       Loop Name                      |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- get_input1                                          |     1829|     1829|        32|          2|          1|    900|       yes|
        |- VITIS_LOOP_121_1                                    |     7320|     7320|       122|          -|          -|     60|        no|
        | + VITIS_LOOP_122_2                                   |      120|      120|         2|          -|          -|     60|        no|
        |- conv2d1_conv2d2                                     |  1217768|  1217768|       362|          -|          -|   3364|        no|
        | + conv2d3_1                                          |       32|       32|         2|          1|          1|     32|       yes|
        | + conv2d4_conv2d5                                    |      288|      288|        32|         32|          1|      9|       yes|
        | + conv2d3_3                                          |       32|       32|         2|          1|          1|     32|       yes|
        |- max_pooling2d1_max_pooling2d2_max_pooling2d3        |    53825|    53825|         4|          2|          1|  26912|       yes|
        |- conv2d1_conv2d2                                     |  6772410|  6772410|      9290|          -|          -|    729|        no|
        | + conv2d3_1                                          |       32|       32|         2|          1|          1|     32|       yes|
        | + conv2d3_2_conv2d4_conv2d5                          |     9216|     9216|        32|         32|          1|    288|       yes|
        | + conv2d3_3                                          |       32|       32|         2|          1|          1|     32|       yes|
        |- max_pooling2d1_max_pooling2d2_max_pooling2d3        |    10817|    10817|         4|          2|          1|   5408|       yes|
        |- conv2d1_conv2d2                                     |  1124090|  1124090|      9290|          -|          -|    121|        no|
        | + conv2d3_1                                          |       32|       32|         2|          1|          1|     32|       yes|
        | + conv2d3_2_conv2d4_conv2d5                          |     9216|     9216|        32|         32|          1|    288|       yes|
        | + conv2d3_3                                          |       32|       32|         2|          1|          1|     32|       yes|
        |- max_pooling2d1_max_pooling2d2_max_pooling2d3        |     1600|     1600|         3|          2|          1|    800|       yes|
        |- VITIS_LOOP_109_1_VITIS_LOOP_110_2_VITIS_LOOP_111_3  |      800|      800|         2|          1|          1|    800|       yes|
        |- dense_relu1                                         |    51648|    51648|       807|          -|          -|     64|        no|
        | + dense_relu2                                        |      803|      803|         5|          1|          1|    800|       yes|
        |- dense_relu1                                         |       98|       98|        68|          1|          1|     32|       yes|
        |- dense_relu1                                         |       50|       50|        36|          1|          1|     16|       yes|
        |- dense1                                              |        6|        6|         4|          1|          1|      4|       yes|
        |- softmax1_1                                          |        7|        7|         5|          1|          1|      4|       yes|
        |- softmax1_2                                          |       54|       54|        52|          1|          1|      4|       yes|
        |- send_result                                         |        5|        5|         3|          1|          1|      4|       yes|
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 32
  * Pipeline-1: initiation interval (II) = 1, depth = 2
  * Pipeline-2: initiation interval (II) = 32, depth = 32
  * Pipeline-3: initiation interval (II) = 1, depth = 2
  * Pipeline-4: initiation interval (II) = 2, depth = 4
  * Pipeline-5: initiation interval (II) = 1, depth = 2
  * Pipeline-6: initiation interval (II) = 32, depth = 32
  * Pipeline-7: initiation interval (II) = 1, depth = 2
  * Pipeline-8: initiation interval (II) = 2, depth = 4
  * Pipeline-9: initiation interval (II) = 1, depth = 2
  * Pipeline-10: initiation interval (II) = 32, depth = 32
  * Pipeline-11: initiation interval (II) = 1, depth = 2
  * Pipeline-12: initiation interval (II) = 2, depth = 3
  * Pipeline-13: initiation interval (II) = 1, depth = 2
  * Pipeline-14: initiation interval (II) = 1, depth = 5
  * Pipeline-15: initiation interval (II) = 1, depth = 68
  * Pipeline-16: initiation interval (II) = 1, depth = 36
  * Pipeline-17: initiation interval (II) = 1, depth = 4
  * Pipeline-18: initiation interval (II) = 1, depth = 5
  * Pipeline-19: initiation interval (II) = 1, depth = 52
  * Pipeline-20: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 421
* Pipeline : 21
  Pipeline-0 : II = 2, D = 32, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 }
  Pipeline-1 : II = 1, D = 2, States = { 42 43 }
  Pipeline-2 : II = 32, D = 32, States = { 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 }
  Pipeline-3 : II = 1, D = 2, States = { 78 79 }
  Pipeline-4 : II = 2, D = 4, States = { 81 82 83 84 }
  Pipeline-5 : II = 1, D = 2, States = { 90 91 }
  Pipeline-6 : II = 32, D = 32, States = { 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 }
  Pipeline-7 : II = 1, D = 2, States = { 126 127 }
  Pipeline-8 : II = 2, D = 4, States = { 129 130 131 132 }
  Pipeline-9 : II = 1, D = 2, States = { 138 139 }
  Pipeline-10 : II = 32, D = 32, States = { 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 }
  Pipeline-11 : II = 1, D = 2, States = { 174 175 }
  Pipeline-12 : II = 2, D = 3, States = { 177 178 179 }
  Pipeline-13 : II = 1, D = 2, States = { 181 182 }
  Pipeline-14 : II = 1, D = 5, States = { 186 187 188 189 190 }
  Pipeline-15 : II = 1, D = 68, States = { 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 }
  Pipeline-16 : II = 1, D = 36, States = { 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 }
  Pipeline-17 : II = 1, D = 4, States = { 354 355 356 357 }
  Pipeline-18 : II = 1, D = 5, States = { 359 360 361 362 363 }
  Pipeline-19 : II = 1, D = 52, States = { 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 }
  Pipeline-20 : II = 1, D = 3, States = { 418 419 420 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 34 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 2 
34 --> 35 
35 --> 36 38 
36 --> 37 35 
37 --> 36 
38 --> 39 81 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 44 43 
43 --> 42 
44 --> 45 
45 --> 77 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 45 
77 --> 78 
78 --> 80 79 
79 --> 78 
80 --> 38 
81 --> 85 82 
82 --> 83 
83 --> 84 
84 --> 81 
85 --> 86 
86 --> 87 129 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 92 91 
91 --> 90 
92 --> 93 
93 --> 125 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 93 
125 --> 126 
126 --> 128 127 
127 --> 126 
128 --> 86 
129 --> 133 130 
130 --> 131 
131 --> 132 
132 --> 129 
133 --> 134 
134 --> 135 177 
135 --> 136 
136 --> 137 
137 --> 138 
138 --> 140 139 
139 --> 138 
140 --> 141 
141 --> 173 142 
142 --> 143 
143 --> 144 
144 --> 145 
145 --> 146 
146 --> 147 
147 --> 148 
148 --> 149 
149 --> 150 
150 --> 151 
151 --> 152 
152 --> 153 
153 --> 154 
154 --> 155 
155 --> 156 
156 --> 157 
157 --> 158 
158 --> 159 
159 --> 160 
160 --> 161 
161 --> 162 
162 --> 163 
163 --> 164 
164 --> 165 
165 --> 166 
166 --> 167 
167 --> 168 
168 --> 169 
169 --> 170 
170 --> 171 
171 --> 172 
172 --> 141 
173 --> 174 
174 --> 176 175 
175 --> 174 
176 --> 134 
177 --> 180 178 
178 --> 179 
179 --> 177 
180 --> 181 
181 --> 183 182 
182 --> 181 
183 --> 184 
184 --> 185 192 
185 --> 186 
186 --> 187 
187 --> 188 
188 --> 191 189 
189 --> 190 
190 --> 186 
191 --> 184 
192 --> 193 
193 --> 194 
194 --> 195 
195 --> 196 
196 --> 197 
197 --> 198 
198 --> 199 
199 --> 200 
200 --> 201 
201 --> 202 
202 --> 203 
203 --> 204 
204 --> 205 
205 --> 206 
206 --> 207 
207 --> 208 
208 --> 209 
209 --> 210 
210 --> 211 
211 --> 212 
212 --> 213 
213 --> 214 
214 --> 215 
215 --> 216 
216 --> 217 
217 --> 218 
218 --> 219 
219 --> 220 
220 --> 221 
221 --> 222 
222 --> 223 
223 --> 224 
224 --> 292 225 
225 --> 226 
226 --> 227 
227 --> 228 
228 --> 229 
229 --> 230 
230 --> 231 
231 --> 232 
232 --> 233 
233 --> 234 
234 --> 235 
235 --> 236 
236 --> 237 
237 --> 238 
238 --> 239 
239 --> 240 
240 --> 241 
241 --> 242 
242 --> 243 
243 --> 244 
244 --> 245 
245 --> 246 
246 --> 247 
247 --> 248 
248 --> 249 
249 --> 250 
250 --> 251 
251 --> 252 
252 --> 253 
253 --> 254 
254 --> 255 
255 --> 256 
256 --> 257 
257 --> 258 
258 --> 259 
259 --> 260 
260 --> 261 
261 --> 262 
262 --> 263 
263 --> 264 
264 --> 265 
265 --> 266 
266 --> 267 
267 --> 268 
268 --> 269 
269 --> 270 
270 --> 271 
271 --> 272 
272 --> 273 
273 --> 274 
274 --> 275 
275 --> 276 
276 --> 277 
277 --> 278 
278 --> 279 
279 --> 280 
280 --> 281 
281 --> 282 
282 --> 283 
283 --> 284 
284 --> 285 
285 --> 286 
286 --> 287 
287 --> 288 
288 --> 289 
289 --> 290 
290 --> 291 
291 --> 224 
292 --> 293 
293 --> 294 
294 --> 295 
295 --> 296 
296 --> 297 
297 --> 298 
298 --> 299 
299 --> 300 
300 --> 301 
301 --> 302 
302 --> 303 
303 --> 304 
304 --> 305 
305 --> 306 
306 --> 307 
307 --> 308 
308 --> 309 
309 --> 345 310 
310 --> 311 
311 --> 312 
312 --> 313 
313 --> 314 
314 --> 315 
315 --> 316 
316 --> 317 
317 --> 318 
318 --> 319 
319 --> 320 
320 --> 321 
321 --> 322 
322 --> 323 
323 --> 324 
324 --> 325 
325 --> 326 
326 --> 327 
327 --> 328 
328 --> 329 
329 --> 330 
330 --> 331 
331 --> 332 
332 --> 333 
333 --> 334 
334 --> 335 
335 --> 336 
336 --> 337 
337 --> 338 
338 --> 339 
339 --> 340 
340 --> 341 
341 --> 342 
342 --> 343 
343 --> 344 
344 --> 309 
345 --> 346 
346 --> 347 
347 --> 348 
348 --> 349 
349 --> 350 
350 --> 351 
351 --> 352 
352 --> 353 
353 --> 354 
354 --> 358 355 
355 --> 356 
356 --> 357 
357 --> 354 
358 --> 359 
359 --> 364 360 
360 --> 361 
361 --> 362 
362 --> 363 
363 --> 359 
364 --> 365 
365 --> 417 366 
366 --> 367 
367 --> 368 
368 --> 369 
369 --> 370 
370 --> 371 
371 --> 372 
372 --> 373 
373 --> 374 
374 --> 375 
375 --> 376 
376 --> 377 
377 --> 378 
378 --> 379 
379 --> 380 
380 --> 381 
381 --> 382 
382 --> 383 
383 --> 384 
384 --> 385 
385 --> 386 
386 --> 387 
387 --> 388 
388 --> 389 
389 --> 390 
390 --> 391 
391 --> 392 
392 --> 393 
393 --> 394 
394 --> 395 
395 --> 396 
396 --> 397 
397 --> 398 
398 --> 399 
399 --> 400 
400 --> 401 
401 --> 402 
402 --> 403 
403 --> 404 
404 --> 405 
405 --> 406 
406 --> 407 
407 --> 408 
408 --> 409 
409 --> 410 
410 --> 411 
411 --> 412 
412 --> 413 
413 --> 414 
414 --> 415 
415 --> 416 
416 --> 365 
417 --> 418 
418 --> 421 419 
419 --> 420 
420 --> 418 
421 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.48>
ST_1 : Operation 422 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_10"   --->   Operation 422 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 423 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %infer_input_V_data_V, i4 %infer_input_V_keep_V, i4 %infer_input_V_strb_V, i2 %infer_input_V_user_V, i1 %infer_input_V_last_V, i5 %infer_input_V_id_V, i6 %infer_input_V_dest_V, void @empty, i32 1, i32 1, void @empty_17, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 423 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 424 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %infer_input_V_data_V"   --->   Operation 424 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 425 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %infer_input_V_keep_V"   --->   Operation 425 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 426 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %infer_input_V_strb_V"   --->   Operation 426 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 427 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %infer_input_V_user_V"   --->   Operation 427 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 428 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %infer_input_V_last_V"   --->   Operation 428 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 429 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i5 %infer_input_V_id_V"   --->   Operation 429 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 430 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i6 %infer_input_V_dest_V"   --->   Operation 430 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 431 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %infer_output_V_data_V, i4 %infer_output_V_keep_V, i4 %infer_output_V_strb_V, i2 %infer_output_V_user_V, i1 %infer_output_V_last_V, i5 %infer_output_V_id_V, i6 %infer_output_V_dest_V, void @empty, i32 1, i32 1, void @empty_17, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 431 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 432 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %infer_output_V_data_V"   --->   Operation 432 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 433 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %infer_output_V_keep_V"   --->   Operation 433 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 434 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %infer_output_V_strb_V"   --->   Operation 434 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 435 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %infer_output_V_user_V"   --->   Operation 435 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 436 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %infer_output_V_last_V"   --->   Operation 436 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 437 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i5 %infer_output_V_id_V"   --->   Operation 437 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 438 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i6 %infer_output_V_dest_V"   --->   Operation 438 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 439 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_1, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_11, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 439 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 440 [1/1] (0.48ns)   --->   "%br_ln222 = br void" [../src/hls/cnn_unoptimized.cpp:222]   --->   Operation 440 'br' 'br_ln222' <Predicate = true> <Delay = 0.48>

State 2 <SV = 1> <Delay = 0.86>
ST_2 : Operation 441 [1/1] (0.00ns)   --->   "%i = phi i12 0, void, i12 %i_8, void %.split112_ifconv"   --->   Operation 441 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 442 [1/1] (0.00ns)   --->   "%p_phi = phi i4 0, void, i4 %tmp_i_keep, void %.split112_ifconv"   --->   Operation 442 'phi' 'p_phi' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 443 [1/1] (0.00ns)   --->   "%p_phi115 = phi i4 0, void, i4 %tmp_i_strb, void %.split112_ifconv"   --->   Operation 443 'phi' 'p_phi115' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 444 [1/1] (0.00ns)   --->   "%p_phi116 = phi i2 0, void, i2 %tmp_i_user, void %.split112_ifconv"   --->   Operation 444 'phi' 'p_phi116' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 445 [1/1] (0.00ns)   --->   "%p_phi117 = phi i5 0, void, i5 %tmp_i_id, void %.split112_ifconv"   --->   Operation 445 'phi' 'p_phi117' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 446 [1/1] (0.00ns)   --->   "%p_phi118 = phi i6 0, void, i6 %tmp_i_dest, void %.split112_ifconv"   --->   Operation 446 'phi' 'p_phi118' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 447 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 447 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 448 [1/1] (0.86ns)   --->   "%icmp_ln222 = icmp_ult  i12 %i, i12 3600" [../src/hls/cnn_unoptimized.cpp:222]   --->   Operation 448 'icmp' 'icmp_ln222' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 449 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 900, i64 900, i64 900"   --->   Operation 449 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 450 [1/1] (0.00ns)   --->   "%br_ln222 = br i1 %icmp_ln222, void %.preheader32.preheader, void %.split112_ifconv" [../src/hls/cnn_unoptimized.cpp:222]   --->   Operation 450 'br' 'br_ln222' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.67>
ST_3 : Operation 451 [1/1] (0.96ns)   --->   "%i_8 = add i12 %i, i12 4" [../src/hls/cnn_unoptimized.cpp:222]   --->   Operation 451 'add' 'i_8' <Predicate = (icmp_ln222)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 452 [1/1] (0.00ns)   --->   "%empty_48 = read i54 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i2P0A.i1P0A.i5P0A.i6P0A, i32 %infer_input_V_data_V, i4 %infer_input_V_keep_V, i4 %infer_input_V_strb_V, i2 %infer_input_V_user_V, i1 %infer_input_V_last_V, i5 %infer_input_V_id_V, i6 %infer_input_V_dest_V"   --->   Operation 452 'read' 'empty_48' <Predicate = (icmp_ln222)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 453 [1/1] (0.00ns)   --->   "%input_package_data_V = extractvalue i54 %empty_48"   --->   Operation 453 'extractvalue' 'input_package_data_V' <Predicate = (icmp_ln222)> <Delay = 0.00>
ST_3 : Operation 454 [1/1] (0.00ns)   --->   "%tmp_i_keep = extractvalue i54 %empty_48"   --->   Operation 454 'extractvalue' 'tmp_i_keep' <Predicate = (icmp_ln222)> <Delay = 0.00>
ST_3 : Operation 455 [1/1] (0.00ns)   --->   "%tmp_i_strb = extractvalue i54 %empty_48"   --->   Operation 455 'extractvalue' 'tmp_i_strb' <Predicate = (icmp_ln222)> <Delay = 0.00>
ST_3 : Operation 456 [1/1] (0.00ns)   --->   "%tmp_i_user = extractvalue i54 %empty_48"   --->   Operation 456 'extractvalue' 'tmp_i_user' <Predicate = (icmp_ln222)> <Delay = 0.00>
ST_3 : Operation 457 [1/1] (0.00ns)   --->   "%tmp_i_id = extractvalue i54 %empty_48"   --->   Operation 457 'extractvalue' 'tmp_i_id' <Predicate = (icmp_ln222)> <Delay = 0.00>
ST_3 : Operation 458 [1/1] (0.00ns)   --->   "%tmp_i_dest = extractvalue i54 %empty_48"   --->   Operation 458 'extractvalue' 'tmp_i_dest' <Predicate = (icmp_ln222)> <Delay = 0.00>
ST_3 : Operation 459 [1/1] (0.00ns)   --->   "%pixel_1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %input_package_data_V, i32 24, i32 31" [../src/hls/cnn_unoptimized.cpp:225]   --->   Operation 459 'partselect' 'pixel_1' <Predicate = (icmp_ln222)> <Delay = 0.00>
ST_3 : Operation 460 [1/1] (0.00ns)   --->   "%pixel_2 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %input_package_data_V, i32 16, i32 23" [../src/hls/cnn_unoptimized.cpp:226]   --->   Operation 460 'partselect' 'pixel_2' <Predicate = (icmp_ln222)> <Delay = 0.00>
ST_3 : Operation 461 [1/1] (0.00ns)   --->   "%pixel_3 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %input_package_data_V, i32 8, i32 15" [../src/hls/cnn_unoptimized.cpp:227]   --->   Operation 461 'partselect' 'pixel_3' <Predicate = (icmp_ln222)> <Delay = 0.00>
ST_3 : Operation 462 [1/1] (0.00ns)   --->   "%pixel_4 = trunc i32 %input_package_data_V" [../src/hls/cnn_unoptimized.cpp:228]   --->   Operation 462 'trunc' 'pixel_4' <Predicate = (icmp_ln222)> <Delay = 0.00>
ST_3 : Operation 463 [1/1] (0.00ns)   --->   "%zext_ln230_1 = zext i8 %pixel_1" [../src/hls/cnn_unoptimized.cpp:230]   --->   Operation 463 'zext' 'zext_ln230_1' <Predicate = (icmp_ln222)> <Delay = 0.00>
ST_3 : Operation 464 [4/4] (6.67ns)   --->   "%conv = uitofp i32 %zext_ln230_1" [../src/hls/cnn_unoptimized.cpp:230]   --->   Operation 464 'uitofp' 'conv' <Predicate = (icmp_ln222)> <Delay = 6.67> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 6.67> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_3 : Operation 465 [1/1] (0.00ns)   --->   "%zext_ln231_1 = zext i8 %pixel_2" [../src/hls/cnn_unoptimized.cpp:231]   --->   Operation 465 'zext' 'zext_ln231_1' <Predicate = (icmp_ln222)> <Delay = 0.00>
ST_3 : Operation 466 [4/4] (6.67ns)   --->   "%conv2 = uitofp i32 %zext_ln231_1" [../src/hls/cnn_unoptimized.cpp:231]   --->   Operation 466 'uitofp' 'conv2' <Predicate = (icmp_ln222)> <Delay = 6.67> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 6.67> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.67>
ST_4 : Operation 467 [3/4] (6.67ns)   --->   "%conv = uitofp i32 %zext_ln230_1" [../src/hls/cnn_unoptimized.cpp:230]   --->   Operation 467 'uitofp' 'conv' <Predicate = (icmp_ln222)> <Delay = 6.67> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 6.67> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 468 [3/4] (6.67ns)   --->   "%conv2 = uitofp i32 %zext_ln231_1" [../src/hls/cnn_unoptimized.cpp:231]   --->   Operation 468 'uitofp' 'conv2' <Predicate = (icmp_ln222)> <Delay = 6.67> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 6.67> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 469 [1/1] (0.00ns)   --->   "%zext_ln232_1 = zext i8 %pixel_3" [../src/hls/cnn_unoptimized.cpp:232]   --->   Operation 469 'zext' 'zext_ln232_1' <Predicate = (icmp_ln222)> <Delay = 0.00>
ST_4 : Operation 470 [4/4] (6.67ns)   --->   "%conv4 = uitofp i32 %zext_ln232_1" [../src/hls/cnn_unoptimized.cpp:232]   --->   Operation 470 'uitofp' 'conv4' <Predicate = (icmp_ln222)> <Delay = 6.67> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 6.67> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 471 [1/1] (0.00ns)   --->   "%zext_ln233_1 = zext i8 %pixel_4" [../src/hls/cnn_unoptimized.cpp:233]   --->   Operation 471 'zext' 'zext_ln233_1' <Predicate = (icmp_ln222)> <Delay = 0.00>
ST_4 : Operation 472 [4/4] (6.67ns)   --->   "%conv6 = uitofp i32 %zext_ln233_1" [../src/hls/cnn_unoptimized.cpp:233]   --->   Operation 472 'uitofp' 'conv6' <Predicate = (icmp_ln222)> <Delay = 6.67> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 6.67> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.67>
ST_5 : Operation 473 [2/4] (6.67ns)   --->   "%conv = uitofp i32 %zext_ln230_1" [../src/hls/cnn_unoptimized.cpp:230]   --->   Operation 473 'uitofp' 'conv' <Predicate = (icmp_ln222)> <Delay = 6.67> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 6.67> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 474 [2/4] (6.67ns)   --->   "%conv2 = uitofp i32 %zext_ln231_1" [../src/hls/cnn_unoptimized.cpp:231]   --->   Operation 474 'uitofp' 'conv2' <Predicate = (icmp_ln222)> <Delay = 6.67> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 6.67> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 475 [3/4] (6.67ns)   --->   "%conv4 = uitofp i32 %zext_ln232_1" [../src/hls/cnn_unoptimized.cpp:232]   --->   Operation 475 'uitofp' 'conv4' <Predicate = (icmp_ln222)> <Delay = 6.67> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 6.67> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 476 [3/4] (6.67ns)   --->   "%conv6 = uitofp i32 %zext_ln233_1" [../src/hls/cnn_unoptimized.cpp:233]   --->   Operation 476 'uitofp' 'conv6' <Predicate = (icmp_ln222)> <Delay = 6.67> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 6.67> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.67>
ST_6 : Operation 477 [1/4] (6.67ns)   --->   "%conv = uitofp i32 %zext_ln230_1" [../src/hls/cnn_unoptimized.cpp:230]   --->   Operation 477 'uitofp' 'conv' <Predicate = (icmp_ln222)> <Delay = 6.67> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 6.67> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 478 [1/4] (6.67ns)   --->   "%conv2 = uitofp i32 %zext_ln231_1" [../src/hls/cnn_unoptimized.cpp:231]   --->   Operation 478 'uitofp' 'conv2' <Predicate = (icmp_ln222)> <Delay = 6.67> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 6.67> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 479 [2/4] (6.67ns)   --->   "%conv4 = uitofp i32 %zext_ln232_1" [../src/hls/cnn_unoptimized.cpp:232]   --->   Operation 479 'uitofp' 'conv4' <Predicate = (icmp_ln222)> <Delay = 6.67> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 6.67> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 480 [2/4] (6.67ns)   --->   "%conv6 = uitofp i32 %zext_ln233_1" [../src/hls/cnn_unoptimized.cpp:233]   --->   Operation 480 'uitofp' 'conv6' <Predicate = (icmp_ln222)> <Delay = 6.67> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 6.67> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.67>
ST_7 : Operation 481 [2/2] (2.78ns)   --->   "%conv1 = fpext i32 %conv" [../src/hls/cnn_unoptimized.cpp:230]   --->   Operation 481 'fpext' 'conv1' <Predicate = (icmp_ln222)> <Delay = 2.78> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 482 [2/2] (2.78ns)   --->   "%conv3 = fpext i32 %conv2" [../src/hls/cnn_unoptimized.cpp:231]   --->   Operation 482 'fpext' 'conv3' <Predicate = (icmp_ln222)> <Delay = 2.78> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 483 [1/4] (6.67ns)   --->   "%conv4 = uitofp i32 %zext_ln232_1" [../src/hls/cnn_unoptimized.cpp:232]   --->   Operation 483 'uitofp' 'conv4' <Predicate = (icmp_ln222)> <Delay = 6.67> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 6.67> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 484 [1/4] (6.67ns)   --->   "%conv6 = uitofp i32 %zext_ln233_1" [../src/hls/cnn_unoptimized.cpp:233]   --->   Operation 484 'uitofp' 'conv6' <Predicate = (icmp_ln222)> <Delay = 6.67> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 6.67> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.78>
ST_8 : Operation 485 [1/2] (2.78ns)   --->   "%conv1 = fpext i32 %conv" [../src/hls/cnn_unoptimized.cpp:230]   --->   Operation 485 'fpext' 'conv1' <Predicate = (icmp_ln222)> <Delay = 2.78> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 486 [1/2] (2.78ns)   --->   "%conv3 = fpext i32 %conv2" [../src/hls/cnn_unoptimized.cpp:231]   --->   Operation 486 'fpext' 'conv3' <Predicate = (icmp_ln222)> <Delay = 2.78> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 487 [2/2] (2.78ns)   --->   "%conv5 = fpext i32 %conv4" [../src/hls/cnn_unoptimized.cpp:232]   --->   Operation 487 'fpext' 'conv5' <Predicate = (icmp_ln222)> <Delay = 2.78> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 488 [2/2] (2.78ns)   --->   "%conv7 = fpext i32 %conv6" [../src/hls/cnn_unoptimized.cpp:233]   --->   Operation 488 'fpext' 'conv7' <Predicate = (icmp_ln222)> <Delay = 2.78> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.28>
ST_9 : Operation 489 [22/22] (7.28ns)   --->   "%LD = ddiv i64 %conv1, i64 255" [../src/hls/cnn_unoptimized.cpp:230]   --->   Operation 489 'ddiv' 'LD' <Predicate = (icmp_ln222)> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 490 [22/22] (7.28ns)   --->   "%LD_1 = ddiv i64 %conv3, i64 255" [../src/hls/cnn_unoptimized.cpp:231]   --->   Operation 490 'ddiv' 'LD_1' <Predicate = (icmp_ln222)> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 491 [1/2] (2.78ns)   --->   "%conv5 = fpext i32 %conv4" [../src/hls/cnn_unoptimized.cpp:232]   --->   Operation 491 'fpext' 'conv5' <Predicate = (icmp_ln222)> <Delay = 2.78> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 492 [1/2] (2.78ns)   --->   "%conv7 = fpext i32 %conv6" [../src/hls/cnn_unoptimized.cpp:233]   --->   Operation 492 'fpext' 'conv7' <Predicate = (icmp_ln222)> <Delay = 2.78> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.28>
ST_10 : Operation 493 [21/22] (7.28ns)   --->   "%LD = ddiv i64 %conv1, i64 255" [../src/hls/cnn_unoptimized.cpp:230]   --->   Operation 493 'ddiv' 'LD' <Predicate = (icmp_ln222)> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 494 [21/22] (7.28ns)   --->   "%LD_1 = ddiv i64 %conv3, i64 255" [../src/hls/cnn_unoptimized.cpp:231]   --->   Operation 494 'ddiv' 'LD_1' <Predicate = (icmp_ln222)> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 495 [22/22] (7.28ns)   --->   "%LD_2 = ddiv i64 %conv5, i64 255" [../src/hls/cnn_unoptimized.cpp:232]   --->   Operation 495 'ddiv' 'LD_2' <Predicate = (icmp_ln222)> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 496 [22/22] (7.28ns)   --->   "%LD_3 = ddiv i64 %conv7, i64 255" [../src/hls/cnn_unoptimized.cpp:233]   --->   Operation 496 'ddiv' 'LD_3' <Predicate = (icmp_ln222)> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.28>
ST_11 : Operation 497 [20/22] (7.28ns)   --->   "%LD = ddiv i64 %conv1, i64 255" [../src/hls/cnn_unoptimized.cpp:230]   --->   Operation 497 'ddiv' 'LD' <Predicate = (icmp_ln222)> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 498 [20/22] (7.28ns)   --->   "%LD_1 = ddiv i64 %conv3, i64 255" [../src/hls/cnn_unoptimized.cpp:231]   --->   Operation 498 'ddiv' 'LD_1' <Predicate = (icmp_ln222)> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 499 [21/22] (7.28ns)   --->   "%LD_2 = ddiv i64 %conv5, i64 255" [../src/hls/cnn_unoptimized.cpp:232]   --->   Operation 499 'ddiv' 'LD_2' <Predicate = (icmp_ln222)> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 500 [21/22] (7.28ns)   --->   "%LD_3 = ddiv i64 %conv7, i64 255" [../src/hls/cnn_unoptimized.cpp:233]   --->   Operation 500 'ddiv' 'LD_3' <Predicate = (icmp_ln222)> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.28>
ST_12 : Operation 501 [19/22] (7.28ns)   --->   "%LD = ddiv i64 %conv1, i64 255" [../src/hls/cnn_unoptimized.cpp:230]   --->   Operation 501 'ddiv' 'LD' <Predicate = (icmp_ln222)> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 502 [19/22] (7.28ns)   --->   "%LD_1 = ddiv i64 %conv3, i64 255" [../src/hls/cnn_unoptimized.cpp:231]   --->   Operation 502 'ddiv' 'LD_1' <Predicate = (icmp_ln222)> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 503 [20/22] (7.28ns)   --->   "%LD_2 = ddiv i64 %conv5, i64 255" [../src/hls/cnn_unoptimized.cpp:232]   --->   Operation 503 'ddiv' 'LD_2' <Predicate = (icmp_ln222)> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 504 [20/22] (7.28ns)   --->   "%LD_3 = ddiv i64 %conv7, i64 255" [../src/hls/cnn_unoptimized.cpp:233]   --->   Operation 504 'ddiv' 'LD_3' <Predicate = (icmp_ln222)> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.28>
ST_13 : Operation 505 [18/22] (7.28ns)   --->   "%LD = ddiv i64 %conv1, i64 255" [../src/hls/cnn_unoptimized.cpp:230]   --->   Operation 505 'ddiv' 'LD' <Predicate = (icmp_ln222)> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 506 [18/22] (7.28ns)   --->   "%LD_1 = ddiv i64 %conv3, i64 255" [../src/hls/cnn_unoptimized.cpp:231]   --->   Operation 506 'ddiv' 'LD_1' <Predicate = (icmp_ln222)> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 507 [19/22] (7.28ns)   --->   "%LD_2 = ddiv i64 %conv5, i64 255" [../src/hls/cnn_unoptimized.cpp:232]   --->   Operation 507 'ddiv' 'LD_2' <Predicate = (icmp_ln222)> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 508 [19/22] (7.28ns)   --->   "%LD_3 = ddiv i64 %conv7, i64 255" [../src/hls/cnn_unoptimized.cpp:233]   --->   Operation 508 'ddiv' 'LD_3' <Predicate = (icmp_ln222)> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.28>
ST_14 : Operation 509 [17/22] (7.28ns)   --->   "%LD = ddiv i64 %conv1, i64 255" [../src/hls/cnn_unoptimized.cpp:230]   --->   Operation 509 'ddiv' 'LD' <Predicate = (icmp_ln222)> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 510 [17/22] (7.28ns)   --->   "%LD_1 = ddiv i64 %conv3, i64 255" [../src/hls/cnn_unoptimized.cpp:231]   --->   Operation 510 'ddiv' 'LD_1' <Predicate = (icmp_ln222)> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 511 [18/22] (7.28ns)   --->   "%LD_2 = ddiv i64 %conv5, i64 255" [../src/hls/cnn_unoptimized.cpp:232]   --->   Operation 511 'ddiv' 'LD_2' <Predicate = (icmp_ln222)> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 512 [18/22] (7.28ns)   --->   "%LD_3 = ddiv i64 %conv7, i64 255" [../src/hls/cnn_unoptimized.cpp:233]   --->   Operation 512 'ddiv' 'LD_3' <Predicate = (icmp_ln222)> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.28>
ST_15 : Operation 513 [16/22] (7.28ns)   --->   "%LD = ddiv i64 %conv1, i64 255" [../src/hls/cnn_unoptimized.cpp:230]   --->   Operation 513 'ddiv' 'LD' <Predicate = (icmp_ln222)> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 514 [16/22] (7.28ns)   --->   "%LD_1 = ddiv i64 %conv3, i64 255" [../src/hls/cnn_unoptimized.cpp:231]   --->   Operation 514 'ddiv' 'LD_1' <Predicate = (icmp_ln222)> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 515 [17/22] (7.28ns)   --->   "%LD_2 = ddiv i64 %conv5, i64 255" [../src/hls/cnn_unoptimized.cpp:232]   --->   Operation 515 'ddiv' 'LD_2' <Predicate = (icmp_ln222)> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 516 [17/22] (7.28ns)   --->   "%LD_3 = ddiv i64 %conv7, i64 255" [../src/hls/cnn_unoptimized.cpp:233]   --->   Operation 516 'ddiv' 'LD_3' <Predicate = (icmp_ln222)> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.28>
ST_16 : Operation 517 [15/22] (7.28ns)   --->   "%LD = ddiv i64 %conv1, i64 255" [../src/hls/cnn_unoptimized.cpp:230]   --->   Operation 517 'ddiv' 'LD' <Predicate = (icmp_ln222)> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 518 [15/22] (7.28ns)   --->   "%LD_1 = ddiv i64 %conv3, i64 255" [../src/hls/cnn_unoptimized.cpp:231]   --->   Operation 518 'ddiv' 'LD_1' <Predicate = (icmp_ln222)> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 519 [16/22] (7.28ns)   --->   "%LD_2 = ddiv i64 %conv5, i64 255" [../src/hls/cnn_unoptimized.cpp:232]   --->   Operation 519 'ddiv' 'LD_2' <Predicate = (icmp_ln222)> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 520 [16/22] (7.28ns)   --->   "%LD_3 = ddiv i64 %conv7, i64 255" [../src/hls/cnn_unoptimized.cpp:233]   --->   Operation 520 'ddiv' 'LD_3' <Predicate = (icmp_ln222)> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 7.28>
ST_17 : Operation 521 [14/22] (7.28ns)   --->   "%LD = ddiv i64 %conv1, i64 255" [../src/hls/cnn_unoptimized.cpp:230]   --->   Operation 521 'ddiv' 'LD' <Predicate = (icmp_ln222)> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 522 [14/22] (7.28ns)   --->   "%LD_1 = ddiv i64 %conv3, i64 255" [../src/hls/cnn_unoptimized.cpp:231]   --->   Operation 522 'ddiv' 'LD_1' <Predicate = (icmp_ln222)> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 523 [15/22] (7.28ns)   --->   "%LD_2 = ddiv i64 %conv5, i64 255" [../src/hls/cnn_unoptimized.cpp:232]   --->   Operation 523 'ddiv' 'LD_2' <Predicate = (icmp_ln222)> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 524 [15/22] (7.28ns)   --->   "%LD_3 = ddiv i64 %conv7, i64 255" [../src/hls/cnn_unoptimized.cpp:233]   --->   Operation 524 'ddiv' 'LD_3' <Predicate = (icmp_ln222)> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 7.28>
ST_18 : Operation 525 [13/22] (7.28ns)   --->   "%LD = ddiv i64 %conv1, i64 255" [../src/hls/cnn_unoptimized.cpp:230]   --->   Operation 525 'ddiv' 'LD' <Predicate = (icmp_ln222)> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 526 [13/22] (7.28ns)   --->   "%LD_1 = ddiv i64 %conv3, i64 255" [../src/hls/cnn_unoptimized.cpp:231]   --->   Operation 526 'ddiv' 'LD_1' <Predicate = (icmp_ln222)> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 527 [14/22] (7.28ns)   --->   "%LD_2 = ddiv i64 %conv5, i64 255" [../src/hls/cnn_unoptimized.cpp:232]   --->   Operation 527 'ddiv' 'LD_2' <Predicate = (icmp_ln222)> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 528 [14/22] (7.28ns)   --->   "%LD_3 = ddiv i64 %conv7, i64 255" [../src/hls/cnn_unoptimized.cpp:233]   --->   Operation 528 'ddiv' 'LD_3' <Predicate = (icmp_ln222)> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 7.28>
ST_19 : Operation 529 [12/22] (7.28ns)   --->   "%LD = ddiv i64 %conv1, i64 255" [../src/hls/cnn_unoptimized.cpp:230]   --->   Operation 529 'ddiv' 'LD' <Predicate = (icmp_ln222)> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 530 [12/22] (7.28ns)   --->   "%LD_1 = ddiv i64 %conv3, i64 255" [../src/hls/cnn_unoptimized.cpp:231]   --->   Operation 530 'ddiv' 'LD_1' <Predicate = (icmp_ln222)> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 531 [13/22] (7.28ns)   --->   "%LD_2 = ddiv i64 %conv5, i64 255" [../src/hls/cnn_unoptimized.cpp:232]   --->   Operation 531 'ddiv' 'LD_2' <Predicate = (icmp_ln222)> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 532 [13/22] (7.28ns)   --->   "%LD_3 = ddiv i64 %conv7, i64 255" [../src/hls/cnn_unoptimized.cpp:233]   --->   Operation 532 'ddiv' 'LD_3' <Predicate = (icmp_ln222)> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 7.28>
ST_20 : Operation 533 [11/22] (7.28ns)   --->   "%LD = ddiv i64 %conv1, i64 255" [../src/hls/cnn_unoptimized.cpp:230]   --->   Operation 533 'ddiv' 'LD' <Predicate = (icmp_ln222)> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 534 [11/22] (7.28ns)   --->   "%LD_1 = ddiv i64 %conv3, i64 255" [../src/hls/cnn_unoptimized.cpp:231]   --->   Operation 534 'ddiv' 'LD_1' <Predicate = (icmp_ln222)> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 535 [12/22] (7.28ns)   --->   "%LD_2 = ddiv i64 %conv5, i64 255" [../src/hls/cnn_unoptimized.cpp:232]   --->   Operation 535 'ddiv' 'LD_2' <Predicate = (icmp_ln222)> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 536 [12/22] (7.28ns)   --->   "%LD_3 = ddiv i64 %conv7, i64 255" [../src/hls/cnn_unoptimized.cpp:233]   --->   Operation 536 'ddiv' 'LD_3' <Predicate = (icmp_ln222)> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 7.28>
ST_21 : Operation 537 [10/22] (7.28ns)   --->   "%LD = ddiv i64 %conv1, i64 255" [../src/hls/cnn_unoptimized.cpp:230]   --->   Operation 537 'ddiv' 'LD' <Predicate = (icmp_ln222)> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 538 [10/22] (7.28ns)   --->   "%LD_1 = ddiv i64 %conv3, i64 255" [../src/hls/cnn_unoptimized.cpp:231]   --->   Operation 538 'ddiv' 'LD_1' <Predicate = (icmp_ln222)> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 539 [11/22] (7.28ns)   --->   "%LD_2 = ddiv i64 %conv5, i64 255" [../src/hls/cnn_unoptimized.cpp:232]   --->   Operation 539 'ddiv' 'LD_2' <Predicate = (icmp_ln222)> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 540 [11/22] (7.28ns)   --->   "%LD_3 = ddiv i64 %conv7, i64 255" [../src/hls/cnn_unoptimized.cpp:233]   --->   Operation 540 'ddiv' 'LD_3' <Predicate = (icmp_ln222)> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 7.28>
ST_22 : Operation 541 [9/22] (7.28ns)   --->   "%LD = ddiv i64 %conv1, i64 255" [../src/hls/cnn_unoptimized.cpp:230]   --->   Operation 541 'ddiv' 'LD' <Predicate = (icmp_ln222)> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 542 [9/22] (7.28ns)   --->   "%LD_1 = ddiv i64 %conv3, i64 255" [../src/hls/cnn_unoptimized.cpp:231]   --->   Operation 542 'ddiv' 'LD_1' <Predicate = (icmp_ln222)> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 543 [10/22] (7.28ns)   --->   "%LD_2 = ddiv i64 %conv5, i64 255" [../src/hls/cnn_unoptimized.cpp:232]   --->   Operation 543 'ddiv' 'LD_2' <Predicate = (icmp_ln222)> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 544 [10/22] (7.28ns)   --->   "%LD_3 = ddiv i64 %conv7, i64 255" [../src/hls/cnn_unoptimized.cpp:233]   --->   Operation 544 'ddiv' 'LD_3' <Predicate = (icmp_ln222)> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 7.28>
ST_23 : Operation 545 [8/22] (7.28ns)   --->   "%LD = ddiv i64 %conv1, i64 255" [../src/hls/cnn_unoptimized.cpp:230]   --->   Operation 545 'ddiv' 'LD' <Predicate = (icmp_ln222)> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 546 [8/22] (7.28ns)   --->   "%LD_1 = ddiv i64 %conv3, i64 255" [../src/hls/cnn_unoptimized.cpp:231]   --->   Operation 546 'ddiv' 'LD_1' <Predicate = (icmp_ln222)> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 547 [9/22] (7.28ns)   --->   "%LD_2 = ddiv i64 %conv5, i64 255" [../src/hls/cnn_unoptimized.cpp:232]   --->   Operation 547 'ddiv' 'LD_2' <Predicate = (icmp_ln222)> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 548 [9/22] (7.28ns)   --->   "%LD_3 = ddiv i64 %conv7, i64 255" [../src/hls/cnn_unoptimized.cpp:233]   --->   Operation 548 'ddiv' 'LD_3' <Predicate = (icmp_ln222)> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 7.28>
ST_24 : Operation 549 [7/22] (7.28ns)   --->   "%LD = ddiv i64 %conv1, i64 255" [../src/hls/cnn_unoptimized.cpp:230]   --->   Operation 549 'ddiv' 'LD' <Predicate = (icmp_ln222)> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 550 [7/22] (7.28ns)   --->   "%LD_1 = ddiv i64 %conv3, i64 255" [../src/hls/cnn_unoptimized.cpp:231]   --->   Operation 550 'ddiv' 'LD_1' <Predicate = (icmp_ln222)> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 551 [8/22] (7.28ns)   --->   "%LD_2 = ddiv i64 %conv5, i64 255" [../src/hls/cnn_unoptimized.cpp:232]   --->   Operation 551 'ddiv' 'LD_2' <Predicate = (icmp_ln222)> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 552 [8/22] (7.28ns)   --->   "%LD_3 = ddiv i64 %conv7, i64 255" [../src/hls/cnn_unoptimized.cpp:233]   --->   Operation 552 'ddiv' 'LD_3' <Predicate = (icmp_ln222)> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 7.28>
ST_25 : Operation 553 [6/22] (7.28ns)   --->   "%LD = ddiv i64 %conv1, i64 255" [../src/hls/cnn_unoptimized.cpp:230]   --->   Operation 553 'ddiv' 'LD' <Predicate = (icmp_ln222)> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 554 [6/22] (7.28ns)   --->   "%LD_1 = ddiv i64 %conv3, i64 255" [../src/hls/cnn_unoptimized.cpp:231]   --->   Operation 554 'ddiv' 'LD_1' <Predicate = (icmp_ln222)> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 555 [7/22] (7.28ns)   --->   "%LD_2 = ddiv i64 %conv5, i64 255" [../src/hls/cnn_unoptimized.cpp:232]   --->   Operation 555 'ddiv' 'LD_2' <Predicate = (icmp_ln222)> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 556 [7/22] (7.28ns)   --->   "%LD_3 = ddiv i64 %conv7, i64 255" [../src/hls/cnn_unoptimized.cpp:233]   --->   Operation 556 'ddiv' 'LD_3' <Predicate = (icmp_ln222)> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 7.28>
ST_26 : Operation 557 [5/22] (7.28ns)   --->   "%LD = ddiv i64 %conv1, i64 255" [../src/hls/cnn_unoptimized.cpp:230]   --->   Operation 557 'ddiv' 'LD' <Predicate = (icmp_ln222)> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 558 [5/22] (7.28ns)   --->   "%LD_1 = ddiv i64 %conv3, i64 255" [../src/hls/cnn_unoptimized.cpp:231]   --->   Operation 558 'ddiv' 'LD_1' <Predicate = (icmp_ln222)> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 559 [6/22] (7.28ns)   --->   "%LD_2 = ddiv i64 %conv5, i64 255" [../src/hls/cnn_unoptimized.cpp:232]   --->   Operation 559 'ddiv' 'LD_2' <Predicate = (icmp_ln222)> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 560 [6/22] (7.28ns)   --->   "%LD_3 = ddiv i64 %conv7, i64 255" [../src/hls/cnn_unoptimized.cpp:233]   --->   Operation 560 'ddiv' 'LD_3' <Predicate = (icmp_ln222)> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 7.28>
ST_27 : Operation 561 [4/22] (7.28ns)   --->   "%LD = ddiv i64 %conv1, i64 255" [../src/hls/cnn_unoptimized.cpp:230]   --->   Operation 561 'ddiv' 'LD' <Predicate = (icmp_ln222)> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 562 [4/22] (7.28ns)   --->   "%LD_1 = ddiv i64 %conv3, i64 255" [../src/hls/cnn_unoptimized.cpp:231]   --->   Operation 562 'ddiv' 'LD_1' <Predicate = (icmp_ln222)> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 563 [5/22] (7.28ns)   --->   "%LD_2 = ddiv i64 %conv5, i64 255" [../src/hls/cnn_unoptimized.cpp:232]   --->   Operation 563 'ddiv' 'LD_2' <Predicate = (icmp_ln222)> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 564 [5/22] (7.28ns)   --->   "%LD_3 = ddiv i64 %conv7, i64 255" [../src/hls/cnn_unoptimized.cpp:233]   --->   Operation 564 'ddiv' 'LD_3' <Predicate = (icmp_ln222)> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 7.28>
ST_28 : Operation 565 [3/22] (7.28ns)   --->   "%LD = ddiv i64 %conv1, i64 255" [../src/hls/cnn_unoptimized.cpp:230]   --->   Operation 565 'ddiv' 'LD' <Predicate = (icmp_ln222)> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 566 [3/22] (7.28ns)   --->   "%LD_1 = ddiv i64 %conv3, i64 255" [../src/hls/cnn_unoptimized.cpp:231]   --->   Operation 566 'ddiv' 'LD_1' <Predicate = (icmp_ln222)> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 567 [4/22] (7.28ns)   --->   "%LD_2 = ddiv i64 %conv5, i64 255" [../src/hls/cnn_unoptimized.cpp:232]   --->   Operation 567 'ddiv' 'LD_2' <Predicate = (icmp_ln222)> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 568 [4/22] (7.28ns)   --->   "%LD_3 = ddiv i64 %conv7, i64 255" [../src/hls/cnn_unoptimized.cpp:233]   --->   Operation 568 'ddiv' 'LD_3' <Predicate = (icmp_ln222)> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 7.28>
ST_29 : Operation 569 [2/22] (7.28ns)   --->   "%LD = ddiv i64 %conv1, i64 255" [../src/hls/cnn_unoptimized.cpp:230]   --->   Operation 569 'ddiv' 'LD' <Predicate = (icmp_ln222)> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 570 [2/22] (7.28ns)   --->   "%LD_1 = ddiv i64 %conv3, i64 255" [../src/hls/cnn_unoptimized.cpp:231]   --->   Operation 570 'ddiv' 'LD_1' <Predicate = (icmp_ln222)> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 571 [3/22] (7.28ns)   --->   "%LD_2 = ddiv i64 %conv5, i64 255" [../src/hls/cnn_unoptimized.cpp:232]   --->   Operation 571 'ddiv' 'LD_2' <Predicate = (icmp_ln222)> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 572 [3/22] (7.28ns)   --->   "%LD_3 = ddiv i64 %conv7, i64 255" [../src/hls/cnn_unoptimized.cpp:233]   --->   Operation 572 'ddiv' 'LD_3' <Predicate = (icmp_ln222)> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 7.28>
ST_30 : Operation 573 [1/22] (7.28ns)   --->   "%LD = ddiv i64 %conv1, i64 255" [../src/hls/cnn_unoptimized.cpp:230]   --->   Operation 573 'ddiv' 'LD' <Predicate = (icmp_ln222)> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 574 [1/22] (7.28ns)   --->   "%LD_1 = ddiv i64 %conv3, i64 255" [../src/hls/cnn_unoptimized.cpp:231]   --->   Operation 574 'ddiv' 'LD_1' <Predicate = (icmp_ln222)> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 575 [2/22] (7.28ns)   --->   "%LD_2 = ddiv i64 %conv5, i64 255" [../src/hls/cnn_unoptimized.cpp:232]   --->   Operation 575 'ddiv' 'LD_2' <Predicate = (icmp_ln222)> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 576 [2/22] (7.28ns)   --->   "%LD_3 = ddiv i64 %conv7, i64 255" [../src/hls/cnn_unoptimized.cpp:233]   --->   Operation 576 'ddiv' 'LD_3' <Predicate = (icmp_ln222)> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 7.28>
ST_31 : Operation 577 [1/1] (0.00ns)   --->   "%ireg = bitcast i64 %LD"   --->   Operation 577 'bitcast' 'ireg' <Predicate = (icmp_ln222)> <Delay = 0.00>
ST_31 : Operation 578 [1/1] (0.00ns)   --->   "%trunc_ln555 = trunc i64 %ireg"   --->   Operation 578 'trunc' 'trunc_ln555' <Predicate = (icmp_ln222)> <Delay = 0.00>
ST_31 : Operation 579 [1/1] (0.00ns)   --->   "%p_Result_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg, i32 63"   --->   Operation 579 'bitselect' 'p_Result_6' <Predicate = (icmp_ln222)> <Delay = 0.00>
ST_31 : Operation 580 [1/1] (0.00ns)   --->   "%exp_tmp = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg, i32 52, i32 62"   --->   Operation 580 'partselect' 'exp_tmp' <Predicate = (icmp_ln222)> <Delay = 0.00>
ST_31 : Operation 581 [1/1] (0.00ns)   --->   "%zext_ln455 = zext i11 %exp_tmp"   --->   Operation 581 'zext' 'zext_ln455' <Predicate = (icmp_ln222)> <Delay = 0.00>
ST_31 : Operation 582 [1/1] (0.00ns)   --->   "%trunc_ln565 = trunc i64 %ireg"   --->   Operation 582 'trunc' 'trunc_ln565' <Predicate = (icmp_ln222)> <Delay = 0.00>
ST_31 : Operation 583 [1/1] (0.00ns)   --->   "%p_Result_7 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln565"   --->   Operation 583 'bitconcatenate' 'p_Result_7' <Predicate = (icmp_ln222)> <Delay = 0.00>
ST_31 : Operation 584 [1/1] (0.00ns)   --->   "%zext_ln569 = zext i53 %p_Result_7"   --->   Operation 584 'zext' 'zext_ln569' <Predicate = (icmp_ln222)> <Delay = 0.00>
ST_31 : Operation 585 [1/1] (1.32ns)   --->   "%man_V_1 = sub i54 0, i54 %zext_ln569"   --->   Operation 585 'sub' 'man_V_1' <Predicate = (icmp_ln222)> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 586 [1/1] (0.41ns)   --->   "%man_V_2 = select i1 %p_Result_6, i54 %man_V_1, i54 %zext_ln569"   --->   Operation 586 'select' 'man_V_2' <Predicate = (icmp_ln222)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 587 [1/1] (1.46ns)   --->   "%icmp_ln571 = icmp_eq  i63 %trunc_ln555, i63 0"   --->   Operation 587 'icmp' 'icmp_ln571' <Predicate = (icmp_ln222)> <Delay = 1.46> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 588 [1/1] (0.96ns)   --->   "%F2 = sub i12 1075, i12 %zext_ln455"   --->   Operation 588 'sub' 'F2' <Predicate = (icmp_ln222)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 589 [1/1] (0.86ns)   --->   "%icmp_ln581 = icmp_sgt  i12 %F2, i12 16"   --->   Operation 589 'icmp' 'icmp_ln581' <Predicate = (icmp_ln222)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 590 [1/1] (0.96ns)   --->   "%add_ln581 = add i12 %F2, i12 4080"   --->   Operation 590 'add' 'add_ln581' <Predicate = (icmp_ln222)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 591 [1/1] (0.96ns)   --->   "%sub_ln581 = sub i12 16, i12 %F2"   --->   Operation 591 'sub' 'sub_ln581' <Predicate = (icmp_ln222)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 592 [1/1] (0.43ns)   --->   "%sh_amt = select i1 %icmp_ln581, i12 %add_ln581, i12 %sub_ln581"   --->   Operation 592 'select' 'sh_amt' <Predicate = (icmp_ln222)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 593 [1/1] (0.00ns)   --->   "%sext_ln581 = sext i12 %sh_amt"   --->   Operation 593 'sext' 'sext_ln581' <Predicate = (icmp_ln222)> <Delay = 0.00>
ST_31 : Operation 594 [1/1] (0.86ns)   --->   "%icmp_ln582 = icmp_eq  i12 %F2, i12 16"   --->   Operation 594 'icmp' 'icmp_ln582' <Predicate = (icmp_ln222)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 595 [1/1] (0.00ns)   --->   "%trunc_ln583 = trunc i54 %man_V_2"   --->   Operation 595 'trunc' 'trunc_ln583' <Predicate = (icmp_ln222)> <Delay = 0.00>
ST_31 : Operation 596 [1/1] (0.86ns)   --->   "%icmp_ln603 = icmp_ult  i12 %sh_amt, i12 21"   --->   Operation 596 'icmp' 'icmp_ln603' <Predicate = (icmp_ln222)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 597 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_1)   --->   "%zext_ln586 = zext i32 %sext_ln581"   --->   Operation 597 'zext' 'zext_ln586' <Predicate = (icmp_ln222)> <Delay = 0.00>
ST_31 : Operation 598 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_1)   --->   "%ashr_ln586 = ashr i54 %man_V_2, i54 %zext_ln586"   --->   Operation 598 'ashr' 'ashr_ln586' <Predicate = (icmp_ln222)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 599 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_1)   --->   "%trunc_ln586 = trunc i54 %ashr_ln586"   --->   Operation 599 'trunc' 'trunc_ln586' <Predicate = (icmp_ln222)> <Delay = 0.00>
ST_31 : Operation 600 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_1)   --->   "%tmp_25 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg, i32 63"   --->   Operation 600 'bitselect' 'tmp_25' <Predicate = (icmp_ln222)> <Delay = 0.00>
ST_31 : Operation 601 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_1)   --->   "%select_ln588 = select i1 %tmp_25, i21 2097151, i21 0"   --->   Operation 601 'select' 'select_ln588' <Predicate = (icmp_ln222)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 602 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_3)   --->   "%sext_ln581cast = trunc i32 %sext_ln581"   --->   Operation 602 'trunc' 'sext_ln581cast' <Predicate = (icmp_ln222)> <Delay = 0.00>
ST_31 : Operation 603 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_3)   --->   "%shl_ln604 = shl i21 %trunc_ln583, i21 %sext_ln581cast"   --->   Operation 603 'shl' 'shl_ln604' <Predicate = (icmp_ln222)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 604 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_2)   --->   "%xor_ln571 = xor i1 %icmp_ln571, i1 1"   --->   Operation 604 'xor' 'xor_ln571' <Predicate = (icmp_ln222)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 605 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_2)   --->   "%and_ln582 = and i1 %icmp_ln582, i1 %xor_ln571"   --->   Operation 605 'and' 'and_ln582' <Predicate = (icmp_ln222)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 606 [1/1] (0.33ns)   --->   "%or_ln582 = or i1 %icmp_ln571, i1 %icmp_ln582"   --->   Operation 606 'or' 'or_ln582' <Predicate = (icmp_ln222)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 607 [1/1] (0.00ns) (grouped into LUT with out node and_ln581)   --->   "%xor_ln582 = xor i1 %or_ln582, i1 1"   --->   Operation 607 'xor' 'xor_ln582' <Predicate = (icmp_ln222)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 608 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln581 = and i1 %icmp_ln581, i1 %xor_ln582"   --->   Operation 608 'and' 'and_ln581' <Predicate = (icmp_ln222)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 609 [1/1] (0.86ns)   --->   "%icmp_ln585 = icmp_ugt  i12 %sh_amt, i12 53"   --->   Operation 609 'icmp' 'icmp_ln585' <Predicate = (icmp_ln222)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 610 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_1)   --->   "%and_ln585 = and i1 %and_ln581, i1 %icmp_ln585"   --->   Operation 610 'and' 'and_ln585' <Predicate = (icmp_ln222)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 611 [1/1] (0.00ns) (grouped into LUT with out node or_ln571)   --->   "%or_ln581 = or i1 %or_ln582, i1 %icmp_ln581"   --->   Operation 611 'or' 'or_ln581' <Predicate = (icmp_ln222)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 612 [1/1] (0.00ns) (grouped into LUT with out node or_ln571)   --->   "%xor_ln581 = xor i1 %or_ln581, i1 1"   --->   Operation 612 'xor' 'xor_ln581' <Predicate = (icmp_ln222)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 613 [1/1] (0.00ns) (grouped into LUT with out node or_ln571)   --->   "%and_ln603 = and i1 %icmp_ln603, i1 %xor_ln581"   --->   Operation 613 'and' 'and_ln603' <Predicate = (icmp_ln222)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 614 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_3)   --->   "%select_ln571 = select i1 %icmp_ln571, i21 0, i21 %shl_ln604"   --->   Operation 614 'select' 'select_ln571' <Predicate = (icmp_ln222)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 615 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln571 = or i1 %icmp_ln571, i1 %and_ln603"   --->   Operation 615 'or' 'or_ln571' <Predicate = (icmp_ln222)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 616 [1/1] (1.69ns) (out node of the LUT)   --->   "%select_ln571_1 = select i1 %and_ln585, i21 %select_ln588, i21 %trunc_ln586"   --->   Operation 616 'select' 'select_ln571_1' <Predicate = (icmp_ln222)> <Delay = 1.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 617 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln571_2 = select i1 %and_ln582, i21 %trunc_ln583, i21 0"   --->   Operation 617 'select' 'select_ln571_2' <Predicate = (icmp_ln222)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 618 [1/1] (1.15ns) (out node of the LUT)   --->   "%select_ln571_3 = select i1 %or_ln571, i21 %select_ln571, i21 %select_ln571_1"   --->   Operation 618 'select' 'select_ln571_3' <Predicate = (icmp_ln222)> <Delay = 1.15> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 619 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_4)   --->   "%or_ln571_1 = or i1 %or_ln571, i1 %and_ln581"   --->   Operation 619 'or' 'or_ln571_1' <Predicate = (icmp_ln222)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 620 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln571_4 = select i1 %or_ln571_1, i21 %select_ln571_3, i21 %select_ln571_2"   --->   Operation 620 'select' 'select_ln571_4' <Predicate = (icmp_ln222)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 621 [1/1] (0.00ns)   --->   "%ireg_1 = bitcast i64 %LD_1"   --->   Operation 621 'bitcast' 'ireg_1' <Predicate = (icmp_ln222)> <Delay = 0.00>
ST_31 : Operation 622 [1/1] (0.00ns)   --->   "%trunc_ln555_1 = trunc i64 %ireg_1"   --->   Operation 622 'trunc' 'trunc_ln555_1' <Predicate = (icmp_ln222)> <Delay = 0.00>
ST_31 : Operation 623 [1/1] (0.00ns)   --->   "%p_Result_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_1, i32 63"   --->   Operation 623 'bitselect' 'p_Result_8' <Predicate = (icmp_ln222)> <Delay = 0.00>
ST_31 : Operation 624 [1/1] (0.00ns)   --->   "%exp_tmp_1 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_1, i32 52, i32 62"   --->   Operation 624 'partselect' 'exp_tmp_1' <Predicate = (icmp_ln222)> <Delay = 0.00>
ST_31 : Operation 625 [1/1] (0.00ns)   --->   "%zext_ln455_1 = zext i11 %exp_tmp_1"   --->   Operation 625 'zext' 'zext_ln455_1' <Predicate = (icmp_ln222)> <Delay = 0.00>
ST_31 : Operation 626 [1/1] (0.00ns)   --->   "%trunc_ln565_1 = trunc i64 %ireg_1"   --->   Operation 626 'trunc' 'trunc_ln565_1' <Predicate = (icmp_ln222)> <Delay = 0.00>
ST_31 : Operation 627 [1/1] (0.00ns)   --->   "%p_Result_9 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln565_1"   --->   Operation 627 'bitconcatenate' 'p_Result_9' <Predicate = (icmp_ln222)> <Delay = 0.00>
ST_31 : Operation 628 [1/1] (0.00ns)   --->   "%zext_ln569_1 = zext i53 %p_Result_9"   --->   Operation 628 'zext' 'zext_ln569_1' <Predicate = (icmp_ln222)> <Delay = 0.00>
ST_31 : Operation 629 [1/1] (1.32ns)   --->   "%man_V_4 = sub i54 0, i54 %zext_ln569_1"   --->   Operation 629 'sub' 'man_V_4' <Predicate = (icmp_ln222)> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 630 [1/1] (0.41ns)   --->   "%man_V_5 = select i1 %p_Result_8, i54 %man_V_4, i54 %zext_ln569_1"   --->   Operation 630 'select' 'man_V_5' <Predicate = (icmp_ln222)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 631 [1/1] (1.46ns)   --->   "%icmp_ln571_1 = icmp_eq  i63 %trunc_ln555_1, i63 0"   --->   Operation 631 'icmp' 'icmp_ln571_1' <Predicate = (icmp_ln222)> <Delay = 1.46> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 632 [1/1] (0.96ns)   --->   "%F2_1 = sub i12 1075, i12 %zext_ln455_1"   --->   Operation 632 'sub' 'F2_1' <Predicate = (icmp_ln222)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 633 [1/1] (0.86ns)   --->   "%icmp_ln581_1 = icmp_sgt  i12 %F2_1, i12 16"   --->   Operation 633 'icmp' 'icmp_ln581_1' <Predicate = (icmp_ln222)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 634 [1/1] (0.96ns)   --->   "%add_ln581_1 = add i12 %F2_1, i12 4080"   --->   Operation 634 'add' 'add_ln581_1' <Predicate = (icmp_ln222)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 635 [1/1] (0.96ns)   --->   "%sub_ln581_1 = sub i12 16, i12 %F2_1"   --->   Operation 635 'sub' 'sub_ln581_1' <Predicate = (icmp_ln222)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 636 [1/1] (0.43ns)   --->   "%sh_amt_1 = select i1 %icmp_ln581_1, i12 %add_ln581_1, i12 %sub_ln581_1"   --->   Operation 636 'select' 'sh_amt_1' <Predicate = (icmp_ln222)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 637 [1/1] (0.00ns)   --->   "%sext_ln581_1 = sext i12 %sh_amt_1"   --->   Operation 637 'sext' 'sext_ln581_1' <Predicate = (icmp_ln222)> <Delay = 0.00>
ST_31 : Operation 638 [1/1] (0.86ns)   --->   "%icmp_ln582_1 = icmp_eq  i12 %F2_1, i12 16"   --->   Operation 638 'icmp' 'icmp_ln582_1' <Predicate = (icmp_ln222)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 639 [1/1] (0.00ns)   --->   "%trunc_ln583_1 = trunc i54 %man_V_5"   --->   Operation 639 'trunc' 'trunc_ln583_1' <Predicate = (icmp_ln222)> <Delay = 0.00>
ST_31 : Operation 640 [1/1] (0.86ns)   --->   "%icmp_ln603_1 = icmp_ult  i12 %sh_amt_1, i12 21"   --->   Operation 640 'icmp' 'icmp_ln603_1' <Predicate = (icmp_ln222)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 641 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_6)   --->   "%zext_ln586_1 = zext i32 %sext_ln581_1"   --->   Operation 641 'zext' 'zext_ln586_1' <Predicate = (icmp_ln222)> <Delay = 0.00>
ST_31 : Operation 642 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_6)   --->   "%ashr_ln586_1 = ashr i54 %man_V_5, i54 %zext_ln586_1"   --->   Operation 642 'ashr' 'ashr_ln586_1' <Predicate = (icmp_ln222)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 643 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_6)   --->   "%trunc_ln586_1 = trunc i54 %ashr_ln586_1"   --->   Operation 643 'trunc' 'trunc_ln586_1' <Predicate = (icmp_ln222)> <Delay = 0.00>
ST_31 : Operation 644 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_6)   --->   "%tmp_27 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_1, i32 63"   --->   Operation 644 'bitselect' 'tmp_27' <Predicate = (icmp_ln222)> <Delay = 0.00>
ST_31 : Operation 645 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_6)   --->   "%select_ln588_1 = select i1 %tmp_27, i21 2097151, i21 0"   --->   Operation 645 'select' 'select_ln588_1' <Predicate = (icmp_ln222)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 646 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_8)   --->   "%sext_ln581_1cast = trunc i32 %sext_ln581_1"   --->   Operation 646 'trunc' 'sext_ln581_1cast' <Predicate = (icmp_ln222)> <Delay = 0.00>
ST_31 : Operation 647 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_8)   --->   "%shl_ln604_1 = shl i21 %trunc_ln583_1, i21 %sext_ln581_1cast"   --->   Operation 647 'shl' 'shl_ln604_1' <Predicate = (icmp_ln222)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 648 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_7)   --->   "%xor_ln571_1 = xor i1 %icmp_ln571_1, i1 1"   --->   Operation 648 'xor' 'xor_ln571_1' <Predicate = (icmp_ln222)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 649 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_7)   --->   "%and_ln582_1 = and i1 %icmp_ln582_1, i1 %xor_ln571_1"   --->   Operation 649 'and' 'and_ln582_1' <Predicate = (icmp_ln222)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 650 [1/1] (0.33ns)   --->   "%or_ln582_1 = or i1 %icmp_ln571_1, i1 %icmp_ln582_1"   --->   Operation 650 'or' 'or_ln582_1' <Predicate = (icmp_ln222)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 651 [1/1] (0.00ns) (grouped into LUT with out node and_ln581_1)   --->   "%xor_ln582_1 = xor i1 %or_ln582_1, i1 1"   --->   Operation 651 'xor' 'xor_ln582_1' <Predicate = (icmp_ln222)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 652 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln581_1 = and i1 %icmp_ln581_1, i1 %xor_ln582_1"   --->   Operation 652 'and' 'and_ln581_1' <Predicate = (icmp_ln222)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 653 [1/1] (0.86ns)   --->   "%icmp_ln585_1 = icmp_ugt  i12 %sh_amt_1, i12 53"   --->   Operation 653 'icmp' 'icmp_ln585_1' <Predicate = (icmp_ln222)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 654 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_6)   --->   "%and_ln585_1 = and i1 %and_ln581_1, i1 %icmp_ln585_1"   --->   Operation 654 'and' 'and_ln585_1' <Predicate = (icmp_ln222)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 655 [1/1] (0.00ns) (grouped into LUT with out node or_ln571_2)   --->   "%or_ln581_1 = or i1 %or_ln582_1, i1 %icmp_ln581_1"   --->   Operation 655 'or' 'or_ln581_1' <Predicate = (icmp_ln222)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 656 [1/1] (0.00ns) (grouped into LUT with out node or_ln571_2)   --->   "%xor_ln581_1 = xor i1 %or_ln581_1, i1 1"   --->   Operation 656 'xor' 'xor_ln581_1' <Predicate = (icmp_ln222)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 657 [1/1] (0.00ns) (grouped into LUT with out node or_ln571_2)   --->   "%and_ln603_1 = and i1 %icmp_ln603_1, i1 %xor_ln581_1"   --->   Operation 657 'and' 'and_ln603_1' <Predicate = (icmp_ln222)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 658 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_8)   --->   "%select_ln571_5 = select i1 %icmp_ln571_1, i21 0, i21 %shl_ln604_1"   --->   Operation 658 'select' 'select_ln571_5' <Predicate = (icmp_ln222)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 659 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln571_2 = or i1 %icmp_ln571_1, i1 %and_ln603_1"   --->   Operation 659 'or' 'or_ln571_2' <Predicate = (icmp_ln222)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 660 [1/1] (1.69ns) (out node of the LUT)   --->   "%select_ln571_6 = select i1 %and_ln585_1, i21 %select_ln588_1, i21 %trunc_ln586_1"   --->   Operation 660 'select' 'select_ln571_6' <Predicate = (icmp_ln222)> <Delay = 1.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 661 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln571_7 = select i1 %and_ln582_1, i21 %trunc_ln583_1, i21 0"   --->   Operation 661 'select' 'select_ln571_7' <Predicate = (icmp_ln222)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 662 [1/1] (1.15ns) (out node of the LUT)   --->   "%select_ln571_8 = select i1 %or_ln571_2, i21 %select_ln571_5, i21 %select_ln571_6"   --->   Operation 662 'select' 'select_ln571_8' <Predicate = (icmp_ln222)> <Delay = 1.15> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 663 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_9)   --->   "%or_ln571_3 = or i1 %or_ln571_2, i1 %and_ln581_1"   --->   Operation 663 'or' 'or_ln571_3' <Predicate = (icmp_ln222)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 664 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln571_9 = select i1 %or_ln571_3, i21 %select_ln571_8, i21 %select_ln571_7"   --->   Operation 664 'select' 'select_ln571_9' <Predicate = (icmp_ln222)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 665 [1/22] (7.28ns)   --->   "%LD_2 = ddiv i64 %conv5, i64 255" [../src/hls/cnn_unoptimized.cpp:232]   --->   Operation 665 'ddiv' 'LD_2' <Predicate = (icmp_ln222)> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 666 [1/22] (7.28ns)   --->   "%LD_3 = ddiv i64 %conv7, i64 255" [../src/hls/cnn_unoptimized.cpp:233]   --->   Operation 666 'ddiv' 'LD_3' <Predicate = (icmp_ln222)> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 6.50>
ST_32 : Operation 667 [1/1] (0.00ns)   --->   "%zext_ln230 = zext i12 %i" [../src/hls/cnn_unoptimized.cpp:230]   --->   Operation 667 'zext' 'zext_ln230' <Predicate = (icmp_ln222)> <Delay = 0.00>
ST_32 : Operation 668 [1/1] (0.00ns)   --->   "%cnn_input_flat_V_addr = getelementptr i21 %cnn_input_flat_V, i64 0, i64 %zext_ln230" [../src/hls/cnn_unoptimized.cpp:230]   --->   Operation 668 'getelementptr' 'cnn_input_flat_V_addr' <Predicate = (icmp_ln222)> <Delay = 0.00>
ST_32 : Operation 669 [1/1] (1.35ns)   --->   "%store_ln230 = store i21 %select_ln571_4, i12 %cnn_input_flat_V_addr" [../src/hls/cnn_unoptimized.cpp:230]   --->   Operation 669 'store' 'store_ln230' <Predicate = (icmp_ln222)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 3600> <RAM>
ST_32 : Operation 670 [1/1] (0.00ns)   --->   "%or_ln231 = or i12 %i, i12 1" [../src/hls/cnn_unoptimized.cpp:231]   --->   Operation 670 'or' 'or_ln231' <Predicate = (icmp_ln222)> <Delay = 0.00>
ST_32 : Operation 671 [1/1] (0.00ns)   --->   "%zext_ln231 = zext i12 %or_ln231" [../src/hls/cnn_unoptimized.cpp:231]   --->   Operation 671 'zext' 'zext_ln231' <Predicate = (icmp_ln222)> <Delay = 0.00>
ST_32 : Operation 672 [1/1] (0.00ns)   --->   "%cnn_input_flat_V_addr_2 = getelementptr i21 %cnn_input_flat_V, i64 0, i64 %zext_ln231" [../src/hls/cnn_unoptimized.cpp:231]   --->   Operation 672 'getelementptr' 'cnn_input_flat_V_addr_2' <Predicate = (icmp_ln222)> <Delay = 0.00>
ST_32 : Operation 673 [1/1] (1.35ns)   --->   "%store_ln231 = store i21 %select_ln571_9, i12 %cnn_input_flat_V_addr_2" [../src/hls/cnn_unoptimized.cpp:231]   --->   Operation 673 'store' 'store_ln231' <Predicate = (icmp_ln222)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 3600> <RAM>
ST_32 : Operation 674 [1/1] (0.00ns)   --->   "%ireg_2 = bitcast i64 %LD_2"   --->   Operation 674 'bitcast' 'ireg_2' <Predicate = (icmp_ln222)> <Delay = 0.00>
ST_32 : Operation 675 [1/1] (0.00ns)   --->   "%trunc_ln555_2 = trunc i64 %ireg_2"   --->   Operation 675 'trunc' 'trunc_ln555_2' <Predicate = (icmp_ln222)> <Delay = 0.00>
ST_32 : Operation 676 [1/1] (0.00ns)   --->   "%p_Result_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_2, i32 63"   --->   Operation 676 'bitselect' 'p_Result_10' <Predicate = (icmp_ln222)> <Delay = 0.00>
ST_32 : Operation 677 [1/1] (0.00ns)   --->   "%exp_tmp_2 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_2, i32 52, i32 62"   --->   Operation 677 'partselect' 'exp_tmp_2' <Predicate = (icmp_ln222)> <Delay = 0.00>
ST_32 : Operation 678 [1/1] (0.00ns)   --->   "%zext_ln455_2 = zext i11 %exp_tmp_2"   --->   Operation 678 'zext' 'zext_ln455_2' <Predicate = (icmp_ln222)> <Delay = 0.00>
ST_32 : Operation 679 [1/1] (0.00ns)   --->   "%trunc_ln565_2 = trunc i64 %ireg_2"   --->   Operation 679 'trunc' 'trunc_ln565_2' <Predicate = (icmp_ln222)> <Delay = 0.00>
ST_32 : Operation 680 [1/1] (0.00ns)   --->   "%p_Result_11 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln565_2"   --->   Operation 680 'bitconcatenate' 'p_Result_11' <Predicate = (icmp_ln222)> <Delay = 0.00>
ST_32 : Operation 681 [1/1] (0.00ns)   --->   "%zext_ln569_2 = zext i53 %p_Result_11"   --->   Operation 681 'zext' 'zext_ln569_2' <Predicate = (icmp_ln222)> <Delay = 0.00>
ST_32 : Operation 682 [1/1] (1.32ns)   --->   "%man_V_7 = sub i54 0, i54 %zext_ln569_2"   --->   Operation 682 'sub' 'man_V_7' <Predicate = (icmp_ln222)> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 683 [1/1] (0.41ns)   --->   "%man_V_8 = select i1 %p_Result_10, i54 %man_V_7, i54 %zext_ln569_2"   --->   Operation 683 'select' 'man_V_8' <Predicate = (icmp_ln222)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 684 [1/1] (1.46ns)   --->   "%icmp_ln571_2 = icmp_eq  i63 %trunc_ln555_2, i63 0"   --->   Operation 684 'icmp' 'icmp_ln571_2' <Predicate = (icmp_ln222)> <Delay = 1.46> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 685 [1/1] (0.96ns)   --->   "%F2_2 = sub i12 1075, i12 %zext_ln455_2"   --->   Operation 685 'sub' 'F2_2' <Predicate = (icmp_ln222)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 686 [1/1] (0.86ns)   --->   "%icmp_ln581_2 = icmp_sgt  i12 %F2_2, i12 16"   --->   Operation 686 'icmp' 'icmp_ln581_2' <Predicate = (icmp_ln222)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 687 [1/1] (0.96ns)   --->   "%add_ln581_2 = add i12 %F2_2, i12 4080"   --->   Operation 687 'add' 'add_ln581_2' <Predicate = (icmp_ln222)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 688 [1/1] (0.96ns)   --->   "%sub_ln581_2 = sub i12 16, i12 %F2_2"   --->   Operation 688 'sub' 'sub_ln581_2' <Predicate = (icmp_ln222)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 689 [1/1] (0.43ns)   --->   "%sh_amt_2 = select i1 %icmp_ln581_2, i12 %add_ln581_2, i12 %sub_ln581_2"   --->   Operation 689 'select' 'sh_amt_2' <Predicate = (icmp_ln222)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 690 [1/1] (0.00ns)   --->   "%sext_ln581_2 = sext i12 %sh_amt_2"   --->   Operation 690 'sext' 'sext_ln581_2' <Predicate = (icmp_ln222)> <Delay = 0.00>
ST_32 : Operation 691 [1/1] (0.86ns)   --->   "%icmp_ln582_2 = icmp_eq  i12 %F2_2, i12 16"   --->   Operation 691 'icmp' 'icmp_ln582_2' <Predicate = (icmp_ln222)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 692 [1/1] (0.00ns)   --->   "%trunc_ln583_2 = trunc i54 %man_V_8"   --->   Operation 692 'trunc' 'trunc_ln583_2' <Predicate = (icmp_ln222)> <Delay = 0.00>
ST_32 : Operation 693 [1/1] (0.86ns)   --->   "%icmp_ln603_2 = icmp_ult  i12 %sh_amt_2, i12 21"   --->   Operation 693 'icmp' 'icmp_ln603_2' <Predicate = (icmp_ln222)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 694 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_11)   --->   "%zext_ln586_2 = zext i32 %sext_ln581_2"   --->   Operation 694 'zext' 'zext_ln586_2' <Predicate = (icmp_ln222)> <Delay = 0.00>
ST_32 : Operation 695 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_11)   --->   "%ashr_ln586_2 = ashr i54 %man_V_8, i54 %zext_ln586_2"   --->   Operation 695 'ashr' 'ashr_ln586_2' <Predicate = (icmp_ln222)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 696 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_11)   --->   "%trunc_ln586_2 = trunc i54 %ashr_ln586_2"   --->   Operation 696 'trunc' 'trunc_ln586_2' <Predicate = (icmp_ln222)> <Delay = 0.00>
ST_32 : Operation 697 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_11)   --->   "%tmp_29 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_2, i32 63"   --->   Operation 697 'bitselect' 'tmp_29' <Predicate = (icmp_ln222)> <Delay = 0.00>
ST_32 : Operation 698 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_11)   --->   "%select_ln588_2 = select i1 %tmp_29, i21 2097151, i21 0"   --->   Operation 698 'select' 'select_ln588_2' <Predicate = (icmp_ln222)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 699 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_13)   --->   "%sext_ln581_2cast = trunc i32 %sext_ln581_2"   --->   Operation 699 'trunc' 'sext_ln581_2cast' <Predicate = (icmp_ln222)> <Delay = 0.00>
ST_32 : Operation 700 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_13)   --->   "%shl_ln604_2 = shl i21 %trunc_ln583_2, i21 %sext_ln581_2cast"   --->   Operation 700 'shl' 'shl_ln604_2' <Predicate = (icmp_ln222)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 701 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_12)   --->   "%xor_ln571_2 = xor i1 %icmp_ln571_2, i1 1"   --->   Operation 701 'xor' 'xor_ln571_2' <Predicate = (icmp_ln222)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 702 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_12)   --->   "%and_ln582_2 = and i1 %icmp_ln582_2, i1 %xor_ln571_2"   --->   Operation 702 'and' 'and_ln582_2' <Predicate = (icmp_ln222)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 703 [1/1] (0.33ns)   --->   "%or_ln582_2 = or i1 %icmp_ln571_2, i1 %icmp_ln582_2"   --->   Operation 703 'or' 'or_ln582_2' <Predicate = (icmp_ln222)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 704 [1/1] (0.00ns) (grouped into LUT with out node and_ln581_2)   --->   "%xor_ln582_2 = xor i1 %or_ln582_2, i1 1"   --->   Operation 704 'xor' 'xor_ln582_2' <Predicate = (icmp_ln222)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 705 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln581_2 = and i1 %icmp_ln581_2, i1 %xor_ln582_2"   --->   Operation 705 'and' 'and_ln581_2' <Predicate = (icmp_ln222)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 706 [1/1] (0.86ns)   --->   "%icmp_ln585_2 = icmp_ugt  i12 %sh_amt_2, i12 53"   --->   Operation 706 'icmp' 'icmp_ln585_2' <Predicate = (icmp_ln222)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 707 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_11)   --->   "%and_ln585_2 = and i1 %and_ln581_2, i1 %icmp_ln585_2"   --->   Operation 707 'and' 'and_ln585_2' <Predicate = (icmp_ln222)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 708 [1/1] (0.00ns) (grouped into LUT with out node or_ln571_4)   --->   "%or_ln581_2 = or i1 %or_ln582_2, i1 %icmp_ln581_2"   --->   Operation 708 'or' 'or_ln581_2' <Predicate = (icmp_ln222)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 709 [1/1] (0.00ns) (grouped into LUT with out node or_ln571_4)   --->   "%xor_ln581_2 = xor i1 %or_ln581_2, i1 1"   --->   Operation 709 'xor' 'xor_ln581_2' <Predicate = (icmp_ln222)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 710 [1/1] (0.00ns) (grouped into LUT with out node or_ln571_4)   --->   "%and_ln603_2 = and i1 %icmp_ln603_2, i1 %xor_ln581_2"   --->   Operation 710 'and' 'and_ln603_2' <Predicate = (icmp_ln222)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 711 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_13)   --->   "%select_ln571_10 = select i1 %icmp_ln571_2, i21 0, i21 %shl_ln604_2"   --->   Operation 711 'select' 'select_ln571_10' <Predicate = (icmp_ln222)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 712 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln571_4 = or i1 %icmp_ln571_2, i1 %and_ln603_2"   --->   Operation 712 'or' 'or_ln571_4' <Predicate = (icmp_ln222)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 713 [1/1] (1.69ns) (out node of the LUT)   --->   "%select_ln571_11 = select i1 %and_ln585_2, i21 %select_ln588_2, i21 %trunc_ln586_2"   --->   Operation 713 'select' 'select_ln571_11' <Predicate = (icmp_ln222)> <Delay = 1.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 714 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln571_12 = select i1 %and_ln582_2, i21 %trunc_ln583_2, i21 0"   --->   Operation 714 'select' 'select_ln571_12' <Predicate = (icmp_ln222)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 715 [1/1] (1.15ns) (out node of the LUT)   --->   "%select_ln571_13 = select i1 %or_ln571_4, i21 %select_ln571_10, i21 %select_ln571_11"   --->   Operation 715 'select' 'select_ln571_13' <Predicate = (icmp_ln222)> <Delay = 1.15> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 716 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_14)   --->   "%or_ln571_5 = or i1 %or_ln571_4, i1 %and_ln581_2"   --->   Operation 716 'or' 'or_ln571_5' <Predicate = (icmp_ln222)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 717 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln571_14 = select i1 %or_ln571_5, i21 %select_ln571_13, i21 %select_ln571_12"   --->   Operation 717 'select' 'select_ln571_14' <Predicate = (icmp_ln222)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 718 [1/1] (0.00ns)   --->   "%or_ln232 = or i12 %i, i12 2" [../src/hls/cnn_unoptimized.cpp:232]   --->   Operation 718 'or' 'or_ln232' <Predicate = (icmp_ln222)> <Delay = 0.00>
ST_32 : Operation 719 [1/1] (0.00ns)   --->   "%ireg_3 = bitcast i64 %LD_3"   --->   Operation 719 'bitcast' 'ireg_3' <Predicate = (icmp_ln222)> <Delay = 0.00>
ST_32 : Operation 720 [1/1] (0.00ns)   --->   "%trunc_ln555_3 = trunc i64 %ireg_3"   --->   Operation 720 'trunc' 'trunc_ln555_3' <Predicate = (icmp_ln222)> <Delay = 0.00>
ST_32 : Operation 721 [1/1] (0.00ns)   --->   "%p_Result_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_3, i32 63"   --->   Operation 721 'bitselect' 'p_Result_12' <Predicate = (icmp_ln222)> <Delay = 0.00>
ST_32 : Operation 722 [1/1] (0.00ns)   --->   "%exp_tmp_3 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_3, i32 52, i32 62"   --->   Operation 722 'partselect' 'exp_tmp_3' <Predicate = (icmp_ln222)> <Delay = 0.00>
ST_32 : Operation 723 [1/1] (0.00ns)   --->   "%zext_ln455_3 = zext i11 %exp_tmp_3"   --->   Operation 723 'zext' 'zext_ln455_3' <Predicate = (icmp_ln222)> <Delay = 0.00>
ST_32 : Operation 724 [1/1] (0.00ns)   --->   "%trunc_ln565_3 = trunc i64 %ireg_3"   --->   Operation 724 'trunc' 'trunc_ln565_3' <Predicate = (icmp_ln222)> <Delay = 0.00>
ST_32 : Operation 725 [1/1] (0.00ns)   --->   "%p_Result_13 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln565_3"   --->   Operation 725 'bitconcatenate' 'p_Result_13' <Predicate = (icmp_ln222)> <Delay = 0.00>
ST_32 : Operation 726 [1/1] (0.00ns)   --->   "%zext_ln569_3 = zext i53 %p_Result_13"   --->   Operation 726 'zext' 'zext_ln569_3' <Predicate = (icmp_ln222)> <Delay = 0.00>
ST_32 : Operation 727 [1/1] (1.32ns)   --->   "%man_V_10 = sub i54 0, i54 %zext_ln569_3"   --->   Operation 727 'sub' 'man_V_10' <Predicate = (icmp_ln222)> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 728 [1/1] (0.41ns)   --->   "%man_V_11 = select i1 %p_Result_12, i54 %man_V_10, i54 %zext_ln569_3"   --->   Operation 728 'select' 'man_V_11' <Predicate = (icmp_ln222)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 729 [1/1] (1.46ns)   --->   "%icmp_ln571_3 = icmp_eq  i63 %trunc_ln555_3, i63 0"   --->   Operation 729 'icmp' 'icmp_ln571_3' <Predicate = (icmp_ln222)> <Delay = 1.46> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 730 [1/1] (0.96ns)   --->   "%F2_3 = sub i12 1075, i12 %zext_ln455_3"   --->   Operation 730 'sub' 'F2_3' <Predicate = (icmp_ln222)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 731 [1/1] (0.86ns)   --->   "%icmp_ln581_3 = icmp_sgt  i12 %F2_3, i12 16"   --->   Operation 731 'icmp' 'icmp_ln581_3' <Predicate = (icmp_ln222)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 732 [1/1] (0.96ns)   --->   "%add_ln581_3 = add i12 %F2_3, i12 4080"   --->   Operation 732 'add' 'add_ln581_3' <Predicate = (icmp_ln222)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 733 [1/1] (0.96ns)   --->   "%sub_ln581_3 = sub i12 16, i12 %F2_3"   --->   Operation 733 'sub' 'sub_ln581_3' <Predicate = (icmp_ln222)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 734 [1/1] (0.43ns)   --->   "%sh_amt_3 = select i1 %icmp_ln581_3, i12 %add_ln581_3, i12 %sub_ln581_3"   --->   Operation 734 'select' 'sh_amt_3' <Predicate = (icmp_ln222)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 735 [1/1] (0.00ns)   --->   "%sext_ln581_3 = sext i12 %sh_amt_3"   --->   Operation 735 'sext' 'sext_ln581_3' <Predicate = (icmp_ln222)> <Delay = 0.00>
ST_32 : Operation 736 [1/1] (0.86ns)   --->   "%icmp_ln582_3 = icmp_eq  i12 %F2_3, i12 16"   --->   Operation 736 'icmp' 'icmp_ln582_3' <Predicate = (icmp_ln222)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 737 [1/1] (0.00ns)   --->   "%trunc_ln583_3 = trunc i54 %man_V_11"   --->   Operation 737 'trunc' 'trunc_ln583_3' <Predicate = (icmp_ln222)> <Delay = 0.00>
ST_32 : Operation 738 [1/1] (0.86ns)   --->   "%icmp_ln603_3 = icmp_ult  i12 %sh_amt_3, i12 21"   --->   Operation 738 'icmp' 'icmp_ln603_3' <Predicate = (icmp_ln222)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 739 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_16)   --->   "%zext_ln586_3 = zext i32 %sext_ln581_3"   --->   Operation 739 'zext' 'zext_ln586_3' <Predicate = (icmp_ln222)> <Delay = 0.00>
ST_32 : Operation 740 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_16)   --->   "%ashr_ln586_3 = ashr i54 %man_V_11, i54 %zext_ln586_3"   --->   Operation 740 'ashr' 'ashr_ln586_3' <Predicate = (icmp_ln222)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 741 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_16)   --->   "%trunc_ln586_3 = trunc i54 %ashr_ln586_3"   --->   Operation 741 'trunc' 'trunc_ln586_3' <Predicate = (icmp_ln222)> <Delay = 0.00>
ST_32 : Operation 742 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_16)   --->   "%tmp_31 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_3, i32 63"   --->   Operation 742 'bitselect' 'tmp_31' <Predicate = (icmp_ln222)> <Delay = 0.00>
ST_32 : Operation 743 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_16)   --->   "%select_ln588_3 = select i1 %tmp_31, i21 2097151, i21 0"   --->   Operation 743 'select' 'select_ln588_3' <Predicate = (icmp_ln222)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 744 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_18)   --->   "%sext_ln581_3cast = trunc i32 %sext_ln581_3"   --->   Operation 744 'trunc' 'sext_ln581_3cast' <Predicate = (icmp_ln222)> <Delay = 0.00>
ST_32 : Operation 745 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_18)   --->   "%shl_ln604_3 = shl i21 %trunc_ln583_3, i21 %sext_ln581_3cast"   --->   Operation 745 'shl' 'shl_ln604_3' <Predicate = (icmp_ln222)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 746 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_17)   --->   "%xor_ln571_3 = xor i1 %icmp_ln571_3, i1 1"   --->   Operation 746 'xor' 'xor_ln571_3' <Predicate = (icmp_ln222)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 747 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_17)   --->   "%and_ln582_3 = and i1 %icmp_ln582_3, i1 %xor_ln571_3"   --->   Operation 747 'and' 'and_ln582_3' <Predicate = (icmp_ln222)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 748 [1/1] (0.33ns)   --->   "%or_ln582_3 = or i1 %icmp_ln571_3, i1 %icmp_ln582_3"   --->   Operation 748 'or' 'or_ln582_3' <Predicate = (icmp_ln222)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 749 [1/1] (0.00ns) (grouped into LUT with out node and_ln581_3)   --->   "%xor_ln582_3 = xor i1 %or_ln582_3, i1 1"   --->   Operation 749 'xor' 'xor_ln582_3' <Predicate = (icmp_ln222)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 750 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln581_3 = and i1 %icmp_ln581_3, i1 %xor_ln582_3"   --->   Operation 750 'and' 'and_ln581_3' <Predicate = (icmp_ln222)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 751 [1/1] (0.86ns)   --->   "%icmp_ln585_3 = icmp_ugt  i12 %sh_amt_3, i12 53"   --->   Operation 751 'icmp' 'icmp_ln585_3' <Predicate = (icmp_ln222)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 752 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_16)   --->   "%and_ln585_3 = and i1 %and_ln581_3, i1 %icmp_ln585_3"   --->   Operation 752 'and' 'and_ln585_3' <Predicate = (icmp_ln222)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 753 [1/1] (0.00ns) (grouped into LUT with out node or_ln571_6)   --->   "%or_ln581_3 = or i1 %or_ln582_3, i1 %icmp_ln581_3"   --->   Operation 753 'or' 'or_ln581_3' <Predicate = (icmp_ln222)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 754 [1/1] (0.00ns) (grouped into LUT with out node or_ln571_6)   --->   "%xor_ln581_3 = xor i1 %or_ln581_3, i1 1"   --->   Operation 754 'xor' 'xor_ln581_3' <Predicate = (icmp_ln222)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 755 [1/1] (0.00ns) (grouped into LUT with out node or_ln571_6)   --->   "%and_ln603_3 = and i1 %icmp_ln603_3, i1 %xor_ln581_3"   --->   Operation 755 'and' 'and_ln603_3' <Predicate = (icmp_ln222)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 756 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_18)   --->   "%select_ln571_15 = select i1 %icmp_ln571_3, i21 0, i21 %shl_ln604_3"   --->   Operation 756 'select' 'select_ln571_15' <Predicate = (icmp_ln222)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 757 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln571_6 = or i1 %icmp_ln571_3, i1 %and_ln603_3"   --->   Operation 757 'or' 'or_ln571_6' <Predicate = (icmp_ln222)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 758 [1/1] (1.69ns) (out node of the LUT)   --->   "%select_ln571_16 = select i1 %and_ln585_3, i21 %select_ln588_3, i21 %trunc_ln586_3"   --->   Operation 758 'select' 'select_ln571_16' <Predicate = (icmp_ln222)> <Delay = 1.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 759 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln571_17 = select i1 %and_ln582_3, i21 %trunc_ln583_3, i21 0"   --->   Operation 759 'select' 'select_ln571_17' <Predicate = (icmp_ln222)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 760 [1/1] (1.15ns) (out node of the LUT)   --->   "%select_ln571_18 = select i1 %or_ln571_6, i21 %select_ln571_15, i21 %select_ln571_16"   --->   Operation 760 'select' 'select_ln571_18' <Predicate = (icmp_ln222)> <Delay = 1.15> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 761 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_19)   --->   "%or_ln571_7 = or i1 %or_ln571_6, i1 %and_ln581_3"   --->   Operation 761 'or' 'or_ln571_7' <Predicate = (icmp_ln222)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 762 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln571_19 = select i1 %or_ln571_7, i21 %select_ln571_18, i21 %select_ln571_17"   --->   Operation 762 'select' 'select_ln571_19' <Predicate = (icmp_ln222)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 763 [1/1] (0.00ns)   --->   "%or_ln233 = or i12 %i, i12 3" [../src/hls/cnn_unoptimized.cpp:233]   --->   Operation 763 'or' 'or_ln233' <Predicate = (icmp_ln222)> <Delay = 0.00>

State 33 <SV = 32> <Delay = 1.35>
ST_33 : Operation 764 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14"   --->   Operation 764 'specloopname' 'specloopname_ln0' <Predicate = (icmp_ln222)> <Delay = 0.00>
ST_33 : Operation 765 [1/1] (0.00ns)   --->   "%zext_ln232 = zext i12 %or_ln232" [../src/hls/cnn_unoptimized.cpp:232]   --->   Operation 765 'zext' 'zext_ln232' <Predicate = (icmp_ln222)> <Delay = 0.00>
ST_33 : Operation 766 [1/1] (0.00ns)   --->   "%cnn_input_flat_V_addr_3 = getelementptr i21 %cnn_input_flat_V, i64 0, i64 %zext_ln232" [../src/hls/cnn_unoptimized.cpp:232]   --->   Operation 766 'getelementptr' 'cnn_input_flat_V_addr_3' <Predicate = (icmp_ln222)> <Delay = 0.00>
ST_33 : Operation 767 [1/1] (1.35ns)   --->   "%store_ln232 = store i21 %select_ln571_14, i12 %cnn_input_flat_V_addr_3" [../src/hls/cnn_unoptimized.cpp:232]   --->   Operation 767 'store' 'store_ln232' <Predicate = (icmp_ln222)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 3600> <RAM>
ST_33 : Operation 768 [1/1] (0.00ns)   --->   "%zext_ln233 = zext i12 %or_ln233" [../src/hls/cnn_unoptimized.cpp:233]   --->   Operation 768 'zext' 'zext_ln233' <Predicate = (icmp_ln222)> <Delay = 0.00>
ST_33 : Operation 769 [1/1] (0.00ns)   --->   "%cnn_input_flat_V_addr_4 = getelementptr i21 %cnn_input_flat_V, i64 0, i64 %zext_ln233" [../src/hls/cnn_unoptimized.cpp:233]   --->   Operation 769 'getelementptr' 'cnn_input_flat_V_addr_4' <Predicate = (icmp_ln222)> <Delay = 0.00>
ST_33 : Operation 770 [1/1] (1.35ns)   --->   "%store_ln233 = store i21 %select_ln571_19, i12 %cnn_input_flat_V_addr_4" [../src/hls/cnn_unoptimized.cpp:233]   --->   Operation 770 'store' 'store_ln233' <Predicate = (icmp_ln222)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 3600> <RAM>
ST_33 : Operation 771 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 771 'br' 'br_ln0' <Predicate = (icmp_ln222)> <Delay = 0.00>

State 34 <SV = 2> <Delay = 0.48>
ST_34 : Operation 772 [1/1] (0.48ns)   --->   "%br_ln124 = br void %.preheader32" [../src/hls/cnn_unoptimized.cpp:124]   --->   Operation 772 'br' 'br_ln124' <Predicate = true> <Delay = 0.48>

State 35 <SV = 3> <Delay = 0.96>
ST_35 : Operation 773 [1/1] (0.00ns)   --->   "%i_1 = phi i6 %add_ln121, void, i6 0, void %.preheader32.preheader" [../src/hls/cnn_unoptimized.cpp:121]   --->   Operation 773 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 774 [1/1] (0.88ns)   --->   "%add_ln121 = add i6 %i_1, i6 1" [../src/hls/cnn_unoptimized.cpp:121]   --->   Operation 774 'add' 'add_ln121' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 775 [1/1] (0.00ns)   --->   "%tmp_20 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %i_1, i6 0" [../src/hls/cnn_unoptimized.cpp:124]   --->   Operation 775 'bitconcatenate' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 776 [1/1] (0.00ns)   --->   "%tmp_21 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %i_1, i2 0" [../src/hls/cnn_unoptimized.cpp:124]   --->   Operation 776 'bitconcatenate' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 777 [1/1] (0.00ns)   --->   "%zext_ln124 = zext i8 %tmp_21" [../src/hls/cnn_unoptimized.cpp:124]   --->   Operation 777 'zext' 'zext_ln124' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 778 [1/1] (0.96ns)   --->   "%sub_ln124 = sub i12 %tmp_20, i12 %zext_ln124" [../src/hls/cnn_unoptimized.cpp:124]   --->   Operation 778 'sub' 'sub_ln124' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 779 [1/1] (0.87ns)   --->   "%icmp_ln121 = icmp_eq  i6 %i_1, i6 60" [../src/hls/cnn_unoptimized.cpp:121]   --->   Operation 779 'icmp' 'icmp_ln121' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 780 [1/1] (0.00ns)   --->   "%empty_49 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 60, i64 60, i64 60"   --->   Operation 780 'speclooptripcount' 'empty_49' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 781 [1/1] (0.00ns)   --->   "%br_ln121 = br i1 %icmp_ln121, void %.split110, void %_Z14array_1d_to_3dILt60ELt60ELt1EEvRAmlmlT_T0_T1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT__AT0__AT1__S3_.exit.preheader.preheader" [../src/hls/cnn_unoptimized.cpp:121]   --->   Operation 781 'br' 'br_ln121' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 782 [1/1] (0.00ns)   --->   "%specloopname_ln121 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [../src/hls/cnn_unoptimized.cpp:121]   --->   Operation 782 'specloopname' 'specloopname_ln121' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_35 : Operation 783 [1/1] (0.48ns)   --->   "%br_ln122 = br void" [../src/hls/cnn_unoptimized.cpp:122]   --->   Operation 783 'br' 'br_ln122' <Predicate = (!icmp_ln121)> <Delay = 0.48>
ST_35 : Operation 784 [1/1] (0.48ns)   --->   "%br_ln27 = br void %_Z14array_1d_to_3dILt60ELt60ELt1EEvRAmlmlT_T0_T1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT__AT0__AT1__S3_.exit.preheader" [../src/hls/cnn_unoptimized.cpp:27]   --->   Operation 784 'br' 'br_ln27' <Predicate = (icmp_ln121)> <Delay = 0.48>

State 36 <SV = 4> <Delay = 2.31>
ST_36 : Operation 785 [1/1] (0.00ns)   --->   "%ii = phi i6 %add_ln122, void %.split108, i6 0, void %.split110" [../src/hls/cnn_unoptimized.cpp:122]   --->   Operation 785 'phi' 'ii' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 786 [1/1] (0.88ns)   --->   "%add_ln122 = add i6 %ii, i6 1" [../src/hls/cnn_unoptimized.cpp:122]   --->   Operation 786 'add' 'add_ln122' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 787 [1/1] (0.00ns)   --->   "%zext_ln124_1 = zext i6 %ii" [../src/hls/cnn_unoptimized.cpp:124]   --->   Operation 787 'zext' 'zext_ln124_1' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 788 [1/1] (0.96ns)   --->   "%add_ln124 = add i12 %sub_ln124, i12 %zext_ln124_1" [../src/hls/cnn_unoptimized.cpp:124]   --->   Operation 788 'add' 'add_ln124' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 789 [1/1] (0.00ns)   --->   "%zext_ln124_2 = zext i12 %add_ln124" [../src/hls/cnn_unoptimized.cpp:124]   --->   Operation 789 'zext' 'zext_ln124_2' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 790 [1/1] (0.00ns)   --->   "%cnn_input_V_0_addr = getelementptr i21 %cnn_input_V_0, i64 0, i64 %zext_ln124_2" [../src/hls/cnn_unoptimized.cpp:124]   --->   Operation 790 'getelementptr' 'cnn_input_V_0_addr' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 791 [1/1] (0.87ns)   --->   "%icmp_ln122 = icmp_eq  i6 %ii, i6 60" [../src/hls/cnn_unoptimized.cpp:122]   --->   Operation 791 'icmp' 'icmp_ln122' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 792 [1/1] (0.00ns)   --->   "%empty_50 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 60, i64 60, i64 60"   --->   Operation 792 'speclooptripcount' 'empty_50' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 793 [1/1] (0.00ns)   --->   "%br_ln122 = br i1 %icmp_ln122, void %.split108, void" [../src/hls/cnn_unoptimized.cpp:122]   --->   Operation 793 'br' 'br_ln122' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 794 [1/1] (0.00ns)   --->   "%cnn_input_flat_V_addr_1 = getelementptr i21 %cnn_input_flat_V, i64 0, i64 %zext_ln124_2" [../src/hls/cnn_unoptimized.cpp:124]   --->   Operation 794 'getelementptr' 'cnn_input_flat_V_addr_1' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_36 : Operation 795 [2/2] (1.35ns)   --->   "%cnn_input_flat_V_load = load i12 %cnn_input_flat_V_addr_1" [../src/hls/cnn_unoptimized.cpp:124]   --->   Operation 795 'load' 'cnn_input_flat_V_load' <Predicate = (!icmp_ln122)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 3600> <RAM>
ST_36 : Operation 796 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader32"   --->   Operation 796 'br' 'br_ln0' <Predicate = (icmp_ln122)> <Delay = 0.00>

State 37 <SV = 5> <Delay = 2.70>
ST_37 : Operation 797 [1/1] (0.00ns)   --->   "%specloopname_ln122 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [../src/hls/cnn_unoptimized.cpp:122]   --->   Operation 797 'specloopname' 'specloopname_ln122' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 798 [1/2] (1.35ns)   --->   "%cnn_input_flat_V_load = load i12 %cnn_input_flat_V_addr_1" [../src/hls/cnn_unoptimized.cpp:124]   --->   Operation 798 'load' 'cnn_input_flat_V_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 3600> <RAM>
ST_37 : Operation 799 [1/1] (1.35ns)   --->   "%store_ln124 = store i21 %cnn_input_flat_V_load, i12 %cnn_input_V_0_addr" [../src/hls/cnn_unoptimized.cpp:124]   --->   Operation 799 'store' 'store_ln124' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 3600> <RAM>
ST_37 : Operation 800 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 800 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 38 <SV = 4> <Delay = 2.41>
ST_38 : Operation 801 [1/1] (0.00ns)   --->   "%indvar_flatten10 = phi i12 %add_ln27_3, void, i12 0, void %_Z14array_1d_to_3dILt60ELt60ELt1EEvRAmlmlT_T0_T1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT__AT0__AT1__S3_.exit.preheader.preheader" [../src/hls/cnn_unoptimized.cpp:27]   --->   Operation 801 'phi' 'indvar_flatten10' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 802 [1/1] (0.00ns)   --->   "%i_2 = phi i6 %select_ln27_2, void, i6 1, void %_Z14array_1d_to_3dILt60ELt60ELt1EEvRAmlmlT_T0_T1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT__AT0__AT1__S3_.exit.preheader.preheader" [../src/hls/cnn_unoptimized.cpp:27]   --->   Operation 802 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 803 [1/1] (0.00ns)   --->   "%ii_1 = phi i6 %add_ln30, void, i6 1, void %_Z14array_1d_to_3dILt60ELt60ELt1EEvRAmlmlT_T0_T1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT__AT0__AT1__S3_.exit.preheader.preheader" [../src/hls/cnn_unoptimized.cpp:30]   --->   Operation 803 'phi' 'ii_1' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 804 [1/1] (0.96ns)   --->   "%add_ln27_3 = add i12 %indvar_flatten10, i12 1" [../src/hls/cnn_unoptimized.cpp:27]   --->   Operation 804 'add' 'add_ln27_3' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 805 [1/1] (0.86ns)   --->   "%icmp_ln27 = icmp_eq  i12 %indvar_flatten10, i12 3364" [../src/hls/cnn_unoptimized.cpp:27]   --->   Operation 805 'icmp' 'icmp_ln27' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 806 [1/1] (0.00ns)   --->   "%br_ln27 = br i1 %icmp_ln27, void %_Z14array_1d_to_3dILt60ELt60ELt1EEvRAmlmlT_T0_T1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT__AT0__AT1__S3_.exit, void %_Z6conv2dILt60ELt60ELt1ELt3ELt3ELt1ELt32ELt32ELt58ELt58ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit.preheader.preheader" [../src/hls/cnn_unoptimized.cpp:27]   --->   Operation 806 'br' 'br_ln27' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 807 [1/1] (0.88ns)   --->   "%add_ln27 = add i6 %i_2, i6 1" [../src/hls/cnn_unoptimized.cpp:27]   --->   Operation 807 'add' 'add_ln27' <Predicate = (!icmp_ln27)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 808 [1/1] (0.87ns)   --->   "%icmp_ln30 = icmp_eq  i6 %ii_1, i6 59" [../src/hls/cnn_unoptimized.cpp:30]   --->   Operation 808 'icmp' 'icmp_ln30' <Predicate = (!icmp_ln27)> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 809 [1/1] (0.44ns)   --->   "%select_ln27 = select i1 %icmp_ln30, i6 1, i6 %ii_1" [../src/hls/cnn_unoptimized.cpp:27]   --->   Operation 809 'select' 'select_ln27' <Predicate = (!icmp_ln27)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 810 [1/1] (0.88ns)   --->   "%empty_58 = add i6 %i_2, i6 63" [../src/hls/cnn_unoptimized.cpp:27]   --->   Operation 810 'add' 'empty_58' <Predicate = (!icmp_ln27)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 811 [1/1] (0.44ns)   --->   "%select_ln27_1 = select i1 %icmp_ln30, i6 %i_2, i6 %empty_58" [../src/hls/cnn_unoptimized.cpp:27]   --->   Operation 811 'select' 'select_ln27_1' <Predicate = (!icmp_ln27)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 812 [1/1] (0.00ns)   --->   "%zext_ln727 = zext i6 %select_ln27_1"   --->   Operation 812 'zext' 'zext_ln727' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_38 : Operation 813 [3/3] (1.08ns) (grouped into DSP with root node add_ln727)   --->   "%mul_ln727 = mul i12 %zext_ln727, i12 58"   --->   Operation 813 'mul' 'mul_ln727' <Predicate = (!icmp_ln27)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 814 [1/1] (0.44ns)   --->   "%select_ln27_2 = select i1 %icmp_ln30, i6 %add_ln27, i6 %i_2" [../src/hls/cnn_unoptimized.cpp:27]   --->   Operation 814 'select' 'select_ln27_2' <Predicate = (!icmp_ln27)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 815 [1/1] (0.48ns)   --->   "%br_ln74 = br void %_Z6conv2dILt60ELt60ELt1ELt3ELt3ELt1ELt32ELt32ELt58ELt58ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit.preheader" [../src/hls/cnn_unoptimized.cpp:74]   --->   Operation 815 'br' 'br_ln74' <Predicate = (icmp_ln27)> <Delay = 0.48>

State 39 <SV = 5> <Delay = 1.08>
ST_39 : Operation 816 [2/3] (1.08ns) (grouped into DSP with root node add_ln727)   --->   "%mul_ln727 = mul i12 %zext_ln727, i12 58"   --->   Operation 816 'mul' 'mul_ln727' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 40 <SV = 6> <Delay = 1.71>
ST_40 : Operation 817 [1/3] (0.00ns) (grouped into DSP with root node add_ln727)   --->   "%mul_ln727 = mul i12 %zext_ln727, i12 58"   --->   Operation 817 'mul' 'mul_ln727' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 818 [1/1] (0.88ns)   --->   "%empty_59 = add i6 %select_ln27, i6 63" [../src/hls/cnn_unoptimized.cpp:27]   --->   Operation 818 'add' 'empty_59' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 819 [1/1] (0.00ns)   --->   "%zext_ln727_1 = zext i6 %empty_59"   --->   Operation 819 'zext' 'zext_ln727_1' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 820 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln727 = add i12 %mul_ln727, i12 %zext_ln727_1"   --->   Operation 820 'add' 'add_ln727' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 41 <SV = 7> <Delay = 0.83>
ST_41 : Operation 821 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @conv2d1_conv2d2_str"   --->   Operation 821 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 822 [1/1] (0.00ns)   --->   "%empty_57 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 3364, i64 3364, i64 3364"   --->   Operation 822 'speclooptripcount' 'empty_57' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 823 [1/1] (0.00ns)   --->   "%specloopname_ln30 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16" [../src/hls/cnn_unoptimized.cpp:30]   --->   Operation 823 'specloopname' 'specloopname_ln30' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 824 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln727 = add i12 %mul_ln727, i12 %zext_ln727_1"   --->   Operation 824 'add' 'add_ln727' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 825 [1/1] (0.00ns)   --->   "%tmp_32 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i12.i5, i12 %add_ln727, i5 0"   --->   Operation 825 'bitconcatenate' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 826 [1/1] (0.00ns)   --->   "%zext_ln727_2 = zext i17 %tmp_32"   --->   Operation 826 'zext' 'zext_ln727_2' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 827 [1/1] (0.00ns)   --->   "%layer_2_out_V_addr_6 = getelementptr i21 %layer_2_out_V, i64 0, i64 %zext_ln727_2"   --->   Operation 827 'getelementptr' 'layer_2_out_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 828 [1/1] (0.00ns)   --->   "%or_ln727 = or i17 %tmp_32, i17 1"   --->   Operation 828 'or' 'or_ln727' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 829 [1/1] (0.00ns)   --->   "%zext_ln727_3 = zext i17 %or_ln727"   --->   Operation 829 'zext' 'zext_ln727_3' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 830 [1/1] (0.00ns)   --->   "%layer_2_out_V_addr_7 = getelementptr i21 %layer_2_out_V, i64 0, i64 %zext_ln727_3"   --->   Operation 830 'getelementptr' 'layer_2_out_V_addr_7' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 831 [1/1] (0.00ns)   --->   "%or_ln727_1 = or i17 %tmp_32, i17 2"   --->   Operation 831 'or' 'or_ln727_1' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 832 [1/1] (0.00ns)   --->   "%zext_ln727_4 = zext i17 %or_ln727_1"   --->   Operation 832 'zext' 'zext_ln727_4' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 833 [1/1] (0.00ns)   --->   "%layer_2_out_V_addr_8 = getelementptr i21 %layer_2_out_V, i64 0, i64 %zext_ln727_4"   --->   Operation 833 'getelementptr' 'layer_2_out_V_addr_8' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 834 [1/1] (0.00ns)   --->   "%or_ln727_2 = or i17 %tmp_32, i17 3"   --->   Operation 834 'or' 'or_ln727_2' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 835 [1/1] (0.00ns)   --->   "%zext_ln727_5 = zext i17 %or_ln727_2"   --->   Operation 835 'zext' 'zext_ln727_5' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 836 [1/1] (0.00ns)   --->   "%layer_2_out_V_addr_9 = getelementptr i21 %layer_2_out_V, i64 0, i64 %zext_ln727_5"   --->   Operation 836 'getelementptr' 'layer_2_out_V_addr_9' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 837 [1/1] (0.00ns)   --->   "%or_ln727_3 = or i17 %tmp_32, i17 4"   --->   Operation 837 'or' 'or_ln727_3' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 838 [1/1] (0.00ns)   --->   "%zext_ln727_6 = zext i17 %or_ln727_3"   --->   Operation 838 'zext' 'zext_ln727_6' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 839 [1/1] (0.00ns)   --->   "%layer_2_out_V_addr_10 = getelementptr i21 %layer_2_out_V, i64 0, i64 %zext_ln727_6"   --->   Operation 839 'getelementptr' 'layer_2_out_V_addr_10' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 840 [1/1] (0.00ns)   --->   "%or_ln727_4 = or i17 %tmp_32, i17 5"   --->   Operation 840 'or' 'or_ln727_4' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 841 [1/1] (0.00ns)   --->   "%zext_ln727_7 = zext i17 %or_ln727_4"   --->   Operation 841 'zext' 'zext_ln727_7' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 842 [1/1] (0.00ns)   --->   "%layer_2_out_V_addr_11 = getelementptr i21 %layer_2_out_V, i64 0, i64 %zext_ln727_7"   --->   Operation 842 'getelementptr' 'layer_2_out_V_addr_11' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 843 [1/1] (0.00ns)   --->   "%or_ln727_5 = or i17 %tmp_32, i17 6"   --->   Operation 843 'or' 'or_ln727_5' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 844 [1/1] (0.00ns)   --->   "%zext_ln727_8 = zext i17 %or_ln727_5"   --->   Operation 844 'zext' 'zext_ln727_8' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 845 [1/1] (0.00ns)   --->   "%layer_2_out_V_addr_12 = getelementptr i21 %layer_2_out_V, i64 0, i64 %zext_ln727_8"   --->   Operation 845 'getelementptr' 'layer_2_out_V_addr_12' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 846 [1/1] (0.00ns)   --->   "%or_ln727_6 = or i17 %tmp_32, i17 7"   --->   Operation 846 'or' 'or_ln727_6' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 847 [1/1] (0.00ns)   --->   "%zext_ln727_9 = zext i17 %or_ln727_6"   --->   Operation 847 'zext' 'zext_ln727_9' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 848 [1/1] (0.00ns)   --->   "%layer_2_out_V_addr_13 = getelementptr i21 %layer_2_out_V, i64 0, i64 %zext_ln727_9"   --->   Operation 848 'getelementptr' 'layer_2_out_V_addr_13' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 849 [1/1] (0.00ns)   --->   "%or_ln727_7 = or i17 %tmp_32, i17 8"   --->   Operation 849 'or' 'or_ln727_7' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 850 [1/1] (0.00ns)   --->   "%zext_ln727_10 = zext i17 %or_ln727_7"   --->   Operation 850 'zext' 'zext_ln727_10' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 851 [1/1] (0.00ns)   --->   "%layer_2_out_V_addr_14 = getelementptr i21 %layer_2_out_V, i64 0, i64 %zext_ln727_10"   --->   Operation 851 'getelementptr' 'layer_2_out_V_addr_14' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 852 [1/1] (0.00ns)   --->   "%or_ln727_8 = or i17 %tmp_32, i17 9"   --->   Operation 852 'or' 'or_ln727_8' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 853 [1/1] (0.00ns)   --->   "%zext_ln727_11 = zext i17 %or_ln727_8"   --->   Operation 853 'zext' 'zext_ln727_11' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 854 [1/1] (0.00ns)   --->   "%layer_2_out_V_addr_15 = getelementptr i21 %layer_2_out_V, i64 0, i64 %zext_ln727_11"   --->   Operation 854 'getelementptr' 'layer_2_out_V_addr_15' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 855 [1/1] (0.00ns)   --->   "%or_ln727_9 = or i17 %tmp_32, i17 10"   --->   Operation 855 'or' 'or_ln727_9' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 856 [1/1] (0.00ns)   --->   "%zext_ln727_12 = zext i17 %or_ln727_9"   --->   Operation 856 'zext' 'zext_ln727_12' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 857 [1/1] (0.00ns)   --->   "%layer_2_out_V_addr_16 = getelementptr i21 %layer_2_out_V, i64 0, i64 %zext_ln727_12"   --->   Operation 857 'getelementptr' 'layer_2_out_V_addr_16' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 858 [1/1] (0.00ns)   --->   "%or_ln727_10 = or i17 %tmp_32, i17 11"   --->   Operation 858 'or' 'or_ln727_10' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 859 [1/1] (0.00ns)   --->   "%zext_ln727_13 = zext i17 %or_ln727_10"   --->   Operation 859 'zext' 'zext_ln727_13' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 860 [1/1] (0.00ns)   --->   "%layer_2_out_V_addr_17 = getelementptr i21 %layer_2_out_V, i64 0, i64 %zext_ln727_13"   --->   Operation 860 'getelementptr' 'layer_2_out_V_addr_17' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 861 [1/1] (0.00ns)   --->   "%or_ln727_11 = or i17 %tmp_32, i17 12"   --->   Operation 861 'or' 'or_ln727_11' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 862 [1/1] (0.00ns)   --->   "%zext_ln727_14 = zext i17 %or_ln727_11"   --->   Operation 862 'zext' 'zext_ln727_14' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 863 [1/1] (0.00ns)   --->   "%layer_2_out_V_addr_18 = getelementptr i21 %layer_2_out_V, i64 0, i64 %zext_ln727_14"   --->   Operation 863 'getelementptr' 'layer_2_out_V_addr_18' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 864 [1/1] (0.00ns)   --->   "%or_ln727_12 = or i17 %tmp_32, i17 13"   --->   Operation 864 'or' 'or_ln727_12' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 865 [1/1] (0.00ns)   --->   "%zext_ln727_15 = zext i17 %or_ln727_12"   --->   Operation 865 'zext' 'zext_ln727_15' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 866 [1/1] (0.00ns)   --->   "%layer_2_out_V_addr_19 = getelementptr i21 %layer_2_out_V, i64 0, i64 %zext_ln727_15"   --->   Operation 866 'getelementptr' 'layer_2_out_V_addr_19' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 867 [1/1] (0.00ns)   --->   "%or_ln727_13 = or i17 %tmp_32, i17 14"   --->   Operation 867 'or' 'or_ln727_13' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 868 [1/1] (0.00ns)   --->   "%zext_ln727_16 = zext i17 %or_ln727_13"   --->   Operation 868 'zext' 'zext_ln727_16' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 869 [1/1] (0.00ns)   --->   "%layer_2_out_V_addr_20 = getelementptr i21 %layer_2_out_V, i64 0, i64 %zext_ln727_16"   --->   Operation 869 'getelementptr' 'layer_2_out_V_addr_20' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 870 [1/1] (0.00ns)   --->   "%or_ln727_14 = or i17 %tmp_32, i17 15"   --->   Operation 870 'or' 'or_ln727_14' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 871 [1/1] (0.00ns)   --->   "%zext_ln727_17 = zext i17 %or_ln727_14"   --->   Operation 871 'zext' 'zext_ln727_17' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 872 [1/1] (0.00ns)   --->   "%layer_2_out_V_addr_21 = getelementptr i21 %layer_2_out_V, i64 0, i64 %zext_ln727_17"   --->   Operation 872 'getelementptr' 'layer_2_out_V_addr_21' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 873 [1/1] (0.00ns)   --->   "%or_ln727_15 = or i17 %tmp_32, i17 16"   --->   Operation 873 'or' 'or_ln727_15' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 874 [1/1] (0.00ns)   --->   "%zext_ln727_18 = zext i17 %or_ln727_15"   --->   Operation 874 'zext' 'zext_ln727_18' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 875 [1/1] (0.00ns)   --->   "%layer_2_out_V_addr_22 = getelementptr i21 %layer_2_out_V, i64 0, i64 %zext_ln727_18"   --->   Operation 875 'getelementptr' 'layer_2_out_V_addr_22' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 876 [1/1] (0.00ns)   --->   "%or_ln727_16 = or i17 %tmp_32, i17 17"   --->   Operation 876 'or' 'or_ln727_16' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 877 [1/1] (0.00ns)   --->   "%zext_ln727_19 = zext i17 %or_ln727_16"   --->   Operation 877 'zext' 'zext_ln727_19' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 878 [1/1] (0.00ns)   --->   "%layer_2_out_V_addr_23 = getelementptr i21 %layer_2_out_V, i64 0, i64 %zext_ln727_19"   --->   Operation 878 'getelementptr' 'layer_2_out_V_addr_23' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 879 [1/1] (0.00ns)   --->   "%or_ln727_17 = or i17 %tmp_32, i17 18"   --->   Operation 879 'or' 'or_ln727_17' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 880 [1/1] (0.00ns)   --->   "%zext_ln727_20 = zext i17 %or_ln727_17"   --->   Operation 880 'zext' 'zext_ln727_20' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 881 [1/1] (0.00ns)   --->   "%layer_2_out_V_addr_24 = getelementptr i21 %layer_2_out_V, i64 0, i64 %zext_ln727_20"   --->   Operation 881 'getelementptr' 'layer_2_out_V_addr_24' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 882 [1/1] (0.00ns)   --->   "%or_ln727_18 = or i17 %tmp_32, i17 19"   --->   Operation 882 'or' 'or_ln727_18' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 883 [1/1] (0.00ns)   --->   "%zext_ln727_21 = zext i17 %or_ln727_18"   --->   Operation 883 'zext' 'zext_ln727_21' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 884 [1/1] (0.00ns)   --->   "%layer_2_out_V_addr_25 = getelementptr i21 %layer_2_out_V, i64 0, i64 %zext_ln727_21"   --->   Operation 884 'getelementptr' 'layer_2_out_V_addr_25' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 885 [1/1] (0.00ns)   --->   "%or_ln727_19 = or i17 %tmp_32, i17 20"   --->   Operation 885 'or' 'or_ln727_19' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 886 [1/1] (0.00ns)   --->   "%zext_ln727_22 = zext i17 %or_ln727_19"   --->   Operation 886 'zext' 'zext_ln727_22' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 887 [1/1] (0.00ns)   --->   "%layer_2_out_V_addr_26 = getelementptr i21 %layer_2_out_V, i64 0, i64 %zext_ln727_22"   --->   Operation 887 'getelementptr' 'layer_2_out_V_addr_26' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 888 [1/1] (0.00ns)   --->   "%or_ln727_20 = or i17 %tmp_32, i17 21"   --->   Operation 888 'or' 'or_ln727_20' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 889 [1/1] (0.00ns)   --->   "%zext_ln727_23 = zext i17 %or_ln727_20"   --->   Operation 889 'zext' 'zext_ln727_23' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 890 [1/1] (0.00ns)   --->   "%layer_2_out_V_addr_27 = getelementptr i21 %layer_2_out_V, i64 0, i64 %zext_ln727_23"   --->   Operation 890 'getelementptr' 'layer_2_out_V_addr_27' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 891 [1/1] (0.00ns)   --->   "%or_ln727_21 = or i17 %tmp_32, i17 22"   --->   Operation 891 'or' 'or_ln727_21' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 892 [1/1] (0.00ns)   --->   "%zext_ln727_24 = zext i17 %or_ln727_21"   --->   Operation 892 'zext' 'zext_ln727_24' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 893 [1/1] (0.00ns)   --->   "%layer_2_out_V_addr_28 = getelementptr i21 %layer_2_out_V, i64 0, i64 %zext_ln727_24"   --->   Operation 893 'getelementptr' 'layer_2_out_V_addr_28' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 894 [1/1] (0.00ns)   --->   "%or_ln727_22 = or i17 %tmp_32, i17 23"   --->   Operation 894 'or' 'or_ln727_22' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 895 [1/1] (0.00ns)   --->   "%zext_ln727_25 = zext i17 %or_ln727_22"   --->   Operation 895 'zext' 'zext_ln727_25' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 896 [1/1] (0.00ns)   --->   "%layer_2_out_V_addr_29 = getelementptr i21 %layer_2_out_V, i64 0, i64 %zext_ln727_25"   --->   Operation 896 'getelementptr' 'layer_2_out_V_addr_29' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 897 [1/1] (0.00ns)   --->   "%or_ln727_23 = or i17 %tmp_32, i17 24"   --->   Operation 897 'or' 'or_ln727_23' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 898 [1/1] (0.00ns)   --->   "%zext_ln727_26 = zext i17 %or_ln727_23"   --->   Operation 898 'zext' 'zext_ln727_26' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 899 [1/1] (0.00ns)   --->   "%layer_2_out_V_addr_30 = getelementptr i21 %layer_2_out_V, i64 0, i64 %zext_ln727_26"   --->   Operation 899 'getelementptr' 'layer_2_out_V_addr_30' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 900 [1/1] (0.00ns)   --->   "%or_ln727_24 = or i17 %tmp_32, i17 25"   --->   Operation 900 'or' 'or_ln727_24' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 901 [1/1] (0.00ns)   --->   "%zext_ln727_27 = zext i17 %or_ln727_24"   --->   Operation 901 'zext' 'zext_ln727_27' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 902 [1/1] (0.00ns)   --->   "%layer_2_out_V_addr_31 = getelementptr i21 %layer_2_out_V, i64 0, i64 %zext_ln727_27"   --->   Operation 902 'getelementptr' 'layer_2_out_V_addr_31' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 903 [1/1] (0.00ns)   --->   "%or_ln727_25 = or i17 %tmp_32, i17 26"   --->   Operation 903 'or' 'or_ln727_25' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 904 [1/1] (0.00ns)   --->   "%zext_ln727_28 = zext i17 %or_ln727_25"   --->   Operation 904 'zext' 'zext_ln727_28' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 905 [1/1] (0.00ns)   --->   "%layer_2_out_V_addr_32 = getelementptr i21 %layer_2_out_V, i64 0, i64 %zext_ln727_28"   --->   Operation 905 'getelementptr' 'layer_2_out_V_addr_32' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 906 [1/1] (0.00ns)   --->   "%or_ln727_26 = or i17 %tmp_32, i17 27"   --->   Operation 906 'or' 'or_ln727_26' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 907 [1/1] (0.00ns)   --->   "%zext_ln727_29 = zext i17 %or_ln727_26"   --->   Operation 907 'zext' 'zext_ln727_29' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 908 [1/1] (0.00ns)   --->   "%layer_2_out_V_addr_33 = getelementptr i21 %layer_2_out_V, i64 0, i64 %zext_ln727_29"   --->   Operation 908 'getelementptr' 'layer_2_out_V_addr_33' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 909 [1/1] (0.00ns)   --->   "%or_ln727_27 = or i17 %tmp_32, i17 28"   --->   Operation 909 'or' 'or_ln727_27' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 910 [1/1] (0.00ns)   --->   "%zext_ln727_30 = zext i17 %or_ln727_27"   --->   Operation 910 'zext' 'zext_ln727_30' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 911 [1/1] (0.00ns)   --->   "%layer_2_out_V_addr_34 = getelementptr i21 %layer_2_out_V, i64 0, i64 %zext_ln727_30"   --->   Operation 911 'getelementptr' 'layer_2_out_V_addr_34' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 912 [1/1] (0.00ns)   --->   "%or_ln727_28 = or i17 %tmp_32, i17 29"   --->   Operation 912 'or' 'or_ln727_28' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 913 [1/1] (0.00ns)   --->   "%zext_ln727_31 = zext i17 %or_ln727_28"   --->   Operation 913 'zext' 'zext_ln727_31' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 914 [1/1] (0.00ns)   --->   "%layer_2_out_V_addr_35 = getelementptr i21 %layer_2_out_V, i64 0, i64 %zext_ln727_31"   --->   Operation 914 'getelementptr' 'layer_2_out_V_addr_35' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 915 [1/1] (0.00ns)   --->   "%or_ln727_29 = or i17 %tmp_32, i17 30"   --->   Operation 915 'or' 'or_ln727_29' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 916 [1/1] (0.00ns)   --->   "%zext_ln727_32 = zext i17 %or_ln727_29"   --->   Operation 916 'zext' 'zext_ln727_32' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 917 [1/1] (0.00ns)   --->   "%layer_2_out_V_addr_36 = getelementptr i21 %layer_2_out_V, i64 0, i64 %zext_ln727_32"   --->   Operation 917 'getelementptr' 'layer_2_out_V_addr_36' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 918 [1/1] (0.00ns)   --->   "%or_ln727_30 = or i17 %tmp_32, i17 31"   --->   Operation 918 'or' 'or_ln727_30' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 919 [1/1] (0.00ns)   --->   "%zext_ln727_33 = zext i17 %or_ln727_30"   --->   Operation 919 'zext' 'zext_ln727_33' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 920 [1/1] (0.00ns)   --->   "%layer_2_out_V_addr_37 = getelementptr i21 %layer_2_out_V, i64 0, i64 %zext_ln727_33"   --->   Operation 920 'getelementptr' 'layer_2_out_V_addr_37' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 921 [1/1] (0.48ns)   --->   "%br_ln33 = br void" [../src/hls/cnn_unoptimized.cpp:33]   --->   Operation 921 'br' 'br_ln33' <Predicate = true> <Delay = 0.48>

State 42 <SV = 8> <Delay = 0.88>
ST_42 : Operation 922 [1/1] (0.00ns)   --->   "%iii = phi i6 %add_ln33, void %.split91, i6 0, void %_Z14array_1d_to_3dILt60ELt60ELt1EEvRAmlmlT_T0_T1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT__AT0__AT1__S3_.exit" [../src/hls/cnn_unoptimized.cpp:33]   --->   Operation 922 'phi' 'iii' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 923 [1/1] (0.88ns)   --->   "%add_ln33 = add i6 %iii, i6 1" [../src/hls/cnn_unoptimized.cpp:33]   --->   Operation 923 'add' 'add_ln33' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 924 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 924 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 925 [1/1] (0.87ns)   --->   "%icmp_ln33 = icmp_eq  i6 %iii, i6 32" [../src/hls/cnn_unoptimized.cpp:33]   --->   Operation 925 'icmp' 'icmp_ln33' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 926 [1/1] (0.00ns)   --->   "%empty_51 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 926 'speclooptripcount' 'empty_51' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 927 [1/1] (0.00ns)   --->   "%br_ln33 = br i1 %icmp_ln33, void %.split91, void %.split98.0.preheader.preheader" [../src/hls/cnn_unoptimized.cpp:33]   --->   Operation 927 'br' 'br_ln33' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 928 [1/1] (0.00ns)   --->   "%iii_cast = zext i6 %iii" [../src/hls/cnn_unoptimized.cpp:33]   --->   Operation 928 'zext' 'iii_cast' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_42 : Operation 929 [1/1] (0.00ns)   --->   "%layer_2_bias_V_addr = getelementptr i14 %layer_2_bias_V, i64 0, i64 %iii_cast" [../src/hls/cnn_unoptimized.cpp:36]   --->   Operation 929 'getelementptr' 'layer_2_bias_V_addr' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_42 : Operation 930 [2/2] (0.79ns)   --->   "%layer_2_bias_V_load = load i5 %layer_2_bias_V_addr" [../src/hls/cnn_unoptimized.cpp:36]   --->   Operation 930 'load' 'layer_2_bias_V_load' <Predicate = (!icmp_ln33)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 32> <ROM>

State 43 <SV = 9> <Delay = 2.37>
ST_43 : Operation 931 [1/1] (0.00ns)   --->   "%zext_ln36 = zext i6 %iii" [../src/hls/cnn_unoptimized.cpp:36]   --->   Operation 931 'zext' 'zext_ln36' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_43 : Operation 932 [1/1] (1.02ns)   --->   "%add_ln36 = add i17 %tmp_32, i17 %zext_ln36" [../src/hls/cnn_unoptimized.cpp:36]   --->   Operation 932 'add' 'add_ln36' <Predicate = (!icmp_ln33)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 933 [1/1] (0.00ns)   --->   "%zext_ln36_1 = zext i17 %add_ln36" [../src/hls/cnn_unoptimized.cpp:36]   --->   Operation 933 'zext' 'zext_ln36_1' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_43 : Operation 934 [1/1] (0.00ns)   --->   "%layer_2_out_V_addr = getelementptr i21 %layer_2_out_V, i64 0, i64 %zext_ln36_1" [../src/hls/cnn_unoptimized.cpp:36]   --->   Operation 934 'getelementptr' 'layer_2_out_V_addr' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_43 : Operation 935 [1/1] (0.00ns)   --->   "%specloopname_ln33 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [../src/hls/cnn_unoptimized.cpp:33]   --->   Operation 935 'specloopname' 'specloopname_ln33' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_43 : Operation 936 [1/2] (0.79ns)   --->   "%layer_2_bias_V_load = load i5 %layer_2_bias_V_addr" [../src/hls/cnn_unoptimized.cpp:36]   --->   Operation 936 'load' 'layer_2_bias_V_load' <Predicate = (!icmp_ln33)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 32> <ROM>
ST_43 : Operation 937 [1/1] (0.00ns)   --->   "%sext_ln36 = sext i14 %layer_2_bias_V_load" [../src/hls/cnn_unoptimized.cpp:36]   --->   Operation 937 'sext' 'sext_ln36' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_43 : Operation 938 [1/1] (1.35ns)   --->   "%store_ln36 = store i21 %sext_ln36, i17 %layer_2_out_V_addr" [../src/hls/cnn_unoptimized.cpp:36]   --->   Operation 938 'store' 'store_ln36' <Predicate = (!icmp_ln33)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 107648> <RAM>
ST_43 : Operation 939 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 939 'br' 'br_ln0' <Predicate = (!icmp_ln33)> <Delay = 0.00>

State 44 <SV = 9> <Delay = 0.48>
ST_44 : Operation 940 [1/1] (0.48ns)   --->   "%br_ln0 = br void %.split98.0.preheader"   --->   Operation 940 'br' 'br_ln0' <Predicate = true> <Delay = 0.48>

State 45 <SV = 10> <Delay = 4.28>
ST_45 : Operation 941 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i4 %add_ln42_1, void %.split98.0, i4 0, void %.split98.0.preheader.preheader" [../src/hls/cnn_unoptimized.cpp:42]   --->   Operation 941 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 942 [1/1] (0.00ns)   --->   "%v_0 = phi i3 %select_ln42_1, void %.split98.0, i3 7, void %.split98.0.preheader.preheader" [../src/hls/cnn_unoptimized.cpp:42]   --->   Operation 942 'phi' 'v_0' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 943 [1/1] (0.00ns)   --->   "%vi_0 = phi i3 %indvars_iv_next743_0, void %.split98.0, i3 7, void %.split98.0.preheader.preheader" [../src/hls/cnn_unoptimized.cpp:42]   --->   Operation 943 'phi' 'vi_0' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 944 [1/1] (0.86ns)   --->   "%add_ln42_1 = add i4 %indvar_flatten, i4 1" [../src/hls/cnn_unoptimized.cpp:42]   --->   Operation 944 'add' 'add_ln42_1' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 945 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 945 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 946 [1/1] (0.88ns)   --->   "%icmp_ln42 = icmp_eq  i4 %indvar_flatten, i4 9" [../src/hls/cnn_unoptimized.cpp:42]   --->   Operation 946 'icmp' 'icmp_ln42' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 947 [1/1] (0.00ns)   --->   "%br_ln42 = br i1 %icmp_ln42, void %.split98.0, void %.preheader30.preheader" [../src/hls/cnn_unoptimized.cpp:42]   --->   Operation 947 'br' 'br_ln42' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 948 [1/1] (0.69ns)   --->   "%icmp_ln45 = icmp_eq  i3 %vi_0, i3 2" [../src/hls/cnn_unoptimized.cpp:45]   --->   Operation 948 'icmp' 'icmp_ln45' <Predicate = (!icmp_ln42)> <Delay = 0.69> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 949 [1/1] (0.27ns)   --->   "%select_ln42 = select i1 %icmp_ln45, i3 7, i3 %vi_0" [../src/hls/cnn_unoptimized.cpp:42]   --->   Operation 949 'select' 'select_ln42' <Predicate = (!icmp_ln42)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_45 : Operation 950 [1/1] (0.74ns)   --->   "%indvars_iv_next747_0361 = add i3 %v_0, i3 1" [../src/hls/cnn_unoptimized.cpp:42]   --->   Operation 950 'add' 'indvars_iv_next747_0361' <Predicate = (!icmp_ln42)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 951 [1/1] (0.27ns)   --->   "%select_ln42_1 = select i1 %icmp_ln45, i3 %indvars_iv_next747_0361, i3 %v_0" [../src/hls/cnn_unoptimized.cpp:42]   --->   Operation 951 'select' 'select_ln42_1' <Predicate = (!icmp_ln42)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_45 : Operation 952 [1/1] (0.00ns)   --->   "%sext_ln42 = sext i3 %select_ln42_1" [../src/hls/cnn_unoptimized.cpp:42]   --->   Operation 952 'sext' 'sext_ln42' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_45 : Operation 953 [1/1] (0.88ns)   --->   "%add_ln42 = add i6 %sext_ln42, i6 %select_ln27_2" [../src/hls/cnn_unoptimized.cpp:42]   --->   Operation 953 'add' 'add_ln42' <Predicate = (!icmp_ln42)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 954 [1/1] (0.00ns)   --->   "%tmp_23 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %add_ln42, i6 0" [../src/hls/cnn_unoptimized.cpp:42]   --->   Operation 954 'bitconcatenate' 'tmp_23' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_45 : Operation 955 [1/1] (0.00ns)   --->   "%tmp_24 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %add_ln42, i2 0" [../src/hls/cnn_unoptimized.cpp:42]   --->   Operation 955 'bitconcatenate' 'tmp_24' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_45 : Operation 956 [1/1] (0.00ns)   --->   "%tmp_38_cast = zext i8 %tmp_24" [../src/hls/cnn_unoptimized.cpp:42]   --->   Operation 956 'zext' 'tmp_38_cast' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_45 : Operation 957 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%empty_53 = sub i12 %tmp_23, i12 %tmp_38_cast" [../src/hls/cnn_unoptimized.cpp:42]   --->   Operation 957 'sub' 'empty_53' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.61> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_45 : Operation 958 [1/1] (0.74ns)   --->   "%indvars_iv_next747_0_mid1 = add i3 %v_0, i3 2" [../src/hls/cnn_unoptimized.cpp:42]   --->   Operation 958 'add' 'indvars_iv_next747_0_mid1' <Predicate = (!icmp_ln42)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 959 [1/1] (0.27ns)   --->   "%select_ln42_2 = select i1 %icmp_ln45, i3 %indvars_iv_next747_0_mid1, i3 %indvars_iv_next747_0361" [../src/hls/cnn_unoptimized.cpp:42]   --->   Operation 959 'select' 'select_ln42_2' <Predicate = (!icmp_ln42)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_45 : Operation 960 [1/1] (0.00ns)   --->   "%zext_ln1118_2 = zext i3 %select_ln42_2"   --->   Operation 960 'zext' 'zext_ln1118_2' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_45 : Operation 961 [1/1] (0.00ns)   --->   "%trunc_ln1118 = trunc i3 %select_ln42_2"   --->   Operation 961 'trunc' 'trunc_ln1118' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_45 : Operation 962 [1/1] (0.00ns)   --->   "%tmp_39_cast = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %trunc_ln1118, i2 0"   --->   Operation 962 'bitconcatenate' 'tmp_39_cast' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_45 : Operation 963 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1118 = sub i4 %tmp_39_cast, i4 %zext_ln1118_2"   --->   Operation 963 'sub' 'sub_ln1118' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.61> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_45 : Operation 964 [1/1] (0.00ns)   --->   "%vi_0_cast = sext i3 %select_ln42" [../src/hls/cnn_unoptimized.cpp:42]   --->   Operation 964 'sext' 'vi_0_cast' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_45 : Operation 965 [1/1] (0.88ns)   --->   "%empty_54 = add i6 %vi_0_cast, i6 %select_ln27" [../src/hls/cnn_unoptimized.cpp:42]   --->   Operation 965 'add' 'empty_54' <Predicate = (!icmp_ln42)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 966 [1/1] (0.00ns)   --->   "%p_cast430 = zext i6 %empty_54" [../src/hls/cnn_unoptimized.cpp:42]   --->   Operation 966 'zext' 'p_cast430' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_45 : Operation 967 [1/1] (1.02ns) (root node of TernaryAdder)   --->   "%empty_55 = add i12 %empty_53, i12 %p_cast430" [../src/hls/cnn_unoptimized.cpp:42]   --->   Operation 967 'add' 'empty_55' <Predicate = (!icmp_ln42)> <Delay = 1.02> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.61> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_45 : Operation 968 [1/1] (0.00ns)   --->   "%p_cast449 = zext i12 %empty_55" [../src/hls/cnn_unoptimized.cpp:42]   --->   Operation 968 'zext' 'p_cast449' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_45 : Operation 969 [1/1] (0.00ns)   --->   "%cnn_input_V_0_addr_1 = getelementptr i21 %cnn_input_V_0, i64 0, i64 %p_cast449" [../src/hls/cnn_unoptimized.cpp:42]   --->   Operation 969 'getelementptr' 'cnn_input_V_0_addr_1' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_45 : Operation 970 [1/1] (0.74ns)   --->   "%indvars_iv_next743_0 = add i3 %select_ln42, i3 1" [../src/hls/cnn_unoptimized.cpp:42]   --->   Operation 970 'add' 'indvars_iv_next743_0' <Predicate = (!icmp_ln42)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 971 [1/1] (0.00ns)   --->   "%zext_ln1118_3 = zext i3 %indvars_iv_next743_0"   --->   Operation 971 'zext' 'zext_ln1118_3' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_45 : Operation 972 [1/1] (0.54ns) (root node of TernaryAdder)   --->   "%add_ln1118 = add i4 %sub_ln1118, i4 %zext_ln1118_3"   --->   Operation 972 'add' 'add_ln1118' <Predicate = (!icmp_ln42)> <Delay = 0.54> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.61> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_45 : Operation 973 [1/1] (0.00ns)   --->   "%zext_ln1118_4 = zext i4 %add_ln1118"   --->   Operation 973 'zext' 'zext_ln1118_4' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_45 : Operation 974 [1/1] (0.00ns)   --->   "%layer_2_weights_V_0_0_addr = getelementptr i15 %layer_2_weights_V_0_0, i64 0, i64 %zext_ln1118_4"   --->   Operation 974 'getelementptr' 'layer_2_weights_V_0_0_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_45 : Operation 975 [1/1] (0.00ns)   --->   "%layer_2_weights_V_0_1_addr = getelementptr i14 %layer_2_weights_V_0_1, i64 0, i64 %zext_ln1118_4"   --->   Operation 975 'getelementptr' 'layer_2_weights_V_0_1_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_45 : Operation 976 [1/1] (0.00ns)   --->   "%layer_2_weights_V_0_10_addr = getelementptr i15 %layer_2_weights_V_0_10, i64 0, i64 %zext_ln1118_4"   --->   Operation 976 'getelementptr' 'layer_2_weights_V_0_10_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_45 : Operation 977 [1/1] (0.00ns)   --->   "%layer_2_weights_V_0_11_addr = getelementptr i14 %layer_2_weights_V_0_11, i64 0, i64 %zext_ln1118_4"   --->   Operation 977 'getelementptr' 'layer_2_weights_V_0_11_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_45 : Operation 978 [1/1] (0.00ns)   --->   "%layer_2_weights_V_0_12_addr = getelementptr i15 %layer_2_weights_V_0_12, i64 0, i64 %zext_ln1118_4"   --->   Operation 978 'getelementptr' 'layer_2_weights_V_0_12_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_45 : Operation 979 [1/1] (0.00ns)   --->   "%layer_2_weights_V_0_13_addr = getelementptr i15 %layer_2_weights_V_0_13, i64 0, i64 %zext_ln1118_4"   --->   Operation 979 'getelementptr' 'layer_2_weights_V_0_13_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_45 : Operation 980 [1/1] (0.00ns)   --->   "%layer_2_weights_V_0_14_addr = getelementptr i15 %layer_2_weights_V_0_14, i64 0, i64 %zext_ln1118_4"   --->   Operation 980 'getelementptr' 'layer_2_weights_V_0_14_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_45 : Operation 981 [1/1] (0.00ns)   --->   "%layer_2_weights_V_0_15_addr = getelementptr i15 %layer_2_weights_V_0_15, i64 0, i64 %zext_ln1118_4"   --->   Operation 981 'getelementptr' 'layer_2_weights_V_0_15_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_45 : Operation 982 [1/1] (0.00ns)   --->   "%layer_2_weights_V_0_16_addr = getelementptr i15 %layer_2_weights_V_0_16, i64 0, i64 %zext_ln1118_4"   --->   Operation 982 'getelementptr' 'layer_2_weights_V_0_16_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_45 : Operation 983 [1/1] (0.00ns)   --->   "%layer_2_weights_V_0_17_addr = getelementptr i14 %layer_2_weights_V_0_17, i64 0, i64 %zext_ln1118_4"   --->   Operation 983 'getelementptr' 'layer_2_weights_V_0_17_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_45 : Operation 984 [1/1] (0.00ns)   --->   "%layer_2_weights_V_0_18_addr = getelementptr i15 %layer_2_weights_V_0_18, i64 0, i64 %zext_ln1118_4"   --->   Operation 984 'getelementptr' 'layer_2_weights_V_0_18_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_45 : Operation 985 [1/1] (0.00ns)   --->   "%layer_2_weights_V_0_19_addr = getelementptr i16 %layer_2_weights_V_0_19, i64 0, i64 %zext_ln1118_4"   --->   Operation 985 'getelementptr' 'layer_2_weights_V_0_19_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_45 : Operation 986 [1/1] (0.00ns)   --->   "%layer_2_weights_V_0_2_addr = getelementptr i15 %layer_2_weights_V_0_2, i64 0, i64 %zext_ln1118_4"   --->   Operation 986 'getelementptr' 'layer_2_weights_V_0_2_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_45 : Operation 987 [1/1] (0.00ns)   --->   "%layer_2_weights_V_0_20_addr = getelementptr i14 %layer_2_weights_V_0_20, i64 0, i64 %zext_ln1118_4"   --->   Operation 987 'getelementptr' 'layer_2_weights_V_0_20_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_45 : Operation 988 [1/1] (0.00ns)   --->   "%layer_2_weights_V_0_21_addr = getelementptr i15 %layer_2_weights_V_0_21, i64 0, i64 %zext_ln1118_4"   --->   Operation 988 'getelementptr' 'layer_2_weights_V_0_21_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_45 : Operation 989 [1/1] (0.00ns)   --->   "%layer_2_weights_V_0_22_addr = getelementptr i15 %layer_2_weights_V_0_22, i64 0, i64 %zext_ln1118_4"   --->   Operation 989 'getelementptr' 'layer_2_weights_V_0_22_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_45 : Operation 990 [1/1] (0.00ns)   --->   "%layer_2_weights_V_0_23_addr = getelementptr i15 %layer_2_weights_V_0_23, i64 0, i64 %zext_ln1118_4"   --->   Operation 990 'getelementptr' 'layer_2_weights_V_0_23_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_45 : Operation 991 [1/1] (0.00ns)   --->   "%layer_2_weights_V_0_24_addr = getelementptr i15 %layer_2_weights_V_0_24, i64 0, i64 %zext_ln1118_4"   --->   Operation 991 'getelementptr' 'layer_2_weights_V_0_24_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_45 : Operation 992 [1/1] (0.00ns)   --->   "%layer_2_weights_V_0_25_addr = getelementptr i16 %layer_2_weights_V_0_25, i64 0, i64 %zext_ln1118_4"   --->   Operation 992 'getelementptr' 'layer_2_weights_V_0_25_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_45 : Operation 993 [1/1] (0.00ns)   --->   "%layer_2_weights_V_0_26_addr = getelementptr i14 %layer_2_weights_V_0_26, i64 0, i64 %zext_ln1118_4"   --->   Operation 993 'getelementptr' 'layer_2_weights_V_0_26_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_45 : Operation 994 [1/1] (0.00ns)   --->   "%layer_2_weights_V_0_27_addr = getelementptr i14 %layer_2_weights_V_0_27, i64 0, i64 %zext_ln1118_4"   --->   Operation 994 'getelementptr' 'layer_2_weights_V_0_27_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_45 : Operation 995 [1/1] (0.00ns)   --->   "%layer_2_weights_V_0_28_addr = getelementptr i15 %layer_2_weights_V_0_28, i64 0, i64 %zext_ln1118_4"   --->   Operation 995 'getelementptr' 'layer_2_weights_V_0_28_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_45 : Operation 996 [1/1] (0.00ns)   --->   "%layer_2_weights_V_0_29_addr = getelementptr i15 %layer_2_weights_V_0_29, i64 0, i64 %zext_ln1118_4"   --->   Operation 996 'getelementptr' 'layer_2_weights_V_0_29_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_45 : Operation 997 [1/1] (0.00ns)   --->   "%layer_2_weights_V_0_3_addr = getelementptr i15 %layer_2_weights_V_0_3, i64 0, i64 %zext_ln1118_4"   --->   Operation 997 'getelementptr' 'layer_2_weights_V_0_3_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_45 : Operation 998 [1/1] (0.00ns)   --->   "%layer_2_weights_V_0_30_addr = getelementptr i15 %layer_2_weights_V_0_30, i64 0, i64 %zext_ln1118_4"   --->   Operation 998 'getelementptr' 'layer_2_weights_V_0_30_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_45 : Operation 999 [1/1] (0.00ns)   --->   "%layer_2_weights_V_0_31_addr = getelementptr i15 %layer_2_weights_V_0_31, i64 0, i64 %zext_ln1118_4"   --->   Operation 999 'getelementptr' 'layer_2_weights_V_0_31_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_45 : Operation 1000 [1/1] (0.00ns)   --->   "%layer_2_weights_V_0_4_addr = getelementptr i14 %layer_2_weights_V_0_4, i64 0, i64 %zext_ln1118_4"   --->   Operation 1000 'getelementptr' 'layer_2_weights_V_0_4_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_45 : Operation 1001 [1/1] (0.00ns)   --->   "%layer_2_weights_V_0_5_addr = getelementptr i15 %layer_2_weights_V_0_5, i64 0, i64 %zext_ln1118_4"   --->   Operation 1001 'getelementptr' 'layer_2_weights_V_0_5_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_45 : Operation 1002 [1/1] (0.00ns)   --->   "%layer_2_weights_V_0_6_addr = getelementptr i15 %layer_2_weights_V_0_6, i64 0, i64 %zext_ln1118_4"   --->   Operation 1002 'getelementptr' 'layer_2_weights_V_0_6_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_45 : Operation 1003 [1/1] (0.00ns)   --->   "%layer_2_weights_V_0_7_addr = getelementptr i15 %layer_2_weights_V_0_7, i64 0, i64 %zext_ln1118_4"   --->   Operation 1003 'getelementptr' 'layer_2_weights_V_0_7_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_45 : Operation 1004 [1/1] (0.00ns)   --->   "%layer_2_weights_V_0_8_addr = getelementptr i15 %layer_2_weights_V_0_8, i64 0, i64 %zext_ln1118_4"   --->   Operation 1004 'getelementptr' 'layer_2_weights_V_0_8_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_45 : Operation 1005 [1/1] (0.00ns)   --->   "%layer_2_weights_V_0_9_addr = getelementptr i15 %layer_2_weights_V_0_9, i64 0, i64 %zext_ln1118_4"   --->   Operation 1005 'getelementptr' 'layer_2_weights_V_0_9_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_45 : Operation 1006 [2/2] (1.35ns)   --->   "%cnn_input_V_0_load = load i12 %cnn_input_V_0_addr_1" [../src/hls/cnn_unoptimized.cpp:42]   --->   Operation 1006 'load' 'cnn_input_V_0_load' <Predicate = (!icmp_ln42)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 3600> <RAM>
ST_45 : Operation 1007 [2/2] (0.79ns)   --->   "%layer_2_weights_V_0_0_load = load i4 %layer_2_weights_V_0_0_addr"   --->   Operation 1007 'load' 'layer_2_weights_V_0_0_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 9> <ROM>
ST_45 : Operation 1008 [2/2] (1.35ns)   --->   "%layer_2_out_V_load_5 = load i17 %layer_2_out_V_addr_6"   --->   Operation 1008 'load' 'layer_2_out_V_load_5' <Predicate = (!icmp_ln42)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 107648> <RAM>
ST_45 : Operation 1009 [2/2] (0.79ns)   --->   "%layer_2_weights_V_0_1_load = load i4 %layer_2_weights_V_0_1_addr"   --->   Operation 1009 'load' 'layer_2_weights_V_0_1_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 9> <ROM>
ST_45 : Operation 1010 [2/2] (1.35ns)   --->   "%layer_2_out_V_load_6 = load i17 %layer_2_out_V_addr_7"   --->   Operation 1010 'load' 'layer_2_out_V_load_6' <Predicate = (!icmp_ln42)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 107648> <RAM>
ST_45 : Operation 1011 [2/2] (0.79ns)   --->   "%layer_2_weights_V_0_2_load = load i4 %layer_2_weights_V_0_2_addr"   --->   Operation 1011 'load' 'layer_2_weights_V_0_2_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 9> <ROM>
ST_45 : Operation 1012 [2/2] (0.79ns)   --->   "%layer_2_weights_V_0_3_load = load i4 %layer_2_weights_V_0_3_addr"   --->   Operation 1012 'load' 'layer_2_weights_V_0_3_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 9> <ROM>
ST_45 : Operation 1013 [2/2] (0.79ns)   --->   "%layer_2_weights_V_0_4_load = load i4 %layer_2_weights_V_0_4_addr"   --->   Operation 1013 'load' 'layer_2_weights_V_0_4_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 9> <ROM>
ST_45 : Operation 1014 [2/2] (0.79ns)   --->   "%layer_2_weights_V_0_5_load = load i4 %layer_2_weights_V_0_5_addr"   --->   Operation 1014 'load' 'layer_2_weights_V_0_5_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 9> <ROM>
ST_45 : Operation 1015 [2/2] (0.79ns)   --->   "%layer_2_weights_V_0_6_load = load i4 %layer_2_weights_V_0_6_addr"   --->   Operation 1015 'load' 'layer_2_weights_V_0_6_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 9> <ROM>
ST_45 : Operation 1016 [2/2] (0.79ns)   --->   "%layer_2_weights_V_0_7_load = load i4 %layer_2_weights_V_0_7_addr"   --->   Operation 1016 'load' 'layer_2_weights_V_0_7_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 9> <ROM>
ST_45 : Operation 1017 [2/2] (0.79ns)   --->   "%layer_2_weights_V_0_8_load = load i4 %layer_2_weights_V_0_8_addr"   --->   Operation 1017 'load' 'layer_2_weights_V_0_8_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 9> <ROM>
ST_45 : Operation 1018 [2/2] (0.79ns)   --->   "%layer_2_weights_V_0_9_load = load i4 %layer_2_weights_V_0_9_addr"   --->   Operation 1018 'load' 'layer_2_weights_V_0_9_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 9> <ROM>
ST_45 : Operation 1019 [2/2] (0.79ns)   --->   "%layer_2_weights_V_0_10_load = load i4 %layer_2_weights_V_0_10_addr"   --->   Operation 1019 'load' 'layer_2_weights_V_0_10_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 9> <ROM>
ST_45 : Operation 1020 [2/2] (0.79ns)   --->   "%layer_2_weights_V_0_11_load = load i4 %layer_2_weights_V_0_11_addr"   --->   Operation 1020 'load' 'layer_2_weights_V_0_11_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 9> <ROM>
ST_45 : Operation 1021 [2/2] (0.79ns)   --->   "%layer_2_weights_V_0_12_load = load i4 %layer_2_weights_V_0_12_addr"   --->   Operation 1021 'load' 'layer_2_weights_V_0_12_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 9> <ROM>
ST_45 : Operation 1022 [2/2] (0.79ns)   --->   "%layer_2_weights_V_0_13_load = load i4 %layer_2_weights_V_0_13_addr"   --->   Operation 1022 'load' 'layer_2_weights_V_0_13_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 9> <ROM>
ST_45 : Operation 1023 [2/2] (0.79ns)   --->   "%layer_2_weights_V_0_14_load = load i4 %layer_2_weights_V_0_14_addr"   --->   Operation 1023 'load' 'layer_2_weights_V_0_14_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 9> <ROM>
ST_45 : Operation 1024 [2/2] (0.79ns)   --->   "%layer_2_weights_V_0_15_load = load i4 %layer_2_weights_V_0_15_addr"   --->   Operation 1024 'load' 'layer_2_weights_V_0_15_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 9> <ROM>
ST_45 : Operation 1025 [2/2] (0.79ns)   --->   "%layer_2_weights_V_0_16_load = load i4 %layer_2_weights_V_0_16_addr"   --->   Operation 1025 'load' 'layer_2_weights_V_0_16_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 9> <ROM>
ST_45 : Operation 1026 [2/2] (0.79ns)   --->   "%layer_2_weights_V_0_17_load = load i4 %layer_2_weights_V_0_17_addr"   --->   Operation 1026 'load' 'layer_2_weights_V_0_17_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 9> <ROM>
ST_45 : Operation 1027 [2/2] (0.79ns)   --->   "%layer_2_weights_V_0_18_load = load i4 %layer_2_weights_V_0_18_addr"   --->   Operation 1027 'load' 'layer_2_weights_V_0_18_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 9> <ROM>
ST_45 : Operation 1028 [2/2] (0.79ns)   --->   "%layer_2_weights_V_0_19_load = load i4 %layer_2_weights_V_0_19_addr"   --->   Operation 1028 'load' 'layer_2_weights_V_0_19_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 9> <ROM>
ST_45 : Operation 1029 [2/2] (0.79ns)   --->   "%layer_2_weights_V_0_20_load = load i4 %layer_2_weights_V_0_20_addr"   --->   Operation 1029 'load' 'layer_2_weights_V_0_20_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 9> <ROM>
ST_45 : Operation 1030 [2/2] (0.79ns)   --->   "%layer_2_weights_V_0_21_load = load i4 %layer_2_weights_V_0_21_addr"   --->   Operation 1030 'load' 'layer_2_weights_V_0_21_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 9> <ROM>
ST_45 : Operation 1031 [2/2] (0.79ns)   --->   "%layer_2_weights_V_0_22_load = load i4 %layer_2_weights_V_0_22_addr"   --->   Operation 1031 'load' 'layer_2_weights_V_0_22_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 9> <ROM>
ST_45 : Operation 1032 [2/2] (0.79ns)   --->   "%layer_2_weights_V_0_23_load = load i4 %layer_2_weights_V_0_23_addr"   --->   Operation 1032 'load' 'layer_2_weights_V_0_23_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 9> <ROM>
ST_45 : Operation 1033 [2/2] (0.79ns)   --->   "%layer_2_weights_V_0_24_load = load i4 %layer_2_weights_V_0_24_addr"   --->   Operation 1033 'load' 'layer_2_weights_V_0_24_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 9> <ROM>
ST_45 : Operation 1034 [2/2] (0.79ns)   --->   "%layer_2_weights_V_0_25_load = load i4 %layer_2_weights_V_0_25_addr"   --->   Operation 1034 'load' 'layer_2_weights_V_0_25_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 9> <ROM>
ST_45 : Operation 1035 [2/2] (0.79ns)   --->   "%layer_2_weights_V_0_26_load = load i4 %layer_2_weights_V_0_26_addr"   --->   Operation 1035 'load' 'layer_2_weights_V_0_26_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 9> <ROM>
ST_45 : Operation 1036 [2/2] (0.79ns)   --->   "%layer_2_weights_V_0_27_load = load i4 %layer_2_weights_V_0_27_addr"   --->   Operation 1036 'load' 'layer_2_weights_V_0_27_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 9> <ROM>
ST_45 : Operation 1037 [2/2] (0.79ns)   --->   "%layer_2_weights_V_0_28_load = load i4 %layer_2_weights_V_0_28_addr"   --->   Operation 1037 'load' 'layer_2_weights_V_0_28_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 9> <ROM>
ST_45 : Operation 1038 [2/2] (0.79ns)   --->   "%layer_2_weights_V_0_29_load = load i4 %layer_2_weights_V_0_29_addr"   --->   Operation 1038 'load' 'layer_2_weights_V_0_29_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 9> <ROM>
ST_45 : Operation 1039 [2/2] (0.79ns)   --->   "%layer_2_weights_V_0_30_load = load i4 %layer_2_weights_V_0_30_addr"   --->   Operation 1039 'load' 'layer_2_weights_V_0_30_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 9> <ROM>
ST_45 : Operation 1040 [2/2] (0.79ns)   --->   "%layer_2_weights_V_0_31_load = load i4 %layer_2_weights_V_0_31_addr"   --->   Operation 1040 'load' 'layer_2_weights_V_0_31_load' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 9> <ROM>

State 46 <SV = 11> <Delay = 2.44>
ST_46 : Operation 1041 [1/2] (1.35ns)   --->   "%cnn_input_V_0_load = load i12 %cnn_input_V_0_addr_1" [../src/hls/cnn_unoptimized.cpp:42]   --->   Operation 1041 'load' 'cnn_input_V_0_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 3600> <RAM>
ST_46 : Operation 1042 [1/1] (0.00ns)   --->   "%sext_ln1118_1 = sext i21 %cnn_input_V_0_load"   --->   Operation 1042 'sext' 'sext_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 1043 [1/1] (0.00ns)   --->   "%sext_ln1118_2 = sext i21 %cnn_input_V_0_load"   --->   Operation 1043 'sext' 'sext_ln1118_2' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 1044 [1/2] (0.79ns)   --->   "%layer_2_weights_V_0_0_load = load i4 %layer_2_weights_V_0_0_addr"   --->   Operation 1044 'load' 'layer_2_weights_V_0_0_load' <Predicate = true> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 9> <ROM>
ST_46 : Operation 1045 [1/1] (0.00ns)   --->   "%sext_ln1118_3 = sext i15 %layer_2_weights_V_0_0_load"   --->   Operation 1045 'sext' 'sext_ln1118_3' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 1046 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192)   --->   "%mul_ln1118 = mul i36 %sext_ln1118_3, i36 %sext_ln1118_2"   --->   Operation 1046 'mul' 'mul_ln1118' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_46 : Operation 1047 [1/2] (1.35ns)   --->   "%layer_2_out_V_load_5 = load i17 %layer_2_out_V_addr_6"   --->   Operation 1047 'load' 'layer_2_out_V_load_5' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 107648> <RAM>
ST_46 : Operation 1048 [1/2] (0.79ns)   --->   "%layer_2_weights_V_0_1_load = load i4 %layer_2_weights_V_0_1_addr"   --->   Operation 1048 'load' 'layer_2_weights_V_0_1_load' <Predicate = true> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 9> <ROM>
ST_46 : Operation 1049 [1/1] (0.00ns)   --->   "%sext_ln1118_4 = sext i14 %layer_2_weights_V_0_1_load"   --->   Operation 1049 'sext' 'sext_ln1118_4' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 1050 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_1)   --->   "%mul_ln1118_1 = mul i35 %sext_ln1118_4, i35 %sext_ln1118_1"   --->   Operation 1050 'mul' 'mul_ln1118_1' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_46 : Operation 1051 [1/2] (1.35ns)   --->   "%layer_2_out_V_load_6 = load i17 %layer_2_out_V_addr_7"   --->   Operation 1051 'load' 'layer_2_out_V_load_6' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 107648> <RAM>
ST_46 : Operation 1052 [1/2] (0.79ns)   --->   "%layer_2_weights_V_0_2_load = load i4 %layer_2_weights_V_0_2_addr"   --->   Operation 1052 'load' 'layer_2_weights_V_0_2_load' <Predicate = true> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 9> <ROM>
ST_46 : Operation 1053 [2/2] (1.35ns)   --->   "%layer_2_out_V_load_7 = load i17 %layer_2_out_V_addr_8"   --->   Operation 1053 'load' 'layer_2_out_V_load_7' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 107648> <RAM>
ST_46 : Operation 1054 [1/2] (0.79ns)   --->   "%layer_2_weights_V_0_3_load = load i4 %layer_2_weights_V_0_3_addr"   --->   Operation 1054 'load' 'layer_2_weights_V_0_3_load' <Predicate = true> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 9> <ROM>
ST_46 : Operation 1055 [2/2] (1.35ns)   --->   "%layer_2_out_V_load_8 = load i17 %layer_2_out_V_addr_9"   --->   Operation 1055 'load' 'layer_2_out_V_load_8' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 107648> <RAM>
ST_46 : Operation 1056 [1/2] (0.79ns)   --->   "%layer_2_weights_V_0_4_load = load i4 %layer_2_weights_V_0_4_addr"   --->   Operation 1056 'load' 'layer_2_weights_V_0_4_load' <Predicate = true> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 9> <ROM>
ST_46 : Operation 1057 [1/2] (0.79ns)   --->   "%layer_2_weights_V_0_5_load = load i4 %layer_2_weights_V_0_5_addr"   --->   Operation 1057 'load' 'layer_2_weights_V_0_5_load' <Predicate = true> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 9> <ROM>
ST_46 : Operation 1058 [1/2] (0.79ns)   --->   "%layer_2_weights_V_0_6_load = load i4 %layer_2_weights_V_0_6_addr"   --->   Operation 1058 'load' 'layer_2_weights_V_0_6_load' <Predicate = true> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 9> <ROM>
ST_46 : Operation 1059 [1/2] (0.79ns)   --->   "%layer_2_weights_V_0_7_load = load i4 %layer_2_weights_V_0_7_addr"   --->   Operation 1059 'load' 'layer_2_weights_V_0_7_load' <Predicate = true> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 9> <ROM>
ST_46 : Operation 1060 [1/2] (0.79ns)   --->   "%layer_2_weights_V_0_8_load = load i4 %layer_2_weights_V_0_8_addr"   --->   Operation 1060 'load' 'layer_2_weights_V_0_8_load' <Predicate = true> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 9> <ROM>
ST_46 : Operation 1061 [1/2] (0.79ns)   --->   "%layer_2_weights_V_0_9_load = load i4 %layer_2_weights_V_0_9_addr"   --->   Operation 1061 'load' 'layer_2_weights_V_0_9_load' <Predicate = true> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 9> <ROM>
ST_46 : Operation 1062 [1/2] (0.79ns)   --->   "%layer_2_weights_V_0_10_load = load i4 %layer_2_weights_V_0_10_addr"   --->   Operation 1062 'load' 'layer_2_weights_V_0_10_load' <Predicate = true> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 9> <ROM>
ST_46 : Operation 1063 [1/2] (0.79ns)   --->   "%layer_2_weights_V_0_11_load = load i4 %layer_2_weights_V_0_11_addr"   --->   Operation 1063 'load' 'layer_2_weights_V_0_11_load' <Predicate = true> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 9> <ROM>
ST_46 : Operation 1064 [1/2] (0.79ns)   --->   "%layer_2_weights_V_0_12_load = load i4 %layer_2_weights_V_0_12_addr"   --->   Operation 1064 'load' 'layer_2_weights_V_0_12_load' <Predicate = true> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 9> <ROM>
ST_46 : Operation 1065 [1/2] (0.79ns)   --->   "%layer_2_weights_V_0_13_load = load i4 %layer_2_weights_V_0_13_addr"   --->   Operation 1065 'load' 'layer_2_weights_V_0_13_load' <Predicate = true> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 9> <ROM>
ST_46 : Operation 1066 [1/2] (0.79ns)   --->   "%layer_2_weights_V_0_14_load = load i4 %layer_2_weights_V_0_14_addr"   --->   Operation 1066 'load' 'layer_2_weights_V_0_14_load' <Predicate = true> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 9> <ROM>
ST_46 : Operation 1067 [1/2] (0.79ns)   --->   "%layer_2_weights_V_0_15_load = load i4 %layer_2_weights_V_0_15_addr"   --->   Operation 1067 'load' 'layer_2_weights_V_0_15_load' <Predicate = true> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 9> <ROM>
ST_46 : Operation 1068 [1/2] (0.79ns)   --->   "%layer_2_weights_V_0_16_load = load i4 %layer_2_weights_V_0_16_addr"   --->   Operation 1068 'load' 'layer_2_weights_V_0_16_load' <Predicate = true> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 9> <ROM>
ST_46 : Operation 1069 [1/2] (0.79ns)   --->   "%layer_2_weights_V_0_17_load = load i4 %layer_2_weights_V_0_17_addr"   --->   Operation 1069 'load' 'layer_2_weights_V_0_17_load' <Predicate = true> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 9> <ROM>
ST_46 : Operation 1070 [1/2] (0.79ns)   --->   "%layer_2_weights_V_0_18_load = load i4 %layer_2_weights_V_0_18_addr"   --->   Operation 1070 'load' 'layer_2_weights_V_0_18_load' <Predicate = true> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 9> <ROM>
ST_46 : Operation 1071 [1/2] (0.79ns)   --->   "%layer_2_weights_V_0_19_load = load i4 %layer_2_weights_V_0_19_addr"   --->   Operation 1071 'load' 'layer_2_weights_V_0_19_load' <Predicate = true> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 9> <ROM>
ST_46 : Operation 1072 [1/2] (0.79ns)   --->   "%layer_2_weights_V_0_20_load = load i4 %layer_2_weights_V_0_20_addr"   --->   Operation 1072 'load' 'layer_2_weights_V_0_20_load' <Predicate = true> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 9> <ROM>
ST_46 : Operation 1073 [1/2] (0.79ns)   --->   "%layer_2_weights_V_0_21_load = load i4 %layer_2_weights_V_0_21_addr"   --->   Operation 1073 'load' 'layer_2_weights_V_0_21_load' <Predicate = true> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 9> <ROM>
ST_46 : Operation 1074 [1/2] (0.79ns)   --->   "%layer_2_weights_V_0_22_load = load i4 %layer_2_weights_V_0_22_addr"   --->   Operation 1074 'load' 'layer_2_weights_V_0_22_load' <Predicate = true> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 9> <ROM>
ST_46 : Operation 1075 [1/2] (0.79ns)   --->   "%layer_2_weights_V_0_23_load = load i4 %layer_2_weights_V_0_23_addr"   --->   Operation 1075 'load' 'layer_2_weights_V_0_23_load' <Predicate = true> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 9> <ROM>
ST_46 : Operation 1076 [1/2] (0.79ns)   --->   "%layer_2_weights_V_0_24_load = load i4 %layer_2_weights_V_0_24_addr"   --->   Operation 1076 'load' 'layer_2_weights_V_0_24_load' <Predicate = true> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 9> <ROM>
ST_46 : Operation 1077 [1/2] (0.79ns)   --->   "%layer_2_weights_V_0_25_load = load i4 %layer_2_weights_V_0_25_addr"   --->   Operation 1077 'load' 'layer_2_weights_V_0_25_load' <Predicate = true> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 9> <ROM>
ST_46 : Operation 1078 [1/2] (0.79ns)   --->   "%layer_2_weights_V_0_26_load = load i4 %layer_2_weights_V_0_26_addr"   --->   Operation 1078 'load' 'layer_2_weights_V_0_26_load' <Predicate = true> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 9> <ROM>
ST_46 : Operation 1079 [1/2] (0.79ns)   --->   "%layer_2_weights_V_0_27_load = load i4 %layer_2_weights_V_0_27_addr"   --->   Operation 1079 'load' 'layer_2_weights_V_0_27_load' <Predicate = true> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 9> <ROM>
ST_46 : Operation 1080 [1/2] (0.79ns)   --->   "%layer_2_weights_V_0_28_load = load i4 %layer_2_weights_V_0_28_addr"   --->   Operation 1080 'load' 'layer_2_weights_V_0_28_load' <Predicate = true> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 9> <ROM>
ST_46 : Operation 1081 [1/2] (0.79ns)   --->   "%layer_2_weights_V_0_29_load = load i4 %layer_2_weights_V_0_29_addr"   --->   Operation 1081 'load' 'layer_2_weights_V_0_29_load' <Predicate = true> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 9> <ROM>
ST_46 : Operation 1082 [1/2] (0.79ns)   --->   "%layer_2_weights_V_0_30_load = load i4 %layer_2_weights_V_0_30_addr"   --->   Operation 1082 'load' 'layer_2_weights_V_0_30_load' <Predicate = true> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 9> <ROM>
ST_46 : Operation 1083 [1/2] (0.79ns)   --->   "%layer_2_weights_V_0_31_load = load i4 %layer_2_weights_V_0_31_addr"   --->   Operation 1083 'load' 'layer_2_weights_V_0_31_load' <Predicate = true> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 9> <ROM>

State 47 <SV = 12> <Delay = 1.35>
ST_47 : Operation 1084 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192)   --->   "%mul_ln1118 = mul i36 %sext_ln1118_3, i36 %sext_ln1118_2"   --->   Operation 1084 'mul' 'mul_ln1118' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_47 : Operation 1085 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_1)   --->   "%mul_ln1118_1 = mul i35 %sext_ln1118_4, i35 %sext_ln1118_1"   --->   Operation 1085 'mul' 'mul_ln1118_1' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_47 : Operation 1086 [1/1] (0.00ns)   --->   "%sext_ln1118_5 = sext i15 %layer_2_weights_V_0_2_load"   --->   Operation 1086 'sext' 'sext_ln1118_5' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1087 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_2)   --->   "%mul_ln1118_2 = mul i36 %sext_ln1118_5, i36 %sext_ln1118_2"   --->   Operation 1087 'mul' 'mul_ln1118_2' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_47 : Operation 1088 [1/2] (1.35ns)   --->   "%layer_2_out_V_load_7 = load i17 %layer_2_out_V_addr_8"   --->   Operation 1088 'load' 'layer_2_out_V_load_7' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 107648> <RAM>
ST_47 : Operation 1089 [1/1] (0.00ns)   --->   "%sext_ln1118_6 = sext i15 %layer_2_weights_V_0_3_load"   --->   Operation 1089 'sext' 'sext_ln1118_6' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1090 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_3)   --->   "%mul_ln1118_3 = mul i36 %sext_ln1118_6, i36 %sext_ln1118_2"   --->   Operation 1090 'mul' 'mul_ln1118_3' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_47 : Operation 1091 [1/2] (1.35ns)   --->   "%layer_2_out_V_load_8 = load i17 %layer_2_out_V_addr_9"   --->   Operation 1091 'load' 'layer_2_out_V_load_8' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 107648> <RAM>
ST_47 : Operation 1092 [2/2] (1.35ns)   --->   "%layer_2_out_V_load_9 = load i17 %layer_2_out_V_addr_10"   --->   Operation 1092 'load' 'layer_2_out_V_load_9' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 107648> <RAM>
ST_47 : Operation 1093 [2/2] (1.35ns)   --->   "%layer_2_out_V_load_10 = load i17 %layer_2_out_V_addr_11"   --->   Operation 1093 'load' 'layer_2_out_V_load_10' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 107648> <RAM>

State 48 <SV = 13> <Delay = 1.35>
ST_48 : Operation 1094 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192)   --->   "%mul_ln1118 = mul i36 %sext_ln1118_3, i36 %sext_ln1118_2"   --->   Operation 1094 'mul' 'mul_ln1118' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_48 : Operation 1095 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %layer_2_out_V_load_5, i16 0"   --->   Operation 1095 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1096 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192)   --->   "%sext_ln703 = sext i36 %mul_ln1118"   --->   Operation 1096 'sext' 'sext_ln703' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1097 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192 = add i37 %shl_ln, i37 %sext_ln703"   --->   Operation 1097 'add' 'add_ln1192' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_48 : Operation 1098 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_1)   --->   "%mul_ln1118_1 = mul i35 %sext_ln1118_4, i35 %sext_ln1118_1"   --->   Operation 1098 'mul' 'mul_ln1118_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_48 : Operation 1099 [1/1] (0.00ns)   --->   "%shl_ln728_1 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %layer_2_out_V_load_6, i16 0"   --->   Operation 1099 'bitconcatenate' 'shl_ln728_1' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1100 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_1)   --->   "%sext_ln703_1 = sext i35 %mul_ln1118_1"   --->   Operation 1100 'sext' 'sext_ln703_1' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1101 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_1 = add i37 %shl_ln728_1, i37 %sext_ln703_1"   --->   Operation 1101 'add' 'add_ln1192_1' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_48 : Operation 1102 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_2)   --->   "%mul_ln1118_2 = mul i36 %sext_ln1118_5, i36 %sext_ln1118_2"   --->   Operation 1102 'mul' 'mul_ln1118_2' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_48 : Operation 1103 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_3)   --->   "%mul_ln1118_3 = mul i36 %sext_ln1118_6, i36 %sext_ln1118_2"   --->   Operation 1103 'mul' 'mul_ln1118_3' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_48 : Operation 1104 [1/1] (0.00ns)   --->   "%sext_ln1118_7 = sext i14 %layer_2_weights_V_0_4_load"   --->   Operation 1104 'sext' 'sext_ln1118_7' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1105 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_4)   --->   "%mul_ln1118_4 = mul i35 %sext_ln1118_7, i35 %sext_ln1118_1"   --->   Operation 1105 'mul' 'mul_ln1118_4' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_48 : Operation 1106 [1/2] (1.35ns)   --->   "%layer_2_out_V_load_9 = load i17 %layer_2_out_V_addr_10"   --->   Operation 1106 'load' 'layer_2_out_V_load_9' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 107648> <RAM>
ST_48 : Operation 1107 [1/1] (0.00ns)   --->   "%sext_ln1118_8 = sext i15 %layer_2_weights_V_0_5_load"   --->   Operation 1107 'sext' 'sext_ln1118_8' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1108 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_5)   --->   "%mul_ln1118_5 = mul i36 %sext_ln1118_8, i36 %sext_ln1118_2"   --->   Operation 1108 'mul' 'mul_ln1118_5' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_48 : Operation 1109 [1/2] (1.35ns)   --->   "%layer_2_out_V_load_10 = load i17 %layer_2_out_V_addr_11"   --->   Operation 1109 'load' 'layer_2_out_V_load_10' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 107648> <RAM>
ST_48 : Operation 1110 [2/2] (1.35ns)   --->   "%layer_2_out_V_load_11 = load i17 %layer_2_out_V_addr_12"   --->   Operation 1110 'load' 'layer_2_out_V_load_11' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 107648> <RAM>
ST_48 : Operation 1111 [2/2] (1.35ns)   --->   "%layer_2_out_V_load_12 = load i17 %layer_2_out_V_addr_13"   --->   Operation 1111 'load' 'layer_2_out_V_load_12' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 107648> <RAM>

State 49 <SV = 14> <Delay = 1.35>
ST_49 : Operation 1112 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192 = add i37 %shl_ln, i37 %sext_ln703"   --->   Operation 1112 'add' 'add_ln1192' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 1113 [1/1] (0.00ns)   --->   "%trunc_ln6 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192, i32 16, i32 36"   --->   Operation 1113 'partselect' 'trunc_ln6' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1114 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_1 = add i37 %shl_ln728_1, i37 %sext_ln703_1"   --->   Operation 1114 'add' 'add_ln1192_1' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 1115 [1/1] (0.00ns)   --->   "%trunc_ln708_2 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_1, i32 16, i32 36"   --->   Operation 1115 'partselect' 'trunc_ln708_2' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1116 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_2)   --->   "%mul_ln1118_2 = mul i36 %sext_ln1118_5, i36 %sext_ln1118_2"   --->   Operation 1116 'mul' 'mul_ln1118_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 1117 [1/1] (0.00ns)   --->   "%shl_ln728_2 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %layer_2_out_V_load_7, i16 0"   --->   Operation 1117 'bitconcatenate' 'shl_ln728_2' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1118 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_2)   --->   "%sext_ln703_2 = sext i36 %mul_ln1118_2"   --->   Operation 1118 'sext' 'sext_ln703_2' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1119 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_2 = add i37 %shl_ln728_2, i37 %sext_ln703_2"   --->   Operation 1119 'add' 'add_ln1192_2' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 1120 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_3)   --->   "%mul_ln1118_3 = mul i36 %sext_ln1118_6, i36 %sext_ln1118_2"   --->   Operation 1120 'mul' 'mul_ln1118_3' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 1121 [1/1] (0.00ns)   --->   "%shl_ln728_3 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %layer_2_out_V_load_8, i16 0"   --->   Operation 1121 'bitconcatenate' 'shl_ln728_3' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1122 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_3)   --->   "%sext_ln703_3 = sext i36 %mul_ln1118_3"   --->   Operation 1122 'sext' 'sext_ln703_3' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1123 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_3 = add i37 %shl_ln728_3, i37 %sext_ln703_3"   --->   Operation 1123 'add' 'add_ln1192_3' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 1124 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_4)   --->   "%mul_ln1118_4 = mul i35 %sext_ln1118_7, i35 %sext_ln1118_1"   --->   Operation 1124 'mul' 'mul_ln1118_4' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 1125 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_5)   --->   "%mul_ln1118_5 = mul i36 %sext_ln1118_8, i36 %sext_ln1118_2"   --->   Operation 1125 'mul' 'mul_ln1118_5' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 1126 [1/1] (0.00ns)   --->   "%sext_ln1118_9 = sext i15 %layer_2_weights_V_0_6_load"   --->   Operation 1126 'sext' 'sext_ln1118_9' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1127 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_6)   --->   "%mul_ln1118_6 = mul i36 %sext_ln1118_9, i36 %sext_ln1118_2"   --->   Operation 1127 'mul' 'mul_ln1118_6' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 1128 [1/2] (1.35ns)   --->   "%layer_2_out_V_load_11 = load i17 %layer_2_out_V_addr_12"   --->   Operation 1128 'load' 'layer_2_out_V_load_11' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 107648> <RAM>
ST_49 : Operation 1129 [1/1] (0.00ns)   --->   "%sext_ln1118_10 = sext i15 %layer_2_weights_V_0_7_load"   --->   Operation 1129 'sext' 'sext_ln1118_10' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1130 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_7)   --->   "%mul_ln1118_7 = mul i36 %sext_ln1118_10, i36 %sext_ln1118_2"   --->   Operation 1130 'mul' 'mul_ln1118_7' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 1131 [1/2] (1.35ns)   --->   "%layer_2_out_V_load_12 = load i17 %layer_2_out_V_addr_13"   --->   Operation 1131 'load' 'layer_2_out_V_load_12' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 107648> <RAM>
ST_49 : Operation 1132 [2/2] (1.35ns)   --->   "%layer_2_out_V_load_13 = load i17 %layer_2_out_V_addr_14"   --->   Operation 1132 'load' 'layer_2_out_V_load_13' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 107648> <RAM>
ST_49 : Operation 1133 [2/2] (1.35ns)   --->   "%layer_2_out_V_load_14 = load i17 %layer_2_out_V_addr_15"   --->   Operation 1133 'load' 'layer_2_out_V_load_14' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 107648> <RAM>

State 50 <SV = 15> <Delay = 1.35>
ST_50 : Operation 1134 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_2 = add i37 %shl_ln728_2, i37 %sext_ln703_2"   --->   Operation 1134 'add' 'add_ln1192_2' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_50 : Operation 1135 [1/1] (0.00ns)   --->   "%trunc_ln708_3 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_2, i32 16, i32 36"   --->   Operation 1135 'partselect' 'trunc_ln708_3' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1136 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_3 = add i37 %shl_ln728_3, i37 %sext_ln703_3"   --->   Operation 1136 'add' 'add_ln1192_3' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_50 : Operation 1137 [1/1] (0.00ns)   --->   "%trunc_ln708_4 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_3, i32 16, i32 36"   --->   Operation 1137 'partselect' 'trunc_ln708_4' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1138 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_4)   --->   "%mul_ln1118_4 = mul i35 %sext_ln1118_7, i35 %sext_ln1118_1"   --->   Operation 1138 'mul' 'mul_ln1118_4' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_50 : Operation 1139 [1/1] (0.00ns)   --->   "%shl_ln728_4 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %layer_2_out_V_load_9, i16 0"   --->   Operation 1139 'bitconcatenate' 'shl_ln728_4' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1140 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_4)   --->   "%sext_ln703_4 = sext i35 %mul_ln1118_4"   --->   Operation 1140 'sext' 'sext_ln703_4' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1141 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_4 = add i37 %shl_ln728_4, i37 %sext_ln703_4"   --->   Operation 1141 'add' 'add_ln1192_4' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_50 : Operation 1142 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_5)   --->   "%mul_ln1118_5 = mul i36 %sext_ln1118_8, i36 %sext_ln1118_2"   --->   Operation 1142 'mul' 'mul_ln1118_5' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_50 : Operation 1143 [1/1] (0.00ns)   --->   "%shl_ln728_5 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %layer_2_out_V_load_10, i16 0"   --->   Operation 1143 'bitconcatenate' 'shl_ln728_5' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1144 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_5)   --->   "%sext_ln703_5 = sext i36 %mul_ln1118_5"   --->   Operation 1144 'sext' 'sext_ln703_5' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1145 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_5 = add i37 %shl_ln728_5, i37 %sext_ln703_5"   --->   Operation 1145 'add' 'add_ln1192_5' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_50 : Operation 1146 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_6)   --->   "%mul_ln1118_6 = mul i36 %sext_ln1118_9, i36 %sext_ln1118_2"   --->   Operation 1146 'mul' 'mul_ln1118_6' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_50 : Operation 1147 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_7)   --->   "%mul_ln1118_7 = mul i36 %sext_ln1118_10, i36 %sext_ln1118_2"   --->   Operation 1147 'mul' 'mul_ln1118_7' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_50 : Operation 1148 [1/1] (0.00ns)   --->   "%sext_ln1118_11 = sext i15 %layer_2_weights_V_0_8_load"   --->   Operation 1148 'sext' 'sext_ln1118_11' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1149 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_8)   --->   "%mul_ln1118_8 = mul i36 %sext_ln1118_11, i36 %sext_ln1118_2"   --->   Operation 1149 'mul' 'mul_ln1118_8' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_50 : Operation 1150 [1/2] (1.35ns)   --->   "%layer_2_out_V_load_13 = load i17 %layer_2_out_V_addr_14"   --->   Operation 1150 'load' 'layer_2_out_V_load_13' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 107648> <RAM>
ST_50 : Operation 1151 [1/1] (0.00ns)   --->   "%sext_ln1118_12 = sext i15 %layer_2_weights_V_0_9_load"   --->   Operation 1151 'sext' 'sext_ln1118_12' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1152 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_9)   --->   "%mul_ln1118_9 = mul i36 %sext_ln1118_12, i36 %sext_ln1118_2"   --->   Operation 1152 'mul' 'mul_ln1118_9' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_50 : Operation 1153 [1/2] (1.35ns)   --->   "%layer_2_out_V_load_14 = load i17 %layer_2_out_V_addr_15"   --->   Operation 1153 'load' 'layer_2_out_V_load_14' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 107648> <RAM>
ST_50 : Operation 1154 [2/2] (1.35ns)   --->   "%layer_2_out_V_load_15 = load i17 %layer_2_out_V_addr_16"   --->   Operation 1154 'load' 'layer_2_out_V_load_15' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 107648> <RAM>
ST_50 : Operation 1155 [2/2] (1.35ns)   --->   "%layer_2_out_V_load_16 = load i17 %layer_2_out_V_addr_17"   --->   Operation 1155 'load' 'layer_2_out_V_load_16' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 107648> <RAM>

State 51 <SV = 16> <Delay = 1.35>
ST_51 : Operation 1156 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_4 = add i37 %shl_ln728_4, i37 %sext_ln703_4"   --->   Operation 1156 'add' 'add_ln1192_4' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 1157 [1/1] (0.00ns)   --->   "%trunc_ln708_5 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_4, i32 16, i32 36"   --->   Operation 1157 'partselect' 'trunc_ln708_5' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1158 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_5 = add i37 %shl_ln728_5, i37 %sext_ln703_5"   --->   Operation 1158 'add' 'add_ln1192_5' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 1159 [1/1] (0.00ns)   --->   "%trunc_ln708_6 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_5, i32 16, i32 36"   --->   Operation 1159 'partselect' 'trunc_ln708_6' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1160 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_6)   --->   "%mul_ln1118_6 = mul i36 %sext_ln1118_9, i36 %sext_ln1118_2"   --->   Operation 1160 'mul' 'mul_ln1118_6' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 1161 [1/1] (0.00ns)   --->   "%shl_ln728_6 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %layer_2_out_V_load_11, i16 0"   --->   Operation 1161 'bitconcatenate' 'shl_ln728_6' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1162 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_6)   --->   "%sext_ln703_6 = sext i36 %mul_ln1118_6"   --->   Operation 1162 'sext' 'sext_ln703_6' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1163 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_6 = add i37 %shl_ln728_6, i37 %sext_ln703_6"   --->   Operation 1163 'add' 'add_ln1192_6' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 1164 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_7)   --->   "%mul_ln1118_7 = mul i36 %sext_ln1118_10, i36 %sext_ln1118_2"   --->   Operation 1164 'mul' 'mul_ln1118_7' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 1165 [1/1] (0.00ns)   --->   "%shl_ln728_7 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %layer_2_out_V_load_12, i16 0"   --->   Operation 1165 'bitconcatenate' 'shl_ln728_7' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1166 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_7)   --->   "%sext_ln703_7 = sext i36 %mul_ln1118_7"   --->   Operation 1166 'sext' 'sext_ln703_7' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1167 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_7 = add i37 %shl_ln728_7, i37 %sext_ln703_7"   --->   Operation 1167 'add' 'add_ln1192_7' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 1168 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_8)   --->   "%mul_ln1118_8 = mul i36 %sext_ln1118_11, i36 %sext_ln1118_2"   --->   Operation 1168 'mul' 'mul_ln1118_8' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 1169 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_9)   --->   "%mul_ln1118_9 = mul i36 %sext_ln1118_12, i36 %sext_ln1118_2"   --->   Operation 1169 'mul' 'mul_ln1118_9' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 1170 [1/1] (0.00ns)   --->   "%sext_ln1118_13 = sext i15 %layer_2_weights_V_0_10_load"   --->   Operation 1170 'sext' 'sext_ln1118_13' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1171 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_10)   --->   "%mul_ln1118_10 = mul i36 %sext_ln1118_13, i36 %sext_ln1118_2"   --->   Operation 1171 'mul' 'mul_ln1118_10' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 1172 [1/2] (1.35ns)   --->   "%layer_2_out_V_load_15 = load i17 %layer_2_out_V_addr_16"   --->   Operation 1172 'load' 'layer_2_out_V_load_15' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 107648> <RAM>
ST_51 : Operation 1173 [1/1] (0.00ns)   --->   "%sext_ln1118_14 = sext i14 %layer_2_weights_V_0_11_load"   --->   Operation 1173 'sext' 'sext_ln1118_14' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1174 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_11)   --->   "%mul_ln1118_11 = mul i35 %sext_ln1118_14, i35 %sext_ln1118_1"   --->   Operation 1174 'mul' 'mul_ln1118_11' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 1175 [1/2] (1.35ns)   --->   "%layer_2_out_V_load_16 = load i17 %layer_2_out_V_addr_17"   --->   Operation 1175 'load' 'layer_2_out_V_load_16' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 107648> <RAM>
ST_51 : Operation 1176 [2/2] (1.35ns)   --->   "%layer_2_out_V_load_17 = load i17 %layer_2_out_V_addr_18"   --->   Operation 1176 'load' 'layer_2_out_V_load_17' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 107648> <RAM>
ST_51 : Operation 1177 [2/2] (1.35ns)   --->   "%layer_2_out_V_load_18 = load i17 %layer_2_out_V_addr_19"   --->   Operation 1177 'load' 'layer_2_out_V_load_18' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 107648> <RAM>

State 52 <SV = 17> <Delay = 1.35>
ST_52 : Operation 1178 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_6 = add i37 %shl_ln728_6, i37 %sext_ln703_6"   --->   Operation 1178 'add' 'add_ln1192_6' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 1179 [1/1] (0.00ns)   --->   "%trunc_ln708_7 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_6, i32 16, i32 36"   --->   Operation 1179 'partselect' 'trunc_ln708_7' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 1180 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_7 = add i37 %shl_ln728_7, i37 %sext_ln703_7"   --->   Operation 1180 'add' 'add_ln1192_7' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 1181 [1/1] (0.00ns)   --->   "%trunc_ln708_8 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_7, i32 16, i32 36"   --->   Operation 1181 'partselect' 'trunc_ln708_8' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 1182 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_8)   --->   "%mul_ln1118_8 = mul i36 %sext_ln1118_11, i36 %sext_ln1118_2"   --->   Operation 1182 'mul' 'mul_ln1118_8' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 1183 [1/1] (0.00ns)   --->   "%shl_ln728_8 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %layer_2_out_V_load_13, i16 0"   --->   Operation 1183 'bitconcatenate' 'shl_ln728_8' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 1184 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_8)   --->   "%sext_ln703_8 = sext i36 %mul_ln1118_8"   --->   Operation 1184 'sext' 'sext_ln703_8' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 1185 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_8 = add i37 %shl_ln728_8, i37 %sext_ln703_8"   --->   Operation 1185 'add' 'add_ln1192_8' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 1186 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_9)   --->   "%mul_ln1118_9 = mul i36 %sext_ln1118_12, i36 %sext_ln1118_2"   --->   Operation 1186 'mul' 'mul_ln1118_9' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 1187 [1/1] (0.00ns)   --->   "%shl_ln728_9 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %layer_2_out_V_load_14, i16 0"   --->   Operation 1187 'bitconcatenate' 'shl_ln728_9' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 1188 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_9)   --->   "%sext_ln703_9 = sext i36 %mul_ln1118_9"   --->   Operation 1188 'sext' 'sext_ln703_9' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 1189 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_9 = add i37 %shl_ln728_9, i37 %sext_ln703_9"   --->   Operation 1189 'add' 'add_ln1192_9' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 1190 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_10)   --->   "%mul_ln1118_10 = mul i36 %sext_ln1118_13, i36 %sext_ln1118_2"   --->   Operation 1190 'mul' 'mul_ln1118_10' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 1191 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_11)   --->   "%mul_ln1118_11 = mul i35 %sext_ln1118_14, i35 %sext_ln1118_1"   --->   Operation 1191 'mul' 'mul_ln1118_11' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 1192 [1/1] (0.00ns)   --->   "%sext_ln1118_15 = sext i15 %layer_2_weights_V_0_12_load"   --->   Operation 1192 'sext' 'sext_ln1118_15' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 1193 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_12)   --->   "%mul_ln1118_12 = mul i36 %sext_ln1118_15, i36 %sext_ln1118_2"   --->   Operation 1193 'mul' 'mul_ln1118_12' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 1194 [1/2] (1.35ns)   --->   "%layer_2_out_V_load_17 = load i17 %layer_2_out_V_addr_18"   --->   Operation 1194 'load' 'layer_2_out_V_load_17' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 107648> <RAM>
ST_52 : Operation 1195 [1/1] (0.00ns)   --->   "%sext_ln1118_16 = sext i15 %layer_2_weights_V_0_13_load"   --->   Operation 1195 'sext' 'sext_ln1118_16' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 1196 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_13)   --->   "%mul_ln1118_13 = mul i36 %sext_ln1118_16, i36 %sext_ln1118_2"   --->   Operation 1196 'mul' 'mul_ln1118_13' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 1197 [1/2] (1.35ns)   --->   "%layer_2_out_V_load_18 = load i17 %layer_2_out_V_addr_19"   --->   Operation 1197 'load' 'layer_2_out_V_load_18' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 107648> <RAM>
ST_52 : Operation 1198 [2/2] (1.35ns)   --->   "%layer_2_out_V_load_19 = load i17 %layer_2_out_V_addr_20"   --->   Operation 1198 'load' 'layer_2_out_V_load_19' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 107648> <RAM>
ST_52 : Operation 1199 [2/2] (1.35ns)   --->   "%layer_2_out_V_load_20 = load i17 %layer_2_out_V_addr_21"   --->   Operation 1199 'load' 'layer_2_out_V_load_20' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 107648> <RAM>

State 53 <SV = 18> <Delay = 1.35>
ST_53 : Operation 1200 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_8 = add i37 %shl_ln728_8, i37 %sext_ln703_8"   --->   Operation 1200 'add' 'add_ln1192_8' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 1201 [1/1] (0.00ns)   --->   "%trunc_ln708_9 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_8, i32 16, i32 36"   --->   Operation 1201 'partselect' 'trunc_ln708_9' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 1202 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_9 = add i37 %shl_ln728_9, i37 %sext_ln703_9"   --->   Operation 1202 'add' 'add_ln1192_9' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 1203 [1/1] (0.00ns)   --->   "%trunc_ln708_s = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_9, i32 16, i32 36"   --->   Operation 1203 'partselect' 'trunc_ln708_s' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 1204 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_10)   --->   "%mul_ln1118_10 = mul i36 %sext_ln1118_13, i36 %sext_ln1118_2"   --->   Operation 1204 'mul' 'mul_ln1118_10' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 1205 [1/1] (0.00ns)   --->   "%shl_ln728_s = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %layer_2_out_V_load_15, i16 0"   --->   Operation 1205 'bitconcatenate' 'shl_ln728_s' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 1206 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_10)   --->   "%sext_ln703_10 = sext i36 %mul_ln1118_10"   --->   Operation 1206 'sext' 'sext_ln703_10' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 1207 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_10 = add i37 %shl_ln728_s, i37 %sext_ln703_10"   --->   Operation 1207 'add' 'add_ln1192_10' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 1208 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_11)   --->   "%mul_ln1118_11 = mul i35 %sext_ln1118_14, i35 %sext_ln1118_1"   --->   Operation 1208 'mul' 'mul_ln1118_11' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 1209 [1/1] (0.00ns)   --->   "%shl_ln728_10 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %layer_2_out_V_load_16, i16 0"   --->   Operation 1209 'bitconcatenate' 'shl_ln728_10' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 1210 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_11)   --->   "%sext_ln703_11 = sext i35 %mul_ln1118_11"   --->   Operation 1210 'sext' 'sext_ln703_11' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 1211 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_11 = add i37 %shl_ln728_10, i37 %sext_ln703_11"   --->   Operation 1211 'add' 'add_ln1192_11' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 1212 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_12)   --->   "%mul_ln1118_12 = mul i36 %sext_ln1118_15, i36 %sext_ln1118_2"   --->   Operation 1212 'mul' 'mul_ln1118_12' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 1213 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_13)   --->   "%mul_ln1118_13 = mul i36 %sext_ln1118_16, i36 %sext_ln1118_2"   --->   Operation 1213 'mul' 'mul_ln1118_13' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 1214 [1/1] (0.00ns)   --->   "%sext_ln1118_17 = sext i15 %layer_2_weights_V_0_14_load"   --->   Operation 1214 'sext' 'sext_ln1118_17' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 1215 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_14)   --->   "%mul_ln1118_14 = mul i36 %sext_ln1118_17, i36 %sext_ln1118_2"   --->   Operation 1215 'mul' 'mul_ln1118_14' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 1216 [1/2] (1.35ns)   --->   "%layer_2_out_V_load_19 = load i17 %layer_2_out_V_addr_20"   --->   Operation 1216 'load' 'layer_2_out_V_load_19' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 107648> <RAM>
ST_53 : Operation 1217 [1/1] (0.00ns)   --->   "%sext_ln1118_18 = sext i15 %layer_2_weights_V_0_15_load"   --->   Operation 1217 'sext' 'sext_ln1118_18' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 1218 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_15)   --->   "%mul_ln1118_15 = mul i36 %sext_ln1118_18, i36 %sext_ln1118_2"   --->   Operation 1218 'mul' 'mul_ln1118_15' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 1219 [1/2] (1.35ns)   --->   "%layer_2_out_V_load_20 = load i17 %layer_2_out_V_addr_21"   --->   Operation 1219 'load' 'layer_2_out_V_load_20' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 107648> <RAM>
ST_53 : Operation 1220 [2/2] (1.35ns)   --->   "%layer_2_out_V_load_21 = load i17 %layer_2_out_V_addr_22"   --->   Operation 1220 'load' 'layer_2_out_V_load_21' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 107648> <RAM>
ST_53 : Operation 1221 [2/2] (1.35ns)   --->   "%layer_2_out_V_load_22 = load i17 %layer_2_out_V_addr_23"   --->   Operation 1221 'load' 'layer_2_out_V_load_22' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 107648> <RAM>

State 54 <SV = 19> <Delay = 1.35>
ST_54 : Operation 1222 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_10 = add i37 %shl_ln728_s, i37 %sext_ln703_10"   --->   Operation 1222 'add' 'add_ln1192_10' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_54 : Operation 1223 [1/1] (0.00ns)   --->   "%trunc_ln708_10 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_10, i32 16, i32 36"   --->   Operation 1223 'partselect' 'trunc_ln708_10' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1224 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_11 = add i37 %shl_ln728_10, i37 %sext_ln703_11"   --->   Operation 1224 'add' 'add_ln1192_11' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_54 : Operation 1225 [1/1] (0.00ns)   --->   "%trunc_ln708_11 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_11, i32 16, i32 36"   --->   Operation 1225 'partselect' 'trunc_ln708_11' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1226 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_12)   --->   "%mul_ln1118_12 = mul i36 %sext_ln1118_15, i36 %sext_ln1118_2"   --->   Operation 1226 'mul' 'mul_ln1118_12' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_54 : Operation 1227 [1/1] (0.00ns)   --->   "%shl_ln728_11 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %layer_2_out_V_load_17, i16 0"   --->   Operation 1227 'bitconcatenate' 'shl_ln728_11' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1228 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_12)   --->   "%sext_ln703_12 = sext i36 %mul_ln1118_12"   --->   Operation 1228 'sext' 'sext_ln703_12' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1229 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_12 = add i37 %shl_ln728_11, i37 %sext_ln703_12"   --->   Operation 1229 'add' 'add_ln1192_12' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_54 : Operation 1230 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_13)   --->   "%mul_ln1118_13 = mul i36 %sext_ln1118_16, i36 %sext_ln1118_2"   --->   Operation 1230 'mul' 'mul_ln1118_13' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_54 : Operation 1231 [1/1] (0.00ns)   --->   "%shl_ln728_12 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %layer_2_out_V_load_18, i16 0"   --->   Operation 1231 'bitconcatenate' 'shl_ln728_12' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1232 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_13)   --->   "%sext_ln703_13 = sext i36 %mul_ln1118_13"   --->   Operation 1232 'sext' 'sext_ln703_13' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1233 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_13 = add i37 %shl_ln728_12, i37 %sext_ln703_13"   --->   Operation 1233 'add' 'add_ln1192_13' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_54 : Operation 1234 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_14)   --->   "%mul_ln1118_14 = mul i36 %sext_ln1118_17, i36 %sext_ln1118_2"   --->   Operation 1234 'mul' 'mul_ln1118_14' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_54 : Operation 1235 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_15)   --->   "%mul_ln1118_15 = mul i36 %sext_ln1118_18, i36 %sext_ln1118_2"   --->   Operation 1235 'mul' 'mul_ln1118_15' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_54 : Operation 1236 [1/1] (0.00ns)   --->   "%sext_ln1118_19 = sext i15 %layer_2_weights_V_0_16_load"   --->   Operation 1236 'sext' 'sext_ln1118_19' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1237 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_16)   --->   "%mul_ln1118_16 = mul i36 %sext_ln1118_19, i36 %sext_ln1118_2"   --->   Operation 1237 'mul' 'mul_ln1118_16' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_54 : Operation 1238 [1/2] (1.35ns)   --->   "%layer_2_out_V_load_21 = load i17 %layer_2_out_V_addr_22"   --->   Operation 1238 'load' 'layer_2_out_V_load_21' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 107648> <RAM>
ST_54 : Operation 1239 [1/1] (0.00ns)   --->   "%zext_ln1118 = zext i14 %layer_2_weights_V_0_17_load"   --->   Operation 1239 'zext' 'zext_ln1118' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1240 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_17)   --->   "%mul_ln1118_17 = mul i35 %zext_ln1118, i35 %sext_ln1118_1"   --->   Operation 1240 'mul' 'mul_ln1118_17' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_54 : Operation 1241 [1/2] (1.35ns)   --->   "%layer_2_out_V_load_22 = load i17 %layer_2_out_V_addr_23"   --->   Operation 1241 'load' 'layer_2_out_V_load_22' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 107648> <RAM>
ST_54 : Operation 1242 [2/2] (1.35ns)   --->   "%layer_2_out_V_load_23 = load i17 %layer_2_out_V_addr_24"   --->   Operation 1242 'load' 'layer_2_out_V_load_23' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 107648> <RAM>
ST_54 : Operation 1243 [2/2] (1.35ns)   --->   "%layer_2_out_V_load_24 = load i17 %layer_2_out_V_addr_25"   --->   Operation 1243 'load' 'layer_2_out_V_load_24' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 107648> <RAM>

State 55 <SV = 20> <Delay = 1.35>
ST_55 : Operation 1244 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i21 %cnn_input_V_0_load"   --->   Operation 1244 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 1245 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_12 = add i37 %shl_ln728_11, i37 %sext_ln703_12"   --->   Operation 1245 'add' 'add_ln1192_12' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_55 : Operation 1246 [1/1] (0.00ns)   --->   "%trunc_ln708_12 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_12, i32 16, i32 36"   --->   Operation 1246 'partselect' 'trunc_ln708_12' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 1247 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_13 = add i37 %shl_ln728_12, i37 %sext_ln703_13"   --->   Operation 1247 'add' 'add_ln1192_13' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_55 : Operation 1248 [1/1] (0.00ns)   --->   "%trunc_ln708_13 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_13, i32 16, i32 36"   --->   Operation 1248 'partselect' 'trunc_ln708_13' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 1249 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_14)   --->   "%mul_ln1118_14 = mul i36 %sext_ln1118_17, i36 %sext_ln1118_2"   --->   Operation 1249 'mul' 'mul_ln1118_14' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_55 : Operation 1250 [1/1] (0.00ns)   --->   "%shl_ln728_13 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %layer_2_out_V_load_19, i16 0"   --->   Operation 1250 'bitconcatenate' 'shl_ln728_13' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 1251 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_14)   --->   "%sext_ln703_14 = sext i36 %mul_ln1118_14"   --->   Operation 1251 'sext' 'sext_ln703_14' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 1252 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_14 = add i37 %shl_ln728_13, i37 %sext_ln703_14"   --->   Operation 1252 'add' 'add_ln1192_14' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_55 : Operation 1253 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_15)   --->   "%mul_ln1118_15 = mul i36 %sext_ln1118_18, i36 %sext_ln1118_2"   --->   Operation 1253 'mul' 'mul_ln1118_15' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_55 : Operation 1254 [1/1] (0.00ns)   --->   "%shl_ln728_14 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %layer_2_out_V_load_20, i16 0"   --->   Operation 1254 'bitconcatenate' 'shl_ln728_14' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 1255 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_15)   --->   "%sext_ln703_15 = sext i36 %mul_ln1118_15"   --->   Operation 1255 'sext' 'sext_ln703_15' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 1256 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_15 = add i37 %shl_ln728_14, i37 %sext_ln703_15"   --->   Operation 1256 'add' 'add_ln1192_15' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_55 : Operation 1257 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_16)   --->   "%mul_ln1118_16 = mul i36 %sext_ln1118_19, i36 %sext_ln1118_2"   --->   Operation 1257 'mul' 'mul_ln1118_16' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_55 : Operation 1258 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_17)   --->   "%mul_ln1118_17 = mul i35 %zext_ln1118, i35 %sext_ln1118_1"   --->   Operation 1258 'mul' 'mul_ln1118_17' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_55 : Operation 1259 [1/1] (0.00ns)   --->   "%sext_ln1118_20 = sext i15 %layer_2_weights_V_0_18_load"   --->   Operation 1259 'sext' 'sext_ln1118_20' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 1260 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_18)   --->   "%mul_ln1118_18 = mul i36 %sext_ln1118_20, i36 %sext_ln1118_2"   --->   Operation 1260 'mul' 'mul_ln1118_18' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_55 : Operation 1261 [1/2] (1.35ns)   --->   "%layer_2_out_V_load_23 = load i17 %layer_2_out_V_addr_24"   --->   Operation 1261 'load' 'layer_2_out_V_load_23' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 107648> <RAM>
ST_55 : Operation 1262 [1/1] (0.00ns)   --->   "%sext_ln1118_21 = sext i16 %layer_2_weights_V_0_19_load"   --->   Operation 1262 'sext' 'sext_ln1118_21' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 1263 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_19)   --->   "%mul_ln703 = mul i37 %sext_ln1118_21, i37 %sext_ln1118"   --->   Operation 1263 'mul' 'mul_ln703' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_55 : Operation 1264 [1/2] (1.35ns)   --->   "%layer_2_out_V_load_24 = load i17 %layer_2_out_V_addr_25"   --->   Operation 1264 'load' 'layer_2_out_V_load_24' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 107648> <RAM>
ST_55 : Operation 1265 [2/2] (1.35ns)   --->   "%layer_2_out_V_load_25 = load i17 %layer_2_out_V_addr_26"   --->   Operation 1265 'load' 'layer_2_out_V_load_25' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 107648> <RAM>
ST_55 : Operation 1266 [2/2] (1.35ns)   --->   "%layer_2_out_V_load_26 = load i17 %layer_2_out_V_addr_27"   --->   Operation 1266 'load' 'layer_2_out_V_load_26' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 107648> <RAM>

State 56 <SV = 21> <Delay = 1.35>
ST_56 : Operation 1267 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_14 = add i37 %shl_ln728_13, i37 %sext_ln703_14"   --->   Operation 1267 'add' 'add_ln1192_14' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_56 : Operation 1268 [1/1] (0.00ns)   --->   "%trunc_ln708_14 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_14, i32 16, i32 36"   --->   Operation 1268 'partselect' 'trunc_ln708_14' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 1269 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_15 = add i37 %shl_ln728_14, i37 %sext_ln703_15"   --->   Operation 1269 'add' 'add_ln1192_15' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_56 : Operation 1270 [1/1] (0.00ns)   --->   "%trunc_ln708_15 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_15, i32 16, i32 36"   --->   Operation 1270 'partselect' 'trunc_ln708_15' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 1271 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_16)   --->   "%mul_ln1118_16 = mul i36 %sext_ln1118_19, i36 %sext_ln1118_2"   --->   Operation 1271 'mul' 'mul_ln1118_16' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_56 : Operation 1272 [1/1] (0.00ns)   --->   "%shl_ln728_15 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %layer_2_out_V_load_21, i16 0"   --->   Operation 1272 'bitconcatenate' 'shl_ln728_15' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 1273 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_16)   --->   "%sext_ln703_16 = sext i36 %mul_ln1118_16"   --->   Operation 1273 'sext' 'sext_ln703_16' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 1274 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_16 = add i37 %shl_ln728_15, i37 %sext_ln703_16"   --->   Operation 1274 'add' 'add_ln1192_16' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_56 : Operation 1275 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_17)   --->   "%mul_ln1118_17 = mul i35 %zext_ln1118, i35 %sext_ln1118_1"   --->   Operation 1275 'mul' 'mul_ln1118_17' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_56 : Operation 1276 [1/1] (0.00ns)   --->   "%shl_ln728_16 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %layer_2_out_V_load_22, i16 0"   --->   Operation 1276 'bitconcatenate' 'shl_ln728_16' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 1277 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_17)   --->   "%sext_ln703_17 = sext i35 %mul_ln1118_17"   --->   Operation 1277 'sext' 'sext_ln703_17' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 1278 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_17 = add i37 %shl_ln728_16, i37 %sext_ln703_17"   --->   Operation 1278 'add' 'add_ln1192_17' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_56 : Operation 1279 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_18)   --->   "%mul_ln1118_18 = mul i36 %sext_ln1118_20, i36 %sext_ln1118_2"   --->   Operation 1279 'mul' 'mul_ln1118_18' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_56 : Operation 1280 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_19)   --->   "%mul_ln703 = mul i37 %sext_ln1118_21, i37 %sext_ln1118"   --->   Operation 1280 'mul' 'mul_ln703' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_56 : Operation 1281 [1/1] (0.00ns)   --->   "%zext_ln1118_1 = zext i14 %layer_2_weights_V_0_20_load"   --->   Operation 1281 'zext' 'zext_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 1282 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_20)   --->   "%mul_ln1118_19 = mul i35 %zext_ln1118_1, i35 %sext_ln1118_1"   --->   Operation 1282 'mul' 'mul_ln1118_19' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_56 : Operation 1283 [1/2] (1.35ns)   --->   "%layer_2_out_V_load_25 = load i17 %layer_2_out_V_addr_26"   --->   Operation 1283 'load' 'layer_2_out_V_load_25' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 107648> <RAM>
ST_56 : Operation 1284 [1/1] (0.00ns)   --->   "%sext_ln1118_22 = sext i15 %layer_2_weights_V_0_21_load"   --->   Operation 1284 'sext' 'sext_ln1118_22' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 1285 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_21)   --->   "%mul_ln1118_20 = mul i36 %sext_ln1118_22, i36 %sext_ln1118_2"   --->   Operation 1285 'mul' 'mul_ln1118_20' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_56 : Operation 1286 [1/2] (1.35ns)   --->   "%layer_2_out_V_load_26 = load i17 %layer_2_out_V_addr_27"   --->   Operation 1286 'load' 'layer_2_out_V_load_26' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 107648> <RAM>
ST_56 : Operation 1287 [2/2] (1.35ns)   --->   "%layer_2_out_V_load_27 = load i17 %layer_2_out_V_addr_28"   --->   Operation 1287 'load' 'layer_2_out_V_load_27' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 107648> <RAM>
ST_56 : Operation 1288 [2/2] (1.35ns)   --->   "%layer_2_out_V_load_28 = load i17 %layer_2_out_V_addr_29"   --->   Operation 1288 'load' 'layer_2_out_V_load_28' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 107648> <RAM>

State 57 <SV = 22> <Delay = 1.35>
ST_57 : Operation 1289 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_16 = add i37 %shl_ln728_15, i37 %sext_ln703_16"   --->   Operation 1289 'add' 'add_ln1192_16' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_57 : Operation 1290 [1/1] (0.00ns)   --->   "%trunc_ln708_16 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_16, i32 16, i32 36"   --->   Operation 1290 'partselect' 'trunc_ln708_16' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 1291 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_17 = add i37 %shl_ln728_16, i37 %sext_ln703_17"   --->   Operation 1291 'add' 'add_ln1192_17' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_57 : Operation 1292 [1/1] (0.00ns)   --->   "%trunc_ln708_17 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_17, i32 16, i32 36"   --->   Operation 1292 'partselect' 'trunc_ln708_17' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 1293 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_18)   --->   "%mul_ln1118_18 = mul i36 %sext_ln1118_20, i36 %sext_ln1118_2"   --->   Operation 1293 'mul' 'mul_ln1118_18' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_57 : Operation 1294 [1/1] (0.00ns)   --->   "%shl_ln728_17 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %layer_2_out_V_load_23, i16 0"   --->   Operation 1294 'bitconcatenate' 'shl_ln728_17' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 1295 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_18)   --->   "%sext_ln703_18 = sext i36 %mul_ln1118_18"   --->   Operation 1295 'sext' 'sext_ln703_18' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 1296 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_18 = add i37 %shl_ln728_17, i37 %sext_ln703_18"   --->   Operation 1296 'add' 'add_ln1192_18' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_57 : Operation 1297 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_19)   --->   "%mul_ln703 = mul i37 %sext_ln1118_21, i37 %sext_ln1118"   --->   Operation 1297 'mul' 'mul_ln703' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_57 : Operation 1298 [1/1] (0.00ns)   --->   "%shl_ln728_18 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %layer_2_out_V_load_24, i16 0"   --->   Operation 1298 'bitconcatenate' 'shl_ln728_18' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 1299 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_19 = add i37 %shl_ln728_18, i37 %mul_ln703"   --->   Operation 1299 'add' 'add_ln1192_19' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_57 : Operation 1300 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_20)   --->   "%mul_ln1118_19 = mul i35 %zext_ln1118_1, i35 %sext_ln1118_1"   --->   Operation 1300 'mul' 'mul_ln1118_19' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_57 : Operation 1301 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_21)   --->   "%mul_ln1118_20 = mul i36 %sext_ln1118_22, i36 %sext_ln1118_2"   --->   Operation 1301 'mul' 'mul_ln1118_20' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_57 : Operation 1302 [1/1] (0.00ns)   --->   "%sext_ln1118_23 = sext i15 %layer_2_weights_V_0_22_load"   --->   Operation 1302 'sext' 'sext_ln1118_23' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 1303 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_22)   --->   "%mul_ln1118_21 = mul i36 %sext_ln1118_23, i36 %sext_ln1118_2"   --->   Operation 1303 'mul' 'mul_ln1118_21' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_57 : Operation 1304 [1/2] (1.35ns)   --->   "%layer_2_out_V_load_27 = load i17 %layer_2_out_V_addr_28"   --->   Operation 1304 'load' 'layer_2_out_V_load_27' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 107648> <RAM>
ST_57 : Operation 1305 [1/1] (0.00ns)   --->   "%sext_ln1118_24 = sext i15 %layer_2_weights_V_0_23_load"   --->   Operation 1305 'sext' 'sext_ln1118_24' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 1306 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_23)   --->   "%mul_ln1118_22 = mul i36 %sext_ln1118_24, i36 %sext_ln1118_2"   --->   Operation 1306 'mul' 'mul_ln1118_22' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_57 : Operation 1307 [1/2] (1.35ns)   --->   "%layer_2_out_V_load_28 = load i17 %layer_2_out_V_addr_29"   --->   Operation 1307 'load' 'layer_2_out_V_load_28' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 107648> <RAM>
ST_57 : Operation 1308 [2/2] (1.35ns)   --->   "%layer_2_out_V_load_29 = load i17 %layer_2_out_V_addr_30"   --->   Operation 1308 'load' 'layer_2_out_V_load_29' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 107648> <RAM>
ST_57 : Operation 1309 [2/2] (1.35ns)   --->   "%layer_2_out_V_load_30 = load i17 %layer_2_out_V_addr_31"   --->   Operation 1309 'load' 'layer_2_out_V_load_30' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 107648> <RAM>

State 58 <SV = 23> <Delay = 1.35>
ST_58 : Operation 1310 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_18 = add i37 %shl_ln728_17, i37 %sext_ln703_18"   --->   Operation 1310 'add' 'add_ln1192_18' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_58 : Operation 1311 [1/1] (0.00ns)   --->   "%trunc_ln708_18 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_18, i32 16, i32 36"   --->   Operation 1311 'partselect' 'trunc_ln708_18' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 1312 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_19 = add i37 %shl_ln728_18, i37 %mul_ln703"   --->   Operation 1312 'add' 'add_ln1192_19' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_58 : Operation 1313 [1/1] (0.00ns)   --->   "%trunc_ln708_19 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_19, i32 16, i32 36"   --->   Operation 1313 'partselect' 'trunc_ln708_19' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 1314 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_20)   --->   "%mul_ln1118_19 = mul i35 %zext_ln1118_1, i35 %sext_ln1118_1"   --->   Operation 1314 'mul' 'mul_ln1118_19' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_58 : Operation 1315 [1/1] (0.00ns)   --->   "%shl_ln728_19 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %layer_2_out_V_load_25, i16 0"   --->   Operation 1315 'bitconcatenate' 'shl_ln728_19' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 1316 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_20)   --->   "%sext_ln703_19 = sext i35 %mul_ln1118_19"   --->   Operation 1316 'sext' 'sext_ln703_19' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 1317 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_20 = add i37 %shl_ln728_19, i37 %sext_ln703_19"   --->   Operation 1317 'add' 'add_ln1192_20' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_58 : Operation 1318 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_21)   --->   "%mul_ln1118_20 = mul i36 %sext_ln1118_22, i36 %sext_ln1118_2"   --->   Operation 1318 'mul' 'mul_ln1118_20' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_58 : Operation 1319 [1/1] (0.00ns)   --->   "%shl_ln728_20 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %layer_2_out_V_load_26, i16 0"   --->   Operation 1319 'bitconcatenate' 'shl_ln728_20' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 1320 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_21)   --->   "%sext_ln703_20 = sext i36 %mul_ln1118_20"   --->   Operation 1320 'sext' 'sext_ln703_20' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 1321 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_21 = add i37 %shl_ln728_20, i37 %sext_ln703_20"   --->   Operation 1321 'add' 'add_ln1192_21' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_58 : Operation 1322 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_22)   --->   "%mul_ln1118_21 = mul i36 %sext_ln1118_23, i36 %sext_ln1118_2"   --->   Operation 1322 'mul' 'mul_ln1118_21' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_58 : Operation 1323 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_23)   --->   "%mul_ln1118_22 = mul i36 %sext_ln1118_24, i36 %sext_ln1118_2"   --->   Operation 1323 'mul' 'mul_ln1118_22' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_58 : Operation 1324 [1/1] (0.00ns)   --->   "%sext_ln1118_25 = sext i15 %layer_2_weights_V_0_24_load"   --->   Operation 1324 'sext' 'sext_ln1118_25' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 1325 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_24)   --->   "%mul_ln1118_23 = mul i36 %sext_ln1118_25, i36 %sext_ln1118_2"   --->   Operation 1325 'mul' 'mul_ln1118_23' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_58 : Operation 1326 [1/2] (1.35ns)   --->   "%layer_2_out_V_load_29 = load i17 %layer_2_out_V_addr_30"   --->   Operation 1326 'load' 'layer_2_out_V_load_29' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 107648> <RAM>
ST_58 : Operation 1327 [1/1] (0.00ns)   --->   "%sext_ln1118_26 = sext i16 %layer_2_weights_V_0_25_load"   --->   Operation 1327 'sext' 'sext_ln1118_26' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 1328 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_25)   --->   "%mul_ln703_1 = mul i37 %sext_ln1118_26, i37 %sext_ln1118"   --->   Operation 1328 'mul' 'mul_ln703_1' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_58 : Operation 1329 [1/2] (1.35ns)   --->   "%layer_2_out_V_load_30 = load i17 %layer_2_out_V_addr_31"   --->   Operation 1329 'load' 'layer_2_out_V_load_30' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 107648> <RAM>
ST_58 : Operation 1330 [2/2] (1.35ns)   --->   "%layer_2_out_V_load_31 = load i17 %layer_2_out_V_addr_32"   --->   Operation 1330 'load' 'layer_2_out_V_load_31' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 107648> <RAM>
ST_58 : Operation 1331 [2/2] (1.35ns)   --->   "%layer_2_out_V_load_32 = load i17 %layer_2_out_V_addr_33"   --->   Operation 1331 'load' 'layer_2_out_V_load_32' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 107648> <RAM>

State 59 <SV = 24> <Delay = 1.35>
ST_59 : Operation 1332 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_20 = add i37 %shl_ln728_19, i37 %sext_ln703_19"   --->   Operation 1332 'add' 'add_ln1192_20' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_59 : Operation 1333 [1/1] (0.00ns)   --->   "%trunc_ln708_20 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_20, i32 16, i32 36"   --->   Operation 1333 'partselect' 'trunc_ln708_20' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 1334 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_21 = add i37 %shl_ln728_20, i37 %sext_ln703_20"   --->   Operation 1334 'add' 'add_ln1192_21' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_59 : Operation 1335 [1/1] (0.00ns)   --->   "%trunc_ln708_21 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_21, i32 16, i32 36"   --->   Operation 1335 'partselect' 'trunc_ln708_21' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 1336 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_22)   --->   "%mul_ln1118_21 = mul i36 %sext_ln1118_23, i36 %sext_ln1118_2"   --->   Operation 1336 'mul' 'mul_ln1118_21' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_59 : Operation 1337 [1/1] (0.00ns)   --->   "%shl_ln728_21 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %layer_2_out_V_load_27, i16 0"   --->   Operation 1337 'bitconcatenate' 'shl_ln728_21' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 1338 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_22)   --->   "%sext_ln703_21 = sext i36 %mul_ln1118_21"   --->   Operation 1338 'sext' 'sext_ln703_21' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 1339 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_22 = add i37 %shl_ln728_21, i37 %sext_ln703_21"   --->   Operation 1339 'add' 'add_ln1192_22' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_59 : Operation 1340 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_23)   --->   "%mul_ln1118_22 = mul i36 %sext_ln1118_24, i36 %sext_ln1118_2"   --->   Operation 1340 'mul' 'mul_ln1118_22' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_59 : Operation 1341 [1/1] (0.00ns)   --->   "%shl_ln728_22 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %layer_2_out_V_load_28, i16 0"   --->   Operation 1341 'bitconcatenate' 'shl_ln728_22' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 1342 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_23)   --->   "%sext_ln703_22 = sext i36 %mul_ln1118_22"   --->   Operation 1342 'sext' 'sext_ln703_22' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 1343 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_23 = add i37 %shl_ln728_22, i37 %sext_ln703_22"   --->   Operation 1343 'add' 'add_ln1192_23' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_59 : Operation 1344 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_24)   --->   "%mul_ln1118_23 = mul i36 %sext_ln1118_25, i36 %sext_ln1118_2"   --->   Operation 1344 'mul' 'mul_ln1118_23' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_59 : Operation 1345 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_25)   --->   "%mul_ln703_1 = mul i37 %sext_ln1118_26, i37 %sext_ln1118"   --->   Operation 1345 'mul' 'mul_ln703_1' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_59 : Operation 1346 [1/1] (0.00ns)   --->   "%sext_ln1118_27 = sext i14 %layer_2_weights_V_0_26_load"   --->   Operation 1346 'sext' 'sext_ln1118_27' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 1347 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_26)   --->   "%mul_ln1118_24 = mul i35 %sext_ln1118_27, i35 %sext_ln1118_1"   --->   Operation 1347 'mul' 'mul_ln1118_24' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_59 : Operation 1348 [1/2] (1.35ns)   --->   "%layer_2_out_V_load_31 = load i17 %layer_2_out_V_addr_32"   --->   Operation 1348 'load' 'layer_2_out_V_load_31' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 107648> <RAM>
ST_59 : Operation 1349 [1/1] (0.00ns)   --->   "%sext_ln1118_28 = sext i14 %layer_2_weights_V_0_27_load"   --->   Operation 1349 'sext' 'sext_ln1118_28' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 1350 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_27)   --->   "%mul_ln1118_25 = mul i35 %sext_ln1118_28, i35 %sext_ln1118_1"   --->   Operation 1350 'mul' 'mul_ln1118_25' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_59 : Operation 1351 [1/2] (1.35ns)   --->   "%layer_2_out_V_load_32 = load i17 %layer_2_out_V_addr_33"   --->   Operation 1351 'load' 'layer_2_out_V_load_32' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 107648> <RAM>
ST_59 : Operation 1352 [2/2] (1.35ns)   --->   "%layer_2_out_V_load_33 = load i17 %layer_2_out_V_addr_34"   --->   Operation 1352 'load' 'layer_2_out_V_load_33' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 107648> <RAM>
ST_59 : Operation 1353 [2/2] (1.35ns)   --->   "%layer_2_out_V_load_34 = load i17 %layer_2_out_V_addr_35"   --->   Operation 1353 'load' 'layer_2_out_V_load_34' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 107648> <RAM>

State 60 <SV = 25> <Delay = 1.35>
ST_60 : Operation 1354 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_22 = add i37 %shl_ln728_21, i37 %sext_ln703_21"   --->   Operation 1354 'add' 'add_ln1192_22' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_60 : Operation 1355 [1/1] (0.00ns)   --->   "%trunc_ln708_22 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_22, i32 16, i32 36"   --->   Operation 1355 'partselect' 'trunc_ln708_22' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 1356 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_23 = add i37 %shl_ln728_22, i37 %sext_ln703_22"   --->   Operation 1356 'add' 'add_ln1192_23' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_60 : Operation 1357 [1/1] (0.00ns)   --->   "%trunc_ln708_23 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_23, i32 16, i32 36"   --->   Operation 1357 'partselect' 'trunc_ln708_23' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 1358 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_24)   --->   "%mul_ln1118_23 = mul i36 %sext_ln1118_25, i36 %sext_ln1118_2"   --->   Operation 1358 'mul' 'mul_ln1118_23' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_60 : Operation 1359 [1/1] (0.00ns)   --->   "%shl_ln728_23 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %layer_2_out_V_load_29, i16 0"   --->   Operation 1359 'bitconcatenate' 'shl_ln728_23' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 1360 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_24)   --->   "%sext_ln703_23 = sext i36 %mul_ln1118_23"   --->   Operation 1360 'sext' 'sext_ln703_23' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 1361 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_24 = add i37 %shl_ln728_23, i37 %sext_ln703_23"   --->   Operation 1361 'add' 'add_ln1192_24' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_60 : Operation 1362 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_25)   --->   "%mul_ln703_1 = mul i37 %sext_ln1118_26, i37 %sext_ln1118"   --->   Operation 1362 'mul' 'mul_ln703_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_60 : Operation 1363 [1/1] (0.00ns)   --->   "%shl_ln728_24 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %layer_2_out_V_load_30, i16 0"   --->   Operation 1363 'bitconcatenate' 'shl_ln728_24' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 1364 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_25 = add i37 %shl_ln728_24, i37 %mul_ln703_1"   --->   Operation 1364 'add' 'add_ln1192_25' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_60 : Operation 1365 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_26)   --->   "%mul_ln1118_24 = mul i35 %sext_ln1118_27, i35 %sext_ln1118_1"   --->   Operation 1365 'mul' 'mul_ln1118_24' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_60 : Operation 1366 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_27)   --->   "%mul_ln1118_25 = mul i35 %sext_ln1118_28, i35 %sext_ln1118_1"   --->   Operation 1366 'mul' 'mul_ln1118_25' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_60 : Operation 1367 [1/1] (0.00ns)   --->   "%sext_ln1118_29 = sext i15 %layer_2_weights_V_0_28_load"   --->   Operation 1367 'sext' 'sext_ln1118_29' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 1368 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_28)   --->   "%mul_ln1118_26 = mul i36 %sext_ln1118_29, i36 %sext_ln1118_2"   --->   Operation 1368 'mul' 'mul_ln1118_26' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_60 : Operation 1369 [1/2] (1.35ns)   --->   "%layer_2_out_V_load_33 = load i17 %layer_2_out_V_addr_34"   --->   Operation 1369 'load' 'layer_2_out_V_load_33' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 107648> <RAM>
ST_60 : Operation 1370 [1/1] (0.00ns)   --->   "%sext_ln1118_30 = sext i15 %layer_2_weights_V_0_29_load"   --->   Operation 1370 'sext' 'sext_ln1118_30' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 1371 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_29)   --->   "%mul_ln1118_27 = mul i36 %sext_ln1118_30, i36 %sext_ln1118_2"   --->   Operation 1371 'mul' 'mul_ln1118_27' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_60 : Operation 1372 [1/2] (1.35ns)   --->   "%layer_2_out_V_load_34 = load i17 %layer_2_out_V_addr_35"   --->   Operation 1372 'load' 'layer_2_out_V_load_34' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 107648> <RAM>
ST_60 : Operation 1373 [2/2] (1.35ns)   --->   "%layer_2_out_V_load_35 = load i17 %layer_2_out_V_addr_36"   --->   Operation 1373 'load' 'layer_2_out_V_load_35' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 107648> <RAM>
ST_60 : Operation 1374 [2/2] (1.35ns)   --->   "%layer_2_out_V_load_36 = load i17 %layer_2_out_V_addr_37"   --->   Operation 1374 'load' 'layer_2_out_V_load_36' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 107648> <RAM>

State 61 <SV = 26> <Delay = 1.35>
ST_61 : Operation 1375 [1/1] (1.35ns)   --->   "%store_ln708 = store i21 %trunc_ln6, i17 %layer_2_out_V_addr_6"   --->   Operation 1375 'store' 'store_ln708' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 107648> <RAM>
ST_61 : Operation 1376 [1/1] (1.35ns)   --->   "%store_ln708 = store i21 %trunc_ln708_2, i17 %layer_2_out_V_addr_7"   --->   Operation 1376 'store' 'store_ln708' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 107648> <RAM>
ST_61 : Operation 1377 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_24 = add i37 %shl_ln728_23, i37 %sext_ln703_23"   --->   Operation 1377 'add' 'add_ln1192_24' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_61 : Operation 1378 [1/1] (0.00ns)   --->   "%trunc_ln708_24 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_24, i32 16, i32 36"   --->   Operation 1378 'partselect' 'trunc_ln708_24' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 1379 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_25 = add i37 %shl_ln728_24, i37 %mul_ln703_1"   --->   Operation 1379 'add' 'add_ln1192_25' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_61 : Operation 1380 [1/1] (0.00ns)   --->   "%trunc_ln708_25 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_25, i32 16, i32 36"   --->   Operation 1380 'partselect' 'trunc_ln708_25' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 1381 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_26)   --->   "%mul_ln1118_24 = mul i35 %sext_ln1118_27, i35 %sext_ln1118_1"   --->   Operation 1381 'mul' 'mul_ln1118_24' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_61 : Operation 1382 [1/1] (0.00ns)   --->   "%shl_ln728_25 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %layer_2_out_V_load_31, i16 0"   --->   Operation 1382 'bitconcatenate' 'shl_ln728_25' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 1383 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_26)   --->   "%sext_ln703_24 = sext i35 %mul_ln1118_24"   --->   Operation 1383 'sext' 'sext_ln703_24' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 1384 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_26 = add i37 %shl_ln728_25, i37 %sext_ln703_24"   --->   Operation 1384 'add' 'add_ln1192_26' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_61 : Operation 1385 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_27)   --->   "%mul_ln1118_25 = mul i35 %sext_ln1118_28, i35 %sext_ln1118_1"   --->   Operation 1385 'mul' 'mul_ln1118_25' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_61 : Operation 1386 [1/1] (0.00ns)   --->   "%shl_ln728_26 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %layer_2_out_V_load_32, i16 0"   --->   Operation 1386 'bitconcatenate' 'shl_ln728_26' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 1387 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_27)   --->   "%sext_ln703_25 = sext i35 %mul_ln1118_25"   --->   Operation 1387 'sext' 'sext_ln703_25' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 1388 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_27 = add i37 %shl_ln728_26, i37 %sext_ln703_25"   --->   Operation 1388 'add' 'add_ln1192_27' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_61 : Operation 1389 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_28)   --->   "%mul_ln1118_26 = mul i36 %sext_ln1118_29, i36 %sext_ln1118_2"   --->   Operation 1389 'mul' 'mul_ln1118_26' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_61 : Operation 1390 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_29)   --->   "%mul_ln1118_27 = mul i36 %sext_ln1118_30, i36 %sext_ln1118_2"   --->   Operation 1390 'mul' 'mul_ln1118_27' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_61 : Operation 1391 [1/1] (0.00ns)   --->   "%sext_ln1118_31 = sext i15 %layer_2_weights_V_0_30_load"   --->   Operation 1391 'sext' 'sext_ln1118_31' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 1392 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_30)   --->   "%mul_ln1118_28 = mul i36 %sext_ln1118_31, i36 %sext_ln1118_2"   --->   Operation 1392 'mul' 'mul_ln1118_28' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_61 : Operation 1393 [1/2] (1.35ns)   --->   "%layer_2_out_V_load_35 = load i17 %layer_2_out_V_addr_36"   --->   Operation 1393 'load' 'layer_2_out_V_load_35' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 107648> <RAM>
ST_61 : Operation 1394 [1/1] (0.00ns)   --->   "%sext_ln1118_32 = sext i15 %layer_2_weights_V_0_31_load"   --->   Operation 1394 'sext' 'sext_ln1118_32' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 1395 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_31)   --->   "%mul_ln1118_29 = mul i36 %sext_ln1118_32, i36 %sext_ln1118_2"   --->   Operation 1395 'mul' 'mul_ln1118_29' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_61 : Operation 1396 [1/2] (1.35ns)   --->   "%layer_2_out_V_load_36 = load i17 %layer_2_out_V_addr_37"   --->   Operation 1396 'load' 'layer_2_out_V_load_36' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 107648> <RAM>

State 62 <SV = 27> <Delay = 1.35>
ST_62 : Operation 1397 [1/1] (1.35ns)   --->   "%store_ln708 = store i21 %trunc_ln708_3, i17 %layer_2_out_V_addr_8"   --->   Operation 1397 'store' 'store_ln708' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 107648> <RAM>
ST_62 : Operation 1398 [1/1] (1.35ns)   --->   "%store_ln708 = store i21 %trunc_ln708_4, i17 %layer_2_out_V_addr_9"   --->   Operation 1398 'store' 'store_ln708' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 107648> <RAM>
ST_62 : Operation 1399 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_26 = add i37 %shl_ln728_25, i37 %sext_ln703_24"   --->   Operation 1399 'add' 'add_ln1192_26' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_62 : Operation 1400 [1/1] (0.00ns)   --->   "%trunc_ln708_26 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_26, i32 16, i32 36"   --->   Operation 1400 'partselect' 'trunc_ln708_26' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 1401 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_27 = add i37 %shl_ln728_26, i37 %sext_ln703_25"   --->   Operation 1401 'add' 'add_ln1192_27' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_62 : Operation 1402 [1/1] (0.00ns)   --->   "%trunc_ln708_27 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_27, i32 16, i32 36"   --->   Operation 1402 'partselect' 'trunc_ln708_27' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 1403 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_28)   --->   "%mul_ln1118_26 = mul i36 %sext_ln1118_29, i36 %sext_ln1118_2"   --->   Operation 1403 'mul' 'mul_ln1118_26' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_62 : Operation 1404 [1/1] (0.00ns)   --->   "%shl_ln728_27 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %layer_2_out_V_load_33, i16 0"   --->   Operation 1404 'bitconcatenate' 'shl_ln728_27' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 1405 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_28)   --->   "%sext_ln703_26 = sext i36 %mul_ln1118_26"   --->   Operation 1405 'sext' 'sext_ln703_26' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 1406 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_28 = add i37 %shl_ln728_27, i37 %sext_ln703_26"   --->   Operation 1406 'add' 'add_ln1192_28' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_62 : Operation 1407 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_29)   --->   "%mul_ln1118_27 = mul i36 %sext_ln1118_30, i36 %sext_ln1118_2"   --->   Operation 1407 'mul' 'mul_ln1118_27' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_62 : Operation 1408 [1/1] (0.00ns)   --->   "%shl_ln728_28 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %layer_2_out_V_load_34, i16 0"   --->   Operation 1408 'bitconcatenate' 'shl_ln728_28' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 1409 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_29)   --->   "%sext_ln703_27 = sext i36 %mul_ln1118_27"   --->   Operation 1409 'sext' 'sext_ln703_27' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 1410 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_29 = add i37 %shl_ln728_28, i37 %sext_ln703_27"   --->   Operation 1410 'add' 'add_ln1192_29' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_62 : Operation 1411 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_30)   --->   "%mul_ln1118_28 = mul i36 %sext_ln1118_31, i36 %sext_ln1118_2"   --->   Operation 1411 'mul' 'mul_ln1118_28' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_62 : Operation 1412 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_31)   --->   "%mul_ln1118_29 = mul i36 %sext_ln1118_32, i36 %sext_ln1118_2"   --->   Operation 1412 'mul' 'mul_ln1118_29' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 63 <SV = 28> <Delay = 1.35>
ST_63 : Operation 1413 [1/1] (1.35ns)   --->   "%store_ln708 = store i21 %trunc_ln708_5, i17 %layer_2_out_V_addr_10"   --->   Operation 1413 'store' 'store_ln708' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 107648> <RAM>
ST_63 : Operation 1414 [1/1] (1.35ns)   --->   "%store_ln708 = store i21 %trunc_ln708_6, i17 %layer_2_out_V_addr_11"   --->   Operation 1414 'store' 'store_ln708' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 107648> <RAM>
ST_63 : Operation 1415 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_28 = add i37 %shl_ln728_27, i37 %sext_ln703_26"   --->   Operation 1415 'add' 'add_ln1192_28' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_63 : Operation 1416 [1/1] (0.00ns)   --->   "%trunc_ln708_28 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_28, i32 16, i32 36"   --->   Operation 1416 'partselect' 'trunc_ln708_28' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 1417 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_29 = add i37 %shl_ln728_28, i37 %sext_ln703_27"   --->   Operation 1417 'add' 'add_ln1192_29' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_63 : Operation 1418 [1/1] (0.00ns)   --->   "%trunc_ln708_29 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_29, i32 16, i32 36"   --->   Operation 1418 'partselect' 'trunc_ln708_29' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 1419 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_30)   --->   "%mul_ln1118_28 = mul i36 %sext_ln1118_31, i36 %sext_ln1118_2"   --->   Operation 1419 'mul' 'mul_ln1118_28' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_63 : Operation 1420 [1/1] (0.00ns)   --->   "%shl_ln728_29 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %layer_2_out_V_load_35, i16 0"   --->   Operation 1420 'bitconcatenate' 'shl_ln728_29' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 1421 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_30)   --->   "%sext_ln703_28 = sext i36 %mul_ln1118_28"   --->   Operation 1421 'sext' 'sext_ln703_28' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 1422 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_30 = add i37 %shl_ln728_29, i37 %sext_ln703_28"   --->   Operation 1422 'add' 'add_ln1192_30' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_63 : Operation 1423 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_31)   --->   "%mul_ln1118_29 = mul i36 %sext_ln1118_32, i36 %sext_ln1118_2"   --->   Operation 1423 'mul' 'mul_ln1118_29' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_63 : Operation 1424 [1/1] (0.00ns)   --->   "%shl_ln728_30 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %layer_2_out_V_load_36, i16 0"   --->   Operation 1424 'bitconcatenate' 'shl_ln728_30' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 1425 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_31)   --->   "%sext_ln703_29 = sext i36 %mul_ln1118_29"   --->   Operation 1425 'sext' 'sext_ln703_29' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 1426 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_31 = add i37 %shl_ln728_30, i37 %sext_ln703_29"   --->   Operation 1426 'add' 'add_ln1192_31' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 64 <SV = 29> <Delay = 1.35>
ST_64 : Operation 1427 [1/1] (1.35ns)   --->   "%store_ln708 = store i21 %trunc_ln708_7, i17 %layer_2_out_V_addr_12"   --->   Operation 1427 'store' 'store_ln708' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 107648> <RAM>
ST_64 : Operation 1428 [1/1] (1.35ns)   --->   "%store_ln708 = store i21 %trunc_ln708_8, i17 %layer_2_out_V_addr_13"   --->   Operation 1428 'store' 'store_ln708' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 107648> <RAM>
ST_64 : Operation 1429 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_30 = add i37 %shl_ln728_29, i37 %sext_ln703_28"   --->   Operation 1429 'add' 'add_ln1192_30' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_64 : Operation 1430 [1/1] (0.00ns)   --->   "%trunc_ln708_30 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_30, i32 16, i32 36"   --->   Operation 1430 'partselect' 'trunc_ln708_30' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 1431 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_31 = add i37 %shl_ln728_30, i37 %sext_ln703_29"   --->   Operation 1431 'add' 'add_ln1192_31' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_64 : Operation 1432 [1/1] (0.00ns)   --->   "%trunc_ln708_31 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_31, i32 16, i32 36"   --->   Operation 1432 'partselect' 'trunc_ln708_31' <Predicate = true> <Delay = 0.00>

State 65 <SV = 30> <Delay = 1.35>
ST_65 : Operation 1433 [1/1] (1.35ns)   --->   "%store_ln708 = store i21 %trunc_ln708_9, i17 %layer_2_out_V_addr_14"   --->   Operation 1433 'store' 'store_ln708' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 107648> <RAM>
ST_65 : Operation 1434 [1/1] (1.35ns)   --->   "%store_ln708 = store i21 %trunc_ln708_s, i17 %layer_2_out_V_addr_15"   --->   Operation 1434 'store' 'store_ln708' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 107648> <RAM>

State 66 <SV = 31> <Delay = 1.35>
ST_66 : Operation 1435 [1/1] (1.35ns)   --->   "%store_ln708 = store i21 %trunc_ln708_10, i17 %layer_2_out_V_addr_16"   --->   Operation 1435 'store' 'store_ln708' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 107648> <RAM>
ST_66 : Operation 1436 [1/1] (1.35ns)   --->   "%store_ln708 = store i21 %trunc_ln708_11, i17 %layer_2_out_V_addr_17"   --->   Operation 1436 'store' 'store_ln708' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 107648> <RAM>

State 67 <SV = 32> <Delay = 1.35>
ST_67 : Operation 1437 [1/1] (1.35ns)   --->   "%store_ln708 = store i21 %trunc_ln708_12, i17 %layer_2_out_V_addr_18"   --->   Operation 1437 'store' 'store_ln708' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 107648> <RAM>
ST_67 : Operation 1438 [1/1] (1.35ns)   --->   "%store_ln708 = store i21 %trunc_ln708_13, i17 %layer_2_out_V_addr_19"   --->   Operation 1438 'store' 'store_ln708' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 107648> <RAM>

State 68 <SV = 33> <Delay = 1.35>
ST_68 : Operation 1439 [1/1] (1.35ns)   --->   "%store_ln708 = store i21 %trunc_ln708_14, i17 %layer_2_out_V_addr_20"   --->   Operation 1439 'store' 'store_ln708' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 107648> <RAM>
ST_68 : Operation 1440 [1/1] (1.35ns)   --->   "%store_ln708 = store i21 %trunc_ln708_15, i17 %layer_2_out_V_addr_21"   --->   Operation 1440 'store' 'store_ln708' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 107648> <RAM>

State 69 <SV = 34> <Delay = 1.35>
ST_69 : Operation 1441 [1/1] (1.35ns)   --->   "%store_ln708 = store i21 %trunc_ln708_16, i17 %layer_2_out_V_addr_22"   --->   Operation 1441 'store' 'store_ln708' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 107648> <RAM>
ST_69 : Operation 1442 [1/1] (1.35ns)   --->   "%store_ln708 = store i21 %trunc_ln708_17, i17 %layer_2_out_V_addr_23"   --->   Operation 1442 'store' 'store_ln708' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 107648> <RAM>

State 70 <SV = 35> <Delay = 1.35>
ST_70 : Operation 1443 [1/1] (1.35ns)   --->   "%store_ln708 = store i21 %trunc_ln708_18, i17 %layer_2_out_V_addr_24"   --->   Operation 1443 'store' 'store_ln708' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 107648> <RAM>
ST_70 : Operation 1444 [1/1] (1.35ns)   --->   "%store_ln708 = store i21 %trunc_ln708_19, i17 %layer_2_out_V_addr_25"   --->   Operation 1444 'store' 'store_ln708' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 107648> <RAM>

State 71 <SV = 36> <Delay = 1.35>
ST_71 : Operation 1445 [1/1] (1.35ns)   --->   "%store_ln708 = store i21 %trunc_ln708_20, i17 %layer_2_out_V_addr_26"   --->   Operation 1445 'store' 'store_ln708' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 107648> <RAM>
ST_71 : Operation 1446 [1/1] (1.35ns)   --->   "%store_ln708 = store i21 %trunc_ln708_21, i17 %layer_2_out_V_addr_27"   --->   Operation 1446 'store' 'store_ln708' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 107648> <RAM>

State 72 <SV = 37> <Delay = 1.35>
ST_72 : Operation 1447 [1/1] (1.35ns)   --->   "%store_ln708 = store i21 %trunc_ln708_22, i17 %layer_2_out_V_addr_28"   --->   Operation 1447 'store' 'store_ln708' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 107648> <RAM>
ST_72 : Operation 1448 [1/1] (1.35ns)   --->   "%store_ln708 = store i21 %trunc_ln708_23, i17 %layer_2_out_V_addr_29"   --->   Operation 1448 'store' 'store_ln708' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 107648> <RAM>

State 73 <SV = 38> <Delay = 1.35>
ST_73 : Operation 1449 [1/1] (1.35ns)   --->   "%store_ln708 = store i21 %trunc_ln708_24, i17 %layer_2_out_V_addr_30"   --->   Operation 1449 'store' 'store_ln708' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 107648> <RAM>
ST_73 : Operation 1450 [1/1] (1.35ns)   --->   "%store_ln708 = store i21 %trunc_ln708_25, i17 %layer_2_out_V_addr_31"   --->   Operation 1450 'store' 'store_ln708' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 107648> <RAM>

State 74 <SV = 39> <Delay = 1.35>
ST_74 : Operation 1451 [1/1] (1.35ns)   --->   "%store_ln708 = store i21 %trunc_ln708_26, i17 %layer_2_out_V_addr_32"   --->   Operation 1451 'store' 'store_ln708' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 107648> <RAM>
ST_74 : Operation 1452 [1/1] (1.35ns)   --->   "%store_ln708 = store i21 %trunc_ln708_27, i17 %layer_2_out_V_addr_33"   --->   Operation 1452 'store' 'store_ln708' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 107648> <RAM>

State 75 <SV = 40> <Delay = 1.35>
ST_75 : Operation 1453 [1/1] (1.35ns)   --->   "%store_ln708 = store i21 %trunc_ln708_28, i17 %layer_2_out_V_addr_34"   --->   Operation 1453 'store' 'store_ln708' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 107648> <RAM>
ST_75 : Operation 1454 [1/1] (1.35ns)   --->   "%store_ln708 = store i21 %trunc_ln708_29, i17 %layer_2_out_V_addr_35"   --->   Operation 1454 'store' 'store_ln708' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 107648> <RAM>

State 76 <SV = 41> <Delay = 1.35>
ST_76 : Operation 1455 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @conv2d4_conv2d5_str"   --->   Operation 1455 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 1456 [1/1] (0.00ns)   --->   "%empty_52 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9"   --->   Operation 1456 'speclooptripcount' 'empty_52' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 1457 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 1457 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 1458 [1/1] (0.00ns)   --->   "%specloopname_ln45 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [../src/hls/cnn_unoptimized.cpp:45]   --->   Operation 1458 'specloopname' 'specloopname_ln45' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 1459 [1/1] (1.35ns)   --->   "%store_ln708 = store i21 %trunc_ln708_30, i17 %layer_2_out_V_addr_36"   --->   Operation 1459 'store' 'store_ln708' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 107648> <RAM>
ST_76 : Operation 1460 [1/1] (1.35ns)   --->   "%store_ln708 = store i21 %trunc_ln708_31, i17 %layer_2_out_V_addr_37"   --->   Operation 1460 'store' 'store_ln708' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 107648> <RAM>
ST_76 : Operation 1461 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.split98.0.preheader"   --->   Operation 1461 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 77 <SV = 11> <Delay = 0.48>
ST_77 : Operation 1462 [1/1] (0.48ns)   --->   "%br_ln0 = br void %.preheader30"   --->   Operation 1462 'br' 'br_ln0' <Predicate = true> <Delay = 0.48>

State 78 <SV = 12> <Delay = 2.37>
ST_78 : Operation 1463 [1/1] (0.00ns)   --->   "%iii_3 = phi i6 %add_ln56, void %_Z4reluR8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit.i, i6 0, void %.preheader30.preheader" [../src/hls/cnn_unoptimized.cpp:56]   --->   Operation 1463 'phi' 'iii_3' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 1464 [1/1] (0.88ns)   --->   "%add_ln56 = add i6 %iii_3, i6 1" [../src/hls/cnn_unoptimized.cpp:56]   --->   Operation 1464 'add' 'add_ln56' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 1465 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 1465 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 1466 [1/1] (0.87ns)   --->   "%icmp_ln56 = icmp_eq  i6 %iii_3, i6 32" [../src/hls/cnn_unoptimized.cpp:56]   --->   Operation 1466 'icmp' 'icmp_ln56' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 1467 [1/1] (0.00ns)   --->   "%empty_56 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 1467 'speclooptripcount' 'empty_56' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 1468 [1/1] (0.00ns)   --->   "%br_ln56 = br i1 %icmp_ln56, void %.split100, void" [../src/hls/cnn_unoptimized.cpp:56]   --->   Operation 1468 'br' 'br_ln56' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 1469 [1/1] (0.00ns)   --->   "%zext_ln1495 = zext i6 %iii_3"   --->   Operation 1469 'zext' 'zext_ln1495' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_78 : Operation 1470 [1/1] (1.02ns)   --->   "%add_ln1495 = add i17 %tmp_32, i17 %zext_ln1495"   --->   Operation 1470 'add' 'add_ln1495' <Predicate = (!icmp_ln56)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 1471 [1/1] (0.00ns)   --->   "%zext_ln1495_1 = zext i17 %add_ln1495"   --->   Operation 1471 'zext' 'zext_ln1495_1' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_78 : Operation 1472 [1/1] (0.00ns)   --->   "%layer_2_out_V_addr_1 = getelementptr i21 %layer_2_out_V, i64 0, i64 %zext_ln1495_1"   --->   Operation 1472 'getelementptr' 'layer_2_out_V_addr_1' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_78 : Operation 1473 [2/2] (1.35ns)   --->   "%layer_2_out_V_load = load i17 %layer_2_out_V_addr_1"   --->   Operation 1473 'load' 'layer_2_out_V_load' <Predicate = (!icmp_ln56)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 107648> <RAM>
ST_78 : Operation 1474 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader30"   --->   Operation 1474 'br' 'br_ln0' <Predicate = (!icmp_ln56)> <Delay = 0.00>

State 79 <SV = 13> <Delay = 2.70>
ST_79 : Operation 1475 [1/1] (0.00ns)   --->   "%specloopname_ln56 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [../src/hls/cnn_unoptimized.cpp:56]   --->   Operation 1475 'specloopname' 'specloopname_ln56' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 1476 [1/2] (1.35ns)   --->   "%layer_2_out_V_load = load i17 %layer_2_out_V_addr_1"   --->   Operation 1476 'load' 'layer_2_out_V_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 107648> <RAM>
ST_79 : Operation 1477 [1/1] (0.00ns)   --->   "%tmp_34 = bitselect i1 @_ssdm_op_BitSelect.i1.i21.i32, i21 %layer_2_out_V_load, i32 20"   --->   Operation 1477 'bitselect' 'tmp_34' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 1478 [1/1] (0.00ns)   --->   "%br_ln8 = br i1 %tmp_34, void %_Z4reluR8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit.i, void %_ZN8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i.i" [../src/hls/cnn_unoptimized.cpp:8]   --->   Operation 1478 'br' 'br_ln8' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 1479 [1/1] (1.35ns)   --->   "%store_ln9 = store i21 0, i17 %layer_2_out_V_addr_1" [../src/hls/cnn_unoptimized.cpp:9]   --->   Operation 1479 'store' 'store_ln9' <Predicate = (tmp_34)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 107648> <RAM>
ST_79 : Operation 1480 [1/1] (0.00ns)   --->   "%br_ln9 = br void %_Z4reluR8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit.i" [../src/hls/cnn_unoptimized.cpp:9]   --->   Operation 1480 'br' 'br_ln9' <Predicate = (tmp_34)> <Delay = 0.00>

State 80 <SV = 13> <Delay = 0.88>
ST_80 : Operation 1481 [1/1] (0.88ns)   --->   "%add_ln30 = add i6 %select_ln27, i6 1" [../src/hls/cnn_unoptimized.cpp:30]   --->   Operation 1481 'add' 'add_ln30' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 1482 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_Z14array_1d_to_3dILt60ELt60ELt1EEvRAmlmlT_T0_T1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT__AT0__AT1__S3_.exit.preheader"   --->   Operation 1482 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 81 <SV = 5> <Delay = 6.48>
ST_81 : Operation 1483 [1/1] (0.00ns)   --->   "%indvar_flatten49 = phi i15 %add_ln74_3, void %_Z6conv2dILt60ELt60ELt1ELt3ELt3ELt1ELt32ELt32ELt58ELt58ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit, i15 0, void %_Z6conv2dILt60ELt60ELt1ELt3ELt3ELt1ELt32ELt32ELt58ELt58ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit.preheader.preheader" [../src/hls/cnn_unoptimized.cpp:74]   --->   Operation 1483 'phi' 'indvar_flatten49' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 1484 [1/1] (0.00ns)   --->   "%i_3 = phi i6 %select_ln74_1, void %_Z6conv2dILt60ELt60ELt1ELt3ELt3ELt1ELt32ELt32ELt58ELt58ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit, i6 0, void %_Z6conv2dILt60ELt60ELt1ELt3ELt3ELt1ELt32ELt32ELt58ELt58ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit.preheader.preheader" [../src/hls/cnn_unoptimized.cpp:74]   --->   Operation 1484 'phi' 'i_3' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 1485 [1/1] (0.00ns)   --->   "%indvar_flatten21 = phi i11 %select_ln77_4, void %_Z6conv2dILt60ELt60ELt1ELt3ELt3ELt1ELt32ELt32ELt58ELt58ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit, i11 0, void %_Z6conv2dILt60ELt60ELt1ELt3ELt3ELt1ELt32ELt32ELt58ELt58ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit.preheader.preheader" [../src/hls/cnn_unoptimized.cpp:77]   --->   Operation 1485 'phi' 'indvar_flatten21' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 1486 [1/1] (0.00ns)   --->   "%ii_2 = phi i6 %select_ln77_1, void %_Z6conv2dILt60ELt60ELt1ELt3ELt3ELt1ELt32ELt32ELt58ELt58ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit, i6 0, void %_Z6conv2dILt60ELt60ELt1ELt3ELt3ELt1ELt32ELt32ELt58ELt58ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit.preheader.preheader" [../src/hls/cnn_unoptimized.cpp:77]   --->   Operation 1486 'phi' 'ii_2' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 1487 [1/1] (0.00ns)   --->   "%iii_1 = phi i6 %add_ln80, void %_Z6conv2dILt60ELt60ELt1ELt3ELt3ELt1ELt32ELt32ELt58ELt58ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit, i6 0, void %_Z6conv2dILt60ELt60ELt1ELt3ELt3ELt1ELt32ELt32ELt58ELt58ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit.preheader.preheader" [../src/hls/cnn_unoptimized.cpp:80]   --->   Operation 1487 'phi' 'iii_1' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 1488 [1/1] (1.00ns)   --->   "%add_ln74_3 = add i15 %indvar_flatten49, i15 1" [../src/hls/cnn_unoptimized.cpp:74]   --->   Operation 1488 'add' 'add_ln74_3' <Predicate = true> <Delay = 1.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 1489 [1/1] (0.00ns)   --->   "%tmp_22 = partselect i5 @_ssdm_op_PartSelect.i5.i6.i32.i32, i6 %ii_2, i32 1, i32 5" [../src/hls/cnn_unoptimized.cpp:77]   --->   Operation 1489 'partselect' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 1490 [1/1] (0.00ns)   --->   "%or_ln89 = or i6 %ii_2, i6 1" [../src/hls/cnn_unoptimized.cpp:89]   --->   Operation 1490 'or' 'or_ln89' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 1491 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 1491 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 1492 [1/1] (0.86ns)   --->   "%icmp_ln74 = icmp_eq  i15 %indvar_flatten49, i15 26912" [../src/hls/cnn_unoptimized.cpp:74]   --->   Operation 1492 'icmp' 'icmp_ln74' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 1493 [1/1] (0.00ns)   --->   "%br_ln74 = br i1 %icmp_ln74, void %_Z6conv2dILt60ELt60ELt1ELt3ELt3ELt1ELt32ELt32ELt58ELt58ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit, void %_Z13max_pooling2dILt58ELt58ELt32ELt29ELt29ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit.preheader.preheader" [../src/hls/cnn_unoptimized.cpp:74]   --->   Operation 1493 'br' 'br_ln74' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 1494 [1/1] (0.88ns)   --->   "%add_ln74 = add i6 %i_3, i6 2" [../src/hls/cnn_unoptimized.cpp:74]   --->   Operation 1494 'add' 'add_ln74' <Predicate = (!icmp_ln74)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 1495 [1/1] (0.85ns)   --->   "%icmp_ln77 = icmp_eq  i11 %indvar_flatten21, i11 928" [../src/hls/cnn_unoptimized.cpp:77]   --->   Operation 1495 'icmp' 'icmp_ln77' <Predicate = (!icmp_ln74)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 1496 [1/1] (0.44ns)   --->   "%select_ln74 = select i1 %icmp_ln77, i6 0, i6 %ii_2" [../src/hls/cnn_unoptimized.cpp:74]   --->   Operation 1496 'select' 'select_ln74' <Predicate = (!icmp_ln74)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_81 : Operation 1497 [1/1] (0.44ns)   --->   "%select_ln74_1 = select i1 %icmp_ln77, i6 %add_ln74, i6 %i_3" [../src/hls/cnn_unoptimized.cpp:74]   --->   Operation 1497 'select' 'select_ln74_1' <Predicate = (!icmp_ln74)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_81 : Operation 1498 [1/1] (0.00ns)   --->   "%zext_ln89 = zext i6 %select_ln74_1" [../src/hls/cnn_unoptimized.cpp:89]   --->   Operation 1498 'zext' 'zext_ln89' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_81 : Operation 1499 [1/1] (1.82ns)   --->   "%mul_ln89 = mul i12 %zext_ln89, i12 58" [../src/hls/cnn_unoptimized.cpp:89]   --->   Operation 1499 'mul' 'mul_ln89' <Predicate = (!icmp_ln74)> <Delay = 1.82> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.08> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 1500 [1/1] (0.00ns)   --->   "%p_cast189_mid2_v = partselect i5 @_ssdm_op_PartSelect.i5.i6.i32.i32, i6 %select_ln74_1, i32 1, i32 5" [../src/hls/cnn_unoptimized.cpp:74]   --->   Operation 1500 'partselect' 'p_cast189_mid2_v' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_81 : Operation 1501 [1/1] (0.00ns)   --->   "%zext_ln96 = zext i5 %p_cast189_mid2_v" [../src/hls/cnn_unoptimized.cpp:96]   --->   Operation 1501 'zext' 'zext_ln96' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_81 : Operation 1502 [3/3] (1.08ns) (grouped into DSP with root node add_ln96)   --->   "%mul_ln96 = mul i10 %zext_ln96, i10 29" [../src/hls/cnn_unoptimized.cpp:96]   --->   Operation 1502 'mul' 'mul_ln96' <Predicate = (!icmp_ln74)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_81 : Operation 1503 [1/1] (0.00ns) (grouped into LUT with out node select_ln77_2)   --->   "%select_ln74_2 = select i1 %icmp_ln77, i5 0, i5 %tmp_22" [../src/hls/cnn_unoptimized.cpp:74]   --->   Operation 1503 'select' 'select_ln74_2' <Predicate = (!icmp_ln74)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_81 : Operation 1504 [1/1] (0.00ns) (grouped into LUT with out node select_ln77_3)   --->   "%select_ln74_3 = select i1 %icmp_ln77, i6 1, i6 %or_ln89" [../src/hls/cnn_unoptimized.cpp:74]   --->   Operation 1504 'select' 'select_ln74_3' <Predicate = (!icmp_ln74)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_81 : Operation 1505 [1/1] (0.00ns) (grouped into LUT with out node and_ln74)   --->   "%xor_ln74 = xor i1 %icmp_ln77, i1 1" [../src/hls/cnn_unoptimized.cpp:74]   --->   Operation 1505 'xor' 'xor_ln74' <Predicate = (!icmp_ln74)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 1506 [1/1] (0.87ns)   --->   "%icmp_ln80 = icmp_eq  i6 %iii_1, i6 32" [../src/hls/cnn_unoptimized.cpp:80]   --->   Operation 1506 'icmp' 'icmp_ln80' <Predicate = (!icmp_ln74)> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 1507 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln74 = and i1 %icmp_ln80, i1 %xor_ln74" [../src/hls/cnn_unoptimized.cpp:74]   --->   Operation 1507 'and' 'and_ln74' <Predicate = (!icmp_ln74)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 1508 [1/1] (0.88ns)   --->   "%add_ln77 = add i6 %select_ln74, i6 2" [../src/hls/cnn_unoptimized.cpp:77]   --->   Operation 1508 'add' 'add_ln77' <Predicate = (!icmp_ln74)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 1509 [1/1] (0.00ns) (grouped into LUT with out node select_ln77)   --->   "%or_ln77 = or i1 %and_ln74, i1 %icmp_ln77" [../src/hls/cnn_unoptimized.cpp:77]   --->   Operation 1509 'or' 'or_ln77' <Predicate = (!icmp_ln74)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 1510 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln77 = select i1 %or_ln77, i6 0, i6 %iii_1" [../src/hls/cnn_unoptimized.cpp:77]   --->   Operation 1510 'select' 'select_ln77' <Predicate = (!icmp_ln74)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_81 : Operation 1511 [1/1] (0.44ns)   --->   "%select_ln77_1 = select i1 %and_ln74, i6 %add_ln77, i6 %select_ln74" [../src/hls/cnn_unoptimized.cpp:77]   --->   Operation 1511 'select' 'select_ln77_1' <Predicate = (!icmp_ln74)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_81 : Operation 1512 [1/1] (0.00ns)   --->   "%zext_ln89_4 = zext i6 %select_ln77_1" [../src/hls/cnn_unoptimized.cpp:89]   --->   Operation 1512 'zext' 'zext_ln89_4' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_81 : Operation 1513 [1/1] (0.96ns)   --->   "%add_ln89 = add i12 %mul_ln89, i12 %zext_ln89_4" [../src/hls/cnn_unoptimized.cpp:89]   --->   Operation 1513 'add' 'add_ln89' <Predicate = (!icmp_ln74)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 1514 [1/1] (0.00ns)   --->   "%tmp_26_cast = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i12.i5, i12 %add_ln89, i5 0" [../src/hls/cnn_unoptimized.cpp:89]   --->   Operation 1514 'bitconcatenate' 'tmp_26_cast' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_81 : Operation 1515 [1/1] (0.00ns) (grouped into LUT with out node select_ln77_2)   --->   "%p_mid = partselect i5 @_ssdm_op_PartSelect.i5.i6.i32.i32, i6 %add_ln77, i32 1, i32 5" [../src/hls/cnn_unoptimized.cpp:77]   --->   Operation 1515 'partselect' 'p_mid' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_81 : Operation 1516 [1/1] (0.48ns) (out node of the LUT)   --->   "%select_ln77_2 = select i1 %and_ln74, i5 %p_mid, i5 %select_ln74_2" [../src/hls/cnn_unoptimized.cpp:77]   --->   Operation 1516 'select' 'select_ln77_2' <Predicate = (!icmp_ln74)> <Delay = 0.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_81 : Operation 1517 [1/1] (0.00ns) (grouped into LUT with out node select_ln77_3)   --->   "%or_ln89_3 = or i6 %add_ln77, i6 1" [../src/hls/cnn_unoptimized.cpp:89]   --->   Operation 1517 'or' 'or_ln89_3' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_81 : Operation 1518 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln77_3 = select i1 %and_ln74, i6 %or_ln89_3, i6 %select_ln74_3" [../src/hls/cnn_unoptimized.cpp:77]   --->   Operation 1518 'select' 'select_ln77_3' <Predicate = (!icmp_ln74)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_81 : Operation 1519 [1/1] (0.00ns)   --->   "%zext_ln89_8 = zext i6 %select_ln77" [../src/hls/cnn_unoptimized.cpp:89]   --->   Operation 1519 'zext' 'zext_ln89_8' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_81 : Operation 1520 [1/1] (1.02ns)   --->   "%add_ln89_4 = add i17 %tmp_26_cast, i17 %zext_ln89_8" [../src/hls/cnn_unoptimized.cpp:89]   --->   Operation 1520 'add' 'add_ln89_4' <Predicate = (!icmp_ln74)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 1521 [1/1] (0.00ns)   --->   "%zext_ln89_9 = zext i17 %add_ln89_4" [../src/hls/cnn_unoptimized.cpp:89]   --->   Operation 1521 'zext' 'zext_ln89_9' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_81 : Operation 1522 [1/1] (0.00ns)   --->   "%layer_2_out_V_addr_2 = getelementptr i21 %layer_2_out_V, i64 0, i64 %zext_ln89_9" [../src/hls/cnn_unoptimized.cpp:89]   --->   Operation 1522 'getelementptr' 'layer_2_out_V_addr_2' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_81 : Operation 1523 [2/2] (1.35ns)   --->   "%layer_2_out_V_load_1 = load i17 %layer_2_out_V_addr_2" [../src/hls/cnn_unoptimized.cpp:89]   --->   Operation 1523 'load' 'layer_2_out_V_load_1' <Predicate = (!icmp_ln74)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 107648> <RAM>
ST_81 : Operation 1524 [1/1] (0.94ns)   --->   "%add_ln77_3 = add i11 %indvar_flatten21, i11 1" [../src/hls/cnn_unoptimized.cpp:77]   --->   Operation 1524 'add' 'add_ln77_3' <Predicate = (!icmp_ln74)> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 6> <Delay = 5.16>
ST_82 : Operation 1525 [2/3] (1.08ns) (grouped into DSP with root node add_ln96)   --->   "%mul_ln96 = mul i10 %zext_ln96, i10 29" [../src/hls/cnn_unoptimized.cpp:96]   --->   Operation 1525 'mul' 'mul_ln96' <Predicate = (!icmp_ln74)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_82 : Operation 1526 [1/1] (0.00ns)   --->   "%or_ln74 = or i6 %select_ln74_1, i6 1" [../src/hls/cnn_unoptimized.cpp:74]   --->   Operation 1526 'or' 'or_ln74' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_82 : Operation 1527 [1/1] (0.00ns)   --->   "%zext_ln89_2 = zext i6 %or_ln74" [../src/hls/cnn_unoptimized.cpp:89]   --->   Operation 1527 'zext' 'zext_ln89_2' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_82 : Operation 1528 [1/1] (1.82ns)   --->   "%mul_ln89_1 = mul i12 %zext_ln89_2, i12 58" [../src/hls/cnn_unoptimized.cpp:89]   --->   Operation 1528 'mul' 'mul_ln89_1' <Predicate = (!icmp_ln74)> <Delay = 1.82> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.08> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 1529 [1/1] (0.96ns)   --->   "%add_ln89_1 = add i12 %mul_ln89_1, i12 %zext_ln89_4" [../src/hls/cnn_unoptimized.cpp:89]   --->   Operation 1529 'add' 'add_ln89_1' <Predicate = (!icmp_ln74)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 1530 [1/1] (0.00ns)   --->   "%tmp_28_cast = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i12.i5, i12 %add_ln89_1, i5 0" [../src/hls/cnn_unoptimized.cpp:89]   --->   Operation 1530 'bitconcatenate' 'tmp_28_cast' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_82 : Operation 1531 [1/1] (0.00ns)   --->   "%zext_ln89_6 = zext i6 %select_ln77_3" [../src/hls/cnn_unoptimized.cpp:89]   --->   Operation 1531 'zext' 'zext_ln89_6' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_82 : Operation 1532 [1/1] (0.96ns)   --->   "%add_ln89_2 = add i12 %mul_ln89, i12 %zext_ln89_6" [../src/hls/cnn_unoptimized.cpp:89]   --->   Operation 1532 'add' 'add_ln89_2' <Predicate = (!icmp_ln74)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 1533 [1/1] (0.00ns)   --->   "%tmp_32_cast = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i12.i5, i12 %add_ln89_2, i5 0" [../src/hls/cnn_unoptimized.cpp:89]   --->   Operation 1533 'bitconcatenate' 'tmp_32_cast' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_82 : Operation 1534 [1/1] (0.96ns)   --->   "%add_ln89_3 = add i12 %mul_ln89_1, i12 %zext_ln89_6" [../src/hls/cnn_unoptimized.cpp:89]   --->   Operation 1534 'add' 'add_ln89_3' <Predicate = (!icmp_ln74)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 1535 [1/1] (0.00ns)   --->   "%tmp_34_cast = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i12.i5, i12 %add_ln89_3, i5 0" [../src/hls/cnn_unoptimized.cpp:89]   --->   Operation 1535 'bitconcatenate' 'tmp_34_cast' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_82 : Operation 1536 [1/1] (1.02ns)   --->   "%add_ln89_5 = add i17 %tmp_32_cast, i17 %zext_ln89_8" [../src/hls/cnn_unoptimized.cpp:89]   --->   Operation 1536 'add' 'add_ln89_5' <Predicate = (!icmp_ln74)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 1537 [1/1] (1.02ns)   --->   "%add_ln89_6 = add i17 %tmp_28_cast, i17 %zext_ln89_8" [../src/hls/cnn_unoptimized.cpp:89]   --->   Operation 1537 'add' 'add_ln89_6' <Predicate = (!icmp_ln74)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 1538 [1/1] (0.00ns)   --->   "%zext_ln89_11 = zext i17 %add_ln89_6" [../src/hls/cnn_unoptimized.cpp:89]   --->   Operation 1538 'zext' 'zext_ln89_11' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_82 : Operation 1539 [1/1] (0.00ns)   --->   "%layer_2_out_V_addr_4 = getelementptr i21 %layer_2_out_V, i64 0, i64 %zext_ln89_11" [../src/hls/cnn_unoptimized.cpp:89]   --->   Operation 1539 'getelementptr' 'layer_2_out_V_addr_4' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_82 : Operation 1540 [1/1] (1.02ns)   --->   "%add_ln89_7 = add i17 %tmp_34_cast, i17 %zext_ln89_8" [../src/hls/cnn_unoptimized.cpp:89]   --->   Operation 1540 'add' 'add_ln89_7' <Predicate = (!icmp_ln74)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 1541 [1/1] (0.00ns)   --->   "%zext_ln89_12 = zext i17 %add_ln89_7" [../src/hls/cnn_unoptimized.cpp:89]   --->   Operation 1541 'zext' 'zext_ln89_12' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_82 : Operation 1542 [1/1] (0.00ns)   --->   "%layer_2_out_V_addr_5 = getelementptr i21 %layer_2_out_V, i64 0, i64 %zext_ln89_12" [../src/hls/cnn_unoptimized.cpp:89]   --->   Operation 1542 'getelementptr' 'layer_2_out_V_addr_5' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_82 : Operation 1543 [1/2] (1.35ns)   --->   "%layer_2_out_V_load_1 = load i17 %layer_2_out_V_addr_2" [../src/hls/cnn_unoptimized.cpp:89]   --->   Operation 1543 'load' 'layer_2_out_V_load_1' <Predicate = (!icmp_ln74)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 107648> <RAM>
ST_82 : Operation 1544 [1/1] (0.00ns)   --->   "%trunc_ln1494 = trunc i21 %layer_2_out_V_load_1"   --->   Operation 1544 'trunc' 'trunc_ln1494' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_82 : Operation 1545 [1/1] (0.94ns)   --->   "%icmp_ln1494 = icmp_sgt  i21 %layer_2_out_V_load_1, i21 0"   --->   Operation 1545 'icmp' 'icmp_ln1494' <Predicate = (!icmp_ln74)> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 1546 [1/1] (0.43ns)   --->   "%select_ln90 = select i1 %icmp_ln1494, i20 %trunc_ln1494, i20 0" [../src/hls/cnn_unoptimized.cpp:90]   --->   Operation 1546 'select' 'select_ln90' <Predicate = (!icmp_ln74)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_82 : Operation 1547 [2/2] (1.35ns)   --->   "%layer_2_out_V_load_3 = load i17 %layer_2_out_V_addr_4" [../src/hls/cnn_unoptimized.cpp:89]   --->   Operation 1547 'load' 'layer_2_out_V_load_3' <Predicate = (!icmp_ln74)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 107648> <RAM>
ST_82 : Operation 1548 [2/2] (1.35ns)   --->   "%layer_2_out_V_load_4 = load i17 %layer_2_out_V_addr_5" [../src/hls/cnn_unoptimized.cpp:89]   --->   Operation 1548 'load' 'layer_2_out_V_load_4' <Predicate = (!icmp_ln74)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 107648> <RAM>
ST_82 : Operation 1549 [1/1] (0.88ns)   --->   "%add_ln80 = add i6 %select_ln77, i6 1" [../src/hls/cnn_unoptimized.cpp:80]   --->   Operation 1549 'add' 'add_ln80' <Predicate = (!icmp_ln74)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 1550 [1/1] (0.45ns)   --->   "%select_ln77_4 = select i1 %icmp_ln77, i11 1, i11 %add_ln77_3" [../src/hls/cnn_unoptimized.cpp:77]   --->   Operation 1550 'select' 'select_ln77_4' <Predicate = (!icmp_ln74)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 83 <SV = 7> <Delay = 1.35>
ST_83 : Operation 1551 [1/3] (0.00ns) (grouped into DSP with root node add_ln96)   --->   "%mul_ln96 = mul i10 %zext_ln96, i10 29" [../src/hls/cnn_unoptimized.cpp:96]   --->   Operation 1551 'mul' 'mul_ln96' <Predicate = (!icmp_ln74)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_83 : Operation 1552 [1/1] (0.00ns)   --->   "%zext_ln96_1 = zext i5 %select_ln77_2" [../src/hls/cnn_unoptimized.cpp:96]   --->   Operation 1552 'zext' 'zext_ln96_1' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_83 : Operation 1553 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln96 = add i10 %mul_ln96, i10 %zext_ln96_1" [../src/hls/cnn_unoptimized.cpp:96]   --->   Operation 1553 'add' 'add_ln96' <Predicate = (!icmp_ln74)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_83 : Operation 1554 [1/1] (0.00ns)   --->   "%zext_ln89_10 = zext i17 %add_ln89_5" [../src/hls/cnn_unoptimized.cpp:89]   --->   Operation 1554 'zext' 'zext_ln89_10' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_83 : Operation 1555 [1/1] (0.00ns)   --->   "%layer_2_out_V_addr_3 = getelementptr i21 %layer_2_out_V, i64 0, i64 %zext_ln89_10" [../src/hls/cnn_unoptimized.cpp:89]   --->   Operation 1555 'getelementptr' 'layer_2_out_V_addr_3' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_83 : Operation 1556 [2/2] (1.35ns)   --->   "%layer_2_out_V_load_2 = load i17 %layer_2_out_V_addr_3" [../src/hls/cnn_unoptimized.cpp:89]   --->   Operation 1556 'load' 'layer_2_out_V_load_2' <Predicate = (!icmp_ln74)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 107648> <RAM>
ST_83 : Operation 1557 [1/2] (1.35ns)   --->   "%layer_2_out_V_load_3 = load i17 %layer_2_out_V_addr_4" [../src/hls/cnn_unoptimized.cpp:89]   --->   Operation 1557 'load' 'layer_2_out_V_load_3' <Predicate = (!icmp_ln74)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 107648> <RAM>
ST_83 : Operation 1558 [1/2] (1.35ns)   --->   "%layer_2_out_V_load_4 = load i17 %layer_2_out_V_addr_5" [../src/hls/cnn_unoptimized.cpp:89]   --->   Operation 1558 'load' 'layer_2_out_V_load_4' <Predicate = (!icmp_ln74)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 107648> <RAM>

State 84 <SV = 8> <Delay = 6.84>
ST_84 : Operation 1559 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @max_pooling2d1_max_pooling2d2_max_pooling2d3_str"   --->   Operation 1559 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_84 : Operation 1560 [1/1] (0.00ns)   --->   "%empty_60 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 26912, i64 26912, i64 26912"   --->   Operation 1560 'speclooptripcount' 'empty_60' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_84 : Operation 1561 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 1561 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_84 : Operation 1562 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @max_pooling2d2_max_pooling2d3_str"   --->   Operation 1562 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_84 : Operation 1563 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln96 = add i10 %mul_ln96, i10 %zext_ln96_1" [../src/hls/cnn_unoptimized.cpp:96]   --->   Operation 1563 'add' 'add_ln96' <Predicate = (!icmp_ln74)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_84 : Operation 1564 [1/1] (0.00ns)   --->   "%tmp_30_cast = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %add_ln96, i5 0" [../src/hls/cnn_unoptimized.cpp:89]   --->   Operation 1564 'bitconcatenate' 'tmp_30_cast' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_84 : Operation 1565 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 1565 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_84 : Operation 1566 [1/1] (0.00ns)   --->   "%zext_ln89_7 = zext i6 %select_ln77" [../src/hls/cnn_unoptimized.cpp:89]   --->   Operation 1566 'zext' 'zext_ln89_7' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_84 : Operation 1567 [1/1] (1.00ns)   --->   "%add_ln96_1 = add i15 %tmp_30_cast, i15 %zext_ln89_7" [../src/hls/cnn_unoptimized.cpp:96]   --->   Operation 1567 'add' 'add_ln96_1' <Predicate = (!icmp_ln74)> <Delay = 1.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 1568 [1/1] (0.00ns)   --->   "%zext_ln96_2 = zext i15 %add_ln96_1" [../src/hls/cnn_unoptimized.cpp:96]   --->   Operation 1568 'zext' 'zext_ln96_2' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_84 : Operation 1569 [1/1] (0.00ns)   --->   "%layer_3_out_V_addr = getelementptr i21 %layer_3_out_V, i64 0, i64 %zext_ln96_2" [../src/hls/cnn_unoptimized.cpp:96]   --->   Operation 1569 'getelementptr' 'layer_3_out_V_addr' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_84 : Operation 1570 [1/1] (0.00ns)   --->   "%specloopname_ln80 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [../src/hls/cnn_unoptimized.cpp:80]   --->   Operation 1570 'specloopname' 'specloopname_ln80' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_84 : Operation 1571 [1/1] (0.00ns)   --->   "%zext_ln89_1 = zext i20 %select_ln90" [../src/hls/cnn_unoptimized.cpp:89]   --->   Operation 1571 'zext' 'zext_ln89_1' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_84 : Operation 1572 [1/2] (1.35ns)   --->   "%layer_2_out_V_load_2 = load i17 %layer_2_out_V_addr_3" [../src/hls/cnn_unoptimized.cpp:89]   --->   Operation 1572 'load' 'layer_2_out_V_load_2' <Predicate = (!icmp_ln74)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 107648> <RAM>
ST_84 : Operation 1573 [1/1] (0.94ns)   --->   "%icmp_ln1494_1 = icmp_sgt  i21 %layer_2_out_V_load_2, i21 %zext_ln89_1"   --->   Operation 1573 'icmp' 'icmp_ln1494_1' <Predicate = (!icmp_ln74)> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 1574 [1/1] (0.43ns)   --->   "%select_ln90_1 = select i1 %icmp_ln1494_1, i21 %layer_2_out_V_load_2, i21 %zext_ln89_1" [../src/hls/cnn_unoptimized.cpp:90]   --->   Operation 1574 'select' 'select_ln90_1' <Predicate = (!icmp_ln74)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_84 : Operation 1575 [1/1] (0.94ns)   --->   "%icmp_ln1494_2 = icmp_sgt  i21 %layer_2_out_V_load_3, i21 %select_ln90_1"   --->   Operation 1575 'icmp' 'icmp_ln1494_2' <Predicate = (!icmp_ln74)> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 1576 [1/1] (0.43ns)   --->   "%select_ln90_2 = select i1 %icmp_ln1494_2, i21 %layer_2_out_V_load_3, i21 %select_ln90_1" [../src/hls/cnn_unoptimized.cpp:90]   --->   Operation 1576 'select' 'select_ln90_2' <Predicate = (!icmp_ln74)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_84 : Operation 1577 [1/1] (0.94ns)   --->   "%icmp_ln1494_3 = icmp_sgt  i21 %layer_2_out_V_load_4, i21 %select_ln90_2"   --->   Operation 1577 'icmp' 'icmp_ln1494_3' <Predicate = (!icmp_ln74)> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 1578 [1/1] (0.43ns)   --->   "%select_ln90_3 = select i1 %icmp_ln1494_3, i21 %layer_2_out_V_load_4, i21 %select_ln90_2" [../src/hls/cnn_unoptimized.cpp:90]   --->   Operation 1578 'select' 'select_ln90_3' <Predicate = (!icmp_ln74)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_84 : Operation 1579 [1/1] (1.35ns)   --->   "%store_ln96 = store i21 %select_ln90_3, i15 %layer_3_out_V_addr" [../src/hls/cnn_unoptimized.cpp:96]   --->   Operation 1579 'store' 'store_ln96' <Predicate = (!icmp_ln74)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 26912> <RAM>
ST_84 : Operation 1580 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_Z6conv2dILt60ELt60ELt1ELt3ELt3ELt1ELt32ELt32ELt58ELt58ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit.preheader"   --->   Operation 1580 'br' 'br_ln0' <Predicate = (!icmp_ln74)> <Delay = 0.00>

State 85 <SV = 6> <Delay = 0.48>
ST_85 : Operation 1581 [1/1] (0.48ns)   --->   "%br_ln27 = br void %_Z13max_pooling2dILt58ELt58ELt32ELt29ELt29ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit.preheader" [../src/hls/cnn_unoptimized.cpp:27]   --->   Operation 1581 'br' 'br_ln27' <Predicate = true> <Delay = 0.48>

State 86 <SV = 7> <Delay = 2.44>
ST_86 : Operation 1582 [1/1] (0.00ns)   --->   "%indvar_flatten93 = phi i10 %add_ln27_4, void, i10 0, void %_Z13max_pooling2dILt58ELt58ELt32ELt29ELt29ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit.preheader.preheader" [../src/hls/cnn_unoptimized.cpp:27]   --->   Operation 1582 'phi' 'indvar_flatten93' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 1583 [1/1] (0.00ns)   --->   "%i_4 = phi i5 %select_ln27_5, void, i5 1, void %_Z13max_pooling2dILt58ELt58ELt32ELt29ELt29ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit.preheader.preheader" [../src/hls/cnn_unoptimized.cpp:27]   --->   Operation 1583 'phi' 'i_4' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 1584 [1/1] (0.00ns)   --->   "%ii_3 = phi i5 %add_ln30_1, void, i5 1, void %_Z13max_pooling2dILt58ELt58ELt32ELt29ELt29ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit.preheader.preheader" [../src/hls/cnn_unoptimized.cpp:30]   --->   Operation 1584 'phi' 'ii_3' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 1585 [1/1] (0.93ns)   --->   "%add_ln27_4 = add i10 %indvar_flatten93, i10 1" [../src/hls/cnn_unoptimized.cpp:27]   --->   Operation 1585 'add' 'add_ln27_4' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 1586 [1/1] (0.85ns)   --->   "%icmp_ln27_1 = icmp_eq  i10 %indvar_flatten93, i10 729" [../src/hls/cnn_unoptimized.cpp:27]   --->   Operation 1586 'icmp' 'icmp_ln27_1' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 1587 [1/1] (0.00ns)   --->   "%br_ln27 = br i1 %icmp_ln27_1, void %_Z13max_pooling2dILt58ELt58ELt32ELt29ELt29ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit, void %_Z6conv2dILt29ELt29ELt32ELt3ELt3ELt32ELt32ELt32ELt27ELt27ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit.preheader.preheader" [../src/hls/cnn_unoptimized.cpp:27]   --->   Operation 1587 'br' 'br_ln27' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 1588 [1/1] (0.87ns)   --->   "%add_ln27_1 = add i5 %i_4, i5 1" [../src/hls/cnn_unoptimized.cpp:27]   --->   Operation 1588 'add' 'add_ln27_1' <Predicate = (!icmp_ln27_1)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 1589 [1/1] (0.87ns)   --->   "%icmp_ln30_1 = icmp_eq  i5 %ii_3, i5 28" [../src/hls/cnn_unoptimized.cpp:30]   --->   Operation 1589 'icmp' 'icmp_ln30_1' <Predicate = (!icmp_ln27_1)> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 1590 [1/1] (0.48ns)   --->   "%select_ln27_3 = select i1 %icmp_ln30_1, i5 1, i5 %ii_3" [../src/hls/cnn_unoptimized.cpp:27]   --->   Operation 1590 'select' 'select_ln27_3' <Predicate = (!icmp_ln27_1)> <Delay = 0.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_86 : Operation 1591 [1/1] (0.87ns)   --->   "%empty_69 = add i5 %i_4, i5 31" [../src/hls/cnn_unoptimized.cpp:27]   --->   Operation 1591 'add' 'empty_69' <Predicate = (!icmp_ln27_1)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 1592 [1/1] (0.48ns)   --->   "%select_ln27_4 = select i1 %icmp_ln30_1, i5 %i_4, i5 %empty_69" [../src/hls/cnn_unoptimized.cpp:27]   --->   Operation 1592 'select' 'select_ln27_4' <Predicate = (!icmp_ln27_1)> <Delay = 0.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_86 : Operation 1593 [1/1] (0.00ns)   --->   "%zext_ln727_34 = zext i5 %select_ln27_4"   --->   Operation 1593 'zext' 'zext_ln727_34' <Predicate = (!icmp_ln27_1)> <Delay = 0.00>
ST_86 : Operation 1594 [3/3] (1.08ns) (grouped into DSP with root node add_ln727_1)   --->   "%mul_ln727_1 = mul i10 %zext_ln727_34, i10 27"   --->   Operation 1594 'mul' 'mul_ln727_1' <Predicate = (!icmp_ln27_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_86 : Operation 1595 [1/1] (0.48ns)   --->   "%select_ln27_5 = select i1 %icmp_ln30_1, i5 %add_ln27_1, i5 %i_4" [../src/hls/cnn_unoptimized.cpp:27]   --->   Operation 1595 'select' 'select_ln27_5' <Predicate = (!icmp_ln27_1)> <Delay = 0.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_86 : Operation 1596 [1/1] (0.48ns)   --->   "%br_ln74 = br void %_Z6conv2dILt29ELt29ELt32ELt3ELt3ELt32ELt32ELt32ELt27ELt27ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit.preheader" [../src/hls/cnn_unoptimized.cpp:74]   --->   Operation 1596 'br' 'br_ln74' <Predicate = (icmp_ln27_1)> <Delay = 0.48>

State 87 <SV = 8> <Delay = 1.08>
ST_87 : Operation 1597 [2/3] (1.08ns) (grouped into DSP with root node add_ln727_1)   --->   "%mul_ln727_1 = mul i10 %zext_ln727_34, i10 27"   --->   Operation 1597 'mul' 'mul_ln727_1' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 88 <SV = 9> <Delay = 1.70>
ST_88 : Operation 1598 [1/3] (0.00ns) (grouped into DSP with root node add_ln727_1)   --->   "%mul_ln727_1 = mul i10 %zext_ln727_34, i10 27"   --->   Operation 1598 'mul' 'mul_ln727_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_88 : Operation 1599 [1/1] (0.87ns)   --->   "%empty_70 = add i5 %select_ln27_3, i5 31" [../src/hls/cnn_unoptimized.cpp:27]   --->   Operation 1599 'add' 'empty_70' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 1600 [1/1] (0.00ns)   --->   "%zext_ln727_35 = zext i5 %empty_70"   --->   Operation 1600 'zext' 'zext_ln727_35' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 1601 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln727_1 = add i10 %mul_ln727_1, i10 %zext_ln727_35"   --->   Operation 1601 'add' 'add_ln727_1' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 89 <SV = 10> <Delay = 0.83>
ST_89 : Operation 1602 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @conv2d1_conv2d2_str"   --->   Operation 1602 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 1603 [1/1] (0.00ns)   --->   "%empty_68 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 729, i64 729, i64 729"   --->   Operation 1603 'speclooptripcount' 'empty_68' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 1604 [1/1] (0.00ns)   --->   "%specloopname_ln30 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16" [../src/hls/cnn_unoptimized.cpp:30]   --->   Operation 1604 'specloopname' 'specloopname_ln30' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 1605 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln727_1 = add i10 %mul_ln727_1, i10 %zext_ln727_35"   --->   Operation 1605 'add' 'add_ln727_1' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_89 : Operation 1606 [1/1] (0.00ns)   --->   "%tmp_33 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %add_ln727_1, i5 0"   --->   Operation 1606 'bitconcatenate' 'tmp_33' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 1607 [1/1] (0.00ns)   --->   "%zext_ln727_36 = zext i15 %tmp_33"   --->   Operation 1607 'zext' 'zext_ln727_36' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 1608 [1/1] (0.00ns)   --->   "%layer_4_out_V_addr_6 = getelementptr i21 %layer_4_out_V, i64 0, i64 %zext_ln727_36"   --->   Operation 1608 'getelementptr' 'layer_4_out_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 1609 [1/1] (0.00ns)   --->   "%or_ln727_31 = or i15 %tmp_33, i15 1"   --->   Operation 1609 'or' 'or_ln727_31' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 1610 [1/1] (0.00ns)   --->   "%zext_ln727_37 = zext i15 %or_ln727_31"   --->   Operation 1610 'zext' 'zext_ln727_37' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 1611 [1/1] (0.00ns)   --->   "%layer_4_out_V_addr_7 = getelementptr i21 %layer_4_out_V, i64 0, i64 %zext_ln727_37"   --->   Operation 1611 'getelementptr' 'layer_4_out_V_addr_7' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 1612 [1/1] (0.00ns)   --->   "%or_ln727_32 = or i15 %tmp_33, i15 2"   --->   Operation 1612 'or' 'or_ln727_32' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 1613 [1/1] (0.00ns)   --->   "%zext_ln727_38 = zext i15 %or_ln727_32"   --->   Operation 1613 'zext' 'zext_ln727_38' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 1614 [1/1] (0.00ns)   --->   "%layer_4_out_V_addr_8 = getelementptr i21 %layer_4_out_V, i64 0, i64 %zext_ln727_38"   --->   Operation 1614 'getelementptr' 'layer_4_out_V_addr_8' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 1615 [1/1] (0.00ns)   --->   "%or_ln727_33 = or i15 %tmp_33, i15 3"   --->   Operation 1615 'or' 'or_ln727_33' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 1616 [1/1] (0.00ns)   --->   "%zext_ln727_39 = zext i15 %or_ln727_33"   --->   Operation 1616 'zext' 'zext_ln727_39' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 1617 [1/1] (0.00ns)   --->   "%layer_4_out_V_addr_9 = getelementptr i21 %layer_4_out_V, i64 0, i64 %zext_ln727_39"   --->   Operation 1617 'getelementptr' 'layer_4_out_V_addr_9' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 1618 [1/1] (0.00ns)   --->   "%or_ln727_34 = or i15 %tmp_33, i15 4"   --->   Operation 1618 'or' 'or_ln727_34' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 1619 [1/1] (0.00ns)   --->   "%zext_ln727_40 = zext i15 %or_ln727_34"   --->   Operation 1619 'zext' 'zext_ln727_40' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 1620 [1/1] (0.00ns)   --->   "%layer_4_out_V_addr_10 = getelementptr i21 %layer_4_out_V, i64 0, i64 %zext_ln727_40"   --->   Operation 1620 'getelementptr' 'layer_4_out_V_addr_10' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 1621 [1/1] (0.00ns)   --->   "%or_ln727_35 = or i15 %tmp_33, i15 5"   --->   Operation 1621 'or' 'or_ln727_35' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 1622 [1/1] (0.00ns)   --->   "%zext_ln727_41 = zext i15 %or_ln727_35"   --->   Operation 1622 'zext' 'zext_ln727_41' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 1623 [1/1] (0.00ns)   --->   "%layer_4_out_V_addr_11 = getelementptr i21 %layer_4_out_V, i64 0, i64 %zext_ln727_41"   --->   Operation 1623 'getelementptr' 'layer_4_out_V_addr_11' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 1624 [1/1] (0.00ns)   --->   "%or_ln727_36 = or i15 %tmp_33, i15 6"   --->   Operation 1624 'or' 'or_ln727_36' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 1625 [1/1] (0.00ns)   --->   "%zext_ln727_42 = zext i15 %or_ln727_36"   --->   Operation 1625 'zext' 'zext_ln727_42' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 1626 [1/1] (0.00ns)   --->   "%layer_4_out_V_addr_12 = getelementptr i21 %layer_4_out_V, i64 0, i64 %zext_ln727_42"   --->   Operation 1626 'getelementptr' 'layer_4_out_V_addr_12' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 1627 [1/1] (0.00ns)   --->   "%or_ln727_37 = or i15 %tmp_33, i15 7"   --->   Operation 1627 'or' 'or_ln727_37' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 1628 [1/1] (0.00ns)   --->   "%zext_ln727_43 = zext i15 %or_ln727_37"   --->   Operation 1628 'zext' 'zext_ln727_43' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 1629 [1/1] (0.00ns)   --->   "%layer_4_out_V_addr_13 = getelementptr i21 %layer_4_out_V, i64 0, i64 %zext_ln727_43"   --->   Operation 1629 'getelementptr' 'layer_4_out_V_addr_13' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 1630 [1/1] (0.00ns)   --->   "%or_ln727_38 = or i15 %tmp_33, i15 8"   --->   Operation 1630 'or' 'or_ln727_38' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 1631 [1/1] (0.00ns)   --->   "%zext_ln727_44 = zext i15 %or_ln727_38"   --->   Operation 1631 'zext' 'zext_ln727_44' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 1632 [1/1] (0.00ns)   --->   "%layer_4_out_V_addr_14 = getelementptr i21 %layer_4_out_V, i64 0, i64 %zext_ln727_44"   --->   Operation 1632 'getelementptr' 'layer_4_out_V_addr_14' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 1633 [1/1] (0.00ns)   --->   "%or_ln727_39 = or i15 %tmp_33, i15 9"   --->   Operation 1633 'or' 'or_ln727_39' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 1634 [1/1] (0.00ns)   --->   "%zext_ln727_45 = zext i15 %or_ln727_39"   --->   Operation 1634 'zext' 'zext_ln727_45' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 1635 [1/1] (0.00ns)   --->   "%layer_4_out_V_addr_15 = getelementptr i21 %layer_4_out_V, i64 0, i64 %zext_ln727_45"   --->   Operation 1635 'getelementptr' 'layer_4_out_V_addr_15' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 1636 [1/1] (0.00ns)   --->   "%or_ln727_40 = or i15 %tmp_33, i15 10"   --->   Operation 1636 'or' 'or_ln727_40' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 1637 [1/1] (0.00ns)   --->   "%zext_ln727_46 = zext i15 %or_ln727_40"   --->   Operation 1637 'zext' 'zext_ln727_46' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 1638 [1/1] (0.00ns)   --->   "%layer_4_out_V_addr_16 = getelementptr i21 %layer_4_out_V, i64 0, i64 %zext_ln727_46"   --->   Operation 1638 'getelementptr' 'layer_4_out_V_addr_16' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 1639 [1/1] (0.00ns)   --->   "%or_ln727_41 = or i15 %tmp_33, i15 11"   --->   Operation 1639 'or' 'or_ln727_41' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 1640 [1/1] (0.00ns)   --->   "%zext_ln727_47 = zext i15 %or_ln727_41"   --->   Operation 1640 'zext' 'zext_ln727_47' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 1641 [1/1] (0.00ns)   --->   "%layer_4_out_V_addr_17 = getelementptr i21 %layer_4_out_V, i64 0, i64 %zext_ln727_47"   --->   Operation 1641 'getelementptr' 'layer_4_out_V_addr_17' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 1642 [1/1] (0.00ns)   --->   "%or_ln727_42 = or i15 %tmp_33, i15 12"   --->   Operation 1642 'or' 'or_ln727_42' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 1643 [1/1] (0.00ns)   --->   "%zext_ln727_48 = zext i15 %or_ln727_42"   --->   Operation 1643 'zext' 'zext_ln727_48' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 1644 [1/1] (0.00ns)   --->   "%layer_4_out_V_addr_18 = getelementptr i21 %layer_4_out_V, i64 0, i64 %zext_ln727_48"   --->   Operation 1644 'getelementptr' 'layer_4_out_V_addr_18' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 1645 [1/1] (0.00ns)   --->   "%or_ln727_43 = or i15 %tmp_33, i15 13"   --->   Operation 1645 'or' 'or_ln727_43' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 1646 [1/1] (0.00ns)   --->   "%zext_ln727_49 = zext i15 %or_ln727_43"   --->   Operation 1646 'zext' 'zext_ln727_49' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 1647 [1/1] (0.00ns)   --->   "%layer_4_out_V_addr_19 = getelementptr i21 %layer_4_out_V, i64 0, i64 %zext_ln727_49"   --->   Operation 1647 'getelementptr' 'layer_4_out_V_addr_19' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 1648 [1/1] (0.00ns)   --->   "%or_ln727_44 = or i15 %tmp_33, i15 14"   --->   Operation 1648 'or' 'or_ln727_44' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 1649 [1/1] (0.00ns)   --->   "%zext_ln727_50 = zext i15 %or_ln727_44"   --->   Operation 1649 'zext' 'zext_ln727_50' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 1650 [1/1] (0.00ns)   --->   "%layer_4_out_V_addr_20 = getelementptr i21 %layer_4_out_V, i64 0, i64 %zext_ln727_50"   --->   Operation 1650 'getelementptr' 'layer_4_out_V_addr_20' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 1651 [1/1] (0.00ns)   --->   "%or_ln727_45 = or i15 %tmp_33, i15 15"   --->   Operation 1651 'or' 'or_ln727_45' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 1652 [1/1] (0.00ns)   --->   "%zext_ln727_51 = zext i15 %or_ln727_45"   --->   Operation 1652 'zext' 'zext_ln727_51' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 1653 [1/1] (0.00ns)   --->   "%layer_4_out_V_addr_21 = getelementptr i21 %layer_4_out_V, i64 0, i64 %zext_ln727_51"   --->   Operation 1653 'getelementptr' 'layer_4_out_V_addr_21' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 1654 [1/1] (0.00ns)   --->   "%or_ln727_46 = or i15 %tmp_33, i15 16"   --->   Operation 1654 'or' 'or_ln727_46' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 1655 [1/1] (0.00ns)   --->   "%zext_ln727_52 = zext i15 %or_ln727_46"   --->   Operation 1655 'zext' 'zext_ln727_52' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 1656 [1/1] (0.00ns)   --->   "%layer_4_out_V_addr_22 = getelementptr i21 %layer_4_out_V, i64 0, i64 %zext_ln727_52"   --->   Operation 1656 'getelementptr' 'layer_4_out_V_addr_22' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 1657 [1/1] (0.00ns)   --->   "%or_ln727_47 = or i15 %tmp_33, i15 17"   --->   Operation 1657 'or' 'or_ln727_47' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 1658 [1/1] (0.00ns)   --->   "%zext_ln727_53 = zext i15 %or_ln727_47"   --->   Operation 1658 'zext' 'zext_ln727_53' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 1659 [1/1] (0.00ns)   --->   "%layer_4_out_V_addr_23 = getelementptr i21 %layer_4_out_V, i64 0, i64 %zext_ln727_53"   --->   Operation 1659 'getelementptr' 'layer_4_out_V_addr_23' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 1660 [1/1] (0.00ns)   --->   "%or_ln727_48 = or i15 %tmp_33, i15 18"   --->   Operation 1660 'or' 'or_ln727_48' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 1661 [1/1] (0.00ns)   --->   "%zext_ln727_54 = zext i15 %or_ln727_48"   --->   Operation 1661 'zext' 'zext_ln727_54' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 1662 [1/1] (0.00ns)   --->   "%layer_4_out_V_addr_24 = getelementptr i21 %layer_4_out_V, i64 0, i64 %zext_ln727_54"   --->   Operation 1662 'getelementptr' 'layer_4_out_V_addr_24' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 1663 [1/1] (0.00ns)   --->   "%or_ln727_49 = or i15 %tmp_33, i15 19"   --->   Operation 1663 'or' 'or_ln727_49' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 1664 [1/1] (0.00ns)   --->   "%zext_ln727_55 = zext i15 %or_ln727_49"   --->   Operation 1664 'zext' 'zext_ln727_55' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 1665 [1/1] (0.00ns)   --->   "%layer_4_out_V_addr_25 = getelementptr i21 %layer_4_out_V, i64 0, i64 %zext_ln727_55"   --->   Operation 1665 'getelementptr' 'layer_4_out_V_addr_25' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 1666 [1/1] (0.00ns)   --->   "%or_ln727_50 = or i15 %tmp_33, i15 20"   --->   Operation 1666 'or' 'or_ln727_50' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 1667 [1/1] (0.00ns)   --->   "%zext_ln727_56 = zext i15 %or_ln727_50"   --->   Operation 1667 'zext' 'zext_ln727_56' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 1668 [1/1] (0.00ns)   --->   "%layer_4_out_V_addr_26 = getelementptr i21 %layer_4_out_V, i64 0, i64 %zext_ln727_56"   --->   Operation 1668 'getelementptr' 'layer_4_out_V_addr_26' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 1669 [1/1] (0.00ns)   --->   "%or_ln727_51 = or i15 %tmp_33, i15 21"   --->   Operation 1669 'or' 'or_ln727_51' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 1670 [1/1] (0.00ns)   --->   "%zext_ln727_57 = zext i15 %or_ln727_51"   --->   Operation 1670 'zext' 'zext_ln727_57' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 1671 [1/1] (0.00ns)   --->   "%layer_4_out_V_addr_27 = getelementptr i21 %layer_4_out_V, i64 0, i64 %zext_ln727_57"   --->   Operation 1671 'getelementptr' 'layer_4_out_V_addr_27' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 1672 [1/1] (0.00ns)   --->   "%or_ln727_52 = or i15 %tmp_33, i15 22"   --->   Operation 1672 'or' 'or_ln727_52' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 1673 [1/1] (0.00ns)   --->   "%zext_ln727_58 = zext i15 %or_ln727_52"   --->   Operation 1673 'zext' 'zext_ln727_58' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 1674 [1/1] (0.00ns)   --->   "%layer_4_out_V_addr_28 = getelementptr i21 %layer_4_out_V, i64 0, i64 %zext_ln727_58"   --->   Operation 1674 'getelementptr' 'layer_4_out_V_addr_28' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 1675 [1/1] (0.00ns)   --->   "%or_ln727_53 = or i15 %tmp_33, i15 23"   --->   Operation 1675 'or' 'or_ln727_53' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 1676 [1/1] (0.00ns)   --->   "%zext_ln727_59 = zext i15 %or_ln727_53"   --->   Operation 1676 'zext' 'zext_ln727_59' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 1677 [1/1] (0.00ns)   --->   "%layer_4_out_V_addr_29 = getelementptr i21 %layer_4_out_V, i64 0, i64 %zext_ln727_59"   --->   Operation 1677 'getelementptr' 'layer_4_out_V_addr_29' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 1678 [1/1] (0.00ns)   --->   "%or_ln727_54 = or i15 %tmp_33, i15 24"   --->   Operation 1678 'or' 'or_ln727_54' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 1679 [1/1] (0.00ns)   --->   "%zext_ln727_60 = zext i15 %or_ln727_54"   --->   Operation 1679 'zext' 'zext_ln727_60' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 1680 [1/1] (0.00ns)   --->   "%layer_4_out_V_addr_30 = getelementptr i21 %layer_4_out_V, i64 0, i64 %zext_ln727_60"   --->   Operation 1680 'getelementptr' 'layer_4_out_V_addr_30' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 1681 [1/1] (0.00ns)   --->   "%or_ln727_55 = or i15 %tmp_33, i15 25"   --->   Operation 1681 'or' 'or_ln727_55' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 1682 [1/1] (0.00ns)   --->   "%zext_ln727_61 = zext i15 %or_ln727_55"   --->   Operation 1682 'zext' 'zext_ln727_61' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 1683 [1/1] (0.00ns)   --->   "%layer_4_out_V_addr_31 = getelementptr i21 %layer_4_out_V, i64 0, i64 %zext_ln727_61"   --->   Operation 1683 'getelementptr' 'layer_4_out_V_addr_31' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 1684 [1/1] (0.00ns)   --->   "%or_ln727_56 = or i15 %tmp_33, i15 26"   --->   Operation 1684 'or' 'or_ln727_56' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 1685 [1/1] (0.00ns)   --->   "%zext_ln727_62 = zext i15 %or_ln727_56"   --->   Operation 1685 'zext' 'zext_ln727_62' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 1686 [1/1] (0.00ns)   --->   "%layer_4_out_V_addr_32 = getelementptr i21 %layer_4_out_V, i64 0, i64 %zext_ln727_62"   --->   Operation 1686 'getelementptr' 'layer_4_out_V_addr_32' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 1687 [1/1] (0.00ns)   --->   "%or_ln727_57 = or i15 %tmp_33, i15 27"   --->   Operation 1687 'or' 'or_ln727_57' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 1688 [1/1] (0.00ns)   --->   "%zext_ln727_63 = zext i15 %or_ln727_57"   --->   Operation 1688 'zext' 'zext_ln727_63' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 1689 [1/1] (0.00ns)   --->   "%layer_4_out_V_addr_33 = getelementptr i21 %layer_4_out_V, i64 0, i64 %zext_ln727_63"   --->   Operation 1689 'getelementptr' 'layer_4_out_V_addr_33' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 1690 [1/1] (0.00ns)   --->   "%or_ln727_58 = or i15 %tmp_33, i15 28"   --->   Operation 1690 'or' 'or_ln727_58' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 1691 [1/1] (0.00ns)   --->   "%zext_ln727_64 = zext i15 %or_ln727_58"   --->   Operation 1691 'zext' 'zext_ln727_64' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 1692 [1/1] (0.00ns)   --->   "%layer_4_out_V_addr_34 = getelementptr i21 %layer_4_out_V, i64 0, i64 %zext_ln727_64"   --->   Operation 1692 'getelementptr' 'layer_4_out_V_addr_34' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 1693 [1/1] (0.00ns)   --->   "%or_ln727_59 = or i15 %tmp_33, i15 29"   --->   Operation 1693 'or' 'or_ln727_59' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 1694 [1/1] (0.00ns)   --->   "%zext_ln727_65 = zext i15 %or_ln727_59"   --->   Operation 1694 'zext' 'zext_ln727_65' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 1695 [1/1] (0.00ns)   --->   "%layer_4_out_V_addr_35 = getelementptr i21 %layer_4_out_V, i64 0, i64 %zext_ln727_65"   --->   Operation 1695 'getelementptr' 'layer_4_out_V_addr_35' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 1696 [1/1] (0.00ns)   --->   "%or_ln727_60 = or i15 %tmp_33, i15 30"   --->   Operation 1696 'or' 'or_ln727_60' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 1697 [1/1] (0.00ns)   --->   "%zext_ln727_66 = zext i15 %or_ln727_60"   --->   Operation 1697 'zext' 'zext_ln727_66' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 1698 [1/1] (0.00ns)   --->   "%layer_4_out_V_addr_36 = getelementptr i21 %layer_4_out_V, i64 0, i64 %zext_ln727_66"   --->   Operation 1698 'getelementptr' 'layer_4_out_V_addr_36' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 1699 [1/1] (0.00ns)   --->   "%or_ln727_61 = or i15 %tmp_33, i15 31"   --->   Operation 1699 'or' 'or_ln727_61' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 1700 [1/1] (0.00ns)   --->   "%zext_ln727_67 = zext i15 %or_ln727_61"   --->   Operation 1700 'zext' 'zext_ln727_67' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 1701 [1/1] (0.00ns)   --->   "%layer_4_out_V_addr_37 = getelementptr i21 %layer_4_out_V, i64 0, i64 %zext_ln727_67"   --->   Operation 1701 'getelementptr' 'layer_4_out_V_addr_37' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 1702 [1/1] (0.48ns)   --->   "%br_ln33 = br void" [../src/hls/cnn_unoptimized.cpp:33]   --->   Operation 1702 'br' 'br_ln33' <Predicate = true> <Delay = 0.48>

State 90 <SV = 11> <Delay = 0.88>
ST_90 : Operation 1703 [1/1] (0.00ns)   --->   "%iii_2 = phi i6 %add_ln33_1, void %.split66, i6 0, void %_Z13max_pooling2dILt58ELt58ELt32ELt29ELt29ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit" [../src/hls/cnn_unoptimized.cpp:33]   --->   Operation 1703 'phi' 'iii_2' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 1704 [1/1] (0.88ns)   --->   "%add_ln33_1 = add i6 %iii_2, i6 1" [../src/hls/cnn_unoptimized.cpp:33]   --->   Operation 1704 'add' 'add_ln33_1' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1705 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 1705 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 1706 [1/1] (0.87ns)   --->   "%icmp_ln33_1 = icmp_eq  i6 %iii_2, i6 32" [../src/hls/cnn_unoptimized.cpp:33]   --->   Operation 1706 'icmp' 'icmp_ln33_1' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1707 [1/1] (0.00ns)   --->   "%empty_61 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 1707 'speclooptripcount' 'empty_61' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 1708 [1/1] (0.00ns)   --->   "%br_ln33 = br i1 %icmp_ln33_1, void %.split66, void %.preheader29.preheader.preheader" [../src/hls/cnn_unoptimized.cpp:33]   --->   Operation 1708 'br' 'br_ln33' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 1709 [1/1] (0.00ns)   --->   "%iii_2_cast = zext i6 %iii_2" [../src/hls/cnn_unoptimized.cpp:33]   --->   Operation 1709 'zext' 'iii_2_cast' <Predicate = (!icmp_ln33_1)> <Delay = 0.00>
ST_90 : Operation 1710 [1/1] (0.00ns)   --->   "%layer_4_bias_V_addr = getelementptr i12 %layer_4_bias_V, i64 0, i64 %iii_2_cast" [../src/hls/cnn_unoptimized.cpp:36]   --->   Operation 1710 'getelementptr' 'layer_4_bias_V_addr' <Predicate = (!icmp_ln33_1)> <Delay = 0.00>
ST_90 : Operation 1711 [2/2] (0.79ns)   --->   "%layer_4_bias_V_load = load i5 %layer_4_bias_V_addr" [../src/hls/cnn_unoptimized.cpp:36]   --->   Operation 1711 'load' 'layer_4_bias_V_load' <Predicate = (!icmp_ln33_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 32> <ROM>

State 91 <SV = 12> <Delay = 2.35>
ST_91 : Operation 1712 [1/1] (0.00ns)   --->   "%zext_ln36_2 = zext i6 %iii_2" [../src/hls/cnn_unoptimized.cpp:36]   --->   Operation 1712 'zext' 'zext_ln36_2' <Predicate = (!icmp_ln33_1)> <Delay = 0.00>
ST_91 : Operation 1713 [1/1] (1.00ns)   --->   "%add_ln36_1 = add i15 %tmp_33, i15 %zext_ln36_2" [../src/hls/cnn_unoptimized.cpp:36]   --->   Operation 1713 'add' 'add_ln36_1' <Predicate = (!icmp_ln33_1)> <Delay = 1.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 1714 [1/1] (0.00ns)   --->   "%zext_ln36_3 = zext i15 %add_ln36_1" [../src/hls/cnn_unoptimized.cpp:36]   --->   Operation 1714 'zext' 'zext_ln36_3' <Predicate = (!icmp_ln33_1)> <Delay = 0.00>
ST_91 : Operation 1715 [1/1] (0.00ns)   --->   "%layer_4_out_V_addr = getelementptr i21 %layer_4_out_V, i64 0, i64 %zext_ln36_3" [../src/hls/cnn_unoptimized.cpp:36]   --->   Operation 1715 'getelementptr' 'layer_4_out_V_addr' <Predicate = (!icmp_ln33_1)> <Delay = 0.00>
ST_91 : Operation 1716 [1/1] (0.00ns)   --->   "%specloopname_ln33 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [../src/hls/cnn_unoptimized.cpp:33]   --->   Operation 1716 'specloopname' 'specloopname_ln33' <Predicate = (!icmp_ln33_1)> <Delay = 0.00>
ST_91 : Operation 1717 [1/2] (0.79ns)   --->   "%layer_4_bias_V_load = load i5 %layer_4_bias_V_addr" [../src/hls/cnn_unoptimized.cpp:36]   --->   Operation 1717 'load' 'layer_4_bias_V_load' <Predicate = (!icmp_ln33_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 32> <ROM>
ST_91 : Operation 1718 [1/1] (0.00ns)   --->   "%sext_ln36_1 = sext i12 %layer_4_bias_V_load" [../src/hls/cnn_unoptimized.cpp:36]   --->   Operation 1718 'sext' 'sext_ln36_1' <Predicate = (!icmp_ln33_1)> <Delay = 0.00>
ST_91 : Operation 1719 [1/1] (1.35ns)   --->   "%store_ln36 = store i21 %sext_ln36_1, i15 %layer_4_out_V_addr" [../src/hls/cnn_unoptimized.cpp:36]   --->   Operation 1719 'store' 'store_ln36' <Predicate = (!icmp_ln33_1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 23328> <RAM>
ST_91 : Operation 1720 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 1720 'br' 'br_ln0' <Predicate = (!icmp_ln33_1)> <Delay = 0.00>

State 92 <SV = 12> <Delay = 0.48>
ST_92 : Operation 1721 [1/1] (0.48ns)   --->   "%br_ln39 = br void %.preheader29.preheader" [../src/hls/cnn_unoptimized.cpp:39]   --->   Operation 1721 'br' 'br_ln39' <Predicate = true> <Delay = 0.48>

State 93 <SV = 13> <Delay = 5.11>
ST_93 : Operation 1722 [1/1] (0.00ns)   --->   "%indvar_flatten82 = phi i9 %add_ln39_2, void %.preheader29, i9 0, void %.preheader29.preheader.preheader" [../src/hls/cnn_unoptimized.cpp:39]   --->   Operation 1722 'phi' 'indvar_flatten82' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 1723 [1/1] (0.00ns)   --->   "%iv = phi i6 %select_ln39_1, void %.preheader29, i6 0, void %.preheader29.preheader.preheader" [../src/hls/cnn_unoptimized.cpp:39]   --->   Operation 1723 'phi' 'iv' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 1724 [1/1] (0.00ns)   --->   "%indvar_flatten60 = phi i4 %select_ln42_6, void %.preheader29, i4 0, void %.preheader29.preheader.preheader" [../src/hls/cnn_unoptimized.cpp:42]   --->   Operation 1724 'phi' 'indvar_flatten60' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 1725 [1/1] (0.00ns)   --->   "%v = phi i3 %select_ln42_4, void %.preheader29, i3 7, void %.preheader29.preheader.preheader" [../src/hls/cnn_unoptimized.cpp:42]   --->   Operation 1725 'phi' 'v' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 1726 [1/1] (0.00ns)   --->   "%vi = phi i3 %indvars_iv_next692, void %.preheader29, i3 7, void %.preheader29.preheader.preheader" [../src/hls/cnn_unoptimized.cpp:42]   --->   Operation 1726 'phi' 'vi' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 1727 [1/1] (0.92ns)   --->   "%add_ln39_2 = add i9 %indvar_flatten82, i9 1" [../src/hls/cnn_unoptimized.cpp:39]   --->   Operation 1727 'add' 'add_ln39_2' <Predicate = true> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 1728 [1/1] (0.74ns)   --->   "%indvars_iv_next696 = add i3 %v, i3 1" [../src/hls/cnn_unoptimized.cpp:42]   --->   Operation 1728 'add' 'indvars_iv_next696' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 1729 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 1729 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 1730 [1/1] (0.85ns)   --->   "%icmp_ln39 = icmp_eq  i9 %indvar_flatten82, i9 288" [../src/hls/cnn_unoptimized.cpp:39]   --->   Operation 1730 'icmp' 'icmp_ln39' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 1731 [1/1] (0.00ns)   --->   "%br_ln39 = br i1 %icmp_ln39, void %.preheader29, void %.preheader28.preheader" [../src/hls/cnn_unoptimized.cpp:39]   --->   Operation 1731 'br' 'br_ln39' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 1732 [1/1] (0.88ns)   --->   "%add_ln39 = add i6 %iv, i6 1" [../src/hls/cnn_unoptimized.cpp:39]   --->   Operation 1732 'add' 'add_ln39' <Predicate = (!icmp_ln39)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 1733 [1/1] (0.88ns)   --->   "%icmp_ln42_1 = icmp_eq  i4 %indvar_flatten60, i4 9" [../src/hls/cnn_unoptimized.cpp:42]   --->   Operation 1733 'icmp' 'icmp_ln42_1' <Predicate = (!icmp_ln39)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 1734 [1/1] (0.27ns)   --->   "%select_ln39 = select i1 %icmp_ln42_1, i3 7, i3 %v" [../src/hls/cnn_unoptimized.cpp:39]   --->   Operation 1734 'select' 'select_ln39' <Predicate = (!icmp_ln39)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_93 : Operation 1735 [1/1] (0.44ns)   --->   "%select_ln39_1 = select i1 %icmp_ln42_1, i6 %add_ln39, i6 %iv" [../src/hls/cnn_unoptimized.cpp:39]   --->   Operation 1735 'select' 'select_ln39_1' <Predicate = (!icmp_ln39)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_93 : Operation 1736 [1/1] (0.00ns)   --->   "%zext_ln42 = zext i6 %select_ln39_1" [../src/hls/cnn_unoptimized.cpp:42]   --->   Operation 1736 'zext' 'zext_ln42' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_93 : Operation 1737 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_5)   --->   "%select_ln39_2 = select i1 %icmp_ln42_1, i3 0, i3 %indvars_iv_next696" [../src/hls/cnn_unoptimized.cpp:39]   --->   Operation 1737 'select' 'select_ln39_2' <Predicate = (!icmp_ln39)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_93 : Operation 1738 [1/1] (0.00ns) (grouped into LUT with out node and_ln39)   --->   "%xor_ln39 = xor i1 %icmp_ln42_1, i1 1" [../src/hls/cnn_unoptimized.cpp:39]   --->   Operation 1738 'xor' 'xor_ln39' <Predicate = (!icmp_ln39)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 1739 [1/1] (0.69ns)   --->   "%icmp_ln45_1 = icmp_eq  i3 %vi, i3 2" [../src/hls/cnn_unoptimized.cpp:45]   --->   Operation 1739 'icmp' 'icmp_ln45_1' <Predicate = (!icmp_ln39)> <Delay = 0.69> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 1740 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln39 = and i1 %icmp_ln45_1, i1 %xor_ln39" [../src/hls/cnn_unoptimized.cpp:39]   --->   Operation 1740 'and' 'and_ln39' <Predicate = (!icmp_ln39)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 1741 [1/1] (0.74ns)   --->   "%indvars_iv_next696_dup = add i3 %select_ln39, i3 1" [../src/hls/cnn_unoptimized.cpp:39]   --->   Operation 1741 'add' 'indvars_iv_next696_dup' <Predicate = (!icmp_ln39)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 1742 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_3)   --->   "%or_ln42 = or i1 %and_ln39, i1 %icmp_ln42_1" [../src/hls/cnn_unoptimized.cpp:42]   --->   Operation 1742 'or' 'or_ln42' <Predicate = (!icmp_ln39)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 1743 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln42_3 = select i1 %or_ln42, i3 7, i3 %vi" [../src/hls/cnn_unoptimized.cpp:42]   --->   Operation 1743 'select' 'select_ln42_3' <Predicate = (!icmp_ln39)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_93 : Operation 1744 [1/1] (0.27ns)   --->   "%select_ln42_4 = select i1 %and_ln39, i3 %indvars_iv_next696_dup, i3 %select_ln39" [../src/hls/cnn_unoptimized.cpp:42]   --->   Operation 1744 'select' 'select_ln42_4' <Predicate = (!icmp_ln39)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_93 : Operation 1745 [1/1] (0.00ns)   --->   "%sext_ln42_1 = sext i3 %select_ln42_4" [../src/hls/cnn_unoptimized.cpp:42]   --->   Operation 1745 'sext' 'sext_ln42_1' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_93 : Operation 1746 [1/1] (0.87ns)   --->   "%add_ln42_2 = add i5 %select_ln27_5, i5 %sext_ln42_1" [../src/hls/cnn_unoptimized.cpp:42]   --->   Operation 1746 'add' 'add_ln42_2' <Predicate = (!icmp_ln39)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 1747 [1/1] (0.00ns)   --->   "%add_ln42_2_cast = zext i5 %add_ln42_2" [../src/hls/cnn_unoptimized.cpp:42]   --->   Operation 1747 'zext' 'add_ln42_2_cast' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_93 : Operation 1748 [3/3] (1.08ns) (grouped into DSP with root node empty_65)   --->   "%empty_63 = mul i10 %add_ln42_2_cast, i10 29" [../src/hls/cnn_unoptimized.cpp:42]   --->   Operation 1748 'mul' 'empty_63' <Predicate = (!icmp_ln39)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_93 : Operation 1749 [1/1] (0.74ns)   --->   "%indvars_iv_next696_mid1 = add i3 %select_ln39, i3 2" [../src/hls/cnn_unoptimized.cpp:39]   --->   Operation 1749 'add' 'indvars_iv_next696_mid1' <Predicate = (!icmp_ln39)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 1750 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln42_5 = select i1 %and_ln39, i3 %indvars_iv_next696_mid1, i3 %select_ln39_2" [../src/hls/cnn_unoptimized.cpp:42]   --->   Operation 1750 'select' 'select_ln42_5' <Predicate = (!icmp_ln39)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_93 : Operation 1751 [1/1] (0.00ns)   --->   "%zext_ln1118_5 = zext i3 %select_ln42_5"   --->   Operation 1751 'zext' 'zext_ln1118_5' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_93 : Operation 1752 [1/1] (0.00ns)   --->   "%trunc_ln1118_1 = trunc i3 %select_ln42_5"   --->   Operation 1752 'trunc' 'trunc_ln1118_1' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_93 : Operation 1753 [1/1] (0.00ns)   --->   "%p_shl2_cast = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %trunc_ln1118_1, i2 0"   --->   Operation 1753 'bitconcatenate' 'p_shl2_cast' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_93 : Operation 1754 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1118_1 = sub i4 %p_shl2_cast, i4 %zext_ln1118_5"   --->   Operation 1754 'sub' 'sub_ln1118_1' <Predicate = (!icmp_ln39)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.61> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_93 : Operation 1755 [1/1] (0.74ns)   --->   "%indvars_iv_next692 = add i3 %select_ln42_3, i3 1" [../src/hls/cnn_unoptimized.cpp:42]   --->   Operation 1755 'add' 'indvars_iv_next692' <Predicate = (!icmp_ln39)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 1756 [1/1] (0.00ns)   --->   "%zext_ln1118_6 = zext i3 %indvars_iv_next692"   --->   Operation 1756 'zext' 'zext_ln1118_6' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_93 : Operation 1757 [1/1] (0.54ns) (root node of TernaryAdder)   --->   "%add_ln1118_1 = add i4 %sub_ln1118_1, i4 %zext_ln1118_6"   --->   Operation 1757 'add' 'add_ln1118_1' <Predicate = (!icmp_ln39)> <Delay = 0.54> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.61> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_93 : Operation 1758 [1/1] (0.00ns)   --->   "%tmp_57_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i4.i5, i4 %add_ln1118_1, i5 0"   --->   Operation 1758 'bitconcatenate' 'tmp_57_cast' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_93 : Operation 1759 [1/1] (0.92ns)   --->   "%add_ln1118_2 = add i9 %tmp_57_cast, i9 %zext_ln42"   --->   Operation 1759 'add' 'add_ln1118_2' <Predicate = (!icmp_ln39)> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 1760 [1/1] (0.00ns)   --->   "%zext_ln1118_7 = zext i9 %add_ln1118_2"   --->   Operation 1760 'zext' 'zext_ln1118_7' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_93 : Operation 1761 [1/1] (0.00ns)   --->   "%layer_4_weights_V_0_addr = getelementptr i16 %layer_4_weights_V_0, i64 0, i64 %zext_ln1118_7"   --->   Operation 1761 'getelementptr' 'layer_4_weights_V_0_addr' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_93 : Operation 1762 [1/1] (0.00ns)   --->   "%layer_4_weights_V_1_addr = getelementptr i14 %layer_4_weights_V_1, i64 0, i64 %zext_ln1118_7"   --->   Operation 1762 'getelementptr' 'layer_4_weights_V_1_addr' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_93 : Operation 1763 [1/1] (0.00ns)   --->   "%layer_4_weights_V_10_addr = getelementptr i14 %layer_4_weights_V_10, i64 0, i64 %zext_ln1118_7"   --->   Operation 1763 'getelementptr' 'layer_4_weights_V_10_addr' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_93 : Operation 1764 [1/1] (0.00ns)   --->   "%layer_4_weights_V_11_addr = getelementptr i14 %layer_4_weights_V_11, i64 0, i64 %zext_ln1118_7"   --->   Operation 1764 'getelementptr' 'layer_4_weights_V_11_addr' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_93 : Operation 1765 [1/1] (0.00ns)   --->   "%layer_4_weights_V_12_addr = getelementptr i16 %layer_4_weights_V_12, i64 0, i64 %zext_ln1118_7"   --->   Operation 1765 'getelementptr' 'layer_4_weights_V_12_addr' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_93 : Operation 1766 [1/1] (0.00ns)   --->   "%layer_4_weights_V_13_addr = getelementptr i16 %layer_4_weights_V_13, i64 0, i64 %zext_ln1118_7"   --->   Operation 1766 'getelementptr' 'layer_4_weights_V_13_addr' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_93 : Operation 1767 [1/1] (0.00ns)   --->   "%layer_4_weights_V_14_addr = getelementptr i14 %layer_4_weights_V_14, i64 0, i64 %zext_ln1118_7"   --->   Operation 1767 'getelementptr' 'layer_4_weights_V_14_addr' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_93 : Operation 1768 [1/1] (0.00ns)   --->   "%layer_4_weights_V_15_addr = getelementptr i16 %layer_4_weights_V_15, i64 0, i64 %zext_ln1118_7"   --->   Operation 1768 'getelementptr' 'layer_4_weights_V_15_addr' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_93 : Operation 1769 [1/1] (0.00ns)   --->   "%layer_4_weights_V_16_addr = getelementptr i15 %layer_4_weights_V_16, i64 0, i64 %zext_ln1118_7"   --->   Operation 1769 'getelementptr' 'layer_4_weights_V_16_addr' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_93 : Operation 1770 [1/1] (0.00ns)   --->   "%layer_4_weights_V_17_addr = getelementptr i16 %layer_4_weights_V_17, i64 0, i64 %zext_ln1118_7"   --->   Operation 1770 'getelementptr' 'layer_4_weights_V_17_addr' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_93 : Operation 1771 [1/1] (0.00ns)   --->   "%layer_4_weights_V_18_addr = getelementptr i14 %layer_4_weights_V_18, i64 0, i64 %zext_ln1118_7"   --->   Operation 1771 'getelementptr' 'layer_4_weights_V_18_addr' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_93 : Operation 1772 [1/1] (0.00ns)   --->   "%layer_4_weights_V_19_addr = getelementptr i14 %layer_4_weights_V_19, i64 0, i64 %zext_ln1118_7"   --->   Operation 1772 'getelementptr' 'layer_4_weights_V_19_addr' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_93 : Operation 1773 [1/1] (0.00ns)   --->   "%layer_4_weights_V_2_addr = getelementptr i17 %layer_4_weights_V_2, i64 0, i64 %zext_ln1118_7"   --->   Operation 1773 'getelementptr' 'layer_4_weights_V_2_addr' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_93 : Operation 1774 [1/1] (0.00ns)   --->   "%layer_4_weights_V_20_addr = getelementptr i14 %layer_4_weights_V_20, i64 0, i64 %zext_ln1118_7"   --->   Operation 1774 'getelementptr' 'layer_4_weights_V_20_addr' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_93 : Operation 1775 [1/1] (0.00ns)   --->   "%layer_4_weights_V_21_addr = getelementptr i14 %layer_4_weights_V_21, i64 0, i64 %zext_ln1118_7"   --->   Operation 1775 'getelementptr' 'layer_4_weights_V_21_addr' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_93 : Operation 1776 [1/1] (0.00ns)   --->   "%layer_4_weights_V_22_addr = getelementptr i17 %layer_4_weights_V_22, i64 0, i64 %zext_ln1118_7"   --->   Operation 1776 'getelementptr' 'layer_4_weights_V_22_addr' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_93 : Operation 1777 [1/1] (0.00ns)   --->   "%layer_4_weights_V_23_addr = getelementptr i17 %layer_4_weights_V_23, i64 0, i64 %zext_ln1118_7"   --->   Operation 1777 'getelementptr' 'layer_4_weights_V_23_addr' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_93 : Operation 1778 [1/1] (0.00ns)   --->   "%layer_4_weights_V_24_addr = getelementptr i17 %layer_4_weights_V_24, i64 0, i64 %zext_ln1118_7"   --->   Operation 1778 'getelementptr' 'layer_4_weights_V_24_addr' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_93 : Operation 1779 [1/1] (0.00ns)   --->   "%layer_4_weights_V_25_addr = getelementptr i14 %layer_4_weights_V_25, i64 0, i64 %zext_ln1118_7"   --->   Operation 1779 'getelementptr' 'layer_4_weights_V_25_addr' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_93 : Operation 1780 [1/1] (0.00ns)   --->   "%layer_4_weights_V_26_addr = getelementptr i17 %layer_4_weights_V_26, i64 0, i64 %zext_ln1118_7"   --->   Operation 1780 'getelementptr' 'layer_4_weights_V_26_addr' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_93 : Operation 1781 [1/1] (0.00ns)   --->   "%layer_4_weights_V_27_addr = getelementptr i14 %layer_4_weights_V_27, i64 0, i64 %zext_ln1118_7"   --->   Operation 1781 'getelementptr' 'layer_4_weights_V_27_addr' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_93 : Operation 1782 [1/1] (0.00ns)   --->   "%layer_4_weights_V_28_addr = getelementptr i14 %layer_4_weights_V_28, i64 0, i64 %zext_ln1118_7"   --->   Operation 1782 'getelementptr' 'layer_4_weights_V_28_addr' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_93 : Operation 1783 [1/1] (0.00ns)   --->   "%layer_4_weights_V_29_addr = getelementptr i14 %layer_4_weights_V_29, i64 0, i64 %zext_ln1118_7"   --->   Operation 1783 'getelementptr' 'layer_4_weights_V_29_addr' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_93 : Operation 1784 [1/1] (0.00ns)   --->   "%layer_4_weights_V_3_addr = getelementptr i14 %layer_4_weights_V_3, i64 0, i64 %zext_ln1118_7"   --->   Operation 1784 'getelementptr' 'layer_4_weights_V_3_addr' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_93 : Operation 1785 [1/1] (0.00ns)   --->   "%layer_4_weights_V_30_addr = getelementptr i14 %layer_4_weights_V_30, i64 0, i64 %zext_ln1118_7"   --->   Operation 1785 'getelementptr' 'layer_4_weights_V_30_addr' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_93 : Operation 1786 [1/1] (0.00ns)   --->   "%layer_4_weights_V_31_addr = getelementptr i14 %layer_4_weights_V_31, i64 0, i64 %zext_ln1118_7"   --->   Operation 1786 'getelementptr' 'layer_4_weights_V_31_addr' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_93 : Operation 1787 [1/1] (0.00ns)   --->   "%layer_4_weights_V_4_addr = getelementptr i14 %layer_4_weights_V_4, i64 0, i64 %zext_ln1118_7"   --->   Operation 1787 'getelementptr' 'layer_4_weights_V_4_addr' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_93 : Operation 1788 [1/1] (0.00ns)   --->   "%layer_4_weights_V_5_addr = getelementptr i14 %layer_4_weights_V_5, i64 0, i64 %zext_ln1118_7"   --->   Operation 1788 'getelementptr' 'layer_4_weights_V_5_addr' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_93 : Operation 1789 [1/1] (0.00ns)   --->   "%layer_4_weights_V_6_addr = getelementptr i16 %layer_4_weights_V_6, i64 0, i64 %zext_ln1118_7"   --->   Operation 1789 'getelementptr' 'layer_4_weights_V_6_addr' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_93 : Operation 1790 [1/1] (0.00ns)   --->   "%layer_4_weights_V_7_addr = getelementptr i14 %layer_4_weights_V_7, i64 0, i64 %zext_ln1118_7"   --->   Operation 1790 'getelementptr' 'layer_4_weights_V_7_addr' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_93 : Operation 1791 [1/1] (0.00ns)   --->   "%layer_4_weights_V_8_addr = getelementptr i14 %layer_4_weights_V_8, i64 0, i64 %zext_ln1118_7"   --->   Operation 1791 'getelementptr' 'layer_4_weights_V_8_addr' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_93 : Operation 1792 [1/1] (0.00ns)   --->   "%layer_4_weights_V_9_addr = getelementptr i14 %layer_4_weights_V_9, i64 0, i64 %zext_ln1118_7"   --->   Operation 1792 'getelementptr' 'layer_4_weights_V_9_addr' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_93 : Operation 1793 [2/2] (1.35ns)   --->   "%layer_4_weights_V_0_load = load i9 %layer_4_weights_V_0_addr"   --->   Operation 1793 'load' 'layer_4_weights_V_0_load' <Predicate = (!icmp_ln39)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 288> <ROM>
ST_93 : Operation 1794 [2/2] (1.35ns)   --->   "%layer_4_out_V_load_5 = load i15 %layer_4_out_V_addr_6"   --->   Operation 1794 'load' 'layer_4_out_V_load_5' <Predicate = (!icmp_ln39)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 23328> <RAM>
ST_93 : Operation 1795 [2/2] (1.35ns)   --->   "%layer_4_weights_V_1_load = load i9 %layer_4_weights_V_1_addr"   --->   Operation 1795 'load' 'layer_4_weights_V_1_load' <Predicate = (!icmp_ln39)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 288> <ROM>
ST_93 : Operation 1796 [2/2] (1.35ns)   --->   "%layer_4_out_V_load_6 = load i15 %layer_4_out_V_addr_7"   --->   Operation 1796 'load' 'layer_4_out_V_load_6' <Predicate = (!icmp_ln39)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 23328> <RAM>
ST_93 : Operation 1797 [2/2] (1.35ns)   --->   "%layer_4_weights_V_2_load = load i9 %layer_4_weights_V_2_addr"   --->   Operation 1797 'load' 'layer_4_weights_V_2_load' <Predicate = (!icmp_ln39)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 288> <ROM>
ST_93 : Operation 1798 [2/2] (1.35ns)   --->   "%layer_4_weights_V_3_load = load i9 %layer_4_weights_V_3_addr"   --->   Operation 1798 'load' 'layer_4_weights_V_3_load' <Predicate = (!icmp_ln39)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 288> <ROM>
ST_93 : Operation 1799 [2/2] (1.35ns)   --->   "%layer_4_weights_V_4_load = load i9 %layer_4_weights_V_4_addr"   --->   Operation 1799 'load' 'layer_4_weights_V_4_load' <Predicate = (!icmp_ln39)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 288> <ROM>
ST_93 : Operation 1800 [2/2] (1.35ns)   --->   "%layer_4_weights_V_5_load = load i9 %layer_4_weights_V_5_addr"   --->   Operation 1800 'load' 'layer_4_weights_V_5_load' <Predicate = (!icmp_ln39)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 288> <ROM>
ST_93 : Operation 1801 [2/2] (1.35ns)   --->   "%layer_4_weights_V_6_load = load i9 %layer_4_weights_V_6_addr"   --->   Operation 1801 'load' 'layer_4_weights_V_6_load' <Predicate = (!icmp_ln39)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 288> <ROM>
ST_93 : Operation 1802 [2/2] (1.35ns)   --->   "%layer_4_weights_V_7_load = load i9 %layer_4_weights_V_7_addr"   --->   Operation 1802 'load' 'layer_4_weights_V_7_load' <Predicate = (!icmp_ln39)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 288> <ROM>
ST_93 : Operation 1803 [2/2] (1.35ns)   --->   "%layer_4_weights_V_8_load = load i9 %layer_4_weights_V_8_addr"   --->   Operation 1803 'load' 'layer_4_weights_V_8_load' <Predicate = (!icmp_ln39)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 288> <ROM>
ST_93 : Operation 1804 [2/2] (1.35ns)   --->   "%layer_4_weights_V_9_load = load i9 %layer_4_weights_V_9_addr"   --->   Operation 1804 'load' 'layer_4_weights_V_9_load' <Predicate = (!icmp_ln39)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 288> <ROM>
ST_93 : Operation 1805 [2/2] (1.35ns)   --->   "%layer_4_weights_V_10_load = load i9 %layer_4_weights_V_10_addr"   --->   Operation 1805 'load' 'layer_4_weights_V_10_load' <Predicate = (!icmp_ln39)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 288> <ROM>
ST_93 : Operation 1806 [2/2] (1.35ns)   --->   "%layer_4_weights_V_11_load = load i9 %layer_4_weights_V_11_addr"   --->   Operation 1806 'load' 'layer_4_weights_V_11_load' <Predicate = (!icmp_ln39)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 288> <ROM>
ST_93 : Operation 1807 [2/2] (1.35ns)   --->   "%layer_4_weights_V_12_load = load i9 %layer_4_weights_V_12_addr"   --->   Operation 1807 'load' 'layer_4_weights_V_12_load' <Predicate = (!icmp_ln39)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 288> <ROM>
ST_93 : Operation 1808 [2/2] (1.35ns)   --->   "%layer_4_weights_V_13_load = load i9 %layer_4_weights_V_13_addr"   --->   Operation 1808 'load' 'layer_4_weights_V_13_load' <Predicate = (!icmp_ln39)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 288> <ROM>
ST_93 : Operation 1809 [2/2] (1.35ns)   --->   "%layer_4_weights_V_14_load = load i9 %layer_4_weights_V_14_addr"   --->   Operation 1809 'load' 'layer_4_weights_V_14_load' <Predicate = (!icmp_ln39)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 288> <ROM>
ST_93 : Operation 1810 [2/2] (1.35ns)   --->   "%layer_4_weights_V_15_load = load i9 %layer_4_weights_V_15_addr"   --->   Operation 1810 'load' 'layer_4_weights_V_15_load' <Predicate = (!icmp_ln39)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 288> <ROM>
ST_93 : Operation 1811 [2/2] (1.35ns)   --->   "%layer_4_weights_V_16_load = load i9 %layer_4_weights_V_16_addr"   --->   Operation 1811 'load' 'layer_4_weights_V_16_load' <Predicate = (!icmp_ln39)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 288> <ROM>
ST_93 : Operation 1812 [2/2] (1.35ns)   --->   "%layer_4_weights_V_17_load = load i9 %layer_4_weights_V_17_addr"   --->   Operation 1812 'load' 'layer_4_weights_V_17_load' <Predicate = (!icmp_ln39)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 288> <ROM>
ST_93 : Operation 1813 [2/2] (1.35ns)   --->   "%layer_4_weights_V_18_load = load i9 %layer_4_weights_V_18_addr"   --->   Operation 1813 'load' 'layer_4_weights_V_18_load' <Predicate = (!icmp_ln39)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 288> <ROM>
ST_93 : Operation 1814 [2/2] (1.35ns)   --->   "%layer_4_weights_V_19_load = load i9 %layer_4_weights_V_19_addr"   --->   Operation 1814 'load' 'layer_4_weights_V_19_load' <Predicate = (!icmp_ln39)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 288> <ROM>
ST_93 : Operation 1815 [2/2] (1.35ns)   --->   "%layer_4_weights_V_20_load = load i9 %layer_4_weights_V_20_addr"   --->   Operation 1815 'load' 'layer_4_weights_V_20_load' <Predicate = (!icmp_ln39)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 288> <ROM>
ST_93 : Operation 1816 [2/2] (1.35ns)   --->   "%layer_4_weights_V_21_load = load i9 %layer_4_weights_V_21_addr"   --->   Operation 1816 'load' 'layer_4_weights_V_21_load' <Predicate = (!icmp_ln39)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 288> <ROM>
ST_93 : Operation 1817 [2/2] (1.35ns)   --->   "%layer_4_weights_V_22_load = load i9 %layer_4_weights_V_22_addr"   --->   Operation 1817 'load' 'layer_4_weights_V_22_load' <Predicate = (!icmp_ln39)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 288> <ROM>
ST_93 : Operation 1818 [2/2] (1.35ns)   --->   "%layer_4_weights_V_23_load = load i9 %layer_4_weights_V_23_addr"   --->   Operation 1818 'load' 'layer_4_weights_V_23_load' <Predicate = (!icmp_ln39)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 288> <ROM>
ST_93 : Operation 1819 [2/2] (1.35ns)   --->   "%layer_4_weights_V_24_load = load i9 %layer_4_weights_V_24_addr"   --->   Operation 1819 'load' 'layer_4_weights_V_24_load' <Predicate = (!icmp_ln39)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 288> <ROM>
ST_93 : Operation 1820 [2/2] (1.35ns)   --->   "%layer_4_weights_V_25_load = load i9 %layer_4_weights_V_25_addr"   --->   Operation 1820 'load' 'layer_4_weights_V_25_load' <Predicate = (!icmp_ln39)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 288> <ROM>
ST_93 : Operation 1821 [2/2] (1.35ns)   --->   "%layer_4_weights_V_26_load = load i9 %layer_4_weights_V_26_addr"   --->   Operation 1821 'load' 'layer_4_weights_V_26_load' <Predicate = (!icmp_ln39)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 288> <ROM>
ST_93 : Operation 1822 [2/2] (1.35ns)   --->   "%layer_4_weights_V_27_load = load i9 %layer_4_weights_V_27_addr"   --->   Operation 1822 'load' 'layer_4_weights_V_27_load' <Predicate = (!icmp_ln39)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 288> <ROM>
ST_93 : Operation 1823 [2/2] (1.35ns)   --->   "%layer_4_weights_V_28_load = load i9 %layer_4_weights_V_28_addr"   --->   Operation 1823 'load' 'layer_4_weights_V_28_load' <Predicate = (!icmp_ln39)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 288> <ROM>
ST_93 : Operation 1824 [2/2] (1.35ns)   --->   "%layer_4_weights_V_29_load = load i9 %layer_4_weights_V_29_addr"   --->   Operation 1824 'load' 'layer_4_weights_V_29_load' <Predicate = (!icmp_ln39)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 288> <ROM>
ST_93 : Operation 1825 [2/2] (1.35ns)   --->   "%layer_4_weights_V_30_load = load i9 %layer_4_weights_V_30_addr"   --->   Operation 1825 'load' 'layer_4_weights_V_30_load' <Predicate = (!icmp_ln39)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 288> <ROM>
ST_93 : Operation 1826 [2/2] (1.35ns)   --->   "%layer_4_weights_V_31_load = load i9 %layer_4_weights_V_31_addr"   --->   Operation 1826 'load' 'layer_4_weights_V_31_load' <Predicate = (!icmp_ln39)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 288> <ROM>
ST_93 : Operation 1827 [1/1] (0.86ns)   --->   "%add_ln42_3 = add i4 %indvar_flatten60, i4 1" [../src/hls/cnn_unoptimized.cpp:42]   --->   Operation 1827 'add' 'add_ln42_3' <Predicate = (!icmp_ln39)> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 1828 [1/1] (0.45ns)   --->   "%select_ln42_6 = select i1 %icmp_ln42_1, i4 1, i4 %add_ln42_3" [../src/hls/cnn_unoptimized.cpp:42]   --->   Operation 1828 'select' 'select_ln42_6' <Predicate = (!icmp_ln39)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 94 <SV = 14> <Delay = 1.35>
ST_94 : Operation 1829 [2/3] (1.08ns) (grouped into DSP with root node empty_65)   --->   "%empty_63 = mul i10 %add_ln42_2_cast, i10 29" [../src/hls/cnn_unoptimized.cpp:42]   --->   Operation 1829 'mul' 'empty_63' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_94 : Operation 1830 [1/2] (1.35ns)   --->   "%layer_4_weights_V_0_load = load i9 %layer_4_weights_V_0_addr"   --->   Operation 1830 'load' 'layer_4_weights_V_0_load' <Predicate = true> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 288> <ROM>
ST_94 : Operation 1831 [1/2] (1.35ns)   --->   "%layer_4_out_V_load_5 = load i15 %layer_4_out_V_addr_6"   --->   Operation 1831 'load' 'layer_4_out_V_load_5' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 23328> <RAM>
ST_94 : Operation 1832 [1/2] (1.35ns)   --->   "%layer_4_weights_V_1_load = load i9 %layer_4_weights_V_1_addr"   --->   Operation 1832 'load' 'layer_4_weights_V_1_load' <Predicate = true> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 288> <ROM>
ST_94 : Operation 1833 [1/2] (1.35ns)   --->   "%layer_4_out_V_load_6 = load i15 %layer_4_out_V_addr_7"   --->   Operation 1833 'load' 'layer_4_out_V_load_6' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 23328> <RAM>
ST_94 : Operation 1834 [1/2] (1.35ns)   --->   "%layer_4_weights_V_2_load = load i9 %layer_4_weights_V_2_addr"   --->   Operation 1834 'load' 'layer_4_weights_V_2_load' <Predicate = true> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 288> <ROM>
ST_94 : Operation 1835 [2/2] (1.35ns)   --->   "%layer_4_out_V_load_7 = load i15 %layer_4_out_V_addr_8"   --->   Operation 1835 'load' 'layer_4_out_V_load_7' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 23328> <RAM>
ST_94 : Operation 1836 [1/2] (1.35ns)   --->   "%layer_4_weights_V_3_load = load i9 %layer_4_weights_V_3_addr"   --->   Operation 1836 'load' 'layer_4_weights_V_3_load' <Predicate = true> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 288> <ROM>
ST_94 : Operation 1837 [2/2] (1.35ns)   --->   "%layer_4_out_V_load_8 = load i15 %layer_4_out_V_addr_9"   --->   Operation 1837 'load' 'layer_4_out_V_load_8' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 23328> <RAM>
ST_94 : Operation 1838 [1/2] (1.35ns)   --->   "%layer_4_weights_V_4_load = load i9 %layer_4_weights_V_4_addr"   --->   Operation 1838 'load' 'layer_4_weights_V_4_load' <Predicate = true> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 288> <ROM>
ST_94 : Operation 1839 [1/2] (1.35ns)   --->   "%layer_4_weights_V_5_load = load i9 %layer_4_weights_V_5_addr"   --->   Operation 1839 'load' 'layer_4_weights_V_5_load' <Predicate = true> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 288> <ROM>
ST_94 : Operation 1840 [1/2] (1.35ns)   --->   "%layer_4_weights_V_6_load = load i9 %layer_4_weights_V_6_addr"   --->   Operation 1840 'load' 'layer_4_weights_V_6_load' <Predicate = true> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 288> <ROM>
ST_94 : Operation 1841 [1/2] (1.35ns)   --->   "%layer_4_weights_V_7_load = load i9 %layer_4_weights_V_7_addr"   --->   Operation 1841 'load' 'layer_4_weights_V_7_load' <Predicate = true> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 288> <ROM>
ST_94 : Operation 1842 [1/2] (1.35ns)   --->   "%layer_4_weights_V_8_load = load i9 %layer_4_weights_V_8_addr"   --->   Operation 1842 'load' 'layer_4_weights_V_8_load' <Predicate = true> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 288> <ROM>
ST_94 : Operation 1843 [1/2] (1.35ns)   --->   "%layer_4_weights_V_9_load = load i9 %layer_4_weights_V_9_addr"   --->   Operation 1843 'load' 'layer_4_weights_V_9_load' <Predicate = true> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 288> <ROM>
ST_94 : Operation 1844 [1/2] (1.35ns)   --->   "%layer_4_weights_V_10_load = load i9 %layer_4_weights_V_10_addr"   --->   Operation 1844 'load' 'layer_4_weights_V_10_load' <Predicate = true> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 288> <ROM>
ST_94 : Operation 1845 [1/2] (1.35ns)   --->   "%layer_4_weights_V_11_load = load i9 %layer_4_weights_V_11_addr"   --->   Operation 1845 'load' 'layer_4_weights_V_11_load' <Predicate = true> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 288> <ROM>
ST_94 : Operation 1846 [1/2] (1.35ns)   --->   "%layer_4_weights_V_12_load = load i9 %layer_4_weights_V_12_addr"   --->   Operation 1846 'load' 'layer_4_weights_V_12_load' <Predicate = true> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 288> <ROM>
ST_94 : Operation 1847 [1/2] (1.35ns)   --->   "%layer_4_weights_V_13_load = load i9 %layer_4_weights_V_13_addr"   --->   Operation 1847 'load' 'layer_4_weights_V_13_load' <Predicate = true> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 288> <ROM>
ST_94 : Operation 1848 [1/2] (1.35ns)   --->   "%layer_4_weights_V_14_load = load i9 %layer_4_weights_V_14_addr"   --->   Operation 1848 'load' 'layer_4_weights_V_14_load' <Predicate = true> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 288> <ROM>
ST_94 : Operation 1849 [1/2] (1.35ns)   --->   "%layer_4_weights_V_15_load = load i9 %layer_4_weights_V_15_addr"   --->   Operation 1849 'load' 'layer_4_weights_V_15_load' <Predicate = true> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 288> <ROM>
ST_94 : Operation 1850 [1/2] (1.35ns)   --->   "%layer_4_weights_V_16_load = load i9 %layer_4_weights_V_16_addr"   --->   Operation 1850 'load' 'layer_4_weights_V_16_load' <Predicate = true> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 288> <ROM>
ST_94 : Operation 1851 [1/2] (1.35ns)   --->   "%layer_4_weights_V_17_load = load i9 %layer_4_weights_V_17_addr"   --->   Operation 1851 'load' 'layer_4_weights_V_17_load' <Predicate = true> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 288> <ROM>
ST_94 : Operation 1852 [1/2] (1.35ns)   --->   "%layer_4_weights_V_18_load = load i9 %layer_4_weights_V_18_addr"   --->   Operation 1852 'load' 'layer_4_weights_V_18_load' <Predicate = true> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 288> <ROM>
ST_94 : Operation 1853 [1/2] (1.35ns)   --->   "%layer_4_weights_V_19_load = load i9 %layer_4_weights_V_19_addr"   --->   Operation 1853 'load' 'layer_4_weights_V_19_load' <Predicate = true> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 288> <ROM>
ST_94 : Operation 1854 [1/2] (1.35ns)   --->   "%layer_4_weights_V_20_load = load i9 %layer_4_weights_V_20_addr"   --->   Operation 1854 'load' 'layer_4_weights_V_20_load' <Predicate = true> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 288> <ROM>
ST_94 : Operation 1855 [1/2] (1.35ns)   --->   "%layer_4_weights_V_21_load = load i9 %layer_4_weights_V_21_addr"   --->   Operation 1855 'load' 'layer_4_weights_V_21_load' <Predicate = true> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 288> <ROM>
ST_94 : Operation 1856 [1/2] (1.35ns)   --->   "%layer_4_weights_V_22_load = load i9 %layer_4_weights_V_22_addr"   --->   Operation 1856 'load' 'layer_4_weights_V_22_load' <Predicate = true> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 288> <ROM>
ST_94 : Operation 1857 [1/2] (1.35ns)   --->   "%layer_4_weights_V_23_load = load i9 %layer_4_weights_V_23_addr"   --->   Operation 1857 'load' 'layer_4_weights_V_23_load' <Predicate = true> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 288> <ROM>
ST_94 : Operation 1858 [1/2] (1.35ns)   --->   "%layer_4_weights_V_24_load = load i9 %layer_4_weights_V_24_addr"   --->   Operation 1858 'load' 'layer_4_weights_V_24_load' <Predicate = true> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 288> <ROM>
ST_94 : Operation 1859 [1/2] (1.35ns)   --->   "%layer_4_weights_V_25_load = load i9 %layer_4_weights_V_25_addr"   --->   Operation 1859 'load' 'layer_4_weights_V_25_load' <Predicate = true> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 288> <ROM>
ST_94 : Operation 1860 [1/2] (1.35ns)   --->   "%layer_4_weights_V_26_load = load i9 %layer_4_weights_V_26_addr"   --->   Operation 1860 'load' 'layer_4_weights_V_26_load' <Predicate = true> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 288> <ROM>
ST_94 : Operation 1861 [1/2] (1.35ns)   --->   "%layer_4_weights_V_27_load = load i9 %layer_4_weights_V_27_addr"   --->   Operation 1861 'load' 'layer_4_weights_V_27_load' <Predicate = true> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 288> <ROM>
ST_94 : Operation 1862 [1/2] (1.35ns)   --->   "%layer_4_weights_V_28_load = load i9 %layer_4_weights_V_28_addr"   --->   Operation 1862 'load' 'layer_4_weights_V_28_load' <Predicate = true> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 288> <ROM>
ST_94 : Operation 1863 [1/2] (1.35ns)   --->   "%layer_4_weights_V_29_load = load i9 %layer_4_weights_V_29_addr"   --->   Operation 1863 'load' 'layer_4_weights_V_29_load' <Predicate = true> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 288> <ROM>
ST_94 : Operation 1864 [1/2] (1.35ns)   --->   "%layer_4_weights_V_30_load = load i9 %layer_4_weights_V_30_addr"   --->   Operation 1864 'load' 'layer_4_weights_V_30_load' <Predicate = true> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 288> <ROM>
ST_94 : Operation 1865 [1/2] (1.35ns)   --->   "%layer_4_weights_V_31_load = load i9 %layer_4_weights_V_31_addr"   --->   Operation 1865 'load' 'layer_4_weights_V_31_load' <Predicate = true> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 288> <ROM>

State 95 <SV = 15> <Delay = 1.70>
ST_95 : Operation 1866 [1/3] (0.00ns) (grouped into DSP with root node empty_65)   --->   "%empty_63 = mul i10 %add_ln42_2_cast, i10 29" [../src/hls/cnn_unoptimized.cpp:42]   --->   Operation 1866 'mul' 'empty_63' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_95 : Operation 1867 [1/1] (0.00ns)   --->   "%vi_cast = sext i3 %select_ln42_3" [../src/hls/cnn_unoptimized.cpp:42]   --->   Operation 1867 'sext' 'vi_cast' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 1868 [1/1] (0.87ns)   --->   "%empty_64 = add i5 %vi_cast, i5 %select_ln27_3" [../src/hls/cnn_unoptimized.cpp:42]   --->   Operation 1868 'add' 'empty_64' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 1869 [1/1] (0.00ns)   --->   "%p_cast436 = zext i5 %empty_64" [../src/hls/cnn_unoptimized.cpp:42]   --->   Operation 1869 'zext' 'p_cast436' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 1870 [2/2] (0.83ns) (root node of the DSP)   --->   "%empty_65 = add i10 %empty_63, i10 %p_cast436" [../src/hls/cnn_unoptimized.cpp:42]   --->   Operation 1870 'add' 'empty_65' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_95 : Operation 1871 [1/2] (1.35ns)   --->   "%layer_4_out_V_load_7 = load i15 %layer_4_out_V_addr_8"   --->   Operation 1871 'load' 'layer_4_out_V_load_7' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 23328> <RAM>
ST_95 : Operation 1872 [1/2] (1.35ns)   --->   "%layer_4_out_V_load_8 = load i15 %layer_4_out_V_addr_9"   --->   Operation 1872 'load' 'layer_4_out_V_load_8' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 23328> <RAM>
ST_95 : Operation 1873 [2/2] (1.35ns)   --->   "%layer_4_out_V_load_9 = load i15 %layer_4_out_V_addr_10"   --->   Operation 1873 'load' 'layer_4_out_V_load_9' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 23328> <RAM>
ST_95 : Operation 1874 [2/2] (1.35ns)   --->   "%layer_4_out_V_load_10 = load i15 %layer_4_out_V_addr_11"   --->   Operation 1874 'load' 'layer_4_out_V_load_10' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 23328> <RAM>

State 96 <SV = 16> <Delay = 3.18>
ST_96 : Operation 1875 [1/1] (0.00ns)   --->   "%zext_ln42_1 = zext i6 %select_ln39_1" [../src/hls/cnn_unoptimized.cpp:42]   --->   Operation 1875 'zext' 'zext_ln42_1' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 1876 [1/2] (0.83ns) (root node of the DSP)   --->   "%empty_65 = add i10 %empty_63, i10 %p_cast436" [../src/hls/cnn_unoptimized.cpp:42]   --->   Operation 1876 'add' 'empty_65' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_96 : Operation 1877 [1/1] (0.00ns)   --->   "%tmp_55_cast = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %empty_65, i5 0" [../src/hls/cnn_unoptimized.cpp:42]   --->   Operation 1877 'bitconcatenate' 'tmp_55_cast' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 1878 [1/1] (1.00ns)   --->   "%empty_66 = add i15 %tmp_55_cast, i15 %zext_ln42_1" [../src/hls/cnn_unoptimized.cpp:42]   --->   Operation 1878 'add' 'empty_66' <Predicate = true> <Delay = 1.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 1879 [1/1] (0.00ns)   --->   "%p_cast453 = zext i15 %empty_66" [../src/hls/cnn_unoptimized.cpp:42]   --->   Operation 1879 'zext' 'p_cast453' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 1880 [1/1] (0.00ns)   --->   "%layer_3_out_V_addr_1 = getelementptr i21 %layer_3_out_V, i64 0, i64 %p_cast453" [../src/hls/cnn_unoptimized.cpp:42]   --->   Operation 1880 'getelementptr' 'layer_3_out_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 1881 [2/2] (1.35ns)   --->   "%r_V = load i15 %layer_3_out_V_addr_1" [../src/hls/cnn_unoptimized.cpp:42]   --->   Operation 1881 'load' 'r_V' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 26912> <RAM>
ST_96 : Operation 1882 [1/2] (1.35ns)   --->   "%layer_4_out_V_load_9 = load i15 %layer_4_out_V_addr_10"   --->   Operation 1882 'load' 'layer_4_out_V_load_9' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 23328> <RAM>
ST_96 : Operation 1883 [1/2] (1.35ns)   --->   "%layer_4_out_V_load_10 = load i15 %layer_4_out_V_addr_11"   --->   Operation 1883 'load' 'layer_4_out_V_load_10' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 23328> <RAM>
ST_96 : Operation 1884 [2/2] (1.35ns)   --->   "%layer_4_out_V_load_11 = load i15 %layer_4_out_V_addr_12"   --->   Operation 1884 'load' 'layer_4_out_V_load_11' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 23328> <RAM>
ST_96 : Operation 1885 [2/2] (1.35ns)   --->   "%layer_4_out_V_load_12 = load i15 %layer_4_out_V_addr_13"   --->   Operation 1885 'load' 'layer_4_out_V_load_12' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 23328> <RAM>

State 97 <SV = 17> <Delay = 2.44>
ST_97 : Operation 1886 [1/2] (1.35ns)   --->   "%r_V = load i15 %layer_3_out_V_addr_1" [../src/hls/cnn_unoptimized.cpp:42]   --->   Operation 1886 'load' 'r_V' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 26912> <RAM>
ST_97 : Operation 1887 [1/1] (0.00ns)   --->   "%sext_ln1115_1 = sext i21 %r_V"   --->   Operation 1887 'sext' 'sext_ln1115_1' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 1888 [1/1] (0.00ns)   --->   "%sext_ln1115_2 = sext i21 %r_V"   --->   Operation 1888 'sext' 'sext_ln1115_2' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 1889 [1/1] (0.00ns)   --->   "%sext_ln1118_33 = sext i16 %layer_4_weights_V_0_load"   --->   Operation 1889 'sext' 'sext_ln1118_33' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 1890 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_128)   --->   "%mul_ln703_2 = mul i37 %sext_ln1118_33, i37 %sext_ln1115_2"   --->   Operation 1890 'mul' 'mul_ln703_2' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_97 : Operation 1891 [1/1] (0.00ns)   --->   "%sext_ln1118_34 = sext i14 %layer_4_weights_V_1_load"   --->   Operation 1891 'sext' 'sext_ln1118_34' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 1892 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_145)   --->   "%mul_ln1118_30 = mul i35 %sext_ln1118_34, i35 %sext_ln1115_1"   --->   Operation 1892 'mul' 'mul_ln1118_30' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_97 : Operation 1893 [1/2] (1.35ns)   --->   "%layer_4_out_V_load_11 = load i15 %layer_4_out_V_addr_12"   --->   Operation 1893 'load' 'layer_4_out_V_load_11' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 23328> <RAM>
ST_97 : Operation 1894 [1/2] (1.35ns)   --->   "%layer_4_out_V_load_12 = load i15 %layer_4_out_V_addr_13"   --->   Operation 1894 'load' 'layer_4_out_V_load_12' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 23328> <RAM>
ST_97 : Operation 1895 [2/2] (1.35ns)   --->   "%layer_4_out_V_load_13 = load i15 %layer_4_out_V_addr_14"   --->   Operation 1895 'load' 'layer_4_out_V_load_13' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 23328> <RAM>
ST_97 : Operation 1896 [2/2] (1.35ns)   --->   "%layer_4_out_V_load_14 = load i15 %layer_4_out_V_addr_15"   --->   Operation 1896 'load' 'layer_4_out_V_load_14' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 23328> <RAM>

State 98 <SV = 18> <Delay = 1.35>
ST_98 : Operation 1897 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_128)   --->   "%mul_ln703_2 = mul i37 %sext_ln1118_33, i37 %sext_ln1115_2"   --->   Operation 1897 'mul' 'mul_ln703_2' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_98 : Operation 1898 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_145)   --->   "%mul_ln1118_30 = mul i35 %sext_ln1118_34, i35 %sext_ln1115_1"   --->   Operation 1898 'mul' 'mul_ln1118_30' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_98 : Operation 1899 [1/1] (0.00ns)   --->   "%sext_ln1118_35 = sext i17 %layer_4_weights_V_2_load"   --->   Operation 1899 'sext' 'sext_ln1118_35' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 1900 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_146)   --->   "%mul_ln1192 = mul i37 %sext_ln1118_35, i37 %sext_ln1115_2"   --->   Operation 1900 'mul' 'mul_ln1192' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_98 : Operation 1901 [1/1] (0.00ns)   --->   "%sext_ln1118_36 = sext i14 %layer_4_weights_V_3_load"   --->   Operation 1901 'sext' 'sext_ln1118_36' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 1902 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_147)   --->   "%mul_ln1118_31 = mul i35 %sext_ln1118_36, i35 %sext_ln1115_1"   --->   Operation 1902 'mul' 'mul_ln1118_31' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_98 : Operation 1903 [1/2] (1.35ns)   --->   "%layer_4_out_V_load_13 = load i15 %layer_4_out_V_addr_14"   --->   Operation 1903 'load' 'layer_4_out_V_load_13' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 23328> <RAM>
ST_98 : Operation 1904 [1/2] (1.35ns)   --->   "%layer_4_out_V_load_14 = load i15 %layer_4_out_V_addr_15"   --->   Operation 1904 'load' 'layer_4_out_V_load_14' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 23328> <RAM>
ST_98 : Operation 1905 [2/2] (1.35ns)   --->   "%layer_4_out_V_load_15 = load i15 %layer_4_out_V_addr_16"   --->   Operation 1905 'load' 'layer_4_out_V_load_15' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 23328> <RAM>
ST_98 : Operation 1906 [2/2] (1.35ns)   --->   "%layer_4_out_V_load_16 = load i15 %layer_4_out_V_addr_17"   --->   Operation 1906 'load' 'layer_4_out_V_load_16' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 23328> <RAM>

State 99 <SV = 19> <Delay = 1.35>
ST_99 : Operation 1907 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_128)   --->   "%mul_ln703_2 = mul i37 %sext_ln1118_33, i37 %sext_ln1115_2"   --->   Operation 1907 'mul' 'mul_ln703_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_99 : Operation 1908 [1/1] (0.00ns)   --->   "%shl_ln728_31 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %layer_4_out_V_load_5, i16 0"   --->   Operation 1908 'bitconcatenate' 'shl_ln728_31' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 1909 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_128 = add i37 %shl_ln728_31, i37 %mul_ln703_2"   --->   Operation 1909 'add' 'add_ln1192_128' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_99 : Operation 1910 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_145)   --->   "%mul_ln1118_30 = mul i35 %sext_ln1118_34, i35 %sext_ln1115_1"   --->   Operation 1910 'mul' 'mul_ln1118_30' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_99 : Operation 1911 [1/1] (0.00ns)   --->   "%shl_ln728_33 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %layer_4_out_V_load_6, i16 0"   --->   Operation 1911 'bitconcatenate' 'shl_ln728_33' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 1912 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_145)   --->   "%sext_ln703_30 = sext i35 %mul_ln1118_30"   --->   Operation 1912 'sext' 'sext_ln703_30' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 1913 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_145 = add i37 %shl_ln728_33, i37 %sext_ln703_30"   --->   Operation 1913 'add' 'add_ln1192_145' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_99 : Operation 1914 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_146)   --->   "%mul_ln1192 = mul i37 %sext_ln1118_35, i37 %sext_ln1115_2"   --->   Operation 1914 'mul' 'mul_ln1192' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_99 : Operation 1915 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_147)   --->   "%mul_ln1118_31 = mul i35 %sext_ln1118_36, i35 %sext_ln1115_1"   --->   Operation 1915 'mul' 'mul_ln1118_31' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_99 : Operation 1916 [1/1] (0.00ns)   --->   "%sext_ln1118_37 = sext i14 %layer_4_weights_V_4_load"   --->   Operation 1916 'sext' 'sext_ln1118_37' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 1917 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_148)   --->   "%mul_ln1118_63 = mul i35 %sext_ln1118_37, i35 %sext_ln1115_1"   --->   Operation 1917 'mul' 'mul_ln1118_63' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_99 : Operation 1918 [1/1] (0.00ns)   --->   "%sext_ln1118_38 = sext i14 %layer_4_weights_V_5_load"   --->   Operation 1918 'sext' 'sext_ln1118_38' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 1919 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_149)   --->   "%mul_ln1118_86 = mul i35 %sext_ln1118_38, i35 %sext_ln1115_1"   --->   Operation 1919 'mul' 'mul_ln1118_86' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_99 : Operation 1920 [1/2] (1.35ns)   --->   "%layer_4_out_V_load_15 = load i15 %layer_4_out_V_addr_16"   --->   Operation 1920 'load' 'layer_4_out_V_load_15' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 23328> <RAM>
ST_99 : Operation 1921 [1/2] (1.35ns)   --->   "%layer_4_out_V_load_16 = load i15 %layer_4_out_V_addr_17"   --->   Operation 1921 'load' 'layer_4_out_V_load_16' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 23328> <RAM>
ST_99 : Operation 1922 [2/2] (1.35ns)   --->   "%layer_4_out_V_load_17 = load i15 %layer_4_out_V_addr_18"   --->   Operation 1922 'load' 'layer_4_out_V_load_17' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 23328> <RAM>
ST_99 : Operation 1923 [2/2] (1.35ns)   --->   "%layer_4_out_V_load_18 = load i15 %layer_4_out_V_addr_19"   --->   Operation 1923 'load' 'layer_4_out_V_load_18' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 23328> <RAM>

State 100 <SV = 20> <Delay = 1.35>
ST_100 : Operation 1924 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_128 = add i37 %shl_ln728_31, i37 %mul_ln703_2"   --->   Operation 1924 'add' 'add_ln1192_128' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_100 : Operation 1925 [1/1] (0.00ns)   --->   "%trunc_ln708_32 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_128, i32 16, i32 36"   --->   Operation 1925 'partselect' 'trunc_ln708_32' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 1926 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_145 = add i37 %shl_ln728_33, i37 %sext_ln703_30"   --->   Operation 1926 'add' 'add_ln1192_145' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_100 : Operation 1927 [1/1] (0.00ns)   --->   "%trunc_ln708_33 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_145, i32 16, i32 36"   --->   Operation 1927 'partselect' 'trunc_ln708_33' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 1928 [1/1] (0.00ns)   --->   "%shl_ln728_97 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %layer_4_out_V_load_7, i16 0"   --->   Operation 1928 'bitconcatenate' 'shl_ln728_97' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 1929 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_146)   --->   "%mul_ln1192 = mul i37 %sext_ln1118_35, i37 %sext_ln1115_2"   --->   Operation 1929 'mul' 'mul_ln1192' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_100 : Operation 1930 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_146 = add i37 %shl_ln728_97, i37 %mul_ln1192"   --->   Operation 1930 'add' 'add_ln1192_146' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_100 : Operation 1931 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_147)   --->   "%mul_ln1118_31 = mul i35 %sext_ln1118_36, i35 %sext_ln1115_1"   --->   Operation 1931 'mul' 'mul_ln1118_31' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_100 : Operation 1932 [1/1] (0.00ns)   --->   "%shl_ln728_128 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %layer_4_out_V_load_8, i16 0"   --->   Operation 1932 'bitconcatenate' 'shl_ln728_128' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 1933 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_147)   --->   "%sext_ln703_31 = sext i35 %mul_ln1118_31"   --->   Operation 1933 'sext' 'sext_ln703_31' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 1934 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_147 = add i37 %shl_ln728_128, i37 %sext_ln703_31"   --->   Operation 1934 'add' 'add_ln1192_147' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_100 : Operation 1935 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_148)   --->   "%mul_ln1118_63 = mul i35 %sext_ln1118_37, i35 %sext_ln1115_1"   --->   Operation 1935 'mul' 'mul_ln1118_63' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_100 : Operation 1936 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_149)   --->   "%mul_ln1118_86 = mul i35 %sext_ln1118_38, i35 %sext_ln1115_1"   --->   Operation 1936 'mul' 'mul_ln1118_86' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_100 : Operation 1937 [1/1] (0.00ns)   --->   "%sext_ln1118_39 = sext i16 %layer_4_weights_V_6_load"   --->   Operation 1937 'sext' 'sext_ln1118_39' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 1938 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_150)   --->   "%mul_ln703_3 = mul i37 %sext_ln1118_39, i37 %sext_ln1115_2"   --->   Operation 1938 'mul' 'mul_ln703_3' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_100 : Operation 1939 [1/1] (0.00ns)   --->   "%sext_ln1118_40 = sext i14 %layer_4_weights_V_7_load"   --->   Operation 1939 'sext' 'sext_ln1118_40' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 1940 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_151)   --->   "%mul_ln1118_106 = mul i35 %sext_ln1118_40, i35 %sext_ln1115_1"   --->   Operation 1940 'mul' 'mul_ln1118_106' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_100 : Operation 1941 [1/2] (1.35ns)   --->   "%layer_4_out_V_load_17 = load i15 %layer_4_out_V_addr_18"   --->   Operation 1941 'load' 'layer_4_out_V_load_17' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 23328> <RAM>
ST_100 : Operation 1942 [1/2] (1.35ns)   --->   "%layer_4_out_V_load_18 = load i15 %layer_4_out_V_addr_19"   --->   Operation 1942 'load' 'layer_4_out_V_load_18' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 23328> <RAM>
ST_100 : Operation 1943 [2/2] (1.35ns)   --->   "%layer_4_out_V_load_19 = load i15 %layer_4_out_V_addr_20"   --->   Operation 1943 'load' 'layer_4_out_V_load_19' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 23328> <RAM>
ST_100 : Operation 1944 [2/2] (1.35ns)   --->   "%layer_4_out_V_load_20 = load i15 %layer_4_out_V_addr_21"   --->   Operation 1944 'load' 'layer_4_out_V_load_20' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 23328> <RAM>

State 101 <SV = 21> <Delay = 1.35>
ST_101 : Operation 1945 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_146 = add i37 %shl_ln728_97, i37 %mul_ln1192"   --->   Operation 1945 'add' 'add_ln1192_146' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_101 : Operation 1946 [1/1] (0.00ns)   --->   "%trunc_ln708_34 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_146, i32 16, i32 36"   --->   Operation 1946 'partselect' 'trunc_ln708_34' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 1947 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_147 = add i37 %shl_ln728_128, i37 %sext_ln703_31"   --->   Operation 1947 'add' 'add_ln1192_147' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_101 : Operation 1948 [1/1] (0.00ns)   --->   "%trunc_ln708_35 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_147, i32 16, i32 36"   --->   Operation 1948 'partselect' 'trunc_ln708_35' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 1949 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_148)   --->   "%mul_ln1118_63 = mul i35 %sext_ln1118_37, i35 %sext_ln1115_1"   --->   Operation 1949 'mul' 'mul_ln1118_63' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_101 : Operation 1950 [1/1] (0.00ns)   --->   "%shl_ln728_145 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %layer_4_out_V_load_9, i16 0"   --->   Operation 1950 'bitconcatenate' 'shl_ln728_145' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 1951 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_148)   --->   "%sext_ln703_32 = sext i35 %mul_ln1118_63"   --->   Operation 1951 'sext' 'sext_ln703_32' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 1952 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_148 = add i37 %shl_ln728_145, i37 %sext_ln703_32"   --->   Operation 1952 'add' 'add_ln1192_148' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_101 : Operation 1953 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_149)   --->   "%mul_ln1118_86 = mul i35 %sext_ln1118_38, i35 %sext_ln1115_1"   --->   Operation 1953 'mul' 'mul_ln1118_86' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_101 : Operation 1954 [1/1] (0.00ns)   --->   "%shl_ln728_146 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %layer_4_out_V_load_10, i16 0"   --->   Operation 1954 'bitconcatenate' 'shl_ln728_146' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 1955 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_149)   --->   "%sext_ln703_33 = sext i35 %mul_ln1118_86"   --->   Operation 1955 'sext' 'sext_ln703_33' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 1956 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_149 = add i37 %shl_ln728_146, i37 %sext_ln703_33"   --->   Operation 1956 'add' 'add_ln1192_149' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_101 : Operation 1957 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_150)   --->   "%mul_ln703_3 = mul i37 %sext_ln1118_39, i37 %sext_ln1115_2"   --->   Operation 1957 'mul' 'mul_ln703_3' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_101 : Operation 1958 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_151)   --->   "%mul_ln1118_106 = mul i35 %sext_ln1118_40, i35 %sext_ln1115_1"   --->   Operation 1958 'mul' 'mul_ln1118_106' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_101 : Operation 1959 [1/1] (0.00ns)   --->   "%sext_ln1118_41 = sext i14 %layer_4_weights_V_8_load"   --->   Operation 1959 'sext' 'sext_ln1118_41' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 1960 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_152)   --->   "%mul_ln1118_107 = mul i35 %sext_ln1118_41, i35 %sext_ln1115_1"   --->   Operation 1960 'mul' 'mul_ln1118_107' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_101 : Operation 1961 [1/1] (0.00ns)   --->   "%sext_ln1118_42 = sext i14 %layer_4_weights_V_9_load"   --->   Operation 1961 'sext' 'sext_ln1118_42' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 1962 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_153)   --->   "%mul_ln1118_121 = mul i35 %sext_ln1118_42, i35 %sext_ln1115_1"   --->   Operation 1962 'mul' 'mul_ln1118_121' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_101 : Operation 1963 [1/2] (1.35ns)   --->   "%layer_4_out_V_load_19 = load i15 %layer_4_out_V_addr_20"   --->   Operation 1963 'load' 'layer_4_out_V_load_19' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 23328> <RAM>
ST_101 : Operation 1964 [1/2] (1.35ns)   --->   "%layer_4_out_V_load_20 = load i15 %layer_4_out_V_addr_21"   --->   Operation 1964 'load' 'layer_4_out_V_load_20' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 23328> <RAM>
ST_101 : Operation 1965 [2/2] (1.35ns)   --->   "%layer_4_out_V_load_21 = load i15 %layer_4_out_V_addr_22"   --->   Operation 1965 'load' 'layer_4_out_V_load_21' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 23328> <RAM>
ST_101 : Operation 1966 [2/2] (1.35ns)   --->   "%layer_4_out_V_load_22 = load i15 %layer_4_out_V_addr_23"   --->   Operation 1966 'load' 'layer_4_out_V_load_22' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 23328> <RAM>

State 102 <SV = 22> <Delay = 1.35>
ST_102 : Operation 1967 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_148 = add i37 %shl_ln728_145, i37 %sext_ln703_32"   --->   Operation 1967 'add' 'add_ln1192_148' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_102 : Operation 1968 [1/1] (0.00ns)   --->   "%trunc_ln708_36 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_148, i32 16, i32 36"   --->   Operation 1968 'partselect' 'trunc_ln708_36' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 1969 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_149 = add i37 %shl_ln728_146, i37 %sext_ln703_33"   --->   Operation 1969 'add' 'add_ln1192_149' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_102 : Operation 1970 [1/1] (0.00ns)   --->   "%trunc_ln708_37 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_149, i32 16, i32 36"   --->   Operation 1970 'partselect' 'trunc_ln708_37' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 1971 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_150)   --->   "%mul_ln703_3 = mul i37 %sext_ln1118_39, i37 %sext_ln1115_2"   --->   Operation 1971 'mul' 'mul_ln703_3' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_102 : Operation 1972 [1/1] (0.00ns)   --->   "%shl_ln728_147 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %layer_4_out_V_load_11, i16 0"   --->   Operation 1972 'bitconcatenate' 'shl_ln728_147' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 1973 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_150 = add i37 %shl_ln728_147, i37 %mul_ln703_3"   --->   Operation 1973 'add' 'add_ln1192_150' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_102 : Operation 1974 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_151)   --->   "%mul_ln1118_106 = mul i35 %sext_ln1118_40, i35 %sext_ln1115_1"   --->   Operation 1974 'mul' 'mul_ln1118_106' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_102 : Operation 1975 [1/1] (0.00ns)   --->   "%shl_ln728_148 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %layer_4_out_V_load_12, i16 0"   --->   Operation 1975 'bitconcatenate' 'shl_ln728_148' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 1976 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_151)   --->   "%sext_ln703_34 = sext i35 %mul_ln1118_106"   --->   Operation 1976 'sext' 'sext_ln703_34' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 1977 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_151 = add i37 %shl_ln728_148, i37 %sext_ln703_34"   --->   Operation 1977 'add' 'add_ln1192_151' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_102 : Operation 1978 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_152)   --->   "%mul_ln1118_107 = mul i35 %sext_ln1118_41, i35 %sext_ln1115_1"   --->   Operation 1978 'mul' 'mul_ln1118_107' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_102 : Operation 1979 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_153)   --->   "%mul_ln1118_121 = mul i35 %sext_ln1118_42, i35 %sext_ln1115_1"   --->   Operation 1979 'mul' 'mul_ln1118_121' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_102 : Operation 1980 [1/1] (0.00ns)   --->   "%sext_ln1118_43 = sext i14 %layer_4_weights_V_10_load"   --->   Operation 1980 'sext' 'sext_ln1118_43' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 1981 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_154)   --->   "%mul_ln1118_128 = mul i35 %sext_ln1118_43, i35 %sext_ln1115_1"   --->   Operation 1981 'mul' 'mul_ln1118_128' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_102 : Operation 1982 [1/1] (0.00ns)   --->   "%sext_ln1118_44 = sext i14 %layer_4_weights_V_11_load"   --->   Operation 1982 'sext' 'sext_ln1118_44' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 1983 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_155)   --->   "%mul_ln1118_129 = mul i35 %sext_ln1118_44, i35 %sext_ln1115_1"   --->   Operation 1983 'mul' 'mul_ln1118_129' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_102 : Operation 1984 [1/2] (1.35ns)   --->   "%layer_4_out_V_load_21 = load i15 %layer_4_out_V_addr_22"   --->   Operation 1984 'load' 'layer_4_out_V_load_21' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 23328> <RAM>
ST_102 : Operation 1985 [1/2] (1.35ns)   --->   "%layer_4_out_V_load_22 = load i15 %layer_4_out_V_addr_23"   --->   Operation 1985 'load' 'layer_4_out_V_load_22' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 23328> <RAM>
ST_102 : Operation 1986 [2/2] (1.35ns)   --->   "%layer_4_out_V_load_23 = load i15 %layer_4_out_V_addr_24"   --->   Operation 1986 'load' 'layer_4_out_V_load_23' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 23328> <RAM>
ST_102 : Operation 1987 [2/2] (1.35ns)   --->   "%layer_4_out_V_load_24 = load i15 %layer_4_out_V_addr_25"   --->   Operation 1987 'load' 'layer_4_out_V_load_24' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 23328> <RAM>

State 103 <SV = 23> <Delay = 1.35>
ST_103 : Operation 1988 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_150 = add i37 %shl_ln728_147, i37 %mul_ln703_3"   --->   Operation 1988 'add' 'add_ln1192_150' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_103 : Operation 1989 [1/1] (0.00ns)   --->   "%trunc_ln708_38 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_150, i32 16, i32 36"   --->   Operation 1989 'partselect' 'trunc_ln708_38' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 1990 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_151 = add i37 %shl_ln728_148, i37 %sext_ln703_34"   --->   Operation 1990 'add' 'add_ln1192_151' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_103 : Operation 1991 [1/1] (0.00ns)   --->   "%trunc_ln708_39 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_151, i32 16, i32 36"   --->   Operation 1991 'partselect' 'trunc_ln708_39' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 1992 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_152)   --->   "%mul_ln1118_107 = mul i35 %sext_ln1118_41, i35 %sext_ln1115_1"   --->   Operation 1992 'mul' 'mul_ln1118_107' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_103 : Operation 1993 [1/1] (0.00ns)   --->   "%shl_ln728_149 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %layer_4_out_V_load_13, i16 0"   --->   Operation 1993 'bitconcatenate' 'shl_ln728_149' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 1994 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_152)   --->   "%sext_ln703_35 = sext i35 %mul_ln1118_107"   --->   Operation 1994 'sext' 'sext_ln703_35' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 1995 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_152 = add i37 %shl_ln728_149, i37 %sext_ln703_35"   --->   Operation 1995 'add' 'add_ln1192_152' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_103 : Operation 1996 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_153)   --->   "%mul_ln1118_121 = mul i35 %sext_ln1118_42, i35 %sext_ln1115_1"   --->   Operation 1996 'mul' 'mul_ln1118_121' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_103 : Operation 1997 [1/1] (0.00ns)   --->   "%shl_ln728_150 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %layer_4_out_V_load_14, i16 0"   --->   Operation 1997 'bitconcatenate' 'shl_ln728_150' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 1998 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_153)   --->   "%sext_ln703_36 = sext i35 %mul_ln1118_121"   --->   Operation 1998 'sext' 'sext_ln703_36' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 1999 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_153 = add i37 %shl_ln728_150, i37 %sext_ln703_36"   --->   Operation 1999 'add' 'add_ln1192_153' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_103 : Operation 2000 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_154)   --->   "%mul_ln1118_128 = mul i35 %sext_ln1118_43, i35 %sext_ln1115_1"   --->   Operation 2000 'mul' 'mul_ln1118_128' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_103 : Operation 2001 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_155)   --->   "%mul_ln1118_129 = mul i35 %sext_ln1118_44, i35 %sext_ln1115_1"   --->   Operation 2001 'mul' 'mul_ln1118_129' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_103 : Operation 2002 [1/1] (0.00ns)   --->   "%sext_ln1118_45 = sext i16 %layer_4_weights_V_12_load"   --->   Operation 2002 'sext' 'sext_ln1118_45' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 2003 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_156)   --->   "%mul_ln703_4 = mul i37 %sext_ln1118_45, i37 %sext_ln1115_2"   --->   Operation 2003 'mul' 'mul_ln703_4' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_103 : Operation 2004 [1/1] (0.00ns)   --->   "%sext_ln1118_46 = sext i16 %layer_4_weights_V_13_load"   --->   Operation 2004 'sext' 'sext_ln1118_46' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 2005 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_157)   --->   "%mul_ln703_5 = mul i37 %sext_ln1118_46, i37 %sext_ln1115_2"   --->   Operation 2005 'mul' 'mul_ln703_5' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_103 : Operation 2006 [1/2] (1.35ns)   --->   "%layer_4_out_V_load_23 = load i15 %layer_4_out_V_addr_24"   --->   Operation 2006 'load' 'layer_4_out_V_load_23' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 23328> <RAM>
ST_103 : Operation 2007 [1/2] (1.35ns)   --->   "%layer_4_out_V_load_24 = load i15 %layer_4_out_V_addr_25"   --->   Operation 2007 'load' 'layer_4_out_V_load_24' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 23328> <RAM>
ST_103 : Operation 2008 [2/2] (1.35ns)   --->   "%layer_4_out_V_load_25 = load i15 %layer_4_out_V_addr_26"   --->   Operation 2008 'load' 'layer_4_out_V_load_25' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 23328> <RAM>
ST_103 : Operation 2009 [2/2] (1.35ns)   --->   "%layer_4_out_V_load_26 = load i15 %layer_4_out_V_addr_27"   --->   Operation 2009 'load' 'layer_4_out_V_load_26' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 23328> <RAM>

State 104 <SV = 24> <Delay = 1.35>
ST_104 : Operation 2010 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_152 = add i37 %shl_ln728_149, i37 %sext_ln703_35"   --->   Operation 2010 'add' 'add_ln1192_152' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_104 : Operation 2011 [1/1] (0.00ns)   --->   "%trunc_ln708_40 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_152, i32 16, i32 36"   --->   Operation 2011 'partselect' 'trunc_ln708_40' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 2012 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_153 = add i37 %shl_ln728_150, i37 %sext_ln703_36"   --->   Operation 2012 'add' 'add_ln1192_153' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_104 : Operation 2013 [1/1] (0.00ns)   --->   "%trunc_ln708_41 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_153, i32 16, i32 36"   --->   Operation 2013 'partselect' 'trunc_ln708_41' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 2014 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_154)   --->   "%mul_ln1118_128 = mul i35 %sext_ln1118_43, i35 %sext_ln1115_1"   --->   Operation 2014 'mul' 'mul_ln1118_128' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_104 : Operation 2015 [1/1] (0.00ns)   --->   "%shl_ln728_151 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %layer_4_out_V_load_15, i16 0"   --->   Operation 2015 'bitconcatenate' 'shl_ln728_151' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 2016 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_154)   --->   "%sext_ln703_37 = sext i35 %mul_ln1118_128"   --->   Operation 2016 'sext' 'sext_ln703_37' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 2017 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_154 = add i37 %shl_ln728_151, i37 %sext_ln703_37"   --->   Operation 2017 'add' 'add_ln1192_154' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_104 : Operation 2018 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_155)   --->   "%mul_ln1118_129 = mul i35 %sext_ln1118_44, i35 %sext_ln1115_1"   --->   Operation 2018 'mul' 'mul_ln1118_129' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_104 : Operation 2019 [1/1] (0.00ns)   --->   "%shl_ln728_152 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %layer_4_out_V_load_16, i16 0"   --->   Operation 2019 'bitconcatenate' 'shl_ln728_152' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 2020 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_155)   --->   "%sext_ln703_38 = sext i35 %mul_ln1118_129"   --->   Operation 2020 'sext' 'sext_ln703_38' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 2021 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_155 = add i37 %shl_ln728_152, i37 %sext_ln703_38"   --->   Operation 2021 'add' 'add_ln1192_155' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_104 : Operation 2022 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_156)   --->   "%mul_ln703_4 = mul i37 %sext_ln1118_45, i37 %sext_ln1115_2"   --->   Operation 2022 'mul' 'mul_ln703_4' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_104 : Operation 2023 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_157)   --->   "%mul_ln703_5 = mul i37 %sext_ln1118_46, i37 %sext_ln1115_2"   --->   Operation 2023 'mul' 'mul_ln703_5' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_104 : Operation 2024 [1/1] (0.00ns)   --->   "%sext_ln1118_47 = sext i14 %layer_4_weights_V_14_load"   --->   Operation 2024 'sext' 'sext_ln1118_47' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 2025 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_158)   --->   "%mul_ln1118_130 = mul i35 %sext_ln1118_47, i35 %sext_ln1115_1"   --->   Operation 2025 'mul' 'mul_ln1118_130' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_104 : Operation 2026 [1/1] (0.00ns)   --->   "%sext_ln1118_48 = sext i16 %layer_4_weights_V_15_load"   --->   Operation 2026 'sext' 'sext_ln1118_48' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 2027 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_159)   --->   "%mul_ln703_6 = mul i37 %sext_ln1118_48, i37 %sext_ln1115_2"   --->   Operation 2027 'mul' 'mul_ln703_6' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_104 : Operation 2028 [1/2] (1.35ns)   --->   "%layer_4_out_V_load_25 = load i15 %layer_4_out_V_addr_26"   --->   Operation 2028 'load' 'layer_4_out_V_load_25' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 23328> <RAM>
ST_104 : Operation 2029 [1/2] (1.35ns)   --->   "%layer_4_out_V_load_26 = load i15 %layer_4_out_V_addr_27"   --->   Operation 2029 'load' 'layer_4_out_V_load_26' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 23328> <RAM>
ST_104 : Operation 2030 [2/2] (1.35ns)   --->   "%layer_4_out_V_load_27 = load i15 %layer_4_out_V_addr_28"   --->   Operation 2030 'load' 'layer_4_out_V_load_27' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 23328> <RAM>
ST_104 : Operation 2031 [2/2] (1.35ns)   --->   "%layer_4_out_V_load_28 = load i15 %layer_4_out_V_addr_29"   --->   Operation 2031 'load' 'layer_4_out_V_load_28' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 23328> <RAM>

State 105 <SV = 25> <Delay = 1.35>
ST_105 : Operation 2032 [1/1] (0.00ns)   --->   "%sext_ln1115 = sext i21 %r_V"   --->   Operation 2032 'sext' 'sext_ln1115' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 2033 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_154 = add i37 %shl_ln728_151, i37 %sext_ln703_37"   --->   Operation 2033 'add' 'add_ln1192_154' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_105 : Operation 2034 [1/1] (0.00ns)   --->   "%trunc_ln708_42 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_154, i32 16, i32 36"   --->   Operation 2034 'partselect' 'trunc_ln708_42' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 2035 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_155 = add i37 %shl_ln728_152, i37 %sext_ln703_38"   --->   Operation 2035 'add' 'add_ln1192_155' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_105 : Operation 2036 [1/1] (0.00ns)   --->   "%trunc_ln708_43 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_155, i32 16, i32 36"   --->   Operation 2036 'partselect' 'trunc_ln708_43' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 2037 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_156)   --->   "%mul_ln703_4 = mul i37 %sext_ln1118_45, i37 %sext_ln1115_2"   --->   Operation 2037 'mul' 'mul_ln703_4' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_105 : Operation 2038 [1/1] (0.00ns)   --->   "%shl_ln728_153 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %layer_4_out_V_load_17, i16 0"   --->   Operation 2038 'bitconcatenate' 'shl_ln728_153' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 2039 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_156 = add i37 %shl_ln728_153, i37 %mul_ln703_4"   --->   Operation 2039 'add' 'add_ln1192_156' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_105 : Operation 2040 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_157)   --->   "%mul_ln703_5 = mul i37 %sext_ln1118_46, i37 %sext_ln1115_2"   --->   Operation 2040 'mul' 'mul_ln703_5' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_105 : Operation 2041 [1/1] (0.00ns)   --->   "%shl_ln728_154 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %layer_4_out_V_load_18, i16 0"   --->   Operation 2041 'bitconcatenate' 'shl_ln728_154' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 2042 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_157 = add i37 %shl_ln728_154, i37 %mul_ln703_5"   --->   Operation 2042 'add' 'add_ln1192_157' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_105 : Operation 2043 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_158)   --->   "%mul_ln1118_130 = mul i35 %sext_ln1118_47, i35 %sext_ln1115_1"   --->   Operation 2043 'mul' 'mul_ln1118_130' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_105 : Operation 2044 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_159)   --->   "%mul_ln703_6 = mul i37 %sext_ln1118_48, i37 %sext_ln1115_2"   --->   Operation 2044 'mul' 'mul_ln703_6' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_105 : Operation 2045 [1/1] (0.00ns)   --->   "%sext_ln1118_49 = sext i15 %layer_4_weights_V_16_load"   --->   Operation 2045 'sext' 'sext_ln1118_49' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 2046 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_160)   --->   "%mul_ln1118_131 = mul i36 %sext_ln1118_49, i36 %sext_ln1115"   --->   Operation 2046 'mul' 'mul_ln1118_131' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_105 : Operation 2047 [1/1] (0.00ns)   --->   "%sext_ln1118_50 = sext i16 %layer_4_weights_V_17_load"   --->   Operation 2047 'sext' 'sext_ln1118_50' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 2048 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_161)   --->   "%mul_ln703_7 = mul i37 %sext_ln1118_50, i37 %sext_ln1115_2"   --->   Operation 2048 'mul' 'mul_ln703_7' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_105 : Operation 2049 [1/2] (1.35ns)   --->   "%layer_4_out_V_load_27 = load i15 %layer_4_out_V_addr_28"   --->   Operation 2049 'load' 'layer_4_out_V_load_27' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 23328> <RAM>
ST_105 : Operation 2050 [1/2] (1.35ns)   --->   "%layer_4_out_V_load_28 = load i15 %layer_4_out_V_addr_29"   --->   Operation 2050 'load' 'layer_4_out_V_load_28' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 23328> <RAM>
ST_105 : Operation 2051 [2/2] (1.35ns)   --->   "%layer_4_out_V_load_29 = load i15 %layer_4_out_V_addr_30"   --->   Operation 2051 'load' 'layer_4_out_V_load_29' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 23328> <RAM>
ST_105 : Operation 2052 [2/2] (1.35ns)   --->   "%layer_4_out_V_load_30 = load i15 %layer_4_out_V_addr_31"   --->   Operation 2052 'load' 'layer_4_out_V_load_30' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 23328> <RAM>

State 106 <SV = 26> <Delay = 1.35>
ST_106 : Operation 2053 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_156 = add i37 %shl_ln728_153, i37 %mul_ln703_4"   --->   Operation 2053 'add' 'add_ln1192_156' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_106 : Operation 2054 [1/1] (0.00ns)   --->   "%trunc_ln708_44 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_156, i32 16, i32 36"   --->   Operation 2054 'partselect' 'trunc_ln708_44' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 2055 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_157 = add i37 %shl_ln728_154, i37 %mul_ln703_5"   --->   Operation 2055 'add' 'add_ln1192_157' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_106 : Operation 2056 [1/1] (0.00ns)   --->   "%trunc_ln708_45 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_157, i32 16, i32 36"   --->   Operation 2056 'partselect' 'trunc_ln708_45' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 2057 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_158)   --->   "%mul_ln1118_130 = mul i35 %sext_ln1118_47, i35 %sext_ln1115_1"   --->   Operation 2057 'mul' 'mul_ln1118_130' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_106 : Operation 2058 [1/1] (0.00ns)   --->   "%shl_ln728_155 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %layer_4_out_V_load_19, i16 0"   --->   Operation 2058 'bitconcatenate' 'shl_ln728_155' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 2059 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_158)   --->   "%sext_ln703_39 = sext i35 %mul_ln1118_130"   --->   Operation 2059 'sext' 'sext_ln703_39' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 2060 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_158 = add i37 %shl_ln728_155, i37 %sext_ln703_39"   --->   Operation 2060 'add' 'add_ln1192_158' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_106 : Operation 2061 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_159)   --->   "%mul_ln703_6 = mul i37 %sext_ln1118_48, i37 %sext_ln1115_2"   --->   Operation 2061 'mul' 'mul_ln703_6' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_106 : Operation 2062 [1/1] (0.00ns)   --->   "%shl_ln728_156 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %layer_4_out_V_load_20, i16 0"   --->   Operation 2062 'bitconcatenate' 'shl_ln728_156' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 2063 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_159 = add i37 %shl_ln728_156, i37 %mul_ln703_6"   --->   Operation 2063 'add' 'add_ln1192_159' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_106 : Operation 2064 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_160)   --->   "%mul_ln1118_131 = mul i36 %sext_ln1118_49, i36 %sext_ln1115"   --->   Operation 2064 'mul' 'mul_ln1118_131' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_106 : Operation 2065 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_161)   --->   "%mul_ln703_7 = mul i37 %sext_ln1118_50, i37 %sext_ln1115_2"   --->   Operation 2065 'mul' 'mul_ln703_7' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_106 : Operation 2066 [1/1] (0.00ns)   --->   "%sext_ln1118_51 = sext i14 %layer_4_weights_V_18_load"   --->   Operation 2066 'sext' 'sext_ln1118_51' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 2067 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_162)   --->   "%mul_ln1118_132 = mul i35 %sext_ln1118_51, i35 %sext_ln1115_1"   --->   Operation 2067 'mul' 'mul_ln1118_132' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_106 : Operation 2068 [1/1] (0.00ns)   --->   "%sext_ln1118_52 = sext i14 %layer_4_weights_V_19_load"   --->   Operation 2068 'sext' 'sext_ln1118_52' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 2069 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_163)   --->   "%mul_ln1118_133 = mul i35 %sext_ln1118_52, i35 %sext_ln1115_1"   --->   Operation 2069 'mul' 'mul_ln1118_133' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_106 : Operation 2070 [1/2] (1.35ns)   --->   "%layer_4_out_V_load_29 = load i15 %layer_4_out_V_addr_30"   --->   Operation 2070 'load' 'layer_4_out_V_load_29' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 23328> <RAM>
ST_106 : Operation 2071 [1/2] (1.35ns)   --->   "%layer_4_out_V_load_30 = load i15 %layer_4_out_V_addr_31"   --->   Operation 2071 'load' 'layer_4_out_V_load_30' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 23328> <RAM>
ST_106 : Operation 2072 [2/2] (1.35ns)   --->   "%layer_4_out_V_load_31 = load i15 %layer_4_out_V_addr_32"   --->   Operation 2072 'load' 'layer_4_out_V_load_31' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 23328> <RAM>
ST_106 : Operation 2073 [2/2] (1.35ns)   --->   "%layer_4_out_V_load_32 = load i15 %layer_4_out_V_addr_33"   --->   Operation 2073 'load' 'layer_4_out_V_load_32' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 23328> <RAM>

State 107 <SV = 27> <Delay = 1.35>
ST_107 : Operation 2074 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_158 = add i37 %shl_ln728_155, i37 %sext_ln703_39"   --->   Operation 2074 'add' 'add_ln1192_158' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_107 : Operation 2075 [1/1] (0.00ns)   --->   "%trunc_ln708_46 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_158, i32 16, i32 36"   --->   Operation 2075 'partselect' 'trunc_ln708_46' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 2076 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_159 = add i37 %shl_ln728_156, i37 %mul_ln703_6"   --->   Operation 2076 'add' 'add_ln1192_159' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_107 : Operation 2077 [1/1] (0.00ns)   --->   "%trunc_ln708_47 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_159, i32 16, i32 36"   --->   Operation 2077 'partselect' 'trunc_ln708_47' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 2078 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_160)   --->   "%mul_ln1118_131 = mul i36 %sext_ln1118_49, i36 %sext_ln1115"   --->   Operation 2078 'mul' 'mul_ln1118_131' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_107 : Operation 2079 [1/1] (0.00ns)   --->   "%shl_ln728_157 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %layer_4_out_V_load_21, i16 0"   --->   Operation 2079 'bitconcatenate' 'shl_ln728_157' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 2080 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_160)   --->   "%sext_ln703_40 = sext i36 %mul_ln1118_131"   --->   Operation 2080 'sext' 'sext_ln703_40' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 2081 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_160 = add i37 %shl_ln728_157, i37 %sext_ln703_40"   --->   Operation 2081 'add' 'add_ln1192_160' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_107 : Operation 2082 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_161)   --->   "%mul_ln703_7 = mul i37 %sext_ln1118_50, i37 %sext_ln1115_2"   --->   Operation 2082 'mul' 'mul_ln703_7' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_107 : Operation 2083 [1/1] (0.00ns)   --->   "%shl_ln728_158 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %layer_4_out_V_load_22, i16 0"   --->   Operation 2083 'bitconcatenate' 'shl_ln728_158' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 2084 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_161 = add i37 %shl_ln728_158, i37 %mul_ln703_7"   --->   Operation 2084 'add' 'add_ln1192_161' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_107 : Operation 2085 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_162)   --->   "%mul_ln1118_132 = mul i35 %sext_ln1118_51, i35 %sext_ln1115_1"   --->   Operation 2085 'mul' 'mul_ln1118_132' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_107 : Operation 2086 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_163)   --->   "%mul_ln1118_133 = mul i35 %sext_ln1118_52, i35 %sext_ln1115_1"   --->   Operation 2086 'mul' 'mul_ln1118_133' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_107 : Operation 2087 [1/1] (0.00ns)   --->   "%sext_ln1118_53 = sext i14 %layer_4_weights_V_20_load"   --->   Operation 2087 'sext' 'sext_ln1118_53' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 2088 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_164)   --->   "%mul_ln1118_134 = mul i35 %sext_ln1118_53, i35 %sext_ln1115_1"   --->   Operation 2088 'mul' 'mul_ln1118_134' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_107 : Operation 2089 [1/1] (0.00ns)   --->   "%sext_ln1118_54 = sext i14 %layer_4_weights_V_21_load"   --->   Operation 2089 'sext' 'sext_ln1118_54' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 2090 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_165)   --->   "%mul_ln1118_135 = mul i35 %sext_ln1118_54, i35 %sext_ln1115_1"   --->   Operation 2090 'mul' 'mul_ln1118_135' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_107 : Operation 2091 [1/2] (1.35ns)   --->   "%layer_4_out_V_load_31 = load i15 %layer_4_out_V_addr_32"   --->   Operation 2091 'load' 'layer_4_out_V_load_31' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 23328> <RAM>
ST_107 : Operation 2092 [1/2] (1.35ns)   --->   "%layer_4_out_V_load_32 = load i15 %layer_4_out_V_addr_33"   --->   Operation 2092 'load' 'layer_4_out_V_load_32' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 23328> <RAM>
ST_107 : Operation 2093 [2/2] (1.35ns)   --->   "%layer_4_out_V_load_33 = load i15 %layer_4_out_V_addr_34"   --->   Operation 2093 'load' 'layer_4_out_V_load_33' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 23328> <RAM>
ST_107 : Operation 2094 [2/2] (1.35ns)   --->   "%layer_4_out_V_load_34 = load i15 %layer_4_out_V_addr_35"   --->   Operation 2094 'load' 'layer_4_out_V_load_34' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 23328> <RAM>

State 108 <SV = 28> <Delay = 1.35>
ST_108 : Operation 2095 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_160 = add i37 %shl_ln728_157, i37 %sext_ln703_40"   --->   Operation 2095 'add' 'add_ln1192_160' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_108 : Operation 2096 [1/1] (0.00ns)   --->   "%trunc_ln708_48 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_160, i32 16, i32 36"   --->   Operation 2096 'partselect' 'trunc_ln708_48' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 2097 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_161 = add i37 %shl_ln728_158, i37 %mul_ln703_7"   --->   Operation 2097 'add' 'add_ln1192_161' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_108 : Operation 2098 [1/1] (0.00ns)   --->   "%trunc_ln708_49 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_161, i32 16, i32 36"   --->   Operation 2098 'partselect' 'trunc_ln708_49' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 2099 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_162)   --->   "%mul_ln1118_132 = mul i35 %sext_ln1118_51, i35 %sext_ln1115_1"   --->   Operation 2099 'mul' 'mul_ln1118_132' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_108 : Operation 2100 [1/1] (0.00ns)   --->   "%shl_ln728_159 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %layer_4_out_V_load_23, i16 0"   --->   Operation 2100 'bitconcatenate' 'shl_ln728_159' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 2101 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_162)   --->   "%sext_ln703_41 = sext i35 %mul_ln1118_132"   --->   Operation 2101 'sext' 'sext_ln703_41' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 2102 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_162 = add i37 %shl_ln728_159, i37 %sext_ln703_41"   --->   Operation 2102 'add' 'add_ln1192_162' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_108 : Operation 2103 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_163)   --->   "%mul_ln1118_133 = mul i35 %sext_ln1118_52, i35 %sext_ln1115_1"   --->   Operation 2103 'mul' 'mul_ln1118_133' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_108 : Operation 2104 [1/1] (0.00ns)   --->   "%shl_ln728_160 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %layer_4_out_V_load_24, i16 0"   --->   Operation 2104 'bitconcatenate' 'shl_ln728_160' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 2105 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_163)   --->   "%sext_ln703_42 = sext i35 %mul_ln1118_133"   --->   Operation 2105 'sext' 'sext_ln703_42' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 2106 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_163 = add i37 %shl_ln728_160, i37 %sext_ln703_42"   --->   Operation 2106 'add' 'add_ln1192_163' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_108 : Operation 2107 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_164)   --->   "%mul_ln1118_134 = mul i35 %sext_ln1118_53, i35 %sext_ln1115_1"   --->   Operation 2107 'mul' 'mul_ln1118_134' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_108 : Operation 2108 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_165)   --->   "%mul_ln1118_135 = mul i35 %sext_ln1118_54, i35 %sext_ln1115_1"   --->   Operation 2108 'mul' 'mul_ln1118_135' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_108 : Operation 2109 [1/1] (0.00ns)   --->   "%sext_ln1118_55 = sext i17 %layer_4_weights_V_22_load"   --->   Operation 2109 'sext' 'sext_ln1118_55' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 2110 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_166)   --->   "%mul_ln1192_1 = mul i37 %sext_ln1118_55, i37 %sext_ln1115_2"   --->   Operation 2110 'mul' 'mul_ln1192_1' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_108 : Operation 2111 [1/1] (0.00ns)   --->   "%sext_ln1118_56 = sext i17 %layer_4_weights_V_23_load"   --->   Operation 2111 'sext' 'sext_ln1118_56' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 2112 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_167)   --->   "%mul_ln1192_2 = mul i37 %sext_ln1118_56, i37 %sext_ln1115_2"   --->   Operation 2112 'mul' 'mul_ln1192_2' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_108 : Operation 2113 [1/2] (1.35ns)   --->   "%layer_4_out_V_load_33 = load i15 %layer_4_out_V_addr_34"   --->   Operation 2113 'load' 'layer_4_out_V_load_33' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 23328> <RAM>
ST_108 : Operation 2114 [1/2] (1.35ns)   --->   "%layer_4_out_V_load_34 = load i15 %layer_4_out_V_addr_35"   --->   Operation 2114 'load' 'layer_4_out_V_load_34' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 23328> <RAM>
ST_108 : Operation 2115 [2/2] (1.35ns)   --->   "%layer_4_out_V_load_35 = load i15 %layer_4_out_V_addr_36"   --->   Operation 2115 'load' 'layer_4_out_V_load_35' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 23328> <RAM>
ST_108 : Operation 2116 [2/2] (1.35ns)   --->   "%layer_4_out_V_load_36 = load i15 %layer_4_out_V_addr_37"   --->   Operation 2116 'load' 'layer_4_out_V_load_36' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 23328> <RAM>

State 109 <SV = 29> <Delay = 1.35>
ST_109 : Operation 2117 [1/1] (1.35ns)   --->   "%store_ln708 = store i21 %trunc_ln708_32, i15 %layer_4_out_V_addr_6"   --->   Operation 2117 'store' 'store_ln708' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 23328> <RAM>
ST_109 : Operation 2118 [1/1] (1.35ns)   --->   "%store_ln708 = store i21 %trunc_ln708_33, i15 %layer_4_out_V_addr_7"   --->   Operation 2118 'store' 'store_ln708' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 23328> <RAM>
ST_109 : Operation 2119 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_162 = add i37 %shl_ln728_159, i37 %sext_ln703_41"   --->   Operation 2119 'add' 'add_ln1192_162' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_109 : Operation 2120 [1/1] (0.00ns)   --->   "%trunc_ln708_50 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_162, i32 16, i32 36"   --->   Operation 2120 'partselect' 'trunc_ln708_50' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 2121 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_163 = add i37 %shl_ln728_160, i37 %sext_ln703_42"   --->   Operation 2121 'add' 'add_ln1192_163' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_109 : Operation 2122 [1/1] (0.00ns)   --->   "%trunc_ln708_51 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_163, i32 16, i32 36"   --->   Operation 2122 'partselect' 'trunc_ln708_51' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 2123 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_164)   --->   "%mul_ln1118_134 = mul i35 %sext_ln1118_53, i35 %sext_ln1115_1"   --->   Operation 2123 'mul' 'mul_ln1118_134' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_109 : Operation 2124 [1/1] (0.00ns)   --->   "%shl_ln728_161 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %layer_4_out_V_load_25, i16 0"   --->   Operation 2124 'bitconcatenate' 'shl_ln728_161' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 2125 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_164)   --->   "%sext_ln703_43 = sext i35 %mul_ln1118_134"   --->   Operation 2125 'sext' 'sext_ln703_43' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 2126 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_164 = add i37 %shl_ln728_161, i37 %sext_ln703_43"   --->   Operation 2126 'add' 'add_ln1192_164' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_109 : Operation 2127 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_165)   --->   "%mul_ln1118_135 = mul i35 %sext_ln1118_54, i35 %sext_ln1115_1"   --->   Operation 2127 'mul' 'mul_ln1118_135' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_109 : Operation 2128 [1/1] (0.00ns)   --->   "%shl_ln728_162 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %layer_4_out_V_load_26, i16 0"   --->   Operation 2128 'bitconcatenate' 'shl_ln728_162' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 2129 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_165)   --->   "%sext_ln703_44 = sext i35 %mul_ln1118_135"   --->   Operation 2129 'sext' 'sext_ln703_44' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 2130 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_165 = add i37 %shl_ln728_162, i37 %sext_ln703_44"   --->   Operation 2130 'add' 'add_ln1192_165' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_109 : Operation 2131 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_166)   --->   "%mul_ln1192_1 = mul i37 %sext_ln1118_55, i37 %sext_ln1115_2"   --->   Operation 2131 'mul' 'mul_ln1192_1' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_109 : Operation 2132 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_167)   --->   "%mul_ln1192_2 = mul i37 %sext_ln1118_56, i37 %sext_ln1115_2"   --->   Operation 2132 'mul' 'mul_ln1192_2' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_109 : Operation 2133 [1/1] (0.00ns)   --->   "%sext_ln1118_57 = sext i17 %layer_4_weights_V_24_load"   --->   Operation 2133 'sext' 'sext_ln1118_57' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 2134 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_168)   --->   "%mul_ln1192_3 = mul i37 %sext_ln1118_57, i37 %sext_ln1115_2"   --->   Operation 2134 'mul' 'mul_ln1192_3' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_109 : Operation 2135 [1/1] (0.00ns)   --->   "%sext_ln1118_58 = sext i14 %layer_4_weights_V_25_load"   --->   Operation 2135 'sext' 'sext_ln1118_58' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 2136 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_169)   --->   "%mul_ln1118_136 = mul i35 %sext_ln1118_58, i35 %sext_ln1115_1"   --->   Operation 2136 'mul' 'mul_ln1118_136' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_109 : Operation 2137 [1/2] (1.35ns)   --->   "%layer_4_out_V_load_35 = load i15 %layer_4_out_V_addr_36"   --->   Operation 2137 'load' 'layer_4_out_V_load_35' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 23328> <RAM>
ST_109 : Operation 2138 [1/2] (1.35ns)   --->   "%layer_4_out_V_load_36 = load i15 %layer_4_out_V_addr_37"   --->   Operation 2138 'load' 'layer_4_out_V_load_36' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 23328> <RAM>

State 110 <SV = 30> <Delay = 1.35>
ST_110 : Operation 2139 [1/1] (1.35ns)   --->   "%store_ln708 = store i21 %trunc_ln708_34, i15 %layer_4_out_V_addr_8"   --->   Operation 2139 'store' 'store_ln708' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 23328> <RAM>
ST_110 : Operation 2140 [1/1] (1.35ns)   --->   "%store_ln708 = store i21 %trunc_ln708_35, i15 %layer_4_out_V_addr_9"   --->   Operation 2140 'store' 'store_ln708' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 23328> <RAM>
ST_110 : Operation 2141 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_164 = add i37 %shl_ln728_161, i37 %sext_ln703_43"   --->   Operation 2141 'add' 'add_ln1192_164' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_110 : Operation 2142 [1/1] (0.00ns)   --->   "%trunc_ln708_52 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_164, i32 16, i32 36"   --->   Operation 2142 'partselect' 'trunc_ln708_52' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 2143 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_165 = add i37 %shl_ln728_162, i37 %sext_ln703_44"   --->   Operation 2143 'add' 'add_ln1192_165' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_110 : Operation 2144 [1/1] (0.00ns)   --->   "%trunc_ln708_53 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_165, i32 16, i32 36"   --->   Operation 2144 'partselect' 'trunc_ln708_53' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 2145 [1/1] (0.00ns)   --->   "%shl_ln728_163 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %layer_4_out_V_load_27, i16 0"   --->   Operation 2145 'bitconcatenate' 'shl_ln728_163' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 2146 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_166)   --->   "%mul_ln1192_1 = mul i37 %sext_ln1118_55, i37 %sext_ln1115_2"   --->   Operation 2146 'mul' 'mul_ln1192_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_110 : Operation 2147 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_166 = add i37 %shl_ln728_163, i37 %mul_ln1192_1"   --->   Operation 2147 'add' 'add_ln1192_166' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_110 : Operation 2148 [1/1] (0.00ns)   --->   "%shl_ln728_164 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %layer_4_out_V_load_28, i16 0"   --->   Operation 2148 'bitconcatenate' 'shl_ln728_164' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 2149 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_167)   --->   "%mul_ln1192_2 = mul i37 %sext_ln1118_56, i37 %sext_ln1115_2"   --->   Operation 2149 'mul' 'mul_ln1192_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_110 : Operation 2150 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_167 = add i37 %shl_ln728_164, i37 %mul_ln1192_2"   --->   Operation 2150 'add' 'add_ln1192_167' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_110 : Operation 2151 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_168)   --->   "%mul_ln1192_3 = mul i37 %sext_ln1118_57, i37 %sext_ln1115_2"   --->   Operation 2151 'mul' 'mul_ln1192_3' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_110 : Operation 2152 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_169)   --->   "%mul_ln1118_136 = mul i35 %sext_ln1118_58, i35 %sext_ln1115_1"   --->   Operation 2152 'mul' 'mul_ln1118_136' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_110 : Operation 2153 [1/1] (0.00ns)   --->   "%sext_ln1118_59 = sext i17 %layer_4_weights_V_26_load"   --->   Operation 2153 'sext' 'sext_ln1118_59' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 2154 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_170)   --->   "%mul_ln1192_4 = mul i37 %sext_ln1118_59, i37 %sext_ln1115_2"   --->   Operation 2154 'mul' 'mul_ln1192_4' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_110 : Operation 2155 [1/1] (0.00ns)   --->   "%sext_ln1118_60 = sext i14 %layer_4_weights_V_27_load"   --->   Operation 2155 'sext' 'sext_ln1118_60' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 2156 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_171)   --->   "%mul_ln1118_137 = mul i35 %sext_ln1118_60, i35 %sext_ln1115_1"   --->   Operation 2156 'mul' 'mul_ln1118_137' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 111 <SV = 31> <Delay = 1.35>
ST_111 : Operation 2157 [1/1] (1.35ns)   --->   "%store_ln708 = store i21 %trunc_ln708_36, i15 %layer_4_out_V_addr_10"   --->   Operation 2157 'store' 'store_ln708' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 23328> <RAM>
ST_111 : Operation 2158 [1/1] (1.35ns)   --->   "%store_ln708 = store i21 %trunc_ln708_37, i15 %layer_4_out_V_addr_11"   --->   Operation 2158 'store' 'store_ln708' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 23328> <RAM>
ST_111 : Operation 2159 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_166 = add i37 %shl_ln728_163, i37 %mul_ln1192_1"   --->   Operation 2159 'add' 'add_ln1192_166' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_111 : Operation 2160 [1/1] (0.00ns)   --->   "%trunc_ln708_54 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_166, i32 16, i32 36"   --->   Operation 2160 'partselect' 'trunc_ln708_54' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 2161 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_167 = add i37 %shl_ln728_164, i37 %mul_ln1192_2"   --->   Operation 2161 'add' 'add_ln1192_167' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_111 : Operation 2162 [1/1] (0.00ns)   --->   "%trunc_ln708_55 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_167, i32 16, i32 36"   --->   Operation 2162 'partselect' 'trunc_ln708_55' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 2163 [1/1] (0.00ns)   --->   "%shl_ln728_165 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %layer_4_out_V_load_29, i16 0"   --->   Operation 2163 'bitconcatenate' 'shl_ln728_165' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 2164 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_168)   --->   "%mul_ln1192_3 = mul i37 %sext_ln1118_57, i37 %sext_ln1115_2"   --->   Operation 2164 'mul' 'mul_ln1192_3' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_111 : Operation 2165 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_168 = add i37 %shl_ln728_165, i37 %mul_ln1192_3"   --->   Operation 2165 'add' 'add_ln1192_168' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_111 : Operation 2166 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_169)   --->   "%mul_ln1118_136 = mul i35 %sext_ln1118_58, i35 %sext_ln1115_1"   --->   Operation 2166 'mul' 'mul_ln1118_136' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_111 : Operation 2167 [1/1] (0.00ns)   --->   "%shl_ln728_166 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %layer_4_out_V_load_30, i16 0"   --->   Operation 2167 'bitconcatenate' 'shl_ln728_166' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 2168 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_169)   --->   "%sext_ln703_45 = sext i35 %mul_ln1118_136"   --->   Operation 2168 'sext' 'sext_ln703_45' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 2169 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_169 = add i37 %shl_ln728_166, i37 %sext_ln703_45"   --->   Operation 2169 'add' 'add_ln1192_169' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_111 : Operation 2170 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_170)   --->   "%mul_ln1192_4 = mul i37 %sext_ln1118_59, i37 %sext_ln1115_2"   --->   Operation 2170 'mul' 'mul_ln1192_4' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_111 : Operation 2171 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_171)   --->   "%mul_ln1118_137 = mul i35 %sext_ln1118_60, i35 %sext_ln1115_1"   --->   Operation 2171 'mul' 'mul_ln1118_137' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_111 : Operation 2172 [1/1] (0.00ns)   --->   "%sext_ln1118_61 = sext i14 %layer_4_weights_V_28_load"   --->   Operation 2172 'sext' 'sext_ln1118_61' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 2173 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_172)   --->   "%mul_ln1118_138 = mul i35 %sext_ln1118_61, i35 %sext_ln1115_1"   --->   Operation 2173 'mul' 'mul_ln1118_138' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_111 : Operation 2174 [1/1] (0.00ns)   --->   "%sext_ln1118_62 = sext i14 %layer_4_weights_V_29_load"   --->   Operation 2174 'sext' 'sext_ln1118_62' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 2175 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_173)   --->   "%mul_ln1118_139 = mul i35 %sext_ln1118_62, i35 %sext_ln1115_1"   --->   Operation 2175 'mul' 'mul_ln1118_139' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 112 <SV = 32> <Delay = 1.35>
ST_112 : Operation 2176 [1/1] (1.35ns)   --->   "%store_ln708 = store i21 %trunc_ln708_38, i15 %layer_4_out_V_addr_12"   --->   Operation 2176 'store' 'store_ln708' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 23328> <RAM>
ST_112 : Operation 2177 [1/1] (1.35ns)   --->   "%store_ln708 = store i21 %trunc_ln708_39, i15 %layer_4_out_V_addr_13"   --->   Operation 2177 'store' 'store_ln708' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 23328> <RAM>
ST_112 : Operation 2178 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_168 = add i37 %shl_ln728_165, i37 %mul_ln1192_3"   --->   Operation 2178 'add' 'add_ln1192_168' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_112 : Operation 2179 [1/1] (0.00ns)   --->   "%trunc_ln708_56 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_168, i32 16, i32 36"   --->   Operation 2179 'partselect' 'trunc_ln708_56' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 2180 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_169 = add i37 %shl_ln728_166, i37 %sext_ln703_45"   --->   Operation 2180 'add' 'add_ln1192_169' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_112 : Operation 2181 [1/1] (0.00ns)   --->   "%trunc_ln708_57 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_169, i32 16, i32 36"   --->   Operation 2181 'partselect' 'trunc_ln708_57' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 2182 [1/1] (0.00ns)   --->   "%shl_ln728_167 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %layer_4_out_V_load_31, i16 0"   --->   Operation 2182 'bitconcatenate' 'shl_ln728_167' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 2183 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_170)   --->   "%mul_ln1192_4 = mul i37 %sext_ln1118_59, i37 %sext_ln1115_2"   --->   Operation 2183 'mul' 'mul_ln1192_4' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_112 : Operation 2184 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_170 = add i37 %shl_ln728_167, i37 %mul_ln1192_4"   --->   Operation 2184 'add' 'add_ln1192_170' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_112 : Operation 2185 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_171)   --->   "%mul_ln1118_137 = mul i35 %sext_ln1118_60, i35 %sext_ln1115_1"   --->   Operation 2185 'mul' 'mul_ln1118_137' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_112 : Operation 2186 [1/1] (0.00ns)   --->   "%shl_ln728_168 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %layer_4_out_V_load_32, i16 0"   --->   Operation 2186 'bitconcatenate' 'shl_ln728_168' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 2187 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_171)   --->   "%sext_ln703_46 = sext i35 %mul_ln1118_137"   --->   Operation 2187 'sext' 'sext_ln703_46' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 2188 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_171 = add i37 %shl_ln728_168, i37 %sext_ln703_46"   --->   Operation 2188 'add' 'add_ln1192_171' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_112 : Operation 2189 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_172)   --->   "%mul_ln1118_138 = mul i35 %sext_ln1118_61, i35 %sext_ln1115_1"   --->   Operation 2189 'mul' 'mul_ln1118_138' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_112 : Operation 2190 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_173)   --->   "%mul_ln1118_139 = mul i35 %sext_ln1118_62, i35 %sext_ln1115_1"   --->   Operation 2190 'mul' 'mul_ln1118_139' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_112 : Operation 2191 [1/1] (0.00ns)   --->   "%sext_ln1118_63 = sext i14 %layer_4_weights_V_30_load"   --->   Operation 2191 'sext' 'sext_ln1118_63' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 2192 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_174)   --->   "%mul_ln1118_140 = mul i35 %sext_ln1118_63, i35 %sext_ln1115_1"   --->   Operation 2192 'mul' 'mul_ln1118_140' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_112 : Operation 2193 [1/1] (0.00ns)   --->   "%sext_ln1118_64 = sext i14 %layer_4_weights_V_31_load"   --->   Operation 2193 'sext' 'sext_ln1118_64' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 2194 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_175)   --->   "%mul_ln1118_141 = mul i35 %sext_ln1118_64, i35 %sext_ln1115_1"   --->   Operation 2194 'mul' 'mul_ln1118_141' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 113 <SV = 33> <Delay = 1.35>
ST_113 : Operation 2195 [1/1] (1.35ns)   --->   "%store_ln708 = store i21 %trunc_ln708_40, i15 %layer_4_out_V_addr_14"   --->   Operation 2195 'store' 'store_ln708' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 23328> <RAM>
ST_113 : Operation 2196 [1/1] (1.35ns)   --->   "%store_ln708 = store i21 %trunc_ln708_41, i15 %layer_4_out_V_addr_15"   --->   Operation 2196 'store' 'store_ln708' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 23328> <RAM>
ST_113 : Operation 2197 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_170 = add i37 %shl_ln728_167, i37 %mul_ln1192_4"   --->   Operation 2197 'add' 'add_ln1192_170' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_113 : Operation 2198 [1/1] (0.00ns)   --->   "%trunc_ln708_58 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_170, i32 16, i32 36"   --->   Operation 2198 'partselect' 'trunc_ln708_58' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 2199 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_171 = add i37 %shl_ln728_168, i37 %sext_ln703_46"   --->   Operation 2199 'add' 'add_ln1192_171' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_113 : Operation 2200 [1/1] (0.00ns)   --->   "%trunc_ln708_59 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_171, i32 16, i32 36"   --->   Operation 2200 'partselect' 'trunc_ln708_59' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 2201 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_172)   --->   "%mul_ln1118_138 = mul i35 %sext_ln1118_61, i35 %sext_ln1115_1"   --->   Operation 2201 'mul' 'mul_ln1118_138' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_113 : Operation 2202 [1/1] (0.00ns)   --->   "%shl_ln728_169 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %layer_4_out_V_load_33, i16 0"   --->   Operation 2202 'bitconcatenate' 'shl_ln728_169' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 2203 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_172)   --->   "%sext_ln703_47 = sext i35 %mul_ln1118_138"   --->   Operation 2203 'sext' 'sext_ln703_47' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 2204 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_172 = add i37 %shl_ln728_169, i37 %sext_ln703_47"   --->   Operation 2204 'add' 'add_ln1192_172' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_113 : Operation 2205 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_173)   --->   "%mul_ln1118_139 = mul i35 %sext_ln1118_62, i35 %sext_ln1115_1"   --->   Operation 2205 'mul' 'mul_ln1118_139' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_113 : Operation 2206 [1/1] (0.00ns)   --->   "%shl_ln728_170 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %layer_4_out_V_load_34, i16 0"   --->   Operation 2206 'bitconcatenate' 'shl_ln728_170' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 2207 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_173)   --->   "%sext_ln703_48 = sext i35 %mul_ln1118_139"   --->   Operation 2207 'sext' 'sext_ln703_48' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 2208 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_173 = add i37 %shl_ln728_170, i37 %sext_ln703_48"   --->   Operation 2208 'add' 'add_ln1192_173' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_113 : Operation 2209 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_174)   --->   "%mul_ln1118_140 = mul i35 %sext_ln1118_63, i35 %sext_ln1115_1"   --->   Operation 2209 'mul' 'mul_ln1118_140' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_113 : Operation 2210 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_175)   --->   "%mul_ln1118_141 = mul i35 %sext_ln1118_64, i35 %sext_ln1115_1"   --->   Operation 2210 'mul' 'mul_ln1118_141' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 114 <SV = 34> <Delay = 1.35>
ST_114 : Operation 2211 [1/1] (1.35ns)   --->   "%store_ln708 = store i21 %trunc_ln708_42, i15 %layer_4_out_V_addr_16"   --->   Operation 2211 'store' 'store_ln708' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 23328> <RAM>
ST_114 : Operation 2212 [1/1] (1.35ns)   --->   "%store_ln708 = store i21 %trunc_ln708_43, i15 %layer_4_out_V_addr_17"   --->   Operation 2212 'store' 'store_ln708' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 23328> <RAM>
ST_114 : Operation 2213 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_172 = add i37 %shl_ln728_169, i37 %sext_ln703_47"   --->   Operation 2213 'add' 'add_ln1192_172' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_114 : Operation 2214 [1/1] (0.00ns)   --->   "%trunc_ln708_60 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_172, i32 16, i32 36"   --->   Operation 2214 'partselect' 'trunc_ln708_60' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 2215 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_173 = add i37 %shl_ln728_170, i37 %sext_ln703_48"   --->   Operation 2215 'add' 'add_ln1192_173' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_114 : Operation 2216 [1/1] (0.00ns)   --->   "%trunc_ln708_61 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_173, i32 16, i32 36"   --->   Operation 2216 'partselect' 'trunc_ln708_61' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 2217 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_174)   --->   "%mul_ln1118_140 = mul i35 %sext_ln1118_63, i35 %sext_ln1115_1"   --->   Operation 2217 'mul' 'mul_ln1118_140' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_114 : Operation 2218 [1/1] (0.00ns)   --->   "%shl_ln728_171 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %layer_4_out_V_load_35, i16 0"   --->   Operation 2218 'bitconcatenate' 'shl_ln728_171' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 2219 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_174)   --->   "%sext_ln703_49 = sext i35 %mul_ln1118_140"   --->   Operation 2219 'sext' 'sext_ln703_49' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 2220 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_174 = add i37 %shl_ln728_171, i37 %sext_ln703_49"   --->   Operation 2220 'add' 'add_ln1192_174' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_114 : Operation 2221 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_175)   --->   "%mul_ln1118_141 = mul i35 %sext_ln1118_64, i35 %sext_ln1115_1"   --->   Operation 2221 'mul' 'mul_ln1118_141' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_114 : Operation 2222 [1/1] (0.00ns)   --->   "%shl_ln728_172 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %layer_4_out_V_load_36, i16 0"   --->   Operation 2222 'bitconcatenate' 'shl_ln728_172' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 2223 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_175)   --->   "%sext_ln703_50 = sext i35 %mul_ln1118_141"   --->   Operation 2223 'sext' 'sext_ln703_50' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 2224 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_175 = add i37 %shl_ln728_172, i37 %sext_ln703_50"   --->   Operation 2224 'add' 'add_ln1192_175' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 115 <SV = 35> <Delay = 1.35>
ST_115 : Operation 2225 [1/1] (1.35ns)   --->   "%store_ln708 = store i21 %trunc_ln708_44, i15 %layer_4_out_V_addr_18"   --->   Operation 2225 'store' 'store_ln708' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 23328> <RAM>
ST_115 : Operation 2226 [1/1] (1.35ns)   --->   "%store_ln708 = store i21 %trunc_ln708_45, i15 %layer_4_out_V_addr_19"   --->   Operation 2226 'store' 'store_ln708' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 23328> <RAM>
ST_115 : Operation 2227 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_174 = add i37 %shl_ln728_171, i37 %sext_ln703_49"   --->   Operation 2227 'add' 'add_ln1192_174' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_115 : Operation 2228 [1/1] (0.00ns)   --->   "%trunc_ln708_62 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_174, i32 16, i32 36"   --->   Operation 2228 'partselect' 'trunc_ln708_62' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 2229 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_175 = add i37 %shl_ln728_172, i37 %sext_ln703_50"   --->   Operation 2229 'add' 'add_ln1192_175' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_115 : Operation 2230 [1/1] (0.00ns)   --->   "%trunc_ln708_63 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_175, i32 16, i32 36"   --->   Operation 2230 'partselect' 'trunc_ln708_63' <Predicate = true> <Delay = 0.00>

State 116 <SV = 36> <Delay = 1.35>
ST_116 : Operation 2231 [1/1] (1.35ns)   --->   "%store_ln708 = store i21 %trunc_ln708_46, i15 %layer_4_out_V_addr_20"   --->   Operation 2231 'store' 'store_ln708' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 23328> <RAM>
ST_116 : Operation 2232 [1/1] (1.35ns)   --->   "%store_ln708 = store i21 %trunc_ln708_47, i15 %layer_4_out_V_addr_21"   --->   Operation 2232 'store' 'store_ln708' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 23328> <RAM>

State 117 <SV = 37> <Delay = 1.35>
ST_117 : Operation 2233 [1/1] (1.35ns)   --->   "%store_ln708 = store i21 %trunc_ln708_48, i15 %layer_4_out_V_addr_22"   --->   Operation 2233 'store' 'store_ln708' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 23328> <RAM>
ST_117 : Operation 2234 [1/1] (1.35ns)   --->   "%store_ln708 = store i21 %trunc_ln708_49, i15 %layer_4_out_V_addr_23"   --->   Operation 2234 'store' 'store_ln708' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 23328> <RAM>

State 118 <SV = 38> <Delay = 1.35>
ST_118 : Operation 2235 [1/1] (1.35ns)   --->   "%store_ln708 = store i21 %trunc_ln708_50, i15 %layer_4_out_V_addr_24"   --->   Operation 2235 'store' 'store_ln708' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 23328> <RAM>
ST_118 : Operation 2236 [1/1] (1.35ns)   --->   "%store_ln708 = store i21 %trunc_ln708_51, i15 %layer_4_out_V_addr_25"   --->   Operation 2236 'store' 'store_ln708' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 23328> <RAM>

State 119 <SV = 39> <Delay = 1.35>
ST_119 : Operation 2237 [1/1] (1.35ns)   --->   "%store_ln708 = store i21 %trunc_ln708_52, i15 %layer_4_out_V_addr_26"   --->   Operation 2237 'store' 'store_ln708' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 23328> <RAM>
ST_119 : Operation 2238 [1/1] (1.35ns)   --->   "%store_ln708 = store i21 %trunc_ln708_53, i15 %layer_4_out_V_addr_27"   --->   Operation 2238 'store' 'store_ln708' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 23328> <RAM>

State 120 <SV = 40> <Delay = 1.35>
ST_120 : Operation 2239 [1/1] (1.35ns)   --->   "%store_ln708 = store i21 %trunc_ln708_54, i15 %layer_4_out_V_addr_28"   --->   Operation 2239 'store' 'store_ln708' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 23328> <RAM>
ST_120 : Operation 2240 [1/1] (1.35ns)   --->   "%store_ln708 = store i21 %trunc_ln708_55, i15 %layer_4_out_V_addr_29"   --->   Operation 2240 'store' 'store_ln708' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 23328> <RAM>

State 121 <SV = 41> <Delay = 1.35>
ST_121 : Operation 2241 [1/1] (1.35ns)   --->   "%store_ln708 = store i21 %trunc_ln708_56, i15 %layer_4_out_V_addr_30"   --->   Operation 2241 'store' 'store_ln708' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 23328> <RAM>
ST_121 : Operation 2242 [1/1] (1.35ns)   --->   "%store_ln708 = store i21 %trunc_ln708_57, i15 %layer_4_out_V_addr_31"   --->   Operation 2242 'store' 'store_ln708' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 23328> <RAM>

State 122 <SV = 42> <Delay = 1.35>
ST_122 : Operation 2243 [1/1] (1.35ns)   --->   "%store_ln708 = store i21 %trunc_ln708_58, i15 %layer_4_out_V_addr_32"   --->   Operation 2243 'store' 'store_ln708' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 23328> <RAM>
ST_122 : Operation 2244 [1/1] (1.35ns)   --->   "%store_ln708 = store i21 %trunc_ln708_59, i15 %layer_4_out_V_addr_33"   --->   Operation 2244 'store' 'store_ln708' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 23328> <RAM>

State 123 <SV = 43> <Delay = 1.35>
ST_123 : Operation 2245 [1/1] (1.35ns)   --->   "%store_ln708 = store i21 %trunc_ln708_60, i15 %layer_4_out_V_addr_34"   --->   Operation 2245 'store' 'store_ln708' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 23328> <RAM>
ST_123 : Operation 2246 [1/1] (1.35ns)   --->   "%store_ln708 = store i21 %trunc_ln708_61, i15 %layer_4_out_V_addr_35"   --->   Operation 2246 'store' 'store_ln708' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 23328> <RAM>

State 124 <SV = 44> <Delay = 1.35>
ST_124 : Operation 2247 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @conv2d3_2_conv2d4_conv2d5_str"   --->   Operation 2247 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 2248 [1/1] (0.00ns)   --->   "%empty_62 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 288, i64 288, i64 288"   --->   Operation 2248 'speclooptripcount' 'empty_62' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 2249 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 2249 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 2250 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @conv2d4_conv2d5_str"   --->   Operation 2250 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 2251 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 2251 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 2252 [1/1] (0.00ns)   --->   "%specloopname_ln45 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [../src/hls/cnn_unoptimized.cpp:45]   --->   Operation 2252 'specloopname' 'specloopname_ln45' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 2253 [1/1] (1.35ns)   --->   "%store_ln708 = store i21 %trunc_ln708_62, i15 %layer_4_out_V_addr_36"   --->   Operation 2253 'store' 'store_ln708' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 23328> <RAM>
ST_124 : Operation 2254 [1/1] (1.35ns)   --->   "%store_ln708 = store i21 %trunc_ln708_63, i15 %layer_4_out_V_addr_37"   --->   Operation 2254 'store' 'store_ln708' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 23328> <RAM>
ST_124 : Operation 2255 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader29.preheader"   --->   Operation 2255 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 125 <SV = 14> <Delay = 0.48>
ST_125 : Operation 2256 [1/1] (0.48ns)   --->   "%br_ln0 = br void %.preheader28"   --->   Operation 2256 'br' 'br_ln0' <Predicate = true> <Delay = 0.48>

State 126 <SV = 15> <Delay = 2.35>
ST_126 : Operation 2257 [1/1] (0.00ns)   --->   "%iii_6 = phi i6 %add_ln56_1, void %_Z4reluR8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit.i269, i6 0, void %.preheader28.preheader" [../src/hls/cnn_unoptimized.cpp:56]   --->   Operation 2257 'phi' 'iii_6' <Predicate = true> <Delay = 0.00>
ST_126 : Operation 2258 [1/1] (0.88ns)   --->   "%add_ln56_1 = add i6 %iii_6, i6 1" [../src/hls/cnn_unoptimized.cpp:56]   --->   Operation 2258 'add' 'add_ln56_1' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 2259 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 2259 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_126 : Operation 2260 [1/1] (0.87ns)   --->   "%icmp_ln56_1 = icmp_eq  i6 %iii_6, i6 32" [../src/hls/cnn_unoptimized.cpp:56]   --->   Operation 2260 'icmp' 'icmp_ln56_1' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 2261 [1/1] (0.00ns)   --->   "%empty_67 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 2261 'speclooptripcount' 'empty_67' <Predicate = true> <Delay = 0.00>
ST_126 : Operation 2262 [1/1] (0.00ns)   --->   "%br_ln56 = br i1 %icmp_ln56_1, void %.split75, void" [../src/hls/cnn_unoptimized.cpp:56]   --->   Operation 2262 'br' 'br_ln56' <Predicate = true> <Delay = 0.00>
ST_126 : Operation 2263 [1/1] (0.00ns)   --->   "%zext_ln1495_2 = zext i6 %iii_6"   --->   Operation 2263 'zext' 'zext_ln1495_2' <Predicate = (!icmp_ln56_1)> <Delay = 0.00>
ST_126 : Operation 2264 [1/1] (1.00ns)   --->   "%add_ln1495_1 = add i15 %tmp_33, i15 %zext_ln1495_2"   --->   Operation 2264 'add' 'add_ln1495_1' <Predicate = (!icmp_ln56_1)> <Delay = 1.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 2265 [1/1] (0.00ns)   --->   "%zext_ln1495_3 = zext i15 %add_ln1495_1"   --->   Operation 2265 'zext' 'zext_ln1495_3' <Predicate = (!icmp_ln56_1)> <Delay = 0.00>
ST_126 : Operation 2266 [1/1] (0.00ns)   --->   "%layer_4_out_V_addr_1 = getelementptr i21 %layer_4_out_V, i64 0, i64 %zext_ln1495_3"   --->   Operation 2266 'getelementptr' 'layer_4_out_V_addr_1' <Predicate = (!icmp_ln56_1)> <Delay = 0.00>
ST_126 : Operation 2267 [2/2] (1.35ns)   --->   "%layer_4_out_V_load = load i15 %layer_4_out_V_addr_1"   --->   Operation 2267 'load' 'layer_4_out_V_load' <Predicate = (!icmp_ln56_1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 23328> <RAM>
ST_126 : Operation 2268 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader28"   --->   Operation 2268 'br' 'br_ln0' <Predicate = (!icmp_ln56_1)> <Delay = 0.00>

State 127 <SV = 16> <Delay = 2.70>
ST_127 : Operation 2269 [1/1] (0.00ns)   --->   "%specloopname_ln56 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [../src/hls/cnn_unoptimized.cpp:56]   --->   Operation 2269 'specloopname' 'specloopname_ln56' <Predicate = true> <Delay = 0.00>
ST_127 : Operation 2270 [1/2] (1.35ns)   --->   "%layer_4_out_V_load = load i15 %layer_4_out_V_addr_1"   --->   Operation 2270 'load' 'layer_4_out_V_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 23328> <RAM>
ST_127 : Operation 2271 [1/1] (0.00ns)   --->   "%tmp_36 = bitselect i1 @_ssdm_op_BitSelect.i1.i21.i32, i21 %layer_4_out_V_load, i32 20"   --->   Operation 2271 'bitselect' 'tmp_36' <Predicate = true> <Delay = 0.00>
ST_127 : Operation 2272 [1/1] (0.00ns)   --->   "%br_ln8 = br i1 %tmp_36, void %_Z4reluR8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit.i269, void %_ZN8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i.i265" [../src/hls/cnn_unoptimized.cpp:8]   --->   Operation 2272 'br' 'br_ln8' <Predicate = true> <Delay = 0.00>
ST_127 : Operation 2273 [1/1] (1.35ns)   --->   "%store_ln9 = store i21 0, i15 %layer_4_out_V_addr_1" [../src/hls/cnn_unoptimized.cpp:9]   --->   Operation 2273 'store' 'store_ln9' <Predicate = (tmp_36)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 23328> <RAM>
ST_127 : Operation 2274 [1/1] (0.00ns)   --->   "%br_ln9 = br void %_Z4reluR8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit.i269" [../src/hls/cnn_unoptimized.cpp:9]   --->   Operation 2274 'br' 'br_ln9' <Predicate = (tmp_36)> <Delay = 0.00>

State 128 <SV = 16> <Delay = 0.87>
ST_128 : Operation 2275 [1/1] (0.87ns)   --->   "%add_ln30_1 = add i5 %select_ln27_3, i5 1" [../src/hls/cnn_unoptimized.cpp:30]   --->   Operation 2275 'add' 'add_ln30_1' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 2276 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_Z13max_pooling2dILt58ELt58ELt32ELt29ELt29ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit.preheader"   --->   Operation 2276 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 129 <SV = 8> <Delay = 6.06>
ST_129 : Operation 2277 [1/1] (0.00ns)   --->   "%indvar_flatten132 = phi i13 %add_ln74_4, void %_Z6conv2dILt29ELt29ELt32ELt3ELt3ELt32ELt32ELt32ELt27ELt27ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit, i13 0, void %_Z6conv2dILt29ELt29ELt32ELt3ELt3ELt32ELt32ELt32ELt27ELt27ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit.preheader.preheader" [../src/hls/cnn_unoptimized.cpp:74]   --->   Operation 2277 'phi' 'indvar_flatten132' <Predicate = true> <Delay = 0.00>
ST_129 : Operation 2278 [1/1] (0.00ns)   --->   "%i_5 = phi i5 %select_ln74_5, void %_Z6conv2dILt29ELt29ELt32ELt3ELt3ELt32ELt32ELt32ELt27ELt27ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit, i5 0, void %_Z6conv2dILt29ELt29ELt32ELt3ELt3ELt32ELt32ELt32ELt27ELt27ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit.preheader.preheader" [../src/hls/cnn_unoptimized.cpp:74]   --->   Operation 2278 'phi' 'i_5' <Predicate = true> <Delay = 0.00>
ST_129 : Operation 2279 [1/1] (0.00ns)   --->   "%indvar_flatten104 = phi i10 %select_ln77_9, void %_Z6conv2dILt29ELt29ELt32ELt3ELt3ELt32ELt32ELt32ELt27ELt27ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit, i10 0, void %_Z6conv2dILt29ELt29ELt32ELt3ELt3ELt32ELt32ELt32ELt27ELt27ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit.preheader.preheader" [../src/hls/cnn_unoptimized.cpp:77]   --->   Operation 2279 'phi' 'indvar_flatten104' <Predicate = true> <Delay = 0.00>
ST_129 : Operation 2280 [1/1] (0.00ns)   --->   "%ii_4 = phi i5 %select_ln77_6, void %_Z6conv2dILt29ELt29ELt32ELt3ELt3ELt32ELt32ELt32ELt27ELt27ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit, i5 0, void %_Z6conv2dILt29ELt29ELt32ELt3ELt3ELt32ELt32ELt32ELt27ELt27ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit.preheader.preheader" [../src/hls/cnn_unoptimized.cpp:77]   --->   Operation 2280 'phi' 'ii_4' <Predicate = true> <Delay = 0.00>
ST_129 : Operation 2281 [1/1] (0.00ns)   --->   "%iii_4 = phi i6 %add_ln80_1, void %_Z6conv2dILt29ELt29ELt32ELt3ELt3ELt32ELt32ELt32ELt27ELt27ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit, i6 0, void %_Z6conv2dILt29ELt29ELt32ELt3ELt3ELt32ELt32ELt32ELt27ELt27ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit.preheader.preheader" [../src/hls/cnn_unoptimized.cpp:80]   --->   Operation 2281 'phi' 'iii_4' <Predicate = true> <Delay = 0.00>
ST_129 : Operation 2282 [1/1] (0.97ns)   --->   "%add_ln74_4 = add i13 %indvar_flatten132, i13 1" [../src/hls/cnn_unoptimized.cpp:74]   --->   Operation 2282 'add' 'add_ln74_4' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 2283 [1/1] (0.00ns)   --->   "%tmp_26 = partselect i4 @_ssdm_op_PartSelect.i4.i5.i32.i32, i5 %ii_4, i32 1, i32 4" [../src/hls/cnn_unoptimized.cpp:77]   --->   Operation 2283 'partselect' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_129 : Operation 2284 [1/1] (0.00ns)   --->   "%or_ln89_1 = or i5 %ii_4, i5 1" [../src/hls/cnn_unoptimized.cpp:89]   --->   Operation 2284 'or' 'or_ln89_1' <Predicate = true> <Delay = 0.00>
ST_129 : Operation 2285 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 2285 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_129 : Operation 2286 [1/1] (0.86ns)   --->   "%icmp_ln74_1 = icmp_eq  i13 %indvar_flatten132, i13 5408" [../src/hls/cnn_unoptimized.cpp:74]   --->   Operation 2286 'icmp' 'icmp_ln74_1' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 2287 [1/1] (0.00ns)   --->   "%br_ln74 = br i1 %icmp_ln74_1, void %_Z6conv2dILt29ELt29ELt32ELt3ELt3ELt32ELt32ELt32ELt27ELt27ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit, void %_Z13max_pooling2dILt27ELt27ELt32ELt13ELt13ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit.preheader.preheader" [../src/hls/cnn_unoptimized.cpp:74]   --->   Operation 2287 'br' 'br_ln74' <Predicate = true> <Delay = 0.00>
ST_129 : Operation 2288 [1/1] (0.87ns)   --->   "%add_ln74_1 = add i5 %i_5, i5 2" [../src/hls/cnn_unoptimized.cpp:74]   --->   Operation 2288 'add' 'add_ln74_1' <Predicate = (!icmp_ln74_1)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 2289 [1/1] (0.85ns)   --->   "%icmp_ln77_1 = icmp_eq  i10 %indvar_flatten104, i10 416" [../src/hls/cnn_unoptimized.cpp:77]   --->   Operation 2289 'icmp' 'icmp_ln77_1' <Predicate = (!icmp_ln74_1)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 2290 [1/1] (0.48ns)   --->   "%select_ln74_4 = select i1 %icmp_ln77_1, i5 0, i5 %ii_4" [../src/hls/cnn_unoptimized.cpp:74]   --->   Operation 2290 'select' 'select_ln74_4' <Predicate = (!icmp_ln74_1)> <Delay = 0.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_129 : Operation 2291 [1/1] (0.48ns)   --->   "%select_ln74_5 = select i1 %icmp_ln77_1, i5 %add_ln74_1, i5 %i_5" [../src/hls/cnn_unoptimized.cpp:74]   --->   Operation 2291 'select' 'select_ln74_5' <Predicate = (!icmp_ln74_1)> <Delay = 0.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_129 : Operation 2292 [1/1] (0.00ns)   --->   "%zext_ln89_13 = zext i5 %select_ln74_5" [../src/hls/cnn_unoptimized.cpp:89]   --->   Operation 2292 'zext' 'zext_ln89_13' <Predicate = (!icmp_ln74_1)> <Delay = 0.00>
ST_129 : Operation 2293 [1/1] (1.42ns)   --->   "%mul_ln89_2 = mul i10 %zext_ln89_13, i10 27" [../src/hls/cnn_unoptimized.cpp:89]   --->   Operation 2293 'mul' 'mul_ln89_2' <Predicate = (!icmp_ln74_1)> <Delay = 1.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.08> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 2294 [1/1] (0.00ns)   --->   "%p_cast196_mid2_v = partselect i4 @_ssdm_op_PartSelect.i4.i5.i32.i32, i5 %select_ln74_5, i32 1, i32 4" [../src/hls/cnn_unoptimized.cpp:74]   --->   Operation 2294 'partselect' 'p_cast196_mid2_v' <Predicate = (!icmp_ln74_1)> <Delay = 0.00>
ST_129 : Operation 2295 [1/1] (0.00ns)   --->   "%zext_ln96_3 = zext i4 %p_cast196_mid2_v" [../src/hls/cnn_unoptimized.cpp:96]   --->   Operation 2295 'zext' 'zext_ln96_3' <Predicate = (!icmp_ln74_1)> <Delay = 0.00>
ST_129 : Operation 2296 [3/3] (1.08ns) (grouped into DSP with root node add_ln96_2)   --->   "%mul_ln96_1 = mul i8 %zext_ln96_3, i8 13" [../src/hls/cnn_unoptimized.cpp:96]   --->   Operation 2296 'mul' 'mul_ln96_1' <Predicate = (!icmp_ln74_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_129 : Operation 2297 [1/1] (0.00ns) (grouped into LUT with out node select_ln77_7)   --->   "%select_ln74_6 = select i1 %icmp_ln77_1, i4 0, i4 %tmp_26" [../src/hls/cnn_unoptimized.cpp:74]   --->   Operation 2297 'select' 'select_ln74_6' <Predicate = (!icmp_ln74_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_129 : Operation 2298 [1/1] (0.00ns) (grouped into LUT with out node select_ln77_8)   --->   "%select_ln74_7 = select i1 %icmp_ln77_1, i5 1, i5 %or_ln89_1" [../src/hls/cnn_unoptimized.cpp:74]   --->   Operation 2298 'select' 'select_ln74_7' <Predicate = (!icmp_ln74_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_129 : Operation 2299 [1/1] (0.00ns) (grouped into LUT with out node and_ln74_1)   --->   "%xor_ln74_1 = xor i1 %icmp_ln77_1, i1 1" [../src/hls/cnn_unoptimized.cpp:74]   --->   Operation 2299 'xor' 'xor_ln74_1' <Predicate = (!icmp_ln74_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 2300 [1/1] (0.87ns)   --->   "%icmp_ln80_1 = icmp_eq  i6 %iii_4, i6 32" [../src/hls/cnn_unoptimized.cpp:80]   --->   Operation 2300 'icmp' 'icmp_ln80_1' <Predicate = (!icmp_ln74_1)> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 2301 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln74_1 = and i1 %icmp_ln80_1, i1 %xor_ln74_1" [../src/hls/cnn_unoptimized.cpp:74]   --->   Operation 2301 'and' 'and_ln74_1' <Predicate = (!icmp_ln74_1)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 2302 [1/1] (0.87ns)   --->   "%add_ln77_1 = add i5 %select_ln74_4, i5 2" [../src/hls/cnn_unoptimized.cpp:77]   --->   Operation 2302 'add' 'add_ln77_1' <Predicate = (!icmp_ln74_1)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 2303 [1/1] (0.00ns) (grouped into LUT with out node select_ln77_5)   --->   "%or_ln77_1 = or i1 %and_ln74_1, i1 %icmp_ln77_1" [../src/hls/cnn_unoptimized.cpp:77]   --->   Operation 2303 'or' 'or_ln77_1' <Predicate = (!icmp_ln74_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 2304 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln77_5 = select i1 %or_ln77_1, i6 0, i6 %iii_4" [../src/hls/cnn_unoptimized.cpp:77]   --->   Operation 2304 'select' 'select_ln77_5' <Predicate = (!icmp_ln74_1)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_129 : Operation 2305 [1/1] (0.48ns)   --->   "%select_ln77_6 = select i1 %and_ln74_1, i5 %add_ln77_1, i5 %select_ln74_4" [../src/hls/cnn_unoptimized.cpp:77]   --->   Operation 2305 'select' 'select_ln77_6' <Predicate = (!icmp_ln74_1)> <Delay = 0.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_129 : Operation 2306 [1/1] (0.00ns)   --->   "%zext_ln89_15 = zext i5 %select_ln77_6" [../src/hls/cnn_unoptimized.cpp:89]   --->   Operation 2306 'zext' 'zext_ln89_15' <Predicate = (!icmp_ln74_1)> <Delay = 0.00>
ST_129 : Operation 2307 [1/1] (0.93ns)   --->   "%add_ln89_8 = add i10 %mul_ln89_2, i10 %zext_ln89_15" [../src/hls/cnn_unoptimized.cpp:89]   --->   Operation 2307 'add' 'add_ln89_8' <Predicate = (!icmp_ln74_1)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 2308 [1/1] (0.00ns)   --->   "%tmp_42_cast = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %add_ln89_8, i5 0" [../src/hls/cnn_unoptimized.cpp:89]   --->   Operation 2308 'bitconcatenate' 'tmp_42_cast' <Predicate = (!icmp_ln74_1)> <Delay = 0.00>
ST_129 : Operation 2309 [1/1] (0.00ns) (grouped into LUT with out node select_ln77_7)   --->   "%p_mid1 = partselect i4 @_ssdm_op_PartSelect.i4.i5.i32.i32, i5 %add_ln77_1, i32 1, i32 4" [../src/hls/cnn_unoptimized.cpp:77]   --->   Operation 2309 'partselect' 'p_mid1' <Predicate = (!icmp_ln74_1)> <Delay = 0.00>
ST_129 : Operation 2310 [1/1] (0.45ns) (out node of the LUT)   --->   "%select_ln77_7 = select i1 %and_ln74_1, i4 %p_mid1, i4 %select_ln74_6" [../src/hls/cnn_unoptimized.cpp:77]   --->   Operation 2310 'select' 'select_ln77_7' <Predicate = (!icmp_ln74_1)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_129 : Operation 2311 [1/1] (0.00ns) (grouped into LUT with out node select_ln77_8)   --->   "%or_ln89_4 = or i5 %add_ln77_1, i5 1" [../src/hls/cnn_unoptimized.cpp:89]   --->   Operation 2311 'or' 'or_ln89_4' <Predicate = (!icmp_ln74_1)> <Delay = 0.00>
ST_129 : Operation 2312 [1/1] (0.48ns) (out node of the LUT)   --->   "%select_ln77_8 = select i1 %and_ln74_1, i5 %or_ln89_4, i5 %select_ln74_7" [../src/hls/cnn_unoptimized.cpp:77]   --->   Operation 2312 'select' 'select_ln77_8' <Predicate = (!icmp_ln74_1)> <Delay = 0.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_129 : Operation 2313 [1/1] (0.00ns)   --->   "%zext_ln89_18 = zext i6 %select_ln77_5" [../src/hls/cnn_unoptimized.cpp:89]   --->   Operation 2313 'zext' 'zext_ln89_18' <Predicate = (!icmp_ln74_1)> <Delay = 0.00>
ST_129 : Operation 2314 [1/1] (1.00ns)   --->   "%add_ln89_12 = add i15 %tmp_42_cast, i15 %zext_ln89_18" [../src/hls/cnn_unoptimized.cpp:89]   --->   Operation 2314 'add' 'add_ln89_12' <Predicate = (!icmp_ln74_1)> <Delay = 1.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 2315 [1/1] (0.00ns)   --->   "%zext_ln89_19 = zext i15 %add_ln89_12" [../src/hls/cnn_unoptimized.cpp:89]   --->   Operation 2315 'zext' 'zext_ln89_19' <Predicate = (!icmp_ln74_1)> <Delay = 0.00>
ST_129 : Operation 2316 [1/1] (0.00ns)   --->   "%layer_4_out_V_addr_2 = getelementptr i21 %layer_4_out_V, i64 0, i64 %zext_ln89_19" [../src/hls/cnn_unoptimized.cpp:89]   --->   Operation 2316 'getelementptr' 'layer_4_out_V_addr_2' <Predicate = (!icmp_ln74_1)> <Delay = 0.00>
ST_129 : Operation 2317 [2/2] (1.35ns)   --->   "%layer_4_out_V_load_1 = load i15 %layer_4_out_V_addr_2" [../src/hls/cnn_unoptimized.cpp:89]   --->   Operation 2317 'load' 'layer_4_out_V_load_1' <Predicate = (!icmp_ln74_1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 23328> <RAM>
ST_129 : Operation 2318 [1/1] (0.93ns)   --->   "%add_ln77_4 = add i10 %indvar_flatten104, i10 1" [../src/hls/cnn_unoptimized.cpp:77]   --->   Operation 2318 'add' 'add_ln77_4' <Predicate = (!icmp_ln74_1)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 130 <SV = 9> <Delay = 4.70>
ST_130 : Operation 2319 [2/3] (1.08ns) (grouped into DSP with root node add_ln96_2)   --->   "%mul_ln96_1 = mul i8 %zext_ln96_3, i8 13" [../src/hls/cnn_unoptimized.cpp:96]   --->   Operation 2319 'mul' 'mul_ln96_1' <Predicate = (!icmp_ln74_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_130 : Operation 2320 [1/1] (0.00ns)   --->   "%or_ln74_1 = or i5 %select_ln74_5, i5 1" [../src/hls/cnn_unoptimized.cpp:74]   --->   Operation 2320 'or' 'or_ln74_1' <Predicate = (!icmp_ln74_1)> <Delay = 0.00>
ST_130 : Operation 2321 [1/1] (0.00ns)   --->   "%zext_ln89_14 = zext i5 %or_ln74_1" [../src/hls/cnn_unoptimized.cpp:89]   --->   Operation 2321 'zext' 'zext_ln89_14' <Predicate = (!icmp_ln74_1)> <Delay = 0.00>
ST_130 : Operation 2322 [1/1] (1.42ns)   --->   "%mul_ln89_3 = mul i10 %zext_ln89_14, i10 27" [../src/hls/cnn_unoptimized.cpp:89]   --->   Operation 2322 'mul' 'mul_ln89_3' <Predicate = (!icmp_ln74_1)> <Delay = 1.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.08> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 2323 [1/1] (0.93ns)   --->   "%add_ln89_9 = add i10 %mul_ln89_3, i10 %zext_ln89_15" [../src/hls/cnn_unoptimized.cpp:89]   --->   Operation 2323 'add' 'add_ln89_9' <Predicate = (!icmp_ln74_1)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 2324 [1/1] (0.00ns)   --->   "%tmp_44_cast = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %add_ln89_9, i5 0" [../src/hls/cnn_unoptimized.cpp:89]   --->   Operation 2324 'bitconcatenate' 'tmp_44_cast' <Predicate = (!icmp_ln74_1)> <Delay = 0.00>
ST_130 : Operation 2325 [1/1] (0.00ns)   --->   "%zext_ln89_16 = zext i5 %select_ln77_8" [../src/hls/cnn_unoptimized.cpp:89]   --->   Operation 2325 'zext' 'zext_ln89_16' <Predicate = (!icmp_ln74_1)> <Delay = 0.00>
ST_130 : Operation 2326 [1/1] (0.93ns)   --->   "%add_ln89_10 = add i10 %mul_ln89_2, i10 %zext_ln89_16" [../src/hls/cnn_unoptimized.cpp:89]   --->   Operation 2326 'add' 'add_ln89_10' <Predicate = (!icmp_ln74_1)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 2327 [1/1] (0.00ns)   --->   "%tmp_48_cast = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %add_ln89_10, i5 0" [../src/hls/cnn_unoptimized.cpp:89]   --->   Operation 2327 'bitconcatenate' 'tmp_48_cast' <Predicate = (!icmp_ln74_1)> <Delay = 0.00>
ST_130 : Operation 2328 [1/1] (0.93ns)   --->   "%add_ln89_11 = add i10 %mul_ln89_3, i10 %zext_ln89_16" [../src/hls/cnn_unoptimized.cpp:89]   --->   Operation 2328 'add' 'add_ln89_11' <Predicate = (!icmp_ln74_1)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 2329 [1/1] (0.00ns)   --->   "%tmp_50_cast = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %add_ln89_11, i5 0" [../src/hls/cnn_unoptimized.cpp:89]   --->   Operation 2329 'bitconcatenate' 'tmp_50_cast' <Predicate = (!icmp_ln74_1)> <Delay = 0.00>
ST_130 : Operation 2330 [1/1] (1.00ns)   --->   "%add_ln89_13 = add i15 %tmp_48_cast, i15 %zext_ln89_18" [../src/hls/cnn_unoptimized.cpp:89]   --->   Operation 2330 'add' 'add_ln89_13' <Predicate = (!icmp_ln74_1)> <Delay = 1.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 2331 [1/1] (1.00ns)   --->   "%add_ln89_14 = add i15 %tmp_44_cast, i15 %zext_ln89_18" [../src/hls/cnn_unoptimized.cpp:89]   --->   Operation 2331 'add' 'add_ln89_14' <Predicate = (!icmp_ln74_1)> <Delay = 1.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 2332 [1/1] (0.00ns)   --->   "%zext_ln89_21 = zext i15 %add_ln89_14" [../src/hls/cnn_unoptimized.cpp:89]   --->   Operation 2332 'zext' 'zext_ln89_21' <Predicate = (!icmp_ln74_1)> <Delay = 0.00>
ST_130 : Operation 2333 [1/1] (0.00ns)   --->   "%layer_4_out_V_addr_4 = getelementptr i21 %layer_4_out_V, i64 0, i64 %zext_ln89_21" [../src/hls/cnn_unoptimized.cpp:89]   --->   Operation 2333 'getelementptr' 'layer_4_out_V_addr_4' <Predicate = (!icmp_ln74_1)> <Delay = 0.00>
ST_130 : Operation 2334 [1/1] (1.00ns)   --->   "%add_ln89_15 = add i15 %tmp_50_cast, i15 %zext_ln89_18" [../src/hls/cnn_unoptimized.cpp:89]   --->   Operation 2334 'add' 'add_ln89_15' <Predicate = (!icmp_ln74_1)> <Delay = 1.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 2335 [1/1] (0.00ns)   --->   "%zext_ln89_22 = zext i15 %add_ln89_15" [../src/hls/cnn_unoptimized.cpp:89]   --->   Operation 2335 'zext' 'zext_ln89_22' <Predicate = (!icmp_ln74_1)> <Delay = 0.00>
ST_130 : Operation 2336 [1/1] (0.00ns)   --->   "%layer_4_out_V_addr_5 = getelementptr i21 %layer_4_out_V, i64 0, i64 %zext_ln89_22" [../src/hls/cnn_unoptimized.cpp:89]   --->   Operation 2336 'getelementptr' 'layer_4_out_V_addr_5' <Predicate = (!icmp_ln74_1)> <Delay = 0.00>
ST_130 : Operation 2337 [1/2] (1.35ns)   --->   "%layer_4_out_V_load_1 = load i15 %layer_4_out_V_addr_2" [../src/hls/cnn_unoptimized.cpp:89]   --->   Operation 2337 'load' 'layer_4_out_V_load_1' <Predicate = (!icmp_ln74_1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 23328> <RAM>
ST_130 : Operation 2338 [1/1] (0.00ns)   --->   "%trunc_ln1494_1 = trunc i21 %layer_4_out_V_load_1"   --->   Operation 2338 'trunc' 'trunc_ln1494_1' <Predicate = (!icmp_ln74_1)> <Delay = 0.00>
ST_130 : Operation 2339 [1/1] (0.94ns)   --->   "%icmp_ln1494_4 = icmp_sgt  i21 %layer_4_out_V_load_1, i21 0"   --->   Operation 2339 'icmp' 'icmp_ln1494_4' <Predicate = (!icmp_ln74_1)> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 2340 [1/1] (0.43ns)   --->   "%select_ln90_4 = select i1 %icmp_ln1494_4, i20 %trunc_ln1494_1, i20 0" [../src/hls/cnn_unoptimized.cpp:90]   --->   Operation 2340 'select' 'select_ln90_4' <Predicate = (!icmp_ln74_1)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_130 : Operation 2341 [2/2] (1.35ns)   --->   "%layer_4_out_V_load_3 = load i15 %layer_4_out_V_addr_4" [../src/hls/cnn_unoptimized.cpp:89]   --->   Operation 2341 'load' 'layer_4_out_V_load_3' <Predicate = (!icmp_ln74_1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 23328> <RAM>
ST_130 : Operation 2342 [2/2] (1.35ns)   --->   "%layer_4_out_V_load_4 = load i15 %layer_4_out_V_addr_5" [../src/hls/cnn_unoptimized.cpp:89]   --->   Operation 2342 'load' 'layer_4_out_V_load_4' <Predicate = (!icmp_ln74_1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 23328> <RAM>
ST_130 : Operation 2343 [1/1] (0.88ns)   --->   "%add_ln80_1 = add i6 %select_ln77_5, i6 1" [../src/hls/cnn_unoptimized.cpp:80]   --->   Operation 2343 'add' 'add_ln80_1' <Predicate = (!icmp_ln74_1)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 2344 [1/1] (0.47ns)   --->   "%select_ln77_9 = select i1 %icmp_ln77_1, i10 1, i10 %add_ln77_4" [../src/hls/cnn_unoptimized.cpp:77]   --->   Operation 2344 'select' 'select_ln77_9' <Predicate = (!icmp_ln74_1)> <Delay = 0.47> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 131 <SV = 10> <Delay = 1.35>
ST_131 : Operation 2345 [1/3] (0.00ns) (grouped into DSP with root node add_ln96_2)   --->   "%mul_ln96_1 = mul i8 %zext_ln96_3, i8 13" [../src/hls/cnn_unoptimized.cpp:96]   --->   Operation 2345 'mul' 'mul_ln96_1' <Predicate = (!icmp_ln74_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_131 : Operation 2346 [1/1] (0.00ns)   --->   "%zext_ln96_4 = zext i4 %select_ln77_7" [../src/hls/cnn_unoptimized.cpp:96]   --->   Operation 2346 'zext' 'zext_ln96_4' <Predicate = (!icmp_ln74_1)> <Delay = 0.00>
ST_131 : Operation 2347 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln96_2 = add i8 %mul_ln96_1, i8 %zext_ln96_4" [../src/hls/cnn_unoptimized.cpp:96]   --->   Operation 2347 'add' 'add_ln96_2' <Predicate = (!icmp_ln74_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_131 : Operation 2348 [1/1] (0.00ns)   --->   "%zext_ln89_20 = zext i15 %add_ln89_13" [../src/hls/cnn_unoptimized.cpp:89]   --->   Operation 2348 'zext' 'zext_ln89_20' <Predicate = (!icmp_ln74_1)> <Delay = 0.00>
ST_131 : Operation 2349 [1/1] (0.00ns)   --->   "%layer_4_out_V_addr_3 = getelementptr i21 %layer_4_out_V, i64 0, i64 %zext_ln89_20" [../src/hls/cnn_unoptimized.cpp:89]   --->   Operation 2349 'getelementptr' 'layer_4_out_V_addr_3' <Predicate = (!icmp_ln74_1)> <Delay = 0.00>
ST_131 : Operation 2350 [2/2] (1.35ns)   --->   "%layer_4_out_V_load_2 = load i15 %layer_4_out_V_addr_3" [../src/hls/cnn_unoptimized.cpp:89]   --->   Operation 2350 'load' 'layer_4_out_V_load_2' <Predicate = (!icmp_ln74_1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 23328> <RAM>
ST_131 : Operation 2351 [1/2] (1.35ns)   --->   "%layer_4_out_V_load_3 = load i15 %layer_4_out_V_addr_4" [../src/hls/cnn_unoptimized.cpp:89]   --->   Operation 2351 'load' 'layer_4_out_V_load_3' <Predicate = (!icmp_ln74_1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 23328> <RAM>
ST_131 : Operation 2352 [1/2] (1.35ns)   --->   "%layer_4_out_V_load_4 = load i15 %layer_4_out_V_addr_5" [../src/hls/cnn_unoptimized.cpp:89]   --->   Operation 2352 'load' 'layer_4_out_V_load_4' <Predicate = (!icmp_ln74_1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 23328> <RAM>

State 132 <SV = 11> <Delay = 6.84>
ST_132 : Operation 2353 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @max_pooling2d1_max_pooling2d2_max_pooling2d3_str"   --->   Operation 2353 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln74_1)> <Delay = 0.00>
ST_132 : Operation 2354 [1/1] (0.00ns)   --->   "%empty_71 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 5408, i64 5408, i64 5408"   --->   Operation 2354 'speclooptripcount' 'empty_71' <Predicate = (!icmp_ln74_1)> <Delay = 0.00>
ST_132 : Operation 2355 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 2355 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln74_1)> <Delay = 0.00>
ST_132 : Operation 2356 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @max_pooling2d2_max_pooling2d3_str"   --->   Operation 2356 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln74_1)> <Delay = 0.00>
ST_132 : Operation 2357 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln96_2 = add i8 %mul_ln96_1, i8 %zext_ln96_4" [../src/hls/cnn_unoptimized.cpp:96]   --->   Operation 2357 'add' 'add_ln96_2' <Predicate = (!icmp_ln74_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_132 : Operation 2358 [1/1] (0.00ns)   --->   "%tmp_46_cast = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %add_ln96_2, i5 0" [../src/hls/cnn_unoptimized.cpp:89]   --->   Operation 2358 'bitconcatenate' 'tmp_46_cast' <Predicate = (!icmp_ln74_1)> <Delay = 0.00>
ST_132 : Operation 2359 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 2359 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln74_1)> <Delay = 0.00>
ST_132 : Operation 2360 [1/1] (0.00ns)   --->   "%zext_ln89_17 = zext i6 %select_ln77_5" [../src/hls/cnn_unoptimized.cpp:89]   --->   Operation 2360 'zext' 'zext_ln89_17' <Predicate = (!icmp_ln74_1)> <Delay = 0.00>
ST_132 : Operation 2361 [1/1] (0.97ns)   --->   "%add_ln96_3 = add i13 %tmp_46_cast, i13 %zext_ln89_17" [../src/hls/cnn_unoptimized.cpp:96]   --->   Operation 2361 'add' 'add_ln96_3' <Predicate = (!icmp_ln74_1)> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 2362 [1/1] (0.00ns)   --->   "%zext_ln96_5 = zext i13 %add_ln96_3" [../src/hls/cnn_unoptimized.cpp:96]   --->   Operation 2362 'zext' 'zext_ln96_5' <Predicate = (!icmp_ln74_1)> <Delay = 0.00>
ST_132 : Operation 2363 [1/1] (0.00ns)   --->   "%layer_5_out_V_addr = getelementptr i21 %layer_5_out_V, i64 0, i64 %zext_ln96_5" [../src/hls/cnn_unoptimized.cpp:96]   --->   Operation 2363 'getelementptr' 'layer_5_out_V_addr' <Predicate = (!icmp_ln74_1)> <Delay = 0.00>
ST_132 : Operation 2364 [1/1] (0.00ns)   --->   "%specloopname_ln80 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [../src/hls/cnn_unoptimized.cpp:80]   --->   Operation 2364 'specloopname' 'specloopname_ln80' <Predicate = (!icmp_ln74_1)> <Delay = 0.00>
ST_132 : Operation 2365 [1/1] (0.00ns)   --->   "%zext_ln89_3 = zext i20 %select_ln90_4" [../src/hls/cnn_unoptimized.cpp:89]   --->   Operation 2365 'zext' 'zext_ln89_3' <Predicate = (!icmp_ln74_1)> <Delay = 0.00>
ST_132 : Operation 2366 [1/2] (1.35ns)   --->   "%layer_4_out_V_load_2 = load i15 %layer_4_out_V_addr_3" [../src/hls/cnn_unoptimized.cpp:89]   --->   Operation 2366 'load' 'layer_4_out_V_load_2' <Predicate = (!icmp_ln74_1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 23328> <RAM>
ST_132 : Operation 2367 [1/1] (0.94ns)   --->   "%icmp_ln1494_5 = icmp_sgt  i21 %layer_4_out_V_load_2, i21 %zext_ln89_3"   --->   Operation 2367 'icmp' 'icmp_ln1494_5' <Predicate = (!icmp_ln74_1)> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 2368 [1/1] (0.43ns)   --->   "%select_ln90_5 = select i1 %icmp_ln1494_5, i21 %layer_4_out_V_load_2, i21 %zext_ln89_3" [../src/hls/cnn_unoptimized.cpp:90]   --->   Operation 2368 'select' 'select_ln90_5' <Predicate = (!icmp_ln74_1)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_132 : Operation 2369 [1/1] (0.94ns)   --->   "%icmp_ln1494_6 = icmp_sgt  i21 %layer_4_out_V_load_3, i21 %select_ln90_5"   --->   Operation 2369 'icmp' 'icmp_ln1494_6' <Predicate = (!icmp_ln74_1)> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 2370 [1/1] (0.43ns)   --->   "%select_ln90_6 = select i1 %icmp_ln1494_6, i21 %layer_4_out_V_load_3, i21 %select_ln90_5" [../src/hls/cnn_unoptimized.cpp:90]   --->   Operation 2370 'select' 'select_ln90_6' <Predicate = (!icmp_ln74_1)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_132 : Operation 2371 [1/1] (0.94ns)   --->   "%icmp_ln1494_7 = icmp_sgt  i21 %layer_4_out_V_load_4, i21 %select_ln90_6"   --->   Operation 2371 'icmp' 'icmp_ln1494_7' <Predicate = (!icmp_ln74_1)> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 2372 [1/1] (0.43ns)   --->   "%select_ln90_7 = select i1 %icmp_ln1494_7, i21 %layer_4_out_V_load_4, i21 %select_ln90_6" [../src/hls/cnn_unoptimized.cpp:90]   --->   Operation 2372 'select' 'select_ln90_7' <Predicate = (!icmp_ln74_1)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_132 : Operation 2373 [1/1] (1.35ns)   --->   "%store_ln96 = store i21 %select_ln90_7, i13 %layer_5_out_V_addr" [../src/hls/cnn_unoptimized.cpp:96]   --->   Operation 2373 'store' 'store_ln96' <Predicate = (!icmp_ln74_1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 5408> <RAM>
ST_132 : Operation 2374 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_Z6conv2dILt29ELt29ELt32ELt3ELt3ELt32ELt32ELt32ELt27ELt27ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit.preheader"   --->   Operation 2374 'br' 'br_ln0' <Predicate = (!icmp_ln74_1)> <Delay = 0.00>

State 133 <SV = 9> <Delay = 0.48>
ST_133 : Operation 2375 [1/1] (0.48ns)   --->   "%br_ln27 = br void %_Z13max_pooling2dILt27ELt27ELt32ELt13ELt13ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit.preheader" [../src/hls/cnn_unoptimized.cpp:27]   --->   Operation 2375 'br' 'br_ln27' <Predicate = true> <Delay = 0.48>

State 134 <SV = 10> <Delay = 2.42>
ST_134 : Operation 2376 [1/1] (0.00ns)   --->   "%indvar_flatten176 = phi i7 %add_ln27_5, void, i7 0, void %_Z13max_pooling2dILt27ELt27ELt32ELt13ELt13ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit.preheader.preheader" [../src/hls/cnn_unoptimized.cpp:27]   --->   Operation 2376 'phi' 'indvar_flatten176' <Predicate = true> <Delay = 0.00>
ST_134 : Operation 2377 [1/1] (0.00ns)   --->   "%i_6 = phi i4 %select_ln27_8, void, i4 1, void %_Z13max_pooling2dILt27ELt27ELt32ELt13ELt13ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit.preheader.preheader" [../src/hls/cnn_unoptimized.cpp:27]   --->   Operation 2377 'phi' 'i_6' <Predicate = true> <Delay = 0.00>
ST_134 : Operation 2378 [1/1] (0.00ns)   --->   "%ii_5 = phi i4 %add_ln30_2, void, i4 1, void %_Z13max_pooling2dILt27ELt27ELt32ELt13ELt13ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit.preheader.preheader" [../src/hls/cnn_unoptimized.cpp:30]   --->   Operation 2378 'phi' 'ii_5' <Predicate = true> <Delay = 0.00>
ST_134 : Operation 2379 [1/1] (0.89ns)   --->   "%add_ln27_5 = add i7 %indvar_flatten176, i7 1" [../src/hls/cnn_unoptimized.cpp:27]   --->   Operation 2379 'add' 'add_ln27_5' <Predicate = true> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 2380 [1/1] (0.86ns)   --->   "%icmp_ln27_2 = icmp_eq  i7 %indvar_flatten176, i7 121" [../src/hls/cnn_unoptimized.cpp:27]   --->   Operation 2380 'icmp' 'icmp_ln27_2' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 2381 [1/1] (0.00ns)   --->   "%br_ln27 = br i1 %icmp_ln27_2, void %_Z13max_pooling2dILt27ELt27ELt32ELt13ELt13ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit, void %_Z6conv2dILt13ELt13ELt32ELt3ELt3ELt32ELt32ELt32ELt11ELt11ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit.preheader.preheader" [../src/hls/cnn_unoptimized.cpp:27]   --->   Operation 2381 'br' 'br_ln27' <Predicate = true> <Delay = 0.00>
ST_134 : Operation 2382 [1/1] (0.86ns)   --->   "%add_ln27_2 = add i4 %i_6, i4 1" [../src/hls/cnn_unoptimized.cpp:27]   --->   Operation 2382 'add' 'add_ln27_2' <Predicate = (!icmp_ln27_2)> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 2383 [1/1] (0.88ns)   --->   "%icmp_ln30_2 = icmp_eq  i4 %ii_5, i4 12" [../src/hls/cnn_unoptimized.cpp:30]   --->   Operation 2383 'icmp' 'icmp_ln30_2' <Predicate = (!icmp_ln27_2)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 2384 [1/1] (0.45ns)   --->   "%select_ln27_6 = select i1 %icmp_ln30_2, i4 1, i4 %ii_5" [../src/hls/cnn_unoptimized.cpp:27]   --->   Operation 2384 'select' 'select_ln27_6' <Predicate = (!icmp_ln27_2)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_134 : Operation 2385 [1/1] (0.86ns)   --->   "%empty_80 = add i4 %i_6, i4 15" [../src/hls/cnn_unoptimized.cpp:27]   --->   Operation 2385 'add' 'empty_80' <Predicate = (!icmp_ln27_2)> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 2386 [1/1] (0.45ns)   --->   "%select_ln27_7 = select i1 %icmp_ln30_2, i4 %i_6, i4 %empty_80" [../src/hls/cnn_unoptimized.cpp:27]   --->   Operation 2386 'select' 'select_ln27_7' <Predicate = (!icmp_ln27_2)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_134 : Operation 2387 [1/1] (0.00ns)   --->   "%zext_ln727_68 = zext i4 %select_ln27_7"   --->   Operation 2387 'zext' 'zext_ln727_68' <Predicate = (!icmp_ln27_2)> <Delay = 0.00>
ST_134 : Operation 2388 [3/3] (1.08ns) (grouped into DSP with root node add_ln727_2)   --->   "%mul_ln727_2 = mul i8 %zext_ln727_68, i8 11"   --->   Operation 2388 'mul' 'mul_ln727_2' <Predicate = (!icmp_ln27_2)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_134 : Operation 2389 [1/1] (0.45ns)   --->   "%select_ln27_8 = select i1 %icmp_ln30_2, i4 %add_ln27_2, i4 %i_6" [../src/hls/cnn_unoptimized.cpp:27]   --->   Operation 2389 'select' 'select_ln27_8' <Predicate = (!icmp_ln27_2)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_134 : Operation 2390 [1/1] (0.48ns)   --->   "%br_ln74 = br void %_Z6conv2dILt13ELt13ELt32ELt3ELt3ELt32ELt32ELt32ELt11ELt11ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit.preheader" [../src/hls/cnn_unoptimized.cpp:74]   --->   Operation 2390 'br' 'br_ln74' <Predicate = (icmp_ln27_2)> <Delay = 0.48>

State 135 <SV = 11> <Delay = 1.08>
ST_135 : Operation 2391 [2/3] (1.08ns) (grouped into DSP with root node add_ln727_2)   --->   "%mul_ln727_2 = mul i8 %zext_ln727_68, i8 11"   --->   Operation 2391 'mul' 'mul_ln727_2' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 136 <SV = 12> <Delay = 1.69>
ST_136 : Operation 2392 [1/3] (0.00ns) (grouped into DSP with root node add_ln727_2)   --->   "%mul_ln727_2 = mul i8 %zext_ln727_68, i8 11"   --->   Operation 2392 'mul' 'mul_ln727_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_136 : Operation 2393 [1/1] (0.86ns)   --->   "%empty_81 = add i4 %select_ln27_6, i4 15" [../src/hls/cnn_unoptimized.cpp:27]   --->   Operation 2393 'add' 'empty_81' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 2394 [1/1] (0.00ns)   --->   "%zext_ln727_69 = zext i4 %empty_81"   --->   Operation 2394 'zext' 'zext_ln727_69' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 2395 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln727_2 = add i8 %mul_ln727_2, i8 %zext_ln727_69"   --->   Operation 2395 'add' 'add_ln727_2' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 137 <SV = 13> <Delay = 0.83>
ST_137 : Operation 2396 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @conv2d1_conv2d2_str"   --->   Operation 2396 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 2397 [1/1] (0.00ns)   --->   "%empty_79 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 121, i64 121, i64 121"   --->   Operation 2397 'speclooptripcount' 'empty_79' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 2398 [1/1] (0.00ns)   --->   "%specloopname_ln30 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16" [../src/hls/cnn_unoptimized.cpp:30]   --->   Operation 2398 'specloopname' 'specloopname_ln30' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 2399 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln727_2 = add i8 %mul_ln727_2, i8 %zext_ln727_69"   --->   Operation 2399 'add' 'add_ln727_2' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_137 : Operation 2400 [1/1] (0.00ns)   --->   "%trunc_ln727 = trunc i8 %add_ln727_2"   --->   Operation 2400 'trunc' 'trunc_ln727' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 2401 [1/1] (0.00ns)   --->   "%tmp_35 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %add_ln727_2, i5 0"   --->   Operation 2401 'bitconcatenate' 'tmp_35' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 2402 [1/1] (0.00ns)   --->   "%zext_ln727_70 = zext i13 %tmp_35"   --->   Operation 2402 'zext' 'zext_ln727_70' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 2403 [1/1] (0.00ns)   --->   "%tmp_52_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i7.i5, i7 %trunc_ln727, i5 0"   --->   Operation 2403 'bitconcatenate' 'tmp_52_cast' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 2404 [1/1] (0.00ns)   --->   "%layer_6_out_V_addr_6 = getelementptr i21 %layer_6_out_V, i64 0, i64 %zext_ln727_70"   --->   Operation 2404 'getelementptr' 'layer_6_out_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 2405 [1/1] (0.00ns)   --->   "%or_ln727_62 = or i12 %tmp_52_cast, i12 1"   --->   Operation 2405 'or' 'or_ln727_62' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 2406 [1/1] (0.00ns)   --->   "%zext_ln727_71 = zext i12 %or_ln727_62"   --->   Operation 2406 'zext' 'zext_ln727_71' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 2407 [1/1] (0.00ns)   --->   "%layer_6_out_V_addr_7 = getelementptr i21 %layer_6_out_V, i64 0, i64 %zext_ln727_71"   --->   Operation 2407 'getelementptr' 'layer_6_out_V_addr_7' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 2408 [1/1] (0.00ns)   --->   "%or_ln727_63 = or i12 %tmp_52_cast, i12 2"   --->   Operation 2408 'or' 'or_ln727_63' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 2409 [1/1] (0.00ns)   --->   "%zext_ln727_72 = zext i12 %or_ln727_63"   --->   Operation 2409 'zext' 'zext_ln727_72' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 2410 [1/1] (0.00ns)   --->   "%layer_6_out_V_addr_8 = getelementptr i21 %layer_6_out_V, i64 0, i64 %zext_ln727_72"   --->   Operation 2410 'getelementptr' 'layer_6_out_V_addr_8' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 2411 [1/1] (0.00ns)   --->   "%or_ln727_64 = or i12 %tmp_52_cast, i12 3"   --->   Operation 2411 'or' 'or_ln727_64' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 2412 [1/1] (0.00ns)   --->   "%zext_ln727_73 = zext i12 %or_ln727_64"   --->   Operation 2412 'zext' 'zext_ln727_73' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 2413 [1/1] (0.00ns)   --->   "%layer_6_out_V_addr_9 = getelementptr i21 %layer_6_out_V, i64 0, i64 %zext_ln727_73"   --->   Operation 2413 'getelementptr' 'layer_6_out_V_addr_9' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 2414 [1/1] (0.00ns)   --->   "%or_ln727_65 = or i12 %tmp_52_cast, i12 4"   --->   Operation 2414 'or' 'or_ln727_65' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 2415 [1/1] (0.00ns)   --->   "%zext_ln727_74 = zext i12 %or_ln727_65"   --->   Operation 2415 'zext' 'zext_ln727_74' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 2416 [1/1] (0.00ns)   --->   "%layer_6_out_V_addr_10 = getelementptr i21 %layer_6_out_V, i64 0, i64 %zext_ln727_74"   --->   Operation 2416 'getelementptr' 'layer_6_out_V_addr_10' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 2417 [1/1] (0.00ns)   --->   "%or_ln727_66 = or i12 %tmp_52_cast, i12 5"   --->   Operation 2417 'or' 'or_ln727_66' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 2418 [1/1] (0.00ns)   --->   "%zext_ln727_75 = zext i12 %or_ln727_66"   --->   Operation 2418 'zext' 'zext_ln727_75' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 2419 [1/1] (0.00ns)   --->   "%layer_6_out_V_addr_11 = getelementptr i21 %layer_6_out_V, i64 0, i64 %zext_ln727_75"   --->   Operation 2419 'getelementptr' 'layer_6_out_V_addr_11' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 2420 [1/1] (0.00ns)   --->   "%or_ln727_67 = or i12 %tmp_52_cast, i12 6"   --->   Operation 2420 'or' 'or_ln727_67' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 2421 [1/1] (0.00ns)   --->   "%zext_ln727_76 = zext i12 %or_ln727_67"   --->   Operation 2421 'zext' 'zext_ln727_76' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 2422 [1/1] (0.00ns)   --->   "%layer_6_out_V_addr_12 = getelementptr i21 %layer_6_out_V, i64 0, i64 %zext_ln727_76"   --->   Operation 2422 'getelementptr' 'layer_6_out_V_addr_12' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 2423 [1/1] (0.00ns)   --->   "%or_ln727_68 = or i12 %tmp_52_cast, i12 7"   --->   Operation 2423 'or' 'or_ln727_68' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 2424 [1/1] (0.00ns)   --->   "%zext_ln727_77 = zext i12 %or_ln727_68"   --->   Operation 2424 'zext' 'zext_ln727_77' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 2425 [1/1] (0.00ns)   --->   "%layer_6_out_V_addr_13 = getelementptr i21 %layer_6_out_V, i64 0, i64 %zext_ln727_77"   --->   Operation 2425 'getelementptr' 'layer_6_out_V_addr_13' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 2426 [1/1] (0.00ns)   --->   "%or_ln727_69 = or i12 %tmp_52_cast, i12 8"   --->   Operation 2426 'or' 'or_ln727_69' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 2427 [1/1] (0.00ns)   --->   "%zext_ln727_78 = zext i12 %or_ln727_69"   --->   Operation 2427 'zext' 'zext_ln727_78' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 2428 [1/1] (0.00ns)   --->   "%layer_6_out_V_addr_14 = getelementptr i21 %layer_6_out_V, i64 0, i64 %zext_ln727_78"   --->   Operation 2428 'getelementptr' 'layer_6_out_V_addr_14' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 2429 [1/1] (0.00ns)   --->   "%or_ln727_70 = or i12 %tmp_52_cast, i12 9"   --->   Operation 2429 'or' 'or_ln727_70' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 2430 [1/1] (0.00ns)   --->   "%zext_ln727_79 = zext i12 %or_ln727_70"   --->   Operation 2430 'zext' 'zext_ln727_79' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 2431 [1/1] (0.00ns)   --->   "%layer_6_out_V_addr_15 = getelementptr i21 %layer_6_out_V, i64 0, i64 %zext_ln727_79"   --->   Operation 2431 'getelementptr' 'layer_6_out_V_addr_15' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 2432 [1/1] (0.00ns)   --->   "%or_ln727_71 = or i12 %tmp_52_cast, i12 10"   --->   Operation 2432 'or' 'or_ln727_71' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 2433 [1/1] (0.00ns)   --->   "%zext_ln727_80 = zext i12 %or_ln727_71"   --->   Operation 2433 'zext' 'zext_ln727_80' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 2434 [1/1] (0.00ns)   --->   "%layer_6_out_V_addr_16 = getelementptr i21 %layer_6_out_V, i64 0, i64 %zext_ln727_80"   --->   Operation 2434 'getelementptr' 'layer_6_out_V_addr_16' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 2435 [1/1] (0.00ns)   --->   "%or_ln727_72 = or i12 %tmp_52_cast, i12 11"   --->   Operation 2435 'or' 'or_ln727_72' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 2436 [1/1] (0.00ns)   --->   "%zext_ln727_81 = zext i12 %or_ln727_72"   --->   Operation 2436 'zext' 'zext_ln727_81' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 2437 [1/1] (0.00ns)   --->   "%layer_6_out_V_addr_17 = getelementptr i21 %layer_6_out_V, i64 0, i64 %zext_ln727_81"   --->   Operation 2437 'getelementptr' 'layer_6_out_V_addr_17' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 2438 [1/1] (0.00ns)   --->   "%or_ln727_73 = or i12 %tmp_52_cast, i12 12"   --->   Operation 2438 'or' 'or_ln727_73' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 2439 [1/1] (0.00ns)   --->   "%zext_ln727_82 = zext i12 %or_ln727_73"   --->   Operation 2439 'zext' 'zext_ln727_82' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 2440 [1/1] (0.00ns)   --->   "%layer_6_out_V_addr_18 = getelementptr i21 %layer_6_out_V, i64 0, i64 %zext_ln727_82"   --->   Operation 2440 'getelementptr' 'layer_6_out_V_addr_18' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 2441 [1/1] (0.00ns)   --->   "%or_ln727_74 = or i12 %tmp_52_cast, i12 13"   --->   Operation 2441 'or' 'or_ln727_74' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 2442 [1/1] (0.00ns)   --->   "%zext_ln727_83 = zext i12 %or_ln727_74"   --->   Operation 2442 'zext' 'zext_ln727_83' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 2443 [1/1] (0.00ns)   --->   "%layer_6_out_V_addr_19 = getelementptr i21 %layer_6_out_V, i64 0, i64 %zext_ln727_83"   --->   Operation 2443 'getelementptr' 'layer_6_out_V_addr_19' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 2444 [1/1] (0.00ns)   --->   "%or_ln727_75 = or i12 %tmp_52_cast, i12 14"   --->   Operation 2444 'or' 'or_ln727_75' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 2445 [1/1] (0.00ns)   --->   "%zext_ln727_84 = zext i12 %or_ln727_75"   --->   Operation 2445 'zext' 'zext_ln727_84' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 2446 [1/1] (0.00ns)   --->   "%layer_6_out_V_addr_20 = getelementptr i21 %layer_6_out_V, i64 0, i64 %zext_ln727_84"   --->   Operation 2446 'getelementptr' 'layer_6_out_V_addr_20' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 2447 [1/1] (0.00ns)   --->   "%or_ln727_76 = or i12 %tmp_52_cast, i12 15"   --->   Operation 2447 'or' 'or_ln727_76' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 2448 [1/1] (0.00ns)   --->   "%zext_ln727_85 = zext i12 %or_ln727_76"   --->   Operation 2448 'zext' 'zext_ln727_85' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 2449 [1/1] (0.00ns)   --->   "%layer_6_out_V_addr_21 = getelementptr i21 %layer_6_out_V, i64 0, i64 %zext_ln727_85"   --->   Operation 2449 'getelementptr' 'layer_6_out_V_addr_21' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 2450 [1/1] (0.00ns)   --->   "%or_ln727_77 = or i12 %tmp_52_cast, i12 16"   --->   Operation 2450 'or' 'or_ln727_77' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 2451 [1/1] (0.00ns)   --->   "%zext_ln727_86 = zext i12 %or_ln727_77"   --->   Operation 2451 'zext' 'zext_ln727_86' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 2452 [1/1] (0.00ns)   --->   "%layer_6_out_V_addr_22 = getelementptr i21 %layer_6_out_V, i64 0, i64 %zext_ln727_86"   --->   Operation 2452 'getelementptr' 'layer_6_out_V_addr_22' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 2453 [1/1] (0.00ns)   --->   "%or_ln727_78 = or i12 %tmp_52_cast, i12 17"   --->   Operation 2453 'or' 'or_ln727_78' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 2454 [1/1] (0.00ns)   --->   "%zext_ln727_87 = zext i12 %or_ln727_78"   --->   Operation 2454 'zext' 'zext_ln727_87' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 2455 [1/1] (0.00ns)   --->   "%layer_6_out_V_addr_23 = getelementptr i21 %layer_6_out_V, i64 0, i64 %zext_ln727_87"   --->   Operation 2455 'getelementptr' 'layer_6_out_V_addr_23' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 2456 [1/1] (0.00ns)   --->   "%or_ln727_79 = or i12 %tmp_52_cast, i12 18"   --->   Operation 2456 'or' 'or_ln727_79' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 2457 [1/1] (0.00ns)   --->   "%zext_ln727_88 = zext i12 %or_ln727_79"   --->   Operation 2457 'zext' 'zext_ln727_88' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 2458 [1/1] (0.00ns)   --->   "%layer_6_out_V_addr_24 = getelementptr i21 %layer_6_out_V, i64 0, i64 %zext_ln727_88"   --->   Operation 2458 'getelementptr' 'layer_6_out_V_addr_24' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 2459 [1/1] (0.00ns)   --->   "%or_ln727_80 = or i12 %tmp_52_cast, i12 19"   --->   Operation 2459 'or' 'or_ln727_80' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 2460 [1/1] (0.00ns)   --->   "%zext_ln727_89 = zext i12 %or_ln727_80"   --->   Operation 2460 'zext' 'zext_ln727_89' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 2461 [1/1] (0.00ns)   --->   "%layer_6_out_V_addr_25 = getelementptr i21 %layer_6_out_V, i64 0, i64 %zext_ln727_89"   --->   Operation 2461 'getelementptr' 'layer_6_out_V_addr_25' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 2462 [1/1] (0.00ns)   --->   "%or_ln727_81 = or i12 %tmp_52_cast, i12 20"   --->   Operation 2462 'or' 'or_ln727_81' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 2463 [1/1] (0.00ns)   --->   "%zext_ln727_90 = zext i12 %or_ln727_81"   --->   Operation 2463 'zext' 'zext_ln727_90' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 2464 [1/1] (0.00ns)   --->   "%layer_6_out_V_addr_26 = getelementptr i21 %layer_6_out_V, i64 0, i64 %zext_ln727_90"   --->   Operation 2464 'getelementptr' 'layer_6_out_V_addr_26' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 2465 [1/1] (0.00ns)   --->   "%or_ln727_82 = or i12 %tmp_52_cast, i12 21"   --->   Operation 2465 'or' 'or_ln727_82' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 2466 [1/1] (0.00ns)   --->   "%zext_ln727_91 = zext i12 %or_ln727_82"   --->   Operation 2466 'zext' 'zext_ln727_91' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 2467 [1/1] (0.00ns)   --->   "%layer_6_out_V_addr_27 = getelementptr i21 %layer_6_out_V, i64 0, i64 %zext_ln727_91"   --->   Operation 2467 'getelementptr' 'layer_6_out_V_addr_27' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 2468 [1/1] (0.00ns)   --->   "%or_ln727_83 = or i12 %tmp_52_cast, i12 22"   --->   Operation 2468 'or' 'or_ln727_83' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 2469 [1/1] (0.00ns)   --->   "%zext_ln727_92 = zext i12 %or_ln727_83"   --->   Operation 2469 'zext' 'zext_ln727_92' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 2470 [1/1] (0.00ns)   --->   "%layer_6_out_V_addr_28 = getelementptr i21 %layer_6_out_V, i64 0, i64 %zext_ln727_92"   --->   Operation 2470 'getelementptr' 'layer_6_out_V_addr_28' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 2471 [1/1] (0.00ns)   --->   "%or_ln727_84 = or i12 %tmp_52_cast, i12 23"   --->   Operation 2471 'or' 'or_ln727_84' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 2472 [1/1] (0.00ns)   --->   "%zext_ln727_93 = zext i12 %or_ln727_84"   --->   Operation 2472 'zext' 'zext_ln727_93' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 2473 [1/1] (0.00ns)   --->   "%layer_6_out_V_addr_29 = getelementptr i21 %layer_6_out_V, i64 0, i64 %zext_ln727_93"   --->   Operation 2473 'getelementptr' 'layer_6_out_V_addr_29' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 2474 [1/1] (0.00ns)   --->   "%or_ln727_85 = or i12 %tmp_52_cast, i12 24"   --->   Operation 2474 'or' 'or_ln727_85' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 2475 [1/1] (0.00ns)   --->   "%zext_ln727_94 = zext i12 %or_ln727_85"   --->   Operation 2475 'zext' 'zext_ln727_94' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 2476 [1/1] (0.00ns)   --->   "%layer_6_out_V_addr_30 = getelementptr i21 %layer_6_out_V, i64 0, i64 %zext_ln727_94"   --->   Operation 2476 'getelementptr' 'layer_6_out_V_addr_30' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 2477 [1/1] (0.00ns)   --->   "%or_ln727_86 = or i12 %tmp_52_cast, i12 25"   --->   Operation 2477 'or' 'or_ln727_86' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 2478 [1/1] (0.00ns)   --->   "%zext_ln727_95 = zext i12 %or_ln727_86"   --->   Operation 2478 'zext' 'zext_ln727_95' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 2479 [1/1] (0.00ns)   --->   "%layer_6_out_V_addr_31 = getelementptr i21 %layer_6_out_V, i64 0, i64 %zext_ln727_95"   --->   Operation 2479 'getelementptr' 'layer_6_out_V_addr_31' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 2480 [1/1] (0.00ns)   --->   "%or_ln727_87 = or i12 %tmp_52_cast, i12 26"   --->   Operation 2480 'or' 'or_ln727_87' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 2481 [1/1] (0.00ns)   --->   "%zext_ln727_96 = zext i12 %or_ln727_87"   --->   Operation 2481 'zext' 'zext_ln727_96' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 2482 [1/1] (0.00ns)   --->   "%layer_6_out_V_addr_32 = getelementptr i21 %layer_6_out_V, i64 0, i64 %zext_ln727_96"   --->   Operation 2482 'getelementptr' 'layer_6_out_V_addr_32' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 2483 [1/1] (0.00ns)   --->   "%or_ln727_88 = or i12 %tmp_52_cast, i12 27"   --->   Operation 2483 'or' 'or_ln727_88' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 2484 [1/1] (0.00ns)   --->   "%zext_ln727_97 = zext i12 %or_ln727_88"   --->   Operation 2484 'zext' 'zext_ln727_97' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 2485 [1/1] (0.00ns)   --->   "%layer_6_out_V_addr_33 = getelementptr i21 %layer_6_out_V, i64 0, i64 %zext_ln727_97"   --->   Operation 2485 'getelementptr' 'layer_6_out_V_addr_33' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 2486 [1/1] (0.00ns)   --->   "%or_ln727_89 = or i12 %tmp_52_cast, i12 28"   --->   Operation 2486 'or' 'or_ln727_89' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 2487 [1/1] (0.00ns)   --->   "%zext_ln727_98 = zext i12 %or_ln727_89"   --->   Operation 2487 'zext' 'zext_ln727_98' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 2488 [1/1] (0.00ns)   --->   "%layer_6_out_V_addr_34 = getelementptr i21 %layer_6_out_V, i64 0, i64 %zext_ln727_98"   --->   Operation 2488 'getelementptr' 'layer_6_out_V_addr_34' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 2489 [1/1] (0.00ns)   --->   "%or_ln727_90 = or i12 %tmp_52_cast, i12 29"   --->   Operation 2489 'or' 'or_ln727_90' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 2490 [1/1] (0.00ns)   --->   "%zext_ln727_99 = zext i12 %or_ln727_90"   --->   Operation 2490 'zext' 'zext_ln727_99' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 2491 [1/1] (0.00ns)   --->   "%layer_6_out_V_addr_35 = getelementptr i21 %layer_6_out_V, i64 0, i64 %zext_ln727_99"   --->   Operation 2491 'getelementptr' 'layer_6_out_V_addr_35' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 2492 [1/1] (0.00ns)   --->   "%or_ln727_91 = or i12 %tmp_52_cast, i12 30"   --->   Operation 2492 'or' 'or_ln727_91' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 2493 [1/1] (0.00ns)   --->   "%zext_ln727_100 = zext i12 %or_ln727_91"   --->   Operation 2493 'zext' 'zext_ln727_100' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 2494 [1/1] (0.00ns)   --->   "%layer_6_out_V_addr_36 = getelementptr i21 %layer_6_out_V, i64 0, i64 %zext_ln727_100"   --->   Operation 2494 'getelementptr' 'layer_6_out_V_addr_36' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 2495 [1/1] (0.00ns)   --->   "%or_ln727_92 = or i12 %tmp_52_cast, i12 31"   --->   Operation 2495 'or' 'or_ln727_92' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 2496 [1/1] (0.00ns)   --->   "%zext_ln727_101 = zext i12 %or_ln727_92"   --->   Operation 2496 'zext' 'zext_ln727_101' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 2497 [1/1] (0.00ns)   --->   "%layer_6_out_V_addr_37 = getelementptr i21 %layer_6_out_V, i64 0, i64 %zext_ln727_101"   --->   Operation 2497 'getelementptr' 'layer_6_out_V_addr_37' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 2498 [1/1] (0.48ns)   --->   "%br_ln33 = br void" [../src/hls/cnn_unoptimized.cpp:33]   --->   Operation 2498 'br' 'br_ln33' <Predicate = true> <Delay = 0.48>

State 138 <SV = 14> <Delay = 0.96>
ST_138 : Operation 2499 [1/1] (0.00ns)   --->   "%iii_5 = phi i6 %add_ln33_2, void %.split41, i6 0, void %_Z13max_pooling2dILt27ELt27ELt32ELt13ELt13ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit" [../src/hls/cnn_unoptimized.cpp:33]   --->   Operation 2499 'phi' 'iii_5' <Predicate = true> <Delay = 0.00>
ST_138 : Operation 2500 [1/1] (0.88ns)   --->   "%add_ln33_2 = add i6 %iii_5, i6 1" [../src/hls/cnn_unoptimized.cpp:33]   --->   Operation 2500 'add' 'add_ln33_2' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2501 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 2501 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_138 : Operation 2502 [1/1] (0.87ns)   --->   "%icmp_ln33_2 = icmp_eq  i6 %iii_5, i6 32" [../src/hls/cnn_unoptimized.cpp:33]   --->   Operation 2502 'icmp' 'icmp_ln33_2' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2503 [1/1] (0.00ns)   --->   "%empty_72 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 2503 'speclooptripcount' 'empty_72' <Predicate = true> <Delay = 0.00>
ST_138 : Operation 2504 [1/1] (0.00ns)   --->   "%br_ln33 = br i1 %icmp_ln33_2, void %.split41, void %.preheader27.preheader.preheader" [../src/hls/cnn_unoptimized.cpp:33]   --->   Operation 2504 'br' 'br_ln33' <Predicate = true> <Delay = 0.00>
ST_138 : Operation 2505 [1/1] (0.00ns)   --->   "%iii_5_cast = zext i6 %iii_5" [../src/hls/cnn_unoptimized.cpp:33]   --->   Operation 2505 'zext' 'iii_5_cast' <Predicate = (!icmp_ln33_2)> <Delay = 0.00>
ST_138 : Operation 2506 [1/1] (0.00ns)   --->   "%zext_ln36_4 = zext i6 %iii_5" [../src/hls/cnn_unoptimized.cpp:36]   --->   Operation 2506 'zext' 'zext_ln36_4' <Predicate = (!icmp_ln33_2)> <Delay = 0.00>
ST_138 : Operation 2507 [1/1] (0.96ns)   --->   "%add_ln36_2 = add i12 %tmp_52_cast, i12 %zext_ln36_4" [../src/hls/cnn_unoptimized.cpp:36]   --->   Operation 2507 'add' 'add_ln36_2' <Predicate = (!icmp_ln33_2)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2508 [1/1] (0.00ns)   --->   "%layer_6_bias_V_addr = getelementptr i14 %layer_6_bias_V, i64 0, i64 %iii_5_cast" [../src/hls/cnn_unoptimized.cpp:36]   --->   Operation 2508 'getelementptr' 'layer_6_bias_V_addr' <Predicate = (!icmp_ln33_2)> <Delay = 0.00>
ST_138 : Operation 2509 [2/2] (0.79ns)   --->   "%layer_6_bias_V_load = load i5 %layer_6_bias_V_addr" [../src/hls/cnn_unoptimized.cpp:36]   --->   Operation 2509 'load' 'layer_6_bias_V_load' <Predicate = (!icmp_ln33_2)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 32> <ROM>

State 139 <SV = 15> <Delay = 2.14>
ST_139 : Operation 2510 [1/1] (0.00ns)   --->   "%zext_ln36_5 = zext i12 %add_ln36_2" [../src/hls/cnn_unoptimized.cpp:36]   --->   Operation 2510 'zext' 'zext_ln36_5' <Predicate = (!icmp_ln33_2)> <Delay = 0.00>
ST_139 : Operation 2511 [1/1] (0.00ns)   --->   "%layer_6_out_V_addr = getelementptr i21 %layer_6_out_V, i64 0, i64 %zext_ln36_5" [../src/hls/cnn_unoptimized.cpp:36]   --->   Operation 2511 'getelementptr' 'layer_6_out_V_addr' <Predicate = (!icmp_ln33_2)> <Delay = 0.00>
ST_139 : Operation 2512 [1/1] (0.00ns)   --->   "%specloopname_ln33 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [../src/hls/cnn_unoptimized.cpp:33]   --->   Operation 2512 'specloopname' 'specloopname_ln33' <Predicate = (!icmp_ln33_2)> <Delay = 0.00>
ST_139 : Operation 2513 [1/2] (0.79ns)   --->   "%layer_6_bias_V_load = load i5 %layer_6_bias_V_addr" [../src/hls/cnn_unoptimized.cpp:36]   --->   Operation 2513 'load' 'layer_6_bias_V_load' <Predicate = (!icmp_ln33_2)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 32> <ROM>
ST_139 : Operation 2514 [1/1] (0.00ns)   --->   "%sext_ln36_2 = sext i14 %layer_6_bias_V_load" [../src/hls/cnn_unoptimized.cpp:36]   --->   Operation 2514 'sext' 'sext_ln36_2' <Predicate = (!icmp_ln33_2)> <Delay = 0.00>
ST_139 : Operation 2515 [1/1] (1.35ns)   --->   "%store_ln36 = store i21 %sext_ln36_2, i12 %layer_6_out_V_addr" [../src/hls/cnn_unoptimized.cpp:36]   --->   Operation 2515 'store' 'store_ln36' <Predicate = (!icmp_ln33_2)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 3872> <RAM>
ST_139 : Operation 2516 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 2516 'br' 'br_ln0' <Predicate = (!icmp_ln33_2)> <Delay = 0.00>

State 140 <SV = 15> <Delay = 0.48>
ST_140 : Operation 2517 [1/1] (0.48ns)   --->   "%br_ln39 = br void %.preheader27.preheader" [../src/hls/cnn_unoptimized.cpp:39]   --->   Operation 2517 'br' 'br_ln39' <Predicate = true> <Delay = 0.48>

State 141 <SV = 16> <Delay = 5.11>
ST_141 : Operation 2518 [1/1] (0.00ns)   --->   "%indvar_flatten165 = phi i9 %add_ln39_3, void %.preheader27, i9 0, void %.preheader27.preheader.preheader" [../src/hls/cnn_unoptimized.cpp:39]   --->   Operation 2518 'phi' 'indvar_flatten165' <Predicate = true> <Delay = 0.00>
ST_141 : Operation 2519 [1/1] (0.00ns)   --->   "%iv_1 = phi i6 %select_ln39_4, void %.preheader27, i6 0, void %.preheader27.preheader.preheader" [../src/hls/cnn_unoptimized.cpp:39]   --->   Operation 2519 'phi' 'iv_1' <Predicate = true> <Delay = 0.00>
ST_141 : Operation 2520 [1/1] (0.00ns)   --->   "%indvar_flatten143 = phi i4 %select_ln42_10, void %.preheader27, i4 0, void %.preheader27.preheader.preheader" [../src/hls/cnn_unoptimized.cpp:42]   --->   Operation 2520 'phi' 'indvar_flatten143' <Predicate = true> <Delay = 0.00>
ST_141 : Operation 2521 [1/1] (0.00ns)   --->   "%v_1 = phi i3 %select_ln42_8, void %.preheader27, i3 7, void %.preheader27.preheader.preheader" [../src/hls/cnn_unoptimized.cpp:42]   --->   Operation 2521 'phi' 'v_1' <Predicate = true> <Delay = 0.00>
ST_141 : Operation 2522 [1/1] (0.00ns)   --->   "%vi_1 = phi i3 %indvars_iv_next641, void %.preheader27, i3 7, void %.preheader27.preheader.preheader" [../src/hls/cnn_unoptimized.cpp:42]   --->   Operation 2522 'phi' 'vi_1' <Predicate = true> <Delay = 0.00>
ST_141 : Operation 2523 [1/1] (0.92ns)   --->   "%add_ln39_3 = add i9 %indvar_flatten165, i9 1" [../src/hls/cnn_unoptimized.cpp:39]   --->   Operation 2523 'add' 'add_ln39_3' <Predicate = true> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 2524 [1/1] (0.74ns)   --->   "%indvars_iv_next645 = add i3 %v_1, i3 1" [../src/hls/cnn_unoptimized.cpp:42]   --->   Operation 2524 'add' 'indvars_iv_next645' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 2525 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 2525 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_141 : Operation 2526 [1/1] (0.85ns)   --->   "%icmp_ln39_1 = icmp_eq  i9 %indvar_flatten165, i9 288" [../src/hls/cnn_unoptimized.cpp:39]   --->   Operation 2526 'icmp' 'icmp_ln39_1' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 2527 [1/1] (0.00ns)   --->   "%br_ln39 = br i1 %icmp_ln39_1, void %.preheader27, void %.preheader.preheader" [../src/hls/cnn_unoptimized.cpp:39]   --->   Operation 2527 'br' 'br_ln39' <Predicate = true> <Delay = 0.00>
ST_141 : Operation 2528 [1/1] (0.88ns)   --->   "%add_ln39_1 = add i6 %iv_1, i6 1" [../src/hls/cnn_unoptimized.cpp:39]   --->   Operation 2528 'add' 'add_ln39_1' <Predicate = (!icmp_ln39_1)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 2529 [1/1] (0.88ns)   --->   "%icmp_ln42_2 = icmp_eq  i4 %indvar_flatten143, i4 9" [../src/hls/cnn_unoptimized.cpp:42]   --->   Operation 2529 'icmp' 'icmp_ln42_2' <Predicate = (!icmp_ln39_1)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 2530 [1/1] (0.27ns)   --->   "%select_ln39_3 = select i1 %icmp_ln42_2, i3 7, i3 %v_1" [../src/hls/cnn_unoptimized.cpp:39]   --->   Operation 2530 'select' 'select_ln39_3' <Predicate = (!icmp_ln39_1)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_141 : Operation 2531 [1/1] (0.44ns)   --->   "%select_ln39_4 = select i1 %icmp_ln42_2, i6 %add_ln39_1, i6 %iv_1" [../src/hls/cnn_unoptimized.cpp:39]   --->   Operation 2531 'select' 'select_ln39_4' <Predicate = (!icmp_ln39_1)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_141 : Operation 2532 [1/1] (0.00ns)   --->   "%zext_ln42_2 = zext i6 %select_ln39_4" [../src/hls/cnn_unoptimized.cpp:42]   --->   Operation 2532 'zext' 'zext_ln42_2' <Predicate = (!icmp_ln39_1)> <Delay = 0.00>
ST_141 : Operation 2533 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_9)   --->   "%select_ln39_5 = select i1 %icmp_ln42_2, i3 0, i3 %indvars_iv_next645" [../src/hls/cnn_unoptimized.cpp:39]   --->   Operation 2533 'select' 'select_ln39_5' <Predicate = (!icmp_ln39_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_141 : Operation 2534 [1/1] (0.00ns) (grouped into LUT with out node and_ln39_1)   --->   "%xor_ln39_1 = xor i1 %icmp_ln42_2, i1 1" [../src/hls/cnn_unoptimized.cpp:39]   --->   Operation 2534 'xor' 'xor_ln39_1' <Predicate = (!icmp_ln39_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 2535 [1/1] (0.69ns)   --->   "%icmp_ln45_2 = icmp_eq  i3 %vi_1, i3 2" [../src/hls/cnn_unoptimized.cpp:45]   --->   Operation 2535 'icmp' 'icmp_ln45_2' <Predicate = (!icmp_ln39_1)> <Delay = 0.69> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 2536 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln39_1 = and i1 %icmp_ln45_2, i1 %xor_ln39_1" [../src/hls/cnn_unoptimized.cpp:39]   --->   Operation 2536 'and' 'and_ln39_1' <Predicate = (!icmp_ln39_1)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 2537 [1/1] (0.74ns)   --->   "%indvars_iv_next645_dup = add i3 %select_ln39_3, i3 1" [../src/hls/cnn_unoptimized.cpp:39]   --->   Operation 2537 'add' 'indvars_iv_next645_dup' <Predicate = (!icmp_ln39_1)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 2538 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_7)   --->   "%or_ln42_1 = or i1 %and_ln39_1, i1 %icmp_ln42_2" [../src/hls/cnn_unoptimized.cpp:42]   --->   Operation 2538 'or' 'or_ln42_1' <Predicate = (!icmp_ln39_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 2539 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln42_7 = select i1 %or_ln42_1, i3 7, i3 %vi_1" [../src/hls/cnn_unoptimized.cpp:42]   --->   Operation 2539 'select' 'select_ln42_7' <Predicate = (!icmp_ln39_1)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_141 : Operation 2540 [1/1] (0.27ns)   --->   "%select_ln42_8 = select i1 %and_ln39_1, i3 %indvars_iv_next645_dup, i3 %select_ln39_3" [../src/hls/cnn_unoptimized.cpp:42]   --->   Operation 2540 'select' 'select_ln42_8' <Predicate = (!icmp_ln39_1)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_141 : Operation 2541 [1/1] (0.00ns)   --->   "%sext_ln42_2 = sext i3 %select_ln42_8" [../src/hls/cnn_unoptimized.cpp:42]   --->   Operation 2541 'sext' 'sext_ln42_2' <Predicate = (!icmp_ln39_1)> <Delay = 0.00>
ST_141 : Operation 2542 [1/1] (0.86ns)   --->   "%add_ln42_4 = add i4 %select_ln27_8, i4 %sext_ln42_2" [../src/hls/cnn_unoptimized.cpp:42]   --->   Operation 2542 'add' 'add_ln42_4' <Predicate = (!icmp_ln39_1)> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 2543 [1/1] (0.00ns)   --->   "%add_ln42_4_cast = zext i4 %add_ln42_4" [../src/hls/cnn_unoptimized.cpp:42]   --->   Operation 2543 'zext' 'add_ln42_4_cast' <Predicate = (!icmp_ln39_1)> <Delay = 0.00>
ST_141 : Operation 2544 [3/3] (1.08ns) (grouped into DSP with root node empty_76)   --->   "%empty_74 = mul i8 %add_ln42_4_cast, i8 13" [../src/hls/cnn_unoptimized.cpp:42]   --->   Operation 2544 'mul' 'empty_74' <Predicate = (!icmp_ln39_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_141 : Operation 2545 [1/1] (0.74ns)   --->   "%indvars_iv_next645_mid1 = add i3 %select_ln39_3, i3 2" [../src/hls/cnn_unoptimized.cpp:39]   --->   Operation 2545 'add' 'indvars_iv_next645_mid1' <Predicate = (!icmp_ln39_1)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 2546 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln42_9 = select i1 %and_ln39_1, i3 %indvars_iv_next645_mid1, i3 %select_ln39_5" [../src/hls/cnn_unoptimized.cpp:42]   --->   Operation 2546 'select' 'select_ln42_9' <Predicate = (!icmp_ln39_1)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_141 : Operation 2547 [1/1] (0.00ns)   --->   "%zext_ln1118_8 = zext i3 %select_ln42_9"   --->   Operation 2547 'zext' 'zext_ln1118_8' <Predicate = (!icmp_ln39_1)> <Delay = 0.00>
ST_141 : Operation 2548 [1/1] (0.00ns)   --->   "%trunc_ln1118_2 = trunc i3 %select_ln42_9"   --->   Operation 2548 'trunc' 'trunc_ln1118_2' <Predicate = (!icmp_ln39_1)> <Delay = 0.00>
ST_141 : Operation 2549 [1/1] (0.00ns)   --->   "%p_shl5_cast = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %trunc_ln1118_2, i2 0"   --->   Operation 2549 'bitconcatenate' 'p_shl5_cast' <Predicate = (!icmp_ln39_1)> <Delay = 0.00>
ST_141 : Operation 2550 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1118_2 = sub i4 %p_shl5_cast, i4 %zext_ln1118_8"   --->   Operation 2550 'sub' 'sub_ln1118_2' <Predicate = (!icmp_ln39_1)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.61> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_141 : Operation 2551 [1/1] (0.74ns)   --->   "%indvars_iv_next641 = add i3 %select_ln42_7, i3 1" [../src/hls/cnn_unoptimized.cpp:42]   --->   Operation 2551 'add' 'indvars_iv_next641' <Predicate = (!icmp_ln39_1)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 2552 [1/1] (0.00ns)   --->   "%zext_ln1118_9 = zext i3 %indvars_iv_next641"   --->   Operation 2552 'zext' 'zext_ln1118_9' <Predicate = (!icmp_ln39_1)> <Delay = 0.00>
ST_141 : Operation 2553 [1/1] (0.54ns) (root node of TernaryAdder)   --->   "%add_ln1118_3 = add i4 %sub_ln1118_2, i4 %zext_ln1118_9"   --->   Operation 2553 'add' 'add_ln1118_3' <Predicate = (!icmp_ln39_1)> <Delay = 0.54> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.61> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_141 : Operation 2554 [1/1] (0.00ns)   --->   "%tmp_77_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i4.i5, i4 %add_ln1118_3, i5 0"   --->   Operation 2554 'bitconcatenate' 'tmp_77_cast' <Predicate = (!icmp_ln39_1)> <Delay = 0.00>
ST_141 : Operation 2555 [1/1] (0.92ns)   --->   "%add_ln1118_4 = add i9 %tmp_77_cast, i9 %zext_ln42_2"   --->   Operation 2555 'add' 'add_ln1118_4' <Predicate = (!icmp_ln39_1)> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 2556 [1/1] (0.00ns)   --->   "%zext_ln1118_10 = zext i9 %add_ln1118_4"   --->   Operation 2556 'zext' 'zext_ln1118_10' <Predicate = (!icmp_ln39_1)> <Delay = 0.00>
ST_141 : Operation 2557 [1/1] (0.00ns)   --->   "%layer_6_weights_V_0_addr = getelementptr i14 %layer_6_weights_V_0, i64 0, i64 %zext_ln1118_10"   --->   Operation 2557 'getelementptr' 'layer_6_weights_V_0_addr' <Predicate = (!icmp_ln39_1)> <Delay = 0.00>
ST_141 : Operation 2558 [1/1] (0.00ns)   --->   "%layer_6_weights_V_1_addr = getelementptr i16 %layer_6_weights_V_1, i64 0, i64 %zext_ln1118_10"   --->   Operation 2558 'getelementptr' 'layer_6_weights_V_1_addr' <Predicate = (!icmp_ln39_1)> <Delay = 0.00>
ST_141 : Operation 2559 [1/1] (0.00ns)   --->   "%layer_6_weights_V_10_addr = getelementptr i14 %layer_6_weights_V_10, i64 0, i64 %zext_ln1118_10"   --->   Operation 2559 'getelementptr' 'layer_6_weights_V_10_addr' <Predicate = (!icmp_ln39_1)> <Delay = 0.00>
ST_141 : Operation 2560 [1/1] (0.00ns)   --->   "%layer_6_weights_V_11_addr = getelementptr i14 %layer_6_weights_V_11, i64 0, i64 %zext_ln1118_10"   --->   Operation 2560 'getelementptr' 'layer_6_weights_V_11_addr' <Predicate = (!icmp_ln39_1)> <Delay = 0.00>
ST_141 : Operation 2561 [1/1] (0.00ns)   --->   "%layer_6_weights_V_12_addr = getelementptr i16 %layer_6_weights_V_12, i64 0, i64 %zext_ln1118_10"   --->   Operation 2561 'getelementptr' 'layer_6_weights_V_12_addr' <Predicate = (!icmp_ln39_1)> <Delay = 0.00>
ST_141 : Operation 2562 [1/1] (0.00ns)   --->   "%layer_6_weights_V_13_addr = getelementptr i15 %layer_6_weights_V_13, i64 0, i64 %zext_ln1118_10"   --->   Operation 2562 'getelementptr' 'layer_6_weights_V_13_addr' <Predicate = (!icmp_ln39_1)> <Delay = 0.00>
ST_141 : Operation 2563 [1/1] (0.00ns)   --->   "%layer_6_weights_V_14_addr = getelementptr i14 %layer_6_weights_V_14, i64 0, i64 %zext_ln1118_10"   --->   Operation 2563 'getelementptr' 'layer_6_weights_V_14_addr' <Predicate = (!icmp_ln39_1)> <Delay = 0.00>
ST_141 : Operation 2564 [1/1] (0.00ns)   --->   "%layer_6_weights_V_15_addr = getelementptr i16 %layer_6_weights_V_15, i64 0, i64 %zext_ln1118_10"   --->   Operation 2564 'getelementptr' 'layer_6_weights_V_15_addr' <Predicate = (!icmp_ln39_1)> <Delay = 0.00>
ST_141 : Operation 2565 [1/1] (0.00ns)   --->   "%layer_6_weights_V_16_addr = getelementptr i14 %layer_6_weights_V_16, i64 0, i64 %zext_ln1118_10"   --->   Operation 2565 'getelementptr' 'layer_6_weights_V_16_addr' <Predicate = (!icmp_ln39_1)> <Delay = 0.00>
ST_141 : Operation 2566 [1/1] (0.00ns)   --->   "%layer_6_weights_V_17_addr = getelementptr i15 %layer_6_weights_V_17, i64 0, i64 %zext_ln1118_10"   --->   Operation 2566 'getelementptr' 'layer_6_weights_V_17_addr' <Predicate = (!icmp_ln39_1)> <Delay = 0.00>
ST_141 : Operation 2567 [1/1] (0.00ns)   --->   "%layer_6_weights_V_18_addr = getelementptr i14 %layer_6_weights_V_18, i64 0, i64 %zext_ln1118_10"   --->   Operation 2567 'getelementptr' 'layer_6_weights_V_18_addr' <Predicate = (!icmp_ln39_1)> <Delay = 0.00>
ST_141 : Operation 2568 [1/1] (0.00ns)   --->   "%layer_6_weights_V_19_addr = getelementptr i16 %layer_6_weights_V_19, i64 0, i64 %zext_ln1118_10"   --->   Operation 2568 'getelementptr' 'layer_6_weights_V_19_addr' <Predicate = (!icmp_ln39_1)> <Delay = 0.00>
ST_141 : Operation 2569 [1/1] (0.00ns)   --->   "%layer_6_weights_V_2_addr = getelementptr i16 %layer_6_weights_V_2, i64 0, i64 %zext_ln1118_10"   --->   Operation 2569 'getelementptr' 'layer_6_weights_V_2_addr' <Predicate = (!icmp_ln39_1)> <Delay = 0.00>
ST_141 : Operation 2570 [1/1] (0.00ns)   --->   "%layer_6_weights_V_20_addr = getelementptr i16 %layer_6_weights_V_20, i64 0, i64 %zext_ln1118_10"   --->   Operation 2570 'getelementptr' 'layer_6_weights_V_20_addr' <Predicate = (!icmp_ln39_1)> <Delay = 0.00>
ST_141 : Operation 2571 [1/1] (0.00ns)   --->   "%layer_6_weights_V_21_addr = getelementptr i14 %layer_6_weights_V_21, i64 0, i64 %zext_ln1118_10"   --->   Operation 2571 'getelementptr' 'layer_6_weights_V_21_addr' <Predicate = (!icmp_ln39_1)> <Delay = 0.00>
ST_141 : Operation 2572 [1/1] (0.00ns)   --->   "%layer_6_weights_V_22_addr = getelementptr i16 %layer_6_weights_V_22, i64 0, i64 %zext_ln1118_10"   --->   Operation 2572 'getelementptr' 'layer_6_weights_V_22_addr' <Predicate = (!icmp_ln39_1)> <Delay = 0.00>
ST_141 : Operation 2573 [1/1] (0.00ns)   --->   "%layer_6_weights_V_23_addr = getelementptr i16 %layer_6_weights_V_23, i64 0, i64 %zext_ln1118_10"   --->   Operation 2573 'getelementptr' 'layer_6_weights_V_23_addr' <Predicate = (!icmp_ln39_1)> <Delay = 0.00>
ST_141 : Operation 2574 [1/1] (0.00ns)   --->   "%layer_6_weights_V_24_addr = getelementptr i14 %layer_6_weights_V_24, i64 0, i64 %zext_ln1118_10"   --->   Operation 2574 'getelementptr' 'layer_6_weights_V_24_addr' <Predicate = (!icmp_ln39_1)> <Delay = 0.00>
ST_141 : Operation 2575 [1/1] (0.00ns)   --->   "%layer_6_weights_V_25_addr = getelementptr i16 %layer_6_weights_V_25, i64 0, i64 %zext_ln1118_10"   --->   Operation 2575 'getelementptr' 'layer_6_weights_V_25_addr' <Predicate = (!icmp_ln39_1)> <Delay = 0.00>
ST_141 : Operation 2576 [1/1] (0.00ns)   --->   "%layer_6_weights_V_26_addr = getelementptr i14 %layer_6_weights_V_26, i64 0, i64 %zext_ln1118_10"   --->   Operation 2576 'getelementptr' 'layer_6_weights_V_26_addr' <Predicate = (!icmp_ln39_1)> <Delay = 0.00>
ST_141 : Operation 2577 [1/1] (0.00ns)   --->   "%layer_6_weights_V_27_addr = getelementptr i16 %layer_6_weights_V_27, i64 0, i64 %zext_ln1118_10"   --->   Operation 2577 'getelementptr' 'layer_6_weights_V_27_addr' <Predicate = (!icmp_ln39_1)> <Delay = 0.00>
ST_141 : Operation 2578 [1/1] (0.00ns)   --->   "%layer_6_weights_V_28_addr = getelementptr i14 %layer_6_weights_V_28, i64 0, i64 %zext_ln1118_10"   --->   Operation 2578 'getelementptr' 'layer_6_weights_V_28_addr' <Predicate = (!icmp_ln39_1)> <Delay = 0.00>
ST_141 : Operation 2579 [1/1] (0.00ns)   --->   "%layer_6_weights_V_29_addr = getelementptr i14 %layer_6_weights_V_29, i64 0, i64 %zext_ln1118_10"   --->   Operation 2579 'getelementptr' 'layer_6_weights_V_29_addr' <Predicate = (!icmp_ln39_1)> <Delay = 0.00>
ST_141 : Operation 2580 [1/1] (0.00ns)   --->   "%layer_6_weights_V_3_addr = getelementptr i16 %layer_6_weights_V_3, i64 0, i64 %zext_ln1118_10"   --->   Operation 2580 'getelementptr' 'layer_6_weights_V_3_addr' <Predicate = (!icmp_ln39_1)> <Delay = 0.00>
ST_141 : Operation 2581 [1/1] (0.00ns)   --->   "%layer_6_weights_V_30_addr = getelementptr i14 %layer_6_weights_V_30, i64 0, i64 %zext_ln1118_10"   --->   Operation 2581 'getelementptr' 'layer_6_weights_V_30_addr' <Predicate = (!icmp_ln39_1)> <Delay = 0.00>
ST_141 : Operation 2582 [1/1] (0.00ns)   --->   "%layer_6_weights_V_31_addr = getelementptr i14 %layer_6_weights_V_31, i64 0, i64 %zext_ln1118_10"   --->   Operation 2582 'getelementptr' 'layer_6_weights_V_31_addr' <Predicate = (!icmp_ln39_1)> <Delay = 0.00>
ST_141 : Operation 2583 [1/1] (0.00ns)   --->   "%layer_6_weights_V_4_addr = getelementptr i14 %layer_6_weights_V_4, i64 0, i64 %zext_ln1118_10"   --->   Operation 2583 'getelementptr' 'layer_6_weights_V_4_addr' <Predicate = (!icmp_ln39_1)> <Delay = 0.00>
ST_141 : Operation 2584 [1/1] (0.00ns)   --->   "%layer_6_weights_V_5_addr = getelementptr i14 %layer_6_weights_V_5, i64 0, i64 %zext_ln1118_10"   --->   Operation 2584 'getelementptr' 'layer_6_weights_V_5_addr' <Predicate = (!icmp_ln39_1)> <Delay = 0.00>
ST_141 : Operation 2585 [1/1] (0.00ns)   --->   "%layer_6_weights_V_6_addr = getelementptr i14 %layer_6_weights_V_6, i64 0, i64 %zext_ln1118_10"   --->   Operation 2585 'getelementptr' 'layer_6_weights_V_6_addr' <Predicate = (!icmp_ln39_1)> <Delay = 0.00>
ST_141 : Operation 2586 [1/1] (0.00ns)   --->   "%layer_6_weights_V_7_addr = getelementptr i16 %layer_6_weights_V_7, i64 0, i64 %zext_ln1118_10"   --->   Operation 2586 'getelementptr' 'layer_6_weights_V_7_addr' <Predicate = (!icmp_ln39_1)> <Delay = 0.00>
ST_141 : Operation 2587 [1/1] (0.00ns)   --->   "%layer_6_weights_V_8_addr = getelementptr i14 %layer_6_weights_V_8, i64 0, i64 %zext_ln1118_10"   --->   Operation 2587 'getelementptr' 'layer_6_weights_V_8_addr' <Predicate = (!icmp_ln39_1)> <Delay = 0.00>
ST_141 : Operation 2588 [1/1] (0.00ns)   --->   "%layer_6_weights_V_9_addr = getelementptr i16 %layer_6_weights_V_9, i64 0, i64 %zext_ln1118_10"   --->   Operation 2588 'getelementptr' 'layer_6_weights_V_9_addr' <Predicate = (!icmp_ln39_1)> <Delay = 0.00>
ST_141 : Operation 2589 [2/2] (1.35ns)   --->   "%layer_6_weights_V_0_load = load i9 %layer_6_weights_V_0_addr"   --->   Operation 2589 'load' 'layer_6_weights_V_0_load' <Predicate = (!icmp_ln39_1)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 288> <ROM>
ST_141 : Operation 2590 [2/2] (1.35ns)   --->   "%layer_6_out_V_load_5 = load i12 %layer_6_out_V_addr_6"   --->   Operation 2590 'load' 'layer_6_out_V_load_5' <Predicate = (!icmp_ln39_1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 3872> <RAM>
ST_141 : Operation 2591 [2/2] (1.35ns)   --->   "%layer_6_weights_V_1_load = load i9 %layer_6_weights_V_1_addr"   --->   Operation 2591 'load' 'layer_6_weights_V_1_load' <Predicate = (!icmp_ln39_1)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 288> <ROM>
ST_141 : Operation 2592 [2/2] (1.35ns)   --->   "%layer_6_out_V_load_6 = load i12 %layer_6_out_V_addr_7"   --->   Operation 2592 'load' 'layer_6_out_V_load_6' <Predicate = (!icmp_ln39_1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 3872> <RAM>
ST_141 : Operation 2593 [2/2] (1.35ns)   --->   "%layer_6_weights_V_2_load = load i9 %layer_6_weights_V_2_addr"   --->   Operation 2593 'load' 'layer_6_weights_V_2_load' <Predicate = (!icmp_ln39_1)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 288> <ROM>
ST_141 : Operation 2594 [2/2] (1.35ns)   --->   "%layer_6_weights_V_3_load = load i9 %layer_6_weights_V_3_addr"   --->   Operation 2594 'load' 'layer_6_weights_V_3_load' <Predicate = (!icmp_ln39_1)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 288> <ROM>
ST_141 : Operation 2595 [2/2] (1.35ns)   --->   "%layer_6_weights_V_4_load = load i9 %layer_6_weights_V_4_addr"   --->   Operation 2595 'load' 'layer_6_weights_V_4_load' <Predicate = (!icmp_ln39_1)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 288> <ROM>
ST_141 : Operation 2596 [2/2] (1.35ns)   --->   "%layer_6_weights_V_5_load = load i9 %layer_6_weights_V_5_addr"   --->   Operation 2596 'load' 'layer_6_weights_V_5_load' <Predicate = (!icmp_ln39_1)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 288> <ROM>
ST_141 : Operation 2597 [2/2] (1.35ns)   --->   "%layer_6_weights_V_6_load = load i9 %layer_6_weights_V_6_addr"   --->   Operation 2597 'load' 'layer_6_weights_V_6_load' <Predicate = (!icmp_ln39_1)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 288> <ROM>
ST_141 : Operation 2598 [2/2] (1.35ns)   --->   "%layer_6_weights_V_7_load = load i9 %layer_6_weights_V_7_addr"   --->   Operation 2598 'load' 'layer_6_weights_V_7_load' <Predicate = (!icmp_ln39_1)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 288> <ROM>
ST_141 : Operation 2599 [2/2] (1.35ns)   --->   "%layer_6_weights_V_8_load = load i9 %layer_6_weights_V_8_addr"   --->   Operation 2599 'load' 'layer_6_weights_V_8_load' <Predicate = (!icmp_ln39_1)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 288> <ROM>
ST_141 : Operation 2600 [2/2] (1.35ns)   --->   "%layer_6_weights_V_9_load = load i9 %layer_6_weights_V_9_addr"   --->   Operation 2600 'load' 'layer_6_weights_V_9_load' <Predicate = (!icmp_ln39_1)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 288> <ROM>
ST_141 : Operation 2601 [2/2] (1.35ns)   --->   "%layer_6_weights_V_10_load = load i9 %layer_6_weights_V_10_addr"   --->   Operation 2601 'load' 'layer_6_weights_V_10_load' <Predicate = (!icmp_ln39_1)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 288> <ROM>
ST_141 : Operation 2602 [2/2] (1.35ns)   --->   "%layer_6_weights_V_11_load = load i9 %layer_6_weights_V_11_addr"   --->   Operation 2602 'load' 'layer_6_weights_V_11_load' <Predicate = (!icmp_ln39_1)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 288> <ROM>
ST_141 : Operation 2603 [2/2] (1.35ns)   --->   "%layer_6_weights_V_12_load = load i9 %layer_6_weights_V_12_addr"   --->   Operation 2603 'load' 'layer_6_weights_V_12_load' <Predicate = (!icmp_ln39_1)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 288> <ROM>
ST_141 : Operation 2604 [2/2] (1.35ns)   --->   "%layer_6_weights_V_13_load = load i9 %layer_6_weights_V_13_addr"   --->   Operation 2604 'load' 'layer_6_weights_V_13_load' <Predicate = (!icmp_ln39_1)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 288> <ROM>
ST_141 : Operation 2605 [2/2] (1.35ns)   --->   "%layer_6_weights_V_14_load = load i9 %layer_6_weights_V_14_addr"   --->   Operation 2605 'load' 'layer_6_weights_V_14_load' <Predicate = (!icmp_ln39_1)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 288> <ROM>
ST_141 : Operation 2606 [2/2] (1.35ns)   --->   "%layer_6_weights_V_15_load = load i9 %layer_6_weights_V_15_addr"   --->   Operation 2606 'load' 'layer_6_weights_V_15_load' <Predicate = (!icmp_ln39_1)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 288> <ROM>
ST_141 : Operation 2607 [2/2] (1.35ns)   --->   "%layer_6_weights_V_16_load = load i9 %layer_6_weights_V_16_addr"   --->   Operation 2607 'load' 'layer_6_weights_V_16_load' <Predicate = (!icmp_ln39_1)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 288> <ROM>
ST_141 : Operation 2608 [2/2] (1.35ns)   --->   "%layer_6_weights_V_17_load = load i9 %layer_6_weights_V_17_addr"   --->   Operation 2608 'load' 'layer_6_weights_V_17_load' <Predicate = (!icmp_ln39_1)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 288> <ROM>
ST_141 : Operation 2609 [2/2] (1.35ns)   --->   "%layer_6_weights_V_18_load = load i9 %layer_6_weights_V_18_addr"   --->   Operation 2609 'load' 'layer_6_weights_V_18_load' <Predicate = (!icmp_ln39_1)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 288> <ROM>
ST_141 : Operation 2610 [2/2] (1.35ns)   --->   "%layer_6_weights_V_19_load = load i9 %layer_6_weights_V_19_addr"   --->   Operation 2610 'load' 'layer_6_weights_V_19_load' <Predicate = (!icmp_ln39_1)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 288> <ROM>
ST_141 : Operation 2611 [2/2] (1.35ns)   --->   "%layer_6_weights_V_20_load = load i9 %layer_6_weights_V_20_addr"   --->   Operation 2611 'load' 'layer_6_weights_V_20_load' <Predicate = (!icmp_ln39_1)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 288> <ROM>
ST_141 : Operation 2612 [2/2] (1.35ns)   --->   "%layer_6_weights_V_21_load = load i9 %layer_6_weights_V_21_addr"   --->   Operation 2612 'load' 'layer_6_weights_V_21_load' <Predicate = (!icmp_ln39_1)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 288> <ROM>
ST_141 : Operation 2613 [2/2] (1.35ns)   --->   "%layer_6_weights_V_22_load = load i9 %layer_6_weights_V_22_addr"   --->   Operation 2613 'load' 'layer_6_weights_V_22_load' <Predicate = (!icmp_ln39_1)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 288> <ROM>
ST_141 : Operation 2614 [2/2] (1.35ns)   --->   "%layer_6_weights_V_23_load = load i9 %layer_6_weights_V_23_addr"   --->   Operation 2614 'load' 'layer_6_weights_V_23_load' <Predicate = (!icmp_ln39_1)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 288> <ROM>
ST_141 : Operation 2615 [2/2] (1.35ns)   --->   "%layer_6_weights_V_24_load = load i9 %layer_6_weights_V_24_addr"   --->   Operation 2615 'load' 'layer_6_weights_V_24_load' <Predicate = (!icmp_ln39_1)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 288> <ROM>
ST_141 : Operation 2616 [2/2] (1.35ns)   --->   "%layer_6_weights_V_25_load = load i9 %layer_6_weights_V_25_addr"   --->   Operation 2616 'load' 'layer_6_weights_V_25_load' <Predicate = (!icmp_ln39_1)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 288> <ROM>
ST_141 : Operation 2617 [2/2] (1.35ns)   --->   "%layer_6_weights_V_26_load = load i9 %layer_6_weights_V_26_addr"   --->   Operation 2617 'load' 'layer_6_weights_V_26_load' <Predicate = (!icmp_ln39_1)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 288> <ROM>
ST_141 : Operation 2618 [2/2] (1.35ns)   --->   "%layer_6_weights_V_27_load = load i9 %layer_6_weights_V_27_addr"   --->   Operation 2618 'load' 'layer_6_weights_V_27_load' <Predicate = (!icmp_ln39_1)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 288> <ROM>
ST_141 : Operation 2619 [2/2] (1.35ns)   --->   "%layer_6_weights_V_28_load = load i9 %layer_6_weights_V_28_addr"   --->   Operation 2619 'load' 'layer_6_weights_V_28_load' <Predicate = (!icmp_ln39_1)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 288> <ROM>
ST_141 : Operation 2620 [2/2] (1.35ns)   --->   "%layer_6_weights_V_29_load = load i9 %layer_6_weights_V_29_addr"   --->   Operation 2620 'load' 'layer_6_weights_V_29_load' <Predicate = (!icmp_ln39_1)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 288> <ROM>
ST_141 : Operation 2621 [2/2] (1.35ns)   --->   "%layer_6_weights_V_30_load = load i9 %layer_6_weights_V_30_addr"   --->   Operation 2621 'load' 'layer_6_weights_V_30_load' <Predicate = (!icmp_ln39_1)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 288> <ROM>
ST_141 : Operation 2622 [2/2] (1.35ns)   --->   "%layer_6_weights_V_31_load = load i9 %layer_6_weights_V_31_addr"   --->   Operation 2622 'load' 'layer_6_weights_V_31_load' <Predicate = (!icmp_ln39_1)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 288> <ROM>
ST_141 : Operation 2623 [1/1] (0.86ns)   --->   "%add_ln42_5 = add i4 %indvar_flatten143, i4 1" [../src/hls/cnn_unoptimized.cpp:42]   --->   Operation 2623 'add' 'add_ln42_5' <Predicate = (!icmp_ln39_1)> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 2624 [1/1] (0.45ns)   --->   "%select_ln42_10 = select i1 %icmp_ln42_2, i4 1, i4 %add_ln42_5" [../src/hls/cnn_unoptimized.cpp:42]   --->   Operation 2624 'select' 'select_ln42_10' <Predicate = (!icmp_ln39_1)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 142 <SV = 17> <Delay = 1.35>
ST_142 : Operation 2625 [2/3] (1.08ns) (grouped into DSP with root node empty_76)   --->   "%empty_74 = mul i8 %add_ln42_4_cast, i8 13" [../src/hls/cnn_unoptimized.cpp:42]   --->   Operation 2625 'mul' 'empty_74' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_142 : Operation 2626 [1/2] (1.35ns)   --->   "%layer_6_weights_V_0_load = load i9 %layer_6_weights_V_0_addr"   --->   Operation 2626 'load' 'layer_6_weights_V_0_load' <Predicate = true> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 288> <ROM>
ST_142 : Operation 2627 [1/2] (1.35ns)   --->   "%layer_6_out_V_load_5 = load i12 %layer_6_out_V_addr_6"   --->   Operation 2627 'load' 'layer_6_out_V_load_5' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 3872> <RAM>
ST_142 : Operation 2628 [1/2] (1.35ns)   --->   "%layer_6_weights_V_1_load = load i9 %layer_6_weights_V_1_addr"   --->   Operation 2628 'load' 'layer_6_weights_V_1_load' <Predicate = true> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 288> <ROM>
ST_142 : Operation 2629 [1/2] (1.35ns)   --->   "%layer_6_out_V_load_6 = load i12 %layer_6_out_V_addr_7"   --->   Operation 2629 'load' 'layer_6_out_V_load_6' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 3872> <RAM>
ST_142 : Operation 2630 [1/2] (1.35ns)   --->   "%layer_6_weights_V_2_load = load i9 %layer_6_weights_V_2_addr"   --->   Operation 2630 'load' 'layer_6_weights_V_2_load' <Predicate = true> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 288> <ROM>
ST_142 : Operation 2631 [2/2] (1.35ns)   --->   "%layer_6_out_V_load_7 = load i12 %layer_6_out_V_addr_8"   --->   Operation 2631 'load' 'layer_6_out_V_load_7' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 3872> <RAM>
ST_142 : Operation 2632 [1/2] (1.35ns)   --->   "%layer_6_weights_V_3_load = load i9 %layer_6_weights_V_3_addr"   --->   Operation 2632 'load' 'layer_6_weights_V_3_load' <Predicate = true> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 288> <ROM>
ST_142 : Operation 2633 [2/2] (1.35ns)   --->   "%layer_6_out_V_load_8 = load i12 %layer_6_out_V_addr_9"   --->   Operation 2633 'load' 'layer_6_out_V_load_8' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 3872> <RAM>
ST_142 : Operation 2634 [1/2] (1.35ns)   --->   "%layer_6_weights_V_4_load = load i9 %layer_6_weights_V_4_addr"   --->   Operation 2634 'load' 'layer_6_weights_V_4_load' <Predicate = true> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 288> <ROM>
ST_142 : Operation 2635 [1/2] (1.35ns)   --->   "%layer_6_weights_V_5_load = load i9 %layer_6_weights_V_5_addr"   --->   Operation 2635 'load' 'layer_6_weights_V_5_load' <Predicate = true> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 288> <ROM>
ST_142 : Operation 2636 [1/2] (1.35ns)   --->   "%layer_6_weights_V_6_load = load i9 %layer_6_weights_V_6_addr"   --->   Operation 2636 'load' 'layer_6_weights_V_6_load' <Predicate = true> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 288> <ROM>
ST_142 : Operation 2637 [1/2] (1.35ns)   --->   "%layer_6_weights_V_7_load = load i9 %layer_6_weights_V_7_addr"   --->   Operation 2637 'load' 'layer_6_weights_V_7_load' <Predicate = true> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 288> <ROM>
ST_142 : Operation 2638 [1/2] (1.35ns)   --->   "%layer_6_weights_V_8_load = load i9 %layer_6_weights_V_8_addr"   --->   Operation 2638 'load' 'layer_6_weights_V_8_load' <Predicate = true> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 288> <ROM>
ST_142 : Operation 2639 [1/2] (1.35ns)   --->   "%layer_6_weights_V_9_load = load i9 %layer_6_weights_V_9_addr"   --->   Operation 2639 'load' 'layer_6_weights_V_9_load' <Predicate = true> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 288> <ROM>
ST_142 : Operation 2640 [1/2] (1.35ns)   --->   "%layer_6_weights_V_10_load = load i9 %layer_6_weights_V_10_addr"   --->   Operation 2640 'load' 'layer_6_weights_V_10_load' <Predicate = true> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 288> <ROM>
ST_142 : Operation 2641 [1/2] (1.35ns)   --->   "%layer_6_weights_V_11_load = load i9 %layer_6_weights_V_11_addr"   --->   Operation 2641 'load' 'layer_6_weights_V_11_load' <Predicate = true> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 288> <ROM>
ST_142 : Operation 2642 [1/2] (1.35ns)   --->   "%layer_6_weights_V_12_load = load i9 %layer_6_weights_V_12_addr"   --->   Operation 2642 'load' 'layer_6_weights_V_12_load' <Predicate = true> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 288> <ROM>
ST_142 : Operation 2643 [1/2] (1.35ns)   --->   "%layer_6_weights_V_13_load = load i9 %layer_6_weights_V_13_addr"   --->   Operation 2643 'load' 'layer_6_weights_V_13_load' <Predicate = true> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 288> <ROM>
ST_142 : Operation 2644 [1/2] (1.35ns)   --->   "%layer_6_weights_V_14_load = load i9 %layer_6_weights_V_14_addr"   --->   Operation 2644 'load' 'layer_6_weights_V_14_load' <Predicate = true> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 288> <ROM>
ST_142 : Operation 2645 [1/2] (1.35ns)   --->   "%layer_6_weights_V_15_load = load i9 %layer_6_weights_V_15_addr"   --->   Operation 2645 'load' 'layer_6_weights_V_15_load' <Predicate = true> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 288> <ROM>
ST_142 : Operation 2646 [1/2] (1.35ns)   --->   "%layer_6_weights_V_16_load = load i9 %layer_6_weights_V_16_addr"   --->   Operation 2646 'load' 'layer_6_weights_V_16_load' <Predicate = true> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 288> <ROM>
ST_142 : Operation 2647 [1/2] (1.35ns)   --->   "%layer_6_weights_V_17_load = load i9 %layer_6_weights_V_17_addr"   --->   Operation 2647 'load' 'layer_6_weights_V_17_load' <Predicate = true> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 288> <ROM>
ST_142 : Operation 2648 [1/2] (1.35ns)   --->   "%layer_6_weights_V_18_load = load i9 %layer_6_weights_V_18_addr"   --->   Operation 2648 'load' 'layer_6_weights_V_18_load' <Predicate = true> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 288> <ROM>
ST_142 : Operation 2649 [1/2] (1.35ns)   --->   "%layer_6_weights_V_19_load = load i9 %layer_6_weights_V_19_addr"   --->   Operation 2649 'load' 'layer_6_weights_V_19_load' <Predicate = true> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 288> <ROM>
ST_142 : Operation 2650 [1/2] (1.35ns)   --->   "%layer_6_weights_V_20_load = load i9 %layer_6_weights_V_20_addr"   --->   Operation 2650 'load' 'layer_6_weights_V_20_load' <Predicate = true> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 288> <ROM>
ST_142 : Operation 2651 [1/2] (1.35ns)   --->   "%layer_6_weights_V_21_load = load i9 %layer_6_weights_V_21_addr"   --->   Operation 2651 'load' 'layer_6_weights_V_21_load' <Predicate = true> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 288> <ROM>
ST_142 : Operation 2652 [1/2] (1.35ns)   --->   "%layer_6_weights_V_22_load = load i9 %layer_6_weights_V_22_addr"   --->   Operation 2652 'load' 'layer_6_weights_V_22_load' <Predicate = true> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 288> <ROM>
ST_142 : Operation 2653 [1/2] (1.35ns)   --->   "%layer_6_weights_V_23_load = load i9 %layer_6_weights_V_23_addr"   --->   Operation 2653 'load' 'layer_6_weights_V_23_load' <Predicate = true> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 288> <ROM>
ST_142 : Operation 2654 [1/2] (1.35ns)   --->   "%layer_6_weights_V_24_load = load i9 %layer_6_weights_V_24_addr"   --->   Operation 2654 'load' 'layer_6_weights_V_24_load' <Predicate = true> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 288> <ROM>
ST_142 : Operation 2655 [1/2] (1.35ns)   --->   "%layer_6_weights_V_25_load = load i9 %layer_6_weights_V_25_addr"   --->   Operation 2655 'load' 'layer_6_weights_V_25_load' <Predicate = true> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 288> <ROM>
ST_142 : Operation 2656 [1/2] (1.35ns)   --->   "%layer_6_weights_V_26_load = load i9 %layer_6_weights_V_26_addr"   --->   Operation 2656 'load' 'layer_6_weights_V_26_load' <Predicate = true> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 288> <ROM>
ST_142 : Operation 2657 [1/2] (1.35ns)   --->   "%layer_6_weights_V_27_load = load i9 %layer_6_weights_V_27_addr"   --->   Operation 2657 'load' 'layer_6_weights_V_27_load' <Predicate = true> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 288> <ROM>
ST_142 : Operation 2658 [1/2] (1.35ns)   --->   "%layer_6_weights_V_28_load = load i9 %layer_6_weights_V_28_addr"   --->   Operation 2658 'load' 'layer_6_weights_V_28_load' <Predicate = true> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 288> <ROM>
ST_142 : Operation 2659 [1/2] (1.35ns)   --->   "%layer_6_weights_V_29_load = load i9 %layer_6_weights_V_29_addr"   --->   Operation 2659 'load' 'layer_6_weights_V_29_load' <Predicate = true> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 288> <ROM>
ST_142 : Operation 2660 [1/2] (1.35ns)   --->   "%layer_6_weights_V_30_load = load i9 %layer_6_weights_V_30_addr"   --->   Operation 2660 'load' 'layer_6_weights_V_30_load' <Predicate = true> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 288> <ROM>
ST_142 : Operation 2661 [1/2] (1.35ns)   --->   "%layer_6_weights_V_31_load = load i9 %layer_6_weights_V_31_addr"   --->   Operation 2661 'load' 'layer_6_weights_V_31_load' <Predicate = true> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 288> <ROM>

State 143 <SV = 18> <Delay = 1.69>
ST_143 : Operation 2662 [1/3] (0.00ns) (grouped into DSP with root node empty_76)   --->   "%empty_74 = mul i8 %add_ln42_4_cast, i8 13" [../src/hls/cnn_unoptimized.cpp:42]   --->   Operation 2662 'mul' 'empty_74' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_143 : Operation 2663 [1/1] (0.00ns)   --->   "%vi_1_cast = sext i3 %select_ln42_7" [../src/hls/cnn_unoptimized.cpp:42]   --->   Operation 2663 'sext' 'vi_1_cast' <Predicate = true> <Delay = 0.00>
ST_143 : Operation 2664 [1/1] (0.86ns)   --->   "%empty_75 = add i4 %vi_1_cast, i4 %select_ln27_6" [../src/hls/cnn_unoptimized.cpp:42]   --->   Operation 2664 'add' 'empty_75' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 2665 [1/1] (0.00ns)   --->   "%p_cast442 = zext i4 %empty_75" [../src/hls/cnn_unoptimized.cpp:42]   --->   Operation 2665 'zext' 'p_cast442' <Predicate = true> <Delay = 0.00>
ST_143 : Operation 2666 [2/2] (0.83ns) (root node of the DSP)   --->   "%empty_76 = add i8 %empty_74, i8 %p_cast442" [../src/hls/cnn_unoptimized.cpp:42]   --->   Operation 2666 'add' 'empty_76' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_143 : Operation 2667 [1/2] (1.35ns)   --->   "%layer_6_out_V_load_7 = load i12 %layer_6_out_V_addr_8"   --->   Operation 2667 'load' 'layer_6_out_V_load_7' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 3872> <RAM>
ST_143 : Operation 2668 [1/2] (1.35ns)   --->   "%layer_6_out_V_load_8 = load i12 %layer_6_out_V_addr_9"   --->   Operation 2668 'load' 'layer_6_out_V_load_8' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 3872> <RAM>
ST_143 : Operation 2669 [2/2] (1.35ns)   --->   "%layer_6_out_V_load_9 = load i12 %layer_6_out_V_addr_10"   --->   Operation 2669 'load' 'layer_6_out_V_load_9' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 3872> <RAM>
ST_143 : Operation 2670 [2/2] (1.35ns)   --->   "%layer_6_out_V_load_10 = load i12 %layer_6_out_V_addr_11"   --->   Operation 2670 'load' 'layer_6_out_V_load_10' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 3872> <RAM>

State 144 <SV = 19> <Delay = 3.15>
ST_144 : Operation 2671 [1/1] (0.00ns)   --->   "%zext_ln42_3 = zext i6 %select_ln39_4" [../src/hls/cnn_unoptimized.cpp:42]   --->   Operation 2671 'zext' 'zext_ln42_3' <Predicate = true> <Delay = 0.00>
ST_144 : Operation 2672 [1/2] (0.83ns) (root node of the DSP)   --->   "%empty_76 = add i8 %empty_74, i8 %p_cast442" [../src/hls/cnn_unoptimized.cpp:42]   --->   Operation 2672 'add' 'empty_76' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_144 : Operation 2673 [1/1] (0.00ns)   --->   "%tmp_75_cast = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %empty_76, i5 0" [../src/hls/cnn_unoptimized.cpp:42]   --->   Operation 2673 'bitconcatenate' 'tmp_75_cast' <Predicate = true> <Delay = 0.00>
ST_144 : Operation 2674 [1/1] (0.97ns)   --->   "%empty_77 = add i13 %tmp_75_cast, i13 %zext_ln42_3" [../src/hls/cnn_unoptimized.cpp:42]   --->   Operation 2674 'add' 'empty_77' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 2675 [1/1] (0.00ns)   --->   "%p_cast457 = zext i13 %empty_77" [../src/hls/cnn_unoptimized.cpp:42]   --->   Operation 2675 'zext' 'p_cast457' <Predicate = true> <Delay = 0.00>
ST_144 : Operation 2676 [1/1] (0.00ns)   --->   "%layer_5_out_V_addr_1 = getelementptr i21 %layer_5_out_V, i64 0, i64 %p_cast457" [../src/hls/cnn_unoptimized.cpp:42]   --->   Operation 2676 'getelementptr' 'layer_5_out_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_144 : Operation 2677 [2/2] (1.35ns)   --->   "%r_V_1 = load i13 %layer_5_out_V_addr_1" [../src/hls/cnn_unoptimized.cpp:42]   --->   Operation 2677 'load' 'r_V_1' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 5408> <RAM>
ST_144 : Operation 2678 [1/2] (1.35ns)   --->   "%layer_6_out_V_load_9 = load i12 %layer_6_out_V_addr_10"   --->   Operation 2678 'load' 'layer_6_out_V_load_9' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 3872> <RAM>
ST_144 : Operation 2679 [1/2] (1.35ns)   --->   "%layer_6_out_V_load_10 = load i12 %layer_6_out_V_addr_11"   --->   Operation 2679 'load' 'layer_6_out_V_load_10' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 3872> <RAM>
ST_144 : Operation 2680 [2/2] (1.35ns)   --->   "%layer_6_out_V_load_11 = load i12 %layer_6_out_V_addr_12"   --->   Operation 2680 'load' 'layer_6_out_V_load_11' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 3872> <RAM>
ST_144 : Operation 2681 [2/2] (1.35ns)   --->   "%layer_6_out_V_load_12 = load i12 %layer_6_out_V_addr_13"   --->   Operation 2681 'load' 'layer_6_out_V_load_12' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 3872> <RAM>

State 145 <SV = 20> <Delay = 2.44>
ST_145 : Operation 2682 [1/2] (1.35ns)   --->   "%r_V_1 = load i13 %layer_5_out_V_addr_1" [../src/hls/cnn_unoptimized.cpp:42]   --->   Operation 2682 'load' 'r_V_1' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 5408> <RAM>
ST_145 : Operation 2683 [1/1] (0.00ns)   --->   "%sext_ln1115_4 = sext i21 %r_V_1"   --->   Operation 2683 'sext' 'sext_ln1115_4' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 2684 [1/1] (0.00ns)   --->   "%sext_ln1115_5 = sext i21 %r_V_1"   --->   Operation 2684 'sext' 'sext_ln1115_5' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 2685 [1/1] (0.00ns)   --->   "%sext_ln1118_65 = sext i14 %layer_6_weights_V_0_load"   --->   Operation 2685 'sext' 'sext_ln1118_65' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 2686 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_176)   --->   "%mul_ln1118_142 = mul i35 %sext_ln1118_65, i35 %sext_ln1115_5"   --->   Operation 2686 'mul' 'mul_ln1118_142' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_145 : Operation 2687 [1/1] (0.00ns)   --->   "%sext_ln1118_66 = sext i16 %layer_6_weights_V_1_load"   --->   Operation 2687 'sext' 'sext_ln1118_66' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 2688 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_177)   --->   "%mul_ln703_13 = mul i37 %sext_ln1118_66, i37 %sext_ln1115_4"   --->   Operation 2688 'mul' 'mul_ln703_13' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_145 : Operation 2689 [1/2] (1.35ns)   --->   "%layer_6_out_V_load_11 = load i12 %layer_6_out_V_addr_12"   --->   Operation 2689 'load' 'layer_6_out_V_load_11' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 3872> <RAM>
ST_145 : Operation 2690 [1/2] (1.35ns)   --->   "%layer_6_out_V_load_12 = load i12 %layer_6_out_V_addr_13"   --->   Operation 2690 'load' 'layer_6_out_V_load_12' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 3872> <RAM>
ST_145 : Operation 2691 [2/2] (1.35ns)   --->   "%layer_6_out_V_load_13 = load i12 %layer_6_out_V_addr_14"   --->   Operation 2691 'load' 'layer_6_out_V_load_13' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 3872> <RAM>
ST_145 : Operation 2692 [2/2] (1.35ns)   --->   "%layer_6_out_V_load_14 = load i12 %layer_6_out_V_addr_15"   --->   Operation 2692 'load' 'layer_6_out_V_load_14' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 3872> <RAM>

State 146 <SV = 21> <Delay = 1.35>
ST_146 : Operation 2693 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_176)   --->   "%mul_ln1118_142 = mul i35 %sext_ln1118_65, i35 %sext_ln1115_5"   --->   Operation 2693 'mul' 'mul_ln1118_142' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_146 : Operation 2694 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_177)   --->   "%mul_ln703_13 = mul i37 %sext_ln1118_66, i37 %sext_ln1115_4"   --->   Operation 2694 'mul' 'mul_ln703_13' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_146 : Operation 2695 [1/1] (0.00ns)   --->   "%sext_ln1118_67 = sext i16 %layer_6_weights_V_2_load"   --->   Operation 2695 'sext' 'sext_ln1118_67' <Predicate = true> <Delay = 0.00>
ST_146 : Operation 2696 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_178)   --->   "%mul_ln703_14 = mul i37 %sext_ln1118_67, i37 %sext_ln1115_4"   --->   Operation 2696 'mul' 'mul_ln703_14' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_146 : Operation 2697 [1/1] (0.00ns)   --->   "%sext_ln1118_68 = sext i16 %layer_6_weights_V_3_load"   --->   Operation 2697 'sext' 'sext_ln1118_68' <Predicate = true> <Delay = 0.00>
ST_146 : Operation 2698 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_179)   --->   "%mul_ln703_15 = mul i37 %sext_ln1118_68, i37 %sext_ln1115_4"   --->   Operation 2698 'mul' 'mul_ln703_15' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_146 : Operation 2699 [1/2] (1.35ns)   --->   "%layer_6_out_V_load_13 = load i12 %layer_6_out_V_addr_14"   --->   Operation 2699 'load' 'layer_6_out_V_load_13' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 3872> <RAM>
ST_146 : Operation 2700 [1/2] (1.35ns)   --->   "%layer_6_out_V_load_14 = load i12 %layer_6_out_V_addr_15"   --->   Operation 2700 'load' 'layer_6_out_V_load_14' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 3872> <RAM>
ST_146 : Operation 2701 [2/2] (1.35ns)   --->   "%layer_6_out_V_load_15 = load i12 %layer_6_out_V_addr_16"   --->   Operation 2701 'load' 'layer_6_out_V_load_15' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 3872> <RAM>
ST_146 : Operation 2702 [2/2] (1.35ns)   --->   "%layer_6_out_V_load_16 = load i12 %layer_6_out_V_addr_17"   --->   Operation 2702 'load' 'layer_6_out_V_load_16' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 3872> <RAM>

State 147 <SV = 22> <Delay = 1.35>
ST_147 : Operation 2703 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_176)   --->   "%mul_ln1118_142 = mul i35 %sext_ln1118_65, i35 %sext_ln1115_5"   --->   Operation 2703 'mul' 'mul_ln1118_142' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_147 : Operation 2704 [1/1] (0.00ns)   --->   "%shl_ln728_173 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %layer_6_out_V_load_5, i16 0"   --->   Operation 2704 'bitconcatenate' 'shl_ln728_173' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 2705 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_176)   --->   "%sext_ln703_142 = sext i35 %mul_ln1118_142"   --->   Operation 2705 'sext' 'sext_ln703_142' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 2706 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_176 = add i37 %shl_ln728_173, i37 %sext_ln703_142"   --->   Operation 2706 'add' 'add_ln1192_176' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_147 : Operation 2707 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_177)   --->   "%mul_ln703_13 = mul i37 %sext_ln1118_66, i37 %sext_ln1115_4"   --->   Operation 2707 'mul' 'mul_ln703_13' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_147 : Operation 2708 [1/1] (0.00ns)   --->   "%shl_ln728_174 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %layer_6_out_V_load_6, i16 0"   --->   Operation 2708 'bitconcatenate' 'shl_ln728_174' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 2709 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_177 = add i37 %shl_ln728_174, i37 %mul_ln703_13"   --->   Operation 2709 'add' 'add_ln1192_177' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_147 : Operation 2710 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_178)   --->   "%mul_ln703_14 = mul i37 %sext_ln1118_67, i37 %sext_ln1115_4"   --->   Operation 2710 'mul' 'mul_ln703_14' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_147 : Operation 2711 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_179)   --->   "%mul_ln703_15 = mul i37 %sext_ln1118_68, i37 %sext_ln1115_4"   --->   Operation 2711 'mul' 'mul_ln703_15' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_147 : Operation 2712 [1/1] (0.00ns)   --->   "%sext_ln1118_69 = sext i14 %layer_6_weights_V_4_load"   --->   Operation 2712 'sext' 'sext_ln1118_69' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 2713 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_180)   --->   "%mul_ln1118_143 = mul i35 %sext_ln1118_69, i35 %sext_ln1115_5"   --->   Operation 2713 'mul' 'mul_ln1118_143' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_147 : Operation 2714 [1/1] (0.00ns)   --->   "%sext_ln1118_166 = sext i14 %layer_6_weights_V_5_load"   --->   Operation 2714 'sext' 'sext_ln1118_166' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 2715 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_181)   --->   "%mul_ln1118_144 = mul i35 %sext_ln1118_166, i35 %sext_ln1115_5"   --->   Operation 2715 'mul' 'mul_ln1118_144' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_147 : Operation 2716 [1/2] (1.35ns)   --->   "%layer_6_out_V_load_15 = load i12 %layer_6_out_V_addr_16"   --->   Operation 2716 'load' 'layer_6_out_V_load_15' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 3872> <RAM>
ST_147 : Operation 2717 [1/2] (1.35ns)   --->   "%layer_6_out_V_load_16 = load i12 %layer_6_out_V_addr_17"   --->   Operation 2717 'load' 'layer_6_out_V_load_16' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 3872> <RAM>
ST_147 : Operation 2718 [2/2] (1.35ns)   --->   "%layer_6_out_V_load_17 = load i12 %layer_6_out_V_addr_18"   --->   Operation 2718 'load' 'layer_6_out_V_load_17' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 3872> <RAM>
ST_147 : Operation 2719 [2/2] (1.35ns)   --->   "%layer_6_out_V_load_18 = load i12 %layer_6_out_V_addr_19"   --->   Operation 2719 'load' 'layer_6_out_V_load_18' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 3872> <RAM>

State 148 <SV = 23> <Delay = 1.35>
ST_148 : Operation 2720 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_176 = add i37 %shl_ln728_173, i37 %sext_ln703_142"   --->   Operation 2720 'add' 'add_ln1192_176' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_148 : Operation 2721 [1/1] (0.00ns)   --->   "%trunc_ln708_64 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_176, i32 16, i32 36"   --->   Operation 2721 'partselect' 'trunc_ln708_64' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 2722 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_177 = add i37 %shl_ln728_174, i37 %mul_ln703_13"   --->   Operation 2722 'add' 'add_ln1192_177' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_148 : Operation 2723 [1/1] (0.00ns)   --->   "%trunc_ln708_65 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_177, i32 16, i32 36"   --->   Operation 2723 'partselect' 'trunc_ln708_65' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 2724 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_178)   --->   "%mul_ln703_14 = mul i37 %sext_ln1118_67, i37 %sext_ln1115_4"   --->   Operation 2724 'mul' 'mul_ln703_14' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_148 : Operation 2725 [1/1] (0.00ns)   --->   "%shl_ln728_175 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %layer_6_out_V_load_7, i16 0"   --->   Operation 2725 'bitconcatenate' 'shl_ln728_175' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 2726 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_178 = add i37 %shl_ln728_175, i37 %mul_ln703_14"   --->   Operation 2726 'add' 'add_ln1192_178' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_148 : Operation 2727 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_179)   --->   "%mul_ln703_15 = mul i37 %sext_ln1118_68, i37 %sext_ln1115_4"   --->   Operation 2727 'mul' 'mul_ln703_15' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_148 : Operation 2728 [1/1] (0.00ns)   --->   "%shl_ln728_176 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %layer_6_out_V_load_8, i16 0"   --->   Operation 2728 'bitconcatenate' 'shl_ln728_176' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 2729 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_179 = add i37 %shl_ln728_176, i37 %mul_ln703_15"   --->   Operation 2729 'add' 'add_ln1192_179' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_148 : Operation 2730 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_180)   --->   "%mul_ln1118_143 = mul i35 %sext_ln1118_69, i35 %sext_ln1115_5"   --->   Operation 2730 'mul' 'mul_ln1118_143' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_148 : Operation 2731 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_181)   --->   "%mul_ln1118_144 = mul i35 %sext_ln1118_166, i35 %sext_ln1115_5"   --->   Operation 2731 'mul' 'mul_ln1118_144' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_148 : Operation 2732 [1/1] (0.00ns)   --->   "%sext_ln1118_167 = sext i14 %layer_6_weights_V_6_load"   --->   Operation 2732 'sext' 'sext_ln1118_167' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 2733 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_182)   --->   "%mul_ln1118_145 = mul i35 %sext_ln1118_167, i35 %sext_ln1115_5"   --->   Operation 2733 'mul' 'mul_ln1118_145' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_148 : Operation 2734 [1/1] (0.00ns)   --->   "%sext_ln1118_168 = sext i16 %layer_6_weights_V_7_load"   --->   Operation 2734 'sext' 'sext_ln1118_168' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 2735 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_183)   --->   "%mul_ln703_16 = mul i37 %sext_ln1118_168, i37 %sext_ln1115_4"   --->   Operation 2735 'mul' 'mul_ln703_16' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_148 : Operation 2736 [1/2] (1.35ns)   --->   "%layer_6_out_V_load_17 = load i12 %layer_6_out_V_addr_18"   --->   Operation 2736 'load' 'layer_6_out_V_load_17' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 3872> <RAM>
ST_148 : Operation 2737 [1/2] (1.35ns)   --->   "%layer_6_out_V_load_18 = load i12 %layer_6_out_V_addr_19"   --->   Operation 2737 'load' 'layer_6_out_V_load_18' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 3872> <RAM>
ST_148 : Operation 2738 [2/2] (1.35ns)   --->   "%layer_6_out_V_load_19 = load i12 %layer_6_out_V_addr_20"   --->   Operation 2738 'load' 'layer_6_out_V_load_19' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 3872> <RAM>
ST_148 : Operation 2739 [2/2] (1.35ns)   --->   "%layer_6_out_V_load_20 = load i12 %layer_6_out_V_addr_21"   --->   Operation 2739 'load' 'layer_6_out_V_load_20' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 3872> <RAM>

State 149 <SV = 24> <Delay = 1.35>
ST_149 : Operation 2740 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_178 = add i37 %shl_ln728_175, i37 %mul_ln703_14"   --->   Operation 2740 'add' 'add_ln1192_178' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_149 : Operation 2741 [1/1] (0.00ns)   --->   "%trunc_ln708_66 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_178, i32 16, i32 36"   --->   Operation 2741 'partselect' 'trunc_ln708_66' <Predicate = true> <Delay = 0.00>
ST_149 : Operation 2742 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_179 = add i37 %shl_ln728_176, i37 %mul_ln703_15"   --->   Operation 2742 'add' 'add_ln1192_179' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_149 : Operation 2743 [1/1] (0.00ns)   --->   "%trunc_ln708_67 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_179, i32 16, i32 36"   --->   Operation 2743 'partselect' 'trunc_ln708_67' <Predicate = true> <Delay = 0.00>
ST_149 : Operation 2744 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_180)   --->   "%mul_ln1118_143 = mul i35 %sext_ln1118_69, i35 %sext_ln1115_5"   --->   Operation 2744 'mul' 'mul_ln1118_143' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_149 : Operation 2745 [1/1] (0.00ns)   --->   "%shl_ln728_177 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %layer_6_out_V_load_9, i16 0"   --->   Operation 2745 'bitconcatenate' 'shl_ln728_177' <Predicate = true> <Delay = 0.00>
ST_149 : Operation 2746 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_180)   --->   "%sext_ln703_143 = sext i35 %mul_ln1118_143"   --->   Operation 2746 'sext' 'sext_ln703_143' <Predicate = true> <Delay = 0.00>
ST_149 : Operation 2747 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_180 = add i37 %shl_ln728_177, i37 %sext_ln703_143"   --->   Operation 2747 'add' 'add_ln1192_180' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_149 : Operation 2748 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_181)   --->   "%mul_ln1118_144 = mul i35 %sext_ln1118_166, i35 %sext_ln1115_5"   --->   Operation 2748 'mul' 'mul_ln1118_144' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_149 : Operation 2749 [1/1] (0.00ns)   --->   "%shl_ln728_178 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %layer_6_out_V_load_10, i16 0"   --->   Operation 2749 'bitconcatenate' 'shl_ln728_178' <Predicate = true> <Delay = 0.00>
ST_149 : Operation 2750 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_181)   --->   "%sext_ln703_144 = sext i35 %mul_ln1118_144"   --->   Operation 2750 'sext' 'sext_ln703_144' <Predicate = true> <Delay = 0.00>
ST_149 : Operation 2751 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_181 = add i37 %shl_ln728_178, i37 %sext_ln703_144"   --->   Operation 2751 'add' 'add_ln1192_181' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_149 : Operation 2752 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_182)   --->   "%mul_ln1118_145 = mul i35 %sext_ln1118_167, i35 %sext_ln1115_5"   --->   Operation 2752 'mul' 'mul_ln1118_145' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_149 : Operation 2753 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_183)   --->   "%mul_ln703_16 = mul i37 %sext_ln1118_168, i37 %sext_ln1115_4"   --->   Operation 2753 'mul' 'mul_ln703_16' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_149 : Operation 2754 [1/1] (0.00ns)   --->   "%sext_ln1118_169 = sext i14 %layer_6_weights_V_8_load"   --->   Operation 2754 'sext' 'sext_ln1118_169' <Predicate = true> <Delay = 0.00>
ST_149 : Operation 2755 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_184)   --->   "%mul_ln1118_146 = mul i35 %sext_ln1118_169, i35 %sext_ln1115_5"   --->   Operation 2755 'mul' 'mul_ln1118_146' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_149 : Operation 2756 [1/1] (0.00ns)   --->   "%sext_ln1118_170 = sext i16 %layer_6_weights_V_9_load"   --->   Operation 2756 'sext' 'sext_ln1118_170' <Predicate = true> <Delay = 0.00>
ST_149 : Operation 2757 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_185)   --->   "%mul_ln703_17 = mul i37 %sext_ln1118_170, i37 %sext_ln1115_4"   --->   Operation 2757 'mul' 'mul_ln703_17' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_149 : Operation 2758 [1/2] (1.35ns)   --->   "%layer_6_out_V_load_19 = load i12 %layer_6_out_V_addr_20"   --->   Operation 2758 'load' 'layer_6_out_V_load_19' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 3872> <RAM>
ST_149 : Operation 2759 [1/2] (1.35ns)   --->   "%layer_6_out_V_load_20 = load i12 %layer_6_out_V_addr_21"   --->   Operation 2759 'load' 'layer_6_out_V_load_20' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 3872> <RAM>
ST_149 : Operation 2760 [2/2] (1.35ns)   --->   "%layer_6_out_V_load_21 = load i12 %layer_6_out_V_addr_22"   --->   Operation 2760 'load' 'layer_6_out_V_load_21' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 3872> <RAM>
ST_149 : Operation 2761 [2/2] (1.35ns)   --->   "%layer_6_out_V_load_22 = load i12 %layer_6_out_V_addr_23"   --->   Operation 2761 'load' 'layer_6_out_V_load_22' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 3872> <RAM>

State 150 <SV = 25> <Delay = 1.35>
ST_150 : Operation 2762 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_180 = add i37 %shl_ln728_177, i37 %sext_ln703_143"   --->   Operation 2762 'add' 'add_ln1192_180' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_150 : Operation 2763 [1/1] (0.00ns)   --->   "%trunc_ln708_68 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_180, i32 16, i32 36"   --->   Operation 2763 'partselect' 'trunc_ln708_68' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 2764 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_181 = add i37 %shl_ln728_178, i37 %sext_ln703_144"   --->   Operation 2764 'add' 'add_ln1192_181' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_150 : Operation 2765 [1/1] (0.00ns)   --->   "%trunc_ln708_69 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_181, i32 16, i32 36"   --->   Operation 2765 'partselect' 'trunc_ln708_69' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 2766 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_182)   --->   "%mul_ln1118_145 = mul i35 %sext_ln1118_167, i35 %sext_ln1115_5"   --->   Operation 2766 'mul' 'mul_ln1118_145' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_150 : Operation 2767 [1/1] (0.00ns)   --->   "%shl_ln728_179 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %layer_6_out_V_load_11, i16 0"   --->   Operation 2767 'bitconcatenate' 'shl_ln728_179' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 2768 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_182)   --->   "%sext_ln703_145 = sext i35 %mul_ln1118_145"   --->   Operation 2768 'sext' 'sext_ln703_145' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 2769 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_182 = add i37 %shl_ln728_179, i37 %sext_ln703_145"   --->   Operation 2769 'add' 'add_ln1192_182' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_150 : Operation 2770 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_183)   --->   "%mul_ln703_16 = mul i37 %sext_ln1118_168, i37 %sext_ln1115_4"   --->   Operation 2770 'mul' 'mul_ln703_16' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_150 : Operation 2771 [1/1] (0.00ns)   --->   "%shl_ln728_180 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %layer_6_out_V_load_12, i16 0"   --->   Operation 2771 'bitconcatenate' 'shl_ln728_180' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 2772 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_183 = add i37 %shl_ln728_180, i37 %mul_ln703_16"   --->   Operation 2772 'add' 'add_ln1192_183' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_150 : Operation 2773 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_184)   --->   "%mul_ln1118_146 = mul i35 %sext_ln1118_169, i35 %sext_ln1115_5"   --->   Operation 2773 'mul' 'mul_ln1118_146' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_150 : Operation 2774 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_185)   --->   "%mul_ln703_17 = mul i37 %sext_ln1118_170, i37 %sext_ln1115_4"   --->   Operation 2774 'mul' 'mul_ln703_17' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_150 : Operation 2775 [1/1] (0.00ns)   --->   "%sext_ln1118_171 = sext i14 %layer_6_weights_V_10_load"   --->   Operation 2775 'sext' 'sext_ln1118_171' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 2776 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_186)   --->   "%mul_ln1118_147 = mul i35 %sext_ln1118_171, i35 %sext_ln1115_5"   --->   Operation 2776 'mul' 'mul_ln1118_147' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_150 : Operation 2777 [1/1] (0.00ns)   --->   "%sext_ln1118_172 = sext i14 %layer_6_weights_V_11_load"   --->   Operation 2777 'sext' 'sext_ln1118_172' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 2778 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_187)   --->   "%mul_ln1118_148 = mul i35 %sext_ln1118_172, i35 %sext_ln1115_5"   --->   Operation 2778 'mul' 'mul_ln1118_148' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_150 : Operation 2779 [1/2] (1.35ns)   --->   "%layer_6_out_V_load_21 = load i12 %layer_6_out_V_addr_22"   --->   Operation 2779 'load' 'layer_6_out_V_load_21' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 3872> <RAM>
ST_150 : Operation 2780 [1/2] (1.35ns)   --->   "%layer_6_out_V_load_22 = load i12 %layer_6_out_V_addr_23"   --->   Operation 2780 'load' 'layer_6_out_V_load_22' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 3872> <RAM>
ST_150 : Operation 2781 [2/2] (1.35ns)   --->   "%layer_6_out_V_load_23 = load i12 %layer_6_out_V_addr_24"   --->   Operation 2781 'load' 'layer_6_out_V_load_23' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 3872> <RAM>
ST_150 : Operation 2782 [2/2] (1.35ns)   --->   "%layer_6_out_V_load_24 = load i12 %layer_6_out_V_addr_25"   --->   Operation 2782 'load' 'layer_6_out_V_load_24' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 3872> <RAM>

State 151 <SV = 26> <Delay = 1.35>
ST_151 : Operation 2783 [1/1] (0.00ns)   --->   "%sext_ln1115_3 = sext i21 %r_V_1"   --->   Operation 2783 'sext' 'sext_ln1115_3' <Predicate = true> <Delay = 0.00>
ST_151 : Operation 2784 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_182 = add i37 %shl_ln728_179, i37 %sext_ln703_145"   --->   Operation 2784 'add' 'add_ln1192_182' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_151 : Operation 2785 [1/1] (0.00ns)   --->   "%trunc_ln708_70 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_182, i32 16, i32 36"   --->   Operation 2785 'partselect' 'trunc_ln708_70' <Predicate = true> <Delay = 0.00>
ST_151 : Operation 2786 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_183 = add i37 %shl_ln728_180, i37 %mul_ln703_16"   --->   Operation 2786 'add' 'add_ln1192_183' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_151 : Operation 2787 [1/1] (0.00ns)   --->   "%trunc_ln708_71 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_183, i32 16, i32 36"   --->   Operation 2787 'partselect' 'trunc_ln708_71' <Predicate = true> <Delay = 0.00>
ST_151 : Operation 2788 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_184)   --->   "%mul_ln1118_146 = mul i35 %sext_ln1118_169, i35 %sext_ln1115_5"   --->   Operation 2788 'mul' 'mul_ln1118_146' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_151 : Operation 2789 [1/1] (0.00ns)   --->   "%shl_ln728_181 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %layer_6_out_V_load_13, i16 0"   --->   Operation 2789 'bitconcatenate' 'shl_ln728_181' <Predicate = true> <Delay = 0.00>
ST_151 : Operation 2790 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_184)   --->   "%sext_ln703_146 = sext i35 %mul_ln1118_146"   --->   Operation 2790 'sext' 'sext_ln703_146' <Predicate = true> <Delay = 0.00>
ST_151 : Operation 2791 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_184 = add i37 %shl_ln728_181, i37 %sext_ln703_146"   --->   Operation 2791 'add' 'add_ln1192_184' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_151 : Operation 2792 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_185)   --->   "%mul_ln703_17 = mul i37 %sext_ln1118_170, i37 %sext_ln1115_4"   --->   Operation 2792 'mul' 'mul_ln703_17' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_151 : Operation 2793 [1/1] (0.00ns)   --->   "%shl_ln728_182 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %layer_6_out_V_load_14, i16 0"   --->   Operation 2793 'bitconcatenate' 'shl_ln728_182' <Predicate = true> <Delay = 0.00>
ST_151 : Operation 2794 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_185 = add i37 %shl_ln728_182, i37 %mul_ln703_17"   --->   Operation 2794 'add' 'add_ln1192_185' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_151 : Operation 2795 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_186)   --->   "%mul_ln1118_147 = mul i35 %sext_ln1118_171, i35 %sext_ln1115_5"   --->   Operation 2795 'mul' 'mul_ln1118_147' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_151 : Operation 2796 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_187)   --->   "%mul_ln1118_148 = mul i35 %sext_ln1118_172, i35 %sext_ln1115_5"   --->   Operation 2796 'mul' 'mul_ln1118_148' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_151 : Operation 2797 [1/1] (0.00ns)   --->   "%sext_ln1118_173 = sext i16 %layer_6_weights_V_12_load"   --->   Operation 2797 'sext' 'sext_ln1118_173' <Predicate = true> <Delay = 0.00>
ST_151 : Operation 2798 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_188)   --->   "%mul_ln703_18 = mul i37 %sext_ln1118_173, i37 %sext_ln1115_4"   --->   Operation 2798 'mul' 'mul_ln703_18' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_151 : Operation 2799 [1/1] (0.00ns)   --->   "%sext_ln1118_174 = sext i15 %layer_6_weights_V_13_load"   --->   Operation 2799 'sext' 'sext_ln1118_174' <Predicate = true> <Delay = 0.00>
ST_151 : Operation 2800 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_189)   --->   "%mul_ln1118_149 = mul i36 %sext_ln1118_174, i36 %sext_ln1115_3"   --->   Operation 2800 'mul' 'mul_ln1118_149' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_151 : Operation 2801 [1/2] (1.35ns)   --->   "%layer_6_out_V_load_23 = load i12 %layer_6_out_V_addr_24"   --->   Operation 2801 'load' 'layer_6_out_V_load_23' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 3872> <RAM>
ST_151 : Operation 2802 [1/2] (1.35ns)   --->   "%layer_6_out_V_load_24 = load i12 %layer_6_out_V_addr_25"   --->   Operation 2802 'load' 'layer_6_out_V_load_24' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 3872> <RAM>
ST_151 : Operation 2803 [2/2] (1.35ns)   --->   "%layer_6_out_V_load_25 = load i12 %layer_6_out_V_addr_26"   --->   Operation 2803 'load' 'layer_6_out_V_load_25' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 3872> <RAM>
ST_151 : Operation 2804 [2/2] (1.35ns)   --->   "%layer_6_out_V_load_26 = load i12 %layer_6_out_V_addr_27"   --->   Operation 2804 'load' 'layer_6_out_V_load_26' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 3872> <RAM>

State 152 <SV = 27> <Delay = 1.35>
ST_152 : Operation 2805 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_184 = add i37 %shl_ln728_181, i37 %sext_ln703_146"   --->   Operation 2805 'add' 'add_ln1192_184' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_152 : Operation 2806 [1/1] (0.00ns)   --->   "%trunc_ln708_72 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_184, i32 16, i32 36"   --->   Operation 2806 'partselect' 'trunc_ln708_72' <Predicate = true> <Delay = 0.00>
ST_152 : Operation 2807 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_185 = add i37 %shl_ln728_182, i37 %mul_ln703_17"   --->   Operation 2807 'add' 'add_ln1192_185' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_152 : Operation 2808 [1/1] (0.00ns)   --->   "%trunc_ln708_73 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_185, i32 16, i32 36"   --->   Operation 2808 'partselect' 'trunc_ln708_73' <Predicate = true> <Delay = 0.00>
ST_152 : Operation 2809 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_186)   --->   "%mul_ln1118_147 = mul i35 %sext_ln1118_171, i35 %sext_ln1115_5"   --->   Operation 2809 'mul' 'mul_ln1118_147' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_152 : Operation 2810 [1/1] (0.00ns)   --->   "%shl_ln728_183 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %layer_6_out_V_load_15, i16 0"   --->   Operation 2810 'bitconcatenate' 'shl_ln728_183' <Predicate = true> <Delay = 0.00>
ST_152 : Operation 2811 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_186)   --->   "%sext_ln703_147 = sext i35 %mul_ln1118_147"   --->   Operation 2811 'sext' 'sext_ln703_147' <Predicate = true> <Delay = 0.00>
ST_152 : Operation 2812 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_186 = add i37 %shl_ln728_183, i37 %sext_ln703_147"   --->   Operation 2812 'add' 'add_ln1192_186' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_152 : Operation 2813 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_187)   --->   "%mul_ln1118_148 = mul i35 %sext_ln1118_172, i35 %sext_ln1115_5"   --->   Operation 2813 'mul' 'mul_ln1118_148' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_152 : Operation 2814 [1/1] (0.00ns)   --->   "%shl_ln728_184 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %layer_6_out_V_load_16, i16 0"   --->   Operation 2814 'bitconcatenate' 'shl_ln728_184' <Predicate = true> <Delay = 0.00>
ST_152 : Operation 2815 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_187)   --->   "%sext_ln703_148 = sext i35 %mul_ln1118_148"   --->   Operation 2815 'sext' 'sext_ln703_148' <Predicate = true> <Delay = 0.00>
ST_152 : Operation 2816 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_187 = add i37 %shl_ln728_184, i37 %sext_ln703_148"   --->   Operation 2816 'add' 'add_ln1192_187' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_152 : Operation 2817 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_188)   --->   "%mul_ln703_18 = mul i37 %sext_ln1118_173, i37 %sext_ln1115_4"   --->   Operation 2817 'mul' 'mul_ln703_18' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_152 : Operation 2818 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_189)   --->   "%mul_ln1118_149 = mul i36 %sext_ln1118_174, i36 %sext_ln1115_3"   --->   Operation 2818 'mul' 'mul_ln1118_149' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_152 : Operation 2819 [1/1] (0.00ns)   --->   "%sext_ln1118_175 = sext i14 %layer_6_weights_V_14_load"   --->   Operation 2819 'sext' 'sext_ln1118_175' <Predicate = true> <Delay = 0.00>
ST_152 : Operation 2820 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_190)   --->   "%mul_ln1118_150 = mul i35 %sext_ln1118_175, i35 %sext_ln1115_5"   --->   Operation 2820 'mul' 'mul_ln1118_150' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_152 : Operation 2821 [1/1] (0.00ns)   --->   "%sext_ln1118_176 = sext i16 %layer_6_weights_V_15_load"   --->   Operation 2821 'sext' 'sext_ln1118_176' <Predicate = true> <Delay = 0.00>
ST_152 : Operation 2822 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_191)   --->   "%mul_ln703_19 = mul i37 %sext_ln1118_176, i37 %sext_ln1115_4"   --->   Operation 2822 'mul' 'mul_ln703_19' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_152 : Operation 2823 [1/2] (1.35ns)   --->   "%layer_6_out_V_load_25 = load i12 %layer_6_out_V_addr_26"   --->   Operation 2823 'load' 'layer_6_out_V_load_25' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 3872> <RAM>
ST_152 : Operation 2824 [1/2] (1.35ns)   --->   "%layer_6_out_V_load_26 = load i12 %layer_6_out_V_addr_27"   --->   Operation 2824 'load' 'layer_6_out_V_load_26' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 3872> <RAM>
ST_152 : Operation 2825 [2/2] (1.35ns)   --->   "%layer_6_out_V_load_27 = load i12 %layer_6_out_V_addr_28"   --->   Operation 2825 'load' 'layer_6_out_V_load_27' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 3872> <RAM>
ST_152 : Operation 2826 [2/2] (1.35ns)   --->   "%layer_6_out_V_load_28 = load i12 %layer_6_out_V_addr_29"   --->   Operation 2826 'load' 'layer_6_out_V_load_28' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 3872> <RAM>

State 153 <SV = 28> <Delay = 1.35>
ST_153 : Operation 2827 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_186 = add i37 %shl_ln728_183, i37 %sext_ln703_147"   --->   Operation 2827 'add' 'add_ln1192_186' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_153 : Operation 2828 [1/1] (0.00ns)   --->   "%trunc_ln708_74 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_186, i32 16, i32 36"   --->   Operation 2828 'partselect' 'trunc_ln708_74' <Predicate = true> <Delay = 0.00>
ST_153 : Operation 2829 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_187 = add i37 %shl_ln728_184, i37 %sext_ln703_148"   --->   Operation 2829 'add' 'add_ln1192_187' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_153 : Operation 2830 [1/1] (0.00ns)   --->   "%trunc_ln708_75 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_187, i32 16, i32 36"   --->   Operation 2830 'partselect' 'trunc_ln708_75' <Predicate = true> <Delay = 0.00>
ST_153 : Operation 2831 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_188)   --->   "%mul_ln703_18 = mul i37 %sext_ln1118_173, i37 %sext_ln1115_4"   --->   Operation 2831 'mul' 'mul_ln703_18' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_153 : Operation 2832 [1/1] (0.00ns)   --->   "%shl_ln728_185 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %layer_6_out_V_load_17, i16 0"   --->   Operation 2832 'bitconcatenate' 'shl_ln728_185' <Predicate = true> <Delay = 0.00>
ST_153 : Operation 2833 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_188 = add i37 %shl_ln728_185, i37 %mul_ln703_18"   --->   Operation 2833 'add' 'add_ln1192_188' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_153 : Operation 2834 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_189)   --->   "%mul_ln1118_149 = mul i36 %sext_ln1118_174, i36 %sext_ln1115_3"   --->   Operation 2834 'mul' 'mul_ln1118_149' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_153 : Operation 2835 [1/1] (0.00ns)   --->   "%shl_ln728_186 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %layer_6_out_V_load_18, i16 0"   --->   Operation 2835 'bitconcatenate' 'shl_ln728_186' <Predicate = true> <Delay = 0.00>
ST_153 : Operation 2836 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_189)   --->   "%sext_ln703_149 = sext i36 %mul_ln1118_149"   --->   Operation 2836 'sext' 'sext_ln703_149' <Predicate = true> <Delay = 0.00>
ST_153 : Operation 2837 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_189 = add i37 %shl_ln728_186, i37 %sext_ln703_149"   --->   Operation 2837 'add' 'add_ln1192_189' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_153 : Operation 2838 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_190)   --->   "%mul_ln1118_150 = mul i35 %sext_ln1118_175, i35 %sext_ln1115_5"   --->   Operation 2838 'mul' 'mul_ln1118_150' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_153 : Operation 2839 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_191)   --->   "%mul_ln703_19 = mul i37 %sext_ln1118_176, i37 %sext_ln1115_4"   --->   Operation 2839 'mul' 'mul_ln703_19' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_153 : Operation 2840 [1/1] (0.00ns)   --->   "%sext_ln1118_177 = sext i14 %layer_6_weights_V_16_load"   --->   Operation 2840 'sext' 'sext_ln1118_177' <Predicate = true> <Delay = 0.00>
ST_153 : Operation 2841 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_192)   --->   "%mul_ln1118_151 = mul i35 %sext_ln1118_177, i35 %sext_ln1115_5"   --->   Operation 2841 'mul' 'mul_ln1118_151' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_153 : Operation 2842 [1/1] (0.00ns)   --->   "%sext_ln1118_178 = sext i15 %layer_6_weights_V_17_load"   --->   Operation 2842 'sext' 'sext_ln1118_178' <Predicate = true> <Delay = 0.00>
ST_153 : Operation 2843 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_193)   --->   "%mul_ln1118_152 = mul i36 %sext_ln1118_178, i36 %sext_ln1115_3"   --->   Operation 2843 'mul' 'mul_ln1118_152' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_153 : Operation 2844 [1/2] (1.35ns)   --->   "%layer_6_out_V_load_27 = load i12 %layer_6_out_V_addr_28"   --->   Operation 2844 'load' 'layer_6_out_V_load_27' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 3872> <RAM>
ST_153 : Operation 2845 [1/2] (1.35ns)   --->   "%layer_6_out_V_load_28 = load i12 %layer_6_out_V_addr_29"   --->   Operation 2845 'load' 'layer_6_out_V_load_28' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 3872> <RAM>
ST_153 : Operation 2846 [2/2] (1.35ns)   --->   "%layer_6_out_V_load_29 = load i12 %layer_6_out_V_addr_30"   --->   Operation 2846 'load' 'layer_6_out_V_load_29' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 3872> <RAM>
ST_153 : Operation 2847 [2/2] (1.35ns)   --->   "%layer_6_out_V_load_30 = load i12 %layer_6_out_V_addr_31"   --->   Operation 2847 'load' 'layer_6_out_V_load_30' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 3872> <RAM>

State 154 <SV = 29> <Delay = 1.35>
ST_154 : Operation 2848 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_188 = add i37 %shl_ln728_185, i37 %mul_ln703_18"   --->   Operation 2848 'add' 'add_ln1192_188' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_154 : Operation 2849 [1/1] (0.00ns)   --->   "%trunc_ln708_76 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_188, i32 16, i32 36"   --->   Operation 2849 'partselect' 'trunc_ln708_76' <Predicate = true> <Delay = 0.00>
ST_154 : Operation 2850 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_189 = add i37 %shl_ln728_186, i37 %sext_ln703_149"   --->   Operation 2850 'add' 'add_ln1192_189' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_154 : Operation 2851 [1/1] (0.00ns)   --->   "%trunc_ln708_77 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_189, i32 16, i32 36"   --->   Operation 2851 'partselect' 'trunc_ln708_77' <Predicate = true> <Delay = 0.00>
ST_154 : Operation 2852 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_190)   --->   "%mul_ln1118_150 = mul i35 %sext_ln1118_175, i35 %sext_ln1115_5"   --->   Operation 2852 'mul' 'mul_ln1118_150' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_154 : Operation 2853 [1/1] (0.00ns)   --->   "%shl_ln728_187 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %layer_6_out_V_load_19, i16 0"   --->   Operation 2853 'bitconcatenate' 'shl_ln728_187' <Predicate = true> <Delay = 0.00>
ST_154 : Operation 2854 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_190)   --->   "%sext_ln703_150 = sext i35 %mul_ln1118_150"   --->   Operation 2854 'sext' 'sext_ln703_150' <Predicate = true> <Delay = 0.00>
ST_154 : Operation 2855 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_190 = add i37 %shl_ln728_187, i37 %sext_ln703_150"   --->   Operation 2855 'add' 'add_ln1192_190' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_154 : Operation 2856 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_191)   --->   "%mul_ln703_19 = mul i37 %sext_ln1118_176, i37 %sext_ln1115_4"   --->   Operation 2856 'mul' 'mul_ln703_19' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_154 : Operation 2857 [1/1] (0.00ns)   --->   "%shl_ln728_188 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %layer_6_out_V_load_20, i16 0"   --->   Operation 2857 'bitconcatenate' 'shl_ln728_188' <Predicate = true> <Delay = 0.00>
ST_154 : Operation 2858 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_191 = add i37 %shl_ln728_188, i37 %mul_ln703_19"   --->   Operation 2858 'add' 'add_ln1192_191' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_154 : Operation 2859 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_192)   --->   "%mul_ln1118_151 = mul i35 %sext_ln1118_177, i35 %sext_ln1115_5"   --->   Operation 2859 'mul' 'mul_ln1118_151' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_154 : Operation 2860 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_193)   --->   "%mul_ln1118_152 = mul i36 %sext_ln1118_178, i36 %sext_ln1115_3"   --->   Operation 2860 'mul' 'mul_ln1118_152' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_154 : Operation 2861 [1/1] (0.00ns)   --->   "%sext_ln1118_179 = sext i14 %layer_6_weights_V_18_load"   --->   Operation 2861 'sext' 'sext_ln1118_179' <Predicate = true> <Delay = 0.00>
ST_154 : Operation 2862 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_194)   --->   "%mul_ln1118_153 = mul i35 %sext_ln1118_179, i35 %sext_ln1115_5"   --->   Operation 2862 'mul' 'mul_ln1118_153' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_154 : Operation 2863 [1/1] (0.00ns)   --->   "%sext_ln1118_180 = sext i16 %layer_6_weights_V_19_load"   --->   Operation 2863 'sext' 'sext_ln1118_180' <Predicate = true> <Delay = 0.00>
ST_154 : Operation 2864 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_195)   --->   "%mul_ln703_20 = mul i37 %sext_ln1118_180, i37 %sext_ln1115_4"   --->   Operation 2864 'mul' 'mul_ln703_20' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_154 : Operation 2865 [1/2] (1.35ns)   --->   "%layer_6_out_V_load_29 = load i12 %layer_6_out_V_addr_30"   --->   Operation 2865 'load' 'layer_6_out_V_load_29' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 3872> <RAM>
ST_154 : Operation 2866 [1/2] (1.35ns)   --->   "%layer_6_out_V_load_30 = load i12 %layer_6_out_V_addr_31"   --->   Operation 2866 'load' 'layer_6_out_V_load_30' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 3872> <RAM>
ST_154 : Operation 2867 [2/2] (1.35ns)   --->   "%layer_6_out_V_load_31 = load i12 %layer_6_out_V_addr_32"   --->   Operation 2867 'load' 'layer_6_out_V_load_31' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 3872> <RAM>
ST_154 : Operation 2868 [2/2] (1.35ns)   --->   "%layer_6_out_V_load_32 = load i12 %layer_6_out_V_addr_33"   --->   Operation 2868 'load' 'layer_6_out_V_load_32' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 3872> <RAM>

State 155 <SV = 30> <Delay = 1.35>
ST_155 : Operation 2869 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_190 = add i37 %shl_ln728_187, i37 %sext_ln703_150"   --->   Operation 2869 'add' 'add_ln1192_190' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_155 : Operation 2870 [1/1] (0.00ns)   --->   "%trunc_ln708_78 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_190, i32 16, i32 36"   --->   Operation 2870 'partselect' 'trunc_ln708_78' <Predicate = true> <Delay = 0.00>
ST_155 : Operation 2871 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_191 = add i37 %shl_ln728_188, i37 %mul_ln703_19"   --->   Operation 2871 'add' 'add_ln1192_191' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_155 : Operation 2872 [1/1] (0.00ns)   --->   "%trunc_ln708_79 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_191, i32 16, i32 36"   --->   Operation 2872 'partselect' 'trunc_ln708_79' <Predicate = true> <Delay = 0.00>
ST_155 : Operation 2873 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_192)   --->   "%mul_ln1118_151 = mul i35 %sext_ln1118_177, i35 %sext_ln1115_5"   --->   Operation 2873 'mul' 'mul_ln1118_151' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_155 : Operation 2874 [1/1] (0.00ns)   --->   "%shl_ln728_189 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %layer_6_out_V_load_21, i16 0"   --->   Operation 2874 'bitconcatenate' 'shl_ln728_189' <Predicate = true> <Delay = 0.00>
ST_155 : Operation 2875 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_192)   --->   "%sext_ln703_151 = sext i35 %mul_ln1118_151"   --->   Operation 2875 'sext' 'sext_ln703_151' <Predicate = true> <Delay = 0.00>
ST_155 : Operation 2876 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_192 = add i37 %shl_ln728_189, i37 %sext_ln703_151"   --->   Operation 2876 'add' 'add_ln1192_192' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_155 : Operation 2877 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_193)   --->   "%mul_ln1118_152 = mul i36 %sext_ln1118_178, i36 %sext_ln1115_3"   --->   Operation 2877 'mul' 'mul_ln1118_152' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_155 : Operation 2878 [1/1] (0.00ns)   --->   "%shl_ln728_190 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %layer_6_out_V_load_22, i16 0"   --->   Operation 2878 'bitconcatenate' 'shl_ln728_190' <Predicate = true> <Delay = 0.00>
ST_155 : Operation 2879 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_193)   --->   "%sext_ln703_152 = sext i36 %mul_ln1118_152"   --->   Operation 2879 'sext' 'sext_ln703_152' <Predicate = true> <Delay = 0.00>
ST_155 : Operation 2880 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_193 = add i37 %shl_ln728_190, i37 %sext_ln703_152"   --->   Operation 2880 'add' 'add_ln1192_193' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_155 : Operation 2881 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_194)   --->   "%mul_ln1118_153 = mul i35 %sext_ln1118_179, i35 %sext_ln1115_5"   --->   Operation 2881 'mul' 'mul_ln1118_153' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_155 : Operation 2882 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_195)   --->   "%mul_ln703_20 = mul i37 %sext_ln1118_180, i37 %sext_ln1115_4"   --->   Operation 2882 'mul' 'mul_ln703_20' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_155 : Operation 2883 [1/1] (0.00ns)   --->   "%sext_ln1118_181 = sext i16 %layer_6_weights_V_20_load"   --->   Operation 2883 'sext' 'sext_ln1118_181' <Predicate = true> <Delay = 0.00>
ST_155 : Operation 2884 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_196)   --->   "%mul_ln703_21 = mul i37 %sext_ln1118_181, i37 %sext_ln1115_4"   --->   Operation 2884 'mul' 'mul_ln703_21' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_155 : Operation 2885 [1/1] (0.00ns)   --->   "%sext_ln1118_182 = sext i14 %layer_6_weights_V_21_load"   --->   Operation 2885 'sext' 'sext_ln1118_182' <Predicate = true> <Delay = 0.00>
ST_155 : Operation 2886 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_197)   --->   "%mul_ln1118_154 = mul i35 %sext_ln1118_182, i35 %sext_ln1115_5"   --->   Operation 2886 'mul' 'mul_ln1118_154' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_155 : Operation 2887 [1/2] (1.35ns)   --->   "%layer_6_out_V_load_31 = load i12 %layer_6_out_V_addr_32"   --->   Operation 2887 'load' 'layer_6_out_V_load_31' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 3872> <RAM>
ST_155 : Operation 2888 [1/2] (1.35ns)   --->   "%layer_6_out_V_load_32 = load i12 %layer_6_out_V_addr_33"   --->   Operation 2888 'load' 'layer_6_out_V_load_32' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 3872> <RAM>
ST_155 : Operation 2889 [2/2] (1.35ns)   --->   "%layer_6_out_V_load_33 = load i12 %layer_6_out_V_addr_34"   --->   Operation 2889 'load' 'layer_6_out_V_load_33' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 3872> <RAM>
ST_155 : Operation 2890 [2/2] (1.35ns)   --->   "%layer_6_out_V_load_34 = load i12 %layer_6_out_V_addr_35"   --->   Operation 2890 'load' 'layer_6_out_V_load_34' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 3872> <RAM>

State 156 <SV = 31> <Delay = 1.35>
ST_156 : Operation 2891 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_192 = add i37 %shl_ln728_189, i37 %sext_ln703_151"   --->   Operation 2891 'add' 'add_ln1192_192' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_156 : Operation 2892 [1/1] (0.00ns)   --->   "%trunc_ln708_80 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_192, i32 16, i32 36"   --->   Operation 2892 'partselect' 'trunc_ln708_80' <Predicate = true> <Delay = 0.00>
ST_156 : Operation 2893 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_193 = add i37 %shl_ln728_190, i37 %sext_ln703_152"   --->   Operation 2893 'add' 'add_ln1192_193' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_156 : Operation 2894 [1/1] (0.00ns)   --->   "%trunc_ln708_81 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_193, i32 16, i32 36"   --->   Operation 2894 'partselect' 'trunc_ln708_81' <Predicate = true> <Delay = 0.00>
ST_156 : Operation 2895 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_194)   --->   "%mul_ln1118_153 = mul i35 %sext_ln1118_179, i35 %sext_ln1115_5"   --->   Operation 2895 'mul' 'mul_ln1118_153' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_156 : Operation 2896 [1/1] (0.00ns)   --->   "%shl_ln728_191 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %layer_6_out_V_load_23, i16 0"   --->   Operation 2896 'bitconcatenate' 'shl_ln728_191' <Predicate = true> <Delay = 0.00>
ST_156 : Operation 2897 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_194)   --->   "%sext_ln703_153 = sext i35 %mul_ln1118_153"   --->   Operation 2897 'sext' 'sext_ln703_153' <Predicate = true> <Delay = 0.00>
ST_156 : Operation 2898 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_194 = add i37 %shl_ln728_191, i37 %sext_ln703_153"   --->   Operation 2898 'add' 'add_ln1192_194' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_156 : Operation 2899 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_195)   --->   "%mul_ln703_20 = mul i37 %sext_ln1118_180, i37 %sext_ln1115_4"   --->   Operation 2899 'mul' 'mul_ln703_20' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_156 : Operation 2900 [1/1] (0.00ns)   --->   "%shl_ln728_192 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %layer_6_out_V_load_24, i16 0"   --->   Operation 2900 'bitconcatenate' 'shl_ln728_192' <Predicate = true> <Delay = 0.00>
ST_156 : Operation 2901 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_195 = add i37 %shl_ln728_192, i37 %mul_ln703_20"   --->   Operation 2901 'add' 'add_ln1192_195' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_156 : Operation 2902 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_196)   --->   "%mul_ln703_21 = mul i37 %sext_ln1118_181, i37 %sext_ln1115_4"   --->   Operation 2902 'mul' 'mul_ln703_21' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_156 : Operation 2903 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_197)   --->   "%mul_ln1118_154 = mul i35 %sext_ln1118_182, i35 %sext_ln1115_5"   --->   Operation 2903 'mul' 'mul_ln1118_154' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_156 : Operation 2904 [1/1] (0.00ns)   --->   "%sext_ln1118_183 = sext i16 %layer_6_weights_V_22_load"   --->   Operation 2904 'sext' 'sext_ln1118_183' <Predicate = true> <Delay = 0.00>
ST_156 : Operation 2905 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_198)   --->   "%mul_ln703_22 = mul i37 %sext_ln1118_183, i37 %sext_ln1115_4"   --->   Operation 2905 'mul' 'mul_ln703_22' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_156 : Operation 2906 [1/1] (0.00ns)   --->   "%sext_ln1118_184 = sext i16 %layer_6_weights_V_23_load"   --->   Operation 2906 'sext' 'sext_ln1118_184' <Predicate = true> <Delay = 0.00>
ST_156 : Operation 2907 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_199)   --->   "%mul_ln703_23 = mul i37 %sext_ln1118_184, i37 %sext_ln1115_4"   --->   Operation 2907 'mul' 'mul_ln703_23' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_156 : Operation 2908 [1/2] (1.35ns)   --->   "%layer_6_out_V_load_33 = load i12 %layer_6_out_V_addr_34"   --->   Operation 2908 'load' 'layer_6_out_V_load_33' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 3872> <RAM>
ST_156 : Operation 2909 [1/2] (1.35ns)   --->   "%layer_6_out_V_load_34 = load i12 %layer_6_out_V_addr_35"   --->   Operation 2909 'load' 'layer_6_out_V_load_34' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 3872> <RAM>
ST_156 : Operation 2910 [2/2] (1.35ns)   --->   "%layer_6_out_V_load_35 = load i12 %layer_6_out_V_addr_36"   --->   Operation 2910 'load' 'layer_6_out_V_load_35' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 3872> <RAM>
ST_156 : Operation 2911 [2/2] (1.35ns)   --->   "%layer_6_out_V_load_36 = load i12 %layer_6_out_V_addr_37"   --->   Operation 2911 'load' 'layer_6_out_V_load_36' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 3872> <RAM>

State 157 <SV = 32> <Delay = 1.35>
ST_157 : Operation 2912 [1/1] (1.35ns)   --->   "%store_ln708 = store i21 %trunc_ln708_64, i12 %layer_6_out_V_addr_6"   --->   Operation 2912 'store' 'store_ln708' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 3872> <RAM>
ST_157 : Operation 2913 [1/1] (1.35ns)   --->   "%store_ln708 = store i21 %trunc_ln708_65, i12 %layer_6_out_V_addr_7"   --->   Operation 2913 'store' 'store_ln708' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 3872> <RAM>
ST_157 : Operation 2914 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_194 = add i37 %shl_ln728_191, i37 %sext_ln703_153"   --->   Operation 2914 'add' 'add_ln1192_194' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_157 : Operation 2915 [1/1] (0.00ns)   --->   "%trunc_ln708_82 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_194, i32 16, i32 36"   --->   Operation 2915 'partselect' 'trunc_ln708_82' <Predicate = true> <Delay = 0.00>
ST_157 : Operation 2916 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_195 = add i37 %shl_ln728_192, i37 %mul_ln703_20"   --->   Operation 2916 'add' 'add_ln1192_195' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_157 : Operation 2917 [1/1] (0.00ns)   --->   "%trunc_ln708_83 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_195, i32 16, i32 36"   --->   Operation 2917 'partselect' 'trunc_ln708_83' <Predicate = true> <Delay = 0.00>
ST_157 : Operation 2918 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_196)   --->   "%mul_ln703_21 = mul i37 %sext_ln1118_181, i37 %sext_ln1115_4"   --->   Operation 2918 'mul' 'mul_ln703_21' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_157 : Operation 2919 [1/1] (0.00ns)   --->   "%shl_ln728_193 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %layer_6_out_V_load_25, i16 0"   --->   Operation 2919 'bitconcatenate' 'shl_ln728_193' <Predicate = true> <Delay = 0.00>
ST_157 : Operation 2920 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_196 = add i37 %shl_ln728_193, i37 %mul_ln703_21"   --->   Operation 2920 'add' 'add_ln1192_196' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_157 : Operation 2921 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_197)   --->   "%mul_ln1118_154 = mul i35 %sext_ln1118_182, i35 %sext_ln1115_5"   --->   Operation 2921 'mul' 'mul_ln1118_154' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_157 : Operation 2922 [1/1] (0.00ns)   --->   "%shl_ln728_194 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %layer_6_out_V_load_26, i16 0"   --->   Operation 2922 'bitconcatenate' 'shl_ln728_194' <Predicate = true> <Delay = 0.00>
ST_157 : Operation 2923 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_197)   --->   "%sext_ln703_154 = sext i35 %mul_ln1118_154"   --->   Operation 2923 'sext' 'sext_ln703_154' <Predicate = true> <Delay = 0.00>
ST_157 : Operation 2924 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_197 = add i37 %shl_ln728_194, i37 %sext_ln703_154"   --->   Operation 2924 'add' 'add_ln1192_197' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_157 : Operation 2925 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_198)   --->   "%mul_ln703_22 = mul i37 %sext_ln1118_183, i37 %sext_ln1115_4"   --->   Operation 2925 'mul' 'mul_ln703_22' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_157 : Operation 2926 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_199)   --->   "%mul_ln703_23 = mul i37 %sext_ln1118_184, i37 %sext_ln1115_4"   --->   Operation 2926 'mul' 'mul_ln703_23' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_157 : Operation 2927 [1/1] (0.00ns)   --->   "%sext_ln1118_185 = sext i14 %layer_6_weights_V_24_load"   --->   Operation 2927 'sext' 'sext_ln1118_185' <Predicate = true> <Delay = 0.00>
ST_157 : Operation 2928 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_200)   --->   "%mul_ln1118_155 = mul i35 %sext_ln1118_185, i35 %sext_ln1115_5"   --->   Operation 2928 'mul' 'mul_ln1118_155' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_157 : Operation 2929 [1/1] (0.00ns)   --->   "%sext_ln1118_186 = sext i16 %layer_6_weights_V_25_load"   --->   Operation 2929 'sext' 'sext_ln1118_186' <Predicate = true> <Delay = 0.00>
ST_157 : Operation 2930 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_201)   --->   "%mul_ln703_24 = mul i37 %sext_ln1118_186, i37 %sext_ln1115_4"   --->   Operation 2930 'mul' 'mul_ln703_24' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_157 : Operation 2931 [1/2] (1.35ns)   --->   "%layer_6_out_V_load_35 = load i12 %layer_6_out_V_addr_36"   --->   Operation 2931 'load' 'layer_6_out_V_load_35' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 3872> <RAM>
ST_157 : Operation 2932 [1/2] (1.35ns)   --->   "%layer_6_out_V_load_36 = load i12 %layer_6_out_V_addr_37"   --->   Operation 2932 'load' 'layer_6_out_V_load_36' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 3872> <RAM>

State 158 <SV = 33> <Delay = 1.35>
ST_158 : Operation 2933 [1/1] (1.35ns)   --->   "%store_ln708 = store i21 %trunc_ln708_66, i12 %layer_6_out_V_addr_8"   --->   Operation 2933 'store' 'store_ln708' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 3872> <RAM>
ST_158 : Operation 2934 [1/1] (1.35ns)   --->   "%store_ln708 = store i21 %trunc_ln708_67, i12 %layer_6_out_V_addr_9"   --->   Operation 2934 'store' 'store_ln708' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 3872> <RAM>
ST_158 : Operation 2935 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_196 = add i37 %shl_ln728_193, i37 %mul_ln703_21"   --->   Operation 2935 'add' 'add_ln1192_196' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_158 : Operation 2936 [1/1] (0.00ns)   --->   "%trunc_ln708_84 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_196, i32 16, i32 36"   --->   Operation 2936 'partselect' 'trunc_ln708_84' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 2937 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_197 = add i37 %shl_ln728_194, i37 %sext_ln703_154"   --->   Operation 2937 'add' 'add_ln1192_197' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_158 : Operation 2938 [1/1] (0.00ns)   --->   "%trunc_ln708_85 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_197, i32 16, i32 36"   --->   Operation 2938 'partselect' 'trunc_ln708_85' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 2939 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_198)   --->   "%mul_ln703_22 = mul i37 %sext_ln1118_183, i37 %sext_ln1115_4"   --->   Operation 2939 'mul' 'mul_ln703_22' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_158 : Operation 2940 [1/1] (0.00ns)   --->   "%shl_ln728_195 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %layer_6_out_V_load_27, i16 0"   --->   Operation 2940 'bitconcatenate' 'shl_ln728_195' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 2941 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_198 = add i37 %shl_ln728_195, i37 %mul_ln703_22"   --->   Operation 2941 'add' 'add_ln1192_198' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_158 : Operation 2942 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_199)   --->   "%mul_ln703_23 = mul i37 %sext_ln1118_184, i37 %sext_ln1115_4"   --->   Operation 2942 'mul' 'mul_ln703_23' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_158 : Operation 2943 [1/1] (0.00ns)   --->   "%shl_ln728_196 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %layer_6_out_V_load_28, i16 0"   --->   Operation 2943 'bitconcatenate' 'shl_ln728_196' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 2944 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_199 = add i37 %shl_ln728_196, i37 %mul_ln703_23"   --->   Operation 2944 'add' 'add_ln1192_199' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_158 : Operation 2945 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_200)   --->   "%mul_ln1118_155 = mul i35 %sext_ln1118_185, i35 %sext_ln1115_5"   --->   Operation 2945 'mul' 'mul_ln1118_155' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_158 : Operation 2946 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_201)   --->   "%mul_ln703_24 = mul i37 %sext_ln1118_186, i37 %sext_ln1115_4"   --->   Operation 2946 'mul' 'mul_ln703_24' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_158 : Operation 2947 [1/1] (0.00ns)   --->   "%sext_ln1118_187 = sext i14 %layer_6_weights_V_26_load"   --->   Operation 2947 'sext' 'sext_ln1118_187' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 2948 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_202)   --->   "%mul_ln1118_156 = mul i35 %sext_ln1118_187, i35 %sext_ln1115_5"   --->   Operation 2948 'mul' 'mul_ln1118_156' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_158 : Operation 2949 [1/1] (0.00ns)   --->   "%sext_ln1118_188 = sext i16 %layer_6_weights_V_27_load"   --->   Operation 2949 'sext' 'sext_ln1118_188' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 2950 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_203)   --->   "%mul_ln703_25 = mul i37 %sext_ln1118_188, i37 %sext_ln1115_4"   --->   Operation 2950 'mul' 'mul_ln703_25' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 159 <SV = 34> <Delay = 1.35>
ST_159 : Operation 2951 [1/1] (1.35ns)   --->   "%store_ln708 = store i21 %trunc_ln708_68, i12 %layer_6_out_V_addr_10"   --->   Operation 2951 'store' 'store_ln708' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 3872> <RAM>
ST_159 : Operation 2952 [1/1] (1.35ns)   --->   "%store_ln708 = store i21 %trunc_ln708_69, i12 %layer_6_out_V_addr_11"   --->   Operation 2952 'store' 'store_ln708' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 3872> <RAM>
ST_159 : Operation 2953 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_198 = add i37 %shl_ln728_195, i37 %mul_ln703_22"   --->   Operation 2953 'add' 'add_ln1192_198' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_159 : Operation 2954 [1/1] (0.00ns)   --->   "%trunc_ln708_86 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_198, i32 16, i32 36"   --->   Operation 2954 'partselect' 'trunc_ln708_86' <Predicate = true> <Delay = 0.00>
ST_159 : Operation 2955 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_199 = add i37 %shl_ln728_196, i37 %mul_ln703_23"   --->   Operation 2955 'add' 'add_ln1192_199' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_159 : Operation 2956 [1/1] (0.00ns)   --->   "%trunc_ln708_87 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_199, i32 16, i32 36"   --->   Operation 2956 'partselect' 'trunc_ln708_87' <Predicate = true> <Delay = 0.00>
ST_159 : Operation 2957 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_200)   --->   "%mul_ln1118_155 = mul i35 %sext_ln1118_185, i35 %sext_ln1115_5"   --->   Operation 2957 'mul' 'mul_ln1118_155' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_159 : Operation 2958 [1/1] (0.00ns)   --->   "%shl_ln728_197 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %layer_6_out_V_load_29, i16 0"   --->   Operation 2958 'bitconcatenate' 'shl_ln728_197' <Predicate = true> <Delay = 0.00>
ST_159 : Operation 2959 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_200)   --->   "%sext_ln703_155 = sext i35 %mul_ln1118_155"   --->   Operation 2959 'sext' 'sext_ln703_155' <Predicate = true> <Delay = 0.00>
ST_159 : Operation 2960 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_200 = add i37 %shl_ln728_197, i37 %sext_ln703_155"   --->   Operation 2960 'add' 'add_ln1192_200' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_159 : Operation 2961 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_201)   --->   "%mul_ln703_24 = mul i37 %sext_ln1118_186, i37 %sext_ln1115_4"   --->   Operation 2961 'mul' 'mul_ln703_24' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_159 : Operation 2962 [1/1] (0.00ns)   --->   "%shl_ln728_198 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %layer_6_out_V_load_30, i16 0"   --->   Operation 2962 'bitconcatenate' 'shl_ln728_198' <Predicate = true> <Delay = 0.00>
ST_159 : Operation 2963 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_201 = add i37 %shl_ln728_198, i37 %mul_ln703_24"   --->   Operation 2963 'add' 'add_ln1192_201' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_159 : Operation 2964 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_202)   --->   "%mul_ln1118_156 = mul i35 %sext_ln1118_187, i35 %sext_ln1115_5"   --->   Operation 2964 'mul' 'mul_ln1118_156' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_159 : Operation 2965 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_203)   --->   "%mul_ln703_25 = mul i37 %sext_ln1118_188, i37 %sext_ln1115_4"   --->   Operation 2965 'mul' 'mul_ln703_25' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_159 : Operation 2966 [1/1] (0.00ns)   --->   "%sext_ln1118_189 = sext i14 %layer_6_weights_V_28_load"   --->   Operation 2966 'sext' 'sext_ln1118_189' <Predicate = true> <Delay = 0.00>
ST_159 : Operation 2967 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_204)   --->   "%mul_ln1118_157 = mul i35 %sext_ln1118_189, i35 %sext_ln1115_5"   --->   Operation 2967 'mul' 'mul_ln1118_157' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_159 : Operation 2968 [1/1] (0.00ns)   --->   "%sext_ln1118_190 = sext i14 %layer_6_weights_V_29_load"   --->   Operation 2968 'sext' 'sext_ln1118_190' <Predicate = true> <Delay = 0.00>
ST_159 : Operation 2969 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_205)   --->   "%mul_ln1118_158 = mul i35 %sext_ln1118_190, i35 %sext_ln1115_5"   --->   Operation 2969 'mul' 'mul_ln1118_158' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 160 <SV = 35> <Delay = 1.35>
ST_160 : Operation 2970 [1/1] (1.35ns)   --->   "%store_ln708 = store i21 %trunc_ln708_70, i12 %layer_6_out_V_addr_12"   --->   Operation 2970 'store' 'store_ln708' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 3872> <RAM>
ST_160 : Operation 2971 [1/1] (1.35ns)   --->   "%store_ln708 = store i21 %trunc_ln708_71, i12 %layer_6_out_V_addr_13"   --->   Operation 2971 'store' 'store_ln708' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 3872> <RAM>
ST_160 : Operation 2972 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_200 = add i37 %shl_ln728_197, i37 %sext_ln703_155"   --->   Operation 2972 'add' 'add_ln1192_200' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_160 : Operation 2973 [1/1] (0.00ns)   --->   "%trunc_ln708_88 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_200, i32 16, i32 36"   --->   Operation 2973 'partselect' 'trunc_ln708_88' <Predicate = true> <Delay = 0.00>
ST_160 : Operation 2974 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_201 = add i37 %shl_ln728_198, i37 %mul_ln703_24"   --->   Operation 2974 'add' 'add_ln1192_201' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_160 : Operation 2975 [1/1] (0.00ns)   --->   "%trunc_ln708_89 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_201, i32 16, i32 36"   --->   Operation 2975 'partselect' 'trunc_ln708_89' <Predicate = true> <Delay = 0.00>
ST_160 : Operation 2976 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_202)   --->   "%mul_ln1118_156 = mul i35 %sext_ln1118_187, i35 %sext_ln1115_5"   --->   Operation 2976 'mul' 'mul_ln1118_156' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_160 : Operation 2977 [1/1] (0.00ns)   --->   "%shl_ln728_199 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %layer_6_out_V_load_31, i16 0"   --->   Operation 2977 'bitconcatenate' 'shl_ln728_199' <Predicate = true> <Delay = 0.00>
ST_160 : Operation 2978 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_202)   --->   "%sext_ln703_156 = sext i35 %mul_ln1118_156"   --->   Operation 2978 'sext' 'sext_ln703_156' <Predicate = true> <Delay = 0.00>
ST_160 : Operation 2979 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_202 = add i37 %shl_ln728_199, i37 %sext_ln703_156"   --->   Operation 2979 'add' 'add_ln1192_202' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_160 : Operation 2980 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_203)   --->   "%mul_ln703_25 = mul i37 %sext_ln1118_188, i37 %sext_ln1115_4"   --->   Operation 2980 'mul' 'mul_ln703_25' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_160 : Operation 2981 [1/1] (0.00ns)   --->   "%shl_ln728_200 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %layer_6_out_V_load_32, i16 0"   --->   Operation 2981 'bitconcatenate' 'shl_ln728_200' <Predicate = true> <Delay = 0.00>
ST_160 : Operation 2982 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_203 = add i37 %shl_ln728_200, i37 %mul_ln703_25"   --->   Operation 2982 'add' 'add_ln1192_203' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_160 : Operation 2983 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_204)   --->   "%mul_ln1118_157 = mul i35 %sext_ln1118_189, i35 %sext_ln1115_5"   --->   Operation 2983 'mul' 'mul_ln1118_157' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_160 : Operation 2984 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_205)   --->   "%mul_ln1118_158 = mul i35 %sext_ln1118_190, i35 %sext_ln1115_5"   --->   Operation 2984 'mul' 'mul_ln1118_158' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_160 : Operation 2985 [1/1] (0.00ns)   --->   "%sext_ln1118_191 = sext i14 %layer_6_weights_V_30_load"   --->   Operation 2985 'sext' 'sext_ln1118_191' <Predicate = true> <Delay = 0.00>
ST_160 : Operation 2986 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_206)   --->   "%mul_ln1118_159 = mul i35 %sext_ln1118_191, i35 %sext_ln1115_5"   --->   Operation 2986 'mul' 'mul_ln1118_159' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_160 : Operation 2987 [1/1] (0.00ns)   --->   "%sext_ln1118_192 = sext i14 %layer_6_weights_V_31_load"   --->   Operation 2987 'sext' 'sext_ln1118_192' <Predicate = true> <Delay = 0.00>
ST_160 : Operation 2988 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_207)   --->   "%mul_ln1118_160 = mul i35 %sext_ln1118_192, i35 %sext_ln1115_5"   --->   Operation 2988 'mul' 'mul_ln1118_160' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 161 <SV = 36> <Delay = 1.35>
ST_161 : Operation 2989 [1/1] (1.35ns)   --->   "%store_ln708 = store i21 %trunc_ln708_72, i12 %layer_6_out_V_addr_14"   --->   Operation 2989 'store' 'store_ln708' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 3872> <RAM>
ST_161 : Operation 2990 [1/1] (1.35ns)   --->   "%store_ln708 = store i21 %trunc_ln708_73, i12 %layer_6_out_V_addr_15"   --->   Operation 2990 'store' 'store_ln708' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 3872> <RAM>
ST_161 : Operation 2991 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_202 = add i37 %shl_ln728_199, i37 %sext_ln703_156"   --->   Operation 2991 'add' 'add_ln1192_202' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_161 : Operation 2992 [1/1] (0.00ns)   --->   "%trunc_ln708_90 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_202, i32 16, i32 36"   --->   Operation 2992 'partselect' 'trunc_ln708_90' <Predicate = true> <Delay = 0.00>
ST_161 : Operation 2993 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_203 = add i37 %shl_ln728_200, i37 %mul_ln703_25"   --->   Operation 2993 'add' 'add_ln1192_203' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_161 : Operation 2994 [1/1] (0.00ns)   --->   "%trunc_ln708_91 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_203, i32 16, i32 36"   --->   Operation 2994 'partselect' 'trunc_ln708_91' <Predicate = true> <Delay = 0.00>
ST_161 : Operation 2995 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_204)   --->   "%mul_ln1118_157 = mul i35 %sext_ln1118_189, i35 %sext_ln1115_5"   --->   Operation 2995 'mul' 'mul_ln1118_157' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_161 : Operation 2996 [1/1] (0.00ns)   --->   "%shl_ln728_201 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %layer_6_out_V_load_33, i16 0"   --->   Operation 2996 'bitconcatenate' 'shl_ln728_201' <Predicate = true> <Delay = 0.00>
ST_161 : Operation 2997 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_204)   --->   "%sext_ln703_157 = sext i35 %mul_ln1118_157"   --->   Operation 2997 'sext' 'sext_ln703_157' <Predicate = true> <Delay = 0.00>
ST_161 : Operation 2998 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_204 = add i37 %shl_ln728_201, i37 %sext_ln703_157"   --->   Operation 2998 'add' 'add_ln1192_204' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_161 : Operation 2999 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_205)   --->   "%mul_ln1118_158 = mul i35 %sext_ln1118_190, i35 %sext_ln1115_5"   --->   Operation 2999 'mul' 'mul_ln1118_158' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_161 : Operation 3000 [1/1] (0.00ns)   --->   "%shl_ln728_202 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %layer_6_out_V_load_34, i16 0"   --->   Operation 3000 'bitconcatenate' 'shl_ln728_202' <Predicate = true> <Delay = 0.00>
ST_161 : Operation 3001 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_205)   --->   "%sext_ln703_158 = sext i35 %mul_ln1118_158"   --->   Operation 3001 'sext' 'sext_ln703_158' <Predicate = true> <Delay = 0.00>
ST_161 : Operation 3002 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_205 = add i37 %shl_ln728_202, i37 %sext_ln703_158"   --->   Operation 3002 'add' 'add_ln1192_205' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_161 : Operation 3003 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_206)   --->   "%mul_ln1118_159 = mul i35 %sext_ln1118_191, i35 %sext_ln1115_5"   --->   Operation 3003 'mul' 'mul_ln1118_159' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_161 : Operation 3004 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_207)   --->   "%mul_ln1118_160 = mul i35 %sext_ln1118_192, i35 %sext_ln1115_5"   --->   Operation 3004 'mul' 'mul_ln1118_160' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 162 <SV = 37> <Delay = 1.35>
ST_162 : Operation 3005 [1/1] (1.35ns)   --->   "%store_ln708 = store i21 %trunc_ln708_74, i12 %layer_6_out_V_addr_16"   --->   Operation 3005 'store' 'store_ln708' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 3872> <RAM>
ST_162 : Operation 3006 [1/1] (1.35ns)   --->   "%store_ln708 = store i21 %trunc_ln708_75, i12 %layer_6_out_V_addr_17"   --->   Operation 3006 'store' 'store_ln708' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 3872> <RAM>
ST_162 : Operation 3007 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_204 = add i37 %shl_ln728_201, i37 %sext_ln703_157"   --->   Operation 3007 'add' 'add_ln1192_204' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_162 : Operation 3008 [1/1] (0.00ns)   --->   "%trunc_ln708_92 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_204, i32 16, i32 36"   --->   Operation 3008 'partselect' 'trunc_ln708_92' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 3009 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_205 = add i37 %shl_ln728_202, i37 %sext_ln703_158"   --->   Operation 3009 'add' 'add_ln1192_205' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_162 : Operation 3010 [1/1] (0.00ns)   --->   "%trunc_ln708_93 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_205, i32 16, i32 36"   --->   Operation 3010 'partselect' 'trunc_ln708_93' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 3011 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_206)   --->   "%mul_ln1118_159 = mul i35 %sext_ln1118_191, i35 %sext_ln1115_5"   --->   Operation 3011 'mul' 'mul_ln1118_159' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_162 : Operation 3012 [1/1] (0.00ns)   --->   "%shl_ln728_203 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %layer_6_out_V_load_35, i16 0"   --->   Operation 3012 'bitconcatenate' 'shl_ln728_203' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 3013 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_206)   --->   "%sext_ln703_159 = sext i35 %mul_ln1118_159"   --->   Operation 3013 'sext' 'sext_ln703_159' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 3014 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_206 = add i37 %shl_ln728_203, i37 %sext_ln703_159"   --->   Operation 3014 'add' 'add_ln1192_206' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_162 : Operation 3015 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_207)   --->   "%mul_ln1118_160 = mul i35 %sext_ln1118_192, i35 %sext_ln1115_5"   --->   Operation 3015 'mul' 'mul_ln1118_160' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_162 : Operation 3016 [1/1] (0.00ns)   --->   "%shl_ln728_204 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %layer_6_out_V_load_36, i16 0"   --->   Operation 3016 'bitconcatenate' 'shl_ln728_204' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 3017 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_207)   --->   "%sext_ln703_160 = sext i35 %mul_ln1118_160"   --->   Operation 3017 'sext' 'sext_ln703_160' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 3018 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_207 = add i37 %shl_ln728_204, i37 %sext_ln703_160"   --->   Operation 3018 'add' 'add_ln1192_207' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 163 <SV = 38> <Delay = 1.35>
ST_163 : Operation 3019 [1/1] (1.35ns)   --->   "%store_ln708 = store i21 %trunc_ln708_76, i12 %layer_6_out_V_addr_18"   --->   Operation 3019 'store' 'store_ln708' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 3872> <RAM>
ST_163 : Operation 3020 [1/1] (1.35ns)   --->   "%store_ln708 = store i21 %trunc_ln708_77, i12 %layer_6_out_V_addr_19"   --->   Operation 3020 'store' 'store_ln708' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 3872> <RAM>
ST_163 : Operation 3021 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_206 = add i37 %shl_ln728_203, i37 %sext_ln703_159"   --->   Operation 3021 'add' 'add_ln1192_206' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_163 : Operation 3022 [1/1] (0.00ns)   --->   "%trunc_ln708_94 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_206, i32 16, i32 36"   --->   Operation 3022 'partselect' 'trunc_ln708_94' <Predicate = true> <Delay = 0.00>
ST_163 : Operation 3023 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_207 = add i37 %shl_ln728_204, i37 %sext_ln703_160"   --->   Operation 3023 'add' 'add_ln1192_207' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_163 : Operation 3024 [1/1] (0.00ns)   --->   "%trunc_ln708_95 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_207, i32 16, i32 36"   --->   Operation 3024 'partselect' 'trunc_ln708_95' <Predicate = true> <Delay = 0.00>

State 164 <SV = 39> <Delay = 1.35>
ST_164 : Operation 3025 [1/1] (1.35ns)   --->   "%store_ln708 = store i21 %trunc_ln708_78, i12 %layer_6_out_V_addr_20"   --->   Operation 3025 'store' 'store_ln708' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 3872> <RAM>
ST_164 : Operation 3026 [1/1] (1.35ns)   --->   "%store_ln708 = store i21 %trunc_ln708_79, i12 %layer_6_out_V_addr_21"   --->   Operation 3026 'store' 'store_ln708' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 3872> <RAM>

State 165 <SV = 40> <Delay = 1.35>
ST_165 : Operation 3027 [1/1] (1.35ns)   --->   "%store_ln708 = store i21 %trunc_ln708_80, i12 %layer_6_out_V_addr_22"   --->   Operation 3027 'store' 'store_ln708' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 3872> <RAM>
ST_165 : Operation 3028 [1/1] (1.35ns)   --->   "%store_ln708 = store i21 %trunc_ln708_81, i12 %layer_6_out_V_addr_23"   --->   Operation 3028 'store' 'store_ln708' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 3872> <RAM>

State 166 <SV = 41> <Delay = 1.35>
ST_166 : Operation 3029 [1/1] (1.35ns)   --->   "%store_ln708 = store i21 %trunc_ln708_82, i12 %layer_6_out_V_addr_24"   --->   Operation 3029 'store' 'store_ln708' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 3872> <RAM>
ST_166 : Operation 3030 [1/1] (1.35ns)   --->   "%store_ln708 = store i21 %trunc_ln708_83, i12 %layer_6_out_V_addr_25"   --->   Operation 3030 'store' 'store_ln708' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 3872> <RAM>

State 167 <SV = 42> <Delay = 1.35>
ST_167 : Operation 3031 [1/1] (1.35ns)   --->   "%store_ln708 = store i21 %trunc_ln708_84, i12 %layer_6_out_V_addr_26"   --->   Operation 3031 'store' 'store_ln708' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 3872> <RAM>
ST_167 : Operation 3032 [1/1] (1.35ns)   --->   "%store_ln708 = store i21 %trunc_ln708_85, i12 %layer_6_out_V_addr_27"   --->   Operation 3032 'store' 'store_ln708' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 3872> <RAM>

State 168 <SV = 43> <Delay = 1.35>
ST_168 : Operation 3033 [1/1] (1.35ns)   --->   "%store_ln708 = store i21 %trunc_ln708_86, i12 %layer_6_out_V_addr_28"   --->   Operation 3033 'store' 'store_ln708' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 3872> <RAM>
ST_168 : Operation 3034 [1/1] (1.35ns)   --->   "%store_ln708 = store i21 %trunc_ln708_87, i12 %layer_6_out_V_addr_29"   --->   Operation 3034 'store' 'store_ln708' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 3872> <RAM>

State 169 <SV = 44> <Delay = 1.35>
ST_169 : Operation 3035 [1/1] (1.35ns)   --->   "%store_ln708 = store i21 %trunc_ln708_88, i12 %layer_6_out_V_addr_30"   --->   Operation 3035 'store' 'store_ln708' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 3872> <RAM>
ST_169 : Operation 3036 [1/1] (1.35ns)   --->   "%store_ln708 = store i21 %trunc_ln708_89, i12 %layer_6_out_V_addr_31"   --->   Operation 3036 'store' 'store_ln708' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 3872> <RAM>

State 170 <SV = 45> <Delay = 1.35>
ST_170 : Operation 3037 [1/1] (1.35ns)   --->   "%store_ln708 = store i21 %trunc_ln708_90, i12 %layer_6_out_V_addr_32"   --->   Operation 3037 'store' 'store_ln708' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 3872> <RAM>
ST_170 : Operation 3038 [1/1] (1.35ns)   --->   "%store_ln708 = store i21 %trunc_ln708_91, i12 %layer_6_out_V_addr_33"   --->   Operation 3038 'store' 'store_ln708' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 3872> <RAM>

State 171 <SV = 46> <Delay = 1.35>
ST_171 : Operation 3039 [1/1] (1.35ns)   --->   "%store_ln708 = store i21 %trunc_ln708_92, i12 %layer_6_out_V_addr_34"   --->   Operation 3039 'store' 'store_ln708' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 3872> <RAM>
ST_171 : Operation 3040 [1/1] (1.35ns)   --->   "%store_ln708 = store i21 %trunc_ln708_93, i12 %layer_6_out_V_addr_35"   --->   Operation 3040 'store' 'store_ln708' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 3872> <RAM>

State 172 <SV = 47> <Delay = 1.35>
ST_172 : Operation 3041 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @conv2d3_2_conv2d4_conv2d5_str"   --->   Operation 3041 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_172 : Operation 3042 [1/1] (0.00ns)   --->   "%empty_73 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 288, i64 288, i64 288"   --->   Operation 3042 'speclooptripcount' 'empty_73' <Predicate = true> <Delay = 0.00>
ST_172 : Operation 3043 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 3043 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_172 : Operation 3044 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @conv2d4_conv2d5_str"   --->   Operation 3044 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_172 : Operation 3045 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 3045 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_172 : Operation 3046 [1/1] (0.00ns)   --->   "%specloopname_ln45 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [../src/hls/cnn_unoptimized.cpp:45]   --->   Operation 3046 'specloopname' 'specloopname_ln45' <Predicate = true> <Delay = 0.00>
ST_172 : Operation 3047 [1/1] (1.35ns)   --->   "%store_ln708 = store i21 %trunc_ln708_94, i12 %layer_6_out_V_addr_36"   --->   Operation 3047 'store' 'store_ln708' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 3872> <RAM>
ST_172 : Operation 3048 [1/1] (1.35ns)   --->   "%store_ln708 = store i21 %trunc_ln708_95, i12 %layer_6_out_V_addr_37"   --->   Operation 3048 'store' 'store_ln708' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 3872> <RAM>
ST_172 : Operation 3049 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader27.preheader"   --->   Operation 3049 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 173 <SV = 17> <Delay = 0.48>
ST_173 : Operation 3050 [1/1] (0.48ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 3050 'br' 'br_ln0' <Predicate = true> <Delay = 0.48>

State 174 <SV = 18> <Delay = 2.31>
ST_174 : Operation 3051 [1/1] (0.00ns)   --->   "%iii_9 = phi i6 %add_ln56_2, void %_Z4reluR8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit.i378, i6 0, void %.preheader.preheader" [../src/hls/cnn_unoptimized.cpp:56]   --->   Operation 3051 'phi' 'iii_9' <Predicate = true> <Delay = 0.00>
ST_174 : Operation 3052 [1/1] (0.88ns)   --->   "%add_ln56_2 = add i6 %iii_9, i6 1" [../src/hls/cnn_unoptimized.cpp:56]   --->   Operation 3052 'add' 'add_ln56_2' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_174 : Operation 3053 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 3053 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_174 : Operation 3054 [1/1] (0.87ns)   --->   "%icmp_ln56_2 = icmp_eq  i6 %iii_9, i6 32" [../src/hls/cnn_unoptimized.cpp:56]   --->   Operation 3054 'icmp' 'icmp_ln56_2' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_174 : Operation 3055 [1/1] (0.00ns)   --->   "%empty_78 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 3055 'speclooptripcount' 'empty_78' <Predicate = true> <Delay = 0.00>
ST_174 : Operation 3056 [1/1] (0.00ns)   --->   "%br_ln56 = br i1 %icmp_ln56_2, void %.split50, void" [../src/hls/cnn_unoptimized.cpp:56]   --->   Operation 3056 'br' 'br_ln56' <Predicate = true> <Delay = 0.00>
ST_174 : Operation 3057 [1/1] (0.00ns)   --->   "%zext_ln1495_4 = zext i6 %iii_9"   --->   Operation 3057 'zext' 'zext_ln1495_4' <Predicate = (!icmp_ln56_2)> <Delay = 0.00>
ST_174 : Operation 3058 [1/1] (0.96ns)   --->   "%add_ln1495_2 = add i12 %tmp_52_cast, i12 %zext_ln1495_4"   --->   Operation 3058 'add' 'add_ln1495_2' <Predicate = (!icmp_ln56_2)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_174 : Operation 3059 [1/1] (0.00ns)   --->   "%zext_ln1495_5 = zext i12 %add_ln1495_2"   --->   Operation 3059 'zext' 'zext_ln1495_5' <Predicate = (!icmp_ln56_2)> <Delay = 0.00>
ST_174 : Operation 3060 [1/1] (0.00ns)   --->   "%layer_6_out_V_addr_1 = getelementptr i21 %layer_6_out_V, i64 0, i64 %zext_ln1495_5"   --->   Operation 3060 'getelementptr' 'layer_6_out_V_addr_1' <Predicate = (!icmp_ln56_2)> <Delay = 0.00>
ST_174 : Operation 3061 [2/2] (1.35ns)   --->   "%layer_6_out_V_load = load i12 %layer_6_out_V_addr_1"   --->   Operation 3061 'load' 'layer_6_out_V_load' <Predicate = (!icmp_ln56_2)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 3872> <RAM>
ST_174 : Operation 3062 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 3062 'br' 'br_ln0' <Predicate = (!icmp_ln56_2)> <Delay = 0.00>

State 175 <SV = 19> <Delay = 2.70>
ST_175 : Operation 3063 [1/1] (0.00ns)   --->   "%specloopname_ln56 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [../src/hls/cnn_unoptimized.cpp:56]   --->   Operation 3063 'specloopname' 'specloopname_ln56' <Predicate = true> <Delay = 0.00>
ST_175 : Operation 3064 [1/2] (1.35ns)   --->   "%layer_6_out_V_load = load i12 %layer_6_out_V_addr_1"   --->   Operation 3064 'load' 'layer_6_out_V_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 3872> <RAM>
ST_175 : Operation 3065 [1/1] (0.00ns)   --->   "%tmp_38 = bitselect i1 @_ssdm_op_BitSelect.i1.i21.i32, i21 %layer_6_out_V_load, i32 20"   --->   Operation 3065 'bitselect' 'tmp_38' <Predicate = true> <Delay = 0.00>
ST_175 : Operation 3066 [1/1] (0.00ns)   --->   "%br_ln8 = br i1 %tmp_38, void %_Z4reluR8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit.i378, void %_ZN8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i.i374" [../src/hls/cnn_unoptimized.cpp:8]   --->   Operation 3066 'br' 'br_ln8' <Predicate = true> <Delay = 0.00>
ST_175 : Operation 3067 [1/1] (1.35ns)   --->   "%store_ln9 = store i21 0, i12 %layer_6_out_V_addr_1" [../src/hls/cnn_unoptimized.cpp:9]   --->   Operation 3067 'store' 'store_ln9' <Predicate = (tmp_38)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 3872> <RAM>
ST_175 : Operation 3068 [1/1] (0.00ns)   --->   "%br_ln9 = br void %_Z4reluR8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit.i378" [../src/hls/cnn_unoptimized.cpp:9]   --->   Operation 3068 'br' 'br_ln9' <Predicate = (tmp_38)> <Delay = 0.00>

State 176 <SV = 19> <Delay = 0.86>
ST_176 : Operation 3069 [1/1] (0.86ns)   --->   "%add_ln30_2 = add i4 %select_ln27_6, i4 1" [../src/hls/cnn_unoptimized.cpp:30]   --->   Operation 3069 'add' 'add_ln30_2' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_176 : Operation 3070 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_Z13max_pooling2dILt27ELt27ELt32ELt13ELt13ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit.preheader"   --->   Operation 3070 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 177 <SV = 11> <Delay = 5.88>
ST_177 : Operation 3071 [1/1] (0.00ns)   --->   "%indvar_flatten215 = phi i10 %add_ln74_5, void %_Z6conv2dILt13ELt13ELt32ELt3ELt3ELt32ELt32ELt32ELt11ELt11ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit, i10 0, void %_Z6conv2dILt13ELt13ELt32ELt3ELt3ELt32ELt32ELt32ELt11ELt11ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit.preheader.preheader" [../src/hls/cnn_unoptimized.cpp:74]   --->   Operation 3071 'phi' 'indvar_flatten215' <Predicate = true> <Delay = 0.00>
ST_177 : Operation 3072 [1/1] (0.00ns)   --->   "%i_7 = phi i4 %select_ln74_9, void %_Z6conv2dILt13ELt13ELt32ELt3ELt3ELt32ELt32ELt32ELt11ELt11ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit, i4 0, void %_Z6conv2dILt13ELt13ELt32ELt3ELt3ELt32ELt32ELt32ELt11ELt11ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit.preheader.preheader" [../src/hls/cnn_unoptimized.cpp:74]   --->   Operation 3072 'phi' 'i_7' <Predicate = true> <Delay = 0.00>
ST_177 : Operation 3073 [1/1] (0.00ns)   --->   "%indvar_flatten187 = phi i9 %select_ln77_14, void %_Z6conv2dILt13ELt13ELt32ELt3ELt3ELt32ELt32ELt32ELt11ELt11ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit, i9 0, void %_Z6conv2dILt13ELt13ELt32ELt3ELt3ELt32ELt32ELt32ELt11ELt11ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit.preheader.preheader" [../src/hls/cnn_unoptimized.cpp:77]   --->   Operation 3073 'phi' 'indvar_flatten187' <Predicate = true> <Delay = 0.00>
ST_177 : Operation 3074 [1/1] (0.00ns)   --->   "%ii_6 = phi i4 %select_ln77_11, void %_Z6conv2dILt13ELt13ELt32ELt3ELt3ELt32ELt32ELt32ELt11ELt11ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit, i4 0, void %_Z6conv2dILt13ELt13ELt32ELt3ELt3ELt32ELt32ELt32ELt11ELt11ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit.preheader.preheader" [../src/hls/cnn_unoptimized.cpp:77]   --->   Operation 3074 'phi' 'ii_6' <Predicate = true> <Delay = 0.00>
ST_177 : Operation 3075 [1/1] (0.00ns)   --->   "%iii_7 = phi i6 %add_ln80_2, void %_Z6conv2dILt13ELt13ELt32ELt3ELt3ELt32ELt32ELt32ELt11ELt11ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit, i6 0, void %_Z6conv2dILt13ELt13ELt32ELt3ELt3ELt32ELt32ELt32ELt11ELt11ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit.preheader.preheader" [../src/hls/cnn_unoptimized.cpp:80]   --->   Operation 3075 'phi' 'iii_7' <Predicate = true> <Delay = 0.00>
ST_177 : Operation 3076 [1/1] (0.93ns)   --->   "%add_ln74_5 = add i10 %indvar_flatten215, i10 1" [../src/hls/cnn_unoptimized.cpp:74]   --->   Operation 3076 'add' 'add_ln74_5' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_177 : Operation 3077 [1/1] (0.00ns)   --->   "%tmp_28 = partselect i3 @_ssdm_op_PartSelect.i3.i4.i32.i32, i4 %ii_6, i32 1, i32 3" [../src/hls/cnn_unoptimized.cpp:77]   --->   Operation 3077 'partselect' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_177 : Operation 3078 [1/1] (0.00ns)   --->   "%or_ln89_2 = or i4 %ii_6, i4 1" [../src/hls/cnn_unoptimized.cpp:89]   --->   Operation 3078 'or' 'or_ln89_2' <Predicate = true> <Delay = 0.00>
ST_177 : Operation 3079 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 3079 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_177 : Operation 3080 [1/1] (0.85ns)   --->   "%icmp_ln74_2 = icmp_eq  i10 %indvar_flatten215, i10 800" [../src/hls/cnn_unoptimized.cpp:74]   --->   Operation 3080 'icmp' 'icmp_ln74_2' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_177 : Operation 3081 [1/1] (0.00ns)   --->   "%br_ln74 = br i1 %icmp_ln74_2, void %_Z6conv2dILt13ELt13ELt32ELt3ELt3ELt32ELt32ELt32ELt11ELt11ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit, void %_Z13max_pooling2dILt11ELt11ELt32ELt5ELt5ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit.preheader.preheader" [../src/hls/cnn_unoptimized.cpp:74]   --->   Operation 3081 'br' 'br_ln74' <Predicate = true> <Delay = 0.00>
ST_177 : Operation 3082 [1/1] (0.86ns)   --->   "%add_ln74_2 = add i4 %i_7, i4 2" [../src/hls/cnn_unoptimized.cpp:74]   --->   Operation 3082 'add' 'add_ln74_2' <Predicate = (!icmp_ln74_2)> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_177 : Operation 3083 [1/1] (0.85ns)   --->   "%icmp_ln77_2 = icmp_eq  i9 %indvar_flatten187, i9 160" [../src/hls/cnn_unoptimized.cpp:77]   --->   Operation 3083 'icmp' 'icmp_ln77_2' <Predicate = (!icmp_ln74_2)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_177 : Operation 3084 [1/1] (0.45ns)   --->   "%select_ln74_8 = select i1 %icmp_ln77_2, i4 0, i4 %ii_6" [../src/hls/cnn_unoptimized.cpp:74]   --->   Operation 3084 'select' 'select_ln74_8' <Predicate = (!icmp_ln74_2)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_177 : Operation 3085 [1/1] (0.45ns)   --->   "%select_ln74_9 = select i1 %icmp_ln77_2, i4 %add_ln74_2, i4 %i_7" [../src/hls/cnn_unoptimized.cpp:74]   --->   Operation 3085 'select' 'select_ln74_9' <Predicate = (!icmp_ln74_2)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_177 : Operation 3086 [1/1] (0.00ns)   --->   "%zext_ln89_23 = zext i4 %select_ln74_9" [../src/hls/cnn_unoptimized.cpp:89]   --->   Operation 3086 'zext' 'zext_ln89_23' <Predicate = (!icmp_ln74_2)> <Delay = 0.00>
ST_177 : Operation 3087 [1/1] (1.36ns)   --->   "%mul_ln89_4 = mul i8 %zext_ln89_23, i8 11" [../src/hls/cnn_unoptimized.cpp:89]   --->   Operation 3087 'mul' 'mul_ln89_4' <Predicate = (!icmp_ln74_2)> <Delay = 1.36> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.08> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_177 : Operation 3088 [1/1] (0.00ns)   --->   "%p_cast203_mid2_v = partselect i3 @_ssdm_op_PartSelect.i3.i4.i32.i32, i4 %select_ln74_9, i32 1, i32 3" [../src/hls/cnn_unoptimized.cpp:74]   --->   Operation 3088 'partselect' 'p_cast203_mid2_v' <Predicate = (!icmp_ln74_2)> <Delay = 0.00>
ST_177 : Operation 3089 [1/1] (0.00ns)   --->   "%zext_ln96_6 = zext i3 %p_cast203_mid2_v" [../src/hls/cnn_unoptimized.cpp:96]   --->   Operation 3089 'zext' 'zext_ln96_6' <Predicate = (!icmp_ln74_2)> <Delay = 0.00>
ST_177 : Operation 3090 [1/1] (0.00ns)   --->   "%tmp_30 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %p_cast203_mid2_v, i2 0" [../src/hls/cnn_unoptimized.cpp:96]   --->   Operation 3090 'bitconcatenate' 'tmp_30' <Predicate = (!icmp_ln74_2)> <Delay = 0.00>
ST_177 : Operation 3091 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln96_4 = add i5 %tmp_30, i5 %zext_ln96_6" [../src/hls/cnn_unoptimized.cpp:96]   --->   Operation 3091 'add' 'add_ln96_4' <Predicate = (!icmp_ln74_2)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.61> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_177 : Operation 3092 [1/1] (0.00ns) (grouped into LUT with out node select_ln77_12)   --->   "%select_ln74_10 = select i1 %icmp_ln77_2, i3 0, i3 %tmp_28" [../src/hls/cnn_unoptimized.cpp:74]   --->   Operation 3092 'select' 'select_ln74_10' <Predicate = (!icmp_ln74_2)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_177 : Operation 3093 [1/1] (0.00ns) (grouped into LUT with out node select_ln77_13)   --->   "%select_ln74_11 = select i1 %icmp_ln77_2, i4 1, i4 %or_ln89_2" [../src/hls/cnn_unoptimized.cpp:74]   --->   Operation 3093 'select' 'select_ln74_11' <Predicate = (!icmp_ln74_2)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_177 : Operation 3094 [1/1] (0.00ns) (grouped into LUT with out node and_ln74_2)   --->   "%xor_ln74_2 = xor i1 %icmp_ln77_2, i1 1" [../src/hls/cnn_unoptimized.cpp:74]   --->   Operation 3094 'xor' 'xor_ln74_2' <Predicate = (!icmp_ln74_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_177 : Operation 3095 [1/1] (0.87ns)   --->   "%icmp_ln80_2 = icmp_eq  i6 %iii_7, i6 32" [../src/hls/cnn_unoptimized.cpp:80]   --->   Operation 3095 'icmp' 'icmp_ln80_2' <Predicate = (!icmp_ln74_2)> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_177 : Operation 3096 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln74_2 = and i1 %icmp_ln80_2, i1 %xor_ln74_2" [../src/hls/cnn_unoptimized.cpp:74]   --->   Operation 3096 'and' 'and_ln74_2' <Predicate = (!icmp_ln74_2)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_177 : Operation 3097 [1/1] (0.86ns)   --->   "%add_ln77_2 = add i4 %select_ln74_8, i4 2" [../src/hls/cnn_unoptimized.cpp:77]   --->   Operation 3097 'add' 'add_ln77_2' <Predicate = (!icmp_ln74_2)> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_177 : Operation 3098 [1/1] (0.00ns) (grouped into LUT with out node select_ln77_10)   --->   "%or_ln77_2 = or i1 %and_ln74_2, i1 %icmp_ln77_2" [../src/hls/cnn_unoptimized.cpp:77]   --->   Operation 3098 'or' 'or_ln77_2' <Predicate = (!icmp_ln74_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_177 : Operation 3099 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln77_10 = select i1 %or_ln77_2, i6 0, i6 %iii_7" [../src/hls/cnn_unoptimized.cpp:77]   --->   Operation 3099 'select' 'select_ln77_10' <Predicate = (!icmp_ln74_2)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_177 : Operation 3100 [1/1] (0.45ns)   --->   "%select_ln77_11 = select i1 %and_ln74_2, i4 %add_ln77_2, i4 %select_ln74_8" [../src/hls/cnn_unoptimized.cpp:77]   --->   Operation 3100 'select' 'select_ln77_11' <Predicate = (!icmp_ln74_2)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_177 : Operation 3101 [1/1] (0.00ns)   --->   "%trunc_ln89 = trunc i8 %mul_ln89_4" [../src/hls/cnn_unoptimized.cpp:89]   --->   Operation 3101 'trunc' 'trunc_ln89' <Predicate = (!icmp_ln74_2)> <Delay = 0.00>
ST_177 : Operation 3102 [1/1] (0.00ns)   --->   "%zext_ln89_25 = zext i4 %select_ln77_11" [../src/hls/cnn_unoptimized.cpp:89]   --->   Operation 3102 'zext' 'zext_ln89_25' <Predicate = (!icmp_ln74_2)> <Delay = 0.00>
ST_177 : Operation 3103 [1/1] (0.89ns)   --->   "%add_ln89_16 = add i7 %trunc_ln89, i7 %zext_ln89_25" [../src/hls/cnn_unoptimized.cpp:89]   --->   Operation 3103 'add' 'add_ln89_16' <Predicate = (!icmp_ln74_2)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_177 : Operation 3104 [1/1] (0.00ns)   --->   "%tmp_61_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i7.i5, i7 %add_ln89_16, i5 0" [../src/hls/cnn_unoptimized.cpp:89]   --->   Operation 3104 'bitconcatenate' 'tmp_61_cast' <Predicate = (!icmp_ln74_2)> <Delay = 0.00>
ST_177 : Operation 3105 [1/1] (0.00ns) (grouped into LUT with out node select_ln77_12)   --->   "%p_mid2 = partselect i3 @_ssdm_op_PartSelect.i3.i4.i32.i32, i4 %add_ln77_2, i32 1, i32 3" [../src/hls/cnn_unoptimized.cpp:77]   --->   Operation 3105 'partselect' 'p_mid2' <Predicate = (!icmp_ln74_2)> <Delay = 0.00>
ST_177 : Operation 3106 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln77_12 = select i1 %and_ln74_2, i3 %p_mid2, i3 %select_ln74_10" [../src/hls/cnn_unoptimized.cpp:77]   --->   Operation 3106 'select' 'select_ln77_12' <Predicate = (!icmp_ln74_2)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_177 : Operation 3107 [1/1] (0.00ns)   --->   "%zext_ln96_7 = zext i3 %select_ln77_12" [../src/hls/cnn_unoptimized.cpp:96]   --->   Operation 3107 'zext' 'zext_ln96_7' <Predicate = (!icmp_ln74_2)> <Delay = 0.00>
ST_177 : Operation 3108 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln96_5 = add i5 %add_ln96_4, i5 %zext_ln96_7" [../src/hls/cnn_unoptimized.cpp:96]   --->   Operation 3108 'add' 'add_ln96_5' <Predicate = (!icmp_ln74_2)> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.61> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_177 : Operation 3109 [1/1] (0.00ns) (grouped into LUT with out node select_ln77_13)   --->   "%or_ln89_5 = or i4 %add_ln77_2, i4 1" [../src/hls/cnn_unoptimized.cpp:89]   --->   Operation 3109 'or' 'or_ln89_5' <Predicate = (!icmp_ln74_2)> <Delay = 0.00>
ST_177 : Operation 3110 [1/1] (0.45ns) (out node of the LUT)   --->   "%select_ln77_13 = select i1 %and_ln74_2, i4 %or_ln89_5, i4 %select_ln74_11" [../src/hls/cnn_unoptimized.cpp:77]   --->   Operation 3110 'select' 'select_ln77_13' <Predicate = (!icmp_ln74_2)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_177 : Operation 3111 [1/1] (0.00ns)   --->   "%trunc_ln89_2 = trunc i8 %mul_ln89_4" [../src/hls/cnn_unoptimized.cpp:89]   --->   Operation 3111 'trunc' 'trunc_ln89_2' <Predicate = (!icmp_ln74_2)> <Delay = 0.00>
ST_177 : Operation 3112 [1/1] (0.00ns)   --->   "%zext_ln89_27 = zext i4 %select_ln77_13" [../src/hls/cnn_unoptimized.cpp:89]   --->   Operation 3112 'zext' 'zext_ln89_27' <Predicate = (!icmp_ln74_2)> <Delay = 0.00>
ST_177 : Operation 3113 [1/1] (0.89ns)   --->   "%add_ln89_18 = add i7 %trunc_ln89_2, i7 %zext_ln89_27" [../src/hls/cnn_unoptimized.cpp:89]   --->   Operation 3113 'add' 'add_ln89_18' <Predicate = (!icmp_ln74_2)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_177 : Operation 3114 [1/1] (0.00ns)   --->   "%tmp_67_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i7.i5, i7 %add_ln89_18, i5 0" [../src/hls/cnn_unoptimized.cpp:89]   --->   Operation 3114 'bitconcatenate' 'tmp_67_cast' <Predicate = (!icmp_ln74_2)> <Delay = 0.00>
ST_177 : Operation 3115 [1/1] (0.00ns)   --->   "%zext_ln89_30 = zext i6 %select_ln77_10" [../src/hls/cnn_unoptimized.cpp:89]   --->   Operation 3115 'zext' 'zext_ln89_30' <Predicate = (!icmp_ln74_2)> <Delay = 0.00>
ST_177 : Operation 3116 [1/1] (0.96ns)   --->   "%add_ln89_20 = add i12 %tmp_61_cast, i12 %zext_ln89_30" [../src/hls/cnn_unoptimized.cpp:89]   --->   Operation 3116 'add' 'add_ln89_20' <Predicate = (!icmp_ln74_2)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_177 : Operation 3117 [1/1] (0.00ns)   --->   "%zext_ln89_31 = zext i12 %add_ln89_20" [../src/hls/cnn_unoptimized.cpp:89]   --->   Operation 3117 'zext' 'zext_ln89_31' <Predicate = (!icmp_ln74_2)> <Delay = 0.00>
ST_177 : Operation 3118 [1/1] (0.00ns)   --->   "%layer_6_out_V_addr_2 = getelementptr i21 %layer_6_out_V, i64 0, i64 %zext_ln89_31" [../src/hls/cnn_unoptimized.cpp:89]   --->   Operation 3118 'getelementptr' 'layer_6_out_V_addr_2' <Predicate = (!icmp_ln74_2)> <Delay = 0.00>
ST_177 : Operation 3119 [1/1] (0.96ns)   --->   "%add_ln89_21 = add i12 %tmp_67_cast, i12 %zext_ln89_30" [../src/hls/cnn_unoptimized.cpp:89]   --->   Operation 3119 'add' 'add_ln89_21' <Predicate = (!icmp_ln74_2)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_177 : Operation 3120 [1/1] (0.00ns)   --->   "%zext_ln89_32 = zext i12 %add_ln89_21" [../src/hls/cnn_unoptimized.cpp:89]   --->   Operation 3120 'zext' 'zext_ln89_32' <Predicate = (!icmp_ln74_2)> <Delay = 0.00>
ST_177 : Operation 3121 [1/1] (0.00ns)   --->   "%layer_6_out_V_addr_3 = getelementptr i21 %layer_6_out_V, i64 0, i64 %zext_ln89_32" [../src/hls/cnn_unoptimized.cpp:89]   --->   Operation 3121 'getelementptr' 'layer_6_out_V_addr_3' <Predicate = (!icmp_ln74_2)> <Delay = 0.00>
ST_177 : Operation 3122 [2/2] (1.35ns)   --->   "%layer_6_out_V_load_1 = load i12 %layer_6_out_V_addr_2" [../src/hls/cnn_unoptimized.cpp:89]   --->   Operation 3122 'load' 'layer_6_out_V_load_1' <Predicate = (!icmp_ln74_2)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 3872> <RAM>
ST_177 : Operation 3123 [2/2] (1.35ns)   --->   "%layer_6_out_V_load_2 = load i12 %layer_6_out_V_addr_3" [../src/hls/cnn_unoptimized.cpp:89]   --->   Operation 3123 'load' 'layer_6_out_V_load_2' <Predicate = (!icmp_ln74_2)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 3872> <RAM>
ST_177 : Operation 3124 [1/1] (0.92ns)   --->   "%add_ln77_5 = add i9 %indvar_flatten187, i9 1" [../src/hls/cnn_unoptimized.cpp:77]   --->   Operation 3124 'add' 'add_ln77_5' <Predicate = (!icmp_ln74_2)> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 178 <SV = 12> <Delay = 4.57>
ST_178 : Operation 3125 [1/1] (0.00ns)   --->   "%or_ln74_2 = or i4 %select_ln74_9, i4 1" [../src/hls/cnn_unoptimized.cpp:74]   --->   Operation 3125 'or' 'or_ln74_2' <Predicate = (!icmp_ln74_2)> <Delay = 0.00>
ST_178 : Operation 3126 [1/1] (0.00ns)   --->   "%zext_ln89_24 = zext i4 %or_ln74_2" [../src/hls/cnn_unoptimized.cpp:89]   --->   Operation 3126 'zext' 'zext_ln89_24' <Predicate = (!icmp_ln74_2)> <Delay = 0.00>
ST_178 : Operation 3127 [1/1] (1.36ns)   --->   "%mul_ln89_5 = mul i8 %zext_ln89_24, i8 11" [../src/hls/cnn_unoptimized.cpp:89]   --->   Operation 3127 'mul' 'mul_ln89_5' <Predicate = (!icmp_ln74_2)> <Delay = 1.36> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.08> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_178 : Operation 3128 [1/1] (0.00ns)   --->   "%trunc_ln89_1 = trunc i8 %mul_ln89_5" [../src/hls/cnn_unoptimized.cpp:89]   --->   Operation 3128 'trunc' 'trunc_ln89_1' <Predicate = (!icmp_ln74_2)> <Delay = 0.00>
ST_178 : Operation 3129 [1/1] (0.00ns)   --->   "%zext_ln89_26 = zext i4 %select_ln77_11" [../src/hls/cnn_unoptimized.cpp:89]   --->   Operation 3129 'zext' 'zext_ln89_26' <Predicate = (!icmp_ln74_2)> <Delay = 0.00>
ST_178 : Operation 3130 [1/1] (0.89ns)   --->   "%add_ln89_17 = add i7 %trunc_ln89_1, i7 %zext_ln89_26" [../src/hls/cnn_unoptimized.cpp:89]   --->   Operation 3130 'add' 'add_ln89_17' <Predicate = (!icmp_ln74_2)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_178 : Operation 3131 [1/1] (0.00ns)   --->   "%tmp_63_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i7.i5, i7 %add_ln89_17, i5 0" [../src/hls/cnn_unoptimized.cpp:89]   --->   Operation 3131 'bitconcatenate' 'tmp_63_cast' <Predicate = (!icmp_ln74_2)> <Delay = 0.00>
ST_178 : Operation 3132 [1/1] (0.00ns)   --->   "%tmp_65_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %add_ln96_5, i5 0" [../src/hls/cnn_unoptimized.cpp:89]   --->   Operation 3132 'bitconcatenate' 'tmp_65_cast' <Predicate = (!icmp_ln74_2)> <Delay = 0.00>
ST_178 : Operation 3133 [1/1] (0.00ns)   --->   "%trunc_ln89_3 = trunc i8 %mul_ln89_5" [../src/hls/cnn_unoptimized.cpp:89]   --->   Operation 3133 'trunc' 'trunc_ln89_3' <Predicate = (!icmp_ln74_2)> <Delay = 0.00>
ST_178 : Operation 3134 [1/1] (0.00ns)   --->   "%zext_ln89_28 = zext i4 %select_ln77_13" [../src/hls/cnn_unoptimized.cpp:89]   --->   Operation 3134 'zext' 'zext_ln89_28' <Predicate = (!icmp_ln74_2)> <Delay = 0.00>
ST_178 : Operation 3135 [1/1] (0.89ns)   --->   "%add_ln89_19 = add i7 %trunc_ln89_3, i7 %zext_ln89_28" [../src/hls/cnn_unoptimized.cpp:89]   --->   Operation 3135 'add' 'add_ln89_19' <Predicate = (!icmp_ln74_2)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_178 : Operation 3136 [1/1] (0.00ns)   --->   "%tmp_69_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i7.i5, i7 %add_ln89_19, i5 0" [../src/hls/cnn_unoptimized.cpp:89]   --->   Operation 3136 'bitconcatenate' 'tmp_69_cast' <Predicate = (!icmp_ln74_2)> <Delay = 0.00>
ST_178 : Operation 3137 [1/1] (0.00ns)   --->   "%zext_ln89_29 = zext i6 %select_ln77_10" [../src/hls/cnn_unoptimized.cpp:89]   --->   Operation 3137 'zext' 'zext_ln89_29' <Predicate = (!icmp_ln74_2)> <Delay = 0.00>
ST_178 : Operation 3138 [1/1] (0.96ns)   --->   "%add_ln89_22 = add i12 %tmp_63_cast, i12 %zext_ln89_30" [../src/hls/cnn_unoptimized.cpp:89]   --->   Operation 3138 'add' 'add_ln89_22' <Predicate = (!icmp_ln74_2)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_178 : Operation 3139 [1/1] (0.00ns)   --->   "%zext_ln89_33 = zext i12 %add_ln89_22" [../src/hls/cnn_unoptimized.cpp:89]   --->   Operation 3139 'zext' 'zext_ln89_33' <Predicate = (!icmp_ln74_2)> <Delay = 0.00>
ST_178 : Operation 3140 [1/1] (0.00ns)   --->   "%layer_6_out_V_addr_4 = getelementptr i21 %layer_6_out_V, i64 0, i64 %zext_ln89_33" [../src/hls/cnn_unoptimized.cpp:89]   --->   Operation 3140 'getelementptr' 'layer_6_out_V_addr_4' <Predicate = (!icmp_ln74_2)> <Delay = 0.00>
ST_178 : Operation 3141 [1/1] (0.96ns)   --->   "%add_ln89_23 = add i12 %tmp_69_cast, i12 %zext_ln89_30" [../src/hls/cnn_unoptimized.cpp:89]   --->   Operation 3141 'add' 'add_ln89_23' <Predicate = (!icmp_ln74_2)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_178 : Operation 3142 [1/1] (0.00ns)   --->   "%zext_ln89_34 = zext i12 %add_ln89_23" [../src/hls/cnn_unoptimized.cpp:89]   --->   Operation 3142 'zext' 'zext_ln89_34' <Predicate = (!icmp_ln74_2)> <Delay = 0.00>
ST_178 : Operation 3143 [1/1] (0.00ns)   --->   "%layer_6_out_V_addr_5 = getelementptr i21 %layer_6_out_V, i64 0, i64 %zext_ln89_34" [../src/hls/cnn_unoptimized.cpp:89]   --->   Operation 3143 'getelementptr' 'layer_6_out_V_addr_5' <Predicate = (!icmp_ln74_2)> <Delay = 0.00>
ST_178 : Operation 3144 [1/1] (0.93ns)   --->   "%add_ln96_6 = add i10 %tmp_65_cast, i10 %zext_ln89_29" [../src/hls/cnn_unoptimized.cpp:96]   --->   Operation 3144 'add' 'add_ln96_6' <Predicate = (!icmp_ln74_2)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_178 : Operation 3145 [1/2] (1.35ns)   --->   "%layer_6_out_V_load_1 = load i12 %layer_6_out_V_addr_2" [../src/hls/cnn_unoptimized.cpp:89]   --->   Operation 3145 'load' 'layer_6_out_V_load_1' <Predicate = (!icmp_ln74_2)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 3872> <RAM>
ST_178 : Operation 3146 [1/1] (0.00ns)   --->   "%trunc_ln1494_2 = trunc i21 %layer_6_out_V_load_1"   --->   Operation 3146 'trunc' 'trunc_ln1494_2' <Predicate = (!icmp_ln74_2)> <Delay = 0.00>
ST_178 : Operation 3147 [1/1] (0.94ns)   --->   "%icmp_ln1494_8 = icmp_sgt  i21 %layer_6_out_V_load_1, i21 0"   --->   Operation 3147 'icmp' 'icmp_ln1494_8' <Predicate = (!icmp_ln74_2)> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_178 : Operation 3148 [1/1] (0.43ns)   --->   "%select_ln90_8 = select i1 %icmp_ln1494_8, i20 %trunc_ln1494_2, i20 0" [../src/hls/cnn_unoptimized.cpp:90]   --->   Operation 3148 'select' 'select_ln90_8' <Predicate = (!icmp_ln74_2)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_178 : Operation 3149 [1/1] (0.00ns)   --->   "%zext_ln89_5 = zext i20 %select_ln90_8" [../src/hls/cnn_unoptimized.cpp:89]   --->   Operation 3149 'zext' 'zext_ln89_5' <Predicate = (!icmp_ln74_2)> <Delay = 0.00>
ST_178 : Operation 3150 [1/2] (1.35ns)   --->   "%layer_6_out_V_load_2 = load i12 %layer_6_out_V_addr_3" [../src/hls/cnn_unoptimized.cpp:89]   --->   Operation 3150 'load' 'layer_6_out_V_load_2' <Predicate = (!icmp_ln74_2)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 3872> <RAM>
ST_178 : Operation 3151 [1/1] (0.94ns)   --->   "%icmp_ln1494_9 = icmp_sgt  i21 %layer_6_out_V_load_2, i21 %zext_ln89_5"   --->   Operation 3151 'icmp' 'icmp_ln1494_9' <Predicate = (!icmp_ln74_2)> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_178 : Operation 3152 [1/1] (0.43ns)   --->   "%select_ln90_9 = select i1 %icmp_ln1494_9, i21 %layer_6_out_V_load_2, i21 %zext_ln89_5" [../src/hls/cnn_unoptimized.cpp:90]   --->   Operation 3152 'select' 'select_ln90_9' <Predicate = (!icmp_ln74_2)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_178 : Operation 3153 [2/2] (1.35ns)   --->   "%layer_6_out_V_load_3 = load i12 %layer_6_out_V_addr_4" [../src/hls/cnn_unoptimized.cpp:89]   --->   Operation 3153 'load' 'layer_6_out_V_load_3' <Predicate = (!icmp_ln74_2)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 3872> <RAM>
ST_178 : Operation 3154 [2/2] (1.35ns)   --->   "%layer_6_out_V_load_4 = load i12 %layer_6_out_V_addr_5" [../src/hls/cnn_unoptimized.cpp:89]   --->   Operation 3154 'load' 'layer_6_out_V_load_4' <Predicate = (!icmp_ln74_2)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 3872> <RAM>
ST_178 : Operation 3155 [1/1] (0.88ns)   --->   "%add_ln80_2 = add i6 %select_ln77_10, i6 1" [../src/hls/cnn_unoptimized.cpp:80]   --->   Operation 3155 'add' 'add_ln80_2' <Predicate = (!icmp_ln74_2)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_178 : Operation 3156 [1/1] (0.45ns)   --->   "%select_ln77_14 = select i1 %icmp_ln77_2, i9 1, i9 %add_ln77_5" [../src/hls/cnn_unoptimized.cpp:77]   --->   Operation 3156 'select' 'select_ln77_14' <Predicate = (!icmp_ln74_2)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 179 <SV = 13> <Delay = 5.46>
ST_179 : Operation 3157 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @max_pooling2d1_max_pooling2d2_max_pooling2d3_str"   --->   Operation 3157 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln74_2)> <Delay = 0.00>
ST_179 : Operation 3158 [1/1] (0.00ns)   --->   "%empty_82 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 800, i64 800, i64 800"   --->   Operation 3158 'speclooptripcount' 'empty_82' <Predicate = (!icmp_ln74_2)> <Delay = 0.00>
ST_179 : Operation 3159 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 3159 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln74_2)> <Delay = 0.00>
ST_179 : Operation 3160 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @max_pooling2d2_max_pooling2d3_str"   --->   Operation 3160 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln74_2)> <Delay = 0.00>
ST_179 : Operation 3161 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 3161 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln74_2)> <Delay = 0.00>
ST_179 : Operation 3162 [1/1] (0.00ns)   --->   "%zext_ln96_8 = zext i10 %add_ln96_6" [../src/hls/cnn_unoptimized.cpp:96]   --->   Operation 3162 'zext' 'zext_ln96_8' <Predicate = (!icmp_ln74_2)> <Delay = 0.00>
ST_179 : Operation 3163 [1/1] (0.00ns)   --->   "%layer_7_out_V_addr = getelementptr i21 %layer_7_out_V, i64 0, i64 %zext_ln96_8" [../src/hls/cnn_unoptimized.cpp:96]   --->   Operation 3163 'getelementptr' 'layer_7_out_V_addr' <Predicate = (!icmp_ln74_2)> <Delay = 0.00>
ST_179 : Operation 3164 [1/1] (0.00ns)   --->   "%specloopname_ln80 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [../src/hls/cnn_unoptimized.cpp:80]   --->   Operation 3164 'specloopname' 'specloopname_ln80' <Predicate = (!icmp_ln74_2)> <Delay = 0.00>
ST_179 : Operation 3165 [1/2] (1.35ns)   --->   "%layer_6_out_V_load_3 = load i12 %layer_6_out_V_addr_4" [../src/hls/cnn_unoptimized.cpp:89]   --->   Operation 3165 'load' 'layer_6_out_V_load_3' <Predicate = (!icmp_ln74_2)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 3872> <RAM>
ST_179 : Operation 3166 [1/1] (0.94ns)   --->   "%icmp_ln1494_10 = icmp_sgt  i21 %layer_6_out_V_load_3, i21 %select_ln90_9"   --->   Operation 3166 'icmp' 'icmp_ln1494_10' <Predicate = (!icmp_ln74_2)> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_179 : Operation 3167 [1/1] (0.43ns)   --->   "%select_ln90_10 = select i1 %icmp_ln1494_10, i21 %layer_6_out_V_load_3, i21 %select_ln90_9" [../src/hls/cnn_unoptimized.cpp:90]   --->   Operation 3167 'select' 'select_ln90_10' <Predicate = (!icmp_ln74_2)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_179 : Operation 3168 [1/2] (1.35ns)   --->   "%layer_6_out_V_load_4 = load i12 %layer_6_out_V_addr_5" [../src/hls/cnn_unoptimized.cpp:89]   --->   Operation 3168 'load' 'layer_6_out_V_load_4' <Predicate = (!icmp_ln74_2)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 3872> <RAM>
ST_179 : Operation 3169 [1/1] (0.94ns)   --->   "%icmp_ln1494_11 = icmp_sgt  i21 %layer_6_out_V_load_4, i21 %select_ln90_10"   --->   Operation 3169 'icmp' 'icmp_ln1494_11' <Predicate = (!icmp_ln74_2)> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_179 : Operation 3170 [1/1] (0.43ns)   --->   "%select_ln90_11 = select i1 %icmp_ln1494_11, i21 %layer_6_out_V_load_4, i21 %select_ln90_10" [../src/hls/cnn_unoptimized.cpp:90]   --->   Operation 3170 'select' 'select_ln90_11' <Predicate = (!icmp_ln74_2)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_179 : Operation 3171 [1/1] (1.35ns)   --->   "%store_ln96 = store i21 %select_ln90_11, i10 %layer_7_out_V_addr" [../src/hls/cnn_unoptimized.cpp:96]   --->   Operation 3171 'store' 'store_ln96' <Predicate = (!icmp_ln74_2)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 800> <RAM>
ST_179 : Operation 3172 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_Z6conv2dILt13ELt13ELt32ELt3ELt3ELt32ELt32ELt32ELt11ELt11ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit.preheader"   --->   Operation 3172 'br' 'br_ln0' <Predicate = (!icmp_ln74_2)> <Delay = 0.00>

State 180 <SV = 12> <Delay = 0.48>
ST_180 : Operation 3173 [1/1] (0.48ns)   --->   "%br_ln109 = br void %_Z13max_pooling2dILt11ELt11ELt32ELt5ELt5ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit.preheader" [../src/hls/cnn_unoptimized.cpp:109]   --->   Operation 3173 'br' 'br_ln109' <Predicate = true> <Delay = 0.48>

State 181 <SV = 13> <Delay = 5.15>
ST_181 : Operation 3174 [1/1] (0.00ns)   --->   "%indvar_flatten237 = phi i10 %add_ln109_1, void %_Z13max_pooling2dILt11ELt11ELt32ELt5ELt5ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit, i10 0, void %_Z13max_pooling2dILt11ELt11ELt32ELt5ELt5ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit.preheader.preheader" [../src/hls/cnn_unoptimized.cpp:109]   --->   Operation 3174 'phi' 'indvar_flatten237' <Predicate = true> <Delay = 0.00>
ST_181 : Operation 3175 [1/1] (0.00ns)   --->   "%i_9 = phi i3 %select_ln109_1, void %_Z13max_pooling2dILt11ELt11ELt32ELt5ELt5ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit, i3 0, void %_Z13max_pooling2dILt11ELt11ELt32ELt5ELt5ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit.preheader.preheader" [../src/hls/cnn_unoptimized.cpp:109]   --->   Operation 3175 'phi' 'i_9' <Predicate = true> <Delay = 0.00>
ST_181 : Operation 3176 [1/1] (0.00ns)   --->   "%indvar_flatten223 = phi i9 %select_ln110_2, void %_Z13max_pooling2dILt11ELt11ELt32ELt5ELt5ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit, i9 0, void %_Z13max_pooling2dILt11ELt11ELt32ELt5ELt5ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit.preheader.preheader" [../src/hls/cnn_unoptimized.cpp:110]   --->   Operation 3176 'phi' 'indvar_flatten223' <Predicate = true> <Delay = 0.00>
ST_181 : Operation 3177 [1/1] (0.00ns)   --->   "%ii_7 = phi i3 %select_ln110_1, void %_Z13max_pooling2dILt11ELt11ELt32ELt5ELt5ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit, i3 0, void %_Z13max_pooling2dILt11ELt11ELt32ELt5ELt5ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit.preheader.preheader" [../src/hls/cnn_unoptimized.cpp:110]   --->   Operation 3177 'phi' 'ii_7' <Predicate = true> <Delay = 0.00>
ST_181 : Operation 3178 [1/1] (0.00ns)   --->   "%iii_8 = phi i6 %add_ln111, void %_Z13max_pooling2dILt11ELt11ELt32ELt5ELt5ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit, i6 0, void %_Z13max_pooling2dILt11ELt11ELt32ELt5ELt5ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit.preheader.preheader" [../src/hls/cnn_unoptimized.cpp:111]   --->   Operation 3178 'phi' 'iii_8' <Predicate = true> <Delay = 0.00>
ST_181 : Operation 3179 [1/1] (0.93ns)   --->   "%add_ln109_1 = add i10 %indvar_flatten237, i10 1" [../src/hls/cnn_unoptimized.cpp:109]   --->   Operation 3179 'add' 'add_ln109_1' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_181 : Operation 3180 [1/1] (0.00ns)   --->   "%p_shl3 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i3.i7, i3 %i_9, i7 0" [../src/hls/cnn_unoptimized.cpp:109]   --->   Operation 3180 'bitconcatenate' 'p_shl3' <Predicate = true> <Delay = 0.00>
ST_181 : Operation 3181 [1/1] (0.00ns)   --->   "%p_shl4 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i3.i5, i3 %i_9, i5 0" [../src/hls/cnn_unoptimized.cpp:109]   --->   Operation 3181 'bitconcatenate' 'p_shl4' <Predicate = true> <Delay = 0.00>
ST_181 : Operation 3182 [1/1] (0.00ns)   --->   "%zext_ln110 = zext i8 %p_shl4" [../src/hls/cnn_unoptimized.cpp:110]   --->   Operation 3182 'zext' 'zext_ln110' <Predicate = true> <Delay = 0.00>
ST_181 : Operation 3183 [1/1] (0.93ns)   --->   "%add_ln112_1 = add i10 %p_shl3, i10 %zext_ln110" [../src/hls/cnn_unoptimized.cpp:112]   --->   Operation 3183 'add' 'add_ln112_1' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_181 : Operation 3184 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 3184 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_181 : Operation 3185 [1/1] (0.85ns)   --->   "%icmp_ln109 = icmp_eq  i10 %indvar_flatten237, i10 800" [../src/hls/cnn_unoptimized.cpp:109]   --->   Operation 3185 'icmp' 'icmp_ln109' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_181 : Operation 3186 [1/1] (0.00ns)   --->   "%br_ln109 = br i1 %icmp_ln109, void %_Z13max_pooling2dILt11ELt11ELt32ELt5ELt5ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit, void %_Z14array_3d_to_1dILt5ELt5ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAmlmlT_T0_T1__S3_.exit.preheader" [../src/hls/cnn_unoptimized.cpp:109]   --->   Operation 3186 'br' 'br_ln109' <Predicate = true> <Delay = 0.00>
ST_181 : Operation 3187 [1/1] (0.74ns)   --->   "%add_ln109 = add i3 %i_9, i3 1" [../src/hls/cnn_unoptimized.cpp:109]   --->   Operation 3187 'add' 'add_ln109' <Predicate = (!icmp_ln109)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_181 : Operation 3188 [1/1] (0.85ns)   --->   "%icmp_ln110 = icmp_eq  i9 %indvar_flatten223, i9 160" [../src/hls/cnn_unoptimized.cpp:110]   --->   Operation 3188 'icmp' 'icmp_ln110' <Predicate = (!icmp_ln109)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_181 : Operation 3189 [1/1] (0.27ns)   --->   "%select_ln109 = select i1 %icmp_ln110, i3 0, i3 %ii_7" [../src/hls/cnn_unoptimized.cpp:109]   --->   Operation 3189 'select' 'select_ln109' <Predicate = (!icmp_ln109)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_181 : Operation 3190 [1/1] (0.27ns)   --->   "%select_ln109_1 = select i1 %icmp_ln110, i3 %add_ln109, i3 %i_9" [../src/hls/cnn_unoptimized.cpp:109]   --->   Operation 3190 'select' 'select_ln109_1' <Predicate = (!icmp_ln109)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_181 : Operation 3191 [1/1] (0.00ns)   --->   "%zext_ln112_2 = zext i3 %select_ln109_1" [../src/hls/cnn_unoptimized.cpp:112]   --->   Operation 3191 'zext' 'zext_ln112_2' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_181 : Operation 3192 [1/1] (0.00ns)   --->   "%tmp_37 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %select_ln109_1, i2 0" [../src/hls/cnn_unoptimized.cpp:112]   --->   Operation 3192 'bitconcatenate' 'tmp_37' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_181 : Operation 3193 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln112_2 = add i5 %tmp_37, i5 %zext_ln112_2" [../src/hls/cnn_unoptimized.cpp:112]   --->   Operation 3193 'add' 'add_ln112_2' <Predicate = (!icmp_ln109)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.61> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_181 : Operation 3194 [1/1] (0.00ns)   --->   "%p_shl11_mid1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i3.i7, i3 %add_ln109, i7 0" [../src/hls/cnn_unoptimized.cpp:109]   --->   Operation 3194 'bitconcatenate' 'p_shl11_mid1' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_181 : Operation 3195 [1/1] (0.00ns)   --->   "%p_shl12_mid1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i3.i5, i3 %add_ln109, i5 0" [../src/hls/cnn_unoptimized.cpp:109]   --->   Operation 3195 'bitconcatenate' 'p_shl12_mid1' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_181 : Operation 3196 [1/1] (0.00ns)   --->   "%zext_ln110_1 = zext i8 %p_shl12_mid1" [../src/hls/cnn_unoptimized.cpp:110]   --->   Operation 3196 'zext' 'zext_ln110_1' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_181 : Operation 3197 [1/1] (0.93ns)   --->   "%add_ln112_3 = add i10 %p_shl11_mid1, i10 %zext_ln110_1" [../src/hls/cnn_unoptimized.cpp:112]   --->   Operation 3197 'add' 'add_ln112_3' <Predicate = (!icmp_ln109)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_181 : Operation 3198 [1/1] (0.00ns) (grouped into LUT with out node add_ln112)   --->   "%select_ln109_2 = select i1 %icmp_ln110, i10 %add_ln112_3, i10 %add_ln112_1" [../src/hls/cnn_unoptimized.cpp:109]   --->   Operation 3198 'select' 'select_ln109_2' <Predicate = (!icmp_ln109)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_181 : Operation 3199 [1/1] (0.00ns) (grouped into LUT with out node and_ln109)   --->   "%xor_ln109 = xor i1 %icmp_ln110, i1 1" [../src/hls/cnn_unoptimized.cpp:109]   --->   Operation 3199 'xor' 'xor_ln109' <Predicate = (!icmp_ln109)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_181 : Operation 3200 [1/1] (0.87ns)   --->   "%icmp_ln111 = icmp_eq  i6 %iii_8, i6 32" [../src/hls/cnn_unoptimized.cpp:111]   --->   Operation 3200 'icmp' 'icmp_ln111' <Predicate = (!icmp_ln109)> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_181 : Operation 3201 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln109 = and i1 %icmp_ln111, i1 %xor_ln109" [../src/hls/cnn_unoptimized.cpp:109]   --->   Operation 3201 'and' 'and_ln109' <Predicate = (!icmp_ln109)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_181 : Operation 3202 [1/1] (0.74ns)   --->   "%add_ln110 = add i3 %select_ln109, i3 1" [../src/hls/cnn_unoptimized.cpp:110]   --->   Operation 3202 'add' 'add_ln110' <Predicate = (!icmp_ln109)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_181 : Operation 3203 [1/1] (0.00ns) (grouped into LUT with out node select_ln110)   --->   "%or_ln110 = or i1 %and_ln109, i1 %icmp_ln110" [../src/hls/cnn_unoptimized.cpp:110]   --->   Operation 3203 'or' 'or_ln110' <Predicate = (!icmp_ln109)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_181 : Operation 3204 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln110 = select i1 %or_ln110, i6 0, i6 %iii_8" [../src/hls/cnn_unoptimized.cpp:110]   --->   Operation 3204 'select' 'select_ln110' <Predicate = (!icmp_ln109)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_181 : Operation 3205 [1/1] (0.27ns)   --->   "%select_ln110_1 = select i1 %and_ln109, i3 %add_ln110, i3 %select_ln109" [../src/hls/cnn_unoptimized.cpp:110]   --->   Operation 3205 'select' 'select_ln110_1' <Predicate = (!icmp_ln109)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_181 : Operation 3206 [1/1] (0.00ns)   --->   "%zext_ln112_3 = zext i3 %select_ln110_1" [../src/hls/cnn_unoptimized.cpp:112]   --->   Operation 3206 'zext' 'zext_ln112_3' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_181 : Operation 3207 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln112_4 = add i5 %add_ln112_2, i5 %zext_ln112_3" [../src/hls/cnn_unoptimized.cpp:112]   --->   Operation 3207 'add' 'add_ln112_4' <Predicate = (!icmp_ln109)> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.61> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_181 : Operation 3208 [1/1] (0.00ns)   --->   "%tmp_72_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %add_ln112_4, i5 0" [../src/hls/cnn_unoptimized.cpp:112]   --->   Operation 3208 'bitconcatenate' 'tmp_72_cast' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_181 : Operation 3209 [1/1] (0.00ns)   --->   "%zext_ln112_4 = zext i6 %select_ln110" [../src/hls/cnn_unoptimized.cpp:112]   --->   Operation 3209 'zext' 'zext_ln112_4' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_181 : Operation 3210 [1/1] (0.93ns)   --->   "%add_ln112_5 = add i10 %tmp_72_cast, i10 %zext_ln112_4" [../src/hls/cnn_unoptimized.cpp:112]   --->   Operation 3210 'add' 'add_ln112_5' <Predicate = (!icmp_ln109)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_181 : Operation 3211 [1/1] (0.00ns)   --->   "%zext_ln112_5 = zext i10 %add_ln112_5" [../src/hls/cnn_unoptimized.cpp:112]   --->   Operation 3211 'zext' 'zext_ln112_5' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_181 : Operation 3212 [1/1] (0.00ns)   --->   "%layer_7_out_V_addr_1 = getelementptr i21 %layer_7_out_V, i64 0, i64 %zext_ln112_5" [../src/hls/cnn_unoptimized.cpp:112]   --->   Operation 3212 'getelementptr' 'layer_7_out_V_addr_1' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_181 : Operation 3213 [1/1] (0.00ns) (grouped into LUT with out node add_ln112)   --->   "%trunc_ln112 = trunc i6 %select_ln110" [../src/hls/cnn_unoptimized.cpp:112]   --->   Operation 3213 'trunc' 'trunc_ln112' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_181 : Operation 3214 [1/1] (0.00ns) (grouped into LUT with out node add_ln112)   --->   "%tmp = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i3.i5, i3 %select_ln110_1, i5 %trunc_ln112" [../src/hls/cnn_unoptimized.cpp:112]   --->   Operation 3214 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_181 : Operation 3215 [1/1] (0.00ns) (grouped into LUT with out node add_ln112)   --->   "%zext_ln112_1 = zext i8 %tmp" [../src/hls/cnn_unoptimized.cpp:112]   --->   Operation 3215 'zext' 'zext_ln112_1' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_181 : Operation 3216 [1/1] (0.93ns) (out node of the LUT)   --->   "%add_ln112 = add i10 %zext_ln112_1, i10 %select_ln109_2" [../src/hls/cnn_unoptimized.cpp:112]   --->   Operation 3216 'add' 'add_ln112' <Predicate = (!icmp_ln109)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_181 : Operation 3217 [2/2] (1.35ns)   --->   "%layer_7_out_V_load = load i10 %layer_7_out_V_addr_1" [../src/hls/cnn_unoptimized.cpp:112]   --->   Operation 3217 'load' 'layer_7_out_V_load' <Predicate = (!icmp_ln109)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 800> <RAM>
ST_181 : Operation 3218 [1/1] (0.88ns)   --->   "%add_ln111 = add i6 %select_ln110, i6 1" [../src/hls/cnn_unoptimized.cpp:111]   --->   Operation 3218 'add' 'add_ln111' <Predicate = (!icmp_ln109)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_181 : Operation 3219 [1/1] (0.92ns)   --->   "%add_ln110_1 = add i9 %indvar_flatten223, i9 1" [../src/hls/cnn_unoptimized.cpp:110]   --->   Operation 3219 'add' 'add_ln110_1' <Predicate = (!icmp_ln109)> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_181 : Operation 3220 [1/1] (0.45ns)   --->   "%select_ln110_2 = select i1 %icmp_ln110, i9 1, i9 %add_ln110_1" [../src/hls/cnn_unoptimized.cpp:110]   --->   Operation 3220 'select' 'select_ln110_2' <Predicate = (!icmp_ln109)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 182 <SV = 14> <Delay = 2.70>
ST_182 : Operation 3221 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_109_1_VITIS_LOOP_110_2_VITIS_LOOP_111_3_str"   --->   Operation 3221 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_182 : Operation 3222 [1/1] (0.00ns)   --->   "%empty_83 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 800, i64 800, i64 800"   --->   Operation 3222 'speclooptripcount' 'empty_83' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_182 : Operation 3223 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 3223 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_182 : Operation 3224 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_110_2_VITIS_LOOP_111_3_str"   --->   Operation 3224 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_182 : Operation 3225 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 3225 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_182 : Operation 3226 [1/1] (0.00ns)   --->   "%specloopname_ln111 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [../src/hls/cnn_unoptimized.cpp:111]   --->   Operation 3226 'specloopname' 'specloopname_ln111' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_182 : Operation 3227 [1/1] (0.00ns)   --->   "%zext_ln112 = zext i10 %add_ln112" [../src/hls/cnn_unoptimized.cpp:112]   --->   Operation 3227 'zext' 'zext_ln112' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_182 : Operation 3228 [1/2] (1.35ns)   --->   "%layer_7_out_V_load = load i10 %layer_7_out_V_addr_1" [../src/hls/cnn_unoptimized.cpp:112]   --->   Operation 3228 'load' 'layer_7_out_V_load' <Predicate = (!icmp_ln109)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 800> <RAM>
ST_182 : Operation 3229 [1/1] (0.00ns)   --->   "%layer_8_out_V_addr_1 = getelementptr i21 %layer_8_out_V, i64 0, i64 %zext_ln112" [../src/hls/cnn_unoptimized.cpp:112]   --->   Operation 3229 'getelementptr' 'layer_8_out_V_addr_1' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_182 : Operation 3230 [1/1] (1.35ns)   --->   "%store_ln112 = store i21 %layer_7_out_V_load, i10 %layer_8_out_V_addr_1" [../src/hls/cnn_unoptimized.cpp:112]   --->   Operation 3230 'store' 'store_ln112' <Predicate = (!icmp_ln109)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 800> <RAM>
ST_182 : Operation 3231 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_Z13max_pooling2dILt11ELt11ELt32ELt5ELt5ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit.preheader"   --->   Operation 3231 'br' 'br_ln0' <Predicate = (!icmp_ln109)> <Delay = 0.00>

State 183 <SV = 14> <Delay = 0.48>
ST_183 : Operation 3232 [1/1] (0.48ns)   --->   "%br_ln140 = br void %_Z14array_3d_to_1dILt5ELt5ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAmlmlT_T0_T1__S3_.exit" [../src/hls/cnn_unoptimized.cpp:140]   --->   Operation 3232 'br' 'br_ln140' <Predicate = true> <Delay = 0.48>

State 184 <SV = 15> <Delay = 1.35>
ST_184 : Operation 3233 [1/1] (0.00ns)   --->   "%i_10 = phi i7 %add_ln140, void %_Z4reluR8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit.i464, i7 0, void %_Z14array_3d_to_1dILt5ELt5ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAmlmlT_T0_T1__S3_.exit.preheader" [../src/hls/cnn_unoptimized.cpp:140]   --->   Operation 3233 'phi' 'i_10' <Predicate = true> <Delay = 0.00>
ST_184 : Operation 3234 [1/1] (0.89ns)   --->   "%add_ln140 = add i7 %i_10, i7 1" [../src/hls/cnn_unoptimized.cpp:140]   --->   Operation 3234 'add' 'add_ln140' <Predicate = true> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_184 : Operation 3235 [1/1] (0.86ns)   --->   "%icmp_ln140 = icmp_eq  i7 %i_10, i7 64" [../src/hls/cnn_unoptimized.cpp:140]   --->   Operation 3235 'icmp' 'icmp_ln140' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_184 : Operation 3236 [1/1] (0.00ns)   --->   "%empty_84 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 3236 'speclooptripcount' 'empty_84' <Predicate = true> <Delay = 0.00>
ST_184 : Operation 3237 [1/1] (0.00ns)   --->   "%br_ln140 = br i1 %icmp_ln140, void %.split23, void %_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader" [../src/hls/cnn_unoptimized.cpp:140]   --->   Operation 3237 'br' 'br_ln140' <Predicate = true> <Delay = 0.00>
ST_184 : Operation 3238 [1/1] (0.00ns)   --->   "%zext_ln140 = zext i7 %i_10" [../src/hls/cnn_unoptimized.cpp:140]   --->   Operation 3238 'zext' 'zext_ln140' <Predicate = (!icmp_ln140)> <Delay = 0.00>
ST_184 : Operation 3239 [1/1] (0.00ns)   --->   "%layer_9_bias_V_addr = getelementptr i14 %layer_9_bias_V, i64 0, i64 %zext_ln140" [../src/hls/cnn_unoptimized.cpp:143]   --->   Operation 3239 'getelementptr' 'layer_9_bias_V_addr' <Predicate = (!icmp_ln140)> <Delay = 0.00>
ST_184 : Operation 3240 [2/2] (0.79ns)   --->   "%layer_9_bias_V_load = load i6 %layer_9_bias_V_addr" [../src/hls/cnn_unoptimized.cpp:143]   --->   Operation 3240 'load' 'layer_9_bias_V_load' <Predicate = (!icmp_ln140)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 64> <ROM>
ST_184 : Operation 3241 [1/1] (0.00ns)   --->   "%layer_9_out_V_addr = getelementptr i20 %layer_9_out_V, i64 0, i64 %zext_ln140" [../src/hls/cnn_unoptimized.cpp:143]   --->   Operation 3241 'getelementptr' 'layer_9_out_V_addr' <Predicate = (!icmp_ln140)> <Delay = 0.00>
ST_184 : Operation 3242 [2/2] (1.35ns)   --->   "%layer_9_out_V_load = load i20 0"   --->   Operation 3242 'load' 'layer_9_out_V_load' <Predicate = (icmp_ln140)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>
ST_184 : Operation 3243 [2/2] (1.35ns)   --->   "%layer_9_out_V_load_1 = load i20 1"   --->   Operation 3243 'load' 'layer_9_out_V_load_1' <Predicate = (icmp_ln140)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>

State 185 <SV = 16> <Delay = 0.79>
ST_185 : Operation 3244 [1/1] (0.00ns)   --->   "%zext_ln140_1 = zext i7 %i_10" [../src/hls/cnn_unoptimized.cpp:140]   --->   Operation 3244 'zext' 'zext_ln140_1' <Predicate = true> <Delay = 0.00>
ST_185 : Operation 3245 [1/1] (0.00ns)   --->   "%specloopname_ln140 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [../src/hls/cnn_unoptimized.cpp:140]   --->   Operation 3245 'specloopname' 'specloopname_ln140' <Predicate = true> <Delay = 0.00>
ST_185 : Operation 3246 [1/2] (0.79ns)   --->   "%layer_9_bias_V_load = load i6 %layer_9_bias_V_addr" [../src/hls/cnn_unoptimized.cpp:143]   --->   Operation 3246 'load' 'layer_9_bias_V_load' <Predicate = true> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 64> <ROM>
ST_185 : Operation 3247 [1/1] (0.00ns)   --->   "%sext_ln143 = sext i14 %layer_9_bias_V_load" [../src/hls/cnn_unoptimized.cpp:143]   --->   Operation 3247 'sext' 'sext_ln143' <Predicate = true> <Delay = 0.00>
ST_185 : Operation 3248 [1/1] (0.48ns)   --->   "%br_ln144 = br void %_ZN13ap_fixed_baseILi43ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi21ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i457" [../src/hls/cnn_unoptimized.cpp:144]   --->   Operation 3248 'br' 'br_ln144' <Predicate = true> <Delay = 0.48>

State 186 <SV = 17> <Delay = 2.36>
ST_186 : Operation 3249 [1/1] (0.00ns)   --->   "%ii_8 = phi i10 0, void %.split23, i10 %ii_9, void %_ZN13ap_fixed_baseILi43ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi21ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i457.split"   --->   Operation 3249 'phi' 'ii_8' <Predicate = true> <Delay = 0.00>
ST_186 : Operation 3250 [1/1] (0.93ns)   --->   "%ii_9 = add i10 %ii_8, i10 1" [../src/hls/cnn_unoptimized.cpp:144]   --->   Operation 3250 'add' 'ii_9' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_186 : Operation 3251 [1/1] (0.85ns)   --->   "%icmp_ln144 = icmp_eq  i10 %ii_8, i10 800" [../src/hls/cnn_unoptimized.cpp:144]   --->   Operation 3251 'icmp' 'icmp_ln144' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_186 : Operation 3252 [1/1] (0.00ns)   --->   "%br_ln144 = br i1 %icmp_ln144, void %_ZN13ap_fixed_baseILi43ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi21ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i457.split, void %_Z4reluR8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit.i464" [../src/hls/cnn_unoptimized.cpp:144]   --->   Operation 3252 'br' 'br_ln144' <Predicate = true> <Delay = 0.00>
ST_186 : Operation 3253 [1/1] (0.00ns)   --->   "%zext_ln146 = zext i10 %ii_8" [../src/hls/cnn_unoptimized.cpp:146]   --->   Operation 3253 'zext' 'zext_ln146' <Predicate = (!icmp_ln144)> <Delay = 0.00>
ST_186 : Operation 3254 [1/1] (0.00ns)   --->   "%tmp_104 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %ii_8, i6 0"   --->   Operation 3254 'bitconcatenate' 'tmp_104' <Predicate = (!icmp_ln144)> <Delay = 0.00>
ST_186 : Operation 3255 [1/1] (1.01ns)   --->   "%add_ln1118_5 = add i16 %tmp_104, i16 %zext_ln140_1"   --->   Operation 3255 'add' 'add_ln1118_5' <Predicate = (!icmp_ln144)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_186 : Operation 3256 [1/1] (0.00ns)   --->   "%zext_ln1118_11 = zext i16 %add_ln1118_5"   --->   Operation 3256 'zext' 'zext_ln1118_11' <Predicate = (!icmp_ln144)> <Delay = 0.00>
ST_186 : Operation 3257 [1/1] (0.00ns)   --->   "%layer_9_weights_V_addr = getelementptr i17 %layer_9_weights_V, i64 0, i64 %zext_ln1118_11"   --->   Operation 3257 'getelementptr' 'layer_9_weights_V_addr' <Predicate = (!icmp_ln144)> <Delay = 0.00>
ST_186 : Operation 3258 [1/1] (0.00ns)   --->   "%layer_8_out_V_addr = getelementptr i21 %layer_8_out_V, i64 0, i64 %zext_ln146"   --->   Operation 3258 'getelementptr' 'layer_8_out_V_addr' <Predicate = (!icmp_ln144)> <Delay = 0.00>
ST_186 : Operation 3259 [2/2] (1.35ns)   --->   "%r_V_2 = load i10 %layer_8_out_V_addr"   --->   Operation 3259 'load' 'r_V_2' <Predicate = (!icmp_ln144)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 800> <RAM>
ST_186 : Operation 3260 [2/2] (1.35ns)   --->   "%layer_9_weights_V_load = load i16 %layer_9_weights_V_addr"   --->   Operation 3260 'load' 'layer_9_weights_V_load' <Predicate = (!icmp_ln144)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 51200> <ROM>

State 187 <SV = 18> <Delay = 2.44>
ST_187 : Operation 3261 [1/2] (1.35ns)   --->   "%r_V_2 = load i10 %layer_8_out_V_addr"   --->   Operation 3261 'load' 'r_V_2' <Predicate = (!icmp_ln144)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 800> <RAM>
ST_187 : Operation 3262 [1/1] (0.00ns)   --->   "%sext_ln1192 = sext i21 %r_V_2"   --->   Operation 3262 'sext' 'sext_ln1192' <Predicate = (!icmp_ln144)> <Delay = 0.00>
ST_187 : Operation 3263 [1/2] (1.35ns)   --->   "%layer_9_weights_V_load = load i16 %layer_9_weights_V_addr"   --->   Operation 3263 'load' 'layer_9_weights_V_load' <Predicate = (!icmp_ln144)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 51200> <ROM>
ST_187 : Operation 3264 [1/1] (0.00ns)   --->   "%sext_ln1192_1 = sext i17 %layer_9_weights_V_load"   --->   Operation 3264 'sext' 'sext_ln1192_1' <Predicate = (!icmp_ln144)> <Delay = 0.00>
ST_187 : Operation 3265 [3/3] (1.08ns) (grouped into DSP with root node ret_V)   --->   "%mul_ln1192_5 = mul i37 %sext_ln1192_1, i37 %sext_ln1192"   --->   Operation 3265 'mul' 'mul_ln1192_5' <Predicate = (!icmp_ln144)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 188 <SV = 19> <Delay = 1.08>
ST_188 : Operation 3266 [1/1] (0.00ns)   --->   "%lhs = phi i21 %sext_ln143, void %.split23, i21 %trunc_ln708_1, void %_ZN13ap_fixed_baseILi43ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi21ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i457.split" [../src/hls/cnn_unoptimized.cpp:143]   --->   Operation 3266 'phi' 'lhs' <Predicate = true> <Delay = 0.00>
ST_188 : Operation 3267 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 3267 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_188 : Operation 3268 [1/1] (0.00ns)   --->   "%empty_85 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 800, i64 800, i64 800"   --->   Operation 3268 'speclooptripcount' 'empty_85' <Predicate = true> <Delay = 0.00>
ST_188 : Operation 3269 [2/3] (1.08ns) (grouped into DSP with root node ret_V)   --->   "%mul_ln1192_5 = mul i37 %sext_ln1192_1, i37 %sext_ln1192"   --->   Operation 3269 'mul' 'mul_ln1192_5' <Predicate = (!icmp_ln144)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 189 <SV = 20> <Delay = 0.83>
ST_189 : Operation 3270 [1/3] (0.00ns) (grouped into DSP with root node ret_V)   --->   "%mul_ln1192_5 = mul i37 %sext_ln1192_1, i37 %sext_ln1192"   --->   Operation 3270 'mul' 'mul_ln1192_5' <Predicate = (!icmp_ln144)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_189 : Operation 3271 [1/1] (0.00ns)   --->   "%lhs_1 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %lhs, i16 0"   --->   Operation 3271 'bitconcatenate' 'lhs_1' <Predicate = (!icmp_ln144)> <Delay = 0.00>
ST_189 : Operation 3272 [2/2] (0.83ns) (root node of the DSP)   --->   "%ret_V = add i37 %lhs_1, i37 %mul_ln1192_5"   --->   Operation 3272 'add' 'ret_V' <Predicate = (!icmp_ln144)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 190 <SV = 21> <Delay = 1.66>
ST_190 : Operation 3273 [1/1] (0.00ns)   --->   "%specloopname_ln144 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19" [../src/hls/cnn_unoptimized.cpp:144]   --->   Operation 3273 'specloopname' 'specloopname_ln144' <Predicate = (!icmp_ln144)> <Delay = 0.00>
ST_190 : Operation 3274 [1/2] (0.83ns) (root node of the DSP)   --->   "%ret_V = add i37 %lhs_1, i37 %mul_ln1192_5"   --->   Operation 3274 'add' 'ret_V' <Predicate = (!icmp_ln144)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_190 : Operation 3275 [1/1] (0.00ns)   --->   "%trunc_ln708_1 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %ret_V, i32 16, i32 36"   --->   Operation 3275 'partselect' 'trunc_ln708_1' <Predicate = (!icmp_ln144)> <Delay = 0.00>
ST_190 : Operation 3276 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN13ap_fixed_baseILi43ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi21ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i457"   --->   Operation 3276 'br' 'br_ln0' <Predicate = (!icmp_ln144)> <Delay = 0.00>

State 191 <SV = 20> <Delay = 1.79>
ST_191 : Operation 3277 [1/1] (0.00ns)   --->   "%empty_86 = trunc i21 %lhs" [../src/hls/cnn_unoptimized.cpp:143]   --->   Operation 3277 'trunc' 'empty_86' <Predicate = true> <Delay = 0.00>
ST_191 : Operation 3278 [1/1] (0.00ns)   --->   "%tmp_103 = bitselect i1 @_ssdm_op_BitSelect.i1.i21.i32, i21 %lhs, i32 20"   --->   Operation 3278 'bitselect' 'tmp_103' <Predicate = true> <Delay = 0.00>
ST_191 : Operation 3279 [1/1] (0.43ns)   --->   "%select_ln8 = select i1 %tmp_103, i20 0, i20 %empty_86" [../src/hls/cnn_unoptimized.cpp:8]   --->   Operation 3279 'select' 'select_ln8' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_191 : Operation 3280 [1/1] (1.35ns)   --->   "%store_ln727 = store i20 %select_ln8, i6 %layer_9_out_V_addr"   --->   Operation 3280 'store' 'store_ln727' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>
ST_191 : Operation 3281 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_Z14array_3d_to_1dILt5ELt5ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAmlmlT_T0_T1__S3_.exit"   --->   Operation 3281 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 192 <SV = 16> <Delay = 1.35>
ST_192 : Operation 3282 [1/2] (1.35ns)   --->   "%layer_9_out_V_load = load i20 0"   --->   Operation 3282 'load' 'layer_9_out_V_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>
ST_192 : Operation 3283 [1/2] (1.35ns)   --->   "%layer_9_out_V_load_1 = load i20 1"   --->   Operation 3283 'load' 'layer_9_out_V_load_1' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>
ST_192 : Operation 3284 [2/2] (1.35ns)   --->   "%layer_9_out_V_load_2 = load i20 2"   --->   Operation 3284 'load' 'layer_9_out_V_load_2' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>
ST_192 : Operation 3285 [2/2] (1.35ns)   --->   "%layer_9_out_V_load_3 = load i20 3"   --->   Operation 3285 'load' 'layer_9_out_V_load_3' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>

State 193 <SV = 17> <Delay = 1.35>
ST_193 : Operation 3286 [1/2] (1.35ns)   --->   "%layer_9_out_V_load_2 = load i20 2"   --->   Operation 3286 'load' 'layer_9_out_V_load_2' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>
ST_193 : Operation 3287 [1/2] (1.35ns)   --->   "%layer_9_out_V_load_3 = load i20 3"   --->   Operation 3287 'load' 'layer_9_out_V_load_3' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>
ST_193 : Operation 3288 [2/2] (1.35ns)   --->   "%layer_9_out_V_load_4 = load i20 4"   --->   Operation 3288 'load' 'layer_9_out_V_load_4' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>
ST_193 : Operation 3289 [2/2] (1.35ns)   --->   "%layer_9_out_V_load_5 = load i20 5"   --->   Operation 3289 'load' 'layer_9_out_V_load_5' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>

State 194 <SV = 18> <Delay = 1.35>
ST_194 : Operation 3290 [1/2] (1.35ns)   --->   "%layer_9_out_V_load_4 = load i20 4"   --->   Operation 3290 'load' 'layer_9_out_V_load_4' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>
ST_194 : Operation 3291 [1/2] (1.35ns)   --->   "%layer_9_out_V_load_5 = load i20 5"   --->   Operation 3291 'load' 'layer_9_out_V_load_5' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>
ST_194 : Operation 3292 [2/2] (1.35ns)   --->   "%layer_9_out_V_load_6 = load i20 6"   --->   Operation 3292 'load' 'layer_9_out_V_load_6' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>
ST_194 : Operation 3293 [2/2] (1.35ns)   --->   "%layer_9_out_V_load_7 = load i20 7"   --->   Operation 3293 'load' 'layer_9_out_V_load_7' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>

State 195 <SV = 19> <Delay = 1.35>
ST_195 : Operation 3294 [1/2] (1.35ns)   --->   "%layer_9_out_V_load_6 = load i20 6"   --->   Operation 3294 'load' 'layer_9_out_V_load_6' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>
ST_195 : Operation 3295 [1/2] (1.35ns)   --->   "%layer_9_out_V_load_7 = load i20 7"   --->   Operation 3295 'load' 'layer_9_out_V_load_7' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>
ST_195 : Operation 3296 [2/2] (1.35ns)   --->   "%layer_9_out_V_load_8 = load i20 8"   --->   Operation 3296 'load' 'layer_9_out_V_load_8' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>
ST_195 : Operation 3297 [2/2] (1.35ns)   --->   "%layer_9_out_V_load_9 = load i20 9"   --->   Operation 3297 'load' 'layer_9_out_V_load_9' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>

State 196 <SV = 20> <Delay = 1.35>
ST_196 : Operation 3298 [1/2] (1.35ns)   --->   "%layer_9_out_V_load_8 = load i20 8"   --->   Operation 3298 'load' 'layer_9_out_V_load_8' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>
ST_196 : Operation 3299 [1/2] (1.35ns)   --->   "%layer_9_out_V_load_9 = load i20 9"   --->   Operation 3299 'load' 'layer_9_out_V_load_9' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>
ST_196 : Operation 3300 [2/2] (1.35ns)   --->   "%layer_9_out_V_load_10 = load i20 10"   --->   Operation 3300 'load' 'layer_9_out_V_load_10' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>
ST_196 : Operation 3301 [2/2] (1.35ns)   --->   "%layer_9_out_V_load_11 = load i20 11"   --->   Operation 3301 'load' 'layer_9_out_V_load_11' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>

State 197 <SV = 21> <Delay = 1.35>
ST_197 : Operation 3302 [1/2] (1.35ns)   --->   "%layer_9_out_V_load_10 = load i20 10"   --->   Operation 3302 'load' 'layer_9_out_V_load_10' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>
ST_197 : Operation 3303 [1/2] (1.35ns)   --->   "%layer_9_out_V_load_11 = load i20 11"   --->   Operation 3303 'load' 'layer_9_out_V_load_11' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>
ST_197 : Operation 3304 [2/2] (1.35ns)   --->   "%layer_9_out_V_load_12 = load i20 12"   --->   Operation 3304 'load' 'layer_9_out_V_load_12' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>
ST_197 : Operation 3305 [2/2] (1.35ns)   --->   "%layer_9_out_V_load_13 = load i20 13"   --->   Operation 3305 'load' 'layer_9_out_V_load_13' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>

State 198 <SV = 22> <Delay = 1.35>
ST_198 : Operation 3306 [1/2] (1.35ns)   --->   "%layer_9_out_V_load_12 = load i20 12"   --->   Operation 3306 'load' 'layer_9_out_V_load_12' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>
ST_198 : Operation 3307 [1/2] (1.35ns)   --->   "%layer_9_out_V_load_13 = load i20 13"   --->   Operation 3307 'load' 'layer_9_out_V_load_13' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>
ST_198 : Operation 3308 [2/2] (1.35ns)   --->   "%layer_9_out_V_load_14 = load i20 14"   --->   Operation 3308 'load' 'layer_9_out_V_load_14' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>
ST_198 : Operation 3309 [2/2] (1.35ns)   --->   "%layer_9_out_V_load_15 = load i20 15"   --->   Operation 3309 'load' 'layer_9_out_V_load_15' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>

State 199 <SV = 23> <Delay = 1.35>
ST_199 : Operation 3310 [1/2] (1.35ns)   --->   "%layer_9_out_V_load_14 = load i20 14"   --->   Operation 3310 'load' 'layer_9_out_V_load_14' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>
ST_199 : Operation 3311 [1/2] (1.35ns)   --->   "%layer_9_out_V_load_15 = load i20 15"   --->   Operation 3311 'load' 'layer_9_out_V_load_15' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>
ST_199 : Operation 3312 [2/2] (1.35ns)   --->   "%layer_9_out_V_load_16 = load i20 16"   --->   Operation 3312 'load' 'layer_9_out_V_load_16' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>
ST_199 : Operation 3313 [2/2] (1.35ns)   --->   "%layer_9_out_V_load_17 = load i20 17"   --->   Operation 3313 'load' 'layer_9_out_V_load_17' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>

State 200 <SV = 24> <Delay = 1.35>
ST_200 : Operation 3314 [1/2] (1.35ns)   --->   "%layer_9_out_V_load_16 = load i20 16"   --->   Operation 3314 'load' 'layer_9_out_V_load_16' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>
ST_200 : Operation 3315 [1/2] (1.35ns)   --->   "%layer_9_out_V_load_17 = load i20 17"   --->   Operation 3315 'load' 'layer_9_out_V_load_17' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>
ST_200 : Operation 3316 [2/2] (1.35ns)   --->   "%layer_9_out_V_load_18 = load i20 18"   --->   Operation 3316 'load' 'layer_9_out_V_load_18' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>
ST_200 : Operation 3317 [2/2] (1.35ns)   --->   "%layer_9_out_V_load_19 = load i20 19"   --->   Operation 3317 'load' 'layer_9_out_V_load_19' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>

State 201 <SV = 25> <Delay = 1.35>
ST_201 : Operation 3318 [1/2] (1.35ns)   --->   "%layer_9_out_V_load_18 = load i20 18"   --->   Operation 3318 'load' 'layer_9_out_V_load_18' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>
ST_201 : Operation 3319 [1/2] (1.35ns)   --->   "%layer_9_out_V_load_19 = load i20 19"   --->   Operation 3319 'load' 'layer_9_out_V_load_19' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>
ST_201 : Operation 3320 [2/2] (1.35ns)   --->   "%layer_9_out_V_load_20 = load i20 20"   --->   Operation 3320 'load' 'layer_9_out_V_load_20' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>
ST_201 : Operation 3321 [2/2] (1.35ns)   --->   "%layer_9_out_V_load_21 = load i20 21"   --->   Operation 3321 'load' 'layer_9_out_V_load_21' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>

State 202 <SV = 26> <Delay = 1.35>
ST_202 : Operation 3322 [1/2] (1.35ns)   --->   "%layer_9_out_V_load_20 = load i20 20"   --->   Operation 3322 'load' 'layer_9_out_V_load_20' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>
ST_202 : Operation 3323 [1/2] (1.35ns)   --->   "%layer_9_out_V_load_21 = load i20 21"   --->   Operation 3323 'load' 'layer_9_out_V_load_21' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>
ST_202 : Operation 3324 [2/2] (1.35ns)   --->   "%layer_9_out_V_load_22 = load i20 22"   --->   Operation 3324 'load' 'layer_9_out_V_load_22' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>
ST_202 : Operation 3325 [2/2] (1.35ns)   --->   "%layer_9_out_V_load_23 = load i20 23"   --->   Operation 3325 'load' 'layer_9_out_V_load_23' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>

State 203 <SV = 27> <Delay = 1.35>
ST_203 : Operation 3326 [1/2] (1.35ns)   --->   "%layer_9_out_V_load_22 = load i20 22"   --->   Operation 3326 'load' 'layer_9_out_V_load_22' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>
ST_203 : Operation 3327 [1/2] (1.35ns)   --->   "%layer_9_out_V_load_23 = load i20 23"   --->   Operation 3327 'load' 'layer_9_out_V_load_23' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>
ST_203 : Operation 3328 [2/2] (1.35ns)   --->   "%layer_9_out_V_load_24 = load i20 24"   --->   Operation 3328 'load' 'layer_9_out_V_load_24' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>
ST_203 : Operation 3329 [2/2] (1.35ns)   --->   "%layer_9_out_V_load_25 = load i20 25"   --->   Operation 3329 'load' 'layer_9_out_V_load_25' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>

State 204 <SV = 28> <Delay = 1.35>
ST_204 : Operation 3330 [1/2] (1.35ns)   --->   "%layer_9_out_V_load_24 = load i20 24"   --->   Operation 3330 'load' 'layer_9_out_V_load_24' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>
ST_204 : Operation 3331 [1/2] (1.35ns)   --->   "%layer_9_out_V_load_25 = load i20 25"   --->   Operation 3331 'load' 'layer_9_out_V_load_25' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>
ST_204 : Operation 3332 [2/2] (1.35ns)   --->   "%layer_9_out_V_load_26 = load i20 26"   --->   Operation 3332 'load' 'layer_9_out_V_load_26' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>
ST_204 : Operation 3333 [2/2] (1.35ns)   --->   "%layer_9_out_V_load_27 = load i20 27"   --->   Operation 3333 'load' 'layer_9_out_V_load_27' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>

State 205 <SV = 29> <Delay = 1.35>
ST_205 : Operation 3334 [1/2] (1.35ns)   --->   "%layer_9_out_V_load_26 = load i20 26"   --->   Operation 3334 'load' 'layer_9_out_V_load_26' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>
ST_205 : Operation 3335 [1/2] (1.35ns)   --->   "%layer_9_out_V_load_27 = load i20 27"   --->   Operation 3335 'load' 'layer_9_out_V_load_27' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>
ST_205 : Operation 3336 [2/2] (1.35ns)   --->   "%layer_9_out_V_load_28 = load i20 28"   --->   Operation 3336 'load' 'layer_9_out_V_load_28' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>
ST_205 : Operation 3337 [2/2] (1.35ns)   --->   "%layer_9_out_V_load_29 = load i20 29"   --->   Operation 3337 'load' 'layer_9_out_V_load_29' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>

State 206 <SV = 30> <Delay = 1.35>
ST_206 : Operation 3338 [1/2] (1.35ns)   --->   "%layer_9_out_V_load_28 = load i20 28"   --->   Operation 3338 'load' 'layer_9_out_V_load_28' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>
ST_206 : Operation 3339 [1/2] (1.35ns)   --->   "%layer_9_out_V_load_29 = load i20 29"   --->   Operation 3339 'load' 'layer_9_out_V_load_29' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>
ST_206 : Operation 3340 [2/2] (1.35ns)   --->   "%layer_9_out_V_load_30 = load i20 30"   --->   Operation 3340 'load' 'layer_9_out_V_load_30' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>
ST_206 : Operation 3341 [2/2] (1.35ns)   --->   "%layer_9_out_V_load_31 = load i20 31"   --->   Operation 3341 'load' 'layer_9_out_V_load_31' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>

State 207 <SV = 31> <Delay = 1.35>
ST_207 : Operation 3342 [1/2] (1.35ns)   --->   "%layer_9_out_V_load_30 = load i20 30"   --->   Operation 3342 'load' 'layer_9_out_V_load_30' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>
ST_207 : Operation 3343 [1/2] (1.35ns)   --->   "%layer_9_out_V_load_31 = load i20 31"   --->   Operation 3343 'load' 'layer_9_out_V_load_31' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>
ST_207 : Operation 3344 [2/2] (1.35ns)   --->   "%layer_9_out_V_load_32 = load i20 32"   --->   Operation 3344 'load' 'layer_9_out_V_load_32' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>
ST_207 : Operation 3345 [2/2] (1.35ns)   --->   "%layer_9_out_V_load_33 = load i20 33"   --->   Operation 3345 'load' 'layer_9_out_V_load_33' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>

State 208 <SV = 32> <Delay = 1.35>
ST_208 : Operation 3346 [1/2] (1.35ns)   --->   "%layer_9_out_V_load_32 = load i20 32"   --->   Operation 3346 'load' 'layer_9_out_V_load_32' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>
ST_208 : Operation 3347 [1/2] (1.35ns)   --->   "%layer_9_out_V_load_33 = load i20 33"   --->   Operation 3347 'load' 'layer_9_out_V_load_33' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>
ST_208 : Operation 3348 [2/2] (1.35ns)   --->   "%layer_9_out_V_load_34 = load i20 34"   --->   Operation 3348 'load' 'layer_9_out_V_load_34' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>
ST_208 : Operation 3349 [2/2] (1.35ns)   --->   "%layer_9_out_V_load_35 = load i20 35"   --->   Operation 3349 'load' 'layer_9_out_V_load_35' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>

State 209 <SV = 33> <Delay = 1.35>
ST_209 : Operation 3350 [1/2] (1.35ns)   --->   "%layer_9_out_V_load_34 = load i20 34"   --->   Operation 3350 'load' 'layer_9_out_V_load_34' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>
ST_209 : Operation 3351 [1/2] (1.35ns)   --->   "%layer_9_out_V_load_35 = load i20 35"   --->   Operation 3351 'load' 'layer_9_out_V_load_35' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>
ST_209 : Operation 3352 [2/2] (1.35ns)   --->   "%layer_9_out_V_load_36 = load i20 36"   --->   Operation 3352 'load' 'layer_9_out_V_load_36' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>
ST_209 : Operation 3353 [2/2] (1.35ns)   --->   "%layer_9_out_V_load_37 = load i20 37"   --->   Operation 3353 'load' 'layer_9_out_V_load_37' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>

State 210 <SV = 34> <Delay = 1.35>
ST_210 : Operation 3354 [1/2] (1.35ns)   --->   "%layer_9_out_V_load_36 = load i20 36"   --->   Operation 3354 'load' 'layer_9_out_V_load_36' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>
ST_210 : Operation 3355 [1/2] (1.35ns)   --->   "%layer_9_out_V_load_37 = load i20 37"   --->   Operation 3355 'load' 'layer_9_out_V_load_37' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>
ST_210 : Operation 3356 [2/2] (1.35ns)   --->   "%layer_9_out_V_load_38 = load i20 38"   --->   Operation 3356 'load' 'layer_9_out_V_load_38' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>
ST_210 : Operation 3357 [2/2] (1.35ns)   --->   "%layer_9_out_V_load_39 = load i20 39"   --->   Operation 3357 'load' 'layer_9_out_V_load_39' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>

State 211 <SV = 35> <Delay = 1.35>
ST_211 : Operation 3358 [1/2] (1.35ns)   --->   "%layer_9_out_V_load_38 = load i20 38"   --->   Operation 3358 'load' 'layer_9_out_V_load_38' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>
ST_211 : Operation 3359 [1/2] (1.35ns)   --->   "%layer_9_out_V_load_39 = load i20 39"   --->   Operation 3359 'load' 'layer_9_out_V_load_39' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>
ST_211 : Operation 3360 [2/2] (1.35ns)   --->   "%layer_9_out_V_load_40 = load i20 40"   --->   Operation 3360 'load' 'layer_9_out_V_load_40' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>
ST_211 : Operation 3361 [2/2] (1.35ns)   --->   "%layer_9_out_V_load_41 = load i20 41"   --->   Operation 3361 'load' 'layer_9_out_V_load_41' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>

State 212 <SV = 36> <Delay = 1.35>
ST_212 : Operation 3362 [1/2] (1.35ns)   --->   "%layer_9_out_V_load_40 = load i20 40"   --->   Operation 3362 'load' 'layer_9_out_V_load_40' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>
ST_212 : Operation 3363 [1/2] (1.35ns)   --->   "%layer_9_out_V_load_41 = load i20 41"   --->   Operation 3363 'load' 'layer_9_out_V_load_41' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>
ST_212 : Operation 3364 [2/2] (1.35ns)   --->   "%layer_9_out_V_load_42 = load i20 42"   --->   Operation 3364 'load' 'layer_9_out_V_load_42' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>
ST_212 : Operation 3365 [2/2] (1.35ns)   --->   "%layer_9_out_V_load_43 = load i20 43"   --->   Operation 3365 'load' 'layer_9_out_V_load_43' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>

State 213 <SV = 37> <Delay = 1.35>
ST_213 : Operation 3366 [1/2] (1.35ns)   --->   "%layer_9_out_V_load_42 = load i20 42"   --->   Operation 3366 'load' 'layer_9_out_V_load_42' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>
ST_213 : Operation 3367 [1/2] (1.35ns)   --->   "%layer_9_out_V_load_43 = load i20 43"   --->   Operation 3367 'load' 'layer_9_out_V_load_43' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>
ST_213 : Operation 3368 [2/2] (1.35ns)   --->   "%layer_9_out_V_load_44 = load i20 44"   --->   Operation 3368 'load' 'layer_9_out_V_load_44' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>
ST_213 : Operation 3369 [2/2] (1.35ns)   --->   "%layer_9_out_V_load_45 = load i20 45"   --->   Operation 3369 'load' 'layer_9_out_V_load_45' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>

State 214 <SV = 38> <Delay = 1.35>
ST_214 : Operation 3370 [1/2] (1.35ns)   --->   "%layer_9_out_V_load_44 = load i20 44"   --->   Operation 3370 'load' 'layer_9_out_V_load_44' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>
ST_214 : Operation 3371 [1/2] (1.35ns)   --->   "%layer_9_out_V_load_45 = load i20 45"   --->   Operation 3371 'load' 'layer_9_out_V_load_45' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>
ST_214 : Operation 3372 [2/2] (1.35ns)   --->   "%layer_9_out_V_load_46 = load i20 46"   --->   Operation 3372 'load' 'layer_9_out_V_load_46' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>
ST_214 : Operation 3373 [2/2] (1.35ns)   --->   "%layer_9_out_V_load_47 = load i20 47"   --->   Operation 3373 'load' 'layer_9_out_V_load_47' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>

State 215 <SV = 39> <Delay = 1.35>
ST_215 : Operation 3374 [1/2] (1.35ns)   --->   "%layer_9_out_V_load_46 = load i20 46"   --->   Operation 3374 'load' 'layer_9_out_V_load_46' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>
ST_215 : Operation 3375 [1/2] (1.35ns)   --->   "%layer_9_out_V_load_47 = load i20 47"   --->   Operation 3375 'load' 'layer_9_out_V_load_47' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>
ST_215 : Operation 3376 [2/2] (1.35ns)   --->   "%layer_9_out_V_load_48 = load i20 48"   --->   Operation 3376 'load' 'layer_9_out_V_load_48' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>
ST_215 : Operation 3377 [2/2] (1.35ns)   --->   "%layer_9_out_V_load_49 = load i20 49"   --->   Operation 3377 'load' 'layer_9_out_V_load_49' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>

State 216 <SV = 40> <Delay = 1.35>
ST_216 : Operation 3378 [1/2] (1.35ns)   --->   "%layer_9_out_V_load_48 = load i20 48"   --->   Operation 3378 'load' 'layer_9_out_V_load_48' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>
ST_216 : Operation 3379 [1/2] (1.35ns)   --->   "%layer_9_out_V_load_49 = load i20 49"   --->   Operation 3379 'load' 'layer_9_out_V_load_49' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>
ST_216 : Operation 3380 [2/2] (1.35ns)   --->   "%layer_9_out_V_load_50 = load i20 50"   --->   Operation 3380 'load' 'layer_9_out_V_load_50' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>
ST_216 : Operation 3381 [2/2] (1.35ns)   --->   "%layer_9_out_V_load_51 = load i20 51"   --->   Operation 3381 'load' 'layer_9_out_V_load_51' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>

State 217 <SV = 41> <Delay = 1.35>
ST_217 : Operation 3382 [1/2] (1.35ns)   --->   "%layer_9_out_V_load_50 = load i20 50"   --->   Operation 3382 'load' 'layer_9_out_V_load_50' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>
ST_217 : Operation 3383 [1/2] (1.35ns)   --->   "%layer_9_out_V_load_51 = load i20 51"   --->   Operation 3383 'load' 'layer_9_out_V_load_51' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>
ST_217 : Operation 3384 [2/2] (1.35ns)   --->   "%layer_9_out_V_load_52 = load i20 52"   --->   Operation 3384 'load' 'layer_9_out_V_load_52' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>
ST_217 : Operation 3385 [2/2] (1.35ns)   --->   "%layer_9_out_V_load_53 = load i20 53"   --->   Operation 3385 'load' 'layer_9_out_V_load_53' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>

State 218 <SV = 42> <Delay = 1.35>
ST_218 : Operation 3386 [1/2] (1.35ns)   --->   "%layer_9_out_V_load_52 = load i20 52"   --->   Operation 3386 'load' 'layer_9_out_V_load_52' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>
ST_218 : Operation 3387 [1/2] (1.35ns)   --->   "%layer_9_out_V_load_53 = load i20 53"   --->   Operation 3387 'load' 'layer_9_out_V_load_53' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>
ST_218 : Operation 3388 [2/2] (1.35ns)   --->   "%layer_9_out_V_load_54 = load i20 54"   --->   Operation 3388 'load' 'layer_9_out_V_load_54' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>
ST_218 : Operation 3389 [2/2] (1.35ns)   --->   "%layer_9_out_V_load_55 = load i20 55"   --->   Operation 3389 'load' 'layer_9_out_V_load_55' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>

State 219 <SV = 43> <Delay = 1.35>
ST_219 : Operation 3390 [1/2] (1.35ns)   --->   "%layer_9_out_V_load_54 = load i20 54"   --->   Operation 3390 'load' 'layer_9_out_V_load_54' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>
ST_219 : Operation 3391 [1/2] (1.35ns)   --->   "%layer_9_out_V_load_55 = load i20 55"   --->   Operation 3391 'load' 'layer_9_out_V_load_55' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>
ST_219 : Operation 3392 [2/2] (1.35ns)   --->   "%layer_9_out_V_load_56 = load i20 56"   --->   Operation 3392 'load' 'layer_9_out_V_load_56' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>
ST_219 : Operation 3393 [2/2] (1.35ns)   --->   "%layer_9_out_V_load_57 = load i20 57"   --->   Operation 3393 'load' 'layer_9_out_V_load_57' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>

State 220 <SV = 44> <Delay = 1.35>
ST_220 : Operation 3394 [1/2] (1.35ns)   --->   "%layer_9_out_V_load_56 = load i20 56"   --->   Operation 3394 'load' 'layer_9_out_V_load_56' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>
ST_220 : Operation 3395 [1/2] (1.35ns)   --->   "%layer_9_out_V_load_57 = load i20 57"   --->   Operation 3395 'load' 'layer_9_out_V_load_57' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>
ST_220 : Operation 3396 [2/2] (1.35ns)   --->   "%layer_9_out_V_load_58 = load i20 58"   --->   Operation 3396 'load' 'layer_9_out_V_load_58' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>
ST_220 : Operation 3397 [2/2] (1.35ns)   --->   "%layer_9_out_V_load_59 = load i20 59"   --->   Operation 3397 'load' 'layer_9_out_V_load_59' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>

State 221 <SV = 45> <Delay = 1.35>
ST_221 : Operation 3398 [1/2] (1.35ns)   --->   "%layer_9_out_V_load_58 = load i20 58"   --->   Operation 3398 'load' 'layer_9_out_V_load_58' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>
ST_221 : Operation 3399 [1/2] (1.35ns)   --->   "%layer_9_out_V_load_59 = load i20 59"   --->   Operation 3399 'load' 'layer_9_out_V_load_59' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>
ST_221 : Operation 3400 [2/2] (1.35ns)   --->   "%layer_9_out_V_load_60 = load i20 60"   --->   Operation 3400 'load' 'layer_9_out_V_load_60' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>
ST_221 : Operation 3401 [2/2] (1.35ns)   --->   "%layer_9_out_V_load_61 = load i20 61"   --->   Operation 3401 'load' 'layer_9_out_V_load_61' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>

State 222 <SV = 46> <Delay = 1.35>
ST_222 : Operation 3402 [1/2] (1.35ns)   --->   "%layer_9_out_V_load_60 = load i20 60"   --->   Operation 3402 'load' 'layer_9_out_V_load_60' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>
ST_222 : Operation 3403 [1/2] (1.35ns)   --->   "%layer_9_out_V_load_61 = load i20 61"   --->   Operation 3403 'load' 'layer_9_out_V_load_61' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>
ST_222 : Operation 3404 [2/2] (1.35ns)   --->   "%layer_9_out_V_load_62 = load i20 62"   --->   Operation 3404 'load' 'layer_9_out_V_load_62' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>
ST_222 : Operation 3405 [2/2] (1.35ns)   --->   "%layer_9_out_V_load_63 = load i20 63"   --->   Operation 3405 'load' 'layer_9_out_V_load_63' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>

State 223 <SV = 47> <Delay = 1.35>
ST_223 : Operation 3406 [1/1] (0.00ns)   --->   "%zext_ln1116 = zext i20 %layer_9_out_V_load"   --->   Operation 3406 'zext' 'zext_ln1116' <Predicate = true> <Delay = 0.00>
ST_223 : Operation 3407 [1/1] (0.00ns)   --->   "%zext_ln1116_1 = zext i20 %layer_9_out_V_load_1"   --->   Operation 3407 'zext' 'zext_ln1116_1' <Predicate = true> <Delay = 0.00>
ST_223 : Operation 3408 [1/1] (0.00ns)   --->   "%zext_ln1116_2 = zext i20 %layer_9_out_V_load_2"   --->   Operation 3408 'zext' 'zext_ln1116_2' <Predicate = true> <Delay = 0.00>
ST_223 : Operation 3409 [1/1] (0.00ns)   --->   "%zext_ln1116_3 = zext i20 %layer_9_out_V_load_3"   --->   Operation 3409 'zext' 'zext_ln1116_3' <Predicate = true> <Delay = 0.00>
ST_223 : Operation 3410 [1/1] (0.00ns)   --->   "%zext_ln1116_4 = zext i20 %layer_9_out_V_load_4"   --->   Operation 3410 'zext' 'zext_ln1116_4' <Predicate = true> <Delay = 0.00>
ST_223 : Operation 3411 [1/1] (0.00ns)   --->   "%zext_ln1116_5 = zext i20 %layer_9_out_V_load_5"   --->   Operation 3411 'zext' 'zext_ln1116_5' <Predicate = true> <Delay = 0.00>
ST_223 : Operation 3412 [1/1] (0.00ns)   --->   "%zext_ln1116_6 = zext i20 %layer_9_out_V_load_6"   --->   Operation 3412 'zext' 'zext_ln1116_6' <Predicate = true> <Delay = 0.00>
ST_223 : Operation 3413 [1/1] (0.00ns)   --->   "%zext_ln1116_7 = zext i20 %layer_9_out_V_load_7"   --->   Operation 3413 'zext' 'zext_ln1116_7' <Predicate = true> <Delay = 0.00>
ST_223 : Operation 3414 [1/1] (0.00ns)   --->   "%zext_ln1116_8 = zext i20 %layer_9_out_V_load_8"   --->   Operation 3414 'zext' 'zext_ln1116_8' <Predicate = true> <Delay = 0.00>
ST_223 : Operation 3415 [1/1] (0.00ns)   --->   "%zext_ln1116_9 = zext i20 %layer_9_out_V_load_9"   --->   Operation 3415 'zext' 'zext_ln1116_9' <Predicate = true> <Delay = 0.00>
ST_223 : Operation 3416 [1/1] (0.00ns)   --->   "%zext_ln1116_10 = zext i20 %layer_9_out_V_load_10"   --->   Operation 3416 'zext' 'zext_ln1116_10' <Predicate = true> <Delay = 0.00>
ST_223 : Operation 3417 [1/1] (0.00ns)   --->   "%zext_ln1116_11 = zext i20 %layer_9_out_V_load_11"   --->   Operation 3417 'zext' 'zext_ln1116_11' <Predicate = true> <Delay = 0.00>
ST_223 : Operation 3418 [1/1] (0.00ns)   --->   "%zext_ln1116_12 = zext i20 %layer_9_out_V_load_12"   --->   Operation 3418 'zext' 'zext_ln1116_12' <Predicate = true> <Delay = 0.00>
ST_223 : Operation 3419 [1/1] (0.00ns)   --->   "%zext_ln1116_13 = zext i20 %layer_9_out_V_load_13"   --->   Operation 3419 'zext' 'zext_ln1116_13' <Predicate = true> <Delay = 0.00>
ST_223 : Operation 3420 [1/1] (0.00ns)   --->   "%zext_ln1116_14 = zext i20 %layer_9_out_V_load_14"   --->   Operation 3420 'zext' 'zext_ln1116_14' <Predicate = true> <Delay = 0.00>
ST_223 : Operation 3421 [1/1] (0.00ns)   --->   "%zext_ln1116_15 = zext i20 %layer_9_out_V_load_15"   --->   Operation 3421 'zext' 'zext_ln1116_15' <Predicate = true> <Delay = 0.00>
ST_223 : Operation 3422 [1/1] (0.00ns)   --->   "%zext_ln1116_16 = zext i20 %layer_9_out_V_load_16"   --->   Operation 3422 'zext' 'zext_ln1116_16' <Predicate = true> <Delay = 0.00>
ST_223 : Operation 3423 [1/1] (0.00ns)   --->   "%zext_ln1116_17 = zext i20 %layer_9_out_V_load_17"   --->   Operation 3423 'zext' 'zext_ln1116_17' <Predicate = true> <Delay = 0.00>
ST_223 : Operation 3424 [1/1] (0.00ns)   --->   "%zext_ln1116_18 = zext i20 %layer_9_out_V_load_18"   --->   Operation 3424 'zext' 'zext_ln1116_18' <Predicate = true> <Delay = 0.00>
ST_223 : Operation 3425 [1/1] (0.00ns)   --->   "%zext_ln1116_19 = zext i20 %layer_9_out_V_load_19"   --->   Operation 3425 'zext' 'zext_ln1116_19' <Predicate = true> <Delay = 0.00>
ST_223 : Operation 3426 [1/1] (0.00ns)   --->   "%zext_ln1116_20 = zext i20 %layer_9_out_V_load_20"   --->   Operation 3426 'zext' 'zext_ln1116_20' <Predicate = true> <Delay = 0.00>
ST_223 : Operation 3427 [1/1] (0.00ns)   --->   "%zext_ln1116_21 = zext i20 %layer_9_out_V_load_21"   --->   Operation 3427 'zext' 'zext_ln1116_21' <Predicate = true> <Delay = 0.00>
ST_223 : Operation 3428 [1/1] (0.00ns)   --->   "%zext_ln1116_22 = zext i20 %layer_9_out_V_load_22"   --->   Operation 3428 'zext' 'zext_ln1116_22' <Predicate = true> <Delay = 0.00>
ST_223 : Operation 3429 [1/1] (0.00ns)   --->   "%zext_ln1116_23 = zext i20 %layer_9_out_V_load_23"   --->   Operation 3429 'zext' 'zext_ln1116_23' <Predicate = true> <Delay = 0.00>
ST_223 : Operation 3430 [1/1] (0.00ns)   --->   "%zext_ln1116_24 = zext i20 %layer_9_out_V_load_24"   --->   Operation 3430 'zext' 'zext_ln1116_24' <Predicate = true> <Delay = 0.00>
ST_223 : Operation 3431 [1/1] (0.00ns)   --->   "%zext_ln1116_25 = zext i20 %layer_9_out_V_load_25"   --->   Operation 3431 'zext' 'zext_ln1116_25' <Predicate = true> <Delay = 0.00>
ST_223 : Operation 3432 [1/1] (0.00ns)   --->   "%zext_ln1116_26 = zext i20 %layer_9_out_V_load_26"   --->   Operation 3432 'zext' 'zext_ln1116_26' <Predicate = true> <Delay = 0.00>
ST_223 : Operation 3433 [1/1] (0.00ns)   --->   "%zext_ln1116_27 = zext i20 %layer_9_out_V_load_27"   --->   Operation 3433 'zext' 'zext_ln1116_27' <Predicate = true> <Delay = 0.00>
ST_223 : Operation 3434 [1/1] (0.00ns)   --->   "%zext_ln1116_28 = zext i20 %layer_9_out_V_load_28"   --->   Operation 3434 'zext' 'zext_ln1116_28' <Predicate = true> <Delay = 0.00>
ST_223 : Operation 3435 [1/1] (0.00ns)   --->   "%zext_ln1116_29 = zext i20 %layer_9_out_V_load_29"   --->   Operation 3435 'zext' 'zext_ln1116_29' <Predicate = true> <Delay = 0.00>
ST_223 : Operation 3436 [1/1] (0.00ns)   --->   "%zext_ln1116_30 = zext i20 %layer_9_out_V_load_30"   --->   Operation 3436 'zext' 'zext_ln1116_30' <Predicate = true> <Delay = 0.00>
ST_223 : Operation 3437 [1/1] (0.00ns)   --->   "%zext_ln1116_31 = zext i20 %layer_9_out_V_load_31"   --->   Operation 3437 'zext' 'zext_ln1116_31' <Predicate = true> <Delay = 0.00>
ST_223 : Operation 3438 [1/1] (0.00ns)   --->   "%zext_ln1116_32 = zext i20 %layer_9_out_V_load_32"   --->   Operation 3438 'zext' 'zext_ln1116_32' <Predicate = true> <Delay = 0.00>
ST_223 : Operation 3439 [1/1] (0.00ns)   --->   "%zext_ln1116_33 = zext i20 %layer_9_out_V_load_33"   --->   Operation 3439 'zext' 'zext_ln1116_33' <Predicate = true> <Delay = 0.00>
ST_223 : Operation 3440 [1/1] (0.00ns)   --->   "%zext_ln1116_34 = zext i20 %layer_9_out_V_load_34"   --->   Operation 3440 'zext' 'zext_ln1116_34' <Predicate = true> <Delay = 0.00>
ST_223 : Operation 3441 [1/1] (0.00ns)   --->   "%zext_ln1116_35 = zext i20 %layer_9_out_V_load_35"   --->   Operation 3441 'zext' 'zext_ln1116_35' <Predicate = true> <Delay = 0.00>
ST_223 : Operation 3442 [1/1] (0.00ns)   --->   "%zext_ln1116_36 = zext i20 %layer_9_out_V_load_36"   --->   Operation 3442 'zext' 'zext_ln1116_36' <Predicate = true> <Delay = 0.00>
ST_223 : Operation 3443 [1/1] (0.00ns)   --->   "%zext_ln1116_37 = zext i20 %layer_9_out_V_load_37"   --->   Operation 3443 'zext' 'zext_ln1116_37' <Predicate = true> <Delay = 0.00>
ST_223 : Operation 3444 [1/1] (0.00ns)   --->   "%zext_ln1116_38 = zext i20 %layer_9_out_V_load_38"   --->   Operation 3444 'zext' 'zext_ln1116_38' <Predicate = true> <Delay = 0.00>
ST_223 : Operation 3445 [1/1] (0.00ns)   --->   "%zext_ln1116_39 = zext i20 %layer_9_out_V_load_39"   --->   Operation 3445 'zext' 'zext_ln1116_39' <Predicate = true> <Delay = 0.00>
ST_223 : Operation 3446 [1/1] (0.00ns)   --->   "%zext_ln1116_40 = zext i20 %layer_9_out_V_load_40"   --->   Operation 3446 'zext' 'zext_ln1116_40' <Predicate = true> <Delay = 0.00>
ST_223 : Operation 3447 [1/1] (0.00ns)   --->   "%zext_ln1116_41 = zext i20 %layer_9_out_V_load_41"   --->   Operation 3447 'zext' 'zext_ln1116_41' <Predicate = true> <Delay = 0.00>
ST_223 : Operation 3448 [1/1] (0.00ns)   --->   "%zext_ln1116_42 = zext i20 %layer_9_out_V_load_42"   --->   Operation 3448 'zext' 'zext_ln1116_42' <Predicate = true> <Delay = 0.00>
ST_223 : Operation 3449 [1/1] (0.00ns)   --->   "%zext_ln1116_43 = zext i20 %layer_9_out_V_load_43"   --->   Operation 3449 'zext' 'zext_ln1116_43' <Predicate = true> <Delay = 0.00>
ST_223 : Operation 3450 [1/1] (0.00ns)   --->   "%zext_ln1116_44 = zext i20 %layer_9_out_V_load_44"   --->   Operation 3450 'zext' 'zext_ln1116_44' <Predicate = true> <Delay = 0.00>
ST_223 : Operation 3451 [1/1] (0.00ns)   --->   "%zext_ln1116_45 = zext i20 %layer_9_out_V_load_45"   --->   Operation 3451 'zext' 'zext_ln1116_45' <Predicate = true> <Delay = 0.00>
ST_223 : Operation 3452 [1/1] (0.00ns)   --->   "%zext_ln1116_46 = zext i20 %layer_9_out_V_load_46"   --->   Operation 3452 'zext' 'zext_ln1116_46' <Predicate = true> <Delay = 0.00>
ST_223 : Operation 3453 [1/1] (0.00ns)   --->   "%zext_ln1116_47 = zext i20 %layer_9_out_V_load_47"   --->   Operation 3453 'zext' 'zext_ln1116_47' <Predicate = true> <Delay = 0.00>
ST_223 : Operation 3454 [1/1] (0.00ns)   --->   "%zext_ln1116_48 = zext i20 %layer_9_out_V_load_48"   --->   Operation 3454 'zext' 'zext_ln1116_48' <Predicate = true> <Delay = 0.00>
ST_223 : Operation 3455 [1/1] (0.00ns)   --->   "%zext_ln1116_49 = zext i20 %layer_9_out_V_load_49"   --->   Operation 3455 'zext' 'zext_ln1116_49' <Predicate = true> <Delay = 0.00>
ST_223 : Operation 3456 [1/1] (0.00ns)   --->   "%zext_ln1116_50 = zext i20 %layer_9_out_V_load_50"   --->   Operation 3456 'zext' 'zext_ln1116_50' <Predicate = true> <Delay = 0.00>
ST_223 : Operation 3457 [1/1] (0.00ns)   --->   "%zext_ln1116_51 = zext i20 %layer_9_out_V_load_51"   --->   Operation 3457 'zext' 'zext_ln1116_51' <Predicate = true> <Delay = 0.00>
ST_223 : Operation 3458 [1/1] (0.00ns)   --->   "%zext_ln1116_52 = zext i20 %layer_9_out_V_load_52"   --->   Operation 3458 'zext' 'zext_ln1116_52' <Predicate = true> <Delay = 0.00>
ST_223 : Operation 3459 [1/1] (0.00ns)   --->   "%zext_ln1116_53 = zext i20 %layer_9_out_V_load_53"   --->   Operation 3459 'zext' 'zext_ln1116_53' <Predicate = true> <Delay = 0.00>
ST_223 : Operation 3460 [1/1] (0.00ns)   --->   "%zext_ln1116_54 = zext i20 %layer_9_out_V_load_54"   --->   Operation 3460 'zext' 'zext_ln1116_54' <Predicate = true> <Delay = 0.00>
ST_223 : Operation 3461 [1/1] (0.00ns)   --->   "%zext_ln1116_55 = zext i20 %layer_9_out_V_load_55"   --->   Operation 3461 'zext' 'zext_ln1116_55' <Predicate = true> <Delay = 0.00>
ST_223 : Operation 3462 [1/1] (0.00ns)   --->   "%zext_ln1116_56 = zext i20 %layer_9_out_V_load_56"   --->   Operation 3462 'zext' 'zext_ln1116_56' <Predicate = true> <Delay = 0.00>
ST_223 : Operation 3463 [1/1] (0.00ns)   --->   "%zext_ln1116_57 = zext i20 %layer_9_out_V_load_57"   --->   Operation 3463 'zext' 'zext_ln1116_57' <Predicate = true> <Delay = 0.00>
ST_223 : Operation 3464 [1/1] (0.00ns)   --->   "%zext_ln1116_58 = zext i20 %layer_9_out_V_load_58"   --->   Operation 3464 'zext' 'zext_ln1116_58' <Predicate = true> <Delay = 0.00>
ST_223 : Operation 3465 [1/1] (0.00ns)   --->   "%zext_ln1116_59 = zext i20 %layer_9_out_V_load_59"   --->   Operation 3465 'zext' 'zext_ln1116_59' <Predicate = true> <Delay = 0.00>
ST_223 : Operation 3466 [1/1] (0.00ns)   --->   "%zext_ln1116_60 = zext i20 %layer_9_out_V_load_60"   --->   Operation 3466 'zext' 'zext_ln1116_60' <Predicate = true> <Delay = 0.00>
ST_223 : Operation 3467 [1/1] (0.00ns)   --->   "%zext_ln1116_61 = zext i20 %layer_9_out_V_load_61"   --->   Operation 3467 'zext' 'zext_ln1116_61' <Predicate = true> <Delay = 0.00>
ST_223 : Operation 3468 [1/2] (1.35ns)   --->   "%layer_9_out_V_load_62 = load i20 62"   --->   Operation 3468 'load' 'layer_9_out_V_load_62' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>
ST_223 : Operation 3469 [1/1] (0.00ns)   --->   "%zext_ln1116_62 = zext i20 %layer_9_out_V_load_62"   --->   Operation 3469 'zext' 'zext_ln1116_62' <Predicate = true> <Delay = 0.00>
ST_223 : Operation 3470 [1/2] (1.35ns)   --->   "%layer_9_out_V_load_63 = load i20 63"   --->   Operation 3470 'load' 'layer_9_out_V_load_63' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>
ST_223 : Operation 3471 [1/1] (0.00ns)   --->   "%sext_ln1116_63_cast = zext i20 %layer_9_out_V_load_63"   --->   Operation 3471 'zext' 'sext_ln1116_63_cast' <Predicate = true> <Delay = 0.00>
ST_223 : Operation 3472 [1/1] (0.48ns)   --->   "%br_ln0 = br void %_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit"   --->   Operation 3472 'br' 'br_ln0' <Predicate = true> <Delay = 0.48>

State 224 <SV = 48> <Delay = 0.88>
ST_224 : Operation 3473 [1/1] (0.00ns)   --->   "%i_11 = phi i6 %add_ln140_1, void %.split19, i6 0, void %_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader" [../src/hls/cnn_unoptimized.cpp:140]   --->   Operation 3473 'phi' 'i_11' <Predicate = true> <Delay = 0.00>
ST_224 : Operation 3474 [1/1] (0.88ns)   --->   "%add_ln140_1 = add i6 %i_11, i6 1" [../src/hls/cnn_unoptimized.cpp:140]   --->   Operation 3474 'add' 'add_ln140_1' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_224 : Operation 3475 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 3475 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_224 : Operation 3476 [1/1] (0.87ns)   --->   "%icmp_ln140_1 = icmp_eq  i6 %i_11, i6 32" [../src/hls/cnn_unoptimized.cpp:140]   --->   Operation 3476 'icmp' 'icmp_ln140_1' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_224 : Operation 3477 [1/1] (0.00ns)   --->   "%empty_87 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 3477 'speclooptripcount' 'empty_87' <Predicate = true> <Delay = 0.00>
ST_224 : Operation 3478 [1/1] (0.00ns)   --->   "%br_ln140 = br i1 %icmp_ln140_1, void %.split19, void %_Z10dense_reluILt64ELt64ELt32ELt32ELt32EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader" [../src/hls/cnn_unoptimized.cpp:140]   --->   Operation 3478 'br' 'br_ln140' <Predicate = true> <Delay = 0.00>
ST_224 : Operation 3479 [1/1] (0.00ns)   --->   "%i_11_cast = zext i6 %i_11" [../src/hls/cnn_unoptimized.cpp:140]   --->   Operation 3479 'zext' 'i_11_cast' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_224 : Operation 3480 [1/1] (0.00ns)   --->   "%layer_10_weights_V_0_addr = getelementptr i16 %layer_10_weights_V_0, i64 0, i64 %i_11_cast"   --->   Operation 3480 'getelementptr' 'layer_10_weights_V_0_addr' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_224 : Operation 3481 [2/2] (0.79ns)   --->   "%layer_10_weights_V_0_load = load i5 %layer_10_weights_V_0_addr"   --->   Operation 3481 'load' 'layer_10_weights_V_0_load' <Predicate = (!icmp_ln140_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>

State 225 <SV = 49> <Delay = 1.87>
ST_225 : Operation 3482 [1/2] (0.79ns)   --->   "%layer_10_weights_V_0_load = load i5 %layer_10_weights_V_0_addr"   --->   Operation 3482 'load' 'layer_10_weights_V_0_load' <Predicate = (!icmp_ln140_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_225 : Operation 3483 [1/1] (0.00ns)   --->   "%sext_ln1118_70 = sext i16 %layer_10_weights_V_0_load"   --->   Operation 3483 'sext' 'sext_ln1118_70' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_225 : Operation 3484 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_32)   --->   "%mul_ln1118_32 = mul i36 %sext_ln1118_70, i36 %zext_ln1116"   --->   Operation 3484 'mul' 'mul_ln1118_32' <Predicate = (!icmp_ln140_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_225 : Operation 3485 [1/1] (0.00ns)   --->   "%layer_10_weights_V_1_addr = getelementptr i16 %layer_10_weights_V_1, i64 0, i64 %i_11_cast"   --->   Operation 3485 'getelementptr' 'layer_10_weights_V_1_addr' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_225 : Operation 3486 [2/2] (0.79ns)   --->   "%layer_10_weights_V_1_load = load i5 %layer_10_weights_V_1_addr"   --->   Operation 3486 'load' 'layer_10_weights_V_1_load' <Predicate = (!icmp_ln140_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>

State 226 <SV = 50> <Delay = 1.87>
ST_226 : Operation 3487 [1/1] (0.00ns)   --->   "%layer_10_bias_V_addr = getelementptr i14 %layer_10_bias_V, i64 0, i64 %i_11_cast" [../src/hls/cnn_unoptimized.cpp:143]   --->   Operation 3487 'getelementptr' 'layer_10_bias_V_addr' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_226 : Operation 3488 [2/2] (0.79ns)   --->   "%layer_10_bias_V_load = load i5 %layer_10_bias_V_addr" [../src/hls/cnn_unoptimized.cpp:143]   --->   Operation 3488 'load' 'layer_10_bias_V_load' <Predicate = (!icmp_ln140_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 32> <ROM>
ST_226 : Operation 3489 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_32)   --->   "%mul_ln1118_32 = mul i36 %sext_ln1118_70, i36 %zext_ln1116"   --->   Operation 3489 'mul' 'mul_ln1118_32' <Predicate = (!icmp_ln140_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_226 : Operation 3490 [1/2] (0.79ns)   --->   "%layer_10_weights_V_1_load = load i5 %layer_10_weights_V_1_addr"   --->   Operation 3490 'load' 'layer_10_weights_V_1_load' <Predicate = (!icmp_ln140_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_226 : Operation 3491 [1/1] (0.00ns)   --->   "%sext_ln1118_71 = sext i16 %layer_10_weights_V_1_load"   --->   Operation 3491 'sext' 'sext_ln1118_71' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_226 : Operation 3492 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_33)   --->   "%mul_ln1118_33 = mul i36 %sext_ln1118_71, i36 %zext_ln1116_1"   --->   Operation 3492 'mul' 'mul_ln1118_33' <Predicate = (!icmp_ln140_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_226 : Operation 3493 [1/1] (0.00ns)   --->   "%layer_10_weights_V_2_addr = getelementptr i16 %layer_10_weights_V_2, i64 0, i64 %i_11_cast"   --->   Operation 3493 'getelementptr' 'layer_10_weights_V_2_addr' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_226 : Operation 3494 [2/2] (0.79ns)   --->   "%layer_10_weights_V_2_load = load i5 %layer_10_weights_V_2_addr"   --->   Operation 3494 'load' 'layer_10_weights_V_2_load' <Predicate = (!icmp_ln140_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>

State 227 <SV = 51> <Delay = 1.87>
ST_227 : Operation 3495 [1/2] (0.79ns)   --->   "%layer_10_bias_V_load = load i5 %layer_10_bias_V_addr" [../src/hls/cnn_unoptimized.cpp:143]   --->   Operation 3495 'load' 'layer_10_bias_V_load' <Predicate = (!icmp_ln140_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 32> <ROM>
ST_227 : Operation 3496 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_32)   --->   "%mul_ln1118_32 = mul i36 %sext_ln1118_70, i36 %zext_ln1116"   --->   Operation 3496 'mul' 'mul_ln1118_32' <Predicate = (!icmp_ln140_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_227 : Operation 3497 [1/1] (0.00ns)   --->   "%shl_ln728_32 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i14.i16, i14 %layer_10_bias_V_load, i16 0"   --->   Operation 3497 'bitconcatenate' 'shl_ln728_32' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_227 : Operation 3498 [1/1] (0.00ns)   --->   "%sext_ln703_51 = sext i30 %shl_ln728_32"   --->   Operation 3498 'sext' 'sext_ln703_51' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_227 : Operation 3499 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_32 = add i36 %sext_ln703_51, i36 %mul_ln1118_32"   --->   Operation 3499 'add' 'add_ln1192_32' <Predicate = (!icmp_ln140_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_227 : Operation 3500 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_33)   --->   "%mul_ln1118_33 = mul i36 %sext_ln1118_71, i36 %zext_ln1116_1"   --->   Operation 3500 'mul' 'mul_ln1118_33' <Predicate = (!icmp_ln140_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_227 : Operation 3501 [1/2] (0.79ns)   --->   "%layer_10_weights_V_2_load = load i5 %layer_10_weights_V_2_addr"   --->   Operation 3501 'load' 'layer_10_weights_V_2_load' <Predicate = (!icmp_ln140_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_227 : Operation 3502 [1/1] (0.00ns)   --->   "%sext_ln1118_72 = sext i16 %layer_10_weights_V_2_load"   --->   Operation 3502 'sext' 'sext_ln1118_72' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_227 : Operation 3503 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_34)   --->   "%mul_ln1118_34 = mul i36 %sext_ln1118_72, i36 %zext_ln1116_2"   --->   Operation 3503 'mul' 'mul_ln1118_34' <Predicate = (!icmp_ln140_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_227 : Operation 3504 [1/1] (0.00ns)   --->   "%layer_10_weights_V_3_addr = getelementptr i15 %layer_10_weights_V_3, i64 0, i64 %i_11_cast"   --->   Operation 3504 'getelementptr' 'layer_10_weights_V_3_addr' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_227 : Operation 3505 [2/2] (0.79ns)   --->   "%layer_10_weights_V_3_load = load i5 %layer_10_weights_V_3_addr"   --->   Operation 3505 'load' 'layer_10_weights_V_3_load' <Predicate = (!icmp_ln140_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>

State 228 <SV = 52> <Delay = 1.87>
ST_228 : Operation 3506 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_32 = add i36 %sext_ln703_51, i36 %mul_ln1118_32"   --->   Operation 3506 'add' 'add_ln1192_32' <Predicate = (!icmp_ln140_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_228 : Operation 3507 [1/1] (0.00ns)   --->   "%trunc_ln708_96 = partselect i20 @_ssdm_op_PartSelect.i20.i36.i32.i32, i36 %add_ln1192_32, i32 16, i32 35"   --->   Operation 3507 'partselect' 'trunc_ln708_96' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_228 : Operation 3508 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_33)   --->   "%mul_ln1118_33 = mul i36 %sext_ln1118_71, i36 %zext_ln1116_1"   --->   Operation 3508 'mul' 'mul_ln1118_33' <Predicate = (!icmp_ln140_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_228 : Operation 3509 [1/1] (0.00ns)   --->   "%tmp_39 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i20.i16, i20 %trunc_ln708_96, i16 0"   --->   Operation 3509 'bitconcatenate' 'tmp_39' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_228 : Operation 3510 [1/1] (0.00ns)   --->   "%sext_ln728 = sext i36 %tmp_39"   --->   Operation 3510 'sext' 'sext_ln728' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_228 : Operation 3511 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_33)   --->   "%sext_ln703_52 = sext i36 %mul_ln1118_33"   --->   Operation 3511 'sext' 'sext_ln703_52' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_228 : Operation 3512 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_33 = add i37 %sext_ln728, i37 %sext_ln703_52"   --->   Operation 3512 'add' 'add_ln1192_33' <Predicate = (!icmp_ln140_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_228 : Operation 3513 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_34)   --->   "%mul_ln1118_34 = mul i36 %sext_ln1118_72, i36 %zext_ln1116_2"   --->   Operation 3513 'mul' 'mul_ln1118_34' <Predicate = (!icmp_ln140_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_228 : Operation 3514 [1/2] (0.79ns)   --->   "%layer_10_weights_V_3_load = load i5 %layer_10_weights_V_3_addr"   --->   Operation 3514 'load' 'layer_10_weights_V_3_load' <Predicate = (!icmp_ln140_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>
ST_228 : Operation 3515 [1/1] (0.00ns)   --->   "%sext_ln1118_73 = sext i15 %layer_10_weights_V_3_load"   --->   Operation 3515 'sext' 'sext_ln1118_73' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_228 : Operation 3516 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_35)   --->   "%mul_ln1118_35 = mul i35 %sext_ln1118_73, i35 %zext_ln1116_3"   --->   Operation 3516 'mul' 'mul_ln1118_35' <Predicate = (!icmp_ln140_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_228 : Operation 3517 [1/1] (0.00ns)   --->   "%layer_10_weights_V_4_addr = getelementptr i15 %layer_10_weights_V_4, i64 0, i64 %i_11_cast"   --->   Operation 3517 'getelementptr' 'layer_10_weights_V_4_addr' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_228 : Operation 3518 [2/2] (0.79ns)   --->   "%layer_10_weights_V_4_load = load i5 %layer_10_weights_V_4_addr"   --->   Operation 3518 'load' 'layer_10_weights_V_4_load' <Predicate = (!icmp_ln140_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>

State 229 <SV = 53> <Delay = 1.87>
ST_229 : Operation 3519 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_33 = add i37 %sext_ln728, i37 %sext_ln703_52"   --->   Operation 3519 'add' 'add_ln1192_33' <Predicate = (!icmp_ln140_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_229 : Operation 3520 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_34)   --->   "%mul_ln1118_34 = mul i36 %sext_ln1118_72, i36 %zext_ln1116_2"   --->   Operation 3520 'mul' 'mul_ln1118_34' <Predicate = (!icmp_ln140_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_229 : Operation 3521 [1/1] (0.00ns)   --->   "%tmp_40 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_33, i32 16, i32 36"   --->   Operation 3521 'partselect' 'tmp_40' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_229 : Operation 3522 [1/1] (0.00ns)   --->   "%shl_ln728_34 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_40, i16 0"   --->   Operation 3522 'bitconcatenate' 'shl_ln728_34' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_229 : Operation 3523 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_34)   --->   "%sext_ln703_53 = sext i36 %mul_ln1118_34"   --->   Operation 3523 'sext' 'sext_ln703_53' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_229 : Operation 3524 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_34 = add i37 %shl_ln728_34, i37 %sext_ln703_53"   --->   Operation 3524 'add' 'add_ln1192_34' <Predicate = (!icmp_ln140_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_229 : Operation 3525 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_35)   --->   "%mul_ln1118_35 = mul i35 %sext_ln1118_73, i35 %zext_ln1116_3"   --->   Operation 3525 'mul' 'mul_ln1118_35' <Predicate = (!icmp_ln140_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_229 : Operation 3526 [1/2] (0.79ns)   --->   "%layer_10_weights_V_4_load = load i5 %layer_10_weights_V_4_addr"   --->   Operation 3526 'load' 'layer_10_weights_V_4_load' <Predicate = (!icmp_ln140_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>
ST_229 : Operation 3527 [1/1] (0.00ns)   --->   "%sext_ln1118_74 = sext i15 %layer_10_weights_V_4_load"   --->   Operation 3527 'sext' 'sext_ln1118_74' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_229 : Operation 3528 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_36)   --->   "%mul_ln1118_36 = mul i35 %sext_ln1118_74, i35 %zext_ln1116_4"   --->   Operation 3528 'mul' 'mul_ln1118_36' <Predicate = (!icmp_ln140_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_229 : Operation 3529 [1/1] (0.00ns)   --->   "%layer_10_weights_V_5_addr = getelementptr i16 %layer_10_weights_V_5, i64 0, i64 %i_11_cast"   --->   Operation 3529 'getelementptr' 'layer_10_weights_V_5_addr' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_229 : Operation 3530 [2/2] (0.79ns)   --->   "%layer_10_weights_V_5_load = load i5 %layer_10_weights_V_5_addr"   --->   Operation 3530 'load' 'layer_10_weights_V_5_load' <Predicate = (!icmp_ln140_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>

State 230 <SV = 54> <Delay = 1.87>
ST_230 : Operation 3531 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_34 = add i37 %shl_ln728_34, i37 %sext_ln703_53"   --->   Operation 3531 'add' 'add_ln1192_34' <Predicate = (!icmp_ln140_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_230 : Operation 3532 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_35)   --->   "%mul_ln1118_35 = mul i35 %sext_ln1118_73, i35 %zext_ln1116_3"   --->   Operation 3532 'mul' 'mul_ln1118_35' <Predicate = (!icmp_ln140_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_230 : Operation 3533 [1/1] (0.00ns)   --->   "%tmp_41 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_34, i32 16, i32 36"   --->   Operation 3533 'partselect' 'tmp_41' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_230 : Operation 3534 [1/1] (0.00ns)   --->   "%shl_ln728_35 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_41, i16 0"   --->   Operation 3534 'bitconcatenate' 'shl_ln728_35' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_230 : Operation 3535 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_35)   --->   "%sext_ln703_54 = sext i35 %mul_ln1118_35"   --->   Operation 3535 'sext' 'sext_ln703_54' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_230 : Operation 3536 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_35 = add i37 %shl_ln728_35, i37 %sext_ln703_54"   --->   Operation 3536 'add' 'add_ln1192_35' <Predicate = (!icmp_ln140_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_230 : Operation 3537 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_36)   --->   "%mul_ln1118_36 = mul i35 %sext_ln1118_74, i35 %zext_ln1116_4"   --->   Operation 3537 'mul' 'mul_ln1118_36' <Predicate = (!icmp_ln140_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_230 : Operation 3538 [1/2] (0.79ns)   --->   "%layer_10_weights_V_5_load = load i5 %layer_10_weights_V_5_addr"   --->   Operation 3538 'load' 'layer_10_weights_V_5_load' <Predicate = (!icmp_ln140_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_230 : Operation 3539 [1/1] (0.00ns)   --->   "%sext_ln1118_75 = sext i16 %layer_10_weights_V_5_load"   --->   Operation 3539 'sext' 'sext_ln1118_75' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_230 : Operation 3540 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_37)   --->   "%mul_ln1118_37 = mul i36 %sext_ln1118_75, i36 %zext_ln1116_5"   --->   Operation 3540 'mul' 'mul_ln1118_37' <Predicate = (!icmp_ln140_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_230 : Operation 3541 [1/1] (0.00ns)   --->   "%layer_10_weights_V_6_addr = getelementptr i16 %layer_10_weights_V_6, i64 0, i64 %i_11_cast"   --->   Operation 3541 'getelementptr' 'layer_10_weights_V_6_addr' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_230 : Operation 3542 [2/2] (0.79ns)   --->   "%layer_10_weights_V_6_load = load i5 %layer_10_weights_V_6_addr"   --->   Operation 3542 'load' 'layer_10_weights_V_6_load' <Predicate = (!icmp_ln140_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>

State 231 <SV = 55> <Delay = 1.87>
ST_231 : Operation 3543 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_35 = add i37 %shl_ln728_35, i37 %sext_ln703_54"   --->   Operation 3543 'add' 'add_ln1192_35' <Predicate = (!icmp_ln140_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_231 : Operation 3544 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_36)   --->   "%mul_ln1118_36 = mul i35 %sext_ln1118_74, i35 %zext_ln1116_4"   --->   Operation 3544 'mul' 'mul_ln1118_36' <Predicate = (!icmp_ln140_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_231 : Operation 3545 [1/1] (0.00ns)   --->   "%tmp_42 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_35, i32 16, i32 36"   --->   Operation 3545 'partselect' 'tmp_42' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_231 : Operation 3546 [1/1] (0.00ns)   --->   "%shl_ln728_36 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_42, i16 0"   --->   Operation 3546 'bitconcatenate' 'shl_ln728_36' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_231 : Operation 3547 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_36)   --->   "%sext_ln703_55 = sext i35 %mul_ln1118_36"   --->   Operation 3547 'sext' 'sext_ln703_55' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_231 : Operation 3548 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_36 = add i37 %shl_ln728_36, i37 %sext_ln703_55"   --->   Operation 3548 'add' 'add_ln1192_36' <Predicate = (!icmp_ln140_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_231 : Operation 3549 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_37)   --->   "%mul_ln1118_37 = mul i36 %sext_ln1118_75, i36 %zext_ln1116_5"   --->   Operation 3549 'mul' 'mul_ln1118_37' <Predicate = (!icmp_ln140_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_231 : Operation 3550 [1/2] (0.79ns)   --->   "%layer_10_weights_V_6_load = load i5 %layer_10_weights_V_6_addr"   --->   Operation 3550 'load' 'layer_10_weights_V_6_load' <Predicate = (!icmp_ln140_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_231 : Operation 3551 [1/1] (0.00ns)   --->   "%sext_ln1118_76 = sext i16 %layer_10_weights_V_6_load"   --->   Operation 3551 'sext' 'sext_ln1118_76' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_231 : Operation 3552 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_38)   --->   "%mul_ln1118_38 = mul i36 %sext_ln1118_76, i36 %zext_ln1116_6"   --->   Operation 3552 'mul' 'mul_ln1118_38' <Predicate = (!icmp_ln140_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_231 : Operation 3553 [1/1] (0.00ns)   --->   "%layer_10_weights_V_7_addr = getelementptr i15 %layer_10_weights_V_7, i64 0, i64 %i_11_cast"   --->   Operation 3553 'getelementptr' 'layer_10_weights_V_7_addr' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_231 : Operation 3554 [2/2] (0.79ns)   --->   "%layer_10_weights_V_7_load = load i5 %layer_10_weights_V_7_addr"   --->   Operation 3554 'load' 'layer_10_weights_V_7_load' <Predicate = (!icmp_ln140_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>

State 232 <SV = 56> <Delay = 1.87>
ST_232 : Operation 3555 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_36 = add i37 %shl_ln728_36, i37 %sext_ln703_55"   --->   Operation 3555 'add' 'add_ln1192_36' <Predicate = (!icmp_ln140_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_232 : Operation 3556 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_37)   --->   "%mul_ln1118_37 = mul i36 %sext_ln1118_75, i36 %zext_ln1116_5"   --->   Operation 3556 'mul' 'mul_ln1118_37' <Predicate = (!icmp_ln140_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_232 : Operation 3557 [1/1] (0.00ns)   --->   "%tmp_43 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_36, i32 16, i32 36"   --->   Operation 3557 'partselect' 'tmp_43' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_232 : Operation 3558 [1/1] (0.00ns)   --->   "%shl_ln728_37 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_43, i16 0"   --->   Operation 3558 'bitconcatenate' 'shl_ln728_37' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_232 : Operation 3559 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_37)   --->   "%sext_ln703_56 = sext i36 %mul_ln1118_37"   --->   Operation 3559 'sext' 'sext_ln703_56' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_232 : Operation 3560 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_37 = add i37 %shl_ln728_37, i37 %sext_ln703_56"   --->   Operation 3560 'add' 'add_ln1192_37' <Predicate = (!icmp_ln140_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_232 : Operation 3561 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_38)   --->   "%mul_ln1118_38 = mul i36 %sext_ln1118_76, i36 %zext_ln1116_6"   --->   Operation 3561 'mul' 'mul_ln1118_38' <Predicate = (!icmp_ln140_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_232 : Operation 3562 [1/2] (0.79ns)   --->   "%layer_10_weights_V_7_load = load i5 %layer_10_weights_V_7_addr"   --->   Operation 3562 'load' 'layer_10_weights_V_7_load' <Predicate = (!icmp_ln140_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>
ST_232 : Operation 3563 [1/1] (0.00ns)   --->   "%sext_ln1118_77 = sext i15 %layer_10_weights_V_7_load"   --->   Operation 3563 'sext' 'sext_ln1118_77' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_232 : Operation 3564 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_39)   --->   "%mul_ln1118_39 = mul i35 %sext_ln1118_77, i35 %zext_ln1116_7"   --->   Operation 3564 'mul' 'mul_ln1118_39' <Predicate = (!icmp_ln140_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_232 : Operation 3565 [1/1] (0.00ns)   --->   "%layer_10_weights_V_8_addr = getelementptr i16 %layer_10_weights_V_8, i64 0, i64 %i_11_cast"   --->   Operation 3565 'getelementptr' 'layer_10_weights_V_8_addr' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_232 : Operation 3566 [2/2] (0.79ns)   --->   "%layer_10_weights_V_8_load = load i5 %layer_10_weights_V_8_addr"   --->   Operation 3566 'load' 'layer_10_weights_V_8_load' <Predicate = (!icmp_ln140_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>

State 233 <SV = 57> <Delay = 1.87>
ST_233 : Operation 3567 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_37 = add i37 %shl_ln728_37, i37 %sext_ln703_56"   --->   Operation 3567 'add' 'add_ln1192_37' <Predicate = (!icmp_ln140_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_233 : Operation 3568 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_38)   --->   "%mul_ln1118_38 = mul i36 %sext_ln1118_76, i36 %zext_ln1116_6"   --->   Operation 3568 'mul' 'mul_ln1118_38' <Predicate = (!icmp_ln140_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_233 : Operation 3569 [1/1] (0.00ns)   --->   "%tmp_44 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_37, i32 16, i32 36"   --->   Operation 3569 'partselect' 'tmp_44' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_233 : Operation 3570 [1/1] (0.00ns)   --->   "%shl_ln728_38 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_44, i16 0"   --->   Operation 3570 'bitconcatenate' 'shl_ln728_38' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_233 : Operation 3571 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_38)   --->   "%sext_ln703_57 = sext i36 %mul_ln1118_38"   --->   Operation 3571 'sext' 'sext_ln703_57' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_233 : Operation 3572 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_38 = add i37 %shl_ln728_38, i37 %sext_ln703_57"   --->   Operation 3572 'add' 'add_ln1192_38' <Predicate = (!icmp_ln140_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_233 : Operation 3573 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_39)   --->   "%mul_ln1118_39 = mul i35 %sext_ln1118_77, i35 %zext_ln1116_7"   --->   Operation 3573 'mul' 'mul_ln1118_39' <Predicate = (!icmp_ln140_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_233 : Operation 3574 [1/2] (0.79ns)   --->   "%layer_10_weights_V_8_load = load i5 %layer_10_weights_V_8_addr"   --->   Operation 3574 'load' 'layer_10_weights_V_8_load' <Predicate = (!icmp_ln140_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_233 : Operation 3575 [1/1] (0.00ns)   --->   "%sext_ln1118_78 = sext i16 %layer_10_weights_V_8_load"   --->   Operation 3575 'sext' 'sext_ln1118_78' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_233 : Operation 3576 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_40)   --->   "%mul_ln1118_40 = mul i36 %sext_ln1118_78, i36 %zext_ln1116_8"   --->   Operation 3576 'mul' 'mul_ln1118_40' <Predicate = (!icmp_ln140_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_233 : Operation 3577 [1/1] (0.00ns)   --->   "%layer_10_weights_V_9_addr = getelementptr i15 %layer_10_weights_V_9, i64 0, i64 %i_11_cast"   --->   Operation 3577 'getelementptr' 'layer_10_weights_V_9_addr' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_233 : Operation 3578 [2/2] (0.79ns)   --->   "%layer_10_weights_V_9_load = load i5 %layer_10_weights_V_9_addr"   --->   Operation 3578 'load' 'layer_10_weights_V_9_load' <Predicate = (!icmp_ln140_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>

State 234 <SV = 58> <Delay = 1.87>
ST_234 : Operation 3579 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_38 = add i37 %shl_ln728_38, i37 %sext_ln703_57"   --->   Operation 3579 'add' 'add_ln1192_38' <Predicate = (!icmp_ln140_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_234 : Operation 3580 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_39)   --->   "%mul_ln1118_39 = mul i35 %sext_ln1118_77, i35 %zext_ln1116_7"   --->   Operation 3580 'mul' 'mul_ln1118_39' <Predicate = (!icmp_ln140_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_234 : Operation 3581 [1/1] (0.00ns)   --->   "%tmp_45 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_38, i32 16, i32 36"   --->   Operation 3581 'partselect' 'tmp_45' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_234 : Operation 3582 [1/1] (0.00ns)   --->   "%shl_ln728_39 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_45, i16 0"   --->   Operation 3582 'bitconcatenate' 'shl_ln728_39' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_234 : Operation 3583 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_39)   --->   "%sext_ln703_58 = sext i35 %mul_ln1118_39"   --->   Operation 3583 'sext' 'sext_ln703_58' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_234 : Operation 3584 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_39 = add i37 %shl_ln728_39, i37 %sext_ln703_58"   --->   Operation 3584 'add' 'add_ln1192_39' <Predicate = (!icmp_ln140_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_234 : Operation 3585 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_40)   --->   "%mul_ln1118_40 = mul i36 %sext_ln1118_78, i36 %zext_ln1116_8"   --->   Operation 3585 'mul' 'mul_ln1118_40' <Predicate = (!icmp_ln140_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_234 : Operation 3586 [1/2] (0.79ns)   --->   "%layer_10_weights_V_9_load = load i5 %layer_10_weights_V_9_addr"   --->   Operation 3586 'load' 'layer_10_weights_V_9_load' <Predicate = (!icmp_ln140_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>
ST_234 : Operation 3587 [1/1] (0.00ns)   --->   "%sext_ln1118_79 = sext i15 %layer_10_weights_V_9_load"   --->   Operation 3587 'sext' 'sext_ln1118_79' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_234 : Operation 3588 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_41)   --->   "%mul_ln1118_41 = mul i35 %sext_ln1118_79, i35 %zext_ln1116_9"   --->   Operation 3588 'mul' 'mul_ln1118_41' <Predicate = (!icmp_ln140_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_234 : Operation 3589 [1/1] (0.00ns)   --->   "%layer_10_weights_V_10_addr = getelementptr i15 %layer_10_weights_V_10, i64 0, i64 %i_11_cast"   --->   Operation 3589 'getelementptr' 'layer_10_weights_V_10_addr' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_234 : Operation 3590 [2/2] (0.79ns)   --->   "%layer_10_weights_V_10_load = load i5 %layer_10_weights_V_10_addr"   --->   Operation 3590 'load' 'layer_10_weights_V_10_load' <Predicate = (!icmp_ln140_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>

State 235 <SV = 59> <Delay = 1.87>
ST_235 : Operation 3591 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_39 = add i37 %shl_ln728_39, i37 %sext_ln703_58"   --->   Operation 3591 'add' 'add_ln1192_39' <Predicate = (!icmp_ln140_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_235 : Operation 3592 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_40)   --->   "%mul_ln1118_40 = mul i36 %sext_ln1118_78, i36 %zext_ln1116_8"   --->   Operation 3592 'mul' 'mul_ln1118_40' <Predicate = (!icmp_ln140_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_235 : Operation 3593 [1/1] (0.00ns)   --->   "%tmp_46 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_39, i32 16, i32 36"   --->   Operation 3593 'partselect' 'tmp_46' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_235 : Operation 3594 [1/1] (0.00ns)   --->   "%shl_ln728_40 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_46, i16 0"   --->   Operation 3594 'bitconcatenate' 'shl_ln728_40' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_235 : Operation 3595 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_40)   --->   "%sext_ln703_59 = sext i36 %mul_ln1118_40"   --->   Operation 3595 'sext' 'sext_ln703_59' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_235 : Operation 3596 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_40 = add i37 %shl_ln728_40, i37 %sext_ln703_59"   --->   Operation 3596 'add' 'add_ln1192_40' <Predicate = (!icmp_ln140_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_235 : Operation 3597 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_41)   --->   "%mul_ln1118_41 = mul i35 %sext_ln1118_79, i35 %zext_ln1116_9"   --->   Operation 3597 'mul' 'mul_ln1118_41' <Predicate = (!icmp_ln140_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_235 : Operation 3598 [1/2] (0.79ns)   --->   "%layer_10_weights_V_10_load = load i5 %layer_10_weights_V_10_addr"   --->   Operation 3598 'load' 'layer_10_weights_V_10_load' <Predicate = (!icmp_ln140_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>
ST_235 : Operation 3599 [1/1] (0.00ns)   --->   "%sext_ln1118_80 = sext i15 %layer_10_weights_V_10_load"   --->   Operation 3599 'sext' 'sext_ln1118_80' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_235 : Operation 3600 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_42)   --->   "%mul_ln1118_42 = mul i35 %sext_ln1118_80, i35 %zext_ln1116_10"   --->   Operation 3600 'mul' 'mul_ln1118_42' <Predicate = (!icmp_ln140_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_235 : Operation 3601 [1/1] (0.00ns)   --->   "%layer_10_weights_V_11_addr = getelementptr i16 %layer_10_weights_V_11, i64 0, i64 %i_11_cast"   --->   Operation 3601 'getelementptr' 'layer_10_weights_V_11_addr' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_235 : Operation 3602 [2/2] (0.79ns)   --->   "%layer_10_weights_V_11_load = load i5 %layer_10_weights_V_11_addr"   --->   Operation 3602 'load' 'layer_10_weights_V_11_load' <Predicate = (!icmp_ln140_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>

State 236 <SV = 60> <Delay = 1.87>
ST_236 : Operation 3603 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_40 = add i37 %shl_ln728_40, i37 %sext_ln703_59"   --->   Operation 3603 'add' 'add_ln1192_40' <Predicate = (!icmp_ln140_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_236 : Operation 3604 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_41)   --->   "%mul_ln1118_41 = mul i35 %sext_ln1118_79, i35 %zext_ln1116_9"   --->   Operation 3604 'mul' 'mul_ln1118_41' <Predicate = (!icmp_ln140_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_236 : Operation 3605 [1/1] (0.00ns)   --->   "%tmp_47 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_40, i32 16, i32 36"   --->   Operation 3605 'partselect' 'tmp_47' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_236 : Operation 3606 [1/1] (0.00ns)   --->   "%shl_ln728_41 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_47, i16 0"   --->   Operation 3606 'bitconcatenate' 'shl_ln728_41' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_236 : Operation 3607 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_41)   --->   "%sext_ln703_60 = sext i35 %mul_ln1118_41"   --->   Operation 3607 'sext' 'sext_ln703_60' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_236 : Operation 3608 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_41 = add i37 %shl_ln728_41, i37 %sext_ln703_60"   --->   Operation 3608 'add' 'add_ln1192_41' <Predicate = (!icmp_ln140_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_236 : Operation 3609 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_42)   --->   "%mul_ln1118_42 = mul i35 %sext_ln1118_80, i35 %zext_ln1116_10"   --->   Operation 3609 'mul' 'mul_ln1118_42' <Predicate = (!icmp_ln140_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_236 : Operation 3610 [1/2] (0.79ns)   --->   "%layer_10_weights_V_11_load = load i5 %layer_10_weights_V_11_addr"   --->   Operation 3610 'load' 'layer_10_weights_V_11_load' <Predicate = (!icmp_ln140_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_236 : Operation 3611 [1/1] (0.00ns)   --->   "%sext_ln1118_81 = sext i16 %layer_10_weights_V_11_load"   --->   Operation 3611 'sext' 'sext_ln1118_81' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_236 : Operation 3612 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_43)   --->   "%mul_ln1118_43 = mul i36 %sext_ln1118_81, i36 %zext_ln1116_11"   --->   Operation 3612 'mul' 'mul_ln1118_43' <Predicate = (!icmp_ln140_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_236 : Operation 3613 [1/1] (0.00ns)   --->   "%layer_10_weights_V_12_addr = getelementptr i15 %layer_10_weights_V_12, i64 0, i64 %i_11_cast"   --->   Operation 3613 'getelementptr' 'layer_10_weights_V_12_addr' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_236 : Operation 3614 [2/2] (0.79ns)   --->   "%layer_10_weights_V_12_load = load i5 %layer_10_weights_V_12_addr"   --->   Operation 3614 'load' 'layer_10_weights_V_12_load' <Predicate = (!icmp_ln140_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>

State 237 <SV = 61> <Delay = 1.87>
ST_237 : Operation 3615 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_41 = add i37 %shl_ln728_41, i37 %sext_ln703_60"   --->   Operation 3615 'add' 'add_ln1192_41' <Predicate = (!icmp_ln140_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_237 : Operation 3616 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_42)   --->   "%mul_ln1118_42 = mul i35 %sext_ln1118_80, i35 %zext_ln1116_10"   --->   Operation 3616 'mul' 'mul_ln1118_42' <Predicate = (!icmp_ln140_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_237 : Operation 3617 [1/1] (0.00ns)   --->   "%tmp_48 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_41, i32 16, i32 36"   --->   Operation 3617 'partselect' 'tmp_48' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_237 : Operation 3618 [1/1] (0.00ns)   --->   "%shl_ln728_42 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_48, i16 0"   --->   Operation 3618 'bitconcatenate' 'shl_ln728_42' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_237 : Operation 3619 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_42)   --->   "%sext_ln703_61 = sext i35 %mul_ln1118_42"   --->   Operation 3619 'sext' 'sext_ln703_61' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_237 : Operation 3620 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_42 = add i37 %shl_ln728_42, i37 %sext_ln703_61"   --->   Operation 3620 'add' 'add_ln1192_42' <Predicate = (!icmp_ln140_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_237 : Operation 3621 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_43)   --->   "%mul_ln1118_43 = mul i36 %sext_ln1118_81, i36 %zext_ln1116_11"   --->   Operation 3621 'mul' 'mul_ln1118_43' <Predicate = (!icmp_ln140_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_237 : Operation 3622 [1/2] (0.79ns)   --->   "%layer_10_weights_V_12_load = load i5 %layer_10_weights_V_12_addr"   --->   Operation 3622 'load' 'layer_10_weights_V_12_load' <Predicate = (!icmp_ln140_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>
ST_237 : Operation 3623 [1/1] (0.00ns)   --->   "%sext_ln1118_82 = sext i15 %layer_10_weights_V_12_load"   --->   Operation 3623 'sext' 'sext_ln1118_82' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_237 : Operation 3624 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_44)   --->   "%mul_ln1118_44 = mul i35 %sext_ln1118_82, i35 %zext_ln1116_12"   --->   Operation 3624 'mul' 'mul_ln1118_44' <Predicate = (!icmp_ln140_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_237 : Operation 3625 [1/1] (0.00ns)   --->   "%layer_10_weights_V_13_addr = getelementptr i16 %layer_10_weights_V_13, i64 0, i64 %i_11_cast"   --->   Operation 3625 'getelementptr' 'layer_10_weights_V_13_addr' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_237 : Operation 3626 [2/2] (0.79ns)   --->   "%layer_10_weights_V_13_load = load i5 %layer_10_weights_V_13_addr"   --->   Operation 3626 'load' 'layer_10_weights_V_13_load' <Predicate = (!icmp_ln140_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>

State 238 <SV = 62> <Delay = 1.87>
ST_238 : Operation 3627 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_42 = add i37 %shl_ln728_42, i37 %sext_ln703_61"   --->   Operation 3627 'add' 'add_ln1192_42' <Predicate = (!icmp_ln140_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_238 : Operation 3628 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_43)   --->   "%mul_ln1118_43 = mul i36 %sext_ln1118_81, i36 %zext_ln1116_11"   --->   Operation 3628 'mul' 'mul_ln1118_43' <Predicate = (!icmp_ln140_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_238 : Operation 3629 [1/1] (0.00ns)   --->   "%tmp_49 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_42, i32 16, i32 36"   --->   Operation 3629 'partselect' 'tmp_49' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_238 : Operation 3630 [1/1] (0.00ns)   --->   "%shl_ln728_43 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_49, i16 0"   --->   Operation 3630 'bitconcatenate' 'shl_ln728_43' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_238 : Operation 3631 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_43)   --->   "%sext_ln703_62 = sext i36 %mul_ln1118_43"   --->   Operation 3631 'sext' 'sext_ln703_62' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_238 : Operation 3632 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_43 = add i37 %shl_ln728_43, i37 %sext_ln703_62"   --->   Operation 3632 'add' 'add_ln1192_43' <Predicate = (!icmp_ln140_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_238 : Operation 3633 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_44)   --->   "%mul_ln1118_44 = mul i35 %sext_ln1118_82, i35 %zext_ln1116_12"   --->   Operation 3633 'mul' 'mul_ln1118_44' <Predicate = (!icmp_ln140_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_238 : Operation 3634 [1/2] (0.79ns)   --->   "%layer_10_weights_V_13_load = load i5 %layer_10_weights_V_13_addr"   --->   Operation 3634 'load' 'layer_10_weights_V_13_load' <Predicate = (!icmp_ln140_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_238 : Operation 3635 [1/1] (0.00ns)   --->   "%sext_ln1118_83 = sext i16 %layer_10_weights_V_13_load"   --->   Operation 3635 'sext' 'sext_ln1118_83' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_238 : Operation 3636 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_45)   --->   "%mul_ln1118_45 = mul i36 %sext_ln1118_83, i36 %zext_ln1116_13"   --->   Operation 3636 'mul' 'mul_ln1118_45' <Predicate = (!icmp_ln140_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_238 : Operation 3637 [1/1] (0.00ns)   --->   "%layer_10_weights_V_14_addr = getelementptr i16 %layer_10_weights_V_14, i64 0, i64 %i_11_cast"   --->   Operation 3637 'getelementptr' 'layer_10_weights_V_14_addr' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_238 : Operation 3638 [2/2] (0.79ns)   --->   "%layer_10_weights_V_14_load = load i5 %layer_10_weights_V_14_addr"   --->   Operation 3638 'load' 'layer_10_weights_V_14_load' <Predicate = (!icmp_ln140_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>

State 239 <SV = 63> <Delay = 1.87>
ST_239 : Operation 3639 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_43 = add i37 %shl_ln728_43, i37 %sext_ln703_62"   --->   Operation 3639 'add' 'add_ln1192_43' <Predicate = (!icmp_ln140_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_239 : Operation 3640 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_44)   --->   "%mul_ln1118_44 = mul i35 %sext_ln1118_82, i35 %zext_ln1116_12"   --->   Operation 3640 'mul' 'mul_ln1118_44' <Predicate = (!icmp_ln140_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_239 : Operation 3641 [1/1] (0.00ns)   --->   "%tmp_50 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_43, i32 16, i32 36"   --->   Operation 3641 'partselect' 'tmp_50' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_239 : Operation 3642 [1/1] (0.00ns)   --->   "%shl_ln728_44 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_50, i16 0"   --->   Operation 3642 'bitconcatenate' 'shl_ln728_44' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_239 : Operation 3643 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_44)   --->   "%sext_ln703_63 = sext i35 %mul_ln1118_44"   --->   Operation 3643 'sext' 'sext_ln703_63' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_239 : Operation 3644 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_44 = add i37 %shl_ln728_44, i37 %sext_ln703_63"   --->   Operation 3644 'add' 'add_ln1192_44' <Predicate = (!icmp_ln140_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_239 : Operation 3645 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_45)   --->   "%mul_ln1118_45 = mul i36 %sext_ln1118_83, i36 %zext_ln1116_13"   --->   Operation 3645 'mul' 'mul_ln1118_45' <Predicate = (!icmp_ln140_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_239 : Operation 3646 [1/2] (0.79ns)   --->   "%layer_10_weights_V_14_load = load i5 %layer_10_weights_V_14_addr"   --->   Operation 3646 'load' 'layer_10_weights_V_14_load' <Predicate = (!icmp_ln140_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_239 : Operation 3647 [1/1] (0.00ns)   --->   "%sext_ln1118_84 = sext i16 %layer_10_weights_V_14_load"   --->   Operation 3647 'sext' 'sext_ln1118_84' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_239 : Operation 3648 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_46)   --->   "%mul_ln1118_46 = mul i36 %sext_ln1118_84, i36 %zext_ln1116_14"   --->   Operation 3648 'mul' 'mul_ln1118_46' <Predicate = (!icmp_ln140_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_239 : Operation 3649 [1/1] (0.00ns)   --->   "%layer_10_weights_V_15_addr = getelementptr i16 %layer_10_weights_V_15, i64 0, i64 %i_11_cast"   --->   Operation 3649 'getelementptr' 'layer_10_weights_V_15_addr' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_239 : Operation 3650 [2/2] (0.79ns)   --->   "%layer_10_weights_V_15_load = load i5 %layer_10_weights_V_15_addr"   --->   Operation 3650 'load' 'layer_10_weights_V_15_load' <Predicate = (!icmp_ln140_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>

State 240 <SV = 64> <Delay = 1.87>
ST_240 : Operation 3651 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_44 = add i37 %shl_ln728_44, i37 %sext_ln703_63"   --->   Operation 3651 'add' 'add_ln1192_44' <Predicate = (!icmp_ln140_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_240 : Operation 3652 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_45)   --->   "%mul_ln1118_45 = mul i36 %sext_ln1118_83, i36 %zext_ln1116_13"   --->   Operation 3652 'mul' 'mul_ln1118_45' <Predicate = (!icmp_ln140_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_240 : Operation 3653 [1/1] (0.00ns)   --->   "%tmp_51 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_44, i32 16, i32 36"   --->   Operation 3653 'partselect' 'tmp_51' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_240 : Operation 3654 [1/1] (0.00ns)   --->   "%shl_ln728_45 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_51, i16 0"   --->   Operation 3654 'bitconcatenate' 'shl_ln728_45' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_240 : Operation 3655 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_45)   --->   "%sext_ln703_64 = sext i36 %mul_ln1118_45"   --->   Operation 3655 'sext' 'sext_ln703_64' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_240 : Operation 3656 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_45 = add i37 %shl_ln728_45, i37 %sext_ln703_64"   --->   Operation 3656 'add' 'add_ln1192_45' <Predicate = (!icmp_ln140_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_240 : Operation 3657 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_46)   --->   "%mul_ln1118_46 = mul i36 %sext_ln1118_84, i36 %zext_ln1116_14"   --->   Operation 3657 'mul' 'mul_ln1118_46' <Predicate = (!icmp_ln140_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_240 : Operation 3658 [1/2] (0.79ns)   --->   "%layer_10_weights_V_15_load = load i5 %layer_10_weights_V_15_addr"   --->   Operation 3658 'load' 'layer_10_weights_V_15_load' <Predicate = (!icmp_ln140_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_240 : Operation 3659 [1/1] (0.00ns)   --->   "%sext_ln1118_85 = sext i16 %layer_10_weights_V_15_load"   --->   Operation 3659 'sext' 'sext_ln1118_85' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_240 : Operation 3660 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_47)   --->   "%mul_ln1118_47 = mul i36 %sext_ln1118_85, i36 %zext_ln1116_15"   --->   Operation 3660 'mul' 'mul_ln1118_47' <Predicate = (!icmp_ln140_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_240 : Operation 3661 [1/1] (0.00ns)   --->   "%layer_10_weights_V_16_addr = getelementptr i16 %layer_10_weights_V_16, i64 0, i64 %i_11_cast"   --->   Operation 3661 'getelementptr' 'layer_10_weights_V_16_addr' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_240 : Operation 3662 [2/2] (0.79ns)   --->   "%layer_10_weights_V_16_load = load i5 %layer_10_weights_V_16_addr"   --->   Operation 3662 'load' 'layer_10_weights_V_16_load' <Predicate = (!icmp_ln140_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>

State 241 <SV = 65> <Delay = 1.87>
ST_241 : Operation 3663 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_45 = add i37 %shl_ln728_45, i37 %sext_ln703_64"   --->   Operation 3663 'add' 'add_ln1192_45' <Predicate = (!icmp_ln140_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_241 : Operation 3664 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_46)   --->   "%mul_ln1118_46 = mul i36 %sext_ln1118_84, i36 %zext_ln1116_14"   --->   Operation 3664 'mul' 'mul_ln1118_46' <Predicate = (!icmp_ln140_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_241 : Operation 3665 [1/1] (0.00ns)   --->   "%tmp_52 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_45, i32 16, i32 36"   --->   Operation 3665 'partselect' 'tmp_52' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_241 : Operation 3666 [1/1] (0.00ns)   --->   "%shl_ln728_46 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_52, i16 0"   --->   Operation 3666 'bitconcatenate' 'shl_ln728_46' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_241 : Operation 3667 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_46)   --->   "%sext_ln703_65 = sext i36 %mul_ln1118_46"   --->   Operation 3667 'sext' 'sext_ln703_65' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_241 : Operation 3668 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_46 = add i37 %shl_ln728_46, i37 %sext_ln703_65"   --->   Operation 3668 'add' 'add_ln1192_46' <Predicate = (!icmp_ln140_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_241 : Operation 3669 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_47)   --->   "%mul_ln1118_47 = mul i36 %sext_ln1118_85, i36 %zext_ln1116_15"   --->   Operation 3669 'mul' 'mul_ln1118_47' <Predicate = (!icmp_ln140_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_241 : Operation 3670 [1/2] (0.79ns)   --->   "%layer_10_weights_V_16_load = load i5 %layer_10_weights_V_16_addr"   --->   Operation 3670 'load' 'layer_10_weights_V_16_load' <Predicate = (!icmp_ln140_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_241 : Operation 3671 [1/1] (0.00ns)   --->   "%sext_ln1118_86 = sext i16 %layer_10_weights_V_16_load"   --->   Operation 3671 'sext' 'sext_ln1118_86' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_241 : Operation 3672 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_48)   --->   "%mul_ln1118_48 = mul i36 %sext_ln1118_86, i36 %zext_ln1116_16"   --->   Operation 3672 'mul' 'mul_ln1118_48' <Predicate = (!icmp_ln140_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_241 : Operation 3673 [1/1] (0.00ns)   --->   "%layer_10_weights_V_17_addr = getelementptr i15 %layer_10_weights_V_17, i64 0, i64 %i_11_cast"   --->   Operation 3673 'getelementptr' 'layer_10_weights_V_17_addr' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_241 : Operation 3674 [2/2] (0.79ns)   --->   "%layer_10_weights_V_17_load = load i5 %layer_10_weights_V_17_addr"   --->   Operation 3674 'load' 'layer_10_weights_V_17_load' <Predicate = (!icmp_ln140_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>

State 242 <SV = 66> <Delay = 1.87>
ST_242 : Operation 3675 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_46 = add i37 %shl_ln728_46, i37 %sext_ln703_65"   --->   Operation 3675 'add' 'add_ln1192_46' <Predicate = (!icmp_ln140_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_242 : Operation 3676 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_47)   --->   "%mul_ln1118_47 = mul i36 %sext_ln1118_85, i36 %zext_ln1116_15"   --->   Operation 3676 'mul' 'mul_ln1118_47' <Predicate = (!icmp_ln140_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_242 : Operation 3677 [1/1] (0.00ns)   --->   "%tmp_53 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_46, i32 16, i32 36"   --->   Operation 3677 'partselect' 'tmp_53' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_242 : Operation 3678 [1/1] (0.00ns)   --->   "%shl_ln728_47 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_53, i16 0"   --->   Operation 3678 'bitconcatenate' 'shl_ln728_47' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_242 : Operation 3679 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_47)   --->   "%sext_ln703_66 = sext i36 %mul_ln1118_47"   --->   Operation 3679 'sext' 'sext_ln703_66' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_242 : Operation 3680 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_47 = add i37 %shl_ln728_47, i37 %sext_ln703_66"   --->   Operation 3680 'add' 'add_ln1192_47' <Predicate = (!icmp_ln140_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_242 : Operation 3681 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_48)   --->   "%mul_ln1118_48 = mul i36 %sext_ln1118_86, i36 %zext_ln1116_16"   --->   Operation 3681 'mul' 'mul_ln1118_48' <Predicate = (!icmp_ln140_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_242 : Operation 3682 [1/2] (0.79ns)   --->   "%layer_10_weights_V_17_load = load i5 %layer_10_weights_V_17_addr"   --->   Operation 3682 'load' 'layer_10_weights_V_17_load' <Predicate = (!icmp_ln140_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>
ST_242 : Operation 3683 [1/1] (0.00ns)   --->   "%sext_ln1118_87 = sext i15 %layer_10_weights_V_17_load"   --->   Operation 3683 'sext' 'sext_ln1118_87' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_242 : Operation 3684 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_49)   --->   "%mul_ln1118_49 = mul i35 %sext_ln1118_87, i35 %zext_ln1116_17"   --->   Operation 3684 'mul' 'mul_ln1118_49' <Predicate = (!icmp_ln140_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_242 : Operation 3685 [1/1] (0.00ns)   --->   "%layer_10_weights_V_18_addr = getelementptr i15 %layer_10_weights_V_18, i64 0, i64 %i_11_cast"   --->   Operation 3685 'getelementptr' 'layer_10_weights_V_18_addr' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_242 : Operation 3686 [2/2] (0.79ns)   --->   "%layer_10_weights_V_18_load = load i5 %layer_10_weights_V_18_addr"   --->   Operation 3686 'load' 'layer_10_weights_V_18_load' <Predicate = (!icmp_ln140_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>

State 243 <SV = 67> <Delay = 1.87>
ST_243 : Operation 3687 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_47 = add i37 %shl_ln728_47, i37 %sext_ln703_66"   --->   Operation 3687 'add' 'add_ln1192_47' <Predicate = (!icmp_ln140_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_243 : Operation 3688 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_48)   --->   "%mul_ln1118_48 = mul i36 %sext_ln1118_86, i36 %zext_ln1116_16"   --->   Operation 3688 'mul' 'mul_ln1118_48' <Predicate = (!icmp_ln140_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_243 : Operation 3689 [1/1] (0.00ns)   --->   "%tmp_54 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_47, i32 16, i32 36"   --->   Operation 3689 'partselect' 'tmp_54' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_243 : Operation 3690 [1/1] (0.00ns)   --->   "%shl_ln728_48 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_54, i16 0"   --->   Operation 3690 'bitconcatenate' 'shl_ln728_48' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_243 : Operation 3691 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_48)   --->   "%sext_ln703_67 = sext i36 %mul_ln1118_48"   --->   Operation 3691 'sext' 'sext_ln703_67' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_243 : Operation 3692 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_48 = add i37 %shl_ln728_48, i37 %sext_ln703_67"   --->   Operation 3692 'add' 'add_ln1192_48' <Predicate = (!icmp_ln140_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_243 : Operation 3693 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_49)   --->   "%mul_ln1118_49 = mul i35 %sext_ln1118_87, i35 %zext_ln1116_17"   --->   Operation 3693 'mul' 'mul_ln1118_49' <Predicate = (!icmp_ln140_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_243 : Operation 3694 [1/2] (0.79ns)   --->   "%layer_10_weights_V_18_load = load i5 %layer_10_weights_V_18_addr"   --->   Operation 3694 'load' 'layer_10_weights_V_18_load' <Predicate = (!icmp_ln140_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>
ST_243 : Operation 3695 [1/1] (0.00ns)   --->   "%sext_ln1118_88 = sext i15 %layer_10_weights_V_18_load"   --->   Operation 3695 'sext' 'sext_ln1118_88' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_243 : Operation 3696 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_50)   --->   "%mul_ln1118_50 = mul i35 %sext_ln1118_88, i35 %zext_ln1116_18"   --->   Operation 3696 'mul' 'mul_ln1118_50' <Predicate = (!icmp_ln140_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_243 : Operation 3697 [1/1] (0.00ns)   --->   "%layer_10_weights_V_19_addr = getelementptr i15 %layer_10_weights_V_19, i64 0, i64 %i_11_cast"   --->   Operation 3697 'getelementptr' 'layer_10_weights_V_19_addr' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_243 : Operation 3698 [2/2] (0.79ns)   --->   "%layer_10_weights_V_19_load = load i5 %layer_10_weights_V_19_addr"   --->   Operation 3698 'load' 'layer_10_weights_V_19_load' <Predicate = (!icmp_ln140_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>

State 244 <SV = 68> <Delay = 1.87>
ST_244 : Operation 3699 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_48 = add i37 %shl_ln728_48, i37 %sext_ln703_67"   --->   Operation 3699 'add' 'add_ln1192_48' <Predicate = (!icmp_ln140_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_244 : Operation 3700 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_49)   --->   "%mul_ln1118_49 = mul i35 %sext_ln1118_87, i35 %zext_ln1116_17"   --->   Operation 3700 'mul' 'mul_ln1118_49' <Predicate = (!icmp_ln140_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_244 : Operation 3701 [1/1] (0.00ns)   --->   "%tmp_55 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_48, i32 16, i32 36"   --->   Operation 3701 'partselect' 'tmp_55' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_244 : Operation 3702 [1/1] (0.00ns)   --->   "%shl_ln728_49 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_55, i16 0"   --->   Operation 3702 'bitconcatenate' 'shl_ln728_49' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_244 : Operation 3703 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_49)   --->   "%sext_ln703_68 = sext i35 %mul_ln1118_49"   --->   Operation 3703 'sext' 'sext_ln703_68' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_244 : Operation 3704 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_49 = add i37 %shl_ln728_49, i37 %sext_ln703_68"   --->   Operation 3704 'add' 'add_ln1192_49' <Predicate = (!icmp_ln140_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_244 : Operation 3705 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_50)   --->   "%mul_ln1118_50 = mul i35 %sext_ln1118_88, i35 %zext_ln1116_18"   --->   Operation 3705 'mul' 'mul_ln1118_50' <Predicate = (!icmp_ln140_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_244 : Operation 3706 [1/2] (0.79ns)   --->   "%layer_10_weights_V_19_load = load i5 %layer_10_weights_V_19_addr"   --->   Operation 3706 'load' 'layer_10_weights_V_19_load' <Predicate = (!icmp_ln140_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>
ST_244 : Operation 3707 [1/1] (0.00ns)   --->   "%sext_ln1118_89 = sext i15 %layer_10_weights_V_19_load"   --->   Operation 3707 'sext' 'sext_ln1118_89' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_244 : Operation 3708 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_51)   --->   "%mul_ln1118_51 = mul i35 %sext_ln1118_89, i35 %zext_ln1116_19"   --->   Operation 3708 'mul' 'mul_ln1118_51' <Predicate = (!icmp_ln140_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_244 : Operation 3709 [1/1] (0.00ns)   --->   "%layer_10_weights_V_20_addr = getelementptr i15 %layer_10_weights_V_20, i64 0, i64 %i_11_cast"   --->   Operation 3709 'getelementptr' 'layer_10_weights_V_20_addr' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_244 : Operation 3710 [2/2] (0.79ns)   --->   "%layer_10_weights_V_20_load = load i5 %layer_10_weights_V_20_addr"   --->   Operation 3710 'load' 'layer_10_weights_V_20_load' <Predicate = (!icmp_ln140_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>

State 245 <SV = 69> <Delay = 1.87>
ST_245 : Operation 3711 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_49 = add i37 %shl_ln728_49, i37 %sext_ln703_68"   --->   Operation 3711 'add' 'add_ln1192_49' <Predicate = (!icmp_ln140_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_245 : Operation 3712 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_50)   --->   "%mul_ln1118_50 = mul i35 %sext_ln1118_88, i35 %zext_ln1116_18"   --->   Operation 3712 'mul' 'mul_ln1118_50' <Predicate = (!icmp_ln140_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_245 : Operation 3713 [1/1] (0.00ns)   --->   "%tmp_56 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_49, i32 16, i32 36"   --->   Operation 3713 'partselect' 'tmp_56' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_245 : Operation 3714 [1/1] (0.00ns)   --->   "%shl_ln728_50 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_56, i16 0"   --->   Operation 3714 'bitconcatenate' 'shl_ln728_50' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_245 : Operation 3715 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_50)   --->   "%sext_ln703_69 = sext i35 %mul_ln1118_50"   --->   Operation 3715 'sext' 'sext_ln703_69' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_245 : Operation 3716 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_50 = add i37 %shl_ln728_50, i37 %sext_ln703_69"   --->   Operation 3716 'add' 'add_ln1192_50' <Predicate = (!icmp_ln140_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_245 : Operation 3717 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_51)   --->   "%mul_ln1118_51 = mul i35 %sext_ln1118_89, i35 %zext_ln1116_19"   --->   Operation 3717 'mul' 'mul_ln1118_51' <Predicate = (!icmp_ln140_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_245 : Operation 3718 [1/2] (0.79ns)   --->   "%layer_10_weights_V_20_load = load i5 %layer_10_weights_V_20_addr"   --->   Operation 3718 'load' 'layer_10_weights_V_20_load' <Predicate = (!icmp_ln140_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>
ST_245 : Operation 3719 [1/1] (0.00ns)   --->   "%sext_ln1118_90 = sext i15 %layer_10_weights_V_20_load"   --->   Operation 3719 'sext' 'sext_ln1118_90' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_245 : Operation 3720 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_52)   --->   "%mul_ln1118_52 = mul i35 %sext_ln1118_90, i35 %zext_ln1116_20"   --->   Operation 3720 'mul' 'mul_ln1118_52' <Predicate = (!icmp_ln140_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_245 : Operation 3721 [1/1] (0.00ns)   --->   "%layer_10_weights_V_21_addr = getelementptr i16 %layer_10_weights_V_21, i64 0, i64 %i_11_cast"   --->   Operation 3721 'getelementptr' 'layer_10_weights_V_21_addr' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_245 : Operation 3722 [2/2] (0.79ns)   --->   "%layer_10_weights_V_21_load = load i5 %layer_10_weights_V_21_addr"   --->   Operation 3722 'load' 'layer_10_weights_V_21_load' <Predicate = (!icmp_ln140_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>

State 246 <SV = 70> <Delay = 1.87>
ST_246 : Operation 3723 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_50 = add i37 %shl_ln728_50, i37 %sext_ln703_69"   --->   Operation 3723 'add' 'add_ln1192_50' <Predicate = (!icmp_ln140_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_246 : Operation 3724 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_51)   --->   "%mul_ln1118_51 = mul i35 %sext_ln1118_89, i35 %zext_ln1116_19"   --->   Operation 3724 'mul' 'mul_ln1118_51' <Predicate = (!icmp_ln140_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_246 : Operation 3725 [1/1] (0.00ns)   --->   "%tmp_57 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_50, i32 16, i32 36"   --->   Operation 3725 'partselect' 'tmp_57' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_246 : Operation 3726 [1/1] (0.00ns)   --->   "%shl_ln728_51 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_57, i16 0"   --->   Operation 3726 'bitconcatenate' 'shl_ln728_51' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_246 : Operation 3727 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_51)   --->   "%sext_ln703_70 = sext i35 %mul_ln1118_51"   --->   Operation 3727 'sext' 'sext_ln703_70' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_246 : Operation 3728 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_51 = add i37 %shl_ln728_51, i37 %sext_ln703_70"   --->   Operation 3728 'add' 'add_ln1192_51' <Predicate = (!icmp_ln140_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_246 : Operation 3729 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_52)   --->   "%mul_ln1118_52 = mul i35 %sext_ln1118_90, i35 %zext_ln1116_20"   --->   Operation 3729 'mul' 'mul_ln1118_52' <Predicate = (!icmp_ln140_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_246 : Operation 3730 [1/2] (0.79ns)   --->   "%layer_10_weights_V_21_load = load i5 %layer_10_weights_V_21_addr"   --->   Operation 3730 'load' 'layer_10_weights_V_21_load' <Predicate = (!icmp_ln140_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_246 : Operation 3731 [1/1] (0.00ns)   --->   "%sext_ln1118_91 = sext i16 %layer_10_weights_V_21_load"   --->   Operation 3731 'sext' 'sext_ln1118_91' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_246 : Operation 3732 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_53)   --->   "%mul_ln1118_53 = mul i36 %sext_ln1118_91, i36 %zext_ln1116_21"   --->   Operation 3732 'mul' 'mul_ln1118_53' <Predicate = (!icmp_ln140_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_246 : Operation 3733 [1/1] (0.00ns)   --->   "%layer_10_weights_V_22_addr = getelementptr i16 %layer_10_weights_V_22, i64 0, i64 %i_11_cast"   --->   Operation 3733 'getelementptr' 'layer_10_weights_V_22_addr' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_246 : Operation 3734 [2/2] (0.79ns)   --->   "%layer_10_weights_V_22_load = load i5 %layer_10_weights_V_22_addr"   --->   Operation 3734 'load' 'layer_10_weights_V_22_load' <Predicate = (!icmp_ln140_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>

State 247 <SV = 71> <Delay = 1.87>
ST_247 : Operation 3735 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_51 = add i37 %shl_ln728_51, i37 %sext_ln703_70"   --->   Operation 3735 'add' 'add_ln1192_51' <Predicate = (!icmp_ln140_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_247 : Operation 3736 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_52)   --->   "%mul_ln1118_52 = mul i35 %sext_ln1118_90, i35 %zext_ln1116_20"   --->   Operation 3736 'mul' 'mul_ln1118_52' <Predicate = (!icmp_ln140_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_247 : Operation 3737 [1/1] (0.00ns)   --->   "%tmp_58 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_51, i32 16, i32 36"   --->   Operation 3737 'partselect' 'tmp_58' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_247 : Operation 3738 [1/1] (0.00ns)   --->   "%shl_ln728_52 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_58, i16 0"   --->   Operation 3738 'bitconcatenate' 'shl_ln728_52' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_247 : Operation 3739 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_52)   --->   "%sext_ln703_71 = sext i35 %mul_ln1118_52"   --->   Operation 3739 'sext' 'sext_ln703_71' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_247 : Operation 3740 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_52 = add i37 %shl_ln728_52, i37 %sext_ln703_71"   --->   Operation 3740 'add' 'add_ln1192_52' <Predicate = (!icmp_ln140_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_247 : Operation 3741 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_53)   --->   "%mul_ln1118_53 = mul i36 %sext_ln1118_91, i36 %zext_ln1116_21"   --->   Operation 3741 'mul' 'mul_ln1118_53' <Predicate = (!icmp_ln140_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_247 : Operation 3742 [1/2] (0.79ns)   --->   "%layer_10_weights_V_22_load = load i5 %layer_10_weights_V_22_addr"   --->   Operation 3742 'load' 'layer_10_weights_V_22_load' <Predicate = (!icmp_ln140_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_247 : Operation 3743 [1/1] (0.00ns)   --->   "%sext_ln1118_92 = sext i16 %layer_10_weights_V_22_load"   --->   Operation 3743 'sext' 'sext_ln1118_92' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_247 : Operation 3744 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_54)   --->   "%mul_ln1118_54 = mul i36 %sext_ln1118_92, i36 %zext_ln1116_22"   --->   Operation 3744 'mul' 'mul_ln1118_54' <Predicate = (!icmp_ln140_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_247 : Operation 3745 [1/1] (0.00ns)   --->   "%layer_10_weights_V_23_addr = getelementptr i16 %layer_10_weights_V_23, i64 0, i64 %i_11_cast"   --->   Operation 3745 'getelementptr' 'layer_10_weights_V_23_addr' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_247 : Operation 3746 [2/2] (0.79ns)   --->   "%layer_10_weights_V_23_load = load i5 %layer_10_weights_V_23_addr"   --->   Operation 3746 'load' 'layer_10_weights_V_23_load' <Predicate = (!icmp_ln140_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>

State 248 <SV = 72> <Delay = 1.87>
ST_248 : Operation 3747 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_52 = add i37 %shl_ln728_52, i37 %sext_ln703_71"   --->   Operation 3747 'add' 'add_ln1192_52' <Predicate = (!icmp_ln140_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_248 : Operation 3748 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_53)   --->   "%mul_ln1118_53 = mul i36 %sext_ln1118_91, i36 %zext_ln1116_21"   --->   Operation 3748 'mul' 'mul_ln1118_53' <Predicate = (!icmp_ln140_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_248 : Operation 3749 [1/1] (0.00ns)   --->   "%tmp_59 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_52, i32 16, i32 36"   --->   Operation 3749 'partselect' 'tmp_59' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_248 : Operation 3750 [1/1] (0.00ns)   --->   "%shl_ln728_53 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_59, i16 0"   --->   Operation 3750 'bitconcatenate' 'shl_ln728_53' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_248 : Operation 3751 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_53)   --->   "%sext_ln703_72 = sext i36 %mul_ln1118_53"   --->   Operation 3751 'sext' 'sext_ln703_72' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_248 : Operation 3752 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_53 = add i37 %shl_ln728_53, i37 %sext_ln703_72"   --->   Operation 3752 'add' 'add_ln1192_53' <Predicate = (!icmp_ln140_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_248 : Operation 3753 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_54)   --->   "%mul_ln1118_54 = mul i36 %sext_ln1118_92, i36 %zext_ln1116_22"   --->   Operation 3753 'mul' 'mul_ln1118_54' <Predicate = (!icmp_ln140_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_248 : Operation 3754 [1/2] (0.79ns)   --->   "%layer_10_weights_V_23_load = load i5 %layer_10_weights_V_23_addr"   --->   Operation 3754 'load' 'layer_10_weights_V_23_load' <Predicate = (!icmp_ln140_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_248 : Operation 3755 [1/1] (0.00ns)   --->   "%sext_ln1118_93 = sext i16 %layer_10_weights_V_23_load"   --->   Operation 3755 'sext' 'sext_ln1118_93' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_248 : Operation 3756 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_55)   --->   "%mul_ln1118_55 = mul i36 %sext_ln1118_93, i36 %zext_ln1116_23"   --->   Operation 3756 'mul' 'mul_ln1118_55' <Predicate = (!icmp_ln140_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_248 : Operation 3757 [1/1] (0.00ns)   --->   "%layer_10_weights_V_24_addr = getelementptr i16 %layer_10_weights_V_24, i64 0, i64 %i_11_cast"   --->   Operation 3757 'getelementptr' 'layer_10_weights_V_24_addr' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_248 : Operation 3758 [2/2] (0.79ns)   --->   "%layer_10_weights_V_24_load = load i5 %layer_10_weights_V_24_addr"   --->   Operation 3758 'load' 'layer_10_weights_V_24_load' <Predicate = (!icmp_ln140_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>

State 249 <SV = 73> <Delay = 1.87>
ST_249 : Operation 3759 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_53 = add i37 %shl_ln728_53, i37 %sext_ln703_72"   --->   Operation 3759 'add' 'add_ln1192_53' <Predicate = (!icmp_ln140_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_249 : Operation 3760 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_54)   --->   "%mul_ln1118_54 = mul i36 %sext_ln1118_92, i36 %zext_ln1116_22"   --->   Operation 3760 'mul' 'mul_ln1118_54' <Predicate = (!icmp_ln140_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_249 : Operation 3761 [1/1] (0.00ns)   --->   "%tmp_60 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_53, i32 16, i32 36"   --->   Operation 3761 'partselect' 'tmp_60' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_249 : Operation 3762 [1/1] (0.00ns)   --->   "%shl_ln728_54 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_60, i16 0"   --->   Operation 3762 'bitconcatenate' 'shl_ln728_54' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_249 : Operation 3763 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_54)   --->   "%sext_ln703_73 = sext i36 %mul_ln1118_54"   --->   Operation 3763 'sext' 'sext_ln703_73' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_249 : Operation 3764 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_54 = add i37 %shl_ln728_54, i37 %sext_ln703_73"   --->   Operation 3764 'add' 'add_ln1192_54' <Predicate = (!icmp_ln140_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_249 : Operation 3765 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_55)   --->   "%mul_ln1118_55 = mul i36 %sext_ln1118_93, i36 %zext_ln1116_23"   --->   Operation 3765 'mul' 'mul_ln1118_55' <Predicate = (!icmp_ln140_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_249 : Operation 3766 [1/2] (0.79ns)   --->   "%layer_10_weights_V_24_load = load i5 %layer_10_weights_V_24_addr"   --->   Operation 3766 'load' 'layer_10_weights_V_24_load' <Predicate = (!icmp_ln140_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_249 : Operation 3767 [1/1] (0.00ns)   --->   "%sext_ln1118_94 = sext i16 %layer_10_weights_V_24_load"   --->   Operation 3767 'sext' 'sext_ln1118_94' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_249 : Operation 3768 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_56)   --->   "%mul_ln1118_56 = mul i36 %sext_ln1118_94, i36 %zext_ln1116_24"   --->   Operation 3768 'mul' 'mul_ln1118_56' <Predicate = (!icmp_ln140_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_249 : Operation 3769 [1/1] (0.00ns)   --->   "%layer_10_weights_V_25_addr = getelementptr i16 %layer_10_weights_V_25, i64 0, i64 %i_11_cast"   --->   Operation 3769 'getelementptr' 'layer_10_weights_V_25_addr' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_249 : Operation 3770 [2/2] (0.79ns)   --->   "%layer_10_weights_V_25_load = load i5 %layer_10_weights_V_25_addr"   --->   Operation 3770 'load' 'layer_10_weights_V_25_load' <Predicate = (!icmp_ln140_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>

State 250 <SV = 74> <Delay = 1.87>
ST_250 : Operation 3771 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_54 = add i37 %shl_ln728_54, i37 %sext_ln703_73"   --->   Operation 3771 'add' 'add_ln1192_54' <Predicate = (!icmp_ln140_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_250 : Operation 3772 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_55)   --->   "%mul_ln1118_55 = mul i36 %sext_ln1118_93, i36 %zext_ln1116_23"   --->   Operation 3772 'mul' 'mul_ln1118_55' <Predicate = (!icmp_ln140_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_250 : Operation 3773 [1/1] (0.00ns)   --->   "%tmp_61 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_54, i32 16, i32 36"   --->   Operation 3773 'partselect' 'tmp_61' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_250 : Operation 3774 [1/1] (0.00ns)   --->   "%shl_ln728_55 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_61, i16 0"   --->   Operation 3774 'bitconcatenate' 'shl_ln728_55' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_250 : Operation 3775 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_55)   --->   "%sext_ln703_74 = sext i36 %mul_ln1118_55"   --->   Operation 3775 'sext' 'sext_ln703_74' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_250 : Operation 3776 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_55 = add i37 %shl_ln728_55, i37 %sext_ln703_74"   --->   Operation 3776 'add' 'add_ln1192_55' <Predicate = (!icmp_ln140_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_250 : Operation 3777 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_56)   --->   "%mul_ln1118_56 = mul i36 %sext_ln1118_94, i36 %zext_ln1116_24"   --->   Operation 3777 'mul' 'mul_ln1118_56' <Predicate = (!icmp_ln140_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_250 : Operation 3778 [1/2] (0.79ns)   --->   "%layer_10_weights_V_25_load = load i5 %layer_10_weights_V_25_addr"   --->   Operation 3778 'load' 'layer_10_weights_V_25_load' <Predicate = (!icmp_ln140_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_250 : Operation 3779 [1/1] (0.00ns)   --->   "%sext_ln1118_95 = sext i16 %layer_10_weights_V_25_load"   --->   Operation 3779 'sext' 'sext_ln1118_95' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_250 : Operation 3780 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_57)   --->   "%mul_ln1118_57 = mul i36 %sext_ln1118_95, i36 %zext_ln1116_25"   --->   Operation 3780 'mul' 'mul_ln1118_57' <Predicate = (!icmp_ln140_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_250 : Operation 3781 [1/1] (0.00ns)   --->   "%layer_10_weights_V_26_addr = getelementptr i15 %layer_10_weights_V_26, i64 0, i64 %i_11_cast"   --->   Operation 3781 'getelementptr' 'layer_10_weights_V_26_addr' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_250 : Operation 3782 [2/2] (0.79ns)   --->   "%layer_10_weights_V_26_load = load i5 %layer_10_weights_V_26_addr"   --->   Operation 3782 'load' 'layer_10_weights_V_26_load' <Predicate = (!icmp_ln140_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>

State 251 <SV = 75> <Delay = 1.87>
ST_251 : Operation 3783 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_55 = add i37 %shl_ln728_55, i37 %sext_ln703_74"   --->   Operation 3783 'add' 'add_ln1192_55' <Predicate = (!icmp_ln140_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_251 : Operation 3784 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_56)   --->   "%mul_ln1118_56 = mul i36 %sext_ln1118_94, i36 %zext_ln1116_24"   --->   Operation 3784 'mul' 'mul_ln1118_56' <Predicate = (!icmp_ln140_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_251 : Operation 3785 [1/1] (0.00ns)   --->   "%tmp_62 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_55, i32 16, i32 36"   --->   Operation 3785 'partselect' 'tmp_62' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_251 : Operation 3786 [1/1] (0.00ns)   --->   "%shl_ln728_56 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_62, i16 0"   --->   Operation 3786 'bitconcatenate' 'shl_ln728_56' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_251 : Operation 3787 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_56)   --->   "%sext_ln703_75 = sext i36 %mul_ln1118_56"   --->   Operation 3787 'sext' 'sext_ln703_75' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_251 : Operation 3788 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_56 = add i37 %shl_ln728_56, i37 %sext_ln703_75"   --->   Operation 3788 'add' 'add_ln1192_56' <Predicate = (!icmp_ln140_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_251 : Operation 3789 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_57)   --->   "%mul_ln1118_57 = mul i36 %sext_ln1118_95, i36 %zext_ln1116_25"   --->   Operation 3789 'mul' 'mul_ln1118_57' <Predicate = (!icmp_ln140_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_251 : Operation 3790 [1/2] (0.79ns)   --->   "%layer_10_weights_V_26_load = load i5 %layer_10_weights_V_26_addr"   --->   Operation 3790 'load' 'layer_10_weights_V_26_load' <Predicate = (!icmp_ln140_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>
ST_251 : Operation 3791 [1/1] (0.00ns)   --->   "%sext_ln1118_96 = sext i15 %layer_10_weights_V_26_load"   --->   Operation 3791 'sext' 'sext_ln1118_96' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_251 : Operation 3792 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_58)   --->   "%mul_ln1118_58 = mul i35 %sext_ln1118_96, i35 %zext_ln1116_26"   --->   Operation 3792 'mul' 'mul_ln1118_58' <Predicate = (!icmp_ln140_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_251 : Operation 3793 [1/1] (0.00ns)   --->   "%layer_10_weights_V_27_addr = getelementptr i15 %layer_10_weights_V_27, i64 0, i64 %i_11_cast"   --->   Operation 3793 'getelementptr' 'layer_10_weights_V_27_addr' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_251 : Operation 3794 [2/2] (0.79ns)   --->   "%layer_10_weights_V_27_load = load i5 %layer_10_weights_V_27_addr"   --->   Operation 3794 'load' 'layer_10_weights_V_27_load' <Predicate = (!icmp_ln140_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>

State 252 <SV = 76> <Delay = 1.87>
ST_252 : Operation 3795 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_56 = add i37 %shl_ln728_56, i37 %sext_ln703_75"   --->   Operation 3795 'add' 'add_ln1192_56' <Predicate = (!icmp_ln140_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_252 : Operation 3796 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_57)   --->   "%mul_ln1118_57 = mul i36 %sext_ln1118_95, i36 %zext_ln1116_25"   --->   Operation 3796 'mul' 'mul_ln1118_57' <Predicate = (!icmp_ln140_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_252 : Operation 3797 [1/1] (0.00ns)   --->   "%tmp_63 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_56, i32 16, i32 36"   --->   Operation 3797 'partselect' 'tmp_63' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_252 : Operation 3798 [1/1] (0.00ns)   --->   "%shl_ln728_57 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_63, i16 0"   --->   Operation 3798 'bitconcatenate' 'shl_ln728_57' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_252 : Operation 3799 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_57)   --->   "%sext_ln703_76 = sext i36 %mul_ln1118_57"   --->   Operation 3799 'sext' 'sext_ln703_76' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_252 : Operation 3800 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_57 = add i37 %shl_ln728_57, i37 %sext_ln703_76"   --->   Operation 3800 'add' 'add_ln1192_57' <Predicate = (!icmp_ln140_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_252 : Operation 3801 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_58)   --->   "%mul_ln1118_58 = mul i35 %sext_ln1118_96, i35 %zext_ln1116_26"   --->   Operation 3801 'mul' 'mul_ln1118_58' <Predicate = (!icmp_ln140_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_252 : Operation 3802 [1/2] (0.79ns)   --->   "%layer_10_weights_V_27_load = load i5 %layer_10_weights_V_27_addr"   --->   Operation 3802 'load' 'layer_10_weights_V_27_load' <Predicate = (!icmp_ln140_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>
ST_252 : Operation 3803 [1/1] (0.00ns)   --->   "%sext_ln1118_97 = sext i15 %layer_10_weights_V_27_load"   --->   Operation 3803 'sext' 'sext_ln1118_97' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_252 : Operation 3804 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_59)   --->   "%mul_ln1118_59 = mul i35 %sext_ln1118_97, i35 %zext_ln1116_27"   --->   Operation 3804 'mul' 'mul_ln1118_59' <Predicate = (!icmp_ln140_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_252 : Operation 3805 [1/1] (0.00ns)   --->   "%layer_10_weights_V_28_addr = getelementptr i15 %layer_10_weights_V_28, i64 0, i64 %i_11_cast"   --->   Operation 3805 'getelementptr' 'layer_10_weights_V_28_addr' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_252 : Operation 3806 [2/2] (0.79ns)   --->   "%layer_10_weights_V_28_load = load i5 %layer_10_weights_V_28_addr"   --->   Operation 3806 'load' 'layer_10_weights_V_28_load' <Predicate = (!icmp_ln140_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>

State 253 <SV = 77> <Delay = 1.87>
ST_253 : Operation 3807 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_57 = add i37 %shl_ln728_57, i37 %sext_ln703_76"   --->   Operation 3807 'add' 'add_ln1192_57' <Predicate = (!icmp_ln140_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_253 : Operation 3808 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_58)   --->   "%mul_ln1118_58 = mul i35 %sext_ln1118_96, i35 %zext_ln1116_26"   --->   Operation 3808 'mul' 'mul_ln1118_58' <Predicate = (!icmp_ln140_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_253 : Operation 3809 [1/1] (0.00ns)   --->   "%tmp_64 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_57, i32 16, i32 36"   --->   Operation 3809 'partselect' 'tmp_64' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_253 : Operation 3810 [1/1] (0.00ns)   --->   "%shl_ln728_58 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_64, i16 0"   --->   Operation 3810 'bitconcatenate' 'shl_ln728_58' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_253 : Operation 3811 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_58)   --->   "%sext_ln703_77 = sext i35 %mul_ln1118_58"   --->   Operation 3811 'sext' 'sext_ln703_77' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_253 : Operation 3812 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_58 = add i37 %shl_ln728_58, i37 %sext_ln703_77"   --->   Operation 3812 'add' 'add_ln1192_58' <Predicate = (!icmp_ln140_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_253 : Operation 3813 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_59)   --->   "%mul_ln1118_59 = mul i35 %sext_ln1118_97, i35 %zext_ln1116_27"   --->   Operation 3813 'mul' 'mul_ln1118_59' <Predicate = (!icmp_ln140_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_253 : Operation 3814 [1/2] (0.79ns)   --->   "%layer_10_weights_V_28_load = load i5 %layer_10_weights_V_28_addr"   --->   Operation 3814 'load' 'layer_10_weights_V_28_load' <Predicate = (!icmp_ln140_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>
ST_253 : Operation 3815 [1/1] (0.00ns)   --->   "%sext_ln1118_98 = sext i15 %layer_10_weights_V_28_load"   --->   Operation 3815 'sext' 'sext_ln1118_98' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_253 : Operation 3816 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_60)   --->   "%mul_ln1118_60 = mul i35 %sext_ln1118_98, i35 %zext_ln1116_28"   --->   Operation 3816 'mul' 'mul_ln1118_60' <Predicate = (!icmp_ln140_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_253 : Operation 3817 [1/1] (0.00ns)   --->   "%layer_10_weights_V_29_addr = getelementptr i15 %layer_10_weights_V_29, i64 0, i64 %i_11_cast"   --->   Operation 3817 'getelementptr' 'layer_10_weights_V_29_addr' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_253 : Operation 3818 [2/2] (0.79ns)   --->   "%layer_10_weights_V_29_load = load i5 %layer_10_weights_V_29_addr"   --->   Operation 3818 'load' 'layer_10_weights_V_29_load' <Predicate = (!icmp_ln140_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>

State 254 <SV = 78> <Delay = 1.87>
ST_254 : Operation 3819 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_58 = add i37 %shl_ln728_58, i37 %sext_ln703_77"   --->   Operation 3819 'add' 'add_ln1192_58' <Predicate = (!icmp_ln140_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_254 : Operation 3820 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_59)   --->   "%mul_ln1118_59 = mul i35 %sext_ln1118_97, i35 %zext_ln1116_27"   --->   Operation 3820 'mul' 'mul_ln1118_59' <Predicate = (!icmp_ln140_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_254 : Operation 3821 [1/1] (0.00ns)   --->   "%tmp_65 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_58, i32 16, i32 36"   --->   Operation 3821 'partselect' 'tmp_65' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_254 : Operation 3822 [1/1] (0.00ns)   --->   "%shl_ln728_59 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_65, i16 0"   --->   Operation 3822 'bitconcatenate' 'shl_ln728_59' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_254 : Operation 3823 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_59)   --->   "%sext_ln703_78 = sext i35 %mul_ln1118_59"   --->   Operation 3823 'sext' 'sext_ln703_78' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_254 : Operation 3824 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_59 = add i37 %shl_ln728_59, i37 %sext_ln703_78"   --->   Operation 3824 'add' 'add_ln1192_59' <Predicate = (!icmp_ln140_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_254 : Operation 3825 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_60)   --->   "%mul_ln1118_60 = mul i35 %sext_ln1118_98, i35 %zext_ln1116_28"   --->   Operation 3825 'mul' 'mul_ln1118_60' <Predicate = (!icmp_ln140_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_254 : Operation 3826 [1/2] (0.79ns)   --->   "%layer_10_weights_V_29_load = load i5 %layer_10_weights_V_29_addr"   --->   Operation 3826 'load' 'layer_10_weights_V_29_load' <Predicate = (!icmp_ln140_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>
ST_254 : Operation 3827 [1/1] (0.00ns)   --->   "%sext_ln1118_99 = sext i15 %layer_10_weights_V_29_load"   --->   Operation 3827 'sext' 'sext_ln1118_99' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_254 : Operation 3828 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_61)   --->   "%mul_ln1118_61 = mul i35 %sext_ln1118_99, i35 %zext_ln1116_29"   --->   Operation 3828 'mul' 'mul_ln1118_61' <Predicate = (!icmp_ln140_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_254 : Operation 3829 [1/1] (0.00ns)   --->   "%layer_10_weights_V_30_addr = getelementptr i15 %layer_10_weights_V_30, i64 0, i64 %i_11_cast"   --->   Operation 3829 'getelementptr' 'layer_10_weights_V_30_addr' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_254 : Operation 3830 [2/2] (0.79ns)   --->   "%layer_10_weights_V_30_load = load i5 %layer_10_weights_V_30_addr"   --->   Operation 3830 'load' 'layer_10_weights_V_30_load' <Predicate = (!icmp_ln140_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>

State 255 <SV = 79> <Delay = 1.87>
ST_255 : Operation 3831 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_59 = add i37 %shl_ln728_59, i37 %sext_ln703_78"   --->   Operation 3831 'add' 'add_ln1192_59' <Predicate = (!icmp_ln140_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_255 : Operation 3832 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_60)   --->   "%mul_ln1118_60 = mul i35 %sext_ln1118_98, i35 %zext_ln1116_28"   --->   Operation 3832 'mul' 'mul_ln1118_60' <Predicate = (!icmp_ln140_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_255 : Operation 3833 [1/1] (0.00ns)   --->   "%tmp_66 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_59, i32 16, i32 36"   --->   Operation 3833 'partselect' 'tmp_66' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_255 : Operation 3834 [1/1] (0.00ns)   --->   "%shl_ln728_60 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_66, i16 0"   --->   Operation 3834 'bitconcatenate' 'shl_ln728_60' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_255 : Operation 3835 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_60)   --->   "%sext_ln703_79 = sext i35 %mul_ln1118_60"   --->   Operation 3835 'sext' 'sext_ln703_79' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_255 : Operation 3836 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_60 = add i37 %shl_ln728_60, i37 %sext_ln703_79"   --->   Operation 3836 'add' 'add_ln1192_60' <Predicate = (!icmp_ln140_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_255 : Operation 3837 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_61)   --->   "%mul_ln1118_61 = mul i35 %sext_ln1118_99, i35 %zext_ln1116_29"   --->   Operation 3837 'mul' 'mul_ln1118_61' <Predicate = (!icmp_ln140_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_255 : Operation 3838 [1/2] (0.79ns)   --->   "%layer_10_weights_V_30_load = load i5 %layer_10_weights_V_30_addr"   --->   Operation 3838 'load' 'layer_10_weights_V_30_load' <Predicate = (!icmp_ln140_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>
ST_255 : Operation 3839 [1/1] (0.00ns)   --->   "%sext_ln1118_100 = sext i15 %layer_10_weights_V_30_load"   --->   Operation 3839 'sext' 'sext_ln1118_100' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_255 : Operation 3840 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_62)   --->   "%mul_ln1118_62 = mul i35 %sext_ln1118_100, i35 %zext_ln1116_30"   --->   Operation 3840 'mul' 'mul_ln1118_62' <Predicate = (!icmp_ln140_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_255 : Operation 3841 [1/1] (0.00ns)   --->   "%layer_10_weights_V_31_addr = getelementptr i17 %layer_10_weights_V_31, i64 0, i64 %i_11_cast"   --->   Operation 3841 'getelementptr' 'layer_10_weights_V_31_addr' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_255 : Operation 3842 [2/2] (0.79ns)   --->   "%layer_10_weights_V_31_load = load i5 %layer_10_weights_V_31_addr"   --->   Operation 3842 'load' 'layer_10_weights_V_31_load' <Predicate = (!icmp_ln140_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 32> <ROM>

State 256 <SV = 80> <Delay = 1.87>
ST_256 : Operation 3843 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_60 = add i37 %shl_ln728_60, i37 %sext_ln703_79"   --->   Operation 3843 'add' 'add_ln1192_60' <Predicate = (!icmp_ln140_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_256 : Operation 3844 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_61)   --->   "%mul_ln1118_61 = mul i35 %sext_ln1118_99, i35 %zext_ln1116_29"   --->   Operation 3844 'mul' 'mul_ln1118_61' <Predicate = (!icmp_ln140_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_256 : Operation 3845 [1/1] (0.00ns)   --->   "%tmp_67 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_60, i32 16, i32 36"   --->   Operation 3845 'partselect' 'tmp_67' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_256 : Operation 3846 [1/1] (0.00ns)   --->   "%shl_ln728_61 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_67, i16 0"   --->   Operation 3846 'bitconcatenate' 'shl_ln728_61' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_256 : Operation 3847 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_61)   --->   "%sext_ln703_80 = sext i35 %mul_ln1118_61"   --->   Operation 3847 'sext' 'sext_ln703_80' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_256 : Operation 3848 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_61 = add i37 %shl_ln728_61, i37 %sext_ln703_80"   --->   Operation 3848 'add' 'add_ln1192_61' <Predicate = (!icmp_ln140_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_256 : Operation 3849 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_62)   --->   "%mul_ln1118_62 = mul i35 %sext_ln1118_100, i35 %zext_ln1116_30"   --->   Operation 3849 'mul' 'mul_ln1118_62' <Predicate = (!icmp_ln140_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_256 : Operation 3850 [1/2] (0.79ns)   --->   "%layer_10_weights_V_31_load = load i5 %layer_10_weights_V_31_addr"   --->   Operation 3850 'load' 'layer_10_weights_V_31_load' <Predicate = (!icmp_ln140_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 32> <ROM>
ST_256 : Operation 3851 [1/1] (0.00ns)   --->   "%sext_ln1118_101 = sext i17 %layer_10_weights_V_31_load"   --->   Operation 3851 'sext' 'sext_ln1118_101' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_256 : Operation 3852 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_63)   --->   "%mul_ln703_8 = mul i37 %sext_ln1118_101, i37 %zext_ln1116_31"   --->   Operation 3852 'mul' 'mul_ln703_8' <Predicate = (!icmp_ln140_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_256 : Operation 3853 [1/1] (0.00ns)   --->   "%layer_10_weights_V_32_addr = getelementptr i16 %layer_10_weights_V_32, i64 0, i64 %i_11_cast"   --->   Operation 3853 'getelementptr' 'layer_10_weights_V_32_addr' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_256 : Operation 3854 [2/2] (0.79ns)   --->   "%layer_10_weights_V_32_load = load i5 %layer_10_weights_V_32_addr"   --->   Operation 3854 'load' 'layer_10_weights_V_32_load' <Predicate = (!icmp_ln140_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>

State 257 <SV = 81> <Delay = 1.87>
ST_257 : Operation 3855 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_61 = add i37 %shl_ln728_61, i37 %sext_ln703_80"   --->   Operation 3855 'add' 'add_ln1192_61' <Predicate = (!icmp_ln140_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_257 : Operation 3856 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_62)   --->   "%mul_ln1118_62 = mul i35 %sext_ln1118_100, i35 %zext_ln1116_30"   --->   Operation 3856 'mul' 'mul_ln1118_62' <Predicate = (!icmp_ln140_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_257 : Operation 3857 [1/1] (0.00ns)   --->   "%tmp_68 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_61, i32 16, i32 36"   --->   Operation 3857 'partselect' 'tmp_68' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_257 : Operation 3858 [1/1] (0.00ns)   --->   "%shl_ln728_62 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_68, i16 0"   --->   Operation 3858 'bitconcatenate' 'shl_ln728_62' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_257 : Operation 3859 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_62)   --->   "%sext_ln703_81 = sext i35 %mul_ln1118_62"   --->   Operation 3859 'sext' 'sext_ln703_81' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_257 : Operation 3860 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_62 = add i37 %shl_ln728_62, i37 %sext_ln703_81"   --->   Operation 3860 'add' 'add_ln1192_62' <Predicate = (!icmp_ln140_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_257 : Operation 3861 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_63)   --->   "%mul_ln703_8 = mul i37 %sext_ln1118_101, i37 %zext_ln1116_31"   --->   Operation 3861 'mul' 'mul_ln703_8' <Predicate = (!icmp_ln140_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_257 : Operation 3862 [1/2] (0.79ns)   --->   "%layer_10_weights_V_32_load = load i5 %layer_10_weights_V_32_addr"   --->   Operation 3862 'load' 'layer_10_weights_V_32_load' <Predicate = (!icmp_ln140_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_257 : Operation 3863 [1/1] (0.00ns)   --->   "%sext_ln1118_102 = sext i16 %layer_10_weights_V_32_load"   --->   Operation 3863 'sext' 'sext_ln1118_102' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_257 : Operation 3864 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_64)   --->   "%mul_ln1118_64 = mul i36 %sext_ln1118_102, i36 %zext_ln1116_32"   --->   Operation 3864 'mul' 'mul_ln1118_64' <Predicate = (!icmp_ln140_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_257 : Operation 3865 [1/1] (0.00ns)   --->   "%layer_10_weights_V_33_addr = getelementptr i15 %layer_10_weights_V_33, i64 0, i64 %i_11_cast"   --->   Operation 3865 'getelementptr' 'layer_10_weights_V_33_addr' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_257 : Operation 3866 [2/2] (0.79ns)   --->   "%layer_10_weights_V_33_load = load i5 %layer_10_weights_V_33_addr"   --->   Operation 3866 'load' 'layer_10_weights_V_33_load' <Predicate = (!icmp_ln140_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>

State 258 <SV = 82> <Delay = 1.87>
ST_258 : Operation 3867 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_62 = add i37 %shl_ln728_62, i37 %sext_ln703_81"   --->   Operation 3867 'add' 'add_ln1192_62' <Predicate = (!icmp_ln140_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_258 : Operation 3868 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_63)   --->   "%mul_ln703_8 = mul i37 %sext_ln1118_101, i37 %zext_ln1116_31"   --->   Operation 3868 'mul' 'mul_ln703_8' <Predicate = (!icmp_ln140_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_258 : Operation 3869 [1/1] (0.00ns)   --->   "%tmp_69 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_62, i32 16, i32 36"   --->   Operation 3869 'partselect' 'tmp_69' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_258 : Operation 3870 [1/1] (0.00ns)   --->   "%shl_ln728_63 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_69, i16 0"   --->   Operation 3870 'bitconcatenate' 'shl_ln728_63' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_258 : Operation 3871 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_63 = add i37 %shl_ln728_63, i37 %mul_ln703_8"   --->   Operation 3871 'add' 'add_ln1192_63' <Predicate = (!icmp_ln140_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_258 : Operation 3872 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_64)   --->   "%mul_ln1118_64 = mul i36 %sext_ln1118_102, i36 %zext_ln1116_32"   --->   Operation 3872 'mul' 'mul_ln1118_64' <Predicate = (!icmp_ln140_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_258 : Operation 3873 [1/2] (0.79ns)   --->   "%layer_10_weights_V_33_load = load i5 %layer_10_weights_V_33_addr"   --->   Operation 3873 'load' 'layer_10_weights_V_33_load' <Predicate = (!icmp_ln140_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>
ST_258 : Operation 3874 [1/1] (0.00ns)   --->   "%sext_ln1118_103 = sext i15 %layer_10_weights_V_33_load"   --->   Operation 3874 'sext' 'sext_ln1118_103' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_258 : Operation 3875 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_65)   --->   "%mul_ln1118_65 = mul i35 %sext_ln1118_103, i35 %zext_ln1116_33"   --->   Operation 3875 'mul' 'mul_ln1118_65' <Predicate = (!icmp_ln140_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_258 : Operation 3876 [1/1] (0.00ns)   --->   "%layer_10_weights_V_34_addr = getelementptr i15 %layer_10_weights_V_34, i64 0, i64 %i_11_cast"   --->   Operation 3876 'getelementptr' 'layer_10_weights_V_34_addr' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_258 : Operation 3877 [2/2] (0.79ns)   --->   "%layer_10_weights_V_34_load = load i5 %layer_10_weights_V_34_addr"   --->   Operation 3877 'load' 'layer_10_weights_V_34_load' <Predicate = (!icmp_ln140_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>

State 259 <SV = 83> <Delay = 1.87>
ST_259 : Operation 3878 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_63 = add i37 %shl_ln728_63, i37 %mul_ln703_8"   --->   Operation 3878 'add' 'add_ln1192_63' <Predicate = (!icmp_ln140_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_259 : Operation 3879 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_64)   --->   "%mul_ln1118_64 = mul i36 %sext_ln1118_102, i36 %zext_ln1116_32"   --->   Operation 3879 'mul' 'mul_ln1118_64' <Predicate = (!icmp_ln140_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_259 : Operation 3880 [1/1] (0.00ns)   --->   "%tmp_70 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_63, i32 16, i32 36"   --->   Operation 3880 'partselect' 'tmp_70' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_259 : Operation 3881 [1/1] (0.00ns)   --->   "%shl_ln728_64 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_70, i16 0"   --->   Operation 3881 'bitconcatenate' 'shl_ln728_64' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_259 : Operation 3882 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_64)   --->   "%sext_ln703_82 = sext i36 %mul_ln1118_64"   --->   Operation 3882 'sext' 'sext_ln703_82' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_259 : Operation 3883 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_64 = add i37 %shl_ln728_64, i37 %sext_ln703_82"   --->   Operation 3883 'add' 'add_ln1192_64' <Predicate = (!icmp_ln140_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_259 : Operation 3884 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_65)   --->   "%mul_ln1118_65 = mul i35 %sext_ln1118_103, i35 %zext_ln1116_33"   --->   Operation 3884 'mul' 'mul_ln1118_65' <Predicate = (!icmp_ln140_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_259 : Operation 3885 [1/2] (0.79ns)   --->   "%layer_10_weights_V_34_load = load i5 %layer_10_weights_V_34_addr"   --->   Operation 3885 'load' 'layer_10_weights_V_34_load' <Predicate = (!icmp_ln140_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>
ST_259 : Operation 3886 [1/1] (0.00ns)   --->   "%sext_ln1118_104 = sext i15 %layer_10_weights_V_34_load"   --->   Operation 3886 'sext' 'sext_ln1118_104' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_259 : Operation 3887 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_66)   --->   "%mul_ln1118_66 = mul i35 %sext_ln1118_104, i35 %zext_ln1116_34"   --->   Operation 3887 'mul' 'mul_ln1118_66' <Predicate = (!icmp_ln140_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_259 : Operation 3888 [1/1] (0.00ns)   --->   "%layer_10_weights_V_35_addr = getelementptr i16 %layer_10_weights_V_35, i64 0, i64 %i_11_cast"   --->   Operation 3888 'getelementptr' 'layer_10_weights_V_35_addr' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_259 : Operation 3889 [2/2] (0.79ns)   --->   "%layer_10_weights_V_35_load = load i5 %layer_10_weights_V_35_addr"   --->   Operation 3889 'load' 'layer_10_weights_V_35_load' <Predicate = (!icmp_ln140_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>

State 260 <SV = 84> <Delay = 1.87>
ST_260 : Operation 3890 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_64 = add i37 %shl_ln728_64, i37 %sext_ln703_82"   --->   Operation 3890 'add' 'add_ln1192_64' <Predicate = (!icmp_ln140_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_260 : Operation 3891 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_65)   --->   "%mul_ln1118_65 = mul i35 %sext_ln1118_103, i35 %zext_ln1116_33"   --->   Operation 3891 'mul' 'mul_ln1118_65' <Predicate = (!icmp_ln140_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_260 : Operation 3892 [1/1] (0.00ns)   --->   "%tmp_71 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_64, i32 16, i32 36"   --->   Operation 3892 'partselect' 'tmp_71' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_260 : Operation 3893 [1/1] (0.00ns)   --->   "%shl_ln728_65 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_71, i16 0"   --->   Operation 3893 'bitconcatenate' 'shl_ln728_65' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_260 : Operation 3894 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_65)   --->   "%sext_ln703_83 = sext i35 %mul_ln1118_65"   --->   Operation 3894 'sext' 'sext_ln703_83' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_260 : Operation 3895 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_65 = add i37 %shl_ln728_65, i37 %sext_ln703_83"   --->   Operation 3895 'add' 'add_ln1192_65' <Predicate = (!icmp_ln140_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_260 : Operation 3896 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_66)   --->   "%mul_ln1118_66 = mul i35 %sext_ln1118_104, i35 %zext_ln1116_34"   --->   Operation 3896 'mul' 'mul_ln1118_66' <Predicate = (!icmp_ln140_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_260 : Operation 3897 [1/2] (0.79ns)   --->   "%layer_10_weights_V_35_load = load i5 %layer_10_weights_V_35_addr"   --->   Operation 3897 'load' 'layer_10_weights_V_35_load' <Predicate = (!icmp_ln140_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_260 : Operation 3898 [1/1] (0.00ns)   --->   "%sext_ln1118_105 = sext i16 %layer_10_weights_V_35_load"   --->   Operation 3898 'sext' 'sext_ln1118_105' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_260 : Operation 3899 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_67)   --->   "%mul_ln1118_67 = mul i36 %sext_ln1118_105, i36 %zext_ln1116_35"   --->   Operation 3899 'mul' 'mul_ln1118_67' <Predicate = (!icmp_ln140_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_260 : Operation 3900 [1/1] (0.00ns)   --->   "%layer_10_weights_V_36_addr = getelementptr i15 %layer_10_weights_V_36, i64 0, i64 %i_11_cast"   --->   Operation 3900 'getelementptr' 'layer_10_weights_V_36_addr' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_260 : Operation 3901 [2/2] (0.79ns)   --->   "%layer_10_weights_V_36_load = load i5 %layer_10_weights_V_36_addr"   --->   Operation 3901 'load' 'layer_10_weights_V_36_load' <Predicate = (!icmp_ln140_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>

State 261 <SV = 85> <Delay = 1.87>
ST_261 : Operation 3902 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_65 = add i37 %shl_ln728_65, i37 %sext_ln703_83"   --->   Operation 3902 'add' 'add_ln1192_65' <Predicate = (!icmp_ln140_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_261 : Operation 3903 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_66)   --->   "%mul_ln1118_66 = mul i35 %sext_ln1118_104, i35 %zext_ln1116_34"   --->   Operation 3903 'mul' 'mul_ln1118_66' <Predicate = (!icmp_ln140_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_261 : Operation 3904 [1/1] (0.00ns)   --->   "%tmp_72 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_65, i32 16, i32 36"   --->   Operation 3904 'partselect' 'tmp_72' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_261 : Operation 3905 [1/1] (0.00ns)   --->   "%shl_ln728_66 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_72, i16 0"   --->   Operation 3905 'bitconcatenate' 'shl_ln728_66' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_261 : Operation 3906 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_66)   --->   "%sext_ln703_84 = sext i35 %mul_ln1118_66"   --->   Operation 3906 'sext' 'sext_ln703_84' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_261 : Operation 3907 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_66 = add i37 %shl_ln728_66, i37 %sext_ln703_84"   --->   Operation 3907 'add' 'add_ln1192_66' <Predicate = (!icmp_ln140_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_261 : Operation 3908 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_67)   --->   "%mul_ln1118_67 = mul i36 %sext_ln1118_105, i36 %zext_ln1116_35"   --->   Operation 3908 'mul' 'mul_ln1118_67' <Predicate = (!icmp_ln140_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_261 : Operation 3909 [1/2] (0.79ns)   --->   "%layer_10_weights_V_36_load = load i5 %layer_10_weights_V_36_addr"   --->   Operation 3909 'load' 'layer_10_weights_V_36_load' <Predicate = (!icmp_ln140_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>
ST_261 : Operation 3910 [1/1] (0.00ns)   --->   "%sext_ln1118_106 = sext i15 %layer_10_weights_V_36_load"   --->   Operation 3910 'sext' 'sext_ln1118_106' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_261 : Operation 3911 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_68)   --->   "%mul_ln1118_68 = mul i35 %sext_ln1118_106, i35 %zext_ln1116_36"   --->   Operation 3911 'mul' 'mul_ln1118_68' <Predicate = (!icmp_ln140_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_261 : Operation 3912 [1/1] (0.00ns)   --->   "%layer_10_weights_V_37_addr = getelementptr i16 %layer_10_weights_V_37, i64 0, i64 %i_11_cast"   --->   Operation 3912 'getelementptr' 'layer_10_weights_V_37_addr' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_261 : Operation 3913 [2/2] (0.79ns)   --->   "%layer_10_weights_V_37_load = load i5 %layer_10_weights_V_37_addr"   --->   Operation 3913 'load' 'layer_10_weights_V_37_load' <Predicate = (!icmp_ln140_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>

State 262 <SV = 86> <Delay = 1.87>
ST_262 : Operation 3914 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_66 = add i37 %shl_ln728_66, i37 %sext_ln703_84"   --->   Operation 3914 'add' 'add_ln1192_66' <Predicate = (!icmp_ln140_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_262 : Operation 3915 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_67)   --->   "%mul_ln1118_67 = mul i36 %sext_ln1118_105, i36 %zext_ln1116_35"   --->   Operation 3915 'mul' 'mul_ln1118_67' <Predicate = (!icmp_ln140_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_262 : Operation 3916 [1/1] (0.00ns)   --->   "%tmp_73 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_66, i32 16, i32 36"   --->   Operation 3916 'partselect' 'tmp_73' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_262 : Operation 3917 [1/1] (0.00ns)   --->   "%shl_ln728_67 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_73, i16 0"   --->   Operation 3917 'bitconcatenate' 'shl_ln728_67' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_262 : Operation 3918 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_67)   --->   "%sext_ln703_85 = sext i36 %mul_ln1118_67"   --->   Operation 3918 'sext' 'sext_ln703_85' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_262 : Operation 3919 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_67 = add i37 %shl_ln728_67, i37 %sext_ln703_85"   --->   Operation 3919 'add' 'add_ln1192_67' <Predicate = (!icmp_ln140_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_262 : Operation 3920 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_68)   --->   "%mul_ln1118_68 = mul i35 %sext_ln1118_106, i35 %zext_ln1116_36"   --->   Operation 3920 'mul' 'mul_ln1118_68' <Predicate = (!icmp_ln140_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_262 : Operation 3921 [1/2] (0.79ns)   --->   "%layer_10_weights_V_37_load = load i5 %layer_10_weights_V_37_addr"   --->   Operation 3921 'load' 'layer_10_weights_V_37_load' <Predicate = (!icmp_ln140_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_262 : Operation 3922 [1/1] (0.00ns)   --->   "%sext_ln1118_107 = sext i16 %layer_10_weights_V_37_load"   --->   Operation 3922 'sext' 'sext_ln1118_107' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_262 : Operation 3923 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_69)   --->   "%mul_ln1118_69 = mul i36 %sext_ln1118_107, i36 %zext_ln1116_37"   --->   Operation 3923 'mul' 'mul_ln1118_69' <Predicate = (!icmp_ln140_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_262 : Operation 3924 [1/1] (0.00ns)   --->   "%layer_10_weights_V_38_addr = getelementptr i16 %layer_10_weights_V_38, i64 0, i64 %i_11_cast"   --->   Operation 3924 'getelementptr' 'layer_10_weights_V_38_addr' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_262 : Operation 3925 [2/2] (0.79ns)   --->   "%layer_10_weights_V_38_load = load i5 %layer_10_weights_V_38_addr"   --->   Operation 3925 'load' 'layer_10_weights_V_38_load' <Predicate = (!icmp_ln140_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>

State 263 <SV = 87> <Delay = 1.87>
ST_263 : Operation 3926 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_67 = add i37 %shl_ln728_67, i37 %sext_ln703_85"   --->   Operation 3926 'add' 'add_ln1192_67' <Predicate = (!icmp_ln140_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_263 : Operation 3927 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_68)   --->   "%mul_ln1118_68 = mul i35 %sext_ln1118_106, i35 %zext_ln1116_36"   --->   Operation 3927 'mul' 'mul_ln1118_68' <Predicate = (!icmp_ln140_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_263 : Operation 3928 [1/1] (0.00ns)   --->   "%tmp_74 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_67, i32 16, i32 36"   --->   Operation 3928 'partselect' 'tmp_74' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_263 : Operation 3929 [1/1] (0.00ns)   --->   "%shl_ln728_68 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_74, i16 0"   --->   Operation 3929 'bitconcatenate' 'shl_ln728_68' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_263 : Operation 3930 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_68)   --->   "%sext_ln703_86 = sext i35 %mul_ln1118_68"   --->   Operation 3930 'sext' 'sext_ln703_86' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_263 : Operation 3931 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_68 = add i37 %shl_ln728_68, i37 %sext_ln703_86"   --->   Operation 3931 'add' 'add_ln1192_68' <Predicate = (!icmp_ln140_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_263 : Operation 3932 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_69)   --->   "%mul_ln1118_69 = mul i36 %sext_ln1118_107, i36 %zext_ln1116_37"   --->   Operation 3932 'mul' 'mul_ln1118_69' <Predicate = (!icmp_ln140_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_263 : Operation 3933 [1/2] (0.79ns)   --->   "%layer_10_weights_V_38_load = load i5 %layer_10_weights_V_38_addr"   --->   Operation 3933 'load' 'layer_10_weights_V_38_load' <Predicate = (!icmp_ln140_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_263 : Operation 3934 [1/1] (0.00ns)   --->   "%sext_ln1118_108 = sext i16 %layer_10_weights_V_38_load"   --->   Operation 3934 'sext' 'sext_ln1118_108' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_263 : Operation 3935 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_70)   --->   "%mul_ln1118_70 = mul i36 %sext_ln1118_108, i36 %zext_ln1116_38"   --->   Operation 3935 'mul' 'mul_ln1118_70' <Predicate = (!icmp_ln140_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_263 : Operation 3936 [1/1] (0.00ns)   --->   "%layer_10_weights_V_39_addr = getelementptr i15 %layer_10_weights_V_39, i64 0, i64 %i_11_cast"   --->   Operation 3936 'getelementptr' 'layer_10_weights_V_39_addr' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_263 : Operation 3937 [2/2] (0.79ns)   --->   "%layer_10_weights_V_39_load = load i5 %layer_10_weights_V_39_addr"   --->   Operation 3937 'load' 'layer_10_weights_V_39_load' <Predicate = (!icmp_ln140_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>

State 264 <SV = 88> <Delay = 1.87>
ST_264 : Operation 3938 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_68 = add i37 %shl_ln728_68, i37 %sext_ln703_86"   --->   Operation 3938 'add' 'add_ln1192_68' <Predicate = (!icmp_ln140_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_264 : Operation 3939 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_69)   --->   "%mul_ln1118_69 = mul i36 %sext_ln1118_107, i36 %zext_ln1116_37"   --->   Operation 3939 'mul' 'mul_ln1118_69' <Predicate = (!icmp_ln140_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_264 : Operation 3940 [1/1] (0.00ns)   --->   "%tmp_75 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_68, i32 16, i32 36"   --->   Operation 3940 'partselect' 'tmp_75' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_264 : Operation 3941 [1/1] (0.00ns)   --->   "%shl_ln728_69 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_75, i16 0"   --->   Operation 3941 'bitconcatenate' 'shl_ln728_69' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_264 : Operation 3942 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_69)   --->   "%sext_ln703_87 = sext i36 %mul_ln1118_69"   --->   Operation 3942 'sext' 'sext_ln703_87' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_264 : Operation 3943 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_69 = add i37 %shl_ln728_69, i37 %sext_ln703_87"   --->   Operation 3943 'add' 'add_ln1192_69' <Predicate = (!icmp_ln140_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_264 : Operation 3944 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_70)   --->   "%mul_ln1118_70 = mul i36 %sext_ln1118_108, i36 %zext_ln1116_38"   --->   Operation 3944 'mul' 'mul_ln1118_70' <Predicate = (!icmp_ln140_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_264 : Operation 3945 [1/2] (0.79ns)   --->   "%layer_10_weights_V_39_load = load i5 %layer_10_weights_V_39_addr"   --->   Operation 3945 'load' 'layer_10_weights_V_39_load' <Predicate = (!icmp_ln140_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>
ST_264 : Operation 3946 [1/1] (0.00ns)   --->   "%sext_ln1118_109 = sext i15 %layer_10_weights_V_39_load"   --->   Operation 3946 'sext' 'sext_ln1118_109' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_264 : Operation 3947 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_71)   --->   "%mul_ln1118_71 = mul i35 %sext_ln1118_109, i35 %zext_ln1116_39"   --->   Operation 3947 'mul' 'mul_ln1118_71' <Predicate = (!icmp_ln140_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_264 : Operation 3948 [1/1] (0.00ns)   --->   "%layer_10_weights_V_40_addr = getelementptr i16 %layer_10_weights_V_40, i64 0, i64 %i_11_cast"   --->   Operation 3948 'getelementptr' 'layer_10_weights_V_40_addr' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_264 : Operation 3949 [2/2] (0.79ns)   --->   "%layer_10_weights_V_40_load = load i5 %layer_10_weights_V_40_addr"   --->   Operation 3949 'load' 'layer_10_weights_V_40_load' <Predicate = (!icmp_ln140_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>

State 265 <SV = 89> <Delay = 1.87>
ST_265 : Operation 3950 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_69 = add i37 %shl_ln728_69, i37 %sext_ln703_87"   --->   Operation 3950 'add' 'add_ln1192_69' <Predicate = (!icmp_ln140_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_265 : Operation 3951 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_70)   --->   "%mul_ln1118_70 = mul i36 %sext_ln1118_108, i36 %zext_ln1116_38"   --->   Operation 3951 'mul' 'mul_ln1118_70' <Predicate = (!icmp_ln140_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_265 : Operation 3952 [1/1] (0.00ns)   --->   "%tmp_76 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_69, i32 16, i32 36"   --->   Operation 3952 'partselect' 'tmp_76' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_265 : Operation 3953 [1/1] (0.00ns)   --->   "%shl_ln728_70 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_76, i16 0"   --->   Operation 3953 'bitconcatenate' 'shl_ln728_70' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_265 : Operation 3954 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_70)   --->   "%sext_ln703_88 = sext i36 %mul_ln1118_70"   --->   Operation 3954 'sext' 'sext_ln703_88' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_265 : Operation 3955 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_70 = add i37 %shl_ln728_70, i37 %sext_ln703_88"   --->   Operation 3955 'add' 'add_ln1192_70' <Predicate = (!icmp_ln140_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_265 : Operation 3956 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_71)   --->   "%mul_ln1118_71 = mul i35 %sext_ln1118_109, i35 %zext_ln1116_39"   --->   Operation 3956 'mul' 'mul_ln1118_71' <Predicate = (!icmp_ln140_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_265 : Operation 3957 [1/2] (0.79ns)   --->   "%layer_10_weights_V_40_load = load i5 %layer_10_weights_V_40_addr"   --->   Operation 3957 'load' 'layer_10_weights_V_40_load' <Predicate = (!icmp_ln140_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_265 : Operation 3958 [1/1] (0.00ns)   --->   "%sext_ln1118_110 = sext i16 %layer_10_weights_V_40_load"   --->   Operation 3958 'sext' 'sext_ln1118_110' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_265 : Operation 3959 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_72)   --->   "%mul_ln1118_72 = mul i36 %sext_ln1118_110, i36 %zext_ln1116_40"   --->   Operation 3959 'mul' 'mul_ln1118_72' <Predicate = (!icmp_ln140_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_265 : Operation 3960 [1/1] (0.00ns)   --->   "%layer_10_weights_V_41_addr = getelementptr i16 %layer_10_weights_V_41, i64 0, i64 %i_11_cast"   --->   Operation 3960 'getelementptr' 'layer_10_weights_V_41_addr' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_265 : Operation 3961 [2/2] (0.79ns)   --->   "%layer_10_weights_V_41_load = load i5 %layer_10_weights_V_41_addr"   --->   Operation 3961 'load' 'layer_10_weights_V_41_load' <Predicate = (!icmp_ln140_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>

State 266 <SV = 90> <Delay = 1.87>
ST_266 : Operation 3962 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_70 = add i37 %shl_ln728_70, i37 %sext_ln703_88"   --->   Operation 3962 'add' 'add_ln1192_70' <Predicate = (!icmp_ln140_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_266 : Operation 3963 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_71)   --->   "%mul_ln1118_71 = mul i35 %sext_ln1118_109, i35 %zext_ln1116_39"   --->   Operation 3963 'mul' 'mul_ln1118_71' <Predicate = (!icmp_ln140_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_266 : Operation 3964 [1/1] (0.00ns)   --->   "%tmp_77 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_70, i32 16, i32 36"   --->   Operation 3964 'partselect' 'tmp_77' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_266 : Operation 3965 [1/1] (0.00ns)   --->   "%shl_ln728_71 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_77, i16 0"   --->   Operation 3965 'bitconcatenate' 'shl_ln728_71' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_266 : Operation 3966 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_71)   --->   "%sext_ln703_89 = sext i35 %mul_ln1118_71"   --->   Operation 3966 'sext' 'sext_ln703_89' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_266 : Operation 3967 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_71 = add i37 %shl_ln728_71, i37 %sext_ln703_89"   --->   Operation 3967 'add' 'add_ln1192_71' <Predicate = (!icmp_ln140_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_266 : Operation 3968 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_72)   --->   "%mul_ln1118_72 = mul i36 %sext_ln1118_110, i36 %zext_ln1116_40"   --->   Operation 3968 'mul' 'mul_ln1118_72' <Predicate = (!icmp_ln140_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_266 : Operation 3969 [1/2] (0.79ns)   --->   "%layer_10_weights_V_41_load = load i5 %layer_10_weights_V_41_addr"   --->   Operation 3969 'load' 'layer_10_weights_V_41_load' <Predicate = (!icmp_ln140_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_266 : Operation 3970 [1/1] (0.00ns)   --->   "%sext_ln1118_111 = sext i16 %layer_10_weights_V_41_load"   --->   Operation 3970 'sext' 'sext_ln1118_111' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_266 : Operation 3971 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_73)   --->   "%mul_ln1118_73 = mul i36 %sext_ln1118_111, i36 %zext_ln1116_41"   --->   Operation 3971 'mul' 'mul_ln1118_73' <Predicate = (!icmp_ln140_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_266 : Operation 3972 [1/1] (0.00ns)   --->   "%layer_10_weights_V_42_addr = getelementptr i15 %layer_10_weights_V_42, i64 0, i64 %i_11_cast"   --->   Operation 3972 'getelementptr' 'layer_10_weights_V_42_addr' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_266 : Operation 3973 [2/2] (0.79ns)   --->   "%layer_10_weights_V_42_load = load i5 %layer_10_weights_V_42_addr"   --->   Operation 3973 'load' 'layer_10_weights_V_42_load' <Predicate = (!icmp_ln140_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>

State 267 <SV = 91> <Delay = 1.87>
ST_267 : Operation 3974 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_71 = add i37 %shl_ln728_71, i37 %sext_ln703_89"   --->   Operation 3974 'add' 'add_ln1192_71' <Predicate = (!icmp_ln140_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_267 : Operation 3975 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_72)   --->   "%mul_ln1118_72 = mul i36 %sext_ln1118_110, i36 %zext_ln1116_40"   --->   Operation 3975 'mul' 'mul_ln1118_72' <Predicate = (!icmp_ln140_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_267 : Operation 3976 [1/1] (0.00ns)   --->   "%tmp_78 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_71, i32 16, i32 36"   --->   Operation 3976 'partselect' 'tmp_78' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_267 : Operation 3977 [1/1] (0.00ns)   --->   "%shl_ln728_72 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_78, i16 0"   --->   Operation 3977 'bitconcatenate' 'shl_ln728_72' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_267 : Operation 3978 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_72)   --->   "%sext_ln703_90 = sext i36 %mul_ln1118_72"   --->   Operation 3978 'sext' 'sext_ln703_90' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_267 : Operation 3979 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_72 = add i37 %shl_ln728_72, i37 %sext_ln703_90"   --->   Operation 3979 'add' 'add_ln1192_72' <Predicate = (!icmp_ln140_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_267 : Operation 3980 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_73)   --->   "%mul_ln1118_73 = mul i36 %sext_ln1118_111, i36 %zext_ln1116_41"   --->   Operation 3980 'mul' 'mul_ln1118_73' <Predicate = (!icmp_ln140_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_267 : Operation 3981 [1/2] (0.79ns)   --->   "%layer_10_weights_V_42_load = load i5 %layer_10_weights_V_42_addr"   --->   Operation 3981 'load' 'layer_10_weights_V_42_load' <Predicate = (!icmp_ln140_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>
ST_267 : Operation 3982 [1/1] (0.00ns)   --->   "%sext_ln1118_112 = sext i15 %layer_10_weights_V_42_load"   --->   Operation 3982 'sext' 'sext_ln1118_112' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_267 : Operation 3983 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_74)   --->   "%mul_ln1118_74 = mul i35 %sext_ln1118_112, i35 %zext_ln1116_42"   --->   Operation 3983 'mul' 'mul_ln1118_74' <Predicate = (!icmp_ln140_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_267 : Operation 3984 [1/1] (0.00ns)   --->   "%layer_10_weights_V_43_addr = getelementptr i15 %layer_10_weights_V_43, i64 0, i64 %i_11_cast"   --->   Operation 3984 'getelementptr' 'layer_10_weights_V_43_addr' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_267 : Operation 3985 [2/2] (0.79ns)   --->   "%layer_10_weights_V_43_load = load i5 %layer_10_weights_V_43_addr"   --->   Operation 3985 'load' 'layer_10_weights_V_43_load' <Predicate = (!icmp_ln140_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>

State 268 <SV = 92> <Delay = 1.87>
ST_268 : Operation 3986 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_72 = add i37 %shl_ln728_72, i37 %sext_ln703_90"   --->   Operation 3986 'add' 'add_ln1192_72' <Predicate = (!icmp_ln140_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_268 : Operation 3987 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_73)   --->   "%mul_ln1118_73 = mul i36 %sext_ln1118_111, i36 %zext_ln1116_41"   --->   Operation 3987 'mul' 'mul_ln1118_73' <Predicate = (!icmp_ln140_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_268 : Operation 3988 [1/1] (0.00ns)   --->   "%tmp_79 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_72, i32 16, i32 36"   --->   Operation 3988 'partselect' 'tmp_79' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_268 : Operation 3989 [1/1] (0.00ns)   --->   "%shl_ln728_73 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_79, i16 0"   --->   Operation 3989 'bitconcatenate' 'shl_ln728_73' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_268 : Operation 3990 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_73)   --->   "%sext_ln703_91 = sext i36 %mul_ln1118_73"   --->   Operation 3990 'sext' 'sext_ln703_91' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_268 : Operation 3991 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_73 = add i37 %shl_ln728_73, i37 %sext_ln703_91"   --->   Operation 3991 'add' 'add_ln1192_73' <Predicate = (!icmp_ln140_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_268 : Operation 3992 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_74)   --->   "%mul_ln1118_74 = mul i35 %sext_ln1118_112, i35 %zext_ln1116_42"   --->   Operation 3992 'mul' 'mul_ln1118_74' <Predicate = (!icmp_ln140_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_268 : Operation 3993 [1/2] (0.79ns)   --->   "%layer_10_weights_V_43_load = load i5 %layer_10_weights_V_43_addr"   --->   Operation 3993 'load' 'layer_10_weights_V_43_load' <Predicate = (!icmp_ln140_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>
ST_268 : Operation 3994 [1/1] (0.00ns)   --->   "%sext_ln1118_113 = sext i15 %layer_10_weights_V_43_load"   --->   Operation 3994 'sext' 'sext_ln1118_113' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_268 : Operation 3995 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_75)   --->   "%mul_ln1118_75 = mul i35 %sext_ln1118_113, i35 %zext_ln1116_43"   --->   Operation 3995 'mul' 'mul_ln1118_75' <Predicate = (!icmp_ln140_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_268 : Operation 3996 [1/1] (0.00ns)   --->   "%layer_10_weights_V_44_addr = getelementptr i15 %layer_10_weights_V_44, i64 0, i64 %i_11_cast"   --->   Operation 3996 'getelementptr' 'layer_10_weights_V_44_addr' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_268 : Operation 3997 [2/2] (0.79ns)   --->   "%layer_10_weights_V_44_load = load i5 %layer_10_weights_V_44_addr"   --->   Operation 3997 'load' 'layer_10_weights_V_44_load' <Predicate = (!icmp_ln140_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>

State 269 <SV = 93> <Delay = 1.87>
ST_269 : Operation 3998 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_73 = add i37 %shl_ln728_73, i37 %sext_ln703_91"   --->   Operation 3998 'add' 'add_ln1192_73' <Predicate = (!icmp_ln140_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_269 : Operation 3999 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_74)   --->   "%mul_ln1118_74 = mul i35 %sext_ln1118_112, i35 %zext_ln1116_42"   --->   Operation 3999 'mul' 'mul_ln1118_74' <Predicate = (!icmp_ln140_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_269 : Operation 4000 [1/1] (0.00ns)   --->   "%tmp_80 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_73, i32 16, i32 36"   --->   Operation 4000 'partselect' 'tmp_80' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_269 : Operation 4001 [1/1] (0.00ns)   --->   "%shl_ln728_74 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_80, i16 0"   --->   Operation 4001 'bitconcatenate' 'shl_ln728_74' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_269 : Operation 4002 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_74)   --->   "%sext_ln703_92 = sext i35 %mul_ln1118_74"   --->   Operation 4002 'sext' 'sext_ln703_92' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_269 : Operation 4003 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_74 = add i37 %shl_ln728_74, i37 %sext_ln703_92"   --->   Operation 4003 'add' 'add_ln1192_74' <Predicate = (!icmp_ln140_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_269 : Operation 4004 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_75)   --->   "%mul_ln1118_75 = mul i35 %sext_ln1118_113, i35 %zext_ln1116_43"   --->   Operation 4004 'mul' 'mul_ln1118_75' <Predicate = (!icmp_ln140_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_269 : Operation 4005 [1/2] (0.79ns)   --->   "%layer_10_weights_V_44_load = load i5 %layer_10_weights_V_44_addr"   --->   Operation 4005 'load' 'layer_10_weights_V_44_load' <Predicate = (!icmp_ln140_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>
ST_269 : Operation 4006 [1/1] (0.00ns)   --->   "%sext_ln1118_114 = sext i15 %layer_10_weights_V_44_load"   --->   Operation 4006 'sext' 'sext_ln1118_114' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_269 : Operation 4007 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_76)   --->   "%mul_ln1118_76 = mul i35 %sext_ln1118_114, i35 %zext_ln1116_44"   --->   Operation 4007 'mul' 'mul_ln1118_76' <Predicate = (!icmp_ln140_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_269 : Operation 4008 [1/1] (0.00ns)   --->   "%layer_10_weights_V_45_addr = getelementptr i15 %layer_10_weights_V_45, i64 0, i64 %i_11_cast"   --->   Operation 4008 'getelementptr' 'layer_10_weights_V_45_addr' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_269 : Operation 4009 [2/2] (0.79ns)   --->   "%layer_10_weights_V_45_load = load i5 %layer_10_weights_V_45_addr"   --->   Operation 4009 'load' 'layer_10_weights_V_45_load' <Predicate = (!icmp_ln140_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>

State 270 <SV = 94> <Delay = 1.87>
ST_270 : Operation 4010 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_74 = add i37 %shl_ln728_74, i37 %sext_ln703_92"   --->   Operation 4010 'add' 'add_ln1192_74' <Predicate = (!icmp_ln140_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_270 : Operation 4011 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_75)   --->   "%mul_ln1118_75 = mul i35 %sext_ln1118_113, i35 %zext_ln1116_43"   --->   Operation 4011 'mul' 'mul_ln1118_75' <Predicate = (!icmp_ln140_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_270 : Operation 4012 [1/1] (0.00ns)   --->   "%tmp_81 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_74, i32 16, i32 36"   --->   Operation 4012 'partselect' 'tmp_81' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_270 : Operation 4013 [1/1] (0.00ns)   --->   "%shl_ln728_75 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_81, i16 0"   --->   Operation 4013 'bitconcatenate' 'shl_ln728_75' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_270 : Operation 4014 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_75)   --->   "%sext_ln703_93 = sext i35 %mul_ln1118_75"   --->   Operation 4014 'sext' 'sext_ln703_93' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_270 : Operation 4015 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_75 = add i37 %shl_ln728_75, i37 %sext_ln703_93"   --->   Operation 4015 'add' 'add_ln1192_75' <Predicate = (!icmp_ln140_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_270 : Operation 4016 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_76)   --->   "%mul_ln1118_76 = mul i35 %sext_ln1118_114, i35 %zext_ln1116_44"   --->   Operation 4016 'mul' 'mul_ln1118_76' <Predicate = (!icmp_ln140_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_270 : Operation 4017 [1/2] (0.79ns)   --->   "%layer_10_weights_V_45_load = load i5 %layer_10_weights_V_45_addr"   --->   Operation 4017 'load' 'layer_10_weights_V_45_load' <Predicate = (!icmp_ln140_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>
ST_270 : Operation 4018 [1/1] (0.00ns)   --->   "%sext_ln1118_115 = sext i15 %layer_10_weights_V_45_load"   --->   Operation 4018 'sext' 'sext_ln1118_115' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_270 : Operation 4019 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_77)   --->   "%mul_ln1118_77 = mul i35 %sext_ln1118_115, i35 %zext_ln1116_45"   --->   Operation 4019 'mul' 'mul_ln1118_77' <Predicate = (!icmp_ln140_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_270 : Operation 4020 [1/1] (0.00ns)   --->   "%layer_10_weights_V_46_addr = getelementptr i16 %layer_10_weights_V_46, i64 0, i64 %i_11_cast"   --->   Operation 4020 'getelementptr' 'layer_10_weights_V_46_addr' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_270 : Operation 4021 [2/2] (0.79ns)   --->   "%layer_10_weights_V_46_load = load i5 %layer_10_weights_V_46_addr"   --->   Operation 4021 'load' 'layer_10_weights_V_46_load' <Predicate = (!icmp_ln140_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>

State 271 <SV = 95> <Delay = 1.87>
ST_271 : Operation 4022 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_75 = add i37 %shl_ln728_75, i37 %sext_ln703_93"   --->   Operation 4022 'add' 'add_ln1192_75' <Predicate = (!icmp_ln140_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_271 : Operation 4023 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_76)   --->   "%mul_ln1118_76 = mul i35 %sext_ln1118_114, i35 %zext_ln1116_44"   --->   Operation 4023 'mul' 'mul_ln1118_76' <Predicate = (!icmp_ln140_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_271 : Operation 4024 [1/1] (0.00ns)   --->   "%tmp_82 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_75, i32 16, i32 36"   --->   Operation 4024 'partselect' 'tmp_82' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_271 : Operation 4025 [1/1] (0.00ns)   --->   "%shl_ln728_76 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_82, i16 0"   --->   Operation 4025 'bitconcatenate' 'shl_ln728_76' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_271 : Operation 4026 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_76)   --->   "%sext_ln703_94 = sext i35 %mul_ln1118_76"   --->   Operation 4026 'sext' 'sext_ln703_94' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_271 : Operation 4027 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_76 = add i37 %shl_ln728_76, i37 %sext_ln703_94"   --->   Operation 4027 'add' 'add_ln1192_76' <Predicate = (!icmp_ln140_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_271 : Operation 4028 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_77)   --->   "%mul_ln1118_77 = mul i35 %sext_ln1118_115, i35 %zext_ln1116_45"   --->   Operation 4028 'mul' 'mul_ln1118_77' <Predicate = (!icmp_ln140_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_271 : Operation 4029 [1/2] (0.79ns)   --->   "%layer_10_weights_V_46_load = load i5 %layer_10_weights_V_46_addr"   --->   Operation 4029 'load' 'layer_10_weights_V_46_load' <Predicate = (!icmp_ln140_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_271 : Operation 4030 [1/1] (0.00ns)   --->   "%sext_ln1118_116 = sext i16 %layer_10_weights_V_46_load"   --->   Operation 4030 'sext' 'sext_ln1118_116' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_271 : Operation 4031 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_78)   --->   "%mul_ln1118_78 = mul i36 %sext_ln1118_116, i36 %zext_ln1116_46"   --->   Operation 4031 'mul' 'mul_ln1118_78' <Predicate = (!icmp_ln140_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_271 : Operation 4032 [1/1] (0.00ns)   --->   "%layer_10_weights_V_47_addr = getelementptr i16 %layer_10_weights_V_47, i64 0, i64 %i_11_cast"   --->   Operation 4032 'getelementptr' 'layer_10_weights_V_47_addr' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_271 : Operation 4033 [2/2] (0.79ns)   --->   "%layer_10_weights_V_47_load = load i5 %layer_10_weights_V_47_addr"   --->   Operation 4033 'load' 'layer_10_weights_V_47_load' <Predicate = (!icmp_ln140_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>

State 272 <SV = 96> <Delay = 1.87>
ST_272 : Operation 4034 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_76 = add i37 %shl_ln728_76, i37 %sext_ln703_94"   --->   Operation 4034 'add' 'add_ln1192_76' <Predicate = (!icmp_ln140_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_272 : Operation 4035 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_77)   --->   "%mul_ln1118_77 = mul i35 %sext_ln1118_115, i35 %zext_ln1116_45"   --->   Operation 4035 'mul' 'mul_ln1118_77' <Predicate = (!icmp_ln140_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_272 : Operation 4036 [1/1] (0.00ns)   --->   "%tmp_83 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_76, i32 16, i32 36"   --->   Operation 4036 'partselect' 'tmp_83' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_272 : Operation 4037 [1/1] (0.00ns)   --->   "%shl_ln728_77 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_83, i16 0"   --->   Operation 4037 'bitconcatenate' 'shl_ln728_77' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_272 : Operation 4038 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_77)   --->   "%sext_ln703_95 = sext i35 %mul_ln1118_77"   --->   Operation 4038 'sext' 'sext_ln703_95' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_272 : Operation 4039 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_77 = add i37 %shl_ln728_77, i37 %sext_ln703_95"   --->   Operation 4039 'add' 'add_ln1192_77' <Predicate = (!icmp_ln140_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_272 : Operation 4040 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_78)   --->   "%mul_ln1118_78 = mul i36 %sext_ln1118_116, i36 %zext_ln1116_46"   --->   Operation 4040 'mul' 'mul_ln1118_78' <Predicate = (!icmp_ln140_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_272 : Operation 4041 [1/2] (0.79ns)   --->   "%layer_10_weights_V_47_load = load i5 %layer_10_weights_V_47_addr"   --->   Operation 4041 'load' 'layer_10_weights_V_47_load' <Predicate = (!icmp_ln140_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_272 : Operation 4042 [1/1] (0.00ns)   --->   "%sext_ln1118_117 = sext i16 %layer_10_weights_V_47_load"   --->   Operation 4042 'sext' 'sext_ln1118_117' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_272 : Operation 4043 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_79)   --->   "%mul_ln1118_79 = mul i36 %sext_ln1118_117, i36 %zext_ln1116_47"   --->   Operation 4043 'mul' 'mul_ln1118_79' <Predicate = (!icmp_ln140_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_272 : Operation 4044 [1/1] (0.00ns)   --->   "%layer_10_weights_V_48_addr = getelementptr i15 %layer_10_weights_V_48, i64 0, i64 %i_11_cast"   --->   Operation 4044 'getelementptr' 'layer_10_weights_V_48_addr' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_272 : Operation 4045 [2/2] (0.79ns)   --->   "%layer_10_weights_V_48_load = load i5 %layer_10_weights_V_48_addr"   --->   Operation 4045 'load' 'layer_10_weights_V_48_load' <Predicate = (!icmp_ln140_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>

State 273 <SV = 97> <Delay = 1.87>
ST_273 : Operation 4046 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_77 = add i37 %shl_ln728_77, i37 %sext_ln703_95"   --->   Operation 4046 'add' 'add_ln1192_77' <Predicate = (!icmp_ln140_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_273 : Operation 4047 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_78)   --->   "%mul_ln1118_78 = mul i36 %sext_ln1118_116, i36 %zext_ln1116_46"   --->   Operation 4047 'mul' 'mul_ln1118_78' <Predicate = (!icmp_ln140_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_273 : Operation 4048 [1/1] (0.00ns)   --->   "%tmp_84 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_77, i32 16, i32 36"   --->   Operation 4048 'partselect' 'tmp_84' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_273 : Operation 4049 [1/1] (0.00ns)   --->   "%shl_ln728_78 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_84, i16 0"   --->   Operation 4049 'bitconcatenate' 'shl_ln728_78' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_273 : Operation 4050 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_78)   --->   "%sext_ln703_96 = sext i36 %mul_ln1118_78"   --->   Operation 4050 'sext' 'sext_ln703_96' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_273 : Operation 4051 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_78 = add i37 %shl_ln728_78, i37 %sext_ln703_96"   --->   Operation 4051 'add' 'add_ln1192_78' <Predicate = (!icmp_ln140_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_273 : Operation 4052 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_79)   --->   "%mul_ln1118_79 = mul i36 %sext_ln1118_117, i36 %zext_ln1116_47"   --->   Operation 4052 'mul' 'mul_ln1118_79' <Predicate = (!icmp_ln140_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_273 : Operation 4053 [1/2] (0.79ns)   --->   "%layer_10_weights_V_48_load = load i5 %layer_10_weights_V_48_addr"   --->   Operation 4053 'load' 'layer_10_weights_V_48_load' <Predicate = (!icmp_ln140_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>
ST_273 : Operation 4054 [1/1] (0.00ns)   --->   "%sext_ln1118_118 = sext i15 %layer_10_weights_V_48_load"   --->   Operation 4054 'sext' 'sext_ln1118_118' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_273 : Operation 4055 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_80)   --->   "%mul_ln1118_80 = mul i35 %sext_ln1118_118, i35 %zext_ln1116_48"   --->   Operation 4055 'mul' 'mul_ln1118_80' <Predicate = (!icmp_ln140_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_273 : Operation 4056 [1/1] (0.00ns)   --->   "%layer_10_weights_V_49_addr = getelementptr i15 %layer_10_weights_V_49, i64 0, i64 %i_11_cast"   --->   Operation 4056 'getelementptr' 'layer_10_weights_V_49_addr' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_273 : Operation 4057 [2/2] (0.79ns)   --->   "%layer_10_weights_V_49_load = load i5 %layer_10_weights_V_49_addr"   --->   Operation 4057 'load' 'layer_10_weights_V_49_load' <Predicate = (!icmp_ln140_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>

State 274 <SV = 98> <Delay = 1.87>
ST_274 : Operation 4058 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_78 = add i37 %shl_ln728_78, i37 %sext_ln703_96"   --->   Operation 4058 'add' 'add_ln1192_78' <Predicate = (!icmp_ln140_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_274 : Operation 4059 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_79)   --->   "%mul_ln1118_79 = mul i36 %sext_ln1118_117, i36 %zext_ln1116_47"   --->   Operation 4059 'mul' 'mul_ln1118_79' <Predicate = (!icmp_ln140_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_274 : Operation 4060 [1/1] (0.00ns)   --->   "%tmp_85 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_78, i32 16, i32 36"   --->   Operation 4060 'partselect' 'tmp_85' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_274 : Operation 4061 [1/1] (0.00ns)   --->   "%shl_ln728_79 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_85, i16 0"   --->   Operation 4061 'bitconcatenate' 'shl_ln728_79' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_274 : Operation 4062 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_79)   --->   "%sext_ln703_97 = sext i36 %mul_ln1118_79"   --->   Operation 4062 'sext' 'sext_ln703_97' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_274 : Operation 4063 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_79 = add i37 %shl_ln728_79, i37 %sext_ln703_97"   --->   Operation 4063 'add' 'add_ln1192_79' <Predicate = (!icmp_ln140_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_274 : Operation 4064 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_80)   --->   "%mul_ln1118_80 = mul i35 %sext_ln1118_118, i35 %zext_ln1116_48"   --->   Operation 4064 'mul' 'mul_ln1118_80' <Predicate = (!icmp_ln140_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_274 : Operation 4065 [1/2] (0.79ns)   --->   "%layer_10_weights_V_49_load = load i5 %layer_10_weights_V_49_addr"   --->   Operation 4065 'load' 'layer_10_weights_V_49_load' <Predicate = (!icmp_ln140_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>
ST_274 : Operation 4066 [1/1] (0.00ns)   --->   "%sext_ln1118_119 = sext i15 %layer_10_weights_V_49_load"   --->   Operation 4066 'sext' 'sext_ln1118_119' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_274 : Operation 4067 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_81)   --->   "%mul_ln1118_81 = mul i35 %sext_ln1118_119, i35 %zext_ln1116_49"   --->   Operation 4067 'mul' 'mul_ln1118_81' <Predicate = (!icmp_ln140_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_274 : Operation 4068 [1/1] (0.00ns)   --->   "%layer_10_weights_V_50_addr = getelementptr i16 %layer_10_weights_V_50, i64 0, i64 %i_11_cast"   --->   Operation 4068 'getelementptr' 'layer_10_weights_V_50_addr' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_274 : Operation 4069 [2/2] (0.79ns)   --->   "%layer_10_weights_V_50_load = load i5 %layer_10_weights_V_50_addr"   --->   Operation 4069 'load' 'layer_10_weights_V_50_load' <Predicate = (!icmp_ln140_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>

State 275 <SV = 99> <Delay = 1.87>
ST_275 : Operation 4070 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_79 = add i37 %shl_ln728_79, i37 %sext_ln703_97"   --->   Operation 4070 'add' 'add_ln1192_79' <Predicate = (!icmp_ln140_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_275 : Operation 4071 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_80)   --->   "%mul_ln1118_80 = mul i35 %sext_ln1118_118, i35 %zext_ln1116_48"   --->   Operation 4071 'mul' 'mul_ln1118_80' <Predicate = (!icmp_ln140_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_275 : Operation 4072 [1/1] (0.00ns)   --->   "%tmp_86 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_79, i32 16, i32 36"   --->   Operation 4072 'partselect' 'tmp_86' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_275 : Operation 4073 [1/1] (0.00ns)   --->   "%shl_ln728_80 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_86, i16 0"   --->   Operation 4073 'bitconcatenate' 'shl_ln728_80' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_275 : Operation 4074 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_80)   --->   "%sext_ln703_98 = sext i35 %mul_ln1118_80"   --->   Operation 4074 'sext' 'sext_ln703_98' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_275 : Operation 4075 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_80 = add i37 %shl_ln728_80, i37 %sext_ln703_98"   --->   Operation 4075 'add' 'add_ln1192_80' <Predicate = (!icmp_ln140_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_275 : Operation 4076 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_81)   --->   "%mul_ln1118_81 = mul i35 %sext_ln1118_119, i35 %zext_ln1116_49"   --->   Operation 4076 'mul' 'mul_ln1118_81' <Predicate = (!icmp_ln140_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_275 : Operation 4077 [1/2] (0.79ns)   --->   "%layer_10_weights_V_50_load = load i5 %layer_10_weights_V_50_addr"   --->   Operation 4077 'load' 'layer_10_weights_V_50_load' <Predicate = (!icmp_ln140_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_275 : Operation 4078 [1/1] (0.00ns)   --->   "%sext_ln1118_120 = sext i16 %layer_10_weights_V_50_load"   --->   Operation 4078 'sext' 'sext_ln1118_120' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_275 : Operation 4079 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_82)   --->   "%mul_ln1118_82 = mul i36 %sext_ln1118_120, i36 %zext_ln1116_50"   --->   Operation 4079 'mul' 'mul_ln1118_82' <Predicate = (!icmp_ln140_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_275 : Operation 4080 [1/1] (0.00ns)   --->   "%layer_10_weights_V_51_addr = getelementptr i16 %layer_10_weights_V_51, i64 0, i64 %i_11_cast"   --->   Operation 4080 'getelementptr' 'layer_10_weights_V_51_addr' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_275 : Operation 4081 [2/2] (0.79ns)   --->   "%layer_10_weights_V_51_load = load i5 %layer_10_weights_V_51_addr"   --->   Operation 4081 'load' 'layer_10_weights_V_51_load' <Predicate = (!icmp_ln140_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>

State 276 <SV = 100> <Delay = 1.87>
ST_276 : Operation 4082 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_80 = add i37 %shl_ln728_80, i37 %sext_ln703_98"   --->   Operation 4082 'add' 'add_ln1192_80' <Predicate = (!icmp_ln140_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_276 : Operation 4083 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_81)   --->   "%mul_ln1118_81 = mul i35 %sext_ln1118_119, i35 %zext_ln1116_49"   --->   Operation 4083 'mul' 'mul_ln1118_81' <Predicate = (!icmp_ln140_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_276 : Operation 4084 [1/1] (0.00ns)   --->   "%tmp_87 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_80, i32 16, i32 36"   --->   Operation 4084 'partselect' 'tmp_87' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_276 : Operation 4085 [1/1] (0.00ns)   --->   "%shl_ln728_81 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_87, i16 0"   --->   Operation 4085 'bitconcatenate' 'shl_ln728_81' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_276 : Operation 4086 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_81)   --->   "%sext_ln703_99 = sext i35 %mul_ln1118_81"   --->   Operation 4086 'sext' 'sext_ln703_99' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_276 : Operation 4087 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_81 = add i37 %shl_ln728_81, i37 %sext_ln703_99"   --->   Operation 4087 'add' 'add_ln1192_81' <Predicate = (!icmp_ln140_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_276 : Operation 4088 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_82)   --->   "%mul_ln1118_82 = mul i36 %sext_ln1118_120, i36 %zext_ln1116_50"   --->   Operation 4088 'mul' 'mul_ln1118_82' <Predicate = (!icmp_ln140_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_276 : Operation 4089 [1/2] (0.79ns)   --->   "%layer_10_weights_V_51_load = load i5 %layer_10_weights_V_51_addr"   --->   Operation 4089 'load' 'layer_10_weights_V_51_load' <Predicate = (!icmp_ln140_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_276 : Operation 4090 [1/1] (0.00ns)   --->   "%sext_ln1118_121 = sext i16 %layer_10_weights_V_51_load"   --->   Operation 4090 'sext' 'sext_ln1118_121' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_276 : Operation 4091 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_83)   --->   "%mul_ln1118_83 = mul i36 %sext_ln1118_121, i36 %zext_ln1116_51"   --->   Operation 4091 'mul' 'mul_ln1118_83' <Predicate = (!icmp_ln140_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_276 : Operation 4092 [1/1] (0.00ns)   --->   "%layer_10_weights_V_52_addr = getelementptr i15 %layer_10_weights_V_52, i64 0, i64 %i_11_cast"   --->   Operation 4092 'getelementptr' 'layer_10_weights_V_52_addr' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_276 : Operation 4093 [2/2] (0.79ns)   --->   "%layer_10_weights_V_52_load = load i5 %layer_10_weights_V_52_addr"   --->   Operation 4093 'load' 'layer_10_weights_V_52_load' <Predicate = (!icmp_ln140_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>

State 277 <SV = 101> <Delay = 1.87>
ST_277 : Operation 4094 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_81 = add i37 %shl_ln728_81, i37 %sext_ln703_99"   --->   Operation 4094 'add' 'add_ln1192_81' <Predicate = (!icmp_ln140_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_277 : Operation 4095 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_82)   --->   "%mul_ln1118_82 = mul i36 %sext_ln1118_120, i36 %zext_ln1116_50"   --->   Operation 4095 'mul' 'mul_ln1118_82' <Predicate = (!icmp_ln140_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_277 : Operation 4096 [1/1] (0.00ns)   --->   "%tmp_88 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_81, i32 16, i32 36"   --->   Operation 4096 'partselect' 'tmp_88' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_277 : Operation 4097 [1/1] (0.00ns)   --->   "%shl_ln728_82 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_88, i16 0"   --->   Operation 4097 'bitconcatenate' 'shl_ln728_82' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_277 : Operation 4098 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_82)   --->   "%sext_ln703_100 = sext i36 %mul_ln1118_82"   --->   Operation 4098 'sext' 'sext_ln703_100' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_277 : Operation 4099 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_82 = add i37 %shl_ln728_82, i37 %sext_ln703_100"   --->   Operation 4099 'add' 'add_ln1192_82' <Predicate = (!icmp_ln140_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_277 : Operation 4100 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_83)   --->   "%mul_ln1118_83 = mul i36 %sext_ln1118_121, i36 %zext_ln1116_51"   --->   Operation 4100 'mul' 'mul_ln1118_83' <Predicate = (!icmp_ln140_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_277 : Operation 4101 [1/2] (0.79ns)   --->   "%layer_10_weights_V_52_load = load i5 %layer_10_weights_V_52_addr"   --->   Operation 4101 'load' 'layer_10_weights_V_52_load' <Predicate = (!icmp_ln140_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>
ST_277 : Operation 4102 [1/1] (0.00ns)   --->   "%sext_ln1118_122 = sext i15 %layer_10_weights_V_52_load"   --->   Operation 4102 'sext' 'sext_ln1118_122' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_277 : Operation 4103 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_84)   --->   "%mul_ln1118_84 = mul i35 %sext_ln1118_122, i35 %zext_ln1116_52"   --->   Operation 4103 'mul' 'mul_ln1118_84' <Predicate = (!icmp_ln140_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_277 : Operation 4104 [1/1] (0.00ns)   --->   "%layer_10_weights_V_53_addr = getelementptr i15 %layer_10_weights_V_53, i64 0, i64 %i_11_cast"   --->   Operation 4104 'getelementptr' 'layer_10_weights_V_53_addr' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_277 : Operation 4105 [2/2] (0.79ns)   --->   "%layer_10_weights_V_53_load = load i5 %layer_10_weights_V_53_addr"   --->   Operation 4105 'load' 'layer_10_weights_V_53_load' <Predicate = (!icmp_ln140_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>

State 278 <SV = 102> <Delay = 1.87>
ST_278 : Operation 4106 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_82 = add i37 %shl_ln728_82, i37 %sext_ln703_100"   --->   Operation 4106 'add' 'add_ln1192_82' <Predicate = (!icmp_ln140_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_278 : Operation 4107 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_83)   --->   "%mul_ln1118_83 = mul i36 %sext_ln1118_121, i36 %zext_ln1116_51"   --->   Operation 4107 'mul' 'mul_ln1118_83' <Predicate = (!icmp_ln140_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_278 : Operation 4108 [1/1] (0.00ns)   --->   "%tmp_89 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_82, i32 16, i32 36"   --->   Operation 4108 'partselect' 'tmp_89' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_278 : Operation 4109 [1/1] (0.00ns)   --->   "%shl_ln728_83 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_89, i16 0"   --->   Operation 4109 'bitconcatenate' 'shl_ln728_83' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_278 : Operation 4110 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_83)   --->   "%sext_ln703_101 = sext i36 %mul_ln1118_83"   --->   Operation 4110 'sext' 'sext_ln703_101' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_278 : Operation 4111 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_83 = add i37 %shl_ln728_83, i37 %sext_ln703_101"   --->   Operation 4111 'add' 'add_ln1192_83' <Predicate = (!icmp_ln140_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_278 : Operation 4112 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_84)   --->   "%mul_ln1118_84 = mul i35 %sext_ln1118_122, i35 %zext_ln1116_52"   --->   Operation 4112 'mul' 'mul_ln1118_84' <Predicate = (!icmp_ln140_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_278 : Operation 4113 [1/2] (0.79ns)   --->   "%layer_10_weights_V_53_load = load i5 %layer_10_weights_V_53_addr"   --->   Operation 4113 'load' 'layer_10_weights_V_53_load' <Predicate = (!icmp_ln140_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>
ST_278 : Operation 4114 [1/1] (0.00ns)   --->   "%sext_ln1118_123 = sext i15 %layer_10_weights_V_53_load"   --->   Operation 4114 'sext' 'sext_ln1118_123' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_278 : Operation 4115 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_85)   --->   "%mul_ln1118_85 = mul i35 %sext_ln1118_123, i35 %zext_ln1116_53"   --->   Operation 4115 'mul' 'mul_ln1118_85' <Predicate = (!icmp_ln140_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_278 : Operation 4116 [1/1] (0.00ns)   --->   "%layer_10_weights_V_54_addr = getelementptr i17 %layer_10_weights_V_54, i64 0, i64 %i_11_cast"   --->   Operation 4116 'getelementptr' 'layer_10_weights_V_54_addr' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_278 : Operation 4117 [2/2] (0.79ns)   --->   "%layer_10_weights_V_54_load = load i5 %layer_10_weights_V_54_addr"   --->   Operation 4117 'load' 'layer_10_weights_V_54_load' <Predicate = (!icmp_ln140_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 32> <ROM>

State 279 <SV = 103> <Delay = 1.87>
ST_279 : Operation 4118 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_83 = add i37 %shl_ln728_83, i37 %sext_ln703_101"   --->   Operation 4118 'add' 'add_ln1192_83' <Predicate = (!icmp_ln140_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_279 : Operation 4119 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_84)   --->   "%mul_ln1118_84 = mul i35 %sext_ln1118_122, i35 %zext_ln1116_52"   --->   Operation 4119 'mul' 'mul_ln1118_84' <Predicate = (!icmp_ln140_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_279 : Operation 4120 [1/1] (0.00ns)   --->   "%tmp_90 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_83, i32 16, i32 36"   --->   Operation 4120 'partselect' 'tmp_90' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_279 : Operation 4121 [1/1] (0.00ns)   --->   "%shl_ln728_84 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_90, i16 0"   --->   Operation 4121 'bitconcatenate' 'shl_ln728_84' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_279 : Operation 4122 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_84)   --->   "%sext_ln703_102 = sext i35 %mul_ln1118_84"   --->   Operation 4122 'sext' 'sext_ln703_102' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_279 : Operation 4123 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_84 = add i37 %shl_ln728_84, i37 %sext_ln703_102"   --->   Operation 4123 'add' 'add_ln1192_84' <Predicate = (!icmp_ln140_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_279 : Operation 4124 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_85)   --->   "%mul_ln1118_85 = mul i35 %sext_ln1118_123, i35 %zext_ln1116_53"   --->   Operation 4124 'mul' 'mul_ln1118_85' <Predicate = (!icmp_ln140_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_279 : Operation 4125 [1/2] (0.79ns)   --->   "%layer_10_weights_V_54_load = load i5 %layer_10_weights_V_54_addr"   --->   Operation 4125 'load' 'layer_10_weights_V_54_load' <Predicate = (!icmp_ln140_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 32> <ROM>
ST_279 : Operation 4126 [1/1] (0.00ns)   --->   "%sext_ln1118_124 = sext i17 %layer_10_weights_V_54_load"   --->   Operation 4126 'sext' 'sext_ln1118_124' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_279 : Operation 4127 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_86)   --->   "%mul_ln703_9 = mul i37 %sext_ln1118_124, i37 %zext_ln1116_54"   --->   Operation 4127 'mul' 'mul_ln703_9' <Predicate = (!icmp_ln140_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_279 : Operation 4128 [1/1] (0.00ns)   --->   "%layer_10_weights_V_55_addr = getelementptr i15 %layer_10_weights_V_55, i64 0, i64 %i_11_cast"   --->   Operation 4128 'getelementptr' 'layer_10_weights_V_55_addr' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_279 : Operation 4129 [2/2] (0.79ns)   --->   "%layer_10_weights_V_55_load = load i5 %layer_10_weights_V_55_addr"   --->   Operation 4129 'load' 'layer_10_weights_V_55_load' <Predicate = (!icmp_ln140_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>

State 280 <SV = 104> <Delay = 1.87>
ST_280 : Operation 4130 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_84 = add i37 %shl_ln728_84, i37 %sext_ln703_102"   --->   Operation 4130 'add' 'add_ln1192_84' <Predicate = (!icmp_ln140_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_280 : Operation 4131 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_85)   --->   "%mul_ln1118_85 = mul i35 %sext_ln1118_123, i35 %zext_ln1116_53"   --->   Operation 4131 'mul' 'mul_ln1118_85' <Predicate = (!icmp_ln140_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_280 : Operation 4132 [1/1] (0.00ns)   --->   "%tmp_91 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_84, i32 16, i32 36"   --->   Operation 4132 'partselect' 'tmp_91' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_280 : Operation 4133 [1/1] (0.00ns)   --->   "%shl_ln728_85 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_91, i16 0"   --->   Operation 4133 'bitconcatenate' 'shl_ln728_85' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_280 : Operation 4134 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_85)   --->   "%sext_ln703_103 = sext i35 %mul_ln1118_85"   --->   Operation 4134 'sext' 'sext_ln703_103' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_280 : Operation 4135 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_85 = add i37 %shl_ln728_85, i37 %sext_ln703_103"   --->   Operation 4135 'add' 'add_ln1192_85' <Predicate = (!icmp_ln140_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_280 : Operation 4136 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_86)   --->   "%mul_ln703_9 = mul i37 %sext_ln1118_124, i37 %zext_ln1116_54"   --->   Operation 4136 'mul' 'mul_ln703_9' <Predicate = (!icmp_ln140_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_280 : Operation 4137 [1/2] (0.79ns)   --->   "%layer_10_weights_V_55_load = load i5 %layer_10_weights_V_55_addr"   --->   Operation 4137 'load' 'layer_10_weights_V_55_load' <Predicate = (!icmp_ln140_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>
ST_280 : Operation 4138 [1/1] (0.00ns)   --->   "%sext_ln1118_125 = sext i15 %layer_10_weights_V_55_load"   --->   Operation 4138 'sext' 'sext_ln1118_125' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_280 : Operation 4139 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_87)   --->   "%mul_ln1118_87 = mul i35 %sext_ln1118_125, i35 %zext_ln1116_55"   --->   Operation 4139 'mul' 'mul_ln1118_87' <Predicate = (!icmp_ln140_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_280 : Operation 4140 [1/1] (0.00ns)   --->   "%layer_10_weights_V_56_addr = getelementptr i15 %layer_10_weights_V_56, i64 0, i64 %i_11_cast"   --->   Operation 4140 'getelementptr' 'layer_10_weights_V_56_addr' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_280 : Operation 4141 [2/2] (0.79ns)   --->   "%layer_10_weights_V_56_load = load i5 %layer_10_weights_V_56_addr"   --->   Operation 4141 'load' 'layer_10_weights_V_56_load' <Predicate = (!icmp_ln140_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>

State 281 <SV = 105> <Delay = 1.87>
ST_281 : Operation 4142 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_85 = add i37 %shl_ln728_85, i37 %sext_ln703_103"   --->   Operation 4142 'add' 'add_ln1192_85' <Predicate = (!icmp_ln140_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_281 : Operation 4143 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_86)   --->   "%mul_ln703_9 = mul i37 %sext_ln1118_124, i37 %zext_ln1116_54"   --->   Operation 4143 'mul' 'mul_ln703_9' <Predicate = (!icmp_ln140_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_281 : Operation 4144 [1/1] (0.00ns)   --->   "%tmp_92 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_85, i32 16, i32 36"   --->   Operation 4144 'partselect' 'tmp_92' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_281 : Operation 4145 [1/1] (0.00ns)   --->   "%shl_ln728_86 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_92, i16 0"   --->   Operation 4145 'bitconcatenate' 'shl_ln728_86' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_281 : Operation 4146 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_86 = add i37 %shl_ln728_86, i37 %mul_ln703_9"   --->   Operation 4146 'add' 'add_ln1192_86' <Predicate = (!icmp_ln140_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_281 : Operation 4147 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_87)   --->   "%mul_ln1118_87 = mul i35 %sext_ln1118_125, i35 %zext_ln1116_55"   --->   Operation 4147 'mul' 'mul_ln1118_87' <Predicate = (!icmp_ln140_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_281 : Operation 4148 [1/2] (0.79ns)   --->   "%layer_10_weights_V_56_load = load i5 %layer_10_weights_V_56_addr"   --->   Operation 4148 'load' 'layer_10_weights_V_56_load' <Predicate = (!icmp_ln140_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>
ST_281 : Operation 4149 [1/1] (0.00ns)   --->   "%sext_ln1118_126 = sext i15 %layer_10_weights_V_56_load"   --->   Operation 4149 'sext' 'sext_ln1118_126' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_281 : Operation 4150 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_88)   --->   "%mul_ln1118_88 = mul i35 %sext_ln1118_126, i35 %zext_ln1116_56"   --->   Operation 4150 'mul' 'mul_ln1118_88' <Predicate = (!icmp_ln140_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_281 : Operation 4151 [1/1] (0.00ns)   --->   "%layer_10_weights_V_57_addr = getelementptr i16 %layer_10_weights_V_57, i64 0, i64 %i_11_cast"   --->   Operation 4151 'getelementptr' 'layer_10_weights_V_57_addr' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_281 : Operation 4152 [2/2] (0.79ns)   --->   "%layer_10_weights_V_57_load = load i5 %layer_10_weights_V_57_addr"   --->   Operation 4152 'load' 'layer_10_weights_V_57_load' <Predicate = (!icmp_ln140_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>

State 282 <SV = 106> <Delay = 1.87>
ST_282 : Operation 4153 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_86 = add i37 %shl_ln728_86, i37 %mul_ln703_9"   --->   Operation 4153 'add' 'add_ln1192_86' <Predicate = (!icmp_ln140_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_282 : Operation 4154 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_87)   --->   "%mul_ln1118_87 = mul i35 %sext_ln1118_125, i35 %zext_ln1116_55"   --->   Operation 4154 'mul' 'mul_ln1118_87' <Predicate = (!icmp_ln140_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_282 : Operation 4155 [1/1] (0.00ns)   --->   "%tmp_93 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_86, i32 16, i32 36"   --->   Operation 4155 'partselect' 'tmp_93' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_282 : Operation 4156 [1/1] (0.00ns)   --->   "%shl_ln728_87 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_93, i16 0"   --->   Operation 4156 'bitconcatenate' 'shl_ln728_87' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_282 : Operation 4157 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_87)   --->   "%sext_ln703_104 = sext i35 %mul_ln1118_87"   --->   Operation 4157 'sext' 'sext_ln703_104' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_282 : Operation 4158 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_87 = add i37 %shl_ln728_87, i37 %sext_ln703_104"   --->   Operation 4158 'add' 'add_ln1192_87' <Predicate = (!icmp_ln140_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_282 : Operation 4159 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_88)   --->   "%mul_ln1118_88 = mul i35 %sext_ln1118_126, i35 %zext_ln1116_56"   --->   Operation 4159 'mul' 'mul_ln1118_88' <Predicate = (!icmp_ln140_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_282 : Operation 4160 [1/2] (0.79ns)   --->   "%layer_10_weights_V_57_load = load i5 %layer_10_weights_V_57_addr"   --->   Operation 4160 'load' 'layer_10_weights_V_57_load' <Predicate = (!icmp_ln140_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_282 : Operation 4161 [1/1] (0.00ns)   --->   "%sext_ln1118_127 = sext i16 %layer_10_weights_V_57_load"   --->   Operation 4161 'sext' 'sext_ln1118_127' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_282 : Operation 4162 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_89)   --->   "%mul_ln1118_89 = mul i36 %sext_ln1118_127, i36 %zext_ln1116_57"   --->   Operation 4162 'mul' 'mul_ln1118_89' <Predicate = (!icmp_ln140_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_282 : Operation 4163 [1/1] (0.00ns)   --->   "%layer_10_weights_V_58_addr = getelementptr i16 %layer_10_weights_V_58, i64 0, i64 %i_11_cast"   --->   Operation 4163 'getelementptr' 'layer_10_weights_V_58_addr' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_282 : Operation 4164 [2/2] (0.79ns)   --->   "%layer_10_weights_V_58_load = load i5 %layer_10_weights_V_58_addr"   --->   Operation 4164 'load' 'layer_10_weights_V_58_load' <Predicate = (!icmp_ln140_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>

State 283 <SV = 107> <Delay = 1.87>
ST_283 : Operation 4165 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_87 = add i37 %shl_ln728_87, i37 %sext_ln703_104"   --->   Operation 4165 'add' 'add_ln1192_87' <Predicate = (!icmp_ln140_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_283 : Operation 4166 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_88)   --->   "%mul_ln1118_88 = mul i35 %sext_ln1118_126, i35 %zext_ln1116_56"   --->   Operation 4166 'mul' 'mul_ln1118_88' <Predicate = (!icmp_ln140_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_283 : Operation 4167 [1/1] (0.00ns)   --->   "%tmp_94 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_87, i32 16, i32 36"   --->   Operation 4167 'partselect' 'tmp_94' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_283 : Operation 4168 [1/1] (0.00ns)   --->   "%shl_ln728_88 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_94, i16 0"   --->   Operation 4168 'bitconcatenate' 'shl_ln728_88' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_283 : Operation 4169 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_88)   --->   "%sext_ln703_105 = sext i35 %mul_ln1118_88"   --->   Operation 4169 'sext' 'sext_ln703_105' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_283 : Operation 4170 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_88 = add i37 %shl_ln728_88, i37 %sext_ln703_105"   --->   Operation 4170 'add' 'add_ln1192_88' <Predicate = (!icmp_ln140_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_283 : Operation 4171 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_89)   --->   "%mul_ln1118_89 = mul i36 %sext_ln1118_127, i36 %zext_ln1116_57"   --->   Operation 4171 'mul' 'mul_ln1118_89' <Predicate = (!icmp_ln140_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_283 : Operation 4172 [1/2] (0.79ns)   --->   "%layer_10_weights_V_58_load = load i5 %layer_10_weights_V_58_addr"   --->   Operation 4172 'load' 'layer_10_weights_V_58_load' <Predicate = (!icmp_ln140_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_283 : Operation 4173 [1/1] (0.00ns)   --->   "%sext_ln1118_128 = sext i16 %layer_10_weights_V_58_load"   --->   Operation 4173 'sext' 'sext_ln1118_128' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_283 : Operation 4174 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_90)   --->   "%mul_ln1118_90 = mul i36 %sext_ln1118_128, i36 %zext_ln1116_58"   --->   Operation 4174 'mul' 'mul_ln1118_90' <Predicate = (!icmp_ln140_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_283 : Operation 4175 [1/1] (0.00ns)   --->   "%layer_10_weights_V_59_addr = getelementptr i16 %layer_10_weights_V_59, i64 0, i64 %i_11_cast"   --->   Operation 4175 'getelementptr' 'layer_10_weights_V_59_addr' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_283 : Operation 4176 [2/2] (0.79ns)   --->   "%layer_10_weights_V_59_load = load i5 %layer_10_weights_V_59_addr"   --->   Operation 4176 'load' 'layer_10_weights_V_59_load' <Predicate = (!icmp_ln140_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>

State 284 <SV = 108> <Delay = 1.87>
ST_284 : Operation 4177 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_88 = add i37 %shl_ln728_88, i37 %sext_ln703_105"   --->   Operation 4177 'add' 'add_ln1192_88' <Predicate = (!icmp_ln140_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_284 : Operation 4178 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_89)   --->   "%mul_ln1118_89 = mul i36 %sext_ln1118_127, i36 %zext_ln1116_57"   --->   Operation 4178 'mul' 'mul_ln1118_89' <Predicate = (!icmp_ln140_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_284 : Operation 4179 [1/1] (0.00ns)   --->   "%tmp_95 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_88, i32 16, i32 36"   --->   Operation 4179 'partselect' 'tmp_95' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_284 : Operation 4180 [1/1] (0.00ns)   --->   "%shl_ln728_89 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_95, i16 0"   --->   Operation 4180 'bitconcatenate' 'shl_ln728_89' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_284 : Operation 4181 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_89)   --->   "%sext_ln703_106 = sext i36 %mul_ln1118_89"   --->   Operation 4181 'sext' 'sext_ln703_106' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_284 : Operation 4182 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_89 = add i37 %shl_ln728_89, i37 %sext_ln703_106"   --->   Operation 4182 'add' 'add_ln1192_89' <Predicate = (!icmp_ln140_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_284 : Operation 4183 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_90)   --->   "%mul_ln1118_90 = mul i36 %sext_ln1118_128, i36 %zext_ln1116_58"   --->   Operation 4183 'mul' 'mul_ln1118_90' <Predicate = (!icmp_ln140_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_284 : Operation 4184 [1/2] (0.79ns)   --->   "%layer_10_weights_V_59_load = load i5 %layer_10_weights_V_59_addr"   --->   Operation 4184 'load' 'layer_10_weights_V_59_load' <Predicate = (!icmp_ln140_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_284 : Operation 4185 [1/1] (0.00ns)   --->   "%sext_ln1118_129 = sext i16 %layer_10_weights_V_59_load"   --->   Operation 4185 'sext' 'sext_ln1118_129' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_284 : Operation 4186 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_91)   --->   "%mul_ln1118_91 = mul i36 %sext_ln1118_129, i36 %zext_ln1116_59"   --->   Operation 4186 'mul' 'mul_ln1118_91' <Predicate = (!icmp_ln140_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_284 : Operation 4187 [1/1] (0.00ns)   --->   "%layer_10_weights_V_60_addr = getelementptr i15 %layer_10_weights_V_60, i64 0, i64 %i_11_cast"   --->   Operation 4187 'getelementptr' 'layer_10_weights_V_60_addr' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_284 : Operation 4188 [2/2] (0.79ns)   --->   "%layer_10_weights_V_60_load = load i5 %layer_10_weights_V_60_addr"   --->   Operation 4188 'load' 'layer_10_weights_V_60_load' <Predicate = (!icmp_ln140_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>

State 285 <SV = 109> <Delay = 1.87>
ST_285 : Operation 4189 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_89 = add i37 %shl_ln728_89, i37 %sext_ln703_106"   --->   Operation 4189 'add' 'add_ln1192_89' <Predicate = (!icmp_ln140_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_285 : Operation 4190 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_90)   --->   "%mul_ln1118_90 = mul i36 %sext_ln1118_128, i36 %zext_ln1116_58"   --->   Operation 4190 'mul' 'mul_ln1118_90' <Predicate = (!icmp_ln140_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_285 : Operation 4191 [1/1] (0.00ns)   --->   "%tmp_96 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_89, i32 16, i32 36"   --->   Operation 4191 'partselect' 'tmp_96' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_285 : Operation 4192 [1/1] (0.00ns)   --->   "%shl_ln728_90 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_96, i16 0"   --->   Operation 4192 'bitconcatenate' 'shl_ln728_90' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_285 : Operation 4193 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_90)   --->   "%sext_ln703_107 = sext i36 %mul_ln1118_90"   --->   Operation 4193 'sext' 'sext_ln703_107' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_285 : Operation 4194 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_90 = add i37 %shl_ln728_90, i37 %sext_ln703_107"   --->   Operation 4194 'add' 'add_ln1192_90' <Predicate = (!icmp_ln140_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_285 : Operation 4195 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_91)   --->   "%mul_ln1118_91 = mul i36 %sext_ln1118_129, i36 %zext_ln1116_59"   --->   Operation 4195 'mul' 'mul_ln1118_91' <Predicate = (!icmp_ln140_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_285 : Operation 4196 [1/2] (0.79ns)   --->   "%layer_10_weights_V_60_load = load i5 %layer_10_weights_V_60_addr"   --->   Operation 4196 'load' 'layer_10_weights_V_60_load' <Predicate = (!icmp_ln140_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>
ST_285 : Operation 4197 [1/1] (0.00ns)   --->   "%sext_ln1118_130 = sext i15 %layer_10_weights_V_60_load"   --->   Operation 4197 'sext' 'sext_ln1118_130' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_285 : Operation 4198 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_92)   --->   "%mul_ln1118_92 = mul i35 %sext_ln1118_130, i35 %zext_ln1116_60"   --->   Operation 4198 'mul' 'mul_ln1118_92' <Predicate = (!icmp_ln140_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_285 : Operation 4199 [1/1] (0.00ns)   --->   "%layer_10_weights_V_61_addr = getelementptr i15 %layer_10_weights_V_61, i64 0, i64 %i_11_cast"   --->   Operation 4199 'getelementptr' 'layer_10_weights_V_61_addr' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_285 : Operation 4200 [2/2] (0.79ns)   --->   "%layer_10_weights_V_61_load = load i5 %layer_10_weights_V_61_addr"   --->   Operation 4200 'load' 'layer_10_weights_V_61_load' <Predicate = (!icmp_ln140_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>

State 286 <SV = 110> <Delay = 1.87>
ST_286 : Operation 4201 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_90 = add i37 %shl_ln728_90, i37 %sext_ln703_107"   --->   Operation 4201 'add' 'add_ln1192_90' <Predicate = (!icmp_ln140_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_286 : Operation 4202 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_91)   --->   "%mul_ln1118_91 = mul i36 %sext_ln1118_129, i36 %zext_ln1116_59"   --->   Operation 4202 'mul' 'mul_ln1118_91' <Predicate = (!icmp_ln140_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_286 : Operation 4203 [1/1] (0.00ns)   --->   "%tmp_97 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_90, i32 16, i32 36"   --->   Operation 4203 'partselect' 'tmp_97' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_286 : Operation 4204 [1/1] (0.00ns)   --->   "%shl_ln728_91 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_97, i16 0"   --->   Operation 4204 'bitconcatenate' 'shl_ln728_91' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_286 : Operation 4205 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_91)   --->   "%sext_ln703_108 = sext i36 %mul_ln1118_91"   --->   Operation 4205 'sext' 'sext_ln703_108' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_286 : Operation 4206 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_91 = add i37 %shl_ln728_91, i37 %sext_ln703_108"   --->   Operation 4206 'add' 'add_ln1192_91' <Predicate = (!icmp_ln140_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_286 : Operation 4207 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_92)   --->   "%mul_ln1118_92 = mul i35 %sext_ln1118_130, i35 %zext_ln1116_60"   --->   Operation 4207 'mul' 'mul_ln1118_92' <Predicate = (!icmp_ln140_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_286 : Operation 4208 [1/2] (0.79ns)   --->   "%layer_10_weights_V_61_load = load i5 %layer_10_weights_V_61_addr"   --->   Operation 4208 'load' 'layer_10_weights_V_61_load' <Predicate = (!icmp_ln140_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>
ST_286 : Operation 4209 [1/1] (0.00ns)   --->   "%sext_ln1118_131 = sext i15 %layer_10_weights_V_61_load"   --->   Operation 4209 'sext' 'sext_ln1118_131' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_286 : Operation 4210 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_93)   --->   "%mul_ln1118_93 = mul i35 %sext_ln1118_131, i35 %zext_ln1116_61"   --->   Operation 4210 'mul' 'mul_ln1118_93' <Predicate = (!icmp_ln140_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_286 : Operation 4211 [1/1] (0.00ns)   --->   "%layer_10_weights_V_62_addr = getelementptr i15 %layer_10_weights_V_62, i64 0, i64 %i_11_cast"   --->   Operation 4211 'getelementptr' 'layer_10_weights_V_62_addr' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_286 : Operation 4212 [2/2] (0.79ns)   --->   "%layer_10_weights_V_62_load = load i5 %layer_10_weights_V_62_addr"   --->   Operation 4212 'load' 'layer_10_weights_V_62_load' <Predicate = (!icmp_ln140_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>

State 287 <SV = 111> <Delay = 1.87>
ST_287 : Operation 4213 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_91 = add i37 %shl_ln728_91, i37 %sext_ln703_108"   --->   Operation 4213 'add' 'add_ln1192_91' <Predicate = (!icmp_ln140_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_287 : Operation 4214 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_92)   --->   "%mul_ln1118_92 = mul i35 %sext_ln1118_130, i35 %zext_ln1116_60"   --->   Operation 4214 'mul' 'mul_ln1118_92' <Predicate = (!icmp_ln140_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_287 : Operation 4215 [1/1] (0.00ns)   --->   "%tmp_98 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_91, i32 16, i32 36"   --->   Operation 4215 'partselect' 'tmp_98' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_287 : Operation 4216 [1/1] (0.00ns)   --->   "%shl_ln728_92 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_98, i16 0"   --->   Operation 4216 'bitconcatenate' 'shl_ln728_92' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_287 : Operation 4217 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_92)   --->   "%sext_ln703_109 = sext i35 %mul_ln1118_92"   --->   Operation 4217 'sext' 'sext_ln703_109' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_287 : Operation 4218 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_92 = add i37 %shl_ln728_92, i37 %sext_ln703_109"   --->   Operation 4218 'add' 'add_ln1192_92' <Predicate = (!icmp_ln140_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_287 : Operation 4219 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_93)   --->   "%mul_ln1118_93 = mul i35 %sext_ln1118_131, i35 %zext_ln1116_61"   --->   Operation 4219 'mul' 'mul_ln1118_93' <Predicate = (!icmp_ln140_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_287 : Operation 4220 [1/2] (0.79ns)   --->   "%layer_10_weights_V_62_load = load i5 %layer_10_weights_V_62_addr"   --->   Operation 4220 'load' 'layer_10_weights_V_62_load' <Predicate = (!icmp_ln140_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>
ST_287 : Operation 4221 [1/1] (0.00ns)   --->   "%sext_ln1118_132 = sext i15 %layer_10_weights_V_62_load"   --->   Operation 4221 'sext' 'sext_ln1118_132' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_287 : Operation 4222 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_94)   --->   "%mul_ln1118_94 = mul i35 %sext_ln1118_132, i35 %zext_ln1116_62"   --->   Operation 4222 'mul' 'mul_ln1118_94' <Predicate = (!icmp_ln140_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_287 : Operation 4223 [1/1] (0.00ns)   --->   "%layer_10_weights_V_63_addr = getelementptr i16 %layer_10_weights_V_63, i64 0, i64 %i_11_cast"   --->   Operation 4223 'getelementptr' 'layer_10_weights_V_63_addr' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_287 : Operation 4224 [2/2] (0.79ns)   --->   "%layer_10_weights_V_63_load = load i5 %layer_10_weights_V_63_addr"   --->   Operation 4224 'load' 'layer_10_weights_V_63_load' <Predicate = (!icmp_ln140_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>

State 288 <SV = 112> <Delay = 1.87>
ST_288 : Operation 4225 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_92 = add i37 %shl_ln728_92, i37 %sext_ln703_109"   --->   Operation 4225 'add' 'add_ln1192_92' <Predicate = (!icmp_ln140_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_288 : Operation 4226 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_93)   --->   "%mul_ln1118_93 = mul i35 %sext_ln1118_131, i35 %zext_ln1116_61"   --->   Operation 4226 'mul' 'mul_ln1118_93' <Predicate = (!icmp_ln140_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_288 : Operation 4227 [1/1] (0.00ns)   --->   "%tmp_99 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_92, i32 16, i32 36"   --->   Operation 4227 'partselect' 'tmp_99' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_288 : Operation 4228 [1/1] (0.00ns)   --->   "%shl_ln728_93 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_99, i16 0"   --->   Operation 4228 'bitconcatenate' 'shl_ln728_93' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_288 : Operation 4229 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_93)   --->   "%sext_ln703_110 = sext i35 %mul_ln1118_93"   --->   Operation 4229 'sext' 'sext_ln703_110' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_288 : Operation 4230 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_93 = add i37 %shl_ln728_93, i37 %sext_ln703_110"   --->   Operation 4230 'add' 'add_ln1192_93' <Predicate = (!icmp_ln140_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_288 : Operation 4231 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_94)   --->   "%mul_ln1118_94 = mul i35 %sext_ln1118_132, i35 %zext_ln1116_62"   --->   Operation 4231 'mul' 'mul_ln1118_94' <Predicate = (!icmp_ln140_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_288 : Operation 4232 [1/2] (0.79ns)   --->   "%layer_10_weights_V_63_load = load i5 %layer_10_weights_V_63_addr"   --->   Operation 4232 'load' 'layer_10_weights_V_63_load' <Predicate = (!icmp_ln140_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_288 : Operation 4233 [1/1] (0.00ns)   --->   "%sext_ln1118_133 = sext i16 %layer_10_weights_V_63_load"   --->   Operation 4233 'sext' 'sext_ln1118_133' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_288 : Operation 4234 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_95)   --->   "%mul_ln1118_95 = mul i36 %sext_ln1118_133, i36 %sext_ln1116_63_cast"   --->   Operation 4234 'mul' 'mul_ln1118_95' <Predicate = (!icmp_ln140_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 289 <SV = 113> <Delay = 1.66>
ST_289 : Operation 4235 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_93 = add i37 %shl_ln728_93, i37 %sext_ln703_110"   --->   Operation 4235 'add' 'add_ln1192_93' <Predicate = (!icmp_ln140_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_289 : Operation 4236 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_94)   --->   "%mul_ln1118_94 = mul i35 %sext_ln1118_132, i35 %zext_ln1116_62"   --->   Operation 4236 'mul' 'mul_ln1118_94' <Predicate = (!icmp_ln140_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_289 : Operation 4237 [1/1] (0.00ns)   --->   "%tmp_100 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_93, i32 16, i32 36"   --->   Operation 4237 'partselect' 'tmp_100' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_289 : Operation 4238 [1/1] (0.00ns)   --->   "%shl_ln728_94 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_100, i16 0"   --->   Operation 4238 'bitconcatenate' 'shl_ln728_94' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_289 : Operation 4239 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_94)   --->   "%sext_ln703_111 = sext i35 %mul_ln1118_94"   --->   Operation 4239 'sext' 'sext_ln703_111' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_289 : Operation 4240 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_94 = add i37 %shl_ln728_94, i37 %sext_ln703_111"   --->   Operation 4240 'add' 'add_ln1192_94' <Predicate = (!icmp_ln140_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_289 : Operation 4241 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_95)   --->   "%mul_ln1118_95 = mul i36 %sext_ln1118_133, i36 %sext_ln1116_63_cast"   --->   Operation 4241 'mul' 'mul_ln1118_95' <Predicate = (!icmp_ln140_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 290 <SV = 114> <Delay = 1.66>
ST_290 : Operation 4242 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_94 = add i37 %shl_ln728_94, i37 %sext_ln703_111"   --->   Operation 4242 'add' 'add_ln1192_94' <Predicate = (!icmp_ln140_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_290 : Operation 4243 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_95)   --->   "%mul_ln1118_95 = mul i36 %sext_ln1118_133, i36 %sext_ln1116_63_cast"   --->   Operation 4243 'mul' 'mul_ln1118_95' <Predicate = (!icmp_ln140_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_290 : Operation 4244 [1/1] (0.00ns)   --->   "%tmp_101 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_94, i32 16, i32 36"   --->   Operation 4244 'partselect' 'tmp_101' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_290 : Operation 4245 [1/1] (0.00ns)   --->   "%shl_ln728_95 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_101, i16 0"   --->   Operation 4245 'bitconcatenate' 'shl_ln728_95' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_290 : Operation 4246 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_95)   --->   "%sext_ln703_112 = sext i36 %mul_ln1118_95"   --->   Operation 4246 'sext' 'sext_ln703_112' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_290 : Operation 4247 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_95 = add i37 %shl_ln728_95, i37 %sext_ln703_112"   --->   Operation 4247 'add' 'add_ln1192_95' <Predicate = (!icmp_ln140_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 291 <SV = 115> <Delay = 2.06>
ST_291 : Operation 4248 [1/1] (0.00ns)   --->   "%specloopname_ln140 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [../src/hls/cnn_unoptimized.cpp:140]   --->   Operation 4248 'specloopname' 'specloopname_ln140' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_291 : Operation 4249 [1/1] (0.00ns)   --->   "%layer_10_out_V_addr = getelementptr i20 %layer_10_out_V, i64 0, i64 %i_11_cast" [../src/hls/cnn_unoptimized.cpp:143]   --->   Operation 4249 'getelementptr' 'layer_10_out_V_addr' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_291 : Operation 4250 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_95 = add i37 %shl_ln728_95, i37 %sext_ln703_112"   --->   Operation 4250 'add' 'add_ln1192_95' <Predicate = (!icmp_ln140_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_291 : Operation 4251 [1/1] (0.00ns)   --->   "%trunc_ln8 = partselect i20 @_ssdm_op_PartSelect.i20.i37.i32.i32, i37 %add_ln1192_95, i32 16, i32 35"   --->   Operation 4251 'partselect' 'trunc_ln8' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_291 : Operation 4252 [1/1] (0.00ns)   --->   "%tmp_102 = bitselect i1 @_ssdm_op_BitSelect.i1.i37.i32, i37 %add_ln1192_95, i32 36"   --->   Operation 4252 'bitselect' 'tmp_102' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_291 : Operation 4253 [1/1] (0.43ns)   --->   "%select_ln8_1 = select i1 %tmp_102, i20 0, i20 %trunc_ln8" [../src/hls/cnn_unoptimized.cpp:8]   --->   Operation 4253 'select' 'select_ln8_1' <Predicate = (!icmp_ln140_1)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_291 : Operation 4254 [1/1] (0.79ns)   --->   "%store_ln727 = store i20 %select_ln8_1, i5 %layer_10_out_V_addr"   --->   Operation 4254 'store' 'store_ln727' <Predicate = (!icmp_ln140_1)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 32> <RAM>
ST_291 : Operation 4255 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit"   --->   Operation 4255 'br' 'br_ln0' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>

State 292 <SV = 49> <Delay = 0.79>
ST_292 : Operation 4256 [2/2] (0.79ns)   --->   "%layer_10_out_V_load = load i20 0"   --->   Operation 4256 'load' 'layer_10_out_V_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 32> <RAM>
ST_292 : Operation 4257 [2/2] (0.79ns)   --->   "%layer_10_out_V_load_1 = load i20 1"   --->   Operation 4257 'load' 'layer_10_out_V_load_1' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 32> <RAM>

State 293 <SV = 50> <Delay = 0.79>
ST_293 : Operation 4258 [1/2] (0.79ns)   --->   "%layer_10_out_V_load = load i20 0"   --->   Operation 4258 'load' 'layer_10_out_V_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 32> <RAM>
ST_293 : Operation 4259 [1/2] (0.79ns)   --->   "%layer_10_out_V_load_1 = load i20 1"   --->   Operation 4259 'load' 'layer_10_out_V_load_1' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 32> <RAM>
ST_293 : Operation 4260 [2/2] (0.79ns)   --->   "%layer_10_out_V_load_2 = load i20 2"   --->   Operation 4260 'load' 'layer_10_out_V_load_2' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 32> <RAM>
ST_293 : Operation 4261 [2/2] (0.79ns)   --->   "%layer_10_out_V_load_3 = load i20 3"   --->   Operation 4261 'load' 'layer_10_out_V_load_3' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 32> <RAM>

State 294 <SV = 51> <Delay = 0.79>
ST_294 : Operation 4262 [1/2] (0.79ns)   --->   "%layer_10_out_V_load_2 = load i20 2"   --->   Operation 4262 'load' 'layer_10_out_V_load_2' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 32> <RAM>
ST_294 : Operation 4263 [1/2] (0.79ns)   --->   "%layer_10_out_V_load_3 = load i20 3"   --->   Operation 4263 'load' 'layer_10_out_V_load_3' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 32> <RAM>
ST_294 : Operation 4264 [2/2] (0.79ns)   --->   "%layer_10_out_V_load_4 = load i20 4"   --->   Operation 4264 'load' 'layer_10_out_V_load_4' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 32> <RAM>
ST_294 : Operation 4265 [2/2] (0.79ns)   --->   "%layer_10_out_V_load_5 = load i20 5"   --->   Operation 4265 'load' 'layer_10_out_V_load_5' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 32> <RAM>

State 295 <SV = 52> <Delay = 0.79>
ST_295 : Operation 4266 [1/2] (0.79ns)   --->   "%layer_10_out_V_load_4 = load i20 4"   --->   Operation 4266 'load' 'layer_10_out_V_load_4' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 32> <RAM>
ST_295 : Operation 4267 [1/2] (0.79ns)   --->   "%layer_10_out_V_load_5 = load i20 5"   --->   Operation 4267 'load' 'layer_10_out_V_load_5' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 32> <RAM>
ST_295 : Operation 4268 [2/2] (0.79ns)   --->   "%layer_10_out_V_load_6 = load i20 6"   --->   Operation 4268 'load' 'layer_10_out_V_load_6' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 32> <RAM>
ST_295 : Operation 4269 [2/2] (0.79ns)   --->   "%layer_10_out_V_load_7 = load i20 7"   --->   Operation 4269 'load' 'layer_10_out_V_load_7' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 32> <RAM>

State 296 <SV = 53> <Delay = 0.79>
ST_296 : Operation 4270 [1/2] (0.79ns)   --->   "%layer_10_out_V_load_6 = load i20 6"   --->   Operation 4270 'load' 'layer_10_out_V_load_6' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 32> <RAM>
ST_296 : Operation 4271 [1/2] (0.79ns)   --->   "%layer_10_out_V_load_7 = load i20 7"   --->   Operation 4271 'load' 'layer_10_out_V_load_7' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 32> <RAM>
ST_296 : Operation 4272 [2/2] (0.79ns)   --->   "%layer_10_out_V_load_8 = load i20 8"   --->   Operation 4272 'load' 'layer_10_out_V_load_8' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 32> <RAM>
ST_296 : Operation 4273 [2/2] (0.79ns)   --->   "%layer_10_out_V_load_9 = load i20 9"   --->   Operation 4273 'load' 'layer_10_out_V_load_9' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 32> <RAM>

State 297 <SV = 54> <Delay = 0.79>
ST_297 : Operation 4274 [1/2] (0.79ns)   --->   "%layer_10_out_V_load_8 = load i20 8"   --->   Operation 4274 'load' 'layer_10_out_V_load_8' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 32> <RAM>
ST_297 : Operation 4275 [1/2] (0.79ns)   --->   "%layer_10_out_V_load_9 = load i20 9"   --->   Operation 4275 'load' 'layer_10_out_V_load_9' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 32> <RAM>
ST_297 : Operation 4276 [2/2] (0.79ns)   --->   "%layer_10_out_V_load_10 = load i20 10"   --->   Operation 4276 'load' 'layer_10_out_V_load_10' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 32> <RAM>
ST_297 : Operation 4277 [2/2] (0.79ns)   --->   "%layer_10_out_V_load_11 = load i20 11"   --->   Operation 4277 'load' 'layer_10_out_V_load_11' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 32> <RAM>

State 298 <SV = 55> <Delay = 0.79>
ST_298 : Operation 4278 [1/2] (0.79ns)   --->   "%layer_10_out_V_load_10 = load i20 10"   --->   Operation 4278 'load' 'layer_10_out_V_load_10' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 32> <RAM>
ST_298 : Operation 4279 [1/2] (0.79ns)   --->   "%layer_10_out_V_load_11 = load i20 11"   --->   Operation 4279 'load' 'layer_10_out_V_load_11' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 32> <RAM>
ST_298 : Operation 4280 [2/2] (0.79ns)   --->   "%layer_10_out_V_load_12 = load i20 12"   --->   Operation 4280 'load' 'layer_10_out_V_load_12' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 32> <RAM>
ST_298 : Operation 4281 [2/2] (0.79ns)   --->   "%layer_10_out_V_load_13 = load i20 13"   --->   Operation 4281 'load' 'layer_10_out_V_load_13' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 32> <RAM>

State 299 <SV = 56> <Delay = 0.79>
ST_299 : Operation 4282 [1/2] (0.79ns)   --->   "%layer_10_out_V_load_12 = load i20 12"   --->   Operation 4282 'load' 'layer_10_out_V_load_12' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 32> <RAM>
ST_299 : Operation 4283 [1/2] (0.79ns)   --->   "%layer_10_out_V_load_13 = load i20 13"   --->   Operation 4283 'load' 'layer_10_out_V_load_13' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 32> <RAM>
ST_299 : Operation 4284 [2/2] (0.79ns)   --->   "%layer_10_out_V_load_14 = load i20 14"   --->   Operation 4284 'load' 'layer_10_out_V_load_14' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 32> <RAM>
ST_299 : Operation 4285 [2/2] (0.79ns)   --->   "%layer_10_out_V_load_15 = load i20 15"   --->   Operation 4285 'load' 'layer_10_out_V_load_15' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 32> <RAM>

State 300 <SV = 57> <Delay = 0.79>
ST_300 : Operation 4286 [1/2] (0.79ns)   --->   "%layer_10_out_V_load_14 = load i20 14"   --->   Operation 4286 'load' 'layer_10_out_V_load_14' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 32> <RAM>
ST_300 : Operation 4287 [1/2] (0.79ns)   --->   "%layer_10_out_V_load_15 = load i20 15"   --->   Operation 4287 'load' 'layer_10_out_V_load_15' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 32> <RAM>
ST_300 : Operation 4288 [2/2] (0.79ns)   --->   "%layer_10_out_V_load_16 = load i20 16"   --->   Operation 4288 'load' 'layer_10_out_V_load_16' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 32> <RAM>
ST_300 : Operation 4289 [2/2] (0.79ns)   --->   "%layer_10_out_V_load_17 = load i20 17"   --->   Operation 4289 'load' 'layer_10_out_V_load_17' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 32> <RAM>

State 301 <SV = 58> <Delay = 0.79>
ST_301 : Operation 4290 [1/2] (0.79ns)   --->   "%layer_10_out_V_load_16 = load i20 16"   --->   Operation 4290 'load' 'layer_10_out_V_load_16' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 32> <RAM>
ST_301 : Operation 4291 [1/2] (0.79ns)   --->   "%layer_10_out_V_load_17 = load i20 17"   --->   Operation 4291 'load' 'layer_10_out_V_load_17' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 32> <RAM>
ST_301 : Operation 4292 [2/2] (0.79ns)   --->   "%layer_10_out_V_load_18 = load i20 18"   --->   Operation 4292 'load' 'layer_10_out_V_load_18' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 32> <RAM>
ST_301 : Operation 4293 [2/2] (0.79ns)   --->   "%layer_10_out_V_load_19 = load i20 19"   --->   Operation 4293 'load' 'layer_10_out_V_load_19' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 32> <RAM>

State 302 <SV = 59> <Delay = 0.79>
ST_302 : Operation 4294 [1/2] (0.79ns)   --->   "%layer_10_out_V_load_18 = load i20 18"   --->   Operation 4294 'load' 'layer_10_out_V_load_18' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 32> <RAM>
ST_302 : Operation 4295 [1/2] (0.79ns)   --->   "%layer_10_out_V_load_19 = load i20 19"   --->   Operation 4295 'load' 'layer_10_out_V_load_19' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 32> <RAM>
ST_302 : Operation 4296 [2/2] (0.79ns)   --->   "%layer_10_out_V_load_20 = load i20 20"   --->   Operation 4296 'load' 'layer_10_out_V_load_20' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 32> <RAM>
ST_302 : Operation 4297 [2/2] (0.79ns)   --->   "%layer_10_out_V_load_21 = load i20 21"   --->   Operation 4297 'load' 'layer_10_out_V_load_21' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 32> <RAM>

State 303 <SV = 60> <Delay = 0.79>
ST_303 : Operation 4298 [1/2] (0.79ns)   --->   "%layer_10_out_V_load_20 = load i20 20"   --->   Operation 4298 'load' 'layer_10_out_V_load_20' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 32> <RAM>
ST_303 : Operation 4299 [1/2] (0.79ns)   --->   "%layer_10_out_V_load_21 = load i20 21"   --->   Operation 4299 'load' 'layer_10_out_V_load_21' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 32> <RAM>
ST_303 : Operation 4300 [2/2] (0.79ns)   --->   "%layer_10_out_V_load_22 = load i20 22"   --->   Operation 4300 'load' 'layer_10_out_V_load_22' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 32> <RAM>
ST_303 : Operation 4301 [2/2] (0.79ns)   --->   "%layer_10_out_V_load_23 = load i20 23"   --->   Operation 4301 'load' 'layer_10_out_V_load_23' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 32> <RAM>

State 304 <SV = 61> <Delay = 0.79>
ST_304 : Operation 4302 [1/2] (0.79ns)   --->   "%layer_10_out_V_load_22 = load i20 22"   --->   Operation 4302 'load' 'layer_10_out_V_load_22' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 32> <RAM>
ST_304 : Operation 4303 [1/2] (0.79ns)   --->   "%layer_10_out_V_load_23 = load i20 23"   --->   Operation 4303 'load' 'layer_10_out_V_load_23' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 32> <RAM>
ST_304 : Operation 4304 [2/2] (0.79ns)   --->   "%layer_10_out_V_load_24 = load i20 24"   --->   Operation 4304 'load' 'layer_10_out_V_load_24' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 32> <RAM>
ST_304 : Operation 4305 [2/2] (0.79ns)   --->   "%layer_10_out_V_load_25 = load i20 25"   --->   Operation 4305 'load' 'layer_10_out_V_load_25' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 32> <RAM>

State 305 <SV = 62> <Delay = 0.79>
ST_305 : Operation 4306 [1/2] (0.79ns)   --->   "%layer_10_out_V_load_24 = load i20 24"   --->   Operation 4306 'load' 'layer_10_out_V_load_24' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 32> <RAM>
ST_305 : Operation 4307 [1/2] (0.79ns)   --->   "%layer_10_out_V_load_25 = load i20 25"   --->   Operation 4307 'load' 'layer_10_out_V_load_25' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 32> <RAM>
ST_305 : Operation 4308 [2/2] (0.79ns)   --->   "%layer_10_out_V_load_26 = load i20 26"   --->   Operation 4308 'load' 'layer_10_out_V_load_26' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 32> <RAM>
ST_305 : Operation 4309 [2/2] (0.79ns)   --->   "%layer_10_out_V_load_27 = load i20 27"   --->   Operation 4309 'load' 'layer_10_out_V_load_27' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 32> <RAM>

State 306 <SV = 63> <Delay = 0.79>
ST_306 : Operation 4310 [1/2] (0.79ns)   --->   "%layer_10_out_V_load_26 = load i20 26"   --->   Operation 4310 'load' 'layer_10_out_V_load_26' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 32> <RAM>
ST_306 : Operation 4311 [1/2] (0.79ns)   --->   "%layer_10_out_V_load_27 = load i20 27"   --->   Operation 4311 'load' 'layer_10_out_V_load_27' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 32> <RAM>
ST_306 : Operation 4312 [2/2] (0.79ns)   --->   "%layer_10_out_V_load_28 = load i20 28"   --->   Operation 4312 'load' 'layer_10_out_V_load_28' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 32> <RAM>
ST_306 : Operation 4313 [2/2] (0.79ns)   --->   "%layer_10_out_V_load_29 = load i20 29"   --->   Operation 4313 'load' 'layer_10_out_V_load_29' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 32> <RAM>

State 307 <SV = 64> <Delay = 0.79>
ST_307 : Operation 4314 [1/2] (0.79ns)   --->   "%layer_10_out_V_load_28 = load i20 28"   --->   Operation 4314 'load' 'layer_10_out_V_load_28' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 32> <RAM>
ST_307 : Operation 4315 [1/2] (0.79ns)   --->   "%layer_10_out_V_load_29 = load i20 29"   --->   Operation 4315 'load' 'layer_10_out_V_load_29' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 32> <RAM>
ST_307 : Operation 4316 [2/2] (0.79ns)   --->   "%layer_10_out_V_load_30 = load i20 30"   --->   Operation 4316 'load' 'layer_10_out_V_load_30' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 32> <RAM>
ST_307 : Operation 4317 [2/2] (0.79ns)   --->   "%layer_10_out_V_load_31 = load i20 31"   --->   Operation 4317 'load' 'layer_10_out_V_load_31' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 32> <RAM>

State 308 <SV = 65> <Delay = 0.79>
ST_308 : Operation 4318 [1/1] (0.00ns)   --->   "%zext_ln1116_63 = zext i20 %layer_10_out_V_load"   --->   Operation 4318 'zext' 'zext_ln1116_63' <Predicate = true> <Delay = 0.00>
ST_308 : Operation 4319 [1/1] (0.00ns)   --->   "%zext_ln1116_64 = zext i20 %layer_10_out_V_load_1"   --->   Operation 4319 'zext' 'zext_ln1116_64' <Predicate = true> <Delay = 0.00>
ST_308 : Operation 4320 [1/1] (0.00ns)   --->   "%zext_ln1116_65 = zext i20 %layer_10_out_V_load_2"   --->   Operation 4320 'zext' 'zext_ln1116_65' <Predicate = true> <Delay = 0.00>
ST_308 : Operation 4321 [1/1] (0.00ns)   --->   "%zext_ln1116_66 = zext i20 %layer_10_out_V_load_3"   --->   Operation 4321 'zext' 'zext_ln1116_66' <Predicate = true> <Delay = 0.00>
ST_308 : Operation 4322 [1/1] (0.00ns)   --->   "%zext_ln1116_67 = zext i20 %layer_10_out_V_load_4"   --->   Operation 4322 'zext' 'zext_ln1116_67' <Predicate = true> <Delay = 0.00>
ST_308 : Operation 4323 [1/1] (0.00ns)   --->   "%zext_ln1116_68 = zext i20 %layer_10_out_V_load_5"   --->   Operation 4323 'zext' 'zext_ln1116_68' <Predicate = true> <Delay = 0.00>
ST_308 : Operation 4324 [1/1] (0.00ns)   --->   "%zext_ln1116_69 = zext i20 %layer_10_out_V_load_6"   --->   Operation 4324 'zext' 'zext_ln1116_69' <Predicate = true> <Delay = 0.00>
ST_308 : Operation 4325 [1/1] (0.00ns)   --->   "%zext_ln1116_70 = zext i20 %layer_10_out_V_load_7"   --->   Operation 4325 'zext' 'zext_ln1116_70' <Predicate = true> <Delay = 0.00>
ST_308 : Operation 4326 [1/1] (0.00ns)   --->   "%zext_ln1116_71 = zext i20 %layer_10_out_V_load_8"   --->   Operation 4326 'zext' 'zext_ln1116_71' <Predicate = true> <Delay = 0.00>
ST_308 : Operation 4327 [1/1] (0.00ns)   --->   "%zext_ln1116_72 = zext i20 %layer_10_out_V_load_9"   --->   Operation 4327 'zext' 'zext_ln1116_72' <Predicate = true> <Delay = 0.00>
ST_308 : Operation 4328 [1/1] (0.00ns)   --->   "%zext_ln1116_73 = zext i20 %layer_10_out_V_load_10"   --->   Operation 4328 'zext' 'zext_ln1116_73' <Predicate = true> <Delay = 0.00>
ST_308 : Operation 4329 [1/1] (0.00ns)   --->   "%zext_ln1116_74 = zext i20 %layer_10_out_V_load_11"   --->   Operation 4329 'zext' 'zext_ln1116_74' <Predicate = true> <Delay = 0.00>
ST_308 : Operation 4330 [1/1] (0.00ns)   --->   "%zext_ln1116_75 = zext i20 %layer_10_out_V_load_12"   --->   Operation 4330 'zext' 'zext_ln1116_75' <Predicate = true> <Delay = 0.00>
ST_308 : Operation 4331 [1/1] (0.00ns)   --->   "%zext_ln1116_76 = zext i20 %layer_10_out_V_load_13"   --->   Operation 4331 'zext' 'zext_ln1116_76' <Predicate = true> <Delay = 0.00>
ST_308 : Operation 4332 [1/1] (0.00ns)   --->   "%zext_ln1116_77 = zext i20 %layer_10_out_V_load_14"   --->   Operation 4332 'zext' 'zext_ln1116_77' <Predicate = true> <Delay = 0.00>
ST_308 : Operation 4333 [1/1] (0.00ns)   --->   "%zext_ln1116_78 = zext i20 %layer_10_out_V_load_15"   --->   Operation 4333 'zext' 'zext_ln1116_78' <Predicate = true> <Delay = 0.00>
ST_308 : Operation 4334 [1/1] (0.00ns)   --->   "%zext_ln1116_79 = zext i20 %layer_10_out_V_load_16"   --->   Operation 4334 'zext' 'zext_ln1116_79' <Predicate = true> <Delay = 0.00>
ST_308 : Operation 4335 [1/1] (0.00ns)   --->   "%zext_ln1116_80 = zext i20 %layer_10_out_V_load_17"   --->   Operation 4335 'zext' 'zext_ln1116_80' <Predicate = true> <Delay = 0.00>
ST_308 : Operation 4336 [1/1] (0.00ns)   --->   "%zext_ln1116_81 = zext i20 %layer_10_out_V_load_18"   --->   Operation 4336 'zext' 'zext_ln1116_81' <Predicate = true> <Delay = 0.00>
ST_308 : Operation 4337 [1/1] (0.00ns)   --->   "%zext_ln1116_82 = zext i20 %layer_10_out_V_load_19"   --->   Operation 4337 'zext' 'zext_ln1116_82' <Predicate = true> <Delay = 0.00>
ST_308 : Operation 4338 [1/1] (0.00ns)   --->   "%zext_ln1116_83 = zext i20 %layer_10_out_V_load_20"   --->   Operation 4338 'zext' 'zext_ln1116_83' <Predicate = true> <Delay = 0.00>
ST_308 : Operation 4339 [1/1] (0.00ns)   --->   "%zext_ln1116_84 = zext i20 %layer_10_out_V_load_21"   --->   Operation 4339 'zext' 'zext_ln1116_84' <Predicate = true> <Delay = 0.00>
ST_308 : Operation 4340 [1/1] (0.00ns)   --->   "%zext_ln1116_85 = zext i20 %layer_10_out_V_load_22"   --->   Operation 4340 'zext' 'zext_ln1116_85' <Predicate = true> <Delay = 0.00>
ST_308 : Operation 4341 [1/1] (0.00ns)   --->   "%zext_ln1116_86 = zext i20 %layer_10_out_V_load_23"   --->   Operation 4341 'zext' 'zext_ln1116_86' <Predicate = true> <Delay = 0.00>
ST_308 : Operation 4342 [1/1] (0.00ns)   --->   "%zext_ln1116_87 = zext i20 %layer_10_out_V_load_24"   --->   Operation 4342 'zext' 'zext_ln1116_87' <Predicate = true> <Delay = 0.00>
ST_308 : Operation 4343 [1/1] (0.00ns)   --->   "%zext_ln1116_88 = zext i20 %layer_10_out_V_load_25"   --->   Operation 4343 'zext' 'zext_ln1116_88' <Predicate = true> <Delay = 0.00>
ST_308 : Operation 4344 [1/1] (0.00ns)   --->   "%zext_ln1116_89 = zext i20 %layer_10_out_V_load_26"   --->   Operation 4344 'zext' 'zext_ln1116_89' <Predicate = true> <Delay = 0.00>
ST_308 : Operation 4345 [1/1] (0.00ns)   --->   "%zext_ln1116_90 = zext i20 %layer_10_out_V_load_27"   --->   Operation 4345 'zext' 'zext_ln1116_90' <Predicate = true> <Delay = 0.00>
ST_308 : Operation 4346 [1/1] (0.00ns)   --->   "%zext_ln1116_91 = zext i20 %layer_10_out_V_load_28"   --->   Operation 4346 'zext' 'zext_ln1116_91' <Predicate = true> <Delay = 0.00>
ST_308 : Operation 4347 [1/1] (0.00ns)   --->   "%zext_ln1116_92 = zext i20 %layer_10_out_V_load_29"   --->   Operation 4347 'zext' 'zext_ln1116_92' <Predicate = true> <Delay = 0.00>
ST_308 : Operation 4348 [1/2] (0.79ns)   --->   "%layer_10_out_V_load_30 = load i20 30"   --->   Operation 4348 'load' 'layer_10_out_V_load_30' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 32> <RAM>
ST_308 : Operation 4349 [1/1] (0.00ns)   --->   "%zext_ln1116_93 = zext i20 %layer_10_out_V_load_30"   --->   Operation 4349 'zext' 'zext_ln1116_93' <Predicate = true> <Delay = 0.00>
ST_308 : Operation 4350 [1/2] (0.79ns)   --->   "%layer_10_out_V_load_31 = load i20 31"   --->   Operation 4350 'load' 'layer_10_out_V_load_31' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 32> <RAM>
ST_308 : Operation 4351 [1/1] (0.00ns)   --->   "%sext_ln1116_95_cast = zext i20 %layer_10_out_V_load_31"   --->   Operation 4351 'zext' 'sext_ln1116_95_cast' <Predicate = true> <Delay = 0.00>
ST_308 : Operation 4352 [1/1] (0.48ns)   --->   "%br_ln0 = br void %_Z10dense_reluILt64ELt64ELt32ELt32ELt32EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit"   --->   Operation 4352 'br' 'br_ln0' <Predicate = true> <Delay = 0.48>

State 309 <SV = 66> <Delay = 0.87>
ST_309 : Operation 4353 [1/1] (0.00ns)   --->   "%i_12 = phi i5 %add_ln140_2, void %.split16, i5 0, void %_Z10dense_reluILt64ELt64ELt32ELt32ELt32EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader" [../src/hls/cnn_unoptimized.cpp:140]   --->   Operation 4353 'phi' 'i_12' <Predicate = true> <Delay = 0.00>
ST_309 : Operation 4354 [1/1] (0.87ns)   --->   "%add_ln140_2 = add i5 %i_12, i5 1" [../src/hls/cnn_unoptimized.cpp:140]   --->   Operation 4354 'add' 'add_ln140_2' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_309 : Operation 4355 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 4355 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_309 : Operation 4356 [1/1] (0.87ns)   --->   "%icmp_ln140_2 = icmp_eq  i5 %i_12, i5 16" [../src/hls/cnn_unoptimized.cpp:140]   --->   Operation 4356 'icmp' 'icmp_ln140_2' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_309 : Operation 4357 [1/1] (0.00ns)   --->   "%empty_88 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 4357 'speclooptripcount' 'empty_88' <Predicate = true> <Delay = 0.00>
ST_309 : Operation 4358 [1/1] (0.00ns)   --->   "%br_ln140 = br i1 %icmp_ln140_2, void %.split16, void %_Z10dense_reluILt32ELt32ELt16ELt16ELt16EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader" [../src/hls/cnn_unoptimized.cpp:140]   --->   Operation 4358 'br' 'br_ln140' <Predicate = true> <Delay = 0.00>
ST_309 : Operation 4359 [1/1] (0.00ns)   --->   "%i_12_cast = zext i5 %i_12" [../src/hls/cnn_unoptimized.cpp:140]   --->   Operation 4359 'zext' 'i_12_cast' <Predicate = (!icmp_ln140_2)> <Delay = 0.00>
ST_309 : Operation 4360 [1/1] (0.00ns)   --->   "%layer_11_weights_V_0_addr = getelementptr i16 %layer_11_weights_V_0, i64 0, i64 %i_12_cast"   --->   Operation 4360 'getelementptr' 'layer_11_weights_V_0_addr' <Predicate = (!icmp_ln140_2)> <Delay = 0.00>
ST_309 : Operation 4361 [2/2] (0.79ns)   --->   "%layer_11_weights_V_0_load = load i4 %layer_11_weights_V_0_addr"   --->   Operation 4361 'load' 'layer_11_weights_V_0_load' <Predicate = (!icmp_ln140_2)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 16> <ROM>

State 310 <SV = 67> <Delay = 1.87>
ST_310 : Operation 4362 [1/2] (0.79ns)   --->   "%layer_11_weights_V_0_load = load i4 %layer_11_weights_V_0_addr"   --->   Operation 4362 'load' 'layer_11_weights_V_0_load' <Predicate = (!icmp_ln140_2)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 16> <ROM>
ST_310 : Operation 4363 [1/1] (0.00ns)   --->   "%sext_ln1118_134 = sext i16 %layer_11_weights_V_0_load"   --->   Operation 4363 'sext' 'sext_ln1118_134' <Predicate = (!icmp_ln140_2)> <Delay = 0.00>
ST_310 : Operation 4364 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_96)   --->   "%mul_ln1118_96 = mul i36 %sext_ln1118_134, i36 %zext_ln1116_63"   --->   Operation 4364 'mul' 'mul_ln1118_96' <Predicate = (!icmp_ln140_2)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_310 : Operation 4365 [1/1] (0.00ns)   --->   "%layer_11_weights_V_1_addr = getelementptr i16 %layer_11_weights_V_1, i64 0, i64 %i_12_cast"   --->   Operation 4365 'getelementptr' 'layer_11_weights_V_1_addr' <Predicate = (!icmp_ln140_2)> <Delay = 0.00>
ST_310 : Operation 4366 [2/2] (0.79ns)   --->   "%layer_11_weights_V_1_load = load i4 %layer_11_weights_V_1_addr"   --->   Operation 4366 'load' 'layer_11_weights_V_1_load' <Predicate = (!icmp_ln140_2)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 16> <ROM>

State 311 <SV = 68> <Delay = 1.87>
ST_311 : Operation 4367 [1/1] (0.00ns)   --->   "%layer_11_bias_V_addr = getelementptr i13 %layer_11_bias_V, i64 0, i64 %i_12_cast" [../src/hls/cnn_unoptimized.cpp:143]   --->   Operation 4367 'getelementptr' 'layer_11_bias_V_addr' <Predicate = (!icmp_ln140_2)> <Delay = 0.00>
ST_311 : Operation 4368 [2/2] (0.79ns)   --->   "%layer_11_bias_V_load = load i4 %layer_11_bias_V_addr" [../src/hls/cnn_unoptimized.cpp:143]   --->   Operation 4368 'load' 'layer_11_bias_V_load' <Predicate = (!icmp_ln140_2)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 13> <Depth = 16> <ROM>
ST_311 : Operation 4369 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_96)   --->   "%mul_ln1118_96 = mul i36 %sext_ln1118_134, i36 %zext_ln1116_63"   --->   Operation 4369 'mul' 'mul_ln1118_96' <Predicate = (!icmp_ln140_2)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_311 : Operation 4370 [1/2] (0.79ns)   --->   "%layer_11_weights_V_1_load = load i4 %layer_11_weights_V_1_addr"   --->   Operation 4370 'load' 'layer_11_weights_V_1_load' <Predicate = (!icmp_ln140_2)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 16> <ROM>
ST_311 : Operation 4371 [1/1] (0.00ns)   --->   "%sext_ln1118_135 = sext i16 %layer_11_weights_V_1_load"   --->   Operation 4371 'sext' 'sext_ln1118_135' <Predicate = (!icmp_ln140_2)> <Delay = 0.00>
ST_311 : Operation 4372 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_97)   --->   "%mul_ln1118_97 = mul i36 %sext_ln1118_135, i36 %zext_ln1116_64"   --->   Operation 4372 'mul' 'mul_ln1118_97' <Predicate = (!icmp_ln140_2)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_311 : Operation 4373 [1/1] (0.00ns)   --->   "%layer_11_weights_V_2_addr = getelementptr i16 %layer_11_weights_V_2, i64 0, i64 %i_12_cast"   --->   Operation 4373 'getelementptr' 'layer_11_weights_V_2_addr' <Predicate = (!icmp_ln140_2)> <Delay = 0.00>
ST_311 : Operation 4374 [2/2] (0.79ns)   --->   "%layer_11_weights_V_2_load = load i4 %layer_11_weights_V_2_addr"   --->   Operation 4374 'load' 'layer_11_weights_V_2_load' <Predicate = (!icmp_ln140_2)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 16> <ROM>

State 312 <SV = 69> <Delay = 1.87>
ST_312 : Operation 4375 [1/2] (0.79ns)   --->   "%layer_11_bias_V_load = load i4 %layer_11_bias_V_addr" [../src/hls/cnn_unoptimized.cpp:143]   --->   Operation 4375 'load' 'layer_11_bias_V_load' <Predicate = (!icmp_ln140_2)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 13> <Depth = 16> <ROM>
ST_312 : Operation 4376 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_96)   --->   "%mul_ln1118_96 = mul i36 %sext_ln1118_134, i36 %zext_ln1116_63"   --->   Operation 4376 'mul' 'mul_ln1118_96' <Predicate = (!icmp_ln140_2)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_312 : Operation 4377 [1/1] (0.00ns)   --->   "%shl_ln728_96 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i13.i16, i13 %layer_11_bias_V_load, i16 0"   --->   Operation 4377 'bitconcatenate' 'shl_ln728_96' <Predicate = (!icmp_ln140_2)> <Delay = 0.00>
ST_312 : Operation 4378 [1/1] (0.00ns)   --->   "%sext_ln703_113 = sext i29 %shl_ln728_96"   --->   Operation 4378 'sext' 'sext_ln703_113' <Predicate = (!icmp_ln140_2)> <Delay = 0.00>
ST_312 : Operation 4379 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_96 = add i36 %sext_ln703_113, i36 %mul_ln1118_96"   --->   Operation 4379 'add' 'add_ln1192_96' <Predicate = (!icmp_ln140_2)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_312 : Operation 4380 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_97)   --->   "%mul_ln1118_97 = mul i36 %sext_ln1118_135, i36 %zext_ln1116_64"   --->   Operation 4380 'mul' 'mul_ln1118_97' <Predicate = (!icmp_ln140_2)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_312 : Operation 4381 [1/2] (0.79ns)   --->   "%layer_11_weights_V_2_load = load i4 %layer_11_weights_V_2_addr"   --->   Operation 4381 'load' 'layer_11_weights_V_2_load' <Predicate = (!icmp_ln140_2)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 16> <ROM>
ST_312 : Operation 4382 [1/1] (0.00ns)   --->   "%sext_ln1118_136 = sext i16 %layer_11_weights_V_2_load"   --->   Operation 4382 'sext' 'sext_ln1118_136' <Predicate = (!icmp_ln140_2)> <Delay = 0.00>
ST_312 : Operation 4383 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_98)   --->   "%mul_ln1118_98 = mul i36 %sext_ln1118_136, i36 %zext_ln1116_65"   --->   Operation 4383 'mul' 'mul_ln1118_98' <Predicate = (!icmp_ln140_2)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_312 : Operation 4384 [1/1] (0.00ns)   --->   "%layer_11_weights_V_3_addr = getelementptr i16 %layer_11_weights_V_3, i64 0, i64 %i_12_cast"   --->   Operation 4384 'getelementptr' 'layer_11_weights_V_3_addr' <Predicate = (!icmp_ln140_2)> <Delay = 0.00>
ST_312 : Operation 4385 [2/2] (0.79ns)   --->   "%layer_11_weights_V_3_load = load i4 %layer_11_weights_V_3_addr"   --->   Operation 4385 'load' 'layer_11_weights_V_3_load' <Predicate = (!icmp_ln140_2)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 16> <ROM>

State 313 <SV = 70> <Delay = 1.87>
ST_313 : Operation 4386 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_96 = add i36 %sext_ln703_113, i36 %mul_ln1118_96"   --->   Operation 4386 'add' 'add_ln1192_96' <Predicate = (!icmp_ln140_2)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_313 : Operation 4387 [1/1] (0.00ns)   --->   "%trunc_ln708_97 = partselect i20 @_ssdm_op_PartSelect.i20.i36.i32.i32, i36 %add_ln1192_96, i32 16, i32 35"   --->   Operation 4387 'partselect' 'trunc_ln708_97' <Predicate = (!icmp_ln140_2)> <Delay = 0.00>
ST_313 : Operation 4388 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_97)   --->   "%mul_ln1118_97 = mul i36 %sext_ln1118_135, i36 %zext_ln1116_64"   --->   Operation 4388 'mul' 'mul_ln1118_97' <Predicate = (!icmp_ln140_2)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_313 : Operation 4389 [1/1] (0.00ns)   --->   "%tmp_105 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i20.i16, i20 %trunc_ln708_97, i16 0"   --->   Operation 4389 'bitconcatenate' 'tmp_105' <Predicate = (!icmp_ln140_2)> <Delay = 0.00>
ST_313 : Operation 4390 [1/1] (0.00ns)   --->   "%sext_ln728_1 = sext i36 %tmp_105"   --->   Operation 4390 'sext' 'sext_ln728_1' <Predicate = (!icmp_ln140_2)> <Delay = 0.00>
ST_313 : Operation 4391 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_97)   --->   "%sext_ln703_114 = sext i36 %mul_ln1118_97"   --->   Operation 4391 'sext' 'sext_ln703_114' <Predicate = (!icmp_ln140_2)> <Delay = 0.00>
ST_313 : Operation 4392 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_97 = add i37 %sext_ln728_1, i37 %sext_ln703_114"   --->   Operation 4392 'add' 'add_ln1192_97' <Predicate = (!icmp_ln140_2)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_313 : Operation 4393 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_98)   --->   "%mul_ln1118_98 = mul i36 %sext_ln1118_136, i36 %zext_ln1116_65"   --->   Operation 4393 'mul' 'mul_ln1118_98' <Predicate = (!icmp_ln140_2)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_313 : Operation 4394 [1/2] (0.79ns)   --->   "%layer_11_weights_V_3_load = load i4 %layer_11_weights_V_3_addr"   --->   Operation 4394 'load' 'layer_11_weights_V_3_load' <Predicate = (!icmp_ln140_2)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 16> <ROM>
ST_313 : Operation 4395 [1/1] (0.00ns)   --->   "%sext_ln1118_137 = sext i16 %layer_11_weights_V_3_load"   --->   Operation 4395 'sext' 'sext_ln1118_137' <Predicate = (!icmp_ln140_2)> <Delay = 0.00>
ST_313 : Operation 4396 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_99)   --->   "%mul_ln1118_99 = mul i36 %sext_ln1118_137, i36 %zext_ln1116_66"   --->   Operation 4396 'mul' 'mul_ln1118_99' <Predicate = (!icmp_ln140_2)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_313 : Operation 4397 [1/1] (0.00ns)   --->   "%layer_11_weights_V_4_addr = getelementptr i16 %layer_11_weights_V_4, i64 0, i64 %i_12_cast"   --->   Operation 4397 'getelementptr' 'layer_11_weights_V_4_addr' <Predicate = (!icmp_ln140_2)> <Delay = 0.00>
ST_313 : Operation 4398 [2/2] (0.79ns)   --->   "%layer_11_weights_V_4_load = load i4 %layer_11_weights_V_4_addr"   --->   Operation 4398 'load' 'layer_11_weights_V_4_load' <Predicate = (!icmp_ln140_2)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 16> <ROM>

State 314 <SV = 71> <Delay = 1.87>
ST_314 : Operation 4399 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_97 = add i37 %sext_ln728_1, i37 %sext_ln703_114"   --->   Operation 4399 'add' 'add_ln1192_97' <Predicate = (!icmp_ln140_2)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_314 : Operation 4400 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_98)   --->   "%mul_ln1118_98 = mul i36 %sext_ln1118_136, i36 %zext_ln1116_65"   --->   Operation 4400 'mul' 'mul_ln1118_98' <Predicate = (!icmp_ln140_2)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_314 : Operation 4401 [1/1] (0.00ns)   --->   "%tmp_106 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_97, i32 16, i32 36"   --->   Operation 4401 'partselect' 'tmp_106' <Predicate = (!icmp_ln140_2)> <Delay = 0.00>
ST_314 : Operation 4402 [1/1] (0.00ns)   --->   "%shl_ln728_98 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_106, i16 0"   --->   Operation 4402 'bitconcatenate' 'shl_ln728_98' <Predicate = (!icmp_ln140_2)> <Delay = 0.00>
ST_314 : Operation 4403 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_98)   --->   "%sext_ln703_115 = sext i36 %mul_ln1118_98"   --->   Operation 4403 'sext' 'sext_ln703_115' <Predicate = (!icmp_ln140_2)> <Delay = 0.00>
ST_314 : Operation 4404 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_98 = add i37 %shl_ln728_98, i37 %sext_ln703_115"   --->   Operation 4404 'add' 'add_ln1192_98' <Predicate = (!icmp_ln140_2)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_314 : Operation 4405 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_99)   --->   "%mul_ln1118_99 = mul i36 %sext_ln1118_137, i36 %zext_ln1116_66"   --->   Operation 4405 'mul' 'mul_ln1118_99' <Predicate = (!icmp_ln140_2)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_314 : Operation 4406 [1/2] (0.79ns)   --->   "%layer_11_weights_V_4_load = load i4 %layer_11_weights_V_4_addr"   --->   Operation 4406 'load' 'layer_11_weights_V_4_load' <Predicate = (!icmp_ln140_2)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 16> <ROM>
ST_314 : Operation 4407 [1/1] (0.00ns)   --->   "%sext_ln1118_138 = sext i16 %layer_11_weights_V_4_load"   --->   Operation 4407 'sext' 'sext_ln1118_138' <Predicate = (!icmp_ln140_2)> <Delay = 0.00>
ST_314 : Operation 4408 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_100)   --->   "%mul_ln1118_100 = mul i36 %sext_ln1118_138, i36 %zext_ln1116_67"   --->   Operation 4408 'mul' 'mul_ln1118_100' <Predicate = (!icmp_ln140_2)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_314 : Operation 4409 [1/1] (0.00ns)   --->   "%layer_11_weights_V_5_addr = getelementptr i16 %layer_11_weights_V_5, i64 0, i64 %i_12_cast"   --->   Operation 4409 'getelementptr' 'layer_11_weights_V_5_addr' <Predicate = (!icmp_ln140_2)> <Delay = 0.00>
ST_314 : Operation 4410 [2/2] (0.79ns)   --->   "%layer_11_weights_V_5_load = load i4 %layer_11_weights_V_5_addr"   --->   Operation 4410 'load' 'layer_11_weights_V_5_load' <Predicate = (!icmp_ln140_2)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 16> <ROM>

State 315 <SV = 72> <Delay = 1.87>
ST_315 : Operation 4411 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_98 = add i37 %shl_ln728_98, i37 %sext_ln703_115"   --->   Operation 4411 'add' 'add_ln1192_98' <Predicate = (!icmp_ln140_2)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_315 : Operation 4412 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_99)   --->   "%mul_ln1118_99 = mul i36 %sext_ln1118_137, i36 %zext_ln1116_66"   --->   Operation 4412 'mul' 'mul_ln1118_99' <Predicate = (!icmp_ln140_2)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_315 : Operation 4413 [1/1] (0.00ns)   --->   "%tmp_107 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_98, i32 16, i32 36"   --->   Operation 4413 'partselect' 'tmp_107' <Predicate = (!icmp_ln140_2)> <Delay = 0.00>
ST_315 : Operation 4414 [1/1] (0.00ns)   --->   "%shl_ln728_99 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_107, i16 0"   --->   Operation 4414 'bitconcatenate' 'shl_ln728_99' <Predicate = (!icmp_ln140_2)> <Delay = 0.00>
ST_315 : Operation 4415 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_99)   --->   "%sext_ln703_116 = sext i36 %mul_ln1118_99"   --->   Operation 4415 'sext' 'sext_ln703_116' <Predicate = (!icmp_ln140_2)> <Delay = 0.00>
ST_315 : Operation 4416 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_99 = add i37 %shl_ln728_99, i37 %sext_ln703_116"   --->   Operation 4416 'add' 'add_ln1192_99' <Predicate = (!icmp_ln140_2)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_315 : Operation 4417 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_100)   --->   "%mul_ln1118_100 = mul i36 %sext_ln1118_138, i36 %zext_ln1116_67"   --->   Operation 4417 'mul' 'mul_ln1118_100' <Predicate = (!icmp_ln140_2)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_315 : Operation 4418 [1/2] (0.79ns)   --->   "%layer_11_weights_V_5_load = load i4 %layer_11_weights_V_5_addr"   --->   Operation 4418 'load' 'layer_11_weights_V_5_load' <Predicate = (!icmp_ln140_2)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 16> <ROM>
ST_315 : Operation 4419 [1/1] (0.00ns)   --->   "%sext_ln1118_139 = sext i16 %layer_11_weights_V_5_load"   --->   Operation 4419 'sext' 'sext_ln1118_139' <Predicate = (!icmp_ln140_2)> <Delay = 0.00>
ST_315 : Operation 4420 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_101)   --->   "%mul_ln1118_101 = mul i36 %sext_ln1118_139, i36 %zext_ln1116_68"   --->   Operation 4420 'mul' 'mul_ln1118_101' <Predicate = (!icmp_ln140_2)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_315 : Operation 4421 [1/1] (0.00ns)   --->   "%layer_11_weights_V_6_addr = getelementptr i16 %layer_11_weights_V_6, i64 0, i64 %i_12_cast"   --->   Operation 4421 'getelementptr' 'layer_11_weights_V_6_addr' <Predicate = (!icmp_ln140_2)> <Delay = 0.00>
ST_315 : Operation 4422 [2/2] (0.79ns)   --->   "%layer_11_weights_V_6_load = load i4 %layer_11_weights_V_6_addr"   --->   Operation 4422 'load' 'layer_11_weights_V_6_load' <Predicate = (!icmp_ln140_2)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 16> <ROM>

State 316 <SV = 73> <Delay = 1.87>
ST_316 : Operation 4423 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_99 = add i37 %shl_ln728_99, i37 %sext_ln703_116"   --->   Operation 4423 'add' 'add_ln1192_99' <Predicate = (!icmp_ln140_2)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_316 : Operation 4424 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_100)   --->   "%mul_ln1118_100 = mul i36 %sext_ln1118_138, i36 %zext_ln1116_67"   --->   Operation 4424 'mul' 'mul_ln1118_100' <Predicate = (!icmp_ln140_2)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_316 : Operation 4425 [1/1] (0.00ns)   --->   "%tmp_108 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_99, i32 16, i32 36"   --->   Operation 4425 'partselect' 'tmp_108' <Predicate = (!icmp_ln140_2)> <Delay = 0.00>
ST_316 : Operation 4426 [1/1] (0.00ns)   --->   "%shl_ln728_100 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_108, i16 0"   --->   Operation 4426 'bitconcatenate' 'shl_ln728_100' <Predicate = (!icmp_ln140_2)> <Delay = 0.00>
ST_316 : Operation 4427 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_100)   --->   "%sext_ln703_117 = sext i36 %mul_ln1118_100"   --->   Operation 4427 'sext' 'sext_ln703_117' <Predicate = (!icmp_ln140_2)> <Delay = 0.00>
ST_316 : Operation 4428 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_100 = add i37 %shl_ln728_100, i37 %sext_ln703_117"   --->   Operation 4428 'add' 'add_ln1192_100' <Predicate = (!icmp_ln140_2)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_316 : Operation 4429 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_101)   --->   "%mul_ln1118_101 = mul i36 %sext_ln1118_139, i36 %zext_ln1116_68"   --->   Operation 4429 'mul' 'mul_ln1118_101' <Predicate = (!icmp_ln140_2)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_316 : Operation 4430 [1/2] (0.79ns)   --->   "%layer_11_weights_V_6_load = load i4 %layer_11_weights_V_6_addr"   --->   Operation 4430 'load' 'layer_11_weights_V_6_load' <Predicate = (!icmp_ln140_2)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 16> <ROM>
ST_316 : Operation 4431 [1/1] (0.00ns)   --->   "%sext_ln1118_140 = sext i16 %layer_11_weights_V_6_load"   --->   Operation 4431 'sext' 'sext_ln1118_140' <Predicate = (!icmp_ln140_2)> <Delay = 0.00>
ST_316 : Operation 4432 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_102)   --->   "%mul_ln1118_102 = mul i36 %sext_ln1118_140, i36 %zext_ln1116_69"   --->   Operation 4432 'mul' 'mul_ln1118_102' <Predicate = (!icmp_ln140_2)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_316 : Operation 4433 [1/1] (0.00ns)   --->   "%layer_11_weights_V_7_addr = getelementptr i16 %layer_11_weights_V_7, i64 0, i64 %i_12_cast"   --->   Operation 4433 'getelementptr' 'layer_11_weights_V_7_addr' <Predicate = (!icmp_ln140_2)> <Delay = 0.00>
ST_316 : Operation 4434 [2/2] (0.79ns)   --->   "%layer_11_weights_V_7_load = load i4 %layer_11_weights_V_7_addr"   --->   Operation 4434 'load' 'layer_11_weights_V_7_load' <Predicate = (!icmp_ln140_2)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 16> <ROM>

State 317 <SV = 74> <Delay = 1.87>
ST_317 : Operation 4435 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_100 = add i37 %shl_ln728_100, i37 %sext_ln703_117"   --->   Operation 4435 'add' 'add_ln1192_100' <Predicate = (!icmp_ln140_2)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_317 : Operation 4436 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_101)   --->   "%mul_ln1118_101 = mul i36 %sext_ln1118_139, i36 %zext_ln1116_68"   --->   Operation 4436 'mul' 'mul_ln1118_101' <Predicate = (!icmp_ln140_2)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_317 : Operation 4437 [1/1] (0.00ns)   --->   "%tmp_109 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_100, i32 16, i32 36"   --->   Operation 4437 'partselect' 'tmp_109' <Predicate = (!icmp_ln140_2)> <Delay = 0.00>
ST_317 : Operation 4438 [1/1] (0.00ns)   --->   "%shl_ln728_101 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_109, i16 0"   --->   Operation 4438 'bitconcatenate' 'shl_ln728_101' <Predicate = (!icmp_ln140_2)> <Delay = 0.00>
ST_317 : Operation 4439 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_101)   --->   "%sext_ln703_118 = sext i36 %mul_ln1118_101"   --->   Operation 4439 'sext' 'sext_ln703_118' <Predicate = (!icmp_ln140_2)> <Delay = 0.00>
ST_317 : Operation 4440 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_101 = add i37 %shl_ln728_101, i37 %sext_ln703_118"   --->   Operation 4440 'add' 'add_ln1192_101' <Predicate = (!icmp_ln140_2)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_317 : Operation 4441 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_102)   --->   "%mul_ln1118_102 = mul i36 %sext_ln1118_140, i36 %zext_ln1116_69"   --->   Operation 4441 'mul' 'mul_ln1118_102' <Predicate = (!icmp_ln140_2)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_317 : Operation 4442 [1/2] (0.79ns)   --->   "%layer_11_weights_V_7_load = load i4 %layer_11_weights_V_7_addr"   --->   Operation 4442 'load' 'layer_11_weights_V_7_load' <Predicate = (!icmp_ln140_2)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 16> <ROM>
ST_317 : Operation 4443 [1/1] (0.00ns)   --->   "%sext_ln1118_141 = sext i16 %layer_11_weights_V_7_load"   --->   Operation 4443 'sext' 'sext_ln1118_141' <Predicate = (!icmp_ln140_2)> <Delay = 0.00>
ST_317 : Operation 4444 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_103)   --->   "%mul_ln1118_103 = mul i36 %sext_ln1118_141, i36 %zext_ln1116_70"   --->   Operation 4444 'mul' 'mul_ln1118_103' <Predicate = (!icmp_ln140_2)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_317 : Operation 4445 [1/1] (0.00ns)   --->   "%layer_11_weights_V_8_addr = getelementptr i16 %layer_11_weights_V_8, i64 0, i64 %i_12_cast"   --->   Operation 4445 'getelementptr' 'layer_11_weights_V_8_addr' <Predicate = (!icmp_ln140_2)> <Delay = 0.00>
ST_317 : Operation 4446 [2/2] (0.79ns)   --->   "%layer_11_weights_V_8_load = load i4 %layer_11_weights_V_8_addr"   --->   Operation 4446 'load' 'layer_11_weights_V_8_load' <Predicate = (!icmp_ln140_2)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 16> <ROM>

State 318 <SV = 75> <Delay = 1.87>
ST_318 : Operation 4447 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_101 = add i37 %shl_ln728_101, i37 %sext_ln703_118"   --->   Operation 4447 'add' 'add_ln1192_101' <Predicate = (!icmp_ln140_2)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_318 : Operation 4448 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_102)   --->   "%mul_ln1118_102 = mul i36 %sext_ln1118_140, i36 %zext_ln1116_69"   --->   Operation 4448 'mul' 'mul_ln1118_102' <Predicate = (!icmp_ln140_2)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_318 : Operation 4449 [1/1] (0.00ns)   --->   "%tmp_110 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_101, i32 16, i32 36"   --->   Operation 4449 'partselect' 'tmp_110' <Predicate = (!icmp_ln140_2)> <Delay = 0.00>
ST_318 : Operation 4450 [1/1] (0.00ns)   --->   "%shl_ln728_102 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_110, i16 0"   --->   Operation 4450 'bitconcatenate' 'shl_ln728_102' <Predicate = (!icmp_ln140_2)> <Delay = 0.00>
ST_318 : Operation 4451 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_102)   --->   "%sext_ln703_119 = sext i36 %mul_ln1118_102"   --->   Operation 4451 'sext' 'sext_ln703_119' <Predicate = (!icmp_ln140_2)> <Delay = 0.00>
ST_318 : Operation 4452 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_102 = add i37 %shl_ln728_102, i37 %sext_ln703_119"   --->   Operation 4452 'add' 'add_ln1192_102' <Predicate = (!icmp_ln140_2)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_318 : Operation 4453 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_103)   --->   "%mul_ln1118_103 = mul i36 %sext_ln1118_141, i36 %zext_ln1116_70"   --->   Operation 4453 'mul' 'mul_ln1118_103' <Predicate = (!icmp_ln140_2)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_318 : Operation 4454 [1/2] (0.79ns)   --->   "%layer_11_weights_V_8_load = load i4 %layer_11_weights_V_8_addr"   --->   Operation 4454 'load' 'layer_11_weights_V_8_load' <Predicate = (!icmp_ln140_2)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 16> <ROM>
ST_318 : Operation 4455 [1/1] (0.00ns)   --->   "%sext_ln1118_142 = sext i16 %layer_11_weights_V_8_load"   --->   Operation 4455 'sext' 'sext_ln1118_142' <Predicate = (!icmp_ln140_2)> <Delay = 0.00>
ST_318 : Operation 4456 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_104)   --->   "%mul_ln1118_104 = mul i36 %sext_ln1118_142, i36 %zext_ln1116_71"   --->   Operation 4456 'mul' 'mul_ln1118_104' <Predicate = (!icmp_ln140_2)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_318 : Operation 4457 [1/1] (0.00ns)   --->   "%layer_11_weights_V_9_addr = getelementptr i16 %layer_11_weights_V_9, i64 0, i64 %i_12_cast"   --->   Operation 4457 'getelementptr' 'layer_11_weights_V_9_addr' <Predicate = (!icmp_ln140_2)> <Delay = 0.00>
ST_318 : Operation 4458 [2/2] (0.79ns)   --->   "%layer_11_weights_V_9_load = load i4 %layer_11_weights_V_9_addr"   --->   Operation 4458 'load' 'layer_11_weights_V_9_load' <Predicate = (!icmp_ln140_2)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 16> <ROM>

State 319 <SV = 76> <Delay = 1.87>
ST_319 : Operation 4459 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_102 = add i37 %shl_ln728_102, i37 %sext_ln703_119"   --->   Operation 4459 'add' 'add_ln1192_102' <Predicate = (!icmp_ln140_2)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_319 : Operation 4460 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_103)   --->   "%mul_ln1118_103 = mul i36 %sext_ln1118_141, i36 %zext_ln1116_70"   --->   Operation 4460 'mul' 'mul_ln1118_103' <Predicate = (!icmp_ln140_2)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_319 : Operation 4461 [1/1] (0.00ns)   --->   "%tmp_111 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_102, i32 16, i32 36"   --->   Operation 4461 'partselect' 'tmp_111' <Predicate = (!icmp_ln140_2)> <Delay = 0.00>
ST_319 : Operation 4462 [1/1] (0.00ns)   --->   "%shl_ln728_103 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_111, i16 0"   --->   Operation 4462 'bitconcatenate' 'shl_ln728_103' <Predicate = (!icmp_ln140_2)> <Delay = 0.00>
ST_319 : Operation 4463 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_103)   --->   "%sext_ln703_120 = sext i36 %mul_ln1118_103"   --->   Operation 4463 'sext' 'sext_ln703_120' <Predicate = (!icmp_ln140_2)> <Delay = 0.00>
ST_319 : Operation 4464 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_103 = add i37 %shl_ln728_103, i37 %sext_ln703_120"   --->   Operation 4464 'add' 'add_ln1192_103' <Predicate = (!icmp_ln140_2)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_319 : Operation 4465 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_104)   --->   "%mul_ln1118_104 = mul i36 %sext_ln1118_142, i36 %zext_ln1116_71"   --->   Operation 4465 'mul' 'mul_ln1118_104' <Predicate = (!icmp_ln140_2)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_319 : Operation 4466 [1/2] (0.79ns)   --->   "%layer_11_weights_V_9_load = load i4 %layer_11_weights_V_9_addr"   --->   Operation 4466 'load' 'layer_11_weights_V_9_load' <Predicate = (!icmp_ln140_2)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 16> <ROM>
ST_319 : Operation 4467 [1/1] (0.00ns)   --->   "%sext_ln1118_143 = sext i16 %layer_11_weights_V_9_load"   --->   Operation 4467 'sext' 'sext_ln1118_143' <Predicate = (!icmp_ln140_2)> <Delay = 0.00>
ST_319 : Operation 4468 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_105)   --->   "%mul_ln1118_105 = mul i36 %sext_ln1118_143, i36 %zext_ln1116_72"   --->   Operation 4468 'mul' 'mul_ln1118_105' <Predicate = (!icmp_ln140_2)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_319 : Operation 4469 [1/1] (0.00ns)   --->   "%layer_11_weights_V_10_addr = getelementptr i17 %layer_11_weights_V_10, i64 0, i64 %i_12_cast"   --->   Operation 4469 'getelementptr' 'layer_11_weights_V_10_addr' <Predicate = (!icmp_ln140_2)> <Delay = 0.00>
ST_319 : Operation 4470 [2/2] (0.79ns)   --->   "%layer_11_weights_V_10_load = load i4 %layer_11_weights_V_10_addr"   --->   Operation 4470 'load' 'layer_11_weights_V_10_load' <Predicate = (!icmp_ln140_2)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 16> <ROM>

State 320 <SV = 77> <Delay = 1.87>
ST_320 : Operation 4471 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_103 = add i37 %shl_ln728_103, i37 %sext_ln703_120"   --->   Operation 4471 'add' 'add_ln1192_103' <Predicate = (!icmp_ln140_2)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_320 : Operation 4472 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_104)   --->   "%mul_ln1118_104 = mul i36 %sext_ln1118_142, i36 %zext_ln1116_71"   --->   Operation 4472 'mul' 'mul_ln1118_104' <Predicate = (!icmp_ln140_2)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_320 : Operation 4473 [1/1] (0.00ns)   --->   "%tmp_112 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_103, i32 16, i32 36"   --->   Operation 4473 'partselect' 'tmp_112' <Predicate = (!icmp_ln140_2)> <Delay = 0.00>
ST_320 : Operation 4474 [1/1] (0.00ns)   --->   "%shl_ln728_104 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_112, i16 0"   --->   Operation 4474 'bitconcatenate' 'shl_ln728_104' <Predicate = (!icmp_ln140_2)> <Delay = 0.00>
ST_320 : Operation 4475 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_104)   --->   "%sext_ln703_121 = sext i36 %mul_ln1118_104"   --->   Operation 4475 'sext' 'sext_ln703_121' <Predicate = (!icmp_ln140_2)> <Delay = 0.00>
ST_320 : Operation 4476 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_104 = add i37 %shl_ln728_104, i37 %sext_ln703_121"   --->   Operation 4476 'add' 'add_ln1192_104' <Predicate = (!icmp_ln140_2)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_320 : Operation 4477 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_105)   --->   "%mul_ln1118_105 = mul i36 %sext_ln1118_143, i36 %zext_ln1116_72"   --->   Operation 4477 'mul' 'mul_ln1118_105' <Predicate = (!icmp_ln140_2)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_320 : Operation 4478 [1/2] (0.79ns)   --->   "%layer_11_weights_V_10_load = load i4 %layer_11_weights_V_10_addr"   --->   Operation 4478 'load' 'layer_11_weights_V_10_load' <Predicate = (!icmp_ln140_2)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 16> <ROM>
ST_320 : Operation 4479 [1/1] (0.00ns)   --->   "%sext_ln1118_144 = sext i17 %layer_11_weights_V_10_load"   --->   Operation 4479 'sext' 'sext_ln1118_144' <Predicate = (!icmp_ln140_2)> <Delay = 0.00>
ST_320 : Operation 4480 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_106)   --->   "%mul_ln703_10 = mul i37 %sext_ln1118_144, i37 %zext_ln1116_73"   --->   Operation 4480 'mul' 'mul_ln703_10' <Predicate = (!icmp_ln140_2)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_320 : Operation 4481 [1/1] (0.00ns)   --->   "%layer_11_weights_V_11_addr = getelementptr i17 %layer_11_weights_V_11, i64 0, i64 %i_12_cast"   --->   Operation 4481 'getelementptr' 'layer_11_weights_V_11_addr' <Predicate = (!icmp_ln140_2)> <Delay = 0.00>
ST_320 : Operation 4482 [2/2] (0.79ns)   --->   "%layer_11_weights_V_11_load = load i4 %layer_11_weights_V_11_addr"   --->   Operation 4482 'load' 'layer_11_weights_V_11_load' <Predicate = (!icmp_ln140_2)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 16> <ROM>

State 321 <SV = 78> <Delay = 1.87>
ST_321 : Operation 4483 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_104 = add i37 %shl_ln728_104, i37 %sext_ln703_121"   --->   Operation 4483 'add' 'add_ln1192_104' <Predicate = (!icmp_ln140_2)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_321 : Operation 4484 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_105)   --->   "%mul_ln1118_105 = mul i36 %sext_ln1118_143, i36 %zext_ln1116_72"   --->   Operation 4484 'mul' 'mul_ln1118_105' <Predicate = (!icmp_ln140_2)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_321 : Operation 4485 [1/1] (0.00ns)   --->   "%tmp_113 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_104, i32 16, i32 36"   --->   Operation 4485 'partselect' 'tmp_113' <Predicate = (!icmp_ln140_2)> <Delay = 0.00>
ST_321 : Operation 4486 [1/1] (0.00ns)   --->   "%shl_ln728_105 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_113, i16 0"   --->   Operation 4486 'bitconcatenate' 'shl_ln728_105' <Predicate = (!icmp_ln140_2)> <Delay = 0.00>
ST_321 : Operation 4487 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_105)   --->   "%sext_ln703_122 = sext i36 %mul_ln1118_105"   --->   Operation 4487 'sext' 'sext_ln703_122' <Predicate = (!icmp_ln140_2)> <Delay = 0.00>
ST_321 : Operation 4488 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_105 = add i37 %shl_ln728_105, i37 %sext_ln703_122"   --->   Operation 4488 'add' 'add_ln1192_105' <Predicate = (!icmp_ln140_2)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_321 : Operation 4489 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_106)   --->   "%mul_ln703_10 = mul i37 %sext_ln1118_144, i37 %zext_ln1116_73"   --->   Operation 4489 'mul' 'mul_ln703_10' <Predicate = (!icmp_ln140_2)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_321 : Operation 4490 [1/2] (0.79ns)   --->   "%layer_11_weights_V_11_load = load i4 %layer_11_weights_V_11_addr"   --->   Operation 4490 'load' 'layer_11_weights_V_11_load' <Predicate = (!icmp_ln140_2)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 16> <ROM>
ST_321 : Operation 4491 [1/1] (0.00ns)   --->   "%sext_ln1118_145 = sext i17 %layer_11_weights_V_11_load"   --->   Operation 4491 'sext' 'sext_ln1118_145' <Predicate = (!icmp_ln140_2)> <Delay = 0.00>
ST_321 : Operation 4492 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_107)   --->   "%mul_ln703_11 = mul i37 %sext_ln1118_145, i37 %zext_ln1116_74"   --->   Operation 4492 'mul' 'mul_ln703_11' <Predicate = (!icmp_ln140_2)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_321 : Operation 4493 [1/1] (0.00ns)   --->   "%layer_11_weights_V_12_addr = getelementptr i16 %layer_11_weights_V_12, i64 0, i64 %i_12_cast"   --->   Operation 4493 'getelementptr' 'layer_11_weights_V_12_addr' <Predicate = (!icmp_ln140_2)> <Delay = 0.00>
ST_321 : Operation 4494 [2/2] (0.79ns)   --->   "%layer_11_weights_V_12_load = load i4 %layer_11_weights_V_12_addr"   --->   Operation 4494 'load' 'layer_11_weights_V_12_load' <Predicate = (!icmp_ln140_2)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 16> <ROM>

State 322 <SV = 79> <Delay = 1.87>
ST_322 : Operation 4495 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_105 = add i37 %shl_ln728_105, i37 %sext_ln703_122"   --->   Operation 4495 'add' 'add_ln1192_105' <Predicate = (!icmp_ln140_2)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_322 : Operation 4496 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_106)   --->   "%mul_ln703_10 = mul i37 %sext_ln1118_144, i37 %zext_ln1116_73"   --->   Operation 4496 'mul' 'mul_ln703_10' <Predicate = (!icmp_ln140_2)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_322 : Operation 4497 [1/1] (0.00ns)   --->   "%tmp_114 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_105, i32 16, i32 36"   --->   Operation 4497 'partselect' 'tmp_114' <Predicate = (!icmp_ln140_2)> <Delay = 0.00>
ST_322 : Operation 4498 [1/1] (0.00ns)   --->   "%shl_ln728_106 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_114, i16 0"   --->   Operation 4498 'bitconcatenate' 'shl_ln728_106' <Predicate = (!icmp_ln140_2)> <Delay = 0.00>
ST_322 : Operation 4499 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_106 = add i37 %shl_ln728_106, i37 %mul_ln703_10"   --->   Operation 4499 'add' 'add_ln1192_106' <Predicate = (!icmp_ln140_2)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_322 : Operation 4500 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_107)   --->   "%mul_ln703_11 = mul i37 %sext_ln1118_145, i37 %zext_ln1116_74"   --->   Operation 4500 'mul' 'mul_ln703_11' <Predicate = (!icmp_ln140_2)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_322 : Operation 4501 [1/2] (0.79ns)   --->   "%layer_11_weights_V_12_load = load i4 %layer_11_weights_V_12_addr"   --->   Operation 4501 'load' 'layer_11_weights_V_12_load' <Predicate = (!icmp_ln140_2)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 16> <ROM>
ST_322 : Operation 4502 [1/1] (0.00ns)   --->   "%sext_ln1118_146 = sext i16 %layer_11_weights_V_12_load"   --->   Operation 4502 'sext' 'sext_ln1118_146' <Predicate = (!icmp_ln140_2)> <Delay = 0.00>
ST_322 : Operation 4503 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_108)   --->   "%mul_ln1118_108 = mul i36 %sext_ln1118_146, i36 %zext_ln1116_75"   --->   Operation 4503 'mul' 'mul_ln1118_108' <Predicate = (!icmp_ln140_2)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_322 : Operation 4504 [1/1] (0.00ns)   --->   "%layer_11_weights_V_13_addr = getelementptr i16 %layer_11_weights_V_13, i64 0, i64 %i_12_cast"   --->   Operation 4504 'getelementptr' 'layer_11_weights_V_13_addr' <Predicate = (!icmp_ln140_2)> <Delay = 0.00>
ST_322 : Operation 4505 [2/2] (0.79ns)   --->   "%layer_11_weights_V_13_load = load i4 %layer_11_weights_V_13_addr"   --->   Operation 4505 'load' 'layer_11_weights_V_13_load' <Predicate = (!icmp_ln140_2)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 16> <ROM>

State 323 <SV = 80> <Delay = 1.87>
ST_323 : Operation 4506 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_106 = add i37 %shl_ln728_106, i37 %mul_ln703_10"   --->   Operation 4506 'add' 'add_ln1192_106' <Predicate = (!icmp_ln140_2)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_323 : Operation 4507 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_107)   --->   "%mul_ln703_11 = mul i37 %sext_ln1118_145, i37 %zext_ln1116_74"   --->   Operation 4507 'mul' 'mul_ln703_11' <Predicate = (!icmp_ln140_2)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_323 : Operation 4508 [1/1] (0.00ns)   --->   "%tmp_115 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_106, i32 16, i32 36"   --->   Operation 4508 'partselect' 'tmp_115' <Predicate = (!icmp_ln140_2)> <Delay = 0.00>
ST_323 : Operation 4509 [1/1] (0.00ns)   --->   "%shl_ln728_107 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_115, i16 0"   --->   Operation 4509 'bitconcatenate' 'shl_ln728_107' <Predicate = (!icmp_ln140_2)> <Delay = 0.00>
ST_323 : Operation 4510 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_107 = add i37 %shl_ln728_107, i37 %mul_ln703_11"   --->   Operation 4510 'add' 'add_ln1192_107' <Predicate = (!icmp_ln140_2)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_323 : Operation 4511 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_108)   --->   "%mul_ln1118_108 = mul i36 %sext_ln1118_146, i36 %zext_ln1116_75"   --->   Operation 4511 'mul' 'mul_ln1118_108' <Predicate = (!icmp_ln140_2)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_323 : Operation 4512 [1/2] (0.79ns)   --->   "%layer_11_weights_V_13_load = load i4 %layer_11_weights_V_13_addr"   --->   Operation 4512 'load' 'layer_11_weights_V_13_load' <Predicate = (!icmp_ln140_2)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 16> <ROM>
ST_323 : Operation 4513 [1/1] (0.00ns)   --->   "%sext_ln1118_147 = sext i16 %layer_11_weights_V_13_load"   --->   Operation 4513 'sext' 'sext_ln1118_147' <Predicate = (!icmp_ln140_2)> <Delay = 0.00>
ST_323 : Operation 4514 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_109)   --->   "%mul_ln1118_109 = mul i36 %sext_ln1118_147, i36 %zext_ln1116_76"   --->   Operation 4514 'mul' 'mul_ln1118_109' <Predicate = (!icmp_ln140_2)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_323 : Operation 4515 [1/1] (0.00ns)   --->   "%layer_11_weights_V_14_addr = getelementptr i16 %layer_11_weights_V_14, i64 0, i64 %i_12_cast"   --->   Operation 4515 'getelementptr' 'layer_11_weights_V_14_addr' <Predicate = (!icmp_ln140_2)> <Delay = 0.00>
ST_323 : Operation 4516 [2/2] (0.79ns)   --->   "%layer_11_weights_V_14_load = load i4 %layer_11_weights_V_14_addr"   --->   Operation 4516 'load' 'layer_11_weights_V_14_load' <Predicate = (!icmp_ln140_2)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 16> <ROM>

State 324 <SV = 81> <Delay = 1.87>
ST_324 : Operation 4517 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_107 = add i37 %shl_ln728_107, i37 %mul_ln703_11"   --->   Operation 4517 'add' 'add_ln1192_107' <Predicate = (!icmp_ln140_2)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_324 : Operation 4518 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_108)   --->   "%mul_ln1118_108 = mul i36 %sext_ln1118_146, i36 %zext_ln1116_75"   --->   Operation 4518 'mul' 'mul_ln1118_108' <Predicate = (!icmp_ln140_2)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_324 : Operation 4519 [1/1] (0.00ns)   --->   "%tmp_116 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_107, i32 16, i32 36"   --->   Operation 4519 'partselect' 'tmp_116' <Predicate = (!icmp_ln140_2)> <Delay = 0.00>
ST_324 : Operation 4520 [1/1] (0.00ns)   --->   "%shl_ln728_108 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_116, i16 0"   --->   Operation 4520 'bitconcatenate' 'shl_ln728_108' <Predicate = (!icmp_ln140_2)> <Delay = 0.00>
ST_324 : Operation 4521 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_108)   --->   "%sext_ln703_123 = sext i36 %mul_ln1118_108"   --->   Operation 4521 'sext' 'sext_ln703_123' <Predicate = (!icmp_ln140_2)> <Delay = 0.00>
ST_324 : Operation 4522 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_108 = add i37 %shl_ln728_108, i37 %sext_ln703_123"   --->   Operation 4522 'add' 'add_ln1192_108' <Predicate = (!icmp_ln140_2)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_324 : Operation 4523 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_109)   --->   "%mul_ln1118_109 = mul i36 %sext_ln1118_147, i36 %zext_ln1116_76"   --->   Operation 4523 'mul' 'mul_ln1118_109' <Predicate = (!icmp_ln140_2)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_324 : Operation 4524 [1/2] (0.79ns)   --->   "%layer_11_weights_V_14_load = load i4 %layer_11_weights_V_14_addr"   --->   Operation 4524 'load' 'layer_11_weights_V_14_load' <Predicate = (!icmp_ln140_2)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 16> <ROM>
ST_324 : Operation 4525 [1/1] (0.00ns)   --->   "%sext_ln1118_148 = sext i16 %layer_11_weights_V_14_load"   --->   Operation 4525 'sext' 'sext_ln1118_148' <Predicate = (!icmp_ln140_2)> <Delay = 0.00>
ST_324 : Operation 4526 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_110)   --->   "%mul_ln1118_110 = mul i36 %sext_ln1118_148, i36 %zext_ln1116_77"   --->   Operation 4526 'mul' 'mul_ln1118_110' <Predicate = (!icmp_ln140_2)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_324 : Operation 4527 [1/1] (0.00ns)   --->   "%layer_11_weights_V_15_addr = getelementptr i16 %layer_11_weights_V_15, i64 0, i64 %i_12_cast"   --->   Operation 4527 'getelementptr' 'layer_11_weights_V_15_addr' <Predicate = (!icmp_ln140_2)> <Delay = 0.00>
ST_324 : Operation 4528 [2/2] (0.79ns)   --->   "%layer_11_weights_V_15_load = load i4 %layer_11_weights_V_15_addr"   --->   Operation 4528 'load' 'layer_11_weights_V_15_load' <Predicate = (!icmp_ln140_2)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 16> <ROM>

State 325 <SV = 82> <Delay = 1.87>
ST_325 : Operation 4529 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_108 = add i37 %shl_ln728_108, i37 %sext_ln703_123"   --->   Operation 4529 'add' 'add_ln1192_108' <Predicate = (!icmp_ln140_2)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_325 : Operation 4530 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_109)   --->   "%mul_ln1118_109 = mul i36 %sext_ln1118_147, i36 %zext_ln1116_76"   --->   Operation 4530 'mul' 'mul_ln1118_109' <Predicate = (!icmp_ln140_2)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_325 : Operation 4531 [1/1] (0.00ns)   --->   "%tmp_117 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_108, i32 16, i32 36"   --->   Operation 4531 'partselect' 'tmp_117' <Predicate = (!icmp_ln140_2)> <Delay = 0.00>
ST_325 : Operation 4532 [1/1] (0.00ns)   --->   "%shl_ln728_109 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_117, i16 0"   --->   Operation 4532 'bitconcatenate' 'shl_ln728_109' <Predicate = (!icmp_ln140_2)> <Delay = 0.00>
ST_325 : Operation 4533 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_109)   --->   "%sext_ln703_124 = sext i36 %mul_ln1118_109"   --->   Operation 4533 'sext' 'sext_ln703_124' <Predicate = (!icmp_ln140_2)> <Delay = 0.00>
ST_325 : Operation 4534 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_109 = add i37 %shl_ln728_109, i37 %sext_ln703_124"   --->   Operation 4534 'add' 'add_ln1192_109' <Predicate = (!icmp_ln140_2)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_325 : Operation 4535 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_110)   --->   "%mul_ln1118_110 = mul i36 %sext_ln1118_148, i36 %zext_ln1116_77"   --->   Operation 4535 'mul' 'mul_ln1118_110' <Predicate = (!icmp_ln140_2)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_325 : Operation 4536 [1/2] (0.79ns)   --->   "%layer_11_weights_V_15_load = load i4 %layer_11_weights_V_15_addr"   --->   Operation 4536 'load' 'layer_11_weights_V_15_load' <Predicate = (!icmp_ln140_2)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 16> <ROM>
ST_325 : Operation 4537 [1/1] (0.00ns)   --->   "%sext_ln1118_149 = sext i16 %layer_11_weights_V_15_load"   --->   Operation 4537 'sext' 'sext_ln1118_149' <Predicate = (!icmp_ln140_2)> <Delay = 0.00>
ST_325 : Operation 4538 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_111)   --->   "%mul_ln1118_111 = mul i36 %sext_ln1118_149, i36 %zext_ln1116_78"   --->   Operation 4538 'mul' 'mul_ln1118_111' <Predicate = (!icmp_ln140_2)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_325 : Operation 4539 [1/1] (0.00ns)   --->   "%layer_11_weights_V_16_addr = getelementptr i16 %layer_11_weights_V_16, i64 0, i64 %i_12_cast"   --->   Operation 4539 'getelementptr' 'layer_11_weights_V_16_addr' <Predicate = (!icmp_ln140_2)> <Delay = 0.00>
ST_325 : Operation 4540 [2/2] (0.79ns)   --->   "%layer_11_weights_V_16_load = load i4 %layer_11_weights_V_16_addr"   --->   Operation 4540 'load' 'layer_11_weights_V_16_load' <Predicate = (!icmp_ln140_2)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 16> <ROM>

State 326 <SV = 83> <Delay = 1.87>
ST_326 : Operation 4541 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_109 = add i37 %shl_ln728_109, i37 %sext_ln703_124"   --->   Operation 4541 'add' 'add_ln1192_109' <Predicate = (!icmp_ln140_2)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_326 : Operation 4542 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_110)   --->   "%mul_ln1118_110 = mul i36 %sext_ln1118_148, i36 %zext_ln1116_77"   --->   Operation 4542 'mul' 'mul_ln1118_110' <Predicate = (!icmp_ln140_2)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_326 : Operation 4543 [1/1] (0.00ns)   --->   "%tmp_118 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_109, i32 16, i32 36"   --->   Operation 4543 'partselect' 'tmp_118' <Predicate = (!icmp_ln140_2)> <Delay = 0.00>
ST_326 : Operation 4544 [1/1] (0.00ns)   --->   "%shl_ln728_110 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_118, i16 0"   --->   Operation 4544 'bitconcatenate' 'shl_ln728_110' <Predicate = (!icmp_ln140_2)> <Delay = 0.00>
ST_326 : Operation 4545 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_110)   --->   "%sext_ln703_125 = sext i36 %mul_ln1118_110"   --->   Operation 4545 'sext' 'sext_ln703_125' <Predicate = (!icmp_ln140_2)> <Delay = 0.00>
ST_326 : Operation 4546 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_110 = add i37 %shl_ln728_110, i37 %sext_ln703_125"   --->   Operation 4546 'add' 'add_ln1192_110' <Predicate = (!icmp_ln140_2)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_326 : Operation 4547 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_111)   --->   "%mul_ln1118_111 = mul i36 %sext_ln1118_149, i36 %zext_ln1116_78"   --->   Operation 4547 'mul' 'mul_ln1118_111' <Predicate = (!icmp_ln140_2)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_326 : Operation 4548 [1/2] (0.79ns)   --->   "%layer_11_weights_V_16_load = load i4 %layer_11_weights_V_16_addr"   --->   Operation 4548 'load' 'layer_11_weights_V_16_load' <Predicate = (!icmp_ln140_2)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 16> <ROM>
ST_326 : Operation 4549 [1/1] (0.00ns)   --->   "%sext_ln1118_150 = sext i16 %layer_11_weights_V_16_load"   --->   Operation 4549 'sext' 'sext_ln1118_150' <Predicate = (!icmp_ln140_2)> <Delay = 0.00>
ST_326 : Operation 4550 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_112)   --->   "%mul_ln1118_112 = mul i36 %sext_ln1118_150, i36 %zext_ln1116_79"   --->   Operation 4550 'mul' 'mul_ln1118_112' <Predicate = (!icmp_ln140_2)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_326 : Operation 4551 [1/1] (0.00ns)   --->   "%layer_11_weights_V_17_addr = getelementptr i16 %layer_11_weights_V_17, i64 0, i64 %i_12_cast"   --->   Operation 4551 'getelementptr' 'layer_11_weights_V_17_addr' <Predicate = (!icmp_ln140_2)> <Delay = 0.00>
ST_326 : Operation 4552 [2/2] (0.79ns)   --->   "%layer_11_weights_V_17_load = load i4 %layer_11_weights_V_17_addr"   --->   Operation 4552 'load' 'layer_11_weights_V_17_load' <Predicate = (!icmp_ln140_2)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 16> <ROM>

State 327 <SV = 84> <Delay = 1.87>
ST_327 : Operation 4553 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_110 = add i37 %shl_ln728_110, i37 %sext_ln703_125"   --->   Operation 4553 'add' 'add_ln1192_110' <Predicate = (!icmp_ln140_2)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_327 : Operation 4554 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_111)   --->   "%mul_ln1118_111 = mul i36 %sext_ln1118_149, i36 %zext_ln1116_78"   --->   Operation 4554 'mul' 'mul_ln1118_111' <Predicate = (!icmp_ln140_2)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_327 : Operation 4555 [1/1] (0.00ns)   --->   "%tmp_119 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_110, i32 16, i32 36"   --->   Operation 4555 'partselect' 'tmp_119' <Predicate = (!icmp_ln140_2)> <Delay = 0.00>
ST_327 : Operation 4556 [1/1] (0.00ns)   --->   "%shl_ln728_111 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_119, i16 0"   --->   Operation 4556 'bitconcatenate' 'shl_ln728_111' <Predicate = (!icmp_ln140_2)> <Delay = 0.00>
ST_327 : Operation 4557 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_111)   --->   "%sext_ln703_126 = sext i36 %mul_ln1118_111"   --->   Operation 4557 'sext' 'sext_ln703_126' <Predicate = (!icmp_ln140_2)> <Delay = 0.00>
ST_327 : Operation 4558 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_111 = add i37 %shl_ln728_111, i37 %sext_ln703_126"   --->   Operation 4558 'add' 'add_ln1192_111' <Predicate = (!icmp_ln140_2)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_327 : Operation 4559 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_112)   --->   "%mul_ln1118_112 = mul i36 %sext_ln1118_150, i36 %zext_ln1116_79"   --->   Operation 4559 'mul' 'mul_ln1118_112' <Predicate = (!icmp_ln140_2)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_327 : Operation 4560 [1/2] (0.79ns)   --->   "%layer_11_weights_V_17_load = load i4 %layer_11_weights_V_17_addr"   --->   Operation 4560 'load' 'layer_11_weights_V_17_load' <Predicate = (!icmp_ln140_2)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 16> <ROM>
ST_327 : Operation 4561 [1/1] (0.00ns)   --->   "%sext_ln1118_151 = sext i16 %layer_11_weights_V_17_load"   --->   Operation 4561 'sext' 'sext_ln1118_151' <Predicate = (!icmp_ln140_2)> <Delay = 0.00>
ST_327 : Operation 4562 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_113)   --->   "%mul_ln1118_113 = mul i36 %sext_ln1118_151, i36 %zext_ln1116_80"   --->   Operation 4562 'mul' 'mul_ln1118_113' <Predicate = (!icmp_ln140_2)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_327 : Operation 4563 [1/1] (0.00ns)   --->   "%layer_11_weights_V_18_addr = getelementptr i16 %layer_11_weights_V_18, i64 0, i64 %i_12_cast"   --->   Operation 4563 'getelementptr' 'layer_11_weights_V_18_addr' <Predicate = (!icmp_ln140_2)> <Delay = 0.00>
ST_327 : Operation 4564 [2/2] (0.79ns)   --->   "%layer_11_weights_V_18_load = load i4 %layer_11_weights_V_18_addr"   --->   Operation 4564 'load' 'layer_11_weights_V_18_load' <Predicate = (!icmp_ln140_2)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 16> <ROM>

State 328 <SV = 85> <Delay = 1.87>
ST_328 : Operation 4565 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_111 = add i37 %shl_ln728_111, i37 %sext_ln703_126"   --->   Operation 4565 'add' 'add_ln1192_111' <Predicate = (!icmp_ln140_2)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_328 : Operation 4566 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_112)   --->   "%mul_ln1118_112 = mul i36 %sext_ln1118_150, i36 %zext_ln1116_79"   --->   Operation 4566 'mul' 'mul_ln1118_112' <Predicate = (!icmp_ln140_2)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_328 : Operation 4567 [1/1] (0.00ns)   --->   "%tmp_120 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_111, i32 16, i32 36"   --->   Operation 4567 'partselect' 'tmp_120' <Predicate = (!icmp_ln140_2)> <Delay = 0.00>
ST_328 : Operation 4568 [1/1] (0.00ns)   --->   "%shl_ln728_112 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_120, i16 0"   --->   Operation 4568 'bitconcatenate' 'shl_ln728_112' <Predicate = (!icmp_ln140_2)> <Delay = 0.00>
ST_328 : Operation 4569 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_112)   --->   "%sext_ln703_127 = sext i36 %mul_ln1118_112"   --->   Operation 4569 'sext' 'sext_ln703_127' <Predicate = (!icmp_ln140_2)> <Delay = 0.00>
ST_328 : Operation 4570 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_112 = add i37 %shl_ln728_112, i37 %sext_ln703_127"   --->   Operation 4570 'add' 'add_ln1192_112' <Predicate = (!icmp_ln140_2)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_328 : Operation 4571 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_113)   --->   "%mul_ln1118_113 = mul i36 %sext_ln1118_151, i36 %zext_ln1116_80"   --->   Operation 4571 'mul' 'mul_ln1118_113' <Predicate = (!icmp_ln140_2)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_328 : Operation 4572 [1/2] (0.79ns)   --->   "%layer_11_weights_V_18_load = load i4 %layer_11_weights_V_18_addr"   --->   Operation 4572 'load' 'layer_11_weights_V_18_load' <Predicate = (!icmp_ln140_2)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 16> <ROM>
ST_328 : Operation 4573 [1/1] (0.00ns)   --->   "%sext_ln1118_152 = sext i16 %layer_11_weights_V_18_load"   --->   Operation 4573 'sext' 'sext_ln1118_152' <Predicate = (!icmp_ln140_2)> <Delay = 0.00>
ST_328 : Operation 4574 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_114)   --->   "%mul_ln1118_114 = mul i36 %sext_ln1118_152, i36 %zext_ln1116_81"   --->   Operation 4574 'mul' 'mul_ln1118_114' <Predicate = (!icmp_ln140_2)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_328 : Operation 4575 [1/1] (0.00ns)   --->   "%layer_11_weights_V_19_addr = getelementptr i16 %layer_11_weights_V_19, i64 0, i64 %i_12_cast"   --->   Operation 4575 'getelementptr' 'layer_11_weights_V_19_addr' <Predicate = (!icmp_ln140_2)> <Delay = 0.00>
ST_328 : Operation 4576 [2/2] (0.79ns)   --->   "%layer_11_weights_V_19_load = load i4 %layer_11_weights_V_19_addr"   --->   Operation 4576 'load' 'layer_11_weights_V_19_load' <Predicate = (!icmp_ln140_2)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 16> <ROM>

State 329 <SV = 86> <Delay = 1.87>
ST_329 : Operation 4577 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_112 = add i37 %shl_ln728_112, i37 %sext_ln703_127"   --->   Operation 4577 'add' 'add_ln1192_112' <Predicate = (!icmp_ln140_2)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_329 : Operation 4578 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_113)   --->   "%mul_ln1118_113 = mul i36 %sext_ln1118_151, i36 %zext_ln1116_80"   --->   Operation 4578 'mul' 'mul_ln1118_113' <Predicate = (!icmp_ln140_2)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_329 : Operation 4579 [1/1] (0.00ns)   --->   "%tmp_121 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_112, i32 16, i32 36"   --->   Operation 4579 'partselect' 'tmp_121' <Predicate = (!icmp_ln140_2)> <Delay = 0.00>
ST_329 : Operation 4580 [1/1] (0.00ns)   --->   "%shl_ln728_113 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_121, i16 0"   --->   Operation 4580 'bitconcatenate' 'shl_ln728_113' <Predicate = (!icmp_ln140_2)> <Delay = 0.00>
ST_329 : Operation 4581 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_113)   --->   "%sext_ln703_128 = sext i36 %mul_ln1118_113"   --->   Operation 4581 'sext' 'sext_ln703_128' <Predicate = (!icmp_ln140_2)> <Delay = 0.00>
ST_329 : Operation 4582 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_113 = add i37 %shl_ln728_113, i37 %sext_ln703_128"   --->   Operation 4582 'add' 'add_ln1192_113' <Predicate = (!icmp_ln140_2)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_329 : Operation 4583 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_114)   --->   "%mul_ln1118_114 = mul i36 %sext_ln1118_152, i36 %zext_ln1116_81"   --->   Operation 4583 'mul' 'mul_ln1118_114' <Predicate = (!icmp_ln140_2)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_329 : Operation 4584 [1/2] (0.79ns)   --->   "%layer_11_weights_V_19_load = load i4 %layer_11_weights_V_19_addr"   --->   Operation 4584 'load' 'layer_11_weights_V_19_load' <Predicate = (!icmp_ln140_2)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 16> <ROM>
ST_329 : Operation 4585 [1/1] (0.00ns)   --->   "%sext_ln1118_153 = sext i16 %layer_11_weights_V_19_load"   --->   Operation 4585 'sext' 'sext_ln1118_153' <Predicate = (!icmp_ln140_2)> <Delay = 0.00>
ST_329 : Operation 4586 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_115)   --->   "%mul_ln1118_115 = mul i36 %sext_ln1118_153, i36 %zext_ln1116_82"   --->   Operation 4586 'mul' 'mul_ln1118_115' <Predicate = (!icmp_ln140_2)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_329 : Operation 4587 [1/1] (0.00ns)   --->   "%layer_11_weights_V_20_addr = getelementptr i16 %layer_11_weights_V_20, i64 0, i64 %i_12_cast"   --->   Operation 4587 'getelementptr' 'layer_11_weights_V_20_addr' <Predicate = (!icmp_ln140_2)> <Delay = 0.00>
ST_329 : Operation 4588 [2/2] (0.79ns)   --->   "%layer_11_weights_V_20_load = load i4 %layer_11_weights_V_20_addr"   --->   Operation 4588 'load' 'layer_11_weights_V_20_load' <Predicate = (!icmp_ln140_2)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 16> <ROM>

State 330 <SV = 87> <Delay = 1.87>
ST_330 : Operation 4589 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_113 = add i37 %shl_ln728_113, i37 %sext_ln703_128"   --->   Operation 4589 'add' 'add_ln1192_113' <Predicate = (!icmp_ln140_2)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_330 : Operation 4590 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_114)   --->   "%mul_ln1118_114 = mul i36 %sext_ln1118_152, i36 %zext_ln1116_81"   --->   Operation 4590 'mul' 'mul_ln1118_114' <Predicate = (!icmp_ln140_2)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_330 : Operation 4591 [1/1] (0.00ns)   --->   "%tmp_122 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_113, i32 16, i32 36"   --->   Operation 4591 'partselect' 'tmp_122' <Predicate = (!icmp_ln140_2)> <Delay = 0.00>
ST_330 : Operation 4592 [1/1] (0.00ns)   --->   "%shl_ln728_114 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_122, i16 0"   --->   Operation 4592 'bitconcatenate' 'shl_ln728_114' <Predicate = (!icmp_ln140_2)> <Delay = 0.00>
ST_330 : Operation 4593 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_114)   --->   "%sext_ln703_129 = sext i36 %mul_ln1118_114"   --->   Operation 4593 'sext' 'sext_ln703_129' <Predicate = (!icmp_ln140_2)> <Delay = 0.00>
ST_330 : Operation 4594 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_114 = add i37 %shl_ln728_114, i37 %sext_ln703_129"   --->   Operation 4594 'add' 'add_ln1192_114' <Predicate = (!icmp_ln140_2)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_330 : Operation 4595 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_115)   --->   "%mul_ln1118_115 = mul i36 %sext_ln1118_153, i36 %zext_ln1116_82"   --->   Operation 4595 'mul' 'mul_ln1118_115' <Predicate = (!icmp_ln140_2)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_330 : Operation 4596 [1/2] (0.79ns)   --->   "%layer_11_weights_V_20_load = load i4 %layer_11_weights_V_20_addr"   --->   Operation 4596 'load' 'layer_11_weights_V_20_load' <Predicate = (!icmp_ln140_2)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 16> <ROM>
ST_330 : Operation 4597 [1/1] (0.00ns)   --->   "%sext_ln1118_154 = sext i16 %layer_11_weights_V_20_load"   --->   Operation 4597 'sext' 'sext_ln1118_154' <Predicate = (!icmp_ln140_2)> <Delay = 0.00>
ST_330 : Operation 4598 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_116)   --->   "%mul_ln1118_116 = mul i36 %sext_ln1118_154, i36 %zext_ln1116_83"   --->   Operation 4598 'mul' 'mul_ln1118_116' <Predicate = (!icmp_ln140_2)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_330 : Operation 4599 [1/1] (0.00ns)   --->   "%layer_11_weights_V_21_addr = getelementptr i16 %layer_11_weights_V_21, i64 0, i64 %i_12_cast"   --->   Operation 4599 'getelementptr' 'layer_11_weights_V_21_addr' <Predicate = (!icmp_ln140_2)> <Delay = 0.00>
ST_330 : Operation 4600 [2/2] (0.79ns)   --->   "%layer_11_weights_V_21_load = load i4 %layer_11_weights_V_21_addr"   --->   Operation 4600 'load' 'layer_11_weights_V_21_load' <Predicate = (!icmp_ln140_2)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 16> <ROM>

State 331 <SV = 88> <Delay = 1.87>
ST_331 : Operation 4601 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_114 = add i37 %shl_ln728_114, i37 %sext_ln703_129"   --->   Operation 4601 'add' 'add_ln1192_114' <Predicate = (!icmp_ln140_2)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_331 : Operation 4602 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_115)   --->   "%mul_ln1118_115 = mul i36 %sext_ln1118_153, i36 %zext_ln1116_82"   --->   Operation 4602 'mul' 'mul_ln1118_115' <Predicate = (!icmp_ln140_2)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_331 : Operation 4603 [1/1] (0.00ns)   --->   "%tmp_123 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_114, i32 16, i32 36"   --->   Operation 4603 'partselect' 'tmp_123' <Predicate = (!icmp_ln140_2)> <Delay = 0.00>
ST_331 : Operation 4604 [1/1] (0.00ns)   --->   "%shl_ln728_115 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_123, i16 0"   --->   Operation 4604 'bitconcatenate' 'shl_ln728_115' <Predicate = (!icmp_ln140_2)> <Delay = 0.00>
ST_331 : Operation 4605 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_115)   --->   "%sext_ln703_130 = sext i36 %mul_ln1118_115"   --->   Operation 4605 'sext' 'sext_ln703_130' <Predicate = (!icmp_ln140_2)> <Delay = 0.00>
ST_331 : Operation 4606 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_115 = add i37 %shl_ln728_115, i37 %sext_ln703_130"   --->   Operation 4606 'add' 'add_ln1192_115' <Predicate = (!icmp_ln140_2)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_331 : Operation 4607 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_116)   --->   "%mul_ln1118_116 = mul i36 %sext_ln1118_154, i36 %zext_ln1116_83"   --->   Operation 4607 'mul' 'mul_ln1118_116' <Predicate = (!icmp_ln140_2)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_331 : Operation 4608 [1/2] (0.79ns)   --->   "%layer_11_weights_V_21_load = load i4 %layer_11_weights_V_21_addr"   --->   Operation 4608 'load' 'layer_11_weights_V_21_load' <Predicate = (!icmp_ln140_2)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 16> <ROM>
ST_331 : Operation 4609 [1/1] (0.00ns)   --->   "%sext_ln1118_155 = sext i16 %layer_11_weights_V_21_load"   --->   Operation 4609 'sext' 'sext_ln1118_155' <Predicate = (!icmp_ln140_2)> <Delay = 0.00>
ST_331 : Operation 4610 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_117)   --->   "%mul_ln1118_117 = mul i36 %sext_ln1118_155, i36 %zext_ln1116_84"   --->   Operation 4610 'mul' 'mul_ln1118_117' <Predicate = (!icmp_ln140_2)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_331 : Operation 4611 [1/1] (0.00ns)   --->   "%layer_11_weights_V_22_addr = getelementptr i16 %layer_11_weights_V_22, i64 0, i64 %i_12_cast"   --->   Operation 4611 'getelementptr' 'layer_11_weights_V_22_addr' <Predicate = (!icmp_ln140_2)> <Delay = 0.00>
ST_331 : Operation 4612 [2/2] (0.79ns)   --->   "%layer_11_weights_V_22_load = load i4 %layer_11_weights_V_22_addr"   --->   Operation 4612 'load' 'layer_11_weights_V_22_load' <Predicate = (!icmp_ln140_2)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 16> <ROM>

State 332 <SV = 89> <Delay = 1.87>
ST_332 : Operation 4613 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_115 = add i37 %shl_ln728_115, i37 %sext_ln703_130"   --->   Operation 4613 'add' 'add_ln1192_115' <Predicate = (!icmp_ln140_2)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_332 : Operation 4614 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_116)   --->   "%mul_ln1118_116 = mul i36 %sext_ln1118_154, i36 %zext_ln1116_83"   --->   Operation 4614 'mul' 'mul_ln1118_116' <Predicate = (!icmp_ln140_2)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_332 : Operation 4615 [1/1] (0.00ns)   --->   "%tmp_124 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_115, i32 16, i32 36"   --->   Operation 4615 'partselect' 'tmp_124' <Predicate = (!icmp_ln140_2)> <Delay = 0.00>
ST_332 : Operation 4616 [1/1] (0.00ns)   --->   "%shl_ln728_116 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_124, i16 0"   --->   Operation 4616 'bitconcatenate' 'shl_ln728_116' <Predicate = (!icmp_ln140_2)> <Delay = 0.00>
ST_332 : Operation 4617 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_116)   --->   "%sext_ln703_131 = sext i36 %mul_ln1118_116"   --->   Operation 4617 'sext' 'sext_ln703_131' <Predicate = (!icmp_ln140_2)> <Delay = 0.00>
ST_332 : Operation 4618 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_116 = add i37 %shl_ln728_116, i37 %sext_ln703_131"   --->   Operation 4618 'add' 'add_ln1192_116' <Predicate = (!icmp_ln140_2)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_332 : Operation 4619 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_117)   --->   "%mul_ln1118_117 = mul i36 %sext_ln1118_155, i36 %zext_ln1116_84"   --->   Operation 4619 'mul' 'mul_ln1118_117' <Predicate = (!icmp_ln140_2)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_332 : Operation 4620 [1/2] (0.79ns)   --->   "%layer_11_weights_V_22_load = load i4 %layer_11_weights_V_22_addr"   --->   Operation 4620 'load' 'layer_11_weights_V_22_load' <Predicate = (!icmp_ln140_2)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 16> <ROM>
ST_332 : Operation 4621 [1/1] (0.00ns)   --->   "%sext_ln1118_156 = sext i16 %layer_11_weights_V_22_load"   --->   Operation 4621 'sext' 'sext_ln1118_156' <Predicate = (!icmp_ln140_2)> <Delay = 0.00>
ST_332 : Operation 4622 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_118)   --->   "%mul_ln1118_118 = mul i36 %sext_ln1118_156, i36 %zext_ln1116_85"   --->   Operation 4622 'mul' 'mul_ln1118_118' <Predicate = (!icmp_ln140_2)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_332 : Operation 4623 [1/1] (0.00ns)   --->   "%layer_11_weights_V_23_addr = getelementptr i16 %layer_11_weights_V_23, i64 0, i64 %i_12_cast"   --->   Operation 4623 'getelementptr' 'layer_11_weights_V_23_addr' <Predicate = (!icmp_ln140_2)> <Delay = 0.00>
ST_332 : Operation 4624 [2/2] (0.79ns)   --->   "%layer_11_weights_V_23_load = load i4 %layer_11_weights_V_23_addr"   --->   Operation 4624 'load' 'layer_11_weights_V_23_load' <Predicate = (!icmp_ln140_2)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 16> <ROM>

State 333 <SV = 90> <Delay = 1.87>
ST_333 : Operation 4625 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_116 = add i37 %shl_ln728_116, i37 %sext_ln703_131"   --->   Operation 4625 'add' 'add_ln1192_116' <Predicate = (!icmp_ln140_2)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_333 : Operation 4626 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_117)   --->   "%mul_ln1118_117 = mul i36 %sext_ln1118_155, i36 %zext_ln1116_84"   --->   Operation 4626 'mul' 'mul_ln1118_117' <Predicate = (!icmp_ln140_2)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_333 : Operation 4627 [1/1] (0.00ns)   --->   "%tmp_125 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_116, i32 16, i32 36"   --->   Operation 4627 'partselect' 'tmp_125' <Predicate = (!icmp_ln140_2)> <Delay = 0.00>
ST_333 : Operation 4628 [1/1] (0.00ns)   --->   "%shl_ln728_117 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_125, i16 0"   --->   Operation 4628 'bitconcatenate' 'shl_ln728_117' <Predicate = (!icmp_ln140_2)> <Delay = 0.00>
ST_333 : Operation 4629 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_117)   --->   "%sext_ln703_132 = sext i36 %mul_ln1118_117"   --->   Operation 4629 'sext' 'sext_ln703_132' <Predicate = (!icmp_ln140_2)> <Delay = 0.00>
ST_333 : Operation 4630 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_117 = add i37 %shl_ln728_117, i37 %sext_ln703_132"   --->   Operation 4630 'add' 'add_ln1192_117' <Predicate = (!icmp_ln140_2)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_333 : Operation 4631 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_118)   --->   "%mul_ln1118_118 = mul i36 %sext_ln1118_156, i36 %zext_ln1116_85"   --->   Operation 4631 'mul' 'mul_ln1118_118' <Predicate = (!icmp_ln140_2)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_333 : Operation 4632 [1/2] (0.79ns)   --->   "%layer_11_weights_V_23_load = load i4 %layer_11_weights_V_23_addr"   --->   Operation 4632 'load' 'layer_11_weights_V_23_load' <Predicate = (!icmp_ln140_2)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 16> <ROM>
ST_333 : Operation 4633 [1/1] (0.00ns)   --->   "%sext_ln1118_157 = sext i16 %layer_11_weights_V_23_load"   --->   Operation 4633 'sext' 'sext_ln1118_157' <Predicate = (!icmp_ln140_2)> <Delay = 0.00>
ST_333 : Operation 4634 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_119)   --->   "%mul_ln1118_119 = mul i36 %sext_ln1118_157, i36 %zext_ln1116_86"   --->   Operation 4634 'mul' 'mul_ln1118_119' <Predicate = (!icmp_ln140_2)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_333 : Operation 4635 [1/1] (0.00ns)   --->   "%layer_11_weights_V_24_addr = getelementptr i16 %layer_11_weights_V_24, i64 0, i64 %i_12_cast"   --->   Operation 4635 'getelementptr' 'layer_11_weights_V_24_addr' <Predicate = (!icmp_ln140_2)> <Delay = 0.00>
ST_333 : Operation 4636 [2/2] (0.79ns)   --->   "%layer_11_weights_V_24_load = load i4 %layer_11_weights_V_24_addr"   --->   Operation 4636 'load' 'layer_11_weights_V_24_load' <Predicate = (!icmp_ln140_2)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 16> <ROM>

State 334 <SV = 91> <Delay = 1.87>
ST_334 : Operation 4637 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_117 = add i37 %shl_ln728_117, i37 %sext_ln703_132"   --->   Operation 4637 'add' 'add_ln1192_117' <Predicate = (!icmp_ln140_2)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_334 : Operation 4638 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_118)   --->   "%mul_ln1118_118 = mul i36 %sext_ln1118_156, i36 %zext_ln1116_85"   --->   Operation 4638 'mul' 'mul_ln1118_118' <Predicate = (!icmp_ln140_2)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_334 : Operation 4639 [1/1] (0.00ns)   --->   "%tmp_126 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_117, i32 16, i32 36"   --->   Operation 4639 'partselect' 'tmp_126' <Predicate = (!icmp_ln140_2)> <Delay = 0.00>
ST_334 : Operation 4640 [1/1] (0.00ns)   --->   "%shl_ln728_118 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_126, i16 0"   --->   Operation 4640 'bitconcatenate' 'shl_ln728_118' <Predicate = (!icmp_ln140_2)> <Delay = 0.00>
ST_334 : Operation 4641 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_118)   --->   "%sext_ln703_133 = sext i36 %mul_ln1118_118"   --->   Operation 4641 'sext' 'sext_ln703_133' <Predicate = (!icmp_ln140_2)> <Delay = 0.00>
ST_334 : Operation 4642 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_118 = add i37 %shl_ln728_118, i37 %sext_ln703_133"   --->   Operation 4642 'add' 'add_ln1192_118' <Predicate = (!icmp_ln140_2)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_334 : Operation 4643 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_119)   --->   "%mul_ln1118_119 = mul i36 %sext_ln1118_157, i36 %zext_ln1116_86"   --->   Operation 4643 'mul' 'mul_ln1118_119' <Predicate = (!icmp_ln140_2)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_334 : Operation 4644 [1/2] (0.79ns)   --->   "%layer_11_weights_V_24_load = load i4 %layer_11_weights_V_24_addr"   --->   Operation 4644 'load' 'layer_11_weights_V_24_load' <Predicate = (!icmp_ln140_2)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 16> <ROM>
ST_334 : Operation 4645 [1/1] (0.00ns)   --->   "%sext_ln1118_158 = sext i16 %layer_11_weights_V_24_load"   --->   Operation 4645 'sext' 'sext_ln1118_158' <Predicate = (!icmp_ln140_2)> <Delay = 0.00>
ST_334 : Operation 4646 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_120)   --->   "%mul_ln1118_120 = mul i36 %sext_ln1118_158, i36 %zext_ln1116_87"   --->   Operation 4646 'mul' 'mul_ln1118_120' <Predicate = (!icmp_ln140_2)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_334 : Operation 4647 [1/1] (0.00ns)   --->   "%layer_11_weights_V_25_addr = getelementptr i17 %layer_11_weights_V_25, i64 0, i64 %i_12_cast"   --->   Operation 4647 'getelementptr' 'layer_11_weights_V_25_addr' <Predicate = (!icmp_ln140_2)> <Delay = 0.00>
ST_334 : Operation 4648 [2/2] (0.79ns)   --->   "%layer_11_weights_V_25_load = load i4 %layer_11_weights_V_25_addr"   --->   Operation 4648 'load' 'layer_11_weights_V_25_load' <Predicate = (!icmp_ln140_2)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 16> <ROM>

State 335 <SV = 92> <Delay = 1.87>
ST_335 : Operation 4649 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_118 = add i37 %shl_ln728_118, i37 %sext_ln703_133"   --->   Operation 4649 'add' 'add_ln1192_118' <Predicate = (!icmp_ln140_2)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_335 : Operation 4650 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_119)   --->   "%mul_ln1118_119 = mul i36 %sext_ln1118_157, i36 %zext_ln1116_86"   --->   Operation 4650 'mul' 'mul_ln1118_119' <Predicate = (!icmp_ln140_2)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_335 : Operation 4651 [1/1] (0.00ns)   --->   "%tmp_127 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_118, i32 16, i32 36"   --->   Operation 4651 'partselect' 'tmp_127' <Predicate = (!icmp_ln140_2)> <Delay = 0.00>
ST_335 : Operation 4652 [1/1] (0.00ns)   --->   "%shl_ln728_119 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_127, i16 0"   --->   Operation 4652 'bitconcatenate' 'shl_ln728_119' <Predicate = (!icmp_ln140_2)> <Delay = 0.00>
ST_335 : Operation 4653 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_119)   --->   "%sext_ln703_134 = sext i36 %mul_ln1118_119"   --->   Operation 4653 'sext' 'sext_ln703_134' <Predicate = (!icmp_ln140_2)> <Delay = 0.00>
ST_335 : Operation 4654 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_119 = add i37 %shl_ln728_119, i37 %sext_ln703_134"   --->   Operation 4654 'add' 'add_ln1192_119' <Predicate = (!icmp_ln140_2)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_335 : Operation 4655 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_120)   --->   "%mul_ln1118_120 = mul i36 %sext_ln1118_158, i36 %zext_ln1116_87"   --->   Operation 4655 'mul' 'mul_ln1118_120' <Predicate = (!icmp_ln140_2)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_335 : Operation 4656 [1/2] (0.79ns)   --->   "%layer_11_weights_V_25_load = load i4 %layer_11_weights_V_25_addr"   --->   Operation 4656 'load' 'layer_11_weights_V_25_load' <Predicate = (!icmp_ln140_2)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 16> <ROM>
ST_335 : Operation 4657 [1/1] (0.00ns)   --->   "%sext_ln1118_159 = sext i17 %layer_11_weights_V_25_load"   --->   Operation 4657 'sext' 'sext_ln1118_159' <Predicate = (!icmp_ln140_2)> <Delay = 0.00>
ST_335 : Operation 4658 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_121)   --->   "%mul_ln703_12 = mul i37 %sext_ln1118_159, i37 %zext_ln1116_88"   --->   Operation 4658 'mul' 'mul_ln703_12' <Predicate = (!icmp_ln140_2)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_335 : Operation 4659 [1/1] (0.00ns)   --->   "%layer_11_weights_V_26_addr = getelementptr i16 %layer_11_weights_V_26, i64 0, i64 %i_12_cast"   --->   Operation 4659 'getelementptr' 'layer_11_weights_V_26_addr' <Predicate = (!icmp_ln140_2)> <Delay = 0.00>
ST_335 : Operation 4660 [2/2] (0.79ns)   --->   "%layer_11_weights_V_26_load = load i4 %layer_11_weights_V_26_addr"   --->   Operation 4660 'load' 'layer_11_weights_V_26_load' <Predicate = (!icmp_ln140_2)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 16> <ROM>

State 336 <SV = 93> <Delay = 1.87>
ST_336 : Operation 4661 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_119 = add i37 %shl_ln728_119, i37 %sext_ln703_134"   --->   Operation 4661 'add' 'add_ln1192_119' <Predicate = (!icmp_ln140_2)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_336 : Operation 4662 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_120)   --->   "%mul_ln1118_120 = mul i36 %sext_ln1118_158, i36 %zext_ln1116_87"   --->   Operation 4662 'mul' 'mul_ln1118_120' <Predicate = (!icmp_ln140_2)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_336 : Operation 4663 [1/1] (0.00ns)   --->   "%tmp_128 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_119, i32 16, i32 36"   --->   Operation 4663 'partselect' 'tmp_128' <Predicate = (!icmp_ln140_2)> <Delay = 0.00>
ST_336 : Operation 4664 [1/1] (0.00ns)   --->   "%shl_ln728_120 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_128, i16 0"   --->   Operation 4664 'bitconcatenate' 'shl_ln728_120' <Predicate = (!icmp_ln140_2)> <Delay = 0.00>
ST_336 : Operation 4665 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_120)   --->   "%sext_ln703_135 = sext i36 %mul_ln1118_120"   --->   Operation 4665 'sext' 'sext_ln703_135' <Predicate = (!icmp_ln140_2)> <Delay = 0.00>
ST_336 : Operation 4666 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_120 = add i37 %shl_ln728_120, i37 %sext_ln703_135"   --->   Operation 4666 'add' 'add_ln1192_120' <Predicate = (!icmp_ln140_2)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_336 : Operation 4667 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_121)   --->   "%mul_ln703_12 = mul i37 %sext_ln1118_159, i37 %zext_ln1116_88"   --->   Operation 4667 'mul' 'mul_ln703_12' <Predicate = (!icmp_ln140_2)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_336 : Operation 4668 [1/2] (0.79ns)   --->   "%layer_11_weights_V_26_load = load i4 %layer_11_weights_V_26_addr"   --->   Operation 4668 'load' 'layer_11_weights_V_26_load' <Predicate = (!icmp_ln140_2)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 16> <ROM>
ST_336 : Operation 4669 [1/1] (0.00ns)   --->   "%sext_ln1118_160 = sext i16 %layer_11_weights_V_26_load"   --->   Operation 4669 'sext' 'sext_ln1118_160' <Predicate = (!icmp_ln140_2)> <Delay = 0.00>
ST_336 : Operation 4670 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_122)   --->   "%mul_ln1118_122 = mul i36 %sext_ln1118_160, i36 %zext_ln1116_89"   --->   Operation 4670 'mul' 'mul_ln1118_122' <Predicate = (!icmp_ln140_2)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_336 : Operation 4671 [1/1] (0.00ns)   --->   "%layer_11_weights_V_27_addr = getelementptr i16 %layer_11_weights_V_27, i64 0, i64 %i_12_cast"   --->   Operation 4671 'getelementptr' 'layer_11_weights_V_27_addr' <Predicate = (!icmp_ln140_2)> <Delay = 0.00>
ST_336 : Operation 4672 [2/2] (0.79ns)   --->   "%layer_11_weights_V_27_load = load i4 %layer_11_weights_V_27_addr"   --->   Operation 4672 'load' 'layer_11_weights_V_27_load' <Predicate = (!icmp_ln140_2)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 16> <ROM>

State 337 <SV = 94> <Delay = 1.87>
ST_337 : Operation 4673 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_120 = add i37 %shl_ln728_120, i37 %sext_ln703_135"   --->   Operation 4673 'add' 'add_ln1192_120' <Predicate = (!icmp_ln140_2)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_337 : Operation 4674 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_121)   --->   "%mul_ln703_12 = mul i37 %sext_ln1118_159, i37 %zext_ln1116_88"   --->   Operation 4674 'mul' 'mul_ln703_12' <Predicate = (!icmp_ln140_2)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_337 : Operation 4675 [1/1] (0.00ns)   --->   "%tmp_129 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_120, i32 16, i32 36"   --->   Operation 4675 'partselect' 'tmp_129' <Predicate = (!icmp_ln140_2)> <Delay = 0.00>
ST_337 : Operation 4676 [1/1] (0.00ns)   --->   "%shl_ln728_121 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_129, i16 0"   --->   Operation 4676 'bitconcatenate' 'shl_ln728_121' <Predicate = (!icmp_ln140_2)> <Delay = 0.00>
ST_337 : Operation 4677 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_121 = add i37 %shl_ln728_121, i37 %mul_ln703_12"   --->   Operation 4677 'add' 'add_ln1192_121' <Predicate = (!icmp_ln140_2)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_337 : Operation 4678 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_122)   --->   "%mul_ln1118_122 = mul i36 %sext_ln1118_160, i36 %zext_ln1116_89"   --->   Operation 4678 'mul' 'mul_ln1118_122' <Predicate = (!icmp_ln140_2)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_337 : Operation 4679 [1/2] (0.79ns)   --->   "%layer_11_weights_V_27_load = load i4 %layer_11_weights_V_27_addr"   --->   Operation 4679 'load' 'layer_11_weights_V_27_load' <Predicate = (!icmp_ln140_2)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 16> <ROM>
ST_337 : Operation 4680 [1/1] (0.00ns)   --->   "%sext_ln1118_161 = sext i16 %layer_11_weights_V_27_load"   --->   Operation 4680 'sext' 'sext_ln1118_161' <Predicate = (!icmp_ln140_2)> <Delay = 0.00>
ST_337 : Operation 4681 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_123)   --->   "%mul_ln1118_123 = mul i36 %sext_ln1118_161, i36 %zext_ln1116_90"   --->   Operation 4681 'mul' 'mul_ln1118_123' <Predicate = (!icmp_ln140_2)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_337 : Operation 4682 [1/1] (0.00ns)   --->   "%layer_11_weights_V_28_addr = getelementptr i16 %layer_11_weights_V_28, i64 0, i64 %i_12_cast"   --->   Operation 4682 'getelementptr' 'layer_11_weights_V_28_addr' <Predicate = (!icmp_ln140_2)> <Delay = 0.00>
ST_337 : Operation 4683 [2/2] (0.79ns)   --->   "%layer_11_weights_V_28_load = load i4 %layer_11_weights_V_28_addr"   --->   Operation 4683 'load' 'layer_11_weights_V_28_load' <Predicate = (!icmp_ln140_2)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 16> <ROM>

State 338 <SV = 95> <Delay = 1.87>
ST_338 : Operation 4684 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_121 = add i37 %shl_ln728_121, i37 %mul_ln703_12"   --->   Operation 4684 'add' 'add_ln1192_121' <Predicate = (!icmp_ln140_2)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_338 : Operation 4685 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_122)   --->   "%mul_ln1118_122 = mul i36 %sext_ln1118_160, i36 %zext_ln1116_89"   --->   Operation 4685 'mul' 'mul_ln1118_122' <Predicate = (!icmp_ln140_2)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_338 : Operation 4686 [1/1] (0.00ns)   --->   "%tmp_130 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_121, i32 16, i32 36"   --->   Operation 4686 'partselect' 'tmp_130' <Predicate = (!icmp_ln140_2)> <Delay = 0.00>
ST_338 : Operation 4687 [1/1] (0.00ns)   --->   "%shl_ln728_122 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_130, i16 0"   --->   Operation 4687 'bitconcatenate' 'shl_ln728_122' <Predicate = (!icmp_ln140_2)> <Delay = 0.00>
ST_338 : Operation 4688 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_122)   --->   "%sext_ln703_136 = sext i36 %mul_ln1118_122"   --->   Operation 4688 'sext' 'sext_ln703_136' <Predicate = (!icmp_ln140_2)> <Delay = 0.00>
ST_338 : Operation 4689 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_122 = add i37 %shl_ln728_122, i37 %sext_ln703_136"   --->   Operation 4689 'add' 'add_ln1192_122' <Predicate = (!icmp_ln140_2)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_338 : Operation 4690 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_123)   --->   "%mul_ln1118_123 = mul i36 %sext_ln1118_161, i36 %zext_ln1116_90"   --->   Operation 4690 'mul' 'mul_ln1118_123' <Predicate = (!icmp_ln140_2)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_338 : Operation 4691 [1/2] (0.79ns)   --->   "%layer_11_weights_V_28_load = load i4 %layer_11_weights_V_28_addr"   --->   Operation 4691 'load' 'layer_11_weights_V_28_load' <Predicate = (!icmp_ln140_2)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 16> <ROM>
ST_338 : Operation 4692 [1/1] (0.00ns)   --->   "%sext_ln1118_162 = sext i16 %layer_11_weights_V_28_load"   --->   Operation 4692 'sext' 'sext_ln1118_162' <Predicate = (!icmp_ln140_2)> <Delay = 0.00>
ST_338 : Operation 4693 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_124)   --->   "%mul_ln1118_124 = mul i36 %sext_ln1118_162, i36 %zext_ln1116_91"   --->   Operation 4693 'mul' 'mul_ln1118_124' <Predicate = (!icmp_ln140_2)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_338 : Operation 4694 [1/1] (0.00ns)   --->   "%layer_11_weights_V_29_addr = getelementptr i16 %layer_11_weights_V_29, i64 0, i64 %i_12_cast"   --->   Operation 4694 'getelementptr' 'layer_11_weights_V_29_addr' <Predicate = (!icmp_ln140_2)> <Delay = 0.00>
ST_338 : Operation 4695 [2/2] (0.79ns)   --->   "%layer_11_weights_V_29_load = load i4 %layer_11_weights_V_29_addr"   --->   Operation 4695 'load' 'layer_11_weights_V_29_load' <Predicate = (!icmp_ln140_2)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 16> <ROM>

State 339 <SV = 96> <Delay = 1.87>
ST_339 : Operation 4696 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_122 = add i37 %shl_ln728_122, i37 %sext_ln703_136"   --->   Operation 4696 'add' 'add_ln1192_122' <Predicate = (!icmp_ln140_2)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_339 : Operation 4697 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_123)   --->   "%mul_ln1118_123 = mul i36 %sext_ln1118_161, i36 %zext_ln1116_90"   --->   Operation 4697 'mul' 'mul_ln1118_123' <Predicate = (!icmp_ln140_2)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_339 : Operation 4698 [1/1] (0.00ns)   --->   "%tmp_131 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_122, i32 16, i32 36"   --->   Operation 4698 'partselect' 'tmp_131' <Predicate = (!icmp_ln140_2)> <Delay = 0.00>
ST_339 : Operation 4699 [1/1] (0.00ns)   --->   "%shl_ln728_123 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_131, i16 0"   --->   Operation 4699 'bitconcatenate' 'shl_ln728_123' <Predicate = (!icmp_ln140_2)> <Delay = 0.00>
ST_339 : Operation 4700 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_123)   --->   "%sext_ln703_137 = sext i36 %mul_ln1118_123"   --->   Operation 4700 'sext' 'sext_ln703_137' <Predicate = (!icmp_ln140_2)> <Delay = 0.00>
ST_339 : Operation 4701 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_123 = add i37 %shl_ln728_123, i37 %sext_ln703_137"   --->   Operation 4701 'add' 'add_ln1192_123' <Predicate = (!icmp_ln140_2)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_339 : Operation 4702 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_124)   --->   "%mul_ln1118_124 = mul i36 %sext_ln1118_162, i36 %zext_ln1116_91"   --->   Operation 4702 'mul' 'mul_ln1118_124' <Predicate = (!icmp_ln140_2)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_339 : Operation 4703 [1/2] (0.79ns)   --->   "%layer_11_weights_V_29_load = load i4 %layer_11_weights_V_29_addr"   --->   Operation 4703 'load' 'layer_11_weights_V_29_load' <Predicate = (!icmp_ln140_2)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 16> <ROM>
ST_339 : Operation 4704 [1/1] (0.00ns)   --->   "%sext_ln1118_163 = sext i16 %layer_11_weights_V_29_load"   --->   Operation 4704 'sext' 'sext_ln1118_163' <Predicate = (!icmp_ln140_2)> <Delay = 0.00>
ST_339 : Operation 4705 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_125)   --->   "%mul_ln1118_125 = mul i36 %sext_ln1118_163, i36 %zext_ln1116_92"   --->   Operation 4705 'mul' 'mul_ln1118_125' <Predicate = (!icmp_ln140_2)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_339 : Operation 4706 [1/1] (0.00ns)   --->   "%layer_11_weights_V_30_addr = getelementptr i16 %layer_11_weights_V_30, i64 0, i64 %i_12_cast"   --->   Operation 4706 'getelementptr' 'layer_11_weights_V_30_addr' <Predicate = (!icmp_ln140_2)> <Delay = 0.00>
ST_339 : Operation 4707 [2/2] (0.79ns)   --->   "%layer_11_weights_V_30_load = load i4 %layer_11_weights_V_30_addr"   --->   Operation 4707 'load' 'layer_11_weights_V_30_load' <Predicate = (!icmp_ln140_2)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 16> <ROM>

State 340 <SV = 97> <Delay = 1.87>
ST_340 : Operation 4708 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_123 = add i37 %shl_ln728_123, i37 %sext_ln703_137"   --->   Operation 4708 'add' 'add_ln1192_123' <Predicate = (!icmp_ln140_2)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_340 : Operation 4709 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_124)   --->   "%mul_ln1118_124 = mul i36 %sext_ln1118_162, i36 %zext_ln1116_91"   --->   Operation 4709 'mul' 'mul_ln1118_124' <Predicate = (!icmp_ln140_2)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_340 : Operation 4710 [1/1] (0.00ns)   --->   "%tmp_132 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_123, i32 16, i32 36"   --->   Operation 4710 'partselect' 'tmp_132' <Predicate = (!icmp_ln140_2)> <Delay = 0.00>
ST_340 : Operation 4711 [1/1] (0.00ns)   --->   "%shl_ln728_124 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_132, i16 0"   --->   Operation 4711 'bitconcatenate' 'shl_ln728_124' <Predicate = (!icmp_ln140_2)> <Delay = 0.00>
ST_340 : Operation 4712 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_124)   --->   "%sext_ln703_138 = sext i36 %mul_ln1118_124"   --->   Operation 4712 'sext' 'sext_ln703_138' <Predicate = (!icmp_ln140_2)> <Delay = 0.00>
ST_340 : Operation 4713 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_124 = add i37 %shl_ln728_124, i37 %sext_ln703_138"   --->   Operation 4713 'add' 'add_ln1192_124' <Predicate = (!icmp_ln140_2)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_340 : Operation 4714 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_125)   --->   "%mul_ln1118_125 = mul i36 %sext_ln1118_163, i36 %zext_ln1116_92"   --->   Operation 4714 'mul' 'mul_ln1118_125' <Predicate = (!icmp_ln140_2)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_340 : Operation 4715 [1/2] (0.79ns)   --->   "%layer_11_weights_V_30_load = load i4 %layer_11_weights_V_30_addr"   --->   Operation 4715 'load' 'layer_11_weights_V_30_load' <Predicate = (!icmp_ln140_2)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 16> <ROM>
ST_340 : Operation 4716 [1/1] (0.00ns)   --->   "%sext_ln1118_164 = sext i16 %layer_11_weights_V_30_load"   --->   Operation 4716 'sext' 'sext_ln1118_164' <Predicate = (!icmp_ln140_2)> <Delay = 0.00>
ST_340 : Operation 4717 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_126)   --->   "%mul_ln1118_126 = mul i36 %sext_ln1118_164, i36 %zext_ln1116_93"   --->   Operation 4717 'mul' 'mul_ln1118_126' <Predicate = (!icmp_ln140_2)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_340 : Operation 4718 [1/1] (0.00ns)   --->   "%layer_11_weights_V_31_addr = getelementptr i16 %layer_11_weights_V_31, i64 0, i64 %i_12_cast"   --->   Operation 4718 'getelementptr' 'layer_11_weights_V_31_addr' <Predicate = (!icmp_ln140_2)> <Delay = 0.00>
ST_340 : Operation 4719 [2/2] (0.79ns)   --->   "%layer_11_weights_V_31_load = load i4 %layer_11_weights_V_31_addr"   --->   Operation 4719 'load' 'layer_11_weights_V_31_load' <Predicate = (!icmp_ln140_2)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 16> <ROM>

State 341 <SV = 98> <Delay = 1.87>
ST_341 : Operation 4720 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_124 = add i37 %shl_ln728_124, i37 %sext_ln703_138"   --->   Operation 4720 'add' 'add_ln1192_124' <Predicate = (!icmp_ln140_2)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_341 : Operation 4721 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_125)   --->   "%mul_ln1118_125 = mul i36 %sext_ln1118_163, i36 %zext_ln1116_92"   --->   Operation 4721 'mul' 'mul_ln1118_125' <Predicate = (!icmp_ln140_2)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_341 : Operation 4722 [1/1] (0.00ns)   --->   "%tmp_133 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_124, i32 16, i32 36"   --->   Operation 4722 'partselect' 'tmp_133' <Predicate = (!icmp_ln140_2)> <Delay = 0.00>
ST_341 : Operation 4723 [1/1] (0.00ns)   --->   "%shl_ln728_125 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_133, i16 0"   --->   Operation 4723 'bitconcatenate' 'shl_ln728_125' <Predicate = (!icmp_ln140_2)> <Delay = 0.00>
ST_341 : Operation 4724 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_125)   --->   "%sext_ln703_139 = sext i36 %mul_ln1118_125"   --->   Operation 4724 'sext' 'sext_ln703_139' <Predicate = (!icmp_ln140_2)> <Delay = 0.00>
ST_341 : Operation 4725 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_125 = add i37 %shl_ln728_125, i37 %sext_ln703_139"   --->   Operation 4725 'add' 'add_ln1192_125' <Predicate = (!icmp_ln140_2)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_341 : Operation 4726 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_126)   --->   "%mul_ln1118_126 = mul i36 %sext_ln1118_164, i36 %zext_ln1116_93"   --->   Operation 4726 'mul' 'mul_ln1118_126' <Predicate = (!icmp_ln140_2)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_341 : Operation 4727 [1/2] (0.79ns)   --->   "%layer_11_weights_V_31_load = load i4 %layer_11_weights_V_31_addr"   --->   Operation 4727 'load' 'layer_11_weights_V_31_load' <Predicate = (!icmp_ln140_2)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 16> <ROM>
ST_341 : Operation 4728 [1/1] (0.00ns)   --->   "%sext_ln1118_165 = sext i16 %layer_11_weights_V_31_load"   --->   Operation 4728 'sext' 'sext_ln1118_165' <Predicate = (!icmp_ln140_2)> <Delay = 0.00>
ST_341 : Operation 4729 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_127)   --->   "%mul_ln1118_127 = mul i36 %sext_ln1118_165, i36 %sext_ln1116_95_cast"   --->   Operation 4729 'mul' 'mul_ln1118_127' <Predicate = (!icmp_ln140_2)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 342 <SV = 99> <Delay = 1.66>
ST_342 : Operation 4730 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_125 = add i37 %shl_ln728_125, i37 %sext_ln703_139"   --->   Operation 4730 'add' 'add_ln1192_125' <Predicate = (!icmp_ln140_2)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_342 : Operation 4731 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_126)   --->   "%mul_ln1118_126 = mul i36 %sext_ln1118_164, i36 %zext_ln1116_93"   --->   Operation 4731 'mul' 'mul_ln1118_126' <Predicate = (!icmp_ln140_2)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_342 : Operation 4732 [1/1] (0.00ns)   --->   "%tmp_134 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_125, i32 16, i32 36"   --->   Operation 4732 'partselect' 'tmp_134' <Predicate = (!icmp_ln140_2)> <Delay = 0.00>
ST_342 : Operation 4733 [1/1] (0.00ns)   --->   "%shl_ln728_126 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_134, i16 0"   --->   Operation 4733 'bitconcatenate' 'shl_ln728_126' <Predicate = (!icmp_ln140_2)> <Delay = 0.00>
ST_342 : Operation 4734 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_126)   --->   "%sext_ln703_140 = sext i36 %mul_ln1118_126"   --->   Operation 4734 'sext' 'sext_ln703_140' <Predicate = (!icmp_ln140_2)> <Delay = 0.00>
ST_342 : Operation 4735 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_126 = add i37 %shl_ln728_126, i37 %sext_ln703_140"   --->   Operation 4735 'add' 'add_ln1192_126' <Predicate = (!icmp_ln140_2)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_342 : Operation 4736 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_127)   --->   "%mul_ln1118_127 = mul i36 %sext_ln1118_165, i36 %sext_ln1116_95_cast"   --->   Operation 4736 'mul' 'mul_ln1118_127' <Predicate = (!icmp_ln140_2)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 343 <SV = 100> <Delay = 1.66>
ST_343 : Operation 4737 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_126 = add i37 %shl_ln728_126, i37 %sext_ln703_140"   --->   Operation 4737 'add' 'add_ln1192_126' <Predicate = (!icmp_ln140_2)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_343 : Operation 4738 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_127)   --->   "%mul_ln1118_127 = mul i36 %sext_ln1118_165, i36 %sext_ln1116_95_cast"   --->   Operation 4738 'mul' 'mul_ln1118_127' <Predicate = (!icmp_ln140_2)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_343 : Operation 4739 [1/1] (0.00ns)   --->   "%tmp_135 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_126, i32 16, i32 36"   --->   Operation 4739 'partselect' 'tmp_135' <Predicate = (!icmp_ln140_2)> <Delay = 0.00>
ST_343 : Operation 4740 [1/1] (0.00ns)   --->   "%shl_ln728_127 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_135, i16 0"   --->   Operation 4740 'bitconcatenate' 'shl_ln728_127' <Predicate = (!icmp_ln140_2)> <Delay = 0.00>
ST_343 : Operation 4741 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_127)   --->   "%sext_ln703_141 = sext i36 %mul_ln1118_127"   --->   Operation 4741 'sext' 'sext_ln703_141' <Predicate = (!icmp_ln140_2)> <Delay = 0.00>
ST_343 : Operation 4742 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_127 = add i37 %shl_ln728_127, i37 %sext_ln703_141"   --->   Operation 4742 'add' 'add_ln1192_127' <Predicate = (!icmp_ln140_2)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 344 <SV = 101> <Delay = 2.06>
ST_344 : Operation 4743 [1/1] (0.00ns)   --->   "%specloopname_ln140 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [../src/hls/cnn_unoptimized.cpp:140]   --->   Operation 4743 'specloopname' 'specloopname_ln140' <Predicate = (!icmp_ln140_2)> <Delay = 0.00>
ST_344 : Operation 4744 [1/1] (0.00ns)   --->   "%layer_11_out_V_addr = getelementptr i20 %layer_11_out_V, i64 0, i64 %i_12_cast" [../src/hls/cnn_unoptimized.cpp:143]   --->   Operation 4744 'getelementptr' 'layer_11_out_V_addr' <Predicate = (!icmp_ln140_2)> <Delay = 0.00>
ST_344 : Operation 4745 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_127 = add i37 %shl_ln728_127, i37 %sext_ln703_141"   --->   Operation 4745 'add' 'add_ln1192_127' <Predicate = (!icmp_ln140_2)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_344 : Operation 4746 [1/1] (0.00ns)   --->   "%trunc_ln1495_1 = partselect i20 @_ssdm_op_PartSelect.i20.i37.i32.i32, i37 %add_ln1192_127, i32 16, i32 35"   --->   Operation 4746 'partselect' 'trunc_ln1495_1' <Predicate = (!icmp_ln140_2)> <Delay = 0.00>
ST_344 : Operation 4747 [1/1] (0.00ns)   --->   "%tmp_136 = bitselect i1 @_ssdm_op_BitSelect.i1.i37.i32, i37 %add_ln1192_127, i32 36"   --->   Operation 4747 'bitselect' 'tmp_136' <Predicate = (!icmp_ln140_2)> <Delay = 0.00>
ST_344 : Operation 4748 [1/1] (0.43ns)   --->   "%select_ln8_2 = select i1 %tmp_136, i20 0, i20 %trunc_ln1495_1" [../src/hls/cnn_unoptimized.cpp:8]   --->   Operation 4748 'select' 'select_ln8_2' <Predicate = (!icmp_ln140_2)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_344 : Operation 4749 [1/1] (0.79ns)   --->   "%store_ln727 = store i20 %select_ln8_2, i4 %layer_11_out_V_addr"   --->   Operation 4749 'store' 'store_ln727' <Predicate = (!icmp_ln140_2)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 16> <RAM>
ST_344 : Operation 4750 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_Z10dense_reluILt64ELt64ELt32ELt32ELt32EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit"   --->   Operation 4750 'br' 'br_ln0' <Predicate = (!icmp_ln140_2)> <Delay = 0.00>

State 345 <SV = 67> <Delay = 0.79>
ST_345 : Operation 4751 [2/2] (0.79ns)   --->   "%layer_11_out_V_load = load i20 0"   --->   Operation 4751 'load' 'layer_11_out_V_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 16> <RAM>
ST_345 : Operation 4752 [2/2] (0.79ns)   --->   "%layer_11_out_V_load_1 = load i20 1"   --->   Operation 4752 'load' 'layer_11_out_V_load_1' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 16> <RAM>

State 346 <SV = 68> <Delay = 0.79>
ST_346 : Operation 4753 [1/2] (0.79ns)   --->   "%layer_11_out_V_load = load i20 0"   --->   Operation 4753 'load' 'layer_11_out_V_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 16> <RAM>
ST_346 : Operation 4754 [1/2] (0.79ns)   --->   "%layer_11_out_V_load_1 = load i20 1"   --->   Operation 4754 'load' 'layer_11_out_V_load_1' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 16> <RAM>
ST_346 : Operation 4755 [2/2] (0.79ns)   --->   "%layer_11_out_V_load_2 = load i20 2"   --->   Operation 4755 'load' 'layer_11_out_V_load_2' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 16> <RAM>
ST_346 : Operation 4756 [2/2] (0.79ns)   --->   "%layer_11_out_V_load_3 = load i20 3"   --->   Operation 4756 'load' 'layer_11_out_V_load_3' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 16> <RAM>

State 347 <SV = 69> <Delay = 0.79>
ST_347 : Operation 4757 [1/2] (0.79ns)   --->   "%layer_11_out_V_load_2 = load i20 2"   --->   Operation 4757 'load' 'layer_11_out_V_load_2' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 16> <RAM>
ST_347 : Operation 4758 [1/2] (0.79ns)   --->   "%layer_11_out_V_load_3 = load i20 3"   --->   Operation 4758 'load' 'layer_11_out_V_load_3' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 16> <RAM>
ST_347 : Operation 4759 [2/2] (0.79ns)   --->   "%layer_11_out_V_load_4 = load i20 4"   --->   Operation 4759 'load' 'layer_11_out_V_load_4' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 16> <RAM>
ST_347 : Operation 4760 [2/2] (0.79ns)   --->   "%layer_11_out_V_load_5 = load i20 5"   --->   Operation 4760 'load' 'layer_11_out_V_load_5' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 16> <RAM>

State 348 <SV = 70> <Delay = 0.79>
ST_348 : Operation 4761 [1/2] (0.79ns)   --->   "%layer_11_out_V_load_4 = load i20 4"   --->   Operation 4761 'load' 'layer_11_out_V_load_4' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 16> <RAM>
ST_348 : Operation 4762 [1/2] (0.79ns)   --->   "%layer_11_out_V_load_5 = load i20 5"   --->   Operation 4762 'load' 'layer_11_out_V_load_5' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 16> <RAM>
ST_348 : Operation 4763 [2/2] (0.79ns)   --->   "%layer_11_out_V_load_6 = load i20 6"   --->   Operation 4763 'load' 'layer_11_out_V_load_6' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 16> <RAM>
ST_348 : Operation 4764 [2/2] (0.79ns)   --->   "%layer_11_out_V_load_7 = load i20 7"   --->   Operation 4764 'load' 'layer_11_out_V_load_7' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 16> <RAM>

State 349 <SV = 71> <Delay = 0.79>
ST_349 : Operation 4765 [1/2] (0.79ns)   --->   "%layer_11_out_V_load_6 = load i20 6"   --->   Operation 4765 'load' 'layer_11_out_V_load_6' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 16> <RAM>
ST_349 : Operation 4766 [1/2] (0.79ns)   --->   "%layer_11_out_V_load_7 = load i20 7"   --->   Operation 4766 'load' 'layer_11_out_V_load_7' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 16> <RAM>
ST_349 : Operation 4767 [2/2] (0.79ns)   --->   "%layer_11_out_V_load_8 = load i20 8"   --->   Operation 4767 'load' 'layer_11_out_V_load_8' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 16> <RAM>
ST_349 : Operation 4768 [2/2] (0.79ns)   --->   "%layer_11_out_V_load_9 = load i20 9"   --->   Operation 4768 'load' 'layer_11_out_V_load_9' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 16> <RAM>

State 350 <SV = 72> <Delay = 0.79>
ST_350 : Operation 4769 [1/2] (0.79ns)   --->   "%layer_11_out_V_load_8 = load i20 8"   --->   Operation 4769 'load' 'layer_11_out_V_load_8' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 16> <RAM>
ST_350 : Operation 4770 [1/2] (0.79ns)   --->   "%layer_11_out_V_load_9 = load i20 9"   --->   Operation 4770 'load' 'layer_11_out_V_load_9' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 16> <RAM>
ST_350 : Operation 4771 [2/2] (0.79ns)   --->   "%layer_11_out_V_load_10 = load i20 10"   --->   Operation 4771 'load' 'layer_11_out_V_load_10' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 16> <RAM>
ST_350 : Operation 4772 [2/2] (0.79ns)   --->   "%layer_11_out_V_load_11 = load i20 11"   --->   Operation 4772 'load' 'layer_11_out_V_load_11' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 16> <RAM>

State 351 <SV = 73> <Delay = 0.79>
ST_351 : Operation 4773 [1/2] (0.79ns)   --->   "%layer_11_out_V_load_10 = load i20 10"   --->   Operation 4773 'load' 'layer_11_out_V_load_10' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 16> <RAM>
ST_351 : Operation 4774 [1/2] (0.79ns)   --->   "%layer_11_out_V_load_11 = load i20 11"   --->   Operation 4774 'load' 'layer_11_out_V_load_11' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 16> <RAM>
ST_351 : Operation 4775 [2/2] (0.79ns)   --->   "%layer_11_out_V_load_12 = load i20 12"   --->   Operation 4775 'load' 'layer_11_out_V_load_12' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 16> <RAM>
ST_351 : Operation 4776 [2/2] (0.79ns)   --->   "%layer_11_out_V_load_13 = load i20 13"   --->   Operation 4776 'load' 'layer_11_out_V_load_13' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 16> <RAM>

State 352 <SV = 74> <Delay = 0.79>
ST_352 : Operation 4777 [1/2] (0.79ns)   --->   "%layer_11_out_V_load_12 = load i20 12"   --->   Operation 4777 'load' 'layer_11_out_V_load_12' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 16> <RAM>
ST_352 : Operation 4778 [1/2] (0.79ns)   --->   "%layer_11_out_V_load_13 = load i20 13"   --->   Operation 4778 'load' 'layer_11_out_V_load_13' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 16> <RAM>
ST_352 : Operation 4779 [2/2] (0.79ns)   --->   "%layer_11_out_V_load_14 = load i20 14"   --->   Operation 4779 'load' 'layer_11_out_V_load_14' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 16> <RAM>
ST_352 : Operation 4780 [2/2] (0.79ns)   --->   "%layer_11_out_V_load_15 = load i20 15"   --->   Operation 4780 'load' 'layer_11_out_V_load_15' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 16> <RAM>

State 353 <SV = 75> <Delay = 0.79>
ST_353 : Operation 4781 [1/1] (0.00ns)   --->   "%zext_ln1192 = zext i20 %layer_11_out_V_load"   --->   Operation 4781 'zext' 'zext_ln1192' <Predicate = true> <Delay = 0.00>
ST_353 : Operation 4782 [1/1] (0.00ns)   --->   "%zext_ln1192_1 = zext i20 %layer_11_out_V_load_1"   --->   Operation 4782 'zext' 'zext_ln1192_1' <Predicate = true> <Delay = 0.00>
ST_353 : Operation 4783 [1/1] (0.00ns)   --->   "%zext_ln1192_2 = zext i20 %layer_11_out_V_load_2"   --->   Operation 4783 'zext' 'zext_ln1192_2' <Predicate = true> <Delay = 0.00>
ST_353 : Operation 4784 [1/1] (0.00ns)   --->   "%zext_ln1192_3 = zext i20 %layer_11_out_V_load_3"   --->   Operation 4784 'zext' 'zext_ln1192_3' <Predicate = true> <Delay = 0.00>
ST_353 : Operation 4785 [1/1] (0.00ns)   --->   "%zext_ln1192_4 = zext i20 %layer_11_out_V_load_4"   --->   Operation 4785 'zext' 'zext_ln1192_4' <Predicate = true> <Delay = 0.00>
ST_353 : Operation 4786 [1/1] (0.00ns)   --->   "%zext_ln1192_5 = zext i20 %layer_11_out_V_load_5"   --->   Operation 4786 'zext' 'zext_ln1192_5' <Predicate = true> <Delay = 0.00>
ST_353 : Operation 4787 [1/1] (0.00ns)   --->   "%zext_ln1192_6 = zext i20 %layer_11_out_V_load_6"   --->   Operation 4787 'zext' 'zext_ln1192_6' <Predicate = true> <Delay = 0.00>
ST_353 : Operation 4788 [1/1] (0.00ns)   --->   "%zext_ln1192_7 = zext i20 %layer_11_out_V_load_7"   --->   Operation 4788 'zext' 'zext_ln1192_7' <Predicate = true> <Delay = 0.00>
ST_353 : Operation 4789 [1/1] (0.00ns)   --->   "%zext_ln1192_8 = zext i20 %layer_11_out_V_load_8"   --->   Operation 4789 'zext' 'zext_ln1192_8' <Predicate = true> <Delay = 0.00>
ST_353 : Operation 4790 [1/1] (0.00ns)   --->   "%zext_ln1192_9 = zext i20 %layer_11_out_V_load_9"   --->   Operation 4790 'zext' 'zext_ln1192_9' <Predicate = true> <Delay = 0.00>
ST_353 : Operation 4791 [1/1] (0.00ns)   --->   "%zext_ln1192_10 = zext i20 %layer_11_out_V_load_10"   --->   Operation 4791 'zext' 'zext_ln1192_10' <Predicate = true> <Delay = 0.00>
ST_353 : Operation 4792 [1/1] (0.00ns)   --->   "%zext_ln1192_11 = zext i20 %layer_11_out_V_load_11"   --->   Operation 4792 'zext' 'zext_ln1192_11' <Predicate = true> <Delay = 0.00>
ST_353 : Operation 4793 [1/1] (0.00ns)   --->   "%zext_ln1192_12 = zext i20 %layer_11_out_V_load_12"   --->   Operation 4793 'zext' 'zext_ln1192_12' <Predicate = true> <Delay = 0.00>
ST_353 : Operation 4794 [1/1] (0.00ns)   --->   "%zext_ln1192_13 = zext i20 %layer_11_out_V_load_13"   --->   Operation 4794 'zext' 'zext_ln1192_13' <Predicate = true> <Delay = 0.00>
ST_353 : Operation 4795 [1/2] (0.79ns)   --->   "%layer_11_out_V_load_14 = load i20 14"   --->   Operation 4795 'load' 'layer_11_out_V_load_14' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 16> <RAM>
ST_353 : Operation 4796 [1/1] (0.00ns)   --->   "%zext_ln1192_14 = zext i20 %layer_11_out_V_load_14"   --->   Operation 4796 'zext' 'zext_ln1192_14' <Predicate = true> <Delay = 0.00>
ST_353 : Operation 4797 [1/2] (0.79ns)   --->   "%layer_11_out_V_load_15 = load i20 15"   --->   Operation 4797 'load' 'layer_11_out_V_load_15' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 16> <RAM>
ST_353 : Operation 4798 [1/1] (0.00ns)   --->   "%zext_ln1192_15 = zext i20 %layer_11_out_V_load_15"   --->   Operation 4798 'zext' 'zext_ln1192_15' <Predicate = true> <Delay = 0.00>
ST_353 : Operation 4799 [1/1] (0.48ns)   --->   "%br_ln0 = br void %_Z10dense_reluILt32ELt32ELt16ELt16ELt16EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit"   --->   Operation 4799 'br' 'br_ln0' <Predicate = true> <Delay = 0.48>

State 354 <SV = 76> <Delay = 6.13>
ST_354 : Operation 4800 [1/1] (0.00ns)   --->   "%i_13 = phi i3 %add_ln166, void %.split13385, i3 0, void %_Z10dense_reluILt32ELt32ELt16ELt16ELt16EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader" [../src/hls/cnn_unoptimized.cpp:166]   --->   Operation 4800 'phi' 'i_13' <Predicate = true> <Delay = 0.00>
ST_354 : Operation 4801 [1/1] (0.74ns)   --->   "%add_ln166 = add i3 %i_13, i3 1" [../src/hls/cnn_unoptimized.cpp:166]   --->   Operation 4801 'add' 'add_ln166' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_354 : Operation 4802 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 4802 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_354 : Operation 4803 [1/1] (0.69ns)   --->   "%icmp_ln166 = icmp_eq  i3 %i_13, i3 4" [../src/hls/cnn_unoptimized.cpp:166]   --->   Operation 4803 'icmp' 'icmp_ln166' <Predicate = true> <Delay = 0.69> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_354 : Operation 4804 [1/1] (0.00ns)   --->   "%empty_89 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 4804 'speclooptripcount' 'empty_89' <Predicate = true> <Delay = 0.00>
ST_354 : Operation 4805 [1/1] (0.00ns)   --->   "%br_ln166 = br i1 %icmp_ln166, void %.split13, void %_Z5denseILt16ELt16ELt4ELt4ELt4EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader" [../src/hls/cnn_unoptimized.cpp:166]   --->   Operation 4805 'br' 'br_ln166' <Predicate = true> <Delay = 0.00>
ST_354 : Operation 4806 [1/1] (0.00ns)   --->   "%trunc_ln169 = trunc i3 %i_13" [../src/hls/cnn_unoptimized.cpp:169]   --->   Operation 4806 'trunc' 'trunc_ln169' <Predicate = (!icmp_ln166)> <Delay = 0.00>
ST_354 : Operation 4807 [1/1] (0.00ns) (grouped into LUT with out node add_ln1192_129)   --->   "%tmp_1 = mux i21 @_ssdm_op_Mux.ap_auto.4i21.i2, i21 2096156, i21 153, i21 2095737, i21 2174, i2 %trunc_ln169" [../src/hls/cnn_unoptimized.cpp:169]   --->   Operation 4807 'mux' 'tmp_1' <Predicate = (!icmp_ln166)> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_354 : Operation 4808 [1/1] (0.60ns)   --->   "%tmp_2 = mux i21 @_ssdm_op_Mux.ap_auto.4i21.i2, i21 2065395, i21 4613, i21 32419, i21 28879, i2 %trunc_ln169"   --->   Operation 4808 'mux' 'tmp_2' <Predicate = (!icmp_ln166)> <Delay = 0.60> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_354 : Operation 4809 [1/1] (0.00ns)   --->   "%sext_ln1192_2 = sext i21 %tmp_2"   --->   Operation 4809 'sext' 'sext_ln1192_2' <Predicate = (!icmp_ln166)> <Delay = 0.00>
ST_354 : Operation 4810 [1/1] (3.08ns)   --->   "%mul_ln1192_6 = mul i37 %sext_ln1192_2, i37 %zext_ln1192"   --->   Operation 4810 'mul' 'mul_ln1192_6' <Predicate = (!icmp_ln166)> <Delay = 3.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.08> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_354 : Operation 4811 [1/1] (0.00ns) (grouped into LUT with out node add_ln1192_129)   --->   "%shl_ln728_129 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_1, i16 0"   --->   Operation 4811 'bitconcatenate' 'shl_ln728_129' <Predicate = (!icmp_ln166)> <Delay = 0.00>
ST_354 : Operation 4812 [1/1] (1.22ns) (out node of the LUT)   --->   "%add_ln1192_129 = add i37 %shl_ln728_129, i37 %mul_ln1192_6"   --->   Operation 4812 'add' 'add_ln1192_129' <Predicate = (!icmp_ln166)> <Delay = 1.22> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_354 : Operation 4813 [1/1] (0.60ns)   --->   "%tmp_3 = mux i21 @_ssdm_op_Mux.ap_auto.4i21.i2, i21 42235, i21 36131, i21 2084250, i21 2096335, i2 %trunc_ln169"   --->   Operation 4813 'mux' 'tmp_3' <Predicate = (!icmp_ln166)> <Delay = 0.60> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_354 : Operation 4814 [1/1] (0.00ns)   --->   "%sext_ln1192_3 = sext i21 %tmp_3"   --->   Operation 4814 'sext' 'sext_ln1192_3' <Predicate = (!icmp_ln166)> <Delay = 0.00>
ST_354 : Operation 4815 [1/1] (3.08ns)   --->   "%mul_ln1192_7 = mul i37 %sext_ln1192_3, i37 %zext_ln1192_1"   --->   Operation 4815 'mul' 'mul_ln1192_7' <Predicate = (!icmp_ln166)> <Delay = 3.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.08> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_354 : Operation 4816 [1/1] (0.00ns)   --->   "%tmp_137 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_129, i32 16, i32 36"   --->   Operation 4816 'partselect' 'tmp_137' <Predicate = (!icmp_ln166)> <Delay = 0.00>
ST_354 : Operation 4817 [1/1] (0.00ns)   --->   "%shl_ln728_130 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_137, i16 0"   --->   Operation 4817 'bitconcatenate' 'shl_ln728_130' <Predicate = (!icmp_ln166)> <Delay = 0.00>
ST_354 : Operation 4818 [1/1] (1.22ns)   --->   "%add_ln1192_130 = add i37 %shl_ln728_130, i37 %mul_ln1192_7"   --->   Operation 4818 'add' 'add_ln1192_130' <Predicate = (!icmp_ln166)> <Delay = 1.22> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_354 : Operation 4819 [1/1] (0.60ns)   --->   "%tmp_4 = mux i21 @_ssdm_op_Mux.ap_auto.4i21.i2, i21 2070708, i21 2051873, i21 13058, i21 2079652, i2 %trunc_ln169"   --->   Operation 4819 'mux' 'tmp_4' <Predicate = (!icmp_ln166)> <Delay = 0.60> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_354 : Operation 4820 [1/1] (0.00ns)   --->   "%sext_ln1192_4 = sext i21 %tmp_4"   --->   Operation 4820 'sext' 'sext_ln1192_4' <Predicate = (!icmp_ln166)> <Delay = 0.00>
ST_354 : Operation 4821 [1/1] (3.08ns)   --->   "%mul_ln1192_8 = mul i37 %sext_ln1192_4, i37 %zext_ln1192_2"   --->   Operation 4821 'mul' 'mul_ln1192_8' <Predicate = (!icmp_ln166)> <Delay = 3.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.08> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_354 : Operation 4822 [1/1] (0.00ns)   --->   "%tmp_138 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_130, i32 16, i32 36"   --->   Operation 4822 'partselect' 'tmp_138' <Predicate = (!icmp_ln166)> <Delay = 0.00>
ST_354 : Operation 4823 [1/1] (0.60ns)   --->   "%tmp_5 = mux i21 @_ssdm_op_Mux.ap_auto.4i21.i2, i21 18549, i21 12742, i21 2190, i21 30134, i2 %trunc_ln169"   --->   Operation 4823 'mux' 'tmp_5' <Predicate = (!icmp_ln166)> <Delay = 0.60> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_354 : Operation 4824 [1/1] (0.00ns)   --->   "%sext_ln1192_5 = sext i21 %tmp_5"   --->   Operation 4824 'sext' 'sext_ln1192_5' <Predicate = (!icmp_ln166)> <Delay = 0.00>
ST_354 : Operation 4825 [1/1] (3.08ns)   --->   "%mul_ln1192_9 = mul i37 %sext_ln1192_5, i37 %zext_ln1192_3"   --->   Operation 4825 'mul' 'mul_ln1192_9' <Predicate = (!icmp_ln166)> <Delay = 3.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.08> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_354 : Operation 4826 [1/1] (0.60ns)   --->   "%tmp_6 = mux i21 @_ssdm_op_Mux.ap_auto.4i21.i2, i21 2072254, i21 2076528, i21 40298, i21 2082765, i2 %trunc_ln169"   --->   Operation 4826 'mux' 'tmp_6' <Predicate = (!icmp_ln166)> <Delay = 0.60> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_354 : Operation 4827 [1/1] (0.88ns)   --->   "%switch_ln727 = switch i2 %trunc_ln169, void %branch3, i2 0, void %branch0, i2 1, void %branch1, i2 2, void %branch2"   --->   Operation 4827 'switch' 'switch_ln727' <Predicate = (!icmp_ln166)> <Delay = 0.88>
ST_354 : Operation 4828 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_Z10dense_reluILt32ELt32ELt16ELt16ELt16EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit"   --->   Operation 4828 'br' 'br_ln0' <Predicate = (!icmp_ln166)> <Delay = 0.00>

State 355 <SV = 77> <Delay = 6.74>
ST_355 : Operation 4829 [1/1] (0.00ns)   --->   "%shl_ln728_131 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_138, i16 0"   --->   Operation 4829 'bitconcatenate' 'shl_ln728_131' <Predicate = true> <Delay = 0.00>
ST_355 : Operation 4830 [1/1] (1.22ns)   --->   "%add_ln1192_131 = add i37 %shl_ln728_131, i37 %mul_ln1192_8"   --->   Operation 4830 'add' 'add_ln1192_131' <Predicate = true> <Delay = 1.22> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_355 : Operation 4831 [1/1] (0.00ns)   --->   "%tmp_139 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_131, i32 16, i32 36"   --->   Operation 4831 'partselect' 'tmp_139' <Predicate = true> <Delay = 0.00>
ST_355 : Operation 4832 [1/1] (0.00ns)   --->   "%shl_ln728_132 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_139, i16 0"   --->   Operation 4832 'bitconcatenate' 'shl_ln728_132' <Predicate = true> <Delay = 0.00>
ST_355 : Operation 4833 [1/1] (1.22ns)   --->   "%add_ln1192_132 = add i37 %shl_ln728_132, i37 %mul_ln1192_9"   --->   Operation 4833 'add' 'add_ln1192_132' <Predicate = true> <Delay = 1.22> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_355 : Operation 4834 [1/1] (0.00ns)   --->   "%sext_ln1192_6 = sext i21 %tmp_6"   --->   Operation 4834 'sext' 'sext_ln1192_6' <Predicate = true> <Delay = 0.00>
ST_355 : Operation 4835 [1/1] (3.08ns)   --->   "%mul_ln1192_10 = mul i37 %sext_ln1192_6, i37 %zext_ln1192_4"   --->   Operation 4835 'mul' 'mul_ln1192_10' <Predicate = true> <Delay = 3.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.08> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_355 : Operation 4836 [1/1] (0.00ns)   --->   "%tmp_140 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_132, i32 16, i32 36"   --->   Operation 4836 'partselect' 'tmp_140' <Predicate = true> <Delay = 0.00>
ST_355 : Operation 4837 [1/1] (0.00ns)   --->   "%shl_ln728_133 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_140, i16 0"   --->   Operation 4837 'bitconcatenate' 'shl_ln728_133' <Predicate = true> <Delay = 0.00>
ST_355 : Operation 4838 [1/1] (1.22ns)   --->   "%add_ln1192_133 = add i37 %shl_ln728_133, i37 %mul_ln1192_10"   --->   Operation 4838 'add' 'add_ln1192_133' <Predicate = true> <Delay = 1.22> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_355 : Operation 4839 [1/1] (0.60ns)   --->   "%tmp_7 = mux i21 @_ssdm_op_Mux.ap_auto.4i21.i2, i21 2059248, i21 15287, i21 2085421, i21 2086429, i2 %trunc_ln169"   --->   Operation 4839 'mux' 'tmp_7' <Predicate = true> <Delay = 0.60> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_355 : Operation 4840 [1/1] (0.00ns)   --->   "%sext_ln1192_7 = sext i21 %tmp_7"   --->   Operation 4840 'sext' 'sext_ln1192_7' <Predicate = true> <Delay = 0.00>
ST_355 : Operation 4841 [1/1] (3.08ns)   --->   "%mul_ln1192_11 = mul i37 %sext_ln1192_7, i37 %zext_ln1192_5"   --->   Operation 4841 'mul' 'mul_ln1192_11' <Predicate = true> <Delay = 3.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.08> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_355 : Operation 4842 [1/1] (0.00ns)   --->   "%tmp_141 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_133, i32 16, i32 36"   --->   Operation 4842 'partselect' 'tmp_141' <Predicate = true> <Delay = 0.00>
ST_355 : Operation 4843 [1/1] (0.00ns)   --->   "%shl_ln728_134 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_141, i16 0"   --->   Operation 4843 'bitconcatenate' 'shl_ln728_134' <Predicate = true> <Delay = 0.00>
ST_355 : Operation 4844 [1/1] (1.22ns)   --->   "%add_ln1192_134 = add i37 %shl_ln728_134, i37 %mul_ln1192_11"   --->   Operation 4844 'add' 'add_ln1192_134' <Predicate = true> <Delay = 1.22> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_355 : Operation 4845 [1/1] (0.60ns)   --->   "%tmp_8 = mux i21 @_ssdm_op_Mux.ap_auto.4i21.i2, i21 2152, i21 2069228, i21 2070719, i21 36950, i2 %trunc_ln169"   --->   Operation 4845 'mux' 'tmp_8' <Predicate = true> <Delay = 0.60> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_355 : Operation 4846 [1/1] (0.00ns)   --->   "%sext_ln1192_8 = sext i21 %tmp_8"   --->   Operation 4846 'sext' 'sext_ln1192_8' <Predicate = true> <Delay = 0.00>
ST_355 : Operation 4847 [1/1] (3.08ns)   --->   "%mul_ln1192_12 = mul i37 %sext_ln1192_8, i37 %zext_ln1192_6"   --->   Operation 4847 'mul' 'mul_ln1192_12' <Predicate = true> <Delay = 3.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.08> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_355 : Operation 4848 [1/1] (0.00ns)   --->   "%tmp_142 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_134, i32 16, i32 36"   --->   Operation 4848 'partselect' 'tmp_142' <Predicate = true> <Delay = 0.00>
ST_355 : Operation 4849 [1/1] (0.00ns)   --->   "%shl_ln728_135 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_142, i16 0"   --->   Operation 4849 'bitconcatenate' 'shl_ln728_135' <Predicate = true> <Delay = 0.00>
ST_355 : Operation 4850 [1/1] (1.22ns)   --->   "%add_ln1192_135 = add i37 %shl_ln728_135, i37 %mul_ln1192_12"   --->   Operation 4850 'add' 'add_ln1192_135' <Predicate = true> <Delay = 1.22> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_355 : Operation 4851 [1/1] (0.60ns)   --->   "%tmp_9 = mux i21 @_ssdm_op_Mux.ap_auto.4i21.i2, i21 2078438, i21 57533, i21 15714, i21 3317, i2 %trunc_ln169"   --->   Operation 4851 'mux' 'tmp_9' <Predicate = true> <Delay = 0.60> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_355 : Operation 4852 [1/1] (0.00ns)   --->   "%sext_ln1192_9 = sext i21 %tmp_9"   --->   Operation 4852 'sext' 'sext_ln1192_9' <Predicate = true> <Delay = 0.00>
ST_355 : Operation 4853 [1/1] (3.08ns)   --->   "%mul_ln1192_13 = mul i37 %sext_ln1192_9, i37 %zext_ln1192_7"   --->   Operation 4853 'mul' 'mul_ln1192_13' <Predicate = true> <Delay = 3.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.08> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_355 : Operation 4854 [1/1] (0.00ns)   --->   "%tmp_143 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_135, i32 16, i32 36"   --->   Operation 4854 'partselect' 'tmp_143' <Predicate = true> <Delay = 0.00>
ST_355 : Operation 4855 [1/1] (0.60ns)   --->   "%tmp_10 = mux i21 @_ssdm_op_Mux.ap_auto.4i21.i2, i21 2080283, i21 2069071, i21 2094870, i21 2086376, i2 %trunc_ln169"   --->   Operation 4855 'mux' 'tmp_10' <Predicate = true> <Delay = 0.60> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_355 : Operation 4856 [1/1] (0.00ns)   --->   "%sext_ln1192_10 = sext i21 %tmp_10"   --->   Operation 4856 'sext' 'sext_ln1192_10' <Predicate = true> <Delay = 0.00>
ST_355 : Operation 4857 [1/1] (3.08ns)   --->   "%mul_ln1192_14 = mul i37 %sext_ln1192_10, i37 %zext_ln1192_8"   --->   Operation 4857 'mul' 'mul_ln1192_14' <Predicate = true> <Delay = 3.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.08> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_355 : Operation 4858 [1/1] (0.60ns)   --->   "%tmp_11 = mux i21 @_ssdm_op_Mux.ap_auto.4i21.i2, i21 2092910, i21 2080076, i21 2063921, i21 2095274, i2 %trunc_ln169"   --->   Operation 4858 'mux' 'tmp_11' <Predicate = true> <Delay = 0.60> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 356 <SV = 78> <Delay = 6.74>
ST_356 : Operation 4859 [1/1] (0.00ns)   --->   "%shl_ln728_136 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_143, i16 0"   --->   Operation 4859 'bitconcatenate' 'shl_ln728_136' <Predicate = true> <Delay = 0.00>
ST_356 : Operation 4860 [1/1] (1.22ns)   --->   "%add_ln1192_136 = add i37 %shl_ln728_136, i37 %mul_ln1192_13"   --->   Operation 4860 'add' 'add_ln1192_136' <Predicate = true> <Delay = 1.22> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_356 : Operation 4861 [1/1] (0.00ns)   --->   "%tmp_144 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_136, i32 16, i32 36"   --->   Operation 4861 'partselect' 'tmp_144' <Predicate = true> <Delay = 0.00>
ST_356 : Operation 4862 [1/1] (0.00ns)   --->   "%shl_ln728_137 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_144, i16 0"   --->   Operation 4862 'bitconcatenate' 'shl_ln728_137' <Predicate = true> <Delay = 0.00>
ST_356 : Operation 4863 [1/1] (1.22ns)   --->   "%add_ln1192_137 = add i37 %shl_ln728_137, i37 %mul_ln1192_14"   --->   Operation 4863 'add' 'add_ln1192_137' <Predicate = true> <Delay = 1.22> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_356 : Operation 4864 [1/1] (0.00ns)   --->   "%sext_ln1192_11 = sext i21 %tmp_11"   --->   Operation 4864 'sext' 'sext_ln1192_11' <Predicate = true> <Delay = 0.00>
ST_356 : Operation 4865 [1/1] (3.08ns)   --->   "%mul_ln1192_15 = mul i37 %sext_ln1192_11, i37 %zext_ln1192_9"   --->   Operation 4865 'mul' 'mul_ln1192_15' <Predicate = true> <Delay = 3.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.08> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_356 : Operation 4866 [1/1] (0.00ns)   --->   "%tmp_145 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_137, i32 16, i32 36"   --->   Operation 4866 'partselect' 'tmp_145' <Predicate = true> <Delay = 0.00>
ST_356 : Operation 4867 [1/1] (0.00ns)   --->   "%shl_ln728_138 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_145, i16 0"   --->   Operation 4867 'bitconcatenate' 'shl_ln728_138' <Predicate = true> <Delay = 0.00>
ST_356 : Operation 4868 [1/1] (1.22ns)   --->   "%add_ln1192_138 = add i37 %shl_ln728_138, i37 %mul_ln1192_15"   --->   Operation 4868 'add' 'add_ln1192_138' <Predicate = true> <Delay = 1.22> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_356 : Operation 4869 [1/1] (0.60ns)   --->   "%tmp_12 = mux i21 @_ssdm_op_Mux.ap_auto.4i21.i2, i21 17991, i21 19137, i21 2059607, i21 2065247, i2 %trunc_ln169"   --->   Operation 4869 'mux' 'tmp_12' <Predicate = true> <Delay = 0.60> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_356 : Operation 4870 [1/1] (0.00ns)   --->   "%sext_ln1192_12 = sext i21 %tmp_12"   --->   Operation 4870 'sext' 'sext_ln1192_12' <Predicate = true> <Delay = 0.00>
ST_356 : Operation 4871 [1/1] (3.08ns)   --->   "%mul_ln1192_16 = mul i37 %sext_ln1192_12, i37 %zext_ln1192_10"   --->   Operation 4871 'mul' 'mul_ln1192_16' <Predicate = true> <Delay = 3.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.08> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_356 : Operation 4872 [1/1] (0.00ns)   --->   "%tmp_146 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_138, i32 16, i32 36"   --->   Operation 4872 'partselect' 'tmp_146' <Predicate = true> <Delay = 0.00>
ST_356 : Operation 4873 [1/1] (0.00ns)   --->   "%shl_ln728_139 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_146, i16 0"   --->   Operation 4873 'bitconcatenate' 'shl_ln728_139' <Predicate = true> <Delay = 0.00>
ST_356 : Operation 4874 [1/1] (1.22ns)   --->   "%add_ln1192_139 = add i37 %shl_ln728_139, i37 %mul_ln1192_16"   --->   Operation 4874 'add' 'add_ln1192_139' <Predicate = true> <Delay = 1.22> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_356 : Operation 4875 [1/1] (0.60ns)   --->   "%tmp_13 = mux i21 @_ssdm_op_Mux.ap_auto.4i21.i2, i21 12586, i21 12808, i21 2061326, i21 2078866, i2 %trunc_ln169"   --->   Operation 4875 'mux' 'tmp_13' <Predicate = true> <Delay = 0.60> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_356 : Operation 4876 [1/1] (0.00ns)   --->   "%sext_ln1192_13 = sext i21 %tmp_13"   --->   Operation 4876 'sext' 'sext_ln1192_13' <Predicate = true> <Delay = 0.00>
ST_356 : Operation 4877 [1/1] (3.08ns)   --->   "%mul_ln1192_17 = mul i37 %sext_ln1192_13, i37 %zext_ln1192_11"   --->   Operation 4877 'mul' 'mul_ln1192_17' <Predicate = true> <Delay = 3.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.08> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_356 : Operation 4878 [1/1] (0.00ns)   --->   "%tmp_147 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_139, i32 16, i32 36"   --->   Operation 4878 'partselect' 'tmp_147' <Predicate = true> <Delay = 0.00>
ST_356 : Operation 4879 [1/1] (0.00ns)   --->   "%shl_ln728_140 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_147, i16 0"   --->   Operation 4879 'bitconcatenate' 'shl_ln728_140' <Predicate = true> <Delay = 0.00>
ST_356 : Operation 4880 [1/1] (1.22ns)   --->   "%add_ln1192_140 = add i37 %shl_ln728_140, i37 %mul_ln1192_17"   --->   Operation 4880 'add' 'add_ln1192_140' <Predicate = true> <Delay = 1.22> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_356 : Operation 4881 [1/1] (0.60ns)   --->   "%tmp_14 = mux i21 @_ssdm_op_Mux.ap_auto.4i21.i2, i21 2044028, i21 2095690, i21 31236, i21 2075050, i2 %trunc_ln169"   --->   Operation 4881 'mux' 'tmp_14' <Predicate = true> <Delay = 0.60> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_356 : Operation 4882 [1/1] (0.00ns)   --->   "%sext_ln1192_14 = sext i21 %tmp_14"   --->   Operation 4882 'sext' 'sext_ln1192_14' <Predicate = true> <Delay = 0.00>
ST_356 : Operation 4883 [1/1] (3.08ns)   --->   "%mul_ln1192_18 = mul i37 %sext_ln1192_14, i37 %zext_ln1192_12"   --->   Operation 4883 'mul' 'mul_ln1192_18' <Predicate = true> <Delay = 3.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.08> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_356 : Operation 4884 [1/1] (0.00ns)   --->   "%tmp_148 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_140, i32 16, i32 36"   --->   Operation 4884 'partselect' 'tmp_148' <Predicate = true> <Delay = 0.00>
ST_356 : Operation 4885 [1/1] (0.60ns)   --->   "%tmp_15 = mux i21 @_ssdm_op_Mux.ap_auto.4i21.i2, i21 2096688, i21 22787, i21 2087166, i21 2086605, i2 %trunc_ln169"   --->   Operation 4885 'mux' 'tmp_15' <Predicate = true> <Delay = 0.60> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 357 <SV = 79> <Delay = 7.23>
ST_357 : Operation 4886 [1/1] (0.00ns)   --->   "%specloopname_ln166 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18" [../src/hls/cnn_unoptimized.cpp:166]   --->   Operation 4886 'specloopname' 'specloopname_ln166' <Predicate = true> <Delay = 0.00>
ST_357 : Operation 4887 [1/1] (0.00ns)   --->   "%shl_ln728_141 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_148, i16 0"   --->   Operation 4887 'bitconcatenate' 'shl_ln728_141' <Predicate = true> <Delay = 0.00>
ST_357 : Operation 4888 [1/1] (1.22ns)   --->   "%add_ln1192_141 = add i37 %shl_ln728_141, i37 %mul_ln1192_18"   --->   Operation 4888 'add' 'add_ln1192_141' <Predicate = true> <Delay = 1.22> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_357 : Operation 4889 [1/1] (0.00ns)   --->   "%sext_ln1192_15 = sext i21 %tmp_15"   --->   Operation 4889 'sext' 'sext_ln1192_15' <Predicate = true> <Delay = 0.00>
ST_357 : Operation 4890 [1/1] (3.08ns)   --->   "%mul_ln1192_19 = mul i37 %sext_ln1192_15, i37 %zext_ln1192_13"   --->   Operation 4890 'mul' 'mul_ln1192_19' <Predicate = true> <Delay = 3.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.08> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_357 : Operation 4891 [1/1] (0.00ns)   --->   "%tmp_149 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_141, i32 16, i32 36"   --->   Operation 4891 'partselect' 'tmp_149' <Predicate = true> <Delay = 0.00>
ST_357 : Operation 4892 [1/1] (0.00ns)   --->   "%shl_ln728_142 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_149, i16 0"   --->   Operation 4892 'bitconcatenate' 'shl_ln728_142' <Predicate = true> <Delay = 0.00>
ST_357 : Operation 4893 [1/1] (1.22ns)   --->   "%add_ln1192_142 = add i37 %shl_ln728_142, i37 %mul_ln1192_19"   --->   Operation 4893 'add' 'add_ln1192_142' <Predicate = true> <Delay = 1.22> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_357 : Operation 4894 [1/1] (0.60ns)   --->   "%tmp_16 = mux i21 @_ssdm_op_Mux.ap_auto.4i21.i2, i21 2785, i21 39471, i21 9222, i21 2042197, i2 %trunc_ln169"   --->   Operation 4894 'mux' 'tmp_16' <Predicate = true> <Delay = 0.60> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_357 : Operation 4895 [1/1] (0.00ns)   --->   "%sext_ln1192_16 = sext i21 %tmp_16"   --->   Operation 4895 'sext' 'sext_ln1192_16' <Predicate = true> <Delay = 0.00>
ST_357 : Operation 4896 [1/1] (3.08ns)   --->   "%mul_ln1192_20 = mul i37 %sext_ln1192_16, i37 %zext_ln1192_14"   --->   Operation 4896 'mul' 'mul_ln1192_20' <Predicate = true> <Delay = 3.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.08> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_357 : Operation 4897 [1/1] (0.00ns)   --->   "%tmp_150 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_142, i32 16, i32 36"   --->   Operation 4897 'partselect' 'tmp_150' <Predicate = true> <Delay = 0.00>
ST_357 : Operation 4898 [1/1] (0.00ns)   --->   "%shl_ln728_143 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_150, i16 0"   --->   Operation 4898 'bitconcatenate' 'shl_ln728_143' <Predicate = true> <Delay = 0.00>
ST_357 : Operation 4899 [1/1] (1.22ns)   --->   "%add_ln1192_143 = add i37 %shl_ln728_143, i37 %mul_ln1192_20"   --->   Operation 4899 'add' 'add_ln1192_143' <Predicate = true> <Delay = 1.22> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_357 : Operation 4900 [1/1] (0.60ns)   --->   "%tmp_17 = mux i21 @_ssdm_op_Mux.ap_auto.4i21.i2, i21 2072309, i21 2094294, i21 2071709, i21 2096661, i2 %trunc_ln169"   --->   Operation 4900 'mux' 'tmp_17' <Predicate = true> <Delay = 0.60> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_357 : Operation 4901 [1/1] (0.00ns)   --->   "%sext_ln1192_17 = sext i21 %tmp_17"   --->   Operation 4901 'sext' 'sext_ln1192_17' <Predicate = true> <Delay = 0.00>
ST_357 : Operation 4902 [1/1] (3.08ns)   --->   "%mul_ln1192_21 = mul i37 %sext_ln1192_17, i37 %zext_ln1192_15"   --->   Operation 4902 'mul' 'mul_ln1192_21' <Predicate = true> <Delay = 3.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.08> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_357 : Operation 4903 [1/1] (0.00ns)   --->   "%tmp_151 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_143, i32 16, i32 36"   --->   Operation 4903 'partselect' 'tmp_151' <Predicate = true> <Delay = 0.00>
ST_357 : Operation 4904 [1/1] (0.00ns)   --->   "%shl_ln728_144 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_151, i16 0"   --->   Operation 4904 'bitconcatenate' 'shl_ln728_144' <Predicate = true> <Delay = 0.00>
ST_357 : Operation 4905 [1/1] (1.22ns)   --->   "%add_ln1192_144 = add i37 %shl_ln728_144, i37 %mul_ln1192_21"   --->   Operation 4905 'add' 'add_ln1192_144' <Predicate = true> <Delay = 1.22> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_357 : Operation 4906 [1/1] (0.00ns)   --->   "%trunc_ln708_98 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_144, i32 16, i32 36"   --->   Operation 4906 'partselect' 'trunc_ln708_98' <Predicate = true> <Delay = 0.00>
ST_357 : Operation 4907 [1/1] (0.48ns)   --->   "%store_ln727 = store i21 %trunc_ln708_98, i21 %cnn_output_V_2"   --->   Operation 4907 'store' 'store_ln727' <Predicate = (trunc_ln169 == 2)> <Delay = 0.48>
ST_357 : Operation 4908 [1/1] (0.00ns)   --->   "%br_ln727 = br void %.split13385"   --->   Operation 4908 'br' 'br_ln727' <Predicate = (trunc_ln169 == 2)> <Delay = 0.00>
ST_357 : Operation 4909 [1/1] (0.48ns)   --->   "%store_ln727 = store i21 %trunc_ln708_98, i21 %cnn_output_V_1"   --->   Operation 4909 'store' 'store_ln727' <Predicate = (trunc_ln169 == 1)> <Delay = 0.48>
ST_357 : Operation 4910 [1/1] (0.00ns)   --->   "%br_ln727 = br void %.split13385"   --->   Operation 4910 'br' 'br_ln727' <Predicate = (trunc_ln169 == 1)> <Delay = 0.00>
ST_357 : Operation 4911 [1/1] (0.48ns)   --->   "%store_ln727 = store i21 %trunc_ln708_98, i21 %cnn_output_V_0"   --->   Operation 4911 'store' 'store_ln727' <Predicate = (trunc_ln169 == 0)> <Delay = 0.48>
ST_357 : Operation 4912 [1/1] (0.00ns)   --->   "%br_ln727 = br void %.split13385"   --->   Operation 4912 'br' 'br_ln727' <Predicate = (trunc_ln169 == 0)> <Delay = 0.00>
ST_357 : Operation 4913 [1/1] (0.48ns)   --->   "%store_ln727 = store i21 %trunc_ln708_98, i21 %cnn_output_V_3"   --->   Operation 4913 'store' 'store_ln727' <Predicate = (trunc_ln169 == 3)> <Delay = 0.48>
ST_357 : Operation 4914 [1/1] (0.00ns)   --->   "%br_ln727 = br void %.split13385"   --->   Operation 4914 'br' 'br_ln727' <Predicate = (trunc_ln169 == 3)> <Delay = 0.00>

State 358 <SV = 77> <Delay = 0.48>
ST_358 : Operation 4915 [1/1] (0.00ns)   --->   "%temp_array_V_0_01 = alloca i32 1"   --->   Operation 4915 'alloca' 'temp_array_V_0_01' <Predicate = true> <Delay = 0.00>
ST_358 : Operation 4916 [1/1] (0.00ns)   --->   "%temp_array_V_1_02 = alloca i32 1"   --->   Operation 4916 'alloca' 'temp_array_V_1_02' <Predicate = true> <Delay = 0.00>
ST_358 : Operation 4917 [1/1] (0.00ns)   --->   "%temp_array_V_2_03 = alloca i32 1"   --->   Operation 4917 'alloca' 'temp_array_V_2_03' <Predicate = true> <Delay = 0.00>
ST_358 : Operation 4918 [1/1] (0.00ns)   --->   "%temp_array_V_3_04 = alloca i32 1"   --->   Operation 4918 'alloca' 'temp_array_V_3_04' <Predicate = true> <Delay = 0.00>
ST_358 : Operation 4919 [1/1] (0.00ns)   --->   "%cnn_output_V_0_load = load i21 %cnn_output_V_0"   --->   Operation 4919 'load' 'cnn_output_V_0_load' <Predicate = true> <Delay = 0.00>
ST_358 : Operation 4920 [1/1] (0.00ns)   --->   "%cnn_output_V_1_load = load i21 %cnn_output_V_1"   --->   Operation 4920 'load' 'cnn_output_V_1_load' <Predicate = true> <Delay = 0.00>
ST_358 : Operation 4921 [1/1] (0.00ns)   --->   "%cnn_output_V_2_load = load i21 %cnn_output_V_2"   --->   Operation 4921 'load' 'cnn_output_V_2_load' <Predicate = true> <Delay = 0.00>
ST_358 : Operation 4922 [1/1] (0.00ns)   --->   "%cnn_output_V_3_load = load i21 %cnn_output_V_3"   --->   Operation 4922 'load' 'cnn_output_V_3_load' <Predicate = true> <Delay = 0.00>
ST_358 : Operation 4923 [1/1] (0.48ns)   --->   "%br_ln0 = br void %_Z5denseILt16ELt16ELt4ELt4ELt4EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit"   --->   Operation 4923 'br' 'br_ln0' <Predicate = true> <Delay = 0.48>

State 359 <SV = 78> <Delay = 0.88>
ST_359 : Operation 4924 [1/1] (0.00ns)   --->   "%i_14 = phi i3 %add_ln185, void %.split10409, i3 0, void %_Z5denseILt16ELt16ELt4ELt4ELt4EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader" [../src/hls/cnn_unoptimized.cpp:185]   --->   Operation 4924 'phi' 'i_14' <Predicate = true> <Delay = 0.00>
ST_359 : Operation 4925 [1/1] (0.00ns)   --->   "%sum_V = phi i40 %sum_V_1, void %.split10409, i40 0, void %_Z5denseILt16ELt16ELt4ELt4ELt4EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader"   --->   Operation 4925 'phi' 'sum_V' <Predicate = true> <Delay = 0.00>
ST_359 : Operation 4926 [1/1] (0.74ns)   --->   "%add_ln185 = add i3 %i_14, i3 1" [../src/hls/cnn_unoptimized.cpp:185]   --->   Operation 4926 'add' 'add_ln185' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_359 : Operation 4927 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 4927 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_359 : Operation 4928 [1/1] (0.69ns)   --->   "%icmp_ln185 = icmp_eq  i3 %i_14, i3 4" [../src/hls/cnn_unoptimized.cpp:185]   --->   Operation 4928 'icmp' 'icmp_ln185' <Predicate = true> <Delay = 0.69> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_359 : Operation 4929 [1/1] (0.00ns)   --->   "%empty_90 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 4929 'speclooptripcount' 'empty_90' <Predicate = true> <Delay = 0.00>
ST_359 : Operation 4930 [1/1] (0.00ns)   --->   "%br_ln185 = br i1 %icmp_ln185, void %.split10, void" [../src/hls/cnn_unoptimized.cpp:185]   --->   Operation 4930 'br' 'br_ln185' <Predicate = true> <Delay = 0.00>
ST_359 : Operation 4931 [1/1] (0.00ns)   --->   "%trunc_ln1265 = trunc i3 %i_14"   --->   Operation 4931 'trunc' 'trunc_ln1265' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_359 : Operation 4932 [1/1] (0.88ns)   --->   "%switch_ln187 = switch i2 %trunc_ln1265, void %branch11, i2 0, void %.split10..split10409_crit_edge, i2 1, void %branch9, i2 2, void %branch10" [../src/hls/cnn_unoptimized.cpp:187]   --->   Operation 4932 'switch' 'switch_ln187' <Predicate = (!icmp_ln185)> <Delay = 0.88>

State 360 <SV = 79> <Delay = 1.95>
ST_360 : Operation 4933 [1/1] (0.60ns)   --->   "%tmp_18 = mux i21 @_ssdm_op_Mux.ap_auto.4i21.i2, i21 %cnn_output_V_0_load, i21 %cnn_output_V_1_load, i21 %cnn_output_V_2_load, i21 %cnn_output_V_3_load, i2 %trunc_ln1265"   --->   Operation 4933 'mux' 'tmp_18' <Predicate = (!icmp_ln185)> <Delay = 0.60> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_360 : Operation 4934 [1/1] (0.00ns)   --->   "%trunc_ln708_99 = partselect i13 @_ssdm_op_PartSelect.i13.i21.i32.i32, i21 %tmp_18, i32 8, i32 20"   --->   Operation 4934 'partselect' 'trunc_ln708_99' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_360 : Operation 4935 [4/4] (1.35ns)   --->   "%temp_array_V_0 = call i39 @exp<40, 32>, i13 %trunc_ln708_99, i64 %f_x_msb_2_table_V, i68 %exp_x_msb_1_table_V" [../src/hls/cnn_unoptimized.cpp:187]   --->   Operation 4935 'call' 'temp_array_V_0' <Predicate = (!icmp_ln185)> <Delay = 1.35> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 361 <SV = 80> <Delay = 5.98>
ST_361 : Operation 4936 [3/4] (5.98ns)   --->   "%temp_array_V_0 = call i39 @exp<40, 32>, i13 %trunc_ln708_99, i64 %f_x_msb_2_table_V, i68 %exp_x_msb_1_table_V" [../src/hls/cnn_unoptimized.cpp:187]   --->   Operation 4936 'call' 'temp_array_V_0' <Predicate = (!icmp_ln185)> <Delay = 5.98> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 362 <SV = 81> <Delay = 5.98>
ST_362 : Operation 4937 [2/4] (5.98ns)   --->   "%temp_array_V_0 = call i39 @exp<40, 32>, i13 %trunc_ln708_99, i64 %f_x_msb_2_table_V, i68 %exp_x_msb_1_table_V" [../src/hls/cnn_unoptimized.cpp:187]   --->   Operation 4937 'call' 'temp_array_V_0' <Predicate = (!icmp_ln185)> <Delay = 5.98> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 363 <SV = 82> <Delay = 3.60>
ST_363 : Operation 4938 [1/1] (0.00ns)   --->   "%specloopname_ln184 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [../src/hls/cnn_unoptimized.cpp:184]   --->   Operation 4938 'specloopname' 'specloopname_ln184' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_363 : Operation 4939 [1/4] (2.36ns)   --->   "%temp_array_V_0 = call i39 @exp<40, 32>, i13 %trunc_ln708_99, i64 %f_x_msb_2_table_V, i68 %exp_x_msb_1_table_V" [../src/hls/cnn_unoptimized.cpp:187]   --->   Operation 4939 'call' 'temp_array_V_0' <Predicate = (!icmp_ln185)> <Delay = 2.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_363 : Operation 4940 [1/1] (0.00ns)   --->   "%zext_ln187 = zext i39 %temp_array_V_0" [../src/hls/cnn_unoptimized.cpp:187]   --->   Operation 4940 'zext' 'zext_ln187' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_363 : Operation 4941 [1/1] (0.00ns)   --->   "%store_ln187 = store i40 %zext_ln187, i40 %temp_array_V_2_03" [../src/hls/cnn_unoptimized.cpp:187]   --->   Operation 4941 'store' 'store_ln187' <Predicate = (trunc_ln1265 == 2)> <Delay = 0.00>
ST_363 : Operation 4942 [1/1] (0.00ns)   --->   "%br_ln187 = br void %.split10409" [../src/hls/cnn_unoptimized.cpp:187]   --->   Operation 4942 'br' 'br_ln187' <Predicate = (trunc_ln1265 == 2)> <Delay = 0.00>
ST_363 : Operation 4943 [1/1] (0.00ns)   --->   "%store_ln187 = store i40 %zext_ln187, i40 %temp_array_V_1_02" [../src/hls/cnn_unoptimized.cpp:187]   --->   Operation 4943 'store' 'store_ln187' <Predicate = (trunc_ln1265 == 1)> <Delay = 0.00>
ST_363 : Operation 4944 [1/1] (0.00ns)   --->   "%br_ln187 = br void %.split10409" [../src/hls/cnn_unoptimized.cpp:187]   --->   Operation 4944 'br' 'br_ln187' <Predicate = (trunc_ln1265 == 1)> <Delay = 0.00>
ST_363 : Operation 4945 [1/1] (0.00ns)   --->   "%store_ln187 = store i40 %zext_ln187, i40 %temp_array_V_0_01" [../src/hls/cnn_unoptimized.cpp:187]   --->   Operation 4945 'store' 'store_ln187' <Predicate = (trunc_ln1265 == 0)> <Delay = 0.00>
ST_363 : Operation 4946 [1/1] (0.00ns)   --->   "%br_ln187 = br void %.split10409" [../src/hls/cnn_unoptimized.cpp:187]   --->   Operation 4946 'br' 'br_ln187' <Predicate = (trunc_ln1265 == 0)> <Delay = 0.00>
ST_363 : Operation 4947 [1/1] (0.00ns)   --->   "%store_ln187 = store i40 %zext_ln187, i40 %temp_array_V_3_04" [../src/hls/cnn_unoptimized.cpp:187]   --->   Operation 4947 'store' 'store_ln187' <Predicate = (trunc_ln1265 == 3)> <Delay = 0.00>
ST_363 : Operation 4948 [1/1] (0.00ns)   --->   "%br_ln187 = br void %.split10409" [../src/hls/cnn_unoptimized.cpp:187]   --->   Operation 4948 'br' 'br_ln187' <Predicate = (trunc_ln1265 == 3)> <Delay = 0.00>
ST_363 : Operation 4949 [1/1] (1.23ns)   --->   "%sum_V_1 = add i40 %zext_ln187, i40 %sum_V"   --->   Operation 4949 'add' 'sum_V_1' <Predicate = (!icmp_ln185)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_363 : Operation 4950 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_Z5denseILt16ELt16ELt4ELt4ELt4EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit"   --->   Operation 4950 'br' 'br_ln0' <Predicate = (!icmp_ln185)> <Delay = 0.00>

State 364 <SV = 79> <Delay = 0.48>
ST_364 : Operation 4951 [1/1] (0.00ns)   --->   "%conv_i_i569 = sext i40 %sum_V"   --->   Operation 4951 'sext' 'conv_i_i569' <Predicate = true> <Delay = 0.00>
ST_364 : Operation 4952 [1/1] (0.48ns)   --->   "%br_ln190 = br void %_ZNK13ap_fixed_baseILi40ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi40ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i" [../src/hls/cnn_unoptimized.cpp:190]   --->   Operation 4952 'br' 'br_ln190' <Predicate = true> <Delay = 0.48>

State 365 <SV = 80> <Delay = 2.35>
ST_365 : Operation 4953 [1/1] (0.00ns)   --->   "%i_15 = phi i3 %add_ln190, void %_ZNK13ap_fixed_baseILi40ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi40ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split394, i3 0, void" [../src/hls/cnn_unoptimized.cpp:190]   --->   Operation 4953 'phi' 'i_15' <Predicate = true> <Delay = 0.00>
ST_365 : Operation 4954 [1/1] (0.74ns)   --->   "%add_ln190 = add i3 %i_15, i3 1" [../src/hls/cnn_unoptimized.cpp:190]   --->   Operation 4954 'add' 'add_ln190' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_365 : Operation 4955 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 4955 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_365 : Operation 4956 [1/1] (0.69ns)   --->   "%icmp_ln190 = icmp_eq  i3 %i_15, i3 4" [../src/hls/cnn_unoptimized.cpp:190]   --->   Operation 4956 'icmp' 'icmp_ln190' <Predicate = true> <Delay = 0.69> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_365 : Operation 4957 [1/1] (0.00ns)   --->   "%empty_91 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 4957 'speclooptripcount' 'empty_91' <Predicate = true> <Delay = 0.00>
ST_365 : Operation 4958 [1/1] (0.00ns)   --->   "%br_ln190 = br i1 %icmp_ln190, void %_ZNK13ap_fixed_baseILi40ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi40ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split, void %_Z7softmaxILt4EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit.preheader" [../src/hls/cnn_unoptimized.cpp:190]   --->   Operation 4958 'br' 'br_ln190' <Predicate = true> <Delay = 0.00>
ST_365 : Operation 4959 [1/1] (0.00ns)   --->   "%temp_array_V_0_01_load = load i40 %temp_array_V_0_01"   --->   Operation 4959 'load' 'temp_array_V_0_01_load' <Predicate = (!icmp_ln190)> <Delay = 0.00>
ST_365 : Operation 4960 [1/1] (0.00ns)   --->   "%temp_array_V_1_02_load = load i40 %temp_array_V_1_02"   --->   Operation 4960 'load' 'temp_array_V_1_02_load' <Predicate = (!icmp_ln190)> <Delay = 0.00>
ST_365 : Operation 4961 [1/1] (0.00ns)   --->   "%temp_array_V_2_03_load = load i40 %temp_array_V_2_03"   --->   Operation 4961 'load' 'temp_array_V_2_03_load' <Predicate = (!icmp_ln190)> <Delay = 0.00>
ST_365 : Operation 4962 [1/1] (0.00ns)   --->   "%temp_array_V_3_04_load = load i40 %temp_array_V_3_04"   --->   Operation 4962 'load' 'temp_array_V_3_04_load' <Predicate = (!icmp_ln190)> <Delay = 0.00>
ST_365 : Operation 4963 [1/1] (0.00ns)   --->   "%trunc_ln727_1 = trunc i3 %i_15"   --->   Operation 4963 'trunc' 'trunc_ln727_1' <Predicate = (!icmp_ln190)> <Delay = 0.00>
ST_365 : Operation 4964 [1/1] (0.60ns)   --->   "%tmp_19 = mux i40 @_ssdm_op_Mux.ap_auto.4i40.i2, i40 %temp_array_V_0_01_load, i40 %temp_array_V_1_02_load, i40 %temp_array_V_2_03_load, i40 %temp_array_V_3_04_load, i2 %trunc_ln727_1"   --->   Operation 4964 'mux' 'tmp_19' <Predicate = (!icmp_ln190)> <Delay = 0.60> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_365 : Operation 4965 [1/1] (0.00ns)   --->   "%t = bitconcatenate i48 @_ssdm_op_BitConcatenate.i48.i40.i8, i40 %tmp_19, i8 0"   --->   Operation 4965 'bitconcatenate' 't' <Predicate = (!icmp_ln190)> <Delay = 0.00>
ST_365 : Operation 4966 [52/52] (1.74ns)   --->   "%sdiv_ln1148 = sdiv i48 %t, i48 %conv_i_i569"   --->   Operation 4966 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln190)> <Delay = 1.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 51> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_365 : Operation 4967 [1/1] (0.88ns)   --->   "%switch_ln192 = switch i2 %trunc_ln727_1, void %branch7, i2 0, void %branch4, i2 1, void %branch5, i2 2, void %branch6" [../src/hls/cnn_unoptimized.cpp:192]   --->   Operation 4967 'switch' 'switch_ln192' <Predicate = (!icmp_ln190)> <Delay = 0.88>
ST_365 : Operation 4968 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZNK13ap_fixed_baseILi40ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi40ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i"   --->   Operation 4968 'br' 'br_ln0' <Predicate = (!icmp_ln190)> <Delay = 0.00>

State 366 <SV = 81> <Delay = 1.74>
ST_366 : Operation 4969 [51/52] (1.74ns)   --->   "%sdiv_ln1148 = sdiv i48 %t, i48 %conv_i_i569"   --->   Operation 4969 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 1.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 51> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 367 <SV = 82> <Delay = 1.74>
ST_367 : Operation 4970 [50/52] (1.74ns)   --->   "%sdiv_ln1148 = sdiv i48 %t, i48 %conv_i_i569"   --->   Operation 4970 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 1.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 51> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 368 <SV = 83> <Delay = 1.74>
ST_368 : Operation 4971 [49/52] (1.74ns)   --->   "%sdiv_ln1148 = sdiv i48 %t, i48 %conv_i_i569"   --->   Operation 4971 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 1.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 51> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 369 <SV = 84> <Delay = 1.74>
ST_369 : Operation 4972 [48/52] (1.74ns)   --->   "%sdiv_ln1148 = sdiv i48 %t, i48 %conv_i_i569"   --->   Operation 4972 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 1.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 51> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 370 <SV = 85> <Delay = 1.74>
ST_370 : Operation 4973 [47/52] (1.74ns)   --->   "%sdiv_ln1148 = sdiv i48 %t, i48 %conv_i_i569"   --->   Operation 4973 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 1.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 51> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 371 <SV = 86> <Delay = 1.74>
ST_371 : Operation 4974 [46/52] (1.74ns)   --->   "%sdiv_ln1148 = sdiv i48 %t, i48 %conv_i_i569"   --->   Operation 4974 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 1.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 51> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 372 <SV = 87> <Delay = 1.74>
ST_372 : Operation 4975 [45/52] (1.74ns)   --->   "%sdiv_ln1148 = sdiv i48 %t, i48 %conv_i_i569"   --->   Operation 4975 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 1.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 51> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 373 <SV = 88> <Delay = 1.74>
ST_373 : Operation 4976 [44/52] (1.74ns)   --->   "%sdiv_ln1148 = sdiv i48 %t, i48 %conv_i_i569"   --->   Operation 4976 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 1.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 51> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 374 <SV = 89> <Delay = 1.74>
ST_374 : Operation 4977 [43/52] (1.74ns)   --->   "%sdiv_ln1148 = sdiv i48 %t, i48 %conv_i_i569"   --->   Operation 4977 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 1.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 51> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 375 <SV = 90> <Delay = 1.74>
ST_375 : Operation 4978 [42/52] (1.74ns)   --->   "%sdiv_ln1148 = sdiv i48 %t, i48 %conv_i_i569"   --->   Operation 4978 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 1.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 51> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 376 <SV = 91> <Delay = 1.74>
ST_376 : Operation 4979 [41/52] (1.74ns)   --->   "%sdiv_ln1148 = sdiv i48 %t, i48 %conv_i_i569"   --->   Operation 4979 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 1.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 51> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 377 <SV = 92> <Delay = 1.74>
ST_377 : Operation 4980 [40/52] (1.74ns)   --->   "%sdiv_ln1148 = sdiv i48 %t, i48 %conv_i_i569"   --->   Operation 4980 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 1.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 51> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 378 <SV = 93> <Delay = 1.74>
ST_378 : Operation 4981 [39/52] (1.74ns)   --->   "%sdiv_ln1148 = sdiv i48 %t, i48 %conv_i_i569"   --->   Operation 4981 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 1.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 51> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 379 <SV = 94> <Delay = 1.74>
ST_379 : Operation 4982 [38/52] (1.74ns)   --->   "%sdiv_ln1148 = sdiv i48 %t, i48 %conv_i_i569"   --->   Operation 4982 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 1.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 51> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 380 <SV = 95> <Delay = 1.74>
ST_380 : Operation 4983 [37/52] (1.74ns)   --->   "%sdiv_ln1148 = sdiv i48 %t, i48 %conv_i_i569"   --->   Operation 4983 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 1.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 51> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 381 <SV = 96> <Delay = 1.74>
ST_381 : Operation 4984 [36/52] (1.74ns)   --->   "%sdiv_ln1148 = sdiv i48 %t, i48 %conv_i_i569"   --->   Operation 4984 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 1.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 51> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 382 <SV = 97> <Delay = 1.74>
ST_382 : Operation 4985 [35/52] (1.74ns)   --->   "%sdiv_ln1148 = sdiv i48 %t, i48 %conv_i_i569"   --->   Operation 4985 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 1.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 51> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 383 <SV = 98> <Delay = 1.74>
ST_383 : Operation 4986 [34/52] (1.74ns)   --->   "%sdiv_ln1148 = sdiv i48 %t, i48 %conv_i_i569"   --->   Operation 4986 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 1.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 51> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 384 <SV = 99> <Delay = 1.74>
ST_384 : Operation 4987 [33/52] (1.74ns)   --->   "%sdiv_ln1148 = sdiv i48 %t, i48 %conv_i_i569"   --->   Operation 4987 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 1.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 51> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 385 <SV = 100> <Delay = 1.74>
ST_385 : Operation 4988 [32/52] (1.74ns)   --->   "%sdiv_ln1148 = sdiv i48 %t, i48 %conv_i_i569"   --->   Operation 4988 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 1.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 51> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 386 <SV = 101> <Delay = 1.74>
ST_386 : Operation 4989 [31/52] (1.74ns)   --->   "%sdiv_ln1148 = sdiv i48 %t, i48 %conv_i_i569"   --->   Operation 4989 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 1.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 51> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 387 <SV = 102> <Delay = 1.74>
ST_387 : Operation 4990 [30/52] (1.74ns)   --->   "%sdiv_ln1148 = sdiv i48 %t, i48 %conv_i_i569"   --->   Operation 4990 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 1.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 51> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 388 <SV = 103> <Delay = 1.74>
ST_388 : Operation 4991 [29/52] (1.74ns)   --->   "%sdiv_ln1148 = sdiv i48 %t, i48 %conv_i_i569"   --->   Operation 4991 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 1.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 51> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 389 <SV = 104> <Delay = 1.74>
ST_389 : Operation 4992 [28/52] (1.74ns)   --->   "%sdiv_ln1148 = sdiv i48 %t, i48 %conv_i_i569"   --->   Operation 4992 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 1.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 51> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 390 <SV = 105> <Delay = 1.74>
ST_390 : Operation 4993 [27/52] (1.74ns)   --->   "%sdiv_ln1148 = sdiv i48 %t, i48 %conv_i_i569"   --->   Operation 4993 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 1.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 51> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 391 <SV = 106> <Delay = 1.74>
ST_391 : Operation 4994 [26/52] (1.74ns)   --->   "%sdiv_ln1148 = sdiv i48 %t, i48 %conv_i_i569"   --->   Operation 4994 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 1.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 51> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 392 <SV = 107> <Delay = 1.74>
ST_392 : Operation 4995 [25/52] (1.74ns)   --->   "%sdiv_ln1148 = sdiv i48 %t, i48 %conv_i_i569"   --->   Operation 4995 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 1.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 51> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 393 <SV = 108> <Delay = 1.74>
ST_393 : Operation 4996 [24/52] (1.74ns)   --->   "%sdiv_ln1148 = sdiv i48 %t, i48 %conv_i_i569"   --->   Operation 4996 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 1.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 51> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 394 <SV = 109> <Delay = 1.74>
ST_394 : Operation 4997 [23/52] (1.74ns)   --->   "%sdiv_ln1148 = sdiv i48 %t, i48 %conv_i_i569"   --->   Operation 4997 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 1.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 51> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 395 <SV = 110> <Delay = 1.74>
ST_395 : Operation 4998 [22/52] (1.74ns)   --->   "%sdiv_ln1148 = sdiv i48 %t, i48 %conv_i_i569"   --->   Operation 4998 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 1.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 51> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 396 <SV = 111> <Delay = 1.74>
ST_396 : Operation 4999 [21/52] (1.74ns)   --->   "%sdiv_ln1148 = sdiv i48 %t, i48 %conv_i_i569"   --->   Operation 4999 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 1.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 51> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 397 <SV = 112> <Delay = 1.74>
ST_397 : Operation 5000 [20/52] (1.74ns)   --->   "%sdiv_ln1148 = sdiv i48 %t, i48 %conv_i_i569"   --->   Operation 5000 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 1.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 51> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 398 <SV = 113> <Delay = 1.74>
ST_398 : Operation 5001 [19/52] (1.74ns)   --->   "%sdiv_ln1148 = sdiv i48 %t, i48 %conv_i_i569"   --->   Operation 5001 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 1.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 51> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 399 <SV = 114> <Delay = 1.74>
ST_399 : Operation 5002 [18/52] (1.74ns)   --->   "%sdiv_ln1148 = sdiv i48 %t, i48 %conv_i_i569"   --->   Operation 5002 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 1.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 51> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 400 <SV = 115> <Delay = 1.74>
ST_400 : Operation 5003 [17/52] (1.74ns)   --->   "%sdiv_ln1148 = sdiv i48 %t, i48 %conv_i_i569"   --->   Operation 5003 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 1.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 51> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 401 <SV = 116> <Delay = 1.74>
ST_401 : Operation 5004 [16/52] (1.74ns)   --->   "%sdiv_ln1148 = sdiv i48 %t, i48 %conv_i_i569"   --->   Operation 5004 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 1.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 51> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 402 <SV = 117> <Delay = 1.74>
ST_402 : Operation 5005 [15/52] (1.74ns)   --->   "%sdiv_ln1148 = sdiv i48 %t, i48 %conv_i_i569"   --->   Operation 5005 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 1.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 51> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 403 <SV = 118> <Delay = 1.74>
ST_403 : Operation 5006 [14/52] (1.74ns)   --->   "%sdiv_ln1148 = sdiv i48 %t, i48 %conv_i_i569"   --->   Operation 5006 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 1.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 51> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 404 <SV = 119> <Delay = 1.74>
ST_404 : Operation 5007 [13/52] (1.74ns)   --->   "%sdiv_ln1148 = sdiv i48 %t, i48 %conv_i_i569"   --->   Operation 5007 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 1.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 51> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 405 <SV = 120> <Delay = 1.74>
ST_405 : Operation 5008 [12/52] (1.74ns)   --->   "%sdiv_ln1148 = sdiv i48 %t, i48 %conv_i_i569"   --->   Operation 5008 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 1.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 51> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 406 <SV = 121> <Delay = 1.74>
ST_406 : Operation 5009 [11/52] (1.74ns)   --->   "%sdiv_ln1148 = sdiv i48 %t, i48 %conv_i_i569"   --->   Operation 5009 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 1.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 51> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 407 <SV = 122> <Delay = 1.74>
ST_407 : Operation 5010 [10/52] (1.74ns)   --->   "%sdiv_ln1148 = sdiv i48 %t, i48 %conv_i_i569"   --->   Operation 5010 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 1.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 51> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 408 <SV = 123> <Delay = 1.74>
ST_408 : Operation 5011 [9/52] (1.74ns)   --->   "%sdiv_ln1148 = sdiv i48 %t, i48 %conv_i_i569"   --->   Operation 5011 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 1.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 51> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 409 <SV = 124> <Delay = 1.74>
ST_409 : Operation 5012 [8/52] (1.74ns)   --->   "%sdiv_ln1148 = sdiv i48 %t, i48 %conv_i_i569"   --->   Operation 5012 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 1.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 51> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 410 <SV = 125> <Delay = 1.74>
ST_410 : Operation 5013 [7/52] (1.74ns)   --->   "%sdiv_ln1148 = sdiv i48 %t, i48 %conv_i_i569"   --->   Operation 5013 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 1.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 51> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 411 <SV = 126> <Delay = 1.74>
ST_411 : Operation 5014 [6/52] (1.74ns)   --->   "%sdiv_ln1148 = sdiv i48 %t, i48 %conv_i_i569"   --->   Operation 5014 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 1.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 51> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 412 <SV = 127> <Delay = 1.74>
ST_412 : Operation 5015 [5/52] (1.74ns)   --->   "%sdiv_ln1148 = sdiv i48 %t, i48 %conv_i_i569"   --->   Operation 5015 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 1.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 51> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 413 <SV = 128> <Delay = 1.74>
ST_413 : Operation 5016 [4/52] (1.74ns)   --->   "%sdiv_ln1148 = sdiv i48 %t, i48 %conv_i_i569"   --->   Operation 5016 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 1.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 51> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 414 <SV = 129> <Delay = 1.74>
ST_414 : Operation 5017 [3/52] (1.74ns)   --->   "%sdiv_ln1148 = sdiv i48 %t, i48 %conv_i_i569"   --->   Operation 5017 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 1.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 51> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 415 <SV = 130> <Delay = 1.74>
ST_415 : Operation 5018 [2/52] (1.74ns)   --->   "%sdiv_ln1148 = sdiv i48 %t, i48 %conv_i_i569"   --->   Operation 5018 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 1.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 51> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 416 <SV = 131> <Delay = 2.23>
ST_416 : Operation 5019 [1/1] (0.00ns)   --->   "%specloopname_ln190 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [../src/hls/cnn_unoptimized.cpp:190]   --->   Operation 5019 'specloopname' 'specloopname_ln190' <Predicate = true> <Delay = 0.00>
ST_416 : Operation 5020 [1/52] (1.74ns)   --->   "%sdiv_ln1148 = sdiv i48 %t, i48 %conv_i_i569"   --->   Operation 5020 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 1.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 51> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_416 : Operation 5021 [1/1] (0.00ns)   --->   "%trunc_ln731 = trunc i13 %sdiv_ln1148"   --->   Operation 5021 'trunc' 'trunc_ln731' <Predicate = true> <Delay = 0.00>
ST_416 : Operation 5022 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i13.i8, i13 %trunc_ln731, i8 0"   --->   Operation 5022 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_416 : Operation 5023 [1/1] (0.48ns)   --->   "%store_ln192 = store i21 %shl_ln1, i21 %cnn_output_V_2" [../src/hls/cnn_unoptimized.cpp:192]   --->   Operation 5023 'store' 'store_ln192' <Predicate = (trunc_ln727_1 == 2)> <Delay = 0.48>
ST_416 : Operation 5024 [1/1] (0.00ns)   --->   "%br_ln192 = br void %_ZNK13ap_fixed_baseILi40ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi40ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split394" [../src/hls/cnn_unoptimized.cpp:192]   --->   Operation 5024 'br' 'br_ln192' <Predicate = (trunc_ln727_1 == 2)> <Delay = 0.00>
ST_416 : Operation 5025 [1/1] (0.48ns)   --->   "%store_ln192 = store i21 %shl_ln1, i21 %cnn_output_V_1" [../src/hls/cnn_unoptimized.cpp:192]   --->   Operation 5025 'store' 'store_ln192' <Predicate = (trunc_ln727_1 == 1)> <Delay = 0.48>
ST_416 : Operation 5026 [1/1] (0.00ns)   --->   "%br_ln192 = br void %_ZNK13ap_fixed_baseILi40ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi40ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split394" [../src/hls/cnn_unoptimized.cpp:192]   --->   Operation 5026 'br' 'br_ln192' <Predicate = (trunc_ln727_1 == 1)> <Delay = 0.00>
ST_416 : Operation 5027 [1/1] (0.48ns)   --->   "%store_ln192 = store i21 %shl_ln1, i21 %cnn_output_V_0" [../src/hls/cnn_unoptimized.cpp:192]   --->   Operation 5027 'store' 'store_ln192' <Predicate = (trunc_ln727_1 == 0)> <Delay = 0.48>
ST_416 : Operation 5028 [1/1] (0.00ns)   --->   "%br_ln192 = br void %_ZNK13ap_fixed_baseILi40ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi40ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split394" [../src/hls/cnn_unoptimized.cpp:192]   --->   Operation 5028 'br' 'br_ln192' <Predicate = (trunc_ln727_1 == 0)> <Delay = 0.00>
ST_416 : Operation 5029 [1/1] (0.48ns)   --->   "%store_ln192 = store i21 %shl_ln1, i21 %cnn_output_V_3" [../src/hls/cnn_unoptimized.cpp:192]   --->   Operation 5029 'store' 'store_ln192' <Predicate = (trunc_ln727_1 == 3)> <Delay = 0.48>
ST_416 : Operation 5030 [1/1] (0.00ns)   --->   "%br_ln192 = br void %_ZNK13ap_fixed_baseILi40ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi40ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split394" [../src/hls/cnn_unoptimized.cpp:192]   --->   Operation 5030 'br' 'br_ln192' <Predicate = (trunc_ln727_1 == 3)> <Delay = 0.00>

State 417 <SV = 81> <Delay = 0.48>
ST_417 : Operation 5031 [1/1] (0.48ns)   --->   "%br_ln0 = br void %_Z7softmaxILt4EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit"   --->   Operation 5031 'br' 'br_ln0' <Predicate = true> <Delay = 0.48>

State 418 <SV = 82> <Delay = 5.95>
ST_418 : Operation 5032 [1/1] (0.00ns)   --->   "%i_16 = phi i3 %add_ln317, void %.split_ifconv, i3 0, void %_Z7softmaxILt4EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit.preheader" [../src/hls/cnn_unoptimized.cpp:317]   --->   Operation 5032 'phi' 'i_16' <Predicate = true> <Delay = 0.00>
ST_418 : Operation 5033 [1/1] (0.74ns)   --->   "%add_ln317 = add i3 %i_16, i3 1" [../src/hls/cnn_unoptimized.cpp:317]   --->   Operation 5033 'add' 'add_ln317' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_418 : Operation 5034 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 5034 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_418 : Operation 5035 [1/1] (0.69ns)   --->   "%icmp_ln317 = icmp_eq  i3 %i_16, i3 4" [../src/hls/cnn_unoptimized.cpp:317]   --->   Operation 5035 'icmp' 'icmp_ln317' <Predicate = true> <Delay = 0.69> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_418 : Operation 5036 [1/1] (0.00ns)   --->   "%empty_92 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 5036 'speclooptripcount' 'empty_92' <Predicate = true> <Delay = 0.00>
ST_418 : Operation 5037 [1/1] (0.00ns)   --->   "%br_ln317 = br i1 %icmp_ln317, void %.split_ifconv, void" [../src/hls/cnn_unoptimized.cpp:317]   --->   Operation 5037 'br' 'br_ln317' <Predicate = true> <Delay = 0.00>
ST_418 : Operation 5038 [1/1] (0.00ns)   --->   "%trunc_ln935 = trunc i3 %i_16"   --->   Operation 5038 'trunc' 'trunc_ln935' <Predicate = (!icmp_ln317)> <Delay = 0.00>
ST_418 : Operation 5039 [1/1] (0.00ns)   --->   "%cnn_output_V_0_load_1 = load i21 %cnn_output_V_0"   --->   Operation 5039 'load' 'cnn_output_V_0_load_1' <Predicate = (!icmp_ln317)> <Delay = 0.00>
ST_418 : Operation 5040 [1/1] (0.00ns)   --->   "%cnn_output_V_1_load_1 = load i21 %cnn_output_V_1"   --->   Operation 5040 'load' 'cnn_output_V_1_load_1' <Predicate = (!icmp_ln317)> <Delay = 0.00>
ST_418 : Operation 5041 [1/1] (0.00ns)   --->   "%cnn_output_V_2_load_1 = load i21 %cnn_output_V_2"   --->   Operation 5041 'load' 'cnn_output_V_2_load_1' <Predicate = (!icmp_ln317)> <Delay = 0.00>
ST_418 : Operation 5042 [1/1] (0.00ns)   --->   "%cnn_output_V_3_load_1 = load i21 %cnn_output_V_3"   --->   Operation 5042 'load' 'cnn_output_V_3_load_1' <Predicate = (!icmp_ln317)> <Delay = 0.00>
ST_418 : Operation 5043 [1/1] (0.60ns)   --->   "%p_Val2_4 = mux i21 @_ssdm_op_Mux.ap_auto.4i21.i2, i21 %cnn_output_V_0_load_1, i21 %cnn_output_V_1_load_1, i21 %cnn_output_V_2_load_1, i21 %cnn_output_V_3_load_1, i2 %trunc_ln935"   --->   Operation 5043 'mux' 'p_Val2_4' <Predicate = (!icmp_ln317)> <Delay = 0.60> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_418 : Operation 5044 [1/1] (0.94ns)   --->   "%icmp_ln935 = icmp_eq  i21 %p_Val2_4, i21 0"   --->   Operation 5044 'icmp' 'icmp_ln935' <Predicate = (!icmp_ln317)> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_418 : Operation 5045 [1/1] (0.00ns)   --->   "%p_Result_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i21.i32, i21 %p_Val2_4, i32 20"   --->   Operation 5045 'bitselect' 'p_Result_14' <Predicate = (!icmp_ln317)> <Delay = 0.00>
ST_418 : Operation 5046 [1/1] (1.07ns)   --->   "%tmp_V = sub i21 0, i21 %p_Val2_4"   --->   Operation 5046 'sub' 'tmp_V' <Predicate = (!icmp_ln317)> <Delay = 1.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_418 : Operation 5047 [1/1] (0.43ns)   --->   "%tmp_V_2 = select i1 %p_Result_14, i21 %tmp_V, i21 %p_Val2_4"   --->   Operation 5047 'select' 'tmp_V_2' <Predicate = (!icmp_ln317)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_418 : Operation 5048 [1/1] (0.00ns)   --->   "%p_Result_s = partselect i21 @llvm.part.select.i21, i21 %tmp_V_2, i32 20, i32 0"   --->   Operation 5048 'partselect' 'p_Result_s' <Predicate = (!icmp_ln317)> <Delay = 0.00>
ST_418 : Operation 5049 [1/1] (0.00ns)   --->   "%p_Result_15 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 2047, i21 %p_Result_s"   --->   Operation 5049 'bitconcatenate' 'p_Result_15' <Predicate = (!icmp_ln317)> <Delay = 0.00>
ST_418 : Operation 5050 [1/1] (0.00ns)   --->   "%l = cttz i32 @llvm.cttz.i32, i32 %p_Result_15, i1 1"   --->   Operation 5050 'cttz' 'l' <Predicate = (!icmp_ln317)> <Delay = 0.00>
ST_418 : Operation 5051 [1/1] (1.20ns)   --->   "%sub_ln944 = sub i32 21, i32 %l"   --->   Operation 5051 'sub' 'sub_ln944' <Predicate = (!icmp_ln317)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_418 : Operation 5052 [1/1] (0.00ns)   --->   "%trunc_ln944 = trunc i32 %sub_ln944"   --->   Operation 5052 'trunc' 'trunc_ln944' <Predicate = (!icmp_ln317)> <Delay = 0.00>
ST_418 : Operation 5053 [1/1] (1.20ns)   --->   "%lsb_index = add i32 %sub_ln944, i32 4294967272"   --->   Operation 5053 'add' 'lsb_index' <Predicate = (!icmp_ln317)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_418 : Operation 5054 [1/1] (0.00ns)   --->   "%tmp_153 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %lsb_index, i32 1, i32 31"   --->   Operation 5054 'partselect' 'tmp_153' <Predicate = (!icmp_ln317)> <Delay = 0.00>
ST_418 : Operation 5055 [1/1] (1.09ns)   --->   "%icmp_ln946 = icmp_sgt  i31 %tmp_153, i31 0"   --->   Operation 5055 'icmp' 'icmp_ln946' <Predicate = (!icmp_ln317)> <Delay = 1.09> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_418 : Operation 5056 [1/1] (0.00ns)   --->   "%trunc_ln947 = trunc i32 %sub_ln944"   --->   Operation 5056 'trunc' 'trunc_ln947' <Predicate = (!icmp_ln317)> <Delay = 0.00>
ST_418 : Operation 5057 [1/1] (0.87ns)   --->   "%sub_ln947 = sub i5 14, i5 %trunc_ln947"   --->   Operation 5057 'sub' 'sub_ln947' <Predicate = (!icmp_ln317)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_418 : Operation 5058 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947)   --->   "%zext_ln947 = zext i5 %sub_ln947"   --->   Operation 5058 'zext' 'zext_ln947' <Predicate = (!icmp_ln317)> <Delay = 0.00>
ST_418 : Operation 5059 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947)   --->   "%lshr_ln947 = lshr i21 2097151, i21 %zext_ln947"   --->   Operation 5059 'lshr' 'lshr_ln947' <Predicate = (!icmp_ln317)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_418 : Operation 5060 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947)   --->   "%p_Result_2 = and i21 %tmp_V_2, i21 %lshr_ln947"   --->   Operation 5060 'and' 'p_Result_2' <Predicate = (!icmp_ln317)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_418 : Operation 5061 [1/1] (0.94ns) (out node of the LUT)   --->   "%icmp_ln947 = icmp_ne  i21 %p_Result_2, i21 0"   --->   Operation 5061 'icmp' 'icmp_ln947' <Predicate = (!icmp_ln317)> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_418 : Operation 5062 [1/1] (0.00ns) (grouped into LUT with out node tobool34_i_i785)   --->   "%tmp_154 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %lsb_index, i32 31"   --->   Operation 5062 'bitselect' 'tmp_154' <Predicate = (!icmp_ln317)> <Delay = 0.00>
ST_418 : Operation 5063 [1/1] (0.00ns) (grouped into LUT with out node tobool34_i_i785)   --->   "%xor_ln949 = xor i1 %tmp_154, i1 1"   --->   Operation 5063 'xor' 'xor_ln949' <Predicate = (!icmp_ln317)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_418 : Operation 5064 [1/1] (0.00ns) (grouped into LUT with out node tobool34_i_i785)   --->   "%and_ln946 = and i1 %icmp_ln946, i1 %icmp_ln947"   --->   Operation 5064 'and' 'and_ln946' <Predicate = (!icmp_ln317)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_418 : Operation 5065 [1/1] (1.07ns)   --->   "%add_ln949 = add i21 %trunc_ln944, i21 2097128"   --->   Operation 5065 'add' 'add_ln949' <Predicate = (!icmp_ln317)> <Delay = 1.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_418 : Operation 5066 [1/1] (0.00ns) (grouped into LUT with out node tobool34_i_i785)   --->   "%p_Result_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i21.i21, i21 %tmp_V_2, i21 %add_ln949"   --->   Operation 5066 'bitselect' 'p_Result_3' <Predicate = (!icmp_ln317)> <Delay = 0.00>
ST_418 : Operation 5067 [1/1] (0.00ns) (grouped into LUT with out node tobool34_i_i785)   --->   "%a = or i1 %p_Result_3, i1 %and_ln946"   --->   Operation 5067 'or' 'a' <Predicate = (!icmp_ln317)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_418 : Operation 5068 [1/1] (1.11ns)   --->   "%icmp_ln958 = icmp_sgt  i32 %lsb_index, i32 0"   --->   Operation 5068 'icmp' 'icmp_ln958' <Predicate = (!icmp_ln317)> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_418 : Operation 5069 [1/1] (0.33ns) (out node of the LUT)   --->   "%tobool34_i_i785 = and i1 %a, i1 %xor_ln949"   --->   Operation 5069 'and' 'tobool34_i_i785' <Predicate = (!icmp_ln317)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_418 : Operation 5070 [1/1] (0.00ns)   --->   "%trunc_ln943 = trunc i32 %l"   --->   Operation 5070 'trunc' 'trunc_ln943' <Predicate = (!icmp_ln317)> <Delay = 0.00>
ST_418 : Operation 5071 [1/1] (0.69ns)   --->   "%output_package_last_V = icmp_eq  i3 %i_16, i3 3" [../src/hls/cnn_unoptimized.cpp:321]   --->   Operation 5071 'icmp' 'output_package_last_V' <Predicate = (!icmp_ln317)> <Delay = 0.69> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 419 <SV = 83> <Delay = 4.86>
ST_419 : Operation 5072 [1/1] (0.00ns)   --->   "%zext_ln957 = zext i21 %tmp_V_2"   --->   Operation 5072 'zext' 'zext_ln957' <Predicate = (!icmp_ln317 & !icmp_ln935)> <Delay = 0.00>
ST_419 : Operation 5073 [1/1] (1.20ns)   --->   "%add_ln958 = add i32 %sub_ln944, i32 4294967271"   --->   Operation 5073 'add' 'add_ln958' <Predicate = (!icmp_ln317 & icmp_ln958 & !icmp_ln935)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_419 : Operation 5074 [1/1] (0.00ns) (grouped into LUT with out node m_3)   --->   "%zext_ln958 = zext i32 %add_ln958"   --->   Operation 5074 'zext' 'zext_ln958' <Predicate = (!icmp_ln317 & icmp_ln958 & !icmp_ln935)> <Delay = 0.00>
ST_419 : Operation 5075 [1/1] (0.00ns) (grouped into LUT with out node m_3)   --->   "%lshr_ln958 = lshr i64 %zext_ln957, i64 %zext_ln958"   --->   Operation 5075 'lshr' 'lshr_ln958' <Predicate = (!icmp_ln317 & icmp_ln958 & !icmp_ln935)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_419 : Operation 5076 [1/1] (1.20ns)   --->   "%sub_ln959 = sub i32 25, i32 %sub_ln944"   --->   Operation 5076 'sub' 'sub_ln959' <Predicate = (!icmp_ln317 & !icmp_ln958 & !icmp_ln935)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_419 : Operation 5077 [1/1] (0.00ns) (grouped into LUT with out node m_3)   --->   "%zext_ln959 = zext i32 %sub_ln959"   --->   Operation 5077 'zext' 'zext_ln959' <Predicate = (!icmp_ln317 & !icmp_ln958 & !icmp_ln935)> <Delay = 0.00>
ST_419 : Operation 5078 [1/1] (0.00ns) (grouped into LUT with out node m_3)   --->   "%shl_ln959 = shl i64 %zext_ln957, i64 %zext_ln959"   --->   Operation 5078 'shl' 'shl_ln959' <Predicate = (!icmp_ln317 & !icmp_ln958 & !icmp_ln935)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_419 : Operation 5079 [1/1] (0.00ns) (grouped into LUT with out node m_3)   --->   "%m_1 = select i1 %icmp_ln958, i64 %lshr_ln958, i64 %shl_ln959"   --->   Operation 5079 'select' 'm_1' <Predicate = (!icmp_ln317 & !icmp_ln935)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_419 : Operation 5080 [1/1] (0.00ns) (grouped into LUT with out node m_3)   --->   "%zext_ln961 = zext i1 %tobool34_i_i785"   --->   Operation 5080 'zext' 'zext_ln961' <Predicate = (!icmp_ln317 & !icmp_ln935)> <Delay = 0.00>
ST_419 : Operation 5081 [1/1] (1.47ns) (out node of the LUT)   --->   "%m_3 = add i64 %m_1, i64 %zext_ln961"   --->   Operation 5081 'add' 'm_3' <Predicate = (!icmp_ln317 & !icmp_ln935)> <Delay = 1.47> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_419 : Operation 5082 [1/1] (0.00ns)   --->   "%m_4 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %m_3, i32 1, i32 63"   --->   Operation 5082 'partselect' 'm_4' <Predicate = (!icmp_ln317 & !icmp_ln935)> <Delay = 0.00>
ST_419 : Operation 5083 [1/1] (0.00ns)   --->   "%zext_ln962 = zext i63 %m_4"   --->   Operation 5083 'zext' 'zext_ln962' <Predicate = (!icmp_ln317 & !icmp_ln935)> <Delay = 0.00>
ST_419 : Operation 5084 [1/1] (0.00ns)   --->   "%p_Result_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %m_3, i32 25"   --->   Operation 5084 'bitselect' 'p_Result_4' <Predicate = (!icmp_ln317 & !icmp_ln935)> <Delay = 0.00>
ST_419 : Operation 5085 [1/1] (0.44ns)   --->   "%select_ln943 = select i1 %p_Result_4, i8 127, i8 126"   --->   Operation 5085 'select' 'select_ln943' <Predicate = (!icmp_ln317 & !icmp_ln935)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_419 : Operation 5086 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln964 = sub i8 5, i8 %trunc_ln943"   --->   Operation 5086 'sub' 'sub_ln964' <Predicate = (!icmp_ln317 & !icmp_ln935)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.61> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_419 : Operation 5087 [1/1] (1.22ns) (root node of TernaryAdder)   --->   "%add_ln964 = add i8 %sub_ln964, i8 %select_ln943"   --->   Operation 5087 'add' 'add_ln964' <Predicate = (!icmp_ln317 & !icmp_ln935)> <Delay = 1.22> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.61> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_419 : Operation 5088 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %p_Result_14, i8 %add_ln964"   --->   Operation 5088 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln317 & !icmp_ln935)> <Delay = 0.00>
ST_419 : Operation 5089 [1/1] (0.00ns)   --->   "%p_Result_16 = partset i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32, i64 %zext_ln962, i9 %tmp_s, i32 23, i32 31"   --->   Operation 5089 'partset' 'p_Result_16' <Predicate = (!icmp_ln317 & !icmp_ln935)> <Delay = 0.00>
ST_419 : Operation 5090 [1/1] (0.00ns)   --->   "%LD_4 = trunc i64 %p_Result_16"   --->   Operation 5090 'trunc' 'LD_4' <Predicate = (!icmp_ln317 & !icmp_ln935)> <Delay = 0.00>
ST_419 : Operation 5091 [1/1] (0.52ns)   --->   "%output_package_data_V = select i1 %icmp_ln935, i32 0, i32 %LD_4"   --->   Operation 5091 'select' 'output_package_data_V' <Predicate = (!icmp_ln317)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_419 : Operation 5092 [2/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i2P0A.i1P0A.i5P0A.i6P0A, i32 %infer_output_V_data_V, i4 %infer_output_V_keep_V, i4 %infer_output_V_strb_V, i2 %infer_output_V_user_V, i1 %infer_output_V_last_V, i5 %infer_output_V_id_V, i6 %infer_output_V_dest_V, i32 %output_package_data_V, i4 %p_phi, i4 %p_phi115, i2 %p_phi116, i1 %output_package_last_V, i5 %p_phi117, i6 %p_phi118"   --->   Operation 5092 'write' 'write_ln304' <Predicate = (!icmp_ln317)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 420 <SV = 84> <Delay = 0.00>
ST_420 : Operation 5093 [1/1] (0.00ns)   --->   "%specloopname_ln317 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [../src/hls/cnn_unoptimized.cpp:317]   --->   Operation 5093 'specloopname' 'specloopname_ln317' <Predicate = (!icmp_ln317)> <Delay = 0.00>
ST_420 : Operation 5094 [1/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i2P0A.i1P0A.i5P0A.i6P0A, i32 %infer_output_V_data_V, i4 %infer_output_V_keep_V, i4 %infer_output_V_strb_V, i2 %infer_output_V_user_V, i1 %infer_output_V_last_V, i5 %infer_output_V_id_V, i6 %infer_output_V_dest_V, i32 %output_package_data_V, i4 %p_phi, i4 %p_phi115, i2 %p_phi116, i1 %output_package_last_V, i5 %p_phi117, i6 %p_phi118"   --->   Operation 5094 'write' 'write_ln304' <Predicate = (!icmp_ln317)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_420 : Operation 5095 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_Z7softmaxILt4EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit"   --->   Operation 5095 'br' 'br_ln0' <Predicate = (!icmp_ln317)> <Delay = 0.00>

State 421 <SV = 83> <Delay = 0.00>
ST_421 : Operation 5096 [1/1] (0.00ns)   --->   "%ret_ln328 = ret" [../src/hls/cnn_unoptimized.cpp:328]   --->   Operation 5096 'ret' 'ret_ln328' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', ../src/hls/cnn_unoptimized.cpp:222) [464]  (0.489 ns)

 <State 2>: 0.861ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', ../src/hls/cnn_unoptimized.cpp:222) [464]  (0 ns)
	'icmp' operation ('icmp_ln222', ../src/hls/cnn_unoptimized.cpp:222) [471]  (0.861 ns)

 <State 3>: 6.67ns
The critical path consists of the following:
	axis read on port 'infer_input_V_data_V' [477]  (0 ns)
	'uitofp' operation ('conv', ../src/hls/cnn_unoptimized.cpp:230) [489]  (6.67 ns)

 <State 4>: 6.67ns
The critical path consists of the following:
	'uitofp' operation ('conv', ../src/hls/cnn_unoptimized.cpp:230) [489]  (6.67 ns)

 <State 5>: 6.67ns
The critical path consists of the following:
	'uitofp' operation ('conv', ../src/hls/cnn_unoptimized.cpp:230) [489]  (6.67 ns)

 <State 6>: 6.67ns
The critical path consists of the following:
	'uitofp' operation ('conv', ../src/hls/cnn_unoptimized.cpp:230) [489]  (6.67 ns)

 <State 7>: 6.67ns
The critical path consists of the following:
	'uitofp' operation ('conv4', ../src/hls/cnn_unoptimized.cpp:232) [592]  (6.67 ns)

 <State 8>: 2.79ns
The critical path consists of the following:
	'fpext' operation ('conv1', ../src/hls/cnn_unoptimized.cpp:230) [490]  (2.79 ns)

 <State 9>: 7.29ns
The critical path consists of the following:
	'ddiv' operation ('v', ../src/hls/cnn_unoptimized.cpp:230) [491]  (7.29 ns)

 <State 10>: 7.29ns
The critical path consists of the following:
	'ddiv' operation ('v', ../src/hls/cnn_unoptimized.cpp:230) [491]  (7.29 ns)

 <State 11>: 7.29ns
The critical path consists of the following:
	'ddiv' operation ('v', ../src/hls/cnn_unoptimized.cpp:230) [491]  (7.29 ns)

 <State 12>: 7.29ns
The critical path consists of the following:
	'ddiv' operation ('v', ../src/hls/cnn_unoptimized.cpp:230) [491]  (7.29 ns)

 <State 13>: 7.29ns
The critical path consists of the following:
	'ddiv' operation ('v', ../src/hls/cnn_unoptimized.cpp:230) [491]  (7.29 ns)

 <State 14>: 7.29ns
The critical path consists of the following:
	'ddiv' operation ('v', ../src/hls/cnn_unoptimized.cpp:230) [491]  (7.29 ns)

 <State 15>: 7.29ns
The critical path consists of the following:
	'ddiv' operation ('v', ../src/hls/cnn_unoptimized.cpp:230) [491]  (7.29 ns)

 <State 16>: 7.29ns
The critical path consists of the following:
	'ddiv' operation ('v', ../src/hls/cnn_unoptimized.cpp:230) [491]  (7.29 ns)

 <State 17>: 7.29ns
The critical path consists of the following:
	'ddiv' operation ('v', ../src/hls/cnn_unoptimized.cpp:230) [491]  (7.29 ns)

 <State 18>: 7.29ns
The critical path consists of the following:
	'ddiv' operation ('v', ../src/hls/cnn_unoptimized.cpp:230) [491]  (7.29 ns)

 <State 19>: 7.29ns
The critical path consists of the following:
	'ddiv' operation ('v', ../src/hls/cnn_unoptimized.cpp:230) [491]  (7.29 ns)

 <State 20>: 7.29ns
The critical path consists of the following:
	'ddiv' operation ('v', ../src/hls/cnn_unoptimized.cpp:230) [491]  (7.29 ns)

 <State 21>: 7.29ns
The critical path consists of the following:
	'ddiv' operation ('v', ../src/hls/cnn_unoptimized.cpp:230) [491]  (7.29 ns)

 <State 22>: 7.29ns
The critical path consists of the following:
	'ddiv' operation ('v', ../src/hls/cnn_unoptimized.cpp:230) [491]  (7.29 ns)

 <State 23>: 7.29ns
The critical path consists of the following:
	'ddiv' operation ('v', ../src/hls/cnn_unoptimized.cpp:230) [491]  (7.29 ns)

 <State 24>: 7.29ns
The critical path consists of the following:
	'ddiv' operation ('v', ../src/hls/cnn_unoptimized.cpp:230) [491]  (7.29 ns)

 <State 25>: 7.29ns
The critical path consists of the following:
	'ddiv' operation ('v', ../src/hls/cnn_unoptimized.cpp:230) [491]  (7.29 ns)

 <State 26>: 7.29ns
The critical path consists of the following:
	'ddiv' operation ('v', ../src/hls/cnn_unoptimized.cpp:230) [491]  (7.29 ns)

 <State 27>: 7.29ns
The critical path consists of the following:
	'ddiv' operation ('v', ../src/hls/cnn_unoptimized.cpp:230) [491]  (7.29 ns)

 <State 28>: 7.29ns
The critical path consists of the following:
	'ddiv' operation ('v', ../src/hls/cnn_unoptimized.cpp:230) [491]  (7.29 ns)

 <State 29>: 7.29ns
The critical path consists of the following:
	'ddiv' operation ('v', ../src/hls/cnn_unoptimized.cpp:230) [491]  (7.29 ns)

 <State 30>: 7.29ns
The critical path consists of the following:
	'ddiv' operation ('v', ../src/hls/cnn_unoptimized.cpp:230) [491]  (7.29 ns)

 <State 31>: 7.29ns
The critical path consists of the following:
	'ddiv' operation ('v', ../src/hls/cnn_unoptimized.cpp:232) [594]  (7.29 ns)

 <State 32>: 6.51ns
The critical path consists of the following:
	'sub' operation ('F2') [606]  (0.962 ns)
	'add' operation ('add_ln581_2') [608]  (0.962 ns)
	'select' operation ('sh_amt') [610]  (0.431 ns)
	'icmp' operation ('icmp_ln585_2') [627]  (0.861 ns)
	'and' operation ('and_ln585_2') [628]  (0 ns)
	'select' operation ('select_ln571_11') [634]  (1.7 ns)
	'select' operation ('select_ln571_13') [636]  (1.15 ns)
	'select' operation ('select_ln571_14') [638]  (0.438 ns)

 <State 33>: 1.35ns
The critical path consists of the following:
	'getelementptr' operation ('cnn_input_flat_V_addr_3', ../src/hls/cnn_unoptimized.cpp:232) [641]  (0 ns)
	'store' operation ('store_ln232', ../src/hls/cnn_unoptimized.cpp:232) of variable 'select_ln571_14' on array 'cnn_input_flat_V' [642]  (1.35 ns)

 <State 34>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', ../src/hls/cnn_unoptimized.cpp:121) with incoming values : ('add_ln121', ../src/hls/cnn_unoptimized.cpp:121) [699]  (0.489 ns)

 <State 35>: 0.962ns
The critical path consists of the following:
	'phi' operation ('i', ../src/hls/cnn_unoptimized.cpp:121) with incoming values : ('add_ln121', ../src/hls/cnn_unoptimized.cpp:121) [699]  (0 ns)
	'sub' operation ('sub_ln124', ../src/hls/cnn_unoptimized.cpp:124) [704]  (0.962 ns)

 <State 36>: 2.31ns
The critical path consists of the following:
	'phi' operation ('ii', ../src/hls/cnn_unoptimized.cpp:122) with incoming values : ('add_ln122', ../src/hls/cnn_unoptimized.cpp:122) [712]  (0 ns)
	'add' operation ('add_ln124', ../src/hls/cnn_unoptimized.cpp:124) [715]  (0.962 ns)
	'getelementptr' operation ('cnn_input_flat_V_addr_1', ../src/hls/cnn_unoptimized.cpp:124) [723]  (0 ns)
	'load' operation ('cnn_input_flat_V_load', ../src/hls/cnn_unoptimized.cpp:124) on array 'cnn_input_flat_V' [724]  (1.35 ns)

 <State 37>: 2.7ns
The critical path consists of the following:
	'load' operation ('cnn_input_flat_V_load', ../src/hls/cnn_unoptimized.cpp:124) on array 'cnn_input_flat_V' [724]  (1.35 ns)
	'store' operation ('store_ln124', ../src/hls/cnn_unoptimized.cpp:124) of variable 'cnn_input_flat_V_load', ../src/hls/cnn_unoptimized.cpp:124 on array 'cnn_input_V_0' [725]  (1.35 ns)

 <State 38>: 2.42ns
The critical path consists of the following:
	'phi' operation ('i', ../src/hls/cnn_unoptimized.cpp:27) with incoming values : ('select_ln27_2', ../src/hls/cnn_unoptimized.cpp:27) [733]  (0 ns)
	'add' operation ('empty_58', ../src/hls/cnn_unoptimized.cpp:27) [744]  (0.887 ns)
	'select' operation ('select_ln27_1', ../src/hls/cnn_unoptimized.cpp:27) [745]  (0.44 ns)
	'mul' operation of DSP[752] ('mul_ln727') [747]  (1.09 ns)

 <State 39>: 1.09ns
The critical path consists of the following:
	'mul' operation of DSP[752] ('mul_ln727') [747]  (1.09 ns)

 <State 40>: 1.72ns
The critical path consists of the following:
	'add' operation ('empty_59', ../src/hls/cnn_unoptimized.cpp:27) [750]  (0.887 ns)
	'add' operation of DSP[752] ('add_ln727') [752]  (0.831 ns)

 <State 41>: 0.831ns
The critical path consists of the following:
	'add' operation of DSP[752] ('add_ln727') [752]  (0.831 ns)

 <State 42>: 0.887ns
The critical path consists of the following:
	'phi' operation ('iii', ../src/hls/cnn_unoptimized.cpp:33) with incoming values : ('add_ln33', ../src/hls/cnn_unoptimized.cpp:33) [851]  (0 ns)
	'add' operation ('add_ln33', ../src/hls/cnn_unoptimized.cpp:33) [852]  (0.887 ns)

 <State 43>: 2.38ns
The critical path consists of the following:
	'add' operation ('add_ln36', ../src/hls/cnn_unoptimized.cpp:36) [860]  (1.03 ns)
	'getelementptr' operation ('layer_2_out_V_addr', ../src/hls/cnn_unoptimized.cpp:36) [862]  (0 ns)
	'store' operation ('store_ln36', ../src/hls/cnn_unoptimized.cpp:36) of variable 'sext_ln36', ../src/hls/cnn_unoptimized.cpp:36 on array 'layer_2_out_V' [867]  (1.35 ns)

 <State 44>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten', ../src/hls/cnn_unoptimized.cpp:42) with incoming values : ('add_ln42_1', ../src/hls/cnn_unoptimized.cpp:42) [872]  (0.489 ns)

 <State 45>: 4.29ns
The critical path consists of the following:
	'phi' operation ('v_0', ../src/hls/cnn_unoptimized.cpp:42) with incoming values : ('select_ln42_1', ../src/hls/cnn_unoptimized.cpp:42) [873]  (0 ns)
	'add' operation ('indvars_iv_next747_0361', ../src/hls/cnn_unoptimized.cpp:42) [884]  (0.746 ns)
	'select' operation ('select_ln42_1', ../src/hls/cnn_unoptimized.cpp:42) [885]  (0.275 ns)
	'add' operation ('add_ln42', ../src/hls/cnn_unoptimized.cpp:42) [887]  (0.887 ns)
	'sub' operation ('empty_53', ../src/hls/cnn_unoptimized.cpp:42) [891]  (0 ns)
	'add' operation ('empty_55', ../src/hls/cnn_unoptimized.cpp:42) [903]  (1.03 ns)
	'getelementptr' operation ('cnn_input_V_0_addr_1', ../src/hls/cnn_unoptimized.cpp:42) [905]  (0 ns)
	'load' operation ('cnn_input_V_0_load', ../src/hls/cnn_unoptimized.cpp:42) on array 'cnn_input_V_0' [942]  (1.35 ns)

 <State 46>: 2.44ns
The critical path consists of the following:
	'load' operation ('cnn_input_V_0_load', ../src/hls/cnn_unoptimized.cpp:42) on array 'cnn_input_V_0' [942]  (1.35 ns)
	'mul' operation of DSP[952] ('mul_ln1118') [948]  (1.09 ns)

 <State 47>: 1.35ns
The critical path consists of the following:
	'load' operation ('layer_2_out_V_load_7') on array 'layer_2_out_V' [967]  (1.35 ns)

 <State 48>: 1.35ns
The critical path consists of the following:
	'load' operation ('layer_2_out_V_load_9') on array 'layer_2_out_V' [985]  (1.35 ns)

 <State 49>: 1.35ns
The critical path consists of the following:
	'load' operation ('layer_2_out_V_load_11') on array 'layer_2_out_V' [1003]  (1.35 ns)

 <State 50>: 1.35ns
The critical path consists of the following:
	'load' operation ('layer_2_out_V_load_13') on array 'layer_2_out_V' [1021]  (1.35 ns)

 <State 51>: 1.35ns
The critical path consists of the following:
	'load' operation ('layer_2_out_V_load_15') on array 'layer_2_out_V' [1039]  (1.35 ns)

 <State 52>: 1.35ns
The critical path consists of the following:
	'load' operation ('layer_2_out_V_load_17') on array 'layer_2_out_V' [1057]  (1.35 ns)

 <State 53>: 1.35ns
The critical path consists of the following:
	'load' operation ('layer_2_out_V_load_19') on array 'layer_2_out_V' [1075]  (1.35 ns)

 <State 54>: 1.35ns
The critical path consists of the following:
	'load' operation ('layer_2_out_V_load_21') on array 'layer_2_out_V' [1093]  (1.35 ns)

 <State 55>: 1.35ns
The critical path consists of the following:
	'load' operation ('layer_2_out_V_load_23') on array 'layer_2_out_V' [1111]  (1.35 ns)

 <State 56>: 1.35ns
The critical path consists of the following:
	'load' operation ('layer_2_out_V_load_25') on array 'layer_2_out_V' [1128]  (1.35 ns)

 <State 57>: 1.35ns
The critical path consists of the following:
	'load' operation ('layer_2_out_V_load_27') on array 'layer_2_out_V' [1146]  (1.35 ns)

 <State 58>: 1.35ns
The critical path consists of the following:
	'load' operation ('layer_2_out_V_load_29') on array 'layer_2_out_V' [1164]  (1.35 ns)

 <State 59>: 1.35ns
The critical path consists of the following:
	'load' operation ('layer_2_out_V_load_31') on array 'layer_2_out_V' [1181]  (1.35 ns)

 <State 60>: 1.35ns
The critical path consists of the following:
	'load' operation ('layer_2_out_V_load_33') on array 'layer_2_out_V' [1199]  (1.35 ns)

 <State 61>: 1.35ns
The critical path consists of the following:
	'store' operation ('store_ln708') of variable 'trunc_ln6' on array 'layer_2_out_V' [954]  (1.35 ns)

 <State 62>: 1.35ns
The critical path consists of the following:
	'store' operation ('store_ln708') of variable 'trunc_ln708_3' on array 'layer_2_out_V' [972]  (1.35 ns)

 <State 63>: 1.35ns
The critical path consists of the following:
	'store' operation ('store_ln708') of variable 'trunc_ln708_5' on array 'layer_2_out_V' [990]  (1.35 ns)

 <State 64>: 1.35ns
The critical path consists of the following:
	'store' operation ('store_ln708') of variable 'trunc_ln708_7' on array 'layer_2_out_V' [1008]  (1.35 ns)

 <State 65>: 1.35ns
The critical path consists of the following:
	'store' operation ('store_ln708') of variable 'trunc_ln708_9' on array 'layer_2_out_V' [1026]  (1.35 ns)

 <State 66>: 1.35ns
The critical path consists of the following:
	'store' operation ('store_ln708') of variable 'trunc_ln708_10' on array 'layer_2_out_V' [1044]  (1.35 ns)

 <State 67>: 1.35ns
The critical path consists of the following:
	'store' operation ('store_ln708') of variable 'trunc_ln708_12' on array 'layer_2_out_V' [1062]  (1.35 ns)

 <State 68>: 1.35ns
The critical path consists of the following:
	'store' operation ('store_ln708') of variable 'trunc_ln708_14' on array 'layer_2_out_V' [1080]  (1.35 ns)

 <State 69>: 1.35ns
The critical path consists of the following:
	'store' operation ('store_ln708') of variable 'trunc_ln708_16' on array 'layer_2_out_V' [1098]  (1.35 ns)

 <State 70>: 1.35ns
The critical path consists of the following:
	'store' operation ('store_ln708') of variable 'trunc_ln708_18' on array 'layer_2_out_V' [1116]  (1.35 ns)

 <State 71>: 1.35ns
The critical path consists of the following:
	'store' operation ('store_ln708') of variable 'trunc_ln708_20' on array 'layer_2_out_V' [1133]  (1.35 ns)

 <State 72>: 1.35ns
The critical path consists of the following:
	'store' operation ('store_ln708') of variable 'trunc_ln708_22' on array 'layer_2_out_V' [1151]  (1.35 ns)

 <State 73>: 1.35ns
The critical path consists of the following:
	'store' operation ('store_ln708') of variable 'trunc_ln708_24' on array 'layer_2_out_V' [1169]  (1.35 ns)

 <State 74>: 1.35ns
The critical path consists of the following:
	'store' operation ('store_ln708') of variable 'trunc_ln708_26' on array 'layer_2_out_V' [1186]  (1.35 ns)

 <State 75>: 1.35ns
The critical path consists of the following:
	'store' operation ('store_ln708') of variable 'trunc_ln708_28' on array 'layer_2_out_V' [1204]  (1.35 ns)

 <State 76>: 1.35ns
The critical path consists of the following:
	'store' operation ('store_ln708') of variable 'trunc_ln708_30' on array 'layer_2_out_V' [1222]  (1.35 ns)

 <State 77>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('iii', ../src/hls/cnn_unoptimized.cpp:56) with incoming values : ('add_ln56', ../src/hls/cnn_unoptimized.cpp:56) [1236]  (0.489 ns)

 <State 78>: 2.38ns
The critical path consists of the following:
	'phi' operation ('iii', ../src/hls/cnn_unoptimized.cpp:56) with incoming values : ('add_ln56', ../src/hls/cnn_unoptimized.cpp:56) [1236]  (0 ns)
	'add' operation ('add_ln1495') [1244]  (1.03 ns)
	'getelementptr' operation ('layer_2_out_V_addr_1') [1246]  (0 ns)
	'load' operation ('layer_2_out_V_load') on array 'layer_2_out_V' [1248]  (1.35 ns)

 <State 79>: 2.7ns
The critical path consists of the following:
	'store' operation ('store_ln9', ../src/hls/cnn_unoptimized.cpp:9) of constant 0 on array 'layer_2_out_V' [1252]  (1.35 ns)
	blocking operation 1.35 ns on control path)

 <State 80>: 0.887ns
The critical path consists of the following:
	'add' operation ('add_ln30', ../src/hls/cnn_unoptimized.cpp:30) [1257]  (0.887 ns)

 <State 81>: 6.49ns
The critical path consists of the following:
	'phi' operation ('i', ../src/hls/cnn_unoptimized.cpp:74) with incoming values : ('select_ln74_1', ../src/hls/cnn_unoptimized.cpp:74) [1263]  (0 ns)
	'add' operation ('add_ln74', ../src/hls/cnn_unoptimized.cpp:74) [1274]  (0.887 ns)
	'select' operation ('select_ln74_1', ../src/hls/cnn_unoptimized.cpp:74) [1279]  (0.44 ns)
	'mul' operation ('mul_ln89', ../src/hls/cnn_unoptimized.cpp:89) [1281]  (1.82 ns)
	'add' operation ('add_ln89', ../src/hls/cnn_unoptimized.cpp:89) [1300]  (0.962 ns)
	'add' operation ('add_ln89_4', ../src/hls/cnn_unoptimized.cpp:89) [1319]  (1.03 ns)
	'getelementptr' operation ('layer_2_out_V_addr_2', ../src/hls/cnn_unoptimized.cpp:89) [1321]  (0 ns)
	'load' operation ('layer_2_out_V_load_1', ../src/hls/cnn_unoptimized.cpp:89) on array 'layer_2_out_V' [1335]  (1.35 ns)

 <State 82>: 5.16ns
The critical path consists of the following:
	'or' operation ('or_ln74', ../src/hls/cnn_unoptimized.cpp:74) [1285]  (0 ns)
	'mul' operation ('mul_ln89_1', ../src/hls/cnn_unoptimized.cpp:89) [1287]  (1.82 ns)
	'add' operation ('add_ln89_1', ../src/hls/cnn_unoptimized.cpp:89) [1302]  (0.962 ns)
	'add' operation ('add_ln89_6', ../src/hls/cnn_unoptimized.cpp:89) [1325]  (1.03 ns)
	'getelementptr' operation ('layer_2_out_V_addr_4', ../src/hls/cnn_unoptimized.cpp:89) [1327]  (0 ns)
	'load' operation ('layer_2_out_V_load_3', ../src/hls/cnn_unoptimized.cpp:89) on array 'layer_2_out_V' [1343]  (1.35 ns)

 <State 83>: 1.35ns
The critical path consists of the following:
	'getelementptr' operation ('layer_2_out_V_addr_3', ../src/hls/cnn_unoptimized.cpp:89) [1324]  (0 ns)
	'load' operation ('layer_2_out_V_load_2', ../src/hls/cnn_unoptimized.cpp:89) on array 'layer_2_out_V' [1340]  (1.35 ns)

 <State 84>: 6.85ns
The critical path consists of the following:
	'load' operation ('layer_2_out_V_load_2', ../src/hls/cnn_unoptimized.cpp:89) on array 'layer_2_out_V' [1340]  (1.35 ns)
	'icmp' operation ('icmp_ln1494_1') [1341]  (0.943 ns)
	'select' operation ('select_ln90_1', ../src/hls/cnn_unoptimized.cpp:90) [1342]  (0.438 ns)
	'icmp' operation ('icmp_ln1494_2') [1344]  (0.943 ns)
	'select' operation ('select_ln90_2', ../src/hls/cnn_unoptimized.cpp:90) [1345]  (0.438 ns)
	'icmp' operation ('icmp_ln1494_3') [1347]  (0.943 ns)
	'select' operation ('select_ln90_3', ../src/hls/cnn_unoptimized.cpp:90) [1348]  (0.438 ns)
	'store' operation ('store_ln96', ../src/hls/cnn_unoptimized.cpp:96) of variable 'select_ln90_3', ../src/hls/cnn_unoptimized.cpp:90 on array 'layer_3_out_V' [1349]  (1.35 ns)

 <State 85>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten93', ../src/hls/cnn_unoptimized.cpp:27) with incoming values : ('add_ln27_4', ../src/hls/cnn_unoptimized.cpp:27) [1357]  (0.489 ns)

 <State 86>: 2.45ns
The critical path consists of the following:
	'phi' operation ('i', ../src/hls/cnn_unoptimized.cpp:27) with incoming values : ('select_ln27_5', ../src/hls/cnn_unoptimized.cpp:27) [1358]  (0 ns)
	'add' operation ('empty_69', ../src/hls/cnn_unoptimized.cpp:27) [1369]  (0.878 ns)
	'select' operation ('select_ln27_4', ../src/hls/cnn_unoptimized.cpp:27) [1370]  (0.48 ns)
	'mul' operation of DSP[1377] ('mul_ln727_1') [1372]  (1.09 ns)

 <State 87>: 1.09ns
The critical path consists of the following:
	'mul' operation of DSP[1377] ('mul_ln727_1') [1372]  (1.09 ns)

 <State 88>: 1.71ns
The critical path consists of the following:
	'add' operation ('empty_70', ../src/hls/cnn_unoptimized.cpp:27) [1375]  (0.878 ns)
	'add' operation of DSP[1377] ('add_ln727_1') [1377]  (0.831 ns)

 <State 89>: 0.831ns
The critical path consists of the following:
	'add' operation of DSP[1377] ('add_ln727_1') [1377]  (0.831 ns)

 <State 90>: 0.887ns
The critical path consists of the following:
	'phi' operation ('iii', ../src/hls/cnn_unoptimized.cpp:33) with incoming values : ('add_ln33_1', ../src/hls/cnn_unoptimized.cpp:33) [1476]  (0 ns)
	'add' operation ('add_ln33_1', ../src/hls/cnn_unoptimized.cpp:33) [1477]  (0.887 ns)

 <State 91>: 2.35ns
The critical path consists of the following:
	'add' operation ('add_ln36_1', ../src/hls/cnn_unoptimized.cpp:36) [1485]  (1 ns)
	'getelementptr' operation ('layer_4_out_V_addr', ../src/hls/cnn_unoptimized.cpp:36) [1487]  (0 ns)
	'store' operation ('store_ln36', ../src/hls/cnn_unoptimized.cpp:36) of variable 'sext_ln36_1', ../src/hls/cnn_unoptimized.cpp:36 on array 'layer_4_out_V' [1492]  (1.35 ns)

 <State 92>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten82', ../src/hls/cnn_unoptimized.cpp:39) with incoming values : ('add_ln39_2', ../src/hls/cnn_unoptimized.cpp:39) [1497]  (0.489 ns)

 <State 93>: 5.11ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten60', ../src/hls/cnn_unoptimized.cpp:42) with incoming values : ('select_ln42_6', ../src/hls/cnn_unoptimized.cpp:42) [1499]  (0 ns)
	'icmp' operation ('icmp_ln42_1', ../src/hls/cnn_unoptimized.cpp:42) [1511]  (0.884 ns)
	'xor' operation ('xor_ln39', ../src/hls/cnn_unoptimized.cpp:39) [1518]  (0 ns)
	'and' operation ('and_ln39', ../src/hls/cnn_unoptimized.cpp:39) [1520]  (0.331 ns)
	'or' operation ('or_ln42', ../src/hls/cnn_unoptimized.cpp:42) [1523]  (0 ns)
	'select' operation ('select_ln42_3', ../src/hls/cnn_unoptimized.cpp:42) [1524]  (0.331 ns)
	'add' operation ('indvars_iv_next692', ../src/hls/cnn_unoptimized.cpp:42) [1546]  (0.746 ns)
	'add' operation ('add_ln1118_1') [1548]  (0.547 ns)
	'add' operation ('add_ln1118_2') [1550]  (0.921 ns)
	'getelementptr' operation ('layer_4_weights_V_0_addr') [1552]  (0 ns)
	'load' operation ('layer_4_weights_V_0_load') on array 'layer_4_weights_V_0' [1588]  (1.35 ns)

 <State 94>: 1.35ns
The critical path consists of the following:
	'load' operation ('layer_4_weights_V_0_load') on array 'layer_4_weights_V_0' [1588]  (1.35 ns)

 <State 95>: 1.71ns
The critical path consists of the following:
	'add' operation ('empty_64', ../src/hls/cnn_unoptimized.cpp:42) [1539]  (0.878 ns)
	'add' operation of DSP[1541] ('empty_65', ../src/hls/cnn_unoptimized.cpp:42) [1541]  (0.831 ns)

 <State 96>: 3.19ns
The critical path consists of the following:
	'add' operation of DSP[1541] ('empty_65', ../src/hls/cnn_unoptimized.cpp:42) [1541]  (0.831 ns)
	'add' operation ('empty_66', ../src/hls/cnn_unoptimized.cpp:42) [1543]  (1 ns)
	'getelementptr' operation ('layer_3_out_V_addr_1', ../src/hls/cnn_unoptimized.cpp:42) [1545]  (0 ns)
	'load' operation ('r.V', ../src/hls/cnn_unoptimized.cpp:42) on array 'layer_3_out_V' [1584]  (1.35 ns)

 <State 97>: 2.44ns
The critical path consists of the following:
	'load' operation ('r.V', ../src/hls/cnn_unoptimized.cpp:42) on array 'layer_3_out_V' [1584]  (1.35 ns)
	'mul' operation of DSP[1593] ('mul_ln703_2') [1590]  (1.09 ns)

 <State 98>: 1.35ns
The critical path consists of the following:
	'load' operation ('layer_4_out_V_load_13') on array 'layer_4_out_V' [1660]  (1.35 ns)

 <State 99>: 1.35ns
The critical path consists of the following:
	'load' operation ('layer_4_out_V_load_15') on array 'layer_4_out_V' [1678]  (1.35 ns)

 <State 100>: 1.35ns
The critical path consists of the following:
	'load' operation ('layer_4_out_V_load_17') on array 'layer_4_out_V' [1696]  (1.35 ns)

 <State 101>: 1.35ns
The critical path consists of the following:
	'load' operation ('layer_4_out_V_load_19') on array 'layer_4_out_V' [1712]  (1.35 ns)

 <State 102>: 1.35ns
The critical path consists of the following:
	'load' operation ('layer_4_out_V_load_21') on array 'layer_4_out_V' [1729]  (1.35 ns)

 <State 103>: 1.35ns
The critical path consists of the following:
	'load' operation ('layer_4_out_V_load_23') on array 'layer_4_out_V' [1746]  (1.35 ns)

 <State 104>: 1.35ns
The critical path consists of the following:
	'load' operation ('layer_4_out_V_load_25') on array 'layer_4_out_V' [1764]  (1.35 ns)

 <State 105>: 1.35ns
The critical path consists of the following:
	'load' operation ('layer_4_out_V_load_27') on array 'layer_4_out_V' [1781]  (1.35 ns)

 <State 106>: 1.35ns
The critical path consists of the following:
	'load' operation ('layer_4_out_V_load_29') on array 'layer_4_out_V' [1797]  (1.35 ns)

 <State 107>: 1.35ns
The critical path consists of the following:
	'load' operation ('layer_4_out_V_load_31') on array 'layer_4_out_V' [1814]  (1.35 ns)

 <State 108>: 1.35ns
The critical path consists of the following:
	'load' operation ('layer_4_out_V_load_33') on array 'layer_4_out_V' [1832]  (1.35 ns)

 <State 109>: 1.35ns
The critical path consists of the following:
	'store' operation ('store_ln708') of variable 'trunc_ln708_32' on array 'layer_4_out_V' [1595]  (1.35 ns)

 <State 110>: 1.35ns
The critical path consists of the following:
	'store' operation ('store_ln708') of variable 'trunc_ln708_34' on array 'layer_4_out_V' [1612]  (1.35 ns)

 <State 111>: 1.35ns
The critical path consists of the following:
	'store' operation ('store_ln708') of variable 'trunc_ln708_36' on array 'layer_4_out_V' [1630]  (1.35 ns)

 <State 112>: 1.35ns
The critical path consists of the following:
	'store' operation ('store_ln708') of variable 'trunc_ln708_38' on array 'layer_4_out_V' [1647]  (1.35 ns)

 <State 113>: 1.35ns
The critical path consists of the following:
	'store' operation ('store_ln708') of variable 'trunc_ln708_40' on array 'layer_4_out_V' [1665]  (1.35 ns)

 <State 114>: 1.35ns
The critical path consists of the following:
	'store' operation ('store_ln708') of variable 'trunc_ln708_42' on array 'layer_4_out_V' [1683]  (1.35 ns)

 <State 115>: 1.35ns
The critical path consists of the following:
	'store' operation ('store_ln708') of variable 'trunc_ln708_44' on array 'layer_4_out_V' [1700]  (1.35 ns)

 <State 116>: 1.35ns
The critical path consists of the following:
	'store' operation ('store_ln708') of variable 'trunc_ln708_46' on array 'layer_4_out_V' [1717]  (1.35 ns)

 <State 117>: 1.35ns
The critical path consists of the following:
	'store' operation ('store_ln708') of variable 'trunc_ln708_48' on array 'layer_4_out_V' [1734]  (1.35 ns)

 <State 118>: 1.35ns
The critical path consists of the following:
	'store' operation ('store_ln708') of variable 'trunc_ln708_50' on array 'layer_4_out_V' [1751]  (1.35 ns)

 <State 119>: 1.35ns
The critical path consists of the following:
	'store' operation ('store_ln708') of variable 'trunc_ln708_52' on array 'layer_4_out_V' [1769]  (1.35 ns)

 <State 120>: 1.35ns
The critical path consists of the following:
	'store' operation ('store_ln708') of variable 'trunc_ln708_54' on array 'layer_4_out_V' [1786]  (1.35 ns)

 <State 121>: 1.35ns
The critical path consists of the following:
	'store' operation ('store_ln708') of variable 'trunc_ln708_56' on array 'layer_4_out_V' [1802]  (1.35 ns)

 <State 122>: 1.35ns
The critical path consists of the following:
	'store' operation ('store_ln708') of variable 'trunc_ln708_58' on array 'layer_4_out_V' [1819]  (1.35 ns)

 <State 123>: 1.35ns
The critical path consists of the following:
	'store' operation ('store_ln708') of variable 'trunc_ln708_60' on array 'layer_4_out_V' [1837]  (1.35 ns)

 <State 124>: 1.35ns
The critical path consists of the following:
	'store' operation ('store_ln708') of variable 'trunc_ln708_62' on array 'layer_4_out_V' [1855]  (1.35 ns)

 <State 125>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('iii', ../src/hls/cnn_unoptimized.cpp:56) with incoming values : ('add_ln56_1', ../src/hls/cnn_unoptimized.cpp:56) [1871]  (0.489 ns)

 <State 126>: 2.35ns
The critical path consists of the following:
	'phi' operation ('iii', ../src/hls/cnn_unoptimized.cpp:56) with incoming values : ('add_ln56_1', ../src/hls/cnn_unoptimized.cpp:56) [1871]  (0 ns)
	'add' operation ('add_ln1495_1') [1879]  (1 ns)
	'getelementptr' operation ('layer_4_out_V_addr_1') [1881]  (0 ns)
	'load' operation ('layer_4_out_V_load') on array 'layer_4_out_V' [1883]  (1.35 ns)

 <State 127>: 2.7ns
The critical path consists of the following:
	'store' operation ('store_ln9', ../src/hls/cnn_unoptimized.cpp:9) of constant 0 on array 'layer_4_out_V' [1887]  (1.35 ns)
	blocking operation 1.35 ns on control path)

 <State 128>: 0.878ns
The critical path consists of the following:
	'add' operation ('add_ln30_1', ../src/hls/cnn_unoptimized.cpp:30) [1892]  (0.878 ns)

 <State 129>: 6.07ns
The critical path consists of the following:
	'phi' operation ('i', ../src/hls/cnn_unoptimized.cpp:74) with incoming values : ('select_ln74_5', ../src/hls/cnn_unoptimized.cpp:74) [1898]  (0 ns)
	'add' operation ('add_ln74_1', ../src/hls/cnn_unoptimized.cpp:74) [1909]  (0.878 ns)
	'select' operation ('select_ln74_5', ../src/hls/cnn_unoptimized.cpp:74) [1914]  (0.48 ns)
	'mul' operation ('mul_ln89_2', ../src/hls/cnn_unoptimized.cpp:89) [1916]  (1.42 ns)
	'add' operation ('add_ln89_8', ../src/hls/cnn_unoptimized.cpp:89) [1935]  (0.934 ns)
	'add' operation ('add_ln89_12', ../src/hls/cnn_unoptimized.cpp:89) [1954]  (1 ns)
	'getelementptr' operation ('layer_4_out_V_addr_2', ../src/hls/cnn_unoptimized.cpp:89) [1956]  (0 ns)
	'load' operation ('layer_4_out_V_load_1', ../src/hls/cnn_unoptimized.cpp:89) on array 'layer_4_out_V' [1970]  (1.35 ns)

 <State 130>: 4.71ns
The critical path consists of the following:
	'or' operation ('or_ln74_1', ../src/hls/cnn_unoptimized.cpp:74) [1920]  (0 ns)
	'mul' operation ('mul_ln89_3', ../src/hls/cnn_unoptimized.cpp:89) [1922]  (1.42 ns)
	'add' operation ('add_ln89_9', ../src/hls/cnn_unoptimized.cpp:89) [1937]  (0.934 ns)
	'add' operation ('add_ln89_14', ../src/hls/cnn_unoptimized.cpp:89) [1960]  (1 ns)
	'getelementptr' operation ('layer_4_out_V_addr_4', ../src/hls/cnn_unoptimized.cpp:89) [1962]  (0 ns)
	'load' operation ('layer_4_out_V_load_3', ../src/hls/cnn_unoptimized.cpp:89) on array 'layer_4_out_V' [1978]  (1.35 ns)

 <State 131>: 1.35ns
The critical path consists of the following:
	'getelementptr' operation ('layer_4_out_V_addr_3', ../src/hls/cnn_unoptimized.cpp:89) [1959]  (0 ns)
	'load' operation ('layer_4_out_V_load_2', ../src/hls/cnn_unoptimized.cpp:89) on array 'layer_4_out_V' [1975]  (1.35 ns)

 <State 132>: 6.85ns
The critical path consists of the following:
	'load' operation ('layer_4_out_V_load_2', ../src/hls/cnn_unoptimized.cpp:89) on array 'layer_4_out_V' [1975]  (1.35 ns)
	'icmp' operation ('icmp_ln1494_5') [1976]  (0.943 ns)
	'select' operation ('select_ln90_5', ../src/hls/cnn_unoptimized.cpp:90) [1977]  (0.438 ns)
	'icmp' operation ('icmp_ln1494_6') [1979]  (0.943 ns)
	'select' operation ('select_ln90_6', ../src/hls/cnn_unoptimized.cpp:90) [1980]  (0.438 ns)
	'icmp' operation ('icmp_ln1494_7') [1982]  (0.943 ns)
	'select' operation ('select_ln90_7', ../src/hls/cnn_unoptimized.cpp:90) [1983]  (0.438 ns)
	'store' operation ('store_ln96', ../src/hls/cnn_unoptimized.cpp:96) of variable 'select_ln90_7', ../src/hls/cnn_unoptimized.cpp:90 on array 'layer_5_out_V' [1984]  (1.35 ns)

 <State 133>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten176', ../src/hls/cnn_unoptimized.cpp:27) with incoming values : ('add_ln27_5', ../src/hls/cnn_unoptimized.cpp:27) [1992]  (0.489 ns)

 <State 134>: 2.42ns
The critical path consists of the following:
	'phi' operation ('ii', ../src/hls/cnn_unoptimized.cpp:30) with incoming values : ('add_ln30_2', ../src/hls/cnn_unoptimized.cpp:30) [1994]  (0 ns)
	'icmp' operation ('icmp_ln30_2', ../src/hls/cnn_unoptimized.cpp:30) [2002]  (0.884 ns)
	'select' operation ('select_ln27_7', ../src/hls/cnn_unoptimized.cpp:27) [2005]  (0.45 ns)
	'mul' operation of DSP[2012] ('mul_ln727_2') [2007]  (1.09 ns)

 <State 135>: 1.09ns
The critical path consists of the following:
	'mul' operation of DSP[2012] ('mul_ln727_2') [2007]  (1.09 ns)

 <State 136>: 1.7ns
The critical path consists of the following:
	'add' operation ('empty_81', ../src/hls/cnn_unoptimized.cpp:27) [2010]  (0.868 ns)
	'add' operation of DSP[2012] ('add_ln727_2') [2012]  (0.831 ns)

 <State 137>: 0.831ns
The critical path consists of the following:
	'add' operation of DSP[2012] ('add_ln727_2') [2012]  (0.831 ns)

 <State 138>: 0.962ns
The critical path consists of the following:
	'phi' operation ('iii', ../src/hls/cnn_unoptimized.cpp:33) with incoming values : ('add_ln33_2', ../src/hls/cnn_unoptimized.cpp:33) [2113]  (0 ns)
	'add' operation ('add_ln36_2', ../src/hls/cnn_unoptimized.cpp:36) [2122]  (0.962 ns)

 <State 139>: 2.14ns
The critical path consists of the following:
	'load' operation ('layer_6_bias_V_load', ../src/hls/cnn_unoptimized.cpp:36) on array 'layer_6_bias_V' [2127]  (0.79 ns)
	'store' operation ('store_ln36', ../src/hls/cnn_unoptimized.cpp:36) of variable 'sext_ln36_2', ../src/hls/cnn_unoptimized.cpp:36 on array 'layer_6_out_V' [2129]  (1.35 ns)

 <State 140>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten165', ../src/hls/cnn_unoptimized.cpp:39) with incoming values : ('add_ln39_3', ../src/hls/cnn_unoptimized.cpp:39) [2134]  (0.489 ns)

 <State 141>: 5.11ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten143', ../src/hls/cnn_unoptimized.cpp:42) with incoming values : ('select_ln42_10', ../src/hls/cnn_unoptimized.cpp:42) [2136]  (0 ns)
	'icmp' operation ('icmp_ln42_2', ../src/hls/cnn_unoptimized.cpp:42) [2148]  (0.884 ns)
	'xor' operation ('xor_ln39_1', ../src/hls/cnn_unoptimized.cpp:39) [2155]  (0 ns)
	'and' operation ('and_ln39_1', ../src/hls/cnn_unoptimized.cpp:39) [2157]  (0.331 ns)
	'or' operation ('or_ln42_1', ../src/hls/cnn_unoptimized.cpp:42) [2160]  (0 ns)
	'select' operation ('select_ln42_7', ../src/hls/cnn_unoptimized.cpp:42) [2161]  (0.331 ns)
	'add' operation ('indvars_iv_next641', ../src/hls/cnn_unoptimized.cpp:42) [2183]  (0.746 ns)
	'add' operation ('add_ln1118_3') [2185]  (0.547 ns)
	'add' operation ('add_ln1118_4') [2187]  (0.921 ns)
	'getelementptr' operation ('layer_6_weights_V_0_addr') [2189]  (0 ns)
	'load' operation ('layer_6_weights_V_0_load') on array 'layer_6_weights_V_0' [2225]  (1.35 ns)

 <State 142>: 1.35ns
The critical path consists of the following:
	'load' operation ('layer_6_weights_V_0_load') on array 'layer_6_weights_V_0' [2225]  (1.35 ns)

 <State 143>: 1.7ns
The critical path consists of the following:
	'add' operation ('empty_75', ../src/hls/cnn_unoptimized.cpp:42) [2176]  (0.868 ns)
	'add' operation of DSP[2178] ('empty_76', ../src/hls/cnn_unoptimized.cpp:42) [2178]  (0.831 ns)

 <State 144>: 3.16ns
The critical path consists of the following:
	'add' operation of DSP[2178] ('empty_76', ../src/hls/cnn_unoptimized.cpp:42) [2178]  (0.831 ns)
	'add' operation ('empty_77', ../src/hls/cnn_unoptimized.cpp:42) [2180]  (0.975 ns)
	'getelementptr' operation ('layer_5_out_V_addr_1', ../src/hls/cnn_unoptimized.cpp:42) [2182]  (0 ns)
	'load' operation ('r.V', ../src/hls/cnn_unoptimized.cpp:42) on array 'layer_5_out_V' [2221]  (1.35 ns)

 <State 145>: 2.44ns
The critical path consists of the following:
	'load' operation ('r.V', ../src/hls/cnn_unoptimized.cpp:42) on array 'layer_5_out_V' [2221]  (1.35 ns)
	'mul' operation of DSP[2231] ('mul_ln1118_142') [2227]  (1.09 ns)

 <State 146>: 1.35ns
The critical path consists of the following:
	'load' operation ('layer_6_out_V_load_13') on array 'layer_6_out_V' [2296]  (1.35 ns)

 <State 147>: 1.35ns
The critical path consists of the following:
	'load' operation ('layer_6_out_V_load_15') on array 'layer_6_out_V' [2313]  (1.35 ns)

 <State 148>: 1.35ns
The critical path consists of the following:
	'load' operation ('layer_6_out_V_load_17') on array 'layer_6_out_V' [2331]  (1.35 ns)

 <State 149>: 1.35ns
The critical path consists of the following:
	'load' operation ('layer_6_out_V_load_19') on array 'layer_6_out_V' [2348]  (1.35 ns)

 <State 150>: 1.35ns
The critical path consists of the following:
	'load' operation ('layer_6_out_V_load_21') on array 'layer_6_out_V' [2365]  (1.35 ns)

 <State 151>: 1.35ns
The critical path consists of the following:
	'load' operation ('layer_6_out_V_load_23') on array 'layer_6_out_V' [2383]  (1.35 ns)

 <State 152>: 1.35ns
The critical path consists of the following:
	'load' operation ('layer_6_out_V_load_25') on array 'layer_6_out_V' [2400]  (1.35 ns)

 <State 153>: 1.35ns
The critical path consists of the following:
	'load' operation ('layer_6_out_V_load_27') on array 'layer_6_out_V' [2417]  (1.35 ns)

 <State 154>: 1.35ns
The critical path consists of the following:
	'load' operation ('layer_6_out_V_load_29') on array 'layer_6_out_V' [2433]  (1.35 ns)

 <State 155>: 1.35ns
The critical path consists of the following:
	'load' operation ('layer_6_out_V_load_31') on array 'layer_6_out_V' [2450]  (1.35 ns)

 <State 156>: 1.35ns
The critical path consists of the following:
	'load' operation ('layer_6_out_V_load_33') on array 'layer_6_out_V' [2467]  (1.35 ns)

 <State 157>: 1.35ns
The critical path consists of the following:
	'store' operation ('store_ln708') of variable 'trunc_ln708_64' on array 'layer_6_out_V' [2233]  (1.35 ns)

 <State 158>: 1.35ns
The critical path consists of the following:
	'store' operation ('store_ln708') of variable 'trunc_ln708_66' on array 'layer_6_out_V' [2249]  (1.35 ns)

 <State 159>: 1.35ns
The critical path consists of the following:
	'store' operation ('store_ln708') of variable 'trunc_ln708_68' on array 'layer_6_out_V' [2266]  (1.35 ns)

 <State 160>: 1.35ns
The critical path consists of the following:
	'store' operation ('store_ln708') of variable 'trunc_ln708_70' on array 'layer_6_out_V' [2284]  (1.35 ns)

 <State 161>: 1.35ns
The critical path consists of the following:
	'store' operation ('store_ln708') of variable 'trunc_ln708_72' on array 'layer_6_out_V' [2301]  (1.35 ns)

 <State 162>: 1.35ns
The critical path consists of the following:
	'store' operation ('store_ln708') of variable 'trunc_ln708_74' on array 'layer_6_out_V' [2318]  (1.35 ns)

 <State 163>: 1.35ns
The critical path consists of the following:
	'store' operation ('store_ln708') of variable 'trunc_ln708_76' on array 'layer_6_out_V' [2335]  (1.35 ns)

 <State 164>: 1.35ns
The critical path consists of the following:
	'store' operation ('store_ln708') of variable 'trunc_ln708_78' on array 'layer_6_out_V' [2353]  (1.35 ns)

 <State 165>: 1.35ns
The critical path consists of the following:
	'store' operation ('store_ln708') of variable 'trunc_ln708_80' on array 'layer_6_out_V' [2370]  (1.35 ns)

 <State 166>: 1.35ns
The critical path consists of the following:
	'store' operation ('store_ln708') of variable 'trunc_ln708_82' on array 'layer_6_out_V' [2388]  (1.35 ns)

 <State 167>: 1.35ns
The critical path consists of the following:
	'store' operation ('store_ln708') of variable 'trunc_ln708_84' on array 'layer_6_out_V' [2404]  (1.35 ns)

 <State 168>: 1.35ns
The critical path consists of the following:
	'store' operation ('store_ln708') of variable 'trunc_ln708_86' on array 'layer_6_out_V' [2421]  (1.35 ns)

 <State 169>: 1.35ns
The critical path consists of the following:
	'store' operation ('store_ln708') of variable 'trunc_ln708_88' on array 'layer_6_out_V' [2438]  (1.35 ns)

 <State 170>: 1.35ns
The critical path consists of the following:
	'store' operation ('store_ln708') of variable 'trunc_ln708_90' on array 'layer_6_out_V' [2455]  (1.35 ns)

 <State 171>: 1.35ns
The critical path consists of the following:
	'store' operation ('store_ln708') of variable 'trunc_ln708_92' on array 'layer_6_out_V' [2472]  (1.35 ns)

 <State 172>: 1.35ns
The critical path consists of the following:
	'store' operation ('store_ln708') of variable 'trunc_ln708_94' on array 'layer_6_out_V' [2490]  (1.35 ns)

 <State 173>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('iii', ../src/hls/cnn_unoptimized.cpp:56) with incoming values : ('add_ln56_2', ../src/hls/cnn_unoptimized.cpp:56) [2506]  (0.489 ns)

 <State 174>: 2.31ns
The critical path consists of the following:
	'phi' operation ('iii', ../src/hls/cnn_unoptimized.cpp:56) with incoming values : ('add_ln56_2', ../src/hls/cnn_unoptimized.cpp:56) [2506]  (0 ns)
	'add' operation ('add_ln1495_2') [2514]  (0.962 ns)
	'getelementptr' operation ('layer_6_out_V_addr_1') [2516]  (0 ns)
	'load' operation ('layer_6_out_V_load') on array 'layer_6_out_V' [2518]  (1.35 ns)

 <State 175>: 2.7ns
The critical path consists of the following:
	'store' operation ('store_ln9', ../src/hls/cnn_unoptimized.cpp:9) of constant 0 on array 'layer_6_out_V' [2522]  (1.35 ns)
	blocking operation 1.35 ns on control path)

 <State 176>: 0.868ns
The critical path consists of the following:
	'add' operation ('add_ln30_2', ../src/hls/cnn_unoptimized.cpp:30) [2527]  (0.868 ns)

 <State 177>: 5.89ns
The critical path consists of the following:
	'phi' operation ('i', ../src/hls/cnn_unoptimized.cpp:74) with incoming values : ('select_ln74_9', ../src/hls/cnn_unoptimized.cpp:74) [2533]  (0 ns)
	'add' operation ('add_ln74_2', ../src/hls/cnn_unoptimized.cpp:74) [2544]  (0.868 ns)
	'select' operation ('select_ln74_9', ../src/hls/cnn_unoptimized.cpp:74) [2549]  (0.45 ns)
	'mul' operation ('mul_ln89_4', ../src/hls/cnn_unoptimized.cpp:89) [2551]  (1.36 ns)
	'add' operation ('add_ln89_16', ../src/hls/cnn_unoptimized.cpp:89) [2572]  (0.897 ns)
	'add' operation ('add_ln89_20', ../src/hls/cnn_unoptimized.cpp:89) [2596]  (0.962 ns)
	'getelementptr' operation ('layer_6_out_V_addr_2', ../src/hls/cnn_unoptimized.cpp:89) [2598]  (0 ns)
	'load' operation ('layer_6_out_V_load_1', ../src/hls/cnn_unoptimized.cpp:89) on array 'layer_6_out_V' [2612]  (1.35 ns)

 <State 178>: 4.57ns
The critical path consists of the following:
	'or' operation ('or_ln74_2', ../src/hls/cnn_unoptimized.cpp:74) [2556]  (0 ns)
	'mul' operation ('mul_ln89_5', ../src/hls/cnn_unoptimized.cpp:89) [2558]  (1.36 ns)
	'add' operation ('add_ln89_17', ../src/hls/cnn_unoptimized.cpp:89) [2576]  (0.897 ns)
	'add' operation ('add_ln89_22', ../src/hls/cnn_unoptimized.cpp:89) [2602]  (0.962 ns)
	'getelementptr' operation ('layer_6_out_V_addr_4', ../src/hls/cnn_unoptimized.cpp:89) [2604]  (0 ns)
	'load' operation ('layer_6_out_V_load_3', ../src/hls/cnn_unoptimized.cpp:89) on array 'layer_6_out_V' [2620]  (1.35 ns)

 <State 179>: 5.47ns
The critical path consists of the following:
	'load' operation ('layer_6_out_V_load_3', ../src/hls/cnn_unoptimized.cpp:89) on array 'layer_6_out_V' [2620]  (1.35 ns)
	'icmp' operation ('icmp_ln1494_10') [2621]  (0.943 ns)
	'select' operation ('select_ln90_10', ../src/hls/cnn_unoptimized.cpp:90) [2622]  (0.438 ns)
	'icmp' operation ('icmp_ln1494_11') [2624]  (0.943 ns)
	'select' operation ('select_ln90_11', ../src/hls/cnn_unoptimized.cpp:90) [2625]  (0.438 ns)
	'store' operation ('store_ln96', ../src/hls/cnn_unoptimized.cpp:96) of variable 'select_ln90_11', ../src/hls/cnn_unoptimized.cpp:90 on array 'layer_7_out_V' [2626]  (1.35 ns)

 <State 180>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten237', ../src/hls/cnn_unoptimized.cpp:109) with incoming values : ('add_ln109_1', ../src/hls/cnn_unoptimized.cpp:109) [2634]  (0.489 ns)

 <State 181>: 5.16ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten223', ../src/hls/cnn_unoptimized.cpp:110) with incoming values : ('select_ln110_2', ../src/hls/cnn_unoptimized.cpp:110) [2636]  (0 ns)
	'icmp' operation ('icmp_ln110', ../src/hls/cnn_unoptimized.cpp:110) [2651]  (0.857 ns)
	'select' operation ('select_ln109', ../src/hls/cnn_unoptimized.cpp:109) [2652]  (0.275 ns)
	'add' operation ('add_ln110', ../src/hls/cnn_unoptimized.cpp:110) [2666]  (0.746 ns)
	'select' operation ('select_ln110_1', ../src/hls/cnn_unoptimized.cpp:110) [2670]  (0.275 ns)
	'add' operation ('add_ln112_4', ../src/hls/cnn_unoptimized.cpp:112) [2672]  (0.716 ns)
	'add' operation ('add_ln112_5', ../src/hls/cnn_unoptimized.cpp:112) [2676]  (0.934 ns)
	'getelementptr' operation ('layer_7_out_V_addr_1', ../src/hls/cnn_unoptimized.cpp:112) [2678]  (0 ns)
	'load' operation ('layer_7_out_V_load', ../src/hls/cnn_unoptimized.cpp:112) on array 'layer_7_out_V' [2685]  (1.35 ns)

 <State 182>: 2.7ns
The critical path consists of the following:
	'load' operation ('layer_7_out_V_load', ../src/hls/cnn_unoptimized.cpp:112) on array 'layer_7_out_V' [2685]  (1.35 ns)
	'store' operation ('store_ln112', ../src/hls/cnn_unoptimized.cpp:112) of variable 'layer_7_out_V_load', ../src/hls/cnn_unoptimized.cpp:112 on array 'layer_8_out_V' [2687]  (1.35 ns)

 <State 183>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', ../src/hls/cnn_unoptimized.cpp:140) with incoming values : ('add_ln140', ../src/hls/cnn_unoptimized.cpp:140) [2695]  (0.489 ns)

 <State 184>: 1.35ns
The critical path consists of the following:
	'load' operation ('layer_9_out_V_load') on array 'layer_9_out_V' [2741]  (1.35 ns)

 <State 185>: 0.79ns
The critical path consists of the following:
	'load' operation ('layer_9_bias_V_load', ../src/hls/cnn_unoptimized.cpp:143) on array 'layer_9_bias_V' [2705]  (0.79 ns)

 <State 186>: 2.37ns
The critical path consists of the following:
	'phi' operation ('ii') with incoming values : ('ii', ../src/hls/cnn_unoptimized.cpp:144) [2711]  (0 ns)
	'add' operation ('add_ln1118_5') [2721]  (1.02 ns)
	'getelementptr' operation ('layer_9_weights_V_addr') [2723]  (0 ns)
	'load' operation ('layer_9_weights_V_load') on array 'layer_9_weights_V' [2727]  (1.35 ns)

 <State 187>: 2.44ns
The critical path consists of the following:
	'load' operation ('r.V') on array 'layer_8_out_V' [2725]  (1.35 ns)
	'mul' operation of DSP[2731] ('mul_ln1192_5') [2729]  (1.09 ns)

 <State 188>: 1.09ns
The critical path consists of the following:
	'mul' operation of DSP[2731] ('mul_ln1192_5') [2729]  (1.09 ns)

 <State 189>: 0.831ns
The critical path consists of the following:
	'mul' operation of DSP[2731] ('mul_ln1192_5') [2729]  (0 ns)
	'add' operation of DSP[2731] ('ret.V') [2731]  (0.831 ns)

 <State 190>: 1.66ns
The critical path consists of the following:
	'add' operation of DSP[2731] ('ret.V') [2731]  (0.831 ns)
	'phi' operation ('lhs', ../src/hls/cnn_unoptimized.cpp:143) with incoming values : ('sext_ln143', ../src/hls/cnn_unoptimized.cpp:143) ('trunc_ln708_1') [2710]  (0 ns)
	'add' operation of DSP[2731] ('ret.V') [2731]  (0.831 ns)

 <State 191>: 1.79ns
The critical path consists of the following:
	'select' operation ('select_ln8', ../src/hls/cnn_unoptimized.cpp:8) [2737]  (0.439 ns)
	'store' operation ('store_ln727') of variable 'select_ln8', ../src/hls/cnn_unoptimized.cpp:8 on array 'layer_9_out_V' [2738]  (1.35 ns)

 <State 192>: 1.35ns
The critical path consists of the following:
	'load' operation ('layer_9_out_V_load') on array 'layer_9_out_V' [2741]  (1.35 ns)

 <State 193>: 1.35ns
The critical path consists of the following:
	'load' operation ('layer_9_out_V_load_2') on array 'layer_9_out_V' [2745]  (1.35 ns)

 <State 194>: 1.35ns
The critical path consists of the following:
	'load' operation ('layer_9_out_V_load_4') on array 'layer_9_out_V' [2749]  (1.35 ns)

 <State 195>: 1.35ns
The critical path consists of the following:
	'load' operation ('layer_9_out_V_load_6') on array 'layer_9_out_V' [2753]  (1.35 ns)

 <State 196>: 1.35ns
The critical path consists of the following:
	'load' operation ('layer_9_out_V_load_8') on array 'layer_9_out_V' [2757]  (1.35 ns)

 <State 197>: 1.35ns
The critical path consists of the following:
	'load' operation ('layer_9_out_V_load_10') on array 'layer_9_out_V' [2761]  (1.35 ns)

 <State 198>: 1.35ns
The critical path consists of the following:
	'load' operation ('layer_9_out_V_load_12') on array 'layer_9_out_V' [2765]  (1.35 ns)

 <State 199>: 1.35ns
The critical path consists of the following:
	'load' operation ('layer_9_out_V_load_14') on array 'layer_9_out_V' [2769]  (1.35 ns)

 <State 200>: 1.35ns
The critical path consists of the following:
	'load' operation ('layer_9_out_V_load_16') on array 'layer_9_out_V' [2773]  (1.35 ns)

 <State 201>: 1.35ns
The critical path consists of the following:
	'load' operation ('layer_9_out_V_load_18') on array 'layer_9_out_V' [2777]  (1.35 ns)

 <State 202>: 1.35ns
The critical path consists of the following:
	'load' operation ('layer_9_out_V_load_20') on array 'layer_9_out_V' [2781]  (1.35 ns)

 <State 203>: 1.35ns
The critical path consists of the following:
	'load' operation ('layer_9_out_V_load_22') on array 'layer_9_out_V' [2785]  (1.35 ns)

 <State 204>: 1.35ns
The critical path consists of the following:
	'load' operation ('layer_9_out_V_load_24') on array 'layer_9_out_V' [2789]  (1.35 ns)

 <State 205>: 1.35ns
The critical path consists of the following:
	'load' operation ('layer_9_out_V_load_26') on array 'layer_9_out_V' [2793]  (1.35 ns)

 <State 206>: 1.35ns
The critical path consists of the following:
	'load' operation ('layer_9_out_V_load_28') on array 'layer_9_out_V' [2797]  (1.35 ns)

 <State 207>: 1.35ns
The critical path consists of the following:
	'load' operation ('layer_9_out_V_load_30') on array 'layer_9_out_V' [2801]  (1.35 ns)

 <State 208>: 1.35ns
The critical path consists of the following:
	'load' operation ('layer_9_out_V_load_32') on array 'layer_9_out_V' [2805]  (1.35 ns)

 <State 209>: 1.35ns
The critical path consists of the following:
	'load' operation ('layer_9_out_V_load_34') on array 'layer_9_out_V' [2809]  (1.35 ns)

 <State 210>: 1.35ns
The critical path consists of the following:
	'load' operation ('layer_9_out_V_load_36') on array 'layer_9_out_V' [2813]  (1.35 ns)

 <State 211>: 1.35ns
The critical path consists of the following:
	'load' operation ('layer_9_out_V_load_38') on array 'layer_9_out_V' [2817]  (1.35 ns)

 <State 212>: 1.35ns
The critical path consists of the following:
	'load' operation ('layer_9_out_V_load_40') on array 'layer_9_out_V' [2821]  (1.35 ns)

 <State 213>: 1.35ns
The critical path consists of the following:
	'load' operation ('layer_9_out_V_load_42') on array 'layer_9_out_V' [2825]  (1.35 ns)

 <State 214>: 1.35ns
The critical path consists of the following:
	'load' operation ('layer_9_out_V_load_44') on array 'layer_9_out_V' [2829]  (1.35 ns)

 <State 215>: 1.35ns
The critical path consists of the following:
	'load' operation ('layer_9_out_V_load_46') on array 'layer_9_out_V' [2833]  (1.35 ns)

 <State 216>: 1.35ns
The critical path consists of the following:
	'load' operation ('layer_9_out_V_load_48') on array 'layer_9_out_V' [2837]  (1.35 ns)

 <State 217>: 1.35ns
The critical path consists of the following:
	'load' operation ('layer_9_out_V_load_50') on array 'layer_9_out_V' [2841]  (1.35 ns)

 <State 218>: 1.35ns
The critical path consists of the following:
	'load' operation ('layer_9_out_V_load_52') on array 'layer_9_out_V' [2845]  (1.35 ns)

 <State 219>: 1.35ns
The critical path consists of the following:
	'load' operation ('layer_9_out_V_load_54') on array 'layer_9_out_V' [2849]  (1.35 ns)

 <State 220>: 1.35ns
The critical path consists of the following:
	'load' operation ('layer_9_out_V_load_56') on array 'layer_9_out_V' [2853]  (1.35 ns)

 <State 221>: 1.35ns
The critical path consists of the following:
	'load' operation ('layer_9_out_V_load_58') on array 'layer_9_out_V' [2857]  (1.35 ns)

 <State 222>: 1.35ns
The critical path consists of the following:
	'load' operation ('layer_9_out_V_load_60') on array 'layer_9_out_V' [2861]  (1.35 ns)

 <State 223>: 1.35ns
The critical path consists of the following:
	'load' operation ('layer_9_out_V_load_62') on array 'layer_9_out_V' [2865]  (1.35 ns)

 <State 224>: 0.887ns
The critical path consists of the following:
	'phi' operation ('i', ../src/hls/cnn_unoptimized.cpp:140) with incoming values : ('add_ln140_1', ../src/hls/cnn_unoptimized.cpp:140) [2871]  (0 ns)
	'add' operation ('add_ln140_1', ../src/hls/cnn_unoptimized.cpp:140) [2872]  (0.887 ns)

 <State 225>: 1.88ns
The critical path consists of the following:
	'load' operation ('layer_10_weights_V_0_load') on array 'layer_10_weights_V_0' [2884]  (0.79 ns)
	'mul' operation of DSP[2889] ('mul_ln1118_32') [2886]  (1.09 ns)

 <State 226>: 1.88ns
The critical path consists of the following:
	'load' operation ('layer_10_weights_V_1_load') on array 'layer_10_weights_V_1' [2892]  (0.79 ns)
	'mul' operation of DSP[2898] ('mul_ln1118_33') [2894]  (1.09 ns)

 <State 227>: 1.88ns
The critical path consists of the following:
	'load' operation ('layer_10_weights_V_2_load') on array 'layer_10_weights_V_2' [2900]  (0.79 ns)
	'mul' operation of DSP[2906] ('mul_ln1118_34') [2902]  (1.09 ns)

 <State 228>: 1.88ns
The critical path consists of the following:
	'load' operation ('layer_10_weights_V_3_load') on array 'layer_10_weights_V_3' [2908]  (0.79 ns)
	'mul' operation of DSP[2914] ('mul_ln1118_35') [2910]  (1.09 ns)

 <State 229>: 1.88ns
The critical path consists of the following:
	'load' operation ('layer_10_weights_V_4_load') on array 'layer_10_weights_V_4' [2916]  (0.79 ns)
	'mul' operation of DSP[2922] ('mul_ln1118_36') [2918]  (1.09 ns)

 <State 230>: 1.88ns
The critical path consists of the following:
	'load' operation ('layer_10_weights_V_5_load') on array 'layer_10_weights_V_5' [2924]  (0.79 ns)
	'mul' operation of DSP[2930] ('mul_ln1118_37') [2926]  (1.09 ns)

 <State 231>: 1.88ns
The critical path consists of the following:
	'load' operation ('layer_10_weights_V_6_load') on array 'layer_10_weights_V_6' [2932]  (0.79 ns)
	'mul' operation of DSP[2938] ('mul_ln1118_38') [2934]  (1.09 ns)

 <State 232>: 1.88ns
The critical path consists of the following:
	'load' operation ('layer_10_weights_V_7_load') on array 'layer_10_weights_V_7' [2940]  (0.79 ns)
	'mul' operation of DSP[2946] ('mul_ln1118_39') [2942]  (1.09 ns)

 <State 233>: 1.88ns
The critical path consists of the following:
	'load' operation ('layer_10_weights_V_8_load') on array 'layer_10_weights_V_8' [2948]  (0.79 ns)
	'mul' operation of DSP[2954] ('mul_ln1118_40') [2950]  (1.09 ns)

 <State 234>: 1.88ns
The critical path consists of the following:
	'load' operation ('layer_10_weights_V_9_load') on array 'layer_10_weights_V_9' [2956]  (0.79 ns)
	'mul' operation of DSP[2962] ('mul_ln1118_41') [2958]  (1.09 ns)

 <State 235>: 1.88ns
The critical path consists of the following:
	'load' operation ('layer_10_weights_V_10_load') on array 'layer_10_weights_V_10' [2964]  (0.79 ns)
	'mul' operation of DSP[2970] ('mul_ln1118_42') [2966]  (1.09 ns)

 <State 236>: 1.88ns
The critical path consists of the following:
	'load' operation ('layer_10_weights_V_11_load') on array 'layer_10_weights_V_11' [2972]  (0.79 ns)
	'mul' operation of DSP[2978] ('mul_ln1118_43') [2974]  (1.09 ns)

 <State 237>: 1.88ns
The critical path consists of the following:
	'load' operation ('layer_10_weights_V_12_load') on array 'layer_10_weights_V_12' [2980]  (0.79 ns)
	'mul' operation of DSP[2986] ('mul_ln1118_44') [2982]  (1.09 ns)

 <State 238>: 1.88ns
The critical path consists of the following:
	'load' operation ('layer_10_weights_V_13_load') on array 'layer_10_weights_V_13' [2988]  (0.79 ns)
	'mul' operation of DSP[2994] ('mul_ln1118_45') [2990]  (1.09 ns)

 <State 239>: 1.88ns
The critical path consists of the following:
	'load' operation ('layer_10_weights_V_14_load') on array 'layer_10_weights_V_14' [2996]  (0.79 ns)
	'mul' operation of DSP[3002] ('mul_ln1118_46') [2998]  (1.09 ns)

 <State 240>: 1.88ns
The critical path consists of the following:
	'load' operation ('layer_10_weights_V_15_load') on array 'layer_10_weights_V_15' [3004]  (0.79 ns)
	'mul' operation of DSP[3010] ('mul_ln1118_47') [3006]  (1.09 ns)

 <State 241>: 1.88ns
The critical path consists of the following:
	'load' operation ('layer_10_weights_V_16_load') on array 'layer_10_weights_V_16' [3012]  (0.79 ns)
	'mul' operation of DSP[3018] ('mul_ln1118_48') [3014]  (1.09 ns)

 <State 242>: 1.88ns
The critical path consists of the following:
	'load' operation ('layer_10_weights_V_17_load') on array 'layer_10_weights_V_17' [3020]  (0.79 ns)
	'mul' operation of DSP[3026] ('mul_ln1118_49') [3022]  (1.09 ns)

 <State 243>: 1.88ns
The critical path consists of the following:
	'load' operation ('layer_10_weights_V_18_load') on array 'layer_10_weights_V_18' [3028]  (0.79 ns)
	'mul' operation of DSP[3034] ('mul_ln1118_50') [3030]  (1.09 ns)

 <State 244>: 1.88ns
The critical path consists of the following:
	'load' operation ('layer_10_weights_V_19_load') on array 'layer_10_weights_V_19' [3036]  (0.79 ns)
	'mul' operation of DSP[3042] ('mul_ln1118_51') [3038]  (1.09 ns)

 <State 245>: 1.88ns
The critical path consists of the following:
	'load' operation ('layer_10_weights_V_20_load') on array 'layer_10_weights_V_20' [3044]  (0.79 ns)
	'mul' operation of DSP[3050] ('mul_ln1118_52') [3046]  (1.09 ns)

 <State 246>: 1.88ns
The critical path consists of the following:
	'load' operation ('layer_10_weights_V_21_load') on array 'layer_10_weights_V_21' [3052]  (0.79 ns)
	'mul' operation of DSP[3058] ('mul_ln1118_53') [3054]  (1.09 ns)

 <State 247>: 1.88ns
The critical path consists of the following:
	'load' operation ('layer_10_weights_V_22_load') on array 'layer_10_weights_V_22' [3060]  (0.79 ns)
	'mul' operation of DSP[3066] ('mul_ln1118_54') [3062]  (1.09 ns)

 <State 248>: 1.88ns
The critical path consists of the following:
	'load' operation ('layer_10_weights_V_23_load') on array 'layer_10_weights_V_23' [3068]  (0.79 ns)
	'mul' operation of DSP[3074] ('mul_ln1118_55') [3070]  (1.09 ns)

 <State 249>: 1.88ns
The critical path consists of the following:
	'load' operation ('layer_10_weights_V_24_load') on array 'layer_10_weights_V_24' [3076]  (0.79 ns)
	'mul' operation of DSP[3082] ('mul_ln1118_56') [3078]  (1.09 ns)

 <State 250>: 1.88ns
The critical path consists of the following:
	'load' operation ('layer_10_weights_V_25_load') on array 'layer_10_weights_V_25' [3084]  (0.79 ns)
	'mul' operation of DSP[3090] ('mul_ln1118_57') [3086]  (1.09 ns)

 <State 251>: 1.88ns
The critical path consists of the following:
	'load' operation ('layer_10_weights_V_26_load') on array 'layer_10_weights_V_26' [3092]  (0.79 ns)
	'mul' operation of DSP[3098] ('mul_ln1118_58') [3094]  (1.09 ns)

 <State 252>: 1.88ns
The critical path consists of the following:
	'load' operation ('layer_10_weights_V_27_load') on array 'layer_10_weights_V_27' [3100]  (0.79 ns)
	'mul' operation of DSP[3106] ('mul_ln1118_59') [3102]  (1.09 ns)

 <State 253>: 1.88ns
The critical path consists of the following:
	'load' operation ('layer_10_weights_V_28_load') on array 'layer_10_weights_V_28' [3108]  (0.79 ns)
	'mul' operation of DSP[3114] ('mul_ln1118_60') [3110]  (1.09 ns)

 <State 254>: 1.88ns
The critical path consists of the following:
	'load' operation ('layer_10_weights_V_29_load') on array 'layer_10_weights_V_29' [3116]  (0.79 ns)
	'mul' operation of DSP[3122] ('mul_ln1118_61') [3118]  (1.09 ns)

 <State 255>: 1.88ns
The critical path consists of the following:
	'load' operation ('layer_10_weights_V_30_load') on array 'layer_10_weights_V_30' [3124]  (0.79 ns)
	'mul' operation of DSP[3130] ('mul_ln1118_62') [3126]  (1.09 ns)

 <State 256>: 1.88ns
The critical path consists of the following:
	'load' operation ('layer_10_weights_V_31_load') on array 'layer_10_weights_V_31' [3132]  (0.79 ns)
	'mul' operation of DSP[3137] ('mul_ln703_8') [3134]  (1.09 ns)

 <State 257>: 1.88ns
The critical path consists of the following:
	'load' operation ('layer_10_weights_V_32_load') on array 'layer_10_weights_V_32' [3139]  (0.79 ns)
	'mul' operation of DSP[3145] ('mul_ln1118_64') [3141]  (1.09 ns)

 <State 258>: 1.88ns
The critical path consists of the following:
	'load' operation ('layer_10_weights_V_33_load') on array 'layer_10_weights_V_33' [3147]  (0.79 ns)
	'mul' operation of DSP[3153] ('mul_ln1118_65') [3149]  (1.09 ns)

 <State 259>: 1.88ns
The critical path consists of the following:
	'load' operation ('layer_10_weights_V_34_load') on array 'layer_10_weights_V_34' [3155]  (0.79 ns)
	'mul' operation of DSP[3161] ('mul_ln1118_66') [3157]  (1.09 ns)

 <State 260>: 1.88ns
The critical path consists of the following:
	'load' operation ('layer_10_weights_V_35_load') on array 'layer_10_weights_V_35' [3163]  (0.79 ns)
	'mul' operation of DSP[3169] ('mul_ln1118_67') [3165]  (1.09 ns)

 <State 261>: 1.88ns
The critical path consists of the following:
	'load' operation ('layer_10_weights_V_36_load') on array 'layer_10_weights_V_36' [3171]  (0.79 ns)
	'mul' operation of DSP[3177] ('mul_ln1118_68') [3173]  (1.09 ns)

 <State 262>: 1.88ns
The critical path consists of the following:
	'load' operation ('layer_10_weights_V_37_load') on array 'layer_10_weights_V_37' [3179]  (0.79 ns)
	'mul' operation of DSP[3185] ('mul_ln1118_69') [3181]  (1.09 ns)

 <State 263>: 1.88ns
The critical path consists of the following:
	'load' operation ('layer_10_weights_V_38_load') on array 'layer_10_weights_V_38' [3187]  (0.79 ns)
	'mul' operation of DSP[3193] ('mul_ln1118_70') [3189]  (1.09 ns)

 <State 264>: 1.88ns
The critical path consists of the following:
	'load' operation ('layer_10_weights_V_39_load') on array 'layer_10_weights_V_39' [3195]  (0.79 ns)
	'mul' operation of DSP[3201] ('mul_ln1118_71') [3197]  (1.09 ns)

 <State 265>: 1.88ns
The critical path consists of the following:
	'load' operation ('layer_10_weights_V_40_load') on array 'layer_10_weights_V_40' [3203]  (0.79 ns)
	'mul' operation of DSP[3209] ('mul_ln1118_72') [3205]  (1.09 ns)

 <State 266>: 1.88ns
The critical path consists of the following:
	'load' operation ('layer_10_weights_V_41_load') on array 'layer_10_weights_V_41' [3211]  (0.79 ns)
	'mul' operation of DSP[3217] ('mul_ln1118_73') [3213]  (1.09 ns)

 <State 267>: 1.88ns
The critical path consists of the following:
	'load' operation ('layer_10_weights_V_42_load') on array 'layer_10_weights_V_42' [3219]  (0.79 ns)
	'mul' operation of DSP[3225] ('mul_ln1118_74') [3221]  (1.09 ns)

 <State 268>: 1.88ns
The critical path consists of the following:
	'load' operation ('layer_10_weights_V_43_load') on array 'layer_10_weights_V_43' [3227]  (0.79 ns)
	'mul' operation of DSP[3233] ('mul_ln1118_75') [3229]  (1.09 ns)

 <State 269>: 1.88ns
The critical path consists of the following:
	'load' operation ('layer_10_weights_V_44_load') on array 'layer_10_weights_V_44' [3235]  (0.79 ns)
	'mul' operation of DSP[3241] ('mul_ln1118_76') [3237]  (1.09 ns)

 <State 270>: 1.88ns
The critical path consists of the following:
	'load' operation ('layer_10_weights_V_45_load') on array 'layer_10_weights_V_45' [3243]  (0.79 ns)
	'mul' operation of DSP[3249] ('mul_ln1118_77') [3245]  (1.09 ns)

 <State 271>: 1.88ns
The critical path consists of the following:
	'load' operation ('layer_10_weights_V_46_load') on array 'layer_10_weights_V_46' [3251]  (0.79 ns)
	'mul' operation of DSP[3257] ('mul_ln1118_78') [3253]  (1.09 ns)

 <State 272>: 1.88ns
The critical path consists of the following:
	'load' operation ('layer_10_weights_V_47_load') on array 'layer_10_weights_V_47' [3259]  (0.79 ns)
	'mul' operation of DSP[3265] ('mul_ln1118_79') [3261]  (1.09 ns)

 <State 273>: 1.88ns
The critical path consists of the following:
	'load' operation ('layer_10_weights_V_48_load') on array 'layer_10_weights_V_48' [3267]  (0.79 ns)
	'mul' operation of DSP[3273] ('mul_ln1118_80') [3269]  (1.09 ns)

 <State 274>: 1.88ns
The critical path consists of the following:
	'load' operation ('layer_10_weights_V_49_load') on array 'layer_10_weights_V_49' [3275]  (0.79 ns)
	'mul' operation of DSP[3281] ('mul_ln1118_81') [3277]  (1.09 ns)

 <State 275>: 1.88ns
The critical path consists of the following:
	'load' operation ('layer_10_weights_V_50_load') on array 'layer_10_weights_V_50' [3283]  (0.79 ns)
	'mul' operation of DSP[3289] ('mul_ln1118_82') [3285]  (1.09 ns)

 <State 276>: 1.88ns
The critical path consists of the following:
	'load' operation ('layer_10_weights_V_51_load') on array 'layer_10_weights_V_51' [3291]  (0.79 ns)
	'mul' operation of DSP[3297] ('mul_ln1118_83') [3293]  (1.09 ns)

 <State 277>: 1.88ns
The critical path consists of the following:
	'load' operation ('layer_10_weights_V_52_load') on array 'layer_10_weights_V_52' [3299]  (0.79 ns)
	'mul' operation of DSP[3305] ('mul_ln1118_84') [3301]  (1.09 ns)

 <State 278>: 1.88ns
The critical path consists of the following:
	'load' operation ('layer_10_weights_V_53_load') on array 'layer_10_weights_V_53' [3307]  (0.79 ns)
	'mul' operation of DSP[3313] ('mul_ln1118_85') [3309]  (1.09 ns)

 <State 279>: 1.88ns
The critical path consists of the following:
	'load' operation ('layer_10_weights_V_54_load') on array 'layer_10_weights_V_54' [3315]  (0.79 ns)
	'mul' operation of DSP[3320] ('mul_ln703_9') [3317]  (1.09 ns)

 <State 280>: 1.88ns
The critical path consists of the following:
	'load' operation ('layer_10_weights_V_55_load') on array 'layer_10_weights_V_55' [3322]  (0.79 ns)
	'mul' operation of DSP[3328] ('mul_ln1118_87') [3324]  (1.09 ns)

 <State 281>: 1.88ns
The critical path consists of the following:
	'load' operation ('layer_10_weights_V_56_load') on array 'layer_10_weights_V_56' [3330]  (0.79 ns)
	'mul' operation of DSP[3336] ('mul_ln1118_88') [3332]  (1.09 ns)

 <State 282>: 1.88ns
The critical path consists of the following:
	'load' operation ('layer_10_weights_V_57_load') on array 'layer_10_weights_V_57' [3338]  (0.79 ns)
	'mul' operation of DSP[3344] ('mul_ln1118_89') [3340]  (1.09 ns)

 <State 283>: 1.88ns
The critical path consists of the following:
	'load' operation ('layer_10_weights_V_58_load') on array 'layer_10_weights_V_58' [3346]  (0.79 ns)
	'mul' operation of DSP[3352] ('mul_ln1118_90') [3348]  (1.09 ns)

 <State 284>: 1.88ns
The critical path consists of the following:
	'load' operation ('layer_10_weights_V_59_load') on array 'layer_10_weights_V_59' [3354]  (0.79 ns)
	'mul' operation of DSP[3360] ('mul_ln1118_91') [3356]  (1.09 ns)

 <State 285>: 1.88ns
The critical path consists of the following:
	'load' operation ('layer_10_weights_V_60_load') on array 'layer_10_weights_V_60' [3362]  (0.79 ns)
	'mul' operation of DSP[3368] ('mul_ln1118_92') [3364]  (1.09 ns)

 <State 286>: 1.88ns
The critical path consists of the following:
	'load' operation ('layer_10_weights_V_61_load') on array 'layer_10_weights_V_61' [3370]  (0.79 ns)
	'mul' operation of DSP[3376] ('mul_ln1118_93') [3372]  (1.09 ns)

 <State 287>: 1.88ns
The critical path consists of the following:
	'load' operation ('layer_10_weights_V_62_load') on array 'layer_10_weights_V_62' [3378]  (0.79 ns)
	'mul' operation of DSP[3384] ('mul_ln1118_94') [3380]  (1.09 ns)

 <State 288>: 1.88ns
The critical path consists of the following:
	'load' operation ('layer_10_weights_V_63_load') on array 'layer_10_weights_V_63' [3386]  (0.79 ns)
	'mul' operation of DSP[3392] ('mul_ln1118_95') [3388]  (1.09 ns)

 <State 289>: 1.66ns
The critical path consists of the following:
	'add' operation of DSP[3376] ('add_ln1192_93') [3376]  (0.831 ns)
	'add' operation of DSP[3384] ('add_ln1192_94') [3384]  (0.831 ns)

 <State 290>: 1.66ns
The critical path consists of the following:
	'add' operation of DSP[3384] ('add_ln1192_94') [3384]  (0.831 ns)
	'add' operation of DSP[3392] ('add_ln1192_95') [3392]  (0.831 ns)

 <State 291>: 2.06ns
The critical path consists of the following:
	'add' operation of DSP[3392] ('add_ln1192_95') [3392]  (0.831 ns)
	'select' operation ('select_ln8_1', ../src/hls/cnn_unoptimized.cpp:8) [3395]  (0.439 ns)
	'store' operation ('store_ln727') of variable 'select_ln8_1', ../src/hls/cnn_unoptimized.cpp:8 on array 'layer_10_out_V' [3396]  (0.79 ns)

 <State 292>: 0.79ns
The critical path consists of the following:
	'load' operation ('layer_10_out_V_load') on array 'layer_10_out_V' [3399]  (0.79 ns)

 <State 293>: 0.79ns
The critical path consists of the following:
	'load' operation ('layer_10_out_V_load') on array 'layer_10_out_V' [3399]  (0.79 ns)

 <State 294>: 0.79ns
The critical path consists of the following:
	'load' operation ('layer_10_out_V_load_2') on array 'layer_10_out_V' [3403]  (0.79 ns)

 <State 295>: 0.79ns
The critical path consists of the following:
	'load' operation ('layer_10_out_V_load_4') on array 'layer_10_out_V' [3407]  (0.79 ns)

 <State 296>: 0.79ns
The critical path consists of the following:
	'load' operation ('layer_10_out_V_load_6') on array 'layer_10_out_V' [3411]  (0.79 ns)

 <State 297>: 0.79ns
The critical path consists of the following:
	'load' operation ('layer_10_out_V_load_8') on array 'layer_10_out_V' [3415]  (0.79 ns)

 <State 298>: 0.79ns
The critical path consists of the following:
	'load' operation ('layer_10_out_V_load_10') on array 'layer_10_out_V' [3419]  (0.79 ns)

 <State 299>: 0.79ns
The critical path consists of the following:
	'load' operation ('layer_10_out_V_load_12') on array 'layer_10_out_V' [3423]  (0.79 ns)

 <State 300>: 0.79ns
The critical path consists of the following:
	'load' operation ('layer_10_out_V_load_14') on array 'layer_10_out_V' [3427]  (0.79 ns)

 <State 301>: 0.79ns
The critical path consists of the following:
	'load' operation ('layer_10_out_V_load_16') on array 'layer_10_out_V' [3431]  (0.79 ns)

 <State 302>: 0.79ns
The critical path consists of the following:
	'load' operation ('layer_10_out_V_load_18') on array 'layer_10_out_V' [3435]  (0.79 ns)

 <State 303>: 0.79ns
The critical path consists of the following:
	'load' operation ('layer_10_out_V_load_20') on array 'layer_10_out_V' [3439]  (0.79 ns)

 <State 304>: 0.79ns
The critical path consists of the following:
	'load' operation ('layer_10_out_V_load_22') on array 'layer_10_out_V' [3443]  (0.79 ns)

 <State 305>: 0.79ns
The critical path consists of the following:
	'load' operation ('layer_10_out_V_load_24') on array 'layer_10_out_V' [3447]  (0.79 ns)

 <State 306>: 0.79ns
The critical path consists of the following:
	'load' operation ('layer_10_out_V_load_26') on array 'layer_10_out_V' [3451]  (0.79 ns)

 <State 307>: 0.79ns
The critical path consists of the following:
	'load' operation ('layer_10_out_V_load_28') on array 'layer_10_out_V' [3455]  (0.79 ns)

 <State 308>: 0.79ns
The critical path consists of the following:
	'load' operation ('layer_10_out_V_load_30') on array 'layer_10_out_V' [3459]  (0.79 ns)

 <State 309>: 0.878ns
The critical path consists of the following:
	'phi' operation ('i', ../src/hls/cnn_unoptimized.cpp:140) with incoming values : ('add_ln140_2', ../src/hls/cnn_unoptimized.cpp:140) [3465]  (0 ns)
	'add' operation ('add_ln140_2', ../src/hls/cnn_unoptimized.cpp:140) [3466]  (0.878 ns)

 <State 310>: 1.88ns
The critical path consists of the following:
	'load' operation ('layer_11_weights_V_0_load') on array 'layer_11_weights_V_0' [3478]  (0.79 ns)
	'mul' operation of DSP[3483] ('mul_ln1118_96') [3480]  (1.09 ns)

 <State 311>: 1.88ns
The critical path consists of the following:
	'load' operation ('layer_11_weights_V_1_load') on array 'layer_11_weights_V_1' [3486]  (0.79 ns)
	'mul' operation of DSP[3492] ('mul_ln1118_97') [3488]  (1.09 ns)

 <State 312>: 1.88ns
The critical path consists of the following:
	'load' operation ('layer_11_weights_V_2_load') on array 'layer_11_weights_V_2' [3494]  (0.79 ns)
	'mul' operation of DSP[3500] ('mul_ln1118_98') [3496]  (1.09 ns)

 <State 313>: 1.88ns
The critical path consists of the following:
	'load' operation ('layer_11_weights_V_3_load') on array 'layer_11_weights_V_3' [3502]  (0.79 ns)
	'mul' operation of DSP[3508] ('mul_ln1118_99') [3504]  (1.09 ns)

 <State 314>: 1.88ns
The critical path consists of the following:
	'load' operation ('layer_11_weights_V_4_load') on array 'layer_11_weights_V_4' [3510]  (0.79 ns)
	'mul' operation of DSP[3516] ('mul_ln1118_100') [3512]  (1.09 ns)

 <State 315>: 1.88ns
The critical path consists of the following:
	'load' operation ('layer_11_weights_V_5_load') on array 'layer_11_weights_V_5' [3518]  (0.79 ns)
	'mul' operation of DSP[3524] ('mul_ln1118_101') [3520]  (1.09 ns)

 <State 316>: 1.88ns
The critical path consists of the following:
	'load' operation ('layer_11_weights_V_6_load') on array 'layer_11_weights_V_6' [3526]  (0.79 ns)
	'mul' operation of DSP[3532] ('mul_ln1118_102') [3528]  (1.09 ns)

 <State 317>: 1.88ns
The critical path consists of the following:
	'load' operation ('layer_11_weights_V_7_load') on array 'layer_11_weights_V_7' [3534]  (0.79 ns)
	'mul' operation of DSP[3540] ('mul_ln1118_103') [3536]  (1.09 ns)

 <State 318>: 1.88ns
The critical path consists of the following:
	'load' operation ('layer_11_weights_V_8_load') on array 'layer_11_weights_V_8' [3542]  (0.79 ns)
	'mul' operation of DSP[3548] ('mul_ln1118_104') [3544]  (1.09 ns)

 <State 319>: 1.88ns
The critical path consists of the following:
	'load' operation ('layer_11_weights_V_9_load') on array 'layer_11_weights_V_9' [3550]  (0.79 ns)
	'mul' operation of DSP[3556] ('mul_ln1118_105') [3552]  (1.09 ns)

 <State 320>: 1.88ns
The critical path consists of the following:
	'load' operation ('layer_11_weights_V_10_load') on array 'layer_11_weights_V_10' [3558]  (0.79 ns)
	'mul' operation of DSP[3563] ('mul_ln703_10') [3560]  (1.09 ns)

 <State 321>: 1.88ns
The critical path consists of the following:
	'load' operation ('layer_11_weights_V_11_load') on array 'layer_11_weights_V_11' [3565]  (0.79 ns)
	'mul' operation of DSP[3570] ('mul_ln703_11') [3567]  (1.09 ns)

 <State 322>: 1.88ns
The critical path consists of the following:
	'load' operation ('layer_11_weights_V_12_load') on array 'layer_11_weights_V_12' [3572]  (0.79 ns)
	'mul' operation of DSP[3578] ('mul_ln1118_108') [3574]  (1.09 ns)

 <State 323>: 1.88ns
The critical path consists of the following:
	'load' operation ('layer_11_weights_V_13_load') on array 'layer_11_weights_V_13' [3580]  (0.79 ns)
	'mul' operation of DSP[3586] ('mul_ln1118_109') [3582]  (1.09 ns)

 <State 324>: 1.88ns
The critical path consists of the following:
	'load' operation ('layer_11_weights_V_14_load') on array 'layer_11_weights_V_14' [3588]  (0.79 ns)
	'mul' operation of DSP[3594] ('mul_ln1118_110') [3590]  (1.09 ns)

 <State 325>: 1.88ns
The critical path consists of the following:
	'load' operation ('layer_11_weights_V_15_load') on array 'layer_11_weights_V_15' [3596]  (0.79 ns)
	'mul' operation of DSP[3602] ('mul_ln1118_111') [3598]  (1.09 ns)

 <State 326>: 1.88ns
The critical path consists of the following:
	'load' operation ('layer_11_weights_V_16_load') on array 'layer_11_weights_V_16' [3604]  (0.79 ns)
	'mul' operation of DSP[3610] ('mul_ln1118_112') [3606]  (1.09 ns)

 <State 327>: 1.88ns
The critical path consists of the following:
	'load' operation ('layer_11_weights_V_17_load') on array 'layer_11_weights_V_17' [3612]  (0.79 ns)
	'mul' operation of DSP[3618] ('mul_ln1118_113') [3614]  (1.09 ns)

 <State 328>: 1.88ns
The critical path consists of the following:
	'load' operation ('layer_11_weights_V_18_load') on array 'layer_11_weights_V_18' [3620]  (0.79 ns)
	'mul' operation of DSP[3626] ('mul_ln1118_114') [3622]  (1.09 ns)

 <State 329>: 1.88ns
The critical path consists of the following:
	'load' operation ('layer_11_weights_V_19_load') on array 'layer_11_weights_V_19' [3628]  (0.79 ns)
	'mul' operation of DSP[3634] ('mul_ln1118_115') [3630]  (1.09 ns)

 <State 330>: 1.88ns
The critical path consists of the following:
	'load' operation ('layer_11_weights_V_20_load') on array 'layer_11_weights_V_20' [3636]  (0.79 ns)
	'mul' operation of DSP[3642] ('mul_ln1118_116') [3638]  (1.09 ns)

 <State 331>: 1.88ns
The critical path consists of the following:
	'load' operation ('layer_11_weights_V_21_load') on array 'layer_11_weights_V_21' [3644]  (0.79 ns)
	'mul' operation of DSP[3650] ('mul_ln1118_117') [3646]  (1.09 ns)

 <State 332>: 1.88ns
The critical path consists of the following:
	'load' operation ('layer_11_weights_V_22_load') on array 'layer_11_weights_V_22' [3652]  (0.79 ns)
	'mul' operation of DSP[3658] ('mul_ln1118_118') [3654]  (1.09 ns)

 <State 333>: 1.88ns
The critical path consists of the following:
	'load' operation ('layer_11_weights_V_23_load') on array 'layer_11_weights_V_23' [3660]  (0.79 ns)
	'mul' operation of DSP[3666] ('mul_ln1118_119') [3662]  (1.09 ns)

 <State 334>: 1.88ns
The critical path consists of the following:
	'load' operation ('layer_11_weights_V_24_load') on array 'layer_11_weights_V_24' [3668]  (0.79 ns)
	'mul' operation of DSP[3674] ('mul_ln1118_120') [3670]  (1.09 ns)

 <State 335>: 1.88ns
The critical path consists of the following:
	'load' operation ('layer_11_weights_V_25_load') on array 'layer_11_weights_V_25' [3676]  (0.79 ns)
	'mul' operation of DSP[3681] ('mul_ln703_12') [3678]  (1.09 ns)

 <State 336>: 1.88ns
The critical path consists of the following:
	'load' operation ('layer_11_weights_V_26_load') on array 'layer_11_weights_V_26' [3683]  (0.79 ns)
	'mul' operation of DSP[3689] ('mul_ln1118_122') [3685]  (1.09 ns)

 <State 337>: 1.88ns
The critical path consists of the following:
	'load' operation ('layer_11_weights_V_27_load') on array 'layer_11_weights_V_27' [3691]  (0.79 ns)
	'mul' operation of DSP[3697] ('mul_ln1118_123') [3693]  (1.09 ns)

 <State 338>: 1.88ns
The critical path consists of the following:
	'load' operation ('layer_11_weights_V_28_load') on array 'layer_11_weights_V_28' [3699]  (0.79 ns)
	'mul' operation of DSP[3705] ('mul_ln1118_124') [3701]  (1.09 ns)

 <State 339>: 1.88ns
The critical path consists of the following:
	'load' operation ('layer_11_weights_V_29_load') on array 'layer_11_weights_V_29' [3707]  (0.79 ns)
	'mul' operation of DSP[3713] ('mul_ln1118_125') [3709]  (1.09 ns)

 <State 340>: 1.88ns
The critical path consists of the following:
	'load' operation ('layer_11_weights_V_30_load') on array 'layer_11_weights_V_30' [3715]  (0.79 ns)
	'mul' operation of DSP[3721] ('mul_ln1118_126') [3717]  (1.09 ns)

 <State 341>: 1.88ns
The critical path consists of the following:
	'load' operation ('layer_11_weights_V_31_load') on array 'layer_11_weights_V_31' [3723]  (0.79 ns)
	'mul' operation of DSP[3729] ('mul_ln1118_127') [3725]  (1.09 ns)

 <State 342>: 1.66ns
The critical path consists of the following:
	'add' operation of DSP[3713] ('add_ln1192_125') [3713]  (0.831 ns)
	'add' operation of DSP[3721] ('add_ln1192_126') [3721]  (0.831 ns)

 <State 343>: 1.66ns
The critical path consists of the following:
	'add' operation of DSP[3721] ('add_ln1192_126') [3721]  (0.831 ns)
	'add' operation of DSP[3729] ('add_ln1192_127') [3729]  (0.831 ns)

 <State 344>: 2.06ns
The critical path consists of the following:
	'add' operation of DSP[3729] ('add_ln1192_127') [3729]  (0.831 ns)
	'select' operation ('select_ln8_2', ../src/hls/cnn_unoptimized.cpp:8) [3732]  (0.439 ns)
	'store' operation ('store_ln727') of variable 'select_ln8_2', ../src/hls/cnn_unoptimized.cpp:8 on array 'layer_11_out_V' [3733]  (0.79 ns)

 <State 345>: 0.79ns
The critical path consists of the following:
	'load' operation ('layer_11_out_V_load') on array 'layer_11_out_V' [3736]  (0.79 ns)

 <State 346>: 0.79ns
The critical path consists of the following:
	'load' operation ('layer_11_out_V_load') on array 'layer_11_out_V' [3736]  (0.79 ns)

 <State 347>: 0.79ns
The critical path consists of the following:
	'load' operation ('layer_11_out_V_load_2') on array 'layer_11_out_V' [3740]  (0.79 ns)

 <State 348>: 0.79ns
The critical path consists of the following:
	'load' operation ('layer_11_out_V_load_4') on array 'layer_11_out_V' [3744]  (0.79 ns)

 <State 349>: 0.79ns
The critical path consists of the following:
	'load' operation ('layer_11_out_V_load_6') on array 'layer_11_out_V' [3748]  (0.79 ns)

 <State 350>: 0.79ns
The critical path consists of the following:
	'load' operation ('layer_11_out_V_load_8') on array 'layer_11_out_V' [3752]  (0.79 ns)

 <State 351>: 0.79ns
The critical path consists of the following:
	'load' operation ('layer_11_out_V_load_10') on array 'layer_11_out_V' [3756]  (0.79 ns)

 <State 352>: 0.79ns
The critical path consists of the following:
	'load' operation ('layer_11_out_V_load_12') on array 'layer_11_out_V' [3760]  (0.79 ns)

 <State 353>: 0.79ns
The critical path consists of the following:
	'load' operation ('layer_11_out_V_load_14') on array 'layer_11_out_V' [3764]  (0.79 ns)

 <State 354>: 6.13ns
The critical path consists of the following:
	'phi' operation ('i', ../src/hls/cnn_unoptimized.cpp:166) with incoming values : ('add_ln166', ../src/hls/cnn_unoptimized.cpp:166) [3770]  (0 ns)
	'mux' operation ('tmp_2') [3780]  (0.605 ns)
	'mul' operation ('mul_ln1192_6') [3782]  (3.08 ns)
	'add' operation ('add_ln1192_129') [3784]  (1.22 ns)
	'add' operation ('add_ln1192_130') [3790]  (1.22 ns)

 <State 355>: 6.75ns
The critical path consists of the following:
	'mul' operation ('mul_ln1192_10') [3805]  (3.08 ns)
	'add' operation ('add_ln1192_133') [3808]  (1.22 ns)
	'add' operation ('add_ln1192_134') [3814]  (1.22 ns)
	'add' operation ('add_ln1192_135') [3820]  (1.22 ns)

 <State 356>: 6.75ns
The critical path consists of the following:
	'mul' operation ('mul_ln1192_15') [3835]  (3.08 ns)
	'add' operation ('add_ln1192_138') [3838]  (1.22 ns)
	'add' operation ('add_ln1192_139') [3844]  (1.22 ns)
	'add' operation ('add_ln1192_140') [3850]  (1.22 ns)

 <State 357>: 7.24ns
The critical path consists of the following:
	'mul' operation ('mul_ln1192_19') [3859]  (3.08 ns)
	'add' operation ('add_ln1192_142') [3862]  (1.22 ns)
	'add' operation ('add_ln1192_143') [3868]  (1.22 ns)
	'add' operation ('add_ln1192_144') [3874]  (1.22 ns)
	'store' operation ('store_ln727') of variable 'trunc_ln708_98' on static variable 'cnn_output_V_2' [3878]  (0.489 ns)

 <State 358>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', ../src/hls/cnn_unoptimized.cpp:185) with incoming values : ('add_ln185', ../src/hls/cnn_unoptimized.cpp:185) [3902]  (0.489 ns)

 <State 359>: 0.884ns
The critical path consists of the following:
	'phi' operation ('i', ../src/hls/cnn_unoptimized.cpp:185) with incoming values : ('add_ln185', ../src/hls/cnn_unoptimized.cpp:185) [3902]  (0 ns)
	blocking operation 0.884 ns on control path)

 <State 360>: 1.96ns
The critical path consists of the following:
	'mux' operation ('tmp_18') [3912]  (0.605 ns)
	'call' operation ('temp_array.V[0]', ../src/hls/cnn_unoptimized.cpp:187) to 'exp<40, 32>' [3914]  (1.35 ns)

 <State 361>: 5.98ns
The critical path consists of the following:
	'call' operation ('temp_array.V[0]', ../src/hls/cnn_unoptimized.cpp:187) to 'exp<40, 32>' [3914]  (5.98 ns)

 <State 362>: 5.98ns
The critical path consists of the following:
	'call' operation ('temp_array.V[0]', ../src/hls/cnn_unoptimized.cpp:187) to 'exp<40, 32>' [3914]  (5.98 ns)

 <State 363>: 3.6ns
The critical path consists of the following:
	'call' operation ('temp_array.V[0]', ../src/hls/cnn_unoptimized.cpp:187) to 'exp<40, 32>' [3914]  (2.37 ns)
	'add' operation ('sum.V') [3930]  (1.23 ns)

 <State 364>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', ../src/hls/cnn_unoptimized.cpp:190) with incoming values : ('add_ln190', ../src/hls/cnn_unoptimized.cpp:190) [3936]  (0.489 ns)

 <State 365>: 2.35ns
The critical path consists of the following:
	'phi' operation ('i', ../src/hls/cnn_unoptimized.cpp:190) with incoming values : ('add_ln190', ../src/hls/cnn_unoptimized.cpp:190) [3936]  (0 ns)
	'mux' operation ('tmp_19') [3949]  (0.605 ns)
	'sdiv' operation ('sdiv_ln1148') [3951]  (1.75 ns)

 <State 366>: 1.75ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [3951]  (1.75 ns)

 <State 367>: 1.75ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [3951]  (1.75 ns)

 <State 368>: 1.75ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [3951]  (1.75 ns)

 <State 369>: 1.75ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [3951]  (1.75 ns)

 <State 370>: 1.75ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [3951]  (1.75 ns)

 <State 371>: 1.75ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [3951]  (1.75 ns)

 <State 372>: 1.75ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [3951]  (1.75 ns)

 <State 373>: 1.75ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [3951]  (1.75 ns)

 <State 374>: 1.75ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [3951]  (1.75 ns)

 <State 375>: 1.75ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [3951]  (1.75 ns)

 <State 376>: 1.75ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [3951]  (1.75 ns)

 <State 377>: 1.75ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [3951]  (1.75 ns)

 <State 378>: 1.75ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [3951]  (1.75 ns)

 <State 379>: 1.75ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [3951]  (1.75 ns)

 <State 380>: 1.75ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [3951]  (1.75 ns)

 <State 381>: 1.75ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [3951]  (1.75 ns)

 <State 382>: 1.75ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [3951]  (1.75 ns)

 <State 383>: 1.75ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [3951]  (1.75 ns)

 <State 384>: 1.75ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [3951]  (1.75 ns)

 <State 385>: 1.75ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [3951]  (1.75 ns)

 <State 386>: 1.75ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [3951]  (1.75 ns)

 <State 387>: 1.75ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [3951]  (1.75 ns)

 <State 388>: 1.75ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [3951]  (1.75 ns)

 <State 389>: 1.75ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [3951]  (1.75 ns)

 <State 390>: 1.75ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [3951]  (1.75 ns)

 <State 391>: 1.75ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [3951]  (1.75 ns)

 <State 392>: 1.75ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [3951]  (1.75 ns)

 <State 393>: 1.75ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [3951]  (1.75 ns)

 <State 394>: 1.75ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [3951]  (1.75 ns)

 <State 395>: 1.75ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [3951]  (1.75 ns)

 <State 396>: 1.75ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [3951]  (1.75 ns)

 <State 397>: 1.75ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [3951]  (1.75 ns)

 <State 398>: 1.75ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [3951]  (1.75 ns)

 <State 399>: 1.75ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [3951]  (1.75 ns)

 <State 400>: 1.75ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [3951]  (1.75 ns)

 <State 401>: 1.75ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [3951]  (1.75 ns)

 <State 402>: 1.75ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [3951]  (1.75 ns)

 <State 403>: 1.75ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [3951]  (1.75 ns)

 <State 404>: 1.75ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [3951]  (1.75 ns)

 <State 405>: 1.75ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [3951]  (1.75 ns)

 <State 406>: 1.75ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [3951]  (1.75 ns)

 <State 407>: 1.75ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [3951]  (1.75 ns)

 <State 408>: 1.75ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [3951]  (1.75 ns)

 <State 409>: 1.75ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [3951]  (1.75 ns)

 <State 410>: 1.75ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [3951]  (1.75 ns)

 <State 411>: 1.75ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [3951]  (1.75 ns)

 <State 412>: 1.75ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [3951]  (1.75 ns)

 <State 413>: 1.75ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [3951]  (1.75 ns)

 <State 414>: 1.75ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [3951]  (1.75 ns)

 <State 415>: 1.75ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [3951]  (1.75 ns)

 <State 416>: 2.24ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [3951]  (1.75 ns)
	'store' operation ('store_ln192', ../src/hls/cnn_unoptimized.cpp:192) of variable 'shl_ln1' on static variable 'cnn_output_V_2' [3956]  (0.489 ns)

 <State 417>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', ../src/hls/cnn_unoptimized.cpp:317) with incoming values : ('add_ln317', ../src/hls/cnn_unoptimized.cpp:317) [3972]  (0.489 ns)

 <State 418>: 5.95ns
The critical path consists of the following:
	'phi' operation ('i', ../src/hls/cnn_unoptimized.cpp:317) with incoming values : ('add_ln317', ../src/hls/cnn_unoptimized.cpp:317) [3972]  (0 ns)
	'mux' operation ('__Val2__') [3985]  (0.605 ns)
	'sub' operation ('tmp.V') [3988]  (1.07 ns)
	'select' operation ('tmp.V') [3989]  (0.438 ns)
	'cttz' operation ('l') [3992]  (0 ns)
	'sub' operation ('sub_ln944') [3993]  (1.2 ns)
	'add' operation ('lsb_index') [3995]  (1.2 ns)
	'icmp' operation ('icmp_ln946') [3997]  (1.1 ns)
	'and' operation ('and_ln946') [4006]  (0 ns)
	'or' operation ('a') [4009]  (0 ns)
	'and' operation ('tobool34_i_i785') [4018]  (0.331 ns)

 <State 419>: 4.87ns
The critical path consists of the following:
	'add' operation ('add_ln958') [4012]  (1.2 ns)
	'lshr' operation ('lshr_ln958') [4014]  (0 ns)
	'select' operation ('m') [4019]  (0 ns)
	'add' operation ('m') [4021]  (1.47 ns)
	'select' operation ('select_ln943') [4025]  (0.445 ns)
	'add' operation ('add_ln964') [4028]  (1.22 ns)
	'select' operation ('output_package.data.V') [4032]  (0.525 ns)

 <State 420>: 0ns
The critical path consists of the following:

 <State 421>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165
	State 166
	State 167
	State 168
	State 169
	State 170
	State 171
	State 172
	State 173
	State 174
	State 175
	State 176
	State 177
	State 178
	State 179
	State 180
	State 181
	State 182
	State 183
	State 184
	State 185
	State 186
	State 187
	State 188
	State 189
	State 190
	State 191
	State 192
	State 193
	State 194
	State 195
	State 196
	State 197
	State 198
	State 199
	State 200
	State 201
	State 202
	State 203
	State 204
	State 205
	State 206
	State 207
	State 208
	State 209
	State 210
	State 211
	State 212
	State 213
	State 214
	State 215
	State 216
	State 217
	State 218
	State 219
	State 220
	State 221
	State 222
	State 223
	State 224
	State 225
	State 226
	State 227
	State 228
	State 229
	State 230
	State 231
	State 232
	State 233
	State 234
	State 235
	State 236
	State 237
	State 238
	State 239
	State 240
	State 241
	State 242
	State 243
	State 244
	State 245
	State 246
	State 247
	State 248
	State 249
	State 250
	State 251
	State 252
	State 253
	State 254
	State 255
	State 256
	State 257
	State 258
	State 259
	State 260
	State 261
	State 262
	State 263
	State 264
	State 265
	State 266
	State 267
	State 268
	State 269
	State 270
	State 271
	State 272
	State 273
	State 274
	State 275
	State 276
	State 277
	State 278
	State 279
	State 280
	State 281
	State 282
	State 283
	State 284
	State 285
	State 286
	State 287
	State 288
	State 289
	State 290
	State 291
	State 292
	State 293
	State 294
	State 295
	State 296
	State 297
	State 298
	State 299
	State 300
	State 301
	State 302
	State 303
	State 304
	State 305
	State 306
	State 307
	State 308
	State 309
	State 310
	State 311
	State 312
	State 313
	State 314
	State 315
	State 316
	State 317
	State 318
	State 319
	State 320
	State 321
	State 322
	State 323
	State 324
	State 325
	State 326
	State 327
	State 328
	State 329
	State 330
	State 331
	State 332
	State 333
	State 334
	State 335
	State 336
	State 337
	State 338
	State 339
	State 340
	State 341
	State 342
	State 343
	State 344
	State 345
	State 346
	State 347
	State 348
	State 349
	State 350
	State 351
	State 352
	State 353
	State 354
	State 355
	State 356
	State 357
	State 358
	State 359
	State 360
	State 361
	State 362
	State 363
	State 364
	State 365
	State 366
	State 367
	State 368
	State 369
	State 370
	State 371
	State 372
	State 373
	State 374
	State 375
	State 376
	State 377
	State 378
	State 379
	State 380
	State 381
	State 382
	State 383
	State 384
	State 385
	State 386
	State 387
	State 388
	State 389
	State 390
	State 391
	State 392
	State 393
	State 394
	State 395
	State 396
	State 397
	State 398
	State 399
	State 400
	State 401
	State 402
	State 403
	State 404
	State 405
	State 406
	State 407
	State 408
	State 409
	State 410
	State 411
	State 412
	State 413
	State 414
	State 415
	State 416
	State 417
	State 418
	State 419
	State 420
	State 421


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
