#TSMC7nm lib paths
set vars(questa_home) $::env(QUESTA_HOME)

#Path relative to modelsim inputs/outputs
set vars(modelsim_project_path) "./"
#set vars(saif_path) "$vars(modelsim_path)/SAIF"
set vars(questa_modelsim_init_path) "/uusoc/facility/cad_tools/Mentor/lnis_tools/modelsim/questasim"
#set vars(sdf_path) "/research/ece/lnis/USERS/scharas/tuto/Modelsim/lvs_modelsim/test/sdf"

#Path relative to the different verilog files
set vars(verilog_rtl_path) "../../SRC"
set vars(tb_path) "../tb"
#set vars(verilog_mapped_path) "/research/ece/lnis/USERS/scharas/tuto/Modelsim/lvs_modelsim/test/hdl/mapped"


#set vars(arm_backend_path_12nm)	"/research/ece/lnis/CAD_TOOLS/DKITS/GF/12nm/backend/ARM"
#set vars(sclib_12nm_10_5t_verilog)	"$vars(arm_backend_path_12nm)/SCLIB/sc10p5mcpp84_base_rvt_c14/r0p0/verilog/sc10p5mcpp84_12lp_base_rvt_c14.v"
#set vars(gpio_12nm_verilog)	"$vars(arm_backend_path_12nm)/GPIO/io_gppr_t18_mv10_mv18_fs18_rvt_dr/r2p0/verilog/io_gppr_12lp_t18_mv10_mv18_fs18_rvt_dr.v"

#set vars(arm_backend_path_14nm)	"/research/ece/lnis/CAD_TOOLS/DKITS/GF/14nm/backend/ARM"
#set vars(sclib_14nm_9t_verilog)	"$vars(arm_backend_path_14nm)/SCLIB/sc9mcpp84_base_rvt_c14/r0p0/verilog/sc9mcpp84_14lppxl_base_rvt_c14.v"
#set vars(gpio_14nm_verilog)	"$vars(arm_backend_path_14nm)/GPIO/io_gppr_t18_mv10_mv18_fs18_rvt_dr/verilog/io_gppr_14lppxl_t18_mv10_mv18_fs18_rvt_dr.v"




