$date
	Tue Apr 19 00:42:54 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module DPU_testbench $end
$var wire 8 ! seg [7:0] $end
$var wire 8 " dout [7:0] $end
$var reg 16 # din [15:0] $end
$var reg 2 $ dsel [1:0] $end
$var integer 32 % stepSize [31:0] $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1100100 %
b0 $
b0 #
b0 "
b11000000 !
$end
#500
b10011001 !
b100 "
b1100100 #
#1000
b110 "
b1 $
#1500
b100 "
b10 $
#2000
b0 "
b11 $
#2500
b10000000 !
b1000 "
b0 $
b11001000 #
#3000
b1100 "
b1 $
#3500
b1000 "
b10 $
#4000
b0 "
b11 $
#4500
b1111111 !
b1100 "
b0 $
b100101100 #
#5000
b10 "
b1 $
#5500
b1110 "
b10 $
#6000
b1 "
b11 $
#6500
b10010000 !
b0 "
b0 $
b110010000 #
#7000
b1001 "
b1 $
#7500
b10 $
#8000
b1 "
b11 $
#8500
b1111111 !
b100 "
b0 $
b111110100 #
#9000
b1111 "
b1 $
#9500
b10 $
#10000
b1 "
b11 $
#10500
b1000 "
b0 $
b1001011000 #
#11000
b101 "
b1 $
#11500
b1101 "
b10 $
#12000
b10 "
b11 $
#12500
b11111000 !
b1100 "
b0 $
b1010111100 #
#13000
b1011 "
b1 $
#13500
b111 "
b10 $
#14000
b10 "
b11 $
#14500
b11000000 !
b0 "
b0 $
b1100100000 #
#15000
b10 "
b1 $
#15500
b0 "
b10 $
#16000
b11 "
b11 $
#16500
b100 "
b0 $
b1110000100 #
#17000
b1000 "
b1 $
#17500
b0 "
b10 $
#18000
b11 "
b11 $
#18500
b10000000 !
b1000 "
b0 $
b1111101000 #
#19000
b1110 "
b1 $
#19500
b1000 "
b10 $
#20000
b11 "
b11 $
