Welcome to Xilinx CORE Generator.
Help system initialized.
The IP Catalog has been reloaded.
Loaded all available family support information.
Opening project file /home/jblum/fpgadev/usrp3/top/e200/coregen/coregen.cgp.
Recustomize and Generate (Under Original Project Settings)INFO:sim:172 - Generating IP...
WARNING:sim - A core named 'axi_datamover_v3_00_a' already exists in the
   project. Output products for this core may be overwritten.
Resolving generics for 'axi_datamover_v3_00_a'...
WARNING:sim - A core named 'axi_datamover_v3_00_a' already exists in the
   project. Output products for this core may be overwritten.
Applying external generics to 'axi_datamover_v3_00_a'...
Delivering associated files for 'axi_datamover_v3_00_a'...
Delivered 97 files into directory
/home/jblum/fpgadev/usrp3/top/e200/coregen/tmp/_cg/axi_datamover_v3_00_a
Writing VEO instantiation template for 'axi_datamover_v3_00_a'...
Writing Verilog instantiation wrapper for 'axi_datamover_v3_00_a'...
Delivered 97 files into directory
/home/jblum/fpgadev/usrp3/top/e200/coregen/tmp/_cg/axi_datamover_v3_00_a
Writing Verilog instantiation wrapper for 'axi_datamover_v3_00_a'...
Delivered 3 files into directory
/home/jblum/fpgadev/usrp3/top/e200/coregen/tmp/_cg/axi_datamover_v3_00_a
Delivered 1 file into directory
/home/jblum/fpgadev/usrp3/top/e200/coregen/tmp/_cg/axi_datamover_v3_00_a
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Regenerating ISE project file for 'axi_datamover_v3_00_a'...
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
Closed project file.
