Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 1dca9d569dda4497a79353c1acfc73a6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot tb_img_data_generator_func_impl xil_defaultlib.tb_img_data_generator xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.bram_hdmi_data_blk_mem_gen_mux
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RAM_EXTENSION...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100000000...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RAM_EXTENSION...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100000010...
Compiling module xil_defaultlib.bram_hdmi_data_blk_mem_gen_prim_...
Compiling module xil_defaultlib.bram_hdmi_data_blk_mem_gen_prim_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RAM_EXTENSION...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b1111101111...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RAM_EXTENSION...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b1101000000...
Compiling module xil_defaultlib.bram_hdmi_data_blk_mem_gen_prim_...
Compiling module xil_defaultlib.bram_hdmi_data_blk_mem_gen_prim_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RAM_EXTENSION...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b1111111111...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RAM_EXTENSION...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b1101000000...
Compiling module xil_defaultlib.bram_hdmi_data_blk_mem_gen_prim_...
Compiling module xil_defaultlib.bram_hdmi_data_blk_mem_gen_prim_...
Compiling module unisims_ver.GND
Compiling module xil_defaultlib.bram_hdmi_data_blk_mem_gen_prim_...
Compiling module xil_defaultlib.bram_hdmi_data_blk_mem_gen_prim_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RAM_EXTENSION...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b1111111111...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RAM_EXTENSION...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b1111111111...
Compiling module xil_defaultlib.bram_hdmi_data_blk_mem_gen_prim_...
Compiling module xil_defaultlib.bram_hdmi_data_blk_mem_gen_prim_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RAM_EXTENSION...
Compiling module unisims_ver.RAMB36E1(INIT_20=256'b0100000000...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RAM_EXTENSION...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0111000111...
Compiling module xil_defaultlib.bram_hdmi_data_blk_mem_gen_prim_...
Compiling module xil_defaultlib.bram_hdmi_data_blk_mem_gen_prim_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RAM_EXTENSION...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b1001010001...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RAM_EXTENSION...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b1101010000...
Compiling module xil_defaultlib.bram_hdmi_data_blk_mem_gen_prim_...
Compiling module xil_defaultlib.bram_hdmi_data_blk_mem_gen_prim_...
Compiling module xil_defaultlib.bram_hdmi_data_blk_mem_gen_gener...
Compiling module xil_defaultlib.bram_hdmi_data_blk_mem_gen_top
Compiling module xil_defaultlib.bram_hdmi_data_blk_mem_gen_v8_4_...
Compiling module xil_defaultlib.bram_hdmi_data_blk_mem_gen_v8_4_...
Compiling module xil_defaultlib.bram_hdmi_data
Compiling module xil_defaultlib.img_data_generator
Compiling module xil_defaultlib.tb_img_data_generator
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_img_data_generator_func_impl
