#!/usr/bin/env python3
"""
é›†æˆSchemaç³»ç»Ÿçš„å¢å¼ºVerilogè®¾è®¡æ™ºèƒ½ä½“

Enhanced Verilog Design Agent with Schema Integration  
"""

import os 
import json
import asyncio
import subprocess
import tempfile
from typing import Dict, Any, Set, List
from pathlib import Path

from core.schema_system.enhanced_base_agent import EnhancedBaseAgent
from core.enums import AgentCapability
from core.base_agent import TaskMessage
from core.response_format import ResponseFormat, TaskStatus, ResponseType, QualityMetrics
from llm_integration.enhanced_llm_client import EnhancedLLMClient
from config.config import FrameworkConfig
from core.enhanced_logging_config import get_agent_logger, get_artifacts_dir


class EnhancedRealVerilogAgent(EnhancedBaseAgent):
    """é›†æˆSchemaç³»ç»Ÿçš„å¢å¼ºVerilog HDLè®¾è®¡æ™ºèƒ½ä½“"""
    
    def __init__(self, config: FrameworkConfig = None):
        super().__init__(
            agent_id="enhanced_real_verilog_agent",
            role="verilog_designer",
            capabilities={
                AgentCapability.CODE_GENERATION,
                AgentCapability.MODULE_DESIGN,
                AgentCapability.SPECIFICATION_ANALYSIS
            },
            config=config
        )
        
        # åˆå§‹åŒ–LLMå®¢æˆ·ç«¯
        self.config = config or FrameworkConfig.from_env()
        self.llm_client = EnhancedLLMClient(self.config.llm)
        
        # è®¾ç½®ä¸“ç”¨æ—¥å¿—å™¨
        self.agent_logger = get_agent_logger('EnhancedRealVerilogAgent')
        self.artifacts_dir = get_artifacts_dir()
        
        # æ³¨å†Œå¢å¼ºå·¥å…·
        self._register_enhanced_verilog_tools()
        
        self.logger.info(f"ğŸ”§ å¢å¼ºVerilogè®¾è®¡æ™ºèƒ½ä½“(Schemaæ”¯æŒ)åˆå§‹åŒ–å®Œæˆ")
        self.agent_logger.info("EnhancedRealVerilogAgentåˆå§‹åŒ–å®Œæˆ")
    
    def _register_enhanced_verilog_tools(self):
        """æ³¨å†Œå¸¦SchemaéªŒè¯çš„Verilogè®¾è®¡å·¥å…·"""
        
        # 1. è®¾è®¡éœ€æ±‚åˆ†æå·¥å…·
        self.register_enhanced_tool(
            name="analyze_design_requirements",
            func=self._tool_analyze_design_requirements,
            description="åˆ†æå’Œè§£æVerilogè®¾è®¡éœ€æ±‚ï¼Œæå–å…³é”®è®¾è®¡å‚æ•°",
            security_level="normal",
            category="analysis",
            schema={
                "type": "object",
                "properties": {
                    "requirements": {
                        "type": "string",
                        "minLength": 10,
                        "maxLength": 50000,
                        "description": "è®¾è®¡éœ€æ±‚æè¿°ï¼ŒåŒ…å«åŠŸèƒ½è§„æ ¼å’Œçº¦æŸæ¡ä»¶"
                    },
                    "design_type": {
                        "type": "string",
                        "enum": ["combinational", "sequential", "mixed", "custom"],
                        "default": "mixed",
                        "description": "è®¾è®¡ç±»å‹åˆ†ç±»"
                    },
                    "complexity_level": {
                        "type": "string", 
                        "enum": ["simple", "medium", "complex", "advanced"],
                        "default": "medium",
                        "description": "è®¾è®¡å¤æ‚åº¦çº§åˆ«"
                    }
                },
                "required": ["requirements"],
                "additionalProperties": False
            }
        )
        
        # 2. Verilogä»£ç ç”Ÿæˆå·¥å…·
        self.register_enhanced_tool(
            name="generate_verilog_code",
            func=self._tool_generate_verilog_code,
            description="ç”Ÿæˆé«˜è´¨é‡çš„Verilog HDLä»£ç ",
            security_level="high",
            category="code_generation",
            schema={
                "type": "object",
                "properties": {
                    "module_name": {
                        "type": "string",
                        "pattern": r"^[a-zA-Z][a-zA-Z0-9_]*$",
                        "minLength": 1,
                        "maxLength": 100,
                        "description": "Verilogæ¨¡å—åç§°ï¼Œå¿…é¡»ä»¥å­—æ¯å¼€å¤´ï¼Œåªèƒ½åŒ…å«å­—æ¯ã€æ•°å­—å’Œä¸‹åˆ’çº¿"
                    },
                    "requirements": {
                        "type": "string",
                        "minLength": 10,
                        "maxLength": 10000,
                        "description": "è®¾è®¡éœ€æ±‚å’ŒåŠŸèƒ½æè¿°"
                    },
                    "input_ports": {
                        "type": "array",
                        "items": {
                            "type": "object",
                            "properties": {
                                "name": {
                                    "type": "string",
                                    "pattern": r"^[a-zA-Z][a-zA-Z0-9_]*$",
                                    "maxLength": 50
                                },
                                "width": {
                                    "type": "integer",
                                    "minimum": 1,
                                    "maximum": 1024,
                                    "default": 1
                                },
                                "description": {
                                    "type": "string",
                                    "maxLength": 200
                                }
                            },
                            "required": ["name"],
                            "additionalProperties": False
                        },
                        "maxItems": 100,
                        "description": "è¾“å…¥ç«¯å£å®šä¹‰åˆ—è¡¨"
                    },
                    "output_ports": {
                        "type": "array",
                        "items": {
                            "type": "object",
                            "properties": {
                                "name": {
                                    "type": "string", 
                                    "pattern": r"^[a-zA-Z][a-zA-Z0-9_]*$",
                                    "maxLength": 50
                                },
                                "width": {
                                    "type": "integer",
                                    "minimum": 1,
                                    "maximum": 1024,
                                    "default": 1
                                },
                                "description": {
                                    "type": "string",
                                    "maxLength": 200
                                }
                            },
                            "required": ["name"],
                            "additionalProperties": False
                        },
                        "maxItems": 100,
                        "description": "è¾“å‡ºç«¯å£å®šä¹‰åˆ—è¡¨"
                    },
                    "clock_domain": {
                        "type": "object",
                        "properties": {
                            "clock_name": {
                                "type": "string",
                                "pattern": r"^[a-zA-Z][a-zA-Z0-9_]*$",
                                "default": "clk"
                            },
                            "reset_name": {
                                "type": "string",
                                "pattern": r"^[a-zA-Z][a-zA-Z0-9_]*$",
                                "default": "rst"
                            },
                            "reset_active": {
                                "type": "string",
                                "enum": ["high", "low"],
                                "default": "high"
                            }
                        },
                        "additionalProperties": False,
                        "description": "æ—¶é’ŸåŸŸé…ç½®"
                    },
                    "coding_style": {
                        "type": "string",
                        "enum": ["behavioral", "structural", "rtl", "mixed"],
                        "default": "rtl",
                        "description": "Verilogç¼–ç é£æ ¼"
                    }
                },
                "required": ["module_name", "requirements"],
                "additionalProperties": False
            }
        )
        
        # 3. æ¨¡å—æœç´¢å·¥å…·
        self.register_enhanced_tool(
            name="search_existing_modules",
            func=self._tool_search_existing_modules,
            description="æœç´¢ç°æœ‰çš„Verilogæ¨¡å—å’ŒIPæ ¸",
            security_level="normal",
            category="database",
            schema={
                "type": "object",
                "properties": {
                    "module_type": {
                        "type": "string",
                        "enum": ["arithmetic", "memory", "interface", "controller", "dsp", "custom"],
                        "description": "æ¨¡å—ç±»å‹åˆ†ç±»"
                    },
                    "functionality": {
                        "type": "string",
                        "minLength": 3,
                        "maxLength": 500,
                        "description": "åŠŸèƒ½å…³é”®è¯æè¿°"
                    },
                    "complexity_filter": {
                        "type": "string",
                        "enum": ["simple", "medium", "complex", "any"],
                        "default": "any",
                        "description": "å¤æ‚åº¦è¿‡æ»¤æ¡ä»¶"
                    },
                    "max_results": {
                        "type": "integer",
                        "minimum": 1,
                        "maximum": 50,
                        "default": 10,
                        "description": "æœ€å¤§è¿”å›ç»“æœæ•°"
                    }
                },
                "additionalProperties": False
            }
        )
        

        
        # 5. æµ‹è¯•å°ç”Ÿæˆå·¥å…·
        self.register_enhanced_tool(
            name="generate_testbench",
            func=self._tool_generate_testbench,
            description="ä¸ºVerilogæ¨¡å—ç”Ÿæˆæµ‹è¯•å°",
            security_level="normal",
            category="verification",
            schema={
                "type": "object",
                "properties": {
                    "module_name": {
                        "type": "string",
                        "pattern": r"^[a-zA-Z][a-zA-Z0-9_]*$",
                        "maxLength": 100,
                        "description": "ç›®æ ‡æ¨¡å—åç§°"
                    },
                    "verilog_code": {
                        "type": "string",
                        "minLength": 10,
                        "maxLength": 50000,
                        "description": "ç›®æ ‡æ¨¡å—çš„Verilogä»£ç "
                    },
                    "test_scenarios": {
                        "type": "array",
                        "items": {
                            "type": "string",
                            "maxLength": 1000
                        },
                        "maxItems": 20,
                        "description": "æµ‹è¯•åœºæ™¯æè¿°åˆ—è¡¨"
                    },
                    "clock_period": {
                        "type": "number",
                        "minimum": 0.1,
                        "maximum": 1000.0,
                        "default": 10.0,
                        "description": "æ—¶é’Ÿå‘¨æœŸ(ns)"
                    },
                    "simulation_time": {
                        "type": "integer",
                        "minimum": 100,
                        "maximum": 1000000,
                        "default": 10000,
                        "description": "ä»¿çœŸæ—¶é—´(æ—¶é’Ÿå‘¨æœŸæ•°)"
                    }
                },
                "required": ["module_name", "verilog_code"],
                "additionalProperties": False
            }
        )
    
    async def _call_llm_for_function_calling(self, conversation: List[Dict[str, str]]) -> str:
        """å®ç°LLMè°ƒç”¨ - æ™ºèƒ½å¤„ç†SchemaéªŒè¯é”™è¯¯"""
        # æ„å»ºå®Œæ•´çš„prompt
        full_prompt = ""
        system_prompt = self._build_enhanced_system_prompt()
        
        for msg in conversation:
            if msg["role"] == "system":
                system_prompt = msg["content"]  # è¦†ç›–é»˜è®¤system prompt
            elif msg["role"] == "user":
                full_prompt += f"User: {msg['content']}\n\n"
            elif msg["role"] == "assistant":
                full_prompt += f"Assistant: {msg['content']}\n\n"
        
        try:
            response = await self.llm_client.send_prompt(
                prompt=full_prompt.strip(),
                system_prompt=system_prompt,
                temperature=0.3,  # é™ä½æ¸©åº¦ä»¥æé«˜ä¸€è‡´æ€§
                max_tokens=4000
            )
            return response
        except Exception as e:
            self.logger.error(f"âŒ LLMè°ƒç”¨å¤±è´¥: {str(e)}")
            raise
    
    def _build_enhanced_system_prompt(self) -> str:
        """æ„å»ºå¢å¼ºçš„System Promptï¼ˆæ”¯æŒæ™ºèƒ½Schemaé€‚é…ï¼‰"""
        base_prompt = """ä½ æ˜¯ä¸€ä½ä¸“ä¸šçš„Verilog HDLè®¾è®¡ä¸“å®¶ï¼Œå…·å¤‡ä»¥ä¸‹èƒ½åŠ›ï¼š

ğŸ”§ **æ ¸å¿ƒèƒ½åŠ›**:
- Verilog/SystemVerilogä»£ç è®¾è®¡å’Œç”Ÿæˆ
- æ•°å­—ç”µè·¯æ¶æ„è®¾è®¡
- æ—¶åºåˆ†æå’Œä¼˜åŒ–
- å¯ç»¼åˆä»£ç ç¼–å†™
- æµ‹è¯•å°(Testbench)å¼€å‘

ğŸ“‹ **å·¥ä½œåŸåˆ™**:
1. ä¸¥æ ¼éµå¾ªIEEE 1800æ ‡å‡†
2. ç¼–å†™å¯ç»¼åˆã€å¯ä»¿çœŸçš„ä»£ç 
3. æ³¨é‡ä»£ç å¯è¯»æ€§å’Œç»´æŠ¤æ€§
4. ç¡®ä¿æ—¶åºæ”¶æ•›å’ŒåŠŸèƒ½æ­£ç¡®æ€§
5. ä½¿ç”¨æ ‡å‡†åŒ–çš„å‘½åè§„èŒƒ

ğŸ› ï¸ **å·¥å…·è°ƒç”¨è§„åˆ™**:
ä½ å¿…é¡»ä½¿ç”¨JSONæ ¼å¼è°ƒç”¨å·¥å…·ï¼Œæ ¼å¼å¦‚ä¸‹ï¼š
```json
{
    "tool_calls": [
        {
            "tool_name": "å·¥å…·åç§°",  
            "parameters": {
                "å‚æ•°å": "å‚æ•°å€¼"
            }
        }
    ]
}
```

âœ¨ **æ™ºèƒ½Schemaé€‚é…ç³»ç»Ÿ**:
ç³»ç»Ÿç°åœ¨å…·å¤‡æ™ºèƒ½å‚æ•°é€‚é…èƒ½åŠ›ï¼Œæ”¯æŒä»¥ä¸‹çµæ´»æ ¼å¼ï¼š

ğŸ“Œ **ç«¯å£å®šä¹‰çµæ´»æ ¼å¼**:
- âœ… å­—ç¬¦ä¸²æ ¼å¼: `["a [7:0]", "b [7:0]", "cin"]`
- âœ… å¯¹è±¡æ ¼å¼: `[{"name": "a", "width": 8}, {"name": "b", "width": 8}, {"name": "cin", "width": 1}]`
- ğŸ’¡ ç³»ç»Ÿä¼šè‡ªåŠ¨è½¬æ¢å­—ç¬¦ä¸²æ ¼å¼ä¸ºå¯¹è±¡æ ¼å¼

ğŸ“Œ **å­—æ®µåæ™ºèƒ½æ˜ å°„**:
- `code` â†” `verilog_code` (è‡ªåŠ¨åŒå‘æ˜ å°„)
- `design_files` â†’ `verilog_files`
- `test_cases` â†’ `test_scenarios`
- ğŸ’¡ ä½¿ç”¨ä»»ä¸€æ ¼å¼éƒ½ä¼šè¢«æ™ºèƒ½è¯†åˆ«

ğŸ“Œ **ç¼ºå¤±å­—æ®µæ™ºèƒ½æ¨æ–­**:
- ç¼ºå°‘ `module_name` æ—¶ä¼šä»éœ€æ±‚æè¿°ä¸­è‡ªåŠ¨æå–
- ç¼ºå°‘å¿…éœ€å­—æ®µæ—¶ä¼šæä¾›åˆç†é»˜è®¤å€¼
- ğŸ’¡ æ— éœ€æ‹…å¿ƒé—æ¼å‚æ•°

ğŸ¯ **æ¨èçš„å·¥å…·è°ƒç”¨æ–¹å¼**:

### æ–¹å¼1: ä½¿ç”¨è‡ªç„¶å­—ç¬¦ä¸²æ ¼å¼ï¼ˆæ¨èï¼‰
```json
{
    "tool_calls": [
        {
            "tool_name": "generate_verilog_code",
            "parameters": {
                "module_name": "simple_adder",
                "requirements": "è®¾è®¡ä¸€ä¸ª8ä½åŠ æ³•å™¨",
                "input_ports": ["a [7:0]", "b [7:0]", "cin"],
                "output_ports": ["sum [7:0]", "cout"],
                "coding_style": "rtl"
            }
        }
    ]
}
```

### æ–¹å¼2: ä½¿ç”¨æ ‡å‡†å¯¹è±¡æ ¼å¼
```json
{
    "tool_calls": [
        {
            "tool_name": "generate_verilog_code", 
            "parameters": {
                "module_name": "simple_adder",
                "requirements": "è®¾è®¡ä¸€ä¸ª8ä½åŠ æ³•å™¨",
                "input_ports": [
                    {"name": "a", "width": 8, "description": "ç¬¬ä¸€ä¸ªæ“ä½œæ•°"},
                    {"name": "b", "width": 8, "description": "ç¬¬äºŒä¸ªæ“ä½œæ•°"},
                    {"name": "cin", "width": 1, "description": "è¾“å…¥è¿›ä½"}
                ],
                "output_ports": [
                    {"name": "sum", "width": 8, "description": "åŠ æ³•ç»“æœ"},
                    {"name": "cout", "width": 1, "description": "è¾“å‡ºè¿›ä½"}
                ],
                "coding_style": "rtl"
            }
        }
    ]
}
```

ğŸ¯ **å·¥å…·åˆ—è¡¨å’Œå‚æ•°**:

### 1. analyze_design_requirements
- `requirements` (å¿…éœ€): è®¾è®¡éœ€æ±‚æè¿°
- `design_type` (å¯é€‰): "combinational", "sequential", "mixed", "custom"
- `complexity_level` (å¯é€‰): "simple", "medium", "complex", "advanced"

### 2. generate_verilog_code  
- `module_name` (å¿…éœ€): æ¨¡å—åç§°
- `requirements` (å¿…éœ€): è®¾è®¡éœ€æ±‚å’ŒåŠŸèƒ½æè¿°
- `input_ports` (å¯é€‰): è¾“å…¥ç«¯å£å®šä¹‰ï¼ˆæ”¯æŒå­—ç¬¦ä¸²æˆ–å¯¹è±¡æ•°ç»„ï¼‰
- `output_ports` (å¯é€‰): è¾“å‡ºç«¯å£å®šä¹‰ï¼ˆæ”¯æŒå­—ç¬¦ä¸²æˆ–å¯¹è±¡æ•°ç»„ï¼‰
- `coding_style` (å¯é€‰): "behavioral", "structural", "rtl", "mixed"

### 3. search_existing_modules
- `module_type` (å¯é€‰): "arithmetic", "memory", "interface", "controller", "dsp", "custom"
- `functionality` (å¯é€‰): åŠŸèƒ½å…³é”®è¯æè¿°
- `complexity_filter` (å¯é€‰): "simple", "medium", "complex", "any"
- `max_results` (å¯é€‰): æœ€å¤§è¿”å›ç»“æœæ•°ï¼Œ1-50

### 4. generate_testbench
- `module_name` (å¿…éœ€): ç›®æ ‡æ¨¡å—åç§°
- `verilog_code` (å¿…éœ€): ç›®æ ‡æ¨¡å—çš„Verilogä»£ç ï¼ˆä¹Ÿå¯ä½¿ç”¨ `code`ï¼‰
- `test_scenarios` (å¯é€‰): æµ‹è¯•åœºæ™¯æè¿°åˆ—è¡¨ï¼ˆä¹Ÿå¯ä½¿ç”¨ `test_cases`ï¼‰
- `clock_period` (å¯é€‰): æ—¶é’Ÿå‘¨æœŸ(ns)ï¼Œ0.1-1000.0
- `simulation_time` (å¯é€‰): ä»¿çœŸæ—¶é—´(æ—¶é’Ÿå‘¨æœŸæ•°)ï¼Œ100-1000000

ğŸ¯ **ä½¿ç”¨å»ºè®®**:
1. ä¼˜å…ˆä½¿ç”¨ç®€æ´ç›´è§‚çš„å­—ç¬¦ä¸²æ ¼å¼å®šä¹‰ç«¯å£ï¼Œå¦‚ `"a [7:0]"`
2. å­—æ®µåç§°å¯ä»¥ä½¿ç”¨ä½ ä¹ æƒ¯çš„æ–¹å¼ï¼Œç³»ç»Ÿä¼šæ™ºèƒ½é€‚é…
3. ä¸å¿…æ‹…å¿ƒå‚æ•°æ ¼å¼é”™è¯¯ï¼Œç³»ç»Ÿä¼šè‡ªåŠ¨ä¿®æ­£
4. ä¸“æ³¨äºè®¾è®¡é€»è¾‘ï¼Œè®©ç³»ç»Ÿå¤„ç†æ ¼å¼ç»†èŠ‚

**å½“æ”¶åˆ°è®¾è®¡ä»»åŠ¡æ—¶ï¼Œå»ºè®®æµç¨‹**:
1. åˆ†æè®¾è®¡éœ€æ±‚ (analyze_design_requirements)
2. æœç´¢ç°æœ‰æ¨¡å— (å¯é€‰ï¼Œsearch_existing_modules)  
3. ç”ŸæˆVerilogä»£ç  (generate_verilog_code)
4. ç”Ÿæˆæµ‹è¯•å° (generate_testbench)

ğŸ’¡ **å…³é”®ä¼˜åŠ¿**: ç°åœ¨ä½ å¯ä»¥ä½¿ç”¨è‡ªç„¶ç›´è§‚çš„å‚æ•°æ ¼å¼ï¼Œç³»ç»Ÿçš„æ™ºèƒ½é€‚é…å±‚ä¼šç¡®ä¿ä¸åº•å±‚å·¥å…·çš„å®Œç¾å…¼å®¹ï¼
"""
        return base_prompt
    
    def get_capabilities(self) -> Set[AgentCapability]:
        return {
            AgentCapability.CODE_GENERATION,
            AgentCapability.MODULE_DESIGN,
            AgentCapability.SPECIFICATION_ANALYSIS,
            AgentCapability.VERIFICATION
        }
    
    def get_specialty_description(self) -> str:
        return "é›†æˆSchemaéªŒè¯çš„å¢å¼ºVerilog HDLè®¾è®¡æ™ºèƒ½ä½“ï¼Œæä¾›ä¸¥æ ¼å‚æ•°éªŒè¯å’Œæ™ºèƒ½é”™è¯¯ä¿®å¤çš„ä¸“ä¸šæ•°å­—ç”µè·¯è®¾è®¡æœåŠ¡"
    
    async def execute_enhanced_task(self, enhanced_prompt: str,
                                  original_message: TaskMessage,
                                  file_contents: Dict[str, Dict]) -> Dict[str, Any]:
        """æ‰§è¡Œå¢å¼ºçš„Verilogè®¾è®¡ä»»åŠ¡"""
        task_id = original_message.task_id
        self.logger.info(f"ğŸ¯ å¼€å§‹æ‰§è¡Œå¢å¼ºVerilogè®¾è®¡ä»»åŠ¡: {task_id}")
        
        try:
            # ä½¿ç”¨å¢å¼ºéªŒè¯å¤„ç†æµç¨‹
            result = await self.process_with_enhanced_validation(
                user_request=enhanced_prompt,
                max_iterations=5
            )
            
            if result["success"]:
                self.logger.info(f"âœ… ä»»åŠ¡å®Œæˆ: {task_id}")
                return {
                    "success": True,
                    "task_id": task_id,
                    "response": result.get("response", ""),
                    "tool_results": result.get("tool_results", []),
                    "iterations": result.get("iterations", 1),
                    "quality_metrics": {
                        "schema_validation_passed": True,
                        "parameter_errors_fixed": result.get("iterations", 1) > 1
                    }
                }
            else:
                self.logger.error(f"âŒ ä»»åŠ¡å¤±è´¥: {task_id} - {result.get('error')}")
                return {
                    "success": False,
                    "task_id": task_id,
                    "error": result.get("error", "Unknown error"),
                    "iterations": result.get("iterations", 1)
                }
                
        except Exception as e:
            self.logger.error(f"âŒ ä»»åŠ¡æ‰§è¡Œå¼‚å¸¸: {task_id} - {str(e)}")
            return {
                "success": False,
                "task_id": task_id,
                "error": f"æ‰§è¡Œå¼‚å¸¸: {str(e)}"
            }
    
    # =============================================================================
    # å·¥å…·å®ç°æ–¹æ³•
    # =============================================================================
    
    async def _tool_analyze_design_requirements(self, requirements: str, 
                                              design_type: str = "mixed",
                                              complexity_level: str = "medium") -> Dict[str, Any]:
        """åˆ†æè®¾è®¡éœ€æ±‚å·¥å…·å®ç°"""
        try:
            self.logger.info(f"ğŸ“Š åˆ†æè®¾è®¡éœ€æ±‚: {design_type} - {complexity_level}")
            
            # æ„å»ºLLMåˆ†ææç¤º
            analysis_prompt = f"""
è¯·åˆ†æä»¥ä¸‹Verilogè®¾è®¡éœ€æ±‚ï¼š

éœ€æ±‚æè¿°: {requirements}
è®¾è®¡ç±»å‹: {design_type}
å¤æ‚åº¦çº§åˆ«: {complexity_level}

è¯·æä¾›ä»¥ä¸‹åˆ†æç»“æœï¼š
1. åŠŸèƒ½æ¨¡å—åˆ†è§£
2. è¾“å…¥/è¾“å‡ºç«¯å£éœ€æ±‚
3. æ—¶é’ŸåŸŸè¦æ±‚
4. è®¾è®¡çº¦æŸ
5. éªŒè¯è¦ç‚¹

è¿”å›JSONæ ¼å¼çš„åˆ†æç»“æœã€‚
"""
            
            response = await self.llm_client.send_prompt(
                prompt=analysis_prompt,
                system_prompt="ä½ æ˜¯Verilogè®¾è®¡ä¸“å®¶ï¼Œè¯·åˆ†æè®¾è®¡éœ€æ±‚ã€‚",
                temperature=0.2
            )
            
            # å°è¯•è§£æLLMè¿”å›çš„JSON
            try:
                analysis_result = json.loads(response)
            except:
                # å¦‚æœè§£æå¤±è´¥ï¼Œåˆ›å»ºç»“æ„åŒ–ç»“æœ
                analysis_result = {
                    "analysis_summary": response,
                    "design_type": design_type,
                    "complexity": complexity_level,
                    "estimated_modules": 1,
                    "key_features": []
                }
            
            return {
                "success": True,
                "analysis": analysis_result,
                "requirements": requirements,
                "design_type": design_type,
                "complexity_level": complexity_level
            }
            
        except Exception as e:
            self.logger.error(f"âŒ è®¾è®¡éœ€æ±‚åˆ†æå¤±è´¥: {str(e)}")
            return {
                "success": False,
                "error": str(e)
            }
    
    async def _tool_generate_verilog_code(self, module_name: str, requirements: str,
                                        input_ports: List[Dict] = None,
                                        output_ports: List[Dict] = None,
                                        clock_domain: Dict = None,
                                        coding_style: str = "rtl") -> Dict[str, Any]:
        """ç”ŸæˆVerilogä»£ç å·¥å…·å®ç°"""
        try:
            self.logger.info(f"ğŸ”§ ç”ŸæˆVerilogä»£ç : {module_name}")
            
            # æ„å»ºç«¯å£ä¿¡æ¯
            input_info = ""
            if input_ports:
                for port in input_ports:
                    width = port.get("width", 1)
                    width_str = f"[{width-1}:0] " if width > 1 else ""
                    input_info += f"    input {width_str}{port['name']},  // {port.get('description', '')}\n"
            
            output_info = ""
            if output_ports:
                for port in output_ports:
                    width = port.get("width", 1)
                    width_str = f"[{width-1}:0] " if width > 1 else ""
                    output_info += f"    output {width_str}{port['name']},  // {port.get('description', '')}\n"
            
            # æ—¶é’ŸåŸŸä¿¡æ¯
            clock_info = clock_domain or {"clock_name": "clk", "reset_name": "rst", "reset_active": "high"}
            
            generation_prompt = f"""
è¯·ç”Ÿæˆä¸€ä¸ªåä¸º {module_name} çš„Verilogæ¨¡å—ï¼Œè¦æ±‚å¦‚ä¸‹ï¼š

åŠŸèƒ½éœ€æ±‚: {requirements}
ç¼–ç é£æ ¼: {coding_style}

ç«¯å£å®šä¹‰:
{input_info.rstrip() if input_info else "// è¯·æ ¹æ®éœ€æ±‚å®šä¹‰è¾“å…¥ç«¯å£"}
{output_info.rstrip() if output_info else "// è¯·æ ¹æ®éœ€æ±‚å®šä¹‰è¾“å‡ºç«¯å£"}

æ—¶é’ŸåŸŸ:
- æ—¶é’Ÿä¿¡å·: {clock_info['clock_name']}
- å¤ä½ä¿¡å·: {clock_info['reset_name']} (active {clock_info['reset_active']})

ğŸš¨ **å…³é”®è¦æ±‚ - è¯·ä¸¥æ ¼éµå®ˆ**:
è¯·åªè¿”å›çº¯å‡€çš„Verilogä»£ç ï¼Œä¸è¦åŒ…å«ä»»ä½•è§£é‡Šæ–‡å­—ã€Markdownæ ¼å¼æˆ–ä»£ç å—æ ‡è®°ã€‚
ä¸è¦ä½¿ç”¨```verilog æˆ– ``` æ ‡è®°ã€‚
ä¸è¦æ·»åŠ "ä»¥ä¸‹æ˜¯..."ã€"è¯´æ˜ï¼š"ç­‰è§£é‡Šæ€§æ–‡å­—ã€‚
ç›´æ¥ä» module å¼€å§‹ï¼Œä»¥ endmodule ç»“æŸã€‚

ä»£ç è¦æ±‚ï¼š
1. æ¨¡å—å£°æ˜
2. ç«¯å£å®šä¹‰  
3. å†…éƒ¨ä¿¡å·å£°æ˜
4. åŠŸèƒ½å®ç°
5. é€‚å½“çš„æ³¨é‡Š

ç¡®ä¿ä»£ç ç¬¦åˆIEEE 1800æ ‡å‡†å¹¶å¯è¢«ç»¼åˆå·¥å…·å¤„ç†ã€‚
"""
            
            response = await self.llm_client.send_prompt(
                prompt=generation_prompt,
                system_prompt="ä½ æ˜¯ä¸“ä¸šçš„Verilogå·¥ç¨‹å¸ˆï¼Œè¯·ç”Ÿæˆé«˜è´¨é‡çš„å¯ç»¼åˆä»£ç ã€‚",
                temperature=0.1
            )
            
            # ä½¿ç”¨Function Calling write_fileå·¥å…·ä¿å­˜ä»£ç 
            filename = f"{module_name}.v"
            write_result = await self._tool_write_file(
                filename=filename,
                content=response,
                description=f"ç”Ÿæˆçš„{module_name}æ¨¡å—Verilogä»£ç "
            )
            
            if not write_result.get("success", False):
                self.logger.error(f"âŒ æ–‡ä»¶ä¿å­˜å¤±è´¥: {write_result.get('error', 'Unknown error')}")
                return {
                    "success": False,
                    "error": f"æ–‡ä»¶ä¿å­˜å¤±è´¥: {write_result.get('error', 'Unknown error')}"
                }
            
            return {
                "success": True,
                "module_name": module_name,
                "verilog_code": response,
                "file_path": write_result.get("file_path"),
                "file_id": write_result.get("file_id"),
                "coding_style": coding_style,
                "port_count": {
                    "inputs": len(input_ports) if input_ports else 0,
                    "outputs": len(output_ports) if output_ports else 0
                }
            }
            
        except Exception as e:
            self.logger.error(f"âŒ Verilogä»£ç ç”Ÿæˆå¤±è´¥: {str(e)}")
            return {
                "success": False,
                "error": str(e)
            }
    
    async def _tool_search_existing_modules(self, module_type: str = None,
                                          functionality: str = None,
                                          complexity_filter: str = "any",
                                          max_results: int = 10) -> Dict[str, Any]:
        """æœç´¢ç°æœ‰æ¨¡å—å·¥å…·å®ç°"""
        try:
            self.logger.info(f"ğŸ” æœç´¢ç°æœ‰æ¨¡å—: {module_type} - {functionality}")
            
            # æ¨¡æ‹Ÿæ•°æ®åº“æœç´¢ï¼ˆå®é™…é¡¹ç›®ä¸­è¿æ¥çœŸå®æ•°æ®åº“ï¼‰
            sample_modules = [
                {
                    "name": "counter_8bit",
                    "type": "arithmetic",
                    "functionality": "8-bit binary counter with enable and reset",
                    "complexity": "simple",
                    "file_path": "lib/counters/counter_8bit.v"
                },
                {
                    "name": "fifo_sync",
                    "type": "memory", 
                    "functionality": "Synchronous FIFO buffer with configurable depth",
                    "complexity": "medium",
                    "file_path": "lib/memory/fifo_sync.v"
                },
                {
                    "name": "uart_tx",
                    "type": "interface",
                    "functionality": "UART transmitter with configurable baud rate",
                    "complexity": "medium",
                    "file_path": "lib/communication/uart_tx.v"
                }
            ]
            
            # åº”ç”¨è¿‡æ»¤æ¡ä»¶
            results = []
            for module in sample_modules:
                if module_type and module["type"] != module_type:
                    continue
                if functionality and functionality.lower() not in module["functionality"].lower():
                    continue
                if complexity_filter != "any" and module["complexity"] != complexity_filter:
                    continue
                results.append(module)
                
                if len(results) >= max_results:
                    break
            
            return {
                "success": True,
                "results": results,
                "total_found": len(results),
                "search_criteria": {
                    "module_type": module_type,
                    "functionality": functionality,
                    "complexity_filter": complexity_filter
                }
            }
            
        except Exception as e:
            self.logger.error(f"âŒ æ¨¡å—æœç´¢å¤±è´¥: {str(e)}")
            return {
                "success": False,
                "error": str(e)
            }
    

    
    async def _tool_generate_testbench(self, module_name: str, verilog_code: str,
                                     test_scenarios: List[str] = None,
                                     clock_period: float = 10.0,
                                     simulation_time: int = 10000) -> Dict[str, Any]:
        """ç”Ÿæˆæµ‹è¯•å°å·¥å…·å®ç°"""
        try:
            self.logger.info(f"ğŸ§ª ç”Ÿæˆæµ‹è¯•å°: {module_name}")
            
            test_scenarios = test_scenarios or ["basic functionality test"]
            
            testbench_prompt = f"""
è¯·ä¸ºä»¥ä¸‹Verilogæ¨¡å—ç”Ÿæˆä¸€ä¸ªå®Œæ•´çš„æµ‹è¯•å°(testbench)ï¼š

ç›®æ ‡æ¨¡å—: {module_name}
```verilog
{verilog_code}
```

æµ‹è¯•è¦æ±‚:
- æ—¶é’Ÿå‘¨æœŸ: {clock_period}ns
- ä»¿çœŸæ—¶é—´: {simulation_time} ä¸ªæ—¶é’Ÿå‘¨æœŸ
- æµ‹è¯•åœºæ™¯: {', '.join(test_scenarios)}

ğŸš¨ **å…³é”®è¦æ±‚ - è¯·ä¸¥æ ¼éµå®ˆ**:
è¯·åªè¿”å›çº¯å‡€çš„Verilogæµ‹è¯•å°ä»£ç ï¼Œä¸è¦åŒ…å«ä»»ä½•è§£é‡Šæ–‡å­—ã€Markdownæ ¼å¼æˆ–ä»£ç å—æ ‡è®°ã€‚
ä¸è¦ä½¿ç”¨```verilog æˆ– ``` æ ‡è®°ã€‚
ä¸è¦æ·»åŠ "ä»¥ä¸‹æ˜¯..."ã€"è¯´æ˜ï¼š"ç­‰è§£é‡Šæ€§æ–‡å­—ã€‚
ä¸è¦åŒ…å«åŠŸèƒ½è¯´æ˜ã€æµ‹è¯•æŠ¥å‘Šç¤ºä¾‹ã€æ–‡ä»¶ç»“æ„å»ºè®®ç­‰æ–‡å­—å†…å®¹ã€‚
ç›´æ¥ä» `timescale å¼€å§‹ï¼Œä»¥ endmodule ç»“æŸã€‚

æµ‹è¯•å°å¿…é¡»åŒ…å«ï¼š
1. `timescale å£°æ˜
2. testbenchæ¨¡å—å£°æ˜
3. ä¿¡å·å£°æ˜
4. æ—¶é’Ÿå’Œå¤ä½ç”Ÿæˆ
5. è¢«æµ‹æ¨¡å—å®ä¾‹åŒ–
6. æµ‹è¯•æ¿€åŠ±ç”Ÿæˆ
7. ç»“æœæ£€æŸ¥å’Œæ˜¾ç¤º
8. é€‚å½“çš„$displayå’Œ$monitorè¯­å¥
9. æ³¢å½¢è½¬å‚¨è®¾ç½®

ç¡®ä¿æµ‹è¯•å°èƒ½å¤Ÿå……åˆ†éªŒè¯æ¨¡å—åŠŸèƒ½ï¼Œå¹¶ä¸”æ˜¯çº¯Verilogä»£ç ã€‚
"""
            
            response = await self.llm_client.send_prompt(
                prompt=testbench_prompt,
                system_prompt="ä½ æ˜¯éªŒè¯å·¥ç¨‹å¸ˆï¼Œè¯·ç”Ÿæˆå…¨é¢çš„Verilogæµ‹è¯•å°ã€‚è®°ä½ï¼šåªè¿”å›çº¯Verilogä»£ç ï¼Œä¸è¦ä»»ä½•è§£é‡Šæ–‡å­—æˆ–Markdownæ ¼å¼ã€‚",
                temperature=0.1
            )
            
            # ä½¿ç”¨Function Calling write_fileå·¥å…·ä¿å­˜æµ‹è¯•å°
            tb_filename = f"{module_name}_tb.v"
            write_result = await self._tool_write_file(
                filename=tb_filename,
                content=response,
                description=f"ç”Ÿæˆçš„{module_name}æ¨¡å—æµ‹è¯•å°"
            )
            
            if not write_result.get("success", False):
                self.logger.error(f"âŒ æµ‹è¯•å°æ–‡ä»¶ä¿å­˜å¤±è´¥: {write_result.get('error', 'Unknown error')}")
                return {
                    "success": False,
                    "error": f"æµ‹è¯•å°æ–‡ä»¶ä¿å­˜å¤±è´¥: {write_result.get('error', 'Unknown error')}"
                }
            
            return {
                "success": True,
                "module_name": module_name,
                "testbench_code": response,
                "file_path": write_result.get("file_path"),
                "file_id": write_result.get("file_id"),
                "test_scenarios": test_scenarios,
                "simulation_config": {
                    "clock_period": clock_period,
                    "simulation_time": simulation_time
                }
            }
            
        except Exception as e:
            self.logger.error(f"âŒ æµ‹è¯•å°ç”Ÿæˆå¤±è´¥: {str(e)}")
            return {
                "success": False,
                "error": str(e)
            }