Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Feb  8 14:55:33 2019
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file PDesign_wrapper_control_sets_placed.rpt
| Design       : PDesign_wrapper
| Device       : xc7z010
--------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    46 |
| Unused register locations in slices containing registers |    62 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      4 |            1 |
|      8 |            9 |
|     10 |            1 |
|     12 |            3 |
|     14 |            1 |
|    16+ |           31 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             336 |           49 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             316 |           55 |
| Yes          | No                    | No                     |             908 |          107 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             194 |           26 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                  Clock Signal                  |                                                                         Enable Signal                                                                         |                                                              Set/Reset Signal                                                             | Slice Load Count | Bel Load Count |
+------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  PDesign_i/processing_system7_0/inst/FCLK_CLK0 | PDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                |                                                                                                                                           |                1 |              4 |
|  PDesign_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | PDesign_i/Fix/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                 |                1 |              8 |
|  PDesign_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | PDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_0               |                3 |              8 |
|  PDesign_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | PDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0               |                4 |              8 |
|  PDesign_i/processing_system7_0/inst/FCLK_CLK0 | PDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                   | PDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7]   |                1 |              8 |
|  PDesign_i/processing_system7_0/inst/FCLK_CLK0 | PDesign_i/Fix/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                    | PDesign_i/Fix/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                   |                1 |              8 |
|  PDesign_i/processing_system7_0/inst/FCLK_CLK0 | PDesign_i/Fix/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                  | PDesign_i/Fix/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                 |                1 |              8 |
|  PDesign_i/processing_system7_0/inst/FCLK_CLK0 | PDesign_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                         | PDesign_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                        |                1 |              8 |
|  PDesign_i/processing_system7_0/inst/FCLK_CLK0 | PDesign_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                           |                                                                                                                                           |                2 |              8 |
|  PDesign_i/processing_system7_0/inst/FCLK_CLK0 | PDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[11][0]                 | PDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]_1 |                1 |              8 |
|  PDesign_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | PDesign_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                               |                2 |             10 |
|  PDesign_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | PDesign_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                       |                2 |             12 |
|  PDesign_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | PDesign_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                       |                3 |             12 |
|  PDesign_i/processing_system7_0/inst/FCLK_CLK0 | PDesign_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                    | PDesign_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                         |                1 |             12 |
|  PDesign_i/processing_system7_0/inst/FCLK_CLK0 | PDesign_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                           | PDesign_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1_n_0                                       |                2 |             14 |
|  PDesign_i/processing_system7_0/inst/FCLK_CLK0 | PDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                         | PDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                 |                2 |             16 |
|  PDesign_i/processing_system7_0/inst/FCLK_CLK0 | PDesign_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                              |                                                                                                                                           |                1 |             16 |
|  PDesign_i/processing_system7_0/inst/FCLK_CLK0 | PDesign_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                    |                                                                                                                                           |                1 |             16 |
|  PDesign_i/processing_system7_0/inst/FCLK_CLK0 | PDesign_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                  | PDesign_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                        |                3 |             18 |
|  PDesign_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | PDesign_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                        |                4 |             20 |
|  PDesign_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | PDesign_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                     |                5 |             22 |
|  PDesign_i/processing_system7_0/inst/FCLK_CLK0 | PDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_boundary_axaddr_r_reg[11][0]      |                                                                                                                                           |                7 |             24 |
|  PDesign_i/processing_system7_0/inst/FCLK_CLK0 | PDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                  |                                                                                                                                           |                2 |             24 |
|  PDesign_i/processing_system7_0/inst/FCLK_CLK0 | PDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0 |                                                                                                                                           |                3 |             24 |
|  PDesign_i/processing_system7_0/inst/FCLK_CLK0 | PDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                   |                                                                                                                                           |                4 |             24 |
|  PDesign_i/processing_system7_0/inst/FCLK_CLK0 | PDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                             |                                                                                                                                           |                4 |             26 |
|  PDesign_i/processing_system7_0/inst/FCLK_CLK0 | PDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                              |                                                                                                                                           |                3 |             28 |
|  PDesign_i/processing_system7_0/inst/FCLK_CLK0 | PDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[0]_0                                |                                                                                                                                           |                3 |             28 |
|  PDesign_i/processing_system7_0/inst/FCLK_CLK0 | PDesign_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                           |                                                                                                                                           |                5 |             30 |
|  PDesign_i/processing_system7_0/inst/FCLK_CLK0 | PDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                 |                                                                                                                                           |                3 |             32 |
|  PDesign_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | PDesign_i/Fix/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                 |                5 |             36 |
|  PDesign_i/processing_system7_0/inst/FCLK_CLK0 | PDesign_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                    | PDesign_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                     |                6 |             38 |
|  PDesign_i/processing_system7_0/inst/FCLK_CLK0 | PDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[11][0]                 |                                                                                                                                           |                7 |             40 |
|  PDesign_i/processing_system7_0/inst/FCLK_CLK0 | PDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                   |                                                                                                                                           |                6 |             40 |
|  PDesign_i/processing_system7_0/inst/FCLK_CLK0 | PDesign_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                           | PDesign_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg[15]_0                                                            |                7 |             56 |
|  PDesign_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | PDesign_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg[15]_0                                                            |               11 |             60 |
|  PDesign_i/processing_system7_0/inst/FCLK_CLK0 | PDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                |                                                                                                                                           |                9 |             68 |
|  PDesign_i/processing_system7_0/inst/FCLK_CLK0 | PDesign_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                          |                                                                                                                                           |                7 |             70 |
|  PDesign_i/processing_system7_0/inst/FCLK_CLK0 | PDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]_0                                |                                                                                                                                           |                9 |             94 |
|  PDesign_i/processing_system7_0/inst/FCLK_CLK0 | PDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                              |                                                                                                                                           |                8 |             94 |
|  PDesign_i/processing_system7_0/inst/FCLK_CLK0 | PDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]                |                                                                                                                                           |               12 |             96 |
|  PDesign_i/processing_system7_0/inst/FCLK_CLK0 | PDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[0]_0                              |                                                                                                                                           |               11 |             96 |
|  PDesign_i/processing_system7_0/inst/FCLK_CLK0 | PDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                  |                                                                                                                                           |                9 |             96 |
|  PDesign_i/processing_system7_0/inst/FCLK_CLK0 | PDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[0]_0                              |                                                                                                                                           |               10 |             96 |
|  PDesign_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | PDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                       |               15 |            120 |
|  PDesign_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               |                                                                                                                                           |               50 |            338 |
+------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


