$date
	Wed Sep 25 23:09:27 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module fifo_tb $end
$var wire 1 ! full $end
$var wire 1 " empty $end
$var wire 8 # dout [7:0] $end
$var reg 1 $ clk $end
$var reg 8 % din [7:0] $end
$var reg 1 & rd $end
$var reg 1 ' rst $end
$var reg 1 ( wr $end
$scope module uut $end
$var wire 1 $ clk $end
$var wire 8 ) din [7:0] $end
$var wire 1 & rd $end
$var wire 1 ' rst $end
$var wire 1 ( wr $end
$var wire 1 ! full $end
$var wire 1 " empty $end
$var reg 8 * dout [7:0] $end
$var reg 8 + rptr [7:0] $end
$var reg 8 , wptr [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx ,
bx +
bx *
bx )
x(
x'
x&
bx %
0$
bx #
x"
x!
$end
#5
0!
1"
b0 ,
b0 +
b0 %
b0 )
0&
0(
1'
1$
#10
0$
#15
1$
#20
0$
#25
1$
0'
#30
0$
#35
0"
b1 ,
1$
b10101010 %
b10101010 )
1(
#40
0$
#45
b10 ,
1$
b10111011 %
b10111011 )
#50
0$
#55
b11 ,
1$
b11001100 %
b11001100 )
#60
0$
#65
b100 ,
1$
b11011101 %
b11011101 )
#70
0$
#75
1$
0(
#80
0$
#85
1$
#90
0$
#95
b1 +
b10101010 #
b10101010 *
1$
1&
#100
0$
#105
1$
0&
#110
0$
#115
1$
#120
0$
#125
b10 +
b10111011 #
b10111011 *
1$
1&
#130
0$
#135
b11 +
b11001100 #
b11001100 *
1$
#140
0$
#145
1"
b100 +
b11011101 #
b11011101 *
1$
#150
0$
#155
1$
0&
#160
0$
#165
1$
#170
0$
#175
1$
#180
0$
#185
1$
#190
0$
#195
1$
#200
0$
#205
1$
#210
0$
#215
1$
#220
0$
#225
1$
#230
0$
#235
1$
#240
0$
#245
1$
#250
0$
#255
1$
