vendor_name = ModelSim
source_file = 1, F:/FPGA/Verilog/test_pll/test_pll.v
source_file = 1, F:/FPGA/Verilog/test_pll/pll.qip
source_file = 1, F:/FPGA/Verilog/test_pll/pll.v
source_file = 1, F:/FPGA/Verilog/test_pll/stp1.stp
source_file = 1, F:/FPGA/Verilog/test_pll/db/test_pll.cbx.xml
source_file = 1, s:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf
source_file = 1, s:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc
source_file = 1, s:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_pll.inc
source_file = 1, s:/altera/13.0sp1/quartus/libraries/megafunctions/stratixii_pll.inc
source_file = 1, s:/altera/13.0sp1/quartus/libraries/megafunctions/cycloneii_pll.inc
source_file = 1, s:/altera/13.0sp1/quartus/libraries/megafunctions/cbx.lst
design_name = test_pll
instance = comp, \clk~I , clk, test_pll, 1
instance = comp, \pll_inst|altpll_component|pll , pll_inst|altpll_component|pll, test_pll, 1
instance = comp, \pll_inst|altpll_component|_clk0~clkctrl , pll_inst|altpll_component|_clk0~clkctrl, test_pll, 1
instance = comp, \pll_inst|altpll_component|_clk1~clkctrl , pll_inst|altpll_component|_clk1~clkctrl, test_pll, 1
instance = comp, \led1~I , led1, test_pll, 1
instance = comp, \led2~I , led2, test_pll, 1
