Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date              : Tue Nov 17 12:39:02 2020
| Host              : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.8.2003 (Core)
| Command           : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design            : main
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.25 05-09-2019
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 362 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 338 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.470        0.000                      0                 9670        0.028        0.000                      0                 9670        2.927        0.000                       0                  4175  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.470        0.000                      0                 9670        0.028        0.000                      0                 9670        2.927        0.000                       0                  4175  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.470ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.028ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.927ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.470ns  (required time - arrival time)
  Source:                 fsm17/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A0_0/mem_reg[1][7][29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.510ns  (logic 1.967ns (30.215%)  route 4.543ns (69.785%))
  Logic Levels:           16  (CARRY8=4 LUT4=1 LUT5=3 LUT6=7 RAMS32=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4270, unset)         0.037     0.037    fsm17/clk
    SLICE_X31Y109        FDRE                                         r  fsm17/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y109        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.094     0.131 f  fsm17/out_reg[1]/Q
                         net (fo=29, routed)          0.224     0.355    fsm17/fsm17_out[1]
    SLICE_X30Y110        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.177     0.532 r  fsm17/out[3]_i_3__3/O
                         net (fo=17, routed)          0.450     0.982    fsm13/out_reg[0]_2
    SLICE_X30Y116        LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.193     1.175 r  fsm13/u1_int0_addr0[3]_INST_0_i_5/O
                         net (fo=7, routed)           0.316     1.491    fsm12/out_reg[0]_7
    SLICE_X29Y120        LUT6 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.148     1.639 r  fsm12/z_int0_write_en_INST_0_i_1/O
                         net (fo=22, routed)          0.137     1.776    fsm12/z_int0_write_en_INST_0_i_1_n_0
    SLICE_X29Y121        LUT5 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.177     1.953 r  fsm12/out[31]_i_1__4/O
                         net (fo=37, routed)          0.300     2.253    fsm12/w_sh_read0_0_write_en
    SLICE_X30Y118        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.040     2.293 r  fsm12/mem_reg_0_7_0_0_i_10/O
                         net (fo=7, routed)           0.351     2.644    fsm12/done_reg
    SLICE_X32Y113        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.114     2.758 r  fsm12/mem_reg_0_7_0_0_i_11/O
                         net (fo=1, routed)           0.322     3.080    fsm/out_reg[31]_1
    SLICE_X34Y110        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.041     3.121 r  fsm/mem_reg_0_7_0_0_i_3/O
                         net (fo=32, routed)          0.388     3.509    x0/mem_reg_0_7_4_4/A0
    SLICE_X34Y103        RAMS32 (Prop_C6LUT_SLICEM_ADR0_O)
                                                      0.174     3.683 r  x0/mem_reg_0_7_4_4/SP/O
                         net (fo=4, routed)           0.317     4.000    fsm10/out[31]_i_11_3[4]
    SLICE_X36Y104        LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.174     4.174 r  fsm10/out[7]_i_21__0/O
                         net (fo=1, routed)           0.355     4.529    fsm10/out[7]_i_21__0_n_0
    SLICE_X32Y104        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.064     4.593 r  fsm10/out[7]_i_5/O
                         net (fo=2, routed)           0.211     4.804    add10/left[4]
    SLICE_X33Y103        LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.064     4.868 r  add10/out[7]_i_13/O
                         net (fo=1, routed)           0.008     4.876    add10/out[7]_i_13_n_0
    SLICE_X33Y103        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.195     5.071 r  add10/out_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.028     5.099    add10/out_reg[7]_i_1_n_0
    SLICE_X33Y104        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.122 r  add10/out_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.028     5.150    add10/out_reg[15]_i_1_n_0
    SLICE_X33Y105        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.173 r  add10/out_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.028     5.201    add10/out_reg[23]_i_1_n_0
    SLICE_X33Y106        CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.152     5.353 r  add10/out_reg[31]_i_2/O[5]
                         net (fo=4, routed)           0.266     5.619    A_int_read0_0/out[29]
    SLICE_X30Y105        LUT4 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.114     5.733 r  A_int_read0_0/mem[7][7][29]_i_1/O
                         net (fo=64, routed)          0.814     6.547    A0_0/D[29]
    SLICE_X23Y90         FDRE                                         r  A0_0/mem_reg[1][7][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=4270, unset)         0.025     7.025    A0_0/clk
    SLICE_X23Y90         FDRE                                         r  A0_0/mem_reg[1][7][29]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X23Y90         FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.027     7.017    A0_0/mem_reg[1][7][29]
  -------------------------------------------------------------------
                         required time                          7.017    
                         arrival time                          -6.547    
  -------------------------------------------------------------------
                         slack                                  0.470    

Slack (MET) :             0.474ns  (required time - arrival time)
  Source:                 fsm17/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A0_0/mem_reg[3][7][29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.506ns  (logic 1.967ns (30.234%)  route 4.539ns (69.766%))
  Logic Levels:           16  (CARRY8=4 LUT4=1 LUT5=3 LUT6=7 RAMS32=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4270, unset)         0.037     0.037    fsm17/clk
    SLICE_X31Y109        FDRE                                         r  fsm17/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y109        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.094     0.131 f  fsm17/out_reg[1]/Q
                         net (fo=29, routed)          0.224     0.355    fsm17/fsm17_out[1]
    SLICE_X30Y110        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.177     0.532 r  fsm17/out[3]_i_3__3/O
                         net (fo=17, routed)          0.450     0.982    fsm13/out_reg[0]_2
    SLICE_X30Y116        LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.193     1.175 r  fsm13/u1_int0_addr0[3]_INST_0_i_5/O
                         net (fo=7, routed)           0.316     1.491    fsm12/out_reg[0]_7
    SLICE_X29Y120        LUT6 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.148     1.639 r  fsm12/z_int0_write_en_INST_0_i_1/O
                         net (fo=22, routed)          0.137     1.776    fsm12/z_int0_write_en_INST_0_i_1_n_0
    SLICE_X29Y121        LUT5 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.177     1.953 r  fsm12/out[31]_i_1__4/O
                         net (fo=37, routed)          0.300     2.253    fsm12/w_sh_read0_0_write_en
    SLICE_X30Y118        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.040     2.293 r  fsm12/mem_reg_0_7_0_0_i_10/O
                         net (fo=7, routed)           0.351     2.644    fsm12/done_reg
    SLICE_X32Y113        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.114     2.758 r  fsm12/mem_reg_0_7_0_0_i_11/O
                         net (fo=1, routed)           0.322     3.080    fsm/out_reg[31]_1
    SLICE_X34Y110        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.041     3.121 r  fsm/mem_reg_0_7_0_0_i_3/O
                         net (fo=32, routed)          0.388     3.509    x0/mem_reg_0_7_4_4/A0
    SLICE_X34Y103        RAMS32 (Prop_C6LUT_SLICEM_ADR0_O)
                                                      0.174     3.683 r  x0/mem_reg_0_7_4_4/SP/O
                         net (fo=4, routed)           0.317     4.000    fsm10/out[31]_i_11_3[4]
    SLICE_X36Y104        LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.174     4.174 r  fsm10/out[7]_i_21__0/O
                         net (fo=1, routed)           0.355     4.529    fsm10/out[7]_i_21__0_n_0
    SLICE_X32Y104        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.064     4.593 r  fsm10/out[7]_i_5/O
                         net (fo=2, routed)           0.211     4.804    add10/left[4]
    SLICE_X33Y103        LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.064     4.868 r  add10/out[7]_i_13/O
                         net (fo=1, routed)           0.008     4.876    add10/out[7]_i_13_n_0
    SLICE_X33Y103        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.195     5.071 r  add10/out_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.028     5.099    add10/out_reg[7]_i_1_n_0
    SLICE_X33Y104        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.122 r  add10/out_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.028     5.150    add10/out_reg[15]_i_1_n_0
    SLICE_X33Y105        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.173 r  add10/out_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.028     5.201    add10/out_reg[23]_i_1_n_0
    SLICE_X33Y106        CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.152     5.353 r  add10/out_reg[31]_i_2/O[5]
                         net (fo=4, routed)           0.266     5.619    A_int_read0_0/out[29]
    SLICE_X30Y105        LUT4 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.114     5.733 r  A_int_read0_0/mem[7][7][29]_i_1/O
                         net (fo=64, routed)          0.810     6.543    A0_0/D[29]
    SLICE_X23Y93         FDRE                                         r  A0_0/mem_reg[3][7][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=4270, unset)         0.025     7.025    A0_0/clk
    SLICE_X23Y93         FDRE                                         r  A0_0/mem_reg[3][7][29]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X23Y93         FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.027     7.017    A0_0/mem_reg[3][7][29]
  -------------------------------------------------------------------
                         required time                          7.017    
                         arrival time                          -6.543    
  -------------------------------------------------------------------
                         slack                                  0.474    

Slack (MET) :             0.512ns  (required time - arrival time)
  Source:                 fsm17/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A0_0/mem_reg[6][6][29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.468ns  (logic 1.967ns (30.411%)  route 4.501ns (69.589%))
  Logic Levels:           16  (CARRY8=4 LUT4=1 LUT5=3 LUT6=7 RAMS32=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4270, unset)         0.037     0.037    fsm17/clk
    SLICE_X31Y109        FDRE                                         r  fsm17/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y109        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.094     0.131 f  fsm17/out_reg[1]/Q
                         net (fo=29, routed)          0.224     0.355    fsm17/fsm17_out[1]
    SLICE_X30Y110        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.177     0.532 r  fsm17/out[3]_i_3__3/O
                         net (fo=17, routed)          0.450     0.982    fsm13/out_reg[0]_2
    SLICE_X30Y116        LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.193     1.175 r  fsm13/u1_int0_addr0[3]_INST_0_i_5/O
                         net (fo=7, routed)           0.316     1.491    fsm12/out_reg[0]_7
    SLICE_X29Y120        LUT6 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.148     1.639 r  fsm12/z_int0_write_en_INST_0_i_1/O
                         net (fo=22, routed)          0.137     1.776    fsm12/z_int0_write_en_INST_0_i_1_n_0
    SLICE_X29Y121        LUT5 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.177     1.953 r  fsm12/out[31]_i_1__4/O
                         net (fo=37, routed)          0.300     2.253    fsm12/w_sh_read0_0_write_en
    SLICE_X30Y118        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.040     2.293 r  fsm12/mem_reg_0_7_0_0_i_10/O
                         net (fo=7, routed)           0.351     2.644    fsm12/done_reg
    SLICE_X32Y113        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.114     2.758 r  fsm12/mem_reg_0_7_0_0_i_11/O
                         net (fo=1, routed)           0.322     3.080    fsm/out_reg[31]_1
    SLICE_X34Y110        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.041     3.121 r  fsm/mem_reg_0_7_0_0_i_3/O
                         net (fo=32, routed)          0.388     3.509    x0/mem_reg_0_7_4_4/A0
    SLICE_X34Y103        RAMS32 (Prop_C6LUT_SLICEM_ADR0_O)
                                                      0.174     3.683 r  x0/mem_reg_0_7_4_4/SP/O
                         net (fo=4, routed)           0.317     4.000    fsm10/out[31]_i_11_3[4]
    SLICE_X36Y104        LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.174     4.174 r  fsm10/out[7]_i_21__0/O
                         net (fo=1, routed)           0.355     4.529    fsm10/out[7]_i_21__0_n_0
    SLICE_X32Y104        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.064     4.593 r  fsm10/out[7]_i_5/O
                         net (fo=2, routed)           0.211     4.804    add10/left[4]
    SLICE_X33Y103        LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.064     4.868 r  add10/out[7]_i_13/O
                         net (fo=1, routed)           0.008     4.876    add10/out[7]_i_13_n_0
    SLICE_X33Y103        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.195     5.071 r  add10/out_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.028     5.099    add10/out_reg[7]_i_1_n_0
    SLICE_X33Y104        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.122 r  add10/out_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.028     5.150    add10/out_reg[15]_i_1_n_0
    SLICE_X33Y105        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.173 r  add10/out_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.028     5.201    add10/out_reg[23]_i_1_n_0
    SLICE_X33Y106        CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.152     5.353 r  add10/out_reg[31]_i_2/O[5]
                         net (fo=4, routed)           0.266     5.619    A_int_read0_0/out[29]
    SLICE_X30Y105        LUT4 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.114     5.733 r  A_int_read0_0/mem[7][7][29]_i_1/O
                         net (fo=64, routed)          0.772     6.505    A0_0/D[29]
    SLICE_X23Y90         FDRE                                         r  A0_0/mem_reg[6][6][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=4270, unset)         0.025     7.025    A0_0/clk
    SLICE_X23Y90         FDRE                                         r  A0_0/mem_reg[6][6][29]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X23Y90         FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.027     7.017    A0_0/mem_reg[6][6][29]
  -------------------------------------------------------------------
                         required time                          7.017    
                         arrival time                          -6.505    
  -------------------------------------------------------------------
                         slack                                  0.512    

Slack (MET) :             0.525ns  (required time - arrival time)
  Source:                 fsm17/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A0_0/mem_reg[3][6][29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.454ns  (logic 1.967ns (30.477%)  route 4.487ns (69.523%))
  Logic Levels:           16  (CARRY8=4 LUT4=1 LUT5=3 LUT6=7 RAMS32=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4270, unset)         0.037     0.037    fsm17/clk
    SLICE_X31Y109        FDRE                                         r  fsm17/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y109        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.094     0.131 f  fsm17/out_reg[1]/Q
                         net (fo=29, routed)          0.224     0.355    fsm17/fsm17_out[1]
    SLICE_X30Y110        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.177     0.532 r  fsm17/out[3]_i_3__3/O
                         net (fo=17, routed)          0.450     0.982    fsm13/out_reg[0]_2
    SLICE_X30Y116        LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.193     1.175 r  fsm13/u1_int0_addr0[3]_INST_0_i_5/O
                         net (fo=7, routed)           0.316     1.491    fsm12/out_reg[0]_7
    SLICE_X29Y120        LUT6 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.148     1.639 r  fsm12/z_int0_write_en_INST_0_i_1/O
                         net (fo=22, routed)          0.137     1.776    fsm12/z_int0_write_en_INST_0_i_1_n_0
    SLICE_X29Y121        LUT5 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.177     1.953 r  fsm12/out[31]_i_1__4/O
                         net (fo=37, routed)          0.300     2.253    fsm12/w_sh_read0_0_write_en
    SLICE_X30Y118        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.040     2.293 r  fsm12/mem_reg_0_7_0_0_i_10/O
                         net (fo=7, routed)           0.351     2.644    fsm12/done_reg
    SLICE_X32Y113        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.114     2.758 r  fsm12/mem_reg_0_7_0_0_i_11/O
                         net (fo=1, routed)           0.322     3.080    fsm/out_reg[31]_1
    SLICE_X34Y110        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.041     3.121 r  fsm/mem_reg_0_7_0_0_i_3/O
                         net (fo=32, routed)          0.388     3.509    x0/mem_reg_0_7_4_4/A0
    SLICE_X34Y103        RAMS32 (Prop_C6LUT_SLICEM_ADR0_O)
                                                      0.174     3.683 r  x0/mem_reg_0_7_4_4/SP/O
                         net (fo=4, routed)           0.317     4.000    fsm10/out[31]_i_11_3[4]
    SLICE_X36Y104        LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.174     4.174 r  fsm10/out[7]_i_21__0/O
                         net (fo=1, routed)           0.355     4.529    fsm10/out[7]_i_21__0_n_0
    SLICE_X32Y104        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.064     4.593 r  fsm10/out[7]_i_5/O
                         net (fo=2, routed)           0.211     4.804    add10/left[4]
    SLICE_X33Y103        LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.064     4.868 r  add10/out[7]_i_13/O
                         net (fo=1, routed)           0.008     4.876    add10/out[7]_i_13_n_0
    SLICE_X33Y103        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.195     5.071 r  add10/out_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.028     5.099    add10/out_reg[7]_i_1_n_0
    SLICE_X33Y104        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.122 r  add10/out_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.028     5.150    add10/out_reg[15]_i_1_n_0
    SLICE_X33Y105        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.173 r  add10/out_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.028     5.201    add10/out_reg[23]_i_1_n_0
    SLICE_X33Y106        CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.152     5.353 r  add10/out_reg[31]_i_2/O[5]
                         net (fo=4, routed)           0.266     5.619    A_int_read0_0/out[29]
    SLICE_X30Y105        LUT4 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.114     5.733 r  A_int_read0_0/mem[7][7][29]_i_1/O
                         net (fo=64, routed)          0.758     6.491    A0_0/D[29]
    SLICE_X22Y90         FDRE                                         r  A0_0/mem_reg[3][6][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=4270, unset)         0.024     7.024    A0_0/clk
    SLICE_X22Y90         FDRE                                         r  A0_0/mem_reg[3][6][29]/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X22Y90         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.027     7.016    A0_0/mem_reg[3][6][29]
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                          -6.491    
  -------------------------------------------------------------------
                         slack                                  0.525    

Slack (MET) :             0.525ns  (required time - arrival time)
  Source:                 fsm17/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A0_0/mem_reg[5][6][29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.454ns  (logic 1.967ns (30.477%)  route 4.487ns (69.523%))
  Logic Levels:           16  (CARRY8=4 LUT4=1 LUT5=3 LUT6=7 RAMS32=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4270, unset)         0.037     0.037    fsm17/clk
    SLICE_X31Y109        FDRE                                         r  fsm17/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y109        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.094     0.131 f  fsm17/out_reg[1]/Q
                         net (fo=29, routed)          0.224     0.355    fsm17/fsm17_out[1]
    SLICE_X30Y110        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.177     0.532 r  fsm17/out[3]_i_3__3/O
                         net (fo=17, routed)          0.450     0.982    fsm13/out_reg[0]_2
    SLICE_X30Y116        LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.193     1.175 r  fsm13/u1_int0_addr0[3]_INST_0_i_5/O
                         net (fo=7, routed)           0.316     1.491    fsm12/out_reg[0]_7
    SLICE_X29Y120        LUT6 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.148     1.639 r  fsm12/z_int0_write_en_INST_0_i_1/O
                         net (fo=22, routed)          0.137     1.776    fsm12/z_int0_write_en_INST_0_i_1_n_0
    SLICE_X29Y121        LUT5 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.177     1.953 r  fsm12/out[31]_i_1__4/O
                         net (fo=37, routed)          0.300     2.253    fsm12/w_sh_read0_0_write_en
    SLICE_X30Y118        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.040     2.293 r  fsm12/mem_reg_0_7_0_0_i_10/O
                         net (fo=7, routed)           0.351     2.644    fsm12/done_reg
    SLICE_X32Y113        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.114     2.758 r  fsm12/mem_reg_0_7_0_0_i_11/O
                         net (fo=1, routed)           0.322     3.080    fsm/out_reg[31]_1
    SLICE_X34Y110        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.041     3.121 r  fsm/mem_reg_0_7_0_0_i_3/O
                         net (fo=32, routed)          0.388     3.509    x0/mem_reg_0_7_4_4/A0
    SLICE_X34Y103        RAMS32 (Prop_C6LUT_SLICEM_ADR0_O)
                                                      0.174     3.683 r  x0/mem_reg_0_7_4_4/SP/O
                         net (fo=4, routed)           0.317     4.000    fsm10/out[31]_i_11_3[4]
    SLICE_X36Y104        LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.174     4.174 r  fsm10/out[7]_i_21__0/O
                         net (fo=1, routed)           0.355     4.529    fsm10/out[7]_i_21__0_n_0
    SLICE_X32Y104        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.064     4.593 r  fsm10/out[7]_i_5/O
                         net (fo=2, routed)           0.211     4.804    add10/left[4]
    SLICE_X33Y103        LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.064     4.868 r  add10/out[7]_i_13/O
                         net (fo=1, routed)           0.008     4.876    add10/out[7]_i_13_n_0
    SLICE_X33Y103        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.195     5.071 r  add10/out_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.028     5.099    add10/out_reg[7]_i_1_n_0
    SLICE_X33Y104        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.122 r  add10/out_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.028     5.150    add10/out_reg[15]_i_1_n_0
    SLICE_X33Y105        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.173 r  add10/out_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.028     5.201    add10/out_reg[23]_i_1_n_0
    SLICE_X33Y106        CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.152     5.353 r  add10/out_reg[31]_i_2/O[5]
                         net (fo=4, routed)           0.266     5.619    A_int_read0_0/out[29]
    SLICE_X30Y105        LUT4 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.114     5.733 r  A_int_read0_0/mem[7][7][29]_i_1/O
                         net (fo=64, routed)          0.758     6.491    A0_0/D[29]
    SLICE_X23Y90         FDRE                                         r  A0_0/mem_reg[5][6][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=4270, unset)         0.024     7.024    A0_0/clk
    SLICE_X23Y90         FDRE                                         r  A0_0/mem_reg[5][6][29]/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X23Y90         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.027     7.016    A0_0/mem_reg[5][6][29]
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                          -6.491    
  -------------------------------------------------------------------
                         slack                                  0.525    

Slack (MET) :             0.542ns  (required time - arrival time)
  Source:                 fsm17/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A0_0/mem_reg[7][7][17]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.438ns  (logic 1.823ns (28.316%)  route 4.615ns (71.684%))
  Logic Levels:           15  (CARRY8=3 LUT4=1 LUT5=3 LUT6=7 RAMS32=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4270, unset)         0.037     0.037    fsm17/clk
    SLICE_X31Y109        FDRE                                         r  fsm17/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y109        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.094     0.131 f  fsm17/out_reg[1]/Q
                         net (fo=29, routed)          0.224     0.355    fsm17/fsm17_out[1]
    SLICE_X30Y110        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.177     0.532 r  fsm17/out[3]_i_3__3/O
                         net (fo=17, routed)          0.450     0.982    fsm13/out_reg[0]_2
    SLICE_X30Y116        LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.193     1.175 r  fsm13/u1_int0_addr0[3]_INST_0_i_5/O
                         net (fo=7, routed)           0.316     1.491    fsm12/out_reg[0]_7
    SLICE_X29Y120        LUT6 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.148     1.639 r  fsm12/z_int0_write_en_INST_0_i_1/O
                         net (fo=22, routed)          0.137     1.776    fsm12/z_int0_write_en_INST_0_i_1_n_0
    SLICE_X29Y121        LUT5 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.177     1.953 r  fsm12/out[31]_i_1__4/O
                         net (fo=37, routed)          0.300     2.253    fsm12/w_sh_read0_0_write_en
    SLICE_X30Y118        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.040     2.293 r  fsm12/mem_reg_0_7_0_0_i_10/O
                         net (fo=7, routed)           0.351     2.644    fsm12/done_reg
    SLICE_X32Y113        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.114     2.758 r  fsm12/mem_reg_0_7_0_0_i_11/O
                         net (fo=1, routed)           0.322     3.080    fsm/out_reg[31]_1
    SLICE_X34Y110        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.041     3.121 r  fsm/mem_reg_0_7_0_0_i_3/O
                         net (fo=32, routed)          0.388     3.509    x0/mem_reg_0_7_4_4/A0
    SLICE_X34Y103        RAMS32 (Prop_C6LUT_SLICEM_ADR0_O)
                                                      0.174     3.683 r  x0/mem_reg_0_7_4_4/SP/O
                         net (fo=4, routed)           0.317     4.000    fsm10/out[31]_i_11_3[4]
    SLICE_X36Y104        LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.174     4.174 r  fsm10/out[7]_i_21__0/O
                         net (fo=1, routed)           0.355     4.529    fsm10/out[7]_i_21__0_n_0
    SLICE_X32Y104        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.064     4.593 r  fsm10/out[7]_i_5/O
                         net (fo=2, routed)           0.211     4.804    add10/left[4]
    SLICE_X33Y103        LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.064     4.868 r  add10/out[7]_i_13/O
                         net (fo=1, routed)           0.008     4.876    add10/out[7]_i_13_n_0
    SLICE_X33Y103        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.195     5.071 r  add10/out_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.028     5.099    add10/out_reg[7]_i_1_n_0
    SLICE_X33Y104        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.122 r  add10/out_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.028     5.150    add10/out_reg[15]_i_1_n_0
    SLICE_X33Y105        CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.104     5.254 r  add10/out_reg[23]_i_1/O[1]
                         net (fo=4, routed)           0.292     5.546    A_int_read0_0/out[17]
    SLICE_X31Y104        LUT4 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.041     5.587 r  A_int_read0_0/mem[7][7][17]_i_1/O
                         net (fo=64, routed)          0.888     6.475    A0_0/D[17]
    SLICE_X27Y83         FDRE                                         r  A0_0/mem_reg[7][7][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=4270, unset)         0.025     7.025    A0_0/clk
    SLICE_X27Y83         FDRE                                         r  A0_0/mem_reg[7][7][17]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X27Y83         FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.027     7.017    A0_0/mem_reg[7][7][17]
  -------------------------------------------------------------------
                         required time                          7.017    
                         arrival time                          -6.475    
  -------------------------------------------------------------------
                         slack                                  0.542    

Slack (MET) :             0.544ns  (required time - arrival time)
  Source:                 fsm17/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A0_0/mem_reg[5][7][29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.436ns  (logic 1.967ns (30.562%)  route 4.469ns (69.438%))
  Logic Levels:           16  (CARRY8=4 LUT4=1 LUT5=3 LUT6=7 RAMS32=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4270, unset)         0.037     0.037    fsm17/clk
    SLICE_X31Y109        FDRE                                         r  fsm17/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y109        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.094     0.131 f  fsm17/out_reg[1]/Q
                         net (fo=29, routed)          0.224     0.355    fsm17/fsm17_out[1]
    SLICE_X30Y110        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.177     0.532 r  fsm17/out[3]_i_3__3/O
                         net (fo=17, routed)          0.450     0.982    fsm13/out_reg[0]_2
    SLICE_X30Y116        LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.193     1.175 r  fsm13/u1_int0_addr0[3]_INST_0_i_5/O
                         net (fo=7, routed)           0.316     1.491    fsm12/out_reg[0]_7
    SLICE_X29Y120        LUT6 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.148     1.639 r  fsm12/z_int0_write_en_INST_0_i_1/O
                         net (fo=22, routed)          0.137     1.776    fsm12/z_int0_write_en_INST_0_i_1_n_0
    SLICE_X29Y121        LUT5 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.177     1.953 r  fsm12/out[31]_i_1__4/O
                         net (fo=37, routed)          0.300     2.253    fsm12/w_sh_read0_0_write_en
    SLICE_X30Y118        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.040     2.293 r  fsm12/mem_reg_0_7_0_0_i_10/O
                         net (fo=7, routed)           0.351     2.644    fsm12/done_reg
    SLICE_X32Y113        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.114     2.758 r  fsm12/mem_reg_0_7_0_0_i_11/O
                         net (fo=1, routed)           0.322     3.080    fsm/out_reg[31]_1
    SLICE_X34Y110        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.041     3.121 r  fsm/mem_reg_0_7_0_0_i_3/O
                         net (fo=32, routed)          0.388     3.509    x0/mem_reg_0_7_4_4/A0
    SLICE_X34Y103        RAMS32 (Prop_C6LUT_SLICEM_ADR0_O)
                                                      0.174     3.683 r  x0/mem_reg_0_7_4_4/SP/O
                         net (fo=4, routed)           0.317     4.000    fsm10/out[31]_i_11_3[4]
    SLICE_X36Y104        LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.174     4.174 r  fsm10/out[7]_i_21__0/O
                         net (fo=1, routed)           0.355     4.529    fsm10/out[7]_i_21__0_n_0
    SLICE_X32Y104        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.064     4.593 r  fsm10/out[7]_i_5/O
                         net (fo=2, routed)           0.211     4.804    add10/left[4]
    SLICE_X33Y103        LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.064     4.868 r  add10/out[7]_i_13/O
                         net (fo=1, routed)           0.008     4.876    add10/out[7]_i_13_n_0
    SLICE_X33Y103        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.195     5.071 r  add10/out_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.028     5.099    add10/out_reg[7]_i_1_n_0
    SLICE_X33Y104        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.122 r  add10/out_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.028     5.150    add10/out_reg[15]_i_1_n_0
    SLICE_X33Y105        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.173 r  add10/out_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.028     5.201    add10/out_reg[23]_i_1_n_0
    SLICE_X33Y106        CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.152     5.353 r  add10/out_reg[31]_i_2/O[5]
                         net (fo=4, routed)           0.266     5.619    A_int_read0_0/out[29]
    SLICE_X30Y105        LUT4 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.114     5.733 r  A_int_read0_0/mem[7][7][29]_i_1/O
                         net (fo=64, routed)          0.740     6.473    A0_0/D[29]
    SLICE_X22Y90         FDRE                                         r  A0_0/mem_reg[5][7][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=4270, unset)         0.025     7.025    A0_0/clk
    SLICE_X22Y90         FDRE                                         r  A0_0/mem_reg[5][7][29]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X22Y90         FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.027     7.017    A0_0/mem_reg[5][7][29]
  -------------------------------------------------------------------
                         required time                          7.017    
                         arrival time                          -6.473    
  -------------------------------------------------------------------
                         slack                                  0.544    

Slack (MET) :             0.552ns  (required time - arrival time)
  Source:                 fsm17/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A0_0/mem_reg[2][6][29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.428ns  (logic 1.967ns (30.601%)  route 4.461ns (69.400%))
  Logic Levels:           16  (CARRY8=4 LUT4=1 LUT5=3 LUT6=7 RAMS32=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4270, unset)         0.037     0.037    fsm17/clk
    SLICE_X31Y109        FDRE                                         r  fsm17/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y109        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.094     0.131 f  fsm17/out_reg[1]/Q
                         net (fo=29, routed)          0.224     0.355    fsm17/fsm17_out[1]
    SLICE_X30Y110        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.177     0.532 r  fsm17/out[3]_i_3__3/O
                         net (fo=17, routed)          0.450     0.982    fsm13/out_reg[0]_2
    SLICE_X30Y116        LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.193     1.175 r  fsm13/u1_int0_addr0[3]_INST_0_i_5/O
                         net (fo=7, routed)           0.316     1.491    fsm12/out_reg[0]_7
    SLICE_X29Y120        LUT6 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.148     1.639 r  fsm12/z_int0_write_en_INST_0_i_1/O
                         net (fo=22, routed)          0.137     1.776    fsm12/z_int0_write_en_INST_0_i_1_n_0
    SLICE_X29Y121        LUT5 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.177     1.953 r  fsm12/out[31]_i_1__4/O
                         net (fo=37, routed)          0.300     2.253    fsm12/w_sh_read0_0_write_en
    SLICE_X30Y118        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.040     2.293 r  fsm12/mem_reg_0_7_0_0_i_10/O
                         net (fo=7, routed)           0.351     2.644    fsm12/done_reg
    SLICE_X32Y113        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.114     2.758 r  fsm12/mem_reg_0_7_0_0_i_11/O
                         net (fo=1, routed)           0.322     3.080    fsm/out_reg[31]_1
    SLICE_X34Y110        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.041     3.121 r  fsm/mem_reg_0_7_0_0_i_3/O
                         net (fo=32, routed)          0.388     3.509    x0/mem_reg_0_7_4_4/A0
    SLICE_X34Y103        RAMS32 (Prop_C6LUT_SLICEM_ADR0_O)
                                                      0.174     3.683 r  x0/mem_reg_0_7_4_4/SP/O
                         net (fo=4, routed)           0.317     4.000    fsm10/out[31]_i_11_3[4]
    SLICE_X36Y104        LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.174     4.174 r  fsm10/out[7]_i_21__0/O
                         net (fo=1, routed)           0.355     4.529    fsm10/out[7]_i_21__0_n_0
    SLICE_X32Y104        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.064     4.593 r  fsm10/out[7]_i_5/O
                         net (fo=2, routed)           0.211     4.804    add10/left[4]
    SLICE_X33Y103        LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.064     4.868 r  add10/out[7]_i_13/O
                         net (fo=1, routed)           0.008     4.876    add10/out[7]_i_13_n_0
    SLICE_X33Y103        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.195     5.071 r  add10/out_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.028     5.099    add10/out_reg[7]_i_1_n_0
    SLICE_X33Y104        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.122 r  add10/out_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.028     5.150    add10/out_reg[15]_i_1_n_0
    SLICE_X33Y105        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.173 r  add10/out_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.028     5.201    add10/out_reg[23]_i_1_n_0
    SLICE_X33Y106        CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.152     5.353 r  add10/out_reg[31]_i_2/O[5]
                         net (fo=4, routed)           0.266     5.619    A_int_read0_0/out[29]
    SLICE_X30Y105        LUT4 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.114     5.733 r  A_int_read0_0/mem[7][7][29]_i_1/O
                         net (fo=64, routed)          0.732     6.465    A0_0/D[29]
    SLICE_X25Y90         FDRE                                         r  A0_0/mem_reg[2][6][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=4270, unset)         0.025     7.025    A0_0/clk
    SLICE_X25Y90         FDRE                                         r  A0_0/mem_reg[2][6][29]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X25Y90         FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.027     7.017    A0_0/mem_reg[2][6][29]
  -------------------------------------------------------------------
                         required time                          7.017    
                         arrival time                          -6.465    
  -------------------------------------------------------------------
                         slack                                  0.552    

Slack (MET) :             0.563ns  (required time - arrival time)
  Source:                 fsm17/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A0_0/mem_reg[5][7][30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.416ns  (logic 1.937ns (30.190%)  route 4.479ns (69.810%))
  Logic Levels:           16  (CARRY8=4 LUT4=1 LUT5=3 LUT6=7 RAMS32=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4270, unset)         0.037     0.037    fsm17/clk
    SLICE_X31Y109        FDRE                                         r  fsm17/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y109        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.094     0.131 f  fsm17/out_reg[1]/Q
                         net (fo=29, routed)          0.224     0.355    fsm17/fsm17_out[1]
    SLICE_X30Y110        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.177     0.532 r  fsm17/out[3]_i_3__3/O
                         net (fo=17, routed)          0.450     0.982    fsm13/out_reg[0]_2
    SLICE_X30Y116        LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.193     1.175 r  fsm13/u1_int0_addr0[3]_INST_0_i_5/O
                         net (fo=7, routed)           0.316     1.491    fsm12/out_reg[0]_7
    SLICE_X29Y120        LUT6 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.148     1.639 r  fsm12/z_int0_write_en_INST_0_i_1/O
                         net (fo=22, routed)          0.137     1.776    fsm12/z_int0_write_en_INST_0_i_1_n_0
    SLICE_X29Y121        LUT5 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.177     1.953 r  fsm12/out[31]_i_1__4/O
                         net (fo=37, routed)          0.300     2.253    fsm12/w_sh_read0_0_write_en
    SLICE_X30Y118        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.040     2.293 r  fsm12/mem_reg_0_7_0_0_i_10/O
                         net (fo=7, routed)           0.351     2.644    fsm12/done_reg
    SLICE_X32Y113        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.114     2.758 r  fsm12/mem_reg_0_7_0_0_i_11/O
                         net (fo=1, routed)           0.322     3.080    fsm/out_reg[31]_1
    SLICE_X34Y110        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.041     3.121 r  fsm/mem_reg_0_7_0_0_i_3/O
                         net (fo=32, routed)          0.388     3.509    x0/mem_reg_0_7_4_4/A0
    SLICE_X34Y103        RAMS32 (Prop_C6LUT_SLICEM_ADR0_O)
                                                      0.174     3.683 r  x0/mem_reg_0_7_4_4/SP/O
                         net (fo=4, routed)           0.317     4.000    fsm10/out[31]_i_11_3[4]
    SLICE_X36Y104        LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.174     4.174 r  fsm10/out[7]_i_21__0/O
                         net (fo=1, routed)           0.355     4.529    fsm10/out[7]_i_21__0_n_0
    SLICE_X32Y104        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.064     4.593 r  fsm10/out[7]_i_5/O
                         net (fo=2, routed)           0.211     4.804    add10/left[4]
    SLICE_X33Y103        LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.064     4.868 r  add10/out[7]_i_13/O
                         net (fo=1, routed)           0.008     4.876    add10/out[7]_i_13_n_0
    SLICE_X33Y103        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.195     5.071 r  add10/out_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.028     5.099    add10/out_reg[7]_i_1_n_0
    SLICE_X33Y104        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.122 r  add10/out_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.028     5.150    add10/out_reg[15]_i_1_n_0
    SLICE_X33Y105        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.173 r  add10/out_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.028     5.201    add10/out_reg[23]_i_1_n_0
    SLICE_X33Y106        CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.136     5.337 r  add10/out_reg[31]_i_2/O[6]
                         net (fo=4, routed)           0.325     5.662    A_int_read0_0/out[30]
    SLICE_X29Y105        LUT4 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.100     5.762 r  A_int_read0_0/mem[7][7][30]_i_1/O
                         net (fo=64, routed)          0.691     6.453    A0_0/D[30]
    SLICE_X27Y92         FDRE                                         r  A0_0/mem_reg[5][7][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=4270, unset)         0.024     7.024    A0_0/clk
    SLICE_X27Y92         FDRE                                         r  A0_0/mem_reg[5][7][30]/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X27Y92         FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.027     7.016    A0_0/mem_reg[5][7][30]
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                          -6.453    
  -------------------------------------------------------------------
                         slack                                  0.563    

Slack (MET) :             0.565ns  (required time - arrival time)
  Source:                 fsm17/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A0_0/mem_reg[1][6][29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.414ns  (logic 1.967ns (30.667%)  route 4.447ns (69.333%))
  Logic Levels:           16  (CARRY8=4 LUT4=1 LUT5=3 LUT6=7 RAMS32=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4270, unset)         0.037     0.037    fsm17/clk
    SLICE_X31Y109        FDRE                                         r  fsm17/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y109        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.094     0.131 f  fsm17/out_reg[1]/Q
                         net (fo=29, routed)          0.224     0.355    fsm17/fsm17_out[1]
    SLICE_X30Y110        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.177     0.532 r  fsm17/out[3]_i_3__3/O
                         net (fo=17, routed)          0.450     0.982    fsm13/out_reg[0]_2
    SLICE_X30Y116        LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.193     1.175 r  fsm13/u1_int0_addr0[3]_INST_0_i_5/O
                         net (fo=7, routed)           0.316     1.491    fsm12/out_reg[0]_7
    SLICE_X29Y120        LUT6 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.148     1.639 r  fsm12/z_int0_write_en_INST_0_i_1/O
                         net (fo=22, routed)          0.137     1.776    fsm12/z_int0_write_en_INST_0_i_1_n_0
    SLICE_X29Y121        LUT5 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.177     1.953 r  fsm12/out[31]_i_1__4/O
                         net (fo=37, routed)          0.300     2.253    fsm12/w_sh_read0_0_write_en
    SLICE_X30Y118        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.040     2.293 r  fsm12/mem_reg_0_7_0_0_i_10/O
                         net (fo=7, routed)           0.351     2.644    fsm12/done_reg
    SLICE_X32Y113        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.114     2.758 r  fsm12/mem_reg_0_7_0_0_i_11/O
                         net (fo=1, routed)           0.322     3.080    fsm/out_reg[31]_1
    SLICE_X34Y110        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.041     3.121 r  fsm/mem_reg_0_7_0_0_i_3/O
                         net (fo=32, routed)          0.388     3.509    x0/mem_reg_0_7_4_4/A0
    SLICE_X34Y103        RAMS32 (Prop_C6LUT_SLICEM_ADR0_O)
                                                      0.174     3.683 r  x0/mem_reg_0_7_4_4/SP/O
                         net (fo=4, routed)           0.317     4.000    fsm10/out[31]_i_11_3[4]
    SLICE_X36Y104        LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.174     4.174 r  fsm10/out[7]_i_21__0/O
                         net (fo=1, routed)           0.355     4.529    fsm10/out[7]_i_21__0_n_0
    SLICE_X32Y104        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.064     4.593 r  fsm10/out[7]_i_5/O
                         net (fo=2, routed)           0.211     4.804    add10/left[4]
    SLICE_X33Y103        LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.064     4.868 r  add10/out[7]_i_13/O
                         net (fo=1, routed)           0.008     4.876    add10/out[7]_i_13_n_0
    SLICE_X33Y103        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.195     5.071 r  add10/out_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.028     5.099    add10/out_reg[7]_i_1_n_0
    SLICE_X33Y104        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.122 r  add10/out_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.028     5.150    add10/out_reg[15]_i_1_n_0
    SLICE_X33Y105        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.173 r  add10/out_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.028     5.201    add10/out_reg[23]_i_1_n_0
    SLICE_X33Y106        CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.152     5.353 r  add10/out_reg[31]_i_2/O[5]
                         net (fo=4, routed)           0.266     5.619    A_int_read0_0/out[29]
    SLICE_X30Y105        LUT4 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.114     5.733 r  A_int_read0_0/mem[7][7][29]_i_1/O
                         net (fo=64, routed)          0.718     6.451    A0_0/D[29]
    SLICE_X22Y90         FDRE                                         r  A0_0/mem_reg[1][6][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=4270, unset)         0.024     7.024    A0_0/clk
    SLICE_X22Y90         FDRE                                         r  A0_0/mem_reg[1][6][29]/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X22Y90         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.027     7.016    A0_0/mem_reg[1][6][29]
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                          -6.451    
  -------------------------------------------------------------------
                         slack                                  0.565    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 mult_pipe2/out_tmp_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe2/out_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.081ns  (logic 0.039ns (48.148%)  route 0.042ns (51.852%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4270, unset)         0.013     0.013    mult_pipe2/clk
    SLICE_X29Y85         FDRE                                         r  mult_pipe2/out_tmp_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y85         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     0.052 r  mult_pipe2/out_tmp_reg[12]/Q
                         net (fo=1, routed)           0.042     0.094    mult_pipe2/p_1_in[12]
    SLICE_X29Y85         FDRE                                         r  mult_pipe2/out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4270, unset)         0.019     0.019    mult_pipe2/clk
    SLICE_X29Y85         FDRE                                         r  mult_pipe2/out_reg[12]/C
                         clock pessimism              0.000     0.019    
    SLICE_X29Y85         FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.047     0.066    mult_pipe2/out_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.094    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 mult_pipe2/out_tmp_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe2/out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.081ns  (logic 0.039ns (48.148%)  route 0.042ns (51.852%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4270, unset)         0.013     0.013    mult_pipe2/clk
    SLICE_X29Y86         FDRE                                         r  mult_pipe2/out_tmp_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y86         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     0.052 r  mult_pipe2/out_tmp_reg[13]/Q
                         net (fo=1, routed)           0.042     0.094    mult_pipe2/p_1_in[13]
    SLICE_X29Y86         FDRE                                         r  mult_pipe2/out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4270, unset)         0.019     0.019    mult_pipe2/clk
    SLICE_X29Y86         FDRE                                         r  mult_pipe2/out_reg[13]/C
                         clock pessimism              0.000     0.019    
    SLICE_X29Y86         FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.047     0.066    mult_pipe2/out_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.094    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 mult_pipe0/out_tmp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe0/out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.081ns  (logic 0.039ns (48.148%)  route 0.042ns (51.852%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4270, unset)         0.013     0.013    mult_pipe0/clk
    SLICE_X33Y113        FDRE                                         r  mult_pipe0/out_tmp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y113        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     0.052 r  mult_pipe0/out_tmp_reg[2]/Q
                         net (fo=1, routed)           0.042     0.094    mult_pipe0/p_1_in[2]
    SLICE_X33Y113        FDRE                                         r  mult_pipe0/out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4270, unset)         0.019     0.019    mult_pipe0/clk
    SLICE_X33Y113        FDRE                                         r  mult_pipe0/out_reg[2]/C
                         clock pessimism              0.000     0.019    
    SLICE_X33Y113        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.046     0.065    mult_pipe0/out_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.094    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 mult_pipe1/out_tmp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe1/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.081ns  (logic 0.039ns (48.148%)  route 0.042ns (51.852%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4270, unset)         0.013     0.013    mult_pipe1/clk
    SLICE_X32Y125        FDRE                                         r  mult_pipe1/out_tmp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y125        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     0.052 r  mult_pipe1/out_tmp_reg[0]/Q
                         net (fo=1, routed)           0.042     0.094    mult_pipe1/p_1_in[0]
    SLICE_X32Y125        FDRE                                         r  mult_pipe1/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4270, unset)         0.019     0.019    mult_pipe1/clk
    SLICE_X32Y125        FDRE                                         r  mult_pipe1/out_reg[0]/C
                         clock pessimism              0.000     0.019    
    SLICE_X32Y125        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.046     0.065    mult_pipe1/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.094    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 mult_pipe2/out_tmp_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe2/out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.081ns  (logic 0.039ns (48.148%)  route 0.042ns (51.852%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4270, unset)         0.013     0.013    mult_pipe2/clk
    SLICE_X27Y85         FDRE                                         r  mult_pipe2/out_tmp_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y85         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     0.052 r  mult_pipe2/out_tmp_reg[15]/Q
                         net (fo=1, routed)           0.042     0.094    mult_pipe2/p_1_in[15]
    SLICE_X27Y85         FDRE                                         r  mult_pipe2/out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4270, unset)         0.019     0.019    mult_pipe2/clk
    SLICE_X27Y85         FDRE                                         r  mult_pipe2/out_reg[15]/C
                         clock pessimism              0.000     0.019    
    SLICE_X27Y85         FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.046     0.065    mult_pipe2/out_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.094    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 mult_pipe0/out_tmp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe0/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.082ns  (logic 0.039ns (47.561%)  route 0.043ns (52.439%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4270, unset)         0.013     0.013    mult_pipe0/clk
    SLICE_X36Y112        FDRE                                         r  mult_pipe0/out_tmp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y112        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     0.052 r  mult_pipe0/out_tmp_reg[0]/Q
                         net (fo=1, routed)           0.043     0.095    mult_pipe0/p_1_in[0]
    SLICE_X36Y112        FDRE                                         r  mult_pipe0/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4270, unset)         0.019     0.019    mult_pipe0/clk
    SLICE_X36Y112        FDRE                                         r  mult_pipe0/out_reg[0]/C
                         clock pessimism              0.000     0.019    
    SLICE_X36Y112        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.046     0.065    mult_pipe0/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.095    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 mult_pipe0/out_tmp_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe0/out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.082ns  (logic 0.039ns (47.561%)  route 0.043ns (52.439%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4270, unset)         0.013     0.013    mult_pipe0/clk
    SLICE_X33Y114        FDRE                                         r  mult_pipe0/out_tmp_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y114        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     0.052 r  mult_pipe0/out_tmp_reg[11]/Q
                         net (fo=1, routed)           0.043     0.095    mult_pipe0/p_1_in[11]
    SLICE_X33Y114        FDRE                                         r  mult_pipe0/out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4270, unset)         0.019     0.019    mult_pipe0/clk
    SLICE_X33Y114        FDRE                                         r  mult_pipe0/out_reg[11]/C
                         clock pessimism              0.000     0.019    
    SLICE_X33Y114        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.046     0.065    mult_pipe0/out_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.095    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 mult_pipe5/out_tmp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe5/out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.082ns  (logic 0.039ns (47.561%)  route 0.043ns (52.439%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4270, unset)         0.013     0.013    mult_pipe5/clk
    SLICE_X33Y94         FDRE                                         r  mult_pipe5/out_tmp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y94         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     0.052 r  mult_pipe5/out_tmp_reg[1]/Q
                         net (fo=1, routed)           0.043     0.095    mult_pipe5/p_1_in[1]
    SLICE_X33Y94         FDRE                                         r  mult_pipe5/out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4270, unset)         0.019     0.019    mult_pipe5/clk
    SLICE_X33Y94         FDRE                                         r  mult_pipe5/out_reg[1]/C
                         clock pessimism              0.000     0.019    
    SLICE_X33Y94         FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.046     0.065    mult_pipe5/out_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.095    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 mult_pipe3/out_tmp_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe3/out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.083ns  (logic 0.039ns (46.988%)  route 0.044ns (53.012%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4270, unset)         0.013     0.013    mult_pipe3/clk
    SLICE_X30Y84         FDRE                                         r  mult_pipe3/out_tmp_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y84         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     0.052 r  mult_pipe3/out_tmp_reg[11]/Q
                         net (fo=1, routed)           0.044     0.096    mult_pipe3/p_1_in[11]
    SLICE_X30Y84         FDRE                                         r  mult_pipe3/out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4270, unset)         0.019     0.019    mult_pipe3/clk
    SLICE_X30Y84         FDRE                                         r  mult_pipe3/out_reg[11]/C
                         clock pessimism              0.000     0.019    
    SLICE_X30Y84         FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.046     0.065    mult_pipe3/out_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.096    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 mult_pipe1/out_tmp_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe1/out_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.088ns  (logic 0.037ns (42.045%)  route 0.051ns (57.955%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4270, unset)         0.013     0.013    mult_pipe1/clk
    SLICE_X31Y126        FDRE                                         r  mult_pipe1/out_tmp_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y126        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     0.050 r  mult_pipe1/out_tmp_reg[14]/Q
                         net (fo=1, routed)           0.051     0.101    mult_pipe1/p_1_in[14]
    SLICE_X31Y126        FDRE                                         r  mult_pipe1/out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4270, unset)         0.019     0.019    mult_pipe1/clk
    SLICE_X31Y126        FDRE                                         r  mult_pipe1/out_reg[14]/C
                         clock pessimism              0.000     0.019    
    SLICE_X31Y126        FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.046     0.065    mult_pipe1/out_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.101    
  -------------------------------------------------------------------
                         slack                                  0.036    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X28Y120  u10/mem_reg_0_7_0_0/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X28Y120  u10/mem_reg_0_7_10_10/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X28Y120  u10/mem_reg_0_7_11_11/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X28Y120  u10/mem_reg_0_7_12_12/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X28Y120  u10/mem_reg_0_7_13_13/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X28Y120  u10/mem_reg_0_7_14_14/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X28Y120  u10/mem_reg_0_7_15_15/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X28Y120  u10/mem_reg_0_7_16_16/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X28Y120  u10/mem_reg_0_7_17_17/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X28Y120  u10/mem_reg_0_7_18_18/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X28Y120  u10/mem_reg_0_7_0_0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X28Y120  u10/mem_reg_0_7_10_10/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X28Y120  u10/mem_reg_0_7_11_11/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X28Y120  u10/mem_reg_0_7_12_12/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X28Y120  u10/mem_reg_0_7_13_13/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X28Y120  u10/mem_reg_0_7_14_14/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X28Y120  u10/mem_reg_0_7_15_15/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X28Y120  u10/mem_reg_0_7_16_16/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X28Y120  u10/mem_reg_0_7_17_17/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X28Y120  u10/mem_reg_0_7_18_18/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X28Y120  u10/mem_reg_0_7_0_0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X28Y120  u10/mem_reg_0_7_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X28Y120  u10/mem_reg_0_7_10_10/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X28Y120  u10/mem_reg_0_7_10_10/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X28Y120  u10/mem_reg_0_7_11_11/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X28Y120  u10/mem_reg_0_7_11_11/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X28Y120  u10/mem_reg_0_7_12_12/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X28Y120  u10/mem_reg_0_7_12_12/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X28Y120  u10/mem_reg_0_7_13_13/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X28Y120  u10/mem_reg_0_7_13_13/SP/CLK



