sch2hdl,-intstyle,ise,-family,virtex5,-flat,-suppress,-vhdl,C:/Users/Chaitanya Paikara/Documents/GitHub/BLDC_Motor_FPGA/CRYPTO/Rough_S_LUT.vhf,-w,C:/Users/Chaitanya Paikara/Documents/GitHub/BLDC_Motor_FPGA/CRYPTO/Rough_S_LUT.sch
