set_max_delay 10 -from core_clock -rise_from clk* -fall_from clk1 -fall_through net2 -rise_to pin1 -probe -reset_path
