
Ball and Beam.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006b54  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000038c  08006cf8  08006cf8  00007cf8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007084  08007084  000091d8  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08007084  08007084  00008084  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800708c  0800708c  000091d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800708c  0800708c  0000808c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08007090  08007090  00008090  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d8  20000000  08007094  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000288  200001d8  0800726c  000091d8  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000460  0800726c  00009460  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000091d8  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000cffe  00000000  00000000  00009208  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001dc0  00000000  00000000  00016206  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000cd0  00000000  00000000  00017fc8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000009fb  00000000  00000000  00018c98  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001722f  00000000  00000000  00019693  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000d787  00000000  00000000  000308c2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008fe6b  00000000  00000000  0003e049  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000cdeb4  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004594  00000000  00000000  000cdef8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000068  00000000  00000000  000d248c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001d8 	.word	0x200001d8
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08006cdc 	.word	0x08006cdc

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001dc 	.word	0x200001dc
 80001dc:	08006cdc 	.word	0x08006cdc

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	@ 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_uldivmod>:
 8000bb8:	b953      	cbnz	r3, 8000bd0 <__aeabi_uldivmod+0x18>
 8000bba:	b94a      	cbnz	r2, 8000bd0 <__aeabi_uldivmod+0x18>
 8000bbc:	2900      	cmp	r1, #0
 8000bbe:	bf08      	it	eq
 8000bc0:	2800      	cmpeq	r0, #0
 8000bc2:	bf1c      	itt	ne
 8000bc4:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000bc8:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000bcc:	f000 b988 	b.w	8000ee0 <__aeabi_idiv0>
 8000bd0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bd4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bd8:	f000 f806 	bl	8000be8 <__udivmoddi4>
 8000bdc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000be0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000be4:	b004      	add	sp, #16
 8000be6:	4770      	bx	lr

08000be8 <__udivmoddi4>:
 8000be8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bec:	9d08      	ldr	r5, [sp, #32]
 8000bee:	468e      	mov	lr, r1
 8000bf0:	4604      	mov	r4, r0
 8000bf2:	4688      	mov	r8, r1
 8000bf4:	2b00      	cmp	r3, #0
 8000bf6:	d14a      	bne.n	8000c8e <__udivmoddi4+0xa6>
 8000bf8:	428a      	cmp	r2, r1
 8000bfa:	4617      	mov	r7, r2
 8000bfc:	d962      	bls.n	8000cc4 <__udivmoddi4+0xdc>
 8000bfe:	fab2 f682 	clz	r6, r2
 8000c02:	b14e      	cbz	r6, 8000c18 <__udivmoddi4+0x30>
 8000c04:	f1c6 0320 	rsb	r3, r6, #32
 8000c08:	fa01 f806 	lsl.w	r8, r1, r6
 8000c0c:	fa20 f303 	lsr.w	r3, r0, r3
 8000c10:	40b7      	lsls	r7, r6
 8000c12:	ea43 0808 	orr.w	r8, r3, r8
 8000c16:	40b4      	lsls	r4, r6
 8000c18:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c1c:	fa1f fc87 	uxth.w	ip, r7
 8000c20:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c24:	0c23      	lsrs	r3, r4, #16
 8000c26:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c2a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c2e:	fb01 f20c 	mul.w	r2, r1, ip
 8000c32:	429a      	cmp	r2, r3
 8000c34:	d909      	bls.n	8000c4a <__udivmoddi4+0x62>
 8000c36:	18fb      	adds	r3, r7, r3
 8000c38:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000c3c:	f080 80ea 	bcs.w	8000e14 <__udivmoddi4+0x22c>
 8000c40:	429a      	cmp	r2, r3
 8000c42:	f240 80e7 	bls.w	8000e14 <__udivmoddi4+0x22c>
 8000c46:	3902      	subs	r1, #2
 8000c48:	443b      	add	r3, r7
 8000c4a:	1a9a      	subs	r2, r3, r2
 8000c4c:	b2a3      	uxth	r3, r4
 8000c4e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c52:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c56:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c5a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c5e:	459c      	cmp	ip, r3
 8000c60:	d909      	bls.n	8000c76 <__udivmoddi4+0x8e>
 8000c62:	18fb      	adds	r3, r7, r3
 8000c64:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000c68:	f080 80d6 	bcs.w	8000e18 <__udivmoddi4+0x230>
 8000c6c:	459c      	cmp	ip, r3
 8000c6e:	f240 80d3 	bls.w	8000e18 <__udivmoddi4+0x230>
 8000c72:	443b      	add	r3, r7
 8000c74:	3802      	subs	r0, #2
 8000c76:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000c7a:	eba3 030c 	sub.w	r3, r3, ip
 8000c7e:	2100      	movs	r1, #0
 8000c80:	b11d      	cbz	r5, 8000c8a <__udivmoddi4+0xa2>
 8000c82:	40f3      	lsrs	r3, r6
 8000c84:	2200      	movs	r2, #0
 8000c86:	e9c5 3200 	strd	r3, r2, [r5]
 8000c8a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c8e:	428b      	cmp	r3, r1
 8000c90:	d905      	bls.n	8000c9e <__udivmoddi4+0xb6>
 8000c92:	b10d      	cbz	r5, 8000c98 <__udivmoddi4+0xb0>
 8000c94:	e9c5 0100 	strd	r0, r1, [r5]
 8000c98:	2100      	movs	r1, #0
 8000c9a:	4608      	mov	r0, r1
 8000c9c:	e7f5      	b.n	8000c8a <__udivmoddi4+0xa2>
 8000c9e:	fab3 f183 	clz	r1, r3
 8000ca2:	2900      	cmp	r1, #0
 8000ca4:	d146      	bne.n	8000d34 <__udivmoddi4+0x14c>
 8000ca6:	4573      	cmp	r3, lr
 8000ca8:	d302      	bcc.n	8000cb0 <__udivmoddi4+0xc8>
 8000caa:	4282      	cmp	r2, r0
 8000cac:	f200 8105 	bhi.w	8000eba <__udivmoddi4+0x2d2>
 8000cb0:	1a84      	subs	r4, r0, r2
 8000cb2:	eb6e 0203 	sbc.w	r2, lr, r3
 8000cb6:	2001      	movs	r0, #1
 8000cb8:	4690      	mov	r8, r2
 8000cba:	2d00      	cmp	r5, #0
 8000cbc:	d0e5      	beq.n	8000c8a <__udivmoddi4+0xa2>
 8000cbe:	e9c5 4800 	strd	r4, r8, [r5]
 8000cc2:	e7e2      	b.n	8000c8a <__udivmoddi4+0xa2>
 8000cc4:	2a00      	cmp	r2, #0
 8000cc6:	f000 8090 	beq.w	8000dea <__udivmoddi4+0x202>
 8000cca:	fab2 f682 	clz	r6, r2
 8000cce:	2e00      	cmp	r6, #0
 8000cd0:	f040 80a4 	bne.w	8000e1c <__udivmoddi4+0x234>
 8000cd4:	1a8a      	subs	r2, r1, r2
 8000cd6:	0c03      	lsrs	r3, r0, #16
 8000cd8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cdc:	b280      	uxth	r0, r0
 8000cde:	b2bc      	uxth	r4, r7
 8000ce0:	2101      	movs	r1, #1
 8000ce2:	fbb2 fcfe 	udiv	ip, r2, lr
 8000ce6:	fb0e 221c 	mls	r2, lr, ip, r2
 8000cea:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000cee:	fb04 f20c 	mul.w	r2, r4, ip
 8000cf2:	429a      	cmp	r2, r3
 8000cf4:	d907      	bls.n	8000d06 <__udivmoddi4+0x11e>
 8000cf6:	18fb      	adds	r3, r7, r3
 8000cf8:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000cfc:	d202      	bcs.n	8000d04 <__udivmoddi4+0x11c>
 8000cfe:	429a      	cmp	r2, r3
 8000d00:	f200 80e0 	bhi.w	8000ec4 <__udivmoddi4+0x2dc>
 8000d04:	46c4      	mov	ip, r8
 8000d06:	1a9b      	subs	r3, r3, r2
 8000d08:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d0c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d10:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d14:	fb02 f404 	mul.w	r4, r2, r4
 8000d18:	429c      	cmp	r4, r3
 8000d1a:	d907      	bls.n	8000d2c <__udivmoddi4+0x144>
 8000d1c:	18fb      	adds	r3, r7, r3
 8000d1e:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 8000d22:	d202      	bcs.n	8000d2a <__udivmoddi4+0x142>
 8000d24:	429c      	cmp	r4, r3
 8000d26:	f200 80ca 	bhi.w	8000ebe <__udivmoddi4+0x2d6>
 8000d2a:	4602      	mov	r2, r0
 8000d2c:	1b1b      	subs	r3, r3, r4
 8000d2e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d32:	e7a5      	b.n	8000c80 <__udivmoddi4+0x98>
 8000d34:	f1c1 0620 	rsb	r6, r1, #32
 8000d38:	408b      	lsls	r3, r1
 8000d3a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d3e:	431f      	orrs	r7, r3
 8000d40:	fa0e f401 	lsl.w	r4, lr, r1
 8000d44:	fa20 f306 	lsr.w	r3, r0, r6
 8000d48:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d4c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d50:	4323      	orrs	r3, r4
 8000d52:	fa00 f801 	lsl.w	r8, r0, r1
 8000d56:	fa1f fc87 	uxth.w	ip, r7
 8000d5a:	fbbe f0f9 	udiv	r0, lr, r9
 8000d5e:	0c1c      	lsrs	r4, r3, #16
 8000d60:	fb09 ee10 	mls	lr, r9, r0, lr
 8000d64:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000d68:	fb00 fe0c 	mul.w	lr, r0, ip
 8000d6c:	45a6      	cmp	lr, r4
 8000d6e:	fa02 f201 	lsl.w	r2, r2, r1
 8000d72:	d909      	bls.n	8000d88 <__udivmoddi4+0x1a0>
 8000d74:	193c      	adds	r4, r7, r4
 8000d76:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000d7a:	f080 809c 	bcs.w	8000eb6 <__udivmoddi4+0x2ce>
 8000d7e:	45a6      	cmp	lr, r4
 8000d80:	f240 8099 	bls.w	8000eb6 <__udivmoddi4+0x2ce>
 8000d84:	3802      	subs	r0, #2
 8000d86:	443c      	add	r4, r7
 8000d88:	eba4 040e 	sub.w	r4, r4, lr
 8000d8c:	fa1f fe83 	uxth.w	lr, r3
 8000d90:	fbb4 f3f9 	udiv	r3, r4, r9
 8000d94:	fb09 4413 	mls	r4, r9, r3, r4
 8000d98:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000d9c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000da0:	45a4      	cmp	ip, r4
 8000da2:	d908      	bls.n	8000db6 <__udivmoddi4+0x1ce>
 8000da4:	193c      	adds	r4, r7, r4
 8000da6:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000daa:	f080 8082 	bcs.w	8000eb2 <__udivmoddi4+0x2ca>
 8000dae:	45a4      	cmp	ip, r4
 8000db0:	d97f      	bls.n	8000eb2 <__udivmoddi4+0x2ca>
 8000db2:	3b02      	subs	r3, #2
 8000db4:	443c      	add	r4, r7
 8000db6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000dba:	eba4 040c 	sub.w	r4, r4, ip
 8000dbe:	fba0 ec02 	umull	lr, ip, r0, r2
 8000dc2:	4564      	cmp	r4, ip
 8000dc4:	4673      	mov	r3, lr
 8000dc6:	46e1      	mov	r9, ip
 8000dc8:	d362      	bcc.n	8000e90 <__udivmoddi4+0x2a8>
 8000dca:	d05f      	beq.n	8000e8c <__udivmoddi4+0x2a4>
 8000dcc:	b15d      	cbz	r5, 8000de6 <__udivmoddi4+0x1fe>
 8000dce:	ebb8 0203 	subs.w	r2, r8, r3
 8000dd2:	eb64 0409 	sbc.w	r4, r4, r9
 8000dd6:	fa04 f606 	lsl.w	r6, r4, r6
 8000dda:	fa22 f301 	lsr.w	r3, r2, r1
 8000dde:	431e      	orrs	r6, r3
 8000de0:	40cc      	lsrs	r4, r1
 8000de2:	e9c5 6400 	strd	r6, r4, [r5]
 8000de6:	2100      	movs	r1, #0
 8000de8:	e74f      	b.n	8000c8a <__udivmoddi4+0xa2>
 8000dea:	fbb1 fcf2 	udiv	ip, r1, r2
 8000dee:	0c01      	lsrs	r1, r0, #16
 8000df0:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000df4:	b280      	uxth	r0, r0
 8000df6:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000dfa:	463b      	mov	r3, r7
 8000dfc:	4638      	mov	r0, r7
 8000dfe:	463c      	mov	r4, r7
 8000e00:	46b8      	mov	r8, r7
 8000e02:	46be      	mov	lr, r7
 8000e04:	2620      	movs	r6, #32
 8000e06:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e0a:	eba2 0208 	sub.w	r2, r2, r8
 8000e0e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e12:	e766      	b.n	8000ce2 <__udivmoddi4+0xfa>
 8000e14:	4601      	mov	r1, r0
 8000e16:	e718      	b.n	8000c4a <__udivmoddi4+0x62>
 8000e18:	4610      	mov	r0, r2
 8000e1a:	e72c      	b.n	8000c76 <__udivmoddi4+0x8e>
 8000e1c:	f1c6 0220 	rsb	r2, r6, #32
 8000e20:	fa2e f302 	lsr.w	r3, lr, r2
 8000e24:	40b7      	lsls	r7, r6
 8000e26:	40b1      	lsls	r1, r6
 8000e28:	fa20 f202 	lsr.w	r2, r0, r2
 8000e2c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e30:	430a      	orrs	r2, r1
 8000e32:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e36:	b2bc      	uxth	r4, r7
 8000e38:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e3c:	0c11      	lsrs	r1, r2, #16
 8000e3e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e42:	fb08 f904 	mul.w	r9, r8, r4
 8000e46:	40b0      	lsls	r0, r6
 8000e48:	4589      	cmp	r9, r1
 8000e4a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e4e:	b280      	uxth	r0, r0
 8000e50:	d93e      	bls.n	8000ed0 <__udivmoddi4+0x2e8>
 8000e52:	1879      	adds	r1, r7, r1
 8000e54:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000e58:	d201      	bcs.n	8000e5e <__udivmoddi4+0x276>
 8000e5a:	4589      	cmp	r9, r1
 8000e5c:	d81f      	bhi.n	8000e9e <__udivmoddi4+0x2b6>
 8000e5e:	eba1 0109 	sub.w	r1, r1, r9
 8000e62:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e66:	fb09 f804 	mul.w	r8, r9, r4
 8000e6a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e6e:	b292      	uxth	r2, r2
 8000e70:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e74:	4542      	cmp	r2, r8
 8000e76:	d229      	bcs.n	8000ecc <__udivmoddi4+0x2e4>
 8000e78:	18ba      	adds	r2, r7, r2
 8000e7a:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000e7e:	d2c4      	bcs.n	8000e0a <__udivmoddi4+0x222>
 8000e80:	4542      	cmp	r2, r8
 8000e82:	d2c2      	bcs.n	8000e0a <__udivmoddi4+0x222>
 8000e84:	f1a9 0102 	sub.w	r1, r9, #2
 8000e88:	443a      	add	r2, r7
 8000e8a:	e7be      	b.n	8000e0a <__udivmoddi4+0x222>
 8000e8c:	45f0      	cmp	r8, lr
 8000e8e:	d29d      	bcs.n	8000dcc <__udivmoddi4+0x1e4>
 8000e90:	ebbe 0302 	subs.w	r3, lr, r2
 8000e94:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000e98:	3801      	subs	r0, #1
 8000e9a:	46e1      	mov	r9, ip
 8000e9c:	e796      	b.n	8000dcc <__udivmoddi4+0x1e4>
 8000e9e:	eba7 0909 	sub.w	r9, r7, r9
 8000ea2:	4449      	add	r1, r9
 8000ea4:	f1a8 0c02 	sub.w	ip, r8, #2
 8000ea8:	fbb1 f9fe 	udiv	r9, r1, lr
 8000eac:	fb09 f804 	mul.w	r8, r9, r4
 8000eb0:	e7db      	b.n	8000e6a <__udivmoddi4+0x282>
 8000eb2:	4673      	mov	r3, lr
 8000eb4:	e77f      	b.n	8000db6 <__udivmoddi4+0x1ce>
 8000eb6:	4650      	mov	r0, sl
 8000eb8:	e766      	b.n	8000d88 <__udivmoddi4+0x1a0>
 8000eba:	4608      	mov	r0, r1
 8000ebc:	e6fd      	b.n	8000cba <__udivmoddi4+0xd2>
 8000ebe:	443b      	add	r3, r7
 8000ec0:	3a02      	subs	r2, #2
 8000ec2:	e733      	b.n	8000d2c <__udivmoddi4+0x144>
 8000ec4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ec8:	443b      	add	r3, r7
 8000eca:	e71c      	b.n	8000d06 <__udivmoddi4+0x11e>
 8000ecc:	4649      	mov	r1, r9
 8000ece:	e79c      	b.n	8000e0a <__udivmoddi4+0x222>
 8000ed0:	eba1 0109 	sub.w	r1, r1, r9
 8000ed4:	46c4      	mov	ip, r8
 8000ed6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000eda:	fb09 f804 	mul.w	r8, r9, r4
 8000ede:	e7c4      	b.n	8000e6a <__udivmoddi4+0x282>

08000ee0 <__aeabi_idiv0>:
 8000ee0:	4770      	bx	lr
 8000ee2:	bf00      	nop

08000ee4 <DBUF_init>:
 *      Author: jorgelarach
 */

#include "distance_buffer.h"

void DBUF_init(DBUF *db){
 8000ee4:	b480      	push	{r7}
 8000ee6:	b085      	sub	sp, #20
 8000ee8:	af00      	add	r7, sp, #0
 8000eea:	6078      	str	r0, [r7, #4]
	db->head = 0;
 8000eec:	687b      	ldr	r3, [r7, #4]
 8000eee:	2200      	movs	r2, #0
 8000ef0:	629a      	str	r2, [r3, #40]	@ 0x28
	db->count = 0;
 8000ef2:	687b      	ldr	r3, [r7, #4]
 8000ef4:	2200      	movs	r2, #0
 8000ef6:	62da      	str	r2, [r3, #44]	@ 0x2c
	for(size_t i = 0; i < DBUF_SIZE; i++){
 8000ef8:	2300      	movs	r3, #0
 8000efa:	60fb      	str	r3, [r7, #12]
 8000efc:	e009      	b.n	8000f12 <DBUF_init+0x2e>
		db->buffer[i] = 0.0f;
 8000efe:	687a      	ldr	r2, [r7, #4]
 8000f00:	68fb      	ldr	r3, [r7, #12]
 8000f02:	009b      	lsls	r3, r3, #2
 8000f04:	4413      	add	r3, r2
 8000f06:	f04f 0200 	mov.w	r2, #0
 8000f0a:	601a      	str	r2, [r3, #0]
	for(size_t i = 0; i < DBUF_SIZE; i++){
 8000f0c:	68fb      	ldr	r3, [r7, #12]
 8000f0e:	3301      	adds	r3, #1
 8000f10:	60fb      	str	r3, [r7, #12]
 8000f12:	68fb      	ldr	r3, [r7, #12]
 8000f14:	2b09      	cmp	r3, #9
 8000f16:	d9f2      	bls.n	8000efe <DBUF_init+0x1a>
	}
}
 8000f18:	bf00      	nop
 8000f1a:	bf00      	nop
 8000f1c:	3714      	adds	r7, #20
 8000f1e:	46bd      	mov	sp, r7
 8000f20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f24:	4770      	bx	lr
	...

08000f28 <HAL_TIM_IC_CaptureCallback>:
#define MAX_ROTATION_DEGREES 180  // Max angle a servo can rotate
#define HCSR04_MIN_DIST_CM   3
#define HCSR04_MAX_DIST_CM   30

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8000f28:	b580      	push	{r7, lr}
 8000f2a:	b084      	sub	sp, #16
 8000f2c:	af00      	add	r7, sp, #0
 8000f2e:	6078      	str	r0, [r7, #4]
    if(capture_idx == 0){
 8000f30:	4b2e      	ldr	r3, [pc, #184]	@ (8000fec <HAL_TIM_IC_CaptureCallback+0xc4>)
 8000f32:	781b      	ldrb	r3, [r3, #0]
 8000f34:	b2db      	uxtb	r3, r3
 8000f36:	2b00      	cmp	r3, #0
 8000f38:	d10a      	bne.n	8000f50 <HAL_TIM_IC_CaptureCallback+0x28>
        edge_1_time = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1);
 8000f3a:	2100      	movs	r1, #0
 8000f3c:	6878      	ldr	r0, [r7, #4]
 8000f3e:	f002 faab 	bl	8003498 <HAL_TIM_ReadCapturedValue>
 8000f42:	4603      	mov	r3, r0
 8000f44:	4a2a      	ldr	r2, [pc, #168]	@ (8000ff0 <HAL_TIM_IC_CaptureCallback+0xc8>)
 8000f46:	6013      	str	r3, [r2, #0]
        capture_idx = 1;
 8000f48:	4b28      	ldr	r3, [pc, #160]	@ (8000fec <HAL_TIM_IC_CaptureCallback+0xc4>)
 8000f4a:	2201      	movs	r2, #1
 8000f4c:	701a      	strb	r2, [r3, #0]
        if(distance_cm < HCSR04_MIN_DIST_CM) distance_cm = HCSR04_MIN_DIST_CM;
        latest_distance = distance_cm; // Write result

        distance_ready = 1; // Signal main loop
    }
}
 8000f4e:	e049      	b.n	8000fe4 <HAL_TIM_IC_CaptureCallback+0xbc>
        edge_2_time = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1);
 8000f50:	2100      	movs	r1, #0
 8000f52:	6878      	ldr	r0, [r7, #4]
 8000f54:	f002 faa0 	bl	8003498 <HAL_TIM_ReadCapturedValue>
 8000f58:	4603      	mov	r3, r0
 8000f5a:	4a26      	ldr	r2, [pc, #152]	@ (8000ff4 <HAL_TIM_IC_CaptureCallback+0xcc>)
 8000f5c:	6013      	str	r3, [r2, #0]
        capture_idx = 0;
 8000f5e:	4b23      	ldr	r3, [pc, #140]	@ (8000fec <HAL_TIM_IC_CaptureCallback+0xc4>)
 8000f60:	2200      	movs	r2, #0
 8000f62:	701a      	strb	r2, [r3, #0]
        uint32_t edge_diff = (edge_2_time >= edge_1_time) ?
 8000f64:	4b23      	ldr	r3, [pc, #140]	@ (8000ff4 <HAL_TIM_IC_CaptureCallback+0xcc>)
 8000f66:	681a      	ldr	r2, [r3, #0]
 8000f68:	4b21      	ldr	r3, [pc, #132]	@ (8000ff0 <HAL_TIM_IC_CaptureCallback+0xc8>)
 8000f6a:	681b      	ldr	r3, [r3, #0]
                             (edge_2_time - edge_1_time) :
 8000f6c:	429a      	cmp	r2, r3
 8000f6e:	d305      	bcc.n	8000f7c <HAL_TIM_IC_CaptureCallback+0x54>
 8000f70:	4b20      	ldr	r3, [pc, #128]	@ (8000ff4 <HAL_TIM_IC_CaptureCallback+0xcc>)
 8000f72:	681a      	ldr	r2, [r3, #0]
 8000f74:	4b1e      	ldr	r3, [pc, #120]	@ (8000ff0 <HAL_TIM_IC_CaptureCallback+0xc8>)
 8000f76:	681b      	ldr	r3, [r3, #0]
 8000f78:	1ad3      	subs	r3, r2, r3
 8000f7a:	e007      	b.n	8000f8c <HAL_TIM_IC_CaptureCallback+0x64>
                             ((htim3.Init.Period - edge_1_time) + edge_2_time);
 8000f7c:	4b1e      	ldr	r3, [pc, #120]	@ (8000ff8 <HAL_TIM_IC_CaptureCallback+0xd0>)
 8000f7e:	68da      	ldr	r2, [r3, #12]
 8000f80:	4b1b      	ldr	r3, [pc, #108]	@ (8000ff0 <HAL_TIM_IC_CaptureCallback+0xc8>)
 8000f82:	681b      	ldr	r3, [r3, #0]
 8000f84:	1ad2      	subs	r2, r2, r3
 8000f86:	4b1b      	ldr	r3, [pc, #108]	@ (8000ff4 <HAL_TIM_IC_CaptureCallback+0xcc>)
 8000f88:	681b      	ldr	r3, [r3, #0]
                             (edge_2_time - edge_1_time) :
 8000f8a:	4413      	add	r3, r2
        uint32_t edge_diff = (edge_2_time >= edge_1_time) ?
 8000f8c:	60bb      	str	r3, [r7, #8]
        float distance_cm = ((float)edge_diff) * (SPEED_OF_SOUND_CM_US / 2.0f);
 8000f8e:	68bb      	ldr	r3, [r7, #8]
 8000f90:	ee07 3a90 	vmov	s15, r3
 8000f94:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000f98:	ed9f 6a18 	vldr	s12, [pc, #96]	@ 8000ffc <HAL_TIM_IC_CaptureCallback+0xd4>
 8000f9c:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8000fa0:	eec6 7a26 	vdiv.f32	s15, s12, s13
 8000fa4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000fa8:	edc7 7a03 	vstr	s15, [r7, #12]
        if(distance_cm > HCSR04_MAX_DIST_CM) distance_cm = HCSR04_MAX_DIST_CM;
 8000fac:	edd7 7a03 	vldr	s15, [r7, #12]
 8000fb0:	eeb3 7a0e 	vmov.f32	s14, #62	@ 0x41f00000  30.0
 8000fb4:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000fb8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000fbc:	dd01      	ble.n	8000fc2 <HAL_TIM_IC_CaptureCallback+0x9a>
 8000fbe:	4b10      	ldr	r3, [pc, #64]	@ (8001000 <HAL_TIM_IC_CaptureCallback+0xd8>)
 8000fc0:	60fb      	str	r3, [r7, #12]
        if(distance_cm < HCSR04_MIN_DIST_CM) distance_cm = HCSR04_MIN_DIST_CM;
 8000fc2:	edd7 7a03 	vldr	s15, [r7, #12]
 8000fc6:	eeb0 7a08 	vmov.f32	s14, #8	@ 0x40400000  3.0
 8000fca:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000fce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000fd2:	d501      	bpl.n	8000fd8 <HAL_TIM_IC_CaptureCallback+0xb0>
 8000fd4:	4b0b      	ldr	r3, [pc, #44]	@ (8001004 <HAL_TIM_IC_CaptureCallback+0xdc>)
 8000fd6:	60fb      	str	r3, [r7, #12]
        latest_distance = distance_cm; // Write result
 8000fd8:	4a0b      	ldr	r2, [pc, #44]	@ (8001008 <HAL_TIM_IC_CaptureCallback+0xe0>)
 8000fda:	68fb      	ldr	r3, [r7, #12]
 8000fdc:	6013      	str	r3, [r2, #0]
        distance_ready = 1; // Signal main loop
 8000fde:	4b0b      	ldr	r3, [pc, #44]	@ (800100c <HAL_TIM_IC_CaptureCallback+0xe4>)
 8000fe0:	2201      	movs	r2, #1
 8000fe2:	701a      	strb	r2, [r3, #0]
}
 8000fe4:	bf00      	nop
 8000fe6:	3710      	adds	r7, #16
 8000fe8:	46bd      	mov	sp, r7
 8000fea:	bd80      	pop	{r7, pc}
 8000fec:	200002cc 	.word	0x200002cc
 8000ff0:	200002d0 	.word	0x200002d0
 8000ff4:	200002d4 	.word	0x200002d4
 8000ff8:	200001f4 	.word	0x200001f4
 8000ffc:	3d0c7e28 	.word	0x3d0c7e28
 8001000:	41f00000 	.word	0x41f00000
 8001004:	40400000 	.word	0x40400000
 8001008:	20000000 	.word	0x20000000
 800100c:	200002d8 	.word	0x200002d8

08001010 <HCSR04_TRIG_DWT_init>:

/* Initialize DWT for microsecond delays */
void HCSR04_TRIG_DWT_init(void){
 8001010:	b480      	push	{r7}
 8001012:	af00      	add	r7, sp, #0
    CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 8001014:	4b09      	ldr	r3, [pc, #36]	@ (800103c <HCSR04_TRIG_DWT_init+0x2c>)
 8001016:	68db      	ldr	r3, [r3, #12]
 8001018:	4a08      	ldr	r2, [pc, #32]	@ (800103c <HCSR04_TRIG_DWT_init+0x2c>)
 800101a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800101e:	60d3      	str	r3, [r2, #12]
    DWT->CYCCNT = 0;
 8001020:	4b07      	ldr	r3, [pc, #28]	@ (8001040 <HCSR04_TRIG_DWT_init+0x30>)
 8001022:	2200      	movs	r2, #0
 8001024:	605a      	str	r2, [r3, #4]
    DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;
 8001026:	4b06      	ldr	r3, [pc, #24]	@ (8001040 <HCSR04_TRIG_DWT_init+0x30>)
 8001028:	681b      	ldr	r3, [r3, #0]
 800102a:	4a05      	ldr	r2, [pc, #20]	@ (8001040 <HCSR04_TRIG_DWT_init+0x30>)
 800102c:	f043 0301 	orr.w	r3, r3, #1
 8001030:	6013      	str	r3, [r2, #0]
}
 8001032:	bf00      	nop
 8001034:	46bd      	mov	sp, r7
 8001036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800103a:	4770      	bx	lr
 800103c:	e000edf0 	.word	0xe000edf0
 8001040:	e0001000 	.word	0xe0001000

08001044 <SERVO_set_angle>:
    HAL_GPIO_WritePin(TRIG_GPIO_Port, TRIG_Pin, GPIO_PIN_SET);
    HCSR04_TRIG_DWTDelay_us(TRIG_HIGH_US);
    HAL_GPIO_WritePin(TRIG_GPIO_Port, TRIG_Pin, GPIO_PIN_RESET);
}

uint32_t SERVO_set_angle(uint8_t angle){
 8001044:	b580      	push	{r7, lr}
 8001046:	b084      	sub	sp, #16
 8001048:	af00      	add	r7, sp, #0
 800104a:	4603      	mov	r3, r0
 800104c:	71fb      	strb	r3, [r7, #7]
	uint32_t pulse_width = SERVO_calculate_pulse_width(angle);
 800104e:	79fb      	ldrb	r3, [r7, #7]
 8001050:	4618      	mov	r0, r3
 8001052:	f000 f80d 	bl	8001070 <SERVO_calculate_pulse_width>
 8001056:	60f8      	str	r0, [r7, #12]
	htim4.Instance->CCR1 = pulse_width;
 8001058:	4b04      	ldr	r3, [pc, #16]	@ (800106c <SERVO_set_angle+0x28>)
 800105a:	681b      	ldr	r3, [r3, #0]
 800105c:	68fa      	ldr	r2, [r7, #12]
 800105e:	635a      	str	r2, [r3, #52]	@ 0x34
	return pulse_width;
 8001060:	68fb      	ldr	r3, [r7, #12]
}
 8001062:	4618      	mov	r0, r3
 8001064:	3710      	adds	r7, #16
 8001066:	46bd      	mov	sp, r7
 8001068:	bd80      	pop	{r7, pc}
 800106a:	bf00      	nop
 800106c:	2000023c 	.word	0x2000023c

08001070 <SERVO_calculate_pulse_width>:
		    (HCSR04_MAX_DIST_CM - HCSR04_MIN_DIST_CM)*
			(MAX_ROTATION_DEGREES-MIN_ROTATION_DEGREES))+
			 MIN_ROTATION_DEGREES;
}

uint32_t SERVO_calculate_pulse_width(uint8_t angle){
 8001070:	b480      	push	{r7}
 8001072:	b083      	sub	sp, #12
 8001074:	af00      	add	r7, sp, #0
 8001076:	4603      	mov	r3, r0
 8001078:	71fb      	strb	r3, [r7, #7]
	return MIN_SERVO_PW + (((MAX_SERVO_PW - MIN_SERVO_PW) * angle)/MAX_ROTATION_DEGREES);
 800107a:	79fb      	ldrb	r3, [r7, #7]
 800107c:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001080:	fb02 f303 	mul.w	r3, r2, r3
 8001084:	4a06      	ldr	r2, [pc, #24]	@ (80010a0 <SERVO_calculate_pulse_width+0x30>)
 8001086:	fb82 1203 	smull	r1, r2, r2, r3
 800108a:	441a      	add	r2, r3
 800108c:	11d2      	asrs	r2, r2, #7
 800108e:	17db      	asrs	r3, r3, #31
 8001090:	1ad3      	subs	r3, r2, r3
 8001092:	33fa      	adds	r3, #250	@ 0xfa
}
 8001094:	4618      	mov	r0, r3
 8001096:	370c      	adds	r7, #12
 8001098:	46bd      	mov	sp, r7
 800109a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800109e:	4770      	bx	lr
 80010a0:	b60b60b7 	.word	0xb60b60b7

080010a4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80010a4:	b580      	push	{r7, lr}
 80010a6:	b084      	sub	sp, #16
 80010a8:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80010aa:	f000 fc59 	bl	8001960 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80010ae:	f000 f827 	bl	8001100 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80010b2:	f000 f9a1 	bl	80013f8 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80010b6:	f000 f975 	bl	80013a4 <MX_USART2_UART_Init>
  MX_TIM3_Init();
 80010ba:	f000 f88d 	bl	80011d8 <MX_TIM3_Init>
  MX_TIM4_Init();
 80010be:	f000 f8fb 	bl	80012b8 <MX_TIM4_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_IC_Start_IT(&htim3, TIM_CHANNEL_1); // Input capture on ECHO
 80010c2:	2100      	movs	r1, #0
 80010c4:	480b      	ldr	r0, [pc, #44]	@ (80010f4 <main+0x50>)
 80010c6:	f001 fdb7 	bl	8002c38 <HAL_TIM_IC_Start_IT>
  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_1);   // PWM for servo
 80010ca:	2100      	movs	r1, #0
 80010cc:	480a      	ldr	r0, [pc, #40]	@ (80010f8 <main+0x54>)
 80010ce:	f001 fca9 	bl	8002a24 <HAL_TIM_PWM_Start>
  HCSR04_TRIG_DWT_init();                     // us delay for TRIG pulse
 80010d2:	f7ff ff9d 	bl	8001010 <HCSR04_TRIG_DWT_init>
  DBUF_init(&distance_buffer);                // Ring buffer for distance readings
 80010d6:	4809      	ldr	r0, [pc, #36]	@ (80010fc <main+0x58>)
 80010d8:	f7ff ff04 	bl	8000ee4 <DBUF_init>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  SERVO_set_angle(90);
 80010dc:	205a      	movs	r0, #90	@ 0x5a
 80010de:	f7ff ffb1 	bl	8001044 <SERVO_set_angle>


  uint32_t last_trigger = 0;
 80010e2:	2300      	movs	r3, #0
 80010e4:	60fb      	str	r3, [r7, #12]
  int angle = 0;
 80010e6:	2300      	movs	r3, #0
 80010e8:	60bb      	str	r3, [r7, #8]
  int direction = 1;
 80010ea:	2301      	movs	r3, #1
 80010ec:	607b      	str	r3, [r7, #4]
  while (1)
 80010ee:	bf00      	nop
 80010f0:	e7fd      	b.n	80010ee <main+0x4a>
 80010f2:	bf00      	nop
 80010f4:	200001f4 	.word	0x200001f4
 80010f8:	2000023c 	.word	0x2000023c
 80010fc:	200002dc 	.word	0x200002dc

08001100 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001100:	b580      	push	{r7, lr}
 8001102:	b094      	sub	sp, #80	@ 0x50
 8001104:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001106:	f107 0320 	add.w	r3, r7, #32
 800110a:	2230      	movs	r2, #48	@ 0x30
 800110c:	2100      	movs	r1, #0
 800110e:	4618      	mov	r0, r3
 8001110:	f003 fe7c 	bl	8004e0c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001114:	f107 030c 	add.w	r3, r7, #12
 8001118:	2200      	movs	r2, #0
 800111a:	601a      	str	r2, [r3, #0]
 800111c:	605a      	str	r2, [r3, #4]
 800111e:	609a      	str	r2, [r3, #8]
 8001120:	60da      	str	r2, [r3, #12]
 8001122:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001124:	2300      	movs	r3, #0
 8001126:	60bb      	str	r3, [r7, #8]
 8001128:	4b29      	ldr	r3, [pc, #164]	@ (80011d0 <SystemClock_Config+0xd0>)
 800112a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800112c:	4a28      	ldr	r2, [pc, #160]	@ (80011d0 <SystemClock_Config+0xd0>)
 800112e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001132:	6413      	str	r3, [r2, #64]	@ 0x40
 8001134:	4b26      	ldr	r3, [pc, #152]	@ (80011d0 <SystemClock_Config+0xd0>)
 8001136:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001138:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800113c:	60bb      	str	r3, [r7, #8]
 800113e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8001140:	2300      	movs	r3, #0
 8001142:	607b      	str	r3, [r7, #4]
 8001144:	4b23      	ldr	r3, [pc, #140]	@ (80011d4 <SystemClock_Config+0xd4>)
 8001146:	681b      	ldr	r3, [r3, #0]
 8001148:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 800114c:	4a21      	ldr	r2, [pc, #132]	@ (80011d4 <SystemClock_Config+0xd4>)
 800114e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001152:	6013      	str	r3, [r2, #0]
 8001154:	4b1f      	ldr	r3, [pc, #124]	@ (80011d4 <SystemClock_Config+0xd4>)
 8001156:	681b      	ldr	r3, [r3, #0]
 8001158:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800115c:	607b      	str	r3, [r7, #4]
 800115e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001160:	2302      	movs	r3, #2
 8001162:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001164:	2301      	movs	r3, #1
 8001166:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001168:	2310      	movs	r3, #16
 800116a:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800116c:	2302      	movs	r3, #2
 800116e:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001170:	2300      	movs	r3, #0
 8001172:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 8001174:	2310      	movs	r3, #16
 8001176:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8001178:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 800117c:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 800117e:	2304      	movs	r3, #4
 8001180:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8001182:	2307      	movs	r3, #7
 8001184:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001186:	f107 0320 	add.w	r3, r7, #32
 800118a:	4618      	mov	r0, r3
 800118c:	f000 ff0a 	bl	8001fa4 <HAL_RCC_OscConfig>
 8001190:	4603      	mov	r3, r0
 8001192:	2b00      	cmp	r3, #0
 8001194:	d001      	beq.n	800119a <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8001196:	f000 f991 	bl	80014bc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800119a:	230f      	movs	r3, #15
 800119c:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800119e:	2302      	movs	r3, #2
 80011a0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80011a2:	2300      	movs	r3, #0
 80011a4:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80011a6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80011aa:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80011ac:	2300      	movs	r3, #0
 80011ae:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80011b0:	f107 030c 	add.w	r3, r7, #12
 80011b4:	2102      	movs	r1, #2
 80011b6:	4618      	mov	r0, r3
 80011b8:	f001 f96c 	bl	8002494 <HAL_RCC_ClockConfig>
 80011bc:	4603      	mov	r3, r0
 80011be:	2b00      	cmp	r3, #0
 80011c0:	d001      	beq.n	80011c6 <SystemClock_Config+0xc6>
  {
    Error_Handler();
 80011c2:	f000 f97b 	bl	80014bc <Error_Handler>
  }
}
 80011c6:	bf00      	nop
 80011c8:	3750      	adds	r7, #80	@ 0x50
 80011ca:	46bd      	mov	sp, r7
 80011cc:	bd80      	pop	{r7, pc}
 80011ce:	bf00      	nop
 80011d0:	40023800 	.word	0x40023800
 80011d4:	40007000 	.word	0x40007000

080011d8 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80011d8:	b580      	push	{r7, lr}
 80011da:	b08a      	sub	sp, #40	@ 0x28
 80011dc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80011de:	f107 0318 	add.w	r3, r7, #24
 80011e2:	2200      	movs	r2, #0
 80011e4:	601a      	str	r2, [r3, #0]
 80011e6:	605a      	str	r2, [r3, #4]
 80011e8:	609a      	str	r2, [r3, #8]
 80011ea:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80011ec:	f107 0310 	add.w	r3, r7, #16
 80011f0:	2200      	movs	r2, #0
 80011f2:	601a      	str	r2, [r3, #0]
 80011f4:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 80011f6:	463b      	mov	r3, r7
 80011f8:	2200      	movs	r2, #0
 80011fa:	601a      	str	r2, [r3, #0]
 80011fc:	605a      	str	r2, [r3, #4]
 80011fe:	609a      	str	r2, [r3, #8]
 8001200:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001202:	4b2b      	ldr	r3, [pc, #172]	@ (80012b0 <MX_TIM3_Init+0xd8>)
 8001204:	4a2b      	ldr	r2, [pc, #172]	@ (80012b4 <MX_TIM3_Init+0xdc>)
 8001206:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 84-1;
 8001208:	4b29      	ldr	r3, [pc, #164]	@ (80012b0 <MX_TIM3_Init+0xd8>)
 800120a:	2253      	movs	r2, #83	@ 0x53
 800120c:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800120e:	4b28      	ldr	r3, [pc, #160]	@ (80012b0 <MX_TIM3_Init+0xd8>)
 8001210:	2200      	movs	r2, #0
 8001212:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8001214:	4b26      	ldr	r3, [pc, #152]	@ (80012b0 <MX_TIM3_Init+0xd8>)
 8001216:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800121a:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800121c:	4b24      	ldr	r3, [pc, #144]	@ (80012b0 <MX_TIM3_Init+0xd8>)
 800121e:	2200      	movs	r2, #0
 8001220:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001222:	4b23      	ldr	r3, [pc, #140]	@ (80012b0 <MX_TIM3_Init+0xd8>)
 8001224:	2200      	movs	r2, #0
 8001226:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001228:	4821      	ldr	r0, [pc, #132]	@ (80012b0 <MX_TIM3_Init+0xd8>)
 800122a:	f001 fb53 	bl	80028d4 <HAL_TIM_Base_Init>
 800122e:	4603      	mov	r3, r0
 8001230:	2b00      	cmp	r3, #0
 8001232:	d001      	beq.n	8001238 <MX_TIM3_Init+0x60>
  {
    Error_Handler();
 8001234:	f000 f942 	bl	80014bc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001238:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800123c:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800123e:	f107 0318 	add.w	r3, r7, #24
 8001242:	4619      	mov	r1, r3
 8001244:	481a      	ldr	r0, [pc, #104]	@ (80012b0 <MX_TIM3_Init+0xd8>)
 8001246:	f002 f85f 	bl	8003308 <HAL_TIM_ConfigClockSource>
 800124a:	4603      	mov	r3, r0
 800124c:	2b00      	cmp	r3, #0
 800124e:	d001      	beq.n	8001254 <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 8001250:	f000 f934 	bl	80014bc <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim3) != HAL_OK)
 8001254:	4816      	ldr	r0, [pc, #88]	@ (80012b0 <MX_TIM3_Init+0xd8>)
 8001256:	f001 fc95 	bl	8002b84 <HAL_TIM_IC_Init>
 800125a:	4603      	mov	r3, r0
 800125c:	2b00      	cmp	r3, #0
 800125e:	d001      	beq.n	8001264 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 8001260:	f000 f92c 	bl	80014bc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001264:	2300      	movs	r3, #0
 8001266:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001268:	2300      	movs	r3, #0
 800126a:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800126c:	f107 0310 	add.w	r3, r7, #16
 8001270:	4619      	mov	r1, r3
 8001272:	480f      	ldr	r0, [pc, #60]	@ (80012b0 <MX_TIM3_Init+0xd8>)
 8001274:	f002 fd6c 	bl	8003d50 <HAL_TIMEx_MasterConfigSynchronization>
 8001278:	4603      	mov	r3, r0
 800127a:	2b00      	cmp	r3, #0
 800127c:	d001      	beq.n	8001282 <MX_TIM3_Init+0xaa>
  {
    Error_Handler();
 800127e:	f000 f91d 	bl	80014bc <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_BOTHEDGE;
 8001282:	230a      	movs	r3, #10
 8001284:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8001286:	2301      	movs	r3, #1
 8001288:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 800128a:	2300      	movs	r3, #0
 800128c:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 4;
 800128e:	2304      	movs	r3, #4
 8001290:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8001292:	463b      	mov	r3, r7
 8001294:	2200      	movs	r2, #0
 8001296:	4619      	mov	r1, r3
 8001298:	4805      	ldr	r0, [pc, #20]	@ (80012b0 <MX_TIM3_Init+0xd8>)
 800129a:	f001 fed7 	bl	800304c <HAL_TIM_IC_ConfigChannel>
 800129e:	4603      	mov	r3, r0
 80012a0:	2b00      	cmp	r3, #0
 80012a2:	d001      	beq.n	80012a8 <MX_TIM3_Init+0xd0>
  {
    Error_Handler();
 80012a4:	f000 f90a 	bl	80014bc <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80012a8:	bf00      	nop
 80012aa:	3728      	adds	r7, #40	@ 0x28
 80012ac:	46bd      	mov	sp, r7
 80012ae:	bd80      	pop	{r7, pc}
 80012b0:	200001f4 	.word	0x200001f4
 80012b4:	40000400 	.word	0x40000400

080012b8 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 80012b8:	b580      	push	{r7, lr}
 80012ba:	b08e      	sub	sp, #56	@ 0x38
 80012bc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80012be:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80012c2:	2200      	movs	r2, #0
 80012c4:	601a      	str	r2, [r3, #0]
 80012c6:	605a      	str	r2, [r3, #4]
 80012c8:	609a      	str	r2, [r3, #8]
 80012ca:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80012cc:	f107 0320 	add.w	r3, r7, #32
 80012d0:	2200      	movs	r2, #0
 80012d2:	601a      	str	r2, [r3, #0]
 80012d4:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80012d6:	1d3b      	adds	r3, r7, #4
 80012d8:	2200      	movs	r2, #0
 80012da:	601a      	str	r2, [r3, #0]
 80012dc:	605a      	str	r2, [r3, #4]
 80012de:	609a      	str	r2, [r3, #8]
 80012e0:	60da      	str	r2, [r3, #12]
 80012e2:	611a      	str	r2, [r3, #16]
 80012e4:	615a      	str	r2, [r3, #20]
 80012e6:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80012e8:	4b2c      	ldr	r3, [pc, #176]	@ (800139c <MX_TIM4_Init+0xe4>)
 80012ea:	4a2d      	ldr	r2, [pc, #180]	@ (80013a0 <MX_TIM4_Init+0xe8>)
 80012ec:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 168-1;
 80012ee:	4b2b      	ldr	r3, [pc, #172]	@ (800139c <MX_TIM4_Init+0xe4>)
 80012f0:	22a7      	movs	r2, #167	@ 0xa7
 80012f2:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80012f4:	4b29      	ldr	r3, [pc, #164]	@ (800139c <MX_TIM4_Init+0xe4>)
 80012f6:	2200      	movs	r2, #0
 80012f8:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 10000-1;
 80012fa:	4b28      	ldr	r3, [pc, #160]	@ (800139c <MX_TIM4_Init+0xe4>)
 80012fc:	f242 720f 	movw	r2, #9999	@ 0x270f
 8001300:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001302:	4b26      	ldr	r3, [pc, #152]	@ (800139c <MX_TIM4_Init+0xe4>)
 8001304:	2200      	movs	r2, #0
 8001306:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001308:	4b24      	ldr	r3, [pc, #144]	@ (800139c <MX_TIM4_Init+0xe4>)
 800130a:	2200      	movs	r2, #0
 800130c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 800130e:	4823      	ldr	r0, [pc, #140]	@ (800139c <MX_TIM4_Init+0xe4>)
 8001310:	f001 fae0 	bl	80028d4 <HAL_TIM_Base_Init>
 8001314:	4603      	mov	r3, r0
 8001316:	2b00      	cmp	r3, #0
 8001318:	d001      	beq.n	800131e <MX_TIM4_Init+0x66>
  {
    Error_Handler();
 800131a:	f000 f8cf 	bl	80014bc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800131e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001322:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8001324:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001328:	4619      	mov	r1, r3
 800132a:	481c      	ldr	r0, [pc, #112]	@ (800139c <MX_TIM4_Init+0xe4>)
 800132c:	f001 ffec 	bl	8003308 <HAL_TIM_ConfigClockSource>
 8001330:	4603      	mov	r3, r0
 8001332:	2b00      	cmp	r3, #0
 8001334:	d001      	beq.n	800133a <MX_TIM4_Init+0x82>
  {
    Error_Handler();
 8001336:	f000 f8c1 	bl	80014bc <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 800133a:	4818      	ldr	r0, [pc, #96]	@ (800139c <MX_TIM4_Init+0xe4>)
 800133c:	f001 fb19 	bl	8002972 <HAL_TIM_PWM_Init>
 8001340:	4603      	mov	r3, r0
 8001342:	2b00      	cmp	r3, #0
 8001344:	d001      	beq.n	800134a <MX_TIM4_Init+0x92>
  {
    Error_Handler();
 8001346:	f000 f8b9 	bl	80014bc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800134a:	2300      	movs	r3, #0
 800134c:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800134e:	2300      	movs	r3, #0
 8001350:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001352:	f107 0320 	add.w	r3, r7, #32
 8001356:	4619      	mov	r1, r3
 8001358:	4810      	ldr	r0, [pc, #64]	@ (800139c <MX_TIM4_Init+0xe4>)
 800135a:	f002 fcf9 	bl	8003d50 <HAL_TIMEx_MasterConfigSynchronization>
 800135e:	4603      	mov	r3, r0
 8001360:	2b00      	cmp	r3, #0
 8001362:	d001      	beq.n	8001368 <MX_TIM4_Init+0xb0>
  {
    Error_Handler();
 8001364:	f000 f8aa 	bl	80014bc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001368:	2360      	movs	r3, #96	@ 0x60
 800136a:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800136c:	2300      	movs	r3, #0
 800136e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001370:	2300      	movs	r3, #0
 8001372:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001374:	2300      	movs	r3, #0
 8001376:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001378:	1d3b      	adds	r3, r7, #4
 800137a:	2200      	movs	r2, #0
 800137c:	4619      	mov	r1, r3
 800137e:	4807      	ldr	r0, [pc, #28]	@ (800139c <MX_TIM4_Init+0xe4>)
 8001380:	f001 ff00 	bl	8003184 <HAL_TIM_PWM_ConfigChannel>
 8001384:	4603      	mov	r3, r0
 8001386:	2b00      	cmp	r3, #0
 8001388:	d001      	beq.n	800138e <MX_TIM4_Init+0xd6>
  {
    Error_Handler();
 800138a:	f000 f897 	bl	80014bc <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 800138e:	4803      	ldr	r0, [pc, #12]	@ (800139c <MX_TIM4_Init+0xe4>)
 8001390:	f000 f928 	bl	80015e4 <HAL_TIM_MspPostInit>

}
 8001394:	bf00      	nop
 8001396:	3738      	adds	r7, #56	@ 0x38
 8001398:	46bd      	mov	sp, r7
 800139a:	bd80      	pop	{r7, pc}
 800139c:	2000023c 	.word	0x2000023c
 80013a0:	40000800 	.word	0x40000800

080013a4 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80013a4:	b580      	push	{r7, lr}
 80013a6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80013a8:	4b11      	ldr	r3, [pc, #68]	@ (80013f0 <MX_USART2_UART_Init+0x4c>)
 80013aa:	4a12      	ldr	r2, [pc, #72]	@ (80013f4 <MX_USART2_UART_Init+0x50>)
 80013ac:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80013ae:	4b10      	ldr	r3, [pc, #64]	@ (80013f0 <MX_USART2_UART_Init+0x4c>)
 80013b0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80013b4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80013b6:	4b0e      	ldr	r3, [pc, #56]	@ (80013f0 <MX_USART2_UART_Init+0x4c>)
 80013b8:	2200      	movs	r2, #0
 80013ba:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80013bc:	4b0c      	ldr	r3, [pc, #48]	@ (80013f0 <MX_USART2_UART_Init+0x4c>)
 80013be:	2200      	movs	r2, #0
 80013c0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80013c2:	4b0b      	ldr	r3, [pc, #44]	@ (80013f0 <MX_USART2_UART_Init+0x4c>)
 80013c4:	2200      	movs	r2, #0
 80013c6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80013c8:	4b09      	ldr	r3, [pc, #36]	@ (80013f0 <MX_USART2_UART_Init+0x4c>)
 80013ca:	220c      	movs	r2, #12
 80013cc:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80013ce:	4b08      	ldr	r3, [pc, #32]	@ (80013f0 <MX_USART2_UART_Init+0x4c>)
 80013d0:	2200      	movs	r2, #0
 80013d2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80013d4:	4b06      	ldr	r3, [pc, #24]	@ (80013f0 <MX_USART2_UART_Init+0x4c>)
 80013d6:	2200      	movs	r2, #0
 80013d8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80013da:	4805      	ldr	r0, [pc, #20]	@ (80013f0 <MX_USART2_UART_Init+0x4c>)
 80013dc:	f002 fd3a 	bl	8003e54 <HAL_UART_Init>
 80013e0:	4603      	mov	r3, r0
 80013e2:	2b00      	cmp	r3, #0
 80013e4:	d001      	beq.n	80013ea <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80013e6:	f000 f869 	bl	80014bc <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80013ea:	bf00      	nop
 80013ec:	bd80      	pop	{r7, pc}
 80013ee:	bf00      	nop
 80013f0:	20000284 	.word	0x20000284
 80013f4:	40004400 	.word	0x40004400

080013f8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80013f8:	b580      	push	{r7, lr}
 80013fa:	b088      	sub	sp, #32
 80013fc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013fe:	f107 030c 	add.w	r3, r7, #12
 8001402:	2200      	movs	r2, #0
 8001404:	601a      	str	r2, [r3, #0]
 8001406:	605a      	str	r2, [r3, #4]
 8001408:	609a      	str	r2, [r3, #8]
 800140a:	60da      	str	r2, [r3, #12]
 800140c:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800140e:	2300      	movs	r3, #0
 8001410:	60bb      	str	r3, [r7, #8]
 8001412:	4b27      	ldr	r3, [pc, #156]	@ (80014b0 <MX_GPIO_Init+0xb8>)
 8001414:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001416:	4a26      	ldr	r2, [pc, #152]	@ (80014b0 <MX_GPIO_Init+0xb8>)
 8001418:	f043 0304 	orr.w	r3, r3, #4
 800141c:	6313      	str	r3, [r2, #48]	@ 0x30
 800141e:	4b24      	ldr	r3, [pc, #144]	@ (80014b0 <MX_GPIO_Init+0xb8>)
 8001420:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001422:	f003 0304 	and.w	r3, r3, #4
 8001426:	60bb      	str	r3, [r7, #8]
 8001428:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800142a:	2300      	movs	r3, #0
 800142c:	607b      	str	r3, [r7, #4]
 800142e:	4b20      	ldr	r3, [pc, #128]	@ (80014b0 <MX_GPIO_Init+0xb8>)
 8001430:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001432:	4a1f      	ldr	r2, [pc, #124]	@ (80014b0 <MX_GPIO_Init+0xb8>)
 8001434:	f043 0301 	orr.w	r3, r3, #1
 8001438:	6313      	str	r3, [r2, #48]	@ 0x30
 800143a:	4b1d      	ldr	r3, [pc, #116]	@ (80014b0 <MX_GPIO_Init+0xb8>)
 800143c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800143e:	f003 0301 	and.w	r3, r3, #1
 8001442:	607b      	str	r3, [r7, #4]
 8001444:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001446:	2300      	movs	r3, #0
 8001448:	603b      	str	r3, [r7, #0]
 800144a:	4b19      	ldr	r3, [pc, #100]	@ (80014b0 <MX_GPIO_Init+0xb8>)
 800144c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800144e:	4a18      	ldr	r2, [pc, #96]	@ (80014b0 <MX_GPIO_Init+0xb8>)
 8001450:	f043 0302 	orr.w	r3, r3, #2
 8001454:	6313      	str	r3, [r2, #48]	@ 0x30
 8001456:	4b16      	ldr	r3, [pc, #88]	@ (80014b0 <MX_GPIO_Init+0xb8>)
 8001458:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800145a:	f003 0302 	and.w	r3, r3, #2
 800145e:	603b      	str	r3, [r7, #0]
 8001460:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LED_Pin|TRIG_Pin, GPIO_PIN_RESET);
 8001462:	2200      	movs	r2, #0
 8001464:	f44f 7190 	mov.w	r1, #288	@ 0x120
 8001468:	4812      	ldr	r0, [pc, #72]	@ (80014b4 <MX_GPIO_Init+0xbc>)
 800146a:	f000 fd81 	bl	8001f70 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : Button_Pin */
  GPIO_InitStruct.Pin = Button_Pin;
 800146e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001472:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001474:	2300      	movs	r3, #0
 8001476:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001478:	2300      	movs	r3, #0
 800147a:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(Button_GPIO_Port, &GPIO_InitStruct);
 800147c:	f107 030c 	add.w	r3, r7, #12
 8001480:	4619      	mov	r1, r3
 8001482:	480d      	ldr	r0, [pc, #52]	@ (80014b8 <MX_GPIO_Init+0xc0>)
 8001484:	f000 fbf0 	bl	8001c68 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_Pin TRIG_Pin */
  GPIO_InitStruct.Pin = LED_Pin|TRIG_Pin;
 8001488:	f44f 7390 	mov.w	r3, #288	@ 0x120
 800148c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800148e:	2301      	movs	r3, #1
 8001490:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001492:	2300      	movs	r3, #0
 8001494:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001496:	2300      	movs	r3, #0
 8001498:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800149a:	f107 030c 	add.w	r3, r7, #12
 800149e:	4619      	mov	r1, r3
 80014a0:	4804      	ldr	r0, [pc, #16]	@ (80014b4 <MX_GPIO_Init+0xbc>)
 80014a2:	f000 fbe1 	bl	8001c68 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80014a6:	bf00      	nop
 80014a8:	3720      	adds	r7, #32
 80014aa:	46bd      	mov	sp, r7
 80014ac:	bd80      	pop	{r7, pc}
 80014ae:	bf00      	nop
 80014b0:	40023800 	.word	0x40023800
 80014b4:	40020000 	.word	0x40020000
 80014b8:	40020800 	.word	0x40020800

080014bc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80014bc:	b480      	push	{r7}
 80014be:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80014c0:	b672      	cpsid	i
}
 80014c2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80014c4:	bf00      	nop
 80014c6:	e7fd      	b.n	80014c4 <Error_Handler+0x8>

080014c8 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80014c8:	b480      	push	{r7}
 80014ca:	b083      	sub	sp, #12
 80014cc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80014ce:	2300      	movs	r3, #0
 80014d0:	607b      	str	r3, [r7, #4]
 80014d2:	4b10      	ldr	r3, [pc, #64]	@ (8001514 <HAL_MspInit+0x4c>)
 80014d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80014d6:	4a0f      	ldr	r2, [pc, #60]	@ (8001514 <HAL_MspInit+0x4c>)
 80014d8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80014dc:	6453      	str	r3, [r2, #68]	@ 0x44
 80014de:	4b0d      	ldr	r3, [pc, #52]	@ (8001514 <HAL_MspInit+0x4c>)
 80014e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80014e2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80014e6:	607b      	str	r3, [r7, #4]
 80014e8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80014ea:	2300      	movs	r3, #0
 80014ec:	603b      	str	r3, [r7, #0]
 80014ee:	4b09      	ldr	r3, [pc, #36]	@ (8001514 <HAL_MspInit+0x4c>)
 80014f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014f2:	4a08      	ldr	r2, [pc, #32]	@ (8001514 <HAL_MspInit+0x4c>)
 80014f4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80014f8:	6413      	str	r3, [r2, #64]	@ 0x40
 80014fa:	4b06      	ldr	r3, [pc, #24]	@ (8001514 <HAL_MspInit+0x4c>)
 80014fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014fe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001502:	603b      	str	r3, [r7, #0]
 8001504:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001506:	bf00      	nop
 8001508:	370c      	adds	r7, #12
 800150a:	46bd      	mov	sp, r7
 800150c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001510:	4770      	bx	lr
 8001512:	bf00      	nop
 8001514:	40023800 	.word	0x40023800

08001518 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001518:	b580      	push	{r7, lr}
 800151a:	b08a      	sub	sp, #40	@ 0x28
 800151c:	af00      	add	r7, sp, #0
 800151e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001520:	f107 0314 	add.w	r3, r7, #20
 8001524:	2200      	movs	r2, #0
 8001526:	601a      	str	r2, [r3, #0]
 8001528:	605a      	str	r2, [r3, #4]
 800152a:	609a      	str	r2, [r3, #8]
 800152c:	60da      	str	r2, [r3, #12]
 800152e:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM3)
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	681b      	ldr	r3, [r3, #0]
 8001534:	4a27      	ldr	r2, [pc, #156]	@ (80015d4 <HAL_TIM_Base_MspInit+0xbc>)
 8001536:	4293      	cmp	r3, r2
 8001538:	d134      	bne.n	80015a4 <HAL_TIM_Base_MspInit+0x8c>
  {
    /* USER CODE BEGIN TIM3_MspInit 0 */

    /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 800153a:	2300      	movs	r3, #0
 800153c:	613b      	str	r3, [r7, #16]
 800153e:	4b26      	ldr	r3, [pc, #152]	@ (80015d8 <HAL_TIM_Base_MspInit+0xc0>)
 8001540:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001542:	4a25      	ldr	r2, [pc, #148]	@ (80015d8 <HAL_TIM_Base_MspInit+0xc0>)
 8001544:	f043 0302 	orr.w	r3, r3, #2
 8001548:	6413      	str	r3, [r2, #64]	@ 0x40
 800154a:	4b23      	ldr	r3, [pc, #140]	@ (80015d8 <HAL_TIM_Base_MspInit+0xc0>)
 800154c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800154e:	f003 0302 	and.w	r3, r3, #2
 8001552:	613b      	str	r3, [r7, #16]
 8001554:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001556:	2300      	movs	r3, #0
 8001558:	60fb      	str	r3, [r7, #12]
 800155a:	4b1f      	ldr	r3, [pc, #124]	@ (80015d8 <HAL_TIM_Base_MspInit+0xc0>)
 800155c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800155e:	4a1e      	ldr	r2, [pc, #120]	@ (80015d8 <HAL_TIM_Base_MspInit+0xc0>)
 8001560:	f043 0301 	orr.w	r3, r3, #1
 8001564:	6313      	str	r3, [r2, #48]	@ 0x30
 8001566:	4b1c      	ldr	r3, [pc, #112]	@ (80015d8 <HAL_TIM_Base_MspInit+0xc0>)
 8001568:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800156a:	f003 0301 	and.w	r3, r3, #1
 800156e:	60fb      	str	r3, [r7, #12]
 8001570:	68fb      	ldr	r3, [r7, #12]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001572:	2340      	movs	r3, #64	@ 0x40
 8001574:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001576:	2302      	movs	r3, #2
 8001578:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800157a:	2300      	movs	r3, #0
 800157c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800157e:	2300      	movs	r3, #0
 8001580:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001582:	2302      	movs	r3, #2
 8001584:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001586:	f107 0314 	add.w	r3, r7, #20
 800158a:	4619      	mov	r1, r3
 800158c:	4813      	ldr	r0, [pc, #76]	@ (80015dc <HAL_TIM_Base_MspInit+0xc4>)
 800158e:	f000 fb6b 	bl	8001c68 <HAL_GPIO_Init>

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8001592:	2200      	movs	r2, #0
 8001594:	2100      	movs	r1, #0
 8001596:	201d      	movs	r0, #29
 8001598:	f000 fb2f 	bl	8001bfa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 800159c:	201d      	movs	r0, #29
 800159e:	f000 fb48 	bl	8001c32 <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN TIM4_MspInit 1 */

    /* USER CODE END TIM4_MspInit 1 */
  }

}
 80015a2:	e012      	b.n	80015ca <HAL_TIM_Base_MspInit+0xb2>
  else if(htim_base->Instance==TIM4)
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	681b      	ldr	r3, [r3, #0]
 80015a8:	4a0d      	ldr	r2, [pc, #52]	@ (80015e0 <HAL_TIM_Base_MspInit+0xc8>)
 80015aa:	4293      	cmp	r3, r2
 80015ac:	d10d      	bne.n	80015ca <HAL_TIM_Base_MspInit+0xb2>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80015ae:	2300      	movs	r3, #0
 80015b0:	60bb      	str	r3, [r7, #8]
 80015b2:	4b09      	ldr	r3, [pc, #36]	@ (80015d8 <HAL_TIM_Base_MspInit+0xc0>)
 80015b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015b6:	4a08      	ldr	r2, [pc, #32]	@ (80015d8 <HAL_TIM_Base_MspInit+0xc0>)
 80015b8:	f043 0304 	orr.w	r3, r3, #4
 80015bc:	6413      	str	r3, [r2, #64]	@ 0x40
 80015be:	4b06      	ldr	r3, [pc, #24]	@ (80015d8 <HAL_TIM_Base_MspInit+0xc0>)
 80015c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015c2:	f003 0304 	and.w	r3, r3, #4
 80015c6:	60bb      	str	r3, [r7, #8]
 80015c8:	68bb      	ldr	r3, [r7, #8]
}
 80015ca:	bf00      	nop
 80015cc:	3728      	adds	r7, #40	@ 0x28
 80015ce:	46bd      	mov	sp, r7
 80015d0:	bd80      	pop	{r7, pc}
 80015d2:	bf00      	nop
 80015d4:	40000400 	.word	0x40000400
 80015d8:	40023800 	.word	0x40023800
 80015dc:	40020000 	.word	0x40020000
 80015e0:	40000800 	.word	0x40000800

080015e4 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80015e4:	b580      	push	{r7, lr}
 80015e6:	b088      	sub	sp, #32
 80015e8:	af00      	add	r7, sp, #0
 80015ea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015ec:	f107 030c 	add.w	r3, r7, #12
 80015f0:	2200      	movs	r2, #0
 80015f2:	601a      	str	r2, [r3, #0]
 80015f4:	605a      	str	r2, [r3, #4]
 80015f6:	609a      	str	r2, [r3, #8]
 80015f8:	60da      	str	r2, [r3, #12]
 80015fa:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM4)
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	681b      	ldr	r3, [r3, #0]
 8001600:	4a12      	ldr	r2, [pc, #72]	@ (800164c <HAL_TIM_MspPostInit+0x68>)
 8001602:	4293      	cmp	r3, r2
 8001604:	d11d      	bne.n	8001642 <HAL_TIM_MspPostInit+0x5e>
  {
    /* USER CODE BEGIN TIM4_MspPostInit 0 */

    /* USER CODE END TIM4_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001606:	2300      	movs	r3, #0
 8001608:	60bb      	str	r3, [r7, #8]
 800160a:	4b11      	ldr	r3, [pc, #68]	@ (8001650 <HAL_TIM_MspPostInit+0x6c>)
 800160c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800160e:	4a10      	ldr	r2, [pc, #64]	@ (8001650 <HAL_TIM_MspPostInit+0x6c>)
 8001610:	f043 0302 	orr.w	r3, r3, #2
 8001614:	6313      	str	r3, [r2, #48]	@ 0x30
 8001616:	4b0e      	ldr	r3, [pc, #56]	@ (8001650 <HAL_TIM_MspPostInit+0x6c>)
 8001618:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800161a:	f003 0302 	and.w	r3, r3, #2
 800161e:	60bb      	str	r3, [r7, #8]
 8001620:	68bb      	ldr	r3, [r7, #8]
    /**TIM4 GPIO Configuration
    PB6     ------> TIM4_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001622:	2340      	movs	r3, #64	@ 0x40
 8001624:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001626:	2302      	movs	r3, #2
 8001628:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800162a:	2300      	movs	r3, #0
 800162c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800162e:	2300      	movs	r3, #0
 8001630:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8001632:	2302      	movs	r3, #2
 8001634:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001636:	f107 030c 	add.w	r3, r7, #12
 800163a:	4619      	mov	r1, r3
 800163c:	4805      	ldr	r0, [pc, #20]	@ (8001654 <HAL_TIM_MspPostInit+0x70>)
 800163e:	f000 fb13 	bl	8001c68 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM4_MspPostInit 1 */

    /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 8001642:	bf00      	nop
 8001644:	3720      	adds	r7, #32
 8001646:	46bd      	mov	sp, r7
 8001648:	bd80      	pop	{r7, pc}
 800164a:	bf00      	nop
 800164c:	40000800 	.word	0x40000800
 8001650:	40023800 	.word	0x40023800
 8001654:	40020400 	.word	0x40020400

08001658 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001658:	b580      	push	{r7, lr}
 800165a:	b08a      	sub	sp, #40	@ 0x28
 800165c:	af00      	add	r7, sp, #0
 800165e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001660:	f107 0314 	add.w	r3, r7, #20
 8001664:	2200      	movs	r2, #0
 8001666:	601a      	str	r2, [r3, #0]
 8001668:	605a      	str	r2, [r3, #4]
 800166a:	609a      	str	r2, [r3, #8]
 800166c:	60da      	str	r2, [r3, #12]
 800166e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	681b      	ldr	r3, [r3, #0]
 8001674:	4a19      	ldr	r2, [pc, #100]	@ (80016dc <HAL_UART_MspInit+0x84>)
 8001676:	4293      	cmp	r3, r2
 8001678:	d12b      	bne.n	80016d2 <HAL_UART_MspInit+0x7a>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800167a:	2300      	movs	r3, #0
 800167c:	613b      	str	r3, [r7, #16]
 800167e:	4b18      	ldr	r3, [pc, #96]	@ (80016e0 <HAL_UART_MspInit+0x88>)
 8001680:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001682:	4a17      	ldr	r2, [pc, #92]	@ (80016e0 <HAL_UART_MspInit+0x88>)
 8001684:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001688:	6413      	str	r3, [r2, #64]	@ 0x40
 800168a:	4b15      	ldr	r3, [pc, #84]	@ (80016e0 <HAL_UART_MspInit+0x88>)
 800168c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800168e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001692:	613b      	str	r3, [r7, #16]
 8001694:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001696:	2300      	movs	r3, #0
 8001698:	60fb      	str	r3, [r7, #12]
 800169a:	4b11      	ldr	r3, [pc, #68]	@ (80016e0 <HAL_UART_MspInit+0x88>)
 800169c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800169e:	4a10      	ldr	r2, [pc, #64]	@ (80016e0 <HAL_UART_MspInit+0x88>)
 80016a0:	f043 0301 	orr.w	r3, r3, #1
 80016a4:	6313      	str	r3, [r2, #48]	@ 0x30
 80016a6:	4b0e      	ldr	r3, [pc, #56]	@ (80016e0 <HAL_UART_MspInit+0x88>)
 80016a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016aa:	f003 0301 	and.w	r3, r3, #1
 80016ae:	60fb      	str	r3, [r7, #12]
 80016b0:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80016b2:	230c      	movs	r3, #12
 80016b4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016b6:	2302      	movs	r3, #2
 80016b8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016ba:	2300      	movs	r3, #0
 80016bc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80016be:	2303      	movs	r3, #3
 80016c0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80016c2:	2307      	movs	r3, #7
 80016c4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80016c6:	f107 0314 	add.w	r3, r7, #20
 80016ca:	4619      	mov	r1, r3
 80016cc:	4805      	ldr	r0, [pc, #20]	@ (80016e4 <HAL_UART_MspInit+0x8c>)
 80016ce:	f000 facb 	bl	8001c68 <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 80016d2:	bf00      	nop
 80016d4:	3728      	adds	r7, #40	@ 0x28
 80016d6:	46bd      	mov	sp, r7
 80016d8:	bd80      	pop	{r7, pc}
 80016da:	bf00      	nop
 80016dc:	40004400 	.word	0x40004400
 80016e0:	40023800 	.word	0x40023800
 80016e4:	40020000 	.word	0x40020000

080016e8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80016e8:	b480      	push	{r7}
 80016ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80016ec:	bf00      	nop
 80016ee:	e7fd      	b.n	80016ec <NMI_Handler+0x4>

080016f0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80016f0:	b480      	push	{r7}
 80016f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80016f4:	bf00      	nop
 80016f6:	e7fd      	b.n	80016f4 <HardFault_Handler+0x4>

080016f8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80016f8:	b480      	push	{r7}
 80016fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80016fc:	bf00      	nop
 80016fe:	e7fd      	b.n	80016fc <MemManage_Handler+0x4>

08001700 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001700:	b480      	push	{r7}
 8001702:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001704:	bf00      	nop
 8001706:	e7fd      	b.n	8001704 <BusFault_Handler+0x4>

08001708 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001708:	b480      	push	{r7}
 800170a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800170c:	bf00      	nop
 800170e:	e7fd      	b.n	800170c <UsageFault_Handler+0x4>

08001710 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001710:	b480      	push	{r7}
 8001712:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001714:	bf00      	nop
 8001716:	46bd      	mov	sp, r7
 8001718:	f85d 7b04 	ldr.w	r7, [sp], #4
 800171c:	4770      	bx	lr

0800171e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800171e:	b480      	push	{r7}
 8001720:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001722:	bf00      	nop
 8001724:	46bd      	mov	sp, r7
 8001726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800172a:	4770      	bx	lr

0800172c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800172c:	b480      	push	{r7}
 800172e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001730:	bf00      	nop
 8001732:	46bd      	mov	sp, r7
 8001734:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001738:	4770      	bx	lr

0800173a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800173a:	b580      	push	{r7, lr}
 800173c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800173e:	f000 f961 	bl	8001a04 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001742:	bf00      	nop
 8001744:	bd80      	pop	{r7, pc}
	...

08001748 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8001748:	b580      	push	{r7, lr}
 800174a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 800174c:	4802      	ldr	r0, [pc, #8]	@ (8001758 <TIM3_IRQHandler+0x10>)
 800174e:	f001 fb8d 	bl	8002e6c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8001752:	bf00      	nop
 8001754:	bd80      	pop	{r7, pc}
 8001756:	bf00      	nop
 8001758:	200001f4 	.word	0x200001f4

0800175c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800175c:	b480      	push	{r7}
 800175e:	af00      	add	r7, sp, #0
  return 1;
 8001760:	2301      	movs	r3, #1
}
 8001762:	4618      	mov	r0, r3
 8001764:	46bd      	mov	sp, r7
 8001766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800176a:	4770      	bx	lr

0800176c <_kill>:

int _kill(int pid, int sig)
{
 800176c:	b580      	push	{r7, lr}
 800176e:	b082      	sub	sp, #8
 8001770:	af00      	add	r7, sp, #0
 8001772:	6078      	str	r0, [r7, #4]
 8001774:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001776:	f003 fb51 	bl	8004e1c <__errno>
 800177a:	4603      	mov	r3, r0
 800177c:	2216      	movs	r2, #22
 800177e:	601a      	str	r2, [r3, #0]
  return -1;
 8001780:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8001784:	4618      	mov	r0, r3
 8001786:	3708      	adds	r7, #8
 8001788:	46bd      	mov	sp, r7
 800178a:	bd80      	pop	{r7, pc}

0800178c <_exit>:

void _exit (int status)
{
 800178c:	b580      	push	{r7, lr}
 800178e:	b082      	sub	sp, #8
 8001790:	af00      	add	r7, sp, #0
 8001792:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001794:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001798:	6878      	ldr	r0, [r7, #4]
 800179a:	f7ff ffe7 	bl	800176c <_kill>
  while (1) {}    /* Make sure we hang here */
 800179e:	bf00      	nop
 80017a0:	e7fd      	b.n	800179e <_exit+0x12>

080017a2 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80017a2:	b580      	push	{r7, lr}
 80017a4:	b086      	sub	sp, #24
 80017a6:	af00      	add	r7, sp, #0
 80017a8:	60f8      	str	r0, [r7, #12]
 80017aa:	60b9      	str	r1, [r7, #8]
 80017ac:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80017ae:	2300      	movs	r3, #0
 80017b0:	617b      	str	r3, [r7, #20]
 80017b2:	e00a      	b.n	80017ca <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80017b4:	f3af 8000 	nop.w
 80017b8:	4601      	mov	r1, r0
 80017ba:	68bb      	ldr	r3, [r7, #8]
 80017bc:	1c5a      	adds	r2, r3, #1
 80017be:	60ba      	str	r2, [r7, #8]
 80017c0:	b2ca      	uxtb	r2, r1
 80017c2:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80017c4:	697b      	ldr	r3, [r7, #20]
 80017c6:	3301      	adds	r3, #1
 80017c8:	617b      	str	r3, [r7, #20]
 80017ca:	697a      	ldr	r2, [r7, #20]
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	429a      	cmp	r2, r3
 80017d0:	dbf0      	blt.n	80017b4 <_read+0x12>
  }

  return len;
 80017d2:	687b      	ldr	r3, [r7, #4]
}
 80017d4:	4618      	mov	r0, r3
 80017d6:	3718      	adds	r7, #24
 80017d8:	46bd      	mov	sp, r7
 80017da:	bd80      	pop	{r7, pc}

080017dc <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80017dc:	b580      	push	{r7, lr}
 80017de:	b086      	sub	sp, #24
 80017e0:	af00      	add	r7, sp, #0
 80017e2:	60f8      	str	r0, [r7, #12]
 80017e4:	60b9      	str	r1, [r7, #8]
 80017e6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80017e8:	2300      	movs	r3, #0
 80017ea:	617b      	str	r3, [r7, #20]
 80017ec:	e009      	b.n	8001802 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80017ee:	68bb      	ldr	r3, [r7, #8]
 80017f0:	1c5a      	adds	r2, r3, #1
 80017f2:	60ba      	str	r2, [r7, #8]
 80017f4:	781b      	ldrb	r3, [r3, #0]
 80017f6:	4618      	mov	r0, r3
 80017f8:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80017fc:	697b      	ldr	r3, [r7, #20]
 80017fe:	3301      	adds	r3, #1
 8001800:	617b      	str	r3, [r7, #20]
 8001802:	697a      	ldr	r2, [r7, #20]
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	429a      	cmp	r2, r3
 8001808:	dbf1      	blt.n	80017ee <_write+0x12>
  }
  return len;
 800180a:	687b      	ldr	r3, [r7, #4]
}
 800180c:	4618      	mov	r0, r3
 800180e:	3718      	adds	r7, #24
 8001810:	46bd      	mov	sp, r7
 8001812:	bd80      	pop	{r7, pc}

08001814 <_close>:

int _close(int file)
{
 8001814:	b480      	push	{r7}
 8001816:	b083      	sub	sp, #12
 8001818:	af00      	add	r7, sp, #0
 800181a:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800181c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8001820:	4618      	mov	r0, r3
 8001822:	370c      	adds	r7, #12
 8001824:	46bd      	mov	sp, r7
 8001826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800182a:	4770      	bx	lr

0800182c <_fstat>:


int _fstat(int file, struct stat *st)
{
 800182c:	b480      	push	{r7}
 800182e:	b083      	sub	sp, #12
 8001830:	af00      	add	r7, sp, #0
 8001832:	6078      	str	r0, [r7, #4]
 8001834:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001836:	683b      	ldr	r3, [r7, #0]
 8001838:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800183c:	605a      	str	r2, [r3, #4]
  return 0;
 800183e:	2300      	movs	r3, #0
}
 8001840:	4618      	mov	r0, r3
 8001842:	370c      	adds	r7, #12
 8001844:	46bd      	mov	sp, r7
 8001846:	f85d 7b04 	ldr.w	r7, [sp], #4
 800184a:	4770      	bx	lr

0800184c <_isatty>:

int _isatty(int file)
{
 800184c:	b480      	push	{r7}
 800184e:	b083      	sub	sp, #12
 8001850:	af00      	add	r7, sp, #0
 8001852:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001854:	2301      	movs	r3, #1
}
 8001856:	4618      	mov	r0, r3
 8001858:	370c      	adds	r7, #12
 800185a:	46bd      	mov	sp, r7
 800185c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001860:	4770      	bx	lr

08001862 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001862:	b480      	push	{r7}
 8001864:	b085      	sub	sp, #20
 8001866:	af00      	add	r7, sp, #0
 8001868:	60f8      	str	r0, [r7, #12]
 800186a:	60b9      	str	r1, [r7, #8]
 800186c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800186e:	2300      	movs	r3, #0
}
 8001870:	4618      	mov	r0, r3
 8001872:	3714      	adds	r7, #20
 8001874:	46bd      	mov	sp, r7
 8001876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800187a:	4770      	bx	lr

0800187c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800187c:	b580      	push	{r7, lr}
 800187e:	b086      	sub	sp, #24
 8001880:	af00      	add	r7, sp, #0
 8001882:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001884:	4a14      	ldr	r2, [pc, #80]	@ (80018d8 <_sbrk+0x5c>)
 8001886:	4b15      	ldr	r3, [pc, #84]	@ (80018dc <_sbrk+0x60>)
 8001888:	1ad3      	subs	r3, r2, r3
 800188a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800188c:	697b      	ldr	r3, [r7, #20]
 800188e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001890:	4b13      	ldr	r3, [pc, #76]	@ (80018e0 <_sbrk+0x64>)
 8001892:	681b      	ldr	r3, [r3, #0]
 8001894:	2b00      	cmp	r3, #0
 8001896:	d102      	bne.n	800189e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001898:	4b11      	ldr	r3, [pc, #68]	@ (80018e0 <_sbrk+0x64>)
 800189a:	4a12      	ldr	r2, [pc, #72]	@ (80018e4 <_sbrk+0x68>)
 800189c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800189e:	4b10      	ldr	r3, [pc, #64]	@ (80018e0 <_sbrk+0x64>)
 80018a0:	681a      	ldr	r2, [r3, #0]
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	4413      	add	r3, r2
 80018a6:	693a      	ldr	r2, [r7, #16]
 80018a8:	429a      	cmp	r2, r3
 80018aa:	d207      	bcs.n	80018bc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80018ac:	f003 fab6 	bl	8004e1c <__errno>
 80018b0:	4603      	mov	r3, r0
 80018b2:	220c      	movs	r2, #12
 80018b4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80018b6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80018ba:	e009      	b.n	80018d0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80018bc:	4b08      	ldr	r3, [pc, #32]	@ (80018e0 <_sbrk+0x64>)
 80018be:	681b      	ldr	r3, [r3, #0]
 80018c0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80018c2:	4b07      	ldr	r3, [pc, #28]	@ (80018e0 <_sbrk+0x64>)
 80018c4:	681a      	ldr	r2, [r3, #0]
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	4413      	add	r3, r2
 80018ca:	4a05      	ldr	r2, [pc, #20]	@ (80018e0 <_sbrk+0x64>)
 80018cc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80018ce:	68fb      	ldr	r3, [r7, #12]
}
 80018d0:	4618      	mov	r0, r3
 80018d2:	3718      	adds	r7, #24
 80018d4:	46bd      	mov	sp, r7
 80018d6:	bd80      	pop	{r7, pc}
 80018d8:	20018000 	.word	0x20018000
 80018dc:	00000400 	.word	0x00000400
 80018e0:	2000030c 	.word	0x2000030c
 80018e4:	20000460 	.word	0x20000460

080018e8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80018e8:	b480      	push	{r7}
 80018ea:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80018ec:	4b06      	ldr	r3, [pc, #24]	@ (8001908 <SystemInit+0x20>)
 80018ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80018f2:	4a05      	ldr	r2, [pc, #20]	@ (8001908 <SystemInit+0x20>)
 80018f4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80018f8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80018fc:	bf00      	nop
 80018fe:	46bd      	mov	sp, r7
 8001900:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001904:	4770      	bx	lr
 8001906:	bf00      	nop
 8001908:	e000ed00 	.word	0xe000ed00

0800190c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 800190c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001944 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001910:	f7ff ffea 	bl	80018e8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001914:	480c      	ldr	r0, [pc, #48]	@ (8001948 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001916:	490d      	ldr	r1, [pc, #52]	@ (800194c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001918:	4a0d      	ldr	r2, [pc, #52]	@ (8001950 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800191a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800191c:	e002      	b.n	8001924 <LoopCopyDataInit>

0800191e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800191e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001920:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001922:	3304      	adds	r3, #4

08001924 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001924:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001926:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001928:	d3f9      	bcc.n	800191e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800192a:	4a0a      	ldr	r2, [pc, #40]	@ (8001954 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800192c:	4c0a      	ldr	r4, [pc, #40]	@ (8001958 <LoopFillZerobss+0x22>)
  movs r3, #0
 800192e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001930:	e001      	b.n	8001936 <LoopFillZerobss>

08001932 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001932:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001934:	3204      	adds	r2, #4

08001936 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001936:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001938:	d3fb      	bcc.n	8001932 <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 800193a:	f003 fa75 	bl	8004e28 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800193e:	f7ff fbb1 	bl	80010a4 <main>
  bx  lr    
 8001942:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8001944:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8001948:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800194c:	200001d8 	.word	0x200001d8
  ldr r2, =_sidata
 8001950:	08007094 	.word	0x08007094
  ldr r2, =_sbss
 8001954:	200001d8 	.word	0x200001d8
  ldr r4, =_ebss
 8001958:	20000460 	.word	0x20000460

0800195c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800195c:	e7fe      	b.n	800195c <ADC_IRQHandler>
	...

08001960 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001960:	b580      	push	{r7, lr}
 8001962:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001964:	4b0e      	ldr	r3, [pc, #56]	@ (80019a0 <HAL_Init+0x40>)
 8001966:	681b      	ldr	r3, [r3, #0]
 8001968:	4a0d      	ldr	r2, [pc, #52]	@ (80019a0 <HAL_Init+0x40>)
 800196a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800196e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001970:	4b0b      	ldr	r3, [pc, #44]	@ (80019a0 <HAL_Init+0x40>)
 8001972:	681b      	ldr	r3, [r3, #0]
 8001974:	4a0a      	ldr	r2, [pc, #40]	@ (80019a0 <HAL_Init+0x40>)
 8001976:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800197a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800197c:	4b08      	ldr	r3, [pc, #32]	@ (80019a0 <HAL_Init+0x40>)
 800197e:	681b      	ldr	r3, [r3, #0]
 8001980:	4a07      	ldr	r2, [pc, #28]	@ (80019a0 <HAL_Init+0x40>)
 8001982:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001986:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001988:	2003      	movs	r0, #3
 800198a:	f000 f92b 	bl	8001be4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800198e:	2000      	movs	r0, #0
 8001990:	f000 f808 	bl	80019a4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001994:	f7ff fd98 	bl	80014c8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001998:	2300      	movs	r3, #0
}
 800199a:	4618      	mov	r0, r3
 800199c:	bd80      	pop	{r7, pc}
 800199e:	bf00      	nop
 80019a0:	40023c00 	.word	0x40023c00

080019a4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80019a4:	b580      	push	{r7, lr}
 80019a6:	b082      	sub	sp, #8
 80019a8:	af00      	add	r7, sp, #0
 80019aa:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80019ac:	4b12      	ldr	r3, [pc, #72]	@ (80019f8 <HAL_InitTick+0x54>)
 80019ae:	681a      	ldr	r2, [r3, #0]
 80019b0:	4b12      	ldr	r3, [pc, #72]	@ (80019fc <HAL_InitTick+0x58>)
 80019b2:	781b      	ldrb	r3, [r3, #0]
 80019b4:	4619      	mov	r1, r3
 80019b6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80019ba:	fbb3 f3f1 	udiv	r3, r3, r1
 80019be:	fbb2 f3f3 	udiv	r3, r2, r3
 80019c2:	4618      	mov	r0, r3
 80019c4:	f000 f943 	bl	8001c4e <HAL_SYSTICK_Config>
 80019c8:	4603      	mov	r3, r0
 80019ca:	2b00      	cmp	r3, #0
 80019cc:	d001      	beq.n	80019d2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80019ce:	2301      	movs	r3, #1
 80019d0:	e00e      	b.n	80019f0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	2b0f      	cmp	r3, #15
 80019d6:	d80a      	bhi.n	80019ee <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80019d8:	2200      	movs	r2, #0
 80019da:	6879      	ldr	r1, [r7, #4]
 80019dc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80019e0:	f000 f90b 	bl	8001bfa <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80019e4:	4a06      	ldr	r2, [pc, #24]	@ (8001a00 <HAL_InitTick+0x5c>)
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80019ea:	2300      	movs	r3, #0
 80019ec:	e000      	b.n	80019f0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80019ee:	2301      	movs	r3, #1
}
 80019f0:	4618      	mov	r0, r3
 80019f2:	3708      	adds	r7, #8
 80019f4:	46bd      	mov	sp, r7
 80019f6:	bd80      	pop	{r7, pc}
 80019f8:	20000004 	.word	0x20000004
 80019fc:	2000000c 	.word	0x2000000c
 8001a00:	20000008 	.word	0x20000008

08001a04 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001a04:	b480      	push	{r7}
 8001a06:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001a08:	4b06      	ldr	r3, [pc, #24]	@ (8001a24 <HAL_IncTick+0x20>)
 8001a0a:	781b      	ldrb	r3, [r3, #0]
 8001a0c:	461a      	mov	r2, r3
 8001a0e:	4b06      	ldr	r3, [pc, #24]	@ (8001a28 <HAL_IncTick+0x24>)
 8001a10:	681b      	ldr	r3, [r3, #0]
 8001a12:	4413      	add	r3, r2
 8001a14:	4a04      	ldr	r2, [pc, #16]	@ (8001a28 <HAL_IncTick+0x24>)
 8001a16:	6013      	str	r3, [r2, #0]
}
 8001a18:	bf00      	nop
 8001a1a:	46bd      	mov	sp, r7
 8001a1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a20:	4770      	bx	lr
 8001a22:	bf00      	nop
 8001a24:	2000000c 	.word	0x2000000c
 8001a28:	20000310 	.word	0x20000310

08001a2c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001a2c:	b480      	push	{r7}
 8001a2e:	af00      	add	r7, sp, #0
  return uwTick;
 8001a30:	4b03      	ldr	r3, [pc, #12]	@ (8001a40 <HAL_GetTick+0x14>)
 8001a32:	681b      	ldr	r3, [r3, #0]
}
 8001a34:	4618      	mov	r0, r3
 8001a36:	46bd      	mov	sp, r7
 8001a38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a3c:	4770      	bx	lr
 8001a3e:	bf00      	nop
 8001a40:	20000310 	.word	0x20000310

08001a44 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001a44:	b480      	push	{r7}
 8001a46:	b085      	sub	sp, #20
 8001a48:	af00      	add	r7, sp, #0
 8001a4a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	f003 0307 	and.w	r3, r3, #7
 8001a52:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001a54:	4b0c      	ldr	r3, [pc, #48]	@ (8001a88 <__NVIC_SetPriorityGrouping+0x44>)
 8001a56:	68db      	ldr	r3, [r3, #12]
 8001a58:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001a5a:	68ba      	ldr	r2, [r7, #8]
 8001a5c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001a60:	4013      	ands	r3, r2
 8001a62:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001a64:	68fb      	ldr	r3, [r7, #12]
 8001a66:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001a68:	68bb      	ldr	r3, [r7, #8]
 8001a6a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001a6c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001a70:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001a74:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001a76:	4a04      	ldr	r2, [pc, #16]	@ (8001a88 <__NVIC_SetPriorityGrouping+0x44>)
 8001a78:	68bb      	ldr	r3, [r7, #8]
 8001a7a:	60d3      	str	r3, [r2, #12]
}
 8001a7c:	bf00      	nop
 8001a7e:	3714      	adds	r7, #20
 8001a80:	46bd      	mov	sp, r7
 8001a82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a86:	4770      	bx	lr
 8001a88:	e000ed00 	.word	0xe000ed00

08001a8c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001a8c:	b480      	push	{r7}
 8001a8e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001a90:	4b04      	ldr	r3, [pc, #16]	@ (8001aa4 <__NVIC_GetPriorityGrouping+0x18>)
 8001a92:	68db      	ldr	r3, [r3, #12]
 8001a94:	0a1b      	lsrs	r3, r3, #8
 8001a96:	f003 0307 	and.w	r3, r3, #7
}
 8001a9a:	4618      	mov	r0, r3
 8001a9c:	46bd      	mov	sp, r7
 8001a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aa2:	4770      	bx	lr
 8001aa4:	e000ed00 	.word	0xe000ed00

08001aa8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001aa8:	b480      	push	{r7}
 8001aaa:	b083      	sub	sp, #12
 8001aac:	af00      	add	r7, sp, #0
 8001aae:	4603      	mov	r3, r0
 8001ab0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001ab2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ab6:	2b00      	cmp	r3, #0
 8001ab8:	db0b      	blt.n	8001ad2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001aba:	79fb      	ldrb	r3, [r7, #7]
 8001abc:	f003 021f 	and.w	r2, r3, #31
 8001ac0:	4907      	ldr	r1, [pc, #28]	@ (8001ae0 <__NVIC_EnableIRQ+0x38>)
 8001ac2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ac6:	095b      	lsrs	r3, r3, #5
 8001ac8:	2001      	movs	r0, #1
 8001aca:	fa00 f202 	lsl.w	r2, r0, r2
 8001ace:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001ad2:	bf00      	nop
 8001ad4:	370c      	adds	r7, #12
 8001ad6:	46bd      	mov	sp, r7
 8001ad8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001adc:	4770      	bx	lr
 8001ade:	bf00      	nop
 8001ae0:	e000e100 	.word	0xe000e100

08001ae4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001ae4:	b480      	push	{r7}
 8001ae6:	b083      	sub	sp, #12
 8001ae8:	af00      	add	r7, sp, #0
 8001aea:	4603      	mov	r3, r0
 8001aec:	6039      	str	r1, [r7, #0]
 8001aee:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001af0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001af4:	2b00      	cmp	r3, #0
 8001af6:	db0a      	blt.n	8001b0e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001af8:	683b      	ldr	r3, [r7, #0]
 8001afa:	b2da      	uxtb	r2, r3
 8001afc:	490c      	ldr	r1, [pc, #48]	@ (8001b30 <__NVIC_SetPriority+0x4c>)
 8001afe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b02:	0112      	lsls	r2, r2, #4
 8001b04:	b2d2      	uxtb	r2, r2
 8001b06:	440b      	add	r3, r1
 8001b08:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001b0c:	e00a      	b.n	8001b24 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b0e:	683b      	ldr	r3, [r7, #0]
 8001b10:	b2da      	uxtb	r2, r3
 8001b12:	4908      	ldr	r1, [pc, #32]	@ (8001b34 <__NVIC_SetPriority+0x50>)
 8001b14:	79fb      	ldrb	r3, [r7, #7]
 8001b16:	f003 030f 	and.w	r3, r3, #15
 8001b1a:	3b04      	subs	r3, #4
 8001b1c:	0112      	lsls	r2, r2, #4
 8001b1e:	b2d2      	uxtb	r2, r2
 8001b20:	440b      	add	r3, r1
 8001b22:	761a      	strb	r2, [r3, #24]
}
 8001b24:	bf00      	nop
 8001b26:	370c      	adds	r7, #12
 8001b28:	46bd      	mov	sp, r7
 8001b2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b2e:	4770      	bx	lr
 8001b30:	e000e100 	.word	0xe000e100
 8001b34:	e000ed00 	.word	0xe000ed00

08001b38 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001b38:	b480      	push	{r7}
 8001b3a:	b089      	sub	sp, #36	@ 0x24
 8001b3c:	af00      	add	r7, sp, #0
 8001b3e:	60f8      	str	r0, [r7, #12]
 8001b40:	60b9      	str	r1, [r7, #8]
 8001b42:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001b44:	68fb      	ldr	r3, [r7, #12]
 8001b46:	f003 0307 	and.w	r3, r3, #7
 8001b4a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001b4c:	69fb      	ldr	r3, [r7, #28]
 8001b4e:	f1c3 0307 	rsb	r3, r3, #7
 8001b52:	2b04      	cmp	r3, #4
 8001b54:	bf28      	it	cs
 8001b56:	2304      	movcs	r3, #4
 8001b58:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001b5a:	69fb      	ldr	r3, [r7, #28]
 8001b5c:	3304      	adds	r3, #4
 8001b5e:	2b06      	cmp	r3, #6
 8001b60:	d902      	bls.n	8001b68 <NVIC_EncodePriority+0x30>
 8001b62:	69fb      	ldr	r3, [r7, #28]
 8001b64:	3b03      	subs	r3, #3
 8001b66:	e000      	b.n	8001b6a <NVIC_EncodePriority+0x32>
 8001b68:	2300      	movs	r3, #0
 8001b6a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001b6c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001b70:	69bb      	ldr	r3, [r7, #24]
 8001b72:	fa02 f303 	lsl.w	r3, r2, r3
 8001b76:	43da      	mvns	r2, r3
 8001b78:	68bb      	ldr	r3, [r7, #8]
 8001b7a:	401a      	ands	r2, r3
 8001b7c:	697b      	ldr	r3, [r7, #20]
 8001b7e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001b80:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001b84:	697b      	ldr	r3, [r7, #20]
 8001b86:	fa01 f303 	lsl.w	r3, r1, r3
 8001b8a:	43d9      	mvns	r1, r3
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001b90:	4313      	orrs	r3, r2
         );
}
 8001b92:	4618      	mov	r0, r3
 8001b94:	3724      	adds	r7, #36	@ 0x24
 8001b96:	46bd      	mov	sp, r7
 8001b98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b9c:	4770      	bx	lr
	...

08001ba0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001ba0:	b580      	push	{r7, lr}
 8001ba2:	b082      	sub	sp, #8
 8001ba4:	af00      	add	r7, sp, #0
 8001ba6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	3b01      	subs	r3, #1
 8001bac:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001bb0:	d301      	bcc.n	8001bb6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001bb2:	2301      	movs	r3, #1
 8001bb4:	e00f      	b.n	8001bd6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001bb6:	4a0a      	ldr	r2, [pc, #40]	@ (8001be0 <SysTick_Config+0x40>)
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	3b01      	subs	r3, #1
 8001bbc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001bbe:	210f      	movs	r1, #15
 8001bc0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001bc4:	f7ff ff8e 	bl	8001ae4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001bc8:	4b05      	ldr	r3, [pc, #20]	@ (8001be0 <SysTick_Config+0x40>)
 8001bca:	2200      	movs	r2, #0
 8001bcc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001bce:	4b04      	ldr	r3, [pc, #16]	@ (8001be0 <SysTick_Config+0x40>)
 8001bd0:	2207      	movs	r2, #7
 8001bd2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001bd4:	2300      	movs	r3, #0
}
 8001bd6:	4618      	mov	r0, r3
 8001bd8:	3708      	adds	r7, #8
 8001bda:	46bd      	mov	sp, r7
 8001bdc:	bd80      	pop	{r7, pc}
 8001bde:	bf00      	nop
 8001be0:	e000e010 	.word	0xe000e010

08001be4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001be4:	b580      	push	{r7, lr}
 8001be6:	b082      	sub	sp, #8
 8001be8:	af00      	add	r7, sp, #0
 8001bea:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001bec:	6878      	ldr	r0, [r7, #4]
 8001bee:	f7ff ff29 	bl	8001a44 <__NVIC_SetPriorityGrouping>
}
 8001bf2:	bf00      	nop
 8001bf4:	3708      	adds	r7, #8
 8001bf6:	46bd      	mov	sp, r7
 8001bf8:	bd80      	pop	{r7, pc}

08001bfa <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001bfa:	b580      	push	{r7, lr}
 8001bfc:	b086      	sub	sp, #24
 8001bfe:	af00      	add	r7, sp, #0
 8001c00:	4603      	mov	r3, r0
 8001c02:	60b9      	str	r1, [r7, #8]
 8001c04:	607a      	str	r2, [r7, #4]
 8001c06:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001c08:	2300      	movs	r3, #0
 8001c0a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001c0c:	f7ff ff3e 	bl	8001a8c <__NVIC_GetPriorityGrouping>
 8001c10:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001c12:	687a      	ldr	r2, [r7, #4]
 8001c14:	68b9      	ldr	r1, [r7, #8]
 8001c16:	6978      	ldr	r0, [r7, #20]
 8001c18:	f7ff ff8e 	bl	8001b38 <NVIC_EncodePriority>
 8001c1c:	4602      	mov	r2, r0
 8001c1e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001c22:	4611      	mov	r1, r2
 8001c24:	4618      	mov	r0, r3
 8001c26:	f7ff ff5d 	bl	8001ae4 <__NVIC_SetPriority>
}
 8001c2a:	bf00      	nop
 8001c2c:	3718      	adds	r7, #24
 8001c2e:	46bd      	mov	sp, r7
 8001c30:	bd80      	pop	{r7, pc}

08001c32 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001c32:	b580      	push	{r7, lr}
 8001c34:	b082      	sub	sp, #8
 8001c36:	af00      	add	r7, sp, #0
 8001c38:	4603      	mov	r3, r0
 8001c3a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001c3c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c40:	4618      	mov	r0, r3
 8001c42:	f7ff ff31 	bl	8001aa8 <__NVIC_EnableIRQ>
}
 8001c46:	bf00      	nop
 8001c48:	3708      	adds	r7, #8
 8001c4a:	46bd      	mov	sp, r7
 8001c4c:	bd80      	pop	{r7, pc}

08001c4e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001c4e:	b580      	push	{r7, lr}
 8001c50:	b082      	sub	sp, #8
 8001c52:	af00      	add	r7, sp, #0
 8001c54:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001c56:	6878      	ldr	r0, [r7, #4]
 8001c58:	f7ff ffa2 	bl	8001ba0 <SysTick_Config>
 8001c5c:	4603      	mov	r3, r0
}
 8001c5e:	4618      	mov	r0, r3
 8001c60:	3708      	adds	r7, #8
 8001c62:	46bd      	mov	sp, r7
 8001c64:	bd80      	pop	{r7, pc}
	...

08001c68 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001c68:	b480      	push	{r7}
 8001c6a:	b089      	sub	sp, #36	@ 0x24
 8001c6c:	af00      	add	r7, sp, #0
 8001c6e:	6078      	str	r0, [r7, #4]
 8001c70:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001c72:	2300      	movs	r3, #0
 8001c74:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001c76:	2300      	movs	r3, #0
 8001c78:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001c7a:	2300      	movs	r3, #0
 8001c7c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001c7e:	2300      	movs	r3, #0
 8001c80:	61fb      	str	r3, [r7, #28]
 8001c82:	e159      	b.n	8001f38 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001c84:	2201      	movs	r2, #1
 8001c86:	69fb      	ldr	r3, [r7, #28]
 8001c88:	fa02 f303 	lsl.w	r3, r2, r3
 8001c8c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001c8e:	683b      	ldr	r3, [r7, #0]
 8001c90:	681b      	ldr	r3, [r3, #0]
 8001c92:	697a      	ldr	r2, [r7, #20]
 8001c94:	4013      	ands	r3, r2
 8001c96:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001c98:	693a      	ldr	r2, [r7, #16]
 8001c9a:	697b      	ldr	r3, [r7, #20]
 8001c9c:	429a      	cmp	r2, r3
 8001c9e:	f040 8148 	bne.w	8001f32 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001ca2:	683b      	ldr	r3, [r7, #0]
 8001ca4:	685b      	ldr	r3, [r3, #4]
 8001ca6:	f003 0303 	and.w	r3, r3, #3
 8001caa:	2b01      	cmp	r3, #1
 8001cac:	d005      	beq.n	8001cba <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001cae:	683b      	ldr	r3, [r7, #0]
 8001cb0:	685b      	ldr	r3, [r3, #4]
 8001cb2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001cb6:	2b02      	cmp	r3, #2
 8001cb8:	d130      	bne.n	8001d1c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	689b      	ldr	r3, [r3, #8]
 8001cbe:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001cc0:	69fb      	ldr	r3, [r7, #28]
 8001cc2:	005b      	lsls	r3, r3, #1
 8001cc4:	2203      	movs	r2, #3
 8001cc6:	fa02 f303 	lsl.w	r3, r2, r3
 8001cca:	43db      	mvns	r3, r3
 8001ccc:	69ba      	ldr	r2, [r7, #24]
 8001cce:	4013      	ands	r3, r2
 8001cd0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001cd2:	683b      	ldr	r3, [r7, #0]
 8001cd4:	68da      	ldr	r2, [r3, #12]
 8001cd6:	69fb      	ldr	r3, [r7, #28]
 8001cd8:	005b      	lsls	r3, r3, #1
 8001cda:	fa02 f303 	lsl.w	r3, r2, r3
 8001cde:	69ba      	ldr	r2, [r7, #24]
 8001ce0:	4313      	orrs	r3, r2
 8001ce2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	69ba      	ldr	r2, [r7, #24]
 8001ce8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	685b      	ldr	r3, [r3, #4]
 8001cee:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001cf0:	2201      	movs	r2, #1
 8001cf2:	69fb      	ldr	r3, [r7, #28]
 8001cf4:	fa02 f303 	lsl.w	r3, r2, r3
 8001cf8:	43db      	mvns	r3, r3
 8001cfa:	69ba      	ldr	r2, [r7, #24]
 8001cfc:	4013      	ands	r3, r2
 8001cfe:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001d00:	683b      	ldr	r3, [r7, #0]
 8001d02:	685b      	ldr	r3, [r3, #4]
 8001d04:	091b      	lsrs	r3, r3, #4
 8001d06:	f003 0201 	and.w	r2, r3, #1
 8001d0a:	69fb      	ldr	r3, [r7, #28]
 8001d0c:	fa02 f303 	lsl.w	r3, r2, r3
 8001d10:	69ba      	ldr	r2, [r7, #24]
 8001d12:	4313      	orrs	r3, r2
 8001d14:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	69ba      	ldr	r2, [r7, #24]
 8001d1a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001d1c:	683b      	ldr	r3, [r7, #0]
 8001d1e:	685b      	ldr	r3, [r3, #4]
 8001d20:	f003 0303 	and.w	r3, r3, #3
 8001d24:	2b03      	cmp	r3, #3
 8001d26:	d017      	beq.n	8001d58 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	68db      	ldr	r3, [r3, #12]
 8001d2c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001d2e:	69fb      	ldr	r3, [r7, #28]
 8001d30:	005b      	lsls	r3, r3, #1
 8001d32:	2203      	movs	r2, #3
 8001d34:	fa02 f303 	lsl.w	r3, r2, r3
 8001d38:	43db      	mvns	r3, r3
 8001d3a:	69ba      	ldr	r2, [r7, #24]
 8001d3c:	4013      	ands	r3, r2
 8001d3e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001d40:	683b      	ldr	r3, [r7, #0]
 8001d42:	689a      	ldr	r2, [r3, #8]
 8001d44:	69fb      	ldr	r3, [r7, #28]
 8001d46:	005b      	lsls	r3, r3, #1
 8001d48:	fa02 f303 	lsl.w	r3, r2, r3
 8001d4c:	69ba      	ldr	r2, [r7, #24]
 8001d4e:	4313      	orrs	r3, r2
 8001d50:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	69ba      	ldr	r2, [r7, #24]
 8001d56:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001d58:	683b      	ldr	r3, [r7, #0]
 8001d5a:	685b      	ldr	r3, [r3, #4]
 8001d5c:	f003 0303 	and.w	r3, r3, #3
 8001d60:	2b02      	cmp	r3, #2
 8001d62:	d123      	bne.n	8001dac <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001d64:	69fb      	ldr	r3, [r7, #28]
 8001d66:	08da      	lsrs	r2, r3, #3
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	3208      	adds	r2, #8
 8001d6c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001d70:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001d72:	69fb      	ldr	r3, [r7, #28]
 8001d74:	f003 0307 	and.w	r3, r3, #7
 8001d78:	009b      	lsls	r3, r3, #2
 8001d7a:	220f      	movs	r2, #15
 8001d7c:	fa02 f303 	lsl.w	r3, r2, r3
 8001d80:	43db      	mvns	r3, r3
 8001d82:	69ba      	ldr	r2, [r7, #24]
 8001d84:	4013      	ands	r3, r2
 8001d86:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001d88:	683b      	ldr	r3, [r7, #0]
 8001d8a:	691a      	ldr	r2, [r3, #16]
 8001d8c:	69fb      	ldr	r3, [r7, #28]
 8001d8e:	f003 0307 	and.w	r3, r3, #7
 8001d92:	009b      	lsls	r3, r3, #2
 8001d94:	fa02 f303 	lsl.w	r3, r2, r3
 8001d98:	69ba      	ldr	r2, [r7, #24]
 8001d9a:	4313      	orrs	r3, r2
 8001d9c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001d9e:	69fb      	ldr	r3, [r7, #28]
 8001da0:	08da      	lsrs	r2, r3, #3
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	3208      	adds	r2, #8
 8001da6:	69b9      	ldr	r1, [r7, #24]
 8001da8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	681b      	ldr	r3, [r3, #0]
 8001db0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001db2:	69fb      	ldr	r3, [r7, #28]
 8001db4:	005b      	lsls	r3, r3, #1
 8001db6:	2203      	movs	r2, #3
 8001db8:	fa02 f303 	lsl.w	r3, r2, r3
 8001dbc:	43db      	mvns	r3, r3
 8001dbe:	69ba      	ldr	r2, [r7, #24]
 8001dc0:	4013      	ands	r3, r2
 8001dc2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001dc4:	683b      	ldr	r3, [r7, #0]
 8001dc6:	685b      	ldr	r3, [r3, #4]
 8001dc8:	f003 0203 	and.w	r2, r3, #3
 8001dcc:	69fb      	ldr	r3, [r7, #28]
 8001dce:	005b      	lsls	r3, r3, #1
 8001dd0:	fa02 f303 	lsl.w	r3, r2, r3
 8001dd4:	69ba      	ldr	r2, [r7, #24]
 8001dd6:	4313      	orrs	r3, r2
 8001dd8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	69ba      	ldr	r2, [r7, #24]
 8001dde:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001de0:	683b      	ldr	r3, [r7, #0]
 8001de2:	685b      	ldr	r3, [r3, #4]
 8001de4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001de8:	2b00      	cmp	r3, #0
 8001dea:	f000 80a2 	beq.w	8001f32 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001dee:	2300      	movs	r3, #0
 8001df0:	60fb      	str	r3, [r7, #12]
 8001df2:	4b57      	ldr	r3, [pc, #348]	@ (8001f50 <HAL_GPIO_Init+0x2e8>)
 8001df4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001df6:	4a56      	ldr	r2, [pc, #344]	@ (8001f50 <HAL_GPIO_Init+0x2e8>)
 8001df8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001dfc:	6453      	str	r3, [r2, #68]	@ 0x44
 8001dfe:	4b54      	ldr	r3, [pc, #336]	@ (8001f50 <HAL_GPIO_Init+0x2e8>)
 8001e00:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e02:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001e06:	60fb      	str	r3, [r7, #12]
 8001e08:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001e0a:	4a52      	ldr	r2, [pc, #328]	@ (8001f54 <HAL_GPIO_Init+0x2ec>)
 8001e0c:	69fb      	ldr	r3, [r7, #28]
 8001e0e:	089b      	lsrs	r3, r3, #2
 8001e10:	3302      	adds	r3, #2
 8001e12:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001e16:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001e18:	69fb      	ldr	r3, [r7, #28]
 8001e1a:	f003 0303 	and.w	r3, r3, #3
 8001e1e:	009b      	lsls	r3, r3, #2
 8001e20:	220f      	movs	r2, #15
 8001e22:	fa02 f303 	lsl.w	r3, r2, r3
 8001e26:	43db      	mvns	r3, r3
 8001e28:	69ba      	ldr	r2, [r7, #24]
 8001e2a:	4013      	ands	r3, r2
 8001e2c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	4a49      	ldr	r2, [pc, #292]	@ (8001f58 <HAL_GPIO_Init+0x2f0>)
 8001e32:	4293      	cmp	r3, r2
 8001e34:	d019      	beq.n	8001e6a <HAL_GPIO_Init+0x202>
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	4a48      	ldr	r2, [pc, #288]	@ (8001f5c <HAL_GPIO_Init+0x2f4>)
 8001e3a:	4293      	cmp	r3, r2
 8001e3c:	d013      	beq.n	8001e66 <HAL_GPIO_Init+0x1fe>
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	4a47      	ldr	r2, [pc, #284]	@ (8001f60 <HAL_GPIO_Init+0x2f8>)
 8001e42:	4293      	cmp	r3, r2
 8001e44:	d00d      	beq.n	8001e62 <HAL_GPIO_Init+0x1fa>
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	4a46      	ldr	r2, [pc, #280]	@ (8001f64 <HAL_GPIO_Init+0x2fc>)
 8001e4a:	4293      	cmp	r3, r2
 8001e4c:	d007      	beq.n	8001e5e <HAL_GPIO_Init+0x1f6>
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	4a45      	ldr	r2, [pc, #276]	@ (8001f68 <HAL_GPIO_Init+0x300>)
 8001e52:	4293      	cmp	r3, r2
 8001e54:	d101      	bne.n	8001e5a <HAL_GPIO_Init+0x1f2>
 8001e56:	2304      	movs	r3, #4
 8001e58:	e008      	b.n	8001e6c <HAL_GPIO_Init+0x204>
 8001e5a:	2307      	movs	r3, #7
 8001e5c:	e006      	b.n	8001e6c <HAL_GPIO_Init+0x204>
 8001e5e:	2303      	movs	r3, #3
 8001e60:	e004      	b.n	8001e6c <HAL_GPIO_Init+0x204>
 8001e62:	2302      	movs	r3, #2
 8001e64:	e002      	b.n	8001e6c <HAL_GPIO_Init+0x204>
 8001e66:	2301      	movs	r3, #1
 8001e68:	e000      	b.n	8001e6c <HAL_GPIO_Init+0x204>
 8001e6a:	2300      	movs	r3, #0
 8001e6c:	69fa      	ldr	r2, [r7, #28]
 8001e6e:	f002 0203 	and.w	r2, r2, #3
 8001e72:	0092      	lsls	r2, r2, #2
 8001e74:	4093      	lsls	r3, r2
 8001e76:	69ba      	ldr	r2, [r7, #24]
 8001e78:	4313      	orrs	r3, r2
 8001e7a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001e7c:	4935      	ldr	r1, [pc, #212]	@ (8001f54 <HAL_GPIO_Init+0x2ec>)
 8001e7e:	69fb      	ldr	r3, [r7, #28]
 8001e80:	089b      	lsrs	r3, r3, #2
 8001e82:	3302      	adds	r3, #2
 8001e84:	69ba      	ldr	r2, [r7, #24]
 8001e86:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001e8a:	4b38      	ldr	r3, [pc, #224]	@ (8001f6c <HAL_GPIO_Init+0x304>)
 8001e8c:	689b      	ldr	r3, [r3, #8]
 8001e8e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001e90:	693b      	ldr	r3, [r7, #16]
 8001e92:	43db      	mvns	r3, r3
 8001e94:	69ba      	ldr	r2, [r7, #24]
 8001e96:	4013      	ands	r3, r2
 8001e98:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001e9a:	683b      	ldr	r3, [r7, #0]
 8001e9c:	685b      	ldr	r3, [r3, #4]
 8001e9e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001ea2:	2b00      	cmp	r3, #0
 8001ea4:	d003      	beq.n	8001eae <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8001ea6:	69ba      	ldr	r2, [r7, #24]
 8001ea8:	693b      	ldr	r3, [r7, #16]
 8001eaa:	4313      	orrs	r3, r2
 8001eac:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001eae:	4a2f      	ldr	r2, [pc, #188]	@ (8001f6c <HAL_GPIO_Init+0x304>)
 8001eb0:	69bb      	ldr	r3, [r7, #24]
 8001eb2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001eb4:	4b2d      	ldr	r3, [pc, #180]	@ (8001f6c <HAL_GPIO_Init+0x304>)
 8001eb6:	68db      	ldr	r3, [r3, #12]
 8001eb8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001eba:	693b      	ldr	r3, [r7, #16]
 8001ebc:	43db      	mvns	r3, r3
 8001ebe:	69ba      	ldr	r2, [r7, #24]
 8001ec0:	4013      	ands	r3, r2
 8001ec2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001ec4:	683b      	ldr	r3, [r7, #0]
 8001ec6:	685b      	ldr	r3, [r3, #4]
 8001ec8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001ecc:	2b00      	cmp	r3, #0
 8001ece:	d003      	beq.n	8001ed8 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8001ed0:	69ba      	ldr	r2, [r7, #24]
 8001ed2:	693b      	ldr	r3, [r7, #16]
 8001ed4:	4313      	orrs	r3, r2
 8001ed6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001ed8:	4a24      	ldr	r2, [pc, #144]	@ (8001f6c <HAL_GPIO_Init+0x304>)
 8001eda:	69bb      	ldr	r3, [r7, #24]
 8001edc:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001ede:	4b23      	ldr	r3, [pc, #140]	@ (8001f6c <HAL_GPIO_Init+0x304>)
 8001ee0:	685b      	ldr	r3, [r3, #4]
 8001ee2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001ee4:	693b      	ldr	r3, [r7, #16]
 8001ee6:	43db      	mvns	r3, r3
 8001ee8:	69ba      	ldr	r2, [r7, #24]
 8001eea:	4013      	ands	r3, r2
 8001eec:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001eee:	683b      	ldr	r3, [r7, #0]
 8001ef0:	685b      	ldr	r3, [r3, #4]
 8001ef2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001ef6:	2b00      	cmp	r3, #0
 8001ef8:	d003      	beq.n	8001f02 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8001efa:	69ba      	ldr	r2, [r7, #24]
 8001efc:	693b      	ldr	r3, [r7, #16]
 8001efe:	4313      	orrs	r3, r2
 8001f00:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001f02:	4a1a      	ldr	r2, [pc, #104]	@ (8001f6c <HAL_GPIO_Init+0x304>)
 8001f04:	69bb      	ldr	r3, [r7, #24]
 8001f06:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001f08:	4b18      	ldr	r3, [pc, #96]	@ (8001f6c <HAL_GPIO_Init+0x304>)
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001f0e:	693b      	ldr	r3, [r7, #16]
 8001f10:	43db      	mvns	r3, r3
 8001f12:	69ba      	ldr	r2, [r7, #24]
 8001f14:	4013      	ands	r3, r2
 8001f16:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001f18:	683b      	ldr	r3, [r7, #0]
 8001f1a:	685b      	ldr	r3, [r3, #4]
 8001f1c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001f20:	2b00      	cmp	r3, #0
 8001f22:	d003      	beq.n	8001f2c <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8001f24:	69ba      	ldr	r2, [r7, #24]
 8001f26:	693b      	ldr	r3, [r7, #16]
 8001f28:	4313      	orrs	r3, r2
 8001f2a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001f2c:	4a0f      	ldr	r2, [pc, #60]	@ (8001f6c <HAL_GPIO_Init+0x304>)
 8001f2e:	69bb      	ldr	r3, [r7, #24]
 8001f30:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001f32:	69fb      	ldr	r3, [r7, #28]
 8001f34:	3301      	adds	r3, #1
 8001f36:	61fb      	str	r3, [r7, #28]
 8001f38:	69fb      	ldr	r3, [r7, #28]
 8001f3a:	2b0f      	cmp	r3, #15
 8001f3c:	f67f aea2 	bls.w	8001c84 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001f40:	bf00      	nop
 8001f42:	bf00      	nop
 8001f44:	3724      	adds	r7, #36	@ 0x24
 8001f46:	46bd      	mov	sp, r7
 8001f48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f4c:	4770      	bx	lr
 8001f4e:	bf00      	nop
 8001f50:	40023800 	.word	0x40023800
 8001f54:	40013800 	.word	0x40013800
 8001f58:	40020000 	.word	0x40020000
 8001f5c:	40020400 	.word	0x40020400
 8001f60:	40020800 	.word	0x40020800
 8001f64:	40020c00 	.word	0x40020c00
 8001f68:	40021000 	.word	0x40021000
 8001f6c:	40013c00 	.word	0x40013c00

08001f70 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001f70:	b480      	push	{r7}
 8001f72:	b083      	sub	sp, #12
 8001f74:	af00      	add	r7, sp, #0
 8001f76:	6078      	str	r0, [r7, #4]
 8001f78:	460b      	mov	r3, r1
 8001f7a:	807b      	strh	r3, [r7, #2]
 8001f7c:	4613      	mov	r3, r2
 8001f7e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001f80:	787b      	ldrb	r3, [r7, #1]
 8001f82:	2b00      	cmp	r3, #0
 8001f84:	d003      	beq.n	8001f8e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001f86:	887a      	ldrh	r2, [r7, #2]
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001f8c:	e003      	b.n	8001f96 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001f8e:	887b      	ldrh	r3, [r7, #2]
 8001f90:	041a      	lsls	r2, r3, #16
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	619a      	str	r2, [r3, #24]
}
 8001f96:	bf00      	nop
 8001f98:	370c      	adds	r7, #12
 8001f9a:	46bd      	mov	sp, r7
 8001f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fa0:	4770      	bx	lr
	...

08001fa4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001fa4:	b580      	push	{r7, lr}
 8001fa6:	b086      	sub	sp, #24
 8001fa8:	af00      	add	r7, sp, #0
 8001faa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	2b00      	cmp	r3, #0
 8001fb0:	d101      	bne.n	8001fb6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001fb2:	2301      	movs	r3, #1
 8001fb4:	e267      	b.n	8002486 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	f003 0301 	and.w	r3, r3, #1
 8001fbe:	2b00      	cmp	r3, #0
 8001fc0:	d075      	beq.n	80020ae <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8001fc2:	4b88      	ldr	r3, [pc, #544]	@ (80021e4 <HAL_RCC_OscConfig+0x240>)
 8001fc4:	689b      	ldr	r3, [r3, #8]
 8001fc6:	f003 030c 	and.w	r3, r3, #12
 8001fca:	2b04      	cmp	r3, #4
 8001fcc:	d00c      	beq.n	8001fe8 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001fce:	4b85      	ldr	r3, [pc, #532]	@ (80021e4 <HAL_RCC_OscConfig+0x240>)
 8001fd0:	689b      	ldr	r3, [r3, #8]
 8001fd2:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8001fd6:	2b08      	cmp	r3, #8
 8001fd8:	d112      	bne.n	8002000 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001fda:	4b82      	ldr	r3, [pc, #520]	@ (80021e4 <HAL_RCC_OscConfig+0x240>)
 8001fdc:	685b      	ldr	r3, [r3, #4]
 8001fde:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001fe2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001fe6:	d10b      	bne.n	8002000 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001fe8:	4b7e      	ldr	r3, [pc, #504]	@ (80021e4 <HAL_RCC_OscConfig+0x240>)
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001ff0:	2b00      	cmp	r3, #0
 8001ff2:	d05b      	beq.n	80020ac <HAL_RCC_OscConfig+0x108>
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	685b      	ldr	r3, [r3, #4]
 8001ff8:	2b00      	cmp	r3, #0
 8001ffa:	d157      	bne.n	80020ac <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001ffc:	2301      	movs	r3, #1
 8001ffe:	e242      	b.n	8002486 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	685b      	ldr	r3, [r3, #4]
 8002004:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002008:	d106      	bne.n	8002018 <HAL_RCC_OscConfig+0x74>
 800200a:	4b76      	ldr	r3, [pc, #472]	@ (80021e4 <HAL_RCC_OscConfig+0x240>)
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	4a75      	ldr	r2, [pc, #468]	@ (80021e4 <HAL_RCC_OscConfig+0x240>)
 8002010:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002014:	6013      	str	r3, [r2, #0]
 8002016:	e01d      	b.n	8002054 <HAL_RCC_OscConfig+0xb0>
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	685b      	ldr	r3, [r3, #4]
 800201c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002020:	d10c      	bne.n	800203c <HAL_RCC_OscConfig+0x98>
 8002022:	4b70      	ldr	r3, [pc, #448]	@ (80021e4 <HAL_RCC_OscConfig+0x240>)
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	4a6f      	ldr	r2, [pc, #444]	@ (80021e4 <HAL_RCC_OscConfig+0x240>)
 8002028:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800202c:	6013      	str	r3, [r2, #0]
 800202e:	4b6d      	ldr	r3, [pc, #436]	@ (80021e4 <HAL_RCC_OscConfig+0x240>)
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	4a6c      	ldr	r2, [pc, #432]	@ (80021e4 <HAL_RCC_OscConfig+0x240>)
 8002034:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002038:	6013      	str	r3, [r2, #0]
 800203a:	e00b      	b.n	8002054 <HAL_RCC_OscConfig+0xb0>
 800203c:	4b69      	ldr	r3, [pc, #420]	@ (80021e4 <HAL_RCC_OscConfig+0x240>)
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	4a68      	ldr	r2, [pc, #416]	@ (80021e4 <HAL_RCC_OscConfig+0x240>)
 8002042:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002046:	6013      	str	r3, [r2, #0]
 8002048:	4b66      	ldr	r3, [pc, #408]	@ (80021e4 <HAL_RCC_OscConfig+0x240>)
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	4a65      	ldr	r2, [pc, #404]	@ (80021e4 <HAL_RCC_OscConfig+0x240>)
 800204e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002052:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	685b      	ldr	r3, [r3, #4]
 8002058:	2b00      	cmp	r3, #0
 800205a:	d013      	beq.n	8002084 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800205c:	f7ff fce6 	bl	8001a2c <HAL_GetTick>
 8002060:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002062:	e008      	b.n	8002076 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002064:	f7ff fce2 	bl	8001a2c <HAL_GetTick>
 8002068:	4602      	mov	r2, r0
 800206a:	693b      	ldr	r3, [r7, #16]
 800206c:	1ad3      	subs	r3, r2, r3
 800206e:	2b64      	cmp	r3, #100	@ 0x64
 8002070:	d901      	bls.n	8002076 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002072:	2303      	movs	r3, #3
 8002074:	e207      	b.n	8002486 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002076:	4b5b      	ldr	r3, [pc, #364]	@ (80021e4 <HAL_RCC_OscConfig+0x240>)
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800207e:	2b00      	cmp	r3, #0
 8002080:	d0f0      	beq.n	8002064 <HAL_RCC_OscConfig+0xc0>
 8002082:	e014      	b.n	80020ae <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002084:	f7ff fcd2 	bl	8001a2c <HAL_GetTick>
 8002088:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800208a:	e008      	b.n	800209e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800208c:	f7ff fcce 	bl	8001a2c <HAL_GetTick>
 8002090:	4602      	mov	r2, r0
 8002092:	693b      	ldr	r3, [r7, #16]
 8002094:	1ad3      	subs	r3, r2, r3
 8002096:	2b64      	cmp	r3, #100	@ 0x64
 8002098:	d901      	bls.n	800209e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800209a:	2303      	movs	r3, #3
 800209c:	e1f3      	b.n	8002486 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800209e:	4b51      	ldr	r3, [pc, #324]	@ (80021e4 <HAL_RCC_OscConfig+0x240>)
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80020a6:	2b00      	cmp	r3, #0
 80020a8:	d1f0      	bne.n	800208c <HAL_RCC_OscConfig+0xe8>
 80020aa:	e000      	b.n	80020ae <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80020ac:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	f003 0302 	and.w	r3, r3, #2
 80020b6:	2b00      	cmp	r3, #0
 80020b8:	d063      	beq.n	8002182 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80020ba:	4b4a      	ldr	r3, [pc, #296]	@ (80021e4 <HAL_RCC_OscConfig+0x240>)
 80020bc:	689b      	ldr	r3, [r3, #8]
 80020be:	f003 030c 	and.w	r3, r3, #12
 80020c2:	2b00      	cmp	r3, #0
 80020c4:	d00b      	beq.n	80020de <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80020c6:	4b47      	ldr	r3, [pc, #284]	@ (80021e4 <HAL_RCC_OscConfig+0x240>)
 80020c8:	689b      	ldr	r3, [r3, #8]
 80020ca:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80020ce:	2b08      	cmp	r3, #8
 80020d0:	d11c      	bne.n	800210c <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80020d2:	4b44      	ldr	r3, [pc, #272]	@ (80021e4 <HAL_RCC_OscConfig+0x240>)
 80020d4:	685b      	ldr	r3, [r3, #4]
 80020d6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80020da:	2b00      	cmp	r3, #0
 80020dc:	d116      	bne.n	800210c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80020de:	4b41      	ldr	r3, [pc, #260]	@ (80021e4 <HAL_RCC_OscConfig+0x240>)
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	f003 0302 	and.w	r3, r3, #2
 80020e6:	2b00      	cmp	r3, #0
 80020e8:	d005      	beq.n	80020f6 <HAL_RCC_OscConfig+0x152>
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	68db      	ldr	r3, [r3, #12]
 80020ee:	2b01      	cmp	r3, #1
 80020f0:	d001      	beq.n	80020f6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80020f2:	2301      	movs	r3, #1
 80020f4:	e1c7      	b.n	8002486 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80020f6:	4b3b      	ldr	r3, [pc, #236]	@ (80021e4 <HAL_RCC_OscConfig+0x240>)
 80020f8:	681b      	ldr	r3, [r3, #0]
 80020fa:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	691b      	ldr	r3, [r3, #16]
 8002102:	00db      	lsls	r3, r3, #3
 8002104:	4937      	ldr	r1, [pc, #220]	@ (80021e4 <HAL_RCC_OscConfig+0x240>)
 8002106:	4313      	orrs	r3, r2
 8002108:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800210a:	e03a      	b.n	8002182 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	68db      	ldr	r3, [r3, #12]
 8002110:	2b00      	cmp	r3, #0
 8002112:	d020      	beq.n	8002156 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002114:	4b34      	ldr	r3, [pc, #208]	@ (80021e8 <HAL_RCC_OscConfig+0x244>)
 8002116:	2201      	movs	r2, #1
 8002118:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800211a:	f7ff fc87 	bl	8001a2c <HAL_GetTick>
 800211e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002120:	e008      	b.n	8002134 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002122:	f7ff fc83 	bl	8001a2c <HAL_GetTick>
 8002126:	4602      	mov	r2, r0
 8002128:	693b      	ldr	r3, [r7, #16]
 800212a:	1ad3      	subs	r3, r2, r3
 800212c:	2b02      	cmp	r3, #2
 800212e:	d901      	bls.n	8002134 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002130:	2303      	movs	r3, #3
 8002132:	e1a8      	b.n	8002486 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002134:	4b2b      	ldr	r3, [pc, #172]	@ (80021e4 <HAL_RCC_OscConfig+0x240>)
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	f003 0302 	and.w	r3, r3, #2
 800213c:	2b00      	cmp	r3, #0
 800213e:	d0f0      	beq.n	8002122 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002140:	4b28      	ldr	r3, [pc, #160]	@ (80021e4 <HAL_RCC_OscConfig+0x240>)
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	691b      	ldr	r3, [r3, #16]
 800214c:	00db      	lsls	r3, r3, #3
 800214e:	4925      	ldr	r1, [pc, #148]	@ (80021e4 <HAL_RCC_OscConfig+0x240>)
 8002150:	4313      	orrs	r3, r2
 8002152:	600b      	str	r3, [r1, #0]
 8002154:	e015      	b.n	8002182 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002156:	4b24      	ldr	r3, [pc, #144]	@ (80021e8 <HAL_RCC_OscConfig+0x244>)
 8002158:	2200      	movs	r2, #0
 800215a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800215c:	f7ff fc66 	bl	8001a2c <HAL_GetTick>
 8002160:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002162:	e008      	b.n	8002176 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002164:	f7ff fc62 	bl	8001a2c <HAL_GetTick>
 8002168:	4602      	mov	r2, r0
 800216a:	693b      	ldr	r3, [r7, #16]
 800216c:	1ad3      	subs	r3, r2, r3
 800216e:	2b02      	cmp	r3, #2
 8002170:	d901      	bls.n	8002176 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002172:	2303      	movs	r3, #3
 8002174:	e187      	b.n	8002486 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002176:	4b1b      	ldr	r3, [pc, #108]	@ (80021e4 <HAL_RCC_OscConfig+0x240>)
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	f003 0302 	and.w	r3, r3, #2
 800217e:	2b00      	cmp	r3, #0
 8002180:	d1f0      	bne.n	8002164 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	f003 0308 	and.w	r3, r3, #8
 800218a:	2b00      	cmp	r3, #0
 800218c:	d036      	beq.n	80021fc <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	695b      	ldr	r3, [r3, #20]
 8002192:	2b00      	cmp	r3, #0
 8002194:	d016      	beq.n	80021c4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002196:	4b15      	ldr	r3, [pc, #84]	@ (80021ec <HAL_RCC_OscConfig+0x248>)
 8002198:	2201      	movs	r2, #1
 800219a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800219c:	f7ff fc46 	bl	8001a2c <HAL_GetTick>
 80021a0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80021a2:	e008      	b.n	80021b6 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80021a4:	f7ff fc42 	bl	8001a2c <HAL_GetTick>
 80021a8:	4602      	mov	r2, r0
 80021aa:	693b      	ldr	r3, [r7, #16]
 80021ac:	1ad3      	subs	r3, r2, r3
 80021ae:	2b02      	cmp	r3, #2
 80021b0:	d901      	bls.n	80021b6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80021b2:	2303      	movs	r3, #3
 80021b4:	e167      	b.n	8002486 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80021b6:	4b0b      	ldr	r3, [pc, #44]	@ (80021e4 <HAL_RCC_OscConfig+0x240>)
 80021b8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80021ba:	f003 0302 	and.w	r3, r3, #2
 80021be:	2b00      	cmp	r3, #0
 80021c0:	d0f0      	beq.n	80021a4 <HAL_RCC_OscConfig+0x200>
 80021c2:	e01b      	b.n	80021fc <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80021c4:	4b09      	ldr	r3, [pc, #36]	@ (80021ec <HAL_RCC_OscConfig+0x248>)
 80021c6:	2200      	movs	r2, #0
 80021c8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80021ca:	f7ff fc2f 	bl	8001a2c <HAL_GetTick>
 80021ce:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80021d0:	e00e      	b.n	80021f0 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80021d2:	f7ff fc2b 	bl	8001a2c <HAL_GetTick>
 80021d6:	4602      	mov	r2, r0
 80021d8:	693b      	ldr	r3, [r7, #16]
 80021da:	1ad3      	subs	r3, r2, r3
 80021dc:	2b02      	cmp	r3, #2
 80021de:	d907      	bls.n	80021f0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80021e0:	2303      	movs	r3, #3
 80021e2:	e150      	b.n	8002486 <HAL_RCC_OscConfig+0x4e2>
 80021e4:	40023800 	.word	0x40023800
 80021e8:	42470000 	.word	0x42470000
 80021ec:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80021f0:	4b88      	ldr	r3, [pc, #544]	@ (8002414 <HAL_RCC_OscConfig+0x470>)
 80021f2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80021f4:	f003 0302 	and.w	r3, r3, #2
 80021f8:	2b00      	cmp	r3, #0
 80021fa:	d1ea      	bne.n	80021d2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	f003 0304 	and.w	r3, r3, #4
 8002204:	2b00      	cmp	r3, #0
 8002206:	f000 8097 	beq.w	8002338 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800220a:	2300      	movs	r3, #0
 800220c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800220e:	4b81      	ldr	r3, [pc, #516]	@ (8002414 <HAL_RCC_OscConfig+0x470>)
 8002210:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002212:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002216:	2b00      	cmp	r3, #0
 8002218:	d10f      	bne.n	800223a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800221a:	2300      	movs	r3, #0
 800221c:	60bb      	str	r3, [r7, #8]
 800221e:	4b7d      	ldr	r3, [pc, #500]	@ (8002414 <HAL_RCC_OscConfig+0x470>)
 8002220:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002222:	4a7c      	ldr	r2, [pc, #496]	@ (8002414 <HAL_RCC_OscConfig+0x470>)
 8002224:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002228:	6413      	str	r3, [r2, #64]	@ 0x40
 800222a:	4b7a      	ldr	r3, [pc, #488]	@ (8002414 <HAL_RCC_OscConfig+0x470>)
 800222c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800222e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002232:	60bb      	str	r3, [r7, #8]
 8002234:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002236:	2301      	movs	r3, #1
 8002238:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800223a:	4b77      	ldr	r3, [pc, #476]	@ (8002418 <HAL_RCC_OscConfig+0x474>)
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002242:	2b00      	cmp	r3, #0
 8002244:	d118      	bne.n	8002278 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002246:	4b74      	ldr	r3, [pc, #464]	@ (8002418 <HAL_RCC_OscConfig+0x474>)
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	4a73      	ldr	r2, [pc, #460]	@ (8002418 <HAL_RCC_OscConfig+0x474>)
 800224c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002250:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002252:	f7ff fbeb 	bl	8001a2c <HAL_GetTick>
 8002256:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002258:	e008      	b.n	800226c <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800225a:	f7ff fbe7 	bl	8001a2c <HAL_GetTick>
 800225e:	4602      	mov	r2, r0
 8002260:	693b      	ldr	r3, [r7, #16]
 8002262:	1ad3      	subs	r3, r2, r3
 8002264:	2b02      	cmp	r3, #2
 8002266:	d901      	bls.n	800226c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002268:	2303      	movs	r3, #3
 800226a:	e10c      	b.n	8002486 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800226c:	4b6a      	ldr	r3, [pc, #424]	@ (8002418 <HAL_RCC_OscConfig+0x474>)
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002274:	2b00      	cmp	r3, #0
 8002276:	d0f0      	beq.n	800225a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	689b      	ldr	r3, [r3, #8]
 800227c:	2b01      	cmp	r3, #1
 800227e:	d106      	bne.n	800228e <HAL_RCC_OscConfig+0x2ea>
 8002280:	4b64      	ldr	r3, [pc, #400]	@ (8002414 <HAL_RCC_OscConfig+0x470>)
 8002282:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002284:	4a63      	ldr	r2, [pc, #396]	@ (8002414 <HAL_RCC_OscConfig+0x470>)
 8002286:	f043 0301 	orr.w	r3, r3, #1
 800228a:	6713      	str	r3, [r2, #112]	@ 0x70
 800228c:	e01c      	b.n	80022c8 <HAL_RCC_OscConfig+0x324>
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	689b      	ldr	r3, [r3, #8]
 8002292:	2b05      	cmp	r3, #5
 8002294:	d10c      	bne.n	80022b0 <HAL_RCC_OscConfig+0x30c>
 8002296:	4b5f      	ldr	r3, [pc, #380]	@ (8002414 <HAL_RCC_OscConfig+0x470>)
 8002298:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800229a:	4a5e      	ldr	r2, [pc, #376]	@ (8002414 <HAL_RCC_OscConfig+0x470>)
 800229c:	f043 0304 	orr.w	r3, r3, #4
 80022a0:	6713      	str	r3, [r2, #112]	@ 0x70
 80022a2:	4b5c      	ldr	r3, [pc, #368]	@ (8002414 <HAL_RCC_OscConfig+0x470>)
 80022a4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80022a6:	4a5b      	ldr	r2, [pc, #364]	@ (8002414 <HAL_RCC_OscConfig+0x470>)
 80022a8:	f043 0301 	orr.w	r3, r3, #1
 80022ac:	6713      	str	r3, [r2, #112]	@ 0x70
 80022ae:	e00b      	b.n	80022c8 <HAL_RCC_OscConfig+0x324>
 80022b0:	4b58      	ldr	r3, [pc, #352]	@ (8002414 <HAL_RCC_OscConfig+0x470>)
 80022b2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80022b4:	4a57      	ldr	r2, [pc, #348]	@ (8002414 <HAL_RCC_OscConfig+0x470>)
 80022b6:	f023 0301 	bic.w	r3, r3, #1
 80022ba:	6713      	str	r3, [r2, #112]	@ 0x70
 80022bc:	4b55      	ldr	r3, [pc, #340]	@ (8002414 <HAL_RCC_OscConfig+0x470>)
 80022be:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80022c0:	4a54      	ldr	r2, [pc, #336]	@ (8002414 <HAL_RCC_OscConfig+0x470>)
 80022c2:	f023 0304 	bic.w	r3, r3, #4
 80022c6:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	689b      	ldr	r3, [r3, #8]
 80022cc:	2b00      	cmp	r3, #0
 80022ce:	d015      	beq.n	80022fc <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80022d0:	f7ff fbac 	bl	8001a2c <HAL_GetTick>
 80022d4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80022d6:	e00a      	b.n	80022ee <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80022d8:	f7ff fba8 	bl	8001a2c <HAL_GetTick>
 80022dc:	4602      	mov	r2, r0
 80022de:	693b      	ldr	r3, [r7, #16]
 80022e0:	1ad3      	subs	r3, r2, r3
 80022e2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80022e6:	4293      	cmp	r3, r2
 80022e8:	d901      	bls.n	80022ee <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80022ea:	2303      	movs	r3, #3
 80022ec:	e0cb      	b.n	8002486 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80022ee:	4b49      	ldr	r3, [pc, #292]	@ (8002414 <HAL_RCC_OscConfig+0x470>)
 80022f0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80022f2:	f003 0302 	and.w	r3, r3, #2
 80022f6:	2b00      	cmp	r3, #0
 80022f8:	d0ee      	beq.n	80022d8 <HAL_RCC_OscConfig+0x334>
 80022fa:	e014      	b.n	8002326 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80022fc:	f7ff fb96 	bl	8001a2c <HAL_GetTick>
 8002300:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002302:	e00a      	b.n	800231a <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002304:	f7ff fb92 	bl	8001a2c <HAL_GetTick>
 8002308:	4602      	mov	r2, r0
 800230a:	693b      	ldr	r3, [r7, #16]
 800230c:	1ad3      	subs	r3, r2, r3
 800230e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002312:	4293      	cmp	r3, r2
 8002314:	d901      	bls.n	800231a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8002316:	2303      	movs	r3, #3
 8002318:	e0b5      	b.n	8002486 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800231a:	4b3e      	ldr	r3, [pc, #248]	@ (8002414 <HAL_RCC_OscConfig+0x470>)
 800231c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800231e:	f003 0302 	and.w	r3, r3, #2
 8002322:	2b00      	cmp	r3, #0
 8002324:	d1ee      	bne.n	8002304 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002326:	7dfb      	ldrb	r3, [r7, #23]
 8002328:	2b01      	cmp	r3, #1
 800232a:	d105      	bne.n	8002338 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800232c:	4b39      	ldr	r3, [pc, #228]	@ (8002414 <HAL_RCC_OscConfig+0x470>)
 800232e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002330:	4a38      	ldr	r2, [pc, #224]	@ (8002414 <HAL_RCC_OscConfig+0x470>)
 8002332:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002336:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	699b      	ldr	r3, [r3, #24]
 800233c:	2b00      	cmp	r3, #0
 800233e:	f000 80a1 	beq.w	8002484 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002342:	4b34      	ldr	r3, [pc, #208]	@ (8002414 <HAL_RCC_OscConfig+0x470>)
 8002344:	689b      	ldr	r3, [r3, #8]
 8002346:	f003 030c 	and.w	r3, r3, #12
 800234a:	2b08      	cmp	r3, #8
 800234c:	d05c      	beq.n	8002408 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	699b      	ldr	r3, [r3, #24]
 8002352:	2b02      	cmp	r3, #2
 8002354:	d141      	bne.n	80023da <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002356:	4b31      	ldr	r3, [pc, #196]	@ (800241c <HAL_RCC_OscConfig+0x478>)
 8002358:	2200      	movs	r2, #0
 800235a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800235c:	f7ff fb66 	bl	8001a2c <HAL_GetTick>
 8002360:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002362:	e008      	b.n	8002376 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002364:	f7ff fb62 	bl	8001a2c <HAL_GetTick>
 8002368:	4602      	mov	r2, r0
 800236a:	693b      	ldr	r3, [r7, #16]
 800236c:	1ad3      	subs	r3, r2, r3
 800236e:	2b02      	cmp	r3, #2
 8002370:	d901      	bls.n	8002376 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8002372:	2303      	movs	r3, #3
 8002374:	e087      	b.n	8002486 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002376:	4b27      	ldr	r3, [pc, #156]	@ (8002414 <HAL_RCC_OscConfig+0x470>)
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800237e:	2b00      	cmp	r3, #0
 8002380:	d1f0      	bne.n	8002364 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	69da      	ldr	r2, [r3, #28]
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	6a1b      	ldr	r3, [r3, #32]
 800238a:	431a      	orrs	r2, r3
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002390:	019b      	lsls	r3, r3, #6
 8002392:	431a      	orrs	r2, r3
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002398:	085b      	lsrs	r3, r3, #1
 800239a:	3b01      	subs	r3, #1
 800239c:	041b      	lsls	r3, r3, #16
 800239e:	431a      	orrs	r2, r3
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80023a4:	061b      	lsls	r3, r3, #24
 80023a6:	491b      	ldr	r1, [pc, #108]	@ (8002414 <HAL_RCC_OscConfig+0x470>)
 80023a8:	4313      	orrs	r3, r2
 80023aa:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80023ac:	4b1b      	ldr	r3, [pc, #108]	@ (800241c <HAL_RCC_OscConfig+0x478>)
 80023ae:	2201      	movs	r2, #1
 80023b0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80023b2:	f7ff fb3b 	bl	8001a2c <HAL_GetTick>
 80023b6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80023b8:	e008      	b.n	80023cc <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80023ba:	f7ff fb37 	bl	8001a2c <HAL_GetTick>
 80023be:	4602      	mov	r2, r0
 80023c0:	693b      	ldr	r3, [r7, #16]
 80023c2:	1ad3      	subs	r3, r2, r3
 80023c4:	2b02      	cmp	r3, #2
 80023c6:	d901      	bls.n	80023cc <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80023c8:	2303      	movs	r3, #3
 80023ca:	e05c      	b.n	8002486 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80023cc:	4b11      	ldr	r3, [pc, #68]	@ (8002414 <HAL_RCC_OscConfig+0x470>)
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80023d4:	2b00      	cmp	r3, #0
 80023d6:	d0f0      	beq.n	80023ba <HAL_RCC_OscConfig+0x416>
 80023d8:	e054      	b.n	8002484 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80023da:	4b10      	ldr	r3, [pc, #64]	@ (800241c <HAL_RCC_OscConfig+0x478>)
 80023dc:	2200      	movs	r2, #0
 80023de:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80023e0:	f7ff fb24 	bl	8001a2c <HAL_GetTick>
 80023e4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80023e6:	e008      	b.n	80023fa <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80023e8:	f7ff fb20 	bl	8001a2c <HAL_GetTick>
 80023ec:	4602      	mov	r2, r0
 80023ee:	693b      	ldr	r3, [r7, #16]
 80023f0:	1ad3      	subs	r3, r2, r3
 80023f2:	2b02      	cmp	r3, #2
 80023f4:	d901      	bls.n	80023fa <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80023f6:	2303      	movs	r3, #3
 80023f8:	e045      	b.n	8002486 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80023fa:	4b06      	ldr	r3, [pc, #24]	@ (8002414 <HAL_RCC_OscConfig+0x470>)
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002402:	2b00      	cmp	r3, #0
 8002404:	d1f0      	bne.n	80023e8 <HAL_RCC_OscConfig+0x444>
 8002406:	e03d      	b.n	8002484 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	699b      	ldr	r3, [r3, #24]
 800240c:	2b01      	cmp	r3, #1
 800240e:	d107      	bne.n	8002420 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8002410:	2301      	movs	r3, #1
 8002412:	e038      	b.n	8002486 <HAL_RCC_OscConfig+0x4e2>
 8002414:	40023800 	.word	0x40023800
 8002418:	40007000 	.word	0x40007000
 800241c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002420:	4b1b      	ldr	r3, [pc, #108]	@ (8002490 <HAL_RCC_OscConfig+0x4ec>)
 8002422:	685b      	ldr	r3, [r3, #4]
 8002424:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	699b      	ldr	r3, [r3, #24]
 800242a:	2b01      	cmp	r3, #1
 800242c:	d028      	beq.n	8002480 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800242e:	68fb      	ldr	r3, [r7, #12]
 8002430:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002438:	429a      	cmp	r2, r3
 800243a:	d121      	bne.n	8002480 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800243c:	68fb      	ldr	r3, [r7, #12]
 800243e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002446:	429a      	cmp	r2, r3
 8002448:	d11a      	bne.n	8002480 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800244a:	68fa      	ldr	r2, [r7, #12]
 800244c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002450:	4013      	ands	r3, r2
 8002452:	687a      	ldr	r2, [r7, #4]
 8002454:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002456:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002458:	4293      	cmp	r3, r2
 800245a:	d111      	bne.n	8002480 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800245c:	68fb      	ldr	r3, [r7, #12]
 800245e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002466:	085b      	lsrs	r3, r3, #1
 8002468:	3b01      	subs	r3, #1
 800246a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800246c:	429a      	cmp	r2, r3
 800246e:	d107      	bne.n	8002480 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002470:	68fb      	ldr	r3, [r7, #12]
 8002472:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800247a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800247c:	429a      	cmp	r2, r3
 800247e:	d001      	beq.n	8002484 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8002480:	2301      	movs	r3, #1
 8002482:	e000      	b.n	8002486 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8002484:	2300      	movs	r3, #0
}
 8002486:	4618      	mov	r0, r3
 8002488:	3718      	adds	r7, #24
 800248a:	46bd      	mov	sp, r7
 800248c:	bd80      	pop	{r7, pc}
 800248e:	bf00      	nop
 8002490:	40023800 	.word	0x40023800

08002494 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002494:	b580      	push	{r7, lr}
 8002496:	b084      	sub	sp, #16
 8002498:	af00      	add	r7, sp, #0
 800249a:	6078      	str	r0, [r7, #4]
 800249c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	2b00      	cmp	r3, #0
 80024a2:	d101      	bne.n	80024a8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80024a4:	2301      	movs	r3, #1
 80024a6:	e0cc      	b.n	8002642 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80024a8:	4b68      	ldr	r3, [pc, #416]	@ (800264c <HAL_RCC_ClockConfig+0x1b8>)
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	f003 0307 	and.w	r3, r3, #7
 80024b0:	683a      	ldr	r2, [r7, #0]
 80024b2:	429a      	cmp	r2, r3
 80024b4:	d90c      	bls.n	80024d0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80024b6:	4b65      	ldr	r3, [pc, #404]	@ (800264c <HAL_RCC_ClockConfig+0x1b8>)
 80024b8:	683a      	ldr	r2, [r7, #0]
 80024ba:	b2d2      	uxtb	r2, r2
 80024bc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80024be:	4b63      	ldr	r3, [pc, #396]	@ (800264c <HAL_RCC_ClockConfig+0x1b8>)
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	f003 0307 	and.w	r3, r3, #7
 80024c6:	683a      	ldr	r2, [r7, #0]
 80024c8:	429a      	cmp	r2, r3
 80024ca:	d001      	beq.n	80024d0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80024cc:	2301      	movs	r3, #1
 80024ce:	e0b8      	b.n	8002642 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	f003 0302 	and.w	r3, r3, #2
 80024d8:	2b00      	cmp	r3, #0
 80024da:	d020      	beq.n	800251e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	f003 0304 	and.w	r3, r3, #4
 80024e4:	2b00      	cmp	r3, #0
 80024e6:	d005      	beq.n	80024f4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80024e8:	4b59      	ldr	r3, [pc, #356]	@ (8002650 <HAL_RCC_ClockConfig+0x1bc>)
 80024ea:	689b      	ldr	r3, [r3, #8]
 80024ec:	4a58      	ldr	r2, [pc, #352]	@ (8002650 <HAL_RCC_ClockConfig+0x1bc>)
 80024ee:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80024f2:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	f003 0308 	and.w	r3, r3, #8
 80024fc:	2b00      	cmp	r3, #0
 80024fe:	d005      	beq.n	800250c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002500:	4b53      	ldr	r3, [pc, #332]	@ (8002650 <HAL_RCC_ClockConfig+0x1bc>)
 8002502:	689b      	ldr	r3, [r3, #8]
 8002504:	4a52      	ldr	r2, [pc, #328]	@ (8002650 <HAL_RCC_ClockConfig+0x1bc>)
 8002506:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800250a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800250c:	4b50      	ldr	r3, [pc, #320]	@ (8002650 <HAL_RCC_ClockConfig+0x1bc>)
 800250e:	689b      	ldr	r3, [r3, #8]
 8002510:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	689b      	ldr	r3, [r3, #8]
 8002518:	494d      	ldr	r1, [pc, #308]	@ (8002650 <HAL_RCC_ClockConfig+0x1bc>)
 800251a:	4313      	orrs	r3, r2
 800251c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	f003 0301 	and.w	r3, r3, #1
 8002526:	2b00      	cmp	r3, #0
 8002528:	d044      	beq.n	80025b4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	685b      	ldr	r3, [r3, #4]
 800252e:	2b01      	cmp	r3, #1
 8002530:	d107      	bne.n	8002542 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002532:	4b47      	ldr	r3, [pc, #284]	@ (8002650 <HAL_RCC_ClockConfig+0x1bc>)
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800253a:	2b00      	cmp	r3, #0
 800253c:	d119      	bne.n	8002572 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800253e:	2301      	movs	r3, #1
 8002540:	e07f      	b.n	8002642 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	685b      	ldr	r3, [r3, #4]
 8002546:	2b02      	cmp	r3, #2
 8002548:	d003      	beq.n	8002552 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800254e:	2b03      	cmp	r3, #3
 8002550:	d107      	bne.n	8002562 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002552:	4b3f      	ldr	r3, [pc, #252]	@ (8002650 <HAL_RCC_ClockConfig+0x1bc>)
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800255a:	2b00      	cmp	r3, #0
 800255c:	d109      	bne.n	8002572 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800255e:	2301      	movs	r3, #1
 8002560:	e06f      	b.n	8002642 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002562:	4b3b      	ldr	r3, [pc, #236]	@ (8002650 <HAL_RCC_ClockConfig+0x1bc>)
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	f003 0302 	and.w	r3, r3, #2
 800256a:	2b00      	cmp	r3, #0
 800256c:	d101      	bne.n	8002572 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800256e:	2301      	movs	r3, #1
 8002570:	e067      	b.n	8002642 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002572:	4b37      	ldr	r3, [pc, #220]	@ (8002650 <HAL_RCC_ClockConfig+0x1bc>)
 8002574:	689b      	ldr	r3, [r3, #8]
 8002576:	f023 0203 	bic.w	r2, r3, #3
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	685b      	ldr	r3, [r3, #4]
 800257e:	4934      	ldr	r1, [pc, #208]	@ (8002650 <HAL_RCC_ClockConfig+0x1bc>)
 8002580:	4313      	orrs	r3, r2
 8002582:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002584:	f7ff fa52 	bl	8001a2c <HAL_GetTick>
 8002588:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800258a:	e00a      	b.n	80025a2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800258c:	f7ff fa4e 	bl	8001a2c <HAL_GetTick>
 8002590:	4602      	mov	r2, r0
 8002592:	68fb      	ldr	r3, [r7, #12]
 8002594:	1ad3      	subs	r3, r2, r3
 8002596:	f241 3288 	movw	r2, #5000	@ 0x1388
 800259a:	4293      	cmp	r3, r2
 800259c:	d901      	bls.n	80025a2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800259e:	2303      	movs	r3, #3
 80025a0:	e04f      	b.n	8002642 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80025a2:	4b2b      	ldr	r3, [pc, #172]	@ (8002650 <HAL_RCC_ClockConfig+0x1bc>)
 80025a4:	689b      	ldr	r3, [r3, #8]
 80025a6:	f003 020c 	and.w	r2, r3, #12
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	685b      	ldr	r3, [r3, #4]
 80025ae:	009b      	lsls	r3, r3, #2
 80025b0:	429a      	cmp	r2, r3
 80025b2:	d1eb      	bne.n	800258c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80025b4:	4b25      	ldr	r3, [pc, #148]	@ (800264c <HAL_RCC_ClockConfig+0x1b8>)
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	f003 0307 	and.w	r3, r3, #7
 80025bc:	683a      	ldr	r2, [r7, #0]
 80025be:	429a      	cmp	r2, r3
 80025c0:	d20c      	bcs.n	80025dc <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80025c2:	4b22      	ldr	r3, [pc, #136]	@ (800264c <HAL_RCC_ClockConfig+0x1b8>)
 80025c4:	683a      	ldr	r2, [r7, #0]
 80025c6:	b2d2      	uxtb	r2, r2
 80025c8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80025ca:	4b20      	ldr	r3, [pc, #128]	@ (800264c <HAL_RCC_ClockConfig+0x1b8>)
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	f003 0307 	and.w	r3, r3, #7
 80025d2:	683a      	ldr	r2, [r7, #0]
 80025d4:	429a      	cmp	r2, r3
 80025d6:	d001      	beq.n	80025dc <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80025d8:	2301      	movs	r3, #1
 80025da:	e032      	b.n	8002642 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	f003 0304 	and.w	r3, r3, #4
 80025e4:	2b00      	cmp	r3, #0
 80025e6:	d008      	beq.n	80025fa <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80025e8:	4b19      	ldr	r3, [pc, #100]	@ (8002650 <HAL_RCC_ClockConfig+0x1bc>)
 80025ea:	689b      	ldr	r3, [r3, #8]
 80025ec:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	68db      	ldr	r3, [r3, #12]
 80025f4:	4916      	ldr	r1, [pc, #88]	@ (8002650 <HAL_RCC_ClockConfig+0x1bc>)
 80025f6:	4313      	orrs	r3, r2
 80025f8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	f003 0308 	and.w	r3, r3, #8
 8002602:	2b00      	cmp	r3, #0
 8002604:	d009      	beq.n	800261a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002606:	4b12      	ldr	r3, [pc, #72]	@ (8002650 <HAL_RCC_ClockConfig+0x1bc>)
 8002608:	689b      	ldr	r3, [r3, #8]
 800260a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	691b      	ldr	r3, [r3, #16]
 8002612:	00db      	lsls	r3, r3, #3
 8002614:	490e      	ldr	r1, [pc, #56]	@ (8002650 <HAL_RCC_ClockConfig+0x1bc>)
 8002616:	4313      	orrs	r3, r2
 8002618:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800261a:	f000 f821 	bl	8002660 <HAL_RCC_GetSysClockFreq>
 800261e:	4602      	mov	r2, r0
 8002620:	4b0b      	ldr	r3, [pc, #44]	@ (8002650 <HAL_RCC_ClockConfig+0x1bc>)
 8002622:	689b      	ldr	r3, [r3, #8]
 8002624:	091b      	lsrs	r3, r3, #4
 8002626:	f003 030f 	and.w	r3, r3, #15
 800262a:	490a      	ldr	r1, [pc, #40]	@ (8002654 <HAL_RCC_ClockConfig+0x1c0>)
 800262c:	5ccb      	ldrb	r3, [r1, r3]
 800262e:	fa22 f303 	lsr.w	r3, r2, r3
 8002632:	4a09      	ldr	r2, [pc, #36]	@ (8002658 <HAL_RCC_ClockConfig+0x1c4>)
 8002634:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8002636:	4b09      	ldr	r3, [pc, #36]	@ (800265c <HAL_RCC_ClockConfig+0x1c8>)
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	4618      	mov	r0, r3
 800263c:	f7ff f9b2 	bl	80019a4 <HAL_InitTick>

  return HAL_OK;
 8002640:	2300      	movs	r3, #0
}
 8002642:	4618      	mov	r0, r3
 8002644:	3710      	adds	r7, #16
 8002646:	46bd      	mov	sp, r7
 8002648:	bd80      	pop	{r7, pc}
 800264a:	bf00      	nop
 800264c:	40023c00 	.word	0x40023c00
 8002650:	40023800 	.word	0x40023800
 8002654:	08006cf8 	.word	0x08006cf8
 8002658:	20000004 	.word	0x20000004
 800265c:	20000008 	.word	0x20000008

08002660 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002660:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002664:	b094      	sub	sp, #80	@ 0x50
 8002666:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8002668:	2300      	movs	r3, #0
 800266a:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 800266c:	2300      	movs	r3, #0
 800266e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8002670:	2300      	movs	r3, #0
 8002672:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8002674:	2300      	movs	r3, #0
 8002676:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002678:	4b79      	ldr	r3, [pc, #484]	@ (8002860 <HAL_RCC_GetSysClockFreq+0x200>)
 800267a:	689b      	ldr	r3, [r3, #8]
 800267c:	f003 030c 	and.w	r3, r3, #12
 8002680:	2b08      	cmp	r3, #8
 8002682:	d00d      	beq.n	80026a0 <HAL_RCC_GetSysClockFreq+0x40>
 8002684:	2b08      	cmp	r3, #8
 8002686:	f200 80e1 	bhi.w	800284c <HAL_RCC_GetSysClockFreq+0x1ec>
 800268a:	2b00      	cmp	r3, #0
 800268c:	d002      	beq.n	8002694 <HAL_RCC_GetSysClockFreq+0x34>
 800268e:	2b04      	cmp	r3, #4
 8002690:	d003      	beq.n	800269a <HAL_RCC_GetSysClockFreq+0x3a>
 8002692:	e0db      	b.n	800284c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002694:	4b73      	ldr	r3, [pc, #460]	@ (8002864 <HAL_RCC_GetSysClockFreq+0x204>)
 8002696:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002698:	e0db      	b.n	8002852 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800269a:	4b73      	ldr	r3, [pc, #460]	@ (8002868 <HAL_RCC_GetSysClockFreq+0x208>)
 800269c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800269e:	e0d8      	b.n	8002852 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80026a0:	4b6f      	ldr	r3, [pc, #444]	@ (8002860 <HAL_RCC_GetSysClockFreq+0x200>)
 80026a2:	685b      	ldr	r3, [r3, #4]
 80026a4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80026a8:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80026aa:	4b6d      	ldr	r3, [pc, #436]	@ (8002860 <HAL_RCC_GetSysClockFreq+0x200>)
 80026ac:	685b      	ldr	r3, [r3, #4]
 80026ae:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80026b2:	2b00      	cmp	r3, #0
 80026b4:	d063      	beq.n	800277e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80026b6:	4b6a      	ldr	r3, [pc, #424]	@ (8002860 <HAL_RCC_GetSysClockFreq+0x200>)
 80026b8:	685b      	ldr	r3, [r3, #4]
 80026ba:	099b      	lsrs	r3, r3, #6
 80026bc:	2200      	movs	r2, #0
 80026be:	63bb      	str	r3, [r7, #56]	@ 0x38
 80026c0:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80026c2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80026c4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80026c8:	633b      	str	r3, [r7, #48]	@ 0x30
 80026ca:	2300      	movs	r3, #0
 80026cc:	637b      	str	r3, [r7, #52]	@ 0x34
 80026ce:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80026d2:	4622      	mov	r2, r4
 80026d4:	462b      	mov	r3, r5
 80026d6:	f04f 0000 	mov.w	r0, #0
 80026da:	f04f 0100 	mov.w	r1, #0
 80026de:	0159      	lsls	r1, r3, #5
 80026e0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80026e4:	0150      	lsls	r0, r2, #5
 80026e6:	4602      	mov	r2, r0
 80026e8:	460b      	mov	r3, r1
 80026ea:	4621      	mov	r1, r4
 80026ec:	1a51      	subs	r1, r2, r1
 80026ee:	6139      	str	r1, [r7, #16]
 80026f0:	4629      	mov	r1, r5
 80026f2:	eb63 0301 	sbc.w	r3, r3, r1
 80026f6:	617b      	str	r3, [r7, #20]
 80026f8:	f04f 0200 	mov.w	r2, #0
 80026fc:	f04f 0300 	mov.w	r3, #0
 8002700:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002704:	4659      	mov	r1, fp
 8002706:	018b      	lsls	r3, r1, #6
 8002708:	4651      	mov	r1, sl
 800270a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800270e:	4651      	mov	r1, sl
 8002710:	018a      	lsls	r2, r1, #6
 8002712:	4651      	mov	r1, sl
 8002714:	ebb2 0801 	subs.w	r8, r2, r1
 8002718:	4659      	mov	r1, fp
 800271a:	eb63 0901 	sbc.w	r9, r3, r1
 800271e:	f04f 0200 	mov.w	r2, #0
 8002722:	f04f 0300 	mov.w	r3, #0
 8002726:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800272a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800272e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002732:	4690      	mov	r8, r2
 8002734:	4699      	mov	r9, r3
 8002736:	4623      	mov	r3, r4
 8002738:	eb18 0303 	adds.w	r3, r8, r3
 800273c:	60bb      	str	r3, [r7, #8]
 800273e:	462b      	mov	r3, r5
 8002740:	eb49 0303 	adc.w	r3, r9, r3
 8002744:	60fb      	str	r3, [r7, #12]
 8002746:	f04f 0200 	mov.w	r2, #0
 800274a:	f04f 0300 	mov.w	r3, #0
 800274e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8002752:	4629      	mov	r1, r5
 8002754:	024b      	lsls	r3, r1, #9
 8002756:	4621      	mov	r1, r4
 8002758:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800275c:	4621      	mov	r1, r4
 800275e:	024a      	lsls	r2, r1, #9
 8002760:	4610      	mov	r0, r2
 8002762:	4619      	mov	r1, r3
 8002764:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002766:	2200      	movs	r2, #0
 8002768:	62bb      	str	r3, [r7, #40]	@ 0x28
 800276a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800276c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8002770:	f7fe fa22 	bl	8000bb8 <__aeabi_uldivmod>
 8002774:	4602      	mov	r2, r0
 8002776:	460b      	mov	r3, r1
 8002778:	4613      	mov	r3, r2
 800277a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800277c:	e058      	b.n	8002830 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800277e:	4b38      	ldr	r3, [pc, #224]	@ (8002860 <HAL_RCC_GetSysClockFreq+0x200>)
 8002780:	685b      	ldr	r3, [r3, #4]
 8002782:	099b      	lsrs	r3, r3, #6
 8002784:	2200      	movs	r2, #0
 8002786:	4618      	mov	r0, r3
 8002788:	4611      	mov	r1, r2
 800278a:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800278e:	623b      	str	r3, [r7, #32]
 8002790:	2300      	movs	r3, #0
 8002792:	627b      	str	r3, [r7, #36]	@ 0x24
 8002794:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8002798:	4642      	mov	r2, r8
 800279a:	464b      	mov	r3, r9
 800279c:	f04f 0000 	mov.w	r0, #0
 80027a0:	f04f 0100 	mov.w	r1, #0
 80027a4:	0159      	lsls	r1, r3, #5
 80027a6:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80027aa:	0150      	lsls	r0, r2, #5
 80027ac:	4602      	mov	r2, r0
 80027ae:	460b      	mov	r3, r1
 80027b0:	4641      	mov	r1, r8
 80027b2:	ebb2 0a01 	subs.w	sl, r2, r1
 80027b6:	4649      	mov	r1, r9
 80027b8:	eb63 0b01 	sbc.w	fp, r3, r1
 80027bc:	f04f 0200 	mov.w	r2, #0
 80027c0:	f04f 0300 	mov.w	r3, #0
 80027c4:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80027c8:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80027cc:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80027d0:	ebb2 040a 	subs.w	r4, r2, sl
 80027d4:	eb63 050b 	sbc.w	r5, r3, fp
 80027d8:	f04f 0200 	mov.w	r2, #0
 80027dc:	f04f 0300 	mov.w	r3, #0
 80027e0:	00eb      	lsls	r3, r5, #3
 80027e2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80027e6:	00e2      	lsls	r2, r4, #3
 80027e8:	4614      	mov	r4, r2
 80027ea:	461d      	mov	r5, r3
 80027ec:	4643      	mov	r3, r8
 80027ee:	18e3      	adds	r3, r4, r3
 80027f0:	603b      	str	r3, [r7, #0]
 80027f2:	464b      	mov	r3, r9
 80027f4:	eb45 0303 	adc.w	r3, r5, r3
 80027f8:	607b      	str	r3, [r7, #4]
 80027fa:	f04f 0200 	mov.w	r2, #0
 80027fe:	f04f 0300 	mov.w	r3, #0
 8002802:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002806:	4629      	mov	r1, r5
 8002808:	028b      	lsls	r3, r1, #10
 800280a:	4621      	mov	r1, r4
 800280c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002810:	4621      	mov	r1, r4
 8002812:	028a      	lsls	r2, r1, #10
 8002814:	4610      	mov	r0, r2
 8002816:	4619      	mov	r1, r3
 8002818:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800281a:	2200      	movs	r2, #0
 800281c:	61bb      	str	r3, [r7, #24]
 800281e:	61fa      	str	r2, [r7, #28]
 8002820:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002824:	f7fe f9c8 	bl	8000bb8 <__aeabi_uldivmod>
 8002828:	4602      	mov	r2, r0
 800282a:	460b      	mov	r3, r1
 800282c:	4613      	mov	r3, r2
 800282e:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8002830:	4b0b      	ldr	r3, [pc, #44]	@ (8002860 <HAL_RCC_GetSysClockFreq+0x200>)
 8002832:	685b      	ldr	r3, [r3, #4]
 8002834:	0c1b      	lsrs	r3, r3, #16
 8002836:	f003 0303 	and.w	r3, r3, #3
 800283a:	3301      	adds	r3, #1
 800283c:	005b      	lsls	r3, r3, #1
 800283e:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8002840:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002842:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002844:	fbb2 f3f3 	udiv	r3, r2, r3
 8002848:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800284a:	e002      	b.n	8002852 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800284c:	4b05      	ldr	r3, [pc, #20]	@ (8002864 <HAL_RCC_GetSysClockFreq+0x204>)
 800284e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002850:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002852:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8002854:	4618      	mov	r0, r3
 8002856:	3750      	adds	r7, #80	@ 0x50
 8002858:	46bd      	mov	sp, r7
 800285a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800285e:	bf00      	nop
 8002860:	40023800 	.word	0x40023800
 8002864:	00f42400 	.word	0x00f42400
 8002868:	007a1200 	.word	0x007a1200

0800286c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800286c:	b480      	push	{r7}
 800286e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002870:	4b03      	ldr	r3, [pc, #12]	@ (8002880 <HAL_RCC_GetHCLKFreq+0x14>)
 8002872:	681b      	ldr	r3, [r3, #0]
}
 8002874:	4618      	mov	r0, r3
 8002876:	46bd      	mov	sp, r7
 8002878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800287c:	4770      	bx	lr
 800287e:	bf00      	nop
 8002880:	20000004 	.word	0x20000004

08002884 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002884:	b580      	push	{r7, lr}
 8002886:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002888:	f7ff fff0 	bl	800286c <HAL_RCC_GetHCLKFreq>
 800288c:	4602      	mov	r2, r0
 800288e:	4b05      	ldr	r3, [pc, #20]	@ (80028a4 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002890:	689b      	ldr	r3, [r3, #8]
 8002892:	0a9b      	lsrs	r3, r3, #10
 8002894:	f003 0307 	and.w	r3, r3, #7
 8002898:	4903      	ldr	r1, [pc, #12]	@ (80028a8 <HAL_RCC_GetPCLK1Freq+0x24>)
 800289a:	5ccb      	ldrb	r3, [r1, r3]
 800289c:	fa22 f303 	lsr.w	r3, r2, r3
}
 80028a0:	4618      	mov	r0, r3
 80028a2:	bd80      	pop	{r7, pc}
 80028a4:	40023800 	.word	0x40023800
 80028a8:	08006d08 	.word	0x08006d08

080028ac <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80028ac:	b580      	push	{r7, lr}
 80028ae:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80028b0:	f7ff ffdc 	bl	800286c <HAL_RCC_GetHCLKFreq>
 80028b4:	4602      	mov	r2, r0
 80028b6:	4b05      	ldr	r3, [pc, #20]	@ (80028cc <HAL_RCC_GetPCLK2Freq+0x20>)
 80028b8:	689b      	ldr	r3, [r3, #8]
 80028ba:	0b5b      	lsrs	r3, r3, #13
 80028bc:	f003 0307 	and.w	r3, r3, #7
 80028c0:	4903      	ldr	r1, [pc, #12]	@ (80028d0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80028c2:	5ccb      	ldrb	r3, [r1, r3]
 80028c4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80028c8:	4618      	mov	r0, r3
 80028ca:	bd80      	pop	{r7, pc}
 80028cc:	40023800 	.word	0x40023800
 80028d0:	08006d08 	.word	0x08006d08

080028d4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80028d4:	b580      	push	{r7, lr}
 80028d6:	b082      	sub	sp, #8
 80028d8:	af00      	add	r7, sp, #0
 80028da:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	2b00      	cmp	r3, #0
 80028e0:	d101      	bne.n	80028e6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80028e2:	2301      	movs	r3, #1
 80028e4:	e041      	b.n	800296a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80028ec:	b2db      	uxtb	r3, r3
 80028ee:	2b00      	cmp	r3, #0
 80028f0:	d106      	bne.n	8002900 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	2200      	movs	r2, #0
 80028f6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80028fa:	6878      	ldr	r0, [r7, #4]
 80028fc:	f7fe fe0c 	bl	8001518 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	2202      	movs	r2, #2
 8002904:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	681a      	ldr	r2, [r3, #0]
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	3304      	adds	r3, #4
 8002910:	4619      	mov	r1, r3
 8002912:	4610      	mov	r0, r2
 8002914:	f000 fe2c 	bl	8003570 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	2201      	movs	r2, #1
 800291c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	2201      	movs	r2, #1
 8002924:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	2201      	movs	r2, #1
 800292c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	2201      	movs	r2, #1
 8002934:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	2201      	movs	r2, #1
 800293c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	2201      	movs	r2, #1
 8002944:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	2201      	movs	r2, #1
 800294c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	2201      	movs	r2, #1
 8002954:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	2201      	movs	r2, #1
 800295c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	2201      	movs	r2, #1
 8002964:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002968:	2300      	movs	r3, #0
}
 800296a:	4618      	mov	r0, r3
 800296c:	3708      	adds	r7, #8
 800296e:	46bd      	mov	sp, r7
 8002970:	bd80      	pop	{r7, pc}

08002972 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8002972:	b580      	push	{r7, lr}
 8002974:	b082      	sub	sp, #8
 8002976:	af00      	add	r7, sp, #0
 8002978:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	2b00      	cmp	r3, #0
 800297e:	d101      	bne.n	8002984 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8002980:	2301      	movs	r3, #1
 8002982:	e041      	b.n	8002a08 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800298a:	b2db      	uxtb	r3, r3
 800298c:	2b00      	cmp	r3, #0
 800298e:	d106      	bne.n	800299e <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	2200      	movs	r2, #0
 8002994:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8002998:	6878      	ldr	r0, [r7, #4]
 800299a:	f000 f839 	bl	8002a10 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	2202      	movs	r2, #2
 80029a2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	681a      	ldr	r2, [r3, #0]
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	3304      	adds	r3, #4
 80029ae:	4619      	mov	r1, r3
 80029b0:	4610      	mov	r0, r2
 80029b2:	f000 fddd 	bl	8003570 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	2201      	movs	r2, #1
 80029ba:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	2201      	movs	r2, #1
 80029c2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	2201      	movs	r2, #1
 80029ca:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	2201      	movs	r2, #1
 80029d2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	2201      	movs	r2, #1
 80029da:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	2201      	movs	r2, #1
 80029e2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	2201      	movs	r2, #1
 80029ea:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	2201      	movs	r2, #1
 80029f2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	2201      	movs	r2, #1
 80029fa:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	2201      	movs	r2, #1
 8002a02:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002a06:	2300      	movs	r3, #0
}
 8002a08:	4618      	mov	r0, r3
 8002a0a:	3708      	adds	r7, #8
 8002a0c:	46bd      	mov	sp, r7
 8002a0e:	bd80      	pop	{r7, pc}

08002a10 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8002a10:	b480      	push	{r7}
 8002a12:	b083      	sub	sp, #12
 8002a14:	af00      	add	r7, sp, #0
 8002a16:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8002a18:	bf00      	nop
 8002a1a:	370c      	adds	r7, #12
 8002a1c:	46bd      	mov	sp, r7
 8002a1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a22:	4770      	bx	lr

08002a24 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002a24:	b580      	push	{r7, lr}
 8002a26:	b084      	sub	sp, #16
 8002a28:	af00      	add	r7, sp, #0
 8002a2a:	6078      	str	r0, [r7, #4]
 8002a2c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8002a2e:	683b      	ldr	r3, [r7, #0]
 8002a30:	2b00      	cmp	r3, #0
 8002a32:	d109      	bne.n	8002a48 <HAL_TIM_PWM_Start+0x24>
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8002a3a:	b2db      	uxtb	r3, r3
 8002a3c:	2b01      	cmp	r3, #1
 8002a3e:	bf14      	ite	ne
 8002a40:	2301      	movne	r3, #1
 8002a42:	2300      	moveq	r3, #0
 8002a44:	b2db      	uxtb	r3, r3
 8002a46:	e022      	b.n	8002a8e <HAL_TIM_PWM_Start+0x6a>
 8002a48:	683b      	ldr	r3, [r7, #0]
 8002a4a:	2b04      	cmp	r3, #4
 8002a4c:	d109      	bne.n	8002a62 <HAL_TIM_PWM_Start+0x3e>
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8002a54:	b2db      	uxtb	r3, r3
 8002a56:	2b01      	cmp	r3, #1
 8002a58:	bf14      	ite	ne
 8002a5a:	2301      	movne	r3, #1
 8002a5c:	2300      	moveq	r3, #0
 8002a5e:	b2db      	uxtb	r3, r3
 8002a60:	e015      	b.n	8002a8e <HAL_TIM_PWM_Start+0x6a>
 8002a62:	683b      	ldr	r3, [r7, #0]
 8002a64:	2b08      	cmp	r3, #8
 8002a66:	d109      	bne.n	8002a7c <HAL_TIM_PWM_Start+0x58>
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002a6e:	b2db      	uxtb	r3, r3
 8002a70:	2b01      	cmp	r3, #1
 8002a72:	bf14      	ite	ne
 8002a74:	2301      	movne	r3, #1
 8002a76:	2300      	moveq	r3, #0
 8002a78:	b2db      	uxtb	r3, r3
 8002a7a:	e008      	b.n	8002a8e <HAL_TIM_PWM_Start+0x6a>
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002a82:	b2db      	uxtb	r3, r3
 8002a84:	2b01      	cmp	r3, #1
 8002a86:	bf14      	ite	ne
 8002a88:	2301      	movne	r3, #1
 8002a8a:	2300      	moveq	r3, #0
 8002a8c:	b2db      	uxtb	r3, r3
 8002a8e:	2b00      	cmp	r3, #0
 8002a90:	d001      	beq.n	8002a96 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8002a92:	2301      	movs	r3, #1
 8002a94:	e068      	b.n	8002b68 <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8002a96:	683b      	ldr	r3, [r7, #0]
 8002a98:	2b00      	cmp	r3, #0
 8002a9a:	d104      	bne.n	8002aa6 <HAL_TIM_PWM_Start+0x82>
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	2202      	movs	r2, #2
 8002aa0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002aa4:	e013      	b.n	8002ace <HAL_TIM_PWM_Start+0xaa>
 8002aa6:	683b      	ldr	r3, [r7, #0]
 8002aa8:	2b04      	cmp	r3, #4
 8002aaa:	d104      	bne.n	8002ab6 <HAL_TIM_PWM_Start+0x92>
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	2202      	movs	r2, #2
 8002ab0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002ab4:	e00b      	b.n	8002ace <HAL_TIM_PWM_Start+0xaa>
 8002ab6:	683b      	ldr	r3, [r7, #0]
 8002ab8:	2b08      	cmp	r3, #8
 8002aba:	d104      	bne.n	8002ac6 <HAL_TIM_PWM_Start+0xa2>
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	2202      	movs	r2, #2
 8002ac0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002ac4:	e003      	b.n	8002ace <HAL_TIM_PWM_Start+0xaa>
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	2202      	movs	r2, #2
 8002aca:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	2201      	movs	r2, #1
 8002ad4:	6839      	ldr	r1, [r7, #0]
 8002ad6:	4618      	mov	r0, r3
 8002ad8:	f001 f914 	bl	8003d04 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	4a23      	ldr	r2, [pc, #140]	@ (8002b70 <HAL_TIM_PWM_Start+0x14c>)
 8002ae2:	4293      	cmp	r3, r2
 8002ae4:	d107      	bne.n	8002af6 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002af4:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	4a1d      	ldr	r2, [pc, #116]	@ (8002b70 <HAL_TIM_PWM_Start+0x14c>)
 8002afc:	4293      	cmp	r3, r2
 8002afe:	d018      	beq.n	8002b32 <HAL_TIM_PWM_Start+0x10e>
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002b08:	d013      	beq.n	8002b32 <HAL_TIM_PWM_Start+0x10e>
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	4a19      	ldr	r2, [pc, #100]	@ (8002b74 <HAL_TIM_PWM_Start+0x150>)
 8002b10:	4293      	cmp	r3, r2
 8002b12:	d00e      	beq.n	8002b32 <HAL_TIM_PWM_Start+0x10e>
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	4a17      	ldr	r2, [pc, #92]	@ (8002b78 <HAL_TIM_PWM_Start+0x154>)
 8002b1a:	4293      	cmp	r3, r2
 8002b1c:	d009      	beq.n	8002b32 <HAL_TIM_PWM_Start+0x10e>
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	4a16      	ldr	r2, [pc, #88]	@ (8002b7c <HAL_TIM_PWM_Start+0x158>)
 8002b24:	4293      	cmp	r3, r2
 8002b26:	d004      	beq.n	8002b32 <HAL_TIM_PWM_Start+0x10e>
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	4a14      	ldr	r2, [pc, #80]	@ (8002b80 <HAL_TIM_PWM_Start+0x15c>)
 8002b2e:	4293      	cmp	r3, r2
 8002b30:	d111      	bne.n	8002b56 <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	689b      	ldr	r3, [r3, #8]
 8002b38:	f003 0307 	and.w	r3, r3, #7
 8002b3c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002b3e:	68fb      	ldr	r3, [r7, #12]
 8002b40:	2b06      	cmp	r3, #6
 8002b42:	d010      	beq.n	8002b66 <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	681a      	ldr	r2, [r3, #0]
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	f042 0201 	orr.w	r2, r2, #1
 8002b52:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002b54:	e007      	b.n	8002b66 <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	681a      	ldr	r2, [r3, #0]
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	f042 0201 	orr.w	r2, r2, #1
 8002b64:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002b66:	2300      	movs	r3, #0
}
 8002b68:	4618      	mov	r0, r3
 8002b6a:	3710      	adds	r7, #16
 8002b6c:	46bd      	mov	sp, r7
 8002b6e:	bd80      	pop	{r7, pc}
 8002b70:	40010000 	.word	0x40010000
 8002b74:	40000400 	.word	0x40000400
 8002b78:	40000800 	.word	0x40000800
 8002b7c:	40000c00 	.word	0x40000c00
 8002b80:	40014000 	.word	0x40014000

08002b84 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8002b84:	b580      	push	{r7, lr}
 8002b86:	b082      	sub	sp, #8
 8002b88:	af00      	add	r7, sp, #0
 8002b8a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	2b00      	cmp	r3, #0
 8002b90:	d101      	bne.n	8002b96 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8002b92:	2301      	movs	r3, #1
 8002b94:	e041      	b.n	8002c1a <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002b9c:	b2db      	uxtb	r3, r3
 8002b9e:	2b00      	cmp	r3, #0
 8002ba0:	d106      	bne.n	8002bb0 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	2200      	movs	r2, #0
 8002ba6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8002baa:	6878      	ldr	r0, [r7, #4]
 8002bac:	f000 f839 	bl	8002c22 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	2202      	movs	r2, #2
 8002bb4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	681a      	ldr	r2, [r3, #0]
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	3304      	adds	r3, #4
 8002bc0:	4619      	mov	r1, r3
 8002bc2:	4610      	mov	r0, r2
 8002bc4:	f000 fcd4 	bl	8003570 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	2201      	movs	r2, #1
 8002bcc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	2201      	movs	r2, #1
 8002bd4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	2201      	movs	r2, #1
 8002bdc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	2201      	movs	r2, #1
 8002be4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	2201      	movs	r2, #1
 8002bec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	2201      	movs	r2, #1
 8002bf4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	2201      	movs	r2, #1
 8002bfc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	2201      	movs	r2, #1
 8002c04:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	2201      	movs	r2, #1
 8002c0c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	2201      	movs	r2, #1
 8002c14:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002c18:	2300      	movs	r3, #0
}
 8002c1a:	4618      	mov	r0, r3
 8002c1c:	3708      	adds	r7, #8
 8002c1e:	46bd      	mov	sp, r7
 8002c20:	bd80      	pop	{r7, pc}

08002c22 <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 8002c22:	b480      	push	{r7}
 8002c24:	b083      	sub	sp, #12
 8002c26:	af00      	add	r7, sp, #0
 8002c28:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 8002c2a:	bf00      	nop
 8002c2c:	370c      	adds	r7, #12
 8002c2e:	46bd      	mov	sp, r7
 8002c30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c34:	4770      	bx	lr
	...

08002c38 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002c38:	b580      	push	{r7, lr}
 8002c3a:	b084      	sub	sp, #16
 8002c3c:	af00      	add	r7, sp, #0
 8002c3e:	6078      	str	r0, [r7, #4]
 8002c40:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002c42:	2300      	movs	r3, #0
 8002c44:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8002c46:	683b      	ldr	r3, [r7, #0]
 8002c48:	2b00      	cmp	r3, #0
 8002c4a:	d104      	bne.n	8002c56 <HAL_TIM_IC_Start_IT+0x1e>
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8002c52:	b2db      	uxtb	r3, r3
 8002c54:	e013      	b.n	8002c7e <HAL_TIM_IC_Start_IT+0x46>
 8002c56:	683b      	ldr	r3, [r7, #0]
 8002c58:	2b04      	cmp	r3, #4
 8002c5a:	d104      	bne.n	8002c66 <HAL_TIM_IC_Start_IT+0x2e>
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8002c62:	b2db      	uxtb	r3, r3
 8002c64:	e00b      	b.n	8002c7e <HAL_TIM_IC_Start_IT+0x46>
 8002c66:	683b      	ldr	r3, [r7, #0]
 8002c68:	2b08      	cmp	r3, #8
 8002c6a:	d104      	bne.n	8002c76 <HAL_TIM_IC_Start_IT+0x3e>
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002c72:	b2db      	uxtb	r3, r3
 8002c74:	e003      	b.n	8002c7e <HAL_TIM_IC_Start_IT+0x46>
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002c7c:	b2db      	uxtb	r3, r3
 8002c7e:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8002c80:	683b      	ldr	r3, [r7, #0]
 8002c82:	2b00      	cmp	r3, #0
 8002c84:	d104      	bne.n	8002c90 <HAL_TIM_IC_Start_IT+0x58>
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8002c8c:	b2db      	uxtb	r3, r3
 8002c8e:	e013      	b.n	8002cb8 <HAL_TIM_IC_Start_IT+0x80>
 8002c90:	683b      	ldr	r3, [r7, #0]
 8002c92:	2b04      	cmp	r3, #4
 8002c94:	d104      	bne.n	8002ca0 <HAL_TIM_IC_Start_IT+0x68>
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8002c9c:	b2db      	uxtb	r3, r3
 8002c9e:	e00b      	b.n	8002cb8 <HAL_TIM_IC_Start_IT+0x80>
 8002ca0:	683b      	ldr	r3, [r7, #0]
 8002ca2:	2b08      	cmp	r3, #8
 8002ca4:	d104      	bne.n	8002cb0 <HAL_TIM_IC_Start_IT+0x78>
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8002cac:	b2db      	uxtb	r3, r3
 8002cae:	e003      	b.n	8002cb8 <HAL_TIM_IC_Start_IT+0x80>
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8002cb6:	b2db      	uxtb	r3, r3
 8002cb8:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8002cba:	7bbb      	ldrb	r3, [r7, #14]
 8002cbc:	2b01      	cmp	r3, #1
 8002cbe:	d102      	bne.n	8002cc6 <HAL_TIM_IC_Start_IT+0x8e>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8002cc0:	7b7b      	ldrb	r3, [r7, #13]
 8002cc2:	2b01      	cmp	r3, #1
 8002cc4:	d001      	beq.n	8002cca <HAL_TIM_IC_Start_IT+0x92>
  {
    return HAL_ERROR;
 8002cc6:	2301      	movs	r3, #1
 8002cc8:	e0c2      	b.n	8002e50 <HAL_TIM_IC_Start_IT+0x218>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8002cca:	683b      	ldr	r3, [r7, #0]
 8002ccc:	2b00      	cmp	r3, #0
 8002cce:	d104      	bne.n	8002cda <HAL_TIM_IC_Start_IT+0xa2>
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	2202      	movs	r2, #2
 8002cd4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002cd8:	e013      	b.n	8002d02 <HAL_TIM_IC_Start_IT+0xca>
 8002cda:	683b      	ldr	r3, [r7, #0]
 8002cdc:	2b04      	cmp	r3, #4
 8002cde:	d104      	bne.n	8002cea <HAL_TIM_IC_Start_IT+0xb2>
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	2202      	movs	r2, #2
 8002ce4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002ce8:	e00b      	b.n	8002d02 <HAL_TIM_IC_Start_IT+0xca>
 8002cea:	683b      	ldr	r3, [r7, #0]
 8002cec:	2b08      	cmp	r3, #8
 8002cee:	d104      	bne.n	8002cfa <HAL_TIM_IC_Start_IT+0xc2>
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	2202      	movs	r2, #2
 8002cf4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002cf8:	e003      	b.n	8002d02 <HAL_TIM_IC_Start_IT+0xca>
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	2202      	movs	r2, #2
 8002cfe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8002d02:	683b      	ldr	r3, [r7, #0]
 8002d04:	2b00      	cmp	r3, #0
 8002d06:	d104      	bne.n	8002d12 <HAL_TIM_IC_Start_IT+0xda>
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	2202      	movs	r2, #2
 8002d0c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002d10:	e013      	b.n	8002d3a <HAL_TIM_IC_Start_IT+0x102>
 8002d12:	683b      	ldr	r3, [r7, #0]
 8002d14:	2b04      	cmp	r3, #4
 8002d16:	d104      	bne.n	8002d22 <HAL_TIM_IC_Start_IT+0xea>
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	2202      	movs	r2, #2
 8002d1c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8002d20:	e00b      	b.n	8002d3a <HAL_TIM_IC_Start_IT+0x102>
 8002d22:	683b      	ldr	r3, [r7, #0]
 8002d24:	2b08      	cmp	r3, #8
 8002d26:	d104      	bne.n	8002d32 <HAL_TIM_IC_Start_IT+0xfa>
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	2202      	movs	r2, #2
 8002d2c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002d30:	e003      	b.n	8002d3a <HAL_TIM_IC_Start_IT+0x102>
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	2202      	movs	r2, #2
 8002d36:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  switch (Channel)
 8002d3a:	683b      	ldr	r3, [r7, #0]
 8002d3c:	2b0c      	cmp	r3, #12
 8002d3e:	d841      	bhi.n	8002dc4 <HAL_TIM_IC_Start_IT+0x18c>
 8002d40:	a201      	add	r2, pc, #4	@ (adr r2, 8002d48 <HAL_TIM_IC_Start_IT+0x110>)
 8002d42:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002d46:	bf00      	nop
 8002d48:	08002d7d 	.word	0x08002d7d
 8002d4c:	08002dc5 	.word	0x08002dc5
 8002d50:	08002dc5 	.word	0x08002dc5
 8002d54:	08002dc5 	.word	0x08002dc5
 8002d58:	08002d8f 	.word	0x08002d8f
 8002d5c:	08002dc5 	.word	0x08002dc5
 8002d60:	08002dc5 	.word	0x08002dc5
 8002d64:	08002dc5 	.word	0x08002dc5
 8002d68:	08002da1 	.word	0x08002da1
 8002d6c:	08002dc5 	.word	0x08002dc5
 8002d70:	08002dc5 	.word	0x08002dc5
 8002d74:	08002dc5 	.word	0x08002dc5
 8002d78:	08002db3 	.word	0x08002db3
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	68da      	ldr	r2, [r3, #12]
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	f042 0202 	orr.w	r2, r2, #2
 8002d8a:	60da      	str	r2, [r3, #12]
      break;
 8002d8c:	e01d      	b.n	8002dca <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	68da      	ldr	r2, [r3, #12]
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	f042 0204 	orr.w	r2, r2, #4
 8002d9c:	60da      	str	r2, [r3, #12]
      break;
 8002d9e:	e014      	b.n	8002dca <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	68da      	ldr	r2, [r3, #12]
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	f042 0208 	orr.w	r2, r2, #8
 8002dae:	60da      	str	r2, [r3, #12]
      break;
 8002db0:	e00b      	b.n	8002dca <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	68da      	ldr	r2, [r3, #12]
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	f042 0210 	orr.w	r2, r2, #16
 8002dc0:	60da      	str	r2, [r3, #12]
      break;
 8002dc2:	e002      	b.n	8002dca <HAL_TIM_IC_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 8002dc4:	2301      	movs	r3, #1
 8002dc6:	73fb      	strb	r3, [r7, #15]
      break;
 8002dc8:	bf00      	nop
  }

  if (status == HAL_OK)
 8002dca:	7bfb      	ldrb	r3, [r7, #15]
 8002dcc:	2b00      	cmp	r3, #0
 8002dce:	d13e      	bne.n	8002e4e <HAL_TIM_IC_Start_IT+0x216>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	2201      	movs	r2, #1
 8002dd6:	6839      	ldr	r1, [r7, #0]
 8002dd8:	4618      	mov	r0, r3
 8002dda:	f000 ff93 	bl	8003d04 <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	4a1d      	ldr	r2, [pc, #116]	@ (8002e58 <HAL_TIM_IC_Start_IT+0x220>)
 8002de4:	4293      	cmp	r3, r2
 8002de6:	d018      	beq.n	8002e1a <HAL_TIM_IC_Start_IT+0x1e2>
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002df0:	d013      	beq.n	8002e1a <HAL_TIM_IC_Start_IT+0x1e2>
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	4a19      	ldr	r2, [pc, #100]	@ (8002e5c <HAL_TIM_IC_Start_IT+0x224>)
 8002df8:	4293      	cmp	r3, r2
 8002dfa:	d00e      	beq.n	8002e1a <HAL_TIM_IC_Start_IT+0x1e2>
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	4a17      	ldr	r2, [pc, #92]	@ (8002e60 <HAL_TIM_IC_Start_IT+0x228>)
 8002e02:	4293      	cmp	r3, r2
 8002e04:	d009      	beq.n	8002e1a <HAL_TIM_IC_Start_IT+0x1e2>
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	4a16      	ldr	r2, [pc, #88]	@ (8002e64 <HAL_TIM_IC_Start_IT+0x22c>)
 8002e0c:	4293      	cmp	r3, r2
 8002e0e:	d004      	beq.n	8002e1a <HAL_TIM_IC_Start_IT+0x1e2>
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	4a14      	ldr	r2, [pc, #80]	@ (8002e68 <HAL_TIM_IC_Start_IT+0x230>)
 8002e16:	4293      	cmp	r3, r2
 8002e18:	d111      	bne.n	8002e3e <HAL_TIM_IC_Start_IT+0x206>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	689b      	ldr	r3, [r3, #8]
 8002e20:	f003 0307 	and.w	r3, r3, #7
 8002e24:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002e26:	68bb      	ldr	r3, [r7, #8]
 8002e28:	2b06      	cmp	r3, #6
 8002e2a:	d010      	beq.n	8002e4e <HAL_TIM_IC_Start_IT+0x216>
      {
        __HAL_TIM_ENABLE(htim);
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	681a      	ldr	r2, [r3, #0]
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	f042 0201 	orr.w	r2, r2, #1
 8002e3a:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002e3c:	e007      	b.n	8002e4e <HAL_TIM_IC_Start_IT+0x216>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	681a      	ldr	r2, [r3, #0]
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	f042 0201 	orr.w	r2, r2, #1
 8002e4c:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 8002e4e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002e50:	4618      	mov	r0, r3
 8002e52:	3710      	adds	r7, #16
 8002e54:	46bd      	mov	sp, r7
 8002e56:	bd80      	pop	{r7, pc}
 8002e58:	40010000 	.word	0x40010000
 8002e5c:	40000400 	.word	0x40000400
 8002e60:	40000800 	.word	0x40000800
 8002e64:	40000c00 	.word	0x40000c00
 8002e68:	40014000 	.word	0x40014000

08002e6c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002e6c:	b580      	push	{r7, lr}
 8002e6e:	b084      	sub	sp, #16
 8002e70:	af00      	add	r7, sp, #0
 8002e72:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	68db      	ldr	r3, [r3, #12]
 8002e7a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	691b      	ldr	r3, [r3, #16]
 8002e82:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8002e84:	68bb      	ldr	r3, [r7, #8]
 8002e86:	f003 0302 	and.w	r3, r3, #2
 8002e8a:	2b00      	cmp	r3, #0
 8002e8c:	d020      	beq.n	8002ed0 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8002e8e:	68fb      	ldr	r3, [r7, #12]
 8002e90:	f003 0302 	and.w	r3, r3, #2
 8002e94:	2b00      	cmp	r3, #0
 8002e96:	d01b      	beq.n	8002ed0 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	f06f 0202 	mvn.w	r2, #2
 8002ea0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	2201      	movs	r2, #1
 8002ea6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	699b      	ldr	r3, [r3, #24]
 8002eae:	f003 0303 	and.w	r3, r3, #3
 8002eb2:	2b00      	cmp	r3, #0
 8002eb4:	d003      	beq.n	8002ebe <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002eb6:	6878      	ldr	r0, [r7, #4]
 8002eb8:	f7fe f836 	bl	8000f28 <HAL_TIM_IC_CaptureCallback>
 8002ebc:	e005      	b.n	8002eca <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002ebe:	6878      	ldr	r0, [r7, #4]
 8002ec0:	f000 fb38 	bl	8003534 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002ec4:	6878      	ldr	r0, [r7, #4]
 8002ec6:	f000 fb3f 	bl	8003548 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	2200      	movs	r2, #0
 8002ece:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8002ed0:	68bb      	ldr	r3, [r7, #8]
 8002ed2:	f003 0304 	and.w	r3, r3, #4
 8002ed6:	2b00      	cmp	r3, #0
 8002ed8:	d020      	beq.n	8002f1c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8002eda:	68fb      	ldr	r3, [r7, #12]
 8002edc:	f003 0304 	and.w	r3, r3, #4
 8002ee0:	2b00      	cmp	r3, #0
 8002ee2:	d01b      	beq.n	8002f1c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	f06f 0204 	mvn.w	r2, #4
 8002eec:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	2202      	movs	r2, #2
 8002ef2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	699b      	ldr	r3, [r3, #24]
 8002efa:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002efe:	2b00      	cmp	r3, #0
 8002f00:	d003      	beq.n	8002f0a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002f02:	6878      	ldr	r0, [r7, #4]
 8002f04:	f7fe f810 	bl	8000f28 <HAL_TIM_IC_CaptureCallback>
 8002f08:	e005      	b.n	8002f16 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002f0a:	6878      	ldr	r0, [r7, #4]
 8002f0c:	f000 fb12 	bl	8003534 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002f10:	6878      	ldr	r0, [r7, #4]
 8002f12:	f000 fb19 	bl	8003548 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	2200      	movs	r2, #0
 8002f1a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8002f1c:	68bb      	ldr	r3, [r7, #8]
 8002f1e:	f003 0308 	and.w	r3, r3, #8
 8002f22:	2b00      	cmp	r3, #0
 8002f24:	d020      	beq.n	8002f68 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8002f26:	68fb      	ldr	r3, [r7, #12]
 8002f28:	f003 0308 	and.w	r3, r3, #8
 8002f2c:	2b00      	cmp	r3, #0
 8002f2e:	d01b      	beq.n	8002f68 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	f06f 0208 	mvn.w	r2, #8
 8002f38:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	2204      	movs	r2, #4
 8002f3e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	69db      	ldr	r3, [r3, #28]
 8002f46:	f003 0303 	and.w	r3, r3, #3
 8002f4a:	2b00      	cmp	r3, #0
 8002f4c:	d003      	beq.n	8002f56 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002f4e:	6878      	ldr	r0, [r7, #4]
 8002f50:	f7fd ffea 	bl	8000f28 <HAL_TIM_IC_CaptureCallback>
 8002f54:	e005      	b.n	8002f62 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002f56:	6878      	ldr	r0, [r7, #4]
 8002f58:	f000 faec 	bl	8003534 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002f5c:	6878      	ldr	r0, [r7, #4]
 8002f5e:	f000 faf3 	bl	8003548 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	2200      	movs	r2, #0
 8002f66:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8002f68:	68bb      	ldr	r3, [r7, #8]
 8002f6a:	f003 0310 	and.w	r3, r3, #16
 8002f6e:	2b00      	cmp	r3, #0
 8002f70:	d020      	beq.n	8002fb4 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8002f72:	68fb      	ldr	r3, [r7, #12]
 8002f74:	f003 0310 	and.w	r3, r3, #16
 8002f78:	2b00      	cmp	r3, #0
 8002f7a:	d01b      	beq.n	8002fb4 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	f06f 0210 	mvn.w	r2, #16
 8002f84:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	2208      	movs	r2, #8
 8002f8a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	69db      	ldr	r3, [r3, #28]
 8002f92:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002f96:	2b00      	cmp	r3, #0
 8002f98:	d003      	beq.n	8002fa2 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002f9a:	6878      	ldr	r0, [r7, #4]
 8002f9c:	f7fd ffc4 	bl	8000f28 <HAL_TIM_IC_CaptureCallback>
 8002fa0:	e005      	b.n	8002fae <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002fa2:	6878      	ldr	r0, [r7, #4]
 8002fa4:	f000 fac6 	bl	8003534 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002fa8:	6878      	ldr	r0, [r7, #4]
 8002faa:	f000 facd 	bl	8003548 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	2200      	movs	r2, #0
 8002fb2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8002fb4:	68bb      	ldr	r3, [r7, #8]
 8002fb6:	f003 0301 	and.w	r3, r3, #1
 8002fba:	2b00      	cmp	r3, #0
 8002fbc:	d00c      	beq.n	8002fd8 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8002fbe:	68fb      	ldr	r3, [r7, #12]
 8002fc0:	f003 0301 	and.w	r3, r3, #1
 8002fc4:	2b00      	cmp	r3, #0
 8002fc6:	d007      	beq.n	8002fd8 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	f06f 0201 	mvn.w	r2, #1
 8002fd0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002fd2:	6878      	ldr	r0, [r7, #4]
 8002fd4:	f000 faa4 	bl	8003520 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8002fd8:	68bb      	ldr	r3, [r7, #8]
 8002fda:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002fde:	2b00      	cmp	r3, #0
 8002fe0:	d00c      	beq.n	8002ffc <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8002fe2:	68fb      	ldr	r3, [r7, #12]
 8002fe4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002fe8:	2b00      	cmp	r3, #0
 8002fea:	d007      	beq.n	8002ffc <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8002ff4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002ff6:	6878      	ldr	r0, [r7, #4]
 8002ff8:	f000 ff22 	bl	8003e40 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8002ffc:	68bb      	ldr	r3, [r7, #8]
 8002ffe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003002:	2b00      	cmp	r3, #0
 8003004:	d00c      	beq.n	8003020 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8003006:	68fb      	ldr	r3, [r7, #12]
 8003008:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800300c:	2b00      	cmp	r3, #0
 800300e:	d007      	beq.n	8003020 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8003018:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800301a:	6878      	ldr	r0, [r7, #4]
 800301c:	f000 fa9e 	bl	800355c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8003020:	68bb      	ldr	r3, [r7, #8]
 8003022:	f003 0320 	and.w	r3, r3, #32
 8003026:	2b00      	cmp	r3, #0
 8003028:	d00c      	beq.n	8003044 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800302a:	68fb      	ldr	r3, [r7, #12]
 800302c:	f003 0320 	and.w	r3, r3, #32
 8003030:	2b00      	cmp	r3, #0
 8003032:	d007      	beq.n	8003044 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	f06f 0220 	mvn.w	r2, #32
 800303c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800303e:	6878      	ldr	r0, [r7, #4]
 8003040:	f000 fef4 	bl	8003e2c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003044:	bf00      	nop
 8003046:	3710      	adds	r7, #16
 8003048:	46bd      	mov	sp, r7
 800304a:	bd80      	pop	{r7, pc}

0800304c <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 800304c:	b580      	push	{r7, lr}
 800304e:	b086      	sub	sp, #24
 8003050:	af00      	add	r7, sp, #0
 8003052:	60f8      	str	r0, [r7, #12]
 8003054:	60b9      	str	r1, [r7, #8]
 8003056:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003058:	2300      	movs	r3, #0
 800305a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 800305c:	68fb      	ldr	r3, [r7, #12]
 800305e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003062:	2b01      	cmp	r3, #1
 8003064:	d101      	bne.n	800306a <HAL_TIM_IC_ConfigChannel+0x1e>
 8003066:	2302      	movs	r3, #2
 8003068:	e088      	b.n	800317c <HAL_TIM_IC_ConfigChannel+0x130>
 800306a:	68fb      	ldr	r3, [r7, #12]
 800306c:	2201      	movs	r2, #1
 800306e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	2b00      	cmp	r3, #0
 8003076:	d11b      	bne.n	80030b0 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8003078:	68fb      	ldr	r3, [r7, #12]
 800307a:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800307c:	68bb      	ldr	r3, [r7, #8]
 800307e:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8003080:	68bb      	ldr	r3, [r7, #8]
 8003082:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8003084:	68bb      	ldr	r3, [r7, #8]
 8003086:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 8003088:	f000 fc84 	bl	8003994 <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 800308c:	68fb      	ldr	r3, [r7, #12]
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	699a      	ldr	r2, [r3, #24]
 8003092:	68fb      	ldr	r3, [r7, #12]
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	f022 020c 	bic.w	r2, r2, #12
 800309a:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 800309c:	68fb      	ldr	r3, [r7, #12]
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	6999      	ldr	r1, [r3, #24]
 80030a2:	68bb      	ldr	r3, [r7, #8]
 80030a4:	689a      	ldr	r2, [r3, #8]
 80030a6:	68fb      	ldr	r3, [r7, #12]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	430a      	orrs	r2, r1
 80030ac:	619a      	str	r2, [r3, #24]
 80030ae:	e060      	b.n	8003172 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	2b04      	cmp	r3, #4
 80030b4:	d11c      	bne.n	80030f0 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 80030b6:	68fb      	ldr	r3, [r7, #12]
 80030b8:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 80030ba:	68bb      	ldr	r3, [r7, #8]
 80030bc:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 80030be:	68bb      	ldr	r3, [r7, #8]
 80030c0:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 80030c2:	68bb      	ldr	r3, [r7, #8]
 80030c4:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 80030c6:	f000 fcfc 	bl	8003ac2 <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 80030ca:	68fb      	ldr	r3, [r7, #12]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	699a      	ldr	r2, [r3, #24]
 80030d0:	68fb      	ldr	r3, [r7, #12]
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 80030d8:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 80030da:	68fb      	ldr	r3, [r7, #12]
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	6999      	ldr	r1, [r3, #24]
 80030e0:	68bb      	ldr	r3, [r7, #8]
 80030e2:	689b      	ldr	r3, [r3, #8]
 80030e4:	021a      	lsls	r2, r3, #8
 80030e6:	68fb      	ldr	r3, [r7, #12]
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	430a      	orrs	r2, r1
 80030ec:	619a      	str	r2, [r3, #24]
 80030ee:	e040      	b.n	8003172 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	2b08      	cmp	r3, #8
 80030f4:	d11b      	bne.n	800312e <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 80030f6:	68fb      	ldr	r3, [r7, #12]
 80030f8:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 80030fa:	68bb      	ldr	r3, [r7, #8]
 80030fc:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 80030fe:	68bb      	ldr	r3, [r7, #8]
 8003100:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8003102:	68bb      	ldr	r3, [r7, #8]
 8003104:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 8003106:	f000 fd49 	bl	8003b9c <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 800310a:	68fb      	ldr	r3, [r7, #12]
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	69da      	ldr	r2, [r3, #28]
 8003110:	68fb      	ldr	r3, [r7, #12]
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	f022 020c 	bic.w	r2, r2, #12
 8003118:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 800311a:	68fb      	ldr	r3, [r7, #12]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	69d9      	ldr	r1, [r3, #28]
 8003120:	68bb      	ldr	r3, [r7, #8]
 8003122:	689a      	ldr	r2, [r3, #8]
 8003124:	68fb      	ldr	r3, [r7, #12]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	430a      	orrs	r2, r1
 800312a:	61da      	str	r2, [r3, #28]
 800312c:	e021      	b.n	8003172 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	2b0c      	cmp	r3, #12
 8003132:	d11c      	bne.n	800316e <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8003134:	68fb      	ldr	r3, [r7, #12]
 8003136:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8003138:	68bb      	ldr	r3, [r7, #8]
 800313a:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800313c:	68bb      	ldr	r3, [r7, #8]
 800313e:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8003140:	68bb      	ldr	r3, [r7, #8]
 8003142:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 8003144:	f000 fd66 	bl	8003c14 <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8003148:	68fb      	ldr	r3, [r7, #12]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	69da      	ldr	r2, [r3, #28]
 800314e:	68fb      	ldr	r3, [r7, #12]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8003156:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8003158:	68fb      	ldr	r3, [r7, #12]
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	69d9      	ldr	r1, [r3, #28]
 800315e:	68bb      	ldr	r3, [r7, #8]
 8003160:	689b      	ldr	r3, [r3, #8]
 8003162:	021a      	lsls	r2, r3, #8
 8003164:	68fb      	ldr	r3, [r7, #12]
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	430a      	orrs	r2, r1
 800316a:	61da      	str	r2, [r3, #28]
 800316c:	e001      	b.n	8003172 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 800316e:	2301      	movs	r3, #1
 8003170:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 8003172:	68fb      	ldr	r3, [r7, #12]
 8003174:	2200      	movs	r2, #0
 8003176:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800317a:	7dfb      	ldrb	r3, [r7, #23]
}
 800317c:	4618      	mov	r0, r3
 800317e:	3718      	adds	r7, #24
 8003180:	46bd      	mov	sp, r7
 8003182:	bd80      	pop	{r7, pc}

08003184 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003184:	b580      	push	{r7, lr}
 8003186:	b086      	sub	sp, #24
 8003188:	af00      	add	r7, sp, #0
 800318a:	60f8      	str	r0, [r7, #12]
 800318c:	60b9      	str	r1, [r7, #8]
 800318e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003190:	2300      	movs	r3, #0
 8003192:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003194:	68fb      	ldr	r3, [r7, #12]
 8003196:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800319a:	2b01      	cmp	r3, #1
 800319c:	d101      	bne.n	80031a2 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800319e:	2302      	movs	r3, #2
 80031a0:	e0ae      	b.n	8003300 <HAL_TIM_PWM_ConfigChannel+0x17c>
 80031a2:	68fb      	ldr	r3, [r7, #12]
 80031a4:	2201      	movs	r2, #1
 80031a6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	2b0c      	cmp	r3, #12
 80031ae:	f200 809f 	bhi.w	80032f0 <HAL_TIM_PWM_ConfigChannel+0x16c>
 80031b2:	a201      	add	r2, pc, #4	@ (adr r2, 80031b8 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80031b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80031b8:	080031ed 	.word	0x080031ed
 80031bc:	080032f1 	.word	0x080032f1
 80031c0:	080032f1 	.word	0x080032f1
 80031c4:	080032f1 	.word	0x080032f1
 80031c8:	0800322d 	.word	0x0800322d
 80031cc:	080032f1 	.word	0x080032f1
 80031d0:	080032f1 	.word	0x080032f1
 80031d4:	080032f1 	.word	0x080032f1
 80031d8:	0800326f 	.word	0x0800326f
 80031dc:	080032f1 	.word	0x080032f1
 80031e0:	080032f1 	.word	0x080032f1
 80031e4:	080032f1 	.word	0x080032f1
 80031e8:	080032af 	.word	0x080032af
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80031ec:	68fb      	ldr	r3, [r7, #12]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	68b9      	ldr	r1, [r7, #8]
 80031f2:	4618      	mov	r0, r3
 80031f4:	f000 fa42 	bl	800367c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80031f8:	68fb      	ldr	r3, [r7, #12]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	699a      	ldr	r2, [r3, #24]
 80031fe:	68fb      	ldr	r3, [r7, #12]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	f042 0208 	orr.w	r2, r2, #8
 8003206:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003208:	68fb      	ldr	r3, [r7, #12]
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	699a      	ldr	r2, [r3, #24]
 800320e:	68fb      	ldr	r3, [r7, #12]
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	f022 0204 	bic.w	r2, r2, #4
 8003216:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003218:	68fb      	ldr	r3, [r7, #12]
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	6999      	ldr	r1, [r3, #24]
 800321e:	68bb      	ldr	r3, [r7, #8]
 8003220:	691a      	ldr	r2, [r3, #16]
 8003222:	68fb      	ldr	r3, [r7, #12]
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	430a      	orrs	r2, r1
 8003228:	619a      	str	r2, [r3, #24]
      break;
 800322a:	e064      	b.n	80032f6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800322c:	68fb      	ldr	r3, [r7, #12]
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	68b9      	ldr	r1, [r7, #8]
 8003232:	4618      	mov	r0, r3
 8003234:	f000 fa88 	bl	8003748 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003238:	68fb      	ldr	r3, [r7, #12]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	699a      	ldr	r2, [r3, #24]
 800323e:	68fb      	ldr	r3, [r7, #12]
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003246:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003248:	68fb      	ldr	r3, [r7, #12]
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	699a      	ldr	r2, [r3, #24]
 800324e:	68fb      	ldr	r3, [r7, #12]
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003256:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003258:	68fb      	ldr	r3, [r7, #12]
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	6999      	ldr	r1, [r3, #24]
 800325e:	68bb      	ldr	r3, [r7, #8]
 8003260:	691b      	ldr	r3, [r3, #16]
 8003262:	021a      	lsls	r2, r3, #8
 8003264:	68fb      	ldr	r3, [r7, #12]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	430a      	orrs	r2, r1
 800326a:	619a      	str	r2, [r3, #24]
      break;
 800326c:	e043      	b.n	80032f6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800326e:	68fb      	ldr	r3, [r7, #12]
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	68b9      	ldr	r1, [r7, #8]
 8003274:	4618      	mov	r0, r3
 8003276:	f000 fad3 	bl	8003820 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800327a:	68fb      	ldr	r3, [r7, #12]
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	69da      	ldr	r2, [r3, #28]
 8003280:	68fb      	ldr	r3, [r7, #12]
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	f042 0208 	orr.w	r2, r2, #8
 8003288:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800328a:	68fb      	ldr	r3, [r7, #12]
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	69da      	ldr	r2, [r3, #28]
 8003290:	68fb      	ldr	r3, [r7, #12]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	f022 0204 	bic.w	r2, r2, #4
 8003298:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800329a:	68fb      	ldr	r3, [r7, #12]
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	69d9      	ldr	r1, [r3, #28]
 80032a0:	68bb      	ldr	r3, [r7, #8]
 80032a2:	691a      	ldr	r2, [r3, #16]
 80032a4:	68fb      	ldr	r3, [r7, #12]
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	430a      	orrs	r2, r1
 80032aa:	61da      	str	r2, [r3, #28]
      break;
 80032ac:	e023      	b.n	80032f6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80032ae:	68fb      	ldr	r3, [r7, #12]
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	68b9      	ldr	r1, [r7, #8]
 80032b4:	4618      	mov	r0, r3
 80032b6:	f000 fb1d 	bl	80038f4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80032ba:	68fb      	ldr	r3, [r7, #12]
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	69da      	ldr	r2, [r3, #28]
 80032c0:	68fb      	ldr	r3, [r7, #12]
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80032c8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80032ca:	68fb      	ldr	r3, [r7, #12]
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	69da      	ldr	r2, [r3, #28]
 80032d0:	68fb      	ldr	r3, [r7, #12]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80032d8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80032da:	68fb      	ldr	r3, [r7, #12]
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	69d9      	ldr	r1, [r3, #28]
 80032e0:	68bb      	ldr	r3, [r7, #8]
 80032e2:	691b      	ldr	r3, [r3, #16]
 80032e4:	021a      	lsls	r2, r3, #8
 80032e6:	68fb      	ldr	r3, [r7, #12]
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	430a      	orrs	r2, r1
 80032ec:	61da      	str	r2, [r3, #28]
      break;
 80032ee:	e002      	b.n	80032f6 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80032f0:	2301      	movs	r3, #1
 80032f2:	75fb      	strb	r3, [r7, #23]
      break;
 80032f4:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80032f6:	68fb      	ldr	r3, [r7, #12]
 80032f8:	2200      	movs	r2, #0
 80032fa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80032fe:	7dfb      	ldrb	r3, [r7, #23]
}
 8003300:	4618      	mov	r0, r3
 8003302:	3718      	adds	r7, #24
 8003304:	46bd      	mov	sp, r7
 8003306:	bd80      	pop	{r7, pc}

08003308 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003308:	b580      	push	{r7, lr}
 800330a:	b084      	sub	sp, #16
 800330c:	af00      	add	r7, sp, #0
 800330e:	6078      	str	r0, [r7, #4]
 8003310:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003312:	2300      	movs	r3, #0
 8003314:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800331c:	2b01      	cmp	r3, #1
 800331e:	d101      	bne.n	8003324 <HAL_TIM_ConfigClockSource+0x1c>
 8003320:	2302      	movs	r3, #2
 8003322:	e0b4      	b.n	800348e <HAL_TIM_ConfigClockSource+0x186>
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	2201      	movs	r2, #1
 8003328:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	2202      	movs	r2, #2
 8003330:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	689b      	ldr	r3, [r3, #8]
 800333a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800333c:	68bb      	ldr	r3, [r7, #8]
 800333e:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8003342:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003344:	68bb      	ldr	r3, [r7, #8]
 8003346:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800334a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	68ba      	ldr	r2, [r7, #8]
 8003352:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003354:	683b      	ldr	r3, [r7, #0]
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800335c:	d03e      	beq.n	80033dc <HAL_TIM_ConfigClockSource+0xd4>
 800335e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003362:	f200 8087 	bhi.w	8003474 <HAL_TIM_ConfigClockSource+0x16c>
 8003366:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800336a:	f000 8086 	beq.w	800347a <HAL_TIM_ConfigClockSource+0x172>
 800336e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003372:	d87f      	bhi.n	8003474 <HAL_TIM_ConfigClockSource+0x16c>
 8003374:	2b70      	cmp	r3, #112	@ 0x70
 8003376:	d01a      	beq.n	80033ae <HAL_TIM_ConfigClockSource+0xa6>
 8003378:	2b70      	cmp	r3, #112	@ 0x70
 800337a:	d87b      	bhi.n	8003474 <HAL_TIM_ConfigClockSource+0x16c>
 800337c:	2b60      	cmp	r3, #96	@ 0x60
 800337e:	d050      	beq.n	8003422 <HAL_TIM_ConfigClockSource+0x11a>
 8003380:	2b60      	cmp	r3, #96	@ 0x60
 8003382:	d877      	bhi.n	8003474 <HAL_TIM_ConfigClockSource+0x16c>
 8003384:	2b50      	cmp	r3, #80	@ 0x50
 8003386:	d03c      	beq.n	8003402 <HAL_TIM_ConfigClockSource+0xfa>
 8003388:	2b50      	cmp	r3, #80	@ 0x50
 800338a:	d873      	bhi.n	8003474 <HAL_TIM_ConfigClockSource+0x16c>
 800338c:	2b40      	cmp	r3, #64	@ 0x40
 800338e:	d058      	beq.n	8003442 <HAL_TIM_ConfigClockSource+0x13a>
 8003390:	2b40      	cmp	r3, #64	@ 0x40
 8003392:	d86f      	bhi.n	8003474 <HAL_TIM_ConfigClockSource+0x16c>
 8003394:	2b30      	cmp	r3, #48	@ 0x30
 8003396:	d064      	beq.n	8003462 <HAL_TIM_ConfigClockSource+0x15a>
 8003398:	2b30      	cmp	r3, #48	@ 0x30
 800339a:	d86b      	bhi.n	8003474 <HAL_TIM_ConfigClockSource+0x16c>
 800339c:	2b20      	cmp	r3, #32
 800339e:	d060      	beq.n	8003462 <HAL_TIM_ConfigClockSource+0x15a>
 80033a0:	2b20      	cmp	r3, #32
 80033a2:	d867      	bhi.n	8003474 <HAL_TIM_ConfigClockSource+0x16c>
 80033a4:	2b00      	cmp	r3, #0
 80033a6:	d05c      	beq.n	8003462 <HAL_TIM_ConfigClockSource+0x15a>
 80033a8:	2b10      	cmp	r3, #16
 80033aa:	d05a      	beq.n	8003462 <HAL_TIM_ConfigClockSource+0x15a>
 80033ac:	e062      	b.n	8003474 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80033b2:	683b      	ldr	r3, [r7, #0]
 80033b4:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80033b6:	683b      	ldr	r3, [r7, #0]
 80033b8:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80033ba:	683b      	ldr	r3, [r7, #0]
 80033bc:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80033be:	f000 fc81 	bl	8003cc4 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	689b      	ldr	r3, [r3, #8]
 80033c8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80033ca:	68bb      	ldr	r3, [r7, #8]
 80033cc:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80033d0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	68ba      	ldr	r2, [r7, #8]
 80033d8:	609a      	str	r2, [r3, #8]
      break;
 80033da:	e04f      	b.n	800347c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80033e0:	683b      	ldr	r3, [r7, #0]
 80033e2:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80033e4:	683b      	ldr	r3, [r7, #0]
 80033e6:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80033e8:	683b      	ldr	r3, [r7, #0]
 80033ea:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80033ec:	f000 fc6a 	bl	8003cc4 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	689a      	ldr	r2, [r3, #8]
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80033fe:	609a      	str	r2, [r3, #8]
      break;
 8003400:	e03c      	b.n	800347c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003406:	683b      	ldr	r3, [r7, #0]
 8003408:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800340a:	683b      	ldr	r3, [r7, #0]
 800340c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800340e:	461a      	mov	r2, r3
 8003410:	f000 fb28 	bl	8003a64 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	2150      	movs	r1, #80	@ 0x50
 800341a:	4618      	mov	r0, r3
 800341c:	f000 fc37 	bl	8003c8e <TIM_ITRx_SetConfig>
      break;
 8003420:	e02c      	b.n	800347c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003426:	683b      	ldr	r3, [r7, #0]
 8003428:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800342a:	683b      	ldr	r3, [r7, #0]
 800342c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800342e:	461a      	mov	r2, r3
 8003430:	f000 fb84 	bl	8003b3c <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	2160      	movs	r1, #96	@ 0x60
 800343a:	4618      	mov	r0, r3
 800343c:	f000 fc27 	bl	8003c8e <TIM_ITRx_SetConfig>
      break;
 8003440:	e01c      	b.n	800347c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003446:	683b      	ldr	r3, [r7, #0]
 8003448:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800344a:	683b      	ldr	r3, [r7, #0]
 800344c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800344e:	461a      	mov	r2, r3
 8003450:	f000 fb08 	bl	8003a64 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	2140      	movs	r1, #64	@ 0x40
 800345a:	4618      	mov	r0, r3
 800345c:	f000 fc17 	bl	8003c8e <TIM_ITRx_SetConfig>
      break;
 8003460:	e00c      	b.n	800347c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	681a      	ldr	r2, [r3, #0]
 8003466:	683b      	ldr	r3, [r7, #0]
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	4619      	mov	r1, r3
 800346c:	4610      	mov	r0, r2
 800346e:	f000 fc0e 	bl	8003c8e <TIM_ITRx_SetConfig>
      break;
 8003472:	e003      	b.n	800347c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8003474:	2301      	movs	r3, #1
 8003476:	73fb      	strb	r3, [r7, #15]
      break;
 8003478:	e000      	b.n	800347c <HAL_TIM_ConfigClockSource+0x174>
      break;
 800347a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	2201      	movs	r2, #1
 8003480:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	2200      	movs	r2, #0
 8003488:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800348c:	7bfb      	ldrb	r3, [r7, #15]
}
 800348e:	4618      	mov	r0, r3
 8003490:	3710      	adds	r7, #16
 8003492:	46bd      	mov	sp, r7
 8003494:	bd80      	pop	{r7, pc}
	...

08003498 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(const TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003498:	b480      	push	{r7}
 800349a:	b085      	sub	sp, #20
 800349c:	af00      	add	r7, sp, #0
 800349e:	6078      	str	r0, [r7, #4]
 80034a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 80034a2:	2300      	movs	r3, #0
 80034a4:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 80034a6:	683b      	ldr	r3, [r7, #0]
 80034a8:	2b0c      	cmp	r3, #12
 80034aa:	d831      	bhi.n	8003510 <HAL_TIM_ReadCapturedValue+0x78>
 80034ac:	a201      	add	r2, pc, #4	@ (adr r2, 80034b4 <HAL_TIM_ReadCapturedValue+0x1c>)
 80034ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80034b2:	bf00      	nop
 80034b4:	080034e9 	.word	0x080034e9
 80034b8:	08003511 	.word	0x08003511
 80034bc:	08003511 	.word	0x08003511
 80034c0:	08003511 	.word	0x08003511
 80034c4:	080034f3 	.word	0x080034f3
 80034c8:	08003511 	.word	0x08003511
 80034cc:	08003511 	.word	0x08003511
 80034d0:	08003511 	.word	0x08003511
 80034d4:	080034fd 	.word	0x080034fd
 80034d8:	08003511 	.word	0x08003511
 80034dc:	08003511 	.word	0x08003511
 80034e0:	08003511 	.word	0x08003511
 80034e4:	08003507 	.word	0x08003507
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80034ee:	60fb      	str	r3, [r7, #12]

      break;
 80034f0:	e00f      	b.n	8003512 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80034f8:	60fb      	str	r3, [r7, #12]

      break;
 80034fa:	e00a      	b.n	8003512 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003502:	60fb      	str	r3, [r7, #12]

      break;
 8003504:	e005      	b.n	8003512 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800350c:	60fb      	str	r3, [r7, #12]

      break;
 800350e:	e000      	b.n	8003512 <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 8003510:	bf00      	nop
  }

  return tmpreg;
 8003512:	68fb      	ldr	r3, [r7, #12]
}
 8003514:	4618      	mov	r0, r3
 8003516:	3714      	adds	r7, #20
 8003518:	46bd      	mov	sp, r7
 800351a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800351e:	4770      	bx	lr

08003520 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003520:	b480      	push	{r7}
 8003522:	b083      	sub	sp, #12
 8003524:	af00      	add	r7, sp, #0
 8003526:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8003528:	bf00      	nop
 800352a:	370c      	adds	r7, #12
 800352c:	46bd      	mov	sp, r7
 800352e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003532:	4770      	bx	lr

08003534 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003534:	b480      	push	{r7}
 8003536:	b083      	sub	sp, #12
 8003538:	af00      	add	r7, sp, #0
 800353a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800353c:	bf00      	nop
 800353e:	370c      	adds	r7, #12
 8003540:	46bd      	mov	sp, r7
 8003542:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003546:	4770      	bx	lr

08003548 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003548:	b480      	push	{r7}
 800354a:	b083      	sub	sp, #12
 800354c:	af00      	add	r7, sp, #0
 800354e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003550:	bf00      	nop
 8003552:	370c      	adds	r7, #12
 8003554:	46bd      	mov	sp, r7
 8003556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800355a:	4770      	bx	lr

0800355c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800355c:	b480      	push	{r7}
 800355e:	b083      	sub	sp, #12
 8003560:	af00      	add	r7, sp, #0
 8003562:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003564:	bf00      	nop
 8003566:	370c      	adds	r7, #12
 8003568:	46bd      	mov	sp, r7
 800356a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800356e:	4770      	bx	lr

08003570 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003570:	b480      	push	{r7}
 8003572:	b085      	sub	sp, #20
 8003574:	af00      	add	r7, sp, #0
 8003576:	6078      	str	r0, [r7, #4]
 8003578:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	4a37      	ldr	r2, [pc, #220]	@ (8003660 <TIM_Base_SetConfig+0xf0>)
 8003584:	4293      	cmp	r3, r2
 8003586:	d00f      	beq.n	80035a8 <TIM_Base_SetConfig+0x38>
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800358e:	d00b      	beq.n	80035a8 <TIM_Base_SetConfig+0x38>
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	4a34      	ldr	r2, [pc, #208]	@ (8003664 <TIM_Base_SetConfig+0xf4>)
 8003594:	4293      	cmp	r3, r2
 8003596:	d007      	beq.n	80035a8 <TIM_Base_SetConfig+0x38>
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	4a33      	ldr	r2, [pc, #204]	@ (8003668 <TIM_Base_SetConfig+0xf8>)
 800359c:	4293      	cmp	r3, r2
 800359e:	d003      	beq.n	80035a8 <TIM_Base_SetConfig+0x38>
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	4a32      	ldr	r2, [pc, #200]	@ (800366c <TIM_Base_SetConfig+0xfc>)
 80035a4:	4293      	cmp	r3, r2
 80035a6:	d108      	bne.n	80035ba <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80035a8:	68fb      	ldr	r3, [r7, #12]
 80035aa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80035ae:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80035b0:	683b      	ldr	r3, [r7, #0]
 80035b2:	685b      	ldr	r3, [r3, #4]
 80035b4:	68fa      	ldr	r2, [r7, #12]
 80035b6:	4313      	orrs	r3, r2
 80035b8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	4a28      	ldr	r2, [pc, #160]	@ (8003660 <TIM_Base_SetConfig+0xf0>)
 80035be:	4293      	cmp	r3, r2
 80035c0:	d01b      	beq.n	80035fa <TIM_Base_SetConfig+0x8a>
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80035c8:	d017      	beq.n	80035fa <TIM_Base_SetConfig+0x8a>
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	4a25      	ldr	r2, [pc, #148]	@ (8003664 <TIM_Base_SetConfig+0xf4>)
 80035ce:	4293      	cmp	r3, r2
 80035d0:	d013      	beq.n	80035fa <TIM_Base_SetConfig+0x8a>
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	4a24      	ldr	r2, [pc, #144]	@ (8003668 <TIM_Base_SetConfig+0xf8>)
 80035d6:	4293      	cmp	r3, r2
 80035d8:	d00f      	beq.n	80035fa <TIM_Base_SetConfig+0x8a>
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	4a23      	ldr	r2, [pc, #140]	@ (800366c <TIM_Base_SetConfig+0xfc>)
 80035de:	4293      	cmp	r3, r2
 80035e0:	d00b      	beq.n	80035fa <TIM_Base_SetConfig+0x8a>
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	4a22      	ldr	r2, [pc, #136]	@ (8003670 <TIM_Base_SetConfig+0x100>)
 80035e6:	4293      	cmp	r3, r2
 80035e8:	d007      	beq.n	80035fa <TIM_Base_SetConfig+0x8a>
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	4a21      	ldr	r2, [pc, #132]	@ (8003674 <TIM_Base_SetConfig+0x104>)
 80035ee:	4293      	cmp	r3, r2
 80035f0:	d003      	beq.n	80035fa <TIM_Base_SetConfig+0x8a>
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	4a20      	ldr	r2, [pc, #128]	@ (8003678 <TIM_Base_SetConfig+0x108>)
 80035f6:	4293      	cmp	r3, r2
 80035f8:	d108      	bne.n	800360c <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80035fa:	68fb      	ldr	r3, [r7, #12]
 80035fc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003600:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003602:	683b      	ldr	r3, [r7, #0]
 8003604:	68db      	ldr	r3, [r3, #12]
 8003606:	68fa      	ldr	r2, [r7, #12]
 8003608:	4313      	orrs	r3, r2
 800360a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800360c:	68fb      	ldr	r3, [r7, #12]
 800360e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8003612:	683b      	ldr	r3, [r7, #0]
 8003614:	695b      	ldr	r3, [r3, #20]
 8003616:	4313      	orrs	r3, r2
 8003618:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800361a:	683b      	ldr	r3, [r7, #0]
 800361c:	689a      	ldr	r2, [r3, #8]
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003622:	683b      	ldr	r3, [r7, #0]
 8003624:	681a      	ldr	r2, [r3, #0]
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	4a0c      	ldr	r2, [pc, #48]	@ (8003660 <TIM_Base_SetConfig+0xf0>)
 800362e:	4293      	cmp	r3, r2
 8003630:	d103      	bne.n	800363a <TIM_Base_SetConfig+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003632:	683b      	ldr	r3, [r7, #0]
 8003634:	691a      	ldr	r2, [r3, #16]
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	f043 0204 	orr.w	r2, r3, #4
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	2201      	movs	r2, #1
 800364a:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	68fa      	ldr	r2, [r7, #12]
 8003650:	601a      	str	r2, [r3, #0]
}
 8003652:	bf00      	nop
 8003654:	3714      	adds	r7, #20
 8003656:	46bd      	mov	sp, r7
 8003658:	f85d 7b04 	ldr.w	r7, [sp], #4
 800365c:	4770      	bx	lr
 800365e:	bf00      	nop
 8003660:	40010000 	.word	0x40010000
 8003664:	40000400 	.word	0x40000400
 8003668:	40000800 	.word	0x40000800
 800366c:	40000c00 	.word	0x40000c00
 8003670:	40014000 	.word	0x40014000
 8003674:	40014400 	.word	0x40014400
 8003678:	40014800 	.word	0x40014800

0800367c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800367c:	b480      	push	{r7}
 800367e:	b087      	sub	sp, #28
 8003680:	af00      	add	r7, sp, #0
 8003682:	6078      	str	r0, [r7, #4]
 8003684:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	6a1b      	ldr	r3, [r3, #32]
 800368a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	6a1b      	ldr	r3, [r3, #32]
 8003690:	f023 0201 	bic.w	r2, r3, #1
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	685b      	ldr	r3, [r3, #4]
 800369c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	699b      	ldr	r3, [r3, #24]
 80036a2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80036a4:	68fb      	ldr	r3, [r7, #12]
 80036a6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80036aa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80036ac:	68fb      	ldr	r3, [r7, #12]
 80036ae:	f023 0303 	bic.w	r3, r3, #3
 80036b2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80036b4:	683b      	ldr	r3, [r7, #0]
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	68fa      	ldr	r2, [r7, #12]
 80036ba:	4313      	orrs	r3, r2
 80036bc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80036be:	697b      	ldr	r3, [r7, #20]
 80036c0:	f023 0302 	bic.w	r3, r3, #2
 80036c4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80036c6:	683b      	ldr	r3, [r7, #0]
 80036c8:	689b      	ldr	r3, [r3, #8]
 80036ca:	697a      	ldr	r2, [r7, #20]
 80036cc:	4313      	orrs	r3, r2
 80036ce:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	4a1c      	ldr	r2, [pc, #112]	@ (8003744 <TIM_OC1_SetConfig+0xc8>)
 80036d4:	4293      	cmp	r3, r2
 80036d6:	d10c      	bne.n	80036f2 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80036d8:	697b      	ldr	r3, [r7, #20]
 80036da:	f023 0308 	bic.w	r3, r3, #8
 80036de:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80036e0:	683b      	ldr	r3, [r7, #0]
 80036e2:	68db      	ldr	r3, [r3, #12]
 80036e4:	697a      	ldr	r2, [r7, #20]
 80036e6:	4313      	orrs	r3, r2
 80036e8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80036ea:	697b      	ldr	r3, [r7, #20]
 80036ec:	f023 0304 	bic.w	r3, r3, #4
 80036f0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	4a13      	ldr	r2, [pc, #76]	@ (8003744 <TIM_OC1_SetConfig+0xc8>)
 80036f6:	4293      	cmp	r3, r2
 80036f8:	d111      	bne.n	800371e <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80036fa:	693b      	ldr	r3, [r7, #16]
 80036fc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003700:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003702:	693b      	ldr	r3, [r7, #16]
 8003704:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8003708:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800370a:	683b      	ldr	r3, [r7, #0]
 800370c:	695b      	ldr	r3, [r3, #20]
 800370e:	693a      	ldr	r2, [r7, #16]
 8003710:	4313      	orrs	r3, r2
 8003712:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003714:	683b      	ldr	r3, [r7, #0]
 8003716:	699b      	ldr	r3, [r3, #24]
 8003718:	693a      	ldr	r2, [r7, #16]
 800371a:	4313      	orrs	r3, r2
 800371c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	693a      	ldr	r2, [r7, #16]
 8003722:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	68fa      	ldr	r2, [r7, #12]
 8003728:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800372a:	683b      	ldr	r3, [r7, #0]
 800372c:	685a      	ldr	r2, [r3, #4]
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	697a      	ldr	r2, [r7, #20]
 8003736:	621a      	str	r2, [r3, #32]
}
 8003738:	bf00      	nop
 800373a:	371c      	adds	r7, #28
 800373c:	46bd      	mov	sp, r7
 800373e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003742:	4770      	bx	lr
 8003744:	40010000 	.word	0x40010000

08003748 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003748:	b480      	push	{r7}
 800374a:	b087      	sub	sp, #28
 800374c:	af00      	add	r7, sp, #0
 800374e:	6078      	str	r0, [r7, #4]
 8003750:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	6a1b      	ldr	r3, [r3, #32]
 8003756:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	6a1b      	ldr	r3, [r3, #32]
 800375c:	f023 0210 	bic.w	r2, r3, #16
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	685b      	ldr	r3, [r3, #4]
 8003768:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	699b      	ldr	r3, [r3, #24]
 800376e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8003770:	68fb      	ldr	r3, [r7, #12]
 8003772:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003776:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003778:	68fb      	ldr	r3, [r7, #12]
 800377a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800377e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003780:	683b      	ldr	r3, [r7, #0]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	021b      	lsls	r3, r3, #8
 8003786:	68fa      	ldr	r2, [r7, #12]
 8003788:	4313      	orrs	r3, r2
 800378a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800378c:	697b      	ldr	r3, [r7, #20]
 800378e:	f023 0320 	bic.w	r3, r3, #32
 8003792:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003794:	683b      	ldr	r3, [r7, #0]
 8003796:	689b      	ldr	r3, [r3, #8]
 8003798:	011b      	lsls	r3, r3, #4
 800379a:	697a      	ldr	r2, [r7, #20]
 800379c:	4313      	orrs	r3, r2
 800379e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	4a1e      	ldr	r2, [pc, #120]	@ (800381c <TIM_OC2_SetConfig+0xd4>)
 80037a4:	4293      	cmp	r3, r2
 80037a6:	d10d      	bne.n	80037c4 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80037a8:	697b      	ldr	r3, [r7, #20]
 80037aa:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80037ae:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80037b0:	683b      	ldr	r3, [r7, #0]
 80037b2:	68db      	ldr	r3, [r3, #12]
 80037b4:	011b      	lsls	r3, r3, #4
 80037b6:	697a      	ldr	r2, [r7, #20]
 80037b8:	4313      	orrs	r3, r2
 80037ba:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80037bc:	697b      	ldr	r3, [r7, #20]
 80037be:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80037c2:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	4a15      	ldr	r2, [pc, #84]	@ (800381c <TIM_OC2_SetConfig+0xd4>)
 80037c8:	4293      	cmp	r3, r2
 80037ca:	d113      	bne.n	80037f4 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80037cc:	693b      	ldr	r3, [r7, #16]
 80037ce:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80037d2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80037d4:	693b      	ldr	r3, [r7, #16]
 80037d6:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80037da:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80037dc:	683b      	ldr	r3, [r7, #0]
 80037de:	695b      	ldr	r3, [r3, #20]
 80037e0:	009b      	lsls	r3, r3, #2
 80037e2:	693a      	ldr	r2, [r7, #16]
 80037e4:	4313      	orrs	r3, r2
 80037e6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80037e8:	683b      	ldr	r3, [r7, #0]
 80037ea:	699b      	ldr	r3, [r3, #24]
 80037ec:	009b      	lsls	r3, r3, #2
 80037ee:	693a      	ldr	r2, [r7, #16]
 80037f0:	4313      	orrs	r3, r2
 80037f2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	693a      	ldr	r2, [r7, #16]
 80037f8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	68fa      	ldr	r2, [r7, #12]
 80037fe:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003800:	683b      	ldr	r3, [r7, #0]
 8003802:	685a      	ldr	r2, [r3, #4]
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	697a      	ldr	r2, [r7, #20]
 800380c:	621a      	str	r2, [r3, #32]
}
 800380e:	bf00      	nop
 8003810:	371c      	adds	r7, #28
 8003812:	46bd      	mov	sp, r7
 8003814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003818:	4770      	bx	lr
 800381a:	bf00      	nop
 800381c:	40010000 	.word	0x40010000

08003820 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003820:	b480      	push	{r7}
 8003822:	b087      	sub	sp, #28
 8003824:	af00      	add	r7, sp, #0
 8003826:	6078      	str	r0, [r7, #4]
 8003828:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	6a1b      	ldr	r3, [r3, #32]
 800382e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	6a1b      	ldr	r3, [r3, #32]
 8003834:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	685b      	ldr	r3, [r3, #4]
 8003840:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	69db      	ldr	r3, [r3, #28]
 8003846:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003848:	68fb      	ldr	r3, [r7, #12]
 800384a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800384e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003850:	68fb      	ldr	r3, [r7, #12]
 8003852:	f023 0303 	bic.w	r3, r3, #3
 8003856:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003858:	683b      	ldr	r3, [r7, #0]
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	68fa      	ldr	r2, [r7, #12]
 800385e:	4313      	orrs	r3, r2
 8003860:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8003862:	697b      	ldr	r3, [r7, #20]
 8003864:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8003868:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800386a:	683b      	ldr	r3, [r7, #0]
 800386c:	689b      	ldr	r3, [r3, #8]
 800386e:	021b      	lsls	r3, r3, #8
 8003870:	697a      	ldr	r2, [r7, #20]
 8003872:	4313      	orrs	r3, r2
 8003874:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	4a1d      	ldr	r2, [pc, #116]	@ (80038f0 <TIM_OC3_SetConfig+0xd0>)
 800387a:	4293      	cmp	r3, r2
 800387c:	d10d      	bne.n	800389a <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800387e:	697b      	ldr	r3, [r7, #20]
 8003880:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8003884:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003886:	683b      	ldr	r3, [r7, #0]
 8003888:	68db      	ldr	r3, [r3, #12]
 800388a:	021b      	lsls	r3, r3, #8
 800388c:	697a      	ldr	r2, [r7, #20]
 800388e:	4313      	orrs	r3, r2
 8003890:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8003892:	697b      	ldr	r3, [r7, #20]
 8003894:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8003898:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	4a14      	ldr	r2, [pc, #80]	@ (80038f0 <TIM_OC3_SetConfig+0xd0>)
 800389e:	4293      	cmp	r3, r2
 80038a0:	d113      	bne.n	80038ca <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80038a2:	693b      	ldr	r3, [r7, #16]
 80038a4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80038a8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80038aa:	693b      	ldr	r3, [r7, #16]
 80038ac:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80038b0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80038b2:	683b      	ldr	r3, [r7, #0]
 80038b4:	695b      	ldr	r3, [r3, #20]
 80038b6:	011b      	lsls	r3, r3, #4
 80038b8:	693a      	ldr	r2, [r7, #16]
 80038ba:	4313      	orrs	r3, r2
 80038bc:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80038be:	683b      	ldr	r3, [r7, #0]
 80038c0:	699b      	ldr	r3, [r3, #24]
 80038c2:	011b      	lsls	r3, r3, #4
 80038c4:	693a      	ldr	r2, [r7, #16]
 80038c6:	4313      	orrs	r3, r2
 80038c8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	693a      	ldr	r2, [r7, #16]
 80038ce:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	68fa      	ldr	r2, [r7, #12]
 80038d4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80038d6:	683b      	ldr	r3, [r7, #0]
 80038d8:	685a      	ldr	r2, [r3, #4]
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	697a      	ldr	r2, [r7, #20]
 80038e2:	621a      	str	r2, [r3, #32]
}
 80038e4:	bf00      	nop
 80038e6:	371c      	adds	r7, #28
 80038e8:	46bd      	mov	sp, r7
 80038ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038ee:	4770      	bx	lr
 80038f0:	40010000 	.word	0x40010000

080038f4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80038f4:	b480      	push	{r7}
 80038f6:	b087      	sub	sp, #28
 80038f8:	af00      	add	r7, sp, #0
 80038fa:	6078      	str	r0, [r7, #4]
 80038fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	6a1b      	ldr	r3, [r3, #32]
 8003902:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	6a1b      	ldr	r3, [r3, #32]
 8003908:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	685b      	ldr	r3, [r3, #4]
 8003914:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	69db      	ldr	r3, [r3, #28]
 800391a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800391c:	68fb      	ldr	r3, [r7, #12]
 800391e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003922:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003924:	68fb      	ldr	r3, [r7, #12]
 8003926:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800392a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800392c:	683b      	ldr	r3, [r7, #0]
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	021b      	lsls	r3, r3, #8
 8003932:	68fa      	ldr	r2, [r7, #12]
 8003934:	4313      	orrs	r3, r2
 8003936:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003938:	693b      	ldr	r3, [r7, #16]
 800393a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800393e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003940:	683b      	ldr	r3, [r7, #0]
 8003942:	689b      	ldr	r3, [r3, #8]
 8003944:	031b      	lsls	r3, r3, #12
 8003946:	693a      	ldr	r2, [r7, #16]
 8003948:	4313      	orrs	r3, r2
 800394a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	4a10      	ldr	r2, [pc, #64]	@ (8003990 <TIM_OC4_SetConfig+0x9c>)
 8003950:	4293      	cmp	r3, r2
 8003952:	d109      	bne.n	8003968 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003954:	697b      	ldr	r3, [r7, #20]
 8003956:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800395a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800395c:	683b      	ldr	r3, [r7, #0]
 800395e:	695b      	ldr	r3, [r3, #20]
 8003960:	019b      	lsls	r3, r3, #6
 8003962:	697a      	ldr	r2, [r7, #20]
 8003964:	4313      	orrs	r3, r2
 8003966:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	697a      	ldr	r2, [r7, #20]
 800396c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	68fa      	ldr	r2, [r7, #12]
 8003972:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003974:	683b      	ldr	r3, [r7, #0]
 8003976:	685a      	ldr	r2, [r3, #4]
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	693a      	ldr	r2, [r7, #16]
 8003980:	621a      	str	r2, [r3, #32]
}
 8003982:	bf00      	nop
 8003984:	371c      	adds	r7, #28
 8003986:	46bd      	mov	sp, r7
 8003988:	f85d 7b04 	ldr.w	r7, [sp], #4
 800398c:	4770      	bx	lr
 800398e:	bf00      	nop
 8003990:	40010000 	.word	0x40010000

08003994 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8003994:	b480      	push	{r7}
 8003996:	b087      	sub	sp, #28
 8003998:	af00      	add	r7, sp, #0
 800399a:	60f8      	str	r0, [r7, #12]
 800399c:	60b9      	str	r1, [r7, #8]
 800399e:	607a      	str	r2, [r7, #4]
 80039a0:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80039a2:	68fb      	ldr	r3, [r7, #12]
 80039a4:	6a1b      	ldr	r3, [r3, #32]
 80039a6:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80039a8:	68fb      	ldr	r3, [r7, #12]
 80039aa:	6a1b      	ldr	r3, [r3, #32]
 80039ac:	f023 0201 	bic.w	r2, r3, #1
 80039b0:	68fb      	ldr	r3, [r7, #12]
 80039b2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80039b4:	68fb      	ldr	r3, [r7, #12]
 80039b6:	699b      	ldr	r3, [r3, #24]
 80039b8:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 80039ba:	68fb      	ldr	r3, [r7, #12]
 80039bc:	4a24      	ldr	r2, [pc, #144]	@ (8003a50 <TIM_TI1_SetConfig+0xbc>)
 80039be:	4293      	cmp	r3, r2
 80039c0:	d013      	beq.n	80039ea <TIM_TI1_SetConfig+0x56>
 80039c2:	68fb      	ldr	r3, [r7, #12]
 80039c4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80039c8:	d00f      	beq.n	80039ea <TIM_TI1_SetConfig+0x56>
 80039ca:	68fb      	ldr	r3, [r7, #12]
 80039cc:	4a21      	ldr	r2, [pc, #132]	@ (8003a54 <TIM_TI1_SetConfig+0xc0>)
 80039ce:	4293      	cmp	r3, r2
 80039d0:	d00b      	beq.n	80039ea <TIM_TI1_SetConfig+0x56>
 80039d2:	68fb      	ldr	r3, [r7, #12]
 80039d4:	4a20      	ldr	r2, [pc, #128]	@ (8003a58 <TIM_TI1_SetConfig+0xc4>)
 80039d6:	4293      	cmp	r3, r2
 80039d8:	d007      	beq.n	80039ea <TIM_TI1_SetConfig+0x56>
 80039da:	68fb      	ldr	r3, [r7, #12]
 80039dc:	4a1f      	ldr	r2, [pc, #124]	@ (8003a5c <TIM_TI1_SetConfig+0xc8>)
 80039de:	4293      	cmp	r3, r2
 80039e0:	d003      	beq.n	80039ea <TIM_TI1_SetConfig+0x56>
 80039e2:	68fb      	ldr	r3, [r7, #12]
 80039e4:	4a1e      	ldr	r2, [pc, #120]	@ (8003a60 <TIM_TI1_SetConfig+0xcc>)
 80039e6:	4293      	cmp	r3, r2
 80039e8:	d101      	bne.n	80039ee <TIM_TI1_SetConfig+0x5a>
 80039ea:	2301      	movs	r3, #1
 80039ec:	e000      	b.n	80039f0 <TIM_TI1_SetConfig+0x5c>
 80039ee:	2300      	movs	r3, #0
 80039f0:	2b00      	cmp	r3, #0
 80039f2:	d008      	beq.n	8003a06 <TIM_TI1_SetConfig+0x72>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 80039f4:	697b      	ldr	r3, [r7, #20]
 80039f6:	f023 0303 	bic.w	r3, r3, #3
 80039fa:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 80039fc:	697a      	ldr	r2, [r7, #20]
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	4313      	orrs	r3, r2
 8003a02:	617b      	str	r3, [r7, #20]
 8003a04:	e003      	b.n	8003a0e <TIM_TI1_SetConfig+0x7a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8003a06:	697b      	ldr	r3, [r7, #20]
 8003a08:	f043 0301 	orr.w	r3, r3, #1
 8003a0c:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003a0e:	697b      	ldr	r3, [r7, #20]
 8003a10:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003a14:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8003a16:	683b      	ldr	r3, [r7, #0]
 8003a18:	011b      	lsls	r3, r3, #4
 8003a1a:	b2db      	uxtb	r3, r3
 8003a1c:	697a      	ldr	r2, [r7, #20]
 8003a1e:	4313      	orrs	r3, r2
 8003a20:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003a22:	693b      	ldr	r3, [r7, #16]
 8003a24:	f023 030a 	bic.w	r3, r3, #10
 8003a28:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8003a2a:	68bb      	ldr	r3, [r7, #8]
 8003a2c:	f003 030a 	and.w	r3, r3, #10
 8003a30:	693a      	ldr	r2, [r7, #16]
 8003a32:	4313      	orrs	r3, r2
 8003a34:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003a36:	68fb      	ldr	r3, [r7, #12]
 8003a38:	697a      	ldr	r2, [r7, #20]
 8003a3a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003a3c:	68fb      	ldr	r3, [r7, #12]
 8003a3e:	693a      	ldr	r2, [r7, #16]
 8003a40:	621a      	str	r2, [r3, #32]
}
 8003a42:	bf00      	nop
 8003a44:	371c      	adds	r7, #28
 8003a46:	46bd      	mov	sp, r7
 8003a48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a4c:	4770      	bx	lr
 8003a4e:	bf00      	nop
 8003a50:	40010000 	.word	0x40010000
 8003a54:	40000400 	.word	0x40000400
 8003a58:	40000800 	.word	0x40000800
 8003a5c:	40000c00 	.word	0x40000c00
 8003a60:	40014000 	.word	0x40014000

08003a64 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003a64:	b480      	push	{r7}
 8003a66:	b087      	sub	sp, #28
 8003a68:	af00      	add	r7, sp, #0
 8003a6a:	60f8      	str	r0, [r7, #12]
 8003a6c:	60b9      	str	r1, [r7, #8]
 8003a6e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003a70:	68fb      	ldr	r3, [r7, #12]
 8003a72:	6a1b      	ldr	r3, [r3, #32]
 8003a74:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003a76:	68fb      	ldr	r3, [r7, #12]
 8003a78:	6a1b      	ldr	r3, [r3, #32]
 8003a7a:	f023 0201 	bic.w	r2, r3, #1
 8003a7e:	68fb      	ldr	r3, [r7, #12]
 8003a80:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003a82:	68fb      	ldr	r3, [r7, #12]
 8003a84:	699b      	ldr	r3, [r3, #24]
 8003a86:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003a88:	693b      	ldr	r3, [r7, #16]
 8003a8a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003a8e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	011b      	lsls	r3, r3, #4
 8003a94:	693a      	ldr	r2, [r7, #16]
 8003a96:	4313      	orrs	r3, r2
 8003a98:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003a9a:	697b      	ldr	r3, [r7, #20]
 8003a9c:	f023 030a 	bic.w	r3, r3, #10
 8003aa0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003aa2:	697a      	ldr	r2, [r7, #20]
 8003aa4:	68bb      	ldr	r3, [r7, #8]
 8003aa6:	4313      	orrs	r3, r2
 8003aa8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003aaa:	68fb      	ldr	r3, [r7, #12]
 8003aac:	693a      	ldr	r2, [r7, #16]
 8003aae:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003ab0:	68fb      	ldr	r3, [r7, #12]
 8003ab2:	697a      	ldr	r2, [r7, #20]
 8003ab4:	621a      	str	r2, [r3, #32]
}
 8003ab6:	bf00      	nop
 8003ab8:	371c      	adds	r7, #28
 8003aba:	46bd      	mov	sp, r7
 8003abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ac0:	4770      	bx	lr

08003ac2 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8003ac2:	b480      	push	{r7}
 8003ac4:	b087      	sub	sp, #28
 8003ac6:	af00      	add	r7, sp, #0
 8003ac8:	60f8      	str	r0, [r7, #12]
 8003aca:	60b9      	str	r1, [r7, #8]
 8003acc:	607a      	str	r2, [r7, #4]
 8003ace:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8003ad0:	68fb      	ldr	r3, [r7, #12]
 8003ad2:	6a1b      	ldr	r3, [r3, #32]
 8003ad4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003ad6:	68fb      	ldr	r3, [r7, #12]
 8003ad8:	6a1b      	ldr	r3, [r3, #32]
 8003ada:	f023 0210 	bic.w	r2, r3, #16
 8003ade:	68fb      	ldr	r3, [r7, #12]
 8003ae0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003ae2:	68fb      	ldr	r3, [r7, #12]
 8003ae4:	699b      	ldr	r3, [r3, #24]
 8003ae6:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8003ae8:	693b      	ldr	r3, [r7, #16]
 8003aea:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003aee:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	021b      	lsls	r3, r3, #8
 8003af4:	693a      	ldr	r2, [r7, #16]
 8003af6:	4313      	orrs	r3, r2
 8003af8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003afa:	693b      	ldr	r3, [r7, #16]
 8003afc:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8003b00:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8003b02:	683b      	ldr	r3, [r7, #0]
 8003b04:	031b      	lsls	r3, r3, #12
 8003b06:	b29b      	uxth	r3, r3
 8003b08:	693a      	ldr	r2, [r7, #16]
 8003b0a:	4313      	orrs	r3, r2
 8003b0c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003b0e:	697b      	ldr	r3, [r7, #20]
 8003b10:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8003b14:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8003b16:	68bb      	ldr	r3, [r7, #8]
 8003b18:	011b      	lsls	r3, r3, #4
 8003b1a:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 8003b1e:	697a      	ldr	r2, [r7, #20]
 8003b20:	4313      	orrs	r3, r2
 8003b22:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003b24:	68fb      	ldr	r3, [r7, #12]
 8003b26:	693a      	ldr	r2, [r7, #16]
 8003b28:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003b2a:	68fb      	ldr	r3, [r7, #12]
 8003b2c:	697a      	ldr	r2, [r7, #20]
 8003b2e:	621a      	str	r2, [r3, #32]
}
 8003b30:	bf00      	nop
 8003b32:	371c      	adds	r7, #28
 8003b34:	46bd      	mov	sp, r7
 8003b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b3a:	4770      	bx	lr

08003b3c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003b3c:	b480      	push	{r7}
 8003b3e:	b087      	sub	sp, #28
 8003b40:	af00      	add	r7, sp, #0
 8003b42:	60f8      	str	r0, [r7, #12]
 8003b44:	60b9      	str	r1, [r7, #8]
 8003b46:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8003b48:	68fb      	ldr	r3, [r7, #12]
 8003b4a:	6a1b      	ldr	r3, [r3, #32]
 8003b4c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003b4e:	68fb      	ldr	r3, [r7, #12]
 8003b50:	6a1b      	ldr	r3, [r3, #32]
 8003b52:	f023 0210 	bic.w	r2, r3, #16
 8003b56:	68fb      	ldr	r3, [r7, #12]
 8003b58:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003b5a:	68fb      	ldr	r3, [r7, #12]
 8003b5c:	699b      	ldr	r3, [r3, #24]
 8003b5e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003b60:	693b      	ldr	r3, [r7, #16]
 8003b62:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8003b66:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	031b      	lsls	r3, r3, #12
 8003b6c:	693a      	ldr	r2, [r7, #16]
 8003b6e:	4313      	orrs	r3, r2
 8003b70:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003b72:	697b      	ldr	r3, [r7, #20]
 8003b74:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8003b78:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003b7a:	68bb      	ldr	r3, [r7, #8]
 8003b7c:	011b      	lsls	r3, r3, #4
 8003b7e:	697a      	ldr	r2, [r7, #20]
 8003b80:	4313      	orrs	r3, r2
 8003b82:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003b84:	68fb      	ldr	r3, [r7, #12]
 8003b86:	693a      	ldr	r2, [r7, #16]
 8003b88:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003b8a:	68fb      	ldr	r3, [r7, #12]
 8003b8c:	697a      	ldr	r2, [r7, #20]
 8003b8e:	621a      	str	r2, [r3, #32]
}
 8003b90:	bf00      	nop
 8003b92:	371c      	adds	r7, #28
 8003b94:	46bd      	mov	sp, r7
 8003b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b9a:	4770      	bx	lr

08003b9c <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8003b9c:	b480      	push	{r7}
 8003b9e:	b087      	sub	sp, #28
 8003ba0:	af00      	add	r7, sp, #0
 8003ba2:	60f8      	str	r0, [r7, #12]
 8003ba4:	60b9      	str	r1, [r7, #8]
 8003ba6:	607a      	str	r2, [r7, #4]
 8003ba8:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 8003baa:	68fb      	ldr	r3, [r7, #12]
 8003bac:	6a1b      	ldr	r3, [r3, #32]
 8003bae:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003bb0:	68fb      	ldr	r3, [r7, #12]
 8003bb2:	6a1b      	ldr	r3, [r3, #32]
 8003bb4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003bb8:	68fb      	ldr	r3, [r7, #12]
 8003bba:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8003bbc:	68fb      	ldr	r3, [r7, #12]
 8003bbe:	69db      	ldr	r3, [r3, #28]
 8003bc0:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8003bc2:	693b      	ldr	r3, [r7, #16]
 8003bc4:	f023 0303 	bic.w	r3, r3, #3
 8003bc8:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 8003bca:	693a      	ldr	r2, [r7, #16]
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	4313      	orrs	r3, r2
 8003bd0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8003bd2:	693b      	ldr	r3, [r7, #16]
 8003bd4:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003bd8:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8003bda:	683b      	ldr	r3, [r7, #0]
 8003bdc:	011b      	lsls	r3, r3, #4
 8003bde:	b2db      	uxtb	r3, r3
 8003be0:	693a      	ldr	r2, [r7, #16]
 8003be2:	4313      	orrs	r3, r2
 8003be4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8003be6:	697b      	ldr	r3, [r7, #20]
 8003be8:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 8003bec:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8003bee:	68bb      	ldr	r3, [r7, #8]
 8003bf0:	021b      	lsls	r3, r3, #8
 8003bf2:	f403 6320 	and.w	r3, r3, #2560	@ 0xa00
 8003bf6:	697a      	ldr	r2, [r7, #20]
 8003bf8:	4313      	orrs	r3, r2
 8003bfa:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8003bfc:	68fb      	ldr	r3, [r7, #12]
 8003bfe:	693a      	ldr	r2, [r7, #16]
 8003c00:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8003c02:	68fb      	ldr	r3, [r7, #12]
 8003c04:	697a      	ldr	r2, [r7, #20]
 8003c06:	621a      	str	r2, [r3, #32]
}
 8003c08:	bf00      	nop
 8003c0a:	371c      	adds	r7, #28
 8003c0c:	46bd      	mov	sp, r7
 8003c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c12:	4770      	bx	lr

08003c14 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8003c14:	b480      	push	{r7}
 8003c16:	b087      	sub	sp, #28
 8003c18:	af00      	add	r7, sp, #0
 8003c1a:	60f8      	str	r0, [r7, #12]
 8003c1c:	60b9      	str	r1, [r7, #8]
 8003c1e:	607a      	str	r2, [r7, #4]
 8003c20:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 8003c22:	68fb      	ldr	r3, [r7, #12]
 8003c24:	6a1b      	ldr	r3, [r3, #32]
 8003c26:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003c28:	68fb      	ldr	r3, [r7, #12]
 8003c2a:	6a1b      	ldr	r3, [r3, #32]
 8003c2c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8003c30:	68fb      	ldr	r3, [r7, #12]
 8003c32:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8003c34:	68fb      	ldr	r3, [r7, #12]
 8003c36:	69db      	ldr	r3, [r3, #28]
 8003c38:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8003c3a:	693b      	ldr	r3, [r7, #16]
 8003c3c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003c40:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	021b      	lsls	r3, r3, #8
 8003c46:	693a      	ldr	r2, [r7, #16]
 8003c48:	4313      	orrs	r3, r2
 8003c4a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8003c4c:	693b      	ldr	r3, [r7, #16]
 8003c4e:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8003c52:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8003c54:	683b      	ldr	r3, [r7, #0]
 8003c56:	031b      	lsls	r3, r3, #12
 8003c58:	b29b      	uxth	r3, r3
 8003c5a:	693a      	ldr	r2, [r7, #16]
 8003c5c:	4313      	orrs	r3, r2
 8003c5e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8003c60:	697b      	ldr	r3, [r7, #20]
 8003c62:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 8003c66:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8003c68:	68bb      	ldr	r3, [r7, #8]
 8003c6a:	031b      	lsls	r3, r3, #12
 8003c6c:	f403 4320 	and.w	r3, r3, #40960	@ 0xa000
 8003c70:	697a      	ldr	r2, [r7, #20]
 8003c72:	4313      	orrs	r3, r2
 8003c74:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8003c76:	68fb      	ldr	r3, [r7, #12]
 8003c78:	693a      	ldr	r2, [r7, #16]
 8003c7a:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8003c7c:	68fb      	ldr	r3, [r7, #12]
 8003c7e:	697a      	ldr	r2, [r7, #20]
 8003c80:	621a      	str	r2, [r3, #32]
}
 8003c82:	bf00      	nop
 8003c84:	371c      	adds	r7, #28
 8003c86:	46bd      	mov	sp, r7
 8003c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c8c:	4770      	bx	lr

08003c8e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003c8e:	b480      	push	{r7}
 8003c90:	b085      	sub	sp, #20
 8003c92:	af00      	add	r7, sp, #0
 8003c94:	6078      	str	r0, [r7, #4]
 8003c96:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	689b      	ldr	r3, [r3, #8]
 8003c9c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003c9e:	68fb      	ldr	r3, [r7, #12]
 8003ca0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003ca4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003ca6:	683a      	ldr	r2, [r7, #0]
 8003ca8:	68fb      	ldr	r3, [r7, #12]
 8003caa:	4313      	orrs	r3, r2
 8003cac:	f043 0307 	orr.w	r3, r3, #7
 8003cb0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	68fa      	ldr	r2, [r7, #12]
 8003cb6:	609a      	str	r2, [r3, #8]
}
 8003cb8:	bf00      	nop
 8003cba:	3714      	adds	r7, #20
 8003cbc:	46bd      	mov	sp, r7
 8003cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cc2:	4770      	bx	lr

08003cc4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003cc4:	b480      	push	{r7}
 8003cc6:	b087      	sub	sp, #28
 8003cc8:	af00      	add	r7, sp, #0
 8003cca:	60f8      	str	r0, [r7, #12]
 8003ccc:	60b9      	str	r1, [r7, #8]
 8003cce:	607a      	str	r2, [r7, #4]
 8003cd0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003cd2:	68fb      	ldr	r3, [r7, #12]
 8003cd4:	689b      	ldr	r3, [r3, #8]
 8003cd6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003cd8:	697b      	ldr	r3, [r7, #20]
 8003cda:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003cde:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003ce0:	683b      	ldr	r3, [r7, #0]
 8003ce2:	021a      	lsls	r2, r3, #8
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	431a      	orrs	r2, r3
 8003ce8:	68bb      	ldr	r3, [r7, #8]
 8003cea:	4313      	orrs	r3, r2
 8003cec:	697a      	ldr	r2, [r7, #20]
 8003cee:	4313      	orrs	r3, r2
 8003cf0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003cf2:	68fb      	ldr	r3, [r7, #12]
 8003cf4:	697a      	ldr	r2, [r7, #20]
 8003cf6:	609a      	str	r2, [r3, #8]
}
 8003cf8:	bf00      	nop
 8003cfa:	371c      	adds	r7, #28
 8003cfc:	46bd      	mov	sp, r7
 8003cfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d02:	4770      	bx	lr

08003d04 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8003d04:	b480      	push	{r7}
 8003d06:	b087      	sub	sp, #28
 8003d08:	af00      	add	r7, sp, #0
 8003d0a:	60f8      	str	r0, [r7, #12]
 8003d0c:	60b9      	str	r1, [r7, #8]
 8003d0e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003d10:	68bb      	ldr	r3, [r7, #8]
 8003d12:	f003 031f 	and.w	r3, r3, #31
 8003d16:	2201      	movs	r2, #1
 8003d18:	fa02 f303 	lsl.w	r3, r2, r3
 8003d1c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8003d1e:	68fb      	ldr	r3, [r7, #12]
 8003d20:	6a1a      	ldr	r2, [r3, #32]
 8003d22:	697b      	ldr	r3, [r7, #20]
 8003d24:	43db      	mvns	r3, r3
 8003d26:	401a      	ands	r2, r3
 8003d28:	68fb      	ldr	r3, [r7, #12]
 8003d2a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003d2c:	68fb      	ldr	r3, [r7, #12]
 8003d2e:	6a1a      	ldr	r2, [r3, #32]
 8003d30:	68bb      	ldr	r3, [r7, #8]
 8003d32:	f003 031f 	and.w	r3, r3, #31
 8003d36:	6879      	ldr	r1, [r7, #4]
 8003d38:	fa01 f303 	lsl.w	r3, r1, r3
 8003d3c:	431a      	orrs	r2, r3
 8003d3e:	68fb      	ldr	r3, [r7, #12]
 8003d40:	621a      	str	r2, [r3, #32]
}
 8003d42:	bf00      	nop
 8003d44:	371c      	adds	r7, #28
 8003d46:	46bd      	mov	sp, r7
 8003d48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d4c:	4770      	bx	lr
	...

08003d50 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003d50:	b480      	push	{r7}
 8003d52:	b085      	sub	sp, #20
 8003d54:	af00      	add	r7, sp, #0
 8003d56:	6078      	str	r0, [r7, #4]
 8003d58:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003d60:	2b01      	cmp	r3, #1
 8003d62:	d101      	bne.n	8003d68 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003d64:	2302      	movs	r3, #2
 8003d66:	e050      	b.n	8003e0a <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	2201      	movs	r2, #1
 8003d6c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	2202      	movs	r2, #2
 8003d74:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	685b      	ldr	r3, [r3, #4]
 8003d7e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	689b      	ldr	r3, [r3, #8]
 8003d86:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003d88:	68fb      	ldr	r3, [r7, #12]
 8003d8a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003d8e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003d90:	683b      	ldr	r3, [r7, #0]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	68fa      	ldr	r2, [r7, #12]
 8003d96:	4313      	orrs	r3, r2
 8003d98:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	68fa      	ldr	r2, [r7, #12]
 8003da0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	4a1c      	ldr	r2, [pc, #112]	@ (8003e18 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8003da8:	4293      	cmp	r3, r2
 8003daa:	d018      	beq.n	8003dde <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003db4:	d013      	beq.n	8003dde <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	4a18      	ldr	r2, [pc, #96]	@ (8003e1c <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8003dbc:	4293      	cmp	r3, r2
 8003dbe:	d00e      	beq.n	8003dde <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	4a16      	ldr	r2, [pc, #88]	@ (8003e20 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8003dc6:	4293      	cmp	r3, r2
 8003dc8:	d009      	beq.n	8003dde <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	4a15      	ldr	r2, [pc, #84]	@ (8003e24 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8003dd0:	4293      	cmp	r3, r2
 8003dd2:	d004      	beq.n	8003dde <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	4a13      	ldr	r2, [pc, #76]	@ (8003e28 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8003dda:	4293      	cmp	r3, r2
 8003ddc:	d10c      	bne.n	8003df8 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003dde:	68bb      	ldr	r3, [r7, #8]
 8003de0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003de4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003de6:	683b      	ldr	r3, [r7, #0]
 8003de8:	685b      	ldr	r3, [r3, #4]
 8003dea:	68ba      	ldr	r2, [r7, #8]
 8003dec:	4313      	orrs	r3, r2
 8003dee:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	68ba      	ldr	r2, [r7, #8]
 8003df6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	2201      	movs	r2, #1
 8003dfc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	2200      	movs	r2, #0
 8003e04:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8003e08:	2300      	movs	r3, #0
}
 8003e0a:	4618      	mov	r0, r3
 8003e0c:	3714      	adds	r7, #20
 8003e0e:	46bd      	mov	sp, r7
 8003e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e14:	4770      	bx	lr
 8003e16:	bf00      	nop
 8003e18:	40010000 	.word	0x40010000
 8003e1c:	40000400 	.word	0x40000400
 8003e20:	40000800 	.word	0x40000800
 8003e24:	40000c00 	.word	0x40000c00
 8003e28:	40014000 	.word	0x40014000

08003e2c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003e2c:	b480      	push	{r7}
 8003e2e:	b083      	sub	sp, #12
 8003e30:	af00      	add	r7, sp, #0
 8003e32:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003e34:	bf00      	nop
 8003e36:	370c      	adds	r7, #12
 8003e38:	46bd      	mov	sp, r7
 8003e3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e3e:	4770      	bx	lr

08003e40 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003e40:	b480      	push	{r7}
 8003e42:	b083      	sub	sp, #12
 8003e44:	af00      	add	r7, sp, #0
 8003e46:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003e48:	bf00      	nop
 8003e4a:	370c      	adds	r7, #12
 8003e4c:	46bd      	mov	sp, r7
 8003e4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e52:	4770      	bx	lr

08003e54 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003e54:	b580      	push	{r7, lr}
 8003e56:	b082      	sub	sp, #8
 8003e58:	af00      	add	r7, sp, #0
 8003e5a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	2b00      	cmp	r3, #0
 8003e60:	d101      	bne.n	8003e66 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003e62:	2301      	movs	r3, #1
 8003e64:	e042      	b.n	8003eec <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003e6c:	b2db      	uxtb	r3, r3
 8003e6e:	2b00      	cmp	r3, #0
 8003e70:	d106      	bne.n	8003e80 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	2200      	movs	r2, #0
 8003e76:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003e7a:	6878      	ldr	r0, [r7, #4]
 8003e7c:	f7fd fbec 	bl	8001658 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	2224      	movs	r2, #36	@ 0x24
 8003e84:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	68da      	ldr	r2, [r3, #12]
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003e96:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003e98:	6878      	ldr	r0, [r7, #4]
 8003e9a:	f000 f82b 	bl	8003ef4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	691a      	ldr	r2, [r3, #16]
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003eac:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	695a      	ldr	r2, [r3, #20]
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003ebc:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	68da      	ldr	r2, [r3, #12]
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003ecc:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	2200      	movs	r2, #0
 8003ed2:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	2220      	movs	r2, #32
 8003ed8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	2220      	movs	r2, #32
 8003ee0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	2200      	movs	r2, #0
 8003ee8:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8003eea:	2300      	movs	r3, #0
}
 8003eec:	4618      	mov	r0, r3
 8003eee:	3708      	adds	r7, #8
 8003ef0:	46bd      	mov	sp, r7
 8003ef2:	bd80      	pop	{r7, pc}

08003ef4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003ef4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003ef8:	b0c0      	sub	sp, #256	@ 0x100
 8003efa:	af00      	add	r7, sp, #0
 8003efc:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003f00:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	691b      	ldr	r3, [r3, #16]
 8003f08:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8003f0c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003f10:	68d9      	ldr	r1, [r3, #12]
 8003f12:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003f16:	681a      	ldr	r2, [r3, #0]
 8003f18:	ea40 0301 	orr.w	r3, r0, r1
 8003f1c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003f1e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003f22:	689a      	ldr	r2, [r3, #8]
 8003f24:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003f28:	691b      	ldr	r3, [r3, #16]
 8003f2a:	431a      	orrs	r2, r3
 8003f2c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003f30:	695b      	ldr	r3, [r3, #20]
 8003f32:	431a      	orrs	r2, r3
 8003f34:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003f38:	69db      	ldr	r3, [r3, #28]
 8003f3a:	4313      	orrs	r3, r2
 8003f3c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8003f40:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	68db      	ldr	r3, [r3, #12]
 8003f48:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8003f4c:	f021 010c 	bic.w	r1, r1, #12
 8003f50:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003f54:	681a      	ldr	r2, [r3, #0]
 8003f56:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8003f5a:	430b      	orrs	r3, r1
 8003f5c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003f5e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	695b      	ldr	r3, [r3, #20]
 8003f66:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8003f6a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003f6e:	6999      	ldr	r1, [r3, #24]
 8003f70:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003f74:	681a      	ldr	r2, [r3, #0]
 8003f76:	ea40 0301 	orr.w	r3, r0, r1
 8003f7a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003f7c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003f80:	681a      	ldr	r2, [r3, #0]
 8003f82:	4b8f      	ldr	r3, [pc, #572]	@ (80041c0 <UART_SetConfig+0x2cc>)
 8003f84:	429a      	cmp	r2, r3
 8003f86:	d005      	beq.n	8003f94 <UART_SetConfig+0xa0>
 8003f88:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003f8c:	681a      	ldr	r2, [r3, #0]
 8003f8e:	4b8d      	ldr	r3, [pc, #564]	@ (80041c4 <UART_SetConfig+0x2d0>)
 8003f90:	429a      	cmp	r2, r3
 8003f92:	d104      	bne.n	8003f9e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8003f94:	f7fe fc8a 	bl	80028ac <HAL_RCC_GetPCLK2Freq>
 8003f98:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8003f9c:	e003      	b.n	8003fa6 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8003f9e:	f7fe fc71 	bl	8002884 <HAL_RCC_GetPCLK1Freq>
 8003fa2:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003fa6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003faa:	69db      	ldr	r3, [r3, #28]
 8003fac:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003fb0:	f040 810c 	bne.w	80041cc <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003fb4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003fb8:	2200      	movs	r2, #0
 8003fba:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8003fbe:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8003fc2:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8003fc6:	4622      	mov	r2, r4
 8003fc8:	462b      	mov	r3, r5
 8003fca:	1891      	adds	r1, r2, r2
 8003fcc:	65b9      	str	r1, [r7, #88]	@ 0x58
 8003fce:	415b      	adcs	r3, r3
 8003fd0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003fd2:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8003fd6:	4621      	mov	r1, r4
 8003fd8:	eb12 0801 	adds.w	r8, r2, r1
 8003fdc:	4629      	mov	r1, r5
 8003fde:	eb43 0901 	adc.w	r9, r3, r1
 8003fe2:	f04f 0200 	mov.w	r2, #0
 8003fe6:	f04f 0300 	mov.w	r3, #0
 8003fea:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003fee:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003ff2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003ff6:	4690      	mov	r8, r2
 8003ff8:	4699      	mov	r9, r3
 8003ffa:	4623      	mov	r3, r4
 8003ffc:	eb18 0303 	adds.w	r3, r8, r3
 8004000:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8004004:	462b      	mov	r3, r5
 8004006:	eb49 0303 	adc.w	r3, r9, r3
 800400a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800400e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004012:	685b      	ldr	r3, [r3, #4]
 8004014:	2200      	movs	r2, #0
 8004016:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800401a:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800401e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8004022:	460b      	mov	r3, r1
 8004024:	18db      	adds	r3, r3, r3
 8004026:	653b      	str	r3, [r7, #80]	@ 0x50
 8004028:	4613      	mov	r3, r2
 800402a:	eb42 0303 	adc.w	r3, r2, r3
 800402e:	657b      	str	r3, [r7, #84]	@ 0x54
 8004030:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8004034:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8004038:	f7fc fdbe 	bl	8000bb8 <__aeabi_uldivmod>
 800403c:	4602      	mov	r2, r0
 800403e:	460b      	mov	r3, r1
 8004040:	4b61      	ldr	r3, [pc, #388]	@ (80041c8 <UART_SetConfig+0x2d4>)
 8004042:	fba3 2302 	umull	r2, r3, r3, r2
 8004046:	095b      	lsrs	r3, r3, #5
 8004048:	011c      	lsls	r4, r3, #4
 800404a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800404e:	2200      	movs	r2, #0
 8004050:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004054:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8004058:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 800405c:	4642      	mov	r2, r8
 800405e:	464b      	mov	r3, r9
 8004060:	1891      	adds	r1, r2, r2
 8004062:	64b9      	str	r1, [r7, #72]	@ 0x48
 8004064:	415b      	adcs	r3, r3
 8004066:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004068:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800406c:	4641      	mov	r1, r8
 800406e:	eb12 0a01 	adds.w	sl, r2, r1
 8004072:	4649      	mov	r1, r9
 8004074:	eb43 0b01 	adc.w	fp, r3, r1
 8004078:	f04f 0200 	mov.w	r2, #0
 800407c:	f04f 0300 	mov.w	r3, #0
 8004080:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8004084:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8004088:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800408c:	4692      	mov	sl, r2
 800408e:	469b      	mov	fp, r3
 8004090:	4643      	mov	r3, r8
 8004092:	eb1a 0303 	adds.w	r3, sl, r3
 8004096:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800409a:	464b      	mov	r3, r9
 800409c:	eb4b 0303 	adc.w	r3, fp, r3
 80040a0:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80040a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80040a8:	685b      	ldr	r3, [r3, #4]
 80040aa:	2200      	movs	r2, #0
 80040ac:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80040b0:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80040b4:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80040b8:	460b      	mov	r3, r1
 80040ba:	18db      	adds	r3, r3, r3
 80040bc:	643b      	str	r3, [r7, #64]	@ 0x40
 80040be:	4613      	mov	r3, r2
 80040c0:	eb42 0303 	adc.w	r3, r2, r3
 80040c4:	647b      	str	r3, [r7, #68]	@ 0x44
 80040c6:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80040ca:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80040ce:	f7fc fd73 	bl	8000bb8 <__aeabi_uldivmod>
 80040d2:	4602      	mov	r2, r0
 80040d4:	460b      	mov	r3, r1
 80040d6:	4611      	mov	r1, r2
 80040d8:	4b3b      	ldr	r3, [pc, #236]	@ (80041c8 <UART_SetConfig+0x2d4>)
 80040da:	fba3 2301 	umull	r2, r3, r3, r1
 80040de:	095b      	lsrs	r3, r3, #5
 80040e0:	2264      	movs	r2, #100	@ 0x64
 80040e2:	fb02 f303 	mul.w	r3, r2, r3
 80040e6:	1acb      	subs	r3, r1, r3
 80040e8:	00db      	lsls	r3, r3, #3
 80040ea:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80040ee:	4b36      	ldr	r3, [pc, #216]	@ (80041c8 <UART_SetConfig+0x2d4>)
 80040f0:	fba3 2302 	umull	r2, r3, r3, r2
 80040f4:	095b      	lsrs	r3, r3, #5
 80040f6:	005b      	lsls	r3, r3, #1
 80040f8:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80040fc:	441c      	add	r4, r3
 80040fe:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004102:	2200      	movs	r2, #0
 8004104:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004108:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 800410c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8004110:	4642      	mov	r2, r8
 8004112:	464b      	mov	r3, r9
 8004114:	1891      	adds	r1, r2, r2
 8004116:	63b9      	str	r1, [r7, #56]	@ 0x38
 8004118:	415b      	adcs	r3, r3
 800411a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800411c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8004120:	4641      	mov	r1, r8
 8004122:	1851      	adds	r1, r2, r1
 8004124:	6339      	str	r1, [r7, #48]	@ 0x30
 8004126:	4649      	mov	r1, r9
 8004128:	414b      	adcs	r3, r1
 800412a:	637b      	str	r3, [r7, #52]	@ 0x34
 800412c:	f04f 0200 	mov.w	r2, #0
 8004130:	f04f 0300 	mov.w	r3, #0
 8004134:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8004138:	4659      	mov	r1, fp
 800413a:	00cb      	lsls	r3, r1, #3
 800413c:	4651      	mov	r1, sl
 800413e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004142:	4651      	mov	r1, sl
 8004144:	00ca      	lsls	r2, r1, #3
 8004146:	4610      	mov	r0, r2
 8004148:	4619      	mov	r1, r3
 800414a:	4603      	mov	r3, r0
 800414c:	4642      	mov	r2, r8
 800414e:	189b      	adds	r3, r3, r2
 8004150:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004154:	464b      	mov	r3, r9
 8004156:	460a      	mov	r2, r1
 8004158:	eb42 0303 	adc.w	r3, r2, r3
 800415c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004160:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004164:	685b      	ldr	r3, [r3, #4]
 8004166:	2200      	movs	r2, #0
 8004168:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800416c:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8004170:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8004174:	460b      	mov	r3, r1
 8004176:	18db      	adds	r3, r3, r3
 8004178:	62bb      	str	r3, [r7, #40]	@ 0x28
 800417a:	4613      	mov	r3, r2
 800417c:	eb42 0303 	adc.w	r3, r2, r3
 8004180:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004182:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8004186:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800418a:	f7fc fd15 	bl	8000bb8 <__aeabi_uldivmod>
 800418e:	4602      	mov	r2, r0
 8004190:	460b      	mov	r3, r1
 8004192:	4b0d      	ldr	r3, [pc, #52]	@ (80041c8 <UART_SetConfig+0x2d4>)
 8004194:	fba3 1302 	umull	r1, r3, r3, r2
 8004198:	095b      	lsrs	r3, r3, #5
 800419a:	2164      	movs	r1, #100	@ 0x64
 800419c:	fb01 f303 	mul.w	r3, r1, r3
 80041a0:	1ad3      	subs	r3, r2, r3
 80041a2:	00db      	lsls	r3, r3, #3
 80041a4:	3332      	adds	r3, #50	@ 0x32
 80041a6:	4a08      	ldr	r2, [pc, #32]	@ (80041c8 <UART_SetConfig+0x2d4>)
 80041a8:	fba2 2303 	umull	r2, r3, r2, r3
 80041ac:	095b      	lsrs	r3, r3, #5
 80041ae:	f003 0207 	and.w	r2, r3, #7
 80041b2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	4422      	add	r2, r4
 80041ba:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80041bc:	e106      	b.n	80043cc <UART_SetConfig+0x4d8>
 80041be:	bf00      	nop
 80041c0:	40011000 	.word	0x40011000
 80041c4:	40011400 	.word	0x40011400
 80041c8:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80041cc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80041d0:	2200      	movs	r2, #0
 80041d2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80041d6:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80041da:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80041de:	4642      	mov	r2, r8
 80041e0:	464b      	mov	r3, r9
 80041e2:	1891      	adds	r1, r2, r2
 80041e4:	6239      	str	r1, [r7, #32]
 80041e6:	415b      	adcs	r3, r3
 80041e8:	627b      	str	r3, [r7, #36]	@ 0x24
 80041ea:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80041ee:	4641      	mov	r1, r8
 80041f0:	1854      	adds	r4, r2, r1
 80041f2:	4649      	mov	r1, r9
 80041f4:	eb43 0501 	adc.w	r5, r3, r1
 80041f8:	f04f 0200 	mov.w	r2, #0
 80041fc:	f04f 0300 	mov.w	r3, #0
 8004200:	00eb      	lsls	r3, r5, #3
 8004202:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004206:	00e2      	lsls	r2, r4, #3
 8004208:	4614      	mov	r4, r2
 800420a:	461d      	mov	r5, r3
 800420c:	4643      	mov	r3, r8
 800420e:	18e3      	adds	r3, r4, r3
 8004210:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8004214:	464b      	mov	r3, r9
 8004216:	eb45 0303 	adc.w	r3, r5, r3
 800421a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800421e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004222:	685b      	ldr	r3, [r3, #4]
 8004224:	2200      	movs	r2, #0
 8004226:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800422a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800422e:	f04f 0200 	mov.w	r2, #0
 8004232:	f04f 0300 	mov.w	r3, #0
 8004236:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800423a:	4629      	mov	r1, r5
 800423c:	008b      	lsls	r3, r1, #2
 800423e:	4621      	mov	r1, r4
 8004240:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004244:	4621      	mov	r1, r4
 8004246:	008a      	lsls	r2, r1, #2
 8004248:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 800424c:	f7fc fcb4 	bl	8000bb8 <__aeabi_uldivmod>
 8004250:	4602      	mov	r2, r0
 8004252:	460b      	mov	r3, r1
 8004254:	4b60      	ldr	r3, [pc, #384]	@ (80043d8 <UART_SetConfig+0x4e4>)
 8004256:	fba3 2302 	umull	r2, r3, r3, r2
 800425a:	095b      	lsrs	r3, r3, #5
 800425c:	011c      	lsls	r4, r3, #4
 800425e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004262:	2200      	movs	r2, #0
 8004264:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8004268:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800426c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8004270:	4642      	mov	r2, r8
 8004272:	464b      	mov	r3, r9
 8004274:	1891      	adds	r1, r2, r2
 8004276:	61b9      	str	r1, [r7, #24]
 8004278:	415b      	adcs	r3, r3
 800427a:	61fb      	str	r3, [r7, #28]
 800427c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004280:	4641      	mov	r1, r8
 8004282:	1851      	adds	r1, r2, r1
 8004284:	6139      	str	r1, [r7, #16]
 8004286:	4649      	mov	r1, r9
 8004288:	414b      	adcs	r3, r1
 800428a:	617b      	str	r3, [r7, #20]
 800428c:	f04f 0200 	mov.w	r2, #0
 8004290:	f04f 0300 	mov.w	r3, #0
 8004294:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004298:	4659      	mov	r1, fp
 800429a:	00cb      	lsls	r3, r1, #3
 800429c:	4651      	mov	r1, sl
 800429e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80042a2:	4651      	mov	r1, sl
 80042a4:	00ca      	lsls	r2, r1, #3
 80042a6:	4610      	mov	r0, r2
 80042a8:	4619      	mov	r1, r3
 80042aa:	4603      	mov	r3, r0
 80042ac:	4642      	mov	r2, r8
 80042ae:	189b      	adds	r3, r3, r2
 80042b0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80042b4:	464b      	mov	r3, r9
 80042b6:	460a      	mov	r2, r1
 80042b8:	eb42 0303 	adc.w	r3, r2, r3
 80042bc:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80042c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80042c4:	685b      	ldr	r3, [r3, #4]
 80042c6:	2200      	movs	r2, #0
 80042c8:	67bb      	str	r3, [r7, #120]	@ 0x78
 80042ca:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80042cc:	f04f 0200 	mov.w	r2, #0
 80042d0:	f04f 0300 	mov.w	r3, #0
 80042d4:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80042d8:	4649      	mov	r1, r9
 80042da:	008b      	lsls	r3, r1, #2
 80042dc:	4641      	mov	r1, r8
 80042de:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80042e2:	4641      	mov	r1, r8
 80042e4:	008a      	lsls	r2, r1, #2
 80042e6:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80042ea:	f7fc fc65 	bl	8000bb8 <__aeabi_uldivmod>
 80042ee:	4602      	mov	r2, r0
 80042f0:	460b      	mov	r3, r1
 80042f2:	4611      	mov	r1, r2
 80042f4:	4b38      	ldr	r3, [pc, #224]	@ (80043d8 <UART_SetConfig+0x4e4>)
 80042f6:	fba3 2301 	umull	r2, r3, r3, r1
 80042fa:	095b      	lsrs	r3, r3, #5
 80042fc:	2264      	movs	r2, #100	@ 0x64
 80042fe:	fb02 f303 	mul.w	r3, r2, r3
 8004302:	1acb      	subs	r3, r1, r3
 8004304:	011b      	lsls	r3, r3, #4
 8004306:	3332      	adds	r3, #50	@ 0x32
 8004308:	4a33      	ldr	r2, [pc, #204]	@ (80043d8 <UART_SetConfig+0x4e4>)
 800430a:	fba2 2303 	umull	r2, r3, r2, r3
 800430e:	095b      	lsrs	r3, r3, #5
 8004310:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004314:	441c      	add	r4, r3
 8004316:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800431a:	2200      	movs	r2, #0
 800431c:	673b      	str	r3, [r7, #112]	@ 0x70
 800431e:	677a      	str	r2, [r7, #116]	@ 0x74
 8004320:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8004324:	4642      	mov	r2, r8
 8004326:	464b      	mov	r3, r9
 8004328:	1891      	adds	r1, r2, r2
 800432a:	60b9      	str	r1, [r7, #8]
 800432c:	415b      	adcs	r3, r3
 800432e:	60fb      	str	r3, [r7, #12]
 8004330:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004334:	4641      	mov	r1, r8
 8004336:	1851      	adds	r1, r2, r1
 8004338:	6039      	str	r1, [r7, #0]
 800433a:	4649      	mov	r1, r9
 800433c:	414b      	adcs	r3, r1
 800433e:	607b      	str	r3, [r7, #4]
 8004340:	f04f 0200 	mov.w	r2, #0
 8004344:	f04f 0300 	mov.w	r3, #0
 8004348:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800434c:	4659      	mov	r1, fp
 800434e:	00cb      	lsls	r3, r1, #3
 8004350:	4651      	mov	r1, sl
 8004352:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004356:	4651      	mov	r1, sl
 8004358:	00ca      	lsls	r2, r1, #3
 800435a:	4610      	mov	r0, r2
 800435c:	4619      	mov	r1, r3
 800435e:	4603      	mov	r3, r0
 8004360:	4642      	mov	r2, r8
 8004362:	189b      	adds	r3, r3, r2
 8004364:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004366:	464b      	mov	r3, r9
 8004368:	460a      	mov	r2, r1
 800436a:	eb42 0303 	adc.w	r3, r2, r3
 800436e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8004370:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004374:	685b      	ldr	r3, [r3, #4]
 8004376:	2200      	movs	r2, #0
 8004378:	663b      	str	r3, [r7, #96]	@ 0x60
 800437a:	667a      	str	r2, [r7, #100]	@ 0x64
 800437c:	f04f 0200 	mov.w	r2, #0
 8004380:	f04f 0300 	mov.w	r3, #0
 8004384:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8004388:	4649      	mov	r1, r9
 800438a:	008b      	lsls	r3, r1, #2
 800438c:	4641      	mov	r1, r8
 800438e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004392:	4641      	mov	r1, r8
 8004394:	008a      	lsls	r2, r1, #2
 8004396:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800439a:	f7fc fc0d 	bl	8000bb8 <__aeabi_uldivmod>
 800439e:	4602      	mov	r2, r0
 80043a0:	460b      	mov	r3, r1
 80043a2:	4b0d      	ldr	r3, [pc, #52]	@ (80043d8 <UART_SetConfig+0x4e4>)
 80043a4:	fba3 1302 	umull	r1, r3, r3, r2
 80043a8:	095b      	lsrs	r3, r3, #5
 80043aa:	2164      	movs	r1, #100	@ 0x64
 80043ac:	fb01 f303 	mul.w	r3, r1, r3
 80043b0:	1ad3      	subs	r3, r2, r3
 80043b2:	011b      	lsls	r3, r3, #4
 80043b4:	3332      	adds	r3, #50	@ 0x32
 80043b6:	4a08      	ldr	r2, [pc, #32]	@ (80043d8 <UART_SetConfig+0x4e4>)
 80043b8:	fba2 2303 	umull	r2, r3, r2, r3
 80043bc:	095b      	lsrs	r3, r3, #5
 80043be:	f003 020f 	and.w	r2, r3, #15
 80043c2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	4422      	add	r2, r4
 80043ca:	609a      	str	r2, [r3, #8]
}
 80043cc:	bf00      	nop
 80043ce:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80043d2:	46bd      	mov	sp, r7
 80043d4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80043d8:	51eb851f 	.word	0x51eb851f

080043dc <__cvt>:
 80043dc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80043e0:	ec57 6b10 	vmov	r6, r7, d0
 80043e4:	2f00      	cmp	r7, #0
 80043e6:	460c      	mov	r4, r1
 80043e8:	4619      	mov	r1, r3
 80043ea:	463b      	mov	r3, r7
 80043ec:	bfbb      	ittet	lt
 80043ee:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 80043f2:	461f      	movlt	r7, r3
 80043f4:	2300      	movge	r3, #0
 80043f6:	232d      	movlt	r3, #45	@ 0x2d
 80043f8:	700b      	strb	r3, [r1, #0]
 80043fa:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80043fc:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8004400:	4691      	mov	r9, r2
 8004402:	f023 0820 	bic.w	r8, r3, #32
 8004406:	bfbc      	itt	lt
 8004408:	4632      	movlt	r2, r6
 800440a:	4616      	movlt	r6, r2
 800440c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8004410:	d005      	beq.n	800441e <__cvt+0x42>
 8004412:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8004416:	d100      	bne.n	800441a <__cvt+0x3e>
 8004418:	3401      	adds	r4, #1
 800441a:	2102      	movs	r1, #2
 800441c:	e000      	b.n	8004420 <__cvt+0x44>
 800441e:	2103      	movs	r1, #3
 8004420:	ab03      	add	r3, sp, #12
 8004422:	9301      	str	r3, [sp, #4]
 8004424:	ab02      	add	r3, sp, #8
 8004426:	9300      	str	r3, [sp, #0]
 8004428:	ec47 6b10 	vmov	d0, r6, r7
 800442c:	4653      	mov	r3, sl
 800442e:	4622      	mov	r2, r4
 8004430:	f000 fdae 	bl	8004f90 <_dtoa_r>
 8004434:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8004438:	4605      	mov	r5, r0
 800443a:	d119      	bne.n	8004470 <__cvt+0x94>
 800443c:	f019 0f01 	tst.w	r9, #1
 8004440:	d00e      	beq.n	8004460 <__cvt+0x84>
 8004442:	eb00 0904 	add.w	r9, r0, r4
 8004446:	2200      	movs	r2, #0
 8004448:	2300      	movs	r3, #0
 800444a:	4630      	mov	r0, r6
 800444c:	4639      	mov	r1, r7
 800444e:	f7fc fb43 	bl	8000ad8 <__aeabi_dcmpeq>
 8004452:	b108      	cbz	r0, 8004458 <__cvt+0x7c>
 8004454:	f8cd 900c 	str.w	r9, [sp, #12]
 8004458:	2230      	movs	r2, #48	@ 0x30
 800445a:	9b03      	ldr	r3, [sp, #12]
 800445c:	454b      	cmp	r3, r9
 800445e:	d31e      	bcc.n	800449e <__cvt+0xc2>
 8004460:	9b03      	ldr	r3, [sp, #12]
 8004462:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8004464:	1b5b      	subs	r3, r3, r5
 8004466:	4628      	mov	r0, r5
 8004468:	6013      	str	r3, [r2, #0]
 800446a:	b004      	add	sp, #16
 800446c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004470:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8004474:	eb00 0904 	add.w	r9, r0, r4
 8004478:	d1e5      	bne.n	8004446 <__cvt+0x6a>
 800447a:	7803      	ldrb	r3, [r0, #0]
 800447c:	2b30      	cmp	r3, #48	@ 0x30
 800447e:	d10a      	bne.n	8004496 <__cvt+0xba>
 8004480:	2200      	movs	r2, #0
 8004482:	2300      	movs	r3, #0
 8004484:	4630      	mov	r0, r6
 8004486:	4639      	mov	r1, r7
 8004488:	f7fc fb26 	bl	8000ad8 <__aeabi_dcmpeq>
 800448c:	b918      	cbnz	r0, 8004496 <__cvt+0xba>
 800448e:	f1c4 0401 	rsb	r4, r4, #1
 8004492:	f8ca 4000 	str.w	r4, [sl]
 8004496:	f8da 3000 	ldr.w	r3, [sl]
 800449a:	4499      	add	r9, r3
 800449c:	e7d3      	b.n	8004446 <__cvt+0x6a>
 800449e:	1c59      	adds	r1, r3, #1
 80044a0:	9103      	str	r1, [sp, #12]
 80044a2:	701a      	strb	r2, [r3, #0]
 80044a4:	e7d9      	b.n	800445a <__cvt+0x7e>

080044a6 <__exponent>:
 80044a6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80044a8:	2900      	cmp	r1, #0
 80044aa:	bfba      	itte	lt
 80044ac:	4249      	neglt	r1, r1
 80044ae:	232d      	movlt	r3, #45	@ 0x2d
 80044b0:	232b      	movge	r3, #43	@ 0x2b
 80044b2:	2909      	cmp	r1, #9
 80044b4:	7002      	strb	r2, [r0, #0]
 80044b6:	7043      	strb	r3, [r0, #1]
 80044b8:	dd29      	ble.n	800450e <__exponent+0x68>
 80044ba:	f10d 0307 	add.w	r3, sp, #7
 80044be:	461d      	mov	r5, r3
 80044c0:	270a      	movs	r7, #10
 80044c2:	461a      	mov	r2, r3
 80044c4:	fbb1 f6f7 	udiv	r6, r1, r7
 80044c8:	fb07 1416 	mls	r4, r7, r6, r1
 80044cc:	3430      	adds	r4, #48	@ 0x30
 80044ce:	f802 4c01 	strb.w	r4, [r2, #-1]
 80044d2:	460c      	mov	r4, r1
 80044d4:	2c63      	cmp	r4, #99	@ 0x63
 80044d6:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 80044da:	4631      	mov	r1, r6
 80044dc:	dcf1      	bgt.n	80044c2 <__exponent+0x1c>
 80044de:	3130      	adds	r1, #48	@ 0x30
 80044e0:	1e94      	subs	r4, r2, #2
 80044e2:	f803 1c01 	strb.w	r1, [r3, #-1]
 80044e6:	1c41      	adds	r1, r0, #1
 80044e8:	4623      	mov	r3, r4
 80044ea:	42ab      	cmp	r3, r5
 80044ec:	d30a      	bcc.n	8004504 <__exponent+0x5e>
 80044ee:	f10d 0309 	add.w	r3, sp, #9
 80044f2:	1a9b      	subs	r3, r3, r2
 80044f4:	42ac      	cmp	r4, r5
 80044f6:	bf88      	it	hi
 80044f8:	2300      	movhi	r3, #0
 80044fa:	3302      	adds	r3, #2
 80044fc:	4403      	add	r3, r0
 80044fe:	1a18      	subs	r0, r3, r0
 8004500:	b003      	add	sp, #12
 8004502:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004504:	f813 6b01 	ldrb.w	r6, [r3], #1
 8004508:	f801 6f01 	strb.w	r6, [r1, #1]!
 800450c:	e7ed      	b.n	80044ea <__exponent+0x44>
 800450e:	2330      	movs	r3, #48	@ 0x30
 8004510:	3130      	adds	r1, #48	@ 0x30
 8004512:	7083      	strb	r3, [r0, #2]
 8004514:	70c1      	strb	r1, [r0, #3]
 8004516:	1d03      	adds	r3, r0, #4
 8004518:	e7f1      	b.n	80044fe <__exponent+0x58>
	...

0800451c <_printf_float>:
 800451c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004520:	b08d      	sub	sp, #52	@ 0x34
 8004522:	460c      	mov	r4, r1
 8004524:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8004528:	4616      	mov	r6, r2
 800452a:	461f      	mov	r7, r3
 800452c:	4605      	mov	r5, r0
 800452e:	f000 fca3 	bl	8004e78 <_localeconv_r>
 8004532:	6803      	ldr	r3, [r0, #0]
 8004534:	9304      	str	r3, [sp, #16]
 8004536:	4618      	mov	r0, r3
 8004538:	f7fb fea2 	bl	8000280 <strlen>
 800453c:	2300      	movs	r3, #0
 800453e:	930a      	str	r3, [sp, #40]	@ 0x28
 8004540:	f8d8 3000 	ldr.w	r3, [r8]
 8004544:	9005      	str	r0, [sp, #20]
 8004546:	3307      	adds	r3, #7
 8004548:	f023 0307 	bic.w	r3, r3, #7
 800454c:	f103 0208 	add.w	r2, r3, #8
 8004550:	f894 a018 	ldrb.w	sl, [r4, #24]
 8004554:	f8d4 b000 	ldr.w	fp, [r4]
 8004558:	f8c8 2000 	str.w	r2, [r8]
 800455c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8004560:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8004564:	9307      	str	r3, [sp, #28]
 8004566:	f8cd 8018 	str.w	r8, [sp, #24]
 800456a:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800456e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004572:	4b9c      	ldr	r3, [pc, #624]	@ (80047e4 <_printf_float+0x2c8>)
 8004574:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8004578:	f7fc fae0 	bl	8000b3c <__aeabi_dcmpun>
 800457c:	bb70      	cbnz	r0, 80045dc <_printf_float+0xc0>
 800457e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004582:	4b98      	ldr	r3, [pc, #608]	@ (80047e4 <_printf_float+0x2c8>)
 8004584:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8004588:	f7fc faba 	bl	8000b00 <__aeabi_dcmple>
 800458c:	bb30      	cbnz	r0, 80045dc <_printf_float+0xc0>
 800458e:	2200      	movs	r2, #0
 8004590:	2300      	movs	r3, #0
 8004592:	4640      	mov	r0, r8
 8004594:	4649      	mov	r1, r9
 8004596:	f7fc faa9 	bl	8000aec <__aeabi_dcmplt>
 800459a:	b110      	cbz	r0, 80045a2 <_printf_float+0x86>
 800459c:	232d      	movs	r3, #45	@ 0x2d
 800459e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80045a2:	4a91      	ldr	r2, [pc, #580]	@ (80047e8 <_printf_float+0x2cc>)
 80045a4:	4b91      	ldr	r3, [pc, #580]	@ (80047ec <_printf_float+0x2d0>)
 80045a6:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80045aa:	bf8c      	ite	hi
 80045ac:	4690      	movhi	r8, r2
 80045ae:	4698      	movls	r8, r3
 80045b0:	2303      	movs	r3, #3
 80045b2:	6123      	str	r3, [r4, #16]
 80045b4:	f02b 0304 	bic.w	r3, fp, #4
 80045b8:	6023      	str	r3, [r4, #0]
 80045ba:	f04f 0900 	mov.w	r9, #0
 80045be:	9700      	str	r7, [sp, #0]
 80045c0:	4633      	mov	r3, r6
 80045c2:	aa0b      	add	r2, sp, #44	@ 0x2c
 80045c4:	4621      	mov	r1, r4
 80045c6:	4628      	mov	r0, r5
 80045c8:	f000 f9d2 	bl	8004970 <_printf_common>
 80045cc:	3001      	adds	r0, #1
 80045ce:	f040 808d 	bne.w	80046ec <_printf_float+0x1d0>
 80045d2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80045d6:	b00d      	add	sp, #52	@ 0x34
 80045d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80045dc:	4642      	mov	r2, r8
 80045de:	464b      	mov	r3, r9
 80045e0:	4640      	mov	r0, r8
 80045e2:	4649      	mov	r1, r9
 80045e4:	f7fc faaa 	bl	8000b3c <__aeabi_dcmpun>
 80045e8:	b140      	cbz	r0, 80045fc <_printf_float+0xe0>
 80045ea:	464b      	mov	r3, r9
 80045ec:	2b00      	cmp	r3, #0
 80045ee:	bfbc      	itt	lt
 80045f0:	232d      	movlt	r3, #45	@ 0x2d
 80045f2:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 80045f6:	4a7e      	ldr	r2, [pc, #504]	@ (80047f0 <_printf_float+0x2d4>)
 80045f8:	4b7e      	ldr	r3, [pc, #504]	@ (80047f4 <_printf_float+0x2d8>)
 80045fa:	e7d4      	b.n	80045a6 <_printf_float+0x8a>
 80045fc:	6863      	ldr	r3, [r4, #4]
 80045fe:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8004602:	9206      	str	r2, [sp, #24]
 8004604:	1c5a      	adds	r2, r3, #1
 8004606:	d13b      	bne.n	8004680 <_printf_float+0x164>
 8004608:	2306      	movs	r3, #6
 800460a:	6063      	str	r3, [r4, #4]
 800460c:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8004610:	2300      	movs	r3, #0
 8004612:	6022      	str	r2, [r4, #0]
 8004614:	9303      	str	r3, [sp, #12]
 8004616:	ab0a      	add	r3, sp, #40	@ 0x28
 8004618:	e9cd a301 	strd	sl, r3, [sp, #4]
 800461c:	ab09      	add	r3, sp, #36	@ 0x24
 800461e:	9300      	str	r3, [sp, #0]
 8004620:	6861      	ldr	r1, [r4, #4]
 8004622:	ec49 8b10 	vmov	d0, r8, r9
 8004626:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800462a:	4628      	mov	r0, r5
 800462c:	f7ff fed6 	bl	80043dc <__cvt>
 8004630:	9b06      	ldr	r3, [sp, #24]
 8004632:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8004634:	2b47      	cmp	r3, #71	@ 0x47
 8004636:	4680      	mov	r8, r0
 8004638:	d129      	bne.n	800468e <_printf_float+0x172>
 800463a:	1cc8      	adds	r0, r1, #3
 800463c:	db02      	blt.n	8004644 <_printf_float+0x128>
 800463e:	6863      	ldr	r3, [r4, #4]
 8004640:	4299      	cmp	r1, r3
 8004642:	dd41      	ble.n	80046c8 <_printf_float+0x1ac>
 8004644:	f1aa 0a02 	sub.w	sl, sl, #2
 8004648:	fa5f fa8a 	uxtb.w	sl, sl
 800464c:	3901      	subs	r1, #1
 800464e:	4652      	mov	r2, sl
 8004650:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8004654:	9109      	str	r1, [sp, #36]	@ 0x24
 8004656:	f7ff ff26 	bl	80044a6 <__exponent>
 800465a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800465c:	1813      	adds	r3, r2, r0
 800465e:	2a01      	cmp	r2, #1
 8004660:	4681      	mov	r9, r0
 8004662:	6123      	str	r3, [r4, #16]
 8004664:	dc02      	bgt.n	800466c <_printf_float+0x150>
 8004666:	6822      	ldr	r2, [r4, #0]
 8004668:	07d2      	lsls	r2, r2, #31
 800466a:	d501      	bpl.n	8004670 <_printf_float+0x154>
 800466c:	3301      	adds	r3, #1
 800466e:	6123      	str	r3, [r4, #16]
 8004670:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8004674:	2b00      	cmp	r3, #0
 8004676:	d0a2      	beq.n	80045be <_printf_float+0xa2>
 8004678:	232d      	movs	r3, #45	@ 0x2d
 800467a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800467e:	e79e      	b.n	80045be <_printf_float+0xa2>
 8004680:	9a06      	ldr	r2, [sp, #24]
 8004682:	2a47      	cmp	r2, #71	@ 0x47
 8004684:	d1c2      	bne.n	800460c <_printf_float+0xf0>
 8004686:	2b00      	cmp	r3, #0
 8004688:	d1c0      	bne.n	800460c <_printf_float+0xf0>
 800468a:	2301      	movs	r3, #1
 800468c:	e7bd      	b.n	800460a <_printf_float+0xee>
 800468e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8004692:	d9db      	bls.n	800464c <_printf_float+0x130>
 8004694:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8004698:	d118      	bne.n	80046cc <_printf_float+0x1b0>
 800469a:	2900      	cmp	r1, #0
 800469c:	6863      	ldr	r3, [r4, #4]
 800469e:	dd0b      	ble.n	80046b8 <_printf_float+0x19c>
 80046a0:	6121      	str	r1, [r4, #16]
 80046a2:	b913      	cbnz	r3, 80046aa <_printf_float+0x18e>
 80046a4:	6822      	ldr	r2, [r4, #0]
 80046a6:	07d0      	lsls	r0, r2, #31
 80046a8:	d502      	bpl.n	80046b0 <_printf_float+0x194>
 80046aa:	3301      	adds	r3, #1
 80046ac:	440b      	add	r3, r1
 80046ae:	6123      	str	r3, [r4, #16]
 80046b0:	65a1      	str	r1, [r4, #88]	@ 0x58
 80046b2:	f04f 0900 	mov.w	r9, #0
 80046b6:	e7db      	b.n	8004670 <_printf_float+0x154>
 80046b8:	b913      	cbnz	r3, 80046c0 <_printf_float+0x1a4>
 80046ba:	6822      	ldr	r2, [r4, #0]
 80046bc:	07d2      	lsls	r2, r2, #31
 80046be:	d501      	bpl.n	80046c4 <_printf_float+0x1a8>
 80046c0:	3302      	adds	r3, #2
 80046c2:	e7f4      	b.n	80046ae <_printf_float+0x192>
 80046c4:	2301      	movs	r3, #1
 80046c6:	e7f2      	b.n	80046ae <_printf_float+0x192>
 80046c8:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 80046cc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80046ce:	4299      	cmp	r1, r3
 80046d0:	db05      	blt.n	80046de <_printf_float+0x1c2>
 80046d2:	6823      	ldr	r3, [r4, #0]
 80046d4:	6121      	str	r1, [r4, #16]
 80046d6:	07d8      	lsls	r0, r3, #31
 80046d8:	d5ea      	bpl.n	80046b0 <_printf_float+0x194>
 80046da:	1c4b      	adds	r3, r1, #1
 80046dc:	e7e7      	b.n	80046ae <_printf_float+0x192>
 80046de:	2900      	cmp	r1, #0
 80046e0:	bfd4      	ite	le
 80046e2:	f1c1 0202 	rsble	r2, r1, #2
 80046e6:	2201      	movgt	r2, #1
 80046e8:	4413      	add	r3, r2
 80046ea:	e7e0      	b.n	80046ae <_printf_float+0x192>
 80046ec:	6823      	ldr	r3, [r4, #0]
 80046ee:	055a      	lsls	r2, r3, #21
 80046f0:	d407      	bmi.n	8004702 <_printf_float+0x1e6>
 80046f2:	6923      	ldr	r3, [r4, #16]
 80046f4:	4642      	mov	r2, r8
 80046f6:	4631      	mov	r1, r6
 80046f8:	4628      	mov	r0, r5
 80046fa:	47b8      	blx	r7
 80046fc:	3001      	adds	r0, #1
 80046fe:	d12b      	bne.n	8004758 <_printf_float+0x23c>
 8004700:	e767      	b.n	80045d2 <_printf_float+0xb6>
 8004702:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8004706:	f240 80dd 	bls.w	80048c4 <_printf_float+0x3a8>
 800470a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800470e:	2200      	movs	r2, #0
 8004710:	2300      	movs	r3, #0
 8004712:	f7fc f9e1 	bl	8000ad8 <__aeabi_dcmpeq>
 8004716:	2800      	cmp	r0, #0
 8004718:	d033      	beq.n	8004782 <_printf_float+0x266>
 800471a:	4a37      	ldr	r2, [pc, #220]	@ (80047f8 <_printf_float+0x2dc>)
 800471c:	2301      	movs	r3, #1
 800471e:	4631      	mov	r1, r6
 8004720:	4628      	mov	r0, r5
 8004722:	47b8      	blx	r7
 8004724:	3001      	adds	r0, #1
 8004726:	f43f af54 	beq.w	80045d2 <_printf_float+0xb6>
 800472a:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800472e:	4543      	cmp	r3, r8
 8004730:	db02      	blt.n	8004738 <_printf_float+0x21c>
 8004732:	6823      	ldr	r3, [r4, #0]
 8004734:	07d8      	lsls	r0, r3, #31
 8004736:	d50f      	bpl.n	8004758 <_printf_float+0x23c>
 8004738:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800473c:	4631      	mov	r1, r6
 800473e:	4628      	mov	r0, r5
 8004740:	47b8      	blx	r7
 8004742:	3001      	adds	r0, #1
 8004744:	f43f af45 	beq.w	80045d2 <_printf_float+0xb6>
 8004748:	f04f 0900 	mov.w	r9, #0
 800474c:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 8004750:	f104 0a1a 	add.w	sl, r4, #26
 8004754:	45c8      	cmp	r8, r9
 8004756:	dc09      	bgt.n	800476c <_printf_float+0x250>
 8004758:	6823      	ldr	r3, [r4, #0]
 800475a:	079b      	lsls	r3, r3, #30
 800475c:	f100 8103 	bmi.w	8004966 <_printf_float+0x44a>
 8004760:	68e0      	ldr	r0, [r4, #12]
 8004762:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8004764:	4298      	cmp	r0, r3
 8004766:	bfb8      	it	lt
 8004768:	4618      	movlt	r0, r3
 800476a:	e734      	b.n	80045d6 <_printf_float+0xba>
 800476c:	2301      	movs	r3, #1
 800476e:	4652      	mov	r2, sl
 8004770:	4631      	mov	r1, r6
 8004772:	4628      	mov	r0, r5
 8004774:	47b8      	blx	r7
 8004776:	3001      	adds	r0, #1
 8004778:	f43f af2b 	beq.w	80045d2 <_printf_float+0xb6>
 800477c:	f109 0901 	add.w	r9, r9, #1
 8004780:	e7e8      	b.n	8004754 <_printf_float+0x238>
 8004782:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004784:	2b00      	cmp	r3, #0
 8004786:	dc39      	bgt.n	80047fc <_printf_float+0x2e0>
 8004788:	4a1b      	ldr	r2, [pc, #108]	@ (80047f8 <_printf_float+0x2dc>)
 800478a:	2301      	movs	r3, #1
 800478c:	4631      	mov	r1, r6
 800478e:	4628      	mov	r0, r5
 8004790:	47b8      	blx	r7
 8004792:	3001      	adds	r0, #1
 8004794:	f43f af1d 	beq.w	80045d2 <_printf_float+0xb6>
 8004798:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800479c:	ea59 0303 	orrs.w	r3, r9, r3
 80047a0:	d102      	bne.n	80047a8 <_printf_float+0x28c>
 80047a2:	6823      	ldr	r3, [r4, #0]
 80047a4:	07d9      	lsls	r1, r3, #31
 80047a6:	d5d7      	bpl.n	8004758 <_printf_float+0x23c>
 80047a8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80047ac:	4631      	mov	r1, r6
 80047ae:	4628      	mov	r0, r5
 80047b0:	47b8      	blx	r7
 80047b2:	3001      	adds	r0, #1
 80047b4:	f43f af0d 	beq.w	80045d2 <_printf_float+0xb6>
 80047b8:	f04f 0a00 	mov.w	sl, #0
 80047bc:	f104 0b1a 	add.w	fp, r4, #26
 80047c0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80047c2:	425b      	negs	r3, r3
 80047c4:	4553      	cmp	r3, sl
 80047c6:	dc01      	bgt.n	80047cc <_printf_float+0x2b0>
 80047c8:	464b      	mov	r3, r9
 80047ca:	e793      	b.n	80046f4 <_printf_float+0x1d8>
 80047cc:	2301      	movs	r3, #1
 80047ce:	465a      	mov	r2, fp
 80047d0:	4631      	mov	r1, r6
 80047d2:	4628      	mov	r0, r5
 80047d4:	47b8      	blx	r7
 80047d6:	3001      	adds	r0, #1
 80047d8:	f43f aefb 	beq.w	80045d2 <_printf_float+0xb6>
 80047dc:	f10a 0a01 	add.w	sl, sl, #1
 80047e0:	e7ee      	b.n	80047c0 <_printf_float+0x2a4>
 80047e2:	bf00      	nop
 80047e4:	7fefffff 	.word	0x7fefffff
 80047e8:	08006d14 	.word	0x08006d14
 80047ec:	08006d10 	.word	0x08006d10
 80047f0:	08006d1c 	.word	0x08006d1c
 80047f4:	08006d18 	.word	0x08006d18
 80047f8:	08006d20 	.word	0x08006d20
 80047fc:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80047fe:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8004802:	4553      	cmp	r3, sl
 8004804:	bfa8      	it	ge
 8004806:	4653      	movge	r3, sl
 8004808:	2b00      	cmp	r3, #0
 800480a:	4699      	mov	r9, r3
 800480c:	dc36      	bgt.n	800487c <_printf_float+0x360>
 800480e:	f04f 0b00 	mov.w	fp, #0
 8004812:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004816:	f104 021a 	add.w	r2, r4, #26
 800481a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800481c:	9306      	str	r3, [sp, #24]
 800481e:	eba3 0309 	sub.w	r3, r3, r9
 8004822:	455b      	cmp	r3, fp
 8004824:	dc31      	bgt.n	800488a <_printf_float+0x36e>
 8004826:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004828:	459a      	cmp	sl, r3
 800482a:	dc3a      	bgt.n	80048a2 <_printf_float+0x386>
 800482c:	6823      	ldr	r3, [r4, #0]
 800482e:	07da      	lsls	r2, r3, #31
 8004830:	d437      	bmi.n	80048a2 <_printf_float+0x386>
 8004832:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004834:	ebaa 0903 	sub.w	r9, sl, r3
 8004838:	9b06      	ldr	r3, [sp, #24]
 800483a:	ebaa 0303 	sub.w	r3, sl, r3
 800483e:	4599      	cmp	r9, r3
 8004840:	bfa8      	it	ge
 8004842:	4699      	movge	r9, r3
 8004844:	f1b9 0f00 	cmp.w	r9, #0
 8004848:	dc33      	bgt.n	80048b2 <_printf_float+0x396>
 800484a:	f04f 0800 	mov.w	r8, #0
 800484e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004852:	f104 0b1a 	add.w	fp, r4, #26
 8004856:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004858:	ebaa 0303 	sub.w	r3, sl, r3
 800485c:	eba3 0309 	sub.w	r3, r3, r9
 8004860:	4543      	cmp	r3, r8
 8004862:	f77f af79 	ble.w	8004758 <_printf_float+0x23c>
 8004866:	2301      	movs	r3, #1
 8004868:	465a      	mov	r2, fp
 800486a:	4631      	mov	r1, r6
 800486c:	4628      	mov	r0, r5
 800486e:	47b8      	blx	r7
 8004870:	3001      	adds	r0, #1
 8004872:	f43f aeae 	beq.w	80045d2 <_printf_float+0xb6>
 8004876:	f108 0801 	add.w	r8, r8, #1
 800487a:	e7ec      	b.n	8004856 <_printf_float+0x33a>
 800487c:	4642      	mov	r2, r8
 800487e:	4631      	mov	r1, r6
 8004880:	4628      	mov	r0, r5
 8004882:	47b8      	blx	r7
 8004884:	3001      	adds	r0, #1
 8004886:	d1c2      	bne.n	800480e <_printf_float+0x2f2>
 8004888:	e6a3      	b.n	80045d2 <_printf_float+0xb6>
 800488a:	2301      	movs	r3, #1
 800488c:	4631      	mov	r1, r6
 800488e:	4628      	mov	r0, r5
 8004890:	9206      	str	r2, [sp, #24]
 8004892:	47b8      	blx	r7
 8004894:	3001      	adds	r0, #1
 8004896:	f43f ae9c 	beq.w	80045d2 <_printf_float+0xb6>
 800489a:	9a06      	ldr	r2, [sp, #24]
 800489c:	f10b 0b01 	add.w	fp, fp, #1
 80048a0:	e7bb      	b.n	800481a <_printf_float+0x2fe>
 80048a2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80048a6:	4631      	mov	r1, r6
 80048a8:	4628      	mov	r0, r5
 80048aa:	47b8      	blx	r7
 80048ac:	3001      	adds	r0, #1
 80048ae:	d1c0      	bne.n	8004832 <_printf_float+0x316>
 80048b0:	e68f      	b.n	80045d2 <_printf_float+0xb6>
 80048b2:	9a06      	ldr	r2, [sp, #24]
 80048b4:	464b      	mov	r3, r9
 80048b6:	4442      	add	r2, r8
 80048b8:	4631      	mov	r1, r6
 80048ba:	4628      	mov	r0, r5
 80048bc:	47b8      	blx	r7
 80048be:	3001      	adds	r0, #1
 80048c0:	d1c3      	bne.n	800484a <_printf_float+0x32e>
 80048c2:	e686      	b.n	80045d2 <_printf_float+0xb6>
 80048c4:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80048c8:	f1ba 0f01 	cmp.w	sl, #1
 80048cc:	dc01      	bgt.n	80048d2 <_printf_float+0x3b6>
 80048ce:	07db      	lsls	r3, r3, #31
 80048d0:	d536      	bpl.n	8004940 <_printf_float+0x424>
 80048d2:	2301      	movs	r3, #1
 80048d4:	4642      	mov	r2, r8
 80048d6:	4631      	mov	r1, r6
 80048d8:	4628      	mov	r0, r5
 80048da:	47b8      	blx	r7
 80048dc:	3001      	adds	r0, #1
 80048de:	f43f ae78 	beq.w	80045d2 <_printf_float+0xb6>
 80048e2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80048e6:	4631      	mov	r1, r6
 80048e8:	4628      	mov	r0, r5
 80048ea:	47b8      	blx	r7
 80048ec:	3001      	adds	r0, #1
 80048ee:	f43f ae70 	beq.w	80045d2 <_printf_float+0xb6>
 80048f2:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80048f6:	2200      	movs	r2, #0
 80048f8:	2300      	movs	r3, #0
 80048fa:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 80048fe:	f7fc f8eb 	bl	8000ad8 <__aeabi_dcmpeq>
 8004902:	b9c0      	cbnz	r0, 8004936 <_printf_float+0x41a>
 8004904:	4653      	mov	r3, sl
 8004906:	f108 0201 	add.w	r2, r8, #1
 800490a:	4631      	mov	r1, r6
 800490c:	4628      	mov	r0, r5
 800490e:	47b8      	blx	r7
 8004910:	3001      	adds	r0, #1
 8004912:	d10c      	bne.n	800492e <_printf_float+0x412>
 8004914:	e65d      	b.n	80045d2 <_printf_float+0xb6>
 8004916:	2301      	movs	r3, #1
 8004918:	465a      	mov	r2, fp
 800491a:	4631      	mov	r1, r6
 800491c:	4628      	mov	r0, r5
 800491e:	47b8      	blx	r7
 8004920:	3001      	adds	r0, #1
 8004922:	f43f ae56 	beq.w	80045d2 <_printf_float+0xb6>
 8004926:	f108 0801 	add.w	r8, r8, #1
 800492a:	45d0      	cmp	r8, sl
 800492c:	dbf3      	blt.n	8004916 <_printf_float+0x3fa>
 800492e:	464b      	mov	r3, r9
 8004930:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8004934:	e6df      	b.n	80046f6 <_printf_float+0x1da>
 8004936:	f04f 0800 	mov.w	r8, #0
 800493a:	f104 0b1a 	add.w	fp, r4, #26
 800493e:	e7f4      	b.n	800492a <_printf_float+0x40e>
 8004940:	2301      	movs	r3, #1
 8004942:	4642      	mov	r2, r8
 8004944:	e7e1      	b.n	800490a <_printf_float+0x3ee>
 8004946:	2301      	movs	r3, #1
 8004948:	464a      	mov	r2, r9
 800494a:	4631      	mov	r1, r6
 800494c:	4628      	mov	r0, r5
 800494e:	47b8      	blx	r7
 8004950:	3001      	adds	r0, #1
 8004952:	f43f ae3e 	beq.w	80045d2 <_printf_float+0xb6>
 8004956:	f108 0801 	add.w	r8, r8, #1
 800495a:	68e3      	ldr	r3, [r4, #12]
 800495c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800495e:	1a5b      	subs	r3, r3, r1
 8004960:	4543      	cmp	r3, r8
 8004962:	dcf0      	bgt.n	8004946 <_printf_float+0x42a>
 8004964:	e6fc      	b.n	8004760 <_printf_float+0x244>
 8004966:	f04f 0800 	mov.w	r8, #0
 800496a:	f104 0919 	add.w	r9, r4, #25
 800496e:	e7f4      	b.n	800495a <_printf_float+0x43e>

08004970 <_printf_common>:
 8004970:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004974:	4616      	mov	r6, r2
 8004976:	4698      	mov	r8, r3
 8004978:	688a      	ldr	r2, [r1, #8]
 800497a:	690b      	ldr	r3, [r1, #16]
 800497c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8004980:	4293      	cmp	r3, r2
 8004982:	bfb8      	it	lt
 8004984:	4613      	movlt	r3, r2
 8004986:	6033      	str	r3, [r6, #0]
 8004988:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800498c:	4607      	mov	r7, r0
 800498e:	460c      	mov	r4, r1
 8004990:	b10a      	cbz	r2, 8004996 <_printf_common+0x26>
 8004992:	3301      	adds	r3, #1
 8004994:	6033      	str	r3, [r6, #0]
 8004996:	6823      	ldr	r3, [r4, #0]
 8004998:	0699      	lsls	r1, r3, #26
 800499a:	bf42      	ittt	mi
 800499c:	6833      	ldrmi	r3, [r6, #0]
 800499e:	3302      	addmi	r3, #2
 80049a0:	6033      	strmi	r3, [r6, #0]
 80049a2:	6825      	ldr	r5, [r4, #0]
 80049a4:	f015 0506 	ands.w	r5, r5, #6
 80049a8:	d106      	bne.n	80049b8 <_printf_common+0x48>
 80049aa:	f104 0a19 	add.w	sl, r4, #25
 80049ae:	68e3      	ldr	r3, [r4, #12]
 80049b0:	6832      	ldr	r2, [r6, #0]
 80049b2:	1a9b      	subs	r3, r3, r2
 80049b4:	42ab      	cmp	r3, r5
 80049b6:	dc26      	bgt.n	8004a06 <_printf_common+0x96>
 80049b8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80049bc:	6822      	ldr	r2, [r4, #0]
 80049be:	3b00      	subs	r3, #0
 80049c0:	bf18      	it	ne
 80049c2:	2301      	movne	r3, #1
 80049c4:	0692      	lsls	r2, r2, #26
 80049c6:	d42b      	bmi.n	8004a20 <_printf_common+0xb0>
 80049c8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80049cc:	4641      	mov	r1, r8
 80049ce:	4638      	mov	r0, r7
 80049d0:	47c8      	blx	r9
 80049d2:	3001      	adds	r0, #1
 80049d4:	d01e      	beq.n	8004a14 <_printf_common+0xa4>
 80049d6:	6823      	ldr	r3, [r4, #0]
 80049d8:	6922      	ldr	r2, [r4, #16]
 80049da:	f003 0306 	and.w	r3, r3, #6
 80049de:	2b04      	cmp	r3, #4
 80049e0:	bf02      	ittt	eq
 80049e2:	68e5      	ldreq	r5, [r4, #12]
 80049e4:	6833      	ldreq	r3, [r6, #0]
 80049e6:	1aed      	subeq	r5, r5, r3
 80049e8:	68a3      	ldr	r3, [r4, #8]
 80049ea:	bf0c      	ite	eq
 80049ec:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80049f0:	2500      	movne	r5, #0
 80049f2:	4293      	cmp	r3, r2
 80049f4:	bfc4      	itt	gt
 80049f6:	1a9b      	subgt	r3, r3, r2
 80049f8:	18ed      	addgt	r5, r5, r3
 80049fa:	2600      	movs	r6, #0
 80049fc:	341a      	adds	r4, #26
 80049fe:	42b5      	cmp	r5, r6
 8004a00:	d11a      	bne.n	8004a38 <_printf_common+0xc8>
 8004a02:	2000      	movs	r0, #0
 8004a04:	e008      	b.n	8004a18 <_printf_common+0xa8>
 8004a06:	2301      	movs	r3, #1
 8004a08:	4652      	mov	r2, sl
 8004a0a:	4641      	mov	r1, r8
 8004a0c:	4638      	mov	r0, r7
 8004a0e:	47c8      	blx	r9
 8004a10:	3001      	adds	r0, #1
 8004a12:	d103      	bne.n	8004a1c <_printf_common+0xac>
 8004a14:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8004a18:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004a1c:	3501      	adds	r5, #1
 8004a1e:	e7c6      	b.n	80049ae <_printf_common+0x3e>
 8004a20:	18e1      	adds	r1, r4, r3
 8004a22:	1c5a      	adds	r2, r3, #1
 8004a24:	2030      	movs	r0, #48	@ 0x30
 8004a26:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8004a2a:	4422      	add	r2, r4
 8004a2c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8004a30:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8004a34:	3302      	adds	r3, #2
 8004a36:	e7c7      	b.n	80049c8 <_printf_common+0x58>
 8004a38:	2301      	movs	r3, #1
 8004a3a:	4622      	mov	r2, r4
 8004a3c:	4641      	mov	r1, r8
 8004a3e:	4638      	mov	r0, r7
 8004a40:	47c8      	blx	r9
 8004a42:	3001      	adds	r0, #1
 8004a44:	d0e6      	beq.n	8004a14 <_printf_common+0xa4>
 8004a46:	3601      	adds	r6, #1
 8004a48:	e7d9      	b.n	80049fe <_printf_common+0x8e>
	...

08004a4c <_printf_i>:
 8004a4c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004a50:	7e0f      	ldrb	r7, [r1, #24]
 8004a52:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8004a54:	2f78      	cmp	r7, #120	@ 0x78
 8004a56:	4691      	mov	r9, r2
 8004a58:	4680      	mov	r8, r0
 8004a5a:	460c      	mov	r4, r1
 8004a5c:	469a      	mov	sl, r3
 8004a5e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8004a62:	d807      	bhi.n	8004a74 <_printf_i+0x28>
 8004a64:	2f62      	cmp	r7, #98	@ 0x62
 8004a66:	d80a      	bhi.n	8004a7e <_printf_i+0x32>
 8004a68:	2f00      	cmp	r7, #0
 8004a6a:	f000 80d1 	beq.w	8004c10 <_printf_i+0x1c4>
 8004a6e:	2f58      	cmp	r7, #88	@ 0x58
 8004a70:	f000 80b8 	beq.w	8004be4 <_printf_i+0x198>
 8004a74:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004a78:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8004a7c:	e03a      	b.n	8004af4 <_printf_i+0xa8>
 8004a7e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8004a82:	2b15      	cmp	r3, #21
 8004a84:	d8f6      	bhi.n	8004a74 <_printf_i+0x28>
 8004a86:	a101      	add	r1, pc, #4	@ (adr r1, 8004a8c <_printf_i+0x40>)
 8004a88:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004a8c:	08004ae5 	.word	0x08004ae5
 8004a90:	08004af9 	.word	0x08004af9
 8004a94:	08004a75 	.word	0x08004a75
 8004a98:	08004a75 	.word	0x08004a75
 8004a9c:	08004a75 	.word	0x08004a75
 8004aa0:	08004a75 	.word	0x08004a75
 8004aa4:	08004af9 	.word	0x08004af9
 8004aa8:	08004a75 	.word	0x08004a75
 8004aac:	08004a75 	.word	0x08004a75
 8004ab0:	08004a75 	.word	0x08004a75
 8004ab4:	08004a75 	.word	0x08004a75
 8004ab8:	08004bf7 	.word	0x08004bf7
 8004abc:	08004b23 	.word	0x08004b23
 8004ac0:	08004bb1 	.word	0x08004bb1
 8004ac4:	08004a75 	.word	0x08004a75
 8004ac8:	08004a75 	.word	0x08004a75
 8004acc:	08004c19 	.word	0x08004c19
 8004ad0:	08004a75 	.word	0x08004a75
 8004ad4:	08004b23 	.word	0x08004b23
 8004ad8:	08004a75 	.word	0x08004a75
 8004adc:	08004a75 	.word	0x08004a75
 8004ae0:	08004bb9 	.word	0x08004bb9
 8004ae4:	6833      	ldr	r3, [r6, #0]
 8004ae6:	1d1a      	adds	r2, r3, #4
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	6032      	str	r2, [r6, #0]
 8004aec:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004af0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8004af4:	2301      	movs	r3, #1
 8004af6:	e09c      	b.n	8004c32 <_printf_i+0x1e6>
 8004af8:	6833      	ldr	r3, [r6, #0]
 8004afa:	6820      	ldr	r0, [r4, #0]
 8004afc:	1d19      	adds	r1, r3, #4
 8004afe:	6031      	str	r1, [r6, #0]
 8004b00:	0606      	lsls	r6, r0, #24
 8004b02:	d501      	bpl.n	8004b08 <_printf_i+0xbc>
 8004b04:	681d      	ldr	r5, [r3, #0]
 8004b06:	e003      	b.n	8004b10 <_printf_i+0xc4>
 8004b08:	0645      	lsls	r5, r0, #25
 8004b0a:	d5fb      	bpl.n	8004b04 <_printf_i+0xb8>
 8004b0c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8004b10:	2d00      	cmp	r5, #0
 8004b12:	da03      	bge.n	8004b1c <_printf_i+0xd0>
 8004b14:	232d      	movs	r3, #45	@ 0x2d
 8004b16:	426d      	negs	r5, r5
 8004b18:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004b1c:	4858      	ldr	r0, [pc, #352]	@ (8004c80 <_printf_i+0x234>)
 8004b1e:	230a      	movs	r3, #10
 8004b20:	e011      	b.n	8004b46 <_printf_i+0xfa>
 8004b22:	6821      	ldr	r1, [r4, #0]
 8004b24:	6833      	ldr	r3, [r6, #0]
 8004b26:	0608      	lsls	r0, r1, #24
 8004b28:	f853 5b04 	ldr.w	r5, [r3], #4
 8004b2c:	d402      	bmi.n	8004b34 <_printf_i+0xe8>
 8004b2e:	0649      	lsls	r1, r1, #25
 8004b30:	bf48      	it	mi
 8004b32:	b2ad      	uxthmi	r5, r5
 8004b34:	2f6f      	cmp	r7, #111	@ 0x6f
 8004b36:	4852      	ldr	r0, [pc, #328]	@ (8004c80 <_printf_i+0x234>)
 8004b38:	6033      	str	r3, [r6, #0]
 8004b3a:	bf14      	ite	ne
 8004b3c:	230a      	movne	r3, #10
 8004b3e:	2308      	moveq	r3, #8
 8004b40:	2100      	movs	r1, #0
 8004b42:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8004b46:	6866      	ldr	r6, [r4, #4]
 8004b48:	60a6      	str	r6, [r4, #8]
 8004b4a:	2e00      	cmp	r6, #0
 8004b4c:	db05      	blt.n	8004b5a <_printf_i+0x10e>
 8004b4e:	6821      	ldr	r1, [r4, #0]
 8004b50:	432e      	orrs	r6, r5
 8004b52:	f021 0104 	bic.w	r1, r1, #4
 8004b56:	6021      	str	r1, [r4, #0]
 8004b58:	d04b      	beq.n	8004bf2 <_printf_i+0x1a6>
 8004b5a:	4616      	mov	r6, r2
 8004b5c:	fbb5 f1f3 	udiv	r1, r5, r3
 8004b60:	fb03 5711 	mls	r7, r3, r1, r5
 8004b64:	5dc7      	ldrb	r7, [r0, r7]
 8004b66:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8004b6a:	462f      	mov	r7, r5
 8004b6c:	42bb      	cmp	r3, r7
 8004b6e:	460d      	mov	r5, r1
 8004b70:	d9f4      	bls.n	8004b5c <_printf_i+0x110>
 8004b72:	2b08      	cmp	r3, #8
 8004b74:	d10b      	bne.n	8004b8e <_printf_i+0x142>
 8004b76:	6823      	ldr	r3, [r4, #0]
 8004b78:	07df      	lsls	r7, r3, #31
 8004b7a:	d508      	bpl.n	8004b8e <_printf_i+0x142>
 8004b7c:	6923      	ldr	r3, [r4, #16]
 8004b7e:	6861      	ldr	r1, [r4, #4]
 8004b80:	4299      	cmp	r1, r3
 8004b82:	bfde      	ittt	le
 8004b84:	2330      	movle	r3, #48	@ 0x30
 8004b86:	f806 3c01 	strble.w	r3, [r6, #-1]
 8004b8a:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 8004b8e:	1b92      	subs	r2, r2, r6
 8004b90:	6122      	str	r2, [r4, #16]
 8004b92:	f8cd a000 	str.w	sl, [sp]
 8004b96:	464b      	mov	r3, r9
 8004b98:	aa03      	add	r2, sp, #12
 8004b9a:	4621      	mov	r1, r4
 8004b9c:	4640      	mov	r0, r8
 8004b9e:	f7ff fee7 	bl	8004970 <_printf_common>
 8004ba2:	3001      	adds	r0, #1
 8004ba4:	d14a      	bne.n	8004c3c <_printf_i+0x1f0>
 8004ba6:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8004baa:	b004      	add	sp, #16
 8004bac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004bb0:	6823      	ldr	r3, [r4, #0]
 8004bb2:	f043 0320 	orr.w	r3, r3, #32
 8004bb6:	6023      	str	r3, [r4, #0]
 8004bb8:	4832      	ldr	r0, [pc, #200]	@ (8004c84 <_printf_i+0x238>)
 8004bba:	2778      	movs	r7, #120	@ 0x78
 8004bbc:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8004bc0:	6823      	ldr	r3, [r4, #0]
 8004bc2:	6831      	ldr	r1, [r6, #0]
 8004bc4:	061f      	lsls	r7, r3, #24
 8004bc6:	f851 5b04 	ldr.w	r5, [r1], #4
 8004bca:	d402      	bmi.n	8004bd2 <_printf_i+0x186>
 8004bcc:	065f      	lsls	r7, r3, #25
 8004bce:	bf48      	it	mi
 8004bd0:	b2ad      	uxthmi	r5, r5
 8004bd2:	6031      	str	r1, [r6, #0]
 8004bd4:	07d9      	lsls	r1, r3, #31
 8004bd6:	bf44      	itt	mi
 8004bd8:	f043 0320 	orrmi.w	r3, r3, #32
 8004bdc:	6023      	strmi	r3, [r4, #0]
 8004bde:	b11d      	cbz	r5, 8004be8 <_printf_i+0x19c>
 8004be0:	2310      	movs	r3, #16
 8004be2:	e7ad      	b.n	8004b40 <_printf_i+0xf4>
 8004be4:	4826      	ldr	r0, [pc, #152]	@ (8004c80 <_printf_i+0x234>)
 8004be6:	e7e9      	b.n	8004bbc <_printf_i+0x170>
 8004be8:	6823      	ldr	r3, [r4, #0]
 8004bea:	f023 0320 	bic.w	r3, r3, #32
 8004bee:	6023      	str	r3, [r4, #0]
 8004bf0:	e7f6      	b.n	8004be0 <_printf_i+0x194>
 8004bf2:	4616      	mov	r6, r2
 8004bf4:	e7bd      	b.n	8004b72 <_printf_i+0x126>
 8004bf6:	6833      	ldr	r3, [r6, #0]
 8004bf8:	6825      	ldr	r5, [r4, #0]
 8004bfa:	6961      	ldr	r1, [r4, #20]
 8004bfc:	1d18      	adds	r0, r3, #4
 8004bfe:	6030      	str	r0, [r6, #0]
 8004c00:	062e      	lsls	r6, r5, #24
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	d501      	bpl.n	8004c0a <_printf_i+0x1be>
 8004c06:	6019      	str	r1, [r3, #0]
 8004c08:	e002      	b.n	8004c10 <_printf_i+0x1c4>
 8004c0a:	0668      	lsls	r0, r5, #25
 8004c0c:	d5fb      	bpl.n	8004c06 <_printf_i+0x1ba>
 8004c0e:	8019      	strh	r1, [r3, #0]
 8004c10:	2300      	movs	r3, #0
 8004c12:	6123      	str	r3, [r4, #16]
 8004c14:	4616      	mov	r6, r2
 8004c16:	e7bc      	b.n	8004b92 <_printf_i+0x146>
 8004c18:	6833      	ldr	r3, [r6, #0]
 8004c1a:	1d1a      	adds	r2, r3, #4
 8004c1c:	6032      	str	r2, [r6, #0]
 8004c1e:	681e      	ldr	r6, [r3, #0]
 8004c20:	6862      	ldr	r2, [r4, #4]
 8004c22:	2100      	movs	r1, #0
 8004c24:	4630      	mov	r0, r6
 8004c26:	f7fb fadb 	bl	80001e0 <memchr>
 8004c2a:	b108      	cbz	r0, 8004c30 <_printf_i+0x1e4>
 8004c2c:	1b80      	subs	r0, r0, r6
 8004c2e:	6060      	str	r0, [r4, #4]
 8004c30:	6863      	ldr	r3, [r4, #4]
 8004c32:	6123      	str	r3, [r4, #16]
 8004c34:	2300      	movs	r3, #0
 8004c36:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004c3a:	e7aa      	b.n	8004b92 <_printf_i+0x146>
 8004c3c:	6923      	ldr	r3, [r4, #16]
 8004c3e:	4632      	mov	r2, r6
 8004c40:	4649      	mov	r1, r9
 8004c42:	4640      	mov	r0, r8
 8004c44:	47d0      	blx	sl
 8004c46:	3001      	adds	r0, #1
 8004c48:	d0ad      	beq.n	8004ba6 <_printf_i+0x15a>
 8004c4a:	6823      	ldr	r3, [r4, #0]
 8004c4c:	079b      	lsls	r3, r3, #30
 8004c4e:	d413      	bmi.n	8004c78 <_printf_i+0x22c>
 8004c50:	68e0      	ldr	r0, [r4, #12]
 8004c52:	9b03      	ldr	r3, [sp, #12]
 8004c54:	4298      	cmp	r0, r3
 8004c56:	bfb8      	it	lt
 8004c58:	4618      	movlt	r0, r3
 8004c5a:	e7a6      	b.n	8004baa <_printf_i+0x15e>
 8004c5c:	2301      	movs	r3, #1
 8004c5e:	4632      	mov	r2, r6
 8004c60:	4649      	mov	r1, r9
 8004c62:	4640      	mov	r0, r8
 8004c64:	47d0      	blx	sl
 8004c66:	3001      	adds	r0, #1
 8004c68:	d09d      	beq.n	8004ba6 <_printf_i+0x15a>
 8004c6a:	3501      	adds	r5, #1
 8004c6c:	68e3      	ldr	r3, [r4, #12]
 8004c6e:	9903      	ldr	r1, [sp, #12]
 8004c70:	1a5b      	subs	r3, r3, r1
 8004c72:	42ab      	cmp	r3, r5
 8004c74:	dcf2      	bgt.n	8004c5c <_printf_i+0x210>
 8004c76:	e7eb      	b.n	8004c50 <_printf_i+0x204>
 8004c78:	2500      	movs	r5, #0
 8004c7a:	f104 0619 	add.w	r6, r4, #25
 8004c7e:	e7f5      	b.n	8004c6c <_printf_i+0x220>
 8004c80:	08006d22 	.word	0x08006d22
 8004c84:	08006d33 	.word	0x08006d33

08004c88 <std>:
 8004c88:	2300      	movs	r3, #0
 8004c8a:	b510      	push	{r4, lr}
 8004c8c:	4604      	mov	r4, r0
 8004c8e:	e9c0 3300 	strd	r3, r3, [r0]
 8004c92:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8004c96:	6083      	str	r3, [r0, #8]
 8004c98:	8181      	strh	r1, [r0, #12]
 8004c9a:	6643      	str	r3, [r0, #100]	@ 0x64
 8004c9c:	81c2      	strh	r2, [r0, #14]
 8004c9e:	6183      	str	r3, [r0, #24]
 8004ca0:	4619      	mov	r1, r3
 8004ca2:	2208      	movs	r2, #8
 8004ca4:	305c      	adds	r0, #92	@ 0x5c
 8004ca6:	f000 f8b1 	bl	8004e0c <memset>
 8004caa:	4b0d      	ldr	r3, [pc, #52]	@ (8004ce0 <std+0x58>)
 8004cac:	6263      	str	r3, [r4, #36]	@ 0x24
 8004cae:	4b0d      	ldr	r3, [pc, #52]	@ (8004ce4 <std+0x5c>)
 8004cb0:	62a3      	str	r3, [r4, #40]	@ 0x28
 8004cb2:	4b0d      	ldr	r3, [pc, #52]	@ (8004ce8 <std+0x60>)
 8004cb4:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8004cb6:	4b0d      	ldr	r3, [pc, #52]	@ (8004cec <std+0x64>)
 8004cb8:	6323      	str	r3, [r4, #48]	@ 0x30
 8004cba:	4b0d      	ldr	r3, [pc, #52]	@ (8004cf0 <std+0x68>)
 8004cbc:	6224      	str	r4, [r4, #32]
 8004cbe:	429c      	cmp	r4, r3
 8004cc0:	d006      	beq.n	8004cd0 <std+0x48>
 8004cc2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8004cc6:	4294      	cmp	r4, r2
 8004cc8:	d002      	beq.n	8004cd0 <std+0x48>
 8004cca:	33d0      	adds	r3, #208	@ 0xd0
 8004ccc:	429c      	cmp	r4, r3
 8004cce:	d105      	bne.n	8004cdc <std+0x54>
 8004cd0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8004cd4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004cd8:	f000 b8ca 	b.w	8004e70 <__retarget_lock_init_recursive>
 8004cdc:	bd10      	pop	{r4, pc}
 8004cde:	bf00      	nop
 8004ce0:	080064e9 	.word	0x080064e9
 8004ce4:	0800650b 	.word	0x0800650b
 8004ce8:	08006543 	.word	0x08006543
 8004cec:	08006567 	.word	0x08006567
 8004cf0:	20000314 	.word	0x20000314

08004cf4 <stdio_exit_handler>:
 8004cf4:	4a02      	ldr	r2, [pc, #8]	@ (8004d00 <stdio_exit_handler+0xc>)
 8004cf6:	4903      	ldr	r1, [pc, #12]	@ (8004d04 <stdio_exit_handler+0x10>)
 8004cf8:	4803      	ldr	r0, [pc, #12]	@ (8004d08 <stdio_exit_handler+0x14>)
 8004cfa:	f000 b869 	b.w	8004dd0 <_fwalk_sglue>
 8004cfe:	bf00      	nop
 8004d00:	20000010 	.word	0x20000010
 8004d04:	08005d8d 	.word	0x08005d8d
 8004d08:	20000020 	.word	0x20000020

08004d0c <cleanup_stdio>:
 8004d0c:	6841      	ldr	r1, [r0, #4]
 8004d0e:	4b0c      	ldr	r3, [pc, #48]	@ (8004d40 <cleanup_stdio+0x34>)
 8004d10:	4299      	cmp	r1, r3
 8004d12:	b510      	push	{r4, lr}
 8004d14:	4604      	mov	r4, r0
 8004d16:	d001      	beq.n	8004d1c <cleanup_stdio+0x10>
 8004d18:	f001 f838 	bl	8005d8c <_fflush_r>
 8004d1c:	68a1      	ldr	r1, [r4, #8]
 8004d1e:	4b09      	ldr	r3, [pc, #36]	@ (8004d44 <cleanup_stdio+0x38>)
 8004d20:	4299      	cmp	r1, r3
 8004d22:	d002      	beq.n	8004d2a <cleanup_stdio+0x1e>
 8004d24:	4620      	mov	r0, r4
 8004d26:	f001 f831 	bl	8005d8c <_fflush_r>
 8004d2a:	68e1      	ldr	r1, [r4, #12]
 8004d2c:	4b06      	ldr	r3, [pc, #24]	@ (8004d48 <cleanup_stdio+0x3c>)
 8004d2e:	4299      	cmp	r1, r3
 8004d30:	d004      	beq.n	8004d3c <cleanup_stdio+0x30>
 8004d32:	4620      	mov	r0, r4
 8004d34:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004d38:	f001 b828 	b.w	8005d8c <_fflush_r>
 8004d3c:	bd10      	pop	{r4, pc}
 8004d3e:	bf00      	nop
 8004d40:	20000314 	.word	0x20000314
 8004d44:	2000037c 	.word	0x2000037c
 8004d48:	200003e4 	.word	0x200003e4

08004d4c <global_stdio_init.part.0>:
 8004d4c:	b510      	push	{r4, lr}
 8004d4e:	4b0b      	ldr	r3, [pc, #44]	@ (8004d7c <global_stdio_init.part.0+0x30>)
 8004d50:	4c0b      	ldr	r4, [pc, #44]	@ (8004d80 <global_stdio_init.part.0+0x34>)
 8004d52:	4a0c      	ldr	r2, [pc, #48]	@ (8004d84 <global_stdio_init.part.0+0x38>)
 8004d54:	601a      	str	r2, [r3, #0]
 8004d56:	4620      	mov	r0, r4
 8004d58:	2200      	movs	r2, #0
 8004d5a:	2104      	movs	r1, #4
 8004d5c:	f7ff ff94 	bl	8004c88 <std>
 8004d60:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8004d64:	2201      	movs	r2, #1
 8004d66:	2109      	movs	r1, #9
 8004d68:	f7ff ff8e 	bl	8004c88 <std>
 8004d6c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8004d70:	2202      	movs	r2, #2
 8004d72:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004d76:	2112      	movs	r1, #18
 8004d78:	f7ff bf86 	b.w	8004c88 <std>
 8004d7c:	2000044c 	.word	0x2000044c
 8004d80:	20000314 	.word	0x20000314
 8004d84:	08004cf5 	.word	0x08004cf5

08004d88 <__sfp_lock_acquire>:
 8004d88:	4801      	ldr	r0, [pc, #4]	@ (8004d90 <__sfp_lock_acquire+0x8>)
 8004d8a:	f000 b872 	b.w	8004e72 <__retarget_lock_acquire_recursive>
 8004d8e:	bf00      	nop
 8004d90:	20000451 	.word	0x20000451

08004d94 <__sfp_lock_release>:
 8004d94:	4801      	ldr	r0, [pc, #4]	@ (8004d9c <__sfp_lock_release+0x8>)
 8004d96:	f000 b86d 	b.w	8004e74 <__retarget_lock_release_recursive>
 8004d9a:	bf00      	nop
 8004d9c:	20000451 	.word	0x20000451

08004da0 <__sinit>:
 8004da0:	b510      	push	{r4, lr}
 8004da2:	4604      	mov	r4, r0
 8004da4:	f7ff fff0 	bl	8004d88 <__sfp_lock_acquire>
 8004da8:	6a23      	ldr	r3, [r4, #32]
 8004daa:	b11b      	cbz	r3, 8004db4 <__sinit+0x14>
 8004dac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004db0:	f7ff bff0 	b.w	8004d94 <__sfp_lock_release>
 8004db4:	4b04      	ldr	r3, [pc, #16]	@ (8004dc8 <__sinit+0x28>)
 8004db6:	6223      	str	r3, [r4, #32]
 8004db8:	4b04      	ldr	r3, [pc, #16]	@ (8004dcc <__sinit+0x2c>)
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	2b00      	cmp	r3, #0
 8004dbe:	d1f5      	bne.n	8004dac <__sinit+0xc>
 8004dc0:	f7ff ffc4 	bl	8004d4c <global_stdio_init.part.0>
 8004dc4:	e7f2      	b.n	8004dac <__sinit+0xc>
 8004dc6:	bf00      	nop
 8004dc8:	08004d0d 	.word	0x08004d0d
 8004dcc:	2000044c 	.word	0x2000044c

08004dd0 <_fwalk_sglue>:
 8004dd0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004dd4:	4607      	mov	r7, r0
 8004dd6:	4688      	mov	r8, r1
 8004dd8:	4614      	mov	r4, r2
 8004dda:	2600      	movs	r6, #0
 8004ddc:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8004de0:	f1b9 0901 	subs.w	r9, r9, #1
 8004de4:	d505      	bpl.n	8004df2 <_fwalk_sglue+0x22>
 8004de6:	6824      	ldr	r4, [r4, #0]
 8004de8:	2c00      	cmp	r4, #0
 8004dea:	d1f7      	bne.n	8004ddc <_fwalk_sglue+0xc>
 8004dec:	4630      	mov	r0, r6
 8004dee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004df2:	89ab      	ldrh	r3, [r5, #12]
 8004df4:	2b01      	cmp	r3, #1
 8004df6:	d907      	bls.n	8004e08 <_fwalk_sglue+0x38>
 8004df8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004dfc:	3301      	adds	r3, #1
 8004dfe:	d003      	beq.n	8004e08 <_fwalk_sglue+0x38>
 8004e00:	4629      	mov	r1, r5
 8004e02:	4638      	mov	r0, r7
 8004e04:	47c0      	blx	r8
 8004e06:	4306      	orrs	r6, r0
 8004e08:	3568      	adds	r5, #104	@ 0x68
 8004e0a:	e7e9      	b.n	8004de0 <_fwalk_sglue+0x10>

08004e0c <memset>:
 8004e0c:	4402      	add	r2, r0
 8004e0e:	4603      	mov	r3, r0
 8004e10:	4293      	cmp	r3, r2
 8004e12:	d100      	bne.n	8004e16 <memset+0xa>
 8004e14:	4770      	bx	lr
 8004e16:	f803 1b01 	strb.w	r1, [r3], #1
 8004e1a:	e7f9      	b.n	8004e10 <memset+0x4>

08004e1c <__errno>:
 8004e1c:	4b01      	ldr	r3, [pc, #4]	@ (8004e24 <__errno+0x8>)
 8004e1e:	6818      	ldr	r0, [r3, #0]
 8004e20:	4770      	bx	lr
 8004e22:	bf00      	nop
 8004e24:	2000001c 	.word	0x2000001c

08004e28 <__libc_init_array>:
 8004e28:	b570      	push	{r4, r5, r6, lr}
 8004e2a:	4d0d      	ldr	r5, [pc, #52]	@ (8004e60 <__libc_init_array+0x38>)
 8004e2c:	4c0d      	ldr	r4, [pc, #52]	@ (8004e64 <__libc_init_array+0x3c>)
 8004e2e:	1b64      	subs	r4, r4, r5
 8004e30:	10a4      	asrs	r4, r4, #2
 8004e32:	2600      	movs	r6, #0
 8004e34:	42a6      	cmp	r6, r4
 8004e36:	d109      	bne.n	8004e4c <__libc_init_array+0x24>
 8004e38:	4d0b      	ldr	r5, [pc, #44]	@ (8004e68 <__libc_init_array+0x40>)
 8004e3a:	4c0c      	ldr	r4, [pc, #48]	@ (8004e6c <__libc_init_array+0x44>)
 8004e3c:	f001 ff4e 	bl	8006cdc <_init>
 8004e40:	1b64      	subs	r4, r4, r5
 8004e42:	10a4      	asrs	r4, r4, #2
 8004e44:	2600      	movs	r6, #0
 8004e46:	42a6      	cmp	r6, r4
 8004e48:	d105      	bne.n	8004e56 <__libc_init_array+0x2e>
 8004e4a:	bd70      	pop	{r4, r5, r6, pc}
 8004e4c:	f855 3b04 	ldr.w	r3, [r5], #4
 8004e50:	4798      	blx	r3
 8004e52:	3601      	adds	r6, #1
 8004e54:	e7ee      	b.n	8004e34 <__libc_init_array+0xc>
 8004e56:	f855 3b04 	ldr.w	r3, [r5], #4
 8004e5a:	4798      	blx	r3
 8004e5c:	3601      	adds	r6, #1
 8004e5e:	e7f2      	b.n	8004e46 <__libc_init_array+0x1e>
 8004e60:	0800708c 	.word	0x0800708c
 8004e64:	0800708c 	.word	0x0800708c
 8004e68:	0800708c 	.word	0x0800708c
 8004e6c:	08007090 	.word	0x08007090

08004e70 <__retarget_lock_init_recursive>:
 8004e70:	4770      	bx	lr

08004e72 <__retarget_lock_acquire_recursive>:
 8004e72:	4770      	bx	lr

08004e74 <__retarget_lock_release_recursive>:
 8004e74:	4770      	bx	lr
	...

08004e78 <_localeconv_r>:
 8004e78:	4800      	ldr	r0, [pc, #0]	@ (8004e7c <_localeconv_r+0x4>)
 8004e7a:	4770      	bx	lr
 8004e7c:	2000015c 	.word	0x2000015c

08004e80 <quorem>:
 8004e80:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004e84:	6903      	ldr	r3, [r0, #16]
 8004e86:	690c      	ldr	r4, [r1, #16]
 8004e88:	42a3      	cmp	r3, r4
 8004e8a:	4607      	mov	r7, r0
 8004e8c:	db7e      	blt.n	8004f8c <quorem+0x10c>
 8004e8e:	3c01      	subs	r4, #1
 8004e90:	f101 0814 	add.w	r8, r1, #20
 8004e94:	00a3      	lsls	r3, r4, #2
 8004e96:	f100 0514 	add.w	r5, r0, #20
 8004e9a:	9300      	str	r3, [sp, #0]
 8004e9c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8004ea0:	9301      	str	r3, [sp, #4]
 8004ea2:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8004ea6:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8004eaa:	3301      	adds	r3, #1
 8004eac:	429a      	cmp	r2, r3
 8004eae:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8004eb2:	fbb2 f6f3 	udiv	r6, r2, r3
 8004eb6:	d32e      	bcc.n	8004f16 <quorem+0x96>
 8004eb8:	f04f 0a00 	mov.w	sl, #0
 8004ebc:	46c4      	mov	ip, r8
 8004ebe:	46ae      	mov	lr, r5
 8004ec0:	46d3      	mov	fp, sl
 8004ec2:	f85c 3b04 	ldr.w	r3, [ip], #4
 8004ec6:	b298      	uxth	r0, r3
 8004ec8:	fb06 a000 	mla	r0, r6, r0, sl
 8004ecc:	0c02      	lsrs	r2, r0, #16
 8004ece:	0c1b      	lsrs	r3, r3, #16
 8004ed0:	fb06 2303 	mla	r3, r6, r3, r2
 8004ed4:	f8de 2000 	ldr.w	r2, [lr]
 8004ed8:	b280      	uxth	r0, r0
 8004eda:	b292      	uxth	r2, r2
 8004edc:	1a12      	subs	r2, r2, r0
 8004ede:	445a      	add	r2, fp
 8004ee0:	f8de 0000 	ldr.w	r0, [lr]
 8004ee4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8004ee8:	b29b      	uxth	r3, r3
 8004eea:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8004eee:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8004ef2:	b292      	uxth	r2, r2
 8004ef4:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8004ef8:	45e1      	cmp	r9, ip
 8004efa:	f84e 2b04 	str.w	r2, [lr], #4
 8004efe:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8004f02:	d2de      	bcs.n	8004ec2 <quorem+0x42>
 8004f04:	9b00      	ldr	r3, [sp, #0]
 8004f06:	58eb      	ldr	r3, [r5, r3]
 8004f08:	b92b      	cbnz	r3, 8004f16 <quorem+0x96>
 8004f0a:	9b01      	ldr	r3, [sp, #4]
 8004f0c:	3b04      	subs	r3, #4
 8004f0e:	429d      	cmp	r5, r3
 8004f10:	461a      	mov	r2, r3
 8004f12:	d32f      	bcc.n	8004f74 <quorem+0xf4>
 8004f14:	613c      	str	r4, [r7, #16]
 8004f16:	4638      	mov	r0, r7
 8004f18:	f001 f9de 	bl	80062d8 <__mcmp>
 8004f1c:	2800      	cmp	r0, #0
 8004f1e:	db25      	blt.n	8004f6c <quorem+0xec>
 8004f20:	4629      	mov	r1, r5
 8004f22:	2000      	movs	r0, #0
 8004f24:	f858 2b04 	ldr.w	r2, [r8], #4
 8004f28:	f8d1 c000 	ldr.w	ip, [r1]
 8004f2c:	fa1f fe82 	uxth.w	lr, r2
 8004f30:	fa1f f38c 	uxth.w	r3, ip
 8004f34:	eba3 030e 	sub.w	r3, r3, lr
 8004f38:	4403      	add	r3, r0
 8004f3a:	0c12      	lsrs	r2, r2, #16
 8004f3c:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8004f40:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8004f44:	b29b      	uxth	r3, r3
 8004f46:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8004f4a:	45c1      	cmp	r9, r8
 8004f4c:	f841 3b04 	str.w	r3, [r1], #4
 8004f50:	ea4f 4022 	mov.w	r0, r2, asr #16
 8004f54:	d2e6      	bcs.n	8004f24 <quorem+0xa4>
 8004f56:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8004f5a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8004f5e:	b922      	cbnz	r2, 8004f6a <quorem+0xea>
 8004f60:	3b04      	subs	r3, #4
 8004f62:	429d      	cmp	r5, r3
 8004f64:	461a      	mov	r2, r3
 8004f66:	d30b      	bcc.n	8004f80 <quorem+0x100>
 8004f68:	613c      	str	r4, [r7, #16]
 8004f6a:	3601      	adds	r6, #1
 8004f6c:	4630      	mov	r0, r6
 8004f6e:	b003      	add	sp, #12
 8004f70:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004f74:	6812      	ldr	r2, [r2, #0]
 8004f76:	3b04      	subs	r3, #4
 8004f78:	2a00      	cmp	r2, #0
 8004f7a:	d1cb      	bne.n	8004f14 <quorem+0x94>
 8004f7c:	3c01      	subs	r4, #1
 8004f7e:	e7c6      	b.n	8004f0e <quorem+0x8e>
 8004f80:	6812      	ldr	r2, [r2, #0]
 8004f82:	3b04      	subs	r3, #4
 8004f84:	2a00      	cmp	r2, #0
 8004f86:	d1ef      	bne.n	8004f68 <quorem+0xe8>
 8004f88:	3c01      	subs	r4, #1
 8004f8a:	e7ea      	b.n	8004f62 <quorem+0xe2>
 8004f8c:	2000      	movs	r0, #0
 8004f8e:	e7ee      	b.n	8004f6e <quorem+0xee>

08004f90 <_dtoa_r>:
 8004f90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004f94:	69c7      	ldr	r7, [r0, #28]
 8004f96:	b097      	sub	sp, #92	@ 0x5c
 8004f98:	ed8d 0b04 	vstr	d0, [sp, #16]
 8004f9c:	ec55 4b10 	vmov	r4, r5, d0
 8004fa0:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8004fa2:	9107      	str	r1, [sp, #28]
 8004fa4:	4681      	mov	r9, r0
 8004fa6:	920c      	str	r2, [sp, #48]	@ 0x30
 8004fa8:	9311      	str	r3, [sp, #68]	@ 0x44
 8004faa:	b97f      	cbnz	r7, 8004fcc <_dtoa_r+0x3c>
 8004fac:	2010      	movs	r0, #16
 8004fae:	f000 fdbf 	bl	8005b30 <malloc>
 8004fb2:	4602      	mov	r2, r0
 8004fb4:	f8c9 001c 	str.w	r0, [r9, #28]
 8004fb8:	b920      	cbnz	r0, 8004fc4 <_dtoa_r+0x34>
 8004fba:	4ba9      	ldr	r3, [pc, #676]	@ (8005260 <_dtoa_r+0x2d0>)
 8004fbc:	21ef      	movs	r1, #239	@ 0xef
 8004fbe:	48a9      	ldr	r0, [pc, #676]	@ (8005264 <_dtoa_r+0x2d4>)
 8004fc0:	f001 fb3a 	bl	8006638 <__assert_func>
 8004fc4:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8004fc8:	6007      	str	r7, [r0, #0]
 8004fca:	60c7      	str	r7, [r0, #12]
 8004fcc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8004fd0:	6819      	ldr	r1, [r3, #0]
 8004fd2:	b159      	cbz	r1, 8004fec <_dtoa_r+0x5c>
 8004fd4:	685a      	ldr	r2, [r3, #4]
 8004fd6:	604a      	str	r2, [r1, #4]
 8004fd8:	2301      	movs	r3, #1
 8004fda:	4093      	lsls	r3, r2
 8004fdc:	608b      	str	r3, [r1, #8]
 8004fde:	4648      	mov	r0, r9
 8004fe0:	f000 ff48 	bl	8005e74 <_Bfree>
 8004fe4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8004fe8:	2200      	movs	r2, #0
 8004fea:	601a      	str	r2, [r3, #0]
 8004fec:	1e2b      	subs	r3, r5, #0
 8004fee:	bfb9      	ittee	lt
 8004ff0:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8004ff4:	9305      	strlt	r3, [sp, #20]
 8004ff6:	2300      	movge	r3, #0
 8004ff8:	6033      	strge	r3, [r6, #0]
 8004ffa:	9f05      	ldr	r7, [sp, #20]
 8004ffc:	4b9a      	ldr	r3, [pc, #616]	@ (8005268 <_dtoa_r+0x2d8>)
 8004ffe:	bfbc      	itt	lt
 8005000:	2201      	movlt	r2, #1
 8005002:	6032      	strlt	r2, [r6, #0]
 8005004:	43bb      	bics	r3, r7
 8005006:	d112      	bne.n	800502e <_dtoa_r+0x9e>
 8005008:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800500a:	f242 730f 	movw	r3, #9999	@ 0x270f
 800500e:	6013      	str	r3, [r2, #0]
 8005010:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8005014:	4323      	orrs	r3, r4
 8005016:	f000 855a 	beq.w	8005ace <_dtoa_r+0xb3e>
 800501a:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800501c:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800527c <_dtoa_r+0x2ec>
 8005020:	2b00      	cmp	r3, #0
 8005022:	f000 855c 	beq.w	8005ade <_dtoa_r+0xb4e>
 8005026:	f10a 0303 	add.w	r3, sl, #3
 800502a:	f000 bd56 	b.w	8005ada <_dtoa_r+0xb4a>
 800502e:	ed9d 7b04 	vldr	d7, [sp, #16]
 8005032:	2200      	movs	r2, #0
 8005034:	ec51 0b17 	vmov	r0, r1, d7
 8005038:	2300      	movs	r3, #0
 800503a:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800503e:	f7fb fd4b 	bl	8000ad8 <__aeabi_dcmpeq>
 8005042:	4680      	mov	r8, r0
 8005044:	b158      	cbz	r0, 800505e <_dtoa_r+0xce>
 8005046:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8005048:	2301      	movs	r3, #1
 800504a:	6013      	str	r3, [r2, #0]
 800504c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800504e:	b113      	cbz	r3, 8005056 <_dtoa_r+0xc6>
 8005050:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8005052:	4b86      	ldr	r3, [pc, #536]	@ (800526c <_dtoa_r+0x2dc>)
 8005054:	6013      	str	r3, [r2, #0]
 8005056:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8005280 <_dtoa_r+0x2f0>
 800505a:	f000 bd40 	b.w	8005ade <_dtoa_r+0xb4e>
 800505e:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 8005062:	aa14      	add	r2, sp, #80	@ 0x50
 8005064:	a915      	add	r1, sp, #84	@ 0x54
 8005066:	4648      	mov	r0, r9
 8005068:	f001 f9e6 	bl	8006438 <__d2b>
 800506c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8005070:	9002      	str	r0, [sp, #8]
 8005072:	2e00      	cmp	r6, #0
 8005074:	d078      	beq.n	8005168 <_dtoa_r+0x1d8>
 8005076:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005078:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800507c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005080:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8005084:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8005088:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800508c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8005090:	4619      	mov	r1, r3
 8005092:	2200      	movs	r2, #0
 8005094:	4b76      	ldr	r3, [pc, #472]	@ (8005270 <_dtoa_r+0x2e0>)
 8005096:	f7fb f8ff 	bl	8000298 <__aeabi_dsub>
 800509a:	a36b      	add	r3, pc, #428	@ (adr r3, 8005248 <_dtoa_r+0x2b8>)
 800509c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80050a0:	f7fb fab2 	bl	8000608 <__aeabi_dmul>
 80050a4:	a36a      	add	r3, pc, #424	@ (adr r3, 8005250 <_dtoa_r+0x2c0>)
 80050a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80050aa:	f7fb f8f7 	bl	800029c <__adddf3>
 80050ae:	4604      	mov	r4, r0
 80050b0:	4630      	mov	r0, r6
 80050b2:	460d      	mov	r5, r1
 80050b4:	f7fb fa3e 	bl	8000534 <__aeabi_i2d>
 80050b8:	a367      	add	r3, pc, #412	@ (adr r3, 8005258 <_dtoa_r+0x2c8>)
 80050ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80050be:	f7fb faa3 	bl	8000608 <__aeabi_dmul>
 80050c2:	4602      	mov	r2, r0
 80050c4:	460b      	mov	r3, r1
 80050c6:	4620      	mov	r0, r4
 80050c8:	4629      	mov	r1, r5
 80050ca:	f7fb f8e7 	bl	800029c <__adddf3>
 80050ce:	4604      	mov	r4, r0
 80050d0:	460d      	mov	r5, r1
 80050d2:	f7fb fd49 	bl	8000b68 <__aeabi_d2iz>
 80050d6:	2200      	movs	r2, #0
 80050d8:	4607      	mov	r7, r0
 80050da:	2300      	movs	r3, #0
 80050dc:	4620      	mov	r0, r4
 80050de:	4629      	mov	r1, r5
 80050e0:	f7fb fd04 	bl	8000aec <__aeabi_dcmplt>
 80050e4:	b140      	cbz	r0, 80050f8 <_dtoa_r+0x168>
 80050e6:	4638      	mov	r0, r7
 80050e8:	f7fb fa24 	bl	8000534 <__aeabi_i2d>
 80050ec:	4622      	mov	r2, r4
 80050ee:	462b      	mov	r3, r5
 80050f0:	f7fb fcf2 	bl	8000ad8 <__aeabi_dcmpeq>
 80050f4:	b900      	cbnz	r0, 80050f8 <_dtoa_r+0x168>
 80050f6:	3f01      	subs	r7, #1
 80050f8:	2f16      	cmp	r7, #22
 80050fa:	d852      	bhi.n	80051a2 <_dtoa_r+0x212>
 80050fc:	4b5d      	ldr	r3, [pc, #372]	@ (8005274 <_dtoa_r+0x2e4>)
 80050fe:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8005102:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005106:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800510a:	f7fb fcef 	bl	8000aec <__aeabi_dcmplt>
 800510e:	2800      	cmp	r0, #0
 8005110:	d049      	beq.n	80051a6 <_dtoa_r+0x216>
 8005112:	3f01      	subs	r7, #1
 8005114:	2300      	movs	r3, #0
 8005116:	9310      	str	r3, [sp, #64]	@ 0x40
 8005118:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800511a:	1b9b      	subs	r3, r3, r6
 800511c:	1e5a      	subs	r2, r3, #1
 800511e:	bf45      	ittet	mi
 8005120:	f1c3 0301 	rsbmi	r3, r3, #1
 8005124:	9300      	strmi	r3, [sp, #0]
 8005126:	2300      	movpl	r3, #0
 8005128:	2300      	movmi	r3, #0
 800512a:	9206      	str	r2, [sp, #24]
 800512c:	bf54      	ite	pl
 800512e:	9300      	strpl	r3, [sp, #0]
 8005130:	9306      	strmi	r3, [sp, #24]
 8005132:	2f00      	cmp	r7, #0
 8005134:	db39      	blt.n	80051aa <_dtoa_r+0x21a>
 8005136:	9b06      	ldr	r3, [sp, #24]
 8005138:	970d      	str	r7, [sp, #52]	@ 0x34
 800513a:	443b      	add	r3, r7
 800513c:	9306      	str	r3, [sp, #24]
 800513e:	2300      	movs	r3, #0
 8005140:	9308      	str	r3, [sp, #32]
 8005142:	9b07      	ldr	r3, [sp, #28]
 8005144:	2b09      	cmp	r3, #9
 8005146:	d863      	bhi.n	8005210 <_dtoa_r+0x280>
 8005148:	2b05      	cmp	r3, #5
 800514a:	bfc4      	itt	gt
 800514c:	3b04      	subgt	r3, #4
 800514e:	9307      	strgt	r3, [sp, #28]
 8005150:	9b07      	ldr	r3, [sp, #28]
 8005152:	f1a3 0302 	sub.w	r3, r3, #2
 8005156:	bfcc      	ite	gt
 8005158:	2400      	movgt	r4, #0
 800515a:	2401      	movle	r4, #1
 800515c:	2b03      	cmp	r3, #3
 800515e:	d863      	bhi.n	8005228 <_dtoa_r+0x298>
 8005160:	e8df f003 	tbb	[pc, r3]
 8005164:	2b375452 	.word	0x2b375452
 8005168:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800516c:	441e      	add	r6, r3
 800516e:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8005172:	2b20      	cmp	r3, #32
 8005174:	bfc1      	itttt	gt
 8005176:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800517a:	409f      	lslgt	r7, r3
 800517c:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8005180:	fa24 f303 	lsrgt.w	r3, r4, r3
 8005184:	bfd6      	itet	le
 8005186:	f1c3 0320 	rsble	r3, r3, #32
 800518a:	ea47 0003 	orrgt.w	r0, r7, r3
 800518e:	fa04 f003 	lslle.w	r0, r4, r3
 8005192:	f7fb f9bf 	bl	8000514 <__aeabi_ui2d>
 8005196:	2201      	movs	r2, #1
 8005198:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800519c:	3e01      	subs	r6, #1
 800519e:	9212      	str	r2, [sp, #72]	@ 0x48
 80051a0:	e776      	b.n	8005090 <_dtoa_r+0x100>
 80051a2:	2301      	movs	r3, #1
 80051a4:	e7b7      	b.n	8005116 <_dtoa_r+0x186>
 80051a6:	9010      	str	r0, [sp, #64]	@ 0x40
 80051a8:	e7b6      	b.n	8005118 <_dtoa_r+0x188>
 80051aa:	9b00      	ldr	r3, [sp, #0]
 80051ac:	1bdb      	subs	r3, r3, r7
 80051ae:	9300      	str	r3, [sp, #0]
 80051b0:	427b      	negs	r3, r7
 80051b2:	9308      	str	r3, [sp, #32]
 80051b4:	2300      	movs	r3, #0
 80051b6:	930d      	str	r3, [sp, #52]	@ 0x34
 80051b8:	e7c3      	b.n	8005142 <_dtoa_r+0x1b2>
 80051ba:	2301      	movs	r3, #1
 80051bc:	9309      	str	r3, [sp, #36]	@ 0x24
 80051be:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80051c0:	eb07 0b03 	add.w	fp, r7, r3
 80051c4:	f10b 0301 	add.w	r3, fp, #1
 80051c8:	2b01      	cmp	r3, #1
 80051ca:	9303      	str	r3, [sp, #12]
 80051cc:	bfb8      	it	lt
 80051ce:	2301      	movlt	r3, #1
 80051d0:	e006      	b.n	80051e0 <_dtoa_r+0x250>
 80051d2:	2301      	movs	r3, #1
 80051d4:	9309      	str	r3, [sp, #36]	@ 0x24
 80051d6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80051d8:	2b00      	cmp	r3, #0
 80051da:	dd28      	ble.n	800522e <_dtoa_r+0x29e>
 80051dc:	469b      	mov	fp, r3
 80051de:	9303      	str	r3, [sp, #12]
 80051e0:	f8d9 001c 	ldr.w	r0, [r9, #28]
 80051e4:	2100      	movs	r1, #0
 80051e6:	2204      	movs	r2, #4
 80051e8:	f102 0514 	add.w	r5, r2, #20
 80051ec:	429d      	cmp	r5, r3
 80051ee:	d926      	bls.n	800523e <_dtoa_r+0x2ae>
 80051f0:	6041      	str	r1, [r0, #4]
 80051f2:	4648      	mov	r0, r9
 80051f4:	f000 fdfe 	bl	8005df4 <_Balloc>
 80051f8:	4682      	mov	sl, r0
 80051fa:	2800      	cmp	r0, #0
 80051fc:	d142      	bne.n	8005284 <_dtoa_r+0x2f4>
 80051fe:	4b1e      	ldr	r3, [pc, #120]	@ (8005278 <_dtoa_r+0x2e8>)
 8005200:	4602      	mov	r2, r0
 8005202:	f240 11af 	movw	r1, #431	@ 0x1af
 8005206:	e6da      	b.n	8004fbe <_dtoa_r+0x2e>
 8005208:	2300      	movs	r3, #0
 800520a:	e7e3      	b.n	80051d4 <_dtoa_r+0x244>
 800520c:	2300      	movs	r3, #0
 800520e:	e7d5      	b.n	80051bc <_dtoa_r+0x22c>
 8005210:	2401      	movs	r4, #1
 8005212:	2300      	movs	r3, #0
 8005214:	9307      	str	r3, [sp, #28]
 8005216:	9409      	str	r4, [sp, #36]	@ 0x24
 8005218:	f04f 3bff 	mov.w	fp, #4294967295	@ 0xffffffff
 800521c:	2200      	movs	r2, #0
 800521e:	f8cd b00c 	str.w	fp, [sp, #12]
 8005222:	2312      	movs	r3, #18
 8005224:	920c      	str	r2, [sp, #48]	@ 0x30
 8005226:	e7db      	b.n	80051e0 <_dtoa_r+0x250>
 8005228:	2301      	movs	r3, #1
 800522a:	9309      	str	r3, [sp, #36]	@ 0x24
 800522c:	e7f4      	b.n	8005218 <_dtoa_r+0x288>
 800522e:	f04f 0b01 	mov.w	fp, #1
 8005232:	f8cd b00c 	str.w	fp, [sp, #12]
 8005236:	465b      	mov	r3, fp
 8005238:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800523c:	e7d0      	b.n	80051e0 <_dtoa_r+0x250>
 800523e:	3101      	adds	r1, #1
 8005240:	0052      	lsls	r2, r2, #1
 8005242:	e7d1      	b.n	80051e8 <_dtoa_r+0x258>
 8005244:	f3af 8000 	nop.w
 8005248:	636f4361 	.word	0x636f4361
 800524c:	3fd287a7 	.word	0x3fd287a7
 8005250:	8b60c8b3 	.word	0x8b60c8b3
 8005254:	3fc68a28 	.word	0x3fc68a28
 8005258:	509f79fb 	.word	0x509f79fb
 800525c:	3fd34413 	.word	0x3fd34413
 8005260:	08006d51 	.word	0x08006d51
 8005264:	08006d68 	.word	0x08006d68
 8005268:	7ff00000 	.word	0x7ff00000
 800526c:	08006d21 	.word	0x08006d21
 8005270:	3ff80000 	.word	0x3ff80000
 8005274:	08006eb8 	.word	0x08006eb8
 8005278:	08006dc0 	.word	0x08006dc0
 800527c:	08006d4d 	.word	0x08006d4d
 8005280:	08006d20 	.word	0x08006d20
 8005284:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8005288:	6018      	str	r0, [r3, #0]
 800528a:	9b03      	ldr	r3, [sp, #12]
 800528c:	2b0e      	cmp	r3, #14
 800528e:	f200 80a1 	bhi.w	80053d4 <_dtoa_r+0x444>
 8005292:	2c00      	cmp	r4, #0
 8005294:	f000 809e 	beq.w	80053d4 <_dtoa_r+0x444>
 8005298:	2f00      	cmp	r7, #0
 800529a:	dd33      	ble.n	8005304 <_dtoa_r+0x374>
 800529c:	4b9c      	ldr	r3, [pc, #624]	@ (8005510 <_dtoa_r+0x580>)
 800529e:	f007 020f 	and.w	r2, r7, #15
 80052a2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80052a6:	ed93 7b00 	vldr	d7, [r3]
 80052aa:	05f8      	lsls	r0, r7, #23
 80052ac:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 80052b0:	ea4f 1427 	mov.w	r4, r7, asr #4
 80052b4:	d516      	bpl.n	80052e4 <_dtoa_r+0x354>
 80052b6:	4b97      	ldr	r3, [pc, #604]	@ (8005514 <_dtoa_r+0x584>)
 80052b8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80052bc:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80052c0:	f7fb facc 	bl	800085c <__aeabi_ddiv>
 80052c4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80052c8:	f004 040f 	and.w	r4, r4, #15
 80052cc:	2603      	movs	r6, #3
 80052ce:	4d91      	ldr	r5, [pc, #580]	@ (8005514 <_dtoa_r+0x584>)
 80052d0:	b954      	cbnz	r4, 80052e8 <_dtoa_r+0x358>
 80052d2:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80052d6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80052da:	f7fb fabf 	bl	800085c <__aeabi_ddiv>
 80052de:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80052e2:	e028      	b.n	8005336 <_dtoa_r+0x3a6>
 80052e4:	2602      	movs	r6, #2
 80052e6:	e7f2      	b.n	80052ce <_dtoa_r+0x33e>
 80052e8:	07e1      	lsls	r1, r4, #31
 80052ea:	d508      	bpl.n	80052fe <_dtoa_r+0x36e>
 80052ec:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80052f0:	e9d5 2300 	ldrd	r2, r3, [r5]
 80052f4:	f7fb f988 	bl	8000608 <__aeabi_dmul>
 80052f8:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80052fc:	3601      	adds	r6, #1
 80052fe:	1064      	asrs	r4, r4, #1
 8005300:	3508      	adds	r5, #8
 8005302:	e7e5      	b.n	80052d0 <_dtoa_r+0x340>
 8005304:	f000 80af 	beq.w	8005466 <_dtoa_r+0x4d6>
 8005308:	427c      	negs	r4, r7
 800530a:	4b81      	ldr	r3, [pc, #516]	@ (8005510 <_dtoa_r+0x580>)
 800530c:	4d81      	ldr	r5, [pc, #516]	@ (8005514 <_dtoa_r+0x584>)
 800530e:	f004 020f 	and.w	r2, r4, #15
 8005312:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005316:	e9d3 2300 	ldrd	r2, r3, [r3]
 800531a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800531e:	f7fb f973 	bl	8000608 <__aeabi_dmul>
 8005322:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005326:	1124      	asrs	r4, r4, #4
 8005328:	2300      	movs	r3, #0
 800532a:	2602      	movs	r6, #2
 800532c:	2c00      	cmp	r4, #0
 800532e:	f040 808f 	bne.w	8005450 <_dtoa_r+0x4c0>
 8005332:	2b00      	cmp	r3, #0
 8005334:	d1d3      	bne.n	80052de <_dtoa_r+0x34e>
 8005336:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8005338:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800533c:	2b00      	cmp	r3, #0
 800533e:	f000 8094 	beq.w	800546a <_dtoa_r+0x4da>
 8005342:	4b75      	ldr	r3, [pc, #468]	@ (8005518 <_dtoa_r+0x588>)
 8005344:	2200      	movs	r2, #0
 8005346:	4620      	mov	r0, r4
 8005348:	4629      	mov	r1, r5
 800534a:	f7fb fbcf 	bl	8000aec <__aeabi_dcmplt>
 800534e:	2800      	cmp	r0, #0
 8005350:	f000 808b 	beq.w	800546a <_dtoa_r+0x4da>
 8005354:	9b03      	ldr	r3, [sp, #12]
 8005356:	2b00      	cmp	r3, #0
 8005358:	f000 8087 	beq.w	800546a <_dtoa_r+0x4da>
 800535c:	f1bb 0f00 	cmp.w	fp, #0
 8005360:	dd34      	ble.n	80053cc <_dtoa_r+0x43c>
 8005362:	4620      	mov	r0, r4
 8005364:	4b6d      	ldr	r3, [pc, #436]	@ (800551c <_dtoa_r+0x58c>)
 8005366:	2200      	movs	r2, #0
 8005368:	4629      	mov	r1, r5
 800536a:	f7fb f94d 	bl	8000608 <__aeabi_dmul>
 800536e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005372:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 8005376:	3601      	adds	r6, #1
 8005378:	465c      	mov	r4, fp
 800537a:	4630      	mov	r0, r6
 800537c:	f7fb f8da 	bl	8000534 <__aeabi_i2d>
 8005380:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005384:	f7fb f940 	bl	8000608 <__aeabi_dmul>
 8005388:	4b65      	ldr	r3, [pc, #404]	@ (8005520 <_dtoa_r+0x590>)
 800538a:	2200      	movs	r2, #0
 800538c:	f7fa ff86 	bl	800029c <__adddf3>
 8005390:	4605      	mov	r5, r0
 8005392:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8005396:	2c00      	cmp	r4, #0
 8005398:	d16a      	bne.n	8005470 <_dtoa_r+0x4e0>
 800539a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800539e:	4b61      	ldr	r3, [pc, #388]	@ (8005524 <_dtoa_r+0x594>)
 80053a0:	2200      	movs	r2, #0
 80053a2:	f7fa ff79 	bl	8000298 <__aeabi_dsub>
 80053a6:	4602      	mov	r2, r0
 80053a8:	460b      	mov	r3, r1
 80053aa:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80053ae:	462a      	mov	r2, r5
 80053b0:	4633      	mov	r3, r6
 80053b2:	f7fb fbb9 	bl	8000b28 <__aeabi_dcmpgt>
 80053b6:	2800      	cmp	r0, #0
 80053b8:	f040 8298 	bne.w	80058ec <_dtoa_r+0x95c>
 80053bc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80053c0:	462a      	mov	r2, r5
 80053c2:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 80053c6:	f7fb fb91 	bl	8000aec <__aeabi_dcmplt>
 80053ca:	bb38      	cbnz	r0, 800541c <_dtoa_r+0x48c>
 80053cc:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 80053d0:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80053d4:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 80053d6:	2b00      	cmp	r3, #0
 80053d8:	f2c0 8157 	blt.w	800568a <_dtoa_r+0x6fa>
 80053dc:	2f0e      	cmp	r7, #14
 80053de:	f300 8154 	bgt.w	800568a <_dtoa_r+0x6fa>
 80053e2:	4b4b      	ldr	r3, [pc, #300]	@ (8005510 <_dtoa_r+0x580>)
 80053e4:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80053e8:	ed93 7b00 	vldr	d7, [r3]
 80053ec:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80053ee:	2b00      	cmp	r3, #0
 80053f0:	ed8d 7b00 	vstr	d7, [sp]
 80053f4:	f280 80e5 	bge.w	80055c2 <_dtoa_r+0x632>
 80053f8:	9b03      	ldr	r3, [sp, #12]
 80053fa:	2b00      	cmp	r3, #0
 80053fc:	f300 80e1 	bgt.w	80055c2 <_dtoa_r+0x632>
 8005400:	d10c      	bne.n	800541c <_dtoa_r+0x48c>
 8005402:	4b48      	ldr	r3, [pc, #288]	@ (8005524 <_dtoa_r+0x594>)
 8005404:	2200      	movs	r2, #0
 8005406:	ec51 0b17 	vmov	r0, r1, d7
 800540a:	f7fb f8fd 	bl	8000608 <__aeabi_dmul>
 800540e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005412:	f7fb fb7f 	bl	8000b14 <__aeabi_dcmpge>
 8005416:	2800      	cmp	r0, #0
 8005418:	f000 8266 	beq.w	80058e8 <_dtoa_r+0x958>
 800541c:	2400      	movs	r4, #0
 800541e:	4625      	mov	r5, r4
 8005420:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8005422:	4656      	mov	r6, sl
 8005424:	ea6f 0803 	mvn.w	r8, r3
 8005428:	2700      	movs	r7, #0
 800542a:	4621      	mov	r1, r4
 800542c:	4648      	mov	r0, r9
 800542e:	f000 fd21 	bl	8005e74 <_Bfree>
 8005432:	2d00      	cmp	r5, #0
 8005434:	f000 80bd 	beq.w	80055b2 <_dtoa_r+0x622>
 8005438:	b12f      	cbz	r7, 8005446 <_dtoa_r+0x4b6>
 800543a:	42af      	cmp	r7, r5
 800543c:	d003      	beq.n	8005446 <_dtoa_r+0x4b6>
 800543e:	4639      	mov	r1, r7
 8005440:	4648      	mov	r0, r9
 8005442:	f000 fd17 	bl	8005e74 <_Bfree>
 8005446:	4629      	mov	r1, r5
 8005448:	4648      	mov	r0, r9
 800544a:	f000 fd13 	bl	8005e74 <_Bfree>
 800544e:	e0b0      	b.n	80055b2 <_dtoa_r+0x622>
 8005450:	07e2      	lsls	r2, r4, #31
 8005452:	d505      	bpl.n	8005460 <_dtoa_r+0x4d0>
 8005454:	e9d5 2300 	ldrd	r2, r3, [r5]
 8005458:	f7fb f8d6 	bl	8000608 <__aeabi_dmul>
 800545c:	3601      	adds	r6, #1
 800545e:	2301      	movs	r3, #1
 8005460:	1064      	asrs	r4, r4, #1
 8005462:	3508      	adds	r5, #8
 8005464:	e762      	b.n	800532c <_dtoa_r+0x39c>
 8005466:	2602      	movs	r6, #2
 8005468:	e765      	b.n	8005336 <_dtoa_r+0x3a6>
 800546a:	9c03      	ldr	r4, [sp, #12]
 800546c:	46b8      	mov	r8, r7
 800546e:	e784      	b.n	800537a <_dtoa_r+0x3ea>
 8005470:	4b27      	ldr	r3, [pc, #156]	@ (8005510 <_dtoa_r+0x580>)
 8005472:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8005474:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8005478:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800547c:	4454      	add	r4, sl
 800547e:	2900      	cmp	r1, #0
 8005480:	d054      	beq.n	800552c <_dtoa_r+0x59c>
 8005482:	4929      	ldr	r1, [pc, #164]	@ (8005528 <_dtoa_r+0x598>)
 8005484:	2000      	movs	r0, #0
 8005486:	f7fb f9e9 	bl	800085c <__aeabi_ddiv>
 800548a:	4633      	mov	r3, r6
 800548c:	462a      	mov	r2, r5
 800548e:	f7fa ff03 	bl	8000298 <__aeabi_dsub>
 8005492:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8005496:	4656      	mov	r6, sl
 8005498:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800549c:	f7fb fb64 	bl	8000b68 <__aeabi_d2iz>
 80054a0:	4605      	mov	r5, r0
 80054a2:	f7fb f847 	bl	8000534 <__aeabi_i2d>
 80054a6:	4602      	mov	r2, r0
 80054a8:	460b      	mov	r3, r1
 80054aa:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80054ae:	f7fa fef3 	bl	8000298 <__aeabi_dsub>
 80054b2:	3530      	adds	r5, #48	@ 0x30
 80054b4:	4602      	mov	r2, r0
 80054b6:	460b      	mov	r3, r1
 80054b8:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80054bc:	f806 5b01 	strb.w	r5, [r6], #1
 80054c0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80054c4:	f7fb fb12 	bl	8000aec <__aeabi_dcmplt>
 80054c8:	2800      	cmp	r0, #0
 80054ca:	d172      	bne.n	80055b2 <_dtoa_r+0x622>
 80054cc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80054d0:	4911      	ldr	r1, [pc, #68]	@ (8005518 <_dtoa_r+0x588>)
 80054d2:	2000      	movs	r0, #0
 80054d4:	f7fa fee0 	bl	8000298 <__aeabi_dsub>
 80054d8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80054dc:	f7fb fb06 	bl	8000aec <__aeabi_dcmplt>
 80054e0:	2800      	cmp	r0, #0
 80054e2:	f040 80b4 	bne.w	800564e <_dtoa_r+0x6be>
 80054e6:	42a6      	cmp	r6, r4
 80054e8:	f43f af70 	beq.w	80053cc <_dtoa_r+0x43c>
 80054ec:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80054f0:	4b0a      	ldr	r3, [pc, #40]	@ (800551c <_dtoa_r+0x58c>)
 80054f2:	2200      	movs	r2, #0
 80054f4:	f7fb f888 	bl	8000608 <__aeabi_dmul>
 80054f8:	4b08      	ldr	r3, [pc, #32]	@ (800551c <_dtoa_r+0x58c>)
 80054fa:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80054fe:	2200      	movs	r2, #0
 8005500:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005504:	f7fb f880 	bl	8000608 <__aeabi_dmul>
 8005508:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800550c:	e7c4      	b.n	8005498 <_dtoa_r+0x508>
 800550e:	bf00      	nop
 8005510:	08006eb8 	.word	0x08006eb8
 8005514:	08006e90 	.word	0x08006e90
 8005518:	3ff00000 	.word	0x3ff00000
 800551c:	40240000 	.word	0x40240000
 8005520:	401c0000 	.word	0x401c0000
 8005524:	40140000 	.word	0x40140000
 8005528:	3fe00000 	.word	0x3fe00000
 800552c:	4631      	mov	r1, r6
 800552e:	4628      	mov	r0, r5
 8005530:	f7fb f86a 	bl	8000608 <__aeabi_dmul>
 8005534:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8005538:	9413      	str	r4, [sp, #76]	@ 0x4c
 800553a:	4656      	mov	r6, sl
 800553c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005540:	f7fb fb12 	bl	8000b68 <__aeabi_d2iz>
 8005544:	4605      	mov	r5, r0
 8005546:	f7fa fff5 	bl	8000534 <__aeabi_i2d>
 800554a:	4602      	mov	r2, r0
 800554c:	460b      	mov	r3, r1
 800554e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005552:	f7fa fea1 	bl	8000298 <__aeabi_dsub>
 8005556:	3530      	adds	r5, #48	@ 0x30
 8005558:	f806 5b01 	strb.w	r5, [r6], #1
 800555c:	4602      	mov	r2, r0
 800555e:	460b      	mov	r3, r1
 8005560:	42a6      	cmp	r6, r4
 8005562:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8005566:	f04f 0200 	mov.w	r2, #0
 800556a:	d124      	bne.n	80055b6 <_dtoa_r+0x626>
 800556c:	4baf      	ldr	r3, [pc, #700]	@ (800582c <_dtoa_r+0x89c>)
 800556e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8005572:	f7fa fe93 	bl	800029c <__adddf3>
 8005576:	4602      	mov	r2, r0
 8005578:	460b      	mov	r3, r1
 800557a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800557e:	f7fb fad3 	bl	8000b28 <__aeabi_dcmpgt>
 8005582:	2800      	cmp	r0, #0
 8005584:	d163      	bne.n	800564e <_dtoa_r+0x6be>
 8005586:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800558a:	49a8      	ldr	r1, [pc, #672]	@ (800582c <_dtoa_r+0x89c>)
 800558c:	2000      	movs	r0, #0
 800558e:	f7fa fe83 	bl	8000298 <__aeabi_dsub>
 8005592:	4602      	mov	r2, r0
 8005594:	460b      	mov	r3, r1
 8005596:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800559a:	f7fb faa7 	bl	8000aec <__aeabi_dcmplt>
 800559e:	2800      	cmp	r0, #0
 80055a0:	f43f af14 	beq.w	80053cc <_dtoa_r+0x43c>
 80055a4:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 80055a6:	1e73      	subs	r3, r6, #1
 80055a8:	9313      	str	r3, [sp, #76]	@ 0x4c
 80055aa:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80055ae:	2b30      	cmp	r3, #48	@ 0x30
 80055b0:	d0f8      	beq.n	80055a4 <_dtoa_r+0x614>
 80055b2:	4647      	mov	r7, r8
 80055b4:	e03b      	b.n	800562e <_dtoa_r+0x69e>
 80055b6:	4b9e      	ldr	r3, [pc, #632]	@ (8005830 <_dtoa_r+0x8a0>)
 80055b8:	f7fb f826 	bl	8000608 <__aeabi_dmul>
 80055bc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80055c0:	e7bc      	b.n	800553c <_dtoa_r+0x5ac>
 80055c2:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 80055c6:	4656      	mov	r6, sl
 80055c8:	e9dd 2300 	ldrd	r2, r3, [sp]
 80055cc:	4620      	mov	r0, r4
 80055ce:	4629      	mov	r1, r5
 80055d0:	f7fb f944 	bl	800085c <__aeabi_ddiv>
 80055d4:	f7fb fac8 	bl	8000b68 <__aeabi_d2iz>
 80055d8:	4680      	mov	r8, r0
 80055da:	f7fa ffab 	bl	8000534 <__aeabi_i2d>
 80055de:	e9dd 2300 	ldrd	r2, r3, [sp]
 80055e2:	f7fb f811 	bl	8000608 <__aeabi_dmul>
 80055e6:	4602      	mov	r2, r0
 80055e8:	460b      	mov	r3, r1
 80055ea:	4620      	mov	r0, r4
 80055ec:	4629      	mov	r1, r5
 80055ee:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 80055f2:	f7fa fe51 	bl	8000298 <__aeabi_dsub>
 80055f6:	f806 4b01 	strb.w	r4, [r6], #1
 80055fa:	9d03      	ldr	r5, [sp, #12]
 80055fc:	eba6 040a 	sub.w	r4, r6, sl
 8005600:	42a5      	cmp	r5, r4
 8005602:	4602      	mov	r2, r0
 8005604:	460b      	mov	r3, r1
 8005606:	d133      	bne.n	8005670 <_dtoa_r+0x6e0>
 8005608:	f7fa fe48 	bl	800029c <__adddf3>
 800560c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005610:	4604      	mov	r4, r0
 8005612:	460d      	mov	r5, r1
 8005614:	f7fb fa88 	bl	8000b28 <__aeabi_dcmpgt>
 8005618:	b9c0      	cbnz	r0, 800564c <_dtoa_r+0x6bc>
 800561a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800561e:	4620      	mov	r0, r4
 8005620:	4629      	mov	r1, r5
 8005622:	f7fb fa59 	bl	8000ad8 <__aeabi_dcmpeq>
 8005626:	b110      	cbz	r0, 800562e <_dtoa_r+0x69e>
 8005628:	f018 0f01 	tst.w	r8, #1
 800562c:	d10e      	bne.n	800564c <_dtoa_r+0x6bc>
 800562e:	9902      	ldr	r1, [sp, #8]
 8005630:	4648      	mov	r0, r9
 8005632:	f000 fc1f 	bl	8005e74 <_Bfree>
 8005636:	2300      	movs	r3, #0
 8005638:	7033      	strb	r3, [r6, #0]
 800563a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800563c:	3701      	adds	r7, #1
 800563e:	601f      	str	r7, [r3, #0]
 8005640:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8005642:	2b00      	cmp	r3, #0
 8005644:	f000 824b 	beq.w	8005ade <_dtoa_r+0xb4e>
 8005648:	601e      	str	r6, [r3, #0]
 800564a:	e248      	b.n	8005ade <_dtoa_r+0xb4e>
 800564c:	46b8      	mov	r8, r7
 800564e:	4633      	mov	r3, r6
 8005650:	461e      	mov	r6, r3
 8005652:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005656:	2a39      	cmp	r2, #57	@ 0x39
 8005658:	d106      	bne.n	8005668 <_dtoa_r+0x6d8>
 800565a:	459a      	cmp	sl, r3
 800565c:	d1f8      	bne.n	8005650 <_dtoa_r+0x6c0>
 800565e:	2230      	movs	r2, #48	@ 0x30
 8005660:	f108 0801 	add.w	r8, r8, #1
 8005664:	f88a 2000 	strb.w	r2, [sl]
 8005668:	781a      	ldrb	r2, [r3, #0]
 800566a:	3201      	adds	r2, #1
 800566c:	701a      	strb	r2, [r3, #0]
 800566e:	e7a0      	b.n	80055b2 <_dtoa_r+0x622>
 8005670:	4b6f      	ldr	r3, [pc, #444]	@ (8005830 <_dtoa_r+0x8a0>)
 8005672:	2200      	movs	r2, #0
 8005674:	f7fa ffc8 	bl	8000608 <__aeabi_dmul>
 8005678:	2200      	movs	r2, #0
 800567a:	2300      	movs	r3, #0
 800567c:	4604      	mov	r4, r0
 800567e:	460d      	mov	r5, r1
 8005680:	f7fb fa2a 	bl	8000ad8 <__aeabi_dcmpeq>
 8005684:	2800      	cmp	r0, #0
 8005686:	d09f      	beq.n	80055c8 <_dtoa_r+0x638>
 8005688:	e7d1      	b.n	800562e <_dtoa_r+0x69e>
 800568a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800568c:	2a00      	cmp	r2, #0
 800568e:	f000 80ea 	beq.w	8005866 <_dtoa_r+0x8d6>
 8005692:	9a07      	ldr	r2, [sp, #28]
 8005694:	2a01      	cmp	r2, #1
 8005696:	f300 80cd 	bgt.w	8005834 <_dtoa_r+0x8a4>
 800569a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800569c:	2a00      	cmp	r2, #0
 800569e:	f000 80c1 	beq.w	8005824 <_dtoa_r+0x894>
 80056a2:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 80056a6:	9c08      	ldr	r4, [sp, #32]
 80056a8:	9e00      	ldr	r6, [sp, #0]
 80056aa:	9a00      	ldr	r2, [sp, #0]
 80056ac:	441a      	add	r2, r3
 80056ae:	9200      	str	r2, [sp, #0]
 80056b0:	9a06      	ldr	r2, [sp, #24]
 80056b2:	2101      	movs	r1, #1
 80056b4:	441a      	add	r2, r3
 80056b6:	4648      	mov	r0, r9
 80056b8:	9206      	str	r2, [sp, #24]
 80056ba:	f000 fc8f 	bl	8005fdc <__i2b>
 80056be:	4605      	mov	r5, r0
 80056c0:	b166      	cbz	r6, 80056dc <_dtoa_r+0x74c>
 80056c2:	9b06      	ldr	r3, [sp, #24]
 80056c4:	2b00      	cmp	r3, #0
 80056c6:	dd09      	ble.n	80056dc <_dtoa_r+0x74c>
 80056c8:	42b3      	cmp	r3, r6
 80056ca:	9a00      	ldr	r2, [sp, #0]
 80056cc:	bfa8      	it	ge
 80056ce:	4633      	movge	r3, r6
 80056d0:	1ad2      	subs	r2, r2, r3
 80056d2:	9200      	str	r2, [sp, #0]
 80056d4:	9a06      	ldr	r2, [sp, #24]
 80056d6:	1af6      	subs	r6, r6, r3
 80056d8:	1ad3      	subs	r3, r2, r3
 80056da:	9306      	str	r3, [sp, #24]
 80056dc:	9b08      	ldr	r3, [sp, #32]
 80056de:	b30b      	cbz	r3, 8005724 <_dtoa_r+0x794>
 80056e0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80056e2:	2b00      	cmp	r3, #0
 80056e4:	f000 80c6 	beq.w	8005874 <_dtoa_r+0x8e4>
 80056e8:	2c00      	cmp	r4, #0
 80056ea:	f000 80c0 	beq.w	800586e <_dtoa_r+0x8de>
 80056ee:	4629      	mov	r1, r5
 80056f0:	4622      	mov	r2, r4
 80056f2:	4648      	mov	r0, r9
 80056f4:	f000 fd2a 	bl	800614c <__pow5mult>
 80056f8:	9a02      	ldr	r2, [sp, #8]
 80056fa:	4601      	mov	r1, r0
 80056fc:	4605      	mov	r5, r0
 80056fe:	4648      	mov	r0, r9
 8005700:	f000 fc82 	bl	8006008 <__multiply>
 8005704:	9902      	ldr	r1, [sp, #8]
 8005706:	4680      	mov	r8, r0
 8005708:	4648      	mov	r0, r9
 800570a:	f000 fbb3 	bl	8005e74 <_Bfree>
 800570e:	9b08      	ldr	r3, [sp, #32]
 8005710:	1b1b      	subs	r3, r3, r4
 8005712:	9308      	str	r3, [sp, #32]
 8005714:	f000 80b1 	beq.w	800587a <_dtoa_r+0x8ea>
 8005718:	9a08      	ldr	r2, [sp, #32]
 800571a:	4641      	mov	r1, r8
 800571c:	4648      	mov	r0, r9
 800571e:	f000 fd15 	bl	800614c <__pow5mult>
 8005722:	9002      	str	r0, [sp, #8]
 8005724:	2101      	movs	r1, #1
 8005726:	4648      	mov	r0, r9
 8005728:	f000 fc58 	bl	8005fdc <__i2b>
 800572c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800572e:	4604      	mov	r4, r0
 8005730:	2b00      	cmp	r3, #0
 8005732:	f000 81d8 	beq.w	8005ae6 <_dtoa_r+0xb56>
 8005736:	461a      	mov	r2, r3
 8005738:	4601      	mov	r1, r0
 800573a:	4648      	mov	r0, r9
 800573c:	f000 fd06 	bl	800614c <__pow5mult>
 8005740:	9b07      	ldr	r3, [sp, #28]
 8005742:	2b01      	cmp	r3, #1
 8005744:	4604      	mov	r4, r0
 8005746:	f300 809f 	bgt.w	8005888 <_dtoa_r+0x8f8>
 800574a:	9b04      	ldr	r3, [sp, #16]
 800574c:	2b00      	cmp	r3, #0
 800574e:	f040 8097 	bne.w	8005880 <_dtoa_r+0x8f0>
 8005752:	9b05      	ldr	r3, [sp, #20]
 8005754:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005758:	2b00      	cmp	r3, #0
 800575a:	f040 8093 	bne.w	8005884 <_dtoa_r+0x8f4>
 800575e:	9b05      	ldr	r3, [sp, #20]
 8005760:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8005764:	0d1b      	lsrs	r3, r3, #20
 8005766:	051b      	lsls	r3, r3, #20
 8005768:	b133      	cbz	r3, 8005778 <_dtoa_r+0x7e8>
 800576a:	9b00      	ldr	r3, [sp, #0]
 800576c:	3301      	adds	r3, #1
 800576e:	9300      	str	r3, [sp, #0]
 8005770:	9b06      	ldr	r3, [sp, #24]
 8005772:	3301      	adds	r3, #1
 8005774:	9306      	str	r3, [sp, #24]
 8005776:	2301      	movs	r3, #1
 8005778:	9308      	str	r3, [sp, #32]
 800577a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800577c:	2b00      	cmp	r3, #0
 800577e:	f000 81b8 	beq.w	8005af2 <_dtoa_r+0xb62>
 8005782:	6923      	ldr	r3, [r4, #16]
 8005784:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8005788:	6918      	ldr	r0, [r3, #16]
 800578a:	f000 fbdb 	bl	8005f44 <__hi0bits>
 800578e:	f1c0 0020 	rsb	r0, r0, #32
 8005792:	9b06      	ldr	r3, [sp, #24]
 8005794:	4418      	add	r0, r3
 8005796:	f010 001f 	ands.w	r0, r0, #31
 800579a:	f000 8082 	beq.w	80058a2 <_dtoa_r+0x912>
 800579e:	f1c0 0320 	rsb	r3, r0, #32
 80057a2:	2b04      	cmp	r3, #4
 80057a4:	dd73      	ble.n	800588e <_dtoa_r+0x8fe>
 80057a6:	9b00      	ldr	r3, [sp, #0]
 80057a8:	f1c0 001c 	rsb	r0, r0, #28
 80057ac:	4403      	add	r3, r0
 80057ae:	9300      	str	r3, [sp, #0]
 80057b0:	9b06      	ldr	r3, [sp, #24]
 80057b2:	4403      	add	r3, r0
 80057b4:	4406      	add	r6, r0
 80057b6:	9306      	str	r3, [sp, #24]
 80057b8:	9b00      	ldr	r3, [sp, #0]
 80057ba:	2b00      	cmp	r3, #0
 80057bc:	dd05      	ble.n	80057ca <_dtoa_r+0x83a>
 80057be:	9902      	ldr	r1, [sp, #8]
 80057c0:	461a      	mov	r2, r3
 80057c2:	4648      	mov	r0, r9
 80057c4:	f000 fd1c 	bl	8006200 <__lshift>
 80057c8:	9002      	str	r0, [sp, #8]
 80057ca:	9b06      	ldr	r3, [sp, #24]
 80057cc:	2b00      	cmp	r3, #0
 80057ce:	dd05      	ble.n	80057dc <_dtoa_r+0x84c>
 80057d0:	4621      	mov	r1, r4
 80057d2:	461a      	mov	r2, r3
 80057d4:	4648      	mov	r0, r9
 80057d6:	f000 fd13 	bl	8006200 <__lshift>
 80057da:	4604      	mov	r4, r0
 80057dc:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80057de:	2b00      	cmp	r3, #0
 80057e0:	d061      	beq.n	80058a6 <_dtoa_r+0x916>
 80057e2:	9802      	ldr	r0, [sp, #8]
 80057e4:	4621      	mov	r1, r4
 80057e6:	f000 fd77 	bl	80062d8 <__mcmp>
 80057ea:	2800      	cmp	r0, #0
 80057ec:	da5b      	bge.n	80058a6 <_dtoa_r+0x916>
 80057ee:	2300      	movs	r3, #0
 80057f0:	9902      	ldr	r1, [sp, #8]
 80057f2:	220a      	movs	r2, #10
 80057f4:	4648      	mov	r0, r9
 80057f6:	f000 fb5f 	bl	8005eb8 <__multadd>
 80057fa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80057fc:	9002      	str	r0, [sp, #8]
 80057fe:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 8005802:	2b00      	cmp	r3, #0
 8005804:	f000 8177 	beq.w	8005af6 <_dtoa_r+0xb66>
 8005808:	4629      	mov	r1, r5
 800580a:	2300      	movs	r3, #0
 800580c:	220a      	movs	r2, #10
 800580e:	4648      	mov	r0, r9
 8005810:	f000 fb52 	bl	8005eb8 <__multadd>
 8005814:	f1bb 0f00 	cmp.w	fp, #0
 8005818:	4605      	mov	r5, r0
 800581a:	dc6f      	bgt.n	80058fc <_dtoa_r+0x96c>
 800581c:	9b07      	ldr	r3, [sp, #28]
 800581e:	2b02      	cmp	r3, #2
 8005820:	dc49      	bgt.n	80058b6 <_dtoa_r+0x926>
 8005822:	e06b      	b.n	80058fc <_dtoa_r+0x96c>
 8005824:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8005826:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800582a:	e73c      	b.n	80056a6 <_dtoa_r+0x716>
 800582c:	3fe00000 	.word	0x3fe00000
 8005830:	40240000 	.word	0x40240000
 8005834:	9b03      	ldr	r3, [sp, #12]
 8005836:	1e5c      	subs	r4, r3, #1
 8005838:	9b08      	ldr	r3, [sp, #32]
 800583a:	42a3      	cmp	r3, r4
 800583c:	db09      	blt.n	8005852 <_dtoa_r+0x8c2>
 800583e:	1b1c      	subs	r4, r3, r4
 8005840:	9b03      	ldr	r3, [sp, #12]
 8005842:	2b00      	cmp	r3, #0
 8005844:	f6bf af30 	bge.w	80056a8 <_dtoa_r+0x718>
 8005848:	9b00      	ldr	r3, [sp, #0]
 800584a:	9a03      	ldr	r2, [sp, #12]
 800584c:	1a9e      	subs	r6, r3, r2
 800584e:	2300      	movs	r3, #0
 8005850:	e72b      	b.n	80056aa <_dtoa_r+0x71a>
 8005852:	9b08      	ldr	r3, [sp, #32]
 8005854:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8005856:	9408      	str	r4, [sp, #32]
 8005858:	1ae3      	subs	r3, r4, r3
 800585a:	441a      	add	r2, r3
 800585c:	9e00      	ldr	r6, [sp, #0]
 800585e:	9b03      	ldr	r3, [sp, #12]
 8005860:	920d      	str	r2, [sp, #52]	@ 0x34
 8005862:	2400      	movs	r4, #0
 8005864:	e721      	b.n	80056aa <_dtoa_r+0x71a>
 8005866:	9c08      	ldr	r4, [sp, #32]
 8005868:	9e00      	ldr	r6, [sp, #0]
 800586a:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800586c:	e728      	b.n	80056c0 <_dtoa_r+0x730>
 800586e:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8005872:	e751      	b.n	8005718 <_dtoa_r+0x788>
 8005874:	9a08      	ldr	r2, [sp, #32]
 8005876:	9902      	ldr	r1, [sp, #8]
 8005878:	e750      	b.n	800571c <_dtoa_r+0x78c>
 800587a:	f8cd 8008 	str.w	r8, [sp, #8]
 800587e:	e751      	b.n	8005724 <_dtoa_r+0x794>
 8005880:	2300      	movs	r3, #0
 8005882:	e779      	b.n	8005778 <_dtoa_r+0x7e8>
 8005884:	9b04      	ldr	r3, [sp, #16]
 8005886:	e777      	b.n	8005778 <_dtoa_r+0x7e8>
 8005888:	2300      	movs	r3, #0
 800588a:	9308      	str	r3, [sp, #32]
 800588c:	e779      	b.n	8005782 <_dtoa_r+0x7f2>
 800588e:	d093      	beq.n	80057b8 <_dtoa_r+0x828>
 8005890:	9a00      	ldr	r2, [sp, #0]
 8005892:	331c      	adds	r3, #28
 8005894:	441a      	add	r2, r3
 8005896:	9200      	str	r2, [sp, #0]
 8005898:	9a06      	ldr	r2, [sp, #24]
 800589a:	441a      	add	r2, r3
 800589c:	441e      	add	r6, r3
 800589e:	9206      	str	r2, [sp, #24]
 80058a0:	e78a      	b.n	80057b8 <_dtoa_r+0x828>
 80058a2:	4603      	mov	r3, r0
 80058a4:	e7f4      	b.n	8005890 <_dtoa_r+0x900>
 80058a6:	9b03      	ldr	r3, [sp, #12]
 80058a8:	2b00      	cmp	r3, #0
 80058aa:	46b8      	mov	r8, r7
 80058ac:	dc20      	bgt.n	80058f0 <_dtoa_r+0x960>
 80058ae:	469b      	mov	fp, r3
 80058b0:	9b07      	ldr	r3, [sp, #28]
 80058b2:	2b02      	cmp	r3, #2
 80058b4:	dd1e      	ble.n	80058f4 <_dtoa_r+0x964>
 80058b6:	f1bb 0f00 	cmp.w	fp, #0
 80058ba:	f47f adb1 	bne.w	8005420 <_dtoa_r+0x490>
 80058be:	4621      	mov	r1, r4
 80058c0:	465b      	mov	r3, fp
 80058c2:	2205      	movs	r2, #5
 80058c4:	4648      	mov	r0, r9
 80058c6:	f000 faf7 	bl	8005eb8 <__multadd>
 80058ca:	4601      	mov	r1, r0
 80058cc:	4604      	mov	r4, r0
 80058ce:	9802      	ldr	r0, [sp, #8]
 80058d0:	f000 fd02 	bl	80062d8 <__mcmp>
 80058d4:	2800      	cmp	r0, #0
 80058d6:	f77f ada3 	ble.w	8005420 <_dtoa_r+0x490>
 80058da:	4656      	mov	r6, sl
 80058dc:	2331      	movs	r3, #49	@ 0x31
 80058de:	f806 3b01 	strb.w	r3, [r6], #1
 80058e2:	f108 0801 	add.w	r8, r8, #1
 80058e6:	e59f      	b.n	8005428 <_dtoa_r+0x498>
 80058e8:	9c03      	ldr	r4, [sp, #12]
 80058ea:	46b8      	mov	r8, r7
 80058ec:	4625      	mov	r5, r4
 80058ee:	e7f4      	b.n	80058da <_dtoa_r+0x94a>
 80058f0:	f8dd b00c 	ldr.w	fp, [sp, #12]
 80058f4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80058f6:	2b00      	cmp	r3, #0
 80058f8:	f000 8101 	beq.w	8005afe <_dtoa_r+0xb6e>
 80058fc:	2e00      	cmp	r6, #0
 80058fe:	dd05      	ble.n	800590c <_dtoa_r+0x97c>
 8005900:	4629      	mov	r1, r5
 8005902:	4632      	mov	r2, r6
 8005904:	4648      	mov	r0, r9
 8005906:	f000 fc7b 	bl	8006200 <__lshift>
 800590a:	4605      	mov	r5, r0
 800590c:	9b08      	ldr	r3, [sp, #32]
 800590e:	2b00      	cmp	r3, #0
 8005910:	d05c      	beq.n	80059cc <_dtoa_r+0xa3c>
 8005912:	6869      	ldr	r1, [r5, #4]
 8005914:	4648      	mov	r0, r9
 8005916:	f000 fa6d 	bl	8005df4 <_Balloc>
 800591a:	4606      	mov	r6, r0
 800591c:	b928      	cbnz	r0, 800592a <_dtoa_r+0x99a>
 800591e:	4b82      	ldr	r3, [pc, #520]	@ (8005b28 <_dtoa_r+0xb98>)
 8005920:	4602      	mov	r2, r0
 8005922:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8005926:	f7ff bb4a 	b.w	8004fbe <_dtoa_r+0x2e>
 800592a:	692a      	ldr	r2, [r5, #16]
 800592c:	3202      	adds	r2, #2
 800592e:	0092      	lsls	r2, r2, #2
 8005930:	f105 010c 	add.w	r1, r5, #12
 8005934:	300c      	adds	r0, #12
 8005936:	f000 fe71 	bl	800661c <memcpy>
 800593a:	2201      	movs	r2, #1
 800593c:	4631      	mov	r1, r6
 800593e:	4648      	mov	r0, r9
 8005940:	f000 fc5e 	bl	8006200 <__lshift>
 8005944:	f10a 0301 	add.w	r3, sl, #1
 8005948:	9300      	str	r3, [sp, #0]
 800594a:	eb0a 030b 	add.w	r3, sl, fp
 800594e:	9308      	str	r3, [sp, #32]
 8005950:	9b04      	ldr	r3, [sp, #16]
 8005952:	f003 0301 	and.w	r3, r3, #1
 8005956:	462f      	mov	r7, r5
 8005958:	9306      	str	r3, [sp, #24]
 800595a:	4605      	mov	r5, r0
 800595c:	9b00      	ldr	r3, [sp, #0]
 800595e:	9802      	ldr	r0, [sp, #8]
 8005960:	4621      	mov	r1, r4
 8005962:	f103 3bff 	add.w	fp, r3, #4294967295	@ 0xffffffff
 8005966:	f7ff fa8b 	bl	8004e80 <quorem>
 800596a:	4603      	mov	r3, r0
 800596c:	3330      	adds	r3, #48	@ 0x30
 800596e:	9003      	str	r0, [sp, #12]
 8005970:	4639      	mov	r1, r7
 8005972:	9802      	ldr	r0, [sp, #8]
 8005974:	9309      	str	r3, [sp, #36]	@ 0x24
 8005976:	f000 fcaf 	bl	80062d8 <__mcmp>
 800597a:	462a      	mov	r2, r5
 800597c:	9004      	str	r0, [sp, #16]
 800597e:	4621      	mov	r1, r4
 8005980:	4648      	mov	r0, r9
 8005982:	f000 fcc5 	bl	8006310 <__mdiff>
 8005986:	68c2      	ldr	r2, [r0, #12]
 8005988:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800598a:	4606      	mov	r6, r0
 800598c:	bb02      	cbnz	r2, 80059d0 <_dtoa_r+0xa40>
 800598e:	4601      	mov	r1, r0
 8005990:	9802      	ldr	r0, [sp, #8]
 8005992:	f000 fca1 	bl	80062d8 <__mcmp>
 8005996:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005998:	4602      	mov	r2, r0
 800599a:	4631      	mov	r1, r6
 800599c:	4648      	mov	r0, r9
 800599e:	920c      	str	r2, [sp, #48]	@ 0x30
 80059a0:	9309      	str	r3, [sp, #36]	@ 0x24
 80059a2:	f000 fa67 	bl	8005e74 <_Bfree>
 80059a6:	9b07      	ldr	r3, [sp, #28]
 80059a8:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 80059aa:	9e00      	ldr	r6, [sp, #0]
 80059ac:	ea42 0103 	orr.w	r1, r2, r3
 80059b0:	9b06      	ldr	r3, [sp, #24]
 80059b2:	4319      	orrs	r1, r3
 80059b4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80059b6:	d10d      	bne.n	80059d4 <_dtoa_r+0xa44>
 80059b8:	2b39      	cmp	r3, #57	@ 0x39
 80059ba:	d027      	beq.n	8005a0c <_dtoa_r+0xa7c>
 80059bc:	9a04      	ldr	r2, [sp, #16]
 80059be:	2a00      	cmp	r2, #0
 80059c0:	dd01      	ble.n	80059c6 <_dtoa_r+0xa36>
 80059c2:	9b03      	ldr	r3, [sp, #12]
 80059c4:	3331      	adds	r3, #49	@ 0x31
 80059c6:	f88b 3000 	strb.w	r3, [fp]
 80059ca:	e52e      	b.n	800542a <_dtoa_r+0x49a>
 80059cc:	4628      	mov	r0, r5
 80059ce:	e7b9      	b.n	8005944 <_dtoa_r+0x9b4>
 80059d0:	2201      	movs	r2, #1
 80059d2:	e7e2      	b.n	800599a <_dtoa_r+0xa0a>
 80059d4:	9904      	ldr	r1, [sp, #16]
 80059d6:	2900      	cmp	r1, #0
 80059d8:	db04      	blt.n	80059e4 <_dtoa_r+0xa54>
 80059da:	9807      	ldr	r0, [sp, #28]
 80059dc:	4301      	orrs	r1, r0
 80059de:	9806      	ldr	r0, [sp, #24]
 80059e0:	4301      	orrs	r1, r0
 80059e2:	d120      	bne.n	8005a26 <_dtoa_r+0xa96>
 80059e4:	2a00      	cmp	r2, #0
 80059e6:	ddee      	ble.n	80059c6 <_dtoa_r+0xa36>
 80059e8:	9902      	ldr	r1, [sp, #8]
 80059ea:	9300      	str	r3, [sp, #0]
 80059ec:	2201      	movs	r2, #1
 80059ee:	4648      	mov	r0, r9
 80059f0:	f000 fc06 	bl	8006200 <__lshift>
 80059f4:	4621      	mov	r1, r4
 80059f6:	9002      	str	r0, [sp, #8]
 80059f8:	f000 fc6e 	bl	80062d8 <__mcmp>
 80059fc:	2800      	cmp	r0, #0
 80059fe:	9b00      	ldr	r3, [sp, #0]
 8005a00:	dc02      	bgt.n	8005a08 <_dtoa_r+0xa78>
 8005a02:	d1e0      	bne.n	80059c6 <_dtoa_r+0xa36>
 8005a04:	07da      	lsls	r2, r3, #31
 8005a06:	d5de      	bpl.n	80059c6 <_dtoa_r+0xa36>
 8005a08:	2b39      	cmp	r3, #57	@ 0x39
 8005a0a:	d1da      	bne.n	80059c2 <_dtoa_r+0xa32>
 8005a0c:	2339      	movs	r3, #57	@ 0x39
 8005a0e:	f88b 3000 	strb.w	r3, [fp]
 8005a12:	4633      	mov	r3, r6
 8005a14:	461e      	mov	r6, r3
 8005a16:	3b01      	subs	r3, #1
 8005a18:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8005a1c:	2a39      	cmp	r2, #57	@ 0x39
 8005a1e:	d04e      	beq.n	8005abe <_dtoa_r+0xb2e>
 8005a20:	3201      	adds	r2, #1
 8005a22:	701a      	strb	r2, [r3, #0]
 8005a24:	e501      	b.n	800542a <_dtoa_r+0x49a>
 8005a26:	2a00      	cmp	r2, #0
 8005a28:	dd03      	ble.n	8005a32 <_dtoa_r+0xaa2>
 8005a2a:	2b39      	cmp	r3, #57	@ 0x39
 8005a2c:	d0ee      	beq.n	8005a0c <_dtoa_r+0xa7c>
 8005a2e:	3301      	adds	r3, #1
 8005a30:	e7c9      	b.n	80059c6 <_dtoa_r+0xa36>
 8005a32:	9a00      	ldr	r2, [sp, #0]
 8005a34:	9908      	ldr	r1, [sp, #32]
 8005a36:	f802 3c01 	strb.w	r3, [r2, #-1]
 8005a3a:	428a      	cmp	r2, r1
 8005a3c:	d028      	beq.n	8005a90 <_dtoa_r+0xb00>
 8005a3e:	9902      	ldr	r1, [sp, #8]
 8005a40:	2300      	movs	r3, #0
 8005a42:	220a      	movs	r2, #10
 8005a44:	4648      	mov	r0, r9
 8005a46:	f000 fa37 	bl	8005eb8 <__multadd>
 8005a4a:	42af      	cmp	r7, r5
 8005a4c:	9002      	str	r0, [sp, #8]
 8005a4e:	f04f 0300 	mov.w	r3, #0
 8005a52:	f04f 020a 	mov.w	r2, #10
 8005a56:	4639      	mov	r1, r7
 8005a58:	4648      	mov	r0, r9
 8005a5a:	d107      	bne.n	8005a6c <_dtoa_r+0xadc>
 8005a5c:	f000 fa2c 	bl	8005eb8 <__multadd>
 8005a60:	4607      	mov	r7, r0
 8005a62:	4605      	mov	r5, r0
 8005a64:	9b00      	ldr	r3, [sp, #0]
 8005a66:	3301      	adds	r3, #1
 8005a68:	9300      	str	r3, [sp, #0]
 8005a6a:	e777      	b.n	800595c <_dtoa_r+0x9cc>
 8005a6c:	f000 fa24 	bl	8005eb8 <__multadd>
 8005a70:	4629      	mov	r1, r5
 8005a72:	4607      	mov	r7, r0
 8005a74:	2300      	movs	r3, #0
 8005a76:	220a      	movs	r2, #10
 8005a78:	4648      	mov	r0, r9
 8005a7a:	f000 fa1d 	bl	8005eb8 <__multadd>
 8005a7e:	4605      	mov	r5, r0
 8005a80:	e7f0      	b.n	8005a64 <_dtoa_r+0xad4>
 8005a82:	f1bb 0f00 	cmp.w	fp, #0
 8005a86:	bfcc      	ite	gt
 8005a88:	465e      	movgt	r6, fp
 8005a8a:	2601      	movle	r6, #1
 8005a8c:	4456      	add	r6, sl
 8005a8e:	2700      	movs	r7, #0
 8005a90:	9902      	ldr	r1, [sp, #8]
 8005a92:	9300      	str	r3, [sp, #0]
 8005a94:	2201      	movs	r2, #1
 8005a96:	4648      	mov	r0, r9
 8005a98:	f000 fbb2 	bl	8006200 <__lshift>
 8005a9c:	4621      	mov	r1, r4
 8005a9e:	9002      	str	r0, [sp, #8]
 8005aa0:	f000 fc1a 	bl	80062d8 <__mcmp>
 8005aa4:	2800      	cmp	r0, #0
 8005aa6:	dcb4      	bgt.n	8005a12 <_dtoa_r+0xa82>
 8005aa8:	d102      	bne.n	8005ab0 <_dtoa_r+0xb20>
 8005aaa:	9b00      	ldr	r3, [sp, #0]
 8005aac:	07db      	lsls	r3, r3, #31
 8005aae:	d4b0      	bmi.n	8005a12 <_dtoa_r+0xa82>
 8005ab0:	4633      	mov	r3, r6
 8005ab2:	461e      	mov	r6, r3
 8005ab4:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005ab8:	2a30      	cmp	r2, #48	@ 0x30
 8005aba:	d0fa      	beq.n	8005ab2 <_dtoa_r+0xb22>
 8005abc:	e4b5      	b.n	800542a <_dtoa_r+0x49a>
 8005abe:	459a      	cmp	sl, r3
 8005ac0:	d1a8      	bne.n	8005a14 <_dtoa_r+0xa84>
 8005ac2:	2331      	movs	r3, #49	@ 0x31
 8005ac4:	f108 0801 	add.w	r8, r8, #1
 8005ac8:	f88a 3000 	strb.w	r3, [sl]
 8005acc:	e4ad      	b.n	800542a <_dtoa_r+0x49a>
 8005ace:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8005ad0:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8005b2c <_dtoa_r+0xb9c>
 8005ad4:	b11b      	cbz	r3, 8005ade <_dtoa_r+0xb4e>
 8005ad6:	f10a 0308 	add.w	r3, sl, #8
 8005ada:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8005adc:	6013      	str	r3, [r2, #0]
 8005ade:	4650      	mov	r0, sl
 8005ae0:	b017      	add	sp, #92	@ 0x5c
 8005ae2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005ae6:	9b07      	ldr	r3, [sp, #28]
 8005ae8:	2b01      	cmp	r3, #1
 8005aea:	f77f ae2e 	ble.w	800574a <_dtoa_r+0x7ba>
 8005aee:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005af0:	9308      	str	r3, [sp, #32]
 8005af2:	2001      	movs	r0, #1
 8005af4:	e64d      	b.n	8005792 <_dtoa_r+0x802>
 8005af6:	f1bb 0f00 	cmp.w	fp, #0
 8005afa:	f77f aed9 	ble.w	80058b0 <_dtoa_r+0x920>
 8005afe:	4656      	mov	r6, sl
 8005b00:	9802      	ldr	r0, [sp, #8]
 8005b02:	4621      	mov	r1, r4
 8005b04:	f7ff f9bc 	bl	8004e80 <quorem>
 8005b08:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8005b0c:	f806 3b01 	strb.w	r3, [r6], #1
 8005b10:	eba6 020a 	sub.w	r2, r6, sl
 8005b14:	4593      	cmp	fp, r2
 8005b16:	ddb4      	ble.n	8005a82 <_dtoa_r+0xaf2>
 8005b18:	9902      	ldr	r1, [sp, #8]
 8005b1a:	2300      	movs	r3, #0
 8005b1c:	220a      	movs	r2, #10
 8005b1e:	4648      	mov	r0, r9
 8005b20:	f000 f9ca 	bl	8005eb8 <__multadd>
 8005b24:	9002      	str	r0, [sp, #8]
 8005b26:	e7eb      	b.n	8005b00 <_dtoa_r+0xb70>
 8005b28:	08006dc0 	.word	0x08006dc0
 8005b2c:	08006d44 	.word	0x08006d44

08005b30 <malloc>:
 8005b30:	4b02      	ldr	r3, [pc, #8]	@ (8005b3c <malloc+0xc>)
 8005b32:	4601      	mov	r1, r0
 8005b34:	6818      	ldr	r0, [r3, #0]
 8005b36:	f000 b825 	b.w	8005b84 <_malloc_r>
 8005b3a:	bf00      	nop
 8005b3c:	2000001c 	.word	0x2000001c

08005b40 <sbrk_aligned>:
 8005b40:	b570      	push	{r4, r5, r6, lr}
 8005b42:	4e0f      	ldr	r6, [pc, #60]	@ (8005b80 <sbrk_aligned+0x40>)
 8005b44:	460c      	mov	r4, r1
 8005b46:	6831      	ldr	r1, [r6, #0]
 8005b48:	4605      	mov	r5, r0
 8005b4a:	b911      	cbnz	r1, 8005b52 <sbrk_aligned+0x12>
 8005b4c:	f000 fd34 	bl	80065b8 <_sbrk_r>
 8005b50:	6030      	str	r0, [r6, #0]
 8005b52:	4621      	mov	r1, r4
 8005b54:	4628      	mov	r0, r5
 8005b56:	f000 fd2f 	bl	80065b8 <_sbrk_r>
 8005b5a:	1c43      	adds	r3, r0, #1
 8005b5c:	d103      	bne.n	8005b66 <sbrk_aligned+0x26>
 8005b5e:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8005b62:	4620      	mov	r0, r4
 8005b64:	bd70      	pop	{r4, r5, r6, pc}
 8005b66:	1cc4      	adds	r4, r0, #3
 8005b68:	f024 0403 	bic.w	r4, r4, #3
 8005b6c:	42a0      	cmp	r0, r4
 8005b6e:	d0f8      	beq.n	8005b62 <sbrk_aligned+0x22>
 8005b70:	1a21      	subs	r1, r4, r0
 8005b72:	4628      	mov	r0, r5
 8005b74:	f000 fd20 	bl	80065b8 <_sbrk_r>
 8005b78:	3001      	adds	r0, #1
 8005b7a:	d1f2      	bne.n	8005b62 <sbrk_aligned+0x22>
 8005b7c:	e7ef      	b.n	8005b5e <sbrk_aligned+0x1e>
 8005b7e:	bf00      	nop
 8005b80:	20000454 	.word	0x20000454

08005b84 <_malloc_r>:
 8005b84:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005b88:	1ccd      	adds	r5, r1, #3
 8005b8a:	f025 0503 	bic.w	r5, r5, #3
 8005b8e:	3508      	adds	r5, #8
 8005b90:	2d0c      	cmp	r5, #12
 8005b92:	bf38      	it	cc
 8005b94:	250c      	movcc	r5, #12
 8005b96:	2d00      	cmp	r5, #0
 8005b98:	4606      	mov	r6, r0
 8005b9a:	db01      	blt.n	8005ba0 <_malloc_r+0x1c>
 8005b9c:	42a9      	cmp	r1, r5
 8005b9e:	d904      	bls.n	8005baa <_malloc_r+0x26>
 8005ba0:	230c      	movs	r3, #12
 8005ba2:	6033      	str	r3, [r6, #0]
 8005ba4:	2000      	movs	r0, #0
 8005ba6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005baa:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8005c80 <_malloc_r+0xfc>
 8005bae:	f000 f915 	bl	8005ddc <__malloc_lock>
 8005bb2:	f8d8 3000 	ldr.w	r3, [r8]
 8005bb6:	461c      	mov	r4, r3
 8005bb8:	bb44      	cbnz	r4, 8005c0c <_malloc_r+0x88>
 8005bba:	4629      	mov	r1, r5
 8005bbc:	4630      	mov	r0, r6
 8005bbe:	f7ff ffbf 	bl	8005b40 <sbrk_aligned>
 8005bc2:	1c43      	adds	r3, r0, #1
 8005bc4:	4604      	mov	r4, r0
 8005bc6:	d158      	bne.n	8005c7a <_malloc_r+0xf6>
 8005bc8:	f8d8 4000 	ldr.w	r4, [r8]
 8005bcc:	4627      	mov	r7, r4
 8005bce:	2f00      	cmp	r7, #0
 8005bd0:	d143      	bne.n	8005c5a <_malloc_r+0xd6>
 8005bd2:	2c00      	cmp	r4, #0
 8005bd4:	d04b      	beq.n	8005c6e <_malloc_r+0xea>
 8005bd6:	6823      	ldr	r3, [r4, #0]
 8005bd8:	4639      	mov	r1, r7
 8005bda:	4630      	mov	r0, r6
 8005bdc:	eb04 0903 	add.w	r9, r4, r3
 8005be0:	f000 fcea 	bl	80065b8 <_sbrk_r>
 8005be4:	4581      	cmp	r9, r0
 8005be6:	d142      	bne.n	8005c6e <_malloc_r+0xea>
 8005be8:	6821      	ldr	r1, [r4, #0]
 8005bea:	1a6d      	subs	r5, r5, r1
 8005bec:	4629      	mov	r1, r5
 8005bee:	4630      	mov	r0, r6
 8005bf0:	f7ff ffa6 	bl	8005b40 <sbrk_aligned>
 8005bf4:	3001      	adds	r0, #1
 8005bf6:	d03a      	beq.n	8005c6e <_malloc_r+0xea>
 8005bf8:	6823      	ldr	r3, [r4, #0]
 8005bfa:	442b      	add	r3, r5
 8005bfc:	6023      	str	r3, [r4, #0]
 8005bfe:	f8d8 3000 	ldr.w	r3, [r8]
 8005c02:	685a      	ldr	r2, [r3, #4]
 8005c04:	bb62      	cbnz	r2, 8005c60 <_malloc_r+0xdc>
 8005c06:	f8c8 7000 	str.w	r7, [r8]
 8005c0a:	e00f      	b.n	8005c2c <_malloc_r+0xa8>
 8005c0c:	6822      	ldr	r2, [r4, #0]
 8005c0e:	1b52      	subs	r2, r2, r5
 8005c10:	d420      	bmi.n	8005c54 <_malloc_r+0xd0>
 8005c12:	2a0b      	cmp	r2, #11
 8005c14:	d917      	bls.n	8005c46 <_malloc_r+0xc2>
 8005c16:	1961      	adds	r1, r4, r5
 8005c18:	42a3      	cmp	r3, r4
 8005c1a:	6025      	str	r5, [r4, #0]
 8005c1c:	bf18      	it	ne
 8005c1e:	6059      	strne	r1, [r3, #4]
 8005c20:	6863      	ldr	r3, [r4, #4]
 8005c22:	bf08      	it	eq
 8005c24:	f8c8 1000 	streq.w	r1, [r8]
 8005c28:	5162      	str	r2, [r4, r5]
 8005c2a:	604b      	str	r3, [r1, #4]
 8005c2c:	4630      	mov	r0, r6
 8005c2e:	f000 f8db 	bl	8005de8 <__malloc_unlock>
 8005c32:	f104 000b 	add.w	r0, r4, #11
 8005c36:	1d23      	adds	r3, r4, #4
 8005c38:	f020 0007 	bic.w	r0, r0, #7
 8005c3c:	1ac2      	subs	r2, r0, r3
 8005c3e:	bf1c      	itt	ne
 8005c40:	1a1b      	subne	r3, r3, r0
 8005c42:	50a3      	strne	r3, [r4, r2]
 8005c44:	e7af      	b.n	8005ba6 <_malloc_r+0x22>
 8005c46:	6862      	ldr	r2, [r4, #4]
 8005c48:	42a3      	cmp	r3, r4
 8005c4a:	bf0c      	ite	eq
 8005c4c:	f8c8 2000 	streq.w	r2, [r8]
 8005c50:	605a      	strne	r2, [r3, #4]
 8005c52:	e7eb      	b.n	8005c2c <_malloc_r+0xa8>
 8005c54:	4623      	mov	r3, r4
 8005c56:	6864      	ldr	r4, [r4, #4]
 8005c58:	e7ae      	b.n	8005bb8 <_malloc_r+0x34>
 8005c5a:	463c      	mov	r4, r7
 8005c5c:	687f      	ldr	r7, [r7, #4]
 8005c5e:	e7b6      	b.n	8005bce <_malloc_r+0x4a>
 8005c60:	461a      	mov	r2, r3
 8005c62:	685b      	ldr	r3, [r3, #4]
 8005c64:	42a3      	cmp	r3, r4
 8005c66:	d1fb      	bne.n	8005c60 <_malloc_r+0xdc>
 8005c68:	2300      	movs	r3, #0
 8005c6a:	6053      	str	r3, [r2, #4]
 8005c6c:	e7de      	b.n	8005c2c <_malloc_r+0xa8>
 8005c6e:	230c      	movs	r3, #12
 8005c70:	6033      	str	r3, [r6, #0]
 8005c72:	4630      	mov	r0, r6
 8005c74:	f000 f8b8 	bl	8005de8 <__malloc_unlock>
 8005c78:	e794      	b.n	8005ba4 <_malloc_r+0x20>
 8005c7a:	6005      	str	r5, [r0, #0]
 8005c7c:	e7d6      	b.n	8005c2c <_malloc_r+0xa8>
 8005c7e:	bf00      	nop
 8005c80:	20000458 	.word	0x20000458

08005c84 <__sflush_r>:
 8005c84:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8005c88:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005c8c:	0716      	lsls	r6, r2, #28
 8005c8e:	4605      	mov	r5, r0
 8005c90:	460c      	mov	r4, r1
 8005c92:	d454      	bmi.n	8005d3e <__sflush_r+0xba>
 8005c94:	684b      	ldr	r3, [r1, #4]
 8005c96:	2b00      	cmp	r3, #0
 8005c98:	dc02      	bgt.n	8005ca0 <__sflush_r+0x1c>
 8005c9a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8005c9c:	2b00      	cmp	r3, #0
 8005c9e:	dd48      	ble.n	8005d32 <__sflush_r+0xae>
 8005ca0:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8005ca2:	2e00      	cmp	r6, #0
 8005ca4:	d045      	beq.n	8005d32 <__sflush_r+0xae>
 8005ca6:	2300      	movs	r3, #0
 8005ca8:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8005cac:	682f      	ldr	r7, [r5, #0]
 8005cae:	6a21      	ldr	r1, [r4, #32]
 8005cb0:	602b      	str	r3, [r5, #0]
 8005cb2:	d030      	beq.n	8005d16 <__sflush_r+0x92>
 8005cb4:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8005cb6:	89a3      	ldrh	r3, [r4, #12]
 8005cb8:	0759      	lsls	r1, r3, #29
 8005cba:	d505      	bpl.n	8005cc8 <__sflush_r+0x44>
 8005cbc:	6863      	ldr	r3, [r4, #4]
 8005cbe:	1ad2      	subs	r2, r2, r3
 8005cc0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8005cc2:	b10b      	cbz	r3, 8005cc8 <__sflush_r+0x44>
 8005cc4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8005cc6:	1ad2      	subs	r2, r2, r3
 8005cc8:	2300      	movs	r3, #0
 8005cca:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8005ccc:	6a21      	ldr	r1, [r4, #32]
 8005cce:	4628      	mov	r0, r5
 8005cd0:	47b0      	blx	r6
 8005cd2:	1c43      	adds	r3, r0, #1
 8005cd4:	89a3      	ldrh	r3, [r4, #12]
 8005cd6:	d106      	bne.n	8005ce6 <__sflush_r+0x62>
 8005cd8:	6829      	ldr	r1, [r5, #0]
 8005cda:	291d      	cmp	r1, #29
 8005cdc:	d82b      	bhi.n	8005d36 <__sflush_r+0xb2>
 8005cde:	4a2a      	ldr	r2, [pc, #168]	@ (8005d88 <__sflush_r+0x104>)
 8005ce0:	40ca      	lsrs	r2, r1
 8005ce2:	07d6      	lsls	r6, r2, #31
 8005ce4:	d527      	bpl.n	8005d36 <__sflush_r+0xb2>
 8005ce6:	2200      	movs	r2, #0
 8005ce8:	6062      	str	r2, [r4, #4]
 8005cea:	04d9      	lsls	r1, r3, #19
 8005cec:	6922      	ldr	r2, [r4, #16]
 8005cee:	6022      	str	r2, [r4, #0]
 8005cf0:	d504      	bpl.n	8005cfc <__sflush_r+0x78>
 8005cf2:	1c42      	adds	r2, r0, #1
 8005cf4:	d101      	bne.n	8005cfa <__sflush_r+0x76>
 8005cf6:	682b      	ldr	r3, [r5, #0]
 8005cf8:	b903      	cbnz	r3, 8005cfc <__sflush_r+0x78>
 8005cfa:	6560      	str	r0, [r4, #84]	@ 0x54
 8005cfc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005cfe:	602f      	str	r7, [r5, #0]
 8005d00:	b1b9      	cbz	r1, 8005d32 <__sflush_r+0xae>
 8005d02:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8005d06:	4299      	cmp	r1, r3
 8005d08:	d002      	beq.n	8005d10 <__sflush_r+0x8c>
 8005d0a:	4628      	mov	r0, r5
 8005d0c:	f000 fcc6 	bl	800669c <_free_r>
 8005d10:	2300      	movs	r3, #0
 8005d12:	6363      	str	r3, [r4, #52]	@ 0x34
 8005d14:	e00d      	b.n	8005d32 <__sflush_r+0xae>
 8005d16:	2301      	movs	r3, #1
 8005d18:	4628      	mov	r0, r5
 8005d1a:	47b0      	blx	r6
 8005d1c:	4602      	mov	r2, r0
 8005d1e:	1c50      	adds	r0, r2, #1
 8005d20:	d1c9      	bne.n	8005cb6 <__sflush_r+0x32>
 8005d22:	682b      	ldr	r3, [r5, #0]
 8005d24:	2b00      	cmp	r3, #0
 8005d26:	d0c6      	beq.n	8005cb6 <__sflush_r+0x32>
 8005d28:	2b1d      	cmp	r3, #29
 8005d2a:	d001      	beq.n	8005d30 <__sflush_r+0xac>
 8005d2c:	2b16      	cmp	r3, #22
 8005d2e:	d11e      	bne.n	8005d6e <__sflush_r+0xea>
 8005d30:	602f      	str	r7, [r5, #0]
 8005d32:	2000      	movs	r0, #0
 8005d34:	e022      	b.n	8005d7c <__sflush_r+0xf8>
 8005d36:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005d3a:	b21b      	sxth	r3, r3
 8005d3c:	e01b      	b.n	8005d76 <__sflush_r+0xf2>
 8005d3e:	690f      	ldr	r7, [r1, #16]
 8005d40:	2f00      	cmp	r7, #0
 8005d42:	d0f6      	beq.n	8005d32 <__sflush_r+0xae>
 8005d44:	0793      	lsls	r3, r2, #30
 8005d46:	680e      	ldr	r6, [r1, #0]
 8005d48:	bf08      	it	eq
 8005d4a:	694b      	ldreq	r3, [r1, #20]
 8005d4c:	600f      	str	r7, [r1, #0]
 8005d4e:	bf18      	it	ne
 8005d50:	2300      	movne	r3, #0
 8005d52:	eba6 0807 	sub.w	r8, r6, r7
 8005d56:	608b      	str	r3, [r1, #8]
 8005d58:	f1b8 0f00 	cmp.w	r8, #0
 8005d5c:	dde9      	ble.n	8005d32 <__sflush_r+0xae>
 8005d5e:	6a21      	ldr	r1, [r4, #32]
 8005d60:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8005d62:	4643      	mov	r3, r8
 8005d64:	463a      	mov	r2, r7
 8005d66:	4628      	mov	r0, r5
 8005d68:	47b0      	blx	r6
 8005d6a:	2800      	cmp	r0, #0
 8005d6c:	dc08      	bgt.n	8005d80 <__sflush_r+0xfc>
 8005d6e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005d72:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005d76:	81a3      	strh	r3, [r4, #12]
 8005d78:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8005d7c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005d80:	4407      	add	r7, r0
 8005d82:	eba8 0800 	sub.w	r8, r8, r0
 8005d86:	e7e7      	b.n	8005d58 <__sflush_r+0xd4>
 8005d88:	20400001 	.word	0x20400001

08005d8c <_fflush_r>:
 8005d8c:	b538      	push	{r3, r4, r5, lr}
 8005d8e:	690b      	ldr	r3, [r1, #16]
 8005d90:	4605      	mov	r5, r0
 8005d92:	460c      	mov	r4, r1
 8005d94:	b913      	cbnz	r3, 8005d9c <_fflush_r+0x10>
 8005d96:	2500      	movs	r5, #0
 8005d98:	4628      	mov	r0, r5
 8005d9a:	bd38      	pop	{r3, r4, r5, pc}
 8005d9c:	b118      	cbz	r0, 8005da6 <_fflush_r+0x1a>
 8005d9e:	6a03      	ldr	r3, [r0, #32]
 8005da0:	b90b      	cbnz	r3, 8005da6 <_fflush_r+0x1a>
 8005da2:	f7fe fffd 	bl	8004da0 <__sinit>
 8005da6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005daa:	2b00      	cmp	r3, #0
 8005dac:	d0f3      	beq.n	8005d96 <_fflush_r+0xa>
 8005dae:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8005db0:	07d0      	lsls	r0, r2, #31
 8005db2:	d404      	bmi.n	8005dbe <_fflush_r+0x32>
 8005db4:	0599      	lsls	r1, r3, #22
 8005db6:	d402      	bmi.n	8005dbe <_fflush_r+0x32>
 8005db8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005dba:	f7ff f85a 	bl	8004e72 <__retarget_lock_acquire_recursive>
 8005dbe:	4628      	mov	r0, r5
 8005dc0:	4621      	mov	r1, r4
 8005dc2:	f7ff ff5f 	bl	8005c84 <__sflush_r>
 8005dc6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8005dc8:	07da      	lsls	r2, r3, #31
 8005dca:	4605      	mov	r5, r0
 8005dcc:	d4e4      	bmi.n	8005d98 <_fflush_r+0xc>
 8005dce:	89a3      	ldrh	r3, [r4, #12]
 8005dd0:	059b      	lsls	r3, r3, #22
 8005dd2:	d4e1      	bmi.n	8005d98 <_fflush_r+0xc>
 8005dd4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005dd6:	f7ff f84d 	bl	8004e74 <__retarget_lock_release_recursive>
 8005dda:	e7dd      	b.n	8005d98 <_fflush_r+0xc>

08005ddc <__malloc_lock>:
 8005ddc:	4801      	ldr	r0, [pc, #4]	@ (8005de4 <__malloc_lock+0x8>)
 8005dde:	f7ff b848 	b.w	8004e72 <__retarget_lock_acquire_recursive>
 8005de2:	bf00      	nop
 8005de4:	20000450 	.word	0x20000450

08005de8 <__malloc_unlock>:
 8005de8:	4801      	ldr	r0, [pc, #4]	@ (8005df0 <__malloc_unlock+0x8>)
 8005dea:	f7ff b843 	b.w	8004e74 <__retarget_lock_release_recursive>
 8005dee:	bf00      	nop
 8005df0:	20000450 	.word	0x20000450

08005df4 <_Balloc>:
 8005df4:	b570      	push	{r4, r5, r6, lr}
 8005df6:	69c6      	ldr	r6, [r0, #28]
 8005df8:	4604      	mov	r4, r0
 8005dfa:	460d      	mov	r5, r1
 8005dfc:	b976      	cbnz	r6, 8005e1c <_Balloc+0x28>
 8005dfe:	2010      	movs	r0, #16
 8005e00:	f7ff fe96 	bl	8005b30 <malloc>
 8005e04:	4602      	mov	r2, r0
 8005e06:	61e0      	str	r0, [r4, #28]
 8005e08:	b920      	cbnz	r0, 8005e14 <_Balloc+0x20>
 8005e0a:	4b18      	ldr	r3, [pc, #96]	@ (8005e6c <_Balloc+0x78>)
 8005e0c:	4818      	ldr	r0, [pc, #96]	@ (8005e70 <_Balloc+0x7c>)
 8005e0e:	216b      	movs	r1, #107	@ 0x6b
 8005e10:	f000 fc12 	bl	8006638 <__assert_func>
 8005e14:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8005e18:	6006      	str	r6, [r0, #0]
 8005e1a:	60c6      	str	r6, [r0, #12]
 8005e1c:	69e6      	ldr	r6, [r4, #28]
 8005e1e:	68f3      	ldr	r3, [r6, #12]
 8005e20:	b183      	cbz	r3, 8005e44 <_Balloc+0x50>
 8005e22:	69e3      	ldr	r3, [r4, #28]
 8005e24:	68db      	ldr	r3, [r3, #12]
 8005e26:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8005e2a:	b9b8      	cbnz	r0, 8005e5c <_Balloc+0x68>
 8005e2c:	2101      	movs	r1, #1
 8005e2e:	fa01 f605 	lsl.w	r6, r1, r5
 8005e32:	1d72      	adds	r2, r6, #5
 8005e34:	0092      	lsls	r2, r2, #2
 8005e36:	4620      	mov	r0, r4
 8005e38:	f000 fc1c 	bl	8006674 <_calloc_r>
 8005e3c:	b160      	cbz	r0, 8005e58 <_Balloc+0x64>
 8005e3e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8005e42:	e00e      	b.n	8005e62 <_Balloc+0x6e>
 8005e44:	2221      	movs	r2, #33	@ 0x21
 8005e46:	2104      	movs	r1, #4
 8005e48:	4620      	mov	r0, r4
 8005e4a:	f000 fc13 	bl	8006674 <_calloc_r>
 8005e4e:	69e3      	ldr	r3, [r4, #28]
 8005e50:	60f0      	str	r0, [r6, #12]
 8005e52:	68db      	ldr	r3, [r3, #12]
 8005e54:	2b00      	cmp	r3, #0
 8005e56:	d1e4      	bne.n	8005e22 <_Balloc+0x2e>
 8005e58:	2000      	movs	r0, #0
 8005e5a:	bd70      	pop	{r4, r5, r6, pc}
 8005e5c:	6802      	ldr	r2, [r0, #0]
 8005e5e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8005e62:	2300      	movs	r3, #0
 8005e64:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8005e68:	e7f7      	b.n	8005e5a <_Balloc+0x66>
 8005e6a:	bf00      	nop
 8005e6c:	08006d51 	.word	0x08006d51
 8005e70:	08006dd1 	.word	0x08006dd1

08005e74 <_Bfree>:
 8005e74:	b570      	push	{r4, r5, r6, lr}
 8005e76:	69c6      	ldr	r6, [r0, #28]
 8005e78:	4605      	mov	r5, r0
 8005e7a:	460c      	mov	r4, r1
 8005e7c:	b976      	cbnz	r6, 8005e9c <_Bfree+0x28>
 8005e7e:	2010      	movs	r0, #16
 8005e80:	f7ff fe56 	bl	8005b30 <malloc>
 8005e84:	4602      	mov	r2, r0
 8005e86:	61e8      	str	r0, [r5, #28]
 8005e88:	b920      	cbnz	r0, 8005e94 <_Bfree+0x20>
 8005e8a:	4b09      	ldr	r3, [pc, #36]	@ (8005eb0 <_Bfree+0x3c>)
 8005e8c:	4809      	ldr	r0, [pc, #36]	@ (8005eb4 <_Bfree+0x40>)
 8005e8e:	218f      	movs	r1, #143	@ 0x8f
 8005e90:	f000 fbd2 	bl	8006638 <__assert_func>
 8005e94:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8005e98:	6006      	str	r6, [r0, #0]
 8005e9a:	60c6      	str	r6, [r0, #12]
 8005e9c:	b13c      	cbz	r4, 8005eae <_Bfree+0x3a>
 8005e9e:	69eb      	ldr	r3, [r5, #28]
 8005ea0:	6862      	ldr	r2, [r4, #4]
 8005ea2:	68db      	ldr	r3, [r3, #12]
 8005ea4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8005ea8:	6021      	str	r1, [r4, #0]
 8005eaa:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8005eae:	bd70      	pop	{r4, r5, r6, pc}
 8005eb0:	08006d51 	.word	0x08006d51
 8005eb4:	08006dd1 	.word	0x08006dd1

08005eb8 <__multadd>:
 8005eb8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005ebc:	690d      	ldr	r5, [r1, #16]
 8005ebe:	4607      	mov	r7, r0
 8005ec0:	460c      	mov	r4, r1
 8005ec2:	461e      	mov	r6, r3
 8005ec4:	f101 0c14 	add.w	ip, r1, #20
 8005ec8:	2000      	movs	r0, #0
 8005eca:	f8dc 3000 	ldr.w	r3, [ip]
 8005ece:	b299      	uxth	r1, r3
 8005ed0:	fb02 6101 	mla	r1, r2, r1, r6
 8005ed4:	0c1e      	lsrs	r6, r3, #16
 8005ed6:	0c0b      	lsrs	r3, r1, #16
 8005ed8:	fb02 3306 	mla	r3, r2, r6, r3
 8005edc:	b289      	uxth	r1, r1
 8005ede:	3001      	adds	r0, #1
 8005ee0:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8005ee4:	4285      	cmp	r5, r0
 8005ee6:	f84c 1b04 	str.w	r1, [ip], #4
 8005eea:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8005eee:	dcec      	bgt.n	8005eca <__multadd+0x12>
 8005ef0:	b30e      	cbz	r6, 8005f36 <__multadd+0x7e>
 8005ef2:	68a3      	ldr	r3, [r4, #8]
 8005ef4:	42ab      	cmp	r3, r5
 8005ef6:	dc19      	bgt.n	8005f2c <__multadd+0x74>
 8005ef8:	6861      	ldr	r1, [r4, #4]
 8005efa:	4638      	mov	r0, r7
 8005efc:	3101      	adds	r1, #1
 8005efe:	f7ff ff79 	bl	8005df4 <_Balloc>
 8005f02:	4680      	mov	r8, r0
 8005f04:	b928      	cbnz	r0, 8005f12 <__multadd+0x5a>
 8005f06:	4602      	mov	r2, r0
 8005f08:	4b0c      	ldr	r3, [pc, #48]	@ (8005f3c <__multadd+0x84>)
 8005f0a:	480d      	ldr	r0, [pc, #52]	@ (8005f40 <__multadd+0x88>)
 8005f0c:	21ba      	movs	r1, #186	@ 0xba
 8005f0e:	f000 fb93 	bl	8006638 <__assert_func>
 8005f12:	6922      	ldr	r2, [r4, #16]
 8005f14:	3202      	adds	r2, #2
 8005f16:	f104 010c 	add.w	r1, r4, #12
 8005f1a:	0092      	lsls	r2, r2, #2
 8005f1c:	300c      	adds	r0, #12
 8005f1e:	f000 fb7d 	bl	800661c <memcpy>
 8005f22:	4621      	mov	r1, r4
 8005f24:	4638      	mov	r0, r7
 8005f26:	f7ff ffa5 	bl	8005e74 <_Bfree>
 8005f2a:	4644      	mov	r4, r8
 8005f2c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8005f30:	3501      	adds	r5, #1
 8005f32:	615e      	str	r6, [r3, #20]
 8005f34:	6125      	str	r5, [r4, #16]
 8005f36:	4620      	mov	r0, r4
 8005f38:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005f3c:	08006dc0 	.word	0x08006dc0
 8005f40:	08006dd1 	.word	0x08006dd1

08005f44 <__hi0bits>:
 8005f44:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8005f48:	4603      	mov	r3, r0
 8005f4a:	bf36      	itet	cc
 8005f4c:	0403      	lslcc	r3, r0, #16
 8005f4e:	2000      	movcs	r0, #0
 8005f50:	2010      	movcc	r0, #16
 8005f52:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005f56:	bf3c      	itt	cc
 8005f58:	021b      	lslcc	r3, r3, #8
 8005f5a:	3008      	addcc	r0, #8
 8005f5c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005f60:	bf3c      	itt	cc
 8005f62:	011b      	lslcc	r3, r3, #4
 8005f64:	3004      	addcc	r0, #4
 8005f66:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005f6a:	bf3c      	itt	cc
 8005f6c:	009b      	lslcc	r3, r3, #2
 8005f6e:	3002      	addcc	r0, #2
 8005f70:	2b00      	cmp	r3, #0
 8005f72:	db05      	blt.n	8005f80 <__hi0bits+0x3c>
 8005f74:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8005f78:	f100 0001 	add.w	r0, r0, #1
 8005f7c:	bf08      	it	eq
 8005f7e:	2020      	moveq	r0, #32
 8005f80:	4770      	bx	lr

08005f82 <__lo0bits>:
 8005f82:	6803      	ldr	r3, [r0, #0]
 8005f84:	4602      	mov	r2, r0
 8005f86:	f013 0007 	ands.w	r0, r3, #7
 8005f8a:	d00b      	beq.n	8005fa4 <__lo0bits+0x22>
 8005f8c:	07d9      	lsls	r1, r3, #31
 8005f8e:	d421      	bmi.n	8005fd4 <__lo0bits+0x52>
 8005f90:	0798      	lsls	r0, r3, #30
 8005f92:	bf49      	itett	mi
 8005f94:	085b      	lsrmi	r3, r3, #1
 8005f96:	089b      	lsrpl	r3, r3, #2
 8005f98:	2001      	movmi	r0, #1
 8005f9a:	6013      	strmi	r3, [r2, #0]
 8005f9c:	bf5c      	itt	pl
 8005f9e:	6013      	strpl	r3, [r2, #0]
 8005fa0:	2002      	movpl	r0, #2
 8005fa2:	4770      	bx	lr
 8005fa4:	b299      	uxth	r1, r3
 8005fa6:	b909      	cbnz	r1, 8005fac <__lo0bits+0x2a>
 8005fa8:	0c1b      	lsrs	r3, r3, #16
 8005faa:	2010      	movs	r0, #16
 8005fac:	b2d9      	uxtb	r1, r3
 8005fae:	b909      	cbnz	r1, 8005fb4 <__lo0bits+0x32>
 8005fb0:	3008      	adds	r0, #8
 8005fb2:	0a1b      	lsrs	r3, r3, #8
 8005fb4:	0719      	lsls	r1, r3, #28
 8005fb6:	bf04      	itt	eq
 8005fb8:	091b      	lsreq	r3, r3, #4
 8005fba:	3004      	addeq	r0, #4
 8005fbc:	0799      	lsls	r1, r3, #30
 8005fbe:	bf04      	itt	eq
 8005fc0:	089b      	lsreq	r3, r3, #2
 8005fc2:	3002      	addeq	r0, #2
 8005fc4:	07d9      	lsls	r1, r3, #31
 8005fc6:	d403      	bmi.n	8005fd0 <__lo0bits+0x4e>
 8005fc8:	085b      	lsrs	r3, r3, #1
 8005fca:	f100 0001 	add.w	r0, r0, #1
 8005fce:	d003      	beq.n	8005fd8 <__lo0bits+0x56>
 8005fd0:	6013      	str	r3, [r2, #0]
 8005fd2:	4770      	bx	lr
 8005fd4:	2000      	movs	r0, #0
 8005fd6:	4770      	bx	lr
 8005fd8:	2020      	movs	r0, #32
 8005fda:	4770      	bx	lr

08005fdc <__i2b>:
 8005fdc:	b510      	push	{r4, lr}
 8005fde:	460c      	mov	r4, r1
 8005fe0:	2101      	movs	r1, #1
 8005fe2:	f7ff ff07 	bl	8005df4 <_Balloc>
 8005fe6:	4602      	mov	r2, r0
 8005fe8:	b928      	cbnz	r0, 8005ff6 <__i2b+0x1a>
 8005fea:	4b05      	ldr	r3, [pc, #20]	@ (8006000 <__i2b+0x24>)
 8005fec:	4805      	ldr	r0, [pc, #20]	@ (8006004 <__i2b+0x28>)
 8005fee:	f240 1145 	movw	r1, #325	@ 0x145
 8005ff2:	f000 fb21 	bl	8006638 <__assert_func>
 8005ff6:	2301      	movs	r3, #1
 8005ff8:	6144      	str	r4, [r0, #20]
 8005ffa:	6103      	str	r3, [r0, #16]
 8005ffc:	bd10      	pop	{r4, pc}
 8005ffe:	bf00      	nop
 8006000:	08006dc0 	.word	0x08006dc0
 8006004:	08006dd1 	.word	0x08006dd1

08006008 <__multiply>:
 8006008:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800600c:	4617      	mov	r7, r2
 800600e:	690a      	ldr	r2, [r1, #16]
 8006010:	693b      	ldr	r3, [r7, #16]
 8006012:	429a      	cmp	r2, r3
 8006014:	bfa8      	it	ge
 8006016:	463b      	movge	r3, r7
 8006018:	4689      	mov	r9, r1
 800601a:	bfa4      	itt	ge
 800601c:	460f      	movge	r7, r1
 800601e:	4699      	movge	r9, r3
 8006020:	693d      	ldr	r5, [r7, #16]
 8006022:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8006026:	68bb      	ldr	r3, [r7, #8]
 8006028:	6879      	ldr	r1, [r7, #4]
 800602a:	eb05 060a 	add.w	r6, r5, sl
 800602e:	42b3      	cmp	r3, r6
 8006030:	b085      	sub	sp, #20
 8006032:	bfb8      	it	lt
 8006034:	3101      	addlt	r1, #1
 8006036:	f7ff fedd 	bl	8005df4 <_Balloc>
 800603a:	b930      	cbnz	r0, 800604a <__multiply+0x42>
 800603c:	4602      	mov	r2, r0
 800603e:	4b41      	ldr	r3, [pc, #260]	@ (8006144 <__multiply+0x13c>)
 8006040:	4841      	ldr	r0, [pc, #260]	@ (8006148 <__multiply+0x140>)
 8006042:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8006046:	f000 faf7 	bl	8006638 <__assert_func>
 800604a:	f100 0414 	add.w	r4, r0, #20
 800604e:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8006052:	4623      	mov	r3, r4
 8006054:	2200      	movs	r2, #0
 8006056:	4573      	cmp	r3, lr
 8006058:	d320      	bcc.n	800609c <__multiply+0x94>
 800605a:	f107 0814 	add.w	r8, r7, #20
 800605e:	f109 0114 	add.w	r1, r9, #20
 8006062:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8006066:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800606a:	9302      	str	r3, [sp, #8]
 800606c:	1beb      	subs	r3, r5, r7
 800606e:	3b15      	subs	r3, #21
 8006070:	f023 0303 	bic.w	r3, r3, #3
 8006074:	3304      	adds	r3, #4
 8006076:	3715      	adds	r7, #21
 8006078:	42bd      	cmp	r5, r7
 800607a:	bf38      	it	cc
 800607c:	2304      	movcc	r3, #4
 800607e:	9301      	str	r3, [sp, #4]
 8006080:	9b02      	ldr	r3, [sp, #8]
 8006082:	9103      	str	r1, [sp, #12]
 8006084:	428b      	cmp	r3, r1
 8006086:	d80c      	bhi.n	80060a2 <__multiply+0x9a>
 8006088:	2e00      	cmp	r6, #0
 800608a:	dd03      	ble.n	8006094 <__multiply+0x8c>
 800608c:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8006090:	2b00      	cmp	r3, #0
 8006092:	d055      	beq.n	8006140 <__multiply+0x138>
 8006094:	6106      	str	r6, [r0, #16]
 8006096:	b005      	add	sp, #20
 8006098:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800609c:	f843 2b04 	str.w	r2, [r3], #4
 80060a0:	e7d9      	b.n	8006056 <__multiply+0x4e>
 80060a2:	f8b1 a000 	ldrh.w	sl, [r1]
 80060a6:	f1ba 0f00 	cmp.w	sl, #0
 80060aa:	d01f      	beq.n	80060ec <__multiply+0xe4>
 80060ac:	46c4      	mov	ip, r8
 80060ae:	46a1      	mov	r9, r4
 80060b0:	2700      	movs	r7, #0
 80060b2:	f85c 2b04 	ldr.w	r2, [ip], #4
 80060b6:	f8d9 3000 	ldr.w	r3, [r9]
 80060ba:	fa1f fb82 	uxth.w	fp, r2
 80060be:	b29b      	uxth	r3, r3
 80060c0:	fb0a 330b 	mla	r3, sl, fp, r3
 80060c4:	443b      	add	r3, r7
 80060c6:	f8d9 7000 	ldr.w	r7, [r9]
 80060ca:	0c12      	lsrs	r2, r2, #16
 80060cc:	0c3f      	lsrs	r7, r7, #16
 80060ce:	fb0a 7202 	mla	r2, sl, r2, r7
 80060d2:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 80060d6:	b29b      	uxth	r3, r3
 80060d8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80060dc:	4565      	cmp	r5, ip
 80060de:	f849 3b04 	str.w	r3, [r9], #4
 80060e2:	ea4f 4712 	mov.w	r7, r2, lsr #16
 80060e6:	d8e4      	bhi.n	80060b2 <__multiply+0xaa>
 80060e8:	9b01      	ldr	r3, [sp, #4]
 80060ea:	50e7      	str	r7, [r4, r3]
 80060ec:	9b03      	ldr	r3, [sp, #12]
 80060ee:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 80060f2:	3104      	adds	r1, #4
 80060f4:	f1b9 0f00 	cmp.w	r9, #0
 80060f8:	d020      	beq.n	800613c <__multiply+0x134>
 80060fa:	6823      	ldr	r3, [r4, #0]
 80060fc:	4647      	mov	r7, r8
 80060fe:	46a4      	mov	ip, r4
 8006100:	f04f 0a00 	mov.w	sl, #0
 8006104:	f8b7 b000 	ldrh.w	fp, [r7]
 8006108:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800610c:	fb09 220b 	mla	r2, r9, fp, r2
 8006110:	4452      	add	r2, sl
 8006112:	b29b      	uxth	r3, r3
 8006114:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006118:	f84c 3b04 	str.w	r3, [ip], #4
 800611c:	f857 3b04 	ldr.w	r3, [r7], #4
 8006120:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006124:	f8bc 3000 	ldrh.w	r3, [ip]
 8006128:	fb09 330a 	mla	r3, r9, sl, r3
 800612c:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8006130:	42bd      	cmp	r5, r7
 8006132:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006136:	d8e5      	bhi.n	8006104 <__multiply+0xfc>
 8006138:	9a01      	ldr	r2, [sp, #4]
 800613a:	50a3      	str	r3, [r4, r2]
 800613c:	3404      	adds	r4, #4
 800613e:	e79f      	b.n	8006080 <__multiply+0x78>
 8006140:	3e01      	subs	r6, #1
 8006142:	e7a1      	b.n	8006088 <__multiply+0x80>
 8006144:	08006dc0 	.word	0x08006dc0
 8006148:	08006dd1 	.word	0x08006dd1

0800614c <__pow5mult>:
 800614c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006150:	4615      	mov	r5, r2
 8006152:	f012 0203 	ands.w	r2, r2, #3
 8006156:	4607      	mov	r7, r0
 8006158:	460e      	mov	r6, r1
 800615a:	d007      	beq.n	800616c <__pow5mult+0x20>
 800615c:	4c25      	ldr	r4, [pc, #148]	@ (80061f4 <__pow5mult+0xa8>)
 800615e:	3a01      	subs	r2, #1
 8006160:	2300      	movs	r3, #0
 8006162:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8006166:	f7ff fea7 	bl	8005eb8 <__multadd>
 800616a:	4606      	mov	r6, r0
 800616c:	10ad      	asrs	r5, r5, #2
 800616e:	d03d      	beq.n	80061ec <__pow5mult+0xa0>
 8006170:	69fc      	ldr	r4, [r7, #28]
 8006172:	b97c      	cbnz	r4, 8006194 <__pow5mult+0x48>
 8006174:	2010      	movs	r0, #16
 8006176:	f7ff fcdb 	bl	8005b30 <malloc>
 800617a:	4602      	mov	r2, r0
 800617c:	61f8      	str	r0, [r7, #28]
 800617e:	b928      	cbnz	r0, 800618c <__pow5mult+0x40>
 8006180:	4b1d      	ldr	r3, [pc, #116]	@ (80061f8 <__pow5mult+0xac>)
 8006182:	481e      	ldr	r0, [pc, #120]	@ (80061fc <__pow5mult+0xb0>)
 8006184:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8006188:	f000 fa56 	bl	8006638 <__assert_func>
 800618c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006190:	6004      	str	r4, [r0, #0]
 8006192:	60c4      	str	r4, [r0, #12]
 8006194:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8006198:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800619c:	b94c      	cbnz	r4, 80061b2 <__pow5mult+0x66>
 800619e:	f240 2171 	movw	r1, #625	@ 0x271
 80061a2:	4638      	mov	r0, r7
 80061a4:	f7ff ff1a 	bl	8005fdc <__i2b>
 80061a8:	2300      	movs	r3, #0
 80061aa:	f8c8 0008 	str.w	r0, [r8, #8]
 80061ae:	4604      	mov	r4, r0
 80061b0:	6003      	str	r3, [r0, #0]
 80061b2:	f04f 0900 	mov.w	r9, #0
 80061b6:	07eb      	lsls	r3, r5, #31
 80061b8:	d50a      	bpl.n	80061d0 <__pow5mult+0x84>
 80061ba:	4631      	mov	r1, r6
 80061bc:	4622      	mov	r2, r4
 80061be:	4638      	mov	r0, r7
 80061c0:	f7ff ff22 	bl	8006008 <__multiply>
 80061c4:	4631      	mov	r1, r6
 80061c6:	4680      	mov	r8, r0
 80061c8:	4638      	mov	r0, r7
 80061ca:	f7ff fe53 	bl	8005e74 <_Bfree>
 80061ce:	4646      	mov	r6, r8
 80061d0:	106d      	asrs	r5, r5, #1
 80061d2:	d00b      	beq.n	80061ec <__pow5mult+0xa0>
 80061d4:	6820      	ldr	r0, [r4, #0]
 80061d6:	b938      	cbnz	r0, 80061e8 <__pow5mult+0x9c>
 80061d8:	4622      	mov	r2, r4
 80061da:	4621      	mov	r1, r4
 80061dc:	4638      	mov	r0, r7
 80061de:	f7ff ff13 	bl	8006008 <__multiply>
 80061e2:	6020      	str	r0, [r4, #0]
 80061e4:	f8c0 9000 	str.w	r9, [r0]
 80061e8:	4604      	mov	r4, r0
 80061ea:	e7e4      	b.n	80061b6 <__pow5mult+0x6a>
 80061ec:	4630      	mov	r0, r6
 80061ee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80061f2:	bf00      	nop
 80061f4:	08006e84 	.word	0x08006e84
 80061f8:	08006d51 	.word	0x08006d51
 80061fc:	08006dd1 	.word	0x08006dd1

08006200 <__lshift>:
 8006200:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006204:	460c      	mov	r4, r1
 8006206:	6849      	ldr	r1, [r1, #4]
 8006208:	6923      	ldr	r3, [r4, #16]
 800620a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800620e:	68a3      	ldr	r3, [r4, #8]
 8006210:	4607      	mov	r7, r0
 8006212:	4691      	mov	r9, r2
 8006214:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8006218:	f108 0601 	add.w	r6, r8, #1
 800621c:	42b3      	cmp	r3, r6
 800621e:	db0b      	blt.n	8006238 <__lshift+0x38>
 8006220:	4638      	mov	r0, r7
 8006222:	f7ff fde7 	bl	8005df4 <_Balloc>
 8006226:	4605      	mov	r5, r0
 8006228:	b948      	cbnz	r0, 800623e <__lshift+0x3e>
 800622a:	4602      	mov	r2, r0
 800622c:	4b28      	ldr	r3, [pc, #160]	@ (80062d0 <__lshift+0xd0>)
 800622e:	4829      	ldr	r0, [pc, #164]	@ (80062d4 <__lshift+0xd4>)
 8006230:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8006234:	f000 fa00 	bl	8006638 <__assert_func>
 8006238:	3101      	adds	r1, #1
 800623a:	005b      	lsls	r3, r3, #1
 800623c:	e7ee      	b.n	800621c <__lshift+0x1c>
 800623e:	2300      	movs	r3, #0
 8006240:	f100 0114 	add.w	r1, r0, #20
 8006244:	f100 0210 	add.w	r2, r0, #16
 8006248:	4618      	mov	r0, r3
 800624a:	4553      	cmp	r3, sl
 800624c:	db33      	blt.n	80062b6 <__lshift+0xb6>
 800624e:	6920      	ldr	r0, [r4, #16]
 8006250:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8006254:	f104 0314 	add.w	r3, r4, #20
 8006258:	f019 091f 	ands.w	r9, r9, #31
 800625c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8006260:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8006264:	d02b      	beq.n	80062be <__lshift+0xbe>
 8006266:	f1c9 0e20 	rsb	lr, r9, #32
 800626a:	468a      	mov	sl, r1
 800626c:	2200      	movs	r2, #0
 800626e:	6818      	ldr	r0, [r3, #0]
 8006270:	fa00 f009 	lsl.w	r0, r0, r9
 8006274:	4310      	orrs	r0, r2
 8006276:	f84a 0b04 	str.w	r0, [sl], #4
 800627a:	f853 2b04 	ldr.w	r2, [r3], #4
 800627e:	459c      	cmp	ip, r3
 8006280:	fa22 f20e 	lsr.w	r2, r2, lr
 8006284:	d8f3      	bhi.n	800626e <__lshift+0x6e>
 8006286:	ebac 0304 	sub.w	r3, ip, r4
 800628a:	3b15      	subs	r3, #21
 800628c:	f023 0303 	bic.w	r3, r3, #3
 8006290:	3304      	adds	r3, #4
 8006292:	f104 0015 	add.w	r0, r4, #21
 8006296:	4560      	cmp	r0, ip
 8006298:	bf88      	it	hi
 800629a:	2304      	movhi	r3, #4
 800629c:	50ca      	str	r2, [r1, r3]
 800629e:	b10a      	cbz	r2, 80062a4 <__lshift+0xa4>
 80062a0:	f108 0602 	add.w	r6, r8, #2
 80062a4:	3e01      	subs	r6, #1
 80062a6:	4638      	mov	r0, r7
 80062a8:	612e      	str	r6, [r5, #16]
 80062aa:	4621      	mov	r1, r4
 80062ac:	f7ff fde2 	bl	8005e74 <_Bfree>
 80062b0:	4628      	mov	r0, r5
 80062b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80062b6:	f842 0f04 	str.w	r0, [r2, #4]!
 80062ba:	3301      	adds	r3, #1
 80062bc:	e7c5      	b.n	800624a <__lshift+0x4a>
 80062be:	3904      	subs	r1, #4
 80062c0:	f853 2b04 	ldr.w	r2, [r3], #4
 80062c4:	f841 2f04 	str.w	r2, [r1, #4]!
 80062c8:	459c      	cmp	ip, r3
 80062ca:	d8f9      	bhi.n	80062c0 <__lshift+0xc0>
 80062cc:	e7ea      	b.n	80062a4 <__lshift+0xa4>
 80062ce:	bf00      	nop
 80062d0:	08006dc0 	.word	0x08006dc0
 80062d4:	08006dd1 	.word	0x08006dd1

080062d8 <__mcmp>:
 80062d8:	690a      	ldr	r2, [r1, #16]
 80062da:	4603      	mov	r3, r0
 80062dc:	6900      	ldr	r0, [r0, #16]
 80062de:	1a80      	subs	r0, r0, r2
 80062e0:	b530      	push	{r4, r5, lr}
 80062e2:	d10e      	bne.n	8006302 <__mcmp+0x2a>
 80062e4:	3314      	adds	r3, #20
 80062e6:	3114      	adds	r1, #20
 80062e8:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80062ec:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80062f0:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80062f4:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80062f8:	4295      	cmp	r5, r2
 80062fa:	d003      	beq.n	8006304 <__mcmp+0x2c>
 80062fc:	d205      	bcs.n	800630a <__mcmp+0x32>
 80062fe:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006302:	bd30      	pop	{r4, r5, pc}
 8006304:	42a3      	cmp	r3, r4
 8006306:	d3f3      	bcc.n	80062f0 <__mcmp+0x18>
 8006308:	e7fb      	b.n	8006302 <__mcmp+0x2a>
 800630a:	2001      	movs	r0, #1
 800630c:	e7f9      	b.n	8006302 <__mcmp+0x2a>
	...

08006310 <__mdiff>:
 8006310:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006314:	4689      	mov	r9, r1
 8006316:	4606      	mov	r6, r0
 8006318:	4611      	mov	r1, r2
 800631a:	4648      	mov	r0, r9
 800631c:	4614      	mov	r4, r2
 800631e:	f7ff ffdb 	bl	80062d8 <__mcmp>
 8006322:	1e05      	subs	r5, r0, #0
 8006324:	d112      	bne.n	800634c <__mdiff+0x3c>
 8006326:	4629      	mov	r1, r5
 8006328:	4630      	mov	r0, r6
 800632a:	f7ff fd63 	bl	8005df4 <_Balloc>
 800632e:	4602      	mov	r2, r0
 8006330:	b928      	cbnz	r0, 800633e <__mdiff+0x2e>
 8006332:	4b3f      	ldr	r3, [pc, #252]	@ (8006430 <__mdiff+0x120>)
 8006334:	f240 2137 	movw	r1, #567	@ 0x237
 8006338:	483e      	ldr	r0, [pc, #248]	@ (8006434 <__mdiff+0x124>)
 800633a:	f000 f97d 	bl	8006638 <__assert_func>
 800633e:	2301      	movs	r3, #1
 8006340:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8006344:	4610      	mov	r0, r2
 8006346:	b003      	add	sp, #12
 8006348:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800634c:	bfbc      	itt	lt
 800634e:	464b      	movlt	r3, r9
 8006350:	46a1      	movlt	r9, r4
 8006352:	4630      	mov	r0, r6
 8006354:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8006358:	bfba      	itte	lt
 800635a:	461c      	movlt	r4, r3
 800635c:	2501      	movlt	r5, #1
 800635e:	2500      	movge	r5, #0
 8006360:	f7ff fd48 	bl	8005df4 <_Balloc>
 8006364:	4602      	mov	r2, r0
 8006366:	b918      	cbnz	r0, 8006370 <__mdiff+0x60>
 8006368:	4b31      	ldr	r3, [pc, #196]	@ (8006430 <__mdiff+0x120>)
 800636a:	f240 2145 	movw	r1, #581	@ 0x245
 800636e:	e7e3      	b.n	8006338 <__mdiff+0x28>
 8006370:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8006374:	6926      	ldr	r6, [r4, #16]
 8006376:	60c5      	str	r5, [r0, #12]
 8006378:	f109 0310 	add.w	r3, r9, #16
 800637c:	f109 0514 	add.w	r5, r9, #20
 8006380:	f104 0e14 	add.w	lr, r4, #20
 8006384:	f100 0b14 	add.w	fp, r0, #20
 8006388:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800638c:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8006390:	9301      	str	r3, [sp, #4]
 8006392:	46d9      	mov	r9, fp
 8006394:	f04f 0c00 	mov.w	ip, #0
 8006398:	9b01      	ldr	r3, [sp, #4]
 800639a:	f85e 0b04 	ldr.w	r0, [lr], #4
 800639e:	f853 af04 	ldr.w	sl, [r3, #4]!
 80063a2:	9301      	str	r3, [sp, #4]
 80063a4:	fa1f f38a 	uxth.w	r3, sl
 80063a8:	4619      	mov	r1, r3
 80063aa:	b283      	uxth	r3, r0
 80063ac:	1acb      	subs	r3, r1, r3
 80063ae:	0c00      	lsrs	r0, r0, #16
 80063b0:	4463      	add	r3, ip
 80063b2:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 80063b6:	eb00 4023 	add.w	r0, r0, r3, asr #16
 80063ba:	b29b      	uxth	r3, r3
 80063bc:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80063c0:	4576      	cmp	r6, lr
 80063c2:	f849 3b04 	str.w	r3, [r9], #4
 80063c6:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80063ca:	d8e5      	bhi.n	8006398 <__mdiff+0x88>
 80063cc:	1b33      	subs	r3, r6, r4
 80063ce:	3b15      	subs	r3, #21
 80063d0:	f023 0303 	bic.w	r3, r3, #3
 80063d4:	3415      	adds	r4, #21
 80063d6:	3304      	adds	r3, #4
 80063d8:	42a6      	cmp	r6, r4
 80063da:	bf38      	it	cc
 80063dc:	2304      	movcc	r3, #4
 80063de:	441d      	add	r5, r3
 80063e0:	445b      	add	r3, fp
 80063e2:	461e      	mov	r6, r3
 80063e4:	462c      	mov	r4, r5
 80063e6:	4544      	cmp	r4, r8
 80063e8:	d30e      	bcc.n	8006408 <__mdiff+0xf8>
 80063ea:	f108 0103 	add.w	r1, r8, #3
 80063ee:	1b49      	subs	r1, r1, r5
 80063f0:	f021 0103 	bic.w	r1, r1, #3
 80063f4:	3d03      	subs	r5, #3
 80063f6:	45a8      	cmp	r8, r5
 80063f8:	bf38      	it	cc
 80063fa:	2100      	movcc	r1, #0
 80063fc:	440b      	add	r3, r1
 80063fe:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8006402:	b191      	cbz	r1, 800642a <__mdiff+0x11a>
 8006404:	6117      	str	r7, [r2, #16]
 8006406:	e79d      	b.n	8006344 <__mdiff+0x34>
 8006408:	f854 1b04 	ldr.w	r1, [r4], #4
 800640c:	46e6      	mov	lr, ip
 800640e:	0c08      	lsrs	r0, r1, #16
 8006410:	fa1c fc81 	uxtah	ip, ip, r1
 8006414:	4471      	add	r1, lr
 8006416:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800641a:	b289      	uxth	r1, r1
 800641c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8006420:	f846 1b04 	str.w	r1, [r6], #4
 8006424:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8006428:	e7dd      	b.n	80063e6 <__mdiff+0xd6>
 800642a:	3f01      	subs	r7, #1
 800642c:	e7e7      	b.n	80063fe <__mdiff+0xee>
 800642e:	bf00      	nop
 8006430:	08006dc0 	.word	0x08006dc0
 8006434:	08006dd1 	.word	0x08006dd1

08006438 <__d2b>:
 8006438:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800643c:	460f      	mov	r7, r1
 800643e:	2101      	movs	r1, #1
 8006440:	ec59 8b10 	vmov	r8, r9, d0
 8006444:	4616      	mov	r6, r2
 8006446:	f7ff fcd5 	bl	8005df4 <_Balloc>
 800644a:	4604      	mov	r4, r0
 800644c:	b930      	cbnz	r0, 800645c <__d2b+0x24>
 800644e:	4602      	mov	r2, r0
 8006450:	4b23      	ldr	r3, [pc, #140]	@ (80064e0 <__d2b+0xa8>)
 8006452:	4824      	ldr	r0, [pc, #144]	@ (80064e4 <__d2b+0xac>)
 8006454:	f240 310f 	movw	r1, #783	@ 0x30f
 8006458:	f000 f8ee 	bl	8006638 <__assert_func>
 800645c:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8006460:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8006464:	b10d      	cbz	r5, 800646a <__d2b+0x32>
 8006466:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800646a:	9301      	str	r3, [sp, #4]
 800646c:	f1b8 0300 	subs.w	r3, r8, #0
 8006470:	d023      	beq.n	80064ba <__d2b+0x82>
 8006472:	4668      	mov	r0, sp
 8006474:	9300      	str	r3, [sp, #0]
 8006476:	f7ff fd84 	bl	8005f82 <__lo0bits>
 800647a:	e9dd 1200 	ldrd	r1, r2, [sp]
 800647e:	b1d0      	cbz	r0, 80064b6 <__d2b+0x7e>
 8006480:	f1c0 0320 	rsb	r3, r0, #32
 8006484:	fa02 f303 	lsl.w	r3, r2, r3
 8006488:	430b      	orrs	r3, r1
 800648a:	40c2      	lsrs	r2, r0
 800648c:	6163      	str	r3, [r4, #20]
 800648e:	9201      	str	r2, [sp, #4]
 8006490:	9b01      	ldr	r3, [sp, #4]
 8006492:	61a3      	str	r3, [r4, #24]
 8006494:	2b00      	cmp	r3, #0
 8006496:	bf0c      	ite	eq
 8006498:	2201      	moveq	r2, #1
 800649a:	2202      	movne	r2, #2
 800649c:	6122      	str	r2, [r4, #16]
 800649e:	b1a5      	cbz	r5, 80064ca <__d2b+0x92>
 80064a0:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 80064a4:	4405      	add	r5, r0
 80064a6:	603d      	str	r5, [r7, #0]
 80064a8:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 80064ac:	6030      	str	r0, [r6, #0]
 80064ae:	4620      	mov	r0, r4
 80064b0:	b003      	add	sp, #12
 80064b2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80064b6:	6161      	str	r1, [r4, #20]
 80064b8:	e7ea      	b.n	8006490 <__d2b+0x58>
 80064ba:	a801      	add	r0, sp, #4
 80064bc:	f7ff fd61 	bl	8005f82 <__lo0bits>
 80064c0:	9b01      	ldr	r3, [sp, #4]
 80064c2:	6163      	str	r3, [r4, #20]
 80064c4:	3020      	adds	r0, #32
 80064c6:	2201      	movs	r2, #1
 80064c8:	e7e8      	b.n	800649c <__d2b+0x64>
 80064ca:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80064ce:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 80064d2:	6038      	str	r0, [r7, #0]
 80064d4:	6918      	ldr	r0, [r3, #16]
 80064d6:	f7ff fd35 	bl	8005f44 <__hi0bits>
 80064da:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80064de:	e7e5      	b.n	80064ac <__d2b+0x74>
 80064e0:	08006dc0 	.word	0x08006dc0
 80064e4:	08006dd1 	.word	0x08006dd1

080064e8 <__sread>:
 80064e8:	b510      	push	{r4, lr}
 80064ea:	460c      	mov	r4, r1
 80064ec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80064f0:	f000 f850 	bl	8006594 <_read_r>
 80064f4:	2800      	cmp	r0, #0
 80064f6:	bfab      	itete	ge
 80064f8:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80064fa:	89a3      	ldrhlt	r3, [r4, #12]
 80064fc:	181b      	addge	r3, r3, r0
 80064fe:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8006502:	bfac      	ite	ge
 8006504:	6563      	strge	r3, [r4, #84]	@ 0x54
 8006506:	81a3      	strhlt	r3, [r4, #12]
 8006508:	bd10      	pop	{r4, pc}

0800650a <__swrite>:
 800650a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800650e:	461f      	mov	r7, r3
 8006510:	898b      	ldrh	r3, [r1, #12]
 8006512:	05db      	lsls	r3, r3, #23
 8006514:	4605      	mov	r5, r0
 8006516:	460c      	mov	r4, r1
 8006518:	4616      	mov	r6, r2
 800651a:	d505      	bpl.n	8006528 <__swrite+0x1e>
 800651c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006520:	2302      	movs	r3, #2
 8006522:	2200      	movs	r2, #0
 8006524:	f000 f824 	bl	8006570 <_lseek_r>
 8006528:	89a3      	ldrh	r3, [r4, #12]
 800652a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800652e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006532:	81a3      	strh	r3, [r4, #12]
 8006534:	4632      	mov	r2, r6
 8006536:	463b      	mov	r3, r7
 8006538:	4628      	mov	r0, r5
 800653a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800653e:	f000 b84b 	b.w	80065d8 <_write_r>

08006542 <__sseek>:
 8006542:	b510      	push	{r4, lr}
 8006544:	460c      	mov	r4, r1
 8006546:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800654a:	f000 f811 	bl	8006570 <_lseek_r>
 800654e:	1c43      	adds	r3, r0, #1
 8006550:	89a3      	ldrh	r3, [r4, #12]
 8006552:	bf15      	itete	ne
 8006554:	6560      	strne	r0, [r4, #84]	@ 0x54
 8006556:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800655a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800655e:	81a3      	strheq	r3, [r4, #12]
 8006560:	bf18      	it	ne
 8006562:	81a3      	strhne	r3, [r4, #12]
 8006564:	bd10      	pop	{r4, pc}

08006566 <__sclose>:
 8006566:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800656a:	f000 b847 	b.w	80065fc <_close_r>
	...

08006570 <_lseek_r>:
 8006570:	b538      	push	{r3, r4, r5, lr}
 8006572:	4d07      	ldr	r5, [pc, #28]	@ (8006590 <_lseek_r+0x20>)
 8006574:	4604      	mov	r4, r0
 8006576:	4608      	mov	r0, r1
 8006578:	4611      	mov	r1, r2
 800657a:	2200      	movs	r2, #0
 800657c:	602a      	str	r2, [r5, #0]
 800657e:	461a      	mov	r2, r3
 8006580:	f7fb f96f 	bl	8001862 <_lseek>
 8006584:	1c43      	adds	r3, r0, #1
 8006586:	d102      	bne.n	800658e <_lseek_r+0x1e>
 8006588:	682b      	ldr	r3, [r5, #0]
 800658a:	b103      	cbz	r3, 800658e <_lseek_r+0x1e>
 800658c:	6023      	str	r3, [r4, #0]
 800658e:	bd38      	pop	{r3, r4, r5, pc}
 8006590:	2000045c 	.word	0x2000045c

08006594 <_read_r>:
 8006594:	b538      	push	{r3, r4, r5, lr}
 8006596:	4d07      	ldr	r5, [pc, #28]	@ (80065b4 <_read_r+0x20>)
 8006598:	4604      	mov	r4, r0
 800659a:	4608      	mov	r0, r1
 800659c:	4611      	mov	r1, r2
 800659e:	2200      	movs	r2, #0
 80065a0:	602a      	str	r2, [r5, #0]
 80065a2:	461a      	mov	r2, r3
 80065a4:	f7fb f8fd 	bl	80017a2 <_read>
 80065a8:	1c43      	adds	r3, r0, #1
 80065aa:	d102      	bne.n	80065b2 <_read_r+0x1e>
 80065ac:	682b      	ldr	r3, [r5, #0]
 80065ae:	b103      	cbz	r3, 80065b2 <_read_r+0x1e>
 80065b0:	6023      	str	r3, [r4, #0]
 80065b2:	bd38      	pop	{r3, r4, r5, pc}
 80065b4:	2000045c 	.word	0x2000045c

080065b8 <_sbrk_r>:
 80065b8:	b538      	push	{r3, r4, r5, lr}
 80065ba:	4d06      	ldr	r5, [pc, #24]	@ (80065d4 <_sbrk_r+0x1c>)
 80065bc:	2300      	movs	r3, #0
 80065be:	4604      	mov	r4, r0
 80065c0:	4608      	mov	r0, r1
 80065c2:	602b      	str	r3, [r5, #0]
 80065c4:	f7fb f95a 	bl	800187c <_sbrk>
 80065c8:	1c43      	adds	r3, r0, #1
 80065ca:	d102      	bne.n	80065d2 <_sbrk_r+0x1a>
 80065cc:	682b      	ldr	r3, [r5, #0]
 80065ce:	b103      	cbz	r3, 80065d2 <_sbrk_r+0x1a>
 80065d0:	6023      	str	r3, [r4, #0]
 80065d2:	bd38      	pop	{r3, r4, r5, pc}
 80065d4:	2000045c 	.word	0x2000045c

080065d8 <_write_r>:
 80065d8:	b538      	push	{r3, r4, r5, lr}
 80065da:	4d07      	ldr	r5, [pc, #28]	@ (80065f8 <_write_r+0x20>)
 80065dc:	4604      	mov	r4, r0
 80065de:	4608      	mov	r0, r1
 80065e0:	4611      	mov	r1, r2
 80065e2:	2200      	movs	r2, #0
 80065e4:	602a      	str	r2, [r5, #0]
 80065e6:	461a      	mov	r2, r3
 80065e8:	f7fb f8f8 	bl	80017dc <_write>
 80065ec:	1c43      	adds	r3, r0, #1
 80065ee:	d102      	bne.n	80065f6 <_write_r+0x1e>
 80065f0:	682b      	ldr	r3, [r5, #0]
 80065f2:	b103      	cbz	r3, 80065f6 <_write_r+0x1e>
 80065f4:	6023      	str	r3, [r4, #0]
 80065f6:	bd38      	pop	{r3, r4, r5, pc}
 80065f8:	2000045c 	.word	0x2000045c

080065fc <_close_r>:
 80065fc:	b538      	push	{r3, r4, r5, lr}
 80065fe:	4d06      	ldr	r5, [pc, #24]	@ (8006618 <_close_r+0x1c>)
 8006600:	2300      	movs	r3, #0
 8006602:	4604      	mov	r4, r0
 8006604:	4608      	mov	r0, r1
 8006606:	602b      	str	r3, [r5, #0]
 8006608:	f7fb f904 	bl	8001814 <_close>
 800660c:	1c43      	adds	r3, r0, #1
 800660e:	d102      	bne.n	8006616 <_close_r+0x1a>
 8006610:	682b      	ldr	r3, [r5, #0]
 8006612:	b103      	cbz	r3, 8006616 <_close_r+0x1a>
 8006614:	6023      	str	r3, [r4, #0]
 8006616:	bd38      	pop	{r3, r4, r5, pc}
 8006618:	2000045c 	.word	0x2000045c

0800661c <memcpy>:
 800661c:	440a      	add	r2, r1
 800661e:	4291      	cmp	r1, r2
 8006620:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8006624:	d100      	bne.n	8006628 <memcpy+0xc>
 8006626:	4770      	bx	lr
 8006628:	b510      	push	{r4, lr}
 800662a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800662e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006632:	4291      	cmp	r1, r2
 8006634:	d1f9      	bne.n	800662a <memcpy+0xe>
 8006636:	bd10      	pop	{r4, pc}

08006638 <__assert_func>:
 8006638:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800663a:	4614      	mov	r4, r2
 800663c:	461a      	mov	r2, r3
 800663e:	4b09      	ldr	r3, [pc, #36]	@ (8006664 <__assert_func+0x2c>)
 8006640:	681b      	ldr	r3, [r3, #0]
 8006642:	4605      	mov	r5, r0
 8006644:	68d8      	ldr	r0, [r3, #12]
 8006646:	b14c      	cbz	r4, 800665c <__assert_func+0x24>
 8006648:	4b07      	ldr	r3, [pc, #28]	@ (8006668 <__assert_func+0x30>)
 800664a:	9100      	str	r1, [sp, #0]
 800664c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8006650:	4906      	ldr	r1, [pc, #24]	@ (800666c <__assert_func+0x34>)
 8006652:	462b      	mov	r3, r5
 8006654:	f000 f87e 	bl	8006754 <fiprintf>
 8006658:	f000 f89b 	bl	8006792 <abort>
 800665c:	4b04      	ldr	r3, [pc, #16]	@ (8006670 <__assert_func+0x38>)
 800665e:	461c      	mov	r4, r3
 8006660:	e7f3      	b.n	800664a <__assert_func+0x12>
 8006662:	bf00      	nop
 8006664:	2000001c 	.word	0x2000001c
 8006668:	08006e34 	.word	0x08006e34
 800666c:	08006e41 	.word	0x08006e41
 8006670:	08006e6f 	.word	0x08006e6f

08006674 <_calloc_r>:
 8006674:	b570      	push	{r4, r5, r6, lr}
 8006676:	fba1 5402 	umull	r5, r4, r1, r2
 800667a:	b934      	cbnz	r4, 800668a <_calloc_r+0x16>
 800667c:	4629      	mov	r1, r5
 800667e:	f7ff fa81 	bl	8005b84 <_malloc_r>
 8006682:	4606      	mov	r6, r0
 8006684:	b928      	cbnz	r0, 8006692 <_calloc_r+0x1e>
 8006686:	4630      	mov	r0, r6
 8006688:	bd70      	pop	{r4, r5, r6, pc}
 800668a:	220c      	movs	r2, #12
 800668c:	6002      	str	r2, [r0, #0]
 800668e:	2600      	movs	r6, #0
 8006690:	e7f9      	b.n	8006686 <_calloc_r+0x12>
 8006692:	462a      	mov	r2, r5
 8006694:	4621      	mov	r1, r4
 8006696:	f7fe fbb9 	bl	8004e0c <memset>
 800669a:	e7f4      	b.n	8006686 <_calloc_r+0x12>

0800669c <_free_r>:
 800669c:	b538      	push	{r3, r4, r5, lr}
 800669e:	4605      	mov	r5, r0
 80066a0:	2900      	cmp	r1, #0
 80066a2:	d041      	beq.n	8006728 <_free_r+0x8c>
 80066a4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80066a8:	1f0c      	subs	r4, r1, #4
 80066aa:	2b00      	cmp	r3, #0
 80066ac:	bfb8      	it	lt
 80066ae:	18e4      	addlt	r4, r4, r3
 80066b0:	f7ff fb94 	bl	8005ddc <__malloc_lock>
 80066b4:	4a1d      	ldr	r2, [pc, #116]	@ (800672c <_free_r+0x90>)
 80066b6:	6813      	ldr	r3, [r2, #0]
 80066b8:	b933      	cbnz	r3, 80066c8 <_free_r+0x2c>
 80066ba:	6063      	str	r3, [r4, #4]
 80066bc:	6014      	str	r4, [r2, #0]
 80066be:	4628      	mov	r0, r5
 80066c0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80066c4:	f7ff bb90 	b.w	8005de8 <__malloc_unlock>
 80066c8:	42a3      	cmp	r3, r4
 80066ca:	d908      	bls.n	80066de <_free_r+0x42>
 80066cc:	6820      	ldr	r0, [r4, #0]
 80066ce:	1821      	adds	r1, r4, r0
 80066d0:	428b      	cmp	r3, r1
 80066d2:	bf01      	itttt	eq
 80066d4:	6819      	ldreq	r1, [r3, #0]
 80066d6:	685b      	ldreq	r3, [r3, #4]
 80066d8:	1809      	addeq	r1, r1, r0
 80066da:	6021      	streq	r1, [r4, #0]
 80066dc:	e7ed      	b.n	80066ba <_free_r+0x1e>
 80066de:	461a      	mov	r2, r3
 80066e0:	685b      	ldr	r3, [r3, #4]
 80066e2:	b10b      	cbz	r3, 80066e8 <_free_r+0x4c>
 80066e4:	42a3      	cmp	r3, r4
 80066e6:	d9fa      	bls.n	80066de <_free_r+0x42>
 80066e8:	6811      	ldr	r1, [r2, #0]
 80066ea:	1850      	adds	r0, r2, r1
 80066ec:	42a0      	cmp	r0, r4
 80066ee:	d10b      	bne.n	8006708 <_free_r+0x6c>
 80066f0:	6820      	ldr	r0, [r4, #0]
 80066f2:	4401      	add	r1, r0
 80066f4:	1850      	adds	r0, r2, r1
 80066f6:	4283      	cmp	r3, r0
 80066f8:	6011      	str	r1, [r2, #0]
 80066fa:	d1e0      	bne.n	80066be <_free_r+0x22>
 80066fc:	6818      	ldr	r0, [r3, #0]
 80066fe:	685b      	ldr	r3, [r3, #4]
 8006700:	6053      	str	r3, [r2, #4]
 8006702:	4408      	add	r0, r1
 8006704:	6010      	str	r0, [r2, #0]
 8006706:	e7da      	b.n	80066be <_free_r+0x22>
 8006708:	d902      	bls.n	8006710 <_free_r+0x74>
 800670a:	230c      	movs	r3, #12
 800670c:	602b      	str	r3, [r5, #0]
 800670e:	e7d6      	b.n	80066be <_free_r+0x22>
 8006710:	6820      	ldr	r0, [r4, #0]
 8006712:	1821      	adds	r1, r4, r0
 8006714:	428b      	cmp	r3, r1
 8006716:	bf04      	itt	eq
 8006718:	6819      	ldreq	r1, [r3, #0]
 800671a:	685b      	ldreq	r3, [r3, #4]
 800671c:	6063      	str	r3, [r4, #4]
 800671e:	bf04      	itt	eq
 8006720:	1809      	addeq	r1, r1, r0
 8006722:	6021      	streq	r1, [r4, #0]
 8006724:	6054      	str	r4, [r2, #4]
 8006726:	e7ca      	b.n	80066be <_free_r+0x22>
 8006728:	bd38      	pop	{r3, r4, r5, pc}
 800672a:	bf00      	nop
 800672c:	20000458 	.word	0x20000458

08006730 <__ascii_mbtowc>:
 8006730:	b082      	sub	sp, #8
 8006732:	b901      	cbnz	r1, 8006736 <__ascii_mbtowc+0x6>
 8006734:	a901      	add	r1, sp, #4
 8006736:	b142      	cbz	r2, 800674a <__ascii_mbtowc+0x1a>
 8006738:	b14b      	cbz	r3, 800674e <__ascii_mbtowc+0x1e>
 800673a:	7813      	ldrb	r3, [r2, #0]
 800673c:	600b      	str	r3, [r1, #0]
 800673e:	7812      	ldrb	r2, [r2, #0]
 8006740:	1e10      	subs	r0, r2, #0
 8006742:	bf18      	it	ne
 8006744:	2001      	movne	r0, #1
 8006746:	b002      	add	sp, #8
 8006748:	4770      	bx	lr
 800674a:	4610      	mov	r0, r2
 800674c:	e7fb      	b.n	8006746 <__ascii_mbtowc+0x16>
 800674e:	f06f 0001 	mvn.w	r0, #1
 8006752:	e7f8      	b.n	8006746 <__ascii_mbtowc+0x16>

08006754 <fiprintf>:
 8006754:	b40e      	push	{r1, r2, r3}
 8006756:	b503      	push	{r0, r1, lr}
 8006758:	4601      	mov	r1, r0
 800675a:	ab03      	add	r3, sp, #12
 800675c:	4805      	ldr	r0, [pc, #20]	@ (8006774 <fiprintf+0x20>)
 800675e:	f853 2b04 	ldr.w	r2, [r3], #4
 8006762:	6800      	ldr	r0, [r0, #0]
 8006764:	9301      	str	r3, [sp, #4]
 8006766:	f000 f845 	bl	80067f4 <_vfiprintf_r>
 800676a:	b002      	add	sp, #8
 800676c:	f85d eb04 	ldr.w	lr, [sp], #4
 8006770:	b003      	add	sp, #12
 8006772:	4770      	bx	lr
 8006774:	2000001c 	.word	0x2000001c

08006778 <__ascii_wctomb>:
 8006778:	4603      	mov	r3, r0
 800677a:	4608      	mov	r0, r1
 800677c:	b141      	cbz	r1, 8006790 <__ascii_wctomb+0x18>
 800677e:	2aff      	cmp	r2, #255	@ 0xff
 8006780:	d904      	bls.n	800678c <__ascii_wctomb+0x14>
 8006782:	228a      	movs	r2, #138	@ 0x8a
 8006784:	601a      	str	r2, [r3, #0]
 8006786:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800678a:	4770      	bx	lr
 800678c:	700a      	strb	r2, [r1, #0]
 800678e:	2001      	movs	r0, #1
 8006790:	4770      	bx	lr

08006792 <abort>:
 8006792:	b508      	push	{r3, lr}
 8006794:	2006      	movs	r0, #6
 8006796:	f000 fa63 	bl	8006c60 <raise>
 800679a:	2001      	movs	r0, #1
 800679c:	f7fa fff6 	bl	800178c <_exit>

080067a0 <__sfputc_r>:
 80067a0:	6893      	ldr	r3, [r2, #8]
 80067a2:	3b01      	subs	r3, #1
 80067a4:	2b00      	cmp	r3, #0
 80067a6:	b410      	push	{r4}
 80067a8:	6093      	str	r3, [r2, #8]
 80067aa:	da08      	bge.n	80067be <__sfputc_r+0x1e>
 80067ac:	6994      	ldr	r4, [r2, #24]
 80067ae:	42a3      	cmp	r3, r4
 80067b0:	db01      	blt.n	80067b6 <__sfputc_r+0x16>
 80067b2:	290a      	cmp	r1, #10
 80067b4:	d103      	bne.n	80067be <__sfputc_r+0x1e>
 80067b6:	f85d 4b04 	ldr.w	r4, [sp], #4
 80067ba:	f000 b933 	b.w	8006a24 <__swbuf_r>
 80067be:	6813      	ldr	r3, [r2, #0]
 80067c0:	1c58      	adds	r0, r3, #1
 80067c2:	6010      	str	r0, [r2, #0]
 80067c4:	7019      	strb	r1, [r3, #0]
 80067c6:	4608      	mov	r0, r1
 80067c8:	f85d 4b04 	ldr.w	r4, [sp], #4
 80067cc:	4770      	bx	lr

080067ce <__sfputs_r>:
 80067ce:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80067d0:	4606      	mov	r6, r0
 80067d2:	460f      	mov	r7, r1
 80067d4:	4614      	mov	r4, r2
 80067d6:	18d5      	adds	r5, r2, r3
 80067d8:	42ac      	cmp	r4, r5
 80067da:	d101      	bne.n	80067e0 <__sfputs_r+0x12>
 80067dc:	2000      	movs	r0, #0
 80067de:	e007      	b.n	80067f0 <__sfputs_r+0x22>
 80067e0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80067e4:	463a      	mov	r2, r7
 80067e6:	4630      	mov	r0, r6
 80067e8:	f7ff ffda 	bl	80067a0 <__sfputc_r>
 80067ec:	1c43      	adds	r3, r0, #1
 80067ee:	d1f3      	bne.n	80067d8 <__sfputs_r+0xa>
 80067f0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080067f4 <_vfiprintf_r>:
 80067f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80067f8:	460d      	mov	r5, r1
 80067fa:	b09d      	sub	sp, #116	@ 0x74
 80067fc:	4614      	mov	r4, r2
 80067fe:	4698      	mov	r8, r3
 8006800:	4606      	mov	r6, r0
 8006802:	b118      	cbz	r0, 800680c <_vfiprintf_r+0x18>
 8006804:	6a03      	ldr	r3, [r0, #32]
 8006806:	b90b      	cbnz	r3, 800680c <_vfiprintf_r+0x18>
 8006808:	f7fe faca 	bl	8004da0 <__sinit>
 800680c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800680e:	07d9      	lsls	r1, r3, #31
 8006810:	d405      	bmi.n	800681e <_vfiprintf_r+0x2a>
 8006812:	89ab      	ldrh	r3, [r5, #12]
 8006814:	059a      	lsls	r2, r3, #22
 8006816:	d402      	bmi.n	800681e <_vfiprintf_r+0x2a>
 8006818:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800681a:	f7fe fb2a 	bl	8004e72 <__retarget_lock_acquire_recursive>
 800681e:	89ab      	ldrh	r3, [r5, #12]
 8006820:	071b      	lsls	r3, r3, #28
 8006822:	d501      	bpl.n	8006828 <_vfiprintf_r+0x34>
 8006824:	692b      	ldr	r3, [r5, #16]
 8006826:	b99b      	cbnz	r3, 8006850 <_vfiprintf_r+0x5c>
 8006828:	4629      	mov	r1, r5
 800682a:	4630      	mov	r0, r6
 800682c:	f000 f938 	bl	8006aa0 <__swsetup_r>
 8006830:	b170      	cbz	r0, 8006850 <_vfiprintf_r+0x5c>
 8006832:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006834:	07dc      	lsls	r4, r3, #31
 8006836:	d504      	bpl.n	8006842 <_vfiprintf_r+0x4e>
 8006838:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800683c:	b01d      	add	sp, #116	@ 0x74
 800683e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006842:	89ab      	ldrh	r3, [r5, #12]
 8006844:	0598      	lsls	r0, r3, #22
 8006846:	d4f7      	bmi.n	8006838 <_vfiprintf_r+0x44>
 8006848:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800684a:	f7fe fb13 	bl	8004e74 <__retarget_lock_release_recursive>
 800684e:	e7f3      	b.n	8006838 <_vfiprintf_r+0x44>
 8006850:	2300      	movs	r3, #0
 8006852:	9309      	str	r3, [sp, #36]	@ 0x24
 8006854:	2320      	movs	r3, #32
 8006856:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800685a:	f8cd 800c 	str.w	r8, [sp, #12]
 800685e:	2330      	movs	r3, #48	@ 0x30
 8006860:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8006a10 <_vfiprintf_r+0x21c>
 8006864:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8006868:	f04f 0901 	mov.w	r9, #1
 800686c:	4623      	mov	r3, r4
 800686e:	469a      	mov	sl, r3
 8006870:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006874:	b10a      	cbz	r2, 800687a <_vfiprintf_r+0x86>
 8006876:	2a25      	cmp	r2, #37	@ 0x25
 8006878:	d1f9      	bne.n	800686e <_vfiprintf_r+0x7a>
 800687a:	ebba 0b04 	subs.w	fp, sl, r4
 800687e:	d00b      	beq.n	8006898 <_vfiprintf_r+0xa4>
 8006880:	465b      	mov	r3, fp
 8006882:	4622      	mov	r2, r4
 8006884:	4629      	mov	r1, r5
 8006886:	4630      	mov	r0, r6
 8006888:	f7ff ffa1 	bl	80067ce <__sfputs_r>
 800688c:	3001      	adds	r0, #1
 800688e:	f000 80a7 	beq.w	80069e0 <_vfiprintf_r+0x1ec>
 8006892:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006894:	445a      	add	r2, fp
 8006896:	9209      	str	r2, [sp, #36]	@ 0x24
 8006898:	f89a 3000 	ldrb.w	r3, [sl]
 800689c:	2b00      	cmp	r3, #0
 800689e:	f000 809f 	beq.w	80069e0 <_vfiprintf_r+0x1ec>
 80068a2:	2300      	movs	r3, #0
 80068a4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80068a8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80068ac:	f10a 0a01 	add.w	sl, sl, #1
 80068b0:	9304      	str	r3, [sp, #16]
 80068b2:	9307      	str	r3, [sp, #28]
 80068b4:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80068b8:	931a      	str	r3, [sp, #104]	@ 0x68
 80068ba:	4654      	mov	r4, sl
 80068bc:	2205      	movs	r2, #5
 80068be:	f814 1b01 	ldrb.w	r1, [r4], #1
 80068c2:	4853      	ldr	r0, [pc, #332]	@ (8006a10 <_vfiprintf_r+0x21c>)
 80068c4:	f7f9 fc8c 	bl	80001e0 <memchr>
 80068c8:	9a04      	ldr	r2, [sp, #16]
 80068ca:	b9d8      	cbnz	r0, 8006904 <_vfiprintf_r+0x110>
 80068cc:	06d1      	lsls	r1, r2, #27
 80068ce:	bf44      	itt	mi
 80068d0:	2320      	movmi	r3, #32
 80068d2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80068d6:	0713      	lsls	r3, r2, #28
 80068d8:	bf44      	itt	mi
 80068da:	232b      	movmi	r3, #43	@ 0x2b
 80068dc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80068e0:	f89a 3000 	ldrb.w	r3, [sl]
 80068e4:	2b2a      	cmp	r3, #42	@ 0x2a
 80068e6:	d015      	beq.n	8006914 <_vfiprintf_r+0x120>
 80068e8:	9a07      	ldr	r2, [sp, #28]
 80068ea:	4654      	mov	r4, sl
 80068ec:	2000      	movs	r0, #0
 80068ee:	f04f 0c0a 	mov.w	ip, #10
 80068f2:	4621      	mov	r1, r4
 80068f4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80068f8:	3b30      	subs	r3, #48	@ 0x30
 80068fa:	2b09      	cmp	r3, #9
 80068fc:	d94b      	bls.n	8006996 <_vfiprintf_r+0x1a2>
 80068fe:	b1b0      	cbz	r0, 800692e <_vfiprintf_r+0x13a>
 8006900:	9207      	str	r2, [sp, #28]
 8006902:	e014      	b.n	800692e <_vfiprintf_r+0x13a>
 8006904:	eba0 0308 	sub.w	r3, r0, r8
 8006908:	fa09 f303 	lsl.w	r3, r9, r3
 800690c:	4313      	orrs	r3, r2
 800690e:	9304      	str	r3, [sp, #16]
 8006910:	46a2      	mov	sl, r4
 8006912:	e7d2      	b.n	80068ba <_vfiprintf_r+0xc6>
 8006914:	9b03      	ldr	r3, [sp, #12]
 8006916:	1d19      	adds	r1, r3, #4
 8006918:	681b      	ldr	r3, [r3, #0]
 800691a:	9103      	str	r1, [sp, #12]
 800691c:	2b00      	cmp	r3, #0
 800691e:	bfbb      	ittet	lt
 8006920:	425b      	neglt	r3, r3
 8006922:	f042 0202 	orrlt.w	r2, r2, #2
 8006926:	9307      	strge	r3, [sp, #28]
 8006928:	9307      	strlt	r3, [sp, #28]
 800692a:	bfb8      	it	lt
 800692c:	9204      	strlt	r2, [sp, #16]
 800692e:	7823      	ldrb	r3, [r4, #0]
 8006930:	2b2e      	cmp	r3, #46	@ 0x2e
 8006932:	d10a      	bne.n	800694a <_vfiprintf_r+0x156>
 8006934:	7863      	ldrb	r3, [r4, #1]
 8006936:	2b2a      	cmp	r3, #42	@ 0x2a
 8006938:	d132      	bne.n	80069a0 <_vfiprintf_r+0x1ac>
 800693a:	9b03      	ldr	r3, [sp, #12]
 800693c:	1d1a      	adds	r2, r3, #4
 800693e:	681b      	ldr	r3, [r3, #0]
 8006940:	9203      	str	r2, [sp, #12]
 8006942:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8006946:	3402      	adds	r4, #2
 8006948:	9305      	str	r3, [sp, #20]
 800694a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8006a20 <_vfiprintf_r+0x22c>
 800694e:	7821      	ldrb	r1, [r4, #0]
 8006950:	2203      	movs	r2, #3
 8006952:	4650      	mov	r0, sl
 8006954:	f7f9 fc44 	bl	80001e0 <memchr>
 8006958:	b138      	cbz	r0, 800696a <_vfiprintf_r+0x176>
 800695a:	9b04      	ldr	r3, [sp, #16]
 800695c:	eba0 000a 	sub.w	r0, r0, sl
 8006960:	2240      	movs	r2, #64	@ 0x40
 8006962:	4082      	lsls	r2, r0
 8006964:	4313      	orrs	r3, r2
 8006966:	3401      	adds	r4, #1
 8006968:	9304      	str	r3, [sp, #16]
 800696a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800696e:	4829      	ldr	r0, [pc, #164]	@ (8006a14 <_vfiprintf_r+0x220>)
 8006970:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8006974:	2206      	movs	r2, #6
 8006976:	f7f9 fc33 	bl	80001e0 <memchr>
 800697a:	2800      	cmp	r0, #0
 800697c:	d03f      	beq.n	80069fe <_vfiprintf_r+0x20a>
 800697e:	4b26      	ldr	r3, [pc, #152]	@ (8006a18 <_vfiprintf_r+0x224>)
 8006980:	bb1b      	cbnz	r3, 80069ca <_vfiprintf_r+0x1d6>
 8006982:	9b03      	ldr	r3, [sp, #12]
 8006984:	3307      	adds	r3, #7
 8006986:	f023 0307 	bic.w	r3, r3, #7
 800698a:	3308      	adds	r3, #8
 800698c:	9303      	str	r3, [sp, #12]
 800698e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006990:	443b      	add	r3, r7
 8006992:	9309      	str	r3, [sp, #36]	@ 0x24
 8006994:	e76a      	b.n	800686c <_vfiprintf_r+0x78>
 8006996:	fb0c 3202 	mla	r2, ip, r2, r3
 800699a:	460c      	mov	r4, r1
 800699c:	2001      	movs	r0, #1
 800699e:	e7a8      	b.n	80068f2 <_vfiprintf_r+0xfe>
 80069a0:	2300      	movs	r3, #0
 80069a2:	3401      	adds	r4, #1
 80069a4:	9305      	str	r3, [sp, #20]
 80069a6:	4619      	mov	r1, r3
 80069a8:	f04f 0c0a 	mov.w	ip, #10
 80069ac:	4620      	mov	r0, r4
 80069ae:	f810 2b01 	ldrb.w	r2, [r0], #1
 80069b2:	3a30      	subs	r2, #48	@ 0x30
 80069b4:	2a09      	cmp	r2, #9
 80069b6:	d903      	bls.n	80069c0 <_vfiprintf_r+0x1cc>
 80069b8:	2b00      	cmp	r3, #0
 80069ba:	d0c6      	beq.n	800694a <_vfiprintf_r+0x156>
 80069bc:	9105      	str	r1, [sp, #20]
 80069be:	e7c4      	b.n	800694a <_vfiprintf_r+0x156>
 80069c0:	fb0c 2101 	mla	r1, ip, r1, r2
 80069c4:	4604      	mov	r4, r0
 80069c6:	2301      	movs	r3, #1
 80069c8:	e7f0      	b.n	80069ac <_vfiprintf_r+0x1b8>
 80069ca:	ab03      	add	r3, sp, #12
 80069cc:	9300      	str	r3, [sp, #0]
 80069ce:	462a      	mov	r2, r5
 80069d0:	4b12      	ldr	r3, [pc, #72]	@ (8006a1c <_vfiprintf_r+0x228>)
 80069d2:	a904      	add	r1, sp, #16
 80069d4:	4630      	mov	r0, r6
 80069d6:	f7fd fda1 	bl	800451c <_printf_float>
 80069da:	4607      	mov	r7, r0
 80069dc:	1c78      	adds	r0, r7, #1
 80069de:	d1d6      	bne.n	800698e <_vfiprintf_r+0x19a>
 80069e0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80069e2:	07d9      	lsls	r1, r3, #31
 80069e4:	d405      	bmi.n	80069f2 <_vfiprintf_r+0x1fe>
 80069e6:	89ab      	ldrh	r3, [r5, #12]
 80069e8:	059a      	lsls	r2, r3, #22
 80069ea:	d402      	bmi.n	80069f2 <_vfiprintf_r+0x1fe>
 80069ec:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80069ee:	f7fe fa41 	bl	8004e74 <__retarget_lock_release_recursive>
 80069f2:	89ab      	ldrh	r3, [r5, #12]
 80069f4:	065b      	lsls	r3, r3, #25
 80069f6:	f53f af1f 	bmi.w	8006838 <_vfiprintf_r+0x44>
 80069fa:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80069fc:	e71e      	b.n	800683c <_vfiprintf_r+0x48>
 80069fe:	ab03      	add	r3, sp, #12
 8006a00:	9300      	str	r3, [sp, #0]
 8006a02:	462a      	mov	r2, r5
 8006a04:	4b05      	ldr	r3, [pc, #20]	@ (8006a1c <_vfiprintf_r+0x228>)
 8006a06:	a904      	add	r1, sp, #16
 8006a08:	4630      	mov	r0, r6
 8006a0a:	f7fe f81f 	bl	8004a4c <_printf_i>
 8006a0e:	e7e4      	b.n	80069da <_vfiprintf_r+0x1e6>
 8006a10:	08006e70 	.word	0x08006e70
 8006a14:	08006e7a 	.word	0x08006e7a
 8006a18:	0800451d 	.word	0x0800451d
 8006a1c:	080067cf 	.word	0x080067cf
 8006a20:	08006e76 	.word	0x08006e76

08006a24 <__swbuf_r>:
 8006a24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006a26:	460e      	mov	r6, r1
 8006a28:	4614      	mov	r4, r2
 8006a2a:	4605      	mov	r5, r0
 8006a2c:	b118      	cbz	r0, 8006a36 <__swbuf_r+0x12>
 8006a2e:	6a03      	ldr	r3, [r0, #32]
 8006a30:	b90b      	cbnz	r3, 8006a36 <__swbuf_r+0x12>
 8006a32:	f7fe f9b5 	bl	8004da0 <__sinit>
 8006a36:	69a3      	ldr	r3, [r4, #24]
 8006a38:	60a3      	str	r3, [r4, #8]
 8006a3a:	89a3      	ldrh	r3, [r4, #12]
 8006a3c:	071a      	lsls	r2, r3, #28
 8006a3e:	d501      	bpl.n	8006a44 <__swbuf_r+0x20>
 8006a40:	6923      	ldr	r3, [r4, #16]
 8006a42:	b943      	cbnz	r3, 8006a56 <__swbuf_r+0x32>
 8006a44:	4621      	mov	r1, r4
 8006a46:	4628      	mov	r0, r5
 8006a48:	f000 f82a 	bl	8006aa0 <__swsetup_r>
 8006a4c:	b118      	cbz	r0, 8006a56 <__swbuf_r+0x32>
 8006a4e:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 8006a52:	4638      	mov	r0, r7
 8006a54:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006a56:	6823      	ldr	r3, [r4, #0]
 8006a58:	6922      	ldr	r2, [r4, #16]
 8006a5a:	1a98      	subs	r0, r3, r2
 8006a5c:	6963      	ldr	r3, [r4, #20]
 8006a5e:	b2f6      	uxtb	r6, r6
 8006a60:	4283      	cmp	r3, r0
 8006a62:	4637      	mov	r7, r6
 8006a64:	dc05      	bgt.n	8006a72 <__swbuf_r+0x4e>
 8006a66:	4621      	mov	r1, r4
 8006a68:	4628      	mov	r0, r5
 8006a6a:	f7ff f98f 	bl	8005d8c <_fflush_r>
 8006a6e:	2800      	cmp	r0, #0
 8006a70:	d1ed      	bne.n	8006a4e <__swbuf_r+0x2a>
 8006a72:	68a3      	ldr	r3, [r4, #8]
 8006a74:	3b01      	subs	r3, #1
 8006a76:	60a3      	str	r3, [r4, #8]
 8006a78:	6823      	ldr	r3, [r4, #0]
 8006a7a:	1c5a      	adds	r2, r3, #1
 8006a7c:	6022      	str	r2, [r4, #0]
 8006a7e:	701e      	strb	r6, [r3, #0]
 8006a80:	6962      	ldr	r2, [r4, #20]
 8006a82:	1c43      	adds	r3, r0, #1
 8006a84:	429a      	cmp	r2, r3
 8006a86:	d004      	beq.n	8006a92 <__swbuf_r+0x6e>
 8006a88:	89a3      	ldrh	r3, [r4, #12]
 8006a8a:	07db      	lsls	r3, r3, #31
 8006a8c:	d5e1      	bpl.n	8006a52 <__swbuf_r+0x2e>
 8006a8e:	2e0a      	cmp	r6, #10
 8006a90:	d1df      	bne.n	8006a52 <__swbuf_r+0x2e>
 8006a92:	4621      	mov	r1, r4
 8006a94:	4628      	mov	r0, r5
 8006a96:	f7ff f979 	bl	8005d8c <_fflush_r>
 8006a9a:	2800      	cmp	r0, #0
 8006a9c:	d0d9      	beq.n	8006a52 <__swbuf_r+0x2e>
 8006a9e:	e7d6      	b.n	8006a4e <__swbuf_r+0x2a>

08006aa0 <__swsetup_r>:
 8006aa0:	b538      	push	{r3, r4, r5, lr}
 8006aa2:	4b29      	ldr	r3, [pc, #164]	@ (8006b48 <__swsetup_r+0xa8>)
 8006aa4:	4605      	mov	r5, r0
 8006aa6:	6818      	ldr	r0, [r3, #0]
 8006aa8:	460c      	mov	r4, r1
 8006aaa:	b118      	cbz	r0, 8006ab4 <__swsetup_r+0x14>
 8006aac:	6a03      	ldr	r3, [r0, #32]
 8006aae:	b90b      	cbnz	r3, 8006ab4 <__swsetup_r+0x14>
 8006ab0:	f7fe f976 	bl	8004da0 <__sinit>
 8006ab4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006ab8:	0719      	lsls	r1, r3, #28
 8006aba:	d422      	bmi.n	8006b02 <__swsetup_r+0x62>
 8006abc:	06da      	lsls	r2, r3, #27
 8006abe:	d407      	bmi.n	8006ad0 <__swsetup_r+0x30>
 8006ac0:	2209      	movs	r2, #9
 8006ac2:	602a      	str	r2, [r5, #0]
 8006ac4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006ac8:	81a3      	strh	r3, [r4, #12]
 8006aca:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006ace:	e033      	b.n	8006b38 <__swsetup_r+0x98>
 8006ad0:	0758      	lsls	r0, r3, #29
 8006ad2:	d512      	bpl.n	8006afa <__swsetup_r+0x5a>
 8006ad4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006ad6:	b141      	cbz	r1, 8006aea <__swsetup_r+0x4a>
 8006ad8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006adc:	4299      	cmp	r1, r3
 8006ade:	d002      	beq.n	8006ae6 <__swsetup_r+0x46>
 8006ae0:	4628      	mov	r0, r5
 8006ae2:	f7ff fddb 	bl	800669c <_free_r>
 8006ae6:	2300      	movs	r3, #0
 8006ae8:	6363      	str	r3, [r4, #52]	@ 0x34
 8006aea:	89a3      	ldrh	r3, [r4, #12]
 8006aec:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8006af0:	81a3      	strh	r3, [r4, #12]
 8006af2:	2300      	movs	r3, #0
 8006af4:	6063      	str	r3, [r4, #4]
 8006af6:	6923      	ldr	r3, [r4, #16]
 8006af8:	6023      	str	r3, [r4, #0]
 8006afa:	89a3      	ldrh	r3, [r4, #12]
 8006afc:	f043 0308 	orr.w	r3, r3, #8
 8006b00:	81a3      	strh	r3, [r4, #12]
 8006b02:	6923      	ldr	r3, [r4, #16]
 8006b04:	b94b      	cbnz	r3, 8006b1a <__swsetup_r+0x7a>
 8006b06:	89a3      	ldrh	r3, [r4, #12]
 8006b08:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8006b0c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006b10:	d003      	beq.n	8006b1a <__swsetup_r+0x7a>
 8006b12:	4621      	mov	r1, r4
 8006b14:	4628      	mov	r0, r5
 8006b16:	f000 f83f 	bl	8006b98 <__smakebuf_r>
 8006b1a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006b1e:	f013 0201 	ands.w	r2, r3, #1
 8006b22:	d00a      	beq.n	8006b3a <__swsetup_r+0x9a>
 8006b24:	2200      	movs	r2, #0
 8006b26:	60a2      	str	r2, [r4, #8]
 8006b28:	6962      	ldr	r2, [r4, #20]
 8006b2a:	4252      	negs	r2, r2
 8006b2c:	61a2      	str	r2, [r4, #24]
 8006b2e:	6922      	ldr	r2, [r4, #16]
 8006b30:	b942      	cbnz	r2, 8006b44 <__swsetup_r+0xa4>
 8006b32:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8006b36:	d1c5      	bne.n	8006ac4 <__swsetup_r+0x24>
 8006b38:	bd38      	pop	{r3, r4, r5, pc}
 8006b3a:	0799      	lsls	r1, r3, #30
 8006b3c:	bf58      	it	pl
 8006b3e:	6962      	ldrpl	r2, [r4, #20]
 8006b40:	60a2      	str	r2, [r4, #8]
 8006b42:	e7f4      	b.n	8006b2e <__swsetup_r+0x8e>
 8006b44:	2000      	movs	r0, #0
 8006b46:	e7f7      	b.n	8006b38 <__swsetup_r+0x98>
 8006b48:	2000001c 	.word	0x2000001c

08006b4c <__swhatbuf_r>:
 8006b4c:	b570      	push	{r4, r5, r6, lr}
 8006b4e:	460c      	mov	r4, r1
 8006b50:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006b54:	2900      	cmp	r1, #0
 8006b56:	b096      	sub	sp, #88	@ 0x58
 8006b58:	4615      	mov	r5, r2
 8006b5a:	461e      	mov	r6, r3
 8006b5c:	da0d      	bge.n	8006b7a <__swhatbuf_r+0x2e>
 8006b5e:	89a3      	ldrh	r3, [r4, #12]
 8006b60:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8006b64:	f04f 0100 	mov.w	r1, #0
 8006b68:	bf14      	ite	ne
 8006b6a:	2340      	movne	r3, #64	@ 0x40
 8006b6c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8006b70:	2000      	movs	r0, #0
 8006b72:	6031      	str	r1, [r6, #0]
 8006b74:	602b      	str	r3, [r5, #0]
 8006b76:	b016      	add	sp, #88	@ 0x58
 8006b78:	bd70      	pop	{r4, r5, r6, pc}
 8006b7a:	466a      	mov	r2, sp
 8006b7c:	f000 f89c 	bl	8006cb8 <_fstat_r>
 8006b80:	2800      	cmp	r0, #0
 8006b82:	dbec      	blt.n	8006b5e <__swhatbuf_r+0x12>
 8006b84:	9901      	ldr	r1, [sp, #4]
 8006b86:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8006b8a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8006b8e:	4259      	negs	r1, r3
 8006b90:	4159      	adcs	r1, r3
 8006b92:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8006b96:	e7eb      	b.n	8006b70 <__swhatbuf_r+0x24>

08006b98 <__smakebuf_r>:
 8006b98:	898b      	ldrh	r3, [r1, #12]
 8006b9a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006b9c:	079d      	lsls	r5, r3, #30
 8006b9e:	4606      	mov	r6, r0
 8006ba0:	460c      	mov	r4, r1
 8006ba2:	d507      	bpl.n	8006bb4 <__smakebuf_r+0x1c>
 8006ba4:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8006ba8:	6023      	str	r3, [r4, #0]
 8006baa:	6123      	str	r3, [r4, #16]
 8006bac:	2301      	movs	r3, #1
 8006bae:	6163      	str	r3, [r4, #20]
 8006bb0:	b003      	add	sp, #12
 8006bb2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006bb4:	ab01      	add	r3, sp, #4
 8006bb6:	466a      	mov	r2, sp
 8006bb8:	f7ff ffc8 	bl	8006b4c <__swhatbuf_r>
 8006bbc:	9f00      	ldr	r7, [sp, #0]
 8006bbe:	4605      	mov	r5, r0
 8006bc0:	4639      	mov	r1, r7
 8006bc2:	4630      	mov	r0, r6
 8006bc4:	f7fe ffde 	bl	8005b84 <_malloc_r>
 8006bc8:	b948      	cbnz	r0, 8006bde <__smakebuf_r+0x46>
 8006bca:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006bce:	059a      	lsls	r2, r3, #22
 8006bd0:	d4ee      	bmi.n	8006bb0 <__smakebuf_r+0x18>
 8006bd2:	f023 0303 	bic.w	r3, r3, #3
 8006bd6:	f043 0302 	orr.w	r3, r3, #2
 8006bda:	81a3      	strh	r3, [r4, #12]
 8006bdc:	e7e2      	b.n	8006ba4 <__smakebuf_r+0xc>
 8006bde:	89a3      	ldrh	r3, [r4, #12]
 8006be0:	6020      	str	r0, [r4, #0]
 8006be2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006be6:	81a3      	strh	r3, [r4, #12]
 8006be8:	9b01      	ldr	r3, [sp, #4]
 8006bea:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8006bee:	b15b      	cbz	r3, 8006c08 <__smakebuf_r+0x70>
 8006bf0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006bf4:	4630      	mov	r0, r6
 8006bf6:	f000 f83b 	bl	8006c70 <_isatty_r>
 8006bfa:	b128      	cbz	r0, 8006c08 <__smakebuf_r+0x70>
 8006bfc:	89a3      	ldrh	r3, [r4, #12]
 8006bfe:	f023 0303 	bic.w	r3, r3, #3
 8006c02:	f043 0301 	orr.w	r3, r3, #1
 8006c06:	81a3      	strh	r3, [r4, #12]
 8006c08:	89a3      	ldrh	r3, [r4, #12]
 8006c0a:	431d      	orrs	r5, r3
 8006c0c:	81a5      	strh	r5, [r4, #12]
 8006c0e:	e7cf      	b.n	8006bb0 <__smakebuf_r+0x18>

08006c10 <_raise_r>:
 8006c10:	291f      	cmp	r1, #31
 8006c12:	b538      	push	{r3, r4, r5, lr}
 8006c14:	4605      	mov	r5, r0
 8006c16:	460c      	mov	r4, r1
 8006c18:	d904      	bls.n	8006c24 <_raise_r+0x14>
 8006c1a:	2316      	movs	r3, #22
 8006c1c:	6003      	str	r3, [r0, #0]
 8006c1e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006c22:	bd38      	pop	{r3, r4, r5, pc}
 8006c24:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8006c26:	b112      	cbz	r2, 8006c2e <_raise_r+0x1e>
 8006c28:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8006c2c:	b94b      	cbnz	r3, 8006c42 <_raise_r+0x32>
 8006c2e:	4628      	mov	r0, r5
 8006c30:	f000 f840 	bl	8006cb4 <_getpid_r>
 8006c34:	4622      	mov	r2, r4
 8006c36:	4601      	mov	r1, r0
 8006c38:	4628      	mov	r0, r5
 8006c3a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006c3e:	f000 b827 	b.w	8006c90 <_kill_r>
 8006c42:	2b01      	cmp	r3, #1
 8006c44:	d00a      	beq.n	8006c5c <_raise_r+0x4c>
 8006c46:	1c59      	adds	r1, r3, #1
 8006c48:	d103      	bne.n	8006c52 <_raise_r+0x42>
 8006c4a:	2316      	movs	r3, #22
 8006c4c:	6003      	str	r3, [r0, #0]
 8006c4e:	2001      	movs	r0, #1
 8006c50:	e7e7      	b.n	8006c22 <_raise_r+0x12>
 8006c52:	2100      	movs	r1, #0
 8006c54:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8006c58:	4620      	mov	r0, r4
 8006c5a:	4798      	blx	r3
 8006c5c:	2000      	movs	r0, #0
 8006c5e:	e7e0      	b.n	8006c22 <_raise_r+0x12>

08006c60 <raise>:
 8006c60:	4b02      	ldr	r3, [pc, #8]	@ (8006c6c <raise+0xc>)
 8006c62:	4601      	mov	r1, r0
 8006c64:	6818      	ldr	r0, [r3, #0]
 8006c66:	f7ff bfd3 	b.w	8006c10 <_raise_r>
 8006c6a:	bf00      	nop
 8006c6c:	2000001c 	.word	0x2000001c

08006c70 <_isatty_r>:
 8006c70:	b538      	push	{r3, r4, r5, lr}
 8006c72:	4d06      	ldr	r5, [pc, #24]	@ (8006c8c <_isatty_r+0x1c>)
 8006c74:	2300      	movs	r3, #0
 8006c76:	4604      	mov	r4, r0
 8006c78:	4608      	mov	r0, r1
 8006c7a:	602b      	str	r3, [r5, #0]
 8006c7c:	f7fa fde6 	bl	800184c <_isatty>
 8006c80:	1c43      	adds	r3, r0, #1
 8006c82:	d102      	bne.n	8006c8a <_isatty_r+0x1a>
 8006c84:	682b      	ldr	r3, [r5, #0]
 8006c86:	b103      	cbz	r3, 8006c8a <_isatty_r+0x1a>
 8006c88:	6023      	str	r3, [r4, #0]
 8006c8a:	bd38      	pop	{r3, r4, r5, pc}
 8006c8c:	2000045c 	.word	0x2000045c

08006c90 <_kill_r>:
 8006c90:	b538      	push	{r3, r4, r5, lr}
 8006c92:	4d07      	ldr	r5, [pc, #28]	@ (8006cb0 <_kill_r+0x20>)
 8006c94:	2300      	movs	r3, #0
 8006c96:	4604      	mov	r4, r0
 8006c98:	4608      	mov	r0, r1
 8006c9a:	4611      	mov	r1, r2
 8006c9c:	602b      	str	r3, [r5, #0]
 8006c9e:	f7fa fd65 	bl	800176c <_kill>
 8006ca2:	1c43      	adds	r3, r0, #1
 8006ca4:	d102      	bne.n	8006cac <_kill_r+0x1c>
 8006ca6:	682b      	ldr	r3, [r5, #0]
 8006ca8:	b103      	cbz	r3, 8006cac <_kill_r+0x1c>
 8006caa:	6023      	str	r3, [r4, #0]
 8006cac:	bd38      	pop	{r3, r4, r5, pc}
 8006cae:	bf00      	nop
 8006cb0:	2000045c 	.word	0x2000045c

08006cb4 <_getpid_r>:
 8006cb4:	f7fa bd52 	b.w	800175c <_getpid>

08006cb8 <_fstat_r>:
 8006cb8:	b538      	push	{r3, r4, r5, lr}
 8006cba:	4d07      	ldr	r5, [pc, #28]	@ (8006cd8 <_fstat_r+0x20>)
 8006cbc:	2300      	movs	r3, #0
 8006cbe:	4604      	mov	r4, r0
 8006cc0:	4608      	mov	r0, r1
 8006cc2:	4611      	mov	r1, r2
 8006cc4:	602b      	str	r3, [r5, #0]
 8006cc6:	f7fa fdb1 	bl	800182c <_fstat>
 8006cca:	1c43      	adds	r3, r0, #1
 8006ccc:	d102      	bne.n	8006cd4 <_fstat_r+0x1c>
 8006cce:	682b      	ldr	r3, [r5, #0]
 8006cd0:	b103      	cbz	r3, 8006cd4 <_fstat_r+0x1c>
 8006cd2:	6023      	str	r3, [r4, #0]
 8006cd4:	bd38      	pop	{r3, r4, r5, pc}
 8006cd6:	bf00      	nop
 8006cd8:	2000045c 	.word	0x2000045c

08006cdc <_init>:
 8006cdc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006cde:	bf00      	nop
 8006ce0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006ce2:	bc08      	pop	{r3}
 8006ce4:	469e      	mov	lr, r3
 8006ce6:	4770      	bx	lr

08006ce8 <_fini>:
 8006ce8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006cea:	bf00      	nop
 8006cec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006cee:	bc08      	pop	{r3}
 8006cf0:	469e      	mov	lr, r3
 8006cf2:	4770      	bx	lr
