Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Tue Apr  1 21:41:28 2025
| Host         : LAPTOP-9AF77KG4 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file riscv_soc_control_sets_placed.rpt
| Design       : riscv_soc
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    52 |
|    Minimum number of control sets                        |    52 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   124 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    52 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     6 |
| >= 10 to < 12      |     4 |
| >= 12 to < 14      |     4 |
| >= 14 to < 16      |     0 |
| >= 16              |    34 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               1 |            1 |
| No           | No                    | Yes                    |              52 |           13 |
| No           | Yes                   | No                     |             374 |          106 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             464 |          102 |
| Yes          | Yes                   | No                     |             697 |          289 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------+------------------------------------------------------------+-------------------------------------------+------------------+----------------+--------------+
|     Clock Signal    |                        Enable Signal                       |              Set/Reset Signal             | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------+------------------------------------------------------------+-------------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG      |                                                            |                                           |                1 |              1 |         1.00 |
| ~jtag_TCK_IBUF_BUFG |                                                            | u_jtag_top/u_jtag_driver/jtag_TDO_i_1_n_0 |                1 |              1 |         1.00 |
| ~jtag_TCK_IBUF_BUFG | u_jtag_top/u_jtag_driver/FSM_onehot_jtag_state_reg_n_0_[9] | u_jtag_top/u_jtag_driver/ir_reg           |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG      | u_jtag_top/u_jtag_dm/dm_reg_addr_reg[4]_7                  | riscv_inst/p_0_in__0                      |                1 |              7 |         7.00 |
|  clk_IBUF_BUFG      | u_jtag_top/u_jtag_dm/dm_reg_addr_reg[4]_2                  | riscv_inst/p_0_in__0                      |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG      | u_jtag_top/u_jtag_dm/dm_reg_addr_reg[4]_3                  | riscv_inst/p_0_in__0                      |                3 |              9 |         3.00 |
|  clk_IBUF_BUFG      | u_jtag_top/u_jtag_dm/dm_reg_addr_reg[4]_1                  | riscv_inst/p_0_in__0                      |                3 |              9 |         3.00 |
|  clk_IBUF_BUFG      | u_jtag_top/u_jtag_dm/dm_reg_addr_reg[4]_13                 | riscv_inst/p_0_in__0                      |                2 |              9 |         4.50 |
|  clk_IBUF_BUFG      | u_jtag_top/u_jtag_dm/dm_reg_addr_reg[4]_15                 | riscv_inst/p_0_in__0                      |                2 |              9 |         4.50 |
|  clk_IBUF_BUFG      | u_jtag_top/u_jtag_dm/dm_reg_addr_reg[4]_4                  | riscv_inst/p_0_in__0                      |                2 |              9 |         4.50 |
|  clk_IBUF_BUFG      | u_jtag_top/u_jtag_dm/dm_reg_we_reg_12                      | riscv_inst/p_0_in__0                      |                2 |             10 |         5.00 |
|  clk_IBUF_BUFG      | u_jtag_top/u_jtag_dm/dm_reg_we_reg_11                      | riscv_inst/p_0_in__0                      |                4 |             11 |         2.75 |
|  clk_IBUF_BUFG      | u_jtag_top/u_jtag_dm/rx/recv_data_reg[20]_0                | riscv_inst/p_0_in__0                      |                2 |             11 |         5.50 |
|  clk_IBUF_BUFG      | u_jtag_top/u_jtag_dm/dm_reg_we_reg_10                      | riscv_inst/p_0_in__0                      |                5 |             11 |         2.20 |
|  clk_IBUF_BUFG      | u_jtag_top/u_jtag_dm/rx/sbcs_reg[15][0]                    | riscv_inst/p_0_in__0                      |                3 |             12 |         4.00 |
|  clk_IBUF_BUFG      | u_jtag_top/u_jtag_dm/dm_reg_we_reg_5                       | riscv_inst/p_0_in__0                      |                7 |             12 |         1.71 |
|  clk_IBUF_BUFG      | u_jtag_top/u_jtag_dm/rx/sbcs_reg[16]                       | riscv_inst/p_0_in__0                      |                4 |             13 |         3.25 |
|  clk_IBUF_BUFG      | u_jtag_top/u_jtag_dm/dm_reg_addr_reg[3]_0                  | riscv_inst/p_0_in__0                      |                6 |             13 |         2.17 |
|  clk_IBUF_BUFG      | u_jtag_top/u_jtag_dm/dm_reg_we_reg_3                       | riscv_inst/p_0_in__0                      |                9 |             21 |         2.33 |
|  clk_IBUF_BUFG      | u_jtag_top/u_jtag_dm/dm_reg_we_reg_7                       | riscv_inst/p_0_in__0                      |               10 |             23 |         2.30 |
|  clk_IBUF_BUFG      | u_jtag_top/u_jtag_dm/dm_reg_addr_reg[1]_1                  | riscv_inst/p_0_in__0                      |               12 |             24 |         2.00 |
|  clk_IBUF_BUFG      | u_jtag_top/u_jtag_dm/dm_reg_addr_reg[4]_0                  | riscv_inst/p_0_in__0                      |               12 |             24 |         2.00 |
|  clk_IBUF_BUFG      | u_jtag_top/u_jtag_dm/dm_reg_addr_reg[1]_0                  | riscv_inst/p_0_in__0                      |               23 |             24 |         1.04 |
|  clk_IBUF_BUFG      | u_jtag_top/u_jtag_dm/dm_reg_addr_reg[4]_10                 | riscv_inst/p_0_in__0                      |                7 |             24 |         3.43 |
|  clk_IBUF_BUFG      | u_jtag_top/u_jtag_dm/dm_reg_addr_reg[4]_8                  | riscv_inst/p_0_in__0                      |                5 |             24 |         4.80 |
|  clk_IBUF_BUFG      | u_jtag_top/u_jtag_dm/dm_reg_we_reg_4                       | riscv_inst/p_0_in__0                      |               17 |             26 |         1.53 |
|  clk_IBUF_BUFG      | u_jtag_top/u_jtag_dm/dm_reg_addr_reg[1]_rep__0_0           | riscv_inst/p_0_in__0                      |                6 |             29 |         4.83 |
|  clk_IBUF_BUFG      | u_jtag_top/u_jtag_dm/dm_reg_we_reg_0                       | riscv_inst/p_0_in__0                      |               16 |             30 |         1.88 |
|  clk_IBUF_BUFG      | u_jtag_top/u_jtag_dm/dm_reg_addr_reg[1]_rep__0_1           | riscv_inst/p_0_in__0                      |                7 |             31 |         4.43 |
|  clk_IBUF_BUFG      | u_jtag_top/u_jtag_dm/dm_reg_we_reg_9                       | riscv_inst/p_0_in__0                      |                9 |             31 |         3.44 |
|  jtag_TCK_IBUF_BUFG |                                                            | riscv_inst/p_0_in__0                      |                7 |             31 |         4.43 |
|  clk_IBUF_BUFG      | u_jtag_top/u_jtag_dm/dm_reg_addr_reg[4]_14                 | riscv_inst/p_0_in__0                      |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG      | u_jtag_top/u_jtag_dm/dm_reg_addr_reg[4]_12                 | riscv_inst/p_0_in__0                      |                7 |             32 |         4.57 |
|  clk_IBUF_BUFG      | u_jtag_top/u_jtag_dm/dm_reg_addr_reg[4]_9                  | riscv_inst/p_0_in__0                      |               16 |             32 |         2.00 |
|  clk_IBUF_BUFG      | u_jtag_top/u_jtag_dm/dm_reg_addr_reg[4]_6                  | riscv_inst/p_0_in__0                      |                9 |             32 |         3.56 |
|  clk_IBUF_BUFG      | u_jtag_top/u_jtag_dm/dm_reg_addr_reg[4]_5                  | riscv_inst/p_0_in__0                      |               18 |             32 |         1.78 |
|  clk_IBUF_BUFG      | u_jtag_top/u_jtag_dm/dm_reg_addr_reg[3]_1                  | riscv_inst/p_0_in__0                      |               11 |             32 |         2.91 |
|  clk_IBUF_BUFG      | u_jtag_top/u_jtag_dm/rx/E[0]                               | riscv_inst/p_0_in__0                      |                9 |             32 |         3.56 |
|  clk_IBUF_BUFG      | u_jtag_top/u_jtag_dm/rx/recv_data_reg[18]_0[0]             | riscv_inst/p_0_in__0                      |                9 |             32 |         3.56 |
|  clk_IBUF_BUFG      | u_jtag_top/u_jtag_dm/rx/recv_data_reg[1]_0[0]              | riscv_inst/p_0_in__0                      |               13 |             32 |         2.46 |
|  clk_IBUF_BUFG      | u_jtag_top/u_jtag_dm/dm_reg_addr_reg[4]_11                 | riscv_inst/p_0_in__0                      |               32 |             32 |         1.00 |
|  clk_IBUF_BUFG      | u_jtag_top/u_jtag_dm/rx/sbwait_flag_reg_0[0]               | riscv_inst/p_0_in__0                      |               10 |             32 |         3.20 |
|  clk_IBUF_BUFG      | u_jtag_top/u_jtag_dm/rx/dmcontrol                          | riscv_inst/p_0_in__0                      |               12 |             32 |         2.67 |
|  clk_IBUF_BUFG      | u_jtag_top/u_jtag_dm/rx/recv_data_reg[37]_0[0]             | riscv_inst/p_0_in__0                      |                6 |             32 |         5.33 |
|  clk_IBUF_BUFG      | u_jtag_top/u_jtag_dm/tx/req_data                           | riscv_inst/p_0_in__0                      |                6 |             38 |         6.33 |
|  jtag_TCK_IBUF_BUFG | u_jtag_top/u_jtag_driver/rx/E[0]                           | riscv_inst/p_0_in__0                      |                5 |             38 |         7.60 |
|  jtag_TCK_IBUF_BUFG | u_jtag_top/u_jtag_driver/rx/recv_rdy                       | riscv_inst/p_0_in__0                      |                6 |             39 |         6.50 |
|  jtag_TCK_IBUF_BUFG | u_jtag_top/u_jtag_driver/tx/E[0]                           | riscv_inst/p_0_in__0                      |                6 |             40 |         6.67 |
|  jtag_TCK_IBUF_BUFG | u_jtag_top/u_jtag_driver/tx/req_data__0                    | riscv_inst/p_0_in__0                      |                5 |             40 |         8.00 |
|  jtag_TCK_IBUF_BUFG | u_jtag_top/u_jtag_driver/shift_reg                         | u_jtag_top/u_jtag_driver/shift_reg0       |               13 |             40 |         3.08 |
|  clk_IBUF_BUFG      | u_jtag_top/u_jtag_dm/rx/recv_data                          | riscv_inst/p_0_in__0                      |                6 |             41 |         6.83 |
|  clk_IBUF_BUFG      |                                                            | riscv_inst/p_0_in__0                      |              111 |            394 |         3.55 |
+---------------------+------------------------------------------------------------+-------------------------------------------+------------------+----------------+--------------+


