Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Fri Aug 14 16:18:55 2020
| Host         : black-computer running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_control_sets -verbose -file diff_out_test_control_sets_placed.rpt
| Design       : diff_out_test
| Device       : xc7a35t
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    10 |
|    Minimum number of control sets                        |    10 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    46 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    10 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     6 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              18 |            6 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             110 |           43 |
| Yes          | No                    | No                     |              98 |           27 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            1056 |          161 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+------------------------------------+---------------------------------------------------------------+------------------+----------------+--------------+
|  Clock Signal  |            Enable Signal           |                        Set/Reset Signal                       | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+------------------------------------+---------------------------------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG |                                    | low_freq/sample_rate/count_out_sig[14]_i_1_n_0                |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG |                                    |                                                               |                3 |              7 |         2.33 |
|  mmcm_clk_BUFG |                                    |                                                               |                3 |             11 |         3.67 |
|  mmcm_clk_BUFG |                                    | low_freq_led/clk_div/count_out_sig[24]_i_1_n_0                |                4 |             12 |         3.00 |
|  mmcm_clk_BUFG | high_freq/sample_rate/en_sig_reg_0 |                                                               |                3 |             18 |         6.00 |
|  mmcm_clk_BUFG |                                    | low_freq/shift_reg/gen_middle[97].middle_reg/MMCME2_BASE_inst |               19 |             42 |         2.21 |
|  clk_IBUF_BUFG |                                    | low_freq/shift_reg/gen_middle[97].middle_reg/MMCME2_BASE_inst |               19 |             51 |         2.68 |
|  mmcm_clk_BUFG | high_freq/sample_rate/en_sig_reg_0 | low_freq/shift_reg/gen_middle[97].middle_reg/MMCME2_BASE_inst |               17 |             84 |         4.94 |
|  clk_IBUF_BUFG | low_freq/sample_rate/en_sig_reg_0  |                                                               |               24 |            180 |         7.50 |
|  clk_IBUF_BUFG | low_freq/sample_rate/en_sig_reg_0  | low_freq/shift_reg/gen_middle[97].middle_reg/MMCME2_BASE_inst |              144 |            972 |         6.75 |
+----------------+------------------------------------+---------------------------------------------------------------+------------------+----------------+--------------+


