

================================================================
== Vitis HLS Report for 'export_output_buffer_c1'
================================================================
* Date:           Sun Nov  5 00:32:50 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   133482|   133570|  1.335 ms|  1.336 ms|  133482|  133570|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------+----------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                   |                                        |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                      Instance                     |                 Module                 |   min   |   max   |    min   |    max   | min | max |   Type  |
        +---------------------------------------------------+----------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_export_output_buffer_c1_Pipeline_RELU_fu_189   |export_output_buffer_c1_Pipeline_RELU   |      517|      517|  5.170 us|  5.170 us|  517|  517|       no|
        |grp_export_output_buffer_c1_Pipeline_2_fu_199      |export_output_buffer_c1_Pipeline_2      |      258|      258|  2.580 us|  2.580 us|  258|  258|       no|
        |grp_export_output_buffer_c1_Pipeline_RELU1_fu_211  |export_output_buffer_c1_Pipeline_RELU1  |      517|      517|  5.170 us|  5.170 us|  517|  517|       no|
        |grp_export_output_buffer_c1_Pipeline_4_fu_221      |export_output_buffer_c1_Pipeline_4      |      258|      258|  2.580 us|  2.580 us|  258|  258|       no|
        |grp_export_output_buffer_c1_Pipeline_BW_fu_233     |export_output_buffer_c1_Pipeline_BW     |      257|      257|  2.570 us|  2.570 us|  257|  257|       no|
        |grp_export_output_buffer_c1_Pipeline_BW2_fu_242    |export_output_buffer_c1_Pipeline_BW2    |      257|      257|  2.570 us|  2.570 us|  257|  257|       no|
        +---------------------------------------------------+----------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +----------+---------+---------+---------------+-----------+-----------+------+----------+
        |          |  Latency (cycles) |   Iteration   |  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |    Latency    |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+---------------+-----------+-----------+------+----------+
        |- EXPORT  |   100312|   100384|  12539 ~ 12548|          -|          -|     8|        no|
        | + BH     |    12536|    12544|           1567|          -|          -|     8|        no|
        |- CLEAR   |    33168|    33184|    4146 ~ 4148|          -|          -|     8|        no|
        | + BH     |     4144|     4145|            518|          -|          -|     8|        no|
        +----------+---------+---------+---------------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 25
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 21 
3 --> 4 
4 --> 5 12 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 2 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 4 
21 --> 22 
22 --> 23 
23 --> 24 21 
24 --> 25 
25 --> 22 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.76>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%bout = alloca i32 1"   --->   Operation 26 'alloca' 'bout' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%h_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %h"   --->   Operation 27 'read' 'h_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%out_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %out_r"   --->   Operation 28 'read' 'out_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%output_ftmap_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %output_ftmap"   --->   Operation 29 'read' 'output_ftmap_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %i2, void @empty_9, i32 0, i32 0, void @empty_19, i32 0, i32 512, void @empty_28, void @empty_36, void @empty_19, i32 16, i32 16, i32 256, i32 256, void @empty_19, void @empty_19, i32 4294967295, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv1_biases, void @empty_16, i32 0, i32 0, void @empty_19, i32 4294967295, i32 0, void @empty_19, void @empty_19, void @empty_19, i32 0, i32 0, i32 0, i32 0, void @empty_19, void @empty_19, i32 4294967295, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln133 = zext i8 %h_read" [src/conv1.cpp:133]   --->   Operation 32 'zext' 'zext_ln133' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%out_cast = zext i6 %out_read"   --->   Operation 33 'zext' 'out_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.76ns)   --->   "%add_ln137_5 = add i8 %h_read, i8 1" [src/conv1.cpp:137]   --->   Operation 34 'add' 'add_ln137_5' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln137_1 = zext i8 %add_ln137_5" [src/conv1.cpp:137]   --->   Operation 35 'zext' 'zext_ln137_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.42ns)   --->   "%store_ln133 = store i4 0, i4 %bout" [src/conv1.cpp:133]   --->   Operation 36 'store' 'store_ln133' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln133 = br void %BH" [src/conv1.cpp:133]   --->   Operation 37 'br' 'br_ln133' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.35>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%bout_1 = load i4 %bout"   --->   Operation 38 'load' 'bout_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.79ns)   --->   "%icmp_ln133 = icmp_eq  i4 %bout_1, i4 8" [src/conv1.cpp:133]   --->   Operation 39 'icmp' 'icmp_ln133' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.79ns)   --->   "%add_ln133 = add i4 %bout_1, i4 1" [src/conv1.cpp:133]   --->   Operation 40 'add' 'add_ln133' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln133 = br i1 %icmp_ln133, void %BH.split, void %BH.i.preheader" [src/conv1.cpp:133]   --->   Operation 41 'br' 'br_ln133' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln133_1 = zext i4 %bout_1" [src/conv1.cpp:133]   --->   Operation 42 'zext' 'zext_ln133_1' <Predicate = (!icmp_ln133)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%empty = trunc i4 %bout_1"   --->   Operation 43 'trunc' 'empty' <Predicate = (!icmp_ln133)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%bout_cast_cast = zext i3 %empty"   --->   Operation 44 'zext' 'bout_cast_cast' <Predicate = (!icmp_ln133)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.78ns)   --->   "%empty_317 = add i7 %zext_ln133_1, i7 %out_cast" [src/conv1.cpp:133]   --->   Operation 45 'add' 'empty_317' <Predicate = (!icmp_ln133)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%p_cast = zext i7 %empty_317" [src/conv1.cpp:133]   --->   Operation 46 'zext' 'p_cast' <Predicate = (!icmp_ln133)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.78ns)   --->   "%empty_318 = add i6 %bout_cast_cast, i6 %out_read"   --->   Operation 47 'add' 'empty_318' <Predicate = (!icmp_ln133)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%p_cast10 = zext i6 %empty_318"   --->   Operation 48 'zext' 'p_cast10' <Predicate = (!icmp_ln133)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%conv1_biases_addr = getelementptr i32 %conv1_biases, i64 0, i64 %p_cast10"   --->   Operation 49 'getelementptr' 'conv1_biases_addr' <Predicate = (!icmp_ln133)> <Delay = 0.00>
ST_2 : Operation 50 [2/2] (1.23ns)   --->   "%conv1_biases_load = load i6 %conv1_biases_addr"   --->   Operation 50 'load' 'conv1_biases_load' <Predicate = (!icmp_ln133)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 51 [1/1] (2.49ns)   --->   "%mul_ln137 = mul i25 %p_cast, i25 260100" [src/conv1.cpp:137]   --->   Operation 51 'mul' 'mul_ln137' <Predicate = (!icmp_ln133)> <Delay = 2.49> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln137 = zext i25 %mul_ln137" [src/conv1.cpp:137]   --->   Operation 52 'zext' 'zext_ln137' <Predicate = (!icmp_ln133)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (1.08ns)   --->   "%add_ln137 = add i64 %zext_ln137, i64 %output_ftmap_read" [src/conv1.cpp:137]   --->   Operation 53 'add' 'add_ln137' <Predicate = (!icmp_ln133)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%o = alloca i32 1"   --->   Operation 54 'alloca' 'o' <Predicate = (icmp_ln133)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.42ns)   --->   "%store_ln70 = store i4 0, i4 %o" [src/conv1.cpp:70->src/conv1.cpp:150]   --->   Operation 55 'store' 'store_ln70' <Predicate = (icmp_ln133)> <Delay = 0.42>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln70 = br void %BH.i" [src/conv1.cpp:70->src/conv1.cpp:150]   --->   Operation 56 'br' 'br_ln70' <Predicate = (icmp_ln133)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.23>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln140 = zext i4 %bout_1" [src/conv1.cpp:140]   --->   Operation 57 'zext' 'zext_ln140' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_8 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %bout_1, i4 0" [src/conv1.cpp:140]   --->   Operation 58 'bitconcatenate' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln140_1 = zext i8 %tmp_8" [src/conv1.cpp:140]   --->   Operation 59 'zext' 'zext_ln140_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.76ns)   --->   "%sub_ln140 = sub i9 %zext_ln140_1, i9 %zext_ln140" [src/conv1.cpp:140]   --->   Operation 60 'sub' 'sub_ln140' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%speclooptripcount_ln133 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [src/conv1.cpp:133]   --->   Operation 61 'speclooptripcount' 'speclooptripcount_ln133' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%specloopname_ln133 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [src/conv1.cpp:133]   --->   Operation 62 'specloopname' 'specloopname_ln133' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/2] (1.23ns)   --->   "%conv1_biases_load = load i6 %conv1_biases_addr"   --->   Operation 63 'load' 'conv1_biases_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%empty_319 = bitcast i32 %conv1_biases_load"   --->   Operation 64 'bitcast' 'empty_319' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%trunc_ln140 = trunc i9 %sub_ln140" [src/conv1.cpp:140]   --->   Operation 65 'trunc' 'trunc_ln140' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.42ns)   --->   "%br_ln134 = br void %RELU.0" [src/conv1.cpp:134]   --->   Operation 66 'br' 'br_ln134' <Predicate = true> <Delay = 0.42>

State 4 <SV = 3> <Delay = 2.73>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%bh = phi i5 %add_ln134, void %for.body8.1.preheader, i5 0, void %BH.split" [src/conv1.cpp:134]   --->   Operation 67 'phi' 'bh' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.78ns)   --->   "%icmp_ln134 = icmp_ult  i5 %bh, i5 15" [src/conv1.cpp:134]   --->   Operation 68 'icmp' 'icmp_ln134' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln134 = br i1 %icmp_ln134, void %for.inc48, void %RELU.0.split" [src/conv1.cpp:134]   --->   Operation 69 'br' 'br_ln134' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln140_2 = zext i5 %bh" [src/conv1.cpp:140]   --->   Operation 70 'zext' 'zext_ln140_2' <Predicate = (icmp_ln134)> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.77ns)   --->   "%add_ln134_1 = add i7 %trunc_ln140, i7 %zext_ln140_2" [src/conv1.cpp:134]   --->   Operation 71 'add' 'add_ln134_1' <Predicate = (icmp_ln134)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln134 = zext i5 %bh" [src/conv1.cpp:134]   --->   Operation 72 'zext' 'zext_ln134' <Predicate = (icmp_ln134)> <Delay = 0.00>
ST_4 : Operation 73 [2/2] (1.23ns)   --->   "%call_ln134 = call void @export_output_buffer_c1_Pipeline_RELU, i7 %add_ln134_1, i32 %empty_319, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou" [src/conv1.cpp:134]   --->   Operation 73 'call' 'call_ln134' <Predicate = (icmp_ln134)> <Delay = 1.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 74 [1/1] (0.76ns)   --->   "%add_ln137_1 = add i9 %zext_ln134, i9 %zext_ln133" [src/conv1.cpp:137]   --->   Operation 74 'add' 'add_ln137_1' <Predicate = (icmp_ln134)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i9.i10, i9 %add_ln137_1, i10 0" [src/conv1.cpp:137]   --->   Operation 75 'bitconcatenate' 'shl_ln' <Predicate = (icmp_ln134)> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln137_2 = zext i19 %shl_ln" [src/conv1.cpp:137]   --->   Operation 76 'zext' 'zext_ln137_2' <Predicate = (icmp_ln134)> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%shl_ln137_1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %add_ln137_1, i2 0" [src/conv1.cpp:137]   --->   Operation 77 'bitconcatenate' 'shl_ln137_1' <Predicate = (icmp_ln134)> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln137_3 = zext i11 %shl_ln137_1" [src/conv1.cpp:137]   --->   Operation 78 'zext' 'zext_ln137_3' <Predicate = (icmp_ln134)> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.88ns)   --->   "%sub_ln137 = sub i20 %zext_ln137_2, i20 %zext_ln137_3" [src/conv1.cpp:137]   --->   Operation 79 'sub' 'sub_ln137' <Predicate = (icmp_ln134)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%sext_ln137 = sext i20 %sub_ln137" [src/conv1.cpp:137]   --->   Operation 80 'sext' 'sext_ln137' <Predicate = (icmp_ln134)> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (1.08ns)   --->   "%add_ln137_2 = add i64 %sext_ln137, i64 %add_ln137" [src/conv1.cpp:137]   --->   Operation 81 'add' 'add_ln137_2' <Predicate = (icmp_ln134)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln137_2, i32 2, i32 63" [src/conv1.cpp:147]   --->   Operation 82 'partselect' 'trunc_ln3' <Predicate = (icmp_ln134)> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (0.76ns)   --->   "%add_ln137_3 = add i9 %zext_ln137_1, i9 %zext_ln134" [src/conv1.cpp:137]   --->   Operation 83 'add' 'add_ln137_3' <Predicate = (icmp_ln134)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%shl_ln137_2 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i9.i10, i9 %add_ln137_3, i10 0" [src/conv1.cpp:137]   --->   Operation 84 'bitconcatenate' 'shl_ln137_2' <Predicate = (icmp_ln134)> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln137_4 = zext i19 %shl_ln137_2" [src/conv1.cpp:137]   --->   Operation 85 'zext' 'zext_ln137_4' <Predicate = (icmp_ln134)> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%shl_ln137_3 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %add_ln137_3, i2 0" [src/conv1.cpp:137]   --->   Operation 86 'bitconcatenate' 'shl_ln137_3' <Predicate = (icmp_ln134)> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln137_5 = zext i11 %shl_ln137_3" [src/conv1.cpp:137]   --->   Operation 87 'zext' 'zext_ln137_5' <Predicate = (icmp_ln134)> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (0.88ns)   --->   "%sub_ln137_1 = sub i20 %zext_ln137_4, i20 %zext_ln137_5" [src/conv1.cpp:137]   --->   Operation 88 'sub' 'sub_ln137_1' <Predicate = (icmp_ln134)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%sext_ln137_1 = sext i20 %sub_ln137_1" [src/conv1.cpp:137]   --->   Operation 89 'sext' 'sext_ln137_1' <Predicate = (icmp_ln134)> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (1.08ns)   --->   "%add_ln137_4 = add i64 %sext_ln137_1, i64 %add_ln137" [src/conv1.cpp:137]   --->   Operation 90 'add' 'add_ln137_4' <Predicate = (icmp_ln134)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%trunc_ln140_1 = trunc i9 %sub_ln140" [src/conv1.cpp:140]   --->   Operation 91 'trunc' 'trunc_ln140_1' <Predicate = (icmp_ln134)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 92 [1/2] (0.00ns)   --->   "%call_ln134 = call void @export_output_buffer_c1_Pipeline_RELU, i7 %add_ln134_1, i32 %empty_319, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou" [src/conv1.cpp:134]   --->   Operation 92 'call' 'call_ln134' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "%sext_ln147 = sext i62 %trunc_ln3" [src/conv1.cpp:147]   --->   Operation 93 'sext' 'sext_ln147' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 94 [1/1] (0.00ns)   --->   "%i2_addr = getelementptr i32 %i2, i64 %sext_ln147" [src/conv1.cpp:147]   --->   Operation 94 'getelementptr' 'i2_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 95 [1/1] (7.30ns)   --->   "%empty_320 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %i2_addr, i32 255" [src/conv1.cpp:147]   --->   Operation 95 'writereq' 'empty_320' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 1.23>
ST_6 : Operation 96 [2/2] (1.23ns)   --->   "%call_ln147 = call void @export_output_buffer_c1_Pipeline_2, i32 %i2, i62 %trunc_ln3, i7 %add_ln134_1, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou" [src/conv1.cpp:147]   --->   Operation 96 'call' 'call_ln147' <Predicate = true> <Delay = 1.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 97 [1/2] (0.00ns)   --->   "%call_ln147 = call void @export_output_buffer_c1_Pipeline_2, i32 %i2, i62 %trunc_ln3, i7 %add_ln134_1, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou" [src/conv1.cpp:147]   --->   Operation 97 'call' 'call_ln147' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 98 [5/5] (7.30ns)   --->   "%empty_321 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %i2_addr" [src/conv1.cpp:134]   --->   Operation 98 'writeresp' 'empty_321' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 99 [4/5] (7.30ns)   --->   "%empty_321 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %i2_addr" [src/conv1.cpp:134]   --->   Operation 99 'writeresp' 'empty_321' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 100 [3/5] (7.30ns)   --->   "%empty_321 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %i2_addr" [src/conv1.cpp:134]   --->   Operation 100 'writeresp' 'empty_321' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 101 [2/5] (7.30ns)   --->   "%empty_321 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %i2_addr" [src/conv1.cpp:134]   --->   Operation 101 'writeresp' 'empty_321' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 102 [1/1] (0.00ns)   --->   "%trunc_ln134 = trunc i5 %bh" [src/conv1.cpp:134]   --->   Operation 102 'trunc' 'trunc_ln134' <Predicate = (icmp_ln134)> <Delay = 0.00>
ST_12 : Operation 103 [1/1] (0.00ns)   --->   "%speclooptripcount_ln134 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [src/conv1.cpp:134]   --->   Operation 103 'speclooptripcount' 'speclooptripcount_ln134' <Predicate = (icmp_ln134)> <Delay = 0.00>
ST_12 : Operation 104 [1/1] (0.00ns)   --->   "%specloopname_ln134 = specloopname void @_ssdm_op_SpecLoopName, void @empty_31" [src/conv1.cpp:134]   --->   Operation 104 'specloopname' 'specloopname_ln134' <Predicate = (icmp_ln134)> <Delay = 0.00>
ST_12 : Operation 105 [1/5] (7.30ns)   --->   "%empty_321 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %i2_addr" [src/conv1.cpp:134]   --->   Operation 105 'writeresp' 'empty_321' <Predicate = (icmp_ln134)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 106 [1/1] (0.00ns)   --->   "%or_ln134 = or i4 %trunc_ln134, i4 1" [src/conv1.cpp:134]   --->   Operation 106 'or' 'or_ln134' <Predicate = (icmp_ln134)> <Delay = 0.00>
ST_12 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln140_3 = zext i4 %or_ln134" [src/conv1.cpp:140]   --->   Operation 107 'zext' 'zext_ln140_3' <Predicate = (icmp_ln134)> <Delay = 0.00>
ST_12 : Operation 108 [1/1] (0.77ns)   --->   "%add_ln134_2 = add i7 %trunc_ln140_1, i7 %zext_ln140_3" [src/conv1.cpp:134]   --->   Operation 108 'add' 'add_ln134_2' <Predicate = (icmp_ln134)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 109 [1/1] (0.79ns)   --->   "%icmp_ln134_1 = icmp_eq  i4 %or_ln134, i4 15" [src/conv1.cpp:134]   --->   Operation 109 'icmp' 'icmp_ln134_1' <Predicate = (icmp_ln134)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 110 [1/1] (0.00ns)   --->   "%br_ln134 = br i1 %icmp_ln134_1, void %for.body8.1.preheader, void %for.inc48" [src/conv1.cpp:134]   --->   Operation 110 'br' 'br_ln134' <Predicate = (icmp_ln134)> <Delay = 0.00>
ST_12 : Operation 111 [2/2] (1.23ns)   --->   "%call_ln134 = call void @export_output_buffer_c1_Pipeline_RELU1, i7 %add_ln134_2, i32 %empty_319, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou" [src/conv1.cpp:134]   --->   Operation 111 'call' 'call_ln134' <Predicate = (icmp_ln134 & !icmp_ln134_1)> <Delay = 1.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 112 [1/1] (0.00ns)   --->   "%trunc_ln147_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln137_4, i32 2, i32 63" [src/conv1.cpp:147]   --->   Operation 112 'partselect' 'trunc_ln147_1' <Predicate = (icmp_ln134 & !icmp_ln134_1)> <Delay = 0.00>
ST_12 : Operation 113 [1/1] (0.78ns)   --->   "%add_ln134 = add i5 %bh, i5 2" [src/conv1.cpp:134]   --->   Operation 113 'add' 'add_ln134' <Predicate = (icmp_ln134 & !icmp_ln134_1)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 114 [1/1] (0.42ns)   --->   "%store_ln133 = store i4 %add_ln133, i4 %bout" [src/conv1.cpp:133]   --->   Operation 114 'store' 'store_ln133' <Predicate = (icmp_ln134_1) | (!icmp_ln134)> <Delay = 0.42>
ST_12 : Operation 115 [1/1] (0.00ns)   --->   "%br_ln133 = br void %BH" [src/conv1.cpp:133]   --->   Operation 115 'br' 'br_ln133' <Predicate = (icmp_ln134_1) | (!icmp_ln134)> <Delay = 0.00>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 116 [1/2] (0.00ns)   --->   "%call_ln134 = call void @export_output_buffer_c1_Pipeline_RELU1, i7 %add_ln134_2, i32 %empty_319, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou" [src/conv1.cpp:134]   --->   Operation 116 'call' 'call_ln134' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 117 [1/1] (0.00ns)   --->   "%sext_ln147_1 = sext i62 %trunc_ln147_1" [src/conv1.cpp:147]   --->   Operation 117 'sext' 'sext_ln147_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 118 [1/1] (0.00ns)   --->   "%i2_addr_1 = getelementptr i32 %i2, i64 %sext_ln147_1" [src/conv1.cpp:147]   --->   Operation 118 'getelementptr' 'i2_addr_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 119 [1/1] (7.30ns)   --->   "%empty_322 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %i2_addr_1, i32 255" [src/conv1.cpp:147]   --->   Operation 119 'writereq' 'empty_322' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 1.23>
ST_14 : Operation 120 [2/2] (1.23ns)   --->   "%call_ln147 = call void @export_output_buffer_c1_Pipeline_4, i32 %i2, i62 %trunc_ln147_1, i7 %add_ln134_2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou" [src/conv1.cpp:147]   --->   Operation 120 'call' 'call_ln147' <Predicate = true> <Delay = 1.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 0.00>
ST_15 : Operation 121 [1/2] (0.00ns)   --->   "%call_ln147 = call void @export_output_buffer_c1_Pipeline_4, i32 %i2, i62 %trunc_ln147_1, i7 %add_ln134_2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou" [src/conv1.cpp:147]   --->   Operation 121 'call' 'call_ln147' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 122 [5/5] (7.30ns)   --->   "%empty_323 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %i2_addr_1" [src/conv1.cpp:134]   --->   Operation 122 'writeresp' 'empty_323' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 123 [4/5] (7.30ns)   --->   "%empty_323 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %i2_addr_1" [src/conv1.cpp:134]   --->   Operation 123 'writeresp' 'empty_323' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 124 [3/5] (7.30ns)   --->   "%empty_323 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %i2_addr_1" [src/conv1.cpp:134]   --->   Operation 124 'writeresp' 'empty_323' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 7.30>
ST_19 : Operation 125 [2/5] (7.30ns)   --->   "%empty_323 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %i2_addr_1" [src/conv1.cpp:134]   --->   Operation 125 'writeresp' 'empty_323' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 7.30>
ST_20 : Operation 126 [1/5] (7.30ns)   --->   "%empty_323 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %i2_addr_1" [src/conv1.cpp:134]   --->   Operation 126 'writeresp' 'empty_323' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 127 [1/1] (0.00ns)   --->   "%br_ln134 = br void %RELU.0" [src/conv1.cpp:134]   --->   Operation 127 'br' 'br_ln134' <Predicate = true> <Delay = 0.00>

State 21 <SV = 2> <Delay = 0.79>
ST_21 : Operation 128 [1/1] (0.00ns)   --->   "%o_1 = load i4 %o" [src/conv1.cpp:70->src/conv1.cpp:150]   --->   Operation 128 'load' 'o_1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 129 [1/1] (0.79ns)   --->   "%icmp_ln70 = icmp_eq  i4 %o_1, i4 8" [src/conv1.cpp:70->src/conv1.cpp:150]   --->   Operation 129 'icmp' 'icmp_ln70' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 130 [1/1] (0.79ns)   --->   "%add_ln70 = add i4 %o_1, i4 1" [src/conv1.cpp:70->src/conv1.cpp:150]   --->   Operation 130 'add' 'add_ln70' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 131 [1/1] (0.00ns)   --->   "%br_ln70 = br i1 %icmp_ln70, void %BH.i.split, void %_Z15clear_buffer_c1PA15_A255_f.exit" [src/conv1.cpp:70->src/conv1.cpp:150]   --->   Operation 131 'br' 'br_ln70' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 132 [1/1] (0.00ns)   --->   "%zext_ln75 = zext i4 %o_1" [src/conv1.cpp:75->src/conv1.cpp:150]   --->   Operation 132 'zext' 'zext_ln75' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_21 : Operation 133 [1/1] (0.00ns)   --->   "%tmp_9 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %o_1, i4 0" [src/conv1.cpp:75->src/conv1.cpp:150]   --->   Operation 133 'bitconcatenate' 'tmp_9' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_21 : Operation 134 [1/1] (0.00ns)   --->   "%zext_ln75_1 = zext i8 %tmp_9" [src/conv1.cpp:75->src/conv1.cpp:150]   --->   Operation 134 'zext' 'zext_ln75_1' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_21 : Operation 135 [1/1] (0.76ns)   --->   "%sub_ln75 = sub i9 %zext_ln75_1, i9 %zext_ln75" [src/conv1.cpp:75->src/conv1.cpp:150]   --->   Operation 135 'sub' 'sub_ln75' <Predicate = (!icmp_ln70)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 136 [1/1] (0.00ns)   --->   "%speclooptripcount_ln70 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [src/conv1.cpp:70->src/conv1.cpp:150]   --->   Operation 136 'speclooptripcount' 'speclooptripcount_ln70' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_21 : Operation 137 [1/1] (0.00ns)   --->   "%specloopname_ln70 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [src/conv1.cpp:70->src/conv1.cpp:150]   --->   Operation 137 'specloopname' 'specloopname_ln70' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_21 : Operation 138 [1/1] (0.00ns)   --->   "%trunc_ln75 = trunc i9 %sub_ln75" [src/conv1.cpp:75->src/conv1.cpp:150]   --->   Operation 138 'trunc' 'trunc_ln75' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_21 : Operation 139 [1/1] (0.42ns)   --->   "%br_ln71 = br void %BW.0.i" [src/conv1.cpp:71->src/conv1.cpp:150]   --->   Operation 139 'br' 'br_ln71' <Predicate = (!icmp_ln70)> <Delay = 0.42>
ST_21 : Operation 140 [1/1] (0.00ns)   --->   "%ret_ln151 = ret" [src/conv1.cpp:151]   --->   Operation 140 'ret' 'ret_ln151' <Predicate = (icmp_ln70)> <Delay = 0.00>

State 22 <SV = 3> <Delay = 2.02>
ST_22 : Operation 141 [1/1] (0.00ns)   --->   "%h_1 = phi i5 %add_ln71, void %for.inc.1.i.preheader, i5 0, void %BH.i.split" [src/conv1.cpp:71->src/conv1.cpp:150]   --->   Operation 141 'phi' 'h_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 142 [1/1] (0.78ns)   --->   "%icmp_ln71 = icmp_ult  i5 %h_1, i5 15" [src/conv1.cpp:71->src/conv1.cpp:150]   --->   Operation 142 'icmp' 'icmp_ln71' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 143 [1/1] (0.00ns)   --->   "%br_ln71 = br i1 %icmp_ln71, void %for.inc16.i, void %BW.0.i.split" [src/conv1.cpp:71->src/conv1.cpp:150]   --->   Operation 143 'br' 'br_ln71' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 144 [1/1] (0.00ns)   --->   "%zext_ln75_2 = zext i5 %h_1" [src/conv1.cpp:75->src/conv1.cpp:150]   --->   Operation 144 'zext' 'zext_ln75_2' <Predicate = (icmp_ln71)> <Delay = 0.00>
ST_22 : Operation 145 [1/1] (0.77ns)   --->   "%add_ln71_1 = add i7 %trunc_ln75, i7 %zext_ln75_2" [src/conv1.cpp:71->src/conv1.cpp:150]   --->   Operation 145 'add' 'add_ln71_1' <Predicate = (icmp_ln71)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 146 [2/2] (1.23ns)   --->   "%call_ln71 = call void @export_output_buffer_c1_Pipeline_BW, i7 %add_ln71_1, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou" [src/conv1.cpp:71->src/conv1.cpp:150]   --->   Operation 146 'call' 'call_ln71' <Predicate = (icmp_ln71)> <Delay = 1.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_22 : Operation 147 [1/1] (0.00ns)   --->   "%trunc_ln75_1 = trunc i9 %sub_ln75" [src/conv1.cpp:75->src/conv1.cpp:150]   --->   Operation 147 'trunc' 'trunc_ln75_1' <Predicate = (icmp_ln71)> <Delay = 0.00>

State 23 <SV = 4> <Delay = 1.22>
ST_23 : Operation 148 [1/1] (0.00ns)   --->   "%trunc_ln71 = trunc i5 %h_1" [src/conv1.cpp:71->src/conv1.cpp:150]   --->   Operation 148 'trunc' 'trunc_ln71' <Predicate = (icmp_ln71)> <Delay = 0.00>
ST_23 : Operation 149 [1/1] (0.00ns)   --->   "%speclooptripcount_ln71 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [src/conv1.cpp:71->src/conv1.cpp:150]   --->   Operation 149 'speclooptripcount' 'speclooptripcount_ln71' <Predicate = (icmp_ln71)> <Delay = 0.00>
ST_23 : Operation 150 [1/1] (0.00ns)   --->   "%specloopname_ln71 = specloopname void @_ssdm_op_SpecLoopName, void @empty_31" [src/conv1.cpp:71->src/conv1.cpp:150]   --->   Operation 150 'specloopname' 'specloopname_ln71' <Predicate = (icmp_ln71)> <Delay = 0.00>
ST_23 : Operation 151 [1/2] (0.00ns)   --->   "%call_ln71 = call void @export_output_buffer_c1_Pipeline_BW, i7 %add_ln71_1, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou" [src/conv1.cpp:71->src/conv1.cpp:150]   --->   Operation 151 'call' 'call_ln71' <Predicate = (icmp_ln71)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_23 : Operation 152 [1/1] (0.00ns)   --->   "%or_ln71 = or i4 %trunc_ln71, i4 1" [src/conv1.cpp:71->src/conv1.cpp:150]   --->   Operation 152 'or' 'or_ln71' <Predicate = (icmp_ln71)> <Delay = 0.00>
ST_23 : Operation 153 [1/1] (0.00ns)   --->   "%zext_ln75_3 = zext i4 %or_ln71" [src/conv1.cpp:75->src/conv1.cpp:150]   --->   Operation 153 'zext' 'zext_ln75_3' <Predicate = (icmp_ln71)> <Delay = 0.00>
ST_23 : Operation 154 [1/1] (0.77ns)   --->   "%add_ln71_2 = add i7 %trunc_ln75_1, i7 %zext_ln75_3" [src/conv1.cpp:71->src/conv1.cpp:150]   --->   Operation 154 'add' 'add_ln71_2' <Predicate = (icmp_ln71)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 155 [1/1] (0.79ns)   --->   "%icmp_ln71_1 = icmp_eq  i4 %or_ln71, i4 15" [src/conv1.cpp:71->src/conv1.cpp:150]   --->   Operation 155 'icmp' 'icmp_ln71_1' <Predicate = (icmp_ln71)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 156 [1/1] (0.00ns)   --->   "%br_ln71 = br i1 %icmp_ln71_1, void %for.inc.1.i.preheader, void %for.inc16.i" [src/conv1.cpp:71->src/conv1.cpp:150]   --->   Operation 156 'br' 'br_ln71' <Predicate = (icmp_ln71)> <Delay = 0.00>
ST_23 : Operation 157 [1/1] (0.78ns)   --->   "%add_ln71 = add i5 %h_1, i5 2" [src/conv1.cpp:71->src/conv1.cpp:150]   --->   Operation 157 'add' 'add_ln71' <Predicate = (icmp_ln71 & !icmp_ln71_1)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 158 [1/1] (0.42ns)   --->   "%store_ln70 = store i4 %add_ln70, i4 %o" [src/conv1.cpp:70->src/conv1.cpp:150]   --->   Operation 158 'store' 'store_ln70' <Predicate = (icmp_ln71_1) | (!icmp_ln71)> <Delay = 0.42>
ST_23 : Operation 159 [1/1] (0.00ns)   --->   "%br_ln70 = br void %BH.i" [src/conv1.cpp:70->src/conv1.cpp:150]   --->   Operation 159 'br' 'br_ln70' <Predicate = (icmp_ln71_1) | (!icmp_ln71)> <Delay = 0.00>

State 24 <SV = 5> <Delay = 1.23>
ST_24 : Operation 160 [2/2] (1.23ns)   --->   "%call_ln71 = call void @export_output_buffer_c1_Pipeline_BW2, i7 %add_ln71_2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou" [src/conv1.cpp:71->src/conv1.cpp:150]   --->   Operation 160 'call' 'call_ln71' <Predicate = true> <Delay = 1.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 25 <SV = 6> <Delay = 0.00>
ST_25 : Operation 161 [1/2] (0.00ns)   --->   "%call_ln71 = call void @export_output_buffer_c1_Pipeline_BW2, i7 %add_ln71_2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou" [src/conv1.cpp:71->src/conv1.cpp:150]   --->   Operation 161 'call' 'call_ln71' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_25 : Operation 162 [1/1] (0.00ns)   --->   "%br_ln71 = br void %BW.0.i" [src/conv1.cpp:71->src/conv1.cpp:150]   --->   Operation 162 'br' 'br_ln71' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ i2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ output_ftmap]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv1_biases]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ h]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ conv1_float_255_255_float_1_9_9_float_float_255_255_ou]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
bout                    (alloca           ) [ 01111111111111111111100000]
h_read                  (read             ) [ 00000000000000000000000000]
out_read                (read             ) [ 00111111111111111111100000]
output_ftmap_read       (read             ) [ 00111111111111111111100000]
specinterface_ln0       (specinterface    ) [ 00000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 00000000000000000000000000]
zext_ln133              (zext             ) [ 00111111111111111111100000]
out_cast                (zext             ) [ 00111111111111111111100000]
add_ln137_5             (add              ) [ 00000000000000000000000000]
zext_ln137_1            (zext             ) [ 00111111111111111111100000]
store_ln133             (store            ) [ 00000000000000000000000000]
br_ln133                (br               ) [ 00000000000000000000000000]
bout_1                  (load             ) [ 00010000000000000000000000]
icmp_ln133              (icmp             ) [ 00111111111111111111100000]
add_ln133               (add              ) [ 00011111111111111111100000]
br_ln133                (br               ) [ 00000000000000000000000000]
zext_ln133_1            (zext             ) [ 00000000000000000000000000]
empty                   (trunc            ) [ 00000000000000000000000000]
bout_cast_cast          (zext             ) [ 00000000000000000000000000]
empty_317               (add              ) [ 00000000000000000000000000]
p_cast                  (zext             ) [ 00000000000000000000000000]
empty_318               (add              ) [ 00000000000000000000000000]
p_cast10                (zext             ) [ 00000000000000000000000000]
conv1_biases_addr       (getelementptr    ) [ 00010000000000000000000000]
mul_ln137               (mul              ) [ 00000000000000000000000000]
zext_ln137              (zext             ) [ 00000000000000000000000000]
add_ln137               (add              ) [ 00011111111111111111100000]
o                       (alloca           ) [ 00111111111111111111111111]
store_ln70              (store            ) [ 00000000000000000000000000]
br_ln70                 (br               ) [ 00000000000000000000000000]
zext_ln140              (zext             ) [ 00000000000000000000000000]
tmp_8                   (bitconcatenate   ) [ 00000000000000000000000000]
zext_ln140_1            (zext             ) [ 00000000000000000000000000]
sub_ln140               (sub              ) [ 00001111111111111111100000]
speclooptripcount_ln133 (speclooptripcount) [ 00000000000000000000000000]
specloopname_ln133      (specloopname     ) [ 00000000000000000000000000]
conv1_biases_load       (load             ) [ 00000000000000000000000000]
empty_319               (bitcast          ) [ 00001111111111111111100000]
trunc_ln140             (trunc            ) [ 00001111111111111111100000]
br_ln134                (br               ) [ 00111111111111111111100000]
bh                      (phi              ) [ 00001111111110000000000000]
icmp_ln134              (icmp             ) [ 00111111111111111111100000]
br_ln134                (br               ) [ 00000000000000000000000000]
zext_ln140_2            (zext             ) [ 00000000000000000000000000]
add_ln134_1             (add              ) [ 00000111000000000000000000]
zext_ln134              (zext             ) [ 00000000000000000000000000]
add_ln137_1             (add              ) [ 00000000000000000000000000]
shl_ln                  (bitconcatenate   ) [ 00000000000000000000000000]
zext_ln137_2            (zext             ) [ 00000000000000000000000000]
shl_ln137_1             (bitconcatenate   ) [ 00000000000000000000000000]
zext_ln137_3            (zext             ) [ 00000000000000000000000000]
sub_ln137               (sub              ) [ 00000000000000000000000000]
sext_ln137              (sext             ) [ 00000000000000000000000000]
add_ln137_2             (add              ) [ 00000000000000000000000000]
trunc_ln3               (partselect       ) [ 00000111000000000000000000]
add_ln137_3             (add              ) [ 00000000000000000000000000]
shl_ln137_2             (bitconcatenate   ) [ 00000000000000000000000000]
zext_ln137_4            (zext             ) [ 00000000000000000000000000]
shl_ln137_3             (bitconcatenate   ) [ 00000000000000000000000000]
zext_ln137_5            (zext             ) [ 00000000000000000000000000]
sub_ln137_1             (sub              ) [ 00000000000000000000000000]
sext_ln137_1            (sext             ) [ 00000000000000000000000000]
add_ln137_4             (add              ) [ 00000111111110000000000000]
trunc_ln140_1           (trunc            ) [ 00000111111110000000000000]
call_ln134              (call             ) [ 00000000000000000000000000]
sext_ln147              (sext             ) [ 00000000000000000000000000]
i2_addr                 (getelementptr    ) [ 00111011111111111111100000]
empty_320               (writereq         ) [ 00000000000000000000000000]
call_ln147              (call             ) [ 00000000000000000000000000]
trunc_ln134             (trunc            ) [ 00000000000000000000000000]
speclooptripcount_ln134 (speclooptripcount) [ 00000000000000000000000000]
specloopname_ln134      (specloopname     ) [ 00000000000000000000000000]
empty_321               (writeresp        ) [ 00000000000000000000000000]
or_ln134                (or               ) [ 00000000000000000000000000]
zext_ln140_3            (zext             ) [ 00000000000000000000000000]
add_ln134_2             (add              ) [ 00000000000001110000000000]
icmp_ln134_1            (icmp             ) [ 00111111111111111111100000]
br_ln134                (br               ) [ 00000000000000000000000000]
trunc_ln147_1           (partselect       ) [ 00000000000001110000000000]
add_ln134               (add              ) [ 00111000000001111111100000]
store_ln133             (store            ) [ 00000000000000000000000000]
br_ln133                (br               ) [ 00000000000000000000000000]
call_ln134              (call             ) [ 00000000000000000000000000]
sext_ln147_1            (sext             ) [ 00000000000000000000000000]
i2_addr_1               (getelementptr    ) [ 00000000000000111111100000]
empty_322               (writereq         ) [ 00000000000000000000000000]
call_ln147              (call             ) [ 00000000000000000000000000]
empty_323               (writeresp        ) [ 00000000000000000000000000]
br_ln134                (br               ) [ 00111111111111111111100000]
o_1                     (load             ) [ 00000000000000000000000000]
icmp_ln70               (icmp             ) [ 00000000000000000000011111]
add_ln70                (add              ) [ 00000000000000000000001111]
br_ln70                 (br               ) [ 00000000000000000000000000]
zext_ln75               (zext             ) [ 00000000000000000000000000]
tmp_9                   (bitconcatenate   ) [ 00000000000000000000000000]
zext_ln75_1             (zext             ) [ 00000000000000000000000000]
sub_ln75                (sub              ) [ 00000000000000000000001111]
speclooptripcount_ln70  (speclooptripcount) [ 00000000000000000000000000]
specloopname_ln70       (specloopname     ) [ 00000000000000000000000000]
trunc_ln75              (trunc            ) [ 00000000000000000000001111]
br_ln71                 (br               ) [ 00000000000000000000011111]
ret_ln151               (ret              ) [ 00000000000000000000000000]
h_1                     (phi              ) [ 00000000000000000000001100]
icmp_ln71               (icmp             ) [ 00000000000000000000011111]
br_ln71                 (br               ) [ 00000000000000000000000000]
zext_ln75_2             (zext             ) [ 00000000000000000000000000]
add_ln71_1              (add              ) [ 00000000000000000000000100]
trunc_ln75_1            (trunc            ) [ 00000000000000000000000100]
trunc_ln71              (trunc            ) [ 00000000000000000000000000]
speclooptripcount_ln71  (speclooptripcount) [ 00000000000000000000000000]
specloopname_ln71       (specloopname     ) [ 00000000000000000000000000]
call_ln71               (call             ) [ 00000000000000000000000000]
or_ln71                 (or               ) [ 00000000000000000000000000]
zext_ln75_3             (zext             ) [ 00000000000000000000000000]
add_ln71_2              (add              ) [ 00000000000000000000000011]
icmp_ln71_1             (icmp             ) [ 00000000000000000000011111]
br_ln71                 (br               ) [ 00000000000000000000000000]
add_ln71                (add              ) [ 00000000000000000000011011]
store_ln70              (store            ) [ 00000000000000000000000000]
br_ln70                 (br               ) [ 00000000000000000000000000]
call_ln71               (call             ) [ 00000000000000000000000000]
br_ln71                 (br               ) [ 00000000000000000000011111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="i2">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i2"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_ftmap">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_ftmap"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="conv1_biases">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_biases"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="out_r">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_r"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="h">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="h"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_28"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_36"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i4.i4"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="export_output_buffer_c1_Pipeline_RELU"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i19.i9.i10"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i9.i2"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="export_output_buffer_c1_Pipeline_2"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_31"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="export_output_buffer_c1_Pipeline_RELU1"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="export_output_buffer_c1_Pipeline_4"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="export_output_buffer_c1_Pipeline_BW"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="export_output_buffer_c1_Pipeline_BW2"/></StgValue>
</bind>
</comp>

<comp id="110" class="1004" name="bout_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="bout/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="o_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="o/2 "/>
</bind>
</comp>

<comp id="118" class="1004" name="h_read_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="8" slack="0"/>
<pin id="120" dir="0" index="1" bw="8" slack="0"/>
<pin id="121" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="h_read/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="out_read_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="6" slack="0"/>
<pin id="126" dir="0" index="1" bw="6" slack="0"/>
<pin id="127" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="out_read/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="output_ftmap_read_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="64" slack="0"/>
<pin id="132" dir="0" index="1" bw="64" slack="0"/>
<pin id="133" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_ftmap_read/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="grp_writeresp_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="0" index="1" bw="32" slack="0"/>
<pin id="139" dir="0" index="2" bw="9" slack="0"/>
<pin id="140" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty_320/5 empty_321/8 "/>
</bind>
</comp>

<comp id="144" class="1004" name="grp_writeresp_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="0" index="1" bw="32" slack="0"/>
<pin id="147" dir="0" index="2" bw="9" slack="0"/>
<pin id="148" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty_322/13 empty_323/16 "/>
</bind>
</comp>

<comp id="152" class="1004" name="conv1_biases_addr_gep_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="0"/>
<pin id="154" dir="0" index="1" bw="1" slack="0"/>
<pin id="155" dir="0" index="2" bw="6" slack="0"/>
<pin id="156" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv1_biases_addr/2 "/>
</bind>
</comp>

<comp id="159" class="1004" name="grp_access_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="6" slack="0"/>
<pin id="161" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="162" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="163" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv1_biases_load/2 "/>
</bind>
</comp>

<comp id="165" class="1005" name="bh_reg_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="5" slack="1"/>
<pin id="167" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="bh (phireg) "/>
</bind>
</comp>

<comp id="169" class="1004" name="bh_phi_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="5" slack="1"/>
<pin id="171" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="172" dir="0" index="2" bw="1" slack="1"/>
<pin id="173" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="174" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="bh/4 "/>
</bind>
</comp>

<comp id="177" class="1005" name="h_1_reg_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="5" slack="1"/>
<pin id="179" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="h_1 (phireg) "/>
</bind>
</comp>

<comp id="181" class="1004" name="h_1_phi_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="5" slack="1"/>
<pin id="183" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="184" dir="0" index="2" bw="1" slack="1"/>
<pin id="185" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="186" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="h_1/22 "/>
</bind>
</comp>

<comp id="189" class="1004" name="grp_export_output_buffer_c1_Pipeline_RELU_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="0" slack="0"/>
<pin id="191" dir="0" index="1" bw="7" slack="0"/>
<pin id="192" dir="0" index="2" bw="32" slack="1"/>
<pin id="193" dir="0" index="3" bw="32" slack="0"/>
<pin id="194" dir="0" index="4" bw="32" slack="0"/>
<pin id="195" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln134/4 "/>
</bind>
</comp>

<comp id="199" class="1004" name="grp_export_output_buffer_c1_Pipeline_2_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="0" slack="0"/>
<pin id="201" dir="0" index="1" bw="32" slack="0"/>
<pin id="202" dir="0" index="2" bw="62" slack="2"/>
<pin id="203" dir="0" index="3" bw="7" slack="2"/>
<pin id="204" dir="0" index="4" bw="32" slack="0"/>
<pin id="205" dir="0" index="5" bw="32" slack="0"/>
<pin id="206" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln147/6 "/>
</bind>
</comp>

<comp id="211" class="1004" name="grp_export_output_buffer_c1_Pipeline_RELU1_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="0" slack="0"/>
<pin id="213" dir="0" index="1" bw="7" slack="0"/>
<pin id="214" dir="0" index="2" bw="32" slack="9"/>
<pin id="215" dir="0" index="3" bw="32" slack="0"/>
<pin id="216" dir="0" index="4" bw="32" slack="0"/>
<pin id="217" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln134/12 "/>
</bind>
</comp>

<comp id="221" class="1004" name="grp_export_output_buffer_c1_Pipeline_4_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="0" slack="0"/>
<pin id="223" dir="0" index="1" bw="32" slack="0"/>
<pin id="224" dir="0" index="2" bw="62" slack="2"/>
<pin id="225" dir="0" index="3" bw="7" slack="2"/>
<pin id="226" dir="0" index="4" bw="32" slack="0"/>
<pin id="227" dir="0" index="5" bw="32" slack="0"/>
<pin id="228" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln147/14 "/>
</bind>
</comp>

<comp id="233" class="1004" name="grp_export_output_buffer_c1_Pipeline_BW_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="0" slack="0"/>
<pin id="235" dir="0" index="1" bw="7" slack="0"/>
<pin id="236" dir="0" index="2" bw="32" slack="0"/>
<pin id="237" dir="0" index="3" bw="32" slack="0"/>
<pin id="238" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln71/22 "/>
</bind>
</comp>

<comp id="242" class="1004" name="grp_export_output_buffer_c1_Pipeline_BW2_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="0" slack="0"/>
<pin id="244" dir="0" index="1" bw="7" slack="1"/>
<pin id="245" dir="0" index="2" bw="32" slack="0"/>
<pin id="246" dir="0" index="3" bw="32" slack="0"/>
<pin id="247" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln71/24 "/>
</bind>
</comp>

<comp id="251" class="1004" name="zext_ln133_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="8" slack="0"/>
<pin id="253" dir="1" index="1" bw="9" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln133/1 "/>
</bind>
</comp>

<comp id="255" class="1004" name="out_cast_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="6" slack="0"/>
<pin id="257" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="out_cast/1 "/>
</bind>
</comp>

<comp id="259" class="1004" name="add_ln137_5_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="8" slack="0"/>
<pin id="261" dir="0" index="1" bw="1" slack="0"/>
<pin id="262" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln137_5/1 "/>
</bind>
</comp>

<comp id="265" class="1004" name="zext_ln137_1_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="8" slack="0"/>
<pin id="267" dir="1" index="1" bw="9" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln137_1/1 "/>
</bind>
</comp>

<comp id="269" class="1004" name="store_ln133_store_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="1" slack="0"/>
<pin id="271" dir="0" index="1" bw="4" slack="0"/>
<pin id="272" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln133/1 "/>
</bind>
</comp>

<comp id="274" class="1004" name="bout_1_load_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="4" slack="1"/>
<pin id="276" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bout_1/2 "/>
</bind>
</comp>

<comp id="277" class="1004" name="icmp_ln133_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="4" slack="0"/>
<pin id="279" dir="0" index="1" bw="4" slack="0"/>
<pin id="280" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln133/2 "/>
</bind>
</comp>

<comp id="283" class="1004" name="add_ln133_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="4" slack="0"/>
<pin id="285" dir="0" index="1" bw="1" slack="0"/>
<pin id="286" dir="1" index="2" bw="4" slack="10"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln133/2 "/>
</bind>
</comp>

<comp id="289" class="1004" name="zext_ln133_1_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="4" slack="0"/>
<pin id="291" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln133_1/2 "/>
</bind>
</comp>

<comp id="293" class="1004" name="empty_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="4" slack="0"/>
<pin id="295" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="297" class="1004" name="bout_cast_cast_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="3" slack="0"/>
<pin id="299" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="bout_cast_cast/2 "/>
</bind>
</comp>

<comp id="301" class="1004" name="empty_317_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="4" slack="0"/>
<pin id="303" dir="0" index="1" bw="6" slack="1"/>
<pin id="304" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_317/2 "/>
</bind>
</comp>

<comp id="306" class="1004" name="p_cast_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="7" slack="0"/>
<pin id="308" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast/2 "/>
</bind>
</comp>

<comp id="310" class="1004" name="empty_318_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="3" slack="0"/>
<pin id="312" dir="0" index="1" bw="6" slack="1"/>
<pin id="313" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_318/2 "/>
</bind>
</comp>

<comp id="315" class="1004" name="p_cast10_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="6" slack="0"/>
<pin id="317" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast10/2 "/>
</bind>
</comp>

<comp id="320" class="1004" name="mul_ln137_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="7" slack="0"/>
<pin id="322" dir="0" index="1" bw="19" slack="0"/>
<pin id="323" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln137/2 "/>
</bind>
</comp>

<comp id="326" class="1004" name="zext_ln137_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="25" slack="0"/>
<pin id="328" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln137/2 "/>
</bind>
</comp>

<comp id="330" class="1004" name="add_ln137_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="25" slack="0"/>
<pin id="332" dir="0" index="1" bw="64" slack="1"/>
<pin id="333" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln137/2 "/>
</bind>
</comp>

<comp id="335" class="1004" name="store_ln70_store_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="1" slack="0"/>
<pin id="337" dir="0" index="1" bw="4" slack="0"/>
<pin id="338" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln70/2 "/>
</bind>
</comp>

<comp id="340" class="1004" name="zext_ln140_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="4" slack="2147483647"/>
<pin id="342" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln140/3 "/>
</bind>
</comp>

<comp id="343" class="1004" name="tmp_8_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="8" slack="0"/>
<pin id="345" dir="0" index="1" bw="4" slack="2147483647"/>
<pin id="346" dir="0" index="2" bw="1" slack="0"/>
<pin id="347" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_8/3 "/>
</bind>
</comp>

<comp id="350" class="1004" name="zext_ln140_1_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="8" slack="0"/>
<pin id="352" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln140_1/3 "/>
</bind>
</comp>

<comp id="354" class="1004" name="sub_ln140_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="8" slack="0"/>
<pin id="356" dir="0" index="1" bw="4" slack="0"/>
<pin id="357" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln140/3 "/>
</bind>
</comp>

<comp id="360" class="1004" name="empty_319_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="32" slack="0"/>
<pin id="362" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="empty_319/3 "/>
</bind>
</comp>

<comp id="364" class="1004" name="trunc_ln140_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="9" slack="0"/>
<pin id="366" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln140/3 "/>
</bind>
</comp>

<comp id="368" class="1004" name="icmp_ln134_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="5" slack="0"/>
<pin id="370" dir="0" index="1" bw="5" slack="0"/>
<pin id="371" dir="1" index="2" bw="1" slack="8"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln134/4 "/>
</bind>
</comp>

<comp id="374" class="1004" name="zext_ln140_2_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="5" slack="0"/>
<pin id="376" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln140_2/4 "/>
</bind>
</comp>

<comp id="378" class="1004" name="add_ln134_1_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="7" slack="1"/>
<pin id="380" dir="0" index="1" bw="5" slack="0"/>
<pin id="381" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln134_1/4 "/>
</bind>
</comp>

<comp id="384" class="1004" name="zext_ln134_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="5" slack="0"/>
<pin id="386" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln134/4 "/>
</bind>
</comp>

<comp id="388" class="1004" name="add_ln137_1_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="5" slack="0"/>
<pin id="390" dir="0" index="1" bw="8" slack="3"/>
<pin id="391" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln137_1/4 "/>
</bind>
</comp>

<comp id="393" class="1004" name="shl_ln_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="19" slack="0"/>
<pin id="395" dir="0" index="1" bw="9" slack="0"/>
<pin id="396" dir="0" index="2" bw="1" slack="0"/>
<pin id="397" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/4 "/>
</bind>
</comp>

<comp id="401" class="1004" name="zext_ln137_2_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="19" slack="0"/>
<pin id="403" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln137_2/4 "/>
</bind>
</comp>

<comp id="405" class="1004" name="shl_ln137_1_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="11" slack="0"/>
<pin id="407" dir="0" index="1" bw="9" slack="0"/>
<pin id="408" dir="0" index="2" bw="1" slack="0"/>
<pin id="409" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln137_1/4 "/>
</bind>
</comp>

<comp id="413" class="1004" name="zext_ln137_3_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="11" slack="0"/>
<pin id="415" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln137_3/4 "/>
</bind>
</comp>

<comp id="417" class="1004" name="sub_ln137_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="19" slack="0"/>
<pin id="419" dir="0" index="1" bw="11" slack="0"/>
<pin id="420" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln137/4 "/>
</bind>
</comp>

<comp id="423" class="1004" name="sext_ln137_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="20" slack="0"/>
<pin id="425" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln137/4 "/>
</bind>
</comp>

<comp id="427" class="1004" name="add_ln137_2_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="20" slack="0"/>
<pin id="429" dir="0" index="1" bw="64" slack="2"/>
<pin id="430" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln137_2/4 "/>
</bind>
</comp>

<comp id="432" class="1004" name="trunc_ln3_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="62" slack="0"/>
<pin id="434" dir="0" index="1" bw="64" slack="0"/>
<pin id="435" dir="0" index="2" bw="3" slack="0"/>
<pin id="436" dir="0" index="3" bw="7" slack="0"/>
<pin id="437" dir="1" index="4" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln3/4 "/>
</bind>
</comp>

<comp id="442" class="1004" name="add_ln137_3_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="8" slack="3"/>
<pin id="444" dir="0" index="1" bw="5" slack="0"/>
<pin id="445" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln137_3/4 "/>
</bind>
</comp>

<comp id="447" class="1004" name="shl_ln137_2_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="19" slack="0"/>
<pin id="449" dir="0" index="1" bw="9" slack="0"/>
<pin id="450" dir="0" index="2" bw="1" slack="0"/>
<pin id="451" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln137_2/4 "/>
</bind>
</comp>

<comp id="455" class="1004" name="zext_ln137_4_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="19" slack="0"/>
<pin id="457" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln137_4/4 "/>
</bind>
</comp>

<comp id="459" class="1004" name="shl_ln137_3_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="11" slack="0"/>
<pin id="461" dir="0" index="1" bw="9" slack="0"/>
<pin id="462" dir="0" index="2" bw="1" slack="0"/>
<pin id="463" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln137_3/4 "/>
</bind>
</comp>

<comp id="467" class="1004" name="zext_ln137_5_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="11" slack="0"/>
<pin id="469" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln137_5/4 "/>
</bind>
</comp>

<comp id="471" class="1004" name="sub_ln137_1_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="19" slack="0"/>
<pin id="473" dir="0" index="1" bw="11" slack="0"/>
<pin id="474" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln137_1/4 "/>
</bind>
</comp>

<comp id="477" class="1004" name="sext_ln137_1_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="20" slack="0"/>
<pin id="479" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln137_1/4 "/>
</bind>
</comp>

<comp id="481" class="1004" name="add_ln137_4_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="20" slack="0"/>
<pin id="483" dir="0" index="1" bw="64" slack="2"/>
<pin id="484" dir="1" index="2" bw="64" slack="8"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln137_4/4 "/>
</bind>
</comp>

<comp id="486" class="1004" name="trunc_ln140_1_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="9" slack="1"/>
<pin id="488" dir="1" index="1" bw="7" slack="8"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln140_1/4 "/>
</bind>
</comp>

<comp id="489" class="1004" name="sext_ln147_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="62" slack="1"/>
<pin id="491" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln147/5 "/>
</bind>
</comp>

<comp id="492" class="1004" name="i2_addr_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="32" slack="0"/>
<pin id="494" dir="0" index="1" bw="62" slack="0"/>
<pin id="495" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="i2_addr/5 "/>
</bind>
</comp>

<comp id="499" class="1004" name="trunc_ln134_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="5" slack="8"/>
<pin id="501" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln134/12 "/>
</bind>
</comp>

<comp id="503" class="1004" name="or_ln134_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="4" slack="0"/>
<pin id="505" dir="0" index="1" bw="1" slack="0"/>
<pin id="506" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln134/12 "/>
</bind>
</comp>

<comp id="509" class="1004" name="zext_ln140_3_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="4" slack="0"/>
<pin id="511" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln140_3/12 "/>
</bind>
</comp>

<comp id="513" class="1004" name="add_ln134_2_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="7" slack="8"/>
<pin id="515" dir="0" index="1" bw="4" slack="0"/>
<pin id="516" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln134_2/12 "/>
</bind>
</comp>

<comp id="519" class="1004" name="icmp_ln134_1_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="4" slack="0"/>
<pin id="521" dir="0" index="1" bw="1" slack="0"/>
<pin id="522" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln134_1/12 "/>
</bind>
</comp>

<comp id="525" class="1004" name="trunc_ln147_1_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="62" slack="0"/>
<pin id="527" dir="0" index="1" bw="64" slack="8"/>
<pin id="528" dir="0" index="2" bw="3" slack="0"/>
<pin id="529" dir="0" index="3" bw="7" slack="0"/>
<pin id="530" dir="1" index="4" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln147_1/12 "/>
</bind>
</comp>

<comp id="534" class="1004" name="add_ln134_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="5" slack="8"/>
<pin id="536" dir="0" index="1" bw="3" slack="0"/>
<pin id="537" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln134/12 "/>
</bind>
</comp>

<comp id="540" class="1004" name="store_ln133_store_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="4" slack="10"/>
<pin id="542" dir="0" index="1" bw="4" slack="11"/>
<pin id="543" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln133/12 "/>
</bind>
</comp>

<comp id="544" class="1004" name="sext_ln147_1_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="62" slack="1"/>
<pin id="546" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln147_1/13 "/>
</bind>
</comp>

<comp id="547" class="1004" name="i2_addr_1_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="32" slack="0"/>
<pin id="549" dir="0" index="1" bw="62" slack="0"/>
<pin id="550" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="i2_addr_1/13 "/>
</bind>
</comp>

<comp id="554" class="1004" name="o_1_load_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="4" slack="1"/>
<pin id="556" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="o_1/21 "/>
</bind>
</comp>

<comp id="557" class="1004" name="icmp_ln70_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="4" slack="0"/>
<pin id="559" dir="0" index="1" bw="4" slack="0"/>
<pin id="560" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln70/21 "/>
</bind>
</comp>

<comp id="563" class="1004" name="add_ln70_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="4" slack="0"/>
<pin id="565" dir="0" index="1" bw="1" slack="0"/>
<pin id="566" dir="1" index="2" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln70/21 "/>
</bind>
</comp>

<comp id="569" class="1004" name="zext_ln75_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="4" slack="0"/>
<pin id="571" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln75/21 "/>
</bind>
</comp>

<comp id="573" class="1004" name="tmp_9_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="8" slack="0"/>
<pin id="575" dir="0" index="1" bw="4" slack="0"/>
<pin id="576" dir="0" index="2" bw="1" slack="0"/>
<pin id="577" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_9/21 "/>
</bind>
</comp>

<comp id="581" class="1004" name="zext_ln75_1_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="8" slack="0"/>
<pin id="583" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln75_1/21 "/>
</bind>
</comp>

<comp id="585" class="1004" name="sub_ln75_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="8" slack="0"/>
<pin id="587" dir="0" index="1" bw="4" slack="0"/>
<pin id="588" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln75/21 "/>
</bind>
</comp>

<comp id="591" class="1004" name="trunc_ln75_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="9" slack="0"/>
<pin id="593" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln75/21 "/>
</bind>
</comp>

<comp id="595" class="1004" name="icmp_ln71_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="5" slack="0"/>
<pin id="597" dir="0" index="1" bw="5" slack="0"/>
<pin id="598" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln71/22 "/>
</bind>
</comp>

<comp id="601" class="1004" name="zext_ln75_2_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="5" slack="0"/>
<pin id="603" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln75_2/22 "/>
</bind>
</comp>

<comp id="605" class="1004" name="add_ln71_1_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="7" slack="1"/>
<pin id="607" dir="0" index="1" bw="5" slack="0"/>
<pin id="608" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln71_1/22 "/>
</bind>
</comp>

<comp id="611" class="1004" name="trunc_ln75_1_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="9" slack="1"/>
<pin id="613" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln75_1/22 "/>
</bind>
</comp>

<comp id="614" class="1004" name="trunc_ln71_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="5" slack="1"/>
<pin id="616" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln71/23 "/>
</bind>
</comp>

<comp id="618" class="1004" name="or_ln71_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="4" slack="0"/>
<pin id="620" dir="0" index="1" bw="1" slack="0"/>
<pin id="621" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln71/23 "/>
</bind>
</comp>

<comp id="624" class="1004" name="zext_ln75_3_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="4" slack="0"/>
<pin id="626" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln75_3/23 "/>
</bind>
</comp>

<comp id="628" class="1004" name="add_ln71_2_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="7" slack="1"/>
<pin id="630" dir="0" index="1" bw="4" slack="0"/>
<pin id="631" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln71_2/23 "/>
</bind>
</comp>

<comp id="633" class="1004" name="icmp_ln71_1_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="4" slack="0"/>
<pin id="635" dir="0" index="1" bw="1" slack="0"/>
<pin id="636" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln71_1/23 "/>
</bind>
</comp>

<comp id="639" class="1004" name="add_ln71_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="5" slack="1"/>
<pin id="641" dir="0" index="1" bw="3" slack="0"/>
<pin id="642" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln71/23 "/>
</bind>
</comp>

<comp id="645" class="1004" name="store_ln70_store_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="4" slack="2"/>
<pin id="647" dir="0" index="1" bw="4" slack="3"/>
<pin id="648" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln70/23 "/>
</bind>
</comp>

<comp id="649" class="1005" name="bout_reg_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="4" slack="0"/>
<pin id="651" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="bout "/>
</bind>
</comp>

<comp id="656" class="1005" name="out_read_reg_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="6" slack="1"/>
<pin id="658" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="out_read "/>
</bind>
</comp>

<comp id="661" class="1005" name="output_ftmap_read_reg_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="64" slack="1"/>
<pin id="663" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="output_ftmap_read "/>
</bind>
</comp>

<comp id="666" class="1005" name="zext_ln133_reg_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="9" slack="3"/>
<pin id="668" dir="1" index="1" bw="9" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln133 "/>
</bind>
</comp>

<comp id="671" class="1005" name="out_cast_reg_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="7" slack="1"/>
<pin id="673" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="out_cast "/>
</bind>
</comp>

<comp id="676" class="1005" name="zext_ln137_1_reg_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="9" slack="3"/>
<pin id="678" dir="1" index="1" bw="9" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln137_1 "/>
</bind>
</comp>

<comp id="687" class="1005" name="add_ln133_reg_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="4" slack="10"/>
<pin id="689" dir="1" index="1" bw="4" slack="10"/>
</pin_list>
<bind>
<opset="add_ln133 "/>
</bind>
</comp>

<comp id="692" class="1005" name="conv1_biases_addr_reg_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="6" slack="1"/>
<pin id="694" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="conv1_biases_addr "/>
</bind>
</comp>

<comp id="697" class="1005" name="add_ln137_reg_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="64" slack="2"/>
<pin id="699" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="add_ln137 "/>
</bind>
</comp>

<comp id="703" class="1005" name="o_reg_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="4" slack="0"/>
<pin id="705" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="o "/>
</bind>
</comp>

<comp id="710" class="1005" name="sub_ln140_reg_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="9" slack="1"/>
<pin id="712" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln140 "/>
</bind>
</comp>

<comp id="715" class="1005" name="empty_319_reg_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="32" slack="1"/>
<pin id="717" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="empty_319 "/>
</bind>
</comp>

<comp id="721" class="1005" name="trunc_ln140_reg_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="7" slack="1"/>
<pin id="723" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln140 "/>
</bind>
</comp>

<comp id="726" class="1005" name="icmp_ln134_reg_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="1" slack="8"/>
<pin id="728" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln134 "/>
</bind>
</comp>

<comp id="730" class="1005" name="add_ln134_1_reg_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="7" slack="1"/>
<pin id="732" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="add_ln134_1 "/>
</bind>
</comp>

<comp id="736" class="1005" name="trunc_ln3_reg_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="62" slack="1"/>
<pin id="738" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln3 "/>
</bind>
</comp>

<comp id="742" class="1005" name="add_ln137_4_reg_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="64" slack="8"/>
<pin id="744" dir="1" index="1" bw="64" slack="8"/>
</pin_list>
<bind>
<opset="add_ln137_4 "/>
</bind>
</comp>

<comp id="747" class="1005" name="trunc_ln140_1_reg_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="7" slack="8"/>
<pin id="749" dir="1" index="1" bw="7" slack="8"/>
</pin_list>
<bind>
<opset="trunc_ln140_1 "/>
</bind>
</comp>

<comp id="752" class="1005" name="i2_addr_reg_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="32" slack="3"/>
<pin id="754" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="i2_addr "/>
</bind>
</comp>

<comp id="757" class="1005" name="add_ln134_2_reg_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="7" slack="1"/>
<pin id="759" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="add_ln134_2 "/>
</bind>
</comp>

<comp id="766" class="1005" name="trunc_ln147_1_reg_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="62" slack="1"/>
<pin id="768" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln147_1 "/>
</bind>
</comp>

<comp id="772" class="1005" name="add_ln134_reg_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="5" slack="1"/>
<pin id="774" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="add_ln134 "/>
</bind>
</comp>

<comp id="777" class="1005" name="i2_addr_1_reg_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="32" slack="3"/>
<pin id="779" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="i2_addr_1 "/>
</bind>
</comp>

<comp id="785" class="1005" name="add_ln70_reg_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="4" slack="2"/>
<pin id="787" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="add_ln70 "/>
</bind>
</comp>

<comp id="790" class="1005" name="sub_ln75_reg_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="9" slack="1"/>
<pin id="792" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln75 "/>
</bind>
</comp>

<comp id="795" class="1005" name="trunc_ln75_reg_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="7" slack="1"/>
<pin id="797" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln75 "/>
</bind>
</comp>

<comp id="800" class="1005" name="icmp_ln71_reg_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="1" slack="1"/>
<pin id="802" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln71 "/>
</bind>
</comp>

<comp id="804" class="1005" name="add_ln71_1_reg_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="7" slack="1"/>
<pin id="806" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="add_ln71_1 "/>
</bind>
</comp>

<comp id="809" class="1005" name="trunc_ln75_1_reg_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="7" slack="1"/>
<pin id="811" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln75_1 "/>
</bind>
</comp>

<comp id="814" class="1005" name="add_ln71_2_reg_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="7" slack="1"/>
<pin id="816" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="add_ln71_2 "/>
</bind>
</comp>

<comp id="822" class="1005" name="add_ln71_reg_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="5" slack="1"/>
<pin id="824" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="add_ln71 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="113"><net_src comp="14" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="14" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="122"><net_src comp="16" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="8" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="18" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="6" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="20" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="2" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="141"><net_src comp="86" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="88" pin="0"/><net_sink comp="136" pin=2"/></net>

<net id="143"><net_src comp="92" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="149"><net_src comp="86" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="88" pin="0"/><net_sink comp="144" pin=2"/></net>

<net id="151"><net_src comp="92" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="157"><net_src comp="4" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="158"><net_src comp="52" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="164"><net_src comp="152" pin="3"/><net_sink comp="159" pin=0"/></net>

<net id="168"><net_src comp="66" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="175"><net_src comp="165" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="176"><net_src comp="169" pin="4"/><net_sink comp="165" pin=0"/></net>

<net id="180"><net_src comp="66" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="187"><net_src comp="177" pin="1"/><net_sink comp="181" pin=2"/></net>

<net id="188"><net_src comp="181" pin="4"/><net_sink comp="177" pin=0"/></net>

<net id="196"><net_src comp="70" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="197"><net_src comp="10" pin="0"/><net_sink comp="189" pin=3"/></net>

<net id="198"><net_src comp="12" pin="0"/><net_sink comp="189" pin=4"/></net>

<net id="207"><net_src comp="90" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="208"><net_src comp="0" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="209"><net_src comp="10" pin="0"/><net_sink comp="199" pin=4"/></net>

<net id="210"><net_src comp="12" pin="0"/><net_sink comp="199" pin=5"/></net>

<net id="218"><net_src comp="98" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="219"><net_src comp="10" pin="0"/><net_sink comp="211" pin=3"/></net>

<net id="220"><net_src comp="12" pin="0"/><net_sink comp="211" pin=4"/></net>

<net id="229"><net_src comp="102" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="230"><net_src comp="0" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="231"><net_src comp="10" pin="0"/><net_sink comp="221" pin=4"/></net>

<net id="232"><net_src comp="12" pin="0"/><net_sink comp="221" pin=5"/></net>

<net id="239"><net_src comp="106" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="240"><net_src comp="10" pin="0"/><net_sink comp="233" pin=2"/></net>

<net id="241"><net_src comp="12" pin="0"/><net_sink comp="233" pin=3"/></net>

<net id="248"><net_src comp="108" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="249"><net_src comp="10" pin="0"/><net_sink comp="242" pin=2"/></net>

<net id="250"><net_src comp="12" pin="0"/><net_sink comp="242" pin=3"/></net>

<net id="254"><net_src comp="118" pin="2"/><net_sink comp="251" pin=0"/></net>

<net id="258"><net_src comp="124" pin="2"/><net_sink comp="255" pin=0"/></net>

<net id="263"><net_src comp="118" pin="2"/><net_sink comp="259" pin=0"/></net>

<net id="264"><net_src comp="44" pin="0"/><net_sink comp="259" pin=1"/></net>

<net id="268"><net_src comp="259" pin="2"/><net_sink comp="265" pin=0"/></net>

<net id="273"><net_src comp="46" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="281"><net_src comp="274" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="282"><net_src comp="48" pin="0"/><net_sink comp="277" pin=1"/></net>

<net id="287"><net_src comp="274" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="288"><net_src comp="50" pin="0"/><net_sink comp="283" pin=1"/></net>

<net id="292"><net_src comp="274" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="296"><net_src comp="274" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="300"><net_src comp="293" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="305"><net_src comp="289" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="309"><net_src comp="301" pin="2"/><net_sink comp="306" pin=0"/></net>

<net id="314"><net_src comp="297" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="318"><net_src comp="310" pin="2"/><net_sink comp="315" pin=0"/></net>

<net id="319"><net_src comp="315" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="324"><net_src comp="306" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="325"><net_src comp="54" pin="0"/><net_sink comp="320" pin=1"/></net>

<net id="329"><net_src comp="320" pin="2"/><net_sink comp="326" pin=0"/></net>

<net id="334"><net_src comp="326" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="339"><net_src comp="46" pin="0"/><net_sink comp="335" pin=0"/></net>

<net id="348"><net_src comp="56" pin="0"/><net_sink comp="343" pin=0"/></net>

<net id="349"><net_src comp="46" pin="0"/><net_sink comp="343" pin=2"/></net>

<net id="353"><net_src comp="343" pin="3"/><net_sink comp="350" pin=0"/></net>

<net id="358"><net_src comp="350" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="359"><net_src comp="340" pin="1"/><net_sink comp="354" pin=1"/></net>

<net id="363"><net_src comp="159" pin="3"/><net_sink comp="360" pin=0"/></net>

<net id="367"><net_src comp="354" pin="2"/><net_sink comp="364" pin=0"/></net>

<net id="372"><net_src comp="169" pin="4"/><net_sink comp="368" pin=0"/></net>

<net id="373"><net_src comp="68" pin="0"/><net_sink comp="368" pin=1"/></net>

<net id="377"><net_src comp="169" pin="4"/><net_sink comp="374" pin=0"/></net>

<net id="382"><net_src comp="374" pin="1"/><net_sink comp="378" pin=1"/></net>

<net id="383"><net_src comp="378" pin="2"/><net_sink comp="189" pin=1"/></net>

<net id="387"><net_src comp="169" pin="4"/><net_sink comp="384" pin=0"/></net>

<net id="392"><net_src comp="384" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="398"><net_src comp="72" pin="0"/><net_sink comp="393" pin=0"/></net>

<net id="399"><net_src comp="388" pin="2"/><net_sink comp="393" pin=1"/></net>

<net id="400"><net_src comp="74" pin="0"/><net_sink comp="393" pin=2"/></net>

<net id="404"><net_src comp="393" pin="3"/><net_sink comp="401" pin=0"/></net>

<net id="410"><net_src comp="76" pin="0"/><net_sink comp="405" pin=0"/></net>

<net id="411"><net_src comp="388" pin="2"/><net_sink comp="405" pin=1"/></net>

<net id="412"><net_src comp="78" pin="0"/><net_sink comp="405" pin=2"/></net>

<net id="416"><net_src comp="405" pin="3"/><net_sink comp="413" pin=0"/></net>

<net id="421"><net_src comp="401" pin="1"/><net_sink comp="417" pin=0"/></net>

<net id="422"><net_src comp="413" pin="1"/><net_sink comp="417" pin=1"/></net>

<net id="426"><net_src comp="417" pin="2"/><net_sink comp="423" pin=0"/></net>

<net id="431"><net_src comp="423" pin="1"/><net_sink comp="427" pin=0"/></net>

<net id="438"><net_src comp="80" pin="0"/><net_sink comp="432" pin=0"/></net>

<net id="439"><net_src comp="427" pin="2"/><net_sink comp="432" pin=1"/></net>

<net id="440"><net_src comp="82" pin="0"/><net_sink comp="432" pin=2"/></net>

<net id="441"><net_src comp="84" pin="0"/><net_sink comp="432" pin=3"/></net>

<net id="446"><net_src comp="384" pin="1"/><net_sink comp="442" pin=1"/></net>

<net id="452"><net_src comp="72" pin="0"/><net_sink comp="447" pin=0"/></net>

<net id="453"><net_src comp="442" pin="2"/><net_sink comp="447" pin=1"/></net>

<net id="454"><net_src comp="74" pin="0"/><net_sink comp="447" pin=2"/></net>

<net id="458"><net_src comp="447" pin="3"/><net_sink comp="455" pin=0"/></net>

<net id="464"><net_src comp="76" pin="0"/><net_sink comp="459" pin=0"/></net>

<net id="465"><net_src comp="442" pin="2"/><net_sink comp="459" pin=1"/></net>

<net id="466"><net_src comp="78" pin="0"/><net_sink comp="459" pin=2"/></net>

<net id="470"><net_src comp="459" pin="3"/><net_sink comp="467" pin=0"/></net>

<net id="475"><net_src comp="455" pin="1"/><net_sink comp="471" pin=0"/></net>

<net id="476"><net_src comp="467" pin="1"/><net_sink comp="471" pin=1"/></net>

<net id="480"><net_src comp="471" pin="2"/><net_sink comp="477" pin=0"/></net>

<net id="485"><net_src comp="477" pin="1"/><net_sink comp="481" pin=0"/></net>

<net id="496"><net_src comp="0" pin="0"/><net_sink comp="492" pin=0"/></net>

<net id="497"><net_src comp="489" pin="1"/><net_sink comp="492" pin=1"/></net>

<net id="498"><net_src comp="492" pin="2"/><net_sink comp="136" pin=1"/></net>

<net id="502"><net_src comp="165" pin="1"/><net_sink comp="499" pin=0"/></net>

<net id="507"><net_src comp="499" pin="1"/><net_sink comp="503" pin=0"/></net>

<net id="508"><net_src comp="50" pin="0"/><net_sink comp="503" pin=1"/></net>

<net id="512"><net_src comp="503" pin="2"/><net_sink comp="509" pin=0"/></net>

<net id="517"><net_src comp="509" pin="1"/><net_sink comp="513" pin=1"/></net>

<net id="518"><net_src comp="513" pin="2"/><net_sink comp="211" pin=1"/></net>

<net id="523"><net_src comp="503" pin="2"/><net_sink comp="519" pin=0"/></net>

<net id="524"><net_src comp="96" pin="0"/><net_sink comp="519" pin=1"/></net>

<net id="531"><net_src comp="80" pin="0"/><net_sink comp="525" pin=0"/></net>

<net id="532"><net_src comp="82" pin="0"/><net_sink comp="525" pin=2"/></net>

<net id="533"><net_src comp="84" pin="0"/><net_sink comp="525" pin=3"/></net>

<net id="538"><net_src comp="165" pin="1"/><net_sink comp="534" pin=0"/></net>

<net id="539"><net_src comp="100" pin="0"/><net_sink comp="534" pin=1"/></net>

<net id="551"><net_src comp="0" pin="0"/><net_sink comp="547" pin=0"/></net>

<net id="552"><net_src comp="544" pin="1"/><net_sink comp="547" pin=1"/></net>

<net id="553"><net_src comp="547" pin="2"/><net_sink comp="144" pin=1"/></net>

<net id="561"><net_src comp="554" pin="1"/><net_sink comp="557" pin=0"/></net>

<net id="562"><net_src comp="48" pin="0"/><net_sink comp="557" pin=1"/></net>

<net id="567"><net_src comp="554" pin="1"/><net_sink comp="563" pin=0"/></net>

<net id="568"><net_src comp="50" pin="0"/><net_sink comp="563" pin=1"/></net>

<net id="572"><net_src comp="554" pin="1"/><net_sink comp="569" pin=0"/></net>

<net id="578"><net_src comp="56" pin="0"/><net_sink comp="573" pin=0"/></net>

<net id="579"><net_src comp="554" pin="1"/><net_sink comp="573" pin=1"/></net>

<net id="580"><net_src comp="46" pin="0"/><net_sink comp="573" pin=2"/></net>

<net id="584"><net_src comp="573" pin="3"/><net_sink comp="581" pin=0"/></net>

<net id="589"><net_src comp="581" pin="1"/><net_sink comp="585" pin=0"/></net>

<net id="590"><net_src comp="569" pin="1"/><net_sink comp="585" pin=1"/></net>

<net id="594"><net_src comp="585" pin="2"/><net_sink comp="591" pin=0"/></net>

<net id="599"><net_src comp="181" pin="4"/><net_sink comp="595" pin=0"/></net>

<net id="600"><net_src comp="68" pin="0"/><net_sink comp="595" pin=1"/></net>

<net id="604"><net_src comp="181" pin="4"/><net_sink comp="601" pin=0"/></net>

<net id="609"><net_src comp="601" pin="1"/><net_sink comp="605" pin=1"/></net>

<net id="610"><net_src comp="605" pin="2"/><net_sink comp="233" pin=1"/></net>

<net id="617"><net_src comp="177" pin="1"/><net_sink comp="614" pin=0"/></net>

<net id="622"><net_src comp="614" pin="1"/><net_sink comp="618" pin=0"/></net>

<net id="623"><net_src comp="50" pin="0"/><net_sink comp="618" pin=1"/></net>

<net id="627"><net_src comp="618" pin="2"/><net_sink comp="624" pin=0"/></net>

<net id="632"><net_src comp="624" pin="1"/><net_sink comp="628" pin=1"/></net>

<net id="637"><net_src comp="618" pin="2"/><net_sink comp="633" pin=0"/></net>

<net id="638"><net_src comp="96" pin="0"/><net_sink comp="633" pin=1"/></net>

<net id="643"><net_src comp="177" pin="1"/><net_sink comp="639" pin=0"/></net>

<net id="644"><net_src comp="100" pin="0"/><net_sink comp="639" pin=1"/></net>

<net id="652"><net_src comp="110" pin="1"/><net_sink comp="649" pin=0"/></net>

<net id="653"><net_src comp="649" pin="1"/><net_sink comp="269" pin=1"/></net>

<net id="654"><net_src comp="649" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="655"><net_src comp="649" pin="1"/><net_sink comp="540" pin=1"/></net>

<net id="659"><net_src comp="124" pin="2"/><net_sink comp="656" pin=0"/></net>

<net id="660"><net_src comp="656" pin="1"/><net_sink comp="310" pin=1"/></net>

<net id="664"><net_src comp="130" pin="2"/><net_sink comp="661" pin=0"/></net>

<net id="665"><net_src comp="661" pin="1"/><net_sink comp="330" pin=1"/></net>

<net id="669"><net_src comp="251" pin="1"/><net_sink comp="666" pin=0"/></net>

<net id="670"><net_src comp="666" pin="1"/><net_sink comp="388" pin=1"/></net>

<net id="674"><net_src comp="255" pin="1"/><net_sink comp="671" pin=0"/></net>

<net id="675"><net_src comp="671" pin="1"/><net_sink comp="301" pin=1"/></net>

<net id="679"><net_src comp="265" pin="1"/><net_sink comp="676" pin=0"/></net>

<net id="680"><net_src comp="676" pin="1"/><net_sink comp="442" pin=0"/></net>

<net id="690"><net_src comp="283" pin="2"/><net_sink comp="687" pin=0"/></net>

<net id="691"><net_src comp="687" pin="1"/><net_sink comp="540" pin=0"/></net>

<net id="695"><net_src comp="152" pin="3"/><net_sink comp="692" pin=0"/></net>

<net id="696"><net_src comp="692" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="700"><net_src comp="330" pin="2"/><net_sink comp="697" pin=0"/></net>

<net id="701"><net_src comp="697" pin="1"/><net_sink comp="427" pin=1"/></net>

<net id="702"><net_src comp="697" pin="1"/><net_sink comp="481" pin=1"/></net>

<net id="706"><net_src comp="114" pin="1"/><net_sink comp="703" pin=0"/></net>

<net id="707"><net_src comp="703" pin="1"/><net_sink comp="335" pin=1"/></net>

<net id="708"><net_src comp="703" pin="1"/><net_sink comp="554" pin=0"/></net>

<net id="709"><net_src comp="703" pin="1"/><net_sink comp="645" pin=1"/></net>

<net id="713"><net_src comp="354" pin="2"/><net_sink comp="710" pin=0"/></net>

<net id="714"><net_src comp="710" pin="1"/><net_sink comp="486" pin=0"/></net>

<net id="718"><net_src comp="360" pin="1"/><net_sink comp="715" pin=0"/></net>

<net id="719"><net_src comp="715" pin="1"/><net_sink comp="189" pin=2"/></net>

<net id="720"><net_src comp="715" pin="1"/><net_sink comp="211" pin=2"/></net>

<net id="724"><net_src comp="364" pin="1"/><net_sink comp="721" pin=0"/></net>

<net id="725"><net_src comp="721" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="729"><net_src comp="368" pin="2"/><net_sink comp="726" pin=0"/></net>

<net id="733"><net_src comp="378" pin="2"/><net_sink comp="730" pin=0"/></net>

<net id="734"><net_src comp="730" pin="1"/><net_sink comp="189" pin=1"/></net>

<net id="735"><net_src comp="730" pin="1"/><net_sink comp="199" pin=3"/></net>

<net id="739"><net_src comp="432" pin="4"/><net_sink comp="736" pin=0"/></net>

<net id="740"><net_src comp="736" pin="1"/><net_sink comp="489" pin=0"/></net>

<net id="741"><net_src comp="736" pin="1"/><net_sink comp="199" pin=2"/></net>

<net id="745"><net_src comp="481" pin="2"/><net_sink comp="742" pin=0"/></net>

<net id="746"><net_src comp="742" pin="1"/><net_sink comp="525" pin=1"/></net>

<net id="750"><net_src comp="486" pin="1"/><net_sink comp="747" pin=0"/></net>

<net id="751"><net_src comp="747" pin="1"/><net_sink comp="513" pin=0"/></net>

<net id="755"><net_src comp="492" pin="2"/><net_sink comp="752" pin=0"/></net>

<net id="756"><net_src comp="752" pin="1"/><net_sink comp="136" pin=1"/></net>

<net id="760"><net_src comp="513" pin="2"/><net_sink comp="757" pin=0"/></net>

<net id="761"><net_src comp="757" pin="1"/><net_sink comp="211" pin=1"/></net>

<net id="762"><net_src comp="757" pin="1"/><net_sink comp="221" pin=3"/></net>

<net id="769"><net_src comp="525" pin="4"/><net_sink comp="766" pin=0"/></net>

<net id="770"><net_src comp="766" pin="1"/><net_sink comp="544" pin=0"/></net>

<net id="771"><net_src comp="766" pin="1"/><net_sink comp="221" pin=2"/></net>

<net id="775"><net_src comp="534" pin="2"/><net_sink comp="772" pin=0"/></net>

<net id="776"><net_src comp="772" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="780"><net_src comp="547" pin="2"/><net_sink comp="777" pin=0"/></net>

<net id="781"><net_src comp="777" pin="1"/><net_sink comp="144" pin=1"/></net>

<net id="788"><net_src comp="563" pin="2"/><net_sink comp="785" pin=0"/></net>

<net id="789"><net_src comp="785" pin="1"/><net_sink comp="645" pin=0"/></net>

<net id="793"><net_src comp="585" pin="2"/><net_sink comp="790" pin=0"/></net>

<net id="794"><net_src comp="790" pin="1"/><net_sink comp="611" pin=0"/></net>

<net id="798"><net_src comp="591" pin="1"/><net_sink comp="795" pin=0"/></net>

<net id="799"><net_src comp="795" pin="1"/><net_sink comp="605" pin=0"/></net>

<net id="803"><net_src comp="595" pin="2"/><net_sink comp="800" pin=0"/></net>

<net id="807"><net_src comp="605" pin="2"/><net_sink comp="804" pin=0"/></net>

<net id="808"><net_src comp="804" pin="1"/><net_sink comp="233" pin=1"/></net>

<net id="812"><net_src comp="611" pin="1"/><net_sink comp="809" pin=0"/></net>

<net id="813"><net_src comp="809" pin="1"/><net_sink comp="628" pin=0"/></net>

<net id="817"><net_src comp="628" pin="2"/><net_sink comp="814" pin=0"/></net>

<net id="818"><net_src comp="814" pin="1"/><net_sink comp="242" pin=1"/></net>

<net id="825"><net_src comp="639" pin="2"/><net_sink comp="822" pin=0"/></net>

<net id="826"><net_src comp="822" pin="1"/><net_sink comp="181" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: i2 | {5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 }
	Port: conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1 | {4 5 12 13 22 23 24 25 }
	Port: conv1_float_255_255_float_1_9_9_float_float_255_255_ou | {4 5 12 13 22 23 24 25 }
 - Input state : 
	Port: export_output_buffer_c1 : output_ftmap | {1 }
	Port: export_output_buffer_c1 : conv1_biases | {2 3 }
	Port: export_output_buffer_c1 : out_r | {1 }
	Port: export_output_buffer_c1 : h | {1 }
	Port: export_output_buffer_c1 : conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1 | {4 5 6 7 12 13 14 15 }
	Port: export_output_buffer_c1 : conv1_float_255_255_float_1_9_9_float_float_255_255_ou | {4 5 6 7 12 13 14 15 }
  - Chain level:
	State 1
		zext_ln137_1 : 1
		store_ln133 : 1
	State 2
		icmp_ln133 : 1
		add_ln133 : 1
		br_ln133 : 2
		zext_ln133_1 : 1
		empty : 1
		bout_cast_cast : 2
		empty_317 : 2
		p_cast : 3
		empty_318 : 3
		p_cast10 : 4
		conv1_biases_addr : 5
		conv1_biases_load : 6
		mul_ln137 : 4
		zext_ln137 : 5
		add_ln137 : 6
		store_ln70 : 1
	State 3
		zext_ln140_1 : 1
		sub_ln140 : 2
		empty_319 : 1
		trunc_ln140 : 3
	State 4
		icmp_ln134 : 1
		br_ln134 : 2
		zext_ln140_2 : 1
		add_ln134_1 : 2
		zext_ln134 : 1
		call_ln134 : 3
		add_ln137_1 : 2
		shl_ln : 3
		zext_ln137_2 : 4
		shl_ln137_1 : 3
		zext_ln137_3 : 4
		sub_ln137 : 5
		sext_ln137 : 6
		add_ln137_2 : 7
		trunc_ln3 : 8
		add_ln137_3 : 2
		shl_ln137_2 : 3
		zext_ln137_4 : 4
		shl_ln137_3 : 3
		zext_ln137_5 : 4
		sub_ln137_1 : 5
		sext_ln137_1 : 6
		add_ln137_4 : 7
	State 5
		i2_addr : 1
		empty_320 : 2
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
		or_ln134 : 1
		zext_ln140_3 : 1
		add_ln134_2 : 2
		icmp_ln134_1 : 1
		br_ln134 : 2
		call_ln134 : 3
	State 13
		i2_addr_1 : 1
		empty_322 : 2
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
		icmp_ln70 : 1
		add_ln70 : 1
		br_ln70 : 2
		zext_ln75 : 1
		tmp_9 : 1
		zext_ln75_1 : 2
		sub_ln75 : 3
		trunc_ln75 : 4
	State 22
		icmp_ln71 : 1
		br_ln71 : 2
		zext_ln75_2 : 1
		add_ln71_1 : 2
		call_ln71 : 3
	State 23
		or_ln71 : 1
		zext_ln75_3 : 1
		add_ln71_2 : 2
		icmp_ln71_1 : 1
		br_ln71 : 2
	State 24
	State 25


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------------|---------|---------|---------|---------|
| Operation|                  Functional Unit                  |   DSP   |  Delay  |    FF   |   LUT   |
|----------|---------------------------------------------------|---------|---------|---------|---------|
|          |  grp_export_output_buffer_c1_Pipeline_RELU_fu_189 |    2    |  1.708  |   363   |   338   |
|          |   grp_export_output_buffer_c1_Pipeline_2_fu_199   |    0    |  0.854  |   166   |    57   |
|   call   | grp_export_output_buffer_c1_Pipeline_RELU1_fu_211 |    2    |  1.708  |   363   |   338   |
|          |   grp_export_output_buffer_c1_Pipeline_4_fu_221   |    0    |  0.854  |   166   |    57   |
|          |   grp_export_output_buffer_c1_Pipeline_BW_fu_233  |    0    |    0    |    8    |    30   |
|          |  grp_export_output_buffer_c1_Pipeline_BW2_fu_242  |    0    |    0    |    8    |    30   |
|----------|---------------------------------------------------|---------|---------|---------|---------|
|          |                 add_ln137_5_fu_259                |    0    |    0    |    0    |    15   |
|          |                  add_ln133_fu_283                 |    0    |    0    |    0    |    12   |
|          |                  empty_317_fu_301                 |    0    |    0    |    0    |    13   |
|          |                  empty_318_fu_310                 |    0    |    0    |    0    |    13   |
|          |                  add_ln137_fu_330                 |    0    |    0    |    0    |    71   |
|          |                 add_ln134_1_fu_378                |    0    |    0    |    0    |    14   |
|          |                 add_ln137_1_fu_388                |    0    |    0    |    0    |    15   |
|    add   |                 add_ln137_2_fu_427                |    0    |    0    |    0    |    71   |
|          |                 add_ln137_3_fu_442                |    0    |    0    |    0    |    15   |
|          |                 add_ln137_4_fu_481                |    0    |    0    |    0    |    71   |
|          |                 add_ln134_2_fu_513                |    0    |    0    |    0    |    14   |
|          |                  add_ln134_fu_534                 |    0    |    0    |    0    |    12   |
|          |                  add_ln70_fu_563                  |    0    |    0    |    0    |    12   |
|          |                 add_ln71_1_fu_605                 |    0    |    0    |    0    |    14   |
|          |                 add_ln71_2_fu_628                 |    0    |    0    |    0    |    14   |
|          |                  add_ln71_fu_639                  |    0    |    0    |    0    |    12   |
|----------|---------------------------------------------------|---------|---------|---------|---------|
|          |                  sub_ln140_fu_354                 |    0    |    0    |    0    |    15   |
|    sub   |                  sub_ln137_fu_417                 |    0    |    0    |    0    |    26   |
|          |                 sub_ln137_1_fu_471                |    0    |    0    |    0    |    26   |
|          |                  sub_ln75_fu_585                  |    0    |    0    |    0    |    15   |
|----------|---------------------------------------------------|---------|---------|---------|---------|
|          |                 icmp_ln133_fu_277                 |    0    |    0    |    0    |    12   |
|          |                 icmp_ln134_fu_368                 |    0    |    0    |    0    |    12   |
|   icmp   |                icmp_ln134_1_fu_519                |    0    |    0    |    0    |    12   |
|          |                  icmp_ln70_fu_557                 |    0    |    0    |    0    |    12   |
|          |                  icmp_ln71_fu_595                 |    0    |    0    |    0    |    12   |
|          |                 icmp_ln71_1_fu_633                |    0    |    0    |    0    |    12   |
|----------|---------------------------------------------------|---------|---------|---------|---------|
|    mul   |                  mul_ln137_fu_320                 |    1    |    0    |    0    |    6    |
|----------|---------------------------------------------------|---------|---------|---------|---------|
|          |                 h_read_read_fu_118                |    0    |    0    |    0    |    0    |
|   read   |                out_read_read_fu_124               |    0    |    0    |    0    |    0    |
|          |           output_ftmap_read_read_fu_130           |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|---------|
| writeresp|                grp_writeresp_fu_136               |    0    |    0    |    0    |    0    |
|          |                grp_writeresp_fu_144               |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|---------|
|          |                 zext_ln133_fu_251                 |    0    |    0    |    0    |    0    |
|          |                  out_cast_fu_255                  |    0    |    0    |    0    |    0    |
|          |                zext_ln137_1_fu_265                |    0    |    0    |    0    |    0    |
|          |                zext_ln133_1_fu_289                |    0    |    0    |    0    |    0    |
|          |               bout_cast_cast_fu_297               |    0    |    0    |    0    |    0    |
|          |                   p_cast_fu_306                   |    0    |    0    |    0    |    0    |
|          |                  p_cast10_fu_315                  |    0    |    0    |    0    |    0    |
|          |                 zext_ln137_fu_326                 |    0    |    0    |    0    |    0    |
|          |                 zext_ln140_fu_340                 |    0    |    0    |    0    |    0    |
|          |                zext_ln140_1_fu_350                |    0    |    0    |    0    |    0    |
|   zext   |                zext_ln140_2_fu_374                |    0    |    0    |    0    |    0    |
|          |                 zext_ln134_fu_384                 |    0    |    0    |    0    |    0    |
|          |                zext_ln137_2_fu_401                |    0    |    0    |    0    |    0    |
|          |                zext_ln137_3_fu_413                |    0    |    0    |    0    |    0    |
|          |                zext_ln137_4_fu_455                |    0    |    0    |    0    |    0    |
|          |                zext_ln137_5_fu_467                |    0    |    0    |    0    |    0    |
|          |                zext_ln140_3_fu_509                |    0    |    0    |    0    |    0    |
|          |                  zext_ln75_fu_569                 |    0    |    0    |    0    |    0    |
|          |                 zext_ln75_1_fu_581                |    0    |    0    |    0    |    0    |
|          |                 zext_ln75_2_fu_601                |    0    |    0    |    0    |    0    |
|          |                 zext_ln75_3_fu_624                |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|---------|
|          |                    empty_fu_293                   |    0    |    0    |    0    |    0    |
|          |                 trunc_ln140_fu_364                |    0    |    0    |    0    |    0    |
|          |                trunc_ln140_1_fu_486               |    0    |    0    |    0    |    0    |
|   trunc  |                 trunc_ln134_fu_499                |    0    |    0    |    0    |    0    |
|          |                 trunc_ln75_fu_591                 |    0    |    0    |    0    |    0    |
|          |                trunc_ln75_1_fu_611                |    0    |    0    |    0    |    0    |
|          |                 trunc_ln71_fu_614                 |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|---------|
|          |                    tmp_8_fu_343                   |    0    |    0    |    0    |    0    |
|          |                   shl_ln_fu_393                   |    0    |    0    |    0    |    0    |
|bitconcatenate|                 shl_ln137_1_fu_405                |    0    |    0    |    0    |    0    |
|          |                 shl_ln137_2_fu_447                |    0    |    0    |    0    |    0    |
|          |                 shl_ln137_3_fu_459                |    0    |    0    |    0    |    0    |
|          |                    tmp_9_fu_573                   |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|---------|
|          |                 sext_ln137_fu_423                 |    0    |    0    |    0    |    0    |
|   sext   |                sext_ln137_1_fu_477                |    0    |    0    |    0    |    0    |
|          |                 sext_ln147_fu_489                 |    0    |    0    |    0    |    0    |
|          |                sext_ln147_1_fu_544                |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|---------|
|partselect|                  trunc_ln3_fu_432                 |    0    |    0    |    0    |    0    |
|          |                trunc_ln147_1_fu_525               |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|---------|
|    or    |                  or_ln134_fu_503                  |    0    |    0    |    0    |    0    |
|          |                   or_ln71_fu_618                  |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                   |    5    |  5.124  |   1074  |   1398  |
|----------|---------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|    add_ln133_reg_687    |    4   |
|   add_ln134_1_reg_730   |    7   |
|   add_ln134_2_reg_757   |    7   |
|    add_ln134_reg_772    |    5   |
|   add_ln137_4_reg_742   |   64   |
|    add_ln137_reg_697    |   64   |
|     add_ln70_reg_785    |    4   |
|    add_ln71_1_reg_804   |    7   |
|    add_ln71_2_reg_814   |    7   |
|     add_ln71_reg_822    |    5   |
|        bh_reg_165       |    5   |
|       bout_reg_649      |    4   |
|conv1_biases_addr_reg_692|    6   |
|    empty_319_reg_715    |   32   |
|       h_1_reg_177       |    5   |
|    i2_addr_1_reg_777    |   32   |
|     i2_addr_reg_752     |   32   |
|    icmp_ln134_reg_726   |    1   |
|    icmp_ln71_reg_800    |    1   |
|        o_reg_703        |    4   |
|     out_cast_reg_671    |    7   |
|     out_read_reg_656    |    6   |
|output_ftmap_read_reg_661|   64   |
|    sub_ln140_reg_710    |    9   |
|     sub_ln75_reg_790    |    9   |
|  trunc_ln140_1_reg_747  |    7   |
|   trunc_ln140_reg_721   |    7   |
|  trunc_ln147_1_reg_766  |   62   |
|    trunc_ln3_reg_736    |   62   |
|   trunc_ln75_1_reg_809  |    7   |
|    trunc_ln75_reg_795   |    7   |
|    zext_ln133_reg_666   |    9   |
|   zext_ln137_1_reg_676  |    9   |
+-------------------------+--------+
|          Total          |   561  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------------------------------|------|------|------|--------||---------||---------|
|                        Comp                       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------------------------------------|------|------|------|--------||---------||---------|
|                grp_writeresp_fu_136               |  p0  |   2  |   1  |    2   |
|                grp_writeresp_fu_136               |  p1  |   2  |  32  |   64   ||    9    |
|                grp_writeresp_fu_144               |  p0  |   2  |   1  |    2   |
|                grp_writeresp_fu_144               |  p1  |   2  |  32  |   64   ||    9    |
|                 grp_access_fu_159                 |  p0  |   2  |   6  |   12   ||    9    |
|                     bh_reg_165                    |  p0  |   2  |   5  |   10   ||    9    |
|                    h_1_reg_177                    |  p0  |   2  |   5  |   10   ||    9    |
|  grp_export_output_buffer_c1_Pipeline_RELU_fu_189 |  p1  |   2  |   7  |   14   ||    9    |
| grp_export_output_buffer_c1_Pipeline_RELU1_fu_211 |  p1  |   2  |   7  |   14   ||    9    |
|   grp_export_output_buffer_c1_Pipeline_BW_fu_233  |  p1  |   2  |   7  |   14   ||    9    |
|---------------------------------------------------|------|------|------|--------||---------||---------|
|                       Total                       |      |      |      |   206  ||   4.27  ||    72   |
|---------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    5   |  1074  |  1398  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    4   |    -   |   72   |
|  Register |    -   |    -   |   561  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |    9   |  1635  |  1470  |
+-----------+--------+--------+--------+--------+
