;redcode
;assert 1
	SPL 0, @-435
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	CMP 12, @10
	CMP 12, @10
	ADD 270, 60
	ADD #270, <0
	SUB 0, 290
	SUB 0, 29
	SPL 0, @-435
	CMP @-127, 100
	SLT #72, @200
	SPL <0
	SLT -130, 9
	SPL <0
	SUB 0, 29
	SPL 0, @-435
	SUB 12, @10
	JMZ 604, 0
	SPL <0
	SPL 0, <-102
	CMP -207, <-120
	SLT 20, @12
	JMP 120, 9
	SPL <0
	SPL 0, @-435
	SLT #72, @200
	JMP 120, 9
	ADD -207, <-120
	SUB 0, 290
	JMP 120, 9
	MOV -7, <-20
	SLT <700, -0
	SUB 100, -431
	SUB @121, 106
	SLT <82, <400
	SPL 0, @-435
	SUB @121, 106
	ADD #270, <1
	SPL 0, <-102
	SLT #72, @200
	SUB #-70, 200
	SPL @200, 90
	MOV -1, <-20
	SPL 0, @-435
	SUB 12, @11
	SUB 0, 290
	JMP @72, #201
	MOV -1, <-20
	JMP @12, #200
	CMP 12, @10
	DJN -1, @-20
	SUB #-407, <-120
