// Seed: 2907595612
module module_0 (
    output id_0,
    output logic id_1,
    output id_2
);
  logic id_4;
  time  id_5;
  logic id_6;
  assign id_4 = id_3;
  type_13(
      (1), 1
  );
  wand id_7;
  always @(posedge 1) id_3 = id_7[1];
  type_0 id_8 (
      .id_0(),
      .id_1(1)
  );
  logic id_9 (
      1,
      id_0,
      id_5
  );
endmodule
