xst -intstyle ise -ifn "/build/repo/gates/uart-test/xilinx/uartloop-top/uartloop_top.xst" -ofn "/build/repo/gates/uart-test/xilinx/uartloop-top/uartloop_top.syr" 
xst -intstyle ise -ifn "/build/repo/gates/uart-test/xilinx/uartloop-top/uartloop_top.xst" -ofn "/build/repo/gates/uart-test/xilinx/uartloop-top/uartloop_top.syr" 
xst -intstyle ise -ifn "/build/repo/gates/uart-test/xilinx/uartloop-top/uartloop_top.xst" -ofn "/build/repo/gates/uart-test/xilinx/uartloop-top/uartloop_top.syr" 
xst -intstyle ise -ifn "/build/repo/gates/uart-test/xilinx/uartloop-top/uartloop_top.xst" -ofn "/build/repo/gates/uart-test/xilinx/uartloop-top/uartloop_top.syr" 
xst -intstyle ise -ifn "/build/repo/gates/uart-test/xilinx/uartloop-top/uartloop_top.xst" -ofn "/build/repo/gates/uart-test/xilinx/uartloop-top/uartloop_top.syr" 
xst -intstyle ise -ifn "/build/repo/gates/uart-test/xilinx/uartloop-top/uartloop_top.xst" -ofn "/build/repo/gates/uart-test/xilinx/uartloop-top/uartloop_top.syr" 
netgen -intstyle ise -insert_glbl true -w -dir netgen/synthesis -ofmt verilog -sim uartloop_top.ngc uartloop_top_synthesis.v 
xst -intstyle ise -ifn "/build/repo/gates/uart-test/xilinx/uartloop-top/uartloop_top.xst" -ofn "/build/repo/gates/uart-test/xilinx/uartloop-top/uartloop_top.syr" 
xst -intstyle ise -ifn "/build/repo/gates/uart-test/xilinx/uartloop-top/uartloop_top.xst" -ofn "/build/repo/gates/uart-test/xilinx/uartloop-top/uartloop_top.syr" 
netgen -intstyle ise -insert_glbl true -w -dir netgen/synthesis -ofmt verilog -sim uartloop_top.ngc uartloop_top_synthesis.v 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -i -p xc6slx16-ftg256-3 uartloop_top.ngc uartloop_top.ngd  
map -intstyle ise -p xc6slx16-ftg256-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o uartloop_top_map.ncd uartloop_top.ngd uartloop_top.pcf 
par -w -intstyle ise -ol high -mt off uartloop_top_map.ncd uartloop_top.ncd uartloop_top.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml uartloop_top.twx uartloop_top.ncd -o uartloop_top.twr uartloop_top.pcf 
bitgen -intstyle ise -f uartloop_top.ut uartloop_top.ncd 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc uartloop_top.ucf -p xc6slx16-ftg256-3 uartloop_top.ngc uartloop_top.ngd  
map -intstyle ise -p xc6slx16-ftg256-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o uartloop_top_map.ncd uartloop_top.ngd uartloop_top.pcf 
par -w -intstyle ise -ol high -mt off uartloop_top_map.ncd uartloop_top.ncd uartloop_top.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml uartloop_top.twx uartloop_top.ncd -o uartloop_top.twr uartloop_top.pcf -ucf uartloop_top.ucf 
bitgen -intstyle ise -f uartloop_top.ut uartloop_top.ncd 
