-- Copyright (C) 2018  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details.
--RC1_W_alu_result[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[2]
--register power-up is low

RC1_W_alu_result[2] = DFFEAS(RC1L314, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , RC1L344,  );


--RC1_W_alu_result[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[3]
--register power-up is low

RC1_W_alu_result[3] = DFFEAS(RC1L315, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , RC1L344,  );


--RC1_W_alu_result[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[4]
--register power-up is low

RC1_W_alu_result[4] = DFFEAS(RC1L316, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , RC1L344,  );


--RC1_W_alu_result[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[6]
--register power-up is low

RC1_W_alu_result[6] = DFFEAS(RC1L318, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , RC1L344,  );


--RC1_W_alu_result[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[5]
--register power-up is low

RC1_W_alu_result[5] = DFFEAS(RC1L317, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , RC1L344,  );


--RC1_W_alu_result[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[7]
--register power-up is low

RC1_W_alu_result[7] = DFFEAS(RC1L319, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , RC1L344,  );


--RC1_W_alu_result[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[13]
--register power-up is low

RC1_W_alu_result[13] = DFFEAS(RC1L325, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , RC1L344,  );


--RC1_W_alu_result[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[15]
--register power-up is low

RC1_W_alu_result[15] = DFFEAS(RC1L327, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , RC1L344,  );


--RC1_W_alu_result[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[16]
--register power-up is low

RC1_W_alu_result[16] = DFFEAS(RC1L328, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , RC1L344,  );


--RC1_W_alu_result[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[14]
--register power-up is low

RC1_W_alu_result[14] = DFFEAS(RC1L326, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , RC1L344,  );


--RC1_W_alu_result[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[10]
--register power-up is low

RC1_W_alu_result[10] = DFFEAS(RC1L322, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , RC1L344,  );


--RC1_W_alu_result[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[8]
--register power-up is low

RC1_W_alu_result[8] = DFFEAS(RC1L320, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , RC1L344,  );


--RC1_W_alu_result[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[9]
--register power-up is low

RC1_W_alu_result[9] = DFFEAS(RC1L321, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , RC1L344,  );


--RC1_W_alu_result[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[11]
--register power-up is low

RC1_W_alu_result[11] = DFFEAS(RC1L323, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , RC1L344,  );


--RC1_W_alu_result[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[12]
--register power-up is low

RC1_W_alu_result[12] = DFFEAS(RC1L324, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , RC1L344,  );


--V1_periodCount[31] is nios_system:u0|lab4:my_custom_ip_0|periodCount[31]
--register power-up is low

V1_periodCount[31] = DFFEAS(V1L2, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , V1L297,  );


--V1_periodCount[9] is nios_system:u0|lab4:my_custom_ip_0|periodCount[9]
--register power-up is low

V1_periodCount[9] = DFFEAS(V1L6, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , V1L297,  );


--V1_periodCount[8] is nios_system:u0|lab4:my_custom_ip_0|periodCount[8]
--register power-up is low

V1_periodCount[8] = DFFEAS(V1L10, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , V1L297,  );


--V1_periodCount[7] is nios_system:u0|lab4:my_custom_ip_0|periodCount[7]
--register power-up is low

V1_periodCount[7] = DFFEAS(V1L14, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , V1L297,  );


--V1_periodCount[6] is nios_system:u0|lab4:my_custom_ip_0|periodCount[6]
--register power-up is low

V1_periodCount[6] = DFFEAS(V1L18, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , V1L297,  );


--V1_periodCount[3] is nios_system:u0|lab4:my_custom_ip_0|periodCount[3]
--register power-up is low

V1_periodCount[3] = DFFEAS(V1L22, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , V1L297,  );


--V1_periodCount[2] is nios_system:u0|lab4:my_custom_ip_0|periodCount[2]
--register power-up is low

V1_periodCount[2] = DFFEAS(V1L26, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , V1L297,  );


--V1_periodCount[5] is nios_system:u0|lab4:my_custom_ip_0|periodCount[5]
--register power-up is low

V1_periodCount[5] = DFFEAS(V1L30, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , V1L297,  );


--V1_periodCount[4] is nios_system:u0|lab4:my_custom_ip_0|periodCount[4]
--register power-up is low

V1_periodCount[4] = DFFEAS(V1L34, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , V1L297,  );


--V1_periodCount[16] is nios_system:u0|lab4:my_custom_ip_0|periodCount[16]
--register power-up is low

V1_periodCount[16] = DFFEAS(V1L38, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , V1L297,  );


--V1_periodCount[15] is nios_system:u0|lab4:my_custom_ip_0|periodCount[15]
--register power-up is low

V1_periodCount[15] = DFFEAS(V1L42, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , V1L297,  );


--V1_periodCount[14] is nios_system:u0|lab4:my_custom_ip_0|periodCount[14]
--register power-up is low

V1_periodCount[14] = DFFEAS(V1L46, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , V1L297,  );


--V1_periodCount[13] is nios_system:u0|lab4:my_custom_ip_0|periodCount[13]
--register power-up is low

V1_periodCount[13] = DFFEAS(V1L50, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , V1L297,  );


--V1_periodCount[11] is nios_system:u0|lab4:my_custom_ip_0|periodCount[11]
--register power-up is low

V1_periodCount[11] = DFFEAS(V1L54, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , V1L297,  );


--V1_periodCount[12] is nios_system:u0|lab4:my_custom_ip_0|periodCount[12]
--register power-up is low

V1_periodCount[12] = DFFEAS(V1L58, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , V1L297,  );


--V1_periodCount[10] is nios_system:u0|lab4:my_custom_ip_0|periodCount[10]
--register power-up is low

V1_periodCount[10] = DFFEAS(V1L62, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , V1L297,  );


--V1_periodCount[20] is nios_system:u0|lab4:my_custom_ip_0|periodCount[20]
--register power-up is low

V1_periodCount[20] = DFFEAS(V1L66, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , V1L297,  );


--V1_periodCount[23] is nios_system:u0|lab4:my_custom_ip_0|periodCount[23]
--register power-up is low

V1_periodCount[23] = DFFEAS(V1L70, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , V1L297,  );


--V1_periodCount[22] is nios_system:u0|lab4:my_custom_ip_0|periodCount[22]
--register power-up is low

V1_periodCount[22] = DFFEAS(V1L74, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , V1L297,  );


--V1_periodCount[21] is nios_system:u0|lab4:my_custom_ip_0|periodCount[21]
--register power-up is low

V1_periodCount[21] = DFFEAS(V1L78, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , V1L297,  );


--V1_periodCount[19] is nios_system:u0|lab4:my_custom_ip_0|periodCount[19]
--register power-up is low

V1_periodCount[19] = DFFEAS(V1L82, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , V1L297,  );


--V1_periodCount[18] is nios_system:u0|lab4:my_custom_ip_0|periodCount[18]
--register power-up is low

V1_periodCount[18] = DFFEAS(V1L86, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , V1L297,  );


--V1_periodCount[17] is nios_system:u0|lab4:my_custom_ip_0|periodCount[17]
--register power-up is low

V1_periodCount[17] = DFFEAS(V1L90, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , V1L297,  );


--V1_periodCount[25] is nios_system:u0|lab4:my_custom_ip_0|periodCount[25]
--register power-up is low

V1_periodCount[25] = DFFEAS(V1L94, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , V1L297,  );


--V1_periodCount[27] is nios_system:u0|lab4:my_custom_ip_0|periodCount[27]
--register power-up is low

V1_periodCount[27] = DFFEAS(V1L98, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , V1L297,  );


--V1_periodCount[30] is nios_system:u0|lab4:my_custom_ip_0|periodCount[30]
--register power-up is low

V1_periodCount[30] = DFFEAS(V1L102, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , V1L297,  );


--V1_periodCount[29] is nios_system:u0|lab4:my_custom_ip_0|periodCount[29]
--register power-up is low

V1_periodCount[29] = DFFEAS(V1L106, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , V1L297,  );


--V1_periodCount[28] is nios_system:u0|lab4:my_custom_ip_0|periodCount[28]
--register power-up is low

V1_periodCount[28] = DFFEAS(V1L110, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , V1L297,  );


--V1_periodCount[26] is nios_system:u0|lab4:my_custom_ip_0|periodCount[26]
--register power-up is low

V1_periodCount[26] = DFFEAS(V1L114, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , V1L297,  );


--V1_periodCount[24] is nios_system:u0|lab4:my_custom_ip_0|periodCount[24]
--register power-up is low

V1_periodCount[24] = DFFEAS(V1L118, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , V1L297,  );


--CB1_td_shift[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[0]
--register power-up is low

CB1_td_shift[0] = AMPP_FUNCTION(A1L51, CB1L69, !A1L43, !A1L49, CB1L57);


--ND1_sr[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[1]
--register power-up is low

ND1_sr[1] = DFFEAS(ND1L57, A1L77,  ,  , ND1L24,  ,  , ND1L23,  );


--XC2_q_b[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[0]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC2_q_b[0]_PORT_A_data_in = RC1L808;
XC2_q_b[0]_PORT_A_data_in_reg = DFFE(XC2_q_b[0]_PORT_A_data_in, XC2_q_b[0]_clock_0, , , );
XC2_q_b[0]_PORT_A_address = BUS(RC1_R_dst_regnum[0], RC1_R_dst_regnum[1], RC1_R_dst_regnum[2], RC1_R_dst_regnum[3], RC1_R_dst_regnum[4]);
XC2_q_b[0]_PORT_A_address_reg = DFFE(XC2_q_b[0]_PORT_A_address, XC2_q_b[0]_clock_0, , , );
XC2_q_b[0]_PORT_B_address = BUS(RC1_D_iw[22], RC1_D_iw[23], RC1_D_iw[24], RC1_D_iw[25], RC1_D_iw[26]);
XC2_q_b[0]_PORT_B_address_reg = DFFE(XC2_q_b[0]_PORT_B_address, XC2_q_b[0]_clock_1, , , );
XC2_q_b[0]_PORT_A_write_enable = RC1_W_rf_wren;
XC2_q_b[0]_PORT_A_write_enable_reg = DFFE(XC2_q_b[0]_PORT_A_write_enable, XC2_q_b[0]_clock_0, , , );
XC2_q_b[0]_PORT_B_read_enable = VCC;
XC2_q_b[0]_PORT_B_read_enable_reg = DFFE(XC2_q_b[0]_PORT_B_read_enable, XC2_q_b[0]_clock_1, , , );
XC2_q_b[0]_clock_0 = CLOCK_50;
XC2_q_b[0]_clock_1 = CLOCK_50;
XC2_q_b[0]_clock_enable_0 = RC1_W_rf_wren;
XC2_q_b[0]_PORT_B_data_out = MEMORY(XC2_q_b[0]_PORT_A_data_in_reg, , XC2_q_b[0]_PORT_A_address_reg, XC2_q_b[0]_PORT_B_address_reg, XC2_q_b[0]_PORT_A_write_enable_reg, , , XC2_q_b[0]_PORT_B_read_enable_reg, , , XC2_q_b[0]_clock_0, XC2_q_b[0]_clock_1, XC2_q_b[0]_clock_enable_0, , , , , );
XC2_q_b[0] = XC2_q_b[0]_PORT_B_data_out[0];


--RC1_E_shift_rot_result[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[2]
--register power-up is low

RC1_E_shift_rot_result[2] = DFFEAS(RC1L436, CLOCK_50, !Z1_r_sync_rst,  ,  , RC1_E_src1[2],  ,  , RC1_E_new_inst);


--RC1L62 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~1
RC1L62_adder_eqn = ( !RC1_E_alu_sub $ (!RC1_E_src2[2]) ) + ( RC1_E_src1[2] ) + ( RC1L123 );
RC1L62 = SUM(RC1L62_adder_eqn);

--RC1L63 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~2
RC1L63_adder_eqn = ( !RC1_E_alu_sub $ (!RC1_E_src2[2]) ) + ( RC1_E_src1[2] ) + ( RC1L123 );
RC1L63 = CARRY(RC1L63_adder_eqn);


--RC1_E_shift_rot_result[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[3]
--register power-up is low

RC1_E_shift_rot_result[3] = DFFEAS(RC1L437, CLOCK_50, !Z1_r_sync_rst,  ,  , RC1_E_src1[3],  ,  , RC1_E_new_inst);


--RC1L66 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~5
RC1L66_adder_eqn = ( !RC1_E_alu_sub $ (!RC1_E_src2[3]) ) + ( RC1_E_src1[3] ) + ( RC1L63 );
RC1L66 = SUM(RC1L66_adder_eqn);

--RC1L67 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~6
RC1L67_adder_eqn = ( !RC1_E_alu_sub $ (!RC1_E_src2[3]) ) + ( RC1_E_src1[3] ) + ( RC1L63 );
RC1L67 = CARRY(RC1L67_adder_eqn);


--RC1_R_ctrl_st is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_st
--register power-up is low

RC1_R_ctrl_st = DFFEAS(RC1L254, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , !RC1_D_iw[2],  );


--RC1_E_shift_rot_result[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[4]
--register power-up is low

RC1_E_shift_rot_result[4] = DFFEAS(RC1L438, CLOCK_50, !Z1_r_sync_rst,  ,  , RC1_E_src1[4],  ,  , RC1_E_new_inst);


--RC1L70 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~9
RC1L70_adder_eqn = ( !RC1_E_alu_sub $ (!RC1_E_src2[4]) ) + ( RC1_E_src1[4] ) + ( RC1L67 );
RC1L70 = SUM(RC1L70_adder_eqn);

--RC1L71 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~10
RC1L71_adder_eqn = ( !RC1_E_alu_sub $ (!RC1_E_src2[4]) ) + ( RC1_E_src1[4] ) + ( RC1L67 );
RC1L71 = CARRY(RC1L71_adder_eqn);


--RC1_E_shift_rot_result[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[6]
--register power-up is low

RC1_E_shift_rot_result[6] = DFFEAS(RC1L440, CLOCK_50, !Z1_r_sync_rst,  ,  , RC1_E_src1[6],  ,  , RC1_E_new_inst);


--RC1_E_src2[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[6]
--register power-up is low

RC1_E_src2[6] = DFFEAS(RC1_D_iw[12], CLOCK_50, !Z1_r_sync_rst,  ,  , XC2_q_b[6],  , RC1L507, !RC1_R_src2_use_imm);


--RC1L74 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~13
RC1L74_adder_eqn = ( !RC1_E_alu_sub $ (!RC1_E_src2[6]) ) + ( RC1_E_src1[6] ) + ( RC1L79 );
RC1L74 = SUM(RC1L74_adder_eqn);

--RC1L75 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~14
RC1L75_adder_eqn = ( !RC1_E_alu_sub $ (!RC1_E_src2[6]) ) + ( RC1_E_src1[6] ) + ( RC1L79 );
RC1L75 = CARRY(RC1L75_adder_eqn);


--RC1_E_shift_rot_result[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[5]
--register power-up is low

RC1_E_shift_rot_result[5] = DFFEAS(RC1L439, CLOCK_50, !Z1_r_sync_rst,  ,  , RC1_E_src1[5],  ,  , RC1_E_new_inst);


--RC1_E_src2[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[5]
--register power-up is low

RC1_E_src2[5] = DFFEAS(RC1_D_iw[11], CLOCK_50, !Z1_r_sync_rst,  ,  , XC2_q_b[5],  , RC1L507, !RC1_R_src2_use_imm);


--RC1L78 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~17
RC1L78_adder_eqn = ( !RC1_E_alu_sub $ (!RC1_E_src2[5]) ) + ( RC1_E_src1[5] ) + ( RC1L71 );
RC1L78 = SUM(RC1L78_adder_eqn);

--RC1L79 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~18
RC1L79_adder_eqn = ( !RC1_E_alu_sub $ (!RC1_E_src2[5]) ) + ( RC1_E_src1[5] ) + ( RC1L71 );
RC1L79 = CARRY(RC1L79_adder_eqn);


--RC1_E_shift_rot_result[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[7]
--register power-up is low

RC1_E_shift_rot_result[7] = DFFEAS(RC1L441, CLOCK_50, !Z1_r_sync_rst,  ,  , RC1_E_src1[7],  ,  , RC1_E_new_inst);


--RC1_E_src2[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[7]
--register power-up is low

RC1_E_src2[7] = DFFEAS(RC1_D_iw[13], CLOCK_50, !Z1_r_sync_rst,  ,  , XC2_q_b[7],  , RC1L507, !RC1_R_src2_use_imm);


--RC1L82 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~21
RC1L82_adder_eqn = ( !RC1_E_alu_sub $ (!RC1_E_src2[7]) ) + ( RC1_E_src1[7] ) + ( RC1L75 );
RC1L82 = SUM(RC1L82_adder_eqn);

--RC1L83 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~22
RC1L83_adder_eqn = ( !RC1_E_alu_sub $ (!RC1_E_src2[7]) ) + ( RC1_E_src1[7] ) + ( RC1L75 );
RC1L83 = CARRY(RC1L83_adder_eqn);


--RC1_E_shift_rot_result[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[13]
--register power-up is low

RC1_E_shift_rot_result[13] = DFFEAS(RC1L447, CLOCK_50, !Z1_r_sync_rst,  ,  , RC1_E_src1[13],  ,  , RC1_E_new_inst);


--RC1_E_src2[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[13]
--register power-up is low

RC1_E_src2[13] = DFFEAS(RC1_D_iw[19], CLOCK_50, !Z1_r_sync_rst,  ,  , XC2_q_b[13],  , RC1L507, !RC1_R_src2_use_imm);


--RC1L86 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~25
RC1L86_adder_eqn = ( !RC1_E_alu_sub $ (!RC1_E_src2[13]) ) + ( RC1_E_src1[13] ) + ( RC1L119 );
RC1L86 = SUM(RC1L86_adder_eqn);

--RC1L87 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~26
RC1L87_adder_eqn = ( !RC1_E_alu_sub $ (!RC1_E_src2[13]) ) + ( RC1_E_src1[13] ) + ( RC1L119 );
RC1L87 = CARRY(RC1L87_adder_eqn);


--RC1_E_shift_rot_result[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[15]
--register power-up is low

RC1_E_shift_rot_result[15] = DFFEAS(RC1L449, CLOCK_50, !Z1_r_sync_rst,  ,  , RC1_E_src1[15],  ,  , RC1_E_new_inst);


--RC1_E_src2[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[15]
--register power-up is low

RC1_E_src2[15] = DFFEAS(RC1_D_iw[21], CLOCK_50, !Z1_r_sync_rst,  ,  , XC2_q_b[15],  , RC1L507, !RC1_R_src2_use_imm);


--RC1L90 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~29
RC1L90_adder_eqn = ( !RC1_E_alu_sub $ (!RC1_E_src2[15]) ) + ( RC1_E_src1[15] ) + ( RC1L99 );
RC1L90 = SUM(RC1L90_adder_eqn);

--RC1L91 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~30
RC1L91_adder_eqn = ( !RC1_E_alu_sub $ (!RC1_E_src2[15]) ) + ( RC1_E_src1[15] ) + ( RC1L99 );
RC1L91 = CARRY(RC1L91_adder_eqn);


--RC1_E_shift_rot_result[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[16]
--register power-up is low

RC1_E_shift_rot_result[16] = DFFEAS(RC1L450, CLOCK_50, !Z1_r_sync_rst,  ,  , RC1_E_src1[16],  ,  , RC1_E_new_inst);


--RC1_E_src2[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[16]
--register power-up is low

RC1_E_src2[16] = DFFEAS(RC1L720, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , RC1L736,  );


--RC1L94 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~33
RC1L94_adder_eqn = ( !RC1_E_alu_sub $ (!RC1_E_src2[16]) ) + ( RC1_E_src1[16] ) + ( RC1L91 );
RC1L94 = SUM(RC1L94_adder_eqn);

--RC1L95 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~34
RC1L95_adder_eqn = ( !RC1_E_alu_sub $ (!RC1_E_src2[16]) ) + ( RC1_E_src1[16] ) + ( RC1L91 );
RC1L95 = CARRY(RC1L95_adder_eqn);


--RC1_E_shift_rot_result[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[14]
--register power-up is low

RC1_E_shift_rot_result[14] = DFFEAS(RC1L448, CLOCK_50, !Z1_r_sync_rst,  ,  , RC1_E_src1[14],  ,  , RC1_E_new_inst);


--RC1_E_src2[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[14]
--register power-up is low

RC1_E_src2[14] = DFFEAS(RC1_D_iw[20], CLOCK_50, !Z1_r_sync_rst,  ,  , XC2_q_b[14],  , RC1L507, !RC1_R_src2_use_imm);


--RC1L98 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~37
RC1L98_adder_eqn = ( !RC1_E_alu_sub $ (!RC1_E_src2[14]) ) + ( RC1_E_src1[14] ) + ( RC1L87 );
RC1L98 = SUM(RC1L98_adder_eqn);

--RC1L99 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~38
RC1L99_adder_eqn = ( !RC1_E_alu_sub $ (!RC1_E_src2[14]) ) + ( RC1_E_src1[14] ) + ( RC1L87 );
RC1L99 = CARRY(RC1L99_adder_eqn);


--RC1_E_shift_rot_result[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[10]
--register power-up is low

RC1_E_shift_rot_result[10] = DFFEAS(RC1L444, CLOCK_50, !Z1_r_sync_rst,  ,  , RC1_E_src1[10],  ,  , RC1_E_new_inst);


--RC1_E_src2[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[10]
--register power-up is low

RC1_E_src2[10] = DFFEAS(RC1_D_iw[16], CLOCK_50, !Z1_r_sync_rst,  ,  , XC2_q_b[10],  , RC1L507, !RC1_R_src2_use_imm);


--RC1L102 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~41
RC1L102_adder_eqn = ( !RC1_E_alu_sub $ (!RC1_E_src2[10]) ) + ( RC1_E_src1[10] ) + ( RC1L111 );
RC1L102 = SUM(RC1L102_adder_eqn);

--RC1L103 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~42
RC1L103_adder_eqn = ( !RC1_E_alu_sub $ (!RC1_E_src2[10]) ) + ( RC1_E_src1[10] ) + ( RC1L111 );
RC1L103 = CARRY(RC1L103_adder_eqn);


--RC1_E_shift_rot_result[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[8]
--register power-up is low

RC1_E_shift_rot_result[8] = DFFEAS(RC1L442, CLOCK_50, !Z1_r_sync_rst,  ,  , RC1_E_src1[8],  ,  , RC1_E_new_inst);


--RC1_E_src2[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[8]
--register power-up is low

RC1_E_src2[8] = DFFEAS(RC1_D_iw[14], CLOCK_50, !Z1_r_sync_rst,  ,  , XC2_q_b[8],  , RC1L507, !RC1_R_src2_use_imm);


--RC1L106 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~45
RC1L106_adder_eqn = ( !RC1_E_alu_sub $ (!RC1_E_src2[8]) ) + ( RC1_E_src1[8] ) + ( RC1L83 );
RC1L106 = SUM(RC1L106_adder_eqn);

--RC1L107 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~46
RC1L107_adder_eqn = ( !RC1_E_alu_sub $ (!RC1_E_src2[8]) ) + ( RC1_E_src1[8] ) + ( RC1L83 );
RC1L107 = CARRY(RC1L107_adder_eqn);


--RC1_E_shift_rot_result[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[9]
--register power-up is low

RC1_E_shift_rot_result[9] = DFFEAS(RC1L443, CLOCK_50, !Z1_r_sync_rst,  ,  , RC1_E_src1[9],  ,  , RC1_E_new_inst);


--RC1_E_src2[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[9]
--register power-up is low

RC1_E_src2[9] = DFFEAS(RC1_D_iw[15], CLOCK_50, !Z1_r_sync_rst,  ,  , XC2_q_b[9],  , RC1L507, !RC1_R_src2_use_imm);


--RC1L110 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~49
RC1L110_adder_eqn = ( !RC1_E_alu_sub $ (!RC1_E_src2[9]) ) + ( RC1_E_src1[9] ) + ( RC1L107 );
RC1L110 = SUM(RC1L110_adder_eqn);

--RC1L111 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~50
RC1L111_adder_eqn = ( !RC1_E_alu_sub $ (!RC1_E_src2[9]) ) + ( RC1_E_src1[9] ) + ( RC1L107 );
RC1L111 = CARRY(RC1L111_adder_eqn);


--RC1_E_shift_rot_result[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[11]
--register power-up is low

RC1_E_shift_rot_result[11] = DFFEAS(RC1L445, CLOCK_50, !Z1_r_sync_rst,  ,  , RC1_E_src1[11],  ,  , RC1_E_new_inst);


--RC1_E_src2[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[11]
--register power-up is low

RC1_E_src2[11] = DFFEAS(RC1_D_iw[17], CLOCK_50, !Z1_r_sync_rst,  ,  , XC2_q_b[11],  , RC1L507, !RC1_R_src2_use_imm);


--RC1L114 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~53
RC1L114_adder_eqn = ( !RC1_E_alu_sub $ (!RC1_E_src2[11]) ) + ( RC1_E_src1[11] ) + ( RC1L103 );
RC1L114 = SUM(RC1L114_adder_eqn);

--RC1L115 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~54
RC1L115_adder_eqn = ( !RC1_E_alu_sub $ (!RC1_E_src2[11]) ) + ( RC1_E_src1[11] ) + ( RC1L103 );
RC1L115 = CARRY(RC1L115_adder_eqn);


--RC1_E_shift_rot_result[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[12]
--register power-up is low

RC1_E_shift_rot_result[12] = DFFEAS(RC1L446, CLOCK_50, !Z1_r_sync_rst,  ,  , RC1_E_src1[12],  ,  , RC1_E_new_inst);


--RC1_E_src2[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[12]
--register power-up is low

RC1_E_src2[12] = DFFEAS(RC1_D_iw[18], CLOCK_50, !Z1_r_sync_rst,  ,  , XC2_q_b[12],  , RC1L507, !RC1_R_src2_use_imm);


--RC1L118 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~57
RC1L118_adder_eqn = ( !RC1_E_alu_sub $ (!RC1_E_src2[12]) ) + ( RC1_E_src1[12] ) + ( RC1L115 );
RC1L118 = SUM(RC1L118_adder_eqn);

--RC1L119 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~58
RC1L119_adder_eqn = ( !RC1_E_alu_sub $ (!RC1_E_src2[12]) ) + ( RC1_E_src1[12] ) + ( RC1L115 );
RC1L119 = CARRY(RC1L119_adder_eqn);


--XC2_q_b[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[1]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC2_q_b[1]_PORT_A_data_in = RC1L812;
XC2_q_b[1]_PORT_A_data_in_reg = DFFE(XC2_q_b[1]_PORT_A_data_in, XC2_q_b[1]_clock_0, , , );
XC2_q_b[1]_PORT_A_address = BUS(RC1_R_dst_regnum[0], RC1_R_dst_regnum[1], RC1_R_dst_regnum[2], RC1_R_dst_regnum[3], RC1_R_dst_regnum[4]);
XC2_q_b[1]_PORT_A_address_reg = DFFE(XC2_q_b[1]_PORT_A_address, XC2_q_b[1]_clock_0, , , );
XC2_q_b[1]_PORT_B_address = BUS(RC1_D_iw[22], RC1_D_iw[23], RC1_D_iw[24], RC1_D_iw[25], RC1_D_iw[26]);
XC2_q_b[1]_PORT_B_address_reg = DFFE(XC2_q_b[1]_PORT_B_address, XC2_q_b[1]_clock_1, , , );
XC2_q_b[1]_PORT_A_write_enable = RC1_W_rf_wren;
XC2_q_b[1]_PORT_A_write_enable_reg = DFFE(XC2_q_b[1]_PORT_A_write_enable, XC2_q_b[1]_clock_0, , , );
XC2_q_b[1]_PORT_B_read_enable = VCC;
XC2_q_b[1]_PORT_B_read_enable_reg = DFFE(XC2_q_b[1]_PORT_B_read_enable, XC2_q_b[1]_clock_1, , , );
XC2_q_b[1]_clock_0 = CLOCK_50;
XC2_q_b[1]_clock_1 = CLOCK_50;
XC2_q_b[1]_clock_enable_0 = RC1_W_rf_wren;
XC2_q_b[1]_PORT_B_data_out = MEMORY(XC2_q_b[1]_PORT_A_data_in_reg, , XC2_q_b[1]_PORT_A_address_reg, XC2_q_b[1]_PORT_B_address_reg, XC2_q_b[1]_PORT_A_write_enable_reg, , , XC2_q_b[1]_PORT_B_read_enable_reg, , , XC2_q_b[1]_clock_0, XC2_q_b[1]_clock_1, XC2_q_b[1]_clock_enable_0, , , , , );
XC2_q_b[1] = XC2_q_b[1]_PORT_B_data_out[0];


--XC2_q_b[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[2]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC2_q_b[2]_PORT_A_data_in = RC1L813;
XC2_q_b[2]_PORT_A_data_in_reg = DFFE(XC2_q_b[2]_PORT_A_data_in, XC2_q_b[2]_clock_0, , , );
XC2_q_b[2]_PORT_A_address = BUS(RC1_R_dst_regnum[0], RC1_R_dst_regnum[1], RC1_R_dst_regnum[2], RC1_R_dst_regnum[3], RC1_R_dst_regnum[4]);
XC2_q_b[2]_PORT_A_address_reg = DFFE(XC2_q_b[2]_PORT_A_address, XC2_q_b[2]_clock_0, , , );
XC2_q_b[2]_PORT_B_address = BUS(RC1_D_iw[22], RC1_D_iw[23], RC1_D_iw[24], RC1_D_iw[25], RC1_D_iw[26]);
XC2_q_b[2]_PORT_B_address_reg = DFFE(XC2_q_b[2]_PORT_B_address, XC2_q_b[2]_clock_1, , , );
XC2_q_b[2]_PORT_A_write_enable = RC1_W_rf_wren;
XC2_q_b[2]_PORT_A_write_enable_reg = DFFE(XC2_q_b[2]_PORT_A_write_enable, XC2_q_b[2]_clock_0, , , );
XC2_q_b[2]_PORT_B_read_enable = VCC;
XC2_q_b[2]_PORT_B_read_enable_reg = DFFE(XC2_q_b[2]_PORT_B_read_enable, XC2_q_b[2]_clock_1, , , );
XC2_q_b[2]_clock_0 = CLOCK_50;
XC2_q_b[2]_clock_1 = CLOCK_50;
XC2_q_b[2]_clock_enable_0 = RC1_W_rf_wren;
XC2_q_b[2]_PORT_B_data_out = MEMORY(XC2_q_b[2]_PORT_A_data_in_reg, , XC2_q_b[2]_PORT_A_address_reg, XC2_q_b[2]_PORT_B_address_reg, XC2_q_b[2]_PORT_A_write_enable_reg, , , XC2_q_b[2]_PORT_B_read_enable_reg, , , XC2_q_b[2]_clock_0, XC2_q_b[2]_clock_1, XC2_q_b[2]_clock_enable_0, , , , , );
XC2_q_b[2] = XC2_q_b[2]_PORT_B_data_out[0];


--XC2_q_b[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[3]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC2_q_b[3]_PORT_A_data_in = RC1L814;
XC2_q_b[3]_PORT_A_data_in_reg = DFFE(XC2_q_b[3]_PORT_A_data_in, XC2_q_b[3]_clock_0, , , );
XC2_q_b[3]_PORT_A_address = BUS(RC1_R_dst_regnum[0], RC1_R_dst_regnum[1], RC1_R_dst_regnum[2], RC1_R_dst_regnum[3], RC1_R_dst_regnum[4]);
XC2_q_b[3]_PORT_A_address_reg = DFFE(XC2_q_b[3]_PORT_A_address, XC2_q_b[3]_clock_0, , , );
XC2_q_b[3]_PORT_B_address = BUS(RC1_D_iw[22], RC1_D_iw[23], RC1_D_iw[24], RC1_D_iw[25], RC1_D_iw[26]);
XC2_q_b[3]_PORT_B_address_reg = DFFE(XC2_q_b[3]_PORT_B_address, XC2_q_b[3]_clock_1, , , );
XC2_q_b[3]_PORT_A_write_enable = RC1_W_rf_wren;
XC2_q_b[3]_PORT_A_write_enable_reg = DFFE(XC2_q_b[3]_PORT_A_write_enable, XC2_q_b[3]_clock_0, , , );
XC2_q_b[3]_PORT_B_read_enable = VCC;
XC2_q_b[3]_PORT_B_read_enable_reg = DFFE(XC2_q_b[3]_PORT_B_read_enable, XC2_q_b[3]_clock_1, , , );
XC2_q_b[3]_clock_0 = CLOCK_50;
XC2_q_b[3]_clock_1 = CLOCK_50;
XC2_q_b[3]_clock_enable_0 = RC1_W_rf_wren;
XC2_q_b[3]_PORT_B_data_out = MEMORY(XC2_q_b[3]_PORT_A_data_in_reg, , XC2_q_b[3]_PORT_A_address_reg, XC2_q_b[3]_PORT_B_address_reg, XC2_q_b[3]_PORT_A_write_enable_reg, , , XC2_q_b[3]_PORT_B_read_enable_reg, , , XC2_q_b[3]_clock_0, XC2_q_b[3]_clock_1, XC2_q_b[3]_clock_enable_0, , , , , );
XC2_q_b[3] = XC2_q_b[3]_PORT_B_data_out[0];


--XC2_q_b[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[4]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC2_q_b[4]_PORT_A_data_in = RC1L815;
XC2_q_b[4]_PORT_A_data_in_reg = DFFE(XC2_q_b[4]_PORT_A_data_in, XC2_q_b[4]_clock_0, , , );
XC2_q_b[4]_PORT_A_address = BUS(RC1_R_dst_regnum[0], RC1_R_dst_regnum[1], RC1_R_dst_regnum[2], RC1_R_dst_regnum[3], RC1_R_dst_regnum[4]);
XC2_q_b[4]_PORT_A_address_reg = DFFE(XC2_q_b[4]_PORT_A_address, XC2_q_b[4]_clock_0, , , );
XC2_q_b[4]_PORT_B_address = BUS(RC1_D_iw[22], RC1_D_iw[23], RC1_D_iw[24], RC1_D_iw[25], RC1_D_iw[26]);
XC2_q_b[4]_PORT_B_address_reg = DFFE(XC2_q_b[4]_PORT_B_address, XC2_q_b[4]_clock_1, , , );
XC2_q_b[4]_PORT_A_write_enable = RC1_W_rf_wren;
XC2_q_b[4]_PORT_A_write_enable_reg = DFFE(XC2_q_b[4]_PORT_A_write_enable, XC2_q_b[4]_clock_0, , , );
XC2_q_b[4]_PORT_B_read_enable = VCC;
XC2_q_b[4]_PORT_B_read_enable_reg = DFFE(XC2_q_b[4]_PORT_B_read_enable, XC2_q_b[4]_clock_1, , , );
XC2_q_b[4]_clock_0 = CLOCK_50;
XC2_q_b[4]_clock_1 = CLOCK_50;
XC2_q_b[4]_clock_enable_0 = RC1_W_rf_wren;
XC2_q_b[4]_PORT_B_data_out = MEMORY(XC2_q_b[4]_PORT_A_data_in_reg, , XC2_q_b[4]_PORT_A_address_reg, XC2_q_b[4]_PORT_B_address_reg, XC2_q_b[4]_PORT_A_write_enable_reg, , , XC2_q_b[4]_PORT_B_read_enable_reg, , , XC2_q_b[4]_clock_0, XC2_q_b[4]_clock_1, XC2_q_b[4]_clock_enable_0, , , , , );
XC2_q_b[4] = XC2_q_b[4]_PORT_B_data_out[0];


--XC2_q_b[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[5]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC2_q_b[5]_PORT_A_data_in = RC1L816;
XC2_q_b[5]_PORT_A_data_in_reg = DFFE(XC2_q_b[5]_PORT_A_data_in, XC2_q_b[5]_clock_0, , , );
XC2_q_b[5]_PORT_A_address = BUS(RC1_R_dst_regnum[0], RC1_R_dst_regnum[1], RC1_R_dst_regnum[2], RC1_R_dst_regnum[3], RC1_R_dst_regnum[4]);
XC2_q_b[5]_PORT_A_address_reg = DFFE(XC2_q_b[5]_PORT_A_address, XC2_q_b[5]_clock_0, , , );
XC2_q_b[5]_PORT_B_address = BUS(RC1_D_iw[22], RC1_D_iw[23], RC1_D_iw[24], RC1_D_iw[25], RC1_D_iw[26]);
XC2_q_b[5]_PORT_B_address_reg = DFFE(XC2_q_b[5]_PORT_B_address, XC2_q_b[5]_clock_1, , , );
XC2_q_b[5]_PORT_A_write_enable = RC1_W_rf_wren;
XC2_q_b[5]_PORT_A_write_enable_reg = DFFE(XC2_q_b[5]_PORT_A_write_enable, XC2_q_b[5]_clock_0, , , );
XC2_q_b[5]_PORT_B_read_enable = VCC;
XC2_q_b[5]_PORT_B_read_enable_reg = DFFE(XC2_q_b[5]_PORT_B_read_enable, XC2_q_b[5]_clock_1, , , );
XC2_q_b[5]_clock_0 = CLOCK_50;
XC2_q_b[5]_clock_1 = CLOCK_50;
XC2_q_b[5]_clock_enable_0 = RC1_W_rf_wren;
XC2_q_b[5]_PORT_B_data_out = MEMORY(XC2_q_b[5]_PORT_A_data_in_reg, , XC2_q_b[5]_PORT_A_address_reg, XC2_q_b[5]_PORT_B_address_reg, XC2_q_b[5]_PORT_A_write_enable_reg, , , XC2_q_b[5]_PORT_B_read_enable_reg, , , XC2_q_b[5]_clock_0, XC2_q_b[5]_clock_1, XC2_q_b[5]_clock_enable_0, , , , , );
XC2_q_b[5] = XC2_q_b[5]_PORT_B_data_out[0];


--XC2_q_b[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[6]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC2_q_b[6]_PORT_A_data_in = RC1L817;
XC2_q_b[6]_PORT_A_data_in_reg = DFFE(XC2_q_b[6]_PORT_A_data_in, XC2_q_b[6]_clock_0, , , );
XC2_q_b[6]_PORT_A_address = BUS(RC1_R_dst_regnum[0], RC1_R_dst_regnum[1], RC1_R_dst_regnum[2], RC1_R_dst_regnum[3], RC1_R_dst_regnum[4]);
XC2_q_b[6]_PORT_A_address_reg = DFFE(XC2_q_b[6]_PORT_A_address, XC2_q_b[6]_clock_0, , , );
XC2_q_b[6]_PORT_B_address = BUS(RC1_D_iw[22], RC1_D_iw[23], RC1_D_iw[24], RC1_D_iw[25], RC1_D_iw[26]);
XC2_q_b[6]_PORT_B_address_reg = DFFE(XC2_q_b[6]_PORT_B_address, XC2_q_b[6]_clock_1, , , );
XC2_q_b[6]_PORT_A_write_enable = RC1_W_rf_wren;
XC2_q_b[6]_PORT_A_write_enable_reg = DFFE(XC2_q_b[6]_PORT_A_write_enable, XC2_q_b[6]_clock_0, , , );
XC2_q_b[6]_PORT_B_read_enable = VCC;
XC2_q_b[6]_PORT_B_read_enable_reg = DFFE(XC2_q_b[6]_PORT_B_read_enable, XC2_q_b[6]_clock_1, , , );
XC2_q_b[6]_clock_0 = CLOCK_50;
XC2_q_b[6]_clock_1 = CLOCK_50;
XC2_q_b[6]_clock_enable_0 = RC1_W_rf_wren;
XC2_q_b[6]_PORT_B_data_out = MEMORY(XC2_q_b[6]_PORT_A_data_in_reg, , XC2_q_b[6]_PORT_A_address_reg, XC2_q_b[6]_PORT_B_address_reg, XC2_q_b[6]_PORT_A_write_enable_reg, , , XC2_q_b[6]_PORT_B_read_enable_reg, , , XC2_q_b[6]_clock_0, XC2_q_b[6]_clock_1, XC2_q_b[6]_clock_enable_0, , , , , );
XC2_q_b[6] = XC2_q_b[6]_PORT_B_data_out[0];


--V1L130 is nios_system:u0|lab4:my_custom_ip_0|Add1~1
V1L130_adder_eqn = ( V1_current_state.SWEEP_RIGHT ) + ( V1_current_angle[31] ) + ( V1L231 );
V1L130 = SUM(V1L130_adder_eqn);


--V1_periodCount[1] is nios_system:u0|lab4:my_custom_ip_0|periodCount[1]
--register power-up is low

V1_periodCount[1] = DFFEAS(V1L122, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , V1L297,  );


--V1_periodCount[0] is nios_system:u0|lab4:my_custom_ip_0|periodCount[0]
--register power-up is low

V1_periodCount[0] = DFFEAS(V1L126, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , V1L297,  );


--V1L2 is nios_system:u0|lab4:my_custom_ip_0|Add0~1
V1L2_adder_eqn = ( V1_periodCount[31] ) + ( GND ) + ( V1L103 );
V1L2 = SUM(V1L2_adder_eqn);


--V1L134 is nios_system:u0|lab4:my_custom_ip_0|Add1~5
V1L134_adder_eqn = ( V1_current_state.SWEEP_RIGHT ) + ( !V1_current_angle[9] ) + ( V1L139 );
V1L134 = SUM(V1L134_adder_eqn);

--V1L135 is nios_system:u0|lab4:my_custom_ip_0|Add1~6
V1L135_adder_eqn = ( V1_current_state.SWEEP_RIGHT ) + ( !V1_current_angle[9] ) + ( V1L139 );
V1L135 = CARRY(V1L135_adder_eqn);


--V1L6 is nios_system:u0|lab4:my_custom_ip_0|Add0~5
V1L6_adder_eqn = ( V1_periodCount[9] ) + ( GND ) + ( V1L11 );
V1L6 = SUM(V1L6_adder_eqn);

--V1L7 is nios_system:u0|lab4:my_custom_ip_0|Add0~6
V1L7_adder_eqn = ( V1_periodCount[9] ) + ( GND ) + ( V1L11 );
V1L7 = CARRY(V1L7_adder_eqn);


--V1L138 is nios_system:u0|lab4:my_custom_ip_0|Add1~9
V1L138_adder_eqn = ( !V1_current_state.SWEEP_RIGHT ) + ( !V1_current_angle[8] ) + ( V1L143 );
V1L138 = SUM(V1L138_adder_eqn);

--V1L139 is nios_system:u0|lab4:my_custom_ip_0|Add1~10
V1L139_adder_eqn = ( !V1_current_state.SWEEP_RIGHT ) + ( !V1_current_angle[8] ) + ( V1L143 );
V1L139 = CARRY(V1L139_adder_eqn);


--V1L10 is nios_system:u0|lab4:my_custom_ip_0|Add0~9
V1L10_adder_eqn = ( V1_periodCount[8] ) + ( GND ) + ( V1L15 );
V1L10 = SUM(V1L10_adder_eqn);

--V1L11 is nios_system:u0|lab4:my_custom_ip_0|Add0~10
V1L11_adder_eqn = ( V1_periodCount[8] ) + ( GND ) + ( V1L15 );
V1L11 = CARRY(V1L11_adder_eqn);


--V1L142 is nios_system:u0|lab4:my_custom_ip_0|Add1~13
V1L142_adder_eqn = ( !V1_current_state.SWEEP_RIGHT ) + ( V1_current_angle[7] ) + ( V1L147 );
V1L142 = SUM(V1L142_adder_eqn);

--V1L143 is nios_system:u0|lab4:my_custom_ip_0|Add1~14
V1L143_adder_eqn = ( !V1_current_state.SWEEP_RIGHT ) + ( V1_current_angle[7] ) + ( V1L147 );
V1L143 = CARRY(V1L143_adder_eqn);


--V1L14 is nios_system:u0|lab4:my_custom_ip_0|Add0~13
V1L14_adder_eqn = ( V1_periodCount[7] ) + ( GND ) + ( V1L19 );
V1L14 = SUM(V1L14_adder_eqn);

--V1L15 is nios_system:u0|lab4:my_custom_ip_0|Add0~14
V1L15_adder_eqn = ( V1_periodCount[7] ) + ( GND ) + ( V1L19 );
V1L15 = CARRY(V1L15_adder_eqn);


--V1L146 is nios_system:u0|lab4:my_custom_ip_0|Add1~17
V1L146_adder_eqn = ( !V1_current_state.SWEEP_RIGHT ) + ( !V1_current_angle[6] ) + ( V1L159 );
V1L146 = SUM(V1L146_adder_eqn);

--V1L147 is nios_system:u0|lab4:my_custom_ip_0|Add1~18
V1L147_adder_eqn = ( !V1_current_state.SWEEP_RIGHT ) + ( !V1_current_angle[6] ) + ( V1L159 );
V1L147 = CARRY(V1L147_adder_eqn);


--V1L18 is nios_system:u0|lab4:my_custom_ip_0|Add0~17
V1L18_adder_eqn = ( V1_periodCount[6] ) + ( GND ) + ( V1L31 );
V1L18 = SUM(V1L18_adder_eqn);

--V1L19 is nios_system:u0|lab4:my_custom_ip_0|Add0~18
V1L19_adder_eqn = ( V1_periodCount[6] ) + ( GND ) + ( V1L31 );
V1L19 = CARRY(V1L19_adder_eqn);


--V1L150 is nios_system:u0|lab4:my_custom_ip_0|Add1~21
V1L150_adder_eqn = ( V1_current_state.SWEEP_RIGHT ) + ( V1_current_angle[3] ) + ( V1L155 );
V1L150 = SUM(V1L150_adder_eqn);

--V1L151 is nios_system:u0|lab4:my_custom_ip_0|Add1~22
V1L151_adder_eqn = ( V1_current_state.SWEEP_RIGHT ) + ( V1_current_angle[3] ) + ( V1L155 );
V1L151 = CARRY(V1L151_adder_eqn);


--V1L22 is nios_system:u0|lab4:my_custom_ip_0|Add0~21
V1L22_adder_eqn = ( V1_periodCount[3] ) + ( GND ) + ( V1L27 );
V1L22 = SUM(V1L22_adder_eqn);

--V1L23 is nios_system:u0|lab4:my_custom_ip_0|Add0~22
V1L23_adder_eqn = ( V1_periodCount[3] ) + ( GND ) + ( V1L27 );
V1L23 = CARRY(V1L23_adder_eqn);


--V1L154 is nios_system:u0|lab4:my_custom_ip_0|Add1~25
V1L154_adder_eqn = ( V1_current_angle[2] ) + ( VCC ) + ( !VCC );
V1L154 = SUM(V1L154_adder_eqn);

--V1L155 is nios_system:u0|lab4:my_custom_ip_0|Add1~26
V1L155_adder_eqn = ( V1_current_angle[2] ) + ( VCC ) + ( !VCC );
V1L155 = CARRY(V1L155_adder_eqn);


--V1L26 is nios_system:u0|lab4:my_custom_ip_0|Add0~25
V1L26_adder_eqn = ( V1_periodCount[2] ) + ( GND ) + ( V1L123 );
V1L26 = SUM(V1L26_adder_eqn);

--V1L27 is nios_system:u0|lab4:my_custom_ip_0|Add0~26
V1L27_adder_eqn = ( V1_periodCount[2] ) + ( GND ) + ( V1L123 );
V1L27 = CARRY(V1L27_adder_eqn);


--V1L158 is nios_system:u0|lab4:my_custom_ip_0|Add1~29
V1L158_adder_eqn = ( !V1_current_state.SWEEP_RIGHT ) + ( V1_current_angle[5] ) + ( V1L163 );
V1L158 = SUM(V1L158_adder_eqn);

--V1L159 is nios_system:u0|lab4:my_custom_ip_0|Add1~30
V1L159_adder_eqn = ( !V1_current_state.SWEEP_RIGHT ) + ( V1_current_angle[5] ) + ( V1L163 );
V1L159 = CARRY(V1L159_adder_eqn);


--V1L30 is nios_system:u0|lab4:my_custom_ip_0|Add0~29
V1L30_adder_eqn = ( V1_periodCount[5] ) + ( GND ) + ( V1L35 );
V1L30 = SUM(V1L30_adder_eqn);

--V1L31 is nios_system:u0|lab4:my_custom_ip_0|Add0~30
V1L31_adder_eqn = ( V1_periodCount[5] ) + ( GND ) + ( V1L35 );
V1L31 = CARRY(V1L31_adder_eqn);


--V1L162 is nios_system:u0|lab4:my_custom_ip_0|Add1~33
V1L162_adder_eqn = ( !V1_current_state.SWEEP_RIGHT ) + ( !V1_current_angle[4] ) + ( V1L151 );
V1L162 = SUM(V1L162_adder_eqn);

--V1L163 is nios_system:u0|lab4:my_custom_ip_0|Add1~34
V1L163_adder_eqn = ( !V1_current_state.SWEEP_RIGHT ) + ( !V1_current_angle[4] ) + ( V1L151 );
V1L163 = CARRY(V1L163_adder_eqn);


--V1L34 is nios_system:u0|lab4:my_custom_ip_0|Add0~33
V1L34_adder_eqn = ( V1_periodCount[4] ) + ( GND ) + ( V1L23 );
V1L34 = SUM(V1L34_adder_eqn);

--V1L35 is nios_system:u0|lab4:my_custom_ip_0|Add0~34
V1L35_adder_eqn = ( V1_periodCount[4] ) + ( GND ) + ( V1L23 );
V1L35 = CARRY(V1L35_adder_eqn);


--V1L166 is nios_system:u0|lab4:my_custom_ip_0|Add1~37
V1L166_adder_eqn = ( V1_current_state.SWEEP_RIGHT ) + ( V1_current_angle[16] ) + ( V1L171 );
V1L166 = SUM(V1L166_adder_eqn);

--V1L167 is nios_system:u0|lab4:my_custom_ip_0|Add1~38
V1L167_adder_eqn = ( V1_current_state.SWEEP_RIGHT ) + ( V1_current_angle[16] ) + ( V1L171 );
V1L167 = CARRY(V1L167_adder_eqn);


--V1L38 is nios_system:u0|lab4:my_custom_ip_0|Add0~37
V1L38_adder_eqn = ( V1_periodCount[16] ) + ( GND ) + ( V1L43 );
V1L38 = SUM(V1L38_adder_eqn);

--V1L39 is nios_system:u0|lab4:my_custom_ip_0|Add0~38
V1L39_adder_eqn = ( V1_periodCount[16] ) + ( GND ) + ( V1L43 );
V1L39 = CARRY(V1L39_adder_eqn);


--V1L170 is nios_system:u0|lab4:my_custom_ip_0|Add1~41
V1L170_adder_eqn = ( V1_current_state.SWEEP_RIGHT ) + ( !V1_current_angle[15] ) + ( V1L175 );
V1L170 = SUM(V1L170_adder_eqn);

--V1L171 is nios_system:u0|lab4:my_custom_ip_0|Add1~42
V1L171_adder_eqn = ( V1_current_state.SWEEP_RIGHT ) + ( !V1_current_angle[15] ) + ( V1L175 );
V1L171 = CARRY(V1L171_adder_eqn);


--V1L42 is nios_system:u0|lab4:my_custom_ip_0|Add0~41
V1L42_adder_eqn = ( V1_periodCount[15] ) + ( GND ) + ( V1L47 );
V1L42 = SUM(V1L42_adder_eqn);

--V1L43 is nios_system:u0|lab4:my_custom_ip_0|Add0~42
V1L43_adder_eqn = ( V1_periodCount[15] ) + ( GND ) + ( V1L47 );
V1L43 = CARRY(V1L43_adder_eqn);


--V1L174 is nios_system:u0|lab4:my_custom_ip_0|Add1~45
V1L174_adder_eqn = ( V1_current_state.SWEEP_RIGHT ) + ( !V1_current_angle[14] ) + ( V1L179 );
V1L174 = SUM(V1L174_adder_eqn);

--V1L175 is nios_system:u0|lab4:my_custom_ip_0|Add1~46
V1L175_adder_eqn = ( V1_current_state.SWEEP_RIGHT ) + ( !V1_current_angle[14] ) + ( V1L179 );
V1L175 = CARRY(V1L175_adder_eqn);


--V1L46 is nios_system:u0|lab4:my_custom_ip_0|Add0~45
V1L46_adder_eqn = ( V1_periodCount[14] ) + ( GND ) + ( V1L51 );
V1L46 = SUM(V1L46_adder_eqn);

--V1L47 is nios_system:u0|lab4:my_custom_ip_0|Add0~46
V1L47_adder_eqn = ( V1_periodCount[14] ) + ( GND ) + ( V1L51 );
V1L47 = CARRY(V1L47_adder_eqn);


--V1L178 is nios_system:u0|lab4:my_custom_ip_0|Add1~49
V1L178_adder_eqn = ( V1_current_state.SWEEP_RIGHT ) + ( V1_current_angle[13] ) + ( V1L187 );
V1L178 = SUM(V1L178_adder_eqn);

--V1L179 is nios_system:u0|lab4:my_custom_ip_0|Add1~50
V1L179_adder_eqn = ( V1_current_state.SWEEP_RIGHT ) + ( V1_current_angle[13] ) + ( V1L187 );
V1L179 = CARRY(V1L179_adder_eqn);


--V1L50 is nios_system:u0|lab4:my_custom_ip_0|Add0~49
V1L50_adder_eqn = ( V1_periodCount[13] ) + ( GND ) + ( V1L59 );
V1L50 = SUM(V1L50_adder_eqn);

--V1L51 is nios_system:u0|lab4:my_custom_ip_0|Add0~50
V1L51_adder_eqn = ( V1_periodCount[13] ) + ( GND ) + ( V1L59 );
V1L51 = CARRY(V1L51_adder_eqn);


--V1L182 is nios_system:u0|lab4:my_custom_ip_0|Add1~53
V1L182_adder_eqn = ( V1_current_state.SWEEP_RIGHT ) + ( V1_current_angle[11] ) + ( V1L191 );
V1L182 = SUM(V1L182_adder_eqn);

--V1L183 is nios_system:u0|lab4:my_custom_ip_0|Add1~54
V1L183_adder_eqn = ( V1_current_state.SWEEP_RIGHT ) + ( V1_current_angle[11] ) + ( V1L191 );
V1L183 = CARRY(V1L183_adder_eqn);


--V1L54 is nios_system:u0|lab4:my_custom_ip_0|Add0~53
V1L54_adder_eqn = ( V1_periodCount[11] ) + ( GND ) + ( V1L63 );
V1L54 = SUM(V1L54_adder_eqn);

--V1L55 is nios_system:u0|lab4:my_custom_ip_0|Add0~54
V1L55_adder_eqn = ( V1_periodCount[11] ) + ( GND ) + ( V1L63 );
V1L55 = CARRY(V1L55_adder_eqn);


--V1L186 is nios_system:u0|lab4:my_custom_ip_0|Add1~57
V1L186_adder_eqn = ( V1_current_state.SWEEP_RIGHT ) + ( V1_current_angle[12] ) + ( V1L183 );
V1L186 = SUM(V1L186_adder_eqn);

--V1L187 is nios_system:u0|lab4:my_custom_ip_0|Add1~58
V1L187_adder_eqn = ( V1_current_state.SWEEP_RIGHT ) + ( V1_current_angle[12] ) + ( V1L183 );
V1L187 = CARRY(V1L187_adder_eqn);


--V1L58 is nios_system:u0|lab4:my_custom_ip_0|Add0~57
V1L58_adder_eqn = ( V1_periodCount[12] ) + ( GND ) + ( V1L55 );
V1L58 = SUM(V1L58_adder_eqn);

--V1L59 is nios_system:u0|lab4:my_custom_ip_0|Add0~58
V1L59_adder_eqn = ( V1_periodCount[12] ) + ( GND ) + ( V1L55 );
V1L59 = CARRY(V1L59_adder_eqn);


--V1L190 is nios_system:u0|lab4:my_custom_ip_0|Add1~61
V1L190_adder_eqn = ( V1_current_state.SWEEP_RIGHT ) + ( V1_current_angle[10] ) + ( V1L135 );
V1L190 = SUM(V1L190_adder_eqn);

--V1L191 is nios_system:u0|lab4:my_custom_ip_0|Add1~62
V1L191_adder_eqn = ( V1_current_state.SWEEP_RIGHT ) + ( V1_current_angle[10] ) + ( V1L135 );
V1L191 = CARRY(V1L191_adder_eqn);


--V1L62 is nios_system:u0|lab4:my_custom_ip_0|Add0~61
V1L62_adder_eqn = ( V1_periodCount[10] ) + ( GND ) + ( V1L7 );
V1L62 = SUM(V1L62_adder_eqn);

--V1L63 is nios_system:u0|lab4:my_custom_ip_0|Add0~62
V1L63_adder_eqn = ( V1_periodCount[10] ) + ( GND ) + ( V1L7 );
V1L63 = CARRY(V1L63_adder_eqn);


--V1L194 is nios_system:u0|lab4:my_custom_ip_0|Add1~65
V1L194_adder_eqn = ( V1_current_state.SWEEP_RIGHT ) + ( V1_current_angle[20] ) + ( V1L211 );
V1L194 = SUM(V1L194_adder_eqn);

--V1L195 is nios_system:u0|lab4:my_custom_ip_0|Add1~66
V1L195_adder_eqn = ( V1_current_state.SWEEP_RIGHT ) + ( V1_current_angle[20] ) + ( V1L211 );
V1L195 = CARRY(V1L195_adder_eqn);


--V1L66 is nios_system:u0|lab4:my_custom_ip_0|Add0~65
V1L66_adder_eqn = ( V1_periodCount[20] ) + ( GND ) + ( V1L83 );
V1L66 = SUM(V1L66_adder_eqn);

--V1L67 is nios_system:u0|lab4:my_custom_ip_0|Add0~66
V1L67_adder_eqn = ( V1_periodCount[20] ) + ( GND ) + ( V1L83 );
V1L67 = CARRY(V1L67_adder_eqn);


--V1L198 is nios_system:u0|lab4:my_custom_ip_0|Add1~69
V1L198_adder_eqn = ( V1_current_state.SWEEP_RIGHT ) + ( V1_current_angle[23] ) + ( V1L203 );
V1L198 = SUM(V1L198_adder_eqn);

--V1L199 is nios_system:u0|lab4:my_custom_ip_0|Add1~70
V1L199_adder_eqn = ( V1_current_state.SWEEP_RIGHT ) + ( V1_current_angle[23] ) + ( V1L203 );
V1L199 = CARRY(V1L199_adder_eqn);


--V1L70 is nios_system:u0|lab4:my_custom_ip_0|Add0~69
V1L70_adder_eqn = ( V1_periodCount[23] ) + ( GND ) + ( V1L75 );
V1L70 = SUM(V1L70_adder_eqn);

--V1L71 is nios_system:u0|lab4:my_custom_ip_0|Add0~70
V1L71_adder_eqn = ( V1_periodCount[23] ) + ( GND ) + ( V1L75 );
V1L71 = CARRY(V1L71_adder_eqn);


--V1L202 is nios_system:u0|lab4:my_custom_ip_0|Add1~73
V1L202_adder_eqn = ( V1_current_state.SWEEP_RIGHT ) + ( V1_current_angle[22] ) + ( V1L207 );
V1L202 = SUM(V1L202_adder_eqn);

--V1L203 is nios_system:u0|lab4:my_custom_ip_0|Add1~74
V1L203_adder_eqn = ( V1_current_state.SWEEP_RIGHT ) + ( V1_current_angle[22] ) + ( V1L207 );
V1L203 = CARRY(V1L203_adder_eqn);


--V1L74 is nios_system:u0|lab4:my_custom_ip_0|Add0~73
V1L74_adder_eqn = ( V1_periodCount[22] ) + ( GND ) + ( V1L79 );
V1L74 = SUM(V1L74_adder_eqn);

--V1L75 is nios_system:u0|lab4:my_custom_ip_0|Add0~74
V1L75_adder_eqn = ( V1_periodCount[22] ) + ( GND ) + ( V1L79 );
V1L75 = CARRY(V1L75_adder_eqn);


--V1L206 is nios_system:u0|lab4:my_custom_ip_0|Add1~77
V1L206_adder_eqn = ( V1_current_state.SWEEP_RIGHT ) + ( V1_current_angle[21] ) + ( V1L195 );
V1L206 = SUM(V1L206_adder_eqn);

--V1L207 is nios_system:u0|lab4:my_custom_ip_0|Add1~78
V1L207_adder_eqn = ( V1_current_state.SWEEP_RIGHT ) + ( V1_current_angle[21] ) + ( V1L195 );
V1L207 = CARRY(V1L207_adder_eqn);


--V1L78 is nios_system:u0|lab4:my_custom_ip_0|Add0~77
V1L78_adder_eqn = ( V1_periodCount[21] ) + ( GND ) + ( V1L67 );
V1L78 = SUM(V1L78_adder_eqn);

--V1L79 is nios_system:u0|lab4:my_custom_ip_0|Add0~78
V1L79_adder_eqn = ( V1_periodCount[21] ) + ( GND ) + ( V1L67 );
V1L79 = CARRY(V1L79_adder_eqn);


--V1L210 is nios_system:u0|lab4:my_custom_ip_0|Add1~81
V1L210_adder_eqn = ( V1_current_state.SWEEP_RIGHT ) + ( V1_current_angle[19] ) + ( V1L215 );
V1L210 = SUM(V1L210_adder_eqn);

--V1L211 is nios_system:u0|lab4:my_custom_ip_0|Add1~82
V1L211_adder_eqn = ( V1_current_state.SWEEP_RIGHT ) + ( V1_current_angle[19] ) + ( V1L215 );
V1L211 = CARRY(V1L211_adder_eqn);


--V1L82 is nios_system:u0|lab4:my_custom_ip_0|Add0~81
V1L82_adder_eqn = ( V1_periodCount[19] ) + ( GND ) + ( V1L87 );
V1L82 = SUM(V1L82_adder_eqn);

--V1L83 is nios_system:u0|lab4:my_custom_ip_0|Add0~82
V1L83_adder_eqn = ( V1_periodCount[19] ) + ( GND ) + ( V1L87 );
V1L83 = CARRY(V1L83_adder_eqn);


--V1L214 is nios_system:u0|lab4:my_custom_ip_0|Add1~85
V1L214_adder_eqn = ( V1_current_state.SWEEP_RIGHT ) + ( V1_current_angle[18] ) + ( V1L219 );
V1L214 = SUM(V1L214_adder_eqn);

--V1L215 is nios_system:u0|lab4:my_custom_ip_0|Add1~86
V1L215_adder_eqn = ( V1_current_state.SWEEP_RIGHT ) + ( V1_current_angle[18] ) + ( V1L219 );
V1L215 = CARRY(V1L215_adder_eqn);


--V1L86 is nios_system:u0|lab4:my_custom_ip_0|Add0~85
V1L86_adder_eqn = ( V1_periodCount[18] ) + ( GND ) + ( V1L91 );
V1L86 = SUM(V1L86_adder_eqn);

--V1L87 is nios_system:u0|lab4:my_custom_ip_0|Add0~86
V1L87_adder_eqn = ( V1_periodCount[18] ) + ( GND ) + ( V1L91 );
V1L87 = CARRY(V1L87_adder_eqn);


--V1L218 is nios_system:u0|lab4:my_custom_ip_0|Add1~89
V1L218_adder_eqn = ( V1_current_state.SWEEP_RIGHT ) + ( V1_current_angle[17] ) + ( V1L167 );
V1L218 = SUM(V1L218_adder_eqn);

--V1L219 is nios_system:u0|lab4:my_custom_ip_0|Add1~90
V1L219_adder_eqn = ( V1_current_state.SWEEP_RIGHT ) + ( V1_current_angle[17] ) + ( V1L167 );
V1L219 = CARRY(V1L219_adder_eqn);


--V1L90 is nios_system:u0|lab4:my_custom_ip_0|Add0~89
V1L90_adder_eqn = ( V1_periodCount[17] ) + ( GND ) + ( V1L39 );
V1L90 = SUM(V1L90_adder_eqn);

--V1L91 is nios_system:u0|lab4:my_custom_ip_0|Add0~90
V1L91_adder_eqn = ( V1_periodCount[17] ) + ( GND ) + ( V1L39 );
V1L91 = CARRY(V1L91_adder_eqn);


--V1L222 is nios_system:u0|lab4:my_custom_ip_0|Add1~93
V1L222_adder_eqn = ( V1_current_state.SWEEP_RIGHT ) + ( V1_current_angle[25] ) + ( V1L247 );
V1L222 = SUM(V1L222_adder_eqn);

--V1L223 is nios_system:u0|lab4:my_custom_ip_0|Add1~94
V1L223_adder_eqn = ( V1_current_state.SWEEP_RIGHT ) + ( V1_current_angle[25] ) + ( V1L247 );
V1L223 = CARRY(V1L223_adder_eqn);


--V1L94 is nios_system:u0|lab4:my_custom_ip_0|Add0~93
V1L94_adder_eqn = ( V1_periodCount[25] ) + ( GND ) + ( V1L119 );
V1L94 = SUM(V1L94_adder_eqn);

--V1L95 is nios_system:u0|lab4:my_custom_ip_0|Add0~94
V1L95_adder_eqn = ( V1_periodCount[25] ) + ( GND ) + ( V1L119 );
V1L95 = CARRY(V1L95_adder_eqn);


--V1L226 is nios_system:u0|lab4:my_custom_ip_0|Add1~97
V1L226_adder_eqn = ( V1_current_state.SWEEP_RIGHT ) + ( V1_current_angle[27] ) + ( V1L243 );
V1L226 = SUM(V1L226_adder_eqn);

--V1L227 is nios_system:u0|lab4:my_custom_ip_0|Add1~98
V1L227_adder_eqn = ( V1_current_state.SWEEP_RIGHT ) + ( V1_current_angle[27] ) + ( V1L243 );
V1L227 = CARRY(V1L227_adder_eqn);


--V1L98 is nios_system:u0|lab4:my_custom_ip_0|Add0~97
V1L98_adder_eqn = ( V1_periodCount[27] ) + ( GND ) + ( V1L115 );
V1L98 = SUM(V1L98_adder_eqn);

--V1L99 is nios_system:u0|lab4:my_custom_ip_0|Add0~98
V1L99_adder_eqn = ( V1_periodCount[27] ) + ( GND ) + ( V1L115 );
V1L99 = CARRY(V1L99_adder_eqn);


--V1L230 is nios_system:u0|lab4:my_custom_ip_0|Add1~101
V1L230_adder_eqn = ( V1_current_state.SWEEP_RIGHT ) + ( V1_current_angle[30] ) + ( V1L235 );
V1L230 = SUM(V1L230_adder_eqn);

--V1L231 is nios_system:u0|lab4:my_custom_ip_0|Add1~102
V1L231_adder_eqn = ( V1_current_state.SWEEP_RIGHT ) + ( V1_current_angle[30] ) + ( V1L235 );
V1L231 = CARRY(V1L231_adder_eqn);


--V1L102 is nios_system:u0|lab4:my_custom_ip_0|Add0~101
V1L102_adder_eqn = ( V1_periodCount[30] ) + ( GND ) + ( V1L107 );
V1L102 = SUM(V1L102_adder_eqn);

--V1L103 is nios_system:u0|lab4:my_custom_ip_0|Add0~102
V1L103_adder_eqn = ( V1_periodCount[30] ) + ( GND ) + ( V1L107 );
V1L103 = CARRY(V1L103_adder_eqn);


--V1L234 is nios_system:u0|lab4:my_custom_ip_0|Add1~105
V1L234_adder_eqn = ( V1_current_state.SWEEP_RIGHT ) + ( V1_current_angle[29] ) + ( V1L239 );
V1L234 = SUM(V1L234_adder_eqn);

--V1L235 is nios_system:u0|lab4:my_custom_ip_0|Add1~106
V1L235_adder_eqn = ( V1_current_state.SWEEP_RIGHT ) + ( V1_current_angle[29] ) + ( V1L239 );
V1L235 = CARRY(V1L235_adder_eqn);


--V1L106 is nios_system:u0|lab4:my_custom_ip_0|Add0~105
V1L106_adder_eqn = ( V1_periodCount[29] ) + ( GND ) + ( V1L111 );
V1L106 = SUM(V1L106_adder_eqn);

--V1L107 is nios_system:u0|lab4:my_custom_ip_0|Add0~106
V1L107_adder_eqn = ( V1_periodCount[29] ) + ( GND ) + ( V1L111 );
V1L107 = CARRY(V1L107_adder_eqn);


--V1L238 is nios_system:u0|lab4:my_custom_ip_0|Add1~109
V1L238_adder_eqn = ( V1_current_state.SWEEP_RIGHT ) + ( V1_current_angle[28] ) + ( V1L227 );
V1L238 = SUM(V1L238_adder_eqn);

--V1L239 is nios_system:u0|lab4:my_custom_ip_0|Add1~110
V1L239_adder_eqn = ( V1_current_state.SWEEP_RIGHT ) + ( V1_current_angle[28] ) + ( V1L227 );
V1L239 = CARRY(V1L239_adder_eqn);


--V1L110 is nios_system:u0|lab4:my_custom_ip_0|Add0~109
V1L110_adder_eqn = ( V1_periodCount[28] ) + ( GND ) + ( V1L99 );
V1L110 = SUM(V1L110_adder_eqn);

--V1L111 is nios_system:u0|lab4:my_custom_ip_0|Add0~110
V1L111_adder_eqn = ( V1_periodCount[28] ) + ( GND ) + ( V1L99 );
V1L111 = CARRY(V1L111_adder_eqn);


--V1L242 is nios_system:u0|lab4:my_custom_ip_0|Add1~113
V1L242_adder_eqn = ( V1_current_state.SWEEP_RIGHT ) + ( V1_current_angle[26] ) + ( V1L223 );
V1L242 = SUM(V1L242_adder_eqn);

--V1L243 is nios_system:u0|lab4:my_custom_ip_0|Add1~114
V1L243_adder_eqn = ( V1_current_state.SWEEP_RIGHT ) + ( V1_current_angle[26] ) + ( V1L223 );
V1L243 = CARRY(V1L243_adder_eqn);


--V1L114 is nios_system:u0|lab4:my_custom_ip_0|Add0~113
V1L114_adder_eqn = ( V1_periodCount[26] ) + ( GND ) + ( V1L95 );
V1L114 = SUM(V1L114_adder_eqn);

--V1L115 is nios_system:u0|lab4:my_custom_ip_0|Add0~114
V1L115_adder_eqn = ( V1_periodCount[26] ) + ( GND ) + ( V1L95 );
V1L115 = CARRY(V1L115_adder_eqn);


--V1L246 is nios_system:u0|lab4:my_custom_ip_0|Add1~117
V1L246_adder_eqn = ( V1_current_state.SWEEP_RIGHT ) + ( V1_current_angle[24] ) + ( V1L199 );
V1L246 = SUM(V1L246_adder_eqn);

--V1L247 is nios_system:u0|lab4:my_custom_ip_0|Add1~118
V1L247_adder_eqn = ( V1_current_state.SWEEP_RIGHT ) + ( V1_current_angle[24] ) + ( V1L199 );
V1L247 = CARRY(V1L247_adder_eqn);


--V1L118 is nios_system:u0|lab4:my_custom_ip_0|Add0~117
V1L118_adder_eqn = ( V1_periodCount[24] ) + ( GND ) + ( V1L71 );
V1L118 = SUM(V1L118_adder_eqn);

--V1L119 is nios_system:u0|lab4:my_custom_ip_0|Add0~118
V1L119_adder_eqn = ( V1_periodCount[24] ) + ( GND ) + ( V1L71 );
V1L119 = CARRY(V1L119_adder_eqn);


--CB1_count[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[1]
--register power-up is low

CB1_count[1] = AMPP_FUNCTION(A1L51, CB1_count[0], !A1L43, !A1L49, CB1L57);


--CB1_td_shift[9] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[9]
--register power-up is low

CB1_td_shift[9] = AMPP_FUNCTION(A1L51, CB1L70, !A1L43, !A1L49, CB1L57);


--ND1_sr[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[2]
--register power-up is low

ND1_sr[2] = DFFEAS(ND1L58, A1L77,  ,  , ND1L24,  ,  , ND1L23,  );


--AD1_break_readreg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[0]
--register power-up is low

AD1_break_readreg[0] = DFFEAS(MD1_jdo[0], CLOCK_50,  ,  , AD1L8,  ,  , AD1L9,  );


--RC1_av_ld_byte0_data[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[0]
--register power-up is low

RC1_av_ld_byte0_data[0] = DFFEAS(FC1_src_data[0], CLOCK_50, !Z1_r_sync_rst,  , RC1L867, RC1_av_ld_byte1_data[0],  ,  , RC1L972);


--RC1_W_alu_result[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[0]
--register power-up is low

RC1_W_alu_result[0] = DFFEAS(RC1L312, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , RC1L344,  );


--RC1_D_iw[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[22]
--register power-up is low

RC1_D_iw[22] = DFFEAS(RC1L621, CLOCK_50, !Z1_r_sync_rst,  , RC1L665,  ,  , RC1L1021,  );


--RC1_D_iw[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[23]
--register power-up is low

RC1_D_iw[23] = DFFEAS(RC1L622, CLOCK_50, !Z1_r_sync_rst,  , RC1L665,  ,  , RC1L1021,  );


--RC1_D_iw[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[24]
--register power-up is low

RC1_D_iw[24] = DFFEAS(RC1L623, CLOCK_50, !Z1_r_sync_rst,  , RC1L665,  ,  , RC1L1021,  );


--RC1_D_iw[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[25]
--register power-up is low

RC1_D_iw[25] = DFFEAS(RC1L624, CLOCK_50, !Z1_r_sync_rst,  , RC1L665,  ,  , RC1L1021,  );


--RC1_D_iw[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[26]
--register power-up is low

RC1_D_iw[26] = DFFEAS(RC1L625, CLOCK_50, !Z1_r_sync_rst,  , RC1L665,  ,  , RC1L1021,  );


--RC1_D_iw[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[12]
--register power-up is low

RC1_D_iw[12] = DFFEAS(RC1L611, CLOCK_50, !Z1_r_sync_rst,  , RC1L665,  ,  , RC1L1021,  );


--RC1_D_iw[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[14]
--register power-up is low

RC1_D_iw[14] = DFFEAS(RC1L613, CLOCK_50, !Z1_r_sync_rst,  , RC1L665,  ,  , RC1L1021,  );


--RC1_D_iw[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[0]
--register power-up is low

RC1_D_iw[0] = DFFEAS(RC1L599, CLOCK_50, !Z1_r_sync_rst,  , RC1L665,  ,  , RC1L1021,  );


--RC1_D_iw[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[2]
--register power-up is low

RC1_D_iw[2] = DFFEAS(RC1L601, CLOCK_50, !Z1_r_sync_rst,  , RC1L665,  ,  , RC1L1021,  );


--RC1_E_shift_rot_result[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[1]
--register power-up is low

RC1_E_shift_rot_result[1] = DFFEAS(RC1L435, CLOCK_50, !Z1_r_sync_rst,  ,  , RC1_E_src1[1],  ,  , RC1_E_new_inst);


--RC1L2 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~1
RC1L2_adder_eqn = ( RC1_F_pc[0] ) + ( VCC ) + ( !VCC );
RC1L2 = SUM(RC1L2_adder_eqn);

--RC1L3 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~2
RC1L3_adder_eqn = ( RC1_F_pc[0] ) + ( VCC ) + ( !VCC );
RC1L3 = CARRY(RC1L3_adder_eqn);


--RC1_D_iw[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[6]
--register power-up is low

RC1_D_iw[6] = DFFEAS(RC1L605, CLOCK_50, !Z1_r_sync_rst,  , RC1L665,  ,  , RC1L1021,  );


--XC1_q_b[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[2]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC1_q_b[2]_PORT_A_data_in = RC1L813;
XC1_q_b[2]_PORT_A_data_in_reg = DFFE(XC1_q_b[2]_PORT_A_data_in, XC1_q_b[2]_clock_0, , , );
XC1_q_b[2]_PORT_A_address = BUS(RC1_R_dst_regnum[0], RC1_R_dst_regnum[1], RC1_R_dst_regnum[2], RC1_R_dst_regnum[3], RC1_R_dst_regnum[4]);
XC1_q_b[2]_PORT_A_address_reg = DFFE(XC1_q_b[2]_PORT_A_address, XC1_q_b[2]_clock_0, , , );
XC1_q_b[2]_PORT_B_address = BUS(RC1_D_iw[27], RC1_D_iw[28], RC1_D_iw[29], RC1_D_iw[30], RC1_D_iw[31]);
XC1_q_b[2]_PORT_B_address_reg = DFFE(XC1_q_b[2]_PORT_B_address, XC1_q_b[2]_clock_1, , , );
XC1_q_b[2]_PORT_A_write_enable = RC1_W_rf_wren;
XC1_q_b[2]_PORT_A_write_enable_reg = DFFE(XC1_q_b[2]_PORT_A_write_enable, XC1_q_b[2]_clock_0, , , );
XC1_q_b[2]_PORT_B_read_enable = VCC;
XC1_q_b[2]_PORT_B_read_enable_reg = DFFE(XC1_q_b[2]_PORT_B_read_enable, XC1_q_b[2]_clock_1, , , );
XC1_q_b[2]_clock_0 = CLOCK_50;
XC1_q_b[2]_clock_1 = CLOCK_50;
XC1_q_b[2]_clock_enable_0 = RC1_W_rf_wren;
XC1_q_b[2]_PORT_B_data_out = MEMORY(XC1_q_b[2]_PORT_A_data_in_reg, , XC1_q_b[2]_PORT_A_address_reg, XC1_q_b[2]_PORT_B_address_reg, XC1_q_b[2]_PORT_A_write_enable_reg, , , XC1_q_b[2]_PORT_B_read_enable_reg, , , XC1_q_b[2]_clock_0, XC1_q_b[2]_clock_1, XC1_q_b[2]_clock_enable_0, , , , , );
XC1_q_b[2] = XC1_q_b[2]_PORT_B_data_out[0];


--RC1_D_iw[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[8]
--register power-up is low

RC1_D_iw[8] = DFFEAS(RC1L607, CLOCK_50, !Z1_r_sync_rst,  , RC1L665,  ,  , RC1L1021,  );


--RC1L122 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~61
RC1L122_adder_eqn = ( !RC1_E_alu_sub $ (!RC1_E_src2[1]) ) + ( RC1_E_src1[1] ) + ( RC1L131 );
RC1L122 = SUM(RC1L122_adder_eqn);

--RC1L123 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~62
RC1L123_adder_eqn = ( !RC1_E_alu_sub $ (!RC1_E_src2[1]) ) + ( RC1_E_src1[1] ) + ( RC1L131 );
RC1L123 = CARRY(RC1L123_adder_eqn);


--RC1L6 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~5
RC1L6_adder_eqn = ( RC1_F_pc[1] ) + ( GND ) + ( RC1L3 );
RC1L6 = SUM(RC1L6_adder_eqn);

--RC1L7 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~6
RC1L7_adder_eqn = ( RC1_F_pc[1] ) + ( GND ) + ( RC1L3 );
RC1L7 = CARRY(RC1L7_adder_eqn);


--RC1_D_iw[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[7]
--register power-up is low

RC1_D_iw[7] = DFFEAS(RC1L606, CLOCK_50, !Z1_r_sync_rst,  , RC1L665,  ,  , RC1L1021,  );


--XC1_q_b[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[3]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC1_q_b[3]_PORT_A_data_in = RC1L814;
XC1_q_b[3]_PORT_A_data_in_reg = DFFE(XC1_q_b[3]_PORT_A_data_in, XC1_q_b[3]_clock_0, , , );
XC1_q_b[3]_PORT_A_address = BUS(RC1_R_dst_regnum[0], RC1_R_dst_regnum[1], RC1_R_dst_regnum[2], RC1_R_dst_regnum[3], RC1_R_dst_regnum[4]);
XC1_q_b[3]_PORT_A_address_reg = DFFE(XC1_q_b[3]_PORT_A_address, XC1_q_b[3]_clock_0, , , );
XC1_q_b[3]_PORT_B_address = BUS(RC1_D_iw[27], RC1_D_iw[28], RC1_D_iw[29], RC1_D_iw[30], RC1_D_iw[31]);
XC1_q_b[3]_PORT_B_address_reg = DFFE(XC1_q_b[3]_PORT_B_address, XC1_q_b[3]_clock_1, , , );
XC1_q_b[3]_PORT_A_write_enable = RC1_W_rf_wren;
XC1_q_b[3]_PORT_A_write_enable_reg = DFFE(XC1_q_b[3]_PORT_A_write_enable, XC1_q_b[3]_clock_0, , , );
XC1_q_b[3]_PORT_B_read_enable = VCC;
XC1_q_b[3]_PORT_B_read_enable_reg = DFFE(XC1_q_b[3]_PORT_B_read_enable, XC1_q_b[3]_clock_1, , , );
XC1_q_b[3]_clock_0 = CLOCK_50;
XC1_q_b[3]_clock_1 = CLOCK_50;
XC1_q_b[3]_clock_enable_0 = RC1_W_rf_wren;
XC1_q_b[3]_PORT_B_data_out = MEMORY(XC1_q_b[3]_PORT_A_data_in_reg, , XC1_q_b[3]_PORT_A_address_reg, XC1_q_b[3]_PORT_B_address_reg, XC1_q_b[3]_PORT_A_write_enable_reg, , , XC1_q_b[3]_PORT_B_read_enable_reg, , , XC1_q_b[3]_clock_0, XC1_q_b[3]_clock_1, XC1_q_b[3]_clock_enable_0, , , , , );
XC1_q_b[3] = XC1_q_b[3]_PORT_B_data_out[0];


--RC1_D_iw[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[9]
--register power-up is low

RC1_D_iw[9] = DFFEAS(RC1L608, CLOCK_50, !Z1_r_sync_rst,  , RC1L665,  ,  , RC1L1021,  );


--RC1_F_pc[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[12]
--register power-up is low

RC1_F_pc[12] = DFFEAS(RC1L658, CLOCK_50, !Z1_r_sync_rst,  , RC1_W_valid,  ,  , RC1_R_ctrl_exception,  );


--RC1_F_pc[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[14]
--register power-up is low

RC1_F_pc[14] = DFFEAS(RC1L660, CLOCK_50, !Z1_r_sync_rst,  , RC1_W_valid,  ,  , RC1_R_ctrl_exception,  );


--RC1_F_pc[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[11]
--register power-up is low

RC1_F_pc[11] = DFFEAS(RC1L657, CLOCK_50, !Z1_r_sync_rst,  , RC1_W_valid,  ,  , RC1_R_ctrl_exception,  );


--RC1_F_pc[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[10]
--register power-up is low

RC1_F_pc[10] = DFFEAS(RC1L656, CLOCK_50, !Z1_r_sync_rst,  , RC1_W_valid,  ,  , RC1_R_ctrl_exception,  );


--RC1_F_pc[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[9]
--register power-up is low

RC1_F_pc[9] = DFFEAS(RC1L655, CLOCK_50, !Z1_r_sync_rst,  , RC1_W_valid,  ,  , RC1_R_ctrl_exception,  );


--RC1L10 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~9
RC1L10_adder_eqn = ( RC1_F_pc[2] ) + ( GND ) + ( RC1L7 );
RC1L10 = SUM(RC1L10_adder_eqn);

--RC1L11 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~10
RC1L11_adder_eqn = ( RC1_F_pc[2] ) + ( GND ) + ( RC1L7 );
RC1L11 = CARRY(RC1L11_adder_eqn);


--XC1_q_b[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[4]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC1_q_b[4]_PORT_A_data_in = RC1L815;
XC1_q_b[4]_PORT_A_data_in_reg = DFFE(XC1_q_b[4]_PORT_A_data_in, XC1_q_b[4]_clock_0, , , );
XC1_q_b[4]_PORT_A_address = BUS(RC1_R_dst_regnum[0], RC1_R_dst_regnum[1], RC1_R_dst_regnum[2], RC1_R_dst_regnum[3], RC1_R_dst_regnum[4]);
XC1_q_b[4]_PORT_A_address_reg = DFFE(XC1_q_b[4]_PORT_A_address, XC1_q_b[4]_clock_0, , , );
XC1_q_b[4]_PORT_B_address = BUS(RC1_D_iw[27], RC1_D_iw[28], RC1_D_iw[29], RC1_D_iw[30], RC1_D_iw[31]);
XC1_q_b[4]_PORT_B_address_reg = DFFE(XC1_q_b[4]_PORT_B_address, XC1_q_b[4]_clock_1, , , );
XC1_q_b[4]_PORT_A_write_enable = RC1_W_rf_wren;
XC1_q_b[4]_PORT_A_write_enable_reg = DFFE(XC1_q_b[4]_PORT_A_write_enable, XC1_q_b[4]_clock_0, , , );
XC1_q_b[4]_PORT_B_read_enable = VCC;
XC1_q_b[4]_PORT_B_read_enable_reg = DFFE(XC1_q_b[4]_PORT_B_read_enable, XC1_q_b[4]_clock_1, , , );
XC1_q_b[4]_clock_0 = CLOCK_50;
XC1_q_b[4]_clock_1 = CLOCK_50;
XC1_q_b[4]_clock_enable_0 = RC1_W_rf_wren;
XC1_q_b[4]_PORT_B_data_out = MEMORY(XC1_q_b[4]_PORT_A_data_in_reg, , XC1_q_b[4]_PORT_A_address_reg, XC1_q_b[4]_PORT_B_address_reg, XC1_q_b[4]_PORT_A_write_enable_reg, , , XC1_q_b[4]_PORT_B_read_enable_reg, , , XC1_q_b[4]_clock_0, XC1_q_b[4]_clock_1, XC1_q_b[4]_clock_enable_0, , , , , );
XC1_q_b[4] = XC1_q_b[4]_PORT_B_data_out[0];


--RC1_D_iw[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[10]
--register power-up is low

RC1_D_iw[10] = DFFEAS(RC1L609, CLOCK_50, !Z1_r_sync_rst,  , RC1L665,  ,  , RC1L1021,  );


--RC1L14 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~13
RC1L14_adder_eqn = ( RC1_F_pc[4] ) + ( GND ) + ( RC1L19 );
RC1L14 = SUM(RC1L14_adder_eqn);

--RC1L15 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~14
RC1L15_adder_eqn = ( RC1_F_pc[4] ) + ( GND ) + ( RC1L19 );
RC1L15 = CARRY(RC1L15_adder_eqn);


--XC1_q_b[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[6]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC1_q_b[6]_PORT_A_data_in = RC1L817;
XC1_q_b[6]_PORT_A_data_in_reg = DFFE(XC1_q_b[6]_PORT_A_data_in, XC1_q_b[6]_clock_0, , , );
XC1_q_b[6]_PORT_A_address = BUS(RC1_R_dst_regnum[0], RC1_R_dst_regnum[1], RC1_R_dst_regnum[2], RC1_R_dst_regnum[3], RC1_R_dst_regnum[4]);
XC1_q_b[6]_PORT_A_address_reg = DFFE(XC1_q_b[6]_PORT_A_address, XC1_q_b[6]_clock_0, , , );
XC1_q_b[6]_PORT_B_address = BUS(RC1_D_iw[27], RC1_D_iw[28], RC1_D_iw[29], RC1_D_iw[30], RC1_D_iw[31]);
XC1_q_b[6]_PORT_B_address_reg = DFFE(XC1_q_b[6]_PORT_B_address, XC1_q_b[6]_clock_1, , , );
XC1_q_b[6]_PORT_A_write_enable = RC1_W_rf_wren;
XC1_q_b[6]_PORT_A_write_enable_reg = DFFE(XC1_q_b[6]_PORT_A_write_enable, XC1_q_b[6]_clock_0, , , );
XC1_q_b[6]_PORT_B_read_enable = VCC;
XC1_q_b[6]_PORT_B_read_enable_reg = DFFE(XC1_q_b[6]_PORT_B_read_enable, XC1_q_b[6]_clock_1, , , );
XC1_q_b[6]_clock_0 = CLOCK_50;
XC1_q_b[6]_clock_1 = CLOCK_50;
XC1_q_b[6]_clock_enable_0 = RC1_W_rf_wren;
XC1_q_b[6]_PORT_B_data_out = MEMORY(XC1_q_b[6]_PORT_A_data_in_reg, , XC1_q_b[6]_PORT_A_address_reg, XC1_q_b[6]_PORT_B_address_reg, XC1_q_b[6]_PORT_A_write_enable_reg, , , XC1_q_b[6]_PORT_B_read_enable_reg, , , XC1_q_b[6]_clock_0, XC1_q_b[6]_clock_1, XC1_q_b[6]_clock_enable_0, , , , , );
XC1_q_b[6] = XC1_q_b[6]_PORT_B_data_out[0];


--RC1L18 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~17
RC1L18_adder_eqn = ( RC1_F_pc[3] ) + ( GND ) + ( RC1L11 );
RC1L18 = SUM(RC1L18_adder_eqn);

--RC1L19 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~18
RC1L19_adder_eqn = ( RC1_F_pc[3] ) + ( GND ) + ( RC1L11 );
RC1L19 = CARRY(RC1L19_adder_eqn);


--XC1_q_b[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[5]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC1_q_b[5]_PORT_A_data_in = RC1L816;
XC1_q_b[5]_PORT_A_data_in_reg = DFFE(XC1_q_b[5]_PORT_A_data_in, XC1_q_b[5]_clock_0, , , );
XC1_q_b[5]_PORT_A_address = BUS(RC1_R_dst_regnum[0], RC1_R_dst_regnum[1], RC1_R_dst_regnum[2], RC1_R_dst_regnum[3], RC1_R_dst_regnum[4]);
XC1_q_b[5]_PORT_A_address_reg = DFFE(XC1_q_b[5]_PORT_A_address, XC1_q_b[5]_clock_0, , , );
XC1_q_b[5]_PORT_B_address = BUS(RC1_D_iw[27], RC1_D_iw[28], RC1_D_iw[29], RC1_D_iw[30], RC1_D_iw[31]);
XC1_q_b[5]_PORT_B_address_reg = DFFE(XC1_q_b[5]_PORT_B_address, XC1_q_b[5]_clock_1, , , );
XC1_q_b[5]_PORT_A_write_enable = RC1_W_rf_wren;
XC1_q_b[5]_PORT_A_write_enable_reg = DFFE(XC1_q_b[5]_PORT_A_write_enable, XC1_q_b[5]_clock_0, , , );
XC1_q_b[5]_PORT_B_read_enable = VCC;
XC1_q_b[5]_PORT_B_read_enable_reg = DFFE(XC1_q_b[5]_PORT_B_read_enable, XC1_q_b[5]_clock_1, , , );
XC1_q_b[5]_clock_0 = CLOCK_50;
XC1_q_b[5]_clock_1 = CLOCK_50;
XC1_q_b[5]_clock_enable_0 = RC1_W_rf_wren;
XC1_q_b[5]_PORT_B_data_out = MEMORY(XC1_q_b[5]_PORT_A_data_in_reg, , XC1_q_b[5]_PORT_A_address_reg, XC1_q_b[5]_PORT_B_address_reg, XC1_q_b[5]_PORT_A_write_enable_reg, , , XC1_q_b[5]_PORT_B_read_enable_reg, , , XC1_q_b[5]_clock_0, XC1_q_b[5]_clock_1, XC1_q_b[5]_clock_enable_0, , , , , );
XC1_q_b[5] = XC1_q_b[5]_PORT_B_data_out[0];


--RC1L22 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~21
RC1L22_adder_eqn = ( RC1_F_pc[5] ) + ( GND ) + ( RC1L15 );
RC1L22 = SUM(RC1L22_adder_eqn);

--RC1L23 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~22
RC1L23_adder_eqn = ( RC1_F_pc[5] ) + ( GND ) + ( RC1L15 );
RC1L23 = CARRY(RC1L23_adder_eqn);


--XC1_q_b[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[7]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC1_q_b[7]_PORT_A_data_in = RC1L818;
XC1_q_b[7]_PORT_A_data_in_reg = DFFE(XC1_q_b[7]_PORT_A_data_in, XC1_q_b[7]_clock_0, , , );
XC1_q_b[7]_PORT_A_address = BUS(RC1_R_dst_regnum[0], RC1_R_dst_regnum[1], RC1_R_dst_regnum[2], RC1_R_dst_regnum[3], RC1_R_dst_regnum[4]);
XC1_q_b[7]_PORT_A_address_reg = DFFE(XC1_q_b[7]_PORT_A_address, XC1_q_b[7]_clock_0, , , );
XC1_q_b[7]_PORT_B_address = BUS(RC1_D_iw[27], RC1_D_iw[28], RC1_D_iw[29], RC1_D_iw[30], RC1_D_iw[31]);
XC1_q_b[7]_PORT_B_address_reg = DFFE(XC1_q_b[7]_PORT_B_address, XC1_q_b[7]_clock_1, , , );
XC1_q_b[7]_PORT_A_write_enable = RC1_W_rf_wren;
XC1_q_b[7]_PORT_A_write_enable_reg = DFFE(XC1_q_b[7]_PORT_A_write_enable, XC1_q_b[7]_clock_0, , , );
XC1_q_b[7]_PORT_B_read_enable = VCC;
XC1_q_b[7]_PORT_B_read_enable_reg = DFFE(XC1_q_b[7]_PORT_B_read_enable, XC1_q_b[7]_clock_1, , , );
XC1_q_b[7]_clock_0 = CLOCK_50;
XC1_q_b[7]_clock_1 = CLOCK_50;
XC1_q_b[7]_clock_enable_0 = RC1_W_rf_wren;
XC1_q_b[7]_PORT_B_data_out = MEMORY(XC1_q_b[7]_PORT_A_data_in_reg, , XC1_q_b[7]_PORT_A_address_reg, XC1_q_b[7]_PORT_B_address_reg, XC1_q_b[7]_PORT_A_write_enable_reg, , , XC1_q_b[7]_PORT_B_read_enable_reg, , , XC1_q_b[7]_clock_0, XC1_q_b[7]_clock_1, XC1_q_b[7]_clock_enable_0, , , , , );
XC1_q_b[7] = XC1_q_b[7]_PORT_B_data_out[0];


--XC2_q_b[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[7]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC2_q_b[7]_PORT_A_data_in = RC1L818;
XC2_q_b[7]_PORT_A_data_in_reg = DFFE(XC2_q_b[7]_PORT_A_data_in, XC2_q_b[7]_clock_0, , , );
XC2_q_b[7]_PORT_A_address = BUS(RC1_R_dst_regnum[0], RC1_R_dst_regnum[1], RC1_R_dst_regnum[2], RC1_R_dst_regnum[3], RC1_R_dst_regnum[4]);
XC2_q_b[7]_PORT_A_address_reg = DFFE(XC2_q_b[7]_PORT_A_address, XC2_q_b[7]_clock_0, , , );
XC2_q_b[7]_PORT_B_address = BUS(RC1_D_iw[22], RC1_D_iw[23], RC1_D_iw[24], RC1_D_iw[25], RC1_D_iw[26]);
XC2_q_b[7]_PORT_B_address_reg = DFFE(XC2_q_b[7]_PORT_B_address, XC2_q_b[7]_clock_1, , , );
XC2_q_b[7]_PORT_A_write_enable = RC1_W_rf_wren;
XC2_q_b[7]_PORT_A_write_enable_reg = DFFE(XC2_q_b[7]_PORT_A_write_enable, XC2_q_b[7]_clock_0, , , );
XC2_q_b[7]_PORT_B_read_enable = VCC;
XC2_q_b[7]_PORT_B_read_enable_reg = DFFE(XC2_q_b[7]_PORT_B_read_enable, XC2_q_b[7]_clock_1, , , );
XC2_q_b[7]_clock_0 = CLOCK_50;
XC2_q_b[7]_clock_1 = CLOCK_50;
XC2_q_b[7]_clock_enable_0 = RC1_W_rf_wren;
XC2_q_b[7]_PORT_B_data_out = MEMORY(XC2_q_b[7]_PORT_A_data_in_reg, , XC2_q_b[7]_PORT_A_address_reg, XC2_q_b[7]_PORT_B_address_reg, XC2_q_b[7]_PORT_A_write_enable_reg, , , XC2_q_b[7]_PORT_B_read_enable_reg, , , XC2_q_b[7]_clock_0, XC2_q_b[7]_clock_1, XC2_q_b[7]_clock_enable_0, , , , , );
XC2_q_b[7] = XC2_q_b[7]_PORT_B_data_out[0];


--RC1_D_iw[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[17]
--register power-up is low

RC1_D_iw[17] = DFFEAS(RC1L616, CLOCK_50, !Z1_r_sync_rst,  , RC1L665,  ,  , RC1L1021,  );


--RC1L26 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~25
RC1L26_adder_eqn = ( RC1_F_pc[11] ) + ( GND ) + ( RC1L59 );
RC1L26 = SUM(RC1L26_adder_eqn);

--RC1L27 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~26
RC1L27_adder_eqn = ( RC1_F_pc[11] ) + ( GND ) + ( RC1L59 );
RC1L27 = CARRY(RC1L27_adder_eqn);


--XC1_q_b[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[13]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC1_q_b[13]_PORT_A_data_in = RC1L824;
XC1_q_b[13]_PORT_A_data_in_reg = DFFE(XC1_q_b[13]_PORT_A_data_in, XC1_q_b[13]_clock_0, , , );
XC1_q_b[13]_PORT_A_address = BUS(RC1_R_dst_regnum[0], RC1_R_dst_regnum[1], RC1_R_dst_regnum[2], RC1_R_dst_regnum[3], RC1_R_dst_regnum[4]);
XC1_q_b[13]_PORT_A_address_reg = DFFE(XC1_q_b[13]_PORT_A_address, XC1_q_b[13]_clock_0, , , );
XC1_q_b[13]_PORT_B_address = BUS(RC1_D_iw[27], RC1_D_iw[28], RC1_D_iw[29], RC1_D_iw[30], RC1_D_iw[31]);
XC1_q_b[13]_PORT_B_address_reg = DFFE(XC1_q_b[13]_PORT_B_address, XC1_q_b[13]_clock_1, , , );
XC1_q_b[13]_PORT_A_write_enable = RC1_W_rf_wren;
XC1_q_b[13]_PORT_A_write_enable_reg = DFFE(XC1_q_b[13]_PORT_A_write_enable, XC1_q_b[13]_clock_0, , , );
XC1_q_b[13]_PORT_B_read_enable = VCC;
XC1_q_b[13]_PORT_B_read_enable_reg = DFFE(XC1_q_b[13]_PORT_B_read_enable, XC1_q_b[13]_clock_1, , , );
XC1_q_b[13]_clock_0 = CLOCK_50;
XC1_q_b[13]_clock_1 = CLOCK_50;
XC1_q_b[13]_clock_enable_0 = RC1_W_rf_wren;
XC1_q_b[13]_PORT_B_data_out = MEMORY(XC1_q_b[13]_PORT_A_data_in_reg, , XC1_q_b[13]_PORT_A_address_reg, XC1_q_b[13]_PORT_B_address_reg, XC1_q_b[13]_PORT_A_write_enable_reg, , , XC1_q_b[13]_PORT_B_read_enable_reg, , , XC1_q_b[13]_clock_0, XC1_q_b[13]_clock_1, XC1_q_b[13]_clock_enable_0, , , , , );
XC1_q_b[13] = XC1_q_b[13]_PORT_B_data_out[0];


--XC2_q_b[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[13]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC2_q_b[13]_PORT_A_data_in = RC1L824;
XC2_q_b[13]_PORT_A_data_in_reg = DFFE(XC2_q_b[13]_PORT_A_data_in, XC2_q_b[13]_clock_0, , , );
XC2_q_b[13]_PORT_A_address = BUS(RC1_R_dst_regnum[0], RC1_R_dst_regnum[1], RC1_R_dst_regnum[2], RC1_R_dst_regnum[3], RC1_R_dst_regnum[4]);
XC2_q_b[13]_PORT_A_address_reg = DFFE(XC2_q_b[13]_PORT_A_address, XC2_q_b[13]_clock_0, , , );
XC2_q_b[13]_PORT_B_address = BUS(RC1_D_iw[22], RC1_D_iw[23], RC1_D_iw[24], RC1_D_iw[25], RC1_D_iw[26]);
XC2_q_b[13]_PORT_B_address_reg = DFFE(XC2_q_b[13]_PORT_B_address, XC2_q_b[13]_clock_1, , , );
XC2_q_b[13]_PORT_A_write_enable = RC1_W_rf_wren;
XC2_q_b[13]_PORT_A_write_enable_reg = DFFE(XC2_q_b[13]_PORT_A_write_enable, XC2_q_b[13]_clock_0, , , );
XC2_q_b[13]_PORT_B_read_enable = VCC;
XC2_q_b[13]_PORT_B_read_enable_reg = DFFE(XC2_q_b[13]_PORT_B_read_enable, XC2_q_b[13]_clock_1, , , );
XC2_q_b[13]_clock_0 = CLOCK_50;
XC2_q_b[13]_clock_1 = CLOCK_50;
XC2_q_b[13]_clock_enable_0 = RC1_W_rf_wren;
XC2_q_b[13]_PORT_B_data_out = MEMORY(XC2_q_b[13]_PORT_A_data_in_reg, , XC2_q_b[13]_PORT_A_address_reg, XC2_q_b[13]_PORT_B_address_reg, XC2_q_b[13]_PORT_A_write_enable_reg, , , XC2_q_b[13]_PORT_B_read_enable_reg, , , XC2_q_b[13]_clock_0, XC2_q_b[13]_clock_1, XC2_q_b[13]_clock_enable_0, , , , , );
XC2_q_b[13] = XC2_q_b[13]_PORT_B_data_out[0];


--RC1L30 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~29
RC1L30_adder_eqn = ( !RC1_F_pc[13] ) + ( GND ) + ( RC1L39 );
RC1L30 = SUM(RC1L30_adder_eqn);

--RC1L31 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~30
RC1L31_adder_eqn = ( !RC1_F_pc[13] ) + ( GND ) + ( RC1L39 );
RC1L31 = CARRY(RC1L31_adder_eqn);


--XC1_q_b[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[15]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC1_q_b[15]_PORT_A_data_in = RC1L826;
XC1_q_b[15]_PORT_A_data_in_reg = DFFE(XC1_q_b[15]_PORT_A_data_in, XC1_q_b[15]_clock_0, , , );
XC1_q_b[15]_PORT_A_address = BUS(RC1_R_dst_regnum[0], RC1_R_dst_regnum[1], RC1_R_dst_regnum[2], RC1_R_dst_regnum[3], RC1_R_dst_regnum[4]);
XC1_q_b[15]_PORT_A_address_reg = DFFE(XC1_q_b[15]_PORT_A_address, XC1_q_b[15]_clock_0, , , );
XC1_q_b[15]_PORT_B_address = BUS(RC1_D_iw[27], RC1_D_iw[28], RC1_D_iw[29], RC1_D_iw[30], RC1_D_iw[31]);
XC1_q_b[15]_PORT_B_address_reg = DFFE(XC1_q_b[15]_PORT_B_address, XC1_q_b[15]_clock_1, , , );
XC1_q_b[15]_PORT_A_write_enable = RC1_W_rf_wren;
XC1_q_b[15]_PORT_A_write_enable_reg = DFFE(XC1_q_b[15]_PORT_A_write_enable, XC1_q_b[15]_clock_0, , , );
XC1_q_b[15]_PORT_B_read_enable = VCC;
XC1_q_b[15]_PORT_B_read_enable_reg = DFFE(XC1_q_b[15]_PORT_B_read_enable, XC1_q_b[15]_clock_1, , , );
XC1_q_b[15]_clock_0 = CLOCK_50;
XC1_q_b[15]_clock_1 = CLOCK_50;
XC1_q_b[15]_clock_enable_0 = RC1_W_rf_wren;
XC1_q_b[15]_PORT_B_data_out = MEMORY(XC1_q_b[15]_PORT_A_data_in_reg, , XC1_q_b[15]_PORT_A_address_reg, XC1_q_b[15]_PORT_B_address_reg, XC1_q_b[15]_PORT_A_write_enable_reg, , , XC1_q_b[15]_PORT_B_read_enable_reg, , , XC1_q_b[15]_clock_0, XC1_q_b[15]_clock_1, XC1_q_b[15]_clock_enable_0, , , , , );
XC1_q_b[15] = XC1_q_b[15]_PORT_B_data_out[0];


--XC2_q_b[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[15]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC2_q_b[15]_PORT_A_data_in = RC1L826;
XC2_q_b[15]_PORT_A_data_in_reg = DFFE(XC2_q_b[15]_PORT_A_data_in, XC2_q_b[15]_clock_0, , , );
XC2_q_b[15]_PORT_A_address = BUS(RC1_R_dst_regnum[0], RC1_R_dst_regnum[1], RC1_R_dst_regnum[2], RC1_R_dst_regnum[3], RC1_R_dst_regnum[4]);
XC2_q_b[15]_PORT_A_address_reg = DFFE(XC2_q_b[15]_PORT_A_address, XC2_q_b[15]_clock_0, , , );
XC2_q_b[15]_PORT_B_address = BUS(RC1_D_iw[22], RC1_D_iw[23], RC1_D_iw[24], RC1_D_iw[25], RC1_D_iw[26]);
XC2_q_b[15]_PORT_B_address_reg = DFFE(XC2_q_b[15]_PORT_B_address, XC2_q_b[15]_clock_1, , , );
XC2_q_b[15]_PORT_A_write_enable = RC1_W_rf_wren;
XC2_q_b[15]_PORT_A_write_enable_reg = DFFE(XC2_q_b[15]_PORT_A_write_enable, XC2_q_b[15]_clock_0, , , );
XC2_q_b[15]_PORT_B_read_enable = VCC;
XC2_q_b[15]_PORT_B_read_enable_reg = DFFE(XC2_q_b[15]_PORT_B_read_enable, XC2_q_b[15]_clock_1, , , );
XC2_q_b[15]_clock_0 = CLOCK_50;
XC2_q_b[15]_clock_1 = CLOCK_50;
XC2_q_b[15]_clock_enable_0 = RC1_W_rf_wren;
XC2_q_b[15]_PORT_B_data_out = MEMORY(XC2_q_b[15]_PORT_A_data_in_reg, , XC2_q_b[15]_PORT_A_address_reg, XC2_q_b[15]_PORT_B_address_reg, XC2_q_b[15]_PORT_A_write_enable_reg, , , XC2_q_b[15]_PORT_B_read_enable_reg, , , XC2_q_b[15]_clock_0, XC2_q_b[15]_clock_1, XC2_q_b[15]_clock_enable_0, , , , , );
XC2_q_b[15] = XC2_q_b[15]_PORT_B_data_out[0];


--RC1_E_shift_rot_result[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[17]
--register power-up is low

RC1_E_shift_rot_result[17] = DFFEAS(RC1L451, CLOCK_50, !Z1_r_sync_rst,  ,  , RC1_E_src1[17],  ,  , RC1_E_new_inst);


--RC1L34 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~33
RC1L34_adder_eqn = ( RC1_F_pc[14] ) + ( GND ) + ( RC1L31 );
RC1L34 = SUM(RC1L34_adder_eqn);


--XC1_q_b[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[16]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC1_q_b[16]_PORT_A_data_in = RC1L827;
XC1_q_b[16]_PORT_A_data_in_reg = DFFE(XC1_q_b[16]_PORT_A_data_in, XC1_q_b[16]_clock_0, , , );
XC1_q_b[16]_PORT_A_address = BUS(RC1_R_dst_regnum[0], RC1_R_dst_regnum[1], RC1_R_dst_regnum[2], RC1_R_dst_regnum[3], RC1_R_dst_regnum[4]);
XC1_q_b[16]_PORT_A_address_reg = DFFE(XC1_q_b[16]_PORT_A_address, XC1_q_b[16]_clock_0, , , );
XC1_q_b[16]_PORT_B_address = BUS(RC1_D_iw[27], RC1_D_iw[28], RC1_D_iw[29], RC1_D_iw[30], RC1_D_iw[31]);
XC1_q_b[16]_PORT_B_address_reg = DFFE(XC1_q_b[16]_PORT_B_address, XC1_q_b[16]_clock_1, , , );
XC1_q_b[16]_PORT_A_write_enable = RC1_W_rf_wren;
XC1_q_b[16]_PORT_A_write_enable_reg = DFFE(XC1_q_b[16]_PORT_A_write_enable, XC1_q_b[16]_clock_0, , , );
XC1_q_b[16]_PORT_B_read_enable = VCC;
XC1_q_b[16]_PORT_B_read_enable_reg = DFFE(XC1_q_b[16]_PORT_B_read_enable, XC1_q_b[16]_clock_1, , , );
XC1_q_b[16]_clock_0 = CLOCK_50;
XC1_q_b[16]_clock_1 = CLOCK_50;
XC1_q_b[16]_clock_enable_0 = RC1_W_rf_wren;
XC1_q_b[16]_PORT_B_data_out = MEMORY(XC1_q_b[16]_PORT_A_data_in_reg, , XC1_q_b[16]_PORT_A_address_reg, XC1_q_b[16]_PORT_B_address_reg, XC1_q_b[16]_PORT_A_write_enable_reg, , , XC1_q_b[16]_PORT_B_read_enable_reg, , , XC1_q_b[16]_clock_0, XC1_q_b[16]_clock_1, XC1_q_b[16]_clock_enable_0, , , , , );
XC1_q_b[16] = XC1_q_b[16]_PORT_B_data_out[0];


--XC2_q_b[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[16]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC2_q_b[16]_PORT_A_data_in = RC1L827;
XC2_q_b[16]_PORT_A_data_in_reg = DFFE(XC2_q_b[16]_PORT_A_data_in, XC2_q_b[16]_clock_0, , , );
XC2_q_b[16]_PORT_A_address = BUS(RC1_R_dst_regnum[0], RC1_R_dst_regnum[1], RC1_R_dst_regnum[2], RC1_R_dst_regnum[3], RC1_R_dst_regnum[4]);
XC2_q_b[16]_PORT_A_address_reg = DFFE(XC2_q_b[16]_PORT_A_address, XC2_q_b[16]_clock_0, , , );
XC2_q_b[16]_PORT_B_address = BUS(RC1_D_iw[22], RC1_D_iw[23], RC1_D_iw[24], RC1_D_iw[25], RC1_D_iw[26]);
XC2_q_b[16]_PORT_B_address_reg = DFFE(XC2_q_b[16]_PORT_B_address, XC2_q_b[16]_clock_1, , , );
XC2_q_b[16]_PORT_A_write_enable = RC1_W_rf_wren;
XC2_q_b[16]_PORT_A_write_enable_reg = DFFE(XC2_q_b[16]_PORT_A_write_enable, XC2_q_b[16]_clock_0, , , );
XC2_q_b[16]_PORT_B_read_enable = VCC;
XC2_q_b[16]_PORT_B_read_enable_reg = DFFE(XC2_q_b[16]_PORT_B_read_enable, XC2_q_b[16]_clock_1, , , );
XC2_q_b[16]_clock_0 = CLOCK_50;
XC2_q_b[16]_clock_1 = CLOCK_50;
XC2_q_b[16]_clock_enable_0 = RC1_W_rf_wren;
XC2_q_b[16]_PORT_B_data_out = MEMORY(XC2_q_b[16]_PORT_A_data_in_reg, , XC2_q_b[16]_PORT_A_address_reg, XC2_q_b[16]_PORT_B_address_reg, XC2_q_b[16]_PORT_A_write_enable_reg, , , XC2_q_b[16]_PORT_B_read_enable_reg, , , XC2_q_b[16]_clock_0, XC2_q_b[16]_clock_1, XC2_q_b[16]_clock_enable_0, , , , , );
XC2_q_b[16] = XC2_q_b[16]_PORT_B_data_out[0];


--XC2_q_b[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[14]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC2_q_b[14]_PORT_A_data_in = RC1L825;
XC2_q_b[14]_PORT_A_data_in_reg = DFFE(XC2_q_b[14]_PORT_A_data_in, XC2_q_b[14]_clock_0, , , );
XC2_q_b[14]_PORT_A_address = BUS(RC1_R_dst_regnum[0], RC1_R_dst_regnum[1], RC1_R_dst_regnum[2], RC1_R_dst_regnum[3], RC1_R_dst_regnum[4]);
XC2_q_b[14]_PORT_A_address_reg = DFFE(XC2_q_b[14]_PORT_A_address, XC2_q_b[14]_clock_0, , , );
XC2_q_b[14]_PORT_B_address = BUS(RC1_D_iw[22], RC1_D_iw[23], RC1_D_iw[24], RC1_D_iw[25], RC1_D_iw[26]);
XC2_q_b[14]_PORT_B_address_reg = DFFE(XC2_q_b[14]_PORT_B_address, XC2_q_b[14]_clock_1, , , );
XC2_q_b[14]_PORT_A_write_enable = RC1_W_rf_wren;
XC2_q_b[14]_PORT_A_write_enable_reg = DFFE(XC2_q_b[14]_PORT_A_write_enable, XC2_q_b[14]_clock_0, , , );
XC2_q_b[14]_PORT_B_read_enable = VCC;
XC2_q_b[14]_PORT_B_read_enable_reg = DFFE(XC2_q_b[14]_PORT_B_read_enable, XC2_q_b[14]_clock_1, , , );
XC2_q_b[14]_clock_0 = CLOCK_50;
XC2_q_b[14]_clock_1 = CLOCK_50;
XC2_q_b[14]_clock_enable_0 = RC1_W_rf_wren;
XC2_q_b[14]_PORT_B_data_out = MEMORY(XC2_q_b[14]_PORT_A_data_in_reg, , XC2_q_b[14]_PORT_A_address_reg, XC2_q_b[14]_PORT_B_address_reg, XC2_q_b[14]_PORT_A_write_enable_reg, , , XC2_q_b[14]_PORT_B_read_enable_reg, , , XC2_q_b[14]_clock_0, XC2_q_b[14]_clock_1, XC2_q_b[14]_clock_enable_0, , , , , );
XC2_q_b[14] = XC2_q_b[14]_PORT_B_data_out[0];


--RC1L38 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~37
RC1L38_adder_eqn = ( RC1_F_pc[12] ) + ( GND ) + ( RC1L27 );
RC1L38 = SUM(RC1L38_adder_eqn);

--RC1L39 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~38
RC1L39_adder_eqn = ( RC1_F_pc[12] ) + ( GND ) + ( RC1L27 );
RC1L39 = CARRY(RC1L39_adder_eqn);


--XC1_q_b[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[14]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC1_q_b[14]_PORT_A_data_in = RC1L825;
XC1_q_b[14]_PORT_A_data_in_reg = DFFE(XC1_q_b[14]_PORT_A_data_in, XC1_q_b[14]_clock_0, , , );
XC1_q_b[14]_PORT_A_address = BUS(RC1_R_dst_regnum[0], RC1_R_dst_regnum[1], RC1_R_dst_regnum[2], RC1_R_dst_regnum[3], RC1_R_dst_regnum[4]);
XC1_q_b[14]_PORT_A_address_reg = DFFE(XC1_q_b[14]_PORT_A_address, XC1_q_b[14]_clock_0, , , );
XC1_q_b[14]_PORT_B_address = BUS(RC1_D_iw[27], RC1_D_iw[28], RC1_D_iw[29], RC1_D_iw[30], RC1_D_iw[31]);
XC1_q_b[14]_PORT_B_address_reg = DFFE(XC1_q_b[14]_PORT_B_address, XC1_q_b[14]_clock_1, , , );
XC1_q_b[14]_PORT_A_write_enable = RC1_W_rf_wren;
XC1_q_b[14]_PORT_A_write_enable_reg = DFFE(XC1_q_b[14]_PORT_A_write_enable, XC1_q_b[14]_clock_0, , , );
XC1_q_b[14]_PORT_B_read_enable = VCC;
XC1_q_b[14]_PORT_B_read_enable_reg = DFFE(XC1_q_b[14]_PORT_B_read_enable, XC1_q_b[14]_clock_1, , , );
XC1_q_b[14]_clock_0 = CLOCK_50;
XC1_q_b[14]_clock_1 = CLOCK_50;
XC1_q_b[14]_clock_enable_0 = RC1_W_rf_wren;
XC1_q_b[14]_PORT_B_data_out = MEMORY(XC1_q_b[14]_PORT_A_data_in_reg, , XC1_q_b[14]_PORT_A_address_reg, XC1_q_b[14]_PORT_B_address_reg, XC1_q_b[14]_PORT_A_write_enable_reg, , , XC1_q_b[14]_PORT_B_read_enable_reg, , , XC1_q_b[14]_clock_0, XC1_q_b[14]_clock_1, XC1_q_b[14]_clock_enable_0, , , , , );
XC1_q_b[14] = XC1_q_b[14]_PORT_B_data_out[0];


--RC1L42 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~41
RC1L42_adder_eqn = ( RC1_F_pc[8] ) + ( GND ) + ( RC1L51 );
RC1L42 = SUM(RC1L42_adder_eqn);

--RC1L43 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~42
RC1L43_adder_eqn = ( RC1_F_pc[8] ) + ( GND ) + ( RC1L51 );
RC1L43 = CARRY(RC1L43_adder_eqn);


--XC1_q_b[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[10]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC1_q_b[10]_PORT_A_data_in = RC1L821;
XC1_q_b[10]_PORT_A_data_in_reg = DFFE(XC1_q_b[10]_PORT_A_data_in, XC1_q_b[10]_clock_0, , , );
XC1_q_b[10]_PORT_A_address = BUS(RC1_R_dst_regnum[0], RC1_R_dst_regnum[1], RC1_R_dst_regnum[2], RC1_R_dst_regnum[3], RC1_R_dst_regnum[4]);
XC1_q_b[10]_PORT_A_address_reg = DFFE(XC1_q_b[10]_PORT_A_address, XC1_q_b[10]_clock_0, , , );
XC1_q_b[10]_PORT_B_address = BUS(RC1_D_iw[27], RC1_D_iw[28], RC1_D_iw[29], RC1_D_iw[30], RC1_D_iw[31]);
XC1_q_b[10]_PORT_B_address_reg = DFFE(XC1_q_b[10]_PORT_B_address, XC1_q_b[10]_clock_1, , , );
XC1_q_b[10]_PORT_A_write_enable = RC1_W_rf_wren;
XC1_q_b[10]_PORT_A_write_enable_reg = DFFE(XC1_q_b[10]_PORT_A_write_enable, XC1_q_b[10]_clock_0, , , );
XC1_q_b[10]_PORT_B_read_enable = VCC;
XC1_q_b[10]_PORT_B_read_enable_reg = DFFE(XC1_q_b[10]_PORT_B_read_enable, XC1_q_b[10]_clock_1, , , );
XC1_q_b[10]_clock_0 = CLOCK_50;
XC1_q_b[10]_clock_1 = CLOCK_50;
XC1_q_b[10]_clock_enable_0 = RC1_W_rf_wren;
XC1_q_b[10]_PORT_B_data_out = MEMORY(XC1_q_b[10]_PORT_A_data_in_reg, , XC1_q_b[10]_PORT_A_address_reg, XC1_q_b[10]_PORT_B_address_reg, XC1_q_b[10]_PORT_A_write_enable_reg, , , XC1_q_b[10]_PORT_B_read_enable_reg, , , XC1_q_b[10]_clock_0, XC1_q_b[10]_clock_1, XC1_q_b[10]_clock_enable_0, , , , , );
XC1_q_b[10] = XC1_q_b[10]_PORT_B_data_out[0];


--XC2_q_b[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[10]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC2_q_b[10]_PORT_A_data_in = RC1L821;
XC2_q_b[10]_PORT_A_data_in_reg = DFFE(XC2_q_b[10]_PORT_A_data_in, XC2_q_b[10]_clock_0, , , );
XC2_q_b[10]_PORT_A_address = BUS(RC1_R_dst_regnum[0], RC1_R_dst_regnum[1], RC1_R_dst_regnum[2], RC1_R_dst_regnum[3], RC1_R_dst_regnum[4]);
XC2_q_b[10]_PORT_A_address_reg = DFFE(XC2_q_b[10]_PORT_A_address, XC2_q_b[10]_clock_0, , , );
XC2_q_b[10]_PORT_B_address = BUS(RC1_D_iw[22], RC1_D_iw[23], RC1_D_iw[24], RC1_D_iw[25], RC1_D_iw[26]);
XC2_q_b[10]_PORT_B_address_reg = DFFE(XC2_q_b[10]_PORT_B_address, XC2_q_b[10]_clock_1, , , );
XC2_q_b[10]_PORT_A_write_enable = RC1_W_rf_wren;
XC2_q_b[10]_PORT_A_write_enable_reg = DFFE(XC2_q_b[10]_PORT_A_write_enable, XC2_q_b[10]_clock_0, , , );
XC2_q_b[10]_PORT_B_read_enable = VCC;
XC2_q_b[10]_PORT_B_read_enable_reg = DFFE(XC2_q_b[10]_PORT_B_read_enable, XC2_q_b[10]_clock_1, , , );
XC2_q_b[10]_clock_0 = CLOCK_50;
XC2_q_b[10]_clock_1 = CLOCK_50;
XC2_q_b[10]_clock_enable_0 = RC1_W_rf_wren;
XC2_q_b[10]_PORT_B_data_out = MEMORY(XC2_q_b[10]_PORT_A_data_in_reg, , XC2_q_b[10]_PORT_A_address_reg, XC2_q_b[10]_PORT_B_address_reg, XC2_q_b[10]_PORT_A_write_enable_reg, , , XC2_q_b[10]_PORT_B_read_enable_reg, , , XC2_q_b[10]_clock_0, XC2_q_b[10]_clock_1, XC2_q_b[10]_clock_enable_0, , , , , );
XC2_q_b[10] = XC2_q_b[10]_PORT_B_data_out[0];


--XC2_q_b[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[8]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC2_q_b[8]_PORT_A_data_in = RC1L819;
XC2_q_b[8]_PORT_A_data_in_reg = DFFE(XC2_q_b[8]_PORT_A_data_in, XC2_q_b[8]_clock_0, , , );
XC2_q_b[8]_PORT_A_address = BUS(RC1_R_dst_regnum[0], RC1_R_dst_regnum[1], RC1_R_dst_regnum[2], RC1_R_dst_regnum[3], RC1_R_dst_regnum[4]);
XC2_q_b[8]_PORT_A_address_reg = DFFE(XC2_q_b[8]_PORT_A_address, XC2_q_b[8]_clock_0, , , );
XC2_q_b[8]_PORT_B_address = BUS(RC1_D_iw[22], RC1_D_iw[23], RC1_D_iw[24], RC1_D_iw[25], RC1_D_iw[26]);
XC2_q_b[8]_PORT_B_address_reg = DFFE(XC2_q_b[8]_PORT_B_address, XC2_q_b[8]_clock_1, , , );
XC2_q_b[8]_PORT_A_write_enable = RC1_W_rf_wren;
XC2_q_b[8]_PORT_A_write_enable_reg = DFFE(XC2_q_b[8]_PORT_A_write_enable, XC2_q_b[8]_clock_0, , , );
XC2_q_b[8]_PORT_B_read_enable = VCC;
XC2_q_b[8]_PORT_B_read_enable_reg = DFFE(XC2_q_b[8]_PORT_B_read_enable, XC2_q_b[8]_clock_1, , , );
XC2_q_b[8]_clock_0 = CLOCK_50;
XC2_q_b[8]_clock_1 = CLOCK_50;
XC2_q_b[8]_clock_enable_0 = RC1_W_rf_wren;
XC2_q_b[8]_PORT_B_data_out = MEMORY(XC2_q_b[8]_PORT_A_data_in_reg, , XC2_q_b[8]_PORT_A_address_reg, XC2_q_b[8]_PORT_B_address_reg, XC2_q_b[8]_PORT_A_write_enable_reg, , , XC2_q_b[8]_PORT_B_read_enable_reg, , , XC2_q_b[8]_clock_0, XC2_q_b[8]_clock_1, XC2_q_b[8]_clock_enable_0, , , , , );
XC2_q_b[8] = XC2_q_b[8]_PORT_B_data_out[0];


--RC1L46 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~45
RC1L46_adder_eqn = ( RC1_F_pc[6] ) + ( GND ) + ( RC1L23 );
RC1L46 = SUM(RC1L46_adder_eqn);

--RC1L47 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~46
RC1L47_adder_eqn = ( RC1_F_pc[6] ) + ( GND ) + ( RC1L23 );
RC1L47 = CARRY(RC1L47_adder_eqn);


--XC1_q_b[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[8]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC1_q_b[8]_PORT_A_data_in = RC1L819;
XC1_q_b[8]_PORT_A_data_in_reg = DFFE(XC1_q_b[8]_PORT_A_data_in, XC1_q_b[8]_clock_0, , , );
XC1_q_b[8]_PORT_A_address = BUS(RC1_R_dst_regnum[0], RC1_R_dst_regnum[1], RC1_R_dst_regnum[2], RC1_R_dst_regnum[3], RC1_R_dst_regnum[4]);
XC1_q_b[8]_PORT_A_address_reg = DFFE(XC1_q_b[8]_PORT_A_address, XC1_q_b[8]_clock_0, , , );
XC1_q_b[8]_PORT_B_address = BUS(RC1_D_iw[27], RC1_D_iw[28], RC1_D_iw[29], RC1_D_iw[30], RC1_D_iw[31]);
XC1_q_b[8]_PORT_B_address_reg = DFFE(XC1_q_b[8]_PORT_B_address, XC1_q_b[8]_clock_1, , , );
XC1_q_b[8]_PORT_A_write_enable = RC1_W_rf_wren;
XC1_q_b[8]_PORT_A_write_enable_reg = DFFE(XC1_q_b[8]_PORT_A_write_enable, XC1_q_b[8]_clock_0, , , );
XC1_q_b[8]_PORT_B_read_enable = VCC;
XC1_q_b[8]_PORT_B_read_enable_reg = DFFE(XC1_q_b[8]_PORT_B_read_enable, XC1_q_b[8]_clock_1, , , );
XC1_q_b[8]_clock_0 = CLOCK_50;
XC1_q_b[8]_clock_1 = CLOCK_50;
XC1_q_b[8]_clock_enable_0 = RC1_W_rf_wren;
XC1_q_b[8]_PORT_B_data_out = MEMORY(XC1_q_b[8]_PORT_A_data_in_reg, , XC1_q_b[8]_PORT_A_address_reg, XC1_q_b[8]_PORT_B_address_reg, XC1_q_b[8]_PORT_A_write_enable_reg, , , XC1_q_b[8]_PORT_B_read_enable_reg, , , XC1_q_b[8]_clock_0, XC1_q_b[8]_clock_1, XC1_q_b[8]_clock_enable_0, , , , , );
XC1_q_b[8] = XC1_q_b[8]_PORT_B_data_out[0];


--XC2_q_b[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[9]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC2_q_b[9]_PORT_A_data_in = RC1L820;
XC2_q_b[9]_PORT_A_data_in_reg = DFFE(XC2_q_b[9]_PORT_A_data_in, XC2_q_b[9]_clock_0, , , );
XC2_q_b[9]_PORT_A_address = BUS(RC1_R_dst_regnum[0], RC1_R_dst_regnum[1], RC1_R_dst_regnum[2], RC1_R_dst_regnum[3], RC1_R_dst_regnum[4]);
XC2_q_b[9]_PORT_A_address_reg = DFFE(XC2_q_b[9]_PORT_A_address, XC2_q_b[9]_clock_0, , , );
XC2_q_b[9]_PORT_B_address = BUS(RC1_D_iw[22], RC1_D_iw[23], RC1_D_iw[24], RC1_D_iw[25], RC1_D_iw[26]);
XC2_q_b[9]_PORT_B_address_reg = DFFE(XC2_q_b[9]_PORT_B_address, XC2_q_b[9]_clock_1, , , );
XC2_q_b[9]_PORT_A_write_enable = RC1_W_rf_wren;
XC2_q_b[9]_PORT_A_write_enable_reg = DFFE(XC2_q_b[9]_PORT_A_write_enable, XC2_q_b[9]_clock_0, , , );
XC2_q_b[9]_PORT_B_read_enable = VCC;
XC2_q_b[9]_PORT_B_read_enable_reg = DFFE(XC2_q_b[9]_PORT_B_read_enable, XC2_q_b[9]_clock_1, , , );
XC2_q_b[9]_clock_0 = CLOCK_50;
XC2_q_b[9]_clock_1 = CLOCK_50;
XC2_q_b[9]_clock_enable_0 = RC1_W_rf_wren;
XC2_q_b[9]_PORT_B_data_out = MEMORY(XC2_q_b[9]_PORT_A_data_in_reg, , XC2_q_b[9]_PORT_A_address_reg, XC2_q_b[9]_PORT_B_address_reg, XC2_q_b[9]_PORT_A_write_enable_reg, , , XC2_q_b[9]_PORT_B_read_enable_reg, , , XC2_q_b[9]_clock_0, XC2_q_b[9]_clock_1, XC2_q_b[9]_clock_enable_0, , , , , );
XC2_q_b[9] = XC2_q_b[9]_PORT_B_data_out[0];


--RC1L50 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~49
RC1L50_adder_eqn = ( RC1_F_pc[7] ) + ( GND ) + ( RC1L47 );
RC1L50 = SUM(RC1L50_adder_eqn);

--RC1L51 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~50
RC1L51_adder_eqn = ( RC1_F_pc[7] ) + ( GND ) + ( RC1L47 );
RC1L51 = CARRY(RC1L51_adder_eqn);


--XC1_q_b[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[9]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC1_q_b[9]_PORT_A_data_in = RC1L820;
XC1_q_b[9]_PORT_A_data_in_reg = DFFE(XC1_q_b[9]_PORT_A_data_in, XC1_q_b[9]_clock_0, , , );
XC1_q_b[9]_PORT_A_address = BUS(RC1_R_dst_regnum[0], RC1_R_dst_regnum[1], RC1_R_dst_regnum[2], RC1_R_dst_regnum[3], RC1_R_dst_regnum[4]);
XC1_q_b[9]_PORT_A_address_reg = DFFE(XC1_q_b[9]_PORT_A_address, XC1_q_b[9]_clock_0, , , );
XC1_q_b[9]_PORT_B_address = BUS(RC1_D_iw[27], RC1_D_iw[28], RC1_D_iw[29], RC1_D_iw[30], RC1_D_iw[31]);
XC1_q_b[9]_PORT_B_address_reg = DFFE(XC1_q_b[9]_PORT_B_address, XC1_q_b[9]_clock_1, , , );
XC1_q_b[9]_PORT_A_write_enable = RC1_W_rf_wren;
XC1_q_b[9]_PORT_A_write_enable_reg = DFFE(XC1_q_b[9]_PORT_A_write_enable, XC1_q_b[9]_clock_0, , , );
XC1_q_b[9]_PORT_B_read_enable = VCC;
XC1_q_b[9]_PORT_B_read_enable_reg = DFFE(XC1_q_b[9]_PORT_B_read_enable, XC1_q_b[9]_clock_1, , , );
XC1_q_b[9]_clock_0 = CLOCK_50;
XC1_q_b[9]_clock_1 = CLOCK_50;
XC1_q_b[9]_clock_enable_0 = RC1_W_rf_wren;
XC1_q_b[9]_PORT_B_data_out = MEMORY(XC1_q_b[9]_PORT_A_data_in_reg, , XC1_q_b[9]_PORT_A_address_reg, XC1_q_b[9]_PORT_B_address_reg, XC1_q_b[9]_PORT_A_write_enable_reg, , , XC1_q_b[9]_PORT_B_read_enable_reg, , , XC1_q_b[9]_clock_0, XC1_q_b[9]_clock_1, XC1_q_b[9]_clock_enable_0, , , , , );
XC1_q_b[9] = XC1_q_b[9]_PORT_B_data_out[0];


--RC1L54 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~53
RC1L54_adder_eqn = ( RC1_F_pc[9] ) + ( GND ) + ( RC1L43 );
RC1L54 = SUM(RC1L54_adder_eqn);

--RC1L55 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~54
RC1L55_adder_eqn = ( RC1_F_pc[9] ) + ( GND ) + ( RC1L43 );
RC1L55 = CARRY(RC1L55_adder_eqn);


--XC1_q_b[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[11]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC1_q_b[11]_PORT_A_data_in = RC1L822;
XC1_q_b[11]_PORT_A_data_in_reg = DFFE(XC1_q_b[11]_PORT_A_data_in, XC1_q_b[11]_clock_0, , , );
XC1_q_b[11]_PORT_A_address = BUS(RC1_R_dst_regnum[0], RC1_R_dst_regnum[1], RC1_R_dst_regnum[2], RC1_R_dst_regnum[3], RC1_R_dst_regnum[4]);
XC1_q_b[11]_PORT_A_address_reg = DFFE(XC1_q_b[11]_PORT_A_address, XC1_q_b[11]_clock_0, , , );
XC1_q_b[11]_PORT_B_address = BUS(RC1_D_iw[27], RC1_D_iw[28], RC1_D_iw[29], RC1_D_iw[30], RC1_D_iw[31]);
XC1_q_b[11]_PORT_B_address_reg = DFFE(XC1_q_b[11]_PORT_B_address, XC1_q_b[11]_clock_1, , , );
XC1_q_b[11]_PORT_A_write_enable = RC1_W_rf_wren;
XC1_q_b[11]_PORT_A_write_enable_reg = DFFE(XC1_q_b[11]_PORT_A_write_enable, XC1_q_b[11]_clock_0, , , );
XC1_q_b[11]_PORT_B_read_enable = VCC;
XC1_q_b[11]_PORT_B_read_enable_reg = DFFE(XC1_q_b[11]_PORT_B_read_enable, XC1_q_b[11]_clock_1, , , );
XC1_q_b[11]_clock_0 = CLOCK_50;
XC1_q_b[11]_clock_1 = CLOCK_50;
XC1_q_b[11]_clock_enable_0 = RC1_W_rf_wren;
XC1_q_b[11]_PORT_B_data_out = MEMORY(XC1_q_b[11]_PORT_A_data_in_reg, , XC1_q_b[11]_PORT_A_address_reg, XC1_q_b[11]_PORT_B_address_reg, XC1_q_b[11]_PORT_A_write_enable_reg, , , XC1_q_b[11]_PORT_B_read_enable_reg, , , XC1_q_b[11]_clock_0, XC1_q_b[11]_clock_1, XC1_q_b[11]_clock_enable_0, , , , , );
XC1_q_b[11] = XC1_q_b[11]_PORT_B_data_out[0];


--XC2_q_b[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[11]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC2_q_b[11]_PORT_A_data_in = RC1L822;
XC2_q_b[11]_PORT_A_data_in_reg = DFFE(XC2_q_b[11]_PORT_A_data_in, XC2_q_b[11]_clock_0, , , );
XC2_q_b[11]_PORT_A_address = BUS(RC1_R_dst_regnum[0], RC1_R_dst_regnum[1], RC1_R_dst_regnum[2], RC1_R_dst_regnum[3], RC1_R_dst_regnum[4]);
XC2_q_b[11]_PORT_A_address_reg = DFFE(XC2_q_b[11]_PORT_A_address, XC2_q_b[11]_clock_0, , , );
XC2_q_b[11]_PORT_B_address = BUS(RC1_D_iw[22], RC1_D_iw[23], RC1_D_iw[24], RC1_D_iw[25], RC1_D_iw[26]);
XC2_q_b[11]_PORT_B_address_reg = DFFE(XC2_q_b[11]_PORT_B_address, XC2_q_b[11]_clock_1, , , );
XC2_q_b[11]_PORT_A_write_enable = RC1_W_rf_wren;
XC2_q_b[11]_PORT_A_write_enable_reg = DFFE(XC2_q_b[11]_PORT_A_write_enable, XC2_q_b[11]_clock_0, , , );
XC2_q_b[11]_PORT_B_read_enable = VCC;
XC2_q_b[11]_PORT_B_read_enable_reg = DFFE(XC2_q_b[11]_PORT_B_read_enable, XC2_q_b[11]_clock_1, , , );
XC2_q_b[11]_clock_0 = CLOCK_50;
XC2_q_b[11]_clock_1 = CLOCK_50;
XC2_q_b[11]_clock_enable_0 = RC1_W_rf_wren;
XC2_q_b[11]_PORT_B_data_out = MEMORY(XC2_q_b[11]_PORT_A_data_in_reg, , XC2_q_b[11]_PORT_A_address_reg, XC2_q_b[11]_PORT_B_address_reg, XC2_q_b[11]_PORT_A_write_enable_reg, , , XC2_q_b[11]_PORT_B_read_enable_reg, , , XC2_q_b[11]_clock_0, XC2_q_b[11]_clock_1, XC2_q_b[11]_clock_enable_0, , , , , );
XC2_q_b[11] = XC2_q_b[11]_PORT_B_data_out[0];


--RC1L58 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~57
RC1L58_adder_eqn = ( RC1_F_pc[10] ) + ( GND ) + ( RC1L55 );
RC1L58 = SUM(RC1L58_adder_eqn);

--RC1L59 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~58
RC1L59_adder_eqn = ( RC1_F_pc[10] ) + ( GND ) + ( RC1L55 );
RC1L59 = CARRY(RC1L59_adder_eqn);


--XC1_q_b[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[12]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC1_q_b[12]_PORT_A_data_in = RC1L823;
XC1_q_b[12]_PORT_A_data_in_reg = DFFE(XC1_q_b[12]_PORT_A_data_in, XC1_q_b[12]_clock_0, , , );
XC1_q_b[12]_PORT_A_address = BUS(RC1_R_dst_regnum[0], RC1_R_dst_regnum[1], RC1_R_dst_regnum[2], RC1_R_dst_regnum[3], RC1_R_dst_regnum[4]);
XC1_q_b[12]_PORT_A_address_reg = DFFE(XC1_q_b[12]_PORT_A_address, XC1_q_b[12]_clock_0, , , );
XC1_q_b[12]_PORT_B_address = BUS(RC1_D_iw[27], RC1_D_iw[28], RC1_D_iw[29], RC1_D_iw[30], RC1_D_iw[31]);
XC1_q_b[12]_PORT_B_address_reg = DFFE(XC1_q_b[12]_PORT_B_address, XC1_q_b[12]_clock_1, , , );
XC1_q_b[12]_PORT_A_write_enable = RC1_W_rf_wren;
XC1_q_b[12]_PORT_A_write_enable_reg = DFFE(XC1_q_b[12]_PORT_A_write_enable, XC1_q_b[12]_clock_0, , , );
XC1_q_b[12]_PORT_B_read_enable = VCC;
XC1_q_b[12]_PORT_B_read_enable_reg = DFFE(XC1_q_b[12]_PORT_B_read_enable, XC1_q_b[12]_clock_1, , , );
XC1_q_b[12]_clock_0 = CLOCK_50;
XC1_q_b[12]_clock_1 = CLOCK_50;
XC1_q_b[12]_clock_enable_0 = RC1_W_rf_wren;
XC1_q_b[12]_PORT_B_data_out = MEMORY(XC1_q_b[12]_PORT_A_data_in_reg, , XC1_q_b[12]_PORT_A_address_reg, XC1_q_b[12]_PORT_B_address_reg, XC1_q_b[12]_PORT_A_write_enable_reg, , , XC1_q_b[12]_PORT_B_read_enable_reg, , , XC1_q_b[12]_clock_0, XC1_q_b[12]_clock_1, XC1_q_b[12]_clock_enable_0, , , , , );
XC1_q_b[12] = XC1_q_b[12]_PORT_B_data_out[0];


--XC2_q_b[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[12]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC2_q_b[12]_PORT_A_data_in = RC1L823;
XC2_q_b[12]_PORT_A_data_in_reg = DFFE(XC2_q_b[12]_PORT_A_data_in, XC2_q_b[12]_clock_0, , , );
XC2_q_b[12]_PORT_A_address = BUS(RC1_R_dst_regnum[0], RC1_R_dst_regnum[1], RC1_R_dst_regnum[2], RC1_R_dst_regnum[3], RC1_R_dst_regnum[4]);
XC2_q_b[12]_PORT_A_address_reg = DFFE(XC2_q_b[12]_PORT_A_address, XC2_q_b[12]_clock_0, , , );
XC2_q_b[12]_PORT_B_address = BUS(RC1_D_iw[22], RC1_D_iw[23], RC1_D_iw[24], RC1_D_iw[25], RC1_D_iw[26]);
XC2_q_b[12]_PORT_B_address_reg = DFFE(XC2_q_b[12]_PORT_B_address, XC2_q_b[12]_clock_1, , , );
XC2_q_b[12]_PORT_A_write_enable = RC1_W_rf_wren;
XC2_q_b[12]_PORT_A_write_enable_reg = DFFE(XC2_q_b[12]_PORT_A_write_enable, XC2_q_b[12]_clock_0, , , );
XC2_q_b[12]_PORT_B_read_enable = VCC;
XC2_q_b[12]_PORT_B_read_enable_reg = DFFE(XC2_q_b[12]_PORT_B_read_enable, XC2_q_b[12]_clock_1, , , );
XC2_q_b[12]_clock_0 = CLOCK_50;
XC2_q_b[12]_clock_1 = CLOCK_50;
XC2_q_b[12]_clock_enable_0 = RC1_W_rf_wren;
XC2_q_b[12]_PORT_B_data_out = MEMORY(XC2_q_b[12]_PORT_A_data_in_reg, , XC2_q_b[12]_PORT_A_address_reg, XC2_q_b[12]_PORT_B_address_reg, XC2_q_b[12]_PORT_A_write_enable_reg, , , XC2_q_b[12]_PORT_B_read_enable_reg, , , XC2_q_b[12]_clock_0, XC2_q_b[12]_clock_1, XC2_q_b[12]_clock_enable_0, , , , , );
XC2_q_b[12] = XC2_q_b[12]_PORT_B_data_out[0];


--RC1_W_alu_result[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[1]
--register power-up is low

RC1_W_alu_result[1] = DFFEAS(RC1L313, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , RC1L344,  );


--RC1_av_ld_byte0_data[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[1]
--register power-up is low

RC1_av_ld_byte0_data[1] = DFFEAS(FC1_src_data[1], CLOCK_50, !Z1_r_sync_rst,  , RC1L867, RC1_av_ld_byte1_data[1],  ,  , RC1L972);


--RC1_av_ld_byte0_data[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[2]
--register power-up is low

RC1_av_ld_byte0_data[2] = DFFEAS(FC1_src_data[2], CLOCK_50, !Z1_r_sync_rst,  , RC1L867, RC1_av_ld_byte1_data[2],  ,  , RC1L972);


--RC1_av_ld_byte0_data[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[3]
--register power-up is low

RC1_av_ld_byte0_data[3] = DFFEAS(FC1_src_data[3], CLOCK_50, !Z1_r_sync_rst,  , RC1L867, RC1_av_ld_byte1_data[3],  ,  , RC1L972);


--RC1_av_ld_byte0_data[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[4]
--register power-up is low

RC1_av_ld_byte0_data[4] = DFFEAS(FC1_src_data[4], CLOCK_50, !Z1_r_sync_rst,  , RC1L867, RC1_av_ld_byte1_data[4],  ,  , RC1L972);


--RC1_av_ld_byte0_data[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[5]
--register power-up is low

RC1_av_ld_byte0_data[5] = DFFEAS(FC1_src_data[5], CLOCK_50, !Z1_r_sync_rst,  , RC1L867, RC1_av_ld_byte1_data[5],  ,  , RC1L972);


--RC1_av_ld_byte0_data[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[6]
--register power-up is low

RC1_av_ld_byte0_data[6] = DFFEAS(FC1_src_data[6], CLOCK_50, !Z1_r_sync_rst,  , RC1L867, RC1_av_ld_byte1_data[6],  ,  , RC1L972);


--V1L122 is nios_system:u0|lab4:my_custom_ip_0|Add0~121
V1L122_adder_eqn = ( V1_periodCount[1] ) + ( GND ) + ( V1L127 );
V1L122 = SUM(V1L122_adder_eqn);

--V1L123 is nios_system:u0|lab4:my_custom_ip_0|Add0~122
V1L123_adder_eqn = ( V1_periodCount[1] ) + ( GND ) + ( V1L127 );
V1L123 = CARRY(V1L123_adder_eqn);


--V1L126 is nios_system:u0|lab4:my_custom_ip_0|Add0~125
V1L126_adder_eqn = ( V1_periodCount[0] ) + ( VCC ) + ( !VCC );
V1L126 = SUM(V1L126_adder_eqn);

--V1L127 is nios_system:u0|lab4:my_custom_ip_0|Add0~126
V1L127_adder_eqn = ( V1_periodCount[0] ) + ( VCC ) + ( !VCC );
V1L127 = CARRY(V1L127_adder_eqn);


--CB1_count[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[0]
--register power-up is low

CB1_count[0] = AMPP_FUNCTION(A1L51, CB1L16, !A1L43, !A1L49, CB1L57);


--CB1_td_shift[10] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[10]
--register power-up is low

CB1_td_shift[10] = AMPP_FUNCTION(A1L51, A1L52, !A1L43, !A1L49, CB1L57);


--CB1_count[8] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[8]
--register power-up is low

CB1_count[8] = AMPP_FUNCTION(A1L51, CB1_count[7], !A1L43, !A1L49, CB1L57);


--ND1_sr[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[3]
--register power-up is low

ND1_sr[3] = DFFEAS(ND1L59, A1L77,  ,  , ND1L24,  ,  , ND1L23,  );


--AD1_break_readreg[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[1]
--register power-up is low

AD1_break_readreg[1] = DFFEAS(MD1_jdo[1], CLOCK_50,  ,  , AD1L8,  ,  , AD1L9,  );


--KD1_MonDReg[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[1]
--register power-up is low

KD1_MonDReg[1] = DFFEAS(MD1_jdo[4], CLOCK_50,  ,  , KD1L50, WD1_q_a[1],  , KD1L83, MD1_take_action_ocimem_b);


--WD1_q_a[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[0]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
WD1_q_a[0]_PORT_A_data_in = KD1L120;
WD1_q_a[0]_PORT_A_data_in_reg = DFFE(WD1_q_a[0]_PORT_A_data_in, WD1_q_a[0]_clock_0, , , WD1_q_a[0]_clock_enable_0);
WD1_q_a[0]_PORT_A_address = BUS(KD1L107, KD1L108, KD1L109, KD1L110, KD1L111, KD1L112, KD1L113, KD1L114);
WD1_q_a[0]_PORT_A_address_reg = DFFE(WD1_q_a[0]_PORT_A_address, WD1_q_a[0]_clock_0, , , WD1_q_a[0]_clock_enable_0);
WD1_q_a[0]_PORT_A_write_enable = KD1L153;
WD1_q_a[0]_PORT_A_write_enable_reg = DFFE(WD1_q_a[0]_PORT_A_write_enable, WD1_q_a[0]_clock_0, , , WD1_q_a[0]_clock_enable_0);
WD1_q_a[0]_PORT_A_read_enable = !KD1L153;
WD1_q_a[0]_PORT_A_read_enable_reg = DFFE(WD1_q_a[0]_PORT_A_read_enable, WD1_q_a[0]_clock_0, , , WD1_q_a[0]_clock_enable_0);
WD1_q_a[0]_PORT_A_byte_mask = KD1L115;
WD1_q_a[0]_PORT_A_byte_mask_reg = DFFE(WD1_q_a[0]_PORT_A_byte_mask, WD1_q_a[0]_clock_0, , , WD1_q_a[0]_clock_enable_0);
WD1_q_a[0]_clock_0 = CLOCK_50;
WD1_q_a[0]_clock_enable_0 = KD1_ociram_reset_req;
WD1_q_a[0]_PORT_A_data_out = MEMORY(WD1_q_a[0]_PORT_A_data_in_reg, , WD1_q_a[0]_PORT_A_address_reg, , WD1_q_a[0]_PORT_A_write_enable_reg, WD1_q_a[0]_PORT_A_read_enable_reg, , , WD1_q_a[0]_PORT_A_byte_mask_reg, , WD1_q_a[0]_clock_0, , WD1_q_a[0]_clock_enable_0, , , , , );
WD1_q_a[0] = WD1_q_a[0]_PORT_A_data_out[0];


--KD1_MonAReg[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[3]
--register power-up is low

KD1_MonAReg[3] = DFFEAS(KD1L7, CLOCK_50,  ,  , MD1L49, MD1_jdo[27],  ,  , MD1_take_action_ocimem_a);


--KD1_MonAReg[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[2]
--register power-up is low

KD1_MonAReg[2] = DFFEAS(KD1L11, CLOCK_50,  ,  , MD1L49, MD1_jdo[26],  ,  , MD1_take_action_ocimem_a);


--KD1_MonAReg[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[4]
--register power-up is low

KD1_MonAReg[4] = DFFEAS(KD1L15, CLOCK_50,  ,  , MD1L49, MD1_jdo[28],  ,  , MD1_take_action_ocimem_a);


--RC1_E_shift_rot_cnt[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[4]
--register power-up is low

RC1_E_shift_rot_cnt[4] = DFFEAS(RC1L197, CLOCK_50, !Z1_r_sync_rst,  ,  , RC1_E_src2[4],  ,  , RC1_E_new_inst);


--RC1_E_shift_rot_cnt[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[3]
--register power-up is low

RC1_E_shift_rot_cnt[3] = DFFEAS(RC1L198, CLOCK_50, !Z1_r_sync_rst,  ,  , RC1_E_src2[3],  ,  , RC1_E_new_inst);


--RC1_E_shift_rot_cnt[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[2]
--register power-up is low

RC1_E_shift_rot_cnt[2] = DFFEAS(RC1L199, CLOCK_50, !Z1_r_sync_rst,  ,  , RC1_E_src2[2],  ,  , RC1_E_new_inst);


--RC1_E_shift_rot_cnt[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[1]
--register power-up is low

RC1_E_shift_rot_cnt[1] = DFFEAS(RC1L200, CLOCK_50, !Z1_r_sync_rst,  ,  , RC1_E_src2[1],  ,  , RC1_E_new_inst);


--RC1_E_shift_rot_cnt[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[0]
--register power-up is low

RC1_E_shift_rot_cnt[0] = DFFEAS(RC1_E_src2[0], CLOCK_50, !Z1_r_sync_rst,  ,  , RC1L395,  ,  , !RC1_E_new_inst);


--XB8_av_readdata_pre[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex0_s1_translator|av_readdata_pre[0]
--register power-up is low

XB8_av_readdata_pre[0] = DFFEAS(R1_data_out[0], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , Y1L28,  );


--XD1_q_a[0] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[0]
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
XD1_q_a[0]_PORT_A_data_in = UB2L25;
XD1_q_a[0]_PORT_A_data_in_reg = DFFE(XD1_q_a[0]_PORT_A_data_in, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_PORT_A_address = BUS(UB2_src_data[38], UB2_src_data[39], UB2_src_data[40], UB2_src_data[41], UB2_src_data[42], UB2_src_data[43], UB2_src_data[44], UB2_src_data[45], UB2_src_data[46], UB2_src_data[47], UB2_src_data[48], UB2_src_data[49], UB2_src_data[50]);
XD1_q_a[0]_PORT_A_address_reg = DFFE(XD1_q_a[0]_PORT_A_address, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_PORT_A_write_enable = !X1L1;
XD1_q_a[0]_PORT_A_write_enable_reg = DFFE(XD1_q_a[0]_PORT_A_write_enable, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_PORT_A_read_enable = X1L1;
XD1_q_a[0]_PORT_A_read_enable_reg = DFFE(XD1_q_a[0]_PORT_A_read_enable, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_PORT_A_byte_mask = UB2_src_data[32];
XD1_q_a[0]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[0]_PORT_A_byte_mask, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_clock_0 = CLOCK_50;
XD1_q_a[0]_clock_enable_0 = !Z1_r_early_rst;
XD1_q_a[0]_PORT_A_data_out = MEMORY(XD1_q_a[0]_PORT_A_data_in_reg, , XD1_q_a[0]_PORT_A_address_reg, , XD1_q_a[0]_PORT_A_write_enable_reg, XD1_q_a[0]_PORT_A_read_enable_reg, , , XD1_q_a[0]_PORT_A_byte_mask_reg, , XD1_q_a[0]_clock_0, , XD1_q_a[0]_clock_enable_0, , , , , );
XD1_q_a[0] = XD1_q_a[0]_PORT_A_data_out[0];


--XB9_av_readdata_pre[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex1_s1_translator|av_readdata_pre[0]
--register power-up is low

XB9_av_readdata_pre[0] = DFFEAS(R2_data_out[0], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , Y1L28,  );


--XB12_av_readdata_pre[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex5_s1_translator|av_readdata_pre[0]
--register power-up is low

XB12_av_readdata_pre[0] = DFFEAS(R5_data_out[0], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , Y1L28,  );


--XB1_av_readdata_pre[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[0]
--register power-up is low

XB1_av_readdata_pre[0] = DFFEAS(T1_ien_AF, CLOCK_50, !Z1_r_sync_rst,  ,  , MB2_q_b[0],  ,  , T1_read_0);


--XB10_av_readdata_pre[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex2_s1_translator|av_readdata_pre[0]
--register power-up is low

XB10_av_readdata_pre[0] = DFFEAS(R3_data_out[0], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , Y1L28,  );


--XB11_av_readdata_pre[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex4_s1_translator|av_readdata_pre[0]
--register power-up is low

XB11_av_readdata_pre[0] = DFFEAS(R4_data_out[0], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , Y1L28,  );


--RC1L126 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~65
RC1L126_adder_eqn = ( RC1_E_alu_sub ) + ( GND ) + ( RC1L135 );
RC1L126 = SUM(RC1L126_adder_eqn);


--RC1_E_src1[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[1]
--register power-up is low

RC1_E_src1[1] = DFFEAS(XC1_q_b[1], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , RC1L488,  );


--RC1_E_src2[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[24]
--register power-up is low

RC1_E_src2[24] = DFFEAS(RC1L728, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , RC1L736,  );


--RC1_E_src1[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[24]
--register power-up is low

RC1_E_src1[24] = DFFEAS(XC1_q_b[24], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , RC1L488,  );


--RC1_E_src2[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[22]
--register power-up is low

RC1_E_src2[22] = DFFEAS(RC1L726, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , RC1L736,  );


--RC1_E_src1[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[22]
--register power-up is low

RC1_E_src1[22] = DFFEAS(XC1_q_b[22], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , RC1L488,  );


--RC1_E_src2[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[21]
--register power-up is low

RC1_E_src2[21] = DFFEAS(RC1L725, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , RC1L736,  );


--RC1_E_src1[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[21]
--register power-up is low

RC1_E_src1[21] = DFFEAS(XC1_q_b[21], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , RC1L488,  );


--RC1_E_src2[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[20]
--register power-up is low

RC1_E_src2[20] = DFFEAS(RC1L724, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , RC1L736,  );


--RC1_E_src1[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[20]
--register power-up is low

RC1_E_src1[20] = DFFEAS(XC1_q_b[20], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , RC1L488,  );


--RC1_E_src2[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[19]
--register power-up is low

RC1_E_src2[19] = DFFEAS(RC1L723, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , RC1L736,  );


--RC1_E_src1[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[19]
--register power-up is low

RC1_E_src1[19] = DFFEAS(XC1_q_b[19], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , RC1L488,  );


--RC1_E_src2[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[18]
--register power-up is low

RC1_E_src2[18] = DFFEAS(RC1L722, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , RC1L736,  );


--RC1_E_src1[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[18]
--register power-up is low

RC1_E_src1[18] = DFFEAS(XC1_q_b[18], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , RC1L488,  );


--RC1_E_src2[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[17]
--register power-up is low

RC1_E_src2[17] = DFFEAS(RC1L721, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , RC1L736,  );


--RC1_E_src1[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[17]
--register power-up is low

RC1_E_src1[17] = DFFEAS(XC1_q_b[17], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , RC1L488,  );


--RC1_E_src2[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[25]
--register power-up is low

RC1_E_src2[25] = DFFEAS(RC1L729, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , RC1L736,  );


--RC1_E_src1[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[25]
--register power-up is low

RC1_E_src1[25] = DFFEAS(XC1_q_b[25], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , RC1L488,  );


--RC1_E_src2[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[23]
--register power-up is low

RC1_E_src2[23] = DFFEAS(RC1L727, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , RC1L736,  );


--RC1_E_src1[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[23]
--register power-up is low

RC1_E_src1[23] = DFFEAS(XC1_q_b[23], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , RC1L488,  );


--RC1_E_src2[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[27]
--register power-up is low

RC1_E_src2[27] = DFFEAS(RC1L731, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , RC1L736,  );


--RC1_E_src1[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[27]
--register power-up is low

RC1_E_src1[27] = DFFEAS(XC1_q_b[27], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , RC1L488,  );


--RC1_E_src2[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[26]
--register power-up is low

RC1_E_src2[26] = DFFEAS(RC1L730, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , RC1L736,  );


--RC1_E_src1[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[26]
--register power-up is low

RC1_E_src1[26] = DFFEAS(XC1_q_b[26], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , RC1L488,  );


--RC1_E_src2[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[29]
--register power-up is low

RC1_E_src2[29] = DFFEAS(RC1L733, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , RC1L736,  );


--RC1_E_src1[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[29]
--register power-up is low

RC1_E_src1[29] = DFFEAS(XC1_q_b[29], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , RC1L488,  );


--RC1_E_src2[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[28]
--register power-up is low

RC1_E_src2[28] = DFFEAS(RC1L732, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , RC1L736,  );


--RC1_E_src1[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[28]
--register power-up is low

RC1_E_src1[28] = DFFEAS(XC1_q_b[28], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , RC1L488,  );


--RC1_E_src1[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[0]
--register power-up is low

RC1_E_src1[0] = DFFEAS(XC1_q_b[0], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , RC1L488,  );


--RC1_E_src1[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[31]
--register power-up is low

RC1_E_src1[31] = DFFEAS(XC1_q_b[31], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , RC1L488,  );


--RC1_E_src2[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[30]
--register power-up is low

RC1_E_src2[30] = DFFEAS(RC1L734, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , RC1L736,  );


--RC1_E_src1[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[30]
--register power-up is low

RC1_E_src1[30] = DFFEAS(XC1_q_b[30], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , RC1L488,  );


--RC1_W_estatus_reg is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_estatus_reg
--register power-up is low

RC1_W_estatus_reg = DFFEAS(RC1L793, CLOCK_50, !Z1_r_sync_rst,  , RC1_E_valid_from_R, RC1_W_status_reg_pie,  ,  , RC1_R_ctrl_exception);


--RC1_E_shift_rot_result[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[0]
--register power-up is low

RC1_E_shift_rot_result[0] = DFFEAS(RC1L434, CLOCK_50, !Z1_r_sync_rst,  ,  , RC1_E_src1[0],  ,  , RC1_E_new_inst);


--RC1L130 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~69
RC1L130_adder_eqn = ( !RC1_E_alu_sub $ (!RC1_E_src2[0]) ) + ( RC1_E_src1[0] ) + ( RC1L139 );
RC1L130 = SUM(RC1L130_adder_eqn);

--RC1L131 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~70
RC1L131_adder_eqn = ( !RC1_E_alu_sub $ (!RC1_E_src2[0]) ) + ( RC1_E_src1[0] ) + ( RC1L139 );
RC1L131 = CARRY(RC1L131_adder_eqn);


--XD1_q_a[22] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[22]
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
XD1_q_a[22]_PORT_A_data_in = UB2L26;
XD1_q_a[22]_PORT_A_data_in_reg = DFFE(XD1_q_a[22]_PORT_A_data_in, XD1_q_a[22]_clock_0, , , XD1_q_a[22]_clock_enable_0);
XD1_q_a[22]_PORT_A_address = BUS(UB2_src_data[38], UB2_src_data[39], UB2_src_data[40], UB2_src_data[41], UB2_src_data[42], UB2_src_data[43], UB2_src_data[44], UB2_src_data[45], UB2_src_data[46], UB2_src_data[47], UB2_src_data[48], UB2_src_data[49], UB2_src_data[50]);
XD1_q_a[22]_PORT_A_address_reg = DFFE(XD1_q_a[22]_PORT_A_address, XD1_q_a[22]_clock_0, , , XD1_q_a[22]_clock_enable_0);
XD1_q_a[22]_PORT_A_write_enable = !X1L1;
XD1_q_a[22]_PORT_A_write_enable_reg = DFFE(XD1_q_a[22]_PORT_A_write_enable, XD1_q_a[22]_clock_0, , , XD1_q_a[22]_clock_enable_0);
XD1_q_a[22]_PORT_A_read_enable = X1L1;
XD1_q_a[22]_PORT_A_read_enable_reg = DFFE(XD1_q_a[22]_PORT_A_read_enable, XD1_q_a[22]_clock_0, , , XD1_q_a[22]_clock_enable_0);
XD1_q_a[22]_PORT_A_byte_mask = UB2_src_data[34];
XD1_q_a[22]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[22]_PORT_A_byte_mask, XD1_q_a[22]_clock_0, , , XD1_q_a[22]_clock_enable_0);
XD1_q_a[22]_clock_0 = CLOCK_50;
XD1_q_a[22]_clock_enable_0 = !Z1_r_early_rst;
XD1_q_a[22]_PORT_A_data_out = MEMORY(XD1_q_a[22]_PORT_A_data_in_reg, , XD1_q_a[22]_PORT_A_address_reg, , XD1_q_a[22]_PORT_A_write_enable_reg, XD1_q_a[22]_PORT_A_read_enable_reg, , , XD1_q_a[22]_PORT_A_byte_mask_reg, , XD1_q_a[22]_clock_0, , XD1_q_a[22]_clock_enable_0, , , , , );
XD1_q_a[22] = XD1_q_a[22]_PORT_A_data_out[0];


--XD1_q_a[23] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[23]
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
XD1_q_a[23]_PORT_A_data_in = UB2L27;
XD1_q_a[23]_PORT_A_data_in_reg = DFFE(XD1_q_a[23]_PORT_A_data_in, XD1_q_a[23]_clock_0, , , XD1_q_a[23]_clock_enable_0);
XD1_q_a[23]_PORT_A_address = BUS(UB2_src_data[38], UB2_src_data[39], UB2_src_data[40], UB2_src_data[41], UB2_src_data[42], UB2_src_data[43], UB2_src_data[44], UB2_src_data[45], UB2_src_data[46], UB2_src_data[47], UB2_src_data[48], UB2_src_data[49], UB2_src_data[50]);
XD1_q_a[23]_PORT_A_address_reg = DFFE(XD1_q_a[23]_PORT_A_address, XD1_q_a[23]_clock_0, , , XD1_q_a[23]_clock_enable_0);
XD1_q_a[23]_PORT_A_write_enable = !X1L1;
XD1_q_a[23]_PORT_A_write_enable_reg = DFFE(XD1_q_a[23]_PORT_A_write_enable, XD1_q_a[23]_clock_0, , , XD1_q_a[23]_clock_enable_0);
XD1_q_a[23]_PORT_A_read_enable = X1L1;
XD1_q_a[23]_PORT_A_read_enable_reg = DFFE(XD1_q_a[23]_PORT_A_read_enable, XD1_q_a[23]_clock_0, , , XD1_q_a[23]_clock_enable_0);
XD1_q_a[23]_PORT_A_byte_mask = UB2_src_data[34];
XD1_q_a[23]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[23]_PORT_A_byte_mask, XD1_q_a[23]_clock_0, , , XD1_q_a[23]_clock_enable_0);
XD1_q_a[23]_clock_0 = CLOCK_50;
XD1_q_a[23]_clock_enable_0 = !Z1_r_early_rst;
XD1_q_a[23]_PORT_A_data_out = MEMORY(XD1_q_a[23]_PORT_A_data_in_reg, , XD1_q_a[23]_PORT_A_address_reg, , XD1_q_a[23]_PORT_A_write_enable_reg, XD1_q_a[23]_PORT_A_read_enable_reg, , , XD1_q_a[23]_PORT_A_byte_mask_reg, , XD1_q_a[23]_clock_0, , XD1_q_a[23]_clock_enable_0, , , , , );
XD1_q_a[23] = XD1_q_a[23]_PORT_A_data_out[0];


--XD1_q_a[24] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[24]
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
XD1_q_a[24]_PORT_A_data_in = UB2L28;
XD1_q_a[24]_PORT_A_data_in_reg = DFFE(XD1_q_a[24]_PORT_A_data_in, XD1_q_a[24]_clock_0, , , XD1_q_a[24]_clock_enable_0);
XD1_q_a[24]_PORT_A_address = BUS(UB2_src_data[38], UB2_src_data[39], UB2_src_data[40], UB2_src_data[41], UB2_src_data[42], UB2_src_data[43], UB2_src_data[44], UB2_src_data[45], UB2_src_data[46], UB2_src_data[47], UB2_src_data[48], UB2_src_data[49], UB2_src_data[50]);
XD1_q_a[24]_PORT_A_address_reg = DFFE(XD1_q_a[24]_PORT_A_address, XD1_q_a[24]_clock_0, , , XD1_q_a[24]_clock_enable_0);
XD1_q_a[24]_PORT_A_write_enable = !X1L1;
XD1_q_a[24]_PORT_A_write_enable_reg = DFFE(XD1_q_a[24]_PORT_A_write_enable, XD1_q_a[24]_clock_0, , , XD1_q_a[24]_clock_enable_0);
XD1_q_a[24]_PORT_A_read_enable = X1L1;
XD1_q_a[24]_PORT_A_read_enable_reg = DFFE(XD1_q_a[24]_PORT_A_read_enable, XD1_q_a[24]_clock_0, , , XD1_q_a[24]_clock_enable_0);
XD1_q_a[24]_PORT_A_byte_mask = UB2_src_data[35];
XD1_q_a[24]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[24]_PORT_A_byte_mask, XD1_q_a[24]_clock_0, , , XD1_q_a[24]_clock_enable_0);
XD1_q_a[24]_clock_0 = CLOCK_50;
XD1_q_a[24]_clock_enable_0 = !Z1_r_early_rst;
XD1_q_a[24]_PORT_A_data_out = MEMORY(XD1_q_a[24]_PORT_A_data_in_reg, , XD1_q_a[24]_PORT_A_address_reg, , XD1_q_a[24]_PORT_A_write_enable_reg, XD1_q_a[24]_PORT_A_read_enable_reg, , , XD1_q_a[24]_PORT_A_byte_mask_reg, , XD1_q_a[24]_clock_0, , XD1_q_a[24]_clock_enable_0, , , , , );
XD1_q_a[24] = XD1_q_a[24]_PORT_A_data_out[0];


--XD1_q_a[25] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[25]
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
XD1_q_a[25]_PORT_A_data_in = UB2L29;
XD1_q_a[25]_PORT_A_data_in_reg = DFFE(XD1_q_a[25]_PORT_A_data_in, XD1_q_a[25]_clock_0, , , XD1_q_a[25]_clock_enable_0);
XD1_q_a[25]_PORT_A_address = BUS(UB2_src_data[38], UB2_src_data[39], UB2_src_data[40], UB2_src_data[41], UB2_src_data[42], UB2_src_data[43], UB2_src_data[44], UB2_src_data[45], UB2_src_data[46], UB2_src_data[47], UB2_src_data[48], UB2_src_data[49], UB2_src_data[50]);
XD1_q_a[25]_PORT_A_address_reg = DFFE(XD1_q_a[25]_PORT_A_address, XD1_q_a[25]_clock_0, , , XD1_q_a[25]_clock_enable_0);
XD1_q_a[25]_PORT_A_write_enable = !X1L1;
XD1_q_a[25]_PORT_A_write_enable_reg = DFFE(XD1_q_a[25]_PORT_A_write_enable, XD1_q_a[25]_clock_0, , , XD1_q_a[25]_clock_enable_0);
XD1_q_a[25]_PORT_A_read_enable = X1L1;
XD1_q_a[25]_PORT_A_read_enable_reg = DFFE(XD1_q_a[25]_PORT_A_read_enable, XD1_q_a[25]_clock_0, , , XD1_q_a[25]_clock_enable_0);
XD1_q_a[25]_PORT_A_byte_mask = UB2_src_data[35];
XD1_q_a[25]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[25]_PORT_A_byte_mask, XD1_q_a[25]_clock_0, , , XD1_q_a[25]_clock_enable_0);
XD1_q_a[25]_clock_0 = CLOCK_50;
XD1_q_a[25]_clock_enable_0 = !Z1_r_early_rst;
XD1_q_a[25]_PORT_A_data_out = MEMORY(XD1_q_a[25]_PORT_A_data_in_reg, , XD1_q_a[25]_PORT_A_address_reg, , XD1_q_a[25]_PORT_A_write_enable_reg, XD1_q_a[25]_PORT_A_read_enable_reg, , , XD1_q_a[25]_PORT_A_byte_mask_reg, , XD1_q_a[25]_clock_0, , XD1_q_a[25]_clock_enable_0, , , , , );
XD1_q_a[25] = XD1_q_a[25]_PORT_A_data_out[0];


--XD1_q_a[26] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[26]
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
XD1_q_a[26]_PORT_A_data_in = UB2L30;
XD1_q_a[26]_PORT_A_data_in_reg = DFFE(XD1_q_a[26]_PORT_A_data_in, XD1_q_a[26]_clock_0, , , XD1_q_a[26]_clock_enable_0);
XD1_q_a[26]_PORT_A_address = BUS(UB2_src_data[38], UB2_src_data[39], UB2_src_data[40], UB2_src_data[41], UB2_src_data[42], UB2_src_data[43], UB2_src_data[44], UB2_src_data[45], UB2_src_data[46], UB2_src_data[47], UB2_src_data[48], UB2_src_data[49], UB2_src_data[50]);
XD1_q_a[26]_PORT_A_address_reg = DFFE(XD1_q_a[26]_PORT_A_address, XD1_q_a[26]_clock_0, , , XD1_q_a[26]_clock_enable_0);
XD1_q_a[26]_PORT_A_write_enable = !X1L1;
XD1_q_a[26]_PORT_A_write_enable_reg = DFFE(XD1_q_a[26]_PORT_A_write_enable, XD1_q_a[26]_clock_0, , , XD1_q_a[26]_clock_enable_0);
XD1_q_a[26]_PORT_A_read_enable = X1L1;
XD1_q_a[26]_PORT_A_read_enable_reg = DFFE(XD1_q_a[26]_PORT_A_read_enable, XD1_q_a[26]_clock_0, , , XD1_q_a[26]_clock_enable_0);
XD1_q_a[26]_PORT_A_byte_mask = UB2_src_data[35];
XD1_q_a[26]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[26]_PORT_A_byte_mask, XD1_q_a[26]_clock_0, , , XD1_q_a[26]_clock_enable_0);
XD1_q_a[26]_clock_0 = CLOCK_50;
XD1_q_a[26]_clock_enable_0 = !Z1_r_early_rst;
XD1_q_a[26]_PORT_A_data_out = MEMORY(XD1_q_a[26]_PORT_A_data_in_reg, , XD1_q_a[26]_PORT_A_address_reg, , XD1_q_a[26]_PORT_A_write_enable_reg, XD1_q_a[26]_PORT_A_read_enable_reg, , , XD1_q_a[26]_PORT_A_byte_mask_reg, , XD1_q_a[26]_clock_0, , XD1_q_a[26]_clock_enable_0, , , , , );
XD1_q_a[26] = XD1_q_a[26]_PORT_A_data_out[0];


--XD1_q_a[11] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[11]
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
XD1_q_a[11]_PORT_A_data_in = UB2L31;
XD1_q_a[11]_PORT_A_data_in_reg = DFFE(XD1_q_a[11]_PORT_A_data_in, XD1_q_a[11]_clock_0, , , XD1_q_a[11]_clock_enable_0);
XD1_q_a[11]_PORT_A_address = BUS(UB2_src_data[38], UB2_src_data[39], UB2_src_data[40], UB2_src_data[41], UB2_src_data[42], UB2_src_data[43], UB2_src_data[44], UB2_src_data[45], UB2_src_data[46], UB2_src_data[47], UB2_src_data[48], UB2_src_data[49], UB2_src_data[50]);
XD1_q_a[11]_PORT_A_address_reg = DFFE(XD1_q_a[11]_PORT_A_address, XD1_q_a[11]_clock_0, , , XD1_q_a[11]_clock_enable_0);
XD1_q_a[11]_PORT_A_write_enable = !X1L1;
XD1_q_a[11]_PORT_A_write_enable_reg = DFFE(XD1_q_a[11]_PORT_A_write_enable, XD1_q_a[11]_clock_0, , , XD1_q_a[11]_clock_enable_0);
XD1_q_a[11]_PORT_A_read_enable = X1L1;
XD1_q_a[11]_PORT_A_read_enable_reg = DFFE(XD1_q_a[11]_PORT_A_read_enable, XD1_q_a[11]_clock_0, , , XD1_q_a[11]_clock_enable_0);
XD1_q_a[11]_PORT_A_byte_mask = UB2_src_data[33];
XD1_q_a[11]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[11]_PORT_A_byte_mask, XD1_q_a[11]_clock_0, , , XD1_q_a[11]_clock_enable_0);
XD1_q_a[11]_clock_0 = CLOCK_50;
XD1_q_a[11]_clock_enable_0 = !Z1_r_early_rst;
XD1_q_a[11]_PORT_A_data_out = MEMORY(XD1_q_a[11]_PORT_A_data_in_reg, , XD1_q_a[11]_PORT_A_address_reg, , XD1_q_a[11]_PORT_A_write_enable_reg, XD1_q_a[11]_PORT_A_read_enable_reg, , , XD1_q_a[11]_PORT_A_byte_mask_reg, , XD1_q_a[11]_clock_0, , XD1_q_a[11]_clock_enable_0, , , , , );
XD1_q_a[11] = XD1_q_a[11]_PORT_A_data_out[0];


--XD1_q_a[12] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[12]
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
XD1_q_a[12]_PORT_A_data_in = UB2L32;
XD1_q_a[12]_PORT_A_data_in_reg = DFFE(XD1_q_a[12]_PORT_A_data_in, XD1_q_a[12]_clock_0, , , XD1_q_a[12]_clock_enable_0);
XD1_q_a[12]_PORT_A_address = BUS(UB2_src_data[38], UB2_src_data[39], UB2_src_data[40], UB2_src_data[41], UB2_src_data[42], UB2_src_data[43], UB2_src_data[44], UB2_src_data[45], UB2_src_data[46], UB2_src_data[47], UB2_src_data[48], UB2_src_data[49], UB2_src_data[50]);
XD1_q_a[12]_PORT_A_address_reg = DFFE(XD1_q_a[12]_PORT_A_address, XD1_q_a[12]_clock_0, , , XD1_q_a[12]_clock_enable_0);
XD1_q_a[12]_PORT_A_write_enable = !X1L1;
XD1_q_a[12]_PORT_A_write_enable_reg = DFFE(XD1_q_a[12]_PORT_A_write_enable, XD1_q_a[12]_clock_0, , , XD1_q_a[12]_clock_enable_0);
XD1_q_a[12]_PORT_A_read_enable = X1L1;
XD1_q_a[12]_PORT_A_read_enable_reg = DFFE(XD1_q_a[12]_PORT_A_read_enable, XD1_q_a[12]_clock_0, , , XD1_q_a[12]_clock_enable_0);
XD1_q_a[12]_PORT_A_byte_mask = UB2_src_data[33];
XD1_q_a[12]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[12]_PORT_A_byte_mask, XD1_q_a[12]_clock_0, , , XD1_q_a[12]_clock_enable_0);
XD1_q_a[12]_clock_0 = CLOCK_50;
XD1_q_a[12]_clock_enable_0 = !Z1_r_early_rst;
XD1_q_a[12]_PORT_A_data_out = MEMORY(XD1_q_a[12]_PORT_A_data_in_reg, , XD1_q_a[12]_PORT_A_address_reg, , XD1_q_a[12]_PORT_A_write_enable_reg, XD1_q_a[12]_PORT_A_read_enable_reg, , , XD1_q_a[12]_PORT_A_byte_mask_reg, , XD1_q_a[12]_clock_0, , XD1_q_a[12]_clock_enable_0, , , , , );
XD1_q_a[12] = XD1_q_a[12]_PORT_A_data_out[0];


--XD1_q_a[13] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[13]
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
XD1_q_a[13]_PORT_A_data_in = UB2L33;
XD1_q_a[13]_PORT_A_data_in_reg = DFFE(XD1_q_a[13]_PORT_A_data_in, XD1_q_a[13]_clock_0, , , XD1_q_a[13]_clock_enable_0);
XD1_q_a[13]_PORT_A_address = BUS(UB2_src_data[38], UB2_src_data[39], UB2_src_data[40], UB2_src_data[41], UB2_src_data[42], UB2_src_data[43], UB2_src_data[44], UB2_src_data[45], UB2_src_data[46], UB2_src_data[47], UB2_src_data[48], UB2_src_data[49], UB2_src_data[50]);
XD1_q_a[13]_PORT_A_address_reg = DFFE(XD1_q_a[13]_PORT_A_address, XD1_q_a[13]_clock_0, , , XD1_q_a[13]_clock_enable_0);
XD1_q_a[13]_PORT_A_write_enable = !X1L1;
XD1_q_a[13]_PORT_A_write_enable_reg = DFFE(XD1_q_a[13]_PORT_A_write_enable, XD1_q_a[13]_clock_0, , , XD1_q_a[13]_clock_enable_0);
XD1_q_a[13]_PORT_A_read_enable = X1L1;
XD1_q_a[13]_PORT_A_read_enable_reg = DFFE(XD1_q_a[13]_PORT_A_read_enable, XD1_q_a[13]_clock_0, , , XD1_q_a[13]_clock_enable_0);
XD1_q_a[13]_PORT_A_byte_mask = UB2_src_data[33];
XD1_q_a[13]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[13]_PORT_A_byte_mask, XD1_q_a[13]_clock_0, , , XD1_q_a[13]_clock_enable_0);
XD1_q_a[13]_clock_0 = CLOCK_50;
XD1_q_a[13]_clock_enable_0 = !Z1_r_early_rst;
XD1_q_a[13]_PORT_A_data_out = MEMORY(XD1_q_a[13]_PORT_A_data_in_reg, , XD1_q_a[13]_PORT_A_address_reg, , XD1_q_a[13]_PORT_A_write_enable_reg, XD1_q_a[13]_PORT_A_read_enable_reg, , , XD1_q_a[13]_PORT_A_byte_mask_reg, , XD1_q_a[13]_clock_0, , XD1_q_a[13]_clock_enable_0, , , , , );
XD1_q_a[13] = XD1_q_a[13]_PORT_A_data_out[0];


--XD1_q_a[14] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[14]
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
XD1_q_a[14]_PORT_A_data_in = UB2L34;
XD1_q_a[14]_PORT_A_data_in_reg = DFFE(XD1_q_a[14]_PORT_A_data_in, XD1_q_a[14]_clock_0, , , XD1_q_a[14]_clock_enable_0);
XD1_q_a[14]_PORT_A_address = BUS(UB2_src_data[38], UB2_src_data[39], UB2_src_data[40], UB2_src_data[41], UB2_src_data[42], UB2_src_data[43], UB2_src_data[44], UB2_src_data[45], UB2_src_data[46], UB2_src_data[47], UB2_src_data[48], UB2_src_data[49], UB2_src_data[50]);
XD1_q_a[14]_PORT_A_address_reg = DFFE(XD1_q_a[14]_PORT_A_address, XD1_q_a[14]_clock_0, , , XD1_q_a[14]_clock_enable_0);
XD1_q_a[14]_PORT_A_write_enable = !X1L1;
XD1_q_a[14]_PORT_A_write_enable_reg = DFFE(XD1_q_a[14]_PORT_A_write_enable, XD1_q_a[14]_clock_0, , , XD1_q_a[14]_clock_enable_0);
XD1_q_a[14]_PORT_A_read_enable = X1L1;
XD1_q_a[14]_PORT_A_read_enable_reg = DFFE(XD1_q_a[14]_PORT_A_read_enable, XD1_q_a[14]_clock_0, , , XD1_q_a[14]_clock_enable_0);
XD1_q_a[14]_PORT_A_byte_mask = UB2_src_data[33];
XD1_q_a[14]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[14]_PORT_A_byte_mask, XD1_q_a[14]_clock_0, , , XD1_q_a[14]_clock_enable_0);
XD1_q_a[14]_clock_0 = CLOCK_50;
XD1_q_a[14]_clock_enable_0 = !Z1_r_early_rst;
XD1_q_a[14]_PORT_A_data_out = MEMORY(XD1_q_a[14]_PORT_A_data_in_reg, , XD1_q_a[14]_PORT_A_address_reg, , XD1_q_a[14]_PORT_A_write_enable_reg, XD1_q_a[14]_PORT_A_read_enable_reg, , , XD1_q_a[14]_PORT_A_byte_mask_reg, , XD1_q_a[14]_clock_0, , XD1_q_a[14]_clock_enable_0, , , , , );
XD1_q_a[14] = XD1_q_a[14]_PORT_A_data_out[0];


--XD1_q_a[15] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[15]
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
XD1_q_a[15]_PORT_A_data_in = UB2L35;
XD1_q_a[15]_PORT_A_data_in_reg = DFFE(XD1_q_a[15]_PORT_A_data_in, XD1_q_a[15]_clock_0, , , XD1_q_a[15]_clock_enable_0);
XD1_q_a[15]_PORT_A_address = BUS(UB2_src_data[38], UB2_src_data[39], UB2_src_data[40], UB2_src_data[41], UB2_src_data[42], UB2_src_data[43], UB2_src_data[44], UB2_src_data[45], UB2_src_data[46], UB2_src_data[47], UB2_src_data[48], UB2_src_data[49], UB2_src_data[50]);
XD1_q_a[15]_PORT_A_address_reg = DFFE(XD1_q_a[15]_PORT_A_address, XD1_q_a[15]_clock_0, , , XD1_q_a[15]_clock_enable_0);
XD1_q_a[15]_PORT_A_write_enable = !X1L1;
XD1_q_a[15]_PORT_A_write_enable_reg = DFFE(XD1_q_a[15]_PORT_A_write_enable, XD1_q_a[15]_clock_0, , , XD1_q_a[15]_clock_enable_0);
XD1_q_a[15]_PORT_A_read_enable = X1L1;
XD1_q_a[15]_PORT_A_read_enable_reg = DFFE(XD1_q_a[15]_PORT_A_read_enable, XD1_q_a[15]_clock_0, , , XD1_q_a[15]_clock_enable_0);
XD1_q_a[15]_PORT_A_byte_mask = UB2_src_data[33];
XD1_q_a[15]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[15]_PORT_A_byte_mask, XD1_q_a[15]_clock_0, , , XD1_q_a[15]_clock_enable_0);
XD1_q_a[15]_clock_0 = CLOCK_50;
XD1_q_a[15]_clock_enable_0 = !Z1_r_early_rst;
XD1_q_a[15]_PORT_A_data_out = MEMORY(XD1_q_a[15]_PORT_A_data_in_reg, , XD1_q_a[15]_PORT_A_address_reg, , XD1_q_a[15]_PORT_A_write_enable_reg, XD1_q_a[15]_PORT_A_read_enable_reg, , , XD1_q_a[15]_PORT_A_byte_mask_reg, , XD1_q_a[15]_clock_0, , XD1_q_a[15]_clock_enable_0, , , , , );
XD1_q_a[15] = XD1_q_a[15]_PORT_A_data_out[0];


--XD1_q_a[16] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[16]
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
XD1_q_a[16]_PORT_A_data_in = UB2L36;
XD1_q_a[16]_PORT_A_data_in_reg = DFFE(XD1_q_a[16]_PORT_A_data_in, XD1_q_a[16]_clock_0, , , XD1_q_a[16]_clock_enable_0);
XD1_q_a[16]_PORT_A_address = BUS(UB2_src_data[38], UB2_src_data[39], UB2_src_data[40], UB2_src_data[41], UB2_src_data[42], UB2_src_data[43], UB2_src_data[44], UB2_src_data[45], UB2_src_data[46], UB2_src_data[47], UB2_src_data[48], UB2_src_data[49], UB2_src_data[50]);
XD1_q_a[16]_PORT_A_address_reg = DFFE(XD1_q_a[16]_PORT_A_address, XD1_q_a[16]_clock_0, , , XD1_q_a[16]_clock_enable_0);
XD1_q_a[16]_PORT_A_write_enable = !X1L1;
XD1_q_a[16]_PORT_A_write_enable_reg = DFFE(XD1_q_a[16]_PORT_A_write_enable, XD1_q_a[16]_clock_0, , , XD1_q_a[16]_clock_enable_0);
XD1_q_a[16]_PORT_A_read_enable = X1L1;
XD1_q_a[16]_PORT_A_read_enable_reg = DFFE(XD1_q_a[16]_PORT_A_read_enable, XD1_q_a[16]_clock_0, , , XD1_q_a[16]_clock_enable_0);
XD1_q_a[16]_PORT_A_byte_mask = UB2_src_data[34];
XD1_q_a[16]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[16]_PORT_A_byte_mask, XD1_q_a[16]_clock_0, , , XD1_q_a[16]_clock_enable_0);
XD1_q_a[16]_clock_0 = CLOCK_50;
XD1_q_a[16]_clock_enable_0 = !Z1_r_early_rst;
XD1_q_a[16]_PORT_A_data_out = MEMORY(XD1_q_a[16]_PORT_A_data_in_reg, , XD1_q_a[16]_PORT_A_address_reg, , XD1_q_a[16]_PORT_A_write_enable_reg, XD1_q_a[16]_PORT_A_read_enable_reg, , , XD1_q_a[16]_PORT_A_byte_mask_reg, , XD1_q_a[16]_clock_0, , XD1_q_a[16]_clock_enable_0, , , , , );
XD1_q_a[16] = XD1_q_a[16]_PORT_A_data_out[0];


--XD1_q_a[1] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[1]
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
XD1_q_a[1]_PORT_A_data_in = UB2L37;
XD1_q_a[1]_PORT_A_data_in_reg = DFFE(XD1_q_a[1]_PORT_A_data_in, XD1_q_a[1]_clock_0, , , XD1_q_a[1]_clock_enable_0);
XD1_q_a[1]_PORT_A_address = BUS(UB2_src_data[38], UB2_src_data[39], UB2_src_data[40], UB2_src_data[41], UB2_src_data[42], UB2_src_data[43], UB2_src_data[44], UB2_src_data[45], UB2_src_data[46], UB2_src_data[47], UB2_src_data[48], UB2_src_data[49], UB2_src_data[50]);
XD1_q_a[1]_PORT_A_address_reg = DFFE(XD1_q_a[1]_PORT_A_address, XD1_q_a[1]_clock_0, , , XD1_q_a[1]_clock_enable_0);
XD1_q_a[1]_PORT_A_write_enable = !X1L1;
XD1_q_a[1]_PORT_A_write_enable_reg = DFFE(XD1_q_a[1]_PORT_A_write_enable, XD1_q_a[1]_clock_0, , , XD1_q_a[1]_clock_enable_0);
XD1_q_a[1]_PORT_A_read_enable = X1L1;
XD1_q_a[1]_PORT_A_read_enable_reg = DFFE(XD1_q_a[1]_PORT_A_read_enable, XD1_q_a[1]_clock_0, , , XD1_q_a[1]_clock_enable_0);
XD1_q_a[1]_PORT_A_byte_mask = UB2_src_data[32];
XD1_q_a[1]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[1]_PORT_A_byte_mask, XD1_q_a[1]_clock_0, , , XD1_q_a[1]_clock_enable_0);
XD1_q_a[1]_clock_0 = CLOCK_50;
XD1_q_a[1]_clock_enable_0 = !Z1_r_early_rst;
XD1_q_a[1]_PORT_A_data_out = MEMORY(XD1_q_a[1]_PORT_A_data_in_reg, , XD1_q_a[1]_PORT_A_address_reg, , XD1_q_a[1]_PORT_A_write_enable_reg, XD1_q_a[1]_PORT_A_read_enable_reg, , , XD1_q_a[1]_PORT_A_byte_mask_reg, , XD1_q_a[1]_clock_0, , XD1_q_a[1]_clock_enable_0, , , , , );
XD1_q_a[1] = XD1_q_a[1]_PORT_A_data_out[0];


--XD1_q_a[2] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[2]
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
XD1_q_a[2]_PORT_A_data_in = UB2L38;
XD1_q_a[2]_PORT_A_data_in_reg = DFFE(XD1_q_a[2]_PORT_A_data_in, XD1_q_a[2]_clock_0, , , XD1_q_a[2]_clock_enable_0);
XD1_q_a[2]_PORT_A_address = BUS(UB2_src_data[38], UB2_src_data[39], UB2_src_data[40], UB2_src_data[41], UB2_src_data[42], UB2_src_data[43], UB2_src_data[44], UB2_src_data[45], UB2_src_data[46], UB2_src_data[47], UB2_src_data[48], UB2_src_data[49], UB2_src_data[50]);
XD1_q_a[2]_PORT_A_address_reg = DFFE(XD1_q_a[2]_PORT_A_address, XD1_q_a[2]_clock_0, , , XD1_q_a[2]_clock_enable_0);
XD1_q_a[2]_PORT_A_write_enable = !X1L1;
XD1_q_a[2]_PORT_A_write_enable_reg = DFFE(XD1_q_a[2]_PORT_A_write_enable, XD1_q_a[2]_clock_0, , , XD1_q_a[2]_clock_enable_0);
XD1_q_a[2]_PORT_A_read_enable = X1L1;
XD1_q_a[2]_PORT_A_read_enable_reg = DFFE(XD1_q_a[2]_PORT_A_read_enable, XD1_q_a[2]_clock_0, , , XD1_q_a[2]_clock_enable_0);
XD1_q_a[2]_PORT_A_byte_mask = UB2_src_data[32];
XD1_q_a[2]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[2]_PORT_A_byte_mask, XD1_q_a[2]_clock_0, , , XD1_q_a[2]_clock_enable_0);
XD1_q_a[2]_clock_0 = CLOCK_50;
XD1_q_a[2]_clock_enable_0 = !Z1_r_early_rst;
XD1_q_a[2]_PORT_A_data_out = MEMORY(XD1_q_a[2]_PORT_A_data_in_reg, , XD1_q_a[2]_PORT_A_address_reg, , XD1_q_a[2]_PORT_A_write_enable_reg, XD1_q_a[2]_PORT_A_read_enable_reg, , , XD1_q_a[2]_PORT_A_byte_mask_reg, , XD1_q_a[2]_clock_0, , XD1_q_a[2]_clock_enable_0, , , , , );
XD1_q_a[2] = XD1_q_a[2]_PORT_A_data_out[0];


--XD1_q_a[3] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[3]
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
XD1_q_a[3]_PORT_A_data_in = UB2L39;
XD1_q_a[3]_PORT_A_data_in_reg = DFFE(XD1_q_a[3]_PORT_A_data_in, XD1_q_a[3]_clock_0, , , XD1_q_a[3]_clock_enable_0);
XD1_q_a[3]_PORT_A_address = BUS(UB2_src_data[38], UB2_src_data[39], UB2_src_data[40], UB2_src_data[41], UB2_src_data[42], UB2_src_data[43], UB2_src_data[44], UB2_src_data[45], UB2_src_data[46], UB2_src_data[47], UB2_src_data[48], UB2_src_data[49], UB2_src_data[50]);
XD1_q_a[3]_PORT_A_address_reg = DFFE(XD1_q_a[3]_PORT_A_address, XD1_q_a[3]_clock_0, , , XD1_q_a[3]_clock_enable_0);
XD1_q_a[3]_PORT_A_write_enable = !X1L1;
XD1_q_a[3]_PORT_A_write_enable_reg = DFFE(XD1_q_a[3]_PORT_A_write_enable, XD1_q_a[3]_clock_0, , , XD1_q_a[3]_clock_enable_0);
XD1_q_a[3]_PORT_A_read_enable = X1L1;
XD1_q_a[3]_PORT_A_read_enable_reg = DFFE(XD1_q_a[3]_PORT_A_read_enable, XD1_q_a[3]_clock_0, , , XD1_q_a[3]_clock_enable_0);
XD1_q_a[3]_PORT_A_byte_mask = UB2_src_data[32];
XD1_q_a[3]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[3]_PORT_A_byte_mask, XD1_q_a[3]_clock_0, , , XD1_q_a[3]_clock_enable_0);
XD1_q_a[3]_clock_0 = CLOCK_50;
XD1_q_a[3]_clock_enable_0 = !Z1_r_early_rst;
XD1_q_a[3]_PORT_A_data_out = MEMORY(XD1_q_a[3]_PORT_A_data_in_reg, , XD1_q_a[3]_PORT_A_address_reg, , XD1_q_a[3]_PORT_A_write_enable_reg, XD1_q_a[3]_PORT_A_read_enable_reg, , , XD1_q_a[3]_PORT_A_byte_mask_reg, , XD1_q_a[3]_clock_0, , XD1_q_a[3]_clock_enable_0, , , , , );
XD1_q_a[3] = XD1_q_a[3]_PORT_A_data_out[0];


--XD1_q_a[4] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[4]
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
XD1_q_a[4]_PORT_A_data_in = UB2L40;
XD1_q_a[4]_PORT_A_data_in_reg = DFFE(XD1_q_a[4]_PORT_A_data_in, XD1_q_a[4]_clock_0, , , XD1_q_a[4]_clock_enable_0);
XD1_q_a[4]_PORT_A_address = BUS(UB2_src_data[38], UB2_src_data[39], UB2_src_data[40], UB2_src_data[41], UB2_src_data[42], UB2_src_data[43], UB2_src_data[44], UB2_src_data[45], UB2_src_data[46], UB2_src_data[47], UB2_src_data[48], UB2_src_data[49], UB2_src_data[50]);
XD1_q_a[4]_PORT_A_address_reg = DFFE(XD1_q_a[4]_PORT_A_address, XD1_q_a[4]_clock_0, , , XD1_q_a[4]_clock_enable_0);
XD1_q_a[4]_PORT_A_write_enable = !X1L1;
XD1_q_a[4]_PORT_A_write_enable_reg = DFFE(XD1_q_a[4]_PORT_A_write_enable, XD1_q_a[4]_clock_0, , , XD1_q_a[4]_clock_enable_0);
XD1_q_a[4]_PORT_A_read_enable = X1L1;
XD1_q_a[4]_PORT_A_read_enable_reg = DFFE(XD1_q_a[4]_PORT_A_read_enable, XD1_q_a[4]_clock_0, , , XD1_q_a[4]_clock_enable_0);
XD1_q_a[4]_PORT_A_byte_mask = UB2_src_data[32];
XD1_q_a[4]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[4]_PORT_A_byte_mask, XD1_q_a[4]_clock_0, , , XD1_q_a[4]_clock_enable_0);
XD1_q_a[4]_clock_0 = CLOCK_50;
XD1_q_a[4]_clock_enable_0 = !Z1_r_early_rst;
XD1_q_a[4]_PORT_A_data_out = MEMORY(XD1_q_a[4]_PORT_A_data_in_reg, , XD1_q_a[4]_PORT_A_address_reg, , XD1_q_a[4]_PORT_A_write_enable_reg, XD1_q_a[4]_PORT_A_read_enable_reg, , , XD1_q_a[4]_PORT_A_byte_mask_reg, , XD1_q_a[4]_clock_0, , XD1_q_a[4]_clock_enable_0, , , , , );
XD1_q_a[4] = XD1_q_a[4]_PORT_A_data_out[0];


--XD1_q_a[5] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[5]
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
XD1_q_a[5]_PORT_A_data_in = UB2L41;
XD1_q_a[5]_PORT_A_data_in_reg = DFFE(XD1_q_a[5]_PORT_A_data_in, XD1_q_a[5]_clock_0, , , XD1_q_a[5]_clock_enable_0);
XD1_q_a[5]_PORT_A_address = BUS(UB2_src_data[38], UB2_src_data[39], UB2_src_data[40], UB2_src_data[41], UB2_src_data[42], UB2_src_data[43], UB2_src_data[44], UB2_src_data[45], UB2_src_data[46], UB2_src_data[47], UB2_src_data[48], UB2_src_data[49], UB2_src_data[50]);
XD1_q_a[5]_PORT_A_address_reg = DFFE(XD1_q_a[5]_PORT_A_address, XD1_q_a[5]_clock_0, , , XD1_q_a[5]_clock_enable_0);
XD1_q_a[5]_PORT_A_write_enable = !X1L1;
XD1_q_a[5]_PORT_A_write_enable_reg = DFFE(XD1_q_a[5]_PORT_A_write_enable, XD1_q_a[5]_clock_0, , , XD1_q_a[5]_clock_enable_0);
XD1_q_a[5]_PORT_A_read_enable = X1L1;
XD1_q_a[5]_PORT_A_read_enable_reg = DFFE(XD1_q_a[5]_PORT_A_read_enable, XD1_q_a[5]_clock_0, , , XD1_q_a[5]_clock_enable_0);
XD1_q_a[5]_PORT_A_byte_mask = UB2_src_data[32];
XD1_q_a[5]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[5]_PORT_A_byte_mask, XD1_q_a[5]_clock_0, , , XD1_q_a[5]_clock_enable_0);
XD1_q_a[5]_clock_0 = CLOCK_50;
XD1_q_a[5]_clock_enable_0 = !Z1_r_early_rst;
XD1_q_a[5]_PORT_A_data_out = MEMORY(XD1_q_a[5]_PORT_A_data_in_reg, , XD1_q_a[5]_PORT_A_address_reg, , XD1_q_a[5]_PORT_A_write_enable_reg, XD1_q_a[5]_PORT_A_read_enable_reg, , , XD1_q_a[5]_PORT_A_byte_mask_reg, , XD1_q_a[5]_clock_0, , XD1_q_a[5]_clock_enable_0, , , , , );
XD1_q_a[5] = XD1_q_a[5]_PORT_A_data_out[0];


--RC1_F_pc[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[0]
--register power-up is low

RC1_F_pc[0] = DFFEAS(RC1L647, CLOCK_50, !Z1_r_sync_rst,  , RC1_W_valid,  ,  , RC1_R_ctrl_exception,  );


--XD1_q_a[6] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[6]
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
XD1_q_a[6]_PORT_A_data_in = UB2L42;
XD1_q_a[6]_PORT_A_data_in_reg = DFFE(XD1_q_a[6]_PORT_A_data_in, XD1_q_a[6]_clock_0, , , XD1_q_a[6]_clock_enable_0);
XD1_q_a[6]_PORT_A_address = BUS(UB2_src_data[38], UB2_src_data[39], UB2_src_data[40], UB2_src_data[41], UB2_src_data[42], UB2_src_data[43], UB2_src_data[44], UB2_src_data[45], UB2_src_data[46], UB2_src_data[47], UB2_src_data[48], UB2_src_data[49], UB2_src_data[50]);
XD1_q_a[6]_PORT_A_address_reg = DFFE(XD1_q_a[6]_PORT_A_address, XD1_q_a[6]_clock_0, , , XD1_q_a[6]_clock_enable_0);
XD1_q_a[6]_PORT_A_write_enable = !X1L1;
XD1_q_a[6]_PORT_A_write_enable_reg = DFFE(XD1_q_a[6]_PORT_A_write_enable, XD1_q_a[6]_clock_0, , , XD1_q_a[6]_clock_enable_0);
XD1_q_a[6]_PORT_A_read_enable = X1L1;
XD1_q_a[6]_PORT_A_read_enable_reg = DFFE(XD1_q_a[6]_PORT_A_read_enable, XD1_q_a[6]_clock_0, , , XD1_q_a[6]_clock_enable_0);
XD1_q_a[6]_PORT_A_byte_mask = UB2_src_data[32];
XD1_q_a[6]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[6]_PORT_A_byte_mask, XD1_q_a[6]_clock_0, , , XD1_q_a[6]_clock_enable_0);
XD1_q_a[6]_clock_0 = CLOCK_50;
XD1_q_a[6]_clock_enable_0 = !Z1_r_early_rst;
XD1_q_a[6]_PORT_A_data_out = MEMORY(XD1_q_a[6]_PORT_A_data_in_reg, , XD1_q_a[6]_PORT_A_address_reg, , XD1_q_a[6]_PORT_A_write_enable_reg, XD1_q_a[6]_PORT_A_read_enable_reg, , , XD1_q_a[6]_PORT_A_byte_mask_reg, , XD1_q_a[6]_clock_0, , XD1_q_a[6]_clock_enable_0, , , , , );
XD1_q_a[6] = XD1_q_a[6]_PORT_A_data_out[0];


--RC1_D_iw[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[27]
--register power-up is low

RC1_D_iw[27] = DFFEAS(RC1L626, CLOCK_50, !Z1_r_sync_rst,  , RC1L665,  ,  , RC1L1021,  );


--RC1_D_iw[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[28]
--register power-up is low

RC1_D_iw[28] = DFFEAS(RC1L627, CLOCK_50, !Z1_r_sync_rst,  , RC1L665,  ,  , RC1L1021,  );


--RC1_D_iw[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[29]
--register power-up is low

RC1_D_iw[29] = DFFEAS(RC1L628, CLOCK_50, !Z1_r_sync_rst,  , RC1L665,  ,  , RC1L1021,  );


--RC1_D_iw[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[30]
--register power-up is low

RC1_D_iw[30] = DFFEAS(RC1L629, CLOCK_50, !Z1_r_sync_rst,  , RC1L665,  ,  , RC1L1021,  );


--RC1_D_iw[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[31]
--register power-up is low

RC1_D_iw[31] = DFFEAS(RC1L630, CLOCK_50, !Z1_r_sync_rst,  , RC1L665,  ,  , RC1L1021,  );


--XD1_q_a[8] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[8]
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
XD1_q_a[8]_PORT_A_data_in = UB2L43;
XD1_q_a[8]_PORT_A_data_in_reg = DFFE(XD1_q_a[8]_PORT_A_data_in, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_PORT_A_address = BUS(UB2_src_data[38], UB2_src_data[39], UB2_src_data[40], UB2_src_data[41], UB2_src_data[42], UB2_src_data[43], UB2_src_data[44], UB2_src_data[45], UB2_src_data[46], UB2_src_data[47], UB2_src_data[48], UB2_src_data[49], UB2_src_data[50]);
XD1_q_a[8]_PORT_A_address_reg = DFFE(XD1_q_a[8]_PORT_A_address, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_PORT_A_write_enable = !X1L1;
XD1_q_a[8]_PORT_A_write_enable_reg = DFFE(XD1_q_a[8]_PORT_A_write_enable, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_PORT_A_read_enable = X1L1;
XD1_q_a[8]_PORT_A_read_enable_reg = DFFE(XD1_q_a[8]_PORT_A_read_enable, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_PORT_A_byte_mask = UB2_src_data[33];
XD1_q_a[8]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[8]_PORT_A_byte_mask, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_clock_0 = CLOCK_50;
XD1_q_a[8]_clock_enable_0 = !Z1_r_early_rst;
XD1_q_a[8]_PORT_A_data_out = MEMORY(XD1_q_a[8]_PORT_A_data_in_reg, , XD1_q_a[8]_PORT_A_address_reg, , XD1_q_a[8]_PORT_A_write_enable_reg, XD1_q_a[8]_PORT_A_read_enable_reg, , , XD1_q_a[8]_PORT_A_byte_mask_reg, , XD1_q_a[8]_clock_0, , XD1_q_a[8]_clock_enable_0, , , , , );
XD1_q_a[8] = XD1_q_a[8]_PORT_A_data_out[0];


--RC1_F_pc[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[1]
--register power-up is low

RC1_F_pc[1] = DFFEAS(RC1L648, CLOCK_50, !Z1_r_sync_rst,  , RC1_W_valid,  ,  , RC1_R_ctrl_exception,  );


--XD1_q_a[7] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[7]
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
XD1_q_a[7]_PORT_A_data_in = UB2L44;
XD1_q_a[7]_PORT_A_data_in_reg = DFFE(XD1_q_a[7]_PORT_A_data_in, XD1_q_a[7]_clock_0, , , XD1_q_a[7]_clock_enable_0);
XD1_q_a[7]_PORT_A_address = BUS(UB2_src_data[38], UB2_src_data[39], UB2_src_data[40], UB2_src_data[41], UB2_src_data[42], UB2_src_data[43], UB2_src_data[44], UB2_src_data[45], UB2_src_data[46], UB2_src_data[47], UB2_src_data[48], UB2_src_data[49], UB2_src_data[50]);
XD1_q_a[7]_PORT_A_address_reg = DFFE(XD1_q_a[7]_PORT_A_address, XD1_q_a[7]_clock_0, , , XD1_q_a[7]_clock_enable_0);
XD1_q_a[7]_PORT_A_write_enable = !X1L1;
XD1_q_a[7]_PORT_A_write_enable_reg = DFFE(XD1_q_a[7]_PORT_A_write_enable, XD1_q_a[7]_clock_0, , , XD1_q_a[7]_clock_enable_0);
XD1_q_a[7]_PORT_A_read_enable = X1L1;
XD1_q_a[7]_PORT_A_read_enable_reg = DFFE(XD1_q_a[7]_PORT_A_read_enable, XD1_q_a[7]_clock_0, , , XD1_q_a[7]_clock_enable_0);
XD1_q_a[7]_PORT_A_byte_mask = UB2_src_data[32];
XD1_q_a[7]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[7]_PORT_A_byte_mask, XD1_q_a[7]_clock_0, , , XD1_q_a[7]_clock_enable_0);
XD1_q_a[7]_clock_0 = CLOCK_50;
XD1_q_a[7]_clock_enable_0 = !Z1_r_early_rst;
XD1_q_a[7]_PORT_A_data_out = MEMORY(XD1_q_a[7]_PORT_A_data_in_reg, , XD1_q_a[7]_PORT_A_address_reg, , XD1_q_a[7]_PORT_A_write_enable_reg, XD1_q_a[7]_PORT_A_read_enable_reg, , , XD1_q_a[7]_PORT_A_byte_mask_reg, , XD1_q_a[7]_clock_0, , XD1_q_a[7]_clock_enable_0, , , , , );
XD1_q_a[7] = XD1_q_a[7]_PORT_A_data_out[0];


--XD1_q_a[9] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[9]
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
XD1_q_a[9]_PORT_A_data_in = UB2L45;
XD1_q_a[9]_PORT_A_data_in_reg = DFFE(XD1_q_a[9]_PORT_A_data_in, XD1_q_a[9]_clock_0, , , XD1_q_a[9]_clock_enable_0);
XD1_q_a[9]_PORT_A_address = BUS(UB2_src_data[38], UB2_src_data[39], UB2_src_data[40], UB2_src_data[41], UB2_src_data[42], UB2_src_data[43], UB2_src_data[44], UB2_src_data[45], UB2_src_data[46], UB2_src_data[47], UB2_src_data[48], UB2_src_data[49], UB2_src_data[50]);
XD1_q_a[9]_PORT_A_address_reg = DFFE(XD1_q_a[9]_PORT_A_address, XD1_q_a[9]_clock_0, , , XD1_q_a[9]_clock_enable_0);
XD1_q_a[9]_PORT_A_write_enable = !X1L1;
XD1_q_a[9]_PORT_A_write_enable_reg = DFFE(XD1_q_a[9]_PORT_A_write_enable, XD1_q_a[9]_clock_0, , , XD1_q_a[9]_clock_enable_0);
XD1_q_a[9]_PORT_A_read_enable = X1L1;
XD1_q_a[9]_PORT_A_read_enable_reg = DFFE(XD1_q_a[9]_PORT_A_read_enable, XD1_q_a[9]_clock_0, , , XD1_q_a[9]_clock_enable_0);
XD1_q_a[9]_PORT_A_byte_mask = UB2_src_data[33];
XD1_q_a[9]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[9]_PORT_A_byte_mask, XD1_q_a[9]_clock_0, , , XD1_q_a[9]_clock_enable_0);
XD1_q_a[9]_clock_0 = CLOCK_50;
XD1_q_a[9]_clock_enable_0 = !Z1_r_early_rst;
XD1_q_a[9]_PORT_A_data_out = MEMORY(XD1_q_a[9]_PORT_A_data_in_reg, , XD1_q_a[9]_PORT_A_address_reg, , XD1_q_a[9]_PORT_A_write_enable_reg, XD1_q_a[9]_PORT_A_read_enable_reg, , , XD1_q_a[9]_PORT_A_byte_mask_reg, , XD1_q_a[9]_clock_0, , XD1_q_a[9]_clock_enable_0, , , , , );
XD1_q_a[9] = XD1_q_a[9]_PORT_A_data_out[0];


--RC1_F_pc[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[8]
--register power-up is low

RC1_F_pc[8] = DFFEAS(RC1L654, CLOCK_50, !Z1_r_sync_rst,  , RC1_W_valid,  ,  , RC1_R_ctrl_exception,  );


--KD1L2 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~1
KD1L2_adder_eqn = ( KD1_MonAReg[10] ) + ( VCC ) + ( KD1L20 );
KD1L2 = SUM(KD1L2_adder_eqn);


--RC1_F_pc[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[2]
--register power-up is low

RC1_F_pc[2] = DFFEAS(RC1L649, CLOCK_50, !Z1_r_sync_rst,  , RC1_W_valid,  ,  , RC1_R_ctrl_exception,  );


--XD1_q_a[10] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[10]
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
XD1_q_a[10]_PORT_A_data_in = UB2L46;
XD1_q_a[10]_PORT_A_data_in_reg = DFFE(XD1_q_a[10]_PORT_A_data_in, XD1_q_a[10]_clock_0, , , XD1_q_a[10]_clock_enable_0);
XD1_q_a[10]_PORT_A_address = BUS(UB2_src_data[38], UB2_src_data[39], UB2_src_data[40], UB2_src_data[41], UB2_src_data[42], UB2_src_data[43], UB2_src_data[44], UB2_src_data[45], UB2_src_data[46], UB2_src_data[47], UB2_src_data[48], UB2_src_data[49], UB2_src_data[50]);
XD1_q_a[10]_PORT_A_address_reg = DFFE(XD1_q_a[10]_PORT_A_address, XD1_q_a[10]_clock_0, , , XD1_q_a[10]_clock_enable_0);
XD1_q_a[10]_PORT_A_write_enable = !X1L1;
XD1_q_a[10]_PORT_A_write_enable_reg = DFFE(XD1_q_a[10]_PORT_A_write_enable, XD1_q_a[10]_clock_0, , , XD1_q_a[10]_clock_enable_0);
XD1_q_a[10]_PORT_A_read_enable = X1L1;
XD1_q_a[10]_PORT_A_read_enable_reg = DFFE(XD1_q_a[10]_PORT_A_read_enable, XD1_q_a[10]_clock_0, , , XD1_q_a[10]_clock_enable_0);
XD1_q_a[10]_PORT_A_byte_mask = UB2_src_data[33];
XD1_q_a[10]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[10]_PORT_A_byte_mask, XD1_q_a[10]_clock_0, , , XD1_q_a[10]_clock_enable_0);
XD1_q_a[10]_clock_0 = CLOCK_50;
XD1_q_a[10]_clock_enable_0 = !Z1_r_early_rst;
XD1_q_a[10]_PORT_A_data_out = MEMORY(XD1_q_a[10]_PORT_A_data_in_reg, , XD1_q_a[10]_PORT_A_address_reg, , XD1_q_a[10]_PORT_A_write_enable_reg, XD1_q_a[10]_PORT_A_read_enable_reg, , , XD1_q_a[10]_PORT_A_byte_mask_reg, , XD1_q_a[10]_clock_0, , XD1_q_a[10]_clock_enable_0, , , , , );
XD1_q_a[10] = XD1_q_a[10]_PORT_A_data_out[0];


--RC1_F_pc[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[4]
--register power-up is low

RC1_F_pc[4] = DFFEAS(RC1L650, CLOCK_50, !Z1_r_sync_rst,  , RC1_W_valid,  ,  , RC1_R_ctrl_exception,  );


--RC1_F_pc[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[3]
--register power-up is low

RC1_F_pc[3] = DFFEAS(RC1L661, CLOCK_50, !Z1_r_sync_rst,  , RC1_W_valid, VCC,  ,  , RC1_R_ctrl_exception);


--RC1_F_pc[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[5]
--register power-up is low

RC1_F_pc[5] = DFFEAS(RC1L651, CLOCK_50, !Z1_r_sync_rst,  , RC1_W_valid,  ,  , RC1_R_ctrl_exception,  );


--RC1_av_ld_byte0_data[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[7]
--register power-up is low

RC1_av_ld_byte0_data[7] = DFFEAS(FC1L43, CLOCK_50, !Z1_r_sync_rst,  , RC1L867, RC1_av_ld_byte1_data[7],  ,  , RC1L972);


--XD1_q_a[17] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[17]
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
XD1_q_a[17]_PORT_A_data_in = UB2L47;
XD1_q_a[17]_PORT_A_data_in_reg = DFFE(XD1_q_a[17]_PORT_A_data_in, XD1_q_a[17]_clock_0, , , XD1_q_a[17]_clock_enable_0);
XD1_q_a[17]_PORT_A_address = BUS(UB2_src_data[38], UB2_src_data[39], UB2_src_data[40], UB2_src_data[41], UB2_src_data[42], UB2_src_data[43], UB2_src_data[44], UB2_src_data[45], UB2_src_data[46], UB2_src_data[47], UB2_src_data[48], UB2_src_data[49], UB2_src_data[50]);
XD1_q_a[17]_PORT_A_address_reg = DFFE(XD1_q_a[17]_PORT_A_address, XD1_q_a[17]_clock_0, , , XD1_q_a[17]_clock_enable_0);
XD1_q_a[17]_PORT_A_write_enable = !X1L1;
XD1_q_a[17]_PORT_A_write_enable_reg = DFFE(XD1_q_a[17]_PORT_A_write_enable, XD1_q_a[17]_clock_0, , , XD1_q_a[17]_clock_enable_0);
XD1_q_a[17]_PORT_A_read_enable = X1L1;
XD1_q_a[17]_PORT_A_read_enable_reg = DFFE(XD1_q_a[17]_PORT_A_read_enable, XD1_q_a[17]_clock_0, , , XD1_q_a[17]_clock_enable_0);
XD1_q_a[17]_PORT_A_byte_mask = UB2_src_data[34];
XD1_q_a[17]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[17]_PORT_A_byte_mask, XD1_q_a[17]_clock_0, , , XD1_q_a[17]_clock_enable_0);
XD1_q_a[17]_clock_0 = CLOCK_50;
XD1_q_a[17]_clock_enable_0 = !Z1_r_early_rst;
XD1_q_a[17]_PORT_A_data_out = MEMORY(XD1_q_a[17]_PORT_A_data_in_reg, , XD1_q_a[17]_PORT_A_address_reg, , XD1_q_a[17]_PORT_A_write_enable_reg, XD1_q_a[17]_PORT_A_read_enable_reg, , , XD1_q_a[17]_PORT_A_byte_mask_reg, , XD1_q_a[17]_clock_0, , XD1_q_a[17]_clock_enable_0, , , , , );
XD1_q_a[17] = XD1_q_a[17]_PORT_A_data_out[0];


--XD1_q_a[19] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[19]
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
XD1_q_a[19]_PORT_A_data_in = UB2L48;
XD1_q_a[19]_PORT_A_data_in_reg = DFFE(XD1_q_a[19]_PORT_A_data_in, XD1_q_a[19]_clock_0, , , XD1_q_a[19]_clock_enable_0);
XD1_q_a[19]_PORT_A_address = BUS(UB2_src_data[38], UB2_src_data[39], UB2_src_data[40], UB2_src_data[41], UB2_src_data[42], UB2_src_data[43], UB2_src_data[44], UB2_src_data[45], UB2_src_data[46], UB2_src_data[47], UB2_src_data[48], UB2_src_data[49], UB2_src_data[50]);
XD1_q_a[19]_PORT_A_address_reg = DFFE(XD1_q_a[19]_PORT_A_address, XD1_q_a[19]_clock_0, , , XD1_q_a[19]_clock_enable_0);
XD1_q_a[19]_PORT_A_write_enable = !X1L1;
XD1_q_a[19]_PORT_A_write_enable_reg = DFFE(XD1_q_a[19]_PORT_A_write_enable, XD1_q_a[19]_clock_0, , , XD1_q_a[19]_clock_enable_0);
XD1_q_a[19]_PORT_A_read_enable = X1L1;
XD1_q_a[19]_PORT_A_read_enable_reg = DFFE(XD1_q_a[19]_PORT_A_read_enable, XD1_q_a[19]_clock_0, , , XD1_q_a[19]_clock_enable_0);
XD1_q_a[19]_PORT_A_byte_mask = UB2_src_data[34];
XD1_q_a[19]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[19]_PORT_A_byte_mask, XD1_q_a[19]_clock_0, , , XD1_q_a[19]_clock_enable_0);
XD1_q_a[19]_clock_0 = CLOCK_50;
XD1_q_a[19]_clock_enable_0 = !Z1_r_early_rst;
XD1_q_a[19]_PORT_A_data_out = MEMORY(XD1_q_a[19]_PORT_A_data_in_reg, , XD1_q_a[19]_PORT_A_address_reg, , XD1_q_a[19]_PORT_A_write_enable_reg, XD1_q_a[19]_PORT_A_read_enable_reg, , , XD1_q_a[19]_PORT_A_byte_mask_reg, , XD1_q_a[19]_clock_0, , XD1_q_a[19]_clock_enable_0, , , , , );
XD1_q_a[19] = XD1_q_a[19]_PORT_A_data_out[0];


--XD1_q_a[21] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[21]
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
XD1_q_a[21]_PORT_A_data_in = UB2L49;
XD1_q_a[21]_PORT_A_data_in_reg = DFFE(XD1_q_a[21]_PORT_A_data_in, XD1_q_a[21]_clock_0, , , XD1_q_a[21]_clock_enable_0);
XD1_q_a[21]_PORT_A_address = BUS(UB2_src_data[38], UB2_src_data[39], UB2_src_data[40], UB2_src_data[41], UB2_src_data[42], UB2_src_data[43], UB2_src_data[44], UB2_src_data[45], UB2_src_data[46], UB2_src_data[47], UB2_src_data[48], UB2_src_data[49], UB2_src_data[50]);
XD1_q_a[21]_PORT_A_address_reg = DFFE(XD1_q_a[21]_PORT_A_address, XD1_q_a[21]_clock_0, , , XD1_q_a[21]_clock_enable_0);
XD1_q_a[21]_PORT_A_write_enable = !X1L1;
XD1_q_a[21]_PORT_A_write_enable_reg = DFFE(XD1_q_a[21]_PORT_A_write_enable, XD1_q_a[21]_clock_0, , , XD1_q_a[21]_clock_enable_0);
XD1_q_a[21]_PORT_A_read_enable = X1L1;
XD1_q_a[21]_PORT_A_read_enable_reg = DFFE(XD1_q_a[21]_PORT_A_read_enable, XD1_q_a[21]_clock_0, , , XD1_q_a[21]_clock_enable_0);
XD1_q_a[21]_PORT_A_byte_mask = UB2_src_data[34];
XD1_q_a[21]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[21]_PORT_A_byte_mask, XD1_q_a[21]_clock_0, , , XD1_q_a[21]_clock_enable_0);
XD1_q_a[21]_clock_0 = CLOCK_50;
XD1_q_a[21]_clock_enable_0 = !Z1_r_early_rst;
XD1_q_a[21]_PORT_A_data_out = MEMORY(XD1_q_a[21]_PORT_A_data_in_reg, , XD1_q_a[21]_PORT_A_address_reg, , XD1_q_a[21]_PORT_A_write_enable_reg, XD1_q_a[21]_PORT_A_read_enable_reg, , , XD1_q_a[21]_PORT_A_byte_mask_reg, , XD1_q_a[21]_clock_0, , XD1_q_a[21]_clock_enable_0, , , , , );
XD1_q_a[21] = XD1_q_a[21]_PORT_A_data_out[0];


--RC1_E_shift_rot_result[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[18]
--register power-up is low

RC1_E_shift_rot_result[18] = DFFEAS(RC1L452, CLOCK_50, !Z1_r_sync_rst,  ,  , RC1_E_src1[18],  ,  , RC1_E_new_inst);


--XD1_q_a[20] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[20]
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
XD1_q_a[20]_PORT_A_data_in = UB2L50;
XD1_q_a[20]_PORT_A_data_in_reg = DFFE(XD1_q_a[20]_PORT_A_data_in, XD1_q_a[20]_clock_0, , , XD1_q_a[20]_clock_enable_0);
XD1_q_a[20]_PORT_A_address = BUS(UB2_src_data[38], UB2_src_data[39], UB2_src_data[40], UB2_src_data[41], UB2_src_data[42], UB2_src_data[43], UB2_src_data[44], UB2_src_data[45], UB2_src_data[46], UB2_src_data[47], UB2_src_data[48], UB2_src_data[49], UB2_src_data[50]);
XD1_q_a[20]_PORT_A_address_reg = DFFE(XD1_q_a[20]_PORT_A_address, XD1_q_a[20]_clock_0, , , XD1_q_a[20]_clock_enable_0);
XD1_q_a[20]_PORT_A_write_enable = !X1L1;
XD1_q_a[20]_PORT_A_write_enable_reg = DFFE(XD1_q_a[20]_PORT_A_write_enable, XD1_q_a[20]_clock_0, , , XD1_q_a[20]_clock_enable_0);
XD1_q_a[20]_PORT_A_read_enable = X1L1;
XD1_q_a[20]_PORT_A_read_enable_reg = DFFE(XD1_q_a[20]_PORT_A_read_enable, XD1_q_a[20]_clock_0, , , XD1_q_a[20]_clock_enable_0);
XD1_q_a[20]_PORT_A_byte_mask = UB2_src_data[34];
XD1_q_a[20]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[20]_PORT_A_byte_mask, XD1_q_a[20]_clock_0, , , XD1_q_a[20]_clock_enable_0);
XD1_q_a[20]_clock_0 = CLOCK_50;
XD1_q_a[20]_clock_enable_0 = !Z1_r_early_rst;
XD1_q_a[20]_PORT_A_data_out = MEMORY(XD1_q_a[20]_PORT_A_data_in_reg, , XD1_q_a[20]_PORT_A_address_reg, , XD1_q_a[20]_PORT_A_write_enable_reg, XD1_q_a[20]_PORT_A_read_enable_reg, , , XD1_q_a[20]_PORT_A_byte_mask_reg, , XD1_q_a[20]_clock_0, , XD1_q_a[20]_clock_enable_0, , , , , );
XD1_q_a[20] = XD1_q_a[20]_PORT_A_data_out[0];


--XD1_q_a[18] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[18]
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
XD1_q_a[18]_PORT_A_data_in = UB2L51;
XD1_q_a[18]_PORT_A_data_in_reg = DFFE(XD1_q_a[18]_PORT_A_data_in, XD1_q_a[18]_clock_0, , , XD1_q_a[18]_clock_enable_0);
XD1_q_a[18]_PORT_A_address = BUS(UB2_src_data[38], UB2_src_data[39], UB2_src_data[40], UB2_src_data[41], UB2_src_data[42], UB2_src_data[43], UB2_src_data[44], UB2_src_data[45], UB2_src_data[46], UB2_src_data[47], UB2_src_data[48], UB2_src_data[49], UB2_src_data[50]);
XD1_q_a[18]_PORT_A_address_reg = DFFE(XD1_q_a[18]_PORT_A_address, XD1_q_a[18]_clock_0, , , XD1_q_a[18]_clock_enable_0);
XD1_q_a[18]_PORT_A_write_enable = !X1L1;
XD1_q_a[18]_PORT_A_write_enable_reg = DFFE(XD1_q_a[18]_PORT_A_write_enable, XD1_q_a[18]_clock_0, , , XD1_q_a[18]_clock_enable_0);
XD1_q_a[18]_PORT_A_read_enable = X1L1;
XD1_q_a[18]_PORT_A_read_enable_reg = DFFE(XD1_q_a[18]_PORT_A_read_enable, XD1_q_a[18]_clock_0, , , XD1_q_a[18]_clock_enable_0);
XD1_q_a[18]_PORT_A_byte_mask = UB2_src_data[34];
XD1_q_a[18]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[18]_PORT_A_byte_mask, XD1_q_a[18]_clock_0, , , XD1_q_a[18]_clock_enable_0);
XD1_q_a[18]_clock_0 = CLOCK_50;
XD1_q_a[18]_clock_enable_0 = !Z1_r_early_rst;
XD1_q_a[18]_PORT_A_data_out = MEMORY(XD1_q_a[18]_PORT_A_data_in_reg, , XD1_q_a[18]_PORT_A_address_reg, , XD1_q_a[18]_PORT_A_write_enable_reg, XD1_q_a[18]_PORT_A_read_enable_reg, , , XD1_q_a[18]_PORT_A_byte_mask_reg, , XD1_q_a[18]_clock_0, , XD1_q_a[18]_clock_enable_0, , , , , );
XD1_q_a[18] = XD1_q_a[18]_PORT_A_data_out[0];


--RC1_F_pc[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[6]
--register power-up is low

RC1_F_pc[6] = DFFEAS(RC1L652, CLOCK_50, !Z1_r_sync_rst,  , RC1_W_valid,  ,  , RC1_R_ctrl_exception,  );


--RC1_F_pc[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[7]
--register power-up is low

RC1_F_pc[7] = DFFEAS(RC1L653, CLOCK_50, !Z1_r_sync_rst,  , RC1_W_valid,  ,  , RC1_R_ctrl_exception,  );


--XB12_av_readdata_pre[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex5_s1_translator|av_readdata_pre[1]
--register power-up is low

XB12_av_readdata_pre[1] = DFFEAS(R5_data_out[1], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , Y1L28,  );


--XB8_av_readdata_pre[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex0_s1_translator|av_readdata_pre[1]
--register power-up is low

XB8_av_readdata_pre[1] = DFFEAS(R1_data_out[1], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , Y1L28,  );


--XB11_av_readdata_pre[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex4_s1_translator|av_readdata_pre[1]
--register power-up is low

XB11_av_readdata_pre[1] = DFFEAS(R4_data_out[1], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , Y1L28,  );


--XB1_av_readdata_pre[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[1]
--register power-up is low

XB1_av_readdata_pre[1] = DFFEAS(T1_ien_AE, CLOCK_50, !Z1_r_sync_rst,  ,  , MB2_q_b[1],  ,  , T1_read_0);


--XB9_av_readdata_pre[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex1_s1_translator|av_readdata_pre[1]
--register power-up is low

XB9_av_readdata_pre[1] = DFFEAS(R2_data_out[1], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , Y1L28,  );


--XB10_av_readdata_pre[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex2_s1_translator|av_readdata_pre[1]
--register power-up is low

XB10_av_readdata_pre[1] = DFFEAS(R3_data_out[1], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , Y1L28,  );


--XB11_av_readdata_pre[2] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex4_s1_translator|av_readdata_pre[2]
--register power-up is low

XB11_av_readdata_pre[2] = DFFEAS(R4_data_out[2], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , Y1L28,  );


--XB12_av_readdata_pre[2] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex5_s1_translator|av_readdata_pre[2]
--register power-up is low

XB12_av_readdata_pre[2] = DFFEAS(R5_data_out[2], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , Y1L28,  );


--XB10_av_readdata_pre[2] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex2_s1_translator|av_readdata_pre[2]
--register power-up is low

XB10_av_readdata_pre[2] = DFFEAS(R3_data_out[2], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , Y1L28,  );


--XB1_av_readdata_pre[2] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[2]
--register power-up is low

XB1_av_readdata_pre[2] = DFFEAS(A1L117, CLOCK_50, !Z1_r_sync_rst,  ,  , MB2_q_b[2],  ,  , T1_read_0);


--XB8_av_readdata_pre[2] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex0_s1_translator|av_readdata_pre[2]
--register power-up is low

XB8_av_readdata_pre[2] = DFFEAS(R1_data_out[2], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , Y1L28,  );


--XB9_av_readdata_pre[2] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex1_s1_translator|av_readdata_pre[2]
--register power-up is low

XB9_av_readdata_pre[2] = DFFEAS(R2_data_out[2], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , Y1L28,  );


--XB1_av_readdata_pre[3] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[3]
--register power-up is low

XB1_av_readdata_pre[3] = DFFEAS(A1L117, CLOCK_50, !Z1_r_sync_rst,  ,  , MB2_q_b[3],  ,  , T1_read_0);


--XB8_av_readdata_pre[3] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex0_s1_translator|av_readdata_pre[3]
--register power-up is low

XB8_av_readdata_pre[3] = DFFEAS(R1_data_out[3], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , Y1L28,  );


--XB9_av_readdata_pre[3] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex1_s1_translator|av_readdata_pre[3]
--register power-up is low

XB9_av_readdata_pre[3] = DFFEAS(R2_data_out[3], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , Y1L28,  );


--XB10_av_readdata_pre[3] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex2_s1_translator|av_readdata_pre[3]
--register power-up is low

XB10_av_readdata_pre[3] = DFFEAS(R3_data_out[3], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , Y1L28,  );


--XB11_av_readdata_pre[3] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex4_s1_translator|av_readdata_pre[3]
--register power-up is low

XB11_av_readdata_pre[3] = DFFEAS(R4_data_out[3], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , Y1L28,  );


--XB12_av_readdata_pre[3] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex5_s1_translator|av_readdata_pre[3]
--register power-up is low

XB12_av_readdata_pre[3] = DFFEAS(R5_data_out[3], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , Y1L28,  );


--XB12_av_readdata_pre[4] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex5_s1_translator|av_readdata_pre[4]
--register power-up is low

XB12_av_readdata_pre[4] = DFFEAS(R5_data_out[4], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , Y1L28,  );


--XB1_av_readdata_pre[4] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[4]
--register power-up is low

XB1_av_readdata_pre[4] = DFFEAS(A1L117, CLOCK_50, !Z1_r_sync_rst,  ,  , MB2_q_b[4],  ,  , T1_read_0);


--XB8_av_readdata_pre[4] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex0_s1_translator|av_readdata_pre[4]
--register power-up is low

XB8_av_readdata_pre[4] = DFFEAS(R1_data_out[4], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , Y1L28,  );


--XB9_av_readdata_pre[4] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex1_s1_translator|av_readdata_pre[4]
--register power-up is low

XB9_av_readdata_pre[4] = DFFEAS(R2_data_out[4], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , Y1L28,  );


--XB10_av_readdata_pre[4] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex2_s1_translator|av_readdata_pre[4]
--register power-up is low

XB10_av_readdata_pre[4] = DFFEAS(R3_data_out[4], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , Y1L28,  );


--XB11_av_readdata_pre[4] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex4_s1_translator|av_readdata_pre[4]
--register power-up is low

XB11_av_readdata_pre[4] = DFFEAS(R4_data_out[4], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , Y1L28,  );


--XB1_av_readdata_pre[5] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[5]
--register power-up is low

XB1_av_readdata_pre[5] = DFFEAS(A1L117, CLOCK_50, !Z1_r_sync_rst,  ,  , MB2_q_b[5],  ,  , T1_read_0);


--XB8_av_readdata_pre[5] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex0_s1_translator|av_readdata_pre[5]
--register power-up is low

XB8_av_readdata_pre[5] = DFFEAS(R1_data_out[5], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , Y1L28,  );


--XB9_av_readdata_pre[5] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex1_s1_translator|av_readdata_pre[5]
--register power-up is low

XB9_av_readdata_pre[5] = DFFEAS(R2_data_out[5], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , Y1L28,  );


--XB10_av_readdata_pre[5] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex2_s1_translator|av_readdata_pre[5]
--register power-up is low

XB10_av_readdata_pre[5] = DFFEAS(R3_data_out[5], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , Y1L28,  );


--XB11_av_readdata_pre[5] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex4_s1_translator|av_readdata_pre[5]
--register power-up is low

XB11_av_readdata_pre[5] = DFFEAS(R4_data_out[5], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , Y1L28,  );


--XB12_av_readdata_pre[5] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex5_s1_translator|av_readdata_pre[5]
--register power-up is low

XB12_av_readdata_pre[5] = DFFEAS(R5_data_out[5], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , Y1L28,  );


--XB12_av_readdata_pre[6] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex5_s1_translator|av_readdata_pre[6]
--register power-up is low

XB12_av_readdata_pre[6] = DFFEAS(R5_data_out[6], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , Y1L28,  );


--XB1_av_readdata_pre[6] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[6]
--register power-up is low

XB1_av_readdata_pre[6] = DFFEAS(A1L117, CLOCK_50, !Z1_r_sync_rst,  ,  , MB2_q_b[6],  ,  , T1_read_0);


--XB8_av_readdata_pre[6] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex0_s1_translator|av_readdata_pre[6]
--register power-up is low

XB8_av_readdata_pre[6] = DFFEAS(R1_data_out[6], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , Y1L28,  );


--XB9_av_readdata_pre[6] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex1_s1_translator|av_readdata_pre[6]
--register power-up is low

XB9_av_readdata_pre[6] = DFFEAS(R2_data_out[6], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , Y1L28,  );


--XB10_av_readdata_pre[6] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex2_s1_translator|av_readdata_pre[6]
--register power-up is low

XB10_av_readdata_pre[6] = DFFEAS(R3_data_out[6], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , Y1L28,  );


--XB11_av_readdata_pre[6] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex4_s1_translator|av_readdata_pre[6]
--register power-up is low

XB11_av_readdata_pre[6] = DFFEAS(R4_data_out[6], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , Y1L28,  );


--RC1_d_writedata[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[9]
--register power-up is low

RC1_d_writedata[9] = DFFEAS(XC2_q_b[1], CLOCK_50, !Z1_r_sync_rst,  ,  , XC2_q_b[9],  ,  , RC1L238);


--RC1_d_writedata[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[11]
--register power-up is low

RC1_d_writedata[11] = DFFEAS(XC2_q_b[3], CLOCK_50, !Z1_r_sync_rst,  ,  , XC2_q_b[11],  ,  , RC1L238);


--RC1_d_writedata[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[14]
--register power-up is low

RC1_d_writedata[14] = DFFEAS(XC2_q_b[6], CLOCK_50, !Z1_r_sync_rst,  ,  , XC2_q_b[14],  ,  , RC1L238);


--RC1_d_writedata[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[13]
--register power-up is low

RC1_d_writedata[13] = DFFEAS(XC2_q_b[5], CLOCK_50, !Z1_r_sync_rst,  ,  , XC2_q_b[13],  ,  , RC1L238);


--RC1_d_writedata[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[12]
--register power-up is low

RC1_d_writedata[12] = DFFEAS(XC2_q_b[4], CLOCK_50, !Z1_r_sync_rst,  ,  , XC2_q_b[12],  ,  , RC1L238);


--RC1_d_writedata[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[10]
--register power-up is low

RC1_d_writedata[10] = DFFEAS(XC2_q_b[2], CLOCK_50, !Z1_r_sync_rst,  ,  , XC2_q_b[10],  ,  , RC1L238);


--RC1_d_writedata[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[8]
--register power-up is low

RC1_d_writedata[8] = DFFEAS(XC2_q_b[0], CLOCK_50, !Z1_r_sync_rst,  ,  , XC2_q_b[8],  ,  , RC1L238);


--RC1_d_writedata[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[16]
--register power-up is low

RC1_d_writedata[16] = DFFEAS(XC2_q_b[0], CLOCK_50, !Z1_r_sync_rst,  ,  , XC2_q_b[16],  ,  , RC1L534);


--RC1_d_writedata[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[18]
--register power-up is low

RC1_d_writedata[18] = DFFEAS(XC2_q_b[2], CLOCK_50, !Z1_r_sync_rst,  ,  , XC2_q_b[18],  ,  , RC1L534);


--RC1_d_writedata[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[21]
--register power-up is low

RC1_d_writedata[21] = DFFEAS(XC2_q_b[5], CLOCK_50, !Z1_r_sync_rst,  ,  , XC2_q_b[21],  ,  , RC1L534);


--RC1_d_writedata[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[20]
--register power-up is low

RC1_d_writedata[20] = DFFEAS(XC2_q_b[4], CLOCK_50, !Z1_r_sync_rst,  ,  , XC2_q_b[20],  ,  , RC1L534);


--RC1_d_writedata[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[19]
--register power-up is low

RC1_d_writedata[19] = DFFEAS(XC2_q_b[3], CLOCK_50, !Z1_r_sync_rst,  ,  , XC2_q_b[19],  ,  , RC1L534);


--RC1_d_writedata[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[17]
--register power-up is low

RC1_d_writedata[17] = DFFEAS(XC2_q_b[1], CLOCK_50, !Z1_r_sync_rst,  ,  , XC2_q_b[17],  ,  , RC1L534);


--RC1_d_writedata[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[15]
--register power-up is low

RC1_d_writedata[15] = DFFEAS(XC2_q_b[7], CLOCK_50, !Z1_r_sync_rst,  ,  , XC2_q_b[15],  ,  , RC1L238);


--RC1_d_writedata[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[23]
--register power-up is low

RC1_d_writedata[23] = DFFEAS(XC2_q_b[7], CLOCK_50, !Z1_r_sync_rst,  ,  , XC2_q_b[23],  ,  , RC1L534);


--RC1_d_writedata[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[22]
--register power-up is low

RC1_d_writedata[22] = DFFEAS(XC2_q_b[6], CLOCK_50, !Z1_r_sync_rst,  ,  , XC2_q_b[22],  ,  , RC1L534);


--MB1_q_b[7] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[7]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
MB1_q_b[7]_PORT_A_data_in = RC1_d_writedata[7];
MB1_q_b[7]_PORT_A_data_in_reg = DFFE(MB1_q_b[7]_PORT_A_data_in, MB1_q_b[7]_clock_0, , , );
MB1_q_b[7]_PORT_A_address = BUS(NB2_counter_reg_bit[0], NB2_counter_reg_bit[1], NB2_counter_reg_bit[2], NB2_counter_reg_bit[3], NB2_counter_reg_bit[4], NB2_counter_reg_bit[5]);
MB1_q_b[7]_PORT_A_address_reg = DFFE(MB1_q_b[7]_PORT_A_address, MB1_q_b[7]_clock_0, , , );
MB1_q_b[7]_PORT_B_address = BUS(NB1_counter_reg_bit[0], NB1_counter_reg_bit[1], NB1_counter_reg_bit[2], NB1_counter_reg_bit[3], NB1_counter_reg_bit[4], NB1_counter_reg_bit[5]);
MB1_q_b[7]_PORT_B_address_reg = DFFE(MB1_q_b[7]_PORT_B_address, MB1_q_b[7]_clock_1, , , MB1_q_b[7]_clock_enable_1);
MB1_q_b[7]_PORT_A_write_enable = T1_fifo_wr;
MB1_q_b[7]_PORT_A_write_enable_reg = DFFE(MB1_q_b[7]_PORT_A_write_enable, MB1_q_b[7]_clock_0, , , );
MB1_q_b[7]_PORT_B_read_enable = VCC;
MB1_q_b[7]_PORT_B_read_enable_reg = DFFE(MB1_q_b[7]_PORT_B_read_enable, MB1_q_b[7]_clock_1, , , MB1_q_b[7]_clock_enable_1);
MB1_q_b[7]_clock_0 = CLOCK_50;
MB1_q_b[7]_clock_1 = CLOCK_50;
MB1_q_b[7]_clock_enable_0 = T1_fifo_wr;
MB1_q_b[7]_clock_enable_1 = T1L82;
MB1_q_b[7]_PORT_B_data_out = MEMORY(MB1_q_b[7]_PORT_A_data_in_reg, , MB1_q_b[7]_PORT_A_address_reg, MB1_q_b[7]_PORT_B_address_reg, MB1_q_b[7]_PORT_A_write_enable_reg, , , MB1_q_b[7]_PORT_B_read_enable_reg, , , MB1_q_b[7]_clock_0, MB1_q_b[7]_clock_1, MB1_q_b[7]_clock_enable_0, MB1_q_b[7]_clock_enable_1, , , , );
MB1_q_b[7] = MB1_q_b[7]_PORT_B_data_out[0];


--CB1_count[7] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[7]
--register power-up is low

CB1_count[7] = AMPP_FUNCTION(A1L51, CB1_count[6], !A1L43, !A1L49, CB1L57);


--ND1_sr[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[4]
--register power-up is low

ND1_sr[4] = DFFEAS(ND1L60, A1L77,  ,  , ND1L24,  ,  , ND1L23,  );


--AD1_break_readreg[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[2]
--register power-up is low

AD1_break_readreg[2] = DFFEAS(MD1_jdo[2], CLOCK_50,  ,  , AD1L8,  ,  , AD1L9,  );


--KD1_MonDReg[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[2]
--register power-up is low

KD1_MonDReg[2] = DFFEAS(MD1_jdo[5], CLOCK_50,  ,  , KD1L50, WD1_q_a[2],  , KD1L83, MD1_take_action_ocimem_b);


--WD1_q_a[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[1]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
WD1_q_a[1]_PORT_A_data_in = KD1L121;
WD1_q_a[1]_PORT_A_data_in_reg = DFFE(WD1_q_a[1]_PORT_A_data_in, WD1_q_a[1]_clock_0, , , WD1_q_a[1]_clock_enable_0);
WD1_q_a[1]_PORT_A_address = BUS(KD1L107, KD1L108, KD1L109, KD1L110, KD1L111, KD1L112, KD1L113, KD1L114);
WD1_q_a[1]_PORT_A_address_reg = DFFE(WD1_q_a[1]_PORT_A_address, WD1_q_a[1]_clock_0, , , WD1_q_a[1]_clock_enable_0);
WD1_q_a[1]_PORT_A_write_enable = KD1L153;
WD1_q_a[1]_PORT_A_write_enable_reg = DFFE(WD1_q_a[1]_PORT_A_write_enable, WD1_q_a[1]_clock_0, , , WD1_q_a[1]_clock_enable_0);
WD1_q_a[1]_PORT_A_read_enable = !KD1L153;
WD1_q_a[1]_PORT_A_read_enable_reg = DFFE(WD1_q_a[1]_PORT_A_read_enable, WD1_q_a[1]_clock_0, , , WD1_q_a[1]_clock_enable_0);
WD1_q_a[1]_PORT_A_byte_mask = KD1L115;
WD1_q_a[1]_PORT_A_byte_mask_reg = DFFE(WD1_q_a[1]_PORT_A_byte_mask, WD1_q_a[1]_clock_0, , , WD1_q_a[1]_clock_enable_0);
WD1_q_a[1]_clock_0 = CLOCK_50;
WD1_q_a[1]_clock_enable_0 = KD1_ociram_reset_req;
WD1_q_a[1]_PORT_A_data_out = MEMORY(WD1_q_a[1]_PORT_A_data_in_reg, , WD1_q_a[1]_PORT_A_address_reg, , WD1_q_a[1]_PORT_A_write_enable_reg, WD1_q_a[1]_PORT_A_read_enable_reg, , , WD1_q_a[1]_PORT_A_byte_mask_reg, , WD1_q_a[1]_clock_0, , WD1_q_a[1]_clock_enable_0, , , , , );
WD1_q_a[1] = WD1_q_a[1]_PORT_A_data_out[0];


--KD1_MonAReg[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[5]
--register power-up is low

KD1_MonAReg[5] = DFFEAS(KD1L23, CLOCK_50,  ,  , MD1L49, MD1_jdo[29],  ,  , MD1_take_action_ocimem_a);


--KD1_MonAReg[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[6]
--register power-up is low

KD1_MonAReg[6] = DFFEAS(KD1L27, CLOCK_50,  ,  , MD1L49, MD1_jdo[30],  ,  , MD1_take_action_ocimem_a);


--KD1_MonAReg[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[7]
--register power-up is low

KD1_MonAReg[7] = DFFEAS(KD1L31, CLOCK_50,  ,  , MD1L49, MD1_jdo[31],  ,  , MD1_take_action_ocimem_a);


--KD1_MonAReg[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[8]
--register power-up is low

KD1_MonAReg[8] = DFFEAS(KD1L35, CLOCK_50,  ,  , MD1L49, MD1_jdo[32],  ,  , MD1_take_action_ocimem_a);


--KD1_MonAReg[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[9]
--register power-up is low

KD1_MonAReg[9] = DFFEAS(KD1L19, CLOCK_50,  ,  , MD1L49, MD1_jdo[33],  ,  , MD1_take_action_ocimem_a);


--KD1L7 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~5
KD1L7_adder_eqn = ( KD1_MonAReg[3] ) + ( GND ) + ( KD1L12 );
KD1L7 = SUM(KD1L7_adder_eqn);

--KD1L8 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~6
KD1L8_adder_eqn = ( KD1_MonAReg[3] ) + ( GND ) + ( KD1L12 );
KD1L8 = CARRY(KD1L8_adder_eqn);


--KD1L11 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~9
KD1L11_adder_eqn = ( KD1_MonAReg[2] ) + ( VCC ) + ( !VCC );
KD1L11 = SUM(KD1L11_adder_eqn);

--KD1L12 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~10
KD1L12_adder_eqn = ( KD1_MonAReg[2] ) + ( VCC ) + ( !VCC );
KD1L12 = CARRY(KD1L12_adder_eqn);


--KD1L15 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~13
KD1L15_adder_eqn = ( KD1_MonAReg[4] ) + ( GND ) + ( KD1L8 );
KD1L15 = SUM(KD1L15_adder_eqn);

--KD1L16 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~14
KD1L16_adder_eqn = ( KD1_MonAReg[4] ) + ( GND ) + ( KD1L8 );
KD1L16 = CARRY(KD1L16_adder_eqn);


--MB2_q_b[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[0]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
MB2_q_b[0]_PORT_A_data_in = CB1_wdata[0];
MB2_q_b[0]_PORT_A_data_in_reg = DFFE(MB2_q_b[0]_PORT_A_data_in, MB2_q_b[0]_clock_0, , , );
MB2_q_b[0]_PORT_A_address = BUS(NB4_counter_reg_bit[0], NB4_counter_reg_bit[1], NB4_counter_reg_bit[2], NB4_counter_reg_bit[3], NB4_counter_reg_bit[4], NB4_counter_reg_bit[5]);
MB2_q_b[0]_PORT_A_address_reg = DFFE(MB2_q_b[0]_PORT_A_address, MB2_q_b[0]_clock_0, , , );
MB2_q_b[0]_PORT_B_address = BUS(NB3_counter_reg_bit[0], NB3_counter_reg_bit[1], NB3_counter_reg_bit[2], NB3_counter_reg_bit[3], NB3_counter_reg_bit[4], NB3_counter_reg_bit[5]);
MB2_q_b[0]_PORT_B_address_reg = DFFE(MB2_q_b[0]_PORT_B_address, MB2_q_b[0]_clock_1, , , MB2_q_b[0]_clock_enable_1);
MB2_q_b[0]_PORT_A_write_enable = T1_wr_rfifo;
MB2_q_b[0]_PORT_A_write_enable_reg = DFFE(MB2_q_b[0]_PORT_A_write_enable, MB2_q_b[0]_clock_0, , , );
MB2_q_b[0]_PORT_B_read_enable = VCC;
MB2_q_b[0]_PORT_B_read_enable_reg = DFFE(MB2_q_b[0]_PORT_B_read_enable, MB2_q_b[0]_clock_1, , , MB2_q_b[0]_clock_enable_1);
MB2_q_b[0]_clock_0 = CLOCK_50;
MB2_q_b[0]_clock_1 = CLOCK_50;
MB2_q_b[0]_clock_enable_0 = T1_wr_rfifo;
MB2_q_b[0]_clock_enable_1 = T1L72;
MB2_q_b[0]_PORT_B_data_out = MEMORY(MB2_q_b[0]_PORT_A_data_in_reg, , MB2_q_b[0]_PORT_A_address_reg, MB2_q_b[0]_PORT_B_address_reg, MB2_q_b[0]_PORT_A_write_enable_reg, , , MB2_q_b[0]_PORT_B_read_enable_reg, , , MB2_q_b[0]_clock_0, MB2_q_b[0]_clock_1, MB2_q_b[0]_clock_enable_0, MB2_q_b[0]_clock_enable_1, , , , );
MB2_q_b[0] = MB2_q_b[0]_PORT_B_data_out[0];


--AB1_readdata[0] is nios_system:u0|nios_system_switches:switches|readdata[0]
--register power-up is low

AB1_readdata[0] = DFFEAS(sw_d2[0], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , Y1L28,  );


--RC1L134 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~73
RC1L134_adder_eqn = ( !RC1_E_invert_arith_src_msb $ (!RC1_E_alu_sub $ (RC1_E_src2[31])) ) + ( !RC1_E_invert_arith_src_msb $ (!RC1_E_src1[31]) ) + ( RC1L143 );
RC1L134 = SUM(RC1L134_adder_eqn);

--RC1L135 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~74
RC1L135_adder_eqn = ( !RC1_E_invert_arith_src_msb $ (!RC1_E_alu_sub $ (RC1_E_src2[31])) ) + ( !RC1_E_invert_arith_src_msb $ (!RC1_E_src1[31]) ) + ( RC1L143 );
RC1L135 = CARRY(RC1L135_adder_eqn);


--XC1_q_b[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[1]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC1_q_b[1]_PORT_A_data_in = RC1L812;
XC1_q_b[1]_PORT_A_data_in_reg = DFFE(XC1_q_b[1]_PORT_A_data_in, XC1_q_b[1]_clock_0, , , );
XC1_q_b[1]_PORT_A_address = BUS(RC1_R_dst_regnum[0], RC1_R_dst_regnum[1], RC1_R_dst_regnum[2], RC1_R_dst_regnum[3], RC1_R_dst_regnum[4]);
XC1_q_b[1]_PORT_A_address_reg = DFFE(XC1_q_b[1]_PORT_A_address, XC1_q_b[1]_clock_0, , , );
XC1_q_b[1]_PORT_B_address = BUS(RC1_D_iw[27], RC1_D_iw[28], RC1_D_iw[29], RC1_D_iw[30], RC1_D_iw[31]);
XC1_q_b[1]_PORT_B_address_reg = DFFE(XC1_q_b[1]_PORT_B_address, XC1_q_b[1]_clock_1, , , );
XC1_q_b[1]_PORT_A_write_enable = RC1_W_rf_wren;
XC1_q_b[1]_PORT_A_write_enable_reg = DFFE(XC1_q_b[1]_PORT_A_write_enable, XC1_q_b[1]_clock_0, , , );
XC1_q_b[1]_PORT_B_read_enable = VCC;
XC1_q_b[1]_PORT_B_read_enable_reg = DFFE(XC1_q_b[1]_PORT_B_read_enable, XC1_q_b[1]_clock_1, , , );
XC1_q_b[1]_clock_0 = CLOCK_50;
XC1_q_b[1]_clock_1 = CLOCK_50;
XC1_q_b[1]_clock_enable_0 = RC1_W_rf_wren;
XC1_q_b[1]_PORT_B_data_out = MEMORY(XC1_q_b[1]_PORT_A_data_in_reg, , XC1_q_b[1]_PORT_A_address_reg, XC1_q_b[1]_PORT_B_address_reg, XC1_q_b[1]_PORT_A_write_enable_reg, , , XC1_q_b[1]_PORT_B_read_enable_reg, , , XC1_q_b[1]_clock_0, XC1_q_b[1]_clock_1, XC1_q_b[1]_clock_enable_0, , , , , );
XC1_q_b[1] = XC1_q_b[1]_PORT_B_data_out[0];


--XC2_q_b[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[24]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC2_q_b[24]_PORT_A_data_in = RC1L835;
XC2_q_b[24]_PORT_A_data_in_reg = DFFE(XC2_q_b[24]_PORT_A_data_in, XC2_q_b[24]_clock_0, , , );
XC2_q_b[24]_PORT_A_address = BUS(RC1_R_dst_regnum[0], RC1_R_dst_regnum[1], RC1_R_dst_regnum[2], RC1_R_dst_regnum[3], RC1_R_dst_regnum[4]);
XC2_q_b[24]_PORT_A_address_reg = DFFE(XC2_q_b[24]_PORT_A_address, XC2_q_b[24]_clock_0, , , );
XC2_q_b[24]_PORT_B_address = BUS(RC1_D_iw[22], RC1_D_iw[23], RC1_D_iw[24], RC1_D_iw[25], RC1_D_iw[26]);
XC2_q_b[24]_PORT_B_address_reg = DFFE(XC2_q_b[24]_PORT_B_address, XC2_q_b[24]_clock_1, , , );
XC2_q_b[24]_PORT_A_write_enable = RC1_W_rf_wren;
XC2_q_b[24]_PORT_A_write_enable_reg = DFFE(XC2_q_b[24]_PORT_A_write_enable, XC2_q_b[24]_clock_0, , , );
XC2_q_b[24]_PORT_B_read_enable = VCC;
XC2_q_b[24]_PORT_B_read_enable_reg = DFFE(XC2_q_b[24]_PORT_B_read_enable, XC2_q_b[24]_clock_1, , , );
XC2_q_b[24]_clock_0 = CLOCK_50;
XC2_q_b[24]_clock_1 = CLOCK_50;
XC2_q_b[24]_clock_enable_0 = RC1_W_rf_wren;
XC2_q_b[24]_PORT_B_data_out = MEMORY(XC2_q_b[24]_PORT_A_data_in_reg, , XC2_q_b[24]_PORT_A_address_reg, XC2_q_b[24]_PORT_B_address_reg, XC2_q_b[24]_PORT_A_write_enable_reg, , , XC2_q_b[24]_PORT_B_read_enable_reg, , , XC2_q_b[24]_clock_0, XC2_q_b[24]_clock_1, XC2_q_b[24]_clock_enable_0, , , , , );
XC2_q_b[24] = XC2_q_b[24]_PORT_B_data_out[0];


--XC1_q_b[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[24]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC1_q_b[24]_PORT_A_data_in = RC1L835;
XC1_q_b[24]_PORT_A_data_in_reg = DFFE(XC1_q_b[24]_PORT_A_data_in, XC1_q_b[24]_clock_0, , , );
XC1_q_b[24]_PORT_A_address = BUS(RC1_R_dst_regnum[0], RC1_R_dst_regnum[1], RC1_R_dst_regnum[2], RC1_R_dst_regnum[3], RC1_R_dst_regnum[4]);
XC1_q_b[24]_PORT_A_address_reg = DFFE(XC1_q_b[24]_PORT_A_address, XC1_q_b[24]_clock_0, , , );
XC1_q_b[24]_PORT_B_address = BUS(RC1_D_iw[27], RC1_D_iw[28], RC1_D_iw[29], RC1_D_iw[30], RC1_D_iw[31]);
XC1_q_b[24]_PORT_B_address_reg = DFFE(XC1_q_b[24]_PORT_B_address, XC1_q_b[24]_clock_1, , , );
XC1_q_b[24]_PORT_A_write_enable = RC1_W_rf_wren;
XC1_q_b[24]_PORT_A_write_enable_reg = DFFE(XC1_q_b[24]_PORT_A_write_enable, XC1_q_b[24]_clock_0, , , );
XC1_q_b[24]_PORT_B_read_enable = VCC;
XC1_q_b[24]_PORT_B_read_enable_reg = DFFE(XC1_q_b[24]_PORT_B_read_enable, XC1_q_b[24]_clock_1, , , );
XC1_q_b[24]_clock_0 = CLOCK_50;
XC1_q_b[24]_clock_1 = CLOCK_50;
XC1_q_b[24]_clock_enable_0 = RC1_W_rf_wren;
XC1_q_b[24]_PORT_B_data_out = MEMORY(XC1_q_b[24]_PORT_A_data_in_reg, , XC1_q_b[24]_PORT_A_address_reg, XC1_q_b[24]_PORT_B_address_reg, XC1_q_b[24]_PORT_A_write_enable_reg, , , XC1_q_b[24]_PORT_B_read_enable_reg, , , XC1_q_b[24]_clock_0, XC1_q_b[24]_clock_1, XC1_q_b[24]_clock_enable_0, , , , , );
XC1_q_b[24] = XC1_q_b[24]_PORT_B_data_out[0];


--XC2_q_b[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[22]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC2_q_b[22]_PORT_A_data_in = RC1L833;
XC2_q_b[22]_PORT_A_data_in_reg = DFFE(XC2_q_b[22]_PORT_A_data_in, XC2_q_b[22]_clock_0, , , );
XC2_q_b[22]_PORT_A_address = BUS(RC1_R_dst_regnum[0], RC1_R_dst_regnum[1], RC1_R_dst_regnum[2], RC1_R_dst_regnum[3], RC1_R_dst_regnum[4]);
XC2_q_b[22]_PORT_A_address_reg = DFFE(XC2_q_b[22]_PORT_A_address, XC2_q_b[22]_clock_0, , , );
XC2_q_b[22]_PORT_B_address = BUS(RC1_D_iw[22], RC1_D_iw[23], RC1_D_iw[24], RC1_D_iw[25], RC1_D_iw[26]);
XC2_q_b[22]_PORT_B_address_reg = DFFE(XC2_q_b[22]_PORT_B_address, XC2_q_b[22]_clock_1, , , );
XC2_q_b[22]_PORT_A_write_enable = RC1_W_rf_wren;
XC2_q_b[22]_PORT_A_write_enable_reg = DFFE(XC2_q_b[22]_PORT_A_write_enable, XC2_q_b[22]_clock_0, , , );
XC2_q_b[22]_PORT_B_read_enable = VCC;
XC2_q_b[22]_PORT_B_read_enable_reg = DFFE(XC2_q_b[22]_PORT_B_read_enable, XC2_q_b[22]_clock_1, , , );
XC2_q_b[22]_clock_0 = CLOCK_50;
XC2_q_b[22]_clock_1 = CLOCK_50;
XC2_q_b[22]_clock_enable_0 = RC1_W_rf_wren;
XC2_q_b[22]_PORT_B_data_out = MEMORY(XC2_q_b[22]_PORT_A_data_in_reg, , XC2_q_b[22]_PORT_A_address_reg, XC2_q_b[22]_PORT_B_address_reg, XC2_q_b[22]_PORT_A_write_enable_reg, , , XC2_q_b[22]_PORT_B_read_enable_reg, , , XC2_q_b[22]_clock_0, XC2_q_b[22]_clock_1, XC2_q_b[22]_clock_enable_0, , , , , );
XC2_q_b[22] = XC2_q_b[22]_PORT_B_data_out[0];


--XC1_q_b[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[22]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC1_q_b[22]_PORT_A_data_in = RC1L833;
XC1_q_b[22]_PORT_A_data_in_reg = DFFE(XC1_q_b[22]_PORT_A_data_in, XC1_q_b[22]_clock_0, , , );
XC1_q_b[22]_PORT_A_address = BUS(RC1_R_dst_regnum[0], RC1_R_dst_regnum[1], RC1_R_dst_regnum[2], RC1_R_dst_regnum[3], RC1_R_dst_regnum[4]);
XC1_q_b[22]_PORT_A_address_reg = DFFE(XC1_q_b[22]_PORT_A_address, XC1_q_b[22]_clock_0, , , );
XC1_q_b[22]_PORT_B_address = BUS(RC1_D_iw[27], RC1_D_iw[28], RC1_D_iw[29], RC1_D_iw[30], RC1_D_iw[31]);
XC1_q_b[22]_PORT_B_address_reg = DFFE(XC1_q_b[22]_PORT_B_address, XC1_q_b[22]_clock_1, , , );
XC1_q_b[22]_PORT_A_write_enable = RC1_W_rf_wren;
XC1_q_b[22]_PORT_A_write_enable_reg = DFFE(XC1_q_b[22]_PORT_A_write_enable, XC1_q_b[22]_clock_0, , , );
XC1_q_b[22]_PORT_B_read_enable = VCC;
XC1_q_b[22]_PORT_B_read_enable_reg = DFFE(XC1_q_b[22]_PORT_B_read_enable, XC1_q_b[22]_clock_1, , , );
XC1_q_b[22]_clock_0 = CLOCK_50;
XC1_q_b[22]_clock_1 = CLOCK_50;
XC1_q_b[22]_clock_enable_0 = RC1_W_rf_wren;
XC1_q_b[22]_PORT_B_data_out = MEMORY(XC1_q_b[22]_PORT_A_data_in_reg, , XC1_q_b[22]_PORT_A_address_reg, XC1_q_b[22]_PORT_B_address_reg, XC1_q_b[22]_PORT_A_write_enable_reg, , , XC1_q_b[22]_PORT_B_read_enable_reg, , , XC1_q_b[22]_clock_0, XC1_q_b[22]_clock_1, XC1_q_b[22]_clock_enable_0, , , , , );
XC1_q_b[22] = XC1_q_b[22]_PORT_B_data_out[0];


--XC2_q_b[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[21]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC2_q_b[21]_PORT_A_data_in = RC1L832;
XC2_q_b[21]_PORT_A_data_in_reg = DFFE(XC2_q_b[21]_PORT_A_data_in, XC2_q_b[21]_clock_0, , , );
XC2_q_b[21]_PORT_A_address = BUS(RC1_R_dst_regnum[0], RC1_R_dst_regnum[1], RC1_R_dst_regnum[2], RC1_R_dst_regnum[3], RC1_R_dst_regnum[4]);
XC2_q_b[21]_PORT_A_address_reg = DFFE(XC2_q_b[21]_PORT_A_address, XC2_q_b[21]_clock_0, , , );
XC2_q_b[21]_PORT_B_address = BUS(RC1_D_iw[22], RC1_D_iw[23], RC1_D_iw[24], RC1_D_iw[25], RC1_D_iw[26]);
XC2_q_b[21]_PORT_B_address_reg = DFFE(XC2_q_b[21]_PORT_B_address, XC2_q_b[21]_clock_1, , , );
XC2_q_b[21]_PORT_A_write_enable = RC1_W_rf_wren;
XC2_q_b[21]_PORT_A_write_enable_reg = DFFE(XC2_q_b[21]_PORT_A_write_enable, XC2_q_b[21]_clock_0, , , );
XC2_q_b[21]_PORT_B_read_enable = VCC;
XC2_q_b[21]_PORT_B_read_enable_reg = DFFE(XC2_q_b[21]_PORT_B_read_enable, XC2_q_b[21]_clock_1, , , );
XC2_q_b[21]_clock_0 = CLOCK_50;
XC2_q_b[21]_clock_1 = CLOCK_50;
XC2_q_b[21]_clock_enable_0 = RC1_W_rf_wren;
XC2_q_b[21]_PORT_B_data_out = MEMORY(XC2_q_b[21]_PORT_A_data_in_reg, , XC2_q_b[21]_PORT_A_address_reg, XC2_q_b[21]_PORT_B_address_reg, XC2_q_b[21]_PORT_A_write_enable_reg, , , XC2_q_b[21]_PORT_B_read_enable_reg, , , XC2_q_b[21]_clock_0, XC2_q_b[21]_clock_1, XC2_q_b[21]_clock_enable_0, , , , , );
XC2_q_b[21] = XC2_q_b[21]_PORT_B_data_out[0];


--XC1_q_b[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[21]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC1_q_b[21]_PORT_A_data_in = RC1L832;
XC1_q_b[21]_PORT_A_data_in_reg = DFFE(XC1_q_b[21]_PORT_A_data_in, XC1_q_b[21]_clock_0, , , );
XC1_q_b[21]_PORT_A_address = BUS(RC1_R_dst_regnum[0], RC1_R_dst_regnum[1], RC1_R_dst_regnum[2], RC1_R_dst_regnum[3], RC1_R_dst_regnum[4]);
XC1_q_b[21]_PORT_A_address_reg = DFFE(XC1_q_b[21]_PORT_A_address, XC1_q_b[21]_clock_0, , , );
XC1_q_b[21]_PORT_B_address = BUS(RC1_D_iw[27], RC1_D_iw[28], RC1_D_iw[29], RC1_D_iw[30], RC1_D_iw[31]);
XC1_q_b[21]_PORT_B_address_reg = DFFE(XC1_q_b[21]_PORT_B_address, XC1_q_b[21]_clock_1, , , );
XC1_q_b[21]_PORT_A_write_enable = RC1_W_rf_wren;
XC1_q_b[21]_PORT_A_write_enable_reg = DFFE(XC1_q_b[21]_PORT_A_write_enable, XC1_q_b[21]_clock_0, , , );
XC1_q_b[21]_PORT_B_read_enable = VCC;
XC1_q_b[21]_PORT_B_read_enable_reg = DFFE(XC1_q_b[21]_PORT_B_read_enable, XC1_q_b[21]_clock_1, , , );
XC1_q_b[21]_clock_0 = CLOCK_50;
XC1_q_b[21]_clock_1 = CLOCK_50;
XC1_q_b[21]_clock_enable_0 = RC1_W_rf_wren;
XC1_q_b[21]_PORT_B_data_out = MEMORY(XC1_q_b[21]_PORT_A_data_in_reg, , XC1_q_b[21]_PORT_A_address_reg, XC1_q_b[21]_PORT_B_address_reg, XC1_q_b[21]_PORT_A_write_enable_reg, , , XC1_q_b[21]_PORT_B_read_enable_reg, , , XC1_q_b[21]_clock_0, XC1_q_b[21]_clock_1, XC1_q_b[21]_clock_enable_0, , , , , );
XC1_q_b[21] = XC1_q_b[21]_PORT_B_data_out[0];


--XC2_q_b[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[20]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC2_q_b[20]_PORT_A_data_in = RC1L831;
XC2_q_b[20]_PORT_A_data_in_reg = DFFE(XC2_q_b[20]_PORT_A_data_in, XC2_q_b[20]_clock_0, , , );
XC2_q_b[20]_PORT_A_address = BUS(RC1_R_dst_regnum[0], RC1_R_dst_regnum[1], RC1_R_dst_regnum[2], RC1_R_dst_regnum[3], RC1_R_dst_regnum[4]);
XC2_q_b[20]_PORT_A_address_reg = DFFE(XC2_q_b[20]_PORT_A_address, XC2_q_b[20]_clock_0, , , );
XC2_q_b[20]_PORT_B_address = BUS(RC1_D_iw[22], RC1_D_iw[23], RC1_D_iw[24], RC1_D_iw[25], RC1_D_iw[26]);
XC2_q_b[20]_PORT_B_address_reg = DFFE(XC2_q_b[20]_PORT_B_address, XC2_q_b[20]_clock_1, , , );
XC2_q_b[20]_PORT_A_write_enable = RC1_W_rf_wren;
XC2_q_b[20]_PORT_A_write_enable_reg = DFFE(XC2_q_b[20]_PORT_A_write_enable, XC2_q_b[20]_clock_0, , , );
XC2_q_b[20]_PORT_B_read_enable = VCC;
XC2_q_b[20]_PORT_B_read_enable_reg = DFFE(XC2_q_b[20]_PORT_B_read_enable, XC2_q_b[20]_clock_1, , , );
XC2_q_b[20]_clock_0 = CLOCK_50;
XC2_q_b[20]_clock_1 = CLOCK_50;
XC2_q_b[20]_clock_enable_0 = RC1_W_rf_wren;
XC2_q_b[20]_PORT_B_data_out = MEMORY(XC2_q_b[20]_PORT_A_data_in_reg, , XC2_q_b[20]_PORT_A_address_reg, XC2_q_b[20]_PORT_B_address_reg, XC2_q_b[20]_PORT_A_write_enable_reg, , , XC2_q_b[20]_PORT_B_read_enable_reg, , , XC2_q_b[20]_clock_0, XC2_q_b[20]_clock_1, XC2_q_b[20]_clock_enable_0, , , , , );
XC2_q_b[20] = XC2_q_b[20]_PORT_B_data_out[0];


--XC1_q_b[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[20]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC1_q_b[20]_PORT_A_data_in = RC1L831;
XC1_q_b[20]_PORT_A_data_in_reg = DFFE(XC1_q_b[20]_PORT_A_data_in, XC1_q_b[20]_clock_0, , , );
XC1_q_b[20]_PORT_A_address = BUS(RC1_R_dst_regnum[0], RC1_R_dst_regnum[1], RC1_R_dst_regnum[2], RC1_R_dst_regnum[3], RC1_R_dst_regnum[4]);
XC1_q_b[20]_PORT_A_address_reg = DFFE(XC1_q_b[20]_PORT_A_address, XC1_q_b[20]_clock_0, , , );
XC1_q_b[20]_PORT_B_address = BUS(RC1_D_iw[27], RC1_D_iw[28], RC1_D_iw[29], RC1_D_iw[30], RC1_D_iw[31]);
XC1_q_b[20]_PORT_B_address_reg = DFFE(XC1_q_b[20]_PORT_B_address, XC1_q_b[20]_clock_1, , , );
XC1_q_b[20]_PORT_A_write_enable = RC1_W_rf_wren;
XC1_q_b[20]_PORT_A_write_enable_reg = DFFE(XC1_q_b[20]_PORT_A_write_enable, XC1_q_b[20]_clock_0, , , );
XC1_q_b[20]_PORT_B_read_enable = VCC;
XC1_q_b[20]_PORT_B_read_enable_reg = DFFE(XC1_q_b[20]_PORT_B_read_enable, XC1_q_b[20]_clock_1, , , );
XC1_q_b[20]_clock_0 = CLOCK_50;
XC1_q_b[20]_clock_1 = CLOCK_50;
XC1_q_b[20]_clock_enable_0 = RC1_W_rf_wren;
XC1_q_b[20]_PORT_B_data_out = MEMORY(XC1_q_b[20]_PORT_A_data_in_reg, , XC1_q_b[20]_PORT_A_address_reg, XC1_q_b[20]_PORT_B_address_reg, XC1_q_b[20]_PORT_A_write_enable_reg, , , XC1_q_b[20]_PORT_B_read_enable_reg, , , XC1_q_b[20]_clock_0, XC1_q_b[20]_clock_1, XC1_q_b[20]_clock_enable_0, , , , , );
XC1_q_b[20] = XC1_q_b[20]_PORT_B_data_out[0];


--XC2_q_b[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[19]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC2_q_b[19]_PORT_A_data_in = RC1L830;
XC2_q_b[19]_PORT_A_data_in_reg = DFFE(XC2_q_b[19]_PORT_A_data_in, XC2_q_b[19]_clock_0, , , );
XC2_q_b[19]_PORT_A_address = BUS(RC1_R_dst_regnum[0], RC1_R_dst_regnum[1], RC1_R_dst_regnum[2], RC1_R_dst_regnum[3], RC1_R_dst_regnum[4]);
XC2_q_b[19]_PORT_A_address_reg = DFFE(XC2_q_b[19]_PORT_A_address, XC2_q_b[19]_clock_0, , , );
XC2_q_b[19]_PORT_B_address = BUS(RC1_D_iw[22], RC1_D_iw[23], RC1_D_iw[24], RC1_D_iw[25], RC1_D_iw[26]);
XC2_q_b[19]_PORT_B_address_reg = DFFE(XC2_q_b[19]_PORT_B_address, XC2_q_b[19]_clock_1, , , );
XC2_q_b[19]_PORT_A_write_enable = RC1_W_rf_wren;
XC2_q_b[19]_PORT_A_write_enable_reg = DFFE(XC2_q_b[19]_PORT_A_write_enable, XC2_q_b[19]_clock_0, , , );
XC2_q_b[19]_PORT_B_read_enable = VCC;
XC2_q_b[19]_PORT_B_read_enable_reg = DFFE(XC2_q_b[19]_PORT_B_read_enable, XC2_q_b[19]_clock_1, , , );
XC2_q_b[19]_clock_0 = CLOCK_50;
XC2_q_b[19]_clock_1 = CLOCK_50;
XC2_q_b[19]_clock_enable_0 = RC1_W_rf_wren;
XC2_q_b[19]_PORT_B_data_out = MEMORY(XC2_q_b[19]_PORT_A_data_in_reg, , XC2_q_b[19]_PORT_A_address_reg, XC2_q_b[19]_PORT_B_address_reg, XC2_q_b[19]_PORT_A_write_enable_reg, , , XC2_q_b[19]_PORT_B_read_enable_reg, , , XC2_q_b[19]_clock_0, XC2_q_b[19]_clock_1, XC2_q_b[19]_clock_enable_0, , , , , );
XC2_q_b[19] = XC2_q_b[19]_PORT_B_data_out[0];


--XC1_q_b[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[19]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC1_q_b[19]_PORT_A_data_in = RC1L830;
XC1_q_b[19]_PORT_A_data_in_reg = DFFE(XC1_q_b[19]_PORT_A_data_in, XC1_q_b[19]_clock_0, , , );
XC1_q_b[19]_PORT_A_address = BUS(RC1_R_dst_regnum[0], RC1_R_dst_regnum[1], RC1_R_dst_regnum[2], RC1_R_dst_regnum[3], RC1_R_dst_regnum[4]);
XC1_q_b[19]_PORT_A_address_reg = DFFE(XC1_q_b[19]_PORT_A_address, XC1_q_b[19]_clock_0, , , );
XC1_q_b[19]_PORT_B_address = BUS(RC1_D_iw[27], RC1_D_iw[28], RC1_D_iw[29], RC1_D_iw[30], RC1_D_iw[31]);
XC1_q_b[19]_PORT_B_address_reg = DFFE(XC1_q_b[19]_PORT_B_address, XC1_q_b[19]_clock_1, , , );
XC1_q_b[19]_PORT_A_write_enable = RC1_W_rf_wren;
XC1_q_b[19]_PORT_A_write_enable_reg = DFFE(XC1_q_b[19]_PORT_A_write_enable, XC1_q_b[19]_clock_0, , , );
XC1_q_b[19]_PORT_B_read_enable = VCC;
XC1_q_b[19]_PORT_B_read_enable_reg = DFFE(XC1_q_b[19]_PORT_B_read_enable, XC1_q_b[19]_clock_1, , , );
XC1_q_b[19]_clock_0 = CLOCK_50;
XC1_q_b[19]_clock_1 = CLOCK_50;
XC1_q_b[19]_clock_enable_0 = RC1_W_rf_wren;
XC1_q_b[19]_PORT_B_data_out = MEMORY(XC1_q_b[19]_PORT_A_data_in_reg, , XC1_q_b[19]_PORT_A_address_reg, XC1_q_b[19]_PORT_B_address_reg, XC1_q_b[19]_PORT_A_write_enable_reg, , , XC1_q_b[19]_PORT_B_read_enable_reg, , , XC1_q_b[19]_clock_0, XC1_q_b[19]_clock_1, XC1_q_b[19]_clock_enable_0, , , , , );
XC1_q_b[19] = XC1_q_b[19]_PORT_B_data_out[0];


--XC2_q_b[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[18]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC2_q_b[18]_PORT_A_data_in = RC1L829;
XC2_q_b[18]_PORT_A_data_in_reg = DFFE(XC2_q_b[18]_PORT_A_data_in, XC2_q_b[18]_clock_0, , , );
XC2_q_b[18]_PORT_A_address = BUS(RC1_R_dst_regnum[0], RC1_R_dst_regnum[1], RC1_R_dst_regnum[2], RC1_R_dst_regnum[3], RC1_R_dst_regnum[4]);
XC2_q_b[18]_PORT_A_address_reg = DFFE(XC2_q_b[18]_PORT_A_address, XC2_q_b[18]_clock_0, , , );
XC2_q_b[18]_PORT_B_address = BUS(RC1_D_iw[22], RC1_D_iw[23], RC1_D_iw[24], RC1_D_iw[25], RC1_D_iw[26]);
XC2_q_b[18]_PORT_B_address_reg = DFFE(XC2_q_b[18]_PORT_B_address, XC2_q_b[18]_clock_1, , , );
XC2_q_b[18]_PORT_A_write_enable = RC1_W_rf_wren;
XC2_q_b[18]_PORT_A_write_enable_reg = DFFE(XC2_q_b[18]_PORT_A_write_enable, XC2_q_b[18]_clock_0, , , );
XC2_q_b[18]_PORT_B_read_enable = VCC;
XC2_q_b[18]_PORT_B_read_enable_reg = DFFE(XC2_q_b[18]_PORT_B_read_enable, XC2_q_b[18]_clock_1, , , );
XC2_q_b[18]_clock_0 = CLOCK_50;
XC2_q_b[18]_clock_1 = CLOCK_50;
XC2_q_b[18]_clock_enable_0 = RC1_W_rf_wren;
XC2_q_b[18]_PORT_B_data_out = MEMORY(XC2_q_b[18]_PORT_A_data_in_reg, , XC2_q_b[18]_PORT_A_address_reg, XC2_q_b[18]_PORT_B_address_reg, XC2_q_b[18]_PORT_A_write_enable_reg, , , XC2_q_b[18]_PORT_B_read_enable_reg, , , XC2_q_b[18]_clock_0, XC2_q_b[18]_clock_1, XC2_q_b[18]_clock_enable_0, , , , , );
XC2_q_b[18] = XC2_q_b[18]_PORT_B_data_out[0];


--XC1_q_b[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[18]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC1_q_b[18]_PORT_A_data_in = RC1L829;
XC1_q_b[18]_PORT_A_data_in_reg = DFFE(XC1_q_b[18]_PORT_A_data_in, XC1_q_b[18]_clock_0, , , );
XC1_q_b[18]_PORT_A_address = BUS(RC1_R_dst_regnum[0], RC1_R_dst_regnum[1], RC1_R_dst_regnum[2], RC1_R_dst_regnum[3], RC1_R_dst_regnum[4]);
XC1_q_b[18]_PORT_A_address_reg = DFFE(XC1_q_b[18]_PORT_A_address, XC1_q_b[18]_clock_0, , , );
XC1_q_b[18]_PORT_B_address = BUS(RC1_D_iw[27], RC1_D_iw[28], RC1_D_iw[29], RC1_D_iw[30], RC1_D_iw[31]);
XC1_q_b[18]_PORT_B_address_reg = DFFE(XC1_q_b[18]_PORT_B_address, XC1_q_b[18]_clock_1, , , );
XC1_q_b[18]_PORT_A_write_enable = RC1_W_rf_wren;
XC1_q_b[18]_PORT_A_write_enable_reg = DFFE(XC1_q_b[18]_PORT_A_write_enable, XC1_q_b[18]_clock_0, , , );
XC1_q_b[18]_PORT_B_read_enable = VCC;
XC1_q_b[18]_PORT_B_read_enable_reg = DFFE(XC1_q_b[18]_PORT_B_read_enable, XC1_q_b[18]_clock_1, , , );
XC1_q_b[18]_clock_0 = CLOCK_50;
XC1_q_b[18]_clock_1 = CLOCK_50;
XC1_q_b[18]_clock_enable_0 = RC1_W_rf_wren;
XC1_q_b[18]_PORT_B_data_out = MEMORY(XC1_q_b[18]_PORT_A_data_in_reg, , XC1_q_b[18]_PORT_A_address_reg, XC1_q_b[18]_PORT_B_address_reg, XC1_q_b[18]_PORT_A_write_enable_reg, , , XC1_q_b[18]_PORT_B_read_enable_reg, , , XC1_q_b[18]_clock_0, XC1_q_b[18]_clock_1, XC1_q_b[18]_clock_enable_0, , , , , );
XC1_q_b[18] = XC1_q_b[18]_PORT_B_data_out[0];


--XC2_q_b[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[17]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC2_q_b[17]_PORT_A_data_in = RC1L828;
XC2_q_b[17]_PORT_A_data_in_reg = DFFE(XC2_q_b[17]_PORT_A_data_in, XC2_q_b[17]_clock_0, , , );
XC2_q_b[17]_PORT_A_address = BUS(RC1_R_dst_regnum[0], RC1_R_dst_regnum[1], RC1_R_dst_regnum[2], RC1_R_dst_regnum[3], RC1_R_dst_regnum[4]);
XC2_q_b[17]_PORT_A_address_reg = DFFE(XC2_q_b[17]_PORT_A_address, XC2_q_b[17]_clock_0, , , );
XC2_q_b[17]_PORT_B_address = BUS(RC1_D_iw[22], RC1_D_iw[23], RC1_D_iw[24], RC1_D_iw[25], RC1_D_iw[26]);
XC2_q_b[17]_PORT_B_address_reg = DFFE(XC2_q_b[17]_PORT_B_address, XC2_q_b[17]_clock_1, , , );
XC2_q_b[17]_PORT_A_write_enable = RC1_W_rf_wren;
XC2_q_b[17]_PORT_A_write_enable_reg = DFFE(XC2_q_b[17]_PORT_A_write_enable, XC2_q_b[17]_clock_0, , , );
XC2_q_b[17]_PORT_B_read_enable = VCC;
XC2_q_b[17]_PORT_B_read_enable_reg = DFFE(XC2_q_b[17]_PORT_B_read_enable, XC2_q_b[17]_clock_1, , , );
XC2_q_b[17]_clock_0 = CLOCK_50;
XC2_q_b[17]_clock_1 = CLOCK_50;
XC2_q_b[17]_clock_enable_0 = RC1_W_rf_wren;
XC2_q_b[17]_PORT_B_data_out = MEMORY(XC2_q_b[17]_PORT_A_data_in_reg, , XC2_q_b[17]_PORT_A_address_reg, XC2_q_b[17]_PORT_B_address_reg, XC2_q_b[17]_PORT_A_write_enable_reg, , , XC2_q_b[17]_PORT_B_read_enable_reg, , , XC2_q_b[17]_clock_0, XC2_q_b[17]_clock_1, XC2_q_b[17]_clock_enable_0, , , , , );
XC2_q_b[17] = XC2_q_b[17]_PORT_B_data_out[0];


--XC1_q_b[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[17]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC1_q_b[17]_PORT_A_data_in = RC1L828;
XC1_q_b[17]_PORT_A_data_in_reg = DFFE(XC1_q_b[17]_PORT_A_data_in, XC1_q_b[17]_clock_0, , , );
XC1_q_b[17]_PORT_A_address = BUS(RC1_R_dst_regnum[0], RC1_R_dst_regnum[1], RC1_R_dst_regnum[2], RC1_R_dst_regnum[3], RC1_R_dst_regnum[4]);
XC1_q_b[17]_PORT_A_address_reg = DFFE(XC1_q_b[17]_PORT_A_address, XC1_q_b[17]_clock_0, , , );
XC1_q_b[17]_PORT_B_address = BUS(RC1_D_iw[27], RC1_D_iw[28], RC1_D_iw[29], RC1_D_iw[30], RC1_D_iw[31]);
XC1_q_b[17]_PORT_B_address_reg = DFFE(XC1_q_b[17]_PORT_B_address, XC1_q_b[17]_clock_1, , , );
XC1_q_b[17]_PORT_A_write_enable = RC1_W_rf_wren;
XC1_q_b[17]_PORT_A_write_enable_reg = DFFE(XC1_q_b[17]_PORT_A_write_enable, XC1_q_b[17]_clock_0, , , );
XC1_q_b[17]_PORT_B_read_enable = VCC;
XC1_q_b[17]_PORT_B_read_enable_reg = DFFE(XC1_q_b[17]_PORT_B_read_enable, XC1_q_b[17]_clock_1, , , );
XC1_q_b[17]_clock_0 = CLOCK_50;
XC1_q_b[17]_clock_1 = CLOCK_50;
XC1_q_b[17]_clock_enable_0 = RC1_W_rf_wren;
XC1_q_b[17]_PORT_B_data_out = MEMORY(XC1_q_b[17]_PORT_A_data_in_reg, , XC1_q_b[17]_PORT_A_address_reg, XC1_q_b[17]_PORT_B_address_reg, XC1_q_b[17]_PORT_A_write_enable_reg, , , XC1_q_b[17]_PORT_B_read_enable_reg, , , XC1_q_b[17]_clock_0, XC1_q_b[17]_clock_1, XC1_q_b[17]_clock_enable_0, , , , , );
XC1_q_b[17] = XC1_q_b[17]_PORT_B_data_out[0];


--XC2_q_b[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[25]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC2_q_b[25]_PORT_A_data_in = RC1L836;
XC2_q_b[25]_PORT_A_data_in_reg = DFFE(XC2_q_b[25]_PORT_A_data_in, XC2_q_b[25]_clock_0, , , );
XC2_q_b[25]_PORT_A_address = BUS(RC1_R_dst_regnum[0], RC1_R_dst_regnum[1], RC1_R_dst_regnum[2], RC1_R_dst_regnum[3], RC1_R_dst_regnum[4]);
XC2_q_b[25]_PORT_A_address_reg = DFFE(XC2_q_b[25]_PORT_A_address, XC2_q_b[25]_clock_0, , , );
XC2_q_b[25]_PORT_B_address = BUS(RC1_D_iw[22], RC1_D_iw[23], RC1_D_iw[24], RC1_D_iw[25], RC1_D_iw[26]);
XC2_q_b[25]_PORT_B_address_reg = DFFE(XC2_q_b[25]_PORT_B_address, XC2_q_b[25]_clock_1, , , );
XC2_q_b[25]_PORT_A_write_enable = RC1_W_rf_wren;
XC2_q_b[25]_PORT_A_write_enable_reg = DFFE(XC2_q_b[25]_PORT_A_write_enable, XC2_q_b[25]_clock_0, , , );
XC2_q_b[25]_PORT_B_read_enable = VCC;
XC2_q_b[25]_PORT_B_read_enable_reg = DFFE(XC2_q_b[25]_PORT_B_read_enable, XC2_q_b[25]_clock_1, , , );
XC2_q_b[25]_clock_0 = CLOCK_50;
XC2_q_b[25]_clock_1 = CLOCK_50;
XC2_q_b[25]_clock_enable_0 = RC1_W_rf_wren;
XC2_q_b[25]_PORT_B_data_out = MEMORY(XC2_q_b[25]_PORT_A_data_in_reg, , XC2_q_b[25]_PORT_A_address_reg, XC2_q_b[25]_PORT_B_address_reg, XC2_q_b[25]_PORT_A_write_enable_reg, , , XC2_q_b[25]_PORT_B_read_enable_reg, , , XC2_q_b[25]_clock_0, XC2_q_b[25]_clock_1, XC2_q_b[25]_clock_enable_0, , , , , );
XC2_q_b[25] = XC2_q_b[25]_PORT_B_data_out[0];


--XC1_q_b[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[25]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC1_q_b[25]_PORT_A_data_in = RC1L836;
XC1_q_b[25]_PORT_A_data_in_reg = DFFE(XC1_q_b[25]_PORT_A_data_in, XC1_q_b[25]_clock_0, , , );
XC1_q_b[25]_PORT_A_address = BUS(RC1_R_dst_regnum[0], RC1_R_dst_regnum[1], RC1_R_dst_regnum[2], RC1_R_dst_regnum[3], RC1_R_dst_regnum[4]);
XC1_q_b[25]_PORT_A_address_reg = DFFE(XC1_q_b[25]_PORT_A_address, XC1_q_b[25]_clock_0, , , );
XC1_q_b[25]_PORT_B_address = BUS(RC1_D_iw[27], RC1_D_iw[28], RC1_D_iw[29], RC1_D_iw[30], RC1_D_iw[31]);
XC1_q_b[25]_PORT_B_address_reg = DFFE(XC1_q_b[25]_PORT_B_address, XC1_q_b[25]_clock_1, , , );
XC1_q_b[25]_PORT_A_write_enable = RC1_W_rf_wren;
XC1_q_b[25]_PORT_A_write_enable_reg = DFFE(XC1_q_b[25]_PORT_A_write_enable, XC1_q_b[25]_clock_0, , , );
XC1_q_b[25]_PORT_B_read_enable = VCC;
XC1_q_b[25]_PORT_B_read_enable_reg = DFFE(XC1_q_b[25]_PORT_B_read_enable, XC1_q_b[25]_clock_1, , , );
XC1_q_b[25]_clock_0 = CLOCK_50;
XC1_q_b[25]_clock_1 = CLOCK_50;
XC1_q_b[25]_clock_enable_0 = RC1_W_rf_wren;
XC1_q_b[25]_PORT_B_data_out = MEMORY(XC1_q_b[25]_PORT_A_data_in_reg, , XC1_q_b[25]_PORT_A_address_reg, XC1_q_b[25]_PORT_B_address_reg, XC1_q_b[25]_PORT_A_write_enable_reg, , , XC1_q_b[25]_PORT_B_read_enable_reg, , , XC1_q_b[25]_clock_0, XC1_q_b[25]_clock_1, XC1_q_b[25]_clock_enable_0, , , , , );
XC1_q_b[25] = XC1_q_b[25]_PORT_B_data_out[0];


--XC2_q_b[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[23]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC2_q_b[23]_PORT_A_data_in = RC1L834;
XC2_q_b[23]_PORT_A_data_in_reg = DFFE(XC2_q_b[23]_PORT_A_data_in, XC2_q_b[23]_clock_0, , , );
XC2_q_b[23]_PORT_A_address = BUS(RC1_R_dst_regnum[0], RC1_R_dst_regnum[1], RC1_R_dst_regnum[2], RC1_R_dst_regnum[3], RC1_R_dst_regnum[4]);
XC2_q_b[23]_PORT_A_address_reg = DFFE(XC2_q_b[23]_PORT_A_address, XC2_q_b[23]_clock_0, , , );
XC2_q_b[23]_PORT_B_address = BUS(RC1_D_iw[22], RC1_D_iw[23], RC1_D_iw[24], RC1_D_iw[25], RC1_D_iw[26]);
XC2_q_b[23]_PORT_B_address_reg = DFFE(XC2_q_b[23]_PORT_B_address, XC2_q_b[23]_clock_1, , , );
XC2_q_b[23]_PORT_A_write_enable = RC1_W_rf_wren;
XC2_q_b[23]_PORT_A_write_enable_reg = DFFE(XC2_q_b[23]_PORT_A_write_enable, XC2_q_b[23]_clock_0, , , );
XC2_q_b[23]_PORT_B_read_enable = VCC;
XC2_q_b[23]_PORT_B_read_enable_reg = DFFE(XC2_q_b[23]_PORT_B_read_enable, XC2_q_b[23]_clock_1, , , );
XC2_q_b[23]_clock_0 = CLOCK_50;
XC2_q_b[23]_clock_1 = CLOCK_50;
XC2_q_b[23]_clock_enable_0 = RC1_W_rf_wren;
XC2_q_b[23]_PORT_B_data_out = MEMORY(XC2_q_b[23]_PORT_A_data_in_reg, , XC2_q_b[23]_PORT_A_address_reg, XC2_q_b[23]_PORT_B_address_reg, XC2_q_b[23]_PORT_A_write_enable_reg, , , XC2_q_b[23]_PORT_B_read_enable_reg, , , XC2_q_b[23]_clock_0, XC2_q_b[23]_clock_1, XC2_q_b[23]_clock_enable_0, , , , , );
XC2_q_b[23] = XC2_q_b[23]_PORT_B_data_out[0];


--XC1_q_b[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[23]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC1_q_b[23]_PORT_A_data_in = RC1L834;
XC1_q_b[23]_PORT_A_data_in_reg = DFFE(XC1_q_b[23]_PORT_A_data_in, XC1_q_b[23]_clock_0, , , );
XC1_q_b[23]_PORT_A_address = BUS(RC1_R_dst_regnum[0], RC1_R_dst_regnum[1], RC1_R_dst_regnum[2], RC1_R_dst_regnum[3], RC1_R_dst_regnum[4]);
XC1_q_b[23]_PORT_A_address_reg = DFFE(XC1_q_b[23]_PORT_A_address, XC1_q_b[23]_clock_0, , , );
XC1_q_b[23]_PORT_B_address = BUS(RC1_D_iw[27], RC1_D_iw[28], RC1_D_iw[29], RC1_D_iw[30], RC1_D_iw[31]);
XC1_q_b[23]_PORT_B_address_reg = DFFE(XC1_q_b[23]_PORT_B_address, XC1_q_b[23]_clock_1, , , );
XC1_q_b[23]_PORT_A_write_enable = RC1_W_rf_wren;
XC1_q_b[23]_PORT_A_write_enable_reg = DFFE(XC1_q_b[23]_PORT_A_write_enable, XC1_q_b[23]_clock_0, , , );
XC1_q_b[23]_PORT_B_read_enable = VCC;
XC1_q_b[23]_PORT_B_read_enable_reg = DFFE(XC1_q_b[23]_PORT_B_read_enable, XC1_q_b[23]_clock_1, , , );
XC1_q_b[23]_clock_0 = CLOCK_50;
XC1_q_b[23]_clock_1 = CLOCK_50;
XC1_q_b[23]_clock_enable_0 = RC1_W_rf_wren;
XC1_q_b[23]_PORT_B_data_out = MEMORY(XC1_q_b[23]_PORT_A_data_in_reg, , XC1_q_b[23]_PORT_A_address_reg, XC1_q_b[23]_PORT_B_address_reg, XC1_q_b[23]_PORT_A_write_enable_reg, , , XC1_q_b[23]_PORT_B_read_enable_reg, , , XC1_q_b[23]_clock_0, XC1_q_b[23]_clock_1, XC1_q_b[23]_clock_enable_0, , , , , );
XC1_q_b[23] = XC1_q_b[23]_PORT_B_data_out[0];


--XC2_q_b[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[27]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC2_q_b[27]_PORT_A_data_in = RC1L838;
XC2_q_b[27]_PORT_A_data_in_reg = DFFE(XC2_q_b[27]_PORT_A_data_in, XC2_q_b[27]_clock_0, , , );
XC2_q_b[27]_PORT_A_address = BUS(RC1_R_dst_regnum[0], RC1_R_dst_regnum[1], RC1_R_dst_regnum[2], RC1_R_dst_regnum[3], RC1_R_dst_regnum[4]);
XC2_q_b[27]_PORT_A_address_reg = DFFE(XC2_q_b[27]_PORT_A_address, XC2_q_b[27]_clock_0, , , );
XC2_q_b[27]_PORT_B_address = BUS(RC1_D_iw[22], RC1_D_iw[23], RC1_D_iw[24], RC1_D_iw[25], RC1_D_iw[26]);
XC2_q_b[27]_PORT_B_address_reg = DFFE(XC2_q_b[27]_PORT_B_address, XC2_q_b[27]_clock_1, , , );
XC2_q_b[27]_PORT_A_write_enable = RC1_W_rf_wren;
XC2_q_b[27]_PORT_A_write_enable_reg = DFFE(XC2_q_b[27]_PORT_A_write_enable, XC2_q_b[27]_clock_0, , , );
XC2_q_b[27]_PORT_B_read_enable = VCC;
XC2_q_b[27]_PORT_B_read_enable_reg = DFFE(XC2_q_b[27]_PORT_B_read_enable, XC2_q_b[27]_clock_1, , , );
XC2_q_b[27]_clock_0 = CLOCK_50;
XC2_q_b[27]_clock_1 = CLOCK_50;
XC2_q_b[27]_clock_enable_0 = RC1_W_rf_wren;
XC2_q_b[27]_PORT_B_data_out = MEMORY(XC2_q_b[27]_PORT_A_data_in_reg, , XC2_q_b[27]_PORT_A_address_reg, XC2_q_b[27]_PORT_B_address_reg, XC2_q_b[27]_PORT_A_write_enable_reg, , , XC2_q_b[27]_PORT_B_read_enable_reg, , , XC2_q_b[27]_clock_0, XC2_q_b[27]_clock_1, XC2_q_b[27]_clock_enable_0, , , , , );
XC2_q_b[27] = XC2_q_b[27]_PORT_B_data_out[0];


--XC1_q_b[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[27]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC1_q_b[27]_PORT_A_data_in = RC1L838;
XC1_q_b[27]_PORT_A_data_in_reg = DFFE(XC1_q_b[27]_PORT_A_data_in, XC1_q_b[27]_clock_0, , , );
XC1_q_b[27]_PORT_A_address = BUS(RC1_R_dst_regnum[0], RC1_R_dst_regnum[1], RC1_R_dst_regnum[2], RC1_R_dst_regnum[3], RC1_R_dst_regnum[4]);
XC1_q_b[27]_PORT_A_address_reg = DFFE(XC1_q_b[27]_PORT_A_address, XC1_q_b[27]_clock_0, , , );
XC1_q_b[27]_PORT_B_address = BUS(RC1_D_iw[27], RC1_D_iw[28], RC1_D_iw[29], RC1_D_iw[30], RC1_D_iw[31]);
XC1_q_b[27]_PORT_B_address_reg = DFFE(XC1_q_b[27]_PORT_B_address, XC1_q_b[27]_clock_1, , , );
XC1_q_b[27]_PORT_A_write_enable = RC1_W_rf_wren;
XC1_q_b[27]_PORT_A_write_enable_reg = DFFE(XC1_q_b[27]_PORT_A_write_enable, XC1_q_b[27]_clock_0, , , );
XC1_q_b[27]_PORT_B_read_enable = VCC;
XC1_q_b[27]_PORT_B_read_enable_reg = DFFE(XC1_q_b[27]_PORT_B_read_enable, XC1_q_b[27]_clock_1, , , );
XC1_q_b[27]_clock_0 = CLOCK_50;
XC1_q_b[27]_clock_1 = CLOCK_50;
XC1_q_b[27]_clock_enable_0 = RC1_W_rf_wren;
XC1_q_b[27]_PORT_B_data_out = MEMORY(XC1_q_b[27]_PORT_A_data_in_reg, , XC1_q_b[27]_PORT_A_address_reg, XC1_q_b[27]_PORT_B_address_reg, XC1_q_b[27]_PORT_A_write_enable_reg, , , XC1_q_b[27]_PORT_B_read_enable_reg, , , XC1_q_b[27]_clock_0, XC1_q_b[27]_clock_1, XC1_q_b[27]_clock_enable_0, , , , , );
XC1_q_b[27] = XC1_q_b[27]_PORT_B_data_out[0];


--XC2_q_b[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[26]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC2_q_b[26]_PORT_A_data_in = RC1L837;
XC2_q_b[26]_PORT_A_data_in_reg = DFFE(XC2_q_b[26]_PORT_A_data_in, XC2_q_b[26]_clock_0, , , );
XC2_q_b[26]_PORT_A_address = BUS(RC1_R_dst_regnum[0], RC1_R_dst_regnum[1], RC1_R_dst_regnum[2], RC1_R_dst_regnum[3], RC1_R_dst_regnum[4]);
XC2_q_b[26]_PORT_A_address_reg = DFFE(XC2_q_b[26]_PORT_A_address, XC2_q_b[26]_clock_0, , , );
XC2_q_b[26]_PORT_B_address = BUS(RC1_D_iw[22], RC1_D_iw[23], RC1_D_iw[24], RC1_D_iw[25], RC1_D_iw[26]);
XC2_q_b[26]_PORT_B_address_reg = DFFE(XC2_q_b[26]_PORT_B_address, XC2_q_b[26]_clock_1, , , );
XC2_q_b[26]_PORT_A_write_enable = RC1_W_rf_wren;
XC2_q_b[26]_PORT_A_write_enable_reg = DFFE(XC2_q_b[26]_PORT_A_write_enable, XC2_q_b[26]_clock_0, , , );
XC2_q_b[26]_PORT_B_read_enable = VCC;
XC2_q_b[26]_PORT_B_read_enable_reg = DFFE(XC2_q_b[26]_PORT_B_read_enable, XC2_q_b[26]_clock_1, , , );
XC2_q_b[26]_clock_0 = CLOCK_50;
XC2_q_b[26]_clock_1 = CLOCK_50;
XC2_q_b[26]_clock_enable_0 = RC1_W_rf_wren;
XC2_q_b[26]_PORT_B_data_out = MEMORY(XC2_q_b[26]_PORT_A_data_in_reg, , XC2_q_b[26]_PORT_A_address_reg, XC2_q_b[26]_PORT_B_address_reg, XC2_q_b[26]_PORT_A_write_enable_reg, , , XC2_q_b[26]_PORT_B_read_enable_reg, , , XC2_q_b[26]_clock_0, XC2_q_b[26]_clock_1, XC2_q_b[26]_clock_enable_0, , , , , );
XC2_q_b[26] = XC2_q_b[26]_PORT_B_data_out[0];


--XC1_q_b[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[26]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC1_q_b[26]_PORT_A_data_in = RC1L837;
XC1_q_b[26]_PORT_A_data_in_reg = DFFE(XC1_q_b[26]_PORT_A_data_in, XC1_q_b[26]_clock_0, , , );
XC1_q_b[26]_PORT_A_address = BUS(RC1_R_dst_regnum[0], RC1_R_dst_regnum[1], RC1_R_dst_regnum[2], RC1_R_dst_regnum[3], RC1_R_dst_regnum[4]);
XC1_q_b[26]_PORT_A_address_reg = DFFE(XC1_q_b[26]_PORT_A_address, XC1_q_b[26]_clock_0, , , );
XC1_q_b[26]_PORT_B_address = BUS(RC1_D_iw[27], RC1_D_iw[28], RC1_D_iw[29], RC1_D_iw[30], RC1_D_iw[31]);
XC1_q_b[26]_PORT_B_address_reg = DFFE(XC1_q_b[26]_PORT_B_address, XC1_q_b[26]_clock_1, , , );
XC1_q_b[26]_PORT_A_write_enable = RC1_W_rf_wren;
XC1_q_b[26]_PORT_A_write_enable_reg = DFFE(XC1_q_b[26]_PORT_A_write_enable, XC1_q_b[26]_clock_0, , , );
XC1_q_b[26]_PORT_B_read_enable = VCC;
XC1_q_b[26]_PORT_B_read_enable_reg = DFFE(XC1_q_b[26]_PORT_B_read_enable, XC1_q_b[26]_clock_1, , , );
XC1_q_b[26]_clock_0 = CLOCK_50;
XC1_q_b[26]_clock_1 = CLOCK_50;
XC1_q_b[26]_clock_enable_0 = RC1_W_rf_wren;
XC1_q_b[26]_PORT_B_data_out = MEMORY(XC1_q_b[26]_PORT_A_data_in_reg, , XC1_q_b[26]_PORT_A_address_reg, XC1_q_b[26]_PORT_B_address_reg, XC1_q_b[26]_PORT_A_write_enable_reg, , , XC1_q_b[26]_PORT_B_read_enable_reg, , , XC1_q_b[26]_clock_0, XC1_q_b[26]_clock_1, XC1_q_b[26]_clock_enable_0, , , , , );
XC1_q_b[26] = XC1_q_b[26]_PORT_B_data_out[0];


--XC2_q_b[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[29]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC2_q_b[29]_PORT_A_data_in = RC1L840;
XC2_q_b[29]_PORT_A_data_in_reg = DFFE(XC2_q_b[29]_PORT_A_data_in, XC2_q_b[29]_clock_0, , , );
XC2_q_b[29]_PORT_A_address = BUS(RC1_R_dst_regnum[0], RC1_R_dst_regnum[1], RC1_R_dst_regnum[2], RC1_R_dst_regnum[3], RC1_R_dst_regnum[4]);
XC2_q_b[29]_PORT_A_address_reg = DFFE(XC2_q_b[29]_PORT_A_address, XC2_q_b[29]_clock_0, , , );
XC2_q_b[29]_PORT_B_address = BUS(RC1_D_iw[22], RC1_D_iw[23], RC1_D_iw[24], RC1_D_iw[25], RC1_D_iw[26]);
XC2_q_b[29]_PORT_B_address_reg = DFFE(XC2_q_b[29]_PORT_B_address, XC2_q_b[29]_clock_1, , , );
XC2_q_b[29]_PORT_A_write_enable = RC1_W_rf_wren;
XC2_q_b[29]_PORT_A_write_enable_reg = DFFE(XC2_q_b[29]_PORT_A_write_enable, XC2_q_b[29]_clock_0, , , );
XC2_q_b[29]_PORT_B_read_enable = VCC;
XC2_q_b[29]_PORT_B_read_enable_reg = DFFE(XC2_q_b[29]_PORT_B_read_enable, XC2_q_b[29]_clock_1, , , );
XC2_q_b[29]_clock_0 = CLOCK_50;
XC2_q_b[29]_clock_1 = CLOCK_50;
XC2_q_b[29]_clock_enable_0 = RC1_W_rf_wren;
XC2_q_b[29]_PORT_B_data_out = MEMORY(XC2_q_b[29]_PORT_A_data_in_reg, , XC2_q_b[29]_PORT_A_address_reg, XC2_q_b[29]_PORT_B_address_reg, XC2_q_b[29]_PORT_A_write_enable_reg, , , XC2_q_b[29]_PORT_B_read_enable_reg, , , XC2_q_b[29]_clock_0, XC2_q_b[29]_clock_1, XC2_q_b[29]_clock_enable_0, , , , , );
XC2_q_b[29] = XC2_q_b[29]_PORT_B_data_out[0];


--XC1_q_b[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[29]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC1_q_b[29]_PORT_A_data_in = RC1L840;
XC1_q_b[29]_PORT_A_data_in_reg = DFFE(XC1_q_b[29]_PORT_A_data_in, XC1_q_b[29]_clock_0, , , );
XC1_q_b[29]_PORT_A_address = BUS(RC1_R_dst_regnum[0], RC1_R_dst_regnum[1], RC1_R_dst_regnum[2], RC1_R_dst_regnum[3], RC1_R_dst_regnum[4]);
XC1_q_b[29]_PORT_A_address_reg = DFFE(XC1_q_b[29]_PORT_A_address, XC1_q_b[29]_clock_0, , , );
XC1_q_b[29]_PORT_B_address = BUS(RC1_D_iw[27], RC1_D_iw[28], RC1_D_iw[29], RC1_D_iw[30], RC1_D_iw[31]);
XC1_q_b[29]_PORT_B_address_reg = DFFE(XC1_q_b[29]_PORT_B_address, XC1_q_b[29]_clock_1, , , );
XC1_q_b[29]_PORT_A_write_enable = RC1_W_rf_wren;
XC1_q_b[29]_PORT_A_write_enable_reg = DFFE(XC1_q_b[29]_PORT_A_write_enable, XC1_q_b[29]_clock_0, , , );
XC1_q_b[29]_PORT_B_read_enable = VCC;
XC1_q_b[29]_PORT_B_read_enable_reg = DFFE(XC1_q_b[29]_PORT_B_read_enable, XC1_q_b[29]_clock_1, , , );
XC1_q_b[29]_clock_0 = CLOCK_50;
XC1_q_b[29]_clock_1 = CLOCK_50;
XC1_q_b[29]_clock_enable_0 = RC1_W_rf_wren;
XC1_q_b[29]_PORT_B_data_out = MEMORY(XC1_q_b[29]_PORT_A_data_in_reg, , XC1_q_b[29]_PORT_A_address_reg, XC1_q_b[29]_PORT_B_address_reg, XC1_q_b[29]_PORT_A_write_enable_reg, , , XC1_q_b[29]_PORT_B_read_enable_reg, , , XC1_q_b[29]_clock_0, XC1_q_b[29]_clock_1, XC1_q_b[29]_clock_enable_0, , , , , );
XC1_q_b[29] = XC1_q_b[29]_PORT_B_data_out[0];


--XC2_q_b[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[28]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC2_q_b[28]_PORT_A_data_in = RC1L839;
XC2_q_b[28]_PORT_A_data_in_reg = DFFE(XC2_q_b[28]_PORT_A_data_in, XC2_q_b[28]_clock_0, , , );
XC2_q_b[28]_PORT_A_address = BUS(RC1_R_dst_regnum[0], RC1_R_dst_regnum[1], RC1_R_dst_regnum[2], RC1_R_dst_regnum[3], RC1_R_dst_regnum[4]);
XC2_q_b[28]_PORT_A_address_reg = DFFE(XC2_q_b[28]_PORT_A_address, XC2_q_b[28]_clock_0, , , );
XC2_q_b[28]_PORT_B_address = BUS(RC1_D_iw[22], RC1_D_iw[23], RC1_D_iw[24], RC1_D_iw[25], RC1_D_iw[26]);
XC2_q_b[28]_PORT_B_address_reg = DFFE(XC2_q_b[28]_PORT_B_address, XC2_q_b[28]_clock_1, , , );
XC2_q_b[28]_PORT_A_write_enable = RC1_W_rf_wren;
XC2_q_b[28]_PORT_A_write_enable_reg = DFFE(XC2_q_b[28]_PORT_A_write_enable, XC2_q_b[28]_clock_0, , , );
XC2_q_b[28]_PORT_B_read_enable = VCC;
XC2_q_b[28]_PORT_B_read_enable_reg = DFFE(XC2_q_b[28]_PORT_B_read_enable, XC2_q_b[28]_clock_1, , , );
XC2_q_b[28]_clock_0 = CLOCK_50;
XC2_q_b[28]_clock_1 = CLOCK_50;
XC2_q_b[28]_clock_enable_0 = RC1_W_rf_wren;
XC2_q_b[28]_PORT_B_data_out = MEMORY(XC2_q_b[28]_PORT_A_data_in_reg, , XC2_q_b[28]_PORT_A_address_reg, XC2_q_b[28]_PORT_B_address_reg, XC2_q_b[28]_PORT_A_write_enable_reg, , , XC2_q_b[28]_PORT_B_read_enable_reg, , , XC2_q_b[28]_clock_0, XC2_q_b[28]_clock_1, XC2_q_b[28]_clock_enable_0, , , , , );
XC2_q_b[28] = XC2_q_b[28]_PORT_B_data_out[0];


--XC1_q_b[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[28]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC1_q_b[28]_PORT_A_data_in = RC1L839;
XC1_q_b[28]_PORT_A_data_in_reg = DFFE(XC1_q_b[28]_PORT_A_data_in, XC1_q_b[28]_clock_0, , , );
XC1_q_b[28]_PORT_A_address = BUS(RC1_R_dst_regnum[0], RC1_R_dst_regnum[1], RC1_R_dst_regnum[2], RC1_R_dst_regnum[3], RC1_R_dst_regnum[4]);
XC1_q_b[28]_PORT_A_address_reg = DFFE(XC1_q_b[28]_PORT_A_address, XC1_q_b[28]_clock_0, , , );
XC1_q_b[28]_PORT_B_address = BUS(RC1_D_iw[27], RC1_D_iw[28], RC1_D_iw[29], RC1_D_iw[30], RC1_D_iw[31]);
XC1_q_b[28]_PORT_B_address_reg = DFFE(XC1_q_b[28]_PORT_B_address, XC1_q_b[28]_clock_1, , , );
XC1_q_b[28]_PORT_A_write_enable = RC1_W_rf_wren;
XC1_q_b[28]_PORT_A_write_enable_reg = DFFE(XC1_q_b[28]_PORT_A_write_enable, XC1_q_b[28]_clock_0, , , );
XC1_q_b[28]_PORT_B_read_enable = VCC;
XC1_q_b[28]_PORT_B_read_enable_reg = DFFE(XC1_q_b[28]_PORT_B_read_enable, XC1_q_b[28]_clock_1, , , );
XC1_q_b[28]_clock_0 = CLOCK_50;
XC1_q_b[28]_clock_1 = CLOCK_50;
XC1_q_b[28]_clock_enable_0 = RC1_W_rf_wren;
XC1_q_b[28]_PORT_B_data_out = MEMORY(XC1_q_b[28]_PORT_A_data_in_reg, , XC1_q_b[28]_PORT_A_address_reg, XC1_q_b[28]_PORT_B_address_reg, XC1_q_b[28]_PORT_A_write_enable_reg, , , XC1_q_b[28]_PORT_B_read_enable_reg, , , XC1_q_b[28]_clock_0, XC1_q_b[28]_clock_1, XC1_q_b[28]_clock_enable_0, , , , , );
XC1_q_b[28] = XC1_q_b[28]_PORT_B_data_out[0];


--XC1_q_b[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[0]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC1_q_b[0]_PORT_A_data_in = RC1L808;
XC1_q_b[0]_PORT_A_data_in_reg = DFFE(XC1_q_b[0]_PORT_A_data_in, XC1_q_b[0]_clock_0, , , );
XC1_q_b[0]_PORT_A_address = BUS(RC1_R_dst_regnum[0], RC1_R_dst_regnum[1], RC1_R_dst_regnum[2], RC1_R_dst_regnum[3], RC1_R_dst_regnum[4]);
XC1_q_b[0]_PORT_A_address_reg = DFFE(XC1_q_b[0]_PORT_A_address, XC1_q_b[0]_clock_0, , , );
XC1_q_b[0]_PORT_B_address = BUS(RC1_D_iw[27], RC1_D_iw[28], RC1_D_iw[29], RC1_D_iw[30], RC1_D_iw[31]);
XC1_q_b[0]_PORT_B_address_reg = DFFE(XC1_q_b[0]_PORT_B_address, XC1_q_b[0]_clock_1, , , );
XC1_q_b[0]_PORT_A_write_enable = RC1_W_rf_wren;
XC1_q_b[0]_PORT_A_write_enable_reg = DFFE(XC1_q_b[0]_PORT_A_write_enable, XC1_q_b[0]_clock_0, , , );
XC1_q_b[0]_PORT_B_read_enable = VCC;
XC1_q_b[0]_PORT_B_read_enable_reg = DFFE(XC1_q_b[0]_PORT_B_read_enable, XC1_q_b[0]_clock_1, , , );
XC1_q_b[0]_clock_0 = CLOCK_50;
XC1_q_b[0]_clock_1 = CLOCK_50;
XC1_q_b[0]_clock_enable_0 = RC1_W_rf_wren;
XC1_q_b[0]_PORT_B_data_out = MEMORY(XC1_q_b[0]_PORT_A_data_in_reg, , XC1_q_b[0]_PORT_A_address_reg, XC1_q_b[0]_PORT_B_address_reg, XC1_q_b[0]_PORT_A_write_enable_reg, , , XC1_q_b[0]_PORT_B_read_enable_reg, , , XC1_q_b[0]_clock_0, XC1_q_b[0]_clock_1, XC1_q_b[0]_clock_enable_0, , , , , );
XC1_q_b[0] = XC1_q_b[0]_PORT_B_data_out[0];


--XC2_q_b[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[31]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC2_q_b[31]_PORT_A_data_in = RC1L842;
XC2_q_b[31]_PORT_A_data_in_reg = DFFE(XC2_q_b[31]_PORT_A_data_in, XC2_q_b[31]_clock_0, , , );
XC2_q_b[31]_PORT_A_address = BUS(RC1_R_dst_regnum[0], RC1_R_dst_regnum[1], RC1_R_dst_regnum[2], RC1_R_dst_regnum[3], RC1_R_dst_regnum[4]);
XC2_q_b[31]_PORT_A_address_reg = DFFE(XC2_q_b[31]_PORT_A_address, XC2_q_b[31]_clock_0, , , );
XC2_q_b[31]_PORT_B_address = BUS(RC1_D_iw[22], RC1_D_iw[23], RC1_D_iw[24], RC1_D_iw[25], RC1_D_iw[26]);
XC2_q_b[31]_PORT_B_address_reg = DFFE(XC2_q_b[31]_PORT_B_address, XC2_q_b[31]_clock_1, , , );
XC2_q_b[31]_PORT_A_write_enable = RC1_W_rf_wren;
XC2_q_b[31]_PORT_A_write_enable_reg = DFFE(XC2_q_b[31]_PORT_A_write_enable, XC2_q_b[31]_clock_0, , , );
XC2_q_b[31]_PORT_B_read_enable = VCC;
XC2_q_b[31]_PORT_B_read_enable_reg = DFFE(XC2_q_b[31]_PORT_B_read_enable, XC2_q_b[31]_clock_1, , , );
XC2_q_b[31]_clock_0 = CLOCK_50;
XC2_q_b[31]_clock_1 = CLOCK_50;
XC2_q_b[31]_clock_enable_0 = RC1_W_rf_wren;
XC2_q_b[31]_PORT_B_data_out = MEMORY(XC2_q_b[31]_PORT_A_data_in_reg, , XC2_q_b[31]_PORT_A_address_reg, XC2_q_b[31]_PORT_B_address_reg, XC2_q_b[31]_PORT_A_write_enable_reg, , , XC2_q_b[31]_PORT_B_read_enable_reg, , , XC2_q_b[31]_clock_0, XC2_q_b[31]_clock_1, XC2_q_b[31]_clock_enable_0, , , , , );
XC2_q_b[31] = XC2_q_b[31]_PORT_B_data_out[0];


--XC1_q_b[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[31]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC1_q_b[31]_PORT_A_data_in = RC1L842;
XC1_q_b[31]_PORT_A_data_in_reg = DFFE(XC1_q_b[31]_PORT_A_data_in, XC1_q_b[31]_clock_0, , , );
XC1_q_b[31]_PORT_A_address = BUS(RC1_R_dst_regnum[0], RC1_R_dst_regnum[1], RC1_R_dst_regnum[2], RC1_R_dst_regnum[3], RC1_R_dst_regnum[4]);
XC1_q_b[31]_PORT_A_address_reg = DFFE(XC1_q_b[31]_PORT_A_address, XC1_q_b[31]_clock_0, , , );
XC1_q_b[31]_PORT_B_address = BUS(RC1_D_iw[27], RC1_D_iw[28], RC1_D_iw[29], RC1_D_iw[30], RC1_D_iw[31]);
XC1_q_b[31]_PORT_B_address_reg = DFFE(XC1_q_b[31]_PORT_B_address, XC1_q_b[31]_clock_1, , , );
XC1_q_b[31]_PORT_A_write_enable = RC1_W_rf_wren;
XC1_q_b[31]_PORT_A_write_enable_reg = DFFE(XC1_q_b[31]_PORT_A_write_enable, XC1_q_b[31]_clock_0, , , );
XC1_q_b[31]_PORT_B_read_enable = VCC;
XC1_q_b[31]_PORT_B_read_enable_reg = DFFE(XC1_q_b[31]_PORT_B_read_enable, XC1_q_b[31]_clock_1, , , );
XC1_q_b[31]_clock_0 = CLOCK_50;
XC1_q_b[31]_clock_1 = CLOCK_50;
XC1_q_b[31]_clock_enable_0 = RC1_W_rf_wren;
XC1_q_b[31]_PORT_B_data_out = MEMORY(XC1_q_b[31]_PORT_A_data_in_reg, , XC1_q_b[31]_PORT_A_address_reg, XC1_q_b[31]_PORT_B_address_reg, XC1_q_b[31]_PORT_A_write_enable_reg, , , XC1_q_b[31]_PORT_B_read_enable_reg, , , XC1_q_b[31]_clock_0, XC1_q_b[31]_clock_1, XC1_q_b[31]_clock_enable_0, , , , , );
XC1_q_b[31] = XC1_q_b[31]_PORT_B_data_out[0];


--XC2_q_b[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[30]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC2_q_b[30]_PORT_A_data_in = RC1L841;
XC2_q_b[30]_PORT_A_data_in_reg = DFFE(XC2_q_b[30]_PORT_A_data_in, XC2_q_b[30]_clock_0, , , );
XC2_q_b[30]_PORT_A_address = BUS(RC1_R_dst_regnum[0], RC1_R_dst_regnum[1], RC1_R_dst_regnum[2], RC1_R_dst_regnum[3], RC1_R_dst_regnum[4]);
XC2_q_b[30]_PORT_A_address_reg = DFFE(XC2_q_b[30]_PORT_A_address, XC2_q_b[30]_clock_0, , , );
XC2_q_b[30]_PORT_B_address = BUS(RC1_D_iw[22], RC1_D_iw[23], RC1_D_iw[24], RC1_D_iw[25], RC1_D_iw[26]);
XC2_q_b[30]_PORT_B_address_reg = DFFE(XC2_q_b[30]_PORT_B_address, XC2_q_b[30]_clock_1, , , );
XC2_q_b[30]_PORT_A_write_enable = RC1_W_rf_wren;
XC2_q_b[30]_PORT_A_write_enable_reg = DFFE(XC2_q_b[30]_PORT_A_write_enable, XC2_q_b[30]_clock_0, , , );
XC2_q_b[30]_PORT_B_read_enable = VCC;
XC2_q_b[30]_PORT_B_read_enable_reg = DFFE(XC2_q_b[30]_PORT_B_read_enable, XC2_q_b[30]_clock_1, , , );
XC2_q_b[30]_clock_0 = CLOCK_50;
XC2_q_b[30]_clock_1 = CLOCK_50;
XC2_q_b[30]_clock_enable_0 = RC1_W_rf_wren;
XC2_q_b[30]_PORT_B_data_out = MEMORY(XC2_q_b[30]_PORT_A_data_in_reg, , XC2_q_b[30]_PORT_A_address_reg, XC2_q_b[30]_PORT_B_address_reg, XC2_q_b[30]_PORT_A_write_enable_reg, , , XC2_q_b[30]_PORT_B_read_enable_reg, , , XC2_q_b[30]_clock_0, XC2_q_b[30]_clock_1, XC2_q_b[30]_clock_enable_0, , , , , );
XC2_q_b[30] = XC2_q_b[30]_PORT_B_data_out[0];


--XC1_q_b[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[30]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC1_q_b[30]_PORT_A_data_in = RC1L841;
XC1_q_b[30]_PORT_A_data_in_reg = DFFE(XC1_q_b[30]_PORT_A_data_in, XC1_q_b[30]_clock_0, , , );
XC1_q_b[30]_PORT_A_address = BUS(RC1_R_dst_regnum[0], RC1_R_dst_regnum[1], RC1_R_dst_regnum[2], RC1_R_dst_regnum[3], RC1_R_dst_regnum[4]);
XC1_q_b[30]_PORT_A_address_reg = DFFE(XC1_q_b[30]_PORT_A_address, XC1_q_b[30]_clock_0, , , );
XC1_q_b[30]_PORT_B_address = BUS(RC1_D_iw[27], RC1_D_iw[28], RC1_D_iw[29], RC1_D_iw[30], RC1_D_iw[31]);
XC1_q_b[30]_PORT_B_address_reg = DFFE(XC1_q_b[30]_PORT_B_address, XC1_q_b[30]_clock_1, , , );
XC1_q_b[30]_PORT_A_write_enable = RC1_W_rf_wren;
XC1_q_b[30]_PORT_A_write_enable_reg = DFFE(XC1_q_b[30]_PORT_A_write_enable, XC1_q_b[30]_clock_0, , , );
XC1_q_b[30]_PORT_B_read_enable = VCC;
XC1_q_b[30]_PORT_B_read_enable_reg = DFFE(XC1_q_b[30]_PORT_B_read_enable, XC1_q_b[30]_clock_1, , , );
XC1_q_b[30]_clock_0 = CLOCK_50;
XC1_q_b[30]_clock_1 = CLOCK_50;
XC1_q_b[30]_clock_enable_0 = RC1_W_rf_wren;
XC1_q_b[30]_PORT_B_data_out = MEMORY(XC1_q_b[30]_PORT_A_data_in_reg, , XC1_q_b[30]_PORT_A_address_reg, XC1_q_b[30]_PORT_B_address_reg, XC1_q_b[30]_PORT_A_write_enable_reg, , , XC1_q_b[30]_PORT_B_read_enable_reg, , , XC1_q_b[30]_clock_0, XC1_q_b[30]_clock_1, XC1_q_b[30]_clock_enable_0, , , , , );
XC1_q_b[30] = XC1_q_b[30]_PORT_B_data_out[0];


--RC1_E_shift_rot_result[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[31]
--register power-up is low

RC1_E_shift_rot_result[31] = DFFEAS(RC1L465, CLOCK_50, !Z1_r_sync_rst,  ,  , RC1_E_src1[31],  ,  , RC1_E_new_inst);


--RC1L139 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~78
RC1L139_adder_eqn = ( RC1_E_alu_sub ) + ( VCC ) + ( !VCC );
RC1L139 = CARRY(RC1L139_adder_eqn);


--UC1_readdata[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[22]
--register power-up is low

UC1_readdata[22] = DFFEAS(ZC1L13, CLOCK_50,  ,  ,  , WD1_q_a[22],  ,  , !UC1_address[8]);


--UC1_readdata[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[23]
--register power-up is low

UC1_readdata[23] = DFFEAS(ZC1L13, CLOCK_50,  ,  ,  , WD1_q_a[23],  ,  , !UC1_address[8]);


--UC1_readdata[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[24]
--register power-up is low

UC1_readdata[24] = DFFEAS(ZC1L13, CLOCK_50,  ,  ,  , WD1_q_a[24],  ,  , !UC1_address[8]);


--UC1_readdata[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[25]
--register power-up is low

UC1_readdata[25] = DFFEAS(ZC1L13, CLOCK_50,  ,  ,  , WD1_q_a[25],  ,  , !UC1_address[8]);


--UC1_readdata[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[26]
--register power-up is low

UC1_readdata[26] = DFFEAS(ZC1L13, CLOCK_50,  ,  ,  , WD1_q_a[26],  ,  , !UC1_address[8]);


--UC1_readdata[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[11]
--register power-up is low

UC1_readdata[11] = DFFEAS(ZC1L13, CLOCK_50,  ,  ,  , WD1_q_a[11],  ,  , !UC1_address[8]);


--UC1_readdata[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[12]
--register power-up is low

UC1_readdata[12] = DFFEAS(ZC1L13, CLOCK_50,  ,  ,  , WD1_q_a[12],  ,  , !UC1_address[8]);


--UC1_readdata[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[13]
--register power-up is low

UC1_readdata[13] = DFFEAS(ZC1L13, CLOCK_50,  ,  ,  , WD1_q_a[13],  ,  , !UC1_address[8]);


--UC1_readdata[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[14]
--register power-up is low

UC1_readdata[14] = DFFEAS(ZC1L13, CLOCK_50,  ,  ,  , WD1_q_a[14],  ,  , !UC1_address[8]);


--UC1_readdata[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[15]
--register power-up is low

UC1_readdata[15] = DFFEAS(ZC1L13, CLOCK_50,  ,  ,  , WD1_q_a[15],  ,  , !UC1_address[8]);


--UC1_readdata[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[16]
--register power-up is low

UC1_readdata[16] = DFFEAS(ZC1L13, CLOCK_50,  ,  ,  , WD1_q_a[16],  ,  , !UC1_address[8]);


--UC1_readdata[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[3]
--register power-up is low

UC1_readdata[3] = DFFEAS(ZC1L12, CLOCK_50,  ,  ,  , WD1_q_a[3],  ,  , !UC1_address[8]);


--UC1_readdata[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[4]
--register power-up is low

UC1_readdata[4] = DFFEAS(ZC1L13, CLOCK_50,  ,  ,  , WD1_q_a[4],  ,  , !UC1_address[8]);


--UC1_readdata[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[5]
--register power-up is low

UC1_readdata[5] = DFFEAS(ZC1L13, CLOCK_50,  ,  ,  , WD1_q_a[5],  ,  , !UC1_address[8]);


--UC1_readdata[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[6]
--register power-up is low

UC1_readdata[6] = DFFEAS(ZC1L13, CLOCK_50,  ,  ,  , WD1_q_a[6],  ,  , !UC1_address[8]);


--XD1_q_a[27] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[27]
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
XD1_q_a[27]_PORT_A_data_in = UB2L52;
XD1_q_a[27]_PORT_A_data_in_reg = DFFE(XD1_q_a[27]_PORT_A_data_in, XD1_q_a[27]_clock_0, , , XD1_q_a[27]_clock_enable_0);
XD1_q_a[27]_PORT_A_address = BUS(UB2_src_data[38], UB2_src_data[39], UB2_src_data[40], UB2_src_data[41], UB2_src_data[42], UB2_src_data[43], UB2_src_data[44], UB2_src_data[45], UB2_src_data[46], UB2_src_data[47], UB2_src_data[48], UB2_src_data[49], UB2_src_data[50]);
XD1_q_a[27]_PORT_A_address_reg = DFFE(XD1_q_a[27]_PORT_A_address, XD1_q_a[27]_clock_0, , , XD1_q_a[27]_clock_enable_0);
XD1_q_a[27]_PORT_A_write_enable = !X1L1;
XD1_q_a[27]_PORT_A_write_enable_reg = DFFE(XD1_q_a[27]_PORT_A_write_enable, XD1_q_a[27]_clock_0, , , XD1_q_a[27]_clock_enable_0);
XD1_q_a[27]_PORT_A_read_enable = X1L1;
XD1_q_a[27]_PORT_A_read_enable_reg = DFFE(XD1_q_a[27]_PORT_A_read_enable, XD1_q_a[27]_clock_0, , , XD1_q_a[27]_clock_enable_0);
XD1_q_a[27]_PORT_A_byte_mask = UB2_src_data[35];
XD1_q_a[27]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[27]_PORT_A_byte_mask, XD1_q_a[27]_clock_0, , , XD1_q_a[27]_clock_enable_0);
XD1_q_a[27]_clock_0 = CLOCK_50;
XD1_q_a[27]_clock_enable_0 = !Z1_r_early_rst;
XD1_q_a[27]_PORT_A_data_out = MEMORY(XD1_q_a[27]_PORT_A_data_in_reg, , XD1_q_a[27]_PORT_A_address_reg, , XD1_q_a[27]_PORT_A_write_enable_reg, XD1_q_a[27]_PORT_A_read_enable_reg, , , XD1_q_a[27]_PORT_A_byte_mask_reg, , XD1_q_a[27]_clock_0, , XD1_q_a[27]_clock_enable_0, , , , , );
XD1_q_a[27] = XD1_q_a[27]_PORT_A_data_out[0];


--XD1_q_a[28] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[28]
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
XD1_q_a[28]_PORT_A_data_in = UB2L53;
XD1_q_a[28]_PORT_A_data_in_reg = DFFE(XD1_q_a[28]_PORT_A_data_in, XD1_q_a[28]_clock_0, , , XD1_q_a[28]_clock_enable_0);
XD1_q_a[28]_PORT_A_address = BUS(UB2_src_data[38], UB2_src_data[39], UB2_src_data[40], UB2_src_data[41], UB2_src_data[42], UB2_src_data[43], UB2_src_data[44], UB2_src_data[45], UB2_src_data[46], UB2_src_data[47], UB2_src_data[48], UB2_src_data[49], UB2_src_data[50]);
XD1_q_a[28]_PORT_A_address_reg = DFFE(XD1_q_a[28]_PORT_A_address, XD1_q_a[28]_clock_0, , , XD1_q_a[28]_clock_enable_0);
XD1_q_a[28]_PORT_A_write_enable = !X1L1;
XD1_q_a[28]_PORT_A_write_enable_reg = DFFE(XD1_q_a[28]_PORT_A_write_enable, XD1_q_a[28]_clock_0, , , XD1_q_a[28]_clock_enable_0);
XD1_q_a[28]_PORT_A_read_enable = X1L1;
XD1_q_a[28]_PORT_A_read_enable_reg = DFFE(XD1_q_a[28]_PORT_A_read_enable, XD1_q_a[28]_clock_0, , , XD1_q_a[28]_clock_enable_0);
XD1_q_a[28]_PORT_A_byte_mask = UB2_src_data[35];
XD1_q_a[28]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[28]_PORT_A_byte_mask, XD1_q_a[28]_clock_0, , , XD1_q_a[28]_clock_enable_0);
XD1_q_a[28]_clock_0 = CLOCK_50;
XD1_q_a[28]_clock_enable_0 = !Z1_r_early_rst;
XD1_q_a[28]_PORT_A_data_out = MEMORY(XD1_q_a[28]_PORT_A_data_in_reg, , XD1_q_a[28]_PORT_A_address_reg, , XD1_q_a[28]_PORT_A_write_enable_reg, XD1_q_a[28]_PORT_A_read_enable_reg, , , XD1_q_a[28]_PORT_A_byte_mask_reg, , XD1_q_a[28]_clock_0, , XD1_q_a[28]_clock_enable_0, , , , , );
XD1_q_a[28] = XD1_q_a[28]_PORT_A_data_out[0];


--XD1_q_a[29] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[29]
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
XD1_q_a[29]_PORT_A_data_in = UB2L54;
XD1_q_a[29]_PORT_A_data_in_reg = DFFE(XD1_q_a[29]_PORT_A_data_in, XD1_q_a[29]_clock_0, , , XD1_q_a[29]_clock_enable_0);
XD1_q_a[29]_PORT_A_address = BUS(UB2_src_data[38], UB2_src_data[39], UB2_src_data[40], UB2_src_data[41], UB2_src_data[42], UB2_src_data[43], UB2_src_data[44], UB2_src_data[45], UB2_src_data[46], UB2_src_data[47], UB2_src_data[48], UB2_src_data[49], UB2_src_data[50]);
XD1_q_a[29]_PORT_A_address_reg = DFFE(XD1_q_a[29]_PORT_A_address, XD1_q_a[29]_clock_0, , , XD1_q_a[29]_clock_enable_0);
XD1_q_a[29]_PORT_A_write_enable = !X1L1;
XD1_q_a[29]_PORT_A_write_enable_reg = DFFE(XD1_q_a[29]_PORT_A_write_enable, XD1_q_a[29]_clock_0, , , XD1_q_a[29]_clock_enable_0);
XD1_q_a[29]_PORT_A_read_enable = X1L1;
XD1_q_a[29]_PORT_A_read_enable_reg = DFFE(XD1_q_a[29]_PORT_A_read_enable, XD1_q_a[29]_clock_0, , , XD1_q_a[29]_clock_enable_0);
XD1_q_a[29]_PORT_A_byte_mask = UB2_src_data[35];
XD1_q_a[29]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[29]_PORT_A_byte_mask, XD1_q_a[29]_clock_0, , , XD1_q_a[29]_clock_enable_0);
XD1_q_a[29]_clock_0 = CLOCK_50;
XD1_q_a[29]_clock_enable_0 = !Z1_r_early_rst;
XD1_q_a[29]_PORT_A_data_out = MEMORY(XD1_q_a[29]_PORT_A_data_in_reg, , XD1_q_a[29]_PORT_A_address_reg, , XD1_q_a[29]_PORT_A_write_enable_reg, XD1_q_a[29]_PORT_A_read_enable_reg, , , XD1_q_a[29]_PORT_A_byte_mask_reg, , XD1_q_a[29]_clock_0, , XD1_q_a[29]_clock_enable_0, , , , , );
XD1_q_a[29] = XD1_q_a[29]_PORT_A_data_out[0];


--XD1_q_a[30] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[30]
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
XD1_q_a[30]_PORT_A_data_in = UB2L55;
XD1_q_a[30]_PORT_A_data_in_reg = DFFE(XD1_q_a[30]_PORT_A_data_in, XD1_q_a[30]_clock_0, , , XD1_q_a[30]_clock_enable_0);
XD1_q_a[30]_PORT_A_address = BUS(UB2_src_data[38], UB2_src_data[39], UB2_src_data[40], UB2_src_data[41], UB2_src_data[42], UB2_src_data[43], UB2_src_data[44], UB2_src_data[45], UB2_src_data[46], UB2_src_data[47], UB2_src_data[48], UB2_src_data[49], UB2_src_data[50]);
XD1_q_a[30]_PORT_A_address_reg = DFFE(XD1_q_a[30]_PORT_A_address, XD1_q_a[30]_clock_0, , , XD1_q_a[30]_clock_enable_0);
XD1_q_a[30]_PORT_A_write_enable = !X1L1;
XD1_q_a[30]_PORT_A_write_enable_reg = DFFE(XD1_q_a[30]_PORT_A_write_enable, XD1_q_a[30]_clock_0, , , XD1_q_a[30]_clock_enable_0);
XD1_q_a[30]_PORT_A_read_enable = X1L1;
XD1_q_a[30]_PORT_A_read_enable_reg = DFFE(XD1_q_a[30]_PORT_A_read_enable, XD1_q_a[30]_clock_0, , , XD1_q_a[30]_clock_enable_0);
XD1_q_a[30]_PORT_A_byte_mask = UB2_src_data[35];
XD1_q_a[30]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[30]_PORT_A_byte_mask, XD1_q_a[30]_clock_0, , , XD1_q_a[30]_clock_enable_0);
XD1_q_a[30]_clock_0 = CLOCK_50;
XD1_q_a[30]_clock_enable_0 = !Z1_r_early_rst;
XD1_q_a[30]_PORT_A_data_out = MEMORY(XD1_q_a[30]_PORT_A_data_in_reg, , XD1_q_a[30]_PORT_A_address_reg, , XD1_q_a[30]_PORT_A_write_enable_reg, XD1_q_a[30]_PORT_A_read_enable_reg, , , XD1_q_a[30]_PORT_A_byte_mask_reg, , XD1_q_a[30]_clock_0, , XD1_q_a[30]_clock_enable_0, , , , , );
XD1_q_a[30] = XD1_q_a[30]_PORT_A_data_out[0];


--XD1_q_a[31] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[31]
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
XD1_q_a[31]_PORT_A_data_in = UB2L56;
XD1_q_a[31]_PORT_A_data_in_reg = DFFE(XD1_q_a[31]_PORT_A_data_in, XD1_q_a[31]_clock_0, , , XD1_q_a[31]_clock_enable_0);
XD1_q_a[31]_PORT_A_address = BUS(UB2_src_data[38], UB2_src_data[39], UB2_src_data[40], UB2_src_data[41], UB2_src_data[42], UB2_src_data[43], UB2_src_data[44], UB2_src_data[45], UB2_src_data[46], UB2_src_data[47], UB2_src_data[48], UB2_src_data[49], UB2_src_data[50]);
XD1_q_a[31]_PORT_A_address_reg = DFFE(XD1_q_a[31]_PORT_A_address, XD1_q_a[31]_clock_0, , , XD1_q_a[31]_clock_enable_0);
XD1_q_a[31]_PORT_A_write_enable = !X1L1;
XD1_q_a[31]_PORT_A_write_enable_reg = DFFE(XD1_q_a[31]_PORT_A_write_enable, XD1_q_a[31]_clock_0, , , XD1_q_a[31]_clock_enable_0);
XD1_q_a[31]_PORT_A_read_enable = X1L1;
XD1_q_a[31]_PORT_A_read_enable_reg = DFFE(XD1_q_a[31]_PORT_A_read_enable, XD1_q_a[31]_clock_0, , , XD1_q_a[31]_clock_enable_0);
XD1_q_a[31]_PORT_A_byte_mask = UB2_src_data[35];
XD1_q_a[31]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[31]_PORT_A_byte_mask, XD1_q_a[31]_clock_0, , , XD1_q_a[31]_clock_enable_0);
XD1_q_a[31]_clock_0 = CLOCK_50;
XD1_q_a[31]_clock_enable_0 = !Z1_r_early_rst;
XD1_q_a[31]_PORT_A_data_out = MEMORY(XD1_q_a[31]_PORT_A_data_in_reg, , XD1_q_a[31]_PORT_A_address_reg, , XD1_q_a[31]_PORT_A_write_enable_reg, XD1_q_a[31]_PORT_A_read_enable_reg, , , XD1_q_a[31]_PORT_A_byte_mask_reg, , XD1_q_a[31]_clock_0, , XD1_q_a[31]_clock_enable_0, , , , , );
XD1_q_a[31] = XD1_q_a[31]_PORT_A_data_out[0];


--UC1_readdata[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[8]
--register power-up is low

UC1_readdata[8] = DFFEAS(ZC1L13, CLOCK_50,  ,  ,  , WD1_q_a[8],  ,  , !UC1_address[8]);


--UC1_readdata[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[7]
--register power-up is low

UC1_readdata[7] = DFFEAS(ZC1L13, CLOCK_50,  ,  ,  , WD1_q_a[7],  ,  , !UC1_address[8]);


--UC1_readdata[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[9]
--register power-up is low

UC1_readdata[9] = DFFEAS(ZC1L13, CLOCK_50,  ,  ,  , WD1_q_a[9],  ,  , !UC1_address[8]);


--ND1_sr[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[17]
--register power-up is low

ND1_sr[17] = DFFEAS(ND1L65, A1L77,  ,  , ND1L35,  ,  , ND1L36,  );


--KD1_MonAReg[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[10]
--register power-up is low

KD1_MonAReg[10] = DFFEAS(KD1L3, CLOCK_50,  ,  , MD1L49, MD1_jdo[17],  ,  , MD1_take_action_ocimem_a);


--KD1L19 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~17
KD1L19_adder_eqn = ( KD1_MonAReg[9] ) + ( GND ) + ( KD1L36 );
KD1L19 = SUM(KD1L19_adder_eqn);

--KD1L20 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~18
KD1L20_adder_eqn = ( KD1_MonAReg[9] ) + ( GND ) + ( KD1L36 );
KD1L20 = CARRY(KD1L20_adder_eqn);


--UC1_readdata[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[10]
--register power-up is low

UC1_readdata[10] = DFFEAS(ZC1L13, CLOCK_50,  ,  ,  , WD1_q_a[10],  ,  , !UC1_address[8]);


--XB1_av_readdata_pre[7] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[7]
--register power-up is low

XB1_av_readdata_pre[7] = DFFEAS(A1L117, CLOCK_50, !Z1_r_sync_rst,  ,  , MB2_q_b[7],  ,  , T1_read_0);


--UC1_readdata[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[17]
--register power-up is low

UC1_readdata[17] = DFFEAS(ZC1L13, CLOCK_50,  ,  ,  , WD1_q_a[17],  ,  , !UC1_address[8]);


--UC1_readdata[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[19]
--register power-up is low

UC1_readdata[19] = DFFEAS(ZC1L13, CLOCK_50,  ,  ,  , WD1_q_a[19],  ,  , !UC1_address[8]);


--UC1_readdata[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[21]
--register power-up is low

UC1_readdata[21] = DFFEAS(ZC1L13, CLOCK_50,  ,  ,  , WD1_q_a[21],  ,  , !UC1_address[8]);


--RC1_E_shift_rot_result[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[19]
--register power-up is low

RC1_E_shift_rot_result[19] = DFFEAS(RC1L453, CLOCK_50, !Z1_r_sync_rst,  ,  , RC1_E_src1[19],  ,  , RC1_E_new_inst);


--UC1_readdata[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[20]
--register power-up is low

UC1_readdata[20] = DFFEAS(ZC1L13, CLOCK_50,  ,  ,  , WD1_q_a[20],  ,  , !UC1_address[8]);


--XB1_av_readdata_pre[16] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]
--register power-up is low

XB1_av_readdata_pre[16] = DFFEAS(T1L30, CLOCK_50, !Z1_r_sync_rst,  ,  , PB2_counter_reg_bit[0],  ,  , T1_read_0);


--RC1_av_ld_byte3_data[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[0]
--register power-up is low

RC1_av_ld_byte3_data[0] = DFFEAS(FC1L44, CLOCK_50, !Z1_r_sync_rst,  , !RC1L972, RC1L850,  ,  , RC1_av_ld_aligning_data);


--UC1_readdata[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[18]
--register power-up is low

UC1_readdata[18] = DFFEAS(ZC1L13, CLOCK_50,  ,  ,  , WD1_q_a[18],  ,  , !UC1_address[8]);


--AB1_readdata[1] is nios_system:u0|nios_system_switches:switches|readdata[1]
--register power-up is low

AB1_readdata[1] = DFFEAS(sw_d2[1], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , Y1L28,  );


--MB2_q_b[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[1]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
MB2_q_b[1]_PORT_A_data_in = CB1_wdata[1];
MB2_q_b[1]_PORT_A_data_in_reg = DFFE(MB2_q_b[1]_PORT_A_data_in, MB2_q_b[1]_clock_0, , , );
MB2_q_b[1]_PORT_A_address = BUS(NB4_counter_reg_bit[0], NB4_counter_reg_bit[1], NB4_counter_reg_bit[2], NB4_counter_reg_bit[3], NB4_counter_reg_bit[4], NB4_counter_reg_bit[5]);
MB2_q_b[1]_PORT_A_address_reg = DFFE(MB2_q_b[1]_PORT_A_address, MB2_q_b[1]_clock_0, , , );
MB2_q_b[1]_PORT_B_address = BUS(NB3_counter_reg_bit[0], NB3_counter_reg_bit[1], NB3_counter_reg_bit[2], NB3_counter_reg_bit[3], NB3_counter_reg_bit[4], NB3_counter_reg_bit[5]);
MB2_q_b[1]_PORT_B_address_reg = DFFE(MB2_q_b[1]_PORT_B_address, MB2_q_b[1]_clock_1, , , MB2_q_b[1]_clock_enable_1);
MB2_q_b[1]_PORT_A_write_enable = T1_wr_rfifo;
MB2_q_b[1]_PORT_A_write_enable_reg = DFFE(MB2_q_b[1]_PORT_A_write_enable, MB2_q_b[1]_clock_0, , , );
MB2_q_b[1]_PORT_B_read_enable = VCC;
MB2_q_b[1]_PORT_B_read_enable_reg = DFFE(MB2_q_b[1]_PORT_B_read_enable, MB2_q_b[1]_clock_1, , , MB2_q_b[1]_clock_enable_1);
MB2_q_b[1]_clock_0 = CLOCK_50;
MB2_q_b[1]_clock_1 = CLOCK_50;
MB2_q_b[1]_clock_enable_0 = T1_wr_rfifo;
MB2_q_b[1]_clock_enable_1 = T1L72;
MB2_q_b[1]_PORT_B_data_out = MEMORY(MB2_q_b[1]_PORT_A_data_in_reg, , MB2_q_b[1]_PORT_A_address_reg, MB2_q_b[1]_PORT_B_address_reg, MB2_q_b[1]_PORT_A_write_enable_reg, , , MB2_q_b[1]_PORT_B_read_enable_reg, , , MB2_q_b[1]_clock_0, MB2_q_b[1]_clock_1, MB2_q_b[1]_clock_enable_0, MB2_q_b[1]_clock_enable_1, , , , );
MB2_q_b[1] = MB2_q_b[1]_PORT_B_data_out[0];


--AB1_readdata[2] is nios_system:u0|nios_system_switches:switches|readdata[2]
--register power-up is low

AB1_readdata[2] = DFFEAS(sw_d2[2], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , Y1L28,  );


--MB2_q_b[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[2]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
MB2_q_b[2]_PORT_A_data_in = CB1_wdata[2];
MB2_q_b[2]_PORT_A_data_in_reg = DFFE(MB2_q_b[2]_PORT_A_data_in, MB2_q_b[2]_clock_0, , , );
MB2_q_b[2]_PORT_A_address = BUS(NB4_counter_reg_bit[0], NB4_counter_reg_bit[1], NB4_counter_reg_bit[2], NB4_counter_reg_bit[3], NB4_counter_reg_bit[4], NB4_counter_reg_bit[5]);
MB2_q_b[2]_PORT_A_address_reg = DFFE(MB2_q_b[2]_PORT_A_address, MB2_q_b[2]_clock_0, , , );
MB2_q_b[2]_PORT_B_address = BUS(NB3_counter_reg_bit[0], NB3_counter_reg_bit[1], NB3_counter_reg_bit[2], NB3_counter_reg_bit[3], NB3_counter_reg_bit[4], NB3_counter_reg_bit[5]);
MB2_q_b[2]_PORT_B_address_reg = DFFE(MB2_q_b[2]_PORT_B_address, MB2_q_b[2]_clock_1, , , MB2_q_b[2]_clock_enable_1);
MB2_q_b[2]_PORT_A_write_enable = T1_wr_rfifo;
MB2_q_b[2]_PORT_A_write_enable_reg = DFFE(MB2_q_b[2]_PORT_A_write_enable, MB2_q_b[2]_clock_0, , , );
MB2_q_b[2]_PORT_B_read_enable = VCC;
MB2_q_b[2]_PORT_B_read_enable_reg = DFFE(MB2_q_b[2]_PORT_B_read_enable, MB2_q_b[2]_clock_1, , , MB2_q_b[2]_clock_enable_1);
MB2_q_b[2]_clock_0 = CLOCK_50;
MB2_q_b[2]_clock_1 = CLOCK_50;
MB2_q_b[2]_clock_enable_0 = T1_wr_rfifo;
MB2_q_b[2]_clock_enable_1 = T1L72;
MB2_q_b[2]_PORT_B_data_out = MEMORY(MB2_q_b[2]_PORT_A_data_in_reg, , MB2_q_b[2]_PORT_A_address_reg, MB2_q_b[2]_PORT_B_address_reg, MB2_q_b[2]_PORT_A_write_enable_reg, , , MB2_q_b[2]_PORT_B_read_enable_reg, , , MB2_q_b[2]_clock_0, MB2_q_b[2]_clock_1, MB2_q_b[2]_clock_enable_0, MB2_q_b[2]_clock_enable_1, , , , );
MB2_q_b[2] = MB2_q_b[2]_PORT_B_data_out[0];


--MB2_q_b[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[3]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
MB2_q_b[3]_PORT_A_data_in = CB1_wdata[3];
MB2_q_b[3]_PORT_A_data_in_reg = DFFE(MB2_q_b[3]_PORT_A_data_in, MB2_q_b[3]_clock_0, , , );
MB2_q_b[3]_PORT_A_address = BUS(NB4_counter_reg_bit[0], NB4_counter_reg_bit[1], NB4_counter_reg_bit[2], NB4_counter_reg_bit[3], NB4_counter_reg_bit[4], NB4_counter_reg_bit[5]);
MB2_q_b[3]_PORT_A_address_reg = DFFE(MB2_q_b[3]_PORT_A_address, MB2_q_b[3]_clock_0, , , );
MB2_q_b[3]_PORT_B_address = BUS(NB3_counter_reg_bit[0], NB3_counter_reg_bit[1], NB3_counter_reg_bit[2], NB3_counter_reg_bit[3], NB3_counter_reg_bit[4], NB3_counter_reg_bit[5]);
MB2_q_b[3]_PORT_B_address_reg = DFFE(MB2_q_b[3]_PORT_B_address, MB2_q_b[3]_clock_1, , , MB2_q_b[3]_clock_enable_1);
MB2_q_b[3]_PORT_A_write_enable = T1_wr_rfifo;
MB2_q_b[3]_PORT_A_write_enable_reg = DFFE(MB2_q_b[3]_PORT_A_write_enable, MB2_q_b[3]_clock_0, , , );
MB2_q_b[3]_PORT_B_read_enable = VCC;
MB2_q_b[3]_PORT_B_read_enable_reg = DFFE(MB2_q_b[3]_PORT_B_read_enable, MB2_q_b[3]_clock_1, , , MB2_q_b[3]_clock_enable_1);
MB2_q_b[3]_clock_0 = CLOCK_50;
MB2_q_b[3]_clock_1 = CLOCK_50;
MB2_q_b[3]_clock_enable_0 = T1_wr_rfifo;
MB2_q_b[3]_clock_enable_1 = T1L72;
MB2_q_b[3]_PORT_B_data_out = MEMORY(MB2_q_b[3]_PORT_A_data_in_reg, , MB2_q_b[3]_PORT_A_address_reg, MB2_q_b[3]_PORT_B_address_reg, MB2_q_b[3]_PORT_A_write_enable_reg, , , MB2_q_b[3]_PORT_B_read_enable_reg, , , MB2_q_b[3]_clock_0, MB2_q_b[3]_clock_1, MB2_q_b[3]_clock_enable_0, MB2_q_b[3]_clock_enable_1, , , , );
MB2_q_b[3] = MB2_q_b[3]_PORT_B_data_out[0];


--AB1_readdata[3] is nios_system:u0|nios_system_switches:switches|readdata[3]
--register power-up is low

AB1_readdata[3] = DFFEAS(sw_d2[3], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , Y1L28,  );


--MB2_q_b[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[4]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
MB2_q_b[4]_PORT_A_data_in = CB1_wdata[4];
MB2_q_b[4]_PORT_A_data_in_reg = DFFE(MB2_q_b[4]_PORT_A_data_in, MB2_q_b[4]_clock_0, , , );
MB2_q_b[4]_PORT_A_address = BUS(NB4_counter_reg_bit[0], NB4_counter_reg_bit[1], NB4_counter_reg_bit[2], NB4_counter_reg_bit[3], NB4_counter_reg_bit[4], NB4_counter_reg_bit[5]);
MB2_q_b[4]_PORT_A_address_reg = DFFE(MB2_q_b[4]_PORT_A_address, MB2_q_b[4]_clock_0, , , );
MB2_q_b[4]_PORT_B_address = BUS(NB3_counter_reg_bit[0], NB3_counter_reg_bit[1], NB3_counter_reg_bit[2], NB3_counter_reg_bit[3], NB3_counter_reg_bit[4], NB3_counter_reg_bit[5]);
MB2_q_b[4]_PORT_B_address_reg = DFFE(MB2_q_b[4]_PORT_B_address, MB2_q_b[4]_clock_1, , , MB2_q_b[4]_clock_enable_1);
MB2_q_b[4]_PORT_A_write_enable = T1_wr_rfifo;
MB2_q_b[4]_PORT_A_write_enable_reg = DFFE(MB2_q_b[4]_PORT_A_write_enable, MB2_q_b[4]_clock_0, , , );
MB2_q_b[4]_PORT_B_read_enable = VCC;
MB2_q_b[4]_PORT_B_read_enable_reg = DFFE(MB2_q_b[4]_PORT_B_read_enable, MB2_q_b[4]_clock_1, , , MB2_q_b[4]_clock_enable_1);
MB2_q_b[4]_clock_0 = CLOCK_50;
MB2_q_b[4]_clock_1 = CLOCK_50;
MB2_q_b[4]_clock_enable_0 = T1_wr_rfifo;
MB2_q_b[4]_clock_enable_1 = T1L72;
MB2_q_b[4]_PORT_B_data_out = MEMORY(MB2_q_b[4]_PORT_A_data_in_reg, , MB2_q_b[4]_PORT_A_address_reg, MB2_q_b[4]_PORT_B_address_reg, MB2_q_b[4]_PORT_A_write_enable_reg, , , MB2_q_b[4]_PORT_B_read_enable_reg, , , MB2_q_b[4]_clock_0, MB2_q_b[4]_clock_1, MB2_q_b[4]_clock_enable_0, MB2_q_b[4]_clock_enable_1, , , , );
MB2_q_b[4] = MB2_q_b[4]_PORT_B_data_out[0];


--AB1_readdata[4] is nios_system:u0|nios_system_switches:switches|readdata[4]
--register power-up is low

AB1_readdata[4] = DFFEAS(sw_d2[4], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , Y1L28,  );


--MB2_q_b[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[5]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
MB2_q_b[5]_PORT_A_data_in = CB1_wdata[5];
MB2_q_b[5]_PORT_A_data_in_reg = DFFE(MB2_q_b[5]_PORT_A_data_in, MB2_q_b[5]_clock_0, , , );
MB2_q_b[5]_PORT_A_address = BUS(NB4_counter_reg_bit[0], NB4_counter_reg_bit[1], NB4_counter_reg_bit[2], NB4_counter_reg_bit[3], NB4_counter_reg_bit[4], NB4_counter_reg_bit[5]);
MB2_q_b[5]_PORT_A_address_reg = DFFE(MB2_q_b[5]_PORT_A_address, MB2_q_b[5]_clock_0, , , );
MB2_q_b[5]_PORT_B_address = BUS(NB3_counter_reg_bit[0], NB3_counter_reg_bit[1], NB3_counter_reg_bit[2], NB3_counter_reg_bit[3], NB3_counter_reg_bit[4], NB3_counter_reg_bit[5]);
MB2_q_b[5]_PORT_B_address_reg = DFFE(MB2_q_b[5]_PORT_B_address, MB2_q_b[5]_clock_1, , , MB2_q_b[5]_clock_enable_1);
MB2_q_b[5]_PORT_A_write_enable = T1_wr_rfifo;
MB2_q_b[5]_PORT_A_write_enable_reg = DFFE(MB2_q_b[5]_PORT_A_write_enable, MB2_q_b[5]_clock_0, , , );
MB2_q_b[5]_PORT_B_read_enable = VCC;
MB2_q_b[5]_PORT_B_read_enable_reg = DFFE(MB2_q_b[5]_PORT_B_read_enable, MB2_q_b[5]_clock_1, , , MB2_q_b[5]_clock_enable_1);
MB2_q_b[5]_clock_0 = CLOCK_50;
MB2_q_b[5]_clock_1 = CLOCK_50;
MB2_q_b[5]_clock_enable_0 = T1_wr_rfifo;
MB2_q_b[5]_clock_enable_1 = T1L72;
MB2_q_b[5]_PORT_B_data_out = MEMORY(MB2_q_b[5]_PORT_A_data_in_reg, , MB2_q_b[5]_PORT_A_address_reg, MB2_q_b[5]_PORT_B_address_reg, MB2_q_b[5]_PORT_A_write_enable_reg, , , MB2_q_b[5]_PORT_B_read_enable_reg, , , MB2_q_b[5]_clock_0, MB2_q_b[5]_clock_1, MB2_q_b[5]_clock_enable_0, MB2_q_b[5]_clock_enable_1, , , , );
MB2_q_b[5] = MB2_q_b[5]_PORT_B_data_out[0];


--AB1_readdata[5] is nios_system:u0|nios_system_switches:switches|readdata[5]
--register power-up is low

AB1_readdata[5] = DFFEAS(sw_d2[5], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , Y1L28,  );


--MB2_q_b[6] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[6]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
MB2_q_b[6]_PORT_A_data_in = CB1_wdata[6];
MB2_q_b[6]_PORT_A_data_in_reg = DFFE(MB2_q_b[6]_PORT_A_data_in, MB2_q_b[6]_clock_0, , , );
MB2_q_b[6]_PORT_A_address = BUS(NB4_counter_reg_bit[0], NB4_counter_reg_bit[1], NB4_counter_reg_bit[2], NB4_counter_reg_bit[3], NB4_counter_reg_bit[4], NB4_counter_reg_bit[5]);
MB2_q_b[6]_PORT_A_address_reg = DFFE(MB2_q_b[6]_PORT_A_address, MB2_q_b[6]_clock_0, , , );
MB2_q_b[6]_PORT_B_address = BUS(NB3_counter_reg_bit[0], NB3_counter_reg_bit[1], NB3_counter_reg_bit[2], NB3_counter_reg_bit[3], NB3_counter_reg_bit[4], NB3_counter_reg_bit[5]);
MB2_q_b[6]_PORT_B_address_reg = DFFE(MB2_q_b[6]_PORT_B_address, MB2_q_b[6]_clock_1, , , MB2_q_b[6]_clock_enable_1);
MB2_q_b[6]_PORT_A_write_enable = T1_wr_rfifo;
MB2_q_b[6]_PORT_A_write_enable_reg = DFFE(MB2_q_b[6]_PORT_A_write_enable, MB2_q_b[6]_clock_0, , , );
MB2_q_b[6]_PORT_B_read_enable = VCC;
MB2_q_b[6]_PORT_B_read_enable_reg = DFFE(MB2_q_b[6]_PORT_B_read_enable, MB2_q_b[6]_clock_1, , , MB2_q_b[6]_clock_enable_1);
MB2_q_b[6]_clock_0 = CLOCK_50;
MB2_q_b[6]_clock_1 = CLOCK_50;
MB2_q_b[6]_clock_enable_0 = T1_wr_rfifo;
MB2_q_b[6]_clock_enable_1 = T1L72;
MB2_q_b[6]_PORT_B_data_out = MEMORY(MB2_q_b[6]_PORT_A_data_in_reg, , MB2_q_b[6]_PORT_A_address_reg, MB2_q_b[6]_PORT_B_address_reg, MB2_q_b[6]_PORT_A_write_enable_reg, , , MB2_q_b[6]_PORT_B_read_enable_reg, , , MB2_q_b[6]_clock_0, MB2_q_b[6]_clock_1, MB2_q_b[6]_clock_enable_0, MB2_q_b[6]_clock_enable_1, , , , );
MB2_q_b[6] = MB2_q_b[6]_PORT_B_data_out[0];


--AB1_readdata[6] is nios_system:u0|nios_system_switches:switches|readdata[6]
--register power-up is low

AB1_readdata[6] = DFFEAS(sw_d2[6], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , Y1L28,  );


--MB1_q_b[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[0]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
MB1_q_b[0]_PORT_A_data_in = RC1_d_writedata[0];
MB1_q_b[0]_PORT_A_data_in_reg = DFFE(MB1_q_b[0]_PORT_A_data_in, MB1_q_b[0]_clock_0, , , );
MB1_q_b[0]_PORT_A_address = BUS(NB2_counter_reg_bit[0], NB2_counter_reg_bit[1], NB2_counter_reg_bit[2], NB2_counter_reg_bit[3], NB2_counter_reg_bit[4], NB2_counter_reg_bit[5]);
MB1_q_b[0]_PORT_A_address_reg = DFFE(MB1_q_b[0]_PORT_A_address, MB1_q_b[0]_clock_0, , , );
MB1_q_b[0]_PORT_B_address = BUS(NB1_counter_reg_bit[0], NB1_counter_reg_bit[1], NB1_counter_reg_bit[2], NB1_counter_reg_bit[3], NB1_counter_reg_bit[4], NB1_counter_reg_bit[5]);
MB1_q_b[0]_PORT_B_address_reg = DFFE(MB1_q_b[0]_PORT_B_address, MB1_q_b[0]_clock_1, , , MB1_q_b[0]_clock_enable_1);
MB1_q_b[0]_PORT_A_write_enable = T1_fifo_wr;
MB1_q_b[0]_PORT_A_write_enable_reg = DFFE(MB1_q_b[0]_PORT_A_write_enable, MB1_q_b[0]_clock_0, , , );
MB1_q_b[0]_PORT_B_read_enable = VCC;
MB1_q_b[0]_PORT_B_read_enable_reg = DFFE(MB1_q_b[0]_PORT_B_read_enable, MB1_q_b[0]_clock_1, , , MB1_q_b[0]_clock_enable_1);
MB1_q_b[0]_clock_0 = CLOCK_50;
MB1_q_b[0]_clock_1 = CLOCK_50;
MB1_q_b[0]_clock_enable_0 = T1_fifo_wr;
MB1_q_b[0]_clock_enable_1 = T1L82;
MB1_q_b[0]_PORT_B_data_out = MEMORY(MB1_q_b[0]_PORT_A_data_in_reg, , MB1_q_b[0]_PORT_A_address_reg, MB1_q_b[0]_PORT_B_address_reg, MB1_q_b[0]_PORT_A_write_enable_reg, , , MB1_q_b[0]_PORT_B_read_enable_reg, , , MB1_q_b[0]_clock_0, MB1_q_b[0]_clock_1, MB1_q_b[0]_clock_enable_0, MB1_q_b[0]_clock_enable_1, , , , );
MB1_q_b[0] = MB1_q_b[0]_PORT_B_data_out[0];


--CB1_count[6] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[6]
--register power-up is low

CB1_count[6] = AMPP_FUNCTION(A1L51, CB1_count[5], !A1L43, !A1L49, CB1L57);


--ND1_sr[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[25]
--register power-up is low

ND1_sr[25] = DFFEAS(ND1L66, A1L77,  ,  , ND1L35,  ,  , ND1L36,  );


--ND1_sr[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[5]
--register power-up is low

ND1_sr[5] = DFFEAS(ND1L67, A1L77,  ,  , ND1L24,  ,  , ND1L23,  );


--AD1_break_readreg[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[3]
--register power-up is low

AD1_break_readreg[3] = DFFEAS(MD1_jdo[3], CLOCK_50,  ,  , AD1L8,  ,  , AD1L9,  );


--KD1_MonDReg[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[3]
--register power-up is low

KD1_MonDReg[3] = DFFEAS(MD1_jdo[6], CLOCK_50,  ,  , KD1L50, WD1_q_a[3],  , KD1L83, MD1_take_action_ocimem_b);


--WD1_q_a[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[2]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
WD1_q_a[2]_PORT_A_data_in = KD1L122;
WD1_q_a[2]_PORT_A_data_in_reg = DFFE(WD1_q_a[2]_PORT_A_data_in, WD1_q_a[2]_clock_0, , , WD1_q_a[2]_clock_enable_0);
WD1_q_a[2]_PORT_A_address = BUS(KD1L107, KD1L108, KD1L109, KD1L110, KD1L111, KD1L112, KD1L113, KD1L114);
WD1_q_a[2]_PORT_A_address_reg = DFFE(WD1_q_a[2]_PORT_A_address, WD1_q_a[2]_clock_0, , , WD1_q_a[2]_clock_enable_0);
WD1_q_a[2]_PORT_A_write_enable = KD1L153;
WD1_q_a[2]_PORT_A_write_enable_reg = DFFE(WD1_q_a[2]_PORT_A_write_enable, WD1_q_a[2]_clock_0, , , WD1_q_a[2]_clock_enable_0);
WD1_q_a[2]_PORT_A_read_enable = !KD1L153;
WD1_q_a[2]_PORT_A_read_enable_reg = DFFE(WD1_q_a[2]_PORT_A_read_enable, WD1_q_a[2]_clock_0, , , WD1_q_a[2]_clock_enable_0);
WD1_q_a[2]_PORT_A_byte_mask = KD1L115;
WD1_q_a[2]_PORT_A_byte_mask_reg = DFFE(WD1_q_a[2]_PORT_A_byte_mask, WD1_q_a[2]_clock_0, , , WD1_q_a[2]_clock_enable_0);
WD1_q_a[2]_clock_0 = CLOCK_50;
WD1_q_a[2]_clock_enable_0 = KD1_ociram_reset_req;
WD1_q_a[2]_PORT_A_data_out = MEMORY(WD1_q_a[2]_PORT_A_data_in_reg, , WD1_q_a[2]_PORT_A_address_reg, , WD1_q_a[2]_PORT_A_write_enable_reg, WD1_q_a[2]_PORT_A_read_enable_reg, , , WD1_q_a[2]_PORT_A_byte_mask_reg, , WD1_q_a[2]_clock_0, , WD1_q_a[2]_clock_enable_0, , , , , );
WD1_q_a[2] = WD1_q_a[2]_PORT_A_data_out[0];


--KD1L23 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~21
KD1L23_adder_eqn = ( KD1_MonAReg[5] ) + ( GND ) + ( KD1L16 );
KD1L23 = SUM(KD1L23_adder_eqn);

--KD1L24 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~22
KD1L24_adder_eqn = ( KD1_MonAReg[5] ) + ( GND ) + ( KD1L16 );
KD1L24 = CARRY(KD1L24_adder_eqn);


--KD1L27 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~25
KD1L27_adder_eqn = ( KD1_MonAReg[6] ) + ( GND ) + ( KD1L24 );
KD1L27 = SUM(KD1L27_adder_eqn);

--KD1L28 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~26
KD1L28_adder_eqn = ( KD1_MonAReg[6] ) + ( GND ) + ( KD1L24 );
KD1L28 = CARRY(KD1L28_adder_eqn);


--KD1L31 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~29
KD1L31_adder_eqn = ( KD1_MonAReg[7] ) + ( GND ) + ( KD1L28 );
KD1L31 = SUM(KD1L31_adder_eqn);

--KD1L32 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~30
KD1L32_adder_eqn = ( KD1_MonAReg[7] ) + ( GND ) + ( KD1L28 );
KD1L32 = CARRY(KD1L32_adder_eqn);


--KD1L35 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~33
KD1L35_adder_eqn = ( KD1_MonAReg[8] ) + ( GND ) + ( KD1L32 );
KD1L35 = SUM(KD1L35_adder_eqn);

--KD1L36 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~34
KD1L36_adder_eqn = ( KD1_MonAReg[8] ) + ( GND ) + ( KD1L32 );
KD1L36 = CARRY(KD1L36_adder_eqn);


--ND1_sr[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[27]
--register power-up is low

ND1_sr[27] = DFFEAS(ND1L68, A1L77,  ,  , ND1L35,  ,  , ND1L36,  );


--ND1_sr[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[26]
--register power-up is low

ND1_sr[26] = DFFEAS(ND1L69, A1L77,  ,  , ND1L35,  ,  , ND1L36,  );


--ND1_sr[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[28]
--register power-up is low

ND1_sr[28] = DFFEAS(ND1L70, A1L77,  ,  , ND1L35,  ,  , ND1L36,  );


--sw_d2[0] is sw_d2[0]
--register power-up is low

sw_d2[0] = DFFEAS(sw_d1[0], CLOCK_50,  ,  ,  ,  ,  , !key0_d3,  );


--RC1L142 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~81
RC1L142_adder_eqn = ( !RC1_E_alu_sub $ (!RC1_E_src2[30]) ) + ( RC1_E_src1[30] ) + ( RC1L147 );
RC1L142 = SUM(RC1L142_adder_eqn);

--RC1L143 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~82
RC1L143_adder_eqn = ( !RC1_E_alu_sub $ (!RC1_E_src2[30]) ) + ( RC1_E_src1[30] ) + ( RC1L147 );
RC1L143 = CARRY(RC1L143_adder_eqn);


--RC1_W_alu_result[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[24]
--register power-up is low

RC1_W_alu_result[24] = DFFEAS(RC1L336, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , RC1L344,  );


--RC1_W_alu_result[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[22]
--register power-up is low

RC1_W_alu_result[22] = DFFEAS(RC1L334, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , RC1L344,  );


--RC1_W_alu_result[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[21]
--register power-up is low

RC1_W_alu_result[21] = DFFEAS(RC1L333, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , RC1L344,  );


--RC1_W_alu_result[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[20]
--register power-up is low

RC1_W_alu_result[20] = DFFEAS(RC1L332, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , RC1L344,  );


--RC1_W_alu_result[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[19]
--register power-up is low

RC1_W_alu_result[19] = DFFEAS(RC1L331, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , RC1L344,  );


--RC1_W_alu_result[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[18]
--register power-up is low

RC1_W_alu_result[18] = DFFEAS(RC1L330, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , RC1L344,  );


--RC1_W_alu_result[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[17]
--register power-up is low

RC1_W_alu_result[17] = DFFEAS(RC1L329, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , RC1L344,  );


--RC1_av_ld_byte3_data[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[1]
--register power-up is low

RC1_av_ld_byte3_data[1] = DFFEAS(FC1L45, CLOCK_50, !Z1_r_sync_rst,  , !RC1L972, RC1L850,  ,  , RC1_av_ld_aligning_data);


--RC1_W_alu_result[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[25]
--register power-up is low

RC1_W_alu_result[25] = DFFEAS(RC1L337, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , RC1L344,  );


--RC1_W_alu_result[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[23]
--register power-up is low

RC1_W_alu_result[23] = DFFEAS(RC1L335, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , RC1L344,  );


--RC1_av_ld_byte3_data[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[3]
--register power-up is low

RC1_av_ld_byte3_data[3] = DFFEAS(FC1L46, CLOCK_50, !Z1_r_sync_rst,  , !RC1L972, RC1L850,  ,  , RC1_av_ld_aligning_data);


--RC1_W_alu_result[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[27]
--register power-up is low

RC1_W_alu_result[27] = DFFEAS(RC1L339, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , RC1L344,  );


--RC1_av_ld_byte3_data[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[2]
--register power-up is low

RC1_av_ld_byte3_data[2] = DFFEAS(FC1L47, CLOCK_50, !Z1_r_sync_rst,  , !RC1L972, RC1L850,  ,  , RC1_av_ld_aligning_data);


--RC1_W_alu_result[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[26]
--register power-up is low

RC1_W_alu_result[26] = DFFEAS(RC1L338, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , RC1L344,  );


--RC1_av_ld_byte3_data[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[5]
--register power-up is low

RC1_av_ld_byte3_data[5] = DFFEAS(FC1L48, CLOCK_50, !Z1_r_sync_rst,  , !RC1L972, RC1L850,  ,  , RC1_av_ld_aligning_data);


--RC1_W_alu_result[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[29]
--register power-up is low

RC1_W_alu_result[29] = DFFEAS(RC1L341, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , RC1L344,  );


--RC1_av_ld_byte3_data[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[4]
--register power-up is low

RC1_av_ld_byte3_data[4] = DFFEAS(FC1L49, CLOCK_50, !Z1_r_sync_rst,  , !RC1L972, RC1L850,  ,  , RC1_av_ld_aligning_data);


--RC1_W_alu_result[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[28]
--register power-up is low

RC1_W_alu_result[28] = DFFEAS(RC1L340, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , RC1L344,  );


--RC1_av_ld_byte3_data[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[7]
--register power-up is low

RC1_av_ld_byte3_data[7] = DFFEAS(FC1L50, CLOCK_50, !Z1_r_sync_rst,  , !RC1L972, RC1L850,  ,  , RC1_av_ld_aligning_data);


--RC1_W_alu_result[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[31]
--register power-up is low

RC1_W_alu_result[31] = DFFEAS(RC1L343, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , RC1L344,  );


--RC1_av_ld_byte3_data[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[6]
--register power-up is low

RC1_av_ld_byte3_data[6] = DFFEAS(FC1L51, CLOCK_50, !Z1_r_sync_rst,  , !RC1L972, RC1L850,  ,  , RC1_av_ld_aligning_data);


--RC1_W_alu_result[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[30]
--register power-up is low

RC1_W_alu_result[30] = DFFEAS(RC1L342, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , RC1L344,  );


--RC1_E_shift_rot_result[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[30]
--register power-up is low

RC1_E_shift_rot_result[30] = DFFEAS(RC1L464, CLOCK_50, !Z1_r_sync_rst,  ,  , RC1_E_src1[30],  ,  , RC1_E_new_inst);


--T1L2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~1
T1L2_adder_eqn = ( !PB2_counter_reg_bit[4] ) + ( GND ) + ( T1L19 );
T1L2 = SUM(T1L2_adder_eqn);

--T1L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~2
T1L3_adder_eqn = ( !PB2_counter_reg_bit[4] ) + ( GND ) + ( T1L19 );
T1L3 = CARRY(T1L3_adder_eqn);


--T1L6 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~5
T1L6_adder_eqn = ( !PB2_counter_reg_bit[5] ) + ( GND ) + ( T1L3 );
T1L6 = SUM(T1L6_adder_eqn);

--T1L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~6
T1L7_adder_eqn = ( !PB2_counter_reg_bit[5] ) + ( GND ) + ( T1L3 );
T1L7 = CARRY(T1L7_adder_eqn);


--T1L10 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~9
T1L10_adder_eqn = ( !LB2_b_full ) + ( VCC ) + ( T1L7 );
T1L10 = SUM(T1L10_adder_eqn);

--T1L11 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~10
T1L11_adder_eqn = ( !LB2_b_full ) + ( VCC ) + ( T1L7 );
T1L11 = CARRY(T1L11_adder_eqn);


--T1L14 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~13
T1L14_adder_eqn = ( VCC ) + ( GND ) + ( T1L11 );
T1L14 = SUM(T1L14_adder_eqn);


--T1L18 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~17
T1L18_adder_eqn = ( !PB2_counter_reg_bit[3] ) + ( GND ) + ( T1L27 );
T1L18 = SUM(T1L18_adder_eqn);

--T1L19 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~18
T1L19_adder_eqn = ( !PB2_counter_reg_bit[3] ) + ( GND ) + ( T1L27 );
T1L19 = CARRY(T1L19_adder_eqn);


--T1L22 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~21
T1L22_adder_eqn = ( !PB2_counter_reg_bit[0] ) + ( !PB2_counter_reg_bit[1] ) + ( !VCC );
T1L22 = SUM(T1L22_adder_eqn);

--T1L23 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~22
T1L23_adder_eqn = ( !PB2_counter_reg_bit[0] ) + ( !PB2_counter_reg_bit[1] ) + ( !VCC );
T1L23 = CARRY(T1L23_adder_eqn);


--T1L26 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~25
T1L26_adder_eqn = ( !PB2_counter_reg_bit[2] ) + ( GND ) + ( T1L23 );
T1L26 = SUM(T1L26_adder_eqn);

--T1L27 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~26
T1L27_adder_eqn = ( !PB2_counter_reg_bit[2] ) + ( GND ) + ( T1L23 );
T1L27 = CARRY(T1L27_adder_eqn);


--WD1_q_a[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[22]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
WD1_q_a[22]_PORT_A_data_in = KD1L142;
WD1_q_a[22]_PORT_A_data_in_reg = DFFE(WD1_q_a[22]_PORT_A_data_in, WD1_q_a[22]_clock_0, , , WD1_q_a[22]_clock_enable_0);
WD1_q_a[22]_PORT_A_address = BUS(KD1L107, KD1L108, KD1L109, KD1L110, KD1L111, KD1L112, KD1L113, KD1L114);
WD1_q_a[22]_PORT_A_address_reg = DFFE(WD1_q_a[22]_PORT_A_address, WD1_q_a[22]_clock_0, , , WD1_q_a[22]_clock_enable_0);
WD1_q_a[22]_PORT_A_write_enable = KD1L153;
WD1_q_a[22]_PORT_A_write_enable_reg = DFFE(WD1_q_a[22]_PORT_A_write_enable, WD1_q_a[22]_clock_0, , , WD1_q_a[22]_clock_enable_0);
WD1_q_a[22]_PORT_A_read_enable = !KD1L153;
WD1_q_a[22]_PORT_A_read_enable_reg = DFFE(WD1_q_a[22]_PORT_A_read_enable, WD1_q_a[22]_clock_0, , , WD1_q_a[22]_clock_enable_0);
WD1_q_a[22]_PORT_A_byte_mask = KD1L117;
WD1_q_a[22]_PORT_A_byte_mask_reg = DFFE(WD1_q_a[22]_PORT_A_byte_mask, WD1_q_a[22]_clock_0, , , WD1_q_a[22]_clock_enable_0);
WD1_q_a[22]_clock_0 = CLOCK_50;
WD1_q_a[22]_clock_enable_0 = KD1_ociram_reset_req;
WD1_q_a[22]_PORT_A_data_out = MEMORY(WD1_q_a[22]_PORT_A_data_in_reg, , WD1_q_a[22]_PORT_A_address_reg, , WD1_q_a[22]_PORT_A_write_enable_reg, WD1_q_a[22]_PORT_A_read_enable_reg, , , WD1_q_a[22]_PORT_A_byte_mask_reg, , WD1_q_a[22]_clock_0, , WD1_q_a[22]_clock_enable_0, , , , , );
WD1_q_a[22] = WD1_q_a[22]_PORT_A_data_out[0];


--ND1_sr[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[21]
--register power-up is low

ND1_sr[21] = DFFEAS(ND1L71, A1L77,  ,  , ND1L35,  ,  , ND1L36,  );


--ND1_sr[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[20]
--register power-up is low

ND1_sr[20] = DFFEAS(ND1L72, A1L77,  ,  , ND1L35,  ,  , ND1L36,  );


--WD1_q_a[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[23]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
WD1_q_a[23]_PORT_A_data_in = KD1L143;
WD1_q_a[23]_PORT_A_data_in_reg = DFFE(WD1_q_a[23]_PORT_A_data_in, WD1_q_a[23]_clock_0, , , WD1_q_a[23]_clock_enable_0);
WD1_q_a[23]_PORT_A_address = BUS(KD1L107, KD1L108, KD1L109, KD1L110, KD1L111, KD1L112, KD1L113, KD1L114);
WD1_q_a[23]_PORT_A_address_reg = DFFE(WD1_q_a[23]_PORT_A_address, WD1_q_a[23]_clock_0, , , WD1_q_a[23]_clock_enable_0);
WD1_q_a[23]_PORT_A_write_enable = KD1L153;
WD1_q_a[23]_PORT_A_write_enable_reg = DFFE(WD1_q_a[23]_PORT_A_write_enable, WD1_q_a[23]_clock_0, , , WD1_q_a[23]_clock_enable_0);
WD1_q_a[23]_PORT_A_read_enable = !KD1L153;
WD1_q_a[23]_PORT_A_read_enable_reg = DFFE(WD1_q_a[23]_PORT_A_read_enable, WD1_q_a[23]_clock_0, , , WD1_q_a[23]_clock_enable_0);
WD1_q_a[23]_PORT_A_byte_mask = KD1L117;
WD1_q_a[23]_PORT_A_byte_mask_reg = DFFE(WD1_q_a[23]_PORT_A_byte_mask, WD1_q_a[23]_clock_0, , , WD1_q_a[23]_clock_enable_0);
WD1_q_a[23]_clock_0 = CLOCK_50;
WD1_q_a[23]_clock_enable_0 = KD1_ociram_reset_req;
WD1_q_a[23]_PORT_A_data_out = MEMORY(WD1_q_a[23]_PORT_A_data_in_reg, , WD1_q_a[23]_PORT_A_address_reg, , WD1_q_a[23]_PORT_A_write_enable_reg, WD1_q_a[23]_PORT_A_read_enable_reg, , , WD1_q_a[23]_PORT_A_byte_mask_reg, , WD1_q_a[23]_clock_0, , WD1_q_a[23]_clock_enable_0, , , , , );
WD1_q_a[23] = WD1_q_a[23]_PORT_A_data_out[0];


--WD1_q_a[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[24]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
WD1_q_a[24]_PORT_A_data_in = KD1L144;
WD1_q_a[24]_PORT_A_data_in_reg = DFFE(WD1_q_a[24]_PORT_A_data_in, WD1_q_a[24]_clock_0, , , WD1_q_a[24]_clock_enable_0);
WD1_q_a[24]_PORT_A_address = BUS(KD1L107, KD1L108, KD1L109, KD1L110, KD1L111, KD1L112, KD1L113, KD1L114);
WD1_q_a[24]_PORT_A_address_reg = DFFE(WD1_q_a[24]_PORT_A_address, WD1_q_a[24]_clock_0, , , WD1_q_a[24]_clock_enable_0);
WD1_q_a[24]_PORT_A_write_enable = KD1L153;
WD1_q_a[24]_PORT_A_write_enable_reg = DFFE(WD1_q_a[24]_PORT_A_write_enable, WD1_q_a[24]_clock_0, , , WD1_q_a[24]_clock_enable_0);
WD1_q_a[24]_PORT_A_read_enable = !KD1L153;
WD1_q_a[24]_PORT_A_read_enable_reg = DFFE(WD1_q_a[24]_PORT_A_read_enable, WD1_q_a[24]_clock_0, , , WD1_q_a[24]_clock_enable_0);
WD1_q_a[24]_PORT_A_byte_mask = KD1L118;
WD1_q_a[24]_PORT_A_byte_mask_reg = DFFE(WD1_q_a[24]_PORT_A_byte_mask, WD1_q_a[24]_clock_0, , , WD1_q_a[24]_clock_enable_0);
WD1_q_a[24]_clock_0 = CLOCK_50;
WD1_q_a[24]_clock_enable_0 = KD1_ociram_reset_req;
WD1_q_a[24]_PORT_A_data_out = MEMORY(WD1_q_a[24]_PORT_A_data_in_reg, , WD1_q_a[24]_PORT_A_address_reg, , WD1_q_a[24]_PORT_A_write_enable_reg, WD1_q_a[24]_PORT_A_read_enable_reg, , , WD1_q_a[24]_PORT_A_byte_mask_reg, , WD1_q_a[24]_clock_0, , WD1_q_a[24]_clock_enable_0, , , , , );
WD1_q_a[24] = WD1_q_a[24]_PORT_A_data_out[0];


--WD1_q_a[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[25]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
WD1_q_a[25]_PORT_A_data_in = KD1L145;
WD1_q_a[25]_PORT_A_data_in_reg = DFFE(WD1_q_a[25]_PORT_A_data_in, WD1_q_a[25]_clock_0, , , WD1_q_a[25]_clock_enable_0);
WD1_q_a[25]_PORT_A_address = BUS(KD1L107, KD1L108, KD1L109, KD1L110, KD1L111, KD1L112, KD1L113, KD1L114);
WD1_q_a[25]_PORT_A_address_reg = DFFE(WD1_q_a[25]_PORT_A_address, WD1_q_a[25]_clock_0, , , WD1_q_a[25]_clock_enable_0);
WD1_q_a[25]_PORT_A_write_enable = KD1L153;
WD1_q_a[25]_PORT_A_write_enable_reg = DFFE(WD1_q_a[25]_PORT_A_write_enable, WD1_q_a[25]_clock_0, , , WD1_q_a[25]_clock_enable_0);
WD1_q_a[25]_PORT_A_read_enable = !KD1L153;
WD1_q_a[25]_PORT_A_read_enable_reg = DFFE(WD1_q_a[25]_PORT_A_read_enable, WD1_q_a[25]_clock_0, , , WD1_q_a[25]_clock_enable_0);
WD1_q_a[25]_PORT_A_byte_mask = KD1L118;
WD1_q_a[25]_PORT_A_byte_mask_reg = DFFE(WD1_q_a[25]_PORT_A_byte_mask, WD1_q_a[25]_clock_0, , , WD1_q_a[25]_clock_enable_0);
WD1_q_a[25]_clock_0 = CLOCK_50;
WD1_q_a[25]_clock_enable_0 = KD1_ociram_reset_req;
WD1_q_a[25]_PORT_A_data_out = MEMORY(WD1_q_a[25]_PORT_A_data_in_reg, , WD1_q_a[25]_PORT_A_address_reg, , WD1_q_a[25]_PORT_A_write_enable_reg, WD1_q_a[25]_PORT_A_read_enable_reg, , , WD1_q_a[25]_PORT_A_byte_mask_reg, , WD1_q_a[25]_clock_0, , WD1_q_a[25]_clock_enable_0, , , , , );
WD1_q_a[25] = WD1_q_a[25]_PORT_A_data_out[0];


--WD1_q_a[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[26]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
WD1_q_a[26]_PORT_A_data_in = KD1L146;
WD1_q_a[26]_PORT_A_data_in_reg = DFFE(WD1_q_a[26]_PORT_A_data_in, WD1_q_a[26]_clock_0, , , WD1_q_a[26]_clock_enable_0);
WD1_q_a[26]_PORT_A_address = BUS(KD1L107, KD1L108, KD1L109, KD1L110, KD1L111, KD1L112, KD1L113, KD1L114);
WD1_q_a[26]_PORT_A_address_reg = DFFE(WD1_q_a[26]_PORT_A_address, WD1_q_a[26]_clock_0, , , WD1_q_a[26]_clock_enable_0);
WD1_q_a[26]_PORT_A_write_enable = KD1L153;
WD1_q_a[26]_PORT_A_write_enable_reg = DFFE(WD1_q_a[26]_PORT_A_write_enable, WD1_q_a[26]_clock_0, , , WD1_q_a[26]_clock_enable_0);
WD1_q_a[26]_PORT_A_read_enable = !KD1L153;
WD1_q_a[26]_PORT_A_read_enable_reg = DFFE(WD1_q_a[26]_PORT_A_read_enable, WD1_q_a[26]_clock_0, , , WD1_q_a[26]_clock_enable_0);
WD1_q_a[26]_PORT_A_byte_mask = KD1L118;
WD1_q_a[26]_PORT_A_byte_mask_reg = DFFE(WD1_q_a[26]_PORT_A_byte_mask, WD1_q_a[26]_clock_0, , , WD1_q_a[26]_clock_enable_0);
WD1_q_a[26]_clock_0 = CLOCK_50;
WD1_q_a[26]_clock_enable_0 = KD1_ociram_reset_req;
WD1_q_a[26]_PORT_A_data_out = MEMORY(WD1_q_a[26]_PORT_A_data_in_reg, , WD1_q_a[26]_PORT_A_address_reg, , WD1_q_a[26]_PORT_A_write_enable_reg, WD1_q_a[26]_PORT_A_read_enable_reg, , , WD1_q_a[26]_PORT_A_byte_mask_reg, , WD1_q_a[26]_clock_0, , WD1_q_a[26]_clock_enable_0, , , , , );
WD1_q_a[26] = WD1_q_a[26]_PORT_A_data_out[0];


--WD1_q_a[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[11]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
WD1_q_a[11]_PORT_A_data_in = KD1L131;
WD1_q_a[11]_PORT_A_data_in_reg = DFFE(WD1_q_a[11]_PORT_A_data_in, WD1_q_a[11]_clock_0, , , WD1_q_a[11]_clock_enable_0);
WD1_q_a[11]_PORT_A_address = BUS(KD1L107, KD1L108, KD1L109, KD1L110, KD1L111, KD1L112, KD1L113, KD1L114);
WD1_q_a[11]_PORT_A_address_reg = DFFE(WD1_q_a[11]_PORT_A_address, WD1_q_a[11]_clock_0, , , WD1_q_a[11]_clock_enable_0);
WD1_q_a[11]_PORT_A_write_enable = KD1L153;
WD1_q_a[11]_PORT_A_write_enable_reg = DFFE(WD1_q_a[11]_PORT_A_write_enable, WD1_q_a[11]_clock_0, , , WD1_q_a[11]_clock_enable_0);
WD1_q_a[11]_PORT_A_read_enable = !KD1L153;
WD1_q_a[11]_PORT_A_read_enable_reg = DFFE(WD1_q_a[11]_PORT_A_read_enable, WD1_q_a[11]_clock_0, , , WD1_q_a[11]_clock_enable_0);
WD1_q_a[11]_PORT_A_byte_mask = KD1L116;
WD1_q_a[11]_PORT_A_byte_mask_reg = DFFE(WD1_q_a[11]_PORT_A_byte_mask, WD1_q_a[11]_clock_0, , , WD1_q_a[11]_clock_enable_0);
WD1_q_a[11]_clock_0 = CLOCK_50;
WD1_q_a[11]_clock_enable_0 = KD1_ociram_reset_req;
WD1_q_a[11]_PORT_A_data_out = MEMORY(WD1_q_a[11]_PORT_A_data_in_reg, , WD1_q_a[11]_PORT_A_address_reg, , WD1_q_a[11]_PORT_A_write_enable_reg, WD1_q_a[11]_PORT_A_read_enable_reg, , , WD1_q_a[11]_PORT_A_byte_mask_reg, , WD1_q_a[11]_clock_0, , WD1_q_a[11]_clock_enable_0, , , , , );
WD1_q_a[11] = WD1_q_a[11]_PORT_A_data_out[0];


--WD1_q_a[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[12]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
WD1_q_a[12]_PORT_A_data_in = KD1L132;
WD1_q_a[12]_PORT_A_data_in_reg = DFFE(WD1_q_a[12]_PORT_A_data_in, WD1_q_a[12]_clock_0, , , WD1_q_a[12]_clock_enable_0);
WD1_q_a[12]_PORT_A_address = BUS(KD1L107, KD1L108, KD1L109, KD1L110, KD1L111, KD1L112, KD1L113, KD1L114);
WD1_q_a[12]_PORT_A_address_reg = DFFE(WD1_q_a[12]_PORT_A_address, WD1_q_a[12]_clock_0, , , WD1_q_a[12]_clock_enable_0);
WD1_q_a[12]_PORT_A_write_enable = KD1L153;
WD1_q_a[12]_PORT_A_write_enable_reg = DFFE(WD1_q_a[12]_PORT_A_write_enable, WD1_q_a[12]_clock_0, , , WD1_q_a[12]_clock_enable_0);
WD1_q_a[12]_PORT_A_read_enable = !KD1L153;
WD1_q_a[12]_PORT_A_read_enable_reg = DFFE(WD1_q_a[12]_PORT_A_read_enable, WD1_q_a[12]_clock_0, , , WD1_q_a[12]_clock_enable_0);
WD1_q_a[12]_PORT_A_byte_mask = KD1L116;
WD1_q_a[12]_PORT_A_byte_mask_reg = DFFE(WD1_q_a[12]_PORT_A_byte_mask, WD1_q_a[12]_clock_0, , , WD1_q_a[12]_clock_enable_0);
WD1_q_a[12]_clock_0 = CLOCK_50;
WD1_q_a[12]_clock_enable_0 = KD1_ociram_reset_req;
WD1_q_a[12]_PORT_A_data_out = MEMORY(WD1_q_a[12]_PORT_A_data_in_reg, , WD1_q_a[12]_PORT_A_address_reg, , WD1_q_a[12]_PORT_A_write_enable_reg, WD1_q_a[12]_PORT_A_read_enable_reg, , , WD1_q_a[12]_PORT_A_byte_mask_reg, , WD1_q_a[12]_clock_0, , WD1_q_a[12]_clock_enable_0, , , , , );
WD1_q_a[12] = WD1_q_a[12]_PORT_A_data_out[0];


--WD1_q_a[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[13]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
WD1_q_a[13]_PORT_A_data_in = KD1L133;
WD1_q_a[13]_PORT_A_data_in_reg = DFFE(WD1_q_a[13]_PORT_A_data_in, WD1_q_a[13]_clock_0, , , WD1_q_a[13]_clock_enable_0);
WD1_q_a[13]_PORT_A_address = BUS(KD1L107, KD1L108, KD1L109, KD1L110, KD1L111, KD1L112, KD1L113, KD1L114);
WD1_q_a[13]_PORT_A_address_reg = DFFE(WD1_q_a[13]_PORT_A_address, WD1_q_a[13]_clock_0, , , WD1_q_a[13]_clock_enable_0);
WD1_q_a[13]_PORT_A_write_enable = KD1L153;
WD1_q_a[13]_PORT_A_write_enable_reg = DFFE(WD1_q_a[13]_PORT_A_write_enable, WD1_q_a[13]_clock_0, , , WD1_q_a[13]_clock_enable_0);
WD1_q_a[13]_PORT_A_read_enable = !KD1L153;
WD1_q_a[13]_PORT_A_read_enable_reg = DFFE(WD1_q_a[13]_PORT_A_read_enable, WD1_q_a[13]_clock_0, , , WD1_q_a[13]_clock_enable_0);
WD1_q_a[13]_PORT_A_byte_mask = KD1L116;
WD1_q_a[13]_PORT_A_byte_mask_reg = DFFE(WD1_q_a[13]_PORT_A_byte_mask, WD1_q_a[13]_clock_0, , , WD1_q_a[13]_clock_enable_0);
WD1_q_a[13]_clock_0 = CLOCK_50;
WD1_q_a[13]_clock_enable_0 = KD1_ociram_reset_req;
WD1_q_a[13]_PORT_A_data_out = MEMORY(WD1_q_a[13]_PORT_A_data_in_reg, , WD1_q_a[13]_PORT_A_address_reg, , WD1_q_a[13]_PORT_A_write_enable_reg, WD1_q_a[13]_PORT_A_read_enable_reg, , , WD1_q_a[13]_PORT_A_byte_mask_reg, , WD1_q_a[13]_clock_0, , WD1_q_a[13]_clock_enable_0, , , , , );
WD1_q_a[13] = WD1_q_a[13]_PORT_A_data_out[0];


--WD1_q_a[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[14]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
WD1_q_a[14]_PORT_A_data_in = KD1L134;
WD1_q_a[14]_PORT_A_data_in_reg = DFFE(WD1_q_a[14]_PORT_A_data_in, WD1_q_a[14]_clock_0, , , WD1_q_a[14]_clock_enable_0);
WD1_q_a[14]_PORT_A_address = BUS(KD1L107, KD1L108, KD1L109, KD1L110, KD1L111, KD1L112, KD1L113, KD1L114);
WD1_q_a[14]_PORT_A_address_reg = DFFE(WD1_q_a[14]_PORT_A_address, WD1_q_a[14]_clock_0, , , WD1_q_a[14]_clock_enable_0);
WD1_q_a[14]_PORT_A_write_enable = KD1L153;
WD1_q_a[14]_PORT_A_write_enable_reg = DFFE(WD1_q_a[14]_PORT_A_write_enable, WD1_q_a[14]_clock_0, , , WD1_q_a[14]_clock_enable_0);
WD1_q_a[14]_PORT_A_read_enable = !KD1L153;
WD1_q_a[14]_PORT_A_read_enable_reg = DFFE(WD1_q_a[14]_PORT_A_read_enable, WD1_q_a[14]_clock_0, , , WD1_q_a[14]_clock_enable_0);
WD1_q_a[14]_PORT_A_byte_mask = KD1L116;
WD1_q_a[14]_PORT_A_byte_mask_reg = DFFE(WD1_q_a[14]_PORT_A_byte_mask, WD1_q_a[14]_clock_0, , , WD1_q_a[14]_clock_enable_0);
WD1_q_a[14]_clock_0 = CLOCK_50;
WD1_q_a[14]_clock_enable_0 = KD1_ociram_reset_req;
WD1_q_a[14]_PORT_A_data_out = MEMORY(WD1_q_a[14]_PORT_A_data_in_reg, , WD1_q_a[14]_PORT_A_address_reg, , WD1_q_a[14]_PORT_A_write_enable_reg, WD1_q_a[14]_PORT_A_read_enable_reg, , , WD1_q_a[14]_PORT_A_byte_mask_reg, , WD1_q_a[14]_clock_0, , WD1_q_a[14]_clock_enable_0, , , , , );
WD1_q_a[14] = WD1_q_a[14]_PORT_A_data_out[0];


--WD1_q_a[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[15]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
WD1_q_a[15]_PORT_A_data_in = KD1L135;
WD1_q_a[15]_PORT_A_data_in_reg = DFFE(WD1_q_a[15]_PORT_A_data_in, WD1_q_a[15]_clock_0, , , WD1_q_a[15]_clock_enable_0);
WD1_q_a[15]_PORT_A_address = BUS(KD1L107, KD1L108, KD1L109, KD1L110, KD1L111, KD1L112, KD1L113, KD1L114);
WD1_q_a[15]_PORT_A_address_reg = DFFE(WD1_q_a[15]_PORT_A_address, WD1_q_a[15]_clock_0, , , WD1_q_a[15]_clock_enable_0);
WD1_q_a[15]_PORT_A_write_enable = KD1L153;
WD1_q_a[15]_PORT_A_write_enable_reg = DFFE(WD1_q_a[15]_PORT_A_write_enable, WD1_q_a[15]_clock_0, , , WD1_q_a[15]_clock_enable_0);
WD1_q_a[15]_PORT_A_read_enable = !KD1L153;
WD1_q_a[15]_PORT_A_read_enable_reg = DFFE(WD1_q_a[15]_PORT_A_read_enable, WD1_q_a[15]_clock_0, , , WD1_q_a[15]_clock_enable_0);
WD1_q_a[15]_PORT_A_byte_mask = KD1L116;
WD1_q_a[15]_PORT_A_byte_mask_reg = DFFE(WD1_q_a[15]_PORT_A_byte_mask, WD1_q_a[15]_clock_0, , , WD1_q_a[15]_clock_enable_0);
WD1_q_a[15]_clock_0 = CLOCK_50;
WD1_q_a[15]_clock_enable_0 = KD1_ociram_reset_req;
WD1_q_a[15]_PORT_A_data_out = MEMORY(WD1_q_a[15]_PORT_A_data_in_reg, , WD1_q_a[15]_PORT_A_address_reg, , WD1_q_a[15]_PORT_A_write_enable_reg, WD1_q_a[15]_PORT_A_read_enable_reg, , , WD1_q_a[15]_PORT_A_byte_mask_reg, , WD1_q_a[15]_clock_0, , WD1_q_a[15]_clock_enable_0, , , , , );
WD1_q_a[15] = WD1_q_a[15]_PORT_A_data_out[0];


--WD1_q_a[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[16]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
WD1_q_a[16]_PORT_A_data_in = KD1L136;
WD1_q_a[16]_PORT_A_data_in_reg = DFFE(WD1_q_a[16]_PORT_A_data_in, WD1_q_a[16]_clock_0, , , WD1_q_a[16]_clock_enable_0);
WD1_q_a[16]_PORT_A_address = BUS(KD1L107, KD1L108, KD1L109, KD1L110, KD1L111, KD1L112, KD1L113, KD1L114);
WD1_q_a[16]_PORT_A_address_reg = DFFE(WD1_q_a[16]_PORT_A_address, WD1_q_a[16]_clock_0, , , WD1_q_a[16]_clock_enable_0);
WD1_q_a[16]_PORT_A_write_enable = KD1L153;
WD1_q_a[16]_PORT_A_write_enable_reg = DFFE(WD1_q_a[16]_PORT_A_write_enable, WD1_q_a[16]_clock_0, , , WD1_q_a[16]_clock_enable_0);
WD1_q_a[16]_PORT_A_read_enable = !KD1L153;
WD1_q_a[16]_PORT_A_read_enable_reg = DFFE(WD1_q_a[16]_PORT_A_read_enable, WD1_q_a[16]_clock_0, , , WD1_q_a[16]_clock_enable_0);
WD1_q_a[16]_PORT_A_byte_mask = KD1L117;
WD1_q_a[16]_PORT_A_byte_mask_reg = DFFE(WD1_q_a[16]_PORT_A_byte_mask, WD1_q_a[16]_clock_0, , , WD1_q_a[16]_clock_enable_0);
WD1_q_a[16]_clock_0 = CLOCK_50;
WD1_q_a[16]_clock_enable_0 = KD1_ociram_reset_req;
WD1_q_a[16]_PORT_A_data_out = MEMORY(WD1_q_a[16]_PORT_A_data_in_reg, , WD1_q_a[16]_PORT_A_address_reg, , WD1_q_a[16]_PORT_A_write_enable_reg, WD1_q_a[16]_PORT_A_read_enable_reg, , , WD1_q_a[16]_PORT_A_byte_mask_reg, , WD1_q_a[16]_clock_0, , WD1_q_a[16]_clock_enable_0, , , , , );
WD1_q_a[16] = WD1_q_a[16]_PORT_A_data_out[0];


--WD1_q_a[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[3]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
WD1_q_a[3]_PORT_A_data_in = KD1L123;
WD1_q_a[3]_PORT_A_data_in_reg = DFFE(WD1_q_a[3]_PORT_A_data_in, WD1_q_a[3]_clock_0, , , WD1_q_a[3]_clock_enable_0);
WD1_q_a[3]_PORT_A_address = BUS(KD1L107, KD1L108, KD1L109, KD1L110, KD1L111, KD1L112, KD1L113, KD1L114);
WD1_q_a[3]_PORT_A_address_reg = DFFE(WD1_q_a[3]_PORT_A_address, WD1_q_a[3]_clock_0, , , WD1_q_a[3]_clock_enable_0);
WD1_q_a[3]_PORT_A_write_enable = KD1L153;
WD1_q_a[3]_PORT_A_write_enable_reg = DFFE(WD1_q_a[3]_PORT_A_write_enable, WD1_q_a[3]_clock_0, , , WD1_q_a[3]_clock_enable_0);
WD1_q_a[3]_PORT_A_read_enable = !KD1L153;
WD1_q_a[3]_PORT_A_read_enable_reg = DFFE(WD1_q_a[3]_PORT_A_read_enable, WD1_q_a[3]_clock_0, , , WD1_q_a[3]_clock_enable_0);
WD1_q_a[3]_PORT_A_byte_mask = KD1L115;
WD1_q_a[3]_PORT_A_byte_mask_reg = DFFE(WD1_q_a[3]_PORT_A_byte_mask, WD1_q_a[3]_clock_0, , , WD1_q_a[3]_clock_enable_0);
WD1_q_a[3]_clock_0 = CLOCK_50;
WD1_q_a[3]_clock_enable_0 = KD1_ociram_reset_req;
WD1_q_a[3]_PORT_A_data_out = MEMORY(WD1_q_a[3]_PORT_A_data_in_reg, , WD1_q_a[3]_PORT_A_address_reg, , WD1_q_a[3]_PORT_A_write_enable_reg, WD1_q_a[3]_PORT_A_read_enable_reg, , , WD1_q_a[3]_PORT_A_byte_mask_reg, , WD1_q_a[3]_clock_0, , WD1_q_a[3]_clock_enable_0, , , , , );
WD1_q_a[3] = WD1_q_a[3]_PORT_A_data_out[0];


--WD1_q_a[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[4]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
WD1_q_a[4]_PORT_A_data_in = KD1L124;
WD1_q_a[4]_PORT_A_data_in_reg = DFFE(WD1_q_a[4]_PORT_A_data_in, WD1_q_a[4]_clock_0, , , WD1_q_a[4]_clock_enable_0);
WD1_q_a[4]_PORT_A_address = BUS(KD1L107, KD1L108, KD1L109, KD1L110, KD1L111, KD1L112, KD1L113, KD1L114);
WD1_q_a[4]_PORT_A_address_reg = DFFE(WD1_q_a[4]_PORT_A_address, WD1_q_a[4]_clock_0, , , WD1_q_a[4]_clock_enable_0);
WD1_q_a[4]_PORT_A_write_enable = KD1L153;
WD1_q_a[4]_PORT_A_write_enable_reg = DFFE(WD1_q_a[4]_PORT_A_write_enable, WD1_q_a[4]_clock_0, , , WD1_q_a[4]_clock_enable_0);
WD1_q_a[4]_PORT_A_read_enable = !KD1L153;
WD1_q_a[4]_PORT_A_read_enable_reg = DFFE(WD1_q_a[4]_PORT_A_read_enable, WD1_q_a[4]_clock_0, , , WD1_q_a[4]_clock_enable_0);
WD1_q_a[4]_PORT_A_byte_mask = KD1L115;
WD1_q_a[4]_PORT_A_byte_mask_reg = DFFE(WD1_q_a[4]_PORT_A_byte_mask, WD1_q_a[4]_clock_0, , , WD1_q_a[4]_clock_enable_0);
WD1_q_a[4]_clock_0 = CLOCK_50;
WD1_q_a[4]_clock_enable_0 = KD1_ociram_reset_req;
WD1_q_a[4]_PORT_A_data_out = MEMORY(WD1_q_a[4]_PORT_A_data_in_reg, , WD1_q_a[4]_PORT_A_address_reg, , WD1_q_a[4]_PORT_A_write_enable_reg, WD1_q_a[4]_PORT_A_read_enable_reg, , , WD1_q_a[4]_PORT_A_byte_mask_reg, , WD1_q_a[4]_clock_0, , WD1_q_a[4]_clock_enable_0, , , , , );
WD1_q_a[4] = WD1_q_a[4]_PORT_A_data_out[0];


--WD1_q_a[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[5]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
WD1_q_a[5]_PORT_A_data_in = KD1L125;
WD1_q_a[5]_PORT_A_data_in_reg = DFFE(WD1_q_a[5]_PORT_A_data_in, WD1_q_a[5]_clock_0, , , WD1_q_a[5]_clock_enable_0);
WD1_q_a[5]_PORT_A_address = BUS(KD1L107, KD1L108, KD1L109, KD1L110, KD1L111, KD1L112, KD1L113, KD1L114);
WD1_q_a[5]_PORT_A_address_reg = DFFE(WD1_q_a[5]_PORT_A_address, WD1_q_a[5]_clock_0, , , WD1_q_a[5]_clock_enable_0);
WD1_q_a[5]_PORT_A_write_enable = KD1L153;
WD1_q_a[5]_PORT_A_write_enable_reg = DFFE(WD1_q_a[5]_PORT_A_write_enable, WD1_q_a[5]_clock_0, , , WD1_q_a[5]_clock_enable_0);
WD1_q_a[5]_PORT_A_read_enable = !KD1L153;
WD1_q_a[5]_PORT_A_read_enable_reg = DFFE(WD1_q_a[5]_PORT_A_read_enable, WD1_q_a[5]_clock_0, , , WD1_q_a[5]_clock_enable_0);
WD1_q_a[5]_PORT_A_byte_mask = KD1L115;
WD1_q_a[5]_PORT_A_byte_mask_reg = DFFE(WD1_q_a[5]_PORT_A_byte_mask, WD1_q_a[5]_clock_0, , , WD1_q_a[5]_clock_enable_0);
WD1_q_a[5]_clock_0 = CLOCK_50;
WD1_q_a[5]_clock_enable_0 = KD1_ociram_reset_req;
WD1_q_a[5]_PORT_A_data_out = MEMORY(WD1_q_a[5]_PORT_A_data_in_reg, , WD1_q_a[5]_PORT_A_address_reg, , WD1_q_a[5]_PORT_A_write_enable_reg, WD1_q_a[5]_PORT_A_read_enable_reg, , , WD1_q_a[5]_PORT_A_byte_mask_reg, , WD1_q_a[5]_clock_0, , WD1_q_a[5]_clock_enable_0, , , , , );
WD1_q_a[5] = WD1_q_a[5]_PORT_A_data_out[0];


--WD1_q_a[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[6]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
WD1_q_a[6]_PORT_A_data_in = KD1L126;
WD1_q_a[6]_PORT_A_data_in_reg = DFFE(WD1_q_a[6]_PORT_A_data_in, WD1_q_a[6]_clock_0, , , WD1_q_a[6]_clock_enable_0);
WD1_q_a[6]_PORT_A_address = BUS(KD1L107, KD1L108, KD1L109, KD1L110, KD1L111, KD1L112, KD1L113, KD1L114);
WD1_q_a[6]_PORT_A_address_reg = DFFE(WD1_q_a[6]_PORT_A_address, WD1_q_a[6]_clock_0, , , WD1_q_a[6]_clock_enable_0);
WD1_q_a[6]_PORT_A_write_enable = KD1L153;
WD1_q_a[6]_PORT_A_write_enable_reg = DFFE(WD1_q_a[6]_PORT_A_write_enable, WD1_q_a[6]_clock_0, , , WD1_q_a[6]_clock_enable_0);
WD1_q_a[6]_PORT_A_read_enable = !KD1L153;
WD1_q_a[6]_PORT_A_read_enable_reg = DFFE(WD1_q_a[6]_PORT_A_read_enable, WD1_q_a[6]_clock_0, , , WD1_q_a[6]_clock_enable_0);
WD1_q_a[6]_PORT_A_byte_mask = KD1L115;
WD1_q_a[6]_PORT_A_byte_mask_reg = DFFE(WD1_q_a[6]_PORT_A_byte_mask, WD1_q_a[6]_clock_0, , , WD1_q_a[6]_clock_enable_0);
WD1_q_a[6]_clock_0 = CLOCK_50;
WD1_q_a[6]_clock_enable_0 = KD1_ociram_reset_req;
WD1_q_a[6]_PORT_A_data_out = MEMORY(WD1_q_a[6]_PORT_A_data_in_reg, , WD1_q_a[6]_PORT_A_address_reg, , WD1_q_a[6]_PORT_A_write_enable_reg, WD1_q_a[6]_PORT_A_read_enable_reg, , , WD1_q_a[6]_PORT_A_byte_mask_reg, , WD1_q_a[6]_clock_0, , WD1_q_a[6]_clock_enable_0, , , , , );
WD1_q_a[6] = WD1_q_a[6]_PORT_A_data_out[0];


--UC1_readdata[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[27]
--register power-up is low

UC1_readdata[27] = DFFEAS(ZC1L13, CLOCK_50,  ,  ,  , WD1_q_a[27],  ,  , !UC1_address[8]);


--UC1_readdata[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[28]
--register power-up is low

UC1_readdata[28] = DFFEAS(ZC1L13, CLOCK_50,  ,  ,  , WD1_q_a[28],  ,  , !UC1_address[8]);


--UC1_readdata[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[29]
--register power-up is low

UC1_readdata[29] = DFFEAS(ZC1L13, CLOCK_50,  ,  ,  , WD1_q_a[29],  ,  , !UC1_address[8]);


--UC1_readdata[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[30]
--register power-up is low

UC1_readdata[30] = DFFEAS(ZC1L13, CLOCK_50,  ,  ,  , WD1_q_a[30],  ,  , !UC1_address[8]);


--UC1_readdata[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[31]
--register power-up is low

UC1_readdata[31] = DFFEAS(ZC1L13, CLOCK_50,  ,  ,  , WD1_q_a[31],  ,  , !UC1_address[8]);


--WD1_q_a[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[8]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
WD1_q_a[8]_PORT_A_data_in = KD1L128;
WD1_q_a[8]_PORT_A_data_in_reg = DFFE(WD1_q_a[8]_PORT_A_data_in, WD1_q_a[8]_clock_0, , , WD1_q_a[8]_clock_enable_0);
WD1_q_a[8]_PORT_A_address = BUS(KD1L107, KD1L108, KD1L109, KD1L110, KD1L111, KD1L112, KD1L113, KD1L114);
WD1_q_a[8]_PORT_A_address_reg = DFFE(WD1_q_a[8]_PORT_A_address, WD1_q_a[8]_clock_0, , , WD1_q_a[8]_clock_enable_0);
WD1_q_a[8]_PORT_A_write_enable = KD1L153;
WD1_q_a[8]_PORT_A_write_enable_reg = DFFE(WD1_q_a[8]_PORT_A_write_enable, WD1_q_a[8]_clock_0, , , WD1_q_a[8]_clock_enable_0);
WD1_q_a[8]_PORT_A_read_enable = !KD1L153;
WD1_q_a[8]_PORT_A_read_enable_reg = DFFE(WD1_q_a[8]_PORT_A_read_enable, WD1_q_a[8]_clock_0, , , WD1_q_a[8]_clock_enable_0);
WD1_q_a[8]_PORT_A_byte_mask = KD1L116;
WD1_q_a[8]_PORT_A_byte_mask_reg = DFFE(WD1_q_a[8]_PORT_A_byte_mask, WD1_q_a[8]_clock_0, , , WD1_q_a[8]_clock_enable_0);
WD1_q_a[8]_clock_0 = CLOCK_50;
WD1_q_a[8]_clock_enable_0 = KD1_ociram_reset_req;
WD1_q_a[8]_PORT_A_data_out = MEMORY(WD1_q_a[8]_PORT_A_data_in_reg, , WD1_q_a[8]_PORT_A_address_reg, , WD1_q_a[8]_PORT_A_write_enable_reg, WD1_q_a[8]_PORT_A_read_enable_reg, , , WD1_q_a[8]_PORT_A_byte_mask_reg, , WD1_q_a[8]_clock_0, , WD1_q_a[8]_clock_enable_0, , , , , );
WD1_q_a[8] = WD1_q_a[8]_PORT_A_data_out[0];


--WD1_q_a[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[7]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
WD1_q_a[7]_PORT_A_data_in = KD1L127;
WD1_q_a[7]_PORT_A_data_in_reg = DFFE(WD1_q_a[7]_PORT_A_data_in, WD1_q_a[7]_clock_0, , , WD1_q_a[7]_clock_enable_0);
WD1_q_a[7]_PORT_A_address = BUS(KD1L107, KD1L108, KD1L109, KD1L110, KD1L111, KD1L112, KD1L113, KD1L114);
WD1_q_a[7]_PORT_A_address_reg = DFFE(WD1_q_a[7]_PORT_A_address, WD1_q_a[7]_clock_0, , , WD1_q_a[7]_clock_enable_0);
WD1_q_a[7]_PORT_A_write_enable = KD1L153;
WD1_q_a[7]_PORT_A_write_enable_reg = DFFE(WD1_q_a[7]_PORT_A_write_enable, WD1_q_a[7]_clock_0, , , WD1_q_a[7]_clock_enable_0);
WD1_q_a[7]_PORT_A_read_enable = !KD1L153;
WD1_q_a[7]_PORT_A_read_enable_reg = DFFE(WD1_q_a[7]_PORT_A_read_enable, WD1_q_a[7]_clock_0, , , WD1_q_a[7]_clock_enable_0);
WD1_q_a[7]_PORT_A_byte_mask = KD1L115;
WD1_q_a[7]_PORT_A_byte_mask_reg = DFFE(WD1_q_a[7]_PORT_A_byte_mask, WD1_q_a[7]_clock_0, , , WD1_q_a[7]_clock_enable_0);
WD1_q_a[7]_clock_0 = CLOCK_50;
WD1_q_a[7]_clock_enable_0 = KD1_ociram_reset_req;
WD1_q_a[7]_PORT_A_data_out = MEMORY(WD1_q_a[7]_PORT_A_data_in_reg, , WD1_q_a[7]_PORT_A_address_reg, , WD1_q_a[7]_PORT_A_write_enable_reg, WD1_q_a[7]_PORT_A_read_enable_reg, , , WD1_q_a[7]_PORT_A_byte_mask_reg, , WD1_q_a[7]_clock_0, , WD1_q_a[7]_clock_enable_0, , , , , );
WD1_q_a[7] = WD1_q_a[7]_PORT_A_data_out[0];


--WD1_q_a[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[9]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
WD1_q_a[9]_PORT_A_data_in = KD1L129;
WD1_q_a[9]_PORT_A_data_in_reg = DFFE(WD1_q_a[9]_PORT_A_data_in, WD1_q_a[9]_clock_0, , , WD1_q_a[9]_clock_enable_0);
WD1_q_a[9]_PORT_A_address = BUS(KD1L107, KD1L108, KD1L109, KD1L110, KD1L111, KD1L112, KD1L113, KD1L114);
WD1_q_a[9]_PORT_A_address_reg = DFFE(WD1_q_a[9]_PORT_A_address, WD1_q_a[9]_clock_0, , , WD1_q_a[9]_clock_enable_0);
WD1_q_a[9]_PORT_A_write_enable = KD1L153;
WD1_q_a[9]_PORT_A_write_enable_reg = DFFE(WD1_q_a[9]_PORT_A_write_enable, WD1_q_a[9]_clock_0, , , WD1_q_a[9]_clock_enable_0);
WD1_q_a[9]_PORT_A_read_enable = !KD1L153;
WD1_q_a[9]_PORT_A_read_enable_reg = DFFE(WD1_q_a[9]_PORT_A_read_enable, WD1_q_a[9]_clock_0, , , WD1_q_a[9]_clock_enable_0);
WD1_q_a[9]_PORT_A_byte_mask = KD1L116;
WD1_q_a[9]_PORT_A_byte_mask_reg = DFFE(WD1_q_a[9]_PORT_A_byte_mask, WD1_q_a[9]_clock_0, , , WD1_q_a[9]_clock_enable_0);
WD1_q_a[9]_clock_0 = CLOCK_50;
WD1_q_a[9]_clock_enable_0 = KD1_ociram_reset_req;
WD1_q_a[9]_PORT_A_data_out = MEMORY(WD1_q_a[9]_PORT_A_data_in_reg, , WD1_q_a[9]_PORT_A_address_reg, , WD1_q_a[9]_PORT_A_write_enable_reg, WD1_q_a[9]_PORT_A_read_enable_reg, , , WD1_q_a[9]_PORT_A_byte_mask_reg, , WD1_q_a[9]_clock_0, , WD1_q_a[9]_clock_enable_0, , , , , );
WD1_q_a[9] = WD1_q_a[9]_PORT_A_data_out[0];


--ND1_sr[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[18]
--register power-up is low

ND1_sr[18] = DFFEAS(ND1L73, A1L77,  ,  , ND1L35,  ,  , ND1L36,  );


--AD1_break_readreg[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[16]
--register power-up is low

AD1_break_readreg[16] = DFFEAS(MD1_jdo[16], CLOCK_50,  ,  , AD1L8,  ,  , AD1L9,  );


--KD1_MonDReg[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[16]
--register power-up is low

KD1_MonDReg[16] = DFFEAS(MD1_jdo[19], CLOCK_50,  ,  , KD1L50, WD1_q_a[16],  , KD1L83, MD1_take_action_ocimem_b);


--WD1_q_a[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[10]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
WD1_q_a[10]_PORT_A_data_in = KD1L130;
WD1_q_a[10]_PORT_A_data_in_reg = DFFE(WD1_q_a[10]_PORT_A_data_in, WD1_q_a[10]_clock_0, , , WD1_q_a[10]_clock_enable_0);
WD1_q_a[10]_PORT_A_address = BUS(KD1L107, KD1L108, KD1L109, KD1L110, KD1L111, KD1L112, KD1L113, KD1L114);
WD1_q_a[10]_PORT_A_address_reg = DFFE(WD1_q_a[10]_PORT_A_address, WD1_q_a[10]_clock_0, , , WD1_q_a[10]_clock_enable_0);
WD1_q_a[10]_PORT_A_write_enable = KD1L153;
WD1_q_a[10]_PORT_A_write_enable_reg = DFFE(WD1_q_a[10]_PORT_A_write_enable, WD1_q_a[10]_clock_0, , , WD1_q_a[10]_clock_enable_0);
WD1_q_a[10]_PORT_A_read_enable = !KD1L153;
WD1_q_a[10]_PORT_A_read_enable_reg = DFFE(WD1_q_a[10]_PORT_A_read_enable, WD1_q_a[10]_clock_0, , , WD1_q_a[10]_clock_enable_0);
WD1_q_a[10]_PORT_A_byte_mask = KD1L116;
WD1_q_a[10]_PORT_A_byte_mask_reg = DFFE(WD1_q_a[10]_PORT_A_byte_mask, WD1_q_a[10]_clock_0, , , WD1_q_a[10]_clock_enable_0);
WD1_q_a[10]_clock_0 = CLOCK_50;
WD1_q_a[10]_clock_enable_0 = KD1_ociram_reset_req;
WD1_q_a[10]_PORT_A_data_out = MEMORY(WD1_q_a[10]_PORT_A_data_in_reg, , WD1_q_a[10]_PORT_A_address_reg, , WD1_q_a[10]_PORT_A_write_enable_reg, WD1_q_a[10]_PORT_A_read_enable_reg, , , WD1_q_a[10]_PORT_A_byte_mask_reg, , WD1_q_a[10]_clock_0, , WD1_q_a[10]_clock_enable_0, , , , , );
WD1_q_a[10] = WD1_q_a[10]_PORT_A_data_out[0];


--MB2_q_b[7] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[7]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
MB2_q_b[7]_PORT_A_data_in = CB1_wdata[7];
MB2_q_b[7]_PORT_A_data_in_reg = DFFE(MB2_q_b[7]_PORT_A_data_in, MB2_q_b[7]_clock_0, , , );
MB2_q_b[7]_PORT_A_address = BUS(NB4_counter_reg_bit[0], NB4_counter_reg_bit[1], NB4_counter_reg_bit[2], NB4_counter_reg_bit[3], NB4_counter_reg_bit[4], NB4_counter_reg_bit[5]);
MB2_q_b[7]_PORT_A_address_reg = DFFE(MB2_q_b[7]_PORT_A_address, MB2_q_b[7]_clock_0, , , );
MB2_q_b[7]_PORT_B_address = BUS(NB3_counter_reg_bit[0], NB3_counter_reg_bit[1], NB3_counter_reg_bit[2], NB3_counter_reg_bit[3], NB3_counter_reg_bit[4], NB3_counter_reg_bit[5]);
MB2_q_b[7]_PORT_B_address_reg = DFFE(MB2_q_b[7]_PORT_B_address, MB2_q_b[7]_clock_1, , , MB2_q_b[7]_clock_enable_1);
MB2_q_b[7]_PORT_A_write_enable = T1_wr_rfifo;
MB2_q_b[7]_PORT_A_write_enable_reg = DFFE(MB2_q_b[7]_PORT_A_write_enable, MB2_q_b[7]_clock_0, , , );
MB2_q_b[7]_PORT_B_read_enable = VCC;
MB2_q_b[7]_PORT_B_read_enable_reg = DFFE(MB2_q_b[7]_PORT_B_read_enable, MB2_q_b[7]_clock_1, , , MB2_q_b[7]_clock_enable_1);
MB2_q_b[7]_clock_0 = CLOCK_50;
MB2_q_b[7]_clock_1 = CLOCK_50;
MB2_q_b[7]_clock_enable_0 = T1_wr_rfifo;
MB2_q_b[7]_clock_enable_1 = T1L72;
MB2_q_b[7]_PORT_B_data_out = MEMORY(MB2_q_b[7]_PORT_A_data_in_reg, , MB2_q_b[7]_PORT_A_address_reg, MB2_q_b[7]_PORT_B_address_reg, MB2_q_b[7]_PORT_A_write_enable_reg, , , MB2_q_b[7]_PORT_B_read_enable_reg, , , MB2_q_b[7]_clock_0, MB2_q_b[7]_clock_1, MB2_q_b[7]_clock_enable_0, MB2_q_b[7]_clock_enable_1, , , , );
MB2_q_b[7] = MB2_q_b[7]_PORT_B_data_out[0];


--AB1_readdata[7] is nios_system:u0|nios_system_switches:switches|readdata[7]
--register power-up is low

AB1_readdata[7] = DFFEAS(sw_d2[7], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , Y1L28,  );


--WD1_q_a[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[17]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
WD1_q_a[17]_PORT_A_data_in = KD1L137;
WD1_q_a[17]_PORT_A_data_in_reg = DFFE(WD1_q_a[17]_PORT_A_data_in, WD1_q_a[17]_clock_0, , , WD1_q_a[17]_clock_enable_0);
WD1_q_a[17]_PORT_A_address = BUS(KD1L107, KD1L108, KD1L109, KD1L110, KD1L111, KD1L112, KD1L113, KD1L114);
WD1_q_a[17]_PORT_A_address_reg = DFFE(WD1_q_a[17]_PORT_A_address, WD1_q_a[17]_clock_0, , , WD1_q_a[17]_clock_enable_0);
WD1_q_a[17]_PORT_A_write_enable = KD1L153;
WD1_q_a[17]_PORT_A_write_enable_reg = DFFE(WD1_q_a[17]_PORT_A_write_enable, WD1_q_a[17]_clock_0, , , WD1_q_a[17]_clock_enable_0);
WD1_q_a[17]_PORT_A_read_enable = !KD1L153;
WD1_q_a[17]_PORT_A_read_enable_reg = DFFE(WD1_q_a[17]_PORT_A_read_enable, WD1_q_a[17]_clock_0, , , WD1_q_a[17]_clock_enable_0);
WD1_q_a[17]_PORT_A_byte_mask = KD1L117;
WD1_q_a[17]_PORT_A_byte_mask_reg = DFFE(WD1_q_a[17]_PORT_A_byte_mask, WD1_q_a[17]_clock_0, , , WD1_q_a[17]_clock_enable_0);
WD1_q_a[17]_clock_0 = CLOCK_50;
WD1_q_a[17]_clock_enable_0 = KD1_ociram_reset_req;
WD1_q_a[17]_PORT_A_data_out = MEMORY(WD1_q_a[17]_PORT_A_data_in_reg, , WD1_q_a[17]_PORT_A_address_reg, , WD1_q_a[17]_PORT_A_write_enable_reg, WD1_q_a[17]_PORT_A_read_enable_reg, , , WD1_q_a[17]_PORT_A_byte_mask_reg, , WD1_q_a[17]_clock_0, , WD1_q_a[17]_clock_enable_0, , , , , );
WD1_q_a[17] = WD1_q_a[17]_PORT_A_data_out[0];


--XB1_av_readdata_pre[21] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]
--register power-up is low

XB1_av_readdata_pre[21] = DFFEAS(T1L34, CLOCK_50, !Z1_r_sync_rst,  ,  , PB2_counter_reg_bit[5],  ,  , T1_read_0);


--WD1_q_a[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[19]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
WD1_q_a[19]_PORT_A_data_in = KD1L139;
WD1_q_a[19]_PORT_A_data_in_reg = DFFE(WD1_q_a[19]_PORT_A_data_in, WD1_q_a[19]_clock_0, , , WD1_q_a[19]_clock_enable_0);
WD1_q_a[19]_PORT_A_address = BUS(KD1L107, KD1L108, KD1L109, KD1L110, KD1L111, KD1L112, KD1L113, KD1L114);
WD1_q_a[19]_PORT_A_address_reg = DFFE(WD1_q_a[19]_PORT_A_address, WD1_q_a[19]_clock_0, , , WD1_q_a[19]_clock_enable_0);
WD1_q_a[19]_PORT_A_write_enable = KD1L153;
WD1_q_a[19]_PORT_A_write_enable_reg = DFFE(WD1_q_a[19]_PORT_A_write_enable, WD1_q_a[19]_clock_0, , , WD1_q_a[19]_clock_enable_0);
WD1_q_a[19]_PORT_A_read_enable = !KD1L153;
WD1_q_a[19]_PORT_A_read_enable_reg = DFFE(WD1_q_a[19]_PORT_A_read_enable, WD1_q_a[19]_clock_0, , , WD1_q_a[19]_clock_enable_0);
WD1_q_a[19]_PORT_A_byte_mask = KD1L117;
WD1_q_a[19]_PORT_A_byte_mask_reg = DFFE(WD1_q_a[19]_PORT_A_byte_mask, WD1_q_a[19]_clock_0, , , WD1_q_a[19]_clock_enable_0);
WD1_q_a[19]_clock_0 = CLOCK_50;
WD1_q_a[19]_clock_enable_0 = KD1_ociram_reset_req;
WD1_q_a[19]_PORT_A_data_out = MEMORY(WD1_q_a[19]_PORT_A_data_in_reg, , WD1_q_a[19]_PORT_A_address_reg, , WD1_q_a[19]_PORT_A_write_enable_reg, WD1_q_a[19]_PORT_A_read_enable_reg, , , WD1_q_a[19]_PORT_A_byte_mask_reg, , WD1_q_a[19]_clock_0, , WD1_q_a[19]_clock_enable_0, , , , , );
WD1_q_a[19] = WD1_q_a[19]_PORT_A_data_out[0];


--WD1_q_a[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[21]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
WD1_q_a[21]_PORT_A_data_in = KD1L141;
WD1_q_a[21]_PORT_A_data_in_reg = DFFE(WD1_q_a[21]_PORT_A_data_in, WD1_q_a[21]_clock_0, , , WD1_q_a[21]_clock_enable_0);
WD1_q_a[21]_PORT_A_address = BUS(KD1L107, KD1L108, KD1L109, KD1L110, KD1L111, KD1L112, KD1L113, KD1L114);
WD1_q_a[21]_PORT_A_address_reg = DFFE(WD1_q_a[21]_PORT_A_address, WD1_q_a[21]_clock_0, , , WD1_q_a[21]_clock_enable_0);
WD1_q_a[21]_PORT_A_write_enable = KD1L153;
WD1_q_a[21]_PORT_A_write_enable_reg = DFFE(WD1_q_a[21]_PORT_A_write_enable, WD1_q_a[21]_clock_0, , , WD1_q_a[21]_clock_enable_0);
WD1_q_a[21]_PORT_A_read_enable = !KD1L153;
WD1_q_a[21]_PORT_A_read_enable_reg = DFFE(WD1_q_a[21]_PORT_A_read_enable, WD1_q_a[21]_clock_0, , , WD1_q_a[21]_clock_enable_0);
WD1_q_a[21]_PORT_A_byte_mask = KD1L117;
WD1_q_a[21]_PORT_A_byte_mask_reg = DFFE(WD1_q_a[21]_PORT_A_byte_mask, WD1_q_a[21]_clock_0, , , WD1_q_a[21]_clock_enable_0);
WD1_q_a[21]_clock_0 = CLOCK_50;
WD1_q_a[21]_clock_enable_0 = KD1_ociram_reset_req;
WD1_q_a[21]_PORT_A_data_out = MEMORY(WD1_q_a[21]_PORT_A_data_in_reg, , WD1_q_a[21]_PORT_A_address_reg, , WD1_q_a[21]_PORT_A_write_enable_reg, WD1_q_a[21]_PORT_A_read_enable_reg, , , WD1_q_a[21]_PORT_A_byte_mask_reg, , WD1_q_a[21]_clock_0, , WD1_q_a[21]_clock_enable_0, , , , , );
WD1_q_a[21] = WD1_q_a[21]_PORT_A_data_out[0];


--RC1_E_shift_rot_result[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[20]
--register power-up is low

RC1_E_shift_rot_result[20] = DFFEAS(RC1L454, CLOCK_50, !Z1_r_sync_rst,  ,  , RC1_E_src1[20],  ,  , RC1_E_new_inst);


--WD1_q_a[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[20]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
WD1_q_a[20]_PORT_A_data_in = KD1L140;
WD1_q_a[20]_PORT_A_data_in_reg = DFFE(WD1_q_a[20]_PORT_A_data_in, WD1_q_a[20]_clock_0, , , WD1_q_a[20]_clock_enable_0);
WD1_q_a[20]_PORT_A_address = BUS(KD1L107, KD1L108, KD1L109, KD1L110, KD1L111, KD1L112, KD1L113, KD1L114);
WD1_q_a[20]_PORT_A_address_reg = DFFE(WD1_q_a[20]_PORT_A_address, WD1_q_a[20]_clock_0, , , WD1_q_a[20]_clock_enable_0);
WD1_q_a[20]_PORT_A_write_enable = KD1L153;
WD1_q_a[20]_PORT_A_write_enable_reg = DFFE(WD1_q_a[20]_PORT_A_write_enable, WD1_q_a[20]_clock_0, , , WD1_q_a[20]_clock_enable_0);
WD1_q_a[20]_PORT_A_read_enable = !KD1L153;
WD1_q_a[20]_PORT_A_read_enable_reg = DFFE(WD1_q_a[20]_PORT_A_read_enable, WD1_q_a[20]_clock_0, , , WD1_q_a[20]_clock_enable_0);
WD1_q_a[20]_PORT_A_byte_mask = KD1L117;
WD1_q_a[20]_PORT_A_byte_mask_reg = DFFE(WD1_q_a[20]_PORT_A_byte_mask, WD1_q_a[20]_clock_0, , , WD1_q_a[20]_clock_enable_0);
WD1_q_a[20]_clock_0 = CLOCK_50;
WD1_q_a[20]_clock_enable_0 = KD1_ociram_reset_req;
WD1_q_a[20]_PORT_A_data_out = MEMORY(WD1_q_a[20]_PORT_A_data_in_reg, , WD1_q_a[20]_PORT_A_address_reg, , WD1_q_a[20]_PORT_A_write_enable_reg, WD1_q_a[20]_PORT_A_read_enable_reg, , , WD1_q_a[20]_PORT_A_byte_mask_reg, , WD1_q_a[20]_clock_0, , WD1_q_a[20]_clock_enable_0, , , , , );
WD1_q_a[20] = WD1_q_a[20]_PORT_A_data_out[0];


--T1L30 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~1
T1L30_adder_eqn = ( !PB1_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
T1L30 = SUM(T1L30_adder_eqn);

--T1L31 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~2
T1L31_adder_eqn = ( !PB1_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
T1L31 = CARRY(T1L31_adder_eqn);


--XB1_av_readdata_pre[22] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22]
--register power-up is low

XB1_av_readdata_pre[22] = DFFEAS(T1L38, CLOCK_50, !Z1_r_sync_rst,  ,  , LB2_b_full,  ,  , T1_read_0);


--WD1_q_a[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[18]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
WD1_q_a[18]_PORT_A_data_in = KD1L138;
WD1_q_a[18]_PORT_A_data_in_reg = DFFE(WD1_q_a[18]_PORT_A_data_in, WD1_q_a[18]_clock_0, , , WD1_q_a[18]_clock_enable_0);
WD1_q_a[18]_PORT_A_address = BUS(KD1L107, KD1L108, KD1L109, KD1L110, KD1L111, KD1L112, KD1L113, KD1L114);
WD1_q_a[18]_PORT_A_address_reg = DFFE(WD1_q_a[18]_PORT_A_address, WD1_q_a[18]_clock_0, , , WD1_q_a[18]_clock_enable_0);
WD1_q_a[18]_PORT_A_write_enable = KD1L153;
WD1_q_a[18]_PORT_A_write_enable_reg = DFFE(WD1_q_a[18]_PORT_A_write_enable, WD1_q_a[18]_clock_0, , , WD1_q_a[18]_clock_enable_0);
WD1_q_a[18]_PORT_A_read_enable = !KD1L153;
WD1_q_a[18]_PORT_A_read_enable_reg = DFFE(WD1_q_a[18]_PORT_A_read_enable, WD1_q_a[18]_clock_0, , , WD1_q_a[18]_clock_enable_0);
WD1_q_a[18]_PORT_A_byte_mask = KD1L117;
WD1_q_a[18]_PORT_A_byte_mask_reg = DFFE(WD1_q_a[18]_PORT_A_byte_mask, WD1_q_a[18]_clock_0, , , WD1_q_a[18]_clock_enable_0);
WD1_q_a[18]_clock_0 = CLOCK_50;
WD1_q_a[18]_clock_enable_0 = KD1_ociram_reset_req;
WD1_q_a[18]_PORT_A_data_out = MEMORY(WD1_q_a[18]_PORT_A_data_in_reg, , WD1_q_a[18]_PORT_A_address_reg, , WD1_q_a[18]_PORT_A_write_enable_reg, WD1_q_a[18]_PORT_A_read_enable_reg, , , WD1_q_a[18]_PORT_A_byte_mask_reg, , WD1_q_a[18]_clock_0, , WD1_q_a[18]_clock_enable_0, , , , , );
WD1_q_a[18] = WD1_q_a[18]_PORT_A_data_out[0];


--XB1_av_readdata_pre[18] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]
--register power-up is low

XB1_av_readdata_pre[18] = DFFEAS(T1L42, CLOCK_50, !Z1_r_sync_rst,  ,  , PB2_counter_reg_bit[2],  ,  , T1_read_0);


--XB1_av_readdata_pre[17] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]
--register power-up is low

XB1_av_readdata_pre[17] = DFFEAS(T1L46, CLOCK_50, !Z1_r_sync_rst,  ,  , PB2_counter_reg_bit[1],  ,  , T1_read_0);


--XB1_av_readdata_pre[19] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]
--register power-up is low

XB1_av_readdata_pre[19] = DFFEAS(T1L50, CLOCK_50, !Z1_r_sync_rst,  ,  , PB2_counter_reg_bit[3],  ,  , T1_read_0);


--XB1_av_readdata_pre[20] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]
--register power-up is low

XB1_av_readdata_pre[20] = DFFEAS(T1L54, CLOCK_50, !Z1_r_sync_rst,  ,  , PB2_counter_reg_bit[4],  ,  , T1_read_0);


--sw_d2[1] is sw_d2[1]
--register power-up is low

sw_d2[1] = DFFEAS(sw_d1[1], CLOCK_50,  ,  ,  ,  ,  , !key0_d3,  );


--sw_d2[2] is sw_d2[2]
--register power-up is low

sw_d2[2] = DFFEAS(sw_d1[2], CLOCK_50,  ,  ,  ,  ,  , !key0_d3,  );


--sw_d2[3] is sw_d2[3]
--register power-up is low

sw_d2[3] = DFFEAS(sw_d1[3], CLOCK_50,  ,  ,  ,  ,  , !key0_d3,  );


--sw_d2[4] is sw_d2[4]
--register power-up is low

sw_d2[4] = DFFEAS(sw_d1[4], CLOCK_50,  ,  ,  ,  ,  , !key0_d3,  );


--sw_d2[5] is sw_d2[5]
--register power-up is low

sw_d2[5] = DFFEAS(sw_d1[5], CLOCK_50,  ,  ,  ,  ,  , !key0_d3,  );


--sw_d2[6] is sw_d2[6]
--register power-up is low

sw_d2[6] = DFFEAS(sw_d1[6], CLOCK_50,  ,  ,  ,  ,  , !key0_d3,  );


--NB2_counter_comb_bita0 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita0
NB2_counter_comb_bita0_adder_eqn = ( NB2_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
NB2_counter_comb_bita0 = SUM(NB2_counter_comb_bita0_adder_eqn);

--NB2L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita0~COUT
NB2L3_adder_eqn = ( NB2_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
NB2L3 = CARRY(NB2L3_adder_eqn);


--NB2_counter_comb_bita1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita1
NB2_counter_comb_bita1_adder_eqn = ( NB2_counter_reg_bit[1] ) + ( GND ) + ( NB2L3 );
NB2_counter_comb_bita1 = SUM(NB2_counter_comb_bita1_adder_eqn);

--NB2L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita1~COUT
NB2L7_adder_eqn = ( NB2_counter_reg_bit[1] ) + ( GND ) + ( NB2L3 );
NB2L7 = CARRY(NB2L7_adder_eqn);


--NB2_counter_comb_bita2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita2
NB2_counter_comb_bita2_adder_eqn = ( NB2_counter_reg_bit[2] ) + ( GND ) + ( NB2L7 );
NB2_counter_comb_bita2 = SUM(NB2_counter_comb_bita2_adder_eqn);

--NB2L11 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita2~COUT
NB2L11_adder_eqn = ( NB2_counter_reg_bit[2] ) + ( GND ) + ( NB2L7 );
NB2L11 = CARRY(NB2L11_adder_eqn);


--NB2_counter_comb_bita3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita3
NB2_counter_comb_bita3_adder_eqn = ( NB2_counter_reg_bit[3] ) + ( GND ) + ( NB2L11 );
NB2_counter_comb_bita3 = SUM(NB2_counter_comb_bita3_adder_eqn);

--NB2L15 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita3~COUT
NB2L15_adder_eqn = ( NB2_counter_reg_bit[3] ) + ( GND ) + ( NB2L11 );
NB2L15 = CARRY(NB2L15_adder_eqn);


--NB2_counter_comb_bita4 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita4
NB2_counter_comb_bita4_adder_eqn = ( NB2_counter_reg_bit[4] ) + ( GND ) + ( NB2L15 );
NB2_counter_comb_bita4 = SUM(NB2_counter_comb_bita4_adder_eqn);

--NB2L19 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita4~COUT
NB2L19_adder_eqn = ( NB2_counter_reg_bit[4] ) + ( GND ) + ( NB2L15 );
NB2L19 = CARRY(NB2L19_adder_eqn);


--NB2_counter_comb_bita5 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita5
NB2_counter_comb_bita5_adder_eqn = ( NB2_counter_reg_bit[5] ) + ( GND ) + ( NB2L19 );
NB2_counter_comb_bita5 = SUM(NB2_counter_comb_bita5_adder_eqn);


--NB1_counter_comb_bita0 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita0
NB1_counter_comb_bita0_adder_eqn = ( NB1_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
NB1_counter_comb_bita0 = SUM(NB1_counter_comb_bita0_adder_eqn);

--NB1L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita0~COUT
NB1L3_adder_eqn = ( NB1_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
NB1L3 = CARRY(NB1L3_adder_eqn);


--NB1_counter_comb_bita1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita1
NB1_counter_comb_bita1_adder_eqn = ( NB1_counter_reg_bit[1] ) + ( GND ) + ( NB1L3 );
NB1_counter_comb_bita1 = SUM(NB1_counter_comb_bita1_adder_eqn);

--NB1L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita1~COUT
NB1L7_adder_eqn = ( NB1_counter_reg_bit[1] ) + ( GND ) + ( NB1L3 );
NB1L7 = CARRY(NB1L7_adder_eqn);


--NB1_counter_comb_bita2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita2
NB1_counter_comb_bita2_adder_eqn = ( NB1_counter_reg_bit[2] ) + ( GND ) + ( NB1L7 );
NB1_counter_comb_bita2 = SUM(NB1_counter_comb_bita2_adder_eqn);

--NB1L11 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita2~COUT
NB1L11_adder_eqn = ( NB1_counter_reg_bit[2] ) + ( GND ) + ( NB1L7 );
NB1L11 = CARRY(NB1L11_adder_eqn);


--NB1_counter_comb_bita3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita3
NB1_counter_comb_bita3_adder_eqn = ( NB1_counter_reg_bit[3] ) + ( GND ) + ( NB1L11 );
NB1_counter_comb_bita3 = SUM(NB1_counter_comb_bita3_adder_eqn);

--NB1L15 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita3~COUT
NB1L15_adder_eqn = ( NB1_counter_reg_bit[3] ) + ( GND ) + ( NB1L11 );
NB1L15 = CARRY(NB1L15_adder_eqn);


--NB1_counter_comb_bita4 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita4
NB1_counter_comb_bita4_adder_eqn = ( NB1_counter_reg_bit[4] ) + ( GND ) + ( NB1L15 );
NB1_counter_comb_bita4 = SUM(NB1_counter_comb_bita4_adder_eqn);

--NB1L19 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita4~COUT
NB1L19_adder_eqn = ( NB1_counter_reg_bit[4] ) + ( GND ) + ( NB1L15 );
NB1L19 = CARRY(NB1L19_adder_eqn);


--NB1_counter_comb_bita5 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita5
NB1_counter_comb_bita5_adder_eqn = ( NB1_counter_reg_bit[5] ) + ( GND ) + ( NB1L19 );
NB1_counter_comb_bita5 = SUM(NB1_counter_comb_bita5_adder_eqn);


--PB2_counter_comb_bita1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita1
PB2_counter_comb_bita1_adder_eqn = ( PB2_counter_reg_bit[1] ) + ( !T1_wr_rfifo ) + ( PB2L3 );
PB2_counter_comb_bita1 = SUM(PB2_counter_comb_bita1_adder_eqn);

--PB2L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita1~COUT
PB2L7_adder_eqn = ( PB2_counter_reg_bit[1] ) + ( !T1_wr_rfifo ) + ( PB2L3 );
PB2L7 = CARRY(PB2L7_adder_eqn);


--PB2_counter_comb_bita0 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita0
PB2_counter_comb_bita0_adder_eqn = ( PB2_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
PB2_counter_comb_bita0 = SUM(PB2_counter_comb_bita0_adder_eqn);

--PB2L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita0~COUT
PB2L3_adder_eqn = ( PB2_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
PB2L3 = CARRY(PB2L3_adder_eqn);


--PB2_counter_comb_bita5 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita5
PB2_counter_comb_bita5_adder_eqn = ( PB2_counter_reg_bit[5] ) + ( !T1_wr_rfifo ) + ( PB2L19 );
PB2_counter_comb_bita5 = SUM(PB2_counter_comb_bita5_adder_eqn);


--PB2_counter_comb_bita4 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita4
PB2_counter_comb_bita4_adder_eqn = ( PB2_counter_reg_bit[4] ) + ( !T1_wr_rfifo ) + ( PB2L15 );
PB2_counter_comb_bita4 = SUM(PB2_counter_comb_bita4_adder_eqn);

--PB2L19 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita4~COUT
PB2L19_adder_eqn = ( PB2_counter_reg_bit[4] ) + ( !T1_wr_rfifo ) + ( PB2L15 );
PB2L19 = CARRY(PB2L19_adder_eqn);


--PB2_counter_comb_bita3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita3
PB2_counter_comb_bita3_adder_eqn = ( PB2_counter_reg_bit[3] ) + ( !T1_wr_rfifo ) + ( PB2L11 );
PB2_counter_comb_bita3 = SUM(PB2_counter_comb_bita3_adder_eqn);

--PB2L15 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita3~COUT
PB2L15_adder_eqn = ( PB2_counter_reg_bit[3] ) + ( !T1_wr_rfifo ) + ( PB2L11 );
PB2L15 = CARRY(PB2L15_adder_eqn);


--PB2_counter_comb_bita2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita2
PB2_counter_comb_bita2_adder_eqn = ( PB2_counter_reg_bit[2] ) + ( !T1_wr_rfifo ) + ( PB2L7 );
PB2_counter_comb_bita2 = SUM(PB2_counter_comb_bita2_adder_eqn);

--PB2L11 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita2~COUT
PB2L11_adder_eqn = ( PB2_counter_reg_bit[2] ) + ( !T1_wr_rfifo ) + ( PB2L7 );
PB2L11 = CARRY(PB2L11_adder_eqn);


--MB1_q_b[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[1]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
MB1_q_b[1]_PORT_A_data_in = RC1_d_writedata[1];
MB1_q_b[1]_PORT_A_data_in_reg = DFFE(MB1_q_b[1]_PORT_A_data_in, MB1_q_b[1]_clock_0, , , );
MB1_q_b[1]_PORT_A_address = BUS(NB2_counter_reg_bit[0], NB2_counter_reg_bit[1], NB2_counter_reg_bit[2], NB2_counter_reg_bit[3], NB2_counter_reg_bit[4], NB2_counter_reg_bit[5]);
MB1_q_b[1]_PORT_A_address_reg = DFFE(MB1_q_b[1]_PORT_A_address, MB1_q_b[1]_clock_0, , , );
MB1_q_b[1]_PORT_B_address = BUS(NB1_counter_reg_bit[0], NB1_counter_reg_bit[1], NB1_counter_reg_bit[2], NB1_counter_reg_bit[3], NB1_counter_reg_bit[4], NB1_counter_reg_bit[5]);
MB1_q_b[1]_PORT_B_address_reg = DFFE(MB1_q_b[1]_PORT_B_address, MB1_q_b[1]_clock_1, , , MB1_q_b[1]_clock_enable_1);
MB1_q_b[1]_PORT_A_write_enable = T1_fifo_wr;
MB1_q_b[1]_PORT_A_write_enable_reg = DFFE(MB1_q_b[1]_PORT_A_write_enable, MB1_q_b[1]_clock_0, , , );
MB1_q_b[1]_PORT_B_read_enable = VCC;
MB1_q_b[1]_PORT_B_read_enable_reg = DFFE(MB1_q_b[1]_PORT_B_read_enable, MB1_q_b[1]_clock_1, , , MB1_q_b[1]_clock_enable_1);
MB1_q_b[1]_clock_0 = CLOCK_50;
MB1_q_b[1]_clock_1 = CLOCK_50;
MB1_q_b[1]_clock_enable_0 = T1_fifo_wr;
MB1_q_b[1]_clock_enable_1 = T1L82;
MB1_q_b[1]_PORT_B_data_out = MEMORY(MB1_q_b[1]_PORT_A_data_in_reg, , MB1_q_b[1]_PORT_A_address_reg, MB1_q_b[1]_PORT_B_address_reg, MB1_q_b[1]_PORT_A_write_enable_reg, , , MB1_q_b[1]_PORT_B_read_enable_reg, , , MB1_q_b[1]_clock_0, MB1_q_b[1]_clock_1, MB1_q_b[1]_clock_enable_0, MB1_q_b[1]_clock_enable_1, , , , );
MB1_q_b[1] = MB1_q_b[1]_PORT_B_data_out[0];


--CB1_count[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[5]
--register power-up is low

CB1_count[5] = AMPP_FUNCTION(A1L51, CB1_count[4], !A1L43, !A1L49, CB1L57);


--AD1_break_readreg[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[24]
--register power-up is low

AD1_break_readreg[24] = DFFEAS(MD1_jdo[24], CLOCK_50,  ,  , AD1L8,  ,  , AD1L9,  );


--KD1_MonDReg[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[24]
--register power-up is low

KD1_MonDReg[24] = DFFEAS(MD1_jdo[27], CLOCK_50,  ,  , KD1L50, WD1_q_a[24],  , KD1L83, MD1_take_action_ocimem_b);


--ND1_sr[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[6]
--register power-up is low

ND1_sr[6] = DFFEAS(ND1L74, A1L77,  ,  , ND1L24,  ,  , ND1L23,  );


--AD1_break_readreg[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[4]
--register power-up is low

AD1_break_readreg[4] = DFFEAS(MD1_jdo[4], CLOCK_50,  ,  , AD1L8,  ,  , AD1L9,  );


--ND1_sr[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[29]
--register power-up is low

ND1_sr[29] = DFFEAS(ND1L75, A1L77,  ,  , ND1L35,  ,  , ND1L36,  );


--ND1_sr[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[30]
--register power-up is low

ND1_sr[30] = DFFEAS(ND1L76, A1L77,  ,  , ND1L35,  ,  , ND1L36,  );


--ND1_sr[32] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[32]
--register power-up is low

ND1_sr[32] = DFFEAS(ND1L80, A1L77,  ,  , ND1L35,  ,  , ND1L36,  );


--AD1_break_readreg[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[26]
--register power-up is low

AD1_break_readreg[26] = DFFEAS(MD1_jdo[26], CLOCK_50,  ,  , AD1L8,  ,  , AD1L9,  );


--KD1_MonDReg[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[26]
--register power-up is low

KD1_MonDReg[26] = DFFEAS(MD1_jdo[29], CLOCK_50,  ,  , KD1L50, WD1_q_a[26],  , KD1L83, MD1_take_action_ocimem_b);


--AD1_break_readreg[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[25]
--register power-up is low

AD1_break_readreg[25] = DFFEAS(MD1_jdo[25], CLOCK_50,  ,  , AD1L8,  ,  , AD1L9,  );


--KD1_MonDReg[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[25]
--register power-up is low

KD1_MonDReg[25] = DFFEAS(MD1_jdo[28], CLOCK_50,  ,  , KD1L50, WD1_q_a[25],  , KD1L83, MD1_take_action_ocimem_b);


--AD1_break_readreg[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[27]
--register power-up is low

AD1_break_readreg[27] = DFFEAS(MD1_jdo[27], CLOCK_50,  ,  , AD1L8,  ,  , AD1L9,  );


--KD1_MonDReg[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[27]
--register power-up is low

KD1_MonDReg[27] = DFFEAS(MD1_jdo[30], CLOCK_50,  ,  , KD1L50, WD1_q_a[27],  , KD1L83, MD1_take_action_ocimem_b);


--NB4_counter_comb_bita0 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita0
NB4_counter_comb_bita0_adder_eqn = ( NB4_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
NB4_counter_comb_bita0 = SUM(NB4_counter_comb_bita0_adder_eqn);

--NB4L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita0~COUT
NB4L3_adder_eqn = ( NB4_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
NB4L3 = CARRY(NB4L3_adder_eqn);


--NB4_counter_comb_bita1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita1
NB4_counter_comb_bita1_adder_eqn = ( NB4_counter_reg_bit[1] ) + ( GND ) + ( NB4L3 );
NB4_counter_comb_bita1 = SUM(NB4_counter_comb_bita1_adder_eqn);

--NB4L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita1~COUT
NB4L7_adder_eqn = ( NB4_counter_reg_bit[1] ) + ( GND ) + ( NB4L3 );
NB4L7 = CARRY(NB4L7_adder_eqn);


--NB4_counter_comb_bita2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita2
NB4_counter_comb_bita2_adder_eqn = ( NB4_counter_reg_bit[2] ) + ( GND ) + ( NB4L7 );
NB4_counter_comb_bita2 = SUM(NB4_counter_comb_bita2_adder_eqn);

--NB4L11 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita2~COUT
NB4L11_adder_eqn = ( NB4_counter_reg_bit[2] ) + ( GND ) + ( NB4L7 );
NB4L11 = CARRY(NB4L11_adder_eqn);


--NB4_counter_comb_bita3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita3
NB4_counter_comb_bita3_adder_eqn = ( NB4_counter_reg_bit[3] ) + ( GND ) + ( NB4L11 );
NB4_counter_comb_bita3 = SUM(NB4_counter_comb_bita3_adder_eqn);

--NB4L15 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita3~COUT
NB4L15_adder_eqn = ( NB4_counter_reg_bit[3] ) + ( GND ) + ( NB4L11 );
NB4L15 = CARRY(NB4L15_adder_eqn);


--NB4_counter_comb_bita4 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita4
NB4_counter_comb_bita4_adder_eqn = ( NB4_counter_reg_bit[4] ) + ( GND ) + ( NB4L15 );
NB4_counter_comb_bita4 = SUM(NB4_counter_comb_bita4_adder_eqn);

--NB4L19 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita4~COUT
NB4L19_adder_eqn = ( NB4_counter_reg_bit[4] ) + ( GND ) + ( NB4L15 );
NB4L19 = CARRY(NB4L19_adder_eqn);


--NB4_counter_comb_bita5 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita5
NB4_counter_comb_bita5_adder_eqn = ( NB4_counter_reg_bit[5] ) + ( GND ) + ( NB4L19 );
NB4_counter_comb_bita5 = SUM(NB4_counter_comb_bita5_adder_eqn);


--NB3_counter_comb_bita0 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita0
NB3_counter_comb_bita0_adder_eqn = ( NB3_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
NB3_counter_comb_bita0 = SUM(NB3_counter_comb_bita0_adder_eqn);

--NB3L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita0~COUT
NB3L3_adder_eqn = ( NB3_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
NB3L3 = CARRY(NB3L3_adder_eqn);


--NB3_counter_comb_bita1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita1
NB3_counter_comb_bita1_adder_eqn = ( NB3_counter_reg_bit[1] ) + ( GND ) + ( NB3L3 );
NB3_counter_comb_bita1 = SUM(NB3_counter_comb_bita1_adder_eqn);

--NB3L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita1~COUT
NB3L7_adder_eqn = ( NB3_counter_reg_bit[1] ) + ( GND ) + ( NB3L3 );
NB3L7 = CARRY(NB3L7_adder_eqn);


--NB3_counter_comb_bita2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita2
NB3_counter_comb_bita2_adder_eqn = ( NB3_counter_reg_bit[2] ) + ( GND ) + ( NB3L7 );
NB3_counter_comb_bita2 = SUM(NB3_counter_comb_bita2_adder_eqn);

--NB3L11 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita2~COUT
NB3L11_adder_eqn = ( NB3_counter_reg_bit[2] ) + ( GND ) + ( NB3L7 );
NB3L11 = CARRY(NB3L11_adder_eqn);


--NB3_counter_comb_bita3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita3
NB3_counter_comb_bita3_adder_eqn = ( NB3_counter_reg_bit[3] ) + ( GND ) + ( NB3L11 );
NB3_counter_comb_bita3 = SUM(NB3_counter_comb_bita3_adder_eqn);

--NB3L15 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita3~COUT
NB3L15_adder_eqn = ( NB3_counter_reg_bit[3] ) + ( GND ) + ( NB3L11 );
NB3L15 = CARRY(NB3L15_adder_eqn);


--NB3_counter_comb_bita4 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita4
NB3_counter_comb_bita4_adder_eqn = ( NB3_counter_reg_bit[4] ) + ( GND ) + ( NB3L15 );
NB3_counter_comb_bita4 = SUM(NB3_counter_comb_bita4_adder_eqn);

--NB3L19 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita4~COUT
NB3L19_adder_eqn = ( NB3_counter_reg_bit[4] ) + ( GND ) + ( NB3L15 );
NB3L19 = CARRY(NB3L19_adder_eqn);


--NB3_counter_comb_bita5 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita5
NB3_counter_comb_bita5_adder_eqn = ( NB3_counter_reg_bit[5] ) + ( GND ) + ( NB3L19 );
NB3_counter_comb_bita5 = SUM(NB3_counter_comb_bita5_adder_eqn);


--sw_d1[0] is sw_d1[0]
--register power-up is low

sw_d1[0] = DFFEAS(SW[0], CLOCK_50,  ,  ,  ,  ,  , !key0_d3,  );


--RC1L146 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~85
RC1L146_adder_eqn = ( !RC1_E_alu_sub $ (!RC1_E_src2[29]) ) + ( RC1_E_src1[29] ) + ( RC1L195 );
RC1L146 = SUM(RC1L146_adder_eqn);

--RC1L147 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~86
RC1L147_adder_eqn = ( !RC1_E_alu_sub $ (!RC1_E_src2[29]) ) + ( RC1_E_src1[29] ) + ( RC1L195 );
RC1L147 = CARRY(RC1L147_adder_eqn);


--RC1_E_shift_rot_result[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[24]
--register power-up is low

RC1_E_shift_rot_result[24] = DFFEAS(RC1L458, CLOCK_50, !Z1_r_sync_rst,  ,  , RC1_E_src1[24],  ,  , RC1_E_new_inst);


--RC1L150 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~89
RC1L150_adder_eqn = ( !RC1_E_alu_sub $ (!RC1_E_src2[24]) ) + ( RC1_E_src1[24] ) + ( RC1L183 );
RC1L150 = SUM(RC1L150_adder_eqn);

--RC1L151 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~90
RC1L151_adder_eqn = ( !RC1_E_alu_sub $ (!RC1_E_src2[24]) ) + ( RC1_E_src1[24] ) + ( RC1L183 );
RC1L151 = CARRY(RC1L151_adder_eqn);


--RC1_E_shift_rot_result[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[22]
--register power-up is low

RC1_E_shift_rot_result[22] = DFFEAS(RC1L456, CLOCK_50, !Z1_r_sync_rst,  ,  , RC1_E_src1[22],  ,  , RC1_E_new_inst);


--RC1L154 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~93
RC1L154_adder_eqn = ( !RC1_E_alu_sub $ (!RC1_E_src2[22]) ) + ( RC1_E_src1[22] ) + ( RC1L159 );
RC1L154 = SUM(RC1L154_adder_eqn);

--RC1L155 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~94
RC1L155_adder_eqn = ( !RC1_E_alu_sub $ (!RC1_E_src2[22]) ) + ( RC1_E_src1[22] ) + ( RC1L159 );
RC1L155 = CARRY(RC1L155_adder_eqn);


--RC1_E_shift_rot_result[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[21]
--register power-up is low

RC1_E_shift_rot_result[21] = DFFEAS(RC1L455, CLOCK_50, !Z1_r_sync_rst,  ,  , RC1_E_src1[21],  ,  , RC1_E_new_inst);


--RC1L158 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~97
RC1L158_adder_eqn = ( !RC1_E_alu_sub $ (!RC1_E_src2[21]) ) + ( RC1_E_src1[21] ) + ( RC1L163 );
RC1L158 = SUM(RC1L158_adder_eqn);

--RC1L159 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~98
RC1L159_adder_eqn = ( !RC1_E_alu_sub $ (!RC1_E_src2[21]) ) + ( RC1_E_src1[21] ) + ( RC1L163 );
RC1L159 = CARRY(RC1L159_adder_eqn);


--RC1L162 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~101
RC1L162_adder_eqn = ( !RC1_E_alu_sub $ (!RC1_E_src2[20]) ) + ( RC1_E_src1[20] ) + ( RC1L167 );
RC1L162 = SUM(RC1L162_adder_eqn);

--RC1L163 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~102
RC1L163_adder_eqn = ( !RC1_E_alu_sub $ (!RC1_E_src2[20]) ) + ( RC1_E_src1[20] ) + ( RC1L167 );
RC1L163 = CARRY(RC1L163_adder_eqn);


--RC1L166 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~105
RC1L166_adder_eqn = ( !RC1_E_alu_sub $ (!RC1_E_src2[19]) ) + ( RC1_E_src1[19] ) + ( RC1L171 );
RC1L166 = SUM(RC1L166_adder_eqn);

--RC1L167 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~106
RC1L167_adder_eqn = ( !RC1_E_alu_sub $ (!RC1_E_src2[19]) ) + ( RC1_E_src1[19] ) + ( RC1L171 );
RC1L167 = CARRY(RC1L167_adder_eqn);


--RC1L170 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~109
RC1L170_adder_eqn = ( !RC1_E_alu_sub $ (!RC1_E_src2[18]) ) + ( RC1_E_src1[18] ) + ( RC1L175 );
RC1L170 = SUM(RC1L170_adder_eqn);

--RC1L171 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~110
RC1L171_adder_eqn = ( !RC1_E_alu_sub $ (!RC1_E_src2[18]) ) + ( RC1_E_src1[18] ) + ( RC1L175 );
RC1L171 = CARRY(RC1L171_adder_eqn);


--RC1L174 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~113
RC1L174_adder_eqn = ( !RC1_E_alu_sub $ (!RC1_E_src2[17]) ) + ( RC1_E_src1[17] ) + ( RC1L95 );
RC1L174 = SUM(RC1L174_adder_eqn);

--RC1L175 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~114
RC1L175_adder_eqn = ( !RC1_E_alu_sub $ (!RC1_E_src2[17]) ) + ( RC1_E_src1[17] ) + ( RC1L95 );
RC1L175 = CARRY(RC1L175_adder_eqn);


--RC1_E_shift_rot_result[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[25]
--register power-up is low

RC1_E_shift_rot_result[25] = DFFEAS(RC1L459, CLOCK_50, !Z1_r_sync_rst,  ,  , RC1_E_src1[25],  ,  , RC1_E_new_inst);


--RC1L178 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~117
RC1L178_adder_eqn = ( !RC1_E_alu_sub $ (!RC1_E_src2[25]) ) + ( RC1_E_src1[25] ) + ( RC1L151 );
RC1L178 = SUM(RC1L178_adder_eqn);

--RC1L179 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~118
RC1L179_adder_eqn = ( !RC1_E_alu_sub $ (!RC1_E_src2[25]) ) + ( RC1_E_src1[25] ) + ( RC1L151 );
RC1L179 = CARRY(RC1L179_adder_eqn);


--RC1_E_shift_rot_result[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[23]
--register power-up is low

RC1_E_shift_rot_result[23] = DFFEAS(RC1L457, CLOCK_50, !Z1_r_sync_rst,  ,  , RC1_E_src1[23],  ,  , RC1_E_new_inst);


--RC1L182 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~121
RC1L182_adder_eqn = ( !RC1_E_alu_sub $ (!RC1_E_src2[23]) ) + ( RC1_E_src1[23] ) + ( RC1L155 );
RC1L182 = SUM(RC1L182_adder_eqn);

--RC1L183 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~122
RC1L183_adder_eqn = ( !RC1_E_alu_sub $ (!RC1_E_src2[23]) ) + ( RC1_E_src1[23] ) + ( RC1L155 );
RC1L183 = CARRY(RC1L183_adder_eqn);


--RC1_E_shift_rot_result[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[27]
--register power-up is low

RC1_E_shift_rot_result[27] = DFFEAS(RC1L461, CLOCK_50, !Z1_r_sync_rst,  ,  , RC1_E_src1[27],  ,  , RC1_E_new_inst);


--RC1L186 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~125
RC1L186_adder_eqn = ( !RC1_E_alu_sub $ (!RC1_E_src2[27]) ) + ( RC1_E_src1[27] ) + ( RC1L191 );
RC1L186 = SUM(RC1L186_adder_eqn);

--RC1L187 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~126
RC1L187_adder_eqn = ( !RC1_E_alu_sub $ (!RC1_E_src2[27]) ) + ( RC1_E_src1[27] ) + ( RC1L191 );
RC1L187 = CARRY(RC1L187_adder_eqn);


--RC1_E_shift_rot_result[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[26]
--register power-up is low

RC1_E_shift_rot_result[26] = DFFEAS(RC1L460, CLOCK_50, !Z1_r_sync_rst,  ,  , RC1_E_src1[26],  ,  , RC1_E_new_inst);


--RC1L190 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~129
RC1L190_adder_eqn = ( !RC1_E_alu_sub $ (!RC1_E_src2[26]) ) + ( RC1_E_src1[26] ) + ( RC1L179 );
RC1L190 = SUM(RC1L190_adder_eqn);

--RC1L191 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~130
RC1L191_adder_eqn = ( !RC1_E_alu_sub $ (!RC1_E_src2[26]) ) + ( RC1_E_src1[26] ) + ( RC1L179 );
RC1L191 = CARRY(RC1L191_adder_eqn);


--RC1_E_shift_rot_result[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[29]
--register power-up is low

RC1_E_shift_rot_result[29] = DFFEAS(RC1L463, CLOCK_50, !Z1_r_sync_rst,  ,  , RC1_E_src1[29],  ,  , RC1_E_new_inst);


--RC1_E_shift_rot_result[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[28]
--register power-up is low

RC1_E_shift_rot_result[28] = DFFEAS(RC1L462, CLOCK_50, !Z1_r_sync_rst,  ,  , RC1_E_src1[28],  ,  , RC1_E_new_inst);


--RC1L194 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~133
RC1L194_adder_eqn = ( !RC1_E_alu_sub $ (!RC1_E_src2[28]) ) + ( RC1_E_src1[28] ) + ( RC1L187 );
RC1L194 = SUM(RC1L194_adder_eqn);

--RC1L195 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~134
RC1L195_adder_eqn = ( !RC1_E_alu_sub $ (!RC1_E_src2[28]) ) + ( RC1_E_src1[28] ) + ( RC1L187 );
RC1L195 = CARRY(RC1L195_adder_eqn);


--PB1_counter_comb_bita3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita3
PB1_counter_comb_bita3_adder_eqn = ( PB1_counter_reg_bit[3] ) + ( !T1_fifo_wr ) + ( PB1L11 );
PB1_counter_comb_bita3 = SUM(PB1_counter_comb_bita3_adder_eqn);

--PB1L15 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita3~COUT
PB1L15_adder_eqn = ( PB1_counter_reg_bit[3] ) + ( !T1_fifo_wr ) + ( PB1L11 );
PB1L15 = CARRY(PB1L15_adder_eqn);


--PB1_counter_comb_bita0 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita0
PB1_counter_comb_bita0_adder_eqn = ( PB1_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
PB1_counter_comb_bita0 = SUM(PB1_counter_comb_bita0_adder_eqn);

--PB1L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita0~COUT
PB1L3_adder_eqn = ( PB1_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
PB1L3 = CARRY(PB1L3_adder_eqn);


--PB1_counter_comb_bita2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita2
PB1_counter_comb_bita2_adder_eqn = ( PB1_counter_reg_bit[2] ) + ( !T1_fifo_wr ) + ( PB1L7 );
PB1_counter_comb_bita2 = SUM(PB1_counter_comb_bita2_adder_eqn);

--PB1L11 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita2~COUT
PB1L11_adder_eqn = ( PB1_counter_reg_bit[2] ) + ( !T1_fifo_wr ) + ( PB1L7 );
PB1L11 = CARRY(PB1L11_adder_eqn);


--PB1_counter_comb_bita1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita1
PB1_counter_comb_bita1_adder_eqn = ( PB1_counter_reg_bit[1] ) + ( !T1_fifo_wr ) + ( PB1L3 );
PB1_counter_comb_bita1 = SUM(PB1_counter_comb_bita1_adder_eqn);

--PB1L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita1~COUT
PB1L7_adder_eqn = ( PB1_counter_reg_bit[1] ) + ( !T1_fifo_wr ) + ( PB1L3 );
PB1L7 = CARRY(PB1L7_adder_eqn);


--PB1_counter_comb_bita5 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita5
PB1_counter_comb_bita5_adder_eqn = ( PB1_counter_reg_bit[5] ) + ( !T1_fifo_wr ) + ( PB1L19 );
PB1_counter_comb_bita5 = SUM(PB1_counter_comb_bita5_adder_eqn);


--PB1_counter_comb_bita4 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita4
PB1_counter_comb_bita4_adder_eqn = ( PB1_counter_reg_bit[4] ) + ( !T1_fifo_wr ) + ( PB1L15 );
PB1_counter_comb_bita4 = SUM(PB1_counter_comb_bita4_adder_eqn);

--PB1L19 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita4~COUT
PB1L19_adder_eqn = ( PB1_counter_reg_bit[4] ) + ( !T1_fifo_wr ) + ( PB1L15 );
PB1L19 = CARRY(PB1L19_adder_eqn);


--KD1_MonDReg[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[22]
--register power-up is low

KD1_MonDReg[22] = DFFEAS(MD1_jdo[25], CLOCK_50,  ,  , KD1L50, WD1_q_a[22],  , KD1L83, MD1_take_action_ocimem_b);


--ND1_sr[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[22]
--register power-up is low

ND1_sr[22] = DFFEAS(ND1L82, A1L77,  ,  , ND1L35,  ,  , ND1L36,  );


--AD1_break_readreg[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[20]
--register power-up is low

AD1_break_readreg[20] = DFFEAS(MD1_jdo[20], CLOCK_50,  ,  , AD1L8,  ,  , AD1L9,  );


--KD1_MonDReg[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[20]
--register power-up is low

KD1_MonDReg[20] = DFFEAS(MD1_jdo[23], CLOCK_50,  ,  , KD1L50, WD1_q_a[20],  , KD1L83, MD1_take_action_ocimem_b);


--AD1_break_readreg[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[19]
--register power-up is low

AD1_break_readreg[19] = DFFEAS(MD1_jdo[19], CLOCK_50,  ,  , AD1L8,  ,  , AD1L9,  );


--KD1_MonDReg[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[19]
--register power-up is low

KD1_MonDReg[19] = DFFEAS(MD1_jdo[22], CLOCK_50,  ,  , KD1L50, WD1_q_a[19],  , KD1L83, MD1_take_action_ocimem_b);


--ND1_sr[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[19]
--register power-up is low

ND1_sr[19] = DFFEAS(ND1L83, A1L77,  ,  , ND1L35,  ,  , ND1L36,  );


--KD1_MonDReg[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[23]
--register power-up is low

KD1_MonDReg[23] = DFFEAS(MD1_jdo[26], CLOCK_50,  ,  , KD1L50, WD1_q_a[23],  , KD1L83, MD1_take_action_ocimem_b);


--KD1_MonDReg[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[11]
--register power-up is low

KD1_MonDReg[11] = DFFEAS(MD1_jdo[14], CLOCK_50,  ,  , KD1L50, WD1_q_a[11],  , KD1L83, MD1_take_action_ocimem_b);


--KD1_MonDReg[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[13]
--register power-up is low

KD1_MonDReg[13] = DFFEAS(MD1_jdo[16], CLOCK_50,  ,  , KD1L50, WD1_q_a[13],  , KD1L83, MD1_take_action_ocimem_b);


--KD1_MonDReg[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[14]
--register power-up is low

KD1_MonDReg[14] = DFFEAS(MD1_jdo[17], CLOCK_50,  ,  , KD1L50, WD1_q_a[14],  , KD1L83, MD1_take_action_ocimem_b);


--KD1_MonDReg[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[6]
--register power-up is low

KD1_MonDReg[6] = DFFEAS(MD1_jdo[9], CLOCK_50,  ,  , KD1L50, WD1_q_a[6],  , KD1L83, MD1_take_action_ocimem_b);


--WD1_q_a[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[27]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
WD1_q_a[27]_PORT_A_data_in = KD1L147;
WD1_q_a[27]_PORT_A_data_in_reg = DFFE(WD1_q_a[27]_PORT_A_data_in, WD1_q_a[27]_clock_0, , , WD1_q_a[27]_clock_enable_0);
WD1_q_a[27]_PORT_A_address = BUS(KD1L107, KD1L108, KD1L109, KD1L110, KD1L111, KD1L112, KD1L113, KD1L114);
WD1_q_a[27]_PORT_A_address_reg = DFFE(WD1_q_a[27]_PORT_A_address, WD1_q_a[27]_clock_0, , , WD1_q_a[27]_clock_enable_0);
WD1_q_a[27]_PORT_A_write_enable = KD1L153;
WD1_q_a[27]_PORT_A_write_enable_reg = DFFE(WD1_q_a[27]_PORT_A_write_enable, WD1_q_a[27]_clock_0, , , WD1_q_a[27]_clock_enable_0);
WD1_q_a[27]_PORT_A_read_enable = !KD1L153;
WD1_q_a[27]_PORT_A_read_enable_reg = DFFE(WD1_q_a[27]_PORT_A_read_enable, WD1_q_a[27]_clock_0, , , WD1_q_a[27]_clock_enable_0);
WD1_q_a[27]_PORT_A_byte_mask = KD1L118;
WD1_q_a[27]_PORT_A_byte_mask_reg = DFFE(WD1_q_a[27]_PORT_A_byte_mask, WD1_q_a[27]_clock_0, , , WD1_q_a[27]_clock_enable_0);
WD1_q_a[27]_clock_0 = CLOCK_50;
WD1_q_a[27]_clock_enable_0 = KD1_ociram_reset_req;
WD1_q_a[27]_PORT_A_data_out = MEMORY(WD1_q_a[27]_PORT_A_data_in_reg, , WD1_q_a[27]_PORT_A_address_reg, , WD1_q_a[27]_PORT_A_write_enable_reg, WD1_q_a[27]_PORT_A_read_enable_reg, , , WD1_q_a[27]_PORT_A_byte_mask_reg, , WD1_q_a[27]_clock_0, , WD1_q_a[27]_clock_enable_0, , , , , );
WD1_q_a[27] = WD1_q_a[27]_PORT_A_data_out[0];


--WD1_q_a[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[28]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
WD1_q_a[28]_PORT_A_data_in = KD1L148;
WD1_q_a[28]_PORT_A_data_in_reg = DFFE(WD1_q_a[28]_PORT_A_data_in, WD1_q_a[28]_clock_0, , , WD1_q_a[28]_clock_enable_0);
WD1_q_a[28]_PORT_A_address = BUS(KD1L107, KD1L108, KD1L109, KD1L110, KD1L111, KD1L112, KD1L113, KD1L114);
WD1_q_a[28]_PORT_A_address_reg = DFFE(WD1_q_a[28]_PORT_A_address, WD1_q_a[28]_clock_0, , , WD1_q_a[28]_clock_enable_0);
WD1_q_a[28]_PORT_A_write_enable = KD1L153;
WD1_q_a[28]_PORT_A_write_enable_reg = DFFE(WD1_q_a[28]_PORT_A_write_enable, WD1_q_a[28]_clock_0, , , WD1_q_a[28]_clock_enable_0);
WD1_q_a[28]_PORT_A_read_enable = !KD1L153;
WD1_q_a[28]_PORT_A_read_enable_reg = DFFE(WD1_q_a[28]_PORT_A_read_enable, WD1_q_a[28]_clock_0, , , WD1_q_a[28]_clock_enable_0);
WD1_q_a[28]_PORT_A_byte_mask = KD1L118;
WD1_q_a[28]_PORT_A_byte_mask_reg = DFFE(WD1_q_a[28]_PORT_A_byte_mask, WD1_q_a[28]_clock_0, , , WD1_q_a[28]_clock_enable_0);
WD1_q_a[28]_clock_0 = CLOCK_50;
WD1_q_a[28]_clock_enable_0 = KD1_ociram_reset_req;
WD1_q_a[28]_PORT_A_data_out = MEMORY(WD1_q_a[28]_PORT_A_data_in_reg, , WD1_q_a[28]_PORT_A_address_reg, , WD1_q_a[28]_PORT_A_write_enable_reg, WD1_q_a[28]_PORT_A_read_enable_reg, , , WD1_q_a[28]_PORT_A_byte_mask_reg, , WD1_q_a[28]_clock_0, , WD1_q_a[28]_clock_enable_0, , , , , );
WD1_q_a[28] = WD1_q_a[28]_PORT_A_data_out[0];


--WD1_q_a[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[29]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
WD1_q_a[29]_PORT_A_data_in = KD1L149;
WD1_q_a[29]_PORT_A_data_in_reg = DFFE(WD1_q_a[29]_PORT_A_data_in, WD1_q_a[29]_clock_0, , , WD1_q_a[29]_clock_enable_0);
WD1_q_a[29]_PORT_A_address = BUS(KD1L107, KD1L108, KD1L109, KD1L110, KD1L111, KD1L112, KD1L113, KD1L114);
WD1_q_a[29]_PORT_A_address_reg = DFFE(WD1_q_a[29]_PORT_A_address, WD1_q_a[29]_clock_0, , , WD1_q_a[29]_clock_enable_0);
WD1_q_a[29]_PORT_A_write_enable = KD1L153;
WD1_q_a[29]_PORT_A_write_enable_reg = DFFE(WD1_q_a[29]_PORT_A_write_enable, WD1_q_a[29]_clock_0, , , WD1_q_a[29]_clock_enable_0);
WD1_q_a[29]_PORT_A_read_enable = !KD1L153;
WD1_q_a[29]_PORT_A_read_enable_reg = DFFE(WD1_q_a[29]_PORT_A_read_enable, WD1_q_a[29]_clock_0, , , WD1_q_a[29]_clock_enable_0);
WD1_q_a[29]_PORT_A_byte_mask = KD1L118;
WD1_q_a[29]_PORT_A_byte_mask_reg = DFFE(WD1_q_a[29]_PORT_A_byte_mask, WD1_q_a[29]_clock_0, , , WD1_q_a[29]_clock_enable_0);
WD1_q_a[29]_clock_0 = CLOCK_50;
WD1_q_a[29]_clock_enable_0 = KD1_ociram_reset_req;
WD1_q_a[29]_PORT_A_data_out = MEMORY(WD1_q_a[29]_PORT_A_data_in_reg, , WD1_q_a[29]_PORT_A_address_reg, , WD1_q_a[29]_PORT_A_write_enable_reg, WD1_q_a[29]_PORT_A_read_enable_reg, , , WD1_q_a[29]_PORT_A_byte_mask_reg, , WD1_q_a[29]_clock_0, , WD1_q_a[29]_clock_enable_0, , , , , );
WD1_q_a[29] = WD1_q_a[29]_PORT_A_data_out[0];


--WD1_q_a[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[30]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
WD1_q_a[30]_PORT_A_data_in = KD1L150;
WD1_q_a[30]_PORT_A_data_in_reg = DFFE(WD1_q_a[30]_PORT_A_data_in, WD1_q_a[30]_clock_0, , , WD1_q_a[30]_clock_enable_0);
WD1_q_a[30]_PORT_A_address = BUS(KD1L107, KD1L108, KD1L109, KD1L110, KD1L111, KD1L112, KD1L113, KD1L114);
WD1_q_a[30]_PORT_A_address_reg = DFFE(WD1_q_a[30]_PORT_A_address, WD1_q_a[30]_clock_0, , , WD1_q_a[30]_clock_enable_0);
WD1_q_a[30]_PORT_A_write_enable = KD1L153;
WD1_q_a[30]_PORT_A_write_enable_reg = DFFE(WD1_q_a[30]_PORT_A_write_enable, WD1_q_a[30]_clock_0, , , WD1_q_a[30]_clock_enable_0);
WD1_q_a[30]_PORT_A_read_enable = !KD1L153;
WD1_q_a[30]_PORT_A_read_enable_reg = DFFE(WD1_q_a[30]_PORT_A_read_enable, WD1_q_a[30]_clock_0, , , WD1_q_a[30]_clock_enable_0);
WD1_q_a[30]_PORT_A_byte_mask = KD1L118;
WD1_q_a[30]_PORT_A_byte_mask_reg = DFFE(WD1_q_a[30]_PORT_A_byte_mask, WD1_q_a[30]_clock_0, , , WD1_q_a[30]_clock_enable_0);
WD1_q_a[30]_clock_0 = CLOCK_50;
WD1_q_a[30]_clock_enable_0 = KD1_ociram_reset_req;
WD1_q_a[30]_PORT_A_data_out = MEMORY(WD1_q_a[30]_PORT_A_data_in_reg, , WD1_q_a[30]_PORT_A_address_reg, , WD1_q_a[30]_PORT_A_write_enable_reg, WD1_q_a[30]_PORT_A_read_enable_reg, , , WD1_q_a[30]_PORT_A_byte_mask_reg, , WD1_q_a[30]_clock_0, , WD1_q_a[30]_clock_enable_0, , , , , );
WD1_q_a[30] = WD1_q_a[30]_PORT_A_data_out[0];


--WD1_q_a[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[31]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
WD1_q_a[31]_PORT_A_data_in = KD1L151;
WD1_q_a[31]_PORT_A_data_in_reg = DFFE(WD1_q_a[31]_PORT_A_data_in, WD1_q_a[31]_clock_0, , , WD1_q_a[31]_clock_enable_0);
WD1_q_a[31]_PORT_A_address = BUS(KD1L107, KD1L108, KD1L109, KD1L110, KD1L111, KD1L112, KD1L113, KD1L114);
WD1_q_a[31]_PORT_A_address_reg = DFFE(WD1_q_a[31]_PORT_A_address, WD1_q_a[31]_clock_0, , , WD1_q_a[31]_clock_enable_0);
WD1_q_a[31]_PORT_A_write_enable = KD1L153;
WD1_q_a[31]_PORT_A_write_enable_reg = DFFE(WD1_q_a[31]_PORT_A_write_enable, WD1_q_a[31]_clock_0, , , WD1_q_a[31]_clock_enable_0);
WD1_q_a[31]_PORT_A_read_enable = !KD1L153;
WD1_q_a[31]_PORT_A_read_enable_reg = DFFE(WD1_q_a[31]_PORT_A_read_enable, WD1_q_a[31]_clock_0, , , WD1_q_a[31]_clock_enable_0);
WD1_q_a[31]_PORT_A_byte_mask = KD1L118;
WD1_q_a[31]_PORT_A_byte_mask_reg = DFFE(WD1_q_a[31]_PORT_A_byte_mask, WD1_q_a[31]_clock_0, , , WD1_q_a[31]_clock_enable_0);
WD1_q_a[31]_clock_0 = CLOCK_50;
WD1_q_a[31]_clock_enable_0 = KD1_ociram_reset_req;
WD1_q_a[31]_PORT_A_data_out = MEMORY(WD1_q_a[31]_PORT_A_data_in_reg, , WD1_q_a[31]_PORT_A_address_reg, , WD1_q_a[31]_PORT_A_write_enable_reg, WD1_q_a[31]_PORT_A_read_enable_reg, , , WD1_q_a[31]_PORT_A_byte_mask_reg, , WD1_q_a[31]_clock_0, , WD1_q_a[31]_clock_enable_0, , , , , );
WD1_q_a[31] = WD1_q_a[31]_PORT_A_data_out[0];


--KD1_MonDReg[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[7]
--register power-up is low

KD1_MonDReg[7] = DFFEAS(MD1_jdo[10], CLOCK_50,  ,  , KD1L50, WD1_q_a[7],  , KD1L83, MD1_take_action_ocimem_b);


--KD1_MonDReg[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[9]
--register power-up is low

KD1_MonDReg[9] = DFFEAS(MD1_jdo[12], CLOCK_50,  ,  , KD1L50, WD1_q_a[9],  , KD1L83, MD1_take_action_ocimem_b);


--AD1_break_readreg[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[17]
--register power-up is low

AD1_break_readreg[17] = DFFEAS(MD1_jdo[17], CLOCK_50,  ,  , AD1L8,  ,  , AD1L9,  );


--KD1_MonDReg[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[17]
--register power-up is low

KD1_MonDReg[17] = DFFEAS(MD1_jdo[20], CLOCK_50,  ,  , KD1L50, WD1_q_a[17],  , KD1L83, MD1_take_action_ocimem_b);


--KD1_MonDReg[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[10]
--register power-up is low

KD1_MonDReg[10] = DFFEAS(MD1_jdo[13], CLOCK_50,  ,  , KD1L50, WD1_q_a[10],  , KD1L83, MD1_take_action_ocimem_b);


--sw_d2[7] is sw_d2[7]
--register power-up is low

sw_d2[7] = DFFEAS(sw_d1[7], CLOCK_50,  ,  ,  ,  ,  , !key0_d3,  );


--T1L34 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~5
T1L34_adder_eqn = ( !PB1_counter_reg_bit[5] ) + ( GND ) + ( T1L55 );
T1L34 = SUM(T1L34_adder_eqn);

--T1L35 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~6
T1L35_adder_eqn = ( !PB1_counter_reg_bit[5] ) + ( GND ) + ( T1L55 );
T1L35 = CARRY(T1L35_adder_eqn);


--KD1_MonDReg[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[21]
--register power-up is low

KD1_MonDReg[21] = DFFEAS(MD1_jdo[24], CLOCK_50,  ,  , KD1L50, WD1_q_a[21],  , KD1L83, MD1_take_action_ocimem_b);


--T1L38 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~9
T1L38_adder_eqn = ( !LB1_b_full ) + ( VCC ) + ( T1L35 );
T1L38 = SUM(T1L38_adder_eqn);


--T1L42 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~13
T1L42_adder_eqn = ( !PB1_counter_reg_bit[2] ) + ( GND ) + ( T1L47 );
T1L42 = SUM(T1L42_adder_eqn);

--T1L43 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~14
T1L43_adder_eqn = ( !PB1_counter_reg_bit[2] ) + ( GND ) + ( T1L47 );
T1L43 = CARRY(T1L43_adder_eqn);


--T1L46 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~17
T1L46_adder_eqn = ( !PB1_counter_reg_bit[1] ) + ( GND ) + ( T1L31 );
T1L46 = SUM(T1L46_adder_eqn);

--T1L47 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~18
T1L47_adder_eqn = ( !PB1_counter_reg_bit[1] ) + ( GND ) + ( T1L31 );
T1L47 = CARRY(T1L47_adder_eqn);


--T1L50 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~21
T1L50_adder_eqn = ( !PB1_counter_reg_bit[3] ) + ( GND ) + ( T1L43 );
T1L50 = SUM(T1L50_adder_eqn);

--T1L51 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~22
T1L51_adder_eqn = ( !PB1_counter_reg_bit[3] ) + ( GND ) + ( T1L43 );
T1L51 = CARRY(T1L51_adder_eqn);


--T1L54 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~25
T1L54_adder_eqn = ( !PB1_counter_reg_bit[4] ) + ( GND ) + ( T1L51 );
T1L54 = SUM(T1L54_adder_eqn);

--T1L55 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~26
T1L55_adder_eqn = ( !PB1_counter_reg_bit[4] ) + ( GND ) + ( T1L51 );
T1L55 = CARRY(T1L55_adder_eqn);


--sw_d1[1] is sw_d1[1]
--register power-up is low

sw_d1[1] = DFFEAS(SW[1], CLOCK_50,  ,  ,  ,  ,  , !key0_d3,  );


--sw_d1[2] is sw_d1[2]
--register power-up is low

sw_d1[2] = DFFEAS(SW[2], CLOCK_50,  ,  ,  ,  ,  , !key0_d3,  );


--sw_d1[3] is sw_d1[3]
--register power-up is low

sw_d1[3] = DFFEAS(SW[3], CLOCK_50,  ,  ,  ,  ,  , !key0_d3,  );


--CB1_td_shift[8] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[8]
--register power-up is low

CB1_td_shift[8] = AMPP_FUNCTION(A1L51, CB1L79, !A1L43, !A1L49, CB1L57);


--sw_d1[4] is sw_d1[4]
--register power-up is low

sw_d1[4] = DFFEAS(SW[4], CLOCK_50,  ,  ,  ,  ,  , !key0_d3,  );


--sw_d1[5] is sw_d1[5]
--register power-up is low

sw_d1[5] = DFFEAS(SW[5], CLOCK_50,  ,  ,  ,  ,  , !key0_d3,  );


--sw_d1[6] is sw_d1[6]
--register power-up is low

sw_d1[6] = DFFEAS(SW[6], CLOCK_50,  ,  ,  ,  ,  , !key0_d3,  );


--MB1_q_b[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[2]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
MB1_q_b[2]_PORT_A_data_in = RC1_d_writedata[2];
MB1_q_b[2]_PORT_A_data_in_reg = DFFE(MB1_q_b[2]_PORT_A_data_in, MB1_q_b[2]_clock_0, , , );
MB1_q_b[2]_PORT_A_address = BUS(NB2_counter_reg_bit[0], NB2_counter_reg_bit[1], NB2_counter_reg_bit[2], NB2_counter_reg_bit[3], NB2_counter_reg_bit[4], NB2_counter_reg_bit[5]);
MB1_q_b[2]_PORT_A_address_reg = DFFE(MB1_q_b[2]_PORT_A_address, MB1_q_b[2]_clock_0, , , );
MB1_q_b[2]_PORT_B_address = BUS(NB1_counter_reg_bit[0], NB1_counter_reg_bit[1], NB1_counter_reg_bit[2], NB1_counter_reg_bit[3], NB1_counter_reg_bit[4], NB1_counter_reg_bit[5]);
MB1_q_b[2]_PORT_B_address_reg = DFFE(MB1_q_b[2]_PORT_B_address, MB1_q_b[2]_clock_1, , , MB1_q_b[2]_clock_enable_1);
MB1_q_b[2]_PORT_A_write_enable = T1_fifo_wr;
MB1_q_b[2]_PORT_A_write_enable_reg = DFFE(MB1_q_b[2]_PORT_A_write_enable, MB1_q_b[2]_clock_0, , , );
MB1_q_b[2]_PORT_B_read_enable = VCC;
MB1_q_b[2]_PORT_B_read_enable_reg = DFFE(MB1_q_b[2]_PORT_B_read_enable, MB1_q_b[2]_clock_1, , , MB1_q_b[2]_clock_enable_1);
MB1_q_b[2]_clock_0 = CLOCK_50;
MB1_q_b[2]_clock_1 = CLOCK_50;
MB1_q_b[2]_clock_enable_0 = T1_fifo_wr;
MB1_q_b[2]_clock_enable_1 = T1L82;
MB1_q_b[2]_PORT_B_data_out = MEMORY(MB1_q_b[2]_PORT_A_data_in_reg, , MB1_q_b[2]_PORT_A_address_reg, MB1_q_b[2]_PORT_B_address_reg, MB1_q_b[2]_PORT_A_write_enable_reg, , , MB1_q_b[2]_PORT_B_read_enable_reg, , , MB1_q_b[2]_clock_0, MB1_q_b[2]_clock_1, MB1_q_b[2]_clock_enable_0, MB1_q_b[2]_clock_enable_1, , , , );
MB1_q_b[2] = MB1_q_b[2]_PORT_B_data_out[0];


--CB1_count[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[4]
--register power-up is low

CB1_count[4] = AMPP_FUNCTION(A1L51, CB1_count[3], !A1L43, !A1L49, CB1L57);


--AD1_break_readreg[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[5]
--register power-up is low

AD1_break_readreg[5] = DFFEAS(MD1_jdo[5], CLOCK_50,  ,  , AD1L8,  ,  , AD1L9,  );


--AD1_break_readreg[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[28]
--register power-up is low

AD1_break_readreg[28] = DFFEAS(MD1_jdo[28], CLOCK_50,  ,  , AD1L8,  ,  , AD1L9,  );


--KD1_MonDReg[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[28]
--register power-up is low

KD1_MonDReg[28] = DFFEAS(MD1_jdo[31], CLOCK_50,  ,  , KD1L50, WD1_q_a[28],  , KD1L83, MD1_take_action_ocimem_b);


--AD1_break_readreg[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[29]
--register power-up is low

AD1_break_readreg[29] = DFFEAS(MD1_jdo[29], CLOCK_50,  ,  , AD1L8,  ,  , AD1L9,  );


--KD1_MonDReg[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[30]
--register power-up is low

KD1_MonDReg[30] = DFFEAS(MD1_jdo[33], CLOCK_50,  ,  , KD1L50, WD1_q_a[30],  , KD1L83, MD1_take_action_ocimem_b);


--AD1_break_readreg[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[30]
--register power-up is low

AD1_break_readreg[30] = DFFEAS(MD1_jdo[30], CLOCK_50,  ,  , AD1L8,  ,  , AD1L9,  );


--AD1_break_readreg[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[31]
--register power-up is low

AD1_break_readreg[31] = DFFEAS(MD1_jdo[31], CLOCK_50,  ,  , AD1L8,  ,  , AD1L9,  );


--KD1_MonDReg[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[31]
--register power-up is low

KD1_MonDReg[31] = DFFEAS(MD1_jdo[34], CLOCK_50,  ,  , KD1L50, WD1_q_a[31],  , KD1L83, MD1_take_action_ocimem_b);


--ND1_sr[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[23]
--register power-up is low

ND1_sr[23] = DFFEAS(ND1L86, A1L77,  ,  , ND1L35,  ,  , ND1L36,  );


--AD1_break_readreg[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[21]
--register power-up is low

AD1_break_readreg[21] = DFFEAS(MD1_jdo[21], CLOCK_50,  ,  , AD1L8,  ,  , AD1L9,  );


--AD1_break_readreg[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[18]
--register power-up is low

AD1_break_readreg[18] = DFFEAS(MD1_jdo[18], CLOCK_50,  ,  , AD1L8,  ,  , AD1L9,  );


--ND1_sr[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[16]
--register power-up is low

ND1_sr[16] = DFFEAS(ND1L87, A1L77,  ,  , ND1L35,  ,  , ND1L36,  );


--sw_d1[7] is sw_d1[7]
--register power-up is low

sw_d1[7] = DFFEAS(SW[7], CLOCK_50,  ,  ,  ,  ,  , !key0_d3,  );


--MB1_q_b[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[3]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
MB1_q_b[3]_PORT_A_data_in = RC1_d_writedata[3];
MB1_q_b[3]_PORT_A_data_in_reg = DFFE(MB1_q_b[3]_PORT_A_data_in, MB1_q_b[3]_clock_0, , , );
MB1_q_b[3]_PORT_A_address = BUS(NB2_counter_reg_bit[0], NB2_counter_reg_bit[1], NB2_counter_reg_bit[2], NB2_counter_reg_bit[3], NB2_counter_reg_bit[4], NB2_counter_reg_bit[5]);
MB1_q_b[3]_PORT_A_address_reg = DFFE(MB1_q_b[3]_PORT_A_address, MB1_q_b[3]_clock_0, , , );
MB1_q_b[3]_PORT_B_address = BUS(NB1_counter_reg_bit[0], NB1_counter_reg_bit[1], NB1_counter_reg_bit[2], NB1_counter_reg_bit[3], NB1_counter_reg_bit[4], NB1_counter_reg_bit[5]);
MB1_q_b[3]_PORT_B_address_reg = DFFE(MB1_q_b[3]_PORT_B_address, MB1_q_b[3]_clock_1, , , MB1_q_b[3]_clock_enable_1);
MB1_q_b[3]_PORT_A_write_enable = T1_fifo_wr;
MB1_q_b[3]_PORT_A_write_enable_reg = DFFE(MB1_q_b[3]_PORT_A_write_enable, MB1_q_b[3]_clock_0, , , );
MB1_q_b[3]_PORT_B_read_enable = VCC;
MB1_q_b[3]_PORT_B_read_enable_reg = DFFE(MB1_q_b[3]_PORT_B_read_enable, MB1_q_b[3]_clock_1, , , MB1_q_b[3]_clock_enable_1);
MB1_q_b[3]_clock_0 = CLOCK_50;
MB1_q_b[3]_clock_1 = CLOCK_50;
MB1_q_b[3]_clock_enable_0 = T1_fifo_wr;
MB1_q_b[3]_clock_enable_1 = T1L82;
MB1_q_b[3]_PORT_B_data_out = MEMORY(MB1_q_b[3]_PORT_A_data_in_reg, , MB1_q_b[3]_PORT_A_address_reg, MB1_q_b[3]_PORT_B_address_reg, MB1_q_b[3]_PORT_A_write_enable_reg, , , MB1_q_b[3]_PORT_B_read_enable_reg, , , MB1_q_b[3]_clock_0, MB1_q_b[3]_clock_1, MB1_q_b[3]_clock_enable_0, MB1_q_b[3]_clock_enable_1, , , , );
MB1_q_b[3] = MB1_q_b[3]_PORT_B_data_out[0];


--CB1_count[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[3]
--register power-up is low

CB1_count[3] = AMPP_FUNCTION(A1L51, CB1_count[2], !A1L43, !A1L49, CB1L57);


--ND1_sr[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[24]
--register power-up is low

ND1_sr[24] = DFFEAS(ND1L88, A1L77,  ,  , ND1L35,  ,  , ND1L36,  );


--ND1_sr[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[8]
--register power-up is low

ND1_sr[8] = DFFEAS(ND1L89, A1L77,  ,  , ND1L24,  ,  , ND1L23,  );


--AD1_break_readreg[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[6]
--register power-up is low

AD1_break_readreg[6] = DFFEAS(MD1_jdo[6], CLOCK_50,  ,  , AD1L8,  ,  , AD1L9,  );


--AD1_break_readreg[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[22]
--register power-up is low

AD1_break_readreg[22] = DFFEAS(MD1_jdo[22], CLOCK_50,  ,  , AD1L8,  ,  , AD1L9,  );


--ND1_sr[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[14]
--register power-up is low

ND1_sr[14] = DFFEAS(ND1L90, A1L77,  ,  , ND1L24,  ,  , ND1L23,  );


--ND1_sr[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[9]
--register power-up is low

ND1_sr[9] = DFFEAS(ND1L93, A1L77,  ,  , ND1L24,  ,  , ND1L23,  );


--ND1_sr[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[11]
--register power-up is low

ND1_sr[11] = DFFEAS(ND1L94, A1L77,  ,  , ND1L24,  ,  , ND1L23,  );


--ND1_sr[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[10]
--register power-up is low

ND1_sr[10] = DFFEAS(ND1L95, A1L77,  ,  , ND1L24,  ,  , ND1L23,  );


--ND1_sr[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[12]
--register power-up is low

ND1_sr[12] = DFFEAS(ND1L96, A1L77,  ,  , ND1L24,  ,  , ND1L23,  );


--AD1_break_readreg[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[15]
--register power-up is low

AD1_break_readreg[15] = DFFEAS(MD1_jdo[15], CLOCK_50,  ,  , AD1L8,  ,  , AD1L9,  );


--ND1_sr[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[13]
--register power-up is low

ND1_sr[13] = DFFEAS(ND1L97, A1L77,  ,  , ND1L24,  ,  , ND1L23,  );


--MB1_q_b[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[4]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
MB1_q_b[4]_PORT_A_data_in = RC1_d_writedata[4];
MB1_q_b[4]_PORT_A_data_in_reg = DFFE(MB1_q_b[4]_PORT_A_data_in, MB1_q_b[4]_clock_0, , , );
MB1_q_b[4]_PORT_A_address = BUS(NB2_counter_reg_bit[0], NB2_counter_reg_bit[1], NB2_counter_reg_bit[2], NB2_counter_reg_bit[3], NB2_counter_reg_bit[4], NB2_counter_reg_bit[5]);
MB1_q_b[4]_PORT_A_address_reg = DFFE(MB1_q_b[4]_PORT_A_address, MB1_q_b[4]_clock_0, , , );
MB1_q_b[4]_PORT_B_address = BUS(NB1_counter_reg_bit[0], NB1_counter_reg_bit[1], NB1_counter_reg_bit[2], NB1_counter_reg_bit[3], NB1_counter_reg_bit[4], NB1_counter_reg_bit[5]);
MB1_q_b[4]_PORT_B_address_reg = DFFE(MB1_q_b[4]_PORT_B_address, MB1_q_b[4]_clock_1, , , MB1_q_b[4]_clock_enable_1);
MB1_q_b[4]_PORT_A_write_enable = T1_fifo_wr;
MB1_q_b[4]_PORT_A_write_enable_reg = DFFE(MB1_q_b[4]_PORT_A_write_enable, MB1_q_b[4]_clock_0, , , );
MB1_q_b[4]_PORT_B_read_enable = VCC;
MB1_q_b[4]_PORT_B_read_enable_reg = DFFE(MB1_q_b[4]_PORT_B_read_enable, MB1_q_b[4]_clock_1, , , MB1_q_b[4]_clock_enable_1);
MB1_q_b[4]_clock_0 = CLOCK_50;
MB1_q_b[4]_clock_1 = CLOCK_50;
MB1_q_b[4]_clock_enable_0 = T1_fifo_wr;
MB1_q_b[4]_clock_enable_1 = T1L82;
MB1_q_b[4]_PORT_B_data_out = MEMORY(MB1_q_b[4]_PORT_A_data_in_reg, , MB1_q_b[4]_PORT_A_address_reg, MB1_q_b[4]_PORT_B_address_reg, MB1_q_b[4]_PORT_A_write_enable_reg, , , MB1_q_b[4]_PORT_B_read_enable_reg, , , MB1_q_b[4]_clock_0, MB1_q_b[4]_clock_1, MB1_q_b[4]_clock_enable_0, MB1_q_b[4]_clock_enable_1, , , , );
MB1_q_b[4] = MB1_q_b[4]_PORT_B_data_out[0];


--MB1_q_b[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[5]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
MB1_q_b[5]_PORT_A_data_in = RC1_d_writedata[5];
MB1_q_b[5]_PORT_A_data_in_reg = DFFE(MB1_q_b[5]_PORT_A_data_in, MB1_q_b[5]_clock_0, , , );
MB1_q_b[5]_PORT_A_address = BUS(NB2_counter_reg_bit[0], NB2_counter_reg_bit[1], NB2_counter_reg_bit[2], NB2_counter_reg_bit[3], NB2_counter_reg_bit[4], NB2_counter_reg_bit[5]);
MB1_q_b[5]_PORT_A_address_reg = DFFE(MB1_q_b[5]_PORT_A_address, MB1_q_b[5]_clock_0, , , );
MB1_q_b[5]_PORT_B_address = BUS(NB1_counter_reg_bit[0], NB1_counter_reg_bit[1], NB1_counter_reg_bit[2], NB1_counter_reg_bit[3], NB1_counter_reg_bit[4], NB1_counter_reg_bit[5]);
MB1_q_b[5]_PORT_B_address_reg = DFFE(MB1_q_b[5]_PORT_B_address, MB1_q_b[5]_clock_1, , , MB1_q_b[5]_clock_enable_1);
MB1_q_b[5]_PORT_A_write_enable = T1_fifo_wr;
MB1_q_b[5]_PORT_A_write_enable_reg = DFFE(MB1_q_b[5]_PORT_A_write_enable, MB1_q_b[5]_clock_0, , , );
MB1_q_b[5]_PORT_B_read_enable = VCC;
MB1_q_b[5]_PORT_B_read_enable_reg = DFFE(MB1_q_b[5]_PORT_B_read_enable, MB1_q_b[5]_clock_1, , , MB1_q_b[5]_clock_enable_1);
MB1_q_b[5]_clock_0 = CLOCK_50;
MB1_q_b[5]_clock_1 = CLOCK_50;
MB1_q_b[5]_clock_enable_0 = T1_fifo_wr;
MB1_q_b[5]_clock_enable_1 = T1L82;
MB1_q_b[5]_PORT_B_data_out = MEMORY(MB1_q_b[5]_PORT_A_data_in_reg, , MB1_q_b[5]_PORT_A_address_reg, MB1_q_b[5]_PORT_B_address_reg, MB1_q_b[5]_PORT_A_write_enable_reg, , , MB1_q_b[5]_PORT_B_read_enable_reg, , , MB1_q_b[5]_clock_0, MB1_q_b[5]_clock_1, MB1_q_b[5]_clock_enable_0, MB1_q_b[5]_clock_enable_1, , , , );
MB1_q_b[5] = MB1_q_b[5]_PORT_B_data_out[0];


--MB1_q_b[6] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[6]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
MB1_q_b[6]_PORT_A_data_in = RC1_d_writedata[6];
MB1_q_b[6]_PORT_A_data_in_reg = DFFE(MB1_q_b[6]_PORT_A_data_in, MB1_q_b[6]_clock_0, , , );
MB1_q_b[6]_PORT_A_address = BUS(NB2_counter_reg_bit[0], NB2_counter_reg_bit[1], NB2_counter_reg_bit[2], NB2_counter_reg_bit[3], NB2_counter_reg_bit[4], NB2_counter_reg_bit[5]);
MB1_q_b[6]_PORT_A_address_reg = DFFE(MB1_q_b[6]_PORT_A_address, MB1_q_b[6]_clock_0, , , );
MB1_q_b[6]_PORT_B_address = BUS(NB1_counter_reg_bit[0], NB1_counter_reg_bit[1], NB1_counter_reg_bit[2], NB1_counter_reg_bit[3], NB1_counter_reg_bit[4], NB1_counter_reg_bit[5]);
MB1_q_b[6]_PORT_B_address_reg = DFFE(MB1_q_b[6]_PORT_B_address, MB1_q_b[6]_clock_1, , , MB1_q_b[6]_clock_enable_1);
MB1_q_b[6]_PORT_A_write_enable = T1_fifo_wr;
MB1_q_b[6]_PORT_A_write_enable_reg = DFFE(MB1_q_b[6]_PORT_A_write_enable, MB1_q_b[6]_clock_0, , , );
MB1_q_b[6]_PORT_B_read_enable = VCC;
MB1_q_b[6]_PORT_B_read_enable_reg = DFFE(MB1_q_b[6]_PORT_B_read_enable, MB1_q_b[6]_clock_1, , , MB1_q_b[6]_clock_enable_1);
MB1_q_b[6]_clock_0 = CLOCK_50;
MB1_q_b[6]_clock_1 = CLOCK_50;
MB1_q_b[6]_clock_enable_0 = T1_fifo_wr;
MB1_q_b[6]_clock_enable_1 = T1L82;
MB1_q_b[6]_PORT_B_data_out = MEMORY(MB1_q_b[6]_PORT_A_data_in_reg, , MB1_q_b[6]_PORT_A_address_reg, MB1_q_b[6]_PORT_B_address_reg, MB1_q_b[6]_PORT_A_write_enable_reg, , , MB1_q_b[6]_PORT_B_read_enable_reg, , , MB1_q_b[6]_clock_0, MB1_q_b[6]_clock_1, MB1_q_b[6]_clock_enable_0, MB1_q_b[6]_clock_enable_1, , , , );
MB1_q_b[6] = MB1_q_b[6]_PORT_B_data_out[0];


--CB1_count[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[2]
--register power-up is low

CB1_count[2] = AMPP_FUNCTION(A1L51, CB1_count[1], !A1L43, !A1L49, CB1L57);


--AD1_break_readreg[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[23]
--register power-up is low

AD1_break_readreg[23] = DFFEAS(MD1_jdo[23], CLOCK_50,  ,  , AD1L8,  ,  , AD1L9,  );


--AD1_break_readreg[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[7]
--register power-up is low

AD1_break_readreg[7] = DFFEAS(MD1_jdo[7], CLOCK_50,  ,  , AD1L8,  ,  , AD1L9,  );


--AD1_break_readreg[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[13]
--register power-up is low

AD1_break_readreg[13] = DFFEAS(MD1_jdo[13], CLOCK_50,  ,  , AD1L8,  ,  , AD1L9,  );


--AD1_break_readreg[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[14]
--register power-up is low

AD1_break_readreg[14] = DFFEAS(MD1_jdo[14], CLOCK_50,  ,  , AD1L8,  ,  , AD1L9,  );


--AD1_break_readreg[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8]
--register power-up is low

AD1_break_readreg[8] = DFFEAS(MD1_jdo[8], CLOCK_50,  ,  , AD1L8,  ,  , AD1L9,  );


--AD1_break_readreg[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[10]
--register power-up is low

AD1_break_readreg[10] = DFFEAS(MD1_jdo[10], CLOCK_50,  ,  , AD1L8,  ,  , AD1L9,  );


--AD1_break_readreg[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[9]
--register power-up is low

AD1_break_readreg[9] = DFFEAS(MD1_jdo[9], CLOCK_50,  ,  , AD1L8,  ,  , AD1L9,  );


--AD1_break_readreg[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[11]
--register power-up is low

AD1_break_readreg[11] = DFFEAS(MD1_jdo[11], CLOCK_50,  ,  , AD1L8,  ,  , AD1L9,  );


--AD1_break_readreg[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[12]
--register power-up is low

AD1_break_readreg[12] = DFFEAS(MD1_jdo[12], CLOCK_50,  ,  , AD1L8,  ,  , AD1L9,  );


--RC1L947 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[4]~9
RC1L947 = ( !RC1L666 & ( (!RC1_av_ld_aligning_data & (((SB3L1 & ((XD1_q_a[20])))) # (RC1L946))) # (RC1_av_ld_aligning_data & ((((RC1L850))))) ) ) # ( RC1L666 & ( (!RC1_av_ld_aligning_data & (((SB3L1 & ((XD1_q_a[20])))) # (RC1L946))) # (RC1_av_ld_aligning_data & ((((RC1_av_ld_byte3_data[4]))))) ) );


--RC1L942 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[3]~13
RC1L942 = ( !RC1L666 & ( (!RC1_av_ld_aligning_data & (((SB3L1 & ((XD1_q_a[19])))) # (RC1L941))) # (RC1_av_ld_aligning_data & ((((RC1L850))))) ) ) # ( RC1L666 & ( (!RC1_av_ld_aligning_data & (((SB3L1 & ((XD1_q_a[19])))) # (RC1L941))) # (RC1_av_ld_aligning_data & ((((RC1_av_ld_byte3_data[3]))))) ) );


--RC1L932 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[1]~17
RC1L932 = ( !RC1L666 & ( (!RC1_av_ld_aligning_data & (((SB3L1 & ((XD1_q_a[17])))) # (RC1L931))) # (RC1_av_ld_aligning_data & ((((RC1L850))))) ) ) # ( RC1L666 & ( (!RC1_av_ld_aligning_data & (((SB3L1 & ((XD1_q_a[17])))) # (RC1L931))) # (RC1_av_ld_aligning_data & ((((RC1_av_ld_byte3_data[1]))))) ) );


--RC1L937 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[2]~21
RC1L937 = ( !RC1L666 & ( (!RC1_av_ld_aligning_data & (((SB3L1 & ((XD1_q_a[18])))) # (RC1L936))) # (RC1_av_ld_aligning_data & ((((RC1L850))))) ) ) # ( RC1L666 & ( (!RC1_av_ld_aligning_data & (((SB3L1 & ((XD1_q_a[18])))) # (RC1L936))) # (RC1_av_ld_aligning_data & ((((RC1_av_ld_byte3_data[2]))))) ) );


--RC1L957 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[6]~25
RC1L957 = ( !RC1L666 & ( (!RC1_av_ld_aligning_data & (((SB3L1 & ((XD1_q_a[22])))) # (RC1L956))) # (RC1_av_ld_aligning_data & ((((RC1L850))))) ) ) # ( RC1L666 & ( (!RC1_av_ld_aligning_data & (((SB3L1 & ((XD1_q_a[22])))) # (RC1L956))) # (RC1_av_ld_aligning_data & ((((RC1_av_ld_byte3_data[6]))))) ) );


--RC1L952 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[5]~29
RC1L952 = ( !RC1L666 & ( (!RC1_av_ld_aligning_data & (((SB3L1 & ((XD1_q_a[21])))) # (RC1L951))) # (RC1_av_ld_aligning_data & ((((RC1L850))))) ) ) # ( RC1L666 & ( (!RC1_av_ld_aligning_data & (((SB3L1 & ((XD1_q_a[21])))) # (RC1L951))) # (RC1_av_ld_aligning_data & ((((RC1_av_ld_byte3_data[5]))))) ) );


--RC1L898 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[4]~9
RC1L898 = ( !RC1L666 & ( (!RC1_av_ld_aligning_data & (((SB3L1 & ((XD1_q_a[12])))) # (RC1L897))) # (RC1_av_ld_aligning_data & ((((RC1L850))))) ) ) # ( RC1L666 & ( (!RC1_av_ld_aligning_data & (((SB3L1 & ((XD1_q_a[12])))) # (RC1L897))) # (RC1_av_ld_aligning_data & ((((RC1_av_ld_byte2_data[4]))))) ) );


--RC1L886 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[1]~13
RC1L886 = ( !RC1L666 & ( (!RC1_av_ld_aligning_data & (((SB3L1 & ((XD1_q_a[9])))) # (RC1L885))) # (RC1_av_ld_aligning_data & ((((RC1L850))))) ) ) # ( RC1L666 & ( (!RC1_av_ld_aligning_data & (((SB3L1 & ((XD1_q_a[9])))) # (RC1L885))) # (RC1_av_ld_aligning_data & ((((RC1_av_ld_byte2_data[1]))))) ) );


--RC1L891 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[2]~17
RC1L891 = ( !RC1L666 & ( (!RC1_av_ld_aligning_data & (((SB3L1 & ((XD1_q_a[10])))) # (RC1L890))) # (RC1_av_ld_aligning_data & ((((RC1L850))))) ) ) # ( RC1L666 & ( (!RC1_av_ld_aligning_data & (((SB3L1 & ((XD1_q_a[10])))) # (RC1L890))) # (RC1_av_ld_aligning_data & ((((RC1_av_ld_byte2_data[2]))))) ) );


--RC1L908 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[6]~21
RC1L908 = ( !RC1L666 & ( (!RC1_av_ld_aligning_data & (((SB3L1 & ((XD1_q_a[14])))) # (RC1L907))) # (RC1_av_ld_aligning_data & ((((RC1L850))))) ) ) # ( RC1L666 & ( (!RC1_av_ld_aligning_data & (((SB3L1 & ((XD1_q_a[14])))) # (RC1L907))) # (RC1_av_ld_aligning_data & ((((RC1_av_ld_byte2_data[6]))))) ) );


--RC1L927 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[0]~33
RC1L927 = ( !RC1L666 & ( (!RC1_av_ld_aligning_data & (((SB3L1 & ((XD1_q_a[16])))) # (RC1L926))) # (RC1_av_ld_aligning_data & ((((RC1L850))))) ) ) # ( RC1L666 & ( (!RC1_av_ld_aligning_data & (((SB3L1 & ((XD1_q_a[16])))) # (RC1L926))) # (RC1_av_ld_aligning_data & ((((RC1_av_ld_byte3_data[0]))))) ) );


--RC1L913 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[7]~25
RC1L913 = ( !RC1L666 & ( (!RC1_av_ld_aligning_data & (((SB3L1 & ((XD1_q_a[15])))) # (RC1L912))) # (RC1_av_ld_aligning_data & ((((RC1L850))))) ) ) # ( RC1L666 & ( (!RC1_av_ld_aligning_data & (((SB3L1 & ((XD1_q_a[15])))) # (RC1L912))) # (RC1_av_ld_aligning_data & ((((RC1_av_ld_byte2_data[7]))))) ) );


--RC1L903 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[5]~29
RC1L903 = ( !RC1L666 & ( (!RC1_av_ld_aligning_data & (((SB3L1 & ((XD1_q_a[13])))) # (RC1L902))) # (RC1_av_ld_aligning_data & ((((RC1L850))))) ) ) # ( RC1L666 & ( (!RC1_av_ld_aligning_data & (((SB3L1 & ((XD1_q_a[13])))) # (RC1L902))) # (RC1_av_ld_aligning_data & ((((RC1_av_ld_byte2_data[5]))))) ) );


--RC1L881 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[0]~33
RC1L881 = ( !RC1L666 & ( (!RC1_av_ld_aligning_data & (((SB3L1 & ((XD1_q_a[8])))) # (RC1L880))) # (RC1_av_ld_aligning_data & ((((RC1L850))))) ) ) # ( RC1L666 & ( (!RC1_av_ld_aligning_data & (((SB3L1 & ((XD1_q_a[8])))) # (RC1L880))) # (RC1_av_ld_aligning_data & ((((RC1_av_ld_byte2_data[0]))))) ) );


--RC1L745 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_use_imm~1
RC1L745 = ( !RC1_D_iw[14] & ( (!RC1_D_iw[13] & (RC1_D_iw[12] & (!RC1_D_iw[16] & (!RC1_D_iw[11] & RC1L549)))) ) ) # ( RC1_D_iw[14] & ( (!RC1_D_iw[13] & (RC1_D_iw[12] & (RC1_D_iw[15] & (!RC1_D_iw[11] & RC1L549)))) ) );


--CB1L45 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|state~1
CB1L45 = AMPP_FUNCTION(!A1L44, !A1L54, !A1L47, !A1L49, !CB1_state, !A1L52, !A1L45);


--RC1L808 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[0]~31
RC1L808 = ( !RC1_R_ctrl_rd_ctl_reg & ( (!RC1_R_ctrl_ld & (((!RC1_R_ctrl_br_cmp & ((RC1_W_alu_result[0]))) # (RC1_R_ctrl_br_cmp & (RC1_W_cmp_result))))) # (RC1_R_ctrl_ld & (((RC1_av_ld_byte0_data[0])))) ) ) # ( RC1_R_ctrl_rd_ctl_reg & ( (!RC1_R_ctrl_ld & (((!RC1_R_ctrl_br_cmp & ((RC1_W_control_rd_data[0]))) # (RC1_R_ctrl_br_cmp & (RC1_W_cmp_result))))) # (RC1_R_ctrl_ld & (((RC1_av_ld_byte0_data[0])))) ) );


--HEX0[0] is HEX0[0]
HEX0[0] = OUTPUT(R1_data_out[0]);


--HEX0[1] is HEX0[1]
HEX0[1] = OUTPUT(R1_data_out[1]);


--HEX0[2] is HEX0[2]
HEX0[2] = OUTPUT(R1_data_out[2]);


--HEX0[3] is HEX0[3]
HEX0[3] = OUTPUT(R1_data_out[3]);


--HEX0[4] is HEX0[4]
HEX0[4] = OUTPUT(R1_data_out[4]);


--HEX0[5] is HEX0[5]
HEX0[5] = OUTPUT(R1_data_out[5]);


--HEX0[6] is HEX0[6]
HEX0[6] = OUTPUT(R1_data_out[6]);


--HEX1[0] is HEX1[0]
HEX1[0] = OUTPUT(R2_data_out[0]);


--HEX1[1] is HEX1[1]
HEX1[1] = OUTPUT(R2_data_out[1]);


--HEX1[2] is HEX1[2]
HEX1[2] = OUTPUT(R2_data_out[2]);


--HEX1[3] is HEX1[3]
HEX1[3] = OUTPUT(R2_data_out[3]);


--HEX1[4] is HEX1[4]
HEX1[4] = OUTPUT(R2_data_out[4]);


--HEX1[5] is HEX1[5]
HEX1[5] = OUTPUT(R2_data_out[5]);


--HEX1[6] is HEX1[6]
HEX1[6] = OUTPUT(R2_data_out[6]);


--HEX2[0] is HEX2[0]
HEX2[0] = OUTPUT(R3_data_out[0]);


--HEX2[1] is HEX2[1]
HEX2[1] = OUTPUT(R3_data_out[1]);


--HEX2[2] is HEX2[2]
HEX2[2] = OUTPUT(R3_data_out[2]);


--HEX2[3] is HEX2[3]
HEX2[3] = OUTPUT(R3_data_out[3]);


--HEX2[4] is HEX2[4]
HEX2[4] = OUTPUT(R3_data_out[4]);


--HEX2[5] is HEX2[5]
HEX2[5] = OUTPUT(R3_data_out[5]);


--HEX2[6] is HEX2[6]
HEX2[6] = OUTPUT(R3_data_out[6]);


--HEX4[0] is HEX4[0]
HEX4[0] = OUTPUT(R4_data_out[0]);


--HEX4[1] is HEX4[1]
HEX4[1] = OUTPUT(R4_data_out[1]);


--HEX4[2] is HEX4[2]
HEX4[2] = OUTPUT(R4_data_out[2]);


--HEX4[3] is HEX4[3]
HEX4[3] = OUTPUT(R4_data_out[3]);


--HEX4[4] is HEX4[4]
HEX4[4] = OUTPUT(R4_data_out[4]);


--HEX4[5] is HEX4[5]
HEX4[5] = OUTPUT(R4_data_out[5]);


--HEX4[6] is HEX4[6]
HEX4[6] = OUTPUT(R4_data_out[6]);


--HEX5[0] is HEX5[0]
HEX5[0] = OUTPUT(R5_data_out[0]);


--HEX5[1] is HEX5[1]
HEX5[1] = OUTPUT(R5_data_out[1]);


--HEX5[2] is HEX5[2]
HEX5[2] = OUTPUT(R5_data_out[2]);


--HEX5[3] is HEX5[3]
HEX5[3] = OUTPUT(R5_data_out[3]);


--HEX5[4] is HEX5[4]
HEX5[4] = OUTPUT(R5_data_out[4]);


--HEX5[5] is HEX5[5]
HEX5[5] = OUTPUT(R5_data_out[5]);


--HEX5[6] is HEX5[6]
HEX5[6] = OUTPUT(R5_data_out[6]);


--GPIO_0 is GPIO_0
GPIO_0 = OUTPUT(V1_out_wave_export);


--A1L48 is jtag.bp.u0_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_jtag_state_rti
A1L48 = INPUT();


--A1L53 is jtag.bp.u0_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_tdo
A1L53 = OUTPUT(CB1_adapted_tdo);


--A1L46 is jtag.bp.u0_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_ir_out_0_
A1L46 = OUTPUT(A1L45);


--A1L78 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_raw_tms
A1L78 = INPUT();


--A1L74 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_tlr
A1L74 = INPUT();


--A1L71 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_sdrs
A1L71 = INPUT();


--A1L63 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_e1dr
A1L63 = INPUT();


--A1L67 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_pdr
A1L67 = INPUT();


--A1L65 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_e2dr
A1L65 = INPUT();


--A1L73 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_sirs
A1L73 = INPUT();


--A1L62 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_cir
A1L62 = INPUT();


--A1L72 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_sir
A1L72 = INPUT();


--A1L64 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_e1ir
A1L64 = INPUT();


--A1L68 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_pir
A1L68 = INPUT();


--A1L66 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_e2ir
A1L66 = INPUT();


--A1L76 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_uir
A1L76 = INPUT();


--A1L55 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_clr
A1L55 = INPUT();


--A1L80 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_tdo
A1L80 = OUTPUT(ND1_sr[0]);


--A1L59 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_ir_out_0_
A1L59 = OUTPUT(ND1_ir_out[0]);


--A1L60 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_ir_out_1_
A1L60 = OUTPUT(ND1_ir_out[1]);


--R1_data_out[0] is nios_system:u0|nios_system_hex0:hex0|data_out[0]
--register power-up is low

R1_data_out[0] = DFFEAS(RC1_d_writedata[0], CLOCK_50, !Z1_r_sync_rst,  , R1L2,  ,  ,  ,  );


--R1_data_out[1] is nios_system:u0|nios_system_hex0:hex0|data_out[1]
--register power-up is low

R1_data_out[1] = DFFEAS(RC1_d_writedata[1], CLOCK_50, !Z1_r_sync_rst,  , R1L2,  ,  ,  ,  );


--R1_data_out[2] is nios_system:u0|nios_system_hex0:hex0|data_out[2]
--register power-up is low

R1_data_out[2] = DFFEAS(RC1_d_writedata[2], CLOCK_50, !Z1_r_sync_rst,  , R1L2,  ,  ,  ,  );


--R1_data_out[3] is nios_system:u0|nios_system_hex0:hex0|data_out[3]
--register power-up is low

R1_data_out[3] = DFFEAS(RC1_d_writedata[3], CLOCK_50, !Z1_r_sync_rst,  , R1L2,  ,  ,  ,  );


--R1_data_out[4] is nios_system:u0|nios_system_hex0:hex0|data_out[4]
--register power-up is low

R1_data_out[4] = DFFEAS(RC1_d_writedata[4], CLOCK_50, !Z1_r_sync_rst,  , R1L2,  ,  ,  ,  );


--R1_data_out[5] is nios_system:u0|nios_system_hex0:hex0|data_out[5]
--register power-up is low

R1_data_out[5] = DFFEAS(RC1_d_writedata[5], CLOCK_50, !Z1_r_sync_rst,  , R1L2,  ,  ,  ,  );


--R1_data_out[6] is nios_system:u0|nios_system_hex0:hex0|data_out[6]
--register power-up is low

R1_data_out[6] = DFFEAS(RC1_d_writedata[6], CLOCK_50, !Z1_r_sync_rst,  , R1L2,  ,  ,  ,  );


--R2_data_out[0] is nios_system:u0|nios_system_hex0:hex1|data_out[0]
--register power-up is low

R2_data_out[0] = DFFEAS(RC1_d_writedata[0], CLOCK_50, !Z1_r_sync_rst,  , R2L2,  ,  ,  ,  );


--R2_data_out[1] is nios_system:u0|nios_system_hex0:hex1|data_out[1]
--register power-up is low

R2_data_out[1] = DFFEAS(RC1_d_writedata[1], CLOCK_50, !Z1_r_sync_rst,  , R2L2,  ,  ,  ,  );


--R2_data_out[2] is nios_system:u0|nios_system_hex0:hex1|data_out[2]
--register power-up is low

R2_data_out[2] = DFFEAS(RC1_d_writedata[2], CLOCK_50, !Z1_r_sync_rst,  , R2L2,  ,  ,  ,  );


--R2_data_out[3] is nios_system:u0|nios_system_hex0:hex1|data_out[3]
--register power-up is low

R2_data_out[3] = DFFEAS(RC1_d_writedata[3], CLOCK_50, !Z1_r_sync_rst,  , R2L2,  ,  ,  ,  );


--R2_data_out[4] is nios_system:u0|nios_system_hex0:hex1|data_out[4]
--register power-up is low

R2_data_out[4] = DFFEAS(RC1_d_writedata[4], CLOCK_50, !Z1_r_sync_rst,  , R2L2,  ,  ,  ,  );


--R2_data_out[5] is nios_system:u0|nios_system_hex0:hex1|data_out[5]
--register power-up is low

R2_data_out[5] = DFFEAS(RC1_d_writedata[5], CLOCK_50, !Z1_r_sync_rst,  , R2L2,  ,  ,  ,  );


--R2_data_out[6] is nios_system:u0|nios_system_hex0:hex1|data_out[6]
--register power-up is low

R2_data_out[6] = DFFEAS(RC1_d_writedata[6], CLOCK_50, !Z1_r_sync_rst,  , R2L2,  ,  ,  ,  );


--R3_data_out[0] is nios_system:u0|nios_system_hex0:hex2|data_out[0]
--register power-up is low

R3_data_out[0] = DFFEAS(RC1_d_writedata[0], CLOCK_50, !Z1_r_sync_rst,  , R3L2,  ,  ,  ,  );


--R3_data_out[1] is nios_system:u0|nios_system_hex0:hex2|data_out[1]
--register power-up is low

R3_data_out[1] = DFFEAS(RC1_d_writedata[1], CLOCK_50, !Z1_r_sync_rst,  , R3L2,  ,  ,  ,  );


--R3_data_out[2] is nios_system:u0|nios_system_hex0:hex2|data_out[2]
--register power-up is low

R3_data_out[2] = DFFEAS(RC1_d_writedata[2], CLOCK_50, !Z1_r_sync_rst,  , R3L2,  ,  ,  ,  );


--R3_data_out[3] is nios_system:u0|nios_system_hex0:hex2|data_out[3]
--register power-up is low

R3_data_out[3] = DFFEAS(RC1_d_writedata[3], CLOCK_50, !Z1_r_sync_rst,  , R3L2,  ,  ,  ,  );


--R3_data_out[4] is nios_system:u0|nios_system_hex0:hex2|data_out[4]
--register power-up is low

R3_data_out[4] = DFFEAS(RC1_d_writedata[4], CLOCK_50, !Z1_r_sync_rst,  , R3L2,  ,  ,  ,  );


--R3_data_out[5] is nios_system:u0|nios_system_hex0:hex2|data_out[5]
--register power-up is low

R3_data_out[5] = DFFEAS(RC1_d_writedata[5], CLOCK_50, !Z1_r_sync_rst,  , R3L2,  ,  ,  ,  );


--R3_data_out[6] is nios_system:u0|nios_system_hex0:hex2|data_out[6]
--register power-up is low

R3_data_out[6] = DFFEAS(RC1_d_writedata[6], CLOCK_50, !Z1_r_sync_rst,  , R3L2,  ,  ,  ,  );


--R4_data_out[0] is nios_system:u0|nios_system_hex0:hex4|data_out[0]
--register power-up is low

R4_data_out[0] = DFFEAS(RC1_d_writedata[0], CLOCK_50, !Z1_r_sync_rst,  , R4L1,  ,  ,  ,  );


--R4_data_out[1] is nios_system:u0|nios_system_hex0:hex4|data_out[1]
--register power-up is low

R4_data_out[1] = DFFEAS(RC1_d_writedata[1], CLOCK_50, !Z1_r_sync_rst,  , R4L1,  ,  ,  ,  );


--R4_data_out[2] is nios_system:u0|nios_system_hex0:hex4|data_out[2]
--register power-up is low

R4_data_out[2] = DFFEAS(RC1_d_writedata[2], CLOCK_50, !Z1_r_sync_rst,  , R4L1,  ,  ,  ,  );


--R4_data_out[3] is nios_system:u0|nios_system_hex0:hex4|data_out[3]
--register power-up is low

R4_data_out[3] = DFFEAS(RC1_d_writedata[3], CLOCK_50, !Z1_r_sync_rst,  , R4L1,  ,  ,  ,  );


--R4_data_out[4] is nios_system:u0|nios_system_hex0:hex4|data_out[4]
--register power-up is low

R4_data_out[4] = DFFEAS(RC1_d_writedata[4], CLOCK_50, !Z1_r_sync_rst,  , R4L1,  ,  ,  ,  );


--R4_data_out[5] is nios_system:u0|nios_system_hex0:hex4|data_out[5]
--register power-up is low

R4_data_out[5] = DFFEAS(RC1_d_writedata[5], CLOCK_50, !Z1_r_sync_rst,  , R4L1,  ,  ,  ,  );


--R4_data_out[6] is nios_system:u0|nios_system_hex0:hex4|data_out[6]
--register power-up is low

R4_data_out[6] = DFFEAS(RC1_d_writedata[6], CLOCK_50, !Z1_r_sync_rst,  , R4L1,  ,  ,  ,  );


--R5_data_out[0] is nios_system:u0|nios_system_hex0:hex5|data_out[0]
--register power-up is low

R5_data_out[0] = DFFEAS(RC1_d_writedata[0], CLOCK_50, !Z1_r_sync_rst,  , R5L1,  ,  ,  ,  );


--R5_data_out[1] is nios_system:u0|nios_system_hex0:hex5|data_out[1]
--register power-up is low

R5_data_out[1] = DFFEAS(RC1_d_writedata[1], CLOCK_50, !Z1_r_sync_rst,  , R5L1,  ,  ,  ,  );


--R5_data_out[2] is nios_system:u0|nios_system_hex0:hex5|data_out[2]
--register power-up is low

R5_data_out[2] = DFFEAS(RC1_d_writedata[2], CLOCK_50, !Z1_r_sync_rst,  , R5L1,  ,  ,  ,  );


--R5_data_out[3] is nios_system:u0|nios_system_hex0:hex5|data_out[3]
--register power-up is low

R5_data_out[3] = DFFEAS(RC1_d_writedata[3], CLOCK_50, !Z1_r_sync_rst,  , R5L1,  ,  ,  ,  );


--R5_data_out[4] is nios_system:u0|nios_system_hex0:hex5|data_out[4]
--register power-up is low

R5_data_out[4] = DFFEAS(RC1_d_writedata[4], CLOCK_50, !Z1_r_sync_rst,  , R5L1,  ,  ,  ,  );


--R5_data_out[5] is nios_system:u0|nios_system_hex0:hex5|data_out[5]
--register power-up is low

R5_data_out[5] = DFFEAS(RC1_d_writedata[5], CLOCK_50, !Z1_r_sync_rst,  , R5L1,  ,  ,  ,  );


--R5_data_out[6] is nios_system:u0|nios_system_hex0:hex5|data_out[6]
--register power-up is low

R5_data_out[6] = DFFEAS(RC1_d_writedata[6], CLOCK_50, !Z1_r_sync_rst,  , R5L1,  ,  ,  ,  );


--V1_out_wave_export is nios_system:u0|lab4:my_custom_ip_0|out_wave_export
--register power-up is low

V1_out_wave_export = DFFEAS(V1L334, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--CB1_adapted_tdo is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|adapted_tdo
--register power-up is low

CB1_adapted_tdo = AMPP_FUNCTION(!A1L51, CB1_td_shift[0], !A1L43);


--A1L45 is jtag.bp.u0_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_ir_in_0_
A1L45 = INPUT();


--ND1_sr[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[0]
--register power-up is low

ND1_sr[0] = DFFEAS(ND1L56, A1L77,  ,  ,  ,  ,  ,  ,  );


--ND1_ir_out[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|ir_out[0]
--register power-up is low

ND1_ir_out[0] = DFFEAS(QD3_dreg[0], A1L77,  ,  ,  ,  ,  ,  ,  );


--ND1_ir_out[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|ir_out[1]
--register power-up is low

ND1_ir_out[1] = DFFEAS(QD2_dreg[0], A1L77,  ,  ,  ,  ,  ,  ,  );


--RC1_d_writedata[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[0]
--register power-up is low

RC1_d_writedata[0] = DFFEAS(XC2_q_b[0], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--CLOCK_50 is CLOCK_50
CLOCK_50 = INPUT();


--Z1_r_sync_rst is nios_system:u0|altera_reset_controller:rst_controller|r_sync_rst
--register power-up is low

Z1_r_sync_rst = DFFEAS(Z1L1, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--CB1_rst1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rst1
--register power-up is low

CB1_rst1 = AMPP_FUNCTION(CLOCK_50, GND, !Z1_r_sync_rst);


--XB8_wait_latency_counter[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex0_s1_translator|wait_latency_counter[1]
--register power-up is low

XB8_wait_latency_counter[1] = DFFEAS(XB8L16, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--XB8_wait_latency_counter[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex0_s1_translator|wait_latency_counter[0]
--register power-up is low

XB8_wait_latency_counter[0] = DFFEAS(XB8L17, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--Y1L28 is nios_system:u0|nios_system_pushbuttons:pushbuttons|read_mux_out[0]~0
Y1L28 = (RC1_W_alu_result[3]) # (RC1_W_alu_result[2]);


--RC1_d_write is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_write
--register power-up is low

RC1_d_write = DFFEAS(RC1_E_st_stall, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZB1_write_accepted is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted
--register power-up is low

ZB1_write_accepted = DFFEAS(ZB1L10, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--R1L1 is nios_system:u0|nios_system_hex0:hex0|always0~0
R1L1 = (!Y1L28 & (RC1_d_write & !ZB1_write_accepted));


--WB8_mem_used[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex0_s1_agent_rsp_fifo|mem_used[1]
--register power-up is low

WB8_mem_used[1] = DFFEAS(WB8L5, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--AC1L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal1~0
AC1L1 = (!RC1_W_alu_result[13] & (!RC1_W_alu_result[15] & (RC1_W_alu_result[16] & !RC1_W_alu_result[14])));


--AC1L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal2~0
AC1L3 = ( RC1_W_alu_result[12] & ( (!RC1_W_alu_result[10] & (!RC1_W_alu_result[8] & (!RC1_W_alu_result[9] & !RC1_W_alu_result[11]))) ) );


--AC1L10 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal6~0
AC1L10 = ( AC1L1 & ( AC1L3 & ( (!RC1_W_alu_result[4] & (RC1_W_alu_result[6] & (!RC1_W_alu_result[5] & !RC1_W_alu_result[7]))) ) ) );


--R1L2 is nios_system:u0|nios_system_hex0:hex0|always0~1
R1L2 = ( !WB8_mem_used[1] & ( AC1L10 & ( (CB1_rst1 & (!XB8_wait_latency_counter[1] & (!XB8_wait_latency_counter[0] & R1L1))) ) ) );


--RC1_d_writedata[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[1]
--register power-up is low

RC1_d_writedata[1] = DFFEAS(XC2_q_b[1], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1_d_writedata[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[2]
--register power-up is low

RC1_d_writedata[2] = DFFEAS(XC2_q_b[2], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1_d_writedata[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[3]
--register power-up is low

RC1_d_writedata[3] = DFFEAS(XC2_q_b[3], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1_d_writedata[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[4]
--register power-up is low

RC1_d_writedata[4] = DFFEAS(XC2_q_b[4], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1_d_writedata[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[5]
--register power-up is low

RC1_d_writedata[5] = DFFEAS(XC2_q_b[5], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1_d_writedata[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[6]
--register power-up is low

RC1_d_writedata[6] = DFFEAS(XC2_q_b[6], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--XB9_wait_latency_counter[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex1_s1_translator|wait_latency_counter[0]
--register power-up is low

XB9_wait_latency_counter[0] = DFFEAS(XB9L16, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--WB9_mem_used[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex1_s1_agent_rsp_fifo|mem_used[1]
--register power-up is low

WB9_mem_used[1] = DFFEAS(WB9L5, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--AC1L8 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal5~0
AC1L8 = ( AC1L1 & ( AC1L3 & ( (RC1_W_alu_result[4] & (!RC1_W_alu_result[6] & (RC1_W_alu_result[5] & !RC1_W_alu_result[7]))) ) ) );


--XB9_wait_latency_counter[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex1_s1_translator|wait_latency_counter[1]
--register power-up is low

XB9_wait_latency_counter[1] = DFFEAS(XB9L17, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--R2L1 is nios_system:u0|nios_system_hex0:hex1|always0~0
R2L1 = (CB1_rst1 & !XB9_wait_latency_counter[1]);


--R2L2 is nios_system:u0|nios_system_hex0:hex1|always0~1
R2L2 = ( R2L1 & ( (R1L1 & (!XB9_wait_latency_counter[0] & (!WB9_mem_used[1] & AC1L8))) ) );


--XB10_wait_latency_counter[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex2_s1_translator|wait_latency_counter[0]
--register power-up is low

XB10_wait_latency_counter[0] = DFFEAS(XB10L15, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--WB10_mem_used[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex2_s1_agent_rsp_fifo|mem_used[1]
--register power-up is low

WB10_mem_used[1] = DFFEAS(WB10L5, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--AC1L4 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal2~1
AC1L4 = (!RC1_W_alu_result[4] & !RC1_W_alu_result[6]);


--VB10L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex2_s1_agent|m0_write~0
VB10L1 = ( !WB10_mem_used[1] & ( AC1L4 & ( (RC1_W_alu_result[5] & (!RC1_W_alu_result[7] & (AC1L1 & AC1L3))) ) ) );


--XB10_wait_latency_counter[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex2_s1_translator|wait_latency_counter[1]
--register power-up is low

XB10_wait_latency_counter[1] = DFFEAS(XB10L16, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--R3L1 is nios_system:u0|nios_system_hex0:hex2|always0~0
R3L1 = (CB1_rst1 & !XB10_wait_latency_counter[1]);


--R3L2 is nios_system:u0|nios_system_hex0:hex2|always0~1
R3L2 = (R1L1 & (!XB10_wait_latency_counter[0] & (VB10L1 & R3L1)));


--XB11_wait_latency_counter[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex4_s1_translator|wait_latency_counter[0]
--register power-up is low

XB11_wait_latency_counter[0] = DFFEAS(XB11L16, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--XB11_wait_latency_counter[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex4_s1_translator|wait_latency_counter[1]
--register power-up is low

XB11_wait_latency_counter[1] = DFFEAS(XB11L17, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--WB11_mem_used[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex4_s1_agent_rsp_fifo|mem_used[1]
--register power-up is low

WB11_mem_used[1] = DFFEAS(WB11L5, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--AC1L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal3~0
AC1L6 = (RC1_W_alu_result[4] & !RC1_W_alu_result[6]);


--VB11L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex4_s1_agent|m0_write~0
VB11L1 = ( !WB11_mem_used[1] & ( AC1L6 & ( (!RC1_W_alu_result[5] & (!RC1_W_alu_result[7] & (AC1L1 & AC1L3))) ) ) );


--R4L1 is nios_system:u0|nios_system_hex0:hex4|always0~0
R4L1 = ( VB11L1 & ( (CB1_rst1 & (R1L1 & (!XB11_wait_latency_counter[0] & !XB11_wait_latency_counter[1]))) ) );


--XB12_wait_latency_counter[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex5_s1_translator|wait_latency_counter[0]
--register power-up is low

XB12_wait_latency_counter[0] = DFFEAS(XB12L16, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--XB12_wait_latency_counter[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex5_s1_translator|wait_latency_counter[1]
--register power-up is low

XB12_wait_latency_counter[1] = DFFEAS(XB12L17, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--WB12_mem_used[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex5_s1_agent_rsp_fifo|mem_used[1]
--register power-up is low

WB12_mem_used[1] = DFFEAS(WB12L5, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--VB12L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex5_s1_agent|m0_write~0
VB12L1 = ( AC1L4 & ( !WB12_mem_used[1] & ( (!RC1_W_alu_result[5] & (!RC1_W_alu_result[7] & (AC1L1 & AC1L3))) ) ) );


--R5L1 is nios_system:u0|nios_system_hex0:hex5|always0~0
R5L1 = ( VB12L1 & ( (CB1_rst1 & (R1L1 & (!XB12_wait_latency_counter[0] & !XB12_wait_latency_counter[1]))) ) );


--V1_current_angle[31] is nios_system:u0|lab4:my_custom_ip_0|current_angle[31]
--register power-up is low

V1_current_angle[31] = DFFEAS(V1L130, CLOCK_50, !Z1_r_sync_rst,  , V1L251,  ,  ,  ,  );


--V1_current_angle[9] is nios_system:u0|lab4:my_custom_ip_0|current_angle[9]
--register power-up is low

V1_current_angle[9] = DFFEAS(V1L262, CLOCK_50, !Z1_r_sync_rst,  , V1L251,  ,  ,  ,  );


--V1_current_angle[8] is nios_system:u0|lab4:my_custom_ip_0|current_angle[8]
--register power-up is low

V1_current_angle[8] = DFFEAS(V1L260, CLOCK_50, !Z1_r_sync_rst,  , V1L251,  ,  ,  ,  );


--V1L300 is nios_system:u0|lab4:my_custom_ip_0|LessThan0~0
V1L300 = (!V1_current_angle[9] & (V1_periodCount[9] & (!V1_current_angle[8] $ (!V1_periodCount[8])))) # (V1_current_angle[9] & (!V1_periodCount[9] & (!V1_current_angle[8] $ (!V1_periodCount[8]))));


--V1_current_angle[7] is nios_system:u0|lab4:my_custom_ip_0|current_angle[7]
--register power-up is low

V1_current_angle[7] = DFFEAS(V1L142, CLOCK_50, !Z1_r_sync_rst,  , V1L251,  ,  ,  ,  );


--V1L301 is nios_system:u0|lab4:my_custom_ip_0|LessThan0~1
V1L301 = !V1_current_angle[7] $ (!V1_periodCount[7]);


--V1_current_angle[6] is nios_system:u0|lab4:my_custom_ip_0|current_angle[6]
--register power-up is low

V1_current_angle[6] = DFFEAS(V1L257, CLOCK_50, !Z1_r_sync_rst,  , V1L251,  ,  ,  ,  );


--V1L302 is nios_system:u0|lab4:my_custom_ip_0|LessThan0~2
V1L302 = !V1_current_angle[6] $ (!V1_periodCount[6]);


--V1_current_angle[3] is nios_system:u0|lab4:my_custom_ip_0|current_angle[3]
--register power-up is low

V1_current_angle[3] = DFFEAS(V1L150, CLOCK_50, !Z1_r_sync_rst,  , V1L251,  ,  ,  ,  );


--V1_current_angle[2] is nios_system:u0|lab4:my_custom_ip_0|current_angle[2]
--register power-up is low

V1_current_angle[2] = DFFEAS(V1L154, CLOCK_50, !Z1_r_sync_rst,  , V1L251,  ,  ,  ,  );


--V1L303 is nios_system:u0|lab4:my_custom_ip_0|LessThan0~3
V1L303 = (!V1_current_angle[3] & (!V1_periodCount[3] & (V1_current_angle[2] & !V1_periodCount[2]))) # (V1_current_angle[3] & ((!V1_periodCount[3]) # ((V1_current_angle[2] & !V1_periodCount[2]))));


--V1_current_angle[5] is nios_system:u0|lab4:my_custom_ip_0|current_angle[5]
--register power-up is low

V1_current_angle[5] = DFFEAS(V1L158, CLOCK_50, !Z1_r_sync_rst,  , V1L251,  ,  ,  ,  );


--V1_current_angle[4] is nios_system:u0|lab4:my_custom_ip_0|current_angle[4]
--register power-up is low

V1_current_angle[4] = DFFEAS(V1L254, CLOCK_50, !Z1_r_sync_rst,  , V1L251,  ,  ,  ,  );


--V1L304 is nios_system:u0|lab4:my_custom_ip_0|LessThan0~4
V1L304 = (!V1_current_angle[5] & (!V1_periodCount[5] & (!V1_current_angle[4] $ (!V1_periodCount[4])))) # (V1_current_angle[5] & (V1_periodCount[5] & (!V1_current_angle[4] $ (!V1_periodCount[4]))));


--V1L305 is nios_system:u0|lab4:my_custom_ip_0|LessThan0~5
V1L305 = (!V1_current_angle[5] & (!V1_periodCount[5] & (!V1_current_angle[4] & !V1_periodCount[4]))) # (V1_current_angle[5] & ((!V1_periodCount[5]) # ((!V1_current_angle[4] & !V1_periodCount[4]))));


--V1L306 is nios_system:u0|lab4:my_custom_ip_0|LessThan0~6
V1L306 = ( V1L304 & ( V1L305 & ( (V1L300 & (!V1L301 & V1L302)) ) ) ) # ( !V1L304 & ( V1L305 & ( (V1L300 & (!V1L301 & V1L302)) ) ) ) # ( V1L304 & ( !V1L305 & ( (V1L300 & (!V1L301 & (V1L302 & V1L303))) ) ) );


--V1L307 is nios_system:u0|lab4:my_custom_ip_0|LessThan0~7
V1L307 = (!V1_current_angle[9] & ((!V1_periodCount[9]) # ((!V1_current_angle[8] & !V1_periodCount[8])))) # (V1_current_angle[9] & (!V1_periodCount[9] & (!V1_current_angle[8] & !V1_periodCount[8])));


--V1L308 is nios_system:u0|lab4:my_custom_ip_0|LessThan0~8
V1L308 = ( V1_periodCount[6] & ( !V1L307 & ( (!V1_current_angle[7]) # ((!V1L300) # (V1_periodCount[7])) ) ) ) # ( !V1_periodCount[6] & ( !V1L307 & ( (!V1L300) # ((!V1_current_angle[7] & ((V1_current_angle[6]) # (V1_periodCount[7]))) # (V1_current_angle[7] & (V1_periodCount[7] & V1_current_angle[6]))) ) ) );


--V1_current_angle[16] is nios_system:u0|lab4:my_custom_ip_0|current_angle[16]
--register power-up is low

V1_current_angle[16] = DFFEAS(V1L166, CLOCK_50, !Z1_r_sync_rst,  , V1L251,  ,  ,  ,  );


--V1_current_angle[15] is nios_system:u0|lab4:my_custom_ip_0|current_angle[15]
--register power-up is low

V1_current_angle[15] = DFFEAS(V1L270, CLOCK_50, !Z1_r_sync_rst,  , V1L251,  ,  ,  ,  );


--V1_current_angle[14] is nios_system:u0|lab4:my_custom_ip_0|current_angle[14]
--register power-up is low

V1_current_angle[14] = DFFEAS(V1L268, CLOCK_50, !Z1_r_sync_rst,  , V1L251,  ,  ,  ,  );


--V1L309 is nios_system:u0|lab4:my_custom_ip_0|LessThan0~9
V1L309 = ( !V1_current_angle[14] & ( V1_periodCount[14] & ( (!V1_current_angle[16] & (!V1_periodCount[16] & (!V1_current_angle[15] $ (!V1_periodCount[15])))) # (V1_current_angle[16] & (V1_periodCount[16] & (!V1_current_angle[15] $ (!V1_periodCount[15])))) ) ) ) # ( V1_current_angle[14] & ( !V1_periodCount[14] & ( (!V1_current_angle[16] & (!V1_periodCount[16] & (!V1_current_angle[15] $ (!V1_periodCount[15])))) # (V1_current_angle[16] & (V1_periodCount[16] & (!V1_current_angle[15] $ (!V1_periodCount[15])))) ) ) );


--V1_current_angle[13] is nios_system:u0|lab4:my_custom_ip_0|current_angle[13]
--register power-up is low

V1_current_angle[13] = DFFEAS(V1L178, CLOCK_50, !Z1_r_sync_rst,  , V1L251,  ,  ,  ,  );


--V1L310 is nios_system:u0|lab4:my_custom_ip_0|LessThan0~10
V1L310 = !V1_current_angle[13] $ (!V1_periodCount[13]);


--V1_current_angle[11] is nios_system:u0|lab4:my_custom_ip_0|current_angle[11]
--register power-up is low

V1_current_angle[11] = DFFEAS(V1L182, CLOCK_50, !Z1_r_sync_rst,  , V1L251,  ,  ,  ,  );


--V1_current_angle[12] is nios_system:u0|lab4:my_custom_ip_0|current_angle[12]
--register power-up is low

V1_current_angle[12] = DFFEAS(V1L186, CLOCK_50, !Z1_r_sync_rst,  , V1L251,  ,  ,  ,  );


--V1L311 is nios_system:u0|lab4:my_custom_ip_0|LessThan0~11
V1L311 = !V1_current_angle[12] $ (!V1_periodCount[12]);


--V1_current_angle[10] is nios_system:u0|lab4:my_custom_ip_0|current_angle[10]
--register power-up is low

V1_current_angle[10] = DFFEAS(V1L190, CLOCK_50, !Z1_r_sync_rst,  , V1L251,  ,  ,  ,  );


--V1L312 is nios_system:u0|lab4:my_custom_ip_0|LessThan0~12
V1L312 = !V1_current_angle[10] $ (!V1_periodCount[10]);


--V1L313 is nios_system:u0|lab4:my_custom_ip_0|LessThan0~13
V1L313 = ( !V1L311 & ( !V1L312 & ( (V1L309 & (!V1L310 & (!V1_current_angle[11] $ (V1_periodCount[11])))) ) ) );


--V1L314 is nios_system:u0|lab4:my_custom_ip_0|LessThan0~14
V1L314 = ( V1_current_angle[14] & ( V1_periodCount[14] & ( (!V1_current_angle[16] & (!V1_periodCount[16] & (!V1_current_angle[15] & !V1_periodCount[15]))) # (V1_current_angle[16] & ((!V1_periodCount[16]) # ((!V1_current_angle[15] & !V1_periodCount[15])))) ) ) ) # ( !V1_current_angle[14] & ( V1_periodCount[14] & ( (!V1_current_angle[16] & (!V1_periodCount[16] & (!V1_current_angle[15] & !V1_periodCount[15]))) # (V1_current_angle[16] & ((!V1_periodCount[16]) # ((!V1_current_angle[15] & !V1_periodCount[15])))) ) ) ) # ( V1_current_angle[14] & ( !V1_periodCount[14] & ( (!V1_current_angle[16] & (!V1_periodCount[16] & (!V1_current_angle[15] & !V1_periodCount[15]))) # (V1_current_angle[16] & ((!V1_periodCount[16]) # ((!V1_current_angle[15] & !V1_periodCount[15])))) ) ) ) # ( !V1_current_angle[14] & ( !V1_periodCount[14] & ( (!V1_current_angle[16] & (!V1_periodCount[16] & ((!V1_current_angle[15]) # (!V1_periodCount[15])))) # (V1_current_angle[16] & ((!V1_periodCount[16]) # ((!V1_current_angle[15]) # (!V1_periodCount[15])))) ) ) );


--V1L315 is nios_system:u0|lab4:my_custom_ip_0|LessThan0~15
V1L315 = ( V1_periodCount[12] & ( !V1L314 & ( (!V1_current_angle[13]) # ((!V1L309) # (V1_periodCount[13])) ) ) ) # ( !V1_periodCount[12] & ( !V1L314 & ( (!V1L309) # ((!V1_current_angle[13] & ((!V1_current_angle[12]) # (V1_periodCount[13]))) # (V1_current_angle[13] & (V1_periodCount[13] & !V1_current_angle[12]))) ) ) );


--V1L316 is nios_system:u0|lab4:my_custom_ip_0|LessThan0~16
V1L316 = (V1_current_angle[10] & !V1_periodCount[10]);


--V1L317 is nios_system:u0|lab4:my_custom_ip_0|LessThan0~17
V1L317 = ( !V1L311 & ( V1L316 & ( (V1L309 & (!V1L310 & ((!V1_periodCount[11]) # (V1_current_angle[11])))) ) ) ) # ( !V1L311 & ( !V1L316 & ( (V1L309 & (!V1L310 & (V1_current_angle[11] & !V1_periodCount[11]))) ) ) );


--V1_current_angle[20] is nios_system:u0|lab4:my_custom_ip_0|current_angle[20]
--register power-up is low

V1_current_angle[20] = DFFEAS(V1L194, CLOCK_50, !Z1_r_sync_rst,  , V1L251,  ,  ,  ,  );


--V1_current_angle[23] is nios_system:u0|lab4:my_custom_ip_0|current_angle[23]
--register power-up is low

V1_current_angle[23] = DFFEAS(V1L198, CLOCK_50, !Z1_r_sync_rst,  , V1L251,  ,  ,  ,  );


--V1_current_angle[22] is nios_system:u0|lab4:my_custom_ip_0|current_angle[22]
--register power-up is low

V1_current_angle[22] = DFFEAS(V1L202, CLOCK_50, !Z1_r_sync_rst,  , V1L251,  ,  ,  ,  );


--V1_current_angle[21] is nios_system:u0|lab4:my_custom_ip_0|current_angle[21]
--register power-up is low

V1_current_angle[21] = DFFEAS(V1L206, CLOCK_50, !Z1_r_sync_rst,  , V1L251,  ,  ,  ,  );


--V1L318 is nios_system:u0|lab4:my_custom_ip_0|LessThan0~18
V1L318 = ( V1_current_angle[21] & ( V1_periodCount[21] & ( (!V1_current_angle[23] & (!V1_periodCount[23] & (!V1_current_angle[22] $ (V1_periodCount[22])))) # (V1_current_angle[23] & (V1_periodCount[23] & (!V1_current_angle[22] $ (V1_periodCount[22])))) ) ) ) # ( !V1_current_angle[21] & ( !V1_periodCount[21] & ( (!V1_current_angle[23] & (!V1_periodCount[23] & (!V1_current_angle[22] $ (V1_periodCount[22])))) # (V1_current_angle[23] & (V1_periodCount[23] & (!V1_current_angle[22] $ (V1_periodCount[22])))) ) ) );


--V1_current_angle[19] is nios_system:u0|lab4:my_custom_ip_0|current_angle[19]
--register power-up is low

V1_current_angle[19] = DFFEAS(V1L210, CLOCK_50, !Z1_r_sync_rst,  , V1L251,  ,  ,  ,  );


--V1L319 is nios_system:u0|lab4:my_custom_ip_0|LessThan0~19
V1L319 = !V1_current_angle[19] $ (!V1_periodCount[19]);


--V1_current_angle[18] is nios_system:u0|lab4:my_custom_ip_0|current_angle[18]
--register power-up is low

V1_current_angle[18] = DFFEAS(V1L214, CLOCK_50, !Z1_r_sync_rst,  , V1L251,  ,  ,  ,  );


--V1L320 is nios_system:u0|lab4:my_custom_ip_0|LessThan0~20
V1L320 = !V1_current_angle[18] $ (!V1_periodCount[18]);


--V1_current_angle[17] is nios_system:u0|lab4:my_custom_ip_0|current_angle[17]
--register power-up is low

V1_current_angle[17] = DFFEAS(V1L218, CLOCK_50, !Z1_r_sync_rst,  , V1L251,  ,  ,  ,  );


--V1L321 is nios_system:u0|lab4:my_custom_ip_0|LessThan0~21
V1L321 = !V1_current_angle[17] $ (!V1_periodCount[17]);


--V1L322 is nios_system:u0|lab4:my_custom_ip_0|LessThan0~22
V1L322 = ( !V1L320 & ( !V1L321 & ( (V1L318 & (!V1L319 & (!V1_current_angle[20] $ (V1_periodCount[20])))) ) ) );


--V1L323 is nios_system:u0|lab4:my_custom_ip_0|LessThan0~23
V1L323 = ( V1L317 & ( V1L322 ) ) # ( !V1L317 & ( V1L322 & ( (!V1L315) # ((V1L313 & ((!V1L308) # (V1L306)))) ) ) );


--V1L324 is nios_system:u0|lab4:my_custom_ip_0|LessThan0~24
V1L324 = (V1L318 & (!V1L319 & (!V1_current_angle[20] $ (V1_periodCount[20]))));


--V1L325 is nios_system:u0|lab4:my_custom_ip_0|LessThan0~25
V1L325 = ( V1_current_angle[21] & ( V1_periodCount[21] & ( (!V1_current_angle[23] & (!V1_periodCount[23] & (V1_current_angle[22] & !V1_periodCount[22]))) # (V1_current_angle[23] & ((!V1_periodCount[23]) # ((V1_current_angle[22] & !V1_periodCount[22])))) ) ) ) # ( !V1_current_angle[21] & ( V1_periodCount[21] & ( (!V1_current_angle[23] & (!V1_periodCount[23] & (V1_current_angle[22] & !V1_periodCount[22]))) # (V1_current_angle[23] & ((!V1_periodCount[23]) # ((V1_current_angle[22] & !V1_periodCount[22])))) ) ) ) # ( V1_current_angle[21] & ( !V1_periodCount[21] & ( (!V1_current_angle[23] & (!V1_periodCount[23] & ((!V1_periodCount[22]) # (V1_current_angle[22])))) # (V1_current_angle[23] & ((!V1_periodCount[23]) # ((!V1_periodCount[22]) # (V1_current_angle[22])))) ) ) ) # ( !V1_current_angle[21] & ( !V1_periodCount[21] & ( (!V1_current_angle[23] & (!V1_periodCount[23] & (V1_current_angle[22] & !V1_periodCount[22]))) # (V1_current_angle[23] & ((!V1_periodCount[23]) # ((V1_current_angle[22] & !V1_periodCount[22])))) ) ) );


--V1L326 is nios_system:u0|lab4:my_custom_ip_0|LessThan0~26
V1L326 = ( V1_periodCount[19] & ( !V1L325 & ( (!V1_current_angle[20]) # ((!V1L318) # (V1_periodCount[20])) ) ) ) # ( !V1_periodCount[19] & ( !V1L325 & ( (!V1L318) # ((!V1_current_angle[20] & ((!V1_current_angle[19]) # (V1_periodCount[20]))) # (V1_current_angle[20] & (V1_periodCount[20] & !V1_current_angle[19]))) ) ) );


--V1L327 is nios_system:u0|lab4:my_custom_ip_0|LessThan0~27
V1L327 = ( V1_periodCount[17] & ( V1L326 & ( (!V1_current_angle[18]) # ((!V1L324) # (V1_periodCount[18])) ) ) ) # ( !V1_periodCount[17] & ( V1L326 & ( (!V1L324) # ((!V1_current_angle[18] & ((!V1_current_angle[17]) # (V1_periodCount[18]))) # (V1_current_angle[18] & (V1_periodCount[18] & !V1_current_angle[17]))) ) ) );


--V1_current_angle[25] is nios_system:u0|lab4:my_custom_ip_0|current_angle[25]
--register power-up is low

V1_current_angle[25] = DFFEAS(V1L222, CLOCK_50, !Z1_r_sync_rst,  , V1L251,  ,  ,  ,  );


--V1_current_angle[27] is nios_system:u0|lab4:my_custom_ip_0|current_angle[27]
--register power-up is low

V1_current_angle[27] = DFFEAS(V1L226, CLOCK_50, !Z1_r_sync_rst,  , V1L251,  ,  ,  ,  );


--V1_current_angle[30] is nios_system:u0|lab4:my_custom_ip_0|current_angle[30]
--register power-up is low

V1_current_angle[30] = DFFEAS(V1L230, CLOCK_50, !Z1_r_sync_rst,  , V1L251,  ,  ,  ,  );


--V1_current_angle[29] is nios_system:u0|lab4:my_custom_ip_0|current_angle[29]
--register power-up is low

V1_current_angle[29] = DFFEAS(V1L234, CLOCK_50, !Z1_r_sync_rst,  , V1L251,  ,  ,  ,  );


--V1_current_angle[28] is nios_system:u0|lab4:my_custom_ip_0|current_angle[28]
--register power-up is low

V1_current_angle[28] = DFFEAS(V1L238, CLOCK_50, !Z1_r_sync_rst,  , V1L251,  ,  ,  ,  );


--V1L328 is nios_system:u0|lab4:my_custom_ip_0|LessThan0~28
V1L328 = ( V1_current_angle[28] & ( V1_periodCount[28] & ( (!V1_current_angle[30] & (!V1_periodCount[30] & (!V1_current_angle[29] $ (V1_periodCount[29])))) # (V1_current_angle[30] & (V1_periodCount[30] & (!V1_current_angle[29] $ (V1_periodCount[29])))) ) ) ) # ( !V1_current_angle[28] & ( !V1_periodCount[28] & ( (!V1_current_angle[30] & (!V1_periodCount[30] & (!V1_current_angle[29] $ (V1_periodCount[29])))) # (V1_current_angle[30] & (V1_periodCount[30] & (!V1_current_angle[29] $ (V1_periodCount[29])))) ) ) );


--V1_current_angle[26] is nios_system:u0|lab4:my_custom_ip_0|current_angle[26]
--register power-up is low

V1_current_angle[26] = DFFEAS(V1L242, CLOCK_50, !Z1_r_sync_rst,  , V1L251,  ,  ,  ,  );


--V1L329 is nios_system:u0|lab4:my_custom_ip_0|LessThan0~29
V1L329 = ( V1_periodCount[26] & ( (V1L328 & (V1_current_angle[26] & (!V1_current_angle[27] $ (V1_periodCount[27])))) ) ) # ( !V1_periodCount[26] & ( (V1L328 & (!V1_current_angle[26] & (!V1_current_angle[27] $ (V1_periodCount[27])))) ) );


--V1_current_angle[24] is nios_system:u0|lab4:my_custom_ip_0|current_angle[24]
--register power-up is low

V1_current_angle[24] = DFFEAS(V1L246, CLOCK_50, !Z1_r_sync_rst,  , V1L251,  ,  ,  ,  );


--V1L330 is nios_system:u0|lab4:my_custom_ip_0|LessThan0~30
V1L330 = ( V1_periodCount[24] & ( (V1L329 & (V1_current_angle[24] & (!V1_current_angle[25] $ (V1_periodCount[25])))) ) ) # ( !V1_periodCount[24] & ( (V1L329 & (!V1_current_angle[24] & (!V1_current_angle[25] $ (V1_periodCount[25])))) ) );


--V1L331 is nios_system:u0|lab4:my_custom_ip_0|LessThan0~31
V1L331 = ( V1_current_angle[28] & ( V1_periodCount[28] & ( (!V1_current_angle[30] & (!V1_periodCount[30] & (V1_current_angle[29] & !V1_periodCount[29]))) # (V1_current_angle[30] & ((!V1_periodCount[30]) # ((V1_current_angle[29] & !V1_periodCount[29])))) ) ) ) # ( !V1_current_angle[28] & ( V1_periodCount[28] & ( (!V1_current_angle[30] & (!V1_periodCount[30] & (V1_current_angle[29] & !V1_periodCount[29]))) # (V1_current_angle[30] & ((!V1_periodCount[30]) # ((V1_current_angle[29] & !V1_periodCount[29])))) ) ) ) # ( V1_current_angle[28] & ( !V1_periodCount[28] & ( (!V1_current_angle[30] & (!V1_periodCount[30] & ((!V1_periodCount[29]) # (V1_current_angle[29])))) # (V1_current_angle[30] & ((!V1_periodCount[30]) # ((!V1_periodCount[29]) # (V1_current_angle[29])))) ) ) ) # ( !V1_current_angle[28] & ( !V1_periodCount[28] & ( (!V1_current_angle[30] & (!V1_periodCount[30] & (V1_current_angle[29] & !V1_periodCount[29]))) # (V1_current_angle[30] & ((!V1_periodCount[30]) # ((V1_current_angle[29] & !V1_periodCount[29])))) ) ) );


--V1L332 is nios_system:u0|lab4:my_custom_ip_0|LessThan0~32
V1L332 = ( V1_periodCount[26] & ( !V1L331 & ( (!V1_current_angle[27]) # ((!V1L328) # (V1_periodCount[27])) ) ) ) # ( !V1_periodCount[26] & ( !V1L331 & ( (!V1L328) # ((!V1_current_angle[27] & ((!V1_current_angle[26]) # (V1_periodCount[27]))) # (V1_current_angle[27] & (V1_periodCount[27] & !V1_current_angle[26]))) ) ) );


--V1L333 is nios_system:u0|lab4:my_custom_ip_0|LessThan0~33
V1L333 = ( V1_periodCount[24] & ( V1L332 & ( (!V1_current_angle[25]) # ((!V1L329) # (V1_periodCount[25])) ) ) ) # ( !V1_periodCount[24] & ( V1L332 & ( (!V1L329) # ((!V1_current_angle[25] & ((!V1_current_angle[24]) # (V1_periodCount[25]))) # (V1_current_angle[25] & (V1_periodCount[25] & !V1_current_angle[24]))) ) ) );


--V1L334 is nios_system:u0|lab4:my_custom_ip_0|LessThan0~34
V1L334 = ( V1L330 & ( V1L333 & ( (!V1_current_angle[31] & (!V1_periodCount[31] & ((!V1L327) # (V1L323)))) # (V1_current_angle[31] & ((!V1_periodCount[31]) # ((!V1L327) # (V1L323)))) ) ) ) # ( !V1L330 & ( V1L333 & ( (V1_current_angle[31] & !V1_periodCount[31]) ) ) ) # ( V1L330 & ( !V1L333 & ( (!V1_periodCount[31]) # (V1_current_angle[31]) ) ) ) # ( !V1L330 & ( !V1L333 & ( (!V1_periodCount[31]) # (V1_current_angle[31]) ) ) );


--A1L51 is jtag.bp.u0_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_raw_tck
A1L51 = INPUT();


--A1L43 is jtag.bp.u0_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_clr
A1L43 = INPUT();


--A1L70 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_sdr
A1L70 = INPUT();


--A1L81 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_usr1
A1L81 = INPUT();


--A1L56 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_ena
A1L56 = INPUT();


--LD1L2 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios_system_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0
LD1L2 = (A1L70 & (!A1L81 & A1L56));


--A1L61 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_cdr
A1L61 = INPUT();


--ND1L54 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~5
ND1L54 = (ND1_sr[0] & (((!A1L56) # (!A1L61)) # (A1L81)));


--QD3_dreg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]
--register power-up is low

QD3_dreg[0] = DFFEAS(QD3_din_s1, A1L77,  ,  ,  ,  ,  ,  ,  );


--A1L57 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_ir_in_0_
A1L57 = INPUT();


--A1L58 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_ir_in_1_
A1L58 = INPUT();


--ND1L55 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~6
ND1L55 = ( !A1L57 & ( !A1L58 & ( (!A1L81 & (A1L56 & (A1L61 & QD3_dreg[0]))) ) ) );


--ND1_DRsize.000 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize.000
--register power-up is low

ND1_DRsize.000 = DFFEAS(VCC, A1L77,  ,  , LD1_virtual_state_uir,  ,  ,  ,  );


--A1L79 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_tdi
A1L79 = INPUT();


--ND1L56 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~7
ND1L56 = ( ND1_DRsize.000 & ( A1L79 & ( (!LD1L2 & (((ND1L55)) # (ND1L54))) # (LD1L2 & (((ND1_sr[1])))) ) ) ) # ( !ND1_DRsize.000 & ( A1L79 & ( ((ND1L55) # (ND1L54)) # (LD1L2) ) ) ) # ( ND1_DRsize.000 & ( !A1L79 & ( (!LD1L2 & (((ND1L55)) # (ND1L54))) # (LD1L2 & (((ND1_sr[1])))) ) ) ) # ( !ND1_DRsize.000 & ( !A1L79 & ( (!LD1L2 & ((ND1L55) # (ND1L54))) ) ) );


--A1L77 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_raw_tck
A1L77 = INPUT();


--QD2_dreg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]
--register power-up is low

QD2_dreg[0] = DFFEAS(QD2_din_s1, A1L77,  ,  ,  ,  ,  ,  ,  );


--Z1_altera_reset_synchronizer_int_chain[4] is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]
--register power-up is low

Z1_altera_reset_synchronizer_int_chain[4] = DFFEAS(Z1L8, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--Z1_r_sync_rst_chain[1] is nios_system:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[1]
--register power-up is low

Z1_r_sync_rst_chain[1] = DFFEAS(Z1L17, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--Z1L1 is nios_system:u0|altera_reset_controller:rst_controller|WideOr0~0
Z1L1 = ((Z1_r_sync_rst & !Z1_r_sync_rst_chain[1])) # (Z1_altera_reset_synchronizer_int_chain[4]);


--ZB1L8 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|uav_write~0
ZB1L8 = (RC1_d_write & !ZB1_write_accepted);


--R1L3 is nios_system:u0|nios_system_hex0:hex0|always0~2
R1L3 = (!WB8_mem_used[1] & AC1L10);


--RC1_d_read is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_read
--register power-up is low

RC1_d_read = DFFEAS(RC1_d_read_nxt, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZB1_read_accepted is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted
--register power-up is low

ZB1_read_accepted = DFFEAS(ZB1L6, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YB1L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|cp_valid~0
YB1L1 = ( ZB1_read_accepted & ( (CB1_rst1 & (RC1_d_write & !ZB1_write_accepted)) ) ) # ( !ZB1_read_accepted & ( (CB1_rst1 & (((RC1_d_write & !ZB1_write_accepted)) # (RC1_d_read))) ) );


--XB8L16 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex0_s1_translator|wait_latency_counter~0
XB8L16 = ( YB1L1 & ( (R1L3 & ((!XB8_wait_latency_counter[1] & (XB8_wait_latency_counter[0] & ZB1L8)) # (XB8_wait_latency_counter[1] & (!XB8_wait_latency_counter[0])))) ) );


--XB8L17 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex0_s1_translator|wait_latency_counter~1
XB8L17 = ( YB1L1 & ( (!XB8_wait_latency_counter[0] & (R1L3 & ((!ZB1L8) # (XB8_wait_latency_counter[1])))) ) );


--RC1_R_ctrl_shift_rot is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_shift_rot
--register power-up is low

RC1_R_ctrl_shift_rot = DFFEAS(RC1L250, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1_R_ctrl_logic is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_logic
--register power-up is low

RC1_R_ctrl_logic = DFFEAS(RC1L235, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1_E_src1[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[2]
--register power-up is low

RC1_E_src1[2] = DFFEAS(RC1L703, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1_E_src2[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[2]
--register power-up is low

RC1_E_src2[2] = DFFEAS(RC1L739, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1_R_logic_op[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_logic_op[1]
--register power-up is low

RC1_R_logic_op[1] = DFFEAS(RC1L303, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1_R_logic_op[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_logic_op[0]
--register power-up is low

RC1_R_logic_op[0] = DFFEAS(RC1L302, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1L358 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[2]~0
RC1L358 = (!RC1_E_src1[2] & ((!RC1_E_src2[2] & (!RC1_R_logic_op[1] & !RC1_R_logic_op[0])) # (RC1_E_src2[2] & (RC1_R_logic_op[1])))) # (RC1_E_src1[2] & (!RC1_R_logic_op[1] $ (((!RC1_E_src2[2]) # (!RC1_R_logic_op[0])))));


--RC1L314 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[2]~0
RC1L314 = ( RC1L62 & ( (!RC1_R_ctrl_shift_rot & (((!RC1_R_ctrl_logic) # (RC1L358)))) # (RC1_R_ctrl_shift_rot & (RC1_E_shift_rot_result[2])) ) ) # ( !RC1L62 & ( (!RC1_R_ctrl_shift_rot & (((RC1_R_ctrl_logic & RC1L358)))) # (RC1_R_ctrl_shift_rot & (RC1_E_shift_rot_result[2])) ) );


--RC1_R_ctrl_rd_ctl_reg is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_rd_ctl_reg
--register power-up is low

RC1_R_ctrl_rd_ctl_reg = DFFEAS(RC1_D_op_rdctl, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1_R_ctrl_br_cmp is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_br_cmp
--register power-up is low

RC1_R_ctrl_br_cmp = DFFEAS(RC1L211, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1L344 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result~1
RC1L344 = (RC1_R_ctrl_br_cmp) # (RC1_R_ctrl_rd_ctl_reg);


--RC1_E_src1[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[3]
--register power-up is low

RC1_E_src1[3] = DFFEAS(RC1L704, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1_E_src2[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[3]
--register power-up is low

RC1_E_src2[3] = DFFEAS(RC1L740, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1L359 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[3]~1
RC1L359 = (!RC1_E_src1[3] & ((!RC1_R_logic_op[1] & (!RC1_R_logic_op[0] & !RC1_E_src2[3])) # (RC1_R_logic_op[1] & ((RC1_E_src2[3]))))) # (RC1_E_src1[3] & (!RC1_R_logic_op[1] $ (((!RC1_R_logic_op[0]) # (!RC1_E_src2[3])))));


--RC1L315 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[3]~2
RC1L315 = ( RC1L66 & ( (!RC1_R_ctrl_shift_rot & ((!RC1_R_ctrl_logic) # ((RC1L359)))) # (RC1_R_ctrl_shift_rot & (((RC1_E_shift_rot_result[3])))) ) ) # ( !RC1L66 & ( (!RC1_R_ctrl_shift_rot & (RC1_R_ctrl_logic & ((RC1L359)))) # (RC1_R_ctrl_shift_rot & (((RC1_E_shift_rot_result[3])))) ) );


--RC1_E_new_inst is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_new_inst
--register power-up is low

RC1_E_new_inst = DFFEAS(RC1_R_valid, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1L983 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_write_nxt~0
RC1L983 = (RC1_E_new_inst & RC1_R_ctrl_st);


--ZB1L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|av_waitrequest~0
ZB1L1 = (!ZB1_write_accepted & !RC1_d_read);


--AC1L12 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal11~0
AC1L12 = ( RC1_W_alu_result[7] & ( (!RC1_W_alu_result[3] & (!RC1_W_alu_result[4] & (!RC1_W_alu_result[6] & !RC1_W_alu_result[5]))) ) );


--AC1L13 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal11~1
AC1L13 = (AC1L1 & (AC1L3 & AC1L12));


--AC1L14 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|always1~0
AC1L14 = (RC1_W_alu_result[6] & (RC1_d_read & !ZB1_read_accepted));


--AC1L15 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|always1~1
AC1L15 = (!RC1_W_alu_result[3] & RC1_W_alu_result[4]);


--AC1L16 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|always1~2
AC1L16 = ( AC1L14 & ( AC1L15 & ( (RC1_W_alu_result[5] & (!RC1_W_alu_result[7] & (AC1L1 & AC1L3))) ) ) );


--AC1L17 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|always1~3
AC1L17 = ( AC1L3 & ( AC1L14 & ( (!RC1_W_alu_result[4] & (RC1_W_alu_result[5] & (!RC1_W_alu_result[7] & AC1L1))) ) ) );


--UB1_saved_grant[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|saved_grant[0]
--register power-up is low

UB1_saved_grant[0] = DFFEAS(JC1L1, CLOCK_50, !Z1_r_sync_rst,  , UB1L56,  ,  ,  ,  );


--KD1_waitrequest is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|waitrequest
--register power-up is low

KD1_waitrequest = DFFEAS(KD1L156, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--WB4_mem_used[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]
--register power-up is low

WB4_mem_used[1] = DFFEAS(WB4L11, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--WB4L16 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|write~0
WB4L16 = (!KD1_waitrequest & !WB4_mem_used[1]);


--UB2_saved_grant[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|saved_grant[0]
--register power-up is low

UB2_saved_grant[0] = DFFEAS(JC2L1, CLOCK_50, !Z1_r_sync_rst,  , UB2L59,  ,  ,  ,  );


--WB5_mem_used[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]
--register power-up is low

WB5_mem_used[1] = DFFEAS(WB5L11, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--XB5L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|read_latency_shift_reg~0
XB5L3 = (CB1_rst1 & !WB5_mem_used[1]);


--AC1L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal1~1
AC1L2 = ( RC1_W_alu_result[16] & ( !RC1_W_alu_result[14] & ( (RC1_W_alu_result[11] & (!RC1_W_alu_result[12] & (!RC1_W_alu_result[13] & !RC1_W_alu_result[15]))) ) ) );


--RB1L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|WideOr0~0
RB1L1 = ( AC1L2 & ( (UB1_saved_grant[0] & WB4L16) ) ) # ( !AC1L2 & ( (UB2_saved_grant[0] & XB5L3) ) );


--AC1L18 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|always1~4
AC1L18 = (RC1_W_alu_result[3] & (RC1_d_write & (!ZB1_write_accepted & RC1_W_alu_result[6])));


--AC1L19 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|always1~5
AC1L19 = ( AC1L3 & ( AC1L18 & ( (RC1_W_alu_result[4] & (RC1_W_alu_result[5] & (!RC1_W_alu_result[7] & AC1L1))) ) ) );


--AC1L20 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|src_channel[4]~0
AC1L20 = ( AC1L1 & ( AC1L3 & ( (!RC1_W_alu_result[7] & ((!RC1_W_alu_result[6]) # (!RC1_W_alu_result[5]))) ) ) );


--RB1L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|WideOr0~1
RB1L2 = ( !AC1L19 & ( !AC1L20 & ( (!AC1L13 & (!AC1L16 & (!AC1L17 & RB1L1))) ) ) );


--XB9L11 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex1_s1_translator|read_latency_shift_reg~0
XB9L11 = ( YB1L1 & ( R2L1 & ( (!WB9_mem_used[1] & (AC1L8 & (!ZB1L8 $ (!XB9_wait_latency_counter[0])))) ) ) ) # ( !YB1L1 & ( R2L1 & ( (XB9_wait_latency_counter[0] & (!WB9_mem_used[1] & AC1L8)) ) ) );


--XB11L11 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex4_s1_translator|read_latency_shift_reg~0
XB11L11 = ( VB11L1 & ( YB1L1 & ( (CB1_rst1 & (!XB11_wait_latency_counter[1] & (!ZB1L8 $ (!XB11_wait_latency_counter[0])))) ) ) ) # ( VB11L1 & ( !YB1L1 & ( (CB1_rst1 & (XB11_wait_latency_counter[0] & !XB11_wait_latency_counter[1])) ) ) );


--XB12L11 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex5_s1_translator|read_latency_shift_reg~0
XB12L11 = ( VB12L1 & ( YB1L1 & ( (CB1_rst1 & (!XB12_wait_latency_counter[1] & (!ZB1L8 $ (!XB12_wait_latency_counter[0])))) ) ) ) # ( VB12L1 & ( !YB1L1 & ( (CB1_rst1 & (XB12_wait_latency_counter[0] & !XB12_wait_latency_counter[1])) ) ) );


--AC1L11 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal7~0
AC1L11 = ( AC1L1 & ( AC1L3 & ( (RC1_W_alu_result[4] & (RC1_W_alu_result[6] & (!RC1_W_alu_result[5] & !RC1_W_alu_result[7]))) ) ) );


--XB7_wait_latency_counter[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pushbuttons_s1_translator|wait_latency_counter[0]
--register power-up is low

XB7_wait_latency_counter[0] = DFFEAS(XB7L14, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--WB7_mem_used[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pushbuttons_s1_agent_rsp_fifo|mem_used[1]
--register power-up is low

WB7_mem_used[1] = DFFEAS(WB7L5, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--XB7_wait_latency_counter[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pushbuttons_s1_translator|wait_latency_counter[1]
--register power-up is low

XB7_wait_latency_counter[1] = DFFEAS(XB7L15, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--XB7L8 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pushbuttons_s1_translator|read_latency_shift_reg~0
XB7L8 = (CB1_rst1 & !XB7_wait_latency_counter[1]);


--XB7L9 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pushbuttons_s1_translator|read_latency_shift_reg~1
XB7L9 = ( !WB7_mem_used[1] & ( XB7L8 & ( (AC1L11 & (!XB7_wait_latency_counter[0] $ (((!ZB1L8) # (!YB1L1))))) ) ) );


--T1_av_waitrequest is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|av_waitrequest
--register power-up is low

T1_av_waitrequest = DFFEAS(T1L68, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--WB1_mem_used[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]
--register power-up is low

WB1_mem_used[1] = DFFEAS(WB1L5, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RB1L9 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|sink_ready~0
RB1L9 = ( AC1L12 & ( (AC1L1 & (AC1L3 & (T1_av_waitrequest & !WB1_mem_used[1]))) ) );


--RB1L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|WideOr0~2
RB1L3 = ( !RB1L9 & ( R3L1 & ( (!VB10L1) # (!XB10_wait_latency_counter[0] $ (((ZB1L8 & YB1L1)))) ) ) ) # ( !RB1L9 & ( !R3L1 ) );


--RB1L4 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|WideOr0~3
RB1L4 = ( !XB7L9 & ( RB1L3 & ( (!RB1L2 & (!XB9L11 & (!XB11L11 & !XB12L11))) ) ) );


--VB12L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex5_s1_agent|m0_write~1
VB12L2 = (ZB1L8 & YB1L1);


--WB3_mem_used[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]
--register power-up is low

WB3_mem_used[1] = DFFEAS(WB3L5, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--XB3_wait_latency_counter[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[1]
--register power-up is low

XB3_wait_latency_counter[1] = DFFEAS(XB3L12, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--XB3_wait_latency_counter[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[0]
--register power-up is low

XB3_wait_latency_counter[0] = DFFEAS(XB3L13, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RB1L10 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|sink_ready~1
RB1L10 = ( XB3_wait_latency_counter[0] & ( AC1L16 & ( (CB1_rst1 & (!VB12L2 & (!WB3_mem_used[1] & !XB3_wait_latency_counter[1]))) ) ) ) # ( !XB3_wait_latency_counter[0] & ( AC1L16 & ( (CB1_rst1 & (VB12L2 & (!WB3_mem_used[1] & !XB3_wait_latency_counter[1]))) ) ) );


--WB6_mem_used[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem_used[1]
--register power-up is low

WB6_mem_used[1] = DFFEAS(WB6L5, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--XB6_wait_latency_counter[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|wait_latency_counter[1]
--register power-up is low

XB6_wait_latency_counter[1] = DFFEAS(XB6L15, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--XB6_wait_latency_counter[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|wait_latency_counter[0]
--register power-up is low

XB6_wait_latency_counter[0] = DFFEAS(XB6L16, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RB1L11 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|sink_ready~2
RB1L11 = ( !XB6_wait_latency_counter[1] & ( XB6_wait_latency_counter[0] & ( (CB1_rst1 & (!VB12L2 & (!WB6_mem_used[1] & AC1L17))) ) ) ) # ( !XB6_wait_latency_counter[1] & ( !XB6_wait_latency_counter[0] & ( (CB1_rst1 & (VB12L2 & (!WB6_mem_used[1] & AC1L17))) ) ) );


--XB8L11 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex0_s1_translator|read_latency_shift_reg~0
XB8L11 = ( AC1L10 & ( VB12L2 & ( (CB1_rst1 & (!XB8_wait_latency_counter[1] & (!XB8_wait_latency_counter[0] & !WB8_mem_used[1]))) ) ) ) # ( AC1L10 & ( !VB12L2 & ( (CB1_rst1 & (!XB8_wait_latency_counter[1] & (XB8_wait_latency_counter[0] & !WB8_mem_used[1]))) ) ) );


--AC1L9 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal5~1
AC1L9 = ( AC1L3 & ( (RC1_W_alu_result[4] & (RC1_W_alu_result[5] & (!RC1_W_alu_result[7] & AC1L1))) ) );


--XB2_wait_latency_counter[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:my_custom_ip_0_avalon_slave_0_translator|wait_latency_counter[1]
--register power-up is low

XB2_wait_latency_counter[1] = DFFEAS(XB2L13, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--XB2_wait_latency_counter[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:my_custom_ip_0_avalon_slave_0_translator|wait_latency_counter[0]
--register power-up is low

XB2_wait_latency_counter[0] = DFFEAS(XB2L14, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--WB2_mem_used[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_custom_ip_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]
--register power-up is low

WB2_mem_used[1] = DFFEAS(WB2L5, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--VB2L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:my_custom_ip_0_avalon_slave_0_agent|m0_write~0
VB2L1 = ( ZB1_read_accepted & ( !WB2_mem_used[1] & ( (CB1_rst1 & (RC1_d_write & !ZB1_write_accepted)) ) ) ) # ( !ZB1_read_accepted & ( !WB2_mem_used[1] & ( (CB1_rst1 & (((RC1_d_write & !ZB1_write_accepted)) # (RC1_d_read))) ) ) );


--XB2L7 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:my_custom_ip_0_avalon_slave_0_translator|read_latency_shift_reg~0
XB2L7 = (CB1_rst1 & !WB2_mem_used[1]);


--XB2L8 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:my_custom_ip_0_avalon_slave_0_translator|read_latency_shift_reg~1
XB2L8 = ( VB2L1 & ( XB2L7 & ( (AC1L9 & (AC1L18 & (!XB2_wait_latency_counter[1] & !XB2_wait_latency_counter[0]))) ) ) ) # ( !VB2L1 & ( XB2L7 & ( (AC1L9 & (AC1L18 & (!XB2_wait_latency_counter[1] & XB2_wait_latency_counter[0]))) ) ) );


--RB1L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|WideOr0~4
RB1L5 = (!RB1L10 & (!RB1L11 & (!XB8L11 & !XB2L8)));


--ZB1_end_begintransfer is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer
--register power-up is low

ZB1_end_begintransfer = DFFEAS(ZB1L4, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--XB8_read_latency_shift_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex0_s1_translator|read_latency_shift_reg[0]
--register power-up is low

XB8_read_latency_shift_reg[0] = DFFEAS(XB8L12, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--XB4_read_latency_shift_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg[0]
--register power-up is low

XB4_read_latency_shift_reg[0] = DFFEAS(XB4L36, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--WB4_mem[0][74] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][74]
--register power-up is low

WB4_mem[0][74] = DFFEAS(WB4L14, CLOCK_50, !Z1_r_sync_rst,  , WB4L12,  ,  ,  ,  );


--WB4_mem[0][56] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][56]
--register power-up is low

WB4_mem[0][56] = DFFEAS(WB4L15, CLOCK_50, !Z1_r_sync_rst,  , WB4L12,  ,  ,  ,  );


--SB2L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux_001:rsp_demux_003|src0_valid~0
SB2L1 = (XB4_read_latency_shift_reg[0] & ((!WB4_mem[0][74]) # (!WB4_mem[0][56])));


--XB5_read_latency_shift_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|read_latency_shift_reg[0]
--register power-up is low

XB5_read_latency_shift_reg[0] = DFFEAS(XB5L4, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--WB5_mem[0][74] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][74]
--register power-up is low

WB5_mem[0][74] = DFFEAS(WB5L14, CLOCK_50, !Z1_r_sync_rst,  , WB5L12,  ,  ,  ,  );


--WB5_mem[0][56] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][56]
--register power-up is low

WB5_mem[0][56] = DFFEAS(WB5L15, CLOCK_50, !Z1_r_sync_rst,  , WB5L12,  ,  ,  ,  );


--SB3L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux_001:rsp_demux_004|src0_valid~0
SB3L1 = (XB5_read_latency_shift_reg[0] & ((!WB5_mem[0][74]) # (!WB5_mem[0][56])));


--XB9_read_latency_shift_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex1_s1_translator|read_latency_shift_reg[0]
--register power-up is low

XB9_read_latency_shift_reg[0] = DFFEAS(XB9L12, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--XB10_read_latency_shift_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex2_s1_translator|read_latency_shift_reg[0]
--register power-up is low

XB10_read_latency_shift_reg[0] = DFFEAS(XB10L11, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--XB11_read_latency_shift_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex4_s1_translator|read_latency_shift_reg[0]
--register power-up is low

XB11_read_latency_shift_reg[0] = DFFEAS(XB11L12, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--XB12_read_latency_shift_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex5_s1_translator|read_latency_shift_reg[0]
--register power-up is low

XB12_read_latency_shift_reg[0] = DFFEAS(XB12L12, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--FC1L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|WideOr1~0
FC1L2 = (!XB9_read_latency_shift_reg[0] & (!XB10_read_latency_shift_reg[0] & (!XB11_read_latency_shift_reg[0] & !XB12_read_latency_shift_reg[0])));


--XB1_read_latency_shift_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg[0]
--register power-up is low

XB1_read_latency_shift_reg[0] = DFFEAS(XB1L27, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--XB2_read_latency_shift_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:my_custom_ip_0_avalon_slave_0_translator|read_latency_shift_reg[0]
--register power-up is low

XB2_read_latency_shift_reg[0] = DFFEAS(XB2L9, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--XB3_read_latency_shift_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|read_latency_shift_reg[0]
--register power-up is low

XB3_read_latency_shift_reg[0] = DFFEAS(RB1L10, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--XB6_read_latency_shift_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|read_latency_shift_reg[0]
--register power-up is low

XB6_read_latency_shift_reg[0] = DFFEAS(RB1L11, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--XB7_read_latency_shift_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pushbuttons_s1_translator|read_latency_shift_reg[0]
--register power-up is low

XB7_read_latency_shift_reg[0] = DFFEAS(XB7L10, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--FC1L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|WideOr1~1
FC1L3 = ( !XB7_read_latency_shift_reg[0] & ( (!XB1_read_latency_shift_reg[0] & (!XB2_read_latency_shift_reg[0] & (!XB3_read_latency_shift_reg[0] & !XB6_read_latency_shift_reg[0]))) ) );


--FC1_WideOr1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|WideOr1
FC1_WideOr1 = ( FC1L3 & ( (!XB8_read_latency_shift_reg[0] & (!SB2L1 & (!SB3L1 & FC1L2))) ) );


--ZB1L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|av_waitrequest~1
ZB1L2 = ( ZB1_end_begintransfer & ( FC1_WideOr1 & ( (RC1_d_write & (!RC1_d_read & ((ZB1_write_accepted) # (CB1_rst1)))) ) ) ) # ( !ZB1_end_begintransfer & ( FC1_WideOr1 & ( (RC1_d_write & (ZB1_write_accepted & !RC1_d_read)) ) ) ) # ( ZB1_end_begintransfer & ( !FC1_WideOr1 & ( ((RC1_d_write & ((ZB1_write_accepted) # (CB1_rst1)))) # (RC1_d_read) ) ) ) # ( !ZB1_end_begintransfer & ( !FC1_WideOr1 & ( ((RC1_d_write & ZB1_write_accepted)) # (RC1_d_read) ) ) );


--RC1_E_st_stall is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_stall
RC1_E_st_stall = ( RB1L5 & ( ZB1L2 & ( ((RC1_d_write & (ZB1L1 & RB1L4))) # (RC1L983) ) ) ) # ( !RB1L5 & ( ZB1L2 & ( RC1L983 ) ) ) # ( RB1L5 & ( !ZB1L2 & ( (RC1L983) # (RC1_d_write) ) ) ) # ( !RB1L5 & ( !ZB1L2 & ( (RC1L983) # (RC1_d_write) ) ) );


--AC1L7 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal4~0
AC1L7 = (RC1_W_alu_result[5] & (!RC1_W_alu_result[7] & (AC1L1 & AC1L3)));


--AC1L21 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|src_channel[4]~1
AC1L21 = ( AC1L18 & ( !AC1L20 & ( (!AC1L7) # ((!RC1_W_alu_result[4] & !AC1L14)) ) ) ) # ( !AC1L18 & ( !AC1L20 & ( (!AC1L7) # ((!AC1L14) # ((RC1_W_alu_result[3] & RC1_W_alu_result[4]))) ) ) );


--RB1L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|WideOr0~5
RB1L6 = ( !XB11L11 & ( RB1L3 & ( (!XB9L11 & (((!RB1L1) # (!AC1L21)) # (AC1L13))) ) ) );


--VB3_m0_write is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|m0_write
VB3_m0_write = ( AC1L14 & ( AC1L15 & ( (ZB1L8 & (AC1L7 & (YB1L1 & !WB3_mem_used[1]))) ) ) );


--RB1L12 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|sink_ready~3
RB1L12 = ( !ZB1_read_accepted & ( AC1L15 & ( (CB1_rst1 & (RC1_W_alu_result[6] & (AC1L7 & RC1_d_read))) ) ) );


--RB1L7 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|WideOr0~6
RB1L7 = ( RB1L12 & ( !XB2L8 & ( ((!XB3_wait_latency_counter[0] $ (VB3_m0_write)) # (XB3_wait_latency_counter[1])) # (WB3_mem_used[1]) ) ) ) # ( !RB1L12 & ( !XB2L8 ) );


--RB1L8 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|WideOr0~7
RB1L8 = ( !XB8L11 & ( RB1L7 & ( (!RB1L11 & (!XB12L11 & (!XB7L9 & RB1L6))) ) ) );


--ZB1L10 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted~0
ZB1L10 = ( RB1L8 & ( !ZB1L2 & ( ZB1_write_accepted ) ) ) # ( !RB1L8 & ( !ZB1L2 & ( ((CB1_rst1 & RC1_d_write)) # (ZB1_write_accepted) ) ) );


--WB8L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex0_s1_agent_rsp_fifo|write~0
WB8L6 = ( VB12L2 & ( (!XB8_wait_latency_counter[1] & (AC1L10 & (!XB8_wait_latency_counter[0] $ (WB8_mem_used[1])))) ) ) # ( !VB12L2 & ( (!XB8_wait_latency_counter[1] & (XB8_wait_latency_counter[0] & AC1L10)) ) );


--WB8_mem_used[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex0_s1_agent_rsp_fifo|mem_used[0]
--register power-up is low

WB8_mem_used[0] = DFFEAS(WB8L3, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--WB8L7 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex0_s1_agent_rsp_fifo|write~1
WB8L7 = (CB1_rst1 & (RC1_d_read & !ZB1_read_accepted));


--WB8L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex0_s1_agent_rsp_fifo|mem_used[1]~0
WB8L5 = ( WB8L7 & ( (!WB8_mem_used[0] & (WB8_mem_used[1])) # (WB8_mem_used[0] & (!XB8_read_latency_shift_reg[0] & ((WB8L6) # (WB8_mem_used[1])))) ) ) # ( !WB8L7 & ( (WB8_mem_used[1] & ((!XB8_read_latency_shift_reg[0]) # (!WB8_mem_used[0]))) ) );


--RC1_E_src1[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[4]
--register power-up is low

RC1_E_src1[4] = DFFEAS(RC1L705, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1_E_src2[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[4]
--register power-up is low

RC1_E_src2[4] = DFFEAS(RC1L741, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1L360 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[4]~2
RC1L360 = (!RC1_E_src1[4] & ((!RC1_R_logic_op[1] & (!RC1_R_logic_op[0] & !RC1_E_src2[4])) # (RC1_R_logic_op[1] & ((RC1_E_src2[4]))))) # (RC1_E_src1[4] & (!RC1_R_logic_op[1] $ (((!RC1_R_logic_op[0]) # (!RC1_E_src2[4])))));


--RC1L316 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[4]~3
RC1L316 = ( RC1L70 & ( (!RC1_R_ctrl_shift_rot & ((!RC1_R_ctrl_logic) # ((RC1L360)))) # (RC1_R_ctrl_shift_rot & (((RC1_E_shift_rot_result[4])))) ) ) # ( !RC1L70 & ( (!RC1_R_ctrl_shift_rot & (RC1_R_ctrl_logic & ((RC1L360)))) # (RC1_R_ctrl_shift_rot & (((RC1_E_shift_rot_result[4])))) ) );


--RC1_E_src1[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[6]
--register power-up is low

RC1_E_src1[6] = DFFEAS(RC1L707, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1L362 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[6]~3
RC1L362 = (!RC1_E_src1[6] & ((!RC1_R_logic_op[1] & (!RC1_R_logic_op[0] & !RC1_E_src2[6])) # (RC1_R_logic_op[1] & ((RC1_E_src2[6]))))) # (RC1_E_src1[6] & (!RC1_R_logic_op[1] $ (((!RC1_R_logic_op[0]) # (!RC1_E_src2[6])))));


--RC1L318 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[6]~4
RC1L318 = ( RC1L74 & ( (!RC1_R_ctrl_shift_rot & ((!RC1_R_ctrl_logic) # ((RC1L362)))) # (RC1_R_ctrl_shift_rot & (((RC1_E_shift_rot_result[6])))) ) ) # ( !RC1L74 & ( (!RC1_R_ctrl_shift_rot & (RC1_R_ctrl_logic & ((RC1L362)))) # (RC1_R_ctrl_shift_rot & (((RC1_E_shift_rot_result[6])))) ) );


--RC1_E_src1[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[5]
--register power-up is low

RC1_E_src1[5] = DFFEAS(RC1L706, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1L361 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[5]~4
RC1L361 = (!RC1_E_src2[5] & ((!RC1_R_logic_op[1] & (!RC1_R_logic_op[0] & !RC1_E_src1[5])) # (RC1_R_logic_op[1] & ((RC1_E_src1[5]))))) # (RC1_E_src2[5] & (!RC1_R_logic_op[1] $ (((!RC1_R_logic_op[0]) # (!RC1_E_src1[5])))));


--RC1L317 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[5]~5
RC1L317 = ( RC1L78 & ( (!RC1_R_ctrl_shift_rot & ((!RC1_R_ctrl_logic) # ((RC1L361)))) # (RC1_R_ctrl_shift_rot & (((RC1_E_shift_rot_result[5])))) ) ) # ( !RC1L78 & ( (!RC1_R_ctrl_shift_rot & (RC1_R_ctrl_logic & ((RC1L361)))) # (RC1_R_ctrl_shift_rot & (((RC1_E_shift_rot_result[5])))) ) );


--RC1_E_src1[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[7]
--register power-up is low

RC1_E_src1[7] = DFFEAS(RC1L708, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1L363 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[7]~5
RC1L363 = (!RC1_E_src1[7] & ((!RC1_R_logic_op[1] & (!RC1_R_logic_op[0] & !RC1_E_src2[7])) # (RC1_R_logic_op[1] & ((RC1_E_src2[7]))))) # (RC1_E_src1[7] & (!RC1_R_logic_op[1] $ (((!RC1_R_logic_op[0]) # (!RC1_E_src2[7])))));


--RC1L319 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[7]~6
RC1L319 = ( RC1L82 & ( (!RC1_R_ctrl_shift_rot & ((!RC1_R_ctrl_logic) # ((RC1L363)))) # (RC1_R_ctrl_shift_rot & (((RC1_E_shift_rot_result[7])))) ) ) # ( !RC1L82 & ( (!RC1_R_ctrl_shift_rot & (RC1_R_ctrl_logic & ((RC1L363)))) # (RC1_R_ctrl_shift_rot & (((RC1_E_shift_rot_result[7])))) ) );


--RC1_E_src1[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[13]
--register power-up is low

RC1_E_src1[13] = DFFEAS(RC1L714, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1L369 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[13]~6
RC1L369 = (!RC1_E_src1[13] & ((!RC1_R_logic_op[1] & (!RC1_R_logic_op[0] & !RC1_E_src2[13])) # (RC1_R_logic_op[1] & ((RC1_E_src2[13]))))) # (RC1_E_src1[13] & (!RC1_R_logic_op[1] $ (((!RC1_R_logic_op[0]) # (!RC1_E_src2[13])))));


--RC1L325 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[13]~7
RC1L325 = ( RC1L86 & ( (!RC1_R_ctrl_shift_rot & ((!RC1_R_ctrl_logic) # ((RC1L369)))) # (RC1_R_ctrl_shift_rot & (((RC1_E_shift_rot_result[13])))) ) ) # ( !RC1L86 & ( (!RC1_R_ctrl_shift_rot & (RC1_R_ctrl_logic & ((RC1L369)))) # (RC1_R_ctrl_shift_rot & (((RC1_E_shift_rot_result[13])))) ) );


--RC1_E_src1[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[15]
--register power-up is low

RC1_E_src1[15] = DFFEAS(RC1L716, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1L371 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[15]~7
RC1L371 = (!RC1_E_src1[15] & ((!RC1_R_logic_op[1] & (!RC1_R_logic_op[0] & !RC1_E_src2[15])) # (RC1_R_logic_op[1] & ((RC1_E_src2[15]))))) # (RC1_E_src1[15] & (!RC1_R_logic_op[1] $ (((!RC1_R_logic_op[0]) # (!RC1_E_src2[15])))));


--RC1L327 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[15]~8
RC1L327 = ( RC1L90 & ( (!RC1_R_ctrl_shift_rot & ((!RC1_R_ctrl_logic) # ((RC1L371)))) # (RC1_R_ctrl_shift_rot & (((RC1_E_shift_rot_result[15])))) ) ) # ( !RC1L90 & ( (!RC1_R_ctrl_shift_rot & (RC1_R_ctrl_logic & ((RC1L371)))) # (RC1_R_ctrl_shift_rot & (((RC1_E_shift_rot_result[15])))) ) );


--RC1_E_src1[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[16]
--register power-up is low

RC1_E_src1[16] = DFFEAS(RC1L717, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1L372 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[16]~8
RC1L372 = (!RC1_E_src1[16] & ((!RC1_R_logic_op[1] & (!RC1_R_logic_op[0] & !RC1_E_src2[16])) # (RC1_R_logic_op[1] & ((RC1_E_src2[16]))))) # (RC1_E_src1[16] & (!RC1_R_logic_op[1] $ (((!RC1_R_logic_op[0]) # (!RC1_E_src2[16])))));


--RC1L328 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[16]~9
RC1L328 = ( RC1L94 & ( (!RC1_R_ctrl_shift_rot & ((!RC1_R_ctrl_logic) # ((RC1L372)))) # (RC1_R_ctrl_shift_rot & (((RC1_E_shift_rot_result[16])))) ) ) # ( !RC1L94 & ( (!RC1_R_ctrl_shift_rot & (RC1_R_ctrl_logic & ((RC1L372)))) # (RC1_R_ctrl_shift_rot & (((RC1_E_shift_rot_result[16])))) ) );


--RC1_E_src1[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[14]
--register power-up is low

RC1_E_src1[14] = DFFEAS(RC1L715, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1L370 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[14]~9
RC1L370 = (!RC1_E_src2[14] & ((!RC1_R_logic_op[1] & (!RC1_R_logic_op[0] & !RC1_E_src1[14])) # (RC1_R_logic_op[1] & ((RC1_E_src1[14]))))) # (RC1_E_src2[14] & (!RC1_R_logic_op[1] $ (((!RC1_R_logic_op[0]) # (!RC1_E_src1[14])))));


--RC1L326 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[14]~10
RC1L326 = ( RC1L98 & ( (!RC1_R_ctrl_shift_rot & ((!RC1_R_ctrl_logic) # ((RC1L370)))) # (RC1_R_ctrl_shift_rot & (((RC1_E_shift_rot_result[14])))) ) ) # ( !RC1L98 & ( (!RC1_R_ctrl_shift_rot & (RC1_R_ctrl_logic & ((RC1L370)))) # (RC1_R_ctrl_shift_rot & (((RC1_E_shift_rot_result[14])))) ) );


--RC1_E_src1[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[10]
--register power-up is low

RC1_E_src1[10] = DFFEAS(RC1L711, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1L366 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[10]~10
RC1L366 = (!RC1_E_src1[10] & ((!RC1_R_logic_op[1] & (!RC1_R_logic_op[0] & !RC1_E_src2[10])) # (RC1_R_logic_op[1] & ((RC1_E_src2[10]))))) # (RC1_E_src1[10] & (!RC1_R_logic_op[1] $ (((!RC1_R_logic_op[0]) # (!RC1_E_src2[10])))));


--RC1L322 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[10]~11
RC1L322 = ( RC1L102 & ( (!RC1_R_ctrl_shift_rot & ((!RC1_R_ctrl_logic) # ((RC1L366)))) # (RC1_R_ctrl_shift_rot & (((RC1_E_shift_rot_result[10])))) ) ) # ( !RC1L102 & ( (!RC1_R_ctrl_shift_rot & (RC1_R_ctrl_logic & ((RC1L366)))) # (RC1_R_ctrl_shift_rot & (((RC1_E_shift_rot_result[10])))) ) );


--RC1_E_src1[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[8]
--register power-up is low

RC1_E_src1[8] = DFFEAS(RC1L709, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1L364 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[8]~11
RC1L364 = (!RC1_E_src2[8] & ((!RC1_R_logic_op[1] & (!RC1_R_logic_op[0] & !RC1_E_src1[8])) # (RC1_R_logic_op[1] & ((RC1_E_src1[8]))))) # (RC1_E_src2[8] & (!RC1_R_logic_op[1] $ (((!RC1_R_logic_op[0]) # (!RC1_E_src1[8])))));


--RC1L320 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[8]~12
RC1L320 = ( RC1L106 & ( (!RC1_R_ctrl_shift_rot & ((!RC1_R_ctrl_logic) # ((RC1L364)))) # (RC1_R_ctrl_shift_rot & (((RC1_E_shift_rot_result[8])))) ) ) # ( !RC1L106 & ( (!RC1_R_ctrl_shift_rot & (RC1_R_ctrl_logic & ((RC1L364)))) # (RC1_R_ctrl_shift_rot & (((RC1_E_shift_rot_result[8])))) ) );


--RC1_E_src1[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[9]
--register power-up is low

RC1_E_src1[9] = DFFEAS(RC1L710, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1L365 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[9]~12
RC1L365 = (!RC1_E_src2[9] & ((!RC1_R_logic_op[1] & (!RC1_R_logic_op[0] & !RC1_E_src1[9])) # (RC1_R_logic_op[1] & ((RC1_E_src1[9]))))) # (RC1_E_src2[9] & (!RC1_R_logic_op[1] $ (((!RC1_R_logic_op[0]) # (!RC1_E_src1[9])))));


--RC1L321 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[9]~13
RC1L321 = ( RC1L110 & ( (!RC1_R_ctrl_shift_rot & ((!RC1_R_ctrl_logic) # ((RC1L365)))) # (RC1_R_ctrl_shift_rot & (((RC1_E_shift_rot_result[9])))) ) ) # ( !RC1L110 & ( (!RC1_R_ctrl_shift_rot & (RC1_R_ctrl_logic & ((RC1L365)))) # (RC1_R_ctrl_shift_rot & (((RC1_E_shift_rot_result[9])))) ) );


--RC1_E_src1[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[11]
--register power-up is low

RC1_E_src1[11] = DFFEAS(RC1L712, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1L367 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[11]~13
RC1L367 = (!RC1_E_src1[11] & ((!RC1_R_logic_op[1] & (!RC1_R_logic_op[0] & !RC1_E_src2[11])) # (RC1_R_logic_op[1] & ((RC1_E_src2[11]))))) # (RC1_E_src1[11] & (!RC1_R_logic_op[1] $ (((!RC1_R_logic_op[0]) # (!RC1_E_src2[11])))));


--RC1L323 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[11]~14
RC1L323 = ( RC1L114 & ( (!RC1_R_ctrl_shift_rot & ((!RC1_R_ctrl_logic) # ((RC1L367)))) # (RC1_R_ctrl_shift_rot & (((RC1_E_shift_rot_result[11])))) ) ) # ( !RC1L114 & ( (!RC1_R_ctrl_shift_rot & (RC1_R_ctrl_logic & ((RC1L367)))) # (RC1_R_ctrl_shift_rot & (((RC1_E_shift_rot_result[11])))) ) );


--RC1_E_src1[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[12]
--register power-up is low

RC1_E_src1[12] = DFFEAS(RC1L713, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1L368 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[12]~14
RC1L368 = (!RC1_E_src1[12] & ((!RC1_R_logic_op[1] & (!RC1_R_logic_op[0] & !RC1_E_src2[12])) # (RC1_R_logic_op[1] & ((RC1_E_src2[12]))))) # (RC1_E_src1[12] & (!RC1_R_logic_op[1] $ (((!RC1_R_logic_op[0]) # (!RC1_E_src2[12])))));


--RC1L324 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[12]~15
RC1L324 = ( RC1L118 & ( (!RC1_R_ctrl_shift_rot & ((!RC1_R_ctrl_logic) # ((RC1L368)))) # (RC1_R_ctrl_shift_rot & (((RC1_E_shift_rot_result[12])))) ) ) # ( !RC1L118 & ( (!RC1_R_ctrl_shift_rot & (RC1_R_ctrl_logic & ((RC1L368)))) # (RC1_R_ctrl_shift_rot & (((RC1_E_shift_rot_result[12])))) ) );


--VB9L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex1_s1_agent|m0_write~0
VB9L1 = (!WB9_mem_used[1] & AC1L8);


--XB9L16 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex1_s1_translator|wait_latency_counter~0
XB9L16 = ( YB1L1 & ( (!XB9_wait_latency_counter[0] & (VB9L1 & ((!ZB1L8) # (XB9_wait_latency_counter[1])))) ) );


--WB9_mem_used[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex1_s1_agent_rsp_fifo|mem_used[0]
--register power-up is low

WB9_mem_used[0] = DFFEAS(WB9L3, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--WB9L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex1_s1_agent_rsp_fifo|write~0
WB9L6 = ( VB12L2 & ( WB8L7 & ( (!XB9_wait_latency_counter[1] & (!XB9_wait_latency_counter[0] $ (((!AC1L8) # (WB9_mem_used[1]))))) ) ) ) # ( !VB12L2 & ( WB8L7 & ( (XB9_wait_latency_counter[0] & !XB9_wait_latency_counter[1]) ) ) );


--WB9L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex1_s1_agent_rsp_fifo|mem_used[1]~0
WB9L5 = ( WB9L6 & ( (!WB9_mem_used[0] & (WB9_mem_used[1])) # (WB9_mem_used[0] & (!XB9_read_latency_shift_reg[0] & ((AC1L8) # (WB9_mem_used[1])))) ) ) # ( !WB9L6 & ( (WB9_mem_used[1] & ((!XB9_read_latency_shift_reg[0]) # (!WB9_mem_used[0]))) ) );


--XB9L17 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex1_s1_translator|wait_latency_counter~1
XB9L17 = ( YB1L1 & ( (VB9L1 & ((!XB9_wait_latency_counter[0] & ((XB9_wait_latency_counter[1]))) # (XB9_wait_latency_counter[0] & (ZB1L8 & !XB9_wait_latency_counter[1])))) ) );


--XB10L15 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex2_s1_translator|wait_latency_counter~0
XB10L15 = ( YB1L1 & ( (!XB10_wait_latency_counter[0] & (VB10L1 & ((!ZB1L8) # (XB10_wait_latency_counter[1])))) ) );


--WB10_mem_used[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex2_s1_agent_rsp_fifo|mem_used[0]
--register power-up is low

WB10_mem_used[0] = DFFEAS(WB10L3, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--WB10L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex2_s1_agent_rsp_fifo|write~0
WB10L6 = ( WB8L7 & ( (!XB10_wait_latency_counter[1] & (!XB10_wait_latency_counter[0] $ (((!VB10L1) # (!VB12L2))))) ) );


--WB10L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex2_s1_agent_rsp_fifo|mem_used[1]~0
WB10L5 = ( WB10_mem_used[0] & ( WB10L6 & ( (!XB10_read_latency_shift_reg[0] & (((AC1L7 & AC1L4)) # (WB10_mem_used[1]))) ) ) ) # ( !WB10_mem_used[0] & ( WB10L6 & ( WB10_mem_used[1] ) ) ) # ( WB10_mem_used[0] & ( !WB10L6 & ( (WB10_mem_used[1] & !XB10_read_latency_shift_reg[0]) ) ) ) # ( !WB10_mem_used[0] & ( !WB10L6 & ( WB10_mem_used[1] ) ) );


--XB10L16 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex2_s1_translator|wait_latency_counter~1
XB10L16 = ( YB1L1 & ( (VB10L1 & ((!XB10_wait_latency_counter[0] & ((XB10_wait_latency_counter[1]))) # (XB10_wait_latency_counter[0] & (ZB1L8 & !XB10_wait_latency_counter[1])))) ) );


--XB11L16 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex4_s1_translator|wait_latency_counter~0
XB11L16 = ( YB1L1 & ( (!XB11_wait_latency_counter[0] & (VB11L1 & ((!ZB1L8) # (XB11_wait_latency_counter[1])))) ) );


--XB11L17 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex4_s1_translator|wait_latency_counter~1
XB11L17 = ( YB1L1 & ( (VB11L1 & ((!XB11_wait_latency_counter[0] & ((XB11_wait_latency_counter[1]))) # (XB11_wait_latency_counter[0] & (ZB1L8 & !XB11_wait_latency_counter[1])))) ) );


--AC1L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal2~2
AC1L5 = (!RC1_W_alu_result[5] & (!RC1_W_alu_result[7] & (AC1L1 & AC1L3)));


--WB11_mem_used[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex4_s1_agent_rsp_fifo|mem_used[0]
--register power-up is low

WB11_mem_used[0] = DFFEAS(WB11L3, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--WB11L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex4_s1_agent_rsp_fifo|write~0
WB11L6 = ( WB8L7 & ( (!XB11_wait_latency_counter[1] & (!XB11_wait_latency_counter[0] $ (((!VB11L1) # (!VB12L2))))) ) );


--WB11L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex4_s1_agent_rsp_fifo|mem_used[1]~0
WB11L5 = ( WB11_mem_used[0] & ( WB11L6 & ( (!XB11_read_latency_shift_reg[0] & (((AC1L5 & AC1L6)) # (WB11_mem_used[1]))) ) ) ) # ( !WB11_mem_used[0] & ( WB11L6 & ( WB11_mem_used[1] ) ) ) # ( WB11_mem_used[0] & ( !WB11L6 & ( (WB11_mem_used[1] & !XB11_read_latency_shift_reg[0]) ) ) ) # ( !WB11_mem_used[0] & ( !WB11L6 & ( WB11_mem_used[1] ) ) );


--XB12L16 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex5_s1_translator|wait_latency_counter~0
XB12L16 = ( YB1L1 & ( (!XB12_wait_latency_counter[0] & (VB12L1 & ((!ZB1L8) # (XB12_wait_latency_counter[1])))) ) );


--XB12L17 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex5_s1_translator|wait_latency_counter~1
XB12L17 = ( YB1L1 & ( (VB12L1 & ((!XB12_wait_latency_counter[0] & ((XB12_wait_latency_counter[1]))) # (XB12_wait_latency_counter[0] & (ZB1L8 & !XB12_wait_latency_counter[1])))) ) );


--WB12_mem_used[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex5_s1_agent_rsp_fifo|mem_used[0]
--register power-up is low

WB12_mem_used[0] = DFFEAS(WB12L3, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--WB12L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex5_s1_agent_rsp_fifo|write~0
WB12L6 = ( WB8L7 & ( (!XB12_wait_latency_counter[1] & (!XB12_wait_latency_counter[0] $ (((!VB12L1) # (!VB12L2))))) ) );


--WB12L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex5_s1_agent_rsp_fifo|mem_used[1]~0
WB12L5 = ( WB12_mem_used[0] & ( WB12L6 & ( (!XB12_read_latency_shift_reg[0] & (((AC1L5 & AC1L4)) # (WB12_mem_used[1]))) ) ) ) # ( !WB12_mem_used[0] & ( WB12L6 & ( WB12_mem_used[1] ) ) ) # ( WB12_mem_used[0] & ( !WB12L6 & ( (WB12_mem_used[1] & !XB12_read_latency_shift_reg[0]) ) ) ) # ( !WB12_mem_used[0] & ( !WB12L6 & ( WB12_mem_used[1] ) ) );


--V1_current_state.SWEEP_RIGHT is nios_system:u0|lab4:my_custom_ip_0|current_state.SWEEP_RIGHT
--register power-up is low

V1_current_state.SWEEP_RIGHT = DFFEAS(V1L499, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--V1_current_state.SWEEP_LEFT is nios_system:u0|lab4:my_custom_ip_0|current_state.SWEEP_LEFT
--register power-up is low

V1_current_state.SWEEP_LEFT = DFFEAS(V1L500, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--V1L291 is nios_system:u0|lab4:my_custom_ip_0|Equal0~0
V1L291 = (V1_periodCount[19] & V1_periodCount[17]);


--V1L292 is nios_system:u0|lab4:my_custom_ip_0|Equal0~1
V1L292 = ( !V1_periodCount[20] & ( !V1_periodCount[5] & ( (!V1_periodCount[26] & (!V1_periodCount[24] & (!V1_periodCount[23] & !V1_periodCount[21]))) ) ) );


--V1L293 is nios_system:u0|lab4:my_custom_ip_0|Equal0~2
V1L293 = ( !V1_periodCount[25] & ( !V1_periodCount[22] & ( (!V1_periodCount[31] & (!V1_periodCount[29] & (!V1_periodCount[28] & !V1_periodCount[27]))) ) ) );


--V1L294 is nios_system:u0|lab4:my_custom_ip_0|Equal0~3
V1L294 = ( !V1_periodCount[12] & ( !V1_periodCount[11] & ( (!V1_periodCount[30] & (V1_periodCount[16] & (!V1_periodCount[15] & V1_periodCount[14]))) ) ) );


--V1L295 is nios_system:u0|lab4:my_custom_ip_0|Equal0~4
V1L295 = ( !V1_periodCount[1] & ( !V1_periodCount[0] & ( (V1_periodCount[6] & (!V1_periodCount[4] & (!V1_periodCount[3] & !V1_periodCount[2]))) ) ) );


--V1L296 is nios_system:u0|lab4:my_custom_ip_0|Equal0~5
V1L296 = ( !V1_periodCount[8] & ( !V1_periodCount[7] & ( (V1_periodCount[18] & (!V1_periodCount[13] & (!V1_periodCount[10] & V1_periodCount[9]))) ) ) );


--V1L297 is nios_system:u0|lab4:my_custom_ip_0|Equal0~6
V1L297 = ( V1L295 & ( V1L296 & ( (V1L291 & (V1L292 & (V1L293 & V1L294))) ) ) );


--V1L251 is nios_system:u0|lab4:my_custom_ip_0|current_angle[2]~2
V1L251 = (V1L297 & ((!V1_current_state.SWEEP_RIGHT) # (V1_current_state.SWEEP_LEFT)));


--CB1_state is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|state
--register power-up is low

CB1_state = AMPP_FUNCTION(A1L51, CB1L45, !A1L43);


--CB1_user_saw_rvalid is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid
--register power-up is low

CB1_user_saw_rvalid = AMPP_FUNCTION(A1L51, CB1L81, !A1L43);


--A1L52 is jtag.bp.u0_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_tdi
A1L52 = INPUT();


--CB1L68 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~0
CB1L68 = AMPP_FUNCTION(!A1L45, !CB1_state, !CB1_count[1], !CB1_user_saw_rvalid, !CB1_td_shift[9], !A1L52);


--CB1_tck_t_dav is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|tck_t_dav
--register power-up is low

CB1_tck_t_dav = AMPP_FUNCTION(A1L51, CB1L54, !A1L43);


--CB1_td_shift[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[1]
--register power-up is low

CB1_td_shift[1] = AMPP_FUNCTION(A1L51, CB1L72, !A1L43, CB1L57);


--CB1_count[9] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[9]
--register power-up is low

CB1_count[9] = AMPP_FUNCTION(A1L51, CB1L15, !A1L43, CB1L57);


--CB1_rvalid is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rvalid
--register power-up is low

CB1_rvalid = AMPP_FUNCTION(CLOCK_50, CB1_rvalid0, !Z1_r_sync_rst);


--CB1L69 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~1
CB1L69 = AMPP_FUNCTION(!CB1_state, !CB1L68, !CB1_tck_t_dav, !CB1_td_shift[1], !CB1_count[9], !CB1_rvalid);


--A1L49 is jtag.bp.u0_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_jtag_state_sdr
A1L49 = INPUT();


--A1L54 is jtag.bp.u0_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_usr1
A1L54 = INPUT();


--A1L44 is jtag.bp.u0_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_ena
A1L44 = INPUT();


--A1L47 is jtag.bp.u0_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_jtag_state_cdr
A1L47 = INPUT();


--CB1L57 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~2
CB1L57 = AMPP_FUNCTION(!A1L49, !A1L54, !A1L44, !A1L47);


--QD3_din_s1 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1
--register power-up is low

QD3_din_s1 = DFFEAS(CD1_monitor_ready, A1L77,  ,  ,  ,  ,  ,  ,  );


--KD1_MonDReg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]
--register power-up is low

KD1_MonDReg[0] = DFFEAS(KD1L88, CLOCK_50,  ,  , KD1L50,  ,  ,  ,  );


--ND1L57 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~8
ND1L57 = ( KD1_MonDReg[0] & ( (!LD1L2 & ((!A1L58) # ((AD1_break_readreg[0])))) # (LD1L2 & (((ND1_sr[2])))) ) ) # ( !KD1_MonDReg[0] & ( (!LD1L2 & (A1L58 & ((AD1_break_readreg[0])))) # (LD1L2 & (((ND1_sr[2])))) ) );


--ND1L23 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[13]~9
ND1L23 = (A1L57 & ((!A1L70) # ((!A1L56) # (A1L81))));


--ND1L24 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[13]~10
ND1L24 = (!A1L81 & (A1L56 & ((A1L61) # (A1L70))));


--A1L75 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_udr
A1L75 = INPUT();


--LD1_virtual_state_uir is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios_system_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_uir
LD1_virtual_state_uir = (A1L81 & (A1L56 & A1L75));


--QD2_din_s1 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1
--register power-up is low

QD2_din_s1 = DFFEAS(RC1_hbreak_enabled, A1L77,  ,  ,  ,  ,  ,  ,  );


--RC1_R_wr_dst_reg is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_wr_dst_reg
--register power-up is low

RC1_R_wr_dst_reg = DFFEAS(RC1_D_wr_dst_reg, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1_W_valid is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_valid
--register power-up is low

RC1_W_valid = DFFEAS(RC1L849, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1_W_rf_wren is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wren
RC1_W_rf_wren = ((RC1_R_wr_dst_reg & RC1_W_valid)) # (Z1_r_sync_rst);


--RC1_R_ctrl_ld is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_ld
--register power-up is low

RC1_R_ctrl_ld = DFFEAS(RC1L233, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1_W_cmp_result is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_cmp_result
--register power-up is low

RC1_W_cmp_result = DFFEAS(RC1L347, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1_W_control_rd_data[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_control_rd_data[0]
--register power-up is low

RC1_W_control_rd_data[0] = DFFEAS(RC1L350, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1_R_dst_regnum[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_dst_regnum[0]
--register power-up is low

RC1_R_dst_regnum[0] = DFFEAS(RC1L259, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1_R_dst_regnum[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_dst_regnum[1]
--register power-up is low

RC1_R_dst_regnum[1] = DFFEAS(RC1L261, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1_R_dst_regnum[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_dst_regnum[2]
--register power-up is low

RC1_R_dst_regnum[2] = DFFEAS(RC1L263, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1_R_dst_regnum[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_dst_regnum[3]
--register power-up is low

RC1_R_dst_regnum[3] = DFFEAS(RC1L265, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1_R_dst_regnum[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_dst_regnum[4]
--register power-up is low

RC1_R_dst_regnum[4] = DFFEAS(RC1L267, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--Z1_altera_reset_synchronizer_int_chain[3] is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]
--register power-up is low

Z1_altera_reset_synchronizer_int_chain[3] = DFFEAS(Z1_altera_reset_synchronizer_int_chain[2], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--Z1_altera_reset_synchronizer_int_chain[2] is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]
--register power-up is low

Z1_altera_reset_synchronizer_int_chain[2] = DFFEAS(Z1_altera_reset_synchronizer_int_chain[1], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--Z1_r_sync_rst_chain[2] is nios_system:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[2]
--register power-up is low

Z1_r_sync_rst_chain[2] = DFFEAS(Z1L18, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--Z1L17 is nios_system:u0|altera_reset_controller:rst_controller|r_sync_rst_chain~0
Z1L17 = (Z1_altera_reset_synchronizer_int_chain[2] & Z1_r_sync_rst_chain[2]);


--RC1_d_read_nxt is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_read_nxt
RC1_d_read_nxt = (!RC1_d_read & (RC1_E_new_inst & ((RC1_R_ctrl_ld)))) # (RC1_d_read & (((RC1_E_new_inst & RC1_R_ctrl_ld)) # (FC1_WideOr1)));


--ZB1L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted~0
ZB1L6 = ( RB1L5 & ( FC1_WideOr1 & ( ((CB1_rst1 & (RC1_d_read & !RB1L4))) # (ZB1_read_accepted) ) ) ) # ( !RB1L5 & ( FC1_WideOr1 & ( ((CB1_rst1 & RC1_d_read)) # (ZB1_read_accepted) ) ) );


--RC1_D_iw[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[11]
--register power-up is low

RC1_D_iw[11] = DFFEAS(RC1L610, CLOCK_50, !Z1_r_sync_rst,  , RC1L665,  ,  ,  ,  );


--RC1_D_iw[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[13]
--register power-up is low

RC1_D_iw[13] = DFFEAS(RC1L612, CLOCK_50, !Z1_r_sync_rst,  , RC1L665,  ,  ,  ,  );


--RC1_D_iw[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[15]
--register power-up is low

RC1_D_iw[15] = DFFEAS(RC1L614, CLOCK_50, !Z1_r_sync_rst,  , RC1L665,  ,  ,  ,  );


--RC1_D_iw[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[16]
--register power-up is low

RC1_D_iw[16] = DFFEAS(RC1L615, CLOCK_50, !Z1_r_sync_rst,  , RC1L665,  ,  ,  ,  );


--RC1L564 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~0
RC1L564 = ( RC1_D_iw[15] & ( !RC1_D_iw[16] & ( (!RC1_D_iw[11] & (RC1_D_iw[12] & (!RC1_D_iw[13] & RC1_D_iw[14]))) ) ) );


--RC1_D_iw[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[1]
--register power-up is low

RC1_D_iw[1] = DFFEAS(RC1L600, CLOCK_50, !Z1_r_sync_rst,  , RC1L665,  ,  ,  ,  );


--RC1_D_iw[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[3]
--register power-up is low

RC1_D_iw[3] = DFFEAS(RC1L602, CLOCK_50, !Z1_r_sync_rst,  , RC1L665,  ,  ,  ,  );


--RC1_D_iw[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[4]
--register power-up is low

RC1_D_iw[4] = DFFEAS(RC1L603, CLOCK_50, !Z1_r_sync_rst,  , RC1L665,  ,  ,  ,  );


--RC1_D_iw[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[5]
--register power-up is low

RC1_D_iw[5] = DFFEAS(RC1L604, CLOCK_50, !Z1_r_sync_rst,  , RC1L665,  ,  ,  ,  );


--RC1L549 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~0
RC1L549 = ( RC1_D_iw[4] & ( RC1_D_iw[5] & ( (!RC1_D_iw[0] & (RC1_D_iw[1] & (!RC1_D_iw[2] & RC1_D_iw[3]))) ) ) );


--RC1L565 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~1
RC1L565 = ( !RC1_D_iw[15] & ( !RC1_D_iw[16] & ( (RC1_D_iw[11] & (RC1_D_iw[12] & (!RC1_D_iw[13] & RC1_D_iw[14]))) ) ) );


--RC1L212 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_break~0
RC1L212 = (!RC1_D_iw[14] & RC1_D_iw[15]);


--RC1_R_ctrl_shift_rot_right is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_shift_rot_right
--register power-up is low

RC1_R_ctrl_shift_rot_right = DFFEAS(RC1L248, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1L436 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[2]~0
RC1L436 = (!RC1_R_ctrl_shift_rot_right & ((RC1_E_shift_rot_result[1]))) # (RC1_R_ctrl_shift_rot_right & (RC1_E_shift_rot_result[3]));


--RC1L234 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_logic~0
RC1L234 = ( RC1L549 & ( (!RC1_D_iw[11] & (RC1_D_iw[12] & (RC1_D_iw[13] & !RC1_D_iw[16]))) ) );


--RC1_E_valid_from_R is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_valid_from_R
--register power-up is low

RC1_E_valid_from_R = DFFEAS(RC1L548, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1_R_ctrl_br is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_br
--register power-up is low

RC1_R_ctrl_br = DFFEAS(RC1L672, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1_R_valid is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_valid
--register power-up is low

RC1_R_valid = DFFEAS(RC1_D_valid, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1_R_ctrl_retaddr is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_retaddr
--register power-up is low

RC1_R_ctrl_retaddr = DFFEAS(RC1L243, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1L718 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1~0
RC1L718 = (!RC1_E_valid_from_R & (((RC1_R_valid & RC1_R_ctrl_retaddr)))) # (RC1_E_valid_from_R & (((RC1_R_valid & RC1_R_ctrl_retaddr)) # (RC1_R_ctrl_br)));


--RC1_R_ctrl_jmp_direct is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_jmp_direct
--register power-up is low

RC1_R_ctrl_jmp_direct = DFFEAS(RC1L231, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1L719 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1~1
RC1L719 = (RC1_E_valid_from_R & RC1_R_ctrl_jmp_direct);


--RC1L703 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[2]~2
RC1L703 = ( XC1_q_b[2] & ( (!RC1L718 & (((!RC1L719) # (RC1_D_iw[6])))) # (RC1L718 & (RC1L2)) ) ) # ( !XC1_q_b[2] & ( (!RC1L718 & (((RC1L719 & RC1_D_iw[6])))) # (RC1L718 & (RC1L2)) ) );


--RC1_R_src2_use_imm is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_use_imm
--register power-up is low

RC1_R_src2_use_imm = DFFEAS(RC1L744, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1_R_ctrl_src_imm5_shift_rot is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_src_imm5_shift_rot
--register power-up is low

RC1_R_ctrl_src_imm5_shift_rot = DFFEAS(RC1L253, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1L742 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_lo~0
RC1L742 = (!RC1_R_src2_use_imm & !RC1_R_ctrl_src_imm5_shift_rot);


--RC1_R_ctrl_hi_imm16 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_hi_imm16
--register power-up is low

RC1_R_ctrl_hi_imm16 = DFFEAS(RC1L224, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1_R_ctrl_force_src2_zero is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_force_src2_zero
--register power-up is low

RC1_R_ctrl_force_src2_zero = DFFEAS(RC1L223, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1L739 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_lo[2]~1
RC1L739 = ( !RC1_R_ctrl_force_src2_zero & ( (!RC1_R_ctrl_hi_imm16 & ((!RC1L742 & ((RC1_D_iw[8]))) # (RC1L742 & (XC2_q_b[2])))) ) );


--RC1L305 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_logic_op_raw[1]~0
RC1L305 = (!RC1L549 & ((RC1_D_iw[4]))) # (RC1L549 & (RC1_D_iw[15]));


--RC1L566 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~2
RC1L566 = ( !RC1_D_iw[15] & ( !RC1_D_iw[16] & ( (!RC1_D_iw[11] & (!RC1_D_iw[12] & (!RC1_D_iw[13] & RC1_D_iw[14]))) ) ) );


--RC1L550 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~1
RC1L550 = ( !RC1_D_iw[4] & ( RC1_D_iw[5] & ( (!RC1_D_iw[0] & (!RC1_D_iw[1] & (!RC1_D_iw[2] & RC1_D_iw[3]))) ) ) );


--RC1L551 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~2
RC1L551 = ( !RC1_D_iw[4] & ( !RC1_D_iw[5] & ( (!RC1_D_iw[0] & (!RC1_D_iw[1] & (!RC1_D_iw[2] & RC1_D_iw[3]))) ) ) );


--RC1L552 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~3
RC1L552 = ( !RC1_D_iw[4] & ( !RC1_D_iw[5] & ( (!RC1_D_iw[0] & (RC1_D_iw[1] & (RC1_D_iw[2] & RC1_D_iw[3]))) ) ) );


--RC1L553 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~4
RC1L553 = ( !RC1_D_iw[4] & ( !RC1_D_iw[5] & ( (!RC1_D_iw[0] & (RC1_D_iw[1] & (RC1_D_iw[2] & !RC1_D_iw[3]))) ) ) );


--RC1L554 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~5
RC1L554 = ( RC1_D_iw[4] & ( !RC1_D_iw[5] & ( (!RC1_D_iw[0] & (!RC1_D_iw[1] & (!RC1_D_iw[2] & RC1_D_iw[3]))) ) ) );


--RC1L555 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~6
RC1L555 = ( !RC1_D_iw[4] & ( RC1_D_iw[5] & ( (!RC1_D_iw[0] & (!RC1_D_iw[1] & (!RC1_D_iw[2] & !RC1_D_iw[3]))) ) ) );


--RC1L303 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_logic_op[1]~0
RC1L303 = (RC1L203) # (RC1L305);


--RC1L304 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_logic_op_raw[0]~1
RC1L304 = (!RC1L549 & ((RC1_D_iw[3]))) # (RC1L549 & (RC1_D_iw[14]));


--RC1L302 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_logic_op[0]~1
RC1L302 = (RC1L304) # (RC1L203);


--RC1_E_alu_sub is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_sub
--register power-up is low

RC1_E_alu_sub = DFFEAS(RC1L346, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1L567 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~3
RC1L567 = ( !RC1_D_iw[15] & ( RC1_D_iw[16] & ( (!RC1_D_iw[11] & (RC1_D_iw[12] & (RC1_D_iw[13] & !RC1_D_iw[14]))) ) ) );


--RC1_D_op_rdctl is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_op_rdctl
RC1_D_op_rdctl = (RC1L549 & RC1L567);


--RC1L568 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~4
RC1L568 = ( RC1_D_iw[15] & ( !RC1_D_iw[16] & ( (!RC1_D_iw[11] & (!RC1_D_iw[12] & (!RC1_D_iw[13] & !RC1_D_iw[14]))) ) ) );


--RC1L569 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~5
RC1L569 = ( RC1_D_iw[15] & ( RC1_D_iw[16] & ( (!RC1_D_iw[11] & (!RC1_D_iw[12] & (!RC1_D_iw[13] & !RC1_D_iw[14]))) ) ) );


--RC1L209 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_br_cmp~0
RC1L209 = (RC1L549 & (((RC1L569) # (RC1L568)) # (RC1L204)));


--RC1L556 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~7
RC1L556 = ( RC1_D_iw[4] & ( RC1_D_iw[5] & ( (!RC1_D_iw[0] & (!RC1_D_iw[1] & (!RC1_D_iw[2] & !RC1_D_iw[3]))) ) ) );


--RC1L557 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~8
RC1L557 = ( RC1_D_iw[4] & ( !RC1_D_iw[5] & ( (!RC1_D_iw[0] & (!RC1_D_iw[1] & (!RC1_D_iw[2] & !RC1_D_iw[3]))) ) ) );


--RC1L672 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_br_nxt~0
RC1L672 = ( RC1_D_iw[1] & ( RC1_D_iw[2] & ( (!RC1_D_iw[0] & ((!RC1_D_iw[4]) # ((!RC1_D_iw[5]) # (!RC1_D_iw[3])))) ) ) );


--RC1L210 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_br_cmp~1
RC1L210 = (!RC1L551 & (!RC1L557 & !RC1L672));


--RC1L211 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_br_cmp~2
RC1L211 = ( RC1L556 & ( RC1L210 ) ) # ( !RC1L556 & ( RC1L210 & ( (((RC1L209) # (RC1L555)) # (RC1L554)) # (RC1L550) ) ) ) # ( RC1L556 & ( !RC1L210 ) ) # ( !RC1L556 & ( !RC1L210 ) );


--RC1L437 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[3]~1
RC1L437 = (!RC1_R_ctrl_shift_rot_right & (RC1_E_shift_rot_result[2])) # (RC1_R_ctrl_shift_rot_right & ((RC1_E_shift_rot_result[4])));


--RC1L704 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[3]~3
RC1L704 = ( XC1_q_b[3] & ( (!RC1L718 & ((!RC1L719) # ((RC1_D_iw[7])))) # (RC1L718 & (((RC1L6)))) ) ) # ( !XC1_q_b[3] & ( (!RC1L718 & (RC1L719 & ((RC1_D_iw[7])))) # (RC1L718 & (((RC1L6)))) ) );


--RC1L740 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_lo[3]~2
RC1L740 = ( RC1_D_iw[9] & ( (!RC1_R_ctrl_hi_imm16 & (!RC1_R_ctrl_force_src2_zero & ((!RC1L742) # (XC2_q_b[3])))) ) ) # ( !RC1_D_iw[9] & ( (XC2_q_b[3] & (RC1L742 & (!RC1_R_ctrl_hi_imm16 & !RC1_R_ctrl_force_src2_zero))) ) );


--RC1L254 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_st~0
RC1L254 = (RC1_D_iw[0] & (!RC1_D_iw[1] & ((!RC1_D_iw[4]) # (!RC1_D_iw[3]))));


--RB1L14 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|src3_valid~0
RB1L14 = ( !AC1L19 & ( !AC1L20 & ( (YB1L1 & (!AC1L13 & (!AC1L16 & !AC1L17))) ) ) );


--JC1_top_priority_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]
--register power-up is low

JC1_top_priority_reg[0] = DFFEAS(JC1L6, CLOCK_50, !Z1_r_sync_rst,  , JC1L5,  ,  ,  ,  );


--JC1_top_priority_reg[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]
--register power-up is low

JC1_top_priority_reg[1] = DFFEAS(JC1L1, CLOCK_50, !Z1_r_sync_rst,  , JC1L5,  ,  ,  ,  );


--RC1_i_read is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|i_read
--register power-up is low

RC1_i_read = DFFEAS(RC1L1023, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZB2_read_accepted is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted
--register power-up is low

ZB2_read_accepted = DFFEAS(ZB2L3, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1_F_pc[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[13]
--register power-up is low

RC1_F_pc[13] = DFFEAS(RC1L659, CLOCK_50, !Z1_r_sync_rst,  , RC1_W_valid,  ,  ,  ,  );


--BC1L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router_001:router_001|Equal1~0
BC1L1 = ( !RC1_F_pc[10] & ( RC1_F_pc[9] & ( (RC1_F_pc[13] & (!RC1_F_pc[12] & (RC1_F_pc[14] & !RC1_F_pc[11]))) ) ) );


--SB1L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001|src0_valid~0
SB1L1 = (CB1_rst1 & (!RC1_i_read & (!ZB2_read_accepted & BC1L1)));


--JC1L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|grant[0]~0
JC1L1 = ( SB1L1 & ( (AC1L2 & (RB1L14 & !JC1_top_priority_reg[0])) ) ) # ( !SB1L1 & ( (AC1L2 & (RB1L14 & ((!JC1_top_priority_reg[0]) # (JC1_top_priority_reg[1])))) ) );


--UB1_packet_in_progress is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|packet_in_progress
--register power-up is low

UB1_packet_in_progress = DFFEAS(UB1L3, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--UB1_saved_grant[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|saved_grant[1]
--register power-up is low

UB1_saved_grant[1] = DFFEAS(JC1L2, CLOCK_50, !Z1_r_sync_rst,  , UB1L56,  ,  ,  ,  );


--UB1L54 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_valid~0
UB1L54 = ( UB1_saved_grant[1] & ( (CB1_rst1 & (!RC1_i_read & (!ZB2_read_accepted & BC1L1))) ) );


--UB1L55 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|update_grant~0
UB1L55 = (!KD1_waitrequest & (!WB4_mem_used[1] & ((UB1_saved_grant[1]) # (UB1_saved_grant[0]))));


--UB1L56 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|update_grant~1
UB1L56 = ( UB1L54 & ( UB1L55 ) ) # ( !UB1L54 & ( UB1L55 & ( (!UB1_packet_in_progress) # ((UB1_saved_grant[0] & (AC1L2 & RB1L14))) ) ) ) # ( !UB1L54 & ( !UB1L55 & ( (!UB1_packet_in_progress & ((!UB1_saved_grant[0]) # ((!AC1L2) # (!RB1L14)))) ) ) );


--UC1_write is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|write
--register power-up is low

UC1_write = DFFEAS(UC1L93, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--UC1_address[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[8]
--register power-up is low

UC1_address[8] = DFFEAS(UB1_src_data[46], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--KD1_jtag_ram_access is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access
--register power-up is low

KD1_jtag_ram_access = DFFEAS(KD1L99, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--KD1L155 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~0
KD1L155 = (!UC1_address[8] & KD1_jtag_ram_access);


--UC1_read is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|read
--register power-up is low

UC1_read = DFFEAS(UC1L56, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--KD1_avalon_ociram_readdata_ready is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready
--register power-up is low

KD1_avalon_ociram_readdata_ready = DFFEAS(KD1L97, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--KD1L156 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~1
KD1L156 = ( KD1_avalon_ociram_readdata_ready & ( (!KD1_waitrequest) # ((!UC1_write & ((!UC1_read))) # (UC1_write & (KD1L155))) ) ) # ( !KD1_avalon_ociram_readdata_ready & ( (!KD1_waitrequest) # ((!UC1_write) # (KD1L155)) ) );


--UB1_WideOr1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|WideOr1
UB1_WideOr1 = ( AC1L21 & ( !UB1L54 & ( (!YB1L1) # (((!UB1_saved_grant[0]) # (!AC1L2)) # (AC1L13)) ) ) ) # ( !AC1L21 & ( !UB1L54 ) );


--ZB1L7 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|uav_read~0
ZB1L7 = (RC1_d_read & !ZB1_read_accepted);


--WB4L13 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~0
WB4L13 = ( UB1_saved_grant[1] & ( (!ZB1L7 & (((!RC1_i_read & !ZB2_read_accepted)))) # (ZB1L7 & (((!RC1_i_read & !ZB2_read_accepted)) # (UB1_saved_grant[0]))) ) ) # ( !UB1_saved_grant[1] & ( (ZB1L7 & UB1_saved_grant[0]) ) );


--WB4_mem_used[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]
--register power-up is low

WB4_mem_used[0] = DFFEAS(WB4L9, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--WB4L11 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0
WB4L11 = ( WB4L13 & ( WB4_mem_used[0] & ( (!XB4_read_latency_shift_reg[0] & (((!KD1_waitrequest & !UB1_WideOr1)) # (WB4_mem_used[1]))) ) ) ) # ( !WB4L13 & ( WB4_mem_used[0] & ( (WB4_mem_used[1] & !XB4_read_latency_shift_reg[0]) ) ) ) # ( WB4L13 & ( !WB4_mem_used[0] & ( WB4_mem_used[1] ) ) ) # ( !WB4L13 & ( !WB4_mem_used[0] & ( WB4_mem_used[1] ) ) );


--JC2_top_priority_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]
--register power-up is low

JC2_top_priority_reg[0] = DFFEAS(JC2L6, CLOCK_50, !Z1_r_sync_rst,  , JC2L5,  ,  ,  ,  );


--JC2_top_priority_reg[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[1]
--register power-up is low

JC2_top_priority_reg[1] = DFFEAS(JC2L1, CLOCK_50, !Z1_r_sync_rst,  , JC2L5,  ,  ,  ,  );


--SB1L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001|src1_valid~0
SB1L2 = (CB1_rst1 & (!RC1_i_read & (!ZB2_read_accepted & !BC1L1)));


--JC2L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|altera_merlin_arbitrator:arb|grant[0]~0
JC2L1 = ( SB1L2 & ( (!AC1L2 & (RB1L14 & !JC2_top_priority_reg[0])) ) ) # ( !SB1L2 & ( (!AC1L2 & (RB1L14 & ((!JC2_top_priority_reg[0]) # (JC2_top_priority_reg[1])))) ) );


--UB2_packet_in_progress is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|packet_in_progress
--register power-up is low

UB2_packet_in_progress = DFFEAS(UB2L3, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--UB2_saved_grant[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|saved_grant[1]
--register power-up is low

UB2_saved_grant[1] = DFFEAS(JC2L2, CLOCK_50, !Z1_r_sync_rst,  , UB2L59,  ,  ,  ,  );


--UB2L57 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_valid~0
UB2L57 = ( UB2_saved_grant[1] & ( (CB1_rst1 & (!RC1_i_read & (!ZB2_read_accepted & !BC1L1))) ) );


--UB2L58 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|update_grant~0
UB2L58 = (CB1_rst1 & (!WB5_mem_used[1] & ((UB2_saved_grant[1]) # (UB2_saved_grant[0]))));


--UB2L59 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|update_grant~1
UB2L59 = ( UB2L57 & ( UB2L58 ) ) # ( !UB2L57 & ( UB2L58 & ( (!UB2_packet_in_progress) # ((UB2_saved_grant[0] & (!AC1L2 & RB1L14))) ) ) ) # ( !UB2L57 & ( !UB2L58 & ( (!UB2_packet_in_progress & ((!UB2_saved_grant[0]) # ((!RB1L14) # (AC1L2)))) ) ) );


--UB2_WideOr1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|WideOr1
UB2_WideOr1 = ( AC1L21 & ( !UB2L57 & ( (!YB1L1) # (((!UB2_saved_grant[0]) # (AC1L2)) # (AC1L13)) ) ) ) # ( !AC1L21 & ( !UB2L57 ) );


--WB5L13 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem~0
WB5L13 = ( UB2_saved_grant[1] & ( (!ZB1L7 & (((!RC1_i_read & !ZB2_read_accepted)))) # (ZB1L7 & (((!RC1_i_read & !ZB2_read_accepted)) # (UB2_saved_grant[0]))) ) ) # ( !UB2_saved_grant[1] & ( (ZB1L7 & UB2_saved_grant[0]) ) );


--WB5_mem_used[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]
--register power-up is low

WB5_mem_used[0] = DFFEAS(WB5L9, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--WB5L11 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~0
WB5L11 = ( WB5L13 & ( WB5_mem_used[0] & ( (!XB5_read_latency_shift_reg[0] & (((CB1_rst1 & !UB2_WideOr1)) # (WB5_mem_used[1]))) ) ) ) # ( !WB5L13 & ( WB5_mem_used[0] & ( (WB5_mem_used[1] & !XB5_read_latency_shift_reg[0]) ) ) ) # ( WB5L13 & ( !WB5_mem_used[0] & ( WB5_mem_used[1] ) ) ) # ( !WB5L13 & ( !WB5_mem_used[0] & ( WB5_mem_used[1] ) ) );


--VB7L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pushbuttons_s1_agent|m0_write~0
VB7L1 = (AC1L11 & !WB7_mem_used[1]);


--XB7L14 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pushbuttons_s1_translator|wait_latency_counter~0
XB7L14 = ( XB7_wait_latency_counter[1] & ( (YB1L1 & (!XB7_wait_latency_counter[0] & VB7L1)) ) ) # ( !XB7_wait_latency_counter[1] & ( (!ZB1L8 & (YB1L1 & (!XB7_wait_latency_counter[0] & VB7L1))) ) );


--WB7_mem_used[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pushbuttons_s1_agent_rsp_fifo|mem_used[0]
--register power-up is low

WB7_mem_used[0] = DFFEAS(WB7L3, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--WB7L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pushbuttons_s1_agent_rsp_fifo|write~0
WB7L6 = ( !XB7_wait_latency_counter[1] & ( WB8L7 & ( !XB7_wait_latency_counter[0] $ (((!VB12L2) # ((!AC1L11) # (WB7_mem_used[1])))) ) ) );


--WB7L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pushbuttons_s1_agent_rsp_fifo|mem_used[1]~0
WB7L5 = ( WB7L6 & ( (!WB7_mem_used[0] & (((WB7_mem_used[1])))) # (WB7_mem_used[0] & (!XB7_read_latency_shift_reg[0] & ((WB7_mem_used[1]) # (AC1L11)))) ) ) # ( !WB7L6 & ( (WB7_mem_used[1] & ((!XB7_read_latency_shift_reg[0]) # (!WB7_mem_used[0]))) ) );


--XB7L15 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pushbuttons_s1_translator|wait_latency_counter~1
XB7L15 = ( XB7_wait_latency_counter[1] & ( (YB1L1 & (!XB7_wait_latency_counter[0] & VB7L1)) ) ) # ( !XB7_wait_latency_counter[1] & ( (ZB1L8 & (YB1L1 & (XB7_wait_latency_counter[0] & VB7L1))) ) );


--T1L67 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|av_waitrequest~0
T1L67 = (AC1L1 & (AC1L3 & (!WB1_mem_used[1] & AC1L12)));


--T1L68 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|av_waitrequest~1
T1L68 = (YB1L1 & (!T1_av_waitrequest & T1L67));


--WB1_mem_used[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]
--register power-up is low

WB1_mem_used[0] = DFFEAS(WB1L3, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--WB1L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|write~0
WB1L6 = (T1_av_waitrequest & (AC1L13 & WB8L7));


--WB1L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0
WB1L5 = (!WB1_mem_used[0] & (WB1_mem_used[1])) # (WB1_mem_used[0] & (!XB1_read_latency_shift_reg[0] & ((WB1L6) # (WB1_mem_used[1]))));


--XB3L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_waitrequest_generated~0
XB3L5 = ( AC1L16 & ( (!XB3_wait_latency_counter[1] & (!XB3_wait_latency_counter[0] $ (((!VB12L2) # (WB3_mem_used[1]))))) ) ) # ( !AC1L16 & ( (!XB3_wait_latency_counter[1] & XB3_wait_latency_counter[0]) ) );


--WB3_mem_used[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0]
--register power-up is low

WB3_mem_used[0] = DFFEAS(WB3L3, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--WB3L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]~0
WB3L5 = ( WB3_mem_used[0] & ( (!XB3_read_latency_shift_reg[0] & (((XB3L5 & RB1L12)) # (WB3_mem_used[1]))) ) ) # ( !WB3_mem_used[0] & ( WB3_mem_used[1] ) );


--XB3L10 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[0]~0
XB3L10 = ( XB3_wait_latency_counter[0] & ( AC1L16 & ( (YB1L1 & (!WB3_mem_used[1] & ((XB3_wait_latency_counter[1]) # (ZB1L8)))) ) ) ) # ( !XB3_wait_latency_counter[0] & ( AC1L16 & ( (YB1L1 & (!WB3_mem_used[1] & ((!ZB1L8) # (XB3_wait_latency_counter[1])))) ) ) );


--XB3L12 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter~1
XB3L12 = (XB3L10 & (!XB3_wait_latency_counter[1] $ (!XB3_wait_latency_counter[0])));


--XB3L13 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter~2
XB3L13 = (!XB3_wait_latency_counter[0] & XB3L10);


--RB1L13 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|sink_ready~4
RB1L13 = ( !XB6_wait_latency_counter[1] & ( XB6_wait_latency_counter[0] & ( (CB1_rst1 & (AC1L17 & ((!VB12L2) # (WB6_mem_used[1])))) ) ) ) # ( !XB6_wait_latency_counter[1] & ( !XB6_wait_latency_counter[0] & ( (CB1_rst1 & (VB12L2 & (!WB6_mem_used[1] & AC1L17))) ) ) );


--WB6_mem_used[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem_used[0]
--register power-up is low

WB6_mem_used[0] = DFFEAS(WB6L3, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--WB6L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem_used[1]~0
WB6L5 = (!WB6_mem_used[0] & (WB6_mem_used[1])) # (WB6_mem_used[0] & (!XB6_read_latency_shift_reg[0] & ((RB1L13) # (WB6_mem_used[1]))));


--VB6L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:switches_s1_agent|m0_write~0
VB6L1 = (!WB6_mem_used[1] & AC1L17);


--XB6L15 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|wait_latency_counter~0
XB6L15 = ( VB6L1 & ( (YB1L1 & ((!XB6_wait_latency_counter[1] & (ZB1L8 & XB6_wait_latency_counter[0])) # (XB6_wait_latency_counter[1] & ((!XB6_wait_latency_counter[0]))))) ) );


--XB6L16 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|wait_latency_counter~1
XB6L16 = ( VB6L1 & ( (YB1L1 & (!XB6_wait_latency_counter[0] & ((!ZB1L8) # (XB6_wait_latency_counter[1])))) ) );


--VB2L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:my_custom_ip_0_avalon_slave_0_agent|m0_write~1
VB2L2 = (AC1L9 & (AC1L18 & VB2L1));


--XB2L13 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:my_custom_ip_0_avalon_slave_0_translator|wait_latency_counter~0
XB2L13 = (VB2L2 & (!XB2_wait_latency_counter[1] $ (!XB2_wait_latency_counter[0])));


--XB2L14 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:my_custom_ip_0_avalon_slave_0_translator|wait_latency_counter~1
XB2L14 = (XB2_wait_latency_counter[1] & (!XB2_wait_latency_counter[0] & VB2L2));


--WB2L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_custom_ip_0_avalon_slave_0_agent_rsp_fifo|write~0
WB2L6 = (AC1L19 & (!XB2_wait_latency_counter[1] & (!XB2_wait_latency_counter[0] $ (!VB2L1))));


--WB2_mem_used[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_custom_ip_0_avalon_slave_0_agent_rsp_fifo|mem_used[0]
--register power-up is low

WB2_mem_used[0] = DFFEAS(WB2L3, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--WB2L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_custom_ip_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]~0
WB2L5 = ( WB2_mem_used[0] & ( (!XB2_read_latency_shift_reg[0] & (((WB2L6 & WB8L7)) # (WB2_mem_used[1]))) ) ) # ( !WB2_mem_used[0] & ( WB2_mem_used[1] ) );


--ZB1L4 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer~0
ZB1L4 = ( RB1L4 & ( RB1L5 & ( ((ZB1_end_begintransfer) # (ZB1L7)) # (ZB1L8) ) ) ) # ( !RB1L4 & ( RB1L5 & ( (!CB1_rst1 & (((ZB1_end_begintransfer) # (ZB1L7)) # (ZB1L8))) ) ) ) # ( RB1L4 & ( !RB1L5 & ( (!CB1_rst1 & (((ZB1_end_begintransfer) # (ZB1L7)) # (ZB1L8))) ) ) ) # ( !RB1L4 & ( !RB1L5 & ( (!CB1_rst1 & (((ZB1_end_begintransfer) # (ZB1L7)) # (ZB1L8))) ) ) );


--XB8L12 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex0_s1_translator|read_latency_shift_reg~1
XB8L12 = (ZB1L7 & XB8L11);


--XB4L36 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg~0
XB4L36 = (CB1_rst1 & (WB4L16 & (!UB1_WideOr1 & WB4L13)));


--WB4_mem[1][74] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][74]
--register power-up is low

WB4_mem[1][74] = DFFEAS(WB4L14, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--WB4L14 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~1
WB4L14 = (!WB4_mem_used[1] & (UB1_saved_grant[1])) # (WB4_mem_used[1] & ((WB4_mem[1][74])));


--WB4L12 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1
WB4L12 = (!WB4_mem_used[0]) # (XB4_read_latency_shift_reg[0]);


--WB4_mem[1][56] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][56]
--register power-up is low

WB4_mem[1][56] = DFFEAS(WB4L15, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--WB4L15 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~2
WB4L15 = (!WB4_mem_used[1] & (WB4L13)) # (WB4_mem_used[1] & ((WB4_mem[1][56])));


--XB5L4 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|read_latency_shift_reg~1
XB5L4 = ( UB2L57 & ( WB5L13 & ( XB5L3 ) ) ) # ( !UB2L57 & ( WB5L13 & ( (UB2_saved_grant[0] & (XB5L3 & (!AC1L2 & RB1L14))) ) ) );


--WB5_mem[1][74] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][74]
--register power-up is low

WB5_mem[1][74] = DFFEAS(WB5L14, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--WB5L14 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem~1
WB5L14 = (!WB5_mem_used[1] & (UB2_saved_grant[1])) # (WB5_mem_used[1] & ((WB5_mem[1][74])));


--WB5L12 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~1
WB5L12 = (!WB5_mem_used[0]) # (XB5_read_latency_shift_reg[0]);


--WB5_mem[1][56] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][56]
--register power-up is low

WB5_mem[1][56] = DFFEAS(WB5L15, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--WB5L15 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem~2
WB5L15 = (!WB5_mem_used[1] & (WB5L13)) # (WB5_mem_used[1] & ((WB5_mem[1][56])));


--XB9L12 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex1_s1_translator|read_latency_shift_reg~1
XB9L12 = (ZB1L7 & XB9L11);


--XB10L11 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex2_s1_translator|read_latency_shift_reg~0
XB10L11 = ( R3L1 & ( (VB10L1 & (ZB1L7 & (!XB10_wait_latency_counter[0] $ (!VB12L2)))) ) );


--XB11L12 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex4_s1_translator|read_latency_shift_reg~1
XB11L12 = (ZB1L7 & XB11L11);


--XB12L12 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex5_s1_translator|read_latency_shift_reg~1
XB12L12 = (ZB1L7 & XB12L11);


--XB1L27 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~0
XB1L27 = (T1_av_waitrequest & (T1L67 & WB8L7));


--XB2L9 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:my_custom_ip_0_avalon_slave_0_translator|read_latency_shift_reg~2
XB2L9 = (ZB1L7 & XB2L8);


--XB7L10 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pushbuttons_s1_translator|read_latency_shift_reg~2
XB7L10 = (ZB1L7 & XB7L9);


--WB8L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex0_s1_agent_rsp_fifo|mem_used[0]~1
WB8L3 = ( WB8L7 & ( (!WB8_mem_used[1] & (((!XB8_read_latency_shift_reg[0] & WB8_mem_used[0])) # (WB8L6))) # (WB8_mem_used[1] & (((WB8_mem_used[0])))) ) ) # ( !WB8L7 & ( (WB8_mem_used[0] & ((!XB8_read_latency_shift_reg[0]) # (WB8_mem_used[1]))) ) );


--RC1L438 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[4]~2
RC1L438 = (!RC1_R_ctrl_shift_rot_right & (RC1_E_shift_rot_result[3])) # (RC1_R_ctrl_shift_rot_right & ((RC1_E_shift_rot_result[5])));


--RC1L705 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[4]~4
RC1L705 = ( XC1_q_b[4] & ( (!RC1L718 & ((!RC1L719) # ((RC1_D_iw[8])))) # (RC1L718 & (((RC1L10)))) ) ) # ( !XC1_q_b[4] & ( (!RC1L718 & (RC1L719 & (RC1_D_iw[8]))) # (RC1L718 & (((RC1L10)))) ) );


--RC1L741 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_lo[4]~3
RC1L741 = ( RC1_D_iw[10] & ( (!RC1_R_ctrl_hi_imm16 & (!RC1_R_ctrl_force_src2_zero & ((!RC1L742) # (XC2_q_b[4])))) ) ) # ( !RC1_D_iw[10] & ( (XC2_q_b[4] & (RC1L742 & (!RC1_R_ctrl_hi_imm16 & !RC1_R_ctrl_force_src2_zero))) ) );


--RC1L440 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[6]~3
RC1L440 = (!RC1_R_ctrl_shift_rot_right & (RC1_E_shift_rot_result[5])) # (RC1_R_ctrl_shift_rot_right & ((RC1_E_shift_rot_result[7])));


--RC1L707 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[6]~5
RC1L707 = ( XC1_q_b[6] & ( (!RC1L718 & ((!RC1L719) # ((RC1_D_iw[10])))) # (RC1L718 & (((RC1L14)))) ) ) # ( !XC1_q_b[6] & ( (!RC1L718 & (RC1L719 & (RC1_D_iw[10]))) # (RC1L718 & (((RC1L14)))) ) );


--RC1L507 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[5]~0
RC1L507 = ((RC1_R_ctrl_force_src2_zero) # (RC1_R_ctrl_hi_imm16)) # (RC1_R_ctrl_src_imm5_shift_rot);


--RC1L439 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[5]~4
RC1L439 = (!RC1_R_ctrl_shift_rot_right & (RC1_E_shift_rot_result[4])) # (RC1_R_ctrl_shift_rot_right & ((RC1_E_shift_rot_result[6])));


--RC1L706 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[5]~6
RC1L706 = ( XC1_q_b[5] & ( (!RC1L718 & ((!RC1L719) # ((RC1_D_iw[9])))) # (RC1L718 & (((RC1L18)))) ) ) # ( !XC1_q_b[5] & ( (!RC1L718 & (RC1L719 & (RC1_D_iw[9]))) # (RC1L718 & (((RC1L18)))) ) );


--RC1L441 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[7]~5
RC1L441 = (!RC1_R_ctrl_shift_rot_right & (RC1_E_shift_rot_result[6])) # (RC1_R_ctrl_shift_rot_right & ((RC1_E_shift_rot_result[8])));


--RC1L708 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[7]~7
RC1L708 = ( XC1_q_b[7] & ( (!RC1L718 & (((!RC1L719)) # (RC1_D_iw[11]))) # (RC1L718 & (((RC1L22)))) ) ) # ( !XC1_q_b[7] & ( (!RC1L718 & (RC1_D_iw[11] & (RC1L719))) # (RC1L718 & (((RC1L22)))) ) );


--RC1L447 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[13]~6
RC1L447 = (!RC1_R_ctrl_shift_rot_right & (RC1_E_shift_rot_result[12])) # (RC1_R_ctrl_shift_rot_right & ((RC1_E_shift_rot_result[14])));


--RC1L714 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[13]~8
RC1L714 = ( XC1_q_b[13] & ( (!RC1L718 & ((!RC1L719) # ((RC1_D_iw[17])))) # (RC1L718 & (((RC1L26)))) ) ) # ( !XC1_q_b[13] & ( (!RC1L718 & (RC1L719 & (RC1_D_iw[17]))) # (RC1L718 & (((RC1L26)))) ) );


--RC1_D_iw[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[19]
--register power-up is low

RC1_D_iw[19] = DFFEAS(RC1L618, CLOCK_50, !Z1_r_sync_rst,  , RC1L665,  ,  ,  ,  );


--RC1L449 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[15]~7
RC1L449 = (!RC1_R_ctrl_shift_rot_right & ((RC1_E_shift_rot_result[14]))) # (RC1_R_ctrl_shift_rot_right & (RC1_E_shift_rot_result[16]));


--RC1L716 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[15]~9
RC1L716 = ( XC1_q_b[15] & ( (!RC1L718 & ((!RC1L719) # ((RC1_D_iw[19])))) # (RC1L718 & (((RC1L30)))) ) ) # ( !XC1_q_b[15] & ( (!RC1L718 & (RC1L719 & (RC1_D_iw[19]))) # (RC1L718 & (((RC1L30)))) ) );


--RC1_D_iw[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[21]
--register power-up is low

RC1_D_iw[21] = DFFEAS(RC1L620, CLOCK_50, !Z1_r_sync_rst,  , RC1L665,  ,  ,  ,  );


--RC1L450 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[16]~8
RC1L450 = (!RC1_R_ctrl_shift_rot_right & (RC1_E_shift_rot_result[15])) # (RC1_R_ctrl_shift_rot_right & ((RC1_E_shift_rot_result[17])));


--RC1_D_iw[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[20]
--register power-up is low

RC1_D_iw[20] = DFFEAS(RC1L619, CLOCK_50, !Z1_r_sync_rst,  , RC1L665,  ,  ,  ,  );


--RC1L717 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[16]~10
RC1L717 = ( XC1_q_b[16] & ( (!RC1L718 & ((!RC1L719) # ((RC1_D_iw[20])))) # (RC1L718 & (((RC1L34)))) ) ) # ( !XC1_q_b[16] & ( (!RC1L718 & (RC1L719 & ((RC1_D_iw[20])))) # (RC1L718 & (((RC1L34)))) ) );


--RC1L720 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[0]~0
RC1L720 = ( XC2_q_b[16] & ( (!RC1_R_ctrl_hi_imm16 & (((!RC1_R_src2_use_imm) # (RC1_D_iw[21])))) # (RC1_R_ctrl_hi_imm16 & (RC1_D_iw[6])) ) ) # ( !XC2_q_b[16] & ( (!RC1_R_ctrl_hi_imm16 & (((RC1_R_src2_use_imm & RC1_D_iw[21])))) # (RC1_R_ctrl_hi_imm16 & (RC1_D_iw[6])) ) );


--RC1_R_ctrl_unsigned_lo_imm16 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_unsigned_lo_imm16
--register power-up is low

RC1_R_ctrl_unsigned_lo_imm16 = DFFEAS(RC1L257, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1L736 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi~1
RC1L736 = (RC1_R_ctrl_unsigned_lo_imm16) # (RC1_R_ctrl_force_src2_zero);


--RC1L448 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[14]~9
RC1L448 = (!RC1_R_ctrl_shift_rot_right & (RC1_E_shift_rot_result[13])) # (RC1_R_ctrl_shift_rot_right & ((RC1_E_shift_rot_result[15])));


--RC1_D_iw[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[18]
--register power-up is low

RC1_D_iw[18] = DFFEAS(RC1L617, CLOCK_50, !Z1_r_sync_rst,  , RC1L665,  ,  ,  ,  );


--RC1L715 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[14]~11
RC1L715 = ( XC1_q_b[14] & ( (!RC1L718 & ((!RC1L719) # ((RC1_D_iw[18])))) # (RC1L718 & (((RC1L38)))) ) ) # ( !XC1_q_b[14] & ( (!RC1L718 & (RC1L719 & (RC1_D_iw[18]))) # (RC1L718 & (((RC1L38)))) ) );


--RC1L444 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[10]~10
RC1L444 = (!RC1_R_ctrl_shift_rot_right & (RC1_E_shift_rot_result[9])) # (RC1_R_ctrl_shift_rot_right & ((RC1_E_shift_rot_result[11])));


--RC1L711 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[10]~12
RC1L711 = ( XC1_q_b[10] & ( (!RC1L718 & (((!RC1L719)) # (RC1_D_iw[14]))) # (RC1L718 & (((RC1L42)))) ) ) # ( !XC1_q_b[10] & ( (!RC1L718 & (RC1_D_iw[14] & (RC1L719))) # (RC1L718 & (((RC1L42)))) ) );


--RC1L442 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[8]~11
RC1L442 = (!RC1_R_ctrl_shift_rot_right & (RC1_E_shift_rot_result[7])) # (RC1_R_ctrl_shift_rot_right & ((RC1_E_shift_rot_result[9])));


--RC1L709 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[8]~13
RC1L709 = ( XC1_q_b[8] & ( (!RC1L718 & (((!RC1L719)) # (RC1_D_iw[12]))) # (RC1L718 & (((RC1L46)))) ) ) # ( !XC1_q_b[8] & ( (!RC1L718 & (RC1_D_iw[12] & (RC1L719))) # (RC1L718 & (((RC1L46)))) ) );


--RC1L443 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[9]~12
RC1L443 = (!RC1_R_ctrl_shift_rot_right & ((RC1_E_shift_rot_result[8]))) # (RC1_R_ctrl_shift_rot_right & (RC1_E_shift_rot_result[10]));


--RC1L710 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[9]~14
RC1L710 = ( XC1_q_b[9] & ( (!RC1L718 & (((!RC1L719)) # (RC1_D_iw[13]))) # (RC1L718 & (((RC1L50)))) ) ) # ( !XC1_q_b[9] & ( (!RC1L718 & (RC1_D_iw[13] & (RC1L719))) # (RC1L718 & (((RC1L50)))) ) );


--RC1L445 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[11]~13
RC1L445 = (!RC1_R_ctrl_shift_rot_right & (RC1_E_shift_rot_result[10])) # (RC1_R_ctrl_shift_rot_right & ((RC1_E_shift_rot_result[12])));


--RC1L712 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[11]~15
RC1L712 = ( XC1_q_b[11] & ( (!RC1L718 & (((!RC1L719)) # (RC1_D_iw[15]))) # (RC1L718 & (((RC1L54)))) ) ) # ( !XC1_q_b[11] & ( (!RC1L718 & (RC1_D_iw[15] & (RC1L719))) # (RC1L718 & (((RC1L54)))) ) );


--RC1L446 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[12]~14
RC1L446 = (!RC1_R_ctrl_shift_rot_right & (RC1_E_shift_rot_result[11])) # (RC1_R_ctrl_shift_rot_right & ((RC1_E_shift_rot_result[13])));


--RC1L713 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[12]~16
RC1L713 = ( XC1_q_b[12] & ( (!RC1L718 & (((!RC1L719)) # (RC1_D_iw[16]))) # (RC1L718 & (((RC1L58)))) ) ) # ( !XC1_q_b[12] & ( (!RC1L718 & (RC1_D_iw[16] & (RC1L719))) # (RC1L718 & (((RC1L58)))) ) );


--RC1_W_control_rd_data[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_control_rd_data[1]
--register power-up is low

RC1_W_control_rd_data[1] = DFFEAS(RC1L351, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1L812 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[1]~0
RC1L812 = ( RC1_av_ld_byte0_data[1] & ( RC1_W_control_rd_data[1] & ( ((!RC1_R_ctrl_br_cmp & ((RC1_W_alu_result[1]) # (RC1_R_ctrl_rd_ctl_reg)))) # (RC1_R_ctrl_ld) ) ) ) # ( !RC1_av_ld_byte0_data[1] & ( RC1_W_control_rd_data[1] & ( (!RC1_R_ctrl_br_cmp & (!RC1_R_ctrl_ld & ((RC1_W_alu_result[1]) # (RC1_R_ctrl_rd_ctl_reg)))) ) ) ) # ( RC1_av_ld_byte0_data[1] & ( !RC1_W_control_rd_data[1] & ( ((!RC1_R_ctrl_rd_ctl_reg & (!RC1_R_ctrl_br_cmp & RC1_W_alu_result[1]))) # (RC1_R_ctrl_ld) ) ) ) # ( !RC1_av_ld_byte0_data[1] & ( !RC1_W_control_rd_data[1] & ( (!RC1_R_ctrl_rd_ctl_reg & (!RC1_R_ctrl_br_cmp & (!RC1_R_ctrl_ld & RC1_W_alu_result[1]))) ) ) );


--RC1_W_control_rd_data[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_control_rd_data[2]
--register power-up is low

RC1_W_control_rd_data[2] = DFFEAS(RC1L352, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1L813 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[2]~1
RC1L813 = ( RC1_av_ld_byte0_data[2] & ( RC1_W_control_rd_data[2] & ( ((!RC1_R_ctrl_br_cmp & ((RC1_R_ctrl_rd_ctl_reg) # (RC1_W_alu_result[2])))) # (RC1_R_ctrl_ld) ) ) ) # ( !RC1_av_ld_byte0_data[2] & ( RC1_W_control_rd_data[2] & ( (!RC1_R_ctrl_br_cmp & (!RC1_R_ctrl_ld & ((RC1_R_ctrl_rd_ctl_reg) # (RC1_W_alu_result[2])))) ) ) ) # ( RC1_av_ld_byte0_data[2] & ( !RC1_W_control_rd_data[2] & ( ((RC1_W_alu_result[2] & (!RC1_R_ctrl_rd_ctl_reg & !RC1_R_ctrl_br_cmp))) # (RC1_R_ctrl_ld) ) ) ) # ( !RC1_av_ld_byte0_data[2] & ( !RC1_W_control_rd_data[2] & ( (RC1_W_alu_result[2] & (!RC1_R_ctrl_rd_ctl_reg & (!RC1_R_ctrl_br_cmp & !RC1_R_ctrl_ld))) ) ) );


--RC1L814 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[3]~2
RC1L814 = (!RC1_R_ctrl_ld & (RC1_W_alu_result[3] & (!RC1L344))) # (RC1_R_ctrl_ld & (((RC1_av_ld_byte0_data[3]))));


--RC1L815 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[4]~3
RC1L815 = (!RC1_R_ctrl_ld & (RC1_W_alu_result[4] & (!RC1L344))) # (RC1_R_ctrl_ld & (((RC1_av_ld_byte0_data[4]))));


--RC1L816 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[5]~4
RC1L816 = (!RC1_R_ctrl_ld & (RC1_W_alu_result[5] & (!RC1L344))) # (RC1_R_ctrl_ld & (((RC1_av_ld_byte0_data[5]))));


--RC1L817 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[6]~5
RC1L817 = (!RC1_R_ctrl_ld & (RC1_W_alu_result[6] & (!RC1L344))) # (RC1_R_ctrl_ld & (((RC1_av_ld_byte0_data[6]))));


--WB9L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex1_s1_agent_rsp_fifo|mem_used[0]~1
WB9L3 = ( WB9L6 & ( (!WB9_mem_used[1] & (((!XB9_read_latency_shift_reg[0] & WB9_mem_used[0])) # (AC1L8))) # (WB9_mem_used[1] & (((WB9_mem_used[0])))) ) ) # ( !WB9L6 & ( (WB9_mem_used[0] & ((!XB9_read_latency_shift_reg[0]) # (WB9_mem_used[1]))) ) );


--WB10L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex2_s1_agent_rsp_fifo|mem_used[0]~1
WB10L3 = ( WB10L6 & ( ((WB10_mem_used[0] & ((!XB10_read_latency_shift_reg[0]) # (WB10_mem_used[1])))) # (VB10L1) ) ) # ( !WB10L6 & ( (WB10_mem_used[0] & ((!XB10_read_latency_shift_reg[0]) # (WB10_mem_used[1]))) ) );


--WB11L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex4_s1_agent_rsp_fifo|mem_used[0]~1
WB11L3 = ( WB11L6 & ( ((WB11_mem_used[0] & ((!XB11_read_latency_shift_reg[0]) # (WB11_mem_used[1])))) # (VB11L1) ) ) # ( !WB11L6 & ( (WB11_mem_used[0] & ((!XB11_read_latency_shift_reg[0]) # (WB11_mem_used[1]))) ) );


--WB12L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex5_s1_agent_rsp_fifo|mem_used[0]~1
WB12L3 = ( WB12L6 & ( ((WB12_mem_used[0] & ((!XB12_read_latency_shift_reg[0]) # (WB12_mem_used[1])))) # (VB12L1) ) ) # ( !WB12L6 & ( (WB12_mem_used[0] & ((!XB12_read_latency_shift_reg[0]) # (WB12_mem_used[1]))) ) );


--V1_current_state.INT_LEFT is nios_system:u0|lab4:my_custom_ip_0|current_state.INT_LEFT
--register power-up is low

V1_current_state.INT_LEFT = DFFEAS(V1L502, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--XB2L4 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:my_custom_ip_0_avalon_slave_0_translator|av_write~0
XB2L4 = (!XB2_wait_latency_counter[1] & !XB2_wait_latency_counter[0]);


--XB2_av_write is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:my_custom_ip_0_avalon_slave_0_translator|av_write
XB2_av_write = (AC1L9 & (AC1L18 & (VB2L1 & XB2L4)));


--V1_max_angle[5] is nios_system:u0|lab4:my_custom_ip_0|max_angle[5]
--register power-up is low

V1_max_angle[5] = DFFEAS(V1L394, CLOCK_50, !Z1_r_sync_rst,  , V1L420,  ,  ,  ,  );


--V1_max_angle[7] is nios_system:u0|lab4:my_custom_ip_0|max_angle[7]
--register power-up is low

V1_max_angle[7] = DFFEAS(V1L397, CLOCK_50, !Z1_r_sync_rst,  , V1L420,  ,  ,  ,  );


--V1_max_angle[6] is nios_system:u0|lab4:my_custom_ip_0|max_angle[6]
--register power-up is low

V1_max_angle[6] = DFFEAS(RC1_d_writedata[6], CLOCK_50, !Z1_r_sync_rst,  , V1L420,  ,  ,  ,  );


--V1L335 is nios_system:u0|lab4:my_custom_ip_0|LessThan1~0
V1L335 = (!V1_current_angle[7] & (V1_max_angle[7] & (!V1_current_angle[6] $ (!V1_max_angle[6])))) # (V1_current_angle[7] & (!V1_max_angle[7] & (!V1_current_angle[6] $ (!V1_max_angle[6]))));


--V1_max_angle[4] is nios_system:u0|lab4:my_custom_ip_0|max_angle[4]
--register power-up is low

V1_max_angle[4] = DFFEAS(RC1_d_writedata[4], CLOCK_50, !Z1_r_sync_rst,  , V1L420,  ,  ,  ,  );


--V1_max_angle[3] is nios_system:u0|lab4:my_custom_ip_0|max_angle[3]
--register power-up is low

V1_max_angle[3] = DFFEAS(RC1_d_writedata[3], CLOCK_50, !Z1_r_sync_rst,  , V1L420,  ,  ,  ,  );


--V1_max_angle[2] is nios_system:u0|lab4:my_custom_ip_0|max_angle[2]
--register power-up is low

V1_max_angle[2] = DFFEAS(RC1_d_writedata[2], CLOCK_50, !Z1_r_sync_rst,  , V1L420,  ,  ,  ,  );


--V1_max_angle[1] is nios_system:u0|lab4:my_custom_ip_0|max_angle[1]
--register power-up is low

V1_max_angle[1] = DFFEAS(RC1_d_writedata[1], CLOCK_50, !Z1_r_sync_rst,  , V1L420,  ,  ,  ,  );


--V1_max_angle[0] is nios_system:u0|lab4:my_custom_ip_0|max_angle[0]
--register power-up is low

V1_max_angle[0] = DFFEAS(RC1_d_writedata[0], CLOCK_50, !Z1_r_sync_rst,  , V1L420,  ,  ,  ,  );


--V1L336 is nios_system:u0|lab4:my_custom_ip_0|LessThan1~1
V1L336 = (!V1_current_angle[2] & (!V1_max_angle[2] & (!V1_max_angle[1] & !V1_max_angle[0]))) # (V1_current_angle[2] & ((!V1_max_angle[2]) # ((!V1_max_angle[1] & !V1_max_angle[0]))));


--V1L337 is nios_system:u0|lab4:my_custom_ip_0|LessThan1~2
V1L337 = ( V1L336 & ( (!V1_current_angle[4] & (!V1_current_angle[3] & (V1_max_angle[4] & V1_max_angle[3]))) # (V1_current_angle[4] & (((!V1_current_angle[3] & V1_max_angle[3])) # (V1_max_angle[4]))) ) ) # ( !V1L336 & ( (!V1_current_angle[4] & (V1_max_angle[4] & ((!V1_current_angle[3]) # (V1_max_angle[3])))) # (V1_current_angle[4] & ((!V1_current_angle[3]) # ((V1_max_angle[3]) # (V1_max_angle[4])))) ) );


--V1L338 is nios_system:u0|lab4:my_custom_ip_0|LessThan1~3
V1L338 = (V1L335 & (V1L337 & (!V1_current_angle[5] $ (!V1_max_angle[5]))));


--V1L339 is nios_system:u0|lab4:my_custom_ip_0|LessThan1~4
V1L339 = ( V1_max_angle[6] & ( V1_max_angle[5] & ( (!V1_current_angle[7] & ((!V1_max_angle[7]) # (V1_current_angle[6]))) # (V1_current_angle[7] & (V1_current_angle[6] & !V1_max_angle[7])) ) ) ) # ( !V1_max_angle[6] & ( V1_max_angle[5] & ( (!V1_current_angle[7] & !V1_max_angle[7]) ) ) ) # ( V1_max_angle[6] & ( !V1_max_angle[5] & ( (!V1_current_angle[7] & (((!V1_current_angle[5]) # (!V1_max_angle[7])) # (V1_current_angle[6]))) # (V1_current_angle[7] & (!V1_max_angle[7] & ((!V1_current_angle[5]) # (V1_current_angle[6])))) ) ) ) # ( !V1_max_angle[6] & ( !V1_max_angle[5] & ( (!V1_current_angle[7] & ((!V1_max_angle[7]) # ((V1_current_angle[6] & !V1_current_angle[5])))) # (V1_current_angle[7] & (V1_current_angle[6] & (!V1_current_angle[5] & !V1_max_angle[7]))) ) ) );


--V1_max_angle[9] is nios_system:u0|lab4:my_custom_ip_0|max_angle[9]
--register power-up is low

V1_max_angle[9] = DFFEAS(V1L400, CLOCK_50, !Z1_r_sync_rst,  , V1L420,  ,  ,  ,  );


--V1_max_angle[11] is nios_system:u0|lab4:my_custom_ip_0|max_angle[11]
--register power-up is low

V1_max_angle[11] = DFFEAS(RC1_d_writedata[11], CLOCK_50, !Z1_r_sync_rst,  , V1L420,  ,  ,  ,  );


--V1_max_angle[14] is nios_system:u0|lab4:my_custom_ip_0|max_angle[14]
--register power-up is low

V1_max_angle[14] = DFFEAS(RC1_d_writedata[14], CLOCK_50, !Z1_r_sync_rst,  , V1L420,  ,  ,  ,  );


--V1_max_angle[13] is nios_system:u0|lab4:my_custom_ip_0|max_angle[13]
--register power-up is low

V1_max_angle[13] = DFFEAS(RC1_d_writedata[13], CLOCK_50, !Z1_r_sync_rst,  , V1L420,  ,  ,  ,  );


--V1_max_angle[12] is nios_system:u0|lab4:my_custom_ip_0|max_angle[12]
--register power-up is low

V1_max_angle[12] = DFFEAS(RC1_d_writedata[12], CLOCK_50, !Z1_r_sync_rst,  , V1L420,  ,  ,  ,  );


--V1L340 is nios_system:u0|lab4:my_custom_ip_0|LessThan1~5
V1L340 = ( V1_max_angle[13] & ( V1_max_angle[12] & ( (V1_current_angle[13] & (V1_current_angle[12] & (!V1_current_angle[14] $ (!V1_max_angle[14])))) ) ) ) # ( !V1_max_angle[13] & ( V1_max_angle[12] & ( (!V1_current_angle[13] & (V1_current_angle[12] & (!V1_current_angle[14] $ (!V1_max_angle[14])))) ) ) ) # ( V1_max_angle[13] & ( !V1_max_angle[12] & ( (V1_current_angle[13] & (!V1_current_angle[12] & (!V1_current_angle[14] $ (!V1_max_angle[14])))) ) ) ) # ( !V1_max_angle[13] & ( !V1_max_angle[12] & ( (!V1_current_angle[13] & (!V1_current_angle[12] & (!V1_current_angle[14] $ (!V1_max_angle[14])))) ) ) );


--V1_max_angle[10] is nios_system:u0|lab4:my_custom_ip_0|max_angle[10]
--register power-up is low

V1_max_angle[10] = DFFEAS(V1L402, CLOCK_50, !Z1_r_sync_rst,  , V1L420,  ,  ,  ,  );


--V1L341 is nios_system:u0|lab4:my_custom_ip_0|LessThan1~6
V1L341 = ( V1_max_angle[10] & ( (!V1_current_angle[10] & (V1L340 & (!V1_current_angle[11] $ (V1_max_angle[11])))) ) ) # ( !V1_max_angle[10] & ( (V1_current_angle[10] & (V1L340 & (!V1_current_angle[11] $ (V1_max_angle[11])))) ) );


--V1_max_angle[8] is nios_system:u0|lab4:my_custom_ip_0|max_angle[8]
--register power-up is low

V1_max_angle[8] = DFFEAS(RC1_d_writedata[8], CLOCK_50, !Z1_r_sync_rst,  , V1L420,  ,  ,  ,  );


--V1L342 is nios_system:u0|lab4:my_custom_ip_0|LessThan1~7
V1L342 = ( V1_max_angle[8] & ( (!V1_current_angle[8] & (V1L341 & (!V1_current_angle[9] $ (V1_max_angle[9])))) ) ) # ( !V1_max_angle[8] & ( (V1_current_angle[8] & (V1L341 & (!V1_current_angle[9] $ (V1_max_angle[9])))) ) );


--V1L343 is nios_system:u0|lab4:my_custom_ip_0|LessThan1~8
V1L343 = ( V1_max_angle[13] & ( V1_max_angle[12] & ( (!V1_current_angle[14] & (V1_max_angle[14] & ((!V1_current_angle[13]) # (!V1_current_angle[12])))) # (V1_current_angle[14] & ((!V1_current_angle[13]) # ((!V1_current_angle[12]) # (V1_max_angle[14])))) ) ) ) # ( !V1_max_angle[13] & ( V1_max_angle[12] & ( (!V1_current_angle[14] & (!V1_current_angle[13] & (!V1_current_angle[12] & V1_max_angle[14]))) # (V1_current_angle[14] & (((!V1_current_angle[13] & !V1_current_angle[12])) # (V1_max_angle[14]))) ) ) ) # ( V1_max_angle[13] & ( !V1_max_angle[12] & ( (!V1_current_angle[14] & (!V1_current_angle[13] & V1_max_angle[14])) # (V1_current_angle[14] & ((!V1_current_angle[13]) # (V1_max_angle[14]))) ) ) ) # ( !V1_max_angle[13] & ( !V1_max_angle[12] & ( (V1_current_angle[14] & V1_max_angle[14]) ) ) );


--V1L344 is nios_system:u0|lab4:my_custom_ip_0|LessThan1~9
V1L344 = ( V1_max_angle[10] & ( !V1L343 & ( ((!V1_max_angle[11]) # (!V1L340)) # (V1_current_angle[11]) ) ) ) # ( !V1_max_angle[10] & ( !V1L343 & ( (!V1L340) # ((!V1_current_angle[11] & (V1_current_angle[10] & !V1_max_angle[11])) # (V1_current_angle[11] & ((!V1_max_angle[11]) # (V1_current_angle[10])))) ) ) );


--V1L345 is nios_system:u0|lab4:my_custom_ip_0|LessThan1~10
V1L345 = ( V1_max_angle[8] & ( (V1L341 & ((!V1_current_angle[9] & (V1_current_angle[8] & !V1_max_angle[9])) # (V1_current_angle[9] & ((!V1_max_angle[9]) # (V1_current_angle[8]))))) ) ) # ( !V1_max_angle[8] & ( (V1_current_angle[9] & (!V1_max_angle[9] & V1L341)) ) );


--V1_max_angle[16] is nios_system:u0|lab4:my_custom_ip_0|max_angle[16]
--register power-up is low

V1_max_angle[16] = DFFEAS(V1L410, CLOCK_50, !Z1_r_sync_rst,  , V1L420,  ,  ,  ,  );


--V1_max_angle[18] is nios_system:u0|lab4:my_custom_ip_0|max_angle[18]
--register power-up is low

V1_max_angle[18] = DFFEAS(RC1_d_writedata[18], CLOCK_50, !Z1_r_sync_rst,  , V1L420,  ,  ,  ,  );


--V1_max_angle[21] is nios_system:u0|lab4:my_custom_ip_0|max_angle[21]
--register power-up is low

V1_max_angle[21] = DFFEAS(RC1_d_writedata[21], CLOCK_50, !Z1_r_sync_rst,  , V1L420,  ,  ,  ,  );


--V1_max_angle[20] is nios_system:u0|lab4:my_custom_ip_0|max_angle[20]
--register power-up is low

V1_max_angle[20] = DFFEAS(RC1_d_writedata[20], CLOCK_50, !Z1_r_sync_rst,  , V1L420,  ,  ,  ,  );


--V1_max_angle[19] is nios_system:u0|lab4:my_custom_ip_0|max_angle[19]
--register power-up is low

V1_max_angle[19] = DFFEAS(RC1_d_writedata[19], CLOCK_50, !Z1_r_sync_rst,  , V1L420,  ,  ,  ,  );


--V1L346 is nios_system:u0|lab4:my_custom_ip_0|LessThan1~11
V1L346 = ( V1_max_angle[20] & ( V1_max_angle[19] & ( (V1_current_angle[20] & (V1_current_angle[19] & (!V1_current_angle[21] $ (V1_max_angle[21])))) ) ) ) # ( !V1_max_angle[20] & ( V1_max_angle[19] & ( (!V1_current_angle[20] & (V1_current_angle[19] & (!V1_current_angle[21] $ (V1_max_angle[21])))) ) ) ) # ( V1_max_angle[20] & ( !V1_max_angle[19] & ( (V1_current_angle[20] & (!V1_current_angle[19] & (!V1_current_angle[21] $ (V1_max_angle[21])))) ) ) ) # ( !V1_max_angle[20] & ( !V1_max_angle[19] & ( (!V1_current_angle[20] & (!V1_current_angle[19] & (!V1_current_angle[21] $ (V1_max_angle[21])))) ) ) );


--V1_max_angle[17] is nios_system:u0|lab4:my_custom_ip_0|max_angle[17]
--register power-up is low

V1_max_angle[17] = DFFEAS(RC1_d_writedata[17], CLOCK_50, !Z1_r_sync_rst,  , V1L420,  ,  ,  ,  );


--V1L347 is nios_system:u0|lab4:my_custom_ip_0|LessThan1~12
V1L347 = ( V1_max_angle[17] & ( (V1_current_angle[17] & (V1L346 & (!V1_current_angle[18] $ (V1_max_angle[18])))) ) ) # ( !V1_max_angle[17] & ( (!V1_current_angle[17] & (V1L346 & (!V1_current_angle[18] $ (V1_max_angle[18])))) ) );


--V1_max_angle[15] is nios_system:u0|lab4:my_custom_ip_0|max_angle[15]
--register power-up is low

V1_max_angle[15] = DFFEAS(V1L408, CLOCK_50, !Z1_r_sync_rst,  , V1L420,  ,  ,  ,  );


--V1L348 is nios_system:u0|lab4:my_custom_ip_0|LessThan1~13
V1L348 = ( V1_max_angle[15] & ( (V1_current_angle[15] & (V1L347 & (!V1_current_angle[16] $ (!V1_max_angle[16])))) ) ) # ( !V1_max_angle[15] & ( (!V1_current_angle[15] & (V1L347 & (!V1_current_angle[16] $ (!V1_max_angle[16])))) ) );


--V1L349 is nios_system:u0|lab4:my_custom_ip_0|LessThan1~14
V1L349 = ( V1L345 & ( V1L348 ) ) # ( !V1L345 & ( V1L348 & ( (!V1L344) # ((V1L342 & ((V1L339) # (V1L338)))) ) ) );


--V1L350 is nios_system:u0|lab4:my_custom_ip_0|LessThan1~15
V1L350 = ( V1_max_angle[20] & ( V1_max_angle[19] & ( (!V1_current_angle[21] & ((!V1_current_angle[20]) # ((!V1_current_angle[19]) # (V1_max_angle[21])))) # (V1_current_angle[21] & (V1_max_angle[21] & ((!V1_current_angle[20]) # (!V1_current_angle[19])))) ) ) ) # ( !V1_max_angle[20] & ( V1_max_angle[19] & ( (!V1_current_angle[21] & (((!V1_current_angle[20] & !V1_current_angle[19])) # (V1_max_angle[21]))) # (V1_current_angle[21] & (!V1_current_angle[20] & (!V1_current_angle[19] & V1_max_angle[21]))) ) ) ) # ( V1_max_angle[20] & ( !V1_max_angle[19] & ( (!V1_current_angle[21] & ((!V1_current_angle[20]) # (V1_max_angle[21]))) # (V1_current_angle[21] & (!V1_current_angle[20] & V1_max_angle[21])) ) ) ) # ( !V1_max_angle[20] & ( !V1_max_angle[19] & ( (!V1_current_angle[21] & V1_max_angle[21]) ) ) );


--V1L351 is nios_system:u0|lab4:my_custom_ip_0|LessThan1~16
V1L351 = ( V1_max_angle[17] & ( !V1L350 & ( (!V1L346) # ((!V1_current_angle[18] & (V1_current_angle[17] & !V1_max_angle[18])) # (V1_current_angle[18] & ((!V1_max_angle[18]) # (V1_current_angle[17])))) ) ) ) # ( !V1_max_angle[17] & ( !V1L350 & ( ((!V1_max_angle[18]) # (!V1L346)) # (V1_current_angle[18]) ) ) );


--V1L352 is nios_system:u0|lab4:my_custom_ip_0|LessThan1~17
V1L352 = ( V1_max_angle[15] & ( V1L351 & ( ((!V1L347) # (V1_max_angle[16])) # (V1_current_angle[16]) ) ) ) # ( !V1_max_angle[15] & ( V1L351 & ( (!V1L347) # ((!V1_current_angle[16] & (!V1_current_angle[15] & V1_max_angle[16])) # (V1_current_angle[16] & ((!V1_current_angle[15]) # (V1_max_angle[16])))) ) ) );


--V1_max_angle[23] is nios_system:u0|lab4:my_custom_ip_0|max_angle[23]
--register power-up is low

V1_max_angle[23] = DFFEAS(RC1_d_writedata[23], CLOCK_50, !Z1_r_sync_rst,  , V1L420,  ,  ,  ,  );


--V1_max_angle[25] is nios_system:u0|lab4:my_custom_ip_0|max_angle[25]
--register power-up is low

V1_max_angle[25] = DFFEAS(RC1_d_writedata[25], CLOCK_50, !Z1_r_sync_rst,  , V1L420,  ,  ,  ,  );


--V1_max_angle[28] is nios_system:u0|lab4:my_custom_ip_0|max_angle[28]
--register power-up is low

V1_max_angle[28] = DFFEAS(RC1_d_writedata[28], CLOCK_50, !Z1_r_sync_rst,  , V1L420,  ,  ,  ,  );


--V1_max_angle[27] is nios_system:u0|lab4:my_custom_ip_0|max_angle[27]
--register power-up is low

V1_max_angle[27] = DFFEAS(RC1_d_writedata[27], CLOCK_50, !Z1_r_sync_rst,  , V1L420,  ,  ,  ,  );


--V1_max_angle[26] is nios_system:u0|lab4:my_custom_ip_0|max_angle[26]
--register power-up is low

V1_max_angle[26] = DFFEAS(RC1_d_writedata[26], CLOCK_50, !Z1_r_sync_rst,  , V1L420,  ,  ,  ,  );


--V1L353 is nios_system:u0|lab4:my_custom_ip_0|LessThan1~18
V1L353 = ( V1_max_angle[27] & ( V1_max_angle[26] & ( (V1_current_angle[27] & (V1_current_angle[26] & (!V1_current_angle[28] $ (V1_max_angle[28])))) ) ) ) # ( !V1_max_angle[27] & ( V1_max_angle[26] & ( (!V1_current_angle[27] & (V1_current_angle[26] & (!V1_current_angle[28] $ (V1_max_angle[28])))) ) ) ) # ( V1_max_angle[27] & ( !V1_max_angle[26] & ( (V1_current_angle[27] & (!V1_current_angle[26] & (!V1_current_angle[28] $ (V1_max_angle[28])))) ) ) ) # ( !V1_max_angle[27] & ( !V1_max_angle[26] & ( (!V1_current_angle[27] & (!V1_current_angle[26] & (!V1_current_angle[28] $ (V1_max_angle[28])))) ) ) );


--V1_max_angle[24] is nios_system:u0|lab4:my_custom_ip_0|max_angle[24]
--register power-up is low

V1_max_angle[24] = DFFEAS(RC1_d_writedata[24], CLOCK_50, !Z1_r_sync_rst,  , V1L420,  ,  ,  ,  );


--V1L354 is nios_system:u0|lab4:my_custom_ip_0|LessThan1~19
V1L354 = ( V1_max_angle[24] & ( (V1_current_angle[24] & (V1L353 & (!V1_current_angle[25] $ (V1_max_angle[25])))) ) ) # ( !V1_max_angle[24] & ( (!V1_current_angle[24] & (V1L353 & (!V1_current_angle[25] $ (V1_max_angle[25])))) ) );


--V1_max_angle[22] is nios_system:u0|lab4:my_custom_ip_0|max_angle[22]
--register power-up is low

V1_max_angle[22] = DFFEAS(RC1_d_writedata[22], CLOCK_50, !Z1_r_sync_rst,  , V1L420,  ,  ,  ,  );


--V1L355 is nios_system:u0|lab4:my_custom_ip_0|LessThan1~20
V1L355 = ( V1_max_angle[22] & ( (V1_current_angle[22] & (V1L354 & (!V1_current_angle[23] $ (V1_max_angle[23])))) ) ) # ( !V1_max_angle[22] & ( (!V1_current_angle[22] & (V1L354 & (!V1_current_angle[23] $ (V1_max_angle[23])))) ) );


--V1L356 is nios_system:u0|lab4:my_custom_ip_0|LessThan1~21
V1L356 = ( V1_max_angle[27] & ( V1_max_angle[26] & ( (!V1_current_angle[28] & ((!V1_current_angle[27]) # ((!V1_current_angle[26]) # (V1_max_angle[28])))) # (V1_current_angle[28] & (V1_max_angle[28] & ((!V1_current_angle[27]) # (!V1_current_angle[26])))) ) ) ) # ( !V1_max_angle[27] & ( V1_max_angle[26] & ( (!V1_current_angle[28] & (((!V1_current_angle[27] & !V1_current_angle[26])) # (V1_max_angle[28]))) # (V1_current_angle[28] & (!V1_current_angle[27] & (!V1_current_angle[26] & V1_max_angle[28]))) ) ) ) # ( V1_max_angle[27] & ( !V1_max_angle[26] & ( (!V1_current_angle[28] & ((!V1_current_angle[27]) # (V1_max_angle[28]))) # (V1_current_angle[28] & (!V1_current_angle[27] & V1_max_angle[28])) ) ) ) # ( !V1_max_angle[27] & ( !V1_max_angle[26] & ( (!V1_current_angle[28] & V1_max_angle[28]) ) ) );


--V1L357 is nios_system:u0|lab4:my_custom_ip_0|LessThan1~22
V1L357 = ( V1_max_angle[24] & ( !V1L356 & ( (!V1L353) # ((!V1_current_angle[25] & (V1_current_angle[24] & !V1_max_angle[25])) # (V1_current_angle[25] & ((!V1_max_angle[25]) # (V1_current_angle[24])))) ) ) ) # ( !V1_max_angle[24] & ( !V1L356 & ( ((!V1_max_angle[25]) # (!V1L353)) # (V1_current_angle[25]) ) ) );


--V1L358 is nios_system:u0|lab4:my_custom_ip_0|LessThan1~23
V1L358 = ( V1_max_angle[22] & ( V1L357 & ( (!V1L354) # ((!V1_current_angle[23] & (V1_current_angle[22] & !V1_max_angle[23])) # (V1_current_angle[23] & ((!V1_max_angle[23]) # (V1_current_angle[22])))) ) ) ) # ( !V1_max_angle[22] & ( V1L357 & ( ((!V1_max_angle[23]) # (!V1L354)) # (V1_current_angle[23]) ) ) );


--V1_max_angle[31] is nios_system:u0|lab4:my_custom_ip_0|max_angle[31]
--register power-up is low

V1_max_angle[31] = DFFEAS(RC1_d_writedata[31], CLOCK_50, !Z1_r_sync_rst,  , V1L420,  ,  ,  ,  );


--V1_max_angle[30] is nios_system:u0|lab4:my_custom_ip_0|max_angle[30]
--register power-up is low

V1_max_angle[30] = DFFEAS(RC1_d_writedata[30], CLOCK_50, !Z1_r_sync_rst,  , V1L420,  ,  ,  ,  );


--V1_max_angle[29] is nios_system:u0|lab4:my_custom_ip_0|max_angle[29]
--register power-up is low

V1_max_angle[29] = DFFEAS(RC1_d_writedata[29], CLOCK_50, !Z1_r_sync_rst,  , V1L420,  ,  ,  ,  );


--V1L359 is nios_system:u0|lab4:my_custom_ip_0|LessThan1~24
V1L359 = ( V1_max_angle[30] & ( V1_max_angle[29] & ( (V1_current_angle[30] & (V1_current_angle[29] & (!V1_current_angle[31] $ (V1_max_angle[31])))) ) ) ) # ( !V1_max_angle[30] & ( V1_max_angle[29] & ( (!V1_current_angle[30] & (V1_current_angle[29] & (!V1_current_angle[31] $ (V1_max_angle[31])))) ) ) ) # ( V1_max_angle[30] & ( !V1_max_angle[29] & ( (V1_current_angle[30] & (!V1_current_angle[29] & (!V1_current_angle[31] $ (V1_max_angle[31])))) ) ) ) # ( !V1_max_angle[30] & ( !V1_max_angle[29] & ( (!V1_current_angle[30] & (!V1_current_angle[29] & (!V1_current_angle[31] $ (V1_max_angle[31])))) ) ) );


--V1L360 is nios_system:u0|lab4:my_custom_ip_0|LessThan1~25
V1L360 = ( V1_max_angle[30] & ( V1_max_angle[29] & ( (!V1_current_angle[31] & ((!V1_current_angle[30]) # ((!V1_current_angle[29]) # (V1_max_angle[31])))) # (V1_current_angle[31] & (V1_max_angle[31] & ((!V1_current_angle[30]) # (!V1_current_angle[29])))) ) ) ) # ( !V1_max_angle[30] & ( V1_max_angle[29] & ( (!V1_current_angle[31] & (((!V1_current_angle[30] & !V1_current_angle[29])) # (V1_max_angle[31]))) # (V1_current_angle[31] & (!V1_current_angle[30] & (!V1_current_angle[29] & V1_max_angle[31]))) ) ) ) # ( V1_max_angle[30] & ( !V1_max_angle[29] & ( (!V1_current_angle[31] & ((!V1_current_angle[30]) # (V1_max_angle[31]))) # (V1_current_angle[31] & (!V1_current_angle[30] & V1_max_angle[31])) ) ) ) # ( !V1_max_angle[30] & ( !V1_max_angle[29] & ( (!V1_current_angle[31] & V1_max_angle[31]) ) ) );


--V1L361 is nios_system:u0|lab4:my_custom_ip_0|LessThan1~26
V1L361 = ( V1L359 & ( !V1L360 & ( (V1L358 & ((!V1L355) # ((!V1L349 & V1L352)))) ) ) ) # ( !V1L359 & ( !V1L360 ) );


--V1L499 is nios_system:u0|lab4:my_custom_ip_0|Selector0~0
V1L499 = (!V1_current_state.SWEEP_RIGHT & (V1L361 & ((!V1_current_state.INT_LEFT) # (!XB2_av_write)))) # (V1_current_state.SWEEP_RIGHT & ((!V1_current_state.INT_LEFT) # ((!XB2_av_write))));


--V1_min_angle[31] is nios_system:u0|lab4:my_custom_ip_0|min_angle[31]
--register power-up is low

V1_min_angle[31] = DFFEAS(RC1_d_writedata[31], CLOCK_50, !Z1_r_sync_rst,  , V1L457,  ,  ,  ,  );


--V1_min_angle[6] is nios_system:u0|lab4:my_custom_ip_0|min_angle[6]
--register power-up is low

V1_min_angle[6] = DFFEAS(V1L434, CLOCK_50, !Z1_r_sync_rst,  , V1L457,  ,  ,  ,  );


--V1_min_angle[9] is nios_system:u0|lab4:my_custom_ip_0|min_angle[9]
--register power-up is low

V1_min_angle[9] = DFFEAS(V1L439, CLOCK_50, !Z1_r_sync_rst,  , V1L457,  ,  ,  ,  );


--V1_min_angle[8] is nios_system:u0|lab4:my_custom_ip_0|min_angle[8]
--register power-up is low

V1_min_angle[8] = DFFEAS(V1L437, CLOCK_50, !Z1_r_sync_rst,  , V1L457,  ,  ,  ,  );


--V1_min_angle[7] is nios_system:u0|lab4:my_custom_ip_0|min_angle[7]
--register power-up is low

V1_min_angle[7] = DFFEAS(RC1_d_writedata[7], CLOCK_50, !Z1_r_sync_rst,  , V1L457,  ,  ,  ,  );


--V1L362 is nios_system:u0|lab4:my_custom_ip_0|LessThan2~0
V1L362 = ( V1_min_angle[8] & ( V1_min_angle[7] & ( (V1_current_angle[8] & (V1_current_angle[7] & (!V1_current_angle[9] $ (V1_min_angle[9])))) ) ) ) # ( !V1_min_angle[8] & ( V1_min_angle[7] & ( (!V1_current_angle[8] & (V1_current_angle[7] & (!V1_current_angle[9] $ (V1_min_angle[9])))) ) ) ) # ( V1_min_angle[8] & ( !V1_min_angle[7] & ( (V1_current_angle[8] & (!V1_current_angle[7] & (!V1_current_angle[9] $ (V1_min_angle[9])))) ) ) ) # ( !V1_min_angle[8] & ( !V1_min_angle[7] & ( (!V1_current_angle[8] & (!V1_current_angle[7] & (!V1_current_angle[9] $ (V1_min_angle[9])))) ) ) );


--V1_min_angle[5] is nios_system:u0|lab4:my_custom_ip_0|min_angle[5]
--register power-up is low

V1_min_angle[5] = DFFEAS(RC1_d_writedata[5], CLOCK_50, !Z1_r_sync_rst,  , V1L457,  ,  ,  ,  );


--V1_min_angle[4] is nios_system:u0|lab4:my_custom_ip_0|min_angle[4]
--register power-up is low

V1_min_angle[4] = DFFEAS(V1L431, CLOCK_50, !Z1_r_sync_rst,  , V1L457,  ,  ,  ,  );


--V1_min_angle[3] is nios_system:u0|lab4:my_custom_ip_0|min_angle[3]
--register power-up is low

V1_min_angle[3] = DFFEAS(RC1_d_writedata[3], CLOCK_50, !Z1_r_sync_rst,  , V1L457,  ,  ,  ,  );


--V1_min_angle[2] is nios_system:u0|lab4:my_custom_ip_0|min_angle[2]
--register power-up is low

V1_min_angle[2] = DFFEAS(RC1_d_writedata[2], CLOCK_50, !Z1_r_sync_rst,  , V1L457,  ,  ,  ,  );


--V1L363 is nios_system:u0|lab4:my_custom_ip_0|LessThan2~1
V1L363 = (!V1_current_angle[3] & (V1_current_angle[2] & (!V1_min_angle[3] & !V1_min_angle[2]))) # (V1_current_angle[3] & ((!V1_min_angle[3]) # ((V1_current_angle[2] & !V1_min_angle[2]))));


--V1L364 is nios_system:u0|lab4:my_custom_ip_0|LessThan2~2
V1L364 = ( V1L363 & ( (!V1_current_angle[5] & (!V1_min_angle[5] & ((!V1_current_angle[4]) # (V1_min_angle[4])))) # (V1_current_angle[5] & ((!V1_current_angle[4]) # ((!V1_min_angle[5]) # (V1_min_angle[4])))) ) ) # ( !V1L363 & ( (!V1_current_angle[5] & (!V1_current_angle[4] & (!V1_min_angle[5] & V1_min_angle[4]))) # (V1_current_angle[5] & ((!V1_min_angle[5]) # ((!V1_current_angle[4] & V1_min_angle[4])))) ) );


--V1L365 is nios_system:u0|lab4:my_custom_ip_0|LessThan2~3
V1L365 = ( V1_min_angle[8] & ( V1_min_angle[7] & ( (!V1_current_angle[9] & ((!V1_current_angle[8]) # (V1_min_angle[9]))) # (V1_current_angle[9] & (!V1_current_angle[8] & V1_min_angle[9])) ) ) ) # ( !V1_min_angle[8] & ( V1_min_angle[7] & ( (!V1_current_angle[9] & V1_min_angle[9]) ) ) ) # ( V1_min_angle[8] & ( !V1_min_angle[7] & ( (!V1_current_angle[9] & ((!V1_current_angle[8]) # ((V1_min_angle[9]) # (V1_current_angle[7])))) # (V1_current_angle[9] & (V1_min_angle[9] & ((!V1_current_angle[8]) # (V1_current_angle[7])))) ) ) ) # ( !V1_min_angle[8] & ( !V1_min_angle[7] & ( (!V1_current_angle[9] & (((!V1_current_angle[8] & V1_current_angle[7])) # (V1_min_angle[9]))) # (V1_current_angle[9] & (!V1_current_angle[8] & (V1_current_angle[7] & V1_min_angle[9]))) ) ) );


--V1L366 is nios_system:u0|lab4:my_custom_ip_0|LessThan2~4
V1L366 = ( !V1L365 & ( (!V1L362) # ((!V1_current_angle[6] & (!V1_min_angle[6] & !V1L364)) # (V1_current_angle[6] & ((!V1_min_angle[6]) # (!V1L364)))) ) );


--V1_min_angle[11] is nios_system:u0|lab4:my_custom_ip_0|min_angle[11]
--register power-up is low

V1_min_angle[11] = DFFEAS(RC1_d_writedata[11], CLOCK_50, !Z1_r_sync_rst,  , V1L457,  ,  ,  ,  );


--V1_min_angle[13] is nios_system:u0|lab4:my_custom_ip_0|min_angle[13]
--register power-up is low

V1_min_angle[13] = DFFEAS(RC1_d_writedata[13], CLOCK_50, !Z1_r_sync_rst,  , V1L457,  ,  ,  ,  );


--V1_min_angle[16] is nios_system:u0|lab4:my_custom_ip_0|min_angle[16]
--register power-up is low

V1_min_angle[16] = DFFEAS(RC1_d_writedata[16], CLOCK_50, !Z1_r_sync_rst,  , V1L457,  ,  ,  ,  );


--V1_min_angle[15] is nios_system:u0|lab4:my_custom_ip_0|min_angle[15]
--register power-up is low

V1_min_angle[15] = DFFEAS(V1L447, CLOCK_50, !Z1_r_sync_rst,  , V1L457,  ,  ,  ,  );


--V1_min_angle[14] is nios_system:u0|lab4:my_custom_ip_0|min_angle[14]
--register power-up is low

V1_min_angle[14] = DFFEAS(V1L445, CLOCK_50, !Z1_r_sync_rst,  , V1L457,  ,  ,  ,  );


--V1L367 is nios_system:u0|lab4:my_custom_ip_0|LessThan2~5
V1L367 = ( V1_min_angle[15] & ( V1_min_angle[14] & ( (V1_current_angle[15] & (V1_current_angle[14] & (!V1_current_angle[16] $ (V1_min_angle[16])))) ) ) ) # ( !V1_min_angle[15] & ( V1_min_angle[14] & ( (!V1_current_angle[15] & (V1_current_angle[14] & (!V1_current_angle[16] $ (V1_min_angle[16])))) ) ) ) # ( V1_min_angle[15] & ( !V1_min_angle[14] & ( (V1_current_angle[15] & (!V1_current_angle[14] & (!V1_current_angle[16] $ (V1_min_angle[16])))) ) ) ) # ( !V1_min_angle[15] & ( !V1_min_angle[14] & ( (!V1_current_angle[15] & (!V1_current_angle[14] & (!V1_current_angle[16] $ (V1_min_angle[16])))) ) ) );


--V1_min_angle[12] is nios_system:u0|lab4:my_custom_ip_0|min_angle[12]
--register power-up is low

V1_min_angle[12] = DFFEAS(RC1_d_writedata[12], CLOCK_50, !Z1_r_sync_rst,  , V1L457,  ,  ,  ,  );


--V1L368 is nios_system:u0|lab4:my_custom_ip_0|LessThan2~6
V1L368 = ( V1_min_angle[12] & ( (V1_current_angle[12] & (V1L367 & (!V1_current_angle[13] $ (V1_min_angle[13])))) ) ) # ( !V1_min_angle[12] & ( (!V1_current_angle[12] & (V1L367 & (!V1_current_angle[13] $ (V1_min_angle[13])))) ) );


--V1_min_angle[10] is nios_system:u0|lab4:my_custom_ip_0|min_angle[10]
--register power-up is low

V1_min_angle[10] = DFFEAS(RC1_d_writedata[10], CLOCK_50, !Z1_r_sync_rst,  , V1L457,  ,  ,  ,  );


--V1L369 is nios_system:u0|lab4:my_custom_ip_0|LessThan2~7
V1L369 = ( V1_min_angle[10] & ( (V1_current_angle[10] & (V1L368 & (!V1_current_angle[11] $ (V1_min_angle[11])))) ) ) # ( !V1_min_angle[10] & ( (!V1_current_angle[10] & (V1L368 & (!V1_current_angle[11] $ (V1_min_angle[11])))) ) );


--V1L370 is nios_system:u0|lab4:my_custom_ip_0|LessThan2~8
V1L370 = ( V1_min_angle[15] & ( V1_min_angle[14] & ( (!V1_current_angle[16] & (!V1_min_angle[16] & ((!V1_current_angle[15]) # (!V1_current_angle[14])))) # (V1_current_angle[16] & ((!V1_current_angle[15]) # ((!V1_current_angle[14]) # (!V1_min_angle[16])))) ) ) ) # ( !V1_min_angle[15] & ( V1_min_angle[14] & ( (!V1_current_angle[16] & (!V1_current_angle[15] & (!V1_current_angle[14] & !V1_min_angle[16]))) # (V1_current_angle[16] & ((!V1_min_angle[16]) # ((!V1_current_angle[15] & !V1_current_angle[14])))) ) ) ) # ( V1_min_angle[15] & ( !V1_min_angle[14] & ( (!V1_current_angle[16] & (!V1_current_angle[15] & !V1_min_angle[16])) # (V1_current_angle[16] & ((!V1_current_angle[15]) # (!V1_min_angle[16]))) ) ) ) # ( !V1_min_angle[15] & ( !V1_min_angle[14] & ( (V1_current_angle[16] & !V1_min_angle[16]) ) ) );


--V1L371 is nios_system:u0|lab4:my_custom_ip_0|LessThan2~9
V1L371 = ( V1_min_angle[12] & ( !V1L370 & ( (!V1_current_angle[13]) # ((!V1L367) # (V1_min_angle[13])) ) ) ) # ( !V1_min_angle[12] & ( !V1L370 & ( (!V1L367) # ((!V1_current_angle[13] & ((!V1_current_angle[12]) # (V1_min_angle[13]))) # (V1_current_angle[13] & (!V1_current_angle[12] & V1_min_angle[13]))) ) ) );


--V1L372 is nios_system:u0|lab4:my_custom_ip_0|LessThan2~10
V1L372 = ( V1_min_angle[10] & ( (V1_current_angle[11] & (!V1_min_angle[11] & V1L368)) ) ) # ( !V1_min_angle[10] & ( (V1L368 & ((!V1_current_angle[11] & (V1_current_angle[10] & !V1_min_angle[11])) # (V1_current_angle[11] & ((!V1_min_angle[11]) # (V1_current_angle[10]))))) ) );


--V1_min_angle[18] is nios_system:u0|lab4:my_custom_ip_0|min_angle[18]
--register power-up is low

V1_min_angle[18] = DFFEAS(RC1_d_writedata[18], CLOCK_50, !Z1_r_sync_rst,  , V1L457,  ,  ,  ,  );


--V1_min_angle[20] is nios_system:u0|lab4:my_custom_ip_0|min_angle[20]
--register power-up is low

V1_min_angle[20] = DFFEAS(RC1_d_writedata[20], CLOCK_50, !Z1_r_sync_rst,  , V1L457,  ,  ,  ,  );


--V1_min_angle[23] is nios_system:u0|lab4:my_custom_ip_0|min_angle[23]
--register power-up is low

V1_min_angle[23] = DFFEAS(RC1_d_writedata[23], CLOCK_50, !Z1_r_sync_rst,  , V1L457,  ,  ,  ,  );


--V1_min_angle[22] is nios_system:u0|lab4:my_custom_ip_0|min_angle[22]
--register power-up is low

V1_min_angle[22] = DFFEAS(RC1_d_writedata[22], CLOCK_50, !Z1_r_sync_rst,  , V1L457,  ,  ,  ,  );


--V1_min_angle[21] is nios_system:u0|lab4:my_custom_ip_0|min_angle[21]
--register power-up is low

V1_min_angle[21] = DFFEAS(RC1_d_writedata[21], CLOCK_50, !Z1_r_sync_rst,  , V1L457,  ,  ,  ,  );


--V1L373 is nios_system:u0|lab4:my_custom_ip_0|LessThan2~11
V1L373 = ( V1_min_angle[22] & ( V1_min_angle[21] & ( (V1_current_angle[22] & (V1_current_angle[21] & (!V1_current_angle[23] $ (V1_min_angle[23])))) ) ) ) # ( !V1_min_angle[22] & ( V1_min_angle[21] & ( (!V1_current_angle[22] & (V1_current_angle[21] & (!V1_current_angle[23] $ (V1_min_angle[23])))) ) ) ) # ( V1_min_angle[22] & ( !V1_min_angle[21] & ( (V1_current_angle[22] & (!V1_current_angle[21] & (!V1_current_angle[23] $ (V1_min_angle[23])))) ) ) ) # ( !V1_min_angle[22] & ( !V1_min_angle[21] & ( (!V1_current_angle[22] & (!V1_current_angle[21] & (!V1_current_angle[23] $ (V1_min_angle[23])))) ) ) );


--V1_min_angle[19] is nios_system:u0|lab4:my_custom_ip_0|min_angle[19]
--register power-up is low

V1_min_angle[19] = DFFEAS(RC1_d_writedata[19], CLOCK_50, !Z1_r_sync_rst,  , V1L457,  ,  ,  ,  );


--V1L374 is nios_system:u0|lab4:my_custom_ip_0|LessThan2~12
V1L374 = ( V1_min_angle[19] & ( (V1_current_angle[19] & (V1L373 & (!V1_current_angle[20] $ (V1_min_angle[20])))) ) ) # ( !V1_min_angle[19] & ( (!V1_current_angle[19] & (V1L373 & (!V1_current_angle[20] $ (V1_min_angle[20])))) ) );


--V1_min_angle[17] is nios_system:u0|lab4:my_custom_ip_0|min_angle[17]
--register power-up is low

V1_min_angle[17] = DFFEAS(RC1_d_writedata[17], CLOCK_50, !Z1_r_sync_rst,  , V1L457,  ,  ,  ,  );


--V1L375 is nios_system:u0|lab4:my_custom_ip_0|LessThan2~13
V1L375 = ( V1_min_angle[17] & ( (V1_current_angle[17] & (V1L374 & (!V1_current_angle[18] $ (V1_min_angle[18])))) ) ) # ( !V1_min_angle[17] & ( (!V1_current_angle[17] & (V1L374 & (!V1_current_angle[18] $ (V1_min_angle[18])))) ) );


--V1L376 is nios_system:u0|lab4:my_custom_ip_0|LessThan2~14
V1L376 = ( V1L375 & ( (!V1L371) # (((!V1L366 & V1L369)) # (V1L372)) ) );


--V1L377 is nios_system:u0|lab4:my_custom_ip_0|LessThan2~15
V1L377 = ( V1_min_angle[22] & ( V1_min_angle[21] & ( (V1_current_angle[23] & !V1_min_angle[23]) ) ) ) # ( !V1_min_angle[22] & ( V1_min_angle[21] & ( (!V1_current_angle[23] & (V1_current_angle[22] & !V1_min_angle[23])) # (V1_current_angle[23] & ((!V1_min_angle[23]) # (V1_current_angle[22]))) ) ) ) # ( V1_min_angle[22] & ( !V1_min_angle[21] & ( (!V1_current_angle[23] & (V1_current_angle[22] & (V1_current_angle[21] & !V1_min_angle[23]))) # (V1_current_angle[23] & ((!V1_min_angle[23]) # ((V1_current_angle[22] & V1_current_angle[21])))) ) ) ) # ( !V1_min_angle[22] & ( !V1_min_angle[21] & ( (!V1_current_angle[23] & (!V1_min_angle[23] & ((V1_current_angle[21]) # (V1_current_angle[22])))) # (V1_current_angle[23] & (((!V1_min_angle[23]) # (V1_current_angle[21])) # (V1_current_angle[22]))) ) ) );


--V1L378 is nios_system:u0|lab4:my_custom_ip_0|LessThan2~16
V1L378 = ( V1_min_angle[19] & ( !V1L377 & ( (!V1_current_angle[20]) # ((!V1L373) # (V1_min_angle[20])) ) ) ) # ( !V1_min_angle[19] & ( !V1L377 & ( (!V1L373) # ((!V1_current_angle[20] & ((!V1_current_angle[19]) # (V1_min_angle[20]))) # (V1_current_angle[20] & (!V1_current_angle[19] & V1_min_angle[20]))) ) ) );


--V1L379 is nios_system:u0|lab4:my_custom_ip_0|LessThan2~17
V1L379 = ( V1_min_angle[17] & ( V1L378 & ( (!V1_current_angle[18]) # ((!V1L374) # (V1_min_angle[18])) ) ) ) # ( !V1_min_angle[17] & ( V1L378 & ( (!V1L374) # ((!V1_current_angle[18] & ((!V1_current_angle[17]) # (V1_min_angle[18]))) # (V1_current_angle[18] & (!V1_current_angle[17] & V1_min_angle[18]))) ) ) );


--V1_min_angle[25] is nios_system:u0|lab4:my_custom_ip_0|min_angle[25]
--register power-up is low

V1_min_angle[25] = DFFEAS(RC1_d_writedata[25], CLOCK_50, !Z1_r_sync_rst,  , V1L457,  ,  ,  ,  );


--V1_min_angle[27] is nios_system:u0|lab4:my_custom_ip_0|min_angle[27]
--register power-up is low

V1_min_angle[27] = DFFEAS(RC1_d_writedata[27], CLOCK_50, !Z1_r_sync_rst,  , V1L457,  ,  ,  ,  );


--V1_min_angle[30] is nios_system:u0|lab4:my_custom_ip_0|min_angle[30]
--register power-up is low

V1_min_angle[30] = DFFEAS(RC1_d_writedata[30], CLOCK_50, !Z1_r_sync_rst,  , V1L457,  ,  ,  ,  );


--V1_min_angle[29] is nios_system:u0|lab4:my_custom_ip_0|min_angle[29]
--register power-up is low

V1_min_angle[29] = DFFEAS(RC1_d_writedata[29], CLOCK_50, !Z1_r_sync_rst,  , V1L457,  ,  ,  ,  );


--V1_min_angle[28] is nios_system:u0|lab4:my_custom_ip_0|min_angle[28]
--register power-up is low

V1_min_angle[28] = DFFEAS(RC1_d_writedata[28], CLOCK_50, !Z1_r_sync_rst,  , V1L457,  ,  ,  ,  );


--V1L380 is nios_system:u0|lab4:my_custom_ip_0|LessThan2~18
V1L380 = ( V1_min_angle[29] & ( V1_min_angle[28] & ( (V1_current_angle[29] & (V1_current_angle[28] & (!V1_current_angle[30] $ (V1_min_angle[30])))) ) ) ) # ( !V1_min_angle[29] & ( V1_min_angle[28] & ( (!V1_current_angle[29] & (V1_current_angle[28] & (!V1_current_angle[30] $ (V1_min_angle[30])))) ) ) ) # ( V1_min_angle[29] & ( !V1_min_angle[28] & ( (V1_current_angle[29] & (!V1_current_angle[28] & (!V1_current_angle[30] $ (V1_min_angle[30])))) ) ) ) # ( !V1_min_angle[29] & ( !V1_min_angle[28] & ( (!V1_current_angle[29] & (!V1_current_angle[28] & (!V1_current_angle[30] $ (V1_min_angle[30])))) ) ) );


--V1_min_angle[26] is nios_system:u0|lab4:my_custom_ip_0|min_angle[26]
--register power-up is low

V1_min_angle[26] = DFFEAS(RC1_d_writedata[26], CLOCK_50, !Z1_r_sync_rst,  , V1L457,  ,  ,  ,  );


--V1L381 is nios_system:u0|lab4:my_custom_ip_0|LessThan2~19
V1L381 = ( V1_min_angle[26] & ( (V1_current_angle[26] & (V1L380 & (!V1_current_angle[27] $ (V1_min_angle[27])))) ) ) # ( !V1_min_angle[26] & ( (!V1_current_angle[26] & (V1L380 & (!V1_current_angle[27] $ (V1_min_angle[27])))) ) );


--V1_min_angle[24] is nios_system:u0|lab4:my_custom_ip_0|min_angle[24]
--register power-up is low

V1_min_angle[24] = DFFEAS(RC1_d_writedata[24], CLOCK_50, !Z1_r_sync_rst,  , V1L457,  ,  ,  ,  );


--V1L382 is nios_system:u0|lab4:my_custom_ip_0|LessThan2~20
V1L382 = ( V1_min_angle[24] & ( (V1_current_angle[24] & (V1L381 & (!V1_current_angle[25] $ (V1_min_angle[25])))) ) ) # ( !V1_min_angle[24] & ( (!V1_current_angle[24] & (V1L381 & (!V1_current_angle[25] $ (V1_min_angle[25])))) ) );


--V1L383 is nios_system:u0|lab4:my_custom_ip_0|LessThan2~21
V1L383 = ( V1_min_angle[29] & ( V1_min_angle[28] & ( (V1_current_angle[30] & !V1_min_angle[30]) ) ) ) # ( !V1_min_angle[29] & ( V1_min_angle[28] & ( (!V1_current_angle[30] & (V1_current_angle[29] & !V1_min_angle[30])) # (V1_current_angle[30] & ((!V1_min_angle[30]) # (V1_current_angle[29]))) ) ) ) # ( V1_min_angle[29] & ( !V1_min_angle[28] & ( (!V1_current_angle[30] & (V1_current_angle[29] & (V1_current_angle[28] & !V1_min_angle[30]))) # (V1_current_angle[30] & ((!V1_min_angle[30]) # ((V1_current_angle[29] & V1_current_angle[28])))) ) ) ) # ( !V1_min_angle[29] & ( !V1_min_angle[28] & ( (!V1_current_angle[30] & (!V1_min_angle[30] & ((V1_current_angle[28]) # (V1_current_angle[29])))) # (V1_current_angle[30] & (((!V1_min_angle[30]) # (V1_current_angle[28])) # (V1_current_angle[29]))) ) ) );


--V1L384 is nios_system:u0|lab4:my_custom_ip_0|LessThan2~22
V1L384 = ( V1_min_angle[26] & ( !V1L383 & ( (!V1_current_angle[27]) # ((!V1L380) # (V1_min_angle[27])) ) ) ) # ( !V1_min_angle[26] & ( !V1L383 & ( (!V1L380) # ((!V1_current_angle[27] & ((!V1_current_angle[26]) # (V1_min_angle[27]))) # (V1_current_angle[27] & (!V1_current_angle[26] & V1_min_angle[27]))) ) ) );


--V1L385 is nios_system:u0|lab4:my_custom_ip_0|LessThan2~23
V1L385 = ( V1_min_angle[24] & ( V1L384 & ( (!V1_current_angle[25]) # ((!V1L381) # (V1_min_angle[25])) ) ) ) # ( !V1_min_angle[24] & ( V1L384 & ( (!V1L381) # ((!V1_current_angle[25] & ((!V1_current_angle[24]) # (V1_min_angle[25]))) # (V1_current_angle[25] & (!V1_current_angle[24] & V1_min_angle[25]))) ) ) );


--V1L386 is nios_system:u0|lab4:my_custom_ip_0|LessThan2~24
V1L386 = ( V1L382 & ( V1L385 & ( (!V1_current_angle[31] & (((!V1L376 & V1L379)) # (V1_min_angle[31]))) # (V1_current_angle[31] & (V1_min_angle[31] & (!V1L376 & V1L379))) ) ) ) # ( !V1L382 & ( V1L385 & ( (!V1_current_angle[31]) # (V1_min_angle[31]) ) ) ) # ( V1L382 & ( !V1L385 & ( (!V1_current_angle[31] & V1_min_angle[31]) ) ) ) # ( !V1L382 & ( !V1L385 & ( (!V1_current_angle[31] & V1_min_angle[31]) ) ) );


--V1_current_state.INT_RIGHT is nios_system:u0|lab4:my_custom_ip_0|current_state.INT_RIGHT
--register power-up is low

V1_current_state.INT_RIGHT = DFFEAS(V1L501, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--V1L500 is nios_system:u0|lab4:my_custom_ip_0|Selector1~0
V1L500 = (!V1_current_state.SWEEP_LEFT & (XB2_av_write & ((V1_current_state.INT_RIGHT)))) # (V1_current_state.SWEEP_LEFT & ((!V1L386) # ((XB2_av_write & V1_current_state.INT_RIGHT))));


--CB1L44 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|state~0
CB1L44 = AMPP_FUNCTION(!A1L49, !A1L54, !A1L44);


--CB1L81 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~0
CB1L81 = AMPP_FUNCTION(!A1L45, !CB1_td_shift[0], !CB1_state, !CB1_user_saw_rvalid, !CB1L44, !CB1_count[0]);


--CB1_rdata[7] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[7]
--register power-up is low

CB1_rdata[7] = AMPP_FUNCTION(CLOCK_50, MB1_q_b[7], !Z1_r_sync_rst, CB1L22);


--CB1L70 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~3
CB1L70 = AMPP_FUNCTION(!CB1_count[9], !CB1_td_shift[10], !CB1_rdata[7]);


--T1_t_dav is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|t_dav
--register power-up is low

T1_t_dav = DFFEAS(LB2_b_full, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--CB1_write_stalled is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write_stalled
--register power-up is low

CB1_write_stalled = AMPP_FUNCTION(A1L51, CB1L96, !A1L43, CB1L97);


--CB1L71 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~4
CB1L71 = AMPP_FUNCTION(!A1L45, !CB1_state, !CB1_count[1], !CB1_user_saw_rvalid, !CB1_td_shift[9]);


--CB1_td_shift[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[2]
--register power-up is low

CB1_td_shift[2] = AMPP_FUNCTION(A1L51, CB1L73, !A1L43, CB1L57);


--CB1L72 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~5
CB1L72 = AMPP_FUNCTION(!A1L45, !CB1_count[9], !A1L49, !CB1_write_stalled, !CB1L71, !CB1_td_shift[2]);


--CB1L15 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[9]~0
CB1L15 = AMPP_FUNCTION(!A1L45, !CB1_state, !A1L52, !A1L49, !CB1_count[8]);


--CB1_rvalid0 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rvalid0
--register power-up is low

CB1_rvalid0 = AMPP_FUNCTION(CLOCK_50, CB1L42, !Z1_r_sync_rst);


--CD1_monitor_ready is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready
--register power-up is low

CD1_monitor_ready = DFFEAS(CD1L10, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--ND1L58 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~11
ND1L58 = ( KD1_MonDReg[1] & ( (!LD1L2 & ((!A1L58) # ((AD1_break_readreg[1])))) # (LD1L2 & (((ND1_sr[3])))) ) ) # ( !KD1_MonDReg[1] & ( (!LD1L2 & (A1L58 & ((AD1_break_readreg[1])))) # (LD1L2 & (((ND1_sr[3])))) ) );


--MD1_jdo[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[0]
--register power-up is low

MD1_jdo[0] = DFFEAS(ND1_sr[0], CLOCK_50,  ,  , MD1_update_jdo_strobe,  ,  ,  ,  );


--MD1_jdo[36] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[36]
--register power-up is low

MD1_jdo[36] = DFFEAS(ND1_sr[36], CLOCK_50,  ,  , MD1_update_jdo_strobe,  ,  ,  ,  );


--MD1_jdo[37] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[37]
--register power-up is low

MD1_jdo[37] = DFFEAS(ND1_sr[37], CLOCK_50,  ,  , MD1_update_jdo_strobe,  ,  ,  ,  );


--MD1_ir[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|ir[1]
--register power-up is low

MD1_ir[1] = DFFEAS(A1L58, CLOCK_50,  ,  , MD1_jxuir,  ,  ,  ,  );


--MD1_ir[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|ir[0]
--register power-up is low

MD1_ir[0] = DFFEAS(A1L57, CLOCK_50,  ,  , MD1_jxuir,  ,  ,  ,  );


--MD1_enable_action_strobe is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|enable_action_strobe
--register power-up is low

MD1_enable_action_strobe = DFFEAS(MD1_update_jdo_strobe, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--AD1L8 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[5]~0
AD1L8 = (MD1_ir[1] & (!MD1_ir[0] & MD1_enable_action_strobe));


--AD1L9 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[5]~1
AD1L9 = (!MD1_jdo[36] & (!MD1_jdo[37] & AD1L8));


--MD1L49 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0
MD1L49 = (!MD1_ir[1] & (!MD1_ir[0] & MD1_enable_action_strobe));


--MD1_jdo[35] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[35]
--register power-up is low

MD1_jdo[35] = DFFEAS(ND1_sr[35], CLOCK_50,  ,  , MD1_update_jdo_strobe,  ,  ,  ,  );


--MD1_take_action_ocimem_b is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b
MD1_take_action_ocimem_b = (!MD1L49) # (!MD1_jdo[35]);


--MD1_jdo[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[3]
--register power-up is low

MD1_jdo[3] = DFFEAS(ND1_sr[3], CLOCK_50,  ,  , MD1_update_jdo_strobe,  ,  ,  ,  );


--KD1_jtag_ram_rd_d1 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1
--register power-up is low

KD1_jtag_ram_rd_d1 = DFFEAS(KD1_jtag_ram_rd, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--KD1L87 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~0
KD1L87 = (!KD1_jtag_ram_rd_d1 & (!KD1_MonAReg[3] & (KD1_MonAReg[2] & !KD1_MonAReg[4])));


--KD1L88 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~1
KD1L88 = ( KD1L87 & ( (MD1_jdo[3]) # (MD1_take_action_ocimem_b) ) ) # ( !KD1L87 & ( (!MD1_take_action_ocimem_b & (MD1_jdo[3])) # (MD1_take_action_ocimem_b & (((KD1_jtag_ram_rd_d1 & WD1_q_a[0])))) ) );


--KD1_jtag_rd_d1 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd_d1
--register power-up is low

KD1_jtag_rd_d1 = DFFEAS(KD1_jtag_rd, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--KD1L50 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~2
KD1L50 = (!MD1L49 & ((KD1_jtag_rd_d1))) # (MD1L49 & (MD1_jdo[35]));


--RC1_hbreak_enabled is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|hbreak_enabled
--register power-up is low

RC1_hbreak_enabled = DFFEAS(RC1L1018, CLOCK_50, !Z1_r_sync_rst,  , RC1_E_valid_from_R,  ,  ,  ,  );


--RC1L558 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~9
RC1L558 = ( !RC1_D_iw[4] & ( !RC1_D_iw[5] & ( (!RC1_D_iw[0] & (!RC1_D_iw[1] & (!RC1_D_iw[2] & !RC1_D_iw[3]))) ) ) );


--RC1L570 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~6
RC1L570 = ( RC1_D_iw[15] & ( RC1_D_iw[16] & ( (!RC1_D_iw[11] & (RC1_D_iw[12] & (RC1_D_iw[13] & RC1_D_iw[14]))) ) ) );


--RC1L571 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~7
RC1L571 = ( RC1_D_iw[15] & ( RC1_D_iw[16] & ( (RC1_D_iw[11] & (RC1_D_iw[12] & (RC1_D_iw[13] & RC1_D_iw[14]))) ) ) );


--RC1L559 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~10
RC1L559 = ( !RC1_D_iw[4] & ( !RC1_D_iw[5] & ( (!RC1_D_iw[0] & (RC1_D_iw[1] & (!RC1_D_iw[2] & !RC1_D_iw[3]))) ) ) );


--RC1L560 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~11
RC1L560 = ( !RC1_D_iw[4] & ( RC1_D_iw[5] & ( (!RC1_D_iw[0] & (!RC1_D_iw[1] & (RC1_D_iw[2] & !RC1_D_iw[3]))) ) ) );


--RC1L561 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~12
RC1L561 = ( !RC1_D_iw[4] & ( RC1_D_iw[5] & ( (!RC1_D_iw[0] & (RC1_D_iw[1] & (!RC1_D_iw[2] & RC1_D_iw[3]))) ) ) );


--RC1L214 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_exception~0
RC1L214 = ( !RC1L219 & ( !RC1L218 & ( (!RC1L559 & (!RC1L560 & (!RC1L561 & !RC1L220))) ) ) );


--RC1L208 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_b_is_dst~0
RC1L208 = ( RC1_D_iw[5] & ( RC1_D_iw[4] & ( (!RC1_D_iw[1] & (!RC1_D_iw[0] & ((!RC1_D_iw[3]) # (RC1_D_iw[2])))) # (RC1_D_iw[1] & (RC1_D_iw[0] & ((!RC1_D_iw[3]) # (!RC1_D_iw[2])))) ) ) ) # ( !RC1_D_iw[5] & ( RC1_D_iw[4] & ( (!RC1_D_iw[1] & (((!RC1_D_iw[0])))) # (RC1_D_iw[1] & (RC1_D_iw[0] & ((!RC1_D_iw[3]) # (!RC1_D_iw[2])))) ) ) ) # ( RC1_D_iw[5] & ( !RC1_D_iw[4] & ( (!RC1_D_iw[1] & (!RC1_D_iw[0] & ((!RC1_D_iw[2]) # (RC1_D_iw[3])))) # (RC1_D_iw[1] & (((RC1_D_iw[0])))) ) ) ) # ( !RC1_D_iw[5] & ( !RC1_D_iw[4] & ( (!RC1_D_iw[1] & ((!RC1_D_iw[0]) # ((!RC1_D_iw[3] & !RC1_D_iw[2])))) # (RC1_D_iw[1] & (((RC1_D_iw[0])))) ) ) );


--RC1L260 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[1]~0
RC1L260 = (!RC1L208 & ((RC1_D_iw[18]))) # (RC1L208 & (RC1_D_iw[23]));


--RC1L261 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[1]~1
RC1L261 = ( RC1L214 & ( RC1L260 & ( (!RC1L549) # (((!RC1L227 & !RC1L226)) # (RC1L558)) ) ) ) # ( !RC1L214 & ( RC1L260 & ( RC1L558 ) ) ) # ( RC1L214 & ( !RC1L260 & ( RC1L558 ) ) ) # ( !RC1L214 & ( !RC1L260 & ( RC1L558 ) ) );


--RC1L264 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[3]~2
RC1L264 = (!RC1L208 & ((RC1_D_iw[20]))) # (RC1L208 & (RC1_D_iw[25]));


--RC1L265 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[3]~3
RC1L265 = ( RC1L214 & ( RC1L264 ) ) # ( !RC1L214 & ( RC1L264 ) ) # ( RC1L214 & ( !RC1L264 & ( ((RC1L549 & ((RC1L226) # (RC1L227)))) # (RC1L558) ) ) ) # ( !RC1L214 & ( !RC1L264 ) );


--RC1L266 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[4]~4
RC1L266 = (!RC1L208 & ((RC1_D_iw[21]))) # (RC1L208 & (RC1_D_iw[26]));


--RC1L267 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[4]~5
RC1L267 = ( RC1L214 & ( RC1L266 ) ) # ( !RC1L214 & ( RC1L266 ) ) # ( RC1L214 & ( !RC1L266 & ( ((RC1L549 & ((RC1L226) # (RC1L227)))) # (RC1L558) ) ) ) # ( !RC1L214 & ( !RC1L266 ) );


--RC1L258 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[0]~6
RC1L258 = (!RC1L208 & ((RC1_D_iw[17]))) # (RC1L208 & (RC1_D_iw[22]));


--RC1L259 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[0]~7
RC1L259 = ( RC1L214 & ( RC1L258 ) ) # ( !RC1L214 & ( RC1L258 ) ) # ( RC1L214 & ( !RC1L258 & ( ((RC1L549 & ((RC1L226) # (RC1L227)))) # (RC1L558) ) ) ) # ( !RC1L214 & ( !RC1L258 ) );


--RC1L262 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[2]~8
RC1L262 = (!RC1L208 & ((RC1_D_iw[19]))) # (RC1L208 & (RC1_D_iw[24]));


--RC1L263 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[2]~9
RC1L263 = ( RC1L214 & ( RC1L262 ) ) # ( !RC1L214 & ( RC1L262 ) ) # ( RC1L214 & ( !RC1L262 & ( ((RC1L549 & ((RC1L226) # (RC1L227)))) # (RC1L558) ) ) ) # ( !RC1L214 & ( !RC1L262 ) );


--RC1L562 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~13
RC1L562 = ( !RC1_D_iw[4] & ( !RC1_D_iw[5] & ( (RC1_D_iw[0] & (!RC1_D_iw[1] & (!RC1_D_iw[2] & !RC1_D_iw[3]))) ) ) );


--RC1L310 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_wr_dst_reg~0
RC1L310 = (!RC1L562 & (!RC1L672 & !RC1L311));


--RC1_D_wr_dst_reg is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_wr_dst_reg
RC1_D_wr_dst_reg = ( RC1L263 & ( RC1L310 ) ) # ( !RC1L263 & ( RC1L310 & ( (((RC1L259) # (RC1L267)) # (RC1L265)) # (RC1L261) ) ) );


--RC1L857 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_aligning_data_nxt~0
RC1L857 = (RC1_d_read & !FC1_WideOr1);


--RC1_av_ld_waiting_for_data is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_waiting_for_data
--register power-up is low

RC1_av_ld_waiting_for_data = DFFEAS(RC1L974, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1L974 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_waiting_for_data_nxt~0
RC1L974 = (!RC1_av_ld_waiting_for_data & (RC1_E_new_inst & (RC1_R_ctrl_ld))) # (RC1_av_ld_waiting_for_data & (((!RC1L857))));


--RC1_av_ld_aligning_data is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_aligning_data
--register power-up is low

RC1_av_ld_aligning_data = DFFEAS(RC1L859, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1_av_ld_align_cycle[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_align_cycle[1]
--register power-up is low

RC1_av_ld_align_cycle[1] = DFFEAS(RC1L855, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1_av_ld_align_cycle[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_align_cycle[0]
--register power-up is low

RC1_av_ld_align_cycle[0] = DFFEAS(RC1L854, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1L239 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_mem16~0
RC1L239 = (RC1_D_iw[0] & (RC1_D_iw[3] & ((RC1_D_iw[2]) # (RC1_D_iw[1]))));


--RC1L858 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_aligning_data_nxt~1
RC1L858 = (RC1_av_ld_align_cycle[1] & (!RC1_av_ld_align_cycle[0] $ (((!RC1L239) # (RC1_D_iw[4])))));


--RC1L241 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_mem32~0
RC1L241 = (RC1_D_iw[0] & (RC1_D_iw[2] & (!RC1_D_iw[3] & RC1_D_iw[4])));


--RC1L544 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_stall~0
RC1L544 = ( RC1L858 & ( RC1L241 & ( (RC1_E_valid_from_R & RC1L974) ) ) ) # ( !RC1L858 & ( RC1L241 & ( (RC1_E_valid_from_R & RC1L974) ) ) ) # ( RC1L858 & ( !RC1L241 & ( (RC1_E_valid_from_R & (((RC1L857 & !RC1_av_ld_aligning_data)) # (RC1L974))) ) ) ) # ( !RC1L858 & ( !RC1L241 & ( (RC1_E_valid_from_R & (((RC1_av_ld_aligning_data) # (RC1L974)) # (RC1L857))) ) ) );


--RC1L545 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_stall~1
RC1L545 = (!RC1_E_shift_rot_cnt[3] & (!RC1_E_shift_rot_cnt[2] & (!RC1_E_shift_rot_cnt[1] & !RC1_E_shift_rot_cnt[0])));


--RC1L546 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_stall~2
RC1L546 = ( RC1L545 & ( (RC1_R_ctrl_shift_rot & (RC1_E_valid_from_R & ((RC1_E_shift_rot_cnt[4]) # (RC1_E_new_inst)))) ) ) # ( !RC1L545 & ( (RC1_R_ctrl_shift_rot & RC1_E_valid_from_R) ) );


--RC1L849 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_valid~0
RC1L849 = ( RC1L544 & ( !RC1L546 & ( (!RC1_E_st_stall & (!RC1_R_ctrl_ld & RC1_E_valid_from_R)) ) ) ) # ( !RC1L544 & ( !RC1L546 & ( (!RC1_E_st_stall & (RC1_E_valid_from_R & ((!RC1_E_new_inst) # (!RC1_R_ctrl_ld)))) ) ) );


--RC1L232 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_ld_signed~0
RC1L232 = ( RC1_D_iw[2] & ( (RC1_D_iw[0] & (RC1_D_iw[1] & ((!RC1_D_iw[4]) # (!RC1_D_iw[3])))) ) );


--XB2_av_readdata_pre[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:my_custom_ip_0_avalon_slave_0_translator|av_readdata_pre[0]
--register power-up is low

XB2_av_readdata_pre[0] = DFFEAS(VCC, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--XB3_av_readdata_pre[30] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[30]
--register power-up is low

XB3_av_readdata_pre[30] = DFFEAS(RC1_W_alu_result[2], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--FC1L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[0]~0
FC1L6 = (!XB2_read_latency_shift_reg[0] & (XB3_read_latency_shift_reg[0] & ((XB3_av_readdata_pre[30])))) # (XB2_read_latency_shift_reg[0] & (((XB3_read_latency_shift_reg[0] & XB3_av_readdata_pre[30])) # (XB2_av_readdata_pre[0])));


--XB4_av_readdata_pre[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[0]
--register power-up is low

XB4_av_readdata_pre[0] = DFFEAS(UC1_readdata[0], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--XB7_av_readdata_pre[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pushbuttons_s1_translator|av_readdata_pre[0]
--register power-up is low

XB7_av_readdata_pre[0] = DFFEAS(Y1_readdata[0], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--XB6_av_readdata_pre[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[0]
--register power-up is low

XB6_av_readdata_pre[0] = DFFEAS(AB1_readdata[0], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--FC1L7 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[0]~1
FC1L7 = (!XB1_read_latency_shift_reg[0] & (XB6_read_latency_shift_reg[0] & ((XB6_av_readdata_pre[0])))) # (XB1_read_latency_shift_reg[0] & (((XB6_read_latency_shift_reg[0] & XB6_av_readdata_pre[0])) # (XB1_av_readdata_pre[0])));


--FC1L8 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[0]~2
FC1L8 = (!XB10_read_latency_shift_reg[0] & (XB11_read_latency_shift_reg[0] & ((XB11_av_readdata_pre[0])))) # (XB10_read_latency_shift_reg[0] & (((XB11_read_latency_shift_reg[0] & XB11_av_readdata_pre[0])) # (XB10_av_readdata_pre[0])));


--FC1_src_data[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[0]
FC1_src_data[0] = ( FC1L9 & ( FC1L10 & ( (((SB3L1 & XD1_q_a[0])) # (FC1L7)) # (FC1L6) ) ) ) # ( !FC1L9 & ( FC1L10 ) ) # ( FC1L9 & ( !FC1L10 ) ) # ( !FC1L9 & ( !FC1L10 ) );


--RC1_av_ld_byte1_data[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[0]
--register power-up is low

RC1_av_ld_byte1_data[0] = DFFEAS(RC1L881, CLOCK_50, !Z1_r_sync_rst,  , RC1L879,  ,  ,  ,  );


--RC1L972 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_rshift8~0
RC1L972 = ( RC1_av_ld_align_cycle[0] & ( (RC1_W_alu_result[1] & (RC1_av_ld_aligning_data & !RC1_av_ld_align_cycle[1])) ) ) # ( !RC1_av_ld_align_cycle[0] & ( (RC1_av_ld_aligning_data & ((!RC1_W_alu_result[0] & (RC1_W_alu_result[1] & !RC1_av_ld_align_cycle[1])) # (RC1_W_alu_result[0] & ((!RC1_av_ld_align_cycle[1]) # (RC1_W_alu_result[1]))))) ) );


--RC1L867 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[5]~0
RC1L867 = ( RC1_av_ld_align_cycle[0] & ( (!RC1_av_ld_aligning_data) # ((RC1_W_alu_result[1] & !RC1_av_ld_align_cycle[1])) ) ) # ( !RC1_av_ld_align_cycle[0] & ( (!RC1_av_ld_aligning_data) # ((!RC1_W_alu_result[0] & (RC1_W_alu_result[1] & !RC1_av_ld_align_cycle[1])) # (RC1_W_alu_result[0] & ((!RC1_av_ld_align_cycle[1]) # (RC1_W_alu_result[1])))) ) );


--RC1_R_compare_op[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_compare_op[0]
--register power-up is low

RC1_R_compare_op[0] = DFFEAS(RC1L304, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1_E_src2[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[1]
--register power-up is low

RC1_E_src2[1] = DFFEAS(RC1L738, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1L357 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[1]~15
RC1L357 = (!RC1_E_src2[1] & ((!RC1_R_logic_op[1] & (!RC1_R_logic_op[0] & !RC1_E_src1[1])) # (RC1_R_logic_op[1] & ((RC1_E_src1[1]))))) # (RC1_E_src2[1] & (!RC1_R_logic_op[1] $ (((!RC1_R_logic_op[0]) # (!RC1_E_src1[1])))));


--RC1L380 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[24]~16
RC1L380 = (!RC1_E_src2[24] & ((!RC1_R_logic_op[1] & (!RC1_R_logic_op[0] & !RC1_E_src1[24])) # (RC1_R_logic_op[1] & ((RC1_E_src1[24]))))) # (RC1_E_src2[24] & (!RC1_R_logic_op[1] $ (((!RC1_R_logic_op[0]) # (!RC1_E_src1[24])))));


--RC1L581 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~0
RC1L581 = (!RC1L357 & !RC1L380);


--RC1L378 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[22]~17
RC1L378 = (!RC1_E_src2[22] & ((!RC1_R_logic_op[1] & (!RC1_R_logic_op[0] & !RC1_E_src1[22])) # (RC1_R_logic_op[1] & ((RC1_E_src1[22]))))) # (RC1_E_src2[22] & (!RC1_R_logic_op[1] $ (((!RC1_R_logic_op[0]) # (!RC1_E_src1[22])))));


--RC1L377 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[21]~18
RC1L377 = (!RC1_E_src2[21] & ((!RC1_R_logic_op[1] & (!RC1_R_logic_op[0] & !RC1_E_src1[21])) # (RC1_R_logic_op[1] & ((RC1_E_src1[21]))))) # (RC1_E_src2[21] & (!RC1_R_logic_op[1] $ (((!RC1_R_logic_op[0]) # (!RC1_E_src1[21])))));


--RC1L376 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[20]~19
RC1L376 = (!RC1_E_src2[20] & ((!RC1_R_logic_op[1] & (!RC1_R_logic_op[0] & !RC1_E_src1[20])) # (RC1_R_logic_op[1] & ((RC1_E_src1[20]))))) # (RC1_E_src2[20] & (!RC1_R_logic_op[1] $ (((!RC1_R_logic_op[0]) # (!RC1_E_src1[20])))));


--RC1L375 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[19]~20
RC1L375 = (!RC1_E_src2[19] & ((!RC1_R_logic_op[1] & (!RC1_R_logic_op[0] & !RC1_E_src1[19])) # (RC1_R_logic_op[1] & ((RC1_E_src1[19]))))) # (RC1_E_src2[19] & (!RC1_R_logic_op[1] $ (((!RC1_R_logic_op[0]) # (!RC1_E_src1[19])))));


--RC1L374 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[18]~21
RC1L374 = (!RC1_E_src2[18] & ((!RC1_R_logic_op[1] & (!RC1_R_logic_op[0] & !RC1_E_src1[18])) # (RC1_R_logic_op[1] & ((RC1_E_src1[18]))))) # (RC1_E_src2[18] & (!RC1_R_logic_op[1] $ (((!RC1_R_logic_op[0]) # (!RC1_E_src1[18])))));


--RC1L373 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[17]~22
RC1L373 = (!RC1_E_src2[17] & ((!RC1_R_logic_op[1] & (!RC1_R_logic_op[0] & !RC1_E_src1[17])) # (RC1_R_logic_op[1] & ((RC1_E_src1[17]))))) # (RC1_E_src2[17] & (!RC1_R_logic_op[1] $ (((!RC1_R_logic_op[0]) # (!RC1_E_src1[17])))));


--RC1L582 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~1
RC1L582 = ( !RC1L374 & ( !RC1L373 & ( (!RC1L378 & (!RC1L377 & (!RC1L376 & !RC1L375))) ) ) );


--RC1L583 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~2
RC1L583 = (!RC1L360 & !RC1L361);


--RC1L584 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~3
RC1L584 = ( RC1_E_src2[14] & ( RC1_E_src1[14] & ( (!RC1_R_logic_op[1] & (!RC1_R_logic_op[0] & ((RC1_E_src2[12]) # (RC1_E_src1[12])))) # (RC1_R_logic_op[1] & (RC1_R_logic_op[0] & (!RC1_E_src1[12] $ (RC1_E_src2[12])))) ) ) ) # ( !RC1_E_src2[14] & ( RC1_E_src1[14] & ( (!RC1_R_logic_op[1] & ((!RC1_R_logic_op[0] & ((RC1_E_src2[12]) # (RC1_E_src1[12]))) # (RC1_R_logic_op[0] & ((!RC1_E_src1[12]) # (!RC1_E_src2[12]))))) ) ) ) # ( RC1_E_src2[14] & ( !RC1_E_src1[14] & ( (!RC1_R_logic_op[1] & ((!RC1_R_logic_op[0] & ((RC1_E_src2[12]) # (RC1_E_src1[12]))) # (RC1_R_logic_op[0] & ((!RC1_E_src1[12]) # (!RC1_E_src2[12]))))) ) ) ) # ( !RC1_E_src2[14] & ( !RC1_E_src1[14] & ( (!RC1_E_src1[12] & ((!RC1_R_logic_op[1] & (RC1_R_logic_op[0])) # (RC1_R_logic_op[1] & ((!RC1_E_src2[12]))))) # (RC1_E_src1[12] & (RC1_R_logic_op[0] & (!RC1_R_logic_op[1] $ (RC1_E_src2[12])))) ) ) );


--RC1L585 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~4
RC1L585 = ( RC1_E_src1[11] & ( RC1_E_src2[11] & ( (!RC1_R_logic_op[1] & (!RC1_R_logic_op[0] & ((RC1_E_src1[9]) # (RC1_E_src2[9])))) # (RC1_R_logic_op[1] & (RC1_R_logic_op[0] & (!RC1_E_src2[9] $ (RC1_E_src1[9])))) ) ) ) # ( !RC1_E_src1[11] & ( RC1_E_src2[11] & ( (!RC1_R_logic_op[1] & ((!RC1_R_logic_op[0] & ((RC1_E_src1[9]) # (RC1_E_src2[9]))) # (RC1_R_logic_op[0] & ((!RC1_E_src2[9]) # (!RC1_E_src1[9]))))) ) ) ) # ( RC1_E_src1[11] & ( !RC1_E_src2[11] & ( (!RC1_R_logic_op[1] & ((!RC1_R_logic_op[0] & ((RC1_E_src1[9]) # (RC1_E_src2[9]))) # (RC1_R_logic_op[0] & ((!RC1_E_src2[9]) # (!RC1_E_src1[9]))))) ) ) ) # ( !RC1_E_src1[11] & ( !RC1_E_src2[11] & ( (!RC1_E_src2[9] & ((!RC1_R_logic_op[1] & (RC1_R_logic_op[0])) # (RC1_R_logic_op[1] & ((!RC1_E_src1[9]))))) # (RC1_E_src2[9] & (RC1_R_logic_op[0] & (!RC1_R_logic_op[1] $ (RC1_E_src1[9])))) ) ) );


--RC1L586 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~5
RC1L586 = ( RC1_E_src2[8] & ( RC1_E_src1[8] & ( (!RC1_R_logic_op[1] & (!RC1_R_logic_op[0] & ((RC1_E_src2[10]) # (RC1_E_src1[10])))) # (RC1_R_logic_op[1] & (RC1_R_logic_op[0] & (!RC1_E_src1[10] $ (RC1_E_src2[10])))) ) ) ) # ( !RC1_E_src2[8] & ( RC1_E_src1[8] & ( (!RC1_R_logic_op[1] & ((!RC1_R_logic_op[0] & ((RC1_E_src2[10]) # (RC1_E_src1[10]))) # (RC1_R_logic_op[0] & ((!RC1_E_src1[10]) # (!RC1_E_src2[10]))))) ) ) ) # ( RC1_E_src2[8] & ( !RC1_E_src1[8] & ( (!RC1_R_logic_op[1] & ((!RC1_R_logic_op[0] & ((RC1_E_src2[10]) # (RC1_E_src1[10]))) # (RC1_R_logic_op[0] & ((!RC1_E_src1[10]) # (!RC1_E_src2[10]))))) ) ) ) # ( !RC1_E_src2[8] & ( !RC1_E_src1[8] & ( (!RC1_E_src1[10] & ((!RC1_R_logic_op[1] & (RC1_R_logic_op[0])) # (RC1_R_logic_op[1] & ((!RC1_E_src2[10]))))) # (RC1_E_src1[10] & (RC1_R_logic_op[0] & (!RC1_R_logic_op[1] $ (RC1_E_src2[10])))) ) ) );


--RC1L587 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~6
RC1L587 = ( RC1_E_src1[13] & ( RC1_E_src2[13] & ( (!RC1_R_logic_op[1] & (!RC1_R_logic_op[0] & ((RC1_E_src2[7]) # (RC1_E_src1[7])))) # (RC1_R_logic_op[1] & (RC1_R_logic_op[0] & (!RC1_E_src1[7] $ (RC1_E_src2[7])))) ) ) ) # ( !RC1_E_src1[13] & ( RC1_E_src2[13] & ( (!RC1_R_logic_op[1] & ((!RC1_R_logic_op[0] & ((RC1_E_src2[7]) # (RC1_E_src1[7]))) # (RC1_R_logic_op[0] & ((!RC1_E_src1[7]) # (!RC1_E_src2[7]))))) ) ) ) # ( RC1_E_src1[13] & ( !RC1_E_src2[13] & ( (!RC1_R_logic_op[1] & ((!RC1_R_logic_op[0] & ((RC1_E_src2[7]) # (RC1_E_src1[7]))) # (RC1_R_logic_op[0] & ((!RC1_E_src1[7]) # (!RC1_E_src2[7]))))) ) ) ) # ( !RC1_E_src1[13] & ( !RC1_E_src2[13] & ( (!RC1_E_src1[7] & ((!RC1_R_logic_op[1] & (RC1_R_logic_op[0])) # (RC1_R_logic_op[1] & ((!RC1_E_src2[7]))))) # (RC1_E_src1[7] & (RC1_R_logic_op[0] & (!RC1_R_logic_op[1] $ (RC1_E_src2[7])))) ) ) );


--RC1L588 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~7
RC1L588 = ( RC1L586 & ( RC1L587 & ( (!RC1L371 & (!RC1L372 & (RC1L584 & RC1L585))) ) ) );


--RC1L381 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[25]~23
RC1L381 = (!RC1_E_src2[25] & ((!RC1_R_logic_op[1] & (!RC1_R_logic_op[0] & !RC1_E_src1[25])) # (RC1_R_logic_op[1] & ((RC1_E_src1[25]))))) # (RC1_E_src2[25] & (!RC1_R_logic_op[1] $ (((!RC1_R_logic_op[0]) # (!RC1_E_src1[25])))));


--RC1L379 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[23]~24
RC1L379 = (!RC1_E_src2[23] & ((!RC1_R_logic_op[1] & (!RC1_R_logic_op[0] & !RC1_E_src1[23])) # (RC1_R_logic_op[1] & ((RC1_E_src1[23]))))) # (RC1_E_src2[23] & (!RC1_R_logic_op[1] $ (((!RC1_R_logic_op[0]) # (!RC1_E_src1[23])))));


--RC1L589 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~8
RC1L589 = (!RC1L381 & !RC1L379);


--RC1L383 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[27]~25
RC1L383 = (!RC1_E_src2[27] & ((!RC1_R_logic_op[1] & (!RC1_R_logic_op[0] & !RC1_E_src1[27])) # (RC1_R_logic_op[1] & ((RC1_E_src1[27]))))) # (RC1_E_src2[27] & (!RC1_R_logic_op[1] $ (((!RC1_R_logic_op[0]) # (!RC1_E_src1[27])))));


--RC1L382 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[26]~26
RC1L382 = (!RC1_E_src2[26] & ((!RC1_R_logic_op[1] & (!RC1_R_logic_op[0] & !RC1_E_src1[26])) # (RC1_R_logic_op[1] & ((RC1_E_src1[26]))))) # (RC1_E_src2[26] & (!RC1_R_logic_op[1] $ (((!RC1_R_logic_op[0]) # (!RC1_E_src1[26])))));


--RC1L590 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~9
RC1L590 = (!RC1L383 & !RC1L382);


--RC1L385 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[29]~27
RC1L385 = (!RC1_E_src2[29] & ((!RC1_R_logic_op[1] & (!RC1_R_logic_op[0] & !RC1_E_src1[29])) # (RC1_R_logic_op[1] & ((RC1_E_src1[29]))))) # (RC1_E_src2[29] & (!RC1_R_logic_op[1] $ (((!RC1_R_logic_op[0]) # (!RC1_E_src1[29])))));


--RC1L384 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[28]~28
RC1L384 = (!RC1_E_src2[28] & ((!RC1_R_logic_op[1] & (!RC1_R_logic_op[0] & !RC1_E_src1[28])) # (RC1_R_logic_op[1] & ((RC1_E_src1[28]))))) # (RC1_E_src2[28] & (!RC1_R_logic_op[1] $ (((!RC1_R_logic_op[0]) # (!RC1_E_src1[28])))));


--RC1L591 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~10
RC1L591 = (!RC1L385 & !RC1L384);


--RC1_E_src2[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[0]
--register power-up is low

RC1_E_src2[0] = DFFEAS(RC1L737, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1L356 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[0]~29
RC1L356 = (!RC1_E_src2[0] & ((!RC1_R_logic_op[1] & (!RC1_R_logic_op[0] & !RC1_E_src1[0])) # (RC1_R_logic_op[1] & ((RC1_E_src1[0]))))) # (RC1_E_src2[0] & (!RC1_R_logic_op[1] $ (((!RC1_R_logic_op[0]) # (!RC1_E_src1[0])))));


--RC1_E_src2[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[31]
--register power-up is low

RC1_E_src2[31] = DFFEAS(RC1L735, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1L387 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[31]~30
RC1L387 = (!RC1_E_src2[31] & ((!RC1_R_logic_op[1] & (!RC1_R_logic_op[0] & !RC1_E_src1[31])) # (RC1_R_logic_op[1] & ((RC1_E_src1[31]))))) # (RC1_E_src2[31] & (!RC1_R_logic_op[1] $ (((!RC1_R_logic_op[0]) # (!RC1_E_src1[31])))));


--RC1L386 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[30]~31
RC1L386 = (!RC1_E_src2[30] & ((!RC1_R_logic_op[1] & (!RC1_R_logic_op[0] & !RC1_E_src1[30])) # (RC1_R_logic_op[1] & ((RC1_E_src1[30]))))) # (RC1_E_src2[30] & (!RC1_R_logic_op[1] $ (((!RC1_R_logic_op[0]) # (!RC1_E_src1[30])))));


--RC1L592 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~11
RC1L592 = ( !RC1L387 & ( !RC1L386 & ( (!RC1L358 & (!RC1L359 & (!RC1L362 & !RC1L356))) ) ) );


--RC1L593 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~12
RC1L593 = ( RC1L591 & ( RC1L592 & ( (RC1L583 & (RC1L588 & (RC1L589 & RC1L590))) ) ) );


--RC1_R_compare_op[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_compare_op[1]
--register power-up is low

RC1_R_compare_op[1] = DFFEAS(RC1L305, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1L347 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_cmp_result~0
RC1L347 = ( RC1L593 & ( RC1_R_compare_op[1] & ( (!RC1_R_compare_op[0] & (RC1L126)) # (RC1_R_compare_op[0] & (((!RC1L581) # (!RC1L582)))) ) ) ) # ( !RC1L593 & ( RC1_R_compare_op[1] & ( (RC1_R_compare_op[0]) # (RC1L126) ) ) ) # ( RC1L593 & ( !RC1_R_compare_op[1] & ( (!RC1_R_compare_op[0] & (((RC1L581 & RC1L582)))) # (RC1_R_compare_op[0] & (!RC1L126)) ) ) ) # ( !RC1L593 & ( !RC1_R_compare_op[1] & ( (!RC1L126 & RC1_R_compare_op[0]) ) ) );


--RC1_W_status_reg_pie is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_status_reg_pie
--register power-up is low

RC1_W_status_reg_pie = DFFEAS(RC1L847, CLOCK_50, !Z1_r_sync_rst,  , RC1_E_valid_from_R,  ,  ,  ,  );


--RC1L594 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal132~0
RC1L594 = ( !RC1_D_iw[10] & ( (!RC1_D_iw[6] & (!RC1_D_iw[8] & (!RC1_D_iw[7] & !RC1_D_iw[9]))) ) );


--RC1L595 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal132~1
RC1L595 = (!RC1_D_iw[8] & (!RC1_D_iw[9] & !RC1_D_iw[10]));


--RC1L596 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal133~0
RC1L596 = (RC1_D_iw[6] & (!RC1_D_iw[7] & RC1L595));


--RC1_W_bstatus_reg is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_bstatus_reg
--register power-up is low

RC1_W_bstatus_reg = DFFEAS(RC1L785, CLOCK_50, !Z1_r_sync_rst,  , RC1_E_valid_from_R,  ,  ,  ,  );


--RC1_W_ienable_reg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_ienable_reg[0]
--register power-up is low

RC1_W_ienable_reg[0] = DFFEAS(RC1_E_src1[0], CLOCK_50, !Z1_r_sync_rst,  , RC1L798,  ,  ,  ,  );


--RC1_W_ipending_reg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_ipending_reg[0]
--register power-up is low

RC1_W_ipending_reg[0] = DFFEAS(RC1L805, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1L348 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_control_rd_data[0]~0
RC1L348 = (RC1_D_iw[8] & (!RC1_D_iw[9] & (!RC1_D_iw[10] & RC1_W_ipending_reg[0])));


--RC1L349 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_control_rd_data[0]~1
RC1L349 = ( RC1_W_ienable_reg[0] & ( RC1L348 & ( (!RC1_D_iw[7] & (!RC1_D_iw[6])) # (RC1_D_iw[7] & (RC1L595 & ((RC1_W_bstatus_reg) # (RC1_D_iw[6])))) ) ) ) # ( !RC1_W_ienable_reg[0] & ( RC1L348 & ( (!RC1_D_iw[6] & ((!RC1_D_iw[7]) # ((RC1L595 & RC1_W_bstatus_reg)))) ) ) ) # ( RC1_W_ienable_reg[0] & ( !RC1L348 & ( (RC1_D_iw[7] & (RC1L595 & ((RC1_W_bstatus_reg) # (RC1_D_iw[6])))) ) ) ) # ( !RC1_W_ienable_reg[0] & ( !RC1L348 & ( (!RC1_D_iw[6] & (RC1_D_iw[7] & (RC1L595 & RC1_W_bstatus_reg))) ) ) );


--RC1L350 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_control_rd_data[0]~2
RC1L350 = ( RC1L349 & ( (!RC1L594) # (RC1_W_status_reg_pie) ) ) # ( !RC1L349 & ( (!RC1L594 & (((RC1L596 & RC1_W_estatus_reg)))) # (RC1L594 & (RC1_W_status_reg_pie)) ) );


--RC1L312 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[0]~16
RC1L312 = ( RC1L130 & ( (!RC1_R_ctrl_shift_rot & ((!RC1_R_ctrl_logic) # ((RC1L356)))) # (RC1_R_ctrl_shift_rot & (((RC1_E_shift_rot_result[0])))) ) ) # ( !RC1L130 & ( (!RC1_R_ctrl_shift_rot & (RC1_R_ctrl_logic & (RC1L356))) # (RC1_R_ctrl_shift_rot & (((RC1_E_shift_rot_result[0])))) ) );


--RC1_W_ipending_reg[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_ipending_reg[2]
--register power-up is low

RC1_W_ipending_reg[2] = DFFEAS(RC1L807, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1_W_ipending_reg[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_ipending_reg[1]
--register power-up is low

RC1_W_ipending_reg[1] = DFFEAS(RC1_W_ipending_reg_nxt[1], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1L1024 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|intr_req~0
RC1L1024 = (RC1_W_status_reg_pie & (((RC1_W_ipending_reg[1]) # (RC1_W_ipending_reg[2])) # (RC1_W_ipending_reg[0])));


--XB4_av_readdata_pre[22] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[22]
--register power-up is low

XB4_av_readdata_pre[22] = DFFEAS(UC1_readdata[22], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SB2L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux_001:rsp_demux_003|src1_valid~0
SB2L2 = (XB4_read_latency_shift_reg[0] & (WB4_mem[0][74] & WB4_mem[0][56]));


--SB3L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux_001:rsp_demux_004|src1_valid~0
SB3L2 = (XB5_read_latency_shift_reg[0] & (WB5_mem[0][74] & WB5_mem[0][56]));


--RC1L621 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[22]~0
RC1L621 = ( SB3L2 & ( (!RC1L1024 & (((XB4_av_readdata_pre[22] & SB2L2)) # (XD1_q_a[22]))) ) ) # ( !SB3L2 & ( (!RC1L1024 & (XB4_av_readdata_pre[22] & SB2L2)) ) );


--RC1_hbreak_pending is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|hbreak_pending
--register power-up is low

RC1_hbreak_pending = DFFEAS(RC1L1020, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--CD1_jtag_break is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break
--register power-up is low

CD1_jtag_break = DFFEAS(CD1L4, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--RC1_wait_for_one_post_bret_inst is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|wait_for_one_post_bret_inst
--register power-up is low

RC1_wait_for_one_post_bret_inst = DFFEAS(RC1L1026, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1L1021 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|hbreak_req~0
RC1L1021 = ( RC1_wait_for_one_post_bret_inst & ( (RC1_W_valid & (!RC1_hbreak_enabled & ((CD1_jtag_break) # (RC1_hbreak_pending)))) ) ) # ( !RC1_wait_for_one_post_bret_inst & ( (!RC1_hbreak_enabled & ((CD1_jtag_break) # (RC1_hbreak_pending))) ) );


--RC1L665 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_valid~0
RC1L665 = (!RC1_i_read & ((SB3L2) # (SB2L2)));


--XB4_av_readdata_pre[23] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[23]
--register power-up is low

XB4_av_readdata_pre[23] = DFFEAS(UC1_readdata[23], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1L622 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[23]~1
RC1L622 = ( XD1_q_a[23] & ( (!RC1L1024 & (((SB2L2 & XB4_av_readdata_pre[23])) # (SB3L2))) ) ) # ( !XD1_q_a[23] & ( (!RC1L1024 & (SB2L2 & XB4_av_readdata_pre[23])) ) );


--XB4_av_readdata_pre[24] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[24]
--register power-up is low

XB4_av_readdata_pre[24] = DFFEAS(UC1_readdata[24], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1L623 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[24]~2
RC1L623 = ( XD1_q_a[24] & ( (!RC1L1024 & (((SB2L2 & XB4_av_readdata_pre[24])) # (SB3L2))) ) ) # ( !XD1_q_a[24] & ( (!RC1L1024 & (SB2L2 & XB4_av_readdata_pre[24])) ) );


--XB4_av_readdata_pre[25] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[25]
--register power-up is low

XB4_av_readdata_pre[25] = DFFEAS(UC1_readdata[25], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1L624 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[25]~3
RC1L624 = ( XD1_q_a[25] & ( (!RC1L1024 & (((SB2L2 & XB4_av_readdata_pre[25])) # (SB3L2))) ) ) # ( !XD1_q_a[25] & ( (!RC1L1024 & (SB2L2 & XB4_av_readdata_pre[25])) ) );


--XB4_av_readdata_pre[26] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[26]
--register power-up is low

XB4_av_readdata_pre[26] = DFFEAS(UC1_readdata[26], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1L625 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[26]~4
RC1L625 = ( XD1_q_a[26] & ( (!RC1L1024 & (((SB2L2 & XB4_av_readdata_pre[26])) # (SB3L2))) ) ) # ( !XD1_q_a[26] & ( (!RC1L1024 & (SB2L2 & XB4_av_readdata_pre[26])) ) );


--Z1_altera_reset_synchronizer_int_chain[1] is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]
--register power-up is low

Z1_altera_reset_synchronizer_int_chain[1] = DFFEAS(Z1_altera_reset_synchronizer_int_chain[0], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--Z1_r_sync_rst_chain[3] is nios_system:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[3]
--register power-up is low

Z1_r_sync_rst_chain[3] = DFFEAS(Z1_altera_reset_synchronizer_int_chain[2], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--Z1L18 is nios_system:u0|altera_reset_controller:rst_controller|r_sync_rst_chain~1
Z1L18 = (Z1_altera_reset_synchronizer_int_chain[2] & Z1_r_sync_rst_chain[3]);


--XB4_av_readdata_pre[11] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[11]
--register power-up is low

XB4_av_readdata_pre[11] = DFFEAS(UC1_readdata[11], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1L274 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[4]~0
RC1L274 = (!RC1L1024 & !RC1L1021);


--RC1L610 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[11]~5
RC1L610 = ( RC1L274 & ( (!SB2L2 & (SB3L2 & ((XD1_q_a[11])))) # (SB2L2 & (((SB3L2 & XD1_q_a[11])) # (XB4_av_readdata_pre[11]))) ) ) # ( !RC1L274 );


--XB4_av_readdata_pre[12] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[12]
--register power-up is low

XB4_av_readdata_pre[12] = DFFEAS(UC1_readdata[12], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1L611 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[12]~6
RC1L611 = ( XD1_q_a[12] & ( (!RC1L1024 & (((SB2L2 & XB4_av_readdata_pre[12])) # (SB3L2))) ) ) # ( !XD1_q_a[12] & ( (!RC1L1024 & (SB2L2 & XB4_av_readdata_pre[12])) ) );


--XB4_av_readdata_pre[13] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[13]
--register power-up is low

XB4_av_readdata_pre[13] = DFFEAS(UC1_readdata[13], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1L612 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[13]~7
RC1L612 = ( XD1_q_a[13] & ( ((!RC1L274) # ((SB2L2 & XB4_av_readdata_pre[13]))) # (SB3L2) ) ) # ( !XD1_q_a[13] & ( (!RC1L274) # ((SB2L2 & XB4_av_readdata_pre[13])) ) );


--XB4_av_readdata_pre[14] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[14]
--register power-up is low

XB4_av_readdata_pre[14] = DFFEAS(UC1_readdata[14], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1L613 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[14]~8
RC1L613 = ( XD1_q_a[14] & ( (((SB2L2 & XB4_av_readdata_pre[14])) # (SB3L2)) # (RC1L1024) ) ) # ( !XD1_q_a[14] & ( ((SB2L2 & XB4_av_readdata_pre[14])) # (RC1L1024) ) );


--XB4_av_readdata_pre[15] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[15]
--register power-up is low

XB4_av_readdata_pre[15] = DFFEAS(UC1_readdata[15], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1L614 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[15]~9
RC1L614 = ( XD1_q_a[15] & ( ((!RC1L274) # ((SB2L2 & XB4_av_readdata_pre[15]))) # (SB3L2) ) ) # ( !XD1_q_a[15] & ( (!RC1L274) # ((SB2L2 & XB4_av_readdata_pre[15])) ) );


--XB4_av_readdata_pre[16] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[16]
--register power-up is low

XB4_av_readdata_pre[16] = DFFEAS(UC1_readdata[16], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1L615 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[16]~10
RC1L615 = ( XD1_q_a[16] & ( ((!RC1L274) # ((SB2L2 & XB4_av_readdata_pre[16]))) # (SB3L2) ) ) # ( !XD1_q_a[16] & ( (!RC1L274) # ((SB2L2 & XB4_av_readdata_pre[16])) ) );


--RC1L599 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[0]~11
RC1L599 = ( SB3L2 & ( (!RC1L1024 & (((XB4_av_readdata_pre[0] & SB2L2)) # (XD1_q_a[0]))) ) ) # ( !SB3L2 & ( (XB4_av_readdata_pre[0] & (!RC1L1024 & SB2L2)) ) );


--XB4_av_readdata_pre[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[1]
--register power-up is low

XB4_av_readdata_pre[1] = DFFEAS(UC1_readdata[1], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1L600 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[1]~12
RC1L600 = ( XD1_q_a[1] & ( ((!RC1L274) # ((SB2L2 & XB4_av_readdata_pre[1]))) # (SB3L2) ) ) # ( !XD1_q_a[1] & ( (!RC1L274) # ((SB2L2 & XB4_av_readdata_pre[1])) ) );


--XB4_av_readdata_pre[2] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[2]
--register power-up is low

XB4_av_readdata_pre[2] = DFFEAS(UC1_readdata[2], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1L601 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[2]~13
RC1L601 = ( XD1_q_a[2] & ( (!RC1L1024 & (((SB2L2 & XB4_av_readdata_pre[2])) # (SB3L2))) ) ) # ( !XD1_q_a[2] & ( (!RC1L1024 & (SB2L2 & XB4_av_readdata_pre[2])) ) );


--XB4_av_readdata_pre[3] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[3]
--register power-up is low

XB4_av_readdata_pre[3] = DFFEAS(UC1_readdata[3], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1L602 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[3]~14
RC1L602 = ( XD1_q_a[3] & ( ((!RC1L274) # ((SB2L2 & XB4_av_readdata_pre[3]))) # (SB3L2) ) ) # ( !XD1_q_a[3] & ( (!RC1L274) # ((SB2L2 & XB4_av_readdata_pre[3])) ) );


--XB4_av_readdata_pre[4] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[4]
--register power-up is low

XB4_av_readdata_pre[4] = DFFEAS(UC1_readdata[4], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1L603 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[4]~15
RC1L603 = ( XD1_q_a[4] & ( ((!RC1L274) # ((SB2L2 & XB4_av_readdata_pre[4]))) # (SB3L2) ) ) # ( !XD1_q_a[4] & ( (!RC1L274) # ((SB2L2 & XB4_av_readdata_pre[4])) ) );


--XB4_av_readdata_pre[5] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[5]
--register power-up is low

XB4_av_readdata_pre[5] = DFFEAS(UC1_readdata[5], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1L604 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[5]~16
RC1L604 = ( XD1_q_a[5] & ( ((!RC1L274) # ((SB2L2 & XB4_av_readdata_pre[5]))) # (SB3L2) ) ) # ( !XD1_q_a[5] & ( (!RC1L274) # ((SB2L2 & XB4_av_readdata_pre[5])) ) );


--RC1L247 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_shift_rot_right~0
RC1L247 = (RC1_D_iw[12] & (((RC1_D_iw[11] & !RC1_D_iw[16])) # (RC1_D_iw[15])));


--RC1L248 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_shift_rot_right~1
RC1L248 = (!RC1_D_iw[13] & (RC1_D_iw[14] & (RC1L549 & RC1L247)));


--RC1L435 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[1]~15
RC1L435 = (!RC1_R_ctrl_shift_rot_right & ((RC1_E_shift_rot_result[0]))) # (RC1_R_ctrl_shift_rot_right & (RC1_E_shift_rot_result[2]));


--RC1L548 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_valid_from_R~0
RC1L548 = ( RC1L544 & ( RC1L546 ) ) # ( !RC1L544 & ( RC1L546 ) ) # ( RC1L544 & ( !RC1L546 & ( ((RC1_R_valid) # (RC1_R_ctrl_ld)) # (RC1_E_st_stall) ) ) ) # ( !RC1L544 & ( !RC1L546 & ( (((RC1_E_new_inst & RC1_R_ctrl_ld)) # (RC1_R_valid)) # (RC1_E_st_stall) ) ) );


--RC1_D_valid is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_valid
--register power-up is low

RC1_D_valid = DFFEAS(RC1L665, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1L215 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_exception~1
RC1L215 = (!RC1L561 & (!RC1L220 & (!RC1L219 & !RC1L218)));


--RC1L572 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~8
RC1L572 = ( RC1_D_iw[15] & ( RC1_D_iw[16] & ( (!RC1_D_iw[11] & (!RC1_D_iw[12] & (RC1_D_iw[13] & !RC1_D_iw[14]))) ) ) );


--RC1L573 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~9
RC1L573 = ( RC1_D_iw[15] & ( RC1_D_iw[16] & ( (RC1_D_iw[11] & (!RC1_D_iw[12] & (RC1_D_iw[13] & !RC1_D_iw[14]))) ) ) );


--RC1L574 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~10
RC1L574 = ( RC1_D_iw[15] & ( RC1_D_iw[16] & ( (RC1_D_iw[11] & (!RC1_D_iw[12] & (RC1_D_iw[13] & RC1_D_iw[14]))) ) ) );


--RC1L575 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~11
RC1L575 = ( RC1_D_iw[15] & ( !RC1_D_iw[16] & ( (RC1_D_iw[11] & (!RC1_D_iw[12] & (RC1_D_iw[13] & RC1_D_iw[14]))) ) ) );


--RC1L242 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_retaddr~0
RC1L242 = (!RC1L558 & (!RC1L559 & ((!RC1L549) # (!RC1L244))));


--RC1L243 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_retaddr~1
RC1L243 = ( RC1L245 & ( RC1L242 & ( ((!RC1L215) # (RC1L560)) # (RC1L549) ) ) ) # ( !RC1L245 & ( RC1L242 & ( ((!RC1L215) # ((RC1L549 & RC1L227))) # (RC1L560) ) ) ) # ( RC1L245 & ( !RC1L242 ) ) # ( !RC1L245 & ( !RC1L242 ) );


--RC1L231 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_jmp_direct~0
RC1L231 = ( !RC1_D_iw[5] & ( (!RC1_D_iw[1] & (!RC1_D_iw[2] & (!RC1_D_iw[3] & !RC1_D_iw[4]))) ) );


--XB4_av_readdata_pre[6] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[6]
--register power-up is low

XB4_av_readdata_pre[6] = DFFEAS(UC1_readdata[6], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1L605 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[6]~17
RC1L605 = ( XD1_q_a[6] & ( (!RC1L1024 & (((SB2L2 & XB4_av_readdata_pre[6])) # (SB3L2))) ) ) # ( !XD1_q_a[6] & ( (!RC1L1024 & (SB2L2 & XB4_av_readdata_pre[6])) ) );


--RC1L744 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_use_imm~0
RC1L744 = ( RC1L311 ) # ( !RC1L311 & ( (((RC1_R_valid & RC1L672)) # (RC1L745)) # (RC1L208) ) );


--RC1L252 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_src_imm5_shift_rot~0
RC1L252 = (!RC1_D_iw[11] & ((!RC1_D_iw[14] & ((!RC1_D_iw[16]))) # (RC1_D_iw[14] & (RC1_D_iw[15]))));


--RC1L253 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_src_imm5_shift_rot~1
RC1L253 = (RC1_D_iw[12] & (!RC1_D_iw[13] & (RC1L549 & RC1L252)));


--XB4_av_readdata_pre[8] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[8]
--register power-up is low

XB4_av_readdata_pre[8] = DFFEAS(UC1_readdata[8], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1L607 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[8]~18
RC1L607 = ( XD1_q_a[8] & ( (!RC1L1024 & (((SB2L2 & XB4_av_readdata_pre[8])) # (SB3L2))) ) ) # ( !XD1_q_a[8] & ( (!RC1L1024 & (SB2L2 & XB4_av_readdata_pre[8])) ) );


--RC1L224 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_hi_imm16~0
RC1L224 = ( RC1_D_iw[2] & ( RC1_D_iw[5] & ( (!RC1_D_iw[0] & (!RC1_D_iw[1] & ((RC1_D_iw[3]) # (RC1_D_iw[4])))) ) ) );


--RC1L225 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_implicit_dst_eretaddr~0
RC1L225 = ( !RC1L228 & ( (!RC1L570 & (!RC1L571 & (!RC1L230 & !RC1L229))) ) );


--RC1L576 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~12
RC1L576 = ( !RC1_D_iw[15] & ( !RC1_D_iw[16] & ( (RC1_D_iw[11] & (!RC1_D_iw[12] & (RC1_D_iw[13] & !RC1_D_iw[14]))) ) ) );


--RC1L577 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~13
RC1L577 = ( !RC1_D_iw[15] & ( !RC1_D_iw[16] & ( (RC1_D_iw[11] & (!RC1_D_iw[12] & (RC1_D_iw[13] & RC1_D_iw[14]))) ) ) );


--RC1L221 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_force_src2_zero~0
RC1L221 = ( !RC1L577 & ( (!RC1L572 & (!RC1L573 & (!RC1L574 & !RC1L576))) ) );


--RC1L578 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~14
RC1L578 = ( !RC1_D_iw[15] & ( !RC1_D_iw[16] & ( (RC1_D_iw[11] & (!RC1_D_iw[12] & (!RC1_D_iw[13] & !RC1_D_iw[14]))) ) ) );


--RC1L579 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~15
RC1L579 = ( !RC1_D_iw[15] & ( !RC1_D_iw[16] & ( (RC1_D_iw[11] & (!RC1_D_iw[12] & (!RC1_D_iw[13] & RC1_D_iw[14]))) ) ) );


--RC1L222 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_force_src2_zero~1
RC1L222 = (!RC1L562 & ((!RC1L549) # ((!RC1L578 & !RC1L579))));


--RC1L223 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_force_src2_zero~2
RC1L223 = ( RC1L242 & ( RC1L222 & ( (!RC1L215) # ((RC1L549 & ((!RC1L225) # (!RC1L221)))) ) ) ) # ( !RC1L242 & ( RC1L222 ) ) # ( RC1L242 & ( !RC1L222 ) ) # ( !RC1L242 & ( !RC1L222 ) );


--RC1L563 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~14
RC1L563 = ( RC1_D_iw[4] & ( !RC1_D_iw[5] & ( (!RC1_D_iw[0] & (RC1_D_iw[1] & (RC1_D_iw[2] & !RC1_D_iw[3]))) ) ) );


--RC1L346 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_sub~0
RC1L346 = ( RC1L205 & ( RC1_R_valid ) ) # ( !RC1L205 & ( (RC1_R_valid & (((RC1L549 & RC1L206)) # (RC1L207))) ) );


--XB4_av_readdata_pre[7] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[7]
--register power-up is low

XB4_av_readdata_pre[7] = DFFEAS(UC1_readdata[7], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1L606 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[7]~19
RC1L606 = ( XD1_q_a[7] & ( (!RC1L1024 & (((SB2L2 & XB4_av_readdata_pre[7])) # (SB3L2))) ) ) # ( !XD1_q_a[7] & ( (!RC1L1024 & (SB2L2 & XB4_av_readdata_pre[7])) ) );


--XB4_av_readdata_pre[9] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[9]
--register power-up is low

XB4_av_readdata_pre[9] = DFFEAS(UC1_readdata[9], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1L608 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[9]~20
RC1L608 = ( XD1_q_a[9] & ( (!RC1L1024 & (((SB2L2 & XB4_av_readdata_pre[9])) # (SB3L2))) ) ) # ( !XD1_q_a[9] & ( (!RC1L1024 & (SB2L2 & XB4_av_readdata_pre[9])) ) );


--JC1L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|grant[1]~1
JC1L2 = ( SB1L1 & ( ((!JC1_top_priority_reg[0] & ((!AC1L2) # (!RB1L14)))) # (JC1_top_priority_reg[1]) ) );


--JC1L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]~0
JC1L5 = ( UB1_WideOr1 & ( UB1L55 & ( (!UB1_packet_in_progress & (((AC1L2 & RB1L14)) # (SB1L1))) ) ) ) # ( !UB1_WideOr1 & ( UB1L55 & ( ((AC1L2 & RB1L14)) # (SB1L1) ) ) ) # ( UB1_WideOr1 & ( !UB1L55 & ( (!UB1_packet_in_progress & (((AC1L2 & RB1L14)) # (SB1L1))) ) ) );


--RC1L1023 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|i_read_nxt~0
RC1L1023 = (!RC1_W_valid & (((SB3L2) # (SB2L2)) # (RC1_i_read)));


--ZB2L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted~0
ZB2L2 = ( UB2_saved_grant[1] & ( (!BC1L1 & (((!WB5_mem_used[1])))) # (BC1L1 & (WB4L16 & ((UB1_saved_grant[1])))) ) ) # ( !UB2_saved_grant[1] & ( (WB4L16 & (BC1L1 & UB1_saved_grant[1])) ) );


--ZB2L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted~1
ZB2L3 = ( !SB3L2 & ( ZB2L2 & ( (!SB2L2 & (((CB1_rst1 & !RC1_i_read)) # (ZB2_read_accepted))) ) ) ) # ( !SB3L2 & ( !ZB2L2 & ( (ZB2_read_accepted & !SB2L2) ) ) );


--RC1_R_ctrl_exception is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_exception
--register power-up is low

RC1_R_ctrl_exception = DFFEAS(RC1L216, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1_R_ctrl_break is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_break
--register power-up is low

RC1_R_ctrl_break = DFFEAS(RC1L213, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1_R_ctrl_uncond_cti_non_br is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_uncond_cti_non_br
--register power-up is low

RC1_R_ctrl_uncond_cti_non_br = DFFEAS(RC1L256, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1_R_ctrl_br_uncond is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_br_uncond
--register power-up is low

RC1_R_ctrl_br_uncond = DFFEAS(RC1L553, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1L664 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_sel_nxt~0
RC1L664 = (!RC1_R_ctrl_uncond_cti_non_br & (!RC1_R_ctrl_br_uncond & ((!RC1_W_cmp_result) # (!RC1_R_ctrl_br))));


--RC1L659 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[13]~0
RC1L659 = ( RC1L664 & ( (!RC1_R_ctrl_exception & ((!RC1L30) # (RC1_R_ctrl_break))) ) ) # ( !RC1L664 & ( (!RC1_R_ctrl_exception & ((!RC1L90) # (RC1_R_ctrl_break))) ) );


--RC1L662 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_sel_nxt.01~0
RC1L662 = (!RC1_R_ctrl_exception & RC1_R_ctrl_break);


--RC1L663 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_sel_nxt.10~0
RC1L663 = (!RC1_R_ctrl_exception & (!RC1_R_ctrl_break & !RC1L664));


--RC1L658 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[12]~1
RC1L658 = (!RC1L662 & ((!RC1L663 & ((RC1L38))) # (RC1L663 & (RC1L98))));


--RC1L660 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[14]~2
RC1L660 = ((!RC1L663 & ((RC1L34))) # (RC1L663 & (RC1L94))) # (RC1L662);


--RC1L657 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[11]~3
RC1L657 = (!RC1L662 & ((!RC1L663 & ((RC1L26))) # (RC1L663 & (RC1L86))));


--RC1L656 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[10]~4
RC1L656 = (!RC1L662 & ((!RC1L663 & ((RC1L58))) # (RC1L663 & (RC1L118))));


--RC1L655 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[9]~5
RC1L655 = ((!RC1L663 & ((RC1L54))) # (RC1L663 & (RC1L114))) # (RC1L662);


--UC1L91 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|write~0
UC1L91 = (KD1_waitrequest & UC1_write);


--UC1L92 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|write~1
UC1L92 = (ZB1L8 & (UB1_saved_grant[0] & (!WB4_mem_used[1] & !UC1_write)));


--UC1L93 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|write~2
UC1L93 = ( UC1L91 & ( UC1L92 ) ) # ( !UC1L91 & ( UC1L92 & ( ((UB1_saved_grant[0] & (AC1L2 & RB1L14))) # (UB1L54) ) ) ) # ( UC1L91 & ( !UC1L92 ) );


--UB1_src_data[46] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[46]
UB1_src_data[46] = (!RC1_W_alu_result[10] & (((UB1_saved_grant[1] & RC1_F_pc[8])))) # (RC1_W_alu_result[10] & (((UB1_saved_grant[1] & RC1_F_pc[8])) # (UB1_saved_grant[0])));


--MD1_jdo[34] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[34]
--register power-up is low

MD1_jdo[34] = DFFEAS(ND1_sr[34], CLOCK_50,  ,  , MD1_update_jdo_strobe,  ,  ,  ,  );


--MD1_jdo[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[17]
--register power-up is low

MD1_jdo[17] = DFFEAS(ND1_sr[17], CLOCK_50,  ,  , MD1_update_jdo_strobe,  ,  ,  ,  );


--KD1L99 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~0
KD1L99 = ( KD1L2 & ( (MD1L49 & (((!MD1_jdo[34]) # (!MD1_jdo[17])) # (MD1_jdo[35]))) ) ) # ( !KD1L2 & ( (MD1L49 & (!MD1_jdo[35] & (MD1_jdo[34] & !MD1_jdo[17]))) ) );


--UC1L56 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|read~0
UC1L56 = ( WB4L13 & ( (!UC1_read & (((!WB4_mem_used[1] & !UB1_WideOr1)))) # (UC1_read & (KD1_waitrequest)) ) ) # ( !WB4L13 & ( (KD1_waitrequest & UC1_read) ) );


--KD1L97 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0
KD1L97 = ( KD1_avalon_ociram_readdata_ready & ( (KD1_waitrequest & (((!KD1L155 & UC1_read)) # (UC1_write))) ) ) # ( !KD1_avalon_ociram_readdata_ready & ( (KD1_waitrequest & (!UC1_write & (!KD1L155 & UC1_read))) ) );


--WB4L9 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~2
WB4L9 = ( WB4L13 & ( WB4_mem_used[0] & ( ((!XB4_read_latency_shift_reg[0]) # ((!KD1_waitrequest & !UB1_WideOr1))) # (WB4_mem_used[1]) ) ) ) # ( !WB4L13 & ( WB4_mem_used[0] & ( (!XB4_read_latency_shift_reg[0]) # (WB4_mem_used[1]) ) ) ) # ( WB4L13 & ( !WB4_mem_used[0] & ( (!KD1_waitrequest & (!WB4_mem_used[1] & !UB1_WideOr1)) ) ) );


--JC2L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|altera_merlin_arbitrator:arb|grant[1]~1
JC2L2 = ( SB1L2 & ( ((!JC2_top_priority_reg[0] & ((!RB1L14) # (AC1L2)))) # (JC2_top_priority_reg[1]) ) );


--JC2L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]~0
JC2L5 = ( UB2_WideOr1 & ( UB2L58 & ( (!UB2_packet_in_progress & (((!AC1L2 & RB1L14)) # (SB1L2))) ) ) ) # ( !UB2_WideOr1 & ( UB2L58 & ( ((!AC1L2 & RB1L14)) # (SB1L2) ) ) ) # ( UB2_WideOr1 & ( !UB2L58 & ( (!UB2_packet_in_progress & (((!AC1L2 & RB1L14)) # (SB1L2))) ) ) );


--WB5L9 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]~2
WB5L9 = ( WB5L13 & ( WB5_mem_used[0] & ( ((!XB5_read_latency_shift_reg[0]) # ((CB1_rst1 & !UB2_WideOr1))) # (WB5_mem_used[1]) ) ) ) # ( !WB5L13 & ( WB5_mem_used[0] & ( (!XB5_read_latency_shift_reg[0]) # (WB5_mem_used[1]) ) ) ) # ( WB5L13 & ( !WB5_mem_used[0] & ( (CB1_rst1 & (!WB5_mem_used[1] & !UB2_WideOr1)) ) ) );


--WB7L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pushbuttons_s1_agent_rsp_fifo|mem_used[0]~1
WB7L3 = ( WB7L6 & ( (!WB7_mem_used[1] & (((!XB7_read_latency_shift_reg[0] & WB7_mem_used[0])) # (AC1L11))) # (WB7_mem_used[1] & (((WB7_mem_used[0])))) ) ) # ( !WB7L6 & ( (WB7_mem_used[0] & ((!XB7_read_latency_shift_reg[0]) # (WB7_mem_used[1]))) ) );


--WB1L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~1
WB1L3 = (!WB1_mem_used[1] & (((!XB1_read_latency_shift_reg[0] & WB1_mem_used[0])) # (WB1L6))) # (WB1_mem_used[1] & (((WB1_mem_used[0]))));


--WB3L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0]~1
WB3L3 = ((WB3_mem_used[0] & ((!XB3_read_latency_shift_reg[0]) # (WB3_mem_used[1])))) # (RB1L10);


--WB6L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem_used[0]~1
WB6L3 = ((WB6_mem_used[0] & ((!XB6_read_latency_shift_reg[0]) # (WB6_mem_used[1])))) # (RB1L11);


--WB2L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_custom_ip_0_avalon_slave_0_agent_rsp_fifo|mem_used[0]~1
WB2L3 = ( WB2_mem_used[0] & ( ((!XB2_read_latency_shift_reg[0]) # ((WB2L6 & WB8L7))) # (WB2_mem_used[1]) ) ) # ( !WB2_mem_used[0] & ( (!WB2_mem_used[1] & (WB2L6 & WB8L7)) ) );


--XB4_av_readdata_pre[10] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[10]
--register power-up is low

XB4_av_readdata_pre[10] = DFFEAS(UC1_readdata[10], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1L609 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[10]~21
RC1L609 = ( XD1_q_a[10] & ( (!RC1L1024 & (((SB2L2 & XB4_av_readdata_pre[10])) # (SB3L2))) ) ) # ( !XD1_q_a[10] & ( (!RC1L1024 & (SB2L2 & XB4_av_readdata_pre[10])) ) );


--RC1L818 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[7]~6
RC1L818 = (!RC1_R_ctrl_ld & (RC1_W_alu_result[7] & (!RC1L344))) # (RC1_R_ctrl_ld & (((RC1_av_ld_byte0_data[7]))));


--XB4_av_readdata_pre[17] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[17]
--register power-up is low

XB4_av_readdata_pre[17] = DFFEAS(UC1_readdata[17], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1L616 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[17]~22
RC1L616 = ( XD1_q_a[17] & ( (((SB2L2 & XB4_av_readdata_pre[17])) # (SB3L2)) # (RC1L1024) ) ) # ( !XD1_q_a[17] & ( ((SB2L2 & XB4_av_readdata_pre[17])) # (RC1L1024) ) );


--RC1_av_ld_byte1_data[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[5]
--register power-up is low

RC1_av_ld_byte1_data[5] = DFFEAS(RC1L903, CLOCK_50, !Z1_r_sync_rst,  , RC1L879,  ,  ,  ,  );


--RC1L824 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[13]~7
RC1L824 = (!RC1_R_ctrl_ld & (RC1_W_alu_result[13] & (!RC1L344))) # (RC1_R_ctrl_ld & (((RC1_av_ld_byte1_data[5]))));


--XB4_av_readdata_pre[19] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[19]
--register power-up is low

XB4_av_readdata_pre[19] = DFFEAS(UC1_readdata[19], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1L618 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[19]~23
RC1L618 = ( XD1_q_a[19] & ( ((!RC1L274) # ((SB2L2 & XB4_av_readdata_pre[19]))) # (SB3L2) ) ) # ( !XD1_q_a[19] & ( (!RC1L274) # ((SB2L2 & XB4_av_readdata_pre[19])) ) );


--RC1_av_ld_byte1_data[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[7]
--register power-up is low

RC1_av_ld_byte1_data[7] = DFFEAS(RC1L913, CLOCK_50, !Z1_r_sync_rst,  , RC1L879,  ,  ,  ,  );


--RC1L826 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[15]~8
RC1L826 = (!RC1_R_ctrl_ld & (RC1_W_alu_result[15] & (!RC1L344))) # (RC1_R_ctrl_ld & (((RC1_av_ld_byte1_data[7]))));


--XB4_av_readdata_pre[21] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[21]
--register power-up is low

XB4_av_readdata_pre[21] = DFFEAS(UC1_readdata[21], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1L620 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[21]~24
RC1L620 = ( XD1_q_a[21] & ( ((!RC1L274) # ((SB2L2 & XB4_av_readdata_pre[21]))) # (SB3L2) ) ) # ( !XD1_q_a[21] & ( (!RC1L274) # ((SB2L2 & XB4_av_readdata_pre[21])) ) );


--RC1L451 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[17]~16
RC1L451 = (!RC1_R_ctrl_shift_rot_right & (RC1_E_shift_rot_result[16])) # (RC1_R_ctrl_shift_rot_right & ((RC1_E_shift_rot_result[18])));


--XB4_av_readdata_pre[20] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[20]
--register power-up is low

XB4_av_readdata_pre[20] = DFFEAS(UC1_readdata[20], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1L619 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[20]~25
RC1L619 = ( XD1_q_a[20] & ( ((!RC1L274) # ((SB2L2 & XB4_av_readdata_pre[20]))) # (SB3L2) ) ) # ( !XD1_q_a[20] & ( (!RC1L274) # ((SB2L2 & XB4_av_readdata_pre[20])) ) );


--RC1_av_ld_byte2_data[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[0]
--register power-up is low

RC1_av_ld_byte2_data[0] = DFFEAS(RC1L927, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1L827 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[16]~9
RC1L827 = (!RC1_R_ctrl_ld & (RC1_W_alu_result[16] & (!RC1L344))) # (RC1_R_ctrl_ld & (((RC1_av_ld_byte2_data[0]))));


--RC1L257 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_unsigned_lo_imm16~0
RC1L257 = (((RC1L236) # (RC1L745)) # (RC1L556)) # (RC1L550);


--RC1_av_ld_byte1_data[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[6]
--register power-up is low

RC1_av_ld_byte1_data[6] = DFFEAS(RC1L908, CLOCK_50, !Z1_r_sync_rst,  , RC1L879,  ,  ,  ,  );


--RC1L825 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[14]~10
RC1L825 = (!RC1_R_ctrl_ld & (RC1_W_alu_result[14] & (!RC1L344))) # (RC1_R_ctrl_ld & (((RC1_av_ld_byte1_data[6]))));


--XB4_av_readdata_pre[18] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[18]
--register power-up is low

XB4_av_readdata_pre[18] = DFFEAS(UC1_readdata[18], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1L617 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[18]~26
RC1L617 = ( XB4_av_readdata_pre[18] & ( XD1_q_a[18] & ( ((!RC1L1024 & ((SB3L2) # (SB2L2)))) # (RC1L1021) ) ) ) # ( !XB4_av_readdata_pre[18] & ( XD1_q_a[18] & ( ((!RC1L1024 & SB3L2)) # (RC1L1021) ) ) ) # ( XB4_av_readdata_pre[18] & ( !XD1_q_a[18] & ( ((!RC1L1024 & SB2L2)) # (RC1L1021) ) ) ) # ( !XB4_av_readdata_pre[18] & ( !XD1_q_a[18] & ( RC1L1021 ) ) );


--RC1_av_ld_byte1_data[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[2]
--register power-up is low

RC1_av_ld_byte1_data[2] = DFFEAS(RC1L891, CLOCK_50, !Z1_r_sync_rst,  , RC1L879,  ,  ,  ,  );


--RC1L821 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[10]~11
RC1L821 = (!RC1_R_ctrl_ld & (RC1_W_alu_result[10] & (!RC1L344))) # (RC1_R_ctrl_ld & (((RC1_av_ld_byte1_data[2]))));


--RC1L819 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[8]~12
RC1L819 = (!RC1_R_ctrl_ld & (RC1_W_alu_result[8] & (!RC1L344))) # (RC1_R_ctrl_ld & (((RC1_av_ld_byte1_data[0]))));


--RC1_av_ld_byte1_data[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[1]
--register power-up is low

RC1_av_ld_byte1_data[1] = DFFEAS(RC1L886, CLOCK_50, !Z1_r_sync_rst,  , RC1L879,  ,  ,  ,  );


--RC1L820 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[9]~13
RC1L820 = (!RC1_R_ctrl_ld & (RC1_W_alu_result[9] & (!RC1L344))) # (RC1_R_ctrl_ld & (((RC1_av_ld_byte1_data[1]))));


--RC1_av_ld_byte1_data[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[3]
--register power-up is low

RC1_av_ld_byte1_data[3] = DFFEAS(RC1L895, CLOCK_50, !Z1_r_sync_rst,  , RC1L879,  ,  ,  ,  );


--RC1L822 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[11]~14
RC1L822 = (!RC1_R_ctrl_ld & (RC1_W_alu_result[11] & (!RC1L344))) # (RC1_R_ctrl_ld & (((RC1_av_ld_byte1_data[3]))));


--RC1_av_ld_byte1_data[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[4]
--register power-up is low

RC1_av_ld_byte1_data[4] = DFFEAS(RC1L898, CLOCK_50, !Z1_r_sync_rst,  , RC1L879,  ,  ,  ,  );


--RC1L823 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[12]~15
RC1L823 = (!RC1_R_ctrl_ld & (RC1_W_alu_result[12] & (!RC1L344))) # (RC1_R_ctrl_ld & (((RC1_av_ld_byte1_data[4]))));


--RC1L313 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[1]~17
RC1L313 = ( RC1L357 & ( (!RC1_R_ctrl_shift_rot & (((RC1L122)) # (RC1_R_ctrl_logic))) # (RC1_R_ctrl_shift_rot & (((RC1_E_shift_rot_result[1])))) ) ) # ( !RC1L357 & ( (!RC1_R_ctrl_shift_rot & (!RC1_R_ctrl_logic & ((RC1L122)))) # (RC1_R_ctrl_shift_rot & (((RC1_E_shift_rot_result[1])))) ) );


--XB7_av_readdata_pre[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pushbuttons_s1_translator|av_readdata_pre[1]
--register power-up is low

XB7_av_readdata_pre[1] = DFFEAS(Y1_readdata[1], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--XB6_av_readdata_pre[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[1]
--register power-up is low

XB6_av_readdata_pre[1] = DFFEAS(AB1_readdata[1], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--FC1L12 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[1]~3
FC1L12 = (!XB1_read_latency_shift_reg[0] & (XB3_read_latency_shift_reg[0] & (XB3_av_readdata_pre[30]))) # (XB1_read_latency_shift_reg[0] & (((XB3_read_latency_shift_reg[0] & XB3_av_readdata_pre[30])) # (XB1_av_readdata_pre[1])));


--FC1L13 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[1]~4
FC1L13 = (!XB9_read_latency_shift_reg[0] & (XB10_read_latency_shift_reg[0] & ((XB10_av_readdata_pre[1])))) # (XB9_read_latency_shift_reg[0] & (((XB10_read_latency_shift_reg[0] & XB10_av_readdata_pre[1])) # (XB9_av_readdata_pre[1])));


--FC1L14 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[1]~5
FC1L14 = ( !FC1L12 & ( !FC1L13 & ( (!XB6_read_latency_shift_reg[0] & ((!XB11_read_latency_shift_reg[0]) # ((!XB11_av_readdata_pre[1])))) # (XB6_read_latency_shift_reg[0] & (!XB6_av_readdata_pre[1] & ((!XB11_read_latency_shift_reg[0]) # (!XB11_av_readdata_pre[1])))) ) ) );


--FC1_src_data[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[1]
FC1_src_data[1] = ( XB7_av_readdata_pre[1] & ( FC1L15 & ( (!FC1L14) # (((SB3L1 & XD1_q_a[1])) # (XB7_read_latency_shift_reg[0])) ) ) ) # ( !XB7_av_readdata_pre[1] & ( FC1L15 & ( (!FC1L14) # ((SB3L1 & XD1_q_a[1])) ) ) ) # ( XB7_av_readdata_pre[1] & ( !FC1L15 ) ) # ( !XB7_av_readdata_pre[1] & ( !FC1L15 ) );


--RC1L598 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal135~0
RC1L598 = (RC1_D_iw[6] & (RC1_D_iw[7] & RC1L595));


--RC1_W_ienable_reg[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_ienable_reg[1]
--register power-up is low

RC1_W_ienable_reg[1] = DFFEAS(RC1_E_src1[1], CLOCK_50, !Z1_r_sync_rst,  , RC1L798,  ,  ,  ,  );


--RC1L791 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_control_rd_data[2]~0
RC1L791 = ( !RC1_D_iw[10] & ( (!RC1_D_iw[9] & ((!RC1_D_iw[6] & (RC1_D_iw[8] & !RC1_D_iw[7])) # (RC1_D_iw[6] & (!RC1_D_iw[8] & RC1_D_iw[7])))) ) );


--RC1L351 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_control_rd_data[1]~3
RC1L351 = (RC1L791 & ((!RC1L598 & (RC1_W_ipending_reg[1])) # (RC1L598 & ((RC1_W_ienable_reg[1])))));


--XB6_av_readdata_pre[2] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[2]
--register power-up is low

XB6_av_readdata_pre[2] = DFFEAS(AB1_readdata[2], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--XB7_av_readdata_pre[2] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pushbuttons_s1_translator|av_readdata_pre[2]
--register power-up is low

XB7_av_readdata_pre[2] = DFFEAS(Y1_readdata[2], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--FC1L17 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[2]~6
FC1L17 = (!XB11_read_latency_shift_reg[0] & (XB12_read_latency_shift_reg[0] & ((XB12_av_readdata_pre[2])))) # (XB11_read_latency_shift_reg[0] & (((XB12_read_latency_shift_reg[0] & XB12_av_readdata_pre[2])) # (XB11_av_readdata_pre[2])));


--FC1L18 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[2]~7
FC1L18 = ( XB1_av_readdata_pre[2] & ( (!XB1_read_latency_shift_reg[0] & ((!XB2_av_readdata_pre[0]) # ((!XB2_read_latency_shift_reg[0] & !XB3_read_latency_shift_reg[0])))) ) ) # ( !XB1_av_readdata_pre[2] & ( (!XB2_av_readdata_pre[0]) # ((!XB2_read_latency_shift_reg[0] & !XB3_read_latency_shift_reg[0])) ) );


--FC1_src_data[2] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[2]
FC1_src_data[2] = ( FC1L19 & ( FC1L20 & ( ((!FC1L18) # ((SB3L1 & XD1_q_a[2]))) # (FC1L17) ) ) ) # ( !FC1L19 & ( FC1L20 ) ) # ( FC1L19 & ( !FC1L20 ) ) # ( !FC1L19 & ( !FC1L20 ) );


--RC1_W_ienable_reg[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_ienable_reg[2]
--register power-up is low

RC1_W_ienable_reg[2] = DFFEAS(RC1_E_src1[2], CLOCK_50, !Z1_r_sync_rst,  , RC1L798,  ,  ,  ,  );


--RC1L352 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_control_rd_data[2]~4
RC1L352 = (RC1L791 & ((!RC1L598 & (RC1_W_ipending_reg[2])) # (RC1L598 & ((RC1_W_ienable_reg[2])))));


--FC1L40 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~0
FC1L40 = (XB2_read_latency_shift_reg[0] & XB2_av_readdata_pre[0]);


--XB3_av_readdata_pre[3] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[3]
--register power-up is low

XB3_av_readdata_pre[3] = DFFEAS(XB3L3, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--XB6_av_readdata_pre[3] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[3]
--register power-up is low

XB6_av_readdata_pre[3] = DFFEAS(AB1_readdata[3], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--XB7_av_readdata_pre[3] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pushbuttons_s1_translator|av_readdata_pre[3]
--register power-up is low

XB7_av_readdata_pre[3] = DFFEAS(Y1_readdata[3], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--FC1L22 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[3]~8
FC1L22 = ( XB9_av_readdata_pre[3] & ( XB10_av_readdata_pre[3] & ( (!XB9_read_latency_shift_reg[0] & (!XB10_read_latency_shift_reg[0] & ((!XB8_read_latency_shift_reg[0]) # (!XB8_av_readdata_pre[3])))) ) ) ) # ( !XB9_av_readdata_pre[3] & ( XB10_av_readdata_pre[3] & ( (!XB10_read_latency_shift_reg[0] & ((!XB8_read_latency_shift_reg[0]) # (!XB8_av_readdata_pre[3]))) ) ) ) # ( XB9_av_readdata_pre[3] & ( !XB10_av_readdata_pre[3] & ( (!XB9_read_latency_shift_reg[0] & ((!XB8_read_latency_shift_reg[0]) # (!XB8_av_readdata_pre[3]))) ) ) ) # ( !XB9_av_readdata_pre[3] & ( !XB10_av_readdata_pre[3] & ( (!XB8_read_latency_shift_reg[0]) # (!XB8_av_readdata_pre[3]) ) ) );


--FC1L23 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[3]~9
FC1L23 = (!XB11_read_latency_shift_reg[0] & (XB12_read_latency_shift_reg[0] & ((XB12_av_readdata_pre[3])))) # (XB11_read_latency_shift_reg[0] & (((XB12_read_latency_shift_reg[0] & XB12_av_readdata_pre[3])) # (XB11_av_readdata_pre[3])));


--FC1_src_data[3] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[3]
FC1_src_data[3] = ( FC1L24 & ( FC1L25 & ( (!FC1L22) # (((SB3L1 & XD1_q_a[3])) # (FC1L23)) ) ) ) # ( !FC1L24 & ( FC1L25 ) ) # ( FC1L24 & ( !FC1L25 ) ) # ( !FC1L24 & ( !FC1L25 ) );


--FC1L41 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~1
FC1L41 = (XB3_read_latency_shift_reg[0] & XB3_av_readdata_pre[30]);


--XB6_av_readdata_pre[4] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[4]
--register power-up is low

XB6_av_readdata_pre[4] = DFFEAS(AB1_readdata[4], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--FC1L27 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[4]~10
FC1L27 = (!XB8_read_latency_shift_reg[0] & (SB2L1 & (XB4_av_readdata_pre[4]))) # (XB8_read_latency_shift_reg[0] & (((SB2L1 & XB4_av_readdata_pre[4])) # (XB8_av_readdata_pre[4])));


--FC1L28 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[4]~11
FC1L28 = (!XB10_read_latency_shift_reg[0] & (XB11_read_latency_shift_reg[0] & ((XB11_av_readdata_pre[4])))) # (XB10_read_latency_shift_reg[0] & (((XB11_read_latency_shift_reg[0] & XB11_av_readdata_pre[4])) # (XB10_av_readdata_pre[4])));


--FC1_src_data[4] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[4]
FC1_src_data[4] = ( FC1L29 & ( FC1L30 & ( (((SB3L1 & XD1_q_a[4])) # (FC1L28)) # (FC1L27) ) ) ) # ( !FC1L29 & ( FC1L30 ) ) # ( FC1L29 & ( !FC1L30 ) ) # ( !FC1L29 & ( !FC1L30 ) );


--XB6_av_readdata_pre[5] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[5]
--register power-up is low

XB6_av_readdata_pre[5] = DFFEAS(AB1_readdata[5], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--FC1L32 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[5]~12
FC1L32 = ( XB6_av_readdata_pre[5] & ( XB8_av_readdata_pre[5] & ( (!XB6_read_latency_shift_reg[0] & (!XB8_read_latency_shift_reg[0] & ((!XB1_read_latency_shift_reg[0]) # (!XB1_av_readdata_pre[5])))) ) ) ) # ( !XB6_av_readdata_pre[5] & ( XB8_av_readdata_pre[5] & ( (!XB8_read_latency_shift_reg[0] & ((!XB1_read_latency_shift_reg[0]) # (!XB1_av_readdata_pre[5]))) ) ) ) # ( XB6_av_readdata_pre[5] & ( !XB8_av_readdata_pre[5] & ( (!XB6_read_latency_shift_reg[0] & ((!XB1_read_latency_shift_reg[0]) # (!XB1_av_readdata_pre[5]))) ) ) ) # ( !XB6_av_readdata_pre[5] & ( !XB8_av_readdata_pre[5] & ( (!XB1_read_latency_shift_reg[0]) # (!XB1_av_readdata_pre[5]) ) ) );


--FC1L33 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[5]~13
FC1L33 = (!XB11_read_latency_shift_reg[0] & (XB12_read_latency_shift_reg[0] & ((XB12_av_readdata_pre[5])))) # (XB11_read_latency_shift_reg[0] & (((XB12_read_latency_shift_reg[0] & XB12_av_readdata_pre[5])) # (XB11_av_readdata_pre[5])));


--FC1_src_data[5] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[5]
FC1_src_data[5] = ( XD1_q_a[5] & ( FC1L34 & ( ((!FC1L32) # ((SB3L1) # (FC1L33))) # (FC1L6) ) ) ) # ( !XD1_q_a[5] & ( FC1L34 & ( ((!FC1L32) # (FC1L33)) # (FC1L6) ) ) ) # ( XD1_q_a[5] & ( !FC1L34 ) ) # ( !XD1_q_a[5] & ( !FC1L34 ) );


--XB6_av_readdata_pre[6] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[6]
--register power-up is low

XB6_av_readdata_pre[6] = DFFEAS(AB1_readdata[6], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--FC1L36 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[6]~14
FC1L36 = (!XB8_read_latency_shift_reg[0] & (SB2L1 & (XB4_av_readdata_pre[6]))) # (XB8_read_latency_shift_reg[0] & (((SB2L1 & XB4_av_readdata_pre[6])) # (XB8_av_readdata_pre[6])));


--FC1L37 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[6]~15
FC1L37 = (!XB10_read_latency_shift_reg[0] & (XB11_read_latency_shift_reg[0] & ((XB11_av_readdata_pre[6])))) # (XB10_read_latency_shift_reg[0] & (((XB11_read_latency_shift_reg[0] & XB11_av_readdata_pre[6])) # (XB10_av_readdata_pre[6])));


--FC1_src_data[6] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[6]
FC1_src_data[6] = ( FC1L38 & ( FC1L39 & ( (((SB3L1 & XD1_q_a[6])) # (FC1L37)) # (FC1L36) ) ) ) # ( !FC1L38 & ( FC1L39 ) ) # ( FC1L38 & ( !FC1L39 ) ) # ( !FC1L38 & ( !FC1L39 ) );


--V1L502 is nios_system:u0|lab4:my_custom_ip_0|Selector3~0
V1L502 = (!V1_current_state.SWEEP_LEFT & (V1_current_state.INT_LEFT & (!XB2_av_write))) # (V1_current_state.SWEEP_LEFT & (((V1_current_state.INT_LEFT & !XB2_av_write)) # (V1L386)));


--V1L420 is nios_system:u0|lab4:my_custom_ip_0|max_angle[25]~0
V1L420 = ( XB2L4 & ( (!RC1_W_alu_result[2] & (AC1L9 & (AC1L18 & VB2L1))) ) );


--RC1_d_writedata[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[7]
--register power-up is low

RC1_d_writedata[7] = DFFEAS(XC2_q_b[7], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1_d_writedata[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[25]
--register power-up is low

RC1_d_writedata[25] = DFFEAS(RC1L536, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1_d_writedata[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[28]
--register power-up is low

RC1_d_writedata[28] = DFFEAS(RC1L539, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1_d_writedata[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[27]
--register power-up is low

RC1_d_writedata[27] = DFFEAS(RC1L538, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1_d_writedata[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[26]
--register power-up is low

RC1_d_writedata[26] = DFFEAS(RC1L537, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1_d_writedata[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[24]
--register power-up is low

RC1_d_writedata[24] = DFFEAS(RC1L535, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1_d_writedata[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[31]
--register power-up is low

RC1_d_writedata[31] = DFFEAS(RC1L542, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1_d_writedata[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[30]
--register power-up is low

RC1_d_writedata[30] = DFFEAS(RC1L541, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1_d_writedata[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[29]
--register power-up is low

RC1_d_writedata[29] = DFFEAS(RC1L540, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--V1L457 is nios_system:u0|lab4:my_custom_ip_0|min_angle[24]~0
V1L457 = ( XB2L4 & ( (RC1_W_alu_result[2] & (AC1L9 & (AC1L18 & VB2L1))) ) );


--V1L501 is nios_system:u0|lab4:my_custom_ip_0|Selector2~0
V1L501 = (!V1_current_state.SWEEP_RIGHT & (((!XB2_av_write & V1_current_state.INT_RIGHT)) # (V1L361))) # (V1_current_state.SWEEP_RIGHT & (!XB2_av_write & ((V1_current_state.INT_RIGHT))));


--T1_r_val is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|r_val
--register power-up is low

T1_r_val = DFFEAS(T1L82, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--CB1_r_ena1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|r_ena1
--register power-up is low

CB1_r_ena1 = AMPP_FUNCTION(CLOCK_50, CB1L41, !Z1_r_sync_rst);


--CB1L22 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|r_ena~0
CB1L22 = AMPP_FUNCTION(!T1_r_val, !CB1_r_ena1);


--LB2_b_full is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full
--register power-up is low

LB2_b_full = DFFEAS(LB2L6, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--CB1L96 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write_stalled~0
CB1L96 = AMPP_FUNCTION(!A1L52, !CB1_tck_t_dav, !CB1_td_shift[10], !CB1_write_stalled);


--CB1L97 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write_stalled~1
CB1L97 = AMPP_FUNCTION(!A1L45, !CB1_state, !CB1_count[1], !A1L49, !A1L54, !A1L44);


--CB1_rdata[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[0]
--register power-up is low

CB1_rdata[0] = AMPP_FUNCTION(CLOCK_50, MB1_q_b[0], !Z1_r_sync_rst, CB1L22);


--CB1_td_shift[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[3]
--register power-up is low

CB1_td_shift[3] = AMPP_FUNCTION(A1L51, CB1L74, !A1L43, CB1L57);


--CB1L73 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~6
CB1L73 = AMPP_FUNCTION(!A1L45, !CB1_count[9], !A1L49, !CB1L71, !CB1_rdata[0], !CB1_td_shift[3]);


--CB1L41 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rvalid0~0
CB1L41 = AMPP_FUNCTION(!CB1_rvalid0, !T1_r_val, !CB1_r_ena1);


--CB1_read_req is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read_req
--register power-up is low

CB1_read_req = AMPP_FUNCTION(A1L51, CB1_td_shift[9], !A1L43, CB1L97);


--CB1_read1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read1
--register power-up is low

CB1_read1 = AMPP_FUNCTION(CLOCK_50, CB1_read, !Z1_r_sync_rst);


--CB1_read2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read2
--register power-up is low

CB1_read2 = AMPP_FUNCTION(CLOCK_50, CB1_read1, !Z1_r_sync_rst);


--CB1_rst2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rst2
--register power-up is low

CB1_rst2 = AMPP_FUNCTION(CLOCK_50, CB1_rst1, !Z1_r_sync_rst);


--CB1L42 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rvalid0~1
CB1L42 = AMPP_FUNCTION(!CB1_user_saw_rvalid, !CB1L41, !CB1_read_req, !CB1_read1, !CB1_read2, !CB1_rst2);


--MD1L50 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~1
MD1L50 = (!MD1_ir[1] & (!MD1_ir[0] & (MD1_enable_action_strobe & !MD1_jdo[35])));


--MD1_take_action_ocimem_a is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a
MD1_take_action_ocimem_a = (MD1L50 & MD1_jdo[34]);


--MD1_jdo[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[25]
--register power-up is low

MD1_jdo[25] = DFFEAS(ND1_sr[25], CLOCK_50,  ,  , MD1_update_jdo_strobe,  ,  ,  ,  );


--UC1_writedata[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[0]
--register power-up is low

UC1_writedata[0] = DFFEAS(UB1L21, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--UC1_address[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[0]
--register power-up is low

UC1_address[0] = DFFEAS(UB1_src_data[38], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--UC1_address[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[3]
--register power-up is low

UC1_address[3] = DFFEAS(UB1_src_data[41], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--UC1_address[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[2]
--register power-up is low

UC1_address[2] = DFFEAS(UB1_src_data[40], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--UC1_address[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[1]
--register power-up is low

UC1_address[1] = DFFEAS(UB1_src_data[39], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--UC1_address[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[7]
--register power-up is low

UC1_address[7] = DFFEAS(UB1_src_data[45], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--UC1_address[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[6]
--register power-up is low

UC1_address[6] = DFFEAS(UB1_src_data[44], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--UC1_address[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[5]
--register power-up is low

UC1_address[5] = DFFEAS(UB1_src_data[43], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--UC1_address[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[4]
--register power-up is low

UC1_address[4] = DFFEAS(UB1_src_data[42], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--ZC1L1 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~0
ZC1L1 = ( !UC1_address[4] & ( (UC1_address[8] & (!UC1_address[7] & (!UC1_address[6] & !UC1_address[5]))) ) );


--ZC1L2 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~1
ZC1L2 = ( ZC1L1 & ( (!UC1_address[0] & (!UC1_address[3] & (!UC1_address[2] & !UC1_address[1]))) ) );


--UC1_debugaccess is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|debugaccess
--register power-up is low

UC1_debugaccess = DFFEAS(UB1L22, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--KD1L152 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_en~0
KD1L152 = (UC1_write & UC1_debugaccess);


--ZC1L17 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_ocireg~0
ZC1L17 = (ZC1L2 & KD1L152);


--CD1L10 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready~0
CD1L10 = ( ZC1L17 & ( (!CD1_monitor_ready & (UC1_writedata[0] & ((!MD1_take_action_ocimem_a) # (!MD1_jdo[25])))) # (CD1_monitor_ready & ((!MD1_take_action_ocimem_a) # ((!MD1_jdo[25])))) ) ) # ( !ZC1L17 & ( (CD1_monitor_ready & ((!MD1_take_action_ocimem_a) # (!MD1_jdo[25]))) ) );


--ND1L59 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~12
ND1L59 = ( KD1_MonDReg[2] & ( (!LD1L2 & ((!A1L58) # ((AD1_break_readreg[2])))) # (LD1L2 & (((ND1_sr[4])))) ) ) # ( !KD1_MonDReg[2] & ( (!LD1L2 & (A1L58 & ((AD1_break_readreg[2])))) # (LD1L2 & (((ND1_sr[4])))) ) );


--MD1_jdo[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[1]
--register power-up is low

MD1_jdo[1] = DFFEAS(ND1_sr[1], CLOCK_50,  ,  , MD1_update_jdo_strobe,  ,  ,  ,  );


--MD1_jdo[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[4]
--register power-up is low

MD1_jdo[4] = DFFEAS(ND1_sr[4], CLOCK_50,  ,  , MD1_update_jdo_strobe,  ,  ,  ,  );


--KD1L83 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[28]~3
KD1L83 = (MD1_take_action_ocimem_b & !KD1_jtag_ram_rd_d1);


--MD1_update_jdo_strobe is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe
--register power-up is low

MD1_update_jdo_strobe = DFFEAS(MD1L53, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--ND1_sr[36] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[36]
--register power-up is low

ND1_sr[36] = DFFEAS(ND1L61, A1L77,  ,  , ND1L52,  ,  ,  ,  );


--ND1_sr[37] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[37]
--register power-up is low

ND1_sr[37] = DFFEAS(ND1L62, A1L77,  ,  , ND1L52,  ,  ,  ,  );


--MD1_jxuir is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jxuir
--register power-up is low

MD1_jxuir = DFFEAS(MD1L45, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--ND1_sr[35] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[35]
--register power-up is low

ND1_sr[35] = DFFEAS(ND1L63, A1L77,  ,  ,  ,  ,  ,  ,  );


--KD1_jtag_ram_rd is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd
--register power-up is low

KD1_jtag_ram_rd = DFFEAS(KD1L102, CLOCK_50,  ,  , MD1_take_action_ocimem_b,  ,  ,  ,  );


--KD1_jtag_ram_wr is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr
--register power-up is low

KD1_jtag_ram_wr = DFFEAS(KD1L104, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--KD1L153 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_en~1
KD1L153 = (!KD1_jtag_ram_access & (!UC1_address[8] & (KD1L152))) # (KD1_jtag_ram_access & (((KD1_jtag_ram_wr))));


--Z1_r_early_rst is nios_system:u0|altera_reset_controller:rst_controller|r_early_rst
--register power-up is low

Z1_r_early_rst = DFFEAS(Z1L9, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--KD1_ociram_reset_req is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_reset_req
KD1_ociram_reset_req = (!Z1_r_early_rst) # (KD1_jtag_ram_access);


--KD1L120 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[0]~0
KD1L120 = (!KD1_jtag_ram_access & ((UC1_writedata[0]))) # (KD1_jtag_ram_access & (KD1_MonDReg[0]));


--KD1L107 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[0]~0
KD1L107 = (!KD1_jtag_ram_access & ((UC1_address[0]))) # (KD1_jtag_ram_access & (KD1_MonAReg[2]));


--KD1L108 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[1]~1
KD1L108 = (!KD1_jtag_ram_access & ((UC1_address[1]))) # (KD1_jtag_ram_access & (KD1_MonAReg[3]));


--KD1L109 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[2]~2
KD1L109 = (!KD1_jtag_ram_access & ((UC1_address[2]))) # (KD1_jtag_ram_access & (KD1_MonAReg[4]));


--KD1L110 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[3]~3
KD1L110 = (!KD1_jtag_ram_access & ((UC1_address[3]))) # (KD1_jtag_ram_access & (KD1_MonAReg[5]));


--KD1L111 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[4]~4
KD1L111 = (!KD1_jtag_ram_access & ((UC1_address[4]))) # (KD1_jtag_ram_access & (KD1_MonAReg[6]));


--KD1L112 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[5]~5
KD1L112 = (!KD1_jtag_ram_access & ((UC1_address[5]))) # (KD1_jtag_ram_access & (KD1_MonAReg[7]));


--KD1L113 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[6]~6
KD1L113 = (!KD1_jtag_ram_access & ((UC1_address[6]))) # (KD1_jtag_ram_access & (KD1_MonAReg[8]));


--KD1L114 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[7]~7
KD1L114 = (!KD1_jtag_ram_access & ((UC1_address[7]))) # (KD1_jtag_ram_access & (KD1_MonAReg[9]));


--UC1_byteenable[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|byteenable[0]
--register power-up is low

UC1_byteenable[0] = DFFEAS(UB1_src_data[32], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--KD1L115 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[0]~0
KD1L115 = (UC1_byteenable[0]) # (KD1_jtag_ram_access);


--MD1_jdo[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[27]
--register power-up is low

MD1_jdo[27] = DFFEAS(ND1_sr[27], CLOCK_50,  ,  , MD1_update_jdo_strobe,  ,  ,  ,  );


--MD1_jdo[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[26]
--register power-up is low

MD1_jdo[26] = DFFEAS(ND1_sr[26], CLOCK_50,  ,  , MD1_update_jdo_strobe,  ,  ,  ,  );


--MD1_jdo[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[28]
--register power-up is low

MD1_jdo[28] = DFFEAS(ND1_sr[28], CLOCK_50,  ,  , MD1_update_jdo_strobe,  ,  ,  ,  );


--KD1_jtag_rd is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd
--register power-up is low

KD1_jtag_rd = DFFEAS(MD1L50, CLOCK_50,  ,  , MD1_take_action_ocimem_b,  ,  ,  ,  );


--RC1L1018 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|hbreak_enabled~0
RC1L1018 = ((RC1_hbreak_enabled & ((!RC1L549) # (!RC1L579)))) # (RC1_R_ctrl_break);


--RC1L859 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_aligning_data_nxt~2
RC1L859 = (!RC1_av_ld_aligning_data & (RC1L857 & ((!RC1L241)))) # (RC1_av_ld_aligning_data & (((!RC1L858))));


--RC1L855 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_align_cycle_nxt[1]~0
RC1L855 = (!RC1L857 & (!RC1_av_ld_align_cycle[1] $ (!RC1_av_ld_align_cycle[0])));


--RC1L854 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_align_cycle_nxt[0]~1
RC1L854 = (!RC1L857 & !RC1_av_ld_align_cycle[0]);


--RC1L197 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add3~0
RC1L197 = !RC1_E_shift_rot_cnt[4] $ (!RC1L545);


--RC1L198 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add3~1
RC1L198 = !RC1_E_shift_rot_cnt[3] $ ((((RC1_E_shift_rot_cnt[0]) # (RC1_E_shift_rot_cnt[1])) # (RC1_E_shift_rot_cnt[2])));


--RC1L199 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add3~2
RC1L199 = !RC1_E_shift_rot_cnt[2] $ (((RC1_E_shift_rot_cnt[0]) # (RC1_E_shift_rot_cnt[1])));


--RC1L200 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add3~3
RC1L200 = !RC1_E_shift_rot_cnt[1] $ (RC1_E_shift_rot_cnt[0]);


--UC1_readdata[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[0]
--register power-up is low

UC1_readdata[0] = DFFEAS(UC1L53, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--X1L1 is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|wren~0
X1L1 = ( RB1L14 & ( UB2L57 & ( (!ZB1L8) # ((!UB2_saved_grant[0]) # (WB5_mem_used[1])) ) ) ) # ( !RB1L14 & ( UB2L57 & ( (!ZB1L8) # ((!UB2_saved_grant[0]) # (WB5_mem_used[1])) ) ) ) # ( RB1L14 & ( !UB2L57 & ( (!ZB1L8) # ((!UB2_saved_grant[0]) # ((AC1L2) # (WB5_mem_used[1]))) ) ) ) # ( !RB1L14 & ( !UB2L57 ) );


--UB2L25 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~0
UB2L25 = (RC1_d_writedata[0] & UB2_saved_grant[0]);


--UB2_src_data[38] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_data[38]
UB2_src_data[38] = (!RC1_W_alu_result[2] & (((RC1_F_pc[0] & UB2_saved_grant[1])))) # (RC1_W_alu_result[2] & (((RC1_F_pc[0] & UB2_saved_grant[1])) # (UB2_saved_grant[0])));


--UB2_src_data[39] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_data[39]
UB2_src_data[39] = (!RC1_W_alu_result[3] & (((RC1_F_pc[1] & UB2_saved_grant[1])))) # (RC1_W_alu_result[3] & (((RC1_F_pc[1] & UB2_saved_grant[1])) # (UB2_saved_grant[0])));


--UB2_src_data[40] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_data[40]
UB2_src_data[40] = (!RC1_W_alu_result[4] & (((UB2_saved_grant[1] & RC1_F_pc[2])))) # (RC1_W_alu_result[4] & (((UB2_saved_grant[1] & RC1_F_pc[2])) # (UB2_saved_grant[0])));


--UB2_src_data[41] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_data[41]
UB2_src_data[41] = (!RC1_W_alu_result[5] & (((UB2_saved_grant[1] & RC1_F_pc[3])))) # (RC1_W_alu_result[5] & (((UB2_saved_grant[1] & RC1_F_pc[3])) # (UB2_saved_grant[0])));


--UB2_src_data[42] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_data[42]
UB2_src_data[42] = (!RC1_W_alu_result[6] & (((UB2_saved_grant[1] & RC1_F_pc[4])))) # (RC1_W_alu_result[6] & (((UB2_saved_grant[1] & RC1_F_pc[4])) # (UB2_saved_grant[0])));


--UB2_src_data[43] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_data[43]
UB2_src_data[43] = (!RC1_W_alu_result[7] & (((UB2_saved_grant[1] & RC1_F_pc[5])))) # (RC1_W_alu_result[7] & (((UB2_saved_grant[1] & RC1_F_pc[5])) # (UB2_saved_grant[0])));


--UB2_src_data[44] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_data[44]
UB2_src_data[44] = (!RC1_W_alu_result[8] & (((UB2_saved_grant[1] & RC1_F_pc[6])))) # (RC1_W_alu_result[8] & (((UB2_saved_grant[1] & RC1_F_pc[6])) # (UB2_saved_grant[0])));


--UB2_src_data[45] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_data[45]
UB2_src_data[45] = (!RC1_W_alu_result[9] & (((UB2_saved_grant[1] & RC1_F_pc[7])))) # (RC1_W_alu_result[9] & (((UB2_saved_grant[1] & RC1_F_pc[7])) # (UB2_saved_grant[0])));


--UB2_src_data[46] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_data[46]
UB2_src_data[46] = (!RC1_W_alu_result[10] & (((UB2_saved_grant[1] & RC1_F_pc[8])))) # (RC1_W_alu_result[10] & (((UB2_saved_grant[1] & RC1_F_pc[8])) # (UB2_saved_grant[0])));


--UB2_src_data[47] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_data[47]
UB2_src_data[47] = (!RC1_W_alu_result[11] & (((RC1_F_pc[9] & UB2_saved_grant[1])))) # (RC1_W_alu_result[11] & (((RC1_F_pc[9] & UB2_saved_grant[1])) # (UB2_saved_grant[0])));


--UB2_src_data[48] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_data[48]
UB2_src_data[48] = (!RC1_W_alu_result[12] & (((RC1_F_pc[10] & UB2_saved_grant[1])))) # (RC1_W_alu_result[12] & (((RC1_F_pc[10] & UB2_saved_grant[1])) # (UB2_saved_grant[0])));


--UB2_src_data[49] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_data[49]
UB2_src_data[49] = (!RC1_W_alu_result[13] & (((RC1_F_pc[11] & UB2_saved_grant[1])))) # (RC1_W_alu_result[13] & (((RC1_F_pc[11] & UB2_saved_grant[1])) # (UB2_saved_grant[0])));


--UB2_src_data[50] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_data[50]
UB2_src_data[50] = (!RC1_W_alu_result[14] & (((RC1_F_pc[12] & UB2_saved_grant[1])))) # (RC1_W_alu_result[14] & (((RC1_F_pc[12] & UB2_saved_grant[1])) # (UB2_saved_grant[0])));


--RC1_d_byteenable[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_byteenable[0]
--register power-up is low

RC1_d_byteenable[0] = DFFEAS(RC1L391, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--UB2_src_data[32] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_data[32]
UB2_src_data[32] = ((UB2_saved_grant[0] & RC1_d_byteenable[0])) # (UB2_saved_grant[1]);


--Y1_readdata[0] is nios_system:u0|nios_system_pushbuttons:pushbuttons|readdata[0]
--register power-up is low

Y1_readdata[0] = DFFEAS(Y1L29, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--T1_ien_AF is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|ien_AF
--register power-up is low

T1_ien_AF = DFFEAS(RC1_d_writedata[0], CLOCK_50, !Z1_r_sync_rst,  , T1L77,  ,  ,  ,  );


--T1_read_0 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|read_0
--register power-up is low

T1_read_0 = DFFEAS(T1L73, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1L666 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|LessThan0~0
RC1L666 = (!RC1_W_alu_result[1] & (RC1_W_alu_result[0] & (!RC1_av_ld_align_cycle[1] & !RC1_av_ld_align_cycle[0]))) # (RC1_W_alu_result[1] & ((!RC1_av_ld_align_cycle[1]) # ((RC1_W_alu_result[0] & !RC1_av_ld_align_cycle[0]))));


--XB1_av_readdata_pre[8] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[8]
--register power-up is low

XB1_av_readdata_pre[8] = DFFEAS(T1L64, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1L240 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_mem16~1
RC1L240 = (!RC1_D_iw[4] & RC1L239);


--RC1_R_ctrl_ld_signed is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_ld_signed
--register power-up is low

RC1_R_ctrl_ld_signed = DFFEAS(RC1L232, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1L850 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_fill_bit~0
RC1L850 = (RC1_R_ctrl_ld_signed & ((!RC1L240 & (RC1_av_ld_byte0_data[7])) # (RC1L240 & ((RC1_av_ld_byte1_data[7])))));


--RC1L879 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_en~0
RC1L879 = ((!RC1L239) # (RC1L867)) # (RC1_D_iw[4]);


--RC1L738 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_lo[1]~4
RC1L738 = ( RC1_D_iw[7] & ( (!RC1_R_ctrl_hi_imm16 & (!RC1_R_ctrl_force_src2_zero & ((!RC1L742) # (XC2_q_b[1])))) ) ) # ( !RC1_D_iw[7] & ( (XC2_q_b[1] & (RC1L742 & (!RC1_R_ctrl_hi_imm16 & !RC1_R_ctrl_force_src2_zero))) ) );


--RC1L488 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[20]~0
RC1L488 = (RC1L719) # (RC1L718);


--RC1L728 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[8]~2
RC1L728 = ( XC2_q_b[24] & ( (!RC1_R_ctrl_hi_imm16 & (((!RC1_R_src2_use_imm) # (RC1_D_iw[21])))) # (RC1_R_ctrl_hi_imm16 & (RC1_D_iw[14])) ) ) # ( !XC2_q_b[24] & ( (!RC1_R_ctrl_hi_imm16 & (((RC1_R_src2_use_imm & RC1_D_iw[21])))) # (RC1_R_ctrl_hi_imm16 & (RC1_D_iw[14])) ) );


--RC1L726 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[6]~3
RC1L726 = ( XC2_q_b[22] & ( (!RC1_R_ctrl_hi_imm16 & (((!RC1_R_src2_use_imm) # (RC1_D_iw[21])))) # (RC1_R_ctrl_hi_imm16 & (RC1_D_iw[12])) ) ) # ( !XC2_q_b[22] & ( (!RC1_R_ctrl_hi_imm16 & (((RC1_R_src2_use_imm & RC1_D_iw[21])))) # (RC1_R_ctrl_hi_imm16 & (RC1_D_iw[12])) ) );


--RC1L725 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[5]~4
RC1L725 = ( XC2_q_b[21] & ( (!RC1_R_ctrl_hi_imm16 & (((!RC1_R_src2_use_imm) # (RC1_D_iw[21])))) # (RC1_R_ctrl_hi_imm16 & (RC1_D_iw[11])) ) ) # ( !XC2_q_b[21] & ( (!RC1_R_ctrl_hi_imm16 & (((RC1_R_src2_use_imm & RC1_D_iw[21])))) # (RC1_R_ctrl_hi_imm16 & (RC1_D_iw[11])) ) );


--RC1L724 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[4]~5
RC1L724 = ( XC2_q_b[20] & ( (!RC1_R_ctrl_hi_imm16 & ((!RC1_R_src2_use_imm) # ((RC1_D_iw[21])))) # (RC1_R_ctrl_hi_imm16 & (((RC1_D_iw[10])))) ) ) # ( !XC2_q_b[20] & ( (!RC1_R_ctrl_hi_imm16 & (RC1_R_src2_use_imm & ((RC1_D_iw[21])))) # (RC1_R_ctrl_hi_imm16 & (((RC1_D_iw[10])))) ) );


--RC1L723 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[3]~6
RC1L723 = ( XC2_q_b[19] & ( (!RC1_R_ctrl_hi_imm16 & ((!RC1_R_src2_use_imm) # ((RC1_D_iw[21])))) # (RC1_R_ctrl_hi_imm16 & (((RC1_D_iw[9])))) ) ) # ( !XC2_q_b[19] & ( (!RC1_R_ctrl_hi_imm16 & (RC1_R_src2_use_imm & ((RC1_D_iw[21])))) # (RC1_R_ctrl_hi_imm16 & (((RC1_D_iw[9])))) ) );


--RC1L722 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[2]~7
RC1L722 = ( XC2_q_b[18] & ( (!RC1_R_ctrl_hi_imm16 & ((!RC1_R_src2_use_imm) # ((RC1_D_iw[21])))) # (RC1_R_ctrl_hi_imm16 & (((RC1_D_iw[8])))) ) ) # ( !XC2_q_b[18] & ( (!RC1_R_ctrl_hi_imm16 & (RC1_R_src2_use_imm & ((RC1_D_iw[21])))) # (RC1_R_ctrl_hi_imm16 & (((RC1_D_iw[8])))) ) );


--RC1L721 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[1]~8
RC1L721 = ( XC2_q_b[17] & ( (!RC1_R_ctrl_hi_imm16 & ((!RC1_R_src2_use_imm) # ((RC1_D_iw[21])))) # (RC1_R_ctrl_hi_imm16 & (((RC1_D_iw[7])))) ) ) # ( !XC2_q_b[17] & ( (!RC1_R_ctrl_hi_imm16 & (RC1_R_src2_use_imm & ((RC1_D_iw[21])))) # (RC1_R_ctrl_hi_imm16 & (((RC1_D_iw[7])))) ) );


--RC1L729 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[9]~9
RC1L729 = ( XC2_q_b[25] & ( (!RC1_R_ctrl_hi_imm16 & (((!RC1_R_src2_use_imm) # (RC1_D_iw[21])))) # (RC1_R_ctrl_hi_imm16 & (RC1_D_iw[15])) ) ) # ( !XC2_q_b[25] & ( (!RC1_R_ctrl_hi_imm16 & (((RC1_R_src2_use_imm & RC1_D_iw[21])))) # (RC1_R_ctrl_hi_imm16 & (RC1_D_iw[15])) ) );


--RC1L727 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[7]~10
RC1L727 = ( XC2_q_b[23] & ( (!RC1_R_ctrl_hi_imm16 & (((!RC1_R_src2_use_imm) # (RC1_D_iw[21])))) # (RC1_R_ctrl_hi_imm16 & (RC1_D_iw[13])) ) ) # ( !XC2_q_b[23] & ( (!RC1_R_ctrl_hi_imm16 & (((RC1_R_src2_use_imm & RC1_D_iw[21])))) # (RC1_R_ctrl_hi_imm16 & (RC1_D_iw[13])) ) );


--RC1L731 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[11]~11
RC1L731 = ( XC2_q_b[27] & ( (!RC1_R_ctrl_hi_imm16 & ((!RC1_R_src2_use_imm) # ((RC1_D_iw[21])))) # (RC1_R_ctrl_hi_imm16 & (((RC1_D_iw[17])))) ) ) # ( !XC2_q_b[27] & ( (!RC1_R_ctrl_hi_imm16 & (RC1_R_src2_use_imm & ((RC1_D_iw[21])))) # (RC1_R_ctrl_hi_imm16 & (((RC1_D_iw[17])))) ) );


--RC1L730 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[10]~12
RC1L730 = ( XC2_q_b[26] & ( (!RC1_R_ctrl_hi_imm16 & (((!RC1_R_src2_use_imm) # (RC1_D_iw[21])))) # (RC1_R_ctrl_hi_imm16 & (RC1_D_iw[16])) ) ) # ( !XC2_q_b[26] & ( (!RC1_R_ctrl_hi_imm16 & (((RC1_R_src2_use_imm & RC1_D_iw[21])))) # (RC1_R_ctrl_hi_imm16 & (RC1_D_iw[16])) ) );


--RC1L733 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[13]~13
RC1L733 = ( XC2_q_b[29] & ( (!RC1_R_ctrl_hi_imm16 & ((!RC1_R_src2_use_imm) # ((RC1_D_iw[21])))) # (RC1_R_ctrl_hi_imm16 & (((RC1_D_iw[19])))) ) ) # ( !XC2_q_b[29] & ( (!RC1_R_ctrl_hi_imm16 & (RC1_R_src2_use_imm & ((RC1_D_iw[21])))) # (RC1_R_ctrl_hi_imm16 & (((RC1_D_iw[19])))) ) );


--RC1L732 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[12]~14
RC1L732 = ( XC2_q_b[28] & ( (!RC1_R_ctrl_hi_imm16 & ((!RC1_R_src2_use_imm) # ((RC1_D_iw[21])))) # (RC1_R_ctrl_hi_imm16 & (((RC1_D_iw[18])))) ) ) # ( !XC2_q_b[28] & ( (!RC1_R_ctrl_hi_imm16 & (RC1_R_src2_use_imm & ((RC1_D_iw[21])))) # (RC1_R_ctrl_hi_imm16 & (((RC1_D_iw[18])))) ) );


--RC1L737 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_lo[0]~5
RC1L737 = ( !RC1_R_ctrl_force_src2_zero & ( (!RC1_R_ctrl_hi_imm16 & ((!RC1L742 & ((RC1_D_iw[6]))) # (RC1L742 & (XC2_q_b[0])))) ) );


--RC1L735 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[15]~15
RC1L735 = ( XC2_q_b[31] & ( (!RC1L736 & (((!RC1_R_src2_use_imm & !RC1_R_ctrl_hi_imm16)) # (RC1_D_iw[21]))) ) ) # ( !XC2_q_b[31] & ( (RC1_D_iw[21] & (!RC1L736 & ((RC1_R_ctrl_hi_imm16) # (RC1_R_src2_use_imm)))) ) );


--RC1L734 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[14]~16
RC1L734 = ( XC2_q_b[30] & ( (!RC1_R_ctrl_hi_imm16 & ((!RC1_R_src2_use_imm) # ((RC1_D_iw[21])))) # (RC1_R_ctrl_hi_imm16 & (((RC1_D_iw[20])))) ) ) # ( !XC2_q_b[30] & ( (!RC1_R_ctrl_hi_imm16 & (RC1_R_src2_use_imm & (RC1_D_iw[21]))) # (RC1_R_ctrl_hi_imm16 & (((RC1_D_iw[20])))) ) );


--RC1_R_ctrl_wrctl_inst is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_wrctl_inst
--register power-up is low

RC1_R_ctrl_wrctl_inst = DFFEAS(RC1_D_op_wrctl, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1L845 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_status_reg_pie_inst_nxt~0
RC1L845 = (!RC1L594 & (((RC1_W_status_reg_pie)))) # (RC1L594 & ((!RC1_R_ctrl_wrctl_inst & ((RC1_W_status_reg_pie))) # (RC1_R_ctrl_wrctl_inst & (RC1_E_src1[0]))));


--RC1L846 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_status_reg_pie_inst_nxt~1
RC1L846 = ( RC1L579 & ( RC1L845 & ( (!RC1L549) # ((!RC1L578 & ((RC1_W_bstatus_reg))) # (RC1L578 & (RC1_W_estatus_reg))) ) ) ) # ( !RC1L579 & ( RC1L845 & ( (!RC1L549) # ((!RC1L578) # (RC1_W_estatus_reg)) ) ) ) # ( RC1L579 & ( !RC1L845 & ( (RC1L549 & ((!RC1L578 & ((RC1_W_bstatus_reg))) # (RC1L578 & (RC1_W_estatus_reg)))) ) ) ) # ( !RC1L579 & ( !RC1L845 & ( (RC1L549 & (RC1_W_estatus_reg & RC1L578)) ) ) );


--RC1L847 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_status_reg_pie_inst_nxt~2
RC1L847 = (!RC1_R_ctrl_exception & (!RC1_R_ctrl_break & RC1L846));


--RC1L793 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_estatus_reg_inst_nxt~0
RC1L793 = (!RC1L596 & (((RC1_W_estatus_reg)))) # (RC1L596 & ((!RC1_R_ctrl_wrctl_inst & ((RC1_W_estatus_reg))) # (RC1_R_ctrl_wrctl_inst & (RC1_E_src1[0]))));


--RC1L597 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal134~0
RC1L597 = (!RC1_D_iw[6] & (RC1_D_iw[7] & RC1L595));


--RC1L785 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_bstatus_reg_inst_nxt~0
RC1L785 = ( RC1_R_ctrl_break & ( RC1_R_ctrl_wrctl_inst & ( RC1_W_status_reg_pie ) ) ) # ( !RC1_R_ctrl_break & ( RC1_R_ctrl_wrctl_inst & ( (!RC1L597 & ((RC1_W_bstatus_reg))) # (RC1L597 & (RC1_E_src1[0])) ) ) ) # ( RC1_R_ctrl_break & ( !RC1_R_ctrl_wrctl_inst & ( RC1_W_status_reg_pie ) ) ) # ( !RC1_R_ctrl_break & ( !RC1_R_ctrl_wrctl_inst & ( RC1_W_bstatus_reg ) ) );


--RC1L798 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_ienable_reg_nxt~0
RC1L798 = (RC1_E_valid_from_R & (RC1L598 & RC1_R_ctrl_wrctl_inst));


--ZC1_oci_ienable[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0]
--register power-up is low

ZC1_oci_ienable[0] = DFFEAS(ZC1L6, CLOCK_50, !Z1_r_sync_rst,  , ZC1L16,  ,  ,  ,  );


--Y1_irq_mask[3] is nios_system:u0|nios_system_pushbuttons:pushbuttons|irq_mask[3]
--register power-up is low

Y1_irq_mask[3] = DFFEAS(RC1_d_writedata[3], CLOCK_50, !Z1_r_sync_rst,  , Y1L2,  ,  ,  ,  );


--Y1_edge_capture[3] is nios_system:u0|nios_system_pushbuttons:pushbuttons|edge_capture[3]
--register power-up is low

Y1_edge_capture[3] = DFFEAS(Y1L19, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--Y1_irq_mask[0] is nios_system:u0|nios_system_pushbuttons:pushbuttons|irq_mask[0]
--register power-up is low

Y1_irq_mask[0] = DFFEAS(RC1_d_writedata[0], CLOCK_50, !Z1_r_sync_rst,  , Y1L2,  ,  ,  ,  );


--Y1_edge_capture[0] is nios_system:u0|nios_system_pushbuttons:pushbuttons|edge_capture[0]
--register power-up is low

Y1_edge_capture[0] = DFFEAS(Y1L20, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--Y1_irq_mask[1] is nios_system:u0|nios_system_pushbuttons:pushbuttons|irq_mask[1]
--register power-up is low

Y1_irq_mask[1] = DFFEAS(RC1_d_writedata[1], CLOCK_50, !Z1_r_sync_rst,  , Y1L2,  ,  ,  ,  );


--Y1_edge_capture[1] is nios_system:u0|nios_system_pushbuttons:pushbuttons|edge_capture[1]
--register power-up is low

Y1_edge_capture[1] = DFFEAS(Y1L21, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--Y1_irq_mask[2] is nios_system:u0|nios_system_pushbuttons:pushbuttons|irq_mask[2]
--register power-up is low

Y1_irq_mask[2] = DFFEAS(RC1_d_writedata[2], CLOCK_50, !Z1_r_sync_rst,  , Y1L2,  ,  ,  ,  );


--Y1_edge_capture[2] is nios_system:u0|nios_system_pushbuttons:pushbuttons|edge_capture[2]
--register power-up is low

Y1_edge_capture[2] = DFFEAS(Y1L22, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1L804 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_ipending_reg_nxt[0]~0
RC1L804 = ( !Y1_irq_mask[2] & ( Y1_edge_capture[2] & ( (!Y1_irq_mask[0] & (((!Y1_irq_mask[1]) # (!Y1_edge_capture[1])))) # (Y1_irq_mask[0] & (!Y1_edge_capture[0] & ((!Y1_irq_mask[1]) # (!Y1_edge_capture[1])))) ) ) ) # ( Y1_irq_mask[2] & ( !Y1_edge_capture[2] & ( (!Y1_irq_mask[0] & (((!Y1_irq_mask[1]) # (!Y1_edge_capture[1])))) # (Y1_irq_mask[0] & (!Y1_edge_capture[0] & ((!Y1_irq_mask[1]) # (!Y1_edge_capture[1])))) ) ) ) # ( !Y1_irq_mask[2] & ( !Y1_edge_capture[2] & ( (!Y1_irq_mask[0] & (((!Y1_irq_mask[1]) # (!Y1_edge_capture[1])))) # (Y1_irq_mask[0] & (!Y1_edge_capture[0] & ((!Y1_irq_mask[1]) # (!Y1_edge_capture[1])))) ) ) );


--RC1L805 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_ipending_reg_nxt[0]~1
RC1L805 = ( RC1L804 & ( (RC1_W_ienable_reg[0] & (!ZC1_oci_ienable[0] & (Y1_irq_mask[3] & Y1_edge_capture[3]))) ) ) # ( !RC1L804 & ( (RC1_W_ienable_reg[0] & !ZC1_oci_ienable[0]) ) );


--RC1_R_ctrl_shift_logical is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_shift_logical
--register power-up is low

RC1_R_ctrl_shift_logical = DFFEAS(RC1L246, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1_R_ctrl_rot_right is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_rot_right
--register power-up is low

RC1_R_ctrl_rot_right = DFFEAS(RC1_R_ctrl_rot_right_nxt, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1L400 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_fill_bit~0
RC1L400 = (!RC1_R_ctrl_shift_logical & ((!RC1_R_ctrl_rot_right & ((RC1_E_shift_rot_result[31]))) # (RC1_R_ctrl_rot_right & (RC1_E_shift_rot_result[0]))));


--RC1L434 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[0]~17
RC1L434 = (!RC1_R_ctrl_shift_rot_right & ((RC1L400))) # (RC1_R_ctrl_shift_rot_right & (RC1_E_shift_rot_result[1]));


--ZC1_oci_ienable[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[2]
--register power-up is low

ZC1_oci_ienable[2] = DFFEAS(ZC1L10, CLOCK_50, !Z1_r_sync_rst,  , ZC1L16,  ,  ,  ,  );


--T1_fifo_AE is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|fifo_AE
--register power-up is low

T1_fifo_AE = DFFEAS(T1L58, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--T1_ien_AE is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|ien_AE
--register power-up is low

T1_ien_AE = DFFEAS(RC1_d_writedata[1], CLOCK_50, !Z1_r_sync_rst,  , T1L77,  ,  ,  ,  );


--T1_av_readdata[9] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|av_readdata[9]
T1_av_readdata[9] = (T1_fifo_AE & T1_ien_AE);


--T1_pause_irq is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|pause_irq
--register power-up is low

T1_pause_irq = DFFEAS(T1L80, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--T1_fifo_AF is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|fifo_AF
--register power-up is low

T1_fifo_AF = DFFEAS(T1L60, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--T1L64 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|av_readdata[8]~0
T1L64 = (T1_ien_AF & ((T1_fifo_AF) # (T1_pause_irq)));


--RC1L807 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_ipending_reg_nxt[2]~2
RC1L807 = (RC1_W_ienable_reg[2] & (!ZC1_oci_ienable[2] & ((T1L64) # (T1_av_readdata[9]))));


--V1_irq is nios_system:u0|lab4:my_custom_ip_0|irq
--register power-up is low

V1_irq = DFFEAS(V1L299, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZC1_oci_ienable[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[1]
--register power-up is low

ZC1_oci_ienable[1] = DFFEAS(ZC1L8, CLOCK_50, !Z1_r_sync_rst,  , ZC1L16,  ,  ,  ,  );


--RC1_W_ipending_reg_nxt[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_ipending_reg_nxt[1]
RC1_W_ipending_reg_nxt[1] = (RC1_W_ienable_reg[1] & (V1_irq & !ZC1_oci_ienable[1]));


--UB2L26 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~1
UB2L26 = (UB2_saved_grant[0] & RC1_d_writedata[22]);


--RC1_d_byteenable[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_byteenable[2]
--register power-up is low

RC1_d_byteenable[2] = DFFEAS(RC1L389, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--UB2_src_data[34] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_data[34]
UB2_src_data[34] = ((UB2_saved_grant[0] & RC1_d_byteenable[2])) # (UB2_saved_grant[1]);


--RC1L1020 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|hbreak_pending_nxt~0
RC1L1020 = (!RC1_hbreak_pending & ((RC1L1021))) # (RC1_hbreak_pending & (!RC1_hbreak_enabled));


--MD1_jdo[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[21]
--register power-up is low

MD1_jdo[21] = DFFEAS(ND1_sr[21], CLOCK_50,  ,  , MD1_update_jdo_strobe,  ,  ,  ,  );


--MD1_jdo[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[20]
--register power-up is low

MD1_jdo[20] = DFFEAS(ND1_sr[20], CLOCK_50,  ,  , MD1_update_jdo_strobe,  ,  ,  ,  );


--CD1_break_on_reset is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset
--register power-up is low

CD1_break_on_reset = DFFEAS(CD1L2, CLOCK_50,  ,  , MD1_take_action_ocimem_a,  ,  ,  ,  );


--QD1_dreg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]
--register power-up is low

QD1_dreg[0] = DFFEAS(QD1_din_s1, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--CD1L4 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break~0
CD1L4 = ( CD1_break_on_reset & ( QD1_dreg[0] & ( (!MD1_take_action_ocimem_a) # (((CD1_jtag_break & !MD1_jdo[20])) # (MD1_jdo[21])) ) ) ) # ( !CD1_break_on_reset & ( QD1_dreg[0] & ( (MD1_take_action_ocimem_a & (((CD1_jtag_break & !MD1_jdo[20])) # (MD1_jdo[21]))) ) ) ) # ( CD1_break_on_reset & ( !QD1_dreg[0] & ( (!MD1_take_action_ocimem_a & (CD1_jtag_break)) # (MD1_take_action_ocimem_a & (((CD1_jtag_break & !MD1_jdo[20])) # (MD1_jdo[21]))) ) ) ) # ( !CD1_break_on_reset & ( !QD1_dreg[0] & ( (!MD1_take_action_ocimem_a & (CD1_jtag_break)) # (MD1_take_action_ocimem_a & (((CD1_jtag_break & !MD1_jdo[20])) # (MD1_jdo[21]))) ) ) );


--ZC1_oci_single_step_mode is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode
--register power-up is low

ZC1_oci_single_step_mode = DFFEAS(ZC1L15, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1L1026 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|wait_for_one_post_bret_inst~0
RC1L1026 = (ZC1_oci_single_step_mode & (((RC1_wait_for_one_post_bret_inst & !RC1L665)) # (RC1_hbreak_enabled)));


--UB2L27 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~2
UB2L27 = (UB2_saved_grant[0] & RC1_d_writedata[23]);


--UB2L28 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~3
UB2L28 = (UB2_saved_grant[0] & RC1_d_writedata[24]);


--RC1_d_byteenable[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_byteenable[3]
--register power-up is low

RC1_d_byteenable[3] = DFFEAS(RC1L390, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--UB2_src_data[35] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_data[35]
UB2_src_data[35] = ((UB2_saved_grant[0] & RC1_d_byteenable[3])) # (UB2_saved_grant[1]);


--UB2L29 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~4
UB2L29 = (UB2_saved_grant[0] & RC1_d_writedata[25]);


--UB2L30 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~5
UB2L30 = (UB2_saved_grant[0] & RC1_d_writedata[26]);


--Z1_altera_reset_synchronizer_int_chain[0] is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]
--register power-up is low

Z1_altera_reset_synchronizer_int_chain[0] = DFFEAS(YD1_altera_reset_synchronizer_int_chain_out, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--UB2L31 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~6
UB2L31 = (UB2_saved_grant[0] & RC1_d_writedata[11]);


--RC1_d_byteenable[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_byteenable[1]
--register power-up is low

RC1_d_byteenable[1] = DFFEAS(RC1L388, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--UB2_src_data[33] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_data[33]
UB2_src_data[33] = ((UB2_saved_grant[0] & RC1_d_byteenable[1])) # (UB2_saved_grant[1]);


--UB2L32 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~7
UB2L32 = (UB2_saved_grant[0] & RC1_d_writedata[12]);


--UB2L33 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~8
UB2L33 = (UB2_saved_grant[0] & RC1_d_writedata[13]);


--UB2L34 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~9
UB2L34 = (UB2_saved_grant[0] & RC1_d_writedata[14]);


--UB2L35 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~10
UB2L35 = (UB2_saved_grant[0] & RC1_d_writedata[15]);


--UB2L36 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~11
UB2L36 = (UB2_saved_grant[0] & RC1_d_writedata[16]);


--UC1_readdata[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[1]
--register power-up is low

UC1_readdata[1] = DFFEAS(UC1L54, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--UB2L37 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~12
UB2L37 = (RC1_d_writedata[1] & UB2_saved_grant[0]);


--UC1_readdata[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[2]
--register power-up is low

UC1_readdata[2] = DFFEAS(UC1L55, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--UB2L38 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~13
UB2L38 = (RC1_d_writedata[2] & UB2_saved_grant[0]);


--UB2L39 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~14
UB2L39 = (RC1_d_writedata[3] & UB2_saved_grant[0]);


--UB2L40 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~15
UB2L40 = (RC1_d_writedata[4] & UB2_saved_grant[0]);


--UB2L41 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~16
UB2L41 = (RC1_d_writedata[5] & UB2_saved_grant[0]);


--RC1L647 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[0]~6
RC1L647 = (!RC1L662 & ((!RC1L663 & ((RC1L2))) # (RC1L663 & (RC1L62))));


--UB2L42 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~17
UB2L42 = (RC1_d_writedata[6] & UB2_saved_grant[0]);


--XB4_av_readdata_pre[27] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[27]
--register power-up is low

XB4_av_readdata_pre[27] = DFFEAS(UC1_readdata[27], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1L626 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[27]~27
RC1L626 = ( XD1_q_a[27] & ( (!RC1L1024 & (((SB2L2 & XB4_av_readdata_pre[27])) # (SB3L2))) ) ) # ( !XD1_q_a[27] & ( (!RC1L1024 & (SB2L2 & XB4_av_readdata_pre[27])) ) );


--XB4_av_readdata_pre[28] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[28]
--register power-up is low

XB4_av_readdata_pre[28] = DFFEAS(UC1_readdata[28], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1L627 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[28]~28
RC1L627 = ( XD1_q_a[28] & ( (!RC1L1024 & (((SB2L2 & XB4_av_readdata_pre[28])) # (SB3L2))) ) ) # ( !XD1_q_a[28] & ( (!RC1L1024 & (SB2L2 & XB4_av_readdata_pre[28])) ) );


--XB4_av_readdata_pre[29] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[29]
--register power-up is low

XB4_av_readdata_pre[29] = DFFEAS(UC1_readdata[29], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1L628 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[29]~29
RC1L628 = ( XD1_q_a[29] & ( (!RC1L1024 & (((SB2L2 & XB4_av_readdata_pre[29])) # (SB3L2))) ) ) # ( !XD1_q_a[29] & ( (!RC1L1024 & (SB2L2 & XB4_av_readdata_pre[29])) ) );


--XB4_av_readdata_pre[30] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[30]
--register power-up is low

XB4_av_readdata_pre[30] = DFFEAS(UC1_readdata[30], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1L629 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[30]~30
RC1L629 = ( XD1_q_a[30] & ( (!RC1L1024 & (((SB2L2 & XB4_av_readdata_pre[30])) # (SB3L2))) ) ) # ( !XD1_q_a[30] & ( (!RC1L1024 & (SB2L2 & XB4_av_readdata_pre[30])) ) );


--XB4_av_readdata_pre[31] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[31]
--register power-up is low

XB4_av_readdata_pre[31] = DFFEAS(UC1_readdata[31], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1L630 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[31]~31
RC1L630 = ( XD1_q_a[31] & ( (!RC1L1024 & (((SB2L2 & XB4_av_readdata_pre[31])) # (SB3L2))) ) ) # ( !XD1_q_a[31] & ( (!RC1L1024 & (SB2L2 & XB4_av_readdata_pre[31])) ) );


--UB2L43 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~18
UB2L43 = (UB2_saved_grant[0] & RC1_d_writedata[8]);


--RC1L648 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[1]~7
RC1L648 = (!RC1L662 & ((!RC1L663 & ((RC1L6))) # (RC1L663 & (RC1L66))));


--UB2L44 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~19
UB2L44 = (UB2_saved_grant[0] & RC1_d_writedata[7]);


--UB2L45 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~20
UB2L45 = (UB2_saved_grant[0] & RC1_d_writedata[9]);


--RC1L216 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_exception~2
RC1L216 = (!RC1L214) # ((RC1L549 & ((RC1L217) # (RC1L227))));


--RC1L213 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_break~1
RC1L213 = ( RC1L549 & ( (!RC1_D_iw[12] & (RC1_D_iw[13] & (RC1_D_iw[16] & RC1L212))) ) );


--RC1L255 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_uncond_cti_non_br~0
RC1L255 = (!RC1L575 & (!RC1L576 & !RC1L577));


--RC1L256 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_uncond_cti_non_br~1
RC1L256 = ( RC1L231 ) # ( !RC1L231 & ( (RC1L549 & (((!RC1L255) # (RC1L579)) # (RC1L578))) ) );


--RC1L654 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[8]~8
RC1L654 = (!RC1L662 & ((!RC1L663 & ((RC1L42))) # (RC1L663 & (RC1L102))));


--ND1_sr[34] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[34]
--register power-up is low

ND1_sr[34] = DFFEAS(ND1L64, A1L77,  ,  , ND1L35,  ,  ,  ,  );


--RC1L649 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[2]~9
RC1L649 = (!RC1L662 & ((!RC1L663 & ((RC1L10))) # (RC1L663 & (RC1L70))));


--UB2L46 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~21
UB2L46 = (UB2_saved_grant[0] & RC1_d_writedata[10]);


--RC1L650 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[4]~10
RC1L650 = (!RC1L662 & ((!RC1L663 & ((RC1L14))) # (RC1L663 & (RC1L74))));


--RC1L661 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt~11
RC1L661 = ((!RC1L663 & ((RC1L18))) # (RC1L663 & (RC1L78))) # (RC1L662);


--RC1L651 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[5]~12
RC1L651 = (!RC1L662 & ((!RC1L663 & ((RC1L22))) # (RC1L663 & (RC1L82))));


--XB6_av_readdata_pre[7] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[7]
--register power-up is low

XB6_av_readdata_pre[7] = DFFEAS(AB1_readdata[7], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--FC1L42 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~2
FC1L42 = ( XB6_av_readdata_pre[7] & ( (!XB6_read_latency_shift_reg[0] & (!FC1L6 & ((!XB1_read_latency_shift_reg[0]) # (!XB1_av_readdata_pre[7])))) ) ) # ( !XB6_av_readdata_pre[7] & ( (!FC1L6 & ((!XB1_read_latency_shift_reg[0]) # (!XB1_av_readdata_pre[7]))) ) );


--FC1L43 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~3
FC1L43 = ( FC1L42 & ( (!SB2L1 & (SB3L1 & ((XD1_q_a[7])))) # (SB2L1 & (((SB3L1 & XD1_q_a[7])) # (XB4_av_readdata_pre[7]))) ) ) # ( !FC1L42 );


--UB2L47 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~22
UB2L47 = (UB2_saved_grant[0] & RC1_d_writedata[17]);


--XB1_av_readdata_pre[13] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]
--register power-up is low

XB1_av_readdata_pre[13] = DFFEAS(XB1L15, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1_av_ld_byte2_data[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[5]
--register power-up is low

RC1_av_ld_byte2_data[5] = DFFEAS(RC1L952, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--UB2L48 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~23
UB2L48 = (UB2_saved_grant[0] & RC1_d_writedata[19]);


--XB1_av_readdata_pre[15] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[15]
--register power-up is low

XB1_av_readdata_pre[15] = DFFEAS(T1_rvalid, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1_av_ld_byte2_data[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[7]
--register power-up is low

RC1_av_ld_byte2_data[7] = DFFEAS(RC1L961, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--UB2L49 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~24
UB2L49 = (UB2_saved_grant[0] & RC1_d_writedata[21]);


--RC1L452 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[18]~18
RC1L452 = (!RC1_R_ctrl_shift_rot_right & (RC1_E_shift_rot_result[17])) # (RC1_R_ctrl_shift_rot_right & ((RC1_E_shift_rot_result[19])));


--UB2L50 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~25
UB2L50 = (UB2_saved_grant[0] & RC1_d_writedata[20]);


--XB1_av_readdata_pre[14] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[14]
--register power-up is low

XB1_av_readdata_pre[14] = DFFEAS(T1_woverflow, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1_av_ld_byte2_data[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[6]
--register power-up is low

RC1_av_ld_byte2_data[6] = DFFEAS(RC1L957, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--UB2L51 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~26
UB2L51 = (UB2_saved_grant[0] & RC1_d_writedata[18]);


--XB1_av_readdata_pre[10] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[10]
--register power-up is low

XB1_av_readdata_pre[10] = DFFEAS(T1_ac, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1_av_ld_byte2_data[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[2]
--register power-up is low

RC1_av_ld_byte2_data[2] = DFFEAS(RC1L937, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1L652 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[6]~13
RC1L652 = (!RC1L662 & ((!RC1L663 & ((RC1L46))) # (RC1L663 & (RC1L106))));


--XB1_av_readdata_pre[9] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[9]
--register power-up is low

XB1_av_readdata_pre[9] = DFFEAS(T1_av_readdata[9], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1_av_ld_byte2_data[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[1]
--register power-up is low

RC1_av_ld_byte2_data[1] = DFFEAS(RC1L932, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1L653 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[7]~14
RC1L653 = (!RC1L662 & ((!RC1L663 & ((RC1L50))) # (RC1L663 & (RC1L110))));


--RC1_av_ld_byte2_data[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[3]
--register power-up is low

RC1_av_ld_byte2_data[3] = DFFEAS(RC1L942, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1L895 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[3]~0
RC1L895 = ( XD1_q_a[11] & ( RC1L896 & ( (!RC1_av_ld_aligning_data & (((SB3L1)))) # (RC1_av_ld_aligning_data & (!RC1L666 & (RC1L850))) ) ) ) # ( !XD1_q_a[11] & ( RC1L896 & ( (RC1_av_ld_aligning_data & (!RC1L666 & RC1L850)) ) ) ) # ( XD1_q_a[11] & ( !RC1L896 & ( (!RC1_av_ld_aligning_data) # ((RC1L850) # (RC1L666)) ) ) ) # ( !XD1_q_a[11] & ( !RC1L896 & ( (!RC1_av_ld_aligning_data) # ((RC1L850) # (RC1L666)) ) ) );


--XB1_av_readdata_pre[12] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[12]
--register power-up is low

XB1_av_readdata_pre[12] = DFFEAS(LB2_b_non_empty, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1_av_ld_byte2_data[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[4]
--register power-up is low

RC1_av_ld_byte2_data[4] = DFFEAS(RC1L947, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--Y1_readdata[1] is nios_system:u0|nios_system_pushbuttons:pushbuttons|readdata[1]
--register power-up is low

Y1_readdata[1] = DFFEAS(Y1L30, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--Y1_readdata[2] is nios_system:u0|nios_system_pushbuttons:pushbuttons|readdata[2]
--register power-up is low

Y1_readdata[2] = DFFEAS(Y1L31, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--Y1_readdata[3] is nios_system:u0|nios_system_pushbuttons:pushbuttons|readdata[3]
--register power-up is low

Y1_readdata[3] = DFFEAS(Y1L32, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1L237 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_mem8~0
RC1L237 = (RC1_D_iw[0] & (!RC1_D_iw[3] & ((RC1_D_iw[2]) # (RC1_D_iw[1]))));


--RC1L238 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_mem8~1
RC1L238 = (!RC1L237) # (RC1_D_iw[4]);


--RC1L534 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[23]~0
RC1L534 = ((!RC1L239 & !RC1L237)) # (RC1_D_iw[4]);


--RC1L536 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[25]~1
RC1L536 = ( RC1L238 & ( (!RC1L240 & ((XC2_q_b[25]))) # (RC1L240 & (XC2_q_b[9])) ) ) # ( !RC1L238 & ( XC2_q_b[1] ) );


--RC1L539 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[28]~2
RC1L539 = ( RC1L238 & ( (!RC1L240 & ((XC2_q_b[28]))) # (RC1L240 & (XC2_q_b[12])) ) ) # ( !RC1L238 & ( XC2_q_b[4] ) );


--RC1L538 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[27]~3
RC1L538 = ( RC1L238 & ( (!RC1L240 & ((XC2_q_b[27]))) # (RC1L240 & (XC2_q_b[11])) ) ) # ( !RC1L238 & ( XC2_q_b[3] ) );


--RC1L537 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[26]~4
RC1L537 = ( RC1L238 & ( (!RC1L240 & ((XC2_q_b[26]))) # (RC1L240 & (XC2_q_b[10])) ) ) # ( !RC1L238 & ( XC2_q_b[2] ) );


--RC1L535 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[24]~5
RC1L535 = ( RC1L238 & ( (!RC1L240 & ((XC2_q_b[24]))) # (RC1L240 & (XC2_q_b[8])) ) ) # ( !RC1L238 & ( XC2_q_b[0] ) );


--RC1L542 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[31]~6
RC1L542 = ( RC1L238 & ( (!RC1L240 & ((XC2_q_b[31]))) # (RC1L240 & (XC2_q_b[15])) ) ) # ( !RC1L238 & ( XC2_q_b[7] ) );


--RC1L541 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[30]~7
RC1L541 = ( RC1L238 & ( (!RC1L240 & ((XC2_q_b[30]))) # (RC1L240 & (XC2_q_b[14])) ) ) # ( !RC1L238 & ( XC2_q_b[6] ) );


--RC1L540 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[29]~8
RC1L540 = ( RC1L238 & ( (!RC1L240 & ((XC2_q_b[29]))) # (RC1L240 & (XC2_q_b[13])) ) ) # ( !RC1L238 & ( XC2_q_b[5] ) );


--T1_fifo_wr is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|fifo_wr
--register power-up is low

T1_fifo_wr = DFFEAS(T1L75, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--LB1_b_non_empty is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty
--register power-up is low

LB1_b_non_empty = DFFEAS(LB1L8, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--T1L82 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|r_val~0
T1L82 = (CB1L41 & LB1_b_non_empty);


--NB2_counter_reg_bit[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[0]
--register power-up is low

NB2_counter_reg_bit[0] = DFFEAS(NB2_counter_comb_bita0, CLOCK_50, !Z1_r_sync_rst,  , T1_fifo_wr,  ,  ,  ,  );


--NB2_counter_reg_bit[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[1]
--register power-up is low

NB2_counter_reg_bit[1] = DFFEAS(NB2_counter_comb_bita1, CLOCK_50, !Z1_r_sync_rst,  , T1_fifo_wr,  ,  ,  ,  );


--NB2_counter_reg_bit[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[2]
--register power-up is low

NB2_counter_reg_bit[2] = DFFEAS(NB2_counter_comb_bita2, CLOCK_50, !Z1_r_sync_rst,  , T1_fifo_wr,  ,  ,  ,  );


--NB2_counter_reg_bit[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[3]
--register power-up is low

NB2_counter_reg_bit[3] = DFFEAS(NB2_counter_comb_bita3, CLOCK_50, !Z1_r_sync_rst,  , T1_fifo_wr,  ,  ,  ,  );


--NB2_counter_reg_bit[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[4]
--register power-up is low

NB2_counter_reg_bit[4] = DFFEAS(NB2_counter_comb_bita4, CLOCK_50, !Z1_r_sync_rst,  , T1_fifo_wr,  ,  ,  ,  );


--NB2_counter_reg_bit[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[5]
--register power-up is low

NB2_counter_reg_bit[5] = DFFEAS(NB2_counter_comb_bita5, CLOCK_50, !Z1_r_sync_rst,  , T1_fifo_wr,  ,  ,  ,  );


--NB1_counter_reg_bit[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[0]
--register power-up is low

NB1_counter_reg_bit[0] = DFFEAS(NB1_counter_comb_bita0, CLOCK_50, !Z1_r_sync_rst,  , T1L82,  ,  ,  ,  );


--NB1_counter_reg_bit[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[1]
--register power-up is low

NB1_counter_reg_bit[1] = DFFEAS(NB1_counter_comb_bita1, CLOCK_50, !Z1_r_sync_rst,  , T1L82,  ,  ,  ,  );


--NB1_counter_reg_bit[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[2]
--register power-up is low

NB1_counter_reg_bit[2] = DFFEAS(NB1_counter_comb_bita2, CLOCK_50, !Z1_r_sync_rst,  , T1L82,  ,  ,  ,  );


--NB1_counter_reg_bit[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[3]
--register power-up is low

NB1_counter_reg_bit[3] = DFFEAS(NB1_counter_comb_bita3, CLOCK_50, !Z1_r_sync_rst,  , T1L82,  ,  ,  ,  );


--NB1_counter_reg_bit[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[4]
--register power-up is low

NB1_counter_reg_bit[4] = DFFEAS(NB1_counter_comb_bita4, CLOCK_50, !Z1_r_sync_rst,  , T1L82,  ,  ,  ,  );


--NB1_counter_reg_bit[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[5]
--register power-up is low

NB1_counter_reg_bit[5] = DFFEAS(NB1_counter_comb_bita5, CLOCK_50, !Z1_r_sync_rst,  , T1L82,  ,  ,  ,  );


--LB2_b_non_empty is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty
--register power-up is low

LB2_b_non_empty = DFFEAS(LB2L8, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--T1L71 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|fifo_rd~0
T1L71 = (!RC1_W_alu_result[2] & !T1_av_waitrequest);


--T1L72 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|fifo_rd~1
T1L72 = (T1L67 & (WB8L7 & (LB2_b_non_empty & T1L71)));


--PB2_counter_reg_bit[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[1]
--register power-up is low

PB2_counter_reg_bit[1] = DFFEAS(PB2_counter_comb_bita1, CLOCK_50, !Z1_r_sync_rst,  , LB2L3,  ,  ,  ,  );


--PB2_counter_reg_bit[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[0]
--register power-up is low

PB2_counter_reg_bit[0] = DFFEAS(PB2_counter_comb_bita0, CLOCK_50, !Z1_r_sync_rst,  , LB2L3,  ,  ,  ,  );


--CB1L50Q is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0
--register power-up is low

CB1L50Q = AMPP_FUNCTION(CLOCK_50, CB1L49, !Z1_r_sync_rst);


--PB2_counter_reg_bit[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[5]
--register power-up is low

PB2_counter_reg_bit[5] = DFFEAS(PB2_counter_comb_bita5, CLOCK_50, !Z1_r_sync_rst,  , LB2L3,  ,  ,  ,  );


--PB2_counter_reg_bit[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[4]
--register power-up is low

PB2_counter_reg_bit[4] = DFFEAS(PB2_counter_comb_bita4, CLOCK_50, !Z1_r_sync_rst,  , LB2L3,  ,  ,  ,  );


--PB2_counter_reg_bit[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[3]
--register power-up is low

PB2_counter_reg_bit[3] = DFFEAS(PB2_counter_comb_bita3, CLOCK_50, !Z1_r_sync_rst,  , LB2L3,  ,  ,  ,  );


--PB2_counter_reg_bit[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[2]
--register power-up is low

PB2_counter_reg_bit[2] = DFFEAS(PB2_counter_comb_bita2, CLOCK_50, !Z1_r_sync_rst,  , LB2L3,  ,  ,  ,  );


--LB2L5 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full~0
LB2L5 = ( PB2_counter_reg_bit[2] & ( (LB2_b_non_empty & (PB2_counter_reg_bit[5] & (PB2_counter_reg_bit[4] & PB2_counter_reg_bit[3]))) ) );


--LB2L6 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full~1
LB2L6 = ( CB1L50Q & ( LB2L5 & ( (!T1L72 & (((PB2_counter_reg_bit[1] & PB2_counter_reg_bit[0])) # (LB2_b_full))) ) ) ) # ( !CB1L50Q & ( LB2L5 & ( (LB2_b_full & !T1L72) ) ) ) # ( CB1L50Q & ( !LB2L5 & ( (LB2_b_full & !T1L72) ) ) ) # ( !CB1L50Q & ( !LB2L5 & ( (LB2_b_full & !T1L72) ) ) );


--CB1_td_shift[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[4]
--register power-up is low

CB1_td_shift[4] = AMPP_FUNCTION(A1L51, CB1L75, !A1L43, CB1L57);


--CB1_rdata[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[1]
--register power-up is low

CB1_rdata[1] = AMPP_FUNCTION(CLOCK_50, MB1_q_b[1], !Z1_r_sync_rst, CB1L22);


--CB1L74 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~7
CB1L74 = AMPP_FUNCTION(!CB1_count[9], !A1L49, !CB1L71, !CB1_td_shift[4], !CB1_rdata[1]);


--CB1_read is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read
--register power-up is low

CB1_read = AMPP_FUNCTION(A1L51, CB1L36, !A1L43, CB1L97);


--UB1L21 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~0
UB1L21 = (RC1_d_writedata[0] & UB1_saved_grant[0]);


--UB1_src_data[38] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[38]
UB1_src_data[38] = (!RC1_W_alu_result[2] & (((RC1_F_pc[0] & UB1_saved_grant[1])))) # (RC1_W_alu_result[2] & (((RC1_F_pc[0] & UB1_saved_grant[1])) # (UB1_saved_grant[0])));


--UB1_src_data[41] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[41]
UB1_src_data[41] = (!RC1_W_alu_result[5] & (((UB1_saved_grant[1] & RC1_F_pc[3])))) # (RC1_W_alu_result[5] & (((UB1_saved_grant[1] & RC1_F_pc[3])) # (UB1_saved_grant[0])));


--UB1_src_data[40] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[40]
UB1_src_data[40] = (!RC1_W_alu_result[4] & (((UB1_saved_grant[1] & RC1_F_pc[2])))) # (RC1_W_alu_result[4] & (((UB1_saved_grant[1] & RC1_F_pc[2])) # (UB1_saved_grant[0])));


--UB1_src_data[39] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[39]
UB1_src_data[39] = (!RC1_W_alu_result[3] & (((RC1_F_pc[1] & UB1_saved_grant[1])))) # (RC1_W_alu_result[3] & (((RC1_F_pc[1] & UB1_saved_grant[1])) # (UB1_saved_grant[0])));


--UB1_src_data[45] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[45]
UB1_src_data[45] = (!RC1_W_alu_result[9] & (((UB1_saved_grant[1] & RC1_F_pc[7])))) # (RC1_W_alu_result[9] & (((UB1_saved_grant[1] & RC1_F_pc[7])) # (UB1_saved_grant[0])));


--UB1_src_data[44] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[44]
UB1_src_data[44] = (!RC1_W_alu_result[8] & (((UB1_saved_grant[1] & RC1_F_pc[6])))) # (RC1_W_alu_result[8] & (((UB1_saved_grant[1] & RC1_F_pc[6])) # (UB1_saved_grant[0])));


--UB1_src_data[43] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[43]
UB1_src_data[43] = (!RC1_W_alu_result[7] & (((UB1_saved_grant[1] & RC1_F_pc[5])))) # (RC1_W_alu_result[7] & (((UB1_saved_grant[1] & RC1_F_pc[5])) # (UB1_saved_grant[0])));


--UB1_src_data[42] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[42]
UB1_src_data[42] = (!RC1_W_alu_result[6] & (((UB1_saved_grant[1] & RC1_F_pc[4])))) # (RC1_W_alu_result[6] & (((UB1_saved_grant[1] & RC1_F_pc[4])) # (UB1_saved_grant[0])));


--UB1L22 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~1
UB1L22 = (UB1_saved_grant[0] & RC1_hbreak_enabled);


--ND1L60 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~13
ND1L60 = ( KD1_MonDReg[3] & ( (!LD1L2 & ((!A1L58) # ((AD1_break_readreg[3])))) # (LD1L2 & (((ND1_sr[5])))) ) ) # ( !KD1_MonDReg[3] & ( (!LD1L2 & (A1L58 & ((AD1_break_readreg[3])))) # (LD1L2 & (((ND1_sr[5])))) ) );


--MD1_jdo[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[2]
--register power-up is low

MD1_jdo[2] = DFFEAS(ND1_sr[2], CLOCK_50,  ,  , MD1_update_jdo_strobe,  ,  ,  ,  );


--MD1_jdo[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[5]
--register power-up is low

MD1_jdo[5] = DFFEAS(ND1_sr[5], CLOCK_50,  ,  , MD1_update_jdo_strobe,  ,  ,  ,  );


--UC1_writedata[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[1]
--register power-up is low

UC1_writedata[1] = DFFEAS(UB1L23, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--KD1L121 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[1]~1
KD1L121 = (!KD1_jtag_ram_access & ((UC1_writedata[1]))) # (KD1_jtag_ram_access & (KD1_MonDReg[1]));


--MD1_sync2_udr is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_udr
--register power-up is low

MD1_sync2_udr = DFFEAS(QD4_dreg[0], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--QD4_dreg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]
--register power-up is low

QD4_dreg[0] = DFFEAS(QD4_din_s1, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--MD1L53 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~0
MD1L53 = (!MD1_sync2_udr & QD4_dreg[0]);


--ND1L61 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~14
ND1L61 = (A1L70 & (!A1L81 & (A1L56 & ND1_sr[37])));


--ND1L52 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[36]~15
ND1L52 = ( A1L57 & ( A1L58 & ( (A1L70 & (!A1L81 & A1L56)) ) ) ) # ( !A1L57 & ( A1L58 & ( (!A1L81 & (A1L56 & ((A1L61) # (A1L70)))) ) ) ) # ( A1L57 & ( !A1L58 & ( (!A1L81 & (A1L56 & ((A1L61) # (A1L70)))) ) ) ) # ( !A1L57 & ( !A1L58 & ( (A1L70 & (!A1L81 & A1L56)) ) ) );


--ND1L62 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~16
ND1L62 = (A1L70 & (!A1L81 & (A1L56 & A1L79)));


--MD1_sync2_uir is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_uir
--register power-up is low

MD1_sync2_uir = DFFEAS(QD5_dreg[0], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--QD5_dreg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0]
--register power-up is low

QD5_dreg[0] = DFFEAS(QD5_din_s1, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--MD1L45 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jxuir~0
MD1L45 = (!MD1_sync2_uir & QD5_dreg[0]);


--LD1_virtual_state_cdr is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios_system_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_cdr
LD1_virtual_state_cdr = (!A1L81 & (A1L56 & A1L61));


--ND1_DRsize.100 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize.100
--register power-up is low

ND1_DRsize.100 = DFFEAS(ND1L4, A1L77,  ,  , LD1_virtual_state_uir,  ,  ,  ,  );


--ND1L63 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~17
ND1L63 = ( ND1L98 & ( (!LD1L2) # ((!ND1_DRsize.100 & ((ND1_sr[36]))) # (ND1_DRsize.100 & (A1L79))) ) ) # ( !ND1L98 & ( (LD1L2 & ((!ND1_DRsize.100 & ((ND1_sr[36]))) # (ND1_DRsize.100 & (A1L79)))) ) );


--KD1L102 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd~0
KD1L102 = (MD1L50 & ((!MD1_jdo[34] & ((KD1L2))) # (MD1_jdo[34] & (!MD1_jdo[17]))));


--KD1L104 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr~0
KD1L104 = (MD1L49 & ((!MD1_jdo[35] & ((KD1_jtag_ram_wr))) # (MD1_jdo[35] & (KD1L2))));


--YD2_altera_reset_synchronizer_int_chain_out is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out
--register power-up is low

YD2_altera_reset_synchronizer_int_chain_out = DFFEAS(YD2_altera_reset_synchronizer_int_chain[0], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--Z1L9 is nios_system:u0|altera_reset_controller:rst_controller|always2~0
Z1L9 = (!Z1_r_sync_rst_chain[2]) # (YD2_altera_reset_synchronizer_int_chain_out);


--MD1_jdo[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[29]
--register power-up is low

MD1_jdo[29] = DFFEAS(ND1_sr[29], CLOCK_50,  ,  , MD1_update_jdo_strobe,  ,  ,  ,  );


--MD1_jdo[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[30]
--register power-up is low

MD1_jdo[30] = DFFEAS(ND1_sr[30], CLOCK_50,  ,  , MD1_update_jdo_strobe,  ,  ,  ,  );


--MD1_jdo[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[31]
--register power-up is low

MD1_jdo[31] = DFFEAS(ND1_sr[31], CLOCK_50,  ,  , MD1_update_jdo_strobe,  ,  ,  ,  );


--MD1_jdo[32] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[32]
--register power-up is low

MD1_jdo[32] = DFFEAS(ND1_sr[32], CLOCK_50,  ,  , MD1_update_jdo_strobe,  ,  ,  ,  );


--MD1_jdo[33] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[33]
--register power-up is low

MD1_jdo[33] = DFFEAS(ND1_sr[33], CLOCK_50,  ,  , MD1_update_jdo_strobe,  ,  ,  ,  );


--UB1_src_data[32] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[32]
UB1_src_data[32] = ((UB1_saved_grant[0] & RC1_d_byteenable[0])) # (UB1_saved_grant[1]);


--CD1_monitor_error is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error
--register power-up is low

CD1_monitor_error = DFFEAS(CD1L6, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--ZC1L3 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|Equal1~0
ZC1L3 = ( ZC1L1 & ( (UC1_address[0] & (!UC1_address[3] & (!UC1_address[2] & !UC1_address[1]))) ) );


--UC1L20 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[0]~0
UC1L20 = (UC1_address[8] & !ZC1L3);


--UC1L21 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[0]~1
UC1L21 = (UC1_address[8] & !ZC1L2);


--UC1L53 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata~2
UC1L53 = ( UC1L21 & ( (!ZC1_oci_ienable[0] & !UC1L20) ) ) # ( !UC1L21 & ( (!UC1L20 & (WD1_q_a[0])) # (UC1L20 & ((CD1_monitor_error))) ) );


--RC1L391 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_mem_byte_en~0
RC1L391 = (!RC1L122 & (((!RC1L130) # (RC1L238)) # (RC1L240))) # (RC1L122 & (!RC1L240 $ (((!RC1L238)))));


--KEY[0] is KEY[0]
KEY[0] = INPUT();


--Y1L29 is nios_system:u0|nios_system_pushbuttons:pushbuttons|read_mux_out[0]~1
Y1L29 = ( KEY[0] & ( (!RC1_W_alu_result[2] & ((!RC1_W_alu_result[3]) # ((Y1_irq_mask[0])))) # (RC1_W_alu_result[2] & (RC1_W_alu_result[3] & ((Y1_edge_capture[0])))) ) ) # ( !KEY[0] & ( (RC1_W_alu_result[3] & ((!RC1_W_alu_result[2] & (Y1_irq_mask[0])) # (RC1_W_alu_result[2] & ((Y1_edge_capture[0]))))) ) );


--T1L77 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|ien_AE~0
T1L77 = ( T1L67 & ( (CB1_rst1 & (RC1_W_alu_result[2] & (ZB1L8 & !T1_av_waitrequest))) ) );


--T1_wr_rfifo is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|wr_rfifo
T1_wr_rfifo = (!LB2_b_full & CB1L50Q);


--CB1_wdata[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[0]
--register power-up is low

CB1_wdata[0] = AMPP_FUNCTION(A1L51, A1L52, !A1L43, CB1L97);


--NB4_counter_reg_bit[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[0]
--register power-up is low

NB4_counter_reg_bit[0] = DFFEAS(NB4_counter_comb_bita0, CLOCK_50, !Z1_r_sync_rst,  , T1_wr_rfifo,  ,  ,  ,  );


--NB4_counter_reg_bit[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[1]
--register power-up is low

NB4_counter_reg_bit[1] = DFFEAS(NB4_counter_comb_bita1, CLOCK_50, !Z1_r_sync_rst,  , T1_wr_rfifo,  ,  ,  ,  );


--NB4_counter_reg_bit[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[2]
--register power-up is low

NB4_counter_reg_bit[2] = DFFEAS(NB4_counter_comb_bita2, CLOCK_50, !Z1_r_sync_rst,  , T1_wr_rfifo,  ,  ,  ,  );


--NB4_counter_reg_bit[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[3]
--register power-up is low

NB4_counter_reg_bit[3] = DFFEAS(NB4_counter_comb_bita3, CLOCK_50, !Z1_r_sync_rst,  , T1_wr_rfifo,  ,  ,  ,  );


--NB4_counter_reg_bit[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[4]
--register power-up is low

NB4_counter_reg_bit[4] = DFFEAS(NB4_counter_comb_bita4, CLOCK_50, !Z1_r_sync_rst,  , T1_wr_rfifo,  ,  ,  ,  );


--NB4_counter_reg_bit[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[5]
--register power-up is low

NB4_counter_reg_bit[5] = DFFEAS(NB4_counter_comb_bita5, CLOCK_50, !Z1_r_sync_rst,  , T1_wr_rfifo,  ,  ,  ,  );


--NB3_counter_reg_bit[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[0]
--register power-up is low

NB3_counter_reg_bit[0] = DFFEAS(NB3_counter_comb_bita0, CLOCK_50, !Z1_r_sync_rst,  , T1L72,  ,  ,  ,  );


--NB3_counter_reg_bit[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[1]
--register power-up is low

NB3_counter_reg_bit[1] = DFFEAS(NB3_counter_comb_bita1, CLOCK_50, !Z1_r_sync_rst,  , T1L72,  ,  ,  ,  );


--NB3_counter_reg_bit[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[2]
--register power-up is low

NB3_counter_reg_bit[2] = DFFEAS(NB3_counter_comb_bita2, CLOCK_50, !Z1_r_sync_rst,  , T1L72,  ,  ,  ,  );


--NB3_counter_reg_bit[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[3]
--register power-up is low

NB3_counter_reg_bit[3] = DFFEAS(NB3_counter_comb_bita3, CLOCK_50, !Z1_r_sync_rst,  , T1L72,  ,  ,  ,  );


--NB3_counter_reg_bit[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[4]
--register power-up is low

NB3_counter_reg_bit[4] = DFFEAS(NB3_counter_comb_bita4, CLOCK_50, !Z1_r_sync_rst,  , T1L72,  ,  ,  ,  );


--NB3_counter_reg_bit[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[5]
--register power-up is low

NB3_counter_reg_bit[5] = DFFEAS(NB3_counter_comb_bita5, CLOCK_50, !Z1_r_sync_rst,  , T1L72,  ,  ,  ,  );


--T1L73 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|fifo_rd~2
T1L73 = ( WB8L7 & ( T1L71 & ( (AC1L1 & (AC1L3 & (!WB1_mem_used[1] & AC1L12))) ) ) );


--RC1_E_invert_arith_src_msb is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_invert_arith_src_msb
--register power-up is low

RC1_E_invert_arith_src_msb = DFFEAS(RC1L355, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1L835 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[24]~16
RC1L835 = (!RC1_R_ctrl_ld & (!RC1L344 & ((RC1_W_alu_result[24])))) # (RC1_R_ctrl_ld & (((RC1_av_ld_byte3_data[0]))));


--RC1L833 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[22]~17
RC1L833 = (!RC1_R_ctrl_ld & (!RC1L344 & ((RC1_W_alu_result[22])))) # (RC1_R_ctrl_ld & (((RC1_av_ld_byte2_data[6]))));


--RC1L832 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[21]~18
RC1L832 = (!RC1_R_ctrl_ld & (!RC1L344 & ((RC1_W_alu_result[21])))) # (RC1_R_ctrl_ld & (((RC1_av_ld_byte2_data[5]))));


--RC1L831 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[20]~19
RC1L831 = (!RC1_R_ctrl_ld & (!RC1L344 & ((RC1_W_alu_result[20])))) # (RC1_R_ctrl_ld & (((RC1_av_ld_byte2_data[4]))));


--RC1L830 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[19]~20
RC1L830 = (!RC1_R_ctrl_ld & (!RC1L344 & ((RC1_W_alu_result[19])))) # (RC1_R_ctrl_ld & (((RC1_av_ld_byte2_data[3]))));


--RC1L829 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[18]~21
RC1L829 = (!RC1_R_ctrl_ld & (!RC1L344 & ((RC1_W_alu_result[18])))) # (RC1_R_ctrl_ld & (((RC1_av_ld_byte2_data[2]))));


--RC1L828 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[17]~22
RC1L828 = (!RC1_R_ctrl_ld & (!RC1L344 & ((RC1_W_alu_result[17])))) # (RC1_R_ctrl_ld & (((RC1_av_ld_byte2_data[1]))));


--RC1L836 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[25]~23
RC1L836 = (!RC1_R_ctrl_ld & (!RC1L344 & ((RC1_W_alu_result[25])))) # (RC1_R_ctrl_ld & (((RC1_av_ld_byte3_data[1]))));


--RC1L834 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[23]~24
RC1L834 = (!RC1_R_ctrl_ld & (!RC1L344 & ((RC1_W_alu_result[23])))) # (RC1_R_ctrl_ld & (((RC1_av_ld_byte2_data[7]))));


--RC1L838 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[27]~25
RC1L838 = (!RC1_R_ctrl_ld & (!RC1L344 & ((RC1_W_alu_result[27])))) # (RC1_R_ctrl_ld & (((RC1_av_ld_byte3_data[3]))));


--RC1L837 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[26]~26
RC1L837 = (!RC1_R_ctrl_ld & (!RC1L344 & ((RC1_W_alu_result[26])))) # (RC1_R_ctrl_ld & (((RC1_av_ld_byte3_data[2]))));


--RC1L840 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[29]~27
RC1L840 = (!RC1_R_ctrl_ld & (!RC1L344 & ((RC1_W_alu_result[29])))) # (RC1_R_ctrl_ld & (((RC1_av_ld_byte3_data[5]))));


--RC1L839 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[28]~28
RC1L839 = (!RC1_R_ctrl_ld & (!RC1L344 & ((RC1_W_alu_result[28])))) # (RC1_R_ctrl_ld & (((RC1_av_ld_byte3_data[4]))));


--RC1L842 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[31]~29
RC1L842 = (!RC1_R_ctrl_ld & (!RC1L344 & ((RC1_W_alu_result[31])))) # (RC1_R_ctrl_ld & (((RC1_av_ld_byte3_data[7]))));


--RC1L841 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[30]~30
RC1L841 = (!RC1_R_ctrl_ld & (!RC1L344 & ((RC1_W_alu_result[30])))) # (RC1_R_ctrl_ld & (((RC1_av_ld_byte3_data[6]))));


--RC1L580 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~16
RC1L580 = ( !RC1_D_iw[15] & ( RC1_D_iw[16] & ( (!RC1_D_iw[11] & (RC1_D_iw[12] & (RC1_D_iw[13] & RC1_D_iw[14]))) ) ) );


--RC1_D_op_wrctl is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_op_wrctl
RC1_D_op_wrctl = (RC1L549 & RC1L580);


--ZC1L16 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0
ZC1L16 = ( ZC1L1 & ( KD1L152 & ( (UC1_address[0] & (!UC1_address[3] & (!UC1_address[2] & !UC1_address[1]))) ) ) );


--Y1L1 is nios_system:u0|nios_system_pushbuttons:pushbuttons|always1~0
Y1L1 = (RC1_W_alu_result[3] & (RC1_d_write & (!ZB1_write_accepted & !XB7_wait_latency_counter[0])));


--Y1L2 is nios_system:u0|nios_system_pushbuttons:pushbuttons|always1~1
Y1L2 = ( Y1L1 & ( (!RC1_W_alu_result[2] & (AC1L11 & (!WB7_mem_used[1] & XB7L8))) ) );


--Y1L18 is nios_system:u0|nios_system_pushbuttons:pushbuttons|edge_capture_wr_strobe~0
Y1L18 = ( Y1L1 & ( (RC1_W_alu_result[2] & (AC1L11 & (!WB7_mem_used[1] & XB7L8))) ) );


--Y1_d1_data_in[3] is nios_system:u0|nios_system_pushbuttons:pushbuttons|d1_data_in[3]
--register power-up is low

Y1_d1_data_in[3] = DFFEAS(KEY[3], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--Y1_d2_data_in[3] is nios_system:u0|nios_system_pushbuttons:pushbuttons|d2_data_in[3]
--register power-up is low

Y1_d2_data_in[3] = DFFEAS(Y1_d1_data_in[3], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--Y1L19 is nios_system:u0|nios_system_pushbuttons:pushbuttons|edge_capture~0
Y1L19 = (!Y1L18 & (((!Y1_d1_data_in[3] & Y1_d2_data_in[3])) # (Y1_edge_capture[3])));


--Y1_d2_data_in[0] is nios_system:u0|nios_system_pushbuttons:pushbuttons|d2_data_in[0]
--register power-up is low

Y1_d2_data_in[0] = DFFEAS(Y1_d1_data_in[0], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--Y1_d1_data_in[0] is nios_system:u0|nios_system_pushbuttons:pushbuttons|d1_data_in[0]
--register power-up is low

Y1_d1_data_in[0] = DFFEAS(KEY[0], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--Y1L20 is nios_system:u0|nios_system_pushbuttons:pushbuttons|edge_capture~1
Y1L20 = (!Y1L18 & (((Y1_d2_data_in[0] & !Y1_d1_data_in[0])) # (Y1_edge_capture[0])));


--Y1_d1_data_in[1] is nios_system:u0|nios_system_pushbuttons:pushbuttons|d1_data_in[1]
--register power-up is low

Y1_d1_data_in[1] = DFFEAS(KEY[1], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--Y1_d2_data_in[1] is nios_system:u0|nios_system_pushbuttons:pushbuttons|d2_data_in[1]
--register power-up is low

Y1_d2_data_in[1] = DFFEAS(Y1_d1_data_in[1], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--Y1L21 is nios_system:u0|nios_system_pushbuttons:pushbuttons|edge_capture~2
Y1L21 = (!Y1L18 & (((!Y1_d1_data_in[1] & Y1_d2_data_in[1])) # (Y1_edge_capture[1])));


--Y1_d1_data_in[2] is nios_system:u0|nios_system_pushbuttons:pushbuttons|d1_data_in[2]
--register power-up is low

Y1_d1_data_in[2] = DFFEAS(KEY[2], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--Y1_d2_data_in[2] is nios_system:u0|nios_system_pushbuttons:pushbuttons|d2_data_in[2]
--register power-up is low

Y1_d2_data_in[2] = DFFEAS(Y1_d1_data_in[2], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--Y1L22 is nios_system:u0|nios_system_pushbuttons:pushbuttons|edge_capture~3
Y1L22 = (!Y1L18 & (((!Y1_d1_data_in[2] & Y1_d2_data_in[2])) # (Y1_edge_capture[2])));


--RC1L246 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_shift_logical~0
RC1L246 = (RC1L549 & ((RC1L251) # (RC1L564)));


--RC1_R_ctrl_rot_right_nxt is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_rot_right_nxt
RC1_R_ctrl_rot_right_nxt = (RC1L565 & RC1L549);


--RC1L465 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[31]~19
RC1L465 = (!RC1_R_ctrl_shift_rot_right & ((RC1_E_shift_rot_result[30]))) # (RC1_R_ctrl_shift_rot_right & (RC1L400));


--UC1_writedata[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[2]
--register power-up is low

UC1_writedata[2] = DFFEAS(UB1L24, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--LB1_b_full is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full
--register power-up is low

LB1_b_full = DFFEAS(LB1L4, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--PB1_counter_reg_bit[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[3]
--register power-up is low

PB1_counter_reg_bit[3] = DFFEAS(PB1_counter_comb_bita3, CLOCK_50, !Z1_r_sync_rst,  , LB1L1,  ,  ,  ,  );


--PB1_counter_reg_bit[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[0]
--register power-up is low

PB1_counter_reg_bit[0] = DFFEAS(PB1_counter_comb_bita0, CLOCK_50, !Z1_r_sync_rst,  , LB1L1,  ,  ,  ,  );


--PB1_counter_reg_bit[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[2]
--register power-up is low

PB1_counter_reg_bit[2] = DFFEAS(PB1_counter_comb_bita2, CLOCK_50, !Z1_r_sync_rst,  , LB1L1,  ,  ,  ,  );


--PB1_counter_reg_bit[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[1]
--register power-up is low

PB1_counter_reg_bit[1] = DFFEAS(PB1_counter_comb_bita1, CLOCK_50, !Z1_r_sync_rst,  , LB1L1,  ,  ,  ,  );


--T1L57 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|LessThan0~0
T1L57 = (PB1_counter_reg_bit[3] & (((PB1_counter_reg_bit[1]) # (PB1_counter_reg_bit[2])) # (PB1_counter_reg_bit[0])));


--PB1_counter_reg_bit[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[5]
--register power-up is low

PB1_counter_reg_bit[5] = DFFEAS(PB1_counter_comb_bita5, CLOCK_50, !Z1_r_sync_rst,  , LB1L1,  ,  ,  ,  );


--PB1_counter_reg_bit[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[4]
--register power-up is low

PB1_counter_reg_bit[4] = DFFEAS(PB1_counter_comb_bita4, CLOCK_50, !Z1_r_sync_rst,  , LB1L1,  ,  ,  ,  );


--T1L58 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|LessThan0~1
T1L58 = (!LB1_b_full & (!T1L57 & (!PB1_counter_reg_bit[5] & !PB1_counter_reg_bit[4])));


--CB1L52Q is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|t_pause~reg0
--register power-up is low

CB1L52Q = AMPP_FUNCTION(CLOCK_50, CB1L51, !Z1_r_sync_rst);


--T1L80 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|pause_irq~0
T1L80 = (!T1_read_0 & (((LB2_b_non_empty & CB1L52Q)) # (T1_pause_irq))) # (T1_read_0 & (((LB2_b_non_empty & CB1L52Q))));


--T1L59 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|LessThan1~0
T1L59 = (T1L18 & (((T1L26) # (T1L22)) # (PB2_counter_reg_bit[0])));


--T1L60 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|LessThan1~1
T1L60 = ( !T1L59 & ( (!T1L2 & (!T1L6 & (!T1L10 & !T1L14))) ) );


--V1L299 is nios_system:u0|lab4:my_custom_ip_0|irq_process~2
V1L299 = (V1_current_state.INT_RIGHT) # (V1_current_state.INT_LEFT);


--ZC1_oci_ienable[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31]
--register power-up is low

ZC1_oci_ienable[31] = DFFEAS(VCC, CLOCK_50, !Z1_r_sync_rst,  , ZC1L16,  ,  ,  ,  );


--ZC1L13 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_reg_readdata~0
ZC1L13 = (ZC1L3 & ZC1_oci_ienable[31]);


--RC1L389 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_mem_byte_en[2]~1
RC1L389 = (!RC1L122 & (!RC1L240 $ (((!RC1L238))))) # (RC1L122 & (((!RC1L130) # (RC1L238)) # (RC1L240)));


--MD1_jdo[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[19]
--register power-up is low

MD1_jdo[19] = DFFEAS(ND1_sr[19], CLOCK_50,  ,  , MD1_update_jdo_strobe,  ,  ,  ,  );


--MD1_jdo[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[18]
--register power-up is low

MD1_jdo[18] = DFFEAS(ND1_sr[18], CLOCK_50,  ,  , MD1_update_jdo_strobe,  ,  ,  ,  );


--CD1L2 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset~0
CD1L2 = ((CD1_break_on_reset & !MD1_jdo[18])) # (MD1_jdo[19]);


--QD1_din_s1 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1
--register power-up is low

QD1_din_s1 = DFFEAS(Z1_r_sync_rst, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--UC1_writedata[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[3]
--register power-up is low

UC1_writedata[3] = DFFEAS(UB1L25, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--ZC1L15 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode~0
ZC1L15 = (!ZC1L17 & (ZC1_oci_single_step_mode)) # (ZC1L17 & ((UC1_writedata[3])));


--RC1L390 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_mem_byte_en[3]~2
RC1L390 = (!RC1L122 & (!RC1L240 $ (((!RC1L238))))) # (RC1L122 & (((RC1L238) # (RC1L130)) # (RC1L240)));


--YD1_altera_reset_synchronizer_int_chain_out is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out
--register power-up is low

YD1_altera_reset_synchronizer_int_chain_out = DFFEAS(YD1_altera_reset_synchronizer_int_chain[0], CLOCK_50, !Z1L10,  ,  ,  ,  ,  ,  );


--RC1L388 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_mem_byte_en[1]~3
RC1L388 = (!RC1L122 & (((RC1L238) # (RC1L130)) # (RC1L240))) # (RC1L122 & (!RC1L240 $ (((!RC1L238)))));


--UC1L54 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata~3
UC1L54 = ( UC1L21 & ( (!ZC1_oci_ienable[1] & !UC1L20) ) ) # ( !UC1L21 & ( (!UC1L20 & ((WD1_q_a[1]))) # (UC1L20 & (CD1_monitor_ready)) ) );


--CD1_monitor_go is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go
--register power-up is low

CD1_monitor_go = DFFEAS(CD1L8, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--UC1L55 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata~4
UC1L55 = ( CD1_monitor_go & ( (!UC1L20 & ((!UC1L21 & ((WD1_q_a[2]))) # (UC1L21 & (!ZC1_oci_ienable[2])))) # (UC1L20 & (((!UC1L21)))) ) ) # ( !CD1_monitor_go & ( (!UC1L20 & ((!UC1L21 & ((WD1_q_a[2]))) # (UC1L21 & (!ZC1_oci_ienable[2])))) ) );


--ZC1L12 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_reg_readdata[3]~1
ZC1L12 = (!ZC1L2 & (((ZC1L3 & ZC1_oci_ienable[31])))) # (ZC1L2 & (ZC1_oci_single_step_mode));


--UB2L52 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~27
UB2L52 = (UB2_saved_grant[0] & RC1_d_writedata[27]);


--UB2L53 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~28
UB2L53 = (UB2_saved_grant[0] & RC1_d_writedata[28]);


--UB2L54 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~29
UB2L54 = (UB2_saved_grant[0] & RC1_d_writedata[29]);


--UB2L55 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~30
UB2L55 = (UB2_saved_grant[0] & RC1_d_writedata[30]);


--UB2L56 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~31
UB2L56 = (UB2_saved_grant[0] & RC1_d_writedata[31]);


--ND1L4 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|Mux37~0
ND1L4 = (!A1L57 & !A1L58);


--ND1L64 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~18
ND1L64 = (!LD1L2 & (ND1L4 & ((CD1_monitor_error)))) # (LD1L2 & (((ND1_sr[35]))));


--ND1L35 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[23]~19
ND1L35 = ( A1L57 & ( A1L58 & ( (A1L70 & (!A1L81 & A1L56)) ) ) ) # ( !A1L57 & ( A1L58 & ( (!A1L81 & (A1L56 & ((A1L61) # (A1L70)))) ) ) ) # ( A1L57 & ( !A1L58 & ( (!A1L81 & (A1L56 & ((A1L61) # (A1L70)))) ) ) ) # ( !A1L57 & ( !A1L58 & ( (!A1L81 & (A1L56 & ((A1L61) # (A1L70)))) ) ) );


--ND1L65 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~20
ND1L65 = ( KD1_MonDReg[16] & ( (!LD1L2 & ((!A1L58) # ((AD1_break_readreg[16])))) # (LD1L2 & (((ND1_sr[18])))) ) ) # ( !KD1_MonDReg[16] & ( (!LD1L2 & (A1L58 & ((AD1_break_readreg[16])))) # (LD1L2 & (((ND1_sr[18])))) ) );


--ND1L36 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[23]~21
ND1L36 = ( !A1L58 & ( (A1L57 & ((!A1L70) # ((!A1L56) # (A1L81)))) ) );


--T1_rvalid is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|rvalid
--register power-up is low

T1_rvalid = DFFEAS(T1L85, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1L961 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[7]~0
RC1L961 = ( XD1_q_a[23] & ( RC1L962 & ( (!RC1_av_ld_aligning_data & (((SB3L1)))) # (RC1_av_ld_aligning_data & (!RC1L666 & (RC1L850))) ) ) ) # ( !XD1_q_a[23] & ( RC1L962 & ( (RC1_av_ld_aligning_data & (!RC1L666 & RC1L850)) ) ) ) # ( XD1_q_a[23] & ( !RC1L962 & ( (!RC1_av_ld_aligning_data) # ((RC1L850) # (RC1L666)) ) ) ) # ( !XD1_q_a[23] & ( !RC1L962 & ( (!RC1_av_ld_aligning_data) # ((RC1L850) # (RC1L666)) ) ) );


--RC1L453 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[19]~20
RC1L453 = (!RC1_R_ctrl_shift_rot_right & (RC1_E_shift_rot_result[18])) # (RC1_R_ctrl_shift_rot_right & ((RC1_E_shift_rot_result[20])));


--FC1L44 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~4
FC1L44 = ( XD1_q_a[24] & ( (((SB2L1 & XB4_av_readdata_pre[24])) # (FC1L41)) # (SB3L1) ) ) # ( !XD1_q_a[24] & ( ((SB2L1 & XB4_av_readdata_pre[24])) # (FC1L41) ) );


--T1_woverflow is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|woverflow
--register power-up is low

T1_woverflow = DFFEAS(T1L89, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--T1_ac is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|ac
--register power-up is low

T1_ac = DFFEAS(T1L62, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--KEY[1] is KEY[1]
KEY[1] = INPUT();


--Y1L30 is nios_system:u0|nios_system_pushbuttons:pushbuttons|read_mux_out[1]~2
Y1L30 = ( KEY[1] & ( (!RC1_W_alu_result[2] & ((!RC1_W_alu_result[3]) # ((Y1_irq_mask[1])))) # (RC1_W_alu_result[2] & (RC1_W_alu_result[3] & ((Y1_edge_capture[1])))) ) ) # ( !KEY[1] & ( (RC1_W_alu_result[3] & ((!RC1_W_alu_result[2] & (Y1_irq_mask[1])) # (RC1_W_alu_result[2] & ((Y1_edge_capture[1]))))) ) );


--CB1_wdata[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[1]
--register power-up is low

CB1_wdata[1] = AMPP_FUNCTION(A1L51, CB1_td_shift[5], !A1L43, CB1L85);


--KEY[2] is KEY[2]
KEY[2] = INPUT();


--Y1L31 is nios_system:u0|nios_system_pushbuttons:pushbuttons|read_mux_out[2]~3
Y1L31 = ( KEY[2] & ( (!RC1_W_alu_result[2] & ((!RC1_W_alu_result[3]) # ((Y1_irq_mask[2])))) # (RC1_W_alu_result[2] & (RC1_W_alu_result[3] & ((Y1_edge_capture[2])))) ) ) # ( !KEY[2] & ( (RC1_W_alu_result[3] & ((!RC1_W_alu_result[2] & (Y1_irq_mask[2])) # (RC1_W_alu_result[2] & ((Y1_edge_capture[2]))))) ) );


--CB1_wdata[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[2]
--register power-up is low

CB1_wdata[2] = AMPP_FUNCTION(A1L51, CB1_td_shift[6], !A1L43, CB1L85);


--CB1_wdata[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[3]
--register power-up is low

CB1_wdata[3] = AMPP_FUNCTION(A1L51, CB1_td_shift[7], !A1L43, CB1L85);


--KEY[3] is KEY[3]
KEY[3] = INPUT();


--Y1L32 is nios_system:u0|nios_system_pushbuttons:pushbuttons|read_mux_out[3]~4
Y1L32 = ( KEY[3] & ( (!RC1_W_alu_result[2] & ((!RC1_W_alu_result[3]) # ((Y1_irq_mask[3])))) # (RC1_W_alu_result[2] & (RC1_W_alu_result[3] & ((Y1_edge_capture[3])))) ) ) # ( !KEY[3] & ( (RC1_W_alu_result[3] & ((!RC1_W_alu_result[2] & (Y1_irq_mask[3])) # (RC1_W_alu_result[2] & ((Y1_edge_capture[3]))))) ) );


--CB1_wdata[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[4]
--register power-up is low

CB1_wdata[4] = AMPP_FUNCTION(A1L51, CB1_td_shift[8], !A1L43, CB1L85);


--CB1_wdata[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[5]
--register power-up is low

CB1_wdata[5] = AMPP_FUNCTION(A1L51, CB1_td_shift[9], !A1L43, CB1L85);


--CB1_wdata[6] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[6]
--register power-up is low

CB1_wdata[6] = AMPP_FUNCTION(A1L51, CB1_td_shift[10], !A1L43, CB1L85);


--T1L88 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|woverflow~0
T1L88 = ( T1L67 & ( (CB1_rst1 & (!RC1_W_alu_result[2] & (ZB1L8 & !T1_av_waitrequest))) ) );


--T1L75 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|fifo_wr~0
T1L75 = (!LB1_b_full & T1L88);


--LB1L6 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty~0
LB1L6 = (!PB1_counter_reg_bit[2] & (!PB1_counter_reg_bit[1] & (!PB1_counter_reg_bit[5] & !PB1_counter_reg_bit[4])));


--LB1L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty~1
LB1L7 = (T1L82 & (!PB1_counter_reg_bit[3] & (PB1_counter_reg_bit[0] & LB1L6)));


--LB1L8 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty~2
LB1L8 = (((LB1_b_non_empty & !LB1L7)) # (LB1_b_full)) # (T1_fifo_wr);


--LB2L1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~0
LB2L1 = (!PB2_counter_reg_bit[5] & (!PB2_counter_reg_bit[4] & (!PB2_counter_reg_bit[3] & !T1_wr_rfifo)));


--LB2L2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~1
LB2L2 = (!PB2_counter_reg_bit[2] & (!PB2_counter_reg_bit[1] & (PB2_counter_reg_bit[0] & LB2L1)));


--LB2L8 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty~0
LB2L8 = ( LB2L2 & ( ((!LB2_b_non_empty & ((CB1L50Q))) # (LB2_b_non_empty & (!T1L73))) # (LB2_b_full) ) ) # ( !LB2L2 & ( ((CB1L50Q) # (LB2_b_non_empty)) # (LB2_b_full) ) );


--LB2L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~2
LB2L3 = ( T1_wr_rfifo & ( (!T1L67) # ((!WB8L7) # ((!LB2_b_non_empty) # (!T1L71))) ) ) # ( !T1_wr_rfifo & ( (T1L67 & (WB8L7 & (LB2_b_non_empty & T1L71))) ) );


--CB1_write1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write1
--register power-up is low

CB1_write1 = AMPP_FUNCTION(CLOCK_50, CB1_write, !Z1_r_sync_rst);


--CB1_write2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write2
--register power-up is low

CB1_write2 = AMPP_FUNCTION(CLOCK_50, CB1_write1, !Z1_r_sync_rst);


--CB1L2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|always2~0
CB1L2 = AMPP_FUNCTION(!CB1_write1, !CB1_write2);


--CB1_write_valid is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write_valid
--register power-up is low

CB1_write_valid = AMPP_FUNCTION(A1L51, CB1_td_shift[10], !A1L43, CB1L97);


--CB1L49 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|t_ena~0
CB1L49 = AMPP_FUNCTION(!T1_t_dav, !CB1_write_stalled, !CB1_rst2, !CB1L50Q, !CB1L2, !CB1_write_valid);


--CB1_td_shift[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[5]
--register power-up is low

CB1_td_shift[5] = AMPP_FUNCTION(A1L51, CB1L76, !A1L43, CB1L57);


--CB1_rdata[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[2]
--register power-up is low

CB1_rdata[2] = AMPP_FUNCTION(CLOCK_50, MB1_q_b[2], !Z1_r_sync_rst, CB1L22);


--CB1L75 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~8
CB1L75 = AMPP_FUNCTION(!CB1_count[9], !A1L49, !CB1L71, !CB1_td_shift[5], !CB1_rdata[2]);


--ND1L66 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~22
ND1L66 = ( KD1_MonDReg[24] & ( (!LD1L2 & ((!A1L58) # ((AD1_break_readreg[24])))) # (LD1L2 & (((ND1_sr[26])))) ) ) # ( !KD1_MonDReg[24] & ( (!LD1L2 & (A1L58 & ((AD1_break_readreg[24])))) # (LD1L2 & (((ND1_sr[26])))) ) );


--KD1_MonDReg[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[4]
--register power-up is low

KD1_MonDReg[4] = DFFEAS(KD1L89, CLOCK_50,  ,  , KD1L50,  ,  ,  ,  );


--ND1L67 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~23
ND1L67 = ( KD1_MonDReg[4] & ( (!LD1L2 & ((!A1L58) # ((AD1_break_readreg[4])))) # (LD1L2 & (((ND1_sr[6])))) ) ) # ( !KD1_MonDReg[4] & ( (!LD1L2 & (A1L58 & ((AD1_break_readreg[4])))) # (LD1L2 & (((ND1_sr[6])))) ) );


--MD1_jdo[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[6]
--register power-up is low

MD1_jdo[6] = DFFEAS(ND1_sr[6], CLOCK_50,  ,  , MD1_update_jdo_strobe,  ,  ,  ,  );


--KD1L122 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[2]~2
KD1L122 = (!KD1_jtag_ram_access & ((UC1_writedata[2]))) # (KD1_jtag_ram_access & (KD1_MonDReg[2]));


--UB1L23 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~2
UB1L23 = (RC1_d_writedata[1] & UB1_saved_grant[0]);


--QD4_din_s1 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1
--register power-up is low

QD4_din_s1 = DFFEAS(LD1L3, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--QD5_din_s1 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1
--register power-up is low

QD5_din_s1 = DFFEAS(LD1_virtual_state_uir, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--YD2_altera_reset_synchronizer_int_chain[0] is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]
--register power-up is low

YD2_altera_reset_synchronizer_int_chain[0] = DFFEAS(YD2_altera_reset_synchronizer_int_chain[1], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--ND1_sr[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[31]
--register power-up is low

ND1_sr[31] = DFFEAS(ND1L79, A1L77,  ,  ,  ,  ,  ,  ,  );


--ND1_sr[33] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[33]
--register power-up is low

ND1_sr[33] = DFFEAS(ND1L81, A1L77,  ,  , ND1L35,  ,  ,  ,  );


--ND1L68 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~24
ND1L68 = ( KD1_MonDReg[26] & ( (!LD1L2 & ((!A1L58) # ((AD1_break_readreg[26])))) # (LD1L2 & (((ND1_sr[28])))) ) ) # ( !KD1_MonDReg[26] & ( (!LD1L2 & (A1L58 & ((AD1_break_readreg[26])))) # (LD1L2 & (((ND1_sr[28])))) ) );


--ND1L69 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~25
ND1L69 = ( KD1_MonDReg[25] & ( (!LD1L2 & ((!A1L58) # ((AD1_break_readreg[25])))) # (LD1L2 & (((ND1_sr[27])))) ) ) # ( !KD1_MonDReg[25] & ( (!LD1L2 & (A1L58 & ((AD1_break_readreg[25])))) # (LD1L2 & (((ND1_sr[27])))) ) );


--ND1L70 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~26
ND1L70 = ( KD1_MonDReg[27] & ( (!LD1L2 & ((!A1L58) # ((AD1_break_readreg[27])))) # (LD1L2 & (((ND1_sr[29])))) ) ) # ( !KD1_MonDReg[27] & ( (!LD1L2 & (A1L58 & ((AD1_break_readreg[27])))) # (LD1L2 & (((ND1_sr[29])))) ) );


--CD1L6 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error~0
CD1L6 = ( CD1_monitor_error & ( (!MD1_take_action_ocimem_a) # (!MD1_jdo[25]) ) ) # ( !CD1_monitor_error & ( (ZC1L17 & (UC1_writedata[1] & ((!MD1_take_action_ocimem_a) # (!MD1_jdo[25])))) ) );


--key0_d3 is key0_d3
--register power-up is low

key0_d3 = DFFEAS(key0_d2, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--RC1L354 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_invert_arith_src_msb~0
RC1L354 = ( RC1L568 & ( (!RC1L549 & (!RC1L551 & !RC1L552)) ) ) # ( !RC1L568 & ( (!RC1L551 & (!RC1L552 & ((!RC1L549) # (!RC1L566)))) ) );


--RC1L355 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_invert_arith_src_msb~1
RC1L355 = (RC1_R_valid & (((!RC1L354) # (RC1L563)) # (RC1L557)));


--RC1L336 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[24]~18
RC1L336 = ( RC1L150 & ( (!RC1_R_ctrl_shift_rot & ((!RC1_R_ctrl_logic) # ((RC1L380)))) # (RC1_R_ctrl_shift_rot & (((RC1_E_shift_rot_result[24])))) ) ) # ( !RC1L150 & ( (!RC1_R_ctrl_shift_rot & (RC1_R_ctrl_logic & (RC1L380))) # (RC1_R_ctrl_shift_rot & (((RC1_E_shift_rot_result[24])))) ) );


--RC1L334 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[22]~19
RC1L334 = ( RC1L154 & ( (!RC1_R_ctrl_shift_rot & ((!RC1_R_ctrl_logic) # ((RC1L378)))) # (RC1_R_ctrl_shift_rot & (((RC1_E_shift_rot_result[22])))) ) ) # ( !RC1L154 & ( (!RC1_R_ctrl_shift_rot & (RC1_R_ctrl_logic & (RC1L378))) # (RC1_R_ctrl_shift_rot & (((RC1_E_shift_rot_result[22])))) ) );


--RC1L333 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[21]~20
RC1L333 = ( RC1L158 & ( (!RC1_R_ctrl_shift_rot & ((!RC1_R_ctrl_logic) # ((RC1L377)))) # (RC1_R_ctrl_shift_rot & (((RC1_E_shift_rot_result[21])))) ) ) # ( !RC1L158 & ( (!RC1_R_ctrl_shift_rot & (RC1_R_ctrl_logic & (RC1L377))) # (RC1_R_ctrl_shift_rot & (((RC1_E_shift_rot_result[21])))) ) );


--RC1L332 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[20]~21
RC1L332 = ( RC1L162 & ( (!RC1_R_ctrl_shift_rot & ((!RC1_R_ctrl_logic) # ((RC1L376)))) # (RC1_R_ctrl_shift_rot & (((RC1_E_shift_rot_result[20])))) ) ) # ( !RC1L162 & ( (!RC1_R_ctrl_shift_rot & (RC1_R_ctrl_logic & (RC1L376))) # (RC1_R_ctrl_shift_rot & (((RC1_E_shift_rot_result[20])))) ) );


--RC1L331 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[19]~22
RC1L331 = ( RC1L166 & ( (!RC1_R_ctrl_shift_rot & ((!RC1_R_ctrl_logic) # ((RC1L375)))) # (RC1_R_ctrl_shift_rot & (((RC1_E_shift_rot_result[19])))) ) ) # ( !RC1L166 & ( (!RC1_R_ctrl_shift_rot & (RC1_R_ctrl_logic & (RC1L375))) # (RC1_R_ctrl_shift_rot & (((RC1_E_shift_rot_result[19])))) ) );


--RC1L330 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[18]~23
RC1L330 = ( RC1L170 & ( (!RC1_R_ctrl_shift_rot & ((!RC1_R_ctrl_logic) # ((RC1L374)))) # (RC1_R_ctrl_shift_rot & (((RC1_E_shift_rot_result[18])))) ) ) # ( !RC1L170 & ( (!RC1_R_ctrl_shift_rot & (RC1_R_ctrl_logic & (RC1L374))) # (RC1_R_ctrl_shift_rot & (((RC1_E_shift_rot_result[18])))) ) );


--RC1L329 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[17]~24
RC1L329 = ( RC1L174 & ( (!RC1_R_ctrl_shift_rot & ((!RC1_R_ctrl_logic) # ((RC1L373)))) # (RC1_R_ctrl_shift_rot & (((RC1_E_shift_rot_result[17])))) ) ) # ( !RC1L174 & ( (!RC1_R_ctrl_shift_rot & (RC1_R_ctrl_logic & ((RC1L373)))) # (RC1_R_ctrl_shift_rot & (((RC1_E_shift_rot_result[17])))) ) );


--FC1L45 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~5
FC1L45 = ( XD1_q_a[25] & ( (((SB2L1 & XB4_av_readdata_pre[25])) # (FC1L40)) # (SB3L1) ) ) # ( !XD1_q_a[25] & ( ((SB2L1 & XB4_av_readdata_pre[25])) # (FC1L40) ) );


--RC1L337 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[25]~25
RC1L337 = ( RC1L178 & ( (!RC1_R_ctrl_shift_rot & ((!RC1_R_ctrl_logic) # ((RC1L381)))) # (RC1_R_ctrl_shift_rot & (((RC1_E_shift_rot_result[25])))) ) ) # ( !RC1L178 & ( (!RC1_R_ctrl_shift_rot & (RC1_R_ctrl_logic & (RC1L381))) # (RC1_R_ctrl_shift_rot & (((RC1_E_shift_rot_result[25])))) ) );


--RC1L335 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[23]~26
RC1L335 = ( RC1L182 & ( (!RC1_R_ctrl_shift_rot & ((!RC1_R_ctrl_logic) # ((RC1L379)))) # (RC1_R_ctrl_shift_rot & (((RC1_E_shift_rot_result[23])))) ) ) # ( !RC1L182 & ( (!RC1_R_ctrl_shift_rot & (RC1_R_ctrl_logic & (RC1L379))) # (RC1_R_ctrl_shift_rot & (((RC1_E_shift_rot_result[23])))) ) );


--FC1L46 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~6
FC1L46 = ( XD1_q_a[27] & ( (((SB2L1 & XB4_av_readdata_pre[27])) # (FC1L40)) # (SB3L1) ) ) # ( !XD1_q_a[27] & ( ((SB2L1 & XB4_av_readdata_pre[27])) # (FC1L40) ) );


--RC1L339 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[27]~27
RC1L339 = ( RC1L186 & ( (!RC1_R_ctrl_shift_rot & ((!RC1_R_ctrl_logic) # ((RC1L383)))) # (RC1_R_ctrl_shift_rot & (((RC1_E_shift_rot_result[27])))) ) ) # ( !RC1L186 & ( (!RC1_R_ctrl_shift_rot & (RC1_R_ctrl_logic & (RC1L383))) # (RC1_R_ctrl_shift_rot & (((RC1_E_shift_rot_result[27])))) ) );


--FC1L47 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~7
FC1L47 = ( XD1_q_a[26] & ( (((SB2L1 & XB4_av_readdata_pre[26])) # (FC1L6)) # (SB3L1) ) ) # ( !XD1_q_a[26] & ( ((SB2L1 & XB4_av_readdata_pre[26])) # (FC1L6) ) );


--RC1L338 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[26]~28
RC1L338 = ( RC1L190 & ( (!RC1_R_ctrl_shift_rot & ((!RC1_R_ctrl_logic) # ((RC1L382)))) # (RC1_R_ctrl_shift_rot & (((RC1_E_shift_rot_result[26])))) ) ) # ( !RC1L190 & ( (!RC1_R_ctrl_shift_rot & (RC1_R_ctrl_logic & (RC1L382))) # (RC1_R_ctrl_shift_rot & (((RC1_E_shift_rot_result[26])))) ) );


--FC1L48 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~8
FC1L48 = ( XD1_q_a[29] & ( (((SB2L1 & XB4_av_readdata_pre[29])) # (FC1L41)) # (SB3L1) ) ) # ( !XD1_q_a[29] & ( ((SB2L1 & XB4_av_readdata_pre[29])) # (FC1L41) ) );


--RC1L341 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[29]~29
RC1L341 = ( RC1_E_shift_rot_result[29] & ( ((!RC1_R_ctrl_logic & ((RC1L146))) # (RC1_R_ctrl_logic & (RC1L385))) # (RC1_R_ctrl_shift_rot) ) ) # ( !RC1_E_shift_rot_result[29] & ( (!RC1_R_ctrl_shift_rot & ((!RC1_R_ctrl_logic & ((RC1L146))) # (RC1_R_ctrl_logic & (RC1L385)))) ) );


--FC1L49 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~9
FC1L49 = ( XD1_q_a[28] & ( (((SB2L1 & XB4_av_readdata_pre[28])) # (FC1L40)) # (SB3L1) ) ) # ( !XD1_q_a[28] & ( ((SB2L1 & XB4_av_readdata_pre[28])) # (FC1L40) ) );


--RC1L340 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[28]~30
RC1L340 = ( RC1L194 & ( (!RC1_R_ctrl_shift_rot & ((!RC1_R_ctrl_logic) # ((RC1L384)))) # (RC1_R_ctrl_shift_rot & (((RC1_E_shift_rot_result[28])))) ) ) # ( !RC1L194 & ( (!RC1_R_ctrl_shift_rot & (RC1_R_ctrl_logic & (RC1L384))) # (RC1_R_ctrl_shift_rot & (((RC1_E_shift_rot_result[28])))) ) );


--FC1L50 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~10
FC1L50 = ( XD1_q_a[31] & ( (((SB2L1 & XB4_av_readdata_pre[31])) # (FC1L40)) # (SB3L1) ) ) # ( !XD1_q_a[31] & ( ((SB2L1 & XB4_av_readdata_pre[31])) # (FC1L40) ) );


--RC1L343 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[31]~31
RC1L343 = ( RC1_E_shift_rot_result[31] & ( ((!RC1_R_ctrl_logic & ((RC1L134))) # (RC1_R_ctrl_logic & (RC1L387))) # (RC1_R_ctrl_shift_rot) ) ) # ( !RC1_E_shift_rot_result[31] & ( (!RC1_R_ctrl_shift_rot & ((!RC1_R_ctrl_logic & ((RC1L134))) # (RC1_R_ctrl_logic & (RC1L387)))) ) );


--FC1L51 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~11
FC1L51 = ( XD1_q_a[30] & ( (((SB2L1 & XB4_av_readdata_pre[30])) # (FC1L6)) # (SB3L1) ) ) # ( !XD1_q_a[30] & ( ((SB2L1 & XB4_av_readdata_pre[30])) # (FC1L6) ) );


--RC1L342 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[30]~32
RC1L342 = ( RC1_E_shift_rot_result[30] & ( ((!RC1_R_ctrl_logic & ((RC1L142))) # (RC1_R_ctrl_logic & (RC1L386))) # (RC1_R_ctrl_shift_rot) ) ) # ( !RC1_E_shift_rot_result[30] & ( (!RC1_R_ctrl_shift_rot & ((!RC1_R_ctrl_logic & ((RC1L142))) # (RC1_R_ctrl_logic & (RC1L386)))) ) );


--RC1L464 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[30]~21
RC1L464 = (!RC1_R_ctrl_shift_rot_right & ((RC1_E_shift_rot_result[29]))) # (RC1_R_ctrl_shift_rot_right & (RC1_E_shift_rot_result[31]));


--UB1L24 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~3
UB1L24 = (RC1_d_writedata[2] & UB1_saved_grant[0]);


--LB1L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full~0
LB1L3 = ( PB1_counter_reg_bit[4] & ( (T1_fifo_wr & (LB1_b_non_empty & (PB1_counter_reg_bit[3] & PB1_counter_reg_bit[5]))) ) );


--LB1L4 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full~1
LB1L4 = ( PB1_counter_reg_bit[1] & ( LB1L3 & ( (!T1L82 & (((PB1_counter_reg_bit[0] & PB1_counter_reg_bit[2])) # (LB1_b_full))) ) ) ) # ( !PB1_counter_reg_bit[1] & ( LB1L3 & ( (!T1L82 & LB1_b_full) ) ) ) # ( PB1_counter_reg_bit[1] & ( !LB1L3 & ( (!T1L82 & LB1_b_full) ) ) ) # ( !PB1_counter_reg_bit[1] & ( !LB1L3 & ( (!T1L82 & LB1_b_full) ) ) );


--LB1L1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~0
LB1L1 = !T1_fifo_wr $ (((!CB1L41) # (!LB1_b_non_empty)));


--CB1_jupdate1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate1
--register power-up is low

CB1_jupdate1 = AMPP_FUNCTION(CLOCK_50, CB1_jupdate, !Z1_r_sync_rst);


--CB1_jupdate2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate2
--register power-up is low

CB1_jupdate2 = AMPP_FUNCTION(CLOCK_50, CB1_jupdate1, !Z1_r_sync_rst);


--CB1L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|always2~1
CB1L3 = AMPP_FUNCTION(!CB1_jupdate1, !CB1_jupdate2);


--CB1L51 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|t_pause~0
CB1L51 = AMPP_FUNCTION(!T1_t_dav, !CB1_write_stalled, !CB1_rst2, !CB1L2, !CB1_write_valid, !CB1L3);


--UC1_writedata[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[22]
--register power-up is low

UC1_writedata[22] = DFFEAS(UB1L26, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--KD1L142 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[22]~3
KD1L142 = (!KD1_jtag_ram_access & ((UC1_writedata[22]))) # (KD1_jtag_ram_access & (KD1_MonDReg[22]));


--UC1_byteenable[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|byteenable[2]
--register power-up is low

UC1_byteenable[2] = DFFEAS(UB1_src_data[34], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--KD1L117 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[2]~1
KD1L117 = (UC1_byteenable[2]) # (KD1_jtag_ram_access);


--ND1L71 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~27
ND1L71 = ( KD1_MonDReg[20] & ( (!LD1L2 & ((!A1L58) # ((AD1_break_readreg[20])))) # (LD1L2 & (((ND1_sr[22])))) ) ) # ( !KD1_MonDReg[20] & ( (!LD1L2 & (A1L58 & ((AD1_break_readreg[20])))) # (LD1L2 & (((ND1_sr[22])))) ) );


--ND1L72 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~28
ND1L72 = ( KD1_MonDReg[19] & ( (!LD1L2 & ((!A1L58) # ((AD1_break_readreg[19])))) # (LD1L2 & (((ND1_sr[21])))) ) ) # ( !KD1_MonDReg[19] & ( (!LD1L2 & (A1L58 & ((AD1_break_readreg[19])))) # (LD1L2 & (((ND1_sr[21])))) ) );


--UB1L25 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~4
UB1L25 = (RC1_d_writedata[3] & UB1_saved_grant[0]);


--UC1_writedata[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[23]
--register power-up is low

UC1_writedata[23] = DFFEAS(UB1L27, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--KD1L143 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[23]~4
KD1L143 = (!KD1_jtag_ram_access & ((UC1_writedata[23]))) # (KD1_jtag_ram_access & (KD1_MonDReg[23]));


--UC1_writedata[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[24]
--register power-up is low

UC1_writedata[24] = DFFEAS(UB1L28, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--KD1L144 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[24]~5
KD1L144 = (!KD1_jtag_ram_access & ((UC1_writedata[24]))) # (KD1_jtag_ram_access & (KD1_MonDReg[24]));


--UC1_byteenable[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|byteenable[3]
--register power-up is low

UC1_byteenable[3] = DFFEAS(UB1_src_data[35], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--KD1L118 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[3]~2
KD1L118 = (UC1_byteenable[3]) # (KD1_jtag_ram_access);


--UC1_writedata[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[25]
--register power-up is low

UC1_writedata[25] = DFFEAS(UB1L29, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--KD1L145 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[25]~6
KD1L145 = (!KD1_jtag_ram_access & ((UC1_writedata[25]))) # (KD1_jtag_ram_access & (KD1_MonDReg[25]));


--UC1_writedata[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[26]
--register power-up is low

UC1_writedata[26] = DFFEAS(UB1L30, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--KD1L146 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[26]~7
KD1L146 = (!KD1_jtag_ram_access & ((UC1_writedata[26]))) # (KD1_jtag_ram_access & (KD1_MonDReg[26]));


--YD1_altera_reset_synchronizer_int_chain[0] is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]
--register power-up is low

YD1_altera_reset_synchronizer_int_chain[0] = DFFEAS(YD1_altera_reset_synchronizer_int_chain[1], CLOCK_50, !Z1L10,  ,  ,  ,  ,  ,  );


--CD1_resetrequest is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|resetrequest
--register power-up is low

CD1_resetrequest = DFFEAS(MD1_jdo[22], CLOCK_50,  ,  , MD1_take_action_ocimem_a,  ,  ,  ,  );


--Z1L10 is nios_system:u0|altera_reset_controller:rst_controller|merged_reset~0
Z1L10 = (!key0_d3) # (CD1_resetrequest);


--UC1_writedata[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[11]
--register power-up is low

UC1_writedata[11] = DFFEAS(UB1L31, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--KD1L131 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[11]~8
KD1L131 = (!KD1_jtag_ram_access & ((UC1_writedata[11]))) # (KD1_jtag_ram_access & (KD1_MonDReg[11]));


--UC1_byteenable[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|byteenable[1]
--register power-up is low

UC1_byteenable[1] = DFFEAS(UB1_src_data[33], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--KD1L116 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[1]~3
KD1L116 = (UC1_byteenable[1]) # (KD1_jtag_ram_access);


--KD1_MonDReg[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[12]
--register power-up is low

KD1_MonDReg[12] = DFFEAS(KD1L90, CLOCK_50,  ,  , KD1L50,  ,  ,  ,  );


--UC1_writedata[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[12]
--register power-up is low

UC1_writedata[12] = DFFEAS(UB1L32, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--KD1L132 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[12]~9
KD1L132 = (!KD1_jtag_ram_access & ((UC1_writedata[12]))) # (KD1_jtag_ram_access & (KD1_MonDReg[12]));


--UC1_writedata[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[13]
--register power-up is low

UC1_writedata[13] = DFFEAS(UB1L33, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--KD1L133 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[13]~10
KD1L133 = (!KD1_jtag_ram_access & ((UC1_writedata[13]))) # (KD1_jtag_ram_access & (KD1_MonDReg[13]));


--UC1_writedata[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[14]
--register power-up is low

UC1_writedata[14] = DFFEAS(UB1L34, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--KD1L134 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[14]~11
KD1L134 = (!KD1_jtag_ram_access & ((UC1_writedata[14]))) # (KD1_jtag_ram_access & (KD1_MonDReg[14]));


--KD1_MonDReg[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[15]
--register power-up is low

KD1_MonDReg[15] = DFFEAS(KD1L67, CLOCK_50,  ,  , KD1L68,  ,  ,  ,  );


--UC1_writedata[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[15]
--register power-up is low

UC1_writedata[15] = DFFEAS(UB1L35, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--KD1L135 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[15]~12
KD1L135 = (!KD1_jtag_ram_access & ((UC1_writedata[15]))) # (KD1_jtag_ram_access & (KD1_MonDReg[15]));


--UC1_writedata[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[16]
--register power-up is low

UC1_writedata[16] = DFFEAS(UB1L36, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--KD1L136 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[16]~13
KD1L136 = (!KD1_jtag_ram_access & ((UC1_writedata[16]))) # (KD1_jtag_ram_access & (KD1_MonDReg[16]));


--MD1_jdo[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[23]
--register power-up is low

MD1_jdo[23] = DFFEAS(ND1_sr[23], CLOCK_50,  ,  , MD1_update_jdo_strobe,  ,  ,  ,  );


--A1L69 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_rti
A1L69 = INPUT();


--CD1L8 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go~0
CD1L8 = ( A1L69 & ( (MD1L50 & (MD1_jdo[34] & MD1_jdo[23])) ) ) # ( !A1L69 & ( ((MD1L50 & (MD1_jdo[34] & MD1_jdo[23]))) # (CD1_monitor_go) ) );


--KD1L123 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[3]~14
KD1L123 = (!KD1_jtag_ram_access & ((UC1_writedata[3]))) # (KD1_jtag_ram_access & (KD1_MonDReg[3]));


--UC1_writedata[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[4]
--register power-up is low

UC1_writedata[4] = DFFEAS(UB1L37, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--KD1L124 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[4]~15
KD1L124 = (!KD1_jtag_ram_access & ((UC1_writedata[4]))) # (KD1_jtag_ram_access & (KD1_MonDReg[4]));


--KD1_MonDReg[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[5]
--register power-up is low

KD1_MonDReg[5] = DFFEAS(KD1L91, CLOCK_50,  ,  , KD1L50,  ,  ,  ,  );


--UC1_writedata[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[5]
--register power-up is low

UC1_writedata[5] = DFFEAS(UB1L38, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--KD1L125 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[5]~16
KD1L125 = (!KD1_jtag_ram_access & ((UC1_writedata[5]))) # (KD1_jtag_ram_access & (KD1_MonDReg[5]));


--UC1_writedata[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[6]
--register power-up is low

UC1_writedata[6] = DFFEAS(UB1L39, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--KD1L126 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[6]~17
KD1L126 = (!KD1_jtag_ram_access & ((UC1_writedata[6]))) # (KD1_jtag_ram_access & (KD1_MonDReg[6]));


--KD1_MonDReg[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[8]
--register power-up is low

KD1_MonDReg[8] = DFFEAS(KD1L59, CLOCK_50,  ,  , KD1L68,  ,  ,  ,  );


--UC1_writedata[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[8]
--register power-up is low

UC1_writedata[8] = DFFEAS(UB1L40, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--KD1L128 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[8]~18
KD1L128 = (!KD1_jtag_ram_access & ((UC1_writedata[8]))) # (KD1_jtag_ram_access & (KD1_MonDReg[8]));


--UC1_writedata[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[7]
--register power-up is low

UC1_writedata[7] = DFFEAS(UB1L41, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--KD1L127 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[7]~19
KD1L127 = (!KD1_jtag_ram_access & ((UC1_writedata[7]))) # (KD1_jtag_ram_access & (KD1_MonDReg[7]));


--UC1_writedata[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[9]
--register power-up is low

UC1_writedata[9] = DFFEAS(UB1L42, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--KD1L129 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[9]~20
KD1L129 = (!KD1_jtag_ram_access & ((UC1_writedata[9]))) # (KD1_jtag_ram_access & (KD1_MonDReg[9]));


--ND1L73 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~29
ND1L73 = ( KD1_MonDReg[17] & ( (!LD1L2 & ((!A1L58) # ((AD1_break_readreg[17])))) # (LD1L2 & (((ND1_sr[19])))) ) ) # ( !KD1_MonDReg[17] & ( (!LD1L2 & (A1L58 & ((AD1_break_readreg[17])))) # (LD1L2 & (((ND1_sr[19])))) ) );


--MD1_jdo[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[16]
--register power-up is low

MD1_jdo[16] = DFFEAS(ND1_sr[16], CLOCK_50,  ,  , MD1_update_jdo_strobe,  ,  ,  ,  );


--UC1_writedata[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[10]
--register power-up is low

UC1_writedata[10] = DFFEAS(UB1L43, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--KD1L130 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[10]~21
KD1L130 = (!KD1_jtag_ram_access & ((UC1_writedata[10]))) # (KD1_jtag_ram_access & (KD1_MonDReg[10]));


--CB1_wdata[7] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[7]
--register power-up is low

CB1_wdata[7] = AMPP_FUNCTION(A1L51, A1L52, !A1L43, CB1L85);


--UC1_writedata[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[17]
--register power-up is low

UC1_writedata[17] = DFFEAS(UB1L44, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--KD1L137 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[17]~22
KD1L137 = (!KD1_jtag_ram_access & ((UC1_writedata[17]))) # (KD1_jtag_ram_access & (KD1_MonDReg[17]));


--UC1_writedata[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[19]
--register power-up is low

UC1_writedata[19] = DFFEAS(UB1L45, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--KD1L139 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[19]~23
KD1L139 = (!KD1_jtag_ram_access & ((UC1_writedata[19]))) # (KD1_jtag_ram_access & (KD1_MonDReg[19]));


--T1L85 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|rvalid~0
T1L85 = (!T1L73 & ((T1_rvalid))) # (T1L73 & (LB2_b_non_empty));


--UC1_writedata[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[21]
--register power-up is low

UC1_writedata[21] = DFFEAS(UB1L46, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--KD1L141 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[21]~24
KD1L141 = (!KD1_jtag_ram_access & ((UC1_writedata[21]))) # (KD1_jtag_ram_access & (KD1_MonDReg[21]));


--RC1L454 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[20]~22
RC1L454 = (!RC1_R_ctrl_shift_rot_right & (RC1_E_shift_rot_result[19])) # (RC1_R_ctrl_shift_rot_right & ((RC1_E_shift_rot_result[21])));


--UC1_writedata[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[20]
--register power-up is low

UC1_writedata[20] = DFFEAS(UB1L47, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--KD1L140 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[20]~25
KD1L140 = (!KD1_jtag_ram_access & ((UC1_writedata[20]))) # (KD1_jtag_ram_access & (KD1_MonDReg[20]));


--T1L89 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|woverflow~1
T1L89 = (!T1L88 & ((T1_woverflow))) # (T1L88 & (LB1_b_full));


--KD1_MonDReg[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[18]
--register power-up is low

KD1_MonDReg[18] = DFFEAS(KD1L92, CLOCK_50,  ,  , KD1L50,  ,  ,  ,  );


--UC1_writedata[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[18]
--register power-up is low

UC1_writedata[18] = DFFEAS(UB1L48, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--KD1L138 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[18]~26
KD1L138 = (!KD1_jtag_ram_access & ((UC1_writedata[18]))) # (KD1_jtag_ram_access & (KD1_MonDReg[18]));


--T1L62 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|ac~0
T1L62 = ( T1_ac & ( (!RC1_d_writedata[10]) # (((!T1L77) # (CB1L52Q)) # (CB1L50Q)) ) ) # ( !T1_ac & ( (CB1L52Q) # (CB1L50Q) ) );


--CB1L85 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[1]~0
CB1L85 = AMPP_FUNCTION(!A1L45, !CB1_state, !A1L49, !A1L54, !A1L44, !CB1_count[8]);


--CB1_td_shift[6] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[6]
--register power-up is low

CB1_td_shift[6] = AMPP_FUNCTION(A1L51, CB1L77, !A1L43, CB1L57);


--CB1_td_shift[7] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[7]
--register power-up is low

CB1_td_shift[7] = AMPP_FUNCTION(A1L51, CB1L78, !A1L43, CB1L57);


--CB1_write is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write
--register power-up is low

CB1_write = AMPP_FUNCTION(A1L51, CB1L99, !A1L43, CB1L85);


--CB1_rdata[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[3]
--register power-up is low

CB1_rdata[3] = AMPP_FUNCTION(CLOCK_50, MB1_q_b[3], !Z1_r_sync_rst, CB1L22);


--CB1L76 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~9
CB1L76 = AMPP_FUNCTION(!A1L45, !CB1_count[9], !A1L49, !CB1L71, !CB1_td_shift[6], !CB1_rdata[3]);


--MD1_jdo[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[24]
--register power-up is low

MD1_jdo[24] = DFFEAS(ND1_sr[24], CLOCK_50,  ,  , MD1_update_jdo_strobe,  ,  ,  ,  );


--ND1_sr[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[7]
--register power-up is low

ND1_sr[7] = DFFEAS(ND1L85, A1L77,  ,  ,  ,  ,  ,  ,  );


--ND1L74 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~30
ND1L74 = ( AD1_break_readreg[5] & ( (!LD1L2 & (((KD1_MonDReg[5])) # (A1L58))) # (LD1L2 & (((ND1_sr[7])))) ) ) # ( !AD1_break_readreg[5] & ( (!LD1L2 & (!A1L58 & (KD1_MonDReg[5]))) # (LD1L2 & (((ND1_sr[7])))) ) );


--MD1_jdo[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[7]
--register power-up is low

MD1_jdo[7] = DFFEAS(ND1_sr[7], CLOCK_50,  ,  , MD1_update_jdo_strobe,  ,  ,  ,  );


--KD1L89 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~4
KD1L89 = ( MD1_jdo[7] & ( (!MD1_take_action_ocimem_b) # (((KD1_jtag_ram_rd_d1 & WD1_q_a[4])) # (KD1L87)) ) ) # ( !MD1_jdo[7] & ( (MD1_take_action_ocimem_b & (((KD1_jtag_ram_rd_d1 & WD1_q_a[4])) # (KD1L87))) ) );


--LD1L3 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios_system_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_udr~0
LD1L3 = (!A1L81 & (A1L56 & A1L75));


--YD2_altera_reset_synchronizer_int_chain[1] is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]
--register power-up is low

YD2_altera_reset_synchronizer_int_chain[1] = DFFEAS(YD2L4, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--ND1L75 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~31
ND1L75 = ( KD1_MonDReg[28] & ( (!LD1L2 & ((!A1L58) # ((AD1_break_readreg[28])))) # (LD1L2 & (((ND1_sr[30])))) ) ) # ( !KD1_MonDReg[28] & ( (!LD1L2 & (A1L58 & ((AD1_break_readreg[28])))) # (LD1L2 & (((ND1_sr[30])))) ) );


--KD1_MonDReg[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[29]
--register power-up is low

KD1_MonDReg[29] = DFFEAS(KD1L93, CLOCK_50,  ,  , KD1L50,  ,  ,  ,  );


--ND1L76 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~32
ND1L76 = ( KD1_MonDReg[29] & ( (!LD1L2 & ((!A1L58) # ((AD1_break_readreg[29])))) # (LD1L2 & (((ND1_sr[31])))) ) ) # ( !KD1_MonDReg[29] & ( (!LD1L2 & (A1L58 & ((AD1_break_readreg[29])))) # (LD1L2 & (((ND1_sr[31])))) ) );


--ND1L37 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[23]~33
ND1L37 = ( A1L58 & ( (!A1L81 & (A1L56 & (A1L61 & !A1L57))) ) ) # ( !A1L58 & ( (!A1L81 & (A1L56 & A1L61)) ) );


--ND1L77 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~34
ND1L77 = (!A1L58 & (KD1_MonDReg[30])) # (A1L58 & ((AD1_break_readreg[30])));


--ND1L78 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~35
ND1L78 = (!A1L81 & (A1L56 & (A1L61 & !A1L57)));


--ND1L79 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~36
ND1L79 = ( ND1L77 & ( ND1L78 & ( (!LD1L2) # (ND1_sr[32]) ) ) ) # ( !ND1L77 & ( ND1L78 & ( (!LD1L2 & (!ND1L37 & (ND1_sr[31]))) # (LD1L2 & (((ND1_sr[32])))) ) ) ) # ( ND1L77 & ( !ND1L78 & ( (!LD1L2 & (!ND1L37 & (ND1_sr[31]))) # (LD1L2 & (((ND1_sr[32])))) ) ) ) # ( !ND1L77 & ( !ND1L78 & ( (!LD1L2 & (!ND1L37 & (ND1_sr[31]))) # (LD1L2 & (((ND1_sr[32])))) ) ) );


--ND1L80 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~37
ND1L80 = ( KD1_MonDReg[31] & ( (!LD1L2 & ((!A1L58) # ((AD1_break_readreg[31])))) # (LD1L2 & (((ND1_sr[33])))) ) ) # ( !KD1_MonDReg[31] & ( (!LD1L2 & (A1L58 & ((AD1_break_readreg[31])))) # (LD1L2 & (((ND1_sr[33])))) ) );


--CD1_resetlatch is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch
--register power-up is low

CD1_resetlatch = DFFEAS(CD1L12, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--ND1L81 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~38
ND1L81 = (!LD1L2 & (ND1L4 & ((CD1_resetlatch)))) # (LD1L2 & (((ND1_sr[34]))));


--SW[0] is SW[0]
SW[0] = INPUT();


--key0_d2 is key0_d2
--register power-up is low

key0_d2 = DFFEAS(key0_d1, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--RC1L458 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[24]~23
RC1L458 = (!RC1_R_ctrl_shift_rot_right & ((RC1_E_shift_rot_result[23]))) # (RC1_R_ctrl_shift_rot_right & (RC1_E_shift_rot_result[25]));


--RC1L456 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[22]~24
RC1L456 = (!RC1_R_ctrl_shift_rot_right & ((RC1_E_shift_rot_result[21]))) # (RC1_R_ctrl_shift_rot_right & (RC1_E_shift_rot_result[23]));


--RC1L455 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[21]~25
RC1L455 = (!RC1_R_ctrl_shift_rot_right & (RC1_E_shift_rot_result[20])) # (RC1_R_ctrl_shift_rot_right & ((RC1_E_shift_rot_result[22])));


--RC1L459 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[25]~26
RC1L459 = (!RC1_R_ctrl_shift_rot_right & ((RC1_E_shift_rot_result[24]))) # (RC1_R_ctrl_shift_rot_right & (RC1_E_shift_rot_result[26]));


--RC1L457 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[23]~27
RC1L457 = (!RC1_R_ctrl_shift_rot_right & (RC1_E_shift_rot_result[22])) # (RC1_R_ctrl_shift_rot_right & ((RC1_E_shift_rot_result[24])));


--RC1L461 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[27]~28
RC1L461 = (!RC1_R_ctrl_shift_rot_right & ((RC1_E_shift_rot_result[26]))) # (RC1_R_ctrl_shift_rot_right & (RC1_E_shift_rot_result[28]));


--RC1L460 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[26]~29
RC1L460 = (!RC1_R_ctrl_shift_rot_right & ((RC1_E_shift_rot_result[25]))) # (RC1_R_ctrl_shift_rot_right & (RC1_E_shift_rot_result[27]));


--RC1L463 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[29]~30
RC1L463 = (!RC1_R_ctrl_shift_rot_right & ((RC1_E_shift_rot_result[28]))) # (RC1_R_ctrl_shift_rot_right & (RC1_E_shift_rot_result[30]));


--RC1L462 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[28]~31
RC1L462 = (!RC1_R_ctrl_shift_rot_right & ((RC1_E_shift_rot_result[27]))) # (RC1_R_ctrl_shift_rot_right & (RC1_E_shift_rot_result[29]));


--CB1_jupdate is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate
--register power-up is low

CB1_jupdate = AMPP_FUNCTION(!A1L51, CB1L20, !A1L43);


--UB1L26 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~5
UB1L26 = (UB1_saved_grant[0] & RC1_d_writedata[22]);


--UB1_src_data[34] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[34]
UB1_src_data[34] = ((UB1_saved_grant[0] & RC1_d_byteenable[2])) # (UB1_saved_grant[1]);


--ND1L82 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~39
ND1L82 = ( AD1_break_readreg[21] & ( (!LD1L2 & (((KD1_MonDReg[21])) # (A1L58))) # (LD1L2 & (((ND1_sr[23])))) ) ) # ( !AD1_break_readreg[21] & ( (!LD1L2 & (!A1L58 & (KD1_MonDReg[21]))) # (LD1L2 & (((ND1_sr[23])))) ) );


--MD1_jdo[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[22]
--register power-up is low

MD1_jdo[22] = DFFEAS(ND1_sr[22], CLOCK_50,  ,  , MD1_update_jdo_strobe,  ,  ,  ,  );


--ND1L83 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~40
ND1L83 = ( AD1_break_readreg[18] & ( (!LD1L2 & (((KD1_MonDReg[18])) # (A1L58))) # (LD1L2 & (((ND1_sr[20])))) ) ) # ( !AD1_break_readreg[18] & ( (!LD1L2 & (!A1L58 & ((KD1_MonDReg[18])))) # (LD1L2 & (((ND1_sr[20])))) ) );


--UB1L27 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~6
UB1L27 = (UB1_saved_grant[0] & RC1_d_writedata[23]);


--UB1L28 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~7
UB1L28 = (UB1_saved_grant[0] & RC1_d_writedata[24]);


--UB1_src_data[35] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[35]
UB1_src_data[35] = ((UB1_saved_grant[0] & RC1_d_byteenable[3])) # (UB1_saved_grant[1]);


--UB1L29 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~8
UB1L29 = (UB1_saved_grant[0] & RC1_d_writedata[25]);


--UB1L30 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~9
UB1L30 = (UB1_saved_grant[0] & RC1_d_writedata[26]);


--YD1_altera_reset_synchronizer_int_chain[1] is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]
--register power-up is low

YD1_altera_reset_synchronizer_int_chain[1] = DFFEAS(VCC, CLOCK_50, !Z1L10,  ,  ,  ,  ,  ,  );


--MD1_jdo[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[14]
--register power-up is low

MD1_jdo[14] = DFFEAS(ND1_sr[14], CLOCK_50,  ,  , MD1_update_jdo_strobe,  ,  ,  ,  );


--UB1L31 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~10
UB1L31 = (UB1_saved_grant[0] & RC1_d_writedata[11]);


--UB1_src_data[33] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[33]
UB1_src_data[33] = ((UB1_saved_grant[0] & RC1_d_byteenable[1])) # (UB1_saved_grant[1]);


--MD1_jdo[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[15]
--register power-up is low

MD1_jdo[15] = DFFEAS(ND1_sr[15], CLOCK_50,  ,  , MD1_update_jdo_strobe,  ,  ,  ,  );


--KD1L90 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~5
KD1L90 = ( MD1_jdo[15] & ( (!MD1_take_action_ocimem_b) # (((KD1_jtag_ram_rd_d1 & WD1_q_a[12])) # (KD1L87)) ) ) # ( !MD1_jdo[15] & ( (MD1_take_action_ocimem_b & (((KD1_jtag_ram_rd_d1 & WD1_q_a[12])) # (KD1L87))) ) );


--UB1L32 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~11
UB1L32 = (UB1_saved_grant[0] & RC1_d_writedata[12]);


--UB1L33 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~12
UB1L33 = (UB1_saved_grant[0] & RC1_d_writedata[13]);


--UB1L34 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~13
UB1L34 = (UB1_saved_grant[0] & RC1_d_writedata[14]);


--KD1L67 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[15]~6
KD1L67 = ( WD1_q_a[15] & ( KD1L69 & ( (!MD1_take_action_ocimem_b & (MD1_jdo[18])) # (MD1_take_action_ocimem_b & (((!KD1_MonAReg[3]) # (KD1_jtag_ram_rd_d1)))) ) ) ) # ( !WD1_q_a[15] & ( KD1L69 & ( (!MD1_take_action_ocimem_b & (MD1_jdo[18])) # (MD1_take_action_ocimem_b & (((!KD1_jtag_ram_rd_d1 & !KD1_MonAReg[3])))) ) ) ) # ( WD1_q_a[15] & ( !KD1L69 & ( (!MD1_take_action_ocimem_b & (MD1_jdo[18])) # (MD1_take_action_ocimem_b & ((KD1_jtag_ram_rd_d1))) ) ) ) # ( !WD1_q_a[15] & ( !KD1L69 & ( (!MD1_take_action_ocimem_b & MD1_jdo[18]) ) ) );


--KD1L68 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[15]~7
KD1L68 = (!MD1L49 & ((KD1_jtag_rd_d1))) # (MD1L49 & (MD1_jdo[35]));


--UB1L35 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~14
UB1L35 = (UB1_saved_grant[0] & RC1_d_writedata[15]);


--UB1L36 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~15
UB1L36 = (UB1_saved_grant[0] & RC1_d_writedata[16]);


--UB1L37 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~16
UB1L37 = (RC1_d_writedata[4] & UB1_saved_grant[0]);


--MD1_jdo[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[8]
--register power-up is low

MD1_jdo[8] = DFFEAS(ND1_sr[8], CLOCK_50,  ,  , MD1_update_jdo_strobe,  ,  ,  ,  );


--KD1L91 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~8
KD1L91 = ( WD1_q_a[5] & ( KD1L94 & ( (!MD1_take_action_ocimem_b & (MD1_jdo[8])) # (MD1_take_action_ocimem_b & (((!KD1_MonAReg[3]) # (KD1_jtag_ram_rd_d1)))) ) ) ) # ( !WD1_q_a[5] & ( KD1L94 & ( (!MD1_take_action_ocimem_b & (MD1_jdo[8])) # (MD1_take_action_ocimem_b & (((!KD1_jtag_ram_rd_d1 & !KD1_MonAReg[3])))) ) ) ) # ( WD1_q_a[5] & ( !KD1L94 & ( (!MD1_take_action_ocimem_b & (MD1_jdo[8])) # (MD1_take_action_ocimem_b & ((KD1_jtag_ram_rd_d1))) ) ) ) # ( !WD1_q_a[5] & ( !KD1L94 & ( (!MD1_take_action_ocimem_b & MD1_jdo[8]) ) ) );


--UB1L38 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~17
UB1L38 = (RC1_d_writedata[5] & UB1_saved_grant[0]);


--MD1_jdo[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[9]
--register power-up is low

MD1_jdo[9] = DFFEAS(ND1_sr[9], CLOCK_50,  ,  , MD1_update_jdo_strobe,  ,  ,  ,  );


--UB1L39 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~18
UB1L39 = (RC1_d_writedata[6] & UB1_saved_grant[0]);


--UC1_writedata[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[27]
--register power-up is low

UC1_writedata[27] = DFFEAS(UB1L49, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--KD1L147 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[27]~27
KD1L147 = (!KD1_jtag_ram_access & ((UC1_writedata[27]))) # (KD1_jtag_ram_access & (KD1_MonDReg[27]));


--UC1_writedata[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[28]
--register power-up is low

UC1_writedata[28] = DFFEAS(UB1L50, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--KD1L148 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[28]~28
KD1L148 = (!KD1_jtag_ram_access & ((UC1_writedata[28]))) # (KD1_jtag_ram_access & (KD1_MonDReg[28]));


--UC1_writedata[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[29]
--register power-up is low

UC1_writedata[29] = DFFEAS(UB1L51, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--KD1L149 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[29]~29
KD1L149 = (!KD1_jtag_ram_access & ((UC1_writedata[29]))) # (KD1_jtag_ram_access & (KD1_MonDReg[29]));


--UC1_writedata[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[30]
--register power-up is low

UC1_writedata[30] = DFFEAS(UB1L52, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--KD1L150 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[30]~30
KD1L150 = (!KD1_jtag_ram_access & ((UC1_writedata[30]))) # (KD1_jtag_ram_access & (KD1_MonDReg[30]));


--UC1_writedata[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[31]
--register power-up is low

UC1_writedata[31] = DFFEAS(UB1L53, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--KD1L151 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[31]~31
KD1L151 = (!KD1_jtag_ram_access & ((UC1_writedata[31]))) # (KD1_jtag_ram_access & (KD1_MonDReg[31]));


--MD1_jdo[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[11]
--register power-up is low

MD1_jdo[11] = DFFEAS(ND1_sr[11], CLOCK_50,  ,  , MD1_update_jdo_strobe,  ,  ,  ,  );


--KD1L59 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[8]~9
KD1L59 = ( WD1_q_a[8] & ( MD1_jdo[11] & ( (!MD1_take_action_ocimem_b) # (((KD1_MonAReg[2] & !KD1_MonAReg[4])) # (KD1_jtag_ram_rd_d1)) ) ) ) # ( !WD1_q_a[8] & ( MD1_jdo[11] & ( (!MD1_take_action_ocimem_b) # ((!KD1_jtag_ram_rd_d1 & (KD1_MonAReg[2] & !KD1_MonAReg[4]))) ) ) ) # ( WD1_q_a[8] & ( !MD1_jdo[11] & ( (MD1_take_action_ocimem_b & (((KD1_MonAReg[2] & !KD1_MonAReg[4])) # (KD1_jtag_ram_rd_d1))) ) ) ) # ( !WD1_q_a[8] & ( !MD1_jdo[11] & ( (MD1_take_action_ocimem_b & (!KD1_jtag_ram_rd_d1 & (KD1_MonAReg[2] & !KD1_MonAReg[4]))) ) ) );


--UB1L40 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~19
UB1L40 = (UB1_saved_grant[0] & RC1_d_writedata[8]);


--MD1_jdo[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[10]
--register power-up is low

MD1_jdo[10] = DFFEAS(ND1_sr[10], CLOCK_50,  ,  , MD1_update_jdo_strobe,  ,  ,  ,  );


--UB1L41 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~20
UB1L41 = (UB1_saved_grant[0] & RC1_d_writedata[7]);


--MD1_jdo[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[12]
--register power-up is low

MD1_jdo[12] = DFFEAS(ND1_sr[12], CLOCK_50,  ,  , MD1_update_jdo_strobe,  ,  ,  ,  );


--UB1L42 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~21
UB1L42 = (UB1_saved_grant[0] & RC1_d_writedata[9]);


--MD1_jdo[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[13]
--register power-up is low

MD1_jdo[13] = DFFEAS(ND1_sr[13], CLOCK_50,  ,  , MD1_update_jdo_strobe,  ,  ,  ,  );


--UB1L43 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~22
UB1L43 = (UB1_saved_grant[0] & RC1_d_writedata[10]);


--UB1L44 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~23
UB1L44 = (UB1_saved_grant[0] & RC1_d_writedata[17]);


--UB1L45 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~24
UB1L45 = (UB1_saved_grant[0] & RC1_d_writedata[19]);


--UB1L46 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~25
UB1L46 = (UB1_saved_grant[0] & RC1_d_writedata[21]);


--UB1L47 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~26
UB1L47 = (UB1_saved_grant[0] & RC1_d_writedata[20]);


--KD1L92 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~10
KD1L92 = ( WD1_q_a[18] & ( KD1L94 & ( (!MD1_take_action_ocimem_b & (MD1_jdo[21])) # (MD1_take_action_ocimem_b & (((KD1_MonAReg[3]) # (KD1_jtag_ram_rd_d1)))) ) ) ) # ( !WD1_q_a[18] & ( KD1L94 & ( (!MD1_take_action_ocimem_b & (MD1_jdo[21])) # (MD1_take_action_ocimem_b & (((!KD1_jtag_ram_rd_d1 & KD1_MonAReg[3])))) ) ) ) # ( WD1_q_a[18] & ( !KD1L94 & ( (!MD1_take_action_ocimem_b & (MD1_jdo[21])) # (MD1_take_action_ocimem_b & ((KD1_jtag_ram_rd_d1))) ) ) ) # ( !WD1_q_a[18] & ( !KD1L94 & ( (!MD1_take_action_ocimem_b & MD1_jdo[21]) ) ) );


--UB1L48 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~27
UB1L48 = (UB1_saved_grant[0] & RC1_d_writedata[18]);


--SW[1] is SW[1]
SW[1] = INPUT();


--SW[2] is SW[2]
SW[2] = INPUT();


--CB1_rdata[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[4]
--register power-up is low

CB1_rdata[4] = AMPP_FUNCTION(CLOCK_50, MB1_q_b[4], !Z1_r_sync_rst, CB1L22);


--CB1L77 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~10
CB1L77 = AMPP_FUNCTION(!A1L45, !CB1_count[9], !A1L49, !CB1L71, !CB1_td_shift[7], !CB1_rdata[4]);


--CB1_rdata[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[5]
--register power-up is low

CB1_rdata[5] = AMPP_FUNCTION(CLOCK_50, MB1_q_b[5], !Z1_r_sync_rst, CB1L22);


--CB1L78 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~11
CB1L78 = AMPP_FUNCTION(!CB1_count[9], !A1L49, !CB1L71, !CB1_td_shift[8], !CB1_rdata[5]);


--SW[3] is SW[3]
SW[3] = INPUT();


--CB1_rdata[6] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[6]
--register power-up is low

CB1_rdata[6] = AMPP_FUNCTION(CLOCK_50, MB1_q_b[6], !Z1_r_sync_rst, CB1L22);


--CB1L79 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~12
CB1L79 = AMPP_FUNCTION(!CB1_td_shift[9], !CB1_count[9], !CB1_rdata[6]);


--SW[4] is SW[4]
SW[4] = INPUT();


--SW[5] is SW[5]
SW[5] = INPUT();


--SW[6] is SW[6]
SW[6] = INPUT();


--ND1L84 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~41
ND1L84 = (!A1L58 & (KD1_MonDReg[6])) # (A1L58 & ((AD1_break_readreg[6])));


--ND1L85 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~42
ND1L85 = ( ND1_sr[8] & ( ND1L84 & ( ((!LD1_virtual_state_cdr & ((ND1_sr[7]))) # (LD1_virtual_state_cdr & (!A1L57))) # (LD1L2) ) ) ) # ( !ND1_sr[8] & ( ND1L84 & ( (!LD1L2 & ((!LD1_virtual_state_cdr & ((ND1_sr[7]))) # (LD1_virtual_state_cdr & (!A1L57)))) ) ) ) # ( ND1_sr[8] & ( !ND1L84 & ( ((!LD1_virtual_state_cdr & ND1_sr[7])) # (LD1L2) ) ) ) # ( !ND1_sr[8] & ( !ND1L84 & ( (!LD1L2 & (!LD1_virtual_state_cdr & ND1_sr[7])) ) ) );


--KD1L93 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~11
KD1L93 = ( WD1_q_a[29] & ( KD1L95 & ( (!MD1_take_action_ocimem_b & (MD1_jdo[32])) # (MD1_take_action_ocimem_b & (((!KD1_MonAReg[3]) # (KD1_jtag_ram_rd_d1)))) ) ) ) # ( !WD1_q_a[29] & ( KD1L95 & ( (!MD1_take_action_ocimem_b & (MD1_jdo[32])) # (MD1_take_action_ocimem_b & (((!KD1_jtag_ram_rd_d1 & !KD1_MonAReg[3])))) ) ) ) # ( WD1_q_a[29] & ( !KD1L95 & ( (!MD1_take_action_ocimem_b & (MD1_jdo[32])) # (MD1_take_action_ocimem_b & ((KD1_jtag_ram_rd_d1))) ) ) ) # ( !WD1_q_a[29] & ( !KD1L95 & ( (!MD1_take_action_ocimem_b & MD1_jdo[32]) ) ) );


--CD1L12 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch~0
CD1L12 = (!MD1_take_action_ocimem_a & (((CD1_resetlatch)) # (QD1_dreg[0]))) # (MD1_take_action_ocimem_a & (((!MD1_jdo[24] & CD1_resetlatch))));


--key0_d1 is key0_d1
--register power-up is low

key0_d1 = DFFEAS(KEY[0], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--A1L50 is jtag.bp.u0_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_jtag_state_udr
A1L50 = INPUT();


--CB1L20 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate~0
CB1L20 = AMPP_FUNCTION(!A1L45, !A1L54, !A1L44, !CB1_jupdate, !A1L50);


--ND1L86 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~43
ND1L86 = ( AD1_break_readreg[22] & ( (!LD1L2 & (((KD1_MonDReg[22])) # (A1L58))) # (LD1L2 & (((ND1_sr[24])))) ) ) # ( !AD1_break_readreg[22] & ( (!LD1L2 & (!A1L58 & (KD1_MonDReg[22]))) # (LD1L2 & (((ND1_sr[24])))) ) );


--ND1_sr[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[15]
--register power-up is low

ND1_sr[15] = DFFEAS(ND1L92, A1L77,  ,  ,  ,  ,  ,  ,  );


--UB1L49 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~28
UB1L49 = (UB1_saved_grant[0] & RC1_d_writedata[27]);


--UB1L50 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~29
UB1L50 = (UB1_saved_grant[0] & RC1_d_writedata[28]);


--UB1L51 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~30
UB1L51 = (UB1_saved_grant[0] & RC1_d_writedata[29]);


--UB1L52 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~31
UB1L52 = (UB1_saved_grant[0] & RC1_d_writedata[30]);


--UB1L53 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~32
UB1L53 = (UB1_saved_grant[0] & RC1_d_writedata[31]);


--ND1L87 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~44
ND1L87 = ( AD1_break_readreg[15] & ( (!LD1L2 & (((KD1_MonDReg[15])) # (A1L58))) # (LD1L2 & (((ND1_sr[17])))) ) ) # ( !AD1_break_readreg[15] & ( (!LD1L2 & (!A1L58 & ((KD1_MonDReg[15])))) # (LD1L2 & (((ND1_sr[17])))) ) );


--SW[7] is SW[7]
SW[7] = INPUT();


--ND1L88 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~45
ND1L88 = ( AD1_break_readreg[23] & ( (!LD1L2 & (((KD1_MonDReg[23])) # (A1L58))) # (LD1L2 & (((ND1_sr[25])))) ) ) # ( !AD1_break_readreg[23] & ( (!LD1L2 & (!A1L58 & ((KD1_MonDReg[23])))) # (LD1L2 & (((ND1_sr[25])))) ) );


--ND1L89 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~46
ND1L89 = ( AD1_break_readreg[7] & ( (!LD1L2 & (((KD1_MonDReg[7])) # (A1L58))) # (LD1L2 & (((ND1_sr[9])))) ) ) # ( !AD1_break_readreg[7] & ( (!LD1L2 & (!A1L58 & (KD1_MonDReg[7]))) # (LD1L2 & (((ND1_sr[9])))) ) );


--ND1L90 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~47
ND1L90 = ( AD1_break_readreg[13] & ( (!LD1L2 & (((KD1_MonDReg[13])) # (A1L58))) # (LD1L2 & (((ND1_sr[15])))) ) ) # ( !AD1_break_readreg[13] & ( (!LD1L2 & (!A1L58 & (KD1_MonDReg[13]))) # (LD1L2 & (((ND1_sr[15])))) ) );


--ND1_DRsize.010 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize.010
--register power-up is low

ND1_DRsize.010 = DFFEAS(ND1L38, A1L77,  ,  , LD1_virtual_state_uir,  ,  ,  ,  );


--ND1L91 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~48
ND1L91 = ( ND1_sr[15] & ( AD1_break_readreg[14] & ( (!LD1_virtual_state_cdr) # ((!A1L57 & ((KD1_MonDReg[14]) # (A1L58)))) ) ) ) # ( !ND1_sr[15] & ( AD1_break_readreg[14] & ( (LD1_virtual_state_cdr & (!A1L57 & ((KD1_MonDReg[14]) # (A1L58)))) ) ) ) # ( ND1_sr[15] & ( !AD1_break_readreg[14] & ( (!LD1_virtual_state_cdr) # ((!A1L57 & (!A1L58 & KD1_MonDReg[14]))) ) ) ) # ( !ND1_sr[15] & ( !AD1_break_readreg[14] & ( (LD1_virtual_state_cdr & (!A1L57 & (!A1L58 & KD1_MonDReg[14]))) ) ) );


--ND1L92 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~49
ND1L92 = ( ND1L91 & ( (!LD1L2) # ((!ND1_DRsize.010 & ((ND1_sr[16]))) # (ND1_DRsize.010 & (A1L79))) ) ) # ( !ND1L91 & ( (LD1L2 & ((!ND1_DRsize.010 & ((ND1_sr[16]))) # (ND1_DRsize.010 & (A1L79)))) ) );


--ND1L93 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~50
ND1L93 = ( AD1_break_readreg[8] & ( (!LD1L2 & (((KD1_MonDReg[8])) # (A1L58))) # (LD1L2 & (((ND1_sr[10])))) ) ) # ( !AD1_break_readreg[8] & ( (!LD1L2 & (!A1L58 & (KD1_MonDReg[8]))) # (LD1L2 & (((ND1_sr[10])))) ) );


--ND1L94 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~51
ND1L94 = ( AD1_break_readreg[10] & ( (!LD1L2 & (((KD1_MonDReg[10])) # (A1L58))) # (LD1L2 & (((ND1_sr[12])))) ) ) # ( !AD1_break_readreg[10] & ( (!LD1L2 & (!A1L58 & (KD1_MonDReg[10]))) # (LD1L2 & (((ND1_sr[12])))) ) );


--ND1L95 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~52
ND1L95 = ( AD1_break_readreg[9] & ( (!LD1L2 & (((KD1_MonDReg[9])) # (A1L58))) # (LD1L2 & (((ND1_sr[11])))) ) ) # ( !AD1_break_readreg[9] & ( (!LD1L2 & (!A1L58 & (KD1_MonDReg[9]))) # (LD1L2 & (((ND1_sr[11])))) ) );


--ND1L96 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~53
ND1L96 = ( AD1_break_readreg[11] & ( (!LD1L2 & (((KD1_MonDReg[11])) # (A1L58))) # (LD1L2 & (((ND1_sr[13])))) ) ) # ( !AD1_break_readreg[11] & ( (!LD1L2 & (!A1L58 & (KD1_MonDReg[11]))) # (LD1L2 & (((ND1_sr[13])))) ) );


--ND1L97 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~54
ND1L97 = ( AD1_break_readreg[12] & ( (!LD1L2 & (((KD1_MonDReg[12])) # (A1L58))) # (LD1L2 & (((ND1_sr[14])))) ) ) # ( !AD1_break_readreg[12] & ( (!LD1L2 & (!A1L58 & (KD1_MonDReg[12]))) # (LD1L2 & (((ND1_sr[14])))) ) );


--ND1L38 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[23]~55
ND1L38 = (A1L57 & A1L58);


--RC1L890 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[2]~1
RC1L890 = ( XB1_av_readdata_pre[10] & ( (((SB2L1 & XB4_av_readdata_pre[10])) # (FC1L6)) # (XB1_read_latency_shift_reg[0]) ) ) # ( !XB1_av_readdata_pre[10] & ( ((SB2L1 & XB4_av_readdata_pre[10])) # (FC1L6) ) );


--RC1L885 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[1]~2
RC1L885 = ( XB1_av_readdata_pre[9] & ( (((SB2L1 & XB4_av_readdata_pre[9])) # (FC1L40)) # (XB1_read_latency_shift_reg[0]) ) ) # ( !XB1_av_readdata_pre[9] & ( ((SB2L1 & XB4_av_readdata_pre[9])) # (FC1L40) ) );


--RC1L896 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[3]~3
RC1L896 = ( XB4_av_readdata_pre[11] & ( (!RC1_av_ld_aligning_data & (((!SB2L1 & !FC1L40)))) # (RC1_av_ld_aligning_data & (!RC1_av_ld_byte2_data[3])) ) ) # ( !XB4_av_readdata_pre[11] & ( (!RC1_av_ld_aligning_data & ((!FC1L40))) # (RC1_av_ld_aligning_data & (!RC1_av_ld_byte2_data[3])) ) );


--RC1L897 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[4]~4
RC1L897 = ( XB1_av_readdata_pre[12] & ( (((SB2L1 & XB4_av_readdata_pre[12])) # (FC1L40)) # (XB1_read_latency_shift_reg[0]) ) ) # ( !XB1_av_readdata_pre[12] & ( ((SB2L1 & XB4_av_readdata_pre[12])) # (FC1L40) ) );


--RC1L902 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[5]~5
RC1L902 = ( XB1_av_readdata_pre[13] & ( (((SB2L1 & XB4_av_readdata_pre[13])) # (FC1L41)) # (XB1_read_latency_shift_reg[0]) ) ) # ( !XB1_av_readdata_pre[13] & ( ((SB2L1 & XB4_av_readdata_pre[13])) # (FC1L41) ) );


--RC1L912 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[7]~6
RC1L912 = ( XB1_av_readdata_pre[15] & ( (((SB2L1 & XB4_av_readdata_pre[15])) # (FC1L6)) # (XB1_read_latency_shift_reg[0]) ) ) # ( !XB1_av_readdata_pre[15] & ( ((SB2L1 & XB4_av_readdata_pre[15])) # (FC1L6) ) );


--RC1L926 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[0]~1
RC1L926 = ( XB1_av_readdata_pre[16] & ( (((SB2L1 & XB4_av_readdata_pre[16])) # (FC1L40)) # (XB1_read_latency_shift_reg[0]) ) ) # ( !XB1_av_readdata_pre[16] & ( ((SB2L1 & XB4_av_readdata_pre[16])) # (FC1L40) ) );


--RC1L907 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[6]~7
RC1L907 = ( XB1_av_readdata_pre[14] & ( (((SB2L1 & XB4_av_readdata_pre[14])) # (FC1L40)) # (XB1_read_latency_shift_reg[0]) ) ) # ( !XB1_av_readdata_pre[14] & ( ((SB2L1 & XB4_av_readdata_pre[14])) # (FC1L40) ) );


--ND1L98 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~56
ND1L98 = ( QD2_dreg[0] & ( (!LD1_virtual_state_cdr & (ND1_sr[35])) # (LD1_virtual_state_cdr & ((!A1L57 & ((!A1L58))) # (A1L57 & (ND1_sr[35] & A1L58)))) ) ) # ( !QD2_dreg[0] & ( (ND1_sr[35] & ((!LD1_virtual_state_cdr) # ((A1L57 & A1L58)))) ) );


--RC1L936 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[2]~2
RC1L936 = ( XB1_av_readdata_pre[18] & ( (((SB2L1 & XB4_av_readdata_pre[18])) # (FC1L40)) # (XB1_read_latency_shift_reg[0]) ) ) # ( !XB1_av_readdata_pre[18] & ( ((SB2L1 & XB4_av_readdata_pre[18])) # (FC1L40) ) );


--RC1L931 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[1]~3
RC1L931 = ( XB1_av_readdata_pre[17] & ( (((SB2L1 & XB4_av_readdata_pre[17])) # (FC1L41)) # (XB1_read_latency_shift_reg[0]) ) ) # ( !XB1_av_readdata_pre[17] & ( ((SB2L1 & XB4_av_readdata_pre[17])) # (FC1L41) ) );


--RC1L941 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[3]~4
RC1L941 = ( XB1_av_readdata_pre[19] & ( (((SB2L1 & XB4_av_readdata_pre[19])) # (FC1L6)) # (XB1_read_latency_shift_reg[0]) ) ) # ( !XB1_av_readdata_pre[19] & ( ((SB2L1 & XB4_av_readdata_pre[19])) # (FC1L6) ) );


--RC1L951 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[5]~5
RC1L951 = ( XB1_av_readdata_pre[21] & ( (((SB2L1 & XB4_av_readdata_pre[21])) # (FC1L40)) # (XB1_read_latency_shift_reg[0]) ) ) # ( !XB1_av_readdata_pre[21] & ( ((SB2L1 & XB4_av_readdata_pre[21])) # (FC1L40) ) );


--RC1L962 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[7]~6
RC1L962 = ( XB4_av_readdata_pre[23] & ( (!RC1_av_ld_aligning_data & (((!SB2L1 & !FC1L40)))) # (RC1_av_ld_aligning_data & (!RC1_av_ld_byte3_data[7])) ) ) # ( !XB4_av_readdata_pre[23] & ( (!RC1_av_ld_aligning_data & ((!FC1L40))) # (RC1_av_ld_aligning_data & (!RC1_av_ld_byte3_data[7])) ) );


--RC1L956 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[6]~7
RC1L956 = ( XB1_av_readdata_pre[22] & ( (((SB2L1 & XB4_av_readdata_pre[22])) # (FC1L41)) # (XB1_read_latency_shift_reg[0]) ) ) # ( !XB1_av_readdata_pre[22] & ( ((SB2L1 & XB4_av_readdata_pre[22])) # (FC1L41) ) );


--KD1L69 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[15]~12
KD1L69 = !KD1_MonAReg[2] $ (KD1_MonAReg[4]);


--KD1L94 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~13
KD1L94 = (!KD1_MonAReg[2] & !KD1_MonAReg[4]);


--KD1L95 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~14
KD1L95 = (!KD1_MonAReg[2] & KD1_MonAReg[4]);


--FC1L9 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[0]~16
FC1L9 = ( !XB12_read_latency_shift_reg[0] & ( XB12_av_readdata_pre[0] & ( (!XB9_read_latency_shift_reg[0] & (((!SB2L1) # (!XB4_av_readdata_pre[0])))) # (XB9_read_latency_shift_reg[0] & (!XB9_av_readdata_pre[0] & ((!SB2L1) # (!XB4_av_readdata_pre[0])))) ) ) ) # ( XB12_read_latency_shift_reg[0] & ( !XB12_av_readdata_pre[0] & ( (!XB9_read_latency_shift_reg[0] & (((!SB2L1) # (!XB4_av_readdata_pre[0])))) # (XB9_read_latency_shift_reg[0] & (!XB9_av_readdata_pre[0] & ((!SB2L1) # (!XB4_av_readdata_pre[0])))) ) ) ) # ( !XB12_read_latency_shift_reg[0] & ( !XB12_av_readdata_pre[0] & ( (!XB9_read_latency_shift_reg[0] & (((!SB2L1) # (!XB4_av_readdata_pre[0])))) # (XB9_read_latency_shift_reg[0] & (!XB9_av_readdata_pre[0] & ((!SB2L1) # (!XB4_av_readdata_pre[0])))) ) ) );


--FC1L10 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[0]~17
FC1L10 = ( !FC1L8 & ( (!XB8_read_latency_shift_reg[0] & (((!XB7_read_latency_shift_reg[0]) # (!XB7_av_readdata_pre[0])))) # (XB8_read_latency_shift_reg[0] & (!XB8_av_readdata_pre[0] & ((!XB7_read_latency_shift_reg[0]) # (!XB7_av_readdata_pre[0])))) ) );


--FC1L15 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[1]~18
FC1L15 = ( !SB2L1 & ( XB4_av_readdata_pre[1] & ( (!XB12_read_latency_shift_reg[0] & (((!XB8_read_latency_shift_reg[0]) # (!XB8_av_readdata_pre[1])))) # (XB12_read_latency_shift_reg[0] & (!XB12_av_readdata_pre[1] & ((!XB8_read_latency_shift_reg[0]) # (!XB8_av_readdata_pre[1])))) ) ) ) # ( SB2L1 & ( !XB4_av_readdata_pre[1] & ( (!XB12_read_latency_shift_reg[0] & (((!XB8_read_latency_shift_reg[0]) # (!XB8_av_readdata_pre[1])))) # (XB12_read_latency_shift_reg[0] & (!XB12_av_readdata_pre[1] & ((!XB8_read_latency_shift_reg[0]) # (!XB8_av_readdata_pre[1])))) ) ) ) # ( !SB2L1 & ( !XB4_av_readdata_pre[1] & ( (!XB12_read_latency_shift_reg[0] & (((!XB8_read_latency_shift_reg[0]) # (!XB8_av_readdata_pre[1])))) # (XB12_read_latency_shift_reg[0] & (!XB12_av_readdata_pre[1] & ((!XB8_read_latency_shift_reg[0]) # (!XB8_av_readdata_pre[1])))) ) ) );


--FC1L19 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[2]~19
FC1L19 = ( !XB10_read_latency_shift_reg[0] & ( XB10_av_readdata_pre[2] & ( (!XB7_read_latency_shift_reg[0] & (((!SB2L1) # (!XB4_av_readdata_pre[2])))) # (XB7_read_latency_shift_reg[0] & (!XB7_av_readdata_pre[2] & ((!SB2L1) # (!XB4_av_readdata_pre[2])))) ) ) ) # ( XB10_read_latency_shift_reg[0] & ( !XB10_av_readdata_pre[2] & ( (!XB7_read_latency_shift_reg[0] & (((!SB2L1) # (!XB4_av_readdata_pre[2])))) # (XB7_read_latency_shift_reg[0] & (!XB7_av_readdata_pre[2] & ((!SB2L1) # (!XB4_av_readdata_pre[2])))) ) ) ) # ( !XB10_read_latency_shift_reg[0] & ( !XB10_av_readdata_pre[2] & ( (!XB7_read_latency_shift_reg[0] & (((!SB2L1) # (!XB4_av_readdata_pre[2])))) # (XB7_read_latency_shift_reg[0] & (!XB7_av_readdata_pre[2] & ((!SB2L1) # (!XB4_av_readdata_pre[2])))) ) ) );


--FC1L20 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[2]~20
FC1L20 = ( !XB6_read_latency_shift_reg[0] & ( XB6_av_readdata_pre[2] & ( (!XB8_read_latency_shift_reg[0] & ((!XB9_read_latency_shift_reg[0]) # ((!XB9_av_readdata_pre[2])))) # (XB8_read_latency_shift_reg[0] & (!XB8_av_readdata_pre[2] & ((!XB9_read_latency_shift_reg[0]) # (!XB9_av_readdata_pre[2])))) ) ) ) # ( XB6_read_latency_shift_reg[0] & ( !XB6_av_readdata_pre[2] & ( (!XB8_read_latency_shift_reg[0] & ((!XB9_read_latency_shift_reg[0]) # ((!XB9_av_readdata_pre[2])))) # (XB8_read_latency_shift_reg[0] & (!XB8_av_readdata_pre[2] & ((!XB9_read_latency_shift_reg[0]) # (!XB9_av_readdata_pre[2])))) ) ) ) # ( !XB6_read_latency_shift_reg[0] & ( !XB6_av_readdata_pre[2] & ( (!XB8_read_latency_shift_reg[0] & ((!XB9_read_latency_shift_reg[0]) # ((!XB9_av_readdata_pre[2])))) # (XB8_read_latency_shift_reg[0] & (!XB8_av_readdata_pre[2] & ((!XB9_read_latency_shift_reg[0]) # (!XB9_av_readdata_pre[2])))) ) ) );


--FC1L24 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[3]~21
FC1L24 = ( !SB2L1 & ( XB4_av_readdata_pre[3] & ( (!XB7_read_latency_shift_reg[0] & (((!XB3_read_latency_shift_reg[0]) # (!XB3_av_readdata_pre[3])))) # (XB7_read_latency_shift_reg[0] & (!XB7_av_readdata_pre[3] & ((!XB3_read_latency_shift_reg[0]) # (!XB3_av_readdata_pre[3])))) ) ) ) # ( SB2L1 & ( !XB4_av_readdata_pre[3] & ( (!XB7_read_latency_shift_reg[0] & (((!XB3_read_latency_shift_reg[0]) # (!XB3_av_readdata_pre[3])))) # (XB7_read_latency_shift_reg[0] & (!XB7_av_readdata_pre[3] & ((!XB3_read_latency_shift_reg[0]) # (!XB3_av_readdata_pre[3])))) ) ) ) # ( !SB2L1 & ( !XB4_av_readdata_pre[3] & ( (!XB7_read_latency_shift_reg[0] & (((!XB3_read_latency_shift_reg[0]) # (!XB3_av_readdata_pre[3])))) # (XB7_read_latency_shift_reg[0] & (!XB7_av_readdata_pre[3] & ((!XB3_read_latency_shift_reg[0]) # (!XB3_av_readdata_pre[3])))) ) ) );


--FC1L25 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[3]~22
FC1L25 = ( XB6_av_readdata_pre[3] & ( (!FC1L40 & (!XB6_read_latency_shift_reg[0] & ((!XB1_read_latency_shift_reg[0]) # (!XB1_av_readdata_pre[3])))) ) ) # ( !XB6_av_readdata_pre[3] & ( (!FC1L40 & ((!XB1_read_latency_shift_reg[0]) # (!XB1_av_readdata_pre[3]))) ) );


--FC1L29 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[4]~23
FC1L29 = ( !XB6_read_latency_shift_reg[0] & ( XB6_av_readdata_pre[4] & ( (!XB12_read_latency_shift_reg[0] & (((!XB9_read_latency_shift_reg[0]) # (!XB9_av_readdata_pre[4])))) # (XB12_read_latency_shift_reg[0] & (!XB12_av_readdata_pre[4] & ((!XB9_read_latency_shift_reg[0]) # (!XB9_av_readdata_pre[4])))) ) ) ) # ( XB6_read_latency_shift_reg[0] & ( !XB6_av_readdata_pre[4] & ( (!XB12_read_latency_shift_reg[0] & (((!XB9_read_latency_shift_reg[0]) # (!XB9_av_readdata_pre[4])))) # (XB12_read_latency_shift_reg[0] & (!XB12_av_readdata_pre[4] & ((!XB9_read_latency_shift_reg[0]) # (!XB9_av_readdata_pre[4])))) ) ) ) # ( !XB6_read_latency_shift_reg[0] & ( !XB6_av_readdata_pre[4] & ( (!XB12_read_latency_shift_reg[0] & (((!XB9_read_latency_shift_reg[0]) # (!XB9_av_readdata_pre[4])))) # (XB12_read_latency_shift_reg[0] & (!XB12_av_readdata_pre[4] & ((!XB9_read_latency_shift_reg[0]) # (!XB9_av_readdata_pre[4])))) ) ) );


--FC1L30 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[4]~24
FC1L30 = (!FC1L41 & ((!XB1_read_latency_shift_reg[0]) # (!XB1_av_readdata_pre[4])));


--FC1L34 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[5]~25
FC1L34 = ( XB4_av_readdata_pre[5] & ( XB9_av_readdata_pre[5] & ( (!XB9_read_latency_shift_reg[0] & (!SB2L1 & ((!XB10_read_latency_shift_reg[0]) # (!XB10_av_readdata_pre[5])))) ) ) ) # ( !XB4_av_readdata_pre[5] & ( XB9_av_readdata_pre[5] & ( (!XB9_read_latency_shift_reg[0] & ((!XB10_read_latency_shift_reg[0]) # (!XB10_av_readdata_pre[5]))) ) ) ) # ( XB4_av_readdata_pre[5] & ( !XB9_av_readdata_pre[5] & ( (!SB2L1 & ((!XB10_read_latency_shift_reg[0]) # (!XB10_av_readdata_pre[5]))) ) ) ) # ( !XB4_av_readdata_pre[5] & ( !XB9_av_readdata_pre[5] & ( (!XB10_read_latency_shift_reg[0]) # (!XB10_av_readdata_pre[5]) ) ) );


--FC1L38 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[6]~26
FC1L38 = ( !XB6_read_latency_shift_reg[0] & ( XB6_av_readdata_pre[6] & ( (!XB12_read_latency_shift_reg[0] & (((!XB9_read_latency_shift_reg[0]) # (!XB9_av_readdata_pre[6])))) # (XB12_read_latency_shift_reg[0] & (!XB12_av_readdata_pre[6] & ((!XB9_read_latency_shift_reg[0]) # (!XB9_av_readdata_pre[6])))) ) ) ) # ( XB6_read_latency_shift_reg[0] & ( !XB6_av_readdata_pre[6] & ( (!XB12_read_latency_shift_reg[0] & (((!XB9_read_latency_shift_reg[0]) # (!XB9_av_readdata_pre[6])))) # (XB12_read_latency_shift_reg[0] & (!XB12_av_readdata_pre[6] & ((!XB9_read_latency_shift_reg[0]) # (!XB9_av_readdata_pre[6])))) ) ) ) # ( !XB6_read_latency_shift_reg[0] & ( !XB6_av_readdata_pre[6] & ( (!XB12_read_latency_shift_reg[0] & (((!XB9_read_latency_shift_reg[0]) # (!XB9_av_readdata_pre[6])))) # (XB12_read_latency_shift_reg[0] & (!XB12_av_readdata_pre[6] & ((!XB9_read_latency_shift_reg[0]) # (!XB9_av_readdata_pre[6])))) ) ) );


--FC1L39 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[6]~27
FC1L39 = (!FC1L41 & ((!XB1_read_latency_shift_reg[0]) # (!XB1_av_readdata_pre[6])));


--RC1L880 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[0]~8
RC1L880 = (!XB1_read_latency_shift_reg[0] & (SB2L1 & (XB4_av_readdata_pre[8]))) # (XB1_read_latency_shift_reg[0] & (((SB2L1 & XB4_av_readdata_pre[8])) # (XB1_av_readdata_pre[8])));


--RC1L946 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[4]~8
RC1L946 = (!XB1_read_latency_shift_reg[0] & (SB2L1 & (XB4_av_readdata_pre[20]))) # (XB1_read_latency_shift_reg[0] & (((SB2L1 & XB4_av_readdata_pre[20])) # (XB1_av_readdata_pre[20])));


--RC1L217 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_exception~3
RC1L217 = ( RC1_D_iw[16] & ( RC1_D_iw[15] & ( (RC1_D_iw[14] & (RC1_D_iw[13] & (!RC1_D_iw[12] & RC1_D_iw[11]))) ) ) ) # ( RC1_D_iw[16] & ( !RC1_D_iw[15] & ( (RC1_D_iw[13] & ((!RC1_D_iw[12]) # ((!RC1_D_iw[14] & RC1_D_iw[11])))) ) ) );


--RC1L205 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_alu_subtract~0
RC1L205 = ( !RC1_D_iw[0] & ( (RC1_D_iw[4] & (!RC1_D_iw[3] & (!RC1_D_iw[2] $ (RC1_D_iw[1])))) ) );


--RC1L206 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_alu_subtract~1
RC1L206 = ( !RC1_D_iw[12] & ( RC1_D_iw[11] & ( (RC1_D_iw[16] & (RC1_D_iw[15] & (RC1_D_iw[14] & !RC1_D_iw[13]))) ) ) ) # ( !RC1_D_iw[12] & ( !RC1_D_iw[11] & ( (!RC1_D_iw[13] & (!RC1_D_iw[15] $ (!RC1_D_iw[14]))) ) ) );


--RC1L244 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_retaddr~2
RC1L244 = ( !RC1_D_iw[12] & ( (RC1_D_iw[14] & (RC1_D_iw[13] & (!RC1_D_iw[16] $ (!RC1_D_iw[15])))) ) );


--RC1L245 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_retaddr~3
RC1L245 = ( RC1_D_iw[12] & ( RC1_D_iw[11] & ( (RC1_D_iw[16] & (!RC1_D_iw[15] & (!RC1_D_iw[14] & RC1_D_iw[13]))) ) ) ) # ( !RC1_D_iw[12] & ( RC1_D_iw[11] & ( (RC1_D_iw[16] & (RC1_D_iw[13] & ((!RC1_D_iw[14]) # (RC1_D_iw[15])))) ) ) ) # ( !RC1_D_iw[12] & ( !RC1_D_iw[11] & ( (RC1_D_iw[16] & (!RC1_D_iw[14] & RC1_D_iw[13])) ) ) );


--RC1L233 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_ld~0
RC1L233 = ( RC1_D_iw[0] & ( (RC1_D_iw[1] & ((!RC1_D_iw[4]) # ((!RC1_D_iw[3] & RC1_D_iw[2])))) ) );


--RC1L311 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_wr_dst_reg~1
RC1L311 = ( RC1_D_iw[0] & ( (RC1_D_iw[2] & (!RC1_D_iw[1] & ((!RC1_D_iw[4]) # (!RC1_D_iw[3])))) ) );


--RC1L218 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_exception~4
RC1L218 = ( RC1_D_iw[1] & ( RC1_D_iw[0] & ( (!RC1_D_iw[5] & (RC1_D_iw[4] & (RC1_D_iw[3] & RC1_D_iw[2]))) ) ) ) # ( !RC1_D_iw[1] & ( RC1_D_iw[0] & ( (!RC1_D_iw[5] & (RC1_D_iw[4] & (RC1_D_iw[3] & RC1_D_iw[2]))) # (RC1_D_iw[5] & (!RC1_D_iw[4] & ((!RC1_D_iw[2])))) ) ) ) # ( RC1_D_iw[1] & ( !RC1_D_iw[0] & ( (RC1_D_iw[5] & (!RC1_D_iw[4] & (!RC1_D_iw[3] & !RC1_D_iw[2]))) ) ) );


--RC1L219 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_exception~5
RC1L219 = ( !RC1_D_iw[1] & ( RC1_D_iw[0] & ( (!RC1_D_iw[5] & (!RC1_D_iw[2] & ((RC1_D_iw[3]) # (RC1_D_iw[4])))) ) ) ) # ( RC1_D_iw[1] & ( !RC1_D_iw[0] & ( (!RC1_D_iw[5] & (!RC1_D_iw[2] & ((RC1_D_iw[3]) # (RC1_D_iw[4])))) ) ) );


--RC1L220 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_exception~6
RC1L220 = ( RC1_D_iw[1] & ( RC1_D_iw[0] & ( (RC1_D_iw[5] & (RC1_D_iw[4] & (RC1_D_iw[3] & RC1_D_iw[2]))) ) ) ) # ( !RC1_D_iw[1] & ( RC1_D_iw[0] & ( (RC1_D_iw[5] & (RC1_D_iw[4] & ((!RC1_D_iw[2]) # (RC1_D_iw[3])))) ) ) ) # ( RC1_D_iw[1] & ( !RC1_D_iw[0] & ( (RC1_D_iw[5] & (RC1_D_iw[4] & (RC1_D_iw[3] & RC1_D_iw[2]))) ) ) ) # ( !RC1_D_iw[1] & ( !RC1_D_iw[0] & ( (RC1_D_iw[5] & (RC1_D_iw[4] & (RC1_D_iw[3] & !RC1_D_iw[2]))) ) ) );


--RC1L226 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_implicit_dst_eretaddr~1
RC1L226 = ( RC1_D_iw[16] & ( !RC1_D_iw[15] & ( (RC1_D_iw[13] & ((!RC1_D_iw[11] & ((!RC1_D_iw[12]))) # (RC1_D_iw[11] & (!RC1_D_iw[14])))) ) ) );


--RC1L227 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_implicit_dst_eretaddr~2
RC1L227 = ( RC1_D_iw[12] & ( RC1_D_iw[11] & ( (!RC1_D_iw[16] & (((RC1_D_iw[13])))) # (RC1_D_iw[16] & ((!RC1_D_iw[15] & ((!RC1_D_iw[13]) # (RC1_D_iw[14]))) # (RC1_D_iw[15] & ((!RC1_D_iw[14]) # (RC1_D_iw[13]))))) ) ) ) # ( !RC1_D_iw[12] & ( RC1_D_iw[11] & ( (!RC1_D_iw[16] & (RC1_D_iw[15] & ((!RC1_D_iw[14]) # (!RC1_D_iw[13])))) # (RC1_D_iw[16] & (!RC1_D_iw[15] & (!RC1_D_iw[14] & !RC1_D_iw[13]))) ) ) ) # ( RC1_D_iw[12] & ( !RC1_D_iw[11] & ( (!RC1_D_iw[16] & (!RC1_D_iw[15] & (RC1_D_iw[14] & !RC1_D_iw[13]))) # (RC1_D_iw[16] & (!RC1_D_iw[13] $ (((RC1_D_iw[15] & RC1_D_iw[14]))))) ) ) ) # ( !RC1_D_iw[12] & ( !RC1_D_iw[11] & ( (!RC1_D_iw[16] & (!RC1_D_iw[14] & (!RC1_D_iw[15] $ (RC1_D_iw[13])))) # (RC1_D_iw[16] & (RC1_D_iw[15] & (RC1_D_iw[14]))) ) ) );


--RC1L228 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_implicit_dst_eretaddr~3
RC1L228 = ( RC1_D_iw[12] & ( RC1_D_iw[11] & ( (RC1_D_iw[16] & (!RC1_D_iw[15] & !RC1_D_iw[13])) ) ) ) # ( !RC1_D_iw[12] & ( RC1_D_iw[11] & ( (!RC1_D_iw[13] & ((!RC1_D_iw[16] & (RC1_D_iw[15] & RC1_D_iw[14])) # (RC1_D_iw[16] & (!RC1_D_iw[15] & !RC1_D_iw[14])))) ) ) ) # ( RC1_D_iw[12] & ( !RC1_D_iw[11] & ( (RC1_D_iw[16] & (!RC1_D_iw[15] & !RC1_D_iw[13])) ) ) );


--RC1L229 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_implicit_dst_eretaddr~4
RC1L229 = ( RC1_D_iw[12] & ( RC1_D_iw[11] & ( (!RC1_D_iw[16] & (!RC1_D_iw[15] & (RC1_D_iw[14] & RC1_D_iw[13]))) ) ) ) # ( !RC1_D_iw[12] & ( RC1_D_iw[11] & ( (!RC1_D_iw[16] & (RC1_D_iw[15] & !RC1_D_iw[14])) ) ) ) # ( RC1_D_iw[12] & ( !RC1_D_iw[11] & ( (!RC1_D_iw[16] & (!RC1_D_iw[15] & (RC1_D_iw[14] & !RC1_D_iw[13]))) ) ) ) # ( !RC1_D_iw[12] & ( !RC1_D_iw[11] & ( (!RC1_D_iw[16] & (!RC1_D_iw[14] & (!RC1_D_iw[15] $ (RC1_D_iw[13])))) ) ) );


--RC1L230 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_implicit_dst_eretaddr~5
RC1L230 = ( RC1_D_iw[12] & ( RC1_D_iw[11] & ( (RC1_D_iw[16] & ((!RC1_D_iw[15] & (RC1_D_iw[14] & RC1_D_iw[13])) # (RC1_D_iw[15] & (!RC1_D_iw[14])))) ) ) ) # ( RC1_D_iw[12] & ( !RC1_D_iw[11] & ( (RC1_D_iw[16] & (RC1_D_iw[15] & (!RC1_D_iw[14] & !RC1_D_iw[13]))) ) ) ) # ( !RC1_D_iw[12] & ( !RC1_D_iw[11] & ( (RC1_D_iw[16] & (RC1_D_iw[15] & RC1_D_iw[14])) ) ) );


--RC1L201 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_alu_force_xor~0
RC1L201 = ( RC1_D_iw[1] & ( !RC1_D_iw[0] & ( (!RC1_D_iw[4] & (((RC1_D_iw[2])))) # (RC1_D_iw[4] & (RC1_D_iw[3] & (!RC1_D_iw[5] $ (!RC1_D_iw[2])))) ) ) ) # ( !RC1_D_iw[1] & ( !RC1_D_iw[0] & ( (!RC1_D_iw[2] & ((!RC1_D_iw[5] & ((RC1_D_iw[3]))) # (RC1_D_iw[5] & (!RC1_D_iw[4])))) ) ) );


--RC1L202 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_alu_force_xor~1
RC1L202 = ( RC1_D_iw[1] & ( !RC1_D_iw[0] & ( (RC1_D_iw[2] & ((!RC1_D_iw[4]) # ((!RC1_D_iw[5] & RC1_D_iw[3])))) ) ) ) # ( !RC1_D_iw[1] & ( !RC1_D_iw[0] & ( (!RC1_D_iw[2] & ((!RC1_D_iw[5] & ((RC1_D_iw[3]))) # (RC1_D_iw[5] & (!RC1_D_iw[4])))) ) ) );


--RC1L203 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_alu_force_xor~2
RC1L203 = (!RC1L204 & ((RC1L202))) # (RC1L204 & (RC1L201));


--RC1L207 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_alu_subtract~2
RC1L207 = ( !RC1_D_iw[0] & ( (!RC1_D_iw[4] & (RC1_D_iw[3] & (!RC1_D_iw[2] $ (RC1_D_iw[1])))) ) );


--RC1L204 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_alu_force_xor~3
RC1L204 = ( !RC1_D_iw[12] & ( !RC1_D_iw[11] & ( (!RC1_D_iw[13] & ((!RC1_D_iw[16] & ((RC1_D_iw[14]))) # (RC1_D_iw[16] & (!RC1_D_iw[15])))) ) ) );


--RC1L235 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_logic~1
RC1L235 = ( RC1_D_iw[0] & ( RC1L234 ) ) # ( !RC1_D_iw[0] & ( RC1L234 ) ) # ( !RC1_D_iw[0] & ( !RC1L234 & ( (RC1_D_iw[2] & (!RC1_D_iw[1] & ((RC1_D_iw[3]) # (RC1_D_iw[4])))) ) ) );


--RC1L236 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_logic~2
RC1L236 = ( !RC1_D_iw[1] & ( !RC1_D_iw[0] & ( (!RC1_D_iw[5] & (RC1_D_iw[2] & ((RC1_D_iw[3]) # (RC1_D_iw[4])))) ) ) );


--RC1L249 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_shift_rot~0
RC1L249 = ( RC1_D_iw[12] & ( RC1_D_iw[11] & ( (!RC1_D_iw[13] & ((!RC1_D_iw[16]) # ((RC1_D_iw[15] & RC1_D_iw[14])))) ) ) ) # ( RC1_D_iw[12] & ( !RC1_D_iw[11] & ( (!RC1_D_iw[13] & ((!RC1_D_iw[14] & (!RC1_D_iw[16])) # (RC1_D_iw[14] & ((RC1_D_iw[15]))))) ) ) );


--RC1L250 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_shift_rot~1
RC1L250 = (RC1L249 & RC1L549);


--RC1L251 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_shift_rot~2
RC1L251 = ( !RC1_D_iw[13] & ( RC1_D_iw[12] & ( (RC1_D_iw[15] & (!RC1_D_iw[16] & ((!RC1_D_iw[14]) # (RC1_D_iw[11])))) ) ) );


--V1L262 is nios_system:u0|lab4:my_custom_ip_0|current_angle[9]~3
V1L262 = !V1L134;


--V1L260 is nios_system:u0|lab4:my_custom_ip_0|current_angle[8]~4
V1L260 = !V1L138;


--V1L257 is nios_system:u0|lab4:my_custom_ip_0|current_angle[6]~5
V1L257 = !V1L146;


--V1L254 is nios_system:u0|lab4:my_custom_ip_0|current_angle[4]~6
V1L254 = !V1L162;


--V1L270 is nios_system:u0|lab4:my_custom_ip_0|current_angle[15]~7
V1L270 = !V1L170;


--V1L268 is nios_system:u0|lab4:my_custom_ip_0|current_angle[14]~8
V1L268 = !V1L174;


--Z1L8 is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]~0
Z1L8 = !Z1_altera_reset_synchronizer_int_chain[3];


--CB1L54 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~0
CB1L54 = AMPP_FUNCTION(!T1_t_dav);


--JC1L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]~1
JC1L6 = !JC1L2;


--UB1L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|packet_in_progress~0
UB1L3 = !UB1L56;


--JC2L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]~1
JC2L6 = !JC2L2;


--UB2L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|packet_in_progress~0
UB2L3 = !UB2L59;


--V1L394 is nios_system:u0|lab4:my_custom_ip_0|max_angle[5]~1
V1L394 = !RC1_d_writedata[5];


--V1L397 is nios_system:u0|lab4:my_custom_ip_0|max_angle[7]~2
V1L397 = !RC1_d_writedata[7];


--V1L400 is nios_system:u0|lab4:my_custom_ip_0|max_angle[9]~3
V1L400 = !RC1_d_writedata[9];


--V1L402 is nios_system:u0|lab4:my_custom_ip_0|max_angle[10]~4
V1L402 = !RC1_d_writedata[10];


--V1L410 is nios_system:u0|lab4:my_custom_ip_0|max_angle[16]~5
V1L410 = !RC1_d_writedata[16];


--V1L408 is nios_system:u0|lab4:my_custom_ip_0|max_angle[15]~6
V1L408 = !RC1_d_writedata[15];


--V1L434 is nios_system:u0|lab4:my_custom_ip_0|min_angle[6]~1
V1L434 = !RC1_d_writedata[6];


--V1L439 is nios_system:u0|lab4:my_custom_ip_0|min_angle[9]~2
V1L439 = !RC1_d_writedata[9];


--V1L437 is nios_system:u0|lab4:my_custom_ip_0|min_angle[8]~3
V1L437 = !RC1_d_writedata[8];


--V1L431 is nios_system:u0|lab4:my_custom_ip_0|min_angle[4]~4
V1L431 = !RC1_d_writedata[4];


--V1L447 is nios_system:u0|lab4:my_custom_ip_0|min_angle[15]~5
V1L447 = !RC1_d_writedata[15];


--V1L445 is nios_system:u0|lab4:my_custom_ip_0|min_angle[14]~6
V1L445 = !RC1_d_writedata[14];


--XB3L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[3]~0
XB3L3 = !RC1_W_alu_result[2];


--ZC1L6 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0]~0
ZC1L6 = !UC1_writedata[0];


--ZC1L10 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[2]~1
ZC1L10 = !UC1_writedata[2];


--ZC1L8 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[1]~2
ZC1L8 = !UC1_writedata[1];


--XB1L15 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]~0
XB1L15 = !LB1_b_full;


--CB1L36 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read~0
CB1L36 = AMPP_FUNCTION(!CB1_read);


--CB1L99 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write~0
CB1L99 = AMPP_FUNCTION(!CB1_write);


--YD2L4 is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0
YD2L4 = GND;


--A1L117 is ~GND
A1L117 = GND;


--CB1L16 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[9]~_wirecell
CB1L16 = AMPP_FUNCTION(!CB1_count[9]);


--RC1L395 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[0]~_wirecell
RC1L395 = !RC1_E_shift_rot_cnt[0];


--KD1L3 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~1_wirecell
KD1L3 = !KD1L2;


