Protel Design System Design Rule Check
PCB File : D:\Users\Jonn\Documents\git\QUTMS_Radio\QUTMS-RADIO-COMPUTE-V00\RADC-B00-V00.PcbDoc
Date     : 8/03/2021
Time     : 9:14:07 PM

ERROR : More than 500 violations detected, DRC was stopped

Processing Rule : Clearance Constraint (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=10mil) (Max=40mil) (Preferred=20mil) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=1mil) (Max=100mil) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=10mil) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (9.717mil < 10mil) Between Pad D1-1(4557.402mil,2577.244mil) on Top Layer And Pad D1-2(4520mil,2577.244mil) on Top Layer [Top Solder] Mask Sliver [9.717mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.717mil < 10mil) Between Pad D1-2(4520mil,2577.244mil) on Top Layer And Pad D1-3(4482.598mil,2577.244mil) on Top Layer [Top Solder] Mask Sliver [9.717mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad D2-1(4624.804mil,5187.362mil) on Top Layer And Pad D2-2(4587.402mil,5187.362mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad D2-2(4587.402mil,5187.362mil) on Top Layer And Pad D2-3(4550mil,5187.362mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad D4-2(5191.181mil,3085mil) on Top Layer And Pad D4-3(5191.181mil,3122.402mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Pad J7-4(5240mil,5765mil) on Multi-Layer And Pad J7-6(5290mil,5765mil) on Multi-Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Pad J7-7(5340mil,5715mil) on Multi-Layer And Pad J7-8(5340mil,5765mil) on Multi-Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Pad J7-7(5340mil,5715mil) on Multi-Layer And Pad J7-9(5390mil,5715mil) on Multi-Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad SD1-1(5661.024mil,3101.181mil) on Top Layer And Pad SD1-2(5661.024mil,3057.874mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad SD1-2(5661.024mil,3057.874mil) on Top Layer And Pad SD1-3(5661.024mil,3014.567mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad SD1-7(5661.024mil,2841.338mil) on Top Layer And Pad SD1-8(5661.024mil,2798.031mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.921mil < 10mil) Between Pad U10-1(4269.488mil,4874.528mil) on Top Layer And Pad U10-12(4290.158mil,4876.496mil) on Top Layer [Top Solder] Mask Sliver [4.921mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.937mil < 10mil) Between Pad U10-1(4269.488mil,4874.528mil) on Top Layer And Pad U10-2(4269.488mil,4854.842mil) on Top Layer [Top Solder] Mask Sliver [3.937mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.937mil < 10mil) Between Pad U10-1(4269.488mil,4874.528mil) on Top Layer And Region (0 hole(s)) Top Solder [Top Solder] Mask Sliver [3.937mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.921mil < 10mil) Between Pad U10-1(4269.488mil,4874.528mil) on Top Layer And Region (0 hole(s)) Top Solder [Top Solder] Mask Sliver [4.921mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.921mil < 10mil) Between Pad U10-10(4330.512mil,4874.528mil) on Top Layer And Pad U10-11(4309.842mil,4876.496mil) on Top Layer [Top Solder] Mask Sliver [4.921mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.937mil < 10mil) Between Pad U10-10(4330.512mil,4874.528mil) on Top Layer And Pad U10-9(4330.512mil,4854.842mil) on Top Layer [Top Solder] Mask Sliver [3.937mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.937mil < 10mil) Between Pad U10-10(4330.512mil,4874.528mil) on Top Layer And Region (0 hole(s)) Top Solder [Top Solder] Mask Sliver [3.937mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.921mil < 10mil) Between Pad U10-10(4330.512mil,4874.528mil) on Top Layer And Region (0 hole(s)) Top Solder [Top Solder] Mask Sliver [4.921mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.906mil < 10mil) Between Pad U10-11(4309.842mil,4876.496mil) on Top Layer And Pad U10-12(4290.158mil,4876.496mil) on Top Layer [Top Solder] Mask Sliver [5.906mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.687mil < 10mil) Between Pad U10-11(4309.842mil,4876.496mil) on Top Layer And Pad U10-9(4330.512mil,4854.842mil) on Top Layer [Top Solder] Mask Sliver [7.687mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.921mil < 10mil) Between Pad U10-11(4309.842mil,4876.496mil) on Top Layer And Region (0 hole(s)) Top Solder [Top Solder] Mask Sliver [4.921mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.906mil < 10mil) Between Pad U10-11(4309.842mil,4876.496mil) on Top Layer And Region (0 hole(s)) Top Solder [Top Solder] Mask Sliver [5.906mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.687mil < 10mil) Between Pad U10-11(4309.842mil,4876.496mil) on Top Layer And Region (0 hole(s)) Top Solder [Top Solder] Mask Sliver [7.687mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.687mil < 10mil) Between Pad U10-12(4290.158mil,4876.496mil) on Top Layer And Pad U10-2(4269.488mil,4854.842mil) on Top Layer [Top Solder] Mask Sliver [7.687mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.921mil < 10mil) Between Pad U10-12(4290.158mil,4876.496mil) on Top Layer And Region (0 hole(s)) Top Solder [Top Solder] Mask Sliver [4.921mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.906mil < 10mil) Between Pad U10-12(4290.158mil,4876.496mil) on Top Layer And Region (0 hole(s)) Top Solder [Top Solder] Mask Sliver [5.906mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.687mil < 10mil) Between Pad U10-12(4290.158mil,4876.496mil) on Top Layer And Region (0 hole(s)) Top Solder [Top Solder] Mask Sliver [7.687mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.937mil < 10mil) Between Pad U10-2(4269.488mil,4854.842mil) on Top Layer And Pad U10-3(4269.488mil,4835.158mil) on Top Layer [Top Solder] Mask Sliver [3.937mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.937mil < 10mil) Between Pad U10-2(4269.488mil,4854.842mil) on Top Layer And Region (0 hole(s)) Top Solder [Top Solder] Mask Sliver [3.937mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.937mil < 10mil) Between Pad U10-2(4269.488mil,4854.842mil) on Top Layer And Region (0 hole(s)) Top Solder [Top Solder] Mask Sliver [3.937mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.687mil < 10mil) Between Pad U10-2(4269.488mil,4854.842mil) on Top Layer And Region (0 hole(s)) Top Solder [Top Solder] Mask Sliver [7.687mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.937mil < 10mil) Between Pad U10-3(4269.488mil,4835.158mil) on Top Layer And Pad U10-4(4269.488mil,4815.472mil) on Top Layer [Top Solder] Mask Sliver [3.937mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.687mil < 10mil) Between Pad U10-3(4269.488mil,4835.158mil) on Top Layer And Pad U10-5(4290.158mil,4813.504mil) on Top Layer [Top Solder] Mask Sliver [7.687mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.937mil < 10mil) Between Pad U10-3(4269.488mil,4835.158mil) on Top Layer And Region (0 hole(s)) Top Solder [Top Solder] Mask Sliver [3.937mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.937mil < 10mil) Between Pad U10-3(4269.488mil,4835.158mil) on Top Layer And Region (0 hole(s)) Top Solder [Top Solder] Mask Sliver [3.937mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.687mil < 10mil) Between Pad U10-3(4269.488mil,4835.158mil) on Top Layer And Region (0 hole(s)) Top Solder [Top Solder] Mask Sliver [7.687mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.921mil < 10mil) Between Pad U10-4(4269.488mil,4815.472mil) on Top Layer And Pad U10-5(4290.158mil,4813.504mil) on Top Layer [Top Solder] Mask Sliver [4.921mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.937mil < 10mil) Between Pad U10-4(4269.488mil,4815.472mil) on Top Layer And Region (0 hole(s)) Top Solder [Top Solder] Mask Sliver [3.937mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.921mil < 10mil) Between Pad U10-4(4269.488mil,4815.472mil) on Top Layer And Region (0 hole(s)) Top Solder [Top Solder] Mask Sliver [4.921mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.906mil < 10mil) Between Pad U10-5(4290.158mil,4813.504mil) on Top Layer And Pad U10-6(4309.842mil,4813.504mil) on Top Layer [Top Solder] Mask Sliver [5.906mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.921mil < 10mil) Between Pad U10-5(4290.158mil,4813.504mil) on Top Layer And Region (0 hole(s)) Top Solder [Top Solder] Mask Sliver [4.921mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.906mil < 10mil) Between Pad U10-5(4290.158mil,4813.504mil) on Top Layer And Region (0 hole(s)) Top Solder [Top Solder] Mask Sliver [5.906mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.687mil < 10mil) Between Pad U10-5(4290.158mil,4813.504mil) on Top Layer And Region (0 hole(s)) Top Solder [Top Solder] Mask Sliver [7.687mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.921mil < 10mil) Between Pad U10-6(4309.842mil,4813.504mil) on Top Layer And Pad U10-7(4330.512mil,4815.472mil) on Top Layer [Top Solder] Mask Sliver [4.921mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.687mil < 10mil) Between Pad U10-6(4309.842mil,4813.504mil) on Top Layer And Pad U10-8(4330.512mil,4835.158mil) on Top Layer [Top Solder] Mask Sliver [7.687mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.921mil < 10mil) Between Pad U10-6(4309.842mil,4813.504mil) on Top Layer And Region (0 hole(s)) Top Solder [Top Solder] Mask Sliver [4.921mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.906mil < 10mil) Between Pad U10-6(4309.842mil,4813.504mil) on Top Layer And Region (0 hole(s)) Top Solder [Top Solder] Mask Sliver [5.906mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.687mil < 10mil) Between Pad U10-6(4309.842mil,4813.504mil) on Top Layer And Region (0 hole(s)) Top Solder [Top Solder] Mask Sliver [7.687mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.937mil < 10mil) Between Pad U10-7(4330.512mil,4815.472mil) on Top Layer And Pad U10-8(4330.512mil,4835.158mil) on Top Layer [Top Solder] Mask Sliver [3.937mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.937mil < 10mil) Between Pad U10-7(4330.512mil,4815.472mil) on Top Layer And Region (0 hole(s)) Top Solder [Top Solder] Mask Sliver [3.937mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.921mil < 10mil) Between Pad U10-7(4330.512mil,4815.472mil) on Top Layer And Region (0 hole(s)) Top Solder [Top Solder] Mask Sliver [4.921mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.937mil < 10mil) Between Pad U10-8(4330.512mil,4835.158mil) on Top Layer And Pad U10-9(4330.512mil,4854.842mil) on Top Layer [Top Solder] Mask Sliver [3.937mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.937mil < 10mil) Between Pad U10-8(4330.512mil,4835.158mil) on Top Layer And Region (0 hole(s)) Top Solder [Top Solder] Mask Sliver [3.937mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.937mil < 10mil) Between Pad U10-8(4330.512mil,4835.158mil) on Top Layer And Region (0 hole(s)) Top Solder [Top Solder] Mask Sliver [3.937mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.687mil < 10mil) Between Pad U10-8(4330.512mil,4835.158mil) on Top Layer And Region (0 hole(s)) Top Solder [Top Solder] Mask Sliver [7.687mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.937mil < 10mil) Between Pad U10-9(4330.512mil,4854.842mil) on Top Layer And Region (0 hole(s)) Top Solder [Top Solder] Mask Sliver [3.937mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.937mil < 10mil) Between Pad U10-9(4330.512mil,4854.842mil) on Top Layer And Region (0 hole(s)) Top Solder [Top Solder] Mask Sliver [3.937mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.687mil < 10mil) Between Pad U10-9(4330.512mil,4854.842mil) on Top Layer And Region (0 hole(s)) Top Solder [Top Solder] Mask Sliver [7.687mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad U3-2(3506.063mil,4407.283mil) on Top Layer And Pad U3-4(3513.937mil,4442.717mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U3-3(3541.496mil,4425mil) on Top Layer And Pad U3-4(3513.937mil,4442.717mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U4-1(3171.929mil,5309.134mil) on Top Layer And Pad U4-2(3171.929mil,5289.449mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.795mil < 10mil) Between Pad U4-10(3284.134mil,5309.134mil) on Top Layer And Pad U4-11(3228.032mil,5269.764mil) on Top Layer [Top Solder] Mask Sliver [4.795mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U4-10(3284.134mil,5309.134mil) on Top Layer And Pad U4-9(3284.134mil,5289.449mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.795mil < 10mil) Between Pad U4-11(3228.032mil,5269.764mil) on Top Layer And Pad U4-2(3171.929mil,5289.449mil) on Top Layer [Top Solder] Mask Sliver [4.795mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.795mil < 10mil) Between Pad U4-11(3228.032mil,5269.764mil) on Top Layer And Pad U4-3(3171.929mil,5269.764mil) on Top Layer [Top Solder] Mask Sliver [4.795mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.795mil < 10mil) Between Pad U4-11(3228.032mil,5269.764mil) on Top Layer And Pad U4-4(3171.929mil,5250.079mil) on Top Layer [Top Solder] Mask Sliver [4.795mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.795mil < 10mil) Between Pad U4-11(3228.032mil,5269.764mil) on Top Layer And Pad U4-5(3171.929mil,5230.394mil) on Top Layer [Top Solder] Mask Sliver [4.795mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.795mil < 10mil) Between Pad U4-11(3228.032mil,5269.764mil) on Top Layer And Pad U4-7(3284.134mil,5250.079mil) on Top Layer [Top Solder] Mask Sliver [4.795mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.795mil < 10mil) Between Pad U4-11(3228.032mil,5269.764mil) on Top Layer And Pad U4-8(3284.134mil,5269.764mil) on Top Layer [Top Solder] Mask Sliver [4.795mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.795mil < 10mil) Between Pad U4-11(3228.032mil,5269.764mil) on Top Layer And Pad U4-9(3284.134mil,5289.449mil) on Top Layer [Top Solder] Mask Sliver [4.795mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U4-2(3171.929mil,5289.449mil) on Top Layer And Pad U4-3(3171.929mil,5269.764mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U4-3(3171.929mil,5269.764mil) on Top Layer And Pad U4-4(3171.929mil,5250.079mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U4-4(3171.929mil,5250.079mil) on Top Layer And Pad U4-5(3171.929mil,5230.394mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U4-6(3284.134mil,5230.394mil) on Top Layer And Pad U4-7(3284.134mil,5250.079mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U4-7(3284.134mil,5250.079mil) on Top Layer And Pad U4-8(3284.134mil,5269.764mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U4-8(3284.134mil,5269.764mil) on Top Layer And Pad U4-9(3284.134mil,5289.449mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.402mil < 10mil) Between Pad U5-4(3818.01mil,5221.126mil) on Top Layer And Pad U5-5(3855.412mil,5221.126mil) on Top Layer [Top Solder] Mask Sliver [9.402mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.402mil < 10mil) Between Pad U5-5(3855.412mil,5221.126mil) on Top Layer And Pad U5-6(3892.813mil,5221.126mil) on Top Layer [Top Solder] Mask Sliver [9.402mil]
Rule Violations :79

Processing Rule : Silk To Solder Mask (Clearance=10mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (9.986mil < 10mil) Between Arc (2401.575mil,5708.661mil) on Top Overlay And Pad TP2-1(2401.575mil,5708.661mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [9.986mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.986mil < 10mil) Between Arc (2559.055mil,5708.661mil) on Top Overlay And Pad TP1-1(2559.055mil,5708.661mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [9.986mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.165mil < 10mil) Between Arc (3140mil,2920mil) on Top Overlay And Pad U6B-1(3138.386mil,2881.181mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.165mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.165mil < 10mil) Between Arc (3540mil,2920mil) on Top Overlay And Pad U6A-1(3538.386mil,2881.181mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.165mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.795mil < 10mil) Between Arc (4106.811mil,2568.937mil) on Top Overlay And Pad U9-1(4136.732mil,2565mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad C10-1(3473.764mil,4110mil) on Top Layer And Track (3445mil,4080mil)(3445mil,4140mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C10-1(3473.764mil,4110mil) on Top Layer And Track (3445mil,4080mil)(3495mil,4080mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C10-1(3473.764mil,4110mil) on Top Layer And Track (3445mil,4140mil)(3495mil,4140mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C10-1(3473.764mil,4110mil) on Top Layer And Track (3445mil,4140mil)(3495mil,4140mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C10-2(3536.236mil,4110mil) on Top Layer And Track (3515mil,4080mil)(3565mil,4080mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C10-2(3536.236mil,4110mil) on Top Layer And Track (3515mil,4140mil)(3565mil,4140mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C10-2(3536.236mil,4110mil) on Top Layer And Track (3515mil,4140mil)(3565mil,4140mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.433mil < 10mil) Between Pad C10-2(3536.236mil,4110mil) on Top Layer And Track (3564.606mil,3929.606mil)(3564.606mil,4630.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.433mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad C10-2(3536.236mil,4110mil) on Top Layer And Track (3565mil,4080mil)(3565mil,4140mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C1-1(4365mil,2561.236mil) on Top Layer And Track (4335mil,2540mil)(4335mil,2590mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad C1-1(4365mil,2561.236mil) on Top Layer And Track (4335mil,2590mil)(4395mil,2590mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C1-1(4365mil,2561.236mil) on Top Layer And Track (4395mil,2540mil)(4395mil,2590mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C1-1(4365mil,2561.236mil) on Top Layer And Track (4395mil,2540mil)(4395mil,2590mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C11-1(4050mil,3838.764mil) on Top Layer And Track (4020mil,3810mil)(4020mil,3860mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad C11-1(4050mil,3838.764mil) on Top Layer And Track (4020mil,3810mil)(4080mil,3810mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C11-1(4050mil,3838.764mil) on Top Layer And Track (4080mil,3810mil)(4080mil,3860mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.433mil < 10mil) Between Pad C11-2(4050mil,3901.236mil) on Top Layer And Track (3564.606mil,3929.606mil)(4265.394mil,3929.606mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.433mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C11-2(4050mil,3901.236mil) on Top Layer And Track (4020mil,3880mil)(4020mil,3930mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad C11-2(4050mil,3901.236mil) on Top Layer And Track (4020mil,3930mil)(4080mil,3930mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C11-2(4050mil,3901.236mil) on Top Layer And Track (4080mil,3880mil)(4080mil,3930mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C1-2(4365mil,2498.764mil) on Top Layer And Track (4335mil,2470mil)(4335mil,2520mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad C1-2(4365mil,2498.764mil) on Top Layer And Track (4335mil,2470mil)(4395mil,2470mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C1-2(4365mil,2498.764mil) on Top Layer And Track (4395mil,2470mil)(4395mil,2520mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C1-2(4365mil,2498.764mil) on Top Layer And Track (4395mil,2470mil)(4395mil,2520mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad C13-1(4133.764mil,2635mil) on Top Layer And Track (4105mil,2605mil)(4105mil,2665mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C13-1(4133.764mil,2635mil) on Top Layer And Track (4105mil,2605mil)(4155mil,2605mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C13-1(4133.764mil,2635mil) on Top Layer And Track (4105mil,2665mil)(4155mil,2665mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C13-2(4196.236mil,2635mil) on Top Layer And Track (4175mil,2605mil)(4225mil,2605mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C13-2(4196.236mil,2635mil) on Top Layer And Track (4175mil,2665mil)(4225mil,2665mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad C13-2(4196.236mil,2635mil) on Top Layer And Track (4225mil,2605mil)(4225mil,2665mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C14-1(4455mil,4876.236mil) on Top Layer And Track (4425mil,4855mil)(4425mil,4905mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad C14-1(4455mil,4876.236mil) on Top Layer And Track (4425mil,4905mil)(4485mil,4905mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C14-1(4455mil,4876.236mil) on Top Layer And Track (4485mil,4855mil)(4485mil,4905mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C14-2(4455mil,4813.764mil) on Top Layer And Track (4425mil,4785mil)(4425mil,4835mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad C14-2(4455mil,4813.764mil) on Top Layer And Track (4425mil,4785mil)(4485mil,4785mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C14-2(4455mil,4813.764mil) on Top Layer And Track (4485mil,4785mil)(4485mil,4835mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C15-1(5230mil,2730mil) on Top Layer And Track (5200mil,2701.236mil)(5200mil,2751.236mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C15-1(5230mil,2730mil) on Top Layer And Track (5200mil,2701.236mil)(5200mil,2751.236mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad C15-1(5230mil,2730mil) on Top Layer And Track (5200mil,2701.236mil)(5260mil,2701.236mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C15-1(5230mil,2730mil) on Top Layer And Track (5260mil,2701.236mil)(5260mil,2751.236mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C15-2(5230mil,2792.472mil) on Top Layer And Track (5200mil,2771.236mil)(5200mil,2821.236mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C15-2(5230mil,2792.472mil) on Top Layer And Track (5200mil,2771.236mil)(5200mil,2821.236mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad C15-2(5230mil,2792.472mil) on Top Layer And Track (5200mil,2821.236mil)(5260mil,2821.236mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C15-2(5230mil,2792.472mil) on Top Layer And Track (5260mil,2771.236mil)(5260mil,2821.236mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C16-1(5110mil,2730mil) on Top Layer And Track (5080mil,2701.236mil)(5080mil,2751.236mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad C16-1(5110mil,2730mil) on Top Layer And Track (5080mil,2701.236mil)(5140mil,2701.236mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C16-1(5110mil,2730mil) on Top Layer And Track (5140mil,2701.236mil)(5140mil,2751.236mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C16-1(5110mil,2730mil) on Top Layer And Track (5140mil,2701.236mil)(5140mil,2751.236mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C16-2(5110mil,2792.472mil) on Top Layer And Track (5080mil,2771.236mil)(5080mil,2821.236mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad C16-2(5110mil,2792.472mil) on Top Layer And Track (5080mil,2821.236mil)(5140mil,2821.236mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C16-2(5110mil,2792.472mil) on Top Layer And Track (5140mil,2771.236mil)(5140mil,2821.236mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C16-2(5110mil,2792.472mil) on Top Layer And Track (5140mil,2771.236mil)(5140mil,2821.236mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C17-1(5170mil,2730mil) on Top Layer And Track (5140mil,2701.236mil)(5140mil,2751.236mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C17-1(5170mil,2730mil) on Top Layer And Track (5140mil,2701.236mil)(5140mil,2751.236mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad C17-1(5170mil,2730mil) on Top Layer And Track (5140mil,2701.236mil)(5200mil,2701.236mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C17-1(5170mil,2730mil) on Top Layer And Track (5200mil,2701.236mil)(5200mil,2751.236mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C17-1(5170mil,2730mil) on Top Layer And Track (5200mil,2701.236mil)(5200mil,2751.236mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C17-2(5170mil,2792.472mil) on Top Layer And Track (5140mil,2771.236mil)(5140mil,2821.236mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C17-2(5170mil,2792.472mil) on Top Layer And Track (5140mil,2771.236mil)(5140mil,2821.236mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad C17-2(5170mil,2792.472mil) on Top Layer And Track (5140mil,2821.236mil)(5200mil,2821.236mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C17-2(5170mil,2792.472mil) on Top Layer And Track (5200mil,2771.236mil)(5200mil,2821.236mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C17-2(5170mil,2792.472mil) on Top Layer And Track (5200mil,2771.236mil)(5200mil,2821.236mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.756mil < 10mil) Between Pad C18-1(3196.236mil,5455mil) on Top Layer And Track (3075.551mil,5422.244mil)(3380.512mil,5422.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.756mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C18-1(3196.236mil,5455mil) on Top Layer And Track (3175mil,5425mil)(3225mil,5425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C18-1(3196.236mil,5455mil) on Top Layer And Track (3175mil,5485mil)(3225mil,5485mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad C18-1(3196.236mil,5455mil) on Top Layer And Track (3225mil,5425mil)(3225mil,5485mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.756mil < 10mil) Between Pad C18-2(3133.764mil,5455mil) on Top Layer And Track (3075.551mil,5422.244mil)(3380.512mil,5422.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.756mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad C18-2(3133.764mil,5455mil) on Top Layer And Track (3105mil,5425mil)(3105mil,5485mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C18-2(3133.764mil,5455mil) on Top Layer And Track (3105mil,5425mil)(3155mil,5425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C18-2(3133.764mil,5455mil) on Top Layer And Track (3105mil,5485mil)(3155mil,5485mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.756mil < 10mil) Between Pad C19-1(3258.764mil,5455mil) on Top Layer And Track (3075.551mil,5422.244mil)(3380.512mil,5422.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.756mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad C19-1(3258.764mil,5455mil) on Top Layer And Track (3230mil,5425mil)(3230mil,5485mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C19-1(3258.764mil,5455mil) on Top Layer And Track (3230mil,5425mil)(3280mil,5425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C19-1(3258.764mil,5455mil) on Top Layer And Track (3230mil,5485mil)(3280mil,5485mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.756mil < 10mil) Between Pad C19-2(3321.236mil,5455mil) on Top Layer And Track (3075.551mil,5422.244mil)(3380.512mil,5422.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.756mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C19-2(3321.236mil,5455mil) on Top Layer And Track (3300mil,5425mil)(3350mil,5425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C19-2(3321.236mil,5455mil) on Top Layer And Track (3300mil,5485mil)(3350mil,5485mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad C19-2(3321.236mil,5455mil) on Top Layer And Track (3350mil,5425mil)(3350mil,5485mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.488mil < 10mil) Between Pad C20-1(4030mil,5311.236mil) on Top Layer And Track (4000.512mil,5118.583mil)(4000.512mil,5423.543mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.488mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C20-1(4030mil,5311.236mil) on Top Layer And Track (4000mil,5290mil)(4000mil,5340mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad C20-1(4030mil,5311.236mil) on Top Layer And Track (4000mil,5340mil)(4060mil,5340mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad C20-1(4030mil,5311.236mil) on Top Layer And Track (4060mil,5140mil)(4060mil,5400mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C20-1(4030mil,5311.236mil) on Top Layer And Track (4060mil,5290mil)(4060mil,5340mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.488mil < 10mil) Between Pad C20-2(4030mil,5248.764mil) on Top Layer And Track (4000.512mil,5118.583mil)(4000.512mil,5423.543mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.488mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C20-2(4030mil,5248.764mil) on Top Layer And Track (4000mil,5220mil)(4000mil,5270mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad C20-2(4030mil,5248.764mil) on Top Layer And Track (4000mil,5220mil)(4060mil,5220mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad C20-2(4030mil,5248.764mil) on Top Layer And Track (4060mil,5140mil)(4060mil,5400mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C20-2(4030mil,5248.764mil) on Top Layer And Track (4060mil,5220mil)(4060mil,5270mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.418mil < 10mil) Between Pad C21-1(3478.918mil,5000mil) on Top Layer And Track (3445mil,4955mil)(3445mil,5045mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.418mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad C21-1(3478.918mil,5000mil) on Top Layer And Track (3445mil,4955mil)(3510mil,4955mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad C21-1(3478.918mil,5000mil) on Top Layer And Track (3445mil,5045mil)(3510mil,5045mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad C21-2(3611.082mil,5000mil) on Top Layer And Track (3580mil,4955mil)(3645mil,4955mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad C21-2(3611.082mil,5000mil) on Top Layer And Track (3580mil,5045mil)(3645mil,5045mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.418mil < 10mil) Between Pad C21-2(3611.082mil,5000mil) on Top Layer And Track (3645mil,4955mil)(3645mil,5045mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.418mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.882mil < 10mil) Between Pad C22-1(4211.008mil,5465mil) on Top Layer And Track (4060mil,5400mil)(4375mil,5400mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.882mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.418mil < 10mil) Between Pad C22-1(4211.008mil,5465mil) on Top Layer And Track (4175mil,5400mil)(4175mil,5530mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.418mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.882mil < 10mil) Between Pad C22-1(4211.008mil,5465mil) on Top Layer And Track (4175mil,5400mil)(4245mil,5400mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.882mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.882mil < 10mil) Between Pad C22-1(4211.008mil,5465mil) on Top Layer And Track (4175mil,5530mil)(4245mil,5530mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.882mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.882mil < 10mil) Between Pad C22-2(4338.992mil,5465mil) on Top Layer And Track (4060mil,5400mil)(4375mil,5400mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.882mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.882mil < 10mil) Between Pad C22-2(4338.992mil,5465mil) on Top Layer And Track (4305mil,5400mil)(4375mil,5400mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.882mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.882mil < 10mil) Between Pad C22-2(4338.992mil,5465mil) on Top Layer And Track (4305mil,5530mil)(4375mil,5530mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.882mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.359mil < 10mil) Between Pad C22-2(4338.992mil,5465mil) on Top Layer And Track (4375mil,5140mil)(4375mil,5400mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.359mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.418mil < 10mil) Between Pad C22-2(4338.992mil,5465mil) on Top Layer And Track (4375mil,5400mil)(4375mil,5530mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.418mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C23A-2(3405mil,2798.764mil) on Top Layer And Track (3375mil,2770mil)(3375mil,2820mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad C23A-2(3405mil,2798.764mil) on Top Layer And Track (3375mil,2770mil)(3435mil,2770mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad C23A-2(3405mil,2798.764mil) on Top Layer And Track (3435mil,2755mil)(3435mil,2905mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C23A-2(3405mil,2798.764mil) on Top Layer And Track (3435mil,2770mil)(3435mil,2820mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.134mil < 10mil) Between Pad C24A-1(4746.236mil,4010mil) on Top Layer And Track (4540.827mil,3976.929mil)(4769.173mil,3976.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.134mil < 10mil) Between Pad C24A-1(4746.236mil,4010mil) on Top Layer And Track (4540.827mil,4043.071mil)(4769.173mil,4043.071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C24A-1(4746.236mil,4010mil) on Top Layer And Track (4725mil,3980mil)(4775mil,3980mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C24A-1(4746.236mil,4010mil) on Top Layer And Track (4725mil,4040mil)(4775mil,4040mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad C24A-1(4746.236mil,4010mil) on Top Layer And Track (4775mil,3980mil)(4775mil,4040mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.134mil < 10mil) Between Pad C24A-2(4683.764mil,4010mil) on Top Layer And Track (4540.827mil,3976.929mil)(4769.173mil,3976.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.134mil < 10mil) Between Pad C24A-2(4683.764mil,4010mil) on Top Layer And Track (4540.827mil,4043.071mil)(4769.173mil,4043.071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad C24A-2(4683.764mil,4010mil) on Top Layer And Track (4655mil,3980mil)(4655mil,4040mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad C24A-2(4683.764mil,4010mil) on Top Layer And Track (4655mil,3980mil)(4655mil,4040mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C24A-2(4683.764mil,4010mil) on Top Layer And Track (4655mil,3980mil)(4705mil,3980mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C24A-2(4683.764mil,4010mil) on Top Layer And Track (4655mil,4040mil)(4705mil,4040mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.134mil < 10mil) Between Pad C24B-1(4746.236mil,4210mil) on Top Layer And Track (4540.827mil,4176.929mil)(4769.173mil,4176.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C24B-1(4746.236mil,4210mil) on Top Layer And Track (4725mil,4180mil)(4775mil,4180mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C24B-1(4746.236mil,4210mil) on Top Layer And Track (4725mil,4240mil)(4775mil,4240mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad C24B-1(4746.236mil,4210mil) on Top Layer And Track (4775mil,4180mil)(4775mil,4240mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.134mil < 10mil) Between Pad C24B-2(4683.764mil,4210mil) on Top Layer And Track (4540.827mil,4176.929mil)(4769.173mil,4176.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad C24B-2(4683.764mil,4210mil) on Top Layer And Track (4655mil,4180mil)(4655mil,4240mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad C24B-2(4683.764mil,4210mil) on Top Layer And Track (4655mil,4180mil)(4655mil,4240mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C24B-2(4683.764mil,4210mil) on Top Layer And Track (4655mil,4180mil)(4705mil,4180mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C24B-2(4683.764mil,4210mil) on Top Layer And Track (4655mil,4240mil)(4705mil,4240mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.433mil < 10mil) Between Pad C5-2(3780mil,3901.236mil) on Top Layer And Track (3564.606mil,3929.606mil)(4265.394mil,3929.606mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.433mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C5-2(3780mil,3901.236mil) on Top Layer And Track (3750mil,3880mil)(3750mil,3930mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C5-2(3780mil,3901.236mil) on Top Layer And Track (3750mil,3880mil)(3750mil,3930mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad C5-2(3780mil,3901.236mil) on Top Layer And Track (3750mil,3930mil)(3810mil,3930mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C5-2(3780mil,3901.236mil) on Top Layer And Track (3810mil,3880mil)(3810mil,3930mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C6-1(4130mil,3838.764mil) on Top Layer And Track (4100mil,3810mil)(4100mil,3860mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad C6-1(4130mil,3838.764mil) on Top Layer And Track (4100mil,3810mil)(4160mil,3810mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C6-1(4130mil,3838.764mil) on Top Layer And Track (4160mil,3810mil)(4160mil,3860mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C7-1(4356.236mil,4460mil) on Top Layer And Track (4335mil,4430mil)(4385mil,4430mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C7-1(4356.236mil,4460mil) on Top Layer And Track (4335mil,4490mil)(4385mil,4490mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad C7-1(4356.236mil,4460mil) on Top Layer And Track (4385mil,4430mil)(4385mil,4490mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C9-1(3720mil,3838.764mil) on Top Layer And Track (3690mil,3810mil)(3690mil,3860mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad C9-1(3720mil,3838.764mil) on Top Layer And Track (3690mil,3810mil)(3750mil,3810mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C9-1(3720mil,3838.764mil) on Top Layer And Track (3750mil,3810mil)(3750mil,3860mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C9-1(3720mil,3838.764mil) on Top Layer And Track (3750mil,3810mil)(3750mil,3860mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.654mil < 10mil) Between Pad D13A-1(3462.598mil,2625.63mil) on Top Layer And Track (3490mil,2635mil)(3510mil,2635mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.654mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.654mil < 10mil) Between Pad D13A-2(3537.402mil,2625.63mil) on Top Layer And Track (3490mil,2635mil)(3510mil,2635mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.654mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.654mil < 10mil) Between Pad D14A-1(5309.37mil,4617.598mil) on Top Layer And Track (5300mil,4665mil)(5300mil,4645mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.654mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.654mil < 10mil) Between Pad D14A-2(5309.37mil,4692.401mil) on Top Layer And Track (5300mil,4665mil)(5300mil,4645mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.654mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.654mil < 10mil) Between Pad D14B-1(5309.37mil,4477.598mil) on Top Layer And Track (5300mil,4505mil)(5300mil,4525mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.654mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.654mil < 10mil) Between Pad D14B-2(5309.37mil,4552.402mil) on Top Layer And Track (5300mil,4505mil)(5300mil,4525mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.654mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.654mil < 10mil) Between Pad D15A-1(5309.37mil,4897.599mil) on Top Layer And Track (5300mil,4925mil)(5300mil,4945mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.654mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.654mil < 10mil) Between Pad D15A-2(5309.37mil,4972.402mil) on Top Layer And Track (5300mil,4925mil)(5300mil,4945mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.654mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.654mil < 10mil) Between Pad D15B-1(5309.37mil,4757.598mil) on Top Layer And Track (5300mil,4785mil)(5300mil,4805mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.654mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.654mil < 10mil) Between Pad D15B-2(5309.37mil,4832.402mil) on Top Layer And Track (5300mil,4785mil)(5300mil,4805mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.654mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad DS1-1(4165mil,2216.236mil) on Top Layer And Track (4135mil,2195mil)(4135mil,2245mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad DS1-1(4165mil,2216.236mil) on Top Layer And Track (4135mil,2245mil)(4195mil,2245mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad DS1-1(4165mil,2216.236mil) on Top Layer And Track (4195mil,2195mil)(4195mil,2245mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad DS1-2(4165mil,2153.764mil) on Top Layer And Track (4135mil,2125mil)(4135mil,2175mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad DS1-2(4165mil,2153.764mil) on Top Layer And Track (4135mil,2125mil)(4195mil,2125mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad DS1-2(4165mil,2153.764mil) on Top Layer And Track (4195mil,2125mil)(4195mil,2175mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad DS4-1(3695mil,5758.764mil) on Top Layer And Track (3665mil,5730mil)(3665mil,5780mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad DS4-1(3695mil,5758.764mil) on Top Layer And Track (3665mil,5730mil)(3725mil,5730mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad DS4-1(3695mil,5758.764mil) on Top Layer And Track (3665mil,5730mil)(3725mil,5730mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad DS4-1(3695mil,5758.764mil) on Top Layer And Track (3725mil,5730mil)(3725mil,5780mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad DS4-2(3695mil,5821.236mil) on Top Layer And Track (3665mil,5800mil)(3665mil,5850mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad DS4-2(3695mil,5821.236mil) on Top Layer And Track (3665mil,5850mil)(3725mil,5850mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad DS4-2(3695mil,5821.236mil) on Top Layer And Track (3725mil,5800mil)(3725mil,5850mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad DS5-1(3540mil,5758.764mil) on Top Layer And Track (3510mil,5730mil)(3510mil,5780mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad DS5-1(3540mil,5758.764mil) on Top Layer And Track (3510mil,5730mil)(3570mil,5730mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad DS5-1(3540mil,5758.764mil) on Top Layer And Track (3510mil,5730mil)(3570mil,5730mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad DS5-1(3540mil,5758.764mil) on Top Layer And Track (3570mil,5730mil)(3570mil,5780mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad DS5-2(3540mil,5821.236mil) on Top Layer And Track (3510mil,5800mil)(3510mil,5850mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad DS5-2(3540mil,5821.236mil) on Top Layer And Track (3510mil,5850mil)(3570mil,5850mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad DS5-2(3540mil,5821.236mil) on Top Layer And Track (3570mil,5800mil)(3570mil,5850mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad DS6-1(3075mil,5758.764mil) on Top Layer And Track (3045mil,5730mil)(3045mil,5780mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad DS6-1(3075mil,5758.764mil) on Top Layer And Track (3045mil,5730mil)(3105mil,5730mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad DS6-1(3075mil,5758.764mil) on Top Layer And Track (3045mil,5730mil)(3105mil,5730mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad DS6-1(3075mil,5758.764mil) on Top Layer And Track (3105mil,5730mil)(3105mil,5780mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad DS6-2(3075mil,5821.236mil) on Top Layer And Track (3045mil,5800mil)(3045mil,5850mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad DS6-2(3075mil,5821.236mil) on Top Layer And Track (3045mil,5850mil)(3105mil,5850mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad DS6-2(3075mil,5821.236mil) on Top Layer And Track (3105mil,5800mil)(3105mil,5850mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad DS7-1(3230mil,5758.764mil) on Top Layer And Track (3200mil,5730mil)(3200mil,5780mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad DS7-1(3230mil,5758.764mil) on Top Layer And Track (3200mil,5730mil)(3260mil,5730mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad DS7-1(3230mil,5758.764mil) on Top Layer And Track (3200mil,5730mil)(3260mil,5730mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad DS7-1(3230mil,5758.764mil) on Top Layer And Track (3260mil,5730mil)(3260mil,5780mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad DS7-2(3230mil,5821.236mil) on Top Layer And Track (3200mil,5800mil)(3200mil,5850mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad DS7-2(3230mil,5821.236mil) on Top Layer And Track (3200mil,5850mil)(3260mil,5850mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad DS7-2(3230mil,5821.236mil) on Top Layer And Track (3260mil,5800mil)(3260mil,5850mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad DS8-1(3385mil,5758.764mil) on Top Layer And Track (3355mil,5730mil)(3355mil,5780mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad DS8-1(3385mil,5758.764mil) on Top Layer And Track (3355mil,5730mil)(3415mil,5730mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad DS8-1(3385mil,5758.764mil) on Top Layer And Track (3355mil,5730mil)(3415mil,5730mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad DS8-1(3385mil,5758.764mil) on Top Layer And Track (3415mil,5730mil)(3415mil,5780mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad DS8-2(3385mil,5821.236mil) on Top Layer And Track (3355mil,5800mil)(3355mil,5850mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad DS8-2(3385mil,5821.236mil) on Top Layer And Track (3355mil,5850mil)(3415mil,5850mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad DS8-2(3385mil,5821.236mil) on Top Layer And Track (3415mil,5800mil)(3415mil,5850mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad FB1-1(3473.764mil,4170mil) on Top Layer And Track (3445mil,4140mil)(3445mil,4200mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad FB1-1(3473.764mil,4170mil) on Top Layer And Track (3445mil,4140mil)(3495mil,4140mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad FB1-1(3473.764mil,4170mil) on Top Layer And Track (3445mil,4140mil)(3495mil,4140mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad FB1-1(3473.764mil,4170mil) on Top Layer And Track (3445mil,4200mil)(3495mil,4200mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.567mil < 10mil) Between Pad L1-1(4110mil,5270mil) on Top Layer And Track (4060mil,5140mil)(4060mil,5400mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.567mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.567mil < 10mil) Between Pad L1-2(4325mil,5270mil) on Top Layer And Track (4375mil,5140mil)(4375mil,5400mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.567mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R1-2(3300mil,2861.236mil) on Top Layer And Track (3270mil,2840mil)(3270mil,2890mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R1-2(3300mil,2861.236mil) on Top Layer And Track (3270mil,2890mil)(3330mil,2890mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R1-2(3300mil,2861.236mil) on Top Layer And Track (3330mil,2840mil)(3330mil,2890mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R13-2(4996.236mil,3025mil) on Top Layer And Track (4975mil,2995mil)(5025mil,2995mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R13-2(4996.236mil,3025mil) on Top Layer And Track (4975mil,2995mil)(5025mil,2995mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R13-2(4996.236mil,3025mil) on Top Layer And Track (4975mil,3055mil)(5025mil,3055mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R13-2(4996.236mil,3025mil) on Top Layer And Track (4975mil,3055mil)(5025mil,3055mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R13-2(4996.236mil,3025mil) on Top Layer And Track (5025mil,2995mil)(5025mil,3055mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R14-2(4996.236mil,2965mil) on Top Layer And Track (4975mil,2935mil)(5025mil,2935mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R14-2(4996.236mil,2965mil) on Top Layer And Track (4975mil,2935mil)(5025mil,2935mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R14-2(4996.236mil,2965mil) on Top Layer And Track (4975mil,2995mil)(5025mil,2995mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R14-2(4996.236mil,2965mil) on Top Layer And Track (4975mil,2995mil)(5025mil,2995mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R14-2(4996.236mil,2965mil) on Top Layer And Track (5025mil,2935mil)(5025mil,2995mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R15-2(4996.236mil,2905mil) on Top Layer And Track (4975mil,2875mil)(5025mil,2875mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R15-2(4996.236mil,2905mil) on Top Layer And Track (4975mil,2875mil)(5025mil,2875mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R15-2(4996.236mil,2905mil) on Top Layer And Track (4975mil,2935mil)(5025mil,2935mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R15-2(4996.236mil,2905mil) on Top Layer And Track (4975mil,2935mil)(5025mil,2935mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R15-2(4996.236mil,2905mil) on Top Layer And Track (5025mil,2875mil)(5025mil,2935mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R18-1(3046.236mil,5385mil) on Top Layer And Track (3025mil,5355mil)(3075mil,5355mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R18-1(3046.236mil,5385mil) on Top Layer And Track (3025mil,5355mil)(3075mil,5355mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R18-1(3046.236mil,5385mil) on Top Layer And Track (3025mil,5415mil)(3075mil,5415mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.315mil < 10mil) Between Pad R18-1(3046.236mil,5385mil) on Top Layer And Track (3075.551mil,5117.283mil)(3075.551mil,5422.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R18-1(3046.236mil,5385mil) on Top Layer And Track (3075mil,5355mil)(3075mil,5415mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R18-2(2983.764mil,5385mil) on Top Layer And Track (2955mil,5355mil)(2955mil,5415mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R18-2(2983.764mil,5385mil) on Top Layer And Track (2955mil,5355mil)(3005mil,5355mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R18-2(2983.764mil,5385mil) on Top Layer And Track (2955mil,5355mil)(3005mil,5355mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R18-2(2983.764mil,5385mil) on Top Layer And Track (2955mil,5415mil)(3005mil,5415mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R19-1(3046.236mil,5265mil) on Top Layer And Track (3025mil,5235mil)(3075mil,5235mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R19-1(3046.236mil,5265mil) on Top Layer And Track (3025mil,5235mil)(3075mil,5235mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R19-1(3046.236mil,5265mil) on Top Layer And Track (3025mil,5295mil)(3075mil,5295mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R19-1(3046.236mil,5265mil) on Top Layer And Track (3025mil,5295mil)(3075mil,5295mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.315mil < 10mil) Between Pad R19-1(3046.236mil,5265mil) on Top Layer And Track (3075.551mil,5117.283mil)(3075.551mil,5422.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R19-1(3046.236mil,5265mil) on Top Layer And Track (3075mil,5235mil)(3075mil,5295mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R19-2(2983.764mil,5265mil) on Top Layer And Track (2955mil,5235mil)(2955mil,5295mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R19-2(2983.764mil,5265mil) on Top Layer And Track (2955mil,5235mil)(3005mil,5235mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R19-2(2983.764mil,5265mil) on Top Layer And Track (2955mil,5235mil)(3005mil,5235mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R19-2(2983.764mil,5265mil) on Top Layer And Track (2955mil,5295mil)(3005mil,5295mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R19-2(2983.764mil,5265mil) on Top Layer And Track (2955mil,5295mil)(3005mil,5295mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R23-1(4926.236mil,4940mil) on Top Layer And Track (4905mil,4910mil)(4955mil,4910mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R23-1(4926.236mil,4940mil) on Top Layer And Track (4905mil,4970mil)(4955mil,4970mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R23-1(4926.236mil,4940mil) on Top Layer And Track (4955mil,4910mil)(4955mil,4970mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R24-1(2983.764mil,5325mil) on Top Layer And Track (2955mil,5295mil)(2955mil,5355mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R24-1(2983.764mil,5325mil) on Top Layer And Track (2955mil,5295mil)(3005mil,5295mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R24-1(2983.764mil,5325mil) on Top Layer And Track (2955mil,5295mil)(3005mil,5295mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R24-1(2983.764mil,5325mil) on Top Layer And Track (2955mil,5355mil)(3005mil,5355mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R24-1(2983.764mil,5325mil) on Top Layer And Track (2955mil,5355mil)(3005mil,5355mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R24-2(3046.236mil,5325mil) on Top Layer And Track (3025mil,5295mil)(3075mil,5295mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R24-2(3046.236mil,5325mil) on Top Layer And Track (3025mil,5295mil)(3075mil,5295mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R24-2(3046.236mil,5325mil) on Top Layer And Track (3025mil,5355mil)(3075mil,5355mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R24-2(3046.236mil,5325mil) on Top Layer And Track (3025mil,5355mil)(3075mil,5355mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.315mil < 10mil) Between Pad R24-2(3046.236mil,5325mil) on Top Layer And Track (3075.551mil,5117.283mil)(3075.551mil,5422.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R24-2(3046.236mil,5325mil) on Top Layer And Track (3075mil,5295mil)(3075mil,5355mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R25-1(2983.764mil,5205mil) on Top Layer And Track (2955mil,5175mil)(2955mil,5235mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R25-1(2983.764mil,5205mil) on Top Layer And Track (2955mil,5175mil)(3005mil,5175mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R25-1(2983.764mil,5205mil) on Top Layer And Track (2955mil,5175mil)(3005mil,5175mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R25-1(2983.764mil,5205mil) on Top Layer And Track (2955mil,5235mil)(3005mil,5235mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R25-1(2983.764mil,5205mil) on Top Layer And Track (2955mil,5235mil)(3005mil,5235mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R25-2(3046.236mil,5205mil) on Top Layer And Track (3025mil,5175mil)(3075mil,5175mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R25-2(3046.236mil,5205mil) on Top Layer And Track (3025mil,5175mil)(3075mil,5175mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R25-2(3046.236mil,5205mil) on Top Layer And Track (3025mil,5235mil)(3075mil,5235mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R25-2(3046.236mil,5205mil) on Top Layer And Track (3025mil,5235mil)(3075mil,5235mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.315mil < 10mil) Between Pad R25-2(3046.236mil,5205mil) on Top Layer And Track (3075.551mil,5117.283mil)(3075.551mil,5422.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R25-2(3046.236mil,5205mil) on Top Layer And Track (3075mil,5175mil)(3075mil,5235mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R27-1(2983.764mil,5145mil) on Top Layer And Track (2955mil,5115mil)(2955mil,5175mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R27-1(2983.764mil,5145mil) on Top Layer And Track (2955mil,5115mil)(3005mil,5115mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R27-1(2983.764mil,5145mil) on Top Layer And Track (2955mil,5175mil)(3005mil,5175mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R27-1(2983.764mil,5145mil) on Top Layer And Track (2955mil,5175mil)(3005mil,5175mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R27-2(3046.236mil,5145mil) on Top Layer And Track (3025mil,5115mil)(3075mil,5115mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R27-2(3046.236mil,5145mil) on Top Layer And Track (3025mil,5175mil)(3075mil,5175mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R27-2(3046.236mil,5145mil) on Top Layer And Track (3025mil,5175mil)(3075mil,5175mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.315mil < 10mil) Between Pad R27-2(3046.236mil,5145mil) on Top Layer And Track (3075.551mil,5117.283mil)(3075.551mil,5422.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R27-2(3046.236mil,5145mil) on Top Layer And Track (3075mil,5115mil)(3075mil,5175mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R30-1(3788.764mil,5515mil) on Top Layer And Track (3760mil,5485mil)(3760mil,5545mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R30-1(3788.764mil,5515mil) on Top Layer And Track (3760mil,5485mil)(3810mil,5485mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R30-1(3788.764mil,5515mil) on Top Layer And Track (3760mil,5485mil)(3810mil,5485mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R30-1(3788.764mil,5515mil) on Top Layer And Track (3760mil,5545mil)(3810mil,5545mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R30-2(3851.236mil,5515mil) on Top Layer And Track (3830mil,5485mil)(3880mil,5485mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R30-2(3851.236mil,5515mil) on Top Layer And Track (3830mil,5485mil)(3880mil,5485mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R30-2(3851.236mil,5515mil) on Top Layer And Track (3830mil,5545mil)(3880mil,5545mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R30-2(3851.236mil,5515mil) on Top Layer And Track (3880mil,5485mil)(3880mil,5545mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.213mil < 10mil) Between Pad R32B-2(3035mil,2401.008mil) on Top Layer And Track (2755.905mil,2362.205mil)(4300mil,2362.205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.213mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.882mil < 10mil) Between Pad R32B-2(3035mil,2401.008mil) on Top Layer And Track (2970mil,2365mil)(2970mil,2435mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.882mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.418mil < 10mil) Between Pad R32B-2(3035mil,2401.008mil) on Top Layer And Track (2970mil,2365mil)(3100mil,2365mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.418mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.882mil < 10mil) Between Pad R32B-2(3035mil,2401.008mil) on Top Layer And Track (3100mil,2365mil)(3100mil,2435mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.882mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.882mil < 10mil) Between Pad R32B-2(3035mil,2401.008mil) on Top Layer And Track (3100mil,2365mil)(3100mil,2435mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.882mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.457mil < 10mil) Between Pad R34-1(3851.236mil,5455mil) on Top Layer And Track (3695.551mil,5423.543mil)(4000.512mil,5423.543mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.457mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R34-1(3851.236mil,5455mil) on Top Layer And Track (3830mil,5425mil)(3880mil,5425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R34-1(3851.236mil,5455mil) on Top Layer And Track (3830mil,5485mil)(3880mil,5485mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R34-1(3851.236mil,5455mil) on Top Layer And Track (3830mil,5485mil)(3880mil,5485mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R34-1(3851.236mil,5455mil) on Top Layer And Track (3880mil,5425mil)(3880mil,5485mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.457mil < 10mil) Between Pad R34-2(3788.764mil,5455mil) on Top Layer And Track (3695.551mil,5423.543mil)(4000.512mil,5423.543mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.457mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R34-2(3788.764mil,5455mil) on Top Layer And Track (3760mil,5425mil)(3760mil,5485mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R34-2(3788.764mil,5455mil) on Top Layer And Track (3760mil,5425mil)(3810mil,5425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R34-2(3788.764mil,5455mil) on Top Layer And Track (3760mil,5485mil)(3810mil,5485mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R34-2(3788.764mil,5455mil) on Top Layer And Track (3760mil,5485mil)(3810mil,5485mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R35A-1(4025mil,2456.236mil) on Top Layer And Track (3995mil,2435mil)(3995mil,2485mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R35A-1(4025mil,2456.236mil) on Top Layer And Track (3995mil,2435mil)(3995mil,2485mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R35A-1(4025mil,2456.236mil) on Top Layer And Track (3995mil,2485mil)(4055mil,2485mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R35A-1(4025mil,2456.236mil) on Top Layer And Track (4055mil,2435mil)(4055mil,2485mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R35A-2(4025mil,2393.764mil) on Top Layer And Track (3995mil,2365mil)(3995mil,2415mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R35A-2(4025mil,2393.764mil) on Top Layer And Track (3995mil,2365mil)(3995mil,2415mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R35A-2(4025mil,2393.764mil) on Top Layer And Track (3995mil,2365mil)(4055mil,2365mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R35A-2(4025mil,2393.764mil) on Top Layer And Track (4055mil,2365mil)(4055mil,2415mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R37-1(3165mil,3641.236mil) on Top Layer And Track (3135mil,3620mil)(3135mil,3670mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R37-1(3165mil,3641.236mil) on Top Layer And Track (3135mil,3620mil)(3135mil,3670mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R37-1(3165mil,3641.236mil) on Top Layer And Track (3135mil,3670mil)(3195mil,3670mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R37-1(3165mil,3641.236mil) on Top Layer And Track (3195mil,3620mil)(3195mil,3670mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R37-2(3165mil,3578.764mil) on Top Layer And Track (3135mil,3550mil)(3135mil,3600mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R37-2(3165mil,3578.764mil) on Top Layer And Track (3135mil,3550mil)(3135mil,3600mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R37-2(3165mil,3578.764mil) on Top Layer And Track (3135mil,3550mil)(3195mil,3550mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R37-2(3165mil,3578.764mil) on Top Layer And Track (3145mil,3550mil)(3195mil,3550mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R37-2(3165mil,3578.764mil) on Top Layer And Track (3195mil,3550mil)(3195mil,3600mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R39A-1(4525mil,2901.236mil) on Top Layer And Track (4495mil,2880mil)(4495mil,2930mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R39A-1(4525mil,2901.236mil) on Top Layer And Track (4495mil,2930mil)(4555mil,2930mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R39A-1(4525mil,2901.236mil) on Top Layer And Track (4555mil,2880mil)(4555mil,2930mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R39A-1(4525mil,2901.236mil) on Top Layer And Track (4555mil,2880mil)(4555mil,2930mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R39A-2(4525mil,2838.764mil) on Top Layer And Track (4495mil,2810mil)(4495mil,2860mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R39A-2(4525mil,2838.764mil) on Top Layer And Track (4495mil,2810mil)(4555mil,2810mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R39A-2(4525mil,2838.764mil) on Top Layer And Track (4555mil,2810mil)(4555mil,2860mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R39A-2(4525mil,2838.764mil) on Top Layer And Track (4555mil,2810mil)(4555mil,2860mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.882mil < 10mil) Between Pad R40A-1(5820mil,3371.008mil) on Top Layer And Track (5755mil,3335mil)(5755mil,3405mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.882mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.418mil < 10mil) Between Pad R40A-1(5820mil,3371.008mil) on Top Layer And Track (5755mil,3335mil)(5885mil,3335mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.418mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.882mil < 10mil) Between Pad R40A-1(5820mil,3371.008mil) on Top Layer And Track (5885mil,3405mil)(5885mil,3335mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.882mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.882mil < 10mil) Between Pad R40B-1(5570mil,3371.008mil) on Top Layer And Track (5505mil,3335mil)(5505mil,3405mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.882mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.418mil < 10mil) Between Pad R40B-1(5570mil,3371.008mil) on Top Layer And Track (5505mil,3335mil)(5635mil,3335mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.418mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.882mil < 10mil) Between Pad R40B-1(5570mil,3371.008mil) on Top Layer And Track (5635mil,3405mil)(5635mil,3335mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.882mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.882mil < 10mil) Between Pad R40B-2(5570mil,3498.992mil) on Top Layer And Track (5505mil,3535mil)(5505mil,3465mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.882mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.418mil < 10mil) Between Pad R40B-2(5570mil,3498.992mil) on Top Layer And Track (5505mil,3535mil)(5635mil,3535mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.418mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.882mil < 10mil) Between Pad R40B-2(5570mil,3498.992mil) on Top Layer And Track (5635mil,3465mil)(5635mil,3535mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.882mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R4-1(4775mil,5181.236mil) on Top Layer And Track (4745mil,5160mil)(4745mil,5210mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R4-1(4775mil,5181.236mil) on Top Layer And Track (4745mil,5160mil)(4745mil,5210mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R4-1(4775mil,5181.236mil) on Top Layer And Track (4745mil,5210mil)(4805mil,5210mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R4-1(4775mil,5181.236mil) on Top Layer And Track (4805mil,5160mil)(4805mil,5210mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.134mil < 10mil) Between Pad R41A-1(4626.236mil,4010mil) on Top Layer And Track (4540.827mil,3976.929mil)(4769.173mil,3976.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.134mil < 10mil) Between Pad R41A-1(4626.236mil,4010mil) on Top Layer And Track (4540.827mil,4043.071mil)(4769.173mil,4043.071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R41A-1(4626.236mil,4010mil) on Top Layer And Track (4605mil,3980mil)(4655mil,3980mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R41A-1(4626.236mil,4010mil) on Top Layer And Track (4605mil,4040mil)(4655mil,4040mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R41A-1(4626.236mil,4010mil) on Top Layer And Track (4655mil,3980mil)(4655mil,4040mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R41A-1(4626.236mil,4010mil) on Top Layer And Track (4655mil,3980mil)(4655mil,4040mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R41A-2(4563.764mil,4010mil) on Top Layer And Track (4535mil,3980mil)(4535mil,4040mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R41A-2(4563.764mil,4010mil) on Top Layer And Track (4535mil,3980mil)(4585mil,3980mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R41A-2(4563.764mil,4010mil) on Top Layer And Track (4535mil,4040mil)(4585mil,4040mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.134mil < 10mil) Between Pad R41A-2(4563.764mil,4010mil) on Top Layer And Track (4540.827mil,3976.929mil)(4769.173mil,3976.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.134mil < 10mil) Between Pad R41A-2(4563.764mil,4010mil) on Top Layer And Track (4540.827mil,4043.071mil)(4769.173mil,4043.071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.134mil < 10mil) Between Pad R41B-1(4626.236mil,4210mil) on Top Layer And Track (4540.827mil,4176.929mil)(4769.173mil,4176.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R41B-1(4626.236mil,4210mil) on Top Layer And Track (4605mil,4180mil)(4655mil,4180mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R41B-1(4626.236mil,4210mil) on Top Layer And Track (4605mil,4240mil)(4655mil,4240mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R41B-1(4626.236mil,4210mil) on Top Layer And Track (4655mil,4180mil)(4655mil,4240mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R41B-1(4626.236mil,4210mil) on Top Layer And Track (4655mil,4180mil)(4655mil,4240mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R41B-2(4563.764mil,4210mil) on Top Layer And Track (4535mil,4180mil)(4535mil,4240mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R41B-2(4563.764mil,4210mil) on Top Layer And Track (4535mil,4180mil)(4585mil,4180mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R41B-2(4563.764mil,4210mil) on Top Layer And Track (4535mil,4240mil)(4585mil,4240mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.134mil < 10mil) Between Pad R41B-2(4563.764mil,4210mil) on Top Layer And Track (4540.827mil,4176.929mil)(4769.173mil,4176.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R4-2(4775mil,5118.764mil) on Top Layer And Track (4745mil,5090mil)(4745mil,5140mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R4-2(4775mil,5118.764mil) on Top Layer And Track (4745mil,5090mil)(4745mil,5140mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R4-2(4775mil,5118.764mil) on Top Layer And Track (4745mil,5090mil)(4805mil,5090mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R4-2(4775mil,5118.764mil) on Top Layer And Track (4805mil,5090mil)(4805mil,5140mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R43-1(3103.764mil,3520mil) on Top Layer And Track (3075mil,3490mil)(3075mil,3550mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R43-1(3103.764mil,3520mil) on Top Layer And Track (3075mil,3490mil)(3125mil,3490mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R43-1(3103.764mil,3520mil) on Top Layer And Track (3075mil,3550mil)(3125mil,3550mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R43-1(3103.764mil,3520mil) on Top Layer And Track (3075mil,3550mil)(3135mil,3550mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R43-2(3166.236mil,3520mil) on Top Layer And Track (3135mil,3550mil)(3195mil,3550mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R43-2(3166.236mil,3520mil) on Top Layer And Track (3145mil,3490mil)(3195mil,3490mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R43-2(3166.236mil,3520mil) on Top Layer And Track (3145mil,3550mil)(3195mil,3550mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R43-2(3166.236mil,3520mil) on Top Layer And Track (3195mil,3490mil)(3195mil,3550mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R44-1(4425mil,2561.236mil) on Top Layer And Track (4395mil,2540mil)(4395mil,2590mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R44-1(4425mil,2561.236mil) on Top Layer And Track (4395mil,2540mil)(4395mil,2590mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R44-1(4425mil,2561.236mil) on Top Layer And Track (4395mil,2590mil)(4455mil,2590mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.063mil < 10mil) Between Pad R44-1(4425mil,2561.236mil) on Top Layer And Track (4455mil,2465mil)(4455mil,2595mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R44-1(4425mil,2561.236mil) on Top Layer And Track (4455mil,2540mil)(4455mil,2590mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R44-2(4425mil,2498.764mil) on Top Layer And Track (4395mil,2470mil)(4395mil,2520mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R44-2(4425mil,2498.764mil) on Top Layer And Track (4395mil,2470mil)(4395mil,2520mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R44-2(4425mil,2498.764mil) on Top Layer And Track (4395mil,2470mil)(4455mil,2470mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.063mil < 10mil) Between Pad R44-2(4425mil,2498.764mil) on Top Layer And Track (4455mil,2465mil)(4455mil,2595mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R44-2(4425mil,2498.764mil) on Top Layer And Track (4455mil,2470mil)(4455mil,2520mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R46-1(4165mil,2393.764mil) on Top Layer And Track (4135mil,2365mil)(4135mil,2415mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R46-1(4165mil,2393.764mil) on Top Layer And Track (4135mil,2365mil)(4195mil,2365mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R46-1(4165mil,2393.764mil) on Top Layer And Track (4195mil,2365mil)(4195mil,2415mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R5-1(3105mil,3378.764mil) on Top Layer And Track (3075mil,3350mil)(3075mil,3400mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R5-1(3105mil,3378.764mil) on Top Layer And Track (3075mil,3350mil)(3125mil,3350mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R5-1(3105mil,3378.764mil) on Top Layer And Track (3075mil,3350mil)(3135mil,3350mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R5-1(3105mil,3378.764mil) on Top Layer And Track (3135mil,3350mil)(3135mil,3400mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R5-1(3105mil,3378.764mil) on Top Layer And Track (3135mil,3350mil)(3135mil,3400mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R5-2(3105mil,3441.236mil) on Top Layer And Track (3075mil,3420mil)(3075mil,3470mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R5-2(3105mil,3441.236mil) on Top Layer And Track (3075mil,3470mil)(3135mil,3470mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R5-2(3105mil,3441.236mil) on Top Layer And Track (3135mil,3420mil)(3135mil,3470mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R5-2(3105mil,3441.236mil) on Top Layer And Track (3135mil,3420mil)(3135mil,3470mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R6-1(3105mil,3578.764mil) on Top Layer And Track (3075mil,3550mil)(3075mil,3600mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R6-1(3105mil,3578.764mil) on Top Layer And Track (3075mil,3550mil)(3125mil,3550mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R6-1(3105mil,3578.764mil) on Top Layer And Track (3075mil,3550mil)(3135mil,3550mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R6-1(3105mil,3578.764mil) on Top Layer And Track (3135mil,3550mil)(3135mil,3600mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R6-1(3105mil,3578.764mil) on Top Layer And Track (3135mil,3550mil)(3135mil,3600mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R6-2(3105mil,3641.236mil) on Top Layer And Track (3075mil,3620mil)(3075mil,3670mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R6-2(3105mil,3641.236mil) on Top Layer And Track (3075mil,3670mil)(3135mil,3670mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R6-2(3105mil,3641.236mil) on Top Layer And Track (3135mil,3620mil)(3135mil,3670mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R6-2(3105mil,3641.236mil) on Top Layer And Track (3135mil,3620mil)(3135mil,3670mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.591mil < 10mil) Between Pad U10-1(4269.488mil,4874.528mil) on Top Layer And Track (4244.882mil,4880.433mil)(4264.567mil,4900.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.591mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad U9-1(4136.732mil,2565mil) on Top Layer And Track (4122.559mil,2584.685mil)(4209.173mil,2584.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad U9-3(4136.732mil,2525.63mil) on Top Layer And Track (4122.559mil,2505.945mil)(4209.173mil,2505.945mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad U9-4(4195mil,2525.63mil) on Top Layer And Track (4122.559mil,2505.945mil)(4209.173mil,2505.945mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
Rule Violations :404

Processing Rule : Silk to Silk (Clearance=10mil) (All),(All)
Rule Violations :0

Processing Rule : Net Antennae (Tolerance=0mil) (All)
Rule Violations :0

Processing Rule : Matched Lengths(Tolerance=100mil) (InxSignalClass('xSignals_J1_U7A_MatchLengthsClass'))
   Violation between Matched Net Lengths: Between xSignal(RS485B Y_PP1) And xSignal(RS485B Z_PP1) Actual Length Difference against xSignal RS485B Y_PP1 is: 292.349mil, Length Tolerance : 100mil.
Rule Violations :1

Processing Rule : Matched Lengths(Tolerance=100mil) (InxSignalClass('xSignals_J7_U1_MatchLengthsClass'))
Rule Violations :0

Processing Rule : Matched Lengths(Tolerance=100mil) (InxSignalClass('xSignals_J1_U7B_MatchLengthsClass'))
   Violation between Matched Net Lengths: Between xSignal(RS485A A_PP1) And xSignal(RS485A Y_PP1) Actual Length Difference against xSignal RS485A A_PP1 is: 531.401mil, Length Tolerance : 100mil.
   Violation between Matched Net Lengths: Between xSignal(RS485A A_PP1) And xSignal(RS485A Z_PP1) Actual Length Difference against xSignal RS485A A_PP1 is: 536.641mil, Length Tolerance : 100mil.
Rule Violations :2

Processing Rule : Matched Lengths(Tolerance=100mil) (InxSignalClass('xSignals_J1_U7A_MatchLengthsClass_1'))
   Violation between Matched Net Lengths: Between xSignal(RS485B Y_PP1) And xSignal(RS485B Z_PP1) Actual Length Difference against xSignal RS485B Y_PP1 is: 292.349mil, Length Tolerance : 100mil.
Rule Violations :1

Processing Rule : Matched Lengths(Tolerance=100mil) (InxSignalClass('xSignals_SD1_Passives_MatchLengthsClass_1'))
   Violation between Matched Net Lengths: Between xSignal(SD CLK P_PP1) And xSignal(SD DAT2 P_PP1) Actual Length Difference against xSignal SD DAT2 P_PP1 is: 142.473mil, Length Tolerance : 100mil.
   Violation between Matched Net Lengths: Between xSignal(SD CMD P_PP1) And xSignal(SD DAT2 P_PP1) Actual Length Difference against xSignal SD DAT2 P_PP1 is: 737.372mil, Length Tolerance : 100mil.
   Violation between Matched Net Lengths: Between xSignal(SD DAT0 P_PP1) And xSignal(SD DAT2 P_PP1) Actual Length Difference against xSignal SD DAT2 P_PP1 is: 281.989mil, Length Tolerance : 100mil.
   Violation between Matched Net Lengths: Between xSignal(SD DAT1 P_PP1) And xSignal(SD DAT2 P_PP1) Actual Length Difference against xSignal SD DAT2 P_PP1 is: 532.013mil, Length Tolerance : 100mil.
   Violation between Matched Net Lengths: Between xSignal(SD DAT2 P_PP1) And xSignal(SD DAT3 P_PP1) Actual Length Difference against xSignal SD DAT2 P_PP1 is: 600.516mil, Length Tolerance : 100mil.
Rule Violations :5

Processing Rule : Matched Lengths(Tolerance=100mil) (InxSignalClass('xSignals_SD1_Passives_U1_MatchLengthsClass'))
Rule Violations :0

Processing Rule : Matched Lengths(Tolerance=100mil) (InxSignalClass('xSignals_SD1_U1_MatchLengthsClass'))
Rule Violations :0

Processing Rule : Matched Lengths(Tolerance=100mil) (InxSignalClass('xSignals_U1_P2_MatchLengthsClass'))
   Violation between Matched Net Lengths: Between xSignal(SPI CS_PP1) And xSignal(SPI1 MISO_PP1) Actual Length Difference against xSignal SPI CS_PP1 is: 656.533mil, Length Tolerance : 100mil.
   Violation between Matched Net Lengths: Between xSignal(SPI CS_PP1) And xSignal(SPI1 MOSI_PP1) Actual Length Difference against xSignal SPI CS_PP1 is: 656.533mil, Length Tolerance : 100mil.
   Violation between Matched Net Lengths: Between xSignal(SPI CS_PP1) And xSignal(SPI1 SCK_PP1) Actual Length Difference against xSignal SPI CS_PP1 is: 656.533mil, Length Tolerance : 100mil.
Rule Violations :3

Processing Rule : Matched Lengths(Tolerance=100mil) (InxSignalClass('xSignals_SD1_R1,R10,R11,R12,R13,R14,R15,R16,R17,R18,R19,R2,R20,R21,R22,R23,R24,R25,R26,R27,R28,R29,R3,R30,R31,R32A,R32B,R33A,R33B,R34,R35A,R35B,R36A,R36B,R37,R38A,R38B,R39A,R39B,R4,R40A,R40B,R41A,R41B,R42,R43,R44,R45,R46,R5,R6,R7,R8,R9_MatchLengthsClass'))
   Violation between Matched Net Lengths: Between xSignal(SD CLK P_PP1) And xSignal(SD DAT2 P_PP1) Actual Length Difference against xSignal SD DAT2 P_PP1 is: 142.473mil, Length Tolerance : 100mil.
   Violation between Matched Net Lengths: Between xSignal(SD CMD P_PP1) And xSignal(SD DAT2 P_PP1) Actual Length Difference against xSignal SD DAT2 P_PP1 is: 737.372mil, Length Tolerance : 100mil.
   Violation between Matched Net Lengths: Between xSignal(SD DAT0 P_PP1) And xSignal(SD DAT2 P_PP1) Actual Length Difference against xSignal SD DAT2 P_PP1 is: 281.989mil, Length Tolerance : 100mil.
   Violation between Matched Net Lengths: Between xSignal(SD DAT1 P_PP1) And xSignal(SD DAT2 P_PP1) Actual Length Difference against xSignal SD DAT2 P_PP1 is: 532.013mil, Length Tolerance : 100mil.
   Violation between Matched Net Lengths: Between xSignal(SD DAT2 P_PP1) And xSignal(SD DAT3 P_PP1) Actual Length Difference against xSignal SD DAT2 P_PP1 is: 600.516mil, Length Tolerance : 100mil.
Rule Violations :5

Processing Rule : Matched Lengths(Tolerance=100mil) (InxSignalClass('xSignals_U1_P1_MatchLengthsClass'))
Rule Violations :0

Processing Rule : Matched Lengths(Tolerance=100mil) (InxSignalClass('xSignals_U1_J7_MatchLengthsClass'))
Rule Violations :0

Processing Rule : Matched Lengths(Tolerance=100mil) (InxSignalClass('xSignals_U1_U8_MatchLengthsClass'))
Rule Violations :0

Processing Rule : Matched Lengths(Tolerance=100mil) (InxSignalClass('xSignals_SD1_Passives_R1,R10,R11,R12,R13,R14,R15,R16,R17,R18,R19,R2,R20,R21,R22,R23,R24,R25,R26,R27,R28,R29,R3,R30,R31,R32A,R32B,R33A,R33B,R34,R35A,R35B,R36A,R36B,R37,R38A,R38B,R39A,R39B,R4,R40A,R40B,R41A,R41B,R42,R43,R44,R45,R46,R5,R6,R7,R8,R9_MatchLengthsClass'))
Rule Violations :0

Processing Rule : Matched Lengths(Tolerance=100mil) (InxSignalClass('xSignals_SD1_Passives_MatchLengthsClass'))
Rule Violations :0

Processing Rule : Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All)
Rule Violations :0


Violations Detected : 500
Waived Violations : 0
Time Elapsed        : 00:00:02