#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Thu Feb 20 11:07:37 2025
# Process ID         : 4684
# Current directory  : C:/GIM/hls_ltr/project_1/project_1.runs/design_1_example_acc_0_0_synth_1
# Command line       : vivado.exe -log design_1_example_acc_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_example_acc_0_0.tcl
# Log file           : C:/GIM/hls_ltr/project_1/project_1.runs/design_1_example_acc_0_0_synth_1/design_1_example_acc_0_0.vds
# Journal file       : C:/GIM/hls_ltr/project_1/project_1.runs/design_1_example_acc_0_0_synth_1\vivado.jou
# Running On         : Lindsey_laptop
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : 12th Gen Intel(R) Core(TM) i7-12700H
# CPU Frequency      : 2688 MHz
# CPU Physical cores : 14
# CPU Logical cores  : 20
# Host memory        : 34042 MB
# Swap memory        : 11274 MB
# Total Virtual      : 45317 MB
# Available Virtual  : 16840 MB
#-----------------------------------------------------------
source design_1_example_acc_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 620.266 ; gain = 192.238
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/GIM/hls_ltr/example_acc/example_acc/hls/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_example_acc_0_0
Command: synth_design -top design_1_example_acc_0_0 -part xczu3eg-sfvc784-1-e -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Device 21-403] Loading part xczu3eg-sfvc784-1-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3228
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2128.777 ; gain = 173.227
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_example_acc_0_0' [c:/GIM/hls_ltr/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_example_acc_0_0/synth/design_1_example_acc_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'example_acc' [c:/GIM/hls_ltr/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2ab5/hdl/verilog/example_acc.v:9]
INFO: [Synth 8-6157] synthesizing module 'example_acc_example_acc_Pipeline_VITIS_LOOP_11_1' [c:/GIM/hls_ltr/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2ab5/hdl/verilog/example_acc_example_acc_Pipeline_VITIS_LOOP_11_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'example_acc_flow_control_loop_pipe_sequential_init' [c:/GIM/hls_ltr/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2ab5/hdl/verilog/example_acc_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'example_acc_flow_control_loop_pipe_sequential_init' (0#1) [c:/GIM/hls_ltr/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2ab5/hdl/verilog/example_acc_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'example_acc_example_acc_Pipeline_VITIS_LOOP_11_1' (0#1) [c:/GIM/hls_ltr/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2ab5/hdl/verilog/example_acc_example_acc_Pipeline_VITIS_LOOP_11_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'example_acc_example_acc_Pipeline_VITIS_LOOP_31_1' [c:/GIM/hls_ltr/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2ab5/hdl/verilog/example_acc_example_acc_Pipeline_VITIS_LOOP_31_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'example_acc_bitselect_1ns_32ns_32ns_1_1_1' [c:/GIM/hls_ltr/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2ab5/hdl/verilog/example_acc_bitselect_1ns_32ns_32ns_1_1_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'example_acc_bitselect_1ns_32ns_32ns_1_1_1' (0#1) [c:/GIM/hls_ltr/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2ab5/hdl/verilog/example_acc_bitselect_1ns_32ns_32ns_1_1_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'example_acc_example_acc_Pipeline_VITIS_LOOP_31_1' (0#1) [c:/GIM/hls_ltr/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2ab5/hdl/verilog/example_acc_example_acc_Pipeline_VITIS_LOOP_31_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'example_acc_control_s_axi' [c:/GIM/hls_ltr/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2ab5/hdl/verilog/example_acc_control_s_axi.v:9]
INFO: [Synth 8-155] case statement is not full and has no default [c:/GIM/hls_ltr/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2ab5/hdl/verilog/example_acc_control_s_axi.v:213]
INFO: [Synth 8-6155] done synthesizing module 'example_acc_control_s_axi' (0#1) [c:/GIM/hls_ltr/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2ab5/hdl/verilog/example_acc_control_s_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'example_acc_regslice_both' [c:/GIM/hls_ltr/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2ab5/hdl/verilog/example_acc_regslice_both.v:8]
INFO: [Synth 8-6155] done synthesizing module 'example_acc_regslice_both' (0#1) [c:/GIM/hls_ltr/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2ab5/hdl/verilog/example_acc_regslice_both.v:8]
INFO: [Synth 8-6155] done synthesizing module 'example_acc' (0#1) [c:/GIM/hls_ltr/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2ab5/hdl/verilog/example_acc.v:9]
INFO: [Synth 8-6155] done synthesizing module 'design_1_example_acc_0_0' (0#1) [c:/GIM/hls_ltr/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_example_acc_0_0/synth/design_1_example_acc_0_0.v:53]
WARNING: [Synth 8-6014] Unused sequential element int_ap_done_reg was removed.  [c:/GIM/hls_ltr/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2ab5/hdl/verilog/example_acc_control_s_axi.v:278]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-7129] Port AWADDR[1] in module example_acc_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port AWADDR[0] in module example_acc_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[31] in module example_acc_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[30] in module example_acc_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[29] in module example_acc_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[28] in module example_acc_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[27] in module example_acc_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[26] in module example_acc_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[25] in module example_acc_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[24] in module example_acc_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[23] in module example_acc_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[22] in module example_acc_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[21] in module example_acc_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[20] in module example_acc_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[19] in module example_acc_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[18] in module example_acc_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[17] in module example_acc_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[16] in module example_acc_control_s_axi is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2243.969 ; gain = 288.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2243.969 ; gain = 288.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2243.969 ; gain = 288.418
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2243.969 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/GIM/hls_ltr/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_example_acc_0_0/constraints/example_acc_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/GIM/hls_ltr/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_example_acc_0_0/constraints/example_acc_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/GIM/hls_ltr/project_1/project_1.runs/design_1_example_acc_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/GIM/hls_ltr/project_1/project_1.runs/design_1_example_acc_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2332.297 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 2332.984 ; gain = 0.688
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 2332.984 ; gain = 377.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu3eg-sfvc784-1-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 2332.984 ; gain = 377.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  C:/GIM/hls_ltr/project_1/project_1.runs/design_1_example_acc_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 2332.984 ; gain = 377.434
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'example_acc_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'example_acc_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'example_acc_regslice_both'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'example_acc_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'example_acc_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
*
                    ZERO |                               01 |                               10
                     ONE |                               11 |                               11
                     TWO |                               10 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'example_acc_regslice_both'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 2332.984 ; gain = 377.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    6 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 1     
+---XORs : 
	   2 Input      5 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 4     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 27    
+---Muxes : 
	   2 Input   16 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 2     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 3     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 3     
	   2 Input    2 Bit        Muxes := 11    
	   4 Input    2 Bit        Muxes := 4     
	   2 Input    1 Bit        Muxes := 23    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 360 (col length:72)
BRAMs: 432 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port s_axi_control_AWADDR[1] in module example_acc is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_AWADDR[0] in module example_acc is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[31] in module example_acc is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[30] in module example_acc is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[29] in module example_acc is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[28] in module example_acc is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[27] in module example_acc is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[26] in module example_acc is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[25] in module example_acc is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[24] in module example_acc is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[23] in module example_acc is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[22] in module example_acc is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[21] in module example_acc is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[20] in module example_acc is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[19] in module example_acc is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[18] in module example_acc is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[17] in module example_acc is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[16] in module example_acc is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WSTRB[3] in module example_acc is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WSTRB[2] in module example_acc is either unconnected or has no load
WARNING: [Synth 8-3332] Sequential element (control_s_axi_U/FSM_onehot_wstate_reg[0]) is unused and will be removed from module example_acc.
WARNING: [Synth 8-3332] Sequential element (control_s_axi_U/FSM_onehot_rstate_reg[0]) is unused and will be removed from module example_acc.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 2332.984 ; gain = 377.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:34 . Memory (MB): peak = 2964.488 ; gain = 1008.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 3002.004 ; gain = 1046.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 3002.777 ; gain = 1047.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:33 ; elapsed = 00:00:38 . Memory (MB): peak = 3195.387 ; gain = 1239.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:33 ; elapsed = 00:00:38 . Memory (MB): peak = 3195.387 ; gain = 1239.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:33 ; elapsed = 00:00:38 . Memory (MB): peak = 3195.387 ; gain = 1239.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:33 ; elapsed = 00:00:38 . Memory (MB): peak = 3195.387 ; gain = 1239.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:33 ; elapsed = 00:00:38 . Memory (MB): peak = 3195.387 ; gain = 1239.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:33 ; elapsed = 00:00:38 . Memory (MB): peak = 3195.387 ; gain = 1239.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     2|
|2     |LUT2 |     7|
|3     |LUT3 |    42|
|4     |LUT4 |    38|
|5     |LUT5 |    20|
|6     |LUT6 |    42|
|7     |FDRE |   159|
|8     |FDSE |     3|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:33 ; elapsed = 00:00:38 . Memory (MB): peak = 3195.387 ; gain = 1239.836
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 23 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:32 . Memory (MB): peak = 3195.387 ; gain = 1150.820
Synthesis Optimization Complete : Time (s): cpu = 00:00:34 ; elapsed = 00:00:38 . Memory (MB): peak = 3195.387 ; gain = 1239.836
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 3195.387 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3195.387 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: e9cd193f
INFO: [Common 17-83] Releasing license: Synthesis
44 Infos, 42 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:46 . Memory (MB): peak = 3195.387 ; gain = 2144.137
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3195.387 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/GIM/hls_ltr/project_1/project_1.runs/design_1_example_acc_0_0_synth_1/design_1_example_acc_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_example_acc_0_0, cache-ID = b2c5a6f89ff77971
INFO: [Coretcl 2-1174] Renamed 7 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3195.387 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/GIM/hls_ltr/project_1/project_1.runs/design_1_example_acc_0_0_synth_1/design_1_example_acc_0_0.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file design_1_example_acc_0_0_utilization_synth.rpt -pb design_1_example_acc_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Feb 20 11:08:54 2025...
