$date
	Wed Mar  8 15:04:45 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module adder $end
$var wire 1 ! a $end
$var wire 1 " b $end
$var wire 1 # c $end
$var wire 1 $ s $end
$upscope $end
$scope module divide3 $end
$var wire 1 % clk $end
$var wire 1 & reset $end
$var reg 2 ' count [1:0] $end
$var reg 1 ( out $end
$upscope $end
$scope module divide3_trail $end
$var wire 1 ) clk $end
$var wire 1 * out $end
$var wire 1 + reset $end
$var reg 2 , count [1:0] $end
$upscope $end
$scope module divide5 $end
$var wire 1 - clk $end
$var wire 1 . reset $end
$var reg 4 / count [3:0] $end
$var reg 1 0 out $end
$upscope $end
$scope module divideby3 $end
$var wire 1 1 clk $end
$var reg 3 2 count [2:0] $end
$var reg 1 3 q $end
$upscope $end
$scope module testbench $end
$var wire 1 4 q2 $end
$var wire 1 5 q1 $end
$var wire 1 6 q $end
$var reg 1 7 clk $end
$var reg 1 8 rst $end
$scope module dut $end
$var wire 1 7 clk $end
$var wire 1 8 reset $end
$var wire 1 4 div5 $end
$var wire 1 5 div3 $end
$var wire 1 6 div2 $end
$scope module divide2 $end
$var wire 1 7 clk_rx $end
$var wire 1 8 rst_n $end
$var reg 1 6 clk_tx $end
$upscope $end
$scope module divide3 $end
$var wire 1 7 clk $end
$var wire 1 5 out $end
$var wire 1 8 reset $end
$var reg 1 9 mid_1 $end
$var reg 1 : mid_2 $end
$upscope $end
$scope module divide5 $end
$var wire 1 7 clk $end
$var wire 1 4 out $end
$var wire 1 8 reset $end
$var reg 1 ; mid_1 $end
$var reg 1 < mid_2 $end
$var reg 1 = mid_3 $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0=
0<
0;
0:
09
08
17
06
05
04
x3
b0 2
z1
x0
bx /
z.
z-
bx ,
z+
x*
z)
x(
bx '
z&
z%
x$
x#
z"
z!
$end
#1
07
#2
14
15
1<
1:
19
16
17
18
#3
07
#4
06
09
1=
17
#5
05
07
#6
0<
0:
16
05
17
#7
04
07
#8
15
06
1:
19
0=
1;
04
17
#9
07
#10
0;
09
16
17
#11
05
07
#12
14
06
0:
1<
05
17
#13
07
#14
15
1=
1:
19
16
17
#15
07
#16
06
09
0<
17
#17
05
04
07
#18
0=
1;
0:
16
05
04
17
#19
07
#20
15
06
1:
19
0;
17
#21
07
#22
14
1<
09
16
17
#23
05
07
#24
06
0:
1=
05
17
#25
07
#26
15
0<
1:
19
16
17
#27
04
07
#28
06
09
0=
1;
04
17
#29
05
07
#30
0;
0:
16
05
17
#31
07
#32
15
14
06
1:
19
1<
17
#33
07
#34
1=
09
16
17
#35
05
07
#36
06
0:
0<
05
17
#37
04
07
#38
15
0=
1;
1:
19
16
04
17
#39
07
#40
06
09
0;
17
#41
05
07
#42
14
1<
0:
16
05
17
#43
07
#44
15
06
1:
19
1=
17
#45
07
#46
0<
09
16
17
#47
05
04
07
#48
06
0:
0=
1;
05
04
17
#49
07
#50
15
0;
1:
19
16
17
#51
07
#52
14
06
09
1<
17
#53
05
07
#54
1=
0:
16
05
17
#55
07
#56
15
06
1:
19
0<
17
#57
04
07
#58
0=
1;
09
16
04
17
#59
05
07
#60
06
0:
0;
05
17
#61
07
#62
14
15
1<
1:
19
16
17
#63
07
#64
06
09
1=
17
#65
05
07
#66
0<
0:
16
05
17
#67
04
07
#68
15
06
1:
19
0=
1;
04
17
#69
07
#70
0;
09
16
17
#71
05
07
#72
14
06
0:
1<
05
17
#73
07
#74
15
1=
1:
19
16
17
#75
07
#76
06
09
0<
17
#77
05
04
07
#78
0=
1;
0:
16
05
04
17
#79
07
#80
15
06
1:
19
0;
17
#81
07
#82
14
1<
09
16
17
#83
05
07
#84
06
0:
1=
05
17
#85
07
#86
15
0<
1:
19
16
17
#87
04
07
#88
06
09
0=
1;
04
17
#89
05
07
#90
0;
0:
16
05
17
#91
07
#92
15
14
06
1:
19
1<
17
#93
07
#94
1=
09
16
17
#95
05
07
#96
06
0:
0<
05
17
#97
04
07
#98
15
0=
1;
1:
19
16
04
17
#99
07
#100
06
09
0;
17
#101
05
07
#102
14
1<
0:
16
05
17
