#! /c/iverilog/bin/vvp
:ivl_version "0.9.4 " "(v0_9_4)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0068B608 .scope module, "teste" "teste" 2 41;
 .timescale 0 0;
v005D41B8_0 .var "clear", 0 0;
v005D4210_0 .net "clk", 0 0, v005D4160_0; 1 drivers
RS_005A63AC/0/0 .resolv tri, L_005D4B00, L_005D4BB0, L_005D4C60, L_005D4D10;
RS_005A63AC/0/4 .resolv tri, L_005D4DC0, L_005D4E70, C4<zzzzzz>, C4<zzzzzz>;
RS_005A63AC .resolv tri, RS_005A63AC/0/0, RS_005A63AC/0/4, C4<zzzzzz>, C4<zzzzzz>;
v005D4268_0 .net8 "s", 5 0, RS_005A63AC; 6 drivers
v005D42C0_0 .var "sinal", 0 0;
S_0068BB58 .scope module, "clk1" "clock" 2 46, 3 1, S_0068B608;
 .timescale 0 0;
v005D4160_0 .var "clk", 0 0;
S_0068B580 .scope module, "counter" "ringCounter" 2 48, 2 10, S_0068B608;
 .timescale 0 0;
L_005A5460 .functor OR 1, L_005D4318, v005D42C0_0, C4<0>, C4<0>;
L_005A5578 .functor NOT 1, L_005A5460, C4<0>, C4<0>, C4<0>;
v005D3C08_0 .net *"_s1", 0 0, L_005D4318; 1 drivers
v005D3C60_0 .net *"_s61", 0 0, L_005D4B58; 1 drivers
v005D3CB8_0 .net *"_s65", 0 0, L_005D4C08; 1 drivers
v005D3D10_0 .net *"_s69", 0 0, L_005D4CB8; 1 drivers
v005D3D68_0 .net *"_s73", 0 0, L_005D4D68; 1 drivers
v005D3DC0_0 .net *"_s77", 0 0, L_005D4E18; 1 drivers
v005D3E18_0 .net *"_s81", 0 0, L_005D4EC8; 1 drivers
v005D3E70_0 .net "clear", 0 0, v005D41B8_0; 1 drivers
v005D3EC8_0 .alias "clk", 0 0, v005D4210_0;
RS_005A637C/0/0 .resolv tri, L_005D4370, L_005D44D0, L_005D4630, L_005D4790;
RS_005A637C/0/4 .resolv tri, L_005D48F0, L_005D4A50, C4<zzzzzz>, C4<zzzzzz>;
RS_005A637C .resolv tri, RS_005A637C/0/0, RS_005A637C/0/4, C4<zzzzzz>, C4<zzzzzz>;
v005D3F20_0 .net8 "q", 5 0, RS_005A637C; 6 drivers
RS_005A6394/0/0 .resolv tri, L_005D43C8, L_005D4528, L_005D4688, L_005D47E8;
RS_005A6394/0/4 .resolv tri, L_005D4948, L_005D4AA8, C4<zzzzzz>, C4<zzzzzz>;
RS_005A6394 .resolv tri, RS_005A6394/0/0, RS_005A6394/0/4, C4<zzzzzz>, C4<zzzzzz>;
v005D3F78_0 .net8 "qnot", 5 0, RS_005A6394; 6 drivers
v005D4000_0 .alias "s", 5 0, v005D4268_0;
v005D4058_0 .net "signal", 0 0, v005D42C0_0; 1 drivers
v005D40B0_0 .net "t1", 0 0, L_005A5460; 1 drivers
v005D4108_0 .net "t2", 0 0, L_005A5578; 1 drivers
L_005D4318 .part RS_005A637C, 5, 1;
L_005D4370 .part/pv v005D3B58_0, 5, 1, 6;
L_005D43C8 .part/pv v005D3BB0_0, 5, 1, 6;
L_005D4420 .part RS_005A637C, 4, 1;
L_005D4478 .part RS_005A6394, 4, 1;
L_005D44D0 .part/pv v005D38F0_0, 4, 1, 6;
L_005D4528 .part/pv v005D3948_0, 4, 1, 6;
L_005D4580 .part RS_005A637C, 3, 1;
L_005D45D8 .part RS_005A6394, 3, 1;
L_005D4630 .part/pv v005D3688_0, 3, 1, 6;
L_005D4688 .part/pv v005D36E0_0, 3, 1, 6;
L_005D46E0 .part RS_005A637C, 2, 1;
L_005D4738 .part RS_005A6394, 2, 1;
L_005D4790 .part/pv v005D3420_0, 2, 1, 6;
L_005D47E8 .part/pv v005D3478_0, 2, 1, 6;
L_005D4840 .part RS_005A637C, 1, 1;
L_005D4898 .part RS_005A6394, 1, 1;
L_005D48F0 .part/pv v005D31B8_0, 1, 1, 6;
L_005D4948 .part/pv v005D3210_0, 1, 1, 6;
L_005D49A0 .part RS_005A637C, 0, 1;
L_005D49F8 .part RS_005A6394, 0, 1;
L_005D4A50 .part/pv v0068DA78_0, 0, 1, 6;
L_005D4AA8 .part/pv v0068DAD0_0, 0, 1, 6;
L_005D4B00 .part/pv L_005D4B58, 0, 1, 6;
L_005D4B58 .part RS_005A637C, 5, 1;
L_005D4BB0 .part/pv L_005D4C08, 1, 1, 6;
L_005D4C08 .part RS_005A637C, 4, 1;
L_005D4C60 .part/pv L_005D4CB8, 2, 1, 6;
L_005D4CB8 .part RS_005A637C, 3, 1;
L_005D4D10 .part/pv L_005D4D68, 3, 1, 6;
L_005D4D68 .part RS_005A637C, 2, 1;
L_005D4DC0 .part/pv L_005D4E18, 4, 1, 6;
L_005D4E18 .part RS_005A637C, 1, 1;
L_005D4E70 .part/pv L_005D4EC8, 5, 1, 6;
L_005D4EC8 .part RS_005A637C, 0, 1;
S_0068BBE0 .scope module, "FF6" "ffjk" 2 22, 4 1, S_0068B580;
 .timescale 0 0;
v005D39A0_0 .alias "clear", 0 0, v005D3E70_0;
v005D39F8_0 .alias "clk", 0 0, v005D4210_0;
v005D3A50_0 .net "j", 0 0, L_005D4420; 1 drivers
v005D3AA8_0 .net "k", 0 0, L_005D4478; 1 drivers
v005D3B00_0 .net "preset", 0 0, C4<0>; 1 drivers
v005D3B58_0 .var "q", 0 0;
v005D3BB0_0 .var "qnot", 0 0;
E_00591B70 .event posedge, v0059B510_0, v005D3B00_0, v0059B568_0;
S_0068BC68 .scope module, "FF5" "ffjk" 2 23, 4 1, S_0068B580;
 .timescale 0 0;
v005D3738_0 .alias "clear", 0 0, v005D3E70_0;
v005D3790_0 .alias "clk", 0 0, v005D4210_0;
v005D37E8_0 .net "j", 0 0, L_005D4580; 1 drivers
v005D3840_0 .net "k", 0 0, L_005D45D8; 1 drivers
v005D3898_0 .net "preset", 0 0, C4<0>; 1 drivers
v005D38F0_0 .var "q", 0 0;
v005D3948_0 .var "qnot", 0 0;
E_00591770 .event posedge, v0059B510_0, v005D3898_0, v0059B568_0;
S_0068BCF0 .scope module, "FF4" "ffjk" 2 24, 4 1, S_0068B580;
 .timescale 0 0;
v005D34D0_0 .alias "clear", 0 0, v005D3E70_0;
v005D3528_0 .alias "clk", 0 0, v005D4210_0;
v005D3580_0 .net "j", 0 0, L_005D46E0; 1 drivers
v005D35D8_0 .net "k", 0 0, L_005D4738; 1 drivers
v005D3630_0 .net "preset", 0 0, C4<0>; 1 drivers
v005D3688_0 .var "q", 0 0;
v005D36E0_0 .var "qnot", 0 0;
E_00591790 .event posedge, v0059B510_0, v005D3630_0, v0059B568_0;
S_0068BD78 .scope module, "FF3" "ffjk" 2 25, 4 1, S_0068B580;
 .timescale 0 0;
v005D3268_0 .alias "clear", 0 0, v005D3E70_0;
v005D32C0_0 .alias "clk", 0 0, v005D4210_0;
v005D3318_0 .net "j", 0 0, L_005D4840; 1 drivers
v005D3370_0 .net "k", 0 0, L_005D4898; 1 drivers
v005D33C8_0 .net "preset", 0 0, C4<0>; 1 drivers
v005D3420_0 .var "q", 0 0;
v005D3478_0 .var "qnot", 0 0;
E_005916F0 .event posedge, v0059B510_0, v005D33C8_0, v0059B568_0;
S_0068BE00 .scope module, "FF2" "ffjk" 2 26, 4 1, S_0068B580;
 .timescale 0 0;
v005D3000_0 .alias "clear", 0 0, v005D3E70_0;
v005D3058_0 .alias "clk", 0 0, v005D4210_0;
v005D30B0_0 .net "j", 0 0, L_005D49A0; 1 drivers
v005D3108_0 .net "k", 0 0, L_005D49F8; 1 drivers
v005D3160_0 .net "preset", 0 0, C4<0>; 1 drivers
v005D31B8_0 .var "q", 0 0;
v005D3210_0 .var "qnot", 0 0;
E_005916D0 .event posedge, v0059B510_0, v005D3160_0, v0059B568_0;
S_0068BE88 .scope module, "FF1" "ffjk" 2 27, 4 1, S_0068B580;
 .timescale 0 0;
v0059B510_0 .alias "clear", 0 0, v005D3E70_0;
v0059B568_0 .alias "clk", 0 0, v005D4210_0;
v005A1CA8_0 .alias "j", 0 0, v005D40B0_0;
v005A1D00_0 .alias "k", 0 0, v005D4108_0;
v005A1D58_0 .net "preset", 0 0, C4<0>; 1 drivers
v0068DA78_0 .var "q", 0 0;
v0068DAD0_0 .var "qnot", 0 0;
E_00591730 .event posedge, v0059B510_0, v005A1D58_0, v0059B568_0;
    .scope S_0068BB58;
T_0 ;
    %set/v v005D4160_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0068BB58;
T_1 ;
    %delay 12, 0;
    %load/v 8, v005D4160_0, 1;
    %inv 8, 1;
    %set/v v005D4160_0, 8, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0068BBE0;
T_2 ;
    %wait E_00591B70;
    %load/v 8, v005D39A0_0, 1;
    %jmp/0xz  T_2.0, 8;
    %set/v v005D3B58_0, 0, 1;
    %set/v v005D3BB0_0, 1, 1;
    %jmp T_2.1;
T_2.0 ;
    %load/v 8, v005D3B00_0, 1;
    %jmp/0xz  T_2.2, 8;
    %set/v v005D3B58_0, 1, 1;
    %set/v v005D3BB0_0, 0, 1;
    %jmp T_2.3;
T_2.2 ;
    %load/v 8, v005D3A50_0, 1;
    %load/v 9, v005D3AA8_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_2.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005D3B58_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005D3BB0_0, 0, 0;
    %jmp T_2.5;
T_2.4 ;
    %load/v 8, v005D3A50_0, 1;
    %inv 8, 1;
    %load/v 9, v005D3AA8_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_2.6, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005D3B58_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005D3BB0_0, 0, 1;
    %jmp T_2.7;
T_2.6 ;
    %load/v 8, v005D3A50_0, 1;
    %load/v 9, v005D3AA8_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_2.8, 8;
    %load/v 8, v005D3B58_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005D3B58_0, 0, 8;
    %load/v 8, v005D3BB0_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005D3BB0_0, 0, 8;
T_2.8 ;
T_2.7 ;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0068BC68;
T_3 ;
    %wait E_00591770;
    %load/v 8, v005D3738_0, 1;
    %jmp/0xz  T_3.0, 8;
    %set/v v005D38F0_0, 0, 1;
    %set/v v005D3948_0, 1, 1;
    %jmp T_3.1;
T_3.0 ;
    %load/v 8, v005D3898_0, 1;
    %jmp/0xz  T_3.2, 8;
    %set/v v005D38F0_0, 1, 1;
    %set/v v005D3948_0, 0, 1;
    %jmp T_3.3;
T_3.2 ;
    %load/v 8, v005D37E8_0, 1;
    %load/v 9, v005D3840_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_3.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005D38F0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005D3948_0, 0, 0;
    %jmp T_3.5;
T_3.4 ;
    %load/v 8, v005D37E8_0, 1;
    %inv 8, 1;
    %load/v 9, v005D3840_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_3.6, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005D38F0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005D3948_0, 0, 1;
    %jmp T_3.7;
T_3.6 ;
    %load/v 8, v005D37E8_0, 1;
    %load/v 9, v005D3840_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_3.8, 8;
    %load/v 8, v005D38F0_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005D38F0_0, 0, 8;
    %load/v 8, v005D3948_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005D3948_0, 0, 8;
T_3.8 ;
T_3.7 ;
T_3.5 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0068BCF0;
T_4 ;
    %wait E_00591790;
    %load/v 8, v005D34D0_0, 1;
    %jmp/0xz  T_4.0, 8;
    %set/v v005D3688_0, 0, 1;
    %set/v v005D36E0_0, 1, 1;
    %jmp T_4.1;
T_4.0 ;
    %load/v 8, v005D3630_0, 1;
    %jmp/0xz  T_4.2, 8;
    %set/v v005D3688_0, 1, 1;
    %set/v v005D36E0_0, 0, 1;
    %jmp T_4.3;
T_4.2 ;
    %load/v 8, v005D3580_0, 1;
    %load/v 9, v005D35D8_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_4.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005D3688_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005D36E0_0, 0, 0;
    %jmp T_4.5;
T_4.4 ;
    %load/v 8, v005D3580_0, 1;
    %inv 8, 1;
    %load/v 9, v005D35D8_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_4.6, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005D3688_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005D36E0_0, 0, 1;
    %jmp T_4.7;
T_4.6 ;
    %load/v 8, v005D3580_0, 1;
    %load/v 9, v005D35D8_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_4.8, 8;
    %load/v 8, v005D3688_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005D3688_0, 0, 8;
    %load/v 8, v005D36E0_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005D36E0_0, 0, 8;
T_4.8 ;
T_4.7 ;
T_4.5 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0068BD78;
T_5 ;
    %wait E_005916F0;
    %load/v 8, v005D3268_0, 1;
    %jmp/0xz  T_5.0, 8;
    %set/v v005D3420_0, 0, 1;
    %set/v v005D3478_0, 1, 1;
    %jmp T_5.1;
T_5.0 ;
    %load/v 8, v005D33C8_0, 1;
    %jmp/0xz  T_5.2, 8;
    %set/v v005D3420_0, 1, 1;
    %set/v v005D3478_0, 0, 1;
    %jmp T_5.3;
T_5.2 ;
    %load/v 8, v005D3318_0, 1;
    %load/v 9, v005D3370_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_5.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005D3420_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005D3478_0, 0, 0;
    %jmp T_5.5;
T_5.4 ;
    %load/v 8, v005D3318_0, 1;
    %inv 8, 1;
    %load/v 9, v005D3370_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_5.6, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005D3420_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005D3478_0, 0, 1;
    %jmp T_5.7;
T_5.6 ;
    %load/v 8, v005D3318_0, 1;
    %load/v 9, v005D3370_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_5.8, 8;
    %load/v 8, v005D3420_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005D3420_0, 0, 8;
    %load/v 8, v005D3478_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005D3478_0, 0, 8;
T_5.8 ;
T_5.7 ;
T_5.5 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0068BE00;
T_6 ;
    %wait E_005916D0;
    %load/v 8, v005D3000_0, 1;
    %jmp/0xz  T_6.0, 8;
    %set/v v005D31B8_0, 0, 1;
    %set/v v005D3210_0, 1, 1;
    %jmp T_6.1;
T_6.0 ;
    %load/v 8, v005D3160_0, 1;
    %jmp/0xz  T_6.2, 8;
    %set/v v005D31B8_0, 1, 1;
    %set/v v005D3210_0, 0, 1;
    %jmp T_6.3;
T_6.2 ;
    %load/v 8, v005D30B0_0, 1;
    %load/v 9, v005D3108_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_6.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005D31B8_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005D3210_0, 0, 0;
    %jmp T_6.5;
T_6.4 ;
    %load/v 8, v005D30B0_0, 1;
    %inv 8, 1;
    %load/v 9, v005D3108_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_6.6, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005D31B8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005D3210_0, 0, 1;
    %jmp T_6.7;
T_6.6 ;
    %load/v 8, v005D30B0_0, 1;
    %load/v 9, v005D3108_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_6.8, 8;
    %load/v 8, v005D31B8_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005D31B8_0, 0, 8;
    %load/v 8, v005D3210_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005D3210_0, 0, 8;
T_6.8 ;
T_6.7 ;
T_6.5 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0068BE88;
T_7 ;
    %wait E_00591730;
    %load/v 8, v0059B510_0, 1;
    %jmp/0xz  T_7.0, 8;
    %set/v v0068DA78_0, 0, 1;
    %set/v v0068DAD0_0, 1, 1;
    %jmp T_7.1;
T_7.0 ;
    %load/v 8, v005A1D58_0, 1;
    %jmp/0xz  T_7.2, 8;
    %set/v v0068DA78_0, 1, 1;
    %set/v v0068DAD0_0, 0, 1;
    %jmp T_7.3;
T_7.2 ;
    %load/v 8, v005A1CA8_0, 1;
    %load/v 9, v005A1D00_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_7.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0068DA78_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0068DAD0_0, 0, 0;
    %jmp T_7.5;
T_7.4 ;
    %load/v 8, v005A1CA8_0, 1;
    %inv 8, 1;
    %load/v 9, v005A1D00_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_7.6, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0068DA78_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0068DAD0_0, 0, 1;
    %jmp T_7.7;
T_7.6 ;
    %load/v 8, v005A1CA8_0, 1;
    %load/v 9, v005A1D00_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_7.8, 8;
    %load/v 8, v0068DA78_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0068DA78_0, 0, 8;
    %load/v 8, v0068DAD0_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0068DAD0_0, 0, 8;
T_7.8 ;
T_7.7 ;
T_7.5 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0068B608;
T_8 ;
    %set/v v005D41B8_0, 0, 1;
    %set/v v005D42C0_0, 0, 1;
    %vpi_call 2 53 "$display", "Guia09 - Gabriel Benjamim de Carvalho - 396690";
    %vpi_call 2 54 "$monitor", "%5b %d", v005D4268_0, v005D4268_0;
    %delay 1, 0;
    %set/v v005D41B8_0, 1, 1;
    %delay 1, 0;
    %set/v v005D41B8_0, 0, 1;
    %delay 1, 0;
    %set/v v005D42C0_0, 1, 1;
    %delay 12, 0;
    %set/v v005D42C0_0, 0, 1;
    %delay 1000, 0;
    %vpi_call 2 59 "$finish";
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "ex06.v";
    "./clock.v";
    "./flipflopjk.v";
