--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Tue May 12 12:48:47 2020

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Design:     top
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 1000.000000 -name clk2 [get_nets FIFO_CLK_c]
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 489.151ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         SB_DFFNE   C              \usb3_if_inst/OE_N_36  (from FIFO_CLK_c +)
   Destination:    SB_DFF     D              \fifo_dc_32_lut_gen_inst/lscc_fifo_dc_inst/i5366_5367  (to FIFO_CLK_c +)

   Delay:                  10.716ns  (22.5% logic, 77.5% route), 6 logic levels.

 Constraint Details:

     10.716ns data_path \usb3_if_inst/OE_N_36 to \fifo_dc_32_lut_gen_inst/lscc_fifo_dc_inst/i5366_5367 meets
    500.000ns delay constraint less
      0.133ns L_S requirement (totaling 499.867ns) by 489.151ns

 Path Details: \usb3_if_inst/OE_N_36 to \fifo_dc_32_lut_gen_inst/lscc_fifo_dc_inst/i5366_5367

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.367              C to Q              \usb3_if_inst/OE_N_36 (from FIFO_CLK_c)
Route         3   e 1.339                                  \usb3_if_inst/OE_N
LUT4        ---     0.408             I3 to O              \usb3_if_inst/i2_4_lut
Route        19   e 1.608                                  write_to_dc32_fifo
LUT4        ---     0.408             I0 to O              \fifo_dc_32_lut_gen_inst/lscc_fifo_dc_inst/EnabledDecoder_2_i11_2_lut_3_lut
Route         6   e 1.378                                  \fifo_dc_32_lut_gen_inst/lscc_fifo_dc_inst/n11
LUT4        ---     0.408             I0 to O              \fifo_dc_32_lut_gen_inst/lscc_fifo_dc_inst/EnabledDecoder_2_i36_2_lut_3_lut
Route         3   e 1.239                                  \fifo_dc_32_lut_gen_inst/lscc_fifo_dc_inst/n36
LUT4        ---     0.408             I0 to O              \fifo_dc_32_lut_gen_inst/lscc_fifo_dc_inst/EnabledDecoder_2_i51_2_lut
Route        34   e 1.725                                  \fifo_dc_32_lut_gen_inst/lscc_fifo_dc_inst/n51
LUT4        ---     0.408             I0 to O              \fifo_dc_32_lut_gen_inst/lscc_fifo_dc_inst/i3347_3_lut_4_lut
Route         1   e 1.020                                  \fifo_dc_32_lut_gen_inst/lscc_fifo_dc_inst/n4174
                  --------
                   10.716  (22.5% logic, 77.5% route), 6 logic levels.


Passed:  The following path meets requirements by 489.151ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         SB_DFFNE   C              \usb3_if_inst/OE_N_36  (from FIFO_CLK_c +)
   Destination:    SB_DFF     D              \fifo_dc_32_lut_gen_inst/lscc_fifo_dc_inst/i5363_5364  (to FIFO_CLK_c +)

   Delay:                  10.716ns  (22.5% logic, 77.5% route), 6 logic levels.

 Constraint Details:

     10.716ns data_path \usb3_if_inst/OE_N_36 to \fifo_dc_32_lut_gen_inst/lscc_fifo_dc_inst/i5363_5364 meets
    500.000ns delay constraint less
      0.133ns L_S requirement (totaling 499.867ns) by 489.151ns

 Path Details: \usb3_if_inst/OE_N_36 to \fifo_dc_32_lut_gen_inst/lscc_fifo_dc_inst/i5363_5364

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.367              C to Q              \usb3_if_inst/OE_N_36 (from FIFO_CLK_c)
Route         3   e 1.339                                  \usb3_if_inst/OE_N
LUT4        ---     0.408             I3 to O              \usb3_if_inst/i2_4_lut
Route        19   e 1.608                                  write_to_dc32_fifo
LUT4        ---     0.408             I0 to O              \fifo_dc_32_lut_gen_inst/lscc_fifo_dc_inst/EnabledDecoder_2_i11_2_lut_3_lut
Route         6   e 1.378                                  \fifo_dc_32_lut_gen_inst/lscc_fifo_dc_inst/n11
LUT4        ---     0.408             I0 to O              \fifo_dc_32_lut_gen_inst/lscc_fifo_dc_inst/EnabledDecoder_2_i36_2_lut_3_lut
Route         3   e 1.239                                  \fifo_dc_32_lut_gen_inst/lscc_fifo_dc_inst/n36
LUT4        ---     0.408             I0 to O              \fifo_dc_32_lut_gen_inst/lscc_fifo_dc_inst/EnabledDecoder_2_i51_2_lut
Route        34   e 1.725                                  \fifo_dc_32_lut_gen_inst/lscc_fifo_dc_inst/n51
LUT4        ---     0.408             I0 to O              \fifo_dc_32_lut_gen_inst/lscc_fifo_dc_inst/i3346_3_lut_4_lut
Route         1   e 1.020                                  \fifo_dc_32_lut_gen_inst/lscc_fifo_dc_inst/n4173
                  --------
                   10.716  (22.5% logic, 77.5% route), 6 logic levels.


Passed:  The following path meets requirements by 489.151ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         SB_DFFNE   C              \usb3_if_inst/OE_N_36  (from FIFO_CLK_c +)
   Destination:    SB_DFF     D              \fifo_dc_32_lut_gen_inst/lscc_fifo_dc_inst/i5360_5361  (to FIFO_CLK_c +)

   Delay:                  10.716ns  (22.5% logic, 77.5% route), 6 logic levels.

 Constraint Details:

     10.716ns data_path \usb3_if_inst/OE_N_36 to \fifo_dc_32_lut_gen_inst/lscc_fifo_dc_inst/i5360_5361 meets
    500.000ns delay constraint less
      0.133ns L_S requirement (totaling 499.867ns) by 489.151ns

 Path Details: \usb3_if_inst/OE_N_36 to \fifo_dc_32_lut_gen_inst/lscc_fifo_dc_inst/i5360_5361

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.367              C to Q              \usb3_if_inst/OE_N_36 (from FIFO_CLK_c)
Route         3   e 1.339                                  \usb3_if_inst/OE_N
LUT4        ---     0.408             I3 to O              \usb3_if_inst/i2_4_lut
Route        19   e 1.608                                  write_to_dc32_fifo
LUT4        ---     0.408             I0 to O              \fifo_dc_32_lut_gen_inst/lscc_fifo_dc_inst/EnabledDecoder_2_i11_2_lut_3_lut
Route         6   e 1.378                                  \fifo_dc_32_lut_gen_inst/lscc_fifo_dc_inst/n11
LUT4        ---     0.408             I0 to O              \fifo_dc_32_lut_gen_inst/lscc_fifo_dc_inst/EnabledDecoder_2_i36_2_lut_3_lut
Route         3   e 1.239                                  \fifo_dc_32_lut_gen_inst/lscc_fifo_dc_inst/n36
LUT4        ---     0.408             I0 to O              \fifo_dc_32_lut_gen_inst/lscc_fifo_dc_inst/EnabledDecoder_2_i51_2_lut
Route        34   e 1.725                                  \fifo_dc_32_lut_gen_inst/lscc_fifo_dc_inst/n51
LUT4        ---     0.408             I0 to O              \fifo_dc_32_lut_gen_inst/lscc_fifo_dc_inst/i3345_3_lut_4_lut
Route         1   e 1.020                                  \fifo_dc_32_lut_gen_inst/lscc_fifo_dc_inst/n4172
                  --------
                   10.716  (22.5% logic, 77.5% route), 6 logic levels.

Report: 10.849 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 1000.000000 -name clk1 [get_nets \spi0/spi_clk]
            1070 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 988.158ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         SB_DFFR    C              \spi0/state_reg_i1  (from \spi0/spi_clk +)
   Destination:    SB_DFFS    D              \spi0/t_FSM_i0  (to \spi0/spi_clk +)

   Delay:                  11.709ns  (24.0% logic, 76.0% route), 7 logic levels.

 Constraint Details:

     11.709ns data_path \spi0/state_reg_i1 to \spi0/t_FSM_i0 meets
    1000.000ns delay constraint less
      0.133ns L_S requirement (totaling 999.867ns) by 988.158ns

 Path Details: \spi0/state_reg_i1 to \spi0/t_FSM_i0

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.367              C to Q              \spi0/state_reg_i1 (from \spi0/spi_clk)
Route        31   e 1.806                                  state_reg[1]
LUT4        ---     0.408             I2 to O              i461_4_lut
Route         2   e 1.158                                  n1004
LUT4        ---     0.408             I1 to O              \spi0/i462_2_lut
Route         2   e 1.158                                  \spi0/n982
LUT4        ---     0.408             I2 to O              \spi0/mux_448_i1_4_lut
Route         1   e 1.020                                  \spi0/n986
LUT4        ---     0.408             I3 to O              \spi0/mux_455_i1_3_lut_4_lut
Route         2   e 1.158                                  \spi0/state_next[0]
LUT4        ---     0.408             I3 to O              \spi0/i1_4_lut
Route        16   e 1.574                                  \spi0/n4
LUT4        ---     0.408             I1 to O              \spi0/i4591_2_lut_4_lut
Route         1   e 1.020                                  \spi0/n540
                  --------
                   11.709  (24.0% logic, 76.0% route), 7 logic levels.


Passed:  The following path meets requirements by 988.158ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         SB_DFFR    C              \spi0/state_reg_i1  (from \spi0/spi_clk +)
   Destination:    SB_DFFR    D              \spi0/t_FSM_i15  (to \spi0/spi_clk +)

   Delay:                  11.709ns  (24.0% logic, 76.0% route), 7 logic levels.

 Constraint Details:

     11.709ns data_path \spi0/state_reg_i1 to \spi0/t_FSM_i15 meets
    1000.000ns delay constraint less
      0.133ns L_S requirement (totaling 999.867ns) by 988.158ns

 Path Details: \spi0/state_reg_i1 to \spi0/t_FSM_i15

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.367              C to Q              \spi0/state_reg_i1 (from \spi0/spi_clk)
Route        31   e 1.806                                  state_reg[1]
LUT4        ---     0.408             I2 to O              i461_4_lut
Route         2   e 1.158                                  n1004
LUT4        ---     0.408             I1 to O              \spi0/i462_2_lut
Route         2   e 1.158                                  \spi0/n982
LUT4        ---     0.408             I2 to O              \spi0/mux_448_i1_4_lut
Route         1   e 1.020                                  \spi0/n986
LUT4        ---     0.408             I3 to O              \spi0/mux_455_i1_3_lut_4_lut
Route         2   e 1.158                                  \spi0/state_next[0]
LUT4        ---     0.408             I3 to O              \spi0/i1_4_lut
Route        16   e 1.574                                  \spi0/n4
LUT4        ---     0.408             I1 to O              \spi0/i4618_2_lut_4_lut
Route         1   e 1.020                                  \spi0/n525
                  --------
                   11.709  (24.0% logic, 76.0% route), 7 logic levels.


Passed:  The following path meets requirements by 988.158ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         SB_DFFR    C              \spi0/state_reg_i1  (from \spi0/spi_clk +)
   Destination:    SB_DFFR    D              \spi0/t_FSM_i14  (to \spi0/spi_clk +)

   Delay:                  11.709ns  (24.0% logic, 76.0% route), 7 logic levels.

 Constraint Details:

     11.709ns data_path \spi0/state_reg_i1 to \spi0/t_FSM_i14 meets
    1000.000ns delay constraint less
      0.133ns L_S requirement (totaling 999.867ns) by 988.158ns

 Path Details: \spi0/state_reg_i1 to \spi0/t_FSM_i14

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.367              C to Q              \spi0/state_reg_i1 (from \spi0/spi_clk)
Route        31   e 1.806                                  state_reg[1]
LUT4        ---     0.408             I2 to O              i461_4_lut
Route         2   e 1.158                                  n1004
LUT4        ---     0.408             I1 to O              \spi0/i462_2_lut
Route         2   e 1.158                                  \spi0/n982
LUT4        ---     0.408             I2 to O              \spi0/mux_448_i1_4_lut
Route         1   e 1.020                                  \spi0/n986
LUT4        ---     0.408             I3 to O              \spi0/mux_455_i1_3_lut_4_lut
Route         2   e 1.158                                  \spi0/state_next[0]
LUT4        ---     0.408             I3 to O              \spi0/i1_4_lut
Route        16   e 1.574                                  \spi0/n4
LUT4        ---     0.408             I1 to O              \spi0/i4619_2_lut_4_lut
Route         1   e 1.020                                  \spi0/n526
                  --------
                   11.709  (24.0% logic, 76.0% route), 7 logic levels.

Report: 11.842 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 1000.000000 -name clk0 [get_nets DEBUG_8_c]
            443 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 948.325ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         SB_DFFE    C              \timing_controller_inst/state_timeout_counter_i0  (from DEBUG_8_c +)
   Destination:    SB_DFFESR  D              \timing_controller_inst/state_timeout_counter_i31  (to DEBUG_8_c +)

   Delay:                  51.542ns  (26.0% logic, 74.0% route), 33 logic levels.

 Constraint Details:

     51.542ns data_path \timing_controller_inst/state_timeout_counter_i0 to \timing_controller_inst/state_timeout_counter_i31 meets
    1000.000ns delay constraint less
      0.133ns L_S requirement (totaling 999.867ns) by 948.325ns

 Path Details: \timing_controller_inst/state_timeout_counter_i0 to \timing_controller_inst/state_timeout_counter_i31

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.367              C to Q              \timing_controller_inst/state_timeout_counter_i0 (from DEBUG_8_c)
Route         3   e 1.339                                  \timing_controller_inst/state_timeout_counter[0]
LUT4        ---     0.408             I0 to CO             \timing_controller_inst/sub_7_add_2_2
Route         2   e 1.158                                  \timing_controller_inst/n7812
LUT4        ---     0.408             CI to CO             \timing_controller_inst/sub_7_add_2_3
Route         2   e 1.158                                  \timing_controller_inst/n7813
LUT4        ---     0.408             CI to CO             \timing_controller_inst/sub_7_add_2_4
Route         2   e 1.158                                  \timing_controller_inst/n7814
LUT4        ---     0.408             CI to CO             \timing_controller_inst/sub_7_add_2_5
Route         2   e 1.158                                  \timing_controller_inst/n7815
LUT4        ---     0.408             CI to CO             \timing_controller_inst/sub_7_add_2_6
Route         2   e 1.158                                  \timing_controller_inst/n7816
LUT4        ---     0.408             CI to CO             \timing_controller_inst/sub_7_add_2_7
Route         2   e 1.158                                  \timing_controller_inst/n7817
LUT4        ---     0.408             CI to CO             \timing_controller_inst/sub_7_add_2_8
Route         2   e 1.158                                  \timing_controller_inst/n7818
LUT4        ---     0.408             CI to CO             \timing_controller_inst/sub_7_add_2_9
Route         2   e 1.158                                  \timing_controller_inst/n7819
LUT4        ---     0.408             CI to CO             \timing_controller_inst/sub_7_add_2_10
Route         2   e 1.158                                  \timing_controller_inst/n7820
LUT4        ---     0.408             CI to CO             \timing_controller_inst/sub_7_add_2_11
Route         2   e 1.158                                  \timing_controller_inst/n7821
LUT4        ---     0.408             CI to CO             \timing_controller_inst/sub_7_add_2_12
Route         2   e 1.158                                  \timing_controller_inst/n7822
LUT4        ---     0.408             CI to CO             \timing_controller_inst/sub_7_add_2_13
Route         2   e 1.158                                  \timing_controller_inst/n7823
LUT4        ---     0.408             CI to CO             \timing_controller_inst/sub_7_add_2_14
Route         2   e 1.158                                  \timing_controller_inst/n7824
LUT4        ---     0.408             CI to CO             \timing_controller_inst/sub_7_add_2_15
Route         2   e 1.158                                  \timing_controller_inst/n7825
LUT4        ---     0.408             CI to CO             \timing_controller_inst/sub_7_add_2_16
Route         2   e 1.158                                  \timing_controller_inst/n7826
LUT4        ---     0.408             CI to CO             \timing_controller_inst/sub_7_add_2_17
Route         2   e 1.158                                  \timing_controller_inst/n7827
LUT4        ---     0.408             CI to CO             \timing_controller_inst/sub_7_add_2_18
Route         2   e 1.158                                  \timing_controller_inst/n7828
LUT4        ---     0.408             CI to CO             \timing_controller_inst/sub_7_add_2_19
Route         2   e 1.158                                  \timing_controller_inst/n7829
LUT4        ---     0.408             CI to CO             \timing_controller_inst/sub_7_add_2_20
Route         2   e 1.158                                  \timing_controller_inst/n7830
LUT4        ---     0.408             CI to CO             \timing_controller_inst/sub_7_add_2_21
Route         2   e 1.158                                  \timing_controller_inst/n7831
LUT4        ---     0.408             CI to CO             \timing_controller_inst/sub_7_add_2_22
Route         2   e 1.158                                  \timing_controller_inst/n7832
LUT4        ---     0.408             CI to CO             \timing_controller_inst/sub_7_add_2_23
Route         2   e 1.158                                  \timing_controller_inst/n7833
LUT4        ---     0.408             CI to CO             \timing_controller_inst/sub_7_add_2_24
Route         2   e 1.158                                  \timing_controller_inst/n7834
LUT4        ---     0.408             CI to CO             \timing_controller_inst/sub_7_add_2_25
Route         2   e 1.158                                  \timing_controller_inst/n7835
LUT4        ---     0.408             CI to CO             \timing_controller_inst/sub_7_add_2_26
Route         2   e 1.158                                  \timing_controller_inst/n7836
LUT4        ---     0.408             CI to CO             \timing_controller_inst/sub_7_add_2_27
Route         2   e 1.158                                  \timing_controller_inst/n7837
LUT4        ---     0.408             CI to CO             \timing_controller_inst/sub_7_add_2_28
Route         2   e 1.158                                  \timing_controller_inst/n7838
LUT4        ---     0.408             CI to CO             \timing_controller_inst/sub_7_add_2_29
Route         2   e 1.158                                  \timing_controller_inst/n7839
LUT4        ---     0.408             CI to CO             \timing_controller_inst/sub_7_add_2_30
Route         2   e 1.158                                  \timing_controller_inst/n7840
LUT4        ---     0.408             CI to CO             \timing_controller_inst/sub_7_add_2_31
Route         2   e 1.158                                  \timing_controller_inst/n7841
LUT4        ---     0.408             CI to CO             \timing_controller_inst/sub_7_add_2_32
Route         1   e 1.020                                  \timing_controller_inst/n7842
LUT4        ---     0.408             I3 to O              \timing_controller_inst/sub_7_add_2_33_lut
Route         1   e 1.020                                  \timing_controller_inst/state_timeout_counter_31__N_379[31]
                  --------
                   51.542  (26.0% logic, 74.0% route), 33 logic levels.


Passed:  The following path meets requirements by 949.753ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         SB_DFFE    C              \timing_controller_inst/state_timeout_counter_i0  (from DEBUG_8_c +)
   Destination:    SB_DFFESR  D              \timing_controller_inst/state_timeout_counter_i30  (to DEBUG_8_c +)

   Delay:                  50.114ns  (26.0% logic, 74.0% route), 32 logic levels.

 Constraint Details:

     50.114ns data_path \timing_controller_inst/state_timeout_counter_i0 to \timing_controller_inst/state_timeout_counter_i30 meets
    1000.000ns delay constraint less
      0.133ns L_S requirement (totaling 999.867ns) by 949.753ns

 Path Details: \timing_controller_inst/state_timeout_counter_i0 to \timing_controller_inst/state_timeout_counter_i30

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.367              C to Q              \timing_controller_inst/state_timeout_counter_i0 (from DEBUG_8_c)
Route         3   e 1.339                                  \timing_controller_inst/state_timeout_counter[0]
LUT4        ---     0.408             I0 to CO             \timing_controller_inst/sub_7_add_2_2
Route         2   e 1.158                                  \timing_controller_inst/n7812
LUT4        ---     0.408             CI to CO             \timing_controller_inst/sub_7_add_2_3
Route         2   e 1.158                                  \timing_controller_inst/n7813
LUT4        ---     0.408             CI to CO             \timing_controller_inst/sub_7_add_2_4
Route         2   e 1.158                                  \timing_controller_inst/n7814
LUT4        ---     0.408             CI to CO             \timing_controller_inst/sub_7_add_2_5
Route         2   e 1.158                                  \timing_controller_inst/n7815
LUT4        ---     0.408             CI to CO             \timing_controller_inst/sub_7_add_2_6
Route         2   e 1.158                                  \timing_controller_inst/n7816
LUT4        ---     0.408             CI to CO             \timing_controller_inst/sub_7_add_2_7
Route         2   e 1.158                                  \timing_controller_inst/n7817
LUT4        ---     0.408             CI to CO             \timing_controller_inst/sub_7_add_2_8
Route         2   e 1.158                                  \timing_controller_inst/n7818
LUT4        ---     0.408             CI to CO             \timing_controller_inst/sub_7_add_2_9
Route         2   e 1.158                                  \timing_controller_inst/n7819
LUT4        ---     0.408             CI to CO             \timing_controller_inst/sub_7_add_2_10
Route         2   e 1.158                                  \timing_controller_inst/n7820
LUT4        ---     0.408             CI to CO             \timing_controller_inst/sub_7_add_2_11
Route         2   e 1.158                                  \timing_controller_inst/n7821
LUT4        ---     0.408             CI to CO             \timing_controller_inst/sub_7_add_2_12
Route         2   e 1.158                                  \timing_controller_inst/n7822
LUT4        ---     0.408             CI to CO             \timing_controller_inst/sub_7_add_2_13
Route         2   e 1.158                                  \timing_controller_inst/n7823
LUT4        ---     0.408             CI to CO             \timing_controller_inst/sub_7_add_2_14
Route         2   e 1.158                                  \timing_controller_inst/n7824
LUT4        ---     0.408             CI to CO             \timing_controller_inst/sub_7_add_2_15
Route         2   e 1.158                                  \timing_controller_inst/n7825
LUT4        ---     0.408             CI to CO             \timing_controller_inst/sub_7_add_2_16
Route         2   e 1.158                                  \timing_controller_inst/n7826
LUT4        ---     0.408             CI to CO             \timing_controller_inst/sub_7_add_2_17
Route         2   e 1.158                                  \timing_controller_inst/n7827
LUT4        ---     0.408             CI to CO             \timing_controller_inst/sub_7_add_2_18
Route         2   e 1.158                                  \timing_controller_inst/n7828
LUT4        ---     0.408             CI to CO             \timing_controller_inst/sub_7_add_2_19
Route         2   e 1.158                                  \timing_controller_inst/n7829
LUT4        ---     0.408             CI to CO             \timing_controller_inst/sub_7_add_2_20
Route         2   e 1.158                                  \timing_controller_inst/n7830
LUT4        ---     0.408             CI to CO             \timing_controller_inst/sub_7_add_2_21
Route         2   e 1.158                                  \timing_controller_inst/n7831
LUT4        ---     0.408             CI to CO             \timing_controller_inst/sub_7_add_2_22
Route         2   e 1.158                                  \timing_controller_inst/n7832
LUT4        ---     0.408             CI to CO             \timing_controller_inst/sub_7_add_2_23
Route         2   e 1.158                                  \timing_controller_inst/n7833
LUT4        ---     0.408             CI to CO             \timing_controller_inst/sub_7_add_2_24
Route         2   e 1.158                                  \timing_controller_inst/n7834
LUT4        ---     0.408             CI to CO             \timing_controller_inst/sub_7_add_2_25
Route         2   e 1.158                                  \timing_controller_inst/n7835
LUT4        ---     0.408             CI to CO             \timing_controller_inst/sub_7_add_2_26
Route         2   e 1.158                                  \timing_controller_inst/n7836
LUT4        ---     0.408             CI to CO             \timing_controller_inst/sub_7_add_2_27
Route         2   e 1.158                                  \timing_controller_inst/n7837
LUT4        ---     0.408             CI to CO             \timing_controller_inst/sub_7_add_2_28
Route         2   e 1.158                                  \timing_controller_inst/n7838
LUT4        ---     0.408             CI to CO             \timing_controller_inst/sub_7_add_2_29
Route         2   e 1.158                                  \timing_controller_inst/n7839
LUT4        ---     0.408             CI to CO             \timing_controller_inst/sub_7_add_2_30
Route         2   e 1.158                                  \timing_controller_inst/n7840
LUT4        ---     0.408             CI to CO             \timing_controller_inst/sub_7_add_2_31
Route         2   e 1.158                                  \timing_controller_inst/n7841
LUT4        ---     0.408             I3 to O              \timing_controller_inst/sub_7_add_2_32_lut
Route         1   e 1.020                                  \timing_controller_inst/state_timeout_counter_31__N_379[30]
                  --------
                   50.114  (26.0% logic, 74.0% route), 32 logic levels.


Passed:  The following path meets requirements by 949.833ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         SB_DFFESR  C              \timing_controller_inst/state_timeout_counter_i1  (from DEBUG_8_c +)
   Destination:    SB_DFFESR  D              \timing_controller_inst/state_timeout_counter_i31  (to DEBUG_8_c +)

   Delay:                  50.034ns  (26.0% logic, 74.0% route), 32 logic levels.

 Constraint Details:

     50.034ns data_path \timing_controller_inst/state_timeout_counter_i1 to \timing_controller_inst/state_timeout_counter_i31 meets
    1000.000ns delay constraint less
      0.133ns L_S requirement (totaling 999.867ns) by 949.833ns

 Path Details: \timing_controller_inst/state_timeout_counter_i1 to \timing_controller_inst/state_timeout_counter_i31

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.367              C to Q              \timing_controller_inst/state_timeout_counter_i1 (from DEBUG_8_c)
Route         4   e 1.397                                  \timing_controller_inst/state_timeout_counter[1]
LUT4        ---     0.408             I0 to CO             \timing_controller_inst/sub_7_add_2_3
Route         2   e 1.158                                  \timing_controller_inst/n7813
LUT4        ---     0.408             CI to CO             \timing_controller_inst/sub_7_add_2_4
Route         2   e 1.158                                  \timing_controller_inst/n7814
LUT4        ---     0.408             CI to CO             \timing_controller_inst/sub_7_add_2_5
Route         2   e 1.158                                  \timing_controller_inst/n7815
LUT4        ---     0.408             CI to CO             \timing_controller_inst/sub_7_add_2_6
Route         2   e 1.158                                  \timing_controller_inst/n7816
LUT4        ---     0.408             CI to CO             \timing_controller_inst/sub_7_add_2_7
Route         2   e 1.158                                  \timing_controller_inst/n7817
LUT4        ---     0.408             CI to CO             \timing_controller_inst/sub_7_add_2_8
Route         2   e 1.158                                  \timing_controller_inst/n7818
LUT4        ---     0.408             CI to CO             \timing_controller_inst/sub_7_add_2_9
Route         2   e 1.158                                  \timing_controller_inst/n7819
LUT4        ---     0.408             CI to CO             \timing_controller_inst/sub_7_add_2_10
Route         2   e 1.158                                  \timing_controller_inst/n7820
LUT4        ---     0.408             CI to CO             \timing_controller_inst/sub_7_add_2_11
Route         2   e 1.158                                  \timing_controller_inst/n7821
LUT4        ---     0.408             CI to CO             \timing_controller_inst/sub_7_add_2_12
Route         2   e 1.158                                  \timing_controller_inst/n7822
LUT4        ---     0.408             CI to CO             \timing_controller_inst/sub_7_add_2_13
Route         2   e 1.158                                  \timing_controller_inst/n7823
LUT4        ---     0.408             CI to CO             \timing_controller_inst/sub_7_add_2_14
Route         2   e 1.158                                  \timing_controller_inst/n7824
LUT4        ---     0.408             CI to CO             \timing_controller_inst/sub_7_add_2_15
Route         2   e 1.158                                  \timing_controller_inst/n7825
LUT4        ---     0.408             CI to CO             \timing_controller_inst/sub_7_add_2_16
Route         2   e 1.158                                  \timing_controller_inst/n7826
LUT4        ---     0.408             CI to CO             \timing_controller_inst/sub_7_add_2_17
Route         2   e 1.158                                  \timing_controller_inst/n7827
LUT4        ---     0.408             CI to CO             \timing_controller_inst/sub_7_add_2_18
Route         2   e 1.158                                  \timing_controller_inst/n7828
LUT4        ---     0.408             CI to CO             \timing_controller_inst/sub_7_add_2_19
Route         2   e 1.158                                  \timing_controller_inst/n7829
LUT4        ---     0.408             CI to CO             \timing_controller_inst/sub_7_add_2_20
Route         2   e 1.158                                  \timing_controller_inst/n7830
LUT4        ---     0.408             CI to CO             \timing_controller_inst/sub_7_add_2_21
Route         2   e 1.158                                  \timing_controller_inst/n7831
LUT4        ---     0.408             CI to CO             \timing_controller_inst/sub_7_add_2_22
Route         2   e 1.158                                  \timing_controller_inst/n7832
LUT4        ---     0.408             CI to CO             \timing_controller_inst/sub_7_add_2_23
Route         2   e 1.158                                  \timing_controller_inst/n7833
LUT4        ---     0.408             CI to CO             \timing_controller_inst/sub_7_add_2_24
Route         2   e 1.158                                  \timing_controller_inst/n7834
LUT4        ---     0.408             CI to CO             \timing_controller_inst/sub_7_add_2_25
Route         2   e 1.158                                  \timing_controller_inst/n7835
LUT4        ---     0.408             CI to CO             \timing_controller_inst/sub_7_add_2_26
Route         2   e 1.158                                  \timing_controller_inst/n7836
LUT4        ---     0.408             CI to CO             \timing_controller_inst/sub_7_add_2_27
Route         2   e 1.158                                  \timing_controller_inst/n7837
LUT4        ---     0.408             CI to CO             \timing_controller_inst/sub_7_add_2_28
Route         2   e 1.158                                  \timing_controller_inst/n7838
LUT4        ---     0.408             CI to CO             \timing_controller_inst/sub_7_add_2_29
Route         2   e 1.158                                  \timing_controller_inst/n7839
LUT4        ---     0.408             CI to CO             \timing_controller_inst/sub_7_add_2_30
Route         2   e 1.158                                  \timing_controller_inst/n7840
LUT4        ---     0.408             CI to CO             \timing_controller_inst/sub_7_add_2_31
Route         2   e 1.158                                  \timing_controller_inst/n7841
LUT4        ---     0.408             CI to CO             \timing_controller_inst/sub_7_add_2_32
Route         1   e 1.020                                  \timing_controller_inst/n7842
LUT4        ---     0.408             I3 to O              \timing_controller_inst/sub_7_add_2_33_lut
Route         1   e 1.020                                  \timing_controller_inst/state_timeout_counter_31__N_379[31]
                  --------
                   50.034  (26.0% logic, 74.0% route), 32 logic levels.

Report: 51.675 ns is the maximum delay for this constraint.


Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk2 [get_nets FIFO_CLK_c]              |  1000.000 ns|    21.698 ns|     6  
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk1 [get_nets \spi0/spi_clk]           |  1000.000 ns|    11.842 ns|     7  
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets DEBUG_8_c]               |  1000.000 ns|    51.675 ns|    33  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.



Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover  18828 paths, 4157 nets, and 10235 connections (81.1% coverage)


Peak memory: 58224640 bytes, TRCE: 8994816 bytes, DLYMAN: 638976 bytes
CPU_TIME_REPORT: 0 secs 
