#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Sat Oct  1 17:26:35 2022
# Process ID: 19228
# Current directory: C:/REPOS/EGH400-1/EGH400_1_Thesis/vivado_project/pdmfft/pdmfft.runs/impl_1
# Command line: vivado.exe -log fpga_top_U.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source fpga_top_U.tcl -notrace
# Log file: C:/REPOS/EGH400-1/EGH400_1_Thesis/vivado_project/pdmfft/pdmfft.runs/impl_1/fpga_top_U.vdi
# Journal file: C:/REPOS/EGH400-1/EGH400_1_Thesis/vivado_project/pdmfft/pdmfft.runs/impl_1\vivado.jou
# Running On: LAPTOP-M3DNELKA, OS: Windows, CPU Frequency: 2208 MHz, CPU Physical cores: 6, Host memory: 17075 MB
#-----------------------------------------------------------
source fpga_top_U.tcl -notrace
Command: link_design -top fpga_top_U -part xc7a35ticsg324-1L
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
INFO: [Project 1-454] Reading design checkpoint 'c:/REPOS/EGH400-1/EGH400_1_Thesis/src/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'CLOCK'
INFO: [Project 1-454] Reading design checkpoint 'c:/REPOS/EGH400-1/EGH400_1_Thesis/src/ip/bd_ram_r1/bd_ram_r1.dcp' for cell 'DFTBD_RAMs/DFTBD_RAM1'
INFO: [Project 1-454] Reading design checkpoint 'c:/REPOS/EGH400-1/EGH400_1_Thesis/src/ip/bd_ram_r2/bd_ram_r2.dcp' for cell 'DFTBD_RAMs/DFTBD_RAM2'
INFO: [Project 1-454] Reading design checkpoint 'c:/REPOS/EGH400-1/EGH400_1_Thesis/src/ip/bd_ram_r3/bd_ram_r3.dcp' for cell 'DFTBD_RAMs/DFTBD_RAM3'
INFO: [Project 1-454] Reading design checkpoint 'c:/REPOS/EGH400-1/EGH400_1_Thesis/src/ip/bd_ram_r4/bd_ram_r4.dcp' for cell 'DFTBD_RAMs/DFTBD_RAM4'
INFO: [Project 1-454] Reading design checkpoint 'c:/REPOS/EGH400-1/EGH400_1_Thesis/src/ip/bd_ram_r5/bd_ram_r5.dcp' for cell 'DFTBD_RAMs/DFTBD_RAM5'
INFO: [Project 1-454] Reading design checkpoint 'c:/REPOS/EGH400-1/EGH400_1_Thesis/src/ip/bd_ram_r6/bd_ram_r6.dcp' for cell 'DFTBD_RAMs/DFTBD_RAM6'
INFO: [Project 1-454] Reading design checkpoint 'c:/REPOS/EGH400-1/EGH400_1_Thesis/src/ip/bd_ram_r7/bd_ram_r7.dcp' for cell 'DFTBD_RAMs/DFTBD_RAM7'
INFO: [Project 1-454] Reading design checkpoint 'c:/REPOS/EGH400-1/EGH400_1_Thesis/src/ip/bd_ram_r8/bd_ram_r8.dcp' for cell 'DFTBD_RAMs/DFTBD_RAM8'
INFO: [Project 1-454] Reading design checkpoint 'c:/REPOS/EGH400-1/EGH400_1_Thesis/src/ip/bd_ram_i1/bd_ram_i1.dcp' for cell 'DFTBD_RAMs/DFTBD_RAMI1'
INFO: [Project 1-454] Reading design checkpoint 'c:/REPOS/EGH400-1/EGH400_1_Thesis/src/ip/bd_ram_i2/bd_ram_i2.dcp' for cell 'DFTBD_RAMs/DFTBD_RAMI2'
INFO: [Project 1-454] Reading design checkpoint 'c:/REPOS/EGH400-1/EGH400_1_Thesis/src/ip/bd_ram_i3/bd_ram_i3.dcp' for cell 'DFTBD_RAMs/DFTBD_RAMI3'
INFO: [Project 1-454] Reading design checkpoint 'c:/REPOS/EGH400-1/EGH400_1_Thesis/src/ip/bd_ram_i4/bd_ram_i4.dcp' for cell 'DFTBD_RAMs/DFTBD_RAMI4'
INFO: [Project 1-454] Reading design checkpoint 'c:/REPOS/EGH400-1/EGH400_1_Thesis/src/ip/bd_ram_i5/bd_ram_i5.dcp' for cell 'DFTBD_RAMs/DFTBD_RAMI5'
INFO: [Project 1-454] Reading design checkpoint 'c:/REPOS/EGH400-1/EGH400_1_Thesis/src/ip/bd_ram_i6/bd_ram_i6.dcp' for cell 'DFTBD_RAMs/DFTBD_RAMI6'
INFO: [Project 1-454] Reading design checkpoint 'c:/REPOS/EGH400-1/EGH400_1_Thesis/src/ip/bd_ram_i7/bd_ram_i7.dcp' for cell 'DFTBD_RAMs/DFTBD_RAMI7'
INFO: [Project 1-454] Reading design checkpoint 'c:/REPOS/EGH400-1/EGH400_1_Thesis/src/ip/bd_ram_i8/bd_ram_i8.dcp' for cell 'DFTBD_RAMs/DFTBD_RAMI8'
INFO: [Project 1-454] Reading design checkpoint 'c:/REPOS/EGH400-1/EGH400_1_Thesis/src/ip/FFT_ram/FFT_ram.dcp' for cell 'FFT_RAM1_UART/FFT_RAMs'
INFO: [Project 1-454] Reading design checkpoint 'c:/REPOS/EGH400-1/EGH400_1_Thesis/src/ip/dsp_macro_0/dsp_macro_0.dcp' for cell 'Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/first'
INFO: [Project 1-454] Reading design checkpoint 'c:/REPOS/EGH400-1/EGH400_1_Thesis/src/ip/tw_ram_cos/tw_ram_cos.dcp' for cell 'TWiddle1/Twiddle_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/REPOS/EGH400-1/EGH400_1_Thesis/src/ip/tw_ram_sin/tw_ram_sin.dcp' for cell 'TWiddle1/Twiddle_2'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.184 . Memory (MB): peak = 1279.656 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 679 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/REPOS/EGH400-1/EGH400_1_Thesis/src/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'CLOCK/inst'
Finished Parsing XDC File [c:/REPOS/EGH400-1/EGH400_1_Thesis/src/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'CLOCK/inst'
Parsing XDC File [c:/REPOS/EGH400-1/EGH400_1_Thesis/src/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'CLOCK/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/REPOS/EGH400-1/EGH400_1_Thesis/src/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/REPOS/EGH400-1/EGH400_1_Thesis/src/ip/clk_wiz_0/clk_wiz_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1514.434 ; gain = 234.777
Finished Parsing XDC File [c:/REPOS/EGH400-1/EGH400_1_Thesis/src/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'CLOCK/inst'
Parsing XDC File [C:/REPOS/EGH400-1/EGH400_1_Thesis/src/constraints/arty.xdc]
Finished Parsing XDC File [C:/REPOS/EGH400-1/EGH400_1_Thesis/src/constraints/arty.xdc]
Parsing XDC File [C:/REPOS/EGH400-1/EGH400_1_Thesis/src/constraints/bitstream_flash_config.xdc]
Finished Parsing XDC File [C:/REPOS/EGH400-1/EGH400_1_Thesis/src/constraints/bitstream_flash_config.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1517.383 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

30 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1517.383 ; gain = 237.727
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
Command: opt_design -directive Explore
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35ti'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1517.383 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-329] Generating Script for core instance : u_ila_0 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:ila:6.2 for cell u_ila_0_CV.
INFO: [Chipscope 16-469] Using cached IP synthesis design for IP xilinx.com:ip:xsdbm:3.0, cache-ID = 3ebb58474643000f.
INFO: [Chipscope 16-469] Using cached IP synthesis design for IP xilinx.com:ip:ila:6.2, cache-ID = 2dee67c265168921.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.135 . Memory (MB): peak = 1908.320 ; gain = 0.000
Phase 1 Generate And Synthesize Debug Cores | Checksum: 2adc732fa

Time (s): cpu = 00:00:07 ; elapsed = 00:00:37 . Memory (MB): peak = 1908.320 ; gain = 169.809

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 225dbeb12

Time (s): cpu = 00:00:09 ; elapsed = 00:00:38 . Memory (MB): peak = 1908.320 ; gain = 169.809
INFO: [Opt 31-389] Phase Retarget created 14 cells and removed 21 cells
INFO: [Opt 31-1021] In phase Retarget, 64 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: 21acdd9d5

Time (s): cpu = 00:00:09 ; elapsed = 00:00:38 . Memory (MB): peak = 1908.320 ; gain = 169.809
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 12 cells
INFO: [Opt 31-1021] In phase Constant propagation, 49 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Sweep
Phase 4 Sweep | Checksum: 214f490e8

Time (s): cpu = 00:00:09 ; elapsed = 00:00:39 . Memory (MB): peak = 1908.320 ; gain = 169.809
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 64 cells
INFO: [Opt 31-1021] In phase Sweep, 875 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 BUFG optimization
Phase 5 BUFG optimization | Checksum: 214f490e8

Time (s): cpu = 00:00:10 ; elapsed = 00:00:39 . Memory (MB): peak = 1908.320 ; gain = 169.809
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 6 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 6 Shift Register Optimization | Checksum: 214f490e8

Time (s): cpu = 00:00:10 ; elapsed = 00:00:39 . Memory (MB): peak = 1908.320 ; gain = 169.809
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 214f490e8

Time (s): cpu = 00:00:10 ; elapsed = 00:00:39 . Memory (MB): peak = 1908.320 ; gain = 169.809
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 57 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              14  |              21  |                                             64  |
|  Constant propagation         |               0  |              12  |                                             49  |
|  Sweep                        |               0  |              64  |                                            875  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             57  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.049 . Memory (MB): peak = 1908.320 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 20e525ed5

Time (s): cpu = 00:00:11 ; elapsed = 00:00:40 . Memory (MB): peak = 1908.320 ; gain = 169.809

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1908.320 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 20e525ed5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1908.320 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
63 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:45 . Memory (MB): peak = 1908.320 ; gain = 390.938
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 1908.320 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/REPOS/EGH400-1/EGH400_1_Thesis/vivado_project/pdmfft/pdmfft.runs/impl_1/fpga_top_U_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file fpga_top_U_drc_opted.rpt -pb fpga_top_U_drc_opted.pb -rpx fpga_top_U_drc_opted.rpx
Command: report_drc -file fpga_top_U_drc_opted.rpt -pb fpga_top_U_drc_opted.pb -rpx fpga_top_U_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/REPOS/EGH400-1/EGH400_1_Thesis/vivado_project/pdmfft/pdmfft.runs/impl_1/fpga_top_U_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design -directive Auto_1
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Vivado_Tcl 4-1459] Directive Auto is not supported for 7-series devices. Switching to Explore mode
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 42 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'Explore' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1966.277 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 144ea0473

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 1966.277 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1966.277 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 11d7bd44d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1966.277 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1f0d5958c

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1991.703 ; gain = 25.426

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1f0d5958c

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1991.703 ; gain = 25.426
Phase 1 Placer Initialization | Checksum: 1f0d5958c

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1991.703 ; gain = 25.426

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 2033eff41

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1991.703 ; gain = 25.426

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1b314eb9d

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1991.703 ; gain = 25.426

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1b314eb9d

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1991.703 ; gain = 25.426

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 309 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 142 nets or LUTs. Breaked 0 LUT, combined 142 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1991.703 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            142  |                   142  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            142  |                   142  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 11698fdf1

Time (s): cpu = 00:00:35 ; elapsed = 00:00:20 . Memory (MB): peak = 1991.703 ; gain = 25.426
Phase 2.4 Global Placement Core | Checksum: 1dd60810e

Time (s): cpu = 00:00:36 ; elapsed = 00:00:21 . Memory (MB): peak = 1991.703 ; gain = 25.426
Phase 2 Global Placement | Checksum: 1dd60810e

Time (s): cpu = 00:00:36 ; elapsed = 00:00:21 . Memory (MB): peak = 1991.703 ; gain = 25.426

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 110a584f6

Time (s): cpu = 00:00:38 ; elapsed = 00:00:22 . Memory (MB): peak = 1991.703 ; gain = 25.426

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 282561d94

Time (s): cpu = 00:00:42 ; elapsed = 00:00:24 . Memory (MB): peak = 1991.703 ; gain = 25.426

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 267506540

Time (s): cpu = 00:00:42 ; elapsed = 00:00:25 . Memory (MB): peak = 1991.703 ; gain = 25.426

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 23544c5b4

Time (s): cpu = 00:00:42 ; elapsed = 00:00:25 . Memory (MB): peak = 1991.703 ; gain = 25.426

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 27e0f9b63

Time (s): cpu = 00:00:49 ; elapsed = 00:00:31 . Memory (MB): peak = 1991.703 ; gain = 25.426

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 26db28bda

Time (s): cpu = 00:00:50 ; elapsed = 00:00:32 . Memory (MB): peak = 1991.703 ; gain = 25.426

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 2026c2886

Time (s): cpu = 00:00:50 ; elapsed = 00:00:32 . Memory (MB): peak = 1991.703 ; gain = 25.426
Phase 3 Detail Placement | Checksum: 2026c2886

Time (s): cpu = 00:00:50 ; elapsed = 00:00:32 . Memory (MB): peak = 1991.703 ; gain = 25.426

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 15f3d9dec

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.538 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1e5d1d6da

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.954 . Memory (MB): peak = 2027.141 ; gain = 0.000
INFO: [Place 46-33] Processed net inputs/FFT_ready_i_2_n_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net inputs/shift_reg_buffer0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net inputs/count116_out, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/rst[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 4 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 4, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 19bfffccb

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2027.141 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 15f3d9dec

Time (s): cpu = 00:00:59 ; elapsed = 00:00:38 . Memory (MB): peak = 2027.141 ; gain = 60.863

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.538. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 155c50de1

Time (s): cpu = 00:00:59 ; elapsed = 00:00:38 . Memory (MB): peak = 2027.141 ; gain = 60.863

Time (s): cpu = 00:00:59 ; elapsed = 00:00:38 . Memory (MB): peak = 2027.141 ; gain = 60.863
Phase 4.1 Post Commit Optimization | Checksum: 155c50de1

Time (s): cpu = 00:00:59 ; elapsed = 00:00:39 . Memory (MB): peak = 2027.141 ; gain = 60.863

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 155c50de1

Time (s): cpu = 00:01:00 ; elapsed = 00:00:39 . Memory (MB): peak = 2027.141 ; gain = 60.863

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 155c50de1

Time (s): cpu = 00:01:00 ; elapsed = 00:00:39 . Memory (MB): peak = 2027.141 ; gain = 60.863
Phase 4.3 Placer Reporting | Checksum: 155c50de1

Time (s): cpu = 00:01:00 ; elapsed = 00:00:39 . Memory (MB): peak = 2027.141 ; gain = 60.863

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 2027.141 ; gain = 0.000

Time (s): cpu = 00:01:00 ; elapsed = 00:00:39 . Memory (MB): peak = 2027.141 ; gain = 60.863
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1780d7d15

Time (s): cpu = 00:01:00 ; elapsed = 00:00:39 . Memory (MB): peak = 2027.141 ; gain = 60.863
Ending Placer Task | Checksum: f4e0119d

Time (s): cpu = 00:01:00 ; elapsed = 00:00:39 . Memory (MB): peak = 2027.141 ; gain = 60.863
INFO: [Common 17-83] Releasing license: Implementation
106 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:03 ; elapsed = 00:00:41 . Memory (MB): peak = 2027.141 ; gain = 65.836
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2034.012 ; gain = 6.871
INFO: [Common 17-1381] The checkpoint 'C:/REPOS/EGH400-1/EGH400_1_Thesis/vivado_project/pdmfft/pdmfft.runs/impl_1/fpga_top_U_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file fpga_top_U_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 2034.012 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file fpga_top_U_utilization_placed.rpt -pb fpga_top_U_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file fpga_top_U_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.076 . Memory (MB): peak = 2034.012 ; gain = 0.000
Command: phys_opt_design -directive AggressiveExplore
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: AggressiveExplore
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
116 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2066.441 ; gain = 23.844
INFO: [Common 17-1381] The checkpoint 'C:/REPOS/EGH400-1/EGH400_1_Thesis/vivado_project/pdmfft/pdmfft.runs/impl_1/fpga_top_U_physopt.dcp' has been generated.
Command: route_design -directive NoTimingRelaxation
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35ti'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'NoTimingRelaxation'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 42d42174 ConstDB: 0 ShapeSum: b20bf029 RouteDB: 0
Post Restoration Checksum: NetGraph: dadd96dd NumContArr: 4ddea049 Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 128bc3726

Time (s): cpu = 00:00:30 ; elapsed = 00:00:25 . Memory (MB): peak = 2137.816 ; gain = 71.332

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 128bc3726

Time (s): cpu = 00:00:30 ; elapsed = 00:00:25 . Memory (MB): peak = 2142.816 ; gain = 76.332

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 128bc3726

Time (s): cpu = 00:00:30 ; elapsed = 00:00:25 . Memory (MB): peak = 2142.816 ; gain = 76.332
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 169232c99

Time (s): cpu = 00:00:39 ; elapsed = 00:00:31 . Memory (MB): peak = 2174.219 ; gain = 107.734
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.703  | TNS=0.000  | WHS=-0.271 | THS=-321.642|


Phase 2.4 Update Timing for Bus Skew

Phase 2.4.1 Update Timing
Phase 2.4.1 Update Timing | Checksum: 1779947d3

Time (s): cpu = 00:00:47 ; elapsed = 00:00:36 . Memory (MB): peak = 2257.223 ; gain = 190.738
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.703  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.4 Update Timing for Bus Skew | Checksum: 22101e221

Time (s): cpu = 00:00:47 ; elapsed = 00:00:36 . Memory (MB): peak = 2257.223 ; gain = 190.738

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 17592
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 17591
  Number of Partially Routed Nets     = 1
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1d7fb7184

Time (s): cpu = 00:00:47 ; elapsed = 00:00:36 . Memory (MB): peak = 2257.223 ; gain = 190.738

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1d7fb7184

Time (s): cpu = 00:00:47 ; elapsed = 00:00:36 . Memory (MB): peak = 2257.223 ; gain = 190.738
Phase 3 Initial Routing | Checksum: 1a61b5eb6

Time (s): cpu = 00:00:52 ; elapsed = 00:00:39 . Memory (MB): peak = 2257.223 ; gain = 190.738

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 2064
 Number of Nodes with overlaps = 292
 Number of Nodes with overlaps = 98
 Number of Nodes with overlaps = 43
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.675  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1e8c73bf1

Time (s): cpu = 00:01:12 ; elapsed = 00:00:55 . Memory (MB): peak = 2257.223 ; gain = 190.738

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.675  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1c0c7697c

Time (s): cpu = 00:01:12 ; elapsed = 00:00:55 . Memory (MB): peak = 2257.223 ; gain = 190.738

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.675  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 26840693d

Time (s): cpu = 00:01:17 ; elapsed = 00:00:59 . Memory (MB): peak = 2257.223 ; gain = 190.738
Phase 4 Rip-up And Reroute | Checksum: 26840693d

Time (s): cpu = 00:01:17 ; elapsed = 00:01:00 . Memory (MB): peak = 2257.223 ; gain = 190.738

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 26840693d

Time (s): cpu = 00:01:17 ; elapsed = 00:01:00 . Memory (MB): peak = 2257.223 ; gain = 190.738

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 26840693d

Time (s): cpu = 00:01:17 ; elapsed = 00:01:00 . Memory (MB): peak = 2257.223 ; gain = 190.738
Phase 5 Delay and Skew Optimization | Checksum: 26840693d

Time (s): cpu = 00:01:17 ; elapsed = 00:01:00 . Memory (MB): peak = 2257.223 ; gain = 190.738

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 2836b1aed

Time (s): cpu = 00:01:19 ; elapsed = 00:01:01 . Memory (MB): peak = 2257.223 ; gain = 190.738
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.683  | TNS=0.000  | WHS=0.018  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 2130c23ef

Time (s): cpu = 00:01:19 ; elapsed = 00:01:01 . Memory (MB): peak = 2257.223 ; gain = 190.738
Phase 6 Post Hold Fix | Checksum: 2130c23ef

Time (s): cpu = 00:01:19 ; elapsed = 00:01:01 . Memory (MB): peak = 2257.223 ; gain = 190.738

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 4.96229 %
  Global Horizontal Routing Utilization  = 6.08394 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 27ec468aa

Time (s): cpu = 00:01:19 ; elapsed = 00:01:01 . Memory (MB): peak = 2257.223 ; gain = 190.738

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 27ec468aa

Time (s): cpu = 00:01:19 ; elapsed = 00:01:01 . Memory (MB): peak = 2257.223 ; gain = 190.738

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 28a88a5be

Time (s): cpu = 00:01:22 ; elapsed = 00:01:04 . Memory (MB): peak = 2257.223 ; gain = 190.738

Phase 10 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=0.682  | TNS=0.000  | WHS=0.018  | THS=0.000  |

Phase 10 Post Router Timing | Checksum: 21c5282fb

Time (s): cpu = 00:01:30 ; elapsed = 00:01:08 . Memory (MB): peak = 2257.223 ; gain = 190.738
INFO: [Route 35-61] The design met the timing requirement.
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:30 ; elapsed = 00:01:08 . Memory (MB): peak = 2257.223 ; gain = 190.738

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
134 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:39 ; elapsed = 00:01:13 . Memory (MB): peak = 2257.223 ; gain = 190.781
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2257.223 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/REPOS/EGH400-1/EGH400_1_Thesis/vivado_project/pdmfft/pdmfft.runs/impl_1/fpga_top_U_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2257.223 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file fpga_top_U_drc_routed.rpt -pb fpga_top_U_drc_routed.pb -rpx fpga_top_U_drc_routed.rpx
Command: report_drc -file fpga_top_U_drc_routed.rpt -pb fpga_top_U_drc_routed.pb -rpx fpga_top_U_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/REPOS/EGH400-1/EGH400_1_Thesis/vivado_project/pdmfft/pdmfft.runs/impl_1/fpga_top_U_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 2257.223 ; gain = 0.000
INFO: [runtcl-4] Executing : report_methodology -file fpga_top_U_methodology_drc_routed.rpt -pb fpga_top_U_methodology_drc_routed.pb -rpx fpga_top_U_methodology_drc_routed.rpx
Command: report_methodology -file fpga_top_U_methodology_drc_routed.rpt -pb fpga_top_U_methodology_drc_routed.pb -rpx fpga_top_U_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/REPOS/EGH400-1/EGH400_1_Thesis/vivado_project/pdmfft/pdmfft.runs/impl_1/fpga_top_U_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2257.223 ; gain = 0.000
INFO: [runtcl-4] Executing : report_power -file fpga_top_U_power_routed.rpt -pb fpga_top_U_power_summary_routed.pb -rpx fpga_top_U_power_routed.rpx
Command: report_power -file fpga_top_U_power_routed.rpt -pb fpga_top_U_power_summary_routed.pb -rpx fpga_top_U_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
146 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 2257.723 ; gain = 0.500
INFO: [runtcl-4] Executing : report_route_status -file fpga_top_U_route_status.rpt -pb fpga_top_U_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file fpga_top_U_timing_summary_routed.rpt -pb fpga_top_U_timing_summary_routed.pb -rpx fpga_top_U_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1L, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file fpga_top_U_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file fpga_top_U_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file fpga_top_U_bus_skew_routed.rpt -pb fpga_top_U_bus_skew_routed.pb -rpx fpga_top_U_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1L, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Sat Oct  1 17:30:26 2022...
