// Seed: 1972172299
module module_0 (
    output supply1 id_0,
    input wor id_1,
    output tri1 id_2,
    output wor id_3,
    input supply0 id_4,
    output supply0 id_5,
    input tri1 id_6,
    input wor id_7,
    input wor id_8,
    input tri1 id_9,
    input tri1 id_10,
    input tri id_11,
    output wor id_12,
    output tri id_13,
    input supply1 id_14
);
  wire id_16;
  wor  id_17 = id_14;
  always @(posedge 1 or posedge 1) begin
    if (id_7 < id_14) id_5 = 1 + id_14;
  end
endmodule
module module_1 (
    input tri0 id_0,
    output tri0 id_1,
    output wor id_2
    , id_11, id_12,
    input wor id_3,
    output tri id_4,
    input supply0 id_5,
    input tri1 id_6,
    input uwire id_7,
    input wand id_8,
    input wand id_9
);
  assign id_1 = "" == 1'h0 - id_3;
  tri id_13 = 1;
  module_0(
      id_2, id_5, id_1, id_4, id_8, id_4, id_7, id_9, id_6, id_8, id_5, id_0, id_2, id_2, id_8
  );
endmodule
