# Upcounter--Design-and-Verification
This project contains the design and verification of an Up Counter module, implemented in SystemVerilog and UVM. The counter increments on every clock cycle, resetting to zero after reaching a specified maximum count.
