$date
	Sat Oct 22 19:35:57 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#88690
b11 &
b11 %
1$
b11 !
1"
#88691
0"
#88694
b1010 &
b1010 %
#88698
b101 &
b101 %
#88702
b10000 &
b10000 %
#88706
b1000 &
b1000 %
#88710
b100 &
b100 %
#88714
b10 &
b10 %
#88718
b1 &
1#
b1 %
#88722
b0 &
b0 %
0#
0$
#1105642
b110 &
b110 %
1$
b110 !
1"
#1105643
0"
#1105646
b11 &
b11 %
#1105650
b1010 &
b1010 %
#1105654
b101 &
b101 %
#1105658
b10000 &
b10000 %
#1105662
b1000 &
b1000 %
#1105666
b100 &
b100 %
#1105670
b10 &
b10 %
#1105674
b1 &
b1 %
1#
#1105678
b0 &
0#
b0 %
0$
#2160669
b11110 !
1"
#2160670
b11110 &
b11110 %
1$
#2160671
0"
#2160674
b1111 &
b1111 %
#2160678
b101110 &
b101110 %
#2160682
b10111 &
b10111 %
#2160686
b1000110 &
b1000110 %
#2160690
b100011 &
b100011 %
#2160694
b1101010 &
b1101010 %
#2160698
b110101 &
b110101 %
#2160702
b10100000 &
b10100000 %
#2160706
b1010000 &
b1010000 %
#2160710
b101000 &
b101000 %
#2160714
b10100 &
b10100 %
#2160718
b1010 &
b1010 %
#2160722
b101 &
b101 %
#2160726
b10000 &
b10000 %
#2160730
b1000 &
b1000 %
#2160734
b100 &
b100 %
#2160738
b10 &
b10 %
#2160742
b1 &
1#
b1 %
#2160746
b0 &
b0 %
0#
0$
#4500012
