

================================================================
== Vitis HLS Report for 'fft_top0'
================================================================
* Date:           Mon Nov 28 16:40:07 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        project
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  20.00 ns|  6.083 ns|     5.40 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_76_2     |        ?|        ?|         ?|          -|          -|     ?|        no|
        | + VITIS_LOOP_77_3    |      128|      128|         4|          -|          -|    32|        no|
        |  ++ VITIS_LOOP_78_4  |        2|        2|         1|          -|          -|     2|        no|
        | + VITIS_LOOP_92_5    |      192|      192|         6|          -|          -|    32|        no|
        |  ++ VITIS_LOOP_93_6  |        4|        4|         2|          -|          -|     2|        no|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 58
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 55 54 
54 --> 54 53 
55 --> 56 
56 --> 57 52 
57 --> 58 56 
58 --> 57 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%k = alloca i32 1"   --->   Operation 59 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%fft_out_real_V = alloca i32 1"   --->   Operation 60 'alloca' 'fft_out_real_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%fft_out_imag_V = alloca i32 1"   --->   Operation 61 'alloca' 'fft_out_imag_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%DATA_LEN_1_loc = alloca i64 1"   --->   Operation 62 'alloca' 'DATA_LEN_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%sym_num_2_loc = alloca i64 1"   --->   Operation 63 'alloca' 'sym_num_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%pilot_width_4_loc = alloca i64 1"   --->   Operation 64 'alloca' 'pilot_width_4_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%p_inData_V_M_real_V_0 = alloca i64 1"   --->   Operation 65 'alloca' 'p_inData_V_M_real_V_0' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 22> <Depth = 128> <FIFO>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%p_inData_V_M_real_V_1 = alloca i64 1"   --->   Operation 66 'alloca' 'p_inData_V_M_real_V_1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 22> <Depth = 128> <FIFO>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%p_inData_V_M_imag_V_0 = alloca i64 1"   --->   Operation 67 'alloca' 'p_inData_V_M_imag_V_0' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 22> <Depth = 128> <FIFO>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%p_inData_V_M_imag_V_1 = alloca i64 1"   --->   Operation 68 'alloca' 'p_inData_V_M_imag_V_1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 22> <Depth = 128> <FIFO>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%p_outData_V_M_real_V_0 = alloca i64 1"   --->   Operation 69 'alloca' 'p_outData_V_M_real_V_0' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 27> <Depth = 128> <FIFO>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%p_outData_V_M_real_V_1 = alloca i64 1"   --->   Operation 70 'alloca' 'p_outData_V_M_real_V_1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 27> <Depth = 128> <FIFO>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%p_outData_V_M_imag_V_0 = alloca i64 1"   --->   Operation 71 'alloca' 'p_outData_V_M_imag_V_0' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 27> <Depth = 128> <FIFO>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%p_outData_V_M_imag_V_1 = alloca i64 1"   --->   Operation 72 'alloca' 'p_outData_V_M_imag_V_1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 27> <Depth = 128> <FIFO>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%empty_66 = wait i32 @_ssdm_op_Wait"   --->   Operation 73 'wait' 'empty_66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.42ns)   --->   "%store_ln76 = store i31 0, i31 %k" [../fft.cpp:76]   --->   Operation 74 'store' 'store_ln76' <Predicate = true> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.10>
ST_2 : Operation 75 [2/2] (1.10ns)   --->   "%call_ln0 = call void @fft_top0_Pipeline_VITIS_LOOP_54_1, i64 %data_in_V_data_V, i8 %data_in_V_keep_V, i8 %data_in_V_strb_V, i1 %data_in_V_user_V, i1 %data_in_V_last_V, i1 %data_in_V_id_V, i1 %data_in_V_dest_V, i64 %data_out_V_data_V, i8 %data_out_V_keep_V, i8 %data_out_V_strb_V, i1 %data_out_V_user_V, i1 %data_out_V_last_V, i1 %data_out_V_id_V, i1 %data_out_V_dest_V, i32 %pilot_width_4_loc, i32 %sym_num_2_loc, i32 %DATA_LEN_1_loc"   --->   Operation 75 'call' 'call_ln0' <Predicate = true> <Delay = 1.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 76 [1/2] (0.00ns)   --->   "%call_ln0 = call void @fft_top0_Pipeline_VITIS_LOOP_54_1, i64 %data_in_V_data_V, i8 %data_in_V_keep_V, i8 %data_in_V_strb_V, i1 %data_in_V_user_V, i1 %data_in_V_last_V, i1 %data_in_V_id_V, i1 %data_in_V_dest_V, i64 %data_out_V_data_V, i8 %data_out_V_keep_V, i8 %data_out_V_strb_V, i1 %data_out_V_user_V, i1 %data_out_V_last_V, i1 %data_out_V_id_V, i1 %data_out_V_dest_V, i32 %pilot_width_4_loc, i32 %sym_num_2_loc, i32 %DATA_LEN_1_loc"   --->   Operation 76 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 1.47>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%pilot_width_4_loc_load = load i32 %pilot_width_4_loc"   --->   Operation 77 'load' 'pilot_width_4_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%empty_67 = wait i32 @_ssdm_op_Wait"   --->   Operation 78 'wait' 'empty_67' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 79 [13/13] (1.47ns)   --->   "%div = sdiv i32 64, i32 %pilot_width_4_loc_load"   --->   Operation 79 'sdiv' 'div' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 1.47>
ST_5 : Operation 80 [12/13] (1.47ns)   --->   "%div = sdiv i32 64, i32 %pilot_width_4_loc_load"   --->   Operation 80 'sdiv' 'div' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 1.47>
ST_6 : Operation 81 [11/13] (1.47ns)   --->   "%div = sdiv i32 64, i32 %pilot_width_4_loc_load"   --->   Operation 81 'sdiv' 'div' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 1.47>
ST_7 : Operation 82 [10/13] (1.47ns)   --->   "%div = sdiv i32 64, i32 %pilot_width_4_loc_load"   --->   Operation 82 'sdiv' 'div' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 1.47>
ST_8 : Operation 83 [9/13] (1.47ns)   --->   "%div = sdiv i32 64, i32 %pilot_width_4_loc_load"   --->   Operation 83 'sdiv' 'div' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 1.47>
ST_9 : Operation 84 [8/13] (1.47ns)   --->   "%div = sdiv i32 64, i32 %pilot_width_4_loc_load"   --->   Operation 84 'sdiv' 'div' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 1.47>
ST_10 : Operation 85 [7/13] (1.47ns)   --->   "%div = sdiv i32 64, i32 %pilot_width_4_loc_load"   --->   Operation 85 'sdiv' 'div' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 1.47>
ST_11 : Operation 86 [6/13] (1.47ns)   --->   "%div = sdiv i32 64, i32 %pilot_width_4_loc_load"   --->   Operation 86 'sdiv' 'div' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 1.47>
ST_12 : Operation 87 [5/13] (1.47ns)   --->   "%div = sdiv i32 64, i32 %pilot_width_4_loc_load"   --->   Operation 87 'sdiv' 'div' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 1.47>
ST_13 : Operation 88 [4/13] (1.47ns)   --->   "%div = sdiv i32 64, i32 %pilot_width_4_loc_load"   --->   Operation 88 'sdiv' 'div' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 1.47>
ST_14 : Operation 89 [3/13] (1.47ns)   --->   "%div = sdiv i32 64, i32 %pilot_width_4_loc_load"   --->   Operation 89 'sdiv' 'div' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 1.47>
ST_15 : Operation 90 [2/13] (1.47ns)   --->   "%div = sdiv i32 64, i32 %pilot_width_4_loc_load"   --->   Operation 90 'sdiv' 'div' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 4.89>
ST_16 : Operation 91 [1/1] (0.00ns)   --->   "%sym_num_2_loc_load = load i32 %sym_num_2_loc"   --->   Operation 91 'load' 'sym_num_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 92 [1/1] (0.00ns)   --->   "%DATA_LEN_1_loc_load = load i32 %DATA_LEN_1_loc"   --->   Operation 92 'load' 'DATA_LEN_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 93 [1/1] (3.42ns)   --->   "%mul = mul i32 %sym_num_2_loc_load, i32 %DATA_LEN_1_loc_load"   --->   Operation 93 'mul' 'mul' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 94 [1/13] (1.47ns)   --->   "%div = sdiv i32 64, i32 %pilot_width_4_loc_load"   --->   Operation 94 'sdiv' 'div' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 95 [1/1] (0.00ns)   --->   "%empty_68 = trunc i8 %div"   --->   Operation 95 'trunc' 'empty_68' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 96 [1/1] (0.00ns)   --->   "%div_cast_cast_cast = sext i8 %empty_68"   --->   Operation 96 'sext' 'div_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 97 [1/1] (0.76ns)   --->   "%sub19 = sub i9 64, i9 %div_cast_cast_cast"   --->   Operation 97 'sub' 'sub19' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 98 [1/1] (0.00ns)   --->   "%sub19_cast = sext i9 %sub19"   --->   Operation 98 'sext' 'sub19_cast' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 99 [36/36] (1.47ns)   --->   "%div20 = sdiv i32 %mul, i32 %sub19_cast"   --->   Operation 99 'sdiv' 'div20' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 1.47>
ST_17 : Operation 100 [35/36] (1.47ns)   --->   "%div20 = sdiv i32 %mul, i32 %sub19_cast"   --->   Operation 100 'sdiv' 'div20' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 1.47>
ST_18 : Operation 101 [34/36] (1.47ns)   --->   "%div20 = sdiv i32 %mul, i32 %sub19_cast"   --->   Operation 101 'sdiv' 'div20' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 1.47>
ST_19 : Operation 102 [33/36] (1.47ns)   --->   "%div20 = sdiv i32 %mul, i32 %sub19_cast"   --->   Operation 102 'sdiv' 'div20' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 1.47>
ST_20 : Operation 103 [32/36] (1.47ns)   --->   "%div20 = sdiv i32 %mul, i32 %sub19_cast"   --->   Operation 103 'sdiv' 'div20' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 1.47>
ST_21 : Operation 104 [31/36] (1.47ns)   --->   "%div20 = sdiv i32 %mul, i32 %sub19_cast"   --->   Operation 104 'sdiv' 'div20' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 1.47>
ST_22 : Operation 105 [30/36] (1.47ns)   --->   "%div20 = sdiv i32 %mul, i32 %sub19_cast"   --->   Operation 105 'sdiv' 'div20' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 1.47>
ST_23 : Operation 106 [29/36] (1.47ns)   --->   "%div20 = sdiv i32 %mul, i32 %sub19_cast"   --->   Operation 106 'sdiv' 'div20' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 1.47>
ST_24 : Operation 107 [28/36] (1.47ns)   --->   "%div20 = sdiv i32 %mul, i32 %sub19_cast"   --->   Operation 107 'sdiv' 'div20' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 1.47>
ST_25 : Operation 108 [27/36] (1.47ns)   --->   "%div20 = sdiv i32 %mul, i32 %sub19_cast"   --->   Operation 108 'sdiv' 'div20' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 1.47>
ST_26 : Operation 109 [26/36] (1.47ns)   --->   "%div20 = sdiv i32 %mul, i32 %sub19_cast"   --->   Operation 109 'sdiv' 'div20' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 1.47>
ST_27 : Operation 110 [25/36] (1.47ns)   --->   "%div20 = sdiv i32 %mul, i32 %sub19_cast"   --->   Operation 110 'sdiv' 'div20' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 1.47>
ST_28 : Operation 111 [24/36] (1.47ns)   --->   "%div20 = sdiv i32 %mul, i32 %sub19_cast"   --->   Operation 111 'sdiv' 'div20' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 1.47>
ST_29 : Operation 112 [23/36] (1.47ns)   --->   "%div20 = sdiv i32 %mul, i32 %sub19_cast"   --->   Operation 112 'sdiv' 'div20' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 1.47>
ST_30 : Operation 113 [22/36] (1.47ns)   --->   "%div20 = sdiv i32 %mul, i32 %sub19_cast"   --->   Operation 113 'sdiv' 'div20' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 1.47>
ST_31 : Operation 114 [21/36] (1.47ns)   --->   "%div20 = sdiv i32 %mul, i32 %sub19_cast"   --->   Operation 114 'sdiv' 'div20' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 1.47>
ST_32 : Operation 115 [20/36] (1.47ns)   --->   "%div20 = sdiv i32 %mul, i32 %sub19_cast"   --->   Operation 115 'sdiv' 'div20' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 1.47>
ST_33 : Operation 116 [19/36] (1.47ns)   --->   "%div20 = sdiv i32 %mul, i32 %sub19_cast"   --->   Operation 116 'sdiv' 'div20' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 1.47>
ST_34 : Operation 117 [18/36] (1.47ns)   --->   "%div20 = sdiv i32 %mul, i32 %sub19_cast"   --->   Operation 117 'sdiv' 'div20' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 1.47>
ST_35 : Operation 118 [17/36] (1.47ns)   --->   "%div20 = sdiv i32 %mul, i32 %sub19_cast"   --->   Operation 118 'sdiv' 'div20' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 1.47>
ST_36 : Operation 119 [16/36] (1.47ns)   --->   "%div20 = sdiv i32 %mul, i32 %sub19_cast"   --->   Operation 119 'sdiv' 'div20' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 1.47>
ST_37 : Operation 120 [15/36] (1.47ns)   --->   "%div20 = sdiv i32 %mul, i32 %sub19_cast"   --->   Operation 120 'sdiv' 'div20' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 1.47>
ST_38 : Operation 121 [14/36] (1.47ns)   --->   "%div20 = sdiv i32 %mul, i32 %sub19_cast"   --->   Operation 121 'sdiv' 'div20' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 1.47>
ST_39 : Operation 122 [13/36] (1.47ns)   --->   "%div20 = sdiv i32 %mul, i32 %sub19_cast"   --->   Operation 122 'sdiv' 'div20' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 1.47>
ST_40 : Operation 123 [12/36] (1.47ns)   --->   "%div20 = sdiv i32 %mul, i32 %sub19_cast"   --->   Operation 123 'sdiv' 'div20' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 1.47>
ST_41 : Operation 124 [11/36] (1.47ns)   --->   "%div20 = sdiv i32 %mul, i32 %sub19_cast"   --->   Operation 124 'sdiv' 'div20' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 1.47>
ST_42 : Operation 125 [10/36] (1.47ns)   --->   "%div20 = sdiv i32 %mul, i32 %sub19_cast"   --->   Operation 125 'sdiv' 'div20' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 1.47>
ST_43 : Operation 126 [9/36] (1.47ns)   --->   "%div20 = sdiv i32 %mul, i32 %sub19_cast"   --->   Operation 126 'sdiv' 'div20' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 1.47>
ST_44 : Operation 127 [8/36] (1.47ns)   --->   "%div20 = sdiv i32 %mul, i32 %sub19_cast"   --->   Operation 127 'sdiv' 'div20' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 1.47>
ST_45 : Operation 128 [7/36] (1.47ns)   --->   "%div20 = sdiv i32 %mul, i32 %sub19_cast"   --->   Operation 128 'sdiv' 'div20' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 1.47>
ST_46 : Operation 129 [6/36] (1.47ns)   --->   "%div20 = sdiv i32 %mul, i32 %sub19_cast"   --->   Operation 129 'sdiv' 'div20' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 1.47>
ST_47 : Operation 130 [5/36] (1.47ns)   --->   "%div20 = sdiv i32 %mul, i32 %sub19_cast"   --->   Operation 130 'sdiv' 'div20' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 1.47>
ST_48 : Operation 131 [4/36] (1.47ns)   --->   "%div20 = sdiv i32 %mul, i32 %sub19_cast"   --->   Operation 131 'sdiv' 'div20' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 1.47>
ST_49 : Operation 132 [3/36] (1.47ns)   --->   "%div20 = sdiv i32 %mul, i32 %sub19_cast"   --->   Operation 132 'sdiv' 'div20' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 1.47>
ST_50 : Operation 133 [2/36] (1.47ns)   --->   "%div20 = sdiv i32 %mul, i32 %sub19_cast"   --->   Operation 133 'sdiv' 'div20' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 1.47>
ST_51 : Operation 134 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty"   --->   Operation 134 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 135 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_7, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12"   --->   Operation 135 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 136 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %data_in_V_data_V, i8 %data_in_V_keep_V, i8 %data_in_V_strb_V, i1 %data_in_V_user_V, i1 %data_in_V_last_V, i1 %data_in_V_id_V, i1 %data_in_V_dest_V, void @empty_10, i32 1, i32 1, void @empty_13, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12"   --->   Operation 136 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 137 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %data_in_V_data_V"   --->   Operation 137 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 138 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %data_in_V_keep_V"   --->   Operation 138 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 139 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %data_in_V_strb_V"   --->   Operation 139 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 140 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %data_in_V_user_V"   --->   Operation 140 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 141 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %data_in_V_last_V"   --->   Operation 141 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 142 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %data_in_V_id_V"   --->   Operation 142 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 143 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %data_in_V_dest_V"   --->   Operation 143 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 144 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %data_out_V_data_V, i8 %data_out_V_keep_V, i8 %data_out_V_strb_V, i1 %data_out_V_user_V, i1 %data_out_V_last_V, i1 %data_out_V_id_V, i1 %data_out_V_dest_V, void @empty_10, i32 1, i32 1, void @empty_13, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12"   --->   Operation 144 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 145 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %data_out_V_data_V"   --->   Operation 145 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 146 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %data_out_V_keep_V"   --->   Operation 146 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 147 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %data_out_V_strb_V"   --->   Operation 147 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 148 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %data_out_V_user_V"   --->   Operation 148 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 149 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %data_out_V_last_V"   --->   Operation 149 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 150 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %data_out_V_id_V"   --->   Operation 150 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 151 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %data_out_V_dest_V"   --->   Operation 151 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 152 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @p_inData_OC_V_OC_M_real_OC_V_OC_0_str, i32 1, void @p_str, void @p_str, i32 128, i32 128, i22 %p_inData_V_M_real_V_0, i22 %p_inData_V_M_real_V_0"   --->   Operation 152 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 153 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i22 %p_inData_V_M_real_V_0, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 153 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 154 [1/1] (0.00ns)   --->   "%empty_59 = specchannel i32 @_ssdm_op_SpecChannel, void @p_inData_OC_V_OC_M_real_OC_V_OC_1_str, i32 1, void @p_str, void @p_str, i32 128, i32 128, i22 %p_inData_V_M_real_V_1, i22 %p_inData_V_M_real_V_1"   --->   Operation 154 'specchannel' 'empty_59' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 155 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i22 %p_inData_V_M_real_V_1, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 155 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 156 [1/1] (0.00ns)   --->   "%empty_60 = specchannel i32 @_ssdm_op_SpecChannel, void @p_inData_OC_V_OC_M_imag_OC_V_OC_0_str, i32 1, void @p_str, void @p_str, i32 128, i32 128, i22 %p_inData_V_M_imag_V_0, i22 %p_inData_V_M_imag_V_0"   --->   Operation 156 'specchannel' 'empty_60' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 157 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i22 %p_inData_V_M_imag_V_0, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 157 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 158 [1/1] (0.00ns)   --->   "%empty_61 = specchannel i32 @_ssdm_op_SpecChannel, void @p_inData_OC_V_OC_M_imag_OC_V_OC_1_str, i32 1, void @p_str, void @p_str, i32 128, i32 128, i22 %p_inData_V_M_imag_V_1, i22 %p_inData_V_M_imag_V_1"   --->   Operation 158 'specchannel' 'empty_61' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 159 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i22 %p_inData_V_M_imag_V_1, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 159 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 160 [1/1] (0.00ns)   --->   "%empty_62 = specchannel i32 @_ssdm_op_SpecChannel, void @p_outData_OC_V_OC_M_real_OC_V_OC_0_str, i32 1, void @p_str, void @p_str, i32 128, i32 128, i27 %p_outData_V_M_real_V_0, i27 %p_outData_V_M_real_V_0"   --->   Operation 160 'specchannel' 'empty_62' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 161 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %p_outData_V_M_real_V_0, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 161 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 162 [1/1] (0.00ns)   --->   "%empty_63 = specchannel i32 @_ssdm_op_SpecChannel, void @p_outData_OC_V_OC_M_real_OC_V_OC_1_str, i32 1, void @p_str, void @p_str, i32 128, i32 128, i27 %p_outData_V_M_real_V_1, i27 %p_outData_V_M_real_V_1"   --->   Operation 162 'specchannel' 'empty_63' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 163 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %p_outData_V_M_real_V_1, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 163 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 164 [1/1] (0.00ns)   --->   "%empty_64 = specchannel i32 @_ssdm_op_SpecChannel, void @p_outData_OC_V_OC_M_imag_OC_V_OC_0_str, i32 1, void @p_str, void @p_str, i32 128, i32 128, i27 %p_outData_V_M_imag_V_0, i27 %p_outData_V_M_imag_V_0"   --->   Operation 164 'specchannel' 'empty_64' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 165 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %p_outData_V_M_imag_V_0, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 165 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 166 [1/1] (0.00ns)   --->   "%empty_65 = specchannel i32 @_ssdm_op_SpecChannel, void @p_outData_OC_V_OC_M_imag_OC_V_OC_1_str, i32 1, void @p_str, void @p_str, i32 128, i32 128, i27 %p_outData_V_M_imag_V_1, i27 %p_outData_V_M_imag_V_1"   --->   Operation 166 'specchannel' 'empty_65' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 167 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %p_outData_V_M_imag_V_1, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 167 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 168 [1/36] (1.47ns)   --->   "%div20 = sdiv i32 %mul, i32 %sub19_cast"   --->   Operation 168 'sdiv' 'div20' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 169 [1/1] (0.00ns)   --->   "%br_ln76 = br void" [../fft.cpp:76]   --->   Operation 169 'br' 'br_ln76' <Predicate = true> <Delay = 0.00>

State 52 <SV = 51> <Delay = 1.00>
ST_52 : Operation 170 [1/1] (0.00ns)   --->   "%k_1 = load i31 %k" [../fft.cpp:76]   --->   Operation 170 'load' 'k_1' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 171 [1/1] (0.00ns)   --->   "%zext_ln76 = zext i31 %k_1" [../fft.cpp:76]   --->   Operation 171 'zext' 'zext_ln76' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 172 [1/1] (0.99ns)   --->   "%icmp_ln76 = icmp_slt  i32 %zext_ln76, i32 %div20" [../fft.cpp:76]   --->   Operation 172 'icmp' 'icmp_ln76' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 173 [1/1] (1.00ns)   --->   "%k_2 = add i31 %k_1, i31 1" [../fft.cpp:76]   --->   Operation 173 'add' 'k_2' <Predicate = true> <Delay = 1.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 174 [1/1] (0.00ns)   --->   "%br_ln76 = br i1 %icmp_ln76, void %._crit_edge.loopexit, void %.split18" [../fft.cpp:76]   --->   Operation 174 'br' 'br_ln76' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 175 [1/1] (0.00ns)   --->   "%specloopname_ln33 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [../fft.cpp:33]   --->   Operation 175 'specloopname' 'specloopname_ln33' <Predicate = (icmp_ln76)> <Delay = 0.00>
ST_52 : Operation 176 [1/1] (0.42ns)   --->   "%br_ln77 = br void" [../fft.cpp:77]   --->   Operation 176 'br' 'br_ln77' <Predicate = (icmp_ln76)> <Delay = 0.42>
ST_52 : Operation 177 [1/1] (0.00ns)   --->   "%ret_ln104 = ret" [../fft.cpp:104]   --->   Operation 177 'ret' 'ret_ln104' <Predicate = (!icmp_ln76)> <Delay = 0.00>

State 53 <SV = 52> <Delay = 0.78>
ST_53 : Operation 178 [1/1] (0.00ns)   --->   "%t = phi i6 0, void %.split18, i6 %t_2, void"   --->   Operation 178 'phi' 't' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 179 [1/1] (0.78ns)   --->   "%icmp_ln77 = icmp_eq  i6 %t, i6 32" [../fft.cpp:77]   --->   Operation 179 'icmp' 'icmp_ln77' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 180 [1/1] (0.00ns)   --->   "%empty_69 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 180 'speclooptripcount' 'empty_69' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 181 [1/1] (0.78ns)   --->   "%t_2 = add i6 %t, i6 1" [../fft.cpp:77]   --->   Operation 181 'add' 't_2' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 182 [1/1] (0.00ns)   --->   "%br_ln77 = br i1 %icmp_ln77, void %.split13, void" [../fft.cpp:77]   --->   Operation 182 'br' 'br_ln77' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 183 [1/1] (0.00ns)   --->   "%specloopname_ln77 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [../fft.cpp:77]   --->   Operation 183 'specloopname' 'specloopname_ln77' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_53 : Operation 184 [1/1] (0.42ns)   --->   "%br_ln78 = br void" [../fft.cpp:78]   --->   Operation 184 'br' 'br_ln78' <Predicate = (!icmp_ln77)> <Delay = 0.42>
ST_53 : Operation 185 [2/2] (0.00ns)   --->   "%call_ln3367 = call void @innerFFT<64, 2, 0, 1, 1, 0, 0, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<22, 7, 5, 3, 0> >, complex<ap_fixed<27, 8, 5, 3, 0> > >, i22 %p_inData_V_M_real_V_0, i22 %p_inData_V_M_real_V_1, i22 %p_inData_V_M_imag_V_0, i22 %p_inData_V_M_imag_V_1, i27 %p_outData_V_M_real_V_0, i27 %p_outData_V_M_real_V_1, i27 %p_outData_V_M_imag_V_0, i27 %p_outData_V_M_imag_V_1, i1 %control_count_V_4, i1 %control_bits_V_4, i5 %sample_in_read_count_V_4, i1 %delay_line_stall_4, i45 %delayline_Array_18, i32 %control_delayline_Array_4, i45 %delayline_Array_17, i1 %control_count_V_6, i1 %control_bits_V_6, i1 %pf_count_V_4, i5 %sample_in_read_count_V_6, i1 %delay_line_stall_6, i45 %delayline_Array_4, i32 %control_delayline_Array_6, i45 %delayline_Array_3, i1 %control_count_V_8, i1 %control_bits_V_8, i2 %pf_count_V_6, i5 %sample_in_read_count_V_8, i1 %delay_line_stall_8, i45 %delayline_Array_8, i32 %control_delayline_Array_8, i45 %delayline_Array_7, i1 %control_count_V_1, i1 %control_bits_V_1, i3 %pf_count_V_1, i5 %sample_in_read_count_V_1, i1 %delay_line_stall_1, i45 %delayline_Array_12, i32 %control_delayline_Array_1, i45 %delayline_Array_11, i1 %control_count_V_3, i1 %control_bits_V_3, i4 %pf_count_V_2, i5 %sample_in_read_count_V_3, i1 %delay_line_stall_3, i45 %delayline_Array_16, i32 %control_delayline_Array_3, i45 %delayline_Array_15, i14 %twiddleObj_twiddleTable_M_imag_V, i1 %control_count_V, i1 %control_bits_V, i4 %pf_count_V, i5 %sample_in_read_count_V, i1 %delay_line_stall, i49 %delayline_Array_6, i32 %control_delayline_Array, i49 %delayline_Array, i14 %twiddleObj_twiddleTable_M_imag_V_1, i1 %control_count_V_5, i1 %control_bits_V_5, i3 %pf_count_V_3, i5 %sample_in_read_count_V_5, i1 %delay_line_stall_5, i51 %delayline_Array_1, i32 %control_delayline_Array_5, i51 %delayline_Array_19, i14 %twiddleObj_twiddleTable_M_imag_V_2, i1 %control_count_V_7, i1 %control_bits_V_7, i2 %pf_count_V_5, i5 %sample_in_read_count_V_7, i1 %delay_line_stall_7, i53 %delayline_Array_13, i32 %control_delayline_Array_7, i53 %delayline_Array_5, i14 %twiddleObj_twiddleTable_M_imag_V_3, i1 %control_count_V_9, i1 %control_bits_V_9, i1 %pf_count_V_7, i5 %sample_in_read_count_V_9, i1 %delay_line_stall_9, i55 %delayline_Array_10, i32 %control_delayline_Array_9, i55 %delayline_Array_9, i1 %control_count_V_2, i1 %control_bits_V_2, i5 %sample_in_read_count_V_2, i1 %delay_line_stall_2, i55 %delayline_Array_14, i32 %control_delayline_Array_2, i55 %delayline_Array_2" [../fixed/vitis_fft/hls_ssr_fft.hpp:3367]   --->   Operation 185 'call' 'call_ln3367' <Predicate = (icmp_ln77)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 54 <SV = 53> <Delay = 2.09>
ST_54 : Operation 186 [1/1] (0.00ns)   --->   "%i = phi i2 %add_ln78, void %.split7, i2 0, void %.split13" [../fft.cpp:78]   --->   Operation 186 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 187 [1/1] (0.44ns)   --->   "%icmp_ln78 = icmp_eq  i2 %i, i2 2" [../fft.cpp:78]   --->   Operation 187 'icmp' 'icmp_ln78' <Predicate = true> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 188 [1/1] (0.00ns)   --->   "%empty_70 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2"   --->   Operation 188 'speclooptripcount' 'empty_70' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 189 [1/1] (0.54ns)   --->   "%add_ln78 = add i2 %i, i2 1" [../fft.cpp:78]   --->   Operation 189 'add' 'add_ln78' <Predicate = true> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 190 [1/1] (0.00ns)   --->   "%br_ln78 = br i1 %icmp_ln78, void %.split, void" [../fft.cpp:78]   --->   Operation 190 'br' 'br_ln78' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 191 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6"   --->   Operation 191 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_54 : Operation 192 [1/1] (0.00ns)   --->   "%empty_71 = read i84 @_ssdm_op_Read.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A.i1P0A.i1P0A.i1P0A, i64 %data_in_V_data_V, i8 %data_in_V_keep_V, i8 %data_in_V_strb_V, i1 %data_in_V_user_V, i1 %data_in_V_last_V, i1 %data_in_V_id_V, i1 %data_in_V_dest_V"   --->   Operation 192 'read' 'empty_71' <Predicate = (!icmp_ln78)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_54 : Operation 193 [1/1] (0.00ns)   --->   "%tmp_23 = extractvalue i84 %empty_71"   --->   Operation 193 'extractvalue' 'tmp_23' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_54 : Operation 194 [1/1] (0.00ns)   --->   "%p_Result_s = partselect i22 @_ssdm_op_PartSelect.i22.i64.i32.i32, i64 %tmp_23, i32 32, i32 53"   --->   Operation 194 'partselect' 'p_Result_s' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_54 : Operation 195 [1/1] (0.00ns)   --->   "%p_Result_3 = trunc i64 %tmp_23"   --->   Operation 195 'trunc' 'p_Result_3' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_54 : Operation 196 [1/1] (0.00ns)   --->   "%trunc_ln174 = trunc i2 %i" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 196 'trunc' 'trunc_ln174' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_54 : Operation 197 [1/1] (0.00ns)   --->   "%br_ln174 = br i1 %trunc_ln174, void %branch0, void %branch1" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 197 'br' 'br_ln174' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_54 : Operation 198 [1/1] (1.64ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i22P0A.i22P0A, i22 %p_inData_V_M_real_V_0, i22 %p_inData_V_M_imag_V_0, i22 %p_Result_s, i22 %p_Result_3" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 198 'write' 'write_ln174' <Predicate = (!icmp_ln78 & !trunc_ln174)> <Delay = 1.64> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 22> <Depth = 128> <FIFO>
ST_54 : Operation 199 [1/1] (0.00ns)   --->   "%br_ln174 = br void %.split7" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 199 'br' 'br_ln174' <Predicate = (!icmp_ln78 & !trunc_ln174)> <Delay = 0.00>
ST_54 : Operation 200 [1/1] (1.64ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i22P0A.i22P0A, i22 %p_inData_V_M_real_V_1, i22 %p_inData_V_M_imag_V_1, i22 %p_Result_s, i22 %p_Result_3" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 200 'write' 'write_ln174' <Predicate = (!icmp_ln78 & trunc_ln174)> <Delay = 1.64> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 22> <Depth = 128> <FIFO>
ST_54 : Operation 201 [1/1] (0.00ns)   --->   "%br_ln174 = br void %.split7" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 201 'br' 'br_ln174' <Predicate = (!icmp_ln78 & trunc_ln174)> <Delay = 0.00>
ST_54 : Operation 202 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 202 'br' 'br_ln0' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_54 : Operation 203 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 203 'br' 'br_ln0' <Predicate = (icmp_ln78)> <Delay = 0.00>

State 55 <SV = 53> <Delay = 0.42>
ST_55 : Operation 204 [1/2] (0.00ns)   --->   "%call_ln3367 = call void @innerFFT<64, 2, 0, 1, 1, 0, 0, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<22, 7, 5, 3, 0> >, complex<ap_fixed<27, 8, 5, 3, 0> > >, i22 %p_inData_V_M_real_V_0, i22 %p_inData_V_M_real_V_1, i22 %p_inData_V_M_imag_V_0, i22 %p_inData_V_M_imag_V_1, i27 %p_outData_V_M_real_V_0, i27 %p_outData_V_M_real_V_1, i27 %p_outData_V_M_imag_V_0, i27 %p_outData_V_M_imag_V_1, i1 %control_count_V_4, i1 %control_bits_V_4, i5 %sample_in_read_count_V_4, i1 %delay_line_stall_4, i45 %delayline_Array_18, i32 %control_delayline_Array_4, i45 %delayline_Array_17, i1 %control_count_V_6, i1 %control_bits_V_6, i1 %pf_count_V_4, i5 %sample_in_read_count_V_6, i1 %delay_line_stall_6, i45 %delayline_Array_4, i32 %control_delayline_Array_6, i45 %delayline_Array_3, i1 %control_count_V_8, i1 %control_bits_V_8, i2 %pf_count_V_6, i5 %sample_in_read_count_V_8, i1 %delay_line_stall_8, i45 %delayline_Array_8, i32 %control_delayline_Array_8, i45 %delayline_Array_7, i1 %control_count_V_1, i1 %control_bits_V_1, i3 %pf_count_V_1, i5 %sample_in_read_count_V_1, i1 %delay_line_stall_1, i45 %delayline_Array_12, i32 %control_delayline_Array_1, i45 %delayline_Array_11, i1 %control_count_V_3, i1 %control_bits_V_3, i4 %pf_count_V_2, i5 %sample_in_read_count_V_3, i1 %delay_line_stall_3, i45 %delayline_Array_16, i32 %control_delayline_Array_3, i45 %delayline_Array_15, i14 %twiddleObj_twiddleTable_M_imag_V, i1 %control_count_V, i1 %control_bits_V, i4 %pf_count_V, i5 %sample_in_read_count_V, i1 %delay_line_stall, i49 %delayline_Array_6, i32 %control_delayline_Array, i49 %delayline_Array, i14 %twiddleObj_twiddleTable_M_imag_V_1, i1 %control_count_V_5, i1 %control_bits_V_5, i3 %pf_count_V_3, i5 %sample_in_read_count_V_5, i1 %delay_line_stall_5, i51 %delayline_Array_1, i32 %control_delayline_Array_5, i51 %delayline_Array_19, i14 %twiddleObj_twiddleTable_M_imag_V_2, i1 %control_count_V_7, i1 %control_bits_V_7, i2 %pf_count_V_5, i5 %sample_in_read_count_V_7, i1 %delay_line_stall_7, i53 %delayline_Array_13, i32 %control_delayline_Array_7, i53 %delayline_Array_5, i14 %twiddleObj_twiddleTable_M_imag_V_3, i1 %control_count_V_9, i1 %control_bits_V_9, i1 %pf_count_V_7, i5 %sample_in_read_count_V_9, i1 %delay_line_stall_9, i55 %delayline_Array_10, i32 %control_delayline_Array_9, i55 %delayline_Array_9, i1 %control_count_V_2, i1 %control_bits_V_2, i5 %sample_in_read_count_V_2, i1 %delay_line_stall_2, i55 %delayline_Array_14, i32 %control_delayline_Array_2, i55 %delayline_Array_2" [../fixed/vitis_fft/hls_ssr_fft.hpp:3367]   --->   Operation 204 'call' 'call_ln3367' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_55 : Operation 205 [1/1] (0.42ns)   --->   "%br_ln92 = br void" [../fft.cpp:92]   --->   Operation 205 'br' 'br_ln92' <Predicate = true> <Delay = 0.42>

State 56 <SV = 54> <Delay = 1.21>
ST_56 : Operation 206 [1/1] (0.00ns)   --->   "%t_1 = phi i6 0, void, i6 %t_3, void"   --->   Operation 206 'phi' 't_1' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 207 [1/1] (0.78ns)   --->   "%icmp_ln92 = icmp_eq  i6 %t_1, i6 32" [../fft.cpp:92]   --->   Operation 207 'icmp' 'icmp_ln92' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 208 [1/1] (0.00ns)   --->   "%empty_72 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 208 'speclooptripcount' 'empty_72' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 209 [1/1] (0.78ns)   --->   "%t_3 = add i6 %t_1, i6 1" [../fft.cpp:92]   --->   Operation 209 'add' 't_3' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 210 [1/1] (0.00ns)   --->   "%br_ln92 = br i1 %icmp_ln92, void %.split16, void" [../fft.cpp:92]   --->   Operation 210 'br' 'br_ln92' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 211 [1/1] (0.00ns)   --->   "%specloopname_ln33 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [../fft.cpp:33]   --->   Operation 211 'specloopname' 'specloopname_ln33' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_56 : Operation 212 [1/1] (0.42ns)   --->   "%br_ln93 = br void %_ZN8ap_fixedILi22ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi27ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit78" [../fft.cpp:93]   --->   Operation 212 'br' 'br_ln93' <Predicate = (!icmp_ln92)> <Delay = 0.42>
ST_56 : Operation 213 [1/1] (0.42ns)   --->   "%store_ln76 = store i31 %k_2, i31 %k" [../fft.cpp:76]   --->   Operation 213 'store' 'store_ln76' <Predicate = (icmp_ln92)> <Delay = 0.42>
ST_56 : Operation 214 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 214 'br' 'br_ln0' <Predicate = (icmp_ln92)> <Delay = 0.00>

State 57 <SV = 55> <Delay = 2.09>
ST_57 : Operation 215 [1/1] (0.00ns)   --->   "%i_1 = phi i2 0, void %.split16, i2 %add_ln93, void %_ZN8ap_fixedILi22ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi27ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit78.split17" [../fft.cpp:93]   --->   Operation 215 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 216 [1/1] (0.44ns)   --->   "%icmp_ln93 = icmp_eq  i2 %i_1, i2 2" [../fft.cpp:93]   --->   Operation 216 'icmp' 'icmp_ln93' <Predicate = true> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 217 [1/1] (0.00ns)   --->   "%empty_73 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2"   --->   Operation 217 'speclooptripcount' 'empty_73' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 218 [1/1] (0.54ns)   --->   "%add_ln93 = add i2 %i_1, i2 1" [../fft.cpp:93]   --->   Operation 218 'add' 'add_ln93' <Predicate = true> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 219 [1/1] (0.00ns)   --->   "%br_ln93 = br i1 %icmp_ln93, void %_ZN8ap_fixedILi22ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi27ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit78.split, void" [../fft.cpp:93]   --->   Operation 219 'br' 'br_ln93' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 220 [1/1] (0.00ns)   --->   "%specloopname_ln33 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [../fft.cpp:33]   --->   Operation 220 'specloopname' 'specloopname_ln33' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_57 : Operation 221 [1/1] (0.00ns)   --->   "%trunc_ln145 = trunc i2 %i_1" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 221 'trunc' 'trunc_ln145' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_57 : Operation 222 [1/1] (0.00ns)   --->   "%br_ln145 = br i1 %trunc_ln145, void %branch2, void %branch3" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 222 'br' 'br_ln145' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_57 : Operation 223 [1/1] (1.64ns)   --->   "%empty_74 = read i54 @_ssdm_op_Read.ap_fifo.volatile.i27P0A.i27P0A, i27 %p_outData_V_M_real_V_0, i27 %p_outData_V_M_imag_V_0" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 223 'read' 'empty_74' <Predicate = (!icmp_ln93 & !trunc_ln145)> <Delay = 1.64> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 27> <Depth = 128> <FIFO>
ST_57 : Operation 224 [1/1] (0.00ns)   --->   "%p_outData_V_M_real_V_0_val = extractvalue i54 %empty_74" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 224 'extractvalue' 'p_outData_V_M_real_V_0_val' <Predicate = (!icmp_ln93 & !trunc_ln145)> <Delay = 0.00>
ST_57 : Operation 225 [1/1] (0.00ns)   --->   "%p_outData_V_M_imag_V_0_val = extractvalue i54 %empty_74" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 225 'extractvalue' 'p_outData_V_M_imag_V_0_val' <Predicate = (!icmp_ln93 & !trunc_ln145)> <Delay = 0.00>
ST_57 : Operation 226 [1/1] (0.42ns)   --->   "%br_ln145 = br void %_ZN8ap_fixedILi22ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi27ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit78.split17" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 226 'br' 'br_ln145' <Predicate = (!icmp_ln93 & !trunc_ln145)> <Delay = 0.42>
ST_57 : Operation 227 [1/1] (1.64ns)   --->   "%empty_75 = read i54 @_ssdm_op_Read.ap_fifo.volatile.i27P0A.i27P0A, i27 %p_outData_V_M_real_V_1, i27 %p_outData_V_M_imag_V_1" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 227 'read' 'empty_75' <Predicate = (!icmp_ln93 & trunc_ln145)> <Delay = 1.64> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 27> <Depth = 128> <FIFO>
ST_57 : Operation 228 [1/1] (0.00ns)   --->   "%p_outData_V_M_real_V_1_val = extractvalue i54 %empty_75" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 228 'extractvalue' 'p_outData_V_M_real_V_1_val' <Predicate = (!icmp_ln93 & trunc_ln145)> <Delay = 0.00>
ST_57 : Operation 229 [1/1] (0.00ns)   --->   "%p_outData_V_M_imag_V_1_val = extractvalue i54 %empty_75" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 229 'extractvalue' 'p_outData_V_M_imag_V_1_val' <Predicate = (!icmp_ln93 & trunc_ln145)> <Delay = 0.00>
ST_57 : Operation 230 [1/1] (0.42ns)   --->   "%br_ln145 = br void %_ZN8ap_fixedILi22ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi27ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit78.split17" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 230 'br' 'br_ln145' <Predicate = (!icmp_ln93 & trunc_ln145)> <Delay = 0.42>
ST_57 : Operation 231 [1/1] (0.00ns)   --->   "%p_15_0_0_0_0 = phi i27 %p_outData_V_M_imag_V_1_val, void %branch3, i27 %p_outData_V_M_imag_V_0_val, void %branch2" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 231 'phi' 'p_15_0_0_0_0' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_57 : Operation 232 [1/1] (0.00ns)   --->   "%p_04_0_0_0_0 = phi i27 %p_outData_V_M_real_V_1_val, void %branch3, i27 %p_outData_V_M_real_V_0_val, void %branch2" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 232 'phi' 'p_04_0_0_0_0' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_57 : Operation 233 [1/1] (0.00ns)   --->   "%fft_out_real_V_load = load i32 %fft_out_real_V"   --->   Operation 233 'load' 'fft_out_real_V_load' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_57 : Operation 234 [1/1] (0.00ns)   --->   "%fft_out_imag_V_load = load i32 %fft_out_imag_V"   --->   Operation 234 'load' 'fft_out_imag_V_load' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_57 : Operation 235 [1/1] (0.00ns)   --->   "%tmp_s = partselect i19 @_ssdm_op_PartSelect.i19.i27.i32.i32, i27 %p_04_0_0_0_0, i32 4, i32 22"   --->   Operation 235 'partselect' 'tmp_s' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_57 : Operation 236 [1/1] (0.00ns)   --->   "%read_Tout0_in_r_V = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i19.i3, i19 %tmp_s, i3 0"   --->   Operation 236 'bitconcatenate' 'read_Tout0_in_r_V' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_57 : Operation 237 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i19 @_ssdm_op_PartSelect.i19.i27.i32.i32, i27 %p_15_0_0_0_0, i32 4, i32 22"   --->   Operation 237 'partselect' 'tmp_1' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_57 : Operation 238 [1/1] (0.00ns)   --->   "%read_Tout0_in_i_V = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i19.i3, i19 %tmp_1, i3 0"   --->   Operation 238 'bitconcatenate' 'read_Tout0_in_i_V' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_57 : Operation 239 [1/1] (0.00ns)   --->   "%p_Result_4 = partset i32 @llvm.part.set.i32.i22, i32 %fft_out_real_V_load, i22 %read_Tout0_in_r_V, i32 0, i32 21"   --->   Operation 239 'partset' 'p_Result_4' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_57 : Operation 240 [1/1] (0.00ns)   --->   "%p_Result_5 = partset i32 @llvm.part.set.i32.i22, i32 %fft_out_imag_V_load, i22 %read_Tout0_in_i_V, i32 0, i32 21"   --->   Operation 240 'partset' 'p_Result_5' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_57 : Operation 241 [1/1] (0.00ns)   --->   "%p_Result_6 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %p_Result_4, i32 %p_Result_5"   --->   Operation 241 'bitconcatenate' 'p_Result_6' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_57 : Operation 242 [2/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A.i1P0A.i1P0A.i1P0A, i64 %data_out_V_data_V, i8 %data_out_V_keep_V, i8 %data_out_V_strb_V, i1 %data_out_V_user_V, i1 %data_out_V_last_V, i1 %data_out_V_id_V, i1 %data_out_V_dest_V, i64 %p_Result_6, i8 0, i8 0, i1 0, i1 0, i1 0, i1 0"   --->   Operation 242 'write' 'write_ln304' <Predicate = (!icmp_ln93)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_57 : Operation 243 [1/1] (0.00ns)   --->   "%store_ln414 = store i32 %p_Result_5, i32 %fft_out_imag_V"   --->   Operation 243 'store' 'store_ln414' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_57 : Operation 244 [1/1] (0.00ns)   --->   "%store_ln414 = store i32 %p_Result_4, i32 %fft_out_real_V"   --->   Operation 244 'store' 'store_ln414' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_57 : Operation 245 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 245 'br' 'br_ln0' <Predicate = (icmp_ln93)> <Delay = 0.00>

State 58 <SV = 56> <Delay = 0.00>
ST_58 : Operation 246 [1/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A.i1P0A.i1P0A.i1P0A, i64 %data_out_V_data_V, i8 %data_out_V_keep_V, i8 %data_out_V_strb_V, i1 %data_out_V_user_V, i1 %data_out_V_last_V, i1 %data_out_V_id_V, i1 %data_out_V_dest_V, i64 %p_Result_6, i8 0, i8 0, i1 0, i1 0, i1 0, i1 0"   --->   Operation 246 'write' 'write_ln304' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_58 : Operation 247 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN8ap_fixedILi22ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi27ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit78"   --->   Operation 247 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 20ns, clock uncertainty: 5.4ns.

 <State 1>: 0.427ns
The critical path consists of the following:
	'alloca' operation ('k') [97]  (0 ns)
	'store' operation ('store_ln76', ../fft.cpp:76) of constant 0 on local variable 'k' [158]  (0.427 ns)

 <State 2>: 1.1ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'fft_top0_Pipeline_VITIS_LOOP_54_1' [146]  (1.1 ns)

 <State 3>: 0ns
The critical path consists of the following:

 <State 4>: 1.48ns
The critical path consists of the following:
	'load' operation ('pilot_width_4_loc_load') on local variable 'pilot_width_4_loc' [147]  (0 ns)
	'sdiv' operation ('div') [152]  (1.48 ns)

 <State 5>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('div') [152]  (1.48 ns)

 <State 6>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('div') [152]  (1.48 ns)

 <State 7>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('div') [152]  (1.48 ns)

 <State 8>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('div') [152]  (1.48 ns)

 <State 9>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('div') [152]  (1.48 ns)

 <State 10>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('div') [152]  (1.48 ns)

 <State 11>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('div') [152]  (1.48 ns)

 <State 12>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('div') [152]  (1.48 ns)

 <State 13>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('div') [152]  (1.48 ns)

 <State 14>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('div') [152]  (1.48 ns)

 <State 15>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('div') [152]  (1.48 ns)

 <State 16>: 4.9ns
The critical path consists of the following:
	'load' operation ('sym_num_2_loc_load') on local variable 'sym_num_2_loc' [148]  (0 ns)
	'mul' operation ('mul') [151]  (3.42 ns)
	'sdiv' operation ('div20') [157]  (1.48 ns)

 <State 17>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('div20') [157]  (1.48 ns)

 <State 18>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('div20') [157]  (1.48 ns)

 <State 19>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('div20') [157]  (1.48 ns)

 <State 20>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('div20') [157]  (1.48 ns)

 <State 21>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('div20') [157]  (1.48 ns)

 <State 22>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('div20') [157]  (1.48 ns)

 <State 23>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('div20') [157]  (1.48 ns)

 <State 24>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('div20') [157]  (1.48 ns)

 <State 25>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('div20') [157]  (1.48 ns)

 <State 26>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('div20') [157]  (1.48 ns)

 <State 27>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('div20') [157]  (1.48 ns)

 <State 28>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('div20') [157]  (1.48 ns)

 <State 29>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('div20') [157]  (1.48 ns)

 <State 30>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('div20') [157]  (1.48 ns)

 <State 31>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('div20') [157]  (1.48 ns)

 <State 32>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('div20') [157]  (1.48 ns)

 <State 33>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('div20') [157]  (1.48 ns)

 <State 34>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('div20') [157]  (1.48 ns)

 <State 35>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('div20') [157]  (1.48 ns)

 <State 36>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('div20') [157]  (1.48 ns)

 <State 37>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('div20') [157]  (1.48 ns)

 <State 38>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('div20') [157]  (1.48 ns)

 <State 39>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('div20') [157]  (1.48 ns)

 <State 40>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('div20') [157]  (1.48 ns)

 <State 41>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('div20') [157]  (1.48 ns)

 <State 42>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('div20') [157]  (1.48 ns)

 <State 43>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('div20') [157]  (1.48 ns)

 <State 44>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('div20') [157]  (1.48 ns)

 <State 45>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('div20') [157]  (1.48 ns)

 <State 46>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('div20') [157]  (1.48 ns)

 <State 47>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('div20') [157]  (1.48 ns)

 <State 48>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('div20') [157]  (1.48 ns)

 <State 49>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('div20') [157]  (1.48 ns)

 <State 50>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('div20') [157]  (1.48 ns)

 <State 51>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('div20') [157]  (1.48 ns)

 <State 52>: 1.01ns
The critical path consists of the following:
	'load' operation ('k', ../fft.cpp:76) on local variable 'k' [161]  (0 ns)
	'add' operation ('k', ../fft.cpp:76) [164]  (1.01 ns)

 <State 53>: 0.785ns
The critical path consists of the following:
	'phi' operation ('t') with incoming values : ('t', ../fft.cpp:77) [170]  (0 ns)
	'icmp' operation ('icmp_ln77', ../fft.cpp:77) [171]  (0.785 ns)

 <State 54>: 2.09ns
The critical path consists of the following:
	axis read operation ('empty_71') on port 'data_in_V_data_V' [186]  (0 ns)
	fifo write operation ('write_ln174', /opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174) on port 'p_inData_V_M_real_V_1' (/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174) [196]  (1.65 ns)
	blocking operation 0.446 ns on control path)

 <State 55>: 0.427ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('t') with incoming values : ('t', ../fft.cpp:92) [206]  (0.427 ns)

 <State 56>: 1.21ns
The critical path consists of the following:
	'phi' operation ('t') with incoming values : ('t', ../fft.cpp:92) [206]  (0 ns)
	'icmp' operation ('icmp_ln92', ../fft.cpp:92) [207]  (0.785 ns)
	blocking operation 0.427 ns on control path)

 <State 57>: 2.09ns
The critical path consists of the following:
	fifo read operation ('empty_74', /opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) on port 'p_outData_V_M_real_V_0' (/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) [225]  (1.65 ns)
	multiplexor before 'phi' operation ('p_15_0_0_0_0', /opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) with incoming values : ('p_outData_V_M_imag_V_0_val', /opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) ('p_outData_V_M_imag_V_1_val', /opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) [235]  (0.427 ns)
	'phi' operation ('p_15_0_0_0_0', /opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) with incoming values : ('p_outData_V_M_imag_V_0_val', /opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) ('p_outData_V_M_imag_V_1_val', /opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) [235]  (0 ns)
	blocking operation 0.019 ns on control path)

 <State 58>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
