#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Wed May  1 15:57:46 2024
# Process ID: 34220
# Current directory: /home/bruno/VivadoProjects/UartEchoTest/Vivado/vespa_soc
# Command line: vivado vespa_soc.xpr
# Log file: /home/bruno/VivadoProjects/UartEchoTest/Vivado/vespa_soc/vivado.log
# Journal file: /home/bruno/VivadoProjects/UartEchoTest/Vivado/vespa_soc/vivado.jou
# Running On: brunoPC, OS: Linux, CPU Frequency: 2800.000 MHz, CPU Physical cores: 4, Host memory: 8090 MB
#-----------------------------------------------------------
start_gui
open_project vespa_soc.xpr
update_compile_order -fileset sources_1
open_bd_design {/home/bruno/VivadoProjects/UartEchoTest/Vivado/vespa_soc/vespa_soc.srcs/sources_1/bd/vespa_soc/vespa_soc.bd}
delete_bd_objs [get_bd_nets PS2_0_o_Data] [get_bd_ports PS2_OutData]
delete_bd_objs [get_bd_nets outgpio] [get_bd_ports outgpio]
delete_bd_objs [get_bd_nets i_Ps2Clk_0_1] [get_bd_ports i_Ps2Clk]
delete_bd_objs [get_bd_nets i_Ps2Sda_0_1] [get_bd_ports i_Ps2Sda]
save_bd_design
ipx::edit_ip_in_project -upgrade true -name vespa_cpu_v1_0_project -directory /home/bruno/VivadoProjects/UartEchoTest/Vivado/vespa_soc/vespa_soc.tmp/vespa_cpu_v1_0_project /home/bruno/VivadoProjects/UartEchoTest/Vivado/ip_repo/cpu/component.xml
update_compile_order -fileset sources_1
reset_target all [get_files  /home/bruno/VivadoProjects/UartEchoTest/Vivado/ip_repo/cpu/src/code_memory/code_memory.xci]
export_ip_user_files -of_objects  [get_files  /home/bruno/VivadoProjects/UartEchoTest/Vivado/ip_repo/cpu/src/code_memory/code_memory.xci] -sync -no_script -force -quiet
generate_target all [get_files  /home/bruno/VivadoProjects/UartEchoTest/Vivado/ip_repo/cpu/src/code_memory/code_memory.xci]
export_ip_user_files -of_objects [get_files /home/bruno/VivadoProjects/UartEchoTest/Vivado/ip_repo/cpu/src/code_memory/code_memory.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /home/bruno/VivadoProjects/UartEchoTest/Vivado/ip_repo/cpu/src/code_memory/code_memory.xci] -directory /home/bruno/VivadoProjects/UartEchoTest/Vivado/vespa_soc/vespa_soc.tmp/vespa_cpu_v1_0_project/vespa_cpu_v1_0_project.ip_user_files/sim_scripts -ip_user_files_dir /home/bruno/VivadoProjects/UartEchoTest/Vivado/vespa_soc/vespa_soc.tmp/vespa_cpu_v1_0_project/vespa_cpu_v1_0_project.ip_user_files -ipstatic_source_dir /home/bruno/VivadoProjects/UartEchoTest/Vivado/vespa_soc/vespa_soc.tmp/vespa_cpu_v1_0_project/vespa_cpu_v1_0_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/bruno/VivadoProjects/UartEchoTest/Vivado/vespa_soc/vespa_soc.tmp/vespa_cpu_v1_0_project/vespa_cpu_v1_0_project.cache/compile_simlib/modelsim} {questa=/home/bruno/VivadoProjects/UartEchoTest/Vivado/vespa_soc/vespa_soc.tmp/vespa_cpu_v1_0_project/vespa_cpu_v1_0_project.cache/compile_simlib/questa} {xcelium=/home/bruno/VivadoProjects/UartEchoTest/Vivado/vespa_soc/vespa_soc.tmp/vespa_cpu_v1_0_project/vespa_cpu_v1_0_project.cache/compile_simlib/xcelium} {vcs=/home/bruno/VivadoProjects/UartEchoTest/Vivado/vespa_soc/vespa_soc.tmp/vespa_cpu_v1_0_project/vespa_cpu_v1_0_project.cache/compile_simlib/vcs} {riviera=/home/bruno/VivadoProjects/UartEchoTest/Vivado/vespa_soc/vespa_soc.tmp/vespa_cpu_v1_0_project/vespa_cpu_v1_0_project.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
current_project vespa_soc
current_project vespa_cpu_v1_0_project
ipx::merge_project_changes files [ipx::current_core]
set_property core_revision 40 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path /home/bruno/VivadoProjects/UartEchoTest/Vivado/ip_repo
report_ip_status -name ip_status 
upgrade_ip -vlnv user.org:user:vespa_cpu:1.0 [get_ips  vespa_soc_vespa_cpu_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips vespa_soc_vespa_cpu_0_0] -no_script -sync -force -quiet
generate_target all [get_files  /home/bruno/VivadoProjects/UartEchoTest/Vivado/vespa_soc/vespa_soc.srcs/sources_1/bd/vespa_soc/vespa_soc.bd]
export_ip_user_files -of_objects [get_files /home/bruno/VivadoProjects/UartEchoTest/Vivado/vespa_soc/vespa_soc.srcs/sources_1/bd/vespa_soc/vespa_soc.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /home/bruno/VivadoProjects/UartEchoTest/Vivado/vespa_soc/vespa_soc.srcs/sources_1/bd/vespa_soc/vespa_soc.bd] -directory /home/bruno/VivadoProjects/UartEchoTest/Vivado/vespa_soc/vespa_soc.ip_user_files/sim_scripts -ip_user_files_dir /home/bruno/VivadoProjects/UartEchoTest/Vivado/vespa_soc/vespa_soc.ip_user_files -ipstatic_source_dir /home/bruno/VivadoProjects/UartEchoTest/Vivado/vespa_soc/vespa_soc.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/bruno/VivadoProjects/UartEchoTest/Vivado/vespa_soc/vespa_soc.cache/compile_simlib/modelsim} {questa=/home/bruno/VivadoProjects/UartEchoTest/Vivado/vespa_soc/vespa_soc.cache/compile_simlib/questa} {xcelium=/home/bruno/VivadoProjects/UartEchoTest/Vivado/vespa_soc/vespa_soc.cache/compile_simlib/xcelium} {vcs=/home/bruno/VivadoProjects/UartEchoTest/Vivado/vespa_soc/vespa_soc.cache/compile_simlib/vcs} {riviera=/home/bruno/VivadoProjects/UartEchoTest/Vivado/vespa_soc/vespa_soc.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {/home/bruno/VivadoProjects/UartEchoTest/Vivado/vespa_soc/vespa_soc.runs/impl_1/vespa_soc_wrapper.bit} [get_hw_devices xc7z010_1]
current_hw_device [get_hw_devices xc7z010_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z010_1] 0]
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {/home/bruno/VivadoProjects/UartEchoTest/Vivado/vespa_soc/vespa_soc.runs/impl_1/vespa_soc_wrapper.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
