#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000189294d5870 .scope module, "tb_control_unit" "tb_control_unit" 2 3;
 .timescale -9 -12;
v00000189294eaa30_0 .net "aluOp", 1 0, v00000189294b3790_0;  1 drivers
v00000189294eaad0_0 .net "aluSrc", 0 0, v00000189294db200_0;  1 drivers
v00000189294eab70_0 .net "branch", 0 0, v00000189294db2a0_0;  1 drivers
v00000189294b2f30_0 .net "memRead", 0 0, v00000189294db340_0;  1 drivers
v00000189294b2fd0_0 .net "memToReg", 0 0, v00000189294db3e0_0;  1 drivers
v00000189294b3070_0 .net "memWrite", 0 0, v00000189294db480_0;  1 drivers
v00000189294b3110_0 .var "opcode", 6 0;
v00000189294e3250_0 .net "regWrite", 0 0, v00000189294ea990_0;  1 drivers
S_00000189294ea760 .scope module, "uut" "control_unit" 2 11, 3 10 0, S_00000189294d5870;
 .timescale -9 -12;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /OUTPUT 1 "regWrite";
    .port_info 2 /OUTPUT 1 "aluSrc";
    .port_info 3 /OUTPUT 1 "memToReg";
    .port_info 4 /OUTPUT 1 "memRead";
    .port_info 5 /OUTPUT 1 "memWrite";
    .port_info 6 /OUTPUT 1 "branch";
    .port_info 7 /OUTPUT 2 "aluOp";
v00000189294b3790_0 .var "aluOp", 1 0;
v00000189294db200_0 .var "aluSrc", 0 0;
v00000189294db2a0_0 .var "branch", 0 0;
v00000189294db340_0 .var "memRead", 0 0;
v00000189294db3e0_0 .var "memToReg", 0 0;
v00000189294db480_0 .var "memWrite", 0 0;
v00000189294ea8f0_0 .net "opcode", 6 0, v00000189294b3110_0;  1 drivers
v00000189294ea990_0 .var "regWrite", 0 0;
E_00000189295baf30 .event anyedge, v00000189294ea8f0_0;
    .scope S_00000189294ea760;
T_0 ;
    %wait E_00000189295baf30;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000189294ea990_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000189294db200_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000189294db3e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000189294db340_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000189294db480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000189294db2a0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000189294b3790_0, 0, 2;
    %load/vec4 v00000189294ea8f0_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000189294ea990_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000189294db200_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000189294db3e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000189294db340_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000189294db480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000189294db2a0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000189294b3790_0, 0, 2;
    %jmp T_0.5;
T_0.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000189294ea990_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000189294db200_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000189294db3e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000189294db340_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000189294db480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000189294db2a0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v00000189294b3790_0, 0, 2;
    %jmp T_0.5;
T_0.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000189294ea990_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000189294db200_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000189294db3e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000189294db340_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000189294db480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000189294db2a0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000189294b3790_0, 0, 2;
    %jmp T_0.5;
T_0.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000189294ea990_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000189294db200_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000189294db3e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000189294db340_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000189294db480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000189294db2a0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000189294b3790_0, 0, 2;
    %jmp T_0.5;
T_0.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000189294ea990_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000189294db200_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000189294db3e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000189294db340_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000189294db480_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000189294db2a0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000189294b3790_0, 0, 2;
    %jmp T_0.5;
T_0.5 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_00000189294d5870;
T_1 ;
    %vpi_call 2 25 "$dumpfile", "control_unit.vcd" {0 0 0};
    %vpi_call 2 26 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000189294d5870 {0 0 0};
    %pushi/vec4 51, 0, 7;
    %store/vec4 v00000189294b3110_0, 0, 7;
    %delay 10000, 0;
    %vpi_call 2 30 "$display", "R-Type | regWrite=%b, aluSrc=%b, memToReg=%b, memRead=%b, memWrite=%b, branch=%b, aluOp=%b", v00000189294e3250_0, v00000189294eaad0_0, v00000189294b2fd0_0, v00000189294b2f30_0, v00000189294b3070_0, v00000189294eab70_0, v00000189294eaa30_0 {0 0 0};
    %pushi/vec4 3, 0, 7;
    %store/vec4 v00000189294b3110_0, 0, 7;
    %delay 10000, 0;
    %vpi_call 2 35 "$display", "LW     | regWrite=%b, aluSrc=%b, memToReg=%b, memRead=%b, memWrite=%b, branch=%b, aluOp=%b", v00000189294e3250_0, v00000189294eaad0_0, v00000189294b2fd0_0, v00000189294b2f30_0, v00000189294b3070_0, v00000189294eab70_0, v00000189294eaa30_0 {0 0 0};
    %pushi/vec4 35, 0, 7;
    %store/vec4 v00000189294b3110_0, 0, 7;
    %delay 10000, 0;
    %vpi_call 2 40 "$display", "SW     | regWrite=%b, aluSrc=%b, memToReg=%b, memRead=%b, memWrite=%b, branch=%b, aluOp=%b", v00000189294e3250_0, v00000189294eaad0_0, v00000189294b2fd0_0, v00000189294b2f30_0, v00000189294b3070_0, v00000189294eab70_0, v00000189294eaa30_0 {0 0 0};
    %pushi/vec4 99, 0, 7;
    %store/vec4 v00000189294b3110_0, 0, 7;
    %delay 10000, 0;
    %vpi_call 2 45 "$display", "BEQ    | regWrite=%b, aluSrc=%b, memToReg=%b, memRead=%b, memWrite=%b, branch=%b, aluOp=%b", v00000189294e3250_0, v00000189294eaad0_0, v00000189294b2fd0_0, v00000189294b2f30_0, v00000189294b3070_0, v00000189294eab70_0, v00000189294eaa30_0 {0 0 0};
    %pushi/vec4 127, 0, 7;
    %store/vec4 v00000189294b3110_0, 0, 7;
    %delay 10000, 0;
    %vpi_call 2 50 "$display", "NOP    | regWrite=%b, aluSrc=%b, memToReg=%b, memRead=%b, memWrite=%b, branch=%b, aluOp=%b", v00000189294e3250_0, v00000189294eaad0_0, v00000189294b2fd0_0, v00000189294b2f30_0, v00000189294b3070_0, v00000189294eab70_0, v00000189294eaa30_0 {0 0 0};
    %delay 20000, 0;
    %vpi_call 2 55 "$finish" {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb_control_unit.v";
    "control_unit.v";
