{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1732143245057 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1732143245057 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 20 19:54:04 2024 " "Processing started: Wed Nov 20 19:54:04 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1732143245057 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1732143245057 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ratatouille -c ratatouille " "Command: quartus_map --read_settings_files=on --write_settings_files=off ratatouille -c ratatouille" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1732143245057 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1732143245254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "motores/bloque_adc_controller/altera_up_avalon_adv_adc.v 1 1 " "Found 1 design units, including 1 entities, in source file motores/bloque_adc_controller/altera_up_avalon_adv_adc.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_adv_adc " "Found entity 1: altera_up_avalon_adv_adc" {  } { { "Motores/Bloque_ADC_controller/altera_up_avalon_adv_adc.v" "" { Text "C:/Users/monig/Documents/proyecto_laberinto/Ratatouille/Motores/Bloque_ADC_controller/altera_up_avalon_adv_adc.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732143245288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732143245288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "motores/bloque_adc_controller/adc_adc_mega_0.v 1 1 " "Found 1 design units, including 1 entities, in source file motores/bloque_adc_controller/adc_adc_mega_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc_adc_mega_0 " "Found entity 1: adc_adc_mega_0" {  } { { "Motores/Bloque_ADC_controller/adc_adc_mega_0.v" "" { Text "C:/Users/monig/Documents/proyecto_laberinto/Ratatouille/Motores/Bloque_ADC_controller/adc_adc_mega_0.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732143245288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732143245288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "motores/bloque_adc_controller/adc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file motores/bloque_adc_controller/adc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adc-rtl " "Found design unit 1: adc-rtl" {  } { { "Motores/Bloque_ADC_controller/adc.vhd" "" { Text "C:/Users/monig/Documents/proyecto_laberinto/Ratatouille/Motores/Bloque_ADC_controller/adc.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732143245577 ""} { "Info" "ISGN_ENTITY_NAME" "1 adc " "Found entity 1: adc" {  } { { "Motores/Bloque_ADC_controller/adc.vhd" "" { Text "C:/Users/monig/Documents/proyecto_laberinto/Ratatouille/Motores/Bloque_ADC_controller/adc.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732143245577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732143245577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "motores/temporizador_doble.vhd 2 1 " "Found 2 design units, including 1 entities, in source file motores/temporizador_doble.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 temporizador_doble-Behavioral " "Found design unit 1: temporizador_doble-Behavioral" {  } { { "Motores/temporizador_doble.vhd" "" { Text "C:/Users/monig/Documents/proyecto_laberinto/Ratatouille/Motores/temporizador_doble.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732143245587 ""} { "Info" "ISGN_ENTITY_NAME" "1 temporizador_doble " "Found entity 1: temporizador_doble" {  } { { "Motores/temporizador_doble.vhd" "" { Text "C:/Users/monig/Documents/proyecto_laberinto/Ratatouille/Motores/temporizador_doble.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732143245587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732143245587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "motores/pll1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file motores/pll1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll1-SYN " "Found design unit 1: pll1-SYN" {  } { { "Motores/pll1.vhd" "" { Text "C:/Users/monig/Documents/proyecto_laberinto/Ratatouille/Motores/pll1.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732143245587 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll1 " "Found entity 1: pll1" {  } { { "Motores/pll1.vhd" "" { Text "C:/Users/monig/Documents/proyecto_laberinto/Ratatouille/Motores/pll1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732143245587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732143245587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "motores/motores.vhd 2 1 " "Found 2 design units, including 1 entities, in source file motores/motores.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Motores-BEHAVIOR " "Found design unit 1: Motores-BEHAVIOR" {  } { { "Motores/Motores.vhd" "" { Text "C:/Users/monig/Documents/proyecto_laberinto/Ratatouille/Motores/Motores.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732143245590 ""} { "Info" "ISGN_ENTITY_NAME" "1 Motores " "Found entity 1: Motores" {  } { { "Motores/Motores.vhd" "" { Text "C:/Users/monig/Documents/proyecto_laberinto/Ratatouille/Motores/Motores.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732143245590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732143245590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "motores/generador_prueba.vhd 2 1 " "Found 2 design units, including 1 entities, in source file motores/generador_prueba.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 generador_prueba-Behavioral " "Found design unit 1: generador_prueba-Behavioral" {  } { { "Motores/generador_prueba.vhd" "" { Text "C:/Users/monig/Documents/proyecto_laberinto/Ratatouille/Motores/generador_prueba.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732143245591 ""} { "Info" "ISGN_ENTITY_NAME" "1 generador_prueba " "Found entity 1: generador_prueba" {  } { { "Motores/generador_prueba.vhd" "" { Text "C:/Users/monig/Documents/proyecto_laberinto/Ratatouille/Motores/generador_prueba.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732143245591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732143245591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "motores/control_motores.bdf 1 1 " "Found 1 design units, including 1 entities, in source file motores/control_motores.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Control_Motores " "Found entity 1: Control_Motores" {  } { { "Motores/Control_Motores.bdf" "" { Schematic "C:/Users/monig/Documents/proyecto_laberinto/Ratatouille/Motores/Control_Motores.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732143245592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732143245592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "motores/comparador_izquierda.vhd 2 1 " "Found 2 design units, including 1 entities, in source file motores/comparador_izquierda.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparador_izquierda-behavorial " "Found design unit 1: comparador_izquierda-behavorial" {  } { { "Motores/comparador_izquierda.vhd" "" { Text "C:/Users/monig/Documents/proyecto_laberinto/Ratatouille/Motores/comparador_izquierda.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732143245592 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparador_izquierda " "Found entity 1: comparador_izquierda" {  } { { "Motores/comparador_izquierda.vhd" "" { Text "C:/Users/monig/Documents/proyecto_laberinto/Ratatouille/Motores/comparador_izquierda.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732143245592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732143245592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "motores/comparador_derecha.vhd 2 1 " "Found 2 design units, including 1 entities, in source file motores/comparador_derecha.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparador_derecha-behavorial " "Found design unit 1: comparador_derecha-behavorial" {  } { { "Motores/comparador_derecha.vhd" "" { Text "C:/Users/monig/Documents/proyecto_laberinto/Ratatouille/Motores/comparador_derecha.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732143245596 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparador_derecha " "Found entity 1: comparador_derecha" {  } { { "Motores/comparador_derecha.vhd" "" { Text "C:/Users/monig/Documents/proyecto_laberinto/Ratatouille/Motores/comparador_derecha.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732143245596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732143245596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ubicacion/sumador_3_bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ubicacion/sumador_3_bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sumador_3_bits-Behavioral " "Found design unit 1: sumador_3_bits-Behavioral" {  } { { "Ubicacion/sumador_3_bits.vhd" "" { Text "C:/Users/monig/Documents/proyecto_laberinto/Ratatouille/Ubicacion/sumador_3_bits.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732143245597 ""} { "Info" "ISGN_ENTITY_NAME" "1 sumador_3_bits " "Found entity 1: sumador_3_bits" {  } { { "Ubicacion/sumador_3_bits.vhd" "" { Text "C:/Users/monig/Documents/proyecto_laberinto/Ratatouille/Ubicacion/sumador_3_bits.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732143245597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732143245597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ubicacion/min_vector.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ubicacion/min_vector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Min_Vector-Behavioral " "Found design unit 1: Min_Vector-Behavioral" {  } { { "Ubicacion/Min_Vector.vhd" "" { Text "C:/Users/monig/Documents/proyecto_laberinto/Ratatouille/Ubicacion/Min_Vector.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732143245599 ""} { "Info" "ISGN_ENTITY_NAME" "1 Min_Vector " "Found entity 1: Min_Vector" {  } { { "Ubicacion/Min_Vector.vhd" "" { Text "C:/Users/monig/Documents/proyecto_laberinto/Ratatouille/Ubicacion/Min_Vector.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732143245599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732143245599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ubicacion/matriz_ubicacion.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ubicacion/matriz_ubicacion.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Matriz_ubicacion " "Found entity 1: Matriz_ubicacion" {  } { { "Ubicacion/Matriz_ubicacion.bdf" "" { Schematic "C:/Users/monig/Documents/proyecto_laberinto/Ratatouille/Ubicacion/Matriz_ubicacion.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732143245601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732143245601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ubicacion/elijo_sentido.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ubicacion/elijo_sentido.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 elijo_sentido-Behavioral " "Found design unit 1: elijo_sentido-Behavioral" {  } { { "Ubicacion/elijo_sentido.vhd" "" { Text "C:/Users/monig/Documents/proyecto_laberinto/Ratatouille/Ubicacion/elijo_sentido.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732143245602 ""} { "Info" "ISGN_ENTITY_NAME" "1 elijo_sentido " "Found entity 1: elijo_sentido" {  } { { "Ubicacion/elijo_sentido.vhd" "" { Text "C:/Users/monig/Documents/proyecto_laberinto/Ratatouille/Ubicacion/elijo_sentido.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732143245602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732143245602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ubicacion/celda.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ubicacion/celda.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Celda " "Found entity 1: Celda" {  } { { "Ubicacion/Celda.bdf" "" { Schematic "C:/Users/monig/Documents/proyecto_laberinto/Ratatouille/Ubicacion/Celda.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732143245603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732143245603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ubicacion/busmux_3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ubicacion/busmux_3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 busmux_3-bdf_type " "Found design unit 1: busmux_3-bdf_type" {  } { { "Ubicacion/busmux_3.vhd" "" { Text "C:/Users/monig/Documents/proyecto_laberinto/Ratatouille/Ubicacion/busmux_3.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732143245605 ""} { "Info" "ISGN_ENTITY_NAME" "1 busmux_3 " "Found entity 1: busmux_3" {  } { { "Ubicacion/busmux_3.vhd" "" { Text "C:/Users/monig/Documents/proyecto_laberinto/Ratatouille/Ubicacion/busmux_3.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732143245605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732143245605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ubicacion/busmux_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ubicacion/busmux_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 busmux_2-bdf_type " "Found design unit 1: busmux_2-bdf_type" {  } { { "Ubicacion/busmux_2.vhd" "" { Text "C:/Users/monig/Documents/proyecto_laberinto/Ratatouille/Ubicacion/busmux_2.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732143245606 ""} { "Info" "ISGN_ENTITY_NAME" "1 busmux_2 " "Found entity 1: busmux_2" {  } { { "Ubicacion/busmux_2.vhd" "" { Text "C:/Users/monig/Documents/proyecto_laberinto/Ratatouille/Ubicacion/busmux_2.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732143245606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732143245606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ubicacion/busmux_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ubicacion/busmux_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 busmux_1-bdf_type " "Found design unit 1: busmux_1-bdf_type" {  } { { "Ubicacion/busmux_1.vhd" "" { Text "C:/Users/monig/Documents/proyecto_laberinto/Ratatouille/Ubicacion/busmux_1.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732143245608 ""} { "Info" "ISGN_ENTITY_NAME" "1 busmux_1 " "Found entity 1: busmux_1" {  } { { "Ubicacion/busmux_1.vhd" "" { Text "C:/Users/monig/Documents/proyecto_laberinto/Ratatouille/Ubicacion/busmux_1.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732143245608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732143245608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ubicacion/busmux_0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ubicacion/busmux_0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 busmux_0-bdf_type " "Found design unit 1: busmux_0-bdf_type" {  } { { "Ubicacion/busmux_0.vhd" "" { Text "C:/Users/monig/Documents/proyecto_laberinto/Ratatouille/Ubicacion/busmux_0.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732143245609 ""} { "Info" "ISGN_ENTITY_NAME" "1 busmux_0 " "Found entity 1: busmux_0" {  } { { "Ubicacion/busmux_0.vhd" "" { Text "C:/Users/monig/Documents/proyecto_laberinto/Ratatouille/Ubicacion/busmux_0.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732143245609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732143245609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ubicacion/bit_to_vector.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ubicacion/bit_to_vector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bit_to_vector-Behavioral " "Found design unit 1: bit_to_vector-Behavioral" {  } { { "Ubicacion/bit_to_vector.vhd" "" { Text "C:/Users/monig/Documents/proyecto_laberinto/Ratatouille/Ubicacion/bit_to_vector.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732143245609 ""} { "Info" "ISGN_ENTITY_NAME" "1 bit_to_vector " "Found entity 1: bit_to_vector" {  } { { "Ubicacion/bit_to_vector.vhd" "" { Text "C:/Users/monig/Documents/proyecto_laberinto/Ratatouille/Ubicacion/bit_to_vector.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732143245609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732143245609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ubicacion/decido_accion.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ubicacion/decido_accion.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decido_accion-Behavioral " "Found design unit 1: decido_accion-Behavioral" {  } { { "Ubicacion/decido_accion.vhd" "" { Text "C:/Users/monig/Documents/proyecto_laberinto/Ratatouille/Ubicacion/decido_accion.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732143245612 ""} { "Info" "ISGN_ENTITY_NAME" "1 decido_accion " "Found entity 1: decido_accion" {  } { { "Ubicacion/decido_accion.vhd" "" { Text "C:/Users/monig/Documents/proyecto_laberinto/Ratatouille/Ubicacion/decido_accion.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732143245612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732143245612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ubicacion/sent_actual.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ubicacion/sent_actual.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SENT_ACTUAL-Behavioral " "Found design unit 1: SENT_ACTUAL-Behavioral" {  } { { "Ubicacion/SENT_ACTUAL.vhd" "" { Text "C:/Users/monig/Documents/proyecto_laberinto/Ratatouille/Ubicacion/SENT_ACTUAL.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732143245613 ""} { "Info" "ISGN_ENTITY_NAME" "1 SENT_ACTUAL " "Found entity 1: SENT_ACTUAL" {  } { { "Ubicacion/SENT_ACTUAL.vhd" "" { Text "C:/Users/monig/Documents/proyecto_laberinto/Ratatouille/Ubicacion/SENT_ACTUAL.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732143245613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732143245613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "algoritmo_decision.bdf 1 1 " "Found 1 design units, including 1 entities, in source file algoritmo_decision.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 algoritmo_decision " "Found entity 1: algoritmo_decision" {  } { { "algoritmo_decision.bdf" "" { Schematic "C:/Users/monig/Documents/proyecto_laberinto/Ratatouille/algoritmo_decision.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732143245615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732143245615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ubicacion/latcheo_salida.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ubicacion/latcheo_salida.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 latcheo_salida-Behavioral " "Found design unit 1: latcheo_salida-Behavioral" {  } { { "Ubicacion/latcheo_salida.vhd" "" { Text "C:/Users/monig/Documents/proyecto_laberinto/Ratatouille/Ubicacion/latcheo_salida.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732143245616 ""} { "Info" "ISGN_ENTITY_NAME" "1 latcheo_salida " "Found entity 1: latcheo_salida" {  } { { "Ubicacion/latcheo_salida.vhd" "" { Text "C:/Users/monig/Documents/proyecto_laberinto/Ratatouille/Ubicacion/latcheo_salida.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732143245616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732143245616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ubicacion/dff_fijo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ubicacion/dff_fijo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DFF_fijo-Behavioral " "Found design unit 1: DFF_fijo-Behavioral" {  } { { "Ubicacion/DFF_fijo.vhd" "" { Text "C:/Users/monig/Documents/proyecto_laberinto/Ratatouille/Ubicacion/DFF_fijo.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732143245617 ""} { "Info" "ISGN_ENTITY_NAME" "1 DFF_fijo " "Found entity 1: DFF_fijo" {  } { { "Ubicacion/DFF_fijo.vhd" "" { Text "C:/Users/monig/Documents/proyecto_laberinto/Ratatouille/Ubicacion/DFF_fijo.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732143245617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732143245617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ubicacion/constante_111.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ubicacion/constante_111.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 constante_111-Behavioral " "Found design unit 1: constante_111-Behavioral" {  } { { "Ubicacion/constante_111.vhd" "" { Text "C:/Users/monig/Documents/proyecto_laberinto/Ratatouille/Ubicacion/constante_111.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732143245619 ""} { "Info" "ISGN_ENTITY_NAME" "1 constante_111 " "Found entity 1: constante_111" {  } { { "Ubicacion/constante_111.vhd" "" { Text "C:/Users/monig/Documents/proyecto_laberinto/Ratatouille/Ubicacion/constante_111.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732143245619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732143245619 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Celda " "Elaborating entity \"Celda\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1732143245656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bit_to_vector bit_to_vector:inst1 " "Elaborating entity \"bit_to_vector\" for hierarchy \"bit_to_vector:inst1\"" {  } { { "Ubicacion/Celda.bdf" "inst1" { Schematic "C:/Users/monig/Documents/proyecto_laberinto/Ratatouille/Ubicacion/Celda.bdf" { { 312 736 912 424 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732143245656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DFF_fijo DFF_fijo:inst3 " "Elaborating entity \"DFF_fijo\" for hierarchy \"DFF_fijo:inst3\"" {  } { { "Ubicacion/Celda.bdf" "inst3" { Schematic "C:/Users/monig/Documents/proyecto_laberinto/Ratatouille/Ubicacion/Celda.bdf" { { 240 24 176 352 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732143245656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "latcheo_salida latcheo_salida:inst2 " "Elaborating entity \"latcheo_salida\" for hierarchy \"latcheo_salida:inst2\"" {  } { { "Ubicacion/Celda.bdf" "inst2" { Schematic "C:/Users/monig/Documents/proyecto_laberinto/Ratatouille/Ubicacion/Celda.bdf" { { 120 912 1096 232 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732143245673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sumador_3_bits sumador_3_bits:inst16 " "Elaborating entity \"sumador_3_bits\" for hierarchy \"sumador_3_bits:inst16\"" {  } { { "Ubicacion/Celda.bdf" "inst16" { Schematic "C:/Users/monig/Documents/proyecto_laberinto/Ratatouille/Ubicacion/Celda.bdf" { { 152 736 888 232 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732143245673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Min_Vector Min_Vector:inst " "Elaborating entity \"Min_Vector\" for hierarchy \"Min_Vector:inst\"" {  } { { "Ubicacion/Celda.bdf" "inst" { Schematic "C:/Users/monig/Documents/proyecto_laberinto/Ratatouille/Ubicacion/Celda.bdf" { { 152 464 648 264 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732143245673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX BUSMUX:inst17 " "Elaborating entity \"BUSMUX\" for hierarchy \"BUSMUX:inst17\"" {  } { { "Ubicacion/Celda.bdf" "inst17" { Schematic "C:/Users/monig/Documents/proyecto_laberinto/Ratatouille/Ubicacion/Celda.bdf" { { 136 144 256 224 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732143245673 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BUSMUX:inst17 " "Elaborated megafunction instantiation \"BUSMUX:inst17\"" {  } { { "Ubicacion/Celda.bdf" "" { Schematic "C:/Users/monig/Documents/proyecto_laberinto/Ratatouille/Ubicacion/Celda.bdf" { { 136 144 256 224 "inst17" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1732143245673 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BUSMUX:inst17 " "Instantiated megafunction \"BUSMUX:inst17\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 3 " "Parameter \"WIDTH\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732143245673 ""}  } { { "Ubicacion/Celda.bdf" "" { Schematic "C:/Users/monig/Documents/proyecto_laberinto/Ratatouille/Ubicacion/Celda.bdf" { { 136 144 256 224 "inst17" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1732143245673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux BUSMUX:inst17\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"BUSMUX:inst17\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732143245699 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "BUSMUX:inst17\|lpm_mux:\$00000 BUSMUX:inst17 " "Elaborated megafunction instantiation \"BUSMUX:inst17\|lpm_mux:\$00000\", which is child of megafunction instantiation \"BUSMUX:inst17\"" {  } { { "busmux.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } } { "Ubicacion/Celda.bdf" "" { Schematic "C:/Users/monig/Documents/proyecto_laberinto/Ratatouille/Ubicacion/Celda.bdf" { { 136 144 256 224 "inst17" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732143245700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_9rc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_9rc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_9rc " "Found entity 1: mux_9rc" {  } { { "db/mux_9rc.tdf" "" { Text "C:/Users/monig/Documents/proyecto_laberinto/Ratatouille/db/mux_9rc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732143245735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732143245735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_9rc BUSMUX:inst17\|lpm_mux:\$00000\|mux_9rc:auto_generated " "Elaborating entity \"mux_9rc\" for hierarchy \"BUSMUX:inst17\|lpm_mux:\$00000\|mux_9rc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732143245735 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1732143246083 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1732143246280 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1732143246280 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "83 " "Implemented 83 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "22 " "Implemented 22 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1732143246309 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1732143246309 ""} { "Info" "ICUT_CUT_TM_LCELLS" "54 " "Implemented 54 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1732143246309 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1732143246309 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4632 " "Peak virtual memory: 4632 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1732143246319 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 20 19:54:06 2024 " "Processing ended: Wed Nov 20 19:54:06 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1732143246319 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1732143246319 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1732143246319 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1732143246319 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1732143247154 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1732143247154 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 20 19:54:06 2024 " "Processing started: Wed Nov 20 19:54:06 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1732143247154 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1732143247154 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ratatouille -c ratatouille " "Command: quartus_fit --read_settings_files=off --write_settings_files=off ratatouille -c ratatouille" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1732143247154 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1732143247202 ""}
{ "Info" "0" "" "Project  = ratatouille" {  } {  } 0 0 "Project  = ratatouille" 0 0 "Fitter" 0 0 1732143247202 ""}
{ "Info" "0" "" "Revision = ratatouille" {  } {  } 0 0 "Revision = ratatouille" 0 0 "Fitter" 0 0 1732143247202 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1732143247243 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ratatouille EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"ratatouille\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1732143247246 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1732143247266 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1732143247266 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1732143247266 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1732143247312 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1732143247312 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1732143247469 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1732143247469 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1732143247469 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1732143247469 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/monig/Documents/proyecto_laberinto/Ratatouille/" { { 0 { 0 ""} 0 183 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1732143247469 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/monig/Documents/proyecto_laberinto/Ratatouille/" { { 0 { 0 ""} 0 185 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1732143247469 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/monig/Documents/proyecto_laberinto/Ratatouille/" { { 0 { 0 ""} 0 187 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1732143247469 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/monig/Documents/proyecto_laberinto/Ratatouille/" { { 0 { 0 ""} 0 189 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1732143247469 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/monig/Documents/proyecto_laberinto/Ratatouille/" { { 0 { 0 ""} 0 191 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1732143247469 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1732143247469 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1732143247469 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "29 29 " "No exact pin location assignment(s) for 29 pins of 29 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "muros_ady\[3\] " "Pin muros_ady\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { muros_ady[3] } } } { "Ubicacion/Celda.bdf" "" { Schematic "C:/Users/monig/Documents/proyecto_laberinto/Ratatouille/Ubicacion/Celda.bdf" { { 336 928 1105 352 "muros_ady" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { muros_ady[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/monig/Documents/proyecto_laberinto/Ratatouille/" { { 0 { 0 ""} 0 30 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732143247706 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "muros_ady\[2\] " "Pin muros_ady\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { muros_ady[2] } } } { "Ubicacion/Celda.bdf" "" { Schematic "C:/Users/monig/Documents/proyecto_laberinto/Ratatouille/Ubicacion/Celda.bdf" { { 336 928 1105 352 "muros_ady" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { muros_ady[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/monig/Documents/proyecto_laberinto/Ratatouille/" { { 0 { 0 ""} 0 31 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732143247706 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "muros_ady\[1\] " "Pin muros_ady\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { muros_ady[1] } } } { "Ubicacion/Celda.bdf" "" { Schematic "C:/Users/monig/Documents/proyecto_laberinto/Ratatouille/Ubicacion/Celda.bdf" { { 336 928 1105 352 "muros_ady" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { muros_ady[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/monig/Documents/proyecto_laberinto/Ratatouille/" { { 0 { 0 ""} 0 32 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732143247706 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "muros_ady\[0\] " "Pin muros_ady\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { muros_ady[0] } } } { "Ubicacion/Celda.bdf" "" { Schematic "C:/Users/monig/Documents/proyecto_laberinto/Ratatouille/Ubicacion/Celda.bdf" { { 336 928 1105 352 "muros_ady" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { muros_ady[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/monig/Documents/proyecto_laberinto/Ratatouille/" { { 0 { 0 ""} 0 33 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732143247706 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Peso\[2\] " "Pin Peso\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Peso[2] } } } { "Ubicacion/Celda.bdf" "" { Schematic "C:/Users/monig/Documents/proyecto_laberinto/Ratatouille/Ubicacion/Celda.bdf" { { 144 1160 1336 160 "Peso" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Peso[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/monig/Documents/proyecto_laberinto/Ratatouille/" { { 0 { 0 ""} 0 38 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732143247706 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Peso\[1\] " "Pin Peso\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Peso[1] } } } { "Ubicacion/Celda.bdf" "" { Schematic "C:/Users/monig/Documents/proyecto_laberinto/Ratatouille/Ubicacion/Celda.bdf" { { 144 1160 1336 160 "Peso" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Peso[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/monig/Documents/proyecto_laberinto/Ratatouille/" { { 0 { 0 ""} 0 39 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732143247706 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Peso\[0\] " "Pin Peso\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Peso[0] } } } { "Ubicacion/Celda.bdf" "" { Schematic "C:/Users/monig/Documents/proyecto_laberinto/Ratatouille/Ubicacion/Celda.bdf" { { 144 1160 1336 160 "Peso" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Peso[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/monig/Documents/proyecto_laberinto/Ratatouille/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732143247706 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hab_escrit\[3\] " "Pin hab_escrit\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { hab_escrit[3] } } } { "Ubicacion/Celda.bdf" "" { Schematic "C:/Users/monig/Documents/proyecto_laberinto/Ratatouille/Ubicacion/Celda.bdf" { { 312 -448 -272 328 "hab_escrit" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hab_escrit[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/monig/Documents/proyecto_laberinto/Ratatouille/" { { 0 { 0 ""} 0 34 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732143247706 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Muro_Ad " "Pin Muro_Ad not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Muro_Ad } } } { "Ubicacion/Celda.bdf" "" { Schematic "C:/Users/monig/Documents/proyecto_laberinto/Ratatouille/Ubicacion/Celda.bdf" { { 384 -448 -280 400 "Muro_Ad" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Muro_Ad } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/monig/Documents/proyecto_laberinto/Ratatouille/" { { 0 { 0 ""} 0 55 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732143247706 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLK " "Pin CLK not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { CLK } } } { "Ubicacion/Celda.bdf" "" { Schematic "C:/Users/monig/Documents/proyecto_laberinto/Ratatouille/Ubicacion/Celda.bdf" { { 280 -448 -280 296 "CLK" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/monig/Documents/proyecto_laberinto/Ratatouille/" { { 0 { 0 ""} 0 53 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732143247706 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reset " "Pin Reset not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Reset } } } { "Ubicacion/Celda.bdf" "" { Schematic "C:/Users/monig/Documents/proyecto_laberinto/Ratatouille/Ubicacion/Celda.bdf" { { 352 -448 -280 368 "Reset" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/monig/Documents/proyecto_laberinto/Ratatouille/" { { 0 { 0 ""} 0 54 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732143247706 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hab_escrit\[2\] " "Pin hab_escrit\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { hab_escrit[2] } } } { "Ubicacion/Celda.bdf" "" { Schematic "C:/Users/monig/Documents/proyecto_laberinto/Ratatouille/Ubicacion/Celda.bdf" { { 312 -448 -272 328 "hab_escrit" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hab_escrit[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/monig/Documents/proyecto_laberinto/Ratatouille/" { { 0 { 0 ""} 0 35 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732143247706 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Muro_At " "Pin Muro_At not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Muro_At } } } { "Ubicacion/Celda.bdf" "" { Schematic "C:/Users/monig/Documents/proyecto_laberinto/Ratatouille/Ubicacion/Celda.bdf" { { 416 -448 -280 432 "Muro_At" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Muro_At } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/monig/Documents/proyecto_laberinto/Ratatouille/" { { 0 { 0 ""} 0 56 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732143247706 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hab_escrit\[1\] " "Pin hab_escrit\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { hab_escrit[1] } } } { "Ubicacion/Celda.bdf" "" { Schematic "C:/Users/monig/Documents/proyecto_laberinto/Ratatouille/Ubicacion/Celda.bdf" { { 312 -448 -272 328 "hab_escrit" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hab_escrit[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/monig/Documents/proyecto_laberinto/Ratatouille/" { { 0 { 0 ""} 0 36 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732143247706 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Muro_Der " "Pin Muro_Der not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Muro_Der } } } { "Ubicacion/Celda.bdf" "" { Schematic "C:/Users/monig/Documents/proyecto_laberinto/Ratatouille/Ubicacion/Celda.bdf" { { 448 -448 -280 464 "Muro_Der" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Muro_Der } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/monig/Documents/proyecto_laberinto/Ratatouille/" { { 0 { 0 ""} 0 57 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732143247706 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hab_escrit\[0\] " "Pin hab_escrit\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { hab_escrit[0] } } } { "Ubicacion/Celda.bdf" "" { Schematic "C:/Users/monig/Documents/proyecto_laberinto/Ratatouille/Ubicacion/Celda.bdf" { { 312 -448 -272 328 "hab_escrit" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hab_escrit[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/monig/Documents/proyecto_laberinto/Ratatouille/" { { 0 { 0 ""} 0 37 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732143247706 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Muro_Izq " "Pin Muro_Izq not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Muro_Izq } } } { "Ubicacion/Celda.bdf" "" { Schematic "C:/Users/monig/Documents/proyecto_laberinto/Ratatouille/Ubicacion/Celda.bdf" { { 472 -448 -280 488 "Muro_Izq" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Muro_Izq } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/monig/Documents/proyecto_laberinto/Ratatouille/" { { 0 { 0 ""} 0 58 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732143247706 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Adelante\[2\] " "Pin Adelante\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Adelante[2] } } } { "Ubicacion/Celda.bdf" "" { Schematic "C:/Users/monig/Documents/proyecto_laberinto/Ratatouille/Ubicacion/Celda.bdf" { { 512 -456 -288 528 "Adelante" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Adelante[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/monig/Documents/proyecto_laberinto/Ratatouille/" { { 0 { 0 ""} 0 41 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732143247706 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Atras\[2\] " "Pin Atras\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Atras[2] } } } { "Ubicacion/Celda.bdf" "" { Schematic "C:/Users/monig/Documents/proyecto_laberinto/Ratatouille/Ubicacion/Celda.bdf" { { 552 -456 -288 568 "Atras" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Atras[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/monig/Documents/proyecto_laberinto/Ratatouille/" { { 0 { 0 ""} 0 44 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732143247706 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Izquierda\[2\] " "Pin Izquierda\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Izquierda[2] } } } { "Ubicacion/Celda.bdf" "" { Schematic "C:/Users/monig/Documents/proyecto_laberinto/Ratatouille/Ubicacion/Celda.bdf" { { 624 -456 -288 640 "Izquierda" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Izquierda[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/monig/Documents/proyecto_laberinto/Ratatouille/" { { 0 { 0 ""} 0 50 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732143247706 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Derecha\[2\] " "Pin Derecha\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Derecha[2] } } } { "Ubicacion/Celda.bdf" "" { Schematic "C:/Users/monig/Documents/proyecto_laberinto/Ratatouille/Ubicacion/Celda.bdf" { { 592 -456 -288 608 "Derecha" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Derecha[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/monig/Documents/proyecto_laberinto/Ratatouille/" { { 0 { 0 ""} 0 47 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732143247706 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Adelante\[1\] " "Pin Adelante\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Adelante[1] } } } { "Ubicacion/Celda.bdf" "" { Schematic "C:/Users/monig/Documents/proyecto_laberinto/Ratatouille/Ubicacion/Celda.bdf" { { 512 -456 -288 528 "Adelante" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Adelante[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/monig/Documents/proyecto_laberinto/Ratatouille/" { { 0 { 0 ""} 0 42 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732143247706 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Adelante\[0\] " "Pin Adelante\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Adelante[0] } } } { "Ubicacion/Celda.bdf" "" { Schematic "C:/Users/monig/Documents/proyecto_laberinto/Ratatouille/Ubicacion/Celda.bdf" { { 512 -456 -288 528 "Adelante" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Adelante[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/monig/Documents/proyecto_laberinto/Ratatouille/" { { 0 { 0 ""} 0 43 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732143247706 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Izquierda\[0\] " "Pin Izquierda\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Izquierda[0] } } } { "Ubicacion/Celda.bdf" "" { Schematic "C:/Users/monig/Documents/proyecto_laberinto/Ratatouille/Ubicacion/Celda.bdf" { { 624 -456 -288 640 "Izquierda" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Izquierda[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/monig/Documents/proyecto_laberinto/Ratatouille/" { { 0 { 0 ""} 0 52 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732143247706 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Izquierda\[1\] " "Pin Izquierda\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Izquierda[1] } } } { "Ubicacion/Celda.bdf" "" { Schematic "C:/Users/monig/Documents/proyecto_laberinto/Ratatouille/Ubicacion/Celda.bdf" { { 624 -456 -288 640 "Izquierda" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Izquierda[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/monig/Documents/proyecto_laberinto/Ratatouille/" { { 0 { 0 ""} 0 51 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732143247706 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Atras\[0\] " "Pin Atras\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Atras[0] } } } { "Ubicacion/Celda.bdf" "" { Schematic "C:/Users/monig/Documents/proyecto_laberinto/Ratatouille/Ubicacion/Celda.bdf" { { 552 -456 -288 568 "Atras" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Atras[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/monig/Documents/proyecto_laberinto/Ratatouille/" { { 0 { 0 ""} 0 46 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732143247706 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Atras\[1\] " "Pin Atras\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Atras[1] } } } { "Ubicacion/Celda.bdf" "" { Schematic "C:/Users/monig/Documents/proyecto_laberinto/Ratatouille/Ubicacion/Celda.bdf" { { 552 -456 -288 568 "Atras" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Atras[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/monig/Documents/proyecto_laberinto/Ratatouille/" { { 0 { 0 ""} 0 45 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732143247706 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Derecha\[0\] " "Pin Derecha\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Derecha[0] } } } { "Ubicacion/Celda.bdf" "" { Schematic "C:/Users/monig/Documents/proyecto_laberinto/Ratatouille/Ubicacion/Celda.bdf" { { 592 -456 -288 608 "Derecha" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Derecha[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/monig/Documents/proyecto_laberinto/Ratatouille/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732143247706 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Derecha\[1\] " "Pin Derecha\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Derecha[1] } } } { "Ubicacion/Celda.bdf" "" { Schematic "C:/Users/monig/Documents/proyecto_laberinto/Ratatouille/Ubicacion/Celda.bdf" { { 592 -456 -288 608 "Derecha" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Derecha[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/monig/Documents/proyecto_laberinto/Ratatouille/" { { 0 { 0 ""} 0 48 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732143247706 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1732143247706 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ratatouille.sdc " "Synopsys Design Constraints File file not found: 'ratatouille.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1732143247832 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1732143247832 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1732143247832 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1732143247832 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1732143247832 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node CLK~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1732143247851 ""}  } { { "Ubicacion/Celda.bdf" "" { Schematic "C:/Users/monig/Documents/proyecto_laberinto/Ratatouille/Ubicacion/Celda.bdf" { { 280 -448 -280 296 "CLK" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/monig/Documents/proyecto_laberinto/Ratatouille/" { { 0 { 0 ""} 0 159 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1732143247851 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Reset~input (placed in PIN M2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node Reset~input (placed in PIN M2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1732143247851 ""}  } { { "Ubicacion/Celda.bdf" "" { Schematic "C:/Users/monig/Documents/proyecto_laberinto/Ratatouille/Ubicacion/Celda.bdf" { { 352 -448 -280 368 "Reset" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reset~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/monig/Documents/proyecto_laberinto/Ratatouille/" { { 0 { 0 ""} 0 160 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1732143247851 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1732143248007 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1732143248007 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1732143248007 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1732143248007 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1732143248023 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1732143248023 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1732143248023 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1732143248023 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1732143248023 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1732143248023 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1732143248023 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "27 unused 2.5V 20 7 0 " "Number of I/O pins in group: 27 (unused VREF, 2.5V VCCIO, 20 input, 7 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1732143248023 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1732143248023 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1732143248023 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 9 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  9 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1732143248023 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 15 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  15 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1732143248023 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 25 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1732143248023 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 20 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1732143248023 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 18 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  18 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1732143248023 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 12 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1732143248023 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 24 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1732143248023 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 24 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1732143248023 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1732143248023 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1732143248023 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_CS_N " "Node \"ADC_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1732143248039 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DIN " "Node \"ADC_DIN\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_DIN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1732143248039 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DOUT " "Node \"ADC_DOUT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_DOUT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1732143248039 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_SCLK " "Node \"ADC_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1732143248039 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MD0 " "Node \"MD0\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MD0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1732143248039 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MD1 " "Node \"MD1\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MD1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1732143248039 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MI0 " "Node \"MI0\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MI0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1732143248039 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MI1 " "Node \"MI1\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MI1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1732143248039 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VELD " "Node \"VELD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VELD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1732143248039 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VELI " "Node \"VELI\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VELI" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1732143248039 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "areset " "Node \"areset\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "areset" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1732143248039 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "inclk0 " "Node \"inclk0\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "inclk0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1732143248039 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1732143248039 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1732143248039 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1732143248890 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1732143248937 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1732143248937 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1732143249298 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1732143249298 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1732143249486 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X43_Y23 X53_Y34 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X43_Y23 to location X53_Y34" {  } { { "loc" "" { Generic "C:/Users/monig/Documents/proyecto_laberinto/Ratatouille/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X43_Y23 to location X53_Y34"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X43_Y23 to location X53_Y34"} 43 23 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1732143249951 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1732143249951 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1732143250535 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1732143250543 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1732143250543 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.09 " "Total time spent on timing analysis during the Fitter is 0.09 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1732143250545 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1732143250577 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1732143250687 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1732143250722 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1732143250800 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1732143251005 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1732143251208 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/monig/Documents/proyecto_laberinto/Ratatouille/output_files/ratatouille.fit.smsg " "Generated suppressed messages file C:/Users/monig/Documents/proyecto_laberinto/Ratatouille/output_files/ratatouille.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1732143251256 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 19 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4933 " "Peak virtual memory: 4933 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1732143251430 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 20 19:54:11 2024 " "Processing ended: Wed Nov 20 19:54:11 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1732143251430 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1732143251430 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1732143251430 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1732143251430 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1732143252158 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1732143252158 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 20 19:54:12 2024 " "Processing started: Wed Nov 20 19:54:12 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1732143252158 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1732143252158 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off ratatouille -c ratatouille " "Command: quartus_asm --read_settings_files=off --write_settings_files=off ratatouille -c ratatouille" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1732143252158 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1732143252750 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1732143252777 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4544 " "Peak virtual memory: 4544 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1732143252950 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 20 19:54:12 2024 " "Processing ended: Wed Nov 20 19:54:12 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1732143252950 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1732143252950 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1732143252950 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1732143252950 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1732143253505 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1732143253787 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1732143253787 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 20 19:54:13 2024 " "Processing started: Wed Nov 20 19:54:13 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1732143253787 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1732143253787 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta ratatouille -c ratatouille " "Command: quartus_sta ratatouille -c ratatouille" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1732143253787 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1732143253849 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1732143253928 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1732143253928 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1732143253959 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1732143253959 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ratatouille.sdc " "Synopsys Design Constraints File file not found: 'ratatouille.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1732143254084 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1732143254084 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK CLK " "create_clock -period 1.000 -name CLK CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1732143254100 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1732143254100 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1732143254178 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1732143254178 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1732143254178 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1732143254194 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1732143254201 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1732143254201 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.171 " "Worst-case setup slack is -3.171" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732143254203 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732143254203 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.171       -10.614 CLK  " "   -3.171       -10.614 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732143254203 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1732143254203 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.358 " "Worst-case hold slack is 0.358" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732143254203 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732143254203 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.358         0.000 CLK  " "    0.358         0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732143254203 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1732143254203 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1732143254205 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1732143254207 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732143254209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732143254209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -10.000 CLK  " "   -3.000       -10.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732143254209 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1732143254209 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1732143254226 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1732143254241 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1732143254492 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1732143254508 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1732143254508 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1732143254508 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.729 " "Worst-case setup slack is -2.729" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732143254508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732143254508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.729        -9.001 CLK  " "   -2.729        -9.001 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732143254508 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1732143254508 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.312 " "Worst-case hold slack is 0.312" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732143254508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732143254508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.312         0.000 CLK  " "    0.312         0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732143254508 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1732143254508 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1732143254523 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1732143254523 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732143254523 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732143254523 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -10.000 CLK  " "   -3.000       -10.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732143254523 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1732143254523 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1732143254539 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1732143254617 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1732143254617 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1732143254617 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.338 " "Worst-case setup slack is -1.338" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732143254633 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732143254633 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.338        -3.792 CLK  " "   -1.338        -3.792 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732143254633 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1732143254633 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.187 " "Worst-case hold slack is 0.187" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732143254633 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732143254633 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187         0.000 CLK  " "    0.187         0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732143254633 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1732143254633 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1732143254633 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1732143254633 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732143254633 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732143254633 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -10.468 CLK  " "   -3.000       -10.468 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732143254633 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1732143254633 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1732143254851 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1732143254851 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4619 " "Peak virtual memory: 4619 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1732143254899 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 20 19:54:14 2024 " "Processing ended: Wed Nov 20 19:54:14 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1732143254899 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1732143254899 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1732143254899 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1732143254899 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1732143255667 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1732143255669 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 20 19:54:15 2024 " "Processing started: Wed Nov 20 19:54:15 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1732143255669 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1732143255669 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off ratatouille -c ratatouille " "Command: quartus_eda --read_settings_files=off --write_settings_files=off ratatouille -c ratatouille" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1732143255669 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ratatouille.vo C:/Users/monig/Documents/proyecto_laberinto/Ratatouille/simulation/modelsim/ simulation " "Generated file ratatouille.vo in folder \"C:/Users/monig/Documents/proyecto_laberinto/Ratatouille/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1732143255838 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4518 " "Peak virtual memory: 4518 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1732143255871 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 20 19:54:15 2024 " "Processing ended: Wed Nov 20 19:54:15 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1732143255871 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1732143255871 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1732143255871 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1732143255871 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 25 s " "Quartus II Full Compilation was successful. 0 errors, 25 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1732143256437 ""}
