#! /usr/bin/vvp
:ivl_version "12.0 (stable)" "(v12_0-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/ivl/system.vpi";
:vpi_module "/usr/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/ivl/va_math.vpi";
S_0x5d7da882d0b0 .scope module, "testMultiplier" "testMultiplier" 2 3;
 .timescale -9 -12;
v0x5d7da8892d30_0 .var "Clock", 0 0;
v0x5d7da8892df0_0 .net "Done", 0 0, v0x5d7da8891870_0;  1 drivers
v0x5d7da8892f00_0 .var "Multiplicand", 3 0;
v0x5d7da8892fa0_0 .var "Multiplier", 3 0;
v0x5d7da8893040_0 .net "Product", 7 0, L_0x5d7da88a6ae0;  1 drivers
v0x5d7da8893130_0 .var "Reset", 0 0;
v0x5d7da8893220_0 .var "Start", 0 0;
E_0x5d7da883ff20 .event anyedge, v0x5d7da8891870_0;
S_0x5d7da886ef00 .scope module, "uut" "multiplier" 2 15, 3 107 0, S_0x5d7da882d0b0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "Product";
    .port_info 1 /INPUT 4 "Multiplicand";
    .port_info 2 /INPUT 4 "Multiplier";
    .port_info 3 /INPUT 1 "Start";
    .port_info 4 /INPUT 1 "Reset";
    .port_info 5 /INPUT 1 "Clock";
    .port_info 6 /OUTPUT 1 "Done";
v0x5d7da8891c10_0 .net "A", 3 0, L_0x5d7da8893ef0;  1 drivers
v0x5d7da8891d10_0 .net "AS", 0 0, v0x5d7da8891050_0;  1 drivers
v0x5d7da8891dd0_0 .net "Clock", 0 0, v0x5d7da8892d30_0;  1 drivers
v0x5d7da8891f00_0 .net "Done", 0 0, v0x5d7da8891870_0;  alias, 1 drivers
v0x5d7da8891fd0_0 .net "LA0", 0 0, v0x5d7da8891110_0;  1 drivers
v0x5d7da88920c0_0 .net "LA1", 0 0, v0x5d7da88911b0_0;  1 drivers
v0x5d7da88921b0_0 .net "LM", 0 0, v0x5d7da8891250_0;  1 drivers
v0x5d7da88922a0_0 .net "LQ0", 0 0, v0x5d7da88912f0_0;  1 drivers
v0x5d7da8892390_0 .net "LQ1", 0 0, v0x5d7da88913e0_0;  1 drivers
v0x5d7da88924c0_0 .net "M", 3 0, L_0x5d7da8893310;  1 drivers
v0x5d7da8892560_0 .net "Multiplicand", 3 0, v0x5d7da8892f00_0;  1 drivers
v0x5d7da8892620_0 .net "Multiplier", 3 0, v0x5d7da8892fa0_0;  1 drivers
v0x5d7da8892700_0 .net "Product", 7 0, L_0x5d7da88a6ae0;  alias, 1 drivers
v0x5d7da88927e0_0 .net "Q", 3 0, L_0x5d7da88937a0;  1 drivers
v0x5d7da88928c0_0 .net "Qm1", 0 0, v0x5d7da888dd00_0;  1 drivers
v0x5d7da88929b0_0 .net "Reset", 0 0, v0x5d7da8893130_0;  1 drivers
v0x5d7da8892a50_0 .net "Start", 0 0, v0x5d7da8893220_0;  1 drivers
v0x5d7da8892af0_0 .net "co", 0 0, L_0x5d7da88945a0;  1 drivers
v0x5d7da8892b90_0 .net "sum", 3 0, L_0x5d7da88a6040;  1 drivers
L_0x5d7da8893310 .concat8 [ 1 1 1 1], v0x5d7da888c8b0_0, v0x5d7da888c970_0, v0x5d7da888ca30_0, v0x5d7da888caf0_0;
L_0x5d7da8893410 .part v0x5d7da8892f00_0, 3, 1;
L_0x5d7da8893530 .part v0x5d7da8892f00_0, 2, 1;
L_0x5d7da88935d0 .part v0x5d7da8892f00_0, 1, 1;
L_0x5d7da88936d0 .part v0x5d7da8892f00_0, 0, 1;
L_0x5d7da88937a0 .concat8 [ 1 1 1 1], v0x5d7da888d970_0, v0x5d7da888da30_0, v0x5d7da888db80_0, v0x5d7da888dc40_0;
L_0x5d7da88939a0 .part v0x5d7da8892fa0_0, 3, 1;
L_0x5d7da8893a40 .part v0x5d7da8892fa0_0, 2, 1;
L_0x5d7da8893b30 .part v0x5d7da8892fa0_0, 1, 1;
L_0x5d7da8893c90 .part v0x5d7da8892fa0_0, 0, 1;
L_0x5d7da8893dc0 .part L_0x5d7da8893ef0, 0, 1;
L_0x5d7da8893ef0 .concat8 [ 1 1 1 1], v0x5d7da888baf0_0, v0x5d7da888bbb0_0, v0x5d7da888bc70_0, v0x5d7da888bd30_0;
L_0x5d7da88940c0 .part L_0x5d7da88a6040, 3, 1;
L_0x5d7da88941c0 .part L_0x5d7da88a6040, 2, 1;
L_0x5d7da8894310 .part L_0x5d7da88a6040, 1, 1;
L_0x5d7da88943b0 .part L_0x5d7da88a6040, 0, 1;
L_0x5d7da88a6040 .concat8 [ 1 1 1 1], L_0x5d7da8894990, L_0x5d7da8894800, L_0x5d7da8894760, L_0x5d7da8894640;
L_0x5d7da88a6220 .part L_0x5d7da8893ef0, 3, 1;
L_0x5d7da88a6360 .part L_0x5d7da8893ef0, 2, 1;
L_0x5d7da88a6400 .part L_0x5d7da8893ef0, 1, 1;
L_0x5d7da88a62c0 .part L_0x5d7da8893ef0, 0, 1;
L_0x5d7da88a6550 .part L_0x5d7da8893310, 3, 1;
L_0x5d7da88a66b0 .part L_0x5d7da8893310, 2, 1;
L_0x5d7da88a6750 .part L_0x5d7da8893310, 1, 1;
L_0x5d7da88a68c0 .part L_0x5d7da8893310, 0, 1;
L_0x5d7da88a6960 .part L_0x5d7da88937a0, 0, 1;
L_0x5d7da88a6ae0 .concat [ 4 4 0 0], L_0x5d7da88937a0, L_0x5d7da8893ef0;
S_0x5d7da88600d0 .scope module, "A_reg" "rega" 3 123, 3 32 0, S_0x5d7da886ef00;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Q3";
    .port_info 1 /OUTPUT 1 "Q2";
    .port_info 2 /OUTPUT 1 "Q1";
    .port_info 3 /OUTPUT 1 "Q0";
    .port_info 4 /INPUT 1 "D3";
    .port_info 5 /INPUT 1 "D2";
    .port_info 6 /INPUT 1 "D1";
    .port_info 7 /INPUT 1 "D0";
    .port_info 8 /INPUT 1 "clock";
    .port_info 9 /INPUT 1 "C1";
    .port_info 10 /INPUT 1 "C0";
P_0x5d7da886f6f0 .param/l "HOLD" 0 3 36, C4<11>;
P_0x5d7da886f730 .param/l "LOAD" 0 3 36, C4<00>;
P_0x5d7da886f770 .param/l "RST" 0 3 36, C4<01>;
P_0x5d7da886f7b0 .param/l "SHIFT" 0 3 36, C4<10>;
v0x5d7da8870850_0 .net "C0", 0 0, v0x5d7da8891110_0;  alias, 1 drivers
v0x5d7da882b160_0 .net "C1", 0 0, v0x5d7da88911b0_0;  alias, 1 drivers
v0x5d7da888b7c0_0 .net "D0", 0 0, L_0x5d7da88943b0;  1 drivers
v0x5d7da888b860_0 .net "D1", 0 0, L_0x5d7da8894310;  1 drivers
v0x5d7da888b920_0 .net "D2", 0 0, L_0x5d7da88941c0;  1 drivers
v0x5d7da888ba30_0 .net "D3", 0 0, L_0x5d7da88940c0;  1 drivers
v0x5d7da888baf0_0 .var "Q0", 0 0;
v0x5d7da888bbb0_0 .var "Q1", 0 0;
v0x5d7da888bc70_0 .var "Q2", 0 0;
v0x5d7da888bd30_0 .var "Q3", 0 0;
L_0x76fcb18cd018 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x5d7da888bdf0_0 .net/2u *"_ivl_2", 1 0, L_0x76fcb18cd018;  1 drivers
v0x5d7da888bed0_0 .net "clock", 0 0, v0x5d7da8892d30_0;  alias, 1 drivers
E_0x5d7da88404a0 .event posedge, L_0x76fcb18cd018, v0x5d7da888bed0_0;
S_0x5d7da888c0f0 .scope module, "M_reg" "regm" 3 115, 3 3 0, S_0x5d7da886ef00;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Q3";
    .port_info 1 /OUTPUT 1 "Q2";
    .port_info 2 /OUTPUT 1 "Q1";
    .port_info 3 /OUTPUT 1 "Q0";
    .port_info 4 /INPUT 1 "D3";
    .port_info 5 /INPUT 1 "D2";
    .port_info 6 /INPUT 1 "D1";
    .port_info 7 /INPUT 1 "D0";
    .port_info 8 /INPUT 1 "clock";
    .port_info 9 /INPUT 1 "C0";
P_0x5d7da8871ea0 .param/l "Hold" 0 3 7, C4<0>;
P_0x5d7da8871ee0 .param/l "Load" 0 3 7, C4<1>;
v0x5d7da888c4a0_0 .net "C0", 0 0, v0x5d7da8891250_0;  alias, 1 drivers
v0x5d7da888c580_0 .net "D0", 0 0, L_0x5d7da88936d0;  1 drivers
v0x5d7da888c640_0 .net "D1", 0 0, L_0x5d7da88935d0;  1 drivers
v0x5d7da888c6e0_0 .net "D2", 0 0, L_0x5d7da8893530;  1 drivers
v0x5d7da888c7a0_0 .net "D3", 0 0, L_0x5d7da8893410;  1 drivers
v0x5d7da888c8b0_0 .var "Q0", 0 0;
v0x5d7da888c970_0 .var "Q1", 0 0;
v0x5d7da888ca30_0 .var "Q2", 0 0;
v0x5d7da888caf0_0 .var "Q3", 0 0;
v0x5d7da888cc40_0 .net "clock", 0 0, v0x5d7da8892d30_0;  alias, 1 drivers
E_0x5d7da881a230 .event posedge, v0x5d7da888bed0_0;
S_0x5d7da888ce60 .scope module, "Q_reg" "regq" 3 119, 3 17 0, S_0x5d7da886ef00;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Q3";
    .port_info 1 /OUTPUT 1 "Q2";
    .port_info 2 /OUTPUT 1 "Q1";
    .port_info 3 /OUTPUT 1 "Q0";
    .port_info 4 /OUTPUT 1 "Qm1";
    .port_info 5 /INPUT 1 "D3";
    .port_info 6 /INPUT 1 "D2";
    .port_info 7 /INPUT 1 "D1";
    .port_info 8 /INPUT 1 "D0";
    .port_info 9 /INPUT 1 "A0";
    .port_info 10 /INPUT 1 "clock";
    .port_info 11 /INPUT 1 "C1";
    .port_info 12 /INPUT 1 "C0";
P_0x5d7da888cff0 .param/l "Hold" 0 3 21, C4<11>;
P_0x5d7da888d030 .param/l "Load" 0 3 21, C4<00>;
P_0x5d7da888d070 .param/l "Reset" 0 3 21, C4<01>;
P_0x5d7da888d0b0 .param/l "Shift" 0 3 21, C4<10>;
v0x5d7da888d400_0 .net "A0", 0 0, L_0x5d7da8893dc0;  1 drivers
v0x5d7da888d4c0_0 .net "C0", 0 0, v0x5d7da88912f0_0;  alias, 1 drivers
v0x5d7da888d580_0 .net "C1", 0 0, v0x5d7da88913e0_0;  alias, 1 drivers
v0x5d7da888d620_0 .net "D0", 0 0, L_0x5d7da8893c90;  1 drivers
v0x5d7da888d6e0_0 .net "D1", 0 0, L_0x5d7da8893b30;  1 drivers
v0x5d7da888d7f0_0 .net "D2", 0 0, L_0x5d7da8893a40;  1 drivers
v0x5d7da888d8b0_0 .net "D3", 0 0, L_0x5d7da88939a0;  1 drivers
v0x5d7da888d970_0 .var "Q0", 0 0;
v0x5d7da888da30_0 .var "Q1", 0 0;
v0x5d7da888db80_0 .var "Q2", 0 0;
v0x5d7da888dc40_0 .var "Q3", 0 0;
v0x5d7da888dd00_0 .var "Qm1", 0 0;
v0x5d7da888ddc0_0 .net "clock", 0 0, v0x5d7da8892d30_0;  alias, 1 drivers
S_0x5d7da888e000 .scope module, "addsub_unit" "addsub" 3 127, 3 48 0, S_0x5d7da886ef00;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "co";
    .port_info 1 /OUTPUT 1 "r3";
    .port_info 2 /OUTPUT 1 "r2";
    .port_info 3 /OUTPUT 1 "r1";
    .port_info 4 /OUTPUT 1 "r0";
    .port_info 5 /INPUT 1 "a3";
    .port_info 6 /INPUT 1 "a2";
    .port_info 7 /INPUT 1 "a1";
    .port_info 8 /INPUT 1 "a0";
    .port_info 9 /INPUT 1 "b3";
    .port_info 10 /INPUT 1 "b2";
    .port_info 11 /INPUT 1 "b1";
    .port_info 12 /INPUT 1 "b0";
    .port_info 13 /INPUT 1 "control";
L_0x76fcb18cd0a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5d7da888e340_0 .net/2u *"_ivl_10", 31 0, L_0x76fcb18cd0a8;  1 drivers
v0x5d7da888e440_0 .net *"_ivl_12", 0 0, L_0x5d7da88a4be0;  1 drivers
v0x5d7da888e500_0 .net *"_ivl_14", 3 0, L_0x5d7da88a4d50;  1 drivers
v0x5d7da888e5c0_0 .net *"_ivl_16", 4 0, L_0x5d7da88a4f00;  1 drivers
L_0x76fcb18cd0f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5d7da888e6a0_0 .net *"_ivl_19", 0 0, L_0x76fcb18cd0f0;  1 drivers
v0x5d7da888e7d0_0 .net *"_ivl_20", 3 0, L_0x5d7da88a5070;  1 drivers
v0x5d7da888e8b0_0 .net *"_ivl_22", 4 0, L_0x5d7da88a5260;  1 drivers
L_0x76fcb18cd138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5d7da888e990_0 .net *"_ivl_25", 0 0, L_0x76fcb18cd138;  1 drivers
v0x5d7da888ea70_0 .net *"_ivl_26", 4 0, L_0x5d7da88a53d0;  1 drivers
v0x5d7da888ebe0_0 .net *"_ivl_28", 3 0, L_0x5d7da88a5580;  1 drivers
v0x5d7da888ecc0_0 .net *"_ivl_30", 4 0, L_0x5d7da88a5760;  1 drivers
L_0x76fcb18cd180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5d7da888eda0_0 .net *"_ivl_33", 0 0, L_0x76fcb18cd180;  1 drivers
v0x5d7da888ee80_0 .net *"_ivl_34", 3 0, L_0x5d7da88a5920;  1 drivers
v0x5d7da888ef60_0 .net *"_ivl_36", 4 0, L_0x5d7da88a5b00;  1 drivers
L_0x76fcb18cd1c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5d7da888f040_0 .net *"_ivl_39", 0 0, L_0x76fcb18cd1c8;  1 drivers
v0x5d7da888f120_0 .net *"_ivl_40", 4 0, L_0x5d7da88a5cd0;  1 drivers
v0x5d7da888f200_0 .net *"_ivl_42", 4 0, L_0x5d7da88a5e10;  1 drivers
v0x5d7da888f3f0_0 .net *"_ivl_6", 31 0, L_0x5d7da8894a60;  1 drivers
L_0x76fcb18cd060 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5d7da888f4d0_0 .net *"_ivl_9", 30 0, L_0x76fcb18cd060;  1 drivers
v0x5d7da888f5b0_0 .net "a0", 0 0, L_0x5d7da88a62c0;  1 drivers
v0x5d7da888f670_0 .net "a1", 0 0, L_0x5d7da88a6400;  1 drivers
v0x5d7da888f730_0 .net "a2", 0 0, L_0x5d7da88a6360;  1 drivers
v0x5d7da888f7f0_0 .net "a3", 0 0, L_0x5d7da88a6220;  1 drivers
v0x5d7da888f8b0_0 .net "b0", 0 0, L_0x5d7da88a68c0;  1 drivers
v0x5d7da888f970_0 .net "b1", 0 0, L_0x5d7da88a6750;  1 drivers
v0x5d7da888fa30_0 .net "b2", 0 0, L_0x5d7da88a66b0;  1 drivers
v0x5d7da888faf0_0 .net "b3", 0 0, L_0x5d7da88a6550;  1 drivers
v0x5d7da888fbb0_0 .net "co", 0 0, L_0x5d7da88945a0;  alias, 1 drivers
v0x5d7da888fc70_0 .net "control", 0 0, v0x5d7da8891050_0;  alias, 1 drivers
v0x5d7da888fd30_0 .net "r0", 0 0, L_0x5d7da8894990;  1 drivers
v0x5d7da888fdf0_0 .net "r1", 0 0, L_0x5d7da8894800;  1 drivers
v0x5d7da888feb0_0 .net "r2", 0 0, L_0x5d7da8894760;  1 drivers
v0x5d7da888ff70_0 .net "r3", 0 0, L_0x5d7da8894640;  1 drivers
L_0x5d7da88945a0 .part L_0x5d7da88a5e10, 4, 1;
L_0x5d7da8894640 .part L_0x5d7da88a5e10, 3, 1;
L_0x5d7da8894760 .part L_0x5d7da88a5e10, 2, 1;
L_0x5d7da8894800 .part L_0x5d7da88a5e10, 1, 1;
L_0x5d7da8894990 .part L_0x5d7da88a5e10, 0, 1;
L_0x5d7da8894a60 .concat [ 1 31 0 0], v0x5d7da8891050_0, L_0x76fcb18cd060;
L_0x5d7da88a4be0 .cmp/eq 32, L_0x5d7da8894a60, L_0x76fcb18cd0a8;
L_0x5d7da88a4d50 .concat [ 1 1 1 1], L_0x5d7da88a62c0, L_0x5d7da88a6400, L_0x5d7da88a6360, L_0x5d7da88a6220;
L_0x5d7da88a4f00 .concat [ 4 1 0 0], L_0x5d7da88a4d50, L_0x76fcb18cd0f0;
L_0x5d7da88a5070 .concat [ 1 1 1 1], L_0x5d7da88a68c0, L_0x5d7da88a6750, L_0x5d7da88a66b0, L_0x5d7da88a6550;
L_0x5d7da88a5260 .concat [ 4 1 0 0], L_0x5d7da88a5070, L_0x76fcb18cd138;
L_0x5d7da88a53d0 .arith/sum 5, L_0x5d7da88a4f00, L_0x5d7da88a5260;
L_0x5d7da88a5580 .concat [ 1 1 1 1], L_0x5d7da88a62c0, L_0x5d7da88a6400, L_0x5d7da88a6360, L_0x5d7da88a6220;
L_0x5d7da88a5760 .concat [ 4 1 0 0], L_0x5d7da88a5580, L_0x76fcb18cd180;
L_0x5d7da88a5920 .concat [ 1 1 1 1], L_0x5d7da88a68c0, L_0x5d7da88a6750, L_0x5d7da88a66b0, L_0x5d7da88a6550;
L_0x5d7da88a5b00 .concat [ 4 1 0 0], L_0x5d7da88a5920, L_0x76fcb18cd1c8;
L_0x5d7da88a5cd0 .arith/sub 5, L_0x5d7da88a5760, L_0x5d7da88a5b00;
L_0x5d7da88a5e10 .functor MUXZ 5, L_0x5d7da88a5cd0, L_0x5d7da88a53d0, L_0x5d7da88a4be0, C4<>;
S_0x5d7da8890400 .scope module, "controller" "FSM" 3 133, 3 55 0, S_0x5d7da886ef00;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "LM";
    .port_info 1 /OUTPUT 1 "LA0";
    .port_info 2 /OUTPUT 1 "LA1";
    .port_info 3 /OUTPUT 1 "LQ0";
    .port_info 4 /OUTPUT 1 "LQ1";
    .port_info 5 /OUTPUT 1 "AS";
    .port_info 6 /OUTPUT 1 "done";
    .port_info 7 /INPUT 1 "clock";
    .port_info 8 /INPUT 1 "Qm1";
    .port_info 9 /INPUT 1 "Q0";
    .port_info 10 /INPUT 1 "start";
    .port_info 11 /INPUT 1 "reset";
P_0x5d7da88905e0 .param/l "Add" 0 3 63, C4<0>;
P_0x5d7da8890620 .param/l "HD" 0 3 63, C4<0>;
P_0x5d7da8890660 .param/l "HOLD" 0 3 62, C4<11>;
P_0x5d7da88906a0 .param/l "LD" 0 3 63, C4<1>;
P_0x5d7da88906e0 .param/l "LOAD" 0 3 62, C4<00>;
P_0x5d7da8890720 .param/l "RESETCTRL" 0 3 62, C4<01>;
P_0x5d7da8890760 .param/l "SHIFT" 0 3 62, C4<10>;
P_0x5d7da88907a0 .param/l "Sub" 0 3 63, C4<1>;
P_0x5d7da88907e0 .param/l "s0" 0 3 61, C4<000>;
P_0x5d7da8890820 .param/l "s1" 0 3 61, C4<001>;
P_0x5d7da8890860 .param/l "s2" 0 3 61, C4<010>;
P_0x5d7da88908a0 .param/l "s3" 0 3 61, C4<011>;
P_0x5d7da88908e0 .param/l "s4" 0 3 61, C4<100>;
v0x5d7da8891050_0 .var "AS", 0 0;
v0x5d7da8891110_0 .var "LA0", 0 0;
v0x5d7da88911b0_0 .var "LA1", 0 0;
v0x5d7da8891250_0 .var "LM", 0 0;
v0x5d7da88912f0_0 .var "LQ0", 0 0;
v0x5d7da88913e0_0 .var "LQ1", 0 0;
v0x5d7da8891480_0 .var "NEXT_STATE", 2 0;
v0x5d7da8891520_0 .net "Q0", 0 0, L_0x5d7da88a6960;  1 drivers
v0x5d7da88915c0_0 .net "Qm1", 0 0, v0x5d7da888dd00_0;  alias, 1 drivers
v0x5d7da8891690_0 .var "ST", 2 0;
v0x5d7da8891730_0 .net "clock", 0 0, v0x5d7da8892d30_0;  alias, 1 drivers
v0x5d7da88917d0_0 .var "count", 1 0;
v0x5d7da8891870_0 .var "done", 0 0;
v0x5d7da8891910_0 .net "reset", 0 0, v0x5d7da8893130_0;  alias, 1 drivers
v0x5d7da88919d0_0 .net "start", 0 0, v0x5d7da8893220_0;  alias, 1 drivers
E_0x5d7da88724a0 .event posedge, v0x5d7da8891910_0, v0x5d7da888bed0_0;
E_0x5d7da8872530/0 .event anyedge, v0x5d7da88917d0_0, v0x5d7da8891520_0, v0x5d7da888dd00_0, v0x5d7da8891690_0;
E_0x5d7da8872530/1 .event anyedge, v0x5d7da88919d0_0;
E_0x5d7da8872530 .event/or E_0x5d7da8872530/0, E_0x5d7da8872530/1;
    .scope S_0x5d7da888c0f0;
T_0 ;
    %wait E_0x5d7da881a230;
    %load/vec4 v0x5d7da888c4a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %jmp T_0.3;
T_0.0 ;
    %jmp T_0.3;
T_0.1 ;
    %load/vec4 v0x5d7da888c7a0_0;
    %load/vec4 v0x5d7da888c6e0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5d7da888c640_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5d7da888c580_0;
    %concat/vec4; draw_concat_vec4
    %split/vec4 1;
    %assign/vec4 v0x5d7da888c8b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5d7da888c970_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5d7da888ca30_0, 0;
    %assign/vec4 v0x5d7da888caf0_0, 0;
    %jmp T_0.3;
T_0.3 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5d7da888ce60;
T_1 ;
    %wait E_0x5d7da881a230;
    %load/vec4 v0x5d7da888d580_0;
    %load/vec4 v0x5d7da888d4c0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %jmp T_1.4;
T_1.0 ;
    %load/vec4 v0x5d7da888d8b0_0;
    %load/vec4 v0x5d7da888d7f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5d7da888d6e0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5d7da888d620_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %split/vec4 1;
    %assign/vec4 v0x5d7da888dd00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5d7da888d970_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5d7da888da30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5d7da888db80_0, 0;
    %assign/vec4 v0x5d7da888dc40_0, 0;
    %jmp T_1.4;
T_1.1 ;
    %load/vec4 v0x5d7da888d970_0;
    %assign/vec4 v0x5d7da888dd00_0, 0;
    %load/vec4 v0x5d7da888da30_0;
    %assign/vec4 v0x5d7da888d970_0, 0;
    %load/vec4 v0x5d7da888db80_0;
    %assign/vec4 v0x5d7da888da30_0, 0;
    %load/vec4 v0x5d7da888dc40_0;
    %assign/vec4 v0x5d7da888db80_0, 0;
    %load/vec4 v0x5d7da888d400_0;
    %assign/vec4 v0x5d7da888dc40_0, 0;
    %jmp T_1.4;
T_1.2 ;
    %jmp T_1.4;
T_1.4 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5d7da88600d0;
T_2 ;
    %wait E_0x5d7da88404a0;
    %load/vec4 v0x5d7da882b160_0;
    %load/vec4 v0x5d7da8870850_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %load/vec4 v0x5d7da888bd30_0;
    %load/vec4 v0x5d7da888bc70_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5d7da888bbb0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5d7da888baf0_0;
    %concat/vec4; draw_concat_vec4
    %split/vec4 1;
    %assign/vec4 v0x5d7da888baf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5d7da888bbb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5d7da888bc70_0, 0;
    %assign/vec4 v0x5d7da888bd30_0, 0;
    %jmp T_2.5;
T_2.0 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x5d7da888baf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5d7da888bbb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5d7da888bc70_0, 0;
    %assign/vec4 v0x5d7da888bd30_0, 0;
    %jmp T_2.5;
T_2.1 ;
    %load/vec4 v0x5d7da888ba30_0;
    %load/vec4 v0x5d7da888b920_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5d7da888b860_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5d7da888b7c0_0;
    %concat/vec4; draw_concat_vec4
    %split/vec4 1;
    %assign/vec4 v0x5d7da888baf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5d7da888bbb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5d7da888bc70_0, 0;
    %assign/vec4 v0x5d7da888bd30_0, 0;
    %jmp T_2.5;
T_2.2 ;
    %load/vec4 v0x5d7da888bd30_0;
    %load/vec4 v0x5d7da888bd30_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5d7da888bc70_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5d7da888bbb0_0;
    %concat/vec4; draw_concat_vec4
    %split/vec4 1;
    %assign/vec4 v0x5d7da888baf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5d7da888bbb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5d7da888bc70_0, 0;
    %assign/vec4 v0x5d7da888bd30_0, 0;
    %jmp T_2.5;
T_2.3 ;
    %load/vec4 v0x5d7da888bd30_0;
    %load/vec4 v0x5d7da888bc70_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5d7da888bbb0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5d7da888baf0_0;
    %concat/vec4; draw_concat_vec4
    %split/vec4 1;
    %assign/vec4 v0x5d7da888baf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5d7da888bbb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5d7da888bc70_0, 0;
    %assign/vec4 v0x5d7da888bd30_0, 0;
    %jmp T_2.5;
T_2.5 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5d7da8890400;
T_3 ;
    %wait E_0x5d7da8872530;
    %load/vec4 v0x5d7da8891690_0;
    %store/vec4 v0x5d7da8891480_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d7da8891250_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %split/vec4 1;
    %store/vec4 v0x5d7da8891110_0, 0, 1;
    %store/vec4 v0x5d7da88911b0_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %split/vec4 1;
    %store/vec4 v0x5d7da88912f0_0, 0, 1;
    %store/vec4 v0x5d7da88913e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d7da8891050_0, 0, 1;
    %load/vec4 v0x5d7da8891690_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5d7da8891480_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d7da8891250_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %split/vec4 1;
    %store/vec4 v0x5d7da8891110_0, 0, 1;
    %store/vec4 v0x5d7da88911b0_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %split/vec4 1;
    %store/vec4 v0x5d7da88912f0_0, 0, 1;
    %store/vec4 v0x5d7da88913e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d7da8891050_0, 0, 1;
    %jmp T_3.6;
T_3.0 ;
    %load/vec4 v0x5d7da88919d0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_3.7, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d7da8891250_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %split/vec4 1;
    %store/vec4 v0x5d7da8891110_0, 0, 1;
    %store/vec4 v0x5d7da88911b0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %store/vec4 v0x5d7da88912f0_0, 0, 1;
    %store/vec4 v0x5d7da88913e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d7da8891050_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5d7da8891480_0, 0, 3;
    %jmp T_3.8;
T_3.7 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5d7da8891480_0, 0, 3;
T_3.8 ;
    %jmp T_3.6;
T_3.1 ;
    %load/vec4 v0x5d7da8891520_0;
    %load/vec4 v0x5d7da88915c0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x5d7da8891480_0, 0, 3;
    %jmp T_3.14;
T_3.9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d7da8891250_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %store/vec4 v0x5d7da8891110_0, 0, 1;
    %store/vec4 v0x5d7da88911b0_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %split/vec4 1;
    %store/vec4 v0x5d7da88912f0_0, 0, 1;
    %store/vec4 v0x5d7da88913e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d7da8891050_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5d7da8891480_0, 0, 3;
    %jmp T_3.14;
T_3.10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d7da8891250_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %store/vec4 v0x5d7da8891110_0, 0, 1;
    %store/vec4 v0x5d7da88911b0_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %split/vec4 1;
    %store/vec4 v0x5d7da88912f0_0, 0, 1;
    %store/vec4 v0x5d7da88913e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d7da8891050_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x5d7da8891480_0, 0, 3;
    %jmp T_3.14;
T_3.11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d7da8891250_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %split/vec4 1;
    %store/vec4 v0x5d7da8891110_0, 0, 1;
    %store/vec4 v0x5d7da88911b0_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %split/vec4 1;
    %store/vec4 v0x5d7da88912f0_0, 0, 1;
    %store/vec4 v0x5d7da88913e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d7da8891050_0, 0, 1;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x5d7da8891480_0, 0, 3;
    %jmp T_3.14;
T_3.12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d7da8891250_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %split/vec4 1;
    %store/vec4 v0x5d7da8891110_0, 0, 1;
    %store/vec4 v0x5d7da88911b0_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %split/vec4 1;
    %store/vec4 v0x5d7da88912f0_0, 0, 1;
    %store/vec4 v0x5d7da88913e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d7da8891050_0, 0, 1;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x5d7da8891480_0, 0, 3;
    %jmp T_3.14;
T_3.14 ;
    %pop/vec4 1;
    %jmp T_3.6;
T_3.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d7da8891250_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %split/vec4 1;
    %store/vec4 v0x5d7da8891110_0, 0, 1;
    %store/vec4 v0x5d7da88911b0_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %split/vec4 1;
    %store/vec4 v0x5d7da88912f0_0, 0, 1;
    %store/vec4 v0x5d7da88913e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d7da8891050_0, 0, 1;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x5d7da8891480_0, 0, 3;
    %jmp T_3.6;
T_3.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d7da8891250_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %split/vec4 1;
    %store/vec4 v0x5d7da8891110_0, 0, 1;
    %store/vec4 v0x5d7da88911b0_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %split/vec4 1;
    %store/vec4 v0x5d7da88912f0_0, 0, 1;
    %store/vec4 v0x5d7da88913e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d7da8891050_0, 0, 1;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x5d7da8891480_0, 0, 3;
    %jmp T_3.6;
T_3.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d7da8891250_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %split/vec4 1;
    %store/vec4 v0x5d7da8891110_0, 0, 1;
    %store/vec4 v0x5d7da88911b0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %split/vec4 1;
    %store/vec4 v0x5d7da88912f0_0, 0, 1;
    %store/vec4 v0x5d7da88913e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d7da8891050_0, 0, 1;
    %load/vec4 v0x5d7da88917d0_0;
    %cmpi/e 3, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_3.15, 8;
    %pushi/vec4 0, 0, 3;
    %jmp/1 T_3.16, 8;
T_3.15 ; End of true expr.
    %pushi/vec4 1, 0, 3;
    %jmp/0 T_3.16, 8;
 ; End of false expr.
    %blend;
T_3.16;
    %store/vec4 v0x5d7da8891480_0, 0, 3;
    %jmp T_3.6;
T_3.6 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x5d7da8890400;
T_4 ;
    %wait E_0x5d7da88724a0;
    %load/vec4 v0x5d7da8891910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5d7da8891690_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5d7da88917d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5d7da8891870_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x5d7da8891480_0;
    %assign/vec4 v0x5d7da8891690_0, 0;
    %load/vec4 v0x5d7da8891690_0;
    %cmpi/e 4, 0, 3;
    %jmp/0xz  T_4.2, 4;
    %load/vec4 v0x5d7da88917d0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x5d7da88917d0_0, 0;
T_4.2 ;
    %load/vec4 v0x5d7da8891690_0;
    %cmpi/e 0, 0, 3;
    %flag_get/vec4 4;
    %jmp/0 T_4.6, 4;
    %load/vec4 v0x5d7da88919d0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5d7da88917d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5d7da8891870_0, 0;
T_4.4 ;
    %load/vec4 v0x5d7da8891480_0;
    %cmpi/e 0, 0, 3;
    %flag_get/vec4 4;
    %jmp/0 T_4.9, 4;
    %load/vec4 v0x5d7da88917d0_0;
    %pushi/vec4 3, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.9;
    %flag_set/vec4 8;
    %jmp/0 T_4.7, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_4.8, 8;
T_4.7 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_4.8, 8;
 ; End of false expr.
    %blend;
T_4.8;
    %assign/vec4 v0x5d7da8891870_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x5d7da882d0b0;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d7da8892d30_0, 0, 1;
T_5.0 ;
    %delay 5000, 0;
    %load/vec4 v0x5d7da8892d30_0;
    %inv;
    %store/vec4 v0x5d7da8892d30_0, 0, 1;
    %jmp T_5.0;
    %end;
    .thread T_5;
    .scope S_0x5d7da882d0b0;
T_6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d7da8893130_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d7da8893220_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5d7da8892f00_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5d7da8892fa0_0, 0, 4;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d7da8893130_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x5d7da8892f00_0, 0, 4;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x5d7da8892fa0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d7da8893220_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d7da8893220_0, 0, 1;
T_6.0 ;
    %load/vec4 v0x5d7da8892df0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_6.1, 6;
    %wait E_0x5d7da883ff20;
    %jmp T_6.0;
T_6.1 ;
    %delay 20000, 0;
    %vpi_call 2 53 "$display", "Test 1: Multiplicand = %d, Multiplier = %d, Product = %d", v0x5d7da8892f00_0, v0x5d7da8892fa0_0, v0x5d7da8893040_0 {0 0 0};
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d7da8893130_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d7da8893130_0, 0, 1;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x5d7da8892f00_0, 0, 4;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x5d7da8892fa0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d7da8893220_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d7da8893220_0, 0, 1;
T_6.2 ;
    %load/vec4 v0x5d7da8892df0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_6.3, 6;
    %wait E_0x5d7da883ff20;
    %jmp T_6.2;
T_6.3 ;
    %delay 20000, 0;
    %vpi_call 2 71 "$display", "Test 3: Multiplicand = %d, Multiplier = %d, Product = %d", v0x5d7da8892f00_0, v0x5d7da8892fa0_0, v0x5d7da8893040_0 {0 0 0};
    %delay 20000, 0;
    %vpi_call 2 75 "$finish" {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x5d7da882d0b0;
T_7 ;
    %vpi_call 2 80 "$display", "Clock | Reset | Start | Multiplicand | Multiplier | Product | Done" {0 0 0};
    %vpi_call 2 81 "$monitor", "  %b   |   %b   |   %b   |      %d      |     %d     |   %d   |   %b", v0x5d7da8892d30_0, v0x5d7da8893130_0, v0x5d7da8893220_0, v0x5d7da8892f00_0, v0x5d7da8892fa0_0, v0x5d7da8893040_0, v0x5d7da8892df0_0 {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "testmultiplier.v";
    "multiplier.v";
