/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [23:0] _00_;
  reg [3:0] _01_;
  reg [3:0] _02_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [46:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [2:0] celloutsig_0_16z;
  wire [11:0] celloutsig_0_17z;
  wire [15:0] celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [2:0] celloutsig_0_21z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [3:0] celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [8:0] celloutsig_0_5z;
  wire [2:0] celloutsig_0_6z;
  wire [5:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [5:0] celloutsig_0_9z;
  wire [9:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [5:0] celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_17z;
  wire [67:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [13:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [8:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [34:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_32z = ~(celloutsig_0_18z[5] | celloutsig_0_23z);
  assign celloutsig_1_6z = ~(celloutsig_1_0z[6] | celloutsig_1_4z);
  assign celloutsig_0_8z = ~(celloutsig_0_1z | celloutsig_0_1z);
  assign celloutsig_1_9z = ~((in_data[126] | in_data[129]) & celloutsig_1_2z[8]);
  assign celloutsig_0_1z = ~((in_data[90] | celloutsig_0_0z) & celloutsig_0_0z);
  assign celloutsig_0_0z = ~((in_data[52] | in_data[89]) & (in_data[79] | in_data[95]));
  assign celloutsig_0_2z = ~((in_data[71] | in_data[30]) & (in_data[45] | celloutsig_0_1z));
  assign celloutsig_0_4z = ~((in_data[21] | in_data[31]) & (celloutsig_0_0z | celloutsig_0_1z));
  assign celloutsig_0_10z = ~((celloutsig_0_6z[0] | celloutsig_0_9z[2]) & (celloutsig_0_9z[4] | celloutsig_0_2z));
  assign celloutsig_1_17z = celloutsig_1_13z[2] | celloutsig_1_2z[2];
  assign celloutsig_0_13z = celloutsig_0_11z[30] | celloutsig_0_11z[0];
  assign celloutsig_0_28z = celloutsig_0_11z[6] | celloutsig_0_18z[13];
  assign celloutsig_0_9z = { celloutsig_0_7z[2], celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_8z } + { in_data[5:3], celloutsig_0_6z };
  always_ff @(negedge clkin_data[32], posedge clkin_data[64])
    if (clkin_data[64]) _00_ <= 24'h000000;
    else _00_ <= { celloutsig_1_2z, celloutsig_1_0z };
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _01_ <= 4'h0;
    else _01_ <= in_data[70:67];
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _02_ <= 4'h0;
    else _02_ <= { celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_10z, celloutsig_0_12z };
  assign celloutsig_0_16z = celloutsig_0_7z[4:2] / { 1'h1, celloutsig_0_9z[3:2] };
  assign celloutsig_1_4z = celloutsig_1_2z[3:1] === { celloutsig_1_2z[10:9], celloutsig_1_1z };
  assign celloutsig_1_19z = _00_[16:12] === _00_[14:10];
  assign celloutsig_0_3z = in_data[34:25] <= { celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_1_8z = in_data[180:168] || celloutsig_1_2z[13:1];
  assign celloutsig_1_3z = celloutsig_1_1z & ~(celloutsig_1_1z);
  assign celloutsig_0_20z = celloutsig_0_17z[7] & ~(celloutsig_0_0z);
  assign celloutsig_0_6z = { celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_1z } * { celloutsig_0_5z[8], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_5z = celloutsig_1_1z ? in_data[131:123] : celloutsig_1_0z[8:0];
  assign celloutsig_1_13z = celloutsig_1_3z ? { celloutsig_1_0z[4:0], celloutsig_1_9z } : { celloutsig_1_7z[33], celloutsig_1_7z[33], celloutsig_1_7z[31:30], celloutsig_1_10z, celloutsig_1_6z };
  assign celloutsig_1_1z = { in_data[183:176], celloutsig_1_0z } != in_data[138:121];
  assign celloutsig_1_11z = celloutsig_1_2z[11:0] != { celloutsig_1_0z[9:1], celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_9z };
  assign celloutsig_0_12z = { celloutsig_0_7z[3:2], celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_1z } != { celloutsig_0_9z, celloutsig_0_3z, celloutsig_0_4z };
  assign celloutsig_0_11z = ~ in_data[48:2];
  assign celloutsig_0_5z = in_data[65:57] | in_data[89:81];
  assign celloutsig_1_14z = ~^ { celloutsig_1_2z[13:6], celloutsig_1_12z, celloutsig_1_11z, celloutsig_1_3z };
  assign celloutsig_0_23z = ~^ { celloutsig_0_5z[7:6], celloutsig_0_9z, celloutsig_0_21z, _02_ };
  assign celloutsig_0_29z = ~^ in_data[33:27];
  assign celloutsig_0_24z = ^ { celloutsig_0_10z, celloutsig_0_20z, celloutsig_0_4z, celloutsig_0_10z, celloutsig_0_3z, celloutsig_0_12z };
  assign celloutsig_1_0z = in_data[122:113] >> in_data[106:97];
  assign celloutsig_0_18z = { celloutsig_0_9z[3:1], celloutsig_0_12z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_16z, celloutsig_0_4z, celloutsig_0_12z, celloutsig_0_2z, celloutsig_0_0z } >> { celloutsig_0_17z[8:5], celloutsig_0_17z[11:4], celloutsig_0_17z[9:6] };
  assign celloutsig_1_18z = { in_data[155:103], celloutsig_1_10z, celloutsig_1_11z, celloutsig_1_0z, celloutsig_1_12z, celloutsig_1_14z, celloutsig_1_10z } >>> { _00_[20:3], celloutsig_1_17z, celloutsig_1_9z, celloutsig_1_7z[34:33], celloutsig_1_7z[33], celloutsig_1_7z[31:30], celloutsig_1_7z[34], celloutsig_1_7z[28:10], celloutsig_1_7z[19:10], celloutsig_1_14z, celloutsig_1_17z, celloutsig_1_8z, celloutsig_1_11z, celloutsig_1_9z, celloutsig_1_8z, celloutsig_1_1z, celloutsig_1_17z, celloutsig_1_14z, celloutsig_1_1z, celloutsig_1_17z, celloutsig_1_8z, celloutsig_1_3z };
  assign celloutsig_0_31z = { celloutsig_0_28z, celloutsig_0_4z, celloutsig_0_24z, celloutsig_0_29z } ~^ in_data[9:6];
  assign celloutsig_1_2z = in_data[123:110] ~^ { in_data[132:120], celloutsig_1_1z };
  assign celloutsig_0_21z = _01_[3:1] ~^ { celloutsig_0_18z[1:0], celloutsig_0_20z };
  assign celloutsig_1_10z = ~((celloutsig_1_7z[16] & celloutsig_1_6z) | celloutsig_1_1z);
  assign celloutsig_1_12z = ~((celloutsig_1_4z & celloutsig_1_10z) | (celloutsig_1_3z & celloutsig_1_11z));
  assign { celloutsig_0_7z[2:1], celloutsig_0_7z[5:3] } = ~ { celloutsig_0_3z, celloutsig_0_2z, in_data[4:2] };
  assign celloutsig_0_17z[11:4] = ~ { celloutsig_0_16z[1:0], _01_, celloutsig_0_13z, celloutsig_0_1z };
  assign { celloutsig_1_7z[30], celloutsig_1_7z[28:20], celloutsig_1_7z[33], celloutsig_1_7z[34], celloutsig_1_7z[31], celloutsig_1_7z[19:10] } = ~ { celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_0_17z[3:0] = celloutsig_0_17z[9:6];
  assign celloutsig_0_7z[0] = celloutsig_0_7z[2];
  assign { celloutsig_1_7z[32], celloutsig_1_7z[29], celloutsig_1_7z[9:0] } = { celloutsig_1_7z[33], celloutsig_1_7z[34], celloutsig_1_7z[19:10] };
  assign { out_data[159:128], out_data[96], out_data[35:32], out_data[0] } = { celloutsig_1_18z[62:31], celloutsig_1_19z, celloutsig_0_31z, celloutsig_0_32z };
endmodule
