INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
WARNING:sim - A core named 'din_dly_out' already exists in the project. Output
   products for this core may be overwritten.
Resolving generics for 'din_dly_out'...
WARNING:sim - A core named 'din_dly_out' already exists in the project. Output
   products for this core may be overwritten.
Applying external generics to 'din_dly_out'...
Delivering associated files for 'din_dly_out'...
Delivered 4 files into directory
/home/hvuser/cernbox/projects/ise/alct/ise14/alct_LX150T_576mirror_1/ipcore_dir/
tmp/_cg/din_dly_out
Delivered 1 file into directory
/home/hvuser/cernbox/projects/ise/alct/ise14/alct_LX150T_576mirror_1/ipcore_dir/
tmp/_cg/din_dly_out
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'din_dly_out'...
Generating ISE project...
XCO file found: din_dly_out.xco
XMDF file found: din_dly_out_xmdf.tcl
Adding
/home/hvuser/cernbox/projects/ise/alct/ise14/alct_LX150T_576mirror_1/ipcore_dir/
tmp/_cg/din_dly_out/example_design/din_dly_out_exdes.ucf -view all -origin_type
created
Adding
/home/hvuser/cernbox/projects/ise/alct/ise14/alct_LX150T_576mirror_1/ipcore_dir/
tmp/_cg/din_dly_out/example_design/din_dly_out_exdes.v -view all -origin_type
created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/hvuser/cernbox/projects/ise/alct/ise14/alct_LX150T_576mirror_1/ipcore_
   dir/tmp/_cg/din_dly_out/example_design/din_dly_out_exdes.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/hvuser/cernbox/projects/ise/alct/ise14/alct_LX150T_576mirror_1/ipcore_dir/
tmp/_cg/din_dly_out.asy -view all -origin_type imported
Adding
/home/hvuser/cernbox/projects/ise/alct/ise14/alct_LX150T_576mirror_1/ipcore_dir/
tmp/_cg/din_dly_out.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/hvuser/cernbox/projects/ise/alct/ise14/alct_LX150T_576mirror_1/ipcore_
   dir/tmp/_cg/din_dly_out.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/hvuser/cernbox/projects/ise/alct/ise14/alct_LX150T_576mirror_1/ipcore_dir/
tmp/_cg/din_dly_out.ucf -view all -origin_type created
Adding
/home/hvuser/cernbox/projects/ise/alct/ise14/alct_LX150T_576mirror_1/ipcore_dir/
tmp/_cg/din_dly_out.veo -view all -origin_type imported
WARNING: This core does not have a top level called "/din_dly_out"
WARNING: Top level has been set to "/din_dly_out_exdes"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'din_dly_out'.
