<?xml version="1.0" encoding="utf-8"?><!DOCTYPE topic  PUBLIC '-//OASIS//DTD DITA Topic//EN'  'topic.dtd'><topic id="GUID_D208408B-70E6-439E-8041-D871B0080533"><title>GSPI 1-Load (Add-In Card) Topology</title><body><section id="SECTION_7AD1F086-71A3-4AB6-AEF9-1A5FB72BE456"><fig id="FIG_gspi_1-load_add-in-card_topology_diagram_1"><title>GSPI 1-Load (Add-In-Card) Topology Diagram</title><image href="FIG_gspi 1-load (add-in-card) topology diagram_1.jpg" scalefit="yes" id="IMG_gspi_1-load_add-in-card_topology_diagram_1_jpg" /></fig><table id="TABLE_7AD1F086-71A3-4AB6-AEF9-1A5FB72BE456_1"><title>GSPI 1-Load (Add-In Card) Topology Notes</title><tgroup cols="2"><thead><row><entry>Note</entry><entry>Detail</entry></row></thead><tbody><row><entry><p>Reference plane</p></entry><entry><p>(1) Continuous GND is recommended.</p><p>(2) If continuous GND cannot be implemented, a combination of GND on one side and continuous power plane on the other side with the condition that the GND plane be the closer reference (dual-reference) can be implemented. The continuous power plane requires low peak-to-peak noise and low current switching speed (di/dt).</p><p>(3) If non-continuous power referencing is required on microstrip/ surface layer, signal can reference over power planes with a low peak-to-peak noise and low current switching speed (di/dt).</p></entry></row><row><entry><p>Max frequency</p></entry><entry><p>25 MHz</p></entry></row><row><entry><p>R1</p></entry><entry><p>0 Ω placeholder.</p><p>To be placed on GSPI[0:1]_CLK, GSPI0A_CLK, GSPI[0:1]_MOSI and GSPI0A_MOSI.</p></entry></row><row><entry><p>R2</p></entry><entry><p>22 Ω ± 5%.</p><p>To be placed on GSPI[0:1]_MISO and GSPI0A_MISO.</p></entry></row><row><entry><p>Device AC electrical and timing characteristics </p></entry><entry><p>[1] Impedance: 50 Ω to 100 Ω.</p><p>[2] 0.85 ns &lt; rise/ fall time measured at 20%-80% &lt; 1.9 ns based on 10 pF test load.</p><p>[3] 1.6 pF ≤ input capacitance, Cin ≤ 1.75 pF. </p><p>[4] Data input setup time &lt; 9 ns.</p><p>[5] Data input hold time &lt; 5 ns.</p><p>[6] 0 ns &lt; CLK to DATA output valid time &lt; 14 ns.</p></entry></row><row><entry><p>Length matching between CLK and DATA signals</p></entry><entry><p>12.7 mm</p></entry></row><row><entry><p>Trace spacing between DATA and DATA signals</p></entry><entry><p>0.125 mm</p></entry></row><row><entry><p>Trace spacing between CLK and DATA/ other signals</p></entry><entry><p>0.375 mm</p></entry></row><row><entry><p>CPU buffer driver strength</p></entry><entry><p>50 Ω.</p></entry></row><row><entry><p>Signal name/ list</p></entry><entry><p>GSPI[0:1]_CLK, GSPI[0:1]_MISO, GSPI[0:1]_MOSI, GSPI[0:1]_CS0#, GSPI0A_CLK, GSPI0A_MOSI, GSPI0A_MISO, GSPI0A_CS0#.</p></entry></row></tbody></tgroup></table><table id="TABLE_7AD1F086-71A3-4AB6-AEF9-1A5FB72BE456_2"><title>Max Number of vias</title><tgroup cols="3"><thead><row><entry>Signal Group</entry><entry>Max Number of Vias Allowed</entry><entry>Via Placement</entry></row></thead><tbody><row><entry><p>Tx</p></entry><entry><p>7</p></entry><entry><p>Total Channel</p></entry></row><row><entry><p>Rx</p></entry><entry><p>7</p></entry><entry><p>Total Channel</p></entry></row></tbody></tgroup></table></section><section id="SECTION_43B520BF-4B03-4907-81D6-BF34324893BD"><title>Segment Lengths</title><table id="TABLE_43B520BF-4B03-4907-81D6-BF34324893BD_1"><title>GSPI 1-Load (Add-In Card) Topology Segment Lengths Routing Guidelines</title><tgroup cols="4"><thead><row><entry>Segment</entry><entry>Tline Type</entry><entry>Max Length Segment (mm)</entry><entry>Max Length Segment Note</entry></row></thead><tbody><row><entry><p>BO</p></entry><entry><p>MS, DSL, SL</p></entry><entry><p>12.7</p></entry><entry><p /></entry></row><row><entry><p>M1</p></entry><entry><p>MS, DSL, SL</p></entry><entry><p>12.7</p></entry><entry><p /></entry></row><row><entry><p>M2</p></entry><entry><p>MS, DSL, SL</p></entry><entry><p>114.3</p></entry><entry><p>M2 can support up to 190.5mm but the frequency needs to be reduced to 20MHz only. M2 length should comprise of M2+AIC lengths.</p></entry></row></tbody></tgroup></table><p>Min Length Total (mm): 50.8</p><p>Max Length Total (mm): 139.7</p><p>Max Length Total Note: Total length can be further increased to 215.9 mm but the bus frequency needs to reduce to 20 MHz. </p></section></body></topic>