Warning (10268): Verilog HDL information at ram_1KB.sv(65): always construct contains both blocking and non-blocking assignments File: C:/Users/Muy/Downloads/Single_Cycle_RISC-V/ram_1KB.sv Line: 65
Info (10281): Verilog HDL Declaration information at adder_4_bit.sv(5): object "G" differs only in case from object "g" in the same scope File: C:/Users/Muy/Downloads/Single_Cycle_RISC-V/adder_4_bit.sv Line: 5
Info (10281): Verilog HDL Declaration information at adder_4_bit.sv(5): object "P" differs only in case from object "p" in the same scope File: C:/Users/Muy/Downloads/Single_Cycle_RISC-V/adder_4_bit.sv Line: 5
