this is a simple 5 stages pipeline mips processor without coprocessor and hardware solve the control and data hazard 

it done by:
1. Chow Bin Lin
2. Goh Xuan Hui
3. Ng Jing Xuan
4. Ng Yu Heng
