# Six-Instruction-Processor
Implemented Control Unit, Datapath, ALU, Registers, Finite State Machine, and other components in System Verilog. Included basic operations such as add, subtract, XOR, bitwise OR, and bitwise AND. Collaborated with a colleague at the University of Washington Tacoma to design and implement this project. 
