/*************************************************************************
 * Copyright (c) 2026 Advanced Micro Devices, Inc. All rights reserved.
 *
 * See LICENSE.txt for license information
 ************************************************************************/

// Suite G: GIN rocSHMEM-GDA device template coverage (Put/PutValue/Flush/
// Signal/Counter + edge paths), the GDA analog of Suite H
// (GinAnvilSdmaTemplate_test.cpp). AllToAll drives these ncclGinApi_* template
// specializations, so this suite unit-tests the GDA AllToAll device path
// without a live network.
//
// rocshmem::QueuePair is declared as a type alias for some QueuePair type by
// the rocSHMEM-GDA header gda/queue_pair_provider.hpp. rocshmem::QueuePairMock
// provides a mock QueuePair type that conforms to rocshmem::QueuePairInterface.
// By defining GDA_QUEUEPAIR_MOCK prior to including queue_pair_provider.hpp,
// rocshmem::QueuePair is aliased to rocshmem::QueuePairMock. The definition of
// the rocshmem::QueuePairMock mock QueuePair object type mirrors how Suite H
// shadows the SDMA engine with test/device/sdma/anvil_device.hpp.
// projects/rccl/test/CMakeLists.txt defines GDA_QUEUEPAIR_MOCK for targets
// rccl-UnitTestsFixtures and rccl-UnitTestsGinAnvilPlugin

#include "DeviceTestBase.hpp"

#include "nccl_device/coop.h"
#include "nccl_device/gin/gin_device_host_common.h"
#include "nccl_device/gin/gin_device_common.h"
#include "nccl_device/gin/rocshmem_gda/gin_rocshmem_device_host_common_gda.h"
#include "nccl_device/gin/rocshmem_gda/gda/queue_pair_provider.hpp"

#if NCCL_GIN_ROCSHMEM_GDA_ENABLE
// Count invocations of the Put/PutValue system-scope fence seam (gin_device_common.h).
// Override must precede gin_rocshmem_gda.h so the templates expand our counter.
__device__ unsigned long long g_gdaStubThreadfenceCount = 0;
#undef NCCL_GIN_THREADFENCE_SYSTEM
#define NCCL_GIN_THREADFENCE_SYSTEM() atomicAdd(&g_gdaStubThreadfenceCount, 1ULL)
#include "nccl_device/gin/rocshmem_gda/gin_rocshmem_gda.h"
#endif

#include <cstdint>
#include <cstring>
#include <vector>

#if NCCL_GIN_ROCSHMEM_GDA_ENABLE

namespace RcclUnitTesting
{

class GinRocshmemGdaTemplateTest : public DeviceTestBase {};

struct GdaHarness {
  ncclGinRocshmemGdaGPUContext ctx;
  ncclGinRocshmemGdaMemHandle dstMh;
  ncclGinRocshmemGdaMemHandle srcMh;
};

// Bundles all device-side arrays a GDA context/mem-handle points at, and wires
// them into a single uploaded GdaHarness. Peer 1 is the (self-mapped) target:
// its remote_vas entry points back at the local dst buffer and its signal
// remote-address points back at the local signals array, so a self put/signal
// is observable from the host.
//
// nContexts > 1 mirrors createContext striping: one contiguous signals/counters
// span, shared QPs, and per-context signal_raddrs slices offset by
// contextId * kNSignals. dContexts holds the GPU-context array; host.ctx is
// always contexts[0] so existing single-context kernels keep working.
class GdaEnv {
public:
  static constexpr int kNRanks = 2;
  static constexpr int kPeer = 1;
  static constexpr uint32_t kNSignals = 4;
  static constexpr uint32_t kNCounters = 2;

  int nContexts;
  DeviceBuffer<rocshmem::QueuePair> qp;
  DeviceBuffer<rocshmem::QueuePair*> qps;
  DeviceBuffer<uint64_t> signals;
  DeviceBuffer<uint64_t> counters;
  DeviceBuffer<uint32_t> signalRkeys;
  DeviceBuffer<uintptr_t> signalRaddrs;
  DeviceBuffer<uintptr_t> dstRemoteVas;
  DeviceBuffer<uint32_t> dstRkeys;
  DeviceBuffer<uint8_t> dst;
  DeviceBuffer<uint8_t> src;
  DeviceBuffer<ncclGinRocshmemGdaGPUContext> dContexts;
  DeviceBuffer<GdaHarness> dHarness;
  GdaHarness host{};

  explicit GdaEnv(size_t bytes, int nContexts_ = 1)
      : nContexts(nContexts_),
        qp(1),
        qps(kNRanks),
        signals(static_cast<size_t>(kNSignals) * static_cast<size_t>(nContexts_)),
        counters(static_cast<size_t>(kNCounters) * static_cast<size_t>(nContexts_)),
        signalRkeys(static_cast<size_t>(kNRanks) * static_cast<size_t>(nContexts_)),
        signalRaddrs(static_cast<size_t>(kNRanks) * static_cast<size_t>(nContexts_)),
        dstRemoteVas(kNRanks),
        dstRkeys(kNRanks),
        dst(bytes ? bytes : 1),
        src(bytes ? bytes : 1),
        dContexts(nContexts_),
        dHarness(1) {}

  void build() {
    std::vector<rocshmem::QueuePair*> qpRow(kNRanks, qp.ptr);
    qps.copyFrom(qpRow.data(), kNRanks);

    signals.zero();
    counters.zero();
    signalRkeys.zero();
    dstRkeys.zero();

    std::vector<uintptr_t> sraddr(static_cast<size_t>(kNRanks) * static_cast<size_t>(nContexts), 0);
    for (int c = 0; c < nContexts; ++c) {
      sraddr[static_cast<size_t>(c) * kNRanks + kPeer] =
          reinterpret_cast<uintptr_t>(signals.ptr + static_cast<size_t>(c) * kNSignals);
    }
    signalRaddrs.copyFrom(sraddr);

    std::vector<uintptr_t> rvas(kNRanks, 0);
    rvas[kPeer] = reinterpret_cast<uintptr_t>(dst.ptr);  // "remote" dst maps to local dst
    dstRemoteVas.copyFrom(rvas.data(), kNRanks);

    std::vector<ncclGinRocshmemGdaGPUContext> hostCtxs(static_cast<size_t>(nContexts));
    for (int c = 0; c < nContexts; ++c) {
      hostCtxs[static_cast<size_t>(c)] = {};
      hostCtxs[static_cast<size_t>(c)].qps = qps.ptr;
      hostCtxs[static_cast<size_t>(c)].signals = signals.ptr + static_cast<size_t>(c) * kNSignals;
      hostCtxs[static_cast<size_t>(c)].counters = counters.ptr + static_cast<size_t>(c) * kNCounters;
      hostCtxs[static_cast<size_t>(c)].signal_rkeys = signalRkeys.ptr + static_cast<size_t>(c) * kNRanks;
      hostCtxs[static_cast<size_t>(c)].signal_raddrs = signalRaddrs.ptr + static_cast<size_t>(c) * kNRanks;
      hostCtxs[static_cast<size_t>(c)].nSignals = kNSignals;
      hostCtxs[static_cast<size_t>(c)].nCounters = kNCounters;
      hostCtxs[static_cast<size_t>(c)].nRanks = kNRanks;
      hostCtxs[static_cast<size_t>(c)].rank = 0;
    }
    dContexts.copyFrom(hostCtxs.data(), static_cast<size_t>(nContexts));

    std::memset(&host, 0, sizeof(host));
    host.ctx = hostCtxs[0];

    host.dstMh.local_va = reinterpret_cast<uintptr_t>(dst.ptr);
    host.dstMh.remote_vas = dstRemoteVas.ptr;
    host.dstMh.lkey = 0;
    host.dstMh.rkeys = dstRkeys.ptr;

    host.srcMh.local_va = reinterpret_cast<uintptr_t>(src.ptr);
    host.srcMh.remote_vas = nullptr;
    host.srcMh.lkey = 0;
    host.srcMh.rkeys = nullptr;

    dHarness.upload(host);
  }
};

static void resetQuietCount() {
  size_t z = 0;
  HIP_CHECK(hipMemcpyToSymbol(HIP_SYMBOL(rocshmem::QueuePairMock::quiet_count), &z, sizeof(z)));
}

static size_t readQuietCount() {
  size_t q = 0;
  HIP_EXPECT(hipMemcpyFromSymbol(&q, HIP_SYMBOL(rocshmem::QueuePairMock::quiet_count), sizeof(q)));
  return q;
}

static void resetPutNbiCount() {
  size_t z = 0;
  HIP_CHECK(hipMemcpyToSymbol(HIP_SYMBOL(rocshmem::QueuePairMock::rma_count), &z, sizeof(z)));
}

static size_t readPutNbiCount() {
  size_t n = 0;
  HIP_EXPECT(hipMemcpyFromSymbol(&n, HIP_SYMBOL(rocshmem::QueuePairMock::rma_count), sizeof(n)));
  return n;
}

static void resetPutValCount() {
  size_t z = 0;
  HIP_CHECK(hipMemcpyToSymbol(HIP_SYMBOL(rocshmem::QueuePairMock::rma_inline_count), &z, sizeof(z)));
}

static size_t readPutValCount() {
  size_t v = 0;
  HIP_EXPECT(hipMemcpyFromSymbol(&v, HIP_SYMBOL(rocshmem::QueuePairMock::rma_inline_count), sizeof(v)));
  return v;
}

static void resetSignalCount() {
  size_t z = 0;
  HIP_CHECK(hipMemcpyToSymbol(HIP_SYMBOL(rocshmem::QueuePairMock::amo_count), &z, sizeof(z)));
}

static size_t readSignalCount() {
  size_t s = 0;
  HIP_EXPECT(hipMemcpyFromSymbol(&s, HIP_SYMBOL(rocshmem::QueuePairMock::amo_count), sizeof(s)));
  return s;
}

static void resetThreadfenceCount() {
  size_t z = 0;
  HIP_CHECK(hipMemcpyToSymbol(HIP_SYMBOL(g_gdaStubThreadfenceCount), &z, sizeof(z)));
}

static size_t readThreadfenceCount() {
  size_t c = 0;
  HIP_EXPECT(hipMemcpyFromSymbol(&c, HIP_SYMBOL(g_gdaStubThreadfenceCount), sizeof(c)));
  return c;
}

// G1: Put with data (no signal) copies src -> peer's remote buffer.
__global__ void kernelPutData(GdaHarness* h, size_t bytes) {
  ncclGinCtx ginCtx{};
  ginCtx.handle = &h->ctx;
  ginCtx.nRanks = 2;
  ncclGinSignalDescriptor sig{};
  sig.type = NCCL_GIN_SIGNAL_TYPE_NONE;
  ncclGinApi_Put<NCCL_NET_DEVICE_GIN_ROCSHMEM_GDA>::call(
      ginCtx, ncclCoopThread{}, 1, true, reinterpret_cast<ncclGinWindow_t>(&h->dstMh), 0,
      reinterpret_cast<ncclGinWindow_t>(&h->srcMh), 0, bytes, sig, ncclGinSignalInc, 0, false, 0,
      false, nullptr, cuda::thread_scope_system, cuda::thread_scope_system);
}

TEST_F(GinRocshmemGdaTemplateTest, Put_DataLandsAtRemote) {
  constexpr int kN = 64;
  std::vector<uint8_t> pat(kN);
  for (int i = 0; i < kN; ++i) pat[static_cast<size_t>(i)] = static_cast<uint8_t>(0xA0 + i);
  GdaEnv env(kN);
  env.src.copyFrom(pat);
  env.dst.zero();
  env.build();
  kernelPutData<<<1, 1>>>(env.dHarness.ptr, kN);
  syncAndCheck();
  auto got = env.dst.copyTo();
  for (int i = 0; i < kN; ++i) EXPECT_EQ(got[static_cast<size_t>(i)], pat[static_cast<size_t>(i)]);
}

// G2: zero-byte Put skips the RDMA write but still delivers the signal.
__global__ void kernelPutZeroBytes(GdaHarness* h) {
  ncclGinCtx ginCtx{};
  ginCtx.handle = &h->ctx;
  ginCtx.nRanks = 2;
  ncclGinSignalDescriptor sig{};
  sig.type = NCCL_GIN_SIGNAL_TYPE_INDEXED;
  sig.indexedSignal.signalId = 0;
  ncclGinApi_Put<NCCL_NET_DEVICE_GIN_ROCSHMEM_GDA>::call(
      ginCtx, ncclCoopThread{}, 1, true, reinterpret_cast<ncclGinWindow_t>(&h->dstMh), 0,
      reinterpret_cast<ncclGinWindow_t>(&h->srcMh), 0, 0, sig, ncclGinSignalAdd, 5, false, 0,
      false, nullptr, cuda::thread_scope_system, cuda::thread_scope_system);
}

TEST_F(GinRocshmemGdaTemplateTest, Put_ZeroByteSkipsDataStillSignals) {
  constexpr int kN = 32;
  GdaEnv env(kN);
  std::vector<uint8_t> src(kN, 0x5A);
  env.src.copyFrom(src);
  env.dst.zero();
  env.build();
  resetPutNbiCount();
  resetSignalCount();
  kernelPutZeroBytes<<<1, 1>>>(env.dHarness.ptr);
  syncAndCheck();
  EXPECT_EQ(readPutNbiCount(), 0ULL);  // production skips put_nbi when bytes==0
  EXPECT_EQ(readSignalCount(), 1ULL);  // signal still dispatched
  auto got = env.dst.copyTo();
  for (int i = 0; i < kN; ++i) EXPECT_EQ(got[static_cast<size_t>(i)], 0u);  // data write skipped
  auto sigs = env.signals.copyTo();
  EXPECT_EQ(sigs[0], 5ULL);  // signal still delivered
}

// G3: indexed SignalAdd delivers the given argument to the peer signal word.
__global__ void kernelPutSignalAdd(GdaHarness* h) {
  ncclGinCtx ginCtx{};
  ginCtx.handle = &h->ctx;
  ginCtx.nRanks = 2;
  ncclGinSignalDescriptor sig{};
  sig.type = NCCL_GIN_SIGNAL_TYPE_INDEXED;
  sig.indexedSignal.signalId = 1;
  ncclGinApi_Put<NCCL_NET_DEVICE_GIN_ROCSHMEM_GDA>::call(
      ginCtx, ncclCoopThread{}, 1, true, reinterpret_cast<ncclGinWindow_t>(&h->dstMh), 0,
      reinterpret_cast<ncclGinWindow_t>(&h->srcMh), 0, 32, sig, ncclGinSignalAdd, 7, false, 0,
      false, nullptr, cuda::thread_scope_system, cuda::thread_scope_system);
}

TEST_F(GinRocshmemGdaTemplateTest, Put_SignalAddDeliversArg) {
  GdaEnv env(32);
  env.src.zero();
  env.build();
  resetSignalCount();
  kernelPutSignalAdd<<<1, 1>>>(env.dHarness.ptr);
  syncAndCheck();
  EXPECT_EQ(readSignalCount(), 1ULL);  // signal dispatched
  auto sigs = env.signals.copyTo();
  EXPECT_EQ(sigs[1], 7ULL);
  EXPECT_EQ(sigs[0], 0ULL);
}

// G4: SignalInc normalizes any signalOpArg to +1.
__global__ void kernelPutSignalInc(GdaHarness* h) {
  ncclGinCtx ginCtx{};
  ginCtx.handle = &h->ctx;
  ginCtx.nRanks = 2;
  ncclGinSignalDescriptor sig{};
  sig.type = NCCL_GIN_SIGNAL_TYPE_INDEXED;
  sig.indexedSignal.signalId = 0;
  // Pass a large arg to prove Inc normalizes to 1.
  ncclGinApi_Put<NCCL_NET_DEVICE_GIN_ROCSHMEM_GDA>::call(
      ginCtx, ncclCoopThread{}, 1, true, reinterpret_cast<ncclGinWindow_t>(&h->dstMh), 0,
      reinterpret_cast<ncclGinWindow_t>(&h->srcMh), 0, 16, sig, ncclGinSignalInc, 99, false, 0,
      false, nullptr, cuda::thread_scope_system, cuda::thread_scope_system);
}

TEST_F(GinRocshmemGdaTemplateTest, Put_SignalIncNormalizesToOne) {
  GdaEnv env(16);
  env.src.zero();
  env.build();
  kernelPutSignalInc<<<1, 1>>>(env.dHarness.ptr);
  syncAndCheck();
  auto sigs = env.signals.copyTo();
  EXPECT_EQ(sigs[0], 1ULL);
}

// G5: Put with counter (no signal) quiets the QP then bumps the counter.
__global__ void kernelPutCounter(GdaHarness* h) {
  ncclGinCtx ginCtx{};
  ginCtx.handle = &h->ctx;
  ginCtx.nRanks = 2;
  ncclGinSignalDescriptor sig{};
  sig.type = NCCL_GIN_SIGNAL_TYPE_NONE;
  ncclGinApi_Put<NCCL_NET_DEVICE_GIN_ROCSHMEM_GDA>::call(
      ginCtx, ncclCoopThread{}, 1, true, reinterpret_cast<ncclGinWindow_t>(&h->dstMh), 0,
      reinterpret_cast<ncclGinWindow_t>(&h->srcMh), 0, 32, sig, ncclGinSignalInc, 0, true, 0,
      false, nullptr, cuda::thread_scope_system, cuda::thread_scope_system);
}

TEST_F(GinRocshmemGdaTemplateTest, Put_CounterQuietPath) {
  constexpr int kN = 32;
  std::vector<uint8_t> pat(kN, 0x3C);
  GdaEnv env(kN);
  env.src.copyFrom(pat);
  env.dst.zero();
  env.build();
  resetQuietCount();
  kernelPutCounter<<<1, 1>>>(env.dHarness.ptr);
  syncAndCheck();
  auto ctr = env.counters.copyTo();
  EXPECT_EQ(ctr[0], 1ULL);
  EXPECT_GE(readQuietCount(), 1ULL);  // counter path quiets the QP
  auto got = env.dst.copyTo();
  for (int i = 0; i < kN; ++i) EXPECT_EQ(got[static_cast<size_t>(i)], pat[static_cast<size_t>(i)]);
}

// G6: Put with both signal and counter delivers the signal and bumps counter.
__global__ void kernelPutSignalCounter(GdaHarness* h) {
  ncclGinCtx ginCtx{};
  ginCtx.handle = &h->ctx;
  ginCtx.nRanks = 2;
  ncclGinSignalDescriptor sig{};
  sig.type = NCCL_GIN_SIGNAL_TYPE_INDEXED;
  sig.indexedSignal.signalId = 0;
  ncclGinApi_Put<NCCL_NET_DEVICE_GIN_ROCSHMEM_GDA>::call(
      ginCtx, ncclCoopThread{}, 1, true, reinterpret_cast<ncclGinWindow_t>(&h->dstMh), 0,
      reinterpret_cast<ncclGinWindow_t>(&h->srcMh), 0, 32, sig, ncclGinSignalAdd, 3, true, 1,
      false, nullptr, cuda::thread_scope_system, cuda::thread_scope_system);
}

TEST_F(GinRocshmemGdaTemplateTest, Put_SignalAndCounter) {
  GdaEnv env(32);
  env.src.zero();
  env.build();
  kernelPutSignalCounter<<<1, 1>>>(env.dHarness.ptr);
  syncAndCheck();
  auto sigs = env.signals.copyTo();
  auto ctr = env.counters.copyTo();
  EXPECT_EQ(sigs[0], 3ULL);
  EXPECT_EQ(ctr[1], 1ULL);
}

// G7: required=system, given=block -> HIP guard fires (given < required) and put completes.
__global__ void kernelPutScopeFence(GdaHarness* h) {
  ncclGinCtx ginCtx{};
  ginCtx.handle = &h->ctx;
  ginCtx.nRanks = 2;
  ncclGinSignalDescriptor sig{};
  sig.type = NCCL_GIN_SIGNAL_TYPE_NONE;
  ncclGinApi_Put<NCCL_NET_DEVICE_GIN_ROCSHMEM_GDA>::call(
      ginCtx, ncclCoopThread{}, 1, true, reinterpret_cast<ncclGinWindow_t>(&h->dstMh), 0,
      reinterpret_cast<ncclGinWindow_t>(&h->srcMh), 0, 8, sig, ncclGinSignalInc, 0, false, 0,
      false, nullptr, cuda::thread_scope_system, cuda::thread_scope_block);
}

TEST_F(GinRocshmemGdaTemplateTest, Put_WeakerGivenScopeFencesAndPuts) {
  constexpr int kN = 8;
  std::vector<uint8_t> pat(kN);
  for (int i = 0; i < kN; ++i) pat[static_cast<size_t>(i)] = static_cast<uint8_t>(0x11 * (i + 1));
  GdaEnv env(kN);
  env.src.copyFrom(pat);
  env.dst.zero();
  env.build();
  resetThreadfenceCount();
  kernelPutScopeFence<<<1, 1>>>(env.dHarness.ptr);
  syncAndCheck();
  EXPECT_EQ(readThreadfenceCount(), 1ULL);
  auto got = env.dst.copyTo();
  for (int i = 0; i < kN; ++i) EXPECT_EQ(got[static_cast<size_t>(i)], pat[static_cast<size_t>(i)]);
}

// G7b: required=given=system -> guard does not fire (given < required is false) and put completes.
TEST_F(GinRocshmemGdaTemplateTest, Put_EqualScopeTakesNoFence) {
  constexpr int kN = 8;
  std::vector<uint8_t> pat(kN);
  for (int i = 0; i < kN; ++i) pat[static_cast<size_t>(i)] = static_cast<uint8_t>(0x22 + i);
  GdaEnv env(kN);
  env.src.copyFrom(pat);
  env.dst.zero();
  env.build();
  resetThreadfenceCount();
  kernelPutData<<<1, 1>>>(env.dHarness.ptr, kN);
  syncAndCheck();
  EXPECT_EQ(readThreadfenceCount(), 0ULL);
  auto got = env.dst.copyTo();
  for (int i = 0; i < kN; ++i) EXPECT_EQ(got[static_cast<size_t>(i)], pat[static_cast<size_t>(i)]);
}

// G8: PutValue writes an inline scalar to the peer buffer (lkey=0 inline WQE).
__global__ void kernelPutValueScalar(GdaHarness* h, uint64_t val) {
  ncclGinCtx ginCtx{};
  ginCtx.handle = &h->ctx;
  ginCtx.nRanks = 2;
  ncclGinSignalDescriptor sig{};
  sig.type = NCCL_GIN_SIGNAL_TYPE_NONE;
  ncclGinApi_PutValue<NCCL_NET_DEVICE_GIN_ROCSHMEM_GDA>::call(
      ginCtx, ncclCoopThread{}, 1, reinterpret_cast<ncclGinWindow_t>(&h->dstMh), 0, val, sig,
      ncclGinSignalInc, 0, false, nullptr, cuda::thread_scope_system, cuda::thread_scope_system);
}

TEST_F(GinRocshmemGdaTemplateTest, PutValue_InlineScalar) {
  GdaEnv env(sizeof(uint64_t));
  env.dst.zero();
  env.build();
  resetPutValCount();
  const uint64_t kVal = 0xAABBCCDDEEFF0011ULL;
  kernelPutValueScalar<<<1, 1>>>(env.dHarness.ptr, kVal);
  syncAndCheck();
  EXPECT_EQ(readPutValCount(), 1ULL);  // put inlined
  auto got = env.dst.copyTo();
  uint64_t observed = 0;
  std::memcpy(&observed, got.data(), sizeof(observed));
  EXPECT_EQ(observed, kVal);
}

// G9: PutValue with signal delivers both the scalar and the signal.
__global__ void kernelPutValueSignal(GdaHarness* h, uint32_t val) {
  ncclGinCtx ginCtx{};
  ginCtx.handle = &h->ctx;
  ginCtx.nRanks = 2;
  ncclGinSignalDescriptor sig{};
  sig.type = NCCL_GIN_SIGNAL_TYPE_INDEXED;
  sig.indexedSignal.signalId = 2;
  ncclGinApi_PutValue<NCCL_NET_DEVICE_GIN_ROCSHMEM_GDA>::call(
      ginCtx, ncclCoopThread{}, 1, reinterpret_cast<ncclGinWindow_t>(&h->dstMh), 0, val, sig,
      ncclGinSignalAdd, 4, false, nullptr, cuda::thread_scope_system, cuda::thread_scope_system);
}

TEST_F(GinRocshmemGdaTemplateTest, PutValue_WithSignal) {
  GdaEnv env(sizeof(uint32_t));
  env.dst.zero();
  env.build();
  resetPutValCount();
  resetSignalCount();
  const uint32_t kVal = 0x12345678u;
  kernelPutValueSignal<<<1, 1>>>(env.dHarness.ptr, kVal);
  syncAndCheck();
  EXPECT_EQ(readPutValCount(), 1ULL);  // put inlined
  EXPECT_EQ(readSignalCount(), 1ULL);  // signal dispatched
  auto got = env.dst.copyTo();
  uint32_t observed = 0;
  std::memcpy(&observed, got.data(), sizeof(observed));
  EXPECT_EQ(observed, kVal);
  auto sigs = env.signals.copyTo();
  EXPECT_EQ(sigs[2], 4ULL);
}

// G10: Flush quiets every peer QP (one quiet per rank for a single-thread coop).
__global__ void kernelFlush(GdaHarness* h) {
  ncclGinCtx ginCtx{};
  ginCtx.handle = &h->ctx;
  ginCtx.nRanks = 2;
  ncclGinApi_Flush<NCCL_NET_DEVICE_GIN_ROCSHMEM_GDA>::call(ginCtx, ncclCoopThread{}, false, nullptr,
                                                           cuda::memory_order_seq_cst, nullptr);
}

TEST_F(GinRocshmemGdaTemplateTest, Flush_QuietsAllPeers) {
  GdaEnv env(1);
  env.build();
  resetQuietCount();
  kernelFlush<<<1, 1>>>(env.dHarness.ptr);
  syncAndCheck();
  EXPECT_EQ(readQuietCount(), static_cast<size_t>(GdaEnv::kNRanks));
}

// G11: GetSignalPtr/ResetSignal and GetCounterPtr/ResetCounter round-trip.
__global__ void kernelGetReset(GdaHarness* h) {
  ncclGinCtx ginCtx{};
  ginCtx.handle = &h->ctx;
  ncclGinOffsetPtr sigOff = ncclGinApi_GetSignalPtr<NCCL_NET_DEVICE_GIN_ROCSHMEM_GDA>::call(ginCtx, 0);
  if (sigOff.ptr) sigOff.ptr[0] = 55;
  ncclGinSignalDescriptor desc{};
  desc.type = NCCL_GIN_SIGNAL_TYPE_INDEXED;
  desc.indexedSignal.signalId = 0;
  ncclGinApi_ResetSignal<NCCL_NET_DEVICE_GIN_ROCSHMEM_GDA>::call(ginCtx, desc);

  ncclGinOffsetPtr ctrOff = ncclGinApi_GetCounterPtr<NCCL_NET_DEVICE_GIN_ROCSHMEM_GDA>::call(ginCtx, 0);
  if (ctrOff.ptr) ctrOff.ptr[0] = 77;
  ncclGinApi_ResetCounter<NCCL_NET_DEVICE_GIN_ROCSHMEM_GDA>::call(ginCtx, 0);
}

TEST_F(GinRocshmemGdaTemplateTest, GetReset_SignalAndCounter) {
  GdaEnv env(1);
  env.build();
  kernelGetReset<<<1, 1>>>(env.dHarness.ptr);
  syncAndCheck();
  auto sigs = env.signals.copyTo();
  auto ctr = env.counters.copyTo();
  EXPECT_EQ(sigs[0], 0ULL);  // set to 55 then reset
  EXPECT_EQ(ctr[0], 0ULL);   // set to 77 then reset
}

// G12: ResetSignal with a non-indexed descriptor is a no-op.
__global__ void kernelResetSignalNone(GdaHarness* h) {
  ncclGinCtx ginCtx{};
  ginCtx.handle = &h->ctx;
  ncclGinOffsetPtr sigOff = ncclGinApi_GetSignalPtr<NCCL_NET_DEVICE_GIN_ROCSHMEM_GDA>::call(ginCtx, 0);
  if (sigOff.ptr) sigOff.ptr[0] = 42;
  ncclGinSignalDescriptor desc{};
  desc.type = NCCL_GIN_SIGNAL_TYPE_NONE;
  ncclGinApi_ResetSignal<NCCL_NET_DEVICE_GIN_ROCSHMEM_GDA>::call(ginCtx, desc);
}

TEST_F(GinRocshmemGdaTemplateTest, ResetSignal_NoneIsNoOp) {
  GdaEnv env(1);
  env.build();
  kernelResetSignalNone<<<1, 1>>>(env.dHarness.ptr);
  syncAndCheck();
  auto sigs = env.signals.copyTo();
  EXPECT_EQ(sigs[0], 42ULL);  // untouched by non-indexed reset
}

// G13: GDA device dispatch selects the GPU context indexed by ncclGinCtx::contextId
// (AICOMRCCL-2339), instead of always using array element zero.
__global__ void kernelGdaSignalContextSelection(ncclGinRocshmemGdaGPUContext* contexts) {
  if (threadIdx.x != 0) return;
  ncclGinCtx ginCtx{};
  ginCtx.handle = contexts;

  ginCtx.contextId = 0;
  ncclGinApi_GetSignalPtr<NCCL_NET_DEVICE_GIN_ROCSHMEM_GDA>::call(ginCtx, 0).ptr[0] = 11;
  ncclGinApi_GetCounterPtr<NCCL_NET_DEVICE_GIN_ROCSHMEM_GDA>::call(ginCtx, 0).ptr[0] = 101;

  ginCtx.contextId = 1;
  ncclGinApi_ResetSignal<NCCL_NET_DEVICE_GIN_ROCSHMEM_GDA>::call(
      ginCtx, ncclGinSignalDescriptor{NCCL_GIN_SIGNAL_TYPE_INDEXED, {.indexedSignal = {.signalId = 0}}});
  ncclGinApi_ResetCounter<NCCL_NET_DEVICE_GIN_ROCSHMEM_GDA>::call(ginCtx, 0);
  // Write a sibling cell so ResetCounter's clear of index 0 stays observable.
  ncclGinApi_GetCounterPtr<NCCL_NET_DEVICE_GIN_ROCSHMEM_GDA>::call(ginCtx, 1).ptr[0] = 202;
}

TEST_F(GinRocshmemGdaTemplateTest, SignalApis_SelectLogicalContext) {
  GdaEnv env(/*bytes=*/1, /*nContexts=*/2);
  env.build();

  // Non-zero sentinels so a 0 after ResetSignal/ResetCounter only holds if the
  // write actually reached the context-1 stripe (zero-initialized cells would
  // pass both before and after the de-aliasing fix).
  std::vector<uint64_t> sigInit(env.signals.count, 0);
  sigInit[0] = 7ULL;
  sigInit[GdaEnv::kNSignals] = 7ULL;
  env.signals.copyFrom(sigInit);
  std::vector<uint64_t> ctrInit(env.counters.count, 0);
  ctrInit[0] = 7ULL;
  ctrInit[GdaEnv::kNCounters] = 7ULL;
  env.counters.copyFrom(ctrInit);

  kernelGdaSignalContextSelection<<<1, 1>>>(env.dContexts.ptr);
  syncAndCheck();
  auto signals = env.signals.copyTo();
  auto counters = env.counters.copyTo();
  EXPECT_EQ(signals[0], 11ULL) << "ResetSignal must not clear context 0 when invoked on contextId=1";
  EXPECT_EQ(signals[GdaEnv::kNSignals], 0ULL)
      << "ResetSignal on contextId=1 must clear context 1 signal cell";
  EXPECT_EQ(counters[0], 101ULL);
  EXPECT_EQ(counters[GdaEnv::kNCounters], 0ULL)
      << "ResetCounter on contextId=1 must clear context 1 counter index 0";
  EXPECT_EQ(counters[GdaEnv::kNCounters + 1], 202ULL)
      << "GetCounterPtr on contextId=1 must address the context-1 stripe";
}

// G14: Put with an indexed signal must resolve signal_raddrs from the GPU
// context selected by contextId, so context 1's atomic lands in the second
// stripe rather than aliasing context 0.
__global__ void kernelPutSignalSelectContext(GdaHarness* h, ncclGinRocshmemGdaGPUContext* contexts,
                                             int contextId) {
  ncclGinCtx ginCtx{};
  ginCtx.handle = contexts;
  ginCtx.contextId = contextId;
  ginCtx.nRanks = 2;
  ncclGinSignalDescriptor sig{};
  sig.type = NCCL_GIN_SIGNAL_TYPE_INDEXED;
  sig.indexedSignal.signalId = 0;
  ncclGinApi_Put<NCCL_NET_DEVICE_GIN_ROCSHMEM_GDA>::call(
      ginCtx, ncclCoopThread{}, 1, true, reinterpret_cast<ncclGinWindow_t>(&h->dstMh), 0,
      reinterpret_cast<ncclGinWindow_t>(&h->srcMh), 0, 0, sig, ncclGinSignalAdd, 5, false, 0, false,
      nullptr, cuda::thread_scope_system, cuda::thread_scope_system);
}

TEST_F(GinRocshmemGdaTemplateTest, Put_SelectLogicalContextSignalStripe) {
  GdaEnv env(/*bytes=*/1, /*nContexts=*/2);
  env.build();
  resetSignalCount();
  kernelPutSignalSelectContext<<<1, 1>>>(env.dHarness.ptr, env.dContexts.ptr, /*contextId=*/1);
  syncAndCheck();
  EXPECT_EQ(readSignalCount(), 1ULL);
  auto sigs = env.signals.copyTo();
  EXPECT_EQ(sigs[0], 0ULL) << "contextId=1 Put must not write the context-0 signal stripe";
  EXPECT_EQ(sigs[GdaEnv::kNSignals], 5ULL)
      << "contextId=1 Put must deliver the signal into the context-1 stripe";
}

// G15: PutValue has its own signal_raddrs resolution path; cover contextId=1
// the same way G14 covers Put.
__global__ void kernelPutValueSignalSelectContext(GdaHarness* h, ncclGinRocshmemGdaGPUContext* contexts,
                                                  int contextId, uint32_t val) {
  ncclGinCtx ginCtx{};
  ginCtx.handle = contexts;
  ginCtx.contextId = contextId;
  ginCtx.nRanks = 2;
  ncclGinSignalDescriptor sig{};
  sig.type = NCCL_GIN_SIGNAL_TYPE_INDEXED;
  sig.indexedSignal.signalId = 0;
  ncclGinApi_PutValue<NCCL_NET_DEVICE_GIN_ROCSHMEM_GDA>::call(
      ginCtx, ncclCoopThread{}, 1, reinterpret_cast<ncclGinWindow_t>(&h->dstMh), 0, val, sig, ncclGinSignalAdd, 5,
      false, nullptr, cuda::thread_scope_system, cuda::thread_scope_system);
}

TEST_F(GinRocshmemGdaTemplateTest, PutValue_SelectLogicalContextSignalStripe) {
  GdaEnv env(/*bytes=*/sizeof(uint32_t), /*nContexts=*/2);
  env.dst.zero();
  env.build();
  resetPutValCount();
  resetSignalCount();
  const uint32_t kVal = 0xA5A5A5A5u;
  kernelPutValueSignalSelectContext<<<1, 1>>>(env.dHarness.ptr, env.dContexts.ptr, /*contextId=*/1, kVal);
  syncAndCheck();
  EXPECT_EQ(readPutValCount(), 1ULL);
  EXPECT_EQ(readSignalCount(), 1ULL);
  auto got = env.dst.copyTo();
  uint32_t observed = 0;
  std::memcpy(&observed, got.data(), sizeof(observed));
  EXPECT_EQ(observed, kVal);
  auto sigs = env.signals.copyTo();
  EXPECT_EQ(sigs[0], 0ULL) << "contextId=1 PutValue must not write the context-0 signal stripe";
  EXPECT_EQ(sigs[GdaEnv::kNSignals], 5ULL)
      << "contextId=1 PutValue must deliver the signal into the context-1 stripe";
}

}  // namespace RcclUnitTesting

#endif  // NCCL_GIN_ROCSHMEM_GDA_ENABLE
