 /* Copyright (c) 2016, The Linux Foundation. All rights reserved.
  *
  * This program is free software; you can redistribute it and/or modify
  * it under the terms of the GNU General Public License version 2 and
  * only version 2 as published by the Free Software Foundation.
  *
  * This program is distributed in the hope that it will be useful,
  * but WITHOUT ANY WARRANTY; without even the implied warranty of
  * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
  * GNU General Public License for more details.
  */
#ifndef MSM8916_WCD_REGISTERS_H
#define MSM8916_WCD_REGISTERS_H

#define CDC_D_REVISION1			(0x000)
#define CDC_D_REVISION1_POR				(0x00)
#define CDC_D_REVISION2			(0x001)
#define CDC_D_REVISION2_POR				(0x00)
#define CDC_D_PERPH_TYPE			(0x004)
#define CDC_D_PERPH_TYPE_POR				(0x23)
#define CDC_D_PERPH_SUBTYPE			(0x005)
#define CDC_D_PERPH_SUBTYPE_POR			(0x01)
#define CDC_D_INT_RT_STS			(0x010)
#define CDC_D_INT_RT_STS_POR				(0x00)
#define CDC_D_INT_SET_TYPE			(0x011)
#define CDC_D_INT_SET_TYPE_POR				(0xFF)
#define CDC_D_INT_POLARITY_HIGH			(0x012)
#define CDC_D_INT_POLARITY_HIGH_POR			(0xFF)
#define CDC_D_INT_POLARITY_LOW			(0x013)
#define CDC_D_INT_POLARITY_LOW_POR			(0x00)
#define CDC_D_INT_LATCHED_CLR			(0x014)
#define CDC_D_INT_LATCHED_CLR_POR			(0x00)
#define CDC_D_INT_EN_SET			(0x015)
#define CDC_D_INT_EN_SET_POR				(0x00)
#define CDC_D_INT_EN_CLR			(0x016)
#define CDC_D_INT_EN_CLR_POR				(0x00)
#define CDC_D_INT_LATCHED_STS			(0x018)
#define CDC_D_INT_LATCHED_STS_POR			(0x00)
#define CDC_D_INT_PENDING_STS			(0x019)
#define CDC_D_INT_PENDING_STS_POR			(0x00)
#define CDC_D_INT_MID_SEL			(0x01A)
#define CDC_D_INT_MID_SEL_POR				(0x00)
#define CDC_D_INT_PRIORITY			(0x01B)
#define CDC_D_INT_PRIORITY_POR				(0x00)
#define CDC_D_GPIO_MODE			(0x040)
#define CDC_D_GPIO_MODE_POR				(0x00)
#define CDC_D_PIN_CTL_OE			(0x041)
#define CDC_D_PIN_CTL_OE_POR				(0x01)
#define CDC_D_PIN_CTL_DATA			(0x042)
#define CDC_D_PIN_CTL_DATA_POR				(0x00)
#define CDC_D_PIN_STATUS			(0x043)
#define CDC_D_PIN_STATUS_POR				(0x00)
#define CDC_D_HDRIVE_CTL			(0x044)
#define CDC_D_HDRIVE_CTL_POR				(0x00)
#define CDC_D_CDC_RST_CTL			(0x046)
#define RST_CTL_DIG_SW_RST_N_MASK		BIT(7)
#define RST_CTL_DIG_SW_RST_N_RESET		0
#define RST_CTL_DIG_SW_RST_N_REMOVE_RESET	BIT(7)

#define CDC_D_CDC_RST_CTL_POR				(0x00)
#define CDC_D_CDC_TOP_CLK_CTL			(0x048)
#define TOP_CLK_CTL_A_MCLK_MCLK2_EN_MASK	(BIT(2) | BIT(3))
#define TOP_CLK_CTL_A_MCLK_EN_ENABLE		BIT(2)
#define TOP_CLK_CTL_A_MCLK2_EN_ENABLE		BIT(3)

#define CDC_D_CDC_TOP_CLK_CTL_POR			(0x00)
#define CDC_D_CDC_ANA_CLK_CTL			(0x049)
#define ANA_CLK_CTL_EAR_HPHR_CLK_EN_MASK	BIT(0)
#define ANA_CLK_CTL_EAR_HPHR_CLK_EN	BIT(0)
#define ANA_CLK_CTL_EAR_HPHL_CLK_EN	BIT(1)
#define ANA_CLK_CTL_SPKR_CLK_EN_MASK	BIT(4)
#define ANA_CLK_CTL_SPKR_CLK_EN	BIT(4)
#define ANA_CLK_CTL_TXA_CLK25_EN	BIT(5)

#define CDC_D_CDC_ANA_CLK_CTL_POR			(0x00)
#define CDC_D_CDC_DIG_CLK_CTL			(0x04A)
#define DIG_CLK_CTL_RXD1_CLK_EN	BIT(0)
#define DIG_CLK_CTL_RXD2_CLK_EN	BIT(1)
#define DIG_CLK_CTL_RXD3_CLK_EN	BIT(3)
#define DIG_CLK_CTL_TXD_CLK_EN	BIT(4)
#define DIG_CLK_CTL_NCP_CLK_EN_MASK	BIT(6)
#define DIG_CLK_CTL_NCP_CLK_EN	BIT(6)
#define DIG_CLK_CTL_RXD_PDM_CLK_EN_MASK	BIT(7)
#define DIG_CLK_CTL_RXD_PDM_CLK_EN	BIT(7)

#define CDC_D_CDC_DIG_CLK_CTL_POR			(0x00)
#define CDC_D_CDC_CONN_TX1_CTL			(0x050)
#define CONN_TX1_SERIAL_TX1_MUX			GENMASK(1, 0)
#define CONN_TX1_SERIAL_TX1_ADC_1		0x0
#define CONN_TX1_SERIAL_TX1_RX_PDM_LB		0x1
#define CONN_TX1_SERIAL_TX1_ZERO		0x2

#define CDC_D_CDC_CONN_TX1_CTL_POR			(0x02)
#define CDC_D_CDC_CONN_TX2_CTL			(0x051)
#define CONN_TX2_SERIAL_TX2_MUX			GENMASK(1, 0)
#define CONN_TX2_SERIAL_TX2_ADC_2		0x0
#define CONN_TX2_SERIAL_TX2_RX_PDM_LB		0x1
#define CONN_TX2_SERIAL_TX2_ZERO		0x2
#define CDC_D_CDC_CONN_TX2_CTL_POR			(0x02)
#define CDC_D_CDC_CONN_HPHR_DAC_CTL			(0x052)
#define CDC_D_CDC_CONN_HPHR_DAC_CTL_POR		(0x00)
#define CDC_D_CDC_CONN_RX1_CTL			(0x053)
#define CDC_D_CDC_CONN_RX1_CTL_POR			(0x00)
#define CDC_D_CDC_CONN_RX2_CTL			(0x054)
#define CDC_D_CDC_CONN_RX2_CTL_POR			(0x00)
#define CDC_D_CDC_CONN_RX3_CTL			(0x055)
#define CDC_D_CDC_CONN_RX3_CTL_POR			(0x00)
#define CDC_D_CDC_CONN_RX_LB_CTL			(0x056)
#define CDC_D_CDC_CONN_RX_LB_CTL_POR			(0x00)
#define CDC_D_CDC_RX_CTL1			(0x058)
#define CDC_D_CDC_RX_CTL1_POR				(0x7C)
#define CDC_D_CDC_RX_CTL2			(0x059)
#define CDC_D_CDC_RX_CTL2_POR				(0x7C)
#define CDC_D_CDC_RX_CTL3			(0x05A)
#define CDC_D_CDC_RX_CTL3_POR				(0x7C)
#define CDC_D_DEM_BYPASS_DATA0			(0x05B)
#define CDC_D_DEM_BYPASS_DATA0_POR			(0x00)
#define CDC_D_DEM_BYPASS_DATA1			(0x05C)
#define CDC_D_DEM_BYPASS_DATA1_POR			(0x00)
#define CDC_D_DEM_BYPASS_DATA2			(0x05D)
#define CDC_D_DEM_BYPASS_DATA2_POR			(0x00)
#define CDC_D_DEM_BYPASS_DATA3			(0x05E)
#define CDC_D_DEM_BYPASS_DATA3_POR			(0x00)
#define CDC_D_DIG_DEBUG_CTL			(0x068)
#define CDC_D_DIG_DEBUG_CTL_POR			(0x00)
#define CDC_D_DIG_DEBUG_EN			(0x069)
#define CDC_D_DIG_DEBUG_EN_POR				(0x00)
#define CDC_D_SPARE_0				(0x070)
#define CDC_D_SPARE_0_POR				(0x00)
#define CDC_D_SPARE_1				(0x071)
#define CDC_D_SPARE_1_POR				(0x00)
#define CDC_D_SPARE_2				(0x072)
#define CDC_D_SPARE_2_POR				(0x00)
#define CDC_D_SEC_ACCESS			(0x0D0)
#define CDC_D_SEC_ACCESS_POR				(0x00)
#define CDC_D_PERPH_RESET_CTL1			(0x0D8)
#define CDC_D_PERPH_RESET_CTL1_POR			(0x00)
#define CDC_D_PERPH_RESET_CTL2			(0x0D9)
#define CDC_D_PERPH_RESET_CTL2_POR			(0x01)
#define CDC_D_PERPH_RESET_CTL3			(0x0DA)
#define CDC_D_PERPH_RESET_CTL3_POR			(0x05)
#define CDC_D_PERPH_RESET_CTL4			(0x0DB)
#define CDC_D_PERPH_RESET_CTL4_POR			(0x00)
#define CDC_D_INT_TEST1				(0x0E0)
#define CDC_D_INT_TEST1_POR				(0x00)
#define CDC_D_INT_TEST_VAL			(0x0E1)
#define CDC_D_INT_TEST_VAL_POR				(0x00)
#define CDC_D_TRIM_NUM				(0x0F0)
#define CDC_D_TRIM_NUM_POR				(0x00)
#define CDC_D_TRIM_CTRL				(0x0F1)
#define CDC_D_TRIM_CTRL_POR				(0x00)

#define CDC_A_REVISION1			(0x100)
#define CDC_A_REVISION1_POR				(0x00)
#define CDC_A_REVISION2			(0x101)
#define CDC_A_REVISION2_POR				(0x00)
#define CDC_A_REVISION3			(0x102)
#define CDC_A_REVISION3_POR				(0x00)
#define CDC_A_REVISION4			(0x103)
#define CDC_A_REVISION4_POR				(0x00)
#define CDC_A_PERPH_TYPE			(0x104)
#define CDC_A_PERPH_TYPE_POR			(0x23)
#define CDC_A_PERPH_SUBTYPE		(0x105)
#define CDC_A_PERPH_SUBTYPE_POR			(0x09)
#define CDC_A_INT_RT_STS			(0x110)
#define CDC_A_INT_RT_STS_POR			(0x00)
#define CDC_A_INT_SET_TYPE		(0x111)
#define CDC_A_INT_SET_TYPE_POR			(0x3F)
#define CDC_A_INT_POLARITY_HIGH		(0x112)
#define CDC_A_INT_POLARITY_HIGH_POR		(0x3F)
#define CDC_A_INT_POLARITY_LOW		(0x113)
#define CDC_A_INT_POLARITY_LOW_POR		(0x00)
#define CDC_A_INT_LATCHED_CLR		(0x114)
#define CDC_A_INT_LATCHED_CLR_POR		(0x00)
#define CDC_A_INT_EN_SET			(0x115)
#define CDC_A_INT_EN_SET_POR			(0x00)
#define CDC_A_INT_EN_CLR			(0x116)
#define CDC_A_INT_EN_CLR_POR			(0x00)
#define CDC_A_INT_LATCHED_STS		(0x118)
#define CDC_A_INT_LATCHED_STS_POR		(0x00)
#define CDC_A_INT_PENDING_STS		(0x119)
#define CDC_A_INT_PENDING_STS_POR		(0x00)
#define CDC_A_INT_MID_SEL		(0x11A)
#define CDC_A_INT_MID_SEL_POR			(0x00)
#define CDC_A_INT_PRIORITY		(0x11B)
#define CDC_A_INT_PRIORITY_POR			(0x00)

#define CDC_A_MICB_1_EN			(0x140)
#define MICB_1_EN_MICB_ENABLE	BIT(7)
#define MICB_1_EN_BYP_CAP_MASK	BIT(6)
#define MICB_1_EN_NO_EXT_BYP_CAP	BIT(6)
#define MICB_1_EN_EXT_BYP_CAP	0
#define MICB_1_EN_PULL_DOWN_EN_MASK	BIT(5)
#define MICB_1_EN_PULL_DOWN_EN_ENABLE	BIT(5)
#define MICB_1_EN_OPA_STG2_TAIL_CURR_MASK GENMASK(3, 1)
#define MICB_1_EN_OPA_STG2_TAIL_CURR_1_60UA	BIT(2)
#define MICB_1_EN_TX3_GND_SEL_MASK	BIT(0)
#define MICB_1_EN_TX3_GND_SEL_TX_GND	0
#define CDC_A_MICB_1_EN_POR			(0x00)

#define CDC_A_MICB_1_VAL			(0x141)
#define MICB_1_VAL_MICB_OUT_VAL_MASK		GENMASK(7, 3)
#define MICB_1_VAL_MICB_OUT_VAL_V2P70V		((0x16)  << 3)
#define CDC_A_MICB_1_VAL_POR			(0x20)
#define CDC_A_MICB_1_CTL			(0x142)

#define MICB_1_CTL_CFILT_REF_SEL_MASK		BIT(1)
#define MICB_1_CTL_CFILT_REF_SEL_HPF_REF	BIT(1)
#define MICB_1_CTL_EXT_PRECHARG_EN_MASK		BIT(5)
#define MICB_1_CTL_EXT_PRECHARG_EN_ENABLE	BIT(5)
#define MICB_1_CTL_INT_PRECHARG_BYP_MASK	BIT(6)
#define MICB_1_CTL_INT_PRECHARG_BYP_EXT_PRECHRG_SEL	BIT(6)

#define CDC_A_MICB_1_CTL_POR			(0x00)
#define CDC_A_MICB_1_INT_RBIAS			(0x143)

#define MICB_1_INT_TX1_INT_RBIAS_EN_MASK	BIT(7)
#define MICB_1_INT_TX1_INT_RBIAS_EN_ENABLE	BIT(7)
#define MICB_1_INT_TX1_INT_RBIAS_EN_DISABLE	0

#define MICB_1_INT_TX1_INT_PULLUP_EN_MASK	BIT(6)
#define MICB_1_INT_TX1_INT_PULLUP_EN_TX1N_TO_MICBIAS BIT(6)
#define MICB_1_INT_TX1_INT_PULLUP_EN_TX1N_TO_GND	0

#define MICB_1_INT_TX2_INT_RBIAS_EN_MASK	BIT(4)
#define MICB_1_INT_TX2_INT_RBIAS_EN_ENABLE	BIT(4)
#define MICB_1_INT_TX2_INT_RBIAS_EN_DISABLE	0
#define MICB_1_INT_TX2_INT_PULLUP_EN_MASK	BIT(3)
#define MICB_1_INT_TX2_INT_PULLUP_EN_TX1N_TO_MICBIAS BIT(3)
#define MICB_1_INT_TX2_INT_PULLUP_EN_TX1N_TO_GND	0

#define MICB_1_INT_TX3_INT_RBIAS_EN_MASK	BIT(1)
#define MICB_1_INT_TX3_INT_RBIAS_EN_ENABLE	BIT(1)
#define MICB_1_INT_TX3_INT_RBIAS_EN_DISABLE	0
#define MICB_1_INT_TX3_INT_PULLUP_EN_MASK	BIT(0)
#define MICB_1_INT_TX3_INT_PULLUP_EN_TX1N_TO_MICBIAS BIT(0)
#define MICB_1_INT_TX3_INT_PULLUP_EN_TX1N_TO_GND	0

#define CDC_A_MICB_1_INT_RBIAS_POR		(0x49)
#define CDC_A_MICB_2_EN			(0x144)
#define CDC_A_MICB_2_EN_POR			(0x20)
#define CDC_A_TX_1_2_ATEST_CTL_2			(0x145)
#define CDC_A_TX_1_2_ATEST_CTL_2_POR		(0x00)
#define CDC_A_MASTER_BIAS_CTL			(0x146)
#define MASTER_BIAS_CTL_MASTER_BIAS_EN_MASK	BIT(5)
#define MASTER_BIAS_CTL_MASTER_BIAS_EN_ENABLE	BIT(5)
#define MASTER_BIAS_CTL_V2L_BUFFER_EN_MASK	BIT(4)
#define MASTER_BIAS_CTL_V2L_BUFFER_EN_ENABLE	BIT(4)
#define CDC_A_MASTER_BIAS_CTL_POR		(0x00)
#define CDC_A_MBHC_DET_CTL_1		(0x147)
#define CDC_A_MBHC_DET_CTL_1_POR		(0x35)
#define CDC_A_MBHC_DET_CTL_2		(0x150)
#define CDC_A_MBHC_DET_CTL_2_POR		(0x08)
#define CDC_A_MBHC_FSM_CTL		(0x151)
#define CDC_A_MBHC_FSM_CTL_POR			(0x00)
#define CDC_A_MBHC_DBNC_TIMER		(0x152)
#define CDC_A_MBHC_DBNC_TIMER_POR		(0x98)
#define CDC_A_MBHC_BTN0_ZDETL_CTL	(0x153)
#define CDC_A_MBHC_BTN0_ZDETL_CTL_POR		(0x00)
#define CDC_A_MBHC_BTN1_ZDETM_CTL	(0x154)
#define CDC_A_MBHC_BTN1_ZDETM_CTL_POR		(0x20)
#define CDC_A_MBHC_BTN2_ZDETH_CTL	(0x155)
#define CDC_A_MBHC_BTN2_ZDETH_CTL_POR		(0x40)
#define CDC_A_MBHC_BTN3_CTL		(0x156)
#define CDC_A_MBHC_BTN3_CTL_POR			(0x61)
#define CDC_A_MBHC_BTN4_CTL		(0x157)
#define CDC_A_MBHC_BTN4_CTL_POR			(0x80)
#define CDC_A_MBHC_BTN_RESULT		(0x158)
#define CDC_A_MBHC_BTN_RESULT_POR		(0x00)
#define CDC_A_MBHC_ZDET_ELECT_RESULT	(0x159)
#define CDC_A_MBHC_ZDET_ELECT_RESULT_POR	(0x00)
#define CDC_A_TX_1_EN			(0x160)
#define CDC_A_TX_1_EN_POR			(0x03)
#define CDC_A_TX_2_EN			(0x161)
#define CDC_A_TX_2_EN_POR			(0x03)
#define CDC_A_TX_1_2_TEST_CTL_1		(0x162)
#define CDC_A_TX_1_2_TEST_CTL_1_POR		(0xBF)
#define CDC_A_TX_1_2_TEST_CTL_2		(0x163)
#define CDC_A_TX_1_2_TEST_CTL_2_POR		(0x8C)
#define CDC_A_TX_1_2_ATEST_CTL		(0x164)
#define CDC_A_TX_1_2_ATEST_CTL_POR		(0x00)
#define CDC_A_TX_1_2_OPAMP_BIAS		(0x165)
#define CDC_A_TX_1_2_OPAMP_BIAS_POR		(0x6B)
#define CDC_A_TX_1_2_TXFE_CLKDIV		(0x166)
#define CDC_A_TX_1_2_TXFE_CLKDIV_POR		(0x51)
#define CDC_A_TX_3_EN			(0x167)
#define CDC_A_TX_3_EN_POR			(0x02)
#define CDC_A_NCP_EN			(0x180)
#define CDC_A_NCP_EN_POR			(0x26)
#define CDC_A_NCP_CLK			(0x181)
#define CDC_A_NCP_CLK_POR			(0x23)
#define CDC_A_NCP_DEGLITCH		(0x182)
#define CDC_A_NCP_DEGLITCH_POR			(0x5B)
#define CDC_A_NCP_FBCTRL			(0x183)
#define CDC_A_NCP_FBCTRL_FB_CLK_INV_MASK	BIT(5)
#define CDC_A_NCP_FBCTRL_FB_CLK_INV		BIT(5)
#define CDC_A_NCP_FBCTRL_POR			(0x08)
#define CDC_A_NCP_BIAS			(0x184)
#define CDC_A_NCP_BIAS_POR			(0x29)
#define CDC_A_NCP_VCTRL			(0x185)
#define CDC_A_NCP_VCTRL_POR			(0x24)
#define CDC_A_NCP_TEST			(0x186)
#define CDC_A_NCP_TEST_POR			(0x00)
#define CDC_A_NCP_CLIM_ADDR		(0x187)
#define CDC_A_NCP_CLIM_ADDR_POR			(0xD5)
#define CDC_A_RX_CLOCK_DIVIDER		(0x190)
#define CDC_A_RX_CLOCK_DIVIDER_POR		(0xE8)
#define CDC_A_RX_COM_OCP_CTL		(0x191)
#define CDC_A_RX_COM_OCP_CTL_POR		(0xCF)
#define CDC_A_RX_COM_OCP_COUNT		(0x192)
#define CDC_A_RX_COM_OCP_COUNT_POR		(0x6E)
#define CDC_A_RX_COM_BIAS_DAC		(0x193)
#define RX_COM_BIAS_DAC_RX_BIAS_EN_MASK		BIT(7)
#define RX_COM_BIAS_DAC_RX_BIAS_EN_ENABLE	BIT(7)
#define RX_COM_BIAS_DAC_DAC_REF_EN_MASK		BIT(0)
#define RX_COM_BIAS_DAC_DAC_REF_EN_ENABLE	BIT(0)

#define CDC_A_RX_COM_BIAS_DAC_POR		(0x10)
#define CDC_A_RX_HPH_BIAS_PA		(0x194)
#define CDC_A_RX_HPH_BIAS_PA_POR		(0x5A)
#define CDC_A_RX_HPH_BIAS_LDO_OCP	(0x195)
#define CDC_A_RX_HPH_BIAS_LDO_OCP_POR		(0x69)
#define CDC_A_RX_HPH_BIAS_CNP		(0x196)
#define CDC_A_RX_HPH_BIAS_CNP_POR		(0x29)
#define CDC_A_RX_HPH_CNP_EN		(0x197)
#define CDC_A_RX_HPH_CNP_EN_POR			(0x80)
#define CDC_A_RX_HPH_CNP_WG_CTL		(0x198)
#define CDC_A_RX_HPH_CNP_WG_CTL_POR		(0xDA)
#define CDC_A_RX_HPH_CNP_WG_TIME		(0x199)
#define CDC_A_RX_HPH_CNP_WG_TIME_POR		(0x16)
#define CDC_A_RX_HPH_L_TEST		(0x19A)
#define CDC_A_RX_HPH_L_TEST_POR			(0x00)
#define CDC_A_RX_HPH_L_PA_DAC_CTL	(0x19B)
#define RX_HPA_L_PA_DAC_CTL_DATA_RESET_MASK	BIT(1)
#define RX_HPA_L_PA_DAC_CTL_DATA_RESET_RESET	BIT(1)
#define CDC_A_RX_HPH_L_PA_DAC_CTL_POR		(0x20)
#define CDC_A_RX_HPH_R_TEST		(0x19C)
#define CDC_A_RX_HPH_R_TEST_POR			(0x00)
#define CDC_A_RX_HPH_R_PA_DAC_CTL	(0x19D)
#define RX_HPH_R_PA_DAC_CTL_DATA_RESET	BIT(1)
#define RX_HPH_R_PA_DAC_CTL_DATA_RESET_MASK BIT(1)

#define CDC_A_RX_HPH_R_PA_DAC_CTL_POR		(0x20)
#define CDC_A_RX_EAR_CTL			(0x19E)
#define RX_EAR_CTL_SPK_VBAT_LDO_EN_MASK		BIT(0)
#define RX_EAR_CTL_SPK_VBAT_LDO_EN_ENABLE	BIT(0)

#define CDC_A_RX_EAR_CTL_POR			(0x12)
#define CDC_A_RX_ATEST			(0x19F)
#define CDC_A_RX_ATEST_POR			(0x00)
#define CDC_A_RX_HPH_STATUS		(0x1A0)
#define CDC_A_RX_HPH_STATUS_POR			(0x0C)
#define CDC_A_RX_EAR_STATUS		(0x1A1)
#define CDC_A_RX_EAR_STATUS_POR			(0x00)
#define CDC_A_SPKR_DAC_CTL		(0x1B0)
#define SPKR_DAC_CTL_DAC_RESET_MASK		BIT(4)
#define SPKR_DAC_CTL_DAC_RESET_NORMAL		0

#define CDC_A_SPKR_DAC_CTL_POR			(0x83)
#define CDC_A_SPKR_DRV_CLIP_DET		(0x1B1)
#define CDC_A_SPKR_DRV_CLIP_DET_POR		(0x91)
#define CDC_A_SPKR_DRV_CTL		(0x1B2)
#define SPKR_DRV_CTL_DEF_MASK		0xEF
#define SPKR_DRV_CLASSD_PA_EN_MASK		BIT(7)
#define SPKR_DRV_CLASSD_PA_EN_ENABLE		BIT(7)
#define SPKR_DRV_CAL_EN				BIT(6)
#define SPKR_DRV_SETTLE_EN			BIT(5)
#define SPKR_DRV_FW_EN				BIT(3)
#define SPKR_DRV_BOOST_SET			BIT(2)
#define SPKR_DRV_CMFB_SET			BIT(1)
#define SPKR_DRV_GAIN_SET			BIT(0)
#define SPKR_DRV_CTL_DEF_VAL (SPKR_DRV_CLASSD_PA_EN_ENABLE | \
		SPKR_DRV_CAL_EN | SPKR_DRV_SETTLE_EN | \
		SPKR_DRV_FW_EN | SPKR_DRV_BOOST_SET | \
		SPKR_DRV_CMFB_SET | SPKR_DRV_GAIN_SET)
#define CDC_A_SPKR_DRV_CTL_POR			(0x29)
#define CDC_A_SPKR_ANA_BIAS_SET		(0x1B3)
#define CDC_A_SPKR_ANA_BIAS_SET_POR		(0x4D)
#define CDC_A_SPKR_OCP_CTL		(0x1B4)
#define CDC_A_SPKR_OCP_CTL_POR			(0xE1)
#define CDC_A_SPKR_PWRSTG_CTL		(0x1B5)
#define SPKR_PWRSTG_CTL_DAC_EN_MASK	BIT(0)
#define SPKR_PWRSTG_CTL_DAC_EN_ENABLE	BIT(0)
#define SPKR_PWRSTG_CTL_HBRDGE_EN	BIT(6)
#define SPKR_PWRSTG_CTL_CLAMP_EN	BIT(5)
#define SPKR_PWRSTG_CTL_DEADTIME_T20NS	0
#define SPKR_PWRSTG_CTL_DEADTIME_T15NS	BIT(3)
#define SPKR_PWRSTG_CTL_DEADTIME_T10NS	BIT(4)
#define SPKR_PWRSTG_CTL_DEADTIME_T05NS	(BIT(3) | BIT(4))
#define SPKR_PWRSTG_CTL_MASK		0xE0
#define SPKR_PWRSTG_CTL_DEFAULTS	0xE0

#define CDC_A_SPKR_PWRSTG_CTL_POR		(0x1E)
#define CDC_A_SPKR_DRV_MISC		(0x1B6)
#define CDC_A_SPKR_DRV_MISC_POR			(0xCB)
#define CDC_A_SPKR_DRV_DBG		(0x1B7)
#define CDC_A_SPKR_DRV_DBG_POR			(0x00)
#define CDC_A_CURRENT_LIMIT		(0x1C0)
#define CDC_A_CURRENT_LIMIT_POR			(0x02)
#define CDC_A_OUTPUT_VOLTAGE		(0x1C1)
#define CDC_A_OUTPUT_VOLTAGE_POR		(0x14)
#define CDC_A_BYPASS_MODE		(0x1C2)
#define CDC_A_BYPASS_MODE_POR			(0x00)
#define CDC_A_BOOST_EN_CTL		(0x1C3)
#define CDC_A_BOOST_EN_CTL_POR			(0x1F)
#define CDC_A_SLOPE_COMP_IP_ZERO		(0x1C4)
#define CDC_A_SLOPE_COMP_IP_ZERO_POR		(0x8C)
#define CDC_A_RDSON_MAX_DUTY_CYCLE	(0x1C5)
#define CDC_A_RDSON_MAX_DUTY_CYCLE_POR		(0xC0)
#define CDC_A_BOOST_TEST1_1		(0x1C6)
#define CDC_A_BOOST_TEST1_1_POR			(0x00)
#define CDC_A_BOOST_TEST_2		(0x1C7)
#define CDC_A_BOOST_TEST_2_POR			(0x00)
#define CDC_A_SPKR_SAR_STATUS		(0x1C8)
#define CDC_A_SPKR_SAR_STATUS_POR		(0x00)
#define CDC_A_SPKR_DRV_STATUS		(0x1C9)
#define CDC_A_SPKR_DRV_STATUS_POR		(0x00)
#define CDC_A_PBUS_ADD_CSR		(0x1CE)
#define CDC_A_PBUS_ADD_CSR_POR			(0x00)
#define CDC_A_PBUS_ADD_SEL		(0x1CF)
#define CDC_A_PBUS_ADD_SEL_POR			(0x00)
#define CDC_A_SEC_ACCESS			(0x1D0)
#define CDC_A_SEC_ACCESS_POR			(0x00)
#define CDC_A_PERPH_RESET_CTL1		(0x1D8)
#define CDC_A_PERPH_RESET_CTL1_POR		(0x00)
#define CDC_A_PERPH_RESET_CTL2		(0x1D9)
#define CDC_A_PERPH_RESET_CTL2_POR		(0x01)
#define CDC_A_PERPH_RESET_CTL3		(0x1DA)
#define CDC_A_PERPH_RESET_CTL3_POR		(0x05)
#define CDC_A_PERPH_RESET_CTL4		(0x1DB)
#define CDC_A_PERPH_RESET_CTL4_POR		(0x00)
#define CDC_A_INT_TEST1			(0x1E0)
#define CDC_A_INT_TEST1_POR			(0x00)
#define CDC_A_INT_TEST_VAL		(0x1E1)
#define CDC_A_INT_TEST_VAL_POR			(0x00)
#define CDC_A_TRIM_NUM			(0x1F0)
#define CDC_A_TRIM_NUM_POR			(0x04)
#define CDC_A_TRIM_CTRL1			(0x1F1)
#define CDC_A_TRIM_CTRL1_POR			(0x00)
#define CDC_A_TRIM_CTRL2			(0x1F2)
#define CDC_A_TRIM_CTRL2_POR			(0x00)
#define CDC_A_TRIM_CTRL3			(0x1F3)
#define CDC_A_TRIM_CTRL3_POR			(0x00)
#define CDC_A_TRIM_CTRL4			(0x1F4)
#define CDC_A_TRIM_CTRL4_POR			(0x00)

/* Digital part */
#define LPASS_CDC_CLK_RX_RESET_CTL			(0x200)
#define LPASS_CDC_CLK_RX_RESET_CTL_POR				(0x00)
#define LPASS_CDC_CLK_TX_RESET_B1_CTL			(0x204)
#define CLK_RX_RESET_B1_CTL_TX1_RESET_MASK		BIT(0)
#define CLK_RX_RESET_B1_CTL_TX2_RESET_MASK		BIT(1)
#define LPASS_CDC_CLK_TX_RESET_B1_CTL_POR			(0x00)
#define LPASS_CDC_CLK_DMIC_B1_CTL			(0x208)
#define DMIC_B1_CTL_DMIC0_CLK_SEL_MASK			GENMASK(3, 1)
#define DMIC_B1_CTL_DMIC0_CLK_SEL_DIV2			(0x0 << 1)
#define DMIC_B1_CTL_DMIC0_CLK_SEL_DIV3			(0x1 << 1)
#define DMIC_B1_CTL_DMIC0_CLK_SEL_DIV4			(0x2 << 1)
#define DMIC_B1_CTL_DMIC0_CLK_SEL_DIV6			(0x3 << 1)
#define DMIC_B1_CTL_DMIC0_CLK_SEL_DIV16			(0x4 << 1)
#define DMIC_B1_CTL_DMIC0_CLK_EN_MASK			BIT(0)
#define DMIC_B1_CTL_DMIC0_CLK_EN_ENABLE			BIT(0)

#define LPASS_CDC_CLK_DMIC_B1_CTL_POR				(0x00)
#define LPASS_CDC_CLK_RX_I2S_CTL			(0x20C)
#define RX_I2S_CTL_RX_I2S_MODE_MASK			BIT(5)
#define RX_I2S_CTL_RX_I2S_MODE_16			BIT(5)
#define RX_I2S_CTL_RX_I2S_MODE_32			0
#define RX_I2S_CTL_RX_I2S_FS_RATE_MASK			GENMASK(2, 0)
#define RX_I2S_CTL_RX_I2S_FS_RATE_F_8_KHZ		0x0
#define RX_I2S_CTL_RX_I2S_FS_RATE_F_16_KHZ		0x1
#define RX_I2S_CTL_RX_I2S_FS_RATE_F_32_KHZ		0x2
#define RX_I2S_CTL_RX_I2S_FS_RATE_F_48_KHZ		0x3
#define RX_I2S_CTL_RX_I2S_FS_RATE_F_96_KHZ		0x4
#define RX_I2S_CTL_RX_I2S_FS_RATE_F_192_KHZ		0x5
#define LPASS_CDC_CLK_RX_I2S_CTL_POR				(0x13)
#define LPASS_CDC_CLK_OTHR_RESET_B1_CTL			(0x214)
#define LPASS_CDC_CLK_TX_I2S_CTL_POR				(0x13)
#define LPASS_CDC_CLK_TX_I2S_CTL			(0x210)
#define TX_I2S_CTL_TX_I2S_MODE_MASK			BIT(5)
#define TX_I2S_CTL_TX_I2S_MODE_16			BIT(5)
#define TX_I2S_CTL_TX_I2S_MODE_32			0
#define TX_I2S_CTL_TX_I2S_FS_RATE_MASK			GENMASK(2, 0)
#define TX_I2S_CTL_TX_I2S_FS_RATE_F_8_KHZ		0x0
#define TX_I2S_CTL_TX_I2S_FS_RATE_F_16_KHZ		0x1
#define TX_I2S_CTL_TX_I2S_FS_RATE_F_32_KHZ		0x2
#define TX_I2S_CTL_TX_I2S_FS_RATE_F_48_KHZ		0x3
#define TX_I2S_CTL_TX_I2S_FS_RATE_F_96_KHZ		0x4
#define TX_I2S_CTL_TX_I2S_FS_RATE_F_192_KHZ		0x5

#define LPASS_CDC_CLK_TX_I2S_CTL_POR				(0x13)
#define LPASS_CDC_CLK_OTHR_RESET_B1_CTL			(0x214)
#define LPASS_CDC_CLK_OTHR_RESET_B1_CTL_POR			(0x00)
#define LPASS_CDC_CLK_TX_CLK_EN_B1_CTL			(0x218)
#define LPASS_CDC_CLK_TX_CLK_EN_B1_CTL_POR			(0x00)
#define LPASS_CDC_CLK_OTHR_CTL			(0x21C)
#define LPASS_CDC_CLK_OTHR_CTL_POR				(0x04)
#define LPASS_CDC_CLK_RX_B1_CTL			(0x220)
#define LPASS_CDC_CLK_RX_B1_CTL_POR				(0x00)
#define LPASS_CDC_CLK_MCLK_CTL			(0x224)
#define MCLK_CTL_MCLK_EN_MASK			BIT(0)
#define MCLK_CTL_MCLK_EN_ENABLE			BIT(0)
#define MCLK_CTL_MCLK_EN_DISABLE		0
#define LPASS_CDC_CLK_MCLK_CTL_POR				(0x00)
#define LPASS_CDC_CLK_PDM_CTL			(0x228)
#define LPASS_CDC_CLK_PDM_CTL_PDM_EN_MASK	BIT(0)
#define LPASS_CDC_CLK_PDM_CTL_PDM_EN		BIT(0)
#define LPASS_CDC_CLK_PDM_CTL_PDM_CLK_SEL_MASK	BIT(1)
#define LPASS_CDC_CLK_PDM_CTL_PDM_CLK_SEL_FB	BIT(1)
#define LPASS_CDC_CLK_PDM_CTL_PDM_CLK_PDM_CLK	0

#define LPASS_CDC_CLK_PDM_CTL_POR				(0x00)
#define LPASS_CDC_CLK_SD_CTL			(0x22C)
#define LPASS_CDC_CLK_SD_CTL_POR				(0x00)
#define LPASS_CDC_RX1_B1_CTL			(0x240)
#define LPASS_CDC_RX1_B1_CTL_POR				(0x00)
#define LPASS_CDC_RX2_B1_CTL			(0x260)
#define LPASS_CDC_RX2_B1_CTL_POR				(0x00)
#define LPASS_CDC_RX3_B1_CTL			(0x280)
#define LPASS_CDC_RX3_B1_CTL_POR				(0x00)
#define LPASS_CDC_RX1_B2_CTL			(0x244)
#define LPASS_CDC_RX1_B2_CTL_POR				(0x00)
#define LPASS_CDC_RX2_B2_CTL			(0x264)
#define LPASS_CDC_RX2_B2_CTL_POR				(0x00)
#define LPASS_CDC_RX3_B2_CTL			(0x284)
#define LPASS_CDC_RX3_B2_CTL_POR				(0x00)
#define LPASS_CDC_RX1_B3_CTL			(0x248)
#define LPASS_CDC_RX1_B3_CTL_POR				(0x00)
#define LPASS_CDC_RX2_B3_CTL			(0x268)
#define LPASS_CDC_RX2_B3_CTL_POR				(0x00)
#define LPASS_CDC_RX3_B3_CTL			(0x288)
#define LPASS_CDC_RX3_B3_CTL_POR				(0x00)
#define LPASS_CDC_RX1_B4_CTL			(0x24C)
#define LPASS_CDC_RX1_B4_CTL_POR				(0x00)
#define LPASS_CDC_RX2_B4_CTL			(0x26C)
#define LPASS_CDC_RX2_B4_CTL_POR				(0x00)
#define LPASS_CDC_RX3_B4_CTL			(0x28C)
#define LPASS_CDC_RX3_B4_CTL_POR				(0x00)
#define LPASS_CDC_RX1_B5_CTL			(0x250)
#define LPASS_CDC_RX1_B5_CTL_POR				(0x68)
#define LPASS_CDC_RX2_B5_CTL			(0x270)
#define LPASS_CDC_RX2_B5_CTL_POR				(0x68)
#define LPASS_CDC_RX3_B5_CTL			(0x290)
#define LPASS_CDC_RX3_B5_CTL_POR				(0x68)
#define LPASS_CDC_RX1_B6_CTL			(0x254)
#define RXn_B6_CTL_MUTE_MASK			BIT(0)
#define RXn_B6_CTL_MUTE_ENABLE			BIT(0)
#define RXn_B6_CTL_MUTE_DISABLE			0
#define LPASS_CDC_RX1_B6_CTL_POR				(0x00)
#define LPASS_CDC_RX2_B6_CTL			(0x274)
#define LPASS_CDC_RX2_B6_CTL_POR				(0x00)
#define LPASS_CDC_RX3_B6_CTL			(0x294)
#define LPASS_CDC_RX3_B6_CTL_POR				(0x00)
#define LPASS_CDC_RX1_VOL_CTL_B1_CTL			(0x258)
#define LPASS_CDC_RX1_VOL_CTL_B1_CTL_POR			(0x00)
#define LPASS_CDC_RX2_VOL_CTL_B1_CTL			(0x278)
#define LPASS_CDC_RX2_VOL_CTL_B1_CTL_POR			(0x00)
#define LPASS_CDC_RX3_VOL_CTL_B1_CTL			(0x298)
#define LPASS_CDC_RX3_VOL_CTL_B1_CTL_POR			(0x00)
#define LPASS_CDC_RX1_VOL_CTL_B2_CTL			(0x25C)
#define LPASS_CDC_RX1_VOL_CTL_B2_CTL_POR			(0x00)
#define LPASS_CDC_RX2_VOL_CTL_B2_CTL			(0x27C)
#define LPASS_CDC_RX2_VOL_CTL_B2_CTL_POR			(0x00)
#define LPASS_CDC_RX3_VOL_CTL_B2_CTL			(0x29C)
#define LPASS_CDC_RX3_VOL_CTL_B2_CTL_POR			(0x00)
#define LPASS_CDC_TOP_GAIN_UPDATE			(0x2A0)
#define LPASS_CDC_TOP_GAIN_UPDATE_POR				(0x00)
#define LPASS_CDC_TOP_CTL				(0x2A4)
#define TOP_CTL_DIG_MCLK_FREQ_MASK			BIT(0)
#define TOP_CTL_DIG_MCLK_FREQ_F_12_288MHZ		0
#define TOP_CTL_DIG_MCLK_FREQ_F_9_6MHZ			BIT(0)

#define LPASS_CDC_TOP_CTL_POR					(0x01)
#define LPASS_CDC_DEBUG_DESER1_CTL			(0x2E0)
#define LPASS_CDC_DEBUG_DESER1_CTL_POR				(0x00)
#define LPASS_CDC_DEBUG_DESER2_CTL			(0x2E4)
#define LPASS_CDC_DEBUG_DESER2_CTL_POR				(0x00)
#define LPASS_CDC_DEBUG_B1_CTL_CFG			(0x2E8)
#define LPASS_CDC_DEBUG_B1_CTL_CFG_POR				(0x00)
#define LPASS_CDC_DEBUG_B2_CTL_CFG			(0x2EC)
#define LPASS_CDC_DEBUG_B2_CTL_CFG_POR				(0x00)
#define LPASS_CDC_DEBUG_B3_CTL_CFG			(0x2F0)
#define LPASS_CDC_DEBUG_B3_CTL_CFG_POR				(0x00)
#define LPASS_CDC_IIR1_GAIN_B1_CTL			(0x300)
#define LPASS_CDC_IIR1_GAIN_B1_CTL_POR				(0x00)
#define LPASS_CDC_IIR2_GAIN_B1_CTL			(0x340)
#define LPASS_CDC_IIR2_GAIN_B1_CTL_POR				(0x00)
#define LPASS_CDC_IIR1_GAIN_B2_CTL			(0x304)
#define LPASS_CDC_IIR1_GAIN_B2_CTL_POR				(0x00)
#define LPASS_CDC_IIR2_GAIN_B2_CTL			(0x344)
#define LPASS_CDC_IIR2_GAIN_B2_CTL_POR				(0x00)
#define LPASS_CDC_IIR1_GAIN_B3_CTL			(0x308)
#define LPASS_CDC_IIR1_GAIN_B3_CTL_POR				(0x00)
#define LPASS_CDC_IIR2_GAIN_B3_CTL			(0x348)
#define LPASS_CDC_IIR2_GAIN_B3_CTL_POR				(0x00)
#define LPASS_CDC_IIR1_GAIN_B4_CTL			(0x30C)
#define LPASS_CDC_IIR1_GAIN_B4_CTL_POR				(0x00)
#define LPASS_CDC_IIR2_GAIN_B4_CTL			(0x34C)
#define LPASS_CDC_IIR2_GAIN_B4_CTL_POR				(0x00)
#define LPASS_CDC_IIR1_GAIN_B5_CTL			(0x310)
#define LPASS_CDC_IIR1_GAIN_B5_CTL_POR				(0x00)
#define LPASS_CDC_IIR2_GAIN_B5_CTL			(0x350)
#define LPASS_CDC_IIR2_GAIN_B5_CTL_POR				(0x00)
#define LPASS_CDC_IIR1_GAIN_B6_CTL			(0x314)
#define LPASS_CDC_IIR1_GAIN_B6_CTL_POR				(0x00)
#define LPASS_CDC_IIR2_GAIN_B6_CTL			(0x354)
#define LPASS_CDC_IIR2_GAIN_B6_CTL_POR				(0x00)
#define LPASS_CDC_IIR1_GAIN_B7_CTL			(0x318)
#define LPASS_CDC_IIR1_GAIN_B7_CTL_POR				(0x00)
#define LPASS_CDC_IIR2_GAIN_B7_CTL			(0x358)
#define LPASS_CDC_IIR2_GAIN_B7_CTL_POR				(0x00)
#define LPASS_CDC_IIR1_GAIN_B8_CTL			(0x31C)
#define LPASS_CDC_IIR1_GAIN_B8_CTL_POR				(0x00)
#define LPASS_CDC_IIR2_GAIN_B8_CTL			(0x35C)
#define LPASS_CDC_IIR2_GAIN_B8_CTL_POR				(0x00)
#define LPASS_CDC_IIR1_CTL			(0x320)
#define LPASS_CDC_IIR1_CTL_POR				(0x40)
#define LPASS_CDC_IIR2_CTL			(0x360)
#define LPASS_CDC_IIR2_CTL_POR				(0x40)
#define LPASS_CDC_IIR1_GAIN_TIMER_CTL			(0x324)
#define LPASS_CDC_IIR1_GAIN_TIMER_CTL_POR			(0x00)
#define LPASS_CDC_IIR2_GAIN_TIMER_CTL			(0x364)
#define LPASS_CDC_IIR2_GAIN_TIMER_CTL_POR			(0x00)
#define LPASS_CDC_IIR1_COEF_B1_CTL			(0x328)
#define LPASS_CDC_IIR1_COEF_B1_CTL_POR				(0x00)
#define LPASS_CDC_IIR2_COEF_B1_CTL			(0x368)
#define LPASS_CDC_IIR2_COEF_B1_CTL_POR				(0x00)
#define LPASS_CDC_IIR1_COEF_B2_CTL			(0x32C)
#define LPASS_CDC_IIR1_COEF_B2_CTL_POR				(0x00)
#define LPASS_CDC_IIR2_COEF_B2_CTL			(0x36C)
#define LPASS_CDC_IIR2_COEF_B2_CTL_POR				(0x00)
#define LPASS_CDC_CONN_RX1_B1_CTL			(0x380)
#define LPASS_CDC_CONN_RX1_B1_CTL_POR				(0x00)
#define LPASS_CDC_CONN_RX1_B2_CTL			(0x384)
#define LPASS_CDC_CONN_RX1_B2_CTL_POR				(0x00)
#define LPASS_CDC_CONN_RX1_B3_CTL			(0x388)
#define LPASS_CDC_CONN_RX1_B3_CTL_POR				(0x00)
#define LPASS_CDC_CONN_RX2_B1_CTL			(0x38C)
#define LPASS_CDC_CONN_RX2_B1_CTL_POR				(0x00)
#define LPASS_CDC_CONN_RX2_B2_CTL			(0x390)
#define LPASS_CDC_CONN_RX2_B2_CTL_POR				(0x00)
#define LPASS_CDC_CONN_RX2_B3_CTL			(0x394)
#define LPASS_CDC_CONN_RX2_B3_CTL_POR				(0x00)
#define LPASS_CDC_CONN_RX3_B1_CTL			(0x398)
#define LPASS_CDC_CONN_RX3_B1_CTL_POR				(0x00)
#define LPASS_CDC_CONN_RX3_B2_CTL			(0x39C)
#define LPASS_CDC_CONN_RX3_B2_CTL_POR				(0x00)
#define LPASS_CDC_CONN_TX_B1_CTL			(0x3A0)
#define LPASS_CDC_CONN_TX_B1_CTL_POR				(0x00)
#define LPASS_CDC_CONN_EQ1_B1_CTL			(0x3A8)
#define LPASS_CDC_CONN_EQ1_B1_CTL_POR				(0x00)
#define LPASS_CDC_CONN_EQ1_B2_CTL			(0x3AC)
#define LPASS_CDC_CONN_EQ1_B2_CTL_POR				(0x00)
#define LPASS_CDC_CONN_EQ1_B3_CTL			(0x3B0)
#define LPASS_CDC_CONN_EQ1_B3_CTL_POR				(0x00)
#define LPASS_CDC_CONN_EQ1_B4_CTL			(0x3B4)
#define LPASS_CDC_CONN_EQ1_B4_CTL_POR				(0x00)
#define LPASS_CDC_CONN_EQ2_B1_CTL			(0x3B8)
#define LPASS_CDC_CONN_EQ2_B1_CTL_POR				(0x00)
#define LPASS_CDC_CONN_EQ2_B2_CTL			(0x3BC)
#define LPASS_CDC_CONN_EQ2_B2_CTL_POR				(0x00)
#define LPASS_CDC_CONN_EQ2_B3_CTL			(0x3C0)
#define LPASS_CDC_CONN_EQ2_B3_CTL_POR				(0x00)
#define LPASS_CDC_CONN_EQ2_B4_CTL			(0x3C4)
#define LPASS_CDC_CONN_EQ2_B4_CTL_POR				(0x00)
#define LPASS_CDC_CONN_TX_I2S_SD1_CTL			(0x3C8)
#define LPASS_CDC_CONN_TX_I2S_SD1_CTL_POR			(0x00)
#define LPASS_CDC_TX1_VOL_CTL_TIMER			(0x480)
#define LPASS_CDC_TX1_VOL_CTL_TIMER_POR			(0x00)
#define LPASS_CDC_TX2_VOL_CTL_TIMER			(0x4A0)
#define LPASS_CDC_TX2_VOL_CTL_TIMER_POR			(0x00)
#define LPASS_CDC_TX1_VOL_CTL_GAIN			(0x484)
#define LPASS_CDC_TX1_VOL_CTL_GAIN_POR				(0x00)
#define LPASS_CDC_TX2_VOL_CTL_GAIN			(0x4A4)
#define LPASS_CDC_TX2_VOL_CTL_GAIN_POR				(0x00)
#define LPASS_CDC_TX1_VOL_CTL_CFG			(0x488)
#define TX_VOL_CTL_CFG_MUTE_EN_MASK			BIT(0)
#define TX_VOL_CTL_CFG_MUTE_EN_ENABLE			BIT(0)

#define LPASS_CDC_TX1_VOL_CTL_CFG_POR				(0x00)
#define LPASS_CDC_TX2_VOL_CTL_CFG			(0x4A8)
#define LPASS_CDC_TX2_VOL_CTL_CFG_POR				(0x00)
#define LPASS_CDC_TX1_MUX_CTL			(0x48C)
#define TX_MUX_CTL_CUT_OFF_FREQ_MASK			GENMASK(5, 4)
#define TX_MUX_CTL_CUT_OFF_FREQ_SHIFT			4
#define TX_MUX_CTL_CUT_OFF_FREQ_CF_NEG_3DB_4HZ		(0x0 << 4)
#define TX_MUX_CTL_CUT_OFF_FREQ_CF_NEG_3DB_75HZ		(0x1 << 4)
#define TX_MUX_CTL_CUT_OFF_FREQ_CF_NEG_3DB_150HZ	(0x2 << 4)
#define TX_MUX_CTL_HPF_BP_SEL_MASK			BIT(3)
#define TX_MUX_CTL_HPF_BP_SEL_BYPASS			BIT(3)
#define TX_MUX_CTL_HPF_BP_SEL_NO_BYPASS			0

#define LPASS_CDC_TX1_MUX_CTL_POR				(0x00)
#define LPASS_CDC_TX2_MUX_CTL			(0x4AC)
#define LPASS_CDC_TX2_MUX_CTL_POR				(0x00)
#define LPASS_CDC_TX1_CLK_FS_CTL			(0x490)
#define LPASS_CDC_TX1_CLK_FS_CTL_POR				(0x03)
#define LPASS_CDC_TX2_CLK_FS_CTL			(0x4B0)
#define LPASS_CDC_TX2_CLK_FS_CTL_POR				(0x03)
#define LPASS_CDC_TX1_DMIC_CTL			(0x494)
#define LPASS_CDC_TX1_DMIC_CTL_POR				(0x00)
#define LPASS_CDC_TX2_DMIC_CTL			(0x4B4)
#define TXN_DMIC_CTL_CLK_SEL_MASK		GENMASK(2, 0)
#define TXN_DMIC_CTL_CLK_SEL_DIV2		0x0
#define TXN_DMIC_CTL_CLK_SEL_DIV3		0x1
#define TXN_DMIC_CTL_CLK_SEL_DIV4		0x2
#define TXN_DMIC_CTL_CLK_SEL_DIV6		0x3
#define TXN_DMIC_CTL_CLK_SEL_DIV16		0x4
#define LPASS_CDC_TX2_DMIC_CTL_POR				(0x00)
#endif
