Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Sat Oct 21 23:21:20 2023
| Host         : DESKTOP-U8QJIBE running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file UartRxHandler_control_sets_placed.rpt
| Design       : UartRxHandler
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     9 |
|    Minimum number of control sets                        |     9 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    32 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     9 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |     5 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             300 |           97 |
| No           | No                    | Yes                    |              21 |            7 |
| No           | Yes                   | No                     |              37 |           14 |
| Yes          | No                    | No                     |              14 |            7 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              60 |           27 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------+-------------------------------------------------------------------------+------------------------+------------------+----------------+--------------+
|       Clock Signal      |                              Enable Signal                              |    Set/Reset Signal    | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------+-------------------------------------------------------------------------+------------------------+------------------+----------------+--------------+
|  Segs/DIVISOR/new_clock |                                                                         | CORE/reset             |                3 |              3 |         1.00 |
|  clk_IBUF_BUFG          | CORE/DELAY/count_reg[0]_1[0]                                            | CORE/reset             |                6 |              8 |         1.33 |
|  clk_IBUF_BUFG          | uart/uart_rx_blk/rx_data[7]_i_1_n_0                                     | CORE/reset             |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG          | CORE/CORDIC/U0/i_synth/i_synth/gen_sqrt.square_root/gen_rdy_int/rdy_int |                        |                7 |             14 |         2.00 |
|  clk_IBUF_BUFG          | CORE/DELAY/count_reg[1]_0[0]                                            | CORE/reset             |                7 |             18 |         2.57 |
|  clk_IBUF_BUFG          |                                                                         | uart/uart_tx_blk/SR[0] |                5 |             19 |         3.80 |
|  clk_IBUF_BUFG          | CORE/DELAY/E[0]                                                         | CORE/reset             |                9 |             26 |         2.89 |
|  clk_IBUF_BUFG          |                                                                         | CORE/reset             |               13 |             36 |         2.77 |
|  clk_IBUF_BUFG          |                                                                         |                        |               97 |            321 |         3.31 |
+-------------------------+-------------------------------------------------------------------------+------------------------+------------------+----------------+--------------+


