--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 573 paths analyzed, 41 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.132ns.
--------------------------------------------------------------------------------
Slack:                  15.868ns (requirement - (data path - clock path skew + uncertainty))
  Source:               numbersDisplay/ctr/M_ctr_q_11 (FF)
  Destination:          numbersDisplay/ctr/M_ctr_q_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.083ns (Levels of Logic = 3)
  Clock Path Skew:      -0.014ns (0.183 - 0.197)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: numbersDisplay/ctr/M_ctr_q_11 to numbersDisplay/ctr/M_ctr_q_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y38.AQ      Tcko                  0.430   numbersDisplay/ctr/M_ctr_q[14]
                                                       numbersDisplay/ctr/M_ctr_q_11
    SLICE_X15Y37.A2      net (fanout=2)        0.993   numbersDisplay/ctr/M_ctr_q[11]
    SLICE_X15Y37.A       Tilo                  0.259   numbersDisplay/ctr/Mcount_M_ctr_q_val2
                                                       numbersDisplay/ctr/Mcount_M_ctr_q_val2
    SLICE_X13Y35.B1      net (fanout=1)        0.940   numbersDisplay/ctr/Mcount_M_ctr_q_val2
    SLICE_X13Y35.B       Tilo                  0.259   numbersDisplay/ctr/M_ctr_q[2]
                                                       numbersDisplay/ctr/Mcount_M_ctr_q_val4
    SLICE_X13Y39.C4      net (fanout=19)       0.829   numbersDisplay/ctr/Mcount_M_ctr_q_val
    SLICE_X13Y39.CLK     Tas                   0.373   M_ctr_q_18
                                                       numbersDisplay/ctr/M_ctr_q_18_rstpot
                                                       numbersDisplay/ctr/M_ctr_q_18
    -------------------------------------------------  ---------------------------
    Total                                      4.083ns (1.321ns logic, 2.762ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------
Slack:                  15.904ns (requirement - (data path - clock path skew + uncertainty))
  Source:               numbersDisplay/ctr/M_ctr_q_11 (FF)
  Destination:          numbersDisplay/ctr/M_ctr_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.061ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: numbersDisplay/ctr/M_ctr_q_11 to numbersDisplay/ctr/M_ctr_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y38.AQ      Tcko                  0.430   numbersDisplay/ctr/M_ctr_q[14]
                                                       numbersDisplay/ctr/M_ctr_q_11
    SLICE_X15Y37.A2      net (fanout=2)        0.993   numbersDisplay/ctr/M_ctr_q[11]
    SLICE_X15Y37.A       Tilo                  0.259   numbersDisplay/ctr/Mcount_M_ctr_q_val2
                                                       numbersDisplay/ctr/Mcount_M_ctr_q_val2
    SLICE_X13Y35.B1      net (fanout=1)        0.940   numbersDisplay/ctr/Mcount_M_ctr_q_val2
    SLICE_X13Y35.B       Tilo                  0.259   numbersDisplay/ctr/M_ctr_q[2]
                                                       numbersDisplay/ctr/Mcount_M_ctr_q_val4
    SLICE_X13Y38.C4      net (fanout=19)       0.807   numbersDisplay/ctr/Mcount_M_ctr_q_val
    SLICE_X13Y38.CLK     Tas                   0.373   numbersDisplay/ctr/M_ctr_q[14]
                                                       numbersDisplay/ctr/M_ctr_q_13_rstpot
                                                       numbersDisplay/ctr/M_ctr_q_13
    -------------------------------------------------  ---------------------------
    Total                                      4.061ns (1.321ns logic, 2.740ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------
Slack:                  15.934ns (requirement - (data path - clock path skew + uncertainty))
  Source:               numbersDisplay/ctr/M_ctr_q_11 (FF)
  Destination:          numbersDisplay/ctr/M_ctr_q_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.031ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: numbersDisplay/ctr/M_ctr_q_11 to numbersDisplay/ctr/M_ctr_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y38.AQ      Tcko                  0.430   numbersDisplay/ctr/M_ctr_q[14]
                                                       numbersDisplay/ctr/M_ctr_q_11
    SLICE_X15Y37.A2      net (fanout=2)        0.993   numbersDisplay/ctr/M_ctr_q[11]
    SLICE_X15Y37.A       Tilo                  0.259   numbersDisplay/ctr/Mcount_M_ctr_q_val2
                                                       numbersDisplay/ctr/Mcount_M_ctr_q_val2
    SLICE_X13Y35.B1      net (fanout=1)        0.940   numbersDisplay/ctr/Mcount_M_ctr_q_val2
    SLICE_X13Y35.B       Tilo                  0.259   numbersDisplay/ctr/M_ctr_q[2]
                                                       numbersDisplay/ctr/Mcount_M_ctr_q_val4
    SLICE_X13Y38.D4      net (fanout=19)       0.777   numbersDisplay/ctr/Mcount_M_ctr_q_val
    SLICE_X13Y38.CLK     Tas                   0.373   numbersDisplay/ctr/M_ctr_q[14]
                                                       numbersDisplay/ctr/M_ctr_q_14_rstpot
                                                       numbersDisplay/ctr/M_ctr_q_14
    -------------------------------------------------  ---------------------------
    Total                                      4.031ns (1.321ns logic, 2.710ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------
Slack:                  15.958ns (requirement - (data path - clock path skew + uncertainty))
  Source:               numbersDisplay/ctr/M_ctr_q_11 (FF)
  Destination:          numbersDisplay/ctr/M_ctr_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.993ns (Levels of Logic = 3)
  Clock Path Skew:      -0.014ns (0.183 - 0.197)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: numbersDisplay/ctr/M_ctr_q_11 to numbersDisplay/ctr/M_ctr_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y38.AQ      Tcko                  0.430   numbersDisplay/ctr/M_ctr_q[14]
                                                       numbersDisplay/ctr/M_ctr_q_11
    SLICE_X15Y37.A2      net (fanout=2)        0.993   numbersDisplay/ctr/M_ctr_q[11]
    SLICE_X15Y37.A       Tilo                  0.259   numbersDisplay/ctr/Mcount_M_ctr_q_val2
                                                       numbersDisplay/ctr/Mcount_M_ctr_q_val2
    SLICE_X13Y35.B1      net (fanout=1)        0.940   numbersDisplay/ctr/Mcount_M_ctr_q_val2
    SLICE_X13Y35.B       Tilo                  0.259   numbersDisplay/ctr/M_ctr_q[2]
                                                       numbersDisplay/ctr/Mcount_M_ctr_q_val4
    SLICE_X13Y39.A5      net (fanout=19)       0.739   numbersDisplay/ctr/Mcount_M_ctr_q_val
    SLICE_X13Y39.CLK     Tas                   0.373   M_ctr_q_18
                                                       numbersDisplay/ctr/M_ctr_q_16_rstpot
                                                       numbersDisplay/ctr/M_ctr_q_16
    -------------------------------------------------  ---------------------------
    Total                                      3.993ns (1.321ns logic, 2.672ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------
Slack:                  15.989ns (requirement - (data path - clock path skew + uncertainty))
  Source:               numbersDisplay/ctr/M_ctr_q_11 (FF)
  Destination:          numbersDisplay/ctr/M_ctr_q_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.976ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: numbersDisplay/ctr/M_ctr_q_11 to numbersDisplay/ctr/M_ctr_q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y38.AQ      Tcko                  0.430   numbersDisplay/ctr/M_ctr_q[14]
                                                       numbersDisplay/ctr/M_ctr_q_11
    SLICE_X15Y37.A2      net (fanout=2)        0.993   numbersDisplay/ctr/M_ctr_q[11]
    SLICE_X15Y37.A       Tilo                  0.259   numbersDisplay/ctr/Mcount_M_ctr_q_val2
                                                       numbersDisplay/ctr/Mcount_M_ctr_q_val2
    SLICE_X13Y35.B1      net (fanout=1)        0.940   numbersDisplay/ctr/Mcount_M_ctr_q_val2
    SLICE_X13Y35.B       Tilo                  0.259   numbersDisplay/ctr/M_ctr_q[2]
                                                       numbersDisplay/ctr/Mcount_M_ctr_q_val4
    SLICE_X13Y38.B5      net (fanout=19)       0.722   numbersDisplay/ctr/Mcount_M_ctr_q_val
    SLICE_X13Y38.CLK     Tas                   0.373   numbersDisplay/ctr/M_ctr_q[14]
                                                       numbersDisplay/ctr/M_ctr_q_12_rstpot
                                                       numbersDisplay/ctr/M_ctr_q_12
    -------------------------------------------------  ---------------------------
    Total                                      3.976ns (1.321ns logic, 2.655ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------
Slack:                  15.994ns (requirement - (data path - clock path skew + uncertainty))
  Source:               numbersDisplay/ctr/M_ctr_q_11 (FF)
  Destination:          numbersDisplay/ctr/M_ctr_q_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.971ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: numbersDisplay/ctr/M_ctr_q_11 to numbersDisplay/ctr/M_ctr_q_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y38.AQ      Tcko                  0.430   numbersDisplay/ctr/M_ctr_q[14]
                                                       numbersDisplay/ctr/M_ctr_q_11
    SLICE_X15Y37.A2      net (fanout=2)        0.993   numbersDisplay/ctr/M_ctr_q[11]
    SLICE_X15Y37.A       Tilo                  0.259   numbersDisplay/ctr/Mcount_M_ctr_q_val2
                                                       numbersDisplay/ctr/Mcount_M_ctr_q_val2
    SLICE_X13Y35.B1      net (fanout=1)        0.940   numbersDisplay/ctr/Mcount_M_ctr_q_val2
    SLICE_X13Y35.B       Tilo                  0.259   numbersDisplay/ctr/M_ctr_q[2]
                                                       numbersDisplay/ctr/Mcount_M_ctr_q_val4
    SLICE_X13Y38.A5      net (fanout=19)       0.717   numbersDisplay/ctr/Mcount_M_ctr_q_val
    SLICE_X13Y38.CLK     Tas                   0.373   numbersDisplay/ctr/M_ctr_q[14]
                                                       numbersDisplay/ctr/M_ctr_q_11_rstpot
                                                       numbersDisplay/ctr/M_ctr_q_11
    -------------------------------------------------  ---------------------------
    Total                                      3.971ns (1.321ns logic, 2.650ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------
Slack:                  16.045ns (requirement - (data path - clock path skew + uncertainty))
  Source:               numbersDisplay/ctr/M_ctr_q_11 (FF)
  Destination:          numbersDisplay/ctr/M_ctr_q_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.906ns (Levels of Logic = 3)
  Clock Path Skew:      -0.014ns (0.183 - 0.197)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: numbersDisplay/ctr/M_ctr_q_11 to numbersDisplay/ctr/M_ctr_q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y38.AQ      Tcko                  0.430   numbersDisplay/ctr/M_ctr_q[14]
                                                       numbersDisplay/ctr/M_ctr_q_11
    SLICE_X15Y37.A2      net (fanout=2)        0.993   numbersDisplay/ctr/M_ctr_q[11]
    SLICE_X15Y37.A       Tilo                  0.259   numbersDisplay/ctr/Mcount_M_ctr_q_val2
                                                       numbersDisplay/ctr/Mcount_M_ctr_q_val2
    SLICE_X13Y35.B1      net (fanout=1)        0.940   numbersDisplay/ctr/Mcount_M_ctr_q_val2
    SLICE_X13Y35.B       Tilo                  0.259   numbersDisplay/ctr/M_ctr_q[2]
                                                       numbersDisplay/ctr/Mcount_M_ctr_q_val4
    SLICE_X13Y39.B6      net (fanout=19)       0.652   numbersDisplay/ctr/Mcount_M_ctr_q_val
    SLICE_X13Y39.CLK     Tas                   0.373   M_ctr_q_18
                                                       numbersDisplay/ctr/M_ctr_q_17_rstpot
                                                       numbersDisplay/ctr/M_ctr_q_17
    -------------------------------------------------  ---------------------------
    Total                                      3.906ns (1.321ns logic, 2.585ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------
Slack:                  16.059ns (requirement - (data path - clock path skew + uncertainty))
  Source:               numbersDisplay/ctr/M_ctr_q_11 (FF)
  Destination:          numbersDisplay/ctr/M_ctr_q_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.889ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (0.286 - 0.303)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: numbersDisplay/ctr/M_ctr_q_11 to numbersDisplay/ctr/M_ctr_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y38.AQ      Tcko                  0.430   numbersDisplay/ctr/M_ctr_q[14]
                                                       numbersDisplay/ctr/M_ctr_q_11
    SLICE_X15Y37.A2      net (fanout=2)        0.993   numbersDisplay/ctr/M_ctr_q[11]
    SLICE_X15Y37.A       Tilo                  0.259   numbersDisplay/ctr/Mcount_M_ctr_q_val2
                                                       numbersDisplay/ctr/Mcount_M_ctr_q_val2
    SLICE_X13Y35.B1      net (fanout=1)        0.940   numbersDisplay/ctr/Mcount_M_ctr_q_val2
    SLICE_X13Y35.B       Tilo                  0.259   numbersDisplay/ctr/M_ctr_q[2]
                                                       numbersDisplay/ctr/Mcount_M_ctr_q_val4
    SLICE_X14Y38.A6      net (fanout=19)       0.659   numbersDisplay/ctr/Mcount_M_ctr_q_val
    SLICE_X14Y38.CLK     Tas                   0.349   numbersDisplay/ctr/M_ctr_q[15]
                                                       numbersDisplay/ctr/M_ctr_q_15_rstpot
                                                       numbersDisplay/ctr/M_ctr_q_15
    -------------------------------------------------  ---------------------------
    Total                                      3.889ns (1.297ns logic, 2.592ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------
Slack:                  16.099ns (requirement - (data path - clock path skew + uncertainty))
  Source:               numbersDisplay/ctr/M_ctr_q_11 (FF)
  Destination:          numbersDisplay/ctr/M_ctr_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.857ns (Levels of Logic = 3)
  Clock Path Skew:      -0.009ns (0.188 - 0.197)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: numbersDisplay/ctr/M_ctr_q_11 to numbersDisplay/ctr/M_ctr_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y38.AQ      Tcko                  0.430   numbersDisplay/ctr/M_ctr_q[14]
                                                       numbersDisplay/ctr/M_ctr_q_11
    SLICE_X15Y37.A2      net (fanout=2)        0.993   numbersDisplay/ctr/M_ctr_q[11]
    SLICE_X15Y37.A       Tilo                  0.259   numbersDisplay/ctr/Mcount_M_ctr_q_val2
                                                       numbersDisplay/ctr/Mcount_M_ctr_q_val2
    SLICE_X13Y35.B1      net (fanout=1)        0.940   numbersDisplay/ctr/Mcount_M_ctr_q_val2
    SLICE_X13Y35.B       Tilo                  0.259   numbersDisplay/ctr/M_ctr_q[2]
                                                       numbersDisplay/ctr/Mcount_M_ctr_q_val4
    SLICE_X13Y37.C4      net (fanout=19)       0.603   numbersDisplay/ctr/Mcount_M_ctr_q_val
    SLICE_X13Y37.CLK     Tas                   0.373   numbersDisplay/ctr/M_ctr_q[10]
                                                       numbersDisplay/ctr/M_ctr_q_9_rstpot
                                                       numbersDisplay/ctr/M_ctr_q_9
    -------------------------------------------------  ---------------------------
    Total                                      3.857ns (1.321ns logic, 2.536ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------
Slack:                  16.106ns (requirement - (data path - clock path skew + uncertainty))
  Source:               numbersDisplay/ctr/M_ctr_q_9 (FF)
  Destination:          numbersDisplay/ctr/M_ctr_q_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.843ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.183 - 0.199)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: numbersDisplay/ctr/M_ctr_q_9 to numbersDisplay/ctr/M_ctr_q_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y37.CQ      Tcko                  0.430   numbersDisplay/ctr/M_ctr_q[10]
                                                       numbersDisplay/ctr/M_ctr_q_9
    SLICE_X15Y37.A1      net (fanout=2)        0.753   numbersDisplay/ctr/M_ctr_q[9]
    SLICE_X15Y37.A       Tilo                  0.259   numbersDisplay/ctr/Mcount_M_ctr_q_val2
                                                       numbersDisplay/ctr/Mcount_M_ctr_q_val2
    SLICE_X13Y35.B1      net (fanout=1)        0.940   numbersDisplay/ctr/Mcount_M_ctr_q_val2
    SLICE_X13Y35.B       Tilo                  0.259   numbersDisplay/ctr/M_ctr_q[2]
                                                       numbersDisplay/ctr/Mcount_M_ctr_q_val4
    SLICE_X13Y39.C4      net (fanout=19)       0.829   numbersDisplay/ctr/Mcount_M_ctr_q_val
    SLICE_X13Y39.CLK     Tas                   0.373   M_ctr_q_18
                                                       numbersDisplay/ctr/M_ctr_q_18_rstpot
                                                       numbersDisplay/ctr/M_ctr_q_18
    -------------------------------------------------  ---------------------------
    Total                                      3.843ns (1.321ns logic, 2.522ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------
Slack:                  16.129ns (requirement - (data path - clock path skew + uncertainty))
  Source:               numbersDisplay/ctr/M_ctr_q_11 (FF)
  Destination:          numbersDisplay/ctr/M_ctr_q_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.827ns (Levels of Logic = 3)
  Clock Path Skew:      -0.009ns (0.188 - 0.197)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: numbersDisplay/ctr/M_ctr_q_11 to numbersDisplay/ctr/M_ctr_q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y38.AQ      Tcko                  0.430   numbersDisplay/ctr/M_ctr_q[14]
                                                       numbersDisplay/ctr/M_ctr_q_11
    SLICE_X15Y37.A2      net (fanout=2)        0.993   numbersDisplay/ctr/M_ctr_q[11]
    SLICE_X15Y37.A       Tilo                  0.259   numbersDisplay/ctr/Mcount_M_ctr_q_val2
                                                       numbersDisplay/ctr/Mcount_M_ctr_q_val2
    SLICE_X13Y35.B1      net (fanout=1)        0.940   numbersDisplay/ctr/Mcount_M_ctr_q_val2
    SLICE_X13Y35.B       Tilo                  0.259   numbersDisplay/ctr/M_ctr_q[2]
                                                       numbersDisplay/ctr/Mcount_M_ctr_q_val4
    SLICE_X13Y37.D4      net (fanout=19)       0.573   numbersDisplay/ctr/Mcount_M_ctr_q_val
    SLICE_X13Y37.CLK     Tas                   0.373   numbersDisplay/ctr/M_ctr_q[10]
                                                       numbersDisplay/ctr/M_ctr_q_10_rstpot
                                                       numbersDisplay/ctr/M_ctr_q_10
    -------------------------------------------------  ---------------------------
    Total                                      3.827ns (1.321ns logic, 2.506ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------
Slack:                  16.131ns (requirement - (data path - clock path skew + uncertainty))
  Source:               numbersDisplay/ctr/M_ctr_q_9 (FF)
  Destination:          numbersDisplay/ctr/M_ctr_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.821ns (Levels of Logic = 3)
  Clock Path Skew:      -0.013ns (0.186 - 0.199)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: numbersDisplay/ctr/M_ctr_q_9 to numbersDisplay/ctr/M_ctr_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y37.CQ      Tcko                  0.430   numbersDisplay/ctr/M_ctr_q[10]
                                                       numbersDisplay/ctr/M_ctr_q_9
    SLICE_X15Y37.A1      net (fanout=2)        0.753   numbersDisplay/ctr/M_ctr_q[9]
    SLICE_X15Y37.A       Tilo                  0.259   numbersDisplay/ctr/Mcount_M_ctr_q_val2
                                                       numbersDisplay/ctr/Mcount_M_ctr_q_val2
    SLICE_X13Y35.B1      net (fanout=1)        0.940   numbersDisplay/ctr/Mcount_M_ctr_q_val2
    SLICE_X13Y35.B       Tilo                  0.259   numbersDisplay/ctr/M_ctr_q[2]
                                                       numbersDisplay/ctr/Mcount_M_ctr_q_val4
    SLICE_X13Y38.C4      net (fanout=19)       0.807   numbersDisplay/ctr/Mcount_M_ctr_q_val
    SLICE_X13Y38.CLK     Tas                   0.373   numbersDisplay/ctr/M_ctr_q[14]
                                                       numbersDisplay/ctr/M_ctr_q_13_rstpot
                                                       numbersDisplay/ctr/M_ctr_q_13
    -------------------------------------------------  ---------------------------
    Total                                      3.821ns (1.321ns logic, 2.500ns route)
                                                       (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------
Slack:                  16.152ns (requirement - (data path - clock path skew + uncertainty))
  Source:               numbersDisplay/ctr/M_ctr_q_11 (FF)
  Destination:          numbersDisplay/ctr/M_ctr_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.809ns (Levels of Logic = 3)
  Clock Path Skew:      -0.004ns (0.193 - 0.197)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: numbersDisplay/ctr/M_ctr_q_11 to numbersDisplay/ctr/M_ctr_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y38.AQ      Tcko                  0.430   numbersDisplay/ctr/M_ctr_q[14]
                                                       numbersDisplay/ctr/M_ctr_q_11
    SLICE_X15Y37.A2      net (fanout=2)        0.993   numbersDisplay/ctr/M_ctr_q[11]
    SLICE_X15Y37.A       Tilo                  0.259   numbersDisplay/ctr/Mcount_M_ctr_q_val2
                                                       numbersDisplay/ctr/Mcount_M_ctr_q_val2
    SLICE_X13Y35.B1      net (fanout=1)        0.940   numbersDisplay/ctr/Mcount_M_ctr_q_val2
    SLICE_X13Y35.B       Tilo                  0.259   numbersDisplay/ctr/M_ctr_q[2]
                                                       numbersDisplay/ctr/Mcount_M_ctr_q_val4
    SLICE_X13Y35.D2      net (fanout=19)       0.555   numbersDisplay/ctr/Mcount_M_ctr_q_val
    SLICE_X13Y35.CLK     Tas                   0.373   numbersDisplay/ctr/M_ctr_q[2]
                                                       numbersDisplay/ctr/M_ctr_q_2_rstpot
                                                       numbersDisplay/ctr/M_ctr_q_2
    -------------------------------------------------  ---------------------------
    Total                                      3.809ns (1.321ns logic, 2.488ns route)
                                                       (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------
Slack:                  16.154ns (requirement - (data path - clock path skew + uncertainty))
  Source:               numbersDisplay/ctr/M_ctr_q_11 (FF)
  Destination:          numbersDisplay/ctr/M_ctr_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.805ns (Levels of Logic = 3)
  Clock Path Skew:      -0.006ns (0.191 - 0.197)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: numbersDisplay/ctr/M_ctr_q_11 to numbersDisplay/ctr/M_ctr_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y38.AQ      Tcko                  0.430   numbersDisplay/ctr/M_ctr_q[14]
                                                       numbersDisplay/ctr/M_ctr_q_11
    SLICE_X15Y37.A2      net (fanout=2)        0.993   numbersDisplay/ctr/M_ctr_q[11]
    SLICE_X15Y37.A       Tilo                  0.259   numbersDisplay/ctr/Mcount_M_ctr_q_val2
                                                       numbersDisplay/ctr/Mcount_M_ctr_q_val2
    SLICE_X13Y35.B1      net (fanout=1)        0.940   numbersDisplay/ctr/Mcount_M_ctr_q_val2
    SLICE_X13Y35.B       Tilo                  0.259   numbersDisplay/ctr/M_ctr_q[2]
                                                       numbersDisplay/ctr/Mcount_M_ctr_q_val4
    SLICE_X13Y36.C4      net (fanout=19)       0.551   numbersDisplay/ctr/Mcount_M_ctr_q_val
    SLICE_X13Y36.CLK     Tas                   0.373   numbersDisplay/ctr/M_ctr_q[6]
                                                       numbersDisplay/ctr/M_ctr_q_5_rstpot
                                                       numbersDisplay/ctr/M_ctr_q_5
    -------------------------------------------------  ---------------------------
    Total                                      3.805ns (1.321ns logic, 2.484ns route)
                                                       (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------
Slack:                  16.161ns (requirement - (data path - clock path skew + uncertainty))
  Source:               numbersDisplay/ctr/M_ctr_q_9 (FF)
  Destination:          numbersDisplay/ctr/M_ctr_q_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.791ns (Levels of Logic = 3)
  Clock Path Skew:      -0.013ns (0.186 - 0.199)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: numbersDisplay/ctr/M_ctr_q_9 to numbersDisplay/ctr/M_ctr_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y37.CQ      Tcko                  0.430   numbersDisplay/ctr/M_ctr_q[10]
                                                       numbersDisplay/ctr/M_ctr_q_9
    SLICE_X15Y37.A1      net (fanout=2)        0.753   numbersDisplay/ctr/M_ctr_q[9]
    SLICE_X15Y37.A       Tilo                  0.259   numbersDisplay/ctr/Mcount_M_ctr_q_val2
                                                       numbersDisplay/ctr/Mcount_M_ctr_q_val2
    SLICE_X13Y35.B1      net (fanout=1)        0.940   numbersDisplay/ctr/Mcount_M_ctr_q_val2
    SLICE_X13Y35.B       Tilo                  0.259   numbersDisplay/ctr/M_ctr_q[2]
                                                       numbersDisplay/ctr/Mcount_M_ctr_q_val4
    SLICE_X13Y38.D4      net (fanout=19)       0.777   numbersDisplay/ctr/Mcount_M_ctr_q_val
    SLICE_X13Y38.CLK     Tas                   0.373   numbersDisplay/ctr/M_ctr_q[14]
                                                       numbersDisplay/ctr/M_ctr_q_14_rstpot
                                                       numbersDisplay/ctr/M_ctr_q_14
    -------------------------------------------------  ---------------------------
    Total                                      3.791ns (1.321ns logic, 2.470ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------
Slack:                  16.184ns (requirement - (data path - clock path skew + uncertainty))
  Source:               numbersDisplay/ctr/M_ctr_q_11 (FF)
  Destination:          numbersDisplay/ctr/M_ctr_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.775ns (Levels of Logic = 3)
  Clock Path Skew:      -0.006ns (0.191 - 0.197)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: numbersDisplay/ctr/M_ctr_q_11 to numbersDisplay/ctr/M_ctr_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y38.AQ      Tcko                  0.430   numbersDisplay/ctr/M_ctr_q[14]
                                                       numbersDisplay/ctr/M_ctr_q_11
    SLICE_X15Y37.A2      net (fanout=2)        0.993   numbersDisplay/ctr/M_ctr_q[11]
    SLICE_X15Y37.A       Tilo                  0.259   numbersDisplay/ctr/Mcount_M_ctr_q_val2
                                                       numbersDisplay/ctr/Mcount_M_ctr_q_val2
    SLICE_X13Y35.B1      net (fanout=1)        0.940   numbersDisplay/ctr/Mcount_M_ctr_q_val2
    SLICE_X13Y35.B       Tilo                  0.259   numbersDisplay/ctr/M_ctr_q[2]
                                                       numbersDisplay/ctr/Mcount_M_ctr_q_val4
    SLICE_X13Y36.D4      net (fanout=19)       0.521   numbersDisplay/ctr/Mcount_M_ctr_q_val
    SLICE_X13Y36.CLK     Tas                   0.373   numbersDisplay/ctr/M_ctr_q[6]
                                                       numbersDisplay/ctr/M_ctr_q_6_rstpot
                                                       numbersDisplay/ctr/M_ctr_q_6
    -------------------------------------------------  ---------------------------
    Total                                      3.775ns (1.321ns logic, 2.454ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------
Slack:                  16.189ns (requirement - (data path - clock path skew + uncertainty))
  Source:               numbersDisplay/ctr/M_ctr_q_11 (FF)
  Destination:          numbersDisplay/ctr/M_ctr_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.767ns (Levels of Logic = 3)
  Clock Path Skew:      -0.009ns (0.188 - 0.197)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: numbersDisplay/ctr/M_ctr_q_11 to numbersDisplay/ctr/M_ctr_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y38.AQ      Tcko                  0.430   numbersDisplay/ctr/M_ctr_q[14]
                                                       numbersDisplay/ctr/M_ctr_q_11
    SLICE_X15Y37.A2      net (fanout=2)        0.993   numbersDisplay/ctr/M_ctr_q[11]
    SLICE_X15Y37.A       Tilo                  0.259   numbersDisplay/ctr/Mcount_M_ctr_q_val2
                                                       numbersDisplay/ctr/Mcount_M_ctr_q_val2
    SLICE_X13Y35.B1      net (fanout=1)        0.940   numbersDisplay/ctr/Mcount_M_ctr_q_val2
    SLICE_X13Y35.B       Tilo                  0.259   numbersDisplay/ctr/M_ctr_q[2]
                                                       numbersDisplay/ctr/Mcount_M_ctr_q_val4
    SLICE_X13Y37.A5      net (fanout=19)       0.513   numbersDisplay/ctr/Mcount_M_ctr_q_val
    SLICE_X13Y37.CLK     Tas                   0.373   numbersDisplay/ctr/M_ctr_q[10]
                                                       numbersDisplay/ctr/M_ctr_q_7_rstpot
                                                       numbersDisplay/ctr/M_ctr_q_7
    -------------------------------------------------  ---------------------------
    Total                                      3.767ns (1.321ns logic, 2.446ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------
Slack:                  16.196ns (requirement - (data path - clock path skew + uncertainty))
  Source:               numbersDisplay/ctr/M_ctr_q_9 (FF)
  Destination:          numbersDisplay/ctr/M_ctr_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.753ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.183 - 0.199)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: numbersDisplay/ctr/M_ctr_q_9 to numbersDisplay/ctr/M_ctr_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y37.CQ      Tcko                  0.430   numbersDisplay/ctr/M_ctr_q[10]
                                                       numbersDisplay/ctr/M_ctr_q_9
    SLICE_X15Y37.A1      net (fanout=2)        0.753   numbersDisplay/ctr/M_ctr_q[9]
    SLICE_X15Y37.A       Tilo                  0.259   numbersDisplay/ctr/Mcount_M_ctr_q_val2
                                                       numbersDisplay/ctr/Mcount_M_ctr_q_val2
    SLICE_X13Y35.B1      net (fanout=1)        0.940   numbersDisplay/ctr/Mcount_M_ctr_q_val2
    SLICE_X13Y35.B       Tilo                  0.259   numbersDisplay/ctr/M_ctr_q[2]
                                                       numbersDisplay/ctr/Mcount_M_ctr_q_val4
    SLICE_X13Y39.A5      net (fanout=19)       0.739   numbersDisplay/ctr/Mcount_M_ctr_q_val
    SLICE_X13Y39.CLK     Tas                   0.373   M_ctr_q_18
                                                       numbersDisplay/ctr/M_ctr_q_16_rstpot
                                                       numbersDisplay/ctr/M_ctr_q_16
    -------------------------------------------------  ---------------------------
    Total                                      3.753ns (1.321ns logic, 2.432ns route)
                                                       (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------
Slack:                  16.216ns (requirement - (data path - clock path skew + uncertainty))
  Source:               numbersDisplay/ctr/M_ctr_q_9 (FF)
  Destination:          numbersDisplay/ctr/M_ctr_q_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.736ns (Levels of Logic = 3)
  Clock Path Skew:      -0.013ns (0.186 - 0.199)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: numbersDisplay/ctr/M_ctr_q_9 to numbersDisplay/ctr/M_ctr_q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y37.CQ      Tcko                  0.430   numbersDisplay/ctr/M_ctr_q[10]
                                                       numbersDisplay/ctr/M_ctr_q_9
    SLICE_X15Y37.A1      net (fanout=2)        0.753   numbersDisplay/ctr/M_ctr_q[9]
    SLICE_X15Y37.A       Tilo                  0.259   numbersDisplay/ctr/Mcount_M_ctr_q_val2
                                                       numbersDisplay/ctr/Mcount_M_ctr_q_val2
    SLICE_X13Y35.B1      net (fanout=1)        0.940   numbersDisplay/ctr/Mcount_M_ctr_q_val2
    SLICE_X13Y35.B       Tilo                  0.259   numbersDisplay/ctr/M_ctr_q[2]
                                                       numbersDisplay/ctr/Mcount_M_ctr_q_val4
    SLICE_X13Y38.B5      net (fanout=19)       0.722   numbersDisplay/ctr/Mcount_M_ctr_q_val
    SLICE_X13Y38.CLK     Tas                   0.373   numbersDisplay/ctr/M_ctr_q[14]
                                                       numbersDisplay/ctr/M_ctr_q_12_rstpot
                                                       numbersDisplay/ctr/M_ctr_q_12
    -------------------------------------------------  ---------------------------
    Total                                      3.736ns (1.321ns logic, 2.415ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------
Slack:                  16.221ns (requirement - (data path - clock path skew + uncertainty))
  Source:               numbersDisplay/ctr/M_ctr_q_9 (FF)
  Destination:          numbersDisplay/ctr/M_ctr_q_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.731ns (Levels of Logic = 3)
  Clock Path Skew:      -0.013ns (0.186 - 0.199)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: numbersDisplay/ctr/M_ctr_q_9 to numbersDisplay/ctr/M_ctr_q_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y37.CQ      Tcko                  0.430   numbersDisplay/ctr/M_ctr_q[10]
                                                       numbersDisplay/ctr/M_ctr_q_9
    SLICE_X15Y37.A1      net (fanout=2)        0.753   numbersDisplay/ctr/M_ctr_q[9]
    SLICE_X15Y37.A       Tilo                  0.259   numbersDisplay/ctr/Mcount_M_ctr_q_val2
                                                       numbersDisplay/ctr/Mcount_M_ctr_q_val2
    SLICE_X13Y35.B1      net (fanout=1)        0.940   numbersDisplay/ctr/Mcount_M_ctr_q_val2
    SLICE_X13Y35.B       Tilo                  0.259   numbersDisplay/ctr/M_ctr_q[2]
                                                       numbersDisplay/ctr/Mcount_M_ctr_q_val4
    SLICE_X13Y38.A5      net (fanout=19)       0.717   numbersDisplay/ctr/Mcount_M_ctr_q_val
    SLICE_X13Y38.CLK     Tas                   0.373   numbersDisplay/ctr/M_ctr_q[14]
                                                       numbersDisplay/ctr/M_ctr_q_11_rstpot
                                                       numbersDisplay/ctr/M_ctr_q_11
    -------------------------------------------------  ---------------------------
    Total                                      3.731ns (1.321ns logic, 2.410ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------
Slack:                  16.239ns (requirement - (data path - clock path skew + uncertainty))
  Source:               numbersDisplay/ctr/M_ctr_q_11 (FF)
  Destination:          numbersDisplay/ctr/M_ctr_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.720ns (Levels of Logic = 3)
  Clock Path Skew:      -0.006ns (0.191 - 0.197)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: numbersDisplay/ctr/M_ctr_q_11 to numbersDisplay/ctr/M_ctr_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y38.AQ      Tcko                  0.430   numbersDisplay/ctr/M_ctr_q[14]
                                                       numbersDisplay/ctr/M_ctr_q_11
    SLICE_X15Y37.A2      net (fanout=2)        0.993   numbersDisplay/ctr/M_ctr_q[11]
    SLICE_X15Y37.A       Tilo                  0.259   numbersDisplay/ctr/Mcount_M_ctr_q_val2
                                                       numbersDisplay/ctr/Mcount_M_ctr_q_val2
    SLICE_X13Y35.B1      net (fanout=1)        0.940   numbersDisplay/ctr/Mcount_M_ctr_q_val2
    SLICE_X13Y35.B       Tilo                  0.259   numbersDisplay/ctr/M_ctr_q[2]
                                                       numbersDisplay/ctr/Mcount_M_ctr_q_val4
    SLICE_X13Y36.B5      net (fanout=19)       0.466   numbersDisplay/ctr/Mcount_M_ctr_q_val
    SLICE_X13Y36.CLK     Tas                   0.373   numbersDisplay/ctr/M_ctr_q[6]
                                                       numbersDisplay/ctr/M_ctr_q_4_rstpot
                                                       numbersDisplay/ctr/M_ctr_q_4
    -------------------------------------------------  ---------------------------
    Total                                      3.720ns (1.321ns logic, 2.399ns route)
                                                       (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------
Slack:                  16.244ns (requirement - (data path - clock path skew + uncertainty))
  Source:               numbersDisplay/ctr/M_ctr_q_11 (FF)
  Destination:          numbersDisplay/ctr/M_ctr_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.715ns (Levels of Logic = 3)
  Clock Path Skew:      -0.006ns (0.191 - 0.197)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: numbersDisplay/ctr/M_ctr_q_11 to numbersDisplay/ctr/M_ctr_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y38.AQ      Tcko                  0.430   numbersDisplay/ctr/M_ctr_q[14]
                                                       numbersDisplay/ctr/M_ctr_q_11
    SLICE_X15Y37.A2      net (fanout=2)        0.993   numbersDisplay/ctr/M_ctr_q[11]
    SLICE_X15Y37.A       Tilo                  0.259   numbersDisplay/ctr/Mcount_M_ctr_q_val2
                                                       numbersDisplay/ctr/Mcount_M_ctr_q_val2
    SLICE_X13Y35.B1      net (fanout=1)        0.940   numbersDisplay/ctr/Mcount_M_ctr_q_val2
    SLICE_X13Y35.B       Tilo                  0.259   numbersDisplay/ctr/M_ctr_q[2]
                                                       numbersDisplay/ctr/Mcount_M_ctr_q_val4
    SLICE_X13Y36.A5      net (fanout=19)       0.461   numbersDisplay/ctr/Mcount_M_ctr_q_val
    SLICE_X13Y36.CLK     Tas                   0.373   numbersDisplay/ctr/M_ctr_q[6]
                                                       numbersDisplay/ctr/M_ctr_q_3_rstpot
                                                       numbersDisplay/ctr/M_ctr_q_3
    -------------------------------------------------  ---------------------------
    Total                                      3.715ns (1.321ns logic, 2.394ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------
Slack:                  16.251ns (requirement - (data path - clock path skew + uncertainty))
  Source:               numbersDisplay/ctr/M_ctr_q_6 (FF)
  Destination:          numbersDisplay/ctr/M_ctr_q_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.695ns (Levels of Logic = 3)
  Clock Path Skew:      -0.019ns (0.183 - 0.202)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: numbersDisplay/ctr/M_ctr_q_6 to numbersDisplay/ctr/M_ctr_q_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y36.DQ      Tcko                  0.430   numbersDisplay/ctr/M_ctr_q[6]
                                                       numbersDisplay/ctr/M_ctr_q_6
    SLICE_X15Y37.A3      net (fanout=2)        0.605   numbersDisplay/ctr/M_ctr_q[6]
    SLICE_X15Y37.A       Tilo                  0.259   numbersDisplay/ctr/Mcount_M_ctr_q_val2
                                                       numbersDisplay/ctr/Mcount_M_ctr_q_val2
    SLICE_X13Y35.B1      net (fanout=1)        0.940   numbersDisplay/ctr/Mcount_M_ctr_q_val2
    SLICE_X13Y35.B       Tilo                  0.259   numbersDisplay/ctr/M_ctr_q[2]
                                                       numbersDisplay/ctr/Mcount_M_ctr_q_val4
    SLICE_X13Y39.C4      net (fanout=19)       0.829   numbersDisplay/ctr/Mcount_M_ctr_q_val
    SLICE_X13Y39.CLK     Tas                   0.373   M_ctr_q_18
                                                       numbersDisplay/ctr/M_ctr_q_18_rstpot
                                                       numbersDisplay/ctr/M_ctr_q_18
    -------------------------------------------------  ---------------------------
    Total                                      3.695ns (1.321ns logic, 2.374ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------
Slack:                  16.276ns (requirement - (data path - clock path skew + uncertainty))
  Source:               numbersDisplay/ctr/M_ctr_q_14 (FF)
  Destination:          numbersDisplay/ctr/M_ctr_q_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.675ns (Levels of Logic = 3)
  Clock Path Skew:      -0.014ns (0.183 - 0.197)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: numbersDisplay/ctr/M_ctr_q_14 to numbersDisplay/ctr/M_ctr_q_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y38.DQ      Tcko                  0.430   numbersDisplay/ctr/M_ctr_q[14]
                                                       numbersDisplay/ctr/M_ctr_q_14
    SLICE_X14Y38.B3      net (fanout=2)        0.864   numbersDisplay/ctr/M_ctr_q[14]
    SLICE_X14Y38.B       Tilo                  0.235   numbersDisplay/ctr/M_ctr_q[15]
                                                       numbersDisplay/ctr/Mcount_M_ctr_q_val1
    SLICE_X13Y35.B5      net (fanout=1)        0.685   numbersDisplay/ctr/Mcount_M_ctr_q_val1
    SLICE_X13Y35.B       Tilo                  0.259   numbersDisplay/ctr/M_ctr_q[2]
                                                       numbersDisplay/ctr/Mcount_M_ctr_q_val4
    SLICE_X13Y39.C4      net (fanout=19)       0.829   numbersDisplay/ctr/Mcount_M_ctr_q_val
    SLICE_X13Y39.CLK     Tas                   0.373   M_ctr_q_18
                                                       numbersDisplay/ctr/M_ctr_q_18_rstpot
                                                       numbersDisplay/ctr/M_ctr_q_18
    -------------------------------------------------  ---------------------------
    Total                                      3.675ns (1.297ns logic, 2.378ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------
Slack:                  16.276ns (requirement - (data path - clock path skew + uncertainty))
  Source:               numbersDisplay/ctr/M_ctr_q_11 (FF)
  Destination:          numbersDisplay/ctr/M_ctr_q_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.680ns (Levels of Logic = 3)
  Clock Path Skew:      -0.009ns (0.188 - 0.197)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: numbersDisplay/ctr/M_ctr_q_11 to numbersDisplay/ctr/M_ctr_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y38.AQ      Tcko                  0.430   numbersDisplay/ctr/M_ctr_q[14]
                                                       numbersDisplay/ctr/M_ctr_q_11
    SLICE_X15Y37.A2      net (fanout=2)        0.993   numbersDisplay/ctr/M_ctr_q[11]
    SLICE_X15Y37.A       Tilo                  0.259   numbersDisplay/ctr/Mcount_M_ctr_q_val2
                                                       numbersDisplay/ctr/Mcount_M_ctr_q_val2
    SLICE_X13Y35.B1      net (fanout=1)        0.940   numbersDisplay/ctr/Mcount_M_ctr_q_val2
    SLICE_X13Y35.B       Tilo                  0.259   numbersDisplay/ctr/M_ctr_q[2]
                                                       numbersDisplay/ctr/Mcount_M_ctr_q_val4
    SLICE_X13Y37.B6      net (fanout=19)       0.426   numbersDisplay/ctr/Mcount_M_ctr_q_val
    SLICE_X13Y37.CLK     Tas                   0.373   numbersDisplay/ctr/M_ctr_q[10]
                                                       numbersDisplay/ctr/M_ctr_q_8_rstpot
                                                       numbersDisplay/ctr/M_ctr_q_8
    -------------------------------------------------  ---------------------------
    Total                                      3.680ns (1.321ns logic, 2.359ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------
Slack:                  16.276ns (requirement - (data path - clock path skew + uncertainty))
  Source:               numbersDisplay/ctr/M_ctr_q_6 (FF)
  Destination:          numbersDisplay/ctr/M_ctr_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.673ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.186 - 0.202)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: numbersDisplay/ctr/M_ctr_q_6 to numbersDisplay/ctr/M_ctr_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y36.DQ      Tcko                  0.430   numbersDisplay/ctr/M_ctr_q[6]
                                                       numbersDisplay/ctr/M_ctr_q_6
    SLICE_X15Y37.A3      net (fanout=2)        0.605   numbersDisplay/ctr/M_ctr_q[6]
    SLICE_X15Y37.A       Tilo                  0.259   numbersDisplay/ctr/Mcount_M_ctr_q_val2
                                                       numbersDisplay/ctr/Mcount_M_ctr_q_val2
    SLICE_X13Y35.B1      net (fanout=1)        0.940   numbersDisplay/ctr/Mcount_M_ctr_q_val2
    SLICE_X13Y35.B       Tilo                  0.259   numbersDisplay/ctr/M_ctr_q[2]
                                                       numbersDisplay/ctr/Mcount_M_ctr_q_val4
    SLICE_X13Y38.C4      net (fanout=19)       0.807   numbersDisplay/ctr/Mcount_M_ctr_q_val
    SLICE_X13Y38.CLK     Tas                   0.373   numbersDisplay/ctr/M_ctr_q[14]
                                                       numbersDisplay/ctr/M_ctr_q_13_rstpot
                                                       numbersDisplay/ctr/M_ctr_q_13
    -------------------------------------------------  ---------------------------
    Total                                      3.673ns (1.321ns logic, 2.352ns route)
                                                       (36.0% logic, 64.0% route)

--------------------------------------------------------------------------------
Slack:                  16.282ns (requirement - (data path - clock path skew + uncertainty))
  Source:               numbersDisplay/ctr/M_ctr_q_3 (FF)
  Destination:          numbersDisplay/ctr/M_ctr_q_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.664ns (Levels of Logic = 3)
  Clock Path Skew:      -0.019ns (0.183 - 0.202)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: numbersDisplay/ctr/M_ctr_q_3 to numbersDisplay/ctr/M_ctr_q_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y36.AQ      Tcko                  0.430   numbersDisplay/ctr/M_ctr_q[6]
                                                       numbersDisplay/ctr/M_ctr_q_3
    SLICE_X15Y35.A2      net (fanout=2)        0.940   numbersDisplay/ctr/M_ctr_q[3]
    SLICE_X15Y35.A       Tilo                  0.259   numbersDisplay/ctr/Mcount_M_ctr_q_val3
                                                       numbersDisplay/ctr/Mcount_M_ctr_q_val3
    SLICE_X13Y35.B3      net (fanout=1)        0.574   numbersDisplay/ctr/Mcount_M_ctr_q_val3
    SLICE_X13Y35.B       Tilo                  0.259   numbersDisplay/ctr/M_ctr_q[2]
                                                       numbersDisplay/ctr/Mcount_M_ctr_q_val4
    SLICE_X13Y39.C4      net (fanout=19)       0.829   numbersDisplay/ctr/Mcount_M_ctr_q_val
    SLICE_X13Y39.CLK     Tas                   0.373   M_ctr_q_18
                                                       numbersDisplay/ctr/M_ctr_q_18_rstpot
                                                       numbersDisplay/ctr/M_ctr_q_18
    -------------------------------------------------  ---------------------------
    Total                                      3.664ns (1.321ns logic, 2.343ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------
Slack:                  16.283ns (requirement - (data path - clock path skew + uncertainty))
  Source:               numbersDisplay/ctr/M_ctr_q_9 (FF)
  Destination:          numbersDisplay/ctr/M_ctr_q_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.666ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.183 - 0.199)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: numbersDisplay/ctr/M_ctr_q_9 to numbersDisplay/ctr/M_ctr_q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y37.CQ      Tcko                  0.430   numbersDisplay/ctr/M_ctr_q[10]
                                                       numbersDisplay/ctr/M_ctr_q_9
    SLICE_X15Y37.A1      net (fanout=2)        0.753   numbersDisplay/ctr/M_ctr_q[9]
    SLICE_X15Y37.A       Tilo                  0.259   numbersDisplay/ctr/Mcount_M_ctr_q_val2
                                                       numbersDisplay/ctr/Mcount_M_ctr_q_val2
    SLICE_X13Y35.B1      net (fanout=1)        0.940   numbersDisplay/ctr/Mcount_M_ctr_q_val2
    SLICE_X13Y35.B       Tilo                  0.259   numbersDisplay/ctr/M_ctr_q[2]
                                                       numbersDisplay/ctr/Mcount_M_ctr_q_val4
    SLICE_X13Y39.B6      net (fanout=19)       0.652   numbersDisplay/ctr/Mcount_M_ctr_q_val
    SLICE_X13Y39.CLK     Tas                   0.373   M_ctr_q_18
                                                       numbersDisplay/ctr/M_ctr_q_17_rstpot
                                                       numbersDisplay/ctr/M_ctr_q_17
    -------------------------------------------------  ---------------------------
    Total                                      3.666ns (1.321ns logic, 2.345ns route)
                                                       (36.0% logic, 64.0% route)

--------------------------------------------------------------------------------
Slack:                  16.297ns (requirement - (data path - clock path skew + uncertainty))
  Source:               numbersDisplay/ctr/M_ctr_q_9 (FF)
  Destination:          numbersDisplay/ctr/M_ctr_q_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.649ns (Levels of Logic = 3)
  Clock Path Skew:      -0.019ns (0.286 - 0.305)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: numbersDisplay/ctr/M_ctr_q_9 to numbersDisplay/ctr/M_ctr_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y37.CQ      Tcko                  0.430   numbersDisplay/ctr/M_ctr_q[10]
                                                       numbersDisplay/ctr/M_ctr_q_9
    SLICE_X15Y37.A1      net (fanout=2)        0.753   numbersDisplay/ctr/M_ctr_q[9]
    SLICE_X15Y37.A       Tilo                  0.259   numbersDisplay/ctr/Mcount_M_ctr_q_val2
                                                       numbersDisplay/ctr/Mcount_M_ctr_q_val2
    SLICE_X13Y35.B1      net (fanout=1)        0.940   numbersDisplay/ctr/Mcount_M_ctr_q_val2
    SLICE_X13Y35.B       Tilo                  0.259   numbersDisplay/ctr/M_ctr_q[2]
                                                       numbersDisplay/ctr/Mcount_M_ctr_q_val4
    SLICE_X14Y38.A6      net (fanout=19)       0.659   numbersDisplay/ctr/Mcount_M_ctr_q_val
    SLICE_X14Y38.CLK     Tas                   0.349   numbersDisplay/ctr/M_ctr_q[15]
                                                       numbersDisplay/ctr/M_ctr_q_15_rstpot
                                                       numbersDisplay/ctr/M_ctr_q_15
    -------------------------------------------------  ---------------------------
    Total                                      3.649ns (1.297ns logic, 2.352ns route)
                                                       (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------
Slack:                  16.306ns (requirement - (data path - clock path skew + uncertainty))
  Source:               numbersDisplay/ctr/M_ctr_q_6 (FF)
  Destination:          numbersDisplay/ctr/M_ctr_q_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.643ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.186 - 0.202)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: numbersDisplay/ctr/M_ctr_q_6 to numbersDisplay/ctr/M_ctr_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y36.DQ      Tcko                  0.430   numbersDisplay/ctr/M_ctr_q[6]
                                                       numbersDisplay/ctr/M_ctr_q_6
    SLICE_X15Y37.A3      net (fanout=2)        0.605   numbersDisplay/ctr/M_ctr_q[6]
    SLICE_X15Y37.A       Tilo                  0.259   numbersDisplay/ctr/Mcount_M_ctr_q_val2
                                                       numbersDisplay/ctr/Mcount_M_ctr_q_val2
    SLICE_X13Y35.B1      net (fanout=1)        0.940   numbersDisplay/ctr/Mcount_M_ctr_q_val2
    SLICE_X13Y35.B       Tilo                  0.259   numbersDisplay/ctr/M_ctr_q[2]
                                                       numbersDisplay/ctr/Mcount_M_ctr_q_val4
    SLICE_X13Y38.D4      net (fanout=19)       0.777   numbersDisplay/ctr/Mcount_M_ctr_q_val
    SLICE_X13Y38.CLK     Tas                   0.373   numbersDisplay/ctr/M_ctr_q[14]
                                                       numbersDisplay/ctr/M_ctr_q_14_rstpot
                                                       numbersDisplay/ctr/M_ctr_q_14
    -------------------------------------------------  ---------------------------
    Total                                      3.643ns (1.321ns logic, 2.322ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_0/CK
  Location pin: SLICE_X8Y19.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_1/CK
  Location pin: SLICE_X8Y19.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_2/CK
  Location pin: SLICE_X8Y19.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_reset_cond_out/CLK
  Logical resource: reset_cond/M_stage_q_3/CK
  Location pin: SLICE_X8Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: numbersDisplay/ctr/M_ctr_q[15]/CLK
  Logical resource: numbersDisplay/ctr/M_ctr_q_15/CK
  Location pin: SLICE_X14Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: numbersDisplay/ctr/M_ctr_q[2]/CLK
  Logical resource: numbersDisplay/ctr/M_ctr_q_0/CK
  Location pin: SLICE_X13Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: numbersDisplay/ctr/M_ctr_q[2]/CLK
  Logical resource: numbersDisplay/ctr/M_ctr_q_1/CK
  Location pin: SLICE_X13Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: numbersDisplay/ctr/M_ctr_q[2]/CLK
  Logical resource: numbersDisplay/ctr/M_ctr_q_2/CK
  Location pin: SLICE_X13Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: numbersDisplay/ctr/M_ctr_q[6]/CLK
  Logical resource: numbersDisplay/ctr/M_ctr_q_3/CK
  Location pin: SLICE_X13Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: numbersDisplay/ctr/M_ctr_q[6]/CLK
  Logical resource: numbersDisplay/ctr/M_ctr_q_4/CK
  Location pin: SLICE_X13Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: numbersDisplay/ctr/M_ctr_q[6]/CLK
  Logical resource: numbersDisplay/ctr/M_ctr_q_5/CK
  Location pin: SLICE_X13Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: numbersDisplay/ctr/M_ctr_q[6]/CLK
  Logical resource: numbersDisplay/ctr/M_ctr_q_6/CK
  Location pin: SLICE_X13Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: numbersDisplay/ctr/M_ctr_q[10]/CLK
  Logical resource: numbersDisplay/ctr/M_ctr_q_7/CK
  Location pin: SLICE_X13Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: numbersDisplay/ctr/M_ctr_q[10]/CLK
  Logical resource: numbersDisplay/ctr/M_ctr_q_8/CK
  Location pin: SLICE_X13Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: numbersDisplay/ctr/M_ctr_q[10]/CLK
  Logical resource: numbersDisplay/ctr/M_ctr_q_9/CK
  Location pin: SLICE_X13Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: numbersDisplay/ctr/M_ctr_q[10]/CLK
  Logical resource: numbersDisplay/ctr/M_ctr_q_10/CK
  Location pin: SLICE_X13Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: numbersDisplay/ctr/M_ctr_q[14]/CLK
  Logical resource: numbersDisplay/ctr/M_ctr_q_11/CK
  Location pin: SLICE_X13Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: numbersDisplay/ctr/M_ctr_q[14]/CLK
  Logical resource: numbersDisplay/ctr/M_ctr_q_12/CK
  Location pin: SLICE_X13Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: numbersDisplay/ctr/M_ctr_q[14]/CLK
  Logical resource: numbersDisplay/ctr/M_ctr_q_13/CK
  Location pin: SLICE_X13Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: numbersDisplay/ctr/M_ctr_q[14]/CLK
  Logical resource: numbersDisplay/ctr/M_ctr_q_14/CK
  Location pin: SLICE_X13Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_ctr_q_18/CLK
  Logical resource: numbersDisplay/ctr/M_ctr_q_16/CK
  Location pin: SLICE_X13Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_ctr_q_18/CLK
  Logical resource: numbersDisplay/ctr/M_ctr_q_17/CK
  Location pin: SLICE_X13Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_ctr_q_18/CLK
  Logical resource: numbersDisplay/ctr/M_ctr_q_18/CK
  Location pin: SLICE_X13Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.132|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 573 paths, 0 nets, and 96 connections

Design statistics:
   Minimum period:   4.132ns{1}   (Maximum frequency: 242.014MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Nov 24 20:38:52 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4551 MB



