Timing Analyzer report for de0_nano
Wed Oct 23 21:56:19 2024
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 13. Slow 1200mV 85C Model Setup: 'virtual_clock:vclock|virt_clk'
 14. Slow 1200mV 85C Model Hold: 'virtual_clock:vclock|virt_clk'
 15. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 16. Slow 1200mV 85C Model Recovery: 'CLOCK_50'
 17. Slow 1200mV 85C Model Removal: 'CLOCK_50'
 18. Slow 1200mV 85C Model Metastability Summary
 19. Slow 1200mV 0C Model Fmax Summary
 20. Slow 1200mV 0C Model Setup Summary
 21. Slow 1200mV 0C Model Hold Summary
 22. Slow 1200mV 0C Model Recovery Summary
 23. Slow 1200mV 0C Model Removal Summary
 24. Slow 1200mV 0C Model Minimum Pulse Width Summary
 25. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 26. Slow 1200mV 0C Model Setup: 'virtual_clock:vclock|virt_clk'
 27. Slow 1200mV 0C Model Hold: 'virtual_clock:vclock|virt_clk'
 28. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 29. Slow 1200mV 0C Model Recovery: 'CLOCK_50'
 30. Slow 1200mV 0C Model Removal: 'CLOCK_50'
 31. Slow 1200mV 0C Model Metastability Summary
 32. Fast 1200mV 0C Model Setup Summary
 33. Fast 1200mV 0C Model Hold Summary
 34. Fast 1200mV 0C Model Recovery Summary
 35. Fast 1200mV 0C Model Removal Summary
 36. Fast 1200mV 0C Model Minimum Pulse Width Summary
 37. Fast 1200mV 0C Model Setup: 'CLOCK_50'
 38. Fast 1200mV 0C Model Setup: 'virtual_clock:vclock|virt_clk'
 39. Fast 1200mV 0C Model Hold: 'virtual_clock:vclock|virt_clk'
 40. Fast 1200mV 0C Model Hold: 'CLOCK_50'
 41. Fast 1200mV 0C Model Recovery: 'CLOCK_50'
 42. Fast 1200mV 0C Model Removal: 'CLOCK_50'
 43. Fast 1200mV 0C Model Metastability Summary
 44. Multicorner Timing Analysis Summary
 45. Board Trace Model Assignments
 46. Input Transition Times
 47. Signal Integrity Metrics (Slow 1200mv 0c Model)
 48. Signal Integrity Metrics (Slow 1200mv 85c Model)
 49. Signal Integrity Metrics (Fast 1200mv 0c Model)
 50. Setup Transfers
 51. Hold Transfers
 52. Recovery Transfers
 53. Removal Transfers
 54. Report TCCS
 55. Report RSKM
 56. Unconstrained Paths Summary
 57. Clock Status Summary
 58. Unconstrained Input Ports
 59. Unconstrained Output Ports
 60. Unconstrained Input Ports
 61. Unconstrained Output Ports
 62. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; de0_nano                                            ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE22F17C6                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.14        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   2.5%      ;
;     Processor 3            ;   1.3%      ;
;     Processors 4-16        ;   0.8%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                       ;
+-------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------+
; Clock Name                    ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                           ;
+-------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------+
; CLOCK_50                      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_50 }                      ;
; virtual_clock:vclock|virt_clk ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { virtual_clock:vclock|virt_clk } ;
+-------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------+


+--------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                 ;
+-----------+-----------------+-------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                    ; Note ;
+-----------+-----------------+-------------------------------+------+
; 234.8 MHz ; 234.8 MHz       ; CLOCK_50                      ;      ;
; 383.0 MHz ; 383.0 MHz       ; virtual_clock:vclock|virt_clk ;      ;
+-----------+-----------------+-------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+--------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                    ;
+-------------------------------+--------+---------------+
; Clock                         ; Slack  ; End Point TNS ;
+-------------------------------+--------+---------------+
; CLOCK_50                      ; -3.259 ; -259.399      ;
; virtual_clock:vclock|virt_clk ; -1.611 ; -21.244       ;
+-------------------------------+--------+---------------+


+-------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                    ;
+-------------------------------+-------+---------------+
; Clock                         ; Slack ; End Point TNS ;
+-------------------------------+-------+---------------+
; virtual_clock:vclock|virt_clk ; 0.277 ; 0.000         ;
; CLOCK_50                      ; 0.358 ; 0.000         ;
+-------------------------------+-------+---------------+


+----------------------------------------+
; Slow 1200mV 85C Model Recovery Summary ;
+----------+--------+--------------------+
; Clock    ; Slack  ; End Point TNS      ;
+----------+--------+--------------------+
; CLOCK_50 ; -0.865 ; -10.027            ;
+----------+--------+--------------------+


+---------------------------------------+
; Slow 1200mV 85C Model Removal Summary ;
+----------+-------+--------------------+
; Clock    ; Slack ; End Point TNS      ;
+----------+-------+--------------------+
; CLOCK_50 ; 0.884 ; 0.000              ;
+----------+-------+--------------------+


+--------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary      ;
+-------------------------------+--------+---------------+
; Clock                         ; Slack  ; End Point TNS ;
+-------------------------------+--------+---------------+
; CLOCK_50                      ; -3.000 ; -111.000      ;
; virtual_clock:vclock|virt_clk ; -1.000 ; -38.000       ;
+-------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                                                                 ;
+--------+----------------------------------------------------+-----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                          ; To Node                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------+-----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.259 ; de0nano_adc:adc|spi_master:spi_driver|count[6]     ; de0nano_adc:adc|spi_master:spi_driver|count[0]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 4.192      ;
; -3.237 ; de0nano_adc:adc|spi_master:spi_driver|count[2]     ; de0nano_adc:adc|spi_master:spi_driver|count[0]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 4.170      ;
; -3.206 ; de0nano_adc:adc|spi_master:spi_driver|count[11]    ; de0nano_adc:adc|spi_master:spi_driver|count[0]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.428     ; 3.773      ;
; -3.193 ; de0nano_adc:adc|spi_master:spi_driver|count[16]    ; de0nano_adc:adc|spi_master:spi_driver|count[0]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 4.126      ;
; -3.182 ; de0nano_adc:adc|spi_master:spi_driver|count[18]    ; de0nano_adc:adc|spi_master:spi_driver|count[0]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 4.115      ;
; -3.145 ; de0nano_adc:adc|spi_master:spi_driver|count[9]     ; de0nano_adc:adc|spi_master:spi_driver|count[0]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 4.078      ;
; -3.126 ; de0nano_adc:adc|spi_master:spi_driver|count[6]     ; de0nano_adc:adc|spi_master:spi_driver|count[22]     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 4.058      ;
; -3.126 ; de0nano_adc:adc|spi_master:spi_driver|count[6]     ; de0nano_adc:adc|spi_master:spi_driver|count[25]     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 4.058      ;
; -3.125 ; de0nano_adc:adc|spi_master:spi_driver|count[6]     ; de0nano_adc:adc|spi_master:spi_driver|count[7]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 4.057      ;
; -3.124 ; de0nano_adc:adc|spi_master:spi_driver|count[6]     ; de0nano_adc:adc|spi_master:spi_driver|count[14]     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 4.056      ;
; -3.122 ; de0nano_adc:adc|spi_master:spi_driver|count[27]    ; de0nano_adc:adc|spi_master:spi_driver|count[0]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.060     ; 4.057      ;
; -3.121 ; de0nano_adc:adc|spi_master:spi_driver|count[6]     ; de0nano_adc:adc|spi_master:spi_driver|count[23]     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 4.053      ;
; -3.120 ; de0nano_adc:adc|spi_master:spi_driver|count[6]     ; de0nano_adc:adc|spi_master:spi_driver|count[13]     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 4.052      ;
; -3.120 ; de0nano_adc:adc|spi_master:spi_driver|count[30]    ; de0nano_adc:adc|spi_master:spi_driver|count[0]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.060     ; 4.055      ;
; -3.117 ; de0nano_adc:adc|spi_master:spi_driver|count[6]     ; de0nano_adc:adc|spi_master:spi_driver|count[1]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 4.049      ;
; -3.115 ; de0nano_adc:adc|spi_master:spi_driver|count[10]    ; de0nano_adc:adc|spi_master:spi_driver|count[0]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 4.048      ;
; -3.114 ; de0nano_adc:adc|spi_master:spi_driver|count[6]     ; de0nano_adc:adc|spi_master:spi_driver|count[26]     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 4.046      ;
; -3.106 ; de0nano_adc:adc|spi_master:spi_driver|count[12]    ; de0nano_adc:adc|spi_master:spi_driver|count[0]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.428     ; 3.673      ;
; -3.104 ; de0nano_adc:adc|spi_master:spi_driver|count[2]     ; de0nano_adc:adc|spi_master:spi_driver|count[22]     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 4.036      ;
; -3.104 ; de0nano_adc:adc|spi_master:spi_driver|count[2]     ; de0nano_adc:adc|spi_master:spi_driver|count[25]     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 4.036      ;
; -3.104 ; de0nano_adc:adc|spi_master:spi_driver|count[20]    ; de0nano_adc:adc|spi_master:spi_driver|count[0]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 4.037      ;
; -3.103 ; de0nano_adc:adc|spi_master:spi_driver|count[2]     ; de0nano_adc:adc|spi_master:spi_driver|count[7]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 4.035      ;
; -3.102 ; de0nano_adc:adc|spi_master:spi_driver|count[2]     ; de0nano_adc:adc|spi_master:spi_driver|count[14]     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 4.034      ;
; -3.099 ; de0nano_adc:adc|spi_master:spi_driver|count[2]     ; de0nano_adc:adc|spi_master:spi_driver|count[23]     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 4.031      ;
; -3.098 ; de0nano_adc:adc|spi_master:spi_driver|count[2]     ; de0nano_adc:adc|spi_master:spi_driver|count[13]     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 4.030      ;
; -3.095 ; de0nano_adc:adc|spi_master:spi_driver|count[2]     ; de0nano_adc:adc|spi_master:spi_driver|count[1]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 4.027      ;
; -3.093 ; de0nano_adc:adc|spi_master:spi_driver|count[11]    ; de0nano_adc:adc|spi_master:spi_driver|count[25]     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.429     ; 3.659      ;
; -3.092 ; de0nano_adc:adc|spi_master:spi_driver|count[11]    ; de0nano_adc:adc|spi_master:spi_driver|count[14]     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.429     ; 3.658      ;
; -3.092 ; de0nano_adc:adc|spi_master:spi_driver|count[11]    ; de0nano_adc:adc|spi_master:spi_driver|count[7]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.429     ; 3.658      ;
; -3.092 ; de0nano_adc:adc|spi_master:spi_driver|count[11]    ; de0nano_adc:adc|spi_master:spi_driver|count[22]     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.429     ; 3.658      ;
; -3.092 ; de0nano_adc:adc|spi_master:spi_driver|count[2]     ; de0nano_adc:adc|spi_master:spi_driver|count[26]     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 4.024      ;
; -3.089 ; de0nano_adc:adc|spi_master:spi_driver|count[11]    ; de0nano_adc:adc|spi_master:spi_driver|count[23]     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.429     ; 3.655      ;
; -3.088 ; de0nano_adc:adc|spi_master:spi_driver|count[6]     ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 4.022      ;
; -3.088 ; de0nano_adc:adc|spi_master:spi_driver|count[6]     ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 4.022      ;
; -3.088 ; de0nano_adc:adc|spi_master:spi_driver|count[6]     ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 4.022      ;
; -3.088 ; de0nano_adc:adc|spi_master:spi_driver|count[6]     ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 4.022      ;
; -3.088 ; de0nano_adc:adc|spi_master:spi_driver|count[6]     ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 4.022      ;
; -3.088 ; de0nano_adc:adc|spi_master:spi_driver|count[6]     ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 4.022      ;
; -3.088 ; de0nano_adc:adc|spi_master:spi_driver|count[6]     ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 4.022      ;
; -3.088 ; de0nano_adc:adc|spi_master:spi_driver|count[6]     ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 4.022      ;
; -3.088 ; de0nano_adc:adc|spi_master:spi_driver|count[6]     ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 4.022      ;
; -3.087 ; de0nano_adc:adc|spi_master:spi_driver|count[11]    ; de0nano_adc:adc|spi_master:spi_driver|count[13]     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.429     ; 3.653      ;
; -3.083 ; de0nano_adc:adc|spi_master:spi_driver|count[11]    ; de0nano_adc:adc|spi_master:spi_driver|count[1]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.429     ; 3.649      ;
; -3.080 ; de0nano_adc:adc|spi_master:spi_driver|count[11]    ; de0nano_adc:adc|spi_master:spi_driver|count[26]     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.429     ; 3.646      ;
; -3.077 ; de0nano_adc:adc|spi_master:spi_driver|count[31]    ; de0nano_adc:adc|spi_master:spi_driver|count[0]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.428     ; 3.644      ;
; -3.075 ; de0nano_adc:adc|spi_master:spi_driver|count[0]     ; de0nano_adc:adc|spi_master:spi_driver|count[25]     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 4.007      ;
; -3.066 ; de0nano_adc:adc|spi_master:spi_driver|count[2]     ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 4.000      ;
; -3.066 ; de0nano_adc:adc|spi_master:spi_driver|count[2]     ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 4.000      ;
; -3.066 ; de0nano_adc:adc|spi_master:spi_driver|count[2]     ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 4.000      ;
; -3.066 ; de0nano_adc:adc|spi_master:spi_driver|count[2]     ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 4.000      ;
; -3.066 ; de0nano_adc:adc|spi_master:spi_driver|count[2]     ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 4.000      ;
; -3.066 ; de0nano_adc:adc|spi_master:spi_driver|count[2]     ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 4.000      ;
; -3.066 ; de0nano_adc:adc|spi_master:spi_driver|count[2]     ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 4.000      ;
; -3.066 ; de0nano_adc:adc|spi_master:spi_driver|count[2]     ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 4.000      ;
; -3.066 ; de0nano_adc:adc|spi_master:spi_driver|count[2]     ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 4.000      ;
; -3.060 ; de0nano_adc:adc|spi_master:spi_driver|count[16]    ; de0nano_adc:adc|spi_master:spi_driver|count[22]     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 3.992      ;
; -3.060 ; de0nano_adc:adc|spi_master:spi_driver|count[16]    ; de0nano_adc:adc|spi_master:spi_driver|count[25]     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 3.992      ;
; -3.059 ; de0nano_adc:adc|spi_master:spi_driver|count[16]    ; de0nano_adc:adc|spi_master:spi_driver|count[7]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 3.991      ;
; -3.058 ; de0nano_adc:adc|spi_master:spi_driver|count[16]    ; de0nano_adc:adc|spi_master:spi_driver|count[14]     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 3.990      ;
; -3.056 ; de0nano_adc:adc|spi_master:spi_driver|count[6]     ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.262      ; 4.313      ;
; -3.056 ; de0nano_adc:adc|spi_master:spi_driver|count[6]     ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.262      ; 4.313      ;
; -3.056 ; de0nano_adc:adc|spi_master:spi_driver|count[6]     ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.262      ; 4.313      ;
; -3.055 ; de0nano_adc:adc|spi_master:spi_driver|count[16]    ; de0nano_adc:adc|spi_master:spi_driver|count[23]     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 3.987      ;
; -3.054 ; de0nano_adc:adc|spi_master:spi_driver|count[16]    ; de0nano_adc:adc|spi_master:spi_driver|count[13]     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 3.986      ;
; -3.054 ; de0nano_adc:adc|spi_master:spi_driver|count[19]    ; de0nano_adc:adc|spi_master:spi_driver|count[0]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 3.987      ;
; -3.051 ; de0nano_adc:adc|spi_master:spi_driver|count[16]    ; de0nano_adc:adc|spi_master:spi_driver|count[1]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 3.983      ;
; -3.049 ; de0nano_adc:adc|spi_master:spi_driver|count[18]    ; de0nano_adc:adc|spi_master:spi_driver|count[22]     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 3.981      ;
; -3.049 ; de0nano_adc:adc|spi_master:spi_driver|count[18]    ; de0nano_adc:adc|spi_master:spi_driver|count[25]     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 3.981      ;
; -3.048 ; de0nano_adc:adc|spi_master:spi_driver|count[16]    ; de0nano_adc:adc|spi_master:spi_driver|count[26]     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 3.980      ;
; -3.048 ; de0nano_adc:adc|spi_master:spi_driver|count[18]    ; de0nano_adc:adc|spi_master:spi_driver|count[7]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 3.980      ;
; -3.047 ; de0nano_adc:adc|spi_master:spi_driver|count[18]    ; de0nano_adc:adc|spi_master:spi_driver|count[14]     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 3.979      ;
; -3.044 ; de0nano_adc:adc|spi_master:spi_driver|count[18]    ; de0nano_adc:adc|spi_master:spi_driver|count[23]     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 3.976      ;
; -3.043 ; de0nano_adc:adc|spi_master:spi_driver|count[18]    ; de0nano_adc:adc|spi_master:spi_driver|count[13]     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 3.975      ;
; -3.041 ; de0nano_adc:adc|spi_master:spi_driver|clk_ratio[0] ; de0nano_adc:adc|spi_master:spi_driver|count[0]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 3.973      ;
; -3.040 ; de0nano_adc:adc|spi_master:spi_driver|count[18]    ; de0nano_adc:adc|spi_master:spi_driver|count[1]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 3.972      ;
; -3.037 ; de0nano_adc:adc|spi_master:spi_driver|count[18]    ; de0nano_adc:adc|spi_master:spi_driver|count[26]     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 3.969      ;
; -3.034 ; de0nano_adc:adc|spi_master:spi_driver|count[2]     ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.262      ; 4.291      ;
; -3.034 ; de0nano_adc:adc|spi_master:spi_driver|count[2]     ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.262      ; 4.291      ;
; -3.034 ; de0nano_adc:adc|spi_master:spi_driver|count[2]     ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.262      ; 4.291      ;
; -3.031 ; de0nano_adc:adc|spi_master:spi_driver|count[3]     ; de0nano_adc:adc|spi_master:spi_driver|count[0]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 3.964      ;
; -3.025 ; de0nano_adc:adc|spi_master:spi_driver|count[17]    ; de0nano_adc:adc|spi_master:spi_driver|count[0]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 3.958      ;
; -3.022 ; de0nano_adc:adc|spi_master:spi_driver|count[16]    ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.956      ;
; -3.022 ; de0nano_adc:adc|spi_master:spi_driver|count[16]    ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.956      ;
; -3.022 ; de0nano_adc:adc|spi_master:spi_driver|count[16]    ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.956      ;
; -3.022 ; de0nano_adc:adc|spi_master:spi_driver|count[16]    ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.956      ;
; -3.022 ; de0nano_adc:adc|spi_master:spi_driver|count[16]    ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.956      ;
; -3.022 ; de0nano_adc:adc|spi_master:spi_driver|count[16]    ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.956      ;
; -3.022 ; de0nano_adc:adc|spi_master:spi_driver|count[16]    ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.956      ;
; -3.022 ; de0nano_adc:adc|spi_master:spi_driver|count[16]    ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.956      ;
; -3.022 ; de0nano_adc:adc|spi_master:spi_driver|count[16]    ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.956      ;
; -3.020 ; de0nano_adc:adc|spi_master:spi_driver|count[6]     ; de0nano_adc:adc|spi_master:spi_driver|rx_data[4]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.066     ; 3.949      ;
; -3.020 ; de0nano_adc:adc|spi_master:spi_driver|count[6]     ; de0nano_adc:adc|spi_master:spi_driver|rx_data[3]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.066     ; 3.949      ;
; -3.012 ; de0nano_adc:adc|spi_master:spi_driver|count[9]     ; de0nano_adc:adc|spi_master:spi_driver|count[22]     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 3.944      ;
; -3.012 ; de0nano_adc:adc|spi_master:spi_driver|count[9]     ; de0nano_adc:adc|spi_master:spi_driver|count[25]     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 3.944      ;
; -3.011 ; de0nano_adc:adc|spi_master:spi_driver|count[9]     ; de0nano_adc:adc|spi_master:spi_driver|count[7]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 3.943      ;
; -3.011 ; de0nano_adc:adc|spi_master:spi_driver|count[18]    ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.945      ;
; -3.011 ; de0nano_adc:adc|spi_master:spi_driver|count[18]    ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.945      ;
; -3.011 ; de0nano_adc:adc|spi_master:spi_driver|count[18]    ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.945      ;
; -3.011 ; de0nano_adc:adc|spi_master:spi_driver|count[18]    ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.945      ;
; -3.011 ; de0nano_adc:adc|spi_master:spi_driver|count[18]    ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.945      ;
+--------+----------------------------------------------------+-----------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'virtual_clock:vclock|virt_clk'                                                                                                                                    ;
+--------+---------------------------------------+---------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                               ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+---------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; -1.611 ; de0nano_adc:adc|spi_comm_delay[3]     ; de0nano_adc:adc|state.execute~reg0    ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.062     ; 2.544      ;
; -1.602 ; de0nano_adc:adc|spi_comm_delay[3]     ; de0nano_adc:adc|state.initialize~reg0 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.062     ; 2.535      ;
; -1.582 ; de0nano_adc:adc|spi_comm_delay[0]     ; de0nano_adc:adc|state.execute~reg0    ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.062     ; 2.515      ;
; -1.578 ; de0nano_adc:adc|spi_comm_delay[0]     ; de0nano_adc:adc|state.initialize~reg0 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.062     ; 2.511      ;
; -1.575 ; de0nano_adc:adc|spi_comm_delay[3]     ; de0nano_adc:adc|enable                ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.064     ; 2.506      ;
; -1.523 ; de0nano_adc:adc|spi_comm_delay[0]     ; de0nano_adc:adc|enable                ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.064     ; 2.454      ;
; -1.501 ; de0nano_adc:adc|spi_comm_delay[2]     ; de0nano_adc:adc|state.execute~reg0    ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.062     ; 2.434      ;
; -1.497 ; de0nano_adc:adc|spi_comm_delay[2]     ; de0nano_adc:adc|state.initialize~reg0 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.062     ; 2.430      ;
; -1.453 ; de0nano_adc:adc|spi_comm_delay[2]     ; de0nano_adc:adc|enable                ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.064     ; 2.384      ;
; -1.412 ; de0nano_adc:adc|spi_comm_delay[1]     ; de0nano_adc:adc|state.execute~reg0    ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.062     ; 2.345      ;
; -1.408 ; de0nano_adc:adc|spi_comm_delay[1]     ; de0nano_adc:adc|state.initialize~reg0 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.062     ; 2.341      ;
; -1.331 ; de0nano_adc:adc|spi_comm_delay[1]     ; de0nano_adc:adc|enable                ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.064     ; 2.262      ;
; -1.291 ; de0nano_adc:adc|spi_comm_delay[3]     ; de0nano_adc:adc|state.ready~reg0      ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.062     ; 2.224      ;
; -1.260 ; de0nano_adc:adc|spi_comm_delay[3]     ; de0nano_adc:adc|spi_comm_delay[0]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.062     ; 2.193      ;
; -1.257 ; de0nano_adc:adc|spi_comm_delay[0]     ; de0nano_adc:adc|state.ready~reg0      ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.062     ; 2.190      ;
; -1.212 ; de0nano_adc:adc|spi_comm_delay[0]     ; de0nano_adc:adc|spi_comm_delay[0]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.062     ; 2.145      ;
; -1.191 ; de0nano_adc:adc|init_delay[0]         ; de0nano_adc:adc|reset                 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.064     ; 2.122      ;
; -1.176 ; de0nano_adc:adc|spi_comm_delay[2]     ; de0nano_adc:adc|state.ready~reg0      ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.062     ; 2.109      ;
; -1.175 ; de0nano_adc:adc|spi_comm_delay[4]     ; de0nano_adc:adc|state.execute~reg0    ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.062     ; 2.108      ;
; -1.175 ; de0nano_adc:adc|init_delay[2]         ; de0nano_adc:adc|reset                 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.064     ; 2.106      ;
; -1.171 ; de0nano_adc:adc|spi_comm_delay[4]     ; de0nano_adc:adc|state.initialize~reg0 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.062     ; 2.104      ;
; -1.160 ; de0nano_adc:adc|spi_comm_delay[5]     ; de0nano_adc:adc|state.execute~reg0    ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.062     ; 2.093      ;
; -1.155 ; de0nano_adc:adc|spi_comm_delay[5]     ; de0nano_adc:adc|state.initialize~reg0 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.062     ; 2.088      ;
; -1.147 ; de0nano_adc:adc|spi_comm_delay[3]     ; de0nano_adc:adc|spi_comm_delay[2]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.062     ; 2.080      ;
; -1.138 ; de0nano_adc:adc|spi_comm_delay[4]     ; de0nano_adc:adc|enable                ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.064     ; 2.069      ;
; -1.138 ; de0nano_adc:adc|spi_comm_delay[2]     ; de0nano_adc:adc|spi_comm_delay[0]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.062     ; 2.071      ;
; -1.124 ; de0nano_adc:adc|spi_comm_delay[5]     ; de0nano_adc:adc|enable                ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.064     ; 2.055      ;
; -1.095 ; de0nano_adc:adc|spi_comm_delay[0]     ; de0nano_adc:adc|spi_comm_delay[2]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.062     ; 2.028      ;
; -1.087 ; de0nano_adc:adc|spi_comm_delay[1]     ; de0nano_adc:adc|state.ready~reg0      ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.062     ; 2.020      ;
; -1.046 ; de0nano_adc:adc|state.initialize~reg0 ; de0nano_adc:adc|reset                 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.064     ; 1.977      ;
; -1.042 ; de0nano_adc:adc|spi_comm_delay[1]     ; de0nano_adc:adc|spi_comm_delay[0]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.062     ; 1.975      ;
; -1.025 ; de0nano_adc:adc|spi_comm_delay[2]     ; de0nano_adc:adc|spi_comm_delay[2]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.062     ; 1.958      ;
; -0.955 ; de0nano_adc:adc|enable                ; de0nano_adc:adc|enable                ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.063     ; 1.887      ;
; -0.941 ; de0nano_adc:adc|init_delay[1]         ; de0nano_adc:adc|reset                 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.064     ; 1.872      ;
; -0.923 ; sleep[2]                              ; sleep[9]                              ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.063     ; 1.855      ;
; -0.921 ; de0nano_adc:adc|spi_comm_delay[1]     ; de0nano_adc:adc|spi_comm_delay[2]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.062     ; 1.854      ;
; -0.920 ; sleep[1]                              ; sleep[10]                             ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.063     ; 1.852      ;
; -0.917 ; sleep[0]                              ; sleep[10]                             ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.063     ; 1.849      ;
; -0.917 ; sleep[2]                              ; sleep[10]                             ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.063     ; 1.849      ;
; -0.860 ; de0nano_adc:adc|state.execute~reg0    ; de0nano_adc:adc|state.execute~reg0    ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.062     ; 1.793      ;
; -0.856 ; de0nano_adc:adc|state.execute~reg0    ; de0nano_adc:adc|state.initialize~reg0 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.062     ; 1.789      ;
; -0.855 ; de0nano_adc:adc|spi_comm_delay[0]     ; de0nano_adc:adc|spi_comm_delay[4]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.062     ; 1.788      ;
; -0.854 ; de0nano_adc:adc|spi_comm_delay[4]     ; de0nano_adc:adc|state.ready~reg0      ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.062     ; 1.787      ;
; -0.846 ; sleep[0]                              ; sleep[9]                              ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.063     ; 1.778      ;
; -0.842 ; sleep[1]                              ; sleep[9]                              ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.063     ; 1.774      ;
; -0.840 ; de0nano_adc:adc|spi_comm_delay[5]     ; de0nano_adc:adc|state.ready~reg0      ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.062     ; 1.773      ;
; -0.830 ; de0nano_adc:adc|spi_comm_delay[3]     ; de0nano_adc:adc|spi_comm_delay[1]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.062     ; 1.763      ;
; -0.823 ; de0nano_adc:adc|spi_comm_delay[4]     ; de0nano_adc:adc|spi_comm_delay[0]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.062     ; 1.756      ;
; -0.811 ; sleep[4]                              ; sleep[9]                              ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.063     ; 1.743      ;
; -0.809 ; de0nano_adc:adc|spi_comm_delay[5]     ; de0nano_adc:adc|spi_comm_delay[0]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.062     ; 1.742      ;
; -0.807 ; sleep[2]                              ; sleep[7]                              ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.063     ; 1.739      ;
; -0.807 ; de0nano_adc:adc|init_delay[0]         ; de0nano_adc:adc|state.execute~reg0    ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.062     ; 1.740      ;
; -0.805 ; sleep[4]                              ; sleep[10]                             ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.063     ; 1.737      ;
; -0.804 ; sleep[1]                              ; sleep[8]                              ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.063     ; 1.736      ;
; -0.803 ; de0nano_adc:adc|init_delay[0]         ; de0nano_adc:adc|state.initialize~reg0 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.062     ; 1.736      ;
; -0.802 ; sleep[3]                              ; sleep[10]                             ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.063     ; 1.734      ;
; -0.801 ; sleep[0]                              ; sleep[8]                              ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.063     ; 1.733      ;
; -0.801 ; sleep[2]                              ; sleep[8]                              ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.063     ; 1.733      ;
; -0.796 ; de0nano_adc:adc|spi_comm_delay[0]     ; de0nano_adc:adc|spi_comm_delay[5]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.062     ; 1.729      ;
; -0.792 ; de0nano_adc:adc|init_delay[2]         ; de0nano_adc:adc|state.execute~reg0    ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.062     ; 1.725      ;
; -0.792 ; de0nano_adc:adc|spi_comm_delay[0]     ; de0nano_adc:adc|spi_comm_delay[1]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.062     ; 1.725      ;
; -0.788 ; de0nano_adc:adc|init_delay[2]         ; de0nano_adc:adc|state.initialize~reg0 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.062     ; 1.721      ;
; -0.785 ; de0nano_adc:adc|spi_comm_delay[2]     ; de0nano_adc:adc|spi_comm_delay[4]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.062     ; 1.718      ;
; -0.733 ; sleep[3]                              ; sleep[9]                              ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.063     ; 1.665      ;
; -0.730 ; sleep[0]                              ; sleep[7]                              ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.063     ; 1.662      ;
; -0.726 ; de0nano_adc:adc|spi_comm_delay[2]     ; de0nano_adc:adc|spi_comm_delay[5]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.062     ; 1.659      ;
; -0.726 ; sleep[1]                              ; sleep[7]                              ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.063     ; 1.658      ;
; -0.711 ; de0nano_adc:adc|spi_comm_delay[2]     ; de0nano_adc:adc|spi_comm_delay[1]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.062     ; 1.644      ;
; -0.710 ; de0nano_adc:adc|spi_comm_delay[4]     ; de0nano_adc:adc|spi_comm_delay[2]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.062     ; 1.643      ;
; -0.696 ; de0nano_adc:adc|state.execute~reg0    ; de0nano_adc:adc|enable                ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.064     ; 1.627      ;
; -0.696 ; de0nano_adc:adc|spi_comm_delay[5]     ; de0nano_adc:adc|spi_comm_delay[2]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.062     ; 1.629      ;
; -0.695 ; de0nano_adc:adc|state.ready~reg0      ; adc_run                               ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.062     ; 1.628      ;
; -0.695 ; sleep[4]                              ; sleep[7]                              ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.063     ; 1.627      ;
; -0.694 ; sleep[6]                              ; sleep[9]                              ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.063     ; 1.626      ;
; -0.691 ; sleep[2]                              ; sleep[5]                              ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.063     ; 1.623      ;
; -0.691 ; de0nano_adc:adc|spi_comm_delay[3]     ; de0nano_adc:adc|spi_comm_delay[4]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.062     ; 1.624      ;
; -0.690 ; sleep[5]                              ; sleep[10]                             ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.063     ; 1.622      ;
; -0.689 ; sleep[4]                              ; sleep[8]                              ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.063     ; 1.621      ;
; -0.688 ; sleep[1]                              ; sleep[6]                              ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.063     ; 1.620      ;
; -0.688 ; sleep[6]                              ; sleep[10]                             ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.063     ; 1.620      ;
; -0.686 ; sleep[3]                              ; sleep[8]                              ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.063     ; 1.618      ;
; -0.685 ; sleep[0]                              ; sleep[6]                              ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.063     ; 1.617      ;
; -0.685 ; sleep[2]                              ; sleep[6]                              ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.063     ; 1.617      ;
; -0.676 ; sleep[7]                              ; adc_run                               ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.063     ; 1.608      ;
; -0.647 ; de0nano_adc:adc|init_delay[0]         ; de0nano_adc:adc|state.ready~reg0      ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.062     ; 1.580      ;
; -0.647 ; sleep[3]                              ; adc_run                               ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.063     ; 1.579      ;
; -0.642 ; sleep[5]                              ; adc_run                               ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.063     ; 1.574      ;
; -0.639 ; de0nano_adc:adc|state.ready~reg0      ; sleep[2]                              ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.062     ; 1.572      ;
; -0.639 ; de0nano_adc:adc|state.ready~reg0      ; sleep[1]                              ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.062     ; 1.572      ;
; -0.639 ; de0nano_adc:adc|state.ready~reg0      ; sleep[4]                              ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.062     ; 1.572      ;
; -0.639 ; de0nano_adc:adc|state.ready~reg0      ; sleep[3]                              ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.062     ; 1.572      ;
; -0.639 ; de0nano_adc:adc|state.ready~reg0      ; sleep[5]                              ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.062     ; 1.572      ;
; -0.639 ; de0nano_adc:adc|state.ready~reg0      ; sleep[6]                              ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.062     ; 1.572      ;
; -0.639 ; de0nano_adc:adc|state.ready~reg0      ; sleep[8]                              ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.062     ; 1.572      ;
; -0.639 ; de0nano_adc:adc|state.ready~reg0      ; sleep[7]                              ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.062     ; 1.572      ;
; -0.639 ; de0nano_adc:adc|state.ready~reg0      ; sleep[9]                              ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.062     ; 1.572      ;
; -0.639 ; de0nano_adc:adc|state.ready~reg0      ; sleep[10]                             ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.062     ; 1.572      ;
; -0.632 ; de0nano_adc:adc|spi_comm_delay[3]     ; de0nano_adc:adc|spi_comm_delay[5]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.062     ; 1.565      ;
; -0.632 ; de0nano_adc:adc|init_delay[2]         ; de0nano_adc:adc|state.ready~reg0      ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.062     ; 1.565      ;
; -0.622 ; de0nano_adc:adc|spi_comm_delay[1]     ; de0nano_adc:adc|spi_comm_delay[1]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.062     ; 1.555      ;
+--------+---------------------------------------+---------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'virtual_clock:vclock|virt_clk'                                                                                                                                                ;
+-------+---------------------------------------------------+---------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node                                         ; To Node                               ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------+---------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 0.277 ; de0nano_adc:adc|spi_master:spi_driver|rx_data[9]  ; adc_data_out[9]~reg0                  ; CLOCK_50                      ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.129      ; 0.593      ;
; 0.357 ; sleep[0]                                          ; sleep[0]                              ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.063      ; 0.577      ;
; 0.358 ; de0nano_adc:adc|init_delay[1]                     ; de0nano_adc:adc|init_delay[1]         ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; de0nano_adc:adc|init_delay[2]                     ; de0nano_adc:adc|init_delay[2]         ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; de0nano_adc:adc|state.ready~reg0                  ; de0nano_adc:adc|state.ready~reg0      ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; de0nano_adc:adc|state.initialize~reg0             ; de0nano_adc:adc|state.initialize~reg0 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; de0nano_adc:adc|state.execute~reg0                ; de0nano_adc:adc|state.execute~reg0    ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; de0nano_adc:adc|spi_comm_delay[5]                 ; de0nano_adc:adc|spi_comm_delay[5]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; de0nano_adc:adc|spi_comm_delay[1]                 ; de0nano_adc:adc|spi_comm_delay[1]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; de0nano_adc:adc|spi_comm_delay[2]                 ; de0nano_adc:adc|spi_comm_delay[2]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; de0nano_adc:adc|spi_comm_delay[4]                 ; de0nano_adc:adc|spi_comm_delay[4]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; de0nano_adc:adc|spi_comm_delay[3]                 ; de0nano_adc:adc|spi_comm_delay[3]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.062      ; 0.577      ;
; 0.361 ; de0nano_adc:adc|init_delay[0]                     ; de0nano_adc:adc|init_delay[0]         ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.062      ; 0.580      ;
; 0.361 ; de0nano_adc:adc|spi_comm_delay[0]                 ; de0nano_adc:adc|spi_comm_delay[0]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.062      ; 0.580      ;
; 0.381 ; de0nano_adc:adc|spi_master:spi_driver|rx_data[11] ; adc_data_out[11]~reg0                 ; CLOCK_50                      ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.129      ; 0.697      ;
; 0.381 ; de0nano_adc:adc|spi_master:spi_driver|rx_data[8]  ; adc_data_out[8]~reg0                  ; CLOCK_50                      ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.129      ; 0.697      ;
; 0.381 ; de0nano_adc:adc|spi_master:spi_driver|rx_data[3]  ; adc_data_out[3]~reg0                  ; CLOCK_50                      ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.129      ; 0.697      ;
; 0.382 ; de0nano_adc:adc|spi_master:spi_driver|rx_data[10] ; adc_data_out[10]~reg0                 ; CLOCK_50                      ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.129      ; 0.698      ;
; 0.382 ; de0nano_adc:adc|spi_master:spi_driver|rx_data[4]  ; adc_data_out[4]~reg0                  ; CLOCK_50                      ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.129      ; 0.698      ;
; 0.382 ; de0nano_adc:adc|spi_master:spi_driver|rx_data[1]  ; adc_data_out[1]~reg0                  ; CLOCK_50                      ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.129      ; 0.698      ;
; 0.382 ; de0nano_adc:adc|spi_master:spi_driver|rx_data[0]  ; adc_data_out[0]~reg0                  ; CLOCK_50                      ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.129      ; 0.698      ;
; 0.386 ; de0nano_adc:adc|spi_comm_delay[4]                 ; de0nano_adc:adc|spi_comm_delay[5]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.062      ; 0.605      ;
; 0.392 ; de0nano_adc:adc|init_delay[0]                     ; de0nano_adc:adc|init_delay[2]         ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.062      ; 0.611      ;
; 0.393 ; de0nano_adc:adc|init_delay[0]                     ; de0nano_adc:adc|init_delay[1]         ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.062      ; 0.612      ;
; 0.413 ; de0nano_adc:adc|spi_master:spi_driver|rx_data[7]  ; adc_data_out[7]~reg0                  ; CLOCK_50                      ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.129      ; 0.729      ;
; 0.420 ; de0nano_adc:adc|spi_master:spi_driver|rx_data[6]  ; adc_data_out[6]~reg0                  ; CLOCK_50                      ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.128      ; 0.735      ;
; 0.551 ; de0nano_adc:adc|state.ready~reg0                  ; sleep[0]                              ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.063      ; 0.771      ;
; 0.554 ; de0nano_adc:adc|spi_master:spi_driver|rx_data[5]  ; adc_data_out[5]~reg0                  ; CLOCK_50                      ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.128      ; 0.869      ;
; 0.557 ; sleep[2]                                          ; sleep[2]                              ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.063      ; 0.777      ;
; 0.557 ; sleep[8]                                          ; sleep[8]                              ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.063      ; 0.777      ;
; 0.557 ; sleep[10]                                         ; sleep[10]                             ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.063      ; 0.777      ;
; 0.558 ; sleep[3]                                          ; sleep[3]                              ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.063      ; 0.778      ;
; 0.559 ; sleep[6]                                          ; sleep[6]                              ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.063      ; 0.779      ;
; 0.560 ; sleep[4]                                          ; sleep[4]                              ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.063      ; 0.780      ;
; 0.560 ; de0nano_adc:adc|spi_comm_delay[2]                 ; de0nano_adc:adc|spi_comm_delay[3]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.062      ; 0.779      ;
; 0.561 ; sleep[9]                                          ; sleep[9]                              ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.063      ; 0.781      ;
; 0.562 ; sleep[5]                                          ; sleep[5]                              ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.063      ; 0.782      ;
; 0.563 ; de0nano_adc:adc|spi_master:spi_driver|rx_data[2]  ; adc_data_out[2]~reg0                  ; CLOCK_50                      ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.128      ; 0.878      ;
; 0.569 ; sleep[1]                                          ; sleep[1]                              ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.063      ; 0.789      ;
; 0.569 ; de0nano_adc:adc|init_delay[1]                     ; de0nano_adc:adc|init_delay[2]         ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.062      ; 0.788      ;
; 0.571 ; sleep[0]                                          ; sleep[1]                              ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.063      ; 0.791      ;
; 0.574 ; sleep[7]                                          ; sleep[7]                              ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.063      ; 0.794      ;
; 0.581 ; adc_run                                           ; sleep[0]                              ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.063      ; 0.801      ;
; 0.591 ; de0nano_adc:adc|state.ready~reg0                  ; de0nano_adc:adc|state.execute~reg0    ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.062      ; 0.810      ;
; 0.592 ; de0nano_adc:adc|spi_comm_delay[1]                 ; de0nano_adc:adc|spi_comm_delay[2]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.062      ; 0.811      ;
; 0.593 ; de0nano_adc:adc|spi_comm_delay[1]                 ; de0nano_adc:adc|spi_comm_delay[3]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.062      ; 0.812      ;
; 0.596 ; sleep[10]                                         ; adc_run                               ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.063      ; 0.816      ;
; 0.640 ; de0nano_adc:adc|state.ready~reg0                  ; de0nano_adc:adc|state.initialize~reg0 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.062      ; 0.859      ;
; 0.725 ; de0nano_adc:adc|spi_comm_delay[0]                 ; de0nano_adc:adc|spi_comm_delay[1]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.062      ; 0.944      ;
; 0.761 ; de0nano_adc:adc|spi_comm_delay[2]                 ; de0nano_adc:adc|spi_comm_delay[1]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.062      ; 0.980      ;
; 0.775 ; adc_run                                           ; de0nano_adc:adc|state.execute~reg0    ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.062      ; 0.994      ;
; 0.779 ; de0nano_adc:adc|spi_comm_delay[2]                 ; de0nano_adc:adc|spi_comm_delay[0]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.062      ; 0.998      ;
; 0.820 ; adc_run                                           ; de0nano_adc:adc|state.initialize~reg0 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.062      ; 1.039      ;
; 0.832 ; sleep[2]                                          ; sleep[3]                              ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.063      ; 1.052      ;
; 0.832 ; sleep[8]                                          ; sleep[9]                              ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.063      ; 1.052      ;
; 0.833 ; sleep[6]                                          ; sleep[7]                              ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.063      ; 1.053      ;
; 0.834 ; sleep[4]                                          ; sleep[5]                              ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.063      ; 1.054      ;
; 0.845 ; sleep[0]                                          ; sleep[2]                              ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.063      ; 1.065      ;
; 0.846 ; sleep[3]                                          ; sleep[4]                              ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.063      ; 1.066      ;
; 0.847 ; sleep[0]                                          ; sleep[3]                              ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.063      ; 1.067      ;
; 0.847 ; sleep[1]                                          ; sleep[2]                              ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.063      ; 1.067      ;
; 0.848 ; sleep[9]                                          ; sleep[10]                             ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.063      ; 1.068      ;
; 0.848 ; sleep[3]                                          ; sleep[5]                              ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.063      ; 1.068      ;
; 0.849 ; sleep[5]                                          ; sleep[6]                              ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.063      ; 1.069      ;
; 0.849 ; sleep[1]                                          ; sleep[3]                              ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.063      ; 1.069      ;
; 0.851 ; sleep[5]                                          ; sleep[7]                              ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.063      ; 1.071      ;
; 0.861 ; sleep[7]                                          ; sleep[8]                              ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.063      ; 1.081      ;
; 0.863 ; sleep[7]                                          ; sleep[9]                              ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.063      ; 1.083      ;
; 0.878 ; sleep[0]                                          ; adc_run                               ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.063      ; 1.098      ;
; 0.881 ; sleep[6]                                          ; adc_run                               ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.063      ; 1.101      ;
; 0.883 ; sleep[1]                                          ; adc_run                               ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.063      ; 1.103      ;
; 0.897 ; de0nano_adc:adc|state.initialize~reg0             ; de0nano_adc:adc|init_delay[1]         ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.062      ; 1.116      ;
; 0.897 ; de0nano_adc:adc|state.initialize~reg0             ; de0nano_adc:adc|init_delay[2]         ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.062      ; 1.116      ;
; 0.897 ; de0nano_adc:adc|state.initialize~reg0             ; de0nano_adc:adc|init_delay[0]         ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.062      ; 1.116      ;
; 0.903 ; de0nano_adc:adc|spi_comm_delay[5]                 ; de0nano_adc:adc|spi_comm_delay[1]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.062      ; 1.122      ;
; 0.905 ; de0nano_adc:adc|spi_comm_delay[4]                 ; de0nano_adc:adc|spi_comm_delay[1]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.062      ; 1.124      ;
; 0.914 ; de0nano_adc:adc|init_delay[1]                     ; de0nano_adc:adc|state.ready~reg0      ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.062      ; 1.133      ;
; 0.915 ; de0nano_adc:adc|spi_comm_delay[0]                 ; de0nano_adc:adc|spi_comm_delay[3]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.062      ; 1.134      ;
; 0.916 ; adc_run                                           ; de0nano_adc:adc|state.ready~reg0      ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.062      ; 1.135      ;
; 0.919 ; de0nano_adc:adc|spi_comm_delay[0]                 ; de0nano_adc:adc|spi_comm_delay[2]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.062      ; 1.138      ;
; 0.931 ; de0nano_adc:adc|reset                             ; de0nano_adc:adc|reset                 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.063      ; 1.151      ;
; 0.942 ; sleep[2]                                          ; sleep[4]                              ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.063      ; 1.162      ;
; 0.942 ; sleep[8]                                          ; sleep[10]                             ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.063      ; 1.162      ;
; 0.943 ; sleep[6]                                          ; sleep[8]                              ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.063      ; 1.163      ;
; 0.944 ; sleep[2]                                          ; sleep[5]                              ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.063      ; 1.164      ;
; 0.944 ; sleep[4]                                          ; sleep[6]                              ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.063      ; 1.164      ;
; 0.945 ; sleep[6]                                          ; sleep[9]                              ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.063      ; 1.165      ;
; 0.946 ; sleep[4]                                          ; sleep[7]                              ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.063      ; 1.166      ;
; 0.957 ; sleep[0]                                          ; sleep[4]                              ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.063      ; 1.177      ;
; 0.958 ; sleep[3]                                          ; sleep[6]                              ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.063      ; 1.178      ;
; 0.959 ; sleep[0]                                          ; sleep[5]                              ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.063      ; 1.179      ;
; 0.959 ; sleep[1]                                          ; sleep[4]                              ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.063      ; 1.179      ;
; 0.960 ; sleep[3]                                          ; sleep[7]                              ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.063      ; 1.180      ;
; 0.961 ; sleep[5]                                          ; sleep[8]                              ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.063      ; 1.181      ;
; 0.961 ; sleep[1]                                          ; sleep[5]                              ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.063      ; 1.181      ;
; 0.963 ; sleep[5]                                          ; sleep[9]                              ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.063      ; 1.183      ;
; 0.973 ; sleep[7]                                          ; sleep[10]                             ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.063      ; 1.193      ;
; 0.975 ; sleep[2]                                          ; adc_run                               ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.063      ; 1.195      ;
; 0.984 ; sleep[8]                                          ; adc_run                               ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.063      ; 1.204      ;
; 1.047 ; de0nano_adc:adc|spi_comm_delay[1]                 ; de0nano_adc:adc|spi_comm_delay[5]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.062      ; 1.266      ;
+-------+---------------------------------------------------+---------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                                                                                     ;
+-------+------------------------------------------------------+------------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                            ; To Node                                              ; Launch Clock                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------+------------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; 0.358 ; virtual_clock:vclock|vclk_cnt[5]                     ; virtual_clock:vclock|vclk_cnt[5]                     ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; virtual_clock:vclock|vclk_cnt[1]                     ; virtual_clock:vclock|vclk_cnt[1]                     ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; virtual_clock:vclock|vclk_cnt[4]                     ; virtual_clock:vclock|vclk_cnt[4]                     ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; virtual_clock:vclock|vclk_cnt[2]                     ; virtual_clock:vclock|vclk_cnt[2]                     ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; de0nano_adc:adc|spi_master:spi_driver|sclk           ; de0nano_adc:adc|spi_master:spi_driver|sclk           ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; de0nano_adc:adc|spi_master:spi_driver|mosi~en        ; de0nano_adc:adc|spi_master:spi_driver|mosi~en        ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; de0nano_adc:adc|spi_master:spi_driver|assert_data    ; de0nano_adc:adc|spi_master:spi_driver|assert_data    ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; de0nano_adc:adc|spi_master:spi_driver|clk_ratio[0]   ; de0nano_adc:adc|spi_master:spi_driver|clk_ratio[0]   ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.359 ; I2C_MCP4725:dac|scl_int                              ; I2C_MCP4725:dac|scl_int                              ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.361 ; virtual_clock:vclock|vclk_cnt[0]                     ; virtual_clock:vclock|vclk_cnt[0]                     ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.580      ;
; 0.381 ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[1]   ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[2]   ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.075      ; 0.613      ;
; 0.391 ; de0nano_adc:adc|spi_master:spi_driver|clk_toggles[4] ; de0nano_adc:adc|spi_master:spi_driver|clk_toggles[4] ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.610      ;
; 0.393 ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[10]  ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[11]  ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.612      ;
; 0.393 ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[4]   ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[5]   ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.612      ;
; 0.394 ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[9]   ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[10]  ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.613      ;
; 0.395 ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[5]   ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[6]   ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.614      ;
; 0.398 ; virtual_clock:vclock|virt_clk                        ; virtual_clock:vclock|virt_clk                        ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; 2.213      ; 2.997      ;
; 0.498 ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[8]   ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[9]   ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.717      ;
; 0.501 ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[7]   ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[8]   ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.720      ;
; 0.521 ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[3]   ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[4]   ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.740      ;
; 0.536 ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[11]  ; de0nano_adc:adc|spi_master:spi_driver|rx_data[11]    ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.061      ; 0.754      ;
; 0.538 ; virtual_clock:vclock|vclk_cnt[1]                     ; virtual_clock:vclock|vclk_cnt[2]                     ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.757      ;
; 0.553 ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[10]  ; de0nano_adc:adc|spi_master:spi_driver|rx_data[10]    ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.061      ; 0.771      ;
; 0.560 ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[7]   ; de0nano_adc:adc|spi_master:spi_driver|rx_data[7]     ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.061      ; 0.778      ;
; 0.569 ; I2C_MCP4725:dac|counter[13]                          ; I2C_MCP4725:dac|counter[13]                          ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.061      ; 0.787      ;
; 0.569 ; I2C_MCP4725:dac|counter[3]                           ; I2C_MCP4725:dac|counter[3]                           ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.061      ; 0.787      ;
; 0.570 ; I2C_MCP4725:dac|counter[29]                          ; I2C_MCP4725:dac|counter[29]                          ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.061      ; 0.788      ;
; 0.570 ; I2C_MCP4725:dac|counter[19]                          ; I2C_MCP4725:dac|counter[19]                          ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.061      ; 0.788      ;
; 0.570 ; I2C_MCP4725:dac|counter[11]                          ; I2C_MCP4725:dac|counter[11]                          ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.061      ; 0.788      ;
; 0.570 ; I2C_MCP4725:dac|counter[5]                           ; I2C_MCP4725:dac|counter[5]                           ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.061      ; 0.788      ;
; 0.570 ; I2C_MCP4725:dac|counter[1]                           ; I2C_MCP4725:dac|counter[1]                           ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.061      ; 0.788      ;
; 0.570 ; de0nano_adc:adc|spi_master:spi_driver|clk_toggles[1] ; de0nano_adc:adc|spi_master:spi_driver|clk_toggles[1] ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.789      ;
; 0.571 ; I2C_MCP4725:dac|counter[31]                          ; I2C_MCP4725:dac|counter[31]                          ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.061      ; 0.789      ;
; 0.571 ; I2C_MCP4725:dac|counter[27]                          ; I2C_MCP4725:dac|counter[27]                          ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.061      ; 0.789      ;
; 0.571 ; I2C_MCP4725:dac|counter[21]                          ; I2C_MCP4725:dac|counter[21]                          ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.061      ; 0.789      ;
; 0.571 ; I2C_MCP4725:dac|counter[6]                           ; I2C_MCP4725:dac|counter[6]                           ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.061      ; 0.789      ;
; 0.571 ; de0nano_adc:adc|spi_master:spi_driver|clk_toggles[2] ; de0nano_adc:adc|spi_master:spi_driver|clk_toggles[2] ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.790      ;
; 0.572 ; I2C_MCP4725:dac|counter[22]                          ; I2C_MCP4725:dac|counter[22]                          ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.061      ; 0.790      ;
; 0.572 ; I2C_MCP4725:dac|counter[9]                           ; I2C_MCP4725:dac|counter[9]                           ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.061      ; 0.790      ;
; 0.573 ; I2C_MCP4725:dac|counter[25]                          ; I2C_MCP4725:dac|counter[25]                          ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.061      ; 0.791      ;
; 0.573 ; I2C_MCP4725:dac|counter[23]                          ; I2C_MCP4725:dac|counter[23]                          ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.061      ; 0.791      ;
; 0.573 ; I2C_MCP4725:dac|counter[18]                          ; I2C_MCP4725:dac|counter[18]                          ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.061      ; 0.791      ;
; 0.573 ; I2C_MCP4725:dac|counter[2]                           ; I2C_MCP4725:dac|counter[2]                           ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.061      ; 0.791      ;
; 0.573 ; de0nano_adc:adc|spi_master:spi_driver|clk_toggles[3] ; de0nano_adc:adc|spi_master:spi_driver|clk_toggles[3] ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.792      ;
; 0.574 ; I2C_MCP4725:dac|counter[30]                          ; I2C_MCP4725:dac|counter[30]                          ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.061      ; 0.792      ;
; 0.574 ; I2C_MCP4725:dac|counter[10]                          ; I2C_MCP4725:dac|counter[10]                          ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.061      ; 0.792      ;
; 0.574 ; I2C_MCP4725:dac|counter[8]                           ; I2C_MCP4725:dac|counter[8]                           ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.061      ; 0.792      ;
; 0.575 ; I2C_MCP4725:dac|counter[28]                          ; I2C_MCP4725:dac|counter[28]                          ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.061      ; 0.793      ;
; 0.575 ; I2C_MCP4725:dac|counter[26]                          ; I2C_MCP4725:dac|counter[26]                          ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.061      ; 0.793      ;
; 0.575 ; I2C_MCP4725:dac|counter[24]                          ; I2C_MCP4725:dac|counter[24]                          ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.061      ; 0.793      ;
; 0.575 ; I2C_MCP4725:dac|counter[20]                          ; I2C_MCP4725:dac|counter[20]                          ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.061      ; 0.793      ;
; 0.594 ; de0nano_adc:adc|spi_master:spi_driver|clk_toggles[0] ; de0nano_adc:adc|spi_master:spi_driver|clk_toggles[0] ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.813      ;
; 0.609 ; virtual_clock:vclock|vclk_cnt[0]                     ; virtual_clock:vclock|vclk_cnt[2]                     ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.828      ;
; 0.622 ; virtual_clock:vclock|vclk_cnt[0]                     ; virtual_clock:vclock|vclk_cnt[3]                     ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.841      ;
; 0.627 ; virtual_clock:vclock|vclk_cnt[0]                     ; virtual_clock:vclock|vclk_cnt[1]                     ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.846      ;
; 0.684 ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[0]   ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[1]   ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.075      ; 0.916      ;
; 0.703 ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[8]   ; de0nano_adc:adc|spi_master:spi_driver|rx_data[8]     ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.061      ; 0.921      ;
; 0.736 ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[9]   ; de0nano_adc:adc|spi_master:spi_driver|rx_data[9]     ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.061      ; 0.954      ;
; 0.780 ; virtual_clock:vclock|vclk_cnt[5]                     ; virtual_clock:vclock|vclk_cnt[1]                     ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.999      ;
; 0.780 ; virtual_clock:vclock|vclk_cnt[5]                     ; virtual_clock:vclock|vclk_cnt[3]                     ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.999      ;
; 0.802 ; virtual_clock:vclock|vclk_cnt[1]                     ; virtual_clock:vclock|vclk_cnt[5]                     ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.062      ; 1.021      ;
; 0.802 ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[6]   ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[7]   ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.062      ; 1.021      ;
; 0.803 ; virtual_clock:vclock|vclk_cnt[1]                     ; virtual_clock:vclock|vclk_cnt[4]                     ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.062      ; 1.022      ;
; 0.803 ; de0nano_adc:adc|spi_master:spi_driver|clk_ratio[0]   ; de0nano_adc:adc|spi_master:spi_driver|ss_n[0]        ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.062      ; 1.022      ;
; 0.828 ; virtual_clock:vclock|vclk_cnt[3]                     ; virtual_clock:vclock|vclk_cnt[5]                     ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.062      ; 1.047      ;
; 0.829 ; virtual_clock:vclock|vclk_cnt[3]                     ; virtual_clock:vclock|vclk_cnt[4]                     ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.062      ; 1.048      ;
; 0.844 ; I2C_MCP4725:dac|counter[1]                           ; I2C_MCP4725:dac|counter[2]                           ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.061      ; 1.062      ;
; 0.845 ; I2C_MCP4725:dac|counter[5]                           ; I2C_MCP4725:dac|counter[6]                           ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.061      ; 1.063      ;
; 0.845 ; I2C_MCP4725:dac|counter[29]                          ; I2C_MCP4725:dac|counter[30]                          ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.061      ; 1.063      ;
; 0.845 ; I2C_MCP4725:dac|counter[19]                          ; I2C_MCP4725:dac|counter[20]                          ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.061      ; 1.063      ;
; 0.845 ; de0nano_adc:adc|spi_master:spi_driver|clk_toggles[1] ; de0nano_adc:adc|spi_master:spi_driver|clk_toggles[2] ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.062      ; 1.064      ;
; 0.846 ; I2C_MCP4725:dac|counter[21]                          ; I2C_MCP4725:dac|counter[22]                          ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.061      ; 1.064      ;
; 0.846 ; I2C_MCP4725:dac|counter[9]                           ; I2C_MCP4725:dac|counter[10]                          ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.061      ; 1.064      ;
; 0.846 ; I2C_MCP4725:dac|counter[27]                          ; I2C_MCP4725:dac|counter[28]                          ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.061      ; 1.064      ;
; 0.847 ; I2C_MCP4725:dac|counter[25]                          ; I2C_MCP4725:dac|counter[26]                          ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.061      ; 1.065      ;
; 0.847 ; I2C_MCP4725:dac|counter[23]                          ; I2C_MCP4725:dac|counter[24]                          ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.061      ; 1.065      ;
; 0.847 ; de0nano_adc:adc|spi_master:spi_driver|clk_toggles[3] ; de0nano_adc:adc|spi_master:spi_driver|clk_toggles[4] ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.062      ; 1.066      ;
; 0.857 ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[5]   ; de0nano_adc:adc|spi_master:spi_driver|rx_data[5]     ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.061      ; 1.075      ;
; 0.859 ; de0nano_adc:adc|spi_master:spi_driver|clk_toggles[2] ; de0nano_adc:adc|spi_master:spi_driver|clk_toggles[3] ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.062      ; 1.078      ;
; 0.860 ; I2C_MCP4725:dac|counter[2]                           ; I2C_MCP4725:dac|counter[3]                           ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.061      ; 1.078      ;
; 0.860 ; I2C_MCP4725:dac|counter[18]                          ; I2C_MCP4725:dac|counter[19]                          ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.061      ; 1.078      ;
; 0.860 ; I2C_MCP4725:dac|counter[22]                          ; I2C_MCP4725:dac|counter[23]                          ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.061      ; 1.078      ;
; 0.861 ; I2C_MCP4725:dac|counter[6]                           ; I2C_MCP4725:dac|counter[8]                           ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.061      ; 1.079      ;
; 0.861 ; I2C_MCP4725:dac|counter[10]                          ; I2C_MCP4725:dac|counter[11]                          ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.061      ; 1.079      ;
; 0.861 ; I2C_MCP4725:dac|counter[30]                          ; I2C_MCP4725:dac|counter[31]                          ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.061      ; 1.079      ;
; 0.861 ; I2C_MCP4725:dac|counter[8]                           ; I2C_MCP4725:dac|counter[9]                           ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.061      ; 1.079      ;
; 0.861 ; de0nano_adc:adc|spi_master:spi_driver|clk_toggles[0] ; de0nano_adc:adc|spi_master:spi_driver|clk_toggles[1] ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.062      ; 1.080      ;
; 0.861 ; de0nano_adc:adc|spi_master:spi_driver|clk_toggles[2] ; de0nano_adc:adc|spi_master:spi_driver|clk_toggles[4] ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.062      ; 1.080      ;
; 0.862 ; I2C_MCP4725:dac|counter[28]                          ; I2C_MCP4725:dac|counter[29]                          ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.061      ; 1.080      ;
; 0.862 ; I2C_MCP4725:dac|counter[26]                          ; I2C_MCP4725:dac|counter[27]                          ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.061      ; 1.080      ;
; 0.862 ; I2C_MCP4725:dac|counter[20]                          ; I2C_MCP4725:dac|counter[21]                          ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.061      ; 1.080      ;
; 0.862 ; I2C_MCP4725:dac|counter[24]                          ; I2C_MCP4725:dac|counter[25]                          ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.061      ; 1.080      ;
; 0.862 ; I2C_MCP4725:dac|counter[18]                          ; I2C_MCP4725:dac|counter[20]                          ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.061      ; 1.080      ;
; 0.862 ; I2C_MCP4725:dac|counter[22]                          ; I2C_MCP4725:dac|counter[24]                          ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.061      ; 1.080      ;
; 0.863 ; I2C_MCP4725:dac|counter[8]                           ; I2C_MCP4725:dac|counter[10]                          ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.061      ; 1.081      ;
; 0.863 ; de0nano_adc:adc|spi_master:spi_driver|clk_toggles[0] ; de0nano_adc:adc|spi_master:spi_driver|clk_toggles[2] ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.062      ; 1.082      ;
; 0.864 ; I2C_MCP4725:dac|counter[28]                          ; I2C_MCP4725:dac|counter[30]                          ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.061      ; 1.082      ;
; 0.864 ; I2C_MCP4725:dac|counter[20]                          ; I2C_MCP4725:dac|counter[22]                          ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.061      ; 1.082      ;
; 0.864 ; I2C_MCP4725:dac|counter[26]                          ; I2C_MCP4725:dac|counter[28]                          ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.061      ; 1.082      ;
; 0.864 ; I2C_MCP4725:dac|counter[24]                          ; I2C_MCP4725:dac|counter[26]                          ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.061      ; 1.082      ;
+-------+------------------------------------------------------+------------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'CLOCK_50'                                                                                                                                ;
+--------+-----------------------+---------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                                           ; Launch Clock                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+---------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; -0.865 ; de0nano_adc:adc|reset ; de0nano_adc:adc|spi_master:spi_driver|state       ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 1.000        ; -0.130     ; 1.720      ;
; -0.865 ; de0nano_adc:adc|reset ; de0nano_adc:adc|spi_master:spi_driver|busy        ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 1.000        ; -0.130     ; 1.720      ;
; -0.812 ; de0nano_adc:adc|reset ; de0nano_adc:adc|spi_master:spi_driver|rx_data[4]  ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 1.000        ; -0.133     ; 1.664      ;
; -0.812 ; de0nano_adc:adc|reset ; de0nano_adc:adc|spi_master:spi_driver|rx_data[3]  ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 1.000        ; -0.133     ; 1.664      ;
; -0.791 ; de0nano_adc:adc|reset ; de0nano_adc:adc|spi_master:spi_driver|ss_n[0]     ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 1.000        ; -0.128     ; 1.648      ;
; -0.791 ; de0nano_adc:adc|reset ; de0nano_adc:adc|spi_master:spi_driver|mosi~en     ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 1.000        ; -0.128     ; 1.648      ;
; -0.724 ; de0nano_adc:adc|reset ; de0nano_adc:adc|spi_master:spi_driver|rx_data[6]  ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 1.000        ; -0.129     ; 1.580      ;
; -0.724 ; de0nano_adc:adc|reset ; de0nano_adc:adc|spi_master:spi_driver|rx_data[5]  ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 1.000        ; -0.129     ; 1.580      ;
; -0.724 ; de0nano_adc:adc|reset ; de0nano_adc:adc|spi_master:spi_driver|rx_data[2]  ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 1.000        ; -0.129     ; 1.580      ;
; -0.417 ; de0nano_adc:adc|reset ; de0nano_adc:adc|spi_master:spi_driver|rx_data[11] ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 1.000        ; -0.129     ; 1.273      ;
; -0.417 ; de0nano_adc:adc|reset ; de0nano_adc:adc|spi_master:spi_driver|rx_data[10] ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 1.000        ; -0.129     ; 1.273      ;
; -0.417 ; de0nano_adc:adc|reset ; de0nano_adc:adc|spi_master:spi_driver|rx_data[9]  ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 1.000        ; -0.129     ; 1.273      ;
; -0.417 ; de0nano_adc:adc|reset ; de0nano_adc:adc|spi_master:spi_driver|rx_data[8]  ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 1.000        ; -0.129     ; 1.273      ;
; -0.417 ; de0nano_adc:adc|reset ; de0nano_adc:adc|spi_master:spi_driver|rx_data[7]  ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 1.000        ; -0.129     ; 1.273      ;
; -0.417 ; de0nano_adc:adc|reset ; de0nano_adc:adc|spi_master:spi_driver|rx_data[1]  ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 1.000        ; -0.129     ; 1.273      ;
; -0.417 ; de0nano_adc:adc|reset ; de0nano_adc:adc|spi_master:spi_driver|rx_data[0]  ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 1.000        ; -0.129     ; 1.273      ;
+--------+-----------------------+---------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'CLOCK_50'                                                                                                                                ;
+-------+-----------------------+---------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                           ; Launch Clock                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+---------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; 0.884 ; de0nano_adc:adc|reset ; de0nano_adc:adc|spi_master:spi_driver|rx_data[11] ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; 0.064      ; 1.135      ;
; 0.884 ; de0nano_adc:adc|reset ; de0nano_adc:adc|spi_master:spi_driver|rx_data[10] ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; 0.064      ; 1.135      ;
; 0.884 ; de0nano_adc:adc|reset ; de0nano_adc:adc|spi_master:spi_driver|rx_data[9]  ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; 0.064      ; 1.135      ;
; 0.884 ; de0nano_adc:adc|reset ; de0nano_adc:adc|spi_master:spi_driver|rx_data[8]  ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; 0.064      ; 1.135      ;
; 0.884 ; de0nano_adc:adc|reset ; de0nano_adc:adc|spi_master:spi_driver|rx_data[7]  ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; 0.064      ; 1.135      ;
; 0.884 ; de0nano_adc:adc|reset ; de0nano_adc:adc|spi_master:spi_driver|rx_data[1]  ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; 0.064      ; 1.135      ;
; 0.884 ; de0nano_adc:adc|reset ; de0nano_adc:adc|spi_master:spi_driver|rx_data[0]  ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; 0.064      ; 1.135      ;
; 1.203 ; de0nano_adc:adc|reset ; de0nano_adc:adc|spi_master:spi_driver|rx_data[6]  ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; 0.064      ; 1.454      ;
; 1.203 ; de0nano_adc:adc|reset ; de0nano_adc:adc|spi_master:spi_driver|rx_data[5]  ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; 0.064      ; 1.454      ;
; 1.203 ; de0nano_adc:adc|reset ; de0nano_adc:adc|spi_master:spi_driver|rx_data[2]  ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; 0.064      ; 1.454      ;
; 1.248 ; de0nano_adc:adc|reset ; de0nano_adc:adc|spi_master:spi_driver|ss_n[0]     ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; 0.065      ; 1.500      ;
; 1.248 ; de0nano_adc:adc|reset ; de0nano_adc:adc|spi_master:spi_driver|mosi~en     ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; 0.065      ; 1.500      ;
; 1.276 ; de0nano_adc:adc|reset ; de0nano_adc:adc|spi_master:spi_driver|rx_data[4]  ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; 0.060      ; 1.523      ;
; 1.276 ; de0nano_adc:adc|reset ; de0nano_adc:adc|spi_master:spi_driver|rx_data[3]  ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; 0.060      ; 1.523      ;
; 1.327 ; de0nano_adc:adc|reset ; de0nano_adc:adc|spi_master:spi_driver|state       ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; 0.062      ; 1.576      ;
; 1.327 ; de0nano_adc:adc|reset ; de0nano_adc:adc|spi_master:spi_driver|busy        ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; 0.062      ; 1.576      ;
+-------+-----------------------+---------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 1
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 0.180 ns




+------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                            ;
+------------+-----------------+-------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                    ; Note                                                          ;
+------------+-----------------+-------------------------------+---------------------------------------------------------------+
; 259.07 MHz ; 250.0 MHz       ; CLOCK_50                      ; limit due to minimum period restriction (max I/O toggle rate) ;
; 423.37 MHz ; 423.37 MHz      ; virtual_clock:vclock|virt_clk ;                                                               ;
+------------+-----------------+-------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                     ;
+-------------------------------+--------+---------------+
; Clock                         ; Slack  ; End Point TNS ;
+-------------------------------+--------+---------------+
; CLOCK_50                      ; -2.860 ; -221.294      ;
; virtual_clock:vclock|virt_clk ; -1.362 ; -16.362       ;
+-------------------------------+--------+---------------+


+-------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                     ;
+-------------------------------+-------+---------------+
; Clock                         ; Slack ; End Point TNS ;
+-------------------------------+-------+---------------+
; virtual_clock:vclock|virt_clk ; 0.271 ; 0.000         ;
; CLOCK_50                      ; 0.312 ; 0.000         ;
+-------------------------------+-------+---------------+


+---------------------------------------+
; Slow 1200mV 0C Model Recovery Summary ;
+----------+--------+-------------------+
; Clock    ; Slack  ; End Point TNS     ;
+----------+--------+-------------------+
; CLOCK_50 ; -0.641 ; -6.934            ;
+----------+--------+-------------------+


+--------------------------------------+
; Slow 1200mV 0C Model Removal Summary ;
+----------+-------+-------------------+
; Clock    ; Slack ; End Point TNS     ;
+----------+-------+-------------------+
; CLOCK_50 ; 0.772 ; 0.000             ;
+----------+-------+-------------------+


+--------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary       ;
+-------------------------------+--------+---------------+
; Clock                         ; Slack  ; End Point TNS ;
+-------------------------------+--------+---------------+
; CLOCK_50                      ; -3.000 ; -111.000      ;
; virtual_clock:vclock|virt_clk ; -1.000 ; -38.000       ;
+-------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                  ;
+--------+----------------------------------------------------+-----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                          ; To Node                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------+-----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.860 ; de0nano_adc:adc|spi_master:spi_driver|count[6]     ; de0nano_adc:adc|spi_master:spi_driver|count[0]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 3.800      ;
; -2.846 ; de0nano_adc:adc|spi_master:spi_driver|count[11]    ; de0nano_adc:adc|spi_master:spi_driver|count[0]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.383     ; 3.458      ;
; -2.843 ; de0nano_adc:adc|spi_master:spi_driver|count[2]     ; de0nano_adc:adc|spi_master:spi_driver|count[0]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 3.783      ;
; -2.802 ; de0nano_adc:adc|spi_master:spi_driver|count[16]    ; de0nano_adc:adc|spi_master:spi_driver|count[0]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 3.742      ;
; -2.794 ; de0nano_adc:adc|spi_master:spi_driver|count[18]    ; de0nano_adc:adc|spi_master:spi_driver|count[0]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 3.734      ;
; -2.762 ; de0nano_adc:adc|spi_master:spi_driver|count[9]     ; de0nano_adc:adc|spi_master:spi_driver|count[0]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 3.702      ;
; -2.757 ; de0nano_adc:adc|spi_master:spi_driver|count[27]    ; de0nano_adc:adc|spi_master:spi_driver|count[0]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 3.698      ;
; -2.756 ; de0nano_adc:adc|spi_master:spi_driver|count[30]    ; de0nano_adc:adc|spi_master:spi_driver|count[0]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 3.697      ;
; -2.752 ; de0nano_adc:adc|spi_master:spi_driver|count[12]    ; de0nano_adc:adc|spi_master:spi_driver|count[0]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.383     ; 3.364      ;
; -2.745 ; de0nano_adc:adc|spi_master:spi_driver|count[11]    ; de0nano_adc:adc|spi_master:spi_driver|count[25]     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.384     ; 3.356      ;
; -2.745 ; de0nano_adc:adc|spi_master:spi_driver|count[10]    ; de0nano_adc:adc|spi_master:spi_driver|count[0]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 3.685      ;
; -2.744 ; de0nano_adc:adc|spi_master:spi_driver|count[11]    ; de0nano_adc:adc|spi_master:spi_driver|count[14]     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.384     ; 3.355      ;
; -2.744 ; de0nano_adc:adc|spi_master:spi_driver|count[11]    ; de0nano_adc:adc|spi_master:spi_driver|count[7]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.384     ; 3.355      ;
; -2.744 ; de0nano_adc:adc|spi_master:spi_driver|count[11]    ; de0nano_adc:adc|spi_master:spi_driver|count[22]     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.384     ; 3.355      ;
; -2.741 ; de0nano_adc:adc|spi_master:spi_driver|count[11]    ; de0nano_adc:adc|spi_master:spi_driver|count[23]     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.384     ; 3.352      ;
; -2.740 ; de0nano_adc:adc|spi_master:spi_driver|count[11]    ; de0nano_adc:adc|spi_master:spi_driver|count[13]     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.384     ; 3.351      ;
; -2.738 ; de0nano_adc:adc|spi_master:spi_driver|count[11]    ; de0nano_adc:adc|spi_master:spi_driver|count[1]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.384     ; 3.349      ;
; -2.737 ; de0nano_adc:adc|spi_master:spi_driver|count[11]    ; de0nano_adc:adc|spi_master:spi_driver|count[26]     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.384     ; 3.348      ;
; -2.714 ; de0nano_adc:adc|spi_master:spi_driver|count[20]    ; de0nano_adc:adc|spi_master:spi_driver|count[0]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 3.654      ;
; -2.698 ; de0nano_adc:adc|spi_master:spi_driver|count[6]     ; de0nano_adc:adc|spi_master:spi_driver|count[22]     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.056     ; 3.637      ;
; -2.698 ; de0nano_adc:adc|spi_master:spi_driver|count[6]     ; de0nano_adc:adc|spi_master:spi_driver|count[25]     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.056     ; 3.637      ;
; -2.697 ; de0nano_adc:adc|spi_master:spi_driver|count[6]     ; de0nano_adc:adc|spi_master:spi_driver|count[7]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.056     ; 3.636      ;
; -2.697 ; de0nano_adc:adc|spi_master:spi_driver|count[6]     ; de0nano_adc:adc|spi_master:spi_driver|count[14]     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.056     ; 3.636      ;
; -2.694 ; de0nano_adc:adc|spi_master:spi_driver|count[6]     ; de0nano_adc:adc|spi_master:spi_driver|count[23]     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.056     ; 3.633      ;
; -2.693 ; de0nano_adc:adc|spi_master:spi_driver|count[6]     ; de0nano_adc:adc|spi_master:spi_driver|count[13]     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.056     ; 3.632      ;
; -2.691 ; de0nano_adc:adc|spi_master:spi_driver|count[6]     ; de0nano_adc:adc|spi_master:spi_driver|count[1]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.056     ; 3.630      ;
; -2.690 ; de0nano_adc:adc|spi_master:spi_driver|count[6]     ; de0nano_adc:adc|spi_master:spi_driver|count[26]     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.056     ; 3.629      ;
; -2.688 ; de0nano_adc:adc|spi_master:spi_driver|count[6]     ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 3.628      ;
; -2.688 ; de0nano_adc:adc|spi_master:spi_driver|count[6]     ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 3.628      ;
; -2.688 ; de0nano_adc:adc|spi_master:spi_driver|count[6]     ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 3.628      ;
; -2.688 ; de0nano_adc:adc|spi_master:spi_driver|count[6]     ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 3.628      ;
; -2.688 ; de0nano_adc:adc|spi_master:spi_driver|count[6]     ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 3.628      ;
; -2.688 ; de0nano_adc:adc|spi_master:spi_driver|count[6]     ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 3.628      ;
; -2.688 ; de0nano_adc:adc|spi_master:spi_driver|count[6]     ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 3.628      ;
; -2.688 ; de0nano_adc:adc|spi_master:spi_driver|count[6]     ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 3.628      ;
; -2.688 ; de0nano_adc:adc|spi_master:spi_driver|count[6]     ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 3.628      ;
; -2.682 ; de0nano_adc:adc|spi_master:spi_driver|count[2]     ; de0nano_adc:adc|spi_master:spi_driver|count[25]     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.056     ; 3.621      ;
; -2.681 ; de0nano_adc:adc|spi_master:spi_driver|count[2]     ; de0nano_adc:adc|spi_master:spi_driver|count[22]     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.056     ; 3.620      ;
; -2.681 ; de0nano_adc:adc|spi_master:spi_driver|count[2]     ; de0nano_adc:adc|spi_master:spi_driver|count[14]     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.056     ; 3.620      ;
; -2.681 ; de0nano_adc:adc|spi_master:spi_driver|count[2]     ; de0nano_adc:adc|spi_master:spi_driver|count[7]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.056     ; 3.620      ;
; -2.678 ; de0nano_adc:adc|spi_master:spi_driver|count[2]     ; de0nano_adc:adc|spi_master:spi_driver|count[23]     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.056     ; 3.617      ;
; -2.677 ; de0nano_adc:adc|spi_master:spi_driver|count[2]     ; de0nano_adc:adc|spi_master:spi_driver|count[13]     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.056     ; 3.616      ;
; -2.675 ; de0nano_adc:adc|spi_master:spi_driver|count[2]     ; de0nano_adc:adc|spi_master:spi_driver|count[1]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.056     ; 3.614      ;
; -2.674 ; de0nano_adc:adc|spi_master:spi_driver|count[2]     ; de0nano_adc:adc|spi_master:spi_driver|count[26]     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.056     ; 3.613      ;
; -2.673 ; de0nano_adc:adc|spi_master:spi_driver|count[31]    ; de0nano_adc:adc|spi_master:spi_driver|count[0]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.383     ; 3.285      ;
; -2.672 ; de0nano_adc:adc|spi_master:spi_driver|count[19]    ; de0nano_adc:adc|spi_master:spi_driver|count[0]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 3.612      ;
; -2.671 ; de0nano_adc:adc|spi_master:spi_driver|count[2]     ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 3.611      ;
; -2.671 ; de0nano_adc:adc|spi_master:spi_driver|count[2]     ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 3.611      ;
; -2.671 ; de0nano_adc:adc|spi_master:spi_driver|count[2]     ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 3.611      ;
; -2.671 ; de0nano_adc:adc|spi_master:spi_driver|count[2]     ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 3.611      ;
; -2.671 ; de0nano_adc:adc|spi_master:spi_driver|count[2]     ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 3.611      ;
; -2.671 ; de0nano_adc:adc|spi_master:spi_driver|count[2]     ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 3.611      ;
; -2.671 ; de0nano_adc:adc|spi_master:spi_driver|count[2]     ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 3.611      ;
; -2.671 ; de0nano_adc:adc|spi_master:spi_driver|count[2]     ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 3.611      ;
; -2.671 ; de0nano_adc:adc|spi_master:spi_driver|count[2]     ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 3.611      ;
; -2.667 ; de0nano_adc:adc|spi_master:spi_driver|clk_ratio[0] ; de0nano_adc:adc|spi_master:spi_driver|count[0]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.056     ; 3.606      ;
; -2.666 ; de0nano_adc:adc|spi_master:spi_driver|count[16]    ; de0nano_adc:adc|spi_master:spi_driver|count[25]     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.056     ; 3.605      ;
; -2.665 ; de0nano_adc:adc|spi_master:spi_driver|count[16]    ; de0nano_adc:adc|spi_master:spi_driver|count[14]     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.056     ; 3.604      ;
; -2.665 ; de0nano_adc:adc|spi_master:spi_driver|count[16]    ; de0nano_adc:adc|spi_master:spi_driver|count[7]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.056     ; 3.604      ;
; -2.665 ; de0nano_adc:adc|spi_master:spi_driver|count[16]    ; de0nano_adc:adc|spi_master:spi_driver|count[22]     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.056     ; 3.604      ;
; -2.662 ; de0nano_adc:adc|spi_master:spi_driver|count[16]    ; de0nano_adc:adc|spi_master:spi_driver|count[23]     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.056     ; 3.601      ;
; -2.661 ; de0nano_adc:adc|spi_master:spi_driver|count[16]    ; de0nano_adc:adc|spi_master:spi_driver|count[13]     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.056     ; 3.600      ;
; -2.659 ; de0nano_adc:adc|spi_master:spi_driver|count[11]    ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.095     ; 3.559      ;
; -2.659 ; de0nano_adc:adc|spi_master:spi_driver|count[11]    ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.095     ; 3.559      ;
; -2.659 ; de0nano_adc:adc|spi_master:spi_driver|count[11]    ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.095     ; 3.559      ;
; -2.659 ; de0nano_adc:adc|spi_master:spi_driver|count[16]    ; de0nano_adc:adc|spi_master:spi_driver|count[1]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.056     ; 3.598      ;
; -2.658 ; de0nano_adc:adc|spi_master:spi_driver|count[6]     ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.233      ; 3.886      ;
; -2.658 ; de0nano_adc:adc|spi_master:spi_driver|count[6]     ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.233      ; 3.886      ;
; -2.658 ; de0nano_adc:adc|spi_master:spi_driver|count[6]     ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.233      ; 3.886      ;
; -2.658 ; de0nano_adc:adc|spi_master:spi_driver|count[16]    ; de0nano_adc:adc|spi_master:spi_driver|count[26]     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.056     ; 3.597      ;
; -2.656 ; de0nano_adc:adc|spi_master:spi_driver|count[13]    ; de0nano_adc:adc|spi_master:spi_driver|count[0]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 3.597      ;
; -2.656 ; de0nano_adc:adc|spi_master:spi_driver|count[27]    ; de0nano_adc:adc|spi_master:spi_driver|count[25]     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 3.596      ;
; -2.655 ; de0nano_adc:adc|spi_master:spi_driver|count[27]    ; de0nano_adc:adc|spi_master:spi_driver|count[14]     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 3.595      ;
; -2.655 ; de0nano_adc:adc|spi_master:spi_driver|count[27]    ; de0nano_adc:adc|spi_master:spi_driver|count[7]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 3.595      ;
; -2.655 ; de0nano_adc:adc|spi_master:spi_driver|count[27]    ; de0nano_adc:adc|spi_master:spi_driver|count[22]     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 3.595      ;
; -2.655 ; de0nano_adc:adc|spi_master:spi_driver|count[30]    ; de0nano_adc:adc|spi_master:spi_driver|count[25]     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 3.595      ;
; -2.654 ; de0nano_adc:adc|spi_master:spi_driver|count[3]     ; de0nano_adc:adc|spi_master:spi_driver|count[0]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 3.594      ;
; -2.654 ; de0nano_adc:adc|spi_master:spi_driver|count[30]    ; de0nano_adc:adc|spi_master:spi_driver|count[14]     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 3.594      ;
; -2.654 ; de0nano_adc:adc|spi_master:spi_driver|count[30]    ; de0nano_adc:adc|spi_master:spi_driver|count[7]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 3.594      ;
; -2.654 ; de0nano_adc:adc|spi_master:spi_driver|count[30]    ; de0nano_adc:adc|spi_master:spi_driver|count[22]     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 3.594      ;
; -2.652 ; de0nano_adc:adc|spi_master:spi_driver|count[27]    ; de0nano_adc:adc|spi_master:spi_driver|count[23]     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 3.592      ;
; -2.651 ; de0nano_adc:adc|spi_master:spi_driver|count[12]    ; de0nano_adc:adc|spi_master:spi_driver|count[25]     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.384     ; 3.262      ;
; -2.651 ; de0nano_adc:adc|spi_master:spi_driver|count[27]    ; de0nano_adc:adc|spi_master:spi_driver|count[13]     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 3.591      ;
; -2.651 ; de0nano_adc:adc|spi_master:spi_driver|count[30]    ; de0nano_adc:adc|spi_master:spi_driver|count[23]     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 3.591      ;
; -2.650 ; de0nano_adc:adc|spi_master:spi_driver|count[14]    ; de0nano_adc:adc|spi_master:spi_driver|count[0]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 3.591      ;
; -2.650 ; de0nano_adc:adc|spi_master:spi_driver|count[12]    ; de0nano_adc:adc|spi_master:spi_driver|count[14]     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.384     ; 3.261      ;
; -2.650 ; de0nano_adc:adc|spi_master:spi_driver|count[12]    ; de0nano_adc:adc|spi_master:spi_driver|count[7]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.384     ; 3.261      ;
; -2.650 ; de0nano_adc:adc|spi_master:spi_driver|count[12]    ; de0nano_adc:adc|spi_master:spi_driver|count[22]     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.384     ; 3.261      ;
; -2.650 ; de0nano_adc:adc|spi_master:spi_driver|count[30]    ; de0nano_adc:adc|spi_master:spi_driver|count[13]     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 3.590      ;
; -2.649 ; de0nano_adc:adc|spi_master:spi_driver|count[27]    ; de0nano_adc:adc|spi_master:spi_driver|count[1]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 3.589      ;
; -2.648 ; de0nano_adc:adc|spi_master:spi_driver|count[17]    ; de0nano_adc:adc|spi_master:spi_driver|count[0]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 3.588      ;
; -2.648 ; de0nano_adc:adc|spi_master:spi_driver|count[27]    ; de0nano_adc:adc|spi_master:spi_driver|count[26]     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 3.588      ;
; -2.648 ; de0nano_adc:adc|spi_master:spi_driver|count[30]    ; de0nano_adc:adc|spi_master:spi_driver|count[1]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 3.588      ;
; -2.647 ; de0nano_adc:adc|spi_master:spi_driver|count[12]    ; de0nano_adc:adc|spi_master:spi_driver|count[23]     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.384     ; 3.258      ;
; -2.647 ; de0nano_adc:adc|spi_master:spi_driver|count[30]    ; de0nano_adc:adc|spi_master:spi_driver|count[26]     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 3.587      ;
; -2.646 ; de0nano_adc:adc|spi_master:spi_driver|count[12]    ; de0nano_adc:adc|spi_master:spi_driver|count[13]     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.384     ; 3.257      ;
; -2.645 ; de0nano_adc:adc|spi_master:spi_driver|count[18]    ; de0nano_adc:adc|spi_master:spi_driver|count[25]     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.056     ; 3.584      ;
; -2.644 ; de0nano_adc:adc|spi_master:spi_driver|count[12]    ; de0nano_adc:adc|spi_master:spi_driver|count[1]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.384     ; 3.255      ;
; -2.644 ; de0nano_adc:adc|spi_master:spi_driver|count[18]    ; de0nano_adc:adc|spi_master:spi_driver|count[14]     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.056     ; 3.583      ;
; -2.644 ; de0nano_adc:adc|spi_master:spi_driver|count[18]    ; de0nano_adc:adc|spi_master:spi_driver|count[7]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.056     ; 3.583      ;
+--------+----------------------------------------------------+-----------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'virtual_clock:vclock|virt_clk'                                                                                                                                     ;
+--------+---------------------------------------+---------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                               ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+---------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; -1.362 ; de0nano_adc:adc|spi_comm_delay[3]     ; de0nano_adc:adc|state.initialize~reg0 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.056     ; 2.301      ;
; -1.362 ; de0nano_adc:adc|spi_comm_delay[3]     ; de0nano_adc:adc|state.execute~reg0    ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.056     ; 2.301      ;
; -1.341 ; de0nano_adc:adc|spi_comm_delay[3]     ; de0nano_adc:adc|enable                ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.057     ; 2.279      ;
; -1.319 ; de0nano_adc:adc|spi_comm_delay[0]     ; de0nano_adc:adc|state.execute~reg0    ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.056     ; 2.258      ;
; -1.308 ; de0nano_adc:adc|spi_comm_delay[0]     ; de0nano_adc:adc|state.initialize~reg0 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.056     ; 2.247      ;
; -1.287 ; de0nano_adc:adc|spi_comm_delay[0]     ; de0nano_adc:adc|enable                ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.057     ; 2.225      ;
; -1.247 ; de0nano_adc:adc|spi_comm_delay[2]     ; de0nano_adc:adc|state.initialize~reg0 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.056     ; 2.186      ;
; -1.247 ; de0nano_adc:adc|spi_comm_delay[2]     ; de0nano_adc:adc|state.execute~reg0    ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.056     ; 2.186      ;
; -1.226 ; de0nano_adc:adc|spi_comm_delay[2]     ; de0nano_adc:adc|enable                ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.057     ; 2.164      ;
; -1.162 ; de0nano_adc:adc|spi_comm_delay[1]     ; de0nano_adc:adc|state.execute~reg0    ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.056     ; 2.101      ;
; -1.151 ; de0nano_adc:adc|spi_comm_delay[1]     ; de0nano_adc:adc|state.initialize~reg0 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.056     ; 2.090      ;
; -1.125 ; de0nano_adc:adc|spi_comm_delay[1]     ; de0nano_adc:adc|enable                ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.057     ; 2.063      ;
; -1.077 ; de0nano_adc:adc|spi_comm_delay[3]     ; de0nano_adc:adc|state.ready~reg0      ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.056     ; 2.016      ;
; -1.035 ; de0nano_adc:adc|spi_comm_delay[3]     ; de0nano_adc:adc|spi_comm_delay[0]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.056     ; 1.974      ;
; -1.023 ; de0nano_adc:adc|spi_comm_delay[0]     ; de0nano_adc:adc|state.ready~reg0      ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.056     ; 1.962      ;
; -0.981 ; de0nano_adc:adc|spi_comm_delay[0]     ; de0nano_adc:adc|spi_comm_delay[0]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.056     ; 1.920      ;
; -0.966 ; de0nano_adc:adc|spi_comm_delay[4]     ; de0nano_adc:adc|state.initialize~reg0 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.056     ; 1.905      ;
; -0.966 ; de0nano_adc:adc|spi_comm_delay[4]     ; de0nano_adc:adc|state.execute~reg0    ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.056     ; 1.905      ;
; -0.962 ; de0nano_adc:adc|spi_comm_delay[2]     ; de0nano_adc:adc|state.ready~reg0      ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.056     ; 1.901      ;
; -0.954 ; de0nano_adc:adc|spi_comm_delay[5]     ; de0nano_adc:adc|state.initialize~reg0 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.056     ; 1.893      ;
; -0.954 ; de0nano_adc:adc|spi_comm_delay[5]     ; de0nano_adc:adc|state.execute~reg0    ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.056     ; 1.893      ;
; -0.945 ; de0nano_adc:adc|spi_comm_delay[4]     ; de0nano_adc:adc|enable                ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.057     ; 1.883      ;
; -0.944 ; de0nano_adc:adc|init_delay[0]         ; de0nano_adc:adc|reset                 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.057     ; 1.882      ;
; -0.944 ; de0nano_adc:adc|spi_comm_delay[3]     ; de0nano_adc:adc|spi_comm_delay[2]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.056     ; 1.883      ;
; -0.933 ; de0nano_adc:adc|spi_comm_delay[5]     ; de0nano_adc:adc|enable                ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.057     ; 1.871      ;
; -0.931 ; de0nano_adc:adc|init_delay[2]         ; de0nano_adc:adc|reset                 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.057     ; 1.869      ;
; -0.920 ; de0nano_adc:adc|spi_comm_delay[2]     ; de0nano_adc:adc|spi_comm_delay[0]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.056     ; 1.859      ;
; -0.890 ; de0nano_adc:adc|spi_comm_delay[0]     ; de0nano_adc:adc|spi_comm_delay[2]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.056     ; 1.829      ;
; -0.874 ; de0nano_adc:adc|state.initialize~reg0 ; de0nano_adc:adc|reset                 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.057     ; 1.812      ;
; -0.865 ; de0nano_adc:adc|spi_comm_delay[1]     ; de0nano_adc:adc|state.ready~reg0      ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.056     ; 1.804      ;
; -0.829 ; de0nano_adc:adc|spi_comm_delay[2]     ; de0nano_adc:adc|spi_comm_delay[2]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.056     ; 1.768      ;
; -0.823 ; de0nano_adc:adc|spi_comm_delay[1]     ; de0nano_adc:adc|spi_comm_delay[0]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.056     ; 1.762      ;
; -0.782 ; de0nano_adc:adc|enable                ; de0nano_adc:adc|enable                ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.722      ;
; -0.731 ; de0nano_adc:adc|init_delay[1]         ; de0nano_adc:adc|reset                 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.057     ; 1.669      ;
; -0.728 ; de0nano_adc:adc|spi_comm_delay[1]     ; de0nano_adc:adc|spi_comm_delay[2]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.056     ; 1.667      ;
; -0.697 ; sleep[2]                              ; sleep[9]                              ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.637      ;
; -0.696 ; sleep[1]                              ; sleep[10]                             ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.636      ;
; -0.693 ; sleep[0]                              ; sleep[10]                             ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.633      ;
; -0.681 ; de0nano_adc:adc|spi_comm_delay[4]     ; de0nano_adc:adc|state.ready~reg0      ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.056     ; 1.620      ;
; -0.679 ; sleep[2]                              ; sleep[10]                             ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.619      ;
; -0.669 ; de0nano_adc:adc|spi_comm_delay[5]     ; de0nano_adc:adc|state.ready~reg0      ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.056     ; 1.608      ;
; -0.664 ; de0nano_adc:adc|state.execute~reg0    ; de0nano_adc:adc|state.execute~reg0    ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.056     ; 1.603      ;
; -0.653 ; de0nano_adc:adc|state.execute~reg0    ; de0nano_adc:adc|state.initialize~reg0 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.056     ; 1.592      ;
; -0.643 ; de0nano_adc:adc|spi_comm_delay[3]     ; de0nano_adc:adc|spi_comm_delay[1]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.056     ; 1.582      ;
; -0.643 ; de0nano_adc:adc|spi_comm_delay[0]     ; de0nano_adc:adc|spi_comm_delay[4]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.056     ; 1.582      ;
; -0.639 ; de0nano_adc:adc|spi_comm_delay[4]     ; de0nano_adc:adc|spi_comm_delay[0]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.056     ; 1.578      ;
; -0.635 ; sleep[0]                              ; sleep[9]                              ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.575      ;
; -0.629 ; sleep[1]                              ; sleep[9]                              ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.569      ;
; -0.627 ; de0nano_adc:adc|spi_comm_delay[5]     ; de0nano_adc:adc|spi_comm_delay[0]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.056     ; 1.566      ;
; -0.619 ; de0nano_adc:adc|init_delay[0]         ; de0nano_adc:adc|state.execute~reg0    ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.056     ; 1.558      ;
; -0.614 ; de0nano_adc:adc|spi_comm_delay[0]     ; de0nano_adc:adc|spi_comm_delay[1]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.056     ; 1.553      ;
; -0.608 ; de0nano_adc:adc|init_delay[0]         ; de0nano_adc:adc|state.initialize~reg0 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.056     ; 1.547      ;
; -0.606 ; de0nano_adc:adc|init_delay[2]         ; de0nano_adc:adc|state.execute~reg0    ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.056     ; 1.545      ;
; -0.600 ; sleep[4]                              ; sleep[9]                              ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.540      ;
; -0.597 ; sleep[2]                              ; sleep[7]                              ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.537      ;
; -0.596 ; de0nano_adc:adc|spi_comm_delay[0]     ; de0nano_adc:adc|spi_comm_delay[5]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.056     ; 1.535      ;
; -0.596 ; sleep[1]                              ; sleep[8]                              ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.536      ;
; -0.595 ; sleep[3]                              ; sleep[10]                             ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.535      ;
; -0.595 ; de0nano_adc:adc|init_delay[2]         ; de0nano_adc:adc|state.initialize~reg0 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.056     ; 1.534      ;
; -0.593 ; sleep[0]                              ; sleep[8]                              ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.533      ;
; -0.582 ; sleep[4]                              ; sleep[10]                             ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.522      ;
; -0.582 ; de0nano_adc:adc|spi_comm_delay[2]     ; de0nano_adc:adc|spi_comm_delay[4]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.056     ; 1.521      ;
; -0.579 ; sleep[2]                              ; sleep[8]                              ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.519      ;
; -0.556 ; de0nano_adc:adc|state.execute~reg0    ; de0nano_adc:adc|enable                ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.057     ; 1.494      ;
; -0.548 ; de0nano_adc:adc|spi_comm_delay[4]     ; de0nano_adc:adc|spi_comm_delay[2]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.056     ; 1.487      ;
; -0.539 ; sleep[3]                              ; sleep[9]                              ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.479      ;
; -0.536 ; de0nano_adc:adc|spi_comm_delay[5]     ; de0nano_adc:adc|spi_comm_delay[2]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.056     ; 1.475      ;
; -0.535 ; sleep[0]                              ; sleep[7]                              ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.475      ;
; -0.535 ; de0nano_adc:adc|spi_comm_delay[2]     ; de0nano_adc:adc|spi_comm_delay[5]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.056     ; 1.474      ;
; -0.531 ; de0nano_adc:adc|spi_comm_delay[2]     ; de0nano_adc:adc|spi_comm_delay[1]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.056     ; 1.470      ;
; -0.529 ; sleep[1]                              ; sleep[7]                              ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.469      ;
; -0.513 ; de0nano_adc:adc|state.ready~reg0      ; adc_run                               ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.453      ;
; -0.506 ; de0nano_adc:adc|spi_comm_delay[3]     ; de0nano_adc:adc|spi_comm_delay[4]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.056     ; 1.445      ;
; -0.500 ; sleep[6]                              ; sleep[9]                              ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.440      ;
; -0.500 ; sleep[4]                              ; sleep[7]                              ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.440      ;
; -0.497 ; sleep[7]                              ; adc_run                               ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.437      ;
; -0.497 ; sleep[2]                              ; sleep[5]                              ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.437      ;
; -0.497 ; sleep[5]                              ; sleep[10]                             ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.437      ;
; -0.496 ; sleep[1]                              ; sleep[6]                              ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.436      ;
; -0.495 ; sleep[3]                              ; sleep[8]                              ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.435      ;
; -0.493 ; sleep[0]                              ; sleep[6]                              ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.433      ;
; -0.486 ; sleep[3]                              ; adc_run                               ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.426      ;
; -0.482 ; sleep[6]                              ; sleep[10]                             ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.422      ;
; -0.482 ; sleep[4]                              ; sleep[8]                              ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.422      ;
; -0.481 ; sleep[5]                              ; adc_run                               ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.421      ;
; -0.479 ; de0nano_adc:adc|state.ready~reg0      ; sleep[2]                              ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.419      ;
; -0.479 ; de0nano_adc:adc|state.ready~reg0      ; sleep[1]                              ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.419      ;
; -0.479 ; de0nano_adc:adc|state.ready~reg0      ; sleep[4]                              ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.419      ;
; -0.479 ; de0nano_adc:adc|state.ready~reg0      ; sleep[3]                              ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.419      ;
; -0.479 ; de0nano_adc:adc|state.ready~reg0      ; sleep[5]                              ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.419      ;
; -0.479 ; de0nano_adc:adc|state.ready~reg0      ; sleep[6]                              ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.419      ;
; -0.479 ; de0nano_adc:adc|state.ready~reg0      ; sleep[8]                              ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.419      ;
; -0.479 ; de0nano_adc:adc|state.ready~reg0      ; sleep[7]                              ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.419      ;
; -0.479 ; de0nano_adc:adc|state.ready~reg0      ; sleep[9]                              ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.419      ;
; -0.479 ; de0nano_adc:adc|state.ready~reg0      ; sleep[10]                             ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.419      ;
; -0.479 ; sleep[2]                              ; sleep[6]                              ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.419      ;
; -0.462 ; adc_run                               ; sleep[2]                              ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.402      ;
; -0.462 ; adc_run                               ; sleep[1]                              ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.402      ;
; -0.462 ; adc_run                               ; sleep[4]                              ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.402      ;
; -0.462 ; adc_run                               ; sleep[3]                              ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.402      ;
+--------+---------------------------------------+---------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'virtual_clock:vclock|virt_clk'                                                                                                                                                 ;
+-------+---------------------------------------------------+---------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node                                         ; To Node                               ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------+---------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 0.271 ; de0nano_adc:adc|spi_master:spi_driver|rx_data[9]  ; adc_data_out[9]~reg0                  ; CLOCK_50                      ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.094      ; 0.539      ;
; 0.311 ; de0nano_adc:adc|init_delay[1]                     ; de0nano_adc:adc|init_delay[1]         ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; de0nano_adc:adc|init_delay[2]                     ; de0nano_adc:adc|init_delay[2]         ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; de0nano_adc:adc|state.ready~reg0                  ; de0nano_adc:adc|state.ready~reg0      ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; de0nano_adc:adc|state.initialize~reg0             ; de0nano_adc:adc|state.initialize~reg0 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; de0nano_adc:adc|state.execute~reg0                ; de0nano_adc:adc|state.execute~reg0    ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; de0nano_adc:adc|spi_comm_delay[5]                 ; de0nano_adc:adc|spi_comm_delay[5]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; de0nano_adc:adc|spi_comm_delay[1]                 ; de0nano_adc:adc|spi_comm_delay[1]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; de0nano_adc:adc|spi_comm_delay[2]                 ; de0nano_adc:adc|spi_comm_delay[2]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; de0nano_adc:adc|spi_comm_delay[4]                 ; de0nano_adc:adc|spi_comm_delay[4]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; de0nano_adc:adc|spi_comm_delay[3]                 ; de0nano_adc:adc|spi_comm_delay[3]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.056      ; 0.511      ;
; 0.312 ; sleep[0]                                          ; sleep[0]                              ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 0.511      ;
; 0.319 ; de0nano_adc:adc|init_delay[0]                     ; de0nano_adc:adc|init_delay[0]         ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.056      ; 0.519      ;
; 0.319 ; de0nano_adc:adc|spi_comm_delay[0]                 ; de0nano_adc:adc|spi_comm_delay[0]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.056      ; 0.519      ;
; 0.344 ; de0nano_adc:adc|spi_comm_delay[4]                 ; de0nano_adc:adc|spi_comm_delay[5]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.056      ; 0.544      ;
; 0.346 ; de0nano_adc:adc|init_delay[0]                     ; de0nano_adc:adc|init_delay[2]         ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.056      ; 0.546      ;
; 0.347 ; de0nano_adc:adc|init_delay[0]                     ; de0nano_adc:adc|init_delay[1]         ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.056      ; 0.547      ;
; 0.362 ; de0nano_adc:adc|spi_master:spi_driver|rx_data[11] ; adc_data_out[11]~reg0                 ; CLOCK_50                      ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.094      ; 0.630      ;
; 0.362 ; de0nano_adc:adc|spi_master:spi_driver|rx_data[8]  ; adc_data_out[8]~reg0                  ; CLOCK_50                      ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.094      ; 0.630      ;
; 0.362 ; de0nano_adc:adc|spi_master:spi_driver|rx_data[3]  ; adc_data_out[3]~reg0                  ; CLOCK_50                      ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.094      ; 0.630      ;
; 0.363 ; de0nano_adc:adc|spi_master:spi_driver|rx_data[10] ; adc_data_out[10]~reg0                 ; CLOCK_50                      ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.094      ; 0.631      ;
; 0.363 ; de0nano_adc:adc|spi_master:spi_driver|rx_data[4]  ; adc_data_out[4]~reg0                  ; CLOCK_50                      ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.094      ; 0.631      ;
; 0.364 ; de0nano_adc:adc|spi_master:spi_driver|rx_data[1]  ; adc_data_out[1]~reg0                  ; CLOCK_50                      ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.094      ; 0.632      ;
; 0.364 ; de0nano_adc:adc|spi_master:spi_driver|rx_data[0]  ; adc_data_out[0]~reg0                  ; CLOCK_50                      ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.094      ; 0.632      ;
; 0.396 ; de0nano_adc:adc|spi_master:spi_driver|rx_data[7]  ; adc_data_out[7]~reg0                  ; CLOCK_50                      ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.094      ; 0.664      ;
; 0.396 ; de0nano_adc:adc|spi_master:spi_driver|rx_data[6]  ; adc_data_out[6]~reg0                  ; CLOCK_50                      ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.094      ; 0.664      ;
; 0.500 ; sleep[8]                                          ; sleep[8]                              ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 0.699      ;
; 0.500 ; de0nano_adc:adc|state.ready~reg0                  ; sleep[0]                              ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.056      ; 0.700      ;
; 0.501 ; sleep[2]                                          ; sleep[2]                              ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 0.700      ;
; 0.501 ; sleep[10]                                         ; sleep[10]                             ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 0.700      ;
; 0.503 ; sleep[3]                                          ; sleep[3]                              ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 0.702      ;
; 0.504 ; sleep[4]                                          ; sleep[4]                              ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 0.703      ;
; 0.504 ; sleep[6]                                          ; sleep[6]                              ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 0.703      ;
; 0.504 ; sleep[9]                                          ; sleep[9]                              ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 0.703      ;
; 0.505 ; sleep[5]                                          ; sleep[5]                              ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 0.704      ;
; 0.511 ; de0nano_adc:adc|init_delay[1]                     ; de0nano_adc:adc|init_delay[2]         ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.056      ; 0.711      ;
; 0.513 ; de0nano_adc:adc|spi_comm_delay[2]                 ; de0nano_adc:adc|spi_comm_delay[3]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.056      ; 0.713      ;
; 0.514 ; sleep[1]                                          ; sleep[1]                              ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 0.713      ;
; 0.515 ; sleep[0]                                          ; sleep[1]                              ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 0.714      ;
; 0.517 ; sleep[7]                                          ; sleep[7]                              ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 0.716      ;
; 0.523 ; adc_run                                           ; sleep[0]                              ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 0.722      ;
; 0.527 ; de0nano_adc:adc|state.ready~reg0                  ; de0nano_adc:adc|state.execute~reg0    ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.056      ; 0.727      ;
; 0.527 ; de0nano_adc:adc|spi_comm_delay[1]                 ; de0nano_adc:adc|spi_comm_delay[2]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.056      ; 0.727      ;
; 0.528 ; de0nano_adc:adc|spi_comm_delay[1]                 ; de0nano_adc:adc|spi_comm_delay[3]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.056      ; 0.728      ;
; 0.529 ; sleep[10]                                         ; adc_run                               ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 0.728      ;
; 0.530 ; de0nano_adc:adc|spi_master:spi_driver|rx_data[5]  ; adc_data_out[5]~reg0                  ; CLOCK_50                      ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.094      ; 0.798      ;
; 0.532 ; de0nano_adc:adc|spi_master:spi_driver|rx_data[2]  ; adc_data_out[2]~reg0                  ; CLOCK_50                      ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.094      ; 0.800      ;
; 0.569 ; de0nano_adc:adc|state.ready~reg0                  ; de0nano_adc:adc|state.initialize~reg0 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.056      ; 0.769      ;
; 0.665 ; de0nano_adc:adc|spi_comm_delay[0]                 ; de0nano_adc:adc|spi_comm_delay[1]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.056      ; 0.865      ;
; 0.695 ; de0nano_adc:adc|spi_comm_delay[2]                 ; de0nano_adc:adc|spi_comm_delay[1]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.056      ; 0.895      ;
; 0.705 ; de0nano_adc:adc|spi_comm_delay[2]                 ; de0nano_adc:adc|spi_comm_delay[0]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.056      ; 0.905      ;
; 0.708 ; adc_run                                           ; de0nano_adc:adc|state.execute~reg0    ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 0.907      ;
; 0.744 ; sleep[8]                                          ; sleep[9]                              ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 0.943      ;
; 0.745 ; sleep[2]                                          ; sleep[3]                              ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 0.944      ;
; 0.748 ; adc_run                                           ; de0nano_adc:adc|state.initialize~reg0 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 0.947      ;
; 0.749 ; sleep[4]                                          ; sleep[5]                              ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 0.948      ;
; 0.749 ; sleep[6]                                          ; sleep[7]                              ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 0.948      ;
; 0.750 ; sleep[0]                                          ; sleep[2]                              ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 0.949      ;
; 0.752 ; sleep[3]                                          ; sleep[4]                              ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 0.951      ;
; 0.753 ; sleep[9]                                          ; sleep[10]                             ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 0.952      ;
; 0.753 ; sleep[1]                                          ; sleep[2]                              ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 0.952      ;
; 0.754 ; sleep[5]                                          ; sleep[6]                              ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 0.953      ;
; 0.757 ; sleep[0]                                          ; sleep[3]                              ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 0.956      ;
; 0.759 ; sleep[3]                                          ; sleep[5]                              ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 0.958      ;
; 0.760 ; sleep[1]                                          ; sleep[3]                              ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 0.959      ;
; 0.761 ; sleep[5]                                          ; sleep[7]                              ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 0.960      ;
; 0.766 ; sleep[7]                                          ; sleep[8]                              ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 0.965      ;
; 0.773 ; sleep[7]                                          ; sleep[9]                              ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 0.972      ;
; 0.783 ; sleep[6]                                          ; adc_run                               ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 0.982      ;
; 0.787 ; sleep[0]                                          ; adc_run                               ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 0.986      ;
; 0.790 ; sleep[1]                                          ; adc_run                               ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 0.989      ;
; 0.808 ; de0nano_adc:adc|spi_comm_delay[5]                 ; de0nano_adc:adc|spi_comm_delay[1]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.056      ; 1.008      ;
; 0.809 ; de0nano_adc:adc|state.initialize~reg0             ; de0nano_adc:adc|init_delay[1]         ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.056      ; 1.009      ;
; 0.809 ; de0nano_adc:adc|state.initialize~reg0             ; de0nano_adc:adc|init_delay[2]         ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.056      ; 1.009      ;
; 0.809 ; de0nano_adc:adc|state.initialize~reg0             ; de0nano_adc:adc|init_delay[0]         ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.056      ; 1.009      ;
; 0.811 ; de0nano_adc:adc|spi_comm_delay[4]                 ; de0nano_adc:adc|spi_comm_delay[1]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.056      ; 1.011      ;
; 0.821 ; de0nano_adc:adc|init_delay[1]                     ; de0nano_adc:adc|state.ready~reg0      ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.056      ; 1.021      ;
; 0.833 ; sleep[8]                                          ; sleep[10]                             ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 1.032      ;
; 0.834 ; sleep[2]                                          ; sleep[4]                              ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 1.033      ;
; 0.837 ; de0nano_adc:adc|spi_comm_delay[0]                 ; de0nano_adc:adc|spi_comm_delay[3]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.056      ; 1.037      ;
; 0.838 ; sleep[4]                                          ; sleep[6]                              ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 1.037      ;
; 0.838 ; sleep[6]                                          ; sleep[8]                              ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 1.037      ;
; 0.840 ; de0nano_adc:adc|spi_comm_delay[0]                 ; de0nano_adc:adc|spi_comm_delay[2]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.056      ; 1.040      ;
; 0.841 ; sleep[2]                                          ; sleep[5]                              ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 1.040      ;
; 0.843 ; de0nano_adc:adc|reset                             ; de0nano_adc:adc|reset                 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 1.042      ;
; 0.843 ; adc_run                                           ; de0nano_adc:adc|state.ready~reg0      ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 1.042      ;
; 0.845 ; sleep[4]                                          ; sleep[7]                              ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 1.044      ;
; 0.845 ; sleep[6]                                          ; sleep[9]                              ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 1.044      ;
; 0.846 ; sleep[0]                                          ; sleep[4]                              ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 1.045      ;
; 0.848 ; sleep[3]                                          ; sleep[6]                              ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 1.047      ;
; 0.849 ; sleep[1]                                          ; sleep[4]                              ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 1.048      ;
; 0.850 ; sleep[5]                                          ; sleep[8]                              ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 1.049      ;
; 0.853 ; sleep[0]                                          ; sleep[5]                              ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 1.052      ;
; 0.855 ; sleep[3]                                          ; sleep[7]                              ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 1.054      ;
; 0.856 ; sleep[1]                                          ; sleep[5]                              ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 1.055      ;
; 0.857 ; sleep[5]                                          ; sleep[9]                              ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 1.056      ;
; 0.862 ; sleep[7]                                          ; sleep[10]                             ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 1.061      ;
; 0.873 ; sleep[2]                                          ; adc_run                               ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 1.072      ;
; 0.876 ; sleep[8]                                          ; adc_run                               ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 1.075      ;
; 0.930 ; sleep[2]                                          ; sleep[6]                              ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 1.129      ;
+-------+---------------------------------------------------+---------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                      ;
+-------+------------------------------------------------------+------------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                            ; To Node                                              ; Launch Clock                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------+------------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; 0.312 ; virtual_clock:vclock|vclk_cnt[5]                     ; virtual_clock:vclock|vclk_cnt[5]                     ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; virtual_clock:vclock|vclk_cnt[1]                     ; virtual_clock:vclock|vclk_cnt[1]                     ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; virtual_clock:vclock|vclk_cnt[4]                     ; virtual_clock:vclock|vclk_cnt[4]                     ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; virtual_clock:vclock|vclk_cnt[2]                     ; virtual_clock:vclock|vclk_cnt[2]                     ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; I2C_MCP4725:dac|scl_int                              ; I2C_MCP4725:dac|scl_int                              ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0nano_adc:adc|spi_master:spi_driver|sclk           ; de0nano_adc:adc|spi_master:spi_driver|sclk           ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0nano_adc:adc|spi_master:spi_driver|mosi~en        ; de0nano_adc:adc|spi_master:spi_driver|mosi~en        ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0nano_adc:adc|spi_master:spi_driver|assert_data    ; de0nano_adc:adc|spi_master:spi_driver|assert_data    ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0nano_adc:adc|spi_master:spi_driver|clk_ratio[0]   ; de0nano_adc:adc|spi_master:spi_driver|clk_ratio[0]   ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.320 ; virtual_clock:vclock|vclk_cnt[0]                     ; virtual_clock:vclock|vclk_cnt[0]                     ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.519      ;
; 0.345 ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[1]   ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[2]   ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.067      ; 0.556      ;
; 0.348 ; de0nano_adc:adc|spi_master:spi_driver|clk_toggles[4] ; de0nano_adc:adc|spi_master:spi_driver|clk_toggles[4] ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.547      ;
; 0.356 ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[4]   ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[5]   ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.555      ;
; 0.357 ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[10]  ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[11]  ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.556      ;
; 0.357 ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[9]   ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[10]  ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.556      ;
; 0.358 ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[5]   ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[6]   ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.557      ;
; 0.386 ; virtual_clock:vclock|virt_clk                        ; virtual_clock:vclock|virt_clk                        ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; 2.002      ; 2.742      ;
; 0.449 ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[8]   ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[9]   ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.648      ;
; 0.452 ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[7]   ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[8]   ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.651      ;
; 0.484 ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[3]   ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[4]   ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.683      ;
; 0.492 ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[11]  ; de0nano_adc:adc|spi_master:spi_driver|rx_data[11]    ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.691      ;
; 0.494 ; virtual_clock:vclock|vclk_cnt[1]                     ; virtual_clock:vclock|vclk_cnt[2]                     ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.693      ;
; 0.509 ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[10]  ; de0nano_adc:adc|spi_master:spi_driver|rx_data[10]    ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.708      ;
; 0.511 ; I2C_MCP4725:dac|counter[13]                          ; I2C_MCP4725:dac|counter[13]                          ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.054      ; 0.709      ;
; 0.511 ; I2C_MCP4725:dac|counter[3]                           ; I2C_MCP4725:dac|counter[3]                           ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.054      ; 0.709      ;
; 0.512 ; I2C_MCP4725:dac|counter[29]                          ; I2C_MCP4725:dac|counter[29]                          ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.054      ; 0.710      ;
; 0.512 ; I2C_MCP4725:dac|counter[19]                          ; I2C_MCP4725:dac|counter[19]                          ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.054      ; 0.710      ;
; 0.512 ; I2C_MCP4725:dac|counter[11]                          ; I2C_MCP4725:dac|counter[11]                          ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.054      ; 0.710      ;
; 0.512 ; I2C_MCP4725:dac|counter[5]                           ; I2C_MCP4725:dac|counter[5]                           ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.054      ; 0.710      ;
; 0.512 ; de0nano_adc:adc|spi_master:spi_driver|clk_toggles[1] ; de0nano_adc:adc|spi_master:spi_driver|clk_toggles[1] ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.711      ;
; 0.513 ; I2C_MCP4725:dac|counter[31]                          ; I2C_MCP4725:dac|counter[31]                          ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.054      ; 0.711      ;
; 0.513 ; I2C_MCP4725:dac|counter[27]                          ; I2C_MCP4725:dac|counter[27]                          ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.054      ; 0.711      ;
; 0.513 ; I2C_MCP4725:dac|counter[21]                          ; I2C_MCP4725:dac|counter[21]                          ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.054      ; 0.711      ;
; 0.513 ; I2C_MCP4725:dac|counter[6]                           ; I2C_MCP4725:dac|counter[6]                           ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.054      ; 0.711      ;
; 0.513 ; I2C_MCP4725:dac|counter[1]                           ; I2C_MCP4725:dac|counter[1]                           ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.054      ; 0.711      ;
; 0.513 ; de0nano_adc:adc|spi_master:spi_driver|clk_toggles[2] ; de0nano_adc:adc|spi_master:spi_driver|clk_toggles[2] ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.712      ;
; 0.514 ; I2C_MCP4725:dac|counter[22]                          ; I2C_MCP4725:dac|counter[22]                          ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.054      ; 0.712      ;
; 0.515 ; I2C_MCP4725:dac|counter[9]                           ; I2C_MCP4725:dac|counter[9]                           ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.054      ; 0.713      ;
; 0.515 ; I2C_MCP4725:dac|counter[2]                           ; I2C_MCP4725:dac|counter[2]                           ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.054      ; 0.713      ;
; 0.515 ; de0nano_adc:adc|spi_master:spi_driver|clk_toggles[3] ; de0nano_adc:adc|spi_master:spi_driver|clk_toggles[3] ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.714      ;
; 0.516 ; I2C_MCP4725:dac|counter[25]                          ; I2C_MCP4725:dac|counter[25]                          ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.054      ; 0.714      ;
; 0.516 ; I2C_MCP4725:dac|counter[23]                          ; I2C_MCP4725:dac|counter[23]                          ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.054      ; 0.714      ;
; 0.516 ; I2C_MCP4725:dac|counter[18]                          ; I2C_MCP4725:dac|counter[18]                          ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.054      ; 0.714      ;
; 0.516 ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[7]   ; de0nano_adc:adc|spi_master:spi_driver|rx_data[7]     ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.715      ;
; 0.517 ; I2C_MCP4725:dac|counter[28]                          ; I2C_MCP4725:dac|counter[28]                          ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.054      ; 0.715      ;
; 0.517 ; I2C_MCP4725:dac|counter[30]                          ; I2C_MCP4725:dac|counter[30]                          ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.054      ; 0.715      ;
; 0.517 ; I2C_MCP4725:dac|counter[20]                          ; I2C_MCP4725:dac|counter[20]                          ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.054      ; 0.715      ;
; 0.517 ; I2C_MCP4725:dac|counter[10]                          ; I2C_MCP4725:dac|counter[10]                          ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.054      ; 0.715      ;
; 0.517 ; I2C_MCP4725:dac|counter[8]                           ; I2C_MCP4725:dac|counter[8]                           ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.054      ; 0.715      ;
; 0.518 ; I2C_MCP4725:dac|counter[26]                          ; I2C_MCP4725:dac|counter[26]                          ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.054      ; 0.716      ;
; 0.518 ; I2C_MCP4725:dac|counter[24]                          ; I2C_MCP4725:dac|counter[24]                          ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.054      ; 0.716      ;
; 0.533 ; de0nano_adc:adc|spi_master:spi_driver|clk_toggles[0] ; de0nano_adc:adc|spi_master:spi_driver|clk_toggles[0] ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.732      ;
; 0.547 ; virtual_clock:vclock|vclk_cnt[0]                     ; virtual_clock:vclock|vclk_cnt[2]                     ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.746      ;
; 0.558 ; virtual_clock:vclock|vclk_cnt[0]                     ; virtual_clock:vclock|vclk_cnt[3]                     ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.757      ;
; 0.565 ; virtual_clock:vclock|vclk_cnt[0]                     ; virtual_clock:vclock|vclk_cnt[1]                     ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.764      ;
; 0.634 ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[0]   ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[1]   ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.067      ; 0.845      ;
; 0.645 ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[8]   ; de0nano_adc:adc|spi_master:spi_driver|rx_data[8]     ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.844      ;
; 0.678 ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[9]   ; de0nano_adc:adc|spi_master:spi_driver|rx_data[9]     ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.877      ;
; 0.701 ; virtual_clock:vclock|vclk_cnt[5]                     ; virtual_clock:vclock|vclk_cnt[1]                     ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.900      ;
; 0.701 ; virtual_clock:vclock|vclk_cnt[5]                     ; virtual_clock:vclock|vclk_cnt[3]                     ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.900      ;
; 0.721 ; virtual_clock:vclock|vclk_cnt[1]                     ; virtual_clock:vclock|vclk_cnt[5]                     ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.920      ;
; 0.722 ; virtual_clock:vclock|vclk_cnt[1]                     ; virtual_clock:vclock|vclk_cnt[4]                     ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.921      ;
; 0.726 ; de0nano_adc:adc|spi_master:spi_driver|clk_ratio[0]   ; de0nano_adc:adc|spi_master:spi_driver|ss_n[0]        ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.925      ;
; 0.743 ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[6]   ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[7]   ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.942      ;
; 0.752 ; virtual_clock:vclock|vclk_cnt[3]                     ; virtual_clock:vclock|vclk_cnt[5]                     ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.951      ;
; 0.753 ; virtual_clock:vclock|vclk_cnt[3]                     ; virtual_clock:vclock|vclk_cnt[4]                     ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.952      ;
; 0.756 ; I2C_MCP4725:dac|counter[5]                           ; I2C_MCP4725:dac|counter[6]                           ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.054      ; 0.954      ;
; 0.756 ; I2C_MCP4725:dac|counter[29]                          ; I2C_MCP4725:dac|counter[30]                          ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.054      ; 0.954      ;
; 0.756 ; I2C_MCP4725:dac|counter[19]                          ; I2C_MCP4725:dac|counter[20]                          ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.054      ; 0.954      ;
; 0.756 ; de0nano_adc:adc|spi_master:spi_driver|clk_toggles[1] ; de0nano_adc:adc|spi_master:spi_driver|clk_toggles[2] ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.955      ;
; 0.757 ; I2C_MCP4725:dac|counter[21]                          ; I2C_MCP4725:dac|counter[22]                          ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.054      ; 0.955      ;
; 0.757 ; I2C_MCP4725:dac|counter[27]                          ; I2C_MCP4725:dac|counter[28]                          ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.054      ; 0.955      ;
; 0.758 ; I2C_MCP4725:dac|counter[1]                           ; I2C_MCP4725:dac|counter[2]                           ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.054      ; 0.956      ;
; 0.760 ; I2C_MCP4725:dac|counter[9]                           ; I2C_MCP4725:dac|counter[10]                          ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.054      ; 0.958      ;
; 0.760 ; de0nano_adc:adc|spi_master:spi_driver|clk_toggles[3] ; de0nano_adc:adc|spi_master:spi_driver|clk_toggles[4] ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.959      ;
; 0.761 ; I2C_MCP4725:dac|counter[25]                          ; I2C_MCP4725:dac|counter[26]                          ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.054      ; 0.959      ;
; 0.761 ; I2C_MCP4725:dac|counter[23]                          ; I2C_MCP4725:dac|counter[24]                          ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.054      ; 0.959      ;
; 0.762 ; de0nano_adc:adc|spi_master:spi_driver|clk_toggles[2] ; de0nano_adc:adc|spi_master:spi_driver|clk_toggles[3] ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.961      ;
; 0.763 ; I2C_MCP4725:dac|counter[22]                          ; I2C_MCP4725:dac|counter[23]                          ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.054      ; 0.961      ;
; 0.764 ; I2C_MCP4725:dac|counter[2]                           ; I2C_MCP4725:dac|counter[3]                           ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.054      ; 0.962      ;
; 0.765 ; I2C_MCP4725:dac|counter[18]                          ; I2C_MCP4725:dac|counter[19]                          ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.054      ; 0.963      ;
; 0.766 ; I2C_MCP4725:dac|counter[28]                          ; I2C_MCP4725:dac|counter[29]                          ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.054      ; 0.964      ;
; 0.766 ; I2C_MCP4725:dac|counter[10]                          ; I2C_MCP4725:dac|counter[11]                          ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.054      ; 0.964      ;
; 0.766 ; I2C_MCP4725:dac|counter[30]                          ; I2C_MCP4725:dac|counter[31]                          ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.054      ; 0.964      ;
; 0.766 ; I2C_MCP4725:dac|counter[20]                          ; I2C_MCP4725:dac|counter[21]                          ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.054      ; 0.964      ;
; 0.766 ; I2C_MCP4725:dac|counter[8]                           ; I2C_MCP4725:dac|counter[9]                           ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.054      ; 0.964      ;
; 0.766 ; de0nano_adc:adc|spi_master:spi_driver|clk_toggles[0] ; de0nano_adc:adc|spi_master:spi_driver|clk_toggles[1] ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.965      ;
; 0.767 ; I2C_MCP4725:dac|counter[26]                          ; I2C_MCP4725:dac|counter[27]                          ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.054      ; 0.965      ;
; 0.767 ; I2C_MCP4725:dac|counter[24]                          ; I2C_MCP4725:dac|counter[25]                          ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.054      ; 0.965      ;
; 0.769 ; I2C_MCP4725:dac|counter[6]                           ; I2C_MCP4725:dac|counter[8]                           ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.054      ; 0.967      ;
; 0.769 ; de0nano_adc:adc|spi_master:spi_driver|clk_toggles[2] ; de0nano_adc:adc|spi_master:spi_driver|clk_toggles[4] ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.968      ;
; 0.770 ; I2C_MCP4725:dac|counter[22]                          ; I2C_MCP4725:dac|counter[24]                          ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.054      ; 0.968      ;
; 0.772 ; I2C_MCP4725:dac|counter[18]                          ; I2C_MCP4725:dac|counter[20]                          ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.054      ; 0.970      ;
; 0.773 ; I2C_MCP4725:dac|counter[28]                          ; I2C_MCP4725:dac|counter[30]                          ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.054      ; 0.971      ;
; 0.773 ; I2C_MCP4725:dac|counter[20]                          ; I2C_MCP4725:dac|counter[22]                          ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.054      ; 0.971      ;
; 0.773 ; I2C_MCP4725:dac|counter[8]                           ; I2C_MCP4725:dac|counter[10]                          ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.054      ; 0.971      ;
; 0.773 ; de0nano_adc:adc|spi_master:spi_driver|clk_toggles[0] ; de0nano_adc:adc|spi_master:spi_driver|clk_toggles[2] ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.972      ;
; 0.774 ; I2C_MCP4725:dac|counter[26]                          ; I2C_MCP4725:dac|counter[28]                          ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.054      ; 0.972      ;
; 0.774 ; I2C_MCP4725:dac|counter[24]                          ; I2C_MCP4725:dac|counter[26]                          ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.054      ; 0.972      ;
; 0.794 ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[5]   ; de0nano_adc:adc|spi_master:spi_driver|rx_data[5]     ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.054      ; 0.992      ;
+-------+------------------------------------------------------+------------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'CLOCK_50'                                                                                                                                 ;
+--------+-----------------------+---------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                                           ; Launch Clock                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+---------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; -0.641 ; de0nano_adc:adc|reset ; de0nano_adc:adc|spi_master:spi_driver|state       ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 1.000        ; -0.095     ; 1.531      ;
; -0.641 ; de0nano_adc:adc|reset ; de0nano_adc:adc|spi_master:spi_driver|busy        ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 1.000        ; -0.095     ; 1.531      ;
; -0.602 ; de0nano_adc:adc|reset ; de0nano_adc:adc|spi_master:spi_driver|rx_data[4]  ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 1.000        ; -0.098     ; 1.489      ;
; -0.602 ; de0nano_adc:adc|reset ; de0nano_adc:adc|spi_master:spi_driver|rx_data[3]  ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 1.000        ; -0.098     ; 1.489      ;
; -0.574 ; de0nano_adc:adc|reset ; de0nano_adc:adc|spi_master:spi_driver|ss_n[0]     ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 1.000        ; -0.093     ; 1.466      ;
; -0.574 ; de0nano_adc:adc|reset ; de0nano_adc:adc|spi_master:spi_driver|mosi~en     ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 1.000        ; -0.093     ; 1.466      ;
; -0.533 ; de0nano_adc:adc|reset ; de0nano_adc:adc|spi_master:spi_driver|rx_data[6]  ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 1.000        ; -0.094     ; 1.424      ;
; -0.533 ; de0nano_adc:adc|reset ; de0nano_adc:adc|spi_master:spi_driver|rx_data[5]  ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 1.000        ; -0.094     ; 1.424      ;
; -0.533 ; de0nano_adc:adc|reset ; de0nano_adc:adc|spi_master:spi_driver|rx_data[2]  ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 1.000        ; -0.094     ; 1.424      ;
; -0.243 ; de0nano_adc:adc|reset ; de0nano_adc:adc|spi_master:spi_driver|rx_data[11] ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 1.000        ; -0.094     ; 1.134      ;
; -0.243 ; de0nano_adc:adc|reset ; de0nano_adc:adc|spi_master:spi_driver|rx_data[10] ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 1.000        ; -0.094     ; 1.134      ;
; -0.243 ; de0nano_adc:adc|reset ; de0nano_adc:adc|spi_master:spi_driver|rx_data[9]  ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 1.000        ; -0.094     ; 1.134      ;
; -0.243 ; de0nano_adc:adc|reset ; de0nano_adc:adc|spi_master:spi_driver|rx_data[8]  ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 1.000        ; -0.094     ; 1.134      ;
; -0.243 ; de0nano_adc:adc|reset ; de0nano_adc:adc|spi_master:spi_driver|rx_data[7]  ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 1.000        ; -0.094     ; 1.134      ;
; -0.243 ; de0nano_adc:adc|reset ; de0nano_adc:adc|spi_master:spi_driver|rx_data[1]  ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 1.000        ; -0.094     ; 1.134      ;
; -0.243 ; de0nano_adc:adc|reset ; de0nano_adc:adc|spi_master:spi_driver|rx_data[0]  ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 1.000        ; -0.094     ; 1.134      ;
+--------+-----------------------+---------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'CLOCK_50'                                                                                                                                 ;
+-------+-----------------------+---------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                           ; Launch Clock                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+---------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; 0.772 ; de0nano_adc:adc|reset ; de0nano_adc:adc|spi_master:spi_driver|rx_data[11] ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; 0.076      ; 1.022      ;
; 0.772 ; de0nano_adc:adc|reset ; de0nano_adc:adc|spi_master:spi_driver|rx_data[10] ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; 0.076      ; 1.022      ;
; 0.772 ; de0nano_adc:adc|reset ; de0nano_adc:adc|spi_master:spi_driver|rx_data[9]  ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; 0.076      ; 1.022      ;
; 0.772 ; de0nano_adc:adc|reset ; de0nano_adc:adc|spi_master:spi_driver|rx_data[8]  ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; 0.076      ; 1.022      ;
; 0.772 ; de0nano_adc:adc|reset ; de0nano_adc:adc|spi_master:spi_driver|rx_data[7]  ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; 0.076      ; 1.022      ;
; 0.772 ; de0nano_adc:adc|reset ; de0nano_adc:adc|spi_master:spi_driver|rx_data[1]  ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; 0.076      ; 1.022      ;
; 0.772 ; de0nano_adc:adc|reset ; de0nano_adc:adc|spi_master:spi_driver|rx_data[0]  ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; 0.076      ; 1.022      ;
; 1.076 ; de0nano_adc:adc|reset ; de0nano_adc:adc|spi_master:spi_driver|rx_data[6]  ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; 0.075      ; 1.325      ;
; 1.076 ; de0nano_adc:adc|reset ; de0nano_adc:adc|spi_master:spi_driver|rx_data[5]  ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; 0.075      ; 1.325      ;
; 1.076 ; de0nano_adc:adc|reset ; de0nano_adc:adc|spi_master:spi_driver|rx_data[2]  ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; 0.075      ; 1.325      ;
; 1.121 ; de0nano_adc:adc|reset ; de0nano_adc:adc|spi_master:spi_driver|ss_n[0]     ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; 0.077      ; 1.372      ;
; 1.121 ; de0nano_adc:adc|reset ; de0nano_adc:adc|spi_master:spi_driver|mosi~en     ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; 0.077      ; 1.372      ;
; 1.145 ; de0nano_adc:adc|reset ; de0nano_adc:adc|spi_master:spi_driver|rx_data[4]  ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; 0.072      ; 1.391      ;
; 1.145 ; de0nano_adc:adc|reset ; de0nano_adc:adc|spi_master:spi_driver|rx_data[3]  ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; 0.072      ; 1.391      ;
; 1.183 ; de0nano_adc:adc|reset ; de0nano_adc:adc|spi_master:spi_driver|state       ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; 0.075      ; 1.432      ;
; 1.183 ; de0nano_adc:adc|reset ; de0nano_adc:adc|spi_master:spi_driver|busy        ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; 0.075      ; 1.432      ;
+-------+-----------------------+---------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 1
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 0.366 ns




+--------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                     ;
+-------------------------------+--------+---------------+
; Clock                         ; Slack  ; End Point TNS ;
+-------------------------------+--------+---------------+
; CLOCK_50                      ; -1.402 ; -99.961       ;
; virtual_clock:vclock|virt_clk ; -0.446 ; -2.525        ;
+-------------------------------+--------+---------------+


+-------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                     ;
+-------------------------------+-------+---------------+
; Clock                         ; Slack ; End Point TNS ;
+-------------------------------+-------+---------------+
; virtual_clock:vclock|virt_clk ; 0.093 ; 0.000         ;
; CLOCK_50                      ; 0.150 ; 0.000         ;
+-------------------------------+-------+---------------+


+---------------------------------------+
; Fast 1200mV 0C Model Recovery Summary ;
+----------+--------+-------------------+
; Clock    ; Slack  ; End Point TNS     ;
+----------+--------+-------------------+
; CLOCK_50 ; -0.131 ; -0.702            ;
+----------+--------+-------------------+


+--------------------------------------+
; Fast 1200mV 0C Model Removal Summary ;
+----------+-------+-------------------+
; Clock    ; Slack ; End Point TNS     ;
+----------+-------+-------------------+
; CLOCK_50 ; 0.503 ; 0.000             ;
+----------+-------+-------------------+


+--------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary       ;
+-------------------------------+--------+---------------+
; Clock                         ; Slack  ; End Point TNS ;
+-------------------------------+--------+---------------+
; CLOCK_50                      ; -3.000 ; -117.253      ;
; virtual_clock:vclock|virt_clk ; -1.000 ; -38.000       ;
+-------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                              ;
+--------+----------------------------------------------------+-------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                          ; To Node                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------+-------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.402 ; de0nano_adc:adc|spi_master:spi_driver|count[6]     ; de0nano_adc:adc|spi_master:spi_driver|count[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 2.353      ;
; -1.394 ; de0nano_adc:adc|spi_master:spi_driver|count[2]     ; de0nano_adc:adc|spi_master:spi_driver|count[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 2.345      ;
; -1.386 ; de0nano_adc:adc|spi_master:spi_driver|count[11]    ; de0nano_adc:adc|spi_master:spi_driver|count[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.234     ; 2.139      ;
; -1.375 ; de0nano_adc:adc|spi_master:spi_driver|count[16]    ; de0nano_adc:adc|spi_master:spi_driver|count[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 2.326      ;
; -1.366 ; de0nano_adc:adc|spi_master:spi_driver|count[18]    ; de0nano_adc:adc|spi_master:spi_driver|count[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 2.317      ;
; -1.355 ; de0nano_adc:adc|spi_master:spi_driver|count[30]    ; de0nano_adc:adc|spi_master:spi_driver|count[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.034     ; 2.308      ;
; -1.351 ; de0nano_adc:adc|spi_master:spi_driver|count[27]    ; de0nano_adc:adc|spi_master:spi_driver|count[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.034     ; 2.304      ;
; -1.346 ; de0nano_adc:adc|spi_master:spi_driver|count[0]     ; de0nano_adc:adc|spi_master:spi_driver|count[25] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 2.296      ;
; -1.343 ; de0nano_adc:adc|spi_master:spi_driver|count[6]     ; de0nano_adc:adc|spi_master:spi_driver|count[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 2.293      ;
; -1.343 ; de0nano_adc:adc|spi_master:spi_driver|count[6]     ; de0nano_adc:adc|spi_master:spi_driver|count[25] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 2.293      ;
; -1.341 ; de0nano_adc:adc|spi_master:spi_driver|count[6]     ; de0nano_adc:adc|spi_master:spi_driver|count[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 2.291      ;
; -1.341 ; de0nano_adc:adc|spi_master:spi_driver|count[6]     ; de0nano_adc:adc|spi_master:spi_driver|count[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 2.291      ;
; -1.338 ; de0nano_adc:adc|spi_master:spi_driver|count[6]     ; de0nano_adc:adc|spi_master:spi_driver|count[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 2.288      ;
; -1.338 ; de0nano_adc:adc|spi_master:spi_driver|count[6]     ; de0nano_adc:adc|spi_master:spi_driver|count[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 2.288      ;
; -1.337 ; de0nano_adc:adc|spi_master:spi_driver|count[31]    ; de0nano_adc:adc|spi_master:spi_driver|count[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.234     ; 2.090      ;
; -1.335 ; de0nano_adc:adc|spi_master:spi_driver|count[6]     ; de0nano_adc:adc|spi_master:spi_driver|count[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 2.285      ;
; -1.335 ; de0nano_adc:adc|spi_master:spi_driver|count[2]     ; de0nano_adc:adc|spi_master:spi_driver|count[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 2.285      ;
; -1.335 ; de0nano_adc:adc|spi_master:spi_driver|count[2]     ; de0nano_adc:adc|spi_master:spi_driver|count[25] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 2.285      ;
; -1.333 ; de0nano_adc:adc|spi_master:spi_driver|count[9]     ; de0nano_adc:adc|spi_master:spi_driver|count[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 2.284      ;
; -1.333 ; de0nano_adc:adc|spi_master:spi_driver|count[2]     ; de0nano_adc:adc|spi_master:spi_driver|count[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 2.283      ;
; -1.333 ; de0nano_adc:adc|spi_master:spi_driver|count[2]     ; de0nano_adc:adc|spi_master:spi_driver|count[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 2.283      ;
; -1.332 ; de0nano_adc:adc|spi_master:spi_driver|count[6]     ; de0nano_adc:adc|spi_master:spi_driver|count[26] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 2.282      ;
; -1.330 ; de0nano_adc:adc|spi_master:spi_driver|count[2]     ; de0nano_adc:adc|spi_master:spi_driver|count[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 2.280      ;
; -1.330 ; de0nano_adc:adc|spi_master:spi_driver|count[2]     ; de0nano_adc:adc|spi_master:spi_driver|count[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 2.280      ;
; -1.328 ; de0nano_adc:adc|spi_master:spi_driver|count[12]    ; de0nano_adc:adc|spi_master:spi_driver|count[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.234     ; 2.081      ;
; -1.327 ; de0nano_adc:adc|spi_master:spi_driver|count[11]    ; de0nano_adc:adc|spi_master:spi_driver|count[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.235     ; 2.079      ;
; -1.327 ; de0nano_adc:adc|spi_master:spi_driver|count[11]    ; de0nano_adc:adc|spi_master:spi_driver|count[25] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.235     ; 2.079      ;
; -1.327 ; de0nano_adc:adc|spi_master:spi_driver|count[2]     ; de0nano_adc:adc|spi_master:spi_driver|count[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 2.277      ;
; -1.325 ; de0nano_adc:adc|spi_master:spi_driver|count[11]    ; de0nano_adc:adc|spi_master:spi_driver|count[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.235     ; 2.077      ;
; -1.325 ; de0nano_adc:adc|spi_master:spi_driver|count[11]    ; de0nano_adc:adc|spi_master:spi_driver|count[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.235     ; 2.077      ;
; -1.324 ; de0nano_adc:adc|spi_master:spi_driver|count[2]     ; de0nano_adc:adc|spi_master:spi_driver|count[26] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 2.274      ;
; -1.322 ; de0nano_adc:adc|spi_master:spi_driver|count[11]    ; de0nano_adc:adc|spi_master:spi_driver|count[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.235     ; 2.074      ;
; -1.322 ; de0nano_adc:adc|spi_master:spi_driver|count[11]    ; de0nano_adc:adc|spi_master:spi_driver|count[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.235     ; 2.074      ;
; -1.320 ; de0nano_adc:adc|spi_master:spi_driver|clk_ratio[0] ; de0nano_adc:adc|spi_master:spi_driver|count[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 2.269      ;
; -1.319 ; de0nano_adc:adc|spi_master:spi_driver|count[11]    ; de0nano_adc:adc|spi_master:spi_driver|count[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.235     ; 2.071      ;
; -1.319 ; de0nano_adc:adc|spi_master:spi_driver|count[10]    ; de0nano_adc:adc|spi_master:spi_driver|count[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 2.270      ;
; -1.317 ; de0nano_adc:adc|spi_master:spi_driver|count[20]    ; de0nano_adc:adc|spi_master:spi_driver|count[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 2.268      ;
; -1.316 ; de0nano_adc:adc|spi_master:spi_driver|count[16]    ; de0nano_adc:adc|spi_master:spi_driver|count[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 2.266      ;
; -1.316 ; de0nano_adc:adc|spi_master:spi_driver|count[16]    ; de0nano_adc:adc|spi_master:spi_driver|count[25] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 2.266      ;
; -1.316 ; de0nano_adc:adc|spi_master:spi_driver|count[11]    ; de0nano_adc:adc|spi_master:spi_driver|count[26] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.235     ; 2.068      ;
; -1.314 ; de0nano_adc:adc|spi_master:spi_driver|count[16]    ; de0nano_adc:adc|spi_master:spi_driver|count[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 2.264      ;
; -1.314 ; de0nano_adc:adc|spi_master:spi_driver|count[16]    ; de0nano_adc:adc|spi_master:spi_driver|count[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 2.264      ;
; -1.311 ; de0nano_adc:adc|spi_master:spi_driver|count[16]    ; de0nano_adc:adc|spi_master:spi_driver|count[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 2.261      ;
; -1.311 ; de0nano_adc:adc|spi_master:spi_driver|count[16]    ; de0nano_adc:adc|spi_master:spi_driver|count[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 2.261      ;
; -1.308 ; de0nano_adc:adc|spi_master:spi_driver|count[16]    ; de0nano_adc:adc|spi_master:spi_driver|count[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 2.258      ;
; -1.307 ; de0nano_adc:adc|spi_master:spi_driver|count[18]    ; de0nano_adc:adc|spi_master:spi_driver|count[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 2.257      ;
; -1.307 ; de0nano_adc:adc|spi_master:spi_driver|count[18]    ; de0nano_adc:adc|spi_master:spi_driver|count[25] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 2.257      ;
; -1.305 ; de0nano_adc:adc|spi_master:spi_driver|count[16]    ; de0nano_adc:adc|spi_master:spi_driver|count[26] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 2.255      ;
; -1.305 ; de0nano_adc:adc|spi_master:spi_driver|count[18]    ; de0nano_adc:adc|spi_master:spi_driver|count[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 2.255      ;
; -1.305 ; de0nano_adc:adc|spi_master:spi_driver|count[18]    ; de0nano_adc:adc|spi_master:spi_driver|count[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 2.255      ;
; -1.302 ; de0nano_adc:adc|spi_master:spi_driver|count[18]    ; de0nano_adc:adc|spi_master:spi_driver|count[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 2.252      ;
; -1.302 ; de0nano_adc:adc|spi_master:spi_driver|count[18]    ; de0nano_adc:adc|spi_master:spi_driver|count[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 2.252      ;
; -1.300 ; de0nano_adc:adc|spi_master:spi_driver|count[19]    ; de0nano_adc:adc|spi_master:spi_driver|count[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 2.251      ;
; -1.299 ; de0nano_adc:adc|spi_master:spi_driver|count[18]    ; de0nano_adc:adc|spi_master:spi_driver|count[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 2.249      ;
; -1.296 ; de0nano_adc:adc|spi_master:spi_driver|count[30]    ; de0nano_adc:adc|spi_master:spi_driver|count[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 2.248      ;
; -1.296 ; de0nano_adc:adc|spi_master:spi_driver|count[30]    ; de0nano_adc:adc|spi_master:spi_driver|count[25] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 2.248      ;
; -1.296 ; de0nano_adc:adc|spi_master:spi_driver|count[18]    ; de0nano_adc:adc|spi_master:spi_driver|count[26] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 2.246      ;
; -1.294 ; de0nano_adc:adc|spi_master:spi_driver|count[30]    ; de0nano_adc:adc|spi_master:spi_driver|count[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 2.246      ;
; -1.294 ; de0nano_adc:adc|spi_master:spi_driver|count[30]    ; de0nano_adc:adc|spi_master:spi_driver|count[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 2.246      ;
; -1.292 ; de0nano_adc:adc|spi_master:spi_driver|count[27]    ; de0nano_adc:adc|spi_master:spi_driver|count[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 2.244      ;
; -1.292 ; de0nano_adc:adc|spi_master:spi_driver|count[27]    ; de0nano_adc:adc|spi_master:spi_driver|count[25] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 2.244      ;
; -1.291 ; de0nano_adc:adc|spi_master:spi_driver|count[30]    ; de0nano_adc:adc|spi_master:spi_driver|count[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 2.243      ;
; -1.291 ; de0nano_adc:adc|spi_master:spi_driver|count[30]    ; de0nano_adc:adc|spi_master:spi_driver|count[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 2.243      ;
; -1.290 ; de0nano_adc:adc|spi_master:spi_driver|count[3]     ; de0nano_adc:adc|spi_master:spi_driver|count[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 2.241      ;
; -1.290 ; de0nano_adc:adc|spi_master:spi_driver|count[27]    ; de0nano_adc:adc|spi_master:spi_driver|count[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 2.242      ;
; -1.290 ; de0nano_adc:adc|spi_master:spi_driver|count[27]    ; de0nano_adc:adc|spi_master:spi_driver|count[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 2.242      ;
; -1.288 ; de0nano_adc:adc|spi_master:spi_driver|count[30]    ; de0nano_adc:adc|spi_master:spi_driver|count[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 2.240      ;
; -1.287 ; de0nano_adc:adc|spi_master:spi_driver|count[27]    ; de0nano_adc:adc|spi_master:spi_driver|count[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 2.239      ;
; -1.287 ; de0nano_adc:adc|spi_master:spi_driver|count[27]    ; de0nano_adc:adc|spi_master:spi_driver|count[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 2.239      ;
; -1.286 ; de0nano_adc:adc|spi_master:spi_driver|count[17]    ; de0nano_adc:adc|spi_master:spi_driver|count[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 2.237      ;
; -1.285 ; de0nano_adc:adc|spi_master:spi_driver|count[30]    ; de0nano_adc:adc|spi_master:spi_driver|count[26] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 2.237      ;
; -1.284 ; de0nano_adc:adc|spi_master:spi_driver|count[27]    ; de0nano_adc:adc|spi_master:spi_driver|count[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 2.236      ;
; -1.281 ; de0nano_adc:adc|spi_master:spi_driver|count[27]    ; de0nano_adc:adc|spi_master:spi_driver|count[26] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 2.233      ;
; -1.278 ; de0nano_adc:adc|spi_master:spi_driver|count[31]    ; de0nano_adc:adc|spi_master:spi_driver|count[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.235     ; 2.030      ;
; -1.278 ; de0nano_adc:adc|spi_master:spi_driver|count[31]    ; de0nano_adc:adc|spi_master:spi_driver|count[25] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.235     ; 2.030      ;
; -1.277 ; de0nano_adc:adc|spi_master:spi_driver|count[6]     ; de0nano_adc:adc|spi_master:spi_driver|count[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 2.228      ;
; -1.276 ; de0nano_adc:adc|spi_master:spi_driver|count[6]     ; de0nano_adc:adc|spi_master:spi_driver|count[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 2.227      ;
; -1.276 ; de0nano_adc:adc|spi_master:spi_driver|count[31]    ; de0nano_adc:adc|spi_master:spi_driver|count[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.235     ; 2.028      ;
; -1.276 ; de0nano_adc:adc|spi_master:spi_driver|count[31]    ; de0nano_adc:adc|spi_master:spi_driver|count[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.235     ; 2.028      ;
; -1.275 ; de0nano_adc:adc|spi_master:spi_driver|count[6]     ; de0nano_adc:adc|spi_master:spi_driver|count[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 2.226      ;
; -1.274 ; de0nano_adc:adc|spi_master:spi_driver|count[9]     ; de0nano_adc:adc|spi_master:spi_driver|count[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 2.224      ;
; -1.274 ; de0nano_adc:adc|spi_master:spi_driver|count[9]     ; de0nano_adc:adc|spi_master:spi_driver|count[25] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 2.224      ;
; -1.273 ; de0nano_adc:adc|spi_master:spi_driver|count[6]     ; de0nano_adc:adc|spi_master:spi_driver|count[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 2.224      ;
; -1.273 ; de0nano_adc:adc|spi_master:spi_driver|count[31]    ; de0nano_adc:adc|spi_master:spi_driver|count[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.235     ; 2.025      ;
; -1.273 ; de0nano_adc:adc|spi_master:spi_driver|count[31]    ; de0nano_adc:adc|spi_master:spi_driver|count[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.235     ; 2.025      ;
; -1.272 ; de0nano_adc:adc|spi_master:spi_driver|count[6]     ; de0nano_adc:adc|spi_master:spi_driver|count[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 2.223      ;
; -1.272 ; de0nano_adc:adc|spi_master:spi_driver|count[13]    ; de0nano_adc:adc|spi_master:spi_driver|count[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 2.224      ;
; -1.272 ; de0nano_adc:adc|spi_master:spi_driver|count[9]     ; de0nano_adc:adc|spi_master:spi_driver|count[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 2.222      ;
; -1.272 ; de0nano_adc:adc|spi_master:spi_driver|count[9]     ; de0nano_adc:adc|spi_master:spi_driver|count[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 2.222      ;
; -1.271 ; de0nano_adc:adc|spi_master:spi_driver|count[14]    ; de0nano_adc:adc|spi_master:spi_driver|count[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 2.223      ;
; -1.270 ; de0nano_adc:adc|spi_master:spi_driver|count[6]     ; de0nano_adc:adc|spi_master:spi_driver|count[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 2.221      ;
; -1.270 ; de0nano_adc:adc|spi_master:spi_driver|count[31]    ; de0nano_adc:adc|spi_master:spi_driver|count[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.235     ; 2.022      ;
; -1.269 ; de0nano_adc:adc|spi_master:spi_driver|count[6]     ; de0nano_adc:adc|spi_master:spi_driver|count[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 2.220      ;
; -1.269 ; de0nano_adc:adc|spi_master:spi_driver|count[9]     ; de0nano_adc:adc|spi_master:spi_driver|count[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 2.219      ;
; -1.269 ; de0nano_adc:adc|spi_master:spi_driver|count[9]     ; de0nano_adc:adc|spi_master:spi_driver|count[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 2.219      ;
; -1.269 ; de0nano_adc:adc|spi_master:spi_driver|count[12]    ; de0nano_adc:adc|spi_master:spi_driver|count[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.235     ; 2.021      ;
; -1.269 ; de0nano_adc:adc|spi_master:spi_driver|count[12]    ; de0nano_adc:adc|spi_master:spi_driver|count[25] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.235     ; 2.021      ;
; -1.269 ; de0nano_adc:adc|spi_master:spi_driver|count[2]     ; de0nano_adc:adc|spi_master:spi_driver|count[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 2.220      ;
; -1.268 ; de0nano_adc:adc|spi_master:spi_driver|count[29]    ; de0nano_adc:adc|spi_master:spi_driver|count[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.034     ; 2.221      ;
; -1.268 ; de0nano_adc:adc|spi_master:spi_driver|count[1]     ; de0nano_adc:adc|spi_master:spi_driver|count[25] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 2.219      ;
+--------+----------------------------------------------------+-------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'virtual_clock:vclock|virt_clk'                                                                                                                                     ;
+--------+---------------------------------------+---------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                               ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+---------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; -0.446 ; de0nano_adc:adc|spi_comm_delay[0]     ; de0nano_adc:adc|state.initialize~reg0 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 1.397      ;
; -0.444 ; de0nano_adc:adc|spi_comm_delay[3]     ; de0nano_adc:adc|state.initialize~reg0 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 1.395      ;
; -0.441 ; de0nano_adc:adc|spi_comm_delay[0]     ; de0nano_adc:adc|state.execute~reg0    ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 1.392      ;
; -0.439 ; de0nano_adc:adc|spi_comm_delay[3]     ; de0nano_adc:adc|state.execute~reg0    ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 1.390      ;
; -0.417 ; de0nano_adc:adc|spi_comm_delay[0]     ; de0nano_adc:adc|enable                ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.038     ; 1.366      ;
; -0.415 ; de0nano_adc:adc|spi_comm_delay[3]     ; de0nano_adc:adc|enable                ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.038     ; 1.364      ;
; -0.404 ; de0nano_adc:adc|spi_comm_delay[2]     ; de0nano_adc:adc|state.initialize~reg0 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 1.355      ;
; -0.399 ; de0nano_adc:adc|spi_comm_delay[2]     ; de0nano_adc:adc|state.execute~reg0    ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 1.350      ;
; -0.375 ; de0nano_adc:adc|spi_comm_delay[2]     ; de0nano_adc:adc|enable                ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.038     ; 1.324      ;
; -0.353 ; de0nano_adc:adc|spi_comm_delay[1]     ; de0nano_adc:adc|state.initialize~reg0 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 1.304      ;
; -0.348 ; de0nano_adc:adc|spi_comm_delay[1]     ; de0nano_adc:adc|state.execute~reg0    ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 1.299      ;
; -0.321 ; de0nano_adc:adc|spi_comm_delay[1]     ; de0nano_adc:adc|enable                ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.038     ; 1.270      ;
; -0.269 ; de0nano_adc:adc|spi_comm_delay[0]     ; de0nano_adc:adc|state.ready~reg0      ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 1.220      ;
; -0.267 ; de0nano_adc:adc|spi_comm_delay[3]     ; de0nano_adc:adc|state.ready~reg0      ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 1.218      ;
; -0.256 ; de0nano_adc:adc|init_delay[0]         ; de0nano_adc:adc|reset                 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.037     ; 1.206      ;
; -0.246 ; de0nano_adc:adc|spi_comm_delay[0]     ; de0nano_adc:adc|spi_comm_delay[0]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 1.197      ;
; -0.245 ; de0nano_adc:adc|init_delay[2]         ; de0nano_adc:adc|reset                 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.037     ; 1.195      ;
; -0.244 ; de0nano_adc:adc|spi_comm_delay[3]     ; de0nano_adc:adc|spi_comm_delay[0]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 1.195      ;
; -0.227 ; de0nano_adc:adc|spi_comm_delay[2]     ; de0nano_adc:adc|state.ready~reg0      ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 1.178      ;
; -0.221 ; de0nano_adc:adc|spi_comm_delay[4]     ; de0nano_adc:adc|state.initialize~reg0 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 1.172      ;
; -0.216 ; de0nano_adc:adc|spi_comm_delay[4]     ; de0nano_adc:adc|state.execute~reg0    ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 1.167      ;
; -0.215 ; de0nano_adc:adc|spi_comm_delay[5]     ; de0nano_adc:adc|state.initialize~reg0 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 1.166      ;
; -0.210 ; de0nano_adc:adc|spi_comm_delay[5]     ; de0nano_adc:adc|state.execute~reg0    ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 1.161      ;
; -0.204 ; de0nano_adc:adc|spi_comm_delay[2]     ; de0nano_adc:adc|spi_comm_delay[0]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 1.155      ;
; -0.192 ; de0nano_adc:adc|spi_comm_delay[4]     ; de0nano_adc:adc|enable                ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.038     ; 1.141      ;
; -0.186 ; de0nano_adc:adc|spi_comm_delay[5]     ; de0nano_adc:adc|enable                ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.038     ; 1.135      ;
; -0.178 ; de0nano_adc:adc|spi_comm_delay[3]     ; de0nano_adc:adc|spi_comm_delay[2]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 1.129      ;
; -0.176 ; de0nano_adc:adc|spi_comm_delay[1]     ; de0nano_adc:adc|state.ready~reg0      ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 1.127      ;
; -0.174 ; de0nano_adc:adc|spi_comm_delay[0]     ; de0nano_adc:adc|spi_comm_delay[2]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 1.125      ;
; -0.150 ; de0nano_adc:adc|spi_comm_delay[1]     ; de0nano_adc:adc|spi_comm_delay[0]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 1.101      ;
; -0.136 ; de0nano_adc:adc|enable                ; de0nano_adc:adc|enable                ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 1.087      ;
; -0.132 ; de0nano_adc:adc|spi_comm_delay[2]     ; de0nano_adc:adc|spi_comm_delay[2]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 1.083      ;
; -0.127 ; de0nano_adc:adc|state.initialize~reg0 ; de0nano_adc:adc|reset                 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.037     ; 1.077      ;
; -0.110 ; de0nano_adc:adc|init_delay[1]         ; de0nano_adc:adc|reset                 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.037     ; 1.060      ;
; -0.083 ; sleep[2]                              ; sleep[10]                             ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 1.034      ;
; -0.079 ; sleep[2]                              ; sleep[9]                              ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 1.030      ;
; -0.078 ; de0nano_adc:adc|spi_comm_delay[1]     ; de0nano_adc:adc|spi_comm_delay[2]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 1.029      ;
; -0.072 ; sleep[0]                              ; sleep[10]                             ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 1.023      ;
; -0.072 ; sleep[1]                              ; sleep[10]                             ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 1.023      ;
; -0.049 ; de0nano_adc:adc|spi_comm_delay[0]     ; de0nano_adc:adc|spi_comm_delay[4]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 1.000      ;
; -0.044 ; de0nano_adc:adc|state.execute~reg0    ; de0nano_adc:adc|state.initialize~reg0 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 0.995      ;
; -0.044 ; de0nano_adc:adc|spi_comm_delay[4]     ; de0nano_adc:adc|state.ready~reg0      ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 0.995      ;
; -0.039 ; de0nano_adc:adc|state.execute~reg0    ; de0nano_adc:adc|state.execute~reg0    ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 0.990      ;
; -0.038 ; de0nano_adc:adc|spi_comm_delay[5]     ; de0nano_adc:adc|state.ready~reg0      ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 0.989      ;
; -0.036 ; sleep[0]                              ; sleep[9]                              ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 0.987      ;
; -0.035 ; sleep[1]                              ; sleep[9]                              ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 0.986      ;
; -0.021 ; de0nano_adc:adc|spi_comm_delay[4]     ; de0nano_adc:adc|spi_comm_delay[0]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 0.972      ;
; -0.020 ; sleep[4]                              ; sleep[10]                             ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 0.971      ;
; -0.018 ; de0nano_adc:adc|spi_comm_delay[3]     ; de0nano_adc:adc|spi_comm_delay[1]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 0.969      ;
; -0.017 ; de0nano_adc:adc|spi_comm_delay[0]     ; de0nano_adc:adc|spi_comm_delay[5]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 0.968      ;
; -0.016 ; sleep[4]                              ; sleep[9]                              ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 0.967      ;
; -0.015 ; sleep[2]                              ; sleep[8]                              ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 0.966      ;
; -0.015 ; de0nano_adc:adc|spi_comm_delay[5]     ; de0nano_adc:adc|spi_comm_delay[0]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 0.966      ;
; -0.011 ; sleep[2]                              ; sleep[7]                              ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 0.962      ;
; -0.007 ; de0nano_adc:adc|init_delay[0]         ; de0nano_adc:adc|state.initialize~reg0 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 0.958      ;
; -0.007 ; de0nano_adc:adc|spi_comm_delay[2]     ; de0nano_adc:adc|spi_comm_delay[4]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 0.958      ;
; -0.004 ; sleep[3]                              ; sleep[10]                             ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 0.955      ;
; -0.004 ; sleep[0]                              ; sleep[8]                              ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 0.955      ;
; -0.004 ; sleep[1]                              ; sleep[8]                              ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 0.955      ;
; -0.002 ; de0nano_adc:adc|init_delay[0]         ; de0nano_adc:adc|state.execute~reg0    ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 0.953      ;
; 0.001  ; de0nano_adc:adc|spi_comm_delay[0]     ; de0nano_adc:adc|spi_comm_delay[1]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 0.950      ;
; 0.004  ; de0nano_adc:adc|init_delay[2]         ; de0nano_adc:adc|state.initialize~reg0 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 0.947      ;
; 0.009  ; de0nano_adc:adc|init_delay[2]         ; de0nano_adc:adc|state.execute~reg0    ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 0.942      ;
; 0.025  ; de0nano_adc:adc|spi_comm_delay[2]     ; de0nano_adc:adc|spi_comm_delay[5]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 0.926      ;
; 0.027  ; de0nano_adc:adc|state.execute~reg0    ; de0nano_adc:adc|enable                ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.038     ; 0.922      ;
; 0.032  ; sleep[0]                              ; sleep[7]                              ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 0.919      ;
; 0.033  ; sleep[3]                              ; sleep[9]                              ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 0.918      ;
; 0.033  ; sleep[1]                              ; sleep[7]                              ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 0.918      ;
; 0.043  ; de0nano_adc:adc|spi_comm_delay[2]     ; de0nano_adc:adc|spi_comm_delay[1]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 0.908      ;
; 0.048  ; sleep[4]                              ; sleep[8]                              ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 0.903      ;
; 0.049  ; sleep[6]                              ; sleep[10]                             ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 0.902      ;
; 0.050  ; de0nano_adc:adc|state.ready~reg0      ; adc_run                               ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 0.901      ;
; 0.051  ; de0nano_adc:adc|spi_comm_delay[4]     ; de0nano_adc:adc|spi_comm_delay[2]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 0.900      ;
; 0.052  ; sleep[4]                              ; sleep[7]                              ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 0.899      ;
; 0.053  ; sleep[2]                              ; sleep[6]                              ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 0.898      ;
; 0.053  ; sleep[6]                              ; sleep[9]                              ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 0.898      ;
; 0.053  ; de0nano_adc:adc|spi_comm_delay[3]     ; de0nano_adc:adc|spi_comm_delay[4]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 0.898      ;
; 0.057  ; sleep[2]                              ; sleep[5]                              ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 0.894      ;
; 0.057  ; de0nano_adc:adc|spi_comm_delay[5]     ; de0nano_adc:adc|spi_comm_delay[2]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 0.894      ;
; 0.064  ; sleep[5]                              ; sleep[10]                             ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 0.887      ;
; 0.064  ; sleep[3]                              ; sleep[8]                              ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 0.887      ;
; 0.064  ; sleep[0]                              ; sleep[6]                              ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 0.887      ;
; 0.064  ; sleep[1]                              ; sleep[6]                              ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 0.887      ;
; 0.071  ; sleep[7]                              ; adc_run                               ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 0.880      ;
; 0.076  ; de0nano_adc:adc|init_delay[0]         ; de0nano_adc:adc|state.ready~reg0      ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 0.875      ;
; 0.082  ; de0nano_adc:adc|state.ready~reg0      ; sleep[2]                              ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 0.869      ;
; 0.082  ; de0nano_adc:adc|state.ready~reg0      ; sleep[1]                              ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 0.869      ;
; 0.082  ; de0nano_adc:adc|state.ready~reg0      ; sleep[4]                              ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 0.869      ;
; 0.082  ; de0nano_adc:adc|state.ready~reg0      ; sleep[3]                              ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 0.869      ;
; 0.082  ; de0nano_adc:adc|state.ready~reg0      ; sleep[5]                              ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 0.869      ;
; 0.082  ; de0nano_adc:adc|state.ready~reg0      ; sleep[6]                              ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 0.869      ;
; 0.082  ; de0nano_adc:adc|state.ready~reg0      ; sleep[8]                              ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 0.869      ;
; 0.082  ; de0nano_adc:adc|state.ready~reg0      ; sleep[7]                              ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 0.869      ;
; 0.082  ; de0nano_adc:adc|state.ready~reg0      ; sleep[9]                              ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 0.869      ;
; 0.082  ; de0nano_adc:adc|state.ready~reg0      ; sleep[10]                             ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 0.869      ;
; 0.085  ; de0nano_adc:adc|spi_comm_delay[3]     ; de0nano_adc:adc|spi_comm_delay[5]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 0.866      ;
; 0.087  ; de0nano_adc:adc|init_delay[2]         ; de0nano_adc:adc|state.ready~reg0      ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 0.864      ;
; 0.097  ; de0nano_adc:adc|spi_comm_delay[1]     ; de0nano_adc:adc|spi_comm_delay[1]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 0.854      ;
; 0.098  ; sleep[3]                              ; adc_run                               ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 0.853      ;
; 0.100  ; sleep[5]                              ; sleep[9]                              ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 0.851      ;
+--------+---------------------------------------+---------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'virtual_clock:vclock|virt_clk'                                                                                                                                                 ;
+-------+---------------------------------------------------+---------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node                                         ; To Node                               ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------+---------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 0.093 ; de0nano_adc:adc|spi_master:spi_driver|rx_data[9]  ; adc_data_out[9]~reg0                  ; CLOCK_50                      ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.107      ; 0.314      ;
; 0.152 ; de0nano_adc:adc|spi_master:spi_driver|rx_data[11] ; adc_data_out[11]~reg0                 ; CLOCK_50                      ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.107      ; 0.373      ;
; 0.152 ; de0nano_adc:adc|spi_master:spi_driver|rx_data[10] ; adc_data_out[10]~reg0                 ; CLOCK_50                      ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.107      ; 0.373      ;
; 0.152 ; de0nano_adc:adc|spi_master:spi_driver|rx_data[8]  ; adc_data_out[8]~reg0                  ; CLOCK_50                      ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.107      ; 0.373      ;
; 0.153 ; de0nano_adc:adc|spi_master:spi_driver|rx_data[3]  ; adc_data_out[3]~reg0                  ; CLOCK_50                      ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.106      ; 0.373      ;
; 0.154 ; de0nano_adc:adc|spi_master:spi_driver|rx_data[1]  ; adc_data_out[1]~reg0                  ; CLOCK_50                      ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.107      ; 0.375      ;
; 0.154 ; de0nano_adc:adc|spi_master:spi_driver|rx_data[0]  ; adc_data_out[0]~reg0                  ; CLOCK_50                      ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.107      ; 0.375      ;
; 0.155 ; de0nano_adc:adc|spi_master:spi_driver|rx_data[4]  ; adc_data_out[4]~reg0                  ; CLOCK_50                      ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.106      ; 0.375      ;
; 0.161 ; de0nano_adc:adc|spi_master:spi_driver|rx_data[7]  ; adc_data_out[7]~reg0                  ; CLOCK_50                      ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.107      ; 0.382      ;
; 0.168 ; de0nano_adc:adc|spi_master:spi_driver|rx_data[6]  ; adc_data_out[6]~reg0                  ; CLOCK_50                      ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.106      ; 0.388      ;
; 0.187 ; de0nano_adc:adc|init_delay[1]                     ; de0nano_adc:adc|init_delay[1]         ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; de0nano_adc:adc|init_delay[2]                     ; de0nano_adc:adc|init_delay[2]         ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; de0nano_adc:adc|state.ready~reg0                  ; de0nano_adc:adc|state.ready~reg0      ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; de0nano_adc:adc|state.initialize~reg0             ; de0nano_adc:adc|state.initialize~reg0 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; de0nano_adc:adc|state.execute~reg0                ; de0nano_adc:adc|state.execute~reg0    ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; de0nano_adc:adc|spi_comm_delay[5]                 ; de0nano_adc:adc|spi_comm_delay[5]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; de0nano_adc:adc|spi_comm_delay[1]                 ; de0nano_adc:adc|spi_comm_delay[1]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; de0nano_adc:adc|spi_comm_delay[2]                 ; de0nano_adc:adc|spi_comm_delay[2]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; de0nano_adc:adc|spi_comm_delay[4]                 ; de0nano_adc:adc|spi_comm_delay[4]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; de0nano_adc:adc|spi_comm_delay[3]                 ; de0nano_adc:adc|spi_comm_delay[3]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sleep[0]                                          ; sleep[0]                              ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.307      ;
; 0.194 ; de0nano_adc:adc|init_delay[0]                     ; de0nano_adc:adc|init_delay[0]         ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; de0nano_adc:adc|spi_comm_delay[0]                 ; de0nano_adc:adc|spi_comm_delay[0]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.314      ;
; 0.204 ; de0nano_adc:adc|init_delay[0]                     ; de0nano_adc:adc|init_delay[2]         ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.324      ;
; 0.204 ; de0nano_adc:adc|spi_comm_delay[4]                 ; de0nano_adc:adc|spi_comm_delay[5]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.324      ;
; 0.207 ; de0nano_adc:adc|init_delay[0]                     ; de0nano_adc:adc|init_delay[1]         ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.327      ;
; 0.235 ; de0nano_adc:adc|spi_master:spi_driver|rx_data[5]  ; adc_data_out[5]~reg0                  ; CLOCK_50                      ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.106      ; 0.455      ;
; 0.238 ; de0nano_adc:adc|spi_master:spi_driver|rx_data[2]  ; adc_data_out[2]~reg0                  ; CLOCK_50                      ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.106      ; 0.458      ;
; 0.285 ; de0nano_adc:adc|state.ready~reg0                  ; sleep[0]                              ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.405      ;
; 0.295 ; de0nano_adc:adc|spi_comm_delay[2]                 ; de0nano_adc:adc|spi_comm_delay[3]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.415      ;
; 0.298 ; sleep[2]                                          ; sleep[2]                              ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; sleep[8]                                          ; sleep[8]                              ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; sleep[10]                                         ; sleep[10]                             ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.418      ;
; 0.299 ; sleep[4]                                          ; sleep[4]                              ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; sleep[6]                                          ; sleep[6]                              ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.419      ;
; 0.300 ; sleep[3]                                          ; sleep[3]                              ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; sleep[5]                                          ; sleep[5]                              ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; sleep[9]                                          ; sleep[9]                              ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.420      ;
; 0.304 ; de0nano_adc:adc|init_delay[1]                     ; de0nano_adc:adc|init_delay[2]         ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.424      ;
; 0.305 ; sleep[0]                                          ; sleep[1]                              ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; sleep[1]                                          ; sleep[1]                              ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.425      ;
; 0.308 ; sleep[7]                                          ; sleep[7]                              ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.428      ;
; 0.312 ; adc_run                                           ; sleep[0]                              ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.432      ;
; 0.315 ; de0nano_adc:adc|spi_comm_delay[1]                 ; de0nano_adc:adc|spi_comm_delay[3]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.435      ;
; 0.316 ; de0nano_adc:adc|state.ready~reg0                  ; de0nano_adc:adc|state.execute~reg0    ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.436      ;
; 0.322 ; sleep[10]                                         ; adc_run                               ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.442      ;
; 0.322 ; de0nano_adc:adc|spi_comm_delay[1]                 ; de0nano_adc:adc|spi_comm_delay[2]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.442      ;
; 0.348 ; de0nano_adc:adc|state.ready~reg0                  ; de0nano_adc:adc|state.initialize~reg0 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.468      ;
; 0.383 ; de0nano_adc:adc|spi_comm_delay[0]                 ; de0nano_adc:adc|spi_comm_delay[1]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.503      ;
; 0.404 ; de0nano_adc:adc|spi_comm_delay[2]                 ; de0nano_adc:adc|spi_comm_delay[1]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.524      ;
; 0.406 ; adc_run                                           ; de0nano_adc:adc|state.execute~reg0    ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.526      ;
; 0.414 ; de0nano_adc:adc|spi_comm_delay[2]                 ; de0nano_adc:adc|spi_comm_delay[0]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.534      ;
; 0.432 ; adc_run                                           ; de0nano_adc:adc|state.initialize~reg0 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.552      ;
; 0.447 ; sleep[2]                                          ; sleep[3]                              ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.567      ;
; 0.447 ; sleep[8]                                          ; sleep[9]                              ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.567      ;
; 0.448 ; sleep[4]                                          ; sleep[5]                              ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.568      ;
; 0.448 ; sleep[6]                                          ; sleep[7]                              ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.568      ;
; 0.457 ; sleep[0]                                          ; sleep[2]                              ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.577      ;
; 0.458 ; sleep[9]                                          ; sleep[10]                             ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.578      ;
; 0.458 ; sleep[3]                                          ; sleep[4]                              ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.578      ;
; 0.458 ; sleep[5]                                          ; sleep[6]                              ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.578      ;
; 0.458 ; sleep[1]                                          ; sleep[2]                              ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.578      ;
; 0.460 ; sleep[0]                                          ; sleep[3]                              ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.580      ;
; 0.461 ; sleep[3]                                          ; sleep[5]                              ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.581      ;
; 0.461 ; sleep[5]                                          ; sleep[7]                              ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.581      ;
; 0.461 ; sleep[1]                                          ; sleep[3]                              ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.581      ;
; 0.466 ; sleep[7]                                          ; sleep[8]                              ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.586      ;
; 0.469 ; sleep[7]                                          ; sleep[9]                              ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.589      ;
; 0.479 ; sleep[0]                                          ; adc_run                               ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.599      ;
; 0.482 ; sleep[1]                                          ; adc_run                               ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.602      ;
; 0.483 ; de0nano_adc:adc|spi_comm_delay[0]                 ; de0nano_adc:adc|spi_comm_delay[3]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.603      ;
; 0.483 ; sleep[6]                                          ; adc_run                               ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.603      ;
; 0.484 ; de0nano_adc:adc|state.initialize~reg0             ; de0nano_adc:adc|init_delay[1]         ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.604      ;
; 0.484 ; de0nano_adc:adc|state.initialize~reg0             ; de0nano_adc:adc|init_delay[2]         ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.604      ;
; 0.484 ; de0nano_adc:adc|state.initialize~reg0             ; de0nano_adc:adc|init_delay[0]         ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.604      ;
; 0.485 ; adc_run                                           ; de0nano_adc:adc|state.ready~reg0      ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.605      ;
; 0.487 ; de0nano_adc:adc|spi_comm_delay[0]                 ; de0nano_adc:adc|spi_comm_delay[2]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.607      ;
; 0.488 ; de0nano_adc:adc|init_delay[1]                     ; de0nano_adc:adc|state.ready~reg0      ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.608      ;
; 0.491 ; de0nano_adc:adc|spi_comm_delay[5]                 ; de0nano_adc:adc|spi_comm_delay[1]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.611      ;
; 0.493 ; de0nano_adc:adc|spi_comm_delay[4]                 ; de0nano_adc:adc|spi_comm_delay[1]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.613      ;
; 0.499 ; de0nano_adc:adc|reset                             ; de0nano_adc:adc|reset                 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.619      ;
; 0.510 ; sleep[8]                                          ; sleep[10]                             ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.630      ;
; 0.510 ; sleep[2]                                          ; sleep[4]                              ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.630      ;
; 0.511 ; sleep[4]                                          ; sleep[6]                              ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.631      ;
; 0.511 ; sleep[6]                                          ; sleep[8]                              ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.631      ;
; 0.513 ; sleep[2]                                          ; sleep[5]                              ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.633      ;
; 0.514 ; sleep[4]                                          ; sleep[7]                              ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.634      ;
; 0.514 ; sleep[6]                                          ; sleep[9]                              ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.634      ;
; 0.523 ; sleep[0]                                          ; sleep[4]                              ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.643      ;
; 0.524 ; sleep[3]                                          ; sleep[6]                              ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.644      ;
; 0.524 ; sleep[5]                                          ; sleep[8]                              ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.644      ;
; 0.524 ; sleep[1]                                          ; sleep[4]                              ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.644      ;
; 0.526 ; sleep[0]                                          ; sleep[5]                              ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.646      ;
; 0.527 ; sleep[3]                                          ; sleep[7]                              ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.647      ;
; 0.527 ; sleep[5]                                          ; sleep[9]                              ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.647      ;
; 0.527 ; sleep[1]                                          ; sleep[5]                              ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.647      ;
; 0.532 ; sleep[7]                                          ; sleep[10]                             ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.652      ;
; 0.538 ; sleep[8]                                          ; adc_run                               ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.658      ;
; 0.540 ; sleep[2]                                          ; adc_run                               ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.660      ;
; 0.554 ; de0nano_adc:adc|spi_comm_delay[1]                 ; de0nano_adc:adc|spi_comm_delay[5]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.674      ;
+-------+---------------------------------------------------+---------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                      ;
+-------+------------------------------------------------------+------------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                            ; To Node                                              ; Launch Clock                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------+------------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; 0.150 ; virtual_clock:vclock|virt_clk                        ; virtual_clock:vclock|virt_clk                        ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; 1.257      ; 1.626      ;
; 0.186 ; de0nano_adc:adc|spi_master:spi_driver|sclk           ; de0nano_adc:adc|spi_master:spi_driver|sclk           ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; de0nano_adc:adc|spi_master:spi_driver|mosi~en        ; de0nano_adc:adc|spi_master:spi_driver|mosi~en        ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; de0nano_adc:adc|spi_master:spi_driver|clk_ratio[0]   ; de0nano_adc:adc|spi_master:spi_driver|clk_ratio[0]   ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; virtual_clock:vclock|vclk_cnt[5]                     ; virtual_clock:vclock|vclk_cnt[5]                     ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; virtual_clock:vclock|vclk_cnt[1]                     ; virtual_clock:vclock|vclk_cnt[1]                     ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; virtual_clock:vclock|vclk_cnt[4]                     ; virtual_clock:vclock|vclk_cnt[4]                     ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; virtual_clock:vclock|vclk_cnt[2]                     ; virtual_clock:vclock|vclk_cnt[2]                     ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; I2C_MCP4725:dac|scl_int                              ; I2C_MCP4725:dac|scl_int                              ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; de0nano_adc:adc|spi_master:spi_driver|assert_data    ; de0nano_adc:adc|spi_master:spi_driver|assert_data    ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.194 ; virtual_clock:vclock|vclk_cnt[0]                     ; virtual_clock:vclock|vclk_cnt[0]                     ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.036      ; 0.314      ;
; 0.198 ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[1]   ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[2]   ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.044      ; 0.326      ;
; 0.205 ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[10]  ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[11]  ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[9]   ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[10]  ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[4]   ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[5]   ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; de0nano_adc:adc|spi_master:spi_driver|clk_toggles[4] ; de0nano_adc:adc|spi_master:spi_driver|clk_toggles[4] ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.036      ; 0.325      ;
; 0.207 ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[5]   ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[6]   ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.036      ; 0.327      ;
; 0.265 ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[8]   ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[9]   ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.036      ; 0.385      ;
; 0.267 ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[7]   ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[8]   ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.036      ; 0.387      ;
; 0.269 ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[3]   ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[4]   ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.036      ; 0.389      ;
; 0.273 ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[11]  ; de0nano_adc:adc|spi_master:spi_driver|rx_data[11]    ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.036      ; 0.393      ;
; 0.280 ; virtual_clock:vclock|vclk_cnt[1]                     ; virtual_clock:vclock|vclk_cnt[2]                     ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.036      ; 0.400      ;
; 0.283 ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[10]  ; de0nano_adc:adc|spi_master:spi_driver|rx_data[10]    ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.036      ; 0.403      ;
; 0.287 ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[7]   ; de0nano_adc:adc|spi_master:spi_driver|rx_data[7]     ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.036      ; 0.407      ;
; 0.304 ; I2C_MCP4725:dac|counter[13]                          ; I2C_MCP4725:dac|counter[13]                          ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; I2C_MCP4725:dac|counter[31]                          ; I2C_MCP4725:dac|counter[31]                          ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; I2C_MCP4725:dac|counter[5]                           ; I2C_MCP4725:dac|counter[5]                           ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; I2C_MCP4725:dac|counter[3]                           ; I2C_MCP4725:dac|counter[3]                           ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.036      ; 0.424      ;
; 0.305 ; I2C_MCP4725:dac|counter[29]                          ; I2C_MCP4725:dac|counter[29]                          ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; I2C_MCP4725:dac|counter[27]                          ; I2C_MCP4725:dac|counter[27]                          ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; I2C_MCP4725:dac|counter[21]                          ; I2C_MCP4725:dac|counter[21]                          ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; I2C_MCP4725:dac|counter[19]                          ; I2C_MCP4725:dac|counter[19]                          ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; I2C_MCP4725:dac|counter[11]                          ; I2C_MCP4725:dac|counter[11]                          ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; I2C_MCP4725:dac|counter[6]                           ; I2C_MCP4725:dac|counter[6]                           ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; I2C_MCP4725:dac|counter[1]                           ; I2C_MCP4725:dac|counter[1]                           ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; de0nano_adc:adc|spi_master:spi_driver|clk_toggles[1] ; de0nano_adc:adc|spi_master:spi_driver|clk_toggles[1] ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.036      ; 0.425      ;
; 0.306 ; I2C_MCP4725:dac|counter[25]                          ; I2C_MCP4725:dac|counter[25]                          ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; I2C_MCP4725:dac|counter[23]                          ; I2C_MCP4725:dac|counter[23]                          ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; I2C_MCP4725:dac|counter[22]                          ; I2C_MCP4725:dac|counter[22]                          ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; I2C_MCP4725:dac|counter[9]                           ; I2C_MCP4725:dac|counter[9]                           ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; I2C_MCP4725:dac|counter[8]                           ; I2C_MCP4725:dac|counter[8]                           ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; I2C_MCP4725:dac|counter[2]                           ; I2C_MCP4725:dac|counter[2]                           ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; de0nano_adc:adc|spi_master:spi_driver|clk_toggles[2] ; de0nano_adc:adc|spi_master:spi_driver|clk_toggles[2] ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; de0nano_adc:adc|spi_master:spi_driver|clk_toggles[3] ; de0nano_adc:adc|spi_master:spi_driver|clk_toggles[3] ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.036      ; 0.426      ;
; 0.307 ; I2C_MCP4725:dac|counter[30]                          ; I2C_MCP4725:dac|counter[30]                          ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; I2C_MCP4725:dac|counter[24]                          ; I2C_MCP4725:dac|counter[24]                          ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; I2C_MCP4725:dac|counter[20]                          ; I2C_MCP4725:dac|counter[20]                          ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; I2C_MCP4725:dac|counter[18]                          ; I2C_MCP4725:dac|counter[18]                          ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; I2C_MCP4725:dac|counter[10]                          ; I2C_MCP4725:dac|counter[10]                          ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.036      ; 0.427      ;
; 0.308 ; I2C_MCP4725:dac|counter[28]                          ; I2C_MCP4725:dac|counter[28]                          ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.036      ; 0.428      ;
; 0.308 ; I2C_MCP4725:dac|counter[26]                          ; I2C_MCP4725:dac|counter[26]                          ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.036      ; 0.428      ;
; 0.319 ; de0nano_adc:adc|spi_master:spi_driver|clk_toggles[0] ; de0nano_adc:adc|spi_master:spi_driver|clk_toggles[0] ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.036      ; 0.439      ;
; 0.334 ; virtual_clock:vclock|vclk_cnt[0]                     ; virtual_clock:vclock|vclk_cnt[2]                     ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.036      ; 0.454      ;
; 0.338 ; virtual_clock:vclock|vclk_cnt[0]                     ; virtual_clock:vclock|vclk_cnt[3]                     ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.036      ; 0.458      ;
; 0.345 ; virtual_clock:vclock|vclk_cnt[0]                     ; virtual_clock:vclock|vclk_cnt[1]                     ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.036      ; 0.465      ;
; 0.352 ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[0]   ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[1]   ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.044      ; 0.480      ;
; 0.359 ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[8]   ; de0nano_adc:adc|spi_master:spi_driver|rx_data[8]     ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.036      ; 0.479      ;
; 0.378 ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[9]   ; de0nano_adc:adc|spi_master:spi_driver|rx_data[9]     ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.036      ; 0.498      ;
; 0.416 ; virtual_clock:vclock|vclk_cnt[5]                     ; virtual_clock:vclock|vclk_cnt[3]                     ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.036      ; 0.536      ;
; 0.418 ; virtual_clock:vclock|vclk_cnt[5]                     ; virtual_clock:vclock|vclk_cnt[1]                     ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.036      ; 0.538      ;
; 0.418 ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[6]   ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[7]   ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.036      ; 0.538      ;
; 0.426 ; virtual_clock:vclock|vclk_cnt[1]                     ; virtual_clock:vclock|vclk_cnt[5]                     ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.036      ; 0.546      ;
; 0.428 ; virtual_clock:vclock|vclk_cnt[1]                     ; virtual_clock:vclock|vclk_cnt[4]                     ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.036      ; 0.548      ;
; 0.431 ; virtual_clock:vclock|vclk_cnt[3]                     ; virtual_clock:vclock|vclk_cnt[5]                     ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.036      ; 0.551      ;
; 0.431 ; de0nano_adc:adc|spi_master:spi_driver|clk_ratio[0]   ; de0nano_adc:adc|spi_master:spi_driver|ss_n[0]        ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.552      ;
; 0.433 ; virtual_clock:vclock|vclk_cnt[3]                     ; virtual_clock:vclock|vclk_cnt[4]                     ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.036      ; 0.553      ;
; 0.447 ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[5]   ; de0nano_adc:adc|spi_master:spi_driver|rx_data[5]     ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.034      ; 0.565      ;
; 0.449 ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[6]   ; de0nano_adc:adc|spi_master:spi_driver|rx_data[6]     ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.034      ; 0.567      ;
; 0.453 ; I2C_MCP4725:dac|counter[5]                           ; I2C_MCP4725:dac|counter[6]                           ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.036      ; 0.573      ;
; 0.454 ; I2C_MCP4725:dac|counter[21]                          ; I2C_MCP4725:dac|counter[22]                          ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; I2C_MCP4725:dac|counter[1]                           ; I2C_MCP4725:dac|counter[2]                           ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; I2C_MCP4725:dac|counter[29]                          ; I2C_MCP4725:dac|counter[30]                          ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; I2C_MCP4725:dac|counter[19]                          ; I2C_MCP4725:dac|counter[20]                          ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; I2C_MCP4725:dac|counter[27]                          ; I2C_MCP4725:dac|counter[28]                          ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; de0nano_adc:adc|spi_master:spi_driver|clk_toggles[1] ; de0nano_adc:adc|spi_master:spi_driver|clk_toggles[2] ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.036      ; 0.574      ;
; 0.455 ; I2C_MCP4725:dac|counter[23]                          ; I2C_MCP4725:dac|counter[24]                          ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.036      ; 0.575      ;
; 0.455 ; I2C_MCP4725:dac|counter[9]                           ; I2C_MCP4725:dac|counter[10]                          ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.036      ; 0.575      ;
; 0.455 ; I2C_MCP4725:dac|counter[25]                          ; I2C_MCP4725:dac|counter[26]                          ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.036      ; 0.575      ;
; 0.455 ; de0nano_adc:adc|spi_master:spi_driver|clk_toggles[3] ; de0nano_adc:adc|spi_master:spi_driver|clk_toggles[4] ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.036      ; 0.575      ;
; 0.464 ; I2C_MCP4725:dac|counter[2]                           ; I2C_MCP4725:dac|counter[3]                           ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.036      ; 0.584      ;
; 0.464 ; I2C_MCP4725:dac|counter[22]                          ; I2C_MCP4725:dac|counter[23]                          ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.036      ; 0.584      ;
; 0.464 ; I2C_MCP4725:dac|counter[8]                           ; I2C_MCP4725:dac|counter[9]                           ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.036      ; 0.584      ;
; 0.464 ; de0nano_adc:adc|spi_master:spi_driver|clk_toggles[2] ; de0nano_adc:adc|spi_master:spi_driver|clk_toggles[3] ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.036      ; 0.584      ;
; 0.465 ; I2C_MCP4725:dac|counter[30]                          ; I2C_MCP4725:dac|counter[31]                          ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.036      ; 0.585      ;
; 0.465 ; I2C_MCP4725:dac|counter[20]                          ; I2C_MCP4725:dac|counter[21]                          ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.036      ; 0.585      ;
; 0.465 ; I2C_MCP4725:dac|counter[18]                          ; I2C_MCP4725:dac|counter[19]                          ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.036      ; 0.585      ;
; 0.465 ; I2C_MCP4725:dac|counter[10]                          ; I2C_MCP4725:dac|counter[11]                          ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.036      ; 0.585      ;
; 0.465 ; I2C_MCP4725:dac|counter[24]                          ; I2C_MCP4725:dac|counter[25]                          ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.036      ; 0.585      ;
; 0.466 ; I2C_MCP4725:dac|counter[28]                          ; I2C_MCP4725:dac|counter[29]                          ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.036      ; 0.586      ;
; 0.466 ; I2C_MCP4725:dac|counter[26]                          ; I2C_MCP4725:dac|counter[27]                          ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.036      ; 0.586      ;
; 0.466 ; I2C_MCP4725:dac|counter[6]                           ; I2C_MCP4725:dac|counter[8]                           ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.036      ; 0.586      ;
; 0.466 ; de0nano_adc:adc|spi_master:spi_driver|clk_toggles[0] ; de0nano_adc:adc|spi_master:spi_driver|clk_toggles[1] ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.036      ; 0.586      ;
; 0.467 ; I2C_MCP4725:dac|counter[22]                          ; I2C_MCP4725:dac|counter[24]                          ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.036      ; 0.587      ;
; 0.467 ; I2C_MCP4725:dac|counter[8]                           ; I2C_MCP4725:dac|counter[10]                          ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.036      ; 0.587      ;
; 0.467 ; de0nano_adc:adc|spi_master:spi_driver|clk_toggles[2] ; de0nano_adc:adc|spi_master:spi_driver|clk_toggles[4] ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.036      ; 0.587      ;
; 0.468 ; I2C_MCP4725:dac|counter[20]                          ; I2C_MCP4725:dac|counter[22]                          ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.036      ; 0.588      ;
; 0.468 ; I2C_MCP4725:dac|counter[18]                          ; I2C_MCP4725:dac|counter[20]                          ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.036      ; 0.588      ;
; 0.468 ; I2C_MCP4725:dac|counter[24]                          ; I2C_MCP4725:dac|counter[26]                          ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.036      ; 0.588      ;
; 0.469 ; I2C_MCP4725:dac|counter[28]                          ; I2C_MCP4725:dac|counter[30]                          ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.036      ; 0.589      ;
; 0.469 ; I2C_MCP4725:dac|counter[26]                          ; I2C_MCP4725:dac|counter[28]                          ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.036      ; 0.589      ;
+-------+------------------------------------------------------+------------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'CLOCK_50'                                                                                                                                 ;
+--------+-----------------------+---------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                                           ; Launch Clock                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+---------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; -0.131 ; de0nano_adc:adc|reset ; de0nano_adc:adc|spi_master:spi_driver|state       ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 1.000        ; -0.109     ; 0.999      ;
; -0.131 ; de0nano_adc:adc|reset ; de0nano_adc:adc|spi_master:spi_driver|busy        ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 1.000        ; -0.109     ; 0.999      ;
; -0.093 ; de0nano_adc:adc|reset ; de0nano_adc:adc|spi_master:spi_driver|rx_data[4]  ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 1.000        ; -0.110     ; 0.960      ;
; -0.093 ; de0nano_adc:adc|reset ; de0nano_adc:adc|spi_master:spi_driver|rx_data[3]  ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 1.000        ; -0.110     ; 0.960      ;
; -0.070 ; de0nano_adc:adc|reset ; de0nano_adc:adc|spi_master:spi_driver|ss_n[0]     ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 1.000        ; -0.106     ; 0.941      ;
; -0.070 ; de0nano_adc:adc|reset ; de0nano_adc:adc|spi_master:spi_driver|mosi~en     ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 1.000        ; -0.106     ; 0.941      ;
; -0.038 ; de0nano_adc:adc|reset ; de0nano_adc:adc|spi_master:spi_driver|rx_data[6]  ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 1.000        ; -0.108     ; 0.907      ;
; -0.038 ; de0nano_adc:adc|reset ; de0nano_adc:adc|spi_master:spi_driver|rx_data[5]  ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 1.000        ; -0.108     ; 0.907      ;
; -0.038 ; de0nano_adc:adc|reset ; de0nano_adc:adc|spi_master:spi_driver|rx_data[2]  ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 1.000        ; -0.108     ; 0.907      ;
; 0.153  ; de0nano_adc:adc|reset ; de0nano_adc:adc|spi_master:spi_driver|rx_data[11] ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 1.000        ; -0.107     ; 0.717      ;
; 0.153  ; de0nano_adc:adc|reset ; de0nano_adc:adc|spi_master:spi_driver|rx_data[10] ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 1.000        ; -0.107     ; 0.717      ;
; 0.153  ; de0nano_adc:adc|reset ; de0nano_adc:adc|spi_master:spi_driver|rx_data[9]  ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 1.000        ; -0.107     ; 0.717      ;
; 0.153  ; de0nano_adc:adc|reset ; de0nano_adc:adc|spi_master:spi_driver|rx_data[8]  ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 1.000        ; -0.107     ; 0.717      ;
; 0.153  ; de0nano_adc:adc|reset ; de0nano_adc:adc|spi_master:spi_driver|rx_data[7]  ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 1.000        ; -0.107     ; 0.717      ;
; 0.153  ; de0nano_adc:adc|reset ; de0nano_adc:adc|spi_master:spi_driver|rx_data[1]  ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 1.000        ; -0.107     ; 0.717      ;
; 0.153  ; de0nano_adc:adc|reset ; de0nano_adc:adc|spi_master:spi_driver|rx_data[0]  ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 1.000        ; -0.107     ; 0.717      ;
+--------+-----------------------+---------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'CLOCK_50'                                                                                                                                 ;
+-------+-----------------------+---------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                           ; Launch Clock                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+---------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; 0.503 ; de0nano_adc:adc|reset ; de0nano_adc:adc|spi_master:spi_driver|rx_data[11] ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; 0.007      ; 0.624      ;
; 0.503 ; de0nano_adc:adc|reset ; de0nano_adc:adc|spi_master:spi_driver|rx_data[10] ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; 0.007      ; 0.624      ;
; 0.503 ; de0nano_adc:adc|reset ; de0nano_adc:adc|spi_master:spi_driver|rx_data[9]  ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; 0.007      ; 0.624      ;
; 0.503 ; de0nano_adc:adc|reset ; de0nano_adc:adc|spi_master:spi_driver|rx_data[8]  ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; 0.007      ; 0.624      ;
; 0.503 ; de0nano_adc:adc|reset ; de0nano_adc:adc|spi_master:spi_driver|rx_data[7]  ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; 0.007      ; 0.624      ;
; 0.503 ; de0nano_adc:adc|reset ; de0nano_adc:adc|spi_master:spi_driver|rx_data[1]  ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; 0.007      ; 0.624      ;
; 0.503 ; de0nano_adc:adc|reset ; de0nano_adc:adc|spi_master:spi_driver|rx_data[0]  ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; 0.007      ; 0.624      ;
; 0.671 ; de0nano_adc:adc|reset ; de0nano_adc:adc|spi_master:spi_driver|rx_data[6]  ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; 0.005      ; 0.790      ;
; 0.671 ; de0nano_adc:adc|reset ; de0nano_adc:adc|spi_master:spi_driver|rx_data[5]  ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; 0.005      ; 0.790      ;
; 0.671 ; de0nano_adc:adc|reset ; de0nano_adc:adc|spi_master:spi_driver|rx_data[2]  ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; 0.005      ; 0.790      ;
; 0.691 ; de0nano_adc:adc|reset ; de0nano_adc:adc|spi_master:spi_driver|ss_n[0]     ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; 0.008      ; 0.813      ;
; 0.691 ; de0nano_adc:adc|reset ; de0nano_adc:adc|spi_master:spi_driver|mosi~en     ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; 0.008      ; 0.813      ;
; 0.708 ; de0nano_adc:adc|reset ; de0nano_adc:adc|spi_master:spi_driver|rx_data[4]  ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; 0.003      ; 0.825      ;
; 0.708 ; de0nano_adc:adc|reset ; de0nano_adc:adc|spi_master:spi_driver|rx_data[3]  ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; 0.003      ; 0.825      ;
; 0.735 ; de0nano_adc:adc|reset ; de0nano_adc:adc|spi_master:spi_driver|state       ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; 0.004      ; 0.853      ;
; 0.735 ; de0nano_adc:adc|reset ; de0nano_adc:adc|spi_master:spi_driver|busy        ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; 0.004      ; 0.853      ;
+-------+-----------------------+---------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 1
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 1.005 ns




+----------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                          ;
+--------------------------------+----------+-------+----------+---------+---------------------+
; Clock                          ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack               ; -3.259   ; 0.093 ; -0.865   ; 0.503   ; -3.000              ;
;  CLOCK_50                      ; -3.259   ; 0.150 ; -0.865   ; 0.503   ; -3.000              ;
;  virtual_clock:vclock|virt_clk ; -1.611   ; 0.093 ; N/A      ; N/A     ; -1.000              ;
; Design-wide TNS                ; -280.643 ; 0.0   ; -10.027  ; 0.0     ; -155.253            ;
;  CLOCK_50                      ; -259.399 ; 0.000 ; -10.027  ; 0.000   ; -117.253            ;
;  virtual_clock:vclock|virt_clk ; -21.244  ; 0.000 ; N/A      ; N/A     ; -38.000             ;
+--------------------------------+----------+-------+----------+---------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                       ;
+------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin              ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; scl              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_SADDR        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_CS_N         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_SCLK         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adc_data_out[0]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adc_data_out[1]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adc_data_out[2]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adc_data_out[3]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adc_data_out[4]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adc_data_out[5]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adc_data_out[6]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adc_data_out[7]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adc_data_out[8]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adc_data_out[9]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adc_data_out[10] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adc_data_out[11] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sda              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; sda                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLOCK_50                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADC_SDAT                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin              ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; scl              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; ADC_SADDR        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; ADC_CS_N         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; ADC_SCLK         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; adc_data_out[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; adc_data_out[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; adc_data_out[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; adc_data_out[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; adc_data_out[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.33 V              ; -0.00616 V          ; 0.191 V                              ; 0.099 V                              ; 2.83e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.33 V             ; -0.00616 V         ; 0.191 V                             ; 0.099 V                             ; 2.83e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; adc_data_out[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; adc_data_out[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; adc_data_out[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; adc_data_out[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; adc_data_out[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; adc_data_out[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; adc_data_out[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; sda              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.45e-09 V                   ; 2.38 V              ; -0.0609 V           ; 0.148 V                              ; 0.095 V                              ; 2.82e-10 s                  ; 2.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.45e-09 V                  ; 2.38 V             ; -0.0609 V          ; 0.148 V                             ; 0.095 V                             ; 2.82e-10 s                 ; 2.59e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.61e-09 V                   ; 2.38 V              ; -0.00274 V          ; 0.141 V                              ; 0.006 V                              ; 4.7e-10 s                   ; 6.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.61e-09 V                  ; 2.38 V             ; -0.00274 V         ; 0.141 V                             ; 0.006 V                             ; 4.7e-10 s                  ; 6.02e-10 s                 ; Yes                       ; Yes                       ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin              ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; scl              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; ADC_SADDR        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; ADC_CS_N         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; ADC_SCLK         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; adc_data_out[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; adc_data_out[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; adc_data_out[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; adc_data_out[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; adc_data_out[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.33 V              ; -0.00344 V          ; 0.134 V                              ; 0.075 V                              ; 3.33e-09 s                  ; 3.16e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.33 V             ; -0.00344 V         ; 0.134 V                             ; 0.075 V                             ; 3.33e-09 s                 ; 3.16e-09 s                 ; Yes                       ; Yes                       ;
; adc_data_out[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; adc_data_out[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; adc_data_out[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; adc_data_out[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; adc_data_out[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; adc_data_out[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; adc_data_out[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; sda              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.74e-07 V                   ; 2.36 V              ; -0.0201 V           ; 0.072 V                              ; 0.033 V                              ; 4.04e-10 s                  ; 3.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.74e-07 V                  ; 2.36 V             ; -0.0201 V          ; 0.072 V                             ; 0.033 V                             ; 4.04e-10 s                 ; 3.29e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.45e-07 V                   ; 2.35 V              ; -0.00643 V          ; 0.081 V                              ; 0.031 V                              ; 5.31e-10 s                  ; 7.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.45e-07 V                  ; 2.35 V             ; -0.00643 V         ; 0.081 V                             ; 0.031 V                             ; 5.31e-10 s                 ; 7.59e-10 s                 ; Yes                       ; Yes                       ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin              ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; scl              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ADC_SADDR        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ADC_CS_N         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ADC_SCLK         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; adc_data_out[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; adc_data_out[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; adc_data_out[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; adc_data_out[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; adc_data_out[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; adc_data_out[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; adc_data_out[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; adc_data_out[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; adc_data_out[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; adc_data_out[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; adc_data_out[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; adc_data_out[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sda              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                           ;
+-------------------------------+-------------------------------+----------+----------+----------+----------+
; From Clock                    ; To Clock                      ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------+-------------------------------+----------+----------+----------+----------+
; CLOCK_50                      ; CLOCK_50                      ; 3977     ; 0        ; 0        ; 0        ;
; virtual_clock:vclock|virt_clk ; CLOCK_50                      ; 95       ; 1        ; 0        ; 0        ;
; CLOCK_50                      ; virtual_clock:vclock|virt_clk ; 12       ; 0        ; 0        ; 0        ;
; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 258      ; 0        ; 0        ; 0        ;
+-------------------------------+-------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                            ;
+-------------------------------+-------------------------------+----------+----------+----------+----------+
; From Clock                    ; To Clock                      ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------+-------------------------------+----------+----------+----------+----------+
; CLOCK_50                      ; CLOCK_50                      ; 3977     ; 0        ; 0        ; 0        ;
; virtual_clock:vclock|virt_clk ; CLOCK_50                      ; 95       ; 1        ; 0        ; 0        ;
; CLOCK_50                      ; virtual_clock:vclock|virt_clk ; 12       ; 0        ; 0        ; 0        ;
; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 258      ; 0        ; 0        ; 0        ;
+-------------------------------+-------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+--------------------------------------------------------------------------------------+
; Recovery Transfers                                                                   ;
+-------------------------------+----------+----------+----------+----------+----------+
; From Clock                    ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------+----------+----------+----------+----------+----------+
; virtual_clock:vclock|virt_clk ; CLOCK_50 ; 16       ; 0        ; 0        ; 0        ;
+-------------------------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+--------------------------------------------------------------------------------------+
; Removal Transfers                                                                    ;
+-------------------------------+----------+----------+----------+----------+----------+
; From Clock                    ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------+----------+----------+----------+----------+----------+
; virtual_clock:vclock|virt_clk ; CLOCK_50 ; 16       ; 0        ; 0        ; 0        ;
+-------------------------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 1     ; 1    ;
; Unconstrained Output Ports      ; 16    ; 16   ;
; Unconstrained Output Port Paths ; 16    ; 16   ;
+---------------------------------+-------+------+


+------------------------------------------------------------------------------------+
; Clock Status Summary                                                               ;
+-------------------------------+-------------------------------+------+-------------+
; Target                        ; Clock                         ; Type ; Status      ;
+-------------------------------+-------------------------------+------+-------------+
; CLOCK_50                      ; CLOCK_50                      ; Base ; Constrained ;
; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; Base ; Constrained ;
+-------------------------------+-------------------------------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; ADC_SDAT   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                               ;
+------------------+---------------------------------------------------------------------------------------+
; Output Port      ; Comment                                                                               ;
+------------------+---------------------------------------------------------------------------------------+
; ADC_CS_N         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_SADDR        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_SCLK         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; adc_data_out[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; adc_data_out[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; adc_data_out[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; adc_data_out[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; adc_data_out[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; adc_data_out[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; adc_data_out[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; adc_data_out[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; adc_data_out[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; adc_data_out[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; adc_data_out[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; adc_data_out[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; scl              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; ADC_SDAT   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                               ;
+------------------+---------------------------------------------------------------------------------------+
; Output Port      ; Comment                                                                               ;
+------------------+---------------------------------------------------------------------------------------+
; ADC_CS_N         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_SADDR        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_SCLK         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; adc_data_out[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; adc_data_out[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; adc_data_out[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; adc_data_out[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; adc_data_out[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; adc_data_out[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; adc_data_out[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; adc_data_out[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; adc_data_out[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; adc_data_out[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; adc_data_out[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; adc_data_out[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; scl              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Wed Oct 23 21:56:18 2024
Info: Command: quartus_sta de0_nano -c de0_nano
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'de0_nano.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CLOCK_50 CLOCK_50
    Info (332105): create_clock -period 1.000 -name virtual_clock:vclock|virt_clk virtual_clock:vclock|virt_clk
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -3.259
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.259            -259.399 CLOCK_50 
    Info (332119):    -1.611             -21.244 virtual_clock:vclock|virt_clk 
Info (332146): Worst-case hold slack is 0.277
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.277               0.000 virtual_clock:vclock|virt_clk 
    Info (332119):     0.358               0.000 CLOCK_50 
Info (332146): Worst-case recovery slack is -0.865
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.865             -10.027 CLOCK_50 
Info (332146): Worst-case removal slack is 0.884
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.884               0.000 CLOCK_50 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -111.000 CLOCK_50 
    Info (332119):    -1.000             -38.000 virtual_clock:vclock|virt_clk 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 1
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 0.180 ns
    Info (332114): 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -2.860
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.860            -221.294 CLOCK_50 
    Info (332119):    -1.362             -16.362 virtual_clock:vclock|virt_clk 
Info (332146): Worst-case hold slack is 0.271
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.271               0.000 virtual_clock:vclock|virt_clk 
    Info (332119):     0.312               0.000 CLOCK_50 
Info (332146): Worst-case recovery slack is -0.641
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.641              -6.934 CLOCK_50 
Info (332146): Worst-case removal slack is 0.772
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.772               0.000 CLOCK_50 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -111.000 CLOCK_50 
    Info (332119):    -1.000             -38.000 virtual_clock:vclock|virt_clk 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 1
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 0.366 ns
    Info (332114): 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -1.402
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.402             -99.961 CLOCK_50 
    Info (332119):    -0.446              -2.525 virtual_clock:vclock|virt_clk 
Info (332146): Worst-case hold slack is 0.093
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.093               0.000 virtual_clock:vclock|virt_clk 
    Info (332119):     0.150               0.000 CLOCK_50 
Info (332146): Worst-case recovery slack is -0.131
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.131              -0.702 CLOCK_50 
Info (332146): Worst-case removal slack is 0.503
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.503               0.000 CLOCK_50 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -117.253 CLOCK_50 
    Info (332119):    -1.000             -38.000 virtual_clock:vclock|virt_clk 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 1
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 1.005 ns
    Info (332114): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4936 megabytes
    Info: Processing ended: Wed Oct 23 21:56:19 2024
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


