<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<!DOCTYPE svg PUBLIC "-//W3C//DTD SVG 1.1//EN"
 "http://www.w3.org/Graphics/SVG/1.1/DTD/svg11.dtd">
<!-- Generated by graphviz version 2.43.0 (0)
 -->
<!-- Title: G Pages: 1 -->
<svg width="1664pt" height="794pt"
 viewBox="0.00 0.00 1664.00 794.00" xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink">
<g id="graph0" class="graph" transform="scale(1 1) rotate(0) translate(4 790)">
<title>G</title>
<polygon fill="white" stroke="transparent" points="-4,4 -4,-790 1660,-790 1660,4 -4,4"/>
<g id="clust1" class="cluster">
<title>cluster_root</title>
<g id="a_clust1"><a xlink:title="eventq_index=0&#10;full_system=true&#10;sim_quantum=0&#10;time_sync_enable=false&#10;time_sync_period=100000000000&#10;time_sync_spin_threshold=100000000">
<path fill="#bab6ae" stroke="#000000" d="M20,-8C20,-8 1636,-8 1636,-8 1642,-8 1648,-14 1648,-20 1648,-20 1648,-766 1648,-766 1648,-772 1642,-778 1636,-778 1636,-778 20,-778 20,-778 14,-778 8,-772 8,-766 8,-766 8,-20 8,-20 8,-14 14,-8 20,-8"/>
<text text-anchor="middle" x="828" y="-762.8" font-family="Arial" font-size="14.00" fill="#000000">root </text>
<text text-anchor="middle" x="828" y="-747.8" font-family="Arial" font-size="14.00" fill="#000000">: Root</text>
</a>
</g>
</g>
<g id="clust2" class="cluster">
<title>cluster_system</title>
<g id="a_clust2"><a xlink:title="auto_unlink_shared_backstore=false&#10;cache_line_size=64&#10;eventq_index=0&#10;exit_on_work_items=false&#10;init_param=0&#10;m5ops_base=0&#10;mem_mode=timing&#10;mem_ranges=0:536870912&#10;memories=system.mem_ctrls.dram&#10;mmap_using_noreserve=false&#10;multi_thread=false&#10;&#10;um_work_ids=16&#10;&#13;eadfile=&#10;&#13;edirect_paths=&#10;shadow_rom_ranges=&#10;shared_backstore=&#10;symbolfile=&#10;thermal_components=&#10;thermal_model=Null&#10;work_begin_ckpt_count=0&#10;work_begin_cpu_id_exit=&#45;1&#10;work_begin_exit_count=0&#10;work_cpus_ckpt_count=0&#10;work_end_ckpt_count=0&#10;work_end_exit_count=0&#10;work_item_id=&#45;1&#10;workload=system.workload">
<path fill="#e4e7eb" stroke="#000000" d="M28,-16C28,-16 1628,-16 1628,-16 1634,-16 1640,-22 1640,-28 1640,-28 1640,-720 1640,-720 1640,-726 1634,-732 1628,-732 1628,-732 28,-732 28,-732 22,-732 16,-726 16,-720 16,-720 16,-28 16,-28 16,-22 22,-16 28,-16"/>
<text text-anchor="middle" x="828" y="-716.8" font-family="Arial" font-size="14.00" fill="#000000">system </text>
<text text-anchor="middle" x="828" y="-701.8" font-family="Arial" font-size="14.00" fill="#000000">: System</text>
</a>
</g>
</g>
<g id="clust5" class="cluster">
<title>cluster_system_iobus</title>
<g id="a_clust5"><a xlink:title="clk_domain=system.clk_domain&#10;eventq_index=0&#10;forward_latency=1&#10;frontend_latency=2&#10;header_latency=1&#10;power_model=&#10;power_state=system.iobus.power_state&#10;&#13;esponse_latency=2&#10;use_default_range=false&#10;width=16">
<path fill="#6f798c" stroke="#000000" d="M460,-154C460,-154 696,-154 696,-154 702,-154 708,-160 708,-166 708,-166 708,-232 708,-232 708,-238 702,-244 696,-244 696,-244 460,-244 460,-244 454,-244 448,-238 448,-232 448,-232 448,-166 448,-166 448,-160 454,-154 460,-154"/>
<text text-anchor="middle" x="578" y="-228.8" font-family="Arial" font-size="14.00" fill="#000000">iobus </text>
<text text-anchor="middle" x="578" y="-213.8" font-family="Arial" font-size="14.00" fill="#000000">: IOXBar</text>
</a>
</g>
</g>
<g id="clust7" class="cluster">
<title>cluster_system_membus</title>
<g id="a_clust7"><a xlink:title="clk_domain=system.clk_domain&#10;eventq_index=0&#10;forward_latency=4&#10;frontend_latency=3&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=true&#10;point_of_unification=true&#10;power_model=&#10;power_state=system.membus.power_state&#10;&#13;esponse_latency=2&#10;snoop_filter=system.membus.snoop_filter&#10;snoop_response_latency=4&#10;system=system&#10;use_default_range=false&#10;width=16">
<path fill="#6f798c" stroke="#000000" d="M36,-276C36,-276 348,-276 348,-276 354,-276 360,-282 360,-288 360,-288 360,-492 360,-492 360,-498 354,-504 348,-504 348,-504 36,-504 36,-504 30,-504 24,-498 24,-492 24,-492 24,-288 24,-288 24,-282 30,-276 36,-276"/>
<text text-anchor="middle" x="192" y="-488.8" font-family="Arial" font-size="14.00" fill="#000000">membus </text>
<text text-anchor="middle" x="192" y="-473.8" font-family="Arial" font-size="14.00" fill="#000000">: MemBus</text>
</a>
</g>
</g>
<g id="clust8" class="cluster">
<title>cluster_system_membus_badaddr_responder</title>
<g id="a_clust8"><a xlink:title="clk_domain=system.clk_domain&#10;eventq_index=0&#10;fake_mem=false&#10;pio_addr=0&#10;pio_latency=100000&#10;pio_size=8&#10;power_model=&#10;power_state=system.membus.badaddr_responder.power_state&#10;&#13;et_bad_addr=true&#10;&#13;et_data16=65535&#10;&#13;et_data32=4294967295&#10;&#13;et_data64=18446744073709551615&#10;&#13;et_data8=255&#10;system=system&#10;update_data=false&#10;warn_access=">
<path fill="#c7a793" stroke="#000000" d="M44,-284C44,-284 158,-284 158,-284 164,-284 170,-290 170,-296 170,-296 170,-362 170,-362 170,-368 164,-374 158,-374 158,-374 44,-374 44,-374 38,-374 32,-368 32,-362 32,-362 32,-296 32,-296 32,-290 38,-284 44,-284"/>
<text text-anchor="middle" x="101" y="-358.8" font-family="Arial" font-size="14.00" fill="#000000">badaddr_responder </text>
<text text-anchor="middle" x="101" y="-343.8" font-family="Arial" font-size="14.00" fill="#000000">: BadAddr</text>
</a>
</g>
</g>
<g id="clust12" class="cluster">
<title>cluster_system_bridge</title>
<g id="a_clust12"><a xlink:title="clk_domain=system.clk_domain&#10;delay=50000&#10;eventq_index=0&#10;power_model=&#10;power_state=system.bridge.power_state&#10;&#13;anges=71776119061217280:18446744073709551615&#10;&#13;eq_size=16&#10;&#13;esp_size=16">
<path fill="#bab6ae" stroke="#000000" d="M260,-24C260,-24 482,-24 482,-24 488,-24 494,-30 494,-36 494,-36 494,-102 494,-102 494,-108 488,-114 482,-114 482,-114 260,-114 260,-114 254,-114 248,-108 248,-102 248,-102 248,-36 248,-36 248,-30 254,-24 260,-24"/>
<text text-anchor="middle" x="371" y="-98.8" font-family="Arial" font-size="14.00" fill="#000000">bridge </text>
<text text-anchor="middle" x="371" y="-83.8" font-family="Arial" font-size="14.00" fill="#000000">: Bridge</text>
</a>
</g>
</g>
<g id="clust18" class="cluster">
<title>cluster_system_cpu</title>
<g id="a_clust18"><a xlink:title="branchPred=system.cpu.branchPred&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;cpu_id=0&#10;decodeCycleInput=true&#10;decodeInputBufferSize=3&#10;decodeInputWidth=2&#10;decodeToExecuteForwardDelay=1&#10;decoder=system.cpu.decoder&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;enableIdling=true&#10;eventq_index=0&#10;executeAllowEarlyMemoryIssue=true&#10;executeBranchDelay=1&#10;executeCommitLimit=2&#10;executeCycleInput=true&#10;executeFuncUnits=system.cpu.executeFuncUnits&#10;executeInputBufferSize=7&#10;executeInputWidth=2&#10;executeIssueLimit=2&#10;executeLSQMaxStoreBufferStoresPerCycle=2&#10;executeLSQRequestsQueueSize=1&#10;executeLSQStoreBufferSize=5&#10;executeLSQTransfersQueueSize=2&#10;executeMaxAccessesInMemory=2&#10;executeMemoryCommitLimit=1&#10;executeMemoryIssueLimit=1&#10;executeMemoryWidth=0&#10;executeSetTraceTimeOnCommit=true&#10;executeSetTraceTimeOnIssue=false&#10;fetch1FetchLimit=1&#10;fetch1LineSnapWidth=0&#10;fetch1LineWidth=0&#10;fetch1ToFetch2BackwardDelay=1&#10;fetch1ToFetch2ForwardDelay=1&#10;fetch2CycleInput=true&#10;fetch2InputBufferSize=2&#10;fetch2ToDecodeForwardDelay=1&#10;function_trace=false&#10;function_trace_start=0&#10;interrupts=system.cpu.interrupts&#10;isa=system.cpu.isa&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu.mmu&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;simpoint_start_insts=&#10;socket_id=0&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;threadPolicy=RoundRobin&#10;tracer=system.cpu.tracer&#10;workload=">
<path fill="#bbc6d9" stroke="#000000" d="M860,-276C860,-276 1620,-276 1620,-276 1626,-276 1632,-282 1632,-288 1632,-288 1632,-630 1632,-630 1632,-636 1626,-642 1620,-642 1620,-642 860,-642 860,-642 854,-642 848,-636 848,-630 848,-630 848,-288 848,-288 848,-282 854,-276 860,-276"/>
<text text-anchor="middle" x="1240" y="-626.8" font-family="Arial" font-size="14.00" fill="#000000">cpu </text>
<text text-anchor="middle" x="1240" y="-611.8" font-family="Arial" font-size="14.00" fill="#000000">: RiscvMinorCPU</text>
</a>
</g>
</g>
<g id="clust19" class="cluster">
<title>cluster_system_cpu_mmu</title>
<g id="a_clust19"><a xlink:title="dtb=system.cpu.mmu.dtb&#10;eventq_index=0&#10;itb=system.cpu.mmu.itb&#10;pma_checker=system.cpu.mmu.pma_checker&#10;pmp=system.cpu.mmu.pmp">
<path fill="#bab6ae" stroke="#000000" d="M1260,-398C1260,-398 1612,-398 1612,-398 1618,-398 1624,-404 1624,-410 1624,-410 1624,-584 1624,-584 1624,-590 1618,-596 1612,-596 1612,-596 1260,-596 1260,-596 1254,-596 1248,-590 1248,-584 1248,-584 1248,-410 1248,-410 1248,-404 1254,-398 1260,-398"/>
<text text-anchor="middle" x="1436" y="-580.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="1436" y="-565.8" font-family="Arial" font-size="14.00" fill="#000000">: RiscvMMU</text>
</a>
</g>
</g>
<g id="clust20" class="cluster">
<title>cluster_system_cpu_mmu_itb</title>
<g id="a_clust20"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;pma_checker=system.cpu.mmu.pma_checker&#10;pmp=system.cpu.mmu.pmp&#10;size=64&#10;walker=system.cpu.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M1268,-406C1268,-406 1420,-406 1420,-406 1426,-406 1432,-412 1432,-418 1432,-418 1432,-538 1432,-538 1432,-544 1426,-550 1420,-550 1420,-550 1268,-550 1268,-550 1262,-550 1256,-544 1256,-538 1256,-538 1256,-418 1256,-418 1256,-412 1262,-406 1268,-406"/>
<text text-anchor="middle" x="1344" y="-534.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="1344" y="-519.8" font-family="Arial" font-size="14.00" fill="#000000">: RiscvTLB</text>
</a>
</g>
</g>
<g id="clust21" class="cluster">
<title>cluster_system_cpu_mmu_itb_walker</title>
<g id="a_clust21"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;pma_checker=system.cpu.mmu.pma_checker&#10;pmp=system.cpu.mmu.pmp&#10;power_model=&#10;power_state=system.cpu.mmu.itb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M1276,-414C1276,-414 1412,-414 1412,-414 1418,-414 1424,-420 1424,-426 1424,-426 1424,-492 1424,-492 1424,-498 1418,-504 1412,-504 1412,-504 1276,-504 1276,-504 1270,-504 1264,-498 1264,-492 1264,-492 1264,-426 1264,-426 1264,-420 1270,-414 1276,-414"/>
<text text-anchor="middle" x="1344" y="-488.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="1344" y="-473.8" font-family="Arial" font-size="14.00" fill="#000000">: RiscvPagetableWalker</text>
</a>
</g>
</g>
<g id="clust23" class="cluster">
<title>cluster_system_cpu_mmu_dtb</title>
<g id="a_clust23"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;pma_checker=system.cpu.mmu.pma_checker&#10;pmp=system.cpu.mmu.pmp&#10;size=64&#10;walker=system.cpu.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M1452,-406C1452,-406 1604,-406 1604,-406 1610,-406 1616,-412 1616,-418 1616,-418 1616,-538 1616,-538 1616,-544 1610,-550 1604,-550 1604,-550 1452,-550 1452,-550 1446,-550 1440,-544 1440,-538 1440,-538 1440,-418 1440,-418 1440,-412 1446,-406 1452,-406"/>
<text text-anchor="middle" x="1528" y="-534.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="1528" y="-519.8" font-family="Arial" font-size="14.00" fill="#000000">: RiscvTLB</text>
</a>
</g>
</g>
<g id="clust24" class="cluster">
<title>cluster_system_cpu_mmu_dtb_walker</title>
<g id="a_clust24"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;pma_checker=system.cpu.mmu.pma_checker&#10;pmp=system.cpu.mmu.pmp&#10;power_model=&#10;power_state=system.cpu.mmu.dtb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M1460,-414C1460,-414 1596,-414 1596,-414 1602,-414 1608,-420 1608,-426 1608,-426 1608,-492 1608,-492 1608,-498 1602,-504 1596,-504 1596,-504 1460,-504 1460,-504 1454,-504 1448,-498 1448,-492 1448,-492 1448,-426 1448,-426 1448,-420 1454,-414 1460,-414"/>
<text text-anchor="middle" x="1528" y="-488.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="1528" y="-473.8" font-family="Arial" font-size="14.00" fill="#000000">: RiscvPagetableWalker</text>
</a>
</g>
</g>
<g id="clust168" class="cluster">
<title>cluster_system_cpu_icache</title>
<g id="a_clust168"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=system.cpu.icache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M1062,-284C1062,-284 1224,-284 1224,-284 1230,-284 1236,-290 1236,-296 1236,-296 1236,-362 1236,-362 1236,-368 1230,-374 1224,-374 1224,-374 1062,-374 1062,-374 1056,-374 1050,-368 1050,-362 1050,-362 1050,-296 1050,-296 1050,-290 1056,-284 1062,-284"/>
<text text-anchor="middle" x="1143" y="-358.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="1143" y="-343.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust174" class="cluster">
<title>cluster_system_cpu_dcache</title>
<g id="a_clust174"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=system.cpu.dcache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=65536&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M868,-284C868,-284 1030,-284 1030,-284 1036,-284 1042,-290 1042,-296 1042,-296 1042,-362 1042,-362 1042,-368 1036,-374 1030,-374 1030,-374 868,-374 868,-374 862,-374 856,-368 856,-362 856,-362 856,-296 856,-296 856,-290 862,-284 868,-284"/>
<text text-anchor="middle" x="949" y="-358.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="949" y="-343.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust180" class="cluster">
<title>cluster_system_cpu_itb_walker_cache</title>
<g id="a_clust180"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=system.cpu.itb_walker_cache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu.itb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M1256,-284C1256,-284 1418,-284 1418,-284 1424,-284 1430,-290 1430,-296 1430,-296 1430,-362 1430,-362 1430,-368 1424,-374 1418,-374 1418,-374 1256,-374 1256,-374 1250,-374 1244,-368 1244,-362 1244,-362 1244,-296 1244,-296 1244,-290 1250,-284 1256,-284"/>
<text text-anchor="middle" x="1337" y="-358.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="1337" y="-343.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust186" class="cluster">
<title>cluster_system_cpu_dtb_walker_cache</title>
<g id="a_clust186"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=system.cpu.dtb_walker_cache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu.dtb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M1450,-284C1450,-284 1612,-284 1612,-284 1618,-284 1624,-290 1624,-296 1624,-296 1624,-362 1624,-362 1624,-368 1618,-374 1612,-374 1612,-374 1450,-374 1450,-374 1444,-374 1438,-368 1438,-362 1438,-362 1438,-296 1438,-296 1438,-290 1444,-284 1450,-284"/>
<text text-anchor="middle" x="1531" y="-358.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="1531" y="-343.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust193" class="cluster">
<title>cluster_system_iocache</title>
<g id="a_clust193"><a xlink:title="addr_ranges=0:536870912&#10;assoc=8&#10;clk_domain=system.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=50&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=20&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=system.iocache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.iocache.replacement_policy&#10;&#13;esponse_latency=50&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=50&#10;tags=system.iocache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M472,-284C472,-284 634,-284 634,-284 640,-284 646,-290 646,-296 646,-296 646,-362 646,-362 646,-368 640,-374 634,-374 634,-374 472,-374 472,-374 466,-374 460,-368 460,-362 460,-362 460,-296 460,-296 460,-290 466,-284 472,-284"/>
<text text-anchor="middle" x="553" y="-358.8" font-family="Arial" font-size="14.00" fill="#000000">iocache </text>
<text text-anchor="middle" x="553" y="-343.8" font-family="Arial" font-size="14.00" fill="#000000">: IOCache</text>
</a>
</g>
</g>
<g id="clust199" class="cluster">
<title>cluster_system_l2</title>
<g id="a_clust199"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=20&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=20&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=system.l2.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.l2.replacement_policy&#10;&#13;esponse_latency=20&#10;sequential_access=false&#10;size=2097152&#10;system=system&#10;tag_latency=20&#10;tags=system.l2.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M666,-284C666,-284 828,-284 828,-284 834,-284 840,-290 840,-296 840,-296 840,-362 840,-362 840,-368 834,-374 828,-374 828,-374 666,-374 666,-374 660,-374 654,-368 654,-362 654,-362 654,-296 654,-296 654,-290 660,-284 666,-284"/>
<text text-anchor="middle" x="747" y="-358.8" font-family="Arial" font-size="14.00" fill="#000000">l2 </text>
<text text-anchor="middle" x="747" y="-343.8" font-family="Arial" font-size="14.00" fill="#000000">: L2Cache</text>
</a>
</g>
</g>
<g id="clust205" class="cluster">
<title>cluster_system_tol2bus</title>
<g id="a_clust205"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;forward_latency=0&#10;frontend_latency=1&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=false&#10;point_of_unification=true&#10;power_model=&#10;power_state=system.tol2bus.power_state&#10;&#13;esponse_latency=1&#10;snoop_filter=system.tol2bus.snoop_filter&#10;snoop_response_latency=1&#10;system=system&#10;use_default_range=false&#10;width=32">
<path fill="#6f798c" stroke="#000000" d="M592,-414C592,-414 828,-414 828,-414 834,-414 840,-420 840,-426 840,-426 840,-492 840,-492 840,-498 834,-504 828,-504 828,-504 592,-504 592,-504 586,-504 580,-498 580,-492 580,-492 580,-426 580,-426 580,-420 586,-414 592,-414"/>
<text text-anchor="middle" x="710" y="-488.8" font-family="Arial" font-size="14.00" fill="#000000">tol2bus </text>
<text text-anchor="middle" x="710" y="-473.8" font-family="Arial" font-size="14.00" fill="#000000">: L2XBar</text>
</a>
</g>
</g>
<g id="clust208" class="cluster">
<title>cluster_system_mem_ctrls</title>
<g id="a_clust208"><a xlink:title="clk_domain=system.clk_domain&#10;command_window=10000&#10;disable_sanity_check=false&#10;dram=system.mem_ctrls.dram&#10;eventq_index=0&#10;mem_sched_policy=frfcfs&#10;min_reads_per_switch=16&#10;min_writes_per_switch=16&#10;power_model=&#10;power_state=system.mem_ctrls.power_state&#10;qos_policy=Null&#10;qos_priorities=1&#10;qos_priority_escalation=false&#10;qos_q_policy=fifo&#10;qos_requestors= &#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#10;qos_syncro_scheduler=false&#10;qos_turnaround_policy=Null&#10;static_backend_latency=10000&#10;static_frontend_latency=10000&#10;system=system&#10;write_high_thresh_perc=85&#10;write_low_thresh_perc=50">
<path fill="#bab6ae" stroke="#000000" d="M380,-284C380,-284 440,-284 440,-284 446,-284 452,-290 452,-296 452,-296 452,-362 452,-362 452,-368 446,-374 440,-374 440,-374 380,-374 380,-374 374,-374 368,-368 368,-362 368,-362 368,-296 368,-296 368,-290 374,-284 380,-284"/>
<text text-anchor="middle" x="410" y="-358.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrls </text>
<text text-anchor="middle" x="410" y="-343.8" font-family="Arial" font-size="14.00" fill="#000000">: MemCtrl</text>
</a>
</g>
</g>
<!-- system_system_port -->
<g id="node1" class="node">
<title>system_system_port</title>
<path fill="#b6b8bc" stroke="#000000" d="M331.5,-686C331.5,-686 264.5,-686 264.5,-686 258.5,-686 252.5,-680 252.5,-674 252.5,-674 252.5,-662 252.5,-662 252.5,-656 258.5,-650 264.5,-650 264.5,-650 331.5,-650 331.5,-650 337.5,-650 343.5,-656 343.5,-662 343.5,-662 343.5,-674 343.5,-674 343.5,-680 337.5,-686 331.5,-686"/>
<text text-anchor="middle" x="298" y="-664.3" font-family="Arial" font-size="14.00" fill="#000000">system_port</text>
</g>
<!-- system_membus_cpu_side_ports -->
<g id="node4" class="node">
<title>system_membus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M340,-458C340,-458 256,-458 256,-458 250,-458 244,-452 244,-446 244,-446 244,-434 244,-434 244,-428 250,-422 256,-422 256,-422 340,-422 340,-422 346,-422 352,-428 352,-434 352,-434 352,-446 352,-446 352,-452 346,-458 340,-458"/>
<text text-anchor="middle" x="298" y="-436.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- system_system_port&#45;&gt;system_membus_cpu_side_ports -->
<g id="edge1" class="edge">
<title>system_system_port&#45;&gt;system_membus_cpu_side_ports</title>
<path fill="none" stroke="black" d="M298,-649.64C298,-610.52 298,-515.21 298,-468.17"/>
<polygon fill="black" stroke="black" points="301.5,-468.11 298,-458.11 294.5,-468.11 301.5,-468.11"/>
</g>
<!-- system_iobus_cpu_side_ports -->
<g id="node2" class="node">
<title>system_iobus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M688,-198C688,-198 604,-198 604,-198 598,-198 592,-192 592,-186 592,-186 592,-174 592,-174 592,-168 598,-162 604,-162 604,-162 688,-162 688,-162 694,-162 700,-168 700,-174 700,-174 700,-186 700,-186 700,-192 694,-198 688,-198"/>
<text text-anchor="middle" x="646" y="-176.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- system_bridge_mem_side_port -->
<g id="node8" class="node">
<title>system_bridge_mem_side_port</title>
<path fill="#94918b" stroke="#000000" d="M474.5,-68C474.5,-68 387.5,-68 387.5,-68 381.5,-68 375.5,-62 375.5,-56 375.5,-56 375.5,-44 375.5,-44 375.5,-38 381.5,-32 387.5,-32 387.5,-32 474.5,-32 474.5,-32 480.5,-32 486.5,-38 486.5,-44 486.5,-44 486.5,-56 486.5,-56 486.5,-62 480.5,-68 474.5,-68"/>
<text text-anchor="middle" x="431" y="-46.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side_port</text>
</g>
<!-- system_iobus_cpu_side_ports&#45;&gt;system_bridge_mem_side_port -->
<g id="edge2" class="edge">
<title>system_iobus_cpu_side_ports&#45;&gt;system_bridge_mem_side_port</title>
<path fill="none" stroke="black" d="M608.38,-156.6C566.06,-131.41 498.24,-91.03 459.88,-68.19"/>
<polygon fill="black" stroke="black" points="606.62,-159.63 617,-161.74 610.2,-153.61 606.62,-159.63"/>
</g>
<!-- system_iobus_mem_side_ports -->
<g id="node3" class="node">
<title>system_iobus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M562,-198C562,-198 468,-198 468,-198 462,-198 456,-192 456,-186 456,-186 456,-174 456,-174 456,-168 462,-162 468,-162 468,-162 562,-162 562,-162 568,-162 574,-168 574,-174 574,-174 574,-186 574,-186 574,-192 568,-198 562,-198"/>
<text text-anchor="middle" x="515" y="-176.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- system_iocache_mem_side -->
<g id="node23" class="node">
<title>system_iocache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M536,-328C536,-328 480,-328 480,-328 474,-328 468,-322 468,-316 468,-316 468,-304 468,-304 468,-298 474,-292 480,-292 480,-292 536,-292 536,-292 542,-292 548,-298 548,-304 548,-304 548,-316 548,-316 548,-322 542,-328 536,-328"/>
<text text-anchor="middle" x="508" y="-306.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_iocache_mem_side -->
<g id="edge3" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_iocache_mem_side</title>
<path fill="none" stroke="black" d="M361.87,-420.75C392.21,-410.15 427.89,-394.73 456,-374 473.01,-361.46 487.83,-342.17 497.25,-328.24"/>
<polygon fill="black" stroke="black" points="360.57,-417.49 352.23,-424.02 362.82,-424.12 360.57,-417.49"/>
</g>
<!-- system_l2_mem_side -->
<g id="node25" class="node">
<title>system_l2_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M730,-328C730,-328 674,-328 674,-328 668,-328 662,-322 662,-316 662,-316 662,-304 662,-304 662,-298 668,-292 674,-292 674,-292 730,-292 730,-292 736,-292 742,-298 742,-304 742,-304 742,-316 742,-316 742,-322 736,-328 730,-328"/>
<text text-anchor="middle" x="702" y="-306.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_l2_mem_side -->
<g id="edge4" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_l2_mem_side</title>
<path fill="none" stroke="black" d="M362.19,-429.58C456.9,-415.32 625.55,-388.38 650,-374 668.7,-363 683.62,-342.64 692.6,-328.05"/>
<polygon fill="black" stroke="black" points="361.51,-426.14 352.14,-431.09 362.55,-433.06 361.51,-426.14"/>
</g>
<!-- system_membus_mem_side_ports -->
<g id="node5" class="node">
<title>system_membus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M214,-458C214,-458 120,-458 120,-458 114,-458 108,-452 108,-446 108,-446 108,-434 108,-434 108,-428 114,-422 120,-422 120,-422 214,-422 214,-422 220,-422 226,-428 226,-434 226,-434 226,-446 226,-446 226,-452 220,-458 214,-458"/>
<text text-anchor="middle" x="167" y="-436.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- system_bridge_cpu_side_port -->
<g id="node9" class="node">
<title>system_bridge_cpu_side_port</title>
<path fill="#94918b" stroke="#000000" d="M345.5,-68C345.5,-68 268.5,-68 268.5,-68 262.5,-68 256.5,-62 256.5,-56 256.5,-56 256.5,-44 256.5,-44 256.5,-38 262.5,-32 268.5,-32 268.5,-32 345.5,-32 345.5,-32 351.5,-32 357.5,-38 357.5,-44 357.5,-44 357.5,-56 357.5,-56 357.5,-62 351.5,-68 345.5,-68"/>
<text text-anchor="middle" x="307" y="-46.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_port</text>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_bridge_cpu_side_port -->
<g id="edge5" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_bridge_cpu_side_port</title>
<path fill="none" stroke="black" d="M173.2,-421.83C195.28,-360.62 270.27,-152.78 297.24,-78.05"/>
<polygon fill="black" stroke="black" points="300.61,-79.01 300.72,-68.41 294.03,-76.63 300.61,-79.01"/>
</g>
<!-- system_mem_ctrls_port -->
<g id="node28" class="node">
<title>system_mem_ctrls_port</title>
<path fill="#94918b" stroke="#000000" d="M418,-328C418,-328 388,-328 388,-328 382,-328 376,-322 376,-316 376,-316 376,-304 376,-304 376,-298 382,-292 388,-292 388,-292 418,-292 418,-292 424,-292 430,-298 430,-304 430,-304 430,-316 430,-316 430,-322 424,-328 418,-328"/>
<text text-anchor="middle" x="403" y="-306.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_mem_ctrls_port -->
<g id="edge6" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_mem_ctrls_port</title>
<path fill="none" stroke="black" d="M190.47,-421.97C203.1,-413.57 219.28,-403.98 235,-398 289.51,-377.28 315.88,-406.94 364,-374 376.86,-365.2 386.28,-350.62 392.64,-337.71"/>
<polygon fill="black" stroke="black" points="395.97,-338.83 396.91,-328.28 389.59,-335.94 395.97,-338.83"/>
</g>
<!-- system_membus_default -->
<g id="node6" class="node">
<title>system_membus_default</title>
<path fill="#586070" stroke="#000000" d="M77.5,-458C77.5,-458 44.5,-458 44.5,-458 38.5,-458 32.5,-452 32.5,-446 32.5,-446 32.5,-434 32.5,-434 32.5,-428 38.5,-422 44.5,-422 44.5,-422 77.5,-422 77.5,-422 83.5,-422 89.5,-428 89.5,-434 89.5,-434 89.5,-446 89.5,-446 89.5,-452 83.5,-458 77.5,-458"/>
<text text-anchor="middle" x="61" y="-436.3" font-family="Arial" font-size="14.00" fill="#000000">default</text>
</g>
<!-- system_membus_badaddr_responder_pio -->
<g id="node7" class="node">
<title>system_membus_badaddr_responder_pio</title>
<path fill="#9f8575" stroke="#000000" d="M82,-328C82,-328 52,-328 52,-328 46,-328 40,-322 40,-316 40,-316 40,-304 40,-304 40,-298 46,-292 52,-292 52,-292 82,-292 82,-292 88,-292 94,-298 94,-304 94,-304 94,-316 94,-316 94,-322 88,-328 82,-328"/>
<text text-anchor="middle" x="67" y="-306.3" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_membus_default&#45;&gt;system_membus_badaddr_responder_pio -->
<g id="edge7" class="edge">
<title>system_membus_default&#45;&gt;system_membus_badaddr_responder_pio</title>
<path fill="none" stroke="black" d="M61.81,-421.74C62.81,-400.36 64.53,-363.69 65.71,-338.44"/>
<polygon fill="black" stroke="black" points="69.21,-338.55 66.18,-328.4 62.22,-338.22 69.21,-338.55"/>
</g>
<!-- system_cpu_icache_port -->
<g id="node10" class="node">
<title>system_cpu_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M1223,-458C1223,-458 1161,-458 1161,-458 1155,-458 1149,-452 1149,-446 1149,-446 1149,-434 1149,-434 1149,-428 1155,-422 1161,-422 1161,-422 1223,-422 1223,-422 1229,-422 1235,-428 1235,-434 1235,-434 1235,-446 1235,-446 1235,-452 1229,-458 1223,-458"/>
<text text-anchor="middle" x="1192" y="-436.3" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu_icache_cpu_side -->
<g id="node14" class="node">
<title>system_cpu_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M1215.5,-328C1215.5,-328 1168.5,-328 1168.5,-328 1162.5,-328 1156.5,-322 1156.5,-316 1156.5,-316 1156.5,-304 1156.5,-304 1156.5,-298 1162.5,-292 1168.5,-292 1168.5,-292 1215.5,-292 1215.5,-292 1221.5,-292 1227.5,-298 1227.5,-304 1227.5,-304 1227.5,-316 1227.5,-316 1227.5,-322 1221.5,-328 1215.5,-328"/>
<text text-anchor="middle" x="1192" y="-306.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu_icache_port&#45;&gt;system_cpu_icache_cpu_side -->
<g id="edge8" class="edge">
<title>system_cpu_icache_port&#45;&gt;system_cpu_icache_cpu_side</title>
<path fill="none" stroke="black" d="M1192,-421.74C1192,-400.36 1192,-363.69 1192,-338.44"/>
<polygon fill="black" stroke="black" points="1195.5,-338.4 1192,-328.4 1188.5,-338.4 1195.5,-338.4"/>
</g>
<!-- system_cpu_dcache_port -->
<g id="node11" class="node">
<title>system_cpu_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M1031.5,-458C1031.5,-458 964.5,-458 964.5,-458 958.5,-458 952.5,-452 952.5,-446 952.5,-446 952.5,-434 952.5,-434 952.5,-428 958.5,-422 964.5,-422 964.5,-422 1031.5,-422 1031.5,-422 1037.5,-422 1043.5,-428 1043.5,-434 1043.5,-434 1043.5,-446 1043.5,-446 1043.5,-452 1037.5,-458 1031.5,-458"/>
<text text-anchor="middle" x="998" y="-436.3" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu_dcache_cpu_side -->
<g id="node16" class="node">
<title>system_cpu_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M1021.5,-328C1021.5,-328 974.5,-328 974.5,-328 968.5,-328 962.5,-322 962.5,-316 962.5,-316 962.5,-304 962.5,-304 962.5,-298 968.5,-292 974.5,-292 974.5,-292 1021.5,-292 1021.5,-292 1027.5,-292 1033.5,-298 1033.5,-304 1033.5,-304 1033.5,-316 1033.5,-316 1033.5,-322 1027.5,-328 1021.5,-328"/>
<text text-anchor="middle" x="998" y="-306.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu_dcache_port&#45;&gt;system_cpu_dcache_cpu_side -->
<g id="edge9" class="edge">
<title>system_cpu_dcache_port&#45;&gt;system_cpu_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M998,-421.74C998,-400.36 998,-363.69 998,-338.44"/>
<polygon fill="black" stroke="black" points="1001.5,-338.4 998,-328.4 994.5,-338.4 1001.5,-338.4"/>
</g>
<!-- system_cpu_mmu_itb_walker_port -->
<g id="node12" class="node">
<title>system_cpu_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M1401,-458C1401,-458 1371,-458 1371,-458 1365,-458 1359,-452 1359,-446 1359,-446 1359,-434 1359,-434 1359,-428 1365,-422 1371,-422 1371,-422 1401,-422 1401,-422 1407,-422 1413,-428 1413,-434 1413,-434 1413,-446 1413,-446 1413,-452 1407,-458 1401,-458"/>
<text text-anchor="middle" x="1386" y="-436.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu_itb_walker_cache_cpu_side -->
<g id="node18" class="node">
<title>system_cpu_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M1409.5,-328C1409.5,-328 1362.5,-328 1362.5,-328 1356.5,-328 1350.5,-322 1350.5,-316 1350.5,-316 1350.5,-304 1350.5,-304 1350.5,-298 1356.5,-292 1362.5,-292 1362.5,-292 1409.5,-292 1409.5,-292 1415.5,-292 1421.5,-298 1421.5,-304 1421.5,-304 1421.5,-316 1421.5,-316 1421.5,-322 1415.5,-328 1409.5,-328"/>
<text text-anchor="middle" x="1386" y="-306.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu_mmu_itb_walker_port&#45;&gt;system_cpu_itb_walker_cache_cpu_side -->
<g id="edge10" class="edge">
<title>system_cpu_mmu_itb_walker_port&#45;&gt;system_cpu_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M1386,-421.74C1386,-400.36 1386,-363.69 1386,-338.44"/>
<polygon fill="black" stroke="black" points="1389.5,-338.4 1386,-328.4 1382.5,-338.4 1389.5,-338.4"/>
</g>
<!-- system_cpu_mmu_dtb_walker_port -->
<g id="node13" class="node">
<title>system_cpu_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M1588,-458C1588,-458 1558,-458 1558,-458 1552,-458 1546,-452 1546,-446 1546,-446 1546,-434 1546,-434 1546,-428 1552,-422 1558,-422 1558,-422 1588,-422 1588,-422 1594,-422 1600,-428 1600,-434 1600,-434 1600,-446 1600,-446 1600,-452 1594,-458 1588,-458"/>
<text text-anchor="middle" x="1573" y="-436.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu_dtb_walker_cache_cpu_side -->
<g id="node20" class="node">
<title>system_cpu_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M1603.5,-328C1603.5,-328 1556.5,-328 1556.5,-328 1550.5,-328 1544.5,-322 1544.5,-316 1544.5,-316 1544.5,-304 1544.5,-304 1544.5,-298 1550.5,-292 1556.5,-292 1556.5,-292 1603.5,-292 1603.5,-292 1609.5,-292 1615.5,-298 1615.5,-304 1615.5,-304 1615.5,-316 1615.5,-316 1615.5,-322 1609.5,-328 1603.5,-328"/>
<text text-anchor="middle" x="1580" y="-306.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu_mmu_dtb_walker_port&#45;&gt;system_cpu_dtb_walker_cache_cpu_side -->
<g id="edge11" class="edge">
<title>system_cpu_mmu_dtb_walker_port&#45;&gt;system_cpu_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M1573.94,-421.74C1575.11,-400.36 1577.12,-363.69 1578.5,-338.44"/>
<polygon fill="black" stroke="black" points="1582,-338.57 1579.05,-328.4 1575.01,-338.19 1582,-338.57"/>
</g>
<!-- system_cpu_icache_mem_side -->
<g id="node15" class="node">
<title>system_cpu_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M1126,-328C1126,-328 1070,-328 1070,-328 1064,-328 1058,-322 1058,-316 1058,-316 1058,-304 1058,-304 1058,-298 1064,-292 1070,-292 1070,-292 1126,-292 1126,-292 1132,-292 1138,-298 1138,-304 1138,-304 1138,-316 1138,-316 1138,-322 1132,-328 1126,-328"/>
<text text-anchor="middle" x="1098" y="-306.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu_dcache_mem_side -->
<g id="node17" class="node">
<title>system_cpu_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M932,-328C932,-328 876,-328 876,-328 870,-328 864,-322 864,-316 864,-316 864,-304 864,-304 864,-298 870,-292 876,-292 876,-292 932,-292 932,-292 938,-292 944,-298 944,-304 944,-304 944,-316 944,-316 944,-322 938,-328 932,-328"/>
<text text-anchor="middle" x="904" y="-306.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu_itb_walker_cache_mem_side -->
<g id="node19" class="node">
<title>system_cpu_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M1320,-328C1320,-328 1264,-328 1264,-328 1258,-328 1252,-322 1252,-316 1252,-316 1252,-304 1252,-304 1252,-298 1258,-292 1264,-292 1264,-292 1320,-292 1320,-292 1326,-292 1332,-298 1332,-304 1332,-304 1332,-316 1332,-316 1332,-322 1326,-328 1320,-328"/>
<text text-anchor="middle" x="1292" y="-306.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu_dtb_walker_cache_mem_side -->
<g id="node21" class="node">
<title>system_cpu_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M1514,-328C1514,-328 1458,-328 1458,-328 1452,-328 1446,-322 1446,-316 1446,-316 1446,-304 1446,-304 1446,-298 1452,-292 1458,-292 1458,-292 1514,-292 1514,-292 1520,-292 1526,-298 1526,-304 1526,-304 1526,-316 1526,-316 1526,-322 1520,-328 1514,-328"/>
<text text-anchor="middle" x="1486" y="-306.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_iocache_cpu_side -->
<g id="node22" class="node">
<title>system_iocache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M625.5,-328C625.5,-328 578.5,-328 578.5,-328 572.5,-328 566.5,-322 566.5,-316 566.5,-316 566.5,-304 566.5,-304 566.5,-298 572.5,-292 578.5,-292 578.5,-292 625.5,-292 625.5,-292 631.5,-292 637.5,-298 637.5,-304 637.5,-304 637.5,-316 637.5,-316 637.5,-322 631.5,-328 625.5,-328"/>
<text text-anchor="middle" x="602" y="-306.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_iocache_cpu_side&#45;&gt;system_iobus_mem_side_ports -->
<g id="edge12" class="edge">
<title>system_iocache_cpu_side&#45;&gt;system_iobus_mem_side_ports</title>
<path fill="none" stroke="black" d="M584.59,-283.39C567.45,-258.16 541.72,-220.32 526.83,-198.4"/>
<polygon fill="black" stroke="black" points="581.75,-285.43 590.27,-291.74 587.54,-281.5 581.75,-285.43"/>
</g>
<!-- system_l2_cpu_side -->
<g id="node24" class="node">
<title>system_l2_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M819.5,-328C819.5,-328 772.5,-328 772.5,-328 766.5,-328 760.5,-322 760.5,-316 760.5,-316 760.5,-304 760.5,-304 760.5,-298 766.5,-292 772.5,-292 772.5,-292 819.5,-292 819.5,-292 825.5,-292 831.5,-298 831.5,-304 831.5,-304 831.5,-316 831.5,-316 831.5,-322 825.5,-328 819.5,-328"/>
<text text-anchor="middle" x="796" y="-306.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_tol2bus_cpu_side_ports -->
<g id="node26" class="node">
<title>system_tol2bus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M820,-458C820,-458 736,-458 736,-458 730,-458 724,-452 724,-446 724,-446 724,-434 724,-434 724,-428 730,-422 736,-422 736,-422 820,-422 820,-422 826,-422 832,-428 832,-434 832,-434 832,-446 832,-446 832,-452 826,-458 820,-458"/>
<text text-anchor="middle" x="778" y="-436.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu_icache_mem_side -->
<g id="edge13" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu_icache_mem_side</title>
<path fill="none" stroke="black" d="M808.5,-416.18C819.22,-409.24 831.67,-402.32 844,-398 929.32,-368.1 966.64,-417.31 1046,-374 1065.17,-363.54 1080.1,-342.87 1088.94,-328.05"/>
<polygon fill="black" stroke="black" points="806.29,-413.46 799.96,-421.95 810.2,-419.26 806.29,-413.46"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu_dcache_mem_side -->
<g id="edge14" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu_dcache_mem_side</title>
<path fill="none" stroke="black" d="M803.13,-414.62C815.52,-402.5 830.65,-387.58 844,-374 859.04,-358.71 875.85,-341 887.85,-328.26"/>
<polygon fill="black" stroke="black" points="800.51,-412.28 795.8,-421.77 805.4,-417.29 800.51,-412.28"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu_itb_walker_cache_mem_side -->
<g id="edge15" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu_itb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M808.11,-415.93C818.87,-408.91 831.45,-402 844,-398 928.01,-371.26 1161.42,-413.98 1240,-374 1259.59,-364.03 1274.52,-343.04 1283.25,-328.03"/>
<polygon fill="black" stroke="black" points="805.81,-413.26 799.54,-421.8 809.77,-419.04 805.81,-413.26"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu_dtb_walker_cache_mem_side -->
<g id="edge16" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M807.48,-416.17C818.36,-409 831.18,-401.94 844,-398 969.43,-359.44 1316.46,-432.34 1434,-374 1453.69,-364.23 1468.6,-343.19 1477.3,-328.12"/>
<polygon fill="black" stroke="black" points="805.45,-413.32 799.21,-421.88 809.42,-419.08 805.45,-413.32"/>
</g>
<!-- system_tol2bus_mem_side_ports -->
<g id="node27" class="node">
<title>system_tol2bus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M694,-458C694,-458 600,-458 600,-458 594,-458 588,-452 588,-446 588,-446 588,-434 588,-434 588,-428 594,-422 600,-422 600,-422 694,-422 694,-422 700,-422 706,-428 706,-434 706,-434 706,-446 706,-446 706,-452 700,-458 694,-458"/>
<text text-anchor="middle" x="647" y="-436.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- system_tol2bus_mem_side_ports&#45;&gt;system_l2_cpu_side -->
<g id="edge17" class="edge">
<title>system_tol2bus_mem_side_ports&#45;&gt;system_l2_cpu_side</title>
<path fill="none" stroke="black" d="M675.7,-421.85C704.24,-404.67 744.68,-379.94 751,-374 762.47,-363.22 772.87,-349.11 780.77,-336.98"/>
<polygon fill="black" stroke="black" points="783.94,-338.51 786.3,-328.18 778.02,-334.78 783.94,-338.51"/>
</g>
</g>
</svg>
