Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date             : Wed Aug 25 10:49:39 2021
| Host             : DESKTOP-C3F5G4E running 64-bit major release  (build 9200)
| Command          : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
| Design           : top
| Device           : xcku040-ffva1156-2-i
| Design State     : routed
| Grade            : industrial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 2.107        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.616        |
| Device Static (W)        | 0.491        |
| Total Off-Chip Power (W) | 0.126        |
| Effective TJA (C/W)      | 1.4          |
| Max Ambient (C)          | 97.0         |
| Junction Temperature (C) | 28.0         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.225 |       13 |       --- |             --- |
| CLB Logic                |     0.103 |    55418 |       --- |             --- |
|   LUT as Distributed RAM |     0.055 |      848 |    112800 |            0.75 |
|   LUT as Shift Register  |     0.027 |     1372 |    112800 |            1.22 |
|   LUT as Logic           |     0.018 |    18528 |    242400 |            7.64 |
|   Register               |     0.003 |    26298 |    484800 |            5.42 |
|   CARRY8                 |    <0.001 |      193 |     30300 |            0.64 |
|   F7/F8 Muxes            |    <0.001 |      491 |    242400 |            0.20 |
|   Others                 |    <0.001 |     1838 |       --- |             --- |
| Signals                  |     0.045 |    60377 |       --- |             --- |
| Block RAM                |     0.121 |       82 |       600 |           13.67 |
| MMCM                     |     0.114 |        1 |        10 |           10.00 |
| PLL                      |     0.229 |        3 |       --- |             --- |
| DSPs                     |    <0.001 |        3 |      1920 |            0.16 |
| I/O                      |     0.779 |      118 |       520 |           22.69 |
| Static Power             |     0.491 |          |           |                 |
| Total                    |     2.107 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+------------+-------------+-----------+-------------+------------+
| Source     | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+------------+-------------+-----------+-------------+------------+
| Vccint     |       0.950 |     0.681 |       0.524 |      0.157 |
| Vccaux     |       1.800 |     0.283 |       0.186 |      0.096 |
| Vccaux_io  |       1.800 |     0.211 |       0.146 |      0.065 |
| Vccint_io  |       0.950 |     0.430 |       0.414 |      0.017 |
| Vcco33     |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25     |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18     |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15     |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135    |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12     |       1.200 |     0.208 |       0.208 |      0.000 |
| Vcco10     |       1.000 |     0.000 |       0.000 |      0.000 |
| Vccbram    |       0.950 |     0.016 |       0.004 |      0.012 |
| MGTAVcc    |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt    |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux  |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc     |       1.800 |     0.014 |       0.000 |      0.014 |
| MGTYVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| MGTYAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTYAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
+------------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.4                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 2.4                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+--------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Clock                                                                                      | Domain                                                                                                                                                                                                                       | Constraint (ns) |
+--------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/tck_bs                                                                                                                                                         |            33.0 |
| mmcm_clkout0                                                                               | ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0                                                                                                                                                    |             3.3 |
| mmcm_clkout5                                                                               | ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout5                                                                                                                                                    |            13.3 |
| mmcm_clkout6                                                                               | ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout6                                                                                                                                                    |             6.7 |
| pll_clk[0]                                                                                 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/pll_clk[0]                                                                                                                        |             0.4 |
| pll_clk[0]_DIV                                                                             | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT0[26]  |             3.3 |
| pll_clk[0]_DIV                                                                             | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT2[26]  |             3.3 |
| pll_clk[0]_DIV                                                                             | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT3[26]  |             3.3 |
| pll_clk[0]_DIV                                                                             | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT4[26]  |             3.3 |
| pll_clk[0]_DIV                                                                             | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT5[26]  |             3.3 |
| pll_clk[0]_DIV                                                                             | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT0[26]  |             3.3 |
| pll_clk[0]_DIV                                                                             | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT2[26]  |             3.3 |
| pll_clk[0]_DIV                                                                             | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT3[26]  |             3.3 |
| pll_clk[0]_DIV                                                                             | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT4[26]  |             3.3 |
| pll_clk[0]_DIV                                                                             | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT5[26]  |             3.3 |
| pll_clk[0]_DIV                                                                             | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT0[26]  |             3.3 |
| pll_clk[0]_DIV                                                                             | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT2[26]  |             3.3 |
| pll_clk[0]_DIV                                                                             | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT3[26]  |             3.3 |
| pll_clk[0]_DIV                                                                             | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT4[26]  |             3.3 |
| pll_clk[0]_DIV                                                                             | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT5[26]  |             3.3 |
| pll_clk[0]_DIV                                                                             | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT0[26]  |             3.3 |
| pll_clk[0]_DIV                                                                             | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT2[26]  |             3.3 |
| pll_clk[0]_DIV                                                                             | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT3[26]  |             3.3 |
| pll_clk[0]_DIV                                                                             | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT4[26]  |             3.3 |
| pll_clk[0]_DIV                                                                             | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT5[26]  |             3.3 |
| pll_clk[0]_DIV                                                                             | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT0[26]  |             3.3 |
| pll_clk[0]_DIV                                                                             | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT2[26]  |             3.3 |
| pll_clk[0]_DIV                                                                             | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT3[26]  |             3.3 |
| pll_clk[0]_DIV                                                                             | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT4[26]  |             3.3 |
| pll_clk[0]_DIV                                                                             | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT5[26]  |             3.3 |
| pll_clk[0]_DIV                                                                             | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT0[26]  |             3.3 |
| pll_clk[0]_DIV                                                                             | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT2[26]  |             3.3 |
| pll_clk[0]_DIV                                                                             | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT3[26]  |             3.3 |
| pll_clk[0]_DIV                                                                             | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT4[26]  |             3.3 |
| pll_clk[0]_DIV                                                                             | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT5[26]  |             3.3 |
| pll_clk[0]_DIV                                                                             | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT0[26]  |             3.3 |
| pll_clk[0]_DIV                                                                             | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT2[26]  |             3.3 |
| pll_clk[0]_DIV                                                                             | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT3[26]  |             3.3 |
| pll_clk[0]_DIV                                                                             | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT4[26]  |             3.3 |
| pll_clk[0]_DIV                                                                             | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT5[26]  |             3.3 |
| pll_clk[0]_DIV                                                                             | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT0[26]  |             3.3 |
| pll_clk[0]_DIV                                                                             | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT2[26]  |             3.3 |
| pll_clk[0]_DIV                                                                             | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT3[26]  |             3.3 |
| pll_clk[0]_DIV                                                                             | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT4[26]  |             3.3 |
| pll_clk[0]_DIV                                                                             | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT5[26]  |             3.3 |
| pll_clk[1]                                                                                 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/pll_clk[1]                                                                                                                        |             0.4 |
| pll_clk[1]_DIV                                                                             | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT2[26]  |             3.3 |
| pll_clk[1]_DIV                                                                             | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT3[26]  |             3.3 |
| pll_clk[1]_DIV                                                                             | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT5[26]  |             3.3 |
| pll_clk[1]_DIV                                                                             | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT0[26]  |             3.3 |
| pll_clk[1]_DIV                                                                             | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT1[26]  |             3.3 |
| pll_clk[1]_DIV                                                                             | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT3[26]  |             3.3 |
| pll_clk[1]_DIV                                                                             | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT0[26]  |             3.3 |
| pll_clk[1]_DIV                                                                             | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT2[26]  |             3.3 |
| pll_clk[1]_DIV                                                                             | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT3[26]  |             3.3 |
| pll_clk[1]_DIV                                                                             | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT4[26]  |             3.3 |
| pll_clk[1]_DIV                                                                             | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT0[26]  |             3.3 |
| pll_clk[1]_DIV                                                                             | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT1[26]  |             3.3 |
| pll_clk[1]_DIV                                                                             | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT2[26]  |             3.3 |
| pll_clk[1]_DIV                                                                             | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT4[26]  |             3.3 |
| pll_clk[1]_DIV                                                                             | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT5[26]  |             3.3 |
| pll_clk[1]_DIV                                                                             | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT0[26]  |             3.3 |
| pll_clk[1]_DIV                                                                             | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT1[26]  |             3.3 |
| pll_clk[1]_DIV                                                                             | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT2[26]  |             3.3 |
| pll_clk[1]_DIV                                                                             | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT4[26]  |             3.3 |
| pll_clk[1]_DIV                                                                             | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT5[26]  |             3.3 |
| pll_clk[1]_DIV                                                                             | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT0[26]  |             3.3 |
| pll_clk[1]_DIV                                                                             | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT2[26]  |             3.3 |
| pll_clk[1]_DIV                                                                             | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT3[26]  |             3.3 |
| pll_clk[1]_DIV                                                                             | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT4[26]  |             3.3 |
| pll_clk[1]_DIV                                                                             | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT5[26]  |             3.3 |
| pll_clk[2]                                                                                 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/pll_clk[2]                                                                                                                        |             0.4 |
| pll_clk[2]_DIV                                                                             | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT0[26] |             3.3 |
| pll_clk[2]_DIV                                                                             | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT2[26] |             3.3 |
| pll_clk[2]_DIV                                                                             | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT3[26] |             3.3 |
| pll_clk[2]_DIV                                                                             | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT4[26] |             3.3 |
| pll_clk[2]_DIV                                                                             | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT5[26] |             3.3 |
| pll_clk[2]_DIV                                                                             | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT0[26] |             3.3 |
| pll_clk[2]_DIV                                                                             | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT2[26] |             3.3 |
| pll_clk[2]_DIV                                                                             | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT3[26] |             3.3 |
| pll_clk[2]_DIV                                                                             | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT4[26] |             3.3 |
| pll_clk[2]_DIV                                                                             | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT5[26] |             3.3 |
| pll_clk[2]_DIV                                                                             | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT0[26] |             3.3 |
| pll_clk[2]_DIV                                                                             | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT2[26] |             3.3 |
| pll_clk[2]_DIV                                                                             | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT3[26] |             3.3 |
| pll_clk[2]_DIV                                                                             | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT4[26] |             3.3 |
| pll_clk[2]_DIV                                                                             | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT5[26] |             3.3 |
| pll_clk[2]_DIV                                                                             | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT0[26] |             3.3 |
| pll_clk[2]_DIV                                                                             | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT2[26] |             3.3 |
| pll_clk[2]_DIV                                                                             | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT3[26] |             3.3 |
| pll_clk[2]_DIV                                                                             | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT4[26] |             3.3 |
| pll_clk[2]_DIV                                                                             | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT5[26] |             3.3 |
| pll_clk[2]_DIV                                                                             | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT0[26]  |             3.3 |
| pll_clk[2]_DIV                                                                             | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT2[26]  |             3.3 |
| pll_clk[2]_DIV                                                                             | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT3[26]  |             3.3 |
| pll_clk[2]_DIV                                                                             | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT4[26]  |             3.3 |
| pll_clk[2]_DIV                                                                             | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT5[26]  |             3.3 |
| pll_clk[2]_DIV                                                                             | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT0[26]  |             3.3 |
| pll_clk[2]_DIV                                                                             | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT2[26]  |             3.3 |
| pll_clk[2]_DIV                                                                             | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT3[26]  |             3.3 |
| pll_clk[2]_DIV                                                                             | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT4[26]  |             3.3 |
| pll_clk[2]_DIV                                                                             | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT5[26]  |             3.3 |
| pll_clk[2]_DIV                                                                             | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT0[26]  |             3.3 |
| pll_clk[2]_DIV                                                                             | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT2[26]  |             3.3 |
| pll_clk[2]_DIV                                                                             | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT3[26]  |             3.3 |
| pll_clk[2]_DIV                                                                             | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT4[26]  |             3.3 |
| pll_clk[2]_DIV                                                                             | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT5[26]  |             3.3 |
| pll_clk[2]_DIV                                                                             | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT0[26]  |             3.3 |
| pll_clk[2]_DIV                                                                             | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT2[26]  |             3.3 |
| pll_clk[2]_DIV                                                                             | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT3[26]  |             3.3 |
| pll_clk[2]_DIV                                                                             | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT4[26]  |             3.3 |
| pll_clk[2]_DIV                                                                             | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT5[26]  |             3.3 |
| sys_clk_p                                                                                  | sys_clk_p                                                                                                                                                                                                                    |             5.0 |
+--------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------------------------------------------------------------------------------+-----------+
| Name                                                                                        | Power (W) |
+---------------------------------------------------------------------------------------------+-----------+
| top                                                                                         |     1.616 |
|   IBUFDS_inst                                                                               |     0.004 |
|   dbg_hub                                                                                   |     0.003 |
|     inst                                                                                    |     0.003 |
|       BSCANID.u_xsdbm_id                                                                    |     0.003 |
|         CORE_XSDB.UUT_MASTER                                                                |     0.002 |
|           U_ICON_INTERFACE                                                                  |     0.002 |
|             U_CMD1                                                                          |    <0.001 |
|             U_CMD2                                                                          |    <0.001 |
|             U_CMD3                                                                          |    <0.001 |
|             U_CMD4                                                                          |    <0.001 |
|             U_CMD5                                                                          |    <0.001 |
|             U_CMD6_RD                                                                       |    <0.001 |
|               U_RD_FIFO                                                                     |    <0.001 |
|                 SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst                                       |    <0.001 |
|                   inst_fifo_gen                                                             |    <0.001 |
|                     gconvfifo.rf                                                            |    <0.001 |
|                       grf.rf                                                                |    <0.001 |
|                         gntv_or_sync_fifo.gcx.clkx                                          |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].rd_stg_inst                              |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].wr_stg_inst                              |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].rd_stg_inst                              |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].wr_stg_inst                              |    <0.001 |
|                         gntv_or_sync_fifo.gl0.rd                                            |    <0.001 |
|                           gr1.gr1_int.rfwft                                                 |    <0.001 |
|                           gras.rsts                                                         |    <0.001 |
|                           rpntr                                                             |    <0.001 |
|                         gntv_or_sync_fifo.gl0.wr                                            |    <0.001 |
|                           gwas.wsts                                                         |    <0.001 |
|                           wpntr                                                             |    <0.001 |
|                         gntv_or_sync_fifo.mem                                               |    <0.001 |
|                           gdm.dm_gen.dm                                                     |    <0.001 |
|                             RAM_reg_0_15_0_5                                                |    <0.001 |
|                             RAM_reg_0_15_6_11                                               |    <0.001 |
|                         rstblk                                                              |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst          |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst          |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst          |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst          |    <0.001 |
|             U_CMD6_WR                                                                       |    <0.001 |
|               U_WR_FIFO                                                                     |    <0.001 |
|                 SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst                                       |    <0.001 |
|                   inst_fifo_gen                                                             |    <0.001 |
|                     gconvfifo.rf                                                            |    <0.001 |
|                       grf.rf                                                                |    <0.001 |
|                         gntv_or_sync_fifo.gcx.clkx                                          |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].rd_stg_inst                              |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].wr_stg_inst                              |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].rd_stg_inst                              |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].wr_stg_inst                              |    <0.001 |
|                         gntv_or_sync_fifo.gl0.rd                                            |    <0.001 |
|                           gras.rsts                                                         |    <0.001 |
|                           rpntr                                                             |    <0.001 |
|                         gntv_or_sync_fifo.gl0.wr                                            |    <0.001 |
|                           gwas.wsts                                                         |    <0.001 |
|                           wpntr                                                             |    <0.001 |
|                         gntv_or_sync_fifo.mem                                               |    <0.001 |
|                           gdm.dm_gen.dm                                                     |    <0.001 |
|                             RAM_reg_0_15_0_5                                                |    <0.001 |
|                             RAM_reg_0_15_6_11                                               |    <0.001 |
|                         rstblk                                                              |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst          |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst          |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst          |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst          |    <0.001 |
|             U_CMD7_CTL                                                                      |    <0.001 |
|             U_CMD7_STAT                                                                     |    <0.001 |
|             U_STATIC_STATUS                                                                 |    <0.001 |
|           U_XSDB_ADDRESS_CONTROLLER                                                         |    <0.001 |
|           U_XSDB_BURST_WD_LEN_CONTROLLER                                                    |    <0.001 |
|           U_XSDB_BUS_CONTROLLER                                                             |    <0.001 |
|             U_RD_ABORT_FLAG                                                                 |    <0.001 |
|             U_RD_REQ_FLAG                                                                   |    <0.001 |
|             U_TIMER                                                                         |    <0.001 |
|           U_XSDB_BUS_MSTR2SL_PORT_IFACE                                                     |    <0.001 |
|             U_RD_DIN_BUS_MUX                                                                |    <0.001 |
|         CORE_XSDB.U_ICON                                                                    |    <0.001 |
|           U_CMD                                                                             |    <0.001 |
|           U_STAT                                                                            |    <0.001 |
|           U_SYNC                                                                            |    <0.001 |
|         SWITCH_N_EXT_BSCAN.bscan_inst                                                       |    <0.001 |
|         SWITCH_N_EXT_BSCAN.bscan_switch                                                     |    <0.001 |
|   ddr4_test_inst                                                                            |     1.609 |
|     mem_test_m0                                                                             |     0.066 |
|       your_instance_name                                                                    |     0.064 |
|         inst                                                                                |     0.064 |
|           ila_core_inst                                                                     |     0.064 |
|             ila_trace_memory_inst                                                           |     0.041 |
|               SUBCORE_RAM_BLK_MEM_1.trace_block_memory                                      |     0.041 |
|                 inst_blk_mem_gen                                                            |     0.041 |
|                   gnbram.gnativebmg.native_blk_mem_gen                                      |     0.041 |
|                     valid.cstr                                                              |     0.041 |
|                       ramloop[0].ram.r                                                      |     0.002 |
|                         prim_noinit.ram                                                     |     0.002 |
|                       ramloop[10].ram.r                                                     |     0.002 |
|                         prim_noinit.ram                                                     |     0.002 |
|                       ramloop[11].ram.r                                                     |     0.002 |
|                         prim_noinit.ram                                                     |     0.002 |
|                       ramloop[12].ram.r                                                     |     0.002 |
|                         prim_noinit.ram                                                     |     0.002 |
|                       ramloop[13].ram.r                                                     |     0.002 |
|                         prim_noinit.ram                                                     |     0.002 |
|                       ramloop[14].ram.r                                                     |     0.002 |
|                         prim_noinit.ram                                                     |     0.002 |
|                       ramloop[15].ram.r                                                     |     0.002 |
|                         prim_noinit.ram                                                     |     0.002 |
|                       ramloop[16].ram.r                                                     |     0.002 |
|                         prim_noinit.ram                                                     |     0.002 |
|                       ramloop[17].ram.r                                                     |     0.002 |
|                         prim_noinit.ram                                                     |     0.002 |
|                       ramloop[18].ram.r                                                     |     0.002 |
|                         prim_noinit.ram                                                     |     0.002 |
|                       ramloop[19].ram.r                                                     |     0.002 |
|                         prim_noinit.ram                                                     |     0.002 |
|                       ramloop[1].ram.r                                                      |     0.002 |
|                         prim_noinit.ram                                                     |     0.002 |
|                       ramloop[20].ram.r                                                     |     0.002 |
|                         prim_noinit.ram                                                     |     0.002 |
|                       ramloop[21].ram.r                                                     |     0.002 |
|                         prim_noinit.ram                                                     |     0.002 |
|                       ramloop[22].ram.r                                                     |     0.002 |
|                         prim_noinit.ram                                                     |     0.002 |
|                       ramloop[2].ram.r                                                      |     0.002 |
|                         prim_noinit.ram                                                     |     0.002 |
|                       ramloop[3].ram.r                                                      |     0.002 |
|                         prim_noinit.ram                                                     |     0.002 |
|                       ramloop[4].ram.r                                                      |     0.002 |
|                         prim_noinit.ram                                                     |     0.002 |
|                       ramloop[5].ram.r                                                      |     0.002 |
|                         prim_noinit.ram                                                     |     0.002 |
|                       ramloop[6].ram.r                                                      |     0.002 |
|                         prim_noinit.ram                                                     |     0.002 |
|                       ramloop[7].ram.r                                                      |     0.002 |
|                         prim_noinit.ram                                                     |     0.002 |
|                       ramloop[8].ram.r                                                      |     0.002 |
|                         prim_noinit.ram                                                     |     0.002 |
|                       ramloop[9].ram.r                                                      |     0.002 |
|                         prim_noinit.ram                                                     |     0.002 |
|             u_ila_cap_ctrl                                                                  |     0.004 |
|               U_CDONE                                                                       |    <0.001 |
|               U_NS0                                                                         |    <0.001 |
|               U_NS1                                                                         |    <0.001 |
|               u_cap_addrgen                                                                 |     0.003 |
|                 U_CMPRESET                                                                  |    <0.001 |
|                 u_cap_sample_counter                                                        |    <0.001 |
|                   U_SCE                                                                     |    <0.001 |
|                   U_SCMPCE                                                                  |    <0.001 |
|                   U_SCRST                                                                   |    <0.001 |
|                   u_scnt_cmp                                                                |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                 |    <0.001 |
|                       DUT                                                                   |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                        |    <0.001 |
|                           u_srlA                                                            |    <0.001 |
|                           u_srlB                                                            |    <0.001 |
|                           u_srlC                                                            |    <0.001 |
|                           u_srlD                                                            |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                        |    <0.001 |
|                           u_srlA                                                            |    <0.001 |
|                           u_srlB                                                            |    <0.001 |
|                           u_srlC                                                            |    <0.001 |
|                           u_srlD                                                            |    <0.001 |
|                 u_cap_window_counter                                                        |    <0.001 |
|                   U_WCE                                                                     |    <0.001 |
|                   U_WHCMPCE                                                                 |    <0.001 |
|                   U_WLCMPCE                                                                 |    <0.001 |
|                   u_wcnt_hcmp                                                               |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                 |    <0.001 |
|                       DUT                                                                   |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                        |    <0.001 |
|                           u_srlA                                                            |    <0.001 |
|                           u_srlB                                                            |    <0.001 |
|                           u_srlC                                                            |    <0.001 |
|                           u_srlD                                                            |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                        |    <0.001 |
|                           u_srlA                                                            |    <0.001 |
|                           u_srlB                                                            |    <0.001 |
|                           u_srlC                                                            |    <0.001 |
|                           u_srlD                                                            |    <0.001 |
|                   u_wcnt_lcmp                                                               |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                 |    <0.001 |
|                       DUT                                                                   |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                        |    <0.001 |
|                           u_srlA                                                            |    <0.001 |
|                           u_srlB                                                            |    <0.001 |
|                           u_srlC                                                            |    <0.001 |
|                           u_srlD                                                            |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                        |    <0.001 |
|                           u_srlA                                                            |    <0.001 |
|                           u_srlB                                                            |    <0.001 |
|                           u_srlC                                                            |    <0.001 |
|                           u_srlD                                                            |    <0.001 |
|             u_ila_regs                                                                      |     0.004 |
|               MU_SRL[0].mu_srl_reg                                                          |    <0.001 |
|               MU_SRL[10].mu_srl_reg                                                         |    <0.001 |
|               MU_SRL[11].mu_srl_reg                                                         |    <0.001 |
|               MU_SRL[12].mu_srl_reg                                                         |    <0.001 |
|               MU_SRL[1].mu_srl_reg                                                          |    <0.001 |
|               MU_SRL[2].mu_srl_reg                                                          |    <0.001 |
|               MU_SRL[3].mu_srl_reg                                                          |    <0.001 |
|               MU_SRL[4].mu_srl_reg                                                          |    <0.001 |
|               MU_SRL[5].mu_srl_reg                                                          |    <0.001 |
|               MU_SRL[6].mu_srl_reg                                                          |    <0.001 |
|               MU_SRL[7].mu_srl_reg                                                          |    <0.001 |
|               MU_SRL[8].mu_srl_reg                                                          |    <0.001 |
|               MU_SRL[9].mu_srl_reg                                                          |    <0.001 |
|               TC_SRL[0].tc_srl_reg                                                          |    <0.001 |
|               U_XSDB_SLAVE                                                                  |    <0.001 |
|               reg_15                                                                        |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                          |    <0.001 |
|               reg_16                                                                        |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                          |    <0.001 |
|               reg_17                                                                        |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                          |    <0.001 |
|               reg_18                                                                        |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                          |    <0.001 |
|               reg_19                                                                        |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                          |    <0.001 |
|               reg_1a                                                                        |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                          |    <0.001 |
|               reg_6                                                                         |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                          |    <0.001 |
|               reg_7                                                                         |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                          |    <0.001 |
|               reg_8                                                                         |    <0.001 |
|                 I_EN_STAT_EQ1.U_STAT                                                        |    <0.001 |
|               reg_80                                                                        |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                          |    <0.001 |
|               reg_81                                                                        |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                          |    <0.001 |
|               reg_82                                                                        |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                          |    <0.001 |
|               reg_83                                                                        |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                          |    <0.001 |
|               reg_84                                                                        |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                          |    <0.001 |
|               reg_85                                                                        |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                          |    <0.001 |
|               reg_887                                                                       |    <0.001 |
|                 I_EN_STAT_EQ1.U_STAT                                                        |    <0.001 |
|               reg_88d                                                                       |    <0.001 |
|                 I_EN_STAT_EQ1.U_STAT                                                        |    <0.001 |
|               reg_890                                                                       |    <0.001 |
|                 I_EN_STAT_EQ1.U_STAT                                                        |    <0.001 |
|               reg_9                                                                         |    <0.001 |
|                 I_EN_STAT_EQ1.U_STAT                                                        |    <0.001 |
|               reg_srl_fff                                                                   |    <0.001 |
|               reg_stream_ffd                                                                |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                          |    <0.001 |
|               reg_stream_ffe                                                                |    <0.001 |
|                 I_EN_STAT_EQ1.U_STAT                                                        |    <0.001 |
|             u_ila_reset_ctrl                                                                |    <0.001 |
|               arm_detection_inst                                                            |    <0.001 |
|               asyncrounous_transfer.arm_in_transfer_inst                                    |    <0.001 |
|               asyncrounous_transfer.arm_out_transfer_inst                                   |    <0.001 |
|               asyncrounous_transfer.halt_in_transfer_inst                                   |    <0.001 |
|               asyncrounous_transfer.halt_out_transfer_inst                                  |    <0.001 |
|               halt_detection_inst                                                           |    <0.001 |
|             u_trig                                                                          |     0.006 |
|               N_DDR_TC.N_DDR_TC_INST[0].U_TC                                                |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                     |    <0.001 |
|                   DUT                                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                            |    <0.001 |
|                       u_srlA                                                                |    <0.001 |
|                       u_srlB                                                                |    <0.001 |
|                       u_srlC                                                                |    <0.001 |
|                       u_srlD                                                                |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                            |    <0.001 |
|                       u_srlA                                                                |    <0.001 |
|                       u_srlB                                                                |    <0.001 |
|                       u_srlC                                                                |    <0.001 |
|                       u_srlD                                                                |    <0.001 |
|               U_TM                                                                          |     0.006 |
|                 N_DDR_MODE.G_NMU[0].U_M                                                     |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |    <0.001 |
|                     DUT                                                                     |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |    <0.001 |
|                         u_srlA                                                              |    <0.001 |
|                         u_srlB                                                              |    <0.001 |
|                         u_srlC                                                              |    <0.001 |
|                         u_srlD                                                              |    <0.001 |
|                 N_DDR_MODE.G_NMU[10].U_M                                                    |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |    <0.001 |
|                     DUT                                                                     |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |    <0.001 |
|                         u_srlA                                                              |    <0.001 |
|                         u_srlB                                                              |    <0.001 |
|                         u_srlC                                                              |    <0.001 |
|                         u_srlD                                                              |    <0.001 |
|                 N_DDR_MODE.G_NMU[11].U_M                                                    |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |    <0.001 |
|                     DUT                                                                     |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |    <0.001 |
|                         u_srlA                                                              |    <0.001 |
|                         u_srlB                                                              |    <0.001 |
|                         u_srlC                                                              |    <0.001 |
|                         u_srlD                                                              |    <0.001 |
|                 N_DDR_MODE.G_NMU[12].U_M                                                    |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |    <0.001 |
|                     DUT                                                                     |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |    <0.001 |
|                         u_srlA                                                              |    <0.001 |
|                         u_srlB                                                              |    <0.001 |
|                         u_srlC                                                              |    <0.001 |
|                         u_srlD                                                              |    <0.001 |
|                 N_DDR_MODE.G_NMU[1].U_M                                                     |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |    <0.001 |
|                     DUT                                                                     |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |    <0.001 |
|                         u_srlA                                                              |    <0.001 |
|                         u_srlB                                                              |    <0.001 |
|                         u_srlC                                                              |    <0.001 |
|                         u_srlD                                                              |    <0.001 |
|                 N_DDR_MODE.G_NMU[2].U_M                                                     |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |    <0.001 |
|                     DUT                                                                     |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |    <0.001 |
|                         u_srlA                                                              |    <0.001 |
|                         u_srlB                                                              |    <0.001 |
|                         u_srlC                                                              |    <0.001 |
|                         u_srlD                                                              |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                          |    <0.001 |
|                         u_srlA                                                              |    <0.001 |
|                         u_srlB                                                              |    <0.001 |
|                         u_srlC                                                              |    <0.001 |
|                         u_srlD                                                              |    <0.001 |
|                 N_DDR_MODE.G_NMU[3].U_M                                                     |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |    <0.001 |
|                     DUT                                                                     |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |    <0.001 |
|                         u_srlA                                                              |    <0.001 |
|                         u_srlB                                                              |    <0.001 |
|                         u_srlC                                                              |    <0.001 |
|                         u_srlD                                                              |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                          |    <0.001 |
|                         u_srlA                                                              |    <0.001 |
|                         u_srlB                                                              |    <0.001 |
|                         u_srlC                                                              |    <0.001 |
|                         u_srlD                                                              |    <0.001 |
|                 N_DDR_MODE.G_NMU[4].U_M                                                     |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |    <0.001 |
|                     DUT                                                                     |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |    <0.001 |
|                         u_srlA                                                              |    <0.001 |
|                         u_srlB                                                              |    <0.001 |
|                         u_srlC                                                              |    <0.001 |
|                         u_srlD                                                              |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                          |    <0.001 |
|                         u_srlA                                                              |    <0.001 |
|                         u_srlB                                                              |    <0.001 |
|                         u_srlC                                                              |    <0.001 |
|                         u_srlD                                                              |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                          |    <0.001 |
|                         u_srlA                                                              |    <0.001 |
|                         u_srlB                                                              |    <0.001 |
|                         u_srlC                                                              |    <0.001 |
|                         u_srlD                                                              |    <0.001 |
|                 N_DDR_MODE.G_NMU[5].U_M                                                     |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |    <0.001 |
|                     DUT                                                                     |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |    <0.001 |
|                         u_srlA                                                              |    <0.001 |
|                         u_srlB                                                              |    <0.001 |
|                         u_srlC                                                              |    <0.001 |
|                         u_srlD                                                              |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                          |    <0.001 |
|                         u_srlA                                                              |    <0.001 |
|                         u_srlB                                                              |    <0.001 |
|                         u_srlC                                                              |    <0.001 |
|                         u_srlD                                                              |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                          |    <0.001 |
|                         u_srlA                                                              |    <0.001 |
|                         u_srlB                                                              |    <0.001 |
|                         u_srlC                                                              |    <0.001 |
|                         u_srlD                                                              |    <0.001 |
|                 N_DDR_MODE.G_NMU[6].U_M                                                     |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |    <0.001 |
|                     DUT                                                                     |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |    <0.001 |
|                         u_srlA                                                              |    <0.001 |
|                         u_srlB                                                              |    <0.001 |
|                         u_srlC                                                              |    <0.001 |
|                         u_srlD                                                              |    <0.001 |
|                 N_DDR_MODE.G_NMU[7].U_M                                                     |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |    <0.001 |
|                     DUT                                                                     |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |    <0.001 |
|                         u_srlA                                                              |    <0.001 |
|                         u_srlB                                                              |    <0.001 |
|                         u_srlC                                                              |    <0.001 |
|                         u_srlD                                                              |    <0.001 |
|                 N_DDR_MODE.G_NMU[8].U_M                                                     |     0.002 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |     0.002 |
|                     DUT                                                                     |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |    <0.001 |
|                         u_srlA                                                              |    <0.001 |
|                         u_srlB                                                              |    <0.001 |
|                         u_srlC                                                              |    <0.001 |
|                         u_srlD                                                              |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                          |    <0.001 |
|                         u_srlA                                                              |    <0.001 |
|                         u_srlB                                                              |    <0.001 |
|                         u_srlC                                                              |    <0.001 |
|                         u_srlD                                                              |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                          |    <0.001 |
|                         u_srlA                                                              |    <0.001 |
|                         u_srlB                                                              |    <0.001 |
|                         u_srlC                                                              |    <0.001 |
|                         u_srlD                                                              |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                          |    <0.001 |
|                         u_srlA                                                              |    <0.001 |
|                         u_srlB                                                              |    <0.001 |
|                         u_srlC                                                              |    <0.001 |
|                         u_srlD                                                              |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                          |    <0.001 |
|                         u_srlA                                                              |    <0.001 |
|                         u_srlB                                                              |    <0.001 |
|                         u_srlC                                                              |    <0.001 |
|                         u_srlD                                                              |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                          |    <0.001 |
|                         u_srlA                                                              |    <0.001 |
|                         u_srlB                                                              |    <0.001 |
|                         u_srlC                                                              |    <0.001 |
|                         u_srlD                                                              |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                          |    <0.001 |
|                         u_srlA                                                              |    <0.001 |
|                         u_srlB                                                              |    <0.001 |
|                         u_srlC                                                              |    <0.001 |
|                         u_srlD                                                              |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                          |    <0.001 |
|                         u_srlA                                                              |    <0.001 |
|                         u_srlB                                                              |    <0.001 |
|                         u_srlC                                                              |    <0.001 |
|                         u_srlD                                                              |    <0.001 |
|                 N_DDR_MODE.G_NMU[9].U_M                                                     |     0.002 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |     0.002 |
|                     DUT                                                                     |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |    <0.001 |
|                         u_srlA                                                              |    <0.001 |
|                         u_srlB                                                              |    <0.001 |
|                         u_srlC                                                              |    <0.001 |
|                         u_srlD                                                              |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                          |    <0.001 |
|                         u_srlA                                                              |    <0.001 |
|                         u_srlB                                                              |    <0.001 |
|                         u_srlC                                                              |    <0.001 |
|                         u_srlD                                                              |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                          |    <0.001 |
|                         u_srlA                                                              |    <0.001 |
|                         u_srlB                                                              |    <0.001 |
|                         u_srlC                                                              |    <0.001 |
|                         u_srlD                                                              |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                          |    <0.001 |
|                         u_srlA                                                              |    <0.001 |
|                         u_srlB                                                              |    <0.001 |
|                         u_srlC                                                              |    <0.001 |
|                         u_srlD                                                              |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                          |    <0.001 |
|                         u_srlA                                                              |    <0.001 |
|                         u_srlB                                                              |    <0.001 |
|                         u_srlC                                                              |    <0.001 |
|                         u_srlD                                                              |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                          |    <0.001 |
|                         u_srlA                                                              |    <0.001 |
|                         u_srlB                                                              |    <0.001 |
|                         u_srlC                                                              |    <0.001 |
|                         u_srlD                                                              |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                          |    <0.001 |
|                         u_srlA                                                              |    <0.001 |
|                         u_srlB                                                              |    <0.001 |
|                         u_srlC                                                              |    <0.001 |
|                         u_srlD                                                              |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                          |    <0.001 |
|                         u_srlA                                                              |    <0.001 |
|                         u_srlB                                                              |    <0.001 |
|                         u_srlC                                                              |    <0.001 |
|                         u_srlD                                                              |    <0.001 |
|             xsdb_memory_read_inst                                                           |     0.001 |
|     u_aq_axi_master                                                                         |     0.094 |
|       your_instance_name                                                                    |     0.091 |
|         inst                                                                                |     0.091 |
|           ila_core_inst                                                                     |     0.091 |
|             ila_trace_memory_inst                                                           |     0.059 |
|               SUBCORE_RAM_BLK_MEM_1.trace_block_memory                                      |     0.059 |
|                 inst_blk_mem_gen                                                            |     0.059 |
|                   gnbram.gnativebmg.native_blk_mem_gen                                      |     0.059 |
|                     valid.cstr                                                              |     0.059 |
|                       ramloop[0].ram.r                                                      |    <0.001 |
|                         prim_noinit.ram                                                     |    <0.001 |
|                       ramloop[10].ram.r                                                     |     0.002 |
|                         prim_noinit.ram                                                     |     0.002 |
|                       ramloop[11].ram.r                                                     |     0.002 |
|                         prim_noinit.ram                                                     |     0.002 |
|                       ramloop[12].ram.r                                                     |     0.002 |
|                         prim_noinit.ram                                                     |     0.002 |
|                       ramloop[13].ram.r                                                     |     0.002 |
|                         prim_noinit.ram                                                     |     0.002 |
|                       ramloop[14].ram.r                                                     |     0.002 |
|                         prim_noinit.ram                                                     |     0.002 |
|                       ramloop[15].ram.r                                                     |     0.002 |
|                         prim_noinit.ram                                                     |     0.002 |
|                       ramloop[16].ram.r                                                     |     0.002 |
|                         prim_noinit.ram                                                     |     0.002 |
|                       ramloop[17].ram.r                                                     |     0.002 |
|                         prim_noinit.ram                                                     |     0.002 |
|                       ramloop[18].ram.r                                                     |     0.002 |
|                         prim_noinit.ram                                                     |     0.002 |
|                       ramloop[19].ram.r                                                     |     0.002 |
|                         prim_noinit.ram                                                     |     0.002 |
|                       ramloop[1].ram.r                                                      |     0.002 |
|                         prim_noinit.ram                                                     |     0.002 |
|                       ramloop[20].ram.r                                                     |     0.002 |
|                         prim_noinit.ram                                                     |     0.002 |
|                       ramloop[21].ram.r                                                     |     0.002 |
|                         prim_noinit.ram                                                     |     0.002 |
|                       ramloop[22].ram.r                                                     |     0.002 |
|                         prim_noinit.ram                                                     |     0.002 |
|                       ramloop[23].ram.r                                                     |     0.002 |
|                         prim_noinit.ram                                                     |     0.002 |
|                       ramloop[24].ram.r                                                     |     0.002 |
|                         prim_noinit.ram                                                     |     0.002 |
|                       ramloop[25].ram.r                                                     |     0.002 |
|                         prim_noinit.ram                                                     |     0.002 |
|                       ramloop[26].ram.r                                                     |     0.002 |
|                         prim_noinit.ram                                                     |     0.002 |
|                       ramloop[27].ram.r                                                     |     0.002 |
|                         prim_noinit.ram                                                     |     0.002 |
|                       ramloop[28].ram.r                                                     |     0.002 |
|                         prim_noinit.ram                                                     |     0.002 |
|                       ramloop[29].ram.r                                                     |     0.002 |
|                         prim_noinit.ram                                                     |     0.002 |
|                       ramloop[2].ram.r                                                      |     0.002 |
|                         prim_noinit.ram                                                     |     0.002 |
|                       ramloop[30].ram.r                                                     |     0.002 |
|                         prim_noinit.ram                                                     |     0.002 |
|                       ramloop[31].ram.r                                                     |     0.002 |
|                         prim_noinit.ram                                                     |     0.002 |
|                       ramloop[32].ram.r                                                     |     0.002 |
|                         prim_noinit.ram                                                     |     0.002 |
|                       ramloop[33].ram.r                                                     |     0.002 |
|                         prim_noinit.ram                                                     |     0.002 |
|                       ramloop[3].ram.r                                                      |     0.002 |
|                         prim_noinit.ram                                                     |     0.002 |
|                       ramloop[4].ram.r                                                      |     0.002 |
|                         prim_noinit.ram                                                     |     0.002 |
|                       ramloop[5].ram.r                                                      |     0.002 |
|                         prim_noinit.ram                                                     |     0.002 |
|                       ramloop[6].ram.r                                                      |     0.002 |
|                         prim_noinit.ram                                                     |     0.002 |
|                       ramloop[7].ram.r                                                      |     0.002 |
|                         prim_noinit.ram                                                     |     0.002 |
|                       ramloop[8].ram.r                                                      |     0.002 |
|                         prim_noinit.ram                                                     |     0.002 |
|                       ramloop[9].ram.r                                                      |     0.002 |
|                         prim_noinit.ram                                                     |     0.002 |
|             u_ila_cap_ctrl                                                                  |     0.004 |
|               U_CDONE                                                                       |    <0.001 |
|               U_NS0                                                                         |    <0.001 |
|               U_NS1                                                                         |    <0.001 |
|               u_cap_addrgen                                                                 |     0.004 |
|                 U_CMPRESET                                                                  |    <0.001 |
|                 u_cap_sample_counter                                                        |    <0.001 |
|                   U_SCE                                                                     |    <0.001 |
|                   U_SCMPCE                                                                  |    <0.001 |
|                   U_SCRST                                                                   |    <0.001 |
|                   u_scnt_cmp                                                                |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                 |    <0.001 |
|                       DUT                                                                   |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                        |    <0.001 |
|                           u_srlA                                                            |    <0.001 |
|                           u_srlB                                                            |    <0.001 |
|                           u_srlC                                                            |    <0.001 |
|                           u_srlD                                                            |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                        |    <0.001 |
|                           u_srlA                                                            |    <0.001 |
|                           u_srlB                                                            |    <0.001 |
|                           u_srlC                                                            |    <0.001 |
|                           u_srlD                                                            |    <0.001 |
|                 u_cap_window_counter                                                        |    <0.001 |
|                   U_WCE                                                                     |    <0.001 |
|                   U_WHCMPCE                                                                 |    <0.001 |
|                   U_WLCMPCE                                                                 |    <0.001 |
|                   u_wcnt_hcmp                                                               |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                 |    <0.001 |
|                       DUT                                                                   |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                        |    <0.001 |
|                           u_srlA                                                            |    <0.001 |
|                           u_srlB                                                            |    <0.001 |
|                           u_srlC                                                            |    <0.001 |
|                           u_srlD                                                            |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                        |    <0.001 |
|                           u_srlA                                                            |    <0.001 |
|                           u_srlB                                                            |    <0.001 |
|                           u_srlC                                                            |    <0.001 |
|                           u_srlD                                                            |    <0.001 |
|                   u_wcnt_lcmp                                                               |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                 |    <0.001 |
|                       DUT                                                                   |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                        |    <0.001 |
|                           u_srlA                                                            |    <0.001 |
|                           u_srlB                                                            |    <0.001 |
|                           u_srlC                                                            |    <0.001 |
|                           u_srlD                                                            |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                        |    <0.001 |
|                           u_srlA                                                            |    <0.001 |
|                           u_srlB                                                            |    <0.001 |
|                           u_srlC                                                            |    <0.001 |
|                           u_srlD                                                            |    <0.001 |
|             u_ila_regs                                                                      |     0.005 |
|               MU_SRL[0].mu_srl_reg                                                          |    <0.001 |
|               MU_SRL[10].mu_srl_reg                                                         |    <0.001 |
|               MU_SRL[11].mu_srl_reg                                                         |    <0.001 |
|               MU_SRL[12].mu_srl_reg                                                         |    <0.001 |
|               MU_SRL[13].mu_srl_reg                                                         |    <0.001 |
|               MU_SRL[14].mu_srl_reg                                                         |    <0.001 |
|               MU_SRL[15].mu_srl_reg                                                         |    <0.001 |
|               MU_SRL[16].mu_srl_reg                                                         |    <0.001 |
|               MU_SRL[17].mu_srl_reg                                                         |    <0.001 |
|               MU_SRL[18].mu_srl_reg                                                         |    <0.001 |
|               MU_SRL[1].mu_srl_reg                                                          |    <0.001 |
|               MU_SRL[2].mu_srl_reg                                                          |    <0.001 |
|               MU_SRL[3].mu_srl_reg                                                          |    <0.001 |
|               MU_SRL[4].mu_srl_reg                                                          |    <0.001 |
|               MU_SRL[5].mu_srl_reg                                                          |    <0.001 |
|               MU_SRL[6].mu_srl_reg                                                          |    <0.001 |
|               MU_SRL[7].mu_srl_reg                                                          |    <0.001 |
|               MU_SRL[8].mu_srl_reg                                                          |    <0.001 |
|               MU_SRL[9].mu_srl_reg                                                          |    <0.001 |
|               TC_SRL[0].tc_srl_reg                                                          |    <0.001 |
|               U_XSDB_SLAVE                                                                  |     0.001 |
|               reg_15                                                                        |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                          |    <0.001 |
|               reg_16                                                                        |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                          |    <0.001 |
|               reg_17                                                                        |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                          |    <0.001 |
|               reg_18                                                                        |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                          |    <0.001 |
|               reg_19                                                                        |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                          |    <0.001 |
|               reg_1a                                                                        |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                          |    <0.001 |
|               reg_6                                                                         |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                          |    <0.001 |
|               reg_7                                                                         |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                          |    <0.001 |
|               reg_8                                                                         |    <0.001 |
|                 I_EN_STAT_EQ1.U_STAT                                                        |    <0.001 |
|               reg_80                                                                        |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                          |    <0.001 |
|               reg_81                                                                        |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                          |    <0.001 |
|               reg_82                                                                        |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                          |    <0.001 |
|               reg_83                                                                        |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                          |    <0.001 |
|               reg_84                                                                        |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                          |    <0.001 |
|               reg_85                                                                        |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                          |    <0.001 |
|               reg_887                                                                       |    <0.001 |
|                 I_EN_STAT_EQ1.U_STAT                                                        |    <0.001 |
|               reg_88d                                                                       |    <0.001 |
|                 I_EN_STAT_EQ1.U_STAT                                                        |    <0.001 |
|               reg_890                                                                       |    <0.001 |
|                 I_EN_STAT_EQ1.U_STAT                                                        |    <0.001 |
|               reg_9                                                                         |    <0.001 |
|                 I_EN_STAT_EQ1.U_STAT                                                        |    <0.001 |
|               reg_srl_fff                                                                   |    <0.001 |
|               reg_stream_ffd                                                                |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                          |    <0.001 |
|               reg_stream_ffe                                                                |    <0.001 |
|                 I_EN_STAT_EQ1.U_STAT                                                        |    <0.001 |
|             u_ila_reset_ctrl                                                                |    <0.001 |
|               arm_detection_inst                                                            |    <0.001 |
|               asyncrounous_transfer.arm_in_transfer_inst                                    |    <0.001 |
|               asyncrounous_transfer.arm_out_transfer_inst                                   |    <0.001 |
|               asyncrounous_transfer.halt_in_transfer_inst                                   |    <0.001 |
|               asyncrounous_transfer.halt_out_transfer_inst                                  |    <0.001 |
|               halt_detection_inst                                                           |    <0.001 |
|             u_trig                                                                          |     0.009 |
|               N_DDR_TC.N_DDR_TC_INST[0].U_TC                                                |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                     |    <0.001 |
|                   DUT                                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                            |    <0.001 |
|                       u_srlA                                                                |    <0.001 |
|                       u_srlB                                                                |    <0.001 |
|                       u_srlC                                                                |    <0.001 |
|                       u_srlD                                                                |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                            |    <0.001 |
|                       u_srlA                                                                |    <0.001 |
|                       u_srlB                                                                |    <0.001 |
|                       u_srlC                                                                |    <0.001 |
|                       u_srlD                                                                |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                            |    <0.001 |
|                       u_srlA                                                                |    <0.001 |
|                       u_srlB                                                                |    <0.001 |
|                       u_srlC                                                                |    <0.001 |
|                       u_srlD                                                                |    <0.001 |
|               U_TM                                                                          |     0.008 |
|                 N_DDR_MODE.G_NMU[0].U_M                                                     |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |    <0.001 |
|                     DUT                                                                     |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |    <0.001 |
|                         u_srlA                                                              |    <0.001 |
|                         u_srlB                                                              |    <0.001 |
|                         u_srlC                                                              |    <0.001 |
|                         u_srlD                                                              |    <0.001 |
|                 N_DDR_MODE.G_NMU[10].U_M                                                    |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |    <0.001 |
|                     DUT                                                                     |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |    <0.001 |
|                         u_srlA                                                              |    <0.001 |
|                         u_srlB                                                              |    <0.001 |
|                         u_srlC                                                              |    <0.001 |
|                         u_srlD                                                              |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                          |    <0.001 |
|                         u_srlA                                                              |    <0.001 |
|                         u_srlB                                                              |    <0.001 |
|                         u_srlC                                                              |    <0.001 |
|                         u_srlD                                                              |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                          |    <0.001 |
|                         u_srlA                                                              |    <0.001 |
|                         u_srlB                                                              |    <0.001 |
|                         u_srlC                                                              |    <0.001 |
|                         u_srlD                                                              |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                          |    <0.001 |
|                         u_srlA                                                              |    <0.001 |
|                         u_srlB                                                              |    <0.001 |
|                         u_srlC                                                              |    <0.001 |
|                         u_srlD                                                              |    <0.001 |
|                 N_DDR_MODE.G_NMU[11].U_M                                                    |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |    <0.001 |
|                     DUT                                                                     |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |    <0.001 |
|                         u_srlA                                                              |    <0.001 |
|                         u_srlB                                                              |    <0.001 |
|                         u_srlC                                                              |    <0.001 |
|                         u_srlD                                                              |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                          |    <0.001 |
|                         u_srlA                                                              |    <0.001 |
|                         u_srlB                                                              |    <0.001 |
|                         u_srlC                                                              |    <0.001 |
|                         u_srlD                                                              |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                          |    <0.001 |
|                         u_srlA                                                              |    <0.001 |
|                         u_srlB                                                              |    <0.001 |
|                         u_srlC                                                              |    <0.001 |
|                         u_srlD                                                              |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                          |    <0.001 |
|                         u_srlA                                                              |    <0.001 |
|                         u_srlB                                                              |    <0.001 |
|                         u_srlC                                                              |    <0.001 |
|                         u_srlD                                                              |    <0.001 |
|                 N_DDR_MODE.G_NMU[12].U_M                                                    |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |    <0.001 |
|                     DUT                                                                     |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |    <0.001 |
|                         u_srlA                                                              |    <0.001 |
|                         u_srlB                                                              |    <0.001 |
|                         u_srlC                                                              |    <0.001 |
|                         u_srlD                                                              |    <0.001 |
|                 N_DDR_MODE.G_NMU[13].U_M                                                    |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |    <0.001 |
|                     DUT                                                                     |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |    <0.001 |
|                         u_srlA                                                              |    <0.001 |
|                         u_srlB                                                              |    <0.001 |
|                         u_srlC                                                              |    <0.001 |
|                         u_srlD                                                              |    <0.001 |
|                 N_DDR_MODE.G_NMU[14].U_M                                                    |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |    <0.001 |
|                     DUT                                                                     |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |    <0.001 |
|                         u_srlA                                                              |    <0.001 |
|                         u_srlB                                                              |    <0.001 |
|                         u_srlC                                                              |    <0.001 |
|                         u_srlD                                                              |    <0.001 |
|                 N_DDR_MODE.G_NMU[15].U_M                                                    |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |    <0.001 |
|                     DUT                                                                     |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |    <0.001 |
|                         u_srlA                                                              |    <0.001 |
|                         u_srlB                                                              |    <0.001 |
|                         u_srlC                                                              |    <0.001 |
|                         u_srlD                                                              |    <0.001 |
|                 N_DDR_MODE.G_NMU[16].U_M                                                    |     0.002 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |     0.002 |
|                     DUT                                                                     |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |    <0.001 |
|                         u_srlA                                                              |    <0.001 |
|                         u_srlB                                                              |    <0.001 |
|                         u_srlC                                                              |    <0.001 |
|                         u_srlD                                                              |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                          |    <0.001 |
|                         u_srlA                                                              |    <0.001 |
|                         u_srlB                                                              |    <0.001 |
|                         u_srlC                                                              |    <0.001 |
|                         u_srlD                                                              |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                          |    <0.001 |
|                         u_srlA                                                              |    <0.001 |
|                         u_srlB                                                              |    <0.001 |
|                         u_srlC                                                              |    <0.001 |
|                         u_srlD                                                              |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                          |    <0.001 |
|                         u_srlA                                                              |    <0.001 |
|                         u_srlB                                                              |    <0.001 |
|                         u_srlC                                                              |    <0.001 |
|                         u_srlD                                                              |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                          |    <0.001 |
|                         u_srlA                                                              |    <0.001 |
|                         u_srlB                                                              |    <0.001 |
|                         u_srlC                                                              |    <0.001 |
|                         u_srlD                                                              |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                          |    <0.001 |
|                         u_srlA                                                              |    <0.001 |
|                         u_srlB                                                              |    <0.001 |
|                         u_srlC                                                              |    <0.001 |
|                         u_srlD                                                              |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                          |    <0.001 |
|                         u_srlA                                                              |    <0.001 |
|                         u_srlB                                                              |    <0.001 |
|                         u_srlC                                                              |    <0.001 |
|                         u_srlD                                                              |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                          |    <0.001 |
|                         u_srlA                                                              |    <0.001 |
|                         u_srlB                                                              |    <0.001 |
|                         u_srlC                                                              |    <0.001 |
|                         u_srlD                                                              |    <0.001 |
|                 N_DDR_MODE.G_NMU[17].U_M                                                    |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |    <0.001 |
|                     DUT                                                                     |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |    <0.001 |
|                         u_srlA                                                              |    <0.001 |
|                         u_srlB                                                              |    <0.001 |
|                         u_srlC                                                              |    <0.001 |
|                         u_srlD                                                              |    <0.001 |
|                 N_DDR_MODE.G_NMU[18].U_M                                                    |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |    <0.001 |
|                     DUT                                                                     |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |    <0.001 |
|                         u_srlA                                                              |    <0.001 |
|                         u_srlB                                                              |    <0.001 |
|                         u_srlC                                                              |    <0.001 |
|                         u_srlD                                                              |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                          |    <0.001 |
|                         u_srlA                                                              |    <0.001 |
|                         u_srlB                                                              |    <0.001 |
|                         u_srlC                                                              |    <0.001 |
|                         u_srlD                                                              |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                          |    <0.001 |
|                         u_srlA                                                              |    <0.001 |
|                         u_srlB                                                              |    <0.001 |
|                         u_srlC                                                              |    <0.001 |
|                         u_srlD                                                              |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                          |    <0.001 |
|                         u_srlA                                                              |    <0.001 |
|                         u_srlB                                                              |    <0.001 |
|                         u_srlC                                                              |    <0.001 |
|                         u_srlD                                                              |    <0.001 |
|                 N_DDR_MODE.G_NMU[1].U_M                                                     |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |    <0.001 |
|                     DUT                                                                     |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |    <0.001 |
|                         u_srlA                                                              |    <0.001 |
|                         u_srlB                                                              |    <0.001 |
|                         u_srlC                                                              |    <0.001 |
|                         u_srlD                                                              |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                          |    <0.001 |
|                         u_srlA                                                              |    <0.001 |
|                         u_srlB                                                              |    <0.001 |
|                         u_srlC                                                              |    <0.001 |
|                         u_srlD                                                              |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                          |    <0.001 |
|                         u_srlA                                                              |    <0.001 |
|                         u_srlB                                                              |    <0.001 |
|                         u_srlC                                                              |    <0.001 |
|                         u_srlD                                                              |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                          |    <0.001 |
|                         u_srlA                                                              |    <0.001 |
|                         u_srlB                                                              |    <0.001 |
|                         u_srlC                                                              |    <0.001 |
|                         u_srlD                                                              |    <0.001 |
|                 N_DDR_MODE.G_NMU[2].U_M                                                     |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |    <0.001 |
|                     DUT                                                                     |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |    <0.001 |
|                         u_srlA                                                              |    <0.001 |
|                         u_srlB                                                              |    <0.001 |
|                         u_srlC                                                              |    <0.001 |
|                         u_srlD                                                              |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                          |    <0.001 |
|                         u_srlA                                                              |    <0.001 |
|                         u_srlB                                                              |    <0.001 |
|                         u_srlC                                                              |    <0.001 |
|                         u_srlD                                                              |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                          |    <0.001 |
|                         u_srlA                                                              |    <0.001 |
|                         u_srlB                                                              |    <0.001 |
|                         u_srlC                                                              |    <0.001 |
|                         u_srlD                                                              |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                          |    <0.001 |
|                         u_srlA                                                              |    <0.001 |
|                         u_srlB                                                              |    <0.001 |
|                         u_srlC                                                              |    <0.001 |
|                         u_srlD                                                              |    <0.001 |
|                 N_DDR_MODE.G_NMU[3].U_M                                                     |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |    <0.001 |
|                     DUT                                                                     |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |    <0.001 |
|                         u_srlA                                                              |    <0.001 |
|                         u_srlB                                                              |    <0.001 |
|                         u_srlC                                                              |    <0.001 |
|                         u_srlD                                                              |    <0.001 |
|                 N_DDR_MODE.G_NMU[4].U_M                                                     |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |    <0.001 |
|                     DUT                                                                     |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |    <0.001 |
|                         u_srlA                                                              |    <0.001 |
|                         u_srlB                                                              |    <0.001 |
|                         u_srlC                                                              |    <0.001 |
|                         u_srlD                                                              |    <0.001 |
|                 N_DDR_MODE.G_NMU[5].U_M                                                     |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |    <0.001 |
|                     DUT                                                                     |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |    <0.001 |
|                         u_srlA                                                              |    <0.001 |
|                         u_srlB                                                              |    <0.001 |
|                         u_srlC                                                              |    <0.001 |
|                         u_srlD                                                              |    <0.001 |
|                 N_DDR_MODE.G_NMU[6].U_M                                                     |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |    <0.001 |
|                     DUT                                                                     |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |    <0.001 |
|                         u_srlA                                                              |    <0.001 |
|                         u_srlB                                                              |    <0.001 |
|                         u_srlC                                                              |    <0.001 |
|                         u_srlD                                                              |    <0.001 |
|                 N_DDR_MODE.G_NMU[7].U_M                                                     |     0.002 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |     0.002 |
|                     DUT                                                                     |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |    <0.001 |
|                         u_srlA                                                              |    <0.001 |
|                         u_srlB                                                              |    <0.001 |
|                         u_srlC                                                              |    <0.001 |
|                         u_srlD                                                              |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                          |    <0.001 |
|                         u_srlA                                                              |    <0.001 |
|                         u_srlB                                                              |    <0.001 |
|                         u_srlC                                                              |    <0.001 |
|                         u_srlD                                                              |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                          |    <0.001 |
|                         u_srlA                                                              |    <0.001 |
|                         u_srlB                                                              |    <0.001 |
|                         u_srlC                                                              |    <0.001 |
|                         u_srlD                                                              |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                          |    <0.001 |
|                         u_srlA                                                              |    <0.001 |
|                         u_srlB                                                              |    <0.001 |
|                         u_srlC                                                              |    <0.001 |
|                         u_srlD                                                              |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                          |    <0.001 |
|                         u_srlA                                                              |    <0.001 |
|                         u_srlB                                                              |    <0.001 |
|                         u_srlC                                                              |    <0.001 |
|                         u_srlD                                                              |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                          |    <0.001 |
|                         u_srlA                                                              |    <0.001 |
|                         u_srlB                                                              |    <0.001 |
|                         u_srlC                                                              |    <0.001 |
|                         u_srlD                                                              |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                          |    <0.001 |
|                         u_srlA                                                              |    <0.001 |
|                         u_srlB                                                              |    <0.001 |
|                         u_srlC                                                              |    <0.001 |
|                         u_srlD                                                              |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                          |    <0.001 |
|                         u_srlA                                                              |    <0.001 |
|                         u_srlB                                                              |    <0.001 |
|                         u_srlC                                                              |    <0.001 |
|                         u_srlD                                                              |    <0.001 |
|                 N_DDR_MODE.G_NMU[8].U_M                                                     |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |    <0.001 |
|                     DUT                                                                     |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |    <0.001 |
|                         u_srlA                                                              |    <0.001 |
|                         u_srlB                                                              |    <0.001 |
|                         u_srlC                                                              |    <0.001 |
|                         u_srlD                                                              |    <0.001 |
|                 N_DDR_MODE.G_NMU[9].U_M                                                     |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |    <0.001 |
|                     DUT                                                                     |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |    <0.001 |
|                         u_srlA                                                              |    <0.001 |
|                         u_srlB                                                              |    <0.001 |
|                         u_srlC                                                              |    <0.001 |
|                         u_srlD                                                              |    <0.001 |
|             xsdb_memory_read_inst                                                           |     0.002 |
|     your_instance_name                                                                      |     1.449 |
|       inst                                                                                  |     1.449 |
|         u_ddr4_infrastructure                                                               |     0.118 |
|         u_ddr4_mem_intfc                                                                    |     1.278 |
|           u_ddr_cal_riu                                                                     |     0.045 |
|             mcs0                                                                            |     0.044 |
|               inst                                                                          |     0.044 |
|                 dlmb                                                                        |    <0.001 |
|                   U0                                                                        |    <0.001 |
|                 dlmb_cntlr                                                                  |    <0.001 |
|                   U0                                                                        |    <0.001 |
|                     lmb_mux_I                                                               |    <0.001 |
|                       one_lmb.pselect_mask_lmb                                              |    <0.001 |
|                 ilmb                                                                        |    <0.001 |
|                   U0                                                                        |    <0.001 |
|                 ilmb_cntlr                                                                  |    <0.001 |
|                   U0                                                                        |    <0.001 |
|                 iomodule_0                                                                  |    <0.001 |
|                   U0                                                                        |    <0.001 |
|                 lmb_bram_I                                                                  |     0.012 |
|                   U0                                                                        |     0.012 |
|                     inst_blk_mem_gen                                                        |     0.012 |
|                       gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen                 |     0.012 |
|                         valid.cstr                                                          |     0.012 |
|                           ramloop[0].ram.r                                                  |    <0.001 |
|                             prim_noinit.ram                                                 |    <0.001 |
|                           ramloop[10].ram.r                                                 |    <0.001 |
|                             prim_noinit.ram                                                 |    <0.001 |
|                           ramloop[11].ram.r                                                 |    <0.001 |
|                             prim_noinit.ram                                                 |    <0.001 |
|                           ramloop[12].ram.r                                                 |    <0.001 |
|                             prim_noinit.ram                                                 |    <0.001 |
|                           ramloop[13].ram.r                                                 |    <0.001 |
|                             prim_noinit.ram                                                 |    <0.001 |
|                           ramloop[14].ram.r                                                 |    <0.001 |
|                             prim_noinit.ram                                                 |    <0.001 |
|                           ramloop[15].ram.r                                                 |    <0.001 |
|                             prim_noinit.ram                                                 |    <0.001 |
|                           ramloop[1].ram.r                                                  |    <0.001 |
|                             prim_noinit.ram                                                 |    <0.001 |
|                           ramloop[2].ram.r                                                  |    <0.001 |
|                             prim_noinit.ram                                                 |    <0.001 |
|                           ramloop[3].ram.r                                                  |    <0.001 |
|                             prim_noinit.ram                                                 |    <0.001 |
|                           ramloop[4].ram.r                                                  |    <0.001 |
|                             prim_noinit.ram                                                 |    <0.001 |
|                           ramloop[5].ram.r                                                  |    <0.001 |
|                             prim_noinit.ram                                                 |    <0.001 |
|                           ramloop[6].ram.r                                                  |    <0.001 |
|                             prim_noinit.ram                                                 |    <0.001 |
|                           ramloop[7].ram.r                                                  |    <0.001 |
|                             prim_noinit.ram                                                 |    <0.001 |
|                           ramloop[8].ram.r                                                  |    <0.001 |
|                             prim_noinit.ram                                                 |    <0.001 |
|                           ramloop[9].ram.r                                                  |    <0.001 |
|                             prim_noinit.ram                                                 |    <0.001 |
|                 microblaze_I                                                                |     0.023 |
|                   U0                                                                        |     0.023 |
|                     MicroBlaze_Core_I                                                       |     0.023 |
|                       Performance.Core                                                      |     0.023 |
|                         Data_Flow_I                                                         |     0.014 |
|                           ALU_I                                                             |     0.004 |
|                             Use_Carry_Decoding.CarryIn_MUXCY                                |     0.001 |
|                             Using_FPGA.ALL_Bits[0].ALU_Bit_I1                               |    <0.001 |
|                               Last_Bit.I_ALU_LUT_2                                          |    <0.001 |
|                               Last_Bit.I_ALU_LUT_V5                                         |    <0.001 |
|                               Last_Bit.MULT_AND_I                                           |    <0.001 |
|                               Last_Bit.MUXCY_XOR_I                                          |     0.000 |
|                               Last_Bit.Pre_MUXCY_I                                          |    <0.001 |
|                             Using_FPGA.ALL_Bits[10].ALU_Bit_I1                              |    <0.001 |
|                               Not_Last_Bit.I_ALU_LUT_V5                                     |    <0.001 |
|                                 Using_FPGA.Native                                           |    <0.001 |
|                               Not_Last_Bit.MUXCY_XOR_I                                      |    <0.001 |
|                             Using_FPGA.ALL_Bits[11].ALU_Bit_I1                              |    <0.001 |
|                               Not_Last_Bit.I_ALU_LUT_V5                                     |    <0.001 |
|                                 Using_FPGA.Native                                           |    <0.001 |
|                               Not_Last_Bit.MUXCY_XOR_I                                      |    <0.001 |
|                             Using_FPGA.ALL_Bits[12].ALU_Bit_I1                              |    <0.001 |
|                               Not_Last_Bit.I_ALU_LUT_V5                                     |    <0.001 |
|                                 Using_FPGA.Native                                           |    <0.001 |
|                               Not_Last_Bit.MUXCY_XOR_I                                      |    <0.001 |
|                             Using_FPGA.ALL_Bits[13].ALU_Bit_I1                              |    <0.001 |
|                               Not_Last_Bit.I_ALU_LUT_V5                                     |    <0.001 |
|                                 Using_FPGA.Native                                           |    <0.001 |
|                               Not_Last_Bit.MUXCY_XOR_I                                      |    <0.001 |
|                             Using_FPGA.ALL_Bits[14].ALU_Bit_I1                              |    <0.001 |
|                               Not_Last_Bit.I_ALU_LUT_V5                                     |    <0.001 |
|                                 Using_FPGA.Native                                           |    <0.001 |
|                               Not_Last_Bit.MUXCY_XOR_I                                      |    <0.001 |
|                             Using_FPGA.ALL_Bits[15].ALU_Bit_I1                              |    <0.001 |
|                               Not_Last_Bit.I_ALU_LUT_V5                                     |    <0.001 |
|                                 Using_FPGA.Native                                           |    <0.001 |
|                               Not_Last_Bit.MUXCY_XOR_I                                      |    <0.001 |
|                             Using_FPGA.ALL_Bits[16].ALU_Bit_I1                              |    <0.001 |
|                               Not_Last_Bit.I_ALU_LUT_V5                                     |    <0.001 |
|                                 Using_FPGA.Native                                           |    <0.001 |
|                               Not_Last_Bit.MUXCY_XOR_I                                      |    <0.001 |
|                             Using_FPGA.ALL_Bits[17].ALU_Bit_I1                              |    <0.001 |
|                               Not_Last_Bit.I_ALU_LUT_V5                                     |    <0.001 |
|                                 Using_FPGA.Native                                           |    <0.001 |
|                               Not_Last_Bit.MUXCY_XOR_I                                      |    <0.001 |
|                             Using_FPGA.ALL_Bits[18].ALU_Bit_I1                              |    <0.001 |
|                               Not_Last_Bit.I_ALU_LUT_V5                                     |    <0.001 |
|                                 Using_FPGA.Native                                           |    <0.001 |
|                               Not_Last_Bit.MUXCY_XOR_I                                      |    <0.001 |
|                             Using_FPGA.ALL_Bits[19].ALU_Bit_I1                              |    <0.001 |
|                               Not_Last_Bit.I_ALU_LUT_V5                                     |    <0.001 |
|                                 Using_FPGA.Native                                           |    <0.001 |
|                               Not_Last_Bit.MUXCY_XOR_I                                      |    <0.001 |
|                             Using_FPGA.ALL_Bits[1].ALU_Bit_I1                               |    <0.001 |
|                               Not_Last_Bit.I_ALU_LUT_V5                                     |    <0.001 |
|                                 Using_FPGA.Native                                           |    <0.001 |
|                               Not_Last_Bit.MUXCY_XOR_I                                      |    <0.001 |
|                             Using_FPGA.ALL_Bits[20].ALU_Bit_I1                              |    <0.001 |
|                               Not_Last_Bit.I_ALU_LUT_V5                                     |    <0.001 |
|                                 Using_FPGA.Native                                           |    <0.001 |
|                               Not_Last_Bit.MUXCY_XOR_I                                      |    <0.001 |
|                             Using_FPGA.ALL_Bits[21].ALU_Bit_I1                              |    <0.001 |
|                               Not_Last_Bit.I_ALU_LUT_V5                                     |    <0.001 |
|                                 Using_FPGA.Native                                           |    <0.001 |
|                               Not_Last_Bit.MUXCY_XOR_I                                      |    <0.001 |
|                             Using_FPGA.ALL_Bits[22].ALU_Bit_I1                              |    <0.001 |
|                               Not_Last_Bit.I_ALU_LUT_V5                                     |    <0.001 |
|                                 Using_FPGA.Native                                           |    <0.001 |
|                               Not_Last_Bit.MUXCY_XOR_I                                      |    <0.001 |
|                             Using_FPGA.ALL_Bits[23].ALU_Bit_I1                              |    <0.001 |
|                               Not_Last_Bit.I_ALU_LUT_V5                                     |    <0.001 |
|                                 Using_FPGA.Native                                           |    <0.001 |
|                               Not_Last_Bit.MUXCY_XOR_I                                      |    <0.001 |
|                             Using_FPGA.ALL_Bits[24].ALU_Bit_I1                              |     0.002 |
|                               Not_Last_Bit.I_ALU_LUT_V5                                     |    <0.001 |
|                                 Using_FPGA.Native                                           |    <0.001 |
|                               Not_Last_Bit.MUXCY_XOR_I                                      |     0.002 |
|                             Using_FPGA.ALL_Bits[25].ALU_Bit_I1                              |    <0.001 |
|                               Not_Last_Bit.I_ALU_LUT_V5                                     |    <0.001 |
|                                 Using_FPGA.Native                                           |    <0.001 |
|                               Not_Last_Bit.MUXCY_XOR_I                                      |     0.000 |
|                             Using_FPGA.ALL_Bits[26].ALU_Bit_I1                              |    <0.001 |
|                               Not_Last_Bit.I_ALU_LUT_V5                                     |    <0.001 |
|                                 Using_FPGA.Native                                           |    <0.001 |
|                               Not_Last_Bit.MUXCY_XOR_I                                      |     0.000 |
|                             Using_FPGA.ALL_Bits[27].ALU_Bit_I1                              |    <0.001 |
|                               Not_Last_Bit.I_ALU_LUT_V5                                     |    <0.001 |
|                                 Using_FPGA.Native                                           |    <0.001 |
|                               Not_Last_Bit.MUXCY_XOR_I                                      |     0.000 |
|                             Using_FPGA.ALL_Bits[28].ALU_Bit_I1                              |    <0.001 |
|                               Not_Last_Bit.I_ALU_LUT_V5                                     |    <0.001 |
|                                 Using_FPGA.Native                                           |    <0.001 |
|                               Not_Last_Bit.MUXCY_XOR_I                                      |     0.000 |
|                             Using_FPGA.ALL_Bits[29].ALU_Bit_I1                              |    <0.001 |
|                               Not_Last_Bit.I_ALU_LUT_V5                                     |    <0.001 |
|                                 Using_FPGA.Native                                           |    <0.001 |
|                               Not_Last_Bit.MUXCY_XOR_I                                      |     0.000 |
|                             Using_FPGA.ALL_Bits[2].ALU_Bit_I1                               |    <0.001 |
|                               Not_Last_Bit.I_ALU_LUT_V5                                     |    <0.001 |
|                                 Using_FPGA.Native                                           |    <0.001 |
|                               Not_Last_Bit.MUXCY_XOR_I                                      |    <0.001 |
|                             Using_FPGA.ALL_Bits[30].ALU_Bit_I1                              |    <0.001 |
|                               Not_Last_Bit.I_ALU_LUT_V5                                     |    <0.001 |
|                                 Using_FPGA.Native                                           |    <0.001 |
|                               Not_Last_Bit.MUXCY_XOR_I                                      |     0.000 |
|                             Using_FPGA.ALL_Bits[31].ALU_Bit_I1                              |    <0.001 |
|                               Not_Last_Bit.I_ALU_LUT_V5                                     |    <0.001 |
|                                 Using_FPGA.Native                                           |    <0.001 |
|                               Not_Last_Bit.MUXCY_XOR_I                                      |     0.000 |
|                             Using_FPGA.ALL_Bits[3].ALU_Bit_I1                               |    <0.001 |
|                               Not_Last_Bit.I_ALU_LUT_V5                                     |    <0.001 |
|                                 Using_FPGA.Native                                           |    <0.001 |
|                               Not_Last_Bit.MUXCY_XOR_I                                      |    <0.001 |
|                             Using_FPGA.ALL_Bits[4].ALU_Bit_I1                               |    <0.001 |
|                               Not_Last_Bit.I_ALU_LUT_V5                                     |    <0.001 |
|                                 Using_FPGA.Native                                           |    <0.001 |
|                               Not_Last_Bit.MUXCY_XOR_I                                      |    <0.001 |
|                             Using_FPGA.ALL_Bits[5].ALU_Bit_I1                               |    <0.001 |
|                               Not_Last_Bit.I_ALU_LUT_V5                                     |    <0.001 |
|                                 Using_FPGA.Native                                           |    <0.001 |
|                               Not_Last_Bit.MUXCY_XOR_I                                      |    <0.001 |
|                             Using_FPGA.ALL_Bits[6].ALU_Bit_I1                               |    <0.001 |
|                               Not_Last_Bit.I_ALU_LUT_V5                                     |    <0.001 |
|                                 Using_FPGA.Native                                           |    <0.001 |
|                               Not_Last_Bit.MUXCY_XOR_I                                      |    <0.001 |
|                             Using_FPGA.ALL_Bits[7].ALU_Bit_I1                               |    <0.001 |
|                               Not_Last_Bit.I_ALU_LUT_V5                                     |    <0.001 |
|                                 Using_FPGA.Native                                           |    <0.001 |
|                               Not_Last_Bit.MUXCY_XOR_I                                      |    <0.001 |
|                             Using_FPGA.ALL_Bits[8].ALU_Bit_I1                               |    <0.001 |
|                               Not_Last_Bit.I_ALU_LUT_V5                                     |    <0.001 |
|                                 Using_FPGA.Native                                           |    <0.001 |
|                               Not_Last_Bit.MUXCY_XOR_I                                      |    <0.001 |
|                             Using_FPGA.ALL_Bits[9].ALU_Bit_I1                               |    <0.001 |
|                               Not_Last_Bit.I_ALU_LUT_V5                                     |    <0.001 |
|                                 Using_FPGA.Native                                           |    <0.001 |
|                               Not_Last_Bit.MUXCY_XOR_I                                      |    <0.001 |
|                           Barrel_Shifter_I                                                  |     0.002 |
|                             Use_HW_BS.Using_BitField.Res_Bits[0].MEM_Res_LUT6               |    <0.001 |
|                             Use_HW_BS.Using_BitField.Res_Bits[10].MEM_Res_LUT6              |    <0.001 |
|                             Use_HW_BS.Using_BitField.Res_Bits[11].MEM_Res_LUT6              |    <0.001 |
|                             Use_HW_BS.Using_BitField.Res_Bits[12].MEM_Res_LUT6              |    <0.001 |
|                             Use_HW_BS.Using_BitField.Res_Bits[13].MEM_Res_LUT6              |    <0.001 |
|                             Use_HW_BS.Using_BitField.Res_Bits[14].MEM_Res_LUT6              |    <0.001 |
|                             Use_HW_BS.Using_BitField.Res_Bits[15].MEM_Res_LUT6              |    <0.001 |
|                             Use_HW_BS.Using_BitField.Res_Bits[16].MEM_Res_LUT6              |    <0.001 |
|                             Use_HW_BS.Using_BitField.Res_Bits[17].MEM_Res_LUT6              |    <0.001 |
|                             Use_HW_BS.Using_BitField.Res_Bits[18].MEM_Res_LUT6              |    <0.001 |
|                             Use_HW_BS.Using_BitField.Res_Bits[19].MEM_Res_LUT6              |    <0.001 |
|                             Use_HW_BS.Using_BitField.Res_Bits[1].MEM_Res_LUT6               |    <0.001 |
|                             Use_HW_BS.Using_BitField.Res_Bits[20].MEM_Res_LUT6              |    <0.001 |
|                             Use_HW_BS.Using_BitField.Res_Bits[21].MEM_Res_LUT6              |    <0.001 |
|                             Use_HW_BS.Using_BitField.Res_Bits[22].MEM_Res_LUT6              |    <0.001 |
|                             Use_HW_BS.Using_BitField.Res_Bits[23].MEM_Res_LUT6              |    <0.001 |
|                             Use_HW_BS.Using_BitField.Res_Bits[24].MEM_Res_LUT6              |    <0.001 |
|                             Use_HW_BS.Using_BitField.Res_Bits[25].MEM_Res_LUT6              |    <0.001 |
|                             Use_HW_BS.Using_BitField.Res_Bits[26].MEM_Res_LUT6              |    <0.001 |
|                             Use_HW_BS.Using_BitField.Res_Bits[27].MEM_Res_LUT6              |    <0.001 |
|                             Use_HW_BS.Using_BitField.Res_Bits[28].MEM_Res_LUT6              |    <0.001 |
|                             Use_HW_BS.Using_BitField.Res_Bits[29].MEM_Res_LUT6              |    <0.001 |
|                             Use_HW_BS.Using_BitField.Res_Bits[2].MEM_Res_LUT6               |    <0.001 |
|                             Use_HW_BS.Using_BitField.Res_Bits[30].MEM_Res_LUT6              |    <0.001 |
|                             Use_HW_BS.Using_BitField.Res_Bits[31].MEM_Res_LUT6              |    <0.001 |
|                             Use_HW_BS.Using_BitField.Res_Bits[3].MEM_Res_LUT6               |    <0.001 |
|                             Use_HW_BS.Using_BitField.Res_Bits[4].MEM_Res_LUT6               |    <0.001 |
|                             Use_HW_BS.Using_BitField.Res_Bits[5].MEM_Res_LUT6               |    <0.001 |
|                             Use_HW_BS.Using_BitField.Res_Bits[6].MEM_Res_LUT6               |    <0.001 |
|                             Use_HW_BS.Using_BitField.Res_Bits[7].MEM_Res_LUT6               |    <0.001 |
|                             Use_HW_BS.Using_BitField.Res_Bits[8].MEM_Res_LUT6               |    <0.001 |
|                             Use_HW_BS.Using_BitField.Res_Bits[9].MEM_Res_LUT6               |    <0.001 |
|                           Byte_Doublet_Handle_gti_I                                         |    <0.001 |
|                           Data_Flow_Logic_I                                                 |     0.001 |
|                             Gen_Bits[0].MEM_EX_Result_Inst                                  |    <0.001 |
|                             Gen_Bits[10].MEM_EX_Result_Inst                                 |    <0.001 |
|                             Gen_Bits[11].MEM_EX_Result_Inst                                 |    <0.001 |
|                             Gen_Bits[12].MEM_EX_Result_Inst                                 |    <0.001 |
|                             Gen_Bits[13].MEM_EX_Result_Inst                                 |    <0.001 |
|                             Gen_Bits[14].MEM_EX_Result_Inst                                 |    <0.001 |
|                             Gen_Bits[15].MEM_EX_Result_Inst                                 |    <0.001 |
|                             Gen_Bits[16].MEM_EX_Result_Inst                                 |    <0.001 |
|                             Gen_Bits[17].MEM_EX_Result_Inst                                 |    <0.001 |
|                             Gen_Bits[18].MEM_EX_Result_Inst                                 |    <0.001 |
|                             Gen_Bits[19].MEM_EX_Result_Inst                                 |    <0.001 |
|                             Gen_Bits[1].MEM_EX_Result_Inst                                  |    <0.001 |
|                             Gen_Bits[20].MEM_EX_Result_Inst                                 |    <0.001 |
|                             Gen_Bits[21].MEM_EX_Result_Inst                                 |    <0.001 |
|                             Gen_Bits[22].MEM_EX_Result_Inst                                 |    <0.001 |
|                             Gen_Bits[23].MEM_EX_Result_Inst                                 |    <0.001 |
|                             Gen_Bits[24].MEM_EX_Result_Inst                                 |    <0.001 |
|                             Gen_Bits[25].MEM_EX_Result_Inst                                 |    <0.001 |
|                             Gen_Bits[26].MEM_EX_Result_Inst                                 |    <0.001 |
|                             Gen_Bits[27].MEM_EX_Result_Inst                                 |    <0.001 |
|                             Gen_Bits[28].MEM_EX_Result_Inst                                 |    <0.001 |
|                             Gen_Bits[29].MEM_EX_Result_Inst                                 |    <0.001 |
|                             Gen_Bits[2].MEM_EX_Result_Inst                                  |    <0.001 |
|                             Gen_Bits[30].MEM_EX_Result_Inst                                 |    <0.001 |
|                             Gen_Bits[31].MEM_EX_Result_Inst                                 |    <0.001 |
|                             Gen_Bits[3].MEM_EX_Result_Inst                                  |    <0.001 |
|                             Gen_Bits[4].MEM_EX_Result_Inst                                  |    <0.001 |
|                             Gen_Bits[5].MEM_EX_Result_Inst                                  |    <0.001 |
|                             Gen_Bits[6].MEM_EX_Result_Inst                                  |    <0.001 |
|                             Gen_Bits[7].MEM_EX_Result_Inst                                  |    <0.001 |
|                             Gen_Bits[8].MEM_EX_Result_Inst                                  |    <0.001 |
|                             Gen_Bits[9].MEM_EX_Result_Inst                                  |    <0.001 |
|                           MUL_Unit_I                                                        |    <0.001 |
|                             Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I2     |    <0.001 |
|                               Using_DSP48E1.DSP48E1_I1                                      |    <0.001 |
|                             Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I3     |    <0.001 |
|                               Using_DSP48E1.DSP48E1_I1                                      |    <0.001 |
|                             Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1              |    <0.001 |
|                               Using_DSP48E1.DSP48E1_I1                                      |    <0.001 |
|                           Operand_Select_I                                                  |     0.002 |
|                             Gen_Bit[0].MUXF7_I1                                             |    <0.001 |
|                             Gen_Bit[10].MUXF7_I1                                            |    <0.001 |
|                             Gen_Bit[11].MUXF7_I1                                            |    <0.001 |
|                             Gen_Bit[12].MUXF7_I1                                            |    <0.001 |
|                             Gen_Bit[13].MUXF7_I1                                            |    <0.001 |
|                             Gen_Bit[14].MUXF7_I1                                            |    <0.001 |
|                             Gen_Bit[15].MUXF7_I1                                            |    <0.001 |
|                             Gen_Bit[16].MUXF7_I1                                            |    <0.001 |
|                             Gen_Bit[17].MUXF7_I1                                            |    <0.001 |
|                             Gen_Bit[18].MUXF7_I1                                            |    <0.001 |
|                             Gen_Bit[19].MUXF7_I1                                            |    <0.001 |
|                             Gen_Bit[1].MUXF7_I1                                             |    <0.001 |
|                             Gen_Bit[20].MUXF7_I1                                            |    <0.001 |
|                             Gen_Bit[21].MUXF7_I1                                            |    <0.001 |
|                             Gen_Bit[22].MUXF7_I1                                            |    <0.001 |
|                             Gen_Bit[23].MUXF7_I1                                            |    <0.001 |
|                             Gen_Bit[24].MUXF7_I1                                            |    <0.001 |
|                             Gen_Bit[25].MUXF7_I1                                            |    <0.001 |
|                             Gen_Bit[26].MUXF7_I1                                            |    <0.001 |
|                             Gen_Bit[27].MUXF7_I1                                            |    <0.001 |
|                             Gen_Bit[28].MUXF7_I1                                            |    <0.001 |
|                             Gen_Bit[29].MUXF7_I1                                            |    <0.001 |
|                             Gen_Bit[2].MUXF7_I1                                             |    <0.001 |
|                             Gen_Bit[30].MUXF7_I1                                            |    <0.001 |
|                             Gen_Bit[31].MUXF7_I1                                            |    <0.001 |
|                             Gen_Bit[3].MUXF7_I1                                             |    <0.001 |
|                             Gen_Bit[4].MUXF7_I1                                             |    <0.001 |
|                             Gen_Bit[5].MUXF7_I1                                             |    <0.001 |
|                             Gen_Bit[6].MUXF7_I1                                             |    <0.001 |
|                             Gen_Bit[7].MUXF7_I1                                             |    <0.001 |
|                             Gen_Bit[8].MUXF7_I1                                             |    <0.001 |
|                             Gen_Bit[9].MUXF7_I1                                             |    <0.001 |
|                           Register_File_I                                                   |     0.003 |
|                             Using_LUT6.All_RAM32M[0].ram32m_i                               |    <0.001 |
|                               Using_FPGA.Native                                             |    <0.001 |
|                             Using_LUT6.All_RAM32M[10].ram32m_i                              |    <0.001 |
|                               Using_FPGA.Native                                             |    <0.001 |
|                             Using_LUT6.All_RAM32M[11].ram32m_i                              |    <0.001 |
|                               Using_FPGA.Native                                             |    <0.001 |
|                             Using_LUT6.All_RAM32M[12].ram32m_i                              |    <0.001 |
|                               Using_FPGA.Native                                             |    <0.001 |
|                             Using_LUT6.All_RAM32M[13].ram32m_i                              |    <0.001 |
|                               Using_FPGA.Native                                             |    <0.001 |
|                             Using_LUT6.All_RAM32M[14].ram32m_i                              |    <0.001 |
|                               Using_FPGA.Native                                             |    <0.001 |
|                             Using_LUT6.All_RAM32M[15].ram32m_i                              |    <0.001 |
|                               Using_FPGA.Native                                             |    <0.001 |
|                             Using_LUT6.All_RAM32M[1].ram32m_i                               |    <0.001 |
|                               Using_FPGA.Native                                             |    <0.001 |
|                             Using_LUT6.All_RAM32M[2].ram32m_i                               |    <0.001 |
|                               Using_FPGA.Native                                             |    <0.001 |
|                             Using_LUT6.All_RAM32M[3].ram32m_i                               |    <0.001 |
|                               Using_FPGA.Native                                             |    <0.001 |
|                             Using_LUT6.All_RAM32M[4].ram32m_i                               |    <0.001 |
|                               Using_FPGA.Native                                             |    <0.001 |
|                             Using_LUT6.All_RAM32M[5].ram32m_i                               |    <0.001 |
|                               Using_FPGA.Native                                             |    <0.001 |
|                             Using_LUT6.All_RAM32M[6].ram32m_i                               |    <0.001 |
|                               Using_FPGA.Native                                             |    <0.001 |
|                             Using_LUT6.All_RAM32M[7].ram32m_i                               |    <0.001 |
|                               Using_FPGA.Native                                             |    <0.001 |
|                             Using_LUT6.All_RAM32M[8].ram32m_i                               |    <0.001 |
|                               Using_FPGA.Native                                             |    <0.001 |
|                             Using_LUT6.All_RAM32M[9].ram32m_i                               |    <0.001 |
|                               Using_FPGA.Native                                             |    <0.001 |
|                           Shift_Logic_Module_I                                              |     0.000 |
|                           Using_Div_Unit.Div_unit_I1                                        |     0.002 |
|                             FPGA_Impl1.D_Handle[0].MUXCY_XOR_I                              |     0.000 |
|                             FPGA_Impl1.D_Handle[10].MUXCY_XOR_I                             |     0.000 |
|                             FPGA_Impl1.D_Handle[11].MUXCY_XOR_I                             |     0.000 |
|                             FPGA_Impl1.D_Handle[12].MUXCY_XOR_I                             |     0.000 |
|                             FPGA_Impl1.D_Handle[13].MUXCY_XOR_I                             |     0.000 |
|                             FPGA_Impl1.D_Handle[14].MUXCY_XOR_I                             |     0.000 |
|                             FPGA_Impl1.D_Handle[15].MUXCY_XOR_I                             |    <0.001 |
|                             FPGA_Impl1.D_Handle[16].MUXCY_XOR_I                             |     0.000 |
|                             FPGA_Impl1.D_Handle[17].MUXCY_XOR_I                             |     0.000 |
|                             FPGA_Impl1.D_Handle[18].MUXCY_XOR_I                             |     0.000 |
|                             FPGA_Impl1.D_Handle[19].MUXCY_XOR_I                             |     0.000 |
|                             FPGA_Impl1.D_Handle[1].MUXCY_XOR_I                              |     0.000 |
|                             FPGA_Impl1.D_Handle[20].MUXCY_XOR_I                             |     0.000 |
|                             FPGA_Impl1.D_Handle[21].MUXCY_XOR_I                             |     0.000 |
|                             FPGA_Impl1.D_Handle[22].MUXCY_XOR_I                             |     0.000 |
|                             FPGA_Impl1.D_Handle[23].MUXCY_XOR_I                             |    <0.001 |
|                             FPGA_Impl1.D_Handle[24].MUXCY_XOR_I                             |     0.000 |
|                             FPGA_Impl1.D_Handle[25].MUXCY_XOR_I                             |     0.000 |
|                             FPGA_Impl1.D_Handle[26].MUXCY_XOR_I                             |     0.000 |
|                             FPGA_Impl1.D_Handle[27].MUXCY_XOR_I                             |     0.000 |
|                             FPGA_Impl1.D_Handle[28].MUXCY_XOR_I                             |     0.000 |
|                             FPGA_Impl1.D_Handle[29].MUXCY_XOR_I                             |     0.000 |
|                             FPGA_Impl1.D_Handle[2].MUXCY_XOR_I                              |     0.000 |
|                             FPGA_Impl1.D_Handle[30].MUXCY_XOR_I                             |     0.000 |
|                             FPGA_Impl1.D_Handle[31].MUXCY_XOR_I                             |    <0.001 |
|                             FPGA_Impl1.D_Handle[3].MUXCY_XOR_I                              |     0.000 |
|                             FPGA_Impl1.D_Handle[4].MUXCY_XOR_I                              |     0.000 |
|                             FPGA_Impl1.D_Handle[5].MUXCY_XOR_I                              |     0.000 |
|                             FPGA_Impl1.D_Handle[6].MUXCY_XOR_I                              |     0.000 |
|                             FPGA_Impl1.D_Handle[7].MUXCY_XOR_I                              |    <0.001 |
|                             FPGA_Impl1.D_Handle[8].MUXCY_XOR_I                              |     0.000 |
|                             FPGA_Impl1.D_Handle[9].MUXCY_XOR_I                              |     0.000 |
|                             FPGA_Impl2.New_Q_Handle[0].MUXCY_XOR_I                          |    <0.001 |
|                             FPGA_Impl2.New_Q_Handle[0].New_Q_LUT4                           |    <0.001 |
|                             FPGA_Impl2.New_Q_Handle[10].MUXCY_XOR_I                         |     0.000 |
|                             FPGA_Impl2.New_Q_Handle[10].New_Q_LUT4                          |    <0.001 |
|                             FPGA_Impl2.New_Q_Handle[11].MUXCY_XOR_I                         |     0.000 |
|                             FPGA_Impl2.New_Q_Handle[11].New_Q_LUT4                          |    <0.001 |
|                             FPGA_Impl2.New_Q_Handle[12].MUXCY_XOR_I                         |     0.000 |
|                             FPGA_Impl2.New_Q_Handle[12].New_Q_LUT4                          |    <0.001 |
|                             FPGA_Impl2.New_Q_Handle[13].MUXCY_XOR_I                         |     0.000 |
|                             FPGA_Impl2.New_Q_Handle[13].New_Q_LUT4                          |    <0.001 |
|                             FPGA_Impl2.New_Q_Handle[14].MUXCY_XOR_I                         |     0.000 |
|                             FPGA_Impl2.New_Q_Handle[14].New_Q_LUT4                          |    <0.001 |
|                             FPGA_Impl2.New_Q_Handle[15].MUXCY_XOR_I                         |    <0.001 |
|                             FPGA_Impl2.New_Q_Handle[15].New_Q_LUT4                          |    <0.001 |
|                             FPGA_Impl2.New_Q_Handle[16].MUXCY_XOR_I                         |     0.000 |
|                             FPGA_Impl2.New_Q_Handle[16].New_Q_LUT4                          |    <0.001 |
|                             FPGA_Impl2.New_Q_Handle[17].MUXCY_XOR_I                         |     0.000 |
|                             FPGA_Impl2.New_Q_Handle[17].New_Q_LUT4                          |    <0.001 |
|                             FPGA_Impl2.New_Q_Handle[18].MUXCY_XOR_I                         |     0.000 |
|                             FPGA_Impl2.New_Q_Handle[18].New_Q_LUT4                          |    <0.001 |
|                             FPGA_Impl2.New_Q_Handle[19].MUXCY_XOR_I                         |     0.000 |
|                             FPGA_Impl2.New_Q_Handle[19].New_Q_LUT4                          |    <0.001 |
|                             FPGA_Impl2.New_Q_Handle[1].MUXCY_XOR_I                          |     0.000 |
|                             FPGA_Impl2.New_Q_Handle[1].New_Q_LUT4                           |    <0.001 |
|                             FPGA_Impl2.New_Q_Handle[20].MUXCY_XOR_I                         |     0.000 |
|                             FPGA_Impl2.New_Q_Handle[20].New_Q_LUT4                          |    <0.001 |
|                             FPGA_Impl2.New_Q_Handle[21].MUXCY_XOR_I                         |     0.000 |
|                             FPGA_Impl2.New_Q_Handle[21].New_Q_LUT4                          |    <0.001 |
|                             FPGA_Impl2.New_Q_Handle[22].MUXCY_XOR_I                         |     0.000 |
|                             FPGA_Impl2.New_Q_Handle[22].New_Q_LUT4                          |    <0.001 |
|                             FPGA_Impl2.New_Q_Handle[23].MUXCY_XOR_I                         |    <0.001 |
|                             FPGA_Impl2.New_Q_Handle[23].New_Q_LUT4                          |    <0.001 |
|                             FPGA_Impl2.New_Q_Handle[24].MUXCY_XOR_I                         |     0.000 |
|                             FPGA_Impl2.New_Q_Handle[24].New_Q_LUT4                          |    <0.001 |
|                             FPGA_Impl2.New_Q_Handle[25].MUXCY_XOR_I                         |     0.000 |
|                             FPGA_Impl2.New_Q_Handle[25].New_Q_LUT4                          |    <0.001 |
|                             FPGA_Impl2.New_Q_Handle[26].MUXCY_XOR_I                         |     0.000 |
|                             FPGA_Impl2.New_Q_Handle[26].New_Q_LUT4                          |    <0.001 |
|                             FPGA_Impl2.New_Q_Handle[27].MUXCY_XOR_I                         |     0.000 |
|                             FPGA_Impl2.New_Q_Handle[27].New_Q_LUT4                          |    <0.001 |
|                             FPGA_Impl2.New_Q_Handle[28].MUXCY_XOR_I                         |     0.000 |
|                             FPGA_Impl2.New_Q_Handle[28].New_Q_LUT4                          |    <0.001 |
|                             FPGA_Impl2.New_Q_Handle[29].MUXCY_XOR_I                         |     0.000 |
|                             FPGA_Impl2.New_Q_Handle[29].New_Q_LUT4                          |    <0.001 |
|                             FPGA_Impl2.New_Q_Handle[2].MUXCY_XOR_I                          |     0.000 |
|                             FPGA_Impl2.New_Q_Handle[2].New_Q_LUT4                           |    <0.001 |
|                             FPGA_Impl2.New_Q_Handle[30].MUXCY_XOR_I                         |     0.000 |
|                             FPGA_Impl2.New_Q_Handle[30].New_Q_LUT4                          |    <0.001 |
|                             FPGA_Impl2.New_Q_Handle[31].MUXCY_XOR_I                         |    <0.001 |
|                             FPGA_Impl2.New_Q_Handle[31].New_Q_LUT4                          |    <0.001 |
|                             FPGA_Impl2.New_Q_Handle[3].MUXCY_XOR_I                          |     0.000 |
|                             FPGA_Impl2.New_Q_Handle[3].New_Q_LUT4                           |    <0.001 |
|                             FPGA_Impl2.New_Q_Handle[4].MUXCY_XOR_I                          |     0.000 |
|                             FPGA_Impl2.New_Q_Handle[4].New_Q_LUT4                           |    <0.001 |
|                             FPGA_Impl2.New_Q_Handle[5].MUXCY_XOR_I                          |     0.000 |
|                             FPGA_Impl2.New_Q_Handle[5].New_Q_LUT4                           |    <0.001 |
|                             FPGA_Impl2.New_Q_Handle[6].MUXCY_XOR_I                          |     0.000 |
|                             FPGA_Impl2.New_Q_Handle[6].New_Q_LUT4                           |    <0.001 |
|                             FPGA_Impl2.New_Q_Handle[7].MUXCY_XOR_I                          |    <0.001 |
|                             FPGA_Impl2.New_Q_Handle[7].New_Q_LUT4                           |    <0.001 |
|                             FPGA_Impl2.New_Q_Handle[8].MUXCY_XOR_I                          |     0.000 |
|                             FPGA_Impl2.New_Q_Handle[8].New_Q_LUT4                           |    <0.001 |
|                             FPGA_Impl2.New_Q_Handle[9].MUXCY_XOR_I                          |     0.000 |
|                             FPGA_Impl2.New_Q_Handle[9].New_Q_LUT4                           |    <0.001 |
|                           Zero_Detect_I                                                     |    <0.001 |
|                             Part_Of_Zero_Carry_Start                                        |    <0.001 |
|                             Zero_Detecting[3].I_Part_Of_Zero_Detect                         |     0.000 |
|                             Zero_Detecting[5].I_Part_Of_Zero_Detect                         |    <0.001 |
|                           msr_reg_i                                                         |    <0.001 |
|                             MEM_MSR_Bits[25].Using_FDR.MSR_I                                |    <0.001 |
|                             MEM_MSR_Bits[28].Using_FDR.MSR_I                                |    <0.001 |
|                             MEM_MSR_Bits[29].Using_FDR.MSR_I                                |    <0.001 |
|                             MEM_MSR_Bits[30].Using_FDR.MSR_I                                |    <0.001 |
|                             OF_EX_MSR_Bits[25].Using_FDR.MSR_ex_I                           |    <0.001 |
|                             OF_EX_MSR_Bits[28].Using_FDR.MSR_ex_I                           |    <0.001 |
|                             OF_EX_MSR_Bits[29].Using_FDR.MSR_ex_I                           |    <0.001 |
|                             OF_EX_MSR_Bits[30].Using_FDR.MSR_ex_I                           |    <0.001 |
|                         Decode_I                                                            |     0.009 |
|                           PC_Module_I                                                       |     0.002 |
|                             Instruction_Prefetch_Mux[0].Gen_Instr_DFF                       |    <0.001 |
|                             Instruction_Prefetch_Mux[0].PC_Mux_MUXF7                        |    <0.001 |
|                             Instruction_Prefetch_Mux[10].Gen_Instr_DFF                      |    <0.001 |
|                             Instruction_Prefetch_Mux[10].PC_Mux_MUXF7                       |    <0.001 |
|                             Instruction_Prefetch_Mux[11].Gen_Instr_DFF                      |    <0.001 |
|                             Instruction_Prefetch_Mux[11].PC_Mux_MUXF7                       |    <0.001 |
|                             Instruction_Prefetch_Mux[12].Gen_Instr_DFF                      |    <0.001 |
|                             Instruction_Prefetch_Mux[12].PC_Mux_MUXF7                       |    <0.001 |
|                             Instruction_Prefetch_Mux[13].Gen_Instr_DFF                      |    <0.001 |
|                             Instruction_Prefetch_Mux[13].PC_Mux_MUXF7                       |    <0.001 |
|                             Instruction_Prefetch_Mux[14].Gen_Instr_DFF                      |    <0.001 |
|                             Instruction_Prefetch_Mux[14].PC_Mux_MUXF7                       |    <0.001 |
|                             Instruction_Prefetch_Mux[15].Gen_Instr_DFF                      |    <0.001 |
|                             Instruction_Prefetch_Mux[15].PC_Mux_MUXF7                       |    <0.001 |
|                             Instruction_Prefetch_Mux[16].Gen_Instr_DFF                      |    <0.001 |
|                             Instruction_Prefetch_Mux[16].PC_Mux_MUXF7                       |    <0.001 |
|                             Instruction_Prefetch_Mux[17].Gen_Instr_DFF                      |    <0.001 |
|                             Instruction_Prefetch_Mux[17].PC_Mux_MUXF7                       |    <0.001 |
|                             Instruction_Prefetch_Mux[18].Gen_Instr_DFF                      |    <0.001 |
|                             Instruction_Prefetch_Mux[18].PC_Mux_MUXF7                       |    <0.001 |
|                             Instruction_Prefetch_Mux[19].Gen_Instr_DFF                      |    <0.001 |
|                             Instruction_Prefetch_Mux[19].PC_Mux_MUXF7                       |    <0.001 |
|                             Instruction_Prefetch_Mux[1].Gen_Instr_DFF                       |    <0.001 |
|                             Instruction_Prefetch_Mux[1].PC_Mux_MUXF7                        |    <0.001 |
|                             Instruction_Prefetch_Mux[20].Gen_Instr_DFF                      |    <0.001 |
|                             Instruction_Prefetch_Mux[20].PC_Mux_MUXF7                       |    <0.001 |
|                             Instruction_Prefetch_Mux[21].Gen_Instr_DFF                      |    <0.001 |
|                             Instruction_Prefetch_Mux[21].PC_Mux_MUXF7                       |    <0.001 |
|                             Instruction_Prefetch_Mux[22].Gen_Instr_DFF                      |    <0.001 |
|                             Instruction_Prefetch_Mux[22].PC_Mux_MUXF7                       |    <0.001 |
|                             Instruction_Prefetch_Mux[23].Gen_Instr_DFF                      |    <0.001 |
|                             Instruction_Prefetch_Mux[23].PC_Mux_MUXF7                       |    <0.001 |
|                             Instruction_Prefetch_Mux[24].Gen_Instr_DFF                      |    <0.001 |
|                             Instruction_Prefetch_Mux[24].PC_Mux_MUXF7                       |    <0.001 |
|                             Instruction_Prefetch_Mux[25].Gen_Instr_DFF                      |    <0.001 |
|                             Instruction_Prefetch_Mux[25].PC_Mux_MUXF7                       |    <0.001 |
|                             Instruction_Prefetch_Mux[26].Gen_Instr_DFF                      |    <0.001 |
|                             Instruction_Prefetch_Mux[26].PC_Mux_MUXF7                       |    <0.001 |
|                             Instruction_Prefetch_Mux[27].Gen_Instr_DFF                      |    <0.001 |
|                             Instruction_Prefetch_Mux[27].PC_Mux_MUXF7                       |    <0.001 |
|                             Instruction_Prefetch_Mux[28].Gen_Instr_DFF                      |    <0.001 |
|                             Instruction_Prefetch_Mux[28].PC_Mux_MUXF7                       |    <0.001 |
|                             Instruction_Prefetch_Mux[29].Gen_Instr_DFF                      |    <0.001 |
|                             Instruction_Prefetch_Mux[29].PC_Mux_MUXF7                       |    <0.001 |
|                             Instruction_Prefetch_Mux[2].Gen_Instr_DFF                       |    <0.001 |
|                             Instruction_Prefetch_Mux[2].PC_Mux_MUXF7                        |    <0.001 |
|                             Instruction_Prefetch_Mux[30].Gen_Instr_DFF                      |    <0.001 |
|                             Instruction_Prefetch_Mux[30].PC_Mux_MUXF7                       |    <0.001 |
|                             Instruction_Prefetch_Mux[31].Gen_Instr_DFF                      |    <0.001 |
|                             Instruction_Prefetch_Mux[31].PC_Mux_MUXF7                       |    <0.001 |
|                             Instruction_Prefetch_Mux[3].Gen_Instr_DFF                       |    <0.001 |
|                             Instruction_Prefetch_Mux[3].PC_Mux_MUXF7                        |    <0.001 |
|                             Instruction_Prefetch_Mux[4].Gen_Instr_DFF                       |    <0.001 |
|                             Instruction_Prefetch_Mux[4].PC_Mux_MUXF7                        |    <0.001 |
|                             Instruction_Prefetch_Mux[5].Gen_Instr_DFF                       |    <0.001 |
|                             Instruction_Prefetch_Mux[5].PC_Mux_MUXF7                        |    <0.001 |
|                             Instruction_Prefetch_Mux[6].Gen_Instr_DFF                       |    <0.001 |
|                             Instruction_Prefetch_Mux[6].PC_Mux_MUXF7                        |    <0.001 |
|                             Instruction_Prefetch_Mux[7].Gen_Instr_DFF                       |    <0.001 |
|                             Instruction_Prefetch_Mux[7].PC_Mux_MUXF7                        |    <0.001 |
|                             Instruction_Prefetch_Mux[8].Gen_Instr_DFF                       |    <0.001 |
|                             Instruction_Prefetch_Mux[8].PC_Mux_MUXF7                        |    <0.001 |
|                             Instruction_Prefetch_Mux[9].Gen_Instr_DFF                       |    <0.001 |
|                             Instruction_Prefetch_Mux[9].PC_Mux_MUXF7                        |    <0.001 |
|                             Using_FPGA.Incr_PC[0].MUXCY_XOR_I                               |     0.000 |
|                             Using_FPGA.Incr_PC[10].MUXCY_XOR_I                              |     0.000 |
|                             Using_FPGA.Incr_PC[11].MUXCY_XOR_I                              |     0.000 |
|                             Using_FPGA.Incr_PC[12].MUXCY_XOR_I                              |     0.000 |
|                             Using_FPGA.Incr_PC[13].MUXCY_XOR_I                              |     0.000 |
|                             Using_FPGA.Incr_PC[14].MUXCY_XOR_I                              |     0.000 |
|                             Using_FPGA.Incr_PC[15].MUXCY_XOR_I                              |    <0.001 |
|                             Using_FPGA.Incr_PC[16].MUXCY_XOR_I                              |     0.000 |
|                             Using_FPGA.Incr_PC[17].MUXCY_XOR_I                              |     0.000 |
|                             Using_FPGA.Incr_PC[18].MUXCY_XOR_I                              |     0.000 |
|                             Using_FPGA.Incr_PC[19].MUXCY_XOR_I                              |     0.000 |
|                             Using_FPGA.Incr_PC[1].MUXCY_XOR_I                               |     0.000 |
|                             Using_FPGA.Incr_PC[20].MUXCY_XOR_I                              |     0.000 |
|                             Using_FPGA.Incr_PC[21].MUXCY_XOR_I                              |     0.000 |
|                             Using_FPGA.Incr_PC[22].MUXCY_XOR_I                              |     0.000 |
|                             Using_FPGA.Incr_PC[23].MUXCY_XOR_I                              |    <0.001 |
|                             Using_FPGA.Incr_PC[24].MUXCY_XOR_I                              |     0.000 |
|                             Using_FPGA.Incr_PC[25].MUXCY_XOR_I                              |     0.000 |
|                             Using_FPGA.Incr_PC[26].MUXCY_XOR_I                              |     0.000 |
|                             Using_FPGA.Incr_PC[27].MUXCY_XOR_I                              |     0.000 |
|                             Using_FPGA.Incr_PC[28].MUXCY_XOR_I                              |     0.000 |
|                             Using_FPGA.Incr_PC[29].MUXCY_XOR_I                              |     0.000 |
|                             Using_FPGA.Incr_PC[2].MUXCY_XOR_I                               |     0.000 |
|                             Using_FPGA.Incr_PC[3].MUXCY_XOR_I                               |     0.000 |
|                             Using_FPGA.Incr_PC[4].MUXCY_XOR_I                               |     0.000 |
|                             Using_FPGA.Incr_PC[5].MUXCY_XOR_I                               |     0.000 |
|                             Using_FPGA.Incr_PC[6].MUXCY_XOR_I                               |     0.000 |
|                             Using_FPGA.Incr_PC[7].MUXCY_XOR_I                               |    <0.001 |
|                             Using_FPGA.Incr_PC[8].MUXCY_XOR_I                               |     0.000 |
|                             Using_FPGA.Incr_PC[9].MUXCY_XOR_I                               |     0.000 |
|                           PreFetch_Buffer_I1                                                |     0.004 |
|                             Gen_Mux_Select_LUT6[1].Gen_Sel_DFF                              |    <0.001 |
|                             Gen_Mux_Select_LUT6[1].Mux_Select_LUT6                          |    <0.001 |
|                             Gen_Mux_Select_LUT6[2].Gen_Sel_DFF                              |    <0.001 |
|                             Gen_Mux_Select_LUT6[2].Mux_Select_LUT6                          |    <0.001 |
|                             Gen_Mux_Select_LUT6[3].Gen_Sel_DFF                              |    <0.001 |
|                             Gen_Mux_Select_LUT6[3].Mux_Select_LUT6                          |    <0.001 |
|                             Gen_Mux_Select_LUT6[4].Gen_Sel_DFF                              |    <0.001 |
|                             Gen_Mux_Select_LUT6[4].Mux_Select_LUT6                          |    <0.001 |
|                             Gen_Mux_Select_LUT6[4].Using_ExtraMUX.Mux_Select_Delayslot_LUT6 |    <0.001 |
|                             Gen_Mux_Select_LUT6[4].Using_ExtraMUX.Sel_Mux_MUXF7             |    <0.001 |
|                             Instruction_Prefetch_Mux[0].Gen_Instr_DFF                       |    <0.001 |
|                             Instruction_Prefetch_Mux[0].Instr_Mux_MUXF7                     |    <0.001 |
|                             Instruction_Prefetch_Mux[10].Gen_Instr_DFF                      |    <0.001 |
|                             Instruction_Prefetch_Mux[10].Instr_Mux_MUXF7                    |    <0.001 |
|                             Instruction_Prefetch_Mux[11].Gen_Instr_DFF                      |    <0.001 |
|                             Instruction_Prefetch_Mux[11].Instr_Mux_MUXF7                    |    <0.001 |
|                             Instruction_Prefetch_Mux[12].Gen_Instr_DFF                      |    <0.001 |
|                             Instruction_Prefetch_Mux[12].Instr_Mux_MUXF7                    |    <0.001 |
|                             Instruction_Prefetch_Mux[13].Gen_Instr_DFF                      |    <0.001 |
|                             Instruction_Prefetch_Mux[13].Instr_Mux_MUXF7                    |    <0.001 |
|                             Instruction_Prefetch_Mux[14].Gen_Instr_DFF                      |    <0.001 |
|                             Instruction_Prefetch_Mux[14].Instr_Mux_MUXF7                    |    <0.001 |
|                             Instruction_Prefetch_Mux[15].Gen_Instr_DFF                      |    <0.001 |
|                             Instruction_Prefetch_Mux[15].Instr_Mux_MUXF7                    |    <0.001 |
|                             Instruction_Prefetch_Mux[16].Gen_Instr_DFF                      |    <0.001 |
|                             Instruction_Prefetch_Mux[16].Instr_Mux_MUXF7                    |    <0.001 |
|                             Instruction_Prefetch_Mux[17].Gen_Instr_DFF                      |    <0.001 |
|                             Instruction_Prefetch_Mux[17].Instr_Mux_MUXF7                    |    <0.001 |
|                             Instruction_Prefetch_Mux[18].Gen_Instr_DFF                      |    <0.001 |
|                             Instruction_Prefetch_Mux[18].Instr_Mux_MUXF7                    |    <0.001 |
|                             Instruction_Prefetch_Mux[19].Gen_Instr_DFF                      |    <0.001 |
|                             Instruction_Prefetch_Mux[19].Instr_Mux_MUXF7                    |    <0.001 |
|                             Instruction_Prefetch_Mux[1].Gen_Instr_DFF                       |    <0.001 |
|                             Instruction_Prefetch_Mux[1].Instr_Mux_MUXF7                     |    <0.001 |
|                             Instruction_Prefetch_Mux[20].Gen_Instr_DFF                      |    <0.001 |
|                             Instruction_Prefetch_Mux[20].Instr_Mux_MUXF7                    |    <0.001 |
|                             Instruction_Prefetch_Mux[21].Gen_Instr_DFF                      |    <0.001 |
|                             Instruction_Prefetch_Mux[21].Instr_Mux_MUXF7                    |    <0.001 |
|                             Instruction_Prefetch_Mux[22].Gen_Instr_DFF                      |    <0.001 |
|                             Instruction_Prefetch_Mux[22].Instr_Mux_MUXF7                    |    <0.001 |
|                             Instruction_Prefetch_Mux[23].Gen_Instr_DFF                      |    <0.001 |
|                             Instruction_Prefetch_Mux[23].Instr_Mux_MUXF7                    |    <0.001 |
|                             Instruction_Prefetch_Mux[24].Gen_Instr_DFF                      |    <0.001 |
|                             Instruction_Prefetch_Mux[24].Instr_Mux_MUXF7                    |    <0.001 |
|                             Instruction_Prefetch_Mux[25].Gen_Instr_DFF                      |    <0.001 |
|                             Instruction_Prefetch_Mux[25].Instr_Mux_MUXF7                    |    <0.001 |
|                             Instruction_Prefetch_Mux[26].Gen_Instr_DFF                      |    <0.001 |
|                             Instruction_Prefetch_Mux[26].Instr_Mux_MUXF7                    |    <0.001 |
|                             Instruction_Prefetch_Mux[27].Gen_Instr_DFF                      |    <0.001 |
|                             Instruction_Prefetch_Mux[27].Instr_Mux_MUXF7                    |    <0.001 |
|                             Instruction_Prefetch_Mux[28].Gen_Instr_DFF                      |    <0.001 |
|                             Instruction_Prefetch_Mux[28].Instr_Mux_MUXF7                    |    <0.001 |
|                             Instruction_Prefetch_Mux[29].Gen_Instr_DFF                      |    <0.001 |
|                             Instruction_Prefetch_Mux[29].Instr_Mux_MUXF7                    |    <0.001 |
|                             Instruction_Prefetch_Mux[2].Gen_Instr_DFF                       |    <0.001 |
|                             Instruction_Prefetch_Mux[2].Instr_Mux_MUXF7                     |    <0.001 |
|                             Instruction_Prefetch_Mux[30].Gen_Instr_DFF                      |    <0.001 |
|                             Instruction_Prefetch_Mux[30].Instr_Mux_MUXF7                    |    <0.001 |
|                             Instruction_Prefetch_Mux[31].Gen_Instr_DFF                      |    <0.001 |
|                             Instruction_Prefetch_Mux[31].Instr_Mux_MUXF7                    |    <0.001 |
|                             Instruction_Prefetch_Mux[32].Gen_Instr_DFF                      |    <0.001 |
|                             Instruction_Prefetch_Mux[32].Instr_Mux_MUXF7                    |    <0.001 |
|                             Instruction_Prefetch_Mux[33].Gen_Instr_DFF                      |    <0.001 |
|                             Instruction_Prefetch_Mux[33].Instr_Mux_MUXF7                    |    <0.001 |
|                             Instruction_Prefetch_Mux[34].Gen_Instr_DFF                      |    <0.001 |
|                             Instruction_Prefetch_Mux[34].Instr_Mux_MUXF7                    |    <0.001 |
|                             Instruction_Prefetch_Mux[35].Gen_Instr_DFF                      |    <0.001 |
|                             Instruction_Prefetch_Mux[35].Instr_Mux_MUXF7                    |    <0.001 |
|                             Instruction_Prefetch_Mux[36].Gen_Instr_DFF                      |    <0.001 |
|                             Instruction_Prefetch_Mux[36].Instr_Mux_MUXF7                    |    <0.001 |
|                             Instruction_Prefetch_Mux[37].Gen_Instr_DFF                      |    <0.001 |
|                             Instruction_Prefetch_Mux[37].Instr_Mux_MUXF7                    |    <0.001 |
|                             Instruction_Prefetch_Mux[38].Gen_Instr_DFF                      |    <0.001 |
|                             Instruction_Prefetch_Mux[38].Instr_Mux_MUXF7                    |    <0.001 |
|                             Instruction_Prefetch_Mux[39].Gen_Instr_DFF                      |    <0.001 |
|                             Instruction_Prefetch_Mux[39].Instr_Mux_MUXF7                    |    <0.001 |
|                             Instruction_Prefetch_Mux[3].Gen_Instr_DFF                       |    <0.001 |
|                             Instruction_Prefetch_Mux[3].Instr_Mux_MUXF7                     |    <0.001 |
|                             Instruction_Prefetch_Mux[40].Gen_Instr_DFF                      |    <0.001 |
|                             Instruction_Prefetch_Mux[40].Instr_Mux_MUXF7                    |    <0.001 |
|                             Instruction_Prefetch_Mux[41].Gen_Instr_DFF                      |    <0.001 |
|                             Instruction_Prefetch_Mux[41].Instr_Mux_MUXF7                    |    <0.001 |
|                             Instruction_Prefetch_Mux[42].Gen_Instr_DFF                      |    <0.001 |
|                             Instruction_Prefetch_Mux[42].Instr_Mux_MUXF7                    |    <0.001 |
|                             Instruction_Prefetch_Mux[4].Gen_Instr_DFF                       |    <0.001 |
|                             Instruction_Prefetch_Mux[4].Instr_Mux_MUXF7                     |    <0.001 |
|                             Instruction_Prefetch_Mux[5].Gen_Instr_DFF                       |    <0.001 |
|                             Instruction_Prefetch_Mux[5].Instr_Mux_MUXF7                     |    <0.001 |
|                             Instruction_Prefetch_Mux[6].Gen_Instr_DFF                       |    <0.001 |
|                             Instruction_Prefetch_Mux[6].Instr_Mux_MUXF7                     |    <0.001 |
|                             Instruction_Prefetch_Mux[7].Gen_Instr_DFF                       |    <0.001 |
|                             Instruction_Prefetch_Mux[7].Instr_Mux_MUXF7                     |    <0.001 |
|                             Instruction_Prefetch_Mux[8].Gen_Instr_DFF                       |    <0.001 |
|                             Instruction_Prefetch_Mux[8].Instr_Mux_MUXF7                     |    <0.001 |
|                             Instruction_Prefetch_Mux[9].Gen_Instr_DFF                       |    <0.001 |
|                             Instruction_Prefetch_Mux[9].Instr_Mux_MUXF7                     |    <0.001 |
|                             Last_Sel_DFF                                                    |    <0.001 |
|                             Mux_Select_Empty_LUT6                                           |    <0.001 |
|                             Mux_Select_OF_Valid_LUT6                                        |    <0.001 |
|                             OF_Valid_DFF                                                    |    <0.001 |
|                           Use_MuxCy[10].OF_Piperun_Stage                                    |     0.000 |
|                             MUXCY_I                                                         |     0.000 |
|                           Use_MuxCy[11].OF_Piperun_Stage                                    |    <0.001 |
|                             MUXCY_I                                                         |    <0.001 |
|                           Use_MuxCy[1].OF_Piperun_Stage                                     |     0.000 |
|                             MUXCY_I                                                         |     0.000 |
|                           Use_MuxCy[2].OF_Piperun_Stage                                     |    <0.001 |
|                             MUXCY_I                                                         |    <0.001 |
|                           Use_MuxCy[3].OF_Piperun_Stage                                     |    <0.001 |
|                             MUXCY_I                                                         |    <0.001 |
|                           Use_MuxCy[4].OF_Piperun_Stage                                     |     0.000 |
|                             MUXCY_I                                                         |     0.000 |
|                           Use_MuxCy[5].OF_Piperun_Stage                                     |     0.000 |
|                             MUXCY_I                                                         |     0.000 |
|                           Use_MuxCy[6].OF_Piperun_Stage                                     |    <0.001 |
|                             MUXCY_I                                                         |    <0.001 |
|                           Use_MuxCy[7].OF_Piperun_Stage                                     |     0.000 |
|                             MUXCY_I                                                         |     0.000 |
|                           Use_MuxCy[8].OF_Piperun_Stage                                     |     0.000 |
|                             MUXCY_I                                                         |     0.000 |
|                           Use_MuxCy[9].OF_Piperun_Stage                                     |     0.000 |
|                             MUXCY_I                                                         |     0.000 |
|                           Using_FPGA_2.ex_byte_access_i_Inst                                |    <0.001 |
|                           Using_FPGA_2.ex_doublet_access_i_Inst                             |    <0.001 |
|                           Using_FPGA_2.ex_is_load_instr_Inst                                |    <0.001 |
|                           Using_FPGA_2.ex_is_lwx_instr_Inst                                 |    <0.001 |
|                           Using_FPGA_2.ex_is_swx_instr_Inst                                 |    <0.001 |
|                           Using_FPGA_2.ex_load_store_instr_Inst                             |    <0.001 |
|                           Using_FPGA_3.ex_clear_MSR_BIP_instr_Inst                          |    <0.001 |
|                           Using_FPGA_3.of_clear_MSR_BIP_hold_Inst                           |    <0.001 |
|                           Using_FPGA_4.of_read_ex_write_op1_conflict_INST1                  |    <0.001 |
|                           Using_FPGA_4.of_read_ex_write_op1_conflict_INST2                  |    <0.001 |
|                           Using_FPGA_4.of_read_ex_write_op2_conflict_INST1                  |    <0.001 |
|                           Using_FPGA_4.of_read_ex_write_op2_conflict_INST2                  |    <0.001 |
|                           Using_FPGA_4.of_read_ex_write_op3_conflict_INST1                  |    <0.001 |
|                           Using_FPGA_4.of_read_ex_write_op3_conflict_INST2                  |    <0.001 |
|                           Using_FPGA_4.of_read_mem_write_op1_conflict_INST1                 |    <0.001 |
|                           Using_FPGA_4.of_read_mem_write_op1_conflict_INST2                 |    <0.001 |
|                           Using_FPGA_4.of_read_mem_write_op2_conflict_INST1                 |    <0.001 |
|                           Using_FPGA_4.of_read_mem_write_op2_conflict_INST2                 |    <0.001 |
|                           Using_FPGA_4.of_read_mem_write_op3_conflict_INST1                 |    <0.001 |
|                           Using_FPGA_4.of_read_mem_write_op3_conflict_INST2                 |    <0.001 |
|                           if_pc_incr_carry_and_0                                            |    <0.001 |
|                             MUXCY_I                                                         |    <0.001 |
|                           if_pc_incr_carry_and_3                                            |     0.000 |
|                             MUXCY_I                                                         |     0.000 |
|                           jump_logic_I1                                                     |     0.002 |
|                             MUXCY_JUMP_CARRY                                                |     0.000 |
|                             MUXCY_JUMP_CARRY2                                               |    <0.001 |
|                             MUXCY_JUMP_CARRY3                                               |    <0.001 |
|                             MUXCY_JUMP_CARRY4                                               |    <0.001 |
|                             MUXCY_JUMP_CARRY5                                               |     0.000 |
|                             MUXCY_JUMP_CARRY6                                               |     0.001 |
|                           mem_PipeRun_carry_and                                             |    <0.001 |
|                             MUXCY_I                                                         |    <0.001 |
|                           mem_wait_on_ready_N_carry_or                                      |    <0.001 |
|                             MUXCY_I                                                         |    <0.001 |
|                         Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1                            |    <0.001 |
|                         mem_databus_ready_sel_carry_or                                      |    <0.001 |
|                           MUXCY_I                                                           |    <0.001 |
|                       Reset_DFF                                                             |    <0.001 |
|                       Using_Async_Wakeup_0.Wakeup_DFF                                       |    <0.001 |
|                       Using_Async_Wakeup_1.Wakeup_DFF                                       |    <0.001 |
|                 rst_0                                                                       |    <0.001 |
|                   U0                                                                        |    <0.001 |
|                     EXT_LPF                                                                 |    <0.001 |
|                       ACTIVE_HIGH_EXT.ACT_HI_EXT                                            |    <0.001 |
|                       ACTIVE_LOW_AUX.ACT_LO_AUX                                             |    <0.001 |
|                     SEQ                                                                     |    <0.001 |
|                       SEQ_COUNTER                                                           |    <0.001 |
|                 second_dlmb_cntlr                                                           |    <0.001 |
|                   U0                                                                        |    <0.001 |
|                 second_ilmb_cntlr                                                           |    <0.001 |
|                   U0                                                                        |    <0.001 |
|                 second_lmb_bram_I                                                           |     0.006 |
|                   U0                                                                        |     0.006 |
|                     inst_blk_mem_gen                                                        |     0.006 |
|                       gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen                 |     0.006 |
|                         valid.cstr                                                          |     0.006 |
|                           ramloop[0].ram.r                                                  |    <0.001 |
|                             prim_noinit.ram                                                 |    <0.001 |
|                           ramloop[1].ram.r                                                  |    <0.001 |
|                             prim_noinit.ram                                                 |    <0.001 |
|                           ramloop[2].ram.r                                                  |    <0.001 |
|                             prim_noinit.ram                                                 |    <0.001 |
|                           ramloop[3].ram.r                                                  |    <0.001 |
|                             prim_noinit.ram                                                 |    <0.001 |
|                           ramloop[4].ram.r                                                  |    <0.001 |
|                             prim_noinit.ram                                                 |    <0.001 |
|                           ramloop[5].ram.r                                                  |    <0.001 |
|                             prim_noinit.ram                                                 |    <0.001 |
|                           ramloop[6].ram.r                                                  |    <0.001 |
|                             prim_noinit.ram                                                 |    <0.001 |
|                           ramloop[7].ram.r                                                  |    <0.001 |
|                             prim_noinit.ram                                                 |    <0.001 |
|           u_ddr_cal_top                                                                     |     0.098 |
|             u_ddr_cal                                                                       |     0.055 |
|               DDR_XSDB_BRAM                                                                 |     0.001 |
|                 mem_inst                                                                    |     0.001 |
|                   gen_mem[0].inst                                                           |     0.001 |
|               U_XSDB_SLAVE                                                                  |    <0.001 |
|               u_ddr_cal_addr_decode                                                         |     0.048 |
|                 u_ddr_cal_cplx                                                              |     0.011 |
|                   u_ddr_cal_cplx_data                                                       |     0.004 |
|                 u_ddr_cal_odt                                                               |    <0.001 |
|               u_ddr_config_rom                                                              |    <0.001 |
|               u_xsdb_arbiter                                                                |     0.001 |
|                 u_slave_addr_sync                                                           |    <0.001 |
|                 u_slave_di_sync                                                             |    <0.001 |
|                 u_slave_do_sync                                                             |    <0.001 |
|                 u_slave_en_sync                                                             |    <0.001 |
|                 u_slave_rdy_cptd_sync                                                       |    <0.001 |
|                 u_slave_rdy_sync                                                            |    <0.001 |
|                 u_slave_we_sync                                                             |    <0.001 |
|             u_ddr_mc_pi                                                                     |     0.034 |
|               rdEn[0].u_ddr_mc_rd_en_low                                                    |    <0.001 |
|               rdEn[0].u_ddr_mc_rd_en_upp                                                    |    <0.001 |
|               rdEn[1].u_ddr_mc_rd_en_low                                                    |    <0.001 |
|               rdEn[1].u_ddr_mc_rd_en_upp                                                    |    <0.001 |
|               rdEn[2].u_ddr_mc_rd_en_low                                                    |    <0.001 |
|               rdEn[2].u_ddr_mc_rd_en_upp                                                    |    <0.001 |
|               rdEn[3].u_ddr_mc_rd_en_low                                                    |    <0.001 |
|               rdEn[3].u_ddr_mc_rd_en_upp                                                    |    <0.001 |
|               rdEn[4].u_ddr_mc_rd_en_low                                                    |    <0.001 |
|               rdEn[4].u_ddr_mc_rd_en_upp                                                    |    <0.001 |
|               rdEn[5].u_ddr_mc_rd_en_low                                                    |    <0.001 |
|               rdEn[5].u_ddr_mc_rd_en_upp                                                    |    <0.001 |
|               rdEn[6].u_ddr_mc_rd_en_low                                                    |    <0.001 |
|               rdEn[6].u_ddr_mc_rd_en_upp                                                    |    <0.001 |
|               rdEn[7].u_ddr_mc_rd_en_low                                                    |    <0.001 |
|               rdEn[7].u_ddr_mc_rd_en_upp                                                    |    <0.001 |
|               u_ddr_mc_read                                                                 |     0.008 |
|               u_ddr_mc_write                                                                |     0.010 |
|                 genByte[0].u_ddr_mc_wr_byte                                                 |     0.001 |
|                   genBit[0].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                   genBit[1].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                   genBit[2].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                   genBit[3].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                   genBit[4].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                   genBit[5].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                   genBit[6].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                   genBit[7].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                   u_ddr_mc_wr_dm                                                            |    <0.001 |
|                 genByte[1].u_ddr_mc_wr_byte                                                 |     0.001 |
|                   genBit[0].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                   genBit[1].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                   genBit[2].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                   genBit[3].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                   genBit[4].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                   genBit[5].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                   genBit[6].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                   genBit[7].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                   u_ddr_mc_wr_dm                                                            |    <0.001 |
|                 genByte[2].u_ddr_mc_wr_byte                                                 |     0.001 |
|                   genBit[0].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                   genBit[1].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                   genBit[2].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                   genBit[3].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                   genBit[4].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                   genBit[5].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                   genBit[6].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                   genBit[7].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                   u_ddr_mc_wr_dm                                                            |    <0.001 |
|                 genByte[3].u_ddr_mc_wr_byte                                                 |     0.001 |
|                   genBit[0].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                   genBit[1].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                   genBit[2].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                   genBit[3].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                   genBit[4].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                   genBit[5].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                   genBit[6].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                   genBit[7].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                   u_ddr_mc_wr_dm                                                            |    <0.001 |
|                 genByte[4].u_ddr_mc_wr_byte                                                 |     0.001 |
|                   genBit[0].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                   genBit[1].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                   genBit[2].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                   genBit[3].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                   genBit[4].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                   genBit[5].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                   genBit[6].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                   genBit[7].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                   u_ddr_mc_wr_dm                                                            |    <0.001 |
|                 genByte[5].u_ddr_mc_wr_byte                                                 |     0.001 |
|                   genBit[0].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                   genBit[1].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                   genBit[2].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                   genBit[3].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                   genBit[4].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                   genBit[5].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                   genBit[6].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                   genBit[7].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                   u_ddr_mc_wr_dm                                                            |    <0.001 |
|                 genByte[6].u_ddr_mc_wr_byte                                                 |     0.001 |
|                   genBit[0].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                   genBit[1].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                   genBit[2].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                   genBit[3].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                   genBit[4].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                   genBit[5].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                   genBit[6].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                   genBit[7].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                   u_ddr_mc_wr_dm                                                            |    <0.001 |
|                 genByte[7].u_ddr_mc_wr_byte                                                 |     0.001 |
|                   genBit[0].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                   genBit[1].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                   genBit[2].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                   genBit[3].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                   genBit[4].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                   genBit[5].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                   genBit[6].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                   genBit[7].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                   u_ddr_mc_wr_dm                                                            |    <0.001 |
|           u_ddr_mc                                                                          |     0.026 |
|             bgr[0].u_ddr_mc_group                                                           |     0.007 |
|             bgr[1].u_ddr_mc_group                                                           |     0.005 |
|             bgr[2].u_ddr_mc_group                                                           |     0.005 |
|             bgr[3].u_ddr_mc_group                                                           |     0.005 |
|             u_ddr_mc_act_timer                                                              |    <0.001 |
|               rr[0].u__ddr_mc_act_rank                                                      |    <0.001 |
|             u_ddr_mc_arb_a                                                                  |    <0.001 |
|             u_ddr_mc_arb_c                                                                  |    <0.001 |
|             u_ddr_mc_arb_mux_p                                                              |    <0.001 |
|               u_ddr_mc_arb_p                                                                |    <0.001 |
|             u_ddr_mc_ctl                                                                    |    <0.001 |
|               u_ddr_mc_odt                                                                  |    <0.001 |
|             u_ddr_mc_periodic                                                               |    <0.001 |
|             u_ddr_mc_rd_wr                                                                  |     0.001 |
|               wtrs[0].u_ddr_mc_wtr                                                          |    <0.001 |
|             u_ddr_mc_ref                                                                    |    <0.001 |
|           u_ddr_ui                                                                          |     0.088 |
|             u_ddr_ui_cmd                                                                    |    <0.001 |
|             u_ddr_ui_rd_data                                                                |     0.070 |
|               not_strict_mode.rd_buf.rd_buffer_ram[0].RAM32M0                               |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[10].RAM32M0                              |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[11].RAM32M0                              |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[12].RAM32M0                              |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[13].RAM32M0                              |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[14].RAM32M0                              |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[15].RAM32M0                              |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[16].RAM32M0                              |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[17].RAM32M0                              |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[18].RAM32M0                              |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[19].RAM32M0                              |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[1].RAM32M0                               |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[20].RAM32M0                              |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[21].RAM32M0                              |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[22].RAM32M0                              |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[23].RAM32M0                              |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[24].RAM32M0                              |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[25].RAM32M0                              |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[26].RAM32M0                              |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[27].RAM32M0                              |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[28].RAM32M0                              |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[29].RAM32M0                              |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[2].RAM32M0                               |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[30].RAM32M0                              |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[31].RAM32M0                              |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[32].RAM32M0                              |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[33].RAM32M0                              |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[34].RAM32M0                              |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[35].RAM32M0                              |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[36].RAM32M0                              |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[37].RAM32M0                              |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[38].RAM32M0                              |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[39].RAM32M0                              |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[3].RAM32M0                               |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[40].RAM32M0                              |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[41].RAM32M0                              |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[42].RAM32M0                              |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[43].RAM32M0                              |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[44].RAM32M0                              |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[45].RAM32M0                              |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[46].RAM32M0                              |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[47].RAM32M0                              |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[48].RAM32M0                              |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[49].RAM32M0                              |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[4].RAM32M0                               |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[50].RAM32M0                              |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[51].RAM32M0                              |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[52].RAM32M0                              |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[53].RAM32M0                              |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[54].RAM32M0                              |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[55].RAM32M0                              |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[56].RAM32M0                              |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[57].RAM32M0                              |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[58].RAM32M0                              |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[59].RAM32M0                              |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[5].RAM32M0                               |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[60].RAM32M0                              |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[61].RAM32M0                              |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[62].RAM32M0                              |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[63].RAM32M0                              |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[64].RAM32M0                              |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[65].RAM32M0                              |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[66].RAM32M0                              |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[67].RAM32M0                              |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[68].RAM32M0                              |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[69].RAM32M0                              |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[6].RAM32M0                               |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[70].RAM32M0                              |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[71].RAM32M0                              |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[72].RAM32M0                              |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[73].RAM32M0                              |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[74].RAM32M0                              |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[75].RAM32M0                              |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[76].RAM32M0                              |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[77].RAM32M0                              |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[78].RAM32M0                              |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[79].RAM32M0                              |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[7].RAM32M0                               |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[80].RAM32M0                              |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[81].RAM32M0                              |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[82].RAM32M0                              |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[83].RAM32M0                              |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[84].RAM32M0                              |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[85].RAM32M0                              |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[8].RAM32M0                               |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[9].RAM32M0                               |    <0.001 |
|               not_strict_mode.status_ram_0.RAM32M0                                          |    <0.001 |
|               not_strict_mode.status_ram_0.copies_of_sts_ram[0].RAM32M1                     |    <0.001 |
|               not_strict_mode.status_ram_0.copies_of_sts_ram[1].RAM32M1                     |    <0.001 |
|               not_strict_mode.status_ram_0.copies_of_sts_ram[2].RAM32M1                     |    <0.001 |
|             u_ddr_ui_wr_data                                                                |     0.018 |
|               rams[0].RAM32M0                                                               |    <0.001 |
|               rams[1].RAM32M0                                                               |    <0.001 |
|               wr_buffer_ram[0].RAM32M0                                                      |    <0.001 |
|               wr_buffer_ram[10].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[11].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[12].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[13].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[14].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[15].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[16].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[17].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[18].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[19].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[1].RAM32M0                                                      |    <0.001 |
|               wr_buffer_ram[20].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[21].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[22].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[23].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[24].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[25].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[26].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[27].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[28].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[29].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[2].RAM32M0                                                      |    <0.001 |
|               wr_buffer_ram[30].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[31].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[32].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[33].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[34].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[35].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[36].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[37].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[38].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[39].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[3].RAM32M0                                                      |    <0.001 |
|               wr_buffer_ram[40].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[41].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[42].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[43].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[44].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[45].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[46].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[47].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[48].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[49].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[4].RAM32M0                                                      |    <0.001 |
|               wr_buffer_ram[50].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[51].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[52].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[53].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[54].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[55].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[56].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[57].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[58].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[59].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[5].RAM32M0                                                      |    <0.001 |
|               wr_buffer_ram[60].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[61].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[62].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[63].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[64].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[65].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[66].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[67].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[68].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[69].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[6].RAM32M0                                                      |    <0.001 |
|               wr_buffer_ram[70].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[71].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[72].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[73].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[74].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[75].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[76].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[77].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[78].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[79].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[7].RAM32M0                                                      |    <0.001 |
|               wr_buffer_ram[80].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[81].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[82].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[83].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[84].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[85].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[86].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[87].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[88].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[89].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[8].RAM32M0                                                      |    <0.001 |
|               wr_buffer_ram[90].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[91].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[92].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[93].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[94].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[95].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[9].RAM32M0                                                      |    <0.001 |
|           u_en_vtc_sync                                                                     |    <0.001 |
|           u_fab_rst_sync                                                                    |    <0.001 |
|           u_io_addr_strobe_lvl_sync                                                         |    <0.001 |
|           u_io_addr_sync                                                                    |     0.003 |
|           u_io_read_data_sync                                                               |    <0.001 |
|           u_io_ready_lvl_sync                                                               |    <0.001 |
|           u_io_write_data_sync                                                              |    <0.001 |
|           u_io_write_strobe_sync                                                            |    <0.001 |
|           u_mig_ddr4_phy                                                                    |     1.014 |
|             inst                                                                            |     1.014 |
|               generate_block1.u_ddr_xiphy                                                   |     0.367 |
|                 byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper                         |     0.034 |
|                   I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |     0.003 |
|                   I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |     0.003 |
|                   I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |     0.003 |
|                   I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |     0.003 |
|                   I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |     0.003 |
|                   I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |     0.006 |
|                   I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |     0.003 |
|                   I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |     0.003 |
|                   I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |     0.003 |
|                   I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |     0.003 |
|                   I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control                                |    <0.001 |
|                   I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control                                |    <0.001 |
|                   I_TRISTATE[0].GEN_TRISTATE.u_xiphy_tristate                               |     0.000 |
|                   I_TRISTATE[1].GEN_TRISTATE.u_xiphy_tristate                               |     0.000 |
|                   u_xiphy_riuor                                                             |    <0.001 |
|                 byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper                        |     0.034 |
|                   I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |     0.003 |
|                   I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |     0.003 |
|                   I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |     0.003 |
|                   I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |     0.003 |
|                   I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |     0.003 |
|                   I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |     0.006 |
|                   I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |     0.003 |
|                   I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |     0.003 |
|                   I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |     0.003 |
|                   I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |     0.003 |
|                   I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control                                |    <0.001 |
|                   I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control                                |    <0.001 |
|                   I_TRISTATE[0].GEN_TRISTATE.u_xiphy_tristate                               |     0.000 |
|                   I_TRISTATE[1].GEN_TRISTATE.u_xiphy_tristate                               |     0.000 |
|                   u_xiphy_riuor                                                             |    <0.001 |
|                 byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper                        |     0.034 |
|                   I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |     0.003 |
|                   I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |     0.003 |
|                   I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |     0.003 |
|                   I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |     0.003 |
|                   I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |     0.003 |
|                   I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |     0.006 |
|                   I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |     0.003 |
|                   I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |     0.003 |
|                   I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |     0.003 |
|                   I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |     0.003 |
|                   I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control                                |    <0.001 |
|                   I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control                                |    <0.001 |
|                   I_TRISTATE[0].GEN_TRISTATE.u_xiphy_tristate                               |     0.000 |
|                   I_TRISTATE[1].GEN_TRISTATE.u_xiphy_tristate                               |     0.000 |
|                   u_xiphy_riuor                                                             |    <0.001 |
|                 byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper                         |     0.034 |
|                   I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |     0.003 |
|                   I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |     0.003 |
|                   I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |     0.003 |
|                   I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |     0.003 |
|                   I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |     0.003 |
|                   I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |     0.006 |
|                   I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |     0.003 |
|                   I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |     0.003 |
|                   I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |     0.003 |
|                   I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |     0.003 |
|                   I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control                                |    <0.001 |
|                   I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control                                |    <0.001 |
|                   I_TRISTATE[0].GEN_TRISTATE.u_xiphy_tristate                               |     0.000 |
|                   I_TRISTATE[1].GEN_TRISTATE.u_xiphy_tristate                               |     0.000 |
|                   u_xiphy_riuor                                                             |    <0.001 |
|                 byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper                         |     0.034 |
|                   I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |     0.003 |
|                   I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |     0.003 |
|                   I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |     0.003 |
|                   I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |     0.003 |
|                   I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |     0.003 |
|                   I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |     0.006 |
|                   I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |     0.003 |
|                   I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |     0.003 |
|                   I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |     0.003 |
|                   I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |     0.003 |
|                   I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control                                |    <0.001 |
|                   I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control                                |    <0.001 |
|                   I_TRISTATE[0].GEN_TRISTATE.u_xiphy_tristate                               |     0.000 |
|                   I_TRISTATE[1].GEN_TRISTATE.u_xiphy_tristate                               |     0.000 |
|                   u_xiphy_riuor                                                             |    <0.001 |
|                 byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper                         |     0.034 |
|                   I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |     0.003 |
|                   I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |     0.003 |
|                   I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |     0.003 |
|                   I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |     0.003 |
|                   I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |     0.003 |
|                   I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |     0.006 |
|                   I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |     0.003 |
|                   I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |     0.003 |
|                   I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |     0.003 |
|                   I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |     0.003 |
|                   I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control                                |    <0.001 |
|                   I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control                                |    <0.001 |
|                   I_TRISTATE[0].GEN_TRISTATE.u_xiphy_tristate                               |     0.000 |
|                   I_TRISTATE[1].GEN_TRISTATE.u_xiphy_tristate                               |     0.000 |
|                   u_xiphy_riuor                                                             |    <0.001 |
|                 byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper                         |     0.026 |
|                   I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |     0.004 |
|                   I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |     0.004 |
|                   I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |     0.004 |
|                   I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |     0.004 |
|                   I_BITSLICE_UPPER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |     0.004 |
|                   I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |     0.004 |
|                   I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control                                |    <0.001 |
|                   I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control                                |    <0.001 |
|                   I_TRISTATE[0].GEN_TRISTATE.u_xiphy_tristate                               |     0.000 |
|                   I_TRISTATE[1].GEN_TRISTATE.u_xiphy_tristate                               |     0.000 |
|                   u_xiphy_riuor                                                             |    <0.001 |
|                 byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper                         |     0.030 |
|                   I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |     0.004 |
|                   I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |     0.004 |
|                   I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |     0.004 |
|                   I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |     0.004 |
|                   I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |     0.003 |
|                   I_BITSLICE_UPPER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |     0.003 |
|                   I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |     0.003 |
|                   I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |     0.003 |
|                   I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |     0.003 |
|                   I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control                                |    <0.001 |
|                   I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control                                |    <0.001 |
|                   I_TRISTATE[0].GEN_TRISTATE.u_xiphy_tristate                               |     0.000 |
|                   I_TRISTATE[1].GEN_TRISTATE.u_xiphy_tristate                               |     0.000 |
|                   u_xiphy_riuor                                                             |    <0.001 |
|                 byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper                         |     0.034 |
|                   I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |     0.003 |
|                   I_BITSLICE_LOWER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |     0.003 |
|                   I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |     0.003 |
|                   I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |     0.003 |
|                   I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |     0.003 |
|                   I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |     0.006 |
|                   I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |     0.003 |
|                   I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |     0.003 |
|                   I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |     0.003 |
|                   I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |     0.003 |
|                   I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control                                |    <0.001 |
|                   I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control                                |    <0.001 |
|                   I_TRISTATE[0].GEN_TRISTATE.u_xiphy_tristate                               |     0.000 |
|                   I_TRISTATE[1].GEN_TRISTATE.u_xiphy_tristate                               |     0.000 |
|                   u_xiphy_riuor                                                             |    <0.001 |
|                 byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper                         |     0.035 |
|                   I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |     0.003 |
|                   I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |     0.003 |
|                   I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |     0.003 |
|                   I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |     0.003 |
|                   I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |     0.003 |
|                   I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |     0.006 |
|                   I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |     0.003 |
|                   I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |     0.003 |
|                   I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |     0.003 |
|                   I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |     0.003 |
|                   I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control                                |    <0.001 |
|                   I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control                                |    <0.001 |
|                   I_TRISTATE[0].GEN_TRISTATE.u_xiphy_tristate                               |     0.000 |
|                   I_TRISTATE[1].GEN_TRISTATE.u_xiphy_tristate                               |     0.000 |
|                   u_xiphy_riuor                                                             |    <0.001 |
|                 byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper                         |     0.035 |
|                   I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |     0.003 |
|                   I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |     0.003 |
|                   I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |     0.003 |
|                   I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |     0.003 |
|                   I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |     0.003 |
|                   I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |     0.006 |
|                   I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |     0.003 |
|                   I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |     0.003 |
|                   I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |     0.003 |
|                   I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |     0.003 |
|                   I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control                                |    <0.001 |
|                   I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control                                |    <0.001 |
|                   I_TRISTATE[0].GEN_TRISTATE.u_xiphy_tristate                               |     0.000 |
|                   I_TRISTATE[1].GEN_TRISTATE.u_xiphy_tristate                               |     0.000 |
|                   u_xiphy_riuor                                                             |    <0.001 |
|               u_ddr4_phy_pll                                                                |     0.230 |
|               u_ddr_iob                                                                     |     0.413 |
|                 genByte[0].u_ddr_iob_byte                                                   |     0.046 |
|                   genBuf[0].genblk1_1.genblk1_1.IOBUF                                       |     0.005 |
|                   genBuf[10].genblk1_1.genblk1_1.IOBUF                                      |     0.004 |
|                   genBuf[11].genblk1_1.genblk1_1.IOBUF                                      |     0.004 |
|                   genBuf[2].genblk1_1.genblk1_1.IOBUF                                       |     0.004 |
|                   genBuf[3].genblk1_1.genblk1_1.IOBUF                                       |     0.004 |
|                   genBuf[4].genblk1_1.genblk1_1.IOBUF                                       |     0.004 |
|                   genBuf[5].genblk1_1.genblk1_1.IOBUF                                       |     0.004 |
|                   genBuf[6].genBuf.IO_BUFDS                                                 |     0.008 |
|                     OBUFTDS                                                                 |    <0.001 |
|                   genBuf[8].genblk1_1.genblk1_1.IOBUF                                       |     0.004 |
|                   genBuf[9].genblk1_1.genblk1_1.IOBUF                                       |     0.004 |
|                 genByte[10].u_ddr_iob_byte                                                  |     0.046 |
|                   genBuf[0].genblk1_1.genblk1_1.IOBUF                                       |     0.005 |
|                   genBuf[10].genblk1_1.genblk1_1.IOBUF                                      |     0.004 |
|                   genBuf[11].genblk1_1.genblk1_1.IOBUF                                      |     0.004 |
|                   genBuf[2].genblk1_1.genblk1_1.IOBUF                                       |     0.004 |
|                   genBuf[3].genblk1_1.genblk1_1.IOBUF                                       |     0.004 |
|                   genBuf[4].genblk1_1.genblk1_1.IOBUF                                       |     0.004 |
|                   genBuf[5].genblk1_1.genblk1_1.IOBUF                                       |     0.004 |
|                   genBuf[6].genBuf.IO_BUFDS                                                 |     0.008 |
|                     OBUFTDS                                                                 |    <0.001 |
|                   genBuf[8].genblk1_1.genblk1_1.IOBUF                                       |     0.004 |
|                   genBuf[9].genblk1_1.genblk1_1.IOBUF                                       |     0.004 |
|                 genByte[11].u_ddr_iob_byte                                                  |     0.046 |
|                   genBuf[0].genblk1_1.genblk1_1.IOBUF                                       |     0.005 |
|                   genBuf[10].genblk1_1.genblk1_1.IOBUF                                      |     0.004 |
|                   genBuf[11].genblk1_1.genblk1_1.IOBUF                                      |     0.004 |
|                   genBuf[2].genblk1_1.genblk1_1.IOBUF                                       |     0.004 |
|                   genBuf[3].genblk1_1.genblk1_1.IOBUF                                       |     0.004 |
|                   genBuf[4].genblk1_1.genblk1_1.IOBUF                                       |     0.004 |
|                   genBuf[5].genblk1_1.genblk1_1.IOBUF                                       |     0.004 |
|                   genBuf[6].genBuf.IO_BUFDS                                                 |     0.008 |
|                     OBUFTDS                                                                 |    <0.001 |
|                   genBuf[8].genblk1_1.genblk1_1.IOBUF                                       |     0.004 |
|                   genBuf[9].genblk1_1.genblk1_1.IOBUF                                       |     0.004 |
|                 genByte[1].u_ddr_iob_byte                                                   |     0.047 |
|                   genBuf[0].genblk1_1.genblk1_1.IOBUF                                       |     0.005 |
|                   genBuf[10].genblk1_1.genblk1_1.IOBUF                                      |     0.004 |
|                   genBuf[11].genblk1_1.genblk1_1.IOBUF                                      |     0.004 |
|                   genBuf[2].genblk1_1.genblk1_1.IOBUF                                       |     0.004 |
|                   genBuf[3].genblk1_1.genblk1_1.IOBUF                                       |     0.004 |
|                   genBuf[4].genblk1_1.genblk1_1.IOBUF                                       |     0.004 |
|                   genBuf[5].genblk1_1.genblk1_1.IOBUF                                       |     0.004 |
|                   genBuf[6].genBuf.IO_BUFDS                                                 |     0.008 |
|                     OBUFTDS                                                                 |    <0.001 |
|                   genBuf[8].genblk1_1.genblk1_1.IOBUF                                       |     0.004 |
|                   genBuf[9].genblk1_1.genblk1_1.IOBUF                                       |     0.004 |
|                 genByte[2].u_ddr_iob_byte                                                   |     0.048 |
|                   genBuf[0].genblk1_1.genblk1_1.IOBUF                                       |     0.005 |
|                   genBuf[10].genblk1_1.genblk1_1.IOBUF                                      |     0.004 |
|                   genBuf[11].genblk1_1.genblk1_1.IOBUF                                      |     0.004 |
|                   genBuf[2].genblk1_1.genblk1_1.IOBUF                                       |     0.004 |
|                   genBuf[3].genblk1_1.genblk1_1.IOBUF                                       |     0.004 |
|                   genBuf[4].genblk1_1.genblk1_1.IOBUF                                       |     0.004 |
|                   genBuf[5].genblk1_1.genblk1_1.IOBUF                                       |     0.005 |
|                   genBuf[6].genBuf.IO_BUFDS                                                 |     0.008 |
|                     OBUFTDS                                                                 |    <0.001 |
|                   genBuf[8].genblk1_1.genblk1_1.IOBUF                                       |     0.004 |
|                   genBuf[9].genblk1_1.genblk1_1.IOBUF                                       |     0.005 |
|                 genByte[3].u_ddr_iob_byte                                                   |     0.048 |
|                   genBuf[0].genblk1_1.genblk1_1.IOBUF                                       |     0.005 |
|                   genBuf[10].genblk1_1.genblk1_1.IOBUF                                      |     0.004 |
|                   genBuf[11].genblk1_1.genblk1_1.IOBUF                                      |     0.004 |
|                   genBuf[2].genblk1_1.genblk1_1.IOBUF                                       |     0.004 |
|                   genBuf[3].genblk1_1.genblk1_1.IOBUF                                       |     0.005 |
|                   genBuf[4].genblk1_1.genblk1_1.IOBUF                                       |     0.005 |
|                   genBuf[5].genblk1_1.genblk1_1.IOBUF                                       |     0.005 |
|                   genBuf[6].genBuf.IO_BUFDS                                                 |     0.008 |
|                     OBUFTDS                                                                 |    <0.001 |
|                   genBuf[8].genblk1_1.genblk1_1.IOBUF                                       |     0.004 |
|                   genBuf[9].genblk1_1.genblk1_1.IOBUF                                       |     0.004 |
|                 genByte[5].u_ddr_iob_byte                                                   |     0.010 |
|                 genByte[6].u_ddr_iob_byte                                                   |     0.013 |
|                 genByte[7].u_ddr_iob_byte                                                   |     0.016 |
|                   genBuf[6].genBuf.OBUFDS                                                   |     0.002 |
|                 genByte[8].u_ddr_iob_byte                                                   |     0.047 |
|                   genBuf[0].genblk1_1.genblk1_1.IOBUF                                       |     0.005 |
|                   genBuf[10].genblk1_1.genblk1_1.IOBUF                                      |     0.004 |
|                   genBuf[11].genblk1_1.genblk1_1.IOBUF                                      |     0.004 |
|                   genBuf[2].genblk1_1.genblk1_1.IOBUF                                       |     0.004 |
|                   genBuf[3].genblk1_1.genblk1_1.IOBUF                                       |     0.005 |
|                   genBuf[4].genblk1_1.genblk1_1.IOBUF                                       |     0.004 |
|                   genBuf[5].genblk1_1.genblk1_1.IOBUF                                       |     0.004 |
|                   genBuf[6].genBuf.IO_BUFDS                                                 |     0.008 |
|                     OBUFTDS                                                                 |    <0.001 |
|                   genBuf[8].genblk1_1.genblk1_1.IOBUF                                       |     0.004 |
|                   genBuf[9].genblk1_1.genblk1_1.IOBUF                                       |     0.004 |
|                 genByte[9].u_ddr_iob_byte                                                   |     0.046 |
|                   genBuf[0].genblk1_1.genblk1_1.IOBUF                                       |     0.005 |
|                   genBuf[10].genblk1_1.genblk1_1.IOBUF                                      |     0.004 |
|                   genBuf[11].genblk1_1.genblk1_1.IOBUF                                      |     0.004 |
|                   genBuf[2].genblk1_1.genblk1_1.IOBUF                                       |     0.004 |
|                   genBuf[3].genblk1_1.genblk1_1.IOBUF                                       |     0.004 |
|                   genBuf[4].genblk1_1.genblk1_1.IOBUF                                       |     0.004 |
|                   genBuf[5].genblk1_1.genblk1_1.IOBUF                                       |     0.004 |
|                   genBuf[6].genBuf.IO_BUFDS                                                 |     0.008 |
|                     OBUFTDS                                                                 |    <0.001 |
|                   genBuf[8].genblk1_1.genblk1_1.IOBUF                                       |     0.004 |
|                   genBuf[9].genblk1_1.genblk1_1.IOBUF                                       |     0.004 |
|           u_phy2clb_bisc_complete_sync                                                      |    <0.001 |
|           u_phy2clb_fixdly_rdy_low                                                          |    <0.001 |
|           u_phy2clb_fixdly_rdy_upp                                                          |    <0.001 |
|           u_phy2clb_phy_rdy_low                                                             |    <0.001 |
|           u_phy2clb_phy_rdy_upp                                                             |    <0.001 |
|           u_phy2clb_phy_ready_sync                                                          |    <0.001 |
|           u_riu2clb_valid_sync                                                              |    <0.001 |
|         u_ddr_axi                                                                           |     0.053 |
|           USE_UPSIZER.upsizer_d2                                                            |     0.026 |
|             USE_READ.read_addr_inst                                                         |     0.002 |
|               USE_BURSTS.cmd_queue                                                          |     0.001 |
|             USE_READ.read_data_inst                                                         |     0.001 |
|             USE_WRITE.write_addr_inst                                                       |     0.002 |
|               USE_BURSTS.cmd_queue                                                          |     0.002 |
|             USE_WRITE.write_data_inst                                                       |     0.005 |
|             mi_register_slice_inst                                                          |     0.015 |
|               r_pipe                                                                        |     0.015 |
|             si_register_slice_inst                                                          |    <0.001 |
|               ar_pipe                                                                       |    <0.001 |
|               aw_pipe                                                                       |    <0.001 |
|           axi_ar_channel_0                                                                  |     0.001 |
|             ar_cmd_fsm_0                                                                    |    <0.001 |
|             axi_mc_cmd_translator_0                                                         |    <0.001 |
|               axi_mc_incr_cmd_0                                                             |    <0.001 |
|               axi_mc_wrap_cmd_0                                                             |    <0.001 |
|           axi_aw_channel_0                                                                  |    <0.001 |
|             aw_cmd_fsm_0                                                                    |    <0.001 |
|             axi_mc_cmd_translator_0                                                         |    <0.001 |
|               axi_mc_incr_cmd_0                                                             |    <0.001 |
|               axi_mc_wrap_cmd_0                                                             |    <0.001 |
|           axi_b_channel_0                                                                   |    <0.001 |
|             bid_fifo_0                                                                      |    <0.001 |
|           axi_cmd_arbiter_0                                                                 |    <0.001 |
|           axi_r_channel_0                                                                   |     0.015 |
|             rd_data_fifo_0                                                                  |     0.015 |
|             transaction_fifo_0                                                              |    <0.001 |
|           axi_w_channel_0                                                                   |     0.009 |
|   key1_IBUF_inst                                                                            |    <0.001 |
+---------------------------------------------------------------------------------------------+-----------+


