Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Aug  1 08:30:31 2025
| Host         : BozhiDesktop running 64-bit major release  (build 9200)
| Command      : report_utilization -file kits_top_utilization_synth.rpt -pb kits_top_utilization_synth.pb
| Design       : kits_top
| Device       : xczu19eg-ffvc1760-2-i
| Speed File   : -2
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. BLOCKRAM
3. ARITHMETIC
4. I/O
5. CLOCK
6. ADVANCED
7. CONFIGURATION
8. Primitives
9. Black Boxes
10. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+-------+-------+------------+-----------+-------+
|          Site Type         |  Used | Fixed | Prohibited | Available | Util% |
+----------------------------+-------+-------+------------+-----------+-------+
| CLB LUTs*                  |  4463 |     0 |          0 |    522720 |  0.85 |
|   LUT as Logic             |  3819 |     0 |          0 |    522720 |  0.73 |
|   LUT as Memory            |   644 |     0 |          0 |    161280 |  0.40 |
|     LUT as Distributed RAM |   644 |     0 |            |           |       |
|     LUT as Shift Register  |     0 |     0 |            |           |       |
| CLB Registers              | 10158 |     0 |          0 |   1045440 |  0.97 |
|   Register as Flip Flop    | 10158 |     0 |          0 |   1045440 |  0.97 |
|   Register as Latch        |     0 |     0 |          0 |   1045440 |  0.00 |
| CARRY8                     |    56 |     0 |          0 |     65340 |  0.09 |
| F7 Muxes                   |     0 |     0 |          0 |    261360 |  0.00 |
| F8 Muxes                   |     0 |     0 |          0 |    130680 |  0.00 |
| F9 Muxes                   |     0 |     0 |          0 |     65340 |  0.00 |
+----------------------------+-------+-------+------------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.
Warning! LUT value is adjusted to account for LUT combining.
Warning! For any ECO changes, please run place_design if there are unplaced instances


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 297   |          Yes |           - |          Set |
| 186   |          Yes |           - |        Reset |
| 165   |          Yes |         Set |            - |
| 9510  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. BLOCKRAM
-----------

+----------------+------+-------+------------+-----------+-------+
|    Site Type   | Used | Fixed | Prohibited | Available | Util% |
+----------------+------+-------+------------+-----------+-------+
| Block RAM Tile |    0 |     0 |          0 |       984 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |          0 |       984 |  0.00 |
|   RAMB18       |    0 |     0 |          0 |      1968 |  0.00 |
| URAM           |    0 |     0 |          0 |       128 |  0.00 |
+----------------+------+-------+------------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


3. ARITHMETIC
-------------

+-----------+------+-------+------------+-----------+-------+
| Site Type | Used | Fixed | Prohibited | Available | Util% |
+-----------+------+-------+------------+-----------+-------+
| DSPs      |    0 |     0 |          0 |      1968 |  0.00 |
+-----------+------+-------+------------+-----------+-------+


4. I/O
------

+------------+------+-------+------------+-----------+-------+
|  Site Type | Used | Fixed | Prohibited | Available | Util% |
+------------+------+-------+------------+-----------+-------+
| Bonded IOB |   58 |     0 |          0 |       512 | 11.33 |
+------------+------+-------+------------+-----------+-------+


5. CLOCK
--------

+------------+------+-------+------------+-----------+-------+
|  Site Type | Used | Fixed | Prohibited | Available | Util% |
+------------+------+-------+------------+-----------+-------+
| BUFGCE     |    1 |     0 |          0 |       280 |  0.36 |
| BUFGCE_DIV |    0 |     0 |          0 |        44 |  0.00 |
| BUFG_GT    |   18 |     0 |          0 |       456 |  3.95 |
| BUFG_PS    |    0 |     0 |          0 |        72 |  0.00 |
| BUFGCTRL*  |    0 |     0 |          0 |        88 |  0.00 |
| PLL        |    0 |     0 |          0 |        22 |  0.00 |
| MMCM       |    0 |     0 |          0 |        11 |  0.00 |
+------------+------+-------+------------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


6. ADVANCED
-----------

+-----------------+------+-------+------------+-----------+--------+
|    Site Type    | Used | Fixed | Prohibited | Available |  Util% |
+-----------------+------+-------+------------+-----------+--------+
| CMACE4          |    3 |     0 |          0 |         4 |  75.00 |
| GTHE4_CHANNEL   |    0 |     0 |          0 |        32 |   0.00 |
| GTHE4_COMMON    |    0 |     0 |          0 |         8 |   0.00 |
| GTYE4_CHANNEL   |   16 |     0 |          0 |        16 | 100.00 |
| GTYE4_COMMON    |    4 |     0 |          0 |         4 | 100.00 |
| ILKNE4          |    0 |     0 |          0 |         4 |   0.00 |
| OBUFDS_GTE4     |    0 |     0 |          0 |        24 |   0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |          0 |        24 |   0.00 |
| PCIE40E4        |    0 |     0 |          0 |         5 |   0.00 |
| PS8             |    0 |     0 |          0 |         1 |   0.00 |
| SYSMONE4        |    0 |     0 |          0 |         1 |   0.00 |
+-----------------+------+-------+------------+-----------+--------+


7. CONFIGURATION
----------------

+-------------+------+-------+------------+-----------+-------+
|  Site Type  | Used | Fixed | Prohibited | Available | Util% |
+-------------+------+-------+------------+-----------+-------+
| BSCANE2     |    0 |     0 |          0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |          0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |          0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |          0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |          0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |          0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |          0 |         1 |  0.00 |
+-------------+------+-------+------------+-----------+-------+


8. Primitives
-------------

+---------------+------+---------------------+
|    Ref Name   | Used | Functional Category |
+---------------+------+---------------------+
| FDRE          | 9510 |            Register |
| LUT4          | 1426 |                 CLB |
| LUT5          | 1294 |                 CLB |
| RAMD32        | 1120 |                 CLB |
| LUT2          |  993 |                 CLB |
| LUT6          |  468 |                 CLB |
| LUT1          |  449 |                 CLB |
| LUT3          |  422 |                 CLB |
| FDPE          |  297 |            Register |
| FDCE          |  186 |            Register |
| FDSE          |  165 |            Register |
| RAMS32        |  160 |                 CLB |
| OBUF          |   56 |                 I/O |
| CARRY8        |   56 |                 CLB |
| BUFG_GT_SYNC  |   18 |               Clock |
| BUFG_GT       |   18 |               Clock |
| GTYE4_CHANNEL |   16 |            Advanced |
| RAMS64E       |    4 |                 CLB |
| IBUFDS_GTE4   |    4 |                 I/O |
| GTYE4_COMMON  |    4 |            Advanced |
| CMACE4        |    3 |            Advanced |
| IBUFCTRL      |    1 |              Others |
| DIFFINBUF     |    1 |                 I/O |
| BUFGCE        |    1 |               Clock |
+---------------+------+---------------------+


9. Black Boxes
--------------

+--------------------+------+
|      Ref Name      | Used |
+--------------------+------+
| fifo_loopback_100g |    4 |
| vio_rst            |    1 |
| CNN_stream_0       |    1 |
+--------------------+------+


10. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


