Loading plugins phase: Elapsed time ==> 0s.147ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\JamesH\Desktop\ECE4191-Team-13-PSoC\DesignAttempt01.cydsn\DesignAttempt01.cyprj -d CY8C4247AZI-M485 -s C:\Users\JamesH\Desktop\ECE4191-Team-13-PSoC\DesignAttempt01.cydsn\Generated_Source\PSoC4 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 1s.581ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.059ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  DesignAttempt01.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\JamesH\Desktop\ECE4191-Team-13-PSoC\DesignAttempt01.cydsn\DesignAttempt01.cyprj -dcpsoc3 DesignAttempt01.v -verilog
======================================================================

======================================================================
Compiling:  DesignAttempt01.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\JamesH\Desktop\ECE4191-Team-13-PSoC\DesignAttempt01.cydsn\DesignAttempt01.cyprj -dcpsoc3 DesignAttempt01.v -verilog
======================================================================

======================================================================
Compiling:  DesignAttempt01.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\JamesH\Desktop\ECE4191-Team-13-PSoC\DesignAttempt01.cydsn\DesignAttempt01.cyprj -dcpsoc3 -verilog DesignAttempt01.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Tue Aug 23 11:19:12 2022


======================================================================
Compiling:  DesignAttempt01.v
Program  :   vpp
Options  :    -yv2 -q10 DesignAttempt01.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Tue Aug 23 11:19:12 2022

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Users\JamesH\Downloads\Quad_PWM\Quad PWM\Quad PWM.cydsn\QuadPWM_v1_0\QuadPWM_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'DesignAttempt01.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 947, col 46):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 977, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
C:\Users\JamesH\Downloads\Quad_PWM\Quad PWM\Quad PWM.cydsn\QuadPWM_v1_0\QuadPWM_v1_0.v (line 37, col 26):  Note: Substituting module 'add_vi_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v (line 368, col 46):  Note: Substituting module 'cmp_vv_vv' for '='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v (line 374, col 62):  Note: Substituting module 'add_vv_vv' for '+'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  DesignAttempt01.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\JamesH\Desktop\ECE4191-Team-13-PSoC\DesignAttempt01.cydsn\DesignAttempt01.cyprj -dcpsoc3 -verilog DesignAttempt01.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Tue Aug 23 11:19:13 2022

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\JamesH\Desktop\ECE4191-Team-13-PSoC\DesignAttempt01.cydsn\codegentemp\DesignAttempt01.ctl'.
Linking 'C:\Users\JamesH\Desktop\ECE4191-Team-13-PSoC\DesignAttempt01.cydsn\codegentemp\DesignAttempt01.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Users\JamesH\Downloads\Quad_PWM\Quad PWM\Quad PWM.cydsn\QuadPWM_v1_0\QuadPWM_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.

tovif:  No errors.


======================================================================
Compiling:  DesignAttempt01.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\JamesH\Desktop\ECE4191-Team-13-PSoC\DesignAttempt01.cydsn\DesignAttempt01.cyprj -dcpsoc3 -verilog DesignAttempt01.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Tue Aug 23 11:19:13 2022

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\JamesH\Desktop\ECE4191-Team-13-PSoC\DesignAttempt01.cydsn\codegentemp\DesignAttempt01.ctl'.
Linking 'C:\Users\JamesH\Desktop\ECE4191-Team-13-PSoC\DesignAttempt01.cydsn\codegentemp\DesignAttempt01.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Users\JamesH\Downloads\Quad_PWM\Quad PWM\Quad PWM.cydsn\QuadPWM_v1_0\QuadPWM_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	Net_28
	Net_29
	Net_30
	Net_31
	\PWM:PWMUDB:km_run\
	\PWM:PWMUDB:ctrl_cmpmode2_2\
	\PWM:PWMUDB:ctrl_cmpmode2_1\
	\PWM:PWMUDB:ctrl_cmpmode2_0\
	\PWM:PWMUDB:capt_rising\
	\PWM:PWMUDB:capt_falling\
	\PWM:PWMUDB:trig_rise\
	\PWM:PWMUDB:trig_fall\
	\PWM:PWMUDB:sc_kill\
	\PWM:PWMUDB:min_kill\
	\PWM:PWMUDB:db_tc\
	\PWM:PWMUDB:dith_sel\
	\PWM:PWMUDB:compare2\
	Net_206
	Net_203
	Net_204
	\PWM:PWMUDB:MODULE_2:b_31\
	\PWM:PWMUDB:MODULE_2:b_30\
	\PWM:PWMUDB:MODULE_2:b_29\
	\PWM:PWMUDB:MODULE_2:b_28\
	\PWM:PWMUDB:MODULE_2:b_27\
	\PWM:PWMUDB:MODULE_2:b_26\
	\PWM:PWMUDB:MODULE_2:b_25\
	\PWM:PWMUDB:MODULE_2:b_24\
	\PWM:PWMUDB:MODULE_2:b_23\
	\PWM:PWMUDB:MODULE_2:b_22\
	\PWM:PWMUDB:MODULE_2:b_21\
	\PWM:PWMUDB:MODULE_2:b_20\
	\PWM:PWMUDB:MODULE_2:b_19\
	\PWM:PWMUDB:MODULE_2:b_18\
	\PWM:PWMUDB:MODULE_2:b_17\
	\PWM:PWMUDB:MODULE_2:b_16\
	\PWM:PWMUDB:MODULE_2:b_15\
	\PWM:PWMUDB:MODULE_2:b_14\
	\PWM:PWMUDB:MODULE_2:b_13\
	\PWM:PWMUDB:MODULE_2:b_12\
	\PWM:PWMUDB:MODULE_2:b_11\
	\PWM:PWMUDB:MODULE_2:b_10\
	\PWM:PWMUDB:MODULE_2:b_9\
	\PWM:PWMUDB:MODULE_2:b_8\
	\PWM:PWMUDB:MODULE_2:b_7\
	\PWM:PWMUDB:MODULE_2:b_6\
	\PWM:PWMUDB:MODULE_2:b_5\
	\PWM:PWMUDB:MODULE_2:b_4\
	\PWM:PWMUDB:MODULE_2:b_3\
	\PWM:PWMUDB:MODULE_2:b_2\
	\PWM:PWMUDB:MODULE_2:b_1\
	\PWM:PWMUDB:MODULE_2:b_0\
	\PWM:PWMUDB:MODULE_2:g2:a0:a_31\
	\PWM:PWMUDB:MODULE_2:g2:a0:a_30\
	\PWM:PWMUDB:MODULE_2:g2:a0:a_29\
	\PWM:PWMUDB:MODULE_2:g2:a0:a_28\
	\PWM:PWMUDB:MODULE_2:g2:a0:a_27\
	\PWM:PWMUDB:MODULE_2:g2:a0:a_26\
	\PWM:PWMUDB:MODULE_2:g2:a0:a_25\
	\PWM:PWMUDB:MODULE_2:g2:a0:a_24\
	\PWM:PWMUDB:MODULE_2:g2:a0:b_31\
	\PWM:PWMUDB:MODULE_2:g2:a0:b_30\
	\PWM:PWMUDB:MODULE_2:g2:a0:b_29\
	\PWM:PWMUDB:MODULE_2:g2:a0:b_28\
	\PWM:PWMUDB:MODULE_2:g2:a0:b_27\
	\PWM:PWMUDB:MODULE_2:g2:a0:b_26\
	\PWM:PWMUDB:MODULE_2:g2:a0:b_25\
	\PWM:PWMUDB:MODULE_2:g2:a0:b_24\
	\PWM:PWMUDB:MODULE_2:g2:a0:b_23\
	\PWM:PWMUDB:MODULE_2:g2:a0:b_22\
	\PWM:PWMUDB:MODULE_2:g2:a0:b_21\
	\PWM:PWMUDB:MODULE_2:g2:a0:b_20\
	\PWM:PWMUDB:MODULE_2:g2:a0:b_19\
	\PWM:PWMUDB:MODULE_2:g2:a0:b_18\
	\PWM:PWMUDB:MODULE_2:g2:a0:b_17\
	\PWM:PWMUDB:MODULE_2:g2:a0:b_16\
	\PWM:PWMUDB:MODULE_2:g2:a0:b_15\
	\PWM:PWMUDB:MODULE_2:g2:a0:b_14\
	\PWM:PWMUDB:MODULE_2:g2:a0:b_13\
	\PWM:PWMUDB:MODULE_2:g2:a0:b_12\
	\PWM:PWMUDB:MODULE_2:g2:a0:b_11\
	\PWM:PWMUDB:MODULE_2:g2:a0:b_10\
	\PWM:PWMUDB:MODULE_2:g2:a0:b_9\
	\PWM:PWMUDB:MODULE_2:g2:a0:b_8\
	\PWM:PWMUDB:MODULE_2:g2:a0:b_7\
	\PWM:PWMUDB:MODULE_2:g2:a0:b_6\
	\PWM:PWMUDB:MODULE_2:g2:a0:b_5\
	\PWM:PWMUDB:MODULE_2:g2:a0:b_4\
	\PWM:PWMUDB:MODULE_2:g2:a0:b_3\
	\PWM:PWMUDB:MODULE_2:g2:a0:b_2\
	\PWM:PWMUDB:MODULE_2:g2:a0:b_1\
	\PWM:PWMUDB:MODULE_2:g2:a0:b_0\
	\PWM:PWMUDB:MODULE_2:g2:a0:s_31\
	\PWM:PWMUDB:MODULE_2:g2:a0:s_30\
	\PWM:PWMUDB:MODULE_2:g2:a0:s_29\
	\PWM:PWMUDB:MODULE_2:g2:a0:s_28\
	\PWM:PWMUDB:MODULE_2:g2:a0:s_27\
	\PWM:PWMUDB:MODULE_2:g2:a0:s_26\
	\PWM:PWMUDB:MODULE_2:g2:a0:s_25\
	\PWM:PWMUDB:MODULE_2:g2:a0:s_24\
	\PWM:PWMUDB:MODULE_2:g2:a0:s_23\
	\PWM:PWMUDB:MODULE_2:g2:a0:s_22\
	\PWM:PWMUDB:MODULE_2:g2:a0:s_21\
	\PWM:PWMUDB:MODULE_2:g2:a0:s_20\
	\PWM:PWMUDB:MODULE_2:g2:a0:s_19\
	\PWM:PWMUDB:MODULE_2:g2:a0:s_18\
	\PWM:PWMUDB:MODULE_2:g2:a0:s_17\
	\PWM:PWMUDB:MODULE_2:g2:a0:s_16\
	\PWM:PWMUDB:MODULE_2:g2:a0:s_15\
	\PWM:PWMUDB:MODULE_2:g2:a0:s_14\
	\PWM:PWMUDB:MODULE_2:g2:a0:s_13\
	\PWM:PWMUDB:MODULE_2:g2:a0:s_12\
	\PWM:PWMUDB:MODULE_2:g2:a0:s_11\
	\PWM:PWMUDB:MODULE_2:g2:a0:s_10\
	\PWM:PWMUDB:MODULE_2:g2:a0:s_9\
	\PWM:PWMUDB:MODULE_2:g2:a0:s_8\
	\PWM:PWMUDB:MODULE_2:g2:a0:s_7\
	\PWM:PWMUDB:MODULE_2:g2:a0:s_6\
	\PWM:PWMUDB:MODULE_2:g2:a0:s_5\
	\PWM:PWMUDB:MODULE_2:g2:a0:s_4\
	\PWM:PWMUDB:MODULE_2:g2:a0:s_3\
	\PWM:PWMUDB:MODULE_2:g2:a0:s_2\
	\PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_25\
	\PWM:Net_139\
	\PWM:Net_138\
	\PWM:Net_183\
	\PWM:Net_181\
	Net_242
	Net_243
	Net_245
	Net_246
	Net_247
	Net_248
	\QuadPWM:MODULE_1:b_31\
	\QuadPWM:MODULE_1:b_30\
	\QuadPWM:MODULE_1:b_29\
	\QuadPWM:MODULE_1:b_28\
	\QuadPWM:MODULE_1:b_27\
	\QuadPWM:MODULE_1:b_26\
	\QuadPWM:MODULE_1:b_25\
	\QuadPWM:MODULE_1:b_24\
	\QuadPWM:MODULE_1:b_23\
	\QuadPWM:MODULE_1:b_22\
	\QuadPWM:MODULE_1:b_21\
	\QuadPWM:MODULE_1:b_20\
	\QuadPWM:MODULE_1:b_19\
	\QuadPWM:MODULE_1:b_18\
	\QuadPWM:MODULE_1:b_17\
	\QuadPWM:MODULE_1:b_16\
	\QuadPWM:MODULE_1:b_15\
	\QuadPWM:MODULE_1:b_14\
	\QuadPWM:MODULE_1:b_13\
	\QuadPWM:MODULE_1:b_12\
	\QuadPWM:MODULE_1:b_11\
	\QuadPWM:MODULE_1:b_10\
	\QuadPWM:MODULE_1:b_9\
	\QuadPWM:MODULE_1:b_8\
	\QuadPWM:MODULE_1:b_7\
	\QuadPWM:MODULE_1:b_6\
	\QuadPWM:MODULE_1:b_5\
	\QuadPWM:MODULE_1:b_4\
	\QuadPWM:MODULE_1:b_3\
	\QuadPWM:MODULE_1:b_2\
	\QuadPWM:MODULE_1:b_1\
	\QuadPWM:MODULE_1:b_0\
	\QuadPWM:MODULE_1:g2:a0:a_31\
	\QuadPWM:MODULE_1:g2:a0:a_30\
	\QuadPWM:MODULE_1:g2:a0:a_29\
	\QuadPWM:MODULE_1:g2:a0:a_28\
	\QuadPWM:MODULE_1:g2:a0:a_27\
	\QuadPWM:MODULE_1:g2:a0:a_26\
	\QuadPWM:MODULE_1:g2:a0:a_25\
	\QuadPWM:MODULE_1:g2:a0:a_24\
	\QuadPWM:MODULE_1:g2:a0:b_31\
	\QuadPWM:MODULE_1:g2:a0:b_30\
	\QuadPWM:MODULE_1:g2:a0:b_29\
	\QuadPWM:MODULE_1:g2:a0:b_28\
	\QuadPWM:MODULE_1:g2:a0:b_27\
	\QuadPWM:MODULE_1:g2:a0:b_26\
	\QuadPWM:MODULE_1:g2:a0:b_25\
	\QuadPWM:MODULE_1:g2:a0:b_24\
	\QuadPWM:MODULE_1:g2:a0:b_23\
	\QuadPWM:MODULE_1:g2:a0:b_22\
	\QuadPWM:MODULE_1:g2:a0:b_21\
	\QuadPWM:MODULE_1:g2:a0:b_20\
	\QuadPWM:MODULE_1:g2:a0:b_19\
	\QuadPWM:MODULE_1:g2:a0:b_18\
	\QuadPWM:MODULE_1:g2:a0:b_17\
	\QuadPWM:MODULE_1:g2:a0:b_16\
	\QuadPWM:MODULE_1:g2:a0:b_15\
	\QuadPWM:MODULE_1:g2:a0:b_14\
	\QuadPWM:MODULE_1:g2:a0:b_13\
	\QuadPWM:MODULE_1:g2:a0:b_12\
	\QuadPWM:MODULE_1:g2:a0:b_11\
	\QuadPWM:MODULE_1:g2:a0:b_10\
	\QuadPWM:MODULE_1:g2:a0:b_9\
	\QuadPWM:MODULE_1:g2:a0:b_8\
	\QuadPWM:MODULE_1:g2:a0:b_7\
	\QuadPWM:MODULE_1:g2:a0:b_6\
	\QuadPWM:MODULE_1:g2:a0:b_5\
	\QuadPWM:MODULE_1:g2:a0:b_4\
	\QuadPWM:MODULE_1:g2:a0:b_3\
	\QuadPWM:MODULE_1:g2:a0:b_2\
	\QuadPWM:MODULE_1:g2:a0:b_1\
	\QuadPWM:MODULE_1:g2:a0:b_0\
	\QuadPWM:MODULE_1:g2:a0:s_31\
	\QuadPWM:MODULE_1:g2:a0:s_30\
	\QuadPWM:MODULE_1:g2:a0:s_29\
	\QuadPWM:MODULE_1:g2:a0:s_28\
	\QuadPWM:MODULE_1:g2:a0:s_27\
	\QuadPWM:MODULE_1:g2:a0:s_26\
	\QuadPWM:MODULE_1:g2:a0:s_25\
	\QuadPWM:MODULE_1:g2:a0:s_24\
	\QuadPWM:MODULE_1:g2:a0:s_23\
	\QuadPWM:MODULE_1:g2:a0:s_22\
	\QuadPWM:MODULE_1:g2:a0:s_21\
	\QuadPWM:MODULE_1:g2:a0:s_20\
	\QuadPWM:MODULE_1:g2:a0:s_19\
	\QuadPWM:MODULE_1:g2:a0:s_18\
	\QuadPWM:MODULE_1:g2:a0:s_17\
	\QuadPWM:MODULE_1:g2:a0:s_16\
	\QuadPWM:MODULE_1:g2:a0:s_15\
	\QuadPWM:MODULE_1:g2:a0:s_14\
	\QuadPWM:MODULE_1:g2:a0:s_13\
	\QuadPWM:MODULE_1:g2:a0:s_12\
	\QuadPWM:MODULE_1:g2:a0:s_11\
	\QuadPWM:MODULE_1:g2:a0:s_10\
	\QuadPWM:MODULE_1:g2:a0:s_9\
	\QuadPWM:MODULE_1:g2:a0:s_8\
	\QuadPWM:MODULE_1:g2:a0:s_7\
	\QuadPWM:MODULE_1:g2:a0:s_6\
	\QuadPWM:MODULE_1:g2:a0:s_5\
	\QuadPWM:MODULE_1:g2:a0:s_4\
	\QuadPWM:MODULE_1:g2:a0:s_3\
	\QuadPWM:MODULE_1:g2:a0:s_2\
	\QuadPWM:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\
	\QuadPWM:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\
	\QuadPWM:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\
	\QuadPWM:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\
	\QuadPWM:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\
	\QuadPWM:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\
	\QuadPWM:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\
	\UART_RPi:Net_1257\
	\UART_RPi:uncfg_rx_irq\
	\UART_RPi:Net_1099\
	\UART_RPi:Net_1258\
	Net_311
	Net_312
	Net_313
	Net_314
	Net_315
	Net_316
	Net_317
	Net_320
	Net_321
	Net_328
	Net_352
	Net_353
	Net_355
	Net_356
	Net_357
	Net_358
	\Timer_2:TimerUDB:ctrl_ic_1\
	\Timer_2:TimerUDB:ctrl_ic_0\
	Net_372
	Net_369
	\Timer_2:TimerUDB:zeros_3\
	\Timer_2:TimerUDB:zeros_2\
	\I2C_1:Net_1257\
	\I2C_1:uncfg_rx_irq\
	\I2C_1:Net_1099\
	\I2C_1:Net_1258\
	Net_415
	Net_416
	Net_417
	Net_418
	Net_419
	Net_420
	Net_421
	Net_424
	Net_425
	Net_432

    Synthesized names
	\PWM:PWMUDB:add_vi_vv_MODGEN_2_31\
	\PWM:PWMUDB:add_vi_vv_MODGEN_2_30\
	\PWM:PWMUDB:add_vi_vv_MODGEN_2_29\
	\PWM:PWMUDB:add_vi_vv_MODGEN_2_28\
	\PWM:PWMUDB:add_vi_vv_MODGEN_2_27\
	\PWM:PWMUDB:add_vi_vv_MODGEN_2_26\
	\PWM:PWMUDB:add_vi_vv_MODGEN_2_25\
	\PWM:PWMUDB:add_vi_vv_MODGEN_2_24\
	\PWM:PWMUDB:add_vi_vv_MODGEN_2_23\
	\PWM:PWMUDB:add_vi_vv_MODGEN_2_22\
	\PWM:PWMUDB:add_vi_vv_MODGEN_2_21\
	\PWM:PWMUDB:add_vi_vv_MODGEN_2_20\
	\PWM:PWMUDB:add_vi_vv_MODGEN_2_19\
	\PWM:PWMUDB:add_vi_vv_MODGEN_2_18\
	\PWM:PWMUDB:add_vi_vv_MODGEN_2_17\
	\PWM:PWMUDB:add_vi_vv_MODGEN_2_16\
	\PWM:PWMUDB:add_vi_vv_MODGEN_2_15\
	\PWM:PWMUDB:add_vi_vv_MODGEN_2_14\
	\PWM:PWMUDB:add_vi_vv_MODGEN_2_13\
	\PWM:PWMUDB:add_vi_vv_MODGEN_2_12\
	\PWM:PWMUDB:add_vi_vv_MODGEN_2_11\
	\PWM:PWMUDB:add_vi_vv_MODGEN_2_10\
	\PWM:PWMUDB:add_vi_vv_MODGEN_2_9\
	\PWM:PWMUDB:add_vi_vv_MODGEN_2_8\
	\PWM:PWMUDB:add_vi_vv_MODGEN_2_7\
	\PWM:PWMUDB:add_vi_vv_MODGEN_2_6\
	\PWM:PWMUDB:add_vi_vv_MODGEN_2_5\
	\PWM:PWMUDB:add_vi_vv_MODGEN_2_4\
	\PWM:PWMUDB:add_vi_vv_MODGEN_2_3\
	\PWM:PWMUDB:add_vi_vv_MODGEN_2_2\
	\QuadPWM:add_vi_vv_MODGEN_1_31\
	\QuadPWM:add_vi_vv_MODGEN_1_30\
	\QuadPWM:add_vi_vv_MODGEN_1_29\
	\QuadPWM:add_vi_vv_MODGEN_1_28\
	\QuadPWM:add_vi_vv_MODGEN_1_27\
	\QuadPWM:add_vi_vv_MODGEN_1_26\
	\QuadPWM:add_vi_vv_MODGEN_1_25\
	\QuadPWM:add_vi_vv_MODGEN_1_24\
	\QuadPWM:add_vi_vv_MODGEN_1_23\
	\QuadPWM:add_vi_vv_MODGEN_1_22\
	\QuadPWM:add_vi_vv_MODGEN_1_21\
	\QuadPWM:add_vi_vv_MODGEN_1_20\
	\QuadPWM:add_vi_vv_MODGEN_1_19\
	\QuadPWM:add_vi_vv_MODGEN_1_18\
	\QuadPWM:add_vi_vv_MODGEN_1_17\
	\QuadPWM:add_vi_vv_MODGEN_1_16\
	\QuadPWM:add_vi_vv_MODGEN_1_15\
	\QuadPWM:add_vi_vv_MODGEN_1_14\
	\QuadPWM:add_vi_vv_MODGEN_1_13\
	\QuadPWM:add_vi_vv_MODGEN_1_12\
	\QuadPWM:add_vi_vv_MODGEN_1_11\
	\QuadPWM:add_vi_vv_MODGEN_1_10\
	\QuadPWM:add_vi_vv_MODGEN_1_9\
	\QuadPWM:add_vi_vv_MODGEN_1_8\
	\QuadPWM:add_vi_vv_MODGEN_1_7\
	\QuadPWM:add_vi_vv_MODGEN_1_6\
	\QuadPWM:add_vi_vv_MODGEN_1_5\
	\QuadPWM:add_vi_vv_MODGEN_1_4\
	\QuadPWM:add_vi_vv_MODGEN_1_3\
	\QuadPWM:add_vi_vv_MODGEN_1_2\

Deleted 288 User equations/components.
Deleted 60 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to tmpOE__Pin_0_net_0
Aliasing \UART:tmpOE__tx_net_0\ to tmpOE__Pin_0_net_0
Aliasing \StepperDriver:clk\ to zero
Aliasing \StepperDriver:rst\ to zero
Aliasing tmpOE__Pin_1_net_0 to tmpOE__Pin_0_net_0
Aliasing tmpOE__Pin_2_net_0 to tmpOE__Pin_0_net_0
Aliasing tmpOE__Pin_3_net_0 to tmpOE__Pin_0_net_0
Aliasing \PWM:Net_180\ to zero
Aliasing \PWM:PWMUDB:hwCapture\ to zero
Aliasing \PWM:Net_178\ to zero
Aliasing \PWM:PWMUDB:trig_out\ to tmpOE__Pin_0_net_0
Aliasing \PWM:Net_186\ to zero
Aliasing \PWM:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM:Net_179\ to tmpOE__Pin_0_net_0
Aliasing \PWM:PWMUDB:ltch_kill_reg\\R\ to \PWM:PWMUDB:runmode_enable\\R\
Aliasing \PWM:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM:PWMUDB:km_tc\ to zero
Aliasing \PWM:PWMUDB:min_kill_reg\\R\ to \PWM:PWMUDB:runmode_enable\\R\
Aliasing \PWM:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM:PWMUDB:final_kill\ to tmpOE__Pin_0_net_0
Aliasing \PWM:PWMUDB:dith_count_1\\R\ to \PWM:PWMUDB:runmode_enable\\R\
Aliasing \PWM:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM:PWMUDB:dith_count_0\\R\ to \PWM:PWMUDB:runmode_enable\\R\
Aliasing \PWM:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM:PWMUDB:status_6\ to zero
Aliasing \PWM:PWMUDB:status_4\ to zero
Aliasing \PWM:PWMUDB:cmp2\ to zero
Aliasing \PWM:PWMUDB:cmp1_status_reg\\R\ to \PWM:PWMUDB:runmode_enable\\R\
Aliasing \PWM:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \PWM:PWMUDB:cmp2_status_reg\\R\ to \PWM:PWMUDB:runmode_enable\\R\
Aliasing \PWM:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \PWM:PWMUDB:final_kill_reg\\R\ to \PWM:PWMUDB:runmode_enable\\R\
Aliasing \PWM:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \PWM:PWMUDB:cs_addr_0\ to \PWM:PWMUDB:runmode_enable\\R\
Aliasing \PWM:PWMUDB:pwm1_i\ to zero
Aliasing \PWM:PWMUDB:pwm2_i\ to zero
Aliasing \PWM:PWMUDB:MODULE_2:g2:a0:a_23\ to zero
Aliasing \PWM:PWMUDB:MODULE_2:g2:a0:a_22\ to zero
Aliasing \PWM:PWMUDB:MODULE_2:g2:a0:a_21\ to zero
Aliasing \PWM:PWMUDB:MODULE_2:g2:a0:a_20\ to zero
Aliasing \PWM:PWMUDB:MODULE_2:g2:a0:a_19\ to zero
Aliasing \PWM:PWMUDB:MODULE_2:g2:a0:a_18\ to zero
Aliasing \PWM:PWMUDB:MODULE_2:g2:a0:a_17\ to zero
Aliasing \PWM:PWMUDB:MODULE_2:g2:a0:a_16\ to zero
Aliasing \PWM:PWMUDB:MODULE_2:g2:a0:a_15\ to zero
Aliasing \PWM:PWMUDB:MODULE_2:g2:a0:a_14\ to zero
Aliasing \PWM:PWMUDB:MODULE_2:g2:a0:a_13\ to zero
Aliasing \PWM:PWMUDB:MODULE_2:g2:a0:a_12\ to zero
Aliasing \PWM:PWMUDB:MODULE_2:g2:a0:a_11\ to zero
Aliasing \PWM:PWMUDB:MODULE_2:g2:a0:a_10\ to zero
Aliasing \PWM:PWMUDB:MODULE_2:g2:a0:a_9\ to zero
Aliasing \PWM:PWMUDB:MODULE_2:g2:a0:a_8\ to zero
Aliasing \PWM:PWMUDB:MODULE_2:g2:a0:a_7\ to zero
Aliasing \PWM:PWMUDB:MODULE_2:g2:a0:a_6\ to zero
Aliasing \PWM:PWMUDB:MODULE_2:g2:a0:a_5\ to zero
Aliasing \PWM:PWMUDB:MODULE_2:g2:a0:a_4\ to zero
Aliasing \PWM:PWMUDB:MODULE_2:g2:a0:a_3\ to zero
Aliasing \PWM:PWMUDB:MODULE_2:g2:a0:a_2\ to zero
Aliasing \PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__Pin_0_net_0
Aliasing tmpOE__Pin_4_net_0 to tmpOE__Pin_0_net_0
Aliasing tmpOE__Pin_9_net_0 to tmpOE__Pin_0_net_0
Aliasing tmpOE__Pin_5_net_0 to tmpOE__Pin_0_net_0
Aliasing tmpOE__Pin_6_net_0 to tmpOE__Pin_0_net_0
Aliasing \TB9051_EN:clk\ to zero
Aliasing \TB9051_EN:rst\ to zero
Aliasing tmpOE__Pin_7_net_0 to tmpOE__Pin_0_net_0
Aliasing tmpOE__Pin_8_net_0 to tmpOE__Pin_0_net_0
Aliasing \QuadPWM:cs_addr_2\ to zero
Aliasing \QuadPWM:MODULE_1:g2:a0:a_23\ to zero
Aliasing \QuadPWM:MODULE_1:g2:a0:a_22\ to zero
Aliasing \QuadPWM:MODULE_1:g2:a0:a_21\ to zero
Aliasing \QuadPWM:MODULE_1:g2:a0:a_20\ to zero
Aliasing \QuadPWM:MODULE_1:g2:a0:a_19\ to zero
Aliasing \QuadPWM:MODULE_1:g2:a0:a_18\ to zero
Aliasing \QuadPWM:MODULE_1:g2:a0:a_17\ to zero
Aliasing \QuadPWM:MODULE_1:g2:a0:a_16\ to zero
Aliasing \QuadPWM:MODULE_1:g2:a0:a_15\ to zero
Aliasing \QuadPWM:MODULE_1:g2:a0:a_14\ to zero
Aliasing \QuadPWM:MODULE_1:g2:a0:a_13\ to zero
Aliasing \QuadPWM:MODULE_1:g2:a0:a_12\ to zero
Aliasing \QuadPWM:MODULE_1:g2:a0:a_11\ to zero
Aliasing \QuadPWM:MODULE_1:g2:a0:a_10\ to zero
Aliasing \QuadPWM:MODULE_1:g2:a0:a_9\ to zero
Aliasing \QuadPWM:MODULE_1:g2:a0:a_8\ to zero
Aliasing \QuadPWM:MODULE_1:g2:a0:a_7\ to zero
Aliasing \QuadPWM:MODULE_1:g2:a0:a_6\ to zero
Aliasing \QuadPWM:MODULE_1:g2:a0:a_5\ to zero
Aliasing \QuadPWM:MODULE_1:g2:a0:a_4\ to zero
Aliasing \QuadPWM:MODULE_1:g2:a0:a_3\ to zero
Aliasing \QuadPWM:MODULE_1:g2:a0:a_2\ to zero
Aliasing \QuadPWM:MODIN1_1\ to \QuadPWM:cs_addr_1\
Aliasing \QuadPWM:MODIN1_0\ to \QuadPWM:cs_addr_0\
Aliasing \QuadPWM:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__Pin_0_net_0
Aliasing tmpOE__Pin_10_net_0 to tmpOE__Pin_0_net_0
Aliasing \UART_RPi:select_s_wire\ to zero
Aliasing \UART_RPi:sclk_s_wire\ to zero
Aliasing \UART_RPi:mosi_s_wire\ to zero
Aliasing \UART_RPi:miso_m_wire\ to zero
Aliasing \UART_RPi:tmpOE__tx_net_0\ to tmpOE__Pin_0_net_0
Aliasing \UART_RPi:tmpOE__rx_net_0\ to tmpOE__Pin_0_net_0
Aliasing \UART_RPi:cts_wire\ to zero
Aliasing \US:clk\ to zero
Aliasing \US:rst\ to zero
Aliasing tmpOE__Pin_11_net_0 to tmpOE__Pin_0_net_0
Aliasing tmpOE__Pin_12_net_0 to tmpOE__Pin_0_net_0
Aliasing tmpOE__Pin_13_net_0 to tmpOE__Pin_0_net_0
Aliasing tmpOE__Pin_14_net_0 to tmpOE__Pin_0_net_0
Aliasing Net_362 to zero
Aliasing \Timer_2:TimerUDB:ctrl_cmode_1\ to zero
Aliasing \Timer_2:TimerUDB:ctrl_cmode_0\ to tmpOE__Pin_0_net_0
Aliasing \Timer_2:TimerUDB:ctrl_tmode_1\ to zero
Aliasing \Timer_2:TimerUDB:ctrl_tmode_0\ to tmpOE__Pin_0_net_0
Aliasing \Timer_2:TimerUDB:status_6\ to zero
Aliasing \Timer_2:TimerUDB:status_5\ to zero
Aliasing \Timer_2:TimerUDB:status_4\ to zero
Aliasing \Timer_2:TimerUDB:status_0\ to \Timer_2:TimerUDB:tc_i\
Aliasing \I2C_1:select_s_wire\ to zero
Aliasing \I2C_1:rx_wire\ to zero
Aliasing \I2C_1:sclk_s_wire\ to zero
Aliasing \I2C_1:mosi_s_wire\ to zero
Aliasing \I2C_1:miso_m_wire\ to zero
Aliasing \I2C_1:tmpOE__sda_net_0\ to tmpOE__Pin_0_net_0
Aliasing \I2C_1:tmpOE__scl_net_0\ to tmpOE__Pin_0_net_0
Aliasing \I2C_1:cts_wire\ to zero
Aliasing \PWM:PWMUDB:prevCompare1\\D\ to \PWM:PWMUDB:pwm_temp\
Aliasing \PWM:PWMUDB:tc_i_reg\\D\ to \PWM:PWMUDB:status_2\
Aliasing \Timer_2:TimerUDB:hwEnable_reg\\D\ to \Timer_2:TimerUDB:run_mode\
Aliasing \Timer_2:TimerUDB:capture_out_reg_i\\D\ to \Timer_2:TimerUDB:capt_fifo_load_int\
Removing Rhs of wire Net_23[2] = \StepperDriver:control_out_0\[17]
Removing Rhs of wire Net_23[2] = \StepperDriver:control_0\[40]
Removing Lhs of wire one[7] = tmpOE__Pin_0_net_0[1]
Removing Lhs of wire \UART:tmpOE__tx_net_0\[10] = tmpOE__Pin_0_net_0[1]
Removing Lhs of wire \StepperDriver:clk\[15] = zero[6]
Removing Lhs of wire \StepperDriver:rst\[16] = zero[6]
Removing Rhs of wire Net_34[18] = \StepperDriver:control_out_1\[19]
Removing Rhs of wire Net_34[18] = \StepperDriver:control_1\[39]
Removing Rhs of wire Net_35[20] = \StepperDriver:control_out_2\[21]
Removing Rhs of wire Net_35[20] = \StepperDriver:control_2\[38]
Removing Rhs of wire Net_36[22] = \StepperDriver:control_out_3\[23]
Removing Rhs of wire Net_36[22] = \StepperDriver:control_3\[37]
Removing Lhs of wire tmpOE__Pin_1_net_0[42] = tmpOE__Pin_0_net_0[1]
Removing Lhs of wire tmpOE__Pin_2_net_0[48] = tmpOE__Pin_0_net_0[1]
Removing Lhs of wire tmpOE__Pin_3_net_0[54] = tmpOE__Pin_0_net_0[1]
Removing Lhs of wire \PWM:Net_68\[62] = Net_137[438]
Removing Lhs of wire \PWM:PWMUDB:ctrl_enable\[73] = \PWM:PWMUDB:control_7\[65]
Removing Lhs of wire \PWM:PWMUDB:ctrl_cmpmode1_2\[77] = \PWM:PWMUDB:control_2\[70]
Removing Lhs of wire \PWM:PWMUDB:ctrl_cmpmode1_1\[78] = \PWM:PWMUDB:control_1\[71]
Removing Lhs of wire \PWM:PWMUDB:ctrl_cmpmode1_0\[79] = \PWM:PWMUDB:control_0\[72]
Removing Lhs of wire \PWM:Net_180\[81] = zero[6]
Removing Lhs of wire \PWM:PWMUDB:hwCapture\[84] = zero[6]
Removing Lhs of wire \PWM:PWMUDB:hwEnable\[85] = \PWM:PWMUDB:control_7\[65]
Removing Lhs of wire \PWM:Net_178\[87] = zero[6]
Removing Lhs of wire \PWM:PWMUDB:trig_out\[90] = tmpOE__Pin_0_net_0[1]
Removing Lhs of wire \PWM:PWMUDB:runmode_enable\\R\[92] = zero[6]
Removing Lhs of wire \PWM:Net_186\[93] = zero[6]
Removing Lhs of wire \PWM:PWMUDB:runmode_enable\\S\[94] = zero[6]
Removing Lhs of wire \PWM:PWMUDB:final_enable\[95] = \PWM:PWMUDB:runmode_enable\[91]
Removing Lhs of wire \PWM:Net_179\[98] = tmpOE__Pin_0_net_0[1]
Removing Lhs of wire \PWM:PWMUDB:ltch_kill_reg\\R\[100] = zero[6]
Removing Lhs of wire \PWM:PWMUDB:ltch_kill_reg\\S\[101] = zero[6]
Removing Lhs of wire \PWM:PWMUDB:km_tc\[102] = zero[6]
Removing Lhs of wire \PWM:PWMUDB:min_kill_reg\\R\[103] = zero[6]
Removing Lhs of wire \PWM:PWMUDB:min_kill_reg\\S\[104] = zero[6]
Removing Lhs of wire \PWM:PWMUDB:final_kill\[107] = tmpOE__Pin_0_net_0[1]
Removing Lhs of wire \PWM:PWMUDB:add_vi_vv_MODGEN_2_1\[110] = \PWM:PWMUDB:MODULE_2:g2:a0:s_1\[397]
Removing Lhs of wire \PWM:PWMUDB:add_vi_vv_MODGEN_2_0\[112] = \PWM:PWMUDB:MODULE_2:g2:a0:s_0\[398]
Removing Lhs of wire \PWM:PWMUDB:dith_count_1\\R\[113] = zero[6]
Removing Lhs of wire \PWM:PWMUDB:dith_count_1\\S\[114] = zero[6]
Removing Lhs of wire \PWM:PWMUDB:dith_count_0\\R\[115] = zero[6]
Removing Lhs of wire \PWM:PWMUDB:dith_count_0\\S\[116] = zero[6]
Removing Lhs of wire \PWM:PWMUDB:status_6\[119] = zero[6]
Removing Rhs of wire \PWM:PWMUDB:status_5\[120] = \PWM:PWMUDB:final_kill_reg\[134]
Removing Lhs of wire \PWM:PWMUDB:status_4\[121] = zero[6]
Removing Rhs of wire \PWM:PWMUDB:status_3\[122] = \PWM:PWMUDB:fifo_full\[141]
Removing Rhs of wire \PWM:PWMUDB:status_1\[124] = \PWM:PWMUDB:cmp2_status_reg\[133]
Removing Rhs of wire \PWM:PWMUDB:status_0\[125] = \PWM:PWMUDB:cmp1_status_reg\[132]
Removing Lhs of wire \PWM:PWMUDB:cmp2_status\[130] = zero[6]
Removing Lhs of wire \PWM:PWMUDB:cmp2\[131] = zero[6]
Removing Lhs of wire \PWM:PWMUDB:cmp1_status_reg\\R\[135] = zero[6]
Removing Lhs of wire \PWM:PWMUDB:cmp1_status_reg\\S\[136] = zero[6]
Removing Lhs of wire \PWM:PWMUDB:cmp2_status_reg\\R\[137] = zero[6]
Removing Lhs of wire \PWM:PWMUDB:cmp2_status_reg\\S\[138] = zero[6]
Removing Lhs of wire \PWM:PWMUDB:final_kill_reg\\R\[139] = zero[6]
Removing Lhs of wire \PWM:PWMUDB:final_kill_reg\\S\[140] = zero[6]
Removing Lhs of wire \PWM:PWMUDB:cs_addr_2\[142] = \PWM:PWMUDB:tc_i\[97]
Removing Lhs of wire \PWM:PWMUDB:cs_addr_1\[143] = \PWM:PWMUDB:runmode_enable\[91]
Removing Lhs of wire \PWM:PWMUDB:cs_addr_0\[144] = zero[6]
Removing Lhs of wire \PWM:PWMUDB:pwm1_i\[230] = zero[6]
Removing Lhs of wire \PWM:PWMUDB:pwm2_i\[232] = zero[6]
Removing Rhs of wire Net_202[235] = \PWM:PWMUDB:pwm_i_reg\[227]
Removing Lhs of wire \PWM:PWMUDB:pwm_temp\[238] = \PWM:PWMUDB:cmp1\[128]
Removing Lhs of wire \PWM:PWMUDB:MODULE_2:g2:a0:a_23\[279] = zero[6]
Removing Lhs of wire \PWM:PWMUDB:MODULE_2:g2:a0:a_22\[280] = zero[6]
Removing Lhs of wire \PWM:PWMUDB:MODULE_2:g2:a0:a_21\[281] = zero[6]
Removing Lhs of wire \PWM:PWMUDB:MODULE_2:g2:a0:a_20\[282] = zero[6]
Removing Lhs of wire \PWM:PWMUDB:MODULE_2:g2:a0:a_19\[283] = zero[6]
Removing Lhs of wire \PWM:PWMUDB:MODULE_2:g2:a0:a_18\[284] = zero[6]
Removing Lhs of wire \PWM:PWMUDB:MODULE_2:g2:a0:a_17\[285] = zero[6]
Removing Lhs of wire \PWM:PWMUDB:MODULE_2:g2:a0:a_16\[286] = zero[6]
Removing Lhs of wire \PWM:PWMUDB:MODULE_2:g2:a0:a_15\[287] = zero[6]
Removing Lhs of wire \PWM:PWMUDB:MODULE_2:g2:a0:a_14\[288] = zero[6]
Removing Lhs of wire \PWM:PWMUDB:MODULE_2:g2:a0:a_13\[289] = zero[6]
Removing Lhs of wire \PWM:PWMUDB:MODULE_2:g2:a0:a_12\[290] = zero[6]
Removing Lhs of wire \PWM:PWMUDB:MODULE_2:g2:a0:a_11\[291] = zero[6]
Removing Lhs of wire \PWM:PWMUDB:MODULE_2:g2:a0:a_10\[292] = zero[6]
Removing Lhs of wire \PWM:PWMUDB:MODULE_2:g2:a0:a_9\[293] = zero[6]
Removing Lhs of wire \PWM:PWMUDB:MODULE_2:g2:a0:a_8\[294] = zero[6]
Removing Lhs of wire \PWM:PWMUDB:MODULE_2:g2:a0:a_7\[295] = zero[6]
Removing Lhs of wire \PWM:PWMUDB:MODULE_2:g2:a0:a_6\[296] = zero[6]
Removing Lhs of wire \PWM:PWMUDB:MODULE_2:g2:a0:a_5\[297] = zero[6]
Removing Lhs of wire \PWM:PWMUDB:MODULE_2:g2:a0:a_4\[298] = zero[6]
Removing Lhs of wire \PWM:PWMUDB:MODULE_2:g2:a0:a_3\[299] = zero[6]
Removing Lhs of wire \PWM:PWMUDB:MODULE_2:g2:a0:a_2\[300] = zero[6]
Removing Lhs of wire \PWM:PWMUDB:MODULE_2:g2:a0:a_1\[301] = \PWM:PWMUDB:MODIN2_1\[302]
Removing Lhs of wire \PWM:PWMUDB:MODIN2_1\[302] = \PWM:PWMUDB:dith_count_1\[109]
Removing Lhs of wire \PWM:PWMUDB:MODULE_2:g2:a0:a_0\[303] = \PWM:PWMUDB:MODIN2_0\[304]
Removing Lhs of wire \PWM:PWMUDB:MODIN2_0\[304] = \PWM:PWMUDB:dith_count_0\[111]
Removing Lhs of wire \PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_0\[436] = tmpOE__Pin_0_net_0[1]
Removing Lhs of wire \PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\[437] = tmpOE__Pin_0_net_0[1]
Removing Lhs of wire tmpOE__Pin_4_net_0[446] = tmpOE__Pin_0_net_0[1]
Removing Lhs of wire tmpOE__Pin_9_net_0[452] = tmpOE__Pin_0_net_0[1]
Removing Lhs of wire tmpOE__Pin_5_net_0[459] = tmpOE__Pin_0_net_0[1]
Removing Lhs of wire tmpOE__Pin_6_net_0[466] = tmpOE__Pin_0_net_0[1]
Removing Lhs of wire \TB9051_EN:clk\[472] = zero[6]
Removing Lhs of wire \TB9051_EN:rst\[473] = zero[6]
Removing Rhs of wire Net_251[474] = \TB9051_EN:control_out_0\[475]
Removing Rhs of wire Net_251[474] = \TB9051_EN:control_0\[498]
Removing Rhs of wire Net_241[476] = \TB9051_EN:control_out_1\[477]
Removing Rhs of wire Net_241[476] = \TB9051_EN:control_1\[497]
Removing Lhs of wire tmpOE__Pin_7_net_0[500] = tmpOE__Pin_0_net_0[1]
Removing Lhs of wire tmpOE__Pin_8_net_0[506] = tmpOE__Pin_0_net_0[1]
Removing Lhs of wire \QuadPWM:add_vi_vv_MODGEN_1_1\[512] = \QuadPWM:MODULE_1:g2:a0:s_1\[710]
Removing Lhs of wire \QuadPWM:add_vi_vv_MODGEN_1_0\[514] = \QuadPWM:MODULE_1:g2:a0:s_0\[711]
Removing Lhs of wire \QuadPWM:cs_addr_2\[515] = zero[6]
Removing Lhs of wire \QuadPWM:cs_addr_1\[516] = \QuadPWM:toggle_1\[511]
Removing Lhs of wire \QuadPWM:cs_addr_0\[517] = \QuadPWM:toggle_0\[513]
Removing Lhs of wire \QuadPWM:MODULE_1:g2:a0:a_23\[592] = zero[6]
Removing Lhs of wire \QuadPWM:MODULE_1:g2:a0:a_22\[593] = zero[6]
Removing Lhs of wire \QuadPWM:MODULE_1:g2:a0:a_21\[594] = zero[6]
Removing Lhs of wire \QuadPWM:MODULE_1:g2:a0:a_20\[595] = zero[6]
Removing Lhs of wire \QuadPWM:MODULE_1:g2:a0:a_19\[596] = zero[6]
Removing Lhs of wire \QuadPWM:MODULE_1:g2:a0:a_18\[597] = zero[6]
Removing Lhs of wire \QuadPWM:MODULE_1:g2:a0:a_17\[598] = zero[6]
Removing Lhs of wire \QuadPWM:MODULE_1:g2:a0:a_16\[599] = zero[6]
Removing Lhs of wire \QuadPWM:MODULE_1:g2:a0:a_15\[600] = zero[6]
Removing Lhs of wire \QuadPWM:MODULE_1:g2:a0:a_14\[601] = zero[6]
Removing Lhs of wire \QuadPWM:MODULE_1:g2:a0:a_13\[602] = zero[6]
Removing Lhs of wire \QuadPWM:MODULE_1:g2:a0:a_12\[603] = zero[6]
Removing Lhs of wire \QuadPWM:MODULE_1:g2:a0:a_11\[604] = zero[6]
Removing Lhs of wire \QuadPWM:MODULE_1:g2:a0:a_10\[605] = zero[6]
Removing Lhs of wire \QuadPWM:MODULE_1:g2:a0:a_9\[606] = zero[6]
Removing Lhs of wire \QuadPWM:MODULE_1:g2:a0:a_8\[607] = zero[6]
Removing Lhs of wire \QuadPWM:MODULE_1:g2:a0:a_7\[608] = zero[6]
Removing Lhs of wire \QuadPWM:MODULE_1:g2:a0:a_6\[609] = zero[6]
Removing Lhs of wire \QuadPWM:MODULE_1:g2:a0:a_5\[610] = zero[6]
Removing Lhs of wire \QuadPWM:MODULE_1:g2:a0:a_4\[611] = zero[6]
Removing Lhs of wire \QuadPWM:MODULE_1:g2:a0:a_3\[612] = zero[6]
Removing Lhs of wire \QuadPWM:MODULE_1:g2:a0:a_2\[613] = zero[6]
Removing Lhs of wire \QuadPWM:MODULE_1:g2:a0:a_1\[614] = \QuadPWM:toggle_1\[511]
Removing Lhs of wire \QuadPWM:MODIN1_1\[615] = \QuadPWM:toggle_1\[511]
Removing Lhs of wire \QuadPWM:MODULE_1:g2:a0:a_0\[616] = \QuadPWM:toggle_0\[513]
Removing Lhs of wire \QuadPWM:MODIN1_0\[617] = \QuadPWM:toggle_0\[513]
Removing Lhs of wire \QuadPWM:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[749] = tmpOE__Pin_0_net_0[1]
Removing Lhs of wire \QuadPWM:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[750] = tmpOE__Pin_0_net_0[1]
Removing Lhs of wire tmpOE__Pin_10_net_0[752] = tmpOE__Pin_0_net_0[1]
Removing Lhs of wire \UART_RPi:select_s_wire\[759] = zero[6]
Removing Rhs of wire \UART_RPi:rx_wire\[760] = \UART_RPi:Net_1268\[761]
Removing Lhs of wire \UART_RPi:Net_1170\[764] = \UART_RPi:Net_847\[758]
Removing Lhs of wire \UART_RPi:sclk_s_wire\[765] = zero[6]
Removing Lhs of wire \UART_RPi:mosi_s_wire\[766] = zero[6]
Removing Lhs of wire \UART_RPi:miso_m_wire\[767] = zero[6]
Removing Lhs of wire \UART_RPi:tmpOE__tx_net_0\[769] = tmpOE__Pin_0_net_0[1]
Removing Lhs of wire \UART_RPi:tmpOE__rx_net_0\[780] = tmpOE__Pin_0_net_0[1]
Removing Lhs of wire \UART_RPi:cts_wire\[784] = zero[6]
Removing Lhs of wire \US:clk\[809] = zero[6]
Removing Lhs of wire \US:rst\[810] = zero[6]
Removing Rhs of wire Net_361[811] = \US:control_out_0\[812]
Removing Rhs of wire Net_361[811] = \US:control_0\[835]
Removing Rhs of wire Net_391[813] = \US:control_out_1\[814]
Removing Rhs of wire Net_391[813] = \US:control_1\[834]
Removing Lhs of wire tmpOE__Pin_11_net_0[837] = tmpOE__Pin_0_net_0[1]
Removing Lhs of wire tmpOE__Pin_12_net_0[843] = tmpOE__Pin_0_net_0[1]
Removing Lhs of wire tmpOE__Pin_13_net_0[849] = tmpOE__Pin_0_net_0[1]
Removing Lhs of wire tmpOE__Pin_14_net_0[855] = tmpOE__Pin_0_net_0[1]
Removing Lhs of wire Net_362[864] = zero[6]
Removing Lhs of wire \Timer_2:TimerUDB:ctrl_enable\[878] = \Timer_2:TimerUDB:control_7\[870]
Removing Lhs of wire \Timer_2:TimerUDB:ctrl_ten\[879] = \Timer_2:TimerUDB:control_4\[873]
Removing Lhs of wire \Timer_2:TimerUDB:ctrl_cmode_1\[880] = zero[6]
Removing Lhs of wire \Timer_2:TimerUDB:ctrl_cmode_0\[881] = tmpOE__Pin_0_net_0[1]
Removing Lhs of wire \Timer_2:TimerUDB:ctrl_tmode_1\[882] = zero[6]
Removing Lhs of wire \Timer_2:TimerUDB:ctrl_tmode_0\[883] = tmpOE__Pin_0_net_0[1]
Removing Rhs of wire \Timer_2:TimerUDB:timer_enable\[889] = \Timer_2:TimerUDB:runmode_enable\[902]
Removing Rhs of wire \Timer_2:TimerUDB:run_mode\[890] = \Timer_2:TimerUDB:hwEnable\[891]
Removing Lhs of wire \Timer_2:TimerUDB:run_mode\[890] = \Timer_2:TimerUDB:control_7\[870]
Removing Lhs of wire \Timer_2:TimerUDB:tc_i\[895] = \Timer_2:TimerUDB:status_tc\[892]
Removing Lhs of wire \Timer_2:TimerUDB:capt_fifo_load_int\[901] = \Timer_2:TimerUDB:capt_fifo_load\[888]
Removing Lhs of wire \Timer_2:TimerUDB:status_6\[908] = zero[6]
Removing Lhs of wire \Timer_2:TimerUDB:status_5\[909] = zero[6]
Removing Lhs of wire \Timer_2:TimerUDB:status_4\[910] = zero[6]
Removing Lhs of wire \Timer_2:TimerUDB:status_0\[911] = \Timer_2:TimerUDB:status_tc\[892]
Removing Lhs of wire \Timer_2:TimerUDB:status_1\[912] = \Timer_2:TimerUDB:capt_fifo_load\[888]
Removing Rhs of wire \Timer_2:TimerUDB:status_2\[913] = \Timer_2:TimerUDB:fifo_full\[914]
Removing Rhs of wire \Timer_2:TimerUDB:status_3\[915] = \Timer_2:TimerUDB:fifo_nempty\[916]
Removing Lhs of wire \Timer_2:TimerUDB:cs_addr_2\[919] = zero[6]
Removing Lhs of wire \Timer_2:TimerUDB:cs_addr_1\[920] = \Timer_2:TimerUDB:trig_reg\[907]
Removing Lhs of wire \Timer_2:TimerUDB:cs_addr_0\[921] = \Timer_2:TimerUDB:per_zero\[894]
Removing Lhs of wire \I2C_1:select_s_wire\[1004] = zero[6]
Removing Lhs of wire \I2C_1:rx_wire\[1005] = zero[6]
Removing Lhs of wire \I2C_1:Net_1170\[1008] = \I2C_1:Net_847\[1003]
Removing Lhs of wire \I2C_1:sclk_s_wire\[1009] = zero[6]
Removing Lhs of wire \I2C_1:mosi_s_wire\[1010] = zero[6]
Removing Lhs of wire \I2C_1:miso_m_wire\[1011] = zero[6]
Removing Lhs of wire \I2C_1:tmpOE__sda_net_0\[1013] = tmpOE__Pin_0_net_0[1]
Removing Lhs of wire \I2C_1:tmpOE__scl_net_0\[1019] = tmpOE__Pin_0_net_0[1]
Removing Lhs of wire \I2C_1:cts_wire\[1028] = zero[6]
Removing Lhs of wire \PWM:PWMUDB:prevCapture\\D\[1053] = zero[6]
Removing Lhs of wire \PWM:PWMUDB:trig_last\\D\[1054] = zero[6]
Removing Lhs of wire \PWM:PWMUDB:prevCompare1\\D\[1060] = \PWM:PWMUDB:cmp1\[128]
Removing Lhs of wire \PWM:PWMUDB:cmp1_status_reg\\D\[1061] = \PWM:PWMUDB:cmp1_status\[129]
Removing Lhs of wire \PWM:PWMUDB:cmp2_status_reg\\D\[1062] = zero[6]
Removing Lhs of wire \PWM:PWMUDB:pwm_i_reg\\D\[1064] = \PWM:PWMUDB:pwm_i\[228]
Removing Lhs of wire \PWM:PWMUDB:pwm1_i_reg\\D\[1065] = zero[6]
Removing Lhs of wire \PWM:PWMUDB:pwm2_i_reg\\D\[1066] = zero[6]
Removing Lhs of wire \PWM:PWMUDB:tc_i_reg\\D\[1067] = \PWM:PWMUDB:status_2\[123]
Removing Lhs of wire \QuadPWM:toggle_1\\D\[1071] = \QuadPWM:MODULE_1:g2:a0:s_1\[710]
Removing Lhs of wire \QuadPWM:toggle_0\\D\[1072] = \QuadPWM:MODULE_1:g2:a0:s_0\[711]
Removing Lhs of wire \Timer_2:TimerUDB:capture_last\\D\[1074] = Net_366[856]
Removing Lhs of wire \Timer_2:TimerUDB:tc_reg_i\\D\[1075] = \Timer_2:TimerUDB:status_tc\[892]
Removing Lhs of wire \Timer_2:TimerUDB:hwEnable_reg\\D\[1076] = \Timer_2:TimerUDB:control_7\[870]
Removing Lhs of wire \Timer_2:TimerUDB:capture_out_reg_i\\D\[1077] = \Timer_2:TimerUDB:capt_fifo_load\[888]
Removing Lhs of wire \Timer_2:TimerUDB:trig_last\\D\[1078] = Net_391[813]

------------------------------------------------------
Aliased 0 equations, 203 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'tmpOE__Pin_0_net_0' (cost = 0):
tmpOE__Pin_0_net_0 <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:compare1\' (cost = 5):
\PWM:PWMUDB:compare1\ <= ((not \PWM:PWMUDB:control_2\ and not \PWM:PWMUDB:control_0\ and \PWM:PWMUDB:cmp1_eq\)
	OR (not \PWM:PWMUDB:cmp1_eq\ and not \PWM:PWMUDB:cmp1_less\ and \PWM:PWMUDB:control_1\ and \PWM:PWMUDB:control_0\)
	OR (not \PWM:PWMUDB:control_2\ and not \PWM:PWMUDB:control_1\ and \PWM:PWMUDB:control_0\ and \PWM:PWMUDB:cmp1_less\)
	OR (not \PWM:PWMUDB:control_2\ and not \PWM:PWMUDB:control_0\ and \PWM:PWMUDB:control_1\ and \PWM:PWMUDB:cmp1_less\)
	OR (not \PWM:PWMUDB:cmp1_less\ and \PWM:PWMUDB:control_2\));

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_2:g2:a0:s_0\' (cost = 0):
\PWM:PWMUDB:MODULE_2:g2:a0:s_0\ <= (not \PWM:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM:PWMUDB:dith_count_1\ and \PWM:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\QuadPWM:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\QuadPWM:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\QuadPWM:toggle_0\);

Note:  Expanding virtual equation for '\QuadPWM:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\QuadPWM:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\QuadPWM:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\QuadPWM:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\QuadPWM:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\QuadPWM:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\QuadPWM:toggle_1\ and \QuadPWM:toggle_0\));

Note:  Expanding virtual equation for '\Timer_2:TimerUDB:fifo_load_polarized\' (cost = 1):
\Timer_2:TimerUDB:fifo_load_polarized\ <= ((not \Timer_2:TimerUDB:capture_last\ and Net_366));

Note:  Expanding virtual equation for '\Timer_2:TimerUDB:trigger_polarized\' (cost = 0):
\Timer_2:TimerUDB:trigger_polarized\ <= (\Timer_2:TimerUDB:trig_rise_detected\);


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\PWM:PWMUDB:cmp1\' (cost = 10):
\PWM:PWMUDB:cmp1\ <= ((not \PWM:PWMUDB:control_2\ and not \PWM:PWMUDB:control_0\ and \PWM:PWMUDB:cmp1_eq\)
	OR (not \PWM:PWMUDB:cmp1_eq\ and not \PWM:PWMUDB:cmp1_less\ and \PWM:PWMUDB:control_1\ and \PWM:PWMUDB:control_0\)
	OR (not \PWM:PWMUDB:control_2\ and not \PWM:PWMUDB:control_1\ and \PWM:PWMUDB:control_0\ and \PWM:PWMUDB:cmp1_less\)
	OR (not \PWM:PWMUDB:control_2\ and not \PWM:PWMUDB:control_0\ and \PWM:PWMUDB:control_1\ and \PWM:PWMUDB:cmp1_less\)
	OR (not \PWM:PWMUDB:cmp1_less\ and \PWM:PWMUDB:control_2\));

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_2:g2:a0:s_1\' (cost = 2):
\PWM:PWMUDB:MODULE_2:g2:a0:s_1\ <= ((not \PWM:PWMUDB:dith_count_0\ and \PWM:PWMUDB:dith_count_1\)
	OR (not \PWM:PWMUDB:dith_count_1\ and \PWM:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\QuadPWM:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\QuadPWM:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\QuadPWM:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\QuadPWM:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\QuadPWM:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\QuadPWM:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\Timer_2:TimerUDB:trigger_enable\' (cost = 3):
\Timer_2:TimerUDB:trigger_enable\ <= ((\Timer_2:TimerUDB:control_4\ and \Timer_2:TimerUDB:trig_rise_detected\));


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\QuadPWM:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\QuadPWM:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\QuadPWM:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\QuadPWM:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\QuadPWM:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\QuadPWM:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\Timer_2:TimerUDB:timer_enable\' (cost = 2):
\Timer_2:TimerUDB:timer_enable\ <= ((\Timer_2:TimerUDB:control_7\ and \Timer_2:TimerUDB:control_4\ and \Timer_2:TimerUDB:trig_rise_detected\));


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\QuadPWM:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\QuadPWM:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\QuadPWM:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\QuadPWM:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\QuadPWM:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\QuadPWM:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\QuadPWM:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\QuadPWM:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\QuadPWM:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\QuadPWM:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\QuadPWM:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\QuadPWM:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\QuadPWM:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\QuadPWM:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\QuadPWM:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\QuadPWM:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\QuadPWM:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\QuadPWM:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\QuadPWM:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\QuadPWM:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\QuadPWM:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\QuadPWM:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 52 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \PWM:PWMUDB:final_capture\ to zero
Aliasing \PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \QuadPWM:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \QuadPWM:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \QuadPWM:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \PWM:PWMUDB:min_kill_reg\\D\ to tmpOE__Pin_0_net_0
Aliasing \PWM:PWMUDB:ltch_kill_reg\\D\ to tmpOE__Pin_0_net_0
Aliasing \PWM:PWMUDB:final_kill_reg\\D\ to zero
Removing Lhs of wire \PWM:PWMUDB:final_capture\[146] = zero[6]
Removing Lhs of wire \PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\[407] = zero[6]
Removing Lhs of wire \PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\[417] = zero[6]
Removing Lhs of wire \PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\[427] = zero[6]
Removing Lhs of wire \QuadPWM:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\[720] = zero[6]
Removing Lhs of wire \QuadPWM:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\[730] = zero[6]
Removing Lhs of wire \QuadPWM:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\[740] = zero[6]
Removing Lhs of wire \PWM:PWMUDB:min_kill_reg\\D\[1052] = tmpOE__Pin_0_net_0[1]
Removing Lhs of wire \PWM:PWMUDB:runmode_enable\\D\[1055] = \PWM:PWMUDB:control_7\[65]
Removing Lhs of wire \PWM:PWMUDB:ltch_kill_reg\\D\[1057] = tmpOE__Pin_0_net_0[1]
Removing Lhs of wire \PWM:PWMUDB:final_kill_reg\\D\[1063] = zero[6]

------------------------------------------------------
Aliased 0 equations, 11 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\JamesH\Desktop\ECE4191-Team-13-PSoC\DesignAttempt01.cydsn\DesignAttempt01.cyprj -dcpsoc3 DesignAttempt01.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 1s.706ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.4.0.80, Family: PSoC3, Started at: Tuesday, 23 August 2022 11:19:14
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\JamesH\Desktop\ECE4191-Team-13-PSoC\DesignAttempt01.cydsn\DesignAttempt01.cyprj -d CY8C4247AZI-M485 DesignAttempt01.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.016ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \QuadPWM:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \QuadPWM:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \QuadPWM:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Converted constant MacroCell: \PWM:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWM:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM:PWMUDB:pwm2_i_reg\ from registered to combinatorial
Assigning clock timer_clock to clock HFClk because it is a pass-through

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Fixed Function Clock 2: Automatic-assigning  clock 'I2C_1_SCBCLK'. Signal=\I2C_1:Net_847_ff2\
    Fixed Function Clock 3: Automatic-assigning  clock 'UART_RPi_SCBCLK'. Signal=\UART_RPi:Net_847_ff3\
    Digital Clock 0: Automatic-assigning  clock 'Clock_1'. Fanout=8, Signal=Net_137_digital
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \PWM:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0 was determined to be a global clock that is synchronous to HFClk
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0, EnableOut: Constant 1
    UDB Clk/Enable \Timer_2:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: HFClk was determined to be a global clock that is synchronous to HFClk
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: HFClk, EnableOut: Constant 1
    UDB Clk/Enable \Timer_2:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: HFClk was determined to be a global clock that is synchronous to HFClk
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: HFClk, EnableOut: Constant 1
</CYPRESSTAG>
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
ADD: pft.M0040: information: The following 7 pin(s) will be assigned a location by the fitter: \I2C_1:scl(0)\, \I2C_1:sda(0)\, Pin_4(0), Pin_11(0), Pin_12(0), Pin_13(0), Pin_14(0)


Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing unused cells resulting from optimization
Done removing unused cells.
</CYPRESSTAG>
Error: mpr.M0014: Resource limit: Maximum number of Datapath Cells exceeded (max=4, needed=5). (App=cydsfit)
Error: mpr.M0014: Resource limit: Maximum number of Control Cells exceeded (max=4, needed=5). (App=cydsfit)
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = Pin_0(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_0(0)__PA ,
            pin_input => Net_23 ,
            pad => Pin_0(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \UART:tx(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \UART:tx(0)\__PA ,
            pad => \UART:tx(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = Pin_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_1(0)__PA ,
            pin_input => Net_34 ,
            pad => Pin_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_2(0)__PA ,
            pin_input => Net_35 ,
            pad => Pin_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_3(0)__PA ,
            pin_input => Net_36 ,
            pad => Pin_3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_4(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_4(0)__PA ,
            pin_input => Net_202 ,
            pad => Pin_4(0)_PAD );

    Pin : Name = Pin_9(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_9(0)__PA ,
            pin_input => Net_282 ,
            pad => Pin_9(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_5(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_5(0)__PA ,
            pin_input => Net_239 ,
            pad => Pin_5(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_6(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_6(0)__PA ,
            pin_input => Net_240 ,
            pad => Pin_6(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_7(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_7(0)__PA ,
            pin_input => Net_251 ,
            pad => Pin_7(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_8(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_8(0)__PA ,
            pin_input => Net_241 ,
            pad => Pin_8(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_10(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_10(0)__PA ,
            pin_input => Net_283 ,
            pad => Pin_10(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \UART_RPi:tx(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \UART_RPi:tx(0)\__PA ,
            pin_input => \UART_RPi:tx_wire\ ,
            pad => \UART_RPi:tx(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \UART_RPi:rx(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \UART_RPi:rx(0)\__PA ,
            fb => \UART_RPi:rx_wire\ ,
            pad => \UART_RPi:rx(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = Pin_11(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_11(0)__PA ,
            pin_input => Net_361 ,
            pad => Pin_11(0)_PAD );

    Pin : Name = Pin_12(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_12(0)__PA ,
            pin_input => Net_391 ,
            pad => Pin_12(0)_PAD );

    Pin : Name = Pin_13(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_13(0)__PA ,
            fb => Net_365 ,
            pad => Pin_13(0)_PAD );

    Pin : Name = Pin_14(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_14(0)__PA ,
            fb => Net_366 ,
            pad => Pin_14(0)_PAD );

    Pin : Name = \I2C_1:sda(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \I2C_1:sda(0)\__PA ,
            fb => Net_430 ,
            pad => \I2C_1:sda(0)_PAD\ );

    Pin : Name = \I2C_1:scl(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \I2C_1:scl(0)\__PA ,
            fb => Net_429 ,
            pad => \I2C_1:scl(0)_PAD\ );
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\PWM:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM:PWMUDB:runmode_enable\ * \PWM:PWMUDB:tc_i\
        );
        Output = \PWM:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\Timer_2:TimerUDB:capt_fifo_load\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_366 * \Timer_2:TimerUDB:control_7\ * 
              \Timer_2:TimerUDB:control_4\ * !\Timer_2:TimerUDB:capture_last\ * 
              \Timer_2:TimerUDB:trig_rise_detected\
        );
        Output = \Timer_2:TimerUDB:capt_fifo_load\ (fanout=3)

    MacroCell: Name=\Timer_2:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_2:TimerUDB:control_7\ * \Timer_2:TimerUDB:control_4\ * 
              \Timer_2:TimerUDB:per_zero\ * 
              \Timer_2:TimerUDB:trig_rise_detected\
        );
        Output = \Timer_2:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=\Timer_2:TimerUDB:trig_reg\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_2:TimerUDB:control_7\ * \Timer_2:TimerUDB:control_4\ * 
              \Timer_2:TimerUDB:trig_rise_detected\
        );
        Output = \Timer_2:TimerUDB:trig_reg\ (fanout=2)

    MacroCell: Name=\PWM:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_137_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM:PWMUDB:control_7\
        );
        Output = \PWM:PWMUDB:runmode_enable\ (fanout=4)

    MacroCell: Name=\PWM:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_137_digital) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\PWM:PWMUDB:control_2\ * !\PWM:PWMUDB:control_1\ * 
              \PWM:PWMUDB:control_0\ * \PWM:PWMUDB:cmp1_less\
            + !\PWM:PWMUDB:control_2\ * \PWM:PWMUDB:control_1\ * 
              !\PWM:PWMUDB:control_0\ * \PWM:PWMUDB:cmp1_less\
            + !\PWM:PWMUDB:control_2\ * !\PWM:PWMUDB:control_0\ * 
              \PWM:PWMUDB:cmp1_eq\
            + \PWM:PWMUDB:control_2\ * !\PWM:PWMUDB:cmp1_less\
            + \PWM:PWMUDB:control_1\ * \PWM:PWMUDB:control_0\ * 
              !\PWM:PWMUDB:cmp1_eq\ * !\PWM:PWMUDB:cmp1_less\
        );
        Output = \PWM:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_137_digital) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\PWM:PWMUDB:control_2\ * !\PWM:PWMUDB:control_1\ * 
              \PWM:PWMUDB:control_0\ * !\PWM:PWMUDB:prevCompare1\ * 
              \PWM:PWMUDB:cmp1_less\
            + !\PWM:PWMUDB:control_2\ * \PWM:PWMUDB:control_1\ * 
              !\PWM:PWMUDB:control_0\ * !\PWM:PWMUDB:prevCompare1\ * 
              \PWM:PWMUDB:cmp1_less\
            + !\PWM:PWMUDB:control_2\ * !\PWM:PWMUDB:control_0\ * 
              !\PWM:PWMUDB:prevCompare1\ * \PWM:PWMUDB:cmp1_eq\
            + \PWM:PWMUDB:control_2\ * !\PWM:PWMUDB:prevCompare1\ * 
              !\PWM:PWMUDB:cmp1_less\
            + \PWM:PWMUDB:control_1\ * \PWM:PWMUDB:control_0\ * 
              !\PWM:PWMUDB:prevCompare1\ * !\PWM:PWMUDB:cmp1_eq\ * 
              !\PWM:PWMUDB:cmp1_less\
        );
        Output = \PWM:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_202, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_137_digital) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\PWM:PWMUDB:control_2\ * !\PWM:PWMUDB:control_1\ * 
              \PWM:PWMUDB:control_0\ * \PWM:PWMUDB:runmode_enable\ * 
              \PWM:PWMUDB:cmp1_less\
            + !\PWM:PWMUDB:control_2\ * \PWM:PWMUDB:control_1\ * 
              !\PWM:PWMUDB:control_0\ * \PWM:PWMUDB:runmode_enable\ * 
              \PWM:PWMUDB:cmp1_less\
            + !\PWM:PWMUDB:control_2\ * !\PWM:PWMUDB:control_0\ * 
              \PWM:PWMUDB:runmode_enable\ * \PWM:PWMUDB:cmp1_eq\
            + \PWM:PWMUDB:control_2\ * \PWM:PWMUDB:runmode_enable\ * 
              !\PWM:PWMUDB:cmp1_less\
            + \PWM:PWMUDB:control_1\ * \PWM:PWMUDB:control_0\ * 
              \PWM:PWMUDB:runmode_enable\ * !\PWM:PWMUDB:cmp1_eq\ * 
              !\PWM:PWMUDB:cmp1_less\
        );
        Output = Net_202 (fanout=1)

    MacroCell: Name=Net_282, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_137_digital) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_282 * \QuadPWM:toggle_1\ * \QuadPWM:toggle_0\ * 
              \QuadPWM:ce1\ * !\QuadPWM:ff1\
            + Net_282 * \QuadPWM:toggle_1\ * \QuadPWM:toggle_0\ * 
              \QuadPWM:ff1\
        );
        Output = Net_282 (fanout=2)

    MacroCell: Name=Net_239, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_137_digital) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_239 * !\QuadPWM:toggle_1\ * \QuadPWM:toggle_0\ * 
              !\QuadPWM:ff0\ * \QuadPWM:ce0\
            + Net_239 * !\QuadPWM:toggle_1\ * \QuadPWM:toggle_0\ * 
              \QuadPWM:ff0\
        );
        Output = Net_239 (fanout=2)

    MacroCell: Name=Net_240, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_137_digital) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_240 * !\QuadPWM:toggle_1\ * !\QuadPWM:toggle_0\ * 
              !\QuadPWM:ff0\ * \QuadPWM:ce1\
            + Net_240 * !\QuadPWM:toggle_1\ * !\QuadPWM:toggle_0\ * 
              \QuadPWM:ff0\
        );
        Output = Net_240 (fanout=2)

    MacroCell: Name=\QuadPWM:toggle_1\, Mode=(T-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_137_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadPWM:toggle_0\
        );
        Output = \QuadPWM:toggle_1\ (fanout=5)

    MacroCell: Name=\QuadPWM:toggle_0\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_137_digital) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = \QuadPWM:toggle_0\ (fanout=6)

    MacroCell: Name=Net_283, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_137_digital) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadPWM:toggle_1\ * \QuadPWM:toggle_0\ * !\QuadPWM:ff0\ * 
              \QuadPWM:ce1\ * !Net_283
            + !\QuadPWM:toggle_1\ * \QuadPWM:toggle_0\ * \QuadPWM:ff0\ * 
              Net_283
        );
        Output = Net_283 (fanout=2)

    MacroCell: Name=\Timer_2:TimerUDB:capture_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_HFClk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_366
        );
        Output = \Timer_2:TimerUDB:capture_last\ (fanout=1)

    MacroCell: Name=\Timer_2:TimerUDB:trig_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_HFClk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_391
        );
        Output = \Timer_2:TimerUDB:trig_last\ (fanout=2)

    MacroCell: Name=\Timer_2:TimerUDB:trig_rise_detected\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_HFClk) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_391 * \Timer_2:TimerUDB:control_7\ * 
              \Timer_2:TimerUDB:control_4\ * !\Timer_2:TimerUDB:trig_last\
            + \Timer_2:TimerUDB:control_7\ * \Timer_2:TimerUDB:control_4\ * 
              \Timer_2:TimerUDB:trig_rise_detected\
        );
        Output = \Timer_2:TimerUDB:trig_rise_detected\ (fanout=4)

    MacroCell: Name=\Timer_2:TimerUDB:trig_fall_detected\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_HFClk) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_391 * \Timer_2:TimerUDB:control_7\ * 
              \Timer_2:TimerUDB:control_4\ * \Timer_2:TimerUDB:trig_last\
            + \Timer_2:TimerUDB:control_7\ * \Timer_2:TimerUDB:control_4\ * 
              \Timer_2:TimerUDB:trig_fall_detected\
        );
        Output = \Timer_2:TimerUDB:trig_fall_detected\ (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\PWM:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_137_digital ,
            cs_addr_2 => \PWM:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM:PWMUDB:runmode_enable\ ,
            chain_out => \PWM:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \PWM:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\PWM:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_137_digital ,
            cs_addr_2 => \PWM:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM:PWMUDB:runmode_enable\ ,
            ce0_comb => \PWM:PWMUDB:cmp1_eq\ ,
            cl0_comb => \PWM:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWM:PWMUDB:status_3\ ,
            chain_in => \PWM:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \PWM:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\QuadPWM:PwmDatapath:u0\
        PORT MAP (
            clock => Net_137_digital ,
            cs_addr_1 => \QuadPWM:toggle_1\ ,
            cs_addr_0 => \QuadPWM:toggle_0\ ,
            ce0_comb => \QuadPWM:ce0\ ,
            f0_comb => \QuadPWM:ff0\ ,
            ce1_comb => \QuadPWM:ce1\ ,
            f1_comb => \QuadPWM:ff1\ );
        Properties:
        {
            a0_init = "11111111"
            a1_init = "11111111"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0010000001110000110010000101000111011100110100011101110001010001000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111011000000000000000000000000000000000000000000000"
            d0_init = "11111111"
            d1_init = "11111111"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\Timer_2:TimerUDB:sT16:timerdp:u0\
        PORT MAP (
            clock => ClockBlock_HFClk ,
            cs_addr_1 => \Timer_2:TimerUDB:trig_reg\ ,
            cs_addr_0 => \Timer_2:TimerUDB:per_zero\ ,
            f0_load => \Timer_2:TimerUDB:capt_fifo_load\ ,
            chain_out => \Timer_2:TimerUDB:sT16:timerdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Timer_2:TimerUDB:sT16:timerdp:u1\

    datapathcell: Name =\Timer_2:TimerUDB:sT16:timerdp:u1\
        PORT MAP (
            clock => ClockBlock_HFClk ,
            cs_addr_1 => \Timer_2:TimerUDB:trig_reg\ ,
            cs_addr_0 => \Timer_2:TimerUDB:per_zero\ ,
            f0_load => \Timer_2:TimerUDB:capt_fifo_load\ ,
            z0_comb => \Timer_2:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \Timer_2:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \Timer_2:TimerUDB:status_2\ ,
            chain_in => \Timer_2:TimerUDB:sT16:timerdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Timer_2:TimerUDB:sT16:timerdp:u0\
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\PWM:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_137_digital ,
            status_3 => \PWM:PWMUDB:status_3\ ,
            status_2 => \PWM:PWMUDB:status_2\ ,
            status_0 => \PWM:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Timer_2:TimerUDB:rstSts:stsreg\
        PORT MAP (
            clock => ClockBlock_HFClk ,
            status_3 => \Timer_2:TimerUDB:status_3\ ,
            status_2 => \Timer_2:TimerUDB:status_2\ ,
            status_1 => \Timer_2:TimerUDB:capt_fifo_load\ ,
            status_0 => \Timer_2:TimerUDB:status_tc\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\StepperDriver:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \StepperDriver:control_7\ ,
            control_6 => \StepperDriver:control_6\ ,
            control_5 => \StepperDriver:control_5\ ,
            control_4 => \StepperDriver:control_4\ ,
            control_3 => Net_36 ,
            control_2 => Net_35 ,
            control_1 => Net_34 ,
            control_0 => Net_23 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\PWM:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_137_digital ,
            control_7 => \PWM:PWMUDB:control_7\ ,
            control_6 => \PWM:PWMUDB:control_6\ ,
            control_5 => \PWM:PWMUDB:control_5\ ,
            control_4 => \PWM:PWMUDB:control_4\ ,
            control_3 => \PWM:PWMUDB:control_3\ ,
            control_2 => \PWM:PWMUDB:control_2\ ,
            control_1 => \PWM:PWMUDB:control_1\ ,
            control_0 => \PWM:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\TB9051_EN:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \TB9051_EN:control_7\ ,
            control_6 => \TB9051_EN:control_6\ ,
            control_5 => \TB9051_EN:control_5\ ,
            control_4 => \TB9051_EN:control_4\ ,
            control_3 => \TB9051_EN:control_3\ ,
            control_2 => \TB9051_EN:control_2\ ,
            control_1 => Net_241 ,
            control_0 => Net_251 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\US:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \US:control_7\ ,
            control_6 => \US:control_6\ ,
            control_5 => \US:control_5\ ,
            control_4 => \US:control_4\ ,
            control_3 => \US:control_3\ ,
            control_2 => \US:control_2\ ,
            control_1 => Net_391 ,
            control_0 => Net_361 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\Timer_2:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => ClockBlock_HFClk ,
            control_7 => \Timer_2:TimerUDB:control_7\ ,
            control_6 => \Timer_2:TimerUDB:control_6\ ,
            control_5 => \Timer_2:TimerUDB:control_5\ ,
            control_4 => \Timer_2:TimerUDB:control_4\ ,
            control_3 => \Timer_2:TimerUDB:control_3\ ,
            control_2 => \Timer_2:TimerUDB:control_2\ ,
            control_1 => \Timer_2:TimerUDB:control_1\ ,
            control_0 => \Timer_2:TimerUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\UART_RPi:SCB_IRQ\
        PORT MAP (
            interrupt => Net_309 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =E1
        PORT MAP (
            interrupt => Net_365 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =E2
        PORT MAP (
            interrupt => Net_366 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =\I2C_1:SCB_IRQ\
        PORT MAP (
            interrupt => Net_413 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    1 :    3 :    4 : 25.00 %
Interrupts                    :    4 :   28 :   32 : 12.50 %
IO                            :   22 :   29 :   51 : 43.14 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CapSense                      :    0 :    2 :    2 :  0.00 %
Die Temp                      :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    2 :    2 :  0.00 %
Serial Communication (SCB)    :    2 :    2 :    4 : 50.00 %
DMA Channels                  :    0 :    8 :    8 :  0.00 %
Timer/Counter/PWM             :    0 :    8 :    8 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :   18 :   14 :   32 : 56.25 %
  Unique P-terms              :   34 :   30 :   64 : 53.13 %
  Total P-terms               :   35 :      :      :        
  Datapath Cells              :    5 :   -1 :    4 : 125.00 %
  Status Cells                :    2 :    2 :    4 : 50.00 %
    StatusI Registers         :    2 :      :      :        
  Control Cells               :    5 :   -1 :    4 : 125.00 %
    Control Registers         :    5 :      :      :        
Comparator/Opamp              :    0 :    4 :    4 :  0.00 %
LP Comparator                 :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    1 :    1 :  0.00 %
DAC                           :      :      :      :        
  7-bit IDAC                  :    0 :    2 :    2 :  0.00 %
  8-bit IDAC                  :    0 :    2 :    2 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.132ms
Tech Mapping phase: Elapsed time ==> 0s.156ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.175ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 0s.395ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 0s.395ms
Fitter phase: Elapsed time ==> 0s.000ms
Dependency generation phase: Elapsed time ==> 0s.009ms
Cleanup phase: Elapsed time ==> 0s.000ms
