
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.101169                       # Number of seconds simulated
sim_ticks                                101168661483                       # Number of ticks simulated
final_tick                               627355646247                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 164673                       # Simulator instruction rate (inst/s)
host_op_rate                                   210889                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                1940528                       # Simulator tick rate (ticks/s)
host_mem_usage                               67347544                       # Number of bytes of host memory used
host_seconds                                 52134.61                       # Real time elapsed on the host
sim_insts                                  8585159204                       # Number of instructions simulated
sim_ops                                   10994607994                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1008000                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         4736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1801600                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         4864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      2764928                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         4864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data      2764800                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         4736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data      1804160                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         4352                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data      1872896                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         4864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data      2753536                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         4352                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data      1853184                       # Number of bytes read from this memory
system.physmem.bytes_read::total             16660992                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         4352                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         4352                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           37888                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      4744960                       # Number of bytes written to this memory
system.physmem.bytes_written::total           4744960                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           40                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         7875                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           37                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        14075                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           38                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        21601                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           38                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data        21600                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           37                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data        14095                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           34                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data        14632                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           38                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data        21512                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           34                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data        14478                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                130164                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           37070                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                37070                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        50609                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data      9963560                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        46813                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     17807886                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        48078                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     27329886                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        48078                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     27328621                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst        46813                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     17833190                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst        43017                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     18512610                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst        48078                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     27217282                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst        43017                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     18317767                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               164685306                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        50609                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        46813                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        48078                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        48078                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst        46813                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst        43017                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst        48078                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst        43017                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             374503                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          46901480                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               46901480                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          46901480                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        50609                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data      9963560                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        46813                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     17807886                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        48078                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     27329886                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        48078                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     27328621                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst        46813                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     17833190                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst        43017                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     18512610                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst        48078                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     27217282                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst        43017                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     18317767                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              211586787                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  54                       # Number of system calls
system.switch_cpus0.numCycles               242610700                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        22046397                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     18352881                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1999440                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8519964                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8083221                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2373925                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        93476                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    191827919                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             120928303                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           22046397                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10457146                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             25214588                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5558261                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       6103879                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         11907934                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1911033                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    226687051                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.655554                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.030762                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       201472463     88.88%     88.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1548047      0.68%     89.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         1953906      0.86%     90.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3092968      1.36%     91.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1308127      0.58%     92.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1685224      0.74%     93.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1952751      0.86%     93.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          892909      0.39%     94.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        12780656      5.64%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    226687051                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.090871                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.498446                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       190697499                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      7343118                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         25094361                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        11943                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3540128                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3358423                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          537                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     147804640                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         2563                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3540128                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       190891033                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         618575                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      6183806                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         24912921                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       540584                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     146892646                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          135                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         77552                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       377416                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    205156287                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    683140737                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    683140737                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    171886503                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        33269753                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        35757                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        18709                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          1903204                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     13738898                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7199009                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        80630                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1636456                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         143418895                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        35887                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        137696910                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       125325                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     17241437                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     34944349                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1496                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    226687051                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.607432                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.328070                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    168333049     74.26%     74.26% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     26615822     11.74%     86.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     10890258      4.80%     90.80% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      6093548      2.69%     93.49% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8264287      3.65%     97.14% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2536961      1.12%     98.26% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2499701      1.10%     99.36% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7      1347631      0.59%     99.95% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       105794      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    226687051                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         937731     78.94%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        127319     10.72%     89.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       122830     10.34%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    115998628     84.24%     84.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1883130      1.37%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        17047      0.01%     85.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     12621015      9.17%     94.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7177090      5.21%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     137696910                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.567563                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1187880                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.008627                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    503394075                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    160696884                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    134110158                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138884790                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       102175                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2566964                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           45                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          668                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores        99673                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            4                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3540128                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         470539                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        59786                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    143454791                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       113402                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     13738898                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7199009                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        18710                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         52339                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           57                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          668                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1183194                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1122306                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2305500                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    135294597                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     12415234                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2402312                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    9                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19591750                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19138260                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7176516                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.557661                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             134110569                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            134110158                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         80364591                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        215842733                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.552779                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.372329                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    123223305                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     20232047                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        34391                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2016588                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    223146923                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.552207                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.372645                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    170993918     76.63%     76.63% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     26429373     11.84%     88.47% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      9594124      4.30%     92.77% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4786236      2.14%     94.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      4372088      1.96%     96.88% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1838162      0.82%     97.70% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1815347      0.81%     98.51% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       865668      0.39%     98.90% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2452007      1.10%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    223146923                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     123223305                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18271267                       # Number of memory references committed
system.switch_cpus0.commit.loads             11171934                       # Number of loads committed
system.switch_cpus0.commit.membars              17156                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17860911                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110941122                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2544540                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2452007                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           364149566                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          290450868                       # The number of ROB writes
system.switch_cpus0.timesIdled                2902539                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               15923649                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            123223305                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.426107                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.426107                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.412183                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.412183                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       608780448                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      187398577                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      136724139                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         34362                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  50                       # Number of system calls
system.switch_cpus1.numCycles               242610700                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        19818555                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     16253116                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1943404                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      8306684                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         7752882                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2036442                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        87678                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    189300514                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             112593547                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           19818555                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      9789324                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             24778225                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5499982                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5754911                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         11659500                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1927882                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    223360153                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.616376                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.967593                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       198581928     88.91%     88.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2687480      1.20%     90.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3113878      1.39%     91.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         1710833      0.77%     92.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1961966      0.88%     93.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1087985      0.49%     93.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          736694      0.33%     93.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1916882      0.86%     94.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        11562507      5.18%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    223360153                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.081689                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.464091                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       187761789                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      7322742                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         24570692                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       196568                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3508360                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3215695                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        18144                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     137451536                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        89686                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3508360                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       188061413                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        2706362                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      3775669                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         24479979                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       828368                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     137367184                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          193                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        214161                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       384595                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    190939024                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    639569750                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    639569750                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    163249075                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        27689845                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        36269                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        20308                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          2208425                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     13114872                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7146526                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       187520                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1584501                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         137169983                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        36351                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        129728627                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       180372                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     16979510                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     39116832                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         4285                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    223360153                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.580805                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.270066                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    168684095     75.52%     75.52% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     21998927      9.85%     85.37% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11824323      5.29%     90.66% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8174607      3.66%     94.32% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7142836      3.20%     97.52% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3650979      1.63%     99.16% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       887711      0.40%     99.55% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       568672      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       428003      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    223360153                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          34863     12.45%     12.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        119399     42.65%     55.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       125658     44.89%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    108594382     83.71%     83.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2026224      1.56%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        15898      0.01%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     11997094      9.25%     94.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7095029      5.47%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     129728627                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.534719                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             279920                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.002158                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    483277697                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    154187065                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    127573902                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     130008547                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       327303                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2297741                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          809                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation         1225                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       147702                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads         7948                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3508360                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        2228227                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       142818                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    137206457                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        49261                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     13114872                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7146526                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        20333                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents        100884                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents         1225                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1130597                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1086770                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2217367                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    127811707                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     11267863                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1916918                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                  123                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            18361331                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        17892034                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7093468                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.526818                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             127576117                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            127573902                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         75831284                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        198562053                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.525838                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.381902                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     95864335                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    117613983                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     19593717                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        32066                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1954560                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    219851793                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.534969                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.354033                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    171806335     78.15%     78.15% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     22280078     10.13%     88.28% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9334620      4.25%     92.53% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      5614197      2.55%     95.08% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3881189      1.77%     96.85% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      2512078      1.14%     97.99% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1300415      0.59%     98.58% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1048610      0.48%     99.06% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2074271      0.94%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    219851793                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     95864335                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     117613983                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              17815938                       # Number of memory references committed
system.switch_cpus1.commit.loads             10817121                       # Number of loads committed
system.switch_cpus1.commit.membars              15998                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          16832541                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        106033773                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2392864                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2074271                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           354984572                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          277923916                       # The number of ROB writes
system.switch_cpus1.timesIdled                2899861                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               19250547                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           95864335                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            117613983                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     95864335                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.530771                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.530771                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.395136                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.395136                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       576572353                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      177073359                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      128290658                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         32036                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                  49                       # Number of system calls
system.switch_cpus2.numCycles               242610700                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        19745867                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     16147156                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      1925981                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      8372899                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         7814186                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2034757                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        86186                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    191733643                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             111981270                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           19745867                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      9848943                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             23485086                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        5571737                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       3270621                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           26                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         11785985                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1941469                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    222092832                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.616202                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.967152                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       198607746     89.43%     89.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         1275207      0.57%     90.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         2015516      0.91%     90.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3195048      1.44%     92.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1335812      0.60%     92.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1500493      0.68%     93.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1577478      0.71%     94.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1032122      0.46%     94.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        11553410      5.20%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    222092832                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.081389                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.461568                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       190018565                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      4999946                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         23411850                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        59465                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       3603004                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      3238843                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          454                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     136768779                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         2936                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       3603004                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       190296181                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1610041                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      2589999                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         23197295                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       796310                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     136693283                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents        18431                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        236032                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       298606                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents        27778                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    189764263                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    635897902                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    635897902                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    162256294                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        27507969                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        34833                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        19141                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          2429083                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     13035953                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7004611                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       212391                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1591541                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         136509815                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        34929                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        129291812                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       158755                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     17176272                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     38078811                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         3287                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    222092832                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.582152                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.273725                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    167567085     75.45%     75.45% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     21887227      9.85%     85.30% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11971278      5.39%     90.69% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8155859      3.67%     94.37% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7626372      3.43%     97.80% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      2201832      0.99%     98.79% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      1701864      0.77%     99.56% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       581900      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       399415      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    222092832                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          30173     12.51%     12.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         93028     38.57%     51.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       117975     48.92%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    108307868     83.77%     83.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2041514      1.58%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        15688      0.01%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     11955497      9.25%     94.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      6971245      5.39%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     129291812                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.532919                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             241176                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.001865                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    481076387                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    153722430                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    127222596                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     129532988                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       390693                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      2326880                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          356                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation         1440                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       196761                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads         8072                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       3603004                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles        1099105                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       116677                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    136544877                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        53073                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     13035953                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7004611                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        19123                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         86449                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents           31                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents         1440                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1127670                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1095794                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2223464                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    127460481                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     11244828                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      1831331                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                  133                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            18214423                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        17938071                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           6969595                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.525370                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             127223567                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            127222596                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         74387605                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        194334632                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.524390                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.382781                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     95308723                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    116824268                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     19720799                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        31642                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      1966858                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    218489828                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.534690                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.388224                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0    171058493     78.29%     78.29% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     22968815     10.51%     88.80% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8945103      4.09%     92.90% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4818859      2.21%     95.10% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3611019      1.65%     96.76% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      2014775      0.92%     97.68% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1240119      0.57%     98.25% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1111155      0.51%     98.75% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2721490      1.25%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    218489828                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     95308723                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     116824268                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              17516923                       # Number of memory references committed
system.switch_cpus2.commit.loads             10709073                       # Number of loads committed
system.switch_cpus2.commit.membars              15786                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          16769595                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        105267433                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2373275                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2721490                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           352312768                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          276693319                       # The number of ROB writes
system.switch_cpus2.timesIdled                3086566                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles               20517868                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           95308723                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            116824268                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     95308723                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.545525                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.545525                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.392846                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.392846                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       574814562                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      176352489                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      127562756                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         31614                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                  49                       # Number of system calls
system.switch_cpus3.numCycles               242610700                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        19744148                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     16144943                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      1927133                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      8385405                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         7812232                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         2033864                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        86004                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles    191735560                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             111975776                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           19744148                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      9846096                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             23482196                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        5573859                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       3276855                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles           26                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines         11786726                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      1942557                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    222099053                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.616140                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.967102                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       198616857     89.43%     89.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         1275098      0.57%     90.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         2014827      0.91%     90.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         3195032      1.44%     92.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         1334183      0.60%     92.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         1501119      0.68%     93.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1575789      0.71%     94.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         1032079      0.46%     94.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        11554069      5.20%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    222099053                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.081382                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.461545                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       190016050                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      5010209                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         23409715                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        59113                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       3603964                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      3239330                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          453                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     136761530                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         2964                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       3603964                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       190294840                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        1616046                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      2593042                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         23193535                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       797624                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     136684502                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents        18430                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        235946                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       299325                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents        26782                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands    189754875                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    635846986                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    635846986                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    162240591                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        27514275                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        34865                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        19171                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          2439192                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     13033924                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      7004282                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       212131                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      1591478                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         136500619                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        34956                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        129286228                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued       158511                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     17168226                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     38055372                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         3315                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    222099053                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.582111                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.273685                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0    167575784     75.45%     75.45% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     21884940      9.85%     85.30% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     11973542      5.39%     90.70% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      8153786      3.67%     94.37% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      7625735      3.43%     97.80% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      2201862      0.99%     98.79% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      1702326      0.77%     99.56% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       581984      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       399094      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    222099053                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          30079     12.48%     12.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         93006     38.60%     51.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       117892     48.92%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    108303602     83.77%     83.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      2041287      1.58%     85.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        15687      0.01%     85.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     11954490      9.25%     94.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      6971162      5.39%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     129286228                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.532896                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             240977                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.001864                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    481070996                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    153705225                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    127217073                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     129527205                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       392324                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      2325862                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          305                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation         1450                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       197059                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads         8058                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       3603964                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles        1100595                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles       117432                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    136535704                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        53104                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     13033924                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      7004282                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        19152                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         86972                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents           33                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents         1450                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1128069                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1096881                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2224950                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    127454781                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     11244509                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      1831446                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                  129                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            18214076                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        17938368                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           6969567                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.525347                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             127218019                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            127217073                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         74379703                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        194304449                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.524367                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.382800                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     95299625                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    116813021                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     19722893                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        31641                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      1968007                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    218495089                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.534625                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.388201                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0    171069685     78.29%     78.29% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     22965865     10.51%     88.81% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      8944692      4.09%     92.90% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      4816819      2.20%     95.10% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      3611293      1.65%     96.76% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      2013376      0.92%     97.68% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1240725      0.57%     98.25% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7      1110159      0.51%     98.75% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      2722475      1.25%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    218495089                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     95299625                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     116813021                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              17515285                       # Number of memory references committed
system.switch_cpus3.commit.loads             10708062                       # Number of loads committed
system.switch_cpus3.commit.membars              15786                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          16767944                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        105257337                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2373045                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      2722475                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           352307891                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          276676006                       # The number of ROB writes
system.switch_cpus3.timesIdled                3087087                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles               20511647                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           95299625                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            116813021                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     95299625                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.545768                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.545768                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.392809                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.392809                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       574786239                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      176343791                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      127557326                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         31612                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                  50                       # Number of system calls
system.switch_cpus4.numCycles               242610700                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups        19811481                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted     16248606                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect      1944259                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups      8309566                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits         7751384                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS         2035461                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect        87775                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles    189300614                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts             112552490                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches           19811481                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches      9786845                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles             24771605                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles        5499523                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles       5747166                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines         11659385                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes      1928792                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples    223344546                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.616162                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.967218                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0       198572941     88.91%     88.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1         2685690      1.20%     90.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2         3118492      1.40%     91.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3         1710984      0.77%     92.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4         1959033      0.88%     93.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5         1088665      0.49%     93.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6          737548      0.33%     93.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7         1913504      0.86%     94.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8        11557689      5.17%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total    223344546                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.081660                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.463922                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles       187764211                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles      7312656                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles         24563579                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles       197088                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles       3507010                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved      3213077                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred        18152                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts     137394577                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts        89517                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles       3507010                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles       188064962                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles        2732341                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles      3736923                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles         24472157                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles       831151                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts     137310280                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents          189                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents        213474                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents       386813                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.RenamedOperands    190870762                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups    639306729                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups    639306729                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps    163220925                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps        27649830                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts        36263                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts        20353                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts          2215451                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads     13105241                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores      7142186                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads       188431                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores      1576768                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded         137115000                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded        36356                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued        129690280                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued       177445                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined     16939453                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined     39009803                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved         4294                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples    223344546                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.580674                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.269965                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0    168679471     75.52%     75.52% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1     22003121      9.85%     85.38% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2     11817639      5.29%     90.67% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3      8169750      3.66%     94.33% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4      7140625      3.20%     97.52% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5      3648326      1.63%     99.16% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6       888770      0.40%     99.55% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7       568871      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8       427973      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total    223344546                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu          35231     12.60%     12.60% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead        118405     42.36%     54.97% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite       125865     45.03%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu    108566641     83.71%     83.71% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult      2025822      1.56%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc        15895      0.01%     85.29% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     85.29% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.29% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.29% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead     11990503      9.25%     94.53% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite      7091419      5.47%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total     129690280                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.534561                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt             279501                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.002155                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads    483182052                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes    154092037                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses    127540702                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses     129969781                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads       327935                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads      2289963                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses          781                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation         1230                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores       144552                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads         7949                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles       3507010                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles        2257282                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles       143513                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts    137151476                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts        47953                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts     13105241                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts      7142186                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts        20343                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents        101620                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents         1230                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect      1131254                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect      1086554                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts      2217808                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts    127775669                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts     11264450                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts      1914611                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                  120                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs            18354341                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches        17887024                       # Number of branches executed
system.switch_cpus4.iew.exec_stores           7089891                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.526670                       # Inst execution rate
system.switch_cpus4.iew.wb_sent             127542751                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count            127540702                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers         75814359                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers        198495386                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.525701                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.381945                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts     95847851                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps    117593797                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts     19558951                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls        32062                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts      1955422                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples    219837536                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.534912                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.353901                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0    171798557     78.15%     78.15% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1     22276812     10.13%     88.28% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2      9332874      4.25%     92.53% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3      5613938      2.55%     95.08% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4      3882039      1.77%     96.85% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5      2512580      1.14%     97.99% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6      1299860      0.59%     98.58% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7      1047801      0.48%     99.06% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8      2073075      0.94%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total    219837536                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts     95847851                       # Number of instructions committed
system.switch_cpus4.commit.committedOps     117593797                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs              17812909                       # Number of memory references committed
system.switch_cpus4.commit.loads             10815276                       # Number of loads committed
system.switch_cpus4.commit.membars              15996                       # Number of memory barriers committed
system.switch_cpus4.commit.branches          16829649                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts        106015605                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls      2392467                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events      2073075                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads           354916559                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes          277812579                       # The number of ROB writes
system.switch_cpus4.timesIdled                2899784                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles               19266154                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts           95847851                       # Number of Instructions Simulated
system.switch_cpus4.committedOps            117593797                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total     95847851                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.531206                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.531206                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.395069                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.395069                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads       576424999                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes      177028999                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads      128245737                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes         32032                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                  24                       # Number of system calls
system.switch_cpus5.numCycles               242610700                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups        18486313                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted     16498456                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect      1473114                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups     12315300                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits        12057156                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS         1111565                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect        44839                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles    195284005                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts             104950792                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches           18486313                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches     13168721                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles             23395186                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles        4821853                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles       2775754                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.CacheLines         11813600                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes      1445913                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples    224795407                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.523169                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.765609                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0       201400221     89.59%     89.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1         3565018      1.59%     91.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2         1797378      0.80%     91.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3         3523348      1.57%     93.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4         1132768      0.50%     94.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5         3266272      1.45%     95.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6          515654      0.23%     95.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7          838262      0.37%     96.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8         8756486      3.90%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total    224795407                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.076197                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.432589                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles       192952023                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles      5152696                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles         23348837                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles        18706                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles       3323141                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved      1753341                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred        17321                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts     117418576                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts        32795                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles       3323141                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles       193213527                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles        3079028                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles      1277518                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles         23110192                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles       791997                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts     117255799                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents          147                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents         90960                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents       631644                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.RenamedOperands    153685113                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups    531409858                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups    531409858                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps    124731261                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps        28953832                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts        15752                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts         7966                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts          1724308                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads     21126333                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores      3438950                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads        22289                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores       781130                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded         116644767                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded        15809                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued        109254445                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued        70722                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined     20961288                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined     42952242                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved          103                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples    224795407                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.486017                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.098547                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0    176872230     78.68%     78.68% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1     15130347      6.73%     85.41% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2     15998015      7.12%     92.53% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3      9312687      4.14%     96.67% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4      4794444      2.13%     98.80% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5      1202255      0.53%     99.34% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6      1424629      0.63%     99.97% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7        33218      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8        27582      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total    224795407                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu         183508     57.48%     57.48% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead         73846     23.13%     80.62% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite        61875     19.38%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu     85688370     78.43%     78.43% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult       857432      0.78%     79.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     79.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     79.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc         7787      0.01%     79.22% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     79.22% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead     19291482     17.66%     96.88% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite      3409374      3.12%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total     109254445                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.450328                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt             319229                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.002922                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads    443694246                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes    137622152                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses    106487540                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses     109573674                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads        86264                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads      4281887                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses          117                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation          295                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores        79737                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles       3323141                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles        2053057                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles        98226                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts    116660648                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts         6147                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts     21126333                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts      3438950                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts         7963                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents         38755                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents         1837                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents          295                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect       994671                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect       566978                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts      1561649                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts    107868541                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts     19014651                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts      1385902                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                   72                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs            22423851                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches        16400083                       # Number of branches executed
system.switch_cpus5.iew.exec_stores           3409200                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.444616                       # Inst execution rate
system.switch_cpus5.iew.wb_sent             106511707                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count            106487540                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers         64436935                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers        140387918                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.438924                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.458992                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts     84860391                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps     95549154                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts     21115687                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls        15706                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts      1463841                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples    221472266                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.431427                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.302348                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0    185889501     83.93%     83.93% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1     13983205      6.31%     90.25% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2      8983905      4.06%     94.30% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3      2825799      1.28%     95.58% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4      4690417      2.12%     97.70% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5       914633      0.41%     98.11% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6       580322      0.26%     98.37% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7       531895      0.24%     98.61% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8      3072589      1.39%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total    221472266                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts     84860391                       # Number of instructions committed
system.switch_cpus5.commit.committedOps      95549154                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs              20203656                       # Number of memory references committed
system.switch_cpus5.commit.loads             16844443                       # Number of loads committed
system.switch_cpus5.commit.membars               7836                       # Number of memory barriers committed
system.switch_cpus5.commit.branches          14659657                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts         83504665                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls      1195827                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events      3072589                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads           335064206                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes          236655482                       # The number of ROB writes
system.switch_cpus5.timesIdled                4336311                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles               17815293                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts           84860391                       # Number of Instructions Simulated
system.switch_cpus5.committedOps             95549154                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total     84860391                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.858939                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.858939                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.349780                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.349780                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads       501366606                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes      138765064                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads      124684187                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes         15692                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                  49                       # Number of system calls
system.switch_cpus6.numCycles               242610700                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups        19745160                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted     16146115                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect      1926987                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups      8373473                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits         7813526                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS         2033092                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect        85861                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles    191748279                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts             111974421                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches           19745160                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches      9846618                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles             23482049                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles        5574001                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles       3288871                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.PendingTrapStallCycles           26                       # Number of stall cycles due to pending traps
system.switch_cpus6.fetch.CacheLines         11786656                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes      1942206                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples    222124002                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.616067                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.966989                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0       198641953     89.43%     89.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1         1275612      0.57%     90.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2         2014128      0.91%     90.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3         3194236      1.44%     92.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4         1334643      0.60%     92.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5         1500989      0.68%     93.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6         1577009      0.71%     94.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7         1032439      0.46%     94.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8        11552993      5.20%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total    222124002                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.081386                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.461539                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles       190032328                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles      5019087                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles         23408837                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles        59432                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles       3604316                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved      3239133                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          462                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts     136757594                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         3013                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles       3604316                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles       190310387                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles        1617491                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles      2599577                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles         23193733                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles       798496                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts     136681626                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents        18638                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents        236749                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents       298855                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.FullRegisterEvents        28415                       # Number of times there has been no free registers
system.switch_cpus6.rename.RenamedOperands    189742752                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups    635837472                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups    635837472                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps    162245111                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps        27497641                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts        34880                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts        19190                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts          2433722                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads     13034352                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores      7004040                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads       212561                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores      1591583                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded         136499326                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded        34976                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued        129279723                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued       158568                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined     17170931                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined     38075650                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved         3335                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples    222124002                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.582016                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.273612                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0    167601516     75.45%     75.45% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1     21888034      9.85%     85.31% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2     11971650      5.39%     90.70% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3      8152680      3.67%     94.37% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4      7624420      3.43%     97.80% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5      2202100      0.99%     98.79% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6      1702299      0.77%     99.56% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7       582049      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8       399254      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total    222124002                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu          30263     12.54%     12.54% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead         93013     38.55%     51.10% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite       117980     48.90%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu    108299702     83.77%     83.77% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult      2041180      1.58%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc        15687      0.01%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead     11952631      9.25%     94.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite      6970523      5.39%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total     129279723                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.532869                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt             241256                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.001866                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads    481083272                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes    153706658                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses    127213617                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses     129520979                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads       390430                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads      2326013                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses          317                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation         1445                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores       196651                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads         8068                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles       3604316                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles        1102985                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles       116694                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts    136534433                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts        52770                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts     13034352                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts      7004040                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts        19173                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents         86289                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents           31                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents         1445                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect      1127828                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect      1096216                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts      2224044                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts    127451458                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts     11243793                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts      1828265                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                  131                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs            18212680                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches        17937302                       # Number of branches executed
system.switch_cpus6.iew.exec_stores           6968887                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.525333                       # Inst execution rate
system.switch_cpus6.iew.wb_sent             127214620                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count            127213617                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers         74379432                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers        194318731                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.524353                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.382770                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts     95302219                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps    116816209                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts     19718427                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls        31641                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts      1967785                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples    218519686                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.534580                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.388141                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0    171093436     78.30%     78.30% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1     22965978     10.51%     88.81% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2      8944111      4.09%     92.90% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3      4817287      2.20%     95.10% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4      3611888      1.65%     96.76% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5      2014308      0.92%     97.68% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6      1239620      0.57%     98.25% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7      1111128      0.51%     98.75% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8      2721930      1.25%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total    218519686                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts     95302219                       # Number of instructions committed
system.switch_cpus6.commit.committedOps     116816209                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs              17515728                       # Number of memory references committed
system.switch_cpus6.commit.loads             10708339                       # Number of loads committed
system.switch_cpus6.commit.membars              15786                       # Number of memory barriers committed
system.switch_cpus6.commit.branches          16768421                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts        105260177                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls      2373104                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events      2721930                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads           352331755                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes          276673782                       # The number of ROB writes
system.switch_cpus6.timesIdled                3087448                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles               20486698                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts           95302219                       # Number of Instructions Simulated
system.switch_cpus6.committedOps            116816209                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total     95302219                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.545698                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.545698                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.392820                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.392820                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads       574772781                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes      176336015                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads      127554420                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes         31612                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                  24                       # Number of system calls
system.switch_cpus7.numCycles               242610700                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups        18495038                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted     16504468                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect      1471201                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups     12263949                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits        12052469                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS         1110893                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect        44254                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles    195308376                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts             105028817                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches           18495038                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches     13163362                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles             23408175                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles        4828018                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles       2772293                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.CacheLines         11814351                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes      1444153                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples    224837389                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.523480                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.766256                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0       201429214     89.59%     89.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1         3564531      1.59%     91.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2         1801200      0.80%     91.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3         3522813      1.57%     93.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4         1134512      0.50%     94.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5         3261700      1.45%     95.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6          515757      0.23%     95.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7          839867      0.37%     96.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8         8767795      3.90%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total    224837389                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.076233                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.432911                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles       192970960                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles      5154635                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles         23362054                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles        18520                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles       3331216                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved      1756588                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred        17329                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts     117511341                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts        32907                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles       3331216                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles       193233389                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles        3086888                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles      1271035                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles         23122600                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles       792257                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts     117348666                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents          132                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents         90505                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents       632355                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.RenamedOperands    153800976                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups    531854490                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups    531854490                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps    124768644                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps        29032309                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts        15758                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts         7969                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts          1723291                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads     21129404                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores      3445366                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads        21451                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores       787391                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded         116739746                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded        15810                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued        109321133                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued        70740                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined     21032257                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined     43094683                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved          101                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples    224837389                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.486223                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.098806                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0    176891708     78.68%     78.68% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1     15134446      6.73%     85.41% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2     15996738      7.11%     92.52% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3      9329711      4.15%     96.67% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4      4795596      2.13%     98.80% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5      1203258      0.54%     99.34% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6      1424431      0.63%     99.97% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7        33190      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8        28311      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total    224837389                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu         183508     57.49%     57.49% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead         73869     23.14%     80.63% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite        61843     19.37%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu     85745361     78.43%     78.43% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult       857520      0.78%     79.22% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     79.22% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     79.22% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     79.22% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     79.22% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     79.22% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     79.22% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     79.22% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     79.22% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     79.22% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     79.22% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.22% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.22% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.22% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.22% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc         7790      0.01%     79.23% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead     19294230     17.65%     96.88% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite      3416232      3.12%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total     109321133                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.450603                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt             319220                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.002920                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads    443869615                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes    137788093                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses    106552132                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses     109640353                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads        85505                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads      4281556                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses           98                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation          288                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores        84741                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles       3331216                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles        2058971                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles        98860                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts    116755632                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts         5809                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts     21129404                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts      3445366                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts         7963                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents         39169                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents         1838                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents          288                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect       992382                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect       567956                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts      1560338                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts    107934393                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts     19018086                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts      1386740                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                   76                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs            22434159                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches        16406759                       # Number of branches executed
system.switch_cpus7.iew.exec_stores           3416073                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.444887                       # Inst execution rate
system.switch_cpus7.iew.wb_sent             106575693                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count            106552132                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers         64464978                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers        140514678                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.439190                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.458778                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts     84883457                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps     95576773                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts     21183102                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls        15709                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts      1461919                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples    221506173                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.431486                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.302416                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0    185913342     83.93%     83.93% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1     13987171      6.31%     90.25% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2      8985951      4.06%     94.30% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3      2826150      1.28%     95.58% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4      4692487      2.12%     97.70% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5       915258      0.41%     98.11% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6       580642      0.26%     98.37% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7       532216      0.24%     98.61% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8      3072956      1.39%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total    221506173                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts     84883457                       # Number of instructions committed
system.switch_cpus7.commit.committedOps      95576773                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs              20208465                       # Number of memory references committed
system.switch_cpus7.commit.loads             16847840                       # Number of loads committed
system.switch_cpus7.commit.membars               7838                       # Number of memory barriers committed
system.switch_cpus7.commit.branches          14663765                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts         83529315                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls      1196347                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events      3072956                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads           335192780                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes          236853643                       # The number of ROB writes
system.switch_cpus7.timesIdled                4333133                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles               17773311                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts           84883457                       # Number of Instructions Simulated
system.switch_cpus7.committedOps             95576773                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total     84883457                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.858162                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.858162                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.349875                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.349875                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads       501665518                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes      138843017                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads      124770835                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes         15694                       # number of misc regfile writes
system.l2.replacements                         130182                       # number of replacements
system.l2.tagsinuse                      32764.541416                       # Cycle average of tags in use
system.l2.total_refs                          1759850                       # Total number of references to valid blocks.
system.l2.sampled_refs                         162940                       # Sample count of references to valid blocks.
system.l2.avg_refs                          10.800601                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           254.466735                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      8.364522                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   1651.883764                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      8.355492                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   2866.875628                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst      9.978651                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   3211.184610                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst      9.524886                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data   3179.135292                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.inst      7.799448                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.data   2909.103336                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.inst      8.524399                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.data   2923.755798                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.inst      8.325470                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.data   3141.564551                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.inst      8.118578                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.data   2914.194287                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data            761.456243                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           1230.387990                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           1253.178764                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           1271.590209                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu4.data           1231.663415                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu5.data           1286.125685                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu6.data           1309.467900                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu7.data           1299.515763                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.007766                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000255                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.050411                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000255                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.087490                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000305                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.097998                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000291                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.097020                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.inst     0.000238                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.data     0.088779                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.inst     0.000260                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.data     0.089226                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.inst     0.000254                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.data     0.095873                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.inst     0.000248                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.data     0.088934                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.023238                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.037548                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.038244                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.038806                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu4.data             0.037587                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu5.data             0.039249                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu6.data             0.039962                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu7.data             0.039658                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999894                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data        27269                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        39599                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        47708                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data        47676                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.data        39737                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.data        38430                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.data        47739                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.data        38539                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  326706                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            99861                       # number of Writeback hits
system.l2.Writeback_hits::total                 99861                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data          205                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data          150                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data          129                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data          129                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus4.data          150                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus5.data           68                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus6.data          129                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus7.data           70                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1030                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data        27474                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        39749                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        47837                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data        47805                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.data        39887                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.data        38498                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.data        47868                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.data        38609                       # number of demand (read+write) hits
system.l2.demand_hits::total                   327736                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data        27474                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        39749                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        47837                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data        47805                       # number of overall hits
system.l2.overall_hits::switch_cpus4.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus4.data        39887                       # number of overall hits
system.l2.overall_hits::switch_cpus5.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus5.data        38498                       # number of overall hits
system.l2.overall_hits::switch_cpus6.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus6.data        47868                       # number of overall hits
system.l2.overall_hits::switch_cpus7.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus7.data        38609                       # number of overall hits
system.l2.overall_hits::total                  327736                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           40                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         7875                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           37                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        14072                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           38                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data        21601                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           38                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data        21600                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.inst           37                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.data        14091                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.inst           34                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.data        14632                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.inst           38                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.data        21512                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.inst           34                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.data        14478                       # number of ReadReq misses
system.l2.ReadReq_misses::total                130157                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus1.data            3                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus4.data            4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   7                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           40                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         7875                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           37                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        14075                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           38                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data        21601                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           38                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data        21600                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.inst           37                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.data        14095                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.inst           34                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.data        14632                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.inst           38                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.data        21512                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.inst           34                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.data        14478                       # number of demand (read+write) misses
system.l2.demand_misses::total                 130164                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           40                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         7875                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           37                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        14075                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           38                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data        21601                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           38                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data        21600                       # number of overall misses
system.l2.overall_misses::switch_cpus4.inst           37                       # number of overall misses
system.l2.overall_misses::switch_cpus4.data        14095                       # number of overall misses
system.l2.overall_misses::switch_cpus5.inst           34                       # number of overall misses
system.l2.overall_misses::switch_cpus5.data        14632                       # number of overall misses
system.l2.overall_misses::switch_cpus6.inst           38                       # number of overall misses
system.l2.overall_misses::switch_cpus6.data        21512                       # number of overall misses
system.l2.overall_misses::switch_cpus7.inst           34                       # number of overall misses
system.l2.overall_misses::switch_cpus7.data        14478                       # number of overall misses
system.l2.overall_misses::total                130164                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      6055921                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   1298490674                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      5613711                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   2325702233                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      5879588                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data   3546351300                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      5706631                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data   3545194403                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.inst      5387964                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.data   2327618637                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.inst      5049553                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.data   2388809102                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.inst      5783094                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.data   3531908550                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.inst      5119036                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.data   2362582141                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total     21371252538                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data       411664                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus4.data       560911                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        972575                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      6055921                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   1298490674                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      5613711                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   2326113897                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      5879588                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data   3546351300                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      5706631                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data   3545194403                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.inst      5387964                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.data   2328179548                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.inst      5049553                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.data   2388809102                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.inst      5783094                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.data   3531908550                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.inst      5119036                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.data   2362582141                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      21372225113                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      6055921                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   1298490674                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      5613711                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   2326113897                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      5879588                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data   3546351300                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      5706631                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data   3545194403                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.inst      5387964                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.data   2328179548                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.inst      5049553                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.data   2388809102                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.inst      5783094                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.data   3531908550                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.inst      5119036                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.data   2362582141                       # number of overall miss cycles
system.l2.overall_miss_latency::total     21372225113                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           42                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        35144                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           38                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        53671                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           39                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        69309                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           39                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data        69276                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.inst           38                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.data        53828                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.inst           35                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.data        53062                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.inst           39                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.data        69251                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.inst           35                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.data        53017                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              456863                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        99861                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             99861                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data          205                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data          153                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data          129                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data          129                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus4.data          154                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus5.data           68                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus6.data          129                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus7.data           70                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              1037                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           42                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        35349                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           38                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        53824                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           39                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        69438                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           39                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data        69405                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.inst           38                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.data        53982                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.inst           35                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.data        53130                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.inst           39                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.data        69380                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.inst           35                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.data        53087                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               457900                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           42                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        35349                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           38                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        53824                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           39                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        69438                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           39                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data        69405                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.inst           38                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.data        53982                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.inst           35                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.data        53130                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.inst           39                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.data        69380                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.inst           35                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.data        53087                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              457900                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.952381                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.224078                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.973684                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.262190                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.974359                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.311662                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.974359                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.311796                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.inst     0.973684                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.data     0.261778                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.inst     0.971429                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.data     0.275753                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.inst     0.974359                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.data     0.310638                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.inst     0.971429                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.data     0.273082                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.284893                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.019608                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus4.data     0.025974                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.006750                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.952381                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.222779                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.973684                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.261500                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.974359                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.311083                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.974359                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.311217                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.inst     0.973684                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.data     0.261106                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.inst     0.971429                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.data     0.275400                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.inst     0.974359                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.data     0.310061                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.inst     0.971429                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.data     0.272722                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.284263                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.952381                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.222779                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.973684                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.261500                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.974359                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.311083                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.974359                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.311217                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.inst     0.973684                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.data     0.261106                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.inst     0.971429                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.data     0.275400                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.inst     0.974359                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.data     0.310061                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.inst     0.971429                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.data     0.272722                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.284263                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 151398.025000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 164887.704635                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 151721.918919                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 165271.619741                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst       154726                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 164175.329846                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 150174.500000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 164129.370509                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.inst 145620.648649                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.data 165184.773047                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.inst 148516.264706                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.data 163259.233324                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.inst 152186.684211                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.data 164183.179156                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.inst 150559.882353                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.data 163184.289336                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 164195.952104                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data 137221.333333                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus4.data 140227.750000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 138939.285714                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 151398.025000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 164887.704635                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 151721.918919                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 165265.640995                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst       154726                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 164175.329846                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 150174.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 164129.370509                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.inst 145620.648649                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.data 165177.690529                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.inst 148516.264706                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.data 163259.233324                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.inst 152186.684211                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.data 164183.179156                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.inst 150559.882353                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.data 163184.289336                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 164194.593843                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 151398.025000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 164887.704635                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 151721.918919                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 165265.640995                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst       154726                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 164175.329846                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 150174.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 164129.370509                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.inst 145620.648649                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.data 165177.690529                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.inst 148516.264706                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.data 163259.233324                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.inst 152186.684211                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.data 164183.179156                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.inst 150559.882353                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.data 163184.289336                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 164194.593843                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                37070                       # number of writebacks
system.l2.writebacks::total                     37070                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           40                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         7875                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           37                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        14072                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           38                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data        21601                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           38                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data        21600                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.inst           37                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.data        14091                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.inst           34                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.data        14632                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.inst           38                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.data        21512                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.inst           34                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.data        14478                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total           130157                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data            3                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus4.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              7                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           40                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         7875                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           37                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        14075                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           38                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data        21601                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           38                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data        21600                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.inst           37                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.data        14095                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.inst           34                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.data        14632                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.inst           38                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.data        21512                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.inst           34                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.data        14478                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            130164                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           40                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         7875                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           37                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        14075                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           38                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data        21601                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           38                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data        21600                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.inst           37                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.data        14095                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.inst           34                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.data        14632                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.inst           38                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.data        21512                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.inst           34                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.data        14478                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           130164                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      3726708                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    839895453                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      3459339                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data   1505947327                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      3663833                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data   2288285232                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      3492830                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data   2287136930                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.inst      3232647                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.data   1506716812                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.inst      3070644                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.data   1536207059                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.inst      3572871                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.data   2278829563                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.inst      3139779                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.data   1518999728                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total  13789376755                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data       236277                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus4.data       328780                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       565057                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      3726708                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    839895453                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      3459339                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data   1506183604                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      3663833                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data   2288285232                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      3492830                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data   2287136930                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.inst      3232647                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.data   1507045592                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.inst      3070644                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.data   1536207059                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.inst      3572871                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.data   2278829563                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.inst      3139779                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.data   1518999728                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  13789941812                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      3726708                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    839895453                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      3459339                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data   1506183604                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      3663833                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data   2288285232                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      3492830                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data   2287136930                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.inst      3232647                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.data   1507045592                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.inst      3070644                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.data   1536207059                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.inst      3572871                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.data   2278829563                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.inst      3139779                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.data   1518999728                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  13789941812                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.952381                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.224078                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.973684                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.262190                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.974359                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.311662                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.974359                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.311796                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.973684                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.data     0.261778                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.971429                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.data     0.275753                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.974359                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.data     0.310638                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.971429                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.data     0.273082                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.284893                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.019608                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus4.data     0.025974                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.006750                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.952381                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.222779                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.973684                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.261500                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.974359                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.311083                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.974359                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.311217                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.inst     0.973684                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.data     0.261106                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.inst     0.971429                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.data     0.275400                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.inst     0.974359                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.data     0.310061                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.inst     0.971429                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.data     0.272722                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.284263                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.952381                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.222779                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.973684                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.261500                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.974359                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.311083                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.974359                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.311217                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.inst     0.973684                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.data     0.261106                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.inst     0.971429                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.data     0.275400                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.inst     0.974359                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.data     0.310061                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.inst     0.971429                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.data     0.272722                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.284263                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 93167.700000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 106653.390857                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 93495.648649                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 107017.291572                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 96416.657895                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 105934.226749                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 91916.578947                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 105885.968981                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 87368.837838                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 106927.600028                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 90313.058824                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 104989.547499                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 94022.921053                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 105932.947332                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 92346.441176                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 104917.787540                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 105944.180912                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data        78759                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus4.data        82195                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 80722.428571                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 93167.700000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 106653.390857                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 93495.648649                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 107011.268490                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 96416.657895                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 105934.226749                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 91916.578947                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 105885.968981                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.inst 87368.837838                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.data 106920.581199                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.inst 90313.058824                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.data 104989.547499                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.inst 94022.921053                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.data 105932.947332                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.inst 92346.441176                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.data 104917.787540                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 105942.824529                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 93167.700000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 106653.390857                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 93495.648649                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 107011.268490                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 96416.657895                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 105934.226749                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 91916.578947                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 105885.968981                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.inst 87368.837838                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.data 106920.581199                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.inst 90313.058824                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.data 104989.547499                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.inst 94022.921053                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.data 105932.947332                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.inst 92346.441176                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.data 104917.787540                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 105942.824529                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               496.386091                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011915981                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2036048.251509                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    41.386091                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          455                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.066324                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.729167                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.795491                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11907881                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11907881                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11907881                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11907881                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11907881                       # number of overall hits
system.cpu0.icache.overall_hits::total       11907881                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           53                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           53                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           53                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            53                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           53                       # number of overall misses
system.cpu0.icache.overall_misses::total           53                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      8252169                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      8252169                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      8252169                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      8252169                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      8252169                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      8252169                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11907934                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11907934                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11907934                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11907934                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11907934                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11907934                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000004                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000004                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 155701.301887                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 155701.301887                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 155701.301887                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 155701.301887                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 155701.301887                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 155701.301887                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           11                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           11                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           11                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           42                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           42                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           42                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           42                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           42                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           42                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      6608055                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      6608055                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      6608055                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      6608055                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      6608055                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      6608055                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 157334.642857                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 157334.642857                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 157334.642857                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 157334.642857                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 157334.642857                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 157334.642857                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 35349                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               163370950                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 35605                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4588.427187                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   233.476206                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    22.523794                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.912016                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.087984                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      9506394                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9506394                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7062548                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7062548                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        18432                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        18432                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        17181                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        17181                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     16568942                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16568942                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     16568942                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16568942                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        90612                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        90612                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data         2071                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         2071                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        92683                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         92683                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        92683                       # number of overall misses
system.cpu0.dcache.overall_misses::total        92683                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   9053815465                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   9053815465                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data    133615301                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    133615301                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   9187430766                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   9187430766                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   9187430766                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   9187430766                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      9597006                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      9597006                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7064619                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7064619                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        18432                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        18432                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        17181                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        17181                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     16661625                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16661625                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     16661625                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16661625                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009442                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009442                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000293                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000293                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.005563                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005563                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.005563                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005563                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 99918.503785                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 99918.503785                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 64517.286818                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 64517.286818                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 99127.464217                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 99127.464217                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 99127.464217                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 99127.464217                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        14348                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets        14348                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         7789                       # number of writebacks
system.cpu0.dcache.writebacks::total             7789                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        55468                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        55468                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data         1866                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         1866                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        57334                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        57334                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        57334                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        57334                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        35144                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        35144                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data          205                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          205                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        35349                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        35349                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        35349                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        35349                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   3168878906                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   3168878906                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data     15192768                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     15192768                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   3184071674                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   3184071674                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   3184071674                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   3184071674                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003662                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003662                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000029                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002122                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002122                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002122                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002122                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 90168.418677                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 90168.418677                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 74111.063415                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 74111.063415                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 90075.297010                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 90075.297010                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 90075.297010                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 90075.297010                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               518.742191                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1009879200                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   520                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1942075.384615                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    36.742191                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          482                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.058882                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.772436                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.831318                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     11659455                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       11659455                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     11659455                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        11659455                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     11659455                       # number of overall hits
system.cpu1.icache.overall_hits::total       11659455                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           45                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           45                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           45                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            45                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           45                       # number of overall misses
system.cpu1.icache.overall_misses::total           45                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      7051370                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      7051370                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      7051370                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      7051370                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      7051370                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      7051370                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     11659500                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     11659500                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     11659500                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     11659500                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     11659500                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     11659500                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000004                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000004                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 156697.111111                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 156697.111111                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 156697.111111                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 156697.111111                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 156697.111111                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 156697.111111                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            7                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            7                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            7                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           38                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           38                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           38                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           38                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           38                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           38                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      6060629                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      6060629                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      6060629                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      6060629                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      6060629                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      6060629                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 159490.236842                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 159490.236842                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 159490.236842                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 159490.236842                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 159490.236842                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 159490.236842                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 53823                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               171724648                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 54079                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               3175.440522                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   233.595312                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    22.404688                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.912482                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.087518                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      8224105                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8224105                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6960808                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6960808                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17339                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17339                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        16018                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16018                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     15184913                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        15184913                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     15184913                       # number of overall hits
system.cpu1.dcache.overall_hits::total       15184913                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       184157                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       184157                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         3705                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         3705                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       187862                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        187862                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       187862                       # number of overall misses
system.cpu1.dcache.overall_misses::total       187862                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  22286999037                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  22286999037                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    464327664                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    464327664                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  22751326701                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  22751326701                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  22751326701                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  22751326701                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      8408262                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      8408262                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6964513                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6964513                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17339                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17339                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        16018                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16018                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     15372775                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     15372775                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     15372775                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     15372775                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.021902                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.021902                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000532                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000532                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.012220                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.012220                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.012220                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.012220                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 121021.731658                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 121021.731658                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 125324.605668                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 125324.605668                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 121106.592611                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 121106.592611                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 121106.592611                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 121106.592611                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        20986                       # number of writebacks
system.cpu1.dcache.writebacks::total            20986                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       130486                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       130486                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data         3552                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         3552                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       134038                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       134038                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       134038                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       134038                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        53671                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        53671                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data          153                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total          153                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        53824                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        53824                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        53824                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        53824                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   5089066102                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   5089066102                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data     10380829                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total     10380829                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   5099446931                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   5099446931                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   5099446931                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   5099446931                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006383                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006383                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003501                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003501                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003501                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003501                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 94819.662425                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 94819.662425                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 67848.555556                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 67848.555556                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 94742.994408                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 94742.994408                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 94742.994408                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 94742.994408                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               527.416703                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1014453614                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   529                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1917681.689981                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    37.416703                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          490                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.059963                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.785256                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.845219                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     11785933                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       11785933                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     11785933                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        11785933                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     11785933                       # number of overall hits
system.cpu2.icache.overall_hits::total       11785933                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           52                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           52                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           52                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            52                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           52                       # number of overall misses
system.cpu2.icache.overall_misses::total           52                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      8262343                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      8262343                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      8262343                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      8262343                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      8262343                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      8262343                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     11785985                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     11785985                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     11785985                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     11785985                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     11785985                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     11785985                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000004                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000004                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 158891.211538                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 158891.211538                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 158891.211538                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 158891.211538                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 158891.211538                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 158891.211538                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           13                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           13                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           13                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           39                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           39                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           39                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      6437073                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      6437073                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      6437073                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      6437073                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      6437073                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      6437073                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 165053.153846                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 165053.153846                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 165053.153846                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 165053.153846                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 165053.153846                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 165053.153846                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 69438                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               180372712                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 69694                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               2588.066577                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   234.101001                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    21.898999                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.914457                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.085543                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      8177438                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        8177438                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      6775133                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       6775133                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        18926                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        18926                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        15807                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        15807                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     14952571                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        14952571                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     14952571                       # number of overall hits
system.cpu2.dcache.overall_hits::total       14952571                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       176372                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       176372                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          781                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          781                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       177153                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        177153                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       177153                       # number of overall misses
system.cpu2.dcache.overall_misses::total       177153                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  20170184687                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  20170184687                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data     66320123                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total     66320123                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  20236504810                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  20236504810                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  20236504810                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  20236504810                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      8353810                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      8353810                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      6775914                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      6775914                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        18926                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        18926                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        15807                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        15807                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     15129724                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     15129724                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     15129724                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     15129724                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.021113                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.021113                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000115                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000115                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.011709                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.011709                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.011709                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.011709                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 114361.603242                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 114361.603242                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 84916.930858                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 84916.930858                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 114231.792913                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 114231.792913                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 114231.792913                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 114231.792913                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        12030                       # number of writebacks
system.cpu2.dcache.writebacks::total            12030                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       107063                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       107063                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          652                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          652                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       107715                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       107715                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       107715                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       107715                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        69309                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        69309                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data          129                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total          129                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        69438                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        69438                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        69438                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        69438                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   6918107291                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   6918107291                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      8452821                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      8452821                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   6926560112                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   6926560112                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   6926560112                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   6926560112                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.008297                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.008297                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.004590                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.004590                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.004590                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.004590                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 99815.424995                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 99815.424995                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 65525.744186                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 65525.744186                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 99751.722573                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 99751.722573                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 99751.722573                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 99751.722573                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               527.316077                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1014454355                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   529                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1917683.090737                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    37.316077                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          490                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.059801                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.785256                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.845058                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     11786674                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       11786674                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     11786674                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        11786674                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     11786674                       # number of overall hits
system.cpu3.icache.overall_hits::total       11786674                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           52                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           52                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           52                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            52                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           52                       # number of overall misses
system.cpu3.icache.overall_misses::total           52                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      8189900                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      8189900                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      8189900                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      8189900                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      8189900                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      8189900                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     11786726                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     11786726                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     11786726                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     11786726                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     11786726                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     11786726                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000004                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000004                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 157498.076923                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 157498.076923                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 157498.076923                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 157498.076923                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 157498.076923                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 157498.076923                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           13                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           13                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           13                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           39                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           39                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           39                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      6321269                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      6321269                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      6321269                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      6321269                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      6321269                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      6321269                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 162083.820513                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 162083.820513                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 162083.820513                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 162083.820513                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 162083.820513                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 162083.820513                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 69405                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               180370390                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 69661                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               2589.259270                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   234.126514                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    21.873486                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.914557                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.085443                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      8175686                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        8175686                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      6774511                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       6774511                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        18979                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        18979                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        15806                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        15806                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     14950197                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        14950197                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     14950197                       # number of overall hits
system.cpu3.dcache.overall_hits::total       14950197                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       176407                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       176407                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          778                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          778                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       177185                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        177185                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       177185                       # number of overall misses
system.cpu3.dcache.overall_misses::total       177185                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data  20163037354                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  20163037354                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     67364895                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     67364895                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data  20230402249                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  20230402249                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data  20230402249                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  20230402249                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      8352093                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      8352093                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      6775289                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      6775289                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        18979                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        18979                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        15806                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        15806                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     15127382                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     15127382                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     15127382                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     15127382                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.021121                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.021121                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000115                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000115                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.011713                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.011713                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.011713                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.011713                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 114298.397195                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 114298.397195                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 86587.268638                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 86587.268638                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 114176.720654                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 114176.720654                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 114176.720654                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 114176.720654                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        11972                       # number of writebacks
system.cpu3.dcache.writebacks::total            11972                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data       107131                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       107131                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          649                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          649                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data       107780                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       107780                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data       107780                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       107780                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        69276                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        69276                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data          129                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total          129                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        69405                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        69405                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        69405                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        69405                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   6915156490                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   6915156490                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      8742960                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      8742960                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   6923899450                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   6923899450                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   6923899450                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   6923899450                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.008294                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.008294                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.004588                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.004588                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.004588                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.004588                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 99820.377764                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 99820.377764                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 67774.883721                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 67774.883721                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 99760.816224                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 99760.816224                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 99760.816224                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 99760.816224                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     0                       # number of replacements
system.cpu4.icache.tagsinuse               518.839852                       # Cycle average of tags in use
system.cpu4.icache.total_refs              1009879086                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   520                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1942075.165385                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    36.839852                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst          482                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.059038                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.772436                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.831474                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst     11659341                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total       11659341                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst     11659341                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total        11659341                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst     11659341                       # number of overall hits
system.cpu4.icache.overall_hits::total       11659341                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           44                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           44                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           44                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            44                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           44                       # number of overall misses
system.cpu4.icache.overall_misses::total           44                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst      6754114                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total      6754114                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst      6754114                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total      6754114                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst      6754114                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total      6754114                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst     11659385                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total     11659385                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst     11659385                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total     11659385                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst     11659385                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total     11659385                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000004                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000004                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 153502.590909                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 153502.590909                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 153502.590909                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 153502.590909                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 153502.590909                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 153502.590909                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst            6                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst            6                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst            6                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           38                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           38                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           38                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           38                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           38                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           38                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst      5879981                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total      5879981                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst      5879981                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total      5879981                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst      5879981                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total      5879981                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 154736.342105                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 154736.342105                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 154736.342105                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 154736.342105                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 154736.342105                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 154736.342105                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                 53982                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               171719373                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                 54238                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs               3166.034385                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   233.595857                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data    22.404143                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.912484                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.087516                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data      8220001                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total        8220001                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data      6959618                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total       6959618                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data        17360                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total        17360                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data        16016                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total        16016                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data     15179619                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total        15179619                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data     15179619                       # number of overall hits
system.cpu4.dcache.overall_hits::total       15179619                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data       184633                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total       184633                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data         3718                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total         3718                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data       188351                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total        188351                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data       188351                       # number of overall misses
system.cpu4.dcache.overall_misses::total       188351                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data  22328220597                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total  22328220597                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data    462284597                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total    462284597                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data  22790505194                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total  22790505194                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data  22790505194                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total  22790505194                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data      8404634                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total      8404634                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data      6963336                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total      6963336                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data        17360                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total        17360                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data        16016                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total        16016                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data     15367970                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total     15367970                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data     15367970                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total     15367970                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.021968                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.021968                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000534                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000534                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.012256                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.012256                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.012256                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.012256                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 120932.989211                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 120932.989211                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 124336.900753                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 124336.900753                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 121000.181544                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 121000.181544                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 121000.181544                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 121000.181544                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks        21192                       # number of writebacks
system.cpu4.dcache.writebacks::total            21192                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data       130805                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total       130805                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data         3564                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total         3564                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data       134369                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total       134369                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data       134369                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total       134369                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data        53828                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total        53828                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data          154                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total          154                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data        53982                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total        53982                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data        53982                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total        53982                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data   5100057322                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total   5100057322                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data     10485958                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total     10485958                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data   5110543280                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total   5110543280                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data   5110543280                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total   5110543280                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.006405                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.006405                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.003513                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.003513                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.003513                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.003513                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 94747.293639                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 94747.293639                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data 68090.636364                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 68090.636364                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 94671.247453                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 94671.247453                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 94671.247453                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 94671.247453                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     2                       # number of replacements
system.cpu5.icache.tagsinuse               558.514408                       # Cycle average of tags in use
system.cpu5.icache.total_refs               928541002                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   562                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1652208.188612                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    33.395320                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst   525.119088                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.053518                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.841537                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.895055                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst     11813557                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total       11813557                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst     11813557                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total        11813557                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst     11813557                       # number of overall hits
system.cpu5.icache.overall_hits::total       11813557                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           43                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           43                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           43                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            43                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           43                       # number of overall misses
system.cpu5.icache.overall_misses::total           43                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst      6519564                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total      6519564                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst      6519564                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total      6519564                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst      6519564                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total      6519564                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst     11813600                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total     11813600                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst     11813600                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total     11813600                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst     11813600                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total     11813600                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000004                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000004                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 151617.767442                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 151617.767442                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 151617.767442                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 151617.767442                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 151617.767442                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 151617.767442                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst            8                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst            8                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst            8                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           35                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           35                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           35                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           35                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           35                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           35                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst      5456738                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total      5456738                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst      5456738                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total      5456738                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst      5456738                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total      5456738                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 155906.800000                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 155906.800000                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 155906.800000                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 155906.800000                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 155906.800000                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 155906.800000                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                 53130                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               223404686                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                 53386                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs               4184.705466                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   201.707749                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data    54.292251                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.787921                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.212079                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data     17367576                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total       17367576                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data      3343025                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total       3343025                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data         7892                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total         7892                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data         7846                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total         7846                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data     20710601                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total        20710601                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data     20710601                       # number of overall hits
system.cpu5.dcache.overall_hits::total       20710601                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data       180135                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total       180135                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data          328                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total          328                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data       180463                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total        180463                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data       180463                       # number of overall misses
system.cpu5.dcache.overall_misses::total       180463                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data  19243253119                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total  19243253119                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data     29032777                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total     29032777                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data  19272285896                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total  19272285896                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data  19272285896                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total  19272285896                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data     17547711                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total     17547711                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data      3343353                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total      3343353                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data         7892                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total         7892                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data         7846                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total         7846                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data     20891064                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total     20891064                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data     20891064                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total     20891064                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.010265                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.010265                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000098                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000098                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.008638                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.008638                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.008638                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.008638                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 106826.841641                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 106826.841641                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 88514.564024                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 88514.564024                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 106793.558214                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 106793.558214                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 106793.558214                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 106793.558214                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks         6766                       # number of writebacks
system.cpu5.dcache.writebacks::total             6766                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data       127073                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total       127073                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data          260                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total          260                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data       127333                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total       127333                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data       127333                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total       127333                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data        53062                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total        53062                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data           68                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total           68                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data        53130                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total        53130                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data        53130                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total        53130                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data   5076253422                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total   5076253422                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data      4581769                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total      4581769                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data   5080835191                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total   5080835191                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data   5080835191                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total   5080835191                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.003024                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.003024                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000020                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000020                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.002543                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.002543                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.002543                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.002543                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 95666.454751                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 95666.454751                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data 67378.955882                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 67378.955882                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 95630.250160                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 95630.250160                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 95630.250160                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 95630.250160                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.tagsinuse               526.825838                       # Cycle average of tags in use
system.cpu6.icache.total_refs              1014454286                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   529                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1917682.960302                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    36.825838                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst          490                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.059016                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.785256                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.844272                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst     11786605                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total       11786605                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst     11786605                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total        11786605                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst     11786605                       # number of overall hits
system.cpu6.icache.overall_hits::total       11786605                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           51                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           51                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           51                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            51                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           51                       # number of overall misses
system.cpu6.icache.overall_misses::total           51                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst      7865275                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total      7865275                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst      7865275                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total      7865275                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst      7865275                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total      7865275                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst     11786656                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total     11786656                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst     11786656                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total     11786656                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst     11786656                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total     11786656                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000004                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000004                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 154221.078431                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 154221.078431                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 154221.078431                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 154221.078431                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 154221.078431                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 154221.078431                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst           12                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst           12                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst           12                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           39                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           39                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           39                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst      6291244                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total      6291244                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst      6291244                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total      6291244                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst      6291244                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total      6291244                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 161313.948718                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 161313.948718                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 161313.948718                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 161313.948718                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 161313.948718                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 161313.948718                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                 69380                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               180371769                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                 69636                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs               2590.208642                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   234.117157                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data    21.882843                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.914520                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.085480                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data      8176877                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total        8176877                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data      6774675                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total       6774675                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data        19003                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total        19003                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data        15806                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total        15806                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data     14951552                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total        14951552                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data     14951552                       # number of overall hits
system.cpu6.dcache.overall_hits::total       14951552                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data       176274                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total       176274                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data          780                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total          780                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data       177054                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total        177054                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data       177054                       # number of overall misses
system.cpu6.dcache.overall_misses::total       177054                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data  20135538454                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total  20135538454                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data     66288837                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total     66288837                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data  20201827291                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total  20201827291                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data  20201827291                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total  20201827291                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data      8353151                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total      8353151                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data      6775455                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total      6775455                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data        19003                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total        19003                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data        15806                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total        15806                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data     15128606                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total     15128606                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data     15128606                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total     15128606                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.021103                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.021103                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000115                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000115                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.011703                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.011703                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.011703                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.011703                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 114228.635272                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 114228.635272                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 84985.688462                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 84985.688462                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 114099.807353                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 114099.807353                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 114099.807353                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 114099.807353                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks        12135                       # number of writebacks
system.cpu6.dcache.writebacks::total            12135                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data       107023                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total       107023                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data          651                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total          651                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data       107674                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total       107674                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data       107674                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total       107674                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data        69251                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total        69251                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data          129                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total          129                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data        69380                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total        69380                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data        69380                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total        69380                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data   6903092915                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total   6903092915                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data      8587296                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total      8587296                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data   6911680211                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total   6911680211                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data   6911680211                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total   6911680211                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.008290                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.008290                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.004586                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.004586                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.004586                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.004586                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 99682.212748                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 99682.212748                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data 66568.186047                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 66568.186047                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 99620.642995                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 99620.642995                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 99620.642995                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 99620.642995                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     2                       # number of replacements
system.cpu7.icache.tagsinuse               559.040810                       # Cycle average of tags in use
system.cpu7.icache.total_refs               928541751                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   562                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1652209.521352                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    33.921727                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst   525.119083                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.054362                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.841537                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.895899                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst     11814306                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total       11814306                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst     11814306                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total        11814306                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst     11814306                       # number of overall hits
system.cpu7.icache.overall_hits::total       11814306                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           45                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           45                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           45                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            45                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           45                       # number of overall misses
system.cpu7.icache.overall_misses::total           45                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst      6747263                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total      6747263                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst      6747263                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total      6747263                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst      6747263                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total      6747263                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst     11814351                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total     11814351                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst     11814351                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total     11814351                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst     11814351                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total     11814351                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000004                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000004                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 149939.177778                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 149939.177778                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 149939.177778                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 149939.177778                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 149939.177778                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 149939.177778                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst           10                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst           10                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst           10                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           35                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           35                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           35                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           35                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           35                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           35                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst      5635552                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total      5635552                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst      5635552                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total      5635552                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst      5635552                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total      5635552                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 161015.771429                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 161015.771429                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 161015.771429                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 161015.771429                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 161015.771429                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 161015.771429                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                 53087                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               223410702                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                 53343                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs               4188.191553                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   202.555252                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data    53.444748                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.791231                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.208769                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data     17372191                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total       17372191                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data      3344417                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total       3344417                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data         7900                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total         7900                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data         7847                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total         7847                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data     20716608                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total        20716608                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data     20716608                       # number of overall hits
system.cpu7.dcache.overall_hits::total       20716608                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data       179878                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total       179878                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data          344                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total          344                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data       180222                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total        180222                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data       180222                       # number of overall misses
system.cpu7.dcache.overall_misses::total       180222                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data  19171281992                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total  19171281992                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data     29618285                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total     29618285                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data  19200900277                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total  19200900277                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data  19200900277                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total  19200900277                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data     17552069                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total     17552069                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data      3344761                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total      3344761                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data         7900                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total         7900                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data         7847                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total         7847                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data     20896830                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total     20896830                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data     20896830                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total     20896830                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.010248                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.010248                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000103                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000103                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.008624                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.008624                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.008624                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.008624                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 106579.359299                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 106579.359299                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 86099.665698                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 86099.665698                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 106540.268541                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 106540.268541                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 106540.268541                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 106540.268541                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks         6991                       # number of writebacks
system.cpu7.dcache.writebacks::total             6991                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data       126861                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total       126861                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data          274                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total          274                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data       127135                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total       127135                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data       127135                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total       127135                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data        53017                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total        53017                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data           70                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total           70                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data        53087                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total        53087                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data        53087                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total        53087                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data   5053221693                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total   5053221693                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data      4588296                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total      4588296                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data   5057809989                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total   5057809989                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data   5057809989                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total   5057809989                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.003021                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.003021                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.002540                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.002540                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.002540                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.002540                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 95313.233359                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 95313.233359                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 65547.085714                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 65547.085714                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 95273.984007                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 95273.984007                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 95273.984007                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 95273.984007                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
