#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Thu Nov 22 15:29:46 2018
# Process ID: 5040
# Current directory: D:/D_Strabi/D Dokumentumai/BME/MikrorendszerekTevezese/Laborok/lab4_orai/ddr3_dma
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent544 D:\D_Strabi\D Dokumentumai\BME\MikrorendszerekTevezese\Laborok\lab4_orai\ddr3_dma\ddr3_dma.xpr
# Log file: D:/D_Strabi/D Dokumentumai/BME/MikrorendszerekTevezese/Laborok/lab4_orai/ddr3_dma/vivado.log
# Journal file: D:/D_Strabi/D Dokumentumai/BME/MikrorendszerekTevezese/Laborok/lab4_orai/ddr3_dma\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/D_Strabi/D Dokumentumai/BME/MikrorendszerekTevezese/Laborok/lab4_orai/ddr3_dma/ddr3_dma.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'D:/D_Strabi/D Dokumentumai/BME/MikrorendszerekTevezese/Laborok/lab4_orai/ddr3_dma'
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'G:/Programok/Vivado2018.2/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:01:53 ; elapsed = 00:01:31 . Memory (MB): peak = 1032.723 ; gain = 299.941
update_compile_order -fileset sources_1
open_bd_design {D:/D_Strabi/D Dokumentumai/BME/MikrorendszerekTevezese/Laborok/lab4_orai/ddr3_dma/ddr3_dma.srcs/sources_1/bd/cpu_system/cpu_system.bd}
Adding cell -- xilinx.com:ip:microblaze:10.0 - microblaze_0
Adding cell -- xilinx.com:ip:mig_7series:4.1 - mig_7series_0
Adding cell -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding cell -- xilinx.com:ip:mdm:3.2 - mdm_1
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_mig_7series_0_100M
Adding cell -- xilinx.com:ip:smartconnect:1.0 - axi_smc
Adding cell -- xilinx.com:ip:axi_dma:7.1 - axi_dma_0
Adding cell -- xilinx.com:ip:system_ila:1.1 - system_ila_0
Adding cell -- xilinx.com:ip:fifo_generator:13.2 - fifo_generator_0
INFO: [xilinx.com:ip:fifo_generator:13.2-5968] /fifo_generator_0Executing the post_config_ip from bd
Adding cell -- xilinx.com:module_ref:vgaSync:1.0 - vgaSync_0
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - lmb_bram
Successfully read diagram <cpu_system> from BD file <D:/D_Strabi/D Dokumentumai/BME/MikrorendszerekTevezese/Laborok/lab4_orai/ddr3_dma/ddr3_dma.srcs/sources_1/bd/cpu_system/cpu_system.bd>
open_bd_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:31 . Memory (MB): peak = 1138.430 ; gain = 65.625
INFO: [Device 21-403] Loading part xc7k70tfbg676-1
exit
INFO: [Common 17-206] Exiting Vivado at Thu Nov 22 16:16:46 2018...
