acom -O3 -e 100 -work top_level -2008  $dsn/../../../src/top_level_tb.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: D:/DE2/CombVsReg/src/top_level_tb.vhd
# Compile Entity "top_level_tb"
# Compile Architecture "rtl" of Entity "top_level_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -advdataflow  -O5 +access +r +m+top_level_tb top_level_tb rtl
# Warning: Verilog Optimization cannot be used when -advdataflow is in effect. Verilog Optimization disabled.
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# KERNEL: PLI/VHPI kernel's engine initialization done.
# PLI: Loading library 'C:\Aldec\Active-HDL-Student-Edition\bin\systf.dll'
# VHPI: Loading library 'systf.dll'
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# ELAB2: Elaboration final pass complete - time: 0.1 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7754 kB (elbread=1284 elab2=6256 kernel=213 sdf=0)
# KERNEL: ASDB file was created in location D:\DE2\CombVsReg\simulation\activehdl\top_level\src\wave.asdb
#  0:08, 27 окт€бр€ 2020 г.
#  Simulation has been initialized
# add wave -noreg {/top_level_tb/CLOCK_50_tb}
# add wave -noreg {/top_level_tb/SW_tb}
# add wave -noreg {/top_level_tb/LEDG_tb}
# 3 signal(s) traced.
# Waveform file 'untitled.awc' connected to 'D:/DE2/CombVsReg/simulation/activehdl/top_level/src/wave.asdb'.
run
# EXECUTION:: WARNING: Test: OK
# EXECUTION:: Time: 360 ns,  Iteration: 0,  Instance: /top_level_tb,  Process: sim.
# RUNTIME: Info: RUNTIME_0142 top_level_tb.vhd (40): finish called.
# KERNEL: Time: 360 ns,  Iteration: 0,  Instance: /top_level_tb,  Process: sim.
# KERNEL: stopped at time: 360 ns
# VSIM: Simulation has finished. There are no more test vectors to simulate.
acom -O3 -e 100 -work top_level -2008  $dsn/src/top_level.vho $dsn/../../../src/top_level_tb.vhd $dsn/../../../src/converters.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: D:/DE2/CombVsReg/simulation/activehdl/top_level/src/top_level.vho
# Compile Entity "top_level"
# Compile Architecture "structure" of Entity "top_level"
# File: D:/DE2/CombVsReg/src/top_level_tb.vhd
# Compile Entity "top_level_tb"
# Compile Architecture "rtl" of Entity "top_level_tb"
# File: D:/DE2/CombVsReg/src/converters.vhd
# Compile Package "converters"
# Compile Package Body "converters"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.9 [s]
endsim
# VSIM: Simulation has finished.
asim -advdataflow  -O5 +access +r +m+top_level_tb top_level_tb rtl
# Warning: Verilog Optimization cannot be used when -advdataflow is in effect. Verilog Optimization disabled.
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# KERNEL: PLI/VHPI kernel's engine initialization done.
# PLI: Loading library 'C:\Aldec\Active-HDL-Student-Edition\bin\systf.dll'
# VHPI: Loading library 'systf.dll'
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# ELAB2: Elaboration final pass complete - time: 0.1 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7754 kB (elbread=1284 elab2=6256 kernel=213 sdf=0)
# KERNEL: ASDB file was created in location D:\DE2\CombVsReg\simulation\activehdl\top_level\src\wave.asdb
#  0:10, 27 окт€бр€ 2020 г.
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'D:/DE2/CombVsReg/simulation/activehdl/top_level/src/wave.asdb'.
run
# EXECUTION:: WARNING: Test: OK
# EXECUTION:: Time: 360 ns,  Iteration: 0,  Instance: /top_level_tb,  Process: sim.
# RUNTIME: Info: RUNTIME_0142 top_level_tb.vhd (40): finish called.
# KERNEL: Time: 360 ns,  Iteration: 0,  Instance: /top_level_tb,  Process: sim.
# KERNEL: stopped at time: 360 ns
# VSIM: Simulation has finished. There are no more test vectors to simulate.
# add wave -noreg {/top_level_tb/SW_tb(2)}
# add wave -noreg {/top_level_tb/SW_tb(1)}
# add wave -noreg {/top_level_tb/SW_tb(0)}
# 3 signal(s) traced.
# add wave -noreg {/top_level_tb/SW_tb(5)}
# add wave -noreg {/top_level_tb/SW_tb(4)}
# add wave -noreg {/top_level_tb/SW_tb(3)}
# 3 signal(s) traced.
# add wave -noreg {/top_level_tb/LEDG_tb(3)}
# add wave -noreg {/top_level_tb/LEDG_tb(2)}
# add wave -noreg {/top_level_tb/LEDG_tb(1)}
# add wave -noreg {/top_level_tb/LEDG_tb(0)}
# 4 signal(s) traced.
# WAVEFORM: 5 signal(s) removed.
# WAVEFORM: 5 signal(s) removed.
endsim
# ASDB: Info: Writing data to disk. Please wait...
# VSIM: Simulation has finished.
