/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [17:0] _00_;
  wire [10:0] celloutsig_0_0z;
  wire [16:0] celloutsig_0_10z;
  wire [6:0] celloutsig_0_11z;
  wire [8:0] celloutsig_0_1z;
  wire [10:0] celloutsig_0_2z;
  wire [3:0] celloutsig_0_3z;
  wire [3:0] celloutsig_0_4z;
  wire [12:0] celloutsig_0_6z;
  wire [5:0] celloutsig_0_7z;
  wire [6:0] celloutsig_0_9z;
  wire [6:0] celloutsig_1_0z;
  wire [3:0] celloutsig_1_14z;
  wire [3:0] celloutsig_1_18z;
  wire [8:0] celloutsig_1_19z;
  wire [8:0] celloutsig_1_1z;
  wire [5:0] celloutsig_1_2z;
  wire [14:0] celloutsig_1_3z;
  wire [12:0] celloutsig_1_4z;
  wire [4:0] celloutsig_1_6z;
  wire [2:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  always_ff @(posedge celloutsig_1_19z[0], negedge clkin_data[32])
    if (!clkin_data[32]) _00_ <= 18'h00000;
    else _00_ <= { celloutsig_0_3z[2], celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_4z };
  assign celloutsig_0_0z = in_data[92:82] - in_data[84:74];
  assign celloutsig_0_3z = celloutsig_0_1z[3:0] - in_data[22:19];
  assign celloutsig_0_4z = celloutsig_0_0z[3:0] - celloutsig_0_2z[5:2];
  assign celloutsig_0_6z = { in_data[19:16], celloutsig_0_1z } - { celloutsig_0_1z, celloutsig_0_4z };
  assign celloutsig_0_7z = { celloutsig_0_0z[2:1], celloutsig_0_4z } - _00_[15:10];
  assign celloutsig_0_9z = { celloutsig_0_6z[10:8], celloutsig_0_4z } - in_data[65:59];
  assign celloutsig_0_10z = { celloutsig_0_0z[10:8], celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_4z } - { in_data[39:30], celloutsig_0_9z };
  assign celloutsig_0_11z = celloutsig_0_9z - celloutsig_0_10z[12:6];
  assign celloutsig_1_0z = in_data[127:121] - in_data[124:118];
  assign celloutsig_0_1z = celloutsig_0_0z[9:1] - celloutsig_0_0z[8:0];
  assign celloutsig_1_1z = in_data[135:127] - in_data[160:152];
  assign celloutsig_1_2z = celloutsig_1_0z[5:0] - celloutsig_1_1z[8:3];
  assign celloutsig_1_3z = { celloutsig_1_1z[8:7], celloutsig_1_0z, celloutsig_1_2z } - { celloutsig_1_1z[7:0], celloutsig_1_0z };
  assign celloutsig_1_4z = celloutsig_1_3z[14:2] - { celloutsig_1_3z[11:5], celloutsig_1_2z };
  assign celloutsig_1_6z = celloutsig_1_1z[5:1] - celloutsig_1_4z[6:2];
  assign celloutsig_1_9z = celloutsig_1_2z[5:3] - celloutsig_1_3z[5:3];
  assign celloutsig_0_2z = { in_data[42:41], celloutsig_0_1z } - celloutsig_0_0z;
  assign celloutsig_1_14z = celloutsig_1_6z[3:0] - { in_data[133], celloutsig_1_9z };
  assign celloutsig_1_18z = celloutsig_1_2z[5:2] - celloutsig_1_14z;
  assign celloutsig_1_19z = celloutsig_1_1z - celloutsig_1_3z[14:6];
  assign { out_data[131:128], out_data[104:96], out_data[48:32], out_data[6:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_10z, celloutsig_0_11z };
endmodule
