<!DOCTYPE HTML>
<!--
	Editorial by HTML5 UP
	html5up.net | @ajlkn
	Free for personal and commercial use under the CCA 3.0 license (html5up.net/license)
-->
<html>
	<head>
		<title>Meng Li's Website</title>
		<meta charset="utf-8" />
		<meta name="viewport" content="width=device-width, initial-scale=1, user-scalable=no" />
		<!--[if lte IE 8]><script src="assets/js/ie/html5shiv.js"></script><![endif]-->
		<link rel="stylesheet" href="assets/css/main.css" />
		<link rel="stylesheet" href="assets/css/academicons/css/academicons.css" />
		<!--[if lte IE 9]><link rel="stylesheet" href="assets/css/ie9.css" /><![endif]-->
		<!--[if lte IE 8]><link rel="stylesheet" href="assets/css/ie8.css" /><![endif]-->
	</head>
	<body>

		<!-- Wrapper -->
			<div id="wrapper">

				<!-- Main -->
					<div id="main">
						<div class="inner">

							<!-- Header -->
								<header id="header">
                                    <!-- <a href="index.html" class="logo"><strong>Editorial</strong> by HTML5 UP</a> -->
									<ul class="icons">
                                        <li><a href="https://scholar.google.com/citations?user=lvdRkEkAAAAJ&hl=en&authuser=1" class="ai ai-google-scholar ai-2x"><span class="label"></span></a></li>
										<li><a href="https://www.linkedin.com/in/meng-li-50b8597a/" class="icon fa-linkedin fa-2x"><span class="label">Linkedin</span></a></li>
									</ul>
								</header>

							<!-- Banner -->
								<section id="banner">
									<div class="content">
										<header>
											<h1>Hi, Iâ€™m Meng Li</h1>
										</header>
                                        <p> I am a fifth year Ph.D. student in the Department of Electrical and Computer Engineering, University of Texas at Austin. I work in <a href="http://www.cerc.utexas.edu/utda/">UTDA Lab</a>, under the supervision of <a href="http://users.ece.utexas.edu/~dpan/">Prof. David Z. Pan</a>. </p>
                                        <p> Before joining the group, I received my master degree in University of Texas at Austin under the supervision of <a href="http://users.ece.utexas.edu/~michael/">Prof. Michael Orshansky</a>, and my bachelor degree in Peking University under the supervision of <a href="http://www.ime.pku.edu.cn/newsshow.php?id=65&cid=69">Prof. Ru Huang</a> and <a href="http://www.ime.pku.edu.cn/~wangrunsheng/">Prof. Runsheng Wang</a>.</p>
									</div>
									<span class="image object">
										<img src="images/MengLiNew.jpg" alt="" />
									</span>
								</section>

							<!-- Section -->
                                <section id="news">
									<header class="major">
										<h2>News</h2>
									</header>
                                    <ul>
                                        <li>
                                            [02/2018] Our paper on <i> Cross-Lock: Dense Layout-Level Interconnect Locking using Cross-bar Architectures  </i> will appear at GLSVLSI 2018. This is a collaborative work with Kaveh Shamsi and Prof. Yier Jin from University of Florida.
                                        </li>
                                        <li>
                                            [01/2018] I received the <a style="color:red;">Best Poster (Presentation) Award</a> at ASPDAC Student Research Forum organized by ACM SIGDA in ASPDAC 2018. Cheers!
                                        </li>
                                        <li>
                                            [01/2018] I presented our papers on <a style="color:blue;">Split Manufacturing</a> and <a style="color:blue;">Layout Dependent Aging Mitigation</a> in ASPDAC 2018.
                                        </li>
                                        <li>
                                            [11/2017] Two co-authored papers on <i>resist modeling</i> and <i>power grid reduction</i> are accepted by ISPD 2018.
                                        </li>
                                        <li>
                                            [11/2017] I received the <a style="color:red;">Gold Metal</a> at Design Automation Student Research Competition organized by ACM SIGDA in ICCAD 2017. Cheers!
                                        </li>
                                        <!--
                                        <li>
                                            [09/2017] Our paper on <i>split manufacturing </i> will appear at ASPDAC 2018.
                                        </li>
                                        --!>
                                        <li>
                                            [09/2017] I finished my Ph.D. proposal with title "Design-for-Security Techniques for Hardware Supply Chain Protection". Cheers!
                                        </li>
                                        <li>
                                            [09/2017] Our journal paper on <i>IC camouflaging </i> is accepted by TCAD. This is an extension based on our <a href=doc/ICCAD2016_Camouflage.pdf>ICCAD 2016 paper</a>.
                                        </li>
                                        <!--
                                        <li>
                                            [05/2017] Our paper on <i> AppSAT: Approximately Deobfuscating Integrated Circuits </i> got the <a style="color:red;">best paper award</a> in HOST 2017.
                                        </li>
                                        <li>
                                            [03/2017] I will join the R&D team in ARM Research in summer 2017 working in Applied Machine Learning Division.
                                        </li>
                                        
                                        <li>
                                            [02/2017] Our paper on <i>fault attack evaluation</i> will appear at DAC 2017. The is a collaborative work with ARM Research. 
                                        </li>
                                        <li>
                                            [02/2017] Our paper on <i> AppSAT: Approximately Deobfuscating Integrated Circuits </i> will appear at HOST 2017. This is a collaborative work with Kaveh Shamsi and Prof. Yier Jin from University of Central Florida.
                                        </li>
                                        
                                        <li>
                                            [02/2017] Our paper on <i> Cyclic Obfuscation for Creating SAT-Unresolvable Circuits </i> will appear at GLSVLSI 2017. This is a collaborative work with Kaveh Shamsi and Prof. Yier Jin from University of Central Florida.
                                        </li>
                                        -->
                                    </ul>
                                </section>

							<!-- Section -->
								<section id="interest">
									<header class="major">
										<h2>Research Interest</h2>
									</header>
									<div class="features">
										<article>
											<span class="icon fa-diamond"></span>
											<div class="content">
                                                <h3><a href="security.html">Hardware-Oriented Security</a></h3>
                                                <ul>
                                                    <li>Physical unclonable function</li>
                                                    <li>IC encryption/camouflaging</li>
                                                    <li>Split manufacturing</li>
                                                </ul>
											</div>
										</article>
										<article>
											<span class="icon fa-paper-plane"></span>
											<div class="content">
                                                <h3><a href="reliability.html">Hardware Reliability</a></h3>
                                                <ul>
                                                    <li>Single event upset</li>
                                                    <li>Random Telegraph Noise</li>
                                                    <li>Negative Bias Temperature Instability</li>
                                                </ul>
											</div>
										</article>
										<article>
											<span class="icon fa-rocket"></span>
											<div class="content">
                                                <h3><a href="physical.html">Backend Design Automation</a></h3>
                                                <ul>
                                                    <li>Global/Detail placement</li>
                                                    <li>Power grid sparsification</li>
                                                    <li>Design for manufacturability</li>
                                                </ul>
											</div>
										</article>
									</div>
								</section>

							<!-- Section -->
								<section id="internship">
									<header class="major">
										<h2>Working Experience</h2>
									</header>
									<div class="features">
										<article>
											<span class="icon fa-diamond"></span>
											<div class="content">
												<h3>Research Intern</h3>
                                                <ul>
                                                    <li>Arm Inc, summer 2017</li>
                                                    <li>Mentor: Vikas Chandra, Liangzhen Lai</li>
                                                    <li>Privacy-preserving deep learning</li>
                                                </ul>
											</div>
										</article>
										<article>
											<span class="icon fa-paper-plane"></span>
											<div class="content">
												<h3>Research Intern</h3>
                                                <ul>
                                                    <li>Arm Inc, summer 2016</li>
                                                    <li>Mentor: Vikas Chandra, Liangzhen Lai</li>
                                                    <li>System security evaluation</li>
                                                </ul>
											</div>
										</article>
										<article>
											<span class="icon fa-rocket"></span>
											<div class="content">
												<h3>R&D Intern</h3>
                                                <ul>
                                                    <li>Cadence Design Inc, summer 2014</li>
                                                    <li>Mentor: Sharad Mehrotra</li>
                                                    <li>Fast timing analysis engine</li>
                                                </ul>
											</div>
										</article>
									</div>
								</section>

							<!-- Section -->
								<section id="education">
									<header class="major">
										<h2>Education</h2>
									</header>
									<div class="features">
										<article>
											<span class="icon fa-diamond"></span>
											<div class="content">
												<h3>Ph.D. Candidate</h3>
                                                <ul>
                                                    <li>2016 - present</li>
                                                    <li>Electrical and Computer Engineering</li>
                                                    <li>The University of Texas at Austin</li>
                                                </ul>
											</div>
										</article>
										<article>
											<span class="icon fa-paper-plane"></span>
											<div class="content">
												<h3>Master of Science</h3>
                                                <ul>
                                                    <li>2013 - 2015</li>
                                                    <li>Electrical and Computer Engineering</li>
                                                    <li>The University of Texas at Austin</li>
                                                </ul>
											</div>
										</article>
										<article>
											<span class="icon fa-rocket"></span>
											<div class="content">
												<h3>Bachelor of Science</h3>
                                                <ul>
                                                    <li>2009 - 2013</li>
                                                    <li>Microelectronics</li>
                                                    <li>Peking University</li>
                                                </ul>
											</div>
										</article>
									</div>
								</section>

							<!-- Section -->
                                <section id="honors">
									<header class="major">
										<h2>Honors</h2>
									</header>
                                    <ul>
                                        <li>Best Poster (Presentation) Award at ASPDAC Student Research Forum - by by ACM SIGDA 2018 </li>
                                        <li>Gold Medal at Design Automation Student Research Competition - by ACM SIGDA 2017 </li>
                                        <li>Best Paper Award - by HOST 2017 </li>
                                        <li>Cockrell School Graduate Student Fellowship - by University of Texas at Austin 2013 </li>
                                        <li>Pacemaker to Merit Student - by Peking University 2012 </li>
                                        <li>Merit Student - by Peking University 2012 </li>
                                        <li>Yang Fuqing and Wang Yangyuan Academician Scholarship - by Peking University 2011 </li>
                                        <li>Li Yanhong Baidu Scholarship - by Peking University 2010 </li>
                                    </ul>
                                </section>

							<!-- Section -->
								<section id="publication">
									<header class="major">
										<h2>Publications</h2>
									</header>
                                    <h3>Preprint</h3>
                                        <ul>
                                            <li> 
                                                <a style="color:black;" href="https://arxiv.org/abs/1709.06161"><b>PrivyNet: A Flexible Framework for Privacy-Preserving Deep Neural Network Training with A Fine-Grained Privacy Control</b></a>
                                                <ul class="sublist">
                                                    <li> <a href="doc/ARXIV2017_PrivyNet.pdf">Preprint</a> </li>
                                                    <li> <b>Meng Li</b>, Liangzhen Lai, Naveen Suda, Vikas Chandra and David Z. Pan </li>
                                                    <li> arXiv, 2017 </li>
                                                </ul>
                                            </li>
                                        </ul>
                                    <h3>2018</h3>
                                        <ul>
                                            <li> 
                                                <a style="color:black;">[J7]</a>
                                                <a style="color:black;" href="#"><b>UTPlaceF 2.0: A High-Performance Clock-Aware FPGA Placement Engine</b></a>
                                                <ul class="sublist">
                                                    <li> <a href="doc/TODAES2017_UTPlaceF2.pdf">Preprint</a> </li>
                                                    <!--
                                                    <li> Wuxi Li, Yibo Lin, <b>Meng Li</b>, Shounak Dhar and David Z. Pan, "UTPlaceF 2.0: A High-Performance Clock-Aware FPGA Placement Engine", <i>ACM Transactions on Design Automation of Electronic Systems (TODAES)</i>, 2018 </li>
                                                    -->
                                                    <li> Wuxi Li, Yibo Lin, <b>Meng Li</b>, Shounak Dhar and David Z. Pan </li>
                                                    <li> <i>ACM Transactions on Design Automation of Electronic Systems (TODAES)</i>, 2018 </li>
                                                </ul>
                                            </li>
                                            <li> 
                                                <a style="color:black;">[J6]</a>
                                                <a style="color:black;" href="http://ieeexplore.ieee.org/document/8027112/"><b>Provably Secure Camouflaging Strategy for IC Protection</b></a>
                                                <ul class="sublist">
                                                    <li> <a href="./doc/TCAD2017_ICCamou.pdf">Preprint</a> </li>
                                                    <li> <b>Meng Li</b>, Kaveh Shamsi, Travis Meade, Zheng Zhao, Bei Yu, Yier Jin and David Z. Pan, "Provably Secure Camouflaging Strategy for IC Protection", <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD)</i>, 2018 </li>
                                                </ul>
                                            </li>
                                            <p><br /></p>
                                            <li> 
                                                <a style="color:black;">[C19]</a>
                                                <a style="color:black;" href="#"><b>Power Grid Reduction by Sparse Convex Optimization</b></a>
                                                <ul class="sublist">
                                                    <li> <a href="#">Preprint</a> </li>
                                                    <li> Wei Ye, <b>Meng Li</b>, Kai Zhong, Bei Yu and David Z. Pan, "Power Grid Reduction by Sparse Convex Optimization", <i>International Symposium on Physical Design (ISPD) </i>, Monterey, California, USA, Mar. 25-28, 2018 </li> <p>
                                                </ul>
                                            </li>
                                            <li> 
                                                <a style="color:black;">[C18]</a>
                                                <a style="color:black;" href="#"><b>Data Efficient Lithography Modeling with Residual Neural Network and Transfer Learning</b></a>
                                                <ul class="sublist">
                                                    <li> <a href="#">Preprint</a> </li>
                                                    <li> Yibo Lin, Yuki Watanabe, Taiki Kimura, Tetsuaki Matsunawa, Shigeki Nojima, <b>Meng Li</b> and David Z. Pan, "Data Efficient Lithography Modeling with Residual Neural Network and Transfer Learning", <i>International Symposium on Physical Design (ISPD) </i>, Monterey, California, USA, Mar. 25-28, 2018 </li><p>
                                                </ul>
                                            </li>
                                            <li> 
                                                <a style="color:black;">[C17]</a>
                                                <a style="color:black;" href="#"><b>Layout-Dependent Aging Mitigation for Critical Path Timing</b></a>
                                                <ul class="sublist">
                                                    <li> <a href="#">Preprint</a> </li>
                                                    <li> Che-Lun Hsu, Shaofeng Guo, Yibo Lin, Xiaoqing Xu, <b>Meng Li</b>, Runsheng Wang, Ru Huang and David Z. Pan, "Layout-Dependent Aging Mitigation for Critical Path Timing", <i>Asia and South Pacific Design Automation Conference (ASPDAC)</i>, Jeju Island, Korea, Jan. 22-25, 2018 </li><p>
                                                </ul>
                                            </li>
                                            <li> 
                                                <a style="color:black;">[C16]</a>
                                                <a style="color:black;" href="#"><b>A Practical Split Manufacturing Framework for Trojan Prevention via Simultaneous Wire Lifting and Cell Insertion</b></a>
                                                <ul class="sublist">
                                                    <li> <a href="./doc/ASPDAC2018_SPLIT.pdf">Preprint</a> </li>
                                                    <li> <b>Meng Li</b>, Bei Yu, Yibo Lin, Xiaoqing Xu, Wuxi Li and David Z. Pan, "A Practical Split Manufacturing Framework for Trojan Prevention via Simultaneous Wire Lifting and Cell Insertion", <i>Asia and South Pacific Design Automation Conference (ASPDAC)</i>, Jeju Island, Korea, Jan. 22-25, 2018 </li><p>
                                                </ul>
                                            </li>
                                        </ul>
                                        <h3>2017</h3>
                                        <ul>
                                            <li> 
                                                <a style="color:black;">[J5]</a>
                                                <a style="color:black;" href="http://ieeexplore.ieee.org/document/8060573/"><b>Layout Synthesis for Topological Quantum Circuits with 1D and 2D Architectures</b></a>
                                                <ul class="sublist">
                                                    <li> <a href="doc/TCAD2017_Quantum.pdf">Preprint</a> </li>
                                                    <li> Yibo Lin, Bei Yu, <b>Meng Li</b> and David Z. Pan, "Layout Synthesis for Topological Quantum Circuits with 1D and 2D Architectures", <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD)</i>, 2017 </li>
                                                </ul>
                                            </li>
                                            <li> 
                                                <a style="color:black;">[J4]</a>
                                                <a style="color:black;" href="http://ieeexplore.ieee.org/document/8010808/"><b>SD-PUF: Spliced Digital Physical Unclonable Function</b></a>
                                                <ul class="sublist">
                                                    <li> <a href="./doc/TCAD2017_SDPUF.pdf">Preprint</a> </li>
                                                    <li> Jin Miao, <b>Meng Li</b>, Subhendu Roy, Yuzhe Ma and Bei Yu, "SD-PUF: Spliced Digital Physical Unclonable Function", <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD)</i>, 2017 </li>
                                                </ul>
                                            </li>
                                            <li> 
                                                <a style="color:black;">[J3]</a>
                                                <a style="color:black;" href="http://ieeexplore.ieee.org/document/8023813/"><b>Sub-Resolution Assist Feature Generation with Supervised Data Learning</b></a>
                                                <ul class="sublist">
                                                    <li> <a href="./doc/TCAD2017_SRAF.pdf">Preprint</a> </li>
                                                    <li> Xiaoqing Xu, Yibo Lin, <b>Meng Li</b>, Tetsuaki Matsunawa, Shigeki Nojima, Chikaaki Kodama, Toshiya Kotani and David Z. Pan, "Sub-Resolution Assist Feature Generation with Supervised Data Learning", <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD)</i>, 2017 </li><p> 
                                                </ul>
                                            </li>
                                            <li> 
                                                <a style="color:black;">[J2]</a>
                                                <a style="color:black;" href="http://ieeexplore.ieee.org/document/7814231/"><b>Redundant Local-Loop Insertion for Unidirectional Routing</b></a>
                                                <ul class="sublist">
                                                    <li> <a href="./doc/TCAD2017_RLLI.pdf">Preprint</a> </li>
                                                    <li> Xiaoqing Xu, Yibo Lin, <b>Meng Li</b>, Jiaojiao Ou, Brian Cline and David Z. Pan, "Redundant Local-Loop Insertion for Unidirectional Routing", <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD)</i>, 2017 </li><p>
                                                </ul>
                                            </li>
                                            <p><br /></p>
                                            <li> 
                                                <a style="color:black;">[C15]</a>
                                                <a style="color:black;" href="#"><b>UTPlaceF 3.0: A Parallelization Framework for Modern FPGA Global Placement</b></a>
                                                <ul class="sublist">
                                                    <li> <a href="./doc/ICCAD2017_UTPlaceF3.pdf">Preprint</a> </li>
                                                <li> Wuxi Li, <b>Meng Li</b>, Jiajun Wang and David Z. Pan, "UTPlaceF 3.0: A Parallelization Framework for Modern FPGA Global Placement", <i>IEEE/ACM International Conference on Computer-Aided Design (ICCAD)</i>, Irvine, CA, Nov. 13-16, 2017 (invited) </li><p>
                                                </ul>
                                            </li>
                                            <li> 
                                                <a style="color:black;">[C14]</a>
                                                <a style="color:black;" href="http://ieeexplore.ieee.org/document/8060390/"><b>Cross-level Monte Carlo Framework for System Vulnerability Evaluation against Fault Attack</b></a>
                                                <ul class="sublist">
                                                    <li> <a href="doc/DAC2017_Cross.pdf">Preprint</a> </li>
                                                    <li> <b>Meng Li</b>, Liangzhen Lai, Vikas Chandra and David Z. Pan, "Cross-level Monte Carlo Framework for System Vulnerability Evaluation against Fault Attack", <i>IEEE/ACM Design Automation Conference (DAC)</i>, Austin, TX, Jun. 18-22, 2017 </li><p>
                                                </ul>
                                            </li>
                                            <li> 
                                                <a style="color:black;">[C13]</a>
                                                <a style="color:black;" href="https://dl.acm.org/citation.cfm?id=3060458"><b>Cyclic Obfuscation for Creating SAT-Unresolvable Circuits</b></a>
                                                <ul class="sublist">
                                                    <li> <a href="doc/GLSVLSI2017_Obfus.pdf">Preprint</a> </li>
                                                    <li> Kaveh Shamsi, <b>Meng Li</b>, Travis Meade, Zheng Zhao, David Z. Pan and Yier Jin, "Cyclic Obfuscation for Creating SAT-Unresolvable Circuits", <i> ACM Great Lakes Symposium on VLSI (GLSVLSI)</i>, Banff, Alberta, Canada, May 10-12, 2017 </li><p>
                                                </ul>
                                            </li>
                                            <li> 
                                                <a style="color:black;">[C12]</a>
                                                <a style="color:black;" href="https://dl.acm.org/citation.cfm?id=3060494"><b>Circuit Obfuscation and Oracle-guided Attacks: Who Can Prevail?</b></a>
                                                <ul class="sublist">
                                                    <li> <a href="doc/GLSVLSI2017_Survey.pdf">Preprint</a> </li>
                                                    <li> Kaveh Shamsi, <b>Meng Li</b>, Travis Meade, Zheng Zhao, David Z. Pan and Yier Jin, "Circuit Obfuscation and Oracle-guided Attacks: Who Can Prevail?", <i> ACM Great Lakes Symposium on VLSI (GLSVLSI)</i>, Banff, Alberta, Canada, May 10-12, 2017 (invited) </li><p>
                                                </ul>
                                            </li>
                                            <li> 
                                                <a style="color:black;">[C11]</a>
                                                <a style="color:black;" href="http://ieeexplore.ieee.org/document/7951805/"><b>AppSAT: Approximately Deobfuscating Integrated Circuits</b></a>
                                                <ul class="sublist">
                                                    <li> <a href="doc/HOST2017_AppSAT.pdf">Preprint</a> </li>
                                                    <li> Kaveh Shamsi, <b>Meng Li</b>, Travis Meade, Zheng Zhao, David Z. Pan and Yier Jin, "AppSAT: Approximately Deobfuscating Integrated Circuits", <i>IEEE International Symposium on Hardware Oriented Security and Trust (HOST)</i>, McLean, VA, May 1-4, 2017 <a style="color:red;">(best paper award)</a> </li><p>
                                                </ul>
                                            </li>
                                        </ul>
                                        <h3>2016</h3>
                                        <ul>
                                            <li> 
                                                <a style="color:black;">[C10]</a>
                                                <a style="color:black;" href="https://dl.acm.org/citation.cfm?id=2967065"><b>Provably Secure Camouflaging Strategy for IC Protection</b></a>
                                                <ul class="sublist">
                                                    <li> <a href="doc/ICCAD2016_Camouflage.pdf">Preprint</a> </li>
                                                    <li> <b>Meng Li</b>, Kaveh Shamsi, Travis Meade, Zheng Zhao, Bei Yu, Yier Jin and David Z. Pan, "Provably Secure Camouflaging Strategy for IC Protection", <i>IEEE/ACM International Conference on Computer-Aided Design (ICCAD)</i>, Austin, TX, Nov. 7-10, 2016 </li><p>
                                                </ul>
                                            </li>
                                            <li> 
                                                <a style="color:black;">[C9]</a>
                                                <a style="color:black;" href="http://ieeexplore.ieee.org/document/7827623/"><b>LRR-DPUF: Learning Resilient and Reliable Digital Physical Unclonable Function</b></a>
                                                <ul class="sublist">
                                                    <li> <a href="doc/ICCAD2016_LRRDPUF.pdf">Preprint</a> </li>
                                                    <li> Jin Miao, <b>Meng Li</b>, Subhendu Roy and Bei Yu, "LRR-DPUF: Learning Resilient and Reliable Digital Physical Unclonable Function", <i>IEEE/ACM International Conference on Computer-Aided Design (ICCAD)</i>, Austin, TX, Nov. 7-10, 2016 </li><p>
                                                </ul>
                                            </li>
                                            <li> 
                                                <a style="color:black;">[C8]</a>
                                                <a style="color:black;" href="http://ieeexplore.ieee.org/document/7573805/"><b>Proxy-Guided Load Balancing of Graph Processing Workloads on Heterogeneous Clusters</b></a>
                                                <ul class="sublist">
                                                    <li> <a href="doc/ICPP2016_LoadBalancing.pdf">Preprint</a> </li>
                                                    <li> Shuang Song, <b>Meng Li</b>, Xinnian Zheng, Jee Ho Ryoo, Reena Panda, Michael LeBeane, Andreas Gerstlauer and Lizy K. John, "Proxy-Guided Load Balancing of Graph Processing Workloads on Heterogeneous Clusters", <i>IEEE International Conference on Parallel Processing (ICPP)</i>, Philadelphia, PA, Aug. 16-19, 2016 </li><p>
                                                </ul>
                                            </li>
                                            <li> 
                                                <a style="color:black;">[C7]</a>
                                                <a style="color:black;" href="http://ieeexplore.ieee.org/document/7544287/"><b>A Monte Carlo Simulation Flow for SEU Analysis of Sequential Circuits</b></a>
                                                <ul class="sublist">
                                                    <li> <a href="doc/DAC2016_SEU.pdf">Preprint</a> </li>
                                                    <li> <b>Meng Li</b>, Ye Wang and Michael Orshansky, "A Monte Carlo Simulation Flow for SEU Analysis of Sequential Circuits", <i>IEEE/ACM Design Automation Conference (DAC)</i>, Austin, TX, Jun. 5-9, 2016 </li><p>
                                                </ul>
                                            </li>
                                            <li> 
                                                <a style="color:black;">[C6]</a>
                                                <a style="color:black;" href="http://ieeexplore.ieee.org/document/7544405/"><b>Practical Public PUF Enabled by Solving Max-Flow Problem on Chip</b></a>
                                                <ul class="sublist">
                                                    <li> <a href="doc/DAC2016_PPUF.pdf">Preprint</a> </li>
                                                    <li> <b>Meng Li</b>, Jin Miao, Kai Zhong and David Z. Pan, "Practical Public PUF Enabled by Solving Max-Flow Problem on Chip", <i>IEEE/ACM Design Automation Conference (DAC)</i>, Austin, TX, Jun. 5-9, 2016 </li><p>
                                                </ul>
                                            </li>
                                        </ul>
                                        <h3>2015</h3>
                                        <ul>
                                            <li> 
                                                <a style="color:black;">[C5]</a>
                                                <a style="color:black;" href="#"><b>Design Optimization of a Strong PUF Based on Nonlinearity of MOSFET Subthreshold Operation</b></a>
                                                <ul class="sublist">
                                                    <li> Xiaodan Xi, <b>Meng Li</b>, Jaeyoung Park and Michael Orshansky, "Design Optimization of a Strong PUF Based on Nonlinearity of MOSFET Subthreshold Operation", <i>SRC Techcon</i>, Austin, TX, Sept. 20-22, 2015 </i> </li><p>
                                                </ul>
                                            </li>
                                            <li> 
                                                <a style="color:black;">[C4]</a>
                                                <a style="color:black;" href="http://ieeexplore.ieee.org/document/7167277/"><b>Novel Power Grid Reduction Method based on L1 Regularization</b></a>
                                                <ul class="sublist">
                                                    <li> <a href="doc/DAC2015_PowerGrid.pdf">Preprint</a> </li>
                                                    <li> Ye Wang, <b>Meng Li</b>, Xinyang Yi, Zhao Song, Michael Orshansky and Constantine Caramanis, "Novel Power Grid Reduction Method based on L1 Regularization", <i>IEEE/ACM Design Automation Conference (DAC)</i>, San Francisco, CA, Jun. 7-11, 2015 </li><p>
                                                </ul>
                                            </li>
                                        </ul>
                                        <h3>2014</h3>
                                        <ul>
                                            <li> 
                                                <a style="color:black;">[C3]</a>
                                                <a style="color:black;" href="#"><b>An End-to-End SEU Simulation Platform</b></a>
                                                <ul class="sublist">
                                                    <li> <b>Meng Li</b>, Yuan Yi, Derek Chiou and Michael Orshansky, "An End-to-End SEU Simulation Platform", <i>SRC Techcon</i>, Austin, Tx, Sept. 20-22, 2014 </i> </li><p>
                                                </ul>
                                            </li>
                                        </ul>
                                        <h3>2013</h3>
                                        <ul>
                                            <li> 
                                                <a style="color:black;">[J1]</a>
                                                <a style="color:black;" href="http://ecst.ecsdl.org/content/52/1/941.abstract"><b>Characterization of Random Telegraph Noise in Scaled High-k/Metal-Gate MOSFETs with SiO2/HfO2 Gate Dielectrics</b></a>
                                                <ul class="sublist">
                                                    <li> <a href="doc/TECS2013_RTN.pdf">Preprint</a> </li>
                                                    <li> <b>Meng Li</b>, Runsheng Wang, Jibin Zou and Ru Huang, "Characterization of Random Telegraph Noise in Scaled High-k/Metal-Gate MOSFETs with SiO2/HfO2 Gate Dielectrics", <i>ECS Transactions</i>, vol. 52, issue 1, pp. 941-946, 2013 </li><p>
                                                </ul>
                                            </li>
                                            <p><br /></p>
                                            <li> 
                                                <a style="color:black;">[C2]</a>
                                                <a style="color:black;" href="http://ieeexplore.ieee.org/abstract/document/6545599/"><b>Impact of Cycle-to-Cycle Variation Effects on the Prediction of NBTI Degradation and the Resulted Dynamic Variations in high-k MOSFETs</b></a>
                                                <ul class="sublist">
                                                    <li> <a href="doc/VLSITSA2013_NBTI.pdf">Preprint</a> </li>
                                                    <li> Pengpeng Ren, Changze Liu, Runsheng Wang, <b>Meng Li</b>, Yangyuan Wang and Ru Huang, "Impact of Cycle-to-Cycle Variation Effects on the Prediction of NBTI Degradation and the Resulted Dynamic Variations in high-k MOSFETs", <i>International Symposium on VLSI Technology, Systems, and Applications (VLSI-TSA)</i>, Hsinchu, Taiwan, Apr. 22-24, 2013</li><p>
                                                </ul>
                                            </li>
                                        </ul>
                                        <h3>2012</h3>
                                        <ul>
                                            <li> 
                                                <a style="color:black;">[C1]</a>
                                                <a style="color:black;" href="#"><b>Investigation on the Correlation Between Line-Edge-Roughness (LER) and Line-Width-Roughness (LWR) in Nanoscale CMOS Technology</b></a>
                                                <ul class="sublist">
                                                    <li> <a href="doc/ICSICT2012_LER.pdf">Preprint</a> </li>
                                                    <li> Xiaobo Jiang, <b>Meng Li</b>, Runsheng Wang, Jiang Chen and Ru Huang, "Investigation on the Correlation Between Line-Edge-Roughness (LER) and Line-Width-Roughness (LWR) in Nanoscale CMOS Technology", <i>International Conference on Solid-State and Integrated Circuit Technology (ICSICT)</i>, Xian, Shanxi, Oct.29 - Nov. 1, 2012 </li><p>
                                                </ul>
                                            </li>
                                        </ul>
                                </section>

						</div>
					</div>

				<!-- Sidebar -->
					<div id="sidebar">
						<div class="inner">

							<!-- Search
								<section id="search" class="alt">
									<form method="post" action="#">
										<input type="text" name="query" id="query" placeholder="Search" />
									</form>
								</section>
                            -->

							<!-- Menu -->
								<nav id="menu">
									<header class="major">
										<h2>Menu</h2>
									</header>
									<ul>
                                        <li><a href="index.html">About Me</a></li>
										<li><a href="#news">What's New</a></li>
                                        <li>
                                            <span class="opener">Research Interest</span>
                                            <ul>
                                                <li><a href="security.html">Hardware-Oriented Security</a></li>
                                                <li><a href="reliability.html">Hardware Reliability</a></li>
                                                <li><a href="physical.html">Backend Design Automation</a></li>
                                            </ul>
                                        </li>
										<li><a href="#internship">Working Experience</a></li>
										<li><a href="#education">Education</a></li>
										<li><a href="#honors">Honors</a></li>
										<li><a href="#publication">Publications</a></li>
                                        <li><a href="doc/resume.pdf">Resume</a></li>
									</ul>
								</nav>

							<!-- Section -->
								<section>
									<header class="major">
										<h2>Contact</h2>
									</header>
									<ul class="contact">
										<li class="fa-envelope-o"><a href="#">meng_li@utexas.edu</a></li>
                                        <li class="fa-home"><a href="https://maps.utexas.edu/buildings/utm/eer">EER, UT Austin</a><br />
										Austin, TX 78712</li>
									</ul>
								</section>

							<!-- Footer -->
								<footer id="footer">
                                    <!-- hitwebcounter Code START -->
                                    You&#39;re the <a href="http://www.hitwebcounter.com" target="_blank">
                                    <img src="http://hitwebcounter.com/counter/counter.php?page=6819917&style=0006&nbdigits=5&type=page&initCount=0" title="webs counters" Alt="webs counters"   border="0" >
                                    </a>                                        
                                                                            <!-- hitwebcounter.com --><a href="http://www.hitwebcounter.com" title="Total Count" 
                                                                            target="_blank" style="font-family: sans-serif, Arial, Helvetica; 
                                                                            font-size: 9px; color: #6D6C72; text-decoration: none ;">
                                                                            </a><sup>th</sup> visitor. 
									<p class="copyright">&copy; Meng Li. All rights reserved. Design: <a href="https://html5up.net">HTML5 UP</a>.</p>
								</footer>

						</div>
					</div>

			</div>

		<!-- Scripts -->
			<script src="assets/js/jquery.min.js"></script>
			<script src="assets/js/skel.min.js"></script>
			<script src="assets/js/util.js"></script>
			<!--[if lte IE 8]><script src="assets/js/ie/respond.min.js"></script><![endif]-->
			<script src="assets/js/main.js"></script>

	</body>
</html>
