$date
	Sun Sep 18 00:19:07 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_mealy $end
$var wire 1 ! out_non_overlapping $end
$var reg 1 " clk $end
$var reg 1 # in $end
$var reg 1 $ rst $end
$scope module u_non_overlapping_mealy $end
$var wire 1 " clk $end
$var wire 1 # in $end
$var wire 1 $ rst $end
$var parameter 3 % s0 $end
$var parameter 3 & s1 $end
$var parameter 3 ' s2 $end
$var parameter 3 ( s3 $end
$var parameter 3 ) s4 $end
$var reg 1 ! out $end
$var reg 2 * state [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b100 )
b11 (
b10 '
b1 &
b0 %
$end
#0
$dumpvars
b0 *
0$
0#
0"
0!
$end
#1000
1"
