#! /usr/local/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-659-g791c056b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55c3c5582c50 .scope module, "xALU_tb" "xALU_tb" 2 3;
 .timescale -9 -12;
P_0x55c3c555eb90 .param/l "clk_period" 0 2 6, +C4<00000000000000000000000000001010>;
v0x55c3c55c0510_0 .var "clk", 0 0;
v0x55c3c55c05d0_0 .var "nr_coded", 11 0;
v0x55c3c55c06a0_0 .net "result_uncoded", 3 0, v0x55c3c55c0210_0;  1 drivers
v0x55c3c55c07a0_0 .var "rst", 0 0;
v0x55c3c55c0870_0 .var/i "start_time", 31 0;
S_0x55c3c558a170 .scope module, "uut" "xALU" 2 21, 3 3 0, S_0x55c3c5582c50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 12 "nr_coded";
    .port_info 3 /OUTPUT 4 "result_uncoded";
v0x55c3c55bfde0_0 .net "clk", 0 0, v0x55c3c55c0510_0;  1 drivers
v0x55c3c55bfec0_0 .var "first_nr_reg", 3 0;
v0x55c3c55bff80_0 .net "nr_coded", 11 0, v0x55c3c55c05d0_0;  1 drivers
v0x55c3c55c0020_0 .var "oper_nr_reg", 3 0;
v0x55c3c55c0100_0 .net "result_finish_adder", 3 0, L_0x55c3c55c1e50;  1 drivers
v0x55c3c55c0210_0 .var "result_uncoded", 3 0;
v0x55c3c55c02d0_0 .net "rst", 0 0, v0x55c3c55c07a0_0;  1 drivers
v0x55c3c55c0390_0 .var "second_nr_reg", 3 0;
E_0x55c3c5593dd0 .event edge, v0x55c3c55c0020_0, v0x55c3c55bfcc0_0;
E_0x55c3c5593c70 .event posedge, v0x55c3c55bfde0_0, v0x55c3c55c02d0_0;
S_0x55c3c5589d60 .scope module, "adder4bits" "full_adder_4bits" 3 27, 4 3 0, S_0x55c3c558a170;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /OUTPUT 1 "co";
    .port_info 3 /OUTPUT 4 "sum";
v0x55c3c55bf6a0_0 .net "a", 3 0, v0x55c3c55bfec0_0;  1 drivers
v0x55c3c55bf7a0_0 .net "aux1", 0 0, L_0x55c3c55c0ca0;  1 drivers
v0x55c3c55bf8b0_0 .net "aux2", 0 0, L_0x55c3c55c11d0;  1 drivers
v0x55c3c55bf9a0_0 .net "aux3", 0 0, L_0x55c3c55c16e0;  1 drivers
v0x55c3c55bfa90_0 .net "b", 3 0, v0x55c3c55c0390_0;  1 drivers
L_0x7f0357a9b018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55c3c55bfb80_0 .net "ci", 0 0, L_0x7f0357a9b018;  1 drivers
v0x55c3c55bfc20_0 .net "co", 0 0, L_0x55c3c55c1b60;  1 drivers
v0x55c3c55bfcc0_0 .net "sum", 3 0, L_0x55c3c55c1e50;  alias, 1 drivers
L_0x55c3c55c0d60 .part v0x55c3c55bfec0_0, 0, 1;
L_0x55c3c55c0e50 .part v0x55c3c55c0390_0, 0, 1;
L_0x55c3c55c12e0 .part v0x55c3c55bfec0_0, 1, 1;
L_0x55c3c55c1380 .part v0x55c3c55c0390_0, 1, 1;
L_0x55c3c55c17f0 .part v0x55c3c55bfec0_0, 2, 1;
L_0x55c3c55c1890 .part v0x55c3c55c0390_0, 2, 1;
L_0x55c3c55c1cc0 .part v0x55c3c55bfec0_0, 3, 1;
L_0x55c3c55c1d60 .part v0x55c3c55c0390_0, 3, 1;
L_0x55c3c55c1e50 .concat8 [ 1 1 1 1], L_0x55c3c55c0c00, L_0x55c3c55c1130, L_0x55c3c55c1640, L_0x55c3c55c1ac0;
S_0x55c3c5590590 .scope module, "adder0" "full_adder" 4 16, 5 3 0, S_0x55c3c5589d60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x55c3c558a630 .functor XOR 1, L_0x55c3c55c0d60, L_0x55c3c55c0e50, C4<0>, C4<0>;
L_0x55c3c55c0a00 .functor AND 1, L_0x55c3c558a630, L_0x7f0357a9b018, C4<1>, C4<1>;
L_0x55c3c55c0af0 .functor AND 1, L_0x55c3c55c0d60, L_0x55c3c55c0e50, C4<1>, C4<1>;
L_0x55c3c55c0c00 .functor XOR 1, L_0x55c3c558a630, L_0x7f0357a9b018, C4<0>, C4<0>;
L_0x55c3c55c0ca0 .functor OR 1, L_0x55c3c55c0a00, L_0x55c3c55c0af0, C4<0>, C4<0>;
v0x55c3c558a560_0 .net "a", 0 0, L_0x55c3c55c0d60;  1 drivers
v0x55c3c55bd430_0 .net "b", 0 0, L_0x55c3c55c0e50;  1 drivers
v0x55c3c55bd4f0_0 .net "ci", 0 0, L_0x7f0357a9b018;  alias, 1 drivers
v0x55c3c55bd590_0 .net "co", 0 0, L_0x55c3c55c0ca0;  alias, 1 drivers
v0x55c3c55bd650_0 .net "out_and1", 0 0, L_0x55c3c55c0a00;  1 drivers
v0x55c3c55bd760_0 .net "out_and2", 0 0, L_0x55c3c55c0af0;  1 drivers
v0x55c3c55bd820_0 .net "out_xor", 0 0, L_0x55c3c558a630;  1 drivers
v0x55c3c55bd8e0_0 .net "sum", 0 0, L_0x55c3c55c0c00;  1 drivers
S_0x55c3c55bda40 .scope module, "adder1" "full_adder" 4 24, 5 3 0, S_0x55c3c5589d60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x55c3c55c0f40 .functor XOR 1, L_0x55c3c55c12e0, L_0x55c3c55c1380, C4<0>, C4<0>;
L_0x55c3c55c0fb0 .functor AND 1, L_0x55c3c55c0f40, L_0x55c3c55c0ca0, C4<1>, C4<1>;
L_0x55c3c55c1070 .functor AND 1, L_0x55c3c55c12e0, L_0x55c3c55c1380, C4<1>, C4<1>;
L_0x55c3c55c1130 .functor XOR 1, L_0x55c3c55c0f40, L_0x55c3c55c0ca0, C4<0>, C4<0>;
L_0x55c3c55c11d0 .functor OR 1, L_0x55c3c55c0fb0, L_0x55c3c55c1070, C4<0>, C4<0>;
v0x55c3c55bdcc0_0 .net "a", 0 0, L_0x55c3c55c12e0;  1 drivers
v0x55c3c55bdd80_0 .net "b", 0 0, L_0x55c3c55c1380;  1 drivers
v0x55c3c55bde40_0 .net "ci", 0 0, L_0x55c3c55c0ca0;  alias, 1 drivers
v0x55c3c55bdf40_0 .net "co", 0 0, L_0x55c3c55c11d0;  alias, 1 drivers
v0x55c3c55bdfe0_0 .net "out_and1", 0 0, L_0x55c3c55c0fb0;  1 drivers
v0x55c3c55be0d0_0 .net "out_and2", 0 0, L_0x55c3c55c1070;  1 drivers
v0x55c3c55be190_0 .net "out_xor", 0 0, L_0x55c3c55c0f40;  1 drivers
v0x55c3c55be250_0 .net "sum", 0 0, L_0x55c3c55c1130;  1 drivers
S_0x55c3c55be3b0 .scope module, "adder2" "full_adder" 4 31, 5 3 0, S_0x55c3c5589d60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x55c3c55c1450 .functor XOR 1, L_0x55c3c55c17f0, L_0x55c3c55c1890, C4<0>, C4<0>;
L_0x55c3c55c14c0 .functor AND 1, L_0x55c3c55c1450, L_0x55c3c55c11d0, C4<1>, C4<1>;
L_0x55c3c55c1580 .functor AND 1, L_0x55c3c55c17f0, L_0x55c3c55c1890, C4<1>, C4<1>;
L_0x55c3c55c1640 .functor XOR 1, L_0x55c3c55c1450, L_0x55c3c55c11d0, C4<0>, C4<0>;
L_0x55c3c55c16e0 .functor OR 1, L_0x55c3c55c14c0, L_0x55c3c55c1580, C4<0>, C4<0>;
v0x55c3c55be640_0 .net "a", 0 0, L_0x55c3c55c17f0;  1 drivers
v0x55c3c55be700_0 .net "b", 0 0, L_0x55c3c55c1890;  1 drivers
v0x55c3c55be7c0_0 .net "ci", 0 0, L_0x55c3c55c11d0;  alias, 1 drivers
v0x55c3c55be8c0_0 .net "co", 0 0, L_0x55c3c55c16e0;  alias, 1 drivers
v0x55c3c55be960_0 .net "out_and1", 0 0, L_0x55c3c55c14c0;  1 drivers
v0x55c3c55bea50_0 .net "out_and2", 0 0, L_0x55c3c55c1580;  1 drivers
v0x55c3c55beb10_0 .net "out_xor", 0 0, L_0x55c3c55c1450;  1 drivers
v0x55c3c55bebd0_0 .net "sum", 0 0, L_0x55c3c55c1640;  1 drivers
S_0x55c3c55bed30 .scope module, "adder3" "full_adder" 4 38, 5 3 0, S_0x55c3c5589d60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x55c3c55c1970 .functor XOR 1, L_0x55c3c55c1cc0, L_0x55c3c55c1d60, C4<0>, C4<0>;
L_0x55c3c55c19e0 .functor AND 1, L_0x55c3c55c1970, L_0x55c3c55c16e0, C4<1>, C4<1>;
L_0x55c3c55c1a50 .functor AND 1, L_0x55c3c55c1cc0, L_0x55c3c55c1d60, C4<1>, C4<1>;
L_0x55c3c55c1ac0 .functor XOR 1, L_0x55c3c55c1970, L_0x55c3c55c16e0, C4<0>, C4<0>;
L_0x55c3c55c1b60 .functor OR 1, L_0x55c3c55c19e0, L_0x55c3c55c1a50, C4<0>, C4<0>;
v0x55c3c55bef90_0 .net "a", 0 0, L_0x55c3c55c1cc0;  1 drivers
v0x55c3c55bf070_0 .net "b", 0 0, L_0x55c3c55c1d60;  1 drivers
v0x55c3c55bf130_0 .net "ci", 0 0, L_0x55c3c55c16e0;  alias, 1 drivers
v0x55c3c55bf230_0 .net "co", 0 0, L_0x55c3c55c1b60;  alias, 1 drivers
v0x55c3c55bf2d0_0 .net "out_and1", 0 0, L_0x55c3c55c19e0;  1 drivers
v0x55c3c55bf3c0_0 .net "out_and2", 0 0, L_0x55c3c55c1a50;  1 drivers
v0x55c3c55bf480_0 .net "out_xor", 0 0, L_0x55c3c55c1970;  1 drivers
v0x55c3c55bf540_0 .net "sum", 0 0, L_0x55c3c55c1ac0;  1 drivers
    .scope S_0x55c3c558a170;
T_0 ;
    %wait E_0x55c3c5593c70;
    %load/vec4 v0x55c3c55c02d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55c3c55bfec0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55c3c55c0390_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55c3c55c0020_0, 0;
T_0.0 ;
    %load/vec4 v0x55c3c55c02d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x55c3c55bff80_0;
    %parti/s 4, 0, 2;
    %assign/vec4 v0x55c3c55bfec0_0, 0;
    %load/vec4 v0x55c3c55bff80_0;
    %parti/s 4, 4, 4;
    %assign/vec4 v0x55c3c55c0390_0, 0;
    %load/vec4 v0x55c3c55bff80_0;
    %parti/s 4, 8, 5;
    %assign/vec4 v0x55c3c55c0020_0, 0;
T_0.2 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x55c3c558a170;
T_1 ;
    %wait E_0x55c3c5593dd0;
    %load/vec4 v0x55c3c55c0020_0;
    %cmpi/e 0, 0, 4;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55c3c55c0210_0, 0;
T_1.0 ;
    %load/vec4 v0x55c3c55c0020_0;
    %cmpi/e 1, 0, 4;
    %jmp/0xz  T_1.2, 4;
    %load/vec4 v0x55c3c55c0100_0;
    %assign/vec4 v0x55c3c55c0210_0, 0;
T_1.2 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x55c3c5582c50;
T_2 ;
    %vpi_call 2 31 "$dumpfile", "top.vcd" {0 0 0};
    %vpi_call 2 32 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c3c55c0510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c3c55c07a0_0, 0, 1;
    %pushi/vec4 273, 0, 12;
    %store/vec4 v0x55c3c55c05d0_0, 0, 12;
    %delay 11000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c3c55c07a0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c3c55c07a0_0, 0, 1;
    %vpi_func 2 49 "$time" 64 {0 0 0};
    %pad/u 32;
    %store/vec4 v0x55c3c55c0870_0, 0, 32;
    %delay 200000, 0;
    %vpi_call 2 51 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x55c3c5582c50;
T_3 ;
    %delay 5000, 0;
    %load/vec4 v0x55c3c55c0510_0;
    %inv;
    %store/vec4 v0x55c3c55c0510_0, 0, 1;
    %jmp T_3;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "xALU_tb.v";
    "xALU.v";
    "full_adder_4bits.v";
    "full_adder.v";
