{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1713449581259 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713449581260 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 18 11:13:01 2024 " "Processing started: Thu Apr 18 11:13:01 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1713449581260 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713449581260 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off contador_bcd -c contador_bcd " "Command: quartus_map --read_settings_files=on --write_settings_files=off contador_bcd -c contador_bcd" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713449581260 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1713449581425 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1713449581425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_bcd.vhd 5 1 " "Found 5 design units, including 1 entities, in source file contador_bcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador_bcd-ifsc_v1 " "Found design unit 1: contador_bcd-ifsc_v1" {  } { { "contador_bcd.vhd" "" { Text "/home/roberto.se/ELD2_PROJ/ATIVIDADES/atividade relampago 3/contador_bcd.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713449589005 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 contador_bcd-ifsc_v2 " "Found design unit 2: contador_bcd-ifsc_v2" {  } { { "contador_bcd.vhd" "" { Text "/home/roberto.se/ELD2_PROJ/ATIVIDADES/atividade relampago 3/contador_bcd.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713449589005 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 contador_bcd-ifsc_v3 " "Found design unit 3: contador_bcd-ifsc_v3" {  } { { "contador_bcd.vhd" "" { Text "/home/roberto.se/ELD2_PROJ/ATIVIDADES/atividade relampago 3/contador_bcd.vhd" 83 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713449589005 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 cfg_ifsc " "Found design unit 4: cfg_ifsc" {  } { { "contador_bcd.vhd" "" { Text "/home/roberto.se/ELD2_PROJ/ATIVIDADES/atividade relampago 3/contador_bcd.vhd" 111 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713449589005 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador_bcd " "Found entity 1: contador_bcd" {  } { { "contador_bcd.vhd" "" { Text "/home/roberto.se/ELD2_PROJ/ATIVIDADES/atividade relampago 3/contador_bcd.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713449589005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713449589005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/roberto.se/ELD2_PROJ/ATIVIDADES/bcd_v1/contador_bcd_v1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/roberto.se/ELD2_PROJ/ATIVIDADES/bcd_v1/contador_bcd_v1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador_bcd_v1-ifsc_v1 " "Found design unit 1: contador_bcd_v1-ifsc_v1" {  } { { "../bcd_v1/contador_bcd_v1.vhd" "" { Text "/home/roberto.se/ELD2_PROJ/ATIVIDADES/bcd_v1/contador_bcd_v1.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713449589006 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador_bcd_v1 " "Found entity 1: contador_bcd_v1" {  } { { "../bcd_v1/contador_bcd_v1.vhd" "" { Text "/home/roberto.se/ELD2_PROJ/ATIVIDADES/bcd_v1/contador_bcd_v1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713449589006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713449589006 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "contador_bcd " "Elaborating entity \"contador_bcd\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1713449589053 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dezena_bcd contador_bcd.vhd(84) " "Verilog HDL or VHDL warning at contador_bcd.vhd(84): object \"dezena_bcd\" assigned a value but never read" {  } { { "contador_bcd.vhd" "" { Text "/home/roberto.se/ELD2_PROJ/ATIVIDADES/atividade relampago 3/contador_bcd.vhd" 84 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1713449589054 "|contador_bcd"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "dezena_bdc contador_bcd.vhd(10) " "Using initial value X (don't care) for net \"dezena_bdc\" at contador_bcd.vhd(10)" {  } { { "contador_bcd.vhd" "" { Text "/home/roberto.se/ELD2_PROJ/ATIVIDADES/atividade relampago 3/contador_bcd.vhd" 10 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713449589054 "|contador_bcd"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "max_du_reached contador_bcd.vhd(11) " "Using initial value X (don't care) for net \"max_du_reached\" at contador_bcd.vhd(11)" {  } { { "contador_bcd.vhd" "" { Text "/home/roberto.se/ELD2_PROJ/ATIVIDADES/atividade relampago 3/contador_bcd.vhd" 11 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713449589054 "|contador_bcd"}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "contador_bcd.vhd" "" { Text "/home/roberto.se/ELD2_PROJ/ATIVIDADES/atividade relampago 3/contador_bcd.vhd" 90 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1713449589409 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1713449589409 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "dezena_bdc\[0\] GND " "Pin \"dezena_bdc\[0\]\" is stuck at GND" {  } { { "contador_bcd.vhd" "" { Text "/home/roberto.se/ELD2_PROJ/ATIVIDADES/atividade relampago 3/contador_bcd.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713449589422 "|contador_bcd|dezena_bdc[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dezena_bdc\[1\] GND " "Pin \"dezena_bdc\[1\]\" is stuck at GND" {  } { { "contador_bcd.vhd" "" { Text "/home/roberto.se/ELD2_PROJ/ATIVIDADES/atividade relampago 3/contador_bcd.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713449589422 "|contador_bcd|dezena_bdc[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dezena_bdc\[2\] GND " "Pin \"dezena_bdc\[2\]\" is stuck at GND" {  } { { "contador_bcd.vhd" "" { Text "/home/roberto.se/ELD2_PROJ/ATIVIDADES/atividade relampago 3/contador_bcd.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713449589422 "|contador_bcd|dezena_bdc[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dezena_bdc\[3\] GND " "Pin \"dezena_bdc\[3\]\" is stuck at GND" {  } { { "contador_bcd.vhd" "" { Text "/home/roberto.se/ELD2_PROJ/ATIVIDADES/atividade relampago 3/contador_bcd.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713449589422 "|contador_bcd|dezena_bdc[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "max_du_reached GND " "Pin \"max_du_reached\" is stuck at GND" {  } { { "contador_bcd.vhd" "" { Text "/home/roberto.se/ELD2_PROJ/ATIVIDADES/atividade relampago 3/contador_bcd.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713449589422 "|contador_bcd|max_du_reached"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1713449589422 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1713449589468 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1713449589756 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713449589756 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "24 " "Implemented 24 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1713449589794 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1713449589794 ""} { "Info" "ICUT_CUT_TM_LCELLS" "12 " "Implemented 12 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1713449589794 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1713449589794 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "456 " "Peak virtual memory: 456 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1713449589883 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 18 11:13:09 2024 " "Processing ended: Thu Apr 18 11:13:09 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1713449589883 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1713449589883 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1713449589883 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1713449589883 ""}
