Release 14.7 - par P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Wed Feb 17 17:05:02 2021

All signals are completely routed.

WARNING:ParHelpers:361 - There are 8 loadless signals in this design. This design will cause Bitgen to issue DRC
   warnings.

   conv_done1_IBUF
   dbg_dout_valid_IBUF
   rst_n_sync_IBUF
   top_BiasAddrSel_IBUF
   top_BiasBitIN_IBUF
   top_BiasClock_IBUF
   top_BiasDiagSel_IBUF
   top_BiasLatch_IBUF


