

================================================================
== Vivado HLS Report for 'quantl'
================================================================
* Date:           Sat May 27 13:51:02 2017

* Version:        2016.4 (Build 1733598 on Wed Dec 14 22:59:20 MST 2016)
* Project:        hls_adpcm
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a100tcsg324-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      6.68|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    9|  219|    9|  219|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+--------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  |  Trip  |          |
        | Loop Name| min | max |  Latency |  achieved |   target  |  Count | Pipelined|
        +----------+-----+-----+----------+-----------+-----------+--------+----------+
        |- Loop 1  |    7|  216|         7|          -|          -| 1 ~ 30 |    no    |
        +----------+-----+-----+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     88|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      2|       0|      0|
|Memory           |        0|      -|      27|     14|
|Multiplexer      |        -|      -|       -|     15|
|Register         |        -|      -|     153|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      2|     180|    117|
+-----------------+---------+-------+--------+-------+
|Available        |      270|    240|  126800|  63400|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+---+----+
    |         Instance         |        Module        | BRAM_18K| DSP48E| FF| LUT|
    +--------------------------+----------------------+---------+-------+---+----+
    |adpcm_main_mul_32hbi_U36  |adpcm_main_mul_32hbi  |        0|      2|  0|   0|
    +--------------------------+----------------------+---------+-------+---+----+
    |Total                     |                      |        0|      2|  0|   0|
    +--------------------------+----------------------+---------+-------+---+----+

    * DSP48: 
    N/A

    * Memory: 
    +-----------------+----------------------+---------+----+----+------+-----+------+-------------+
    |      Memory     |        Module        | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +-----------------+----------------------+---------+----+----+------+-----+------+-------------+
    |decis_levl_U     |quantl_decis_levl     |        0|  15|   8|    30|   15|     1|          450|
    |quant26bt_pos_U  |quantl_quant26bt_fYi  |        0|   6|   3|    31|    6|     1|          186|
    |quant26bt_neg_U  |quantl_quant26bt_g8j  |        0|   6|   3|    31|    6|     1|          186|
    +-----------------+----------------------+---------+----+----+------+-----+------+-------------+
    |Total            |                      |        0|  27|  14|    92|   27|     3|          822|
    +-----------------+----------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+-------+---+----+------------+------------+
    |    Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+-------+---+----+------------+------------+
    |mil_1_fu_132_p2     |     +    |      0|  0|   5|           5|           1|
    |m_fu_108_p2         |     -    |      0|  0|  32|           1|          32|
    |tmp_27_fu_161_p2    |   icmp   |      0|  0|  11|          32|          32|
    |tmp_s_fu_126_p2     |   icmp   |      0|  0|   2|           5|           3|
    |n_assign_fu_114_p3  |  select  |      0|  0|  32|           1|          32|
    |ril_2_fu_171_p3     |  select  |      0|  0|   6|           1|           6|
    +--------------------+----------+-------+---+----+------------+------------+
    |Total               |          |      0|  0|  88|          45|         106|
    +--------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------+----+-----------+-----+-----------+
    |    Name    | LUT| Input Size| Bits| Total Bits|
    +------------+----+-----------+-----+-----------+
    |ap_NS_fsm   |   4|         10|    1|         10|
    |ap_return   |   6|          2|    6|         12|
    |mil_reg_88  |   5|          2|    5|         10|
    +------------+----+-----------+-----+-----------+
    |Total       |  15|         14|   12|         32|
    +------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   9|   0|    9|          0|
    |ap_return_preg           |   6|   0|    6|          0|
    |decis_levl_load_reg_207  |  15|   0|   15|          0|
    |mil_1_reg_197            |   5|   0|    5|          0|
    |mil_reg_88               |   5|   0|    5|          0|
    |n_assign_reg_183         |  32|   0|   32|          0|
    |tmp_6_reg_217            |  32|   0|   32|          0|
    |tmp_cast_reg_188         |  47|   0|   47|          0|
    |tmp_reg_178              |   1|   0|    1|          0|
    |tmp_s_reg_193            |   1|   0|    1|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 153|   0|  153|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs |    quantl    | return value |
|ap_rst     |  in |    1| ap_ctrl_hs |    quantl    | return value |
|ap_start   |  in |    1| ap_ctrl_hs |    quantl    | return value |
|ap_done    | out |    1| ap_ctrl_hs |    quantl    | return value |
|ap_idle    | out |    1| ap_ctrl_hs |    quantl    | return value |
|ap_ready   | out |    1| ap_ctrl_hs |    quantl    | return value |
|ap_return  | out |    6| ap_ctrl_hs |    quantl    | return value |
|el         |  in |   32|   ap_none  |      el      |    scalar    |
|detl       |  in |   32|   ap_none  |     detl     |    scalar    |
+-----------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 9
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (tmp_s)
	8  / (!tmp_s)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	2  / (tmp_s & tmp_27)
	9  / (!tmp_s) | (!tmp_27)
9 --> 
* FSM state operations: 

 <State 1>: 3.76ns
ST_1: detl_read (6)  [1/1] 0.00ns
:0  %detl_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %detl)

ST_1: el_read (7)  [1/1] 0.00ns
:1  %el_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %el)

ST_1: tmp (8)  [1/1] 0.00ns  loc: adpcm_lib.c:8->adpcm.c:480
:2  %tmp = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %el_read, i32 31)

ST_1: m (9)  [1/1] 2.39ns  loc: adpcm_lib.c:11->adpcm.c:480
:3  %m = sub nsw i32 0, %el_read

ST_1: n_assign (10)  [1/1] 1.37ns  loc: adpcm_lib.c:8->adpcm.c:480
:4  %n_assign = select i1 %tmp, i32 %m, i32 %el_read

ST_1: tmp_cast (11)  [1/1] 0.00ns  loc: adpcm.c:482
:5  %tmp_cast = sext i32 %detl_read to i47

ST_1: StgValue_16 (12)  [1/1] 1.57ns  loc: adpcm.c:482
:6  br label %1


 <State 2>: 2.39ns
ST_2: mil (14)  [1/1] 0.00ns
:0  %mil = phi i5 [ 0, %0 ], [ %mil_1, %2 ]

ST_2: tmp_s (15)  [1/1] 2.37ns  loc: adpcm.c:482
:1  %tmp_s = icmp ult i5 %mil, -2

ST_2: empty (16)  [1/1] 0.00ns
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 30, i64 15) nounwind

ST_2: mil_1 (17)  [1/1] 1.67ns  loc: adpcm.c:482
:3  %mil_1 = add i5 %mil, 1

ST_2: StgValue_21 (18)  [1/1] 0.00ns  loc: adpcm.c:482
:4  br i1 %tmp_s, label %2, label %.loopexit_ifconv

ST_2: tmp_25 (20)  [1/1] 0.00ns  loc: adpcm.c:483
:0  %tmp_25 = zext i5 %mil to i64

ST_2: decis_levl_addr (21)  [1/1] 0.00ns  loc: adpcm.c:483
:1  %decis_levl_addr = getelementptr [30 x i15]* @decis_levl, i64 0, i64 %tmp_25

ST_2: decis_levl_load (22)  [2/2] 2.39ns  loc: adpcm.c:483
:2  %decis_levl_load = load i15* %decis_levl_addr, align 2


 <State 3>: 2.39ns
ST_3: decis_levl_load (22)  [1/2] 2.39ns  loc: adpcm.c:483
:2  %decis_levl_load = load i15* %decis_levl_addr, align 2


 <State 4>: 6.68ns
ST_4: tmp_37_cast (23)  [1/1] 0.00ns  loc: adpcm.c:483
:3  %tmp_37_cast = zext i15 %decis_levl_load to i47

ST_4: tmp_26 (24)  [4/4] 6.68ns  loc: adpcm.c:483
:4  %tmp_26 = mul i47 %tmp_cast, %tmp_37_cast


 <State 5>: 6.68ns
ST_5: tmp_26 (24)  [3/4] 6.68ns  loc: adpcm.c:483
:4  %tmp_26 = mul i47 %tmp_cast, %tmp_37_cast


 <State 6>: 6.68ns
ST_6: tmp_26 (24)  [2/4] 6.68ns  loc: adpcm.c:483
:4  %tmp_26 = mul i47 %tmp_cast, %tmp_37_cast


 <State 7>: 6.68ns
ST_7: tmp_26 (24)  [1/4] 6.68ns  loc: adpcm.c:483
:4  %tmp_26 = mul i47 %tmp_cast, %tmp_37_cast

ST_7: tmp_6 (25)  [1/1] 0.00ns  loc: adpcm.c:483
:5  %tmp_6 = call i32 @_ssdm_op_PartSelect.i32.i47.i32.i32(i47 %tmp_26, i32 15, i32 46)


 <State 8>: 2.93ns
ST_8: tmp_27 (26)  [1/1] 2.93ns  loc: adpcm.c:484
:6  %tmp_27 = icmp sgt i32 %n_assign, %tmp_6

ST_8: StgValue_33 (27)  [1/1] 0.00ns  loc: adpcm.c:484
:7  br i1 %tmp_27, label %1, label %.loopexit_ifconv

ST_8: tmp_28 (29)  [1/1] 0.00ns  loc: adpcm.c:489
.loopexit_ifconv:0  %tmp_28 = zext i5 %mil to i64

ST_8: quant26bt_pos_addr (30)  [1/1] 0.00ns  loc: adpcm.c:489
.loopexit_ifconv:1  %quant26bt_pos_addr = getelementptr [31 x i6]* @quant26bt_pos, i64 0, i64 %tmp_28

ST_8: ril (31)  [2/2] 2.39ns  loc: adpcm.c:489
.loopexit_ifconv:2  %ril = load i6* %quant26bt_pos_addr, align 1

ST_8: quant26bt_neg_addr (32)  [1/1] 0.00ns  loc: adpcm.c:491
.loopexit_ifconv:3  %quant26bt_neg_addr = getelementptr [31 x i6]* @quant26bt_neg, i64 0, i64 %tmp_28

ST_8: ril_1 (33)  [2/2] 2.39ns  loc: adpcm.c:491
.loopexit_ifconv:4  %ril_1 = load i6* %quant26bt_neg_addr, align 1


 <State 9>: 3.76ns
ST_9: ril (31)  [1/2] 2.39ns  loc: adpcm.c:489
.loopexit_ifconv:2  %ril = load i6* %quant26bt_pos_addr, align 1

ST_9: ril_1 (33)  [1/2] 2.39ns  loc: adpcm.c:491
.loopexit_ifconv:4  %ril_1 = load i6* %quant26bt_neg_addr, align 1

ST_9: ril_2 (34)  [1/1] 1.37ns  loc: adpcm_lib.c:8->adpcm.c:480
.loopexit_ifconv:5  %ril_2 = select i1 %tmp, i6 %ril_1, i6 %ril

ST_9: StgValue_42 (35)  [1/1] 0.00ns  loc: adpcm.c:492
.loopexit_ifconv:6  ret i6 %ril_2



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ el]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ detl]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ decis_levl]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ quant26bt_pos]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ quant26bt_neg]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
detl_read          (read             ) [ 0000000000]
el_read            (read             ) [ 0000000000]
tmp                (bitselect        ) [ 0011111111]
m                  (sub              ) [ 0000000000]
n_assign           (select           ) [ 0011111110]
tmp_cast           (sext             ) [ 0011111110]
StgValue_16        (br               ) [ 0111111110]
mil                (phi              ) [ 0011111110]
tmp_s              (icmp             ) [ 0011111110]
empty              (speclooptripcount) [ 0000000000]
mil_1              (add              ) [ 0111111110]
StgValue_21        (br               ) [ 0000000000]
tmp_25             (zext             ) [ 0000000000]
decis_levl_addr    (getelementptr    ) [ 0001000000]
decis_levl_load    (load             ) [ 0000100000]
tmp_37_cast        (zext             ) [ 0000011100]
tmp_26             (mul              ) [ 0000000000]
tmp_6              (partselect       ) [ 0010000010]
tmp_27             (icmp             ) [ 0011111110]
StgValue_33        (br               ) [ 0111111110]
tmp_28             (zext             ) [ 0000000000]
quant26bt_pos_addr (getelementptr    ) [ 0000000001]
quant26bt_neg_addr (getelementptr    ) [ 0000000001]
ril                (load             ) [ 0000000000]
ril_1              (load             ) [ 0000000000]
ril_2              (select           ) [ 0000000000]
StgValue_42        (ret              ) [ 0000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="el">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="el"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="detl">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="detl"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="decis_levl">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="decis_levl"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="quant26bt_pos">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="quant26bt_pos"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="quant26bt_neg">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="quant26bt_neg"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i47.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1004" name="detl_read_read_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="32" slack="0"/>
<pin id="42" dir="0" index="1" bw="32" slack="0"/>
<pin id="43" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="detl_read/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="el_read_read_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="32" slack="0"/>
<pin id="48" dir="0" index="1" bw="32" slack="0"/>
<pin id="49" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="el_read/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="decis_levl_addr_gep_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="15" slack="0"/>
<pin id="54" dir="0" index="1" bw="1" slack="0"/>
<pin id="55" dir="0" index="2" bw="5" slack="0"/>
<pin id="56" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="decis_levl_addr/2 "/>
</bind>
</comp>

<comp id="59" class="1004" name="grp_access_fu_59">
<pin_list>
<pin id="60" dir="0" index="0" bw="5" slack="0"/>
<pin id="61" dir="0" index="1" bw="15" slack="2147483647"/>
<pin id="62" dir="1" index="2" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="decis_levl_load/2 "/>
</bind>
</comp>

<comp id="64" class="1004" name="quant26bt_pos_addr_gep_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="6" slack="0"/>
<pin id="66" dir="0" index="1" bw="1" slack="0"/>
<pin id="67" dir="0" index="2" bw="5" slack="0"/>
<pin id="68" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="quant26bt_pos_addr/8 "/>
</bind>
</comp>

<comp id="71" class="1004" name="grp_access_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="5" slack="0"/>
<pin id="73" dir="0" index="1" bw="6" slack="2147483647"/>
<pin id="74" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ril/8 "/>
</bind>
</comp>

<comp id="76" class="1004" name="quant26bt_neg_addr_gep_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="6" slack="0"/>
<pin id="78" dir="0" index="1" bw="1" slack="0"/>
<pin id="79" dir="0" index="2" bw="5" slack="0"/>
<pin id="80" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="quant26bt_neg_addr/8 "/>
</bind>
</comp>

<comp id="83" class="1004" name="grp_access_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="5" slack="0"/>
<pin id="85" dir="0" index="1" bw="6" slack="2147483647"/>
<pin id="86" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ril_1/8 "/>
</bind>
</comp>

<comp id="88" class="1005" name="mil_reg_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="5" slack="1"/>
<pin id="90" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="mil (phireg) "/>
</bind>
</comp>

<comp id="92" class="1004" name="mil_phi_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="1"/>
<pin id="94" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="95" dir="0" index="2" bw="5" slack="0"/>
<pin id="96" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="97" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="mil/2 "/>
</bind>
</comp>

<comp id="100" class="1004" name="tmp_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="0" index="1" bw="32" slack="0"/>
<pin id="103" dir="0" index="2" bw="6" slack="0"/>
<pin id="104" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="m_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="0" index="1" bw="32" slack="0"/>
<pin id="111" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="m/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="n_assign_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="0"/>
<pin id="117" dir="0" index="2" bw="32" slack="0"/>
<pin id="118" dir="1" index="3" bw="32" slack="7"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="n_assign/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="tmp_cast_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="0"/>
<pin id="124" dir="1" index="1" bw="47" slack="3"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_cast/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="tmp_s_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="5" slack="0"/>
<pin id="128" dir="0" index="1" bw="5" slack="0"/>
<pin id="129" dir="1" index="2" bw="1" slack="6"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="132" class="1004" name="mil_1_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="5" slack="0"/>
<pin id="134" dir="0" index="1" bw="1" slack="0"/>
<pin id="135" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="mil_1/2 "/>
</bind>
</comp>

<comp id="138" class="1004" name="tmp_25_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="5" slack="0"/>
<pin id="140" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_25/2 "/>
</bind>
</comp>

<comp id="143" class="1004" name="tmp_37_cast_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="15" slack="1"/>
<pin id="145" dir="1" index="1" bw="47" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_37_cast/4 "/>
</bind>
</comp>

<comp id="146" class="1004" name="grp_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="3"/>
<pin id="148" dir="0" index="1" bw="15" slack="0"/>
<pin id="149" dir="1" index="2" bw="47" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_26/4 "/>
</bind>
</comp>

<comp id="151" class="1004" name="tmp_6_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="32" slack="0"/>
<pin id="153" dir="0" index="1" bw="47" slack="0"/>
<pin id="154" dir="0" index="2" bw="5" slack="0"/>
<pin id="155" dir="0" index="3" bw="7" slack="0"/>
<pin id="156" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/7 "/>
</bind>
</comp>

<comp id="161" class="1004" name="tmp_27_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="32" slack="7"/>
<pin id="163" dir="0" index="1" bw="32" slack="1"/>
<pin id="164" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_27/8 "/>
</bind>
</comp>

<comp id="165" class="1004" name="tmp_28_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="5" slack="6"/>
<pin id="167" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_28/8 "/>
</bind>
</comp>

<comp id="171" class="1004" name="ril_2_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="1" slack="8"/>
<pin id="173" dir="0" index="1" bw="6" slack="0"/>
<pin id="174" dir="0" index="2" bw="6" slack="0"/>
<pin id="175" dir="1" index="3" bw="6" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ril_2/9 "/>
</bind>
</comp>

<comp id="178" class="1005" name="tmp_reg_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="7"/>
<pin id="180" dir="1" index="1" bw="1" slack="8"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="183" class="1005" name="n_assign_reg_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="32" slack="7"/>
<pin id="185" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="n_assign "/>
</bind>
</comp>

<comp id="188" class="1005" name="tmp_cast_reg_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="47" slack="3"/>
<pin id="190" dir="1" index="1" bw="47" slack="3"/>
</pin_list>
<bind>
<opset="tmp_cast "/>
</bind>
</comp>

<comp id="193" class="1005" name="tmp_s_reg_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="1" slack="6"/>
<pin id="195" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="197" class="1005" name="mil_1_reg_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="5" slack="0"/>
<pin id="199" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="mil_1 "/>
</bind>
</comp>

<comp id="202" class="1005" name="decis_levl_addr_reg_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="5" slack="1"/>
<pin id="204" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="decis_levl_addr "/>
</bind>
</comp>

<comp id="207" class="1005" name="decis_levl_load_reg_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="15" slack="1"/>
<pin id="209" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="decis_levl_load "/>
</bind>
</comp>

<comp id="212" class="1005" name="tmp_37_cast_reg_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="47" slack="1"/>
<pin id="214" dir="1" index="1" bw="47" slack="1"/>
</pin_list>
<bind>
<opset="tmp_37_cast "/>
</bind>
</comp>

<comp id="217" class="1005" name="tmp_6_reg_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="32" slack="1"/>
<pin id="219" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="225" class="1005" name="quant26bt_pos_addr_reg_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="5" slack="1"/>
<pin id="227" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="quant26bt_pos_addr "/>
</bind>
</comp>

<comp id="230" class="1005" name="quant26bt_neg_addr_reg_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="5" slack="1"/>
<pin id="232" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="quant26bt_neg_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="44"><net_src comp="10" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="45"><net_src comp="2" pin="0"/><net_sink comp="40" pin=1"/></net>

<net id="50"><net_src comp="10" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="51"><net_src comp="0" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="57"><net_src comp="4" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="58"><net_src comp="32" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="63"><net_src comp="52" pin="3"/><net_sink comp="59" pin=0"/></net>

<net id="69"><net_src comp="6" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="70"><net_src comp="32" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="75"><net_src comp="64" pin="3"/><net_sink comp="71" pin=0"/></net>

<net id="81"><net_src comp="8" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="82"><net_src comp="32" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="87"><net_src comp="76" pin="3"/><net_sink comp="83" pin=0"/></net>

<net id="91"><net_src comp="18" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="98"><net_src comp="88" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="92" pin="4"/><net_sink comp="88" pin=0"/></net>

<net id="105"><net_src comp="12" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="46" pin="2"/><net_sink comp="100" pin=1"/></net>

<net id="107"><net_src comp="14" pin="0"/><net_sink comp="100" pin=2"/></net>

<net id="112"><net_src comp="16" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="46" pin="2"/><net_sink comp="108" pin=1"/></net>

<net id="119"><net_src comp="100" pin="3"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="108" pin="2"/><net_sink comp="114" pin=1"/></net>

<net id="121"><net_src comp="46" pin="2"/><net_sink comp="114" pin=2"/></net>

<net id="125"><net_src comp="40" pin="2"/><net_sink comp="122" pin=0"/></net>

<net id="130"><net_src comp="92" pin="4"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="20" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="92" pin="4"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="30" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="141"><net_src comp="92" pin="4"/><net_sink comp="138" pin=0"/></net>

<net id="142"><net_src comp="138" pin="1"/><net_sink comp="52" pin=2"/></net>

<net id="150"><net_src comp="143" pin="1"/><net_sink comp="146" pin=1"/></net>

<net id="157"><net_src comp="34" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="158"><net_src comp="146" pin="2"/><net_sink comp="151" pin=1"/></net>

<net id="159"><net_src comp="36" pin="0"/><net_sink comp="151" pin=2"/></net>

<net id="160"><net_src comp="38" pin="0"/><net_sink comp="151" pin=3"/></net>

<net id="168"><net_src comp="88" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="169"><net_src comp="165" pin="1"/><net_sink comp="64" pin=2"/></net>

<net id="170"><net_src comp="165" pin="1"/><net_sink comp="76" pin=2"/></net>

<net id="176"><net_src comp="83" pin="2"/><net_sink comp="171" pin=1"/></net>

<net id="177"><net_src comp="71" pin="2"/><net_sink comp="171" pin=2"/></net>

<net id="181"><net_src comp="100" pin="3"/><net_sink comp="178" pin=0"/></net>

<net id="182"><net_src comp="178" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="186"><net_src comp="114" pin="3"/><net_sink comp="183" pin=0"/></net>

<net id="187"><net_src comp="183" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="191"><net_src comp="122" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="192"><net_src comp="188" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="196"><net_src comp="126" pin="2"/><net_sink comp="193" pin=0"/></net>

<net id="200"><net_src comp="132" pin="2"/><net_sink comp="197" pin=0"/></net>

<net id="201"><net_src comp="197" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="205"><net_src comp="52" pin="3"/><net_sink comp="202" pin=0"/></net>

<net id="206"><net_src comp="202" pin="1"/><net_sink comp="59" pin=0"/></net>

<net id="210"><net_src comp="59" pin="2"/><net_sink comp="207" pin=0"/></net>

<net id="211"><net_src comp="207" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="215"><net_src comp="143" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="216"><net_src comp="212" pin="1"/><net_sink comp="146" pin=1"/></net>

<net id="220"><net_src comp="151" pin="4"/><net_sink comp="217" pin=0"/></net>

<net id="221"><net_src comp="217" pin="1"/><net_sink comp="161" pin=1"/></net>

<net id="228"><net_src comp="64" pin="3"/><net_sink comp="225" pin=0"/></net>

<net id="229"><net_src comp="225" pin="1"/><net_sink comp="71" pin=0"/></net>

<net id="233"><net_src comp="76" pin="3"/><net_sink comp="230" pin=0"/></net>

<net id="234"><net_src comp="230" pin="1"/><net_sink comp="83" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: decis_levl | {}
	Port: quant26bt_pos | {}
	Port: quant26bt_neg | {}
 - Input state : 
	Port: quantl : el | {1 }
	Port: quantl : detl | {1 }
	Port: quantl : decis_levl | {2 3 }
	Port: quantl : quant26bt_pos | {8 9 }
	Port: quantl : quant26bt_neg | {8 9 }
  - Chain level:
	State 1
		n_assign : 1
	State 2
		tmp_s : 1
		mil_1 : 1
		StgValue_21 : 2
		tmp_25 : 1
		decis_levl_addr : 2
		decis_levl_load : 3
	State 3
	State 4
		tmp_26 : 1
	State 5
	State 6
	State 7
		tmp_6 : 1
	State 8
		StgValue_33 : 1
		quant26bt_pos_addr : 1
		ril : 2
		quant26bt_neg_addr : 1
		ril_1 : 2
	State 9
		ril_2 : 1
		StgValue_42 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|  select  |    n_assign_fu_114   |    0    |    0    |    32   |
|          |     ril_2_fu_171     |    0    |    0    |    6    |
|----------|----------------------|---------|---------|---------|
|    sub   |       m_fu_108       |    0    |    0    |    32   |
|----------|----------------------|---------|---------|---------|
|   icmp   |     tmp_s_fu_126     |    0    |    0    |    2    |
|          |     tmp_27_fu_161    |    0    |    0    |    11   |
|----------|----------------------|---------|---------|---------|
|    add   |     mil_1_fu_132     |    0    |    0    |    5    |
|----------|----------------------|---------|---------|---------|
|    mul   |      grp_fu_146      |    2    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   read   | detl_read_read_fu_40 |    0    |    0    |    0    |
|          |  el_read_read_fu_46  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
| bitselect|      tmp_fu_100      |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   sext   |    tmp_cast_fu_122   |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |     tmp_25_fu_138    |    0    |    0    |    0    |
|   zext   |  tmp_37_cast_fu_143  |    0    |    0    |    0    |
|          |     tmp_28_fu_165    |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|partselect|     tmp_6_fu_151     |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    2    |    0    |    88   |
|----------|----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|  decis_levl_addr_reg_202 |    5   |
|  decis_levl_load_reg_207 |   15   |
|       mil_1_reg_197      |    5   |
|        mil_reg_88        |    5   |
|     n_assign_reg_183     |   32   |
|quant26bt_neg_addr_reg_230|    5   |
|quant26bt_pos_addr_reg_225|    5   |
|    tmp_37_cast_reg_212   |   47   |
|       tmp_6_reg_217      |   32   |
|     tmp_cast_reg_188     |   47   |
|        tmp_reg_178       |    1   |
|       tmp_s_reg_193      |    1   |
+--------------------------+--------+
|           Total          |   200  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_59 |  p0  |   2  |   5  |   10   ||    5    |
| grp_access_fu_71 |  p0  |   2  |   5  |   10   ||    5    |
| grp_access_fu_83 |  p0  |   2  |   5  |   10   ||    5    |
|    mil_reg_88    |  p0  |   2  |   5  |   10   ||    5    |
|    grp_fu_146    |  p1  |   2  |  15  |   30   ||    15   |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   70   ||  7.855  ||    35   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    -   |    0   |   88   |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    7   |    -   |   35   |
|  Register |    -   |    -   |   200  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    7   |   200  |   123  |
+-----------+--------+--------+--------+--------+
