version: (200506)

available memory: 64M bytes
used memory: 147456 bytes [need 144K bytes if disable swap]

used block: 4 [memory(4) file(0)]
                 [ 8K(2) 64K(2) { total 144K bytes } ]
overhead: (9538) bytes for (4) blocks [Average: (2384) bytes/block]

write  => 0(times) 0K(bytes) [0K bytes to file]
read   => 2(times) 7K(bytes) [2K bytes compressed data from file]
access => 70311(times) 554M(bytes)
          [hit ratio: 99.9972%]

time: write(0) read(0)  unit: second

swap file directory: (/home/user/project/lab_cpu/3j_cpu_design_2023/week10/hardware/31.RV32I_tbman_tests/sim/func_sim_tbman_printf/Verdi-UltraLog)
used swap file number: (3)



swap file manager:
arrSize: (256)
idxCnt: (4)
closeHead: (1)
closeTail: (3)
openCnt: (1)
fid(3): fd(0) fileName(NULL)
	mode(rb)	hot(1) cool(0) pos(0)
fid(2): fd(25) fileName(/home/user/project/lab_cpu/3j_cpu_design_2023/week10/hardware/31.RV32I_tbman_tests/sim/func_sim_tbman_printf/Verdi-UltraLog/_swap_0001#276154287#4868)
	size(0) lastModTime(0) curModTime(1700577072)
	mode(w+b)	hot(3) cool(1) pos(0)
fid(1): fd(0) fileName(NULL)
	mode(rb)	hot(2) cool(3) pos(0)
fid(0): fd(0) fileName(NULL)
	mode(NULL)	hot(0) cool(0) pos(0)
Swap system is reset at (Tue Nov 21 23:42:35 2023
)
version: (200506)

available memory: 64M bytes
used memory: 229376 bytes [need 144K bytes if disable swap]

used block: 7 [memory(7) file(0)]
                 [ 8K(4) 64K(3) { total 224K bytes } ]
overhead: (9538) bytes for (7) blocks [Average: (1362) bytes/block]

write  => 0(times) 0K(bytes) [0K bytes to file]
read   => 3(times) 13K(bytes) [3K bytes compressed data from file]
access => 103984(times) 820M(bytes)
          [hit ratio: 99.9971%]

time: write(0) read(0)  unit: second

swap file directory: (/home/user/project/lab_cpu/3j_cpu_design_2023/week10/hardware/31.RV32I_tbman_tests/sim/func_sim_tbman_printf/Verdi-UltraLog)
used swap file number: (4)



swap file manager:
arrSize: (256)
idxCnt: (6)
closeHead: (4)
closeTail: (5)
openCnt: (2)
fid(5): fd(37) fileName(/home/user/project/lab_cpu/3j_cpu_design_2023/week10/hardware/31.RV32I_tbman_tests/sim/func_sim_tbman_printf/Verdi-UltraLog/_swap_0001#276154287#4868)
	size(0) lastModTime(0) curModTime(1700577758)
	mode(w+b)	hot(0) cool(4) pos(0)
fid(4): fd(1073741824) fileName(/home/user/project/lab_cpu/3j_cpu_design_2023/week10/hardware/31.RV32I_tbman_tests/sim/func_sim_tbman_printf/simv.daidir/kdb.elab++/work.lib++/riscvsingle.sv.tdc)
	size(2895) lastModTime(1700577746) curModTime(1700577746)
	mode(rb)	hot(5) cool(0) pos(0)
fid(3): fd(0) fileName(NULL)
	mode(NULL)	hot(0) cool(0) pos(0)
fid(2): fd(0) fileName(NULL)
	mode(NULL)	hot(0) cool(0) pos(0)
fid(1): fd(0) fileName(NULL)
	mode(NULL)	hot(0) cool(0) pos(0)
fid(0): fd(0) fileName(NULL)
	mode(NULL)	hot(0) cool(0) pos(0)
==================================================
mySelf(1bfe5b90) pre(18ecf530) next(0)
version(200506)
date(May 19 2021 07:37:13)
