I915_GEM_GPU_DOMAINS	,	V_197
virt	,	V_182
PIPE_CONTROL_STALL_AT_SCOREBOARD	,	V_31
i915_gem_object_unpin	,	F_44
dev	,	V_20
gen6_add_request	,	F_62
MI_SEMAPHORE_REGISTER	,	V_103
pipe_control	,	V_25
unlikely	,	F_135
" ring buffer\n"	,	L_17
MI_INVALIDATE_TLB	,	V_198
MI_BATCH_NON_SECURE_HSW	,	V_205
IS_HASWELL	,	F_149
MI_READ_FLUSH	,	V_17
EIO	,	V_58
mmio_offset	,	V_87
BCS	,	V_121
XY_SRC_COPY_BLT_CMD	,	V_140
init_status_page	,	F_99
size	,	V_8
HEAD_ADDR	,	V_5
busaddr	,	V_148
IS_845G	,	F_112
MI_FLUSH_DW_USE_GTT	,	V_203
irq_mask	,	V_116
RCS	,	V_119
err_unmap	,	V_161
I915_WRITE_START	,	F_31
PIPE_CONTROL_TEXTURE_CACHE_INVALIDATE	,	V_39
to_gem_object	,	F_59
IS_GEN2	,	F_148
dispatch_execbuffer	,	V_219
BLT_RING_BASE	,	V_231
"Failed to allocate status page\n"	,	L_7
gen6_ring_dispatch_execbuffer	,	F_145
EBUSY	,	V_181
GEN6_BSD_SLEEP_PSMI_CONTROL	,	V_190
RENDER_HWS_PGA_GEN7	,	V_120
IS_GEN7	,	F_52
wait_for	,	F_32
i915_wait_seqno	,	F_117
GT_PIPE_NOTIFY	,	V_217
IS_GEN6	,	F_54
IS_GEN5	,	F_8
intel_init_bsd_ring_buffer	,	F_151
status_page	,	V_125
"failed to quiesce %s whilst cleaning up: %d\n"	,	L_11
_MASKED_BIT_ENABLE	,	F_51
get_seqno	,	V_211
tail	,	V_6
"Failed to map ringbuffer.\n"	,	L_10
GFX_REPLAY_MODE	,	V_80
drm_i915_gem_object	,	V_51
I915_DISPATCH_PINNED	,	V_134
n	,	V_164
jiffies	,	V_168
waiter	,	V_98
"render ring"	,	L_13
DRM_DEBUG_KMS	,	F_26
BLT_DEPTH_32	,	V_143
gen6_ring_sync	,	F_64
intel_ring_init_seqno	,	F_136
err_unref	,	V_67
MI_INVALIDATE_ISP	,	V_24
RING_NR_PAGES	,	V_56
acthd_reg	,	V_47
sgl	,	V_70
intel_ring_wait_seqno	,	F_116
i915_gem_object_pin	,	F_40
rem	,	V_183
VS_TIMER_DISPATCH	,	V_75
intel_init_ring_buffer	,	F_102
ret	,	V_12
GFX_MODE_GEN7	,	V_79
iowrite32	,	F_128
POSTING_READ	,	F_78
list	,	V_185
gen4_render_ring_flush	,	F_6
spin_unlock_irqrestore	,	F_79
DRM_ERROR	,	F_30
HAS_BROKEN_CS_TLB	,	F_58
GEN6_BSD_RNCID	,	V_192
err_hws	,	V_155
"Failed to allocate batch bo\n"	,	L_14
invalidate_domains	,	V_9
iounmap	,	F_113
private	,	V_27
I915_BOX_WAIT	,	V_177
_MASKED_BIT_DISABLE	,	F_53
mbox1_reg	,	V_89
GEN6_BVSYNC	,	V_227
MI_BATCH_PPGTT_HSW	,	V_204
trace_i915_ring_wait_begin	,	F_122
init_render_ring	,	F_49
I915_NEED_GFX_HWS	,	F_105
I915_WRITE_TAIL	,	F_15
kmalloc	,	F_37
end	,	V_167
GEN6_VRSYNC	,	V_215
MI_STORE_DWORD_INDEX_SHIFT	,	V_94
__intel_ring_begin	,	F_134
intel_read_status_page	,	F_70
seqno	,	V_96
length	,	V_128
"blitter ring"	,	L_19
PIPE_CONTROL_GLOBAL_GTT	,	V_32
dev_private	,	V_46
obj	,	V_52
gen6_ring_put_irq	,	F_93
list_entry	,	F_131
"Failed to allocate ringbuffer\n"	,	L_9
MI_FLUSH	,	V_13
"failed to set %s head to zero "	,	L_3
"bsd ring"	,	L_18
ENOMEM	,	V_64
sg_page	,	F_42
IS_I830	,	F_111
gen6_ring_get_irq	,	F_92
BLT_HWS_PGA_GEN7	,	V_122
GEN6_BLITTER_USER_INTERRUPT	,	V_232
dev_priv	,	V_45
i915_gem_object_create_stolen	,	F_108
intel_ring_get_active_head	,	F_16
HZ	,	V_169
semaphore_register	,	V_104
CACHE_MODE_0	,	V_81
id	,	V_105
likely	,	F_66
init	,	V_160
kmap	,	F_41
status_page_dmah	,	V_147
gtt	,	V_157
I915_CACHE_LLC	,	V_66
ENOSPC	,	V_139
RING_TAIL	,	F_142
I915_GEM_HWS_SCRATCH_ADDR	,	V_202
PIPE_CONTROL_CS_STALL	,	V_30
I915_READ_CTL	,	F_27
MI_BATCH_BUFFER	,	V_135
cmd	,	V_11
i830_dispatch_execbuffer	,	F_95
intel_ring_setup_status_page	,	F_87
pc_render_add_request	,	F_67
RING_ACTHD	,	F_18
PIPE_CONTROL_INSTRUCTION_CACHE_INVALIDATE	,	V_38
MI_MODE	,	V_74
ring_set_seqno	,	F_72
MI_SEMAPHORE_SYNC_RB	,	V_214
PIPE_CONTROL_FLUSH	,	F_68
GEN6_BSD_USER_INTERRUPT	,	V_223
drm_gem_object_unreference	,	F_45
err	,	V_65
MI_SEMAPHORE_SYNC_RV	,	V_213
gen7_render_ring_flush	,	F_13
INSTPM_FORCE_ORDERING	,	V_85
signal_mbox	,	V_91
gen5_ring_put_irq	,	F_80
gfx_addr	,	V_126
ring_write_tail	,	F_14
RING_VALID	,	V_57
gen6_gt_force_wake_get	,	F_22
signaller	,	V_99
XY_SRC_COPY_BLT_WRITE_ALPHA	,	V_141
I915_READ_START	,	F_29
blt_ring_flush	,	F_146
itlb_before_ctx_switch	,	V_83
err_unpin	,	V_71
"%s hws offset: 0x%08x\n"	,	L_8
pages	,	V_69
u32	,	T_1
gtt_offset	,	V_29
GT_USER_INTERRUPT	,	V_210
intel_ring_flag	,	F_139
mm	,	V_179
"timed out waiting for the BSD ring to wake up\n"	,	L_12
irq_get	,	V_208
gen6_bsd_ring_write_tail	,	F_140
gt_irq_mask	,	V_113
intel_ring_invalidate_all_caches	,	F_155
intel_init_render_ring_buffer	,	F_147
spin_lock_irqsave	,	F_77
cleanup	,	V_163
I915_GEM_DOMAIN_COMMAND	,	V_23
gen6_gt_force_wake_put	,	F_35
gpu_caches_dirty	,	V_237
list_for_each_entry	,	F_120
I915_RING_FREE_SPACE	,	V_7
gen6_render_ring_flush	,	F_11
last_retired_head	,	V_62
intel_wrap_ring_buffer	,	F_127
BLT_ROP_GXCOPY	,	V_144
i9xx_add_request	,	F_91
head	,	V_4
TAIL_ADDR	,	V_61
intel_write_status_page	,	F_73
IS_G4X	,	F_7
MI_SEMAPHORE_SYNC_VB	,	V_225
MI_BATCH_NON_SECURE	,	V_136
request_list	,	V_152
irq_put	,	V_209
GEN6_RVSYNC	,	V_226
PIPE_CONTROL_GLOBAL_GTT_IVB	,	V_43
mmio_base	,	V_49
i915_dispatch_execbuffer	,	F_97
MI_SEMAPHORE_SYNC_VR	,	V_224
master	,	V_171
i915_gem_has_seqno_wrapped	,	F_63
u64	,	T_5
pc	,	V_26
MI_SEMAPHORE_SYNC_INVALID	,	V_106
bytes	,	V_186
intel_ring_alloc_seqno	,	F_132
I915_GEM_HWS_INDEX	,	V_93
effective_size	,	V_162
dw1	,	V_100
MI_FLUSH_DW_OP_STOREDW	,	V_201
ring	,	V_2
irq_refcount	,	V_112
DIV_ROUND_UP	,	F_96
cs_offset	,	V_137
prev	,	V_184
GEN6_BRSYNC	,	V_216
I915_WRITE	,	F_50
"Failed to ping batch bo\n"	,	L_15
CM0_STC_EVICT_DISABLE_LRA_SNB	,	V_82
msleep	,	F_124
i9xx_ring_put_irq	,	F_82
POSTING_READ16	,	F_85
gen7_render_ring_cs_stall_wa	,	F_12
len	,	V_133
intel_ring_begin	,	F_3
outstanding_lazy_request	,	V_88
drm_core_check_feature	,	F_33
pc_render_get_seqno	,	F_74
MI_SEMAPHORE_MBOX	,	V_101
i8xx_ring_get_irq	,	F_83
I915_WRITE_HEAD	,	F_24
MI_NO_WRITE_FLUSH	,	V_15
"ctl %08x head %08x tail %08x start %08x\n"	,	L_2
intel_ring_idle	,	F_115
intel_ring_emit	,	F_4
trace_i915_gem_ring_flush	,	F_154
stop_rings	,	V_189
I915_GEM_DOMAIN_INSTRUCTION	,	V_21
GFP_KERNEL	,	V_63
HAS_L3_GPU_CACHE	,	F_55
perf_boxes	,	V_176
MI_BATCH_BUFFER_START	,	V_129
init_phys_hws_pga	,	F_100
i915_gem_get_seqno	,	F_133
MI_FLUSH_DW_STORE_INDEX	,	V_200
intel_emit_post_sync_nonzero_flush	,	F_9
I830_BATCH_LIMIT	,	V_138
PIPE_CONTROL_TLB_INVALIDATE	,	V_37
INTEL_INFO	,	F_17
GEN6_BSD_SLEEP_MSG_DISABLE	,	V_191
GEN6_BSD_SLEEP_INDICATOR	,	V_193
"Failed to allocate seqno page\n"	,	L_5
render_ring_cleanup	,	F_57
i915_add_request	,	F_129
drm_i915_private	,	V_73
uint32_t	,	T_3
i9xx_ring_get_irq	,	F_81
HWS_PGA	,	V_149
sync_seqno	,	V_153
RENDER_RING_BASE	,	V_206
BSD_RING_BASE	,	V_228
PIPE_CONTROL_STATE_CACHE_INVALIDATE	,	V_42
hsw_ring_dispatch_execbuffer	,	F_144
irq_lock	,	V_111
ring_get_seqno	,	F_71
__iomem	,	T_4
intel_init_blt_ring_buffer	,	F_152
I915_READ_TAIL	,	F_28
INIT_LIST_HEAD	,	F_103
PIPE_CONTROL_DEPTH_CACHE_FLUSH	,	V_36
MI_STORE_DWORD_INDEX	,	V_92
intel_ring_flush_all_caches	,	F_153
intel_ring_wait_request	,	F_119
GEN6_RBSYNC	,	V_235
MI_LOAD_REGISTER_IMM	,	F_61
PIPE_CONTROL_QW_WRITE	,	V_33
write_tail	,	V_53
master_priv	,	V_173
GEN6_BSD_RING_BASE	,	V_222
HAS_FORCE_WAKE	,	F_21
PIPE_CONTROL_CONST_CACHE_INVALIDATE	,	V_41
name	,	V_54
sync_to	,	V_212
I915_WRITE_IMR	,	F_56
i8xx_ring_put_irq	,	F_86
BUG_ON	,	F_106
PIPE_CONTROL_VF_CACHE_INVALIDATE	,	V_40
BSD_HWS_PGA_GEN7	,	V_124
lazy_coherency	,	V_109
flush	,	V_195
driver_priv	,	V_174
gen6_ring_get_seqno	,	F_69
gen5_ring_get_irq	,	F_76
cleanup_status_page	,	F_98
RING_SYNC_1	,	F_138
PIPE_CONTROL_NOTIFY	,	V_108
GFX_OP_PIPE_CONTROL	,	F_10
RING_SYNC_0	,	F_137
drm_pci_alloc	,	F_101
start	,	V_220
I915_DISPATCH_SECURE	,	V_131
XY_SRC_COPY_BLT_WRITE_RGB	,	V_142
virtual_start	,	V_156
sarea_priv	,	V_175
mmio	,	V_118
I915_GEM_DOMAIN_SAMPLER	,	V_16
ring_space	,	F_1
irq_queue	,	V_154
MI_INVALIDATE_BSD	,	V_199
init_pipe_control	,	F_36
base	,	V_72
add_request	,	V_207
update_mboxes	,	F_60
RING_HWS_PGA_GEN6	,	F_88
intel_cleanup_ring_buffer	,	F_114
I915_WRITE64	,	F_141
page_addr	,	V_145
list_empty	,	F_130
pc_render_set_seqno	,	F_75
drm_device	,	V_19
MI_NOOP	,	V_18
num_dwords	,	V_187
init_waitqueue_head	,	F_104
HAS_LLC	,	F_107
"%s initialization failed "	,	L_4
PIPE_CONTROL_WRITE_FLUSH	,	V_107
DRM_DEBUG_DRIVER	,	F_43
cpu_page	,	V_68
MI_BATCH_NON_SECURE_I965	,	V_132
i965_dispatch_execbuffer	,	F_94
ASYNC_FLIP_PERF_DISABLE	,	V_76
GEN6_VBSYNC	,	V_236
init_ring_common	,	F_20
i915_gem_object_set_cache_level	,	F_39
PAGE_SIZE	,	V_55
GFX_MODE	,	V_77
I915_BSD_USER_INTERRUPT	,	V_230
DRIVER_MODESET	,	V_60
GT_BSD_USER_INTERRUPT	,	V_229
irq_enabled	,	V_110
primary	,	V_170
ENODEV	,	V_221
kfree	,	F_46
VCS	,	V_123
flags	,	V_34
I915_READ	,	F_19
MI_SEMAPHORE_COMPARE	,	V_102
out	,	V_59
"can not ioremap virtual address for"	,	L_16
gen	,	V_48
mbox2_reg	,	V_90
intel_render_ring_init_dri	,	F_150
time_after	,	F_126
ACTHD	,	V_50
MI_USER_INTERRUPT	,	V_95
"%s head not reset to zero "	,	L_1
active_list	,	V_151
cleanup_pipe_control	,	F_47
interruptible	,	V_180
I915_WRITE_CTL	,	F_23
EINVAL	,	V_159
last_seqno	,	V_97
MI_SEMAPHORE_SYNC_BV	,	V_234
flush_domains	,	V_10
MI_SEMAPHORE_SYNC_BR	,	V_233
RING_HWS_PGA	,	F_89
GFX_TLB_INVALIDATE_ALWAYS	,	V_78
irq_enable_mask	,	V_114
space	,	V_3
i915_kernel_lost_context	,	F_34
GEN6_RENDER_L3_PARITY_ERROR	,	V_86
gpu_error	,	V_178
drm_i915_private_t	,	T_2
gen2_render_ring_flush	,	F_2
MI_EXE_FLUSH	,	V_22
trace_i915_ring_wait_end	,	F_123
"%s pipe control offset: 0x%08x\n"	,	L_6
i915_gem_alloc_object	,	F_38
kunmap	,	F_48
offset	,	V_127
I915_WRITE16	,	F_84
GTIMR	,	V_115
IMR	,	V_117
gen6_ring_flush	,	F_143
INSTPM	,	V_84
request	,	V_166
i915_gem_retire_requests_ring	,	F_118
scratch_addr	,	V_28
set_seqno	,	V_188
MI_BATCH_GTT	,	V_130
vaddr	,	V_150
mappable_base	,	V_158
PIPE_CONTROL_RENDER_TARGET_CACHE_FLUSH	,	V_35
i915_gem_check_wedge	,	F_125
bsd_ring_flush	,	F_90
ioremap_wc	,	F_110
MI_FLUSH_DW	,	V_196
I915_GEM_DOMAIN_RENDER	,	V_14
addr	,	V_146
value	,	V_44
I915_READ_HEAD	,	F_25
i915_gem_object_set_to_gtt_domain	,	F_109
WARN_ON	,	F_65
ring_wait_for_space	,	F_121
invalidate	,	V_194
I915_USER_INTERRUPT	,	V_218
drm_i915_master_private	,	V_172
intel_ring_advance	,	F_5
drm_i915_gem_request	,	V_165
intel_ring_buffer	,	V_1
