$date
	Sun Oct 23 04:34:15 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#393605
b10000 !
1"
#393606
b10000 &
b10000 %
1$
#393607
0"
#393610
b1000 &
b1000 %
#393614
b100 &
b100 %
#393618
b10 &
b10 %
#393622
b1 &
1#
b1 %
#393626
b0 &
b0 %
0#
0$
#1312841
b101 !
1"
#1312842
b101 &
b101 %
1$
#1312843
0"
#1312846
b10000 &
b10000 %
#1312850
b1000 &
b1000 %
#1312854
b100 &
b100 %
#1312858
b10 &
b10 %
#1312862
b1 &
1#
b1 %
#1312866
b0 &
b0 %
0#
0$
#2365204
b1110 !
1"
#2365206
b1110 &
b1110 %
1$
#2365207
0"
#2365210
b111 &
b111 %
#2365214
b10110 &
b10110 %
#2365218
b1011 &
b1011 %
#2365222
b100010 &
b100010 %
#2365226
b10001 &
b10001 %
#2365230
b110100 &
b110100 %
#2365234
b11010 &
b11010 %
#2365238
b1101 &
b1101 %
#2365242
b101000 &
b101000 %
#2365246
b10100 &
b10100 %
#2365250
b1010 &
b1010 %
#2365254
b101 &
b101 %
#2365258
b10000 &
b10000 %
#2365262
b1000 &
b1000 %
#2365266
b100 &
b100 %
#2365270
b10 &
b10 %
#2365274
b1 &
b1 %
1#
#2365278
b0 &
0#
b0 %
0$
#4500012
