# Design-of-Single-Cycle-CPU-in-Verilog
Design of Single Cycle CPU in Verilog
