{"file":{"path":"F:\\DOCUMENT\\DVD\\DVD-033\\_IEEE_Standard_forVHDL_Register_Transfer_Level_(RTL)_Synthesis_(2000)(en)(80s).pdf","name":"_IEEE_Standard_forVHDL_Register_Transfer_Level_(RTL)_Synthesis_(2000)(en)(80s).pdf","ext":".pdf","length":250152,"dir":"F:\\DOCUMENT\\DVD\\DVD-033","creation":"2019-12-18T04:29:15","lastaccess":"2020-03-05T00:24:03","lastwrite":"2019-12-18T04:29:15"},"hash":{"md5":"00CB2AC0DF31738DBCC82FE625B0F9F8","sha1":"2E7B061EB30510AE2AFFF73A67953CBD0D5B6F1C"},"tika":{"content-type":"application/pdf","creation-date":"2000-04-20T11:42:42","last-modified":"2000-04-20T11:42:43","last-save-date":"2000-04-20T11:42:43","x-parsed-by":["org.apache.tika.parser.DefaultParser","org.apache.tika.parser.pdf.PDFParser"],"access_permission.assemble_document":"true","access_permission.can_modify":"true","access_permission.can_print":"true","access_permission.can_print_degraded":"true","access_permission.extract_content":"true","access_permission.extract_for_accessibility":"true","access_permission.fill_in_form":"true","access_permission.modify_annotations":"true","created":"2000-04-20T11:42:42","date":"2000-04-20T11:42:43","dc.format":"application/pdf; version=1.3","dcterms.created":"2000-04-20T11:42:42","dcterms.modified":"2000-04-20T11:42:43","meta.creation-date":"2000-04-20T11:42:42","meta.save-date":"2000-04-20T11:42:43","modified":"2000-04-20T11:42:43","pdf.pdfversion":"2020-01-03T00:00:00","pdf.charsperpage":["1021","3565","2607","2262","5031","0","1575","3219","2279","2485","3357","3243","1852","2250","2067","1966","2617","2011","2428","1393","1020","1357","1393","1269","1155","1119","1721","1557","977","1656","1618","1727","878","1095","853","1044","1466","1103","1140","1151","1112","892","988","962","906","1135","1080","768","1123","852","882","956","1818","819","977","1112","1381","1218","1273","1113","897","737","952","1172","1339","1513","1321","1635","1484","1450","1462","1499","1529","1335","1353","1404","1477","1427","1029","0"],"pdf.docinfo.created":"2000-04-20T11:42:42","pdf.docinfo.creator_tool":"IEEE Copyright","pdf.docinfo.modified":"2000-04-20T11:42:43","pdf.docinfo.producer":"Acrobat Distiller 4.0 for Macintosh","pdf.encrypted":"false","pdf.hasmarkedcontent":"false","pdf.hasxfa":"false","pdf.hasxmp":"false","pdf.unmappedunicodecharsperpage":["0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0"],"producer":"Acrobat Distiller 4.0 for Macintosh","xmp.creatortool":"IEEE Copyright"},"pdf":{"info":{"moddate":"D:20000420114243","producer":"Acrobat Distiller 4.0 for Macintosh","creationdate":"D:20000420114242"},"pdfversion":"3","tampered":false,"appendable":false,"cryptomode":-1},"sha256":"34C7C67160282CF4056C56057FC30F12B938A7868A8068AE9FA41965507B6FD8","clean.language":"en","clean.title":"ieee standard for vhdl register transfer level (rtl) synthesis - ieee std 1076.6-1999","clean.pageCount":"80","clean.author":"ieee","clean.creator":"[\"ieee\",\"ieee copyright\"]"}