// Seed: 2606716180
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_3 = id_2;
  assign module_2.id_1 = 0;
endmodule
module module_1 (
    id_1
);
  inout wire id_1;
  assign id_1 = id_1;
  logic [7:0] id_2;
  wor id_3 = -1'b0;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_1,
      id_1
  );
  wire id_4;
  wand id_5, id_6 = -1'b0, id_7, id_8, id_9 = id_3, id_10 = -1 - id_2[-1];
endmodule
module module_2;
  assign id_1 = 1'b0;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1
  );
endmodule
