
****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/pairing_submodules/f33m_inv/run_tcl.tcl
# set outputDir /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/pairing_submodules/f33m_inv
# file mkdir $outputDir
# read_verilog -quiet /misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f33m_inv.v
# synth_design -part xc7z020clg484-3 -top f33m_inv -mode out_of_context
Command: synth_design -part xc7z020clg484-3 -top f33m_inv -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 55839 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1501.527 ; gain = 27.895 ; free physical = 246510 ; free virtual = 314370
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'f33m_inv' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f33m_inv.v:11]
INFO: [Synth 8-6157] synthesizing module 'f3m_mult3' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f33m_inv.v:222]
INFO: [Synth 8-6157] synthesizing module 'f3m_mux3' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f33m_inv.v:274]
INFO: [Synth 8-6155] done synthesizing module 'f3m_mux3' (1#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f33m_inv.v:274]
INFO: [Synth 8-6157] synthesizing module 'f3m_mult' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f33m_inv.v:333]
INFO: [Synth 8-6157] synthesizing module 'func8' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f33m_inv.v:390]
INFO: [Synth 8-6157] synthesizing module 'f3_mult' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f33m_inv.v:302]
INFO: [Synth 8-6155] done synthesizing module 'f3_mult' (2#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f33m_inv.v:302]
INFO: [Synth 8-6157] synthesizing module 'f3_add' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f33m_inv.v:287]
INFO: [Synth 8-6155] done synthesizing module 'f3_add' (3#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f33m_inv.v:287]
INFO: [Synth 8-6155] done synthesizing module 'func8' (4#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f33m_inv.v:390]
INFO: [Synth 8-6157] synthesizing module 'f3m_add' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f33m_inv.v:322]
INFO: [Synth 8-6155] done synthesizing module 'f3m_add' (5#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f33m_inv.v:322]
INFO: [Synth 8-6157] synthesizing module 'func7' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f33m_inv.v:376]
INFO: [Synth 8-6155] done synthesizing module 'func7' (6#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f33m_inv.v:376]
INFO: [Synth 8-6155] done synthesizing module 'f3m_mult' (7#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f33m_inv.v:333]
INFO: [Synth 8-6157] synthesizing module 'func6' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f33m_inv.v:993]
INFO: [Synth 8-6155] done synthesizing module 'func6' (8#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f33m_inv.v:993]
INFO: [Synth 8-6155] done synthesizing module 'f3m_mult3' (9#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f33m_inv.v:222]
INFO: [Synth 8-6157] synthesizing module 'f3m_sub' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f33m_inv.v:212]
INFO: [Synth 8-6157] synthesizing module 'f3_sub' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f33m_inv.v:191]
INFO: [Synth 8-6155] done synthesizing module 'f3_sub' (10#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f33m_inv.v:191]
INFO: [Synth 8-6155] done synthesizing module 'f3m_sub' (11#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f33m_inv.v:212]
INFO: [Synth 8-6157] synthesizing module 'f3m_add3' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f33m_inv.v:313]
INFO: [Synth 8-6155] done synthesizing module 'f3m_add3' (12#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f33m_inv.v:313]
INFO: [Synth 8-6157] synthesizing module 'f3m_neg' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f33m_inv.v:981]
INFO: [Synth 8-6155] done synthesizing module 'f3m_neg' (13#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f33m_inv.v:981]
INFO: [Synth 8-6157] synthesizing module 'f3m_inv' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f33m_inv.v:86]
INFO: [Synth 8-6157] synthesizing module 'func1' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f33m_inv.v:201]
INFO: [Synth 8-6157] synthesizing module 'func4' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f33m_inv.v:164]
INFO: [Synth 8-6155] done synthesizing module 'func4' (14#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f33m_inv.v:164]
INFO: [Synth 8-6155] done synthesizing module 'func1' (15#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f33m_inv.v:201]
INFO: [Synth 8-6157] synthesizing module 'func2' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f33m_inv.v:196]
INFO: [Synth 8-6155] done synthesizing module 'func2' (16#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f33m_inv.v:196]
INFO: [Synth 8-6157] synthesizing module 'func3' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f33m_inv.v:176]
INFO: [Synth 8-6155] done synthesizing module 'func3' (17#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f33m_inv.v:176]
INFO: [Synth 8-6157] synthesizing module 'func5' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f33m_inv.v:155]
INFO: [Synth 8-6155] done synthesizing module 'func5' (18#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f33m_inv.v:155]
INFO: [Synth 8-6155] done synthesizing module 'f3m_inv' (19#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f33m_inv.v:86]
INFO: [Synth 8-6155] done synthesizing module 'f33m_inv' (20#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f33m_inv.v:11]
WARNING: [Synth 8-3331] design func5 has unconnected port A[195]
WARNING: [Synth 8-3331] design func5 has unconnected port A[194]
WARNING: [Synth 8-3331] design func3 has unconnected port B[195]
WARNING: [Synth 8-3331] design func3 has unconnected port B[194]
WARNING: [Synth 8-3331] design func2 has unconnected port A[195]
WARNING: [Synth 8-3331] design func2 has unconnected port A[194]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1559.293 ; gain = 85.660 ; free physical = 246393 ; free virtual = 314255
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1559.293 ; gain = 85.660 ; free physical = 246361 ; free virtual = 314222
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1567.289 ; gain = 93.656 ; free physical = 246361 ; free virtual = 314222
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-3
INFO: [Synth 8-5544] ROM "out" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "S" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "d" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1667.922 ; gain = 194.289 ; free physical = 246136 ; free virtual = 313997
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |f3m_mult3     |           4|     12588|
|2     |f33m_inv__GC0 |           1|     34829|
+------+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	              582 Bit    Registers := 1     
	              196 Bit    Registers := 5     
	              195 Bit    Registers := 1     
	              194 Bit    Registers := 29    
	               34 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                1 Bit    Registers := 36    
+---Muxes : 
	   2 Input    196 Bit        Muxes := 8     
	   2 Input    194 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 11    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module f33m_inv 
Detailed RTL Component Info : 
+---Registers : 
	              582 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module f3m_mult 
Detailed RTL Component Info : 
+---Registers : 
	              194 Bit    Registers := 4     
	               34 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    194 Bit        Muxes := 2     
Module func6__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module f3m_mult3 
Detailed RTL Component Info : 
+---Registers : 
	              194 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module f3m_inv 
Detailed RTL Component Info : 
+---Registers : 
	              196 Bit    Registers := 5     
	              195 Bit    Registers := 1     
	              194 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    196 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
Module func6__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module func6__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module func6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:51 ; elapsed = 00:00:59 . Memory (MB): peak = 2102.148 ; gain = 628.516 ; free physical = 246173 ; free virtual = 314079
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |f3m_mult3     |           1|     11038|
|2     |f33m_inv__GC0 |           1|     34473|
|3     |f3m_mult3__1  |           1|     12008|
|4     |f3m_mult3__2  |           1|     10850|
|5     |f3m_mult3__3  |           1|     12008|
+------+--------------+------------+----------+
No constraint files found.
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:56 ; elapsed = 00:01:30 . Memory (MB): peak = 2130.082 ; gain = 656.449 ; free physical = 244552 ; free virtual = 312339
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |f3m_mult3     |           1|      2775|
|2     |f33m_inv__GC0 |           1|      5474|
|3     |f3m_mult3__1  |           1|      2964|
|4     |f3m_mult3__2  |           1|      2588|
|5     |f3m_mult3__3  |           1|      2776|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'ins3/delay1_reg' (FD) to 'ins1/delay1_reg'
INFO: [Synth 8-3886] merging instance 'ins3/delay2_reg' (FD) to 'ins1/delay2_reg'
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:59 ; elapsed = 00:01:33 . Memory (MB): peak = 2130.082 ; gain = 656.449 ; free physical = 244017 ; free virtual = 311806
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:59 ; elapsed = 00:01:33 . Memory (MB): peak = 2130.082 ; gain = 656.449 ; free physical = 243910 ; free virtual = 311698
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:00 ; elapsed = 00:01:34 . Memory (MB): peak = 2130.082 ; gain = 656.449 ; free physical = 243867 ; free virtual = 311654
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:00 ; elapsed = 00:01:34 . Memory (MB): peak = 2130.082 ; gain = 656.449 ; free physical = 243886 ; free virtual = 311673
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:01 ; elapsed = 00:01:36 . Memory (MB): peak = 2130.082 ; gain = 656.449 ; free physical = 243963 ; free virtual = 311750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:01 ; elapsed = 00:01:36 . Memory (MB): peak = 2130.082 ; gain = 656.449 ; free physical = 243909 ; free virtual = 311696
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     3|
|2     |LUT2 |    82|
|3     |LUT3 |   963|
|4     |LUT4 |  2925|
|5     |LUT5 |   394|
|6     |LUT6 |  4685|
|7     |FDRE |  7562|
|8     |FDSE |    14|
+------+-----+------+

Report Instance Areas: 
+------+------------------+-------------+------+
|      |Instance          |Module       |Cells |
+------+------------------+-------------+------+
|1     |top               |             | 16628|
|2     |  ins1            |f3m_mult3    |  1991|
|3     |    ins11         |f3m_mult_107 |  1396|
|4     |    ins12         |func6_108    |     4|
|5     |  ins11           |f3m_add3     |  3152|
|6     |    ins1          |f3m_add      |  2376|
|7     |    ins2          |f3m_add_10   |   776|
|8     |      \aa[0].aa   |f3_add       |     8|
|9     |      \aa[10].aa  |f3_add_11    |     8|
|10    |      \aa[11].aa  |f3_add_12    |     8|
|11    |      \aa[12].aa  |f3_add_13    |     8|
|12    |      \aa[13].aa  |f3_add_14    |     8|
|13    |      \aa[14].aa  |f3_add_15    |     8|
|14    |      \aa[15].aa  |f3_add_16    |     8|
|15    |      \aa[16].aa  |f3_add_17    |     8|
|16    |      \aa[17].aa  |f3_add_18    |     8|
|17    |      \aa[18].aa  |f3_add_19    |     8|
|18    |      \aa[19].aa  |f3_add_20    |     8|
|19    |      \aa[1].aa   |f3_add_21    |     8|
|20    |      \aa[20].aa  |f3_add_22    |     8|
|21    |      \aa[21].aa  |f3_add_23    |     8|
|22    |      \aa[22].aa  |f3_add_24    |     8|
|23    |      \aa[23].aa  |f3_add_25    |     8|
|24    |      \aa[24].aa  |f3_add_26    |     8|
|25    |      \aa[25].aa  |f3_add_27    |     8|
|26    |      \aa[26].aa  |f3_add_28    |     8|
|27    |      \aa[27].aa  |f3_add_29    |     8|
|28    |      \aa[28].aa  |f3_add_30    |     8|
|29    |      \aa[29].aa  |f3_add_31    |     8|
|30    |      \aa[2].aa   |f3_add_32    |     8|
|31    |      \aa[30].aa  |f3_add_33    |     8|
|32    |      \aa[31].aa  |f3_add_34    |     8|
|33    |      \aa[32].aa  |f3_add_35    |     8|
|34    |      \aa[33].aa  |f3_add_36    |     8|
|35    |      \aa[34].aa  |f3_add_37    |     8|
|36    |      \aa[35].aa  |f3_add_38    |     8|
|37    |      \aa[36].aa  |f3_add_39    |     8|
|38    |      \aa[37].aa  |f3_add_40    |     8|
|39    |      \aa[38].aa  |f3_add_41    |     8|
|40    |      \aa[39].aa  |f3_add_42    |     8|
|41    |      \aa[3].aa   |f3_add_43    |     8|
|42    |      \aa[40].aa  |f3_add_44    |     8|
|43    |      \aa[41].aa  |f3_add_45    |     8|
|44    |      \aa[42].aa  |f3_add_46    |     8|
|45    |      \aa[43].aa  |f3_add_47    |     8|
|46    |      \aa[44].aa  |f3_add_48    |     8|
|47    |      \aa[45].aa  |f3_add_49    |     8|
|48    |      \aa[46].aa  |f3_add_50    |     8|
|49    |      \aa[47].aa  |f3_add_51    |     8|
|50    |      \aa[48].aa  |f3_add_52    |     8|
|51    |      \aa[49].aa  |f3_add_53    |     8|
|52    |      \aa[4].aa   |f3_add_54    |     8|
|53    |      \aa[50].aa  |f3_add_55    |     8|
|54    |      \aa[51].aa  |f3_add_56    |     8|
|55    |      \aa[52].aa  |f3_add_57    |     8|
|56    |      \aa[53].aa  |f3_add_58    |     8|
|57    |      \aa[54].aa  |f3_add_59    |     8|
|58    |      \aa[55].aa  |f3_add_60    |     8|
|59    |      \aa[56].aa  |f3_add_61    |     8|
|60    |      \aa[57].aa  |f3_add_62    |     8|
|61    |      \aa[58].aa  |f3_add_63    |     8|
|62    |      \aa[59].aa  |f3_add_64    |     8|
|63    |      \aa[5].aa   |f3_add_65    |     8|
|64    |      \aa[60].aa  |f3_add_66    |     8|
|65    |      \aa[61].aa  |f3_add_67    |     8|
|66    |      \aa[62].aa  |f3_add_68    |     8|
|67    |      \aa[63].aa  |f3_add_69    |     8|
|68    |      \aa[64].aa  |f3_add_70    |     8|
|69    |      \aa[65].aa  |f3_add_71    |     8|
|70    |      \aa[66].aa  |f3_add_72    |     8|
|71    |      \aa[67].aa  |f3_add_73    |     8|
|72    |      \aa[68].aa  |f3_add_74    |     8|
|73    |      \aa[69].aa  |f3_add_75    |     8|
|74    |      \aa[6].aa   |f3_add_76    |     8|
|75    |      \aa[70].aa  |f3_add_77    |     8|
|76    |      \aa[71].aa  |f3_add_78    |     8|
|77    |      \aa[72].aa  |f3_add_79    |     8|
|78    |      \aa[73].aa  |f3_add_80    |     8|
|79    |      \aa[74].aa  |f3_add_81    |     8|
|80    |      \aa[75].aa  |f3_add_82    |     8|
|81    |      \aa[76].aa  |f3_add_83    |     8|
|82    |      \aa[77].aa  |f3_add_84    |     8|
|83    |      \aa[78].aa  |f3_add_85    |     8|
|84    |      \aa[79].aa  |f3_add_86    |     8|
|85    |      \aa[7].aa   |f3_add_87    |     8|
|86    |      \aa[80].aa  |f3_add_88    |     8|
|87    |      \aa[81].aa  |f3_add_89    |     8|
|88    |      \aa[82].aa  |f3_add_90    |     8|
|89    |      \aa[83].aa  |f3_add_91    |     8|
|90    |      \aa[84].aa  |f3_add_92    |     8|
|91    |      \aa[85].aa  |f3_add_93    |     8|
|92    |      \aa[86].aa  |f3_add_94    |     8|
|93    |      \aa[87].aa  |f3_add_95    |     8|
|94    |      \aa[88].aa  |f3_add_96    |     8|
|95    |      \aa[89].aa  |f3_add_97    |     8|
|96    |      \aa[8].aa   |f3_add_98    |     8|
|97    |      \aa[90].aa  |f3_add_99    |     8|
|98    |      \aa[91].aa  |f3_add_100   |     8|
|99    |      \aa[92].aa  |f3_add_101   |     8|
|100   |      \aa[93].aa  |f3_add_102   |     8|
|101   |      \aa[94].aa  |f3_add_103   |     8|
|102   |      \aa[95].aa  |f3_add_104   |     8|
|103   |      \aa[96].aa  |f3_add_105   |     8|
|104   |      \aa[9].aa   |f3_add_106   |     8|
|105   |  ins16           |f3m_inv      |  3355|
|106   |  ins17           |func6        |     4|
|107   |  ins18           |func6_0      |     3|
|108   |  ins19           |func6_1      |     7|
|109   |  ins2            |f3m_mult3_2  |  3538|
|110   |    ins11__0      |f3m_mult_8   |  2167|
|111   |    ins12         |func6_9      |     4|
|112   |  ins3            |f3m_mult3_3  |  1999|
|113   |    ins11         |f3m_mult_6   |  1408|
|114   |    ins12         |func6_7      |     4|
|115   |  ins4            |f3m_mult3_4  |  1989|
|116   |    ins11         |f3m_mult     |  1396|
|117   |    ins12         |func6_5      |     3|
+------+------------------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:01 ; elapsed = 00:01:36 . Memory (MB): peak = 2130.082 ; gain = 656.449 ; free physical = 243901 ; free virtual = 311688
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:02 ; elapsed = 00:01:39 . Memory (MB): peak = 2130.082 ; gain = 656.449 ; free physical = 245951 ; free virtual = 313746
Synthesis Optimization Complete : Time (s): cpu = 00:01:02 ; elapsed = 00:01:39 . Memory (MB): peak = 2130.082 ; gain = 656.449 ; free physical = 245955 ; free virtual = 313745
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2180.332 ; gain = 0.000 ; free physical = 245797 ; free virtual = 313578
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
53 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:06 ; elapsed = 00:01:44 . Memory (MB): peak = 2180.332 ; gain = 706.797 ; free physical = 245876 ; free virtual = 313656
# set_units -power mW
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
set_units: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2499.438 ; gain = 319.105 ; free physical = 244890 ; free virtual = 312671
# create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]
# write_checkpoint -force $outputDir/post_synth
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2499.438 ; gain = 0.000 ; free physical = 244890 ; free virtual = 312671
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2523.449 ; gain = 0.000 ; free physical = 244868 ; free virtual = 312656
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/pairing_submodules/f33m_inv/post_synth.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2523.457 ; gain = 24.020 ; free physical = 244849 ; free virtual = 312629
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_power -file $outputDir/post_synth_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/pairing_submodules/f33m_inv/post_synth_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
0 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 2652.719 ; gain = 0.004 ; free physical = 244735 ; free virtual = 312515

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 10f2c20f8

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2652.719 ; gain = 0.000 ; free physical = 244734 ; free virtual = 312513

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 10f2c20f8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.59 . Memory (MB): peak = 2652.719 ; gain = 0.000 ; free physical = 244741 ; free virtual = 312521
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 10f2c20f8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.81 . Memory (MB): peak = 2652.719 ; gain = 0.000 ; free physical = 244733 ; free virtual = 312513
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 10f2c20f8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2652.719 ; gain = 0.000 ; free physical = 244737 ; free virtual = 312517
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 10f2c20f8

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2652.719 ; gain = 0.000 ; free physical = 244745 ; free virtual = 312525
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 10f2c20f8

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2652.719 ; gain = 0.000 ; free physical = 244756 ; free virtual = 312539
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 10f2c20f8

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2652.719 ; gain = 0.000 ; free physical = 244764 ; free virtual = 312548
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2652.719 ; gain = 0.000 ; free physical = 244755 ; free virtual = 312541
Ending Logic Optimization Task | Checksum: 10f2c20f8

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2652.719 ; gain = 0.000 ; free physical = 244750 ; free virtual = 312538

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 10f2c20f8

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2652.719 ; gain = 0.000 ; free physical = 244766 ; free virtual = 312554

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 10f2c20f8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2652.719 ; gain = 0.000 ; free physical = 244766 ; free virtual = 312554

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2652.719 ; gain = 0.000 ; free physical = 244766 ; free virtual = 312553
Ending Netlist Obfuscation Task | Checksum: 10f2c20f8

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2652.719 ; gain = 0.000 ; free physical = 244766 ; free virtual = 312553
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2652.719 ; gain = 0.004 ; free physical = 244765 ; free virtual = 312552
# power_opt_design
Command: power_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Timing 38-35] Done setting XDC timing constraints.
Begin power optimizations | Checksum: 10f2c20f8
WARNING: [Pwropt 34-141] Param pwropt.runOnPwroptedDesign is set. Skipped checking if power_opt_design has been performed earlier.
INFO: [Pwropt 34-50] Optimizing power for module f33m_inv ...
INFO: [Pwropt 34-207] Design is in pre-place state. Running in pre-place mode.
Pre-processing: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2684.703 ; gain = 0.000 ; free physical = 244694 ; free virtual = 312482
INFO: [Pwropt 34-9] Applying IDT optimizations ...
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=7.254 | TNS=0.000 |
PSMgr Creation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.92 . Memory (MB): peak = 2684.703 ; gain = 0.000 ; free physical = 244658 ; free virtual = 312439
Running Vector-less Activity Propagation...
IDT: Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2878.109 ; gain = 193.406 ; free physical = 244513 ; free virtual = 312294
INFO: [Pwropt 34-10] Applying ODC optimizations ...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-215] Skipped ODC enables for 0 nets in BRAM flops in bus-based analysis.
INFO: [Pwropt 34-214] Skipped ODC enables for 0 nets in BRAM address flops in bus-based analysis.
ODC: Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2908.223 ; gain = 30.113 ; free physical = 244555 ; free virtual = 312345
Power optimization passes: Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 2908.223 ; gain = 223.520 ; free physical = 244555 ; free virtual = 312345

INFO: [Pwropt 34-77] Creating clock enable groups ...
INFO: [Pwropt 34-96] Including small groups for filtering based on enable probabilities.
 Done
Grouping enables: Time (s): cpu = 00:00:00.43 ; elapsed = 00:00:00.67 . Memory (MB): peak = 2908.223 ; gain = 0.000 ; free physical = 244619 ; free virtual = 312399


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-26] Patching clock gating enable signals for design f33m_inv ...
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 0 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
INFO: [Pwropt 34-100] Patcher adaptive clustering : original flop clusters 15 accepted clusters 15

Number of Slice Registers augmented: 0 newly gated: 94 Total: 7576
Number of SRLs augmented: 0  newly gated: 0 Total: 0
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 0
Number of Flops added for Enable Generation: 0

Flops dropped: 0/96 RAMS dropped: 0/0 Clusters dropped: 0/15 Enables dropped: 0
Patching clock gating enables finished successfully.
Ending PowerOpt Patch Enables Task | Checksum: b8ffbf8f

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 2908.223 ; gain = 0.000 ; free physical = 244501 ; free virtual = 312281
INFO: [Pwropt 34-30] Power optimization finished successfully.
End power optimizations | Checksum: b8ffbf8f
Power optimization: Time (s): cpu = 00:00:21 ; elapsed = 00:00:09 . Memory (MB): peak = 2908.223 ; gain = 255.504 ; free physical = 244588 ; free virtual = 312368
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: 25129400 bytes

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 95f0ef3a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.66 . Memory (MB): peak = 2908.223 ; gain = 0.000 ; free physical = 244627 ; free virtual = 312407
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 BUFG optimization
Phase 2 BUFG optimization | Checksum: 95f0ef3a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.75 . Memory (MB): peak = 2908.223 ; gain = 0.000 ; free physical = 244628 ; free virtual = 312408
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 3 Remap
Phase 3 Remap | Checksum: 95f0ef3a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2908.223 ; gain = 0.000 ; free physical = 244610 ; free virtual = 312390
INFO: [Opt 31-389] Phase Remap created 0 cells and removed 0 cells

Phase 4 Post Processing Netlist
Phase 4 Post Processing Netlist | Checksum: 95f0ef3a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2908.223 ; gain = 0.000 ; free physical = 244614 ; free virtual = 312394
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


---------------------------------------------------------------------------------------------------------------------
|  Phase                    |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
---------------------------------------------------------------------------------------------------------------------
|  Retarget                 |               0  |               0  |                                              0  |
|  BUFG optimization        |               0  |               0  |                                              0  |
|  Remap                    |               0  |               0  |                                              0  |
|  Post Processing Netlist  |               0  |               0  |                                              0  |
---------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 95f0ef3a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2908.223 ; gain = 0.000 ; free physical = 244610 ; free virtual = 312390

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2908.223 ; gain = 0.000 ; free physical = 244609 ; free virtual = 312389
Ending Netlist Obfuscation Task | Checksum: 95f0ef3a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2908.223 ; gain = 0.000 ; free physical = 244608 ; free virtual = 312388
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
power_opt_design completed successfully
power_opt_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:11 . Memory (MB): peak = 2908.223 ; gain = 255.504 ; free physical = 244607 ; free virtual = 312387
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2908.223 ; gain = 0.000 ; free physical = 246867 ; free virtual = 314650
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 90691832

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2908.223 ; gain = 0.000 ; free physical = 246867 ; free virtual = 314650
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2908.223 ; gain = 0.000 ; free physical = 246864 ; free virtual = 314645

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: e9ce1b00

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2908.223 ; gain = 0.000 ; free physical = 246749 ; free virtual = 314522

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1224f9413

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 2908.223 ; gain = 0.000 ; free physical = 246659 ; free virtual = 314431

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1224f9413

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 2908.223 ; gain = 0.000 ; free physical = 246655 ; free virtual = 314428
Phase 1 Placer Initialization | Checksum: 1224f9413

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 2908.223 ; gain = 0.000 ; free physical = 246668 ; free virtual = 314441

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 12c9b6f3c

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 2908.223 ; gain = 0.000 ; free physical = 246610 ; free virtual = 314382

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2908.223 ; gain = 0.000 ; free physical = 245962 ; free virtual = 313737

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 18759023e

Time (s): cpu = 00:00:29 ; elapsed = 00:00:13 . Memory (MB): peak = 2908.223 ; gain = 0.000 ; free physical = 245944 ; free virtual = 313719
Phase 2 Global Placement | Checksum: 1410f5962

Time (s): cpu = 00:00:30 ; elapsed = 00:00:13 . Memory (MB): peak = 2908.223 ; gain = 0.000 ; free physical = 245909 ; free virtual = 313684

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1410f5962

Time (s): cpu = 00:00:30 ; elapsed = 00:00:14 . Memory (MB): peak = 2908.223 ; gain = 0.000 ; free physical = 245897 ; free virtual = 313672

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1a7d62742

Time (s): cpu = 00:00:34 ; elapsed = 00:00:15 . Memory (MB): peak = 2908.223 ; gain = 0.000 ; free physical = 245844 ; free virtual = 313622

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 15e91eca3

Time (s): cpu = 00:00:34 ; elapsed = 00:00:15 . Memory (MB): peak = 2908.223 ; gain = 0.000 ; free physical = 245844 ; free virtual = 313622

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 16c681b5e

Time (s): cpu = 00:00:34 ; elapsed = 00:00:15 . Memory (MB): peak = 2908.223 ; gain = 0.000 ; free physical = 245842 ; free virtual = 313620

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1c49ee6a3

Time (s): cpu = 00:00:38 ; elapsed = 00:00:19 . Memory (MB): peak = 2908.223 ; gain = 0.000 ; free physical = 245708 ; free virtual = 313497

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 235e7af14

Time (s): cpu = 00:00:39 ; elapsed = 00:00:19 . Memory (MB): peak = 2908.223 ; gain = 0.000 ; free physical = 245674 ; free virtual = 313462

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1c9ec0492

Time (s): cpu = 00:00:39 ; elapsed = 00:00:20 . Memory (MB): peak = 2908.223 ; gain = 0.000 ; free physical = 245675 ; free virtual = 313463
Phase 3 Detail Placement | Checksum: 1c9ec0492

Time (s): cpu = 00:00:39 ; elapsed = 00:00:20 . Memory (MB): peak = 2908.223 ; gain = 0.000 ; free physical = 245671 ; free virtual = 313459

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 23fb4c6f6

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 23fb4c6f6

Time (s): cpu = 00:00:44 ; elapsed = 00:00:21 . Memory (MB): peak = 2908.223 ; gain = 0.000 ; free physical = 245559 ; free virtual = 313336
INFO: [Place 30-746] Post Placement Timing Summary WNS=4.937. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 175d36cd4

Time (s): cpu = 00:00:44 ; elapsed = 00:00:21 . Memory (MB): peak = 2908.223 ; gain = 0.000 ; free physical = 245561 ; free virtual = 313339
Phase 4.1 Post Commit Optimization | Checksum: 175d36cd4

Time (s): cpu = 00:00:44 ; elapsed = 00:00:21 . Memory (MB): peak = 2908.223 ; gain = 0.000 ; free physical = 245551 ; free virtual = 313329

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 175d36cd4

Time (s): cpu = 00:00:44 ; elapsed = 00:00:22 . Memory (MB): peak = 2908.223 ; gain = 0.000 ; free physical = 245539 ; free virtual = 313316

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 175d36cd4

Time (s): cpu = 00:00:44 ; elapsed = 00:00:22 . Memory (MB): peak = 2908.223 ; gain = 0.000 ; free physical = 245541 ; free virtual = 313319

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2908.223 ; gain = 0.000 ; free physical = 245542 ; free virtual = 313319
Phase 4.4 Final Placement Cleanup | Checksum: 10b81f0b7

Time (s): cpu = 00:00:45 ; elapsed = 00:00:22 . Memory (MB): peak = 2908.223 ; gain = 0.000 ; free physical = 245546 ; free virtual = 313323
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 10b81f0b7

Time (s): cpu = 00:00:45 ; elapsed = 00:00:22 . Memory (MB): peak = 2908.223 ; gain = 0.000 ; free physical = 245540 ; free virtual = 313318
Ending Placer Task | Checksum: e5cc03bf

Time (s): cpu = 00:00:45 ; elapsed = 00:00:22 . Memory (MB): peak = 2908.223 ; gain = 0.000 ; free physical = 245550 ; free virtual = 313328
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:48 ; elapsed = 00:00:27 . Memory (MB): peak = 2908.223 ; gain = 0.000 ; free physical = 245547 ; free virtual = 313325
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# write_checkpoint -force $outputDir/post_place
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2908.223 ; gain = 0.000 ; free physical = 245513 ; free virtual = 313291
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2908.223 ; gain = 0.000 ; free physical = 245502 ; free virtual = 313282
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2908.223 ; gain = 0.000 ; free physical = 245374 ; free virtual = 313167
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/pairing_submodules/f33m_inv/post_place.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2908.223 ; gain = 0.000 ; free physical = 244718 ; free virtual = 312497
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: b5578902 ConstDB: 0 ShapeSum: 30747abd RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-197] Clock port "clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "a[209]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[209]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[403]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[403]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[215]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[215]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[409]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[409]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[221]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[221]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[415]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[415]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[227]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[227]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[421]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[421]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[233]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[233]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[427]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[427]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[239]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[239]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[433]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[433]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[245]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[245]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[439]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[439]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[251]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[251]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[445]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[445]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[297]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[297]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[491]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[491]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[279]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[279]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[473]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[473]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[285]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[285]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[479]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[479]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[291]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[291]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[485]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[485]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[365]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[365]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[559]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[559]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[371]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[371]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[565]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[565]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[374]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[374]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[568]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[568]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[377]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[377]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[571]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[571]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[314]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[314]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[508]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[508]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[320]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[320]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[514]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[514]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[375]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[375]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[569]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[569]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[381]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[381]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[575]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[575]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[303]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[303]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[497]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[497]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[309]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[309]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[503]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[503]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[315]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[315]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[509]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[509]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[383]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[383]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[577]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[577]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[386]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[386]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[580]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[580]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[353]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[353]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[547]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[547]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[359]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[359]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[553]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[553]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[369]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[369]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[563]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[563]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[380]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[380]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[574]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[574]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[387]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[387]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[581]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[581]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[352]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[352]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[158]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[158]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[182]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[182]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[376]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[376]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[570]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[570]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[188]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[188]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[382]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[382]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[576]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[576]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[368]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[368]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[174]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[174]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[175]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[175]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[204]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[204]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[398]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[398]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[198]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[198]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[392]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[392]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[344]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[344]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[150]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[150]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[346]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[346]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[152]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[152]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[347]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[347]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[153]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[153]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[205]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[205]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[399]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[399]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[199]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[199]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[393]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[393]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[257]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[257]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[451]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[451]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[263]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[263]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[457]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[457]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[269]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[269]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[463]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[463]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[321]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[321]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[515]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[515]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[327]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[327]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[521]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[521]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[333]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[333]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[527]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[527]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[339]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[339]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[533]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[533]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[345]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[345]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Phase 1 Build RT Design | Checksum: be3a8181

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2908.223 ; gain = 0.000 ; free physical = 246925 ; free virtual = 314692
Post Restoration Checksum: NetGraph: 94fdba91 NumContArr: 293cc6f0 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: be3a8181

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2908.223 ; gain = 0.000 ; free physical = 246915 ; free virtual = 314682

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: be3a8181

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2908.223 ; gain = 0.000 ; free physical = 246857 ; free virtual = 314624

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: be3a8181

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2908.223 ; gain = 0.000 ; free physical = 246856 ; free virtual = 314622
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: e79ca4a5

Time (s): cpu = 00:00:26 ; elapsed = 00:00:20 . Memory (MB): peak = 2908.223 ; gain = 0.000 ; free physical = 246764 ; free virtual = 314531
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.109  | TNS=0.000  | WHS=0.082  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 14956649c

Time (s): cpu = 00:00:29 ; elapsed = 00:00:20 . Memory (MB): peak = 2908.223 ; gain = 0.000 ; free physical = 246645 ; free virtual = 314412

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 195229344

Time (s): cpu = 00:00:33 ; elapsed = 00:00:22 . Memory (MB): peak = 2908.223 ; gain = 0.000 ; free physical = 246421 ; free virtual = 314227

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1352
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.439  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1d0311d61

Time (s): cpu = 00:00:41 ; elapsed = 00:00:25 . Memory (MB): peak = 2908.223 ; gain = 0.000 ; free physical = 246253 ; free virtual = 314083
Phase 4 Rip-up And Reroute | Checksum: 1d0311d61

Time (s): cpu = 00:00:41 ; elapsed = 00:00:25 . Memory (MB): peak = 2908.223 ; gain = 0.000 ; free physical = 246248 ; free virtual = 314078

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1d0311d61

Time (s): cpu = 00:00:41 ; elapsed = 00:00:25 . Memory (MB): peak = 2908.223 ; gain = 0.000 ; free physical = 246238 ; free virtual = 314068

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1d0311d61

Time (s): cpu = 00:00:41 ; elapsed = 00:00:25 . Memory (MB): peak = 2908.223 ; gain = 0.000 ; free physical = 246235 ; free virtual = 314065
Phase 5 Delay and Skew Optimization | Checksum: 1d0311d61

Time (s): cpu = 00:00:42 ; elapsed = 00:00:25 . Memory (MB): peak = 2908.223 ; gain = 0.000 ; free physical = 246231 ; free virtual = 314061

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 15a25305d

Time (s): cpu = 00:00:42 ; elapsed = 00:00:26 . Memory (MB): peak = 2908.223 ; gain = 0.000 ; free physical = 246199 ; free virtual = 314029
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.439  | TNS=0.000  | WHS=0.094  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 15a25305d

Time (s): cpu = 00:00:42 ; elapsed = 00:00:26 . Memory (MB): peak = 2908.223 ; gain = 0.000 ; free physical = 246192 ; free virtual = 314022
Phase 6 Post Hold Fix | Checksum: 15a25305d

Time (s): cpu = 00:00:42 ; elapsed = 00:00:26 . Memory (MB): peak = 2908.223 ; gain = 0.000 ; free physical = 246186 ; free virtual = 314016

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.49824 %
  Global Horizontal Routing Utilization  = 2.30553 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 13c183624

Time (s): cpu = 00:00:43 ; elapsed = 00:00:26 . Memory (MB): peak = 2908.223 ; gain = 0.000 ; free physical = 246176 ; free virtual = 314006

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 13c183624

Time (s): cpu = 00:00:43 ; elapsed = 00:00:26 . Memory (MB): peak = 2908.223 ; gain = 0.000 ; free physical = 246186 ; free virtual = 314016

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 8d37696a

Time (s): cpu = 00:00:44 ; elapsed = 00:00:27 . Memory (MB): peak = 2908.223 ; gain = 0.000 ; free physical = 246172 ; free virtual = 314002

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.439  | TNS=0.000  | WHS=0.094  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 8d37696a

Time (s): cpu = 00:00:44 ; elapsed = 00:00:27 . Memory (MB): peak = 2908.223 ; gain = 0.000 ; free physical = 246168 ; free virtual = 313998
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:44 ; elapsed = 00:00:27 . Memory (MB): peak = 2908.223 ; gain = 0.000 ; free physical = 246205 ; free virtual = 314035

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:47 ; elapsed = 00:00:32 . Memory (MB): peak = 2908.223 ; gain = 0.000 ; free physical = 246206 ; free virtual = 314036
# write_checkpoint -force $outputDir/post_route
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2908.223 ; gain = 0.000 ; free physical = 246204 ; free virtual = 314035
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2908.223 ; gain = 0.000 ; free physical = 246197 ; free virtual = 314032
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.96 . Memory (MB): peak = 2908.223 ; gain = 0.000 ; free physical = 246035 ; free virtual = 313883
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/pairing_submodules/f33m_inv/post_route.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2908.223 ; gain = 0.000 ; free physical = 245996 ; free virtual = 313829
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_timing -sort_by group -max_paths 100 -path_type summary -file $outputDir/post_route_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 100 -nworst 1 -delay_type max -sort_by group.
# report_clock_utilization -file $outputDir/clock_util.rpt
# report_utilization -file $outputDir/post_route_util.rpt
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/pairing_submodules/f33m_inv/post_route_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
0 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/pairing_submodules/f33m_inv/post_imp_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/packages/xilinx_2018/vivado_hl/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/pairing_submodules/f33m_inv/post_imp_drc.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2920.250 ; gain = 0.000 ; free physical = 246075 ; free virtual = 313903
INFO: [Common 17-206] Exiting Vivado at Wed Jan 12 21:18:33 2022...
