0.6
2019.2
Nov  6 2019
21:57:16
D:/VLSI_ARCHITECTURE/ENCODER/ENCODER.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
D:/VLSI_ARCHITECTURE/ENCODER/ENCODER.srcs/sources_1/new/enc.v,1709831988,verilog,,,,encoder,,,,,,,,
