onerror {resume}
quietly WaveActivateNextPane {} 0
add wave -noupdate -format Logic /testbench/pci_rst
add wave -noupdate -format Logic /testbench/pci_clk
add wave -noupdate -format Logic /testbench/pci_gnt
add wave -noupdate -format Logic /testbench/pci_idsel
add wave -noupdate -format Logic /testbench/pci_lock
add wave -noupdate -format Literal /testbench/pci_ad
add wave -noupdate -format Literal /testbench/pci_cbe
add wave -noupdate -format Logic /testbench/pci_frame
add wave -noupdate -format Logic /testbench/pci_irdy
add wave -noupdate -format Logic /testbench/pci_trdy
add wave -noupdate -format Logic /testbench/pci_devsel
add wave -noupdate -format Logic /testbench/pci_stop
add wave -noupdate -format Logic /testbench/pci_perr
add wave -noupdate -format Logic /testbench/pci_par
add wave -noupdate -format Logic /testbench/pci_req
add wave -noupdate -format Logic /testbench/pci_serr
add wave -noupdate -format Logic /testbench/pci_host
add wave -noupdate -format Logic /testbench/pci_66
add wave -noupdate -format Logic /testbench/clk
add wave -noupdate -format Logic /testbench/rst
add wave -noupdate -format Literal /testbench/address
add wave -noupdate -format Literal /testbench/data
add wave -noupdate -format Literal /testbench/ramsn
add wave -noupdate -format Literal /testbench/ramoen
add wave -noupdate -format Literal /testbench/romsn
add wave -noupdate -format Logic /testbench/iosn
add wave -noupdate -format Logic /testbench/oen
add wave -noupdate -format Logic /testbench/read
add wave -noupdate -format Logic /testbench/writen
add wave -noupdate -format Literal /testbench/rben
add wave -noupdate -format Literal /testbench/rwen
add wave -noupdate -format Logic /testbench/brdyn
add wave -noupdate -format Logic /testbench/bexcn
add wave -noupdate -format Logic /testbench/wdog
add wave -noupdate -format Logic /testbench/dsuen
add wave -noupdate -format Logic /testbench/dsutx
add wave -noupdate -format Logic /testbench/dsurx
add wave -noupdate -format Logic /testbench/dsubre
add wave -noupdate -format Logic /testbench/dsuact
add wave -noupdate -format Logic /testbench/dsurst
add wave -noupdate -format Logic /testbench/test
add wave -noupdate -format Logic /testbench/error
add wave -noupdate -format Literal /testbench/pio
add wave -noupdate -format Logic /testbench/gnd
add wave -noupdate -format Logic /testbench/vcc
add wave -noupdate -format Logic /testbench/nc
add wave -noupdate -format Logic /testbench/clk2
add wave -noupdate -format Literal /testbench/sdcke
add wave -noupdate -format Literal /testbench/sdcsn
add wave -noupdate -format Logic /testbench/sdwen
add wave -noupdate -format Logic /testbench/sdrasn
add wave -noupdate -format Logic /testbench/sdcasn
add wave -noupdate -format Literal /testbench/sddqm
add wave -noupdate -format Literal /testbench/sd_clk
add wave -noupdate -format Logic /testbench/sdclk
add wave -noupdate -format Logic /testbench/plllock
add wave -noupdate -format Logic /testbench/txd1
add wave -noupdate -format Logic /testbench/rxd1
add wave -noupdate -format Logic /testbench/etx_clk
add wave -noupdate -format Logic /testbench/erx_clk
add wave -noupdate -format Logic /testbench/erx_dv
add wave -noupdate -format Logic /testbench/erx_er
add wave -noupdate -format Logic /testbench/erx_col
add wave -noupdate -format Logic /testbench/erx_crs
add wave -noupdate -format Logic /testbench/etx_en
add wave -noupdate -format Logic /testbench/etx_er
add wave -noupdate -format Literal /testbench/erxd
add wave -noupdate -format Literal /testbench/etxd
add wave -noupdate -format Logic /testbench/emdc
add wave -noupdate -format Logic /testbench/emdio
add wave -noupdate -format Logic /testbench/emddis
add wave -noupdate -format Logic /testbench/epwrdwn
add wave -noupdate -format Logic /testbench/ereset
add wave -noupdate -format Logic /testbench/esleep
add wave -noupdate -format Logic /testbench/epause
add wave -noupdate -format Literal /testbench/tp_out
add wave -noupdate -format Literal /testbench/led_cfg
add wave -noupdate -format Literal /testbench/sa
add wave -noupdate -format Literal /testbench/sd
add wave -noupdate -format Logic /testbench/ata_rst
add wave -noupdate -format Literal /testbench/ata_data
add wave -noupdate -format Literal /testbench/ata_da
add wave -noupdate -format Logic /testbench/ata_cs0
add wave -noupdate -format Logic /testbench/ata_cs1
add wave -noupdate -format Logic /testbench/ata_dior
add wave -noupdate -format Logic /testbench/ata_diow
add wave -noupdate -format Logic /testbench/ata_iordy
add wave -noupdate -format Logic /testbench/ata_intrq
add wave -noupdate -format Logic /testbench/ata_dmack
add wave -noupdate -format Logic /testbench/resoutn
add wave -noupdate -format Logic /testbench/disrams
add wave -noupdate -format Logic /testbench/sdclk0
add wave -noupdate -format Logic /testbench/sdclk1
add wave -noupdate -format Logic /testbench/sdba0
add wave -noupdate -format Logic /testbench/sdba1
add wave -noupdate -format Logic /testbench/dsubren
add wave -noupdate -format Logic /testbench/dsuactn
add wave -noupdate -format Logic /testbench/bufdir
add wave -noupdate -format Logic /testbench/bufoen
add wave -noupdate -format Literal /testbench/s_sddqm
add wave -noupdate -format Logic /testbench/hresetn
add wave -noupdate -format Logic /testbench/hsel
add wave -noupdate -format Logic /testbench/hready_ba
add wave -noupdate -format Literal /testbench/haddr
add wave -noupdate -format Logic /testbench/hwrite
add wave -noupdate -format Literal /testbench/htrans
add wave -noupdate -format Literal /testbench/hsize
add wave -noupdate -format Literal /testbench/hburst
add wave -noupdate -format Literal /testbench/hwdata
add wave -noupdate -format Literal /testbench/hmaster
add wave -noupdate -format Logic /testbench/hmastlock
add wave -noupdate -format Logic /testbench/hready
add wave -noupdate -format Literal /testbench/hresp
add wave -noupdate -format Literal /testbench/hrdata
add wave -noupdate -format Literal /testbench/hsplit
add wave -noupdate -format Literal /testbench/clk_ctrl
add wave -noupdate -format Logic /testbench/can_rxd
add wave -noupdate -format Logic /testbench/can_txd
add wave -noupdate -format Logic /testbench/can_stb
add wave -noupdate -format Logic /testbench/can_txd_delayed
add wave -noupdate -format Literal /testbench/gpio
add wave -noupdate -format Logic /testbench/dac
add wave -noupdate -format Logic /testbench/vga_vsync
add wave -noupdate -format Logic /testbench/vga_hsync
add wave -noupdate -format Literal /testbench/vga_rd
add wave -noupdate -format Literal /testbench/vga_gr
add wave -noupdate -format Literal /testbench/vga_bl
add wave -noupdate -format Literal /testbench/hpiaddr
add wave -noupdate -format Literal /testbench/hpidata
add wave -noupdate -format Literal /testbench/hpirdata
add wave -noupdate -format Logic /testbench/hpicsn
add wave -noupdate -format Logic /testbench/hpiwrn
add wave -noupdate -format Logic /testbench/hpirdn
add wave -noupdate -format Logic /testbench/hpiint
add wave -noupdate -format Logic /testbench/dbg_equal
add wave -noupdate -format Logic /testbench/drive_bus
add wave -noupdate -format Logic /testbench/d3/resetn
add wave -noupdate -format Logic /testbench/d3/resoutn
add wave -noupdate -format Logic /testbench/d3/clk
add wave -noupdate -format Logic /testbench/d3/errorn
add wave -noupdate -format Literal /testbench/d3/address
add wave -noupdate -format Literal /testbench/d3/data
add wave -noupdate -format Literal /testbench/d3/ramsn
add wave -noupdate -format Literal /testbench/d3/ramoen
add wave -noupdate -format Literal /testbench/d3/rben
add wave -noupdate -format Literal /testbench/d3/rwen
add wave -noupdate -format Literal /testbench/d3/romsn
add wave -noupdate -format Logic /testbench/d3/iosn
add wave -noupdate -format Logic /testbench/d3/oen
add wave -noupdate -format Logic /testbench/d3/read
add wave -noupdate -format Logic /testbench/d3/writen
add wave -noupdate -format Literal /testbench/d3/sdcke
add wave -noupdate -format Literal /testbench/d3/sdcsn
add wave -noupdate -format Logic /testbench/d3/sdwen
add wave -noupdate -format Logic /testbench/d3/sdrasn
add wave -noupdate -format Logic /testbench/d3/sdcasn
add wave -noupdate -format Literal /testbench/d3/sddqm
add wave -noupdate -format Logic /testbench/d3/sdclk
add wave -noupdate -format Literal /testbench/d3/sdba
add wave -noupdate -format Logic /testbench/d3/dsuen
add wave -noupdate -format Logic /testbench/d3/dsubre
add wave -noupdate -format Logic /testbench/d3/dsuactn
add wave -noupdate -format Logic /testbench/d3/serrx
add wave -noupdate -format Logic /testbench/d3/sertx
add wave -noupdate -format Logic /testbench/d3/sersrcsel
add wave -noupdate -format Logic /testbench/d3/emdio
add wave -noupdate -format Logic /testbench/d3/etx_clk
add wave -noupdate -format Logic /testbench/d3/erx_clk
add wave -noupdate -format Literal /testbench/d3/erxd
add wave -noupdate -format Logic /testbench/d3/erx_dv
add wave -noupdate -format Logic /testbench/d3/erx_er
add wave -noupdate -format Logic /testbench/d3/erx_col
add wave -noupdate -format Logic /testbench/d3/erx_crs
add wave -noupdate -format Literal /testbench/d3/etxd
add wave -noupdate -format Logic /testbench/d3/etx_en
add wave -noupdate -format Logic /testbench/d3/etx_er
add wave -noupdate -format Logic /testbench/d3/emdc
add wave -noupdate -format Logic /testbench/d3/ata_rst
add wave -noupdate -format Literal /testbench/d3/ata_data
add wave -noupdate -format Literal /testbench/d3/ata_da
add wave -noupdate -format Logic /testbench/d3/ata_cs0
add wave -noupdate -format Logic /testbench/d3/ata_cs1
add wave -noupdate -format Logic /testbench/d3/ata_dior
add wave -noupdate -format Logic /testbench/d3/ata_diow
add wave -noupdate -format Logic /testbench/d3/ata_iordy
add wave -noupdate -format Logic /testbench/d3/ata_intrq
add wave -noupdate -format Logic /testbench/d3/ata_dmack
add wave -noupdate -format Logic /testbench/d3/sample_clock
add wave -noupdate -format Literal /testbench/d3/hpiaddr
add wave -noupdate -format Literal /testbench/d3/hpidata
add wave -noupdate -format Logic /testbench/d3/hpicsn
add wave -noupdate -format Logic /testbench/d3/hpiwrn
add wave -noupdate -format Logic /testbench/d3/hpirdn
add wave -noupdate -format Logic /testbench/d3/hpiint
add wave -noupdate -format Logic /testbench/d3/dbg_equal
add wave -noupdate -format Logic /testbench/d3/dac
add wave -noupdate -format Logic /testbench/d3/vga_vsync
add wave -noupdate -format Logic /testbench/d3/vga_hsync
add wave -noupdate -format Literal /testbench/d3/vga_rd
add wave -noupdate -format Literal /testbench/d3/vga_gr
add wave -noupdate -format Literal /testbench/d3/vga_bl
add wave -noupdate -format Literal /testbench/d3/vcc
add wave -noupdate -format Literal /testbench/d3/gnd
add wave -noupdate -format Literal /testbench/d3/memi
add wave -noupdate -format Literal /testbench/d3/memo
add wave -noupdate -format Literal /testbench/d3/wpo
add wave -noupdate -format Literal /testbench/d3/sdi
add wave -noupdate -format Literal /testbench/d3/sdo
add wave -noupdate -format Literal /testbench/d3/sdo2
add wave -noupdate -format Literal /testbench/d3/sdo3
add wave -noupdate -format Literal -expand /testbench/d3/apbi
add wave -noupdate -format Literal -expand /testbench/d3/apbo
add wave -noupdate -format Literal -expand /testbench/d3/ahbsi
add wave -noupdate -format Literal -expand /testbench/d3/ahbso
add wave -noupdate -format Literal /testbench/d3/ahbmi
add wave -noupdate -format Literal /testbench/d3/ahbmo
add wave -noupdate -format Logic /testbench/d3/clkm
add wave -noupdate -format Logic /testbench/d3/rstn
add wave -noupdate -format Logic /testbench/d3/sdclkl
add wave -noupdate -format Literal /testbench/d3/cgi
add wave -noupdate -format Literal /testbench/d3/cgo
add wave -noupdate -format Literal /testbench/d3/u1i
add wave -noupdate -format Literal /testbench/d3/dui
add wave -noupdate -format Literal /testbench/d3/u1o
add wave -noupdate -format Literal /testbench/d3/duo
add wave -noupdate -format Literal /testbench/d3/irqi
add wave -noupdate -format Literal /testbench/d3/irqo
add wave -noupdate -format Literal /testbench/d3/dbgi
add wave -noupdate -format Literal /testbench/d3/dbgo
add wave -noupdate -format Literal /testbench/d3/dsui
add wave -noupdate -format Literal /testbench/d3/dsuo
add wave -noupdate -format Literal /testbench/d3/ethi
add wave -noupdate -format Literal /testbench/d3/ethi1
add wave -noupdate -format Literal /testbench/d3/ethi2
add wave -noupdate -format Literal /testbench/d3/etho
add wave -noupdate -format Literal /testbench/d3/etho1
add wave -noupdate -format Literal /testbench/d3/etho2
add wave -noupdate -format Literal /testbench/d3/atai
add wave -noupdate -format Literal /testbench/d3/atao
add wave -noupdate -format Literal /testbench/d3/gpti
add wave -noupdate -format Literal /testbench/d3/sa
add wave -noupdate -format Literal /testbench/d3/sd
add wave -noupdate -format Logic /testbench/d3/emddis
add wave -noupdate -format Logic /testbench/d3/ereset
add wave -noupdate -format Logic /testbench/d3/epwrdwn
add wave -noupdate -format Logic /testbench/d3/esleep
add wave -noupdate -format Logic /testbench/d3/epause
add wave -noupdate -format Logic /testbench/d3/tck
add wave -noupdate -format Logic /testbench/d3/tms
add wave -noupdate -format Logic /testbench/d3/tdi
add wave -noupdate -format Logic /testbench/d3/tdo
add wave -noupdate -format Logic /testbench/d3/dsuact
add wave -noupdate -format Logic /testbench/d3/oen_ctrl
add wave -noupdate -format Logic /testbench/d3/sdram_selected
add wave -noupdate -format Logic /testbench/d3/shortcut
add wave -noupdate -format Logic /testbench/d3/rx
add wave -noupdate -format Logic /testbench/d3/tx
add wave -noupdate -format Logic /testbench/d3/rxd1
add wave -noupdate -format Logic /testbench/d3/txd1
add wave -noupdate -format Logic /testbench/d3/dsutx
add wave -noupdate -format Logic /testbench/d3/dsurx
add wave -noupdate -format Logic /testbench/d3/hpiwriten
add wave -noupdate -format Literal /testbench/d3/hpirdata
add wave -noupdate -format Literal /testbench/d3/hpiwdata
add wave -noupdate -format Logic /testbench/d3/drive_bus
add wave -noupdate -format Literal /testbench/d3/dbg_rdata
add wave -noupdate -format Literal /testbench/d3/dbg_wdata
add wave -noupdate -format Literal /testbench/d3/vgao
add wave -noupdate -format Logic /testbench/d3/video_clk
add wave -noupdate -format Literal /testbench/d3/clk_sel
add wave -noupdate -format Logic /testbench/d3/clkgen0/clkin
add wave -noupdate -format Logic /testbench/d3/clkgen0/pciclkin
add wave -noupdate -format Logic /testbench/d3/clkgen0/clk
add wave -noupdate -format Logic /testbench/d3/clkgen0/clkn
add wave -noupdate -format Logic /testbench/d3/clkgen0/clk2x
add wave -noupdate -format Logic /testbench/d3/clkgen0/sdclk
add wave -noupdate -format Logic /testbench/d3/clkgen0/pciclk
add wave -noupdate -format Literal /testbench/d3/clkgen0/cgi
add wave -noupdate -format Literal /testbench/d3/clkgen0/cgo
add wave -noupdate -format Logic /testbench/d3/clkgen0/clk4x
add wave -noupdate -format Logic /testbench/d3/clkgen0/clk1xu
add wave -noupdate -format Logic /testbench/d3/clkgen0/clk2xu
add wave -noupdate -format Logic /testbench/d3/clkgen0/intclk
add wave -noupdate -format Logic /testbench/d3/clkgen0/sdintclk
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/clkin
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/pciclkin
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/clk
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/clkn
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/clk2x
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/pciclk
add wave -noupdate -format Literal /testbench/d3/clkgen0/alt/v/cgi
add wave -noupdate -format Literal /testbench/d3/clkgen0/alt/v/cgo
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/clk_i
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/clkint
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/pciclkint
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/pllclk
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/pllclkn
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/s_clk
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/inclk0
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/c0
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/c0_2x
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/e0
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/locked
add wave -noupdate -format Literal /testbench/d3/clkgen0/alt/v/sdclk_pll/clkena
add wave -noupdate -format Literal /testbench/d3/clkgen0/alt/v/sdclk_pll/clkout
add wave -noupdate -format Literal /testbench/d3/clkgen0/alt/v/sdclk_pll/inclk
add wave -noupdate -format Literal /testbench/d3/clkgen0/alt/v/sdclk_pll/extclk
add wave -noupdate -format Literal /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/inclk
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/fbin
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/pllena
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/clkswitch
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/areset
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/pfdena
add wave -noupdate -format Literal /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/clkena
add wave -noupdate -format Literal /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/extclkena
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/scanclk
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/scanclkena
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/scanaclr
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/scanread
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/scanwrite
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/scandata
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/comparator
add wave -noupdate -format Literal /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/phasecounterselect
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/phaseupdown
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/phasestep
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/configupdate
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/fbmimicbidir
add wave -noupdate -format Literal /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/clk
add wave -noupdate -format Literal /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/extclk
add wave -noupdate -format Literal /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/clkbad
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/enable0
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/enable1
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/activeclock
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/clkloss
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/locked
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/scandataout
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/scandone
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/sclkout0
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/sclkout1
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/phasedone
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/vcooverrange
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/vcounderrange
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/fbout
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/locked_tmp
add wave -noupdate -format Literal /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/clk_tmp
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/fbin_wire
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/pllena_wire
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/clkswitch_wire
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/areset_wire
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/pfdena_wire
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/scanclk_wire
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/scanaclr_wire
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/scanread_wire
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/scanwrite_wire
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/scandata_wire
add wave -noupdate -format Literal /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/clkena_wire
add wave -noupdate -format Literal /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/extclkena_wire
add wave -noupdate -format Literal /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/clk_wire
add wave -noupdate -format Literal /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/extclk_wire
add wave -noupdate -format Literal /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/clkbad_wire
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/activeclock_wire
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/clkloss_wire
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/scandataout_wire
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/scandone_wire
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/sclkout0_wire
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/sclkout1_wire
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/locked_wire
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/configupdate_wire
add wave -noupdate -format Literal /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/phasecounterselect_wire
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/phasestep_wire
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/phaseupdown_wire
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/scanclkena_wire
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/phasedone_wire
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/vcooverrange_wire
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/vcounderrange_wire
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/fbout_wire
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/iobuf_o
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix3_fbin
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/oe_wire
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/pll_lock_sync
add wave -noupdate -format Literal /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/inclk
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/fbin
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/ena
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/clkswitch
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/areset
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/pfdena
add wave -noupdate -format Literal /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/clkena
add wave -noupdate -format Literal /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/extclkena
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/scanaclr
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/scandata
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/scanclk
add wave -noupdate -format Literal /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/clk
add wave -noupdate -format Literal /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/extclk
add wave -noupdate -format Literal /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/clkbad
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/activeclock
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/locked
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/clkloss
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/scandataout
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/comparator
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/enable0
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/enable1
add wave -noupdate -format Literal /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/i_vco_min
add wave -noupdate -format Literal /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/i_vco_max
add wave -noupdate -format Literal /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/i_vco_center
add wave -noupdate -format Literal /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/i_pfd_min
add wave -noupdate -format Literal /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/i_pfd_max
add wave -noupdate -format Literal /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/l0_ph_val
add wave -noupdate -format Literal /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/l1_ph_val
add wave -noupdate -format Literal /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/g0_ph_val
add wave -noupdate -format Literal /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/g1_ph_val
add wave -noupdate -format Literal /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/g2_ph_val
add wave -noupdate -format Literal /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/g3_ph_val
add wave -noupdate -format Literal /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/e0_ph_val
add wave -noupdate -format Literal /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/e1_ph_val
add wave -noupdate -format Literal /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/e2_ph_val
add wave -noupdate -format Literal /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/e3_ph_val
add wave -noupdate -format Literal /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/i_extclk3_counter
add wave -noupdate -format Literal /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/i_extclk2_counter
add wave -noupdate -format Literal /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/i_extclk1_counter
add wave -noupdate -format Literal /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/i_extclk0_counter
add wave -noupdate -format Literal /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/i_clk5_counter
add wave -noupdate -format Literal /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/i_clk4_counter
add wave -noupdate -format Literal /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/i_clk3_counter
add wave -noupdate -format Literal /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/i_clk2_counter
add wave -noupdate -format Literal /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/i_clk1_counter
add wave -noupdate -format Literal /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/i_clk0_counter
add wave -noupdate -format Literal /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/i_charge_pump_current
add wave -noupdate -format Literal /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/i_loop_filter_r
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/vcc
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/fbclk
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/refclk
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/l0_clk
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/l1_clk
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/g0_clk
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/g1_clk
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/g2_clk
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/g3_clk
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/e0_clk
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/e1_clk
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/e2_clk
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/e3_clk
add wave -noupdate -format Literal /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/vco_out
add wave -noupdate -format Literal /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/m_val
add wave -noupdate -format Literal /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/m_val_tmp
add wave -noupdate -format Literal /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/m2_val
add wave -noupdate -format Literal /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/n_val
add wave -noupdate -format Literal /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/n_val_tmp
add wave -noupdate -format Literal /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/n2_val
add wave -noupdate -format Literal /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/m_time_delay_val
add wave -noupdate -format Literal /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/n_time_delay_val
add wave -noupdate -format Literal /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/m_ph_val
add wave -noupdate -format Literal /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/m_initial_val
add wave -noupdate -format Literal /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/l0_initial_val
add wave -noupdate -format Literal /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/l1_initial_val
add wave -noupdate -format Literal /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/l0_high_val
add wave -noupdate -format Literal /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/l1_high_val
add wave -noupdate -format Literal /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/l0_low_val
add wave -noupdate -format Literal /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/l1_low_val
add wave -noupdate -format Literal /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/l0_mode_val
add wave -noupdate -format Literal /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/l1_mode_val
add wave -noupdate -format Literal /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/l0_time_delay_val
add wave -noupdate -format Literal /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/l1_time_delay_val
add wave -noupdate -format Literal /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/g0_initial_val
add wave -noupdate -format Literal /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/g1_initial_val
add wave -noupdate -format Literal /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/g2_initial_val
add wave -noupdate -format Literal /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/g3_initial_val
add wave -noupdate -format Literal /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/g0_high_val
add wave -noupdate -format Literal /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/g1_high_val
add wave -noupdate -format Literal /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/g2_high_val
add wave -noupdate -format Literal /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/g3_high_val
add wave -noupdate -format Literal /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/g0_mode_val
add wave -noupdate -format Literal /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/g1_mode_val
add wave -noupdate -format Literal /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/g2_mode_val
add wave -noupdate -format Literal /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/g3_mode_val
add wave -noupdate -format Literal /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/g0_low_val
add wave -noupdate -format Literal /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/g1_low_val
add wave -noupdate -format Literal /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/g2_low_val
add wave -noupdate -format Literal /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/g3_low_val
add wave -noupdate -format Literal /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/g0_time_delay_val
add wave -noupdate -format Literal /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/g1_time_delay_val
add wave -noupdate -format Literal /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/g2_time_delay_val
add wave -noupdate -format Literal /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/g3_time_delay_val
add wave -noupdate -format Literal /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/e0_initial_val
add wave -noupdate -format Literal /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/e1_initial_val
add wave -noupdate -format Literal /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/e2_initial_val
add wave -noupdate -format Literal /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/e3_initial_val
add wave -noupdate -format Literal /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/e0_high_val
add wave -noupdate -format Literal /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/e1_high_val
add wave -noupdate -format Literal /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/e2_high_val
add wave -noupdate -format Literal /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/e3_high_val
add wave -noupdate -format Literal /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/e0_low_val
add wave -noupdate -format Literal /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/e1_low_val
add wave -noupdate -format Literal /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/e2_low_val
add wave -noupdate -format Literal /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/e3_low_val
add wave -noupdate -format Literal /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/e0_time_delay_val
add wave -noupdate -format Literal /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/e1_time_delay_val
add wave -noupdate -format Literal /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/e2_time_delay_val
add wave -noupdate -format Literal /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/e3_time_delay_val
add wave -noupdate -format Literal /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/e0_mode_val
add wave -noupdate -format Literal /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/e1_mode_val
add wave -noupdate -format Literal /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/e2_mode_val
add wave -noupdate -format Literal /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/e3_mode_val
add wave -noupdate -format Literal /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/m_mode_val
add wave -noupdate -format Literal /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/m2_mode_val
add wave -noupdate -format Literal /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/n_mode_val
add wave -noupdate -format Literal /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/n2_mode_val
add wave -noupdate -format Literal /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/cntr_e0_initial
add wave -noupdate -format Literal /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/cntr_e1_initial
add wave -noupdate -format Literal /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/cntr_e2_initial
add wave -noupdate -format Literal /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/cntr_e3_initial
add wave -noupdate -format Literal /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/ext_fbk_delay
add wave -noupdate -format Literal /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/cntr_e0_delay
add wave -noupdate -format Literal /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/cntr_e1_delay
add wave -noupdate -format Literal /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/cntr_e2_delay
add wave -noupdate -format Literal /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/cntr_e3_delay
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/transfer
add wave -noupdate -format Literal /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/scan_data
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/ena0
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/ena1
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/ena2
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/ena3
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/ena4
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/ena5
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/extena0
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/extena1
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/extena2
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/extena3
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/clk0_tmp
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/clk1_tmp
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/clk2_tmp
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/clk3_tmp
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/clk4_tmp
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/clk5_tmp
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/extclk0_tmp
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/extclk1_tmp
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/extclk2_tmp
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/extclk3_tmp
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/not_clk0_tmp
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/not_clk1_tmp
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/not_clk2_tmp
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/not_clk3_tmp
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/not_clk4_tmp
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/not_clk5_tmp
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/not_extclk0_tmp
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/not_extclk1_tmp
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/not_extclk2_tmp
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/not_extclk3_tmp
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/clkin
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/gate_locked
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/lock
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/about_to_lock
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/quiet_period_violation
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/reconfig_err
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/scanclr_violation
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/scanclr_clk_violation
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/inclk_l0
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/inclk_l1
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/inclk_g0
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/inclk_g1
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/inclk_g2
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/inclk_g3
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/inclk_e0
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/inclk_e1
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/inclk_e2
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/inclk_e3
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/inclk_m
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/devpor
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/devclrn
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/inclk0_ipd
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/inclk1_ipd
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/ena_ipd
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/pfdena_ipd
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/comparator_ipd
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/areset_ipd
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/fbin_ipd
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/clkena0_ipd
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/clkena1_ipd
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/clkena2_ipd
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/clkena3_ipd
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/clkena4_ipd
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/clkena5_ipd
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/extclkena0_ipd
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/extclkena1_ipd
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/extclkena2_ipd
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/extclkena3_ipd
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/scanclk_ipd
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/scanaclr_ipd
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/scandata_ipd
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/clkswitch_ipd
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/lvds_dffa_clk
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/lvds_dffb_clk
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/lvds_dffc_clk
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/lvds_dffd_clk
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/dffa_out
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/dffb_out
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/dffc_out
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/dffd_out
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/nce_temp
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/nce_l0
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/nce_l1
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/inclk_l0_dly1
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/inclk_l0_dly2
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/inclk_l0_dly3
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/inclk_l0_dly4
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/inclk_l0_dly5
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/inclk_l0_dly6
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/inclk_l1_dly1
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/inclk_l1_dly2
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/inclk_l1_dly3
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/inclk_l1_dly4
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/inclk_l1_dly5
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/inclk_l1_dly6
add wave -noupdate -format Literal /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/sig_offset
add wave -noupdate -format Literal /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/sig_refclk_time
add wave -noupdate -format Literal /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/sig_fbclk_time
add wave -noupdate -format Literal /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/sig_fbclk_period
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/sig_vco_period_was_phase_adjusted
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/sig_phase_adjust_was_scheduled
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/sig_stop_vco
add wave -noupdate -format Literal /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/sig_m_times_vco_period
add wave -noupdate -format Literal /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/sig_new_m_times_vco_period
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/sig_got_refclk_posedge
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/sig_got_fbclk_posedge
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/sig_got_second_refclk
add wave -noupdate -format Literal /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/sig_current_clock
add wave -noupdate -format Literal /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/m_delay
add wave -noupdate -format Literal /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/n_delay
add wave -noupdate -format Literal /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/sig_curr_clock
add wave -noupdate -format Literal /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/scan_chain_length
add wave -noupdate -format Literal /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/ext_fbk_cntr_high
add wave -noupdate -format Literal /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/ext_fbk_cntr_low
add wave -noupdate -format Literal /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/ext_fbk_cntr_delay
add wave -noupdate -format Literal /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/ext_fbk_cntr_ph
add wave -noupdate -format Literal /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/ext_fbk_cntr_initial
add wave -noupdate -format Literal /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/ext_fbk_cntr
add wave -noupdate -format Literal /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/ext_fbk_cntr_mode
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/enable0_tmp
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/enable1_tmp
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/reset_low
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/scandataout_tmp
add wave -noupdate -format Literal /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/sig_refclk_period
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/schedule_vco
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/areset_ena_sig
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/done_with_param_calc
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/m1/clk
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/m1/reset
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/m1/cout
add wave -noupdate -format Literal /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/m1/initial_value
add wave -noupdate -format Literal /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/m1/modulus
add wave -noupdate -format Literal /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/m1/time_delay
add wave -noupdate -format Literal /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/m1/ph
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/n1/clk
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/n1/reset
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/n1/cout
add wave -noupdate -format Literal /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/n1/modulus
add wave -noupdate -format Literal /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/n1/time_delay
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/l0/clk
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/l0/reset
add wave -noupdate -format Literal /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/l0/initial
add wave -noupdate -format Literal /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/l0/high
add wave -noupdate -format Literal /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/l0/low
add wave -noupdate -format Literal /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/l0/mode
add wave -noupdate -format Literal /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/l0/time_delay
add wave -noupdate -format Literal /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/l0/ph_tap
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/l0/cout
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/l1/clk
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/l1/reset
add wave -noupdate -format Literal /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/l1/initial
add wave -noupdate -format Literal /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/l1/high
add wave -noupdate -format Literal /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/l1/low
add wave -noupdate -format Literal /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/l1/mode
add wave -noupdate -format Literal /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/l1/time_delay
add wave -noupdate -format Literal /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/l1/ph_tap
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/l1/cout
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/g0/clk
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/g0/reset
add wave -noupdate -format Literal /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/g0/initial
add wave -noupdate -format Literal /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/g0/high
add wave -noupdate -format Literal /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/g0/low
add wave -noupdate -format Literal /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/g0/mode
add wave -noupdate -format Literal /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/g0/time_delay
add wave -noupdate -format Literal /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/g0/ph_tap
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/g0/cout
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/g1/clk
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/g1/reset
add wave -noupdate -format Literal /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/g1/initial
add wave -noupdate -format Literal /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/g1/high
add wave -noupdate -format Literal /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/g1/low
add wave -noupdate -format Literal /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/g1/mode
add wave -noupdate -format Literal /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/g1/time_delay
add wave -noupdate -format Literal /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/g1/ph_tap
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/g1/cout
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/g2/clk
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/g2/reset
add wave -noupdate -format Literal /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/g2/initial
add wave -noupdate -format Literal /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/g2/high
add wave -noupdate -format Literal /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/g2/low
add wave -noupdate -format Literal /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/g2/mode
add wave -noupdate -format Literal /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/g2/time_delay
add wave -noupdate -format Literal /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/g2/ph_tap
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/g2/cout
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/g3/clk
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/g3/reset
add wave -noupdate -format Literal /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/g3/initial
add wave -noupdate -format Literal /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/g3/high
add wave -noupdate -format Literal /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/g3/low
add wave -noupdate -format Literal /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/g3/mode
add wave -noupdate -format Literal /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/g3/time_delay
add wave -noupdate -format Literal /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/g3/ph_tap
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/g3/cout
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/e0/clk
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/e0/reset
add wave -noupdate -format Literal /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/e0/initial
add wave -noupdate -format Literal /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/e0/high
add wave -noupdate -format Literal /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/e0/low
add wave -noupdate -format Literal /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/e0/mode
add wave -noupdate -format Literal /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/e0/time_delay
add wave -noupdate -format Literal /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/e0/ph_tap
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/e0/cout
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/e1/clk
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/e1/reset
add wave -noupdate -format Literal /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/e1/initial
add wave -noupdate -format Literal /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/e1/high
add wave -noupdate -format Literal /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/e1/low
add wave -noupdate -format Literal /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/e1/mode
add wave -noupdate -format Literal /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/e1/time_delay
add wave -noupdate -format Literal /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/e1/ph_tap
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/e1/cout
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/e2/clk
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/e2/reset
add wave -noupdate -format Literal /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/e2/initial
add wave -noupdate -format Literal /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/e2/high
add wave -noupdate -format Literal /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/e2/low
add wave -noupdate -format Literal /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/e2/mode
add wave -noupdate -format Literal /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/e2/time_delay
add wave -noupdate -format Literal /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/e2/ph_tap
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/e2/cout
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/e3/clk
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/e3/reset
add wave -noupdate -format Literal /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/e3/initial
add wave -noupdate -format Literal /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/e3/high
add wave -noupdate -format Literal /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/e3/low
add wave -noupdate -format Literal /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/e3/mode
add wave -noupdate -format Literal /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/e3/time_delay
add wave -noupdate -format Literal /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/e3/ph_tap
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/e3/cout
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/ena0_reg/clk
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/ena0_reg/ena
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/ena0_reg/d
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/ena0_reg/clrn
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/ena0_reg/prn
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/ena0_reg/q
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/ena1_reg/clk
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/ena1_reg/ena
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/ena1_reg/d
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/ena1_reg/clrn
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/ena1_reg/prn
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/ena1_reg/q
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/ena2_reg/clk
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/ena2_reg/ena
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/ena2_reg/d
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/ena2_reg/clrn
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/ena2_reg/prn
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/ena2_reg/q
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/ena3_reg/clk
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/ena3_reg/ena
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/ena3_reg/d
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/ena3_reg/clrn
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/ena3_reg/prn
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/ena3_reg/q
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/ena4_reg/clk
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/ena4_reg/ena
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/ena4_reg/d
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/ena4_reg/clrn
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/ena4_reg/prn
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/ena4_reg/q
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/ena5_reg/clk
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/ena5_reg/ena
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/ena5_reg/d
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/ena5_reg/clrn
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/ena5_reg/prn
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/ena5_reg/q
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/extena0_reg/clk
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/extena0_reg/ena
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/extena0_reg/d
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/extena0_reg/clrn
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/extena0_reg/prn
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/extena0_reg/q
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/extena1_reg/clk
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/extena1_reg/ena
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/extena1_reg/d
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/extena1_reg/clrn
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/extena1_reg/prn
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/extena1_reg/q
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/extena2_reg/clk
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/extena2_reg/ena
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/extena2_reg/d
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/extena2_reg/clrn
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/extena2_reg/prn
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/extena2_reg/q
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/extena3_reg/clk
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/extena3_reg/ena
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/extena3_reg/d
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/extena3_reg/clrn
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/extena3_reg/prn
add wave -noupdate -format Logic /testbench/d3/clkgen0/alt/v/sdclk_pll/sden/altpll0/stratix_altpll/m0/extena3_reg/q
add wave -noupdate -format Logic /testbench/d3/rst0/rstin
add wave -noupdate -format Logic /testbench/d3/rst0/clk
add wave -noupdate -format Logic /testbench/d3/rst0/clklock
add wave -noupdate -format Logic /testbench/d3/rst0/rstout
add wave -noupdate -format Logic /testbench/d3/rst0/rstoutraw
add wave -noupdate -format Logic /testbench/d3/rst0/testrst
add wave -noupdate -format Logic /testbench/d3/rst0/testen
add wave -noupdate -format Literal /testbench/d3/rst0/r
add wave -noupdate -format Logic /testbench/d3/rst0/rst
add wave -noupdate -format Logic /testbench/d3/rst0/rstoutl
add wave -noupdate -format Logic /testbench/d3/rst0/arst
add wave -noupdate -format Logic /testbench/d3/ahb0/rst
add wave -noupdate -format Logic /testbench/d3/ahb0/clk
add wave -noupdate -format Literal /testbench/d3/ahb0/msti
add wave -noupdate -format Literal /testbench/d3/ahb0/msto
add wave -noupdate -format Literal /testbench/d3/ahb0/slvi
add wave -noupdate -format Literal /testbench/d3/ahb0/slvo
add wave -noupdate -format Logic /testbench/d3/ahb0/testen
add wave -noupdate -format Logic /testbench/d3/ahb0/testrst
add wave -noupdate -format Logic /testbench/d3/ahb0/scanen
add wave -noupdate -format Logic /testbench/d3/ahb0/testoen
add wave -noupdate -format Literal /testbench/d3/ahb0/r
add wave -noupdate -format Literal /testbench/d3/ahb0/rin
add wave -noupdate -format Literal /testbench/d3/ahb0/rsplit
add wave -noupdate -format Literal /testbench/d3/ahb0/rsplitin
add wave -noupdate -format Literal /testbench/d3/ahb0/lmsti
add wave -noupdate -format Literal /testbench/d3/ahb0/lslvi
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/clk
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/rstn
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/ahbi
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/ahbo
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/ahbsi
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/ahbso
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/irqi
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/irqo
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/dbgi
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/dbgo
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/holdn
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/rfi
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/rfo
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/crami
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/cramo
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/tbi
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/tbo
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/rst
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/fpi
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/fpo
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/cpi
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/cpo
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/cpodb
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/rd1
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/rd2
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/wd
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/gnd
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/vcc
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/clk
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/rstn
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/holdn
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/ahbi
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/ahbo
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/ahbsi
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/ahbso
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/rfi
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/rfo
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/crami
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/cramo
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/tbi
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/tbo
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/fpi
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/fpo
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/cpi
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/cpo
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/irqi
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/irqo
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/dbgi
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/dbgo
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/hclk
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/sclk
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/hclken
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/ici
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/ico
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/dci
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/dco
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/holdnx
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/pholdn
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/muli
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/mulo
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/divi
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/divo
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/iu0/clk
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/iu0/rstn
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/iu0/holdn
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/iu0/ici
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/iu0/ico
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/iu0/dci
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/iu0/dco
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/iu0/rfi
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/iu0/rfo
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/iu0/irqi
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/iu0/irqo
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/iu0/dbgi
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/iu0/dbgo
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/iu0/muli
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/iu0/mulo
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/iu0/divi
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/iu0/divo
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/iu0/fpo
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/iu0/fpi
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/iu0/cpo
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/iu0/cpi
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/iu0/tbo
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/iu0/tbi
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/iu0/sclk
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/iu0/r
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/iu0/rin
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/iu0/wpr
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/iu0/wprin
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/iu0/dsur
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/iu0/dsuin
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/iu0/ir
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/iu0/irin
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/iu0/rp
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/iu0/rpin
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/iu0/dummy
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/iu0/cpu_index
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/iu0/disasen
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/mgen/mgen3/mul0/rst
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/mgen/mgen3/mul0/clk
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/mgen/mgen3/mul0/holdn
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/mgen/mgen3/mul0/muli
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/mgen/mgen3/mul0/mulo
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/mgen/mgen3/mul0/rm
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/mgen/mgen3/mul0/rmin
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/mgen/mgen3/mul0/mm
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/mgen/mgen3/mul0/mmin
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/mgen/mgen3/mul0/ma
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/mgen/mgen3/mul0/mb
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/mgen/mgen3/mul0/prod
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/mgen/mgen3/mul0/mreg
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/mgen/div0/rst
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/mgen/div0/clk
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/mgen/div0/holdn
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/mgen/div0/divi
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/mgen/div0/divo
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/mgen/div0/r
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/mgen/div0/rin
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/mgen/div0/addin1
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/mgen/div0/addin2
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/mgen/div0/addout
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/mgen/div0/addsub
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/rst
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/clk
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/ici
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/ico
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/dci
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/dco
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/ahbi
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/ahbo
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/ahbsi
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/ahbso
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/crami
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/cramo
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/fpuholdn
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/hclk
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/sclk
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/hclken
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/icol
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/dcol
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/mcii
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/mcio
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/mcdi
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/mcdo
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/mcmmi
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/mcmmo
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/mmudci
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/mmudco
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/mmuici
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/mmuico
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/ahbsi2
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/ahbi2
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/ahbo2
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/icache0/rst
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/icache0/clk
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/icache0/ici
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/icache0/ico
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/icache0/dci
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/icache0/dco
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/icache0/mcii
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/icache0/mcio
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/icache0/icrami
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/icache0/icramo
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/icache0/fpuholdn
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/icache0/mmudci
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/icache0/mmuici
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/icache0/mmuico
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/icache0/r
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/icache0/c
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/icache0/rl
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/icache0/cl
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/dcache0/rst
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/dcache0/clk
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/dcache0/dci
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/dcache0/dco
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/dcache0/ico
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/dcache0/mcdi
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/dcache0/mcdo
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/dcache0/ahbsi
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/dcache0/dcrami
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/dcache0/dcramo
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/dcache0/fpuholdn
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/dcache0/mmudci
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/dcache0/mmudco
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/dcache0/sclk
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/dcache0/r
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/dcache0/c
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/dcache0/rs
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/dcache0/cs
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/dcache0/rh
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/dcache0/ch
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/dcache0/rl
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/dcache0/cl
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/a0/rst
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/a0/clk
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/a0/mcii
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/a0/mcio
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/a0/mcdi
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/a0/mcdo
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/a0/mcmmi
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/a0/mcmmo
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/a0/ahbi
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/a0/ahbo
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/a0/ahbso
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/a0/hclken
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/a0/r
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/a0/rin
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/a0/r2
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/a0/r2in
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/rst
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/clk
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/mmudci
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/mmudco
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/mmuici
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/mmuico
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/mcmmo
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/mcmmi
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/r
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/c
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbi_a0
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbi_a1
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbo_a0
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbo_a1
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/twi_a
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/two_a
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/twi
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/two
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/mmctrl1
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/itlb0/rst
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/itlb0/clk
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/itlb0/tlbi
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/itlb0/tlbo
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/itlb0/two
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/itlb0/twi
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/itlb0/c
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/itlb0/r
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/itlb0/tlbcami
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/itlb0/tlbcamo
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/itlb0/lrui
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/itlb0/lruo
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/itlb0/dr1_addr
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/itlb0/dr1_datain
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/itlb0/dr1_dataout
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/itlb0/dr1_enable
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/itlb0/dr1_write
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/itlb0/tlbcam0__7/tag0/rst
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/itlb0/tlbcam0__7/tag0/clk
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/itlb0/tlbcam0__7/tag0/tlbcami
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/itlb0/tlbcam0__7/tag0/tlbcamo
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/itlb0/tlbcam0__7/tag0/r
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/itlb0/tlbcam0__7/tag0/c
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/itlb0/tlbcam0__6/tag0/rst
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/itlb0/tlbcam0__6/tag0/clk
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/itlb0/tlbcam0__6/tag0/tlbcami
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/itlb0/tlbcam0__6/tag0/tlbcamo
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/itlb0/tlbcam0__6/tag0/r
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/itlb0/tlbcam0__6/tag0/c
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/itlb0/tlbcam0__5/tag0/rst
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/itlb0/tlbcam0__5/tag0/clk
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/itlb0/tlbcam0__5/tag0/tlbcami
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/itlb0/tlbcam0__5/tag0/tlbcamo
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/itlb0/tlbcam0__5/tag0/r
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/itlb0/tlbcam0__5/tag0/c
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/itlb0/tlbcam0__4/tag0/rst
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/itlb0/tlbcam0__4/tag0/clk
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/itlb0/tlbcam0__4/tag0/tlbcami
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/itlb0/tlbcam0__4/tag0/tlbcamo
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/itlb0/tlbcam0__4/tag0/r
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/itlb0/tlbcam0__4/tag0/c
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/itlb0/tlbcam0__3/tag0/rst
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/itlb0/tlbcam0__3/tag0/clk
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/itlb0/tlbcam0__3/tag0/tlbcami
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/itlb0/tlbcam0__3/tag0/tlbcamo
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/itlb0/tlbcam0__3/tag0/r
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/itlb0/tlbcam0__3/tag0/c
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/itlb0/tlbcam0__2/tag0/rst
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/itlb0/tlbcam0__2/tag0/clk
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/itlb0/tlbcam0__2/tag0/tlbcami
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/itlb0/tlbcam0__2/tag0/tlbcamo
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/itlb0/tlbcam0__2/tag0/r
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/itlb0/tlbcam0__2/tag0/c
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/itlb0/tlbcam0__1/tag0/rst
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/itlb0/tlbcam0__1/tag0/clk
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/itlb0/tlbcam0__1/tag0/tlbcami
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/itlb0/tlbcam0__1/tag0/tlbcamo
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/itlb0/tlbcam0__1/tag0/r
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/itlb0/tlbcam0__1/tag0/c
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/itlb0/tlbcam0__0/tag0/rst
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/itlb0/tlbcam0__0/tag0/clk
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/itlb0/tlbcam0__0/tag0/tlbcami
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/itlb0/tlbcam0__0/tag0/tlbcamo
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/itlb0/tlbcam0__0/tag0/r
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/itlb0/tlbcam0__0/tag0/c
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/itlb0/dataram/clk
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/itlb0/dataram/address
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/itlb0/dataram/datain
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/itlb0/dataram/dataout
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/itlb0/dataram/enable
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/itlb0/dataram/write
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/itlb0/dataram/testin
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/itlb0/dataram/gnd4
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/itlb0/dataram/rena
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/itlb0/dataram/wena
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/itlb0/dataram/alt/x0/clk
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/itlb0/dataram/alt/x0/address
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/itlb0/dataram/alt/x0/datain
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/itlb0/dataram/alt/x0/dataout
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/itlb0/dataram/alt/x0/enable
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/itlb0/dataram/alt/x0/write
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/itlb0/dataram/alt/x0/agnd
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/itlb0/dataram/alt/x0/dgnd
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/itlb0/dataram/alt/x0/u0/clk1
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/itlb0/dataram/alt/x0/u0/address1
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/itlb0/dataram/alt/x0/u0/datain1
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/itlb0/dataram/alt/x0/u0/dataout1
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/itlb0/dataram/alt/x0/u0/enable1
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/itlb0/dataram/alt/x0/u0/write1
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/itlb0/dataram/alt/x0/u0/clk2
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/itlb0/dataram/alt/x0/u0/address2
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/itlb0/dataram/alt/x0/u0/datain2
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/itlb0/dataram/alt/x0/u0/dataout2
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/itlb0/dataram/alt/x0/u0/enable2
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/itlb0/dataram/alt/x0/u0/write2
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/itlb0/dataram/alt/x0/u0/u0/wren_a
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/itlb0/dataram/alt/x0/u0/u0/wren_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/itlb0/dataram/alt/x0/u0/u0/rden_a
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/itlb0/dataram/alt/x0/u0/u0/rden_b
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/itlb0/dataram/alt/x0/u0/u0/data_a
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/itlb0/dataram/alt/x0/u0/u0/data_b
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/itlb0/dataram/alt/x0/u0/u0/address_a
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/itlb0/dataram/alt/x0/u0/u0/address_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/itlb0/dataram/alt/x0/u0/u0/clock0
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/itlb0/dataram/alt/x0/u0/u0/clock1
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/itlb0/dataram/alt/x0/u0/u0/clocken0
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/itlb0/dataram/alt/x0/u0/u0/clocken1
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/itlb0/dataram/alt/x0/u0/u0/clocken2
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/itlb0/dataram/alt/x0/u0/u0/clocken3
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/itlb0/dataram/alt/x0/u0/u0/aclr0
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/itlb0/dataram/alt/x0/u0/u0/aclr1
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/itlb0/dataram/alt/x0/u0/u0/addressstall_a
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/itlb0/dataram/alt/x0/u0/u0/addressstall_b
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/itlb0/dataram/alt/x0/u0/u0/byteena_a
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/itlb0/dataram/alt/x0/u0/u0/byteena_b
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/itlb0/dataram/alt/x0/u0/u0/q_a
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/itlb0/dataram/alt/x0/u0/u0/q_b
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/itlb0/dataram/alt/x0/u0/u0/eccstatus
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/itlb0/dataram/alt/x0/u0/u0/i_data_reg_a
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/itlb0/dataram/alt/x0/u0/u0/i_data_reg_b
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/itlb0/dataram/alt/x0/u0/u0/i_q_reg_a
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/itlb0/dataram/alt/x0/u0/u0/i_q_tmp_a
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/itlb0/dataram/alt/x0/u0/u0/i_q_tmp2_a
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/itlb0/dataram/alt/x0/u0/u0/i_q_tmp_wren_a
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/itlb0/dataram/alt/x0/u0/u0/i_q_tmp2_wren_a
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/itlb0/dataram/alt/x0/u0/u0/i_q_tmp_wren_b
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/itlb0/dataram/alt/x0/u0/u0/i_q_reg_b
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/itlb0/dataram/alt/x0/u0/u0/i_q_tmp_b
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/itlb0/dataram/alt/x0/u0/u0/i_q_tmp2_b
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/itlb0/dataram/alt/x0/u0/u0/i_current_written_data_a
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/itlb0/dataram/alt/x0/u0/u0/i_original_data_a
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/itlb0/dataram/alt/x0/u0/u0/i_original_data_b
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/itlb0/dataram/alt/x0/u0/u0/i_byteena_mask_reg_a
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/itlb0/dataram/alt/x0/u0/u0/i_byteena_mask_reg_b
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/itlb0/dataram/alt/x0/u0/u0/i_byteena_mask_reg_a_out
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/itlb0/dataram/alt/x0/u0/u0/i_byteena_mask_reg_b_out
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/itlb0/dataram/alt/x0/u0/u0/i_byteena_mask_reg_a_x
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/itlb0/dataram/alt/x0/u0/u0/i_byteena_mask_reg_b_x
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/itlb0/dataram/alt/x0/u0/u0/i_byteena_mask_reg_a_out_b
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/itlb0/dataram/alt/x0/u0/u0/i_byteena_mask_reg_b_out_a
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/itlb0/dataram/alt/x0/u0/u0/i_address_reg_a
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/itlb0/dataram/alt/x0/u0/u0/i_address_reg_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/itlb0/dataram/alt/x0/u0/u0/i_wren_reg_a
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/itlb0/dataram/alt/x0/u0/u0/i_wren_reg_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/itlb0/dataram/alt/x0/u0/u0/i_rden_reg_a
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/itlb0/dataram/alt/x0/u0/u0/i_rden_reg_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/itlb0/dataram/alt/x0/u0/u0/i_read_flag_a
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/itlb0/dataram/alt/x0/u0/u0/i_read_flag_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/itlb0/dataram/alt/x0/u0/u0/i_reread_flag_a
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/itlb0/dataram/alt/x0/u0/u0/i_reread_flag_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/itlb0/dataram/alt/x0/u0/u0/i_reread_flag2_a
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/itlb0/dataram/alt/x0/u0/u0/i_reread_flag2_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/itlb0/dataram/alt/x0/u0/u0/i_write_flag_a
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/itlb0/dataram/alt/x0/u0/u0/i_write_flag_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/itlb0/dataram/alt/x0/u0/u0/i_nmram_write_a
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/itlb0/dataram/alt/x0/u0/u0/i_nmram_write_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/itlb0/dataram/alt/x0/u0/u0/i_indata_aclr_a
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/itlb0/dataram/alt/x0/u0/u0/i_address_aclr_a
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/itlb0/dataram/alt/x0/u0/u0/i_wrcontrol_aclr_a
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/itlb0/dataram/alt/x0/u0/u0/i_indata_aclr_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/itlb0/dataram/alt/x0/u0/u0/i_address_aclr_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/itlb0/dataram/alt/x0/u0/u0/i_wrcontrol_aclr_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/itlb0/dataram/alt/x0/u0/u0/i_outdata_aclr_a
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/itlb0/dataram/alt/x0/u0/u0/i_outdata_aclr_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/itlb0/dataram/alt/x0/u0/u0/i_rdcontrol_aclr_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/itlb0/dataram/alt/x0/u0/u0/i_byteena_aclr_a
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/itlb0/dataram/alt/x0/u0/u0/i_byteena_aclr_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/itlb0/dataram/alt/x0/u0/u0/good_to_go_a
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/itlb0/dataram/alt/x0/u0/u0/good_to_go_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/itlb0/dataram/alt/x0/u0/u0/i_core_clocken_a
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/itlb0/dataram/alt/x0/u0/u0/i_core_clocken_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/itlb0/dataram/alt/x0/u0/u0/i_core_clocken_b0
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/itlb0/dataram/alt/x0/u0/u0/i_core_clocken_b1
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/itlb0/dataram/alt/x0/u0/u0/i_inclocken0
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/itlb0/dataram/alt/x0/u0/u0/i_input_clocken_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/itlb0/dataram/alt/x0/u0/u0/i_outdata_clken_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/itlb0/dataram/alt/x0/u0/u0/i_outdata_clken_a
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/itlb0/dataram/alt/x0/u0/u0/default_val
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/itlb0/dataram/alt/x0/u0/u0/i_data_zero_a
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/itlb0/dataram/alt/x0/u0/u0/i_data_zero_b
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/itlb0/dataram/alt/x0/u0/u0/i_data_ones_a
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/itlb0/dataram/alt/x0/u0/u0/i_data_ones_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/itlb0/dataram/alt/x0/u0/u0/same_clock_pulse
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/itlb0/dataram/alt/x0/u0/u0/i_force_reread_a
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/itlb0/dataram/alt/x0/u0/u0/i_force_reread_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/itlb0/dataram/alt/x0/u0/u0/i_force_reread_signal_a
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/itlb0/dataram/alt/x0/u0/u0/i_force_reread_signal_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/itlb0/dataram/alt/x0/u0/u0/i_good_to_write_a
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/itlb0/dataram/alt/x0/u0/u0/i_good_to_write_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/itlb0/lru0/lru/rst
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/itlb0/lru0/lru/clk
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/itlb0/lru0/lru/lrui
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/itlb0/lru0/lru/lruo
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/itlb0/lru0/lru/c
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/itlb0/lru0/lru/r
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/itlb0/lru0/lru/lruei
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/itlb0/lru0/lru/lrueo
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/itlb0/lru0/lru/lrue0__7/l1/rst
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/itlb0/lru0/lru/lrue0__7/l1/clk
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/itlb0/lru0/lru/lrue0__7/l1/lruei
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/itlb0/lru0/lru/lrue0__7/l1/lrueo
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/itlb0/lru0/lru/lrue0__7/l1/c
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/itlb0/lru0/lru/lrue0__7/l1/r
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/itlb0/lru0/lru/lrue0__6/l1/rst
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/itlb0/lru0/lru/lrue0__6/l1/clk
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/itlb0/lru0/lru/lrue0__6/l1/lruei
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/itlb0/lru0/lru/lrue0__6/l1/lrueo
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/itlb0/lru0/lru/lrue0__6/l1/c
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/itlb0/lru0/lru/lrue0__6/l1/r
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/itlb0/lru0/lru/lrue0__5/l1/rst
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/itlb0/lru0/lru/lrue0__5/l1/clk
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/itlb0/lru0/lru/lrue0__5/l1/lruei
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/itlb0/lru0/lru/lrue0__5/l1/lrueo
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/itlb0/lru0/lru/lrue0__5/l1/c
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/itlb0/lru0/lru/lrue0__5/l1/r
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/itlb0/lru0/lru/lrue0__4/l1/rst
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/itlb0/lru0/lru/lrue0__4/l1/clk
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/itlb0/lru0/lru/lrue0__4/l1/lruei
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/itlb0/lru0/lru/lrue0__4/l1/lrueo
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/itlb0/lru0/lru/lrue0__4/l1/c
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/itlb0/lru0/lru/lrue0__4/l1/r
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/itlb0/lru0/lru/lrue0__3/l1/rst
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/itlb0/lru0/lru/lrue0__3/l1/clk
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/itlb0/lru0/lru/lrue0__3/l1/lruei
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/itlb0/lru0/lru/lrue0__3/l1/lrueo
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/itlb0/lru0/lru/lrue0__3/l1/c
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/itlb0/lru0/lru/lrue0__3/l1/r
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/itlb0/lru0/lru/lrue0__2/l1/rst
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/itlb0/lru0/lru/lrue0__2/l1/clk
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/itlb0/lru0/lru/lrue0__2/l1/lruei
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/itlb0/lru0/lru/lrue0__2/l1/lrueo
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/itlb0/lru0/lru/lrue0__2/l1/c
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/itlb0/lru0/lru/lrue0__2/l1/r
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/itlb0/lru0/lru/lrue0__1/l1/rst
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/itlb0/lru0/lru/lrue0__1/l1/clk
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/itlb0/lru0/lru/lrue0__1/l1/lruei
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/itlb0/lru0/lru/lrue0__1/l1/lrueo
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/itlb0/lru0/lru/lrue0__1/l1/c
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/itlb0/lru0/lru/lrue0__1/l1/r
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/itlb0/lru0/lru/lrue0__0/l1/rst
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/itlb0/lru0/lru/lrue0__0/l1/clk
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/itlb0/lru0/lru/lrue0__0/l1/lruei
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/itlb0/lru0/lru/lrue0__0/l1/lrueo
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/itlb0/lru0/lru/lrue0__0/l1/c
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/itlb0/lru0/lru/lrue0__0/l1/r
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/dtlb0/rst
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/dtlb0/clk
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/dtlb0/tlbi
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/dtlb0/tlbo
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/dtlb0/two
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/dtlb0/twi
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/dtlb0/c
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/dtlb0/r
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/dtlb0/tlbcami
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/dtlb0/tlbcamo
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/dtlb0/lrui
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/dtlb0/lruo
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/dtlb0/dr1_addr
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/dtlb0/dr1_datain
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/dtlb0/dr1_dataout
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/dtlb0/dr1_enable
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/dtlb0/dr1_write
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/dtlb0/tlbcam0__7/tag0/rst
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/dtlb0/tlbcam0__7/tag0/clk
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/dtlb0/tlbcam0__7/tag0/tlbcami
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/dtlb0/tlbcam0__7/tag0/tlbcamo
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/dtlb0/tlbcam0__7/tag0/r
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/dtlb0/tlbcam0__7/tag0/c
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/dtlb0/tlbcam0__6/tag0/rst
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/dtlb0/tlbcam0__6/tag0/clk
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/dtlb0/tlbcam0__6/tag0/tlbcami
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/dtlb0/tlbcam0__6/tag0/tlbcamo
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/dtlb0/tlbcam0__6/tag0/r
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/dtlb0/tlbcam0__6/tag0/c
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/dtlb0/tlbcam0__5/tag0/rst
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/dtlb0/tlbcam0__5/tag0/clk
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/dtlb0/tlbcam0__5/tag0/tlbcami
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/dtlb0/tlbcam0__5/tag0/tlbcamo
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/dtlb0/tlbcam0__5/tag0/r
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/dtlb0/tlbcam0__5/tag0/c
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/dtlb0/tlbcam0__4/tag0/rst
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/dtlb0/tlbcam0__4/tag0/clk
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/dtlb0/tlbcam0__4/tag0/tlbcami
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/dtlb0/tlbcam0__4/tag0/tlbcamo
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/dtlb0/tlbcam0__4/tag0/r
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/dtlb0/tlbcam0__4/tag0/c
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/dtlb0/tlbcam0__3/tag0/rst
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/dtlb0/tlbcam0__3/tag0/clk
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/dtlb0/tlbcam0__3/tag0/tlbcami
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/dtlb0/tlbcam0__3/tag0/tlbcamo
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/dtlb0/tlbcam0__3/tag0/r
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/dtlb0/tlbcam0__3/tag0/c
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/dtlb0/tlbcam0__2/tag0/rst
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/dtlb0/tlbcam0__2/tag0/clk
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/dtlb0/tlbcam0__2/tag0/tlbcami
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/dtlb0/tlbcam0__2/tag0/tlbcamo
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/dtlb0/tlbcam0__2/tag0/r
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/dtlb0/tlbcam0__2/tag0/c
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/dtlb0/tlbcam0__1/tag0/rst
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/dtlb0/tlbcam0__1/tag0/clk
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/dtlb0/tlbcam0__1/tag0/tlbcami
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/dtlb0/tlbcam0__1/tag0/tlbcamo
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/dtlb0/tlbcam0__1/tag0/r
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/dtlb0/tlbcam0__1/tag0/c
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/dtlb0/tlbcam0__0/tag0/rst
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/dtlb0/tlbcam0__0/tag0/clk
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/dtlb0/tlbcam0__0/tag0/tlbcami
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/dtlb0/tlbcam0__0/tag0/tlbcamo
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/dtlb0/tlbcam0__0/tag0/r
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/dtlb0/tlbcam0__0/tag0/c
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/dtlb0/dataram/clk
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/dtlb0/dataram/address
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/dtlb0/dataram/datain
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/dtlb0/dataram/dataout
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/dtlb0/dataram/enable
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/dtlb0/dataram/write
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/dtlb0/dataram/testin
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/dtlb0/dataram/gnd4
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/dtlb0/dataram/rena
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/dtlb0/dataram/wena
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/dtlb0/dataram/alt/x0/clk
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/dtlb0/dataram/alt/x0/address
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/dtlb0/dataram/alt/x0/datain
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/dtlb0/dataram/alt/x0/dataout
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/dtlb0/dataram/alt/x0/enable
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/dtlb0/dataram/alt/x0/write
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/dtlb0/dataram/alt/x0/agnd
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/dtlb0/dataram/alt/x0/dgnd
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/dtlb0/dataram/alt/x0/u0/clk1
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/dtlb0/dataram/alt/x0/u0/address1
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/dtlb0/dataram/alt/x0/u0/datain1
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/dtlb0/dataram/alt/x0/u0/dataout1
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/dtlb0/dataram/alt/x0/u0/enable1
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/dtlb0/dataram/alt/x0/u0/write1
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/dtlb0/dataram/alt/x0/u0/clk2
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/dtlb0/dataram/alt/x0/u0/address2
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/dtlb0/dataram/alt/x0/u0/datain2
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/dtlb0/dataram/alt/x0/u0/dataout2
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/dtlb0/dataram/alt/x0/u0/enable2
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/dtlb0/dataram/alt/x0/u0/write2
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/dtlb0/dataram/alt/x0/u0/u0/wren_a
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/dtlb0/dataram/alt/x0/u0/u0/wren_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/dtlb0/dataram/alt/x0/u0/u0/rden_a
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/dtlb0/dataram/alt/x0/u0/u0/rden_b
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/dtlb0/dataram/alt/x0/u0/u0/data_a
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/dtlb0/dataram/alt/x0/u0/u0/data_b
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/dtlb0/dataram/alt/x0/u0/u0/address_a
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/dtlb0/dataram/alt/x0/u0/u0/address_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/dtlb0/dataram/alt/x0/u0/u0/clock0
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/dtlb0/dataram/alt/x0/u0/u0/clock1
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/dtlb0/dataram/alt/x0/u0/u0/clocken0
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/dtlb0/dataram/alt/x0/u0/u0/clocken1
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/dtlb0/dataram/alt/x0/u0/u0/clocken2
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/dtlb0/dataram/alt/x0/u0/u0/clocken3
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/dtlb0/dataram/alt/x0/u0/u0/aclr0
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/dtlb0/dataram/alt/x0/u0/u0/aclr1
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/dtlb0/dataram/alt/x0/u0/u0/addressstall_a
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/dtlb0/dataram/alt/x0/u0/u0/addressstall_b
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/dtlb0/dataram/alt/x0/u0/u0/byteena_a
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/dtlb0/dataram/alt/x0/u0/u0/byteena_b
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/dtlb0/dataram/alt/x0/u0/u0/q_a
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/dtlb0/dataram/alt/x0/u0/u0/q_b
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/dtlb0/dataram/alt/x0/u0/u0/eccstatus
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/dtlb0/dataram/alt/x0/u0/u0/i_data_reg_a
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/dtlb0/dataram/alt/x0/u0/u0/i_data_reg_b
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/dtlb0/dataram/alt/x0/u0/u0/i_q_reg_a
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/dtlb0/dataram/alt/x0/u0/u0/i_q_tmp_a
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/dtlb0/dataram/alt/x0/u0/u0/i_q_tmp2_a
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/dtlb0/dataram/alt/x0/u0/u0/i_q_tmp_wren_a
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/dtlb0/dataram/alt/x0/u0/u0/i_q_tmp2_wren_a
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/dtlb0/dataram/alt/x0/u0/u0/i_q_tmp_wren_b
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/dtlb0/dataram/alt/x0/u0/u0/i_q_reg_b
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/dtlb0/dataram/alt/x0/u0/u0/i_q_tmp_b
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/dtlb0/dataram/alt/x0/u0/u0/i_q_tmp2_b
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/dtlb0/dataram/alt/x0/u0/u0/i_current_written_data_a
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/dtlb0/dataram/alt/x0/u0/u0/i_original_data_a
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/dtlb0/dataram/alt/x0/u0/u0/i_original_data_b
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/dtlb0/dataram/alt/x0/u0/u0/i_byteena_mask_reg_a
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/dtlb0/dataram/alt/x0/u0/u0/i_byteena_mask_reg_b
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/dtlb0/dataram/alt/x0/u0/u0/i_byteena_mask_reg_a_out
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/dtlb0/dataram/alt/x0/u0/u0/i_byteena_mask_reg_b_out
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/dtlb0/dataram/alt/x0/u0/u0/i_byteena_mask_reg_a_x
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/dtlb0/dataram/alt/x0/u0/u0/i_byteena_mask_reg_b_x
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/dtlb0/dataram/alt/x0/u0/u0/i_byteena_mask_reg_a_out_b
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/dtlb0/dataram/alt/x0/u0/u0/i_byteena_mask_reg_b_out_a
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/dtlb0/dataram/alt/x0/u0/u0/i_address_reg_a
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/dtlb0/dataram/alt/x0/u0/u0/i_address_reg_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/dtlb0/dataram/alt/x0/u0/u0/i_wren_reg_a
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/dtlb0/dataram/alt/x0/u0/u0/i_wren_reg_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/dtlb0/dataram/alt/x0/u0/u0/i_rden_reg_a
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/dtlb0/dataram/alt/x0/u0/u0/i_rden_reg_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/dtlb0/dataram/alt/x0/u0/u0/i_read_flag_a
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/dtlb0/dataram/alt/x0/u0/u0/i_read_flag_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/dtlb0/dataram/alt/x0/u0/u0/i_reread_flag_a
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/dtlb0/dataram/alt/x0/u0/u0/i_reread_flag_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/dtlb0/dataram/alt/x0/u0/u0/i_reread_flag2_a
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/dtlb0/dataram/alt/x0/u0/u0/i_reread_flag2_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/dtlb0/dataram/alt/x0/u0/u0/i_write_flag_a
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/dtlb0/dataram/alt/x0/u0/u0/i_write_flag_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/dtlb0/dataram/alt/x0/u0/u0/i_nmram_write_a
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/dtlb0/dataram/alt/x0/u0/u0/i_nmram_write_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/dtlb0/dataram/alt/x0/u0/u0/i_indata_aclr_a
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/dtlb0/dataram/alt/x0/u0/u0/i_address_aclr_a
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/dtlb0/dataram/alt/x0/u0/u0/i_wrcontrol_aclr_a
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/dtlb0/dataram/alt/x0/u0/u0/i_indata_aclr_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/dtlb0/dataram/alt/x0/u0/u0/i_address_aclr_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/dtlb0/dataram/alt/x0/u0/u0/i_wrcontrol_aclr_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/dtlb0/dataram/alt/x0/u0/u0/i_outdata_aclr_a
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/dtlb0/dataram/alt/x0/u0/u0/i_outdata_aclr_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/dtlb0/dataram/alt/x0/u0/u0/i_rdcontrol_aclr_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/dtlb0/dataram/alt/x0/u0/u0/i_byteena_aclr_a
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/dtlb0/dataram/alt/x0/u0/u0/i_byteena_aclr_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/dtlb0/dataram/alt/x0/u0/u0/good_to_go_a
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/dtlb0/dataram/alt/x0/u0/u0/good_to_go_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/dtlb0/dataram/alt/x0/u0/u0/i_core_clocken_a
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/dtlb0/dataram/alt/x0/u0/u0/i_core_clocken_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/dtlb0/dataram/alt/x0/u0/u0/i_core_clocken_b0
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/dtlb0/dataram/alt/x0/u0/u0/i_core_clocken_b1
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/dtlb0/dataram/alt/x0/u0/u0/i_inclocken0
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/dtlb0/dataram/alt/x0/u0/u0/i_input_clocken_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/dtlb0/dataram/alt/x0/u0/u0/i_outdata_clken_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/dtlb0/dataram/alt/x0/u0/u0/i_outdata_clken_a
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/dtlb0/dataram/alt/x0/u0/u0/default_val
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/dtlb0/dataram/alt/x0/u0/u0/i_data_zero_a
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/dtlb0/dataram/alt/x0/u0/u0/i_data_zero_b
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/dtlb0/dataram/alt/x0/u0/u0/i_data_ones_a
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/dtlb0/dataram/alt/x0/u0/u0/i_data_ones_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/dtlb0/dataram/alt/x0/u0/u0/same_clock_pulse
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/dtlb0/dataram/alt/x0/u0/u0/i_force_reread_a
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/dtlb0/dataram/alt/x0/u0/u0/i_force_reread_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/dtlb0/dataram/alt/x0/u0/u0/i_force_reread_signal_a
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/dtlb0/dataram/alt/x0/u0/u0/i_force_reread_signal_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/dtlb0/dataram/alt/x0/u0/u0/i_good_to_write_a
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/dtlb0/dataram/alt/x0/u0/u0/i_good_to_write_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/dtlb0/lru0/lru/rst
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/dtlb0/lru0/lru/clk
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/dtlb0/lru0/lru/lrui
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/dtlb0/lru0/lru/lruo
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/dtlb0/lru0/lru/c
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/dtlb0/lru0/lru/r
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/dtlb0/lru0/lru/lruei
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/dtlb0/lru0/lru/lrueo
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/dtlb0/lru0/lru/lrue0__7/l1/rst
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/dtlb0/lru0/lru/lrue0__7/l1/clk
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/dtlb0/lru0/lru/lrue0__7/l1/lruei
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/dtlb0/lru0/lru/lrue0__7/l1/lrueo
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/dtlb0/lru0/lru/lrue0__7/l1/c
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/dtlb0/lru0/lru/lrue0__7/l1/r
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/dtlb0/lru0/lru/lrue0__6/l1/rst
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/dtlb0/lru0/lru/lrue0__6/l1/clk
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/dtlb0/lru0/lru/lrue0__6/l1/lruei
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/dtlb0/lru0/lru/lrue0__6/l1/lrueo
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/dtlb0/lru0/lru/lrue0__6/l1/c
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/dtlb0/lru0/lru/lrue0__6/l1/r
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/dtlb0/lru0/lru/lrue0__5/l1/rst
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/dtlb0/lru0/lru/lrue0__5/l1/clk
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/dtlb0/lru0/lru/lrue0__5/l1/lruei
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/dtlb0/lru0/lru/lrue0__5/l1/lrueo
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/dtlb0/lru0/lru/lrue0__5/l1/c
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/dtlb0/lru0/lru/lrue0__5/l1/r
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/dtlb0/lru0/lru/lrue0__4/l1/rst
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/dtlb0/lru0/lru/lrue0__4/l1/clk
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/dtlb0/lru0/lru/lrue0__4/l1/lruei
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/dtlb0/lru0/lru/lrue0__4/l1/lrueo
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/dtlb0/lru0/lru/lrue0__4/l1/c
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/dtlb0/lru0/lru/lrue0__4/l1/r
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/dtlb0/lru0/lru/lrue0__3/l1/rst
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/dtlb0/lru0/lru/lrue0__3/l1/clk
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/dtlb0/lru0/lru/lrue0__3/l1/lruei
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/dtlb0/lru0/lru/lrue0__3/l1/lrueo
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/dtlb0/lru0/lru/lrue0__3/l1/c
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/dtlb0/lru0/lru/lrue0__3/l1/r
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/dtlb0/lru0/lru/lrue0__2/l1/rst
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/dtlb0/lru0/lru/lrue0__2/l1/clk
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/dtlb0/lru0/lru/lrue0__2/l1/lruei
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/dtlb0/lru0/lru/lrue0__2/l1/lrueo
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/dtlb0/lru0/lru/lrue0__2/l1/c
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/dtlb0/lru0/lru/lrue0__2/l1/r
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/dtlb0/lru0/lru/lrue0__1/l1/rst
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/dtlb0/lru0/lru/lrue0__1/l1/clk
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/dtlb0/lru0/lru/lrue0__1/l1/lruei
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/dtlb0/lru0/lru/lrue0__1/l1/lrueo
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/dtlb0/lru0/lru/lrue0__1/l1/c
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/dtlb0/lru0/lru/lrue0__1/l1/r
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/dtlb0/lru0/lru/lrue0__0/l1/rst
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/dtlb0/lru0/lru/lrue0__0/l1/clk
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/dtlb0/lru0/lru/lrue0__0/l1/lruei
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/dtlb0/lru0/lru/lrue0__0/l1/lrueo
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/dtlb0/lru0/lru/lrue0__0/l1/c
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tlbsplit0/dtlb0/lru0/lru/lrue0__0/l1/r
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tw0/rst
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tw0/clk
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tw0/mmctrl1
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tw0/twi
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tw0/two
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tw0/mcmmo
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tw0/mcmmi
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tw0/c
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/p0/m1/c0mmu/m0/tw0/r
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/rf0/wclk
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/rf0/waddr
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/rf0/wdata
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/rf0/we
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/rf0/rclk
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/rf0/raddr1
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/rf0/re1
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/rf0/rdata1
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/rf0/raddr2
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/rf0/re2
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/rf0/rdata2
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/rf0/testin
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/rf0/s1/dp/x0/rclk
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/rf0/s1/dp/x0/renable
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/rf0/s1/dp/x0/raddress
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/rf0/s1/dp/x0/dataout
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/rf0/s1/dp/x0/wclk
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/rf0/s1/dp/x0/write
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/rf0/s1/dp/x0/waddress
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/rf0/s1/dp/x0/datain
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/rf0/s1/dp/x0/testin
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/rf0/s1/dp/x0/vcc
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/rf0/s1/dp/x0/gnd
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/rf0/s1/dp/x0/vgnd
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/rf0/s1/dp/x0/diagin
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/rf0/s1/dp/x0/alt/x0/clk1
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/rf0/s1/dp/x0/alt/x0/address1
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/rf0/s1/dp/x0/alt/x0/datain1
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/rf0/s1/dp/x0/alt/x0/dataout1
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/rf0/s1/dp/x0/alt/x0/enable1
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/rf0/s1/dp/x0/alt/x0/write1
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/rf0/s1/dp/x0/alt/x0/clk2
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/rf0/s1/dp/x0/alt/x0/address2
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/rf0/s1/dp/x0/alt/x0/datain2
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/rf0/s1/dp/x0/alt/x0/dataout2
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/rf0/s1/dp/x0/alt/x0/enable2
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/rf0/s1/dp/x0/alt/x0/write2
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/rf0/s1/dp/x0/alt/x0/u0/wren_a
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/rf0/s1/dp/x0/alt/x0/u0/wren_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/rf0/s1/dp/x0/alt/x0/u0/rden_a
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/rf0/s1/dp/x0/alt/x0/u0/rden_b
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/rf0/s1/dp/x0/alt/x0/u0/data_a
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/rf0/s1/dp/x0/alt/x0/u0/data_b
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/rf0/s1/dp/x0/alt/x0/u0/address_a
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/rf0/s1/dp/x0/alt/x0/u0/address_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/rf0/s1/dp/x0/alt/x0/u0/clock0
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/rf0/s1/dp/x0/alt/x0/u0/clock1
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/rf0/s1/dp/x0/alt/x0/u0/clocken0
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/rf0/s1/dp/x0/alt/x0/u0/clocken1
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/rf0/s1/dp/x0/alt/x0/u0/clocken2
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/rf0/s1/dp/x0/alt/x0/u0/clocken3
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/rf0/s1/dp/x0/alt/x0/u0/aclr0
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/rf0/s1/dp/x0/alt/x0/u0/aclr1
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/rf0/s1/dp/x0/alt/x0/u0/addressstall_a
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/rf0/s1/dp/x0/alt/x0/u0/addressstall_b
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/rf0/s1/dp/x0/alt/x0/u0/byteena_a
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/rf0/s1/dp/x0/alt/x0/u0/byteena_b
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/rf0/s1/dp/x0/alt/x0/u0/q_a
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/rf0/s1/dp/x0/alt/x0/u0/q_b
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/rf0/s1/dp/x0/alt/x0/u0/eccstatus
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/rf0/s1/dp/x0/alt/x0/u0/i_data_reg_a
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/rf0/s1/dp/x0/alt/x0/u0/i_data_reg_b
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/rf0/s1/dp/x0/alt/x0/u0/i_q_reg_a
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/rf0/s1/dp/x0/alt/x0/u0/i_q_tmp_a
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/rf0/s1/dp/x0/alt/x0/u0/i_q_tmp2_a
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/rf0/s1/dp/x0/alt/x0/u0/i_q_tmp_wren_a
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/rf0/s1/dp/x0/alt/x0/u0/i_q_tmp2_wren_a
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/rf0/s1/dp/x0/alt/x0/u0/i_q_tmp_wren_b
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/rf0/s1/dp/x0/alt/x0/u0/i_q_reg_b
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/rf0/s1/dp/x0/alt/x0/u0/i_q_tmp_b
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/rf0/s1/dp/x0/alt/x0/u0/i_q_tmp2_b
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/rf0/s1/dp/x0/alt/x0/u0/i_current_written_data_a
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/rf0/s1/dp/x0/alt/x0/u0/i_original_data_a
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/rf0/s1/dp/x0/alt/x0/u0/i_original_data_b
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/rf0/s1/dp/x0/alt/x0/u0/i_byteena_mask_reg_a
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/rf0/s1/dp/x0/alt/x0/u0/i_byteena_mask_reg_b
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/rf0/s1/dp/x0/alt/x0/u0/i_byteena_mask_reg_a_out
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/rf0/s1/dp/x0/alt/x0/u0/i_byteena_mask_reg_b_out
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/rf0/s1/dp/x0/alt/x0/u0/i_byteena_mask_reg_a_x
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/rf0/s1/dp/x0/alt/x0/u0/i_byteena_mask_reg_b_x
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/rf0/s1/dp/x0/alt/x0/u0/i_byteena_mask_reg_a_out_b
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/rf0/s1/dp/x0/alt/x0/u0/i_byteena_mask_reg_b_out_a
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/rf0/s1/dp/x0/alt/x0/u0/i_address_reg_a
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/rf0/s1/dp/x0/alt/x0/u0/i_address_reg_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/rf0/s1/dp/x0/alt/x0/u0/i_wren_reg_a
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/rf0/s1/dp/x0/alt/x0/u0/i_wren_reg_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/rf0/s1/dp/x0/alt/x0/u0/i_rden_reg_a
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/rf0/s1/dp/x0/alt/x0/u0/i_rden_reg_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/rf0/s1/dp/x0/alt/x0/u0/i_read_flag_a
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/rf0/s1/dp/x0/alt/x0/u0/i_read_flag_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/rf0/s1/dp/x0/alt/x0/u0/i_reread_flag_a
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/rf0/s1/dp/x0/alt/x0/u0/i_reread_flag_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/rf0/s1/dp/x0/alt/x0/u0/i_reread_flag2_a
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/rf0/s1/dp/x0/alt/x0/u0/i_reread_flag2_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/rf0/s1/dp/x0/alt/x0/u0/i_write_flag_a
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/rf0/s1/dp/x0/alt/x0/u0/i_write_flag_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/rf0/s1/dp/x0/alt/x0/u0/i_nmram_write_a
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/rf0/s1/dp/x0/alt/x0/u0/i_nmram_write_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/rf0/s1/dp/x0/alt/x0/u0/i_indata_aclr_a
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/rf0/s1/dp/x0/alt/x0/u0/i_address_aclr_a
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/rf0/s1/dp/x0/alt/x0/u0/i_wrcontrol_aclr_a
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/rf0/s1/dp/x0/alt/x0/u0/i_indata_aclr_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/rf0/s1/dp/x0/alt/x0/u0/i_address_aclr_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/rf0/s1/dp/x0/alt/x0/u0/i_wrcontrol_aclr_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/rf0/s1/dp/x0/alt/x0/u0/i_outdata_aclr_a
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/rf0/s1/dp/x0/alt/x0/u0/i_outdata_aclr_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/rf0/s1/dp/x0/alt/x0/u0/i_rdcontrol_aclr_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/rf0/s1/dp/x0/alt/x0/u0/i_byteena_aclr_a
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/rf0/s1/dp/x0/alt/x0/u0/i_byteena_aclr_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/rf0/s1/dp/x0/alt/x0/u0/good_to_go_a
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/rf0/s1/dp/x0/alt/x0/u0/good_to_go_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/rf0/s1/dp/x0/alt/x0/u0/i_core_clocken_a
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/rf0/s1/dp/x0/alt/x0/u0/i_core_clocken_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/rf0/s1/dp/x0/alt/x0/u0/i_core_clocken_b0
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/rf0/s1/dp/x0/alt/x0/u0/i_core_clocken_b1
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/rf0/s1/dp/x0/alt/x0/u0/i_inclocken0
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/rf0/s1/dp/x0/alt/x0/u0/i_input_clocken_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/rf0/s1/dp/x0/alt/x0/u0/i_outdata_clken_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/rf0/s1/dp/x0/alt/x0/u0/i_outdata_clken_a
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/rf0/s1/dp/x0/alt/x0/u0/default_val
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/rf0/s1/dp/x0/alt/x0/u0/i_data_zero_a
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/rf0/s1/dp/x0/alt/x0/u0/i_data_zero_b
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/rf0/s1/dp/x0/alt/x0/u0/i_data_ones_a
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/rf0/s1/dp/x0/alt/x0/u0/i_data_ones_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/rf0/s1/dp/x0/alt/x0/u0/same_clock_pulse
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/rf0/s1/dp/x0/alt/x0/u0/i_force_reread_a
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/rf0/s1/dp/x0/alt/x0/u0/i_force_reread_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/rf0/s1/dp/x0/alt/x0/u0/i_force_reread_signal_a
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/rf0/s1/dp/x0/alt/x0/u0/i_force_reread_signal_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/rf0/s1/dp/x0/alt/x0/u0/i_good_to_write_a
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/rf0/s1/dp/x0/alt/x0/u0/i_good_to_write_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/rf0/s1/dp/x1/rclk
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/rf0/s1/dp/x1/renable
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/rf0/s1/dp/x1/raddress
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/rf0/s1/dp/x1/dataout
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/rf0/s1/dp/x1/wclk
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/rf0/s1/dp/x1/write
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/rf0/s1/dp/x1/waddress
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/rf0/s1/dp/x1/datain
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/rf0/s1/dp/x1/testin
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/rf0/s1/dp/x1/vcc
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/rf0/s1/dp/x1/gnd
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/rf0/s1/dp/x1/vgnd
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/rf0/s1/dp/x1/diagin
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/rf0/s1/dp/x1/alt/x0/clk1
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/rf0/s1/dp/x1/alt/x0/address1
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/rf0/s1/dp/x1/alt/x0/datain1
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/rf0/s1/dp/x1/alt/x0/dataout1
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/rf0/s1/dp/x1/alt/x0/enable1
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/rf0/s1/dp/x1/alt/x0/write1
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/rf0/s1/dp/x1/alt/x0/clk2
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/rf0/s1/dp/x1/alt/x0/address2
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/rf0/s1/dp/x1/alt/x0/datain2
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/rf0/s1/dp/x1/alt/x0/dataout2
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/rf0/s1/dp/x1/alt/x0/enable2
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/rf0/s1/dp/x1/alt/x0/write2
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/rf0/s1/dp/x1/alt/x0/u0/wren_a
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/rf0/s1/dp/x1/alt/x0/u0/wren_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/rf0/s1/dp/x1/alt/x0/u0/rden_a
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/rf0/s1/dp/x1/alt/x0/u0/rden_b
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/rf0/s1/dp/x1/alt/x0/u0/data_a
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/rf0/s1/dp/x1/alt/x0/u0/data_b
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/rf0/s1/dp/x1/alt/x0/u0/address_a
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/rf0/s1/dp/x1/alt/x0/u0/address_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/rf0/s1/dp/x1/alt/x0/u0/clock0
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/rf0/s1/dp/x1/alt/x0/u0/clock1
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/rf0/s1/dp/x1/alt/x0/u0/clocken0
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/rf0/s1/dp/x1/alt/x0/u0/clocken1
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/rf0/s1/dp/x1/alt/x0/u0/clocken2
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/rf0/s1/dp/x1/alt/x0/u0/clocken3
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/rf0/s1/dp/x1/alt/x0/u0/aclr0
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/rf0/s1/dp/x1/alt/x0/u0/aclr1
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/rf0/s1/dp/x1/alt/x0/u0/addressstall_a
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/rf0/s1/dp/x1/alt/x0/u0/addressstall_b
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/rf0/s1/dp/x1/alt/x0/u0/byteena_a
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/rf0/s1/dp/x1/alt/x0/u0/byteena_b
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/rf0/s1/dp/x1/alt/x0/u0/q_a
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/rf0/s1/dp/x1/alt/x0/u0/q_b
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/rf0/s1/dp/x1/alt/x0/u0/eccstatus
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/rf0/s1/dp/x1/alt/x0/u0/i_data_reg_a
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/rf0/s1/dp/x1/alt/x0/u0/i_data_reg_b
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/rf0/s1/dp/x1/alt/x0/u0/i_q_reg_a
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/rf0/s1/dp/x1/alt/x0/u0/i_q_tmp_a
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/rf0/s1/dp/x1/alt/x0/u0/i_q_tmp2_a
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/rf0/s1/dp/x1/alt/x0/u0/i_q_tmp_wren_a
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/rf0/s1/dp/x1/alt/x0/u0/i_q_tmp2_wren_a
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/rf0/s1/dp/x1/alt/x0/u0/i_q_tmp_wren_b
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/rf0/s1/dp/x1/alt/x0/u0/i_q_reg_b
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/rf0/s1/dp/x1/alt/x0/u0/i_q_tmp_b
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/rf0/s1/dp/x1/alt/x0/u0/i_q_tmp2_b
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/rf0/s1/dp/x1/alt/x0/u0/i_current_written_data_a
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/rf0/s1/dp/x1/alt/x0/u0/i_original_data_a
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/rf0/s1/dp/x1/alt/x0/u0/i_original_data_b
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/rf0/s1/dp/x1/alt/x0/u0/i_byteena_mask_reg_a
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/rf0/s1/dp/x1/alt/x0/u0/i_byteena_mask_reg_b
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/rf0/s1/dp/x1/alt/x0/u0/i_byteena_mask_reg_a_out
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/rf0/s1/dp/x1/alt/x0/u0/i_byteena_mask_reg_b_out
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/rf0/s1/dp/x1/alt/x0/u0/i_byteena_mask_reg_a_x
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/rf0/s1/dp/x1/alt/x0/u0/i_byteena_mask_reg_b_x
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/rf0/s1/dp/x1/alt/x0/u0/i_byteena_mask_reg_a_out_b
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/rf0/s1/dp/x1/alt/x0/u0/i_byteena_mask_reg_b_out_a
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/rf0/s1/dp/x1/alt/x0/u0/i_address_reg_a
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/rf0/s1/dp/x1/alt/x0/u0/i_address_reg_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/rf0/s1/dp/x1/alt/x0/u0/i_wren_reg_a
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/rf0/s1/dp/x1/alt/x0/u0/i_wren_reg_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/rf0/s1/dp/x1/alt/x0/u0/i_rden_reg_a
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/rf0/s1/dp/x1/alt/x0/u0/i_rden_reg_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/rf0/s1/dp/x1/alt/x0/u0/i_read_flag_a
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/rf0/s1/dp/x1/alt/x0/u0/i_read_flag_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/rf0/s1/dp/x1/alt/x0/u0/i_reread_flag_a
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/rf0/s1/dp/x1/alt/x0/u0/i_reread_flag_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/rf0/s1/dp/x1/alt/x0/u0/i_reread_flag2_a
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/rf0/s1/dp/x1/alt/x0/u0/i_reread_flag2_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/rf0/s1/dp/x1/alt/x0/u0/i_write_flag_a
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/rf0/s1/dp/x1/alt/x0/u0/i_write_flag_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/rf0/s1/dp/x1/alt/x0/u0/i_nmram_write_a
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/rf0/s1/dp/x1/alt/x0/u0/i_nmram_write_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/rf0/s1/dp/x1/alt/x0/u0/i_indata_aclr_a
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/rf0/s1/dp/x1/alt/x0/u0/i_address_aclr_a
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/rf0/s1/dp/x1/alt/x0/u0/i_wrcontrol_aclr_a
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/rf0/s1/dp/x1/alt/x0/u0/i_indata_aclr_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/rf0/s1/dp/x1/alt/x0/u0/i_address_aclr_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/rf0/s1/dp/x1/alt/x0/u0/i_wrcontrol_aclr_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/rf0/s1/dp/x1/alt/x0/u0/i_outdata_aclr_a
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/rf0/s1/dp/x1/alt/x0/u0/i_outdata_aclr_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/rf0/s1/dp/x1/alt/x0/u0/i_rdcontrol_aclr_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/rf0/s1/dp/x1/alt/x0/u0/i_byteena_aclr_a
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/rf0/s1/dp/x1/alt/x0/u0/i_byteena_aclr_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/rf0/s1/dp/x1/alt/x0/u0/good_to_go_a
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/rf0/s1/dp/x1/alt/x0/u0/good_to_go_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/rf0/s1/dp/x1/alt/x0/u0/i_core_clocken_a
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/rf0/s1/dp/x1/alt/x0/u0/i_core_clocken_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/rf0/s1/dp/x1/alt/x0/u0/i_core_clocken_b0
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/rf0/s1/dp/x1/alt/x0/u0/i_core_clocken_b1
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/rf0/s1/dp/x1/alt/x0/u0/i_inclocken0
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/rf0/s1/dp/x1/alt/x0/u0/i_input_clocken_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/rf0/s1/dp/x1/alt/x0/u0/i_outdata_clken_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/rf0/s1/dp/x1/alt/x0/u0/i_outdata_clken_a
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/rf0/s1/dp/x1/alt/x0/u0/default_val
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/rf0/s1/dp/x1/alt/x0/u0/i_data_zero_a
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/rf0/s1/dp/x1/alt/x0/u0/i_data_zero_b
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/rf0/s1/dp/x1/alt/x0/u0/i_data_ones_a
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/rf0/s1/dp/x1/alt/x0/u0/i_data_ones_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/rf0/s1/dp/x1/alt/x0/u0/same_clock_pulse
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/rf0/s1/dp/x1/alt/x0/u0/i_force_reread_a
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/rf0/s1/dp/x1/alt/x0/u0/i_force_reread_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/rf0/s1/dp/x1/alt/x0/u0/i_force_reread_signal_a
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/rf0/s1/dp/x1/alt/x0/u0/i_force_reread_signal_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/rf0/s1/dp/x1/alt/x0/u0/i_good_to_write_a
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/rf0/s1/dp/x1/alt/x0/u0/i_good_to_write_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/clk
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/cmem0/crami
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/cmem0/cramo
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/sclk
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/cmem0/itaddr
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/cmem0/idaddr
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/cmem0/ildaddr
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/cmem0/itdatain
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/cmem0/itdataout
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/cmem0/iddatain
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/cmem0/iddataout
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/cmem0/ildataout
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/itenable
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/idenable
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/cmem0/itwrite
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/cmem0/idwrite
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/cmem0/dtaddr
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/cmem0/dtaddr2
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/cmem0/ddaddr
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/cmem0/ldaddr
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/cmem0/dtdatain
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/cmem0/dtdatain2
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/cmem0/dtdatain3
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/cmem0/dtdatainu
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/cmem0/dtdataout
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/cmem0/dtdataout2
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/cmem0/dtdataout3
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/cmem0/dddatain
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/cmem0/dddataout
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/cmem0/lddatain
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/cmem0/ldataout
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/cmem0/dtenable
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/cmem0/dtenable2
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/cmem0/ddenable
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/cmem0/dtwrite
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/cmem0/dtwrite2
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/cmem0/dtwrite3
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/cmem0/ddwrite
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/vcc
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/gnd
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/ime/im0__0/itags0/clk
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/cmem0/ime/im0__0/itags0/address
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/cmem0/ime/im0__0/itags0/datain
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/cmem0/ime/im0__0/itags0/dataout
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/ime/im0__0/itags0/enable
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/ime/im0__0/itags0/write
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/cmem0/ime/im0__0/itags0/testin
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/cmem0/ime/im0__0/itags0/gnd4
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/ime/im0__0/itags0/rena
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/ime/im0__0/itags0/wena
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/ime/im0__0/itags0/alt/x0/clk
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/cmem0/ime/im0__0/itags0/alt/x0/address
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/cmem0/ime/im0__0/itags0/alt/x0/datain
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/cmem0/ime/im0__0/itags0/alt/x0/dataout
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/ime/im0__0/itags0/alt/x0/enable
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/ime/im0__0/itags0/alt/x0/write
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/cmem0/ime/im0__0/itags0/alt/x0/agnd
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/cmem0/ime/im0__0/itags0/alt/x0/dgnd
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/ime/im0__0/itags0/alt/x0/u0/clk1
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/cmem0/ime/im0__0/itags0/alt/x0/u0/address1
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/cmem0/ime/im0__0/itags0/alt/x0/u0/datain1
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/cmem0/ime/im0__0/itags0/alt/x0/u0/dataout1
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/ime/im0__0/itags0/alt/x0/u0/enable1
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/ime/im0__0/itags0/alt/x0/u0/write1
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/ime/im0__0/itags0/alt/x0/u0/clk2
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/cmem0/ime/im0__0/itags0/alt/x0/u0/address2
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/cmem0/ime/im0__0/itags0/alt/x0/u0/datain2
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/cmem0/ime/im0__0/itags0/alt/x0/u0/dataout2
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/ime/im0__0/itags0/alt/x0/u0/enable2
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/ime/im0__0/itags0/alt/x0/u0/write2
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/ime/im0__0/itags0/alt/x0/u0/u0/wren_a
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/ime/im0__0/itags0/alt/x0/u0/u0/wren_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/ime/im0__0/itags0/alt/x0/u0/u0/rden_a
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/ime/im0__0/itags0/alt/x0/u0/u0/rden_b
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/cmem0/ime/im0__0/itags0/alt/x0/u0/u0/data_a
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/cmem0/ime/im0__0/itags0/alt/x0/u0/u0/data_b
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/cmem0/ime/im0__0/itags0/alt/x0/u0/u0/address_a
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/cmem0/ime/im0__0/itags0/alt/x0/u0/u0/address_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/ime/im0__0/itags0/alt/x0/u0/u0/clock0
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/ime/im0__0/itags0/alt/x0/u0/u0/clock1
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/ime/im0__0/itags0/alt/x0/u0/u0/clocken0
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/ime/im0__0/itags0/alt/x0/u0/u0/clocken1
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/ime/im0__0/itags0/alt/x0/u0/u0/clocken2
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/ime/im0__0/itags0/alt/x0/u0/u0/clocken3
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/ime/im0__0/itags0/alt/x0/u0/u0/aclr0
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/ime/im0__0/itags0/alt/x0/u0/u0/aclr1
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/ime/im0__0/itags0/alt/x0/u0/u0/addressstall_a
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/ime/im0__0/itags0/alt/x0/u0/u0/addressstall_b
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/cmem0/ime/im0__0/itags0/alt/x0/u0/u0/byteena_a
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/cmem0/ime/im0__0/itags0/alt/x0/u0/u0/byteena_b
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/cmem0/ime/im0__0/itags0/alt/x0/u0/u0/q_a
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/cmem0/ime/im0__0/itags0/alt/x0/u0/u0/q_b
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/cmem0/ime/im0__0/itags0/alt/x0/u0/u0/eccstatus
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/cmem0/ime/im0__0/itags0/alt/x0/u0/u0/i_data_reg_a
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/cmem0/ime/im0__0/itags0/alt/x0/u0/u0/i_data_reg_b
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/cmem0/ime/im0__0/itags0/alt/x0/u0/u0/i_q_reg_a
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/cmem0/ime/im0__0/itags0/alt/x0/u0/u0/i_q_tmp_a
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/cmem0/ime/im0__0/itags0/alt/x0/u0/u0/i_q_tmp2_a
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/cmem0/ime/im0__0/itags0/alt/x0/u0/u0/i_q_tmp_wren_a
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/cmem0/ime/im0__0/itags0/alt/x0/u0/u0/i_q_tmp2_wren_a
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/cmem0/ime/im0__0/itags0/alt/x0/u0/u0/i_q_tmp_wren_b
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/cmem0/ime/im0__0/itags0/alt/x0/u0/u0/i_q_reg_b
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/cmem0/ime/im0__0/itags0/alt/x0/u0/u0/i_q_tmp_b
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/cmem0/ime/im0__0/itags0/alt/x0/u0/u0/i_q_tmp2_b
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/cmem0/ime/im0__0/itags0/alt/x0/u0/u0/i_current_written_data_a
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/cmem0/ime/im0__0/itags0/alt/x0/u0/u0/i_original_data_a
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/cmem0/ime/im0__0/itags0/alt/x0/u0/u0/i_original_data_b
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/cmem0/ime/im0__0/itags0/alt/x0/u0/u0/i_byteena_mask_reg_a
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/cmem0/ime/im0__0/itags0/alt/x0/u0/u0/i_byteena_mask_reg_b
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/cmem0/ime/im0__0/itags0/alt/x0/u0/u0/i_byteena_mask_reg_a_out
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/cmem0/ime/im0__0/itags0/alt/x0/u0/u0/i_byteena_mask_reg_b_out
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/cmem0/ime/im0__0/itags0/alt/x0/u0/u0/i_byteena_mask_reg_a_x
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/cmem0/ime/im0__0/itags0/alt/x0/u0/u0/i_byteena_mask_reg_b_x
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/cmem0/ime/im0__0/itags0/alt/x0/u0/u0/i_byteena_mask_reg_a_out_b
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/cmem0/ime/im0__0/itags0/alt/x0/u0/u0/i_byteena_mask_reg_b_out_a
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/cmem0/ime/im0__0/itags0/alt/x0/u0/u0/i_address_reg_a
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/cmem0/ime/im0__0/itags0/alt/x0/u0/u0/i_address_reg_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/ime/im0__0/itags0/alt/x0/u0/u0/i_wren_reg_a
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/ime/im0__0/itags0/alt/x0/u0/u0/i_wren_reg_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/ime/im0__0/itags0/alt/x0/u0/u0/i_rden_reg_a
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/ime/im0__0/itags0/alt/x0/u0/u0/i_rden_reg_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/ime/im0__0/itags0/alt/x0/u0/u0/i_read_flag_a
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/ime/im0__0/itags0/alt/x0/u0/u0/i_read_flag_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/ime/im0__0/itags0/alt/x0/u0/u0/i_reread_flag_a
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/ime/im0__0/itags0/alt/x0/u0/u0/i_reread_flag_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/ime/im0__0/itags0/alt/x0/u0/u0/i_reread_flag2_a
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/ime/im0__0/itags0/alt/x0/u0/u0/i_reread_flag2_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/ime/im0__0/itags0/alt/x0/u0/u0/i_write_flag_a
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/ime/im0__0/itags0/alt/x0/u0/u0/i_write_flag_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/ime/im0__0/itags0/alt/x0/u0/u0/i_nmram_write_a
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/ime/im0__0/itags0/alt/x0/u0/u0/i_nmram_write_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/ime/im0__0/itags0/alt/x0/u0/u0/i_indata_aclr_a
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/ime/im0__0/itags0/alt/x0/u0/u0/i_address_aclr_a
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/ime/im0__0/itags0/alt/x0/u0/u0/i_wrcontrol_aclr_a
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/ime/im0__0/itags0/alt/x0/u0/u0/i_indata_aclr_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/ime/im0__0/itags0/alt/x0/u0/u0/i_address_aclr_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/ime/im0__0/itags0/alt/x0/u0/u0/i_wrcontrol_aclr_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/ime/im0__0/itags0/alt/x0/u0/u0/i_outdata_aclr_a
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/ime/im0__0/itags0/alt/x0/u0/u0/i_outdata_aclr_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/ime/im0__0/itags0/alt/x0/u0/u0/i_rdcontrol_aclr_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/ime/im0__0/itags0/alt/x0/u0/u0/i_byteena_aclr_a
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/ime/im0__0/itags0/alt/x0/u0/u0/i_byteena_aclr_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/ime/im0__0/itags0/alt/x0/u0/u0/good_to_go_a
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/ime/im0__0/itags0/alt/x0/u0/u0/good_to_go_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/ime/im0__0/itags0/alt/x0/u0/u0/i_core_clocken_a
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/ime/im0__0/itags0/alt/x0/u0/u0/i_core_clocken_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/ime/im0__0/itags0/alt/x0/u0/u0/i_core_clocken_b0
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/ime/im0__0/itags0/alt/x0/u0/u0/i_core_clocken_b1
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/ime/im0__0/itags0/alt/x0/u0/u0/i_inclocken0
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/ime/im0__0/itags0/alt/x0/u0/u0/i_input_clocken_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/ime/im0__0/itags0/alt/x0/u0/u0/i_outdata_clken_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/ime/im0__0/itags0/alt/x0/u0/u0/i_outdata_clken_a
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/ime/im0__0/itags0/alt/x0/u0/u0/default_val
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/cmem0/ime/im0__0/itags0/alt/x0/u0/u0/i_data_zero_a
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/cmem0/ime/im0__0/itags0/alt/x0/u0/u0/i_data_zero_b
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/cmem0/ime/im0__0/itags0/alt/x0/u0/u0/i_data_ones_a
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/cmem0/ime/im0__0/itags0/alt/x0/u0/u0/i_data_ones_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/ime/im0__0/itags0/alt/x0/u0/u0/same_clock_pulse
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/ime/im0__0/itags0/alt/x0/u0/u0/i_force_reread_a
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/ime/im0__0/itags0/alt/x0/u0/u0/i_force_reread_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/ime/im0__0/itags0/alt/x0/u0/u0/i_force_reread_signal_a
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/ime/im0__0/itags0/alt/x0/u0/u0/i_force_reread_signal_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/ime/im0__0/itags0/alt/x0/u0/u0/i_good_to_write_a
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/ime/im0__0/itags0/alt/x0/u0/u0/i_good_to_write_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/ime/im0__0/idata0/clk
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/cmem0/ime/im0__0/idata0/address
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/cmem0/ime/im0__0/idata0/datain
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/cmem0/ime/im0__0/idata0/dataout
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/ime/im0__0/idata0/enable
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/ime/im0__0/idata0/write
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/cmem0/ime/im0__0/idata0/testin
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/cmem0/ime/im0__0/idata0/gnd4
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/ime/im0__0/idata0/rena
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/ime/im0__0/idata0/wena
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/ime/im0__0/idata0/alt/x0/clk
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/cmem0/ime/im0__0/idata0/alt/x0/address
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/cmem0/ime/im0__0/idata0/alt/x0/datain
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/cmem0/ime/im0__0/idata0/alt/x0/dataout
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/ime/im0__0/idata0/alt/x0/enable
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/ime/im0__0/idata0/alt/x0/write
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/cmem0/ime/im0__0/idata0/alt/x0/agnd
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/cmem0/ime/im0__0/idata0/alt/x0/dgnd
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/ime/im0__0/idata0/alt/x0/u0/clk1
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/cmem0/ime/im0__0/idata0/alt/x0/u0/address1
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/cmem0/ime/im0__0/idata0/alt/x0/u0/datain1
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/cmem0/ime/im0__0/idata0/alt/x0/u0/dataout1
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/ime/im0__0/idata0/alt/x0/u0/enable1
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/ime/im0__0/idata0/alt/x0/u0/write1
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/ime/im0__0/idata0/alt/x0/u0/clk2
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/cmem0/ime/im0__0/idata0/alt/x0/u0/address2
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/cmem0/ime/im0__0/idata0/alt/x0/u0/datain2
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/cmem0/ime/im0__0/idata0/alt/x0/u0/dataout2
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/ime/im0__0/idata0/alt/x0/u0/enable2
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/ime/im0__0/idata0/alt/x0/u0/write2
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/ime/im0__0/idata0/alt/x0/u0/u0/wren_a
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/ime/im0__0/idata0/alt/x0/u0/u0/wren_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/ime/im0__0/idata0/alt/x0/u0/u0/rden_a
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/ime/im0__0/idata0/alt/x0/u0/u0/rden_b
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/cmem0/ime/im0__0/idata0/alt/x0/u0/u0/data_a
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/cmem0/ime/im0__0/idata0/alt/x0/u0/u0/data_b
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/cmem0/ime/im0__0/idata0/alt/x0/u0/u0/address_a
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/cmem0/ime/im0__0/idata0/alt/x0/u0/u0/address_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/ime/im0__0/idata0/alt/x0/u0/u0/clock0
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/ime/im0__0/idata0/alt/x0/u0/u0/clock1
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/ime/im0__0/idata0/alt/x0/u0/u0/clocken0
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/ime/im0__0/idata0/alt/x0/u0/u0/clocken1
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/ime/im0__0/idata0/alt/x0/u0/u0/clocken2
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/ime/im0__0/idata0/alt/x0/u0/u0/clocken3
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/ime/im0__0/idata0/alt/x0/u0/u0/aclr0
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/ime/im0__0/idata0/alt/x0/u0/u0/aclr1
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/ime/im0__0/idata0/alt/x0/u0/u0/addressstall_a
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/ime/im0__0/idata0/alt/x0/u0/u0/addressstall_b
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/cmem0/ime/im0__0/idata0/alt/x0/u0/u0/byteena_a
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/cmem0/ime/im0__0/idata0/alt/x0/u0/u0/byteena_b
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/cmem0/ime/im0__0/idata0/alt/x0/u0/u0/q_a
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/cmem0/ime/im0__0/idata0/alt/x0/u0/u0/q_b
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/cmem0/ime/im0__0/idata0/alt/x0/u0/u0/eccstatus
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/cmem0/ime/im0__0/idata0/alt/x0/u0/u0/i_data_reg_a
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/cmem0/ime/im0__0/idata0/alt/x0/u0/u0/i_data_reg_b
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/cmem0/ime/im0__0/idata0/alt/x0/u0/u0/i_q_reg_a
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/cmem0/ime/im0__0/idata0/alt/x0/u0/u0/i_q_tmp_a
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/cmem0/ime/im0__0/idata0/alt/x0/u0/u0/i_q_tmp2_a
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/cmem0/ime/im0__0/idata0/alt/x0/u0/u0/i_q_tmp_wren_a
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/cmem0/ime/im0__0/idata0/alt/x0/u0/u0/i_q_tmp2_wren_a
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/cmem0/ime/im0__0/idata0/alt/x0/u0/u0/i_q_tmp_wren_b
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/cmem0/ime/im0__0/idata0/alt/x0/u0/u0/i_q_reg_b
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/cmem0/ime/im0__0/idata0/alt/x0/u0/u0/i_q_tmp_b
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/cmem0/ime/im0__0/idata0/alt/x0/u0/u0/i_q_tmp2_b
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/cmem0/ime/im0__0/idata0/alt/x0/u0/u0/i_current_written_data_a
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/cmem0/ime/im0__0/idata0/alt/x0/u0/u0/i_original_data_a
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/cmem0/ime/im0__0/idata0/alt/x0/u0/u0/i_original_data_b
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/cmem0/ime/im0__0/idata0/alt/x0/u0/u0/i_byteena_mask_reg_a
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/cmem0/ime/im0__0/idata0/alt/x0/u0/u0/i_byteena_mask_reg_b
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/cmem0/ime/im0__0/idata0/alt/x0/u0/u0/i_byteena_mask_reg_a_out
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/cmem0/ime/im0__0/idata0/alt/x0/u0/u0/i_byteena_mask_reg_b_out
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/cmem0/ime/im0__0/idata0/alt/x0/u0/u0/i_byteena_mask_reg_a_x
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/cmem0/ime/im0__0/idata0/alt/x0/u0/u0/i_byteena_mask_reg_b_x
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/cmem0/ime/im0__0/idata0/alt/x0/u0/u0/i_byteena_mask_reg_a_out_b
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/cmem0/ime/im0__0/idata0/alt/x0/u0/u0/i_byteena_mask_reg_b_out_a
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/cmem0/ime/im0__0/idata0/alt/x0/u0/u0/i_address_reg_a
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/cmem0/ime/im0__0/idata0/alt/x0/u0/u0/i_address_reg_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/ime/im0__0/idata0/alt/x0/u0/u0/i_wren_reg_a
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/ime/im0__0/idata0/alt/x0/u0/u0/i_wren_reg_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/ime/im0__0/idata0/alt/x0/u0/u0/i_rden_reg_a
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/ime/im0__0/idata0/alt/x0/u0/u0/i_rden_reg_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/ime/im0__0/idata0/alt/x0/u0/u0/i_read_flag_a
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/ime/im0__0/idata0/alt/x0/u0/u0/i_read_flag_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/ime/im0__0/idata0/alt/x0/u0/u0/i_reread_flag_a
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/ime/im0__0/idata0/alt/x0/u0/u0/i_reread_flag_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/ime/im0__0/idata0/alt/x0/u0/u0/i_reread_flag2_a
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/ime/im0__0/idata0/alt/x0/u0/u0/i_reread_flag2_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/ime/im0__0/idata0/alt/x0/u0/u0/i_write_flag_a
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/ime/im0__0/idata0/alt/x0/u0/u0/i_write_flag_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/ime/im0__0/idata0/alt/x0/u0/u0/i_nmram_write_a
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/ime/im0__0/idata0/alt/x0/u0/u0/i_nmram_write_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/ime/im0__0/idata0/alt/x0/u0/u0/i_indata_aclr_a
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/ime/im0__0/idata0/alt/x0/u0/u0/i_address_aclr_a
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/ime/im0__0/idata0/alt/x0/u0/u0/i_wrcontrol_aclr_a
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/ime/im0__0/idata0/alt/x0/u0/u0/i_indata_aclr_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/ime/im0__0/idata0/alt/x0/u0/u0/i_address_aclr_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/ime/im0__0/idata0/alt/x0/u0/u0/i_wrcontrol_aclr_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/ime/im0__0/idata0/alt/x0/u0/u0/i_outdata_aclr_a
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/ime/im0__0/idata0/alt/x0/u0/u0/i_outdata_aclr_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/ime/im0__0/idata0/alt/x0/u0/u0/i_rdcontrol_aclr_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/ime/im0__0/idata0/alt/x0/u0/u0/i_byteena_aclr_a
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/ime/im0__0/idata0/alt/x0/u0/u0/i_byteena_aclr_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/ime/im0__0/idata0/alt/x0/u0/u0/good_to_go_a
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/ime/im0__0/idata0/alt/x0/u0/u0/good_to_go_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/ime/im0__0/idata0/alt/x0/u0/u0/i_core_clocken_a
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/ime/im0__0/idata0/alt/x0/u0/u0/i_core_clocken_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/ime/im0__0/idata0/alt/x0/u0/u0/i_core_clocken_b0
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/ime/im0__0/idata0/alt/x0/u0/u0/i_core_clocken_b1
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/ime/im0__0/idata0/alt/x0/u0/u0/i_inclocken0
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/ime/im0__0/idata0/alt/x0/u0/u0/i_input_clocken_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/ime/im0__0/idata0/alt/x0/u0/u0/i_outdata_clken_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/ime/im0__0/idata0/alt/x0/u0/u0/i_outdata_clken_a
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/ime/im0__0/idata0/alt/x0/u0/u0/default_val
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/cmem0/ime/im0__0/idata0/alt/x0/u0/u0/i_data_zero_a
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/cmem0/ime/im0__0/idata0/alt/x0/u0/u0/i_data_zero_b
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/cmem0/ime/im0__0/idata0/alt/x0/u0/u0/i_data_ones_a
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/cmem0/ime/im0__0/idata0/alt/x0/u0/u0/i_data_ones_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/ime/im0__0/idata0/alt/x0/u0/u0/same_clock_pulse
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/ime/im0__0/idata0/alt/x0/u0/u0/i_force_reread_a
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/ime/im0__0/idata0/alt/x0/u0/u0/i_force_reread_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/ime/im0__0/idata0/alt/x0/u0/u0/i_force_reread_signal_a
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/ime/im0__0/idata0/alt/x0/u0/u0/i_force_reread_signal_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/ime/im0__0/idata0/alt/x0/u0/u0/i_good_to_write_a
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/ime/im0__0/idata0/alt/x0/u0/u0/i_good_to_write_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/dme/dtags1/dt1/dt0__0/dtags0/clk1
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/cmem0/dme/dtags1/dt1/dt0__0/dtags0/address1
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/cmem0/dme/dtags1/dt1/dt0__0/dtags0/datain1
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/cmem0/dme/dtags1/dt1/dt0__0/dtags0/dataout1
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/dme/dtags1/dt1/dt0__0/dtags0/enable1
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/dme/dtags1/dt1/dt0__0/dtags0/write1
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/dme/dtags1/dt1/dt0__0/dtags0/clk2
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/cmem0/dme/dtags1/dt1/dt0__0/dtags0/address2
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/cmem0/dme/dtags1/dt1/dt0__0/dtags0/datain2
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/cmem0/dme/dtags1/dt1/dt0__0/dtags0/dataout2
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/dme/dtags1/dt1/dt0__0/dtags0/enable2
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/dme/dtags1/dt1/dt0__0/dtags0/write2
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/cmem0/dme/dtags1/dt1/dt0__0/dtags0/testin
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/dme/dtags1/dt1/dt0__0/dtags0/alt/x0/clk1
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/cmem0/dme/dtags1/dt1/dt0__0/dtags0/alt/x0/address1
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/cmem0/dme/dtags1/dt1/dt0__0/dtags0/alt/x0/datain1
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/cmem0/dme/dtags1/dt1/dt0__0/dtags0/alt/x0/dataout1
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/dme/dtags1/dt1/dt0__0/dtags0/alt/x0/enable1
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/dme/dtags1/dt1/dt0__0/dtags0/alt/x0/write1
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/dme/dtags1/dt1/dt0__0/dtags0/alt/x0/clk2
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/cmem0/dme/dtags1/dt1/dt0__0/dtags0/alt/x0/address2
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/cmem0/dme/dtags1/dt1/dt0__0/dtags0/alt/x0/datain2
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/cmem0/dme/dtags1/dt1/dt0__0/dtags0/alt/x0/dataout2
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/dme/dtags1/dt1/dt0__0/dtags0/alt/x0/enable2
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/dme/dtags1/dt1/dt0__0/dtags0/alt/x0/write2
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/dme/dtags1/dt1/dt0__0/dtags0/alt/x0/u0/wren_a
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/dme/dtags1/dt1/dt0__0/dtags0/alt/x0/u0/wren_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/dme/dtags1/dt1/dt0__0/dtags0/alt/x0/u0/rden_a
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/dme/dtags1/dt1/dt0__0/dtags0/alt/x0/u0/rden_b
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/cmem0/dme/dtags1/dt1/dt0__0/dtags0/alt/x0/u0/data_a
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/cmem0/dme/dtags1/dt1/dt0__0/dtags0/alt/x0/u0/data_b
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/cmem0/dme/dtags1/dt1/dt0__0/dtags0/alt/x0/u0/address_a
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/cmem0/dme/dtags1/dt1/dt0__0/dtags0/alt/x0/u0/address_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/dme/dtags1/dt1/dt0__0/dtags0/alt/x0/u0/clock0
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/dme/dtags1/dt1/dt0__0/dtags0/alt/x0/u0/clock1
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/dme/dtags1/dt1/dt0__0/dtags0/alt/x0/u0/clocken0
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/dme/dtags1/dt1/dt0__0/dtags0/alt/x0/u0/clocken1
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/dme/dtags1/dt1/dt0__0/dtags0/alt/x0/u0/clocken2
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/dme/dtags1/dt1/dt0__0/dtags0/alt/x0/u0/clocken3
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/dme/dtags1/dt1/dt0__0/dtags0/alt/x0/u0/aclr0
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/dme/dtags1/dt1/dt0__0/dtags0/alt/x0/u0/aclr1
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/dme/dtags1/dt1/dt0__0/dtags0/alt/x0/u0/addressstall_a
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/dme/dtags1/dt1/dt0__0/dtags0/alt/x0/u0/addressstall_b
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/cmem0/dme/dtags1/dt1/dt0__0/dtags0/alt/x0/u0/byteena_a
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/cmem0/dme/dtags1/dt1/dt0__0/dtags0/alt/x0/u0/byteena_b
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/cmem0/dme/dtags1/dt1/dt0__0/dtags0/alt/x0/u0/q_a
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/cmem0/dme/dtags1/dt1/dt0__0/dtags0/alt/x0/u0/q_b
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/cmem0/dme/dtags1/dt1/dt0__0/dtags0/alt/x0/u0/eccstatus
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/cmem0/dme/dtags1/dt1/dt0__0/dtags0/alt/x0/u0/i_data_reg_a
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/cmem0/dme/dtags1/dt1/dt0__0/dtags0/alt/x0/u0/i_data_reg_b
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/cmem0/dme/dtags1/dt1/dt0__0/dtags0/alt/x0/u0/i_q_reg_a
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/cmem0/dme/dtags1/dt1/dt0__0/dtags0/alt/x0/u0/i_q_tmp_a
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/cmem0/dme/dtags1/dt1/dt0__0/dtags0/alt/x0/u0/i_q_tmp2_a
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/cmem0/dme/dtags1/dt1/dt0__0/dtags0/alt/x0/u0/i_q_tmp_wren_a
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/cmem0/dme/dtags1/dt1/dt0__0/dtags0/alt/x0/u0/i_q_tmp2_wren_a
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/cmem0/dme/dtags1/dt1/dt0__0/dtags0/alt/x0/u0/i_q_tmp_wren_b
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/cmem0/dme/dtags1/dt1/dt0__0/dtags0/alt/x0/u0/i_q_reg_b
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/cmem0/dme/dtags1/dt1/dt0__0/dtags0/alt/x0/u0/i_q_tmp_b
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/cmem0/dme/dtags1/dt1/dt0__0/dtags0/alt/x0/u0/i_q_tmp2_b
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/cmem0/dme/dtags1/dt1/dt0__0/dtags0/alt/x0/u0/i_current_written_data_a
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/cmem0/dme/dtags1/dt1/dt0__0/dtags0/alt/x0/u0/i_original_data_a
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/cmem0/dme/dtags1/dt1/dt0__0/dtags0/alt/x0/u0/i_original_data_b
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/cmem0/dme/dtags1/dt1/dt0__0/dtags0/alt/x0/u0/i_byteena_mask_reg_a
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/cmem0/dme/dtags1/dt1/dt0__0/dtags0/alt/x0/u0/i_byteena_mask_reg_b
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/cmem0/dme/dtags1/dt1/dt0__0/dtags0/alt/x0/u0/i_byteena_mask_reg_a_out
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/cmem0/dme/dtags1/dt1/dt0__0/dtags0/alt/x0/u0/i_byteena_mask_reg_b_out
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/cmem0/dme/dtags1/dt1/dt0__0/dtags0/alt/x0/u0/i_byteena_mask_reg_a_x
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/cmem0/dme/dtags1/dt1/dt0__0/dtags0/alt/x0/u0/i_byteena_mask_reg_b_x
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/cmem0/dme/dtags1/dt1/dt0__0/dtags0/alt/x0/u0/i_byteena_mask_reg_a_out_b
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/cmem0/dme/dtags1/dt1/dt0__0/dtags0/alt/x0/u0/i_byteena_mask_reg_b_out_a
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/cmem0/dme/dtags1/dt1/dt0__0/dtags0/alt/x0/u0/i_address_reg_a
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/cmem0/dme/dtags1/dt1/dt0__0/dtags0/alt/x0/u0/i_address_reg_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/dme/dtags1/dt1/dt0__0/dtags0/alt/x0/u0/i_wren_reg_a
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/dme/dtags1/dt1/dt0__0/dtags0/alt/x0/u0/i_wren_reg_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/dme/dtags1/dt1/dt0__0/dtags0/alt/x0/u0/i_rden_reg_a
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/dme/dtags1/dt1/dt0__0/dtags0/alt/x0/u0/i_rden_reg_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/dme/dtags1/dt1/dt0__0/dtags0/alt/x0/u0/i_read_flag_a
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/dme/dtags1/dt1/dt0__0/dtags0/alt/x0/u0/i_read_flag_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/dme/dtags1/dt1/dt0__0/dtags0/alt/x0/u0/i_reread_flag_a
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/dme/dtags1/dt1/dt0__0/dtags0/alt/x0/u0/i_reread_flag_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/dme/dtags1/dt1/dt0__0/dtags0/alt/x0/u0/i_reread_flag2_a
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/dme/dtags1/dt1/dt0__0/dtags0/alt/x0/u0/i_reread_flag2_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/dme/dtags1/dt1/dt0__0/dtags0/alt/x0/u0/i_write_flag_a
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/dme/dtags1/dt1/dt0__0/dtags0/alt/x0/u0/i_write_flag_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/dme/dtags1/dt1/dt0__0/dtags0/alt/x0/u0/i_nmram_write_a
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/dme/dtags1/dt1/dt0__0/dtags0/alt/x0/u0/i_nmram_write_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/dme/dtags1/dt1/dt0__0/dtags0/alt/x0/u0/i_indata_aclr_a
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/dme/dtags1/dt1/dt0__0/dtags0/alt/x0/u0/i_address_aclr_a
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/dme/dtags1/dt1/dt0__0/dtags0/alt/x0/u0/i_wrcontrol_aclr_a
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/dme/dtags1/dt1/dt0__0/dtags0/alt/x0/u0/i_indata_aclr_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/dme/dtags1/dt1/dt0__0/dtags0/alt/x0/u0/i_address_aclr_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/dme/dtags1/dt1/dt0__0/dtags0/alt/x0/u0/i_wrcontrol_aclr_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/dme/dtags1/dt1/dt0__0/dtags0/alt/x0/u0/i_outdata_aclr_a
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/dme/dtags1/dt1/dt0__0/dtags0/alt/x0/u0/i_outdata_aclr_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/dme/dtags1/dt1/dt0__0/dtags0/alt/x0/u0/i_rdcontrol_aclr_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/dme/dtags1/dt1/dt0__0/dtags0/alt/x0/u0/i_byteena_aclr_a
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/dme/dtags1/dt1/dt0__0/dtags0/alt/x0/u0/i_byteena_aclr_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/dme/dtags1/dt1/dt0__0/dtags0/alt/x0/u0/good_to_go_a
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/dme/dtags1/dt1/dt0__0/dtags0/alt/x0/u0/good_to_go_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/dme/dtags1/dt1/dt0__0/dtags0/alt/x0/u0/i_core_clocken_a
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/dme/dtags1/dt1/dt0__0/dtags0/alt/x0/u0/i_core_clocken_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/dme/dtags1/dt1/dt0__0/dtags0/alt/x0/u0/i_core_clocken_b0
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/dme/dtags1/dt1/dt0__0/dtags0/alt/x0/u0/i_core_clocken_b1
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/dme/dtags1/dt1/dt0__0/dtags0/alt/x0/u0/i_inclocken0
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/dme/dtags1/dt1/dt0__0/dtags0/alt/x0/u0/i_input_clocken_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/dme/dtags1/dt1/dt0__0/dtags0/alt/x0/u0/i_outdata_clken_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/dme/dtags1/dt1/dt0__0/dtags0/alt/x0/u0/i_outdata_clken_a
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/dme/dtags1/dt1/dt0__0/dtags0/alt/x0/u0/default_val
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/cmem0/dme/dtags1/dt1/dt0__0/dtags0/alt/x0/u0/i_data_zero_a
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/cmem0/dme/dtags1/dt1/dt0__0/dtags0/alt/x0/u0/i_data_zero_b
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/cmem0/dme/dtags1/dt1/dt0__0/dtags0/alt/x0/u0/i_data_ones_a
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/cmem0/dme/dtags1/dt1/dt0__0/dtags0/alt/x0/u0/i_data_ones_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/dme/dtags1/dt1/dt0__0/dtags0/alt/x0/u0/same_clock_pulse
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/dme/dtags1/dt1/dt0__0/dtags0/alt/x0/u0/i_force_reread_a
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/dme/dtags1/dt1/dt0__0/dtags0/alt/x0/u0/i_force_reread_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/dme/dtags1/dt1/dt0__0/dtags0/alt/x0/u0/i_force_reread_signal_a
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/dme/dtags1/dt1/dt0__0/dtags0/alt/x0/u0/i_force_reread_signal_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/dme/dtags1/dt1/dt0__0/dtags0/alt/x0/u0/i_good_to_write_a
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/dme/dtags1/dt1/dt0__0/dtags0/alt/x0/u0/i_good_to_write_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/dme/dd0__0/ddata0/clk
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/cmem0/dme/dd0__0/ddata0/address
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/cmem0/dme/dd0__0/ddata0/datain
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/cmem0/dme/dd0__0/ddata0/dataout
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/dme/dd0__0/ddata0/enable
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/dme/dd0__0/ddata0/write
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/cmem0/dme/dd0__0/ddata0/testin
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/cmem0/dme/dd0__0/ddata0/gnd4
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/dme/dd0__0/ddata0/rena
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/dme/dd0__0/ddata0/wena
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/dme/dd0__0/ddata0/alt/x0/clk
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/cmem0/dme/dd0__0/ddata0/alt/x0/address
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/cmem0/dme/dd0__0/ddata0/alt/x0/datain
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/cmem0/dme/dd0__0/ddata0/alt/x0/dataout
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/dme/dd0__0/ddata0/alt/x0/enable
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/dme/dd0__0/ddata0/alt/x0/write
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/cmem0/dme/dd0__0/ddata0/alt/x0/agnd
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/cmem0/dme/dd0__0/ddata0/alt/x0/dgnd
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/dme/dd0__0/ddata0/alt/x0/u0/clk1
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/cmem0/dme/dd0__0/ddata0/alt/x0/u0/address1
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/cmem0/dme/dd0__0/ddata0/alt/x0/u0/datain1
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/cmem0/dme/dd0__0/ddata0/alt/x0/u0/dataout1
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/dme/dd0__0/ddata0/alt/x0/u0/enable1
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/dme/dd0__0/ddata0/alt/x0/u0/write1
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/dme/dd0__0/ddata0/alt/x0/u0/clk2
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/cmem0/dme/dd0__0/ddata0/alt/x0/u0/address2
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/cmem0/dme/dd0__0/ddata0/alt/x0/u0/datain2
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/cmem0/dme/dd0__0/ddata0/alt/x0/u0/dataout2
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/dme/dd0__0/ddata0/alt/x0/u0/enable2
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/dme/dd0__0/ddata0/alt/x0/u0/write2
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/dme/dd0__0/ddata0/alt/x0/u0/u0/wren_a
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/dme/dd0__0/ddata0/alt/x0/u0/u0/wren_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/dme/dd0__0/ddata0/alt/x0/u0/u0/rden_a
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/dme/dd0__0/ddata0/alt/x0/u0/u0/rden_b
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/cmem0/dme/dd0__0/ddata0/alt/x0/u0/u0/data_a
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/cmem0/dme/dd0__0/ddata0/alt/x0/u0/u0/data_b
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/cmem0/dme/dd0__0/ddata0/alt/x0/u0/u0/address_a
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/cmem0/dme/dd0__0/ddata0/alt/x0/u0/u0/address_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/dme/dd0__0/ddata0/alt/x0/u0/u0/clock0
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/dme/dd0__0/ddata0/alt/x0/u0/u0/clock1
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/dme/dd0__0/ddata0/alt/x0/u0/u0/clocken0
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/dme/dd0__0/ddata0/alt/x0/u0/u0/clocken1
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/dme/dd0__0/ddata0/alt/x0/u0/u0/clocken2
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/dme/dd0__0/ddata0/alt/x0/u0/u0/clocken3
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/dme/dd0__0/ddata0/alt/x0/u0/u0/aclr0
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/dme/dd0__0/ddata0/alt/x0/u0/u0/aclr1
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/dme/dd0__0/ddata0/alt/x0/u0/u0/addressstall_a
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/dme/dd0__0/ddata0/alt/x0/u0/u0/addressstall_b
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/cmem0/dme/dd0__0/ddata0/alt/x0/u0/u0/byteena_a
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/cmem0/dme/dd0__0/ddata0/alt/x0/u0/u0/byteena_b
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/cmem0/dme/dd0__0/ddata0/alt/x0/u0/u0/q_a
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/cmem0/dme/dd0__0/ddata0/alt/x0/u0/u0/q_b
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/cmem0/dme/dd0__0/ddata0/alt/x0/u0/u0/eccstatus
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/cmem0/dme/dd0__0/ddata0/alt/x0/u0/u0/i_data_reg_a
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/cmem0/dme/dd0__0/ddata0/alt/x0/u0/u0/i_data_reg_b
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/cmem0/dme/dd0__0/ddata0/alt/x0/u0/u0/i_q_reg_a
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/cmem0/dme/dd0__0/ddata0/alt/x0/u0/u0/i_q_tmp_a
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/cmem0/dme/dd0__0/ddata0/alt/x0/u0/u0/i_q_tmp2_a
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/cmem0/dme/dd0__0/ddata0/alt/x0/u0/u0/i_q_tmp_wren_a
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/cmem0/dme/dd0__0/ddata0/alt/x0/u0/u0/i_q_tmp2_wren_a
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/cmem0/dme/dd0__0/ddata0/alt/x0/u0/u0/i_q_tmp_wren_b
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/cmem0/dme/dd0__0/ddata0/alt/x0/u0/u0/i_q_reg_b
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/cmem0/dme/dd0__0/ddata0/alt/x0/u0/u0/i_q_tmp_b
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/cmem0/dme/dd0__0/ddata0/alt/x0/u0/u0/i_q_tmp2_b
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/cmem0/dme/dd0__0/ddata0/alt/x0/u0/u0/i_current_written_data_a
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/cmem0/dme/dd0__0/ddata0/alt/x0/u0/u0/i_original_data_a
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/cmem0/dme/dd0__0/ddata0/alt/x0/u0/u0/i_original_data_b
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/cmem0/dme/dd0__0/ddata0/alt/x0/u0/u0/i_byteena_mask_reg_a
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/cmem0/dme/dd0__0/ddata0/alt/x0/u0/u0/i_byteena_mask_reg_b
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/cmem0/dme/dd0__0/ddata0/alt/x0/u0/u0/i_byteena_mask_reg_a_out
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/cmem0/dme/dd0__0/ddata0/alt/x0/u0/u0/i_byteena_mask_reg_b_out
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/cmem0/dme/dd0__0/ddata0/alt/x0/u0/u0/i_byteena_mask_reg_a_x
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/cmem0/dme/dd0__0/ddata0/alt/x0/u0/u0/i_byteena_mask_reg_b_x
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/cmem0/dme/dd0__0/ddata0/alt/x0/u0/u0/i_byteena_mask_reg_a_out_b
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/cmem0/dme/dd0__0/ddata0/alt/x0/u0/u0/i_byteena_mask_reg_b_out_a
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/cmem0/dme/dd0__0/ddata0/alt/x0/u0/u0/i_address_reg_a
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/cmem0/dme/dd0__0/ddata0/alt/x0/u0/u0/i_address_reg_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/dme/dd0__0/ddata0/alt/x0/u0/u0/i_wren_reg_a
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/dme/dd0__0/ddata0/alt/x0/u0/u0/i_wren_reg_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/dme/dd0__0/ddata0/alt/x0/u0/u0/i_rden_reg_a
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/dme/dd0__0/ddata0/alt/x0/u0/u0/i_rden_reg_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/dme/dd0__0/ddata0/alt/x0/u0/u0/i_read_flag_a
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/dme/dd0__0/ddata0/alt/x0/u0/u0/i_read_flag_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/dme/dd0__0/ddata0/alt/x0/u0/u0/i_reread_flag_a
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/dme/dd0__0/ddata0/alt/x0/u0/u0/i_reread_flag_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/dme/dd0__0/ddata0/alt/x0/u0/u0/i_reread_flag2_a
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/dme/dd0__0/ddata0/alt/x0/u0/u0/i_reread_flag2_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/dme/dd0__0/ddata0/alt/x0/u0/u0/i_write_flag_a
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/dme/dd0__0/ddata0/alt/x0/u0/u0/i_write_flag_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/dme/dd0__0/ddata0/alt/x0/u0/u0/i_nmram_write_a
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/dme/dd0__0/ddata0/alt/x0/u0/u0/i_nmram_write_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/dme/dd0__0/ddata0/alt/x0/u0/u0/i_indata_aclr_a
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/dme/dd0__0/ddata0/alt/x0/u0/u0/i_address_aclr_a
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/dme/dd0__0/ddata0/alt/x0/u0/u0/i_wrcontrol_aclr_a
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/dme/dd0__0/ddata0/alt/x0/u0/u0/i_indata_aclr_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/dme/dd0__0/ddata0/alt/x0/u0/u0/i_address_aclr_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/dme/dd0__0/ddata0/alt/x0/u0/u0/i_wrcontrol_aclr_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/dme/dd0__0/ddata0/alt/x0/u0/u0/i_outdata_aclr_a
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/dme/dd0__0/ddata0/alt/x0/u0/u0/i_outdata_aclr_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/dme/dd0__0/ddata0/alt/x0/u0/u0/i_rdcontrol_aclr_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/dme/dd0__0/ddata0/alt/x0/u0/u0/i_byteena_aclr_a
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/dme/dd0__0/ddata0/alt/x0/u0/u0/i_byteena_aclr_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/dme/dd0__0/ddata0/alt/x0/u0/u0/good_to_go_a
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/dme/dd0__0/ddata0/alt/x0/u0/u0/good_to_go_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/dme/dd0__0/ddata0/alt/x0/u0/u0/i_core_clocken_a
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/dme/dd0__0/ddata0/alt/x0/u0/u0/i_core_clocken_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/dme/dd0__0/ddata0/alt/x0/u0/u0/i_core_clocken_b0
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/dme/dd0__0/ddata0/alt/x0/u0/u0/i_core_clocken_b1
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/dme/dd0__0/ddata0/alt/x0/u0/u0/i_inclocken0
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/dme/dd0__0/ddata0/alt/x0/u0/u0/i_input_clocken_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/dme/dd0__0/ddata0/alt/x0/u0/u0/i_outdata_clken_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/dme/dd0__0/ddata0/alt/x0/u0/u0/i_outdata_clken_a
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/dme/dd0__0/ddata0/alt/x0/u0/u0/default_val
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/cmem0/dme/dd0__0/ddata0/alt/x0/u0/u0/i_data_zero_a
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/cmem0/dme/dd0__0/ddata0/alt/x0/u0/u0/i_data_zero_b
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/cmem0/dme/dd0__0/ddata0/alt/x0/u0/u0/i_data_ones_a
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/cmem0/dme/dd0__0/ddata0/alt/x0/u0/u0/i_data_ones_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/dme/dd0__0/ddata0/alt/x0/u0/u0/same_clock_pulse
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/dme/dd0__0/ddata0/alt/x0/u0/u0/i_force_reread_a
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/dme/dd0__0/ddata0/alt/x0/u0/u0/i_force_reread_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/dme/dd0__0/ddata0/alt/x0/u0/u0/i_force_reread_signal_a
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/dme/dd0__0/ddata0/alt/x0/u0/u0/i_force_reread_signal_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/dme/dd0__0/ddata0/alt/x0/u0/u0/i_good_to_write_a
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/cmem0/dme/dd0__0/ddata0/alt/x0/u0/u0/i_good_to_write_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/clk
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/di
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/do
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/enable
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/clk
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/address
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/datain
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/dataout
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/enable
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/write
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/testin
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/nos64/x0/clk
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/nos64/x0/address
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/nos64/x0/datain
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/nos64/x0/dataout
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/nos64/x0/enable
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/nos64/x0/write
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/nos64/x0/testin
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/nos64/x0/gnd4
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/nos64/x0/rena
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/nos64/x0/wena
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/nos64/x0/alt/x0/clk
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/nos64/x0/alt/x0/address
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/nos64/x0/alt/x0/datain
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/nos64/x0/alt/x0/dataout
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/nos64/x0/alt/x0/enable
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/nos64/x0/alt/x0/write
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/nos64/x0/alt/x0/agnd
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/nos64/x0/alt/x0/dgnd
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/nos64/x0/alt/x0/u0/clk1
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/nos64/x0/alt/x0/u0/address1
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/nos64/x0/alt/x0/u0/datain1
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/nos64/x0/alt/x0/u0/dataout1
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/nos64/x0/alt/x0/u0/enable1
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/nos64/x0/alt/x0/u0/write1
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/nos64/x0/alt/x0/u0/clk2
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/nos64/x0/alt/x0/u0/address2
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/nos64/x0/alt/x0/u0/datain2
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/nos64/x0/alt/x0/u0/dataout2
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/nos64/x0/alt/x0/u0/enable2
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/nos64/x0/alt/x0/u0/write2
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/nos64/x0/alt/x0/u0/u0/wren_a
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/nos64/x0/alt/x0/u0/u0/wren_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/nos64/x0/alt/x0/u0/u0/rden_a
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/nos64/x0/alt/x0/u0/u0/rden_b
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/nos64/x0/alt/x0/u0/u0/data_a
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/nos64/x0/alt/x0/u0/u0/data_b
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/nos64/x0/alt/x0/u0/u0/address_a
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/nos64/x0/alt/x0/u0/u0/address_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/nos64/x0/alt/x0/u0/u0/clock0
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/nos64/x0/alt/x0/u0/u0/clock1
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/nos64/x0/alt/x0/u0/u0/clocken0
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/nos64/x0/alt/x0/u0/u0/clocken1
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/nos64/x0/alt/x0/u0/u0/clocken2
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/nos64/x0/alt/x0/u0/u0/clocken3
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/nos64/x0/alt/x0/u0/u0/aclr0
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/nos64/x0/alt/x0/u0/u0/aclr1
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/nos64/x0/alt/x0/u0/u0/addressstall_a
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/nos64/x0/alt/x0/u0/u0/addressstall_b
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/nos64/x0/alt/x0/u0/u0/byteena_a
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/nos64/x0/alt/x0/u0/u0/byteena_b
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/nos64/x0/alt/x0/u0/u0/q_a
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/nos64/x0/alt/x0/u0/u0/q_b
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/nos64/x0/alt/x0/u0/u0/eccstatus
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/nos64/x0/alt/x0/u0/u0/i_data_reg_a
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/nos64/x0/alt/x0/u0/u0/i_data_reg_b
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/nos64/x0/alt/x0/u0/u0/i_q_reg_a
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/nos64/x0/alt/x0/u0/u0/i_q_tmp_a
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/nos64/x0/alt/x0/u0/u0/i_q_tmp2_a
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/nos64/x0/alt/x0/u0/u0/i_q_tmp_wren_a
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/nos64/x0/alt/x0/u0/u0/i_q_tmp2_wren_a
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/nos64/x0/alt/x0/u0/u0/i_q_tmp_wren_b
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/nos64/x0/alt/x0/u0/u0/i_q_reg_b
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/nos64/x0/alt/x0/u0/u0/i_q_tmp_b
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/nos64/x0/alt/x0/u0/u0/i_q_tmp2_b
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/nos64/x0/alt/x0/u0/u0/i_current_written_data_a
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/nos64/x0/alt/x0/u0/u0/i_original_data_a
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/nos64/x0/alt/x0/u0/u0/i_original_data_b
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/nos64/x0/alt/x0/u0/u0/i_byteena_mask_reg_a
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/nos64/x0/alt/x0/u0/u0/i_byteena_mask_reg_b
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/nos64/x0/alt/x0/u0/u0/i_byteena_mask_reg_a_out
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/nos64/x0/alt/x0/u0/u0/i_byteena_mask_reg_b_out
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/nos64/x0/alt/x0/u0/u0/i_byteena_mask_reg_a_x
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/nos64/x0/alt/x0/u0/u0/i_byteena_mask_reg_b_x
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/nos64/x0/alt/x0/u0/u0/i_byteena_mask_reg_a_out_b
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/nos64/x0/alt/x0/u0/u0/i_byteena_mask_reg_b_out_a
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/nos64/x0/alt/x0/u0/u0/i_address_reg_a
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/nos64/x0/alt/x0/u0/u0/i_address_reg_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/nos64/x0/alt/x0/u0/u0/i_wren_reg_a
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/nos64/x0/alt/x0/u0/u0/i_wren_reg_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/nos64/x0/alt/x0/u0/u0/i_rden_reg_a
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/nos64/x0/alt/x0/u0/u0/i_rden_reg_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/nos64/x0/alt/x0/u0/u0/i_read_flag_a
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/nos64/x0/alt/x0/u0/u0/i_read_flag_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/nos64/x0/alt/x0/u0/u0/i_reread_flag_a
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/nos64/x0/alt/x0/u0/u0/i_reread_flag_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/nos64/x0/alt/x0/u0/u0/i_reread_flag2_a
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/nos64/x0/alt/x0/u0/u0/i_reread_flag2_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/nos64/x0/alt/x0/u0/u0/i_write_flag_a
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/nos64/x0/alt/x0/u0/u0/i_write_flag_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/nos64/x0/alt/x0/u0/u0/i_nmram_write_a
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/nos64/x0/alt/x0/u0/u0/i_nmram_write_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/nos64/x0/alt/x0/u0/u0/i_indata_aclr_a
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/nos64/x0/alt/x0/u0/u0/i_address_aclr_a
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/nos64/x0/alt/x0/u0/u0/i_wrcontrol_aclr_a
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/nos64/x0/alt/x0/u0/u0/i_indata_aclr_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/nos64/x0/alt/x0/u0/u0/i_address_aclr_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/nos64/x0/alt/x0/u0/u0/i_wrcontrol_aclr_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/nos64/x0/alt/x0/u0/u0/i_outdata_aclr_a
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/nos64/x0/alt/x0/u0/u0/i_outdata_aclr_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/nos64/x0/alt/x0/u0/u0/i_rdcontrol_aclr_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/nos64/x0/alt/x0/u0/u0/i_byteena_aclr_a
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/nos64/x0/alt/x0/u0/u0/i_byteena_aclr_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/nos64/x0/alt/x0/u0/u0/good_to_go_a
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/nos64/x0/alt/x0/u0/u0/good_to_go_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/nos64/x0/alt/x0/u0/u0/i_core_clocken_a
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/nos64/x0/alt/x0/u0/u0/i_core_clocken_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/nos64/x0/alt/x0/u0/u0/i_core_clocken_b0
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/nos64/x0/alt/x0/u0/u0/i_core_clocken_b1
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/nos64/x0/alt/x0/u0/u0/i_inclocken0
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/nos64/x0/alt/x0/u0/u0/i_input_clocken_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/nos64/x0/alt/x0/u0/u0/i_outdata_clken_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/nos64/x0/alt/x0/u0/u0/i_outdata_clken_a
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/nos64/x0/alt/x0/u0/u0/default_val
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/nos64/x0/alt/x0/u0/u0/i_data_zero_a
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/nos64/x0/alt/x0/u0/u0/i_data_zero_b
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/nos64/x0/alt/x0/u0/u0/i_data_ones_a
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/nos64/x0/alt/x0/u0/u0/i_data_ones_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/nos64/x0/alt/x0/u0/u0/same_clock_pulse
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/nos64/x0/alt/x0/u0/u0/i_force_reread_a
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/nos64/x0/alt/x0/u0/u0/i_force_reread_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/nos64/x0/alt/x0/u0/u0/i_force_reread_signal_a
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/nos64/x0/alt/x0/u0/u0/i_force_reread_signal_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/nos64/x0/alt/x0/u0/u0/i_good_to_write_a
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/nos64/x0/alt/x0/u0/u0/i_good_to_write_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/nos64/x1/clk
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/nos64/x1/address
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/nos64/x1/datain
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/nos64/x1/dataout
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/nos64/x1/enable
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/nos64/x1/write
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/nos64/x1/testin
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/nos64/x1/gnd4
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/nos64/x1/rena
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/nos64/x1/wena
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/nos64/x1/alt/x0/clk
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/nos64/x1/alt/x0/address
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/nos64/x1/alt/x0/datain
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/nos64/x1/alt/x0/dataout
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/nos64/x1/alt/x0/enable
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/nos64/x1/alt/x0/write
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/nos64/x1/alt/x0/agnd
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/nos64/x1/alt/x0/dgnd
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/nos64/x1/alt/x0/u0/clk1
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/nos64/x1/alt/x0/u0/address1
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/nos64/x1/alt/x0/u0/datain1
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/nos64/x1/alt/x0/u0/dataout1
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/nos64/x1/alt/x0/u0/enable1
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/nos64/x1/alt/x0/u0/write1
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/nos64/x1/alt/x0/u0/clk2
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/nos64/x1/alt/x0/u0/address2
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/nos64/x1/alt/x0/u0/datain2
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/nos64/x1/alt/x0/u0/dataout2
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/nos64/x1/alt/x0/u0/enable2
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/nos64/x1/alt/x0/u0/write2
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/nos64/x1/alt/x0/u0/u0/wren_a
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/nos64/x1/alt/x0/u0/u0/wren_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/nos64/x1/alt/x0/u0/u0/rden_a
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/nos64/x1/alt/x0/u0/u0/rden_b
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/nos64/x1/alt/x0/u0/u0/data_a
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/nos64/x1/alt/x0/u0/u0/data_b
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/nos64/x1/alt/x0/u0/u0/address_a
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/nos64/x1/alt/x0/u0/u0/address_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/nos64/x1/alt/x0/u0/u0/clock0
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/nos64/x1/alt/x0/u0/u0/clock1
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/nos64/x1/alt/x0/u0/u0/clocken0
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/nos64/x1/alt/x0/u0/u0/clocken1
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/nos64/x1/alt/x0/u0/u0/clocken2
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/nos64/x1/alt/x0/u0/u0/clocken3
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/nos64/x1/alt/x0/u0/u0/aclr0
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/nos64/x1/alt/x0/u0/u0/aclr1
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/nos64/x1/alt/x0/u0/u0/addressstall_a
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/nos64/x1/alt/x0/u0/u0/addressstall_b
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/nos64/x1/alt/x0/u0/u0/byteena_a
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/nos64/x1/alt/x0/u0/u0/byteena_b
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/nos64/x1/alt/x0/u0/u0/q_a
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/nos64/x1/alt/x0/u0/u0/q_b
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/nos64/x1/alt/x0/u0/u0/eccstatus
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/nos64/x1/alt/x0/u0/u0/i_data_reg_a
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/nos64/x1/alt/x0/u0/u0/i_data_reg_b
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/nos64/x1/alt/x0/u0/u0/i_q_reg_a
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/nos64/x1/alt/x0/u0/u0/i_q_tmp_a
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/nos64/x1/alt/x0/u0/u0/i_q_tmp2_a
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/nos64/x1/alt/x0/u0/u0/i_q_tmp_wren_a
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/nos64/x1/alt/x0/u0/u0/i_q_tmp2_wren_a
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/nos64/x1/alt/x0/u0/u0/i_q_tmp_wren_b
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/nos64/x1/alt/x0/u0/u0/i_q_reg_b
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/nos64/x1/alt/x0/u0/u0/i_q_tmp_b
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/nos64/x1/alt/x0/u0/u0/i_q_tmp2_b
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/nos64/x1/alt/x0/u0/u0/i_current_written_data_a
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/nos64/x1/alt/x0/u0/u0/i_original_data_a
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/nos64/x1/alt/x0/u0/u0/i_original_data_b
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/nos64/x1/alt/x0/u0/u0/i_byteena_mask_reg_a
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/nos64/x1/alt/x0/u0/u0/i_byteena_mask_reg_b
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/nos64/x1/alt/x0/u0/u0/i_byteena_mask_reg_a_out
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/nos64/x1/alt/x0/u0/u0/i_byteena_mask_reg_b_out
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/nos64/x1/alt/x0/u0/u0/i_byteena_mask_reg_a_x
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/nos64/x1/alt/x0/u0/u0/i_byteena_mask_reg_b_x
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/nos64/x1/alt/x0/u0/u0/i_byteena_mask_reg_a_out_b
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/nos64/x1/alt/x0/u0/u0/i_byteena_mask_reg_b_out_a
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/nos64/x1/alt/x0/u0/u0/i_address_reg_a
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/nos64/x1/alt/x0/u0/u0/i_address_reg_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/nos64/x1/alt/x0/u0/u0/i_wren_reg_a
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/nos64/x1/alt/x0/u0/u0/i_wren_reg_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/nos64/x1/alt/x0/u0/u0/i_rden_reg_a
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/nos64/x1/alt/x0/u0/u0/i_rden_reg_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/nos64/x1/alt/x0/u0/u0/i_read_flag_a
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/nos64/x1/alt/x0/u0/u0/i_read_flag_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/nos64/x1/alt/x0/u0/u0/i_reread_flag_a
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/nos64/x1/alt/x0/u0/u0/i_reread_flag_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/nos64/x1/alt/x0/u0/u0/i_reread_flag2_a
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/nos64/x1/alt/x0/u0/u0/i_reread_flag2_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/nos64/x1/alt/x0/u0/u0/i_write_flag_a
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/nos64/x1/alt/x0/u0/u0/i_write_flag_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/nos64/x1/alt/x0/u0/u0/i_nmram_write_a
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/nos64/x1/alt/x0/u0/u0/i_nmram_write_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/nos64/x1/alt/x0/u0/u0/i_indata_aclr_a
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/nos64/x1/alt/x0/u0/u0/i_address_aclr_a
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/nos64/x1/alt/x0/u0/u0/i_wrcontrol_aclr_a
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/nos64/x1/alt/x0/u0/u0/i_indata_aclr_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/nos64/x1/alt/x0/u0/u0/i_address_aclr_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/nos64/x1/alt/x0/u0/u0/i_wrcontrol_aclr_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/nos64/x1/alt/x0/u0/u0/i_outdata_aclr_a
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/nos64/x1/alt/x0/u0/u0/i_outdata_aclr_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/nos64/x1/alt/x0/u0/u0/i_rdcontrol_aclr_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/nos64/x1/alt/x0/u0/u0/i_byteena_aclr_a
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/nos64/x1/alt/x0/u0/u0/i_byteena_aclr_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/nos64/x1/alt/x0/u0/u0/good_to_go_a
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/nos64/x1/alt/x0/u0/u0/good_to_go_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/nos64/x1/alt/x0/u0/u0/i_core_clocken_a
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/nos64/x1/alt/x0/u0/u0/i_core_clocken_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/nos64/x1/alt/x0/u0/u0/i_core_clocken_b0
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/nos64/x1/alt/x0/u0/u0/i_core_clocken_b1
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/nos64/x1/alt/x0/u0/u0/i_inclocken0
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/nos64/x1/alt/x0/u0/u0/i_input_clocken_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/nos64/x1/alt/x0/u0/u0/i_outdata_clken_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/nos64/x1/alt/x0/u0/u0/i_outdata_clken_a
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/nos64/x1/alt/x0/u0/u0/default_val
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/nos64/x1/alt/x0/u0/u0/i_data_zero_a
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/nos64/x1/alt/x0/u0/u0/i_data_zero_b
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/nos64/x1/alt/x0/u0/u0/i_data_ones_a
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/nos64/x1/alt/x0/u0/u0/i_data_ones_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/nos64/x1/alt/x0/u0/u0/same_clock_pulse
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/nos64/x1/alt/x0/u0/u0/i_force_reread_a
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/nos64/x1/alt/x0/u0/u0/i_force_reread_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/nos64/x1/alt/x0/u0/u0/i_force_reread_signal_a
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/nos64/x1/alt/x0/u0/u0/i_force_reread_signal_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/nos64/x1/alt/x0/u0/u0/i_good_to_write_a
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__0/ram0/nos64/x1/alt/x0/u0/u0/i_good_to_write_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/clk
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/address
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/datain
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/dataout
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/enable
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/write
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/testin
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/nos64/x0/clk
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/nos64/x0/address
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/nos64/x0/datain
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/nos64/x0/dataout
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/nos64/x0/enable
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/nos64/x0/write
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/nos64/x0/testin
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/nos64/x0/gnd4
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/nos64/x0/rena
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/nos64/x0/wena
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/nos64/x0/alt/x0/clk
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/nos64/x0/alt/x0/address
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/nos64/x0/alt/x0/datain
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/nos64/x0/alt/x0/dataout
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/nos64/x0/alt/x0/enable
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/nos64/x0/alt/x0/write
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/nos64/x0/alt/x0/agnd
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/nos64/x0/alt/x0/dgnd
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/nos64/x0/alt/x0/u0/clk1
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/nos64/x0/alt/x0/u0/address1
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/nos64/x0/alt/x0/u0/datain1
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/nos64/x0/alt/x0/u0/dataout1
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/nos64/x0/alt/x0/u0/enable1
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/nos64/x0/alt/x0/u0/write1
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/nos64/x0/alt/x0/u0/clk2
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/nos64/x0/alt/x0/u0/address2
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/nos64/x0/alt/x0/u0/datain2
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/nos64/x0/alt/x0/u0/dataout2
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/nos64/x0/alt/x0/u0/enable2
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/nos64/x0/alt/x0/u0/write2
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/nos64/x0/alt/x0/u0/u0/wren_a
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/nos64/x0/alt/x0/u0/u0/wren_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/nos64/x0/alt/x0/u0/u0/rden_a
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/nos64/x0/alt/x0/u0/u0/rden_b
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/nos64/x0/alt/x0/u0/u0/data_a
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/nos64/x0/alt/x0/u0/u0/data_b
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/nos64/x0/alt/x0/u0/u0/address_a
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/nos64/x0/alt/x0/u0/u0/address_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/nos64/x0/alt/x0/u0/u0/clock0
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/nos64/x0/alt/x0/u0/u0/clock1
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/nos64/x0/alt/x0/u0/u0/clocken0
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/nos64/x0/alt/x0/u0/u0/clocken1
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/nos64/x0/alt/x0/u0/u0/clocken2
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/nos64/x0/alt/x0/u0/u0/clocken3
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/nos64/x0/alt/x0/u0/u0/aclr0
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/nos64/x0/alt/x0/u0/u0/aclr1
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/nos64/x0/alt/x0/u0/u0/addressstall_a
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/nos64/x0/alt/x0/u0/u0/addressstall_b
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/nos64/x0/alt/x0/u0/u0/byteena_a
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/nos64/x0/alt/x0/u0/u0/byteena_b
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/nos64/x0/alt/x0/u0/u0/q_a
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/nos64/x0/alt/x0/u0/u0/q_b
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/nos64/x0/alt/x0/u0/u0/eccstatus
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/nos64/x0/alt/x0/u0/u0/i_data_reg_a
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/nos64/x0/alt/x0/u0/u0/i_data_reg_b
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/nos64/x0/alt/x0/u0/u0/i_q_reg_a
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/nos64/x0/alt/x0/u0/u0/i_q_tmp_a
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/nos64/x0/alt/x0/u0/u0/i_q_tmp2_a
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/nos64/x0/alt/x0/u0/u0/i_q_tmp_wren_a
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/nos64/x0/alt/x0/u0/u0/i_q_tmp2_wren_a
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/nos64/x0/alt/x0/u0/u0/i_q_tmp_wren_b
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/nos64/x0/alt/x0/u0/u0/i_q_reg_b
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/nos64/x0/alt/x0/u0/u0/i_q_tmp_b
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/nos64/x0/alt/x0/u0/u0/i_q_tmp2_b
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/nos64/x0/alt/x0/u0/u0/i_current_written_data_a
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/nos64/x0/alt/x0/u0/u0/i_original_data_a
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/nos64/x0/alt/x0/u0/u0/i_original_data_b
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/nos64/x0/alt/x0/u0/u0/i_byteena_mask_reg_a
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/nos64/x0/alt/x0/u0/u0/i_byteena_mask_reg_b
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/nos64/x0/alt/x0/u0/u0/i_byteena_mask_reg_a_out
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/nos64/x0/alt/x0/u0/u0/i_byteena_mask_reg_b_out
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/nos64/x0/alt/x0/u0/u0/i_byteena_mask_reg_a_x
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/nos64/x0/alt/x0/u0/u0/i_byteena_mask_reg_b_x
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/nos64/x0/alt/x0/u0/u0/i_byteena_mask_reg_a_out_b
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/nos64/x0/alt/x0/u0/u0/i_byteena_mask_reg_b_out_a
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/nos64/x0/alt/x0/u0/u0/i_address_reg_a
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/nos64/x0/alt/x0/u0/u0/i_address_reg_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/nos64/x0/alt/x0/u0/u0/i_wren_reg_a
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/nos64/x0/alt/x0/u0/u0/i_wren_reg_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/nos64/x0/alt/x0/u0/u0/i_rden_reg_a
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/nos64/x0/alt/x0/u0/u0/i_rden_reg_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/nos64/x0/alt/x0/u0/u0/i_read_flag_a
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/nos64/x0/alt/x0/u0/u0/i_read_flag_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/nos64/x0/alt/x0/u0/u0/i_reread_flag_a
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/nos64/x0/alt/x0/u0/u0/i_reread_flag_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/nos64/x0/alt/x0/u0/u0/i_reread_flag2_a
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/nos64/x0/alt/x0/u0/u0/i_reread_flag2_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/nos64/x0/alt/x0/u0/u0/i_write_flag_a
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/nos64/x0/alt/x0/u0/u0/i_write_flag_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/nos64/x0/alt/x0/u0/u0/i_nmram_write_a
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/nos64/x0/alt/x0/u0/u0/i_nmram_write_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/nos64/x0/alt/x0/u0/u0/i_indata_aclr_a
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/nos64/x0/alt/x0/u0/u0/i_address_aclr_a
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/nos64/x0/alt/x0/u0/u0/i_wrcontrol_aclr_a
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/nos64/x0/alt/x0/u0/u0/i_indata_aclr_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/nos64/x0/alt/x0/u0/u0/i_address_aclr_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/nos64/x0/alt/x0/u0/u0/i_wrcontrol_aclr_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/nos64/x0/alt/x0/u0/u0/i_outdata_aclr_a
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/nos64/x0/alt/x0/u0/u0/i_outdata_aclr_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/nos64/x0/alt/x0/u0/u0/i_rdcontrol_aclr_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/nos64/x0/alt/x0/u0/u0/i_byteena_aclr_a
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/nos64/x0/alt/x0/u0/u0/i_byteena_aclr_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/nos64/x0/alt/x0/u0/u0/good_to_go_a
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/nos64/x0/alt/x0/u0/u0/good_to_go_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/nos64/x0/alt/x0/u0/u0/i_core_clocken_a
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/nos64/x0/alt/x0/u0/u0/i_core_clocken_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/nos64/x0/alt/x0/u0/u0/i_core_clocken_b0
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/nos64/x0/alt/x0/u0/u0/i_core_clocken_b1
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/nos64/x0/alt/x0/u0/u0/i_inclocken0
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/nos64/x0/alt/x0/u0/u0/i_input_clocken_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/nos64/x0/alt/x0/u0/u0/i_outdata_clken_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/nos64/x0/alt/x0/u0/u0/i_outdata_clken_a
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/nos64/x0/alt/x0/u0/u0/default_val
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/nos64/x0/alt/x0/u0/u0/i_data_zero_a
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/nos64/x0/alt/x0/u0/u0/i_data_zero_b
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/nos64/x0/alt/x0/u0/u0/i_data_ones_a
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/nos64/x0/alt/x0/u0/u0/i_data_ones_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/nos64/x0/alt/x0/u0/u0/same_clock_pulse
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/nos64/x0/alt/x0/u0/u0/i_force_reread_a
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/nos64/x0/alt/x0/u0/u0/i_force_reread_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/nos64/x0/alt/x0/u0/u0/i_force_reread_signal_a
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/nos64/x0/alt/x0/u0/u0/i_force_reread_signal_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/nos64/x0/alt/x0/u0/u0/i_good_to_write_a
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/nos64/x0/alt/x0/u0/u0/i_good_to_write_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/nos64/x1/clk
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/nos64/x1/address
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/nos64/x1/datain
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/nos64/x1/dataout
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/nos64/x1/enable
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/nos64/x1/write
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/nos64/x1/testin
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/nos64/x1/gnd4
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/nos64/x1/rena
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/nos64/x1/wena
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/nos64/x1/alt/x0/clk
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/nos64/x1/alt/x0/address
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/nos64/x1/alt/x0/datain
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/nos64/x1/alt/x0/dataout
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/nos64/x1/alt/x0/enable
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/nos64/x1/alt/x0/write
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/nos64/x1/alt/x0/agnd
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/nos64/x1/alt/x0/dgnd
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/nos64/x1/alt/x0/u0/clk1
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/nos64/x1/alt/x0/u0/address1
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/nos64/x1/alt/x0/u0/datain1
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/nos64/x1/alt/x0/u0/dataout1
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/nos64/x1/alt/x0/u0/enable1
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/nos64/x1/alt/x0/u0/write1
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/nos64/x1/alt/x0/u0/clk2
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/nos64/x1/alt/x0/u0/address2
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/nos64/x1/alt/x0/u0/datain2
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/nos64/x1/alt/x0/u0/dataout2
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/nos64/x1/alt/x0/u0/enable2
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/nos64/x1/alt/x0/u0/write2
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/nos64/x1/alt/x0/u0/u0/wren_a
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/nos64/x1/alt/x0/u0/u0/wren_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/nos64/x1/alt/x0/u0/u0/rden_a
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/nos64/x1/alt/x0/u0/u0/rden_b
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/nos64/x1/alt/x0/u0/u0/data_a
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/nos64/x1/alt/x0/u0/u0/data_b
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/nos64/x1/alt/x0/u0/u0/address_a
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/nos64/x1/alt/x0/u0/u0/address_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/nos64/x1/alt/x0/u0/u0/clock0
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/nos64/x1/alt/x0/u0/u0/clock1
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/nos64/x1/alt/x0/u0/u0/clocken0
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/nos64/x1/alt/x0/u0/u0/clocken1
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/nos64/x1/alt/x0/u0/u0/clocken2
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/nos64/x1/alt/x0/u0/u0/clocken3
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/nos64/x1/alt/x0/u0/u0/aclr0
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/nos64/x1/alt/x0/u0/u0/aclr1
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/nos64/x1/alt/x0/u0/u0/addressstall_a
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/nos64/x1/alt/x0/u0/u0/addressstall_b
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/nos64/x1/alt/x0/u0/u0/byteena_a
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/nos64/x1/alt/x0/u0/u0/byteena_b
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/nos64/x1/alt/x0/u0/u0/q_a
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/nos64/x1/alt/x0/u0/u0/q_b
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/nos64/x1/alt/x0/u0/u0/eccstatus
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/nos64/x1/alt/x0/u0/u0/i_data_reg_a
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/nos64/x1/alt/x0/u0/u0/i_data_reg_b
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/nos64/x1/alt/x0/u0/u0/i_q_reg_a
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/nos64/x1/alt/x0/u0/u0/i_q_tmp_a
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/nos64/x1/alt/x0/u0/u0/i_q_tmp2_a
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/nos64/x1/alt/x0/u0/u0/i_q_tmp_wren_a
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/nos64/x1/alt/x0/u0/u0/i_q_tmp2_wren_a
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/nos64/x1/alt/x0/u0/u0/i_q_tmp_wren_b
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/nos64/x1/alt/x0/u0/u0/i_q_reg_b
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/nos64/x1/alt/x0/u0/u0/i_q_tmp_b
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/nos64/x1/alt/x0/u0/u0/i_q_tmp2_b
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/nos64/x1/alt/x0/u0/u0/i_current_written_data_a
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/nos64/x1/alt/x0/u0/u0/i_original_data_a
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/nos64/x1/alt/x0/u0/u0/i_original_data_b
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/nos64/x1/alt/x0/u0/u0/i_byteena_mask_reg_a
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/nos64/x1/alt/x0/u0/u0/i_byteena_mask_reg_b
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/nos64/x1/alt/x0/u0/u0/i_byteena_mask_reg_a_out
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/nos64/x1/alt/x0/u0/u0/i_byteena_mask_reg_b_out
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/nos64/x1/alt/x0/u0/u0/i_byteena_mask_reg_a_x
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/nos64/x1/alt/x0/u0/u0/i_byteena_mask_reg_b_x
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/nos64/x1/alt/x0/u0/u0/i_byteena_mask_reg_a_out_b
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/nos64/x1/alt/x0/u0/u0/i_byteena_mask_reg_b_out_a
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/nos64/x1/alt/x0/u0/u0/i_address_reg_a
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/nos64/x1/alt/x0/u0/u0/i_address_reg_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/nos64/x1/alt/x0/u0/u0/i_wren_reg_a
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/nos64/x1/alt/x0/u0/u0/i_wren_reg_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/nos64/x1/alt/x0/u0/u0/i_rden_reg_a
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/nos64/x1/alt/x0/u0/u0/i_rden_reg_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/nos64/x1/alt/x0/u0/u0/i_read_flag_a
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/nos64/x1/alt/x0/u0/u0/i_read_flag_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/nos64/x1/alt/x0/u0/u0/i_reread_flag_a
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/nos64/x1/alt/x0/u0/u0/i_reread_flag_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/nos64/x1/alt/x0/u0/u0/i_reread_flag2_a
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/nos64/x1/alt/x0/u0/u0/i_reread_flag2_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/nos64/x1/alt/x0/u0/u0/i_write_flag_a
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/nos64/x1/alt/x0/u0/u0/i_write_flag_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/nos64/x1/alt/x0/u0/u0/i_nmram_write_a
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/nos64/x1/alt/x0/u0/u0/i_nmram_write_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/nos64/x1/alt/x0/u0/u0/i_indata_aclr_a
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/nos64/x1/alt/x0/u0/u0/i_address_aclr_a
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/nos64/x1/alt/x0/u0/u0/i_wrcontrol_aclr_a
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/nos64/x1/alt/x0/u0/u0/i_indata_aclr_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/nos64/x1/alt/x0/u0/u0/i_address_aclr_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/nos64/x1/alt/x0/u0/u0/i_wrcontrol_aclr_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/nos64/x1/alt/x0/u0/u0/i_outdata_aclr_a
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/nos64/x1/alt/x0/u0/u0/i_outdata_aclr_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/nos64/x1/alt/x0/u0/u0/i_rdcontrol_aclr_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/nos64/x1/alt/x0/u0/u0/i_byteena_aclr_a
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/nos64/x1/alt/x0/u0/u0/i_byteena_aclr_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/nos64/x1/alt/x0/u0/u0/good_to_go_a
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/nos64/x1/alt/x0/u0/u0/good_to_go_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/nos64/x1/alt/x0/u0/u0/i_core_clocken_a
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/nos64/x1/alt/x0/u0/u0/i_core_clocken_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/nos64/x1/alt/x0/u0/u0/i_core_clocken_b0
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/nos64/x1/alt/x0/u0/u0/i_core_clocken_b1
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/nos64/x1/alt/x0/u0/u0/i_inclocken0
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/nos64/x1/alt/x0/u0/u0/i_input_clocken_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/nos64/x1/alt/x0/u0/u0/i_outdata_clken_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/nos64/x1/alt/x0/u0/u0/i_outdata_clken_a
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/nos64/x1/alt/x0/u0/u0/default_val
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/nos64/x1/alt/x0/u0/u0/i_data_zero_a
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/nos64/x1/alt/x0/u0/u0/i_data_zero_b
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/nos64/x1/alt/x0/u0/u0/i_data_ones_a
add wave -noupdate -format Literal /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/nos64/x1/alt/x0/u0/u0/i_data_ones_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/nos64/x1/alt/x0/u0/u0/same_clock_pulse
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/nos64/x1/alt/x0/u0/u0/i_force_reread_a
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/nos64/x1/alt/x0/u0/u0/i_force_reread_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/nos64/x1/alt/x0/u0/u0/i_force_reread_signal_a
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/nos64/x1/alt/x0/u0/u0/i_force_reread_signal_b
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/nos64/x1/alt/x0/u0/u0/i_good_to_write_a
add wave -noupdate -format Logic /testbench/d3/l3/cpu__0/u0/tbmem_gen/tbmem0/mem0__1/ram0/nos64/x1/alt/x0/u0/u0/i_good_to_write_b
add wave -noupdate -format Logic /testbench/d3/l3/errorn_pad/pad
add wave -noupdate -format Logic /testbench/d3/l3/errorn_pad/i
add wave -noupdate -format Logic /testbench/d3/l3/errorn_pad/gnd
add wave -noupdate -format Logic /testbench/d3/l3/errorn_pad/oen
add wave -noupdate -format Logic /testbench/d3/l3/errorn_pad/padx
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/rst
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/clk
add wave -noupdate -format Literal /testbench/d3/l3/dsugen/dsu0/ahbmi
add wave -noupdate -format Literal /testbench/d3/l3/dsugen/dsu0/ahbsi
add wave -noupdate -format Literal /testbench/d3/l3/dsugen/dsu0/ahbso
add wave -noupdate -format Literal /testbench/d3/l3/dsugen/dsu0/dbgi
add wave -noupdate -format Literal /testbench/d3/l3/dsugen/dsu0/dbgo
add wave -noupdate -format Literal /testbench/d3/l3/dsugen/dsu0/dsui
add wave -noupdate -format Literal /testbench/d3/l3/dsugen/dsu0/dsuo
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/gnd
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/vcc
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/rst
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/hclk
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/cpuclk
add wave -noupdate -format Literal /testbench/d3/l3/dsugen/dsu0/x0/ahbmi
add wave -noupdate -format Literal /testbench/d3/l3/dsugen/dsu0/x0/ahbsi
add wave -noupdate -format Literal /testbench/d3/l3/dsugen/dsu0/x0/ahbso
add wave -noupdate -format Literal /testbench/d3/l3/dsugen/dsu0/x0/dbgi
add wave -noupdate -format Literal /testbench/d3/l3/dsugen/dsu0/x0/dbgo
add wave -noupdate -format Literal /testbench/d3/l3/dsugen/dsu0/x0/dsui
add wave -noupdate -format Literal /testbench/d3/l3/dsugen/dsu0/x0/dsuo
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/hclken
add wave -noupdate -format Literal /testbench/d3/l3/dsugen/dsu0/x0/tbi
add wave -noupdate -format Literal /testbench/d3/l3/dsugen/dsu0/x0/tbo
add wave -noupdate -format Literal /testbench/d3/l3/dsugen/dsu0/x0/tr
add wave -noupdate -format Literal /testbench/d3/l3/dsugen/dsu0/x0/trin
add wave -noupdate -format Literal /testbench/d3/l3/dsugen/dsu0/x0/r
add wave -noupdate -format Literal /testbench/d3/l3/dsugen/dsu0/x0/rin
add wave -noupdate -format Literal /testbench/d3/l3/dsugen/dsu0/x0/rh
add wave -noupdate -format Literal /testbench/d3/l3/dsugen/dsu0/x0/rhin
add wave -noupdate -format Literal /testbench/d3/l3/dsugen/dsu0/x0/ahbsi2
add wave -noupdate -format Literal /testbench/d3/l3/dsugen/dsu0/x0/hrdata2x
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/clk
add wave -noupdate -format Literal /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/di
add wave -noupdate -format Literal /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/do
add wave -noupdate -format Literal /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/enable
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/clk
add wave -noupdate -format Literal /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/address
add wave -noupdate -format Literal /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/datain
add wave -noupdate -format Literal /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/dataout
add wave -noupdate -format Literal /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/enable
add wave -noupdate -format Literal /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/write
add wave -noupdate -format Literal /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/testin
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/nos64/x0/clk
add wave -noupdate -format Literal /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/nos64/x0/address
add wave -noupdate -format Literal /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/nos64/x0/datain
add wave -noupdate -format Literal /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/nos64/x0/dataout
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/nos64/x0/enable
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/nos64/x0/write
add wave -noupdate -format Literal /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/nos64/x0/testin
add wave -noupdate -format Literal /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/nos64/x0/gnd4
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/nos64/x0/rena
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/nos64/x0/wena
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/nos64/x0/alt/x0/clk
add wave -noupdate -format Literal /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/nos64/x0/alt/x0/address
add wave -noupdate -format Literal /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/nos64/x0/alt/x0/datain
add wave -noupdate -format Literal /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/nos64/x0/alt/x0/dataout
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/nos64/x0/alt/x0/enable
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/nos64/x0/alt/x0/write
add wave -noupdate -format Literal /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/nos64/x0/alt/x0/agnd
add wave -noupdate -format Literal /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/nos64/x0/alt/x0/dgnd
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/nos64/x0/alt/x0/u0/clk1
add wave -noupdate -format Literal /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/nos64/x0/alt/x0/u0/address1
add wave -noupdate -format Literal /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/nos64/x0/alt/x0/u0/datain1
add wave -noupdate -format Literal /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/nos64/x0/alt/x0/u0/dataout1
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/nos64/x0/alt/x0/u0/enable1
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/nos64/x0/alt/x0/u0/write1
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/nos64/x0/alt/x0/u0/clk2
add wave -noupdate -format Literal /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/nos64/x0/alt/x0/u0/address2
add wave -noupdate -format Literal /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/nos64/x0/alt/x0/u0/datain2
add wave -noupdate -format Literal /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/nos64/x0/alt/x0/u0/dataout2
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/nos64/x0/alt/x0/u0/enable2
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/nos64/x0/alt/x0/u0/write2
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/nos64/x0/alt/x0/u0/u0/wren_a
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/nos64/x0/alt/x0/u0/u0/wren_b
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/nos64/x0/alt/x0/u0/u0/rden_a
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/nos64/x0/alt/x0/u0/u0/rden_b
add wave -noupdate -format Literal /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/nos64/x0/alt/x0/u0/u0/data_a
add wave -noupdate -format Literal /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/nos64/x0/alt/x0/u0/u0/data_b
add wave -noupdate -format Literal /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/nos64/x0/alt/x0/u0/u0/address_a
add wave -noupdate -format Literal /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/nos64/x0/alt/x0/u0/u0/address_b
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/nos64/x0/alt/x0/u0/u0/clock0
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/nos64/x0/alt/x0/u0/u0/clock1
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/nos64/x0/alt/x0/u0/u0/clocken0
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/nos64/x0/alt/x0/u0/u0/clocken1
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/nos64/x0/alt/x0/u0/u0/clocken2
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/nos64/x0/alt/x0/u0/u0/clocken3
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/nos64/x0/alt/x0/u0/u0/aclr0
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/nos64/x0/alt/x0/u0/u0/aclr1
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/nos64/x0/alt/x0/u0/u0/addressstall_a
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/nos64/x0/alt/x0/u0/u0/addressstall_b
add wave -noupdate -format Literal /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/nos64/x0/alt/x0/u0/u0/byteena_a
add wave -noupdate -format Literal /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/nos64/x0/alt/x0/u0/u0/byteena_b
add wave -noupdate -format Literal /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/nos64/x0/alt/x0/u0/u0/q_a
add wave -noupdate -format Literal /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/nos64/x0/alt/x0/u0/u0/q_b
add wave -noupdate -format Literal /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/nos64/x0/alt/x0/u0/u0/eccstatus
add wave -noupdate -format Literal /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/nos64/x0/alt/x0/u0/u0/i_data_reg_a
add wave -noupdate -format Literal /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/nos64/x0/alt/x0/u0/u0/i_data_reg_b
add wave -noupdate -format Literal /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/nos64/x0/alt/x0/u0/u0/i_q_reg_a
add wave -noupdate -format Literal /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/nos64/x0/alt/x0/u0/u0/i_q_tmp_a
add wave -noupdate -format Literal /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/nos64/x0/alt/x0/u0/u0/i_q_tmp2_a
add wave -noupdate -format Literal /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/nos64/x0/alt/x0/u0/u0/i_q_tmp_wren_a
add wave -noupdate -format Literal /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/nos64/x0/alt/x0/u0/u0/i_q_tmp2_wren_a
add wave -noupdate -format Literal /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/nos64/x0/alt/x0/u0/u0/i_q_tmp_wren_b
add wave -noupdate -format Literal /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/nos64/x0/alt/x0/u0/u0/i_q_reg_b
add wave -noupdate -format Literal /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/nos64/x0/alt/x0/u0/u0/i_q_tmp_b
add wave -noupdate -format Literal /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/nos64/x0/alt/x0/u0/u0/i_q_tmp2_b
add wave -noupdate -format Literal /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/nos64/x0/alt/x0/u0/u0/i_current_written_data_a
add wave -noupdate -format Literal /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/nos64/x0/alt/x0/u0/u0/i_original_data_a
add wave -noupdate -format Literal /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/nos64/x0/alt/x0/u0/u0/i_original_data_b
add wave -noupdate -format Literal /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/nos64/x0/alt/x0/u0/u0/i_byteena_mask_reg_a
add wave -noupdate -format Literal /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/nos64/x0/alt/x0/u0/u0/i_byteena_mask_reg_b
add wave -noupdate -format Literal /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/nos64/x0/alt/x0/u0/u0/i_byteena_mask_reg_a_out
add wave -noupdate -format Literal /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/nos64/x0/alt/x0/u0/u0/i_byteena_mask_reg_b_out
add wave -noupdate -format Literal /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/nos64/x0/alt/x0/u0/u0/i_byteena_mask_reg_a_x
add wave -noupdate -format Literal /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/nos64/x0/alt/x0/u0/u0/i_byteena_mask_reg_b_x
add wave -noupdate -format Literal /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/nos64/x0/alt/x0/u0/u0/i_byteena_mask_reg_a_out_b
add wave -noupdate -format Literal /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/nos64/x0/alt/x0/u0/u0/i_byteena_mask_reg_b_out_a
add wave -noupdate -format Literal /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/nos64/x0/alt/x0/u0/u0/i_address_reg_a
add wave -noupdate -format Literal /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/nos64/x0/alt/x0/u0/u0/i_address_reg_b
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/nos64/x0/alt/x0/u0/u0/i_wren_reg_a
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/nos64/x0/alt/x0/u0/u0/i_wren_reg_b
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/nos64/x0/alt/x0/u0/u0/i_rden_reg_a
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/nos64/x0/alt/x0/u0/u0/i_rden_reg_b
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/nos64/x0/alt/x0/u0/u0/i_read_flag_a
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/nos64/x0/alt/x0/u0/u0/i_read_flag_b
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/nos64/x0/alt/x0/u0/u0/i_reread_flag_a
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/nos64/x0/alt/x0/u0/u0/i_reread_flag_b
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/nos64/x0/alt/x0/u0/u0/i_reread_flag2_a
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/nos64/x0/alt/x0/u0/u0/i_reread_flag2_b
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/nos64/x0/alt/x0/u0/u0/i_write_flag_a
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/nos64/x0/alt/x0/u0/u0/i_write_flag_b
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/nos64/x0/alt/x0/u0/u0/i_nmram_write_a
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/nos64/x0/alt/x0/u0/u0/i_nmram_write_b
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/nos64/x0/alt/x0/u0/u0/i_indata_aclr_a
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/nos64/x0/alt/x0/u0/u0/i_address_aclr_a
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/nos64/x0/alt/x0/u0/u0/i_wrcontrol_aclr_a
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/nos64/x0/alt/x0/u0/u0/i_indata_aclr_b
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/nos64/x0/alt/x0/u0/u0/i_address_aclr_b
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/nos64/x0/alt/x0/u0/u0/i_wrcontrol_aclr_b
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/nos64/x0/alt/x0/u0/u0/i_outdata_aclr_a
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/nos64/x0/alt/x0/u0/u0/i_outdata_aclr_b
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/nos64/x0/alt/x0/u0/u0/i_rdcontrol_aclr_b
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/nos64/x0/alt/x0/u0/u0/i_byteena_aclr_a
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/nos64/x0/alt/x0/u0/u0/i_byteena_aclr_b
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/nos64/x0/alt/x0/u0/u0/good_to_go_a
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/nos64/x0/alt/x0/u0/u0/good_to_go_b
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/nos64/x0/alt/x0/u0/u0/i_core_clocken_a
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/nos64/x0/alt/x0/u0/u0/i_core_clocken_b
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/nos64/x0/alt/x0/u0/u0/i_core_clocken_b0
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/nos64/x0/alt/x0/u0/u0/i_core_clocken_b1
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/nos64/x0/alt/x0/u0/u0/i_inclocken0
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/nos64/x0/alt/x0/u0/u0/i_input_clocken_b
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/nos64/x0/alt/x0/u0/u0/i_outdata_clken_b
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/nos64/x0/alt/x0/u0/u0/i_outdata_clken_a
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/nos64/x0/alt/x0/u0/u0/default_val
add wave -noupdate -format Literal /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/nos64/x0/alt/x0/u0/u0/i_data_zero_a
add wave -noupdate -format Literal /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/nos64/x0/alt/x0/u0/u0/i_data_zero_b
add wave -noupdate -format Literal /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/nos64/x0/alt/x0/u0/u0/i_data_ones_a
add wave -noupdate -format Literal /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/nos64/x0/alt/x0/u0/u0/i_data_ones_b
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/nos64/x0/alt/x0/u0/u0/same_clock_pulse
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/nos64/x0/alt/x0/u0/u0/i_force_reread_a
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/nos64/x0/alt/x0/u0/u0/i_force_reread_b
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/nos64/x0/alt/x0/u0/u0/i_force_reread_signal_a
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/nos64/x0/alt/x0/u0/u0/i_force_reread_signal_b
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/nos64/x0/alt/x0/u0/u0/i_good_to_write_a
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/nos64/x0/alt/x0/u0/u0/i_good_to_write_b
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/nos64/x1/clk
add wave -noupdate -format Literal /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/nos64/x1/address
add wave -noupdate -format Literal /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/nos64/x1/datain
add wave -noupdate -format Literal /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/nos64/x1/dataout
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/nos64/x1/enable
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/nos64/x1/write
add wave -noupdate -format Literal /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/nos64/x1/testin
add wave -noupdate -format Literal /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/nos64/x1/gnd4
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/nos64/x1/rena
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/nos64/x1/wena
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/nos64/x1/alt/x0/clk
add wave -noupdate -format Literal /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/nos64/x1/alt/x0/address
add wave -noupdate -format Literal /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/nos64/x1/alt/x0/datain
add wave -noupdate -format Literal /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/nos64/x1/alt/x0/dataout
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/nos64/x1/alt/x0/enable
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/nos64/x1/alt/x0/write
add wave -noupdate -format Literal /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/nos64/x1/alt/x0/agnd
add wave -noupdate -format Literal /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/nos64/x1/alt/x0/dgnd
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/nos64/x1/alt/x0/u0/clk1
add wave -noupdate -format Literal /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/nos64/x1/alt/x0/u0/address1
add wave -noupdate -format Literal /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/nos64/x1/alt/x0/u0/datain1
add wave -noupdate -format Literal /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/nos64/x1/alt/x0/u0/dataout1
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/nos64/x1/alt/x0/u0/enable1
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/nos64/x1/alt/x0/u0/write1
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/nos64/x1/alt/x0/u0/clk2
add wave -noupdate -format Literal /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/nos64/x1/alt/x0/u0/address2
add wave -noupdate -format Literal /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/nos64/x1/alt/x0/u0/datain2
add wave -noupdate -format Literal /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/nos64/x1/alt/x0/u0/dataout2
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/nos64/x1/alt/x0/u0/enable2
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/nos64/x1/alt/x0/u0/write2
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/nos64/x1/alt/x0/u0/u0/wren_a
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/nos64/x1/alt/x0/u0/u0/wren_b
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/nos64/x1/alt/x0/u0/u0/rden_a
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/nos64/x1/alt/x0/u0/u0/rden_b
add wave -noupdate -format Literal /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/nos64/x1/alt/x0/u0/u0/data_a
add wave -noupdate -format Literal /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/nos64/x1/alt/x0/u0/u0/data_b
add wave -noupdate -format Literal /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/nos64/x1/alt/x0/u0/u0/address_a
add wave -noupdate -format Literal /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/nos64/x1/alt/x0/u0/u0/address_b
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/nos64/x1/alt/x0/u0/u0/clock0
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/nos64/x1/alt/x0/u0/u0/clock1
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/nos64/x1/alt/x0/u0/u0/clocken0
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/nos64/x1/alt/x0/u0/u0/clocken1
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/nos64/x1/alt/x0/u0/u0/clocken2
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/nos64/x1/alt/x0/u0/u0/clocken3
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/nos64/x1/alt/x0/u0/u0/aclr0
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/nos64/x1/alt/x0/u0/u0/aclr1
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/nos64/x1/alt/x0/u0/u0/addressstall_a
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/nos64/x1/alt/x0/u0/u0/addressstall_b
add wave -noupdate -format Literal /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/nos64/x1/alt/x0/u0/u0/byteena_a
add wave -noupdate -format Literal /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/nos64/x1/alt/x0/u0/u0/byteena_b
add wave -noupdate -format Literal /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/nos64/x1/alt/x0/u0/u0/q_a
add wave -noupdate -format Literal /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/nos64/x1/alt/x0/u0/u0/q_b
add wave -noupdate -format Literal /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/nos64/x1/alt/x0/u0/u0/eccstatus
add wave -noupdate -format Literal /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/nos64/x1/alt/x0/u0/u0/i_data_reg_a
add wave -noupdate -format Literal /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/nos64/x1/alt/x0/u0/u0/i_data_reg_b
add wave -noupdate -format Literal /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/nos64/x1/alt/x0/u0/u0/i_q_reg_a
add wave -noupdate -format Literal /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/nos64/x1/alt/x0/u0/u0/i_q_tmp_a
add wave -noupdate -format Literal /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/nos64/x1/alt/x0/u0/u0/i_q_tmp2_a
add wave -noupdate -format Literal /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/nos64/x1/alt/x0/u0/u0/i_q_tmp_wren_a
add wave -noupdate -format Literal /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/nos64/x1/alt/x0/u0/u0/i_q_tmp2_wren_a
add wave -noupdate -format Literal /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/nos64/x1/alt/x0/u0/u0/i_q_tmp_wren_b
add wave -noupdate -format Literal /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/nos64/x1/alt/x0/u0/u0/i_q_reg_b
add wave -noupdate -format Literal /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/nos64/x1/alt/x0/u0/u0/i_q_tmp_b
add wave -noupdate -format Literal /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/nos64/x1/alt/x0/u0/u0/i_q_tmp2_b
add wave -noupdate -format Literal /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/nos64/x1/alt/x0/u0/u0/i_current_written_data_a
add wave -noupdate -format Literal /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/nos64/x1/alt/x0/u0/u0/i_original_data_a
add wave -noupdate -format Literal /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/nos64/x1/alt/x0/u0/u0/i_original_data_b
add wave -noupdate -format Literal /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/nos64/x1/alt/x0/u0/u0/i_byteena_mask_reg_a
add wave -noupdate -format Literal /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/nos64/x1/alt/x0/u0/u0/i_byteena_mask_reg_b
add wave -noupdate -format Literal /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/nos64/x1/alt/x0/u0/u0/i_byteena_mask_reg_a_out
add wave -noupdate -format Literal /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/nos64/x1/alt/x0/u0/u0/i_byteena_mask_reg_b_out
add wave -noupdate -format Literal /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/nos64/x1/alt/x0/u0/u0/i_byteena_mask_reg_a_x
add wave -noupdate -format Literal /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/nos64/x1/alt/x0/u0/u0/i_byteena_mask_reg_b_x
add wave -noupdate -format Literal /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/nos64/x1/alt/x0/u0/u0/i_byteena_mask_reg_a_out_b
add wave -noupdate -format Literal /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/nos64/x1/alt/x0/u0/u0/i_byteena_mask_reg_b_out_a
add wave -noupdate -format Literal /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/nos64/x1/alt/x0/u0/u0/i_address_reg_a
add wave -noupdate -format Literal /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/nos64/x1/alt/x0/u0/u0/i_address_reg_b
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/nos64/x1/alt/x0/u0/u0/i_wren_reg_a
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/nos64/x1/alt/x0/u0/u0/i_wren_reg_b
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/nos64/x1/alt/x0/u0/u0/i_rden_reg_a
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/nos64/x1/alt/x0/u0/u0/i_rden_reg_b
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/nos64/x1/alt/x0/u0/u0/i_read_flag_a
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/nos64/x1/alt/x0/u0/u0/i_read_flag_b
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/nos64/x1/alt/x0/u0/u0/i_reread_flag_a
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/nos64/x1/alt/x0/u0/u0/i_reread_flag_b
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/nos64/x1/alt/x0/u0/u0/i_reread_flag2_a
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/nos64/x1/alt/x0/u0/u0/i_reread_flag2_b
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/nos64/x1/alt/x0/u0/u0/i_write_flag_a
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/nos64/x1/alt/x0/u0/u0/i_write_flag_b
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/nos64/x1/alt/x0/u0/u0/i_nmram_write_a
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/nos64/x1/alt/x0/u0/u0/i_nmram_write_b
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/nos64/x1/alt/x0/u0/u0/i_indata_aclr_a
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/nos64/x1/alt/x0/u0/u0/i_address_aclr_a
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/nos64/x1/alt/x0/u0/u0/i_wrcontrol_aclr_a
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/nos64/x1/alt/x0/u0/u0/i_indata_aclr_b
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/nos64/x1/alt/x0/u0/u0/i_address_aclr_b
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/nos64/x1/alt/x0/u0/u0/i_wrcontrol_aclr_b
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/nos64/x1/alt/x0/u0/u0/i_outdata_aclr_a
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/nos64/x1/alt/x0/u0/u0/i_outdata_aclr_b
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/nos64/x1/alt/x0/u0/u0/i_rdcontrol_aclr_b
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/nos64/x1/alt/x0/u0/u0/i_byteena_aclr_a
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/nos64/x1/alt/x0/u0/u0/i_byteena_aclr_b
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/nos64/x1/alt/x0/u0/u0/good_to_go_a
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/nos64/x1/alt/x0/u0/u0/good_to_go_b
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/nos64/x1/alt/x0/u0/u0/i_core_clocken_a
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/nos64/x1/alt/x0/u0/u0/i_core_clocken_b
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/nos64/x1/alt/x0/u0/u0/i_core_clocken_b0
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/nos64/x1/alt/x0/u0/u0/i_core_clocken_b1
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/nos64/x1/alt/x0/u0/u0/i_inclocken0
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/nos64/x1/alt/x0/u0/u0/i_input_clocken_b
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/nos64/x1/alt/x0/u0/u0/i_outdata_clken_b
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/nos64/x1/alt/x0/u0/u0/i_outdata_clken_a
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/nos64/x1/alt/x0/u0/u0/default_val
add wave -noupdate -format Literal /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/nos64/x1/alt/x0/u0/u0/i_data_zero_a
add wave -noupdate -format Literal /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/nos64/x1/alt/x0/u0/u0/i_data_zero_b
add wave -noupdate -format Literal /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/nos64/x1/alt/x0/u0/u0/i_data_ones_a
add wave -noupdate -format Literal /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/nos64/x1/alt/x0/u0/u0/i_data_ones_b
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/nos64/x1/alt/x0/u0/u0/same_clock_pulse
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/nos64/x1/alt/x0/u0/u0/i_force_reread_a
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/nos64/x1/alt/x0/u0/u0/i_force_reread_b
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/nos64/x1/alt/x0/u0/u0/i_force_reread_signal_a
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/nos64/x1/alt/x0/u0/u0/i_force_reread_signal_b
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/nos64/x1/alt/x0/u0/u0/i_good_to_write_a
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__0/ram0/nos64/x1/alt/x0/u0/u0/i_good_to_write_b
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/clk
add wave -noupdate -format Literal /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/address
add wave -noupdate -format Literal /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/datain
add wave -noupdate -format Literal /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/dataout
add wave -noupdate -format Literal /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/enable
add wave -noupdate -format Literal /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/write
add wave -noupdate -format Literal /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/testin
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/nos64/x0/clk
add wave -noupdate -format Literal /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/nos64/x0/address
add wave -noupdate -format Literal /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/nos64/x0/datain
add wave -noupdate -format Literal /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/nos64/x0/dataout
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/nos64/x0/enable
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/nos64/x0/write
add wave -noupdate -format Literal /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/nos64/x0/testin
add wave -noupdate -format Literal /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/nos64/x0/gnd4
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/nos64/x0/rena
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/nos64/x0/wena
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/nos64/x0/alt/x0/clk
add wave -noupdate -format Literal /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/nos64/x0/alt/x0/address
add wave -noupdate -format Literal /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/nos64/x0/alt/x0/datain
add wave -noupdate -format Literal /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/nos64/x0/alt/x0/dataout
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/nos64/x0/alt/x0/enable
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/nos64/x0/alt/x0/write
add wave -noupdate -format Literal /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/nos64/x0/alt/x0/agnd
add wave -noupdate -format Literal /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/nos64/x0/alt/x0/dgnd
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/nos64/x0/alt/x0/u0/clk1
add wave -noupdate -format Literal /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/nos64/x0/alt/x0/u0/address1
add wave -noupdate -format Literal /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/nos64/x0/alt/x0/u0/datain1
add wave -noupdate -format Literal /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/nos64/x0/alt/x0/u0/dataout1
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/nos64/x0/alt/x0/u0/enable1
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/nos64/x0/alt/x0/u0/write1
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/nos64/x0/alt/x0/u0/clk2
add wave -noupdate -format Literal /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/nos64/x0/alt/x0/u0/address2
add wave -noupdate -format Literal /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/nos64/x0/alt/x0/u0/datain2
add wave -noupdate -format Literal /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/nos64/x0/alt/x0/u0/dataout2
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/nos64/x0/alt/x0/u0/enable2
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/nos64/x0/alt/x0/u0/write2
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/nos64/x0/alt/x0/u0/u0/wren_a
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/nos64/x0/alt/x0/u0/u0/wren_b
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/nos64/x0/alt/x0/u0/u0/rden_a
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/nos64/x0/alt/x0/u0/u0/rden_b
add wave -noupdate -format Literal /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/nos64/x0/alt/x0/u0/u0/data_a
add wave -noupdate -format Literal /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/nos64/x0/alt/x0/u0/u0/data_b
add wave -noupdate -format Literal /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/nos64/x0/alt/x0/u0/u0/address_a
add wave -noupdate -format Literal /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/nos64/x0/alt/x0/u0/u0/address_b
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/nos64/x0/alt/x0/u0/u0/clock0
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/nos64/x0/alt/x0/u0/u0/clock1
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/nos64/x0/alt/x0/u0/u0/clocken0
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/nos64/x0/alt/x0/u0/u0/clocken1
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/nos64/x0/alt/x0/u0/u0/clocken2
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/nos64/x0/alt/x0/u0/u0/clocken3
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/nos64/x0/alt/x0/u0/u0/aclr0
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/nos64/x0/alt/x0/u0/u0/aclr1
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/nos64/x0/alt/x0/u0/u0/addressstall_a
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/nos64/x0/alt/x0/u0/u0/addressstall_b
add wave -noupdate -format Literal /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/nos64/x0/alt/x0/u0/u0/byteena_a
add wave -noupdate -format Literal /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/nos64/x0/alt/x0/u0/u0/byteena_b
add wave -noupdate -format Literal /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/nos64/x0/alt/x0/u0/u0/q_a
add wave -noupdate -format Literal /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/nos64/x0/alt/x0/u0/u0/q_b
add wave -noupdate -format Literal /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/nos64/x0/alt/x0/u0/u0/eccstatus
add wave -noupdate -format Literal /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/nos64/x0/alt/x0/u0/u0/i_data_reg_a
add wave -noupdate -format Literal /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/nos64/x0/alt/x0/u0/u0/i_data_reg_b
add wave -noupdate -format Literal /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/nos64/x0/alt/x0/u0/u0/i_q_reg_a
add wave -noupdate -format Literal /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/nos64/x0/alt/x0/u0/u0/i_q_tmp_a
add wave -noupdate -format Literal /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/nos64/x0/alt/x0/u0/u0/i_q_tmp2_a
add wave -noupdate -format Literal /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/nos64/x0/alt/x0/u0/u0/i_q_tmp_wren_a
add wave -noupdate -format Literal /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/nos64/x0/alt/x0/u0/u0/i_q_tmp2_wren_a
add wave -noupdate -format Literal /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/nos64/x0/alt/x0/u0/u0/i_q_tmp_wren_b
add wave -noupdate -format Literal /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/nos64/x0/alt/x0/u0/u0/i_q_reg_b
add wave -noupdate -format Literal /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/nos64/x0/alt/x0/u0/u0/i_q_tmp_b
add wave -noupdate -format Literal /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/nos64/x0/alt/x0/u0/u0/i_q_tmp2_b
add wave -noupdate -format Literal /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/nos64/x0/alt/x0/u0/u0/i_current_written_data_a
add wave -noupdate -format Literal /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/nos64/x0/alt/x0/u0/u0/i_original_data_a
add wave -noupdate -format Literal /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/nos64/x0/alt/x0/u0/u0/i_original_data_b
add wave -noupdate -format Literal /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/nos64/x0/alt/x0/u0/u0/i_byteena_mask_reg_a
add wave -noupdate -format Literal /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/nos64/x0/alt/x0/u0/u0/i_byteena_mask_reg_b
add wave -noupdate -format Literal /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/nos64/x0/alt/x0/u0/u0/i_byteena_mask_reg_a_out
add wave -noupdate -format Literal /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/nos64/x0/alt/x0/u0/u0/i_byteena_mask_reg_b_out
add wave -noupdate -format Literal /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/nos64/x0/alt/x0/u0/u0/i_byteena_mask_reg_a_x
add wave -noupdate -format Literal /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/nos64/x0/alt/x0/u0/u0/i_byteena_mask_reg_b_x
add wave -noupdate -format Literal /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/nos64/x0/alt/x0/u0/u0/i_byteena_mask_reg_a_out_b
add wave -noupdate -format Literal /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/nos64/x0/alt/x0/u0/u0/i_byteena_mask_reg_b_out_a
add wave -noupdate -format Literal /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/nos64/x0/alt/x0/u0/u0/i_address_reg_a
add wave -noupdate -format Literal /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/nos64/x0/alt/x0/u0/u0/i_address_reg_b
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/nos64/x0/alt/x0/u0/u0/i_wren_reg_a
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/nos64/x0/alt/x0/u0/u0/i_wren_reg_b
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/nos64/x0/alt/x0/u0/u0/i_rden_reg_a
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/nos64/x0/alt/x0/u0/u0/i_rden_reg_b
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/nos64/x0/alt/x0/u0/u0/i_read_flag_a
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/nos64/x0/alt/x0/u0/u0/i_read_flag_b
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/nos64/x0/alt/x0/u0/u0/i_reread_flag_a
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/nos64/x0/alt/x0/u0/u0/i_reread_flag_b
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/nos64/x0/alt/x0/u0/u0/i_reread_flag2_a
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/nos64/x0/alt/x0/u0/u0/i_reread_flag2_b
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/nos64/x0/alt/x0/u0/u0/i_write_flag_a
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/nos64/x0/alt/x0/u0/u0/i_write_flag_b
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/nos64/x0/alt/x0/u0/u0/i_nmram_write_a
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/nos64/x0/alt/x0/u0/u0/i_nmram_write_b
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/nos64/x0/alt/x0/u0/u0/i_indata_aclr_a
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/nos64/x0/alt/x0/u0/u0/i_address_aclr_a
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/nos64/x0/alt/x0/u0/u0/i_wrcontrol_aclr_a
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/nos64/x0/alt/x0/u0/u0/i_indata_aclr_b
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/nos64/x0/alt/x0/u0/u0/i_address_aclr_b
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/nos64/x0/alt/x0/u0/u0/i_wrcontrol_aclr_b
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/nos64/x0/alt/x0/u0/u0/i_outdata_aclr_a
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/nos64/x0/alt/x0/u0/u0/i_outdata_aclr_b
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/nos64/x0/alt/x0/u0/u0/i_rdcontrol_aclr_b
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/nos64/x0/alt/x0/u0/u0/i_byteena_aclr_a
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/nos64/x0/alt/x0/u0/u0/i_byteena_aclr_b
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/nos64/x0/alt/x0/u0/u0/good_to_go_a
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/nos64/x0/alt/x0/u0/u0/good_to_go_b
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/nos64/x0/alt/x0/u0/u0/i_core_clocken_a
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/nos64/x0/alt/x0/u0/u0/i_core_clocken_b
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/nos64/x0/alt/x0/u0/u0/i_core_clocken_b0
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/nos64/x0/alt/x0/u0/u0/i_core_clocken_b1
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/nos64/x0/alt/x0/u0/u0/i_inclocken0
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/nos64/x0/alt/x0/u0/u0/i_input_clocken_b
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/nos64/x0/alt/x0/u0/u0/i_outdata_clken_b
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/nos64/x0/alt/x0/u0/u0/i_outdata_clken_a
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/nos64/x0/alt/x0/u0/u0/default_val
add wave -noupdate -format Literal /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/nos64/x0/alt/x0/u0/u0/i_data_zero_a
add wave -noupdate -format Literal /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/nos64/x0/alt/x0/u0/u0/i_data_zero_b
add wave -noupdate -format Literal /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/nos64/x0/alt/x0/u0/u0/i_data_ones_a
add wave -noupdate -format Literal /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/nos64/x0/alt/x0/u0/u0/i_data_ones_b
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/nos64/x0/alt/x0/u0/u0/same_clock_pulse
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/nos64/x0/alt/x0/u0/u0/i_force_reread_a
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/nos64/x0/alt/x0/u0/u0/i_force_reread_b
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/nos64/x0/alt/x0/u0/u0/i_force_reread_signal_a
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/nos64/x0/alt/x0/u0/u0/i_force_reread_signal_b
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/nos64/x0/alt/x0/u0/u0/i_good_to_write_a
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/nos64/x0/alt/x0/u0/u0/i_good_to_write_b
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/nos64/x1/clk
add wave -noupdate -format Literal /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/nos64/x1/address
add wave -noupdate -format Literal /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/nos64/x1/datain
add wave -noupdate -format Literal /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/nos64/x1/dataout
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/nos64/x1/enable
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/nos64/x1/write
add wave -noupdate -format Literal /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/nos64/x1/testin
add wave -noupdate -format Literal /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/nos64/x1/gnd4
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/nos64/x1/rena
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/nos64/x1/wena
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/nos64/x1/alt/x0/clk
add wave -noupdate -format Literal /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/nos64/x1/alt/x0/address
add wave -noupdate -format Literal /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/nos64/x1/alt/x0/datain
add wave -noupdate -format Literal /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/nos64/x1/alt/x0/dataout
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/nos64/x1/alt/x0/enable
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/nos64/x1/alt/x0/write
add wave -noupdate -format Literal /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/nos64/x1/alt/x0/agnd
add wave -noupdate -format Literal /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/nos64/x1/alt/x0/dgnd
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/nos64/x1/alt/x0/u0/clk1
add wave -noupdate -format Literal /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/nos64/x1/alt/x0/u0/address1
add wave -noupdate -format Literal /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/nos64/x1/alt/x0/u0/datain1
add wave -noupdate -format Literal /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/nos64/x1/alt/x0/u0/dataout1
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/nos64/x1/alt/x0/u0/enable1
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/nos64/x1/alt/x0/u0/write1
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/nos64/x1/alt/x0/u0/clk2
add wave -noupdate -format Literal /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/nos64/x1/alt/x0/u0/address2
add wave -noupdate -format Literal /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/nos64/x1/alt/x0/u0/datain2
add wave -noupdate -format Literal /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/nos64/x1/alt/x0/u0/dataout2
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/nos64/x1/alt/x0/u0/enable2
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/nos64/x1/alt/x0/u0/write2
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/nos64/x1/alt/x0/u0/u0/wren_a
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/nos64/x1/alt/x0/u0/u0/wren_b
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/nos64/x1/alt/x0/u0/u0/rden_a
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/nos64/x1/alt/x0/u0/u0/rden_b
add wave -noupdate -format Literal /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/nos64/x1/alt/x0/u0/u0/data_a
add wave -noupdate -format Literal /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/nos64/x1/alt/x0/u0/u0/data_b
add wave -noupdate -format Literal /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/nos64/x1/alt/x0/u0/u0/address_a
add wave -noupdate -format Literal /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/nos64/x1/alt/x0/u0/u0/address_b
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/nos64/x1/alt/x0/u0/u0/clock0
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/nos64/x1/alt/x0/u0/u0/clock1
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/nos64/x1/alt/x0/u0/u0/clocken0
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/nos64/x1/alt/x0/u0/u0/clocken1
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/nos64/x1/alt/x0/u0/u0/clocken2
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/nos64/x1/alt/x0/u0/u0/clocken3
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/nos64/x1/alt/x0/u0/u0/aclr0
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/nos64/x1/alt/x0/u0/u0/aclr1
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/nos64/x1/alt/x0/u0/u0/addressstall_a
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/nos64/x1/alt/x0/u0/u0/addressstall_b
add wave -noupdate -format Literal /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/nos64/x1/alt/x0/u0/u0/byteena_a
add wave -noupdate -format Literal /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/nos64/x1/alt/x0/u0/u0/byteena_b
add wave -noupdate -format Literal /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/nos64/x1/alt/x0/u0/u0/q_a
add wave -noupdate -format Literal /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/nos64/x1/alt/x0/u0/u0/q_b
add wave -noupdate -format Literal /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/nos64/x1/alt/x0/u0/u0/eccstatus
add wave -noupdate -format Literal /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/nos64/x1/alt/x0/u0/u0/i_data_reg_a
add wave -noupdate -format Literal /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/nos64/x1/alt/x0/u0/u0/i_data_reg_b
add wave -noupdate -format Literal /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/nos64/x1/alt/x0/u0/u0/i_q_reg_a
add wave -noupdate -format Literal /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/nos64/x1/alt/x0/u0/u0/i_q_tmp_a
add wave -noupdate -format Literal /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/nos64/x1/alt/x0/u0/u0/i_q_tmp2_a
add wave -noupdate -format Literal /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/nos64/x1/alt/x0/u0/u0/i_q_tmp_wren_a
add wave -noupdate -format Literal /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/nos64/x1/alt/x0/u0/u0/i_q_tmp2_wren_a
add wave -noupdate -format Literal /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/nos64/x1/alt/x0/u0/u0/i_q_tmp_wren_b
add wave -noupdate -format Literal /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/nos64/x1/alt/x0/u0/u0/i_q_reg_b
add wave -noupdate -format Literal /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/nos64/x1/alt/x0/u0/u0/i_q_tmp_b
add wave -noupdate -format Literal /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/nos64/x1/alt/x0/u0/u0/i_q_tmp2_b
add wave -noupdate -format Literal /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/nos64/x1/alt/x0/u0/u0/i_current_written_data_a
add wave -noupdate -format Literal /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/nos64/x1/alt/x0/u0/u0/i_original_data_a
add wave -noupdate -format Literal /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/nos64/x1/alt/x0/u0/u0/i_original_data_b
add wave -noupdate -format Literal /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/nos64/x1/alt/x0/u0/u0/i_byteena_mask_reg_a
add wave -noupdate -format Literal /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/nos64/x1/alt/x0/u0/u0/i_byteena_mask_reg_b
add wave -noupdate -format Literal /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/nos64/x1/alt/x0/u0/u0/i_byteena_mask_reg_a_out
add wave -noupdate -format Literal /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/nos64/x1/alt/x0/u0/u0/i_byteena_mask_reg_b_out
add wave -noupdate -format Literal /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/nos64/x1/alt/x0/u0/u0/i_byteena_mask_reg_a_x
add wave -noupdate -format Literal /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/nos64/x1/alt/x0/u0/u0/i_byteena_mask_reg_b_x
add wave -noupdate -format Literal /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/nos64/x1/alt/x0/u0/u0/i_byteena_mask_reg_a_out_b
add wave -noupdate -format Literal /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/nos64/x1/alt/x0/u0/u0/i_byteena_mask_reg_b_out_a
add wave -noupdate -format Literal /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/nos64/x1/alt/x0/u0/u0/i_address_reg_a
add wave -noupdate -format Literal /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/nos64/x1/alt/x0/u0/u0/i_address_reg_b
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/nos64/x1/alt/x0/u0/u0/i_wren_reg_a
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/nos64/x1/alt/x0/u0/u0/i_wren_reg_b
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/nos64/x1/alt/x0/u0/u0/i_rden_reg_a
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/nos64/x1/alt/x0/u0/u0/i_rden_reg_b
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/nos64/x1/alt/x0/u0/u0/i_read_flag_a
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/nos64/x1/alt/x0/u0/u0/i_read_flag_b
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/nos64/x1/alt/x0/u0/u0/i_reread_flag_a
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/nos64/x1/alt/x0/u0/u0/i_reread_flag_b
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/nos64/x1/alt/x0/u0/u0/i_reread_flag2_a
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/nos64/x1/alt/x0/u0/u0/i_reread_flag2_b
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/nos64/x1/alt/x0/u0/u0/i_write_flag_a
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/nos64/x1/alt/x0/u0/u0/i_write_flag_b
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/nos64/x1/alt/x0/u0/u0/i_nmram_write_a
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/nos64/x1/alt/x0/u0/u0/i_nmram_write_b
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/nos64/x1/alt/x0/u0/u0/i_indata_aclr_a
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/nos64/x1/alt/x0/u0/u0/i_address_aclr_a
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/nos64/x1/alt/x0/u0/u0/i_wrcontrol_aclr_a
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/nos64/x1/alt/x0/u0/u0/i_indata_aclr_b
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/nos64/x1/alt/x0/u0/u0/i_address_aclr_b
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/nos64/x1/alt/x0/u0/u0/i_wrcontrol_aclr_b
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/nos64/x1/alt/x0/u0/u0/i_outdata_aclr_a
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/nos64/x1/alt/x0/u0/u0/i_outdata_aclr_b
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/nos64/x1/alt/x0/u0/u0/i_rdcontrol_aclr_b
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/nos64/x1/alt/x0/u0/u0/i_byteena_aclr_a
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/nos64/x1/alt/x0/u0/u0/i_byteena_aclr_b
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/nos64/x1/alt/x0/u0/u0/good_to_go_a
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/nos64/x1/alt/x0/u0/u0/good_to_go_b
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/nos64/x1/alt/x0/u0/u0/i_core_clocken_a
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/nos64/x1/alt/x0/u0/u0/i_core_clocken_b
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/nos64/x1/alt/x0/u0/u0/i_core_clocken_b0
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/nos64/x1/alt/x0/u0/u0/i_core_clocken_b1
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/nos64/x1/alt/x0/u0/u0/i_inclocken0
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/nos64/x1/alt/x0/u0/u0/i_input_clocken_b
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/nos64/x1/alt/x0/u0/u0/i_outdata_clken_b
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/nos64/x1/alt/x0/u0/u0/i_outdata_clken_a
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/nos64/x1/alt/x0/u0/u0/default_val
add wave -noupdate -format Literal /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/nos64/x1/alt/x0/u0/u0/i_data_zero_a
add wave -noupdate -format Literal /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/nos64/x1/alt/x0/u0/u0/i_data_zero_b
add wave -noupdate -format Literal /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/nos64/x1/alt/x0/u0/u0/i_data_ones_a
add wave -noupdate -format Literal /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/nos64/x1/alt/x0/u0/u0/i_data_ones_b
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/nos64/x1/alt/x0/u0/u0/same_clock_pulse
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/nos64/x1/alt/x0/u0/u0/i_force_reread_a
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/nos64/x1/alt/x0/u0/u0/i_force_reread_b
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/nos64/x1/alt/x0/u0/u0/i_force_reread_signal_a
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/nos64/x1/alt/x0/u0/u0/i_force_reread_signal_b
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/nos64/x1/alt/x0/u0/u0/i_good_to_write_a
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsu0/x0/tb0/mem0/mem0__1/ram0/nos64/x1/alt/x0/u0/u0/i_good_to_write_b
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsuen_pad/pad
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsuen_pad/o
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsubre_pad/pad
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsubre_pad/o
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsuact_pad/pad
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsuact_pad/i
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsuact_pad/padx
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsuact_pad/gnd
add wave -noupdate -format Logic /testbench/d3/l3/dsugen/dsuact_pad/vcc
add wave -noupdate -format Logic /testbench/d3/dcomgen/dcom0/rst
add wave -noupdate -format Logic /testbench/d3/dcomgen/dcom0/clk
add wave -noupdate -format Literal /testbench/d3/dcomgen/dcom0/uarti
add wave -noupdate -format Literal /testbench/d3/dcomgen/dcom0/uarto
add wave -noupdate -format Literal /testbench/d3/dcomgen/dcom0/apbi
add wave -noupdate -format Literal /testbench/d3/dcomgen/dcom0/apbo
add wave -noupdate -format Literal /testbench/d3/dcomgen/dcom0/ahbi
add wave -noupdate -format Literal /testbench/d3/dcomgen/dcom0/ahbo
add wave -noupdate -format Literal /testbench/d3/dcomgen/dcom0/dmai
add wave -noupdate -format Literal /testbench/d3/dcomgen/dcom0/dmao
add wave -noupdate -format Literal /testbench/d3/dcomgen/dcom0/duarti
add wave -noupdate -format Literal /testbench/d3/dcomgen/dcom0/duarto
add wave -noupdate -format Logic /testbench/d3/dcomgen/dcom0/ahbmst0/rst
add wave -noupdate -format Logic /testbench/d3/dcomgen/dcom0/ahbmst0/clk
add wave -noupdate -format Literal /testbench/d3/dcomgen/dcom0/ahbmst0/dmai
add wave -noupdate -format Literal /testbench/d3/dcomgen/dcom0/ahbmst0/dmao
add wave -noupdate -format Literal /testbench/d3/dcomgen/dcom0/ahbmst0/ahbi
add wave -noupdate -format Literal /testbench/d3/dcomgen/dcom0/ahbmst0/ahbo
add wave -noupdate -format Literal /testbench/d3/dcomgen/dcom0/ahbmst0/r
add wave -noupdate -format Literal /testbench/d3/dcomgen/dcom0/ahbmst0/rin
add wave -noupdate -format Logic /testbench/d3/dcomgen/dcom0/dcom_uart0/rst
add wave -noupdate -format Logic /testbench/d3/dcomgen/dcom0/dcom_uart0/clk
add wave -noupdate -format Literal /testbench/d3/dcomgen/dcom0/dcom_uart0/ui
add wave -noupdate -format Literal /testbench/d3/dcomgen/dcom0/dcom_uart0/uo
add wave -noupdate -format Literal /testbench/d3/dcomgen/dcom0/dcom_uart0/apbi
add wave -noupdate -format Literal /testbench/d3/dcomgen/dcom0/dcom_uart0/apbo
add wave -noupdate -format Literal /testbench/d3/dcomgen/dcom0/dcom_uart0/uarti
add wave -noupdate -format Literal /testbench/d3/dcomgen/dcom0/dcom_uart0/uarto
add wave -noupdate -format Literal /testbench/d3/dcomgen/dcom0/dcom_uart0/r
add wave -noupdate -format Literal /testbench/d3/dcomgen/dcom0/dcom_uart0/rin
add wave -noupdate -format Logic /testbench/d3/dcomgen/dcom0/dcom0/rst
add wave -noupdate -format Logic /testbench/d3/dcomgen/dcom0/dcom0/clk
add wave -noupdate -format Literal /testbench/d3/dcomgen/dcom0/dcom0/dmai
add wave -noupdate -format Literal /testbench/d3/dcomgen/dcom0/dcom0/dmao
add wave -noupdate -format Literal /testbench/d3/dcomgen/dcom0/dcom0/uarti
add wave -noupdate -format Literal /testbench/d3/dcomgen/dcom0/dcom0/uarto
add wave -noupdate -format Literal /testbench/d3/dcomgen/dcom0/dcom0/ahbi
add wave -noupdate -format Literal /testbench/d3/dcomgen/dcom0/dcom0/r
add wave -noupdate -format Literal /testbench/d3/dcomgen/dcom0/dcom0/rin
add wave -noupdate -format Logic /testbench/d3/dcomgen/dsurx_pad/pad
add wave -noupdate -format Logic /testbench/d3/dcomgen/dsurx_pad/o
add wave -noupdate -format Logic /testbench/d3/dcomgen/dsutx_pad/pad
add wave -noupdate -format Logic /testbench/d3/dcomgen/dsutx_pad/i
add wave -noupdate -format Logic /testbench/d3/dcomgen/dsutx_pad/padx
add wave -noupdate -format Logic /testbench/d3/dcomgen/dsutx_pad/gnd
add wave -noupdate -format Logic /testbench/d3/dcomgen/dsutx_pad/vcc
add wave -noupdate -format Logic /testbench/d3/ahbjtaggen0/ahbjtag0/rst
add wave -noupdate -format Logic /testbench/d3/ahbjtaggen0/ahbjtag0/clk
add wave -noupdate -format Logic /testbench/d3/ahbjtaggen0/ahbjtag0/tck
add wave -noupdate -format Logic /testbench/d3/ahbjtaggen0/ahbjtag0/tms
add wave -noupdate -format Logic /testbench/d3/ahbjtaggen0/ahbjtag0/tdi
add wave -noupdate -format Logic /testbench/d3/ahbjtaggen0/ahbjtag0/tdo
add wave -noupdate -format Literal /testbench/d3/ahbjtaggen0/ahbjtag0/ahbi
add wave -noupdate -format Literal /testbench/d3/ahbjtaggen0/ahbjtag0/ahbo
add wave -noupdate -format Logic /testbench/d3/ahbjtaggen0/ahbjtag0/tapo_tck
add wave -noupdate -format Logic /testbench/d3/ahbjtaggen0/ahbjtag0/tapo_tdi
add wave -noupdate -format Literal /testbench/d3/ahbjtaggen0/ahbjtag0/tapo_inst
add wave -noupdate -format Logic /testbench/d3/ahbjtaggen0/ahbjtag0/tapo_rst
add wave -noupdate -format Logic /testbench/d3/ahbjtaggen0/ahbjtag0/tapo_capt
add wave -noupdate -format Logic /testbench/d3/ahbjtaggen0/ahbjtag0/tapo_shft
add wave -noupdate -format Logic /testbench/d3/ahbjtaggen0/ahbjtag0/tapo_upd
add wave -noupdate -format Logic /testbench/d3/ahbjtaggen0/ahbjtag0/tapi_tdo
add wave -noupdate -format Logic /testbench/d3/ahbjtaggen0/ahbjtag0/trst
add wave -noupdate -format Logic /testbench/d3/ahbjtaggen0/ahbjtag0/tdoen
add wave -noupdate -format Literal /testbench/d3/ahbjtaggen0/ahbjtag0/dmai
add wave -noupdate -format Literal /testbench/d3/ahbjtaggen0/ahbjtag0/dmao
add wave -noupdate -format Literal /testbench/d3/ahbjtaggen0/ahbjtag0/ltapi
add wave -noupdate -format Literal /testbench/d3/ahbjtaggen0/ahbjtag0/ltapo
add wave -noupdate -format Logic /testbench/d3/ahbjtaggen0/ahbjtag0/taprst
add wave -noupdate -format Logic /testbench/d3/ahbjtaggen0/ahbjtag0/ahbmst0/rst
add wave -noupdate -format Logic /testbench/d3/ahbjtaggen0/ahbjtag0/ahbmst0/clk
add wave -noupdate -format Literal /testbench/d3/ahbjtaggen0/ahbjtag0/ahbmst0/dmai
add wave -noupdate -format Literal /testbench/d3/ahbjtaggen0/ahbjtag0/ahbmst0/dmao
add wave -noupdate -format Literal /testbench/d3/ahbjtaggen0/ahbjtag0/ahbmst0/ahbi
add wave -noupdate -format Literal /testbench/d3/ahbjtaggen0/ahbjtag0/ahbmst0/ahbo
add wave -noupdate -format Literal /testbench/d3/ahbjtaggen0/ahbjtag0/ahbmst0/r
add wave -noupdate -format Literal /testbench/d3/ahbjtaggen0/ahbjtag0/ahbmst0/rin
add wave -noupdate -format Logic /testbench/d3/ahbjtaggen0/ahbjtag0/tap0/trst
add wave -noupdate -format Logic /testbench/d3/ahbjtaggen0/ahbjtag0/tap0/tck
add wave -noupdate -format Logic /testbench/d3/ahbjtaggen0/ahbjtag0/tap0/tms
add wave -noupdate -format Logic /testbench/d3/ahbjtaggen0/ahbjtag0/tap0/tdi
add wave -noupdate -format Logic /testbench/d3/ahbjtaggen0/ahbjtag0/tap0/tdo
add wave -noupdate -format Logic /testbench/d3/ahbjtaggen0/ahbjtag0/tap0/tapo_tck
add wave -noupdate -format Logic /testbench/d3/ahbjtaggen0/ahbjtag0/tap0/tapo_tdi
add wave -noupdate -format Literal /testbench/d3/ahbjtaggen0/ahbjtag0/tap0/tapo_inst
add wave -noupdate -format Logic /testbench/d3/ahbjtaggen0/ahbjtag0/tap0/tapo_rst
add wave -noupdate -format Logic /testbench/d3/ahbjtaggen0/ahbjtag0/tap0/tapo_capt
add wave -noupdate -format Logic /testbench/d3/ahbjtaggen0/ahbjtag0/tap0/tapo_shft
add wave -noupdate -format Logic /testbench/d3/ahbjtaggen0/ahbjtag0/tap0/tapo_upd
add wave -noupdate -format Logic /testbench/d3/ahbjtaggen0/ahbjtag0/tap0/tapo_xsel1
add wave -noupdate -format Logic /testbench/d3/ahbjtaggen0/ahbjtag0/tap0/tapo_xsel2
add wave -noupdate -format Logic /testbench/d3/ahbjtaggen0/ahbjtag0/tap0/tapi_en1
add wave -noupdate -format Logic /testbench/d3/ahbjtaggen0/ahbjtag0/tap0/tapi_tdo1
add wave -noupdate -format Logic /testbench/d3/ahbjtaggen0/ahbjtag0/tap0/tapi_tdo2
add wave -noupdate -format Logic /testbench/d3/ahbjtaggen0/ahbjtag0/tap0/testen
add wave -noupdate -format Logic /testbench/d3/ahbjtaggen0/ahbjtag0/tap0/testrst
add wave -noupdate -format Logic /testbench/d3/ahbjtaggen0/ahbjtag0/tap0/tdoen
add wave -noupdate -format Logic /testbench/d3/ahbjtaggen0/ahbjtag0/tap0/tckn
add wave -noupdate -format Logic /testbench/d3/ahbjtaggen0/ahbjtag0/tap0/ltck
add wave -noupdate -format Logic /testbench/d3/ahbjtaggen0/ahbjtag0/tap0/ltckn
add wave -noupdate -format Logic /testbench/d3/ahbjtaggen0/ahbjtag0/tap0/alt/u0/tapi_tdo1
add wave -noupdate -format Logic /testbench/d3/ahbjtaggen0/ahbjtag0/tap0/alt/u0/tapi_tdo2
add wave -noupdate -format Logic /testbench/d3/ahbjtaggen0/ahbjtag0/tap0/alt/u0/tapo_tck
add wave -noupdate -format Logic /testbench/d3/ahbjtaggen0/ahbjtag0/tap0/alt/u0/tapo_tdi
add wave -noupdate -format Literal /testbench/d3/ahbjtaggen0/ahbjtag0/tap0/alt/u0/tapo_inst
add wave -noupdate -format Logic /testbench/d3/ahbjtaggen0/ahbjtag0/tap0/alt/u0/tapo_rst
add wave -noupdate -format Logic /testbench/d3/ahbjtaggen0/ahbjtag0/tap0/alt/u0/tapo_capt
add wave -noupdate -format Logic /testbench/d3/ahbjtaggen0/ahbjtag0/tap0/alt/u0/tapo_shft
add wave -noupdate -format Logic /testbench/d3/ahbjtaggen0/ahbjtag0/tap0/alt/u0/tapo_upd
add wave -noupdate -format Logic /testbench/d3/ahbjtaggen0/ahbjtag0/tap0/alt/u0/tapo_xsel1
add wave -noupdate -format Logic /testbench/d3/ahbjtaggen0/ahbjtag0/tap0/alt/u0/tapo_xsel2
add wave -noupdate -format Literal /testbench/d3/ahbjtaggen0/ahbjtag0/tap0/alt/u0/ir0
add wave -noupdate -format Logic /testbench/d3/ahbjtaggen0/ahbjtag0/tap0/alt/u0/u0/tdo
add wave -noupdate -format Literal /testbench/d3/ahbjtaggen0/ahbjtag0/tap0/alt/u0/u0/ir_out
add wave -noupdate -format Logic /testbench/d3/ahbjtaggen0/ahbjtag0/tap0/alt/u0/u0/tck
add wave -noupdate -format Logic /testbench/d3/ahbjtaggen0/ahbjtag0/tap0/alt/u0/u0/tdi
add wave -noupdate -format Literal /testbench/d3/ahbjtaggen0/ahbjtag0/tap0/alt/u0/u0/ir_in
add wave -noupdate -format Logic /testbench/d3/ahbjtaggen0/ahbjtag0/tap0/alt/u0/u0/virtual_state_cdr
add wave -noupdate -format Logic /testbench/d3/ahbjtaggen0/ahbjtag0/tap0/alt/u0/u0/virtual_state_sdr
add wave -noupdate -format Logic /testbench/d3/ahbjtaggen0/ahbjtag0/tap0/alt/u0/u0/virtual_state_e1dr
add wave -noupdate -format Logic /testbench/d3/ahbjtaggen0/ahbjtag0/tap0/alt/u0/u0/virtual_state_pdr
add wave -noupdate -format Logic /testbench/d3/ahbjtaggen0/ahbjtag0/tap0/alt/u0/u0/virtual_state_e2dr
add wave -noupdate -format Logic /testbench/d3/ahbjtaggen0/ahbjtag0/tap0/alt/u0/u0/virtual_state_udr
add wave -noupdate -format Logic /testbench/d3/ahbjtaggen0/ahbjtag0/tap0/alt/u0/u0/virtual_state_cir
add wave -noupdate -format Logic /testbench/d3/ahbjtaggen0/ahbjtag0/tap0/alt/u0/u0/virtual_state_uir
add wave -noupdate -format Logic /testbench/d3/ahbjtaggen0/ahbjtag0/tap0/alt/u0/u0/jtag_state_tlr
add wave -noupdate -format Logic /testbench/d3/ahbjtaggen0/ahbjtag0/tap0/alt/u0/u0/jtag_state_rti
add wave -noupdate -format Logic /testbench/d3/ahbjtaggen0/ahbjtag0/tap0/alt/u0/u0/jtag_state_sdrs
add wave -noupdate -format Logic /testbench/d3/ahbjtaggen0/ahbjtag0/tap0/alt/u0/u0/jtag_state_cdr
add wave -noupdate -format Logic /testbench/d3/ahbjtaggen0/ahbjtag0/tap0/alt/u0/u0/jtag_state_sdr
add wave -noupdate -format Logic /testbench/d3/ahbjtaggen0/ahbjtag0/tap0/alt/u0/u0/jtag_state_e1dr
add wave -noupdate -format Logic /testbench/d3/ahbjtaggen0/ahbjtag0/tap0/alt/u0/u0/jtag_state_pdr
add wave -noupdate -format Logic /testbench/d3/ahbjtaggen0/ahbjtag0/tap0/alt/u0/u0/jtag_state_e2dr
add wave -noupdate -format Logic /testbench/d3/ahbjtaggen0/ahbjtag0/tap0/alt/u0/u0/jtag_state_udr
add wave -noupdate -format Logic /testbench/d3/ahbjtaggen0/ahbjtag0/tap0/alt/u0/u0/jtag_state_sirs
add wave -noupdate -format Logic /testbench/d3/ahbjtaggen0/ahbjtag0/tap0/alt/u0/u0/jtag_state_cir
add wave -noupdate -format Logic /testbench/d3/ahbjtaggen0/ahbjtag0/tap0/alt/u0/u0/jtag_state_sir
add wave -noupdate -format Logic /testbench/d3/ahbjtaggen0/ahbjtag0/tap0/alt/u0/u0/jtag_state_e1ir
add wave -noupdate -format Logic /testbench/d3/ahbjtaggen0/ahbjtag0/tap0/alt/u0/u0/jtag_state_pir
add wave -noupdate -format Logic /testbench/d3/ahbjtaggen0/ahbjtag0/tap0/alt/u0/u0/jtag_state_e2ir
add wave -noupdate -format Logic /testbench/d3/ahbjtaggen0/ahbjtag0/tap0/alt/u0/u0/jtag_state_uir
add wave -noupdate -format Logic /testbench/d3/ahbjtaggen0/ahbjtag0/tap0/alt/u0/u0/tms
add wave -noupdate -format Logic /testbench/d3/ahbjtaggen0/ahbjtag0/tap0/alt/u0/u0/tck_i
add wave -noupdate -format Logic /testbench/d3/ahbjtaggen0/ahbjtag0/tap0/alt/u0/u0/tms_i
add wave -noupdate -format Logic /testbench/d3/ahbjtaggen0/ahbjtag0/tap0/alt/u0/u0/tdi_i
add wave -noupdate -format Logic /testbench/d3/ahbjtaggen0/ahbjtag0/tap0/alt/u0/u0/tdo_i
add wave -noupdate -format Logic /testbench/d3/ahbjtaggen0/ahbjtag0/tap0/alt/u0/u0/jtag_tdo_i
add wave -noupdate -format Logic /testbench/d3/ahbjtaggen0/ahbjtag0/tap0/alt/u0/u0/jtag_tck_i
add wave -noupdate -format Logic /testbench/d3/ahbjtaggen0/ahbjtag0/tap0/alt/u0/u0/jtag_tms_i
add wave -noupdate -format Logic /testbench/d3/ahbjtaggen0/ahbjtag0/tap0/alt/u0/u0/jtag_tdi_i
add wave -noupdate -format Logic /testbench/d3/ahbjtaggen0/ahbjtag0/tap0/alt/u0/u0/jtag_state_tlr_i
add wave -noupdate -format Logic /testbench/d3/ahbjtaggen0/ahbjtag0/tap0/alt/u0/u0/jtag_state_rti_i
add wave -noupdate -format Logic /testbench/d3/ahbjtaggen0/ahbjtag0/tap0/alt/u0/u0/jtag_state_drs_i
add wave -noupdate -format Logic /testbench/d3/ahbjtaggen0/ahbjtag0/tap0/alt/u0/u0/jtag_state_cdr_i
add wave -noupdate -format Logic /testbench/d3/ahbjtaggen0/ahbjtag0/tap0/alt/u0/u0/jtag_state_sdr_i
add wave -noupdate -format Logic /testbench/d3/ahbjtaggen0/ahbjtag0/tap0/alt/u0/u0/jtag_state_e1dr_i
add wave -noupdate -format Logic /testbench/d3/ahbjtaggen0/ahbjtag0/tap0/alt/u0/u0/jtag_state_pdr_i
add wave -noupdate -format Logic /testbench/d3/ahbjtaggen0/ahbjtag0/tap0/alt/u0/u0/jtag_state_e2dr_i
add wave -noupdate -format Logic /testbench/d3/ahbjtaggen0/ahbjtag0/tap0/alt/u0/u0/jtag_state_udr_i
add wave -noupdate -format Logic /testbench/d3/ahbjtaggen0/ahbjtag0/tap0/alt/u0/u0/jtag_state_irs_i
add wave -noupdate -format Logic /testbench/d3/ahbjtaggen0/ahbjtag0/tap0/alt/u0/u0/jtag_state_cir_i
add wave -noupdate -format Logic /testbench/d3/ahbjtaggen0/ahbjtag0/tap0/alt/u0/u0/jtag_state_sir_i
add wave -noupdate -format Logic /testbench/d3/ahbjtaggen0/ahbjtag0/tap0/alt/u0/u0/jtag_state_e1ir_i
add wave -noupdate -format Logic /testbench/d3/ahbjtaggen0/ahbjtag0/tap0/alt/u0/u0/jtag_state_pir_i
add wave -noupdate -format Logic /testbench/d3/ahbjtaggen0/ahbjtag0/tap0/alt/u0/u0/jtag_state_e2ir_i
add wave -noupdate -format Logic /testbench/d3/ahbjtaggen0/ahbjtag0/tap0/alt/u0/u0/jtag_state_uir_i
add wave -noupdate -format Logic /testbench/d3/ahbjtaggen0/ahbjtag0/tap0/alt/u0/u0/jtag_usr1_i
add wave -noupdate -format Logic /testbench/d3/ahbjtaggen0/ahbjtag0/jtagcom0/rst
add wave -noupdate -format Logic /testbench/d3/ahbjtaggen0/ahbjtag0/jtagcom0/clk
add wave -noupdate -format Literal /testbench/d3/ahbjtaggen0/ahbjtag0/jtagcom0/tapo
add wave -noupdate -format Literal /testbench/d3/ahbjtaggen0/ahbjtag0/jtagcom0/tapi
add wave -noupdate -format Literal /testbench/d3/ahbjtaggen0/ahbjtag0/jtagcom0/dmao
add wave -noupdate -format Literal /testbench/d3/ahbjtaggen0/ahbjtag0/jtagcom0/dmai
add wave -noupdate -format Literal /testbench/d3/ahbjtaggen0/ahbjtag0/jtagcom0/r
add wave -noupdate -format Literal /testbench/d3/ahbjtaggen0/ahbjtag0/jtagcom0/rin
add wave -noupdate -format Logic /testbench/d3/mg2/sr1/rst
add wave -noupdate -format Logic /testbench/d3/mg2/sr1/clk
add wave -noupdate -format Literal /testbench/d3/mg2/sr1/memi
add wave -noupdate -format Literal /testbench/d3/mg2/sr1/memo
add wave -noupdate -format Literal /testbench/d3/mg2/sr1/ahbsi
add wave -noupdate -format Literal /testbench/d3/mg2/sr1/ahbso
add wave -noupdate -format Literal /testbench/d3/mg2/sr1/apbi
add wave -noupdate -format Literal /testbench/d3/mg2/sr1/apbo
add wave -noupdate -format Literal /testbench/d3/mg2/sr1/wpo
add wave -noupdate -format Literal /testbench/d3/mg2/sr1/sdo
add wave -noupdate -format Literal /testbench/d3/mg2/sr1/r
add wave -noupdate -format Literal /testbench/d3/mg2/sr1/ri
add wave -noupdate -format Literal /testbench/d3/mg2/sr1/sdmo
add wave -noupdate -format Literal /testbench/d3/mg2/sr1/sdi
add wave -noupdate -format Literal /testbench/d3/mg2/sr1/lsdo
add wave -noupdate -format Literal /testbench/d3/mg2/sr1/rbdrive
add wave -noupdate -format Literal /testbench/d3/mg2/sr1/ribdrive
add wave -noupdate -format Literal /testbench/d3/mg2/sr1/rrsbdrive
add wave -noupdate -format Literal /testbench/d3/mg2/sr1/rsbdrive
add wave -noupdate -format Literal /testbench/d3/mg2/sr1/risbdrive
add wave -noupdate -format Logic /testbench/d3/mg2/sr1/arst
add wave -noupdate -format Logic /testbench/d3/mg2/sr1/sd0/sdctrl/rst
add wave -noupdate -format Logic /testbench/d3/mg2/sr1/sd0/sdctrl/clk
add wave -noupdate -format Literal /testbench/d3/mg2/sr1/sd0/sdctrl/sdi
add wave -noupdate -format Literal /testbench/d3/mg2/sr1/sd0/sdctrl/sdo
add wave -noupdate -format Literal /testbench/d3/mg2/sr1/sd0/sdctrl/apbi
add wave -noupdate -format Literal /testbench/d3/mg2/sr1/sd0/sdctrl/wpo
add wave -noupdate -format Literal /testbench/d3/mg2/sr1/sd0/sdctrl/sdmo
add wave -noupdate -format Literal /testbench/d3/mg2/sr1/sd0/sdctrl/r
add wave -noupdate -format Literal /testbench/d3/mg2/sr1/sd0/sdctrl/ri
add wave -noupdate -format Logic /testbench/d3/mg2/sdpads/sdwen_pad/pad
add wave -noupdate -format Logic /testbench/d3/mg2/sdpads/sdwen_pad/i
add wave -noupdate -format Logic /testbench/d3/mg2/sdpads/sdwen_pad/padx
add wave -noupdate -format Logic /testbench/d3/mg2/sdpads/sdwen_pad/gnd
add wave -noupdate -format Logic /testbench/d3/mg2/sdpads/sdwen_pad/vcc
add wave -noupdate -format Logic /testbench/d3/mg2/sdpads/sdras_pad/pad
add wave -noupdate -format Logic /testbench/d3/mg2/sdpads/sdras_pad/i
add wave -noupdate -format Logic /testbench/d3/mg2/sdpads/sdras_pad/padx
add wave -noupdate -format Logic /testbench/d3/mg2/sdpads/sdras_pad/gnd
add wave -noupdate -format Logic /testbench/d3/mg2/sdpads/sdras_pad/vcc
add wave -noupdate -format Logic /testbench/d3/mg2/sdpads/sdcas_pad/pad
add wave -noupdate -format Logic /testbench/d3/mg2/sdpads/sdcas_pad/i
add wave -noupdate -format Logic /testbench/d3/mg2/sdpads/sdcas_pad/padx
add wave -noupdate -format Logic /testbench/d3/mg2/sdpads/sdcas_pad/gnd
add wave -noupdate -format Logic /testbench/d3/mg2/sdpads/sdcas_pad/vcc
add wave -noupdate -format Literal /testbench/d3/mg2/sdpads/sddqm_pad/pad
add wave -noupdate -format Literal /testbench/d3/mg2/sdpads/sddqm_pad/i
add wave -noupdate -format Logic /testbench/d3/mg2/sdpads/sddqm_pad/v__3/x0/pad
add wave -noupdate -format Logic /testbench/d3/mg2/sdpads/sddqm_pad/v__3/x0/i
add wave -noupdate -format Logic /testbench/d3/mg2/sdpads/sddqm_pad/v__3/x0/padx
add wave -noupdate -format Logic /testbench/d3/mg2/sdpads/sddqm_pad/v__3/x0/gnd
add wave -noupdate -format Logic /testbench/d3/mg2/sdpads/sddqm_pad/v__3/x0/vcc
add wave -noupdate -format Logic /testbench/d3/mg2/sdpads/sddqm_pad/v__2/x0/pad
add wave -noupdate -format Logic /testbench/d3/mg2/sdpads/sddqm_pad/v__2/x0/i
add wave -noupdate -format Logic /testbench/d3/mg2/sdpads/sddqm_pad/v__2/x0/padx
add wave -noupdate -format Logic /testbench/d3/mg2/sdpads/sddqm_pad/v__2/x0/gnd
add wave -noupdate -format Logic /testbench/d3/mg2/sdpads/sddqm_pad/v__2/x0/vcc
add wave -noupdate -format Logic /testbench/d3/mg2/sdpads/sddqm_pad/v__1/x0/pad
add wave -noupdate -format Logic /testbench/d3/mg2/sdpads/sddqm_pad/v__1/x0/i
add wave -noupdate -format Logic /testbench/d3/mg2/sdpads/sddqm_pad/v__1/x0/padx
add wave -noupdate -format Logic /testbench/d3/mg2/sdpads/sddqm_pad/v__1/x0/gnd
add wave -noupdate -format Logic /testbench/d3/mg2/sdpads/sddqm_pad/v__1/x0/vcc
add wave -noupdate -format Logic /testbench/d3/mg2/sdpads/sddqm_pad/v__0/x0/pad
add wave -noupdate -format Logic /testbench/d3/mg2/sdpads/sddqm_pad/v__0/x0/i
add wave -noupdate -format Logic /testbench/d3/mg2/sdpads/sddqm_pad/v__0/x0/padx
add wave -noupdate -format Logic /testbench/d3/mg2/sdpads/sddqm_pad/v__0/x0/gnd
add wave -noupdate -format Logic /testbench/d3/mg2/sdpads/sddqm_pad/v__0/x0/vcc
add wave -noupdate -format Logic /testbench/d3/mg2/sdpads/sdclk_pad/pad
add wave -noupdate -format Logic /testbench/d3/mg2/sdpads/sdclk_pad/i
add wave -noupdate -format Logic /testbench/d3/mg2/sdpads/sdclk_pad/padx
add wave -noupdate -format Logic /testbench/d3/mg2/sdpads/sdclk_pad/gnd
add wave -noupdate -format Logic /testbench/d3/mg2/sdpads/sdclk_pad/vcc
add wave -noupdate -format Literal /testbench/d3/mg2/sdpads/sdcke_pad/pad
add wave -noupdate -format Literal /testbench/d3/mg2/sdpads/sdcke_pad/i
add wave -noupdate -format Logic /testbench/d3/mg2/sdpads/sdcke_pad/v__1/x0/pad
add wave -noupdate -format Logic /testbench/d3/mg2/sdpads/sdcke_pad/v__1/x0/i
add wave -noupdate -format Logic /testbench/d3/mg2/sdpads/sdcke_pad/v__1/x0/padx
add wave -noupdate -format Logic /testbench/d3/mg2/sdpads/sdcke_pad/v__1/x0/gnd
add wave -noupdate -format Logic /testbench/d3/mg2/sdpads/sdcke_pad/v__1/x0/vcc
add wave -noupdate -format Logic /testbench/d3/mg2/sdpads/sdcke_pad/v__0/x0/pad
add wave -noupdate -format Logic /testbench/d3/mg2/sdpads/sdcke_pad/v__0/x0/i
add wave -noupdate -format Logic /testbench/d3/mg2/sdpads/sdcke_pad/v__0/x0/padx
add wave -noupdate -format Logic /testbench/d3/mg2/sdpads/sdcke_pad/v__0/x0/gnd
add wave -noupdate -format Logic /testbench/d3/mg2/sdpads/sdcke_pad/v__0/x0/vcc
add wave -noupdate -format Literal /testbench/d3/mg2/sdpads/sdcsn_pad/pad
add wave -noupdate -format Literal /testbench/d3/mg2/sdpads/sdcsn_pad/i
add wave -noupdate -format Logic /testbench/d3/mg2/sdpads/sdcsn_pad/v__1/x0/pad
add wave -noupdate -format Logic /testbench/d3/mg2/sdpads/sdcsn_pad/v__1/x0/i
add wave -noupdate -format Logic /testbench/d3/mg2/sdpads/sdcsn_pad/v__1/x0/padx
add wave -noupdate -format Logic /testbench/d3/mg2/sdpads/sdcsn_pad/v__1/x0/gnd
add wave -noupdate -format Logic /testbench/d3/mg2/sdpads/sdcsn_pad/v__1/x0/vcc
add wave -noupdate -format Logic /testbench/d3/mg2/sdpads/sdcsn_pad/v__0/x0/pad
add wave -noupdate -format Logic /testbench/d3/mg2/sdpads/sdcsn_pad/v__0/x0/i
add wave -noupdate -format Logic /testbench/d3/mg2/sdpads/sdcsn_pad/v__0/x0/padx
add wave -noupdate -format Logic /testbench/d3/mg2/sdpads/sdcsn_pad/v__0/x0/gnd
add wave -noupdate -format Logic /testbench/d3/mg2/sdpads/sdcsn_pad/v__0/x0/vcc
add wave -noupdate -format Literal /testbench/d3/mg2/addr_pad/pad
add wave -noupdate -format Literal /testbench/d3/mg2/addr_pad/i
add wave -noupdate -format Logic /testbench/d3/mg2/addr_pad/v__13/x0/pad
add wave -noupdate -format Logic /testbench/d3/mg2/addr_pad/v__13/x0/i
add wave -noupdate -format Logic /testbench/d3/mg2/addr_pad/v__13/x0/padx
add wave -noupdate -format Logic /testbench/d3/mg2/addr_pad/v__13/x0/gnd
add wave -noupdate -format Logic /testbench/d3/mg2/addr_pad/v__13/x0/vcc
add wave -noupdate -format Logic /testbench/d3/mg2/addr_pad/v__12/x0/pad
add wave -noupdate -format Logic /testbench/d3/mg2/addr_pad/v__12/x0/i
add wave -noupdate -format Logic /testbench/d3/mg2/addr_pad/v__12/x0/padx
add wave -noupdate -format Logic /testbench/d3/mg2/addr_pad/v__12/x0/gnd
add wave -noupdate -format Logic /testbench/d3/mg2/addr_pad/v__12/x0/vcc
add wave -noupdate -format Logic /testbench/d3/mg2/addr_pad/v__11/x0/pad
add wave -noupdate -format Logic /testbench/d3/mg2/addr_pad/v__11/x0/i
add wave -noupdate -format Logic /testbench/d3/mg2/addr_pad/v__11/x0/padx
add wave -noupdate -format Logic /testbench/d3/mg2/addr_pad/v__11/x0/gnd
add wave -noupdate -format Logic /testbench/d3/mg2/addr_pad/v__11/x0/vcc
add wave -noupdate -format Logic /testbench/d3/mg2/addr_pad/v__10/x0/pad
add wave -noupdate -format Logic /testbench/d3/mg2/addr_pad/v__10/x0/i
add wave -noupdate -format Logic /testbench/d3/mg2/addr_pad/v__10/x0/padx
add wave -noupdate -format Logic /testbench/d3/mg2/addr_pad/v__10/x0/gnd
add wave -noupdate -format Logic /testbench/d3/mg2/addr_pad/v__10/x0/vcc
add wave -noupdate -format Logic /testbench/d3/mg2/addr_pad/v__9/x0/pad
add wave -noupdate -format Logic /testbench/d3/mg2/addr_pad/v__9/x0/i
add wave -noupdate -format Logic /testbench/d3/mg2/addr_pad/v__9/x0/padx
add wave -noupdate -format Logic /testbench/d3/mg2/addr_pad/v__9/x0/gnd
add wave -noupdate -format Logic /testbench/d3/mg2/addr_pad/v__9/x0/vcc
add wave -noupdate -format Logic /testbench/d3/mg2/addr_pad/v__8/x0/pad
add wave -noupdate -format Logic /testbench/d3/mg2/addr_pad/v__8/x0/i
add wave -noupdate -format Logic /testbench/d3/mg2/addr_pad/v__8/x0/padx
add wave -noupdate -format Logic /testbench/d3/mg2/addr_pad/v__8/x0/gnd
add wave -noupdate -format Logic /testbench/d3/mg2/addr_pad/v__8/x0/vcc
add wave -noupdate -format Logic /testbench/d3/mg2/addr_pad/v__7/x0/pad
add wave -noupdate -format Logic /testbench/d3/mg2/addr_pad/v__7/x0/i
add wave -noupdate -format Logic /testbench/d3/mg2/addr_pad/v__7/x0/padx
add wave -noupdate -format Logic /testbench/d3/mg2/addr_pad/v__7/x0/gnd
add wave -noupdate -format Logic /testbench/d3/mg2/addr_pad/v__7/x0/vcc
add wave -noupdate -format Logic /testbench/d3/mg2/addr_pad/v__6/x0/pad
add wave -noupdate -format Logic /testbench/d3/mg2/addr_pad/v__6/x0/i
add wave -noupdate -format Logic /testbench/d3/mg2/addr_pad/v__6/x0/padx
add wave -noupdate -format Logic /testbench/d3/mg2/addr_pad/v__6/x0/gnd
add wave -noupdate -format Logic /testbench/d3/mg2/addr_pad/v__6/x0/vcc
add wave -noupdate -format Logic /testbench/d3/mg2/addr_pad/v__5/x0/pad
add wave -noupdate -format Logic /testbench/d3/mg2/addr_pad/v__5/x0/i
add wave -noupdate -format Logic /testbench/d3/mg2/addr_pad/v__5/x0/padx
add wave -noupdate -format Logic /testbench/d3/mg2/addr_pad/v__5/x0/gnd
add wave -noupdate -format Logic /testbench/d3/mg2/addr_pad/v__5/x0/vcc
add wave -noupdate -format Logic /testbench/d3/mg2/addr_pad/v__4/x0/pad
add wave -noupdate -format Logic /testbench/d3/mg2/addr_pad/v__4/x0/i
add wave -noupdate -format Logic /testbench/d3/mg2/addr_pad/v__4/x0/padx
add wave -noupdate -format Logic /testbench/d3/mg2/addr_pad/v__4/x0/gnd
add wave -noupdate -format Logic /testbench/d3/mg2/addr_pad/v__4/x0/vcc
add wave -noupdate -format Logic /testbench/d3/mg2/addr_pad/v__3/x0/pad
add wave -noupdate -format Logic /testbench/d3/mg2/addr_pad/v__3/x0/i
add wave -noupdate -format Logic /testbench/d3/mg2/addr_pad/v__3/x0/padx
add wave -noupdate -format Logic /testbench/d3/mg2/addr_pad/v__3/x0/gnd
add wave -noupdate -format Logic /testbench/d3/mg2/addr_pad/v__3/x0/vcc
add wave -noupdate -format Logic /testbench/d3/mg2/addr_pad/v__2/x0/pad
add wave -noupdate -format Logic /testbench/d3/mg2/addr_pad/v__2/x0/i
add wave -noupdate -format Logic /testbench/d3/mg2/addr_pad/v__2/x0/padx
add wave -noupdate -format Logic /testbench/d3/mg2/addr_pad/v__2/x0/gnd
add wave -noupdate -format Logic /testbench/d3/mg2/addr_pad/v__2/x0/vcc
add wave -noupdate -format Logic /testbench/d3/mg2/addr_pad/v__1/x0/pad
add wave -noupdate -format Logic /testbench/d3/mg2/addr_pad/v__1/x0/i
add wave -noupdate -format Logic /testbench/d3/mg2/addr_pad/v__1/x0/padx
add wave -noupdate -format Logic /testbench/d3/mg2/addr_pad/v__1/x0/gnd
add wave -noupdate -format Logic /testbench/d3/mg2/addr_pad/v__1/x0/vcc
add wave -noupdate -format Logic /testbench/d3/mg2/addr_pad/v__0/x0/pad
add wave -noupdate -format Logic /testbench/d3/mg2/addr_pad/v__0/x0/i
add wave -noupdate -format Logic /testbench/d3/mg2/addr_pad/v__0/x0/padx
add wave -noupdate -format Logic /testbench/d3/mg2/addr_pad/v__0/x0/gnd
add wave -noupdate -format Logic /testbench/d3/mg2/addr_pad/v__0/x0/vcc
add wave -noupdate -format Literal /testbench/d3/mg2/bdr__0/data_pad/pad
add wave -noupdate -format Literal /testbench/d3/mg2/bdr__0/data_pad/i
add wave -noupdate -format Logic /testbench/d3/mg2/bdr__0/data_pad/en
add wave -noupdate -format Literal /testbench/d3/mg2/bdr__0/data_pad/o
add wave -noupdate -format Logic /testbench/d3/mg2/bdr__0/data_pad/v__7/x0/pad
add wave -noupdate -format Logic /testbench/d3/mg2/bdr__0/data_pad/v__7/x0/i
add wave -noupdate -format Logic /testbench/d3/mg2/bdr__0/data_pad/v__7/x0/en
add wave -noupdate -format Logic /testbench/d3/mg2/bdr__0/data_pad/v__7/x0/o
add wave -noupdate -format Logic /testbench/d3/mg2/bdr__0/data_pad/v__7/x0/oen
add wave -noupdate -format Logic /testbench/d3/mg2/bdr__0/data_pad/v__6/x0/pad
add wave -noupdate -format Logic /testbench/d3/mg2/bdr__0/data_pad/v__6/x0/i
add wave -noupdate -format Logic /testbench/d3/mg2/bdr__0/data_pad/v__6/x0/en
add wave -noupdate -format Logic /testbench/d3/mg2/bdr__0/data_pad/v__6/x0/o
add wave -noupdate -format Logic /testbench/d3/mg2/bdr__0/data_pad/v__6/x0/oen
add wave -noupdate -format Logic /testbench/d3/mg2/bdr__0/data_pad/v__5/x0/pad
add wave -noupdate -format Logic /testbench/d3/mg2/bdr__0/data_pad/v__5/x0/i
add wave -noupdate -format Logic /testbench/d3/mg2/bdr__0/data_pad/v__5/x0/en
add wave -noupdate -format Logic /testbench/d3/mg2/bdr__0/data_pad/v__5/x0/o
add wave -noupdate -format Logic /testbench/d3/mg2/bdr__0/data_pad/v__5/x0/oen
add wave -noupdate -format Logic /testbench/d3/mg2/bdr__0/data_pad/v__4/x0/pad
add wave -noupdate -format Logic /testbench/d3/mg2/bdr__0/data_pad/v__4/x0/i
add wave -noupdate -format Logic /testbench/d3/mg2/bdr__0/data_pad/v__4/x0/en
add wave -noupdate -format Logic /testbench/d3/mg2/bdr__0/data_pad/v__4/x0/o
add wave -noupdate -format Logic /testbench/d3/mg2/bdr__0/data_pad/v__4/x0/oen
add wave -noupdate -format Logic /testbench/d3/mg2/bdr__0/data_pad/v__3/x0/pad
add wave -noupdate -format Logic /testbench/d3/mg2/bdr__0/data_pad/v__3/x0/i
add wave -noupdate -format Logic /testbench/d3/mg2/bdr__0/data_pad/v__3/x0/en
add wave -noupdate -format Logic /testbench/d3/mg2/bdr__0/data_pad/v__3/x0/o
add wave -noupdate -format Logic /testbench/d3/mg2/bdr__0/data_pad/v__3/x0/oen
add wave -noupdate -format Logic /testbench/d3/mg2/bdr__0/data_pad/v__2/x0/pad
add wave -noupdate -format Logic /testbench/d3/mg2/bdr__0/data_pad/v__2/x0/i
add wave -noupdate -format Logic /testbench/d3/mg2/bdr__0/data_pad/v__2/x0/en
add wave -noupdate -format Logic /testbench/d3/mg2/bdr__0/data_pad/v__2/x0/o
add wave -noupdate -format Logic /testbench/d3/mg2/bdr__0/data_pad/v__2/x0/oen
add wave -noupdate -format Logic /testbench/d3/mg2/bdr__0/data_pad/v__1/x0/pad
add wave -noupdate -format Logic /testbench/d3/mg2/bdr__0/data_pad/v__1/x0/i
add wave -noupdate -format Logic /testbench/d3/mg2/bdr__0/data_pad/v__1/x0/en
add wave -noupdate -format Logic /testbench/d3/mg2/bdr__0/data_pad/v__1/x0/o
add wave -noupdate -format Logic /testbench/d3/mg2/bdr__0/data_pad/v__1/x0/oen
add wave -noupdate -format Logic /testbench/d3/mg2/bdr__0/data_pad/v__0/x0/pad
add wave -noupdate -format Logic /testbench/d3/mg2/bdr__0/data_pad/v__0/x0/i
add wave -noupdate -format Logic /testbench/d3/mg2/bdr__0/data_pad/v__0/x0/en
add wave -noupdate -format Logic /testbench/d3/mg2/bdr__0/data_pad/v__0/x0/o
add wave -noupdate -format Logic /testbench/d3/mg2/bdr__0/data_pad/v__0/x0/oen
add wave -noupdate -format Literal /testbench/d3/mg2/bdr__1/data_pad/pad
add wave -noupdate -format Literal /testbench/d3/mg2/bdr__1/data_pad/i
add wave -noupdate -format Logic /testbench/d3/mg2/bdr__1/data_pad/en
add wave -noupdate -format Literal /testbench/d3/mg2/bdr__1/data_pad/o
add wave -noupdate -format Logic /testbench/d3/mg2/bdr__1/data_pad/v__7/x0/pad
add wave -noupdate -format Logic /testbench/d3/mg2/bdr__1/data_pad/v__7/x0/i
add wave -noupdate -format Logic /testbench/d3/mg2/bdr__1/data_pad/v__7/x0/en
add wave -noupdate -format Logic /testbench/d3/mg2/bdr__1/data_pad/v__7/x0/o
add wave -noupdate -format Logic /testbench/d3/mg2/bdr__1/data_pad/v__7/x0/oen
add wave -noupdate -format Logic /testbench/d3/mg2/bdr__1/data_pad/v__6/x0/pad
add wave -noupdate -format Logic /testbench/d3/mg2/bdr__1/data_pad/v__6/x0/i
add wave -noupdate -format Logic /testbench/d3/mg2/bdr__1/data_pad/v__6/x0/en
add wave -noupdate -format Logic /testbench/d3/mg2/bdr__1/data_pad/v__6/x0/o
add wave -noupdate -format Logic /testbench/d3/mg2/bdr__1/data_pad/v__6/x0/oen
add wave -noupdate -format Logic /testbench/d3/mg2/bdr__1/data_pad/v__5/x0/pad
add wave -noupdate -format Logic /testbench/d3/mg2/bdr__1/data_pad/v__5/x0/i
add wave -noupdate -format Logic /testbench/d3/mg2/bdr__1/data_pad/v__5/x0/en
add wave -noupdate -format Logic /testbench/d3/mg2/bdr__1/data_pad/v__5/x0/o
add wave -noupdate -format Logic /testbench/d3/mg2/bdr__1/data_pad/v__5/x0/oen
add wave -noupdate -format Logic /testbench/d3/mg2/bdr__1/data_pad/v__4/x0/pad
add wave -noupdate -format Logic /testbench/d3/mg2/bdr__1/data_pad/v__4/x0/i
add wave -noupdate -format Logic /testbench/d3/mg2/bdr__1/data_pad/v__4/x0/en
add wave -noupdate -format Logic /testbench/d3/mg2/bdr__1/data_pad/v__4/x0/o
add wave -noupdate -format Logic /testbench/d3/mg2/bdr__1/data_pad/v__4/x0/oen
add wave -noupdate -format Logic /testbench/d3/mg2/bdr__1/data_pad/v__3/x0/pad
add wave -noupdate -format Logic /testbench/d3/mg2/bdr__1/data_pad/v__3/x0/i
add wave -noupdate -format Logic /testbench/d3/mg2/bdr__1/data_pad/v__3/x0/en
add wave -noupdate -format Logic /testbench/d3/mg2/bdr__1/data_pad/v__3/x0/o
add wave -noupdate -format Logic /testbench/d3/mg2/bdr__1/data_pad/v__3/x0/oen
add wave -noupdate -format Logic /testbench/d3/mg2/bdr__1/data_pad/v__2/x0/pad
add wave -noupdate -format Logic /testbench/d3/mg2/bdr__1/data_pad/v__2/x0/i
add wave -noupdate -format Logic /testbench/d3/mg2/bdr__1/data_pad/v__2/x0/en
add wave -noupdate -format Logic /testbench/d3/mg2/bdr__1/data_pad/v__2/x0/o
add wave -noupdate -format Logic /testbench/d3/mg2/bdr__1/data_pad/v__2/x0/oen
add wave -noupdate -format Logic /testbench/d3/mg2/bdr__1/data_pad/v__1/x0/pad
add wave -noupdate -format Logic /testbench/d3/mg2/bdr__1/data_pad/v__1/x0/i
add wave -noupdate -format Logic /testbench/d3/mg2/bdr__1/data_pad/v__1/x0/en
add wave -noupdate -format Logic /testbench/d3/mg2/bdr__1/data_pad/v__1/x0/o
add wave -noupdate -format Logic /testbench/d3/mg2/bdr__1/data_pad/v__1/x0/oen
add wave -noupdate -format Logic /testbench/d3/mg2/bdr__1/data_pad/v__0/x0/pad
add wave -noupdate -format Logic /testbench/d3/mg2/bdr__1/data_pad/v__0/x0/i
add wave -noupdate -format Logic /testbench/d3/mg2/bdr__1/data_pad/v__0/x0/en
add wave -noupdate -format Logic /testbench/d3/mg2/bdr__1/data_pad/v__0/x0/o
add wave -noupdate -format Logic /testbench/d3/mg2/bdr__1/data_pad/v__0/x0/oen
add wave -noupdate -format Literal /testbench/d3/mg2/bdr__2/data_pad/pad
add wave -noupdate -format Literal /testbench/d3/mg2/bdr__2/data_pad/i
add wave -noupdate -format Logic /testbench/d3/mg2/bdr__2/data_pad/en
add wave -noupdate -format Literal /testbench/d3/mg2/bdr__2/data_pad/o
add wave -noupdate -format Logic /testbench/d3/mg2/bdr__2/data_pad/v__7/x0/pad
add wave -noupdate -format Logic /testbench/d3/mg2/bdr__2/data_pad/v__7/x0/i
add wave -noupdate -format Logic /testbench/d3/mg2/bdr__2/data_pad/v__7/x0/en
add wave -noupdate -format Logic /testbench/d3/mg2/bdr__2/data_pad/v__7/x0/o
add wave -noupdate -format Logic /testbench/d3/mg2/bdr__2/data_pad/v__7/x0/oen
add wave -noupdate -format Logic /testbench/d3/mg2/bdr__2/data_pad/v__6/x0/pad
add wave -noupdate -format Logic /testbench/d3/mg2/bdr__2/data_pad/v__6/x0/i
add wave -noupdate -format Logic /testbench/d3/mg2/bdr__2/data_pad/v__6/x0/en
add wave -noupdate -format Logic /testbench/d3/mg2/bdr__2/data_pad/v__6/x0/o
add wave -noupdate -format Logic /testbench/d3/mg2/bdr__2/data_pad/v__6/x0/oen
add wave -noupdate -format Logic /testbench/d3/mg2/bdr__2/data_pad/v__5/x0/pad
add wave -noupdate -format Logic /testbench/d3/mg2/bdr__2/data_pad/v__5/x0/i
add wave -noupdate -format Logic /testbench/d3/mg2/bdr__2/data_pad/v__5/x0/en
add wave -noupdate -format Logic /testbench/d3/mg2/bdr__2/data_pad/v__5/x0/o
add wave -noupdate -format Logic /testbench/d3/mg2/bdr__2/data_pad/v__5/x0/oen
add wave -noupdate -format Logic /testbench/d3/mg2/bdr__2/data_pad/v__4/x0/pad
add wave -noupdate -format Logic /testbench/d3/mg2/bdr__2/data_pad/v__4/x0/i
add wave -noupdate -format Logic /testbench/d3/mg2/bdr__2/data_pad/v__4/x0/en
add wave -noupdate -format Logic /testbench/d3/mg2/bdr__2/data_pad/v__4/x0/o
add wave -noupdate -format Logic /testbench/d3/mg2/bdr__2/data_pad/v__4/x0/oen
add wave -noupdate -format Logic /testbench/d3/mg2/bdr__2/data_pad/v__3/x0/pad
add wave -noupdate -format Logic /testbench/d3/mg2/bdr__2/data_pad/v__3/x0/i
add wave -noupdate -format Logic /testbench/d3/mg2/bdr__2/data_pad/v__3/x0/en
add wave -noupdate -format Logic /testbench/d3/mg2/bdr__2/data_pad/v__3/x0/o
add wave -noupdate -format Logic /testbench/d3/mg2/bdr__2/data_pad/v__3/x0/oen
add wave -noupdate -format Logic /testbench/d3/mg2/bdr__2/data_pad/v__2/x0/pad
add wave -noupdate -format Logic /testbench/d3/mg2/bdr__2/data_pad/v__2/x0/i
add wave -noupdate -format Logic /testbench/d3/mg2/bdr__2/data_pad/v__2/x0/en
add wave -noupdate -format Logic /testbench/d3/mg2/bdr__2/data_pad/v__2/x0/o
add wave -noupdate -format Logic /testbench/d3/mg2/bdr__2/data_pad/v__2/x0/oen
add wave -noupdate -format Logic /testbench/d3/mg2/bdr__2/data_pad/v__1/x0/pad
add wave -noupdate -format Logic /testbench/d3/mg2/bdr__2/data_pad/v__1/x0/i
add wave -noupdate -format Logic /testbench/d3/mg2/bdr__2/data_pad/v__1/x0/en
add wave -noupdate -format Logic /testbench/d3/mg2/bdr__2/data_pad/v__1/x0/o
add wave -noupdate -format Logic /testbench/d3/mg2/bdr__2/data_pad/v__1/x0/oen
add wave -noupdate -format Logic /testbench/d3/mg2/bdr__2/data_pad/v__0/x0/pad
add wave -noupdate -format Logic /testbench/d3/mg2/bdr__2/data_pad/v__0/x0/i
add wave -noupdate -format Logic /testbench/d3/mg2/bdr__2/data_pad/v__0/x0/en
add wave -noupdate -format Logic /testbench/d3/mg2/bdr__2/data_pad/v__0/x0/o
add wave -noupdate -format Logic /testbench/d3/mg2/bdr__2/data_pad/v__0/x0/oen
add wave -noupdate -format Literal /testbench/d3/mg2/bdr__3/data_pad/pad
add wave -noupdate -format Literal /testbench/d3/mg2/bdr__3/data_pad/i
add wave -noupdate -format Logic /testbench/d3/mg2/bdr__3/data_pad/en
add wave -noupdate -format Literal /testbench/d3/mg2/bdr__3/data_pad/o
add wave -noupdate -format Logic /testbench/d3/mg2/bdr__3/data_pad/v__7/x0/pad
add wave -noupdate -format Logic /testbench/d3/mg2/bdr__3/data_pad/v__7/x0/i
add wave -noupdate -format Logic /testbench/d3/mg2/bdr__3/data_pad/v__7/x0/en
add wave -noupdate -format Logic /testbench/d3/mg2/bdr__3/data_pad/v__7/x0/o
add wave -noupdate -format Logic /testbench/d3/mg2/bdr__3/data_pad/v__7/x0/oen
add wave -noupdate -format Logic /testbench/d3/mg2/bdr__3/data_pad/v__6/x0/pad
add wave -noupdate -format Logic /testbench/d3/mg2/bdr__3/data_pad/v__6/x0/i
add wave -noupdate -format Logic /testbench/d3/mg2/bdr__3/data_pad/v__6/x0/en
add wave -noupdate -format Logic /testbench/d3/mg2/bdr__3/data_pad/v__6/x0/o
add wave -noupdate -format Logic /testbench/d3/mg2/bdr__3/data_pad/v__6/x0/oen
add wave -noupdate -format Logic /testbench/d3/mg2/bdr__3/data_pad/v__5/x0/pad
add wave -noupdate -format Logic /testbench/d3/mg2/bdr__3/data_pad/v__5/x0/i
add wave -noupdate -format Logic /testbench/d3/mg2/bdr__3/data_pad/v__5/x0/en
add wave -noupdate -format Logic /testbench/d3/mg2/bdr__3/data_pad/v__5/x0/o
add wave -noupdate -format Logic /testbench/d3/mg2/bdr__3/data_pad/v__5/x0/oen
add wave -noupdate -format Logic /testbench/d3/mg2/bdr__3/data_pad/v__4/x0/pad
add wave -noupdate -format Logic /testbench/d3/mg2/bdr__3/data_pad/v__4/x0/i
add wave -noupdate -format Logic /testbench/d3/mg2/bdr__3/data_pad/v__4/x0/en
add wave -noupdate -format Logic /testbench/d3/mg2/bdr__3/data_pad/v__4/x0/o
add wave -noupdate -format Logic /testbench/d3/mg2/bdr__3/data_pad/v__4/x0/oen
add wave -noupdate -format Logic /testbench/d3/mg2/bdr__3/data_pad/v__3/x0/pad
add wave -noupdate -format Logic /testbench/d3/mg2/bdr__3/data_pad/v__3/x0/i
add wave -noupdate -format Logic /testbench/d3/mg2/bdr__3/data_pad/v__3/x0/en
add wave -noupdate -format Logic /testbench/d3/mg2/bdr__3/data_pad/v__3/x0/o
add wave -noupdate -format Logic /testbench/d3/mg2/bdr__3/data_pad/v__3/x0/oen
add wave -noupdate -format Logic /testbench/d3/mg2/bdr__3/data_pad/v__2/x0/pad
add wave -noupdate -format Logic /testbench/d3/mg2/bdr__3/data_pad/v__2/x0/i
add wave -noupdate -format Logic /testbench/d3/mg2/bdr__3/data_pad/v__2/x0/en
add wave -noupdate -format Logic /testbench/d3/mg2/bdr__3/data_pad/v__2/x0/o
add wave -noupdate -format Logic /testbench/d3/mg2/bdr__3/data_pad/v__2/x0/oen
add wave -noupdate -format Logic /testbench/d3/mg2/bdr__3/data_pad/v__1/x0/pad
add wave -noupdate -format Logic /testbench/d3/mg2/bdr__3/data_pad/v__1/x0/i
add wave -noupdate -format Logic /testbench/d3/mg2/bdr__3/data_pad/v__1/x0/en
add wave -noupdate -format Logic /testbench/d3/mg2/bdr__3/data_pad/v__1/x0/o
add wave -noupdate -format Logic /testbench/d3/mg2/bdr__3/data_pad/v__1/x0/oen
add wave -noupdate -format Logic /testbench/d3/mg2/bdr__3/data_pad/v__0/x0/pad
add wave -noupdate -format Logic /testbench/d3/mg2/bdr__3/data_pad/v__0/x0/i
add wave -noupdate -format Logic /testbench/d3/mg2/bdr__3/data_pad/v__0/x0/en
add wave -noupdate -format Logic /testbench/d3/mg2/bdr__3/data_pad/v__0/x0/o
add wave -noupdate -format Logic /testbench/d3/mg2/bdr__3/data_pad/v__0/x0/oen
add wave -noupdate -format Literal /testbench/d3/mgpads/rams_pad/pad
add wave -noupdate -format Literal /testbench/d3/mgpads/rams_pad/i
add wave -noupdate -format Logic /testbench/d3/mgpads/rams_pad/v__4/x0/pad
add wave -noupdate -format Logic /testbench/d3/mgpads/rams_pad/v__4/x0/i
add wave -noupdate -format Logic /testbench/d3/mgpads/rams_pad/v__4/x0/padx
add wave -noupdate -format Logic /testbench/d3/mgpads/rams_pad/v__4/x0/gnd
add wave -noupdate -format Logic /testbench/d3/mgpads/rams_pad/v__4/x0/vcc
add wave -noupdate -format Logic /testbench/d3/mgpads/rams_pad/v__3/x0/pad
add wave -noupdate -format Logic /testbench/d3/mgpads/rams_pad/v__3/x0/i
add wave -noupdate -format Logic /testbench/d3/mgpads/rams_pad/v__3/x0/padx
add wave -noupdate -format Logic /testbench/d3/mgpads/rams_pad/v__3/x0/gnd
add wave -noupdate -format Logic /testbench/d3/mgpads/rams_pad/v__3/x0/vcc
add wave -noupdate -format Logic /testbench/d3/mgpads/rams_pad/v__2/x0/pad
add wave -noupdate -format Logic /testbench/d3/mgpads/rams_pad/v__2/x0/i
add wave -noupdate -format Logic /testbench/d3/mgpads/rams_pad/v__2/x0/padx
add wave -noupdate -format Logic /testbench/d3/mgpads/rams_pad/v__2/x0/gnd
add wave -noupdate -format Logic /testbench/d3/mgpads/rams_pad/v__2/x0/vcc
add wave -noupdate -format Logic /testbench/d3/mgpads/rams_pad/v__1/x0/pad
add wave -noupdate -format Logic /testbench/d3/mgpads/rams_pad/v__1/x0/i
add wave -noupdate -format Logic /testbench/d3/mgpads/rams_pad/v__1/x0/padx
add wave -noupdate -format Logic /testbench/d3/mgpads/rams_pad/v__1/x0/gnd
add wave -noupdate -format Logic /testbench/d3/mgpads/rams_pad/v__1/x0/vcc
add wave -noupdate -format Logic /testbench/d3/mgpads/rams_pad/v__0/x0/pad
add wave -noupdate -format Logic /testbench/d3/mgpads/rams_pad/v__0/x0/i
add wave -noupdate -format Logic /testbench/d3/mgpads/rams_pad/v__0/x0/padx
add wave -noupdate -format Logic /testbench/d3/mgpads/rams_pad/v__0/x0/gnd
add wave -noupdate -format Logic /testbench/d3/mgpads/rams_pad/v__0/x0/vcc
add wave -noupdate -format Literal /testbench/d3/mgpads/roms_pad/pad
add wave -noupdate -format Literal /testbench/d3/mgpads/roms_pad/i
add wave -noupdate -format Logic /testbench/d3/mgpads/roms_pad/v__1/x0/pad
add wave -noupdate -format Logic /testbench/d3/mgpads/roms_pad/v__1/x0/i
add wave -noupdate -format Logic /testbench/d3/mgpads/roms_pad/v__1/x0/padx
add wave -noupdate -format Logic /testbench/d3/mgpads/roms_pad/v__1/x0/gnd
add wave -noupdate -format Logic /testbench/d3/mgpads/roms_pad/v__1/x0/vcc
add wave -noupdate -format Logic /testbench/d3/mgpads/roms_pad/v__0/x0/pad
add wave -noupdate -format Logic /testbench/d3/mgpads/roms_pad/v__0/x0/i
add wave -noupdate -format Logic /testbench/d3/mgpads/roms_pad/v__0/x0/padx
add wave -noupdate -format Logic /testbench/d3/mgpads/roms_pad/v__0/x0/gnd
add wave -noupdate -format Logic /testbench/d3/mgpads/roms_pad/v__0/x0/vcc
add wave -noupdate -format Logic /testbench/d3/mgpads/oen_pad/pad
add wave -noupdate -format Logic /testbench/d3/mgpads/oen_pad/i
add wave -noupdate -format Logic /testbench/d3/mgpads/oen_pad/padx
add wave -noupdate -format Logic /testbench/d3/mgpads/oen_pad/gnd
add wave -noupdate -format Logic /testbench/d3/mgpads/oen_pad/vcc
add wave -noupdate -format Literal /testbench/d3/mgpads/rwen_pad/pad
add wave -noupdate -format Literal /testbench/d3/mgpads/rwen_pad/i
add wave -noupdate -format Logic /testbench/d3/mgpads/rwen_pad/v__3/x0/pad
add wave -noupdate -format Logic /testbench/d3/mgpads/rwen_pad/v__3/x0/i
add wave -noupdate -format Logic /testbench/d3/mgpads/rwen_pad/v__3/x0/padx
add wave -noupdate -format Logic /testbench/d3/mgpads/rwen_pad/v__3/x0/gnd
add wave -noupdate -format Logic /testbench/d3/mgpads/rwen_pad/v__3/x0/vcc
add wave -noupdate -format Logic /testbench/d3/mgpads/rwen_pad/v__2/x0/pad
add wave -noupdate -format Logic /testbench/d3/mgpads/rwen_pad/v__2/x0/i
add wave -noupdate -format Logic /testbench/d3/mgpads/rwen_pad/v__2/x0/padx
add wave -noupdate -format Logic /testbench/d3/mgpads/rwen_pad/v__2/x0/gnd
add wave -noupdate -format Logic /testbench/d3/mgpads/rwen_pad/v__2/x0/vcc
add wave -noupdate -format Logic /testbench/d3/mgpads/rwen_pad/v__1/x0/pad
add wave -noupdate -format Logic /testbench/d3/mgpads/rwen_pad/v__1/x0/i
add wave -noupdate -format Logic /testbench/d3/mgpads/rwen_pad/v__1/x0/padx
add wave -noupdate -format Logic /testbench/d3/mgpads/rwen_pad/v__1/x0/gnd
add wave -noupdate -format Logic /testbench/d3/mgpads/rwen_pad/v__1/x0/vcc
add wave -noupdate -format Logic /testbench/d3/mgpads/rwen_pad/v__0/x0/pad
add wave -noupdate -format Logic /testbench/d3/mgpads/rwen_pad/v__0/x0/i
add wave -noupdate -format Logic /testbench/d3/mgpads/rwen_pad/v__0/x0/padx
add wave -noupdate -format Logic /testbench/d3/mgpads/rwen_pad/v__0/x0/gnd
add wave -noupdate -format Logic /testbench/d3/mgpads/rwen_pad/v__0/x0/vcc
add wave -noupdate -format Literal /testbench/d3/mgpads/roen_pad/pad
add wave -noupdate -format Literal /testbench/d3/mgpads/roen_pad/i
add wave -noupdate -format Logic /testbench/d3/mgpads/roen_pad/v__4/x0/pad
add wave -noupdate -format Logic /testbench/d3/mgpads/roen_pad/v__4/x0/i
add wave -noupdate -format Logic /testbench/d3/mgpads/roen_pad/v__4/x0/padx
add wave -noupdate -format Logic /testbench/d3/mgpads/roen_pad/v__4/x0/gnd
add wave -noupdate -format Logic /testbench/d3/mgpads/roen_pad/v__4/x0/vcc
add wave -noupdate -format Logic /testbench/d3/mgpads/roen_pad/v__3/x0/pad
add wave -noupdate -format Logic /testbench/d3/mgpads/roen_pad/v__3/x0/i
add wave -noupdate -format Logic /testbench/d3/mgpads/roen_pad/v__3/x0/padx
add wave -noupdate -format Logic /testbench/d3/mgpads/roen_pad/v__3/x0/gnd
add wave -noupdate -format Logic /testbench/d3/mgpads/roen_pad/v__3/x0/vcc
add wave -noupdate -format Logic /testbench/d3/mgpads/roen_pad/v__2/x0/pad
add wave -noupdate -format Logic /testbench/d3/mgpads/roen_pad/v__2/x0/i
add wave -noupdate -format Logic /testbench/d3/mgpads/roen_pad/v__2/x0/padx
add wave -noupdate -format Logic /testbench/d3/mgpads/roen_pad/v__2/x0/gnd
add wave -noupdate -format Logic /testbench/d3/mgpads/roen_pad/v__2/x0/vcc
add wave -noupdate -format Logic /testbench/d3/mgpads/roen_pad/v__1/x0/pad
add wave -noupdate -format Logic /testbench/d3/mgpads/roen_pad/v__1/x0/i
add wave -noupdate -format Logic /testbench/d3/mgpads/roen_pad/v__1/x0/padx
add wave -noupdate -format Logic /testbench/d3/mgpads/roen_pad/v__1/x0/gnd
add wave -noupdate -format Logic /testbench/d3/mgpads/roen_pad/v__1/x0/vcc
add wave -noupdate -format Logic /testbench/d3/mgpads/roen_pad/v__0/x0/pad
add wave -noupdate -format Logic /testbench/d3/mgpads/roen_pad/v__0/x0/i
add wave -noupdate -format Logic /testbench/d3/mgpads/roen_pad/v__0/x0/padx
add wave -noupdate -format Logic /testbench/d3/mgpads/roen_pad/v__0/x0/gnd
add wave -noupdate -format Logic /testbench/d3/mgpads/roen_pad/v__0/x0/vcc
add wave -noupdate -format Logic /testbench/d3/mgpads/wri_pad/pad
add wave -noupdate -format Logic /testbench/d3/mgpads/wri_pad/i
add wave -noupdate -format Logic /testbench/d3/mgpads/wri_pad/padx
add wave -noupdate -format Logic /testbench/d3/mgpads/wri_pad/gnd
add wave -noupdate -format Logic /testbench/d3/mgpads/wri_pad/vcc
add wave -noupdate -format Logic /testbench/d3/mgpads/read_pad/pad
add wave -noupdate -format Logic /testbench/d3/mgpads/read_pad/i
add wave -noupdate -format Logic /testbench/d3/mgpads/read_pad/padx
add wave -noupdate -format Logic /testbench/d3/mgpads/read_pad/gnd
add wave -noupdate -format Logic /testbench/d3/mgpads/read_pad/vcc
add wave -noupdate -format Logic /testbench/d3/mgpads/iosn_pad/pad
add wave -noupdate -format Logic /testbench/d3/mgpads/iosn_pad/i
add wave -noupdate -format Logic /testbench/d3/mgpads/iosn_pad/padx
add wave -noupdate -format Logic /testbench/d3/mgpads/iosn_pad/gnd
add wave -noupdate -format Logic /testbench/d3/mgpads/iosn_pad/vcc
add wave -noupdate -format Logic /testbench/d3/apb0/rst
add wave -noupdate -format Logic /testbench/d3/apb0/clk
add wave -noupdate -format Literal /testbench/d3/apb0/ahbi
add wave -noupdate -format Literal /testbench/d3/apb0/ahbo
add wave -noupdate -format Literal /testbench/d3/apb0/apbi
add wave -noupdate -format Literal /testbench/d3/apb0/apbo
add wave -noupdate -format Literal /testbench/d3/apb0/r
add wave -noupdate -format Literal /testbench/d3/apb0/rin
add wave -noupdate -format Literal /testbench/d3/apb0/lapbi
add wave -noupdate -format Logic /testbench/d3/ua1/uart1/rst
add wave -noupdate -format Logic /testbench/d3/ua1/uart1/clk
add wave -noupdate -format Literal /testbench/d3/ua1/uart1/apbi
add wave -noupdate -format Literal /testbench/d3/ua1/uart1/apbo
add wave -noupdate -format Literal /testbench/d3/ua1/uart1/uarti
add wave -noupdate -format Literal /testbench/d3/ua1/uart1/uarto
add wave -noupdate -format Literal /testbench/d3/ua1/uart1/r
add wave -noupdate -format Literal /testbench/d3/ua1/uart1/rin
add wave -noupdate -format Logic /testbench/d3/irqctrl/irqctrl0/rst
add wave -noupdate -format Logic /testbench/d3/irqctrl/irqctrl0/clk
add wave -noupdate -format Literal /testbench/d3/irqctrl/irqctrl0/apbi
add wave -noupdate -format Literal /testbench/d3/irqctrl/irqctrl0/apbo
add wave -noupdate -format Literal /testbench/d3/irqctrl/irqctrl0/irqi
add wave -noupdate -format Literal /testbench/d3/irqctrl/irqctrl0/irqo
add wave -noupdate -format Literal /testbench/d3/irqctrl/irqctrl0/r
add wave -noupdate -format Literal /testbench/d3/irqctrl/irqctrl0/rin
add wave -noupdate -format Literal /testbench/d3/irqctrl/irqctrl0/r2
add wave -noupdate -format Literal /testbench/d3/irqctrl/irqctrl0/r2in
add wave -noupdate -format Logic /testbench/d3/gpt/timer0/rst
add wave -noupdate -format Logic /testbench/d3/gpt/timer0/clk
add wave -noupdate -format Literal /testbench/d3/gpt/timer0/apbi
add wave -noupdate -format Literal /testbench/d3/gpt/timer0/apbo
add wave -noupdate -format Literal /testbench/d3/gpt/timer0/gpti
add wave -noupdate -format Literal /testbench/d3/gpt/timer0/gpto
add wave -noupdate -format Literal /testbench/d3/gpt/timer0/r
add wave -noupdate -format Literal /testbench/d3/gpt/timer0/rin
add wave -noupdate -format Logic /testbench/d3/vert_sync_pad/pad
add wave -noupdate -format Logic /testbench/d3/vert_sync_pad/i
add wave -noupdate -format Logic /testbench/d3/vert_sync_pad/padx
add wave -noupdate -format Logic /testbench/d3/vert_sync_pad/gnd
add wave -noupdate -format Logic /testbench/d3/vert_sync_pad/vcc
add wave -noupdate -format Logic /testbench/d3/horiz_sync_pad/pad
add wave -noupdate -format Logic /testbench/d3/horiz_sync_pad/i
add wave -noupdate -format Logic /testbench/d3/horiz_sync_pad/padx
add wave -noupdate -format Logic /testbench/d3/horiz_sync_pad/gnd
add wave -noupdate -format Logic /testbench/d3/horiz_sync_pad/vcc
add wave -noupdate -format Literal /testbench/d3/video_out_r_pad/pad
add wave -noupdate -format Literal /testbench/d3/video_out_r_pad/i
add wave -noupdate -format Logic /testbench/d3/video_out_r_pad/v__1/x0/pad
add wave -noupdate -format Logic /testbench/d3/video_out_r_pad/v__1/x0/i
add wave -noupdate -format Logic /testbench/d3/video_out_r_pad/v__1/x0/padx
add wave -noupdate -format Logic /testbench/d3/video_out_r_pad/v__1/x0/gnd
add wave -noupdate -format Logic /testbench/d3/video_out_r_pad/v__1/x0/vcc
add wave -noupdate -format Logic /testbench/d3/video_out_r_pad/v__0/x0/pad
add wave -noupdate -format Logic /testbench/d3/video_out_r_pad/v__0/x0/i
add wave -noupdate -format Logic /testbench/d3/video_out_r_pad/v__0/x0/padx
add wave -noupdate -format Logic /testbench/d3/video_out_r_pad/v__0/x0/gnd
add wave -noupdate -format Logic /testbench/d3/video_out_r_pad/v__0/x0/vcc
add wave -noupdate -format Literal /testbench/d3/video_out_g_pad/pad
add wave -noupdate -format Literal /testbench/d3/video_out_g_pad/i
add wave -noupdate -format Logic /testbench/d3/video_out_g_pad/v__1/x0/pad
add wave -noupdate -format Logic /testbench/d3/video_out_g_pad/v__1/x0/i
add wave -noupdate -format Logic /testbench/d3/video_out_g_pad/v__1/x0/padx
add wave -noupdate -format Logic /testbench/d3/video_out_g_pad/v__1/x0/gnd
add wave -noupdate -format Logic /testbench/d3/video_out_g_pad/v__1/x0/vcc
add wave -noupdate -format Logic /testbench/d3/video_out_g_pad/v__0/x0/pad
add wave -noupdate -format Logic /testbench/d3/video_out_g_pad/v__0/x0/i
add wave -noupdate -format Logic /testbench/d3/video_out_g_pad/v__0/x0/padx
add wave -noupdate -format Logic /testbench/d3/video_out_g_pad/v__0/x0/gnd
add wave -noupdate -format Logic /testbench/d3/video_out_g_pad/v__0/x0/vcc
add wave -noupdate -format Literal /testbench/d3/video_out_b_pad/pad
add wave -noupdate -format Literal /testbench/d3/video_out_b_pad/i
add wave -noupdate -format Logic /testbench/d3/video_out_b_pad/v__1/x0/pad
add wave -noupdate -format Logic /testbench/d3/video_out_b_pad/v__1/x0/i
add wave -noupdate -format Logic /testbench/d3/video_out_b_pad/v__1/x0/padx
add wave -noupdate -format Logic /testbench/d3/video_out_b_pad/v__1/x0/gnd
add wave -noupdate -format Logic /testbench/d3/video_out_b_pad/v__1/x0/vcc
add wave -noupdate -format Logic /testbench/d3/video_out_b_pad/v__0/x0/pad
add wave -noupdate -format Logic /testbench/d3/video_out_b_pad/v__0/x0/i
add wave -noupdate -format Logic /testbench/d3/video_out_b_pad/v__0/x0/padx
add wave -noupdate -format Logic /testbench/d3/video_out_b_pad/v__0/x0/gnd
add wave -noupdate -format Logic /testbench/d3/video_out_b_pad/v__0/x0/vcc
add wave -noupdate -format Logic /testbench/d3/eth0/e1/rst
add wave -noupdate -format Logic /testbench/d3/eth0/e1/clk
add wave -noupdate -format Literal /testbench/d3/eth0/e1/ahbmi
add wave -noupdate -format Literal /testbench/d3/eth0/e1/ahbmo
add wave -noupdate -format Literal /testbench/d3/eth0/e1/apbi
add wave -noupdate -format Literal /testbench/d3/eth0/e1/apbo
add wave -noupdate -format Literal /testbench/d3/eth0/e1/ethi
add wave -noupdate -format Literal /testbench/d3/eth0/e1/etho
add wave -noupdate -format Logic /testbench/d3/eth0/e1/irq
add wave -noupdate -format Logic /testbench/d3/eth0/e1/rxrenable
add wave -noupdate -format Literal /testbench/d3/eth0/e1/rxraddress
add wave -noupdate -format Logic /testbench/d3/eth0/e1/rxwrite
add wave -noupdate -format Literal /testbench/d3/eth0/e1/rxwdata
add wave -noupdate -format Literal /testbench/d3/eth0/e1/rxwaddress
add wave -noupdate -format Literal /testbench/d3/eth0/e1/rxrdata
add wave -noupdate -format Logic /testbench/d3/eth0/e1/txrenable
add wave -noupdate -format Literal /testbench/d3/eth0/e1/txraddress
add wave -noupdate -format Logic /testbench/d3/eth0/e1/txwrite
add wave -noupdate -format Literal /testbench/d3/eth0/e1/txwdata
add wave -noupdate -format Literal /testbench/d3/eth0/e1/txwaddress
add wave -noupdate -format Literal /testbench/d3/eth0/e1/txrdata
add wave -noupdate -format Logic /testbench/d3/eth0/e1/erenable
add wave -noupdate -format Literal /testbench/d3/eth0/e1/eraddress
add wave -noupdate -format Logic /testbench/d3/eth0/e1/ewritem
add wave -noupdate -format Logic /testbench/d3/eth0/e1/ewritel
add wave -noupdate -format Literal /testbench/d3/eth0/e1/ewaddressm
add wave -noupdate -format Literal /testbench/d3/eth0/e1/ewaddressl
add wave -noupdate -format Literal /testbench/d3/eth0/e1/ewdata
add wave -noupdate -format Literal /testbench/d3/eth0/e1/erdata
add wave -noupdate -format Logic /testbench/d3/eth0/e1/lmdio_oe
add wave -noupdate -format Logic /testbench/d3/eth0/e1/ethc0/rst
add wave -noupdate -format Logic /testbench/d3/eth0/e1/ethc0/clk
add wave -noupdate -format Logic /testbench/d3/eth0/e1/ethc0/hgrant
add wave -noupdate -format Logic /testbench/d3/eth0/e1/ethc0/hready
add wave -noupdate -format Literal /testbench/d3/eth0/e1/ethc0/hresp
add wave -noupdate -format Literal /testbench/d3/eth0/e1/ethc0/hrdata
add wave -noupdate -format Logic /testbench/d3/eth0/e1/ethc0/hbusreq
add wave -noupdate -format Logic /testbench/d3/eth0/e1/ethc0/hlock
add wave -noupdate -format Literal /testbench/d3/eth0/e1/ethc0/htrans
add wave -noupdate -format Literal /testbench/d3/eth0/e1/ethc0/haddr
add wave -noupdate -format Logic /testbench/d3/eth0/e1/ethc0/hwrite
add wave -noupdate -format Literal /testbench/d3/eth0/e1/ethc0/hsize
add wave -noupdate -format Literal /testbench/d3/eth0/e1/ethc0/hburst
add wave -noupdate -format Literal /testbench/d3/eth0/e1/ethc0/hprot
add wave -noupdate -format Literal /testbench/d3/eth0/e1/ethc0/hwdata
add wave -noupdate -format Logic /testbench/d3/eth0/e1/ethc0/psel
add wave -noupdate -format Logic /testbench/d3/eth0/e1/ethc0/penable
add wave -noupdate -format Literal /testbench/d3/eth0/e1/ethc0/paddr
add wave -noupdate -format Logic /testbench/d3/eth0/e1/ethc0/pwrite
add wave -noupdate -format Literal /testbench/d3/eth0/e1/ethc0/pwdata
add wave -noupdate -format Literal /testbench/d3/eth0/e1/ethc0/prdata
add wave -noupdate -format Logic /testbench/d3/eth0/e1/ethc0/irq
add wave -noupdate -format Logic /testbench/d3/eth0/e1/ethc0/rxrenable
add wave -noupdate -format Literal /testbench/d3/eth0/e1/ethc0/rxraddress
add wave -noupdate -format Logic /testbench/d3/eth0/e1/ethc0/rxwrite
add wave -noupdate -format Literal /testbench/d3/eth0/e1/ethc0/rxwdata
add wave -noupdate -format Literal /testbench/d3/eth0/e1/ethc0/rxwaddress
add wave -noupdate -format Literal /testbench/d3/eth0/e1/ethc0/rxrdata
add wave -noupdate -format Logic /testbench/d3/eth0/e1/ethc0/txrenable
add wave -noupdate -format Literal /testbench/d3/eth0/e1/ethc0/txraddress
add wave -noupdate -format Logic /testbench/d3/eth0/e1/ethc0/txwrite
add wave -noupdate -format Literal /testbench/d3/eth0/e1/ethc0/txwdata
add wave -noupdate -format Literal /testbench/d3/eth0/e1/ethc0/txwaddress
add wave -noupdate -format Literal /testbench/d3/eth0/e1/ethc0/txrdata
add wave -noupdate -format Logic /testbench/d3/eth0/e1/ethc0/erenable
add wave -noupdate -format Literal /testbench/d3/eth0/e1/ethc0/eraddress
add wave -noupdate -format Logic /testbench/d3/eth0/e1/ethc0/ewritem
add wave -noupdate -format Logic /testbench/d3/eth0/e1/ethc0/ewritel
add wave -noupdate -format Literal /testbench/d3/eth0/e1/ethc0/ewaddressm
add wave -noupdate -format Literal /testbench/d3/eth0/e1/ethc0/ewaddressl
add wave -noupdate -format Literal /testbench/d3/eth0/e1/ethc0/ewdata
add wave -noupdate -format Literal /testbench/d3/eth0/e1/ethc0/erdata
add wave -noupdate -format Logic /testbench/d3/eth0/e1/ethc0/rmii_clk
add wave -noupdate -format Logic /testbench/d3/eth0/e1/ethc0/tx_clk
add wave -noupdate -format Logic /testbench/d3/eth0/e1/ethc0/rx_clk
add wave -noupdate -format Literal /testbench/d3/eth0/e1/ethc0/rxd
add wave -noupdate -format Logic /testbench/d3/eth0/e1/ethc0/rx_dv
add wave -noupdate -format Logic /testbench/d3/eth0/e1/ethc0/rx_er
add wave -noupdate -format Logic /testbench/d3/eth0/e1/ethc0/rx_col
add wave -noupdate -format Logic /testbench/d3/eth0/e1/ethc0/rx_crs
add wave -noupdate -format Logic /testbench/d3/eth0/e1/ethc0/mdio_i
add wave -noupdate -format Literal /testbench/d3/eth0/e1/ethc0/phyrstaddr
add wave -noupdate -format Logic /testbench/d3/eth0/e1/ethc0/reset
add wave -noupdate -format Literal /testbench/d3/eth0/e1/ethc0/txd
add wave -noupdate -format Logic /testbench/d3/eth0/e1/ethc0/tx_en
add wave -noupdate -format Logic /testbench/d3/eth0/e1/ethc0/tx_er
add wave -noupdate -format Logic /testbench/d3/eth0/e1/ethc0/mdc
add wave -noupdate -format Logic /testbench/d3/eth0/e1/ethc0/mdio_o
add wave -noupdate -format Logic /testbench/d3/eth0/e1/ethc0/mdio_oe
add wave -noupdate -format Logic /testbench/d3/eth0/e1/ethc0/testrst
add wave -noupdate -format Logic /testbench/d3/eth0/e1/ethc0/testen
add wave -noupdate -format Literal /testbench/d3/eth0/e1/ethc0/edcladdr
add wave -noupdate -format Logic /testbench/d3/eth0/e1/ethc0/arst
add wave -noupdate -format Logic /testbench/d3/eth0/e1/ethc0/irst
add wave -noupdate -format Logic /testbench/d3/eth0/e1/ethc0/vcc
add wave -noupdate -format Literal /testbench/d3/eth0/e1/ethc0/tmsto
add wave -noupdate -format Literal /testbench/d3/eth0/e1/ethc0/tmsti
add wave -noupdate -format Literal /testbench/d3/eth0/e1/ethc0/rmsto
add wave -noupdate -format Literal /testbench/d3/eth0/e1/ethc0/rmsti
add wave -noupdate -format Literal /testbench/d3/eth0/e1/ethc0/macaddr
add wave -noupdate -format Literal /testbench/d3/eth0/e1/ethc0/ahbmi
add wave -noupdate -format Literal /testbench/d3/eth0/e1/ethc0/ahbmo
add wave -noupdate -format Literal /testbench/d3/eth0/e1/ethc0/txi
add wave -noupdate -format Literal /testbench/d3/eth0/e1/ethc0/txo
add wave -noupdate -format Literal /testbench/d3/eth0/e1/ethc0/rxi
add wave -noupdate -format Literal /testbench/d3/eth0/e1/ethc0/rxo
add wave -noupdate -format Literal /testbench/d3/eth0/e1/ethc0/r
add wave -noupdate -format Literal /testbench/d3/eth0/e1/ethc0/rin
add wave -noupdate -format Logic /testbench/d3/eth0/e1/ethc0/tx_rmii0/tx0/rst
add wave -noupdate -format Logic /testbench/d3/eth0/e1/ethc0/tx_rmii0/tx0/clk
add wave -noupdate -format Literal /testbench/d3/eth0/e1/ethc0/tx_rmii0/tx0/txi
add wave -noupdate -format Literal /testbench/d3/eth0/e1/ethc0/tx_rmii0/tx0/txo
add wave -noupdate -format Literal /testbench/d3/eth0/e1/ethc0/tx_rmii0/tx0/r
add wave -noupdate -format Literal /testbench/d3/eth0/e1/ethc0/tx_rmii0/tx0/rin
add wave -noupdate -format Logic /testbench/d3/eth0/e1/ethc0/tx_rmii0/tx0/txrst
add wave -noupdate -format Logic /testbench/d3/eth0/e1/ethc0/tx_rmii0/tx0/vcc
add wave -noupdate -format Logic /testbench/d3/eth0/e1/ethc0/tx_rmii0/tx0/tx_rst/rstin
add wave -noupdate -format Logic /testbench/d3/eth0/e1/ethc0/tx_rmii0/tx0/tx_rst/clk
add wave -noupdate -format Logic /testbench/d3/eth0/e1/ethc0/tx_rmii0/tx0/tx_rst/clklock
add wave -noupdate -format Logic /testbench/d3/eth0/e1/ethc0/tx_rmii0/tx0/tx_rst/rstout
add wave -noupdate -format Logic /testbench/d3/eth0/e1/ethc0/tx_rmii0/tx0/tx_rst/rstoutraw
add wave -noupdate -format Literal /testbench/d3/eth0/e1/ethc0/tx_rmii0/tx0/tx_rst/r
add wave -noupdate -format Logic /testbench/d3/eth0/e1/ethc0/tx_rmii0/tx0/tx_rst/rst
add wave -noupdate -format Logic /testbench/d3/eth0/e1/ethc0/rx_rmii0/rx0/rst
add wave -noupdate -format Logic /testbench/d3/eth0/e1/ethc0/rx_rmii0/rx0/clk
add wave -noupdate -format Literal /testbench/d3/eth0/e1/ethc0/rx_rmii0/rx0/rxi
add wave -noupdate -format Literal /testbench/d3/eth0/e1/ethc0/rx_rmii0/rx0/rxo
add wave -noupdate -format Literal /testbench/d3/eth0/e1/ethc0/rx_rmii0/rx0/r
add wave -noupdate -format Literal /testbench/d3/eth0/e1/ethc0/rx_rmii0/rx0/rin
add wave -noupdate -format Logic /testbench/d3/eth0/e1/ethc0/rx_rmii0/rx0/rxrst
add wave -noupdate -format Logic /testbench/d3/eth0/e1/ethc0/rx_rmii0/rx0/vcc
add wave -noupdate -format Logic /testbench/d3/eth0/e1/ethc0/rx_rmii0/rx0/rx_rst/rstin
add wave -noupdate -format Logic /testbench/d3/eth0/e1/ethc0/rx_rmii0/rx0/rx_rst/clk
add wave -noupdate -format Logic /testbench/d3/eth0/e1/ethc0/rx_rmii0/rx0/rx_rst/clklock
add wave -noupdate -format Logic /testbench/d3/eth0/e1/ethc0/rx_rmii0/rx0/rx_rst/rstout
add wave -noupdate -format Logic /testbench/d3/eth0/e1/ethc0/rx_rmii0/rx0/rx_rst/rstoutraw
add wave -noupdate -format Literal /testbench/d3/eth0/e1/ethc0/rx_rmii0/rx0/rx_rst/r
add wave -noupdate -format Logic /testbench/d3/eth0/e1/ethc0/rx_rmii0/rx0/rx_rst/rst
add wave -noupdate -format Logic /testbench/d3/eth0/e1/ethc0/ahb0/rst
add wave -noupdate -format Logic /testbench/d3/eth0/e1/ethc0/ahb0/clk
add wave -noupdate -format Literal /testbench/d3/eth0/e1/ethc0/ahb0/ahbmi
add wave -noupdate -format Literal /testbench/d3/eth0/e1/ethc0/ahb0/ahbmo
add wave -noupdate -format Literal /testbench/d3/eth0/e1/ethc0/ahb0/tmsti
add wave -noupdate -format Literal /testbench/d3/eth0/e1/ethc0/ahb0/tmsto
add wave -noupdate -format Literal /testbench/d3/eth0/e1/ethc0/ahb0/rmsti
add wave -noupdate -format Literal /testbench/d3/eth0/e1/ethc0/ahb0/rmsto
add wave -noupdate -format Literal /testbench/d3/eth0/e1/ethc0/ahb0/r
add wave -noupdate -format Literal /testbench/d3/eth0/e1/ethc0/ahb0/rin
add wave -noupdate -format Logic /testbench/d3/eth0/e1/nft/tx_fifo0/rclk
add wave -noupdate -format Logic /testbench/d3/eth0/e1/nft/tx_fifo0/renable
add wave -noupdate -format Literal /testbench/d3/eth0/e1/nft/tx_fifo0/raddress
add wave -noupdate -format Literal /testbench/d3/eth0/e1/nft/tx_fifo0/dataout
add wave -noupdate -format Logic /testbench/d3/eth0/e1/nft/tx_fifo0/wclk
add wave -noupdate -format Logic /testbench/d3/eth0/e1/nft/tx_fifo0/write
add wave -noupdate -format Literal /testbench/d3/eth0/e1/nft/tx_fifo0/waddress
add wave -noupdate -format Literal /testbench/d3/eth0/e1/nft/tx_fifo0/datain
add wave -noupdate -format Literal /testbench/d3/eth0/e1/nft/tx_fifo0/testin
add wave -noupdate -format Logic /testbench/d3/eth0/e1/nft/tx_fifo0/vcc
add wave -noupdate -format Logic /testbench/d3/eth0/e1/nft/tx_fifo0/gnd
add wave -noupdate -format Literal /testbench/d3/eth0/e1/nft/tx_fifo0/vgnd
add wave -noupdate -format Literal /testbench/d3/eth0/e1/nft/tx_fifo0/diagin
add wave -noupdate -format Logic /testbench/d3/eth0/e1/nft/tx_fifo0/alt/x0/clk1
add wave -noupdate -format Literal /testbench/d3/eth0/e1/nft/tx_fifo0/alt/x0/address1
add wave -noupdate -format Literal /testbench/d3/eth0/e1/nft/tx_fifo0/alt/x0/datain1
add wave -noupdate -format Literal /testbench/d3/eth0/e1/nft/tx_fifo0/alt/x0/dataout1
add wave -noupdate -format Logic /testbench/d3/eth0/e1/nft/tx_fifo0/alt/x0/enable1
add wave -noupdate -format Logic /testbench/d3/eth0/e1/nft/tx_fifo0/alt/x0/write1
add wave -noupdate -format Logic /testbench/d3/eth0/e1/nft/tx_fifo0/alt/x0/clk2
add wave -noupdate -format Literal /testbench/d3/eth0/e1/nft/tx_fifo0/alt/x0/address2
add wave -noupdate -format Literal /testbench/d3/eth0/e1/nft/tx_fifo0/alt/x0/datain2
add wave -noupdate -format Literal /testbench/d3/eth0/e1/nft/tx_fifo0/alt/x0/dataout2
add wave -noupdate -format Logic /testbench/d3/eth0/e1/nft/tx_fifo0/alt/x0/enable2
add wave -noupdate -format Logic /testbench/d3/eth0/e1/nft/tx_fifo0/alt/x0/write2
add wave -noupdate -format Logic /testbench/d3/eth0/e1/nft/tx_fifo0/alt/x0/u0/wren_a
add wave -noupdate -format Logic /testbench/d3/eth0/e1/nft/tx_fifo0/alt/x0/u0/wren_b
add wave -noupdate -format Logic /testbench/d3/eth0/e1/nft/tx_fifo0/alt/x0/u0/rden_a
add wave -noupdate -format Logic /testbench/d3/eth0/e1/nft/tx_fifo0/alt/x0/u0/rden_b
add wave -noupdate -format Literal /testbench/d3/eth0/e1/nft/tx_fifo0/alt/x0/u0/data_a
add wave -noupdate -format Literal /testbench/d3/eth0/e1/nft/tx_fifo0/alt/x0/u0/data_b
add wave -noupdate -format Literal /testbench/d3/eth0/e1/nft/tx_fifo0/alt/x0/u0/address_a
add wave -noupdate -format Literal /testbench/d3/eth0/e1/nft/tx_fifo0/alt/x0/u0/address_b
add wave -noupdate -format Logic /testbench/d3/eth0/e1/nft/tx_fifo0/alt/x0/u0/clock0
add wave -noupdate -format Logic /testbench/d3/eth0/e1/nft/tx_fifo0/alt/x0/u0/clock1
add wave -noupdate -format Logic /testbench/d3/eth0/e1/nft/tx_fifo0/alt/x0/u0/clocken0
add wave -noupdate -format Logic /testbench/d3/eth0/e1/nft/tx_fifo0/alt/x0/u0/clocken1
add wave -noupdate -format Logic /testbench/d3/eth0/e1/nft/tx_fifo0/alt/x0/u0/clocken2
add wave -noupdate -format Logic /testbench/d3/eth0/e1/nft/tx_fifo0/alt/x0/u0/clocken3
add wave -noupdate -format Logic /testbench/d3/eth0/e1/nft/tx_fifo0/alt/x0/u0/aclr0
add wave -noupdate -format Logic /testbench/d3/eth0/e1/nft/tx_fifo0/alt/x0/u0/aclr1
add wave -noupdate -format Logic /testbench/d3/eth0/e1/nft/tx_fifo0/alt/x0/u0/addressstall_a
add wave -noupdate -format Logic /testbench/d3/eth0/e1/nft/tx_fifo0/alt/x0/u0/addressstall_b
add wave -noupdate -format Literal /testbench/d3/eth0/e1/nft/tx_fifo0/alt/x0/u0/byteena_a
add wave -noupdate -format Literal /testbench/d3/eth0/e1/nft/tx_fifo0/alt/x0/u0/byteena_b
add wave -noupdate -format Literal /testbench/d3/eth0/e1/nft/tx_fifo0/alt/x0/u0/q_a
add wave -noupdate -format Literal /testbench/d3/eth0/e1/nft/tx_fifo0/alt/x0/u0/q_b
add wave -noupdate -format Literal /testbench/d3/eth0/e1/nft/tx_fifo0/alt/x0/u0/eccstatus
add wave -noupdate -format Literal /testbench/d3/eth0/e1/nft/tx_fifo0/alt/x0/u0/i_data_reg_a
add wave -noupdate -format Literal /testbench/d3/eth0/e1/nft/tx_fifo0/alt/x0/u0/i_data_reg_b
add wave -noupdate -format Literal /testbench/d3/eth0/e1/nft/tx_fifo0/alt/x0/u0/i_q_reg_a
add wave -noupdate -format Literal /testbench/d3/eth0/e1/nft/tx_fifo0/alt/x0/u0/i_q_tmp_a
add wave -noupdate -format Literal /testbench/d3/eth0/e1/nft/tx_fifo0/alt/x0/u0/i_q_tmp2_a
add wave -noupdate -format Literal /testbench/d3/eth0/e1/nft/tx_fifo0/alt/x0/u0/i_q_tmp_wren_a
add wave -noupdate -format Literal /testbench/d3/eth0/e1/nft/tx_fifo0/alt/x0/u0/i_q_tmp2_wren_a
add wave -noupdate -format Literal /testbench/d3/eth0/e1/nft/tx_fifo0/alt/x0/u0/i_q_tmp_wren_b
add wave -noupdate -format Literal /testbench/d3/eth0/e1/nft/tx_fifo0/alt/x0/u0/i_q_reg_b
add wave -noupdate -format Literal /testbench/d3/eth0/e1/nft/tx_fifo0/alt/x0/u0/i_q_tmp_b
add wave -noupdate -format Literal /testbench/d3/eth0/e1/nft/tx_fifo0/alt/x0/u0/i_q_tmp2_b
add wave -noupdate -format Literal /testbench/d3/eth0/e1/nft/tx_fifo0/alt/x0/u0/i_current_written_data_a
add wave -noupdate -format Literal /testbench/d3/eth0/e1/nft/tx_fifo0/alt/x0/u0/i_original_data_a
add wave -noupdate -format Literal /testbench/d3/eth0/e1/nft/tx_fifo0/alt/x0/u0/i_original_data_b
add wave -noupdate -format Literal /testbench/d3/eth0/e1/nft/tx_fifo0/alt/x0/u0/i_byteena_mask_reg_a
add wave -noupdate -format Literal /testbench/d3/eth0/e1/nft/tx_fifo0/alt/x0/u0/i_byteena_mask_reg_b
add wave -noupdate -format Literal /testbench/d3/eth0/e1/nft/tx_fifo0/alt/x0/u0/i_byteena_mask_reg_a_out
add wave -noupdate -format Literal /testbench/d3/eth0/e1/nft/tx_fifo0/alt/x0/u0/i_byteena_mask_reg_b_out
add wave -noupdate -format Literal /testbench/d3/eth0/e1/nft/tx_fifo0/alt/x0/u0/i_byteena_mask_reg_a_x
add wave -noupdate -format Literal /testbench/d3/eth0/e1/nft/tx_fifo0/alt/x0/u0/i_byteena_mask_reg_b_x
add wave -noupdate -format Literal /testbench/d3/eth0/e1/nft/tx_fifo0/alt/x0/u0/i_byteena_mask_reg_a_out_b
add wave -noupdate -format Literal /testbench/d3/eth0/e1/nft/tx_fifo0/alt/x0/u0/i_byteena_mask_reg_b_out_a
add wave -noupdate -format Literal /testbench/d3/eth0/e1/nft/tx_fifo0/alt/x0/u0/i_address_reg_a
add wave -noupdate -format Literal /testbench/d3/eth0/e1/nft/tx_fifo0/alt/x0/u0/i_address_reg_b
add wave -noupdate -format Logic /testbench/d3/eth0/e1/nft/tx_fifo0/alt/x0/u0/i_wren_reg_a
add wave -noupdate -format Logic /testbench/d3/eth0/e1/nft/tx_fifo0/alt/x0/u0/i_wren_reg_b
add wave -noupdate -format Logic /testbench/d3/eth0/e1/nft/tx_fifo0/alt/x0/u0/i_rden_reg_a
add wave -noupdate -format Logic /testbench/d3/eth0/e1/nft/tx_fifo0/alt/x0/u0/i_rden_reg_b
add wave -noupdate -format Logic /testbench/d3/eth0/e1/nft/tx_fifo0/alt/x0/u0/i_read_flag_a
add wave -noupdate -format Logic /testbench/d3/eth0/e1/nft/tx_fifo0/alt/x0/u0/i_read_flag_b
add wave -noupdate -format Logic /testbench/d3/eth0/e1/nft/tx_fifo0/alt/x0/u0/i_reread_flag_a
add wave -noupdate -format Logic /testbench/d3/eth0/e1/nft/tx_fifo0/alt/x0/u0/i_reread_flag_b
add wave -noupdate -format Logic /testbench/d3/eth0/e1/nft/tx_fifo0/alt/x0/u0/i_reread_flag2_a
add wave -noupdate -format Logic /testbench/d3/eth0/e1/nft/tx_fifo0/alt/x0/u0/i_reread_flag2_b
add wave -noupdate -format Logic /testbench/d3/eth0/e1/nft/tx_fifo0/alt/x0/u0/i_write_flag_a
add wave -noupdate -format Logic /testbench/d3/eth0/e1/nft/tx_fifo0/alt/x0/u0/i_write_flag_b
add wave -noupdate -format Logic /testbench/d3/eth0/e1/nft/tx_fifo0/alt/x0/u0/i_nmram_write_a
add wave -noupdate -format Logic /testbench/d3/eth0/e1/nft/tx_fifo0/alt/x0/u0/i_nmram_write_b
add wave -noupdate -format Logic /testbench/d3/eth0/e1/nft/tx_fifo0/alt/x0/u0/i_indata_aclr_a
add wave -noupdate -format Logic /testbench/d3/eth0/e1/nft/tx_fifo0/alt/x0/u0/i_address_aclr_a
add wave -noupdate -format Logic /testbench/d3/eth0/e1/nft/tx_fifo0/alt/x0/u0/i_wrcontrol_aclr_a
add wave -noupdate -format Logic /testbench/d3/eth0/e1/nft/tx_fifo0/alt/x0/u0/i_indata_aclr_b
add wave -noupdate -format Logic /testbench/d3/eth0/e1/nft/tx_fifo0/alt/x0/u0/i_address_aclr_b
add wave -noupdate -format Logic /testbench/d3/eth0/e1/nft/tx_fifo0/alt/x0/u0/i_wrcontrol_aclr_b
add wave -noupdate -format Logic /testbench/d3/eth0/e1/nft/tx_fifo0/alt/x0/u0/i_outdata_aclr_a
add wave -noupdate -format Logic /testbench/d3/eth0/e1/nft/tx_fifo0/alt/x0/u0/i_outdata_aclr_b
add wave -noupdate -format Logic /testbench/d3/eth0/e1/nft/tx_fifo0/alt/x0/u0/i_rdcontrol_aclr_b
add wave -noupdate -format Logic /testbench/d3/eth0/e1/nft/tx_fifo0/alt/x0/u0/i_byteena_aclr_a
add wave -noupdate -format Logic /testbench/d3/eth0/e1/nft/tx_fifo0/alt/x0/u0/i_byteena_aclr_b
add wave -noupdate -format Logic /testbench/d3/eth0/e1/nft/tx_fifo0/alt/x0/u0/good_to_go_a
add wave -noupdate -format Logic /testbench/d3/eth0/e1/nft/tx_fifo0/alt/x0/u0/good_to_go_b
add wave -noupdate -format Logic /testbench/d3/eth0/e1/nft/tx_fifo0/alt/x0/u0/i_core_clocken_a
add wave -noupdate -format Logic /testbench/d3/eth0/e1/nft/tx_fifo0/alt/x0/u0/i_core_clocken_b
add wave -noupdate -format Logic /testbench/d3/eth0/e1/nft/tx_fifo0/alt/x0/u0/i_core_clocken_b0
add wave -noupdate -format Logic /testbench/d3/eth0/e1/nft/tx_fifo0/alt/x0/u0/i_core_clocken_b1
add wave -noupdate -format Logic /testbench/d3/eth0/e1/nft/tx_fifo0/alt/x0/u0/i_inclocken0
add wave -noupdate -format Logic /testbench/d3/eth0/e1/nft/tx_fifo0/alt/x0/u0/i_input_clocken_b
add wave -noupdate -format Logic /testbench/d3/eth0/e1/nft/tx_fifo0/alt/x0/u0/i_outdata_clken_b
add wave -noupdate -format Logic /testbench/d3/eth0/e1/nft/tx_fifo0/alt/x0/u0/i_outdata_clken_a
add wave -noupdate -format Logic /testbench/d3/eth0/e1/nft/tx_fifo0/alt/x0/u0/default_val
add wave -noupdate -format Literal /testbench/d3/eth0/e1/nft/tx_fifo0/alt/x0/u0/i_data_zero_a
add wave -noupdate -format Literal /testbench/d3/eth0/e1/nft/tx_fifo0/alt/x0/u0/i_data_zero_b
add wave -noupdate -format Literal /testbench/d3/eth0/e1/nft/tx_fifo0/alt/x0/u0/i_data_ones_a
add wave -noupdate -format Literal /testbench/d3/eth0/e1/nft/tx_fifo0/alt/x0/u0/i_data_ones_b
add wave -noupdate -format Logic /testbench/d3/eth0/e1/nft/tx_fifo0/alt/x0/u0/same_clock_pulse
add wave -noupdate -format Logic /testbench/d3/eth0/e1/nft/tx_fifo0/alt/x0/u0/i_force_reread_a
add wave -noupdate -format Logic /testbench/d3/eth0/e1/nft/tx_fifo0/alt/x0/u0/i_force_reread_b
add wave -noupdate -format Logic /testbench/d3/eth0/e1/nft/tx_fifo0/alt/x0/u0/i_force_reread_signal_a
add wave -noupdate -format Logic /testbench/d3/eth0/e1/nft/tx_fifo0/alt/x0/u0/i_force_reread_signal_b
add wave -noupdate -format Logic /testbench/d3/eth0/e1/nft/tx_fifo0/alt/x0/u0/i_good_to_write_a
add wave -noupdate -format Logic /testbench/d3/eth0/e1/nft/tx_fifo0/alt/x0/u0/i_good_to_write_b
add wave -noupdate -format Logic /testbench/d3/eth0/e1/nft/rx_fifo0/rclk
add wave -noupdate -format Logic /testbench/d3/eth0/e1/nft/rx_fifo0/renable
add wave -noupdate -format Literal /testbench/d3/eth0/e1/nft/rx_fifo0/raddress
add wave -noupdate -format Literal /testbench/d3/eth0/e1/nft/rx_fifo0/dataout
add wave -noupdate -format Logic /testbench/d3/eth0/e1/nft/rx_fifo0/wclk
add wave -noupdate -format Logic /testbench/d3/eth0/e1/nft/rx_fifo0/write
add wave -noupdate -format Literal /testbench/d3/eth0/e1/nft/rx_fifo0/waddress
add wave -noupdate -format Literal /testbench/d3/eth0/e1/nft/rx_fifo0/datain
add wave -noupdate -format Literal /testbench/d3/eth0/e1/nft/rx_fifo0/testin
add wave -noupdate -format Logic /testbench/d3/eth0/e1/nft/rx_fifo0/vcc
add wave -noupdate -format Logic /testbench/d3/eth0/e1/nft/rx_fifo0/gnd
add wave -noupdate -format Literal /testbench/d3/eth0/e1/nft/rx_fifo0/vgnd
add wave -noupdate -format Literal /testbench/d3/eth0/e1/nft/rx_fifo0/diagin
add wave -noupdate -format Logic /testbench/d3/eth0/e1/nft/rx_fifo0/alt/x0/clk1
add wave -noupdate -format Literal /testbench/d3/eth0/e1/nft/rx_fifo0/alt/x0/address1
add wave -noupdate -format Literal /testbench/d3/eth0/e1/nft/rx_fifo0/alt/x0/datain1
add wave -noupdate -format Literal /testbench/d3/eth0/e1/nft/rx_fifo0/alt/x0/dataout1
add wave -noupdate -format Logic /testbench/d3/eth0/e1/nft/rx_fifo0/alt/x0/enable1
add wave -noupdate -format Logic /testbench/d3/eth0/e1/nft/rx_fifo0/alt/x0/write1
add wave -noupdate -format Logic /testbench/d3/eth0/e1/nft/rx_fifo0/alt/x0/clk2
add wave -noupdate -format Literal /testbench/d3/eth0/e1/nft/rx_fifo0/alt/x0/address2
add wave -noupdate -format Literal /testbench/d3/eth0/e1/nft/rx_fifo0/alt/x0/datain2
add wave -noupdate -format Literal /testbench/d3/eth0/e1/nft/rx_fifo0/alt/x0/dataout2
add wave -noupdate -format Logic /testbench/d3/eth0/e1/nft/rx_fifo0/alt/x0/enable2
add wave -noupdate -format Logic /testbench/d3/eth0/e1/nft/rx_fifo0/alt/x0/write2
add wave -noupdate -format Logic /testbench/d3/eth0/e1/nft/rx_fifo0/alt/x0/u0/wren_a
add wave -noupdate -format Logic /testbench/d3/eth0/e1/nft/rx_fifo0/alt/x0/u0/wren_b
add wave -noupdate -format Logic /testbench/d3/eth0/e1/nft/rx_fifo0/alt/x0/u0/rden_a
add wave -noupdate -format Logic /testbench/d3/eth0/e1/nft/rx_fifo0/alt/x0/u0/rden_b
add wave -noupdate -format Literal /testbench/d3/eth0/e1/nft/rx_fifo0/alt/x0/u0/data_a
add wave -noupdate -format Literal /testbench/d3/eth0/e1/nft/rx_fifo0/alt/x0/u0/data_b
add wave -noupdate -format Literal /testbench/d3/eth0/e1/nft/rx_fifo0/alt/x0/u0/address_a
add wave -noupdate -format Literal /testbench/d3/eth0/e1/nft/rx_fifo0/alt/x0/u0/address_b
add wave -noupdate -format Logic /testbench/d3/eth0/e1/nft/rx_fifo0/alt/x0/u0/clock0
add wave -noupdate -format Logic /testbench/d3/eth0/e1/nft/rx_fifo0/alt/x0/u0/clock1
add wave -noupdate -format Logic /testbench/d3/eth0/e1/nft/rx_fifo0/alt/x0/u0/clocken0
add wave -noupdate -format Logic /testbench/d3/eth0/e1/nft/rx_fifo0/alt/x0/u0/clocken1
add wave -noupdate -format Logic /testbench/d3/eth0/e1/nft/rx_fifo0/alt/x0/u0/clocken2
add wave -noupdate -format Logic /testbench/d3/eth0/e1/nft/rx_fifo0/alt/x0/u0/clocken3
add wave -noupdate -format Logic /testbench/d3/eth0/e1/nft/rx_fifo0/alt/x0/u0/aclr0
add wave -noupdate -format Logic /testbench/d3/eth0/e1/nft/rx_fifo0/alt/x0/u0/aclr1
add wave -noupdate -format Logic /testbench/d3/eth0/e1/nft/rx_fifo0/alt/x0/u0/addressstall_a
add wave -noupdate -format Logic /testbench/d3/eth0/e1/nft/rx_fifo0/alt/x0/u0/addressstall_b
add wave -noupdate -format Literal /testbench/d3/eth0/e1/nft/rx_fifo0/alt/x0/u0/byteena_a
add wave -noupdate -format Literal /testbench/d3/eth0/e1/nft/rx_fifo0/alt/x0/u0/byteena_b
add wave -noupdate -format Literal /testbench/d3/eth0/e1/nft/rx_fifo0/alt/x0/u0/q_a
add wave -noupdate -format Literal /testbench/d3/eth0/e1/nft/rx_fifo0/alt/x0/u0/q_b
add wave -noupdate -format Literal /testbench/d3/eth0/e1/nft/rx_fifo0/alt/x0/u0/eccstatus
add wave -noupdate -format Literal /testbench/d3/eth0/e1/nft/rx_fifo0/alt/x0/u0/i_data_reg_a
add wave -noupdate -format Literal /testbench/d3/eth0/e1/nft/rx_fifo0/alt/x0/u0/i_data_reg_b
add wave -noupdate -format Literal /testbench/d3/eth0/e1/nft/rx_fifo0/alt/x0/u0/i_q_reg_a
add wave -noupdate -format Literal /testbench/d3/eth0/e1/nft/rx_fifo0/alt/x0/u0/i_q_tmp_a
add wave -noupdate -format Literal /testbench/d3/eth0/e1/nft/rx_fifo0/alt/x0/u0/i_q_tmp2_a
add wave -noupdate -format Literal /testbench/d3/eth0/e1/nft/rx_fifo0/alt/x0/u0/i_q_tmp_wren_a
add wave -noupdate -format Literal /testbench/d3/eth0/e1/nft/rx_fifo0/alt/x0/u0/i_q_tmp2_wren_a
add wave -noupdate -format Literal /testbench/d3/eth0/e1/nft/rx_fifo0/alt/x0/u0/i_q_tmp_wren_b
add wave -noupdate -format Literal /testbench/d3/eth0/e1/nft/rx_fifo0/alt/x0/u0/i_q_reg_b
add wave -noupdate -format Literal /testbench/d3/eth0/e1/nft/rx_fifo0/alt/x0/u0/i_q_tmp_b
add wave -noupdate -format Literal /testbench/d3/eth0/e1/nft/rx_fifo0/alt/x0/u0/i_q_tmp2_b
add wave -noupdate -format Literal /testbench/d3/eth0/e1/nft/rx_fifo0/alt/x0/u0/i_current_written_data_a
add wave -noupdate -format Literal /testbench/d3/eth0/e1/nft/rx_fifo0/alt/x0/u0/i_original_data_a
add wave -noupdate -format Literal /testbench/d3/eth0/e1/nft/rx_fifo0/alt/x0/u0/i_original_data_b
add wave -noupdate -format Literal /testbench/d3/eth0/e1/nft/rx_fifo0/alt/x0/u0/i_byteena_mask_reg_a
add wave -noupdate -format Literal /testbench/d3/eth0/e1/nft/rx_fifo0/alt/x0/u0/i_byteena_mask_reg_b
add wave -noupdate -format Literal /testbench/d3/eth0/e1/nft/rx_fifo0/alt/x0/u0/i_byteena_mask_reg_a_out
add wave -noupdate -format Literal /testbench/d3/eth0/e1/nft/rx_fifo0/alt/x0/u0/i_byteena_mask_reg_b_out
add wave -noupdate -format Literal /testbench/d3/eth0/e1/nft/rx_fifo0/alt/x0/u0/i_byteena_mask_reg_a_x
add wave -noupdate -format Literal /testbench/d3/eth0/e1/nft/rx_fifo0/alt/x0/u0/i_byteena_mask_reg_b_x
add wave -noupdate -format Literal /testbench/d3/eth0/e1/nft/rx_fifo0/alt/x0/u0/i_byteena_mask_reg_a_out_b
add wave -noupdate -format Literal /testbench/d3/eth0/e1/nft/rx_fifo0/alt/x0/u0/i_byteena_mask_reg_b_out_a
add wave -noupdate -format Literal /testbench/d3/eth0/e1/nft/rx_fifo0/alt/x0/u0/i_address_reg_a
add wave -noupdate -format Literal /testbench/d3/eth0/e1/nft/rx_fifo0/alt/x0/u0/i_address_reg_b
add wave -noupdate -format Logic /testbench/d3/eth0/e1/nft/rx_fifo0/alt/x0/u0/i_wren_reg_a
add wave -noupdate -format Logic /testbench/d3/eth0/e1/nft/rx_fifo0/alt/x0/u0/i_wren_reg_b
add wave -noupdate -format Logic /testbench/d3/eth0/e1/nft/rx_fifo0/alt/x0/u0/i_rden_reg_a
add wave -noupdate -format Logic /testbench/d3/eth0/e1/nft/rx_fifo0/alt/x0/u0/i_rden_reg_b
add wave -noupdate -format Logic /testbench/d3/eth0/e1/nft/rx_fifo0/alt/x0/u0/i_read_flag_a
add wave -noupdate -format Logic /testbench/d3/eth0/e1/nft/rx_fifo0/alt/x0/u0/i_read_flag_b
add wave -noupdate -format Logic /testbench/d3/eth0/e1/nft/rx_fifo0/alt/x0/u0/i_reread_flag_a
add wave -noupdate -format Logic /testbench/d3/eth0/e1/nft/rx_fifo0/alt/x0/u0/i_reread_flag_b
add wave -noupdate -format Logic /testbench/d3/eth0/e1/nft/rx_fifo0/alt/x0/u0/i_reread_flag2_a
add wave -noupdate -format Logic /testbench/d3/eth0/e1/nft/rx_fifo0/alt/x0/u0/i_reread_flag2_b
add wave -noupdate -format Logic /testbench/d3/eth0/e1/nft/rx_fifo0/alt/x0/u0/i_write_flag_a
add wave -noupdate -format Logic /testbench/d3/eth0/e1/nft/rx_fifo0/alt/x0/u0/i_write_flag_b
add wave -noupdate -format Logic /testbench/d3/eth0/e1/nft/rx_fifo0/alt/x0/u0/i_nmram_write_a
add wave -noupdate -format Logic /testbench/d3/eth0/e1/nft/rx_fifo0/alt/x0/u0/i_nmram_write_b
add wave -noupdate -format Logic /testbench/d3/eth0/e1/nft/rx_fifo0/alt/x0/u0/i_indata_aclr_a
add wave -noupdate -format Logic /testbench/d3/eth0/e1/nft/rx_fifo0/alt/x0/u0/i_address_aclr_a
add wave -noupdate -format Logic /testbench/d3/eth0/e1/nft/rx_fifo0/alt/x0/u0/i_wrcontrol_aclr_a
add wave -noupdate -format Logic /testbench/d3/eth0/e1/nft/rx_fifo0/alt/x0/u0/i_indata_aclr_b
add wave -noupdate -format Logic /testbench/d3/eth0/e1/nft/rx_fifo0/alt/x0/u0/i_address_aclr_b
add wave -noupdate -format Logic /testbench/d3/eth0/e1/nft/rx_fifo0/alt/x0/u0/i_wrcontrol_aclr_b
add wave -noupdate -format Logic /testbench/d3/eth0/e1/nft/rx_fifo0/alt/x0/u0/i_outdata_aclr_a
add wave -noupdate -format Logic /testbench/d3/eth0/e1/nft/rx_fifo0/alt/x0/u0/i_outdata_aclr_b
add wave -noupdate -format Logic /testbench/d3/eth0/e1/nft/rx_fifo0/alt/x0/u0/i_rdcontrol_aclr_b
add wave -noupdate -format Logic /testbench/d3/eth0/e1/nft/rx_fifo0/alt/x0/u0/i_byteena_aclr_a
add wave -noupdate -format Logic /testbench/d3/eth0/e1/nft/rx_fifo0/alt/x0/u0/i_byteena_aclr_b
add wave -noupdate -format Logic /testbench/d3/eth0/e1/nft/rx_fifo0/alt/x0/u0/good_to_go_a
add wave -noupdate -format Logic /testbench/d3/eth0/e1/nft/rx_fifo0/alt/x0/u0/good_to_go_b
add wave -noupdate -format Logic /testbench/d3/eth0/e1/nft/rx_fifo0/alt/x0/u0/i_core_clocken_a
add wave -noupdate -format Logic /testbench/d3/eth0/e1/nft/rx_fifo0/alt/x0/u0/i_core_clocken_b
add wave -noupdate -format Logic /testbench/d3/eth0/e1/nft/rx_fifo0/alt/x0/u0/i_core_clocken_b0
add wave -noupdate -format Logic /testbench/d3/eth0/e1/nft/rx_fifo0/alt/x0/u0/i_core_clocken_b1
add wave -noupdate -format Logic /testbench/d3/eth0/e1/nft/rx_fifo0/alt/x0/u0/i_inclocken0
add wave -noupdate -format Logic /testbench/d3/eth0/e1/nft/rx_fifo0/alt/x0/u0/i_input_clocken_b
add wave -noupdate -format Logic /testbench/d3/eth0/e1/nft/rx_fifo0/alt/x0/u0/i_outdata_clken_b
add wave -noupdate -format Logic /testbench/d3/eth0/e1/nft/rx_fifo0/alt/x0/u0/i_outdata_clken_a
add wave -noupdate -format Logic /testbench/d3/eth0/e1/nft/rx_fifo0/alt/x0/u0/default_val
add wave -noupdate -format Literal /testbench/d3/eth0/e1/nft/rx_fifo0/alt/x0/u0/i_data_zero_a
add wave -noupdate -format Literal /testbench/d3/eth0/e1/nft/rx_fifo0/alt/x0/u0/i_data_zero_b
add wave -noupdate -format Literal /testbench/d3/eth0/e1/nft/rx_fifo0/alt/x0/u0/i_data_ones_a
add wave -noupdate -format Literal /testbench/d3/eth0/e1/nft/rx_fifo0/alt/x0/u0/i_data_ones_b
add wave -noupdate -format Logic /testbench/d3/eth0/e1/nft/rx_fifo0/alt/x0/u0/same_clock_pulse
add wave -noupdate -format Logic /testbench/d3/eth0/e1/nft/rx_fifo0/alt/x0/u0/i_force_reread_a
add wave -noupdate -format Logic /testbench/d3/eth0/e1/nft/rx_fifo0/alt/x0/u0/i_force_reread_b
add wave -noupdate -format Logic /testbench/d3/eth0/e1/nft/rx_fifo0/alt/x0/u0/i_force_reread_signal_a
add wave -noupdate -format Logic /testbench/d3/eth0/e1/nft/rx_fifo0/alt/x0/u0/i_force_reread_signal_b
add wave -noupdate -format Logic /testbench/d3/eth0/e1/nft/rx_fifo0/alt/x0/u0/i_good_to_write_a
add wave -noupdate -format Logic /testbench/d3/eth0/e1/nft/rx_fifo0/alt/x0/u0/i_good_to_write_b
add wave -noupdate -format Logic /testbench/d3/eth0/e1/edclram/r0/rclk
add wave -noupdate -format Logic /testbench/d3/eth0/e1/edclram/r0/renable
add wave -noupdate -format Literal /testbench/d3/eth0/e1/edclram/r0/raddress
add wave -noupdate -format Literal /testbench/d3/eth0/e1/edclram/r0/dataout
add wave -noupdate -format Logic /testbench/d3/eth0/e1/edclram/r0/wclk
add wave -noupdate -format Logic /testbench/d3/eth0/e1/edclram/r0/write
add wave -noupdate -format Literal /testbench/d3/eth0/e1/edclram/r0/waddress
add wave -noupdate -format Literal /testbench/d3/eth0/e1/edclram/r0/datain
add wave -noupdate -format Literal /testbench/d3/eth0/e1/edclram/r0/testin
add wave -noupdate -format Logic /testbench/d3/eth0/e1/edclram/r0/vcc
add wave -noupdate -format Logic /testbench/d3/eth0/e1/edclram/r0/gnd
add wave -noupdate -format Literal /testbench/d3/eth0/e1/edclram/r0/vgnd
add wave -noupdate -format Literal /testbench/d3/eth0/e1/edclram/r0/diagin
add wave -noupdate -format Logic /testbench/d3/eth0/e1/edclram/r0/alt/x0/clk1
add wave -noupdate -format Literal /testbench/d3/eth0/e1/edclram/r0/alt/x0/address1
add wave -noupdate -format Literal /testbench/d3/eth0/e1/edclram/r0/alt/x0/datain1
add wave -noupdate -format Literal /testbench/d3/eth0/e1/edclram/r0/alt/x0/dataout1
add wave -noupdate -format Logic /testbench/d3/eth0/e1/edclram/r0/alt/x0/enable1
add wave -noupdate -format Logic /testbench/d3/eth0/e1/edclram/r0/alt/x0/write1
add wave -noupdate -format Logic /testbench/d3/eth0/e1/edclram/r0/alt/x0/clk2
add wave -noupdate -format Literal /testbench/d3/eth0/e1/edclram/r0/alt/x0/address2
add wave -noupdate -format Literal /testbench/d3/eth0/e1/edclram/r0/alt/x0/datain2
add wave -noupdate -format Literal /testbench/d3/eth0/e1/edclram/r0/alt/x0/dataout2
add wave -noupdate -format Logic /testbench/d3/eth0/e1/edclram/r0/alt/x0/enable2
add wave -noupdate -format Logic /testbench/d3/eth0/e1/edclram/r0/alt/x0/write2
add wave -noupdate -format Logic /testbench/d3/eth0/e1/edclram/r0/alt/x0/u0/wren_a
add wave -noupdate -format Logic /testbench/d3/eth0/e1/edclram/r0/alt/x0/u0/wren_b
add wave -noupdate -format Logic /testbench/d3/eth0/e1/edclram/r0/alt/x0/u0/rden_a
add wave -noupdate -format Logic /testbench/d3/eth0/e1/edclram/r0/alt/x0/u0/rden_b
add wave -noupdate -format Literal /testbench/d3/eth0/e1/edclram/r0/alt/x0/u0/data_a
add wave -noupdate -format Literal /testbench/d3/eth0/e1/edclram/r0/alt/x0/u0/data_b
add wave -noupdate -format Literal /testbench/d3/eth0/e1/edclram/r0/alt/x0/u0/address_a
add wave -noupdate -format Literal /testbench/d3/eth0/e1/edclram/r0/alt/x0/u0/address_b
add wave -noupdate -format Logic /testbench/d3/eth0/e1/edclram/r0/alt/x0/u0/clock0
add wave -noupdate -format Logic /testbench/d3/eth0/e1/edclram/r0/alt/x0/u0/clock1
add wave -noupdate -format Logic /testbench/d3/eth0/e1/edclram/r0/alt/x0/u0/clocken0
add wave -noupdate -format Logic /testbench/d3/eth0/e1/edclram/r0/alt/x0/u0/clocken1
add wave -noupdate -format Logic /testbench/d3/eth0/e1/edclram/r0/alt/x0/u0/clocken2
add wave -noupdate -format Logic /testbench/d3/eth0/e1/edclram/r0/alt/x0/u0/clocken3
add wave -noupdate -format Logic /testbench/d3/eth0/e1/edclram/r0/alt/x0/u0/aclr0
add wave -noupdate -format Logic /testbench/d3/eth0/e1/edclram/r0/alt/x0/u0/aclr1
add wave -noupdate -format Logic /testbench/d3/eth0/e1/edclram/r0/alt/x0/u0/addressstall_a
add wave -noupdate -format Logic /testbench/d3/eth0/e1/edclram/r0/alt/x0/u0/addressstall_b
add wave -noupdate -format Literal /testbench/d3/eth0/e1/edclram/r0/alt/x0/u0/byteena_a
add wave -noupdate -format Literal /testbench/d3/eth0/e1/edclram/r0/alt/x0/u0/byteena_b
add wave -noupdate -format Literal /testbench/d3/eth0/e1/edclram/r0/alt/x0/u0/q_a
add wave -noupdate -format Literal /testbench/d3/eth0/e1/edclram/r0/alt/x0/u0/q_b
add wave -noupdate -format Literal /testbench/d3/eth0/e1/edclram/r0/alt/x0/u0/eccstatus
add wave -noupdate -format Literal /testbench/d3/eth0/e1/edclram/r0/alt/x0/u0/i_data_reg_a
add wave -noupdate -format Literal /testbench/d3/eth0/e1/edclram/r0/alt/x0/u0/i_data_reg_b
add wave -noupdate -format Literal /testbench/d3/eth0/e1/edclram/r0/alt/x0/u0/i_q_reg_a
add wave -noupdate -format Literal /testbench/d3/eth0/e1/edclram/r0/alt/x0/u0/i_q_tmp_a
add wave -noupdate -format Literal /testbench/d3/eth0/e1/edclram/r0/alt/x0/u0/i_q_tmp2_a
add wave -noupdate -format Literal /testbench/d3/eth0/e1/edclram/r0/alt/x0/u0/i_q_tmp_wren_a
add wave -noupdate -format Literal /testbench/d3/eth0/e1/edclram/r0/alt/x0/u0/i_q_tmp2_wren_a
add wave -noupdate -format Literal /testbench/d3/eth0/e1/edclram/r0/alt/x0/u0/i_q_tmp_wren_b
add wave -noupdate -format Literal /testbench/d3/eth0/e1/edclram/r0/alt/x0/u0/i_q_reg_b
add wave -noupdate -format Literal /testbench/d3/eth0/e1/edclram/r0/alt/x0/u0/i_q_tmp_b
add wave -noupdate -format Literal /testbench/d3/eth0/e1/edclram/r0/alt/x0/u0/i_q_tmp2_b
add wave -noupdate -format Literal /testbench/d3/eth0/e1/edclram/r0/alt/x0/u0/i_current_written_data_a
add wave -noupdate -format Literal /testbench/d3/eth0/e1/edclram/r0/alt/x0/u0/i_original_data_a
add wave -noupdate -format Literal /testbench/d3/eth0/e1/edclram/r0/alt/x0/u0/i_original_data_b
add wave -noupdate -format Literal /testbench/d3/eth0/e1/edclram/r0/alt/x0/u0/i_byteena_mask_reg_a
add wave -noupdate -format Literal /testbench/d3/eth0/e1/edclram/r0/alt/x0/u0/i_byteena_mask_reg_b
add wave -noupdate -format Literal /testbench/d3/eth0/e1/edclram/r0/alt/x0/u0/i_byteena_mask_reg_a_out
add wave -noupdate -format Literal /testbench/d3/eth0/e1/edclram/r0/alt/x0/u0/i_byteena_mask_reg_b_out
add wave -noupdate -format Literal /testbench/d3/eth0/e1/edclram/r0/alt/x0/u0/i_byteena_mask_reg_a_x
add wave -noupdate -format Literal /testbench/d3/eth0/e1/edclram/r0/alt/x0/u0/i_byteena_mask_reg_b_x
add wave -noupdate -format Literal /testbench/d3/eth0/e1/edclram/r0/alt/x0/u0/i_byteena_mask_reg_a_out_b
add wave -noupdate -format Literal /testbench/d3/eth0/e1/edclram/r0/alt/x0/u0/i_byteena_mask_reg_b_out_a
add wave -noupdate -format Literal /testbench/d3/eth0/e1/edclram/r0/alt/x0/u0/i_address_reg_a
add wave -noupdate -format Literal /testbench/d3/eth0/e1/edclram/r0/alt/x0/u0/i_address_reg_b
add wave -noupdate -format Logic /testbench/d3/eth0/e1/edclram/r0/alt/x0/u0/i_wren_reg_a
add wave -noupdate -format Logic /testbench/d3/eth0/e1/edclram/r0/alt/x0/u0/i_wren_reg_b
add wave -noupdate -format Logic /testbench/d3/eth0/e1/edclram/r0/alt/x0/u0/i_rden_reg_a
add wave -noupdate -format Logic /testbench/d3/eth0/e1/edclram/r0/alt/x0/u0/i_rden_reg_b
add wave -noupdate -format Logic /testbench/d3/eth0/e1/edclram/r0/alt/x0/u0/i_read_flag_a
add wave -noupdate -format Logic /testbench/d3/eth0/e1/edclram/r0/alt/x0/u0/i_read_flag_b
add wave -noupdate -format Logic /testbench/d3/eth0/e1/edclram/r0/alt/x0/u0/i_reread_flag_a
add wave -noupdate -format Logic /testbench/d3/eth0/e1/edclram/r0/alt/x0/u0/i_reread_flag_b
add wave -noupdate -format Logic /testbench/d3/eth0/e1/edclram/r0/alt/x0/u0/i_reread_flag2_a
add wave -noupdate -format Logic /testbench/d3/eth0/e1/edclram/r0/alt/x0/u0/i_reread_flag2_b
add wave -noupdate -format Logic /testbench/d3/eth0/e1/edclram/r0/alt/x0/u0/i_write_flag_a
add wave -noupdate -format Logic /testbench/d3/eth0/e1/edclram/r0/alt/x0/u0/i_write_flag_b
add wave -noupdate -format Logic /testbench/d3/eth0/e1/edclram/r0/alt/x0/u0/i_nmram_write_a
add wave -noupdate -format Logic /testbench/d3/eth0/e1/edclram/r0/alt/x0/u0/i_nmram_write_b
add wave -noupdate -format Logic /testbench/d3/eth0/e1/edclram/r0/alt/x0/u0/i_indata_aclr_a
add wave -noupdate -format Logic /testbench/d3/eth0/e1/edclram/r0/alt/x0/u0/i_address_aclr_a
add wave -noupdate -format Logic /testbench/d3/eth0/e1/edclram/r0/alt/x0/u0/i_wrcontrol_aclr_a
add wave -noupdate -format Logic /testbench/d3/eth0/e1/edclram/r0/alt/x0/u0/i_indata_aclr_b
add wave -noupdate -format Logic /testbench/d3/eth0/e1/edclram/r0/alt/x0/u0/i_address_aclr_b
add wave -noupdate -format Logic /testbench/d3/eth0/e1/edclram/r0/alt/x0/u0/i_wrcontrol_aclr_b
add wave -noupdate -format Logic /testbench/d3/eth0/e1/edclram/r0/alt/x0/u0/i_outdata_aclr_a
add wave -noupdate -format Logic /testbench/d3/eth0/e1/edclram/r0/alt/x0/u0/i_outdata_aclr_b
add wave -noupdate -format Logic /testbench/d3/eth0/e1/edclram/r0/alt/x0/u0/i_rdcontrol_aclr_b
add wave -noupdate -format Logic /testbench/d3/eth0/e1/edclram/r0/alt/x0/u0/i_byteena_aclr_a
add wave -noupdate -format Logic /testbench/d3/eth0/e1/edclram/r0/alt/x0/u0/i_byteena_aclr_b
add wave -noupdate -format Logic /testbench/d3/eth0/e1/edclram/r0/alt/x0/u0/good_to_go_a
add wave -noupdate -format Logic /testbench/d3/eth0/e1/edclram/r0/alt/x0/u0/good_to_go_b
add wave -noupdate -format Logic /testbench/d3/eth0/e1/edclram/r0/alt/x0/u0/i_core_clocken_a
add wave -noupdate -format Logic /testbench/d3/eth0/e1/edclram/r0/alt/x0/u0/i_core_clocken_b
add wave -noupdate -format Logic /testbench/d3/eth0/e1/edclram/r0/alt/x0/u0/i_core_clocken_b0
add wave -noupdate -format Logic /testbench/d3/eth0/e1/edclram/r0/alt/x0/u0/i_core_clocken_b1
add wave -noupdate -format Logic /testbench/d3/eth0/e1/edclram/r0/alt/x0/u0/i_inclocken0
add wave -noupdate -format Logic /testbench/d3/eth0/e1/edclram/r0/alt/x0/u0/i_input_clocken_b
add wave -noupdate -format Logic /testbench/d3/eth0/e1/edclram/r0/alt/x0/u0/i_outdata_clken_b
add wave -noupdate -format Logic /testbench/d3/eth0/e1/edclram/r0/alt/x0/u0/i_outdata_clken_a
add wave -noupdate -format Logic /testbench/d3/eth0/e1/edclram/r0/alt/x0/u0/default_val
add wave -noupdate -format Literal /testbench/d3/eth0/e1/edclram/r0/alt/x0/u0/i_data_zero_a
add wave -noupdate -format Literal /testbench/d3/eth0/e1/edclram/r0/alt/x0/u0/i_data_zero_b
add wave -noupdate -format Literal /testbench/d3/eth0/e1/edclram/r0/alt/x0/u0/i_data_ones_a
add wave -noupdate -format Literal /testbench/d3/eth0/e1/edclram/r0/alt/x0/u0/i_data_ones_b
add wave -noupdate -format Logic /testbench/d3/eth0/e1/edclram/r0/alt/x0/u0/same_clock_pulse
add wave -noupdate -format Logic /testbench/d3/eth0/e1/edclram/r0/alt/x0/u0/i_force_reread_a
add wave -noupdate -format Logic /testbench/d3/eth0/e1/edclram/r0/alt/x0/u0/i_force_reread_b
add wave -noupdate -format Logic /testbench/d3/eth0/e1/edclram/r0/alt/x0/u0/i_force_reread_signal_a
add wave -noupdate -format Logic /testbench/d3/eth0/e1/edclram/r0/alt/x0/u0/i_force_reread_signal_b
add wave -noupdate -format Logic /testbench/d3/eth0/e1/edclram/r0/alt/x0/u0/i_good_to_write_a
add wave -noupdate -format Logic /testbench/d3/eth0/e1/edclram/r0/alt/x0/u0/i_good_to_write_b
add wave -noupdate -format Logic /testbench/d3/eth0/e1/edclram/r1/rclk
add wave -noupdate -format Logic /testbench/d3/eth0/e1/edclram/r1/renable
add wave -noupdate -format Literal /testbench/d3/eth0/e1/edclram/r1/raddress
add wave -noupdate -format Literal /testbench/d3/eth0/e1/edclram/r1/dataout
add wave -noupdate -format Logic /testbench/d3/eth0/e1/edclram/r1/wclk
add wave -noupdate -format Logic /testbench/d3/eth0/e1/edclram/r1/write
add wave -noupdate -format Literal /testbench/d3/eth0/e1/edclram/r1/waddress
add wave -noupdate -format Literal /testbench/d3/eth0/e1/edclram/r1/datain
add wave -noupdate -format Literal /testbench/d3/eth0/e1/edclram/r1/testin
add wave -noupdate -format Logic /testbench/d3/eth0/e1/edclram/r1/vcc
add wave -noupdate -format Logic /testbench/d3/eth0/e1/edclram/r1/gnd
add wave -noupdate -format Literal /testbench/d3/eth0/e1/edclram/r1/vgnd
add wave -noupdate -format Literal /testbench/d3/eth0/e1/edclram/r1/diagin
add wave -noupdate -format Logic /testbench/d3/eth0/e1/edclram/r1/alt/x0/clk1
add wave -noupdate -format Literal /testbench/d3/eth0/e1/edclram/r1/alt/x0/address1
add wave -noupdate -format Literal /testbench/d3/eth0/e1/edclram/r1/alt/x0/datain1
add wave -noupdate -format Literal /testbench/d3/eth0/e1/edclram/r1/alt/x0/dataout1
add wave -noupdate -format Logic /testbench/d3/eth0/e1/edclram/r1/alt/x0/enable1
add wave -noupdate -format Logic /testbench/d3/eth0/e1/edclram/r1/alt/x0/write1
add wave -noupdate -format Logic /testbench/d3/eth0/e1/edclram/r1/alt/x0/clk2
add wave -noupdate -format Literal /testbench/d3/eth0/e1/edclram/r1/alt/x0/address2
add wave -noupdate -format Literal /testbench/d3/eth0/e1/edclram/r1/alt/x0/datain2
add wave -noupdate -format Literal /testbench/d3/eth0/e1/edclram/r1/alt/x0/dataout2
add wave -noupdate -format Logic /testbench/d3/eth0/e1/edclram/r1/alt/x0/enable2
add wave -noupdate -format Logic /testbench/d3/eth0/e1/edclram/r1/alt/x0/write2
add wave -noupdate -format Logic /testbench/d3/eth0/e1/edclram/r1/alt/x0/u0/wren_a
add wave -noupdate -format Logic /testbench/d3/eth0/e1/edclram/r1/alt/x0/u0/wren_b
add wave -noupdate -format Logic /testbench/d3/eth0/e1/edclram/r1/alt/x0/u0/rden_a
add wave -noupdate -format Logic /testbench/d3/eth0/e1/edclram/r1/alt/x0/u0/rden_b
add wave -noupdate -format Literal /testbench/d3/eth0/e1/edclram/r1/alt/x0/u0/data_a
add wave -noupdate -format Literal /testbench/d3/eth0/e1/edclram/r1/alt/x0/u0/data_b
add wave -noupdate -format Literal /testbench/d3/eth0/e1/edclram/r1/alt/x0/u0/address_a
add wave -noupdate -format Literal /testbench/d3/eth0/e1/edclram/r1/alt/x0/u0/address_b
add wave -noupdate -format Logic /testbench/d3/eth0/e1/edclram/r1/alt/x0/u0/clock0
add wave -noupdate -format Logic /testbench/d3/eth0/e1/edclram/r1/alt/x0/u0/clock1
add wave -noupdate -format Logic /testbench/d3/eth0/e1/edclram/r1/alt/x0/u0/clocken0
add wave -noupdate -format Logic /testbench/d3/eth0/e1/edclram/r1/alt/x0/u0/clocken1
add wave -noupdate -format Logic /testbench/d3/eth0/e1/edclram/r1/alt/x0/u0/clocken2
add wave -noupdate -format Logic /testbench/d3/eth0/e1/edclram/r1/alt/x0/u0/clocken3
add wave -noupdate -format Logic /testbench/d3/eth0/e1/edclram/r1/alt/x0/u0/aclr0
add wave -noupdate -format Logic /testbench/d3/eth0/e1/edclram/r1/alt/x0/u0/aclr1
add wave -noupdate -format Logic /testbench/d3/eth0/e1/edclram/r1/alt/x0/u0/addressstall_a
add wave -noupdate -format Logic /testbench/d3/eth0/e1/edclram/r1/alt/x0/u0/addressstall_b
add wave -noupdate -format Literal /testbench/d3/eth0/e1/edclram/r1/alt/x0/u0/byteena_a
add wave -noupdate -format Literal /testbench/d3/eth0/e1/edclram/r1/alt/x0/u0/byteena_b
add wave -noupdate -format Literal /testbench/d3/eth0/e1/edclram/r1/alt/x0/u0/q_a
add wave -noupdate -format Literal /testbench/d3/eth0/e1/edclram/r1/alt/x0/u0/q_b
add wave -noupdate -format Literal /testbench/d3/eth0/e1/edclram/r1/alt/x0/u0/eccstatus
add wave -noupdate -format Literal /testbench/d3/eth0/e1/edclram/r1/alt/x0/u0/i_data_reg_a
add wave -noupdate -format Literal /testbench/d3/eth0/e1/edclram/r1/alt/x0/u0/i_data_reg_b
add wave -noupdate -format Literal /testbench/d3/eth0/e1/edclram/r1/alt/x0/u0/i_q_reg_a
add wave -noupdate -format Literal /testbench/d3/eth0/e1/edclram/r1/alt/x0/u0/i_q_tmp_a
add wave -noupdate -format Literal /testbench/d3/eth0/e1/edclram/r1/alt/x0/u0/i_q_tmp2_a
add wave -noupdate -format Literal /testbench/d3/eth0/e1/edclram/r1/alt/x0/u0/i_q_tmp_wren_a
add wave -noupdate -format Literal /testbench/d3/eth0/e1/edclram/r1/alt/x0/u0/i_q_tmp2_wren_a
add wave -noupdate -format Literal /testbench/d3/eth0/e1/edclram/r1/alt/x0/u0/i_q_tmp_wren_b
add wave -noupdate -format Literal /testbench/d3/eth0/e1/edclram/r1/alt/x0/u0/i_q_reg_b
add wave -noupdate -format Literal /testbench/d3/eth0/e1/edclram/r1/alt/x0/u0/i_q_tmp_b
add wave -noupdate -format Literal /testbench/d3/eth0/e1/edclram/r1/alt/x0/u0/i_q_tmp2_b
add wave -noupdate -format Literal /testbench/d3/eth0/e1/edclram/r1/alt/x0/u0/i_current_written_data_a
add wave -noupdate -format Literal /testbench/d3/eth0/e1/edclram/r1/alt/x0/u0/i_original_data_a
add wave -noupdate -format Literal /testbench/d3/eth0/e1/edclram/r1/alt/x0/u0/i_original_data_b
add wave -noupdate -format Literal /testbench/d3/eth0/e1/edclram/r1/alt/x0/u0/i_byteena_mask_reg_a
add wave -noupdate -format Literal /testbench/d3/eth0/e1/edclram/r1/alt/x0/u0/i_byteena_mask_reg_b
add wave -noupdate -format Literal /testbench/d3/eth0/e1/edclram/r1/alt/x0/u0/i_byteena_mask_reg_a_out
add wave -noupdate -format Literal /testbench/d3/eth0/e1/edclram/r1/alt/x0/u0/i_byteena_mask_reg_b_out
add wave -noupdate -format Literal /testbench/d3/eth0/e1/edclram/r1/alt/x0/u0/i_byteena_mask_reg_a_x
add wave -noupdate -format Literal /testbench/d3/eth0/e1/edclram/r1/alt/x0/u0/i_byteena_mask_reg_b_x
add wave -noupdate -format Literal /testbench/d3/eth0/e1/edclram/r1/alt/x0/u0/i_byteena_mask_reg_a_out_b
add wave -noupdate -format Literal /testbench/d3/eth0/e1/edclram/r1/alt/x0/u0/i_byteena_mask_reg_b_out_a
add wave -noupdate -format Literal /testbench/d3/eth0/e1/edclram/r1/alt/x0/u0/i_address_reg_a
add wave -noupdate -format Literal /testbench/d3/eth0/e1/edclram/r1/alt/x0/u0/i_address_reg_b
add wave -noupdate -format Logic /testbench/d3/eth0/e1/edclram/r1/alt/x0/u0/i_wren_reg_a
add wave -noupdate -format Logic /testbench/d3/eth0/e1/edclram/r1/alt/x0/u0/i_wren_reg_b
add wave -noupdate -format Logic /testbench/d3/eth0/e1/edclram/r1/alt/x0/u0/i_rden_reg_a
add wave -noupdate -format Logic /testbench/d3/eth0/e1/edclram/r1/alt/x0/u0/i_rden_reg_b
add wave -noupdate -format Logic /testbench/d3/eth0/e1/edclram/r1/alt/x0/u0/i_read_flag_a
add wave -noupdate -format Logic /testbench/d3/eth0/e1/edclram/r1/alt/x0/u0/i_read_flag_b
add wave -noupdate -format Logic /testbench/d3/eth0/e1/edclram/r1/alt/x0/u0/i_reread_flag_a
add wave -noupdate -format Logic /testbench/d3/eth0/e1/edclram/r1/alt/x0/u0/i_reread_flag_b
add wave -noupdate -format Logic /testbench/d3/eth0/e1/edclram/r1/alt/x0/u0/i_reread_flag2_a
add wave -noupdate -format Logic /testbench/d3/eth0/e1/edclram/r1/alt/x0/u0/i_reread_flag2_b
add wave -noupdate -format Logic /testbench/d3/eth0/e1/edclram/r1/alt/x0/u0/i_write_flag_a
add wave -noupdate -format Logic /testbench/d3/eth0/e1/edclram/r1/alt/x0/u0/i_write_flag_b
add wave -noupdate -format Logic /testbench/d3/eth0/e1/edclram/r1/alt/x0/u0/i_nmram_write_a
add wave -noupdate -format Logic /testbench/d3/eth0/e1/edclram/r1/alt/x0/u0/i_nmram_write_b
add wave -noupdate -format Logic /testbench/d3/eth0/e1/edclram/r1/alt/x0/u0/i_indata_aclr_a
add wave -noupdate -format Logic /testbench/d3/eth0/e1/edclram/r1/alt/x0/u0/i_address_aclr_a
add wave -noupdate -format Logic /testbench/d3/eth0/e1/edclram/r1/alt/x0/u0/i_wrcontrol_aclr_a
add wave -noupdate -format Logic /testbench/d3/eth0/e1/edclram/r1/alt/x0/u0/i_indata_aclr_b
add wave -noupdate -format Logic /testbench/d3/eth0/e1/edclram/r1/alt/x0/u0/i_address_aclr_b
add wave -noupdate -format Logic /testbench/d3/eth0/e1/edclram/r1/alt/x0/u0/i_wrcontrol_aclr_b
add wave -noupdate -format Logic /testbench/d3/eth0/e1/edclram/r1/alt/x0/u0/i_outdata_aclr_a
add wave -noupdate -format Logic /testbench/d3/eth0/e1/edclram/r1/alt/x0/u0/i_outdata_aclr_b
add wave -noupdate -format Logic /testbench/d3/eth0/e1/edclram/r1/alt/x0/u0/i_rdcontrol_aclr_b
add wave -noupdate -format Logic /testbench/d3/eth0/e1/edclram/r1/alt/x0/u0/i_byteena_aclr_a
add wave -noupdate -format Logic /testbench/d3/eth0/e1/edclram/r1/alt/x0/u0/i_byteena_aclr_b
add wave -noupdate -format Logic /testbench/d3/eth0/e1/edclram/r1/alt/x0/u0/good_to_go_a
add wave -noupdate -format Logic /testbench/d3/eth0/e1/edclram/r1/alt/x0/u0/good_to_go_b
add wave -noupdate -format Logic /testbench/d3/eth0/e1/edclram/r1/alt/x0/u0/i_core_clocken_a
add wave -noupdate -format Logic /testbench/d3/eth0/e1/edclram/r1/alt/x0/u0/i_core_clocken_b
add wave -noupdate -format Logic /testbench/d3/eth0/e1/edclram/r1/alt/x0/u0/i_core_clocken_b0
add wave -noupdate -format Logic /testbench/d3/eth0/e1/edclram/r1/alt/x0/u0/i_core_clocken_b1
add wave -noupdate -format Logic /testbench/d3/eth0/e1/edclram/r1/alt/x0/u0/i_inclocken0
add wave -noupdate -format Logic /testbench/d3/eth0/e1/edclram/r1/alt/x0/u0/i_input_clocken_b
add wave -noupdate -format Logic /testbench/d3/eth0/e1/edclram/r1/alt/x0/u0/i_outdata_clken_b
add wave -noupdate -format Logic /testbench/d3/eth0/e1/edclram/r1/alt/x0/u0/i_outdata_clken_a
add wave -noupdate -format Logic /testbench/d3/eth0/e1/edclram/r1/alt/x0/u0/default_val
add wave -noupdate -format Literal /testbench/d3/eth0/e1/edclram/r1/alt/x0/u0/i_data_zero_a
add wave -noupdate -format Literal /testbench/d3/eth0/e1/edclram/r1/alt/x0/u0/i_data_zero_b
add wave -noupdate -format Literal /testbench/d3/eth0/e1/edclram/r1/alt/x0/u0/i_data_ones_a
add wave -noupdate -format Literal /testbench/d3/eth0/e1/edclram/r1/alt/x0/u0/i_data_ones_b
add wave -noupdate -format Logic /testbench/d3/eth0/e1/edclram/r1/alt/x0/u0/same_clock_pulse
add wave -noupdate -format Logic /testbench/d3/eth0/e1/edclram/r1/alt/x0/u0/i_force_reread_a
add wave -noupdate -format Logic /testbench/d3/eth0/e1/edclram/r1/alt/x0/u0/i_force_reread_b
add wave -noupdate -format Logic /testbench/d3/eth0/e1/edclram/r1/alt/x0/u0/i_force_reread_signal_a
add wave -noupdate -format Logic /testbench/d3/eth0/e1/edclram/r1/alt/x0/u0/i_force_reread_signal_b
add wave -noupdate -format Logic /testbench/d3/eth0/e1/edclram/r1/alt/x0/u0/i_good_to_write_a
add wave -noupdate -format Logic /testbench/d3/eth0/e1/edclram/r1/alt/x0/u0/i_good_to_write_b
add wave -noupdate -format Logic /testbench/d3/eth0/emdio_pad/pad
add wave -noupdate -format Logic /testbench/d3/eth0/emdio_pad/i
add wave -noupdate -format Logic /testbench/d3/eth0/emdio_pad/en
add wave -noupdate -format Logic /testbench/d3/eth0/emdio_pad/o
add wave -noupdate -format Logic /testbench/d3/eth0/emdio_pad/oen
add wave -noupdate -format Logic /testbench/d3/eth0/etxc_pad/pad
add wave -noupdate -format Logic /testbench/d3/eth0/etxc_pad/o
add wave -noupdate -format Logic /testbench/d3/eth0/erxc_pad/pad
add wave -noupdate -format Logic /testbench/d3/eth0/erxc_pad/o
add wave -noupdate -format Literal /testbench/d3/eth0/erxd_pad/pad
add wave -noupdate -format Literal /testbench/d3/eth0/erxd_pad/o
add wave -noupdate -format Logic /testbench/d3/eth0/erxd_pad/v__3/x0/pad
add wave -noupdate -format Logic /testbench/d3/eth0/erxd_pad/v__3/x0/o
add wave -noupdate -format Logic /testbench/d3/eth0/erxd_pad/v__2/x0/pad
add wave -noupdate -format Logic /testbench/d3/eth0/erxd_pad/v__2/x0/o
add wave -noupdate -format Logic /testbench/d3/eth0/erxd_pad/v__1/x0/pad
add wave -noupdate -format Logic /testbench/d3/eth0/erxd_pad/v__1/x0/o
add wave -noupdate -format Logic /testbench/d3/eth0/erxd_pad/v__0/x0/pad
add wave -noupdate -format Logic /testbench/d3/eth0/erxd_pad/v__0/x0/o
add wave -noupdate -format Logic /testbench/d3/eth0/erxdv_pad/pad
add wave -noupdate -format Logic /testbench/d3/eth0/erxdv_pad/o
add wave -noupdate -format Logic /testbench/d3/eth0/erxer_pad/pad
add wave -noupdate -format Logic /testbench/d3/eth0/erxer_pad/o
add wave -noupdate -format Logic /testbench/d3/eth0/erxco_pad/pad
add wave -noupdate -format Logic /testbench/d3/eth0/erxco_pad/o
add wave -noupdate -format Logic /testbench/d3/eth0/erxcr_pad/pad
add wave -noupdate -format Logic /testbench/d3/eth0/erxcr_pad/o
add wave -noupdate -format Literal /testbench/d3/eth0/etxd_pad/pad
add wave -noupdate -format Literal /testbench/d3/eth0/etxd_pad/i
add wave -noupdate -format Logic /testbench/d3/eth0/etxd_pad/v__3/x0/pad
add wave -noupdate -format Logic /testbench/d3/eth0/etxd_pad/v__3/x0/i
add wave -noupdate -format Logic /testbench/d3/eth0/etxd_pad/v__3/x0/padx
add wave -noupdate -format Logic /testbench/d3/eth0/etxd_pad/v__3/x0/gnd
add wave -noupdate -format Logic /testbench/d3/eth0/etxd_pad/v__3/x0/vcc
add wave -noupdate -format Logic /testbench/d3/eth0/etxd_pad/v__2/x0/pad
add wave -noupdate -format Logic /testbench/d3/eth0/etxd_pad/v__2/x0/i
add wave -noupdate -format Logic /testbench/d3/eth0/etxd_pad/v__2/x0/padx
add wave -noupdate -format Logic /testbench/d3/eth0/etxd_pad/v__2/x0/gnd
add wave -noupdate -format Logic /testbench/d3/eth0/etxd_pad/v__2/x0/vcc
add wave -noupdate -format Logic /testbench/d3/eth0/etxd_pad/v__1/x0/pad
add wave -noupdate -format Logic /testbench/d3/eth0/etxd_pad/v__1/x0/i
add wave -noupdate -format Logic /testbench/d3/eth0/etxd_pad/v__1/x0/padx
add wave -noupdate -format Logic /testbench/d3/eth0/etxd_pad/v__1/x0/gnd
add wave -noupdate -format Logic /testbench/d3/eth0/etxd_pad/v__1/x0/vcc
add wave -noupdate -format Logic /testbench/d3/eth0/etxd_pad/v__0/x0/pad
add wave -noupdate -format Logic /testbench/d3/eth0/etxd_pad/v__0/x0/i
add wave -noupdate -format Logic /testbench/d3/eth0/etxd_pad/v__0/x0/padx
add wave -noupdate -format Logic /testbench/d3/eth0/etxd_pad/v__0/x0/gnd
add wave -noupdate -format Logic /testbench/d3/eth0/etxd_pad/v__0/x0/vcc
add wave -noupdate -format Logic /testbench/d3/eth0/etxen_pad/pad
add wave -noupdate -format Logic /testbench/d3/eth0/etxen_pad/i
add wave -noupdate -format Logic /testbench/d3/eth0/etxen_pad/padx
add wave -noupdate -format Logic /testbench/d3/eth0/etxen_pad/gnd
add wave -noupdate -format Logic /testbench/d3/eth0/etxen_pad/vcc
add wave -noupdate -format Logic /testbench/d3/eth0/etxer_pad/pad
add wave -noupdate -format Logic /testbench/d3/eth0/etxer_pad/i
add wave -noupdate -format Logic /testbench/d3/eth0/etxer_pad/padx
add wave -noupdate -format Logic /testbench/d3/eth0/etxer_pad/gnd
add wave -noupdate -format Logic /testbench/d3/eth0/etxer_pad/vcc
add wave -noupdate -format Logic /testbench/d3/eth0/emdc_pad/pad
add wave -noupdate -format Logic /testbench/d3/eth0/emdc_pad/i
add wave -noupdate -format Logic /testbench/d3/eth0/emdc_pad/padx
add wave -noupdate -format Logic /testbench/d3/eth0/emdc_pad/gnd
add wave -noupdate -format Logic /testbench/d3/eth0/emdc_pad/vcc
add wave -noupdate -format Logic /testbench/d3/eth0/emdis_pad/pad
add wave -noupdate -format Logic /testbench/d3/eth0/emdis_pad/i
add wave -noupdate -format Logic /testbench/d3/eth0/emdis_pad/padx
add wave -noupdate -format Logic /testbench/d3/eth0/emdis_pad/gnd
add wave -noupdate -format Logic /testbench/d3/eth0/emdis_pad/vcc
add wave -noupdate -format Logic /testbench/d3/eth0/eepwrdwn_pad/pad
add wave -noupdate -format Logic /testbench/d3/eth0/eepwrdwn_pad/i
add wave -noupdate -format Logic /testbench/d3/eth0/eepwrdwn_pad/padx
add wave -noupdate -format Logic /testbench/d3/eth0/eepwrdwn_pad/gnd
add wave -noupdate -format Logic /testbench/d3/eth0/eepwrdwn_pad/vcc
add wave -noupdate -format Logic /testbench/d3/eth0/esleep_pad/pad
add wave -noupdate -format Logic /testbench/d3/eth0/esleep_pad/i
add wave -noupdate -format Logic /testbench/d3/eth0/esleep_pad/padx
add wave -noupdate -format Logic /testbench/d3/eth0/esleep_pad/gnd
add wave -noupdate -format Logic /testbench/d3/eth0/esleep_pad/vcc
add wave -noupdate -format Logic /testbench/d3/eth0/epause_pad/pad
add wave -noupdate -format Logic /testbench/d3/eth0/epause_pad/i
add wave -noupdate -format Logic /testbench/d3/eth0/epause_pad/padx
add wave -noupdate -format Logic /testbench/d3/eth0/epause_pad/gnd
add wave -noupdate -format Logic /testbench/d3/eth0/epause_pad/vcc
add wave -noupdate -format Logic /testbench/d3/eth0/ereset_pad/pad
add wave -noupdate -format Logic /testbench/d3/eth0/ereset_pad/i
add wave -noupdate -format Logic /testbench/d3/eth0/ereset_pad/padx
add wave -noupdate -format Logic /testbench/d3/eth0/ereset_pad/gnd
add wave -noupdate -format Logic /testbench/d3/eth0/ereset_pad/vcc
add wave -noupdate -format Logic /testbench/d3/dac_ahb_inst/dac_ahb_1/rst
add wave -noupdate -format Logic /testbench/d3/dac_ahb_inst/dac_ahb_1/clk
add wave -noupdate -format Literal /testbench/d3/dac_ahb_inst/dac_ahb_1/ahbsi
add wave -noupdate -format Literal /testbench/d3/dac_ahb_inst/dac_ahb_1/ahbso
add wave -noupdate -format Logic /testbench/d3/dac_ahb_inst/dac_ahb_1/dac_out
add wave -noupdate -format Literal /testbench/d3/dac_ahb_inst/dac_ahb_1/r
add wave -noupdate -format Literal /testbench/d3/dac_ahb_inst/dac_ahb_1/c
add wave -noupdate -format Logic /testbench/d3/dac_ahb_inst/dac_ahb_1/ramsel
add wave -noupdate -format Literal /testbench/d3/dac_ahb_inst/dac_ahb_1/write
add wave -noupdate -format Literal /testbench/d3/dac_ahb_inst/dac_ahb_1/ramaddr
add wave -noupdate -format Literal /testbench/d3/dac_ahb_inst/dac_ahb_1/ramdata
add wave -noupdate -format Literal /testbench/d3/dac_ahb_inst/dac_ahb_1/memarr
add wave -noupdate -format Literal /testbench/d3/dac_ahb_inst/dac_ahb_1/ra
add wave -noupdate -format Logic /testbench/d3/dac_ahb_inst/dac_ahb_1/rstp
add wave -noupdate -format Logic /testbench/d3/dac_ahb_inst/dac_ahb_1/sigdelt_1/reset
add wave -noupdate -format Logic /testbench/d3/dac_ahb_inst/dac_ahb_1/sigdelt_1/clock
add wave -noupdate -format Literal /testbench/d3/dac_ahb_inst/dac_ahb_1/sigdelt_1/dac_in
add wave -noupdate -format Logic /testbench/d3/dac_ahb_inst/dac_ahb_1/sigdelt_1/dac_out
add wave -noupdate -format Literal /testbench/d3/dac_ahb_inst/dac_ahb_1/sigdelt_1/delta
add wave -noupdate -format Literal /testbench/d3/dac_ahb_inst/dac_ahb_1/sigdelt_1/state
add wave -noupdate -format Logic /testbench/d3/ahb2hpi_inst/ahb2hpi2_1/hclk
add wave -noupdate -format Logic /testbench/d3/ahb2hpi_inst/ahb2hpi2_1/hresetn
add wave -noupdate -format Literal /testbench/d3/ahb2hpi_inst/ahb2hpi2_1/ahbso
add wave -noupdate -format Literal /testbench/d3/ahb2hpi_inst/ahb2hpi2_1/ahbsi
add wave -noupdate -format Literal /testbench/d3/ahb2hpi_inst/ahb2hpi2_1/addr
add wave -noupdate -format Literal /testbench/d3/ahb2hpi_inst/ahb2hpi2_1/wdata
add wave -noupdate -format Literal /testbench/d3/ahb2hpi_inst/ahb2hpi2_1/rdata
add wave -noupdate -format Logic /testbench/d3/ahb2hpi_inst/ahb2hpi2_1/ncs
add wave -noupdate -format Logic /testbench/d3/ahb2hpi_inst/ahb2hpi2_1/nwr
add wave -noupdate -format Logic /testbench/d3/ahb2hpi_inst/ahb2hpi2_1/nrd
add wave -noupdate -format Logic /testbench/d3/ahb2hpi_inst/ahb2hpi2_1/int
add wave -noupdate -format Logic /testbench/d3/ahb2hpi_inst/ahb2hpi2_1/drive_bus
add wave -noupdate -format Logic /testbench/d3/ahb2hpi_inst/ahb2hpi2_1/dbg_equal
add wave -noupdate -format Literal /testbench/d3/ahb2hpi_inst/ahb2hpi2_1/c
add wave -noupdate -format Literal /testbench/d3/ahb2hpi_inst/ahb2hpi2_1/r
add wave -noupdate -format Literal /testbench/d3/ahb2hpi_inst/ahb2hpi2_1/rr
add wave -noupdate -format Literal /testbench/d3/ahb2hpi_inst/ahb2hpi2_1/in_data_probe
add wave -noupdate -format Literal /testbench/d3/ahb2hpi_inst/ahb2hpi2_1/out_data_probe
add wave -noupdate -format Logic /testbench/d3/ahb2hpi_inst/ahb2hpi2_1/equality_probe
add wave -noupdate -format Logic /testbench/hpi_ram_1/clk
add wave -noupdate -format Literal /testbench/hpi_ram_1/address
add wave -noupdate -format Literal /testbench/hpi_ram_1/datain
add wave -noupdate -format Literal /testbench/hpi_ram_1/dataout
add wave -noupdate -format Logic /testbench/hpi_ram_1/writen
add wave -noupdate -format Logic /testbench/hpi_ram_1/readn
add wave -noupdate -format Logic /testbench/hpi_ram_1/csn
add wave -noupdate -format Literal /testbench/hpi_ram_1/memarr
add wave -noupdate -format Literal /testbench/hpi_ram_1/data_reg
add wave -noupdate -format Literal /testbench/hpi_ram_1/mailbox_reg
add wave -noupdate -format Literal /testbench/hpi_ram_1/address_reg
add wave -noupdate -format Literal /testbench/hpi_ram_1/status_reg
add wave -noupdate -format Literal /testbench/sd0/u0/dq
add wave -noupdate -format Literal /testbench/sd0/u0/addr
add wave -noupdate -format Literal /testbench/sd0/u0/ba
add wave -noupdate -format Logic /testbench/sd0/u0/clk
add wave -noupdate -format Logic /testbench/sd0/u0/cke
add wave -noupdate -format Logic /testbench/sd0/u0/cs_n
add wave -noupdate -format Logic /testbench/sd0/u0/ras_n
add wave -noupdate -format Logic /testbench/sd0/u0/cas_n
add wave -noupdate -format Logic /testbench/sd0/u0/we_n
add wave -noupdate -format Literal /testbench/sd0/u0/dqm
add wave -noupdate -format Literal /testbench/sd0/u0/operation
add wave -noupdate -format Literal /testbench/sd0/u0/mode_reg
add wave -noupdate -format Logic /testbench/sd0/u0/active_enable
add wave -noupdate -format Logic /testbench/sd0/u0/aref_enable
add wave -noupdate -format Logic /testbench/sd0/u0/burst_term
add wave -noupdate -format Logic /testbench/sd0/u0/mode_reg_enable
add wave -noupdate -format Logic /testbench/sd0/u0/prech_enable
add wave -noupdate -format Logic /testbench/sd0/u0/read_enable
add wave -noupdate -format Logic /testbench/sd0/u0/write_enable
add wave -noupdate -format Logic /testbench/sd0/u0/burst_length_1
add wave -noupdate -format Logic /testbench/sd0/u0/burst_length_2
add wave -noupdate -format Logic /testbench/sd0/u0/burst_length_4
add wave -noupdate -format Logic /testbench/sd0/u0/burst_length_8
add wave -noupdate -format Logic /testbench/sd0/u0/cas_latency_2
add wave -noupdate -format Logic /testbench/sd0/u0/cas_latency_3
add wave -noupdate -format Logic /testbench/sd0/u0/ras_in
add wave -noupdate -format Logic /testbench/sd0/u0/cas_in
add wave -noupdate -format Logic /testbench/sd0/u0/we_in
add wave -noupdate -format Logic /testbench/sd0/u0/write_burst_mode
add wave -noupdate -format Logic /testbench/sd0/u0/ras_clk
add wave -noupdate -format Logic /testbench/sd0/u0/sys_clk
add wave -noupdate -format Logic /testbench/sd0/u0/ckez
add wave -noupdate -format Literal /testbench/sd0/u0/pre_chk
add wave -noupdate -format Literal /testbench/sd0/u0/act_chk
add wave -noupdate -format Logic /testbench/sd0/u0/dq_in_chk
add wave -noupdate -format Logic /testbench/sd0/u0/dq_out_chk
add wave -noupdate -format Literal /testbench/sd0/u0/bank_chk
add wave -noupdate -format Literal /testbench/sd0/u0/row_chk
add wave -noupdate -format Literal /testbench/sd0/u0/col_chk
add wave -noupdate -format Literal /testbench/sd0/u1/dq
add wave -noupdate -format Literal /testbench/sd0/u1/addr
add wave -noupdate -format Literal /testbench/sd0/u1/ba
add wave -noupdate -format Logic /testbench/sd0/u1/clk
add wave -noupdate -format Logic /testbench/sd0/u1/cke
add wave -noupdate -format Logic /testbench/sd0/u1/cs_n
add wave -noupdate -format Logic /testbench/sd0/u1/ras_n
add wave -noupdate -format Logic /testbench/sd0/u1/cas_n
add wave -noupdate -format Logic /testbench/sd0/u1/we_n
add wave -noupdate -format Literal /testbench/sd0/u1/dqm
add wave -noupdate -format Literal /testbench/sd0/u1/operation
add wave -noupdate -format Literal /testbench/sd0/u1/mode_reg
add wave -noupdate -format Logic /testbench/sd0/u1/active_enable
add wave -noupdate -format Logic /testbench/sd0/u1/aref_enable
add wave -noupdate -format Logic /testbench/sd0/u1/burst_term
add wave -noupdate -format Logic /testbench/sd0/u1/mode_reg_enable
add wave -noupdate -format Logic /testbench/sd0/u1/prech_enable
add wave -noupdate -format Logic /testbench/sd0/u1/read_enable
add wave -noupdate -format Logic /testbench/sd0/u1/write_enable
add wave -noupdate -format Logic /testbench/sd0/u1/burst_length_1
add wave -noupdate -format Logic /testbench/sd0/u1/burst_length_2
add wave -noupdate -format Logic /testbench/sd0/u1/burst_length_4
add wave -noupdate -format Logic /testbench/sd0/u1/burst_length_8
add wave -noupdate -format Logic /testbench/sd0/u1/cas_latency_2
add wave -noupdate -format Logic /testbench/sd0/u1/cas_latency_3
add wave -noupdate -format Logic /testbench/sd0/u1/ras_in
add wave -noupdate -format Logic /testbench/sd0/u1/cas_in
add wave -noupdate -format Logic /testbench/sd0/u1/we_in
add wave -noupdate -format Logic /testbench/sd0/u1/write_burst_mode
add wave -noupdate -format Logic /testbench/sd0/u1/ras_clk
add wave -noupdate -format Logic /testbench/sd0/u1/sys_clk
add wave -noupdate -format Logic /testbench/sd0/u1/ckez
add wave -noupdate -format Literal /testbench/sd0/u1/pre_chk
add wave -noupdate -format Literal /testbench/sd0/u1/act_chk
add wave -noupdate -format Logic /testbench/sd0/u1/dq_in_chk
add wave -noupdate -format Logic /testbench/sd0/u1/dq_out_chk
add wave -noupdate -format Literal /testbench/sd0/u1/bank_chk
add wave -noupdate -format Literal /testbench/sd0/u1/row_chk
add wave -noupdate -format Literal /testbench/sd0/u1/col_chk
add wave -noupdate -format Literal /testbench/sd0/u2/dq
add wave -noupdate -format Literal /testbench/sd0/u2/addr
add wave -noupdate -format Literal /testbench/sd0/u2/ba
add wave -noupdate -format Logic /testbench/sd0/u2/clk
add wave -noupdate -format Logic /testbench/sd0/u2/cke
add wave -noupdate -format Logic /testbench/sd0/u2/cs_n
add wave -noupdate -format Logic /testbench/sd0/u2/ras_n
add wave -noupdate -format Logic /testbench/sd0/u2/cas_n
add wave -noupdate -format Logic /testbench/sd0/u2/we_n
add wave -noupdate -format Literal /testbench/sd0/u2/dqm
add wave -noupdate -format Literal /testbench/sd0/u2/operation
add wave -noupdate -format Literal /testbench/sd0/u2/mode_reg
add wave -noupdate -format Logic /testbench/sd0/u2/active_enable
add wave -noupdate -format Logic /testbench/sd0/u2/aref_enable
add wave -noupdate -format Logic /testbench/sd0/u2/burst_term
add wave -noupdate -format Logic /testbench/sd0/u2/mode_reg_enable
add wave -noupdate -format Logic /testbench/sd0/u2/prech_enable
add wave -noupdate -format Logic /testbench/sd0/u2/read_enable
add wave -noupdate -format Logic /testbench/sd0/u2/write_enable
add wave -noupdate -format Logic /testbench/sd0/u2/burst_length_1
add wave -noupdate -format Logic /testbench/sd0/u2/burst_length_2
add wave -noupdate -format Logic /testbench/sd0/u2/burst_length_4
add wave -noupdate -format Logic /testbench/sd0/u2/burst_length_8
add wave -noupdate -format Logic /testbench/sd0/u2/cas_latency_2
add wave -noupdate -format Logic /testbench/sd0/u2/cas_latency_3
add wave -noupdate -format Logic /testbench/sd0/u2/ras_in
add wave -noupdate -format Logic /testbench/sd0/u2/cas_in
add wave -noupdate -format Logic /testbench/sd0/u2/we_in
add wave -noupdate -format Logic /testbench/sd0/u2/write_burst_mode
add wave -noupdate -format Logic /testbench/sd0/u2/ras_clk
add wave -noupdate -format Logic /testbench/sd0/u2/sys_clk
add wave -noupdate -format Logic /testbench/sd0/u2/ckez
add wave -noupdate -format Literal /testbench/sd0/u2/pre_chk
add wave -noupdate -format Literal /testbench/sd0/u2/act_chk
add wave -noupdate -format Logic /testbench/sd0/u2/dq_in_chk
add wave -noupdate -format Logic /testbench/sd0/u2/dq_out_chk
add wave -noupdate -format Literal /testbench/sd0/u2/bank_chk
add wave -noupdate -format Literal /testbench/sd0/u2/row_chk
add wave -noupdate -format Literal /testbench/sd0/u2/col_chk
add wave -noupdate -format Literal /testbench/sd0/u3/dq
add wave -noupdate -format Literal /testbench/sd0/u3/addr
add wave -noupdate -format Literal /testbench/sd0/u3/ba
add wave -noupdate -format Logic /testbench/sd0/u3/clk
add wave -noupdate -format Logic /testbench/sd0/u3/cke
add wave -noupdate -format Logic /testbench/sd0/u3/cs_n
add wave -noupdate -format Logic /testbench/sd0/u3/ras_n
add wave -noupdate -format Logic /testbench/sd0/u3/cas_n
add wave -noupdate -format Logic /testbench/sd0/u3/we_n
add wave -noupdate -format Literal /testbench/sd0/u3/dqm
add wave -noupdate -format Literal /testbench/sd0/u3/operation
add wave -noupdate -format Literal /testbench/sd0/u3/mode_reg
add wave -noupdate -format Logic /testbench/sd0/u3/active_enable
add wave -noupdate -format Logic /testbench/sd0/u3/aref_enable
add wave -noupdate -format Logic /testbench/sd0/u3/burst_term
add wave -noupdate -format Logic /testbench/sd0/u3/mode_reg_enable
add wave -noupdate -format Logic /testbench/sd0/u3/prech_enable
add wave -noupdate -format Logic /testbench/sd0/u3/read_enable
add wave -noupdate -format Logic /testbench/sd0/u3/write_enable
add wave -noupdate -format Logic /testbench/sd0/u3/burst_length_1
add wave -noupdate -format Logic /testbench/sd0/u3/burst_length_2
add wave -noupdate -format Logic /testbench/sd0/u3/burst_length_4
add wave -noupdate -format Logic /testbench/sd0/u3/burst_length_8
add wave -noupdate -format Logic /testbench/sd0/u3/cas_latency_2
add wave -noupdate -format Logic /testbench/sd0/u3/cas_latency_3
add wave -noupdate -format Logic /testbench/sd0/u3/ras_in
add wave -noupdate -format Logic /testbench/sd0/u3/cas_in
add wave -noupdate -format Logic /testbench/sd0/u3/we_in
add wave -noupdate -format Logic /testbench/sd0/u3/write_burst_mode
add wave -noupdate -format Logic /testbench/sd0/u3/ras_clk
add wave -noupdate -format Logic /testbench/sd0/u3/sys_clk
add wave -noupdate -format Logic /testbench/sd0/u3/ckez
add wave -noupdate -format Literal /testbench/sd0/u3/pre_chk
add wave -noupdate -format Literal /testbench/sd0/u3/act_chk
add wave -noupdate -format Logic /testbench/sd0/u3/dq_in_chk
add wave -noupdate -format Logic /testbench/sd0/u3/dq_out_chk
add wave -noupdate -format Literal /testbench/sd0/u3/bank_chk
add wave -noupdate -format Literal /testbench/sd0/u3/row_chk
add wave -noupdate -format Literal /testbench/sd0/u3/col_chk
add wave -noupdate -format Literal /testbench/extbprom/prom0__0/sr0/a
add wave -noupdate -format Literal /testbench/extbprom/prom0__0/sr0/d
add wave -noupdate -format Logic /testbench/extbprom/prom0__0/sr0/ce1
add wave -noupdate -format Logic /testbench/extbprom/prom0__0/sr0/we
add wave -noupdate -format Logic /testbench/extbprom/prom0__0/sr0/oe
add wave -noupdate -format Literal /testbench/extbprom/prom0__0/sr0/dint
add wave -noupdate -format Literal /testbench/extbprom/prom0__0/sr0/di
add wave -noupdate -format Literal /testbench/extbprom/prom0__0/sr0/do
add wave -noupdate -format Logic /testbench/extbprom/prom0__0/sr0/wrpre
add wave -noupdate -format Literal /testbench/extbprom/prom0__1/sr0/a
add wave -noupdate -format Literal /testbench/extbprom/prom0__1/sr0/d
add wave -noupdate -format Logic /testbench/extbprom/prom0__1/sr0/ce1
add wave -noupdate -format Logic /testbench/extbprom/prom0__1/sr0/we
add wave -noupdate -format Logic /testbench/extbprom/prom0__1/sr0/oe
add wave -noupdate -format Literal /testbench/extbprom/prom0__1/sr0/dint
add wave -noupdate -format Literal /testbench/extbprom/prom0__1/sr0/di
add wave -noupdate -format Literal /testbench/extbprom/prom0__1/sr0/do
add wave -noupdate -format Logic /testbench/extbprom/prom0__1/sr0/wrpre
add wave -noupdate -format Literal /testbench/extbprom/prom0__2/sr0/a
add wave -noupdate -format Literal /testbench/extbprom/prom0__2/sr0/d
add wave -noupdate -format Logic /testbench/extbprom/prom0__2/sr0/ce1
add wave -noupdate -format Logic /testbench/extbprom/prom0__2/sr0/we
add wave -noupdate -format Logic /testbench/extbprom/prom0__2/sr0/oe
add wave -noupdate -format Literal /testbench/extbprom/prom0__2/sr0/dint
add wave -noupdate -format Literal /testbench/extbprom/prom0__2/sr0/di
add wave -noupdate -format Literal /testbench/extbprom/prom0__2/sr0/do
add wave -noupdate -format Logic /testbench/extbprom/prom0__2/sr0/wrpre
add wave -noupdate -format Literal /testbench/extbprom/prom0__3/sr0/a
add wave -noupdate -format Literal /testbench/extbprom/prom0__3/sr0/d
add wave -noupdate -format Logic /testbench/extbprom/prom0__3/sr0/ce1
add wave -noupdate -format Logic /testbench/extbprom/prom0__3/sr0/we
add wave -noupdate -format Logic /testbench/extbprom/prom0__3/sr0/oe
add wave -noupdate -format Literal /testbench/extbprom/prom0__3/sr0/dint
add wave -noupdate -format Literal /testbench/extbprom/prom0__3/sr0/di
add wave -noupdate -format Literal /testbench/extbprom/prom0__3/sr0/do
add wave -noupdate -format Logic /testbench/extbprom/prom0__3/sr0/wrpre
add wave -noupdate -format Literal /testbench/sram0__0/sr0/a
add wave -noupdate -format Literal /testbench/sram0__0/sr0/d
add wave -noupdate -format Logic /testbench/sram0__0/sr0/ce1
add wave -noupdate -format Logic /testbench/sram0__0/sr0/we
add wave -noupdate -format Logic /testbench/sram0__0/sr0/oe
add wave -noupdate -format Literal /testbench/sram0__0/sr0/dint
add wave -noupdate -format Literal /testbench/sram0__0/sr0/di
add wave -noupdate -format Literal /testbench/sram0__0/sr0/do
add wave -noupdate -format Logic /testbench/sram0__0/sr0/wrpre
add wave -noupdate -format Literal /testbench/sram0__1/sr0/a
add wave -noupdate -format Literal /testbench/sram0__1/sr0/d
add wave -noupdate -format Logic /testbench/sram0__1/sr0/ce1
add wave -noupdate -format Logic /testbench/sram0__1/sr0/we
add wave -noupdate -format Logic /testbench/sram0__1/sr0/oe
add wave -noupdate -format Literal /testbench/sram0__1/sr0/dint
add wave -noupdate -format Literal /testbench/sram0__1/sr0/di
add wave -noupdate -format Literal /testbench/sram0__1/sr0/do
add wave -noupdate -format Logic /testbench/sram0__1/sr0/wrpre
add wave -noupdate -format Literal /testbench/sram0__2/sr0/a
add wave -noupdate -format Literal /testbench/sram0__2/sr0/d
add wave -noupdate -format Logic /testbench/sram0__2/sr0/ce1
add wave -noupdate -format Logic /testbench/sram0__2/sr0/we
add wave -noupdate -format Logic /testbench/sram0__2/sr0/oe
add wave -noupdate -format Literal /testbench/sram0__2/sr0/dint
add wave -noupdate -format Literal /testbench/sram0__2/sr0/di
add wave -noupdate -format Literal /testbench/sram0__2/sr0/do
add wave -noupdate -format Logic /testbench/sram0__2/sr0/wrpre
add wave -noupdate -format Literal /testbench/sram0__3/sr0/a
add wave -noupdate -format Literal /testbench/sram0__3/sr0/d
add wave -noupdate -format Logic /testbench/sram0__3/sr0/ce1
add wave -noupdate -format Logic /testbench/sram0__3/sr0/we
add wave -noupdate -format Logic /testbench/sram0__3/sr0/oe
add wave -noupdate -format Literal /testbench/sram0__3/sr0/dint
add wave -noupdate -format Literal /testbench/sram0__3/sr0/di
add wave -noupdate -format Literal /testbench/sram0__3/sr0/do
add wave -noupdate -format Logic /testbench/sram0__3/sr0/wrpre
TreeUpdate [SetDefaultTree]
WaveRestoreCursors {{Cursor 1} {541250 ps} 0}
configure wave -namecolwidth 575
configure wave -valuecolwidth 100
configure wave -justifyvalue left
configure wave -signalnamewidth 0
configure wave -snapdistance 10
configure wave -datasetprefix 0
configure wave -rowmargin 4
configure wave -childrowmargin 2
configure wave -gridoffset 0
configure wave -gridperiod 1
configure wave -griddelta 40
configure wave -timeline 0
update
WaveRestoreZoom {0 ps} {2038050 ps}
