// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.4
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#include "matmul_hw.h"
#include "AESL_pkg.h"

using namespace std;

namespace ap_rtl {

const sc_logic matmul_hw::ap_const_logic_1 = sc_dt::Log_1;
const sc_logic matmul_hw::ap_const_logic_0 = sc_dt::Log_0;
const sc_lv<3> matmul_hw::ap_ST_fsm_state1 = "1";
const sc_lv<3> matmul_hw::ap_ST_fsm_pp0_stage0 = "10";
const sc_lv<3> matmul_hw::ap_ST_fsm_state11 = "100";
const sc_lv<32> matmul_hw::ap_const_lv32_0 = "00000000000000000000000000000000";
const sc_lv<1> matmul_hw::ap_const_lv1_1 = "1";
const bool matmul_hw::ap_const_boolean_1 = true;
const sc_lv<32> matmul_hw::ap_const_lv32_1 = "1";
const sc_lv<1> matmul_hw::ap_const_lv1_0 = "0";
const sc_lv<5> matmul_hw::ap_const_lv5_0 = "00000";
const sc_lv<3> matmul_hw::ap_const_lv3_0 = "000";
const sc_lv<32> matmul_hw::ap_const_lv32_2 = "10";
const sc_lv<4> matmul_hw::ap_const_lv4_0 = "0000";
const sc_lv<4> matmul_hw::ap_const_lv4_F = "1111";
const sc_lv<5> matmul_hw::ap_const_lv5_10 = "10000";
const sc_lv<5> matmul_hw::ap_const_lv5_1 = "1";
const sc_lv<3> matmul_hw::ap_const_lv3_1 = "1";
const sc_lv<3> matmul_hw::ap_const_lv3_4 = "100";
const sc_lv<2> matmul_hw::ap_const_lv2_0 = "00";

matmul_hw::matmul_hw(sc_module_name name) : sc_module(name), mVcdFile(0) {
    matmul_hw_mul_32sdEe_U1 = new matmul_hw_mul_32sdEe<1,6,32,32,32>("matmul_hw_mul_32sdEe_U1");
    matmul_hw_mul_32sdEe_U1->clk(ap_clk);
    matmul_hw_mul_32sdEe_U1->reset(ap_rst);
    matmul_hw_mul_32sdEe_U1->din0(a_2_load_reg_487);
    matmul_hw_mul_32sdEe_U1->din1(b_2_load_reg_492);
    matmul_hw_mul_32sdEe_U1->ce(ap_var_for_const0);
    matmul_hw_mul_32sdEe_U1->dout(grp_fu_223_p2);
    matmul_hw_mul_32sdEe_U2 = new matmul_hw_mul_32sdEe<1,6,32,32,32>("matmul_hw_mul_32sdEe_U2");
    matmul_hw_mul_32sdEe_U2->clk(ap_clk);
    matmul_hw_mul_32sdEe_U2->reset(ap_rst);
    matmul_hw_mul_32sdEe_U2->din0(a_0_load_reg_467);
    matmul_hw_mul_32sdEe_U2->din1(b_0_load_reg_472);
    matmul_hw_mul_32sdEe_U2->ce(ap_var_for_const0);
    matmul_hw_mul_32sdEe_U2->dout(grp_fu_224_p2);
    matmul_hw_mul_32sdEe_U3 = new matmul_hw_mul_32sdEe<1,6,32,32,32>("matmul_hw_mul_32sdEe_U3");
    matmul_hw_mul_32sdEe_U3->clk(ap_clk);
    matmul_hw_mul_32sdEe_U3->reset(ap_rst);
    matmul_hw_mul_32sdEe_U3->din0(a_3_load_reg_497);
    matmul_hw_mul_32sdEe_U3->din1(b_3_load_reg_502);
    matmul_hw_mul_32sdEe_U3->ce(ap_var_for_const0);
    matmul_hw_mul_32sdEe_U3->dout(grp_fu_225_p2);
    matmul_hw_mul_32sdEe_U4 = new matmul_hw_mul_32sdEe<1,6,32,32,32>("matmul_hw_mul_32sdEe_U4");
    matmul_hw_mul_32sdEe_U4->clk(ap_clk);
    matmul_hw_mul_32sdEe_U4->reset(ap_rst);
    matmul_hw_mul_32sdEe_U4->din0(a_1_load_reg_477);
    matmul_hw_mul_32sdEe_U4->din1(b_1_load_reg_482);
    matmul_hw_mul_32sdEe_U4->ce(ap_var_for_const0);
    matmul_hw_mul_32sdEe_U4->dout(grp_fu_226_p2);

    SC_METHOD(thread_ap_clk_no_reset_);
    dont_initialize();
    sensitive << ( ap_clk.pos() );

    SC_METHOD(thread_a_0_Addr_A);
    sensitive << ( a_0_Addr_A_orig );

    SC_METHOD(thread_a_0_Addr_A_orig);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( tmp_mid2_fu_340_p1 );

    SC_METHOD(thread_a_0_Clk_A);
    sensitive << ( ap_clk );

    SC_METHOD(thread_a_0_Din_A);

    SC_METHOD(thread_a_0_EN_A);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_a_0_Rst_A);
    sensitive << ( ap_rst );

    SC_METHOD(thread_a_0_WEN_A);

    SC_METHOD(thread_a_1_Addr_A);
    sensitive << ( a_1_Addr_A_orig );

    SC_METHOD(thread_a_1_Addr_A_orig);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( tmp_mid2_fu_340_p1 );

    SC_METHOD(thread_a_1_Clk_A);
    sensitive << ( ap_clk );

    SC_METHOD(thread_a_1_Din_A);

    SC_METHOD(thread_a_1_EN_A);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_a_1_Rst_A);
    sensitive << ( ap_rst );

    SC_METHOD(thread_a_1_WEN_A);

    SC_METHOD(thread_a_2_Addr_A);
    sensitive << ( a_2_Addr_A_orig );

    SC_METHOD(thread_a_2_Addr_A_orig);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( tmp_mid2_fu_340_p1 );

    SC_METHOD(thread_a_2_Clk_A);
    sensitive << ( ap_clk );

    SC_METHOD(thread_a_2_Din_A);

    SC_METHOD(thread_a_2_EN_A);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_a_2_Rst_A);
    sensitive << ( ap_rst );

    SC_METHOD(thread_a_2_WEN_A);

    SC_METHOD(thread_a_3_Addr_A);
    sensitive << ( a_3_Addr_A_orig );

    SC_METHOD(thread_a_3_Addr_A_orig);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( tmp_mid2_fu_340_p1 );

    SC_METHOD(thread_a_3_Clk_A);
    sensitive << ( ap_clk );

    SC_METHOD(thread_a_3_Din_A);

    SC_METHOD(thread_a_3_EN_A);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_a_3_Rst_A);
    sensitive << ( ap_rst );

    SC_METHOD(thread_a_3_WEN_A);

    SC_METHOD(thread_ap_CS_fsm_pp0_stage0);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state1);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state11);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_done);
    sensitive << ( ap_CS_fsm_state11 );

    SC_METHOD(thread_ap_idle);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm_state1 );

    SC_METHOD(thread_ap_ready);
    sensitive << ( ap_CS_fsm_state11 );

    SC_METHOD(thread_b_0_Addr_A);
    sensitive << ( b_0_Addr_A_orig );

    SC_METHOD(thread_b_0_Addr_A_orig);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( tmp_2_fu_348_p1 );

    SC_METHOD(thread_b_0_Clk_A);
    sensitive << ( ap_clk );

    SC_METHOD(thread_b_0_Din_A);

    SC_METHOD(thread_b_0_EN_A);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_b_0_Rst_A);
    sensitive << ( ap_rst );

    SC_METHOD(thread_b_0_WEN_A);

    SC_METHOD(thread_b_1_Addr_A);
    sensitive << ( b_1_Addr_A_orig );

    SC_METHOD(thread_b_1_Addr_A_orig);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( tmp_2_fu_348_p1 );

    SC_METHOD(thread_b_1_Clk_A);
    sensitive << ( ap_clk );

    SC_METHOD(thread_b_1_Din_A);

    SC_METHOD(thread_b_1_EN_A);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_b_1_Rst_A);
    sensitive << ( ap_rst );

    SC_METHOD(thread_b_1_WEN_A);

    SC_METHOD(thread_b_2_Addr_A);
    sensitive << ( b_2_Addr_A_orig );

    SC_METHOD(thread_b_2_Addr_A_orig);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( tmp_2_fu_348_p1 );

    SC_METHOD(thread_b_2_Clk_A);
    sensitive << ( ap_clk );

    SC_METHOD(thread_b_2_Din_A);

    SC_METHOD(thread_b_2_EN_A);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_b_2_Rst_A);
    sensitive << ( ap_rst );

    SC_METHOD(thread_b_2_WEN_A);

    SC_METHOD(thread_b_3_Addr_A);
    sensitive << ( b_3_Addr_A_orig );

    SC_METHOD(thread_b_3_Addr_A_orig);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( tmp_2_fu_348_p1 );

    SC_METHOD(thread_b_3_Clk_A);
    sensitive << ( ap_clk );

    SC_METHOD(thread_b_3_Din_A);

    SC_METHOD(thread_b_3_EN_A);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_b_3_Rst_A);
    sensitive << ( ap_rst );

    SC_METHOD(thread_b_3_WEN_A);

    SC_METHOD(thread_c_Addr_A);
    sensitive << ( c_Addr_A_orig );

    SC_METHOD(thread_c_Addr_A_orig);
    sensitive << ( ap_enable_reg_pp0_iter8 );
    sensitive << ( tmp_4_cast_fu_382_p1 );

    SC_METHOD(thread_c_Clk_A);
    sensitive << ( ap_clk );

    SC_METHOD(thread_c_Din_A);
    sensitive << ( ap_enable_reg_pp0_iter8 );
    sensitive << ( tmp2_fu_391_p2 );
    sensitive << ( tmp1_fu_387_p2 );

    SC_METHOD(thread_c_EN_A);
    sensitive << ( ap_enable_reg_pp0_iter8 );

    SC_METHOD(thread_c_Rst_A);
    sensitive << ( ap_rst );

    SC_METHOD(thread_c_WEN_A);
    sensitive << ( ap_pipeline_reg_pp0_iter7_exitcond_flatten_reg_402 );
    sensitive << ( ap_enable_reg_pp0_iter8 );

    SC_METHOD(thread_exitcond_flatten_fu_300_p2);
    sensitive << ( indvar_flatten_reg_190 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_exitcond_fu_318_p2);
    sensitive << ( j_reg_212 );
    sensitive << ( exitcond_flatten_fu_300_p2 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_i_1_fu_312_p2);
    sensitive << ( i_phi_fu_205_p4 );

    SC_METHOD(thread_i_phi_fu_205_p4);
    sensitive << ( i_reg_201 );
    sensitive << ( exitcond_flatten_reg_402 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( tmp_mid2_v_reg_416 );
    sensitive << ( ap_enable_reg_pp0_iter1 );

    SC_METHOD(thread_indvar_flatten_next_fu_306_p2);
    sensitive << ( indvar_flatten_reg_190 );

    SC_METHOD(thread_j_1_fu_356_p2);
    sensitive << ( j_mid2_fu_324_p3 );

    SC_METHOD(thread_j_mid2_fu_324_p3);
    sensitive << ( j_reg_212 );
    sensitive << ( exitcond_fu_318_p2 );

    SC_METHOD(thread_tmp1_fu_387_p2);
    sensitive << ( tmp_6_reg_507 );
    sensitive << ( tmp_6_1_reg_512 );

    SC_METHOD(thread_tmp2_fu_391_p2);
    sensitive << ( tmp_6_2_reg_517 );
    sensitive << ( tmp_6_3_reg_522 );

    SC_METHOD(thread_tmp_2_cast_fu_373_p1);
    sensitive << ( ap_pipeline_reg_pp0_iter7_j_mid2_reg_411 );

    SC_METHOD(thread_tmp_2_fu_348_p1);
    sensitive << ( j_mid2_fu_324_p3 );

    SC_METHOD(thread_tmp_3_cast_fu_369_p1);
    sensitive << ( tmp_fu_362_p3 );

    SC_METHOD(thread_tmp_4_cast_fu_382_p1);
    sensitive << ( tmp_4_fu_376_p2 );

    SC_METHOD(thread_tmp_4_fu_376_p2);
    sensitive << ( tmp_2_cast_fu_373_p1 );
    sensitive << ( tmp_3_cast_fu_369_p1 );

    SC_METHOD(thread_tmp_fu_362_p3);
    sensitive << ( ap_pipeline_reg_pp0_iter7_tmp_mid2_v_reg_416 );

    SC_METHOD(thread_tmp_mid2_fu_340_p1);
    sensitive << ( tmp_mid2_v_fu_332_p3 );

    SC_METHOD(thread_tmp_mid2_v_fu_332_p3);
    sensitive << ( i_phi_fu_205_p4 );
    sensitive << ( exitcond_fu_318_p2 );
    sensitive << ( i_1_fu_312_p2 );

    SC_METHOD(thread_ap_NS_fsm);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm );
    sensitive << ( exitcond_flatten_fu_300_p2 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_enable_reg_pp0_iter7 );
    sensitive << ( ap_enable_reg_pp0_iter8 );

    SC_THREAD(thread_hdltv_gen);
    sensitive << ( ap_clk.pos() );

    SC_THREAD(thread_ap_var_for_const0);

    ap_CS_fsm = "001";
    ap_enable_reg_pp0_iter0 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter1 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter2 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter3 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter4 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter5 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter6 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter7 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter8 = SC_LOGIC_0;
    static int apTFileNum = 0;
    stringstream apTFilenSS;
    apTFilenSS << "matmul_hw_sc_trace_" << apTFileNum ++;
    string apTFn = apTFilenSS.str();
    mVcdFile = sc_create_vcd_trace_file(apTFn.c_str());
    mVcdFile->set_time_unit(1, SC_PS);
    if (1) {
#ifdef __HLS_TRACE_LEVEL_PORT__
    sc_trace(mVcdFile, ap_clk, "(port)ap_clk");
    sc_trace(mVcdFile, ap_rst, "(port)ap_rst");
    sc_trace(mVcdFile, ap_start, "(port)ap_start");
    sc_trace(mVcdFile, ap_done, "(port)ap_done");
    sc_trace(mVcdFile, ap_idle, "(port)ap_idle");
    sc_trace(mVcdFile, ap_ready, "(port)ap_ready");
    sc_trace(mVcdFile, a_0_Addr_A, "(port)a_0_Addr_A");
    sc_trace(mVcdFile, a_0_EN_A, "(port)a_0_EN_A");
    sc_trace(mVcdFile, a_0_WEN_A, "(port)a_0_WEN_A");
    sc_trace(mVcdFile, a_0_Din_A, "(port)a_0_Din_A");
    sc_trace(mVcdFile, a_0_Dout_A, "(port)a_0_Dout_A");
    sc_trace(mVcdFile, a_0_Clk_A, "(port)a_0_Clk_A");
    sc_trace(mVcdFile, a_0_Rst_A, "(port)a_0_Rst_A");
    sc_trace(mVcdFile, a_1_Addr_A, "(port)a_1_Addr_A");
    sc_trace(mVcdFile, a_1_EN_A, "(port)a_1_EN_A");
    sc_trace(mVcdFile, a_1_WEN_A, "(port)a_1_WEN_A");
    sc_trace(mVcdFile, a_1_Din_A, "(port)a_1_Din_A");
    sc_trace(mVcdFile, a_1_Dout_A, "(port)a_1_Dout_A");
    sc_trace(mVcdFile, a_1_Clk_A, "(port)a_1_Clk_A");
    sc_trace(mVcdFile, a_1_Rst_A, "(port)a_1_Rst_A");
    sc_trace(mVcdFile, a_2_Addr_A, "(port)a_2_Addr_A");
    sc_trace(mVcdFile, a_2_EN_A, "(port)a_2_EN_A");
    sc_trace(mVcdFile, a_2_WEN_A, "(port)a_2_WEN_A");
    sc_trace(mVcdFile, a_2_Din_A, "(port)a_2_Din_A");
    sc_trace(mVcdFile, a_2_Dout_A, "(port)a_2_Dout_A");
    sc_trace(mVcdFile, a_2_Clk_A, "(port)a_2_Clk_A");
    sc_trace(mVcdFile, a_2_Rst_A, "(port)a_2_Rst_A");
    sc_trace(mVcdFile, a_3_Addr_A, "(port)a_3_Addr_A");
    sc_trace(mVcdFile, a_3_EN_A, "(port)a_3_EN_A");
    sc_trace(mVcdFile, a_3_WEN_A, "(port)a_3_WEN_A");
    sc_trace(mVcdFile, a_3_Din_A, "(port)a_3_Din_A");
    sc_trace(mVcdFile, a_3_Dout_A, "(port)a_3_Dout_A");
    sc_trace(mVcdFile, a_3_Clk_A, "(port)a_3_Clk_A");
    sc_trace(mVcdFile, a_3_Rst_A, "(port)a_3_Rst_A");
    sc_trace(mVcdFile, b_0_Addr_A, "(port)b_0_Addr_A");
    sc_trace(mVcdFile, b_0_EN_A, "(port)b_0_EN_A");
    sc_trace(mVcdFile, b_0_WEN_A, "(port)b_0_WEN_A");
    sc_trace(mVcdFile, b_0_Din_A, "(port)b_0_Din_A");
    sc_trace(mVcdFile, b_0_Dout_A, "(port)b_0_Dout_A");
    sc_trace(mVcdFile, b_0_Clk_A, "(port)b_0_Clk_A");
    sc_trace(mVcdFile, b_0_Rst_A, "(port)b_0_Rst_A");
    sc_trace(mVcdFile, b_1_Addr_A, "(port)b_1_Addr_A");
    sc_trace(mVcdFile, b_1_EN_A, "(port)b_1_EN_A");
    sc_trace(mVcdFile, b_1_WEN_A, "(port)b_1_WEN_A");
    sc_trace(mVcdFile, b_1_Din_A, "(port)b_1_Din_A");
    sc_trace(mVcdFile, b_1_Dout_A, "(port)b_1_Dout_A");
    sc_trace(mVcdFile, b_1_Clk_A, "(port)b_1_Clk_A");
    sc_trace(mVcdFile, b_1_Rst_A, "(port)b_1_Rst_A");
    sc_trace(mVcdFile, b_2_Addr_A, "(port)b_2_Addr_A");
    sc_trace(mVcdFile, b_2_EN_A, "(port)b_2_EN_A");
    sc_trace(mVcdFile, b_2_WEN_A, "(port)b_2_WEN_A");
    sc_trace(mVcdFile, b_2_Din_A, "(port)b_2_Din_A");
    sc_trace(mVcdFile, b_2_Dout_A, "(port)b_2_Dout_A");
    sc_trace(mVcdFile, b_2_Clk_A, "(port)b_2_Clk_A");
    sc_trace(mVcdFile, b_2_Rst_A, "(port)b_2_Rst_A");
    sc_trace(mVcdFile, b_3_Addr_A, "(port)b_3_Addr_A");
    sc_trace(mVcdFile, b_3_EN_A, "(port)b_3_EN_A");
    sc_trace(mVcdFile, b_3_WEN_A, "(port)b_3_WEN_A");
    sc_trace(mVcdFile, b_3_Din_A, "(port)b_3_Din_A");
    sc_trace(mVcdFile, b_3_Dout_A, "(port)b_3_Dout_A");
    sc_trace(mVcdFile, b_3_Clk_A, "(port)b_3_Clk_A");
    sc_trace(mVcdFile, b_3_Rst_A, "(port)b_3_Rst_A");
    sc_trace(mVcdFile, c_Addr_A, "(port)c_Addr_A");
    sc_trace(mVcdFile, c_EN_A, "(port)c_EN_A");
    sc_trace(mVcdFile, c_WEN_A, "(port)c_WEN_A");
    sc_trace(mVcdFile, c_Din_A, "(port)c_Din_A");
    sc_trace(mVcdFile, c_Dout_A, "(port)c_Dout_A");
    sc_trace(mVcdFile, c_Clk_A, "(port)c_Clk_A");
    sc_trace(mVcdFile, c_Rst_A, "(port)c_Rst_A");
#endif
#ifdef __HLS_TRACE_LEVEL_INT__
    sc_trace(mVcdFile, ap_CS_fsm, "ap_CS_fsm");
    sc_trace(mVcdFile, ap_CS_fsm_state1, "ap_CS_fsm_state1");
    sc_trace(mVcdFile, indvar_flatten_reg_190, "indvar_flatten_reg_190");
    sc_trace(mVcdFile, i_reg_201, "i_reg_201");
    sc_trace(mVcdFile, j_reg_212, "j_reg_212");
    sc_trace(mVcdFile, exitcond_flatten_fu_300_p2, "exitcond_flatten_fu_300_p2");
    sc_trace(mVcdFile, exitcond_flatten_reg_402, "exitcond_flatten_reg_402");
    sc_trace(mVcdFile, ap_CS_fsm_pp0_stage0, "ap_CS_fsm_pp0_stage0");
    sc_trace(mVcdFile, ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_402, "ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_402");
    sc_trace(mVcdFile, ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_402, "ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_402");
    sc_trace(mVcdFile, ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_402, "ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_402");
    sc_trace(mVcdFile, ap_pipeline_reg_pp0_iter4_exitcond_flatten_reg_402, "ap_pipeline_reg_pp0_iter4_exitcond_flatten_reg_402");
    sc_trace(mVcdFile, ap_pipeline_reg_pp0_iter5_exitcond_flatten_reg_402, "ap_pipeline_reg_pp0_iter5_exitcond_flatten_reg_402");
    sc_trace(mVcdFile, ap_pipeline_reg_pp0_iter6_exitcond_flatten_reg_402, "ap_pipeline_reg_pp0_iter6_exitcond_flatten_reg_402");
    sc_trace(mVcdFile, ap_pipeline_reg_pp0_iter7_exitcond_flatten_reg_402, "ap_pipeline_reg_pp0_iter7_exitcond_flatten_reg_402");
    sc_trace(mVcdFile, indvar_flatten_next_fu_306_p2, "indvar_flatten_next_fu_306_p2");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter0, "ap_enable_reg_pp0_iter0");
    sc_trace(mVcdFile, j_mid2_fu_324_p3, "j_mid2_fu_324_p3");
    sc_trace(mVcdFile, j_mid2_reg_411, "j_mid2_reg_411");
    sc_trace(mVcdFile, ap_pipeline_reg_pp0_iter1_j_mid2_reg_411, "ap_pipeline_reg_pp0_iter1_j_mid2_reg_411");
    sc_trace(mVcdFile, ap_pipeline_reg_pp0_iter2_j_mid2_reg_411, "ap_pipeline_reg_pp0_iter2_j_mid2_reg_411");
    sc_trace(mVcdFile, ap_pipeline_reg_pp0_iter3_j_mid2_reg_411, "ap_pipeline_reg_pp0_iter3_j_mid2_reg_411");
    sc_trace(mVcdFile, ap_pipeline_reg_pp0_iter4_j_mid2_reg_411, "ap_pipeline_reg_pp0_iter4_j_mid2_reg_411");
    sc_trace(mVcdFile, ap_pipeline_reg_pp0_iter5_j_mid2_reg_411, "ap_pipeline_reg_pp0_iter5_j_mid2_reg_411");
    sc_trace(mVcdFile, ap_pipeline_reg_pp0_iter6_j_mid2_reg_411, "ap_pipeline_reg_pp0_iter6_j_mid2_reg_411");
    sc_trace(mVcdFile, ap_pipeline_reg_pp0_iter7_j_mid2_reg_411, "ap_pipeline_reg_pp0_iter7_j_mid2_reg_411");
    sc_trace(mVcdFile, tmp_mid2_v_fu_332_p3, "tmp_mid2_v_fu_332_p3");
    sc_trace(mVcdFile, tmp_mid2_v_reg_416, "tmp_mid2_v_reg_416");
    sc_trace(mVcdFile, ap_pipeline_reg_pp0_iter1_tmp_mid2_v_reg_416, "ap_pipeline_reg_pp0_iter1_tmp_mid2_v_reg_416");
    sc_trace(mVcdFile, ap_pipeline_reg_pp0_iter2_tmp_mid2_v_reg_416, "ap_pipeline_reg_pp0_iter2_tmp_mid2_v_reg_416");
    sc_trace(mVcdFile, ap_pipeline_reg_pp0_iter3_tmp_mid2_v_reg_416, "ap_pipeline_reg_pp0_iter3_tmp_mid2_v_reg_416");
    sc_trace(mVcdFile, ap_pipeline_reg_pp0_iter4_tmp_mid2_v_reg_416, "ap_pipeline_reg_pp0_iter4_tmp_mid2_v_reg_416");
    sc_trace(mVcdFile, ap_pipeline_reg_pp0_iter5_tmp_mid2_v_reg_416, "ap_pipeline_reg_pp0_iter5_tmp_mid2_v_reg_416");
    sc_trace(mVcdFile, ap_pipeline_reg_pp0_iter6_tmp_mid2_v_reg_416, "ap_pipeline_reg_pp0_iter6_tmp_mid2_v_reg_416");
    sc_trace(mVcdFile, ap_pipeline_reg_pp0_iter7_tmp_mid2_v_reg_416, "ap_pipeline_reg_pp0_iter7_tmp_mid2_v_reg_416");
    sc_trace(mVcdFile, j_1_fu_356_p2, "j_1_fu_356_p2");
    sc_trace(mVcdFile, a_0_load_reg_467, "a_0_load_reg_467");
    sc_trace(mVcdFile, b_0_load_reg_472, "b_0_load_reg_472");
    sc_trace(mVcdFile, a_1_load_reg_477, "a_1_load_reg_477");
    sc_trace(mVcdFile, b_1_load_reg_482, "b_1_load_reg_482");
    sc_trace(mVcdFile, a_2_load_reg_487, "a_2_load_reg_487");
    sc_trace(mVcdFile, b_2_load_reg_492, "b_2_load_reg_492");
    sc_trace(mVcdFile, a_3_load_reg_497, "a_3_load_reg_497");
    sc_trace(mVcdFile, b_3_load_reg_502, "b_3_load_reg_502");
    sc_trace(mVcdFile, grp_fu_224_p2, "grp_fu_224_p2");
    sc_trace(mVcdFile, tmp_6_reg_507, "tmp_6_reg_507");
    sc_trace(mVcdFile, grp_fu_226_p2, "grp_fu_226_p2");
    sc_trace(mVcdFile, tmp_6_1_reg_512, "tmp_6_1_reg_512");
    sc_trace(mVcdFile, grp_fu_223_p2, "grp_fu_223_p2");
    sc_trace(mVcdFile, tmp_6_2_reg_517, "tmp_6_2_reg_517");
    sc_trace(mVcdFile, grp_fu_225_p2, "grp_fu_225_p2");
    sc_trace(mVcdFile, tmp_6_3_reg_522, "tmp_6_3_reg_522");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter1, "ap_enable_reg_pp0_iter1");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter2, "ap_enable_reg_pp0_iter2");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter3, "ap_enable_reg_pp0_iter3");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter4, "ap_enable_reg_pp0_iter4");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter5, "ap_enable_reg_pp0_iter5");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter6, "ap_enable_reg_pp0_iter6");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter7, "ap_enable_reg_pp0_iter7");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter8, "ap_enable_reg_pp0_iter8");
    sc_trace(mVcdFile, i_phi_fu_205_p4, "i_phi_fu_205_p4");
    sc_trace(mVcdFile, tmp_mid2_fu_340_p1, "tmp_mid2_fu_340_p1");
    sc_trace(mVcdFile, tmp_2_fu_348_p1, "tmp_2_fu_348_p1");
    sc_trace(mVcdFile, tmp_4_cast_fu_382_p1, "tmp_4_cast_fu_382_p1");
    sc_trace(mVcdFile, a_0_Addr_A_orig, "a_0_Addr_A_orig");
    sc_trace(mVcdFile, b_0_Addr_A_orig, "b_0_Addr_A_orig");
    sc_trace(mVcdFile, a_1_Addr_A_orig, "a_1_Addr_A_orig");
    sc_trace(mVcdFile, b_1_Addr_A_orig, "b_1_Addr_A_orig");
    sc_trace(mVcdFile, a_2_Addr_A_orig, "a_2_Addr_A_orig");
    sc_trace(mVcdFile, b_2_Addr_A_orig, "b_2_Addr_A_orig");
    sc_trace(mVcdFile, a_3_Addr_A_orig, "a_3_Addr_A_orig");
    sc_trace(mVcdFile, b_3_Addr_A_orig, "b_3_Addr_A_orig");
    sc_trace(mVcdFile, c_Addr_A_orig, "c_Addr_A_orig");
    sc_trace(mVcdFile, exitcond_fu_318_p2, "exitcond_fu_318_p2");
    sc_trace(mVcdFile, i_1_fu_312_p2, "i_1_fu_312_p2");
    sc_trace(mVcdFile, tmp_fu_362_p3, "tmp_fu_362_p3");
    sc_trace(mVcdFile, tmp_2_cast_fu_373_p1, "tmp_2_cast_fu_373_p1");
    sc_trace(mVcdFile, tmp_3_cast_fu_369_p1, "tmp_3_cast_fu_369_p1");
    sc_trace(mVcdFile, tmp_4_fu_376_p2, "tmp_4_fu_376_p2");
    sc_trace(mVcdFile, tmp2_fu_391_p2, "tmp2_fu_391_p2");
    sc_trace(mVcdFile, tmp1_fu_387_p2, "tmp1_fu_387_p2");
    sc_trace(mVcdFile, ap_CS_fsm_state11, "ap_CS_fsm_state11");
    sc_trace(mVcdFile, ap_NS_fsm, "ap_NS_fsm");
#endif

    }
    mHdltvinHandle.open("matmul_hw.hdltvin.dat");
    mHdltvoutHandle.open("matmul_hw.hdltvout.dat");
}

matmul_hw::~matmul_hw() {
    if (mVcdFile) 
        sc_close_vcd_trace_file(mVcdFile);

    mHdltvinHandle << "] " << endl;
    mHdltvoutHandle << "] " << endl;
    mHdltvinHandle.close();
    mHdltvoutHandle.close();
    delete matmul_hw_mul_32sdEe_U1;
    delete matmul_hw_mul_32sdEe_U2;
    delete matmul_hw_mul_32sdEe_U3;
    delete matmul_hw_mul_32sdEe_U4;
}

void matmul_hw::thread_ap_var_for_const0() {
    ap_var_for_const0 = ap_const_logic_1;
}

void matmul_hw::thread_ap_clk_no_reset_() {
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_CS_fsm = ap_ST_fsm_state1;
    } else {
        ap_CS_fsm = ap_NS_fsm.read();
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter0 = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage0.read()) && 
             !esl_seteq<1,1,1>(exitcond_flatten_fu_300_p2.read(), ap_const_lv1_0))) {
            ap_enable_reg_pp0_iter0 = ap_const_logic_0;
        } else if ((esl_seteq<1,1,1>(ap_CS_fsm_state1.read(), ap_const_lv1_1) && 
                    !esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_0))) {
            ap_enable_reg_pp0_iter0 = ap_const_logic_1;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter1 = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage0.read()) && 
             esl_seteq<1,1,1>(exitcond_flatten_fu_300_p2.read(), ap_const_lv1_0))) {
            ap_enable_reg_pp0_iter1 = ap_const_logic_1;
        } else if (((esl_seteq<1,1,1>(ap_CS_fsm_state1.read(), ap_const_lv1_1) && 
                     !esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_0)) || 
                    (esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage0.read()) && 
                     !esl_seteq<1,1,1>(exitcond_flatten_fu_300_p2.read(), ap_const_lv1_0)))) {
            ap_enable_reg_pp0_iter1 = ap_const_logic_0;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter2 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1)) {
            ap_enable_reg_pp0_iter2 = ap_enable_reg_pp0_iter1.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter3 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1)) {
            ap_enable_reg_pp0_iter3 = ap_enable_reg_pp0_iter2.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter4 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1)) {
            ap_enable_reg_pp0_iter4 = ap_enable_reg_pp0_iter3.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter5 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1)) {
            ap_enable_reg_pp0_iter5 = ap_enable_reg_pp0_iter4.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter6 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1)) {
            ap_enable_reg_pp0_iter6 = ap_enable_reg_pp0_iter5.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter7 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1)) {
            ap_enable_reg_pp0_iter7 = ap_enable_reg_pp0_iter6.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter8 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1)) {
            ap_enable_reg_pp0_iter8 = ap_enable_reg_pp0_iter7.read();
        } else if ((esl_seteq<1,1,1>(ap_CS_fsm_state1.read(), ap_const_lv1_1) && 
                    !esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_0))) {
            ap_enable_reg_pp0_iter8 = ap_const_logic_0;
        }
    }
    if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(exitcond_flatten_reg_402.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()))) {
        i_reg_201 = tmp_mid2_v_reg_416.read();
    } else if ((esl_seteq<1,1,1>(ap_CS_fsm_state1.read(), ap_const_lv1_1) && 
                !esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_0))) {
        i_reg_201 = ap_const_lv3_0;
    }
    if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
         esl_seteq<1,1,1>(exitcond_flatten_fu_300_p2.read(), ap_const_lv1_0))) {
        indvar_flatten_reg_190 = indvar_flatten_next_fu_306_p2.read();
    } else if ((esl_seteq<1,1,1>(ap_CS_fsm_state1.read(), ap_const_lv1_1) && 
                !esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_0))) {
        indvar_flatten_reg_190 = ap_const_lv5_0;
    }
    if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
         esl_seteq<1,1,1>(exitcond_flatten_fu_300_p2.read(), ap_const_lv1_0))) {
        j_reg_212 = j_1_fu_356_p2.read();
    } else if ((esl_seteq<1,1,1>(ap_CS_fsm_state1.read(), ap_const_lv1_1) && 
                !esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_0))) {
        j_reg_212 = ap_const_lv3_0;
    }
    if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(exitcond_flatten_reg_402.read(), ap_const_lv1_0))) {
        a_0_load_reg_467 = a_0_Dout_A.read();
        a_1_load_reg_477 = a_1_Dout_A.read();
        a_2_load_reg_487 = a_2_Dout_A.read();
        a_3_load_reg_497 = a_3_Dout_A.read();
        b_0_load_reg_472 = b_0_Dout_A.read();
        b_1_load_reg_482 = b_1_Dout_A.read();
        b_2_load_reg_492 = b_2_Dout_A.read();
        b_3_load_reg_502 = b_3_Dout_A.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage0.read()))) {
        ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_402 = exitcond_flatten_reg_402.read();
        ap_pipeline_reg_pp0_iter1_j_mid2_reg_411 = j_mid2_reg_411.read();
        ap_pipeline_reg_pp0_iter1_tmp_mid2_v_reg_416 = tmp_mid2_v_reg_416.read();
        exitcond_flatten_reg_402 = exitcond_flatten_fu_300_p2.read();
    }
    if (esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1)) {
        ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_402 = ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_402.read();
        ap_pipeline_reg_pp0_iter2_j_mid2_reg_411 = ap_pipeline_reg_pp0_iter1_j_mid2_reg_411.read();
        ap_pipeline_reg_pp0_iter2_tmp_mid2_v_reg_416 = ap_pipeline_reg_pp0_iter1_tmp_mid2_v_reg_416.read();
        ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_402 = ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_402.read();
        ap_pipeline_reg_pp0_iter3_j_mid2_reg_411 = ap_pipeline_reg_pp0_iter2_j_mid2_reg_411.read();
        ap_pipeline_reg_pp0_iter3_tmp_mid2_v_reg_416 = ap_pipeline_reg_pp0_iter2_tmp_mid2_v_reg_416.read();
        ap_pipeline_reg_pp0_iter4_exitcond_flatten_reg_402 = ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_402.read();
        ap_pipeline_reg_pp0_iter4_j_mid2_reg_411 = ap_pipeline_reg_pp0_iter3_j_mid2_reg_411.read();
        ap_pipeline_reg_pp0_iter4_tmp_mid2_v_reg_416 = ap_pipeline_reg_pp0_iter3_tmp_mid2_v_reg_416.read();
        ap_pipeline_reg_pp0_iter5_exitcond_flatten_reg_402 = ap_pipeline_reg_pp0_iter4_exitcond_flatten_reg_402.read();
        ap_pipeline_reg_pp0_iter5_j_mid2_reg_411 = ap_pipeline_reg_pp0_iter4_j_mid2_reg_411.read();
        ap_pipeline_reg_pp0_iter5_tmp_mid2_v_reg_416 = ap_pipeline_reg_pp0_iter4_tmp_mid2_v_reg_416.read();
        ap_pipeline_reg_pp0_iter6_exitcond_flatten_reg_402 = ap_pipeline_reg_pp0_iter5_exitcond_flatten_reg_402.read();
        ap_pipeline_reg_pp0_iter6_j_mid2_reg_411 = ap_pipeline_reg_pp0_iter5_j_mid2_reg_411.read();
        ap_pipeline_reg_pp0_iter6_tmp_mid2_v_reg_416 = ap_pipeline_reg_pp0_iter5_tmp_mid2_v_reg_416.read();
        ap_pipeline_reg_pp0_iter7_exitcond_flatten_reg_402 = ap_pipeline_reg_pp0_iter6_exitcond_flatten_reg_402.read();
        ap_pipeline_reg_pp0_iter7_j_mid2_reg_411 = ap_pipeline_reg_pp0_iter6_j_mid2_reg_411.read();
        ap_pipeline_reg_pp0_iter7_tmp_mid2_v_reg_416 = ap_pipeline_reg_pp0_iter6_tmp_mid2_v_reg_416.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(exitcond_flatten_fu_300_p2.read(), ap_const_lv1_0))) {
        j_mid2_reg_411 = j_mid2_fu_324_p3.read();
    }
    if (esl_seteq<1,1,1>(ap_pipeline_reg_pp0_iter6_exitcond_flatten_reg_402.read(), ap_const_lv1_0)) {
        tmp_6_1_reg_512 = grp_fu_226_p2.read();
        tmp_6_2_reg_517 = grp_fu_223_p2.read();
        tmp_6_3_reg_522 = grp_fu_225_p2.read();
        tmp_6_reg_507 = grp_fu_224_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && esl_seteq<1,1,1>(exitcond_flatten_fu_300_p2.read(), ap_const_lv1_0))) {
        tmp_mid2_v_reg_416 = tmp_mid2_v_fu_332_p3.read();
    }
}

void matmul_hw::thread_a_0_Addr_A() {
    a_0_Addr_A = (!ap_const_lv32_2.is_01())? sc_lv<32>(): a_0_Addr_A_orig.read() << (unsigned short)ap_const_lv32_2.to_uint();
}

void matmul_hw::thread_a_0_Addr_A_orig() {
    a_0_Addr_A_orig =  (sc_lv<32>) (tmp_mid2_fu_340_p1.read());
}

void matmul_hw::thread_a_0_Clk_A() {
    a_0_Clk_A = ap_clk.read()? SC_LOGIC_1 : SC_LOGIC_0;
}

void matmul_hw::thread_a_0_Din_A() {
    a_0_Din_A = ap_const_lv32_0;
}

void matmul_hw::thread_a_0_EN_A() {
    if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()))) {
        a_0_EN_A = ap_const_logic_1;
    } else {
        a_0_EN_A = ap_const_logic_0;
    }
}

void matmul_hw::thread_a_0_Rst_A() {
    a_0_Rst_A = ap_rst.read();
}

void matmul_hw::thread_a_0_WEN_A() {
    a_0_WEN_A = ap_const_lv4_0;
}

void matmul_hw::thread_a_1_Addr_A() {
    a_1_Addr_A = (!ap_const_lv32_2.is_01())? sc_lv<32>(): a_1_Addr_A_orig.read() << (unsigned short)ap_const_lv32_2.to_uint();
}

void matmul_hw::thread_a_1_Addr_A_orig() {
    a_1_Addr_A_orig =  (sc_lv<32>) (tmp_mid2_fu_340_p1.read());
}

void matmul_hw::thread_a_1_Clk_A() {
    a_1_Clk_A = ap_clk.read()? SC_LOGIC_1 : SC_LOGIC_0;
}

void matmul_hw::thread_a_1_Din_A() {
    a_1_Din_A = ap_const_lv32_0;
}

void matmul_hw::thread_a_1_EN_A() {
    if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()))) {
        a_1_EN_A = ap_const_logic_1;
    } else {
        a_1_EN_A = ap_const_logic_0;
    }
}

void matmul_hw::thread_a_1_Rst_A() {
    a_1_Rst_A = ap_rst.read();
}

void matmul_hw::thread_a_1_WEN_A() {
    a_1_WEN_A = ap_const_lv4_0;
}

void matmul_hw::thread_a_2_Addr_A() {
    a_2_Addr_A = (!ap_const_lv32_2.is_01())? sc_lv<32>(): a_2_Addr_A_orig.read() << (unsigned short)ap_const_lv32_2.to_uint();
}

void matmul_hw::thread_a_2_Addr_A_orig() {
    a_2_Addr_A_orig =  (sc_lv<32>) (tmp_mid2_fu_340_p1.read());
}

void matmul_hw::thread_a_2_Clk_A() {
    a_2_Clk_A = ap_clk.read()? SC_LOGIC_1 : SC_LOGIC_0;
}

void matmul_hw::thread_a_2_Din_A() {
    a_2_Din_A = ap_const_lv32_0;
}

void matmul_hw::thread_a_2_EN_A() {
    if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()))) {
        a_2_EN_A = ap_const_logic_1;
    } else {
        a_2_EN_A = ap_const_logic_0;
    }
}

void matmul_hw::thread_a_2_Rst_A() {
    a_2_Rst_A = ap_rst.read();
}

void matmul_hw::thread_a_2_WEN_A() {
    a_2_WEN_A = ap_const_lv4_0;
}

void matmul_hw::thread_a_3_Addr_A() {
    a_3_Addr_A = (!ap_const_lv32_2.is_01())? sc_lv<32>(): a_3_Addr_A_orig.read() << (unsigned short)ap_const_lv32_2.to_uint();
}

void matmul_hw::thread_a_3_Addr_A_orig() {
    a_3_Addr_A_orig =  (sc_lv<32>) (tmp_mid2_fu_340_p1.read());
}

void matmul_hw::thread_a_3_Clk_A() {
    a_3_Clk_A = ap_clk.read()? SC_LOGIC_1 : SC_LOGIC_0;
}

void matmul_hw::thread_a_3_Din_A() {
    a_3_Din_A = ap_const_lv32_0;
}

void matmul_hw::thread_a_3_EN_A() {
    if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()))) {
        a_3_EN_A = ap_const_logic_1;
    } else {
        a_3_EN_A = ap_const_logic_0;
    }
}

void matmul_hw::thread_a_3_Rst_A() {
    a_3_Rst_A = ap_rst.read();
}

void matmul_hw::thread_a_3_WEN_A() {
    a_3_WEN_A = ap_const_lv4_0;
}

void matmul_hw::thread_ap_CS_fsm_pp0_stage0() {
    ap_CS_fsm_pp0_stage0 = ap_CS_fsm.read().range(1, 1);
}

void matmul_hw::thread_ap_CS_fsm_state1() {
    ap_CS_fsm_state1 = ap_CS_fsm.read().range(0, 0);
}

void matmul_hw::thread_ap_CS_fsm_state11() {
    ap_CS_fsm_state11 = ap_CS_fsm.read().range(2, 2);
}

void matmul_hw::thread_ap_done() {
    if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_state11.read()))) {
        ap_done = ap_const_logic_1;
    } else {
        ap_done = ap_const_logic_0;
    }
}

void matmul_hw::thread_ap_idle() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read()) && 
         esl_seteq<1,1,1>(ap_CS_fsm_state1.read(), ap_const_lv1_1))) {
        ap_idle = ap_const_logic_1;
    } else {
        ap_idle = ap_const_logic_0;
    }
}

void matmul_hw::thread_ap_ready() {
    if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_state11.read()))) {
        ap_ready = ap_const_logic_1;
    } else {
        ap_ready = ap_const_logic_0;
    }
}

void matmul_hw::thread_b_0_Addr_A() {
    b_0_Addr_A = (!ap_const_lv32_2.is_01())? sc_lv<32>(): b_0_Addr_A_orig.read() << (unsigned short)ap_const_lv32_2.to_uint();
}

void matmul_hw::thread_b_0_Addr_A_orig() {
    b_0_Addr_A_orig =  (sc_lv<32>) (tmp_2_fu_348_p1.read());
}

void matmul_hw::thread_b_0_Clk_A() {
    b_0_Clk_A = ap_clk.read()? SC_LOGIC_1 : SC_LOGIC_0;
}

void matmul_hw::thread_b_0_Din_A() {
    b_0_Din_A = ap_const_lv32_0;
}

void matmul_hw::thread_b_0_EN_A() {
    if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()))) {
        b_0_EN_A = ap_const_logic_1;
    } else {
        b_0_EN_A = ap_const_logic_0;
    }
}

void matmul_hw::thread_b_0_Rst_A() {
    b_0_Rst_A = ap_rst.read();
}

void matmul_hw::thread_b_0_WEN_A() {
    b_0_WEN_A = ap_const_lv4_0;
}

void matmul_hw::thread_b_1_Addr_A() {
    b_1_Addr_A = (!ap_const_lv32_2.is_01())? sc_lv<32>(): b_1_Addr_A_orig.read() << (unsigned short)ap_const_lv32_2.to_uint();
}

void matmul_hw::thread_b_1_Addr_A_orig() {
    b_1_Addr_A_orig =  (sc_lv<32>) (tmp_2_fu_348_p1.read());
}

void matmul_hw::thread_b_1_Clk_A() {
    b_1_Clk_A = ap_clk.read()? SC_LOGIC_1 : SC_LOGIC_0;
}

void matmul_hw::thread_b_1_Din_A() {
    b_1_Din_A = ap_const_lv32_0;
}

void matmul_hw::thread_b_1_EN_A() {
    if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()))) {
        b_1_EN_A = ap_const_logic_1;
    } else {
        b_1_EN_A = ap_const_logic_0;
    }
}

void matmul_hw::thread_b_1_Rst_A() {
    b_1_Rst_A = ap_rst.read();
}

void matmul_hw::thread_b_1_WEN_A() {
    b_1_WEN_A = ap_const_lv4_0;
}

void matmul_hw::thread_b_2_Addr_A() {
    b_2_Addr_A = (!ap_const_lv32_2.is_01())? sc_lv<32>(): b_2_Addr_A_orig.read() << (unsigned short)ap_const_lv32_2.to_uint();
}

void matmul_hw::thread_b_2_Addr_A_orig() {
    b_2_Addr_A_orig =  (sc_lv<32>) (tmp_2_fu_348_p1.read());
}

void matmul_hw::thread_b_2_Clk_A() {
    b_2_Clk_A = ap_clk.read()? SC_LOGIC_1 : SC_LOGIC_0;
}

void matmul_hw::thread_b_2_Din_A() {
    b_2_Din_A = ap_const_lv32_0;
}

void matmul_hw::thread_b_2_EN_A() {
    if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()))) {
        b_2_EN_A = ap_const_logic_1;
    } else {
        b_2_EN_A = ap_const_logic_0;
    }
}

void matmul_hw::thread_b_2_Rst_A() {
    b_2_Rst_A = ap_rst.read();
}

void matmul_hw::thread_b_2_WEN_A() {
    b_2_WEN_A = ap_const_lv4_0;
}

void matmul_hw::thread_b_3_Addr_A() {
    b_3_Addr_A = (!ap_const_lv32_2.is_01())? sc_lv<32>(): b_3_Addr_A_orig.read() << (unsigned short)ap_const_lv32_2.to_uint();
}

void matmul_hw::thread_b_3_Addr_A_orig() {
    b_3_Addr_A_orig =  (sc_lv<32>) (tmp_2_fu_348_p1.read());
}

void matmul_hw::thread_b_3_Clk_A() {
    b_3_Clk_A = ap_clk.read()? SC_LOGIC_1 : SC_LOGIC_0;
}

void matmul_hw::thread_b_3_Din_A() {
    b_3_Din_A = ap_const_lv32_0;
}

void matmul_hw::thread_b_3_EN_A() {
    if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()))) {
        b_3_EN_A = ap_const_logic_1;
    } else {
        b_3_EN_A = ap_const_logic_0;
    }
}

void matmul_hw::thread_b_3_Rst_A() {
    b_3_Rst_A = ap_rst.read();
}

void matmul_hw::thread_b_3_WEN_A() {
    b_3_WEN_A = ap_const_lv4_0;
}

void matmul_hw::thread_c_Addr_A() {
    c_Addr_A = (!ap_const_lv32_2.is_01())? sc_lv<32>(): c_Addr_A_orig.read() << (unsigned short)ap_const_lv32_2.to_uint();
}

void matmul_hw::thread_c_Addr_A_orig() {
    c_Addr_A_orig =  (sc_lv<32>) (tmp_4_cast_fu_382_p1.read());
}

void matmul_hw::thread_c_Clk_A() {
    c_Clk_A = ap_clk.read()? SC_LOGIC_1 : SC_LOGIC_0;
}

void matmul_hw::thread_c_Din_A() {
    c_Din_A = (!tmp2_fu_391_p2.read().is_01() || !tmp1_fu_387_p2.read().is_01())? sc_lv<32>(): (sc_biguint<32>(tmp2_fu_391_p2.read()) + sc_biguint<32>(tmp1_fu_387_p2.read()));
}

void matmul_hw::thread_c_EN_A() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter8.read())) {
        c_EN_A = ap_const_logic_1;
    } else {
        c_EN_A = ap_const_logic_0;
    }
}

void matmul_hw::thread_c_Rst_A() {
    c_Rst_A = ap_rst.read();
}

void matmul_hw::thread_c_WEN_A() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter8.read()) && 
          esl_seteq<1,1,1>(ap_pipeline_reg_pp0_iter7_exitcond_flatten_reg_402.read(), ap_const_lv1_0)))) {
        c_WEN_A = ap_const_lv4_F;
    } else {
        c_WEN_A = ap_const_lv4_0;
    }
}

void matmul_hw::thread_exitcond_flatten_fu_300_p2() {
    exitcond_flatten_fu_300_p2 = (!indvar_flatten_reg_190.read().is_01() || !ap_const_lv5_10.is_01())? sc_lv<1>(): sc_lv<1>(indvar_flatten_reg_190.read() == ap_const_lv5_10);
}

void matmul_hw::thread_exitcond_fu_318_p2() {
    exitcond_fu_318_p2 = (!j_reg_212.read().is_01() || !ap_const_lv3_4.is_01())? sc_lv<1>(): sc_lv<1>(j_reg_212.read() == ap_const_lv3_4);
}

void matmul_hw::thread_i_1_fu_312_p2() {
    i_1_fu_312_p2 = (!i_phi_fu_205_p4.read().is_01() || !ap_const_lv3_1.is_01())? sc_lv<3>(): (sc_biguint<3>(i_phi_fu_205_p4.read()) + sc_biguint<3>(ap_const_lv3_1));
}

void matmul_hw::thread_i_phi_fu_205_p4() {
    if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(exitcond_flatten_reg_402.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()))) {
        i_phi_fu_205_p4 = tmp_mid2_v_reg_416.read();
    } else {
        i_phi_fu_205_p4 = i_reg_201.read();
    }
}

void matmul_hw::thread_indvar_flatten_next_fu_306_p2() {
    indvar_flatten_next_fu_306_p2 = (!indvar_flatten_reg_190.read().is_01() || !ap_const_lv5_1.is_01())? sc_lv<5>(): (sc_biguint<5>(indvar_flatten_reg_190.read()) + sc_biguint<5>(ap_const_lv5_1));
}

void matmul_hw::thread_j_1_fu_356_p2() {
    j_1_fu_356_p2 = (!j_mid2_fu_324_p3.read().is_01() || !ap_const_lv3_1.is_01())? sc_lv<3>(): (sc_biguint<3>(j_mid2_fu_324_p3.read()) + sc_biguint<3>(ap_const_lv3_1));
}

void matmul_hw::thread_j_mid2_fu_324_p3() {
    j_mid2_fu_324_p3 = (!exitcond_fu_318_p2.read()[0].is_01())? sc_lv<3>(): ((exitcond_fu_318_p2.read()[0].to_bool())? ap_const_lv3_0: j_reg_212.read());
}

void matmul_hw::thread_tmp1_fu_387_p2() {
    tmp1_fu_387_p2 = (!tmp_6_reg_507.read().is_01() || !tmp_6_1_reg_512.read().is_01())? sc_lv<32>(): (sc_biguint<32>(tmp_6_reg_507.read()) + sc_biguint<32>(tmp_6_1_reg_512.read()));
}

void matmul_hw::thread_tmp2_fu_391_p2() {
    tmp2_fu_391_p2 = (!tmp_6_2_reg_517.read().is_01() || !tmp_6_3_reg_522.read().is_01())? sc_lv<32>(): (sc_biguint<32>(tmp_6_2_reg_517.read()) + sc_biguint<32>(tmp_6_3_reg_522.read()));
}

void matmul_hw::thread_tmp_2_cast_fu_373_p1() {
    tmp_2_cast_fu_373_p1 = esl_zext<6,3>(ap_pipeline_reg_pp0_iter7_j_mid2_reg_411.read());
}

void matmul_hw::thread_tmp_2_fu_348_p1() {
    tmp_2_fu_348_p1 = esl_zext<64,3>(j_mid2_fu_324_p3.read());
}

void matmul_hw::thread_tmp_3_cast_fu_369_p1() {
    tmp_3_cast_fu_369_p1 = esl_zext<6,5>(tmp_fu_362_p3.read());
}

void matmul_hw::thread_tmp_4_cast_fu_382_p1() {
    tmp_4_cast_fu_382_p1 = esl_zext<64,6>(tmp_4_fu_376_p2.read());
}

void matmul_hw::thread_tmp_4_fu_376_p2() {
    tmp_4_fu_376_p2 = (!tmp_2_cast_fu_373_p1.read().is_01() || !tmp_3_cast_fu_369_p1.read().is_01())? sc_lv<6>(): (sc_biguint<6>(tmp_2_cast_fu_373_p1.read()) + sc_biguint<6>(tmp_3_cast_fu_369_p1.read()));
}

void matmul_hw::thread_tmp_fu_362_p3() {
    tmp_fu_362_p3 = esl_concat<3,2>(ap_pipeline_reg_pp0_iter7_tmp_mid2_v_reg_416.read(), ap_const_lv2_0);
}

void matmul_hw::thread_tmp_mid2_fu_340_p1() {
    tmp_mid2_fu_340_p1 = esl_zext<64,3>(tmp_mid2_v_fu_332_p3.read());
}

void matmul_hw::thread_tmp_mid2_v_fu_332_p3() {
    tmp_mid2_v_fu_332_p3 = (!exitcond_fu_318_p2.read()[0].is_01())? sc_lv<3>(): ((exitcond_fu_318_p2.read()[0].to_bool())? i_1_fu_312_p2.read(): i_phi_fu_205_p4.read());
}

void matmul_hw::thread_ap_NS_fsm() {
    switch (ap_CS_fsm.read().to_uint64()) {
        case 1 : 
            if (!esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_0)) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            } else {
                ap_NS_fsm = ap_ST_fsm_state1;
            }
            break;
        case 2 : 
            if ((!(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter8.read()) && !esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter7.read())) && !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && !esl_seteq<1,1,1>(exitcond_flatten_fu_300_p2.read(), ap_const_lv1_0) && !esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read())))) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && !esl_seteq<1,1,1>(exitcond_flatten_fu_300_p2.read(), ap_const_lv1_0) && !esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()))) {
                ap_NS_fsm = ap_ST_fsm_state11;
            } else {
                ap_NS_fsm = ap_ST_fsm_state11;
            }
            break;
        case 4 : 
            ap_NS_fsm = ap_ST_fsm_state1;
            break;
        default : 
            ap_NS_fsm = "XXX";
            break;
    }
}

void matmul_hw::thread_hdltv_gen() {
    const char* dump_tv = std::getenv("AP_WRITE_TV");
    if (!(dump_tv && string(dump_tv) == "on")) return;

    wait();

    mHdltvinHandle << "[ " << endl;
    mHdltvoutHandle << "[ " << endl;
    int ap_cycleNo = 0;
    while (1) {
        wait();
        const char* mComma = ap_cycleNo == 0 ? " " : ", " ;
        mHdltvinHandle << mComma << "{"  <<  " \"ap_rst\" :  \"" << ap_rst.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"ap_start\" :  \"" << ap_start.read() << "\" ";
        mHdltvoutHandle << mComma << "{"  <<  " \"ap_done\" :  \"" << ap_done.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"ap_idle\" :  \"" << ap_idle.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"ap_ready\" :  \"" << ap_ready.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"a_0_Addr_A\" :  \"" << a_0_Addr_A.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"a_0_EN_A\" :  \"" << a_0_EN_A.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"a_0_WEN_A\" :  \"" << a_0_WEN_A.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"a_0_Din_A\" :  \"" << a_0_Din_A.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"a_0_Dout_A\" :  \"" << a_0_Dout_A.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"a_0_Clk_A\" :  \"" << a_0_Clk_A.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"a_0_Rst_A\" :  \"" << a_0_Rst_A.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"a_1_Addr_A\" :  \"" << a_1_Addr_A.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"a_1_EN_A\" :  \"" << a_1_EN_A.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"a_1_WEN_A\" :  \"" << a_1_WEN_A.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"a_1_Din_A\" :  \"" << a_1_Din_A.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"a_1_Dout_A\" :  \"" << a_1_Dout_A.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"a_1_Clk_A\" :  \"" << a_1_Clk_A.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"a_1_Rst_A\" :  \"" << a_1_Rst_A.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"a_2_Addr_A\" :  \"" << a_2_Addr_A.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"a_2_EN_A\" :  \"" << a_2_EN_A.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"a_2_WEN_A\" :  \"" << a_2_WEN_A.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"a_2_Din_A\" :  \"" << a_2_Din_A.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"a_2_Dout_A\" :  \"" << a_2_Dout_A.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"a_2_Clk_A\" :  \"" << a_2_Clk_A.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"a_2_Rst_A\" :  \"" << a_2_Rst_A.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"a_3_Addr_A\" :  \"" << a_3_Addr_A.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"a_3_EN_A\" :  \"" << a_3_EN_A.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"a_3_WEN_A\" :  \"" << a_3_WEN_A.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"a_3_Din_A\" :  \"" << a_3_Din_A.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"a_3_Dout_A\" :  \"" << a_3_Dout_A.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"a_3_Clk_A\" :  \"" << a_3_Clk_A.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"a_3_Rst_A\" :  \"" << a_3_Rst_A.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"b_0_Addr_A\" :  \"" << b_0_Addr_A.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"b_0_EN_A\" :  \"" << b_0_EN_A.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"b_0_WEN_A\" :  \"" << b_0_WEN_A.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"b_0_Din_A\" :  \"" << b_0_Din_A.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"b_0_Dout_A\" :  \"" << b_0_Dout_A.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"b_0_Clk_A\" :  \"" << b_0_Clk_A.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"b_0_Rst_A\" :  \"" << b_0_Rst_A.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"b_1_Addr_A\" :  \"" << b_1_Addr_A.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"b_1_EN_A\" :  \"" << b_1_EN_A.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"b_1_WEN_A\" :  \"" << b_1_WEN_A.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"b_1_Din_A\" :  \"" << b_1_Din_A.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"b_1_Dout_A\" :  \"" << b_1_Dout_A.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"b_1_Clk_A\" :  \"" << b_1_Clk_A.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"b_1_Rst_A\" :  \"" << b_1_Rst_A.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"b_2_Addr_A\" :  \"" << b_2_Addr_A.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"b_2_EN_A\" :  \"" << b_2_EN_A.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"b_2_WEN_A\" :  \"" << b_2_WEN_A.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"b_2_Din_A\" :  \"" << b_2_Din_A.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"b_2_Dout_A\" :  \"" << b_2_Dout_A.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"b_2_Clk_A\" :  \"" << b_2_Clk_A.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"b_2_Rst_A\" :  \"" << b_2_Rst_A.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"b_3_Addr_A\" :  \"" << b_3_Addr_A.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"b_3_EN_A\" :  \"" << b_3_EN_A.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"b_3_WEN_A\" :  \"" << b_3_WEN_A.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"b_3_Din_A\" :  \"" << b_3_Din_A.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"b_3_Dout_A\" :  \"" << b_3_Dout_A.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"b_3_Clk_A\" :  \"" << b_3_Clk_A.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"b_3_Rst_A\" :  \"" << b_3_Rst_A.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"c_Addr_A\" :  \"" << c_Addr_A.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"c_EN_A\" :  \"" << c_EN_A.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"c_WEN_A\" :  \"" << c_WEN_A.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"c_Din_A\" :  \"" << c_Din_A.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"c_Dout_A\" :  \"" << c_Dout_A.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"c_Clk_A\" :  \"" << c_Clk_A.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"c_Rst_A\" :  \"" << c_Rst_A.read() << "\" ";
        mHdltvinHandle << "}" << std::endl;
        mHdltvoutHandle << "}" << std::endl;
        ap_cycleNo++;
    }
}

}

