================================================================================ 
Commit: e4d4e2a6dd33cc9057bce0bb29014d467e560861 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 11 09:45:27 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI

Tue Feb 26 11:18:08 2019 -0800
Original commit date: Tue Feb 26 11:18:08 2019 -0800
Original commit hash: 90b03d920c6b24bbe6e3451a1f26d27572d00e38

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: b447d6b7af7d049b8853b136cc5c457403c987e9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 11 09:45:26 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit FSP Daily

Tue Feb 26 10:28:06 2019 -0800
Original commit date: Tue Feb 26 10:28:06 2019 -0800
Original commit hash: 54b134195f0cb90690be3f6fbf8d6dea7bc6bc5f

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspBinPkg/Fsp.bsf
IceLakeFspBinPkg/Include/FspmUpd.h
IceLakeFspPkg/Include/FspmUpd.h

================================================================================ 
Commit: cd331869b3bc7428be181596c1520970c77b9992 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 11 09:45:17 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Tue Feb 26 02:44:59 2019 -0800
Original commit date: Tue Feb 26 02:44:59 2019 -0800
Original commit hash: 855f714a60f1150ec9bff1ae27cb10789c121a25

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: f469f6784887138694667fa5b9cbf65c943759b4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 11 09:45:13 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI

Tue Feb 26 00:56:20 2019 -0800
Original commit date: Tue Feb 26 00:56:20 2019 -0800
Original commit hash: a6d54e6569bf1b883ac1223e0f0029ea559077f7

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: f9cd3854b0fa17fe31367593b1ddfa024104e2f3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 11 09:45:04 2019 -0700 
-------------------------------------------------------------------------------- 
ClientSiliconPkg: EDK2Master build failure related to EFI_PEI_CORE_FV_LOCATION_PPI added in master

Corrected the PPI prototype in Client Override to follow EDK2 master.

Hsd-es-id: 1507072529
Tracker-link: https://hsdes.intel.com/appstore/article/#/1507072529
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/ClientBIOS IP Plan.xlsx
Original commit date: Mon Feb 25 16:08:40 2019 +0800
Change-Id: I67532ccf5d84f7502bd9b6902e8ea804f41bf913
Original commit hash: dae8c8ce296c1ed5d5d9dabd5c5ebfe021d36fca

-------------------------------------------------------------------------------- 
[Changed Files]
ClientSiliconPkg/Override/MdeModulePkg/Core/Pei/PeiMain/PeiMain.c
ClientSiliconPkg/Override/MdeModulePkg/Include/Ppi/PeiCoreFvLocation.h
IceLakePlatSamplePkg/FspWrapper/Library/SecFspWrapperPlatformSecLib/FspWrapperPlatformSecLib.c
IceLakePlatSamplePkg/Override/UefiCpuPkg/SecCore/SecMain.c

================================================================================ 
Commit: 067ffe89a193191b5e31efb63a2e8f3663f4de39 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 11 09:45:01 2019 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Tue Feb 26 02:27:52 2019 +0000
Original commit date: Tue Feb 26 02:27:52 2019 +0000
Original commit hash: 58fd372627e68044e33a51eb23e0bbfcd470b117

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: d8a6c5a7e47ad1b5255de68c7bbb2cc8c184a5a2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 11 09:45:00 2019 -0700 
-------------------------------------------------------------------------------- 
[ICL MRC][SComp init updates]

Update the initial SCOMP programming from DE recommendations
Changes:
1. Set DQ and CLK slew rate to Bypass mode, according to DE recommendations
2. Increase the harmonic lock guardband from 2 to 4, and protect against underflow.

Original commit date: Fri Jan 25 00:15:36 2019 -0800
Change-Id: I398713a9e2dfebfe0dab8c6d5dab2801c0733463
Original commit hash: 592b1503c774fcdd3fca695798cd478b501f010b

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: bb7ce5fbc84d1688f751e85e74911577850a97be 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 11 09:44:58 2019 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Tue Feb 26 00:38:52 2019 +0000
Original commit date: Tue Feb 26 00:38:52 2019 +0000
Original commit hash: ec69d95746d822bd1449a381028595e4baa37ad8

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: b4d1d8fc997bce409ac13ecdc60ddbf735d851cb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 11 09:44:57 2019 -0700 
-------------------------------------------------------------------------------- 
[ICL MRC] Enable Sense Amplifier training After Read Equalization or ReadAmplifier training

Add call to Sense Amplifier training if Read Equalization or Read Amplifier were done.

Additional change:
1. WriteSlewRate is disabled on Lp4/X -  Leave it in ByPass mode.
2. Call DQTimeCentering1D with RdTP & RdtTN instead od RdT in Power steps centering not to loose marging gain from ReadTimingCentering()

Original commit date: Tue Jan 29 16:34:09 2019 +0200
Change-Id: I3ccdf9c872d8923cd8b6cfa5670ab8c5ca428fb1
Original commit hash: 168f84690ca7f34cc63d416dca583eafac52b7cf

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/Include/MrcInterface.h
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: eb4df761f49b94155ae388309b71e78fe68ecd10 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 11 09:44:50 2019 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Mon Feb 25 21:34:01 2019 +0000
Original commit date: Mon Feb 25 21:34:01 2019 +0000
Original commit hash: f94cc159bbf27475e99a0e965aa85acc8852d19d

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: be3bd1b4af8b7cea01e836dba7629171b796742f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 11 09:44:48 2019 -0700 
-------------------------------------------------------------------------------- 
[ICL Security [TXT] : Debug BIOS v2462.01 asserts at PC 757F with TXT enabled environment]

Reserve the whole TXT space [0xFED20000 .. 0xFED7FFFF] in InstallEfiMemory(), similar to how we already reserve TSEG, GFx stolen, DPR etc.
This is to avoid overlapping reservations of this range from multiple drivers.

Original commit date: Tue Feb 12 14:30:02 2019 -0800
Change-Id: I5d8f705baa6df03ad5db5ba3a679fdf817fa1e54
Original commit hash: 308aa35752f19be8e83215a97515f5be638d2e61

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Acpi/AcpiTables/Dsdt/PCI_DRC.ASL
IceLakeSiliconPkg/Cpu/TxtInit/Dxe/TxtDxe.c
IceLakeSiliconPkg/Cpu/TxtInit/Dxe/TxtDxeLib.c
IceLakeSiliconPkg/Cpu/TxtInit/Dxe/TxtDxeLib.h
IceLakeSiliconPkg/Pch/Library/Private/PeiPchTraceHubLib/PeiPchTraceHubLibPreMem.c
IceLakeSiliconPkg/SystemAgent/Library/Private/PeiSaInitLib/SaInitPreMem.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/Include/MemoryInit.h
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c

================================================================================ 
Commit: 1d72226a4c114a98d6aec99b58e1f147d93fe042 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 11 09:44:44 2019 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Mon Feb 25 20:04:40 2019 +0000
Original commit date: Mon Feb 25 20:04:40 2019 +0000
Original commit hash: a4b905b51a0d05432619018ea9b1f7fb29150802

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: d1250afd4e340aa549b98c6aa8ce37602185bec7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 11 09:44:42 2019 -0700 
-------------------------------------------------------------------------------- 
[ICL MRC] Enable Write Drive Strength/Equalization 2D

Add Code for Write Drive Strength/Equalization 2D

Original commit date: Tue Dec 4 13:49:37 2018 +0200
Change-Id: Ie45ffcfff10c00f55eef5eeed7341d5b2741a9de
Original commit hash: 33613acc9e36213408f9667dfdd02f28326c3909

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
IceLakeFspPkg/Upd/FspmUpd.dsc
IceLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
IceLakePlatSamplePkg/Setup/SaSetup.hfr
IceLakeSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/PeiSaPolicyLib.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/MEMORY/MrcSetup.c

================================================================================ 
Commit: 0d3d46bf879fe4559604f0cb357e0cabb0069b1c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 11 09:44:39 2019 -0700 
-------------------------------------------------------------------------------- 
TC cold and TBT RTD3 policy default is not align with BIOS SETUP

Align the TC cold and TBT RTD3 policy default with BIOS SETUP

Original commit date: Fri Feb 22 14:24:09 2019 +0800
Change-Id: Idcffe24c42b3d73b72ae03f7874cdec73c5d3faf
Original commit hash: 3f192624ba9df42f3555b9966002b484d7ab0374

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/Upd/FspsUpd.dsc
IceLakeSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/PeiSaPolicyLib.c
IceLakeSiliconPkg/Tbt/Library/DxeITbtPolicyLib/DxeITbtPolicyLib.c

================================================================================ 
Commit: 8a95d42d3dd373231031f2fac885a2840658f951 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 11 09:44:36 2019 -0700 
-------------------------------------------------------------------------------- 
ICL [ICP- PCH] BIOS PM ICL Y Need to Enable RATL as default

-Port SKL/KBL/CFL/CNL Y-sku RATL overrides to ICL-Y
-Tccactiviationoffset = 10C
-Timewindow = 5s
-TccClamp = enabled

Hsd-es-id: 1806792024
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx
Original commit date: Fri Feb 8 15:37:26 2019 -0800
Change-Id: I215b2a6ae06d4315d4df45707826ebe2d547bb5e
Original commit hash: 9407024328751d8a1af225541a9964848501f33b

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Board/Include/OtherBoardConfigPatchTable.h
IceLakeSiliconPkg/Cpu/Library/PeiCpuPolicyLib/PeiCpuPolicyLib.c

================================================================================ 
Commit: a26b201542039f435e7536ee0995f5598c9729e5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 11 09:44:27 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit NVS CI Update auto-generated NVS structure definitions

Mon Feb 25 05:36:37 2019 -0800
Original commit date: Mon Feb 25 05:36:37 2019 -0800
Original commit hash: c503ceeedb2dbb830e6983d3522dc456cde58bd4

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
IceLakePlatSamplePkg/Features/Tbt/AcpiTables/DTbtNvs.asl
IceLakePlatSamplePkg/Features/Tbt/Include/DTbtNvsAreaDef.h
IceLakePlatSamplePkg/Include/PlatformNvsAreaDef.h
IceLakeSiliconPkg/Cpu/AcpiTables/CpuSsdt/CpuNvs.asl
IceLakeSiliconPkg/Cpu/Include/CpuNvsAreaDef.h
IceLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchNvs.asl
IceLakeSiliconPkg/Pch/Include/Private/PchNvsAreaDef.h
IceLakeSiliconPkg/SystemAgent/AcpiTables/SaSsdt/SaNvs.asl
IceLakeSiliconPkg/SystemAgent/Include/Private/SaNvsAreaDef.h
IceLakeSiliconPkg/Tbt/AcpiTables/ITbtNvs.asl
IceLakeSiliconPkg/Tbt/Include/Private/ITbtNvsAreaDef.h

================================================================================ 
Commit: 51cbaba16271ef66fc80a8c1d96ccd55f294f3a0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 11 09:44:23 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI

Mon Feb 25 01:47:45 2019 -0800
Original commit date: Mon Feb 25 01:47:45 2019 -0800
Original commit hash: ddbb83bfb5fe505f919cc1ae8b510774813a9de7

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: a4a1555c42489585914631308e8c663d07f79e4b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 11 09:44:21 2019 -0700 
-------------------------------------------------------------------------------- 
Update python2 script to python2 python3 compatible
Update GenNvs.py from python2 to python2/python3 compatible
Update PatchFspBinFvsBaseAddress.py from python2 to python2/python3 compatible
Update RebaseAndPatchFspBinBaseAddress.py from python2 to python2/python3 compatible
Update CatalogDecoder.py from python2 to python2/python3 compatible
Update CatalogEncoder.py from python2 to python2/python3 compatible

Hsd-es-id: 1507057306
Tracker-link: https://hsdes.intel.com/appstore/article/#/1507057306
Attestation-link: N/A
Original commit date: Mon Feb 18 16:35:45 2019 +0800
Change-Id: I17398ea328d5f60e5128df6b2cdb01d45770b3de
Original commit hash: b21ca8eb688a09adbf734a988de4ef8213198f12

-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/Tools/FspBinRebase/PatchFspBinFvsBaseAddress.py
ClientCommonPkg/Tools/FspBinRebase/RebaseAndPatchFspBinBaseAddress.py
ClientSiliconPkg/Tools/Catalog/CatalogDecoder.py
ClientSiliconPkg/Tools/Catalog/CatalogEncoder.py
ClientSiliconPkg/Tools/GenNvs/GenNvs.py

================================================================================ 
Commit: ee36f11e5714df516edeaf903b188044f0ede153 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 11 09:44:18 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit WeeklyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Mon Feb 25 00:24:23 2019 -0800
Original commit date: Mon Feb 25 00:24:23 2019 -0800
Original commit hash: eecfc1835c8f9bfb0c6203f7a136b73f5ff6bfd8

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 6a165b520360d68c84258c67c2487083860ab7c7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 11 09:44:16 2019 -0700 
-------------------------------------------------------------------------------- 
[TGL]   Add a condition to prevent klocwork issue

 Add a condition to prevent pointer overflow.

Hsd-es-id: 1507059548
Attestation-link: TigerLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx
Original commit date: Thu Feb 14 17:44:00 2019 +0800
Change-Id: I5a7449616fbef489b5d8be462ac594f9d20a490b
Original commit hash: 0d1962125b13726ba1977a155ad69f74e6302d8d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/Universal/VirtualKeyboardDxe/KeyboardLayout.c

================================================================================ 
Commit: 224bd250defc5121716ce37d4b34eb850dd40e62 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 11 09:44:15 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Mon Feb 25 00:12:27 2019 -0800
Original commit date: Mon Feb 25 00:12:27 2019 -0800
Original commit hash: b1bc16163093bab95d48f76d8e4010306efb34ac

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 4c7cf450b3442cdf17774e0e751c9dd171c94ccc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 11 09:44:08 2019 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Mon Feb 25 05:21:22 2019 +0000
Original commit date: Mon Feb 25 05:21:22 2019 +0000
Original commit hash: 5eb9ac6fa09d4e788557d7784cf4623792048a50

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 23fa634c2b9d1a6794db542cea8e7b67ea5dc3eb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 11 09:44:05 2019 -0700 
-------------------------------------------------------------------------------- 
[ICL-MRC] Downshifted clock frequency should be the ratio of 266 in Gear2

Issue:
  Downshifted clock frequency was not the ratio of 266 in Gear2
Change:
  Add conditonal check for Gear2 frequency, to make sure FreqTable[] Index is match the multiple of (2*RefClk)
  RefClk 133: multiples of 266, which has FreqTable index = 3, 7, 11, 15, 19 etc.
  RefClk 100: multiples of 200, which has FreqTable index = 2, 5, 8, 11, 14, 17 etc.
Additional Change:
  Include the fixes for the CTE_FLAG compiling errors


Original commit date: Tue Feb 19 14:49:19 2019 -0800
Change-Id: Iddab5e2adfdf090846eb0ebec0a6921fdf210112
Original commit hash: 99c7c49c6b67bd1ede022f0ea5df850db2883fdf

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/Common/ConfigBlock.h
IceLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/MEMORY/MrcSetup.c

================================================================================ 
Commit: 4675d3504bbb9b03c126d365260b312a36bc9210 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 11 09:43:54 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI

Sun Feb 24 00:27:19 2019 -0800
Original commit date: Sun Feb 24 00:27:19 2019 -0800
Original commit hash: 588aeefcecb99a4b9b1a7f8c4f5a98a7dec8ae29

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: d2c5238afd37abef3a4aa461850f9f07f33eb042 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 11 09:43:53 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Sun Feb 24 00:20:43 2019 -0800
Original commit date: Sun Feb 24 00:20:43 2019 -0800
Original commit hash: 0466f4624ff270307ddb55aec774aeab18d8f400

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: d8b8fe16ca792d7300cc6e08eea93605626b1d79 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 11 09:43:50 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit Clear WhiteSpace-Git CI Replace tab characters with two spaces and trim trailing white space

Sat Feb 23 16:10:44 2019 -0800
Original commit date: Sat Feb 23 16:10:44 2019 -0800
Original commit hash: d53b280c8bfb8f1711c77182734fef7c8006e7b7

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/Cpu/Include/CpuPowerMgmt.h

================================================================================ 
Commit: 62142724572d8ce5adad1feb406a1e3ce8100a66 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 11 09:43:44 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Sat Feb 23 00:33:00 2019 -0800
Original commit date: Sat Feb 23 00:33:00 2019 -0800
Original commit hash: fdebc7957a1329ef9722e3623bdd1d2a398b7fd3

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 78d1c2f94fb475bc6462828fe31b7e2b6ea6ff71 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 11 09:43:43 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI

Sat Feb 23 00:21:38 2019 -0800
Original commit date: Sat Feb 23 00:21:38 2019 -0800
Original commit hash: 0499c509d2b338a5298669e82d815130c33364fd

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: d573403378286664dbb0123974f39479f898675b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 11 09:43:39 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit FSP Daily

Fri Feb 22 23:42:40 2019 -0800
Original commit date: Fri Feb 22 23:42:40 2019 -0800
Original commit hash: 7aecb39ff6cb31cdc8231bbdba8fbd6bdd51fa9e

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspBinPkg/Fsp.bsf
IceLakeFspBinPkg/Include/FspmUpd.h
IceLakeFspPkg/Include/FspmUpd.h
IceLakeFspPkg/Include/FspsUpd.h

================================================================================ 
Commit: d4cd5d581e701a89032f955811f485a6c4b80d94 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 11 09:43:35 2019 -0700 
-------------------------------------------------------------------------------- 
IceLakePlatSamplePkg: External V1P05 ICC Max Value should default to 200mA

V1P05 PS10 Threshold Limit ICCMAX value should default to 200mA as V1.05_BYP VR can handle 200mA of current

Hsd-es-id: 1409007007
Tracker-link: https://hsdes.intel.com/appstore/article/#/1409007007
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx
Original commit date: Thu Feb 21 16:56:49 2019 -0800
Change-Id: Icf5aa16540d7087037c29fe676ff6806c3f41fe8
Original commit hash: aa98cfe791e6a4b104fcb91d3ce51291b433d2b8

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/Upd/FspsUpd.dsc
IceLakePlatSamplePkg/Setup/PchSetup.hfr
IceLakeSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPolicyLib.c

================================================================================ 
Commit: 7d529eb612f479d20cc80c43fe4e91d72e6ab648 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 11 09:43:26 2019 -0700 
-------------------------------------------------------------------------------- 
VMX detecting code behavior in case of SkipMpinit

SkipMpInit moved from post-mem to pre-mem.

Hsd-es-id: 1306008563
Attestation-link: Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx
Original commit date: Tue Feb 19 15:30:37 2019 -0800
Change-Id: I1d1e15ab3bbb114949679b592d199e259b8be01b
Original commit hash: 8853712e28fa8fa6a81266b537a9d529b4dddc8e

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/FspInit/Pei/FspInit.c
IceLakeFspPkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c
IceLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiCpuPolicyUpdatePreMem.c
IceLakeFspPkg/Upd/FspmUpd.dsc
IceLakeFspPkg/Upd/FspsUpd.dsc
IceLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
IceLakeSiliconPkg/Cpu/Include/ConfigBlock/CpuConfig.h
IceLakeSiliconPkg/Cpu/Include/ConfigBlock/CpuConfigLibPreMemConfig.h
IceLakeSiliconPkg/Cpu/Library/PeiCpuPolicyLib/CpuPrintPolicyPreMem.c
IceLakeSiliconPkg/Cpu/Library/Private/PeiCpuInitLib/CpuInitPreResetCpl.c
IceLakeSiliconPkg/Cpu/Library/Private/PeiCpuInitLib/Features.c
IceLakeSiliconPkg/Cpu/Library/Private/PeiCpuPowerMgmtLib/MiscFunctions.c
IceLakeSiliconPkg/Cpu/Library/Private/PeiCpuPowerMgmtLib/PeiCpuPowerMgmtLib.inf
IceLakeSiliconPkg/Cpu/Library/Private/PeiCpuPowerMgmtLib/PowerMgmtCommon.h
IceLakeSiliconPkg/Cpu/Library/Private/PeiCpuPowerMgmtLib/PowerMgmtInitPeim.c
IceLakeSiliconPkg/Cpu/Library/Private/PeiCpuPowerOnConfigLib/PeiCpuPowerOnConfigLib.c
IceLakeSiliconPkg/SiInit/Pei/SiInit.c

================================================================================ 
Commit: b3dc7d182dd4f69ce9a9f9d91f900c8bb9fe280b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 11 09:43:22 2019 -0700 
-------------------------------------------------------------------------------- 
ICL [ICP-PCH] New ICL Platform VR POR file WW4918

Changes:
WW43'18Deleted ICL-S SKUs from LL table.
WW49'18 Deleted ICL-H/HN data since it was discontinued

Hsd-es-id: 1408934657
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx
Original commit date: Thu Feb 7 11:43:56 2019 -0800
Change-Id: Ib19b1855fb2aa97bb175a3b2905cff690d83618f
Original commit hash: 47015394d15bdfb1881320664d972ce2dbc7c828

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeOpenSiliconPkg/Cpu/Library/PeiDxeSmmCpuPlatformLib/CpuPlatformLibrary.c
IceLakeSiliconPkg/Cpu/Include/CpuPowerMgmt.h
IceLakeSiliconPkg/Cpu/Library/PeiDxeSmmCpuPlatformLib/CpuPlatformLibrary.c
IceLakeSiliconPkg/Cpu/Library/Private/PeiCpuInitLib/CpuInitPreResetCpl.c
IceLakeSiliconPkg/Cpu/Library/Private/PeiCpuPowerMgmtLib/PowerLimits.c

================================================================================ 
Commit: 7ebe9fd38d75e824e76cd2fbcc24345343bd5e0a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 11 09:43:14 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Fri Feb 22 00:49:01 2019 -0800
Original commit date: Fri Feb 22 00:49:01 2019 -0800
Original commit hash: 5d73c3b24cfdd3d282e4779f117ae6f40c9064c5

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: fbb4f8994586cd87e27c5d7ba85e071bf6162ed9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 11 09:43:10 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI

Fri Feb 22 00:17:26 2019 -0800
Original commit date: Fri Feb 22 00:17:26 2019 -0800
Original commit hash: 4f66c66814abd621a93d54dee8bc9d7511e1a0a7

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: da53f29adf876bf38e5b619eea68a3c0542b4770 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 11 09:43:08 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit NVS CI Update auto-generated NVS structure definitions

Fri Feb 22 00:00:04 2019 -0800
Original commit date: Fri Feb 22 00:00:04 2019 -0800
Original commit hash: 98fcf006160b08ab5ee416dc9ef82b8af3c3bbe8

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
IceLakePlatSamplePkg/Include/PlatformNvsAreaDef.h

================================================================================ 
Commit: 32c9fc598e6a428b9cd13cc2653fe7af6f3755dd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 11 09:43:05 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit FSP Daily

Thu Feb 21 23:47:11 2019 -0800
Original commit date: Thu Feb 21 23:47:11 2019 -0800
Original commit hash: 1d8e39692ea6d4fac1e23c565e117c9c2bae9c26

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspBinPkg/Fsp.bsf
IceLakeFspBinPkg/Include/FspmUpd.h
IceLakeFspPkg/Include/FspmUpd.h
IceLakeFspPkg/Include/FsptUpd.h

================================================================================ 
Commit: ce92ed044b4a494777f8d05588a7439e9136b0a8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 11 09:42:58 2019 -0700 
-------------------------------------------------------------------------------- 
Correcting the  data structure of count variavle in  EcCsIoTrapHandler(),to avoid system getting stuck in teh loop incase EC TIMEOUT HAPPENS

Modified the data structure of COunt to accommodate the time out of 8ms

Hsd-es-id: No HSD
Original commit date: Thu Feb 21 15:16:18 2019 +0530
Change-Id: I472f89a55360d677c4fd4cd40f05f5a3fd64c9eb
Original commit hash: d94efd2d9e88f7e01349f06b78de7c8dda3c623d

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/EC/EC.c

================================================================================ 
Commit: 6bdb690a004de6a02ae3aec6d7845d853231acdb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 11 09:42:44 2019 -0700 
-------------------------------------------------------------------------------- 
[ICL]Clean up override folder under IceLakePlatSamplePkg

Phase 2: correct build_rule.template_Catalog directory by override rule

Hsd-es-id: 1507030617
Original commit date: Fri Jan 18 17:50:19 2019 +0800
Change-Id: I43dfa1694dbb20eae19672429006d33371b821af
Original commit hash: fcd89ce0bdb6501643111ac8d711ffb90f3050af

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Override/BaseTools/Conf/build_rule.template_Catalog
IceLakePlatSamplePkg/prebuild.bat

================================================================================ 
Commit: c84103df47efd7a00c1e81d89d16478f7b598e48 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 11 09:42:42 2019 -0700 
-------------------------------------------------------------------------------- 
[ICL-SDS] TRT table has invalid source "\_SB_.PCI0.LPCB.H_EC.SEN1 (invalid)"

Removing invalid sensor that appears in the TRT table, only sensors supported by the device should appear

Hsd-es-id: 2206608557
Original commit date: Tue Jan 29 14:13:25 2019 -0800
Change-Id: I7ccd64f184cdd40a6537088704810db4f191b046
Original commit hash: 5bc2c2773133d57daf8aaf21d867f77b303a66af

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Features/Dptf/AcpiTables/Sds/Trt.asl

================================================================================ 
Commit: 1fe9838b7d84319fdbd0e73987ee7baf38646873 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 11 09:42:36 2019 -0700 
-------------------------------------------------------------------------------- 
BIOS says RFI Spread Spectrum is 8 when it has been set to 2

The functionality for updating the spread spectrum wasn't writing to the register at all if it was not >2.

Hsd-es-id: 2206785236
Original commit date: Tue Feb 12 16:47:19 2019 -0800
Change-Id: Id03d11f7b4c3f3b79393e1e8145dc11d02dfc3db
Original commit hash: cb3108c2f3ff19ba284e0f2598beee38fdb98963

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/Cpu/Library/Private/PeiCpuInitLib/CpuInitPreResetCpl.c

================================================================================ 
Commit: e01891ed114f01c66551f8c63b4f69abb909fbf5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 11 09:42:34 2019 -0700 
-------------------------------------------------------------------------------- 
Title:Missing UQIs in FCE config file
    Impacted: ICL
    Resolution:finding the UNI strings that doesn't have UQI definition , and add it to '...\Intel\IceLakePlatSamplePkg\Setup\UqiList.uni'

Original commit date: Thu Feb 14 16:26:03 2019 +0200
Change-Id: Ifde67d1b5a62dd0ad11aa1174a80225502241b5f
Original commit hash: d27cdcd59c3dd32bd4d5df6a0af2cf533961a04c

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Setup/UqiList.uni

================================================================================ 
Commit: bbd9cb3e98318a9306ca3c04c5a27d248114c3f1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 11 09:42:33 2019 -0700 
-------------------------------------------------------------------------------- 
Remove all VTIO reference from HSTI code and update Measured boot Enforcement Test 1

Removed all VTIO references for the P2SB and ACS Tests to align with PCH Security Configuration Table of the ICL BIOS Platform FAS v1.4

Hsd-es-id: 1408924025
Original commit date: Thu Feb 7 10:21:02 2019 -0800
Change-Id: Iafcb02fd098ff8e00c90475a8fdeaf0334de80a2
Original commit hash: d03b4b2495468c23ec7b11b1f60896f50030ff6d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientSiliconPkg/Include/HstiFeatureBit_1_1a.h
IceLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/HstiIhvDxe.h
IceLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/MeasuredBootEnforcement.c
IceLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/SecurePCHConfiguration.c
IceLakePlatSamplePkg/Features/Hsti/HstiIhvSmm/HstiIhvSmm.c
IceLakePlatSamplePkg/Features/Hsti/HstiIhvSmm/HstiIhvSmm.h
IceLakePlatSamplePkg/Features/Hsti/HstiIhvSmm/SecurePchSmmConfiguration.c

================================================================================ 
Commit: f4f632e3f5c803f6595ddc079cc2acb72932a29c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 11 09:42:29 2019 -0700 
-------------------------------------------------------------------------------- 
IceLakePlatSamplePkg: Analyze various feedback on platform code

Add NULL pointer check

Hsd-es-id: 2206261415
Original commit date: Thu Feb 14 18:19:33 2019 +0800
Change-Id: I9cd3c4f14d53c2050c9c214dbb9f35ac526d2158
Original commit hash: df435bd8fe87d280c623d8a69e51c7fb20e96223

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Override/DoxygenRpOverride.md
IceLakePlatSamplePkg/Override/SecurityPkg/Tcg/Opal/OpalPassword/OpalDriver.c

================================================================================ 
Commit: 79a92bbb041b484770acedd8d214c3a51e7e9563 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 11 09:42:27 2019 -0700 
-------------------------------------------------------------------------------- 
IceLakeSiliconPkg: [ICL][Chipset_Init format v2.0] Platform policies for SATA applied via BIOS only, and never via PMC using PGR

PPI created for SUS table does not keep valid data if it is created in PreMem PEI phase

Hsd-es-id: 1408995224
Original commit date: Thu Feb 7 15:42:38 2019 -0800
Change-Id: I2ba1da55b50fe987b9e8d6ab90a7d38969670acb
Original commit hash: f2b91d48358f1f4af92e16762f3c669d48b45b6f

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/Pch/Include/Private/Library/PeiHsioLib.h
IceLakeSiliconPkg/Pch/Include/Private/PchHsio.h
IceLakeSiliconPkg/Pch/Library/Private/PeiHsioLib/PeiHsioLibIcl.c
IceLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchHsio.c
IceLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchHsioPreMem.c
IceLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchUsb.c

================================================================================ 
Commit: e12fc6cea8a511894aff1abfeb102eeb3caba3df 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 11 09:42:25 2019 -0700 
-------------------------------------------------------------------------------- 
[ICL] Correction of Serial io devices S3 boot script stores

Added function to get address of S3 boot script
Impacted: ICL platform.

Hsd-es-id: 1507015101
Tracker-link: https://hsdes.intel.com/appstore/article/#/1507015101
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx
Original commit date: Mon Jan 21 12:11:22 2019 +0530
Change-Id: I2ad5aa91918139e716d4e4acf3d0b035f1552446
Original commit hash: efe410395785df43fb92d66dfb43eb58bcac0526

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/Pch/Include/Private/Library/SerialIoPrivateLib.h
IceLakeSiliconPkg/Pch/Library/PeiDxeSmmPchSerialIoLib/PchSerialIoLib.c
IceLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmSerialIoPrivateLib/SerialIoPrivateLibI2c.c
IceLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmSerialIoPrivateLib/SerialIoPrivateLibSpi.c
IceLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmSerialIoPrivateLib/SerialIoPrivateLibUart.c
IceLakeSiliconPkg/Pch/PchInit/Dxe/PchSerialIoDxe.c

================================================================================ 
Commit: d01ac8c65c72742ebc2bc09e43a26663237528f6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 11 09:42:24 2019 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Thu Feb 21 16:14:17 2019 +0000
Original commit date: Thu Feb 21 16:14:17 2019 +0000
Original commit hash: d67c70319e651aa40d0c80c80d8229c9fb8eb7b1

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: bb9787d4fe97766ec94cdfed8c8bb024ea2635de 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 11 09:42:22 2019 -0700 
-------------------------------------------------------------------------------- 
IceLakeSiliconPkg: "FSP-T: CAR Init" String is missing from debug logs

Adding Serial Port initiation in Sec Cpu Library to support debug message for which boards only use LPC UART.

Original commit date: Wed Feb 13 14:24:20 2019 +0800
Change-Id: I037b9207b4b435342f9d75d06fdd346bb894b9fd
Original commit hash: 441f16514fb9c56a6b8499ab9e7ca3a8a5643ddd

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeFspPkg/IceLakeFspPkg.dsc
IceLakeFspPkg/Library/SecSerialPortInitLib/SecSerialPortInitLib.c
IceLakeFspPkg/Library/SecSerialPortInitLib/SecSerialPortInitLib.h
IceLakeFspPkg/Library/SecSerialPortInitLib/SecSerialPortInitLib.inf
IceLakeFspPkg/Library/SecSerialPortInitLib/SecSerialPortInitLibNull.c
IceLakeFspPkg/Library/SecSerialPortInitLib/SecSerialPortInitLibNull.inf
IceLakeFspPkg/Upd/FsptUpd.dsc
IceLakeSiliconPkg/Cpu/Library/SecCpuLib/Ia32/SecCpuLib.S
IceLakeSiliconPkg/Cpu/Library/SecCpuLib/Ia32/SecCpuLib.asm
IceLakeSiliconPkg/Cpu/Library/SecCpuLib/Ia32/SecCpuLib.nasm
IceLakeSiliconPkg/Cpu/Library/SecCpuLib/SecCpuLibFsp.inf

================================================================================ 
Commit: 0a19d1f1ef87a2507385f44b8bd5a7289e200745 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 11 09:42:19 2019 -0700 
-------------------------------------------------------------------------------- 
[ICL] Move EnableAbove4GBMmio policy to Pre-Mem from Dxe
  1. Move EnableAbove4GBMmio policy to Pre-Mem from Dxe and check it if count 64 bit BARs in Pre-Mem.
  2. Update DxePciHostBridgeLib to use SA HOBs to get the policy value of EnableAbove4GBMmio.

Hsd-es-id: 1507014139
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx
Original commit date: Thu Jan 17 14:52:19 2019 +0800
Change-Id: I36799b9f67241cecef5d2d63327ef804202eda18
Original commit hash: a57f4748370ddc686a1d65ad8ad458777a820fa1

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
IceLakeFspPkg/Upd/FspmUpd.dsc
IceLakePlatSamplePkg/Library/DxePolicyUpdateLib/DxeSaPolicyUpdate.c
IceLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
IceLakePlatSamplePkg/Platform/PciHotPlug/PciHotPlug.c
IceLakePlatSamplePkg/Platform/PciHotPlug/PciHotPlug.inf
IceLakePlatSamplePkg/PlatformInit/PlatformInitDxe/PlatformInitDxe.inf
IceLakePlatSamplePkg/PlatformInit/PlatformInitDxe/SaPlatformInitDxe.c
IceLakeSiliconPkg/Pch/PchInit/Smm/PchInitSmm.inf
IceLakeSiliconPkg/SiInit/Dxe/IncompatiblePciDeviceSupport.c
IceLakeSiliconPkg/SiInit/Dxe/SiInitDxe.inf
IceLakeSiliconPkg/SystemAgent/Include/ConfigBlock/MiscDxeConfig.h
IceLakeSiliconPkg/SystemAgent/Include/ConfigBlock/SaMiscPeiPreMemConfig.h
IceLakeSiliconPkg/SystemAgent/Include/SaDataHob.h
IceLakeSiliconPkg/SystemAgent/Library/DxePciHostBridgeLib/DxePciHostBridgeLib.c
IceLakeSiliconPkg/SystemAgent/Library/DxePciHostBridgeLib/DxePciHostBridgeLib.inf
IceLakeSiliconPkg/SystemAgent/Library/DxeSaPolicyLib/DxeSaPolicyLib.c
IceLakeSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/PeiSaPolicyLib.c
IceLakeSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/SaPrintPolicy.c
IceLakeSiliconPkg/SystemAgent/Library/Private/PeiSaInitLib/SaInitPreMem.c

================================================================================ 
Commit: ca79765a9e02bd8ad782730c3d6f66db317e24d2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 11 09:42:15 2019 -0700 
-------------------------------------------------------------------------------- 
IceLakePlatSamplePkg: [ICL] Remove BIOS PEP constraint for Intel Display Audio / D3

Remove the BIOS PEP constraint for Intel Display Audio due to difficulties with new DA hot-plug driver model.
Due to adrress conflict between intel sst driver and mircosoft HDA driver.
waiting for SGPC driver where driver will take care of all the D-state transition of IDA

Hsd-es-id: 2205542277

Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx

Original commit date: Tue Feb 19 17:04:16 2019 +0530
Change-Id: I8e13f0f440f5aa6ee3c8a05746c72b2d82488fe7
Original commit hash: 1637c17eb3aad8af0a79535917cda2914b94d61d

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Acpi/AcpiTables/AcpiPlatform/Dxe/AcpiPlatform.c
IceLakePlatSamplePkg/Features/Pep/AcpiTables/Pep.asl
IceLakeSiliconPkg/Pch/AcpiTables/Dsdt/Pch.asl
IceLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchHdaIntelDisplayAudio.asl

================================================================================ 
Commit: 2754839b09bdc49f7efc013b1f099c34bd1b243b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 11 09:42:13 2019 -0700 
-------------------------------------------------------------------------------- 
IcelakePlatSamplePkg : [ICL-U42-D0] unexpected error on wrong variable size usage

Set VariableSize for (SETUP_VOLATILE_DATA)

Hsd-es-id: 2206852226
Original commit date: Tue Feb 19 13:42:53 2019 +0800
Change-Id: Ib0accee8db0fa4685e99f1d5cdd13958671928e3
Original commit hash: c405a8381339acd68998f2bf68fac47a792d22e9

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Setup/SaSetup.c

================================================================================ 
Commit: 3d1531b9f69e5059465f34dbf1efe04c405e72cf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 11 09:42:10 2019 -0700 
-------------------------------------------------------------------------------- 
BIOS changes needed to accommodate PD vendor updates for Retimer Capsule Update Flow.

BIOS need to communicate with EC to change the PD Controller mode to Force TBT Mode.

Hsd-es-id: 1407834800
Tracker-link: <http link to related tracker>
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/ClientBIOS IP Plan.xlsx
Original commit date: Thu Nov 22 18:45:55 2018 +0530
Change-Id: Ic9fa108facda266d6d85127e80eba7e926c9e30b
Original commit hash: 37a0c8a2006a24f24048f2b59382ff2ec97b66dc

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeOpenBoardPkg/Include/Library/EcCommands.h
IceLakeOpenBoardPkg/Library/BaseEcHwLib/BaseEcHwLib.c
IceLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardInitLib.c
IceLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardInitLib.inf
IceLakePlatSamplePkg/Features/TbtRetimerCapsuleUpdate/RetimerCapsuleUpdate.c
IceLakePlatSamplePkg/Features/TbtRetimerCapsuleUpdate/RetimerCapsuleUpdate.inf
IceLakePlatSamplePkg/Include/Library/EcCommands.h
IceLakePlatSamplePkg/Include/Library/EcTcssLib.h
IceLakePlatSamplePkg/Include/Protocol/RetimerCapsuleUpdate.h
IceLakePlatSamplePkg/Library/BaseEcHwLib/BaseEcHwLib.c
IceLakePlatSamplePkg/Library/BaseEcTcssLib/BaseEcTcssLib.c
IceLakePlatSamplePkg/Library/BaseEcTcssLibNull/BaseEcTcssLibNull.c
IceLakePlatSamplePkg/PlatformPkg.dec
IceLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/Common/EcCommands.h

================================================================================ 
Commit: e7310712f44b01bbc8051ff46b9cc4a48c904abc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 11 09:42:03 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI

Thu Feb 21 00:16:08 2019 -0800
Original commit date: Thu Feb 21 00:16:08 2019 -0800
Original commit hash: 50acfb6abedadaa17b0e4955816a0a7f3b255e8b

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: ebe7987bd1310ba54e3bc4a9668173c468ed8e73 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 11 09:42:01 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Thu Feb 21 00:11:04 2019 -0800
Original commit date: Thu Feb 21 00:11:04 2019 -0800
Original commit hash: 6625bd1e41df73d33ba250a3f98d633ed9d42150

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 13f23c5fc1eb867b2b91ae6406278eaf50afe569 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 11 09:41:58 2019 -0700 
-------------------------------------------------------------------------------- 
[ICL] Clean up override folder under TigerLakePlatformPkg / IceLakePlatformPkg

Fix teamcity build

Hsd-es-id: 1507030617
Original commit date: Thu Feb 21 11:13:04 2019 +0800
Change-Id: Idbe7ff493de10a1c072201222b1112595c2d9ebc
Original commit hash: 0c5f665ba5decde210b07d3865e98f909f0a36b2

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Override/MdeModulePkg/Bus/Ata/AtaAtapiPassThru/AhciMode.c

================================================================================ 
Commit: 4628ff8ae359739319537a5ec8694452383ab99c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 11 09:41:53 2019 -0700 
-------------------------------------------------------------------------------- 
IceLakePlatSamplePkg: Add FSP-S blob to TPM measurements on non-S3 boot.

Resolution:

The IBB elements (FVRecovery, FVRecovery2 and FSP_M_T) are being measured and
extended by the Boot Guard ACM. Platform and Core BIOS are responsible for
measuring the complementary elements that conform the BIOS. The problem found
was that when the FspWrapper (FSP 2.0 API mode) was enabled, the silicon
initialization would be compiled into a separate FSP-S binary outside the main
BIOS FVs being measured.

To include FSP-S in the measurements, once the binary blob is located in
PeiPolicyInit, we will hash and extend the FSP-S blob and create the
corresponding TPM event log.

Since the functions to hash, extend and create event logs during PEI phase are
not available outside Tcg2Pei.c, this functionality has been consolidated into a
separate library (PeiTpmMeasurementLib).

Note that on S3 resume path no additional boot measurements will be performed;
in S3 TPM initialization, the previous PCR values -- those saved while issuing
TPM_CC_SHUTDOWN (TPM_SU_STATE) -- will be restored.

Hsd-es-id: 1606819446
Original commit date: Thu Jan 10 10:54:03 2019 -0800
Change-Id: I238fb9f6a626d4d8de9304a2d683c3a6cc9c18e7
Original commit hash: a0df64f014b9c4a31f5b420d7bb9fda35209f37a

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Include/Library/PeiTpmMeasurementLib.h
IceLakePlatSamplePkg/Library/PeiPolicyInitLib/PeiPolicyInit.c
IceLakePlatSamplePkg/Library/PeiPolicyInitLib/PeiPolicyInitLibFsp.inf
IceLakePlatSamplePkg/Library/PeiTpmMeasurementLib/PeiTpmMeasurement.c
IceLakePlatSamplePkg/Library/PeiTpmMeasurementLib/PeiTpmMeasurement.h
IceLakePlatSamplePkg/Library/PeiTpmMeasurementLib/PeiTpmMeasurementLib.inf
IceLakePlatSamplePkg/Library/PeiTpmMeasurementLibNull/PeiTpmMeasurementLibNull.inf
IceLakePlatSamplePkg/Library/PeiTpmMeasurementLibNull/PeiTpmMeasurementNull.c
IceLakePlatSamplePkg/PlatformPkg.dsc

================================================================================ 
Commit: da7c7b8a5e9d1940f888cfab81aa763560b87d0d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 11 09:41:51 2019 -0700 
-------------------------------------------------------------------------------- 
Go back to FSP Dispatch mode as default."

Previously we reverted to FSP API mode to unblock milestone release
and now we wanted to go back to FSP Dispatch as default because it
is the recommended mode for most of customers.
This reverts commit f85dbad5e24915dcf4ee1759e40372607bcf4ee1.

Hsd-es-id: 1606913012
Original commit date: Wed Feb 13 16:47:15 2019 -0800
Change-Id: Ia4e94849a0090ec8732e1855713b29869c00b66d
Original commit hash: 2be63e81130eadc328901cd80b067d52af7cb19e

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/IceLakeSiliconPkgConfig.dsc

================================================================================ 
Commit: c0ed85c6f8e30b74f2d50de2b8e6a14cdd8a5742 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 11 09:41:47 2019 -0700 
-------------------------------------------------------------------------------- 
USB-C virtual wire OC pin-per-port for USB Overcurrent

Following the related HSD link:
  https://hsdes.intel.com/appstore/article/#/1408871657
  https://hsdes.intel.com/appstore/article/#/1208915026

Solution:
  1. Add Virtual Wire GPIO pad goup in PeiDxeSmmGpioPrivateLib.
  2. PeiUsbInitLib update Pch.U2OCM[PortIndex] and CPUU3OCM[Index] for Virtual Wire GPIO setting.
  3. Update IclUN CPU OC Pin mapping in PeiBoardInitLib

Hsd-es-id: 1408871657
Tracker-link: https://hsdes.intel.com/appstore/article/#/1408871657
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx

Original commit date: Fri Jan 25 14:32:44 2019 +0800
Change-Id: I9057063ddded6d3b3da4ba44acfca505053d0ec0
Original commit hash: ecca979a5557986921743705f3a8808f20dcaecc

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardInitPreMemLib.inf
IceLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardPchInitPreMemLib.c
IceLakePlatSamplePkg/Library/PeiPolicyBoardConfigLib/PeiSaPolicyBoardConfig.c
IceLakePlatSamplePkg/PlatformPkg.dec
IceLakeSiliconPkg/Include/ConfigBlock/UsbConfig.h
IceLakeSiliconPkg/Library/Private/PeiUsbInitLib/PeiUsbInitLib.inf
IceLakeSiliconPkg/Library/Private/PeiUsbInitLib/XhciInit.c
IceLakeSiliconPkg/Library/Private/PeiUsbInitLib/XhciInit.h
IceLakeSiliconPkg/Library/Private/PeiUsbInitLib/XhciInitIcl.c
IceLakeSiliconPkg/Pch/Include/Private/Library/GpioPrivateLib.h
IceLakeSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPolicyLib.c
IceLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibIcl.c
IceLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmGpioPrivateLib/GpioPrivateLib.c
IceLakeSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/PeiSaPolicyLib.c

================================================================================ 
Commit: ea64fe3f135d78643b475f04fb48ed266e53e91e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 11 09:41:44 2019 -0700 
-------------------------------------------------------------------------------- 
KC is unable to unhide P2SB after SetBiosDone, blocking critical factory validation

Provide PCH secure register access protocol for customer to acceess USB2 reigster during shell.
This is for manufactory only.

Hsd-es-id: 1408848590
Original commit date: Tue Feb 12 16:26:37 2019 +0800
Change-Id: Id1c9e7def01ad027ee47a6316c1ab637d40afeff
Original commit hash: b6e4ee4958f7df4e3e1239038bbf4dfe69306644

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/PlatformPkg.fdf
IceLakeSiliconPkg/Pch/Include/Protocol/PchSecureRegisterAccess.h
IceLakeSiliconPkg/Pch/SecureRegisterAccess/Dxe/SraSmmCommunication.h
IceLakeSiliconPkg/Pch/SecureRegisterAccess/Dxe/SraSmmDxe.c
IceLakeSiliconPkg/Pch/SecureRegisterAccess/Dxe/SraSmmDxe.inf
IceLakeSiliconPkg/Pch/SecureRegisterAccess/Dxe/SraSmmStub.c
IceLakeSiliconPkg/Pch/SecureRegisterAccess/Dxe/SraSmmStub.inf
IceLakeSiliconPkg/SiPkg.dec
IceLakeSiliconPkg/SiPkgDxe.dsc

================================================================================ 
Commit: 13622677ad83e1368469b8e699610fabea843121 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 11 09:41:42 2019 -0700 
-------------------------------------------------------------------------------- 
The Error "(A7) Me FW Downgrade - Request MeSpiLock Failed" Pops up after ME FW Recovery when ME is in Soft-Temp Disable Mode

Original commit date: Thu Jan 17 09:57:37 2019 +0100
Change-Id: Ia23e520ee316253e18b3d1830cae7c52b0b23d86
Original commit hash: 06ebb0b82131d7a908798e699f6f87cc0128af13

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Features/Amt/AmtWrapperDxe/AmtWrapperDxe.c
IceLakePlatSamplePkg/Library/DxePlatformBootManagerLib/AmtSupport.c
IceLakePlatSamplePkg/Library/DxePlatformBootManagerLib/AmtSupport.h
IceLakePlatSamplePkg/Library/DxePlatformBootManagerLib/BdsPlatform.c
IceLakePlatSamplePkg/Setup/PlatformSetup.c
IceLakeSiliconPkg/Me/Include/Library/DxeMeLib.h
IceLakeSiliconPkg/Me/Include/MkhiMsgs.h
IceLakeSiliconPkg/Me/Library/DxeMeLib/HeciMsgDxeLib.c
IceLakeSiliconPkg/Me/Library/Private/PeiDxeHeciInitLib/HeciCore.c

================================================================================ 
Commit: 137b2d29bc1d3aa1fa53dca54698796a39e7399e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 11 09:41:40 2019 -0700 
-------------------------------------------------------------------------------- 
Allocate Trace Hub memory in SiPkg for non-fsp boot.

Hsd-es-id: 1408323689
Original commit date: Tue Nov 27 18:18:47 2018 +0800
Change-Id: I2a7685b074748ba8996d129619a6992f107e2dae
Original commit hash: e733d40639969717270c8d6f536226f035d3218c

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/Library/Private/PeiCpuAndPchTraceHubLib/PeiCpuAndPchTraceHubLib.c

================================================================================ 
Commit: 88ba10ec645a07825908bdb0ae47c0f410a62c87 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 11 09:41:38 2019 -0700 
-------------------------------------------------------------------------------- 
[ICL]Clean up override folder under IceLakePlatSamplePkg

Phase 3: no support Marvell 9182 AHCI controller anymore

Hsd-es-id: 1507030617
Original commit date: Sat Jan 19 10:44:22 2019 +0800
Change-Id: Ic5db21c0133ccf8ef862ca56b192899c47348372
Original commit hash: 72de50f131d9fceb6ce0cb0ffb554f43ea738dfd

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Override/DoxygenRpOverride.md
IceLakePlatSamplePkg/Override/MdeModulePkg/Bus/Ata/AtaAtapiPassThru/AhciMode.c

================================================================================ 
Commit: 086a6e4a4b306ba5d912db250a6e55aed1e58398 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 11 09:41:18 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Wed Feb 20 00:47:07 2019 -0800
Original commit date: Wed Feb 20 00:47:07 2019 -0800
Original commit hash: 4e179d79b6973c80401502453462b9ae2e616461

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: b2a5663ef80d25d22fdebaec72aaa1765c74d44c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 11 09:41:17 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI

Wed Feb 20 00:32:27 2019 -0800
Original commit date: Wed Feb 20 00:32:27 2019 -0800
Original commit hash: ac94f14cf27faf731f651853b29a3274a8484bd2

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 96bf5323c522df43f900eabecb24a40990be629f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 11 09:41:10 2019 -0700 
-------------------------------------------------------------------------------- 
Remove override path from IgdOpregion.h and use .dec file instead

With previous code review : https://git-amr-7.devtools.intel.com/gerrit/#/c/40273/, override file used with absolute path and as per EDK override rules, that should be avoided.
This change request is to remove that and use correct path using dec file.

Hsd-es-id: 1607027123
Original commit date: Tue Feb 19 16:34:00 2019 +0530
Change-Id: I652d7008a173eb6766ec9882266fbf68d7b266bb
Original commit hash: d8962b0f57772afcfe2099a5d5b747668f2dddc8

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SiPkg.dec
IceLakeSiliconPkg/SystemAgent/Include/Protocol/IgdOpRegion.h
IceLakeSiliconPkg/SystemAgent/SaInit/Dxe/SaInitDxe.inf

================================================================================ 
Commit: 97d9f591e0a84a644f0f87ed3165a9be831ddf6b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 11 09:41:00 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI

Tue Feb 19 13:13:37 2019 -0800
Original commit date: Tue Feb 19 13:13:37 2019 -0800
Original commit hash: cc1aaa8e3839c879a4ebd320f8e1153a54e8ca6c

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 304889e7fcdb91da58516571c3da6cc925c4cd08 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 11 09:40:55 2019 -0700 
-------------------------------------------------------------------------------- 
ICL Mintree: IceLakeOpenSiliconPkg scrubbing.

1. Remove unnecessary ACPI table updates (SerialIo, Cnvi, Emmc, SdCard)
2. Remove unused Pch Smi Dispatch Protocols (gPchTcoSmiDispatchProtocolGuid,
   gPchAcpiSmiDispatchProtocolGuid, gPchSmiDispatchProtocolGuid)
3. Remove SystemAgent callback SaPciEnumCompleteCallback.
4. Remove SaPcieLib, SiliconInitLib, BoardAcpiTableLib libraries.
5. Remove unused registers.

Hsd-es-id: N/A
Tracker-link: <http link to related tracker>
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/ClientBIOS IP Plan.xlsx

Original commit date: Thu Feb 14 11:20:09 2019 -0800
Change-Id: Ief49c8eee75617b2b4fcb2647cc67e3200a279f2
Original commit hash: 150b779504991e748edc3f5733775662b6e8bff3

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeOpenBoardPkg/Acpi/BoardAcpiDxe/BoardAcpiDxe.c
IceLakeOpenBoardPkg/Acpi/BoardAcpiDxe/BoardAcpiDxe.inf
IceLakeOpenBoardPkg/IclUDdr4Type3Tcpd/Library/BoardAcpiLib/DxeBoardAcpiTableLib.c
IceLakeOpenBoardPkg/IclUDdr4Type3Tcpd/Library/BoardAcpiLib/DxeBoardAcpiTableLib.inf
IceLakeOpenBoardPkg/IclUDdr4Type3Tcpd/Library/BoardInitLib/PeiBoardInitPostMemLib.inf
IceLakeOpenBoardPkg/IclUDdr4Type3Tcpd/Library/BoardInitLib/PeiBoardInitPreMemLib.c
IceLakeOpenBoardPkg/IclUDdr4Type3Tcpd/Library/BoardInitLib/PeiBoardInitPreMemLib.inf
IceLakeOpenBoardPkg/IclUDdr4Type3Tcpd/Library/PeiSiliconPolicyUpdateLib/PeiSiliconPolicyUpdatePreMem.c
IceLakeOpenBoardPkg/IclUDdr4Type3Tcpd/OpenBoardPkg.dsc
IceLakeOpenBoardPkg/IclUDdr4Type3Tcpd/OpenBoardPkgPcd.dsc
IceLakeOpenSiliconPkg/Include/Library/SiliconInitLib.h
IceLakeOpenSiliconPkg/Include/Register/RegsUsb.h
IceLakeOpenSiliconPkg/Library/PeiSiliconInitLib/PeiSiliconInit.c
IceLakeOpenSiliconPkg/Library/PeiSiliconInitLib/PeiSiliconInitLib.inf
IceLakeOpenSiliconPkg/Library/PeiSiliconInitLib/PeiSiliconInitPreMem.c
IceLakeOpenSiliconPkg/Pch/Include/Protocol/PchAcpiSmiDispatch.h
IceLakeOpenSiliconPkg/Pch/Include/Protocol/PchTcoSmiDispatch.h
IceLakeOpenSiliconPkg/Pch/PchInit/Dxe/PchAcpi.c
IceLakeOpenSiliconPkg/Pch/PchInit/Dxe/PchCnviAcpi.c
IceLakeOpenSiliconPkg/Pch/PchInit/Dxe/PchInit.h
IceLakeOpenSiliconPkg/Pch/PchInit/Dxe/PchInitDxe.c
IceLakeOpenSiliconPkg/Pch/PchInit/Dxe/PchInitDxeIcl.inf
IceLakeOpenSiliconPkg/Pch/PchInit/Smm/PchInitSmm.c
IceLakeOpenSiliconPkg/Pch/PchInit/Smm/PchInitSmm.h
IceLakeOpenSiliconPkg/Pch/PchInit/Smm/PchInitSmm.inf
IceLakeOpenSiliconPkg/Pch/PchInit/Smm/PchSpiAsync.c
IceLakeOpenSiliconPkg/Pch/PchSmiDispatcher/Smm/PchSmiDispatch.c
IceLakeOpenSiliconPkg/Pch/PchSmiDispatcher/Smm/PchSmiDispatcher.inf
IceLakeOpenSiliconPkg/Pch/PchSmiDispatcher/Smm/PchSmm.h
IceLakeOpenSiliconPkg/SiPkg.dec
IceLakeOpenSiliconPkg/SystemAgent/Include/Private/Library/SaPcieLib.h
IceLakeOpenSiliconPkg/SystemAgent/Include/Register/Hostbridgecommon.h
IceLakeOpenSiliconPkg/SystemAgent/Include/Register/SaRegsHostBridge.h
IceLakeOpenSiliconPkg/SystemAgent/Include/Register/SaRegsIgd.h
IceLakeOpenSiliconPkg/SystemAgent/Include/Register/SaRegsPeg.h
IceLakeOpenSiliconPkg/SystemAgent/Library/Private/DxeSmmSaPcieLib/DxeSmmSaPcieLib.c
IceLakeOpenSiliconPkg/SystemAgent/Library/Private/DxeSmmSaPcieLib/DxeSmmSaPcieLib.inf
IceLakeOpenSiliconPkg/SystemAgent/SaInit/Dxe/PcieComplex.c
IceLakeOpenSiliconPkg/SystemAgent/SaInit/Dxe/PcieComplex.h
IceLakeOpenSiliconPkg/SystemAgent/SaInit/Dxe/SaInitDxe.c
IceLakeOpenSiliconPkg/SystemAgent/SaInit/Dxe/SaInitDxe.h
IceLakeOpenSiliconPkg/SystemAgent/SaInit/Dxe/SaInitDxe.inf

================================================================================ 
Commit: 408267c69c3811c84a31f484f5969f2b94b0b302 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 11 09:40:52 2019 -0700 
-------------------------------------------------------------------------------- 
ICL Mintree: Prepare ICL Mintree external release.

1.Update the batch files (prep.bat, prebuild.bat, cln.bat)
to comply with the code tree layout of edk2-platform
open source repository.
2.Add GitEdk2MinIcelake.bat to prepare environment variables
for open source repository code tree layout.

Hsd-es-id: N/A
Tracker-link: <http link to related tracker>
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/ClientBIOS IP Plan.xlsx

Original commit date: Tue Feb 5 11:29:47 2019 -0800
Change-Id: Ibe0c077fa5af95504406fe8c093a316a19a2095b
Original commit hash: 98bfb43e9e98db2438aa9944f4a3e98d72685ec2

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeOpenBoardPkg/IclUDdr4Type3Tcpd/GitEdk2MinIcelake.bat
IceLakeOpenBoardPkg/IclUDdr4Type3Tcpd/cln.bat
IceLakeOpenBoardPkg/IclUDdr4Type3Tcpd/prebuild.bat
IceLakeOpenBoardPkg/IclUDdr4Type3Tcpd/prep.bat

================================================================================ 
Commit: a37f2c580dd5e529ffbf8c92fadcf54d3d92d5c1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 11 09:40:50 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit NVS CI Update auto-generated NVS structure definitions

Tue Feb 19 10:19:51 2019 -0800
Original commit date: Tue Feb 19 10:19:51 2019 -0800
Original commit hash: ed358b47419d70b942e08fe286094298d1762554

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
IceLakePlatSamplePkg/Include/PlatformNvsAreaDef.h

================================================================================ 
Commit: cb1d8cb789e83c75b9066ccf813a7f99a75db56c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 11 09:40:46 2019 -0700 
-------------------------------------------------------------------------------- 
[ICL-YN]- PC10 and SLPS0 not hitting  in ICL_YN platform With Latest Daily Build

Revert "[ICL - Security] - [BIOS Guard] cannot update new BGUP"
This reverts commit 6681cabc49f7dfcd2f8a610aa0139f766684edab.

Hsd-es-id: 1607020933
Original commit date: Tue Feb 19 08:19:35 2019 -0800
Change-Id: Ie7f32af21a347a7c68f0734e60a7f771a445c21a
Original commit hash: 9eeb2a8313d30ca9fb2a0a58dfc5865ae040678f

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/Cpu/PowerManagement/Dxe/MiscFunctions.c
IceLakeSiliconPkg/Cpu/PowerManagement/Dxe/PowerMgmtDxe.inf

================================================================================ 
Commit: d8f3ba6a7d013c7398e75b9b5dbcba2bba4fdd15 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 11 09:40:37 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Tue Feb 19 00:29:38 2019 -0800
Original commit date: Tue Feb 19 00:29:38 2019 -0800
Original commit hash: 7b903f79ebbb90df93438021c6ace311504341a1

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 1a5e85769cb510dd296a4e688180c26734f65edd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 11 09:40:36 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI

Tue Feb 19 00:20:17 2019 -0800
Original commit date: Tue Feb 19 00:20:17 2019 -0800
Original commit hash: 69816a923d0c53d269db346a8490e1e697783ba0

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 87dbadb2d9d901791dcd76ec5e5d281d235c7ea7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 11 09:40:18 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit WeeklyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Mon Feb 18 00:26:54 2019 -0800
Original commit date: Mon Feb 18 00:26:54 2019 -0800
Original commit hash: 035397df7eb79d53a5ea44c31e8d21d1ae2c12f1

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 56025d3e2d78d7b9ec1e3e86e17c2abbb915719c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 11 09:40:17 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI

Mon Feb 18 00:17:00 2019 -0800
Original commit date: Mon Feb 18 00:17:00 2019 -0800
Original commit hash: beb62608cace57be823ecb95586ee2cf9b77b6e1

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 8e4b34091a7b5b14aaab84d56051296a3de13ddf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 11 09:40:11 2019 -0700 
-------------------------------------------------------------------------------- 
Extended VBT support as per new Opregion specification to be implemented in BIOS

Due to MIPI support, VBT size has been incresed beyond 6KB and Op-region was supporting max 6KB VBT.
This code change is to accomodate bigger size VBT which would be suported by Gfx driver by adding some new fields into the op-region.
BIOS need to program that new fields as per spec.

Hsd-es-id: 1606862188
Original commit date: Fri Feb 15 18:14:07 2019 +0530
Change-Id: Ic88911ddab23c72184212d430c6c099f73451172
Original commit hash: 0b7cee13aaae45c5f240d71a605e0b8640670841

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/PlatformInit/PlatformInitDxe/SaPlatformInitDxe.c
IceLakePlatSamplePkg/PlatformInit/PolicyInitDxe/SaPolicyInitDxe.c
IceLakePlatSamplePkg/PlatformInit/PolicyInitDxe/SaPolicyInitDxe.h
IceLakeSiliconPkg/Override/DoxygenSiOverride.h
IceLakeSiliconPkg/Override/IntelSiliconPkg/Include/IndustryStandard/IgdOpRegion.h
IceLakeSiliconPkg/SystemAgent/AcpiTables/SaSsdt/IgfxOpRn.asl
IceLakeSiliconPkg/SystemAgent/Include/Protocol/IgdOpRegion.h
IceLakeSiliconPkg/SystemAgent/SaInit/Dxe/IgdOpRegionInit.c
IceLakeSiliconPkg/SystemAgent/SaInit/Dxe/IgdOpRegionInit.h

================================================================================ 
Commit: 65ac70fff2d0245193fece0253ac1b97b5ecf2a9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 11 09:40:10 2019 -0700 
-------------------------------------------------------------------------------- 
KC requests that intel reference code assert when any of the intel FW are not getting loaded successfully (TBT/IOM/MgPhy etc) - Take2

Clear TCSS DEVEN register when IOM is corrupted as error handling for IOM corruption case.

Hsd-es-id: 1407508076
Original commit date: Wed Feb 13 11:42:12 2019 +0800
Change-Id: Ibf30dd2ca299fe2c2d1997a3f4595169c13d88b8
Original commit hash: 858953f9594ccd7a3cd93d773f6be899504394a2

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/Library/Private/PeiTcssInitLib/TcssInit.c

================================================================================ 
Commit: 65580f0412d938e92d6f876d3224b8c379f14f64 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 11 09:40:01 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI

Sun Feb 17 00:22:21 2019 -0800
Original commit date: Sun Feb 17 00:22:21 2019 -0800
Original commit hash: e7b8414811b11f9ef7e17faad6558a34d0dae4e4

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 62e23e65e36e70537663dc13ff39c1505064b1ea 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 11 09:40:00 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Sun Feb 17 00:14:42 2019 -0800
Original commit date: Sun Feb 17 00:14:42 2019 -0800
Original commit hash: ac9d241e58b23bf7983d2e76863815842e1d6ce4

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 0111b3f2afc0b1a7af40f4dac3751aaa1e9c9edd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 11 09:39:58 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit FSP Daily

Sat Feb 16 23:42:12 2019 -0800
Original commit date: Sat Feb 16 23:42:12 2019 -0800
Original commit hash: 4bc2aae8c0caf940e6ffd3c60b2e7e09d1c6f16a

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspBinPkg/Fsp.bsf

================================================================================ 
Commit: 812ca68968e5605913483049374b211df86ab416 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 11 09:39:56 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit Clear WhiteSpace-Git CI Replace tab characters with two spaces and trim trailing white space

Sat Feb 16 16:09:05 2019 -0800
Original commit date: Sat Feb 16 16:09:05 2019 -0800
Original commit hash: bcb493751bea6842f77995457daa0b580fc8d949

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: 4ebafcdcc6b8d8c10c28ed65fe3e6415a38c13fe 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 11 09:39:52 2019 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Sat Feb 16 16:02:24 2019 +0000
Original commit date: Sat Feb 16 16:02:24 2019 +0000
Original commit hash: 84424f40dd65328444722e9ac712a09171ecd840

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 5680b22d1097f23f55e7db5495f1f0fa6d67c204 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 11 09:39:50 2019 -0700 
-------------------------------------------------------------------------------- 
[ICL MRC] Program lp4_rcven_ctrl and enable RecvEncx for LP4

Program DDRMISCCONTROL0.lp4_rcven_ctrl to 3, instead of default value of 2.
Keep default value (2) on DDR4.
This improves RcvEn margin which is impacted by V/T drift of tDQSCK.

Additional changes:
set rcven_four_cycle_fill = 0 in gear1 LP4.
enable RecvEnX training step for LP4/X.
Make sure RecEnDelay values exist in CR cache for this algorithm to work, because we will use WriteOffsetUncached

Original commit date: Wed Feb 6 22:12:27 2019 +0200
Change-Id: I90a9f572fbc49f3130bbf2e8f5c65a764befbdd9
Original commit hash: 46459b5fcd7a364010c4db571e8e4dd7b40d20c1

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/Upd/FspmUpd.dsc
IceLakePlatSamplePkg/Setup/SaSetup.hfr
IceLakeSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/PeiSaPolicyLib.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/Include/MrcCommonTypes.h
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcDdrIoOffsets.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/MEMORY/MrcSetup.c

================================================================================ 
Commit: ad3e196918c007e7032e360eb049e4e37a560939 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 11 09:39:46 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Sat Feb 16 00:25:57 2019 -0800
Original commit date: Sat Feb 16 00:25:57 2019 -0800
Original commit hash: 602903893a1b37abeda6213b44a4db209be3551c

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 1465924338dd480cb8d66ad1e58a7c007de3d6c2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 11 09:39:44 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI

Sat Feb 16 00:16:21 2019 -0800
Original commit date: Sat Feb 16 00:16:21 2019 -0800
Original commit hash: 647977ab40c9bd0d546e76cf7df5100c42e35341

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: c385878af57a9a8a370318306cee4c6e631c17f7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 11 09:39:42 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit FSP Daily

Fri Feb 15 23:41:48 2019 -0800
Original commit date: Fri Feb 15 23:41:48 2019 -0800
Original commit hash: e0473804aa779d67eff8177dec794c8ecb4f14c3

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspBinPkg/Fsp.bsf
IceLakeFspPkg/Include/FspsUpd.h

================================================================================ 
Commit: ffb464dcdd9cbf522a63e17edd50f13011d9fc75 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 11 09:39:41 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit NVS CI Update auto-generated NVS structure definitions

Fri Feb 15 23:36:23 2019 -0800
Original commit date: Fri Feb 15 23:36:23 2019 -0800
Original commit hash: 9c2f885cae42f9784a4b21ea272840fecbff943b

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
IceLakePlatSamplePkg/Include/PlatformNvsAreaDef.h
IceLakeSiliconPkg/Cpu/AcpiTables/CpuSsdt/CpuNvs.asl
IceLakeSiliconPkg/Cpu/Include/CpuNvsAreaDef.h

================================================================================ 
Commit: 4c0577b5ad90e88b5b62a86f2cd7440ef5bde646 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 11 09:39:39 2019 -0700 
-------------------------------------------------------------------------------- 
IceLakeSiliconPkg: KW issues from IceLake_Daily3075_00_405

Unvalidated integer value FvHeader->ExtHeaderOffset can be used to access an array through call to FindModuleInFlash2

Hsd-es-id: 1408994520
Original commit date: Fri Feb 15 11:10:08 2019 -0800
Change-Id: I6c26ca08ee06d2a26dae673bda3b6bfa0812015e
Original commit hash: 9aee9ab7fc0d418d4a9d17463876725284951f3c

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/PlatformInit/PlatformInitPei/PlatformInit.c

================================================================================ 
Commit: c83d78bfdc1a901758e58a08dea7ff27837407e5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 11 09:39:38 2019 -0700 
-------------------------------------------------------------------------------- 
KW issues from IceLake_Daily3075_00_405

Cast bitwise operation to UINT64

Hsd-es-id: 1408994520
Original commit date: Fri Feb 15 15:12:15 2019 -0800
Change-Id: Idf365d608c9b9a5a8feeca3fb0aab64aaed7ea62
Original commit hash: b09371cf259d9233ba28ac6fac265e44dacc0057

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/PlatformInit/PlatformInitDxe/PlatformInitDxe.c

================================================================================ 
Commit: db6576bd7a7a20375f8575b3f2fbe6aa7b36f1bb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 11 09:39:36 2019 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Sat Feb 16 02:06:29 2019 +0000
Original commit date: Sat Feb 16 02:06:29 2019 +0000
Original commit hash: 5bf27bdaaa7070615c85d1e4c72cb87955d0e7c5

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 8af0b2cc23825316ae9f0025bc2f293e20fe6234 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 11 09:39:35 2019 -0700 
-------------------------------------------------------------------------------- 
[ICL-MRC] Update ICL MRC to support ICL-I boards

Update ICL MRC to support SpringHill ICL-I boards
Changes:
- Include the new DQS mapping table

Original commit date: Tue Jan 29 18:11:45 2019 -0800
Change-Id: I2a862b831eaf702efbf8dd8fbde92274732a1697
Original commit hash: 4f3509554482224ac2f164d7a1afca046e09ee72

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardSaConfigPreMem.h
IceLakePlatSamplePkg/Include/PlatformBoardId.h
IceLakeSiliconPkg/SystemAgent/MemoryInit/Include/MrcInterface.h
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/Common/PlatformBoardId.h
IceLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/MEMORY/MrcOemPlatform.c

================================================================================ 
Commit: 678f7da68552f12e457dfefec795f89145308072 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 11 09:39:32 2019 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Sat Feb 16 00:46:27 2019 +0000
Original commit date: Sat Feb 16 00:46:27 2019 +0000
Original commit hash: 6ec0e729450aef981ec77430e4e9045e3e06dbed

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: ed6dbb06b9781b8fc5c90c51cc2de0dbdde40800 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 11 09:39:29 2019 -0700 
-------------------------------------------------------------------------------- 
[ICL MRC] Enable Dimm ODT Training

Run 2d search on DimmOdtVals X (WrV,WrT)
Find the Best ODT value based on LinearApproximationTradeOffand update the result.
This implementation supports Only 1DPC

Additiona change:
change Incrate (How quickly the pattern changes) in MrcReadLevelingTraining() from 32 to 4

Original commit date: Tue Nov 6 17:38:49 2018 +0200
Change-Id: Ic512b5eba35130f56fdfb7ef51cd157aec59dff1
Original commit hash: 8d441da778e01bae47c3bb12557ec5cabb3cb768

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/Upd/FspmUpd.dsc
IceLakePlatSamplePkg/Setup/SaSetup.hfr
IceLakeSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/PeiSaPolicyLib.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCrosser.h
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.h
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadReceiveEnable.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/MEMORY/MrcSetup.c

================================================================================ 
Commit: 621b15595f7b84d74c169d19db31a4c7ea8799b3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 11 09:39:26 2019 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Sat Feb 16 00:12:53 2019 +0000
Original commit date: Sat Feb 16 00:12:53 2019 +0000
Original commit hash: a99afeb2b99aa09eceb1caa81fa11d828f4d5e78

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 94d08f61e4cf4c12e37a562a5dbb54bb9f7a46dc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 11 09:39:24 2019 -0700 
-------------------------------------------------------------------------------- 
Remove BIOS LVM settings for debug for it may be done by tool.

1. Remove setting CPPMVRICs for disqualify bits per debug probe (Deprecated SlpS0DisQForDebug)
2. Remove IPC1 0xA1 implementation. (Deprecated SlpS0Override)

Hsd-es-id: 1408802210, 1408866228
Original commit date: Fri Jan 11 14:27:15 2019 +0800
Change-Id: I4917fea293e1d5f2c7140d9eb00e262fdb30451e
Original commit hash: b0d1323d4e140d233cb40a502d78c06831788633

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
IceLakeFspPkg/Upd/FspsUpd.dsc
IceLakePlatSamplePkg/Include/SetupVariable.h
IceLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
IceLakePlatSamplePkg/Setup/DebugSetup.c
IceLakePlatSamplePkg/Setup/DebugSetup.hfr
IceLakePlatSamplePkg/Setup/DebugSetup.uni
IceLakeSiliconPkg/Include/ConfigBlock/SiPreMemConfig.h
IceLakeSiliconPkg/Library/Private/PeiPolicyOverrideLib/PeiSiPolicyOverrideLib.c
IceLakeSiliconPkg/Pch/Include/ConfigBlock/PmConfig.h
IceLakeSiliconPkg/Pch/Include/Private/Library/DciPrivateLib.h
IceLakeSiliconPkg/Pch/Include/Private/Library/PmcPrivateLib.h
IceLakeSiliconPkg/Pch/Library/PeiPchPolicyLib/PchPrintPolicy.c
IceLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmDciPrivateLib/DciPrivateLib.c
IceLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLib.c
IceLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPmcPrivateLib/PmcPrivateLib.c

================================================================================ 
Commit: 11b63d5b92f411bf439e8c359c21414f1bd79dba 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 11 09:39:21 2019 -0700 
-------------------------------------------------------------------------------- 
[ICL MRC] Update DDR4/LPDDR4 Initial Table values

1. Change RcompTargetUDdr4[0] from 100 to 80
2. for DDR4: change MbDdr4OdtTable.RttWr from 120 to 80
3. for DDR4 in Ddr4DimmRttWrVals  table remove 0xFFFF, 240 entries
4. for LPDDR4 in Lpdr4DimmRttWrVals  table remove 0xFFFF, 240 entries

Original commit date: Sat Feb 9 02:09:24 2019 +0200
Change-Id: I57e8b954bee25a2ba66cda4cb7e5db4daa7c94cb
Original commit hash: 00e543b6f77bcb0ccc96d800b76ac6ec12504b72

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr4.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr4.c

================================================================================ 
Commit: 5e18a6b917f98362f6a60a1cfa98f59b7ede5bd6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 11 09:39:19 2019 -0700 
-------------------------------------------------------------------------------- 
[ICL][TCSS] TBT code sync from WHL/CFL

Review the WHL/CFL code sync to ICL
  1.1 Move PlatformVTdInfoSamplePei from PostMem to PreMem (as early as possiable)
  1.2 Changed the resgiter naming based on the ICL and h/w config
  1.3 Remove the exception list from ICL (Restricted tag)
  1.4 Change the DMAr enabling condition based on ICL requirments

Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx
Original commit date: Thu Jan 17 17:13:02 2019 -0800
Change-Id: I473c3e63da96aa5593953b9641efef060adee51c
Original commit hash: ebf86dad655acbfc7463366a3457c0e0bd8090f0

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Features/VTd/PlatformVTdInfoSamplePei/PlatformVTdInfoSamplePei.c
IceLakePlatSamplePkg/Features/VTd/PlatformVTdInfoSamplePei/PlatformVTdInfoSamplePei.inf
IceLakePlatSamplePkg/Features/VTd/PlatformVTdInfoSamplePei/PlatformVTdInfoSamplePei.uni
IceLakePlatSamplePkg/Features/VTd/PlatformVTdInfoSamplePei/PlatformVTdInfoSamplePeiExtra.uni
IceLakePlatSamplePkg/Features/VTd/PlatformVTdInfoSamplePei/PlatformVTdInfoSamplePeiFsp.inf
IceLakePlatSamplePkg/Features/VTd/PlatformVTdSampleDxe/PlatformVTdSampleDxe.c
IceLakePlatSamplePkg/Features/VTd/PlatformVTdSampleDxe/PlatformVTdSampleDxe.inf
IceLakePlatSamplePkg/Features/VTd/PlatformVTdSampleDxe/PlatformVTdSampleDxe.uni
IceLakePlatSamplePkg/Features/VTd/PlatformVTdSampleDxe/PlatformVTdSampleDxeExtra.uni
IceLakePlatSamplePkg/PlatformPkg.dsc
IceLakePlatSamplePkg/PlatformPkg.fdf

================================================================================ 
Commit: bbe524dc80300426ab827876756a79a298d47db0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 11 09:39:17 2019 -0700 
-------------------------------------------------------------------------------- 
[ICL HaT Tpe] Analyze various feedback on crash log code

1. Modified mCrashLogDataBuffer as UINT64 to avoid address may be truncated to UINT32
2. Checked Hob Data size before using

Hsd-es-id: 2206258079
Original commit date: Fri Jan 18 20:09:52 2019 +0800
Change-Id: I4aa027629d08de5ad322a48c082aa42645b7f98b
Original commit hash: d2301b4c7b73beacbd236f53c50424a339b869fc

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Features/CrashLogDxe/CrashLogDxe.c

================================================================================ 
Commit: b1615b2f3c46f6614c06327b67c96cf56259eca5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 11 09:39:15 2019 -0700 
-------------------------------------------------------------------------------- 
Provide sample code showing how to include SINIT binary in the flash.

Resolution:
Adjust placement of restricted tags in source file.
We want to expose sample code showing customers how to do this.

Hsd-es-id: 2206669548
Original commit date: Tue Jan 22 12:14:56 2019 -0800
Change-Id: If5b93b8c3853541f74cd97b9032314d9d4b6d11f
Original commit hash: c6b70f97393ff1a0c29a471a1e9837cf944b091f

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/PlatformPkg.fdf

================================================================================ 
Commit: 365c1ef2b982a47b7d7047a62d60362031eab040 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 11 09:39:13 2019 -0700 
-------------------------------------------------------------------------------- 
[ICL] _allshr unresolved build errors from PchSerialIoUartPrivateLib.c

Hsd-es-id: 1507044430
Original commit date: Tue Jan 29 11:08:18 2019 +0800
Change-Id: If6695ab7558d072b9202c62764e6ed7266f53b28
Original commit hash: 0d1f01a7b26c64c659a4b15b8a9c071909302be4

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/Pch/Library/PeiDxeSmmPchSerialIoUartLib/PchSerialIoUartPrivateLib.c

================================================================================ 
Commit: 6e4e64fad3e2fecc4da2a4ee6c467138979c0d09 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 11 09:39:12 2019 -0700 
-------------------------------------------------------------------------------- 
[ICL][UART] Bad Return type for PIO/DMA _DSM in ASL.

Fixed return type as Integer.

Hsd-es-id: 1408991174
Original commit date: Thu Feb 14 15:46:12 2019 -0800
Change-Id: Ifd3c63bddcc7c0c8f3cd5a583ae95a92fff18bea
Original commit hash: be28ee61d98b5145ec601da5a52ea67c4d90e6ee

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchSerialIoUart.asl

================================================================================ 
Commit: 0a6b475b672eead4c3404385fb95c579dc5ea40e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 11 09:39:09 2019 -0700 
-------------------------------------------------------------------------------- 
ICP BIOS WG updated to add new IPC1 0xAD command for register lock security work-around

Re-program GCR registers via IPC1 command to be locked. Noted:PMC V23(UY), V20(YN) started to supprot 0xAD command

Hsd-es-id: 1408417941
Original commit date: Mon Dec 17 17:06:35 2018 +0800
Change-Id: I5f75abfde62345af70491f99169b4724fa919cc5
Original commit hash: 9b39c55e23c8a14e1a51a43e40066b87743f76b6

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/Pch/Include/Private/Library/PmcPrivateLib.h
IceLakeSiliconPkg/Pch/Include/Register/PchRegsPmc.h
IceLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLib.c
IceLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPmcPrivateLib/PmcPrivateLib.c

================================================================================ 
Commit: ebd7e2e59154feb6ac578cd4a5549595fe0e9b3e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 11 09:39:03 2019 -0700 
-------------------------------------------------------------------------------- 
[TXT][ACPI][ICL] Add dummy device in the ACPI namespace (SB scope) for the SINIT ACM to support SINIT load by Windows driver/update

A dummy ACPI device will be exposed  if TXT is enabled by BIOS into IA32_FEATURE_CONTROL_MSR 0x3A

Original commit date: Fri Feb 8 15:30:43 2019 -0800
Change-Id: If78706df9ec5e58c12bbded1c3d1670ca44ed81b
Original commit hash: 18baf75a89ae097714747fe8a77e39a47c0eebf4

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/Cpu/AcpiTables/CpuSsdt/CpuSsdt.asl
IceLakeSiliconPkg/Cpu/CpuInit/Dxe/CpuInitDxe.h
IceLakeSiliconPkg/Cpu/CpuInit/Dxe/CpuInitDxe.inf
IceLakeSiliconPkg/Cpu/CpuInit/Dxe/TxtNvsUpdate.c

================================================================================ 
Commit: f33ee3a15e4c4d37810963b08726d5b72c0865ee 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 11 09:38:59 2019 -0700 
-------------------------------------------------------------------------------- 
[ICL - Security] - [BIOS Guard] cannot update new BGUP

Rootcause: Bios Guard NVS area is not patched with the allocated Runtime NVS memory address.
Solution: Patched the variable with runtime NVS memory address.

Hsd-es-id: 1305815180
Original commit date: Tue Dec 11 11:16:29 2018 +0530
Change-Id: I3c9a47deb42625d67092f3bcb855e9dc1fb06408
Original commit hash: 6681cabc49f7dfcd2f8a610aa0139f766684edab

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/Cpu/PowerManagement/Dxe/MiscFunctions.c
IceLakeSiliconPkg/Cpu/PowerManagement/Dxe/PowerMgmtDxe.inf

================================================================================ 
Commit: 092ae560b85a078cf69d7e5d44171528b8a701f2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 11 09:38:58 2019 -0700 
-------------------------------------------------------------------------------- 
[ICL HaT Tpe] Analyze various feedback on capsule update code

  1.Fix some input of Capsule Update lib API was not checked
  2.Add some code to prevent Buffer overflow.

Hsd-es-id: 2206258075
Original commit date: Fri Dec 28 13:37:17 2018 +0800
Change-Id: Iaa405d494f38f0a1048a88ec211dfde1dc5a83f2
Original commit hash: b428d49e9bebc0b13d535f5fe072020295454283

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Features/CapsuleUpdate/Library/BiosUpdateHelpersLib/BiosUpdateHelpersLib.c
IceLakePlatSamplePkg/Features/CapsuleUpdate/Library/CapsuleUpdatePolicyLib/CapsuleUpdatePolicyLib.c
IceLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibBios/FmpDeviceLib.c
IceLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibEc/FmpDeviceLib.c
IceLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibIshPdt/FmpDeviceLib.c
IceLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibMe/FmpDeviceLib.c
IceLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibMonolithic/FmpDeviceLib.c
IceLakePlatSamplePkg/Features/CapsuleUpdate/Library/IniParsingLib/IniParsingLib.c
IceLakePlatSamplePkg/Features/CapsuleUpdate/Library/PlatformFlashAccessLib/PlatformFlashAccessLib.c
IceLakePlatSamplePkg/Features/CapsuleUpdate/Library/SeamlessRecoverySupportLib/SeamlessRecoverySupportLib.c
IceLakePlatSamplePkg/Library/PeiPlatformRecoveryLib/PeiPlatformRecoveryLib.c

================================================================================ 
Commit: 9f96d14dd54629275277d03b531a37050ba393ad 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 11 09:38:54 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit NVS CI Update auto-generated NVS structure definitions

Fri Feb 15 09:55:14 2019 -0800
Original commit date: Fri Feb 15 09:55:14 2019 -0800
Original commit hash: 0d091933bd2e83011082828d052c21725c76af48

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
IceLakePlatSamplePkg/Include/PlatformNvsAreaDef.h

================================================================================ 
Commit: f1e0735ef9d71c3c092ca7c915028777a97a0bea 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 11 09:38:52 2019 -0700 
-------------------------------------------------------------------------------- 
ICL-U SDS:SUT Getting hang at 004Fpc After enable USB3 Debug messages and ClientCommonPkg/Override: Remove RCPO-0078

1. Usb3DebugPortLib in current BP will not effect XHC DCDDI regs when Debug port not select USB3
2. Fixed constructor cycle issue

Hsd-es-id: 1506850574
Tracker-link: https://hsdes.intel.com/resource/1506850574
Hsd-es-id: 2205474159
Tracker-link: https://hsdes.intel.com/appstore/article/#/2205474159
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/ClientBIOS IP Plan.xlsx
Attestation-link: TigerLakePlatSamplePkg/InternalOnly/IpPlan/ClientBIOS IP Plan.xlsx
Original commit date: Mon Jan 14 13:16:27 2019 +0800
Change-Id: Ifa9f2a99f5af2072c67d1e895518d2b17ae76b9f
Original commit hash: 6b265f2ccdc618ea9155558910515254c719cd15

-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/Override/BpCommonPkg/Library/Usb3DebugPortLib/MiscServices.c
ClientCommonPkg/Override/BpCommonPkg/Library/Usb3DebugPortLib/Usb3DebugPortDataTransfer.c
ClientCommonPkg/Override/BpCommonPkg/Library/Usb3DebugPortLib/Usb3DebugPortInitialize.c
ClientCommonPkg/Override/BpCommonPkg/Library/Usb3DebugPortLib/Usb3DebugPortLibDxe.c
ClientCommonPkg/Override/BpCommonPkg/Library/Usb3DebugPortLib/Usb3DebugPortLibDxe.inf
ClientCommonPkg/Override/BpCommonPkg/Library/Usb3DebugPortLib/Usb3DebugPortLibInternal.h
ClientCommonPkg/Override/BpCommonPkg/Library/Usb3DebugPortLib/Usb3DebugPortLibNull.c
ClientCommonPkg/Override/BpCommonPkg/Library/Usb3DebugPortLib/Usb3DebugPortLibNull.inf
ClientCommonPkg/Override/BpCommonPkg/Library/Usb3DebugPortLib/Usb3DebugPortLibPei.c
ClientCommonPkg/Override/BpCommonPkg/Library/Usb3DebugPortLib/Usb3DebugPortLibPei.inf
ClientCommonPkg/Override/RoyalParkCommonOverride.md
IceLakePlatSamplePkg/Library/BaseDebugLibAllDebugPort/BaseDebugLibAllDebugPort.inf
IceLakePlatSamplePkg/Library/BaseUsb3DebugPortDummyLib/Usb3DebugPortDummyLib.c
IceLakePlatSamplePkg/Library/BaseUsb3DebugPortDummyLib/Usb3DebugPortDummyLib.inf
IceLakePlatSamplePkg/PlatformPkg.dsc

================================================================================ 
Commit: 47f3a400ab79b8d8dabd9a7da363bb7bf3991ba3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 11 09:38:45 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Fri Feb 15 01:59:54 2019 -0800
Original commit date: Fri Feb 15 01:59:54 2019 -0800
Original commit hash: bf7d8945be2f457e99d4cd07be504b4f5df0b9d9

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 7b4d26ca4ef8d9da9f3d27edd54dc89623b91130 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 11 09:38:43 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI

Fri Feb 15 01:16:08 2019 -0800
Original commit date: Fri Feb 15 01:16:08 2019 -0800
Original commit hash: 1d0d63a1e8a229ffbe54690260fdef9f68e1beaa

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 1b55eafdb30f67c87fd1e65b32ad7a8aab17f3f0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 11 09:38:34 2019 -0700 
-------------------------------------------------------------------------------- 
[CML] Fix the errors of CMLV builds on TeamCity - take 2

Hsd-es-id: 1507042957
Original commit date: Thu Jan 31 09:13:32 2019 +0800
Change-Id: Ic9adfdbd75769a349beea6a5e7b92030240da7cb
Original commit hash: 5fe28a821ef796be63aaefdd02a2ffc4420139ea

-------------------------------------------------------------------------------- 
[Changed Files]
ClientSiliconPkg/BuildFsp.sh

================================================================================ 
Commit: e08298172e9a443fb4d2b9cdb4af5dbe2e0e5369 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 11 09:38:29 2019 -0700 
-------------------------------------------------------------------------------- 
[TGL] PcdBeepStatusCodeEnable is not correctly used in UnregisterBootTimeHandlers()

Change PcdStatusCodeUseBeep to PcdStatusCodeUseTraceHub for coding error

Hsd-es-Id: 2206772072
Original commit date: Mon Feb 11 15:12:24 2019 +0800
Change-Id: If1cfdcc8429301de967fdd7ac80f5c4b70e93724
Original commit hash: cae8e729338ae34ad64fe38ac3b3a562c4ca1481

-------------------------------------------------------------------------------- 
[Changed Files]
BpCommonPkg/Universal/PlatformStatusCodeHandler/RuntimeDxe/PlatformStatusCodeHandlerRuntimeDxe.c

================================================================================ 
Commit: 316993f9878fc95f7e05776d952cba80d9c61951 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 11 09:38:26 2019 -0700 
-------------------------------------------------------------------------------- 
Remove build script for generating FVMAIN_COMPACT_RECOVERY.Fv

FVMAIN_COMPACT_RECOVERY.Fv generation script was very old from BDW and no consumer

Hsd-es-id: 1507056654
Tracker-link: https://hsdes.intel.com/appstore/article/#/1507056654
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/ClientBIOS IP Plan.xlsx
Original commit date: Wed Feb 13 16:25:48 2019 +0800
Change-Id: I434ad7774dfb4befac86fbcc19757bc0b866c7ac
Original commit hash: 3381edccd333f871ba907b6d9d151bef5ecebbb2

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/PlatformPkg.dsc
IceLakePlatSamplePkg/PlatformPkg.fdf
IceLakePlatSamplePkg/PostBuild.sh
IceLakePlatSamplePkg/postbuild.bat

================================================================================ 
Commit: 1d7fe492dce44f7091d201ba0c01a3452b83f7c7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 11 09:38:24 2019 -0700 
-------------------------------------------------------------------------------- 
[ICL] Two SGX related issues of CreateSgxInfoForOs() and BiosGuardInit()

-Add logic in FspPkg for PeiBiosGuardLib and PeiBiosGuardLibNull based on PcdBiosGuardEnable
-Update Supported PRMs logic
-Update logic for BIOS_SE_SVN_MSR on BIOS Guard disabled path

Hsd-es-id: 1506983604
Original commit date: Mon Jan 14 12:16:41 2019 -0800
Change-Id: I93730dd097475f1b76fdae7719308bd92d6c7224
Original commit hash: 83e6cd5e3857e9e2353b56eae37c4978aa5fb121

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dsc
IceLakeFspPkg/IceLakeFspPkgConfig.dsc
IceLakePlatSamplePkg/PlatformInit/PlatformInitDxe/PlatformInitDxe.c
IceLakeSiliconPkg/Cpu/Include/BiosGuard.h
IceLakeSiliconPkg/Cpu/Library/PeiCpuPolicyLib/CpuPrintPolicy.c
IceLakeSiliconPkg/Cpu/Library/PeiCpuPolicyLib/PeiCpuPolicyLib.c
IceLakeSiliconPkg/Cpu/Library/Private/PeiBiosGuardLib/BiosGuardInit.c

================================================================================ 
Commit: 54094be2489659389377049cc2eac77c41c7f7fd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 11 09:38:20 2019 -0700 
-------------------------------------------------------------------------------- 
[Merge CNL/CFL to ICL] [VTIO] USB Device reassignment Setup

Provide Setup Menu options to program xHCI Devices

Hsd-es-id: 1406493424
Original commit date: Thu Dec 13 14:33:41 2018 -0800
Change-Id: I167f24a12ab242738628712d69519fca4ffda0da
Original commit hash: bb00321e1d709d99db52f4be68795b6121d11cf1

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Acpi/AcpiTables/AcpiPlatform/Dxe/AcpiPlatform.c
IceLakePlatSamplePkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciIclUDdr4Rvp.asl
IceLakePlatSamplePkg/Include/SetupVariable.h
IceLakePlatSamplePkg/Setup/PlatformSetup.c
IceLakePlatSamplePkg/Setup/PlatformSetup.hfr
IceLakePlatSamplePkg/Setup/PlatformSetup.uni
IceLakePlatSamplePkg/Setup/SetupCallbackExList.h
IceLakePlatSamplePkg/Setup/SetupId.h
IceLakePlatSamplePkg/Vtio/Dxe/VtioDxe.c
IceLakePlatSamplePkg/Vtio/Dxe/VtioDxe.h

================================================================================ 
Commit: ce3a44ddb28f621d9b63ecf0f315967161402c52 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 11 09:38:17 2019 -0700 
-------------------------------------------------------------------------------- 
RESET GPIO needs to program in premem by BIOS

RESET GPIO needs to program in premem and remove PcieCardResetWorkaround function.

Hsd-es-id: 1606749294
Original commit date: Tue Jan 8 14:49:03 2019 +0800
Change-Id: Ie8cb62edd91ea647f5d1f5c89bb8fe2fd3f3c49c
Original commit hash: 6ede8aee1e9ba71e51e8077700ad33a68ba7c9d9

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Board/Others/PeiBoardInitLib/GpioTableIclPreMem.h
IceLakePlatSamplePkg/Library/PeiPolicyInitLib/PeiPolicyInitPreMem.c
IceLakePlatSamplePkg/Library/PeiPolicyInitLib/PeiSaPolicyInit.c
IceLakePlatSamplePkg/Library/PeiPolicyInitLib/PeiSaPolicyInit.h

================================================================================ 
Commit: 66bdcffab6ed4e6c1bb05957670c1f7e39320591 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 11 09:38:14 2019 -0700 
-------------------------------------------------------------------------------- 
IceLakePlatSamplePkg/UsbDeviceDxe: Potential XDCI buffer overflow

Resolution:
  Correct XDCI event buffer calculation

  This is part solution of HSD 2206261415

Impacted Platform: ICL

Hsd-es-id: 2206261415
Original commit date: Mon Jan 7 15:43:04 2019 +0800
Change-Id: I33e6927ae1a7abc431e259e10ec0779a1465fd86
Original commit hash: ebe92d5560b2ca076d59cc91a1891573d25dca30

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Features/Usb/UsbDeviceDxe/XdciDWC.c

================================================================================ 
Commit: fe5dc0bb0fb2bbbc5b3de6349a3506dffa81d470 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 11 09:38:12 2019 -0700 
-------------------------------------------------------------------------------- 
IceLakePlatSamplePkg: Debug BIOS generates errors with PcdBiosAcmBinEnable disabled

Registered the FW_BINARIES_FV_SIGNED to the PEI core.
Re-designed the module to do generic walk through of FVs.

Hsd-es-id: 1408467931
Tracker-link: https://hsdes.intel.com/appstore/article/#/1408467931
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx
Original commit date: Thu Jan 17 15:31:04 2019 -0800
Change-Id: I79acb7c067967783fe6bce3e39c28e7b3fcab620
Original commit hash: 910e6dc4cbdc0a48be78c877d1ee15f1558d7746

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Features/CapsuleUpdate/Library/PlatformFvAddressTsLib/PlatformFvAddressTsLib.c
IceLakePlatSamplePkg/Features/CapsuleUpdate/Library/PlatformFvAddressTsLib/PlatformFvAddressTsLib.inf
IceLakePlatSamplePkg/Features/MultiFv/ReportFvRecoveryPei/ReportFvRecoveryPei.c
IceLakePlatSamplePkg/Library/PlatformFvAddressLib/PlatformFvAddressLib.c
IceLakePlatSamplePkg/Library/PlatformFvAddressLib/PlatformFvAddressLib.inf
IceLakePlatSamplePkg/PlatformPkg.dec
IceLakePlatSamplePkg/PlatformPkg.fdf

================================================================================ 
Commit: 5ca3e97532b057d4ff06aa1d3d587273690eaf69 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 11 09:38:10 2019 -0700 
-------------------------------------------------------------------------------- 
ICL FSP package header and documentation should be updated for RC release.

Update doxygen and integration guide.

Hsd-es-id: 1507032720
Original commit date: Wed Feb 13 16:16:53 2019 +0800
Change-Id: I579d31c9097b1a9155c8eb3754a598c5e1a3722b
Original commit hash: 921bc7f424204ea906a415ea5359fdf91774c08e

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/FspBuildSteps.md

================================================================================ 
Commit: 3c5cf24e6e0427363537f339661fd9ffee3a2f41 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 11 09:38:07 2019 -0700 
-------------------------------------------------------------------------------- 
[ICL][ICL-U][UART][BIOS]After update CPU from A2 to B1 and update IFWI, UART 1 RW fail

Restored disabling inversion if such was set by default in the hardware.
Also covered PinMux settings.

Hsd-es-id: 1408611274
Original commit date: Mon Jan 28 12:04:35 2019 -0800
Change-Id: Ie58e19cab5db70e1f266c9ad878dfe84303b1db5
Original commit hash: 0ea5bdb2950be63a5c4f2e385180649949795e18

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/Pch/Library/Private/PeiSerialIoInitLib/PeiSerialIoSpiLib.c
IceLakeSiliconPkg/Pch/Library/Private/PeiSerialIoInitLib/PeiSerialIoUartLib.c

================================================================================ 
Commit: 73c2e98ed19fe0e25e2db6952f05b69b1b582241 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 11 09:38:05 2019 -0700 
-------------------------------------------------------------------------------- 
[ICL] Update ICL U/Y/SDS mandatory reworks table

Update ICL U/Y/SDS mandatory reworks table

Hsd-es-id: 1506412359
Original commit date: Tue Feb 12 16:25:47 2019 +0800
Change-Id: If750b6d5b38cd16febd5bc4fcaf3773019d62a3b
Original commit hash: d150080b3363a1c4bd9164a63620ca38881783a1

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Board/Others/DxeBoardInitLib/BoardInitLib.h

================================================================================ 
Commit: 8ec9075a351babe9e9c64933f603d9db868c9e2d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 11 09:38:03 2019 -0700 
-------------------------------------------------------------------------------- 
Title: [MerlinX] Need to merge MerlinX 7.0b into ICL

Hsd-es-id: 1306240268

Attestation-link: <link to attestation statement>
Original commit date: Mon Feb 11 15:05:09 2019 +0200
Change-Id: Id435f34d0ee58aaaf6b953b014b4dc6580628034
Original commit hash: 60b08a5a057e43cb3ba49f64c871da16d44312cd

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/PlatformPkg.dec
IceLakePlatSamplePkg/PlatformPkgConfig.dsc

================================================================================ 
Commit: 501bb5a538cfd6e5fb9240ef8f875762ddc23a76 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 11 09:38:01 2019 -0700 
-------------------------------------------------------------------------------- 
IceLakeSiliconPkg: SUT hangs at PC 9B15 on assertion of FDO Jumper short

BIOS should not assert if CSME is not healthy (MBP not found)

Hsd-es-id: 1606969369
Original commit date: Tue Feb 12 10:07:39 2019 -0800
Change-Id: I8b2adb00b5a97a987a9ae7a5ce27789d92074656
Original commit hash: 39bcc2cc6f3b028b414e0ab787f577321b6c48db

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchHsio.c
IceLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchInitPei.h

================================================================================ 
Commit: e54d17651ea5846e1a64308dee54f3a002a2e72d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 11 09:37:59 2019 -0700 
-------------------------------------------------------------------------------- 
ICL Mintree: Remove unnecessary software layers from IceLakeOpenBoardPkg.

1. Remove PcdMultiBoardSupport Pcd and related libraries such as MultiBoardInitSupportLib,
   MultiBoardSiliconPolicyUpdateSupportLib, MultiBoardAcpiSupportLib.
2. Remove redundant layers in BoardAcpiTableLib, BoardAcpiEnableLib, BoardInitLib,
   SiliconPolicyUpdateLib.
3. Clean up unused definitions from OpenBoardPkg.dec.

Hsd-es-id: N/A
Tracker-link: <http link to related tracker>
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/ClientBIOS IP Plan.xlsx

Original commit date: Wed Jan 30 17:02:52 2019 -0800
Change-Id: Id3cb6d793da4e183eec7fa586b32f1b1cc2e63c3
Original commit hash: 00ae4cde32100f48500a8d537438a66251650972

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeOpenBoardPkg/IclUDdr4Type3Tcpd/Library/BoardAcpiLib/DxeAcpiTableLib.c
IceLakeOpenBoardPkg/IclUDdr4Type3Tcpd/Library/BoardAcpiLib/DxeBoardAcpiTableLib.c
IceLakeOpenBoardPkg/IclUDdr4Type3Tcpd/Library/BoardAcpiLib/DxeBoardAcpiTableLib.inf
IceLakeOpenBoardPkg/IclUDdr4Type3Tcpd/Library/BoardAcpiLib/DxeMultiBoardAcpiSupportLib.c
IceLakeOpenBoardPkg/IclUDdr4Type3Tcpd/Library/BoardAcpiLib/DxeMultiBoardAcpiSupportLib.inf
IceLakeOpenBoardPkg/IclUDdr4Type3Tcpd/Library/BoardAcpiLib/SmmAcpiEnableLib.c
IceLakeOpenBoardPkg/IclUDdr4Type3Tcpd/Library/BoardAcpiLib/SmmBoardAcpiEnableLib.c
IceLakeOpenBoardPkg/IclUDdr4Type3Tcpd/Library/BoardAcpiLib/SmmBoardAcpiEnableLib.inf
IceLakeOpenBoardPkg/IclUDdr4Type3Tcpd/Library/BoardAcpiLib/SmmMultiBoardAcpiSupportLib.c
IceLakeOpenBoardPkg/IclUDdr4Type3Tcpd/Library/BoardAcpiLib/SmmMultiBoardAcpiSupportLib.inf
IceLakeOpenBoardPkg/IclUDdr4Type3Tcpd/Library/BoardAcpiLib/SmmSiliconAcpiEnableLib.c
IceLakeOpenBoardPkg/IclUDdr4Type3Tcpd/Library/BoardInitLib/PeiBoardInitPostMemLib.c
IceLakeOpenBoardPkg/IclUDdr4Type3Tcpd/Library/BoardInitLib/PeiBoardInitPostMemLib.inf
IceLakeOpenBoardPkg/IclUDdr4Type3Tcpd/Library/BoardInitLib/PeiBoardInitPreMemLib.c
IceLakeOpenBoardPkg/IclUDdr4Type3Tcpd/Library/BoardInitLib/PeiBoardInitPreMemLib.inf
IceLakeOpenBoardPkg/IclUDdr4Type3Tcpd/Library/BoardInitLib/PeiIclUDdr4Type3TcpdBoardDetect.c
IceLakeOpenBoardPkg/IclUDdr4Type3Tcpd/Library/BoardInitLib/PeiIclUDdr4Type3TcpdInitPostMemLib.c
IceLakeOpenBoardPkg/IclUDdr4Type3Tcpd/Library/BoardInitLib/PeiIclUDdr4Type3TcpdInitPreMemLib.c
IceLakeOpenBoardPkg/IclUDdr4Type3Tcpd/Library/BoardInitLib/PeiMultiBoardInitPostMemLib.c
IceLakeOpenBoardPkg/IclUDdr4Type3Tcpd/Library/BoardInitLib/PeiMultiBoardInitPostMemLib.inf
IceLakeOpenBoardPkg/IclUDdr4Type3Tcpd/Library/BoardInitLib/PeiMultiBoardInitPreMemLib.c
IceLakeOpenBoardPkg/IclUDdr4Type3Tcpd/Library/BoardInitLib/PeiMultiBoardInitPreMemLib.inf
IceLakeOpenBoardPkg/IclUDdr4Type3Tcpd/Library/PeiSiliconPolicyUpdateLib/PeiIclUDdr4Type3TcpdPostMem.c
IceLakeOpenBoardPkg/IclUDdr4Type3Tcpd/Library/PeiSiliconPolicyUpdateLib/PeiIclUDdr4Type3TcpdPreMem.c
IceLakeOpenBoardPkg/IclUDdr4Type3Tcpd/Library/PeiSiliconPolicyUpdateLib/PeiMultiBoardSiliconPolicyUpdateLib.c
IceLakeOpenBoardPkg/IclUDdr4Type3Tcpd/Library/PeiSiliconPolicyUpdateLib/PeiMultiBoardSiliconPolicyUpdateLib.inf
IceLakeOpenBoardPkg/IclUDdr4Type3Tcpd/Library/PeiSiliconPolicyUpdateLib/PeiSiliconPolicyUpdateLib.inf
IceLakeOpenBoardPkg/IclUDdr4Type3Tcpd/Library/PeiSiliconPolicyUpdateLib/PeiSiliconPolicyUpdatePostMem.c
IceLakeOpenBoardPkg/IclUDdr4Type3Tcpd/Library/PeiSiliconPolicyUpdateLib/PeiSiliconPolicyUpdatePreMem.c
IceLakeOpenBoardPkg/IclUDdr4Type3Tcpd/OpenBoardPkg.dsc
IceLakeOpenBoardPkg/IclUDdr4Type3Tcpd/OpenBoardPkgConfig.dsc
IceLakeOpenBoardPkg/Include/Library/MultiBoardSiliconPolicyUpdateSupportLib.h
IceLakeOpenBoardPkg/Library/MultiBoardSiliconPolicyUpdateSupportLib/PeiMultiBoardSiliconPolicyUpdateSupportLib.inf
IceLakeOpenBoardPkg/Library/MultiBoardSiliconPolicyUpdateSupportLib/PeiMultiBoardSupportLib.c
IceLakeOpenBoardPkg/Library/MultiBoardSiliconPolicyUpdateSupportLib/PeiSiliconPolicyUpdateLib.c
IceLakeOpenBoardPkg/OpenBoardPkg.dec

================================================================================ 
Commit: 21229182a7a21fa21fe0938e32cf5f2f17e4fda5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 11 09:37:46 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Thu Feb 14 00:44:50 2019 -0800
Original commit date: Thu Feb 14 00:44:50 2019 -0800
Original commit hash: 03f23a31de45e509d2db8610f9b9be384cc4a3b6

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 1798fe86e5f5f27d5a65825bf92d3a04c3d2c041 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 11 09:37:44 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI

Thu Feb 14 00:23:28 2019 -0800
Original commit date: Thu Feb 14 00:23:28 2019 -0800
Original commit hash: 95f61e5939e64d534534f0d3ddefdcef4c299faa

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 0c401961b826200ccdbac0d2f3e0d66ca39f0589 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 11 09:37:27 2019 -0700 
-------------------------------------------------------------------------------- 
Klocwork issues for RamDebugLib based on IceLake_Daily3072_00_401

Code enhance to prevent debug log size = 0

Hsd-es-id: 1507056678
Tracker-link: https://hsdes.intel.com/appstore/article/#/1507056678
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/ClientBIOS IP Plan.xlsx
Original commit date: Wed Feb 13 14:04:32 2019 +0800
Change-Id: I0443b5f7d839d2665630effa8cb132633b8be92b
Original commit hash: cd2537dfa55573631e5e520e1153faf928b7dd03

-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/Library/DxeRamDebugLib/DxeRamDebugLib.c
ClientCommonPkg/Library/PeiRamDebugLib/PeiRamDebugLib.c

================================================================================ 
Commit: ae76f0504793a6f61491b6a4ffaddff419977a63 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 11 09:37:19 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI

Wed Feb 13 00:23:16 2019 -0800
Original commit date: Wed Feb 13 00:23:16 2019 -0800
Original commit hash: 7ecb0560f17480eece3e33a61a1af542436f3e79

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: cf3b43f12ee423983885406f6330d57f6e71ed54 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 11 09:37:16 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Wed Feb 13 00:10:46 2019 -0800
Original commit date: Wed Feb 13 00:10:46 2019 -0800
Original commit hash: 41eb5d4212bb9539fb4b2e12aaa9574cf49dd199

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec
