TRACE::2022-07-29.00:49:18::SCWPlatform::Trying to open the hw design at D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:49:18::SCWPlatform::DSA given D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:49:18::SCWPlatform::DSA absoulate path D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:49:26::SCWPlatform::DSA directory D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw
TRACE::2022-07-29.00:49:26::SCWPlatform:: Platform Path D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:49:26::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-07-29.00:49:26::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-07-29.00:49:31::SCWPlatform::Opened new HwDB with name design_1_wrapper_0
TRACE::2022-07-29.00:49:31::SCWWriter::formatted JSON is {
	"platformName":	"Zynq_TPG_VDMA_HDMI_System",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Zynq_TPG_VDMA_HDMI_System",
	"platHandOff":	"D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/Zynq_TPG_HDMI_design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	""
}
TRACE::2022-07-29.00:49:31::SCWWriter::formatted JSON is {
	"platformName":	"Zynq_TPG_VDMA_HDMI_System",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Zynq_TPG_VDMA_HDMI_System",
	"platHandOff":	"D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/Zynq_TPG_HDMI_design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Zynq_TPG_VDMA_HDMI_System",
	"systems":	[{
			"systemName":	"Zynq_TPG_VDMA_HDMI_System",
			"systemDesc":	"Zynq_TPG_VDMA_HDMI_System",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Zynq_TPG_VDMA_HDMI_System"
		}]
}
TRACE::2022-07-29.00:49:31::SCWPlatform::Boot application domains not present, creating them
TRACE::2022-07-29.00:49:31::SCWDomain::checking for install qemu data   : 
TRACE::2022-07-29.00:49:31::SCWDomain:: Using the QEMU Data from install at  : D:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2022-07-29.00:49:31::SCWDomain:: Using the QEMU args  from install at  : D:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2022-07-29.00:49:31::SCWPlatform::Trying to open the hw design at D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:49:31::SCWPlatform::DSA given D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:49:31::SCWPlatform::DSA absoulate path D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:49:31::SCWPlatform::DSA directory D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw
TRACE::2022-07-29.00:49:31::SCWPlatform:: Platform Path D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:49:31::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-07-29.00:49:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-29.00:49:31::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-29.00:49:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-29.00:49:31::SCWPlatform::Trying to open the hw design at D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:49:31::SCWPlatform::DSA given D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:49:31::SCWPlatform::DSA absoulate path D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:49:31::SCWPlatform::DSA directory D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw
TRACE::2022-07-29.00:49:31::SCWPlatform:: Platform Path D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:49:31::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-07-29.00:49:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-29.00:49:31::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-29.00:49:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-29.00:49:31::SCWPlatform::Boot application domain added for zynq_fsbl
TRACE::2022-07-29.00:49:31::SCWPlatform::Generating the sources  .
TRACE::2022-07-29.00:49:31::SCWBDomain::Generating boot domain sources.
TRACE::2022-07-29.00:49:31::SCWBDomain:: Generating the zynq_fsbl Application.
TRACE::2022-07-29.00:49:31::SCWPlatform::Trying to open the hw design at D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:49:31::SCWPlatform::DSA given D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:49:31::SCWPlatform::DSA absoulate path D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:49:31::SCWPlatform::DSA directory D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw
TRACE::2022-07-29.00:49:31::SCWPlatform:: Platform Path D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:49:31::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-07-29.00:49:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-29.00:49:31::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-29.00:49:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-29.00:49:31::SCWMssOS::Checking the sw design at  D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-29.00:49:31::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-07-29.00:49:31::SCWMssOS::No sw design opened at  D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-29.00:49:31::SCWMssOS::mss does not exists at D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-29.00:49:31::SCWMssOS::Creating sw design at  D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-29.00:49:32::SCWMssOS::Adding the swdes entry, created swdb D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-29.00:49:32::SCWMssOS::updating the scw layer changes to swdes at   D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-29.00:49:32::SCWMssOS::Writing mss at D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-29.00:49:32::SCWMssOS::Completed writing the mss file at D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/zynq_fsbl/zynq_fsbl_bsp
TRACE::2022-07-29.00:49:32::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2022-07-29.00:49:32::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2022-07-29.00:49:32::SCWBDomain::Completed writing the mss file at D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/zynq_fsbl/zynq_fsbl_bsp
TRACE::2022-07-29.00:50:03::SCWPlatform::Generating sources Done.
TRACE::2022-07-29.00:50:03::SCWPlatform::Trying to open the hw design at D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:50:03::SCWPlatform::DSA given D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:50:03::SCWPlatform::DSA absoulate path D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:50:03::SCWPlatform::DSA directory D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw
TRACE::2022-07-29.00:50:03::SCWPlatform:: Platform Path D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:50:03::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-07-29.00:50:03::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-29.00:50:03::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-29.00:50:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-29.00:50:03::SCWMssOS::Checking the sw design at  D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-29.00:50:03::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/zynq_fsbl/zynq_fsbl_bsp/system.mss|D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/zynq_fsbl/zynq_fsbl_bsp/system.mss||

KEYINFO::2022-07-29.00:50:03::SCWMssOS::Could not open the swdb for D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
KEYINFO::2022-07-29.00:50:03::SCWMssOS::Could not open the sw design at  D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
ERROR: [Hsi 55-1558] Software Design D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/zynq_fsbl/zynq_fsbl_bsp/system.mss is not found

TRACE::2022-07-29.00:50:03::SCWMssOS::Cleared the swdb table entry
TRACE::2022-07-29.00:50:03::SCWMssOS::No sw design opened at  D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-29.00:50:03::SCWMssOS::mss exists loading the mss file  D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-29.00:50:03::SCWMssOS::Opened the sw design from mss  D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-29.00:50:03::SCWMssOS::Adding the swdes entry D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2022-07-29.00:50:03::SCWMssOS::updating the scw layer about changes
TRACE::2022-07-29.00:50:03::SCWMssOS::Opened the sw design.  D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-29.00:50:03::SCWPlatform::Trying to open the hw design at D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:50:03::SCWPlatform::DSA given D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:50:03::SCWPlatform::DSA absoulate path D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:50:03::SCWPlatform::DSA directory D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw
TRACE::2022-07-29.00:50:03::SCWPlatform:: Platform Path D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:50:03::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-07-29.00:50:03::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-29.00:50:03::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-29.00:50:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-29.00:50:03::SCWMssOS::Checking the sw design at  D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-29.00:50:03::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-29.00:50:03::SCWMssOS::Sw design exists and opened at  D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-29.00:50:03::SCWPlatform::Trying to open the hw design at D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:50:03::SCWPlatform::DSA given D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:50:03::SCWPlatform::DSA absoulate path D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:50:03::SCWPlatform::DSA directory D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw
TRACE::2022-07-29.00:50:03::SCWPlatform:: Platform Path D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:50:03::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-07-29.00:50:03::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-29.00:50:03::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-29.00:50:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-29.00:50:03::SCWMssOS::Checking the sw design at  D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-29.00:50:03::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-29.00:50:03::SCWMssOS::Sw design exists and opened at  D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-29.00:50:03::SCWPlatform::Trying to open the hw design at D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:50:03::SCWPlatform::DSA given D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:50:03::SCWPlatform::DSA absoulate path D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:50:03::SCWPlatform::DSA directory D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw
TRACE::2022-07-29.00:50:03::SCWPlatform:: Platform Path D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:50:03::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-07-29.00:50:03::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-29.00:50:03::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-29.00:50:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-29.00:50:03::SCWMssOS::Checking the sw design at  D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-29.00:50:03::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-29.00:50:03::SCWMssOS::Sw design exists and opened at  D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-29.00:50:03::SCWWriter::formatted JSON is {
	"platformName":	"Zynq_TPG_VDMA_HDMI_System",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Zynq_TPG_VDMA_HDMI_System",
	"platHandOff":	"D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/Zynq_TPG_HDMI_design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Zynq_TPG_VDMA_HDMI_System",
	"systems":	[{
			"systemName":	"Zynq_TPG_VDMA_HDMI_System",
			"systemDesc":	"Zynq_TPG_VDMA_HDMI_System",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Zynq_TPG_VDMA_HDMI_System",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"4f7649661ec42bdb04eeacf3869bca43",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2022-07-29.00:50:03::SCWDomain::checking for install qemu data   : 
TRACE::2022-07-29.00:50:03::SCWDomain:: Using the QEMU Data from install at  : D:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2022-07-29.00:50:03::SCWDomain:: Using the QEMU args  from install at  : D:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2022-07-29.00:50:03::SCWPlatform::Trying to open the hw design at D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:50:03::SCWPlatform::DSA given D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:50:03::SCWPlatform::DSA absoulate path D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:50:03::SCWPlatform::DSA directory D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw
TRACE::2022-07-29.00:50:03::SCWPlatform:: Platform Path D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:50:03::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-07-29.00:50:03::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-29.00:50:03::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-29.00:50:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-29.00:50:03::SCWPlatform::Trying to open the hw design at D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:50:03::SCWPlatform::DSA given D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:50:03::SCWPlatform::DSA absoulate path D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:50:03::SCWPlatform::DSA directory D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw
TRACE::2022-07-29.00:50:03::SCWPlatform:: Platform Path D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:50:03::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-07-29.00:50:03::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-29.00:50:03::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-29.00:50:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-29.00:50:03::SCWMssOS::Checking the sw design at  D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-29.00:50:03::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-29.00:50:03::SCWMssOS::No sw design opened at  D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-29.00:50:03::SCWMssOS::mss does not exists at D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-29.00:50:03::SCWMssOS::Creating sw design at  D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-29.00:50:03::SCWMssOS::Adding the swdes entry, created swdb D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-29.00:50:03::SCWMssOS::updating the scw layer changes to swdes at   D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-29.00:50:03::SCWMssOS::Writing mss at D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-29.00:50:03::SCWMssOS::Completed writing the mss file at D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2022-07-29.00:50:03::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2022-07-29.00:50:03::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2022-07-29.00:50:03::SCWPlatform::Trying to open the hw design at D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:50:03::SCWPlatform::DSA given D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:50:03::SCWPlatform::DSA absoulate path D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:50:03::SCWPlatform::DSA directory D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw
TRACE::2022-07-29.00:50:03::SCWPlatform:: Platform Path D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:50:03::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-07-29.00:50:03::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-29.00:50:03::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-29.00:50:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-29.00:50:03::SCWMssOS::Checking the sw design at  D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-29.00:50:03::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/ps7_cortexa9_0/standalone_domain/bsp/system.mss|D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-29.00:50:03::SCWMssOS::Sw design exists and opened at  D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-29.00:50:03::SCWPlatform::Trying to open the hw design at D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:50:03::SCWPlatform::DSA given D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:50:03::SCWPlatform::DSA absoulate path D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:50:03::SCWPlatform::DSA directory D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw
TRACE::2022-07-29.00:50:03::SCWPlatform:: Platform Path D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:50:03::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-07-29.00:50:03::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-29.00:50:03::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-29.00:50:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-29.00:50:03::SCWMssOS::Checking the sw design at  D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-29.00:50:03::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/ps7_cortexa9_0/standalone_domain/bsp/system.mss|D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-29.00:50:03::SCWMssOS::Sw design exists and opened at  D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-29.00:50:03::SCWPlatform::Trying to open the hw design at D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:50:03::SCWPlatform::DSA given D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:50:03::SCWPlatform::DSA absoulate path D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:50:03::SCWPlatform::DSA directory D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw
TRACE::2022-07-29.00:50:03::SCWPlatform:: Platform Path D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:50:03::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-07-29.00:50:03::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-29.00:50:03::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-29.00:50:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-29.00:50:03::SCWMssOS::Checking the sw design at  D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-29.00:50:03::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/ps7_cortexa9_0/standalone_domain/bsp/system.mss|D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-29.00:50:03::SCWMssOS::Sw design exists and opened at  D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-29.00:50:03::SCWPlatform::Trying to open the hw design at D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:50:03::SCWPlatform::DSA given D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:50:03::SCWPlatform::DSA absoulate path D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:50:03::SCWPlatform::DSA directory D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw
TRACE::2022-07-29.00:50:03::SCWPlatform:: Platform Path D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:50:03::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-07-29.00:50:03::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-29.00:50:03::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-29.00:50:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-29.00:50:03::SCWMssOS::Checking the sw design at  D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-29.00:50:03::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/ps7_cortexa9_0/standalone_domain/bsp/system.mss|D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-29.00:50:03::SCWMssOS::Sw design exists and opened at  D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-29.00:50:03::SCWPlatform::Trying to open the hw design at D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:50:03::SCWPlatform::DSA given D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:50:03::SCWPlatform::DSA absoulate path D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:50:03::SCWPlatform::DSA directory D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw
TRACE::2022-07-29.00:50:03::SCWPlatform:: Platform Path D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:50:03::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-07-29.00:50:03::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-29.00:50:03::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-29.00:50:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-29.00:50:03::SCWMssOS::Checking the sw design at  D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-29.00:50:03::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/ps7_cortexa9_0/standalone_domain/bsp/system.mss|D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-29.00:50:03::SCWMssOS::Sw design exists and opened at  D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-29.00:50:03::SCWPlatform::Trying to open the hw design at D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:50:03::SCWPlatform::DSA given D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:50:03::SCWPlatform::DSA absoulate path D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:50:03::SCWPlatform::DSA directory D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw
TRACE::2022-07-29.00:50:03::SCWPlatform:: Platform Path D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:50:03::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-07-29.00:50:03::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-29.00:50:03::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-29.00:50:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-29.00:50:03::SCWMssOS::Checking the sw design at  D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-29.00:50:03::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/ps7_cortexa9_0/standalone_domain/bsp/system.mss|D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-29.00:50:03::SCWMssOS::Sw design exists and opened at  D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-29.00:50:03::SCWWriter::formatted JSON is {
	"platformName":	"Zynq_TPG_VDMA_HDMI_System",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Zynq_TPG_VDMA_HDMI_System",
	"platHandOff":	"D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/Zynq_TPG_HDMI_design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Zynq_TPG_VDMA_HDMI_System",
	"systems":	[{
			"systemName":	"Zynq_TPG_VDMA_HDMI_System",
			"systemDesc":	"Zynq_TPG_VDMA_HDMI_System",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Zynq_TPG_VDMA_HDMI_System",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"4f7649661ec42bdb04eeacf3869bca43",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"D:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2022-07-29.00:50:03::SCWPlatform::Trying to open the hw design at D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:50:03::SCWPlatform::DSA given D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:50:03::SCWPlatform::DSA absoulate path D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:50:03::SCWPlatform::DSA directory D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw
TRACE::2022-07-29.00:50:03::SCWPlatform:: Platform Path D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:50:03::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-07-29.00:50:03::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-29.00:50:03::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-29.00:50:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-29.00:50:03::SCWMssOS::Checking the sw design at  D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-29.00:50:03::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/ps7_cortexa9_0/standalone_domain/bsp/system.mss|D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-29.00:50:03::SCWMssOS::Sw design exists and opened at  D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-29.00:50:03::SCWMssOS::Completed writing the mss file at D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2022-07-29.00:50:03::SCWMssOS::Forcing BSP Sources regeneration.
LOG::2022-07-29.00:50:16::SCWPlatform::Started generating the artifacts platform Zynq_TPG_VDMA_HDMI_System
TRACE::2022-07-29.00:50:16::SCWPlatform::Sanity checking of platform is completed
LOG::2022-07-29.00:50:16::SCWPlatform::Started generating the artifacts for system configuration Zynq_TPG_VDMA_HDMI_System
LOG::2022-07-29.00:50:16::SCWSystem::Checking the domain zynq_fsbl
LOG::2022-07-29.00:50:16::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2022-07-29.00:50:16::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2022-07-29.00:50:16::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2022-07-29.00:50:16::SCWSystem::Checking the domain standalone_domain
LOG::2022-07-29.00:50:16::SCWSystem::Not a boot domain 
LOG::2022-07-29.00:50:16::SCWSystem::Started Processing the domain standalone_domain
TRACE::2022-07-29.00:50:16::SCWDomain::Generating domain artifcats
TRACE::2022-07-29.00:50:16::SCWMssOS::Generating standalone artifcats
TRACE::2022-07-29.00:50:16::SCWMssOS::Copying the qemu file from  D:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/export/Zynq_TPG_VDMA_HDMI_System/sw/Zynq_TPG_VDMA_HDMI_System/qemu/
TRACE::2022-07-29.00:50:16::SCWMssOS::Copying the qemu file from  D:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/export/Zynq_TPG_VDMA_HDMI_System/sw/Zynq_TPG_VDMA_HDMI_System/standalone_domain/qemu/
TRACE::2022-07-29.00:50:16::SCWMssOS:: Copying the user libraries. 
TRACE::2022-07-29.00:50:16::SCWPlatform::Trying to open the hw design at D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:50:16::SCWPlatform::DSA given D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:50:16::SCWPlatform::DSA absoulate path D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:50:16::SCWPlatform::DSA directory D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw
TRACE::2022-07-29.00:50:16::SCWPlatform:: Platform Path D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:50:16::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-07-29.00:50:16::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-29.00:50:16::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-29.00:50:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-29.00:50:16::SCWMssOS::Checking the sw design at  D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-29.00:50:16::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/ps7_cortexa9_0/standalone_domain/bsp/system.mss|D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2022-07-29.00:50:16::SCWMssOS::Could not open the swdb for D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/ps7_cortexa9_0/standalone_domain/bsp/system.mss
KEYINFO::2022-07-29.00:50:16::SCWMssOS::Could not open the sw design at  D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/ps7_cortexa9_0/standalone_domain/bsp/system.mss
ERROR: [Hsi 55-1558] Software Design D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/ps7_cortexa9_0/standalone_domain/bsp/system.mss is not found

TRACE::2022-07-29.00:50:16::SCWMssOS::Cleared the swdb table entry
TRACE::2022-07-29.00:50:16::SCWMssOS::No sw design opened at  D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-29.00:50:16::SCWMssOS::mss exists loading the mss file  D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-29.00:50:16::SCWMssOS::Opened the sw design from mss  D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-29.00:50:16::SCWMssOS::Adding the swdes entry D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2022-07-29.00:50:16::SCWMssOS::updating the scw layer about changes
TRACE::2022-07-29.00:50:16::SCWMssOS::Opened the sw design.  D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-29.00:50:16::SCWMssOS::Completed writing the mss file at D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2022-07-29.00:50:16::SCWMssOS::Mss edits present, copying mssfile into export location D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-29.00:50:16::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-07-29.00:50:16::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-07-29.00:50:16::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2022-07-29.00:50:16::SCWMssOS::skipping the bsp build ... 
TRACE::2022-07-29.00:50:16::SCWMssOS::Copying to export directory.
TRACE::2022-07-29.00:50:16::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-07-29.00:50:16::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2022-07-29.00:50:16::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2022-07-29.00:50:16::SCWSystem::Completed Processing the domain standalone_domain
LOG::2022-07-29.00:50:16::SCWSystem::Completed Processing the sysconfig Zynq_TPG_VDMA_HDMI_System
LOG::2022-07-29.00:50:16::SCWPlatform::Completed generating the artifacts for system configuration Zynq_TPG_VDMA_HDMI_System
TRACE::2022-07-29.00:50:16::SCWPlatform::Started preparing the platform 
TRACE::2022-07-29.00:50:16::SCWSystem::Writing the bif file for system config Zynq_TPG_VDMA_HDMI_System
TRACE::2022-07-29.00:50:16::SCWSystem::dir created 
TRACE::2022-07-29.00:50:16::SCWSystem::Writing the bif 
TRACE::2022-07-29.00:50:16::SCWPlatform::Started writing the spfm file 
TRACE::2022-07-29.00:50:16::SCWPlatform::Started writing the xpfm file 
TRACE::2022-07-29.00:50:16::SCWPlatform::Completed generating the platform
TRACE::2022-07-29.00:50:16::SCWPlatform::Trying to open the hw design at D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:50:16::SCWPlatform::DSA given D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:50:16::SCWPlatform::DSA absoulate path D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:50:16::SCWPlatform::DSA directory D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw
TRACE::2022-07-29.00:50:16::SCWPlatform:: Platform Path D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:50:16::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-07-29.00:50:16::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-29.00:50:16::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-29.00:50:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-29.00:50:16::SCWMssOS::Checking the sw design at  D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-29.00:50:16::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-29.00:50:16::SCWMssOS::Sw design exists and opened at  D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-29.00:50:16::SCWPlatform::Trying to open the hw design at D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:50:16::SCWPlatform::DSA given D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:50:16::SCWPlatform::DSA absoulate path D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:50:16::SCWPlatform::DSA directory D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw
TRACE::2022-07-29.00:50:16::SCWPlatform:: Platform Path D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:50:16::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-07-29.00:50:16::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-29.00:50:16::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-29.00:50:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-29.00:50:16::SCWMssOS::Checking the sw design at  D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-29.00:50:16::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-29.00:50:16::SCWMssOS::Sw design exists and opened at  D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-29.00:50:16::SCWPlatform::Trying to open the hw design at D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:50:16::SCWPlatform::DSA given D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:50:16::SCWPlatform::DSA absoulate path D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:50:16::SCWPlatform::DSA directory D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw
TRACE::2022-07-29.00:50:16::SCWPlatform:: Platform Path D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:50:16::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-07-29.00:50:16::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-29.00:50:16::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-29.00:50:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-29.00:50:16::SCWMssOS::Checking the sw design at  D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-29.00:50:16::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-29.00:50:16::SCWMssOS::Sw design exists and opened at  D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-29.00:50:16::SCWPlatform::Trying to open the hw design at D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:50:16::SCWPlatform::DSA given D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:50:16::SCWPlatform::DSA absoulate path D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:50:16::SCWPlatform::DSA directory D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw
TRACE::2022-07-29.00:50:16::SCWPlatform:: Platform Path D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:50:16::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-07-29.00:50:16::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-29.00:50:16::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-29.00:50:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-29.00:50:16::SCWMssOS::Checking the sw design at  D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-29.00:50:16::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-29.00:50:16::SCWMssOS::Sw design exists and opened at  D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-29.00:50:16::SCWPlatform::Trying to open the hw design at D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:50:16::SCWPlatform::DSA given D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:50:16::SCWPlatform::DSA absoulate path D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:50:16::SCWPlatform::DSA directory D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw
TRACE::2022-07-29.00:50:16::SCWPlatform:: Platform Path D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:50:16::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-07-29.00:50:16::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-29.00:50:16::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-29.00:50:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-29.00:50:16::SCWMssOS::Checking the sw design at  D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-29.00:50:16::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-29.00:50:16::SCWMssOS::Sw design exists and opened at  D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-29.00:50:16::SCWPlatform::Trying to open the hw design at D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:50:16::SCWPlatform::DSA given D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:50:16::SCWPlatform::DSA absoulate path D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:50:16::SCWPlatform::DSA directory D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw
TRACE::2022-07-29.00:50:16::SCWPlatform:: Platform Path D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:50:16::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-07-29.00:50:16::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-29.00:50:16::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-29.00:50:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-29.00:50:16::SCWMssOS::Checking the sw design at  D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-29.00:50:16::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-29.00:50:16::SCWMssOS::Sw design exists and opened at  D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-29.00:50:16::SCWWriter::formatted JSON is {
	"platformName":	"Zynq_TPG_VDMA_HDMI_System",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Zynq_TPG_VDMA_HDMI_System",
	"platHandOff":	"D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/Zynq_TPG_HDMI_design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Zynq_TPG_VDMA_HDMI_System",
	"systems":	[{
			"systemName":	"Zynq_TPG_VDMA_HDMI_System",
			"systemDesc":	"Zynq_TPG_VDMA_HDMI_System",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Zynq_TPG_VDMA_HDMI_System",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"4f7649661ec42bdb04eeacf3869bca43",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"D:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"56d66d1d1e580d09be1d7e16fd403ca8",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-07-29.00:50:16::SCWPlatform::updated the xpfm file.
TRACE::2022-07-29.00:50:17::SCWPlatform::Trying to open the hw design at D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:50:17::SCWPlatform::DSA given D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:50:17::SCWPlatform::DSA absoulate path D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:50:17::SCWPlatform::DSA directory D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw
TRACE::2022-07-29.00:50:17::SCWPlatform:: Platform Path D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:50:17::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-07-29.00:50:17::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-29.00:50:17::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-29.00:50:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-29.00:50:17::SCWMssOS::Checking the sw design at  D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-29.00:50:17::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-29.00:50:17::SCWMssOS::Sw design exists and opened at  D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-29.00:50:17::SCWPlatform::Trying to open the hw design at D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:50:17::SCWPlatform::DSA given D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:50:17::SCWPlatform::DSA absoulate path D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:50:17::SCWPlatform::DSA directory D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw
TRACE::2022-07-29.00:50:17::SCWPlatform:: Platform Path D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:50:17::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-07-29.00:50:17::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-29.00:50:17::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-29.00:50:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-29.00:50:17::SCWMssOS::Checking the sw design at  D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-29.00:50:17::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-29.00:50:17::SCWMssOS::Sw design exists and opened at  D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-29.00:50:17::SCWPlatform::Trying to open the hw design at D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:50:17::SCWPlatform::DSA given D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:50:17::SCWPlatform::DSA absoulate path D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:50:17::SCWPlatform::DSA directory D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw
TRACE::2022-07-29.00:50:17::SCWPlatform:: Platform Path D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:50:17::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-07-29.00:50:17::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-29.00:50:17::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-29.00:50:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-29.00:50:17::SCWMssOS::Checking the sw design at  D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-29.00:50:17::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-29.00:50:17::SCWMssOS::Sw design exists and opened at  D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-29.00:50:17::SCWPlatform::Trying to open the hw design at D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:50:17::SCWPlatform::DSA given D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:50:17::SCWPlatform::DSA absoulate path D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:50:17::SCWPlatform::DSA directory D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw
TRACE::2022-07-29.00:50:17::SCWPlatform:: Platform Path D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:50:17::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-07-29.00:50:17::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-29.00:50:17::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-29.00:50:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-29.00:50:17::SCWMssOS::Checking the sw design at  D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-29.00:50:17::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-29.00:50:17::SCWMssOS::Sw design exists and opened at  D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-29.00:50:17::SCWPlatform::Trying to open the hw design at D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:50:17::SCWPlatform::DSA given D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:50:17::SCWPlatform::DSA absoulate path D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:50:17::SCWPlatform::DSA directory D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw
TRACE::2022-07-29.00:50:17::SCWPlatform:: Platform Path D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:50:17::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-07-29.00:50:17::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-29.00:50:17::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-29.00:50:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-29.00:50:17::SCWMssOS::Checking the sw design at  D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-29.00:50:17::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-29.00:50:17::SCWMssOS::Sw design exists and opened at  D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-29.00:50:17::SCWPlatform::Trying to open the hw design at D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:50:17::SCWPlatform::DSA given D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:50:17::SCWPlatform::DSA absoulate path D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:50:17::SCWPlatform::DSA directory D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw
TRACE::2022-07-29.00:50:17::SCWPlatform:: Platform Path D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:50:17::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-07-29.00:50:17::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-29.00:50:17::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-29.00:50:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-29.00:50:17::SCWMssOS::Checking the sw design at  D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-29.00:50:17::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-29.00:50:17::SCWMssOS::Sw design exists and opened at  D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-29.00:50:17::SCWPlatform::Trying to open the hw design at D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:50:17::SCWPlatform::DSA given D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:50:17::SCWPlatform::DSA absoulate path D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:50:17::SCWPlatform::DSA directory D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw
TRACE::2022-07-29.00:50:17::SCWPlatform:: Platform Path D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:50:17::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-07-29.00:50:17::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-29.00:50:17::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-29.00:50:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-29.00:50:17::SCWMssOS::Checking the sw design at  D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-29.00:50:17::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-29.00:50:17::SCWMssOS::Sw design exists and opened at  D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-29.00:50:17::SCWWriter::formatted JSON is {
	"platformName":	"Zynq_TPG_VDMA_HDMI_System",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Zynq_TPG_VDMA_HDMI_System",
	"platHandOff":	"D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/Zynq_TPG_HDMI_design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Zynq_TPG_VDMA_HDMI_System",
	"systems":	[{
			"systemName":	"Zynq_TPG_VDMA_HDMI_System",
			"systemDesc":	"Zynq_TPG_VDMA_HDMI_System",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Zynq_TPG_VDMA_HDMI_System",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"4f7649661ec42bdb04eeacf3869bca43",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"D:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"56d66d1d1e580d09be1d7e16fd403ca8",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2022-07-29.00:50:17::SCWPlatform::Trying to open the hw design at D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:50:17::SCWPlatform::DSA given D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:50:17::SCWPlatform::DSA absoulate path D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:50:17::SCWPlatform::DSA directory D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw
TRACE::2022-07-29.00:50:17::SCWPlatform:: Platform Path D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:50:17::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-07-29.00:50:17::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-29.00:50:17::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-29.00:50:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-29.00:50:17::SCWMssOS::Checking the sw design at  D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-29.00:50:17::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-29.00:50:17::SCWMssOS::Sw design exists and opened at  D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-29.00:50:17::SCWPlatform::Trying to open the hw design at D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:50:17::SCWPlatform::DSA given D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:50:17::SCWPlatform::DSA absoulate path D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:50:17::SCWPlatform::DSA directory D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw
TRACE::2022-07-29.00:50:17::SCWPlatform:: Platform Path D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:50:17::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-07-29.00:50:17::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-29.00:50:17::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-29.00:50:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-29.00:50:17::SCWMssOS::Checking the sw design at  D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-29.00:50:17::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-29.00:50:17::SCWMssOS::Sw design exists and opened at  D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-29.00:50:17::SCWPlatform::Trying to open the hw design at D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:50:17::SCWPlatform::DSA given D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:50:17::SCWPlatform::DSA absoulate path D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:50:17::SCWPlatform::DSA directory D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw
TRACE::2022-07-29.00:50:17::SCWPlatform:: Platform Path D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:50:17::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-07-29.00:50:17::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-29.00:50:17::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-29.00:50:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-29.00:50:17::SCWMssOS::Checking the sw design at  D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-29.00:50:17::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-29.00:50:17::SCWMssOS::Sw design exists and opened at  D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-29.00:50:17::SCWPlatform::Trying to open the hw design at D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:50:17::SCWPlatform::DSA given D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:50:17::SCWPlatform::DSA absoulate path D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:50:17::SCWPlatform::DSA directory D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw
TRACE::2022-07-29.00:50:17::SCWPlatform:: Platform Path D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:50:17::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-07-29.00:50:17::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-29.00:50:17::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-29.00:50:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-29.00:50:17::SCWMssOS::Checking the sw design at  D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-29.00:50:17::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-29.00:50:17::SCWMssOS::Sw design exists and opened at  D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-29.00:50:17::SCWPlatform::Trying to open the hw design at D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:50:17::SCWPlatform::DSA given D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:50:17::SCWPlatform::DSA absoulate path D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:50:17::SCWPlatform::DSA directory D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw
TRACE::2022-07-29.00:50:17::SCWPlatform:: Platform Path D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:50:17::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-07-29.00:50:17::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-29.00:50:17::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-29.00:50:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-29.00:50:17::SCWMssOS::Checking the sw design at  D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-29.00:50:17::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-29.00:50:17::SCWMssOS::Sw design exists and opened at  D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-29.00:50:17::SCWPlatform::Trying to open the hw design at D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:50:17::SCWPlatform::DSA given D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:50:17::SCWPlatform::DSA absoulate path D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:50:17::SCWPlatform::DSA directory D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw
TRACE::2022-07-29.00:50:17::SCWPlatform:: Platform Path D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:50:17::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-07-29.00:50:17::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-29.00:50:17::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-29.00:50:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-29.00:50:17::SCWMssOS::Checking the sw design at  D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-29.00:50:17::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-29.00:50:17::SCWMssOS::Sw design exists and opened at  D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-29.00:50:17::SCWPlatform::Trying to open the hw design at D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:50:17::SCWPlatform::DSA given D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:50:17::SCWPlatform::DSA absoulate path D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:50:17::SCWPlatform::DSA directory D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw
TRACE::2022-07-29.00:50:17::SCWPlatform:: Platform Path D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:50:17::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-07-29.00:50:17::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-29.00:50:17::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-29.00:50:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-29.00:50:17::SCWMssOS::Checking the sw design at  D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-29.00:50:17::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-29.00:50:17::SCWMssOS::Sw design exists and opened at  D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-29.00:50:17::SCWPlatform::Trying to open the hw design at D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:50:17::SCWPlatform::DSA given D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:50:17::SCWPlatform::DSA absoulate path D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:50:17::SCWPlatform::DSA directory D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw
TRACE::2022-07-29.00:50:17::SCWPlatform:: Platform Path D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:50:17::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-07-29.00:50:17::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-29.00:50:17::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-29.00:50:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-29.00:50:17::SCWMssOS::Checking the sw design at  D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-29.00:50:17::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-29.00:50:17::SCWMssOS::Sw design exists and opened at  D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-29.00:50:17::SCWPlatform::Trying to open the hw design at D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:50:17::SCWPlatform::DSA given D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:50:17::SCWPlatform::DSA absoulate path D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:50:17::SCWPlatform::DSA directory D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw
TRACE::2022-07-29.00:50:17::SCWPlatform:: Platform Path D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:50:17::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-07-29.00:50:17::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-29.00:50:17::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-29.00:50:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-29.00:50:17::SCWMssOS::Checking the sw design at  D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-29.00:50:17::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-29.00:50:17::SCWMssOS::Sw design exists and opened at  D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-29.00:50:17::SCWWriter::formatted JSON is {
	"platformName":	"Zynq_TPG_VDMA_HDMI_System",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Zynq_TPG_VDMA_HDMI_System",
	"platHandOff":	"D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/Zynq_TPG_HDMI_design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Zynq_TPG_VDMA_HDMI_System",
	"systems":	[{
			"systemName":	"Zynq_TPG_VDMA_HDMI_System",
			"systemDesc":	"Zynq_TPG_VDMA_HDMI_System",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Zynq_TPG_VDMA_HDMI_System",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"4f7649661ec42bdb04eeacf3869bca43",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"D:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"56d66d1d1e580d09be1d7e16fd403ca8",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2022-07-29.00:50:17::SCWPlatform::Trying to open the hw design at D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:50:17::SCWPlatform::DSA given D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:50:17::SCWPlatform::DSA absoulate path D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:50:17::SCWPlatform::DSA directory D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw
TRACE::2022-07-29.00:50:17::SCWPlatform:: Platform Path D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:50:17::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-07-29.00:50:17::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-29.00:50:17::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-29.00:50:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-29.00:50:17::SCWMssOS::Checking the sw design at  D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-29.00:50:17::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-29.00:50:17::SCWMssOS::Sw design exists and opened at  D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-29.00:50:17::SCWPlatform::Trying to open the hw design at D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:50:17::SCWPlatform::DSA given D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:50:17::SCWPlatform::DSA absoulate path D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:50:17::SCWPlatform::DSA directory D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw
TRACE::2022-07-29.00:50:17::SCWPlatform:: Platform Path D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:50:17::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-07-29.00:50:17::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-29.00:50:17::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-29.00:50:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-29.00:50:17::SCWMssOS::Checking the sw design at  D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-29.00:50:17::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-29.00:50:17::SCWMssOS::Sw design exists and opened at  D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-29.00:50:17::SCWPlatform::Trying to open the hw design at D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:50:17::SCWPlatform::DSA given D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:50:17::SCWPlatform::DSA absoulate path D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:50:17::SCWPlatform::DSA directory D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw
TRACE::2022-07-29.00:50:17::SCWPlatform:: Platform Path D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:50:17::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-07-29.00:50:17::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-29.00:50:17::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-29.00:50:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-29.00:50:17::SCWMssOS::Checking the sw design at  D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-29.00:50:17::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-29.00:50:17::SCWMssOS::Sw design exists and opened at  D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-29.00:50:17::SCWPlatform::Trying to open the hw design at D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:50:17::SCWPlatform::DSA given D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:50:17::SCWPlatform::DSA absoulate path D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:50:17::SCWPlatform::DSA directory D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw
TRACE::2022-07-29.00:50:17::SCWPlatform:: Platform Path D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:50:17::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-07-29.00:50:17::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-29.00:50:17::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-29.00:50:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-29.00:50:17::SCWMssOS::Checking the sw design at  D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-29.00:50:17::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-29.00:50:17::SCWMssOS::Sw design exists and opened at  D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-29.00:50:17::SCWPlatform::Trying to open the hw design at D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:50:17::SCWPlatform::DSA given D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:50:17::SCWPlatform::DSA absoulate path D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:50:17::SCWPlatform::DSA directory D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw
TRACE::2022-07-29.00:50:17::SCWPlatform:: Platform Path D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:50:17::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-07-29.00:50:17::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-29.00:50:17::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-29.00:50:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-29.00:50:17::SCWMssOS::Checking the sw design at  D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-29.00:50:17::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-29.00:50:17::SCWMssOS::Sw design exists and opened at  D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-29.00:50:17::SCWPlatform::Trying to open the hw design at D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:50:17::SCWPlatform::DSA given D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:50:17::SCWPlatform::DSA absoulate path D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:50:17::SCWPlatform::DSA directory D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw
TRACE::2022-07-29.00:50:17::SCWPlatform:: Platform Path D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:50:17::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-07-29.00:50:17::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-29.00:50:17::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-29.00:50:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-29.00:50:17::SCWMssOS::Checking the sw design at  D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-29.00:50:17::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-29.00:50:17::SCWMssOS::Sw design exists and opened at  D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-29.00:50:17::SCWWriter::formatted JSON is {
	"platformName":	"Zynq_TPG_VDMA_HDMI_System",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Zynq_TPG_VDMA_HDMI_System",
	"platHandOff":	"D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/Zynq_TPG_HDMI_design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Zynq_TPG_VDMA_HDMI_System",
	"systems":	[{
			"systemName":	"Zynq_TPG_VDMA_HDMI_System",
			"systemDesc":	"Zynq_TPG_VDMA_HDMI_System",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Zynq_TPG_VDMA_HDMI_System",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"4f7649661ec42bdb04eeacf3869bca43",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"D:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"56d66d1d1e580d09be1d7e16fd403ca8",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2022-07-29.00:50:18::SCWPlatform::Clearing the existing platform
TRACE::2022-07-29.00:50:18::SCWSystem::Clearing the existing sysconfig
TRACE::2022-07-29.00:50:18::SCWBDomain::clearing the fsbl build
TRACE::2022-07-29.00:50:18::SCWMssOS::Removing the swdes entry for  D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-29.00:50:18::SCWMssOS::Removing the swdes entry for  D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-29.00:50:18::SCWSystem::Clearing the domains completed.
TRACE::2022-07-29.00:50:18::SCWPlatform::Clearing the opened hw db.
TRACE::2022-07-29.00:50:18::SCWPlatform::DSA given D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:50:18::SCWPlatform::DSA absoulate path D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:50:18::SCWPlatform:: Platform location is D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw
TRACE::2022-07-29.00:50:18::SCWPlatform:: Platform Path D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:50:18::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-07-29.00:50:18::SCWPlatform::Removing the HwDB with name D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:50:18::SCWPlatform::Trying to open the hw design at D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:50:18::SCWPlatform::DSA given D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:50:18::SCWPlatform::DSA absoulate path D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:50:18::SCWPlatform::DSA directory D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw
TRACE::2022-07-29.00:50:18::SCWPlatform:: Platform Path D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:50:18::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-07-29.00:50:18::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-07-29.00:50:28::SCWPlatform::Opened new HwDB with name design_1_wrapper_1
TRACE::2022-07-29.00:50:28::SCWReader::Active system found as  Zynq_TPG_VDMA_HDMI_System
TRACE::2022-07-29.00:50:28::SCWReader::Handling sysconfig Zynq_TPG_VDMA_HDMI_System
TRACE::2022-07-29.00:50:28::SCWDomain::checking for install qemu data   : 
TRACE::2022-07-29.00:50:28::SCWDomain:: Using the QEMU Data from install at  : D:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2022-07-29.00:50:28::SCWDomain:: Using the QEMU args  from install at  : D:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2022-07-29.00:50:28::SCWPlatform::Trying to open the hw design at D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:50:28::SCWPlatform::DSA given D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:50:28::SCWPlatform::DSA absoulate path D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:50:28::SCWPlatform::DSA directory D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw
TRACE::2022-07-29.00:50:28::SCWPlatform:: Platform Path D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:50:28::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-07-29.00:50:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2022-07-29.00:50:28::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2022-07-29.00:50:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-29.00:50:28::SCWPlatform::Trying to open the hw design at D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:50:28::SCWPlatform::DSA given D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:50:28::SCWPlatform::DSA absoulate path D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:50:28::SCWPlatform::DSA directory D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw
TRACE::2022-07-29.00:50:28::SCWPlatform:: Platform Path D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:50:28::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-07-29.00:50:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2022-07-29.00:50:28::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2022-07-29.00:50:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-29.00:50:28::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2022-07-29.00:50:28::SCWPlatform::Trying to open the hw design at D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:50:28::SCWPlatform::DSA given D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:50:28::SCWPlatform::DSA absoulate path D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:50:28::SCWPlatform::DSA directory D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw
TRACE::2022-07-29.00:50:28::SCWPlatform:: Platform Path D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:50:28::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-07-29.00:50:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2022-07-29.00:50:28::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2022-07-29.00:50:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-29.00:50:28::SCWMssOS::Checking the sw design at  D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-29.00:50:28::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-07-29.00:50:28::SCWMssOS::No sw design opened at  D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-29.00:50:28::SCWMssOS::mss exists loading the mss file  D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-29.00:50:29::SCWMssOS::Opened the sw design from mss  D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-29.00:50:29::SCWMssOS::Adding the swdes entry D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2022-07-29.00:50:29::SCWMssOS::updating the scw layer about changes
TRACE::2022-07-29.00:50:29::SCWMssOS::Opened the sw design.  D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-29.00:50:29::SCWPlatform::Trying to open the hw design at D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:50:29::SCWPlatform::DSA given D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:50:29::SCWPlatform::DSA absoulate path D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:50:29::SCWPlatform::DSA directory D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw
TRACE::2022-07-29.00:50:29::SCWPlatform:: Platform Path D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:50:29::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-07-29.00:50:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2022-07-29.00:50:29::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2022-07-29.00:50:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-29.00:50:29::SCWMssOS::Checking the sw design at  D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-29.00:50:29::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-29.00:50:29::SCWMssOS::Sw design exists and opened at  D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-29.00:50:29::SCWMssOS:: library already available in sw design:  xilffs:4.2
TRACE::2022-07-29.00:50:29::SCWPlatform::Trying to open the hw design at D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:50:29::SCWPlatform::DSA given D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:50:29::SCWPlatform::DSA absoulate path D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:50:29::SCWPlatform::DSA directory D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw
TRACE::2022-07-29.00:50:29::SCWPlatform:: Platform Path D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:50:29::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-07-29.00:50:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2022-07-29.00:50:29::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2022-07-29.00:50:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-29.00:50:29::SCWMssOS::Checking the sw design at  D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-29.00:50:29::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-29.00:50:29::SCWMssOS::Sw design exists and opened at  D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-29.00:50:29::SCWMssOS:: library already available in sw design:  xilrsa:1.5
TRACE::2022-07-29.00:50:29::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-07-29.00:50:29::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-07-29.00:50:29::SCWPlatform::Trying to open the hw design at D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:50:29::SCWPlatform::DSA given D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:50:29::SCWPlatform::DSA absoulate path D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:50:29::SCWPlatform::DSA directory D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw
TRACE::2022-07-29.00:50:29::SCWPlatform:: Platform Path D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:50:29::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-07-29.00:50:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2022-07-29.00:50:29::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2022-07-29.00:50:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-29.00:50:29::SCWMssOS::Checking the sw design at  D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-29.00:50:29::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-29.00:50:29::SCWMssOS::Sw design exists and opened at  D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-29.00:50:29::SCWReader::No isolation master present  
TRACE::2022-07-29.00:50:29::SCWDomain::checking for install qemu data   : 
TRACE::2022-07-29.00:50:29::SCWDomain:: Using the QEMU Data from install at  : D:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2022-07-29.00:50:29::SCWDomain:: Using the QEMU args  from install at  : D:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2022-07-29.00:50:29::SCWPlatform::Trying to open the hw design at D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:50:29::SCWPlatform::DSA given D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:50:29::SCWPlatform::DSA absoulate path D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:50:29::SCWPlatform::DSA directory D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw
TRACE::2022-07-29.00:50:29::SCWPlatform:: Platform Path D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:50:29::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-07-29.00:50:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2022-07-29.00:50:29::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2022-07-29.00:50:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-29.00:50:29::SCWPlatform::Trying to open the hw design at D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:50:29::SCWPlatform::DSA given D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:50:29::SCWPlatform::DSA absoulate path D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:50:29::SCWPlatform::DSA directory D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw
TRACE::2022-07-29.00:50:29::SCWPlatform:: Platform Path D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:50:29::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-07-29.00:50:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2022-07-29.00:50:29::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2022-07-29.00:50:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-29.00:50:29::SCWMssOS::Checking the sw design at  D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-29.00:50:29::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-29.00:50:29::SCWMssOS::No sw design opened at  D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-29.00:50:29::SCWMssOS::mss exists loading the mss file  D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-29.00:50:29::SCWMssOS::Opened the sw design from mss  D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-29.00:50:29::SCWMssOS::Adding the swdes entry D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2022-07-29.00:50:29::SCWMssOS::updating the scw layer about changes
TRACE::2022-07-29.00:50:29::SCWMssOS::Opened the sw design.  D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-29.00:50:29::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-07-29.00:50:29::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-07-29.00:50:29::SCWPlatform::Trying to open the hw design at D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:50:29::SCWPlatform::DSA given D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:50:29::SCWPlatform::DSA absoulate path D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:50:29::SCWPlatform::DSA directory D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw
TRACE::2022-07-29.00:50:29::SCWPlatform:: Platform Path D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:50:29::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-07-29.00:50:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2022-07-29.00:50:29::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2022-07-29.00:50:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-29.00:50:29::SCWMssOS::Checking the sw design at  D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-29.00:50:29::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-29.00:50:29::SCWMssOS::Sw design exists and opened at  D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-29.00:50:29::SCWReader::No isolation master present  
TRACE::2022-07-29.00:50:29::SCWPlatform::Trying to open the hw design at D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:50:29::SCWPlatform::DSA given D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:50:29::SCWPlatform::DSA absoulate path D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:50:29::SCWPlatform::DSA directory D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw
TRACE::2022-07-29.00:50:29::SCWPlatform:: Platform Path D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:50:29::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-07-29.00:50:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2022-07-29.00:50:29::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2022-07-29.00:50:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-29.00:50:29::SCWMssOS::Checking the sw design at  D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-29.00:50:29::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-29.00:50:29::SCWMssOS::Sw design exists and opened at  D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-29.00:50:29::SCWPlatform::Trying to open the hw design at D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:50:29::SCWPlatform::DSA given D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:50:29::SCWPlatform::DSA absoulate path D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:50:29::SCWPlatform::DSA directory D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw
TRACE::2022-07-29.00:50:29::SCWPlatform:: Platform Path D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:50:29::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-07-29.00:50:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2022-07-29.00:50:29::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2022-07-29.00:50:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-29.00:50:29::SCWMssOS::Checking the sw design at  D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-29.00:50:29::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-29.00:50:29::SCWMssOS::Sw design exists and opened at  D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-29.00:50:35::SCWMssOS::In reload Mss file.
TRACE::2022-07-29.00:50:35::SCWPlatform::Trying to open the hw design at D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:50:35::SCWPlatform::DSA given D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:50:35::SCWPlatform::DSA absoulate path D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:50:35::SCWPlatform::DSA directory D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw
TRACE::2022-07-29.00:50:35::SCWPlatform:: Platform Path D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:50:35::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-07-29.00:50:35::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2022-07-29.00:50:35::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2022-07-29.00:50:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-29.00:50:35::SCWMssOS::Checking the sw design at  D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-29.00:50:35::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2022-07-29.00:50:35::SCWMssOS::Could not open the swdb for system_0
KEYINFO::2022-07-29.00:50:35::SCWMssOS::Could not open the sw design at  system_0
ERROR: [Hsi 55-1558] Software Design system_0 is not found

TRACE::2022-07-29.00:50:35::SCWMssOS::Cleared the swdb table entry
TRACE::2022-07-29.00:50:35::SCWMssOS::No sw design opened at  D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-29.00:50:35::SCWMssOS::mss exists loading the mss file  D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-29.00:50:35::SCWMssOS::Opened the sw design from mss  D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-29.00:50:35::SCWMssOS::Adding the swdes entry D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2022-07-29.00:50:35::SCWMssOS::updating the scw layer about changes
TRACE::2022-07-29.00:50:35::SCWMssOS::Opened the sw design.  D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-29.00:50:35::SCWPlatform::Trying to open the hw design at D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:50:35::SCWPlatform::DSA given D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:50:35::SCWPlatform::DSA absoulate path D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:50:35::SCWPlatform::DSA directory D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw
TRACE::2022-07-29.00:50:35::SCWPlatform:: Platform Path D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:50:35::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-07-29.00:50:35::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2022-07-29.00:50:35::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2022-07-29.00:50:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-29.00:50:35::SCWMssOS::Checking the sw design at  D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-29.00:50:35::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-29.00:50:35::SCWMssOS::Sw design exists and opened at  D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-29.00:50:35::SCWMssOS::Removing the swdes entry for  D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-29.00:50:35::SCWMssOS::In reload Mss file.
TRACE::2022-07-29.00:50:35::SCWPlatform::Trying to open the hw design at D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:50:35::SCWPlatform::DSA given D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:50:35::SCWPlatform::DSA absoulate path D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:50:35::SCWPlatform::DSA directory D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw
TRACE::2022-07-29.00:50:35::SCWPlatform:: Platform Path D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:50:35::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-07-29.00:50:35::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2022-07-29.00:50:35::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2022-07-29.00:50:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-29.00:50:35::SCWMssOS::Checking the sw design at  D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-29.00:50:35::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-29.00:50:35::SCWMssOS::No sw design opened at  D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-29.00:50:35::SCWMssOS::mss exists loading the mss file  D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-29.00:50:35::SCWMssOS::Opened the sw design from mss  D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-29.00:50:35::SCWMssOS::Adding the swdes entry D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2022-07-29.00:50:35::SCWMssOS::updating the scw layer about changes
TRACE::2022-07-29.00:50:35::SCWMssOS::Opened the sw design.  D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-29.00:50:35::SCWPlatform::Trying to open the hw design at D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:50:35::SCWPlatform::DSA given D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:50:35::SCWPlatform::DSA absoulate path D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:50:35::SCWPlatform::DSA directory D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw
TRACE::2022-07-29.00:50:35::SCWPlatform:: Platform Path D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:50:35::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-07-29.00:50:35::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2022-07-29.00:50:35::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2022-07-29.00:50:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-29.00:50:35::SCWMssOS::Checking the sw design at  D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-29.00:50:35::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-29.00:50:35::SCWMssOS::Sw design exists and opened at  D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-29.00:50:35::SCWMssOS::Removing the swdes entry for  D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/ps7_cortexa9_0/standalone_domain/bsp/system.mss
LOG::2022-07-29.00:50:46::SCWPlatform::Started generating the artifacts platform Zynq_TPG_VDMA_HDMI_System
TRACE::2022-07-29.00:50:46::SCWPlatform::Sanity checking of platform is completed
LOG::2022-07-29.00:50:46::SCWPlatform::Started generating the artifacts for system configuration Zynq_TPG_VDMA_HDMI_System
LOG::2022-07-29.00:50:46::SCWSystem::Checking the domain zynq_fsbl
LOG::2022-07-29.00:50:46::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2022-07-29.00:50:46::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2022-07-29.00:50:46::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2022-07-29.00:50:46::SCWPlatform::Trying to open the hw design at D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:50:46::SCWPlatform::DSA given D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:50:46::SCWPlatform::DSA absoulate path D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:50:46::SCWPlatform::DSA directory D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw
TRACE::2022-07-29.00:50:46::SCWPlatform:: Platform Path D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:50:46::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-07-29.00:50:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2022-07-29.00:50:46::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2022-07-29.00:50:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-29.00:50:46::SCWMssOS::Checking the sw design at  D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-29.00:50:46::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-29.00:50:46::SCWMssOS::Sw design exists and opened at  D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-29.00:50:46::SCWBDomain::Completed writing the mss file at D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/zynq_fsbl/zynq_fsbl_bsp
TRACE::2022-07-29.00:50:46::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-07-29.00:50:46::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2022-07-29.00:50:46::SCWBDomain::System Command Ran  D:&  cd  D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/zynq_fsbl & make 
TRACE::2022-07-29.00:50:48::SCWBDomain::make -C zynq_fsbl_bsp

TRACE::2022-07-29.00:50:48::SCWBDomain::make[1]: Entering directory 'D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2022-07-29.00:50:50::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/axivdma_v6_6/src"

TRACE::2022-07-29.00:50:50::SCWBDomain::make -C ps7_cortexa9_0/libsrc/axivdma_v6_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-07-29.00:50:50::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-07-29.00:50:50::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2022-07-29.00:50:50::SCWBDomain::make[2]: Entering directory 'D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/zynq_fsbl/zynq_fsbl_bsp/p
TRACE::2022-07-29.00:50:50::SCWBDomain::s7_cortexa9_0/libsrc/axivdma_v6_6/src'

TRACE::2022-07-29.00:50:56::SCWBDomain::make[2]: Leaving directory 'D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/zynq_fsbl/zynq_fsbl_bsp/ps
TRACE::2022-07-29.00:50:56::SCWBDomain::7_cortexa9_0/libsrc/axivdma_v6_6/src'

TRACE::2022-07-29.00:50:56::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2022-07-29.00:50:56::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2022-07-29.00:50:56::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2022-07-29.00:50:56::SCWBDomain::ard -nostartfiles -g -Wall -Wextra"

TRACE::2022-07-29.00:50:56::SCWBDomain::make[2]: Entering directory 'D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/zynq_fsbl/zynq_fsbl_bsp/p
TRACE::2022-07-29.00:50:56::SCWBDomain::s7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src'

TRACE::2022-07-29.00:50:56::SCWBDomain::make[2]: Leaving directory 'D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/zynq_fsbl/zynq_fsbl_bsp/ps
TRACE::2022-07-29.00:50:56::SCWBDomain::7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src'

TRACE::2022-07-29.00:50:56::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2022-07-29.00:50:56::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2022-07-29.00:50:56::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2022-07-29.00:50:56::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2022-07-29.00:50:56::SCWBDomain::make[2]: Entering directory 'D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/zynq_fsbl/zynq_fsbl_bsp/p
TRACE::2022-07-29.00:50:56::SCWBDomain::s7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src'

TRACE::2022-07-29.00:50:56::SCWBDomain::make[2]: Leaving directory 'D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/zynq_fsbl/zynq_fsbl_bsp/ps
TRACE::2022-07-29.00:50:56::SCWBDomain::7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src'

TRACE::2022-07-29.00:50:56::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2022-07-29.00:50:56::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-07-29.00:50:56::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-07-29.00:50:56::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2022-07-29.00:50:56::SCWBDomain::make[2]: Entering directory 'D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/zynq_fsbl/zynq_fsbl_bsp/p
TRACE::2022-07-29.00:50:56::SCWBDomain::s7_cortexa9_0/libsrc/ddrps_v1_0/src'

TRACE::2022-07-29.00:50:56::SCWBDomain::make[2]: Leaving directory 'D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/zynq_fsbl/zynq_fsbl_bsp/ps
TRACE::2022-07-29.00:50:56::SCWBDomain::7_cortexa9_0/libsrc/ddrps_v1_0/src'

TRACE::2022-07-29.00:50:56::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2022-07-29.00:50:56::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-29.00:50:56::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-29.00:50:56::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2022-07-29.00:50:56::SCWBDomain::make[2]: Entering directory 'D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/zynq_fsbl/zynq_fsbl_bsp/p
TRACE::2022-07-29.00:50:56::SCWBDomain::s7_cortexa9_0/libsrc/devcfg_v3_5/src'

TRACE::2022-07-29.00:50:57::SCWBDomain::make[2]: Leaving directory 'D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/zynq_fsbl/zynq_fsbl_bsp/ps
TRACE::2022-07-29.00:50:57::SCWBDomain::7_cortexa9_0/libsrc/devcfg_v3_5/src'

TRACE::2022-07-29.00:50:57::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2022-07-29.00:50:57::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-07-29.00:50:57::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-07-29.00:50:57::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2022-07-29.00:50:57::SCWBDomain::make[2]: Entering directory 'D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/zynq_fsbl/zynq_fsbl_bsp/p
TRACE::2022-07-29.00:50:57::SCWBDomain::s7_cortexa9_0/libsrc/dmaps_v2_5/src'

TRACE::2022-07-29.00:50:57::SCWBDomain::make[2]: Leaving directory 'D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/zynq_fsbl/zynq_fsbl_bsp/ps
TRACE::2022-07-29.00:50:57::SCWBDomain::7_cortexa9_0/libsrc/dmaps_v2_5/src'

TRACE::2022-07-29.00:50:57::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_10/src"

TRACE::2022-07-29.00:50:57::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-07-29.00:50:57::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-07-29.00:50:57::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2022-07-29.00:50:57::SCWBDomain::make[2]: Entering directory 'D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/zynq_fsbl/zynq_fsbl_bsp/p
TRACE::2022-07-29.00:50:57::SCWBDomain::s7_cortexa9_0/libsrc/emacps_v3_10/src'

TRACE::2022-07-29.00:50:57::SCWBDomain::make[2]: Leaving directory 'D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/zynq_fsbl/zynq_fsbl_bsp/ps
TRACE::2022-07-29.00:50:57::SCWBDomain::7_cortexa9_0/libsrc/emacps_v3_10/src'

TRACE::2022-07-29.00:50:57::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2022-07-29.00:50:57::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-29.00:50:57::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-29.00:50:57::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2022-07-29.00:50:57::SCWBDomain::make[2]: Entering directory 'D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/zynq_fsbl/zynq_fsbl_bsp/p
TRACE::2022-07-29.00:50:57::SCWBDomain::s7_cortexa9_0/libsrc/gpiops_v3_6/src'

TRACE::2022-07-29.00:50:57::SCWBDomain::make[2]: Leaving directory 'D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/zynq_fsbl/zynq_fsbl_bsp/ps
TRACE::2022-07-29.00:50:57::SCWBDomain::7_cortexa9_0/libsrc/gpiops_v3_6/src'

TRACE::2022-07-29.00:50:57::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2022-07-29.00:50:57::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-29.00:50:57::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-29.00:50:57::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2022-07-29.00:50:57::SCWBDomain::make[2]: Entering directory 'D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/zynq_fsbl/zynq_fsbl_bsp/p
TRACE::2022-07-29.00:50:57::SCWBDomain::s7_cortexa9_0/libsrc/qspips_v3_6/src'

TRACE::2022-07-29.00:50:57::SCWBDomain::make[2]: Leaving directory 'D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/zynq_fsbl/zynq_fsbl_bsp/ps
TRACE::2022-07-29.00:50:57::SCWBDomain::7_cortexa9_0/libsrc/qspips_v3_6/src'

TRACE::2022-07-29.00:50:57::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2022-07-29.00:50:57::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-29.00:50:57::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-29.00:50:57::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2022-07-29.00:50:57::SCWBDomain::make[2]: Entering directory 'D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/zynq_fsbl/zynq_fsbl_bsp/p
TRACE::2022-07-29.00:50:57::SCWBDomain::s7_cortexa9_0/libsrc/scugic_v4_1/src'

TRACE::2022-07-29.00:50:58::SCWBDomain::make[2]: Leaving directory 'D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/zynq_fsbl/zynq_fsbl_bsp/ps
TRACE::2022-07-29.00:50:58::SCWBDomain::7_cortexa9_0/libsrc/scugic_v4_1/src'

TRACE::2022-07-29.00:50:58::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2022-07-29.00:50:58::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2022-07-29.00:50:58::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2022-07-29.00:50:58::SCWBDomain::startfiles -g -Wall -Wextra"

TRACE::2022-07-29.00:50:58::SCWBDomain::make[2]: Entering directory 'D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/zynq_fsbl/zynq_fsbl_bsp/p
TRACE::2022-07-29.00:50:58::SCWBDomain::s7_cortexa9_0/libsrc/scutimer_v2_1/src'

TRACE::2022-07-29.00:50:58::SCWBDomain::make[2]: Leaving directory 'D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/zynq_fsbl/zynq_fsbl_bsp/ps
TRACE::2022-07-29.00:50:58::SCWBDomain::7_cortexa9_0/libsrc/scutimer_v2_1/src'

TRACE::2022-07-29.00:50:58::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2022-07-29.00:50:58::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-29.00:50:58::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-29.00:50:58::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2022-07-29.00:50:58::SCWBDomain::make[2]: Entering directory 'D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/zynq_fsbl/zynq_fsbl_bsp/p
TRACE::2022-07-29.00:50:58::SCWBDomain::s7_cortexa9_0/libsrc/scuwdt_v2_1/src'

TRACE::2022-07-29.00:50:58::SCWBDomain::make[2]: Leaving directory 'D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/zynq_fsbl/zynq_fsbl_bsp/ps
TRACE::2022-07-29.00:50:58::SCWBDomain::7_cortexa9_0/libsrc/scuwdt_v2_1/src'

TRACE::2022-07-29.00:50:58::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2022-07-29.00:50:58::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2022-07-29.00:50:58::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2022-07-29.00:50:58::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2022-07-29.00:50:58::SCWBDomain::make[2]: Entering directory 'D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/zynq_fsbl/zynq_fsbl_bsp/p
TRACE::2022-07-29.00:50:58::SCWBDomain::s7_cortexa9_0/libsrc/sdps_v3_8/src'

TRACE::2022-07-29.00:50:58::SCWBDomain::make[2]: Leaving directory 'D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/zynq_fsbl/zynq_fsbl_bsp/ps
TRACE::2022-07-29.00:50:58::SCWBDomain::7_cortexa9_0/libsrc/sdps_v3_8/src'

TRACE::2022-07-29.00:50:58::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2022-07-29.00:50:58::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-07-29.00:50:58::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-07-29.00:50:58::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2022-07-29.00:50:58::SCWBDomain::make[2]: Entering directory 'D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/zynq_fsbl/zynq_fsbl_bsp/p
TRACE::2022-07-29.00:50:58::SCWBDomain::s7_cortexa9_0/libsrc/standalone_v7_1/src'

TRACE::2022-07-29.00:51:02::SCWBDomain::make[3]: Entering directory 'D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/zynq_fsbl/zynq_fsbl_bsp/p
TRACE::2022-07-29.00:51:02::SCWBDomain::s7_cortexa9_0/libsrc/standalone_v7_1/src/profile'

TRACE::2022-07-29.00:51:02::SCWBDomain::make[3]: Leaving directory 'D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/zynq_fsbl/zynq_fsbl_bsp/ps
TRACE::2022-07-29.00:51:02::SCWBDomain::7_cortexa9_0/libsrc/standalone_v7_1/src/profile'

TRACE::2022-07-29.00:51:02::SCWBDomain::make[2]: Leaving directory 'D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/zynq_fsbl/zynq_fsbl_bsp/ps
TRACE::2022-07-29.00:51:02::SCWBDomain::7_cortexa9_0/libsrc/standalone_v7_1/src'

TRACE::2022-07-29.00:51:02::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2022-07-29.00:51:02::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-29.00:51:02::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-29.00:51:02::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2022-07-29.00:51:02::SCWBDomain::make[2]: Entering directory 'D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/zynq_fsbl/zynq_fsbl_bsp/p
TRACE::2022-07-29.00:51:02::SCWBDomain::s7_cortexa9_0/libsrc/uartps_v3_8/src'

TRACE::2022-07-29.00:51:02::SCWBDomain::make[2]: Leaving directory 'D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/zynq_fsbl/zynq_fsbl_bsp/ps
TRACE::2022-07-29.00:51:02::SCWBDomain::7_cortexa9_0/libsrc/uartps_v3_8/src'

TRACE::2022-07-29.00:51:02::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2022-07-29.00:51:02::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-07-29.00:51:02::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-07-29.00:51:02::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2022-07-29.00:51:02::SCWBDomain::make[2]: Entering directory 'D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/zynq_fsbl/zynq_fsbl_bsp/p
TRACE::2022-07-29.00:51:02::SCWBDomain::s7_cortexa9_0/libsrc/usbps_v2_4/src'

TRACE::2022-07-29.00:51:03::SCWBDomain::make[2]: Leaving directory 'D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/zynq_fsbl/zynq_fsbl_bsp/ps
TRACE::2022-07-29.00:51:03::SCWBDomain::7_cortexa9_0/libsrc/usbps_v2_4/src'

TRACE::2022-07-29.00:51:03::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/video_common_v4_8/src"

TRACE::2022-07-29.00:51:03::SCWBDomain::make -C ps7_cortexa9_0/libsrc/video_common_v4_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2022-07-29.00:51:03::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2022-07-29.00:51:03::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2022-07-29.00:51:03::SCWBDomain::make[2]: Entering directory 'D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/zynq_fsbl/zynq_fsbl_bsp/p
TRACE::2022-07-29.00:51:03::SCWBDomain::s7_cortexa9_0/libsrc/video_common_v4_8/src'

TRACE::2022-07-29.00:51:03::SCWBDomain::make[2]: Leaving directory 'D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/zynq_fsbl/zynq_fsbl_bsp/ps
TRACE::2022-07-29.00:51:03::SCWBDomain::7_cortexa9_0/libsrc/video_common_v4_8/src'

TRACE::2022-07-29.00:51:03::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/v_tpg_v8_1/src"

TRACE::2022-07-29.00:51:03::SCWBDomain::make -C ps7_cortexa9_0/libsrc/v_tpg_v8_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-07-29.00:51:03::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-07-29.00:51:03::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2022-07-29.00:51:03::SCWBDomain::make[2]: Entering directory 'D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/zynq_fsbl/zynq_fsbl_bsp/p
TRACE::2022-07-29.00:51:03::SCWBDomain::s7_cortexa9_0/libsrc/v_tpg_v8_1/src'

TRACE::2022-07-29.00:51:03::SCWBDomain::make[2]: Leaving directory 'D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/zynq_fsbl/zynq_fsbl_bsp/ps
TRACE::2022-07-29.00:51:03::SCWBDomain::7_cortexa9_0/libsrc/v_tpg_v8_1/src'

TRACE::2022-07-29.00:51:03::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2022-07-29.00:51:03::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-29.00:51:03::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-29.00:51:03::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2022-07-29.00:51:03::SCWBDomain::make[2]: Entering directory 'D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/zynq_fsbl/zynq_fsbl_bsp/p
TRACE::2022-07-29.00:51:03::SCWBDomain::s7_cortexa9_0/libsrc/xadcps_v2_3/src'

TRACE::2022-07-29.00:51:04::SCWBDomain::make[2]: Leaving directory 'D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/zynq_fsbl/zynq_fsbl_bsp/ps
TRACE::2022-07-29.00:51:04::SCWBDomain::7_cortexa9_0/libsrc/xadcps_v2_3/src'

TRACE::2022-07-29.00:51:04::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_2/src"

TRACE::2022-07-29.00:51:04::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-29.00:51:04::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-29.00:51:04::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2022-07-29.00:51:04::SCWBDomain::make[2]: Entering directory 'D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/zynq_fsbl/zynq_fsbl_bsp/p
TRACE::2022-07-29.00:51:04::SCWBDomain::s7_cortexa9_0/libsrc/xilffs_v4_2/src'

TRACE::2022-07-29.00:51:04::SCWBDomain::make[2]: Leaving directory 'D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/zynq_fsbl/zynq_fsbl_bsp/ps
TRACE::2022-07-29.00:51:04::SCWBDomain::7_cortexa9_0/libsrc/xilffs_v4_2/src'

TRACE::2022-07-29.00:51:04::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_5/src"

TRACE::2022-07-29.00:51:04::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-29.00:51:04::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-29.00:51:04::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2022-07-29.00:51:04::SCWBDomain::make[2]: Entering directory 'D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/zynq_fsbl/zynq_fsbl_bsp/p
TRACE::2022-07-29.00:51:04::SCWBDomain::s7_cortexa9_0/libsrc/xilrsa_v1_5/src'

TRACE::2022-07-29.00:51:04::SCWBDomain::make[2]: Leaving directory 'D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/zynq_fsbl/zynq_fsbl_bsp/ps
TRACE::2022-07-29.00:51:04::SCWBDomain::7_cortexa9_0/libsrc/xilrsa_v1_5/src'

TRACE::2022-07-29.00:51:04::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/axivdma_v6_6/src"

TRACE::2022-07-29.00:51:04::SCWBDomain::make -C ps7_cortexa9_0/libsrc/axivdma_v6_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2022-07-29.00:51:04::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2022-07-29.00:51:04::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2022-07-29.00:51:04::SCWBDomain::make[2]: Entering directory 'D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/zynq_fsbl/zynq_fsbl_bsp/p
TRACE::2022-07-29.00:51:04::SCWBDomain::s7_cortexa9_0/libsrc/axivdma_v6_6/src'

TRACE::2022-07-29.00:51:05::SCWBDomain::"Compiling axivdma"

TRACE::2022-07-29.00:51:16::SCWBDomain::make[3]: Entering directory 'D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/zynq_fsbl/zynq_fsbl_bsp/p
TRACE::2022-07-29.00:51:16::SCWBDomain::s7_cortexa9_0/libsrc/axivdma_v6_6/src'

TRACE::2022-07-29.00:51:17::SCWBDomain::make[3]: Leaving directory 'D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/zynq_fsbl/zynq_fsbl_bsp/ps
TRACE::2022-07-29.00:51:17::SCWBDomain::7_cortexa9_0/libsrc/axivdma_v6_6/src'

TRACE::2022-07-29.00:51:17::SCWBDomain::make[2]: Leaving directory 'D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/zynq_fsbl/zynq_fsbl_bsp/ps
TRACE::2022-07-29.00:51:17::SCWBDomain::7_cortexa9_0/libsrc/axivdma_v6_6/src'

TRACE::2022-07-29.00:51:17::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2022-07-29.00:51:17::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2022-07-29.00:51:17::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2022-07-29.00:51:17::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2022-07-29.00:51:17::SCWBDomain::make[2]: Entering directory 'D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/zynq_fsbl/zynq_fsbl_bsp/p
TRACE::2022-07-29.00:51:17::SCWBDomain::s7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src'

TRACE::2022-07-29.00:51:17::SCWBDomain::"Compiling coresightps_dcc"

TRACE::2022-07-29.00:51:17::SCWBDomain::make[2]: Leaving directory 'D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/zynq_fsbl/zynq_fsbl_bsp/ps
TRACE::2022-07-29.00:51:17::SCWBDomain::7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src'

TRACE::2022-07-29.00:51:17::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2022-07-29.00:51:17::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2022-07-29.00:51:17::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2022-07-29.00:51:17::SCWBDomain::ostartfiles -g -Wall -Wextra"

TRACE::2022-07-29.00:51:17::SCWBDomain::make[2]: Entering directory 'D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/zynq_fsbl/zynq_fsbl_bsp/p
TRACE::2022-07-29.00:51:17::SCWBDomain::s7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src'

TRACE::2022-07-29.00:51:17::SCWBDomain::"Compiling cpu_cortexa9"

TRACE::2022-07-29.00:51:17::SCWBDomain::make[2]: Leaving directory 'D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/zynq_fsbl/zynq_fsbl_bsp/ps
TRACE::2022-07-29.00:51:17::SCWBDomain::7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src'

TRACE::2022-07-29.00:51:17::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2022-07-29.00:51:17::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-07-29.00:51:17::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-07-29.00:51:17::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2022-07-29.00:51:17::SCWBDomain::make[2]: Entering directory 'D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/zynq_fsbl/zynq_fsbl_bsp/p
TRACE::2022-07-29.00:51:17::SCWBDomain::s7_cortexa9_0/libsrc/ddrps_v1_0/src'

TRACE::2022-07-29.00:51:17::SCWBDomain::"Compiling ddrps"

TRACE::2022-07-29.00:51:17::SCWBDomain::make[2]: Leaving directory 'D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/zynq_fsbl/zynq_fsbl_bsp/ps
TRACE::2022-07-29.00:51:17::SCWBDomain::7_cortexa9_0/libsrc/ddrps_v1_0/src'

TRACE::2022-07-29.00:51:17::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2022-07-29.00:51:17::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-07-29.00:51:17::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-07-29.00:51:17::SCWBDomain::files -g -Wall -Wextra"

TRACE::2022-07-29.00:51:17::SCWBDomain::make[2]: Entering directory 'D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/zynq_fsbl/zynq_fsbl_bsp/p
TRACE::2022-07-29.00:51:17::SCWBDomain::s7_cortexa9_0/libsrc/devcfg_v3_5/src'

TRACE::2022-07-29.00:51:17::SCWBDomain::"Compiling devcfg"

TRACE::2022-07-29.00:51:20::SCWBDomain::make[2]: Leaving directory 'D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/zynq_fsbl/zynq_fsbl_bsp/ps
TRACE::2022-07-29.00:51:20::SCWBDomain::7_cortexa9_0/libsrc/devcfg_v3_5/src'

TRACE::2022-07-29.00:51:20::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2022-07-29.00:51:20::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-07-29.00:51:20::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-07-29.00:51:20::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2022-07-29.00:51:20::SCWBDomain::make[2]: Entering directory 'D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/zynq_fsbl/zynq_fsbl_bsp/p
TRACE::2022-07-29.00:51:20::SCWBDomain::s7_cortexa9_0/libsrc/dmaps_v2_5/src'

TRACE::2022-07-29.00:51:20::SCWBDomain::"Compiling dmaps"

TRACE::2022-07-29.00:51:21::SCWBDomain::make[2]: Leaving directory 'D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/zynq_fsbl/zynq_fsbl_bsp/ps
TRACE::2022-07-29.00:51:21::SCWBDomain::7_cortexa9_0/libsrc/dmaps_v2_5/src'

TRACE::2022-07-29.00:51:21::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_10/src"

TRACE::2022-07-29.00:51:21::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2022-07-29.00:51:21::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2022-07-29.00:51:21::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2022-07-29.00:51:21::SCWBDomain::make[2]: Entering directory 'D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/zynq_fsbl/zynq_fsbl_bsp/p
TRACE::2022-07-29.00:51:21::SCWBDomain::s7_cortexa9_0/libsrc/emacps_v3_10/src'

TRACE::2022-07-29.00:51:21::SCWBDomain::"Compiling emacps"

TRACE::2022-07-29.00:51:23::SCWBDomain::make[2]: Leaving directory 'D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/zynq_fsbl/zynq_fsbl_bsp/ps
TRACE::2022-07-29.00:51:23::SCWBDomain::7_cortexa9_0/libsrc/emacps_v3_10/src'

TRACE::2022-07-29.00:51:23::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2022-07-29.00:51:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-07-29.00:51:23::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-07-29.00:51:23::SCWBDomain::files -g -Wall -Wextra"

TRACE::2022-07-29.00:51:23::SCWBDomain::make[2]: Entering directory 'D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/zynq_fsbl/zynq_fsbl_bsp/p
TRACE::2022-07-29.00:51:23::SCWBDomain::s7_cortexa9_0/libsrc/gpiops_v3_6/src'

TRACE::2022-07-29.00:51:23::SCWBDomain::"Compiling gpiops"

TRACE::2022-07-29.00:51:25::SCWBDomain::make[2]: Leaving directory 'D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/zynq_fsbl/zynq_fsbl_bsp/ps
TRACE::2022-07-29.00:51:25::SCWBDomain::7_cortexa9_0/libsrc/gpiops_v3_6/src'

TRACE::2022-07-29.00:51:26::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2022-07-29.00:51:26::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-07-29.00:51:26::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-07-29.00:51:26::SCWBDomain::files -g -Wall -Wextra"

TRACE::2022-07-29.00:51:26::SCWBDomain::make[2]: Entering directory 'D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/zynq_fsbl/zynq_fsbl_bsp/p
TRACE::2022-07-29.00:51:26::SCWBDomain::s7_cortexa9_0/libsrc/qspips_v3_6/src'

TRACE::2022-07-29.00:51:26::SCWBDomain::"Compiling qspips"

TRACE::2022-07-29.00:51:27::SCWBDomain::make[2]: Leaving directory 'D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/zynq_fsbl/zynq_fsbl_bsp/ps
TRACE::2022-07-29.00:51:27::SCWBDomain::7_cortexa9_0/libsrc/qspips_v3_6/src'

TRACE::2022-07-29.00:51:27::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2022-07-29.00:51:27::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-07-29.00:51:27::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-07-29.00:51:27::SCWBDomain::files -g -Wall -Wextra"

TRACE::2022-07-29.00:51:27::SCWBDomain::make[2]: Entering directory 'D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/zynq_fsbl/zynq_fsbl_bsp/p
TRACE::2022-07-29.00:51:27::SCWBDomain::s7_cortexa9_0/libsrc/scugic_v4_1/src'

TRACE::2022-07-29.00:51:27::SCWBDomain::"Compiling scugic"

TRACE::2022-07-29.00:51:29::SCWBDomain::make[2]: Leaving directory 'D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/zynq_fsbl/zynq_fsbl_bsp/ps
TRACE::2022-07-29.00:51:29::SCWBDomain::7_cortexa9_0/libsrc/scugic_v4_1/src'

TRACE::2022-07-29.00:51:29::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2022-07-29.00:51:29::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-07-29.00:51:29::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-07-29.00:51:29::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2022-07-29.00:51:29::SCWBDomain::make[2]: Entering directory 'D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/zynq_fsbl/zynq_fsbl_bsp/p
TRACE::2022-07-29.00:51:29::SCWBDomain::s7_cortexa9_0/libsrc/scutimer_v2_1/src'

TRACE::2022-07-29.00:51:29::SCWBDomain::"Compiling scutimer"

TRACE::2022-07-29.00:51:29::SCWBDomain::make[2]: Leaving directory 'D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/zynq_fsbl/zynq_fsbl_bsp/ps
TRACE::2022-07-29.00:51:29::SCWBDomain::7_cortexa9_0/libsrc/scutimer_v2_1/src'

TRACE::2022-07-29.00:51:29::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2022-07-29.00:51:29::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-07-29.00:51:29::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-07-29.00:51:29::SCWBDomain::files -g -Wall -Wextra"

TRACE::2022-07-29.00:51:29::SCWBDomain::make[2]: Entering directory 'D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/zynq_fsbl/zynq_fsbl_bsp/p
TRACE::2022-07-29.00:51:29::SCWBDomain::s7_cortexa9_0/libsrc/scuwdt_v2_1/src'

TRACE::2022-07-29.00:51:29::SCWBDomain::"Compiling scuwdt"

TRACE::2022-07-29.00:51:30::SCWBDomain::make[2]: Leaving directory 'D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/zynq_fsbl/zynq_fsbl_bsp/ps
TRACE::2022-07-29.00:51:30::SCWBDomain::7_cortexa9_0/libsrc/scuwdt_v2_1/src'

TRACE::2022-07-29.00:51:30::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2022-07-29.00:51:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2022-07-29.00:51:30::SCWBDomain::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2022-07-29.00:51:30::SCWBDomain::les -g -Wall -Wextra"

TRACE::2022-07-29.00:51:30::SCWBDomain::make[2]: Entering directory 'D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/zynq_fsbl/zynq_fsbl_bsp/p
TRACE::2022-07-29.00:51:30::SCWBDomain::s7_cortexa9_0/libsrc/sdps_v3_8/src'

TRACE::2022-07-29.00:51:30::SCWBDomain::"Compiling sdps"

TRACE::2022-07-29.00:51:32::SCWBDomain::make[2]: Leaving directory 'D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/zynq_fsbl/zynq_fsbl_bsp/ps
TRACE::2022-07-29.00:51:32::SCWBDomain::7_cortexa9_0/libsrc/sdps_v3_8/src'

TRACE::2022-07-29.00:51:32::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2022-07-29.00:51:32::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-07-29.00:51:32::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-07-29.00:51:32::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2022-07-29.00:51:33::SCWBDomain::make[2]: Entering directory 'D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/zynq_fsbl/zynq_fsbl_bsp/p
TRACE::2022-07-29.00:51:33::SCWBDomain::s7_cortexa9_0/libsrc/standalone_v7_1/src'

TRACE::2022-07-29.00:51:33::SCWBDomain::"Compiling standalone"

TRACE::2022-07-29.00:51:42::SCWBDomain::make[2]: Leaving directory 'D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/zynq_fsbl/zynq_fsbl_bsp/ps
TRACE::2022-07-29.00:51:42::SCWBDomain::7_cortexa9_0/libsrc/standalone_v7_1/src'

TRACE::2022-07-29.00:51:42::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2022-07-29.00:51:42::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-07-29.00:51:42::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-07-29.00:51:42::SCWBDomain::files -g -Wall -Wextra"

TRACE::2022-07-29.00:51:42::SCWBDomain::make[2]: Entering directory 'D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/zynq_fsbl/zynq_fsbl_bsp/p
TRACE::2022-07-29.00:51:42::SCWBDomain::s7_cortexa9_0/libsrc/uartps_v3_8/src'

TRACE::2022-07-29.00:51:42::SCWBDomain::"Compiling uartps"

TRACE::2022-07-29.00:51:43::SCWBDomain::make[2]: Leaving directory 'D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/zynq_fsbl/zynq_fsbl_bsp/ps
TRACE::2022-07-29.00:51:43::SCWBDomain::7_cortexa9_0/libsrc/uartps_v3_8/src'

TRACE::2022-07-29.00:51:43::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2022-07-29.00:51:44::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-07-29.00:51:44::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-07-29.00:51:44::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2022-07-29.00:51:44::SCWBDomain::make[2]: Entering directory 'D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/zynq_fsbl/zynq_fsbl_bsp/p
TRACE::2022-07-29.00:51:44::SCWBDomain::s7_cortexa9_0/libsrc/usbps_v2_4/src'

TRACE::2022-07-29.00:51:44::SCWBDomain::"Compiling usbps"

TRACE::2022-07-29.00:51:45::SCWBDomain::make[2]: Leaving directory 'D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/zynq_fsbl/zynq_fsbl_bsp/ps
TRACE::2022-07-29.00:51:45::SCWBDomain::7_cortexa9_0/libsrc/usbps_v2_4/src'

TRACE::2022-07-29.00:51:45::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/video_common_v4_8/src"

TRACE::2022-07-29.00:51:45::SCWBDomain::make -C ps7_cortexa9_0/libsrc/video_common_v4_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2022-07-29.00:51:45::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2022-07-29.00:51:45::SCWBDomain::ostartfiles -g -Wall -Wextra"

TRACE::2022-07-29.00:51:45::SCWBDomain::make[2]: Entering directory 'D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/zynq_fsbl/zynq_fsbl_bsp/p
TRACE::2022-07-29.00:51:45::SCWBDomain::s7_cortexa9_0/libsrc/video_common_v4_8/src'

TRACE::2022-07-29.00:51:45::SCWBDomain::"Compiling video_common"

TRACE::2022-07-29.00:51:47::SCWBDomain::make[2]: Leaving directory 'D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/zynq_fsbl/zynq_fsbl_bsp/ps
TRACE::2022-07-29.00:51:47::SCWBDomain::7_cortexa9_0/libsrc/video_common_v4_8/src'

TRACE::2022-07-29.00:51:47::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/v_tpg_v8_1/src"

TRACE::2022-07-29.00:51:47::SCWBDomain::make -C ps7_cortexa9_0/libsrc/v_tpg_v8_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-07-29.00:51:47::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-07-29.00:51:47::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2022-07-29.00:51:47::SCWBDomain::make[2]: Entering directory 'D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/zynq_fsbl/zynq_fsbl_bsp/p
TRACE::2022-07-29.00:51:47::SCWBDomain::s7_cortexa9_0/libsrc/v_tpg_v8_1/src'

TRACE::2022-07-29.00:51:47::SCWBDomain::"Compiling v_tpg"

TRACE::2022-07-29.00:51:49::SCWBDomain::make[3]: Entering directory 'D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/zynq_fsbl/zynq_fsbl_bsp/p
TRACE::2022-07-29.00:51:49::SCWBDomain::s7_cortexa9_0/libsrc/v_tpg_v8_1/src'

TRACE::2022-07-29.00:51:49::SCWBDomain::make[3]: Leaving directory 'D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/zynq_fsbl/zynq_fsbl_bsp/ps
TRACE::2022-07-29.00:51:49::SCWBDomain::7_cortexa9_0/libsrc/v_tpg_v8_1/src'

TRACE::2022-07-29.00:51:49::SCWBDomain::make[2]: Leaving directory 'D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/zynq_fsbl/zynq_fsbl_bsp/ps
TRACE::2022-07-29.00:51:49::SCWBDomain::7_cortexa9_0/libsrc/v_tpg_v8_1/src'

TRACE::2022-07-29.00:51:49::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2022-07-29.00:51:49::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-07-29.00:51:49::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-07-29.00:51:49::SCWBDomain::files -g -Wall -Wextra"

TRACE::2022-07-29.00:51:49::SCWBDomain::make[2]: Entering directory 'D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/zynq_fsbl/zynq_fsbl_bsp/p
TRACE::2022-07-29.00:51:49::SCWBDomain::s7_cortexa9_0/libsrc/xadcps_v2_3/src'

TRACE::2022-07-29.00:51:49::SCWBDomain::"Compiling xadcps"

TRACE::2022-07-29.00:51:51::SCWBDomain::make[2]: Leaving directory 'D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/zynq_fsbl/zynq_fsbl_bsp/ps
TRACE::2022-07-29.00:51:51::SCWBDomain::7_cortexa9_0/libsrc/xadcps_v2_3/src'

TRACE::2022-07-29.00:51:51::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_2/src"

TRACE::2022-07-29.00:51:51::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-07-29.00:51:51::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-07-29.00:51:51::SCWBDomain::files -g -Wall -Wextra"

TRACE::2022-07-29.00:51:51::SCWBDomain::make[2]: Entering directory 'D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/zynq_fsbl/zynq_fsbl_bsp/p
TRACE::2022-07-29.00:51:51::SCWBDomain::s7_cortexa9_0/libsrc/xilffs_v4_2/src'

TRACE::2022-07-29.00:51:51::SCWBDomain::"Compiling XilFFs Library"

TRACE::2022-07-29.00:51:54::SCWBDomain::make[2]: Leaving directory 'D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/zynq_fsbl/zynq_fsbl_bsp/ps
TRACE::2022-07-29.00:51:54::SCWBDomain::7_cortexa9_0/libsrc/xilffs_v4_2/src'

TRACE::2022-07-29.00:51:54::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilrsa_v1_5/src"

TRACE::2022-07-29.00:51:54::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-07-29.00:51:54::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-07-29.00:51:54::SCWBDomain::files -g -Wall -Wextra"

TRACE::2022-07-29.00:51:54::SCWBDomain::make[2]: Entering directory 'D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/zynq_fsbl/zynq_fsbl_bsp/p
TRACE::2022-07-29.00:51:54::SCWBDomain::s7_cortexa9_0/libsrc/xilrsa_v1_5/src'

TRACE::2022-07-29.00:51:54::SCWBDomain::make[2]: Leaving directory 'D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/zynq_fsbl/zynq_fsbl_bsp/ps
TRACE::2022-07-29.00:51:54::SCWBDomain::7_cortexa9_0/libsrc/xilrsa_v1_5/src'

TRACE::2022-07-29.00:51:54::SCWBDomain::'Finished building libraries'

TRACE::2022-07-29.00:51:54::SCWBDomain::make[1]: Leaving directory 'D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2022-07-29.00:51:54::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c sd.c -o sd.o -Izynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2022-07-29.00:51:54::SCWBDomain::include -I.

TRACE::2022-07-29.00:51:55::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c nand.c -o nand.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2022-07-29.00:51:55::SCWBDomain::9_0/include -I.

TRACE::2022-07-29.00:51:55::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c nor.c -o nor.o -Izynq_fsbl_bsp/ps7_cortexa9_
TRACE::2022-07-29.00:51:55::SCWBDomain::0/include -I.

TRACE::2022-07-29.00:51:55::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c image_mover.c -o image_mover.o -Izynq_fsbl_b
TRACE::2022-07-29.00:51:55::SCWBDomain::sp/ps7_cortexa9_0/include -I.

TRACE::2022-07-29.00:51:55::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c md5.c -o md5.o -Izynq_fsbl_bsp/ps7_cortexa9_
TRACE::2022-07-29.00:51:55::SCWBDomain::0/include -I.

TRACE::2022-07-29.00:51:55::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c fsbl_hooks.c -o fsbl_hooks.o -Izynq_fsbl_bsp
TRACE::2022-07-29.00:51:55::SCWBDomain::/ps7_cortexa9_0/include -I.

TRACE::2022-07-29.00:51:55::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c main.c -o main.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2022-07-29.00:51:55::SCWBDomain::9_0/include -I.

TRACE::2022-07-29.00:51:56::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c rsa.c -o rsa.o -Izynq_fsbl_bsp/ps7_cortexa9_
TRACE::2022-07-29.00:51:56::SCWBDomain::0/include -I.

TRACE::2022-07-29.00:51:56::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c qspi.c -o qspi.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2022-07-29.00:51:56::SCWBDomain::9_0/include -I.

TRACE::2022-07-29.00:51:56::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c ps7_init.c -o ps7_init.o -Izynq_fsbl_bsp/ps7
TRACE::2022-07-29.00:51:56::SCWBDomain::_cortexa9_0/include -I.

TRACE::2022-07-29.00:51:56::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c pcap.c -o pcap.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2022-07-29.00:51:56::SCWBDomain::9_0/include -I.

TRACE::2022-07-29.00:51:56::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c fsbl_handoff.S -o fsbl_handoff.o -Izynq_fsbl
TRACE::2022-07-29.00:51:56::SCWBDomain::_bsp/ps7_cortexa9_0/include -I.

TRACE::2022-07-29.00:51:56::SCWBDomain::arm-none-eabi-gcc -o executable.elf  sd.o  nand.o  nor.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  rsa.o  qspi.o  ps7_init.o
TRACE::2022-07-29.00:51:56::SCWBDomain::  pcap.o  fsbl_handoff.o -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2022-07-29.00:51:56::SCWBDomain::hard -Wl,-build-id=none -specs=Xilinx.spec  -lrsa -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxi
TRACE::2022-07-29.00:51:56::SCWBDomain::l,-lgcc,-lc,--end-group -Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group                                     -Wl,--gc-sectio
TRACE::2022-07-29.00:51:56::SCWBDomain::ns -Lzynq_fsbl_bsp/ps7_cortexa9_0/lib -L./ -Tlscript.ld

LOG::2022-07-29.00:52:01::SCWSystem::Checking the domain standalone_domain
LOG::2022-07-29.00:52:01::SCWSystem::Not a boot domain 
LOG::2022-07-29.00:52:01::SCWSystem::Started Processing the domain standalone_domain
TRACE::2022-07-29.00:52:01::SCWDomain::Generating domain artifcats
TRACE::2022-07-29.00:52:01::SCWMssOS::Generating standalone artifcats
TRACE::2022-07-29.00:52:01::SCWMssOS::Copying the qemu file from  D:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/export/Zynq_TPG_VDMA_HDMI_System/sw/Zynq_TPG_VDMA_HDMI_System/qemu/
TRACE::2022-07-29.00:52:01::SCWMssOS::Copying the qemu file from  D:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/export/Zynq_TPG_VDMA_HDMI_System/sw/Zynq_TPG_VDMA_HDMI_System/standalone_domain/qemu/
TRACE::2022-07-29.00:52:01::SCWMssOS:: Copying the user libraries. 
TRACE::2022-07-29.00:52:01::SCWPlatform::Trying to open the hw design at D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:52:01::SCWPlatform::DSA given D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:52:01::SCWPlatform::DSA absoulate path D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:52:01::SCWPlatform::DSA directory D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw
TRACE::2022-07-29.00:52:01::SCWPlatform:: Platform Path D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:52:01::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-07-29.00:52:01::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2022-07-29.00:52:01::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2022-07-29.00:52:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-29.00:52:01::SCWMssOS::Checking the sw design at  D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-29.00:52:01::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-29.00:52:01::SCWMssOS::No sw design opened at  D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-29.00:52:01::SCWMssOS::mss exists loading the mss file  D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-29.00:52:01::SCWMssOS::Opened the sw design from mss  D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-29.00:52:01::SCWMssOS::Adding the swdes entry D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2022-07-29.00:52:01::SCWMssOS::updating the scw layer about changes
TRACE::2022-07-29.00:52:01::SCWMssOS::Opened the sw design.  D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-29.00:52:01::SCWMssOS::Completed writing the mss file at D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2022-07-29.00:52:01::SCWMssOS::Mss edits present, copying mssfile into export location D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-29.00:52:01::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-07-29.00:52:01::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-07-29.00:52:01::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2022-07-29.00:52:01::SCWMssOS::doing bsp build ... 
TRACE::2022-07-29.00:52:01::SCWMssOS::System Command Ran  D: & cd  D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/ps7_cortexa9_0/standalone_domain/bsp & make 
TRACE::2022-07-29.00:52:02::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/axivdma_v6_6/src"

TRACE::2022-07-29.00:52:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axivdma_v6_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-07-29.00:52:02::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-07-29.00:52:02::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2022-07-29.00:52:02::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2022-07-29.00:52:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2022-07-29.00:52:02::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2022-07-29.00:52:02::SCWMssOS::ard -nostartfiles -g -Wall -Wextra"

TRACE::2022-07-29.00:52:02::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2022-07-29.00:52:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2022-07-29.00:52:02::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2022-07-29.00:52:02::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2022-07-29.00:52:02::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2022-07-29.00:52:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-07-29.00:52:02::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-07-29.00:52:02::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2022-07-29.00:52:02::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2022-07-29.00:52:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-29.00:52:02::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-29.00:52:02::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2022-07-29.00:52:02::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2022-07-29.00:52:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-07-29.00:52:02::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-07-29.00:52:02::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2022-07-29.00:52:02::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_10/src"

TRACE::2022-07-29.00:52:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-07-29.00:52:02::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-07-29.00:52:02::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2022-07-29.00:52:02::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2022-07-29.00:52:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-29.00:52:02::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-29.00:52:02::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2022-07-29.00:52:03::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2022-07-29.00:52:03::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-29.00:52:03::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-29.00:52:03::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2022-07-29.00:52:03::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2022-07-29.00:52:03::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-29.00:52:03::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-29.00:52:03::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2022-07-29.00:52:03::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2022-07-29.00:52:03::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2022-07-29.00:52:03::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2022-07-29.00:52:03::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2022-07-29.00:52:03::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2022-07-29.00:52:03::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-29.00:52:03::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-29.00:52:03::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2022-07-29.00:52:03::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2022-07-29.00:52:03::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2022-07-29.00:52:03::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2022-07-29.00:52:03::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2022-07-29.00:52:03::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2022-07-29.00:52:03::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-07-29.00:52:03::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-07-29.00:52:03::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2022-07-29.00:52:06::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2022-07-29.00:52:06::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-29.00:52:06::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-29.00:52:06::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2022-07-29.00:52:06::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2022-07-29.00:52:06::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-07-29.00:52:06::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-07-29.00:52:06::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2022-07-29.00:52:06::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/video_common_v4_8/src"

TRACE::2022-07-29.00:52:06::SCWMssOS::make -C ps7_cortexa9_0/libsrc/video_common_v4_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2022-07-29.00:52:06::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2022-07-29.00:52:06::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2022-07-29.00:52:06::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/v_tpg_v8_1/src"

TRACE::2022-07-29.00:52:06::SCWMssOS::make -C ps7_cortexa9_0/libsrc/v_tpg_v8_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-07-29.00:52:06::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-07-29.00:52:06::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2022-07-29.00:52:07::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2022-07-29.00:52:07::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-29.00:52:07::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-29.00:52:07::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2022-07-29.00:52:07::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/axivdma_v6_6/src"

TRACE::2022-07-29.00:52:07::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axivdma_v6_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2022-07-29.00:52:07::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2022-07-29.00:52:07::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2022-07-29.00:52:07::SCWMssOS::"Compiling axivdma"

TRACE::2022-07-29.00:52:09::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2022-07-29.00:52:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2022-07-29.00:52:09::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2022-07-29.00:52:09::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2022-07-29.00:52:09::SCWMssOS::"Compiling coresightps_dcc"

TRACE::2022-07-29.00:52:09::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2022-07-29.00:52:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2022-07-29.00:52:09::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2022-07-29.00:52:09::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2022-07-29.00:52:09::SCWMssOS::"Compiling cpu_cortexa9"

TRACE::2022-07-29.00:52:09::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2022-07-29.00:52:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-07-29.00:52:09::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-07-29.00:52:09::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2022-07-29.00:52:09::SCWMssOS::"Compiling ddrps"

TRACE::2022-07-29.00:52:09::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2022-07-29.00:52:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-07-29.00:52:09::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-07-29.00:52:09::SCWMssOS::files -g -Wall -Wextra"

TRACE::2022-07-29.00:52:09::SCWMssOS::"Compiling devcfg"

TRACE::2022-07-29.00:52:10::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2022-07-29.00:52:10::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-07-29.00:52:10::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-07-29.00:52:10::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2022-07-29.00:52:10::SCWMssOS::"Compiling dmaps"

TRACE::2022-07-29.00:52:12::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_10/src"

TRACE::2022-07-29.00:52:12::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2022-07-29.00:52:12::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2022-07-29.00:52:12::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2022-07-29.00:52:12::SCWMssOS::"Compiling emacps"

TRACE::2022-07-29.00:52:13::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2022-07-29.00:52:13::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-07-29.00:52:13::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-07-29.00:52:13::SCWMssOS::files -g -Wall -Wextra"

TRACE::2022-07-29.00:52:13::SCWMssOS::"Compiling gpiops"

TRACE::2022-07-29.00:52:16::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2022-07-29.00:52:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-07-29.00:52:16::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-07-29.00:52:16::SCWMssOS::files -g -Wall -Wextra"

TRACE::2022-07-29.00:52:16::SCWMssOS::"Compiling qspips"

TRACE::2022-07-29.00:52:18::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2022-07-29.00:52:18::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-07-29.00:52:18::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-07-29.00:52:18::SCWMssOS::files -g -Wall -Wextra"

TRACE::2022-07-29.00:52:18::SCWMssOS::"Compiling scugic"

TRACE::2022-07-29.00:52:19::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2022-07-29.00:52:19::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-07-29.00:52:19::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-07-29.00:52:19::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2022-07-29.00:52:19::SCWMssOS::"Compiling scutimer"

TRACE::2022-07-29.00:52:20::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2022-07-29.00:52:20::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-07-29.00:52:20::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-07-29.00:52:20::SCWMssOS::files -g -Wall -Wextra"

TRACE::2022-07-29.00:52:20::SCWMssOS::"Compiling scuwdt"

TRACE::2022-07-29.00:52:20::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2022-07-29.00:52:20::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2022-07-29.00:52:20::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2022-07-29.00:52:20::SCWMssOS::les -g -Wall -Wextra"

TRACE::2022-07-29.00:52:20::SCWMssOS::"Compiling sdps"

TRACE::2022-07-29.00:52:22::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2022-07-29.00:52:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-07-29.00:52:22::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-07-29.00:52:22::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2022-07-29.00:52:22::SCWMssOS::"Compiling standalone"

TRACE::2022-07-29.00:52:28::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2022-07-29.00:52:28::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-07-29.00:52:28::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-07-29.00:52:28::SCWMssOS::files -g -Wall -Wextra"

TRACE::2022-07-29.00:52:28::SCWMssOS::"Compiling uartps"

TRACE::2022-07-29.00:52:31::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2022-07-29.00:52:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-07-29.00:52:31::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-07-29.00:52:31::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2022-07-29.00:52:31::SCWMssOS::"Compiling usbps"

TRACE::2022-07-29.00:52:33::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/video_common_v4_8/src"

TRACE::2022-07-29.00:52:33::SCWMssOS::make -C ps7_cortexa9_0/libsrc/video_common_v4_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2022-07-29.00:52:33::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2022-07-29.00:52:33::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2022-07-29.00:52:33::SCWMssOS::"Compiling video_common"

TRACE::2022-07-29.00:52:34::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/v_tpg_v8_1/src"

TRACE::2022-07-29.00:52:34::SCWMssOS::make -C ps7_cortexa9_0/libsrc/v_tpg_v8_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-07-29.00:52:34::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-07-29.00:52:34::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2022-07-29.00:52:34::SCWMssOS::"Compiling v_tpg"

TRACE::2022-07-29.00:52:36::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2022-07-29.00:52:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-07-29.00:52:36::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-07-29.00:52:36::SCWMssOS::files -g -Wall -Wextra"

TRACE::2022-07-29.00:52:36::SCWMssOS::"Compiling xadcps"

TRACE::2022-07-29.00:52:38::SCWMssOS::'Finished building libraries'

TRACE::2022-07-29.00:52:38::SCWMssOS::Copying to export directory.
TRACE::2022-07-29.00:52:38::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-07-29.00:52:38::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2022-07-29.00:52:38::SCWSystem::Completed Processing the domain standalone_domain
LOG::2022-07-29.00:52:38::SCWSystem::Completed Processing the sysconfig Zynq_TPG_VDMA_HDMI_System
LOG::2022-07-29.00:52:38::SCWPlatform::Completed generating the artifacts for system configuration Zynq_TPG_VDMA_HDMI_System
TRACE::2022-07-29.00:52:38::SCWPlatform::Started preparing the platform 
TRACE::2022-07-29.00:52:38::SCWSystem::Writing the bif file for system config Zynq_TPG_VDMA_HDMI_System
TRACE::2022-07-29.00:52:38::SCWSystem::dir created 
TRACE::2022-07-29.00:52:38::SCWSystem::Writing the bif 
TRACE::2022-07-29.00:52:38::SCWPlatform::Started writing the spfm file 
TRACE::2022-07-29.00:52:38::SCWPlatform::Started writing the xpfm file 
TRACE::2022-07-29.00:52:38::SCWPlatform::Completed generating the platform
TRACE::2022-07-29.00:52:38::SCWPlatform::Trying to open the hw design at D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:52:38::SCWPlatform::DSA given D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:52:38::SCWPlatform::DSA absoulate path D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:52:38::SCWPlatform::DSA directory D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw
TRACE::2022-07-29.00:52:38::SCWPlatform:: Platform Path D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:52:38::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-07-29.00:52:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2022-07-29.00:52:38::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2022-07-29.00:52:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-29.00:52:38::SCWMssOS::Checking the sw design at  D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-29.00:52:38::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-29.00:52:38::SCWMssOS::Sw design exists and opened at  D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-29.00:52:38::SCWPlatform::Trying to open the hw design at D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:52:38::SCWPlatform::DSA given D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:52:38::SCWPlatform::DSA absoulate path D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:52:38::SCWPlatform::DSA directory D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw
TRACE::2022-07-29.00:52:38::SCWPlatform:: Platform Path D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:52:38::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-07-29.00:52:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2022-07-29.00:52:38::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2022-07-29.00:52:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-29.00:52:38::SCWMssOS::Checking the sw design at  D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-29.00:52:38::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-29.00:52:38::SCWMssOS::Sw design exists and opened at  D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-29.00:52:38::SCWWriter::formatted JSON is {
	"platformName":	"Zynq_TPG_VDMA_HDMI_System",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Zynq_TPG_VDMA_HDMI_System",
	"platHandOff":	"D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/Zynq_TPG_HDMI_design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Zynq_TPG_VDMA_HDMI_System",
	"systems":	[{
			"systemName":	"Zynq_TPG_VDMA_HDMI_System",
			"systemDesc":	"Zynq_TPG_VDMA_HDMI_System",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Zynq_TPG_VDMA_HDMI_System",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"4f7649661ec42bdb04eeacf3869bca43",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"D:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"56d66d1d1e580d09be1d7e16fd403ca8",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-07-29.00:52:38::SCWPlatform::updated the xpfm file.
TRACE::2022-07-29.00:52:38::SCWPlatform::Trying to open the hw design at D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:52:38::SCWPlatform::DSA given D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:52:38::SCWPlatform::DSA absoulate path D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:52:38::SCWPlatform::DSA directory D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw
TRACE::2022-07-29.00:52:38::SCWPlatform:: Platform Path D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa
TRACE::2022-07-29.00:52:38::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2022-07-29.00:52:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2022-07-29.00:52:38::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2022-07-29.00:52:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-29.00:52:38::SCWMssOS::Checking the sw design at  D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-29.00:52:38::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-29.00:52:38::SCWMssOS::Sw design exists and opened at  D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/ps7_cortexa9_0/standalone_domain/bsp/system.mss
