set SynModuleInfo {
  {SRCNAME hls_macc MODELNAME hls_macc RTLNAME hls_macc IS_TOP 1
    SUBMODULES {
      {MODELNAME hls_macc_mul_32s_32s_32_5_1 RTLNAME hls_macc_mul_32s_32s_32_5_1 BINDTYPE op TYPE mul IMPL dsp LATENCY 4 ALLOW_PRAGMA 1}
      {MODELNAME hls_macc_HLS_MACC_PERIPH_BUS_s_axi RTLNAME hls_macc_HLS_MACC_PERIPH_BUS_s_axi BINDTYPE interface TYPE interface_s_axilite}
    }
  }
}
