

================================================================
== Vivado HLS Report for 'dense_2'
================================================================
* Date:           Mon Aug  5 22:30:28 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn
* Solution:       d2_fp2_u10
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    16.698|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  6301|  6301|  6301|  6301|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+------+------+----------+-----------+-----------+------+----------+
        |                |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+------+------+----------+-----------+-----------+------+----------+
        |- DENSE_2_LOOP  |  6300|  6300|       210|          -|          -|    30|    no    |
        | + FLAT_2_LOOP  |   202|   202|        43|         40|          1|     5|    yes   |
        +----------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    425|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      5|     421|    962|    -|
|Memory           |        4|      -|      32|     15|    -|
|Multiplexer      |        -|      -|       -|    501|    -|
|Register         |        -|      -|     661|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        4|      5|    1114|   1903|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        1|      2|       1|      3|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |cnn_fadd_32ns_32ncud_U33  |cnn_fadd_32ns_32ncud  |        0|      2|  227|  403|    0|
    |cnn_fcmp_32ns_32neOg_U35  |cnn_fcmp_32ns_32neOg  |        0|      0|   66|  239|    0|
    |cnn_fmul_32ns_32ndEe_U34  |cnn_fmul_32ns_32ndEe  |        0|      3|  128|  320|    0|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                     |                      |        0|      5|  421|  962|    0|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +-------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |       Memory      |        Module        | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |dense_2_bias_U     |dense_2_dense_2_bjbC  |        0|  32|  15|    0|    30|   32|     1|          960|
    |dense_2_weights_U  |dense_2_dense_2_wibs  |        4|   0|   0|    0|  1500|   32|     1|        48000|
    +-------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total              |                      |        4|  32|  15|    0|  1530|   64|     2|        48960|
    +-------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |add_ln13_1_fu_506_p2   |     +    |      0|  0|  15|           6|           2|
    |add_ln13_2_fu_555_p2   |     +    |      0|  0|  15|           6|           3|
    |add_ln13_3_fu_566_p2   |     +    |      0|  0|  15|           6|           3|
    |add_ln13_4_fu_615_p2   |     +    |      0|  0|  15|           6|           3|
    |add_ln13_5_fu_626_p2   |     +    |      0|  0|  15|           6|           3|
    |add_ln13_6_fu_675_p2   |     +    |      0|  0|  15|           6|           4|
    |add_ln13_7_fu_686_p2   |     +    |      0|  0|  15|           6|           4|
    |add_ln13_8_fu_886_p2   |     +    |      0|  0|  15|           6|           4|
    |add_ln13_fu_495_p2     |     +    |      0|  0|  15|           6|           2|
    |add_ln14_10_fu_839_p2  |     +    |      0|  0|   9|          12|          12|
    |add_ln14_11_fu_877_p2  |     +    |      0|  0|   9|          12|          12|
    |add_ln14_3_fu_485_p2   |     +    |      0|  0|   9|          12|          12|
    |add_ln14_4_fu_545_p2   |     +    |      0|  0|   9|          12|          12|
    |add_ln14_5_fu_605_p2   |     +    |      0|  0|   9|          12|          12|
    |add_ln14_6_fu_665_p2   |     +    |      0|  0|   9|          12|          12|
    |add_ln14_7_fu_725_p2   |     +    |      0|  0|   9|          12|          12|
    |add_ln14_8_fu_763_p2   |     +    |      0|  0|   9|          12|          12|
    |add_ln14_9_fu_801_p2   |     +    |      0|  0|   9|          12|          12|
    |add_ln14_fu_436_p2     |     +    |      0|  0|   9|          12|          12|
    |i_fu_381_p2            |     +    |      0|  0|  15|           5|           1|
    |sub_ln14_1_fu_479_p2   |     -    |      0|  0|   9|          12|          12|
    |sub_ln14_2_fu_539_p2   |     -    |      0|  0|   9|          12|          12|
    |sub_ln14_3_fu_599_p2   |     -    |      0|  0|   9|          12|          12|
    |sub_ln14_4_fu_659_p2   |     -    |      0|  0|   9|          12|          12|
    |sub_ln14_5_fu_719_p2   |     -    |      0|  0|   9|          12|          12|
    |sub_ln14_6_fu_757_p2   |     -    |      0|  0|   9|          12|          12|
    |sub_ln14_7_fu_795_p2   |     -    |      0|  0|   9|          12|          12|
    |sub_ln14_8_fu_833_p2   |     -    |      0|  0|   9|          12|          12|
    |sub_ln14_9_fu_871_p2   |     -    |      0|  0|   9|          12|          12|
    |sub_ln14_fu_430_p2     |     -    |      0|  0|   9|          12|          12|
    |and_ln19_fu_928_p2     |    and   |      0|  0|   2|           1|           1|
    |icmp_ln13_fu_395_p2    |   icmp   |      0|  0|  11|           6|           5|
    |icmp_ln19_1_fu_916_p2  |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln19_fu_910_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln9_fu_375_p2     |   icmp   |      0|  0|  11|           5|           3|
    |or_ln13_fu_446_p2      |    or    |      0|  0|   6|           6|           1|
    |or_ln19_fu_922_p2      |    or    |      0|  0|   2|           1|           1|
    |dense_2_out_d0         |  select  |      0|  0|  32|           1|           1|
    |ap_enable_pp0          |    xor   |      0|  0|   2|           1|           2|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 425|         351|         286|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------+-----+-----------+-----+-----------+
    |              Name              | LUT | Input Size| Bits| Total Bits|
    +--------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                       |  213|         49|    1|         49|
    |ap_enable_reg_pp0_iter1         |    9|          2|    1|          2|
    |ap_phi_mux_j_0_0_phi_fu_311_p4  |    9|          2|    6|         12|
    |dense_1_out_address0            |   33|          6|    6|         36|
    |dense_1_out_address1            |   33|          6|    6|         36|
    |dense_2_weights_address0        |   50|         11|   11|        121|
    |grp_fu_319_p0                   |   21|          4|   32|        128|
    |grp_fu_319_p1                   |   47|         10|   32|        320|
    |grp_fu_325_p0                   |   41|          8|   32|        256|
    |i_0_reg_284                     |    9|          2|    5|         10|
    |j_0_0_reg_307                   |    9|          2|    6|         12|
    |reg_347                         |    9|          2|   32|         64|
    |reg_358                         |    9|          2|   32|         64|
    |sum_0_0_reg_295                 |    9|          2|   32|         64|
    +--------------------------------+-----+-----------+-----+-----------+
    |Total                           |  501|        108|  234|       1174|
    +--------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |add_ln13_1_reg_1013              |   6|   0|    6|          0|
    |add_ln13_2_reg_1029              |   6|   0|    6|          0|
    |add_ln13_3_reg_1040              |   6|   0|    6|          0|
    |add_ln13_4_reg_1061              |   6|   0|    6|          0|
    |add_ln13_5_reg_1072              |   6|   0|    6|          0|
    |add_ln13_6_reg_1098              |   6|   0|    6|          0|
    |add_ln13_7_reg_1109              |   6|   0|    6|          0|
    |add_ln13_8_reg_1180              |   6|   0|    6|          0|
    |add_ln13_reg_1002                |   6|   0|    6|          0|
    |add_ln14_11_reg_1160             |  12|   0|   12|          0|
    |ap_CS_fsm                        |  48|   0|   48|          0|
    |ap_enable_reg_pp0_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |   1|   0|    1|          0|
    |dense_1_out_load_5_reg_1056      |  32|   0|   32|          0|
    |dense_1_out_load_7_reg_1093      |  32|   0|   32|          0|
    |dense_1_out_load_9_reg_1130      |  32|   0|   32|          0|
    |i_0_reg_284                      |   5|   0|    5|          0|
    |i_reg_947                        |   5|   0|    5|          0|
    |icmp_ln13_reg_972                |   1|   0|    1|          0|
    |icmp_ln13_reg_972_pp0_iter1_reg  |   1|   0|    1|          0|
    |j_0_0_reg_307                    |   6|   0|    6|          0|
    |or_ln13_reg_986                  |   5|   0|    6|          1|
    |reg_337                          |  32|   0|   32|          0|
    |reg_347                          |  32|   0|   32|          0|
    |reg_353                          |  32|   0|   32|          0|
    |reg_358                          |  32|   0|   32|          0|
    |reg_364                          |  32|   0|   32|          0|
    |reg_369                          |  32|   0|   32|          0|
    |sum_0_0_reg_295                  |  32|   0|   32|          0|
    |tmp_7_2_reg_1083                 |  32|   0|   32|          0|
    |tmp_7_3_reg_1120                 |  32|   0|   32|          0|
    |tmp_7_5_reg_1140                 |  32|   0|   32|          0|
    |tmp_7_6_reg_1150                 |  32|   0|   32|          0|
    |tmp_7_7_reg_1165                 |  32|   0|   32|          0|
    |tmp_7_9_reg_1175                 |  32|   0|   32|          0|
    |zext_ln13_reg_958                |   5|   0|   12|          7|
    |zext_ln14_reg_952                |   5|   0|   64|         59|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 661|   0|  728|         67|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                |  in |    1| ap_ctrl_hs |    dense_2   | return value |
|ap_rst                |  in |    1| ap_ctrl_hs |    dense_2   | return value |
|ap_start              |  in |    1| ap_ctrl_hs |    dense_2   | return value |
|ap_done               | out |    1| ap_ctrl_hs |    dense_2   | return value |
|ap_idle               | out |    1| ap_ctrl_hs |    dense_2   | return value |
|ap_ready              | out |    1| ap_ctrl_hs |    dense_2   | return value |
|dense_2_out_address0  | out |    5|  ap_memory |  dense_2_out |     array    |
|dense_2_out_ce0       | out |    1|  ap_memory |  dense_2_out |     array    |
|dense_2_out_we0       | out |    1|  ap_memory |  dense_2_out |     array    |
|dense_2_out_d0        | out |   32|  ap_memory |  dense_2_out |     array    |
|dense_1_out_address0  | out |    6|  ap_memory |  dense_1_out |     array    |
|dense_1_out_ce0       | out |    1|  ap_memory |  dense_1_out |     array    |
|dense_1_out_q0        |  in |   32|  ap_memory |  dense_1_out |     array    |
|dense_1_out_address1  | out |    6|  ap_memory |  dense_1_out |     array    |
|dense_1_out_ce1       | out |    1|  ap_memory |  dense_1_out |     array    |
|dense_1_out_q1        |  in |   32|  ap_memory |  dense_1_out |     array    |
+----------------------+-----+-----+------------+--------------+--------------+

