
                        DC Professional (TM)
                           DC Expert (TM)
                            DC Ultra (TM)
                       FloorPlan Manager (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                        Library Compiler (TM)
                      DesignWare Developer (TM)
                          DFT Compiler (TM)
                            BSD Compiler
                         Power Compiler (TM)

           Version A-2007.12-SP4 for linux -- May 31, 2008
              Copyright (c) 1988-2008 by Synopsys, Inc.
                         ALL RIGHTS RESERVED

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

The above trademark notice does not imply that you are licensed to use 
all of the listed products. You are licensed to use only those products 
for which you have lawfully obtained a valid license key.

Initializing...
#########################################
# TCL script for Design Compiler        #
# 2012 Mingoo Seok                      #
#########################################
#########################################
# READ Design and Library               #
#########################################
set BEHAVIORROOT "./rtl/verilog/"
./rtl/verilog/
#set top_level
set top_level aes_cipher_top
aes_cipher_top
source -verbose "common.tcl"
. /tools4/syn2007.12/libraries/syn/
dw_foundation.sldb
* /tools2/courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db dw_foundation.sldb
/tools2/courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db
/tools2/courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db
read_verilog {./rtl/verilog/aes_cipher_top.v}
Loading db file '/tools2/courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db'
Loading db file '/tools4/syn2007.12/libraries/syn/dw_foundation.sldb'
Loading db file '/tools4/syn2007.12/libraries/syn/gtech.db'
Loading db file '/tools4/syn2007.12/libraries/syn/standard.sldb'
  Loading link library 'scx3_cmos8rf_lpvt_tt_1p2v_25c'
  Loading link library 'gtech'
Loading verilog file '/home/user6/spring13/wy2211/dc_shell_project/rtl/verilog/aes_cipher_top.v'
Detecting input file type automatically (-rtl or -netlist).
Running DC verilog reader
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/user6/spring13/wy2211/dc_shell_project/rtl/verilog/aes_cipher_top.v
Warning:  /home/user6/spring13/wy2211/dc_shell_project/rtl/verilog/aes_cipher_top.v:104: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/user6/spring13/wy2211/dc_shell_project/rtl/verilog/aes_cipher_top.v:106: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/user6/spring13/wy2211/dc_shell_project/rtl/verilog/aes_cipher_top.v:108: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/user6/spring13/wy2211/dc_shell_project/rtl/verilog/aes_cipher_top.v:110: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/user6/spring13/wy2211/dc_shell_project/rtl/verilog/aes_cipher_top.v:111: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/user6/spring13/wy2211/dc_shell_project/rtl/verilog/aes_cipher_top.v:112: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/user6/spring13/wy2211/dc_shell_project/rtl/verilog/aes_cipher_top.v:119: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/user6/spring13/wy2211/dc_shell_project/rtl/verilog/aes_cipher_top.v:120: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/user6/spring13/wy2211/dc_shell_project/rtl/verilog/aes_cipher_top.v:121: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/user6/spring13/wy2211/dc_shell_project/rtl/verilog/aes_cipher_top.v:122: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/user6/spring13/wy2211/dc_shell_project/rtl/verilog/aes_cipher_top.v:123: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/user6/spring13/wy2211/dc_shell_project/rtl/verilog/aes_cipher_top.v:124: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/user6/spring13/wy2211/dc_shell_project/rtl/verilog/aes_cipher_top.v:125: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/user6/spring13/wy2211/dc_shell_project/rtl/verilog/aes_cipher_top.v:126: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/user6/spring13/wy2211/dc_shell_project/rtl/verilog/aes_cipher_top.v:127: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/user6/spring13/wy2211/dc_shell_project/rtl/verilog/aes_cipher_top.v:128: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/user6/spring13/wy2211/dc_shell_project/rtl/verilog/aes_cipher_top.v:129: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/user6/spring13/wy2211/dc_shell_project/rtl/verilog/aes_cipher_top.v:130: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/user6/spring13/wy2211/dc_shell_project/rtl/verilog/aes_cipher_top.v:131: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/user6/spring13/wy2211/dc_shell_project/rtl/verilog/aes_cipher_top.v:132: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/user6/spring13/wy2211/dc_shell_project/rtl/verilog/aes_cipher_top.v:133: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/user6/spring13/wy2211/dc_shell_project/rtl/verilog/aes_cipher_top.v:134: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/user6/spring13/wy2211/dc_shell_project/rtl/verilog/aes_cipher_top.v:183: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/user6/spring13/wy2211/dc_shell_project/rtl/verilog/aes_cipher_top.v:184: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/user6/spring13/wy2211/dc_shell_project/rtl/verilog/aes_cipher_top.v:185: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/user6/spring13/wy2211/dc_shell_project/rtl/verilog/aes_cipher_top.v:186: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/user6/spring13/wy2211/dc_shell_project/rtl/verilog/aes_cipher_top.v:187: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/user6/spring13/wy2211/dc_shell_project/rtl/verilog/aes_cipher_top.v:188: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/user6/spring13/wy2211/dc_shell_project/rtl/verilog/aes_cipher_top.v:189: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/user6/spring13/wy2211/dc_shell_project/rtl/verilog/aes_cipher_top.v:190: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/user6/spring13/wy2211/dc_shell_project/rtl/verilog/aes_cipher_top.v:191: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/user6/spring13/wy2211/dc_shell_project/rtl/verilog/aes_cipher_top.v:192: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/user6/spring13/wy2211/dc_shell_project/rtl/verilog/aes_cipher_top.v:193: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/user6/spring13/wy2211/dc_shell_project/rtl/verilog/aes_cipher_top.v:194: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/user6/spring13/wy2211/dc_shell_project/rtl/verilog/aes_cipher_top.v:195: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/user6/spring13/wy2211/dc_shell_project/rtl/verilog/aes_cipher_top.v:196: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/user6/spring13/wy2211/dc_shell_project/rtl/verilog/aes_cipher_top.v:197: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/user6/spring13/wy2211/dc_shell_project/rtl/verilog/aes_cipher_top.v:198: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/user6/spring13/wy2211/dc_shell_project/rtl/verilog/aes_cipher_top.v:214: Value of function mix_col may be used before being assigned; the synthesized result may not match simulations. (ELAB-392)

Inferred memory devices in process
	in routine aes_cipher_top line 103 in file
		'/home/user6/spring13/wy2211/dc_shell_project/rtl/verilog/aes_cipher_top.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      dcnt_reg       | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine aes_cipher_top line 110 in file
		'/home/user6/spring13/wy2211/dc_shell_project/rtl/verilog/aes_cipher_top.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      done_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine aes_cipher_top line 112 in file
		'/home/user6/spring13/wy2211/dc_shell_project/rtl/verilog/aes_cipher_top.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      ld_r_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine aes_cipher_top line 120 in file
		'/home/user6/spring13/wy2211/dc_shell_project/rtl/verilog/aes_cipher_top.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      sa23_reg       | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine aes_cipher_top line 130 in file
		'/home/user6/spring13/wy2211/dc_shell_project/rtl/verilog/aes_cipher_top.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      sa01_reg       | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine aes_cipher_top line 128 in file
		'/home/user6/spring13/wy2211/dc_shell_project/rtl/verilog/aes_cipher_top.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      sa21_reg       | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine aes_cipher_top line 192 in file
		'/home/user6/spring13/wy2211/dc_shell_project/rtl/verilog/aes_cipher_top.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    text_out_reg     | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine aes_cipher_top line 124 in file
		'/home/user6/spring13/wy2211/dc_shell_project/rtl/verilog/aes_cipher_top.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      sa22_reg       | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine aes_cipher_top line 134 in file
		'/home/user6/spring13/wy2211/dc_shell_project/rtl/verilog/aes_cipher_top.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      sa00_reg       | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine aes_cipher_top line 186 in file
		'/home/user6/spring13/wy2211/dc_shell_project/rtl/verilog/aes_cipher_top.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    text_out_reg     | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine aes_cipher_top line 196 in file
		'/home/user6/spring13/wy2211/dc_shell_project/rtl/verilog/aes_cipher_top.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    text_out_reg     | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine aes_cipher_top line 122 in file
		'/home/user6/spring13/wy2211/dc_shell_project/rtl/verilog/aes_cipher_top.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      sa03_reg       | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine aes_cipher_top line 132 in file
		'/home/user6/spring13/wy2211/dc_shell_project/rtl/verilog/aes_cipher_top.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      sa20_reg       | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine aes_cipher_top line 188 in file
		'/home/user6/spring13/wy2211/dc_shell_project/rtl/verilog/aes_cipher_top.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    text_out_reg     | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine aes_cipher_top line 198 in file
		'/home/user6/spring13/wy2211/dc_shell_project/rtl/verilog/aes_cipher_top.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    text_out_reg     | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine aes_cipher_top line 190 in file
		'/home/user6/spring13/wy2211/dc_shell_project/rtl/verilog/aes_cipher_top.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    text_out_reg     | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine aes_cipher_top line 126 in file
		'/home/user6/spring13/wy2211/dc_shell_project/rtl/verilog/aes_cipher_top.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      sa02_reg       | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine aes_cipher_top line 184 in file
		'/home/user6/spring13/wy2211/dc_shell_project/rtl/verilog/aes_cipher_top.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    text_out_reg     | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine aes_cipher_top line 194 in file
		'/home/user6/spring13/wy2211/dc_shell_project/rtl/verilog/aes_cipher_top.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    text_out_reg     | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine aes_cipher_top line 111 in file
		'/home/user6/spring13/wy2211/dc_shell_project/rtl/verilog/aes_cipher_top.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    text_in_r_reg    | Flip-flop |  128  |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine aes_cipher_top line 121 in file
		'/home/user6/spring13/wy2211/dc_shell_project/rtl/verilog/aes_cipher_top.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      sa13_reg       | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine aes_cipher_top line 129 in file
		'/home/user6/spring13/wy2211/dc_shell_project/rtl/verilog/aes_cipher_top.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      sa11_reg       | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine aes_cipher_top line 131 in file
		'/home/user6/spring13/wy2211/dc_shell_project/rtl/verilog/aes_cipher_top.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      sa30_reg       | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine aes_cipher_top line 183 in file
		'/home/user6/spring13/wy2211/dc_shell_project/rtl/verilog/aes_cipher_top.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    text_out_reg     | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine aes_cipher_top line 193 in file
		'/home/user6/spring13/wy2211/dc_shell_project/rtl/verilog/aes_cipher_top.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    text_out_reg     | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine aes_cipher_top line 125 in file
		'/home/user6/spring13/wy2211/dc_shell_project/rtl/verilog/aes_cipher_top.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      sa12_reg       | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine aes_cipher_top line 187 in file
		'/home/user6/spring13/wy2211/dc_shell_project/rtl/verilog/aes_cipher_top.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    text_out_reg     | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine aes_cipher_top line 197 in file
		'/home/user6/spring13/wy2211/dc_shell_project/rtl/verilog/aes_cipher_top.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    text_out_reg     | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine aes_cipher_top line 119 in file
		'/home/user6/spring13/wy2211/dc_shell_project/rtl/verilog/aes_cipher_top.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      sa33_reg       | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine aes_cipher_top line 123 in file
		'/home/user6/spring13/wy2211/dc_shell_project/rtl/verilog/aes_cipher_top.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      sa32_reg       | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine aes_cipher_top line 133 in file
		'/home/user6/spring13/wy2211/dc_shell_project/rtl/verilog/aes_cipher_top.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      sa10_reg       | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine aes_cipher_top line 189 in file
		'/home/user6/spring13/wy2211/dc_shell_project/rtl/verilog/aes_cipher_top.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    text_out_reg     | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine aes_cipher_top line 191 in file
		'/home/user6/spring13/wy2211/dc_shell_project/rtl/verilog/aes_cipher_top.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    text_out_reg     | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine aes_cipher_top line 127 in file
		'/home/user6/spring13/wy2211/dc_shell_project/rtl/verilog/aes_cipher_top.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      sa31_reg       | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine aes_cipher_top line 185 in file
		'/home/user6/spring13/wy2211/dc_shell_project/rtl/verilog/aes_cipher_top.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    text_out_reg     | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine aes_cipher_top line 195 in file
		'/home/user6/spring13/wy2211/dc_shell_project/rtl/verilog/aes_cipher_top.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    text_out_reg     | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/user6/spring13/wy2211/dc_shell_project/rtl/verilog/aes_cipher_top.db:aes_cipher_top'
Loaded 1 design.
Current design is 'aes_cipher_top'.
aes_cipher_top
read_verilog {./rtl/verilog/aes_key_expand_.v}
Error: Cannot read file './rtl/verilog/aes_key_expand_.v'. (UID-58)
No designs were read
read_verilog {./rtl/verilog/aes_sbox.v}
Loading verilog file '/home/user6/spring13/wy2211/dc_shell_project/rtl/verilog/aes_sbox.v'
Detecting input file type automatically (-rtl or -netlist).
Running DC verilog reader
Opening include file /home/user6/spring13/wy2211/dc_shell_project/rtl/verilog/timescale.v
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/user6/spring13/wy2211/dc_shell_project/rtl/verilog/aes_sbox.v
Searching for ./timescale.v
Searching for /tools4/syn2007.12/libraries/syn//timescale.v
Searching for /home/user6/spring13/wy2211/dc_shell_project/rtl/verilog/timescale.v
Opening include file /home/user6/spring13/wy2211/dc_shell_project/rtl/verilog/timescale.v

Statistics for case statements in always block at line 64 in file
	'/home/user6/spring13/wy2211/dc_shell_project/rtl/verilog/aes_sbox.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            65            |    user/user     |
===============================================
Presto compilation completed successfully.
Current design is now '/home/user6/spring13/wy2211/dc_shell_project/rtl/verilog/aes_sbox.db:aes_sbox'
Loaded 1 design.
Current design is 'aes_sbox'.
aes_sbox
read_verilog {./rtl/verilog/aes_rcon.vcd }
Error: Cannot read file './rtl/verilog/aes_rcon.vcd'. (UID-58)
No designs were read
list_designs
aes_cipher_top  aes_sbox (*)
1
#########################################
# Design Constranits                    #
#########################################
current_design $top_level
Current design is 'aes_cipher_top'.
{aes_cipher_top}
link

  Linking design 'aes_cipher_top'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (2 designs)               /home/user6/spring13/wy2211/dc_shell_project/rtl/verilog/aes_cipher_top.db, etc
  scx3_cmos8rf_lpvt_tt_1p2v_25c (library) /tools2/courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db
  dw_foundation.sldb (library) /tools4/syn2007.12/libraries/syn/dw_foundation.sldb

Information: Building the design 'aes_key_expand_128'. (HDL-193)
Warning: Can't find the design 'aes_key_expand_128'
	in the library 'WORK'. (LBR-1)
Warning: Unable to resolve reference 'aes_key_expand_128' in 'aes_cipher_top'. (LINK-5)
0
source -verbose "timing.tcl"
12
0
1.5
0
3
0.001
Information: Building the design 'aes_key_expand_128'. (HDL-193)
Warning: Can't find the design 'aes_key_expand_128'
	in the library 'WORK'. (LBR-1)
Warning: Unable to resolve reference 'aes_key_expand_128' in 'aes_cipher_top'. (LINK-5)
Warning: Design 'aes_cipher_top' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'aes_cipher_top' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'aes_cipher_top' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
Warning: Design 'aes_cipher_top' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'aes_cipher_top' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
Warning: Design 'aes_cipher_top' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'aes_cipher_top' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
Warning: Design 'aes_cipher_top' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
Warning: Design 'aes_cipher_top' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
Warning: Design 'aes_cipher_top' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
Warning: Design 'aes_cipher_top' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
1
1
#set_driving_cell -lib_cell HS65_GS_IVX2 [all_inputs]
set_max_capacitance 0.001 [all_inputs]
1
set_max_fanout 4 $top_level
1
set_max_fanout 2 [all_inputs]
1
set_max_area 0 
1
set_fix_multiple_port_nets -all -buffer_constants
1
#set_dont_use ST65GP_250/HS65_GS_IVX2
#set_ideal_network {resetn}
#set_ideal_network {addr_in}
#set_ideal_network {temp} -no_propagate
#set_ideal_network {data_out} -no_propagate
#set_multicycle_path 2 -from {temp1} -to {out1}
#set_multicycle_path 2 -from {temp2} -to {out2}
#########################################
# Compile for combinational logic       #
#########################################
check_design
Warning: Design 'aes_cipher_top' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: In design 'aes_cipher_top', cell 'C1155' does not drive any nets. (LINT-1)
Warning: In design 'aes_cipher_top', input port 'clk' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'ld' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[127]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[126]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[125]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[124]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[123]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[122]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[121]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[120]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[119]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[118]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[117]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[116]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[115]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[114]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[113]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[112]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[111]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[110]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[109]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[108]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[107]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[106]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[105]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[104]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[103]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[102]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[101]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[100]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[99]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[98]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[97]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[96]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[95]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[94]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[93]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[92]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[91]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[90]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[89]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[88]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[87]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[86]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[85]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[84]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[83]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[82]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[81]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[80]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[79]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[78]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[77]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[76]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[75]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[74]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[73]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[72]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[71]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[70]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[69]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[68]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[67]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[66]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[65]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[64]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[63]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[62]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[61]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[60]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[59]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[58]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[57]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[56]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[55]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[54]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[53]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[52]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[51]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[50]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[49]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[48]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[47]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[46]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[45]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[44]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[43]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[42]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[41]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[40]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[39]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[38]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[37]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[36]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[35]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[34]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[33]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[32]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[31]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[30]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[29]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[28]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[27]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[26]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[25]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[24]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[23]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[22]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[21]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[20]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[19]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[18]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[17]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[16]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[15]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[14]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[13]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[12]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[11]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[10]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[9]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[8]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[7]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[6]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[5]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[4]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[3]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[2]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[1]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[0]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Information: Design 'aes_cipher_top' has multiply instantiated designs. Use the '-multiple_designs' switch for more information. (LINT-78)
1
#uniquify
#compile_ultra
set_ultra_optimization -f
Warning: The 'set_ultra_optimization' command will be obsolete in the next release of Design Compiler (2008.09). Please change your scripts to use the 'compile_ultra' command for getting the most optimized results with DC Ultra. For further information: 'man compile_ultra'
Information: DC ultra optimization mode successfully set. (UIO-73)
1
compile -boundary_optimization -map_effort low
Warning: Design 'aes_cipher_top' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: The compile -map_effort low is obsolete. Setting this variable now defaults to compile -map_effort medium. Please update your script accordingly. (OPT-1303)
Alib files are up-to-date.
Information: Datapath optimization is enabled. (DP-1)
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library       |      Version       | Available |
============================================================================
| Basic DW Building Blocks                | A-2007.12-DWBB_0803 |    *     |
| Licensed DW Building Blocks             | A-2007.12-DWBB_0803 |    *     |
============================================================================


Information: There are 131 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Loaded alib file './alib-52/scx3_cmos8rf_lpvt_tt_1p2v_25c.db.alib'

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'aes_sbox_0'
  Processing 'aes_cipher_top'
Information: Building the design 'aes_key_expand_128'. (HDL-193)
Warning: Can't find the design 'aes_key_expand_128'
	in the library 'WORK'. (LBR-1)
Warning: Unable to resolve reference 'aes_key_expand_128' in 'aes_cipher_top'. (LINK-5)

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Ultra Medium effort)
  -------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:23  226108.8      0.00       0.0    7764.5                          
    0:00:23  226108.8      0.00       0.0    7764.5                          

  Beginning Delay Optimization Phase
  ----------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:23  226108.8      0.00       0.0    7764.5                          
    0:00:23  226108.8      0.00       0.0    7764.5                          
    0:00:23  226108.8      0.00       0.0    7764.5                          
    0:00:23  226108.8      0.00       0.0    7764.5                          
    0:00:23  226108.8      0.00       0.0    7764.5                          
    0:00:24  221597.3      0.00       0.0    7811.1                          


  Beginning Design Rule Fixing  (max_transition)  (max_fanout)  (max_capacitance)
  ----------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:24  221597.3      0.00       0.0    7811.1                          
    0:00:28  219458.9      0.00       0.0    7378.0 us03/n70                 
    0:00:31  222841.4      0.00       0.0    5967.0 us13/n218                
    0:00:35  226332.0      0.00       0.0    4701.0 us33/n208                
    0:00:38  229765.0      0.00       0.0    3570.0 us33/net13888            
    0:00:41  232996.3      0.00       0.0    2556.0 us21/net14198            
    0:00:44  236518.6      0.00       0.0    1627.0 us20/net14239            
    0:00:47  239811.8      0.00       0.0     920.0 us20/n278                
    0:00:51  230165.3      0.00       0.0     674.0 us30/d[2]                
    0:00:54  224779.7      0.00       0.0     507.0 us22/net15734            
    0:00:59  217831.7      0.00       0.0     317.0 n490                     
    0:01:01  217680.5      0.00       0.0     278.0 us32/a[7]                
    0:01:04  218040.5      0.00       0.0     103.0 sa22_sr[0]               
    0:01:06  218426.4      0.00       0.0       0.0                          
    0:01:06  218426.4      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:07  218426.4      0.00       0.0       0.0                          
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
    0:01:28   91586.9      0.00       0.0       0.0                          
    0:01:32   91480.3      0.00       0.0       0.0                          
    0:01:33   91480.3      0.00       0.0       0.0                          
    0:01:33   91480.3      0.00       0.0       0.0                          
    0:01:34   91480.3      0.00       0.0       0.0                          
    0:01:34   91480.3      0.00       0.0       0.0                          
Loading db file '/tools2/courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db'

  Optimization Complete
  ---------------------
1
compile_ultra
Information: Building the design 'aes_key_expand_128'. (HDL-193)
Warning: Can't find the design 'aes_key_expand_128'
	in the library 'WORK'. (LBR-1)
Warning: Unable to resolve reference 'aes_key_expand_128' in 'aes_cipher_top'. (LINK-5)
Alib files are up-to-date.
Information: Datapath optimization is enabled. (DP-1)
Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 130 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Information: Ungrouping hierarchy us00 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy us33 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy us32 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy us31 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy us30 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy us23 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy us22 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy us21 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy us20 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy us13 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy us12 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy us11 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy us10 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy us03 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy us02 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy us01 before Pass 1 (OPT-776)
Information: Ungrouping 16 of 17 hierarchies before Pass 1 (OPT-775)

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'aes_cipher_top'
Information: Building the design 'aes_key_expand_128'. (HDL-193)
Warning: Can't find the design 'aes_key_expand_128'
	in the library 'WORK'. (LBR-1)
Warning: Unable to resolve reference 'aes_key_expand_128' in 'aes_cipher_top'. (LINK-5)

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
  Re-synthesis Optimization (Phase 1)
  Re-synthesis Optimization (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)


  Beginning Delay Optimization Phase
  ----------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:37   69376.3      0.00       0.0    7073.6                          
    0:00:37   69376.3      0.00       0.0    7073.6                          
    0:00:37   69376.3      0.00       0.0    7073.6                          
    0:00:37   69376.3      0.00       0.0    7073.6                          
    0:00:37   69376.3      0.00       0.0    7073.6                          
    0:00:37   69376.3      0.00       0.0    7073.6                          
    0:00:37   69376.3      0.00       0.0    7073.6                          


  Beginning Design Rule Fixing  (max_transition)  (max_fanout)  (max_capacitance)
  ----------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:37   69376.3      0.00       0.0    7073.6                          
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
    0:01:09   69802.6      0.00       0.0    6915.4 n3736                    
    0:01:12   73016.6      0.00       0.0    5372.0 n2291                    
    0:01:14   76200.5      0.00       0.0    3974.0 n2054                    
    0:01:16   79328.2      0.00       0.0    2775.0 n5953                    
    0:01:18   82576.8      0.00       0.0    1741.0 n5876                    
    0:01:20   85376.2      0.00       0.0     895.0 n3923                    
    0:01:21   88033.0      0.00       0.0     373.0 n5522                    
    0:01:23   90858.2      0.00       0.0     118.0 n5035                    
    0:01:26   92374.6      0.00       0.0       0.0                          
    0:01:33   88169.8      0.00       0.0       0.0                          
Loaded alib file './alib-52/scx3_cmos8rf_lpvt_tt_1p2v_25c.db.alib'
    0:01:36   88169.8      0.00       0.0       0.0                          
    0:01:36   88169.8      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:38   88165.4      0.00       0.0       2.0                          
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
    0:01:51   84623.0      0.00       0.0       0.0                          
    0:01:51   84623.0      0.00       0.0       0.0                          
    0:01:51   84623.0      0.00       0.0       0.0                          
    0:01:51   84623.0      0.00       0.0       0.0                          
Loading db file '/tools2/courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db'

  Optimization Complete
  ---------------------
1
set maxpaths 20
20
set rpt_file "${top_level}.dc.rpt1"
aes_cipher_top.dc.rpt1
check_design > $rpt_file
report_area  >> ${rpt_file}
report_power -hier -analysis_effort medium >> ${rpt_file}
report_design >> ${rpt_file}
report_cell >> ${rpt_file}
report_port -verbose >> ${rpt_file}
report_compile_options >> ${rpt_file}
report_constraint -all_violators -verbose >> ${rpt_file} 
report_timing -path full -delay max -max_paths $maxpaths -nworst 100 >> ${rpt_file}
check_design
Warning: Design 'aes_cipher_top' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: In design 'aes_cipher_top', input port 'clk' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'ld' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[127]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[126]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[125]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[124]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[123]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[122]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[121]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[120]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[119]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[118]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[117]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[116]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[115]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[114]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[113]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[112]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[111]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[110]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[109]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[108]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[107]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[106]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[105]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[104]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[103]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[102]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[101]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[100]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[99]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[98]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[97]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[96]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[95]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[94]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[93]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[92]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[91]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[90]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[89]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[88]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[87]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[86]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[85]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[84]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[83]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[82]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[81]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[80]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[79]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[78]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[77]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[76]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[75]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[74]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[73]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[72]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[71]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[70]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[69]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[68]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[67]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[66]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[65]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[64]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[63]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[62]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[61]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[60]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[59]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[58]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[57]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[56]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[55]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[54]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[53]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[52]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[51]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[50]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[49]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[48]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[47]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[46]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[45]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[44]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[43]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[42]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[41]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[40]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[39]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[38]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[37]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[36]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[35]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[34]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[33]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[32]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[31]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[30]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[29]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[28]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[27]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[26]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[25]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[24]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[23]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[22]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[21]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[20]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[19]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[18]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[17]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[16]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[15]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[14]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[13]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[12]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[11]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[10]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[9]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[8]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[7]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[6]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[5]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[4]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[3]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[2]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[1]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'aes_cipher_top', input port 'key[0]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
1
#set_transform_for_retiming {temp_reg[6] temp_reg[5] temp_reg[4] temp_reg[3] temp_reg[2] temp_reg[1] temp_reg[0]} dont_retime
#optimize_registers -clock clk -edge rise -justification_effort high 
#balance_registers
#source -verbose "../script/timing.1.2ns.tcl"
#pipeline_design -stages 8 -clock_port_name $clk_name -check_design -verbose -print_critical_loop
#set_max_capacitance 1 [all_inputs] 
#compile_ultra -no_autoungroup -no_boundary_optimization
#remove_clock -all
#source -verbose "../script/timing.1us.tcl"
#pipeline_design -stages 8 -clock_port_name $clk_name -check_design -verbose 
#pipeline_design -stages 8 -clock_port_name $clk_name -async_reset reset -check_design -verbose 
#pipeline_design -stages 8 -clock_port_name $clk_name -async_reset reset -check_design -verbose -minimum_period_only
#########################################
# Write outputs                         #
#########################################
# Rename modules, signals according to the naming rules, tool exchange
#source -verbose "../script/namingrules.tcl"
set verilogout_no_tri TRUE
TRUE
write -hierarchy -format verilog -output "${top_level}.nl.v"
Warning: Design 'aes_cipher_top' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Writing verilog file '/home/user6/spring13/wy2211/dc_shell_project/aes_cipher_top.nl.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
1
# Generate Standard Delay Format (SDF) file
write_sdf -context verilog "${top_level}.temp.sdf"
Warning: Design 'aes_cipher_top' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/user6/spring13/wy2211/dc_shell_project/aes_cipher_top.temp.sdf'. (WT-3)
Warning: Design contains black-box components.  These cells will have no timing information. (WT-7)
1
# Generate report file
set maxpaths 20
20
set rpt_file "${top_level}.dc.rpt"
aes_cipher_top.dc.rpt
check_design > $rpt_file
report_area  >> ${rpt_file}
report_power -hier -analysis_effort medium >> ${rpt_file}
report_design >> ${rpt_file}
report_cell >> ${rpt_file}
report_port -verbose >> ${rpt_file}
report_compile_options >> ${rpt_file}
report_constraint -all_violators -verbose >> ${rpt_file}
report_timing -path full -delay max -max_paths $maxpaths -nworst 100 >> ${rpt_file}
quit
Information: Defining new variable 'BEHAVIORROOT'. (CMD-041)
Information: Defining new variable 'rpt_file'. (CMD-041)
Information: Defining new variable 'typical_wire_load'. (CMD-041)
Information: Defining new variable 'clk_name'. (CMD-041)
Information: Defining new variable 'typical_output_delay'. (CMD-041)
Information: Defining new variable 'clk_period'. (CMD-041)
Information: Defining new variable 'top_level'. (CMD-041)
Information: Defining new variable 'typical_input_delay'. (CMD-041)
Information: Defining new variable 'clk_transition'. (CMD-041)
Information: Defining new variable 'clk_uncertainty'. (CMD-041)
Information: Defining new variable 'clk_port'. (CMD-041)
Information: Defining new variable 'maxpaths'. (CMD-041)

Thank you...
