
## Authors

- [@NgoDuc25](https://github.com/NgoMinhDuc25)
- [@MyMainGithubProfile](https://github.com/NgoDuc2505)

## Compile and run script

Run testbench and verilog module file
```bash
iverilog -o [out_file_name] [verilog_module.v] [testbench.v]
```
Run result test and generate .vcd file
```bash
vvp [out_file_name]    
```
Run gtkwave
```bash
gtkwave [out_vcd_file]  
```

## Binary decoder 

![Schematic](https://www.electronics-tutorials.ws/wp-content/uploads/2013/08/comb43.gif?fit=441%2C144)