and r0, r0, r1
mvn r0, r0
add r3, r0, 31
lsl r1, r3, 31
