// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1.2 (64-bit)
// Version: 2022.1.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module Bert_layer_Linear_layer_ds2 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        v475_address0,
        v475_ce0,
        v475_q0,
        v563_address0,
        v563_ce0,
        v563_q0,
        v564_address0,
        v564_ce0,
        v564_q0,
        v478_address0,
        v478_ce0,
        v478_we0,
        v478_d0,
        grp_fu_274_p_din0,
        grp_fu_274_p_din1,
        grp_fu_274_p_opcode,
        grp_fu_274_p_dout0,
        grp_fu_274_p_ce,
        grp_fu_278_p_din0,
        grp_fu_278_p_din1,
        grp_fu_278_p_opcode,
        grp_fu_278_p_dout0,
        grp_fu_278_p_ce,
        grp_fu_282_p_din0,
        grp_fu_282_p_din1,
        grp_fu_282_p_opcode,
        grp_fu_282_p_dout0,
        grp_fu_282_p_ce,
        grp_fu_290_p_din0,
        grp_fu_290_p_din1,
        grp_fu_290_p_dout0,
        grp_fu_290_p_ce,
        grp_fu_298_p_din0,
        grp_fu_298_p_din1,
        grp_fu_298_p_dout0,
        grp_fu_298_p_ce,
        grp_fu_286_p_din0,
        grp_fu_286_p_din1,
        grp_fu_286_p_dout0,
        grp_fu_286_p_ce,
        grp_fu_294_p_din0,
        grp_fu_294_p_din1,
        grp_fu_294_p_dout0,
        grp_fu_294_p_ce,
        grp_fu_305_p_din0,
        grp_fu_305_p_din1,
        grp_fu_305_p_opcode,
        grp_fu_305_p_dout0,
        grp_fu_305_p_ce,
        grp_fu_302_p_din0,
        grp_fu_302_p_dout0,
        grp_fu_302_p_ce
);

parameter    ap_ST_fsm_state1 = 17'd1;
parameter    ap_ST_fsm_state2 = 17'd2;
parameter    ap_ST_fsm_state3 = 17'd4;
parameter    ap_ST_fsm_state4 = 17'd8;
parameter    ap_ST_fsm_state5 = 17'd16;
parameter    ap_ST_fsm_state6 = 17'd32;
parameter    ap_ST_fsm_state7 = 17'd64;
parameter    ap_ST_fsm_state8 = 17'd128;
parameter    ap_ST_fsm_state9 = 17'd256;
parameter    ap_ST_fsm_state10 = 17'd512;
parameter    ap_ST_fsm_state11 = 17'd1024;
parameter    ap_ST_fsm_state12 = 17'd2048;
parameter    ap_ST_fsm_state13 = 17'd4096;
parameter    ap_ST_fsm_state14 = 17'd8192;
parameter    ap_ST_fsm_state15 = 17'd16384;
parameter    ap_ST_fsm_state16 = 17'd32768;
parameter    ap_ST_fsm_state17 = 17'd65536;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [15:0] v475_address0;
output   v475_ce0;
input  [31:0] v475_q0;
output  [21:0] v563_address0;
output   v563_ce0;
input  [31:0] v563_q0;
output  [9:0] v564_address0;
output   v564_ce0;
input  [31:0] v564_q0;
output  [13:0] v478_address0;
output   v478_ce0;
output   v478_we0;
output  [31:0] v478_d0;
output  [31:0] grp_fu_274_p_din0;
output  [31:0] grp_fu_274_p_din1;
output  [4:0] grp_fu_274_p_opcode;
input  [0:0] grp_fu_274_p_dout0;
output   grp_fu_274_p_ce;
output  [31:0] grp_fu_278_p_din0;
output  [31:0] grp_fu_278_p_din1;
output  [4:0] grp_fu_278_p_opcode;
input  [0:0] grp_fu_278_p_dout0;
output   grp_fu_278_p_ce;
output  [31:0] grp_fu_282_p_din0;
output  [31:0] grp_fu_282_p_din1;
output  [4:0] grp_fu_282_p_opcode;
input  [0:0] grp_fu_282_p_dout0;
output   grp_fu_282_p_ce;
output  [31:0] grp_fu_290_p_din0;
output  [31:0] grp_fu_290_p_din1;
input  [31:0] grp_fu_290_p_dout0;
output   grp_fu_290_p_ce;
output  [31:0] grp_fu_298_p_din0;
output  [31:0] grp_fu_298_p_din1;
input  [31:0] grp_fu_298_p_dout0;
output   grp_fu_298_p_ce;
output  [31:0] grp_fu_286_p_din0;
output  [31:0] grp_fu_286_p_din1;
input  [31:0] grp_fu_286_p_dout0;
output   grp_fu_286_p_ce;
output  [31:0] grp_fu_294_p_din0;
output  [31:0] grp_fu_294_p_din1;
input  [31:0] grp_fu_294_p_dout0;
output   grp_fu_294_p_ce;
output  [31:0] grp_fu_305_p_din0;
output  [31:0] grp_fu_305_p_din1;
output  [0:0] grp_fu_305_p_opcode;
input  [31:0] grp_fu_305_p_dout0;
output   grp_fu_305_p_ce;
output  [31:0] grp_fu_302_p_din0;
input  [31:0] grp_fu_302_p_dout0;
output   grp_fu_302_p_ce;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[15:0] v475_address0;
reg v475_ce0;
reg[21:0] v563_address0;
reg v563_ce0;

(* fsm_encoding = "none" *) reg   [16:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [3:0] i39_1_reg_523;
wire    ap_CS_fsm_state3;
wire   [0:0] icmp_ln805_fu_252_p2;
wire   [15:0] sub_ln807_fu_297_p2;
reg   [15:0] sub_ln807_reg_545;
wire    ap_CS_fsm_state4;
wire   [31:0] max_inp3_q0;
reg   [31:0] max_inp3_load_reg_550;
reg   [9:0] i40_1_reg_555;
wire    ap_CS_fsm_state7;
wire   [0:0] icmp_ln830_fu_306_p2;
wire   [21:0] sub_ln832_fu_361_p2;
reg   [21:0] sub_ln832_reg_591;
wire    ap_CS_fsm_state8;
wire   [31:0] max_W3_q0;
reg   [31:0] max_W3_load_reg_596;
wire   [9:0] select_ln875_fu_400_p3;
reg   [9:0] select_ln875_reg_604;
wire    ap_CS_fsm_state12;
wire   [0:0] icmp_ln875_fu_370_p2;
wire   [3:0] select_ln875_1_fu_408_p3;
reg   [3:0] select_ln875_1_reg_611;
wire   [15:0] sub_ln878_fu_455_p2;
reg   [15:0] sub_ln878_reg_618;
wire    ap_CS_fsm_state13;
wire   [13:0] empty_420_fu_481_p2;
reg   [13:0] empty_420_reg_623;
wire   [21:0] sub_ln879_fu_510_p2;
reg   [21:0] sub_ln879_reg_633;
wire    ap_CS_fsm_state14;
wire   [31:0] q_outp5_q0;
reg   [31:0] q_outp5_load_reg_638;
reg   [3:0] max_inp3_address0;
reg    max_inp3_ce0;
reg    max_inp3_we0;
reg   [31:0] max_inp3_d0;
reg   [9:0] max_W3_address0;
reg    max_W3_ce0;
reg    max_W3_we0;
reg   [31:0] max_W3_d0;
reg   [15:0] q_inp3_V_address0;
reg    q_inp3_V_ce0;
reg    q_inp3_V_we0;
wire   [11:0] q_inp3_V_q0;
reg   [21:0] q_W3_V_address0;
reg    q_W3_V_ce0;
reg    q_W3_V_we0;
wire   [11:0] q_W3_V_q0;
reg   [13:0] q_outp5_address0;
reg    q_outp5_ce0;
reg    q_outp5_we0;
reg   [31:0] q_outp5_d0;
wire    grp_Linear_layer_ds2_Pipeline_VITIS_LOOP_790_1_fu_168_ap_start;
wire    grp_Linear_layer_ds2_Pipeline_VITIS_LOOP_790_1_fu_168_ap_done;
wire    grp_Linear_layer_ds2_Pipeline_VITIS_LOOP_790_1_fu_168_ap_idle;
wire    grp_Linear_layer_ds2_Pipeline_VITIS_LOOP_790_1_fu_168_ap_ready;
wire   [3:0] grp_Linear_layer_ds2_Pipeline_VITIS_LOOP_790_1_fu_168_max_inp3_address0;
wire    grp_Linear_layer_ds2_Pipeline_VITIS_LOOP_790_1_fu_168_max_inp3_ce0;
wire    grp_Linear_layer_ds2_Pipeline_VITIS_LOOP_790_1_fu_168_max_inp3_we0;
wire   [31:0] grp_Linear_layer_ds2_Pipeline_VITIS_LOOP_790_1_fu_168_max_inp3_d0;
wire    grp_Linear_layer_ds2_Pipeline_VITIS_LOOP_794_2_fu_174_ap_start;
wire    grp_Linear_layer_ds2_Pipeline_VITIS_LOOP_794_2_fu_174_ap_done;
wire    grp_Linear_layer_ds2_Pipeline_VITIS_LOOP_794_2_fu_174_ap_idle;
wire    grp_Linear_layer_ds2_Pipeline_VITIS_LOOP_794_2_fu_174_ap_ready;
wire   [9:0] grp_Linear_layer_ds2_Pipeline_VITIS_LOOP_794_2_fu_174_max_W3_address0;
wire    grp_Linear_layer_ds2_Pipeline_VITIS_LOOP_794_2_fu_174_max_W3_ce0;
wire    grp_Linear_layer_ds2_Pipeline_VITIS_LOOP_794_2_fu_174_max_W3_we0;
wire   [31:0] grp_Linear_layer_ds2_Pipeline_VITIS_LOOP_794_2_fu_174_max_W3_d0;
wire    grp_Linear_layer_ds2_Pipeline_VITIS_LOOP_800_3_VITIS_LOOP_801_4_fu_180_ap_start;
wire    grp_Linear_layer_ds2_Pipeline_VITIS_LOOP_800_3_VITIS_LOOP_801_4_fu_180_ap_done;
wire    grp_Linear_layer_ds2_Pipeline_VITIS_LOOP_800_3_VITIS_LOOP_801_4_fu_180_ap_idle;
wire    grp_Linear_layer_ds2_Pipeline_VITIS_LOOP_800_3_VITIS_LOOP_801_4_fu_180_ap_ready;
wire   [13:0] grp_Linear_layer_ds2_Pipeline_VITIS_LOOP_800_3_VITIS_LOOP_801_4_fu_180_q_outp5_address0;
wire    grp_Linear_layer_ds2_Pipeline_VITIS_LOOP_800_3_VITIS_LOOP_801_4_fu_180_q_outp5_ce0;
wire    grp_Linear_layer_ds2_Pipeline_VITIS_LOOP_800_3_VITIS_LOOP_801_4_fu_180_q_outp5_we0;
wire   [31:0] grp_Linear_layer_ds2_Pipeline_VITIS_LOOP_800_3_VITIS_LOOP_801_4_fu_180_q_outp5_d0;
wire    grp_Linear_layer_ds2_Pipeline_l_j38_fu_186_ap_start;
wire    grp_Linear_layer_ds2_Pipeline_l_j38_fu_186_ap_done;
wire    grp_Linear_layer_ds2_Pipeline_l_j38_fu_186_ap_idle;
wire    grp_Linear_layer_ds2_Pipeline_l_j38_fu_186_ap_ready;
wire   [3:0] grp_Linear_layer_ds2_Pipeline_l_j38_fu_186_max_inp3_address0;
wire    grp_Linear_layer_ds2_Pipeline_l_j38_fu_186_max_inp3_ce0;
wire    grp_Linear_layer_ds2_Pipeline_l_j38_fu_186_max_inp3_we0;
wire   [31:0] grp_Linear_layer_ds2_Pipeline_l_j38_fu_186_max_inp3_d0;
wire   [15:0] grp_Linear_layer_ds2_Pipeline_l_j38_fu_186_v475_address0;
wire    grp_Linear_layer_ds2_Pipeline_l_j38_fu_186_v475_ce0;
wire   [31:0] grp_Linear_layer_ds2_Pipeline_l_j38_fu_186_grp_fu_643_p_din0;
wire   [31:0] grp_Linear_layer_ds2_Pipeline_l_j38_fu_186_grp_fu_643_p_din1;
wire   [4:0] grp_Linear_layer_ds2_Pipeline_l_j38_fu_186_grp_fu_643_p_opcode;
wire    grp_Linear_layer_ds2_Pipeline_l_j38_fu_186_grp_fu_643_p_ce;
wire   [31:0] grp_Linear_layer_ds2_Pipeline_l_j38_fu_186_grp_fu_647_p_din0;
wire   [31:0] grp_Linear_layer_ds2_Pipeline_l_j38_fu_186_grp_fu_647_p_din1;
wire   [4:0] grp_Linear_layer_ds2_Pipeline_l_j38_fu_186_grp_fu_647_p_opcode;
wire    grp_Linear_layer_ds2_Pipeline_l_j38_fu_186_grp_fu_647_p_ce;
wire   [31:0] grp_Linear_layer_ds2_Pipeline_l_j38_fu_186_grp_fu_651_p_din0;
wire   [31:0] grp_Linear_layer_ds2_Pipeline_l_j38_fu_186_grp_fu_651_p_din1;
wire   [4:0] grp_Linear_layer_ds2_Pipeline_l_j38_fu_186_grp_fu_651_p_opcode;
wire    grp_Linear_layer_ds2_Pipeline_l_j38_fu_186_grp_fu_651_p_ce;
wire    grp_Linear_layer_ds2_Pipeline_l_inp_to_int_i41_l_j40_fu_196_ap_start;
wire    grp_Linear_layer_ds2_Pipeline_l_inp_to_int_i41_l_j40_fu_196_ap_done;
wire    grp_Linear_layer_ds2_Pipeline_l_inp_to_int_i41_l_j40_fu_196_ap_idle;
wire    grp_Linear_layer_ds2_Pipeline_l_inp_to_int_i41_l_j40_fu_196_ap_ready;
wire   [3:0] grp_Linear_layer_ds2_Pipeline_l_inp_to_int_i41_l_j40_fu_196_max_inp3_address0;
wire    grp_Linear_layer_ds2_Pipeline_l_inp_to_int_i41_l_j40_fu_196_max_inp3_ce0;
wire   [15:0] grp_Linear_layer_ds2_Pipeline_l_inp_to_int_i41_l_j40_fu_196_v475_address0;
wire    grp_Linear_layer_ds2_Pipeline_l_inp_to_int_i41_l_j40_fu_196_v475_ce0;
wire   [15:0] grp_Linear_layer_ds2_Pipeline_l_inp_to_int_i41_l_j40_fu_196_q_inp3_V_address0;
wire    grp_Linear_layer_ds2_Pipeline_l_inp_to_int_i41_l_j40_fu_196_q_inp3_V_ce0;
wire    grp_Linear_layer_ds2_Pipeline_l_inp_to_int_i41_l_j40_fu_196_q_inp3_V_we0;
wire   [11:0] grp_Linear_layer_ds2_Pipeline_l_inp_to_int_i41_l_j40_fu_196_q_inp3_V_d0;
wire   [31:0] grp_Linear_layer_ds2_Pipeline_l_inp_to_int_i41_l_j40_fu_196_grp_fu_655_p_din0;
wire   [31:0] grp_Linear_layer_ds2_Pipeline_l_inp_to_int_i41_l_j40_fu_196_grp_fu_655_p_din1;
wire    grp_Linear_layer_ds2_Pipeline_l_inp_to_int_i41_l_j40_fu_196_grp_fu_655_p_ce;
wire   [31:0] grp_Linear_layer_ds2_Pipeline_l_inp_to_int_i41_l_j40_fu_196_grp_fu_659_p_din0;
wire   [31:0] grp_Linear_layer_ds2_Pipeline_l_inp_to_int_i41_l_j40_fu_196_grp_fu_659_p_din1;
wire    grp_Linear_layer_ds2_Pipeline_l_inp_to_int_i41_l_j40_fu_196_grp_fu_659_p_ce;
wire    grp_Linear_layer_ds2_Pipeline_l_W_to_int_i42_l_j41_fu_204_ap_start;
wire    grp_Linear_layer_ds2_Pipeline_l_W_to_int_i42_l_j41_fu_204_ap_done;
wire    grp_Linear_layer_ds2_Pipeline_l_W_to_int_i42_l_j41_fu_204_ap_idle;
wire    grp_Linear_layer_ds2_Pipeline_l_W_to_int_i42_l_j41_fu_204_ap_ready;
wire   [9:0] grp_Linear_layer_ds2_Pipeline_l_W_to_int_i42_l_j41_fu_204_max_W3_address0;
wire    grp_Linear_layer_ds2_Pipeline_l_W_to_int_i42_l_j41_fu_204_max_W3_ce0;
wire   [21:0] grp_Linear_layer_ds2_Pipeline_l_W_to_int_i42_l_j41_fu_204_v563_address0;
wire    grp_Linear_layer_ds2_Pipeline_l_W_to_int_i42_l_j41_fu_204_v563_ce0;
wire   [21:0] grp_Linear_layer_ds2_Pipeline_l_W_to_int_i42_l_j41_fu_204_q_W3_V_address0;
wire    grp_Linear_layer_ds2_Pipeline_l_W_to_int_i42_l_j41_fu_204_q_W3_V_ce0;
wire    grp_Linear_layer_ds2_Pipeline_l_W_to_int_i42_l_j41_fu_204_q_W3_V_we0;
wire   [11:0] grp_Linear_layer_ds2_Pipeline_l_W_to_int_i42_l_j41_fu_204_q_W3_V_d0;
wire   [31:0] grp_Linear_layer_ds2_Pipeline_l_W_to_int_i42_l_j41_fu_204_grp_fu_663_p_din0;
wire   [31:0] grp_Linear_layer_ds2_Pipeline_l_W_to_int_i42_l_j41_fu_204_grp_fu_663_p_din1;
wire    grp_Linear_layer_ds2_Pipeline_l_W_to_int_i42_l_j41_fu_204_grp_fu_663_p_ce;
wire   [31:0] grp_Linear_layer_ds2_Pipeline_l_W_to_int_i42_l_j41_fu_204_grp_fu_667_p_din0;
wire   [31:0] grp_Linear_layer_ds2_Pipeline_l_W_to_int_i42_l_j41_fu_204_grp_fu_667_p_din1;
wire    grp_Linear_layer_ds2_Pipeline_l_W_to_int_i42_l_j41_fu_204_grp_fu_667_p_ce;
wire    grp_Linear_layer_ds2_Pipeline_l_j39_fu_212_ap_start;
wire    grp_Linear_layer_ds2_Pipeline_l_j39_fu_212_ap_done;
wire    grp_Linear_layer_ds2_Pipeline_l_j39_fu_212_ap_idle;
wire    grp_Linear_layer_ds2_Pipeline_l_j39_fu_212_ap_ready;
wire   [9:0] grp_Linear_layer_ds2_Pipeline_l_j39_fu_212_max_W3_address0;
wire    grp_Linear_layer_ds2_Pipeline_l_j39_fu_212_max_W3_ce0;
wire    grp_Linear_layer_ds2_Pipeline_l_j39_fu_212_max_W3_we0;
wire   [31:0] grp_Linear_layer_ds2_Pipeline_l_j39_fu_212_max_W3_d0;
wire   [21:0] grp_Linear_layer_ds2_Pipeline_l_j39_fu_212_v563_address0;
wire    grp_Linear_layer_ds2_Pipeline_l_j39_fu_212_v563_ce0;
wire   [31:0] grp_Linear_layer_ds2_Pipeline_l_j39_fu_212_grp_fu_643_p_din0;
wire   [31:0] grp_Linear_layer_ds2_Pipeline_l_j39_fu_212_grp_fu_643_p_din1;
wire   [4:0] grp_Linear_layer_ds2_Pipeline_l_j39_fu_212_grp_fu_643_p_opcode;
wire    grp_Linear_layer_ds2_Pipeline_l_j39_fu_212_grp_fu_643_p_ce;
wire   [31:0] grp_Linear_layer_ds2_Pipeline_l_j39_fu_212_grp_fu_647_p_din0;
wire   [31:0] grp_Linear_layer_ds2_Pipeline_l_j39_fu_212_grp_fu_647_p_din1;
wire   [4:0] grp_Linear_layer_ds2_Pipeline_l_j39_fu_212_grp_fu_647_p_opcode;
wire    grp_Linear_layer_ds2_Pipeline_l_j39_fu_212_grp_fu_647_p_ce;
wire   [31:0] grp_Linear_layer_ds2_Pipeline_l_j39_fu_212_grp_fu_651_p_din0;
wire   [31:0] grp_Linear_layer_ds2_Pipeline_l_j39_fu_212_grp_fu_651_p_din1;
wire   [4:0] grp_Linear_layer_ds2_Pipeline_l_j39_fu_212_grp_fu_651_p_opcode;
wire    grp_Linear_layer_ds2_Pipeline_l_j39_fu_212_grp_fu_651_p_ce;
wire    grp_Linear_layer_ds2_Pipeline_l_outp_to_float_bias_i44_l_j43_fu_222_ap_start;
wire    grp_Linear_layer_ds2_Pipeline_l_outp_to_float_bias_i44_l_j43_fu_222_ap_done;
wire    grp_Linear_layer_ds2_Pipeline_l_outp_to_float_bias_i44_l_j43_fu_222_ap_idle;
wire    grp_Linear_layer_ds2_Pipeline_l_outp_to_float_bias_i44_l_j43_fu_222_ap_ready;
wire   [3:0] grp_Linear_layer_ds2_Pipeline_l_outp_to_float_bias_i44_l_j43_fu_222_max_inp3_address0;
wire    grp_Linear_layer_ds2_Pipeline_l_outp_to_float_bias_i44_l_j43_fu_222_max_inp3_ce0;
wire   [13:0] grp_Linear_layer_ds2_Pipeline_l_outp_to_float_bias_i44_l_j43_fu_222_v478_address0;
wire    grp_Linear_layer_ds2_Pipeline_l_outp_to_float_bias_i44_l_j43_fu_222_v478_ce0;
wire    grp_Linear_layer_ds2_Pipeline_l_outp_to_float_bias_i44_l_j43_fu_222_v478_we0;
wire   [31:0] grp_Linear_layer_ds2_Pipeline_l_outp_to_float_bias_i44_l_j43_fu_222_v478_d0;
wire   [13:0] grp_Linear_layer_ds2_Pipeline_l_outp_to_float_bias_i44_l_j43_fu_222_q_outp5_address0;
wire    grp_Linear_layer_ds2_Pipeline_l_outp_to_float_bias_i44_l_j43_fu_222_q_outp5_ce0;
wire   [9:0] grp_Linear_layer_ds2_Pipeline_l_outp_to_float_bias_i44_l_j43_fu_222_max_W3_address0;
wire    grp_Linear_layer_ds2_Pipeline_l_outp_to_float_bias_i44_l_j43_fu_222_max_W3_ce0;
wire   [9:0] grp_Linear_layer_ds2_Pipeline_l_outp_to_float_bias_i44_l_j43_fu_222_v564_address0;
wire    grp_Linear_layer_ds2_Pipeline_l_outp_to_float_bias_i44_l_j43_fu_222_v564_ce0;
wire   [31:0] grp_Linear_layer_ds2_Pipeline_l_outp_to_float_bias_i44_l_j43_fu_222_grp_fu_671_p_din0;
wire   [31:0] grp_Linear_layer_ds2_Pipeline_l_outp_to_float_bias_i44_l_j43_fu_222_grp_fu_671_p_din1;
wire   [0:0] grp_Linear_layer_ds2_Pipeline_l_outp_to_float_bias_i44_l_j43_fu_222_grp_fu_671_p_opcode;
wire    grp_Linear_layer_ds2_Pipeline_l_outp_to_float_bias_i44_l_j43_fu_222_grp_fu_671_p_ce;
wire   [31:0] grp_Linear_layer_ds2_Pipeline_l_outp_to_float_bias_i44_l_j43_fu_222_grp_fu_663_p_din0;
wire   [31:0] grp_Linear_layer_ds2_Pipeline_l_outp_to_float_bias_i44_l_j43_fu_222_grp_fu_663_p_din1;
wire    grp_Linear_layer_ds2_Pipeline_l_outp_to_float_bias_i44_l_j43_fu_222_grp_fu_663_p_ce;
wire   [31:0] grp_Linear_layer_ds2_Pipeline_l_outp_to_float_bias_i44_l_j43_fu_222_grp_fu_655_p_din0;
wire   [31:0] grp_Linear_layer_ds2_Pipeline_l_outp_to_float_bias_i44_l_j43_fu_222_grp_fu_655_p_din1;
wire    grp_Linear_layer_ds2_Pipeline_l_outp_to_float_bias_i44_l_j43_fu_222_grp_fu_655_p_ce;
wire   [31:0] grp_Linear_layer_ds2_Pipeline_l_outp_to_float_bias_i44_l_j43_fu_222_grp_fu_667_p_din0;
wire   [31:0] grp_Linear_layer_ds2_Pipeline_l_outp_to_float_bias_i44_l_j43_fu_222_grp_fu_667_p_din1;
wire    grp_Linear_layer_ds2_Pipeline_l_outp_to_float_bias_i44_l_j43_fu_222_grp_fu_667_p_ce;
wire   [31:0] grp_Linear_layer_ds2_Pipeline_l_outp_to_float_bias_i44_l_j43_fu_222_grp_fu_675_p_din0;
wire    grp_Linear_layer_ds2_Pipeline_l_outp_to_float_bias_i44_l_j43_fu_222_grp_fu_675_p_ce;
wire    grp_Linear_layer_ds2_Pipeline_l_S_k_4_k5_fu_233_ap_start;
wire    grp_Linear_layer_ds2_Pipeline_l_S_k_4_k5_fu_233_ap_done;
wire    grp_Linear_layer_ds2_Pipeline_l_S_k_4_k5_fu_233_ap_idle;
wire    grp_Linear_layer_ds2_Pipeline_l_S_k_4_k5_fu_233_ap_ready;
wire   [13:0] grp_Linear_layer_ds2_Pipeline_l_S_k_4_k5_fu_233_q_outp5_address0;
wire    grp_Linear_layer_ds2_Pipeline_l_S_k_4_k5_fu_233_q_outp5_ce0;
wire    grp_Linear_layer_ds2_Pipeline_l_S_k_4_k5_fu_233_q_outp5_we0;
wire   [31:0] grp_Linear_layer_ds2_Pipeline_l_S_k_4_k5_fu_233_q_outp5_d0;
wire   [15:0] grp_Linear_layer_ds2_Pipeline_l_S_k_4_k5_fu_233_q_inp3_V_address0;
wire    grp_Linear_layer_ds2_Pipeline_l_S_k_4_k5_fu_233_q_inp3_V_ce0;
wire   [21:0] grp_Linear_layer_ds2_Pipeline_l_S_k_4_k5_fu_233_q_W3_V_address0;
wire    grp_Linear_layer_ds2_Pipeline_l_S_k_4_k5_fu_233_q_W3_V_ce0;
reg    grp_Linear_layer_ds2_Pipeline_VITIS_LOOP_790_1_fu_168_ap_start_reg;
wire    ap_CS_fsm_state2;
reg    grp_Linear_layer_ds2_Pipeline_VITIS_LOOP_794_2_fu_174_ap_start_reg;
reg    grp_Linear_layer_ds2_Pipeline_VITIS_LOOP_800_3_VITIS_LOOP_801_4_fu_180_ap_start_reg;
reg    grp_Linear_layer_ds2_Pipeline_l_j38_fu_186_ap_start_reg;
wire    ap_CS_fsm_state5;
wire    ap_CS_fsm_state6;
reg    grp_Linear_layer_ds2_Pipeline_l_inp_to_int_i41_l_j40_fu_196_ap_start_reg;
wire    ap_CS_fsm_state11;
reg    grp_Linear_layer_ds2_Pipeline_l_W_to_int_i42_l_j41_fu_204_ap_start_reg;
reg    grp_Linear_layer_ds2_Pipeline_l_j39_fu_212_ap_start_reg;
wire    ap_CS_fsm_state9;
wire    ap_CS_fsm_state10;
reg    grp_Linear_layer_ds2_Pipeline_l_outp_to_float_bias_i44_l_j43_fu_222_ap_start_reg;
wire    ap_CS_fsm_state17;
reg    grp_Linear_layer_ds2_Pipeline_l_S_k_4_k5_fu_233_ap_start_reg;
wire    ap_CS_fsm_state15;
wire    ap_CS_fsm_state16;
wire   [63:0] zext_ln805_fu_264_p1;
wire   [63:0] zext_ln830_fu_318_p1;
wire   [63:0] p_cast_fu_487_p1;
reg   [3:0] i39_fu_92;
wire   [3:0] add_ln805_fu_258_p2;
reg   [9:0] i40_fu_116;
wire   [9:0] add_ln830_fu_312_p2;
reg   [9:0] j42_fu_120;
wire   [9:0] add_ln876_fu_416_p2;
reg   [3:0] i43_fu_124;
reg   [13:0] indvar_flatten30_fu_128;
wire   [13:0] add_ln875_1_fu_376_p2;
wire   [13:0] tmp_30_fu_286_p3;
wire   [15:0] tmp_s_fu_279_p3;
wire   [15:0] zext_ln807_fu_293_p1;
wire   [19:0] tmp_32_fu_350_p3;
wire   [21:0] tmp_31_fu_343_p3;
wire   [21:0] zext_ln832_fu_357_p1;
wire   [0:0] icmp_ln876_fu_394_p2;
wire   [3:0] add_ln875_fu_388_p2;
wire   [13:0] tmp_34_fu_444_p3;
wire   [15:0] tmp_33_fu_437_p3;
wire   [15:0] zext_ln878_fu_451_p1;
wire   [11:0] tmp_35_fu_461_p3;
wire   [13:0] tmp_76_cast_fu_468_p1;
wire   [13:0] empty_419_fu_472_p2;
wire   [13:0] zext_ln879_fu_478_p1;
wire   [19:0] tmp_37_fu_499_p3;
wire   [21:0] tmp_36_fu_492_p3;
wire   [21:0] zext_ln879_1_fu_506_p1;
reg   [31:0] grp_fu_643_p0;
reg   [31:0] grp_fu_643_p1;
reg    grp_fu_643_ce;
reg   [4:0] grp_fu_643_opcode;
reg   [31:0] grp_fu_647_p0;
reg   [31:0] grp_fu_647_p1;
reg    grp_fu_647_ce;
reg   [4:0] grp_fu_647_opcode;
reg   [31:0] grp_fu_651_p0;
reg   [31:0] grp_fu_651_p1;
reg    grp_fu_651_ce;
reg   [4:0] grp_fu_651_opcode;
reg   [31:0] grp_fu_655_p0;
reg   [31:0] grp_fu_655_p1;
reg    grp_fu_655_ce;
reg    grp_fu_659_ce;
reg   [31:0] grp_fu_663_p0;
reg   [31:0] grp_fu_663_p1;
reg    grp_fu_663_ce;
reg   [31:0] grp_fu_667_p0;
reg   [31:0] grp_fu_667_p1;
reg    grp_fu_667_ce;
reg    grp_fu_671_ce;
reg    grp_fu_675_ce;
reg   [16:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_block_state2_on_subcall_done;
reg    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
reg    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
reg    ap_ST_fsm_state10_blk;
reg    ap_block_state11_on_subcall_done;
reg    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
reg    ap_ST_fsm_state16_blk;
reg    ap_ST_fsm_state17_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 17'd1;
#0 grp_Linear_layer_ds2_Pipeline_VITIS_LOOP_790_1_fu_168_ap_start_reg = 1'b0;
#0 grp_Linear_layer_ds2_Pipeline_VITIS_LOOP_794_2_fu_174_ap_start_reg = 1'b0;
#0 grp_Linear_layer_ds2_Pipeline_VITIS_LOOP_800_3_VITIS_LOOP_801_4_fu_180_ap_start_reg = 1'b0;
#0 grp_Linear_layer_ds2_Pipeline_l_j38_fu_186_ap_start_reg = 1'b0;
#0 grp_Linear_layer_ds2_Pipeline_l_inp_to_int_i41_l_j40_fu_196_ap_start_reg = 1'b0;
#0 grp_Linear_layer_ds2_Pipeline_l_W_to_int_i42_l_j41_fu_204_ap_start_reg = 1'b0;
#0 grp_Linear_layer_ds2_Pipeline_l_j39_fu_212_ap_start_reg = 1'b0;
#0 grp_Linear_layer_ds2_Pipeline_l_outp_to_float_bias_i44_l_j43_fu_222_ap_start_reg = 1'b0;
#0 grp_Linear_layer_ds2_Pipeline_l_S_k_4_k5_fu_233_ap_start_reg = 1'b0;
end

Bert_layer_Linear_layer_qkv_max_inp_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 12 ),
    .AddressWidth( 4 ))
max_inp3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(max_inp3_address0),
    .ce0(max_inp3_ce0),
    .we0(max_inp3_we0),
    .d0(max_inp3_d0),
    .q0(max_inp3_q0)
);

Bert_layer_Linear_layer_qkv_max_W_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 768 ),
    .AddressWidth( 10 ))
max_W3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(max_W3_address0),
    .ce0(max_W3_ce0),
    .we0(max_W3_we0),
    .d0(max_W3_d0),
    .q0(max_W3_q0)
);

Bert_layer_Linear_layer_ds2_q_inp3_V_RAM_AUTO_1R1W #(
    .DataWidth( 12 ),
    .AddressRange( 36864 ),
    .AddressWidth( 16 ))
q_inp3_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(q_inp3_V_address0),
    .ce0(q_inp3_V_ce0),
    .we0(q_inp3_V_we0),
    .d0(grp_Linear_layer_ds2_Pipeline_l_inp_to_int_i41_l_j40_fu_196_q_inp3_V_d0),
    .q0(q_inp3_V_q0)
);

Bert_layer_Linear_layer_ds2_q_W3_V_RAM_AUTO_1R1W #(
    .DataWidth( 12 ),
    .AddressRange( 2359296 ),
    .AddressWidth( 22 ))
q_W3_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(q_W3_V_address0),
    .ce0(q_W3_V_ce0),
    .we0(q_W3_V_we0),
    .d0(grp_Linear_layer_ds2_Pipeline_l_W_to_int_i42_l_j41_fu_204_q_W3_V_d0),
    .q0(q_W3_V_q0)
);

Bert_layer_Linear_layer_qkv_q_outp_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 9216 ),
    .AddressWidth( 14 ))
q_outp5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(q_outp5_address0),
    .ce0(q_outp5_ce0),
    .we0(q_outp5_we0),
    .d0(q_outp5_d0),
    .q0(q_outp5_q0)
);

Bert_layer_Linear_layer_ds2_Pipeline_VITIS_LOOP_790_1 grp_Linear_layer_ds2_Pipeline_VITIS_LOOP_790_1_fu_168(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_Linear_layer_ds2_Pipeline_VITIS_LOOP_790_1_fu_168_ap_start),
    .ap_done(grp_Linear_layer_ds2_Pipeline_VITIS_LOOP_790_1_fu_168_ap_done),
    .ap_idle(grp_Linear_layer_ds2_Pipeline_VITIS_LOOP_790_1_fu_168_ap_idle),
    .ap_ready(grp_Linear_layer_ds2_Pipeline_VITIS_LOOP_790_1_fu_168_ap_ready),
    .max_inp3_address0(grp_Linear_layer_ds2_Pipeline_VITIS_LOOP_790_1_fu_168_max_inp3_address0),
    .max_inp3_ce0(grp_Linear_layer_ds2_Pipeline_VITIS_LOOP_790_1_fu_168_max_inp3_ce0),
    .max_inp3_we0(grp_Linear_layer_ds2_Pipeline_VITIS_LOOP_790_1_fu_168_max_inp3_we0),
    .max_inp3_d0(grp_Linear_layer_ds2_Pipeline_VITIS_LOOP_790_1_fu_168_max_inp3_d0)
);

Bert_layer_Linear_layer_ds2_Pipeline_VITIS_LOOP_794_2 grp_Linear_layer_ds2_Pipeline_VITIS_LOOP_794_2_fu_174(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_Linear_layer_ds2_Pipeline_VITIS_LOOP_794_2_fu_174_ap_start),
    .ap_done(grp_Linear_layer_ds2_Pipeline_VITIS_LOOP_794_2_fu_174_ap_done),
    .ap_idle(grp_Linear_layer_ds2_Pipeline_VITIS_LOOP_794_2_fu_174_ap_idle),
    .ap_ready(grp_Linear_layer_ds2_Pipeline_VITIS_LOOP_794_2_fu_174_ap_ready),
    .max_W3_address0(grp_Linear_layer_ds2_Pipeline_VITIS_LOOP_794_2_fu_174_max_W3_address0),
    .max_W3_ce0(grp_Linear_layer_ds2_Pipeline_VITIS_LOOP_794_2_fu_174_max_W3_ce0),
    .max_W3_we0(grp_Linear_layer_ds2_Pipeline_VITIS_LOOP_794_2_fu_174_max_W3_we0),
    .max_W3_d0(grp_Linear_layer_ds2_Pipeline_VITIS_LOOP_794_2_fu_174_max_W3_d0)
);

Bert_layer_Linear_layer_ds2_Pipeline_VITIS_LOOP_800_3_VITIS_LOOP_801_4 grp_Linear_layer_ds2_Pipeline_VITIS_LOOP_800_3_VITIS_LOOP_801_4_fu_180(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_Linear_layer_ds2_Pipeline_VITIS_LOOP_800_3_VITIS_LOOP_801_4_fu_180_ap_start),
    .ap_done(grp_Linear_layer_ds2_Pipeline_VITIS_LOOP_800_3_VITIS_LOOP_801_4_fu_180_ap_done),
    .ap_idle(grp_Linear_layer_ds2_Pipeline_VITIS_LOOP_800_3_VITIS_LOOP_801_4_fu_180_ap_idle),
    .ap_ready(grp_Linear_layer_ds2_Pipeline_VITIS_LOOP_800_3_VITIS_LOOP_801_4_fu_180_ap_ready),
    .q_outp5_address0(grp_Linear_layer_ds2_Pipeline_VITIS_LOOP_800_3_VITIS_LOOP_801_4_fu_180_q_outp5_address0),
    .q_outp5_ce0(grp_Linear_layer_ds2_Pipeline_VITIS_LOOP_800_3_VITIS_LOOP_801_4_fu_180_q_outp5_ce0),
    .q_outp5_we0(grp_Linear_layer_ds2_Pipeline_VITIS_LOOP_800_3_VITIS_LOOP_801_4_fu_180_q_outp5_we0),
    .q_outp5_d0(grp_Linear_layer_ds2_Pipeline_VITIS_LOOP_800_3_VITIS_LOOP_801_4_fu_180_q_outp5_d0)
);

Bert_layer_Linear_layer_ds2_Pipeline_l_j38 grp_Linear_layer_ds2_Pipeline_l_j38_fu_186(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_Linear_layer_ds2_Pipeline_l_j38_fu_186_ap_start),
    .ap_done(grp_Linear_layer_ds2_Pipeline_l_j38_fu_186_ap_done),
    .ap_idle(grp_Linear_layer_ds2_Pipeline_l_j38_fu_186_ap_idle),
    .ap_ready(grp_Linear_layer_ds2_Pipeline_l_j38_fu_186_ap_ready),
    .max_inp3_load(max_inp3_load_reg_550),
    .max_inp3_address0(grp_Linear_layer_ds2_Pipeline_l_j38_fu_186_max_inp3_address0),
    .max_inp3_ce0(grp_Linear_layer_ds2_Pipeline_l_j38_fu_186_max_inp3_ce0),
    .max_inp3_we0(grp_Linear_layer_ds2_Pipeline_l_j38_fu_186_max_inp3_we0),
    .max_inp3_d0(grp_Linear_layer_ds2_Pipeline_l_j38_fu_186_max_inp3_d0),
    .zext_ln805(i39_1_reg_523),
    .sub_ln807(sub_ln807_reg_545),
    .v475_address0(grp_Linear_layer_ds2_Pipeline_l_j38_fu_186_v475_address0),
    .v475_ce0(grp_Linear_layer_ds2_Pipeline_l_j38_fu_186_v475_ce0),
    .v475_q0(v475_q0),
    .grp_fu_643_p_din0(grp_Linear_layer_ds2_Pipeline_l_j38_fu_186_grp_fu_643_p_din0),
    .grp_fu_643_p_din1(grp_Linear_layer_ds2_Pipeline_l_j38_fu_186_grp_fu_643_p_din1),
    .grp_fu_643_p_opcode(grp_Linear_layer_ds2_Pipeline_l_j38_fu_186_grp_fu_643_p_opcode),
    .grp_fu_643_p_dout0(grp_fu_274_p_dout0),
    .grp_fu_643_p_ce(grp_Linear_layer_ds2_Pipeline_l_j38_fu_186_grp_fu_643_p_ce),
    .grp_fu_647_p_din0(grp_Linear_layer_ds2_Pipeline_l_j38_fu_186_grp_fu_647_p_din0),
    .grp_fu_647_p_din1(grp_Linear_layer_ds2_Pipeline_l_j38_fu_186_grp_fu_647_p_din1),
    .grp_fu_647_p_opcode(grp_Linear_layer_ds2_Pipeline_l_j38_fu_186_grp_fu_647_p_opcode),
    .grp_fu_647_p_dout0(grp_fu_278_p_dout0),
    .grp_fu_647_p_ce(grp_Linear_layer_ds2_Pipeline_l_j38_fu_186_grp_fu_647_p_ce),
    .grp_fu_651_p_din0(grp_Linear_layer_ds2_Pipeline_l_j38_fu_186_grp_fu_651_p_din0),
    .grp_fu_651_p_din1(grp_Linear_layer_ds2_Pipeline_l_j38_fu_186_grp_fu_651_p_din1),
    .grp_fu_651_p_opcode(grp_Linear_layer_ds2_Pipeline_l_j38_fu_186_grp_fu_651_p_opcode),
    .grp_fu_651_p_dout0(grp_fu_282_p_dout0),
    .grp_fu_651_p_ce(grp_Linear_layer_ds2_Pipeline_l_j38_fu_186_grp_fu_651_p_ce)
);

Bert_layer_Linear_layer_ds2_Pipeline_l_inp_to_int_i41_l_j40 grp_Linear_layer_ds2_Pipeline_l_inp_to_int_i41_l_j40_fu_196(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_Linear_layer_ds2_Pipeline_l_inp_to_int_i41_l_j40_fu_196_ap_start),
    .ap_done(grp_Linear_layer_ds2_Pipeline_l_inp_to_int_i41_l_j40_fu_196_ap_done),
    .ap_idle(grp_Linear_layer_ds2_Pipeline_l_inp_to_int_i41_l_j40_fu_196_ap_idle),
    .ap_ready(grp_Linear_layer_ds2_Pipeline_l_inp_to_int_i41_l_j40_fu_196_ap_ready),
    .max_inp3_address0(grp_Linear_layer_ds2_Pipeline_l_inp_to_int_i41_l_j40_fu_196_max_inp3_address0),
    .max_inp3_ce0(grp_Linear_layer_ds2_Pipeline_l_inp_to_int_i41_l_j40_fu_196_max_inp3_ce0),
    .max_inp3_q0(max_inp3_q0),
    .v475_address0(grp_Linear_layer_ds2_Pipeline_l_inp_to_int_i41_l_j40_fu_196_v475_address0),
    .v475_ce0(grp_Linear_layer_ds2_Pipeline_l_inp_to_int_i41_l_j40_fu_196_v475_ce0),
    .v475_q0(v475_q0),
    .q_inp3_V_address0(grp_Linear_layer_ds2_Pipeline_l_inp_to_int_i41_l_j40_fu_196_q_inp3_V_address0),
    .q_inp3_V_ce0(grp_Linear_layer_ds2_Pipeline_l_inp_to_int_i41_l_j40_fu_196_q_inp3_V_ce0),
    .q_inp3_V_we0(grp_Linear_layer_ds2_Pipeline_l_inp_to_int_i41_l_j40_fu_196_q_inp3_V_we0),
    .q_inp3_V_d0(grp_Linear_layer_ds2_Pipeline_l_inp_to_int_i41_l_j40_fu_196_q_inp3_V_d0),
    .grp_fu_655_p_din0(grp_Linear_layer_ds2_Pipeline_l_inp_to_int_i41_l_j40_fu_196_grp_fu_655_p_din0),
    .grp_fu_655_p_din1(grp_Linear_layer_ds2_Pipeline_l_inp_to_int_i41_l_j40_fu_196_grp_fu_655_p_din1),
    .grp_fu_655_p_dout0(grp_fu_290_p_dout0),
    .grp_fu_655_p_ce(grp_Linear_layer_ds2_Pipeline_l_inp_to_int_i41_l_j40_fu_196_grp_fu_655_p_ce),
    .grp_fu_659_p_din0(grp_Linear_layer_ds2_Pipeline_l_inp_to_int_i41_l_j40_fu_196_grp_fu_659_p_din0),
    .grp_fu_659_p_din1(grp_Linear_layer_ds2_Pipeline_l_inp_to_int_i41_l_j40_fu_196_grp_fu_659_p_din1),
    .grp_fu_659_p_dout0(grp_fu_298_p_dout0),
    .grp_fu_659_p_ce(grp_Linear_layer_ds2_Pipeline_l_inp_to_int_i41_l_j40_fu_196_grp_fu_659_p_ce)
);

Bert_layer_Linear_layer_ds2_Pipeline_l_W_to_int_i42_l_j41 grp_Linear_layer_ds2_Pipeline_l_W_to_int_i42_l_j41_fu_204(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_Linear_layer_ds2_Pipeline_l_W_to_int_i42_l_j41_fu_204_ap_start),
    .ap_done(grp_Linear_layer_ds2_Pipeline_l_W_to_int_i42_l_j41_fu_204_ap_done),
    .ap_idle(grp_Linear_layer_ds2_Pipeline_l_W_to_int_i42_l_j41_fu_204_ap_idle),
    .ap_ready(grp_Linear_layer_ds2_Pipeline_l_W_to_int_i42_l_j41_fu_204_ap_ready),
    .max_W3_address0(grp_Linear_layer_ds2_Pipeline_l_W_to_int_i42_l_j41_fu_204_max_W3_address0),
    .max_W3_ce0(grp_Linear_layer_ds2_Pipeline_l_W_to_int_i42_l_j41_fu_204_max_W3_ce0),
    .max_W3_q0(max_W3_q0),
    .v563_address0(grp_Linear_layer_ds2_Pipeline_l_W_to_int_i42_l_j41_fu_204_v563_address0),
    .v563_ce0(grp_Linear_layer_ds2_Pipeline_l_W_to_int_i42_l_j41_fu_204_v563_ce0),
    .v563_q0(v563_q0),
    .q_W3_V_address0(grp_Linear_layer_ds2_Pipeline_l_W_to_int_i42_l_j41_fu_204_q_W3_V_address0),
    .q_W3_V_ce0(grp_Linear_layer_ds2_Pipeline_l_W_to_int_i42_l_j41_fu_204_q_W3_V_ce0),
    .q_W3_V_we0(grp_Linear_layer_ds2_Pipeline_l_W_to_int_i42_l_j41_fu_204_q_W3_V_we0),
    .q_W3_V_d0(grp_Linear_layer_ds2_Pipeline_l_W_to_int_i42_l_j41_fu_204_q_W3_V_d0),
    .grp_fu_663_p_din0(grp_Linear_layer_ds2_Pipeline_l_W_to_int_i42_l_j41_fu_204_grp_fu_663_p_din0),
    .grp_fu_663_p_din1(grp_Linear_layer_ds2_Pipeline_l_W_to_int_i42_l_j41_fu_204_grp_fu_663_p_din1),
    .grp_fu_663_p_dout0(grp_fu_286_p_dout0),
    .grp_fu_663_p_ce(grp_Linear_layer_ds2_Pipeline_l_W_to_int_i42_l_j41_fu_204_grp_fu_663_p_ce),
    .grp_fu_667_p_din0(grp_Linear_layer_ds2_Pipeline_l_W_to_int_i42_l_j41_fu_204_grp_fu_667_p_din0),
    .grp_fu_667_p_din1(grp_Linear_layer_ds2_Pipeline_l_W_to_int_i42_l_j41_fu_204_grp_fu_667_p_din1),
    .grp_fu_667_p_dout0(grp_fu_294_p_dout0),
    .grp_fu_667_p_ce(grp_Linear_layer_ds2_Pipeline_l_W_to_int_i42_l_j41_fu_204_grp_fu_667_p_ce)
);

Bert_layer_Linear_layer_ds2_Pipeline_l_j39 grp_Linear_layer_ds2_Pipeline_l_j39_fu_212(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_Linear_layer_ds2_Pipeline_l_j39_fu_212_ap_start),
    .ap_done(grp_Linear_layer_ds2_Pipeline_l_j39_fu_212_ap_done),
    .ap_idle(grp_Linear_layer_ds2_Pipeline_l_j39_fu_212_ap_idle),
    .ap_ready(grp_Linear_layer_ds2_Pipeline_l_j39_fu_212_ap_ready),
    .max_W3_load(max_W3_load_reg_596),
    .max_W3_address0(grp_Linear_layer_ds2_Pipeline_l_j39_fu_212_max_W3_address0),
    .max_W3_ce0(grp_Linear_layer_ds2_Pipeline_l_j39_fu_212_max_W3_ce0),
    .max_W3_we0(grp_Linear_layer_ds2_Pipeline_l_j39_fu_212_max_W3_we0),
    .max_W3_d0(grp_Linear_layer_ds2_Pipeline_l_j39_fu_212_max_W3_d0),
    .zext_ln830(i40_1_reg_555),
    .sub_ln832(sub_ln832_reg_591),
    .v563_address0(grp_Linear_layer_ds2_Pipeline_l_j39_fu_212_v563_address0),
    .v563_ce0(grp_Linear_layer_ds2_Pipeline_l_j39_fu_212_v563_ce0),
    .v563_q0(v563_q0),
    .grp_fu_643_p_din0(grp_Linear_layer_ds2_Pipeline_l_j39_fu_212_grp_fu_643_p_din0),
    .grp_fu_643_p_din1(grp_Linear_layer_ds2_Pipeline_l_j39_fu_212_grp_fu_643_p_din1),
    .grp_fu_643_p_opcode(grp_Linear_layer_ds2_Pipeline_l_j39_fu_212_grp_fu_643_p_opcode),
    .grp_fu_643_p_dout0(grp_fu_274_p_dout0),
    .grp_fu_643_p_ce(grp_Linear_layer_ds2_Pipeline_l_j39_fu_212_grp_fu_643_p_ce),
    .grp_fu_647_p_din0(grp_Linear_layer_ds2_Pipeline_l_j39_fu_212_grp_fu_647_p_din0),
    .grp_fu_647_p_din1(grp_Linear_layer_ds2_Pipeline_l_j39_fu_212_grp_fu_647_p_din1),
    .grp_fu_647_p_opcode(grp_Linear_layer_ds2_Pipeline_l_j39_fu_212_grp_fu_647_p_opcode),
    .grp_fu_647_p_dout0(grp_fu_278_p_dout0),
    .grp_fu_647_p_ce(grp_Linear_layer_ds2_Pipeline_l_j39_fu_212_grp_fu_647_p_ce),
    .grp_fu_651_p_din0(grp_Linear_layer_ds2_Pipeline_l_j39_fu_212_grp_fu_651_p_din0),
    .grp_fu_651_p_din1(grp_Linear_layer_ds2_Pipeline_l_j39_fu_212_grp_fu_651_p_din1),
    .grp_fu_651_p_opcode(grp_Linear_layer_ds2_Pipeline_l_j39_fu_212_grp_fu_651_p_opcode),
    .grp_fu_651_p_dout0(grp_fu_282_p_dout0),
    .grp_fu_651_p_ce(grp_Linear_layer_ds2_Pipeline_l_j39_fu_212_grp_fu_651_p_ce)
);

Bert_layer_Linear_layer_ds2_Pipeline_l_outp_to_float_bias_i44_l_j43 grp_Linear_layer_ds2_Pipeline_l_outp_to_float_bias_i44_l_j43_fu_222(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_Linear_layer_ds2_Pipeline_l_outp_to_float_bias_i44_l_j43_fu_222_ap_start),
    .ap_done(grp_Linear_layer_ds2_Pipeline_l_outp_to_float_bias_i44_l_j43_fu_222_ap_done),
    .ap_idle(grp_Linear_layer_ds2_Pipeline_l_outp_to_float_bias_i44_l_j43_fu_222_ap_idle),
    .ap_ready(grp_Linear_layer_ds2_Pipeline_l_outp_to_float_bias_i44_l_j43_fu_222_ap_ready),
    .max_inp3_address0(grp_Linear_layer_ds2_Pipeline_l_outp_to_float_bias_i44_l_j43_fu_222_max_inp3_address0),
    .max_inp3_ce0(grp_Linear_layer_ds2_Pipeline_l_outp_to_float_bias_i44_l_j43_fu_222_max_inp3_ce0),
    .max_inp3_q0(max_inp3_q0),
    .v478_address0(grp_Linear_layer_ds2_Pipeline_l_outp_to_float_bias_i44_l_j43_fu_222_v478_address0),
    .v478_ce0(grp_Linear_layer_ds2_Pipeline_l_outp_to_float_bias_i44_l_j43_fu_222_v478_ce0),
    .v478_we0(grp_Linear_layer_ds2_Pipeline_l_outp_to_float_bias_i44_l_j43_fu_222_v478_we0),
    .v478_d0(grp_Linear_layer_ds2_Pipeline_l_outp_to_float_bias_i44_l_j43_fu_222_v478_d0),
    .q_outp5_address0(grp_Linear_layer_ds2_Pipeline_l_outp_to_float_bias_i44_l_j43_fu_222_q_outp5_address0),
    .q_outp5_ce0(grp_Linear_layer_ds2_Pipeline_l_outp_to_float_bias_i44_l_j43_fu_222_q_outp5_ce0),
    .q_outp5_q0(q_outp5_q0),
    .max_W3_address0(grp_Linear_layer_ds2_Pipeline_l_outp_to_float_bias_i44_l_j43_fu_222_max_W3_address0),
    .max_W3_ce0(grp_Linear_layer_ds2_Pipeline_l_outp_to_float_bias_i44_l_j43_fu_222_max_W3_ce0),
    .max_W3_q0(max_W3_q0),
    .v564_address0(grp_Linear_layer_ds2_Pipeline_l_outp_to_float_bias_i44_l_j43_fu_222_v564_address0),
    .v564_ce0(grp_Linear_layer_ds2_Pipeline_l_outp_to_float_bias_i44_l_j43_fu_222_v564_ce0),
    .v564_q0(v564_q0),
    .grp_fu_671_p_din0(grp_Linear_layer_ds2_Pipeline_l_outp_to_float_bias_i44_l_j43_fu_222_grp_fu_671_p_din0),
    .grp_fu_671_p_din1(grp_Linear_layer_ds2_Pipeline_l_outp_to_float_bias_i44_l_j43_fu_222_grp_fu_671_p_din1),
    .grp_fu_671_p_opcode(grp_Linear_layer_ds2_Pipeline_l_outp_to_float_bias_i44_l_j43_fu_222_grp_fu_671_p_opcode),
    .grp_fu_671_p_dout0(grp_fu_305_p_dout0),
    .grp_fu_671_p_ce(grp_Linear_layer_ds2_Pipeline_l_outp_to_float_bias_i44_l_j43_fu_222_grp_fu_671_p_ce),
    .grp_fu_663_p_din0(grp_Linear_layer_ds2_Pipeline_l_outp_to_float_bias_i44_l_j43_fu_222_grp_fu_663_p_din0),
    .grp_fu_663_p_din1(grp_Linear_layer_ds2_Pipeline_l_outp_to_float_bias_i44_l_j43_fu_222_grp_fu_663_p_din1),
    .grp_fu_663_p_dout0(grp_fu_286_p_dout0),
    .grp_fu_663_p_ce(grp_Linear_layer_ds2_Pipeline_l_outp_to_float_bias_i44_l_j43_fu_222_grp_fu_663_p_ce),
    .grp_fu_655_p_din0(grp_Linear_layer_ds2_Pipeline_l_outp_to_float_bias_i44_l_j43_fu_222_grp_fu_655_p_din0),
    .grp_fu_655_p_din1(grp_Linear_layer_ds2_Pipeline_l_outp_to_float_bias_i44_l_j43_fu_222_grp_fu_655_p_din1),
    .grp_fu_655_p_dout0(grp_fu_290_p_dout0),
    .grp_fu_655_p_ce(grp_Linear_layer_ds2_Pipeline_l_outp_to_float_bias_i44_l_j43_fu_222_grp_fu_655_p_ce),
    .grp_fu_667_p_din0(grp_Linear_layer_ds2_Pipeline_l_outp_to_float_bias_i44_l_j43_fu_222_grp_fu_667_p_din0),
    .grp_fu_667_p_din1(grp_Linear_layer_ds2_Pipeline_l_outp_to_float_bias_i44_l_j43_fu_222_grp_fu_667_p_din1),
    .grp_fu_667_p_dout0(grp_fu_294_p_dout0),
    .grp_fu_667_p_ce(grp_Linear_layer_ds2_Pipeline_l_outp_to_float_bias_i44_l_j43_fu_222_grp_fu_667_p_ce),
    .grp_fu_675_p_din0(grp_Linear_layer_ds2_Pipeline_l_outp_to_float_bias_i44_l_j43_fu_222_grp_fu_675_p_din0),
    .grp_fu_675_p_dout0(grp_fu_302_p_dout0),
    .grp_fu_675_p_ce(grp_Linear_layer_ds2_Pipeline_l_outp_to_float_bias_i44_l_j43_fu_222_grp_fu_675_p_ce)
);

Bert_layer_Linear_layer_ds2_Pipeline_l_S_k_4_k5 grp_Linear_layer_ds2_Pipeline_l_S_k_4_k5_fu_233(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_Linear_layer_ds2_Pipeline_l_S_k_4_k5_fu_233_ap_start),
    .ap_done(grp_Linear_layer_ds2_Pipeline_l_S_k_4_k5_fu_233_ap_done),
    .ap_idle(grp_Linear_layer_ds2_Pipeline_l_S_k_4_k5_fu_233_ap_idle),
    .ap_ready(grp_Linear_layer_ds2_Pipeline_l_S_k_4_k5_fu_233_ap_ready),
    .q_outp5_load(q_outp5_load_reg_638),
    .q_outp5_address0(grp_Linear_layer_ds2_Pipeline_l_S_k_4_k5_fu_233_q_outp5_address0),
    .q_outp5_ce0(grp_Linear_layer_ds2_Pipeline_l_S_k_4_k5_fu_233_q_outp5_ce0),
    .q_outp5_we0(grp_Linear_layer_ds2_Pipeline_l_S_k_4_k5_fu_233_q_outp5_we0),
    .q_outp5_d0(grp_Linear_layer_ds2_Pipeline_l_S_k_4_k5_fu_233_q_outp5_d0),
    .empty(empty_420_reg_623),
    .sub_ln878(sub_ln878_reg_618),
    .q_inp3_V_address0(grp_Linear_layer_ds2_Pipeline_l_S_k_4_k5_fu_233_q_inp3_V_address0),
    .q_inp3_V_ce0(grp_Linear_layer_ds2_Pipeline_l_S_k_4_k5_fu_233_q_inp3_V_ce0),
    .q_inp3_V_q0(q_inp3_V_q0),
    .sub_ln879(sub_ln879_reg_633),
    .q_W3_V_address0(grp_Linear_layer_ds2_Pipeline_l_S_k_4_k5_fu_233_q_W3_V_address0),
    .q_W3_V_ce0(grp_Linear_layer_ds2_Pipeline_l_S_k_4_k5_fu_233_q_W3_V_ce0),
    .q_W3_V_q0(q_W3_V_q0)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_Linear_layer_ds2_Pipeline_VITIS_LOOP_790_1_fu_168_ap_start_reg <= 1'b0;
    end else begin
        if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            grp_Linear_layer_ds2_Pipeline_VITIS_LOOP_790_1_fu_168_ap_start_reg <= 1'b1;
        end else if ((grp_Linear_layer_ds2_Pipeline_VITIS_LOOP_790_1_fu_168_ap_ready == 1'b1)) begin
            grp_Linear_layer_ds2_Pipeline_VITIS_LOOP_790_1_fu_168_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_Linear_layer_ds2_Pipeline_VITIS_LOOP_794_2_fu_174_ap_start_reg <= 1'b0;
    end else begin
        if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            grp_Linear_layer_ds2_Pipeline_VITIS_LOOP_794_2_fu_174_ap_start_reg <= 1'b1;
        end else if ((grp_Linear_layer_ds2_Pipeline_VITIS_LOOP_794_2_fu_174_ap_ready == 1'b1)) begin
            grp_Linear_layer_ds2_Pipeline_VITIS_LOOP_794_2_fu_174_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_Linear_layer_ds2_Pipeline_VITIS_LOOP_800_3_VITIS_LOOP_801_4_fu_180_ap_start_reg <= 1'b0;
    end else begin
        if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            grp_Linear_layer_ds2_Pipeline_VITIS_LOOP_800_3_VITIS_LOOP_801_4_fu_180_ap_start_reg <= 1'b1;
        end else if ((grp_Linear_layer_ds2_Pipeline_VITIS_LOOP_800_3_VITIS_LOOP_801_4_fu_180_ap_ready == 1'b1)) begin
            grp_Linear_layer_ds2_Pipeline_VITIS_LOOP_800_3_VITIS_LOOP_801_4_fu_180_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_Linear_layer_ds2_Pipeline_l_S_k_4_k5_fu_233_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state15)) begin
            grp_Linear_layer_ds2_Pipeline_l_S_k_4_k5_fu_233_ap_start_reg <= 1'b1;
        end else if ((grp_Linear_layer_ds2_Pipeline_l_S_k_4_k5_fu_233_ap_ready == 1'b1)) begin
            grp_Linear_layer_ds2_Pipeline_l_S_k_4_k5_fu_233_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_Linear_layer_ds2_Pipeline_l_W_to_int_i42_l_j41_fu_204_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln830_fu_306_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state7))) begin
            grp_Linear_layer_ds2_Pipeline_l_W_to_int_i42_l_j41_fu_204_ap_start_reg <= 1'b1;
        end else if ((grp_Linear_layer_ds2_Pipeline_l_W_to_int_i42_l_j41_fu_204_ap_ready == 1'b1)) begin
            grp_Linear_layer_ds2_Pipeline_l_W_to_int_i42_l_j41_fu_204_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_Linear_layer_ds2_Pipeline_l_inp_to_int_i41_l_j40_fu_196_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln830_fu_306_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state7))) begin
            grp_Linear_layer_ds2_Pipeline_l_inp_to_int_i41_l_j40_fu_196_ap_start_reg <= 1'b1;
        end else if ((grp_Linear_layer_ds2_Pipeline_l_inp_to_int_i41_l_j40_fu_196_ap_ready == 1'b1)) begin
            grp_Linear_layer_ds2_Pipeline_l_inp_to_int_i41_l_j40_fu_196_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_Linear_layer_ds2_Pipeline_l_j38_fu_186_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state5)) begin
            grp_Linear_layer_ds2_Pipeline_l_j38_fu_186_ap_start_reg <= 1'b1;
        end else if ((grp_Linear_layer_ds2_Pipeline_l_j38_fu_186_ap_ready == 1'b1)) begin
            grp_Linear_layer_ds2_Pipeline_l_j38_fu_186_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_Linear_layer_ds2_Pipeline_l_j39_fu_212_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state9)) begin
            grp_Linear_layer_ds2_Pipeline_l_j39_fu_212_ap_start_reg <= 1'b1;
        end else if ((grp_Linear_layer_ds2_Pipeline_l_j39_fu_212_ap_ready == 1'b1)) begin
            grp_Linear_layer_ds2_Pipeline_l_j39_fu_212_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_Linear_layer_ds2_Pipeline_l_outp_to_float_bias_i44_l_j43_fu_222_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state12) & (icmp_ln875_fu_370_p2 == 1'd1))) begin
            grp_Linear_layer_ds2_Pipeline_l_outp_to_float_bias_i44_l_j43_fu_222_ap_start_reg <= 1'b1;
        end else if ((grp_Linear_layer_ds2_Pipeline_l_outp_to_float_bias_i44_l_j43_fu_222_ap_ready == 1'b1)) begin
            grp_Linear_layer_ds2_Pipeline_l_outp_to_float_bias_i44_l_j43_fu_222_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        i39_fu_92 <= 4'd0;
    end else if (((icmp_ln805_fu_252_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        i39_fu_92 <= add_ln805_fu_258_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln805_fu_252_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        i40_fu_116 <= 10'd0;
    end else if (((icmp_ln830_fu_306_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7))) begin
        i40_fu_116 <= add_ln830_fu_312_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln830_fu_306_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state7))) begin
        i43_fu_124 <= 4'd0;
    end else if (((1'b1 == ap_CS_fsm_state12) & (icmp_ln875_fu_370_p2 == 1'd0))) begin
        i43_fu_124 <= select_ln875_1_fu_408_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln830_fu_306_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state7))) begin
        indvar_flatten30_fu_128 <= 14'd0;
    end else if (((1'b1 == ap_CS_fsm_state12) & (icmp_ln875_fu_370_p2 == 1'd0))) begin
        indvar_flatten30_fu_128 <= add_ln875_1_fu_376_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln830_fu_306_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state7))) begin
        j42_fu_120 <= 10'd0;
    end else if (((1'b1 == ap_CS_fsm_state12) & (icmp_ln875_fu_370_p2 == 1'd0))) begin
        j42_fu_120 <= add_ln876_fu_416_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        empty_420_reg_623 <= empty_420_fu_481_p2;
        sub_ln878_reg_618[15 : 10] <= sub_ln878_fu_455_p2[15 : 10];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        i39_1_reg_523 <= i39_fu_92;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        i40_1_reg_555 <= i40_fu_116;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        max_W3_load_reg_596 <= max_W3_q0;
        sub_ln832_reg_591[21 : 10] <= sub_ln832_fu_361_p2[21 : 10];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        max_inp3_load_reg_550 <= max_inp3_q0;
        sub_ln807_reg_545[15 : 10] <= sub_ln807_fu_297_p2[15 : 10];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        q_outp5_load_reg_638 <= q_outp5_q0;
        sub_ln879_reg_633[21 : 10] <= sub_ln879_fu_510_p2[21 : 10];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state12) & (icmp_ln875_fu_370_p2 == 1'd0))) begin
        select_ln875_1_reg_611 <= select_ln875_1_fu_408_p3;
        select_ln875_reg_604 <= select_ln875_fu_400_p3;
    end
end

always @ (*) begin
    if ((grp_Linear_layer_ds2_Pipeline_l_j39_fu_212_ap_done == 1'b0)) begin
        ap_ST_fsm_state10_blk = 1'b1;
    end else begin
        ap_ST_fsm_state10_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state11_on_subcall_done)) begin
        ap_ST_fsm_state11_blk = 1'b1;
    end else begin
        ap_ST_fsm_state11_blk = 1'b0;
    end
end

assign ap_ST_fsm_state12_blk = 1'b0;

assign ap_ST_fsm_state13_blk = 1'b0;

assign ap_ST_fsm_state14_blk = 1'b0;

assign ap_ST_fsm_state15_blk = 1'b0;

always @ (*) begin
    if ((grp_Linear_layer_ds2_Pipeline_l_S_k_4_k5_fu_233_ap_done == 1'b0)) begin
        ap_ST_fsm_state16_blk = 1'b1;
    end else begin
        ap_ST_fsm_state16_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_Linear_layer_ds2_Pipeline_l_outp_to_float_bias_i44_l_j43_fu_222_ap_done == 1'b0)) begin
        ap_ST_fsm_state17_blk = 1'b1;
    end else begin
        ap_ST_fsm_state17_blk = 1'b0;
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state2_on_subcall_done)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

always @ (*) begin
    if ((grp_Linear_layer_ds2_Pipeline_l_j38_fu_186_ap_done == 1'b0)) begin
        ap_ST_fsm_state6_blk = 1'b1;
    end else begin
        ap_ST_fsm_state6_blk = 1'b0;
    end
end

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if ((((grp_Linear_layer_ds2_Pipeline_l_outp_to_float_bias_i44_l_j43_fu_222_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state17)) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((grp_Linear_layer_ds2_Pipeline_l_outp_to_float_bias_i44_l_j43_fu_222_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state17))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_fu_643_ce = grp_Linear_layer_ds2_Pipeline_l_j39_fu_212_grp_fu_643_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_643_ce = grp_Linear_layer_ds2_Pipeline_l_j38_fu_186_grp_fu_643_p_ce;
    end else begin
        grp_fu_643_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_fu_643_opcode = grp_Linear_layer_ds2_Pipeline_l_j39_fu_212_grp_fu_643_p_opcode;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_643_opcode = grp_Linear_layer_ds2_Pipeline_l_j38_fu_186_grp_fu_643_p_opcode;
    end else begin
        grp_fu_643_opcode = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_fu_643_p0 = grp_Linear_layer_ds2_Pipeline_l_j39_fu_212_grp_fu_643_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_643_p0 = grp_Linear_layer_ds2_Pipeline_l_j38_fu_186_grp_fu_643_p_din0;
    end else begin
        grp_fu_643_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_fu_643_p1 = grp_Linear_layer_ds2_Pipeline_l_j39_fu_212_grp_fu_643_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_643_p1 = grp_Linear_layer_ds2_Pipeline_l_j38_fu_186_grp_fu_643_p_din1;
    end else begin
        grp_fu_643_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_fu_647_ce = grp_Linear_layer_ds2_Pipeline_l_j39_fu_212_grp_fu_647_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_647_ce = grp_Linear_layer_ds2_Pipeline_l_j38_fu_186_grp_fu_647_p_ce;
    end else begin
        grp_fu_647_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_fu_647_opcode = grp_Linear_layer_ds2_Pipeline_l_j39_fu_212_grp_fu_647_p_opcode;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_647_opcode = grp_Linear_layer_ds2_Pipeline_l_j38_fu_186_grp_fu_647_p_opcode;
    end else begin
        grp_fu_647_opcode = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_fu_647_p0 = grp_Linear_layer_ds2_Pipeline_l_j39_fu_212_grp_fu_647_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_647_p0 = grp_Linear_layer_ds2_Pipeline_l_j38_fu_186_grp_fu_647_p_din0;
    end else begin
        grp_fu_647_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_fu_647_p1 = grp_Linear_layer_ds2_Pipeline_l_j39_fu_212_grp_fu_647_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_647_p1 = grp_Linear_layer_ds2_Pipeline_l_j38_fu_186_grp_fu_647_p_din1;
    end else begin
        grp_fu_647_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_fu_651_ce = grp_Linear_layer_ds2_Pipeline_l_j39_fu_212_grp_fu_651_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_651_ce = grp_Linear_layer_ds2_Pipeline_l_j38_fu_186_grp_fu_651_p_ce;
    end else begin
        grp_fu_651_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_fu_651_opcode = grp_Linear_layer_ds2_Pipeline_l_j39_fu_212_grp_fu_651_p_opcode;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_651_opcode = grp_Linear_layer_ds2_Pipeline_l_j38_fu_186_grp_fu_651_p_opcode;
    end else begin
        grp_fu_651_opcode = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_fu_651_p0 = grp_Linear_layer_ds2_Pipeline_l_j39_fu_212_grp_fu_651_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_651_p0 = grp_Linear_layer_ds2_Pipeline_l_j38_fu_186_grp_fu_651_p_din0;
    end else begin
        grp_fu_651_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_fu_651_p1 = grp_Linear_layer_ds2_Pipeline_l_j39_fu_212_grp_fu_651_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_651_p1 = grp_Linear_layer_ds2_Pipeline_l_j38_fu_186_grp_fu_651_p_din1;
    end else begin
        grp_fu_651_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        grp_fu_655_ce = grp_Linear_layer_ds2_Pipeline_l_outp_to_float_bias_i44_l_j43_fu_222_grp_fu_655_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        grp_fu_655_ce = grp_Linear_layer_ds2_Pipeline_l_inp_to_int_i41_l_j40_fu_196_grp_fu_655_p_ce;
    end else begin
        grp_fu_655_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        grp_fu_655_p0 = grp_Linear_layer_ds2_Pipeline_l_outp_to_float_bias_i44_l_j43_fu_222_grp_fu_655_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        grp_fu_655_p0 = grp_Linear_layer_ds2_Pipeline_l_inp_to_int_i41_l_j40_fu_196_grp_fu_655_p_din0;
    end else begin
        grp_fu_655_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        grp_fu_655_p1 = grp_Linear_layer_ds2_Pipeline_l_outp_to_float_bias_i44_l_j43_fu_222_grp_fu_655_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        grp_fu_655_p1 = grp_Linear_layer_ds2_Pipeline_l_inp_to_int_i41_l_j40_fu_196_grp_fu_655_p_din1;
    end else begin
        grp_fu_655_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        grp_fu_659_ce = grp_Linear_layer_ds2_Pipeline_l_inp_to_int_i41_l_j40_fu_196_grp_fu_659_p_ce;
    end else begin
        grp_fu_659_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        grp_fu_663_ce = grp_Linear_layer_ds2_Pipeline_l_outp_to_float_bias_i44_l_j43_fu_222_grp_fu_663_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        grp_fu_663_ce = grp_Linear_layer_ds2_Pipeline_l_W_to_int_i42_l_j41_fu_204_grp_fu_663_p_ce;
    end else begin
        grp_fu_663_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        grp_fu_663_p0 = grp_Linear_layer_ds2_Pipeline_l_outp_to_float_bias_i44_l_j43_fu_222_grp_fu_663_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        grp_fu_663_p0 = grp_Linear_layer_ds2_Pipeline_l_W_to_int_i42_l_j41_fu_204_grp_fu_663_p_din0;
    end else begin
        grp_fu_663_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        grp_fu_663_p1 = grp_Linear_layer_ds2_Pipeline_l_outp_to_float_bias_i44_l_j43_fu_222_grp_fu_663_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        grp_fu_663_p1 = grp_Linear_layer_ds2_Pipeline_l_W_to_int_i42_l_j41_fu_204_grp_fu_663_p_din1;
    end else begin
        grp_fu_663_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        grp_fu_667_ce = grp_Linear_layer_ds2_Pipeline_l_outp_to_float_bias_i44_l_j43_fu_222_grp_fu_667_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        grp_fu_667_ce = grp_Linear_layer_ds2_Pipeline_l_W_to_int_i42_l_j41_fu_204_grp_fu_667_p_ce;
    end else begin
        grp_fu_667_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        grp_fu_667_p0 = grp_Linear_layer_ds2_Pipeline_l_outp_to_float_bias_i44_l_j43_fu_222_grp_fu_667_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        grp_fu_667_p0 = grp_Linear_layer_ds2_Pipeline_l_W_to_int_i42_l_j41_fu_204_grp_fu_667_p_din0;
    end else begin
        grp_fu_667_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        grp_fu_667_p1 = grp_Linear_layer_ds2_Pipeline_l_outp_to_float_bias_i44_l_j43_fu_222_grp_fu_667_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        grp_fu_667_p1 = grp_Linear_layer_ds2_Pipeline_l_W_to_int_i42_l_j41_fu_204_grp_fu_667_p_din1;
    end else begin
        grp_fu_667_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        grp_fu_671_ce = grp_Linear_layer_ds2_Pipeline_l_outp_to_float_bias_i44_l_j43_fu_222_grp_fu_671_p_ce;
    end else begin
        grp_fu_671_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        grp_fu_675_ce = grp_Linear_layer_ds2_Pipeline_l_outp_to_float_bias_i44_l_j43_fu_222_grp_fu_675_p_ce;
    end else begin
        grp_fu_675_ce = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln830_fu_306_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7))) begin
        max_W3_address0 = zext_ln830_fu_318_p1;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        max_W3_address0 = grp_Linear_layer_ds2_Pipeline_l_outp_to_float_bias_i44_l_j43_fu_222_max_W3_address0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        max_W3_address0 = grp_Linear_layer_ds2_Pipeline_l_j39_fu_212_max_W3_address0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        max_W3_address0 = grp_Linear_layer_ds2_Pipeline_l_W_to_int_i42_l_j41_fu_204_max_W3_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        max_W3_address0 = grp_Linear_layer_ds2_Pipeline_VITIS_LOOP_794_2_fu_174_max_W3_address0;
    end else begin
        max_W3_address0 = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln830_fu_306_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7))) begin
        max_W3_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        max_W3_ce0 = grp_Linear_layer_ds2_Pipeline_l_outp_to_float_bias_i44_l_j43_fu_222_max_W3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        max_W3_ce0 = grp_Linear_layer_ds2_Pipeline_l_j39_fu_212_max_W3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        max_W3_ce0 = grp_Linear_layer_ds2_Pipeline_l_W_to_int_i42_l_j41_fu_204_max_W3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        max_W3_ce0 = grp_Linear_layer_ds2_Pipeline_VITIS_LOOP_794_2_fu_174_max_W3_ce0;
    end else begin
        max_W3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        max_W3_d0 = grp_Linear_layer_ds2_Pipeline_l_j39_fu_212_max_W3_d0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        max_W3_d0 = grp_Linear_layer_ds2_Pipeline_VITIS_LOOP_794_2_fu_174_max_W3_d0;
    end else begin
        max_W3_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        max_W3_we0 = grp_Linear_layer_ds2_Pipeline_l_j39_fu_212_max_W3_we0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        max_W3_we0 = grp_Linear_layer_ds2_Pipeline_VITIS_LOOP_794_2_fu_174_max_W3_we0;
    end else begin
        max_W3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        max_inp3_address0 = zext_ln805_fu_264_p1;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        max_inp3_address0 = grp_Linear_layer_ds2_Pipeline_l_outp_to_float_bias_i44_l_j43_fu_222_max_inp3_address0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        max_inp3_address0 = grp_Linear_layer_ds2_Pipeline_l_inp_to_int_i41_l_j40_fu_196_max_inp3_address0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        max_inp3_address0 = grp_Linear_layer_ds2_Pipeline_l_j38_fu_186_max_inp3_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        max_inp3_address0 = grp_Linear_layer_ds2_Pipeline_VITIS_LOOP_790_1_fu_168_max_inp3_address0;
    end else begin
        max_inp3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        max_inp3_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        max_inp3_ce0 = grp_Linear_layer_ds2_Pipeline_l_outp_to_float_bias_i44_l_j43_fu_222_max_inp3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        max_inp3_ce0 = grp_Linear_layer_ds2_Pipeline_l_inp_to_int_i41_l_j40_fu_196_max_inp3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        max_inp3_ce0 = grp_Linear_layer_ds2_Pipeline_l_j38_fu_186_max_inp3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        max_inp3_ce0 = grp_Linear_layer_ds2_Pipeline_VITIS_LOOP_790_1_fu_168_max_inp3_ce0;
    end else begin
        max_inp3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        max_inp3_d0 = grp_Linear_layer_ds2_Pipeline_l_j38_fu_186_max_inp3_d0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        max_inp3_d0 = grp_Linear_layer_ds2_Pipeline_VITIS_LOOP_790_1_fu_168_max_inp3_d0;
    end else begin
        max_inp3_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        max_inp3_we0 = grp_Linear_layer_ds2_Pipeline_l_j38_fu_186_max_inp3_we0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        max_inp3_we0 = grp_Linear_layer_ds2_Pipeline_VITIS_LOOP_790_1_fu_168_max_inp3_we0;
    end else begin
        max_inp3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        q_W3_V_address0 = grp_Linear_layer_ds2_Pipeline_l_S_k_4_k5_fu_233_q_W3_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        q_W3_V_address0 = grp_Linear_layer_ds2_Pipeline_l_W_to_int_i42_l_j41_fu_204_q_W3_V_address0;
    end else begin
        q_W3_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        q_W3_V_ce0 = grp_Linear_layer_ds2_Pipeline_l_S_k_4_k5_fu_233_q_W3_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        q_W3_V_ce0 = grp_Linear_layer_ds2_Pipeline_l_W_to_int_i42_l_j41_fu_204_q_W3_V_ce0;
    end else begin
        q_W3_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        q_W3_V_we0 = grp_Linear_layer_ds2_Pipeline_l_W_to_int_i42_l_j41_fu_204_q_W3_V_we0;
    end else begin
        q_W3_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        q_inp3_V_address0 = grp_Linear_layer_ds2_Pipeline_l_S_k_4_k5_fu_233_q_inp3_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        q_inp3_V_address0 = grp_Linear_layer_ds2_Pipeline_l_inp_to_int_i41_l_j40_fu_196_q_inp3_V_address0;
    end else begin
        q_inp3_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        q_inp3_V_ce0 = grp_Linear_layer_ds2_Pipeline_l_S_k_4_k5_fu_233_q_inp3_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        q_inp3_V_ce0 = grp_Linear_layer_ds2_Pipeline_l_inp_to_int_i41_l_j40_fu_196_q_inp3_V_ce0;
    end else begin
        q_inp3_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        q_inp3_V_we0 = grp_Linear_layer_ds2_Pipeline_l_inp_to_int_i41_l_j40_fu_196_q_inp3_V_we0;
    end else begin
        q_inp3_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        q_outp5_address0 = p_cast_fu_487_p1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        q_outp5_address0 = grp_Linear_layer_ds2_Pipeline_l_S_k_4_k5_fu_233_q_outp5_address0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        q_outp5_address0 = grp_Linear_layer_ds2_Pipeline_l_outp_to_float_bias_i44_l_j43_fu_222_q_outp5_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        q_outp5_address0 = grp_Linear_layer_ds2_Pipeline_VITIS_LOOP_800_3_VITIS_LOOP_801_4_fu_180_q_outp5_address0;
    end else begin
        q_outp5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        q_outp5_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        q_outp5_ce0 = grp_Linear_layer_ds2_Pipeline_l_S_k_4_k5_fu_233_q_outp5_ce0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        q_outp5_ce0 = grp_Linear_layer_ds2_Pipeline_l_outp_to_float_bias_i44_l_j43_fu_222_q_outp5_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        q_outp5_ce0 = grp_Linear_layer_ds2_Pipeline_VITIS_LOOP_800_3_VITIS_LOOP_801_4_fu_180_q_outp5_ce0;
    end else begin
        q_outp5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        q_outp5_d0 = grp_Linear_layer_ds2_Pipeline_l_S_k_4_k5_fu_233_q_outp5_d0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        q_outp5_d0 = grp_Linear_layer_ds2_Pipeline_VITIS_LOOP_800_3_VITIS_LOOP_801_4_fu_180_q_outp5_d0;
    end else begin
        q_outp5_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        q_outp5_we0 = grp_Linear_layer_ds2_Pipeline_l_S_k_4_k5_fu_233_q_outp5_we0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        q_outp5_we0 = grp_Linear_layer_ds2_Pipeline_VITIS_LOOP_800_3_VITIS_LOOP_801_4_fu_180_q_outp5_we0;
    end else begin
        q_outp5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        v475_address0 = grp_Linear_layer_ds2_Pipeline_l_inp_to_int_i41_l_j40_fu_196_v475_address0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        v475_address0 = grp_Linear_layer_ds2_Pipeline_l_j38_fu_186_v475_address0;
    end else begin
        v475_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        v475_ce0 = grp_Linear_layer_ds2_Pipeline_l_inp_to_int_i41_l_j40_fu_196_v475_ce0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        v475_ce0 = grp_Linear_layer_ds2_Pipeline_l_j38_fu_186_v475_ce0;
    end else begin
        v475_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        v563_address0 = grp_Linear_layer_ds2_Pipeline_l_j39_fu_212_v563_address0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        v563_address0 = grp_Linear_layer_ds2_Pipeline_l_W_to_int_i42_l_j41_fu_204_v563_address0;
    end else begin
        v563_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        v563_ce0 = grp_Linear_layer_ds2_Pipeline_l_j39_fu_212_v563_ce0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        v563_ce0 = grp_Linear_layer_ds2_Pipeline_l_W_to_int_i42_l_j41_fu_204_v563_ce0;
    end else begin
        v563_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b0 == ap_block_state2_on_subcall_done) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((icmp_ln805_fu_252_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            if (((grp_Linear_layer_ds2_Pipeline_l_j38_fu_186_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state7 : begin
            if (((icmp_ln830_fu_306_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state7))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            if (((grp_Linear_layer_ds2_Pipeline_l_j39_fu_212_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state10))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        ap_ST_fsm_state11 : begin
            if (((1'b0 == ap_block_state11_on_subcall_done) & (1'b1 == ap_CS_fsm_state11))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end
        end
        ap_ST_fsm_state12 : begin
            if (((1'b1 == ap_CS_fsm_state12) & (icmp_ln875_fu_370_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            if (((grp_Linear_layer_ds2_Pipeline_l_S_k_4_k5_fu_233_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state16))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end
        end
        ap_ST_fsm_state17 : begin
            if (((grp_Linear_layer_ds2_Pipeline_l_outp_to_float_bias_i44_l_j43_fu_222_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state17))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln805_fu_258_p2 = (i39_fu_92 + 4'd1);

assign add_ln830_fu_312_p2 = (i40_fu_116 + 10'd1);

assign add_ln875_1_fu_376_p2 = (indvar_flatten30_fu_128 + 14'd1);

assign add_ln875_fu_388_p2 = (i43_fu_124 + 4'd1);

assign add_ln876_fu_416_p2 = (select_ln875_fu_400_p3 + 10'd1);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_block_state11_on_subcall_done = ((grp_Linear_layer_ds2_Pipeline_l_W_to_int_i42_l_j41_fu_204_ap_done == 1'b0) | (grp_Linear_layer_ds2_Pipeline_l_inp_to_int_i41_l_j40_fu_196_ap_done == 1'b0));
end

always @ (*) begin
    ap_block_state2_on_subcall_done = ((grp_Linear_layer_ds2_Pipeline_VITIS_LOOP_800_3_VITIS_LOOP_801_4_fu_180_ap_done == 1'b0) | (grp_Linear_layer_ds2_Pipeline_VITIS_LOOP_794_2_fu_174_ap_done == 1'b0) | (grp_Linear_layer_ds2_Pipeline_VITIS_LOOP_790_1_fu_168_ap_done == 1'b0));
end

assign empty_419_fu_472_p2 = (tmp_34_fu_444_p3 - tmp_76_cast_fu_468_p1);

assign empty_420_fu_481_p2 = (empty_419_fu_472_p2 + zext_ln879_fu_478_p1);

assign grp_Linear_layer_ds2_Pipeline_VITIS_LOOP_790_1_fu_168_ap_start = grp_Linear_layer_ds2_Pipeline_VITIS_LOOP_790_1_fu_168_ap_start_reg;

assign grp_Linear_layer_ds2_Pipeline_VITIS_LOOP_794_2_fu_174_ap_start = grp_Linear_layer_ds2_Pipeline_VITIS_LOOP_794_2_fu_174_ap_start_reg;

assign grp_Linear_layer_ds2_Pipeline_VITIS_LOOP_800_3_VITIS_LOOP_801_4_fu_180_ap_start = grp_Linear_layer_ds2_Pipeline_VITIS_LOOP_800_3_VITIS_LOOP_801_4_fu_180_ap_start_reg;

assign grp_Linear_layer_ds2_Pipeline_l_S_k_4_k5_fu_233_ap_start = grp_Linear_layer_ds2_Pipeline_l_S_k_4_k5_fu_233_ap_start_reg;

assign grp_Linear_layer_ds2_Pipeline_l_W_to_int_i42_l_j41_fu_204_ap_start = grp_Linear_layer_ds2_Pipeline_l_W_to_int_i42_l_j41_fu_204_ap_start_reg;

assign grp_Linear_layer_ds2_Pipeline_l_inp_to_int_i41_l_j40_fu_196_ap_start = grp_Linear_layer_ds2_Pipeline_l_inp_to_int_i41_l_j40_fu_196_ap_start_reg;

assign grp_Linear_layer_ds2_Pipeline_l_j38_fu_186_ap_start = grp_Linear_layer_ds2_Pipeline_l_j38_fu_186_ap_start_reg;

assign grp_Linear_layer_ds2_Pipeline_l_j39_fu_212_ap_start = grp_Linear_layer_ds2_Pipeline_l_j39_fu_212_ap_start_reg;

assign grp_Linear_layer_ds2_Pipeline_l_outp_to_float_bias_i44_l_j43_fu_222_ap_start = grp_Linear_layer_ds2_Pipeline_l_outp_to_float_bias_i44_l_j43_fu_222_ap_start_reg;

assign grp_fu_274_p_ce = grp_fu_643_ce;

assign grp_fu_274_p_din0 = grp_fu_643_p0;

assign grp_fu_274_p_din1 = grp_fu_643_p1;

assign grp_fu_274_p_opcode = grp_fu_643_opcode;

assign grp_fu_278_p_ce = grp_fu_647_ce;

assign grp_fu_278_p_din0 = grp_fu_647_p0;

assign grp_fu_278_p_din1 = grp_fu_647_p1;

assign grp_fu_278_p_opcode = grp_fu_647_opcode;

assign grp_fu_282_p_ce = grp_fu_651_ce;

assign grp_fu_282_p_din0 = grp_fu_651_p0;

assign grp_fu_282_p_din1 = grp_fu_651_p1;

assign grp_fu_282_p_opcode = grp_fu_651_opcode;

assign grp_fu_286_p_ce = grp_fu_663_ce;

assign grp_fu_286_p_din0 = grp_fu_663_p0;

assign grp_fu_286_p_din1 = grp_fu_663_p1;

assign grp_fu_290_p_ce = grp_fu_655_ce;

assign grp_fu_290_p_din0 = grp_fu_655_p0;

assign grp_fu_290_p_din1 = grp_fu_655_p1;

assign grp_fu_294_p_ce = grp_fu_667_ce;

assign grp_fu_294_p_din0 = grp_fu_667_p0;

assign grp_fu_294_p_din1 = grp_fu_667_p1;

assign grp_fu_298_p_ce = grp_fu_659_ce;

assign grp_fu_298_p_din0 = grp_Linear_layer_ds2_Pipeline_l_inp_to_int_i41_l_j40_fu_196_grp_fu_659_p_din0;

assign grp_fu_298_p_din1 = grp_Linear_layer_ds2_Pipeline_l_inp_to_int_i41_l_j40_fu_196_grp_fu_659_p_din1;

assign grp_fu_302_p_ce = grp_fu_675_ce;

assign grp_fu_302_p_din0 = grp_Linear_layer_ds2_Pipeline_l_outp_to_float_bias_i44_l_j43_fu_222_grp_fu_675_p_din0;

assign grp_fu_305_p_ce = grp_fu_671_ce;

assign grp_fu_305_p_din0 = grp_Linear_layer_ds2_Pipeline_l_outp_to_float_bias_i44_l_j43_fu_222_grp_fu_671_p_din0;

assign grp_fu_305_p_din1 = grp_Linear_layer_ds2_Pipeline_l_outp_to_float_bias_i44_l_j43_fu_222_grp_fu_671_p_din1;

assign grp_fu_305_p_opcode = grp_Linear_layer_ds2_Pipeline_l_outp_to_float_bias_i44_l_j43_fu_222_grp_fu_671_p_opcode;

assign icmp_ln805_fu_252_p2 = ((i39_fu_92 == 4'd12) ? 1'b1 : 1'b0);

assign icmp_ln830_fu_306_p2 = ((i40_fu_116 == 10'd768) ? 1'b1 : 1'b0);

assign icmp_ln875_fu_370_p2 = ((indvar_flatten30_fu_128 == 14'd9216) ? 1'b1 : 1'b0);

assign icmp_ln876_fu_394_p2 = ((j42_fu_120 == 10'd768) ? 1'b1 : 1'b0);

assign p_cast_fu_487_p1 = empty_420_fu_481_p2;

assign select_ln875_1_fu_408_p3 = ((icmp_ln876_fu_394_p2[0:0] == 1'b1) ? add_ln875_fu_388_p2 : i43_fu_124);

assign select_ln875_fu_400_p3 = ((icmp_ln876_fu_394_p2[0:0] == 1'b1) ? 10'd0 : j42_fu_120);

assign sub_ln807_fu_297_p2 = (tmp_s_fu_279_p3 - zext_ln807_fu_293_p1);

assign sub_ln832_fu_361_p2 = (tmp_31_fu_343_p3 - zext_ln832_fu_357_p1);

assign sub_ln878_fu_455_p2 = (tmp_33_fu_437_p3 - zext_ln878_fu_451_p1);

assign sub_ln879_fu_510_p2 = (tmp_36_fu_492_p3 - zext_ln879_1_fu_506_p1);

assign tmp_30_fu_286_p3 = {{i39_1_reg_523}, {10'd0}};

assign tmp_31_fu_343_p3 = {{i40_1_reg_555}, {12'd0}};

assign tmp_32_fu_350_p3 = {{i40_1_reg_555}, {10'd0}};

assign tmp_33_fu_437_p3 = {{select_ln875_1_reg_611}, {12'd0}};

assign tmp_34_fu_444_p3 = {{select_ln875_1_reg_611}, {10'd0}};

assign tmp_35_fu_461_p3 = {{select_ln875_1_reg_611}, {8'd0}};

assign tmp_36_fu_492_p3 = {{select_ln875_reg_604}, {12'd0}};

assign tmp_37_fu_499_p3 = {{select_ln875_reg_604}, {10'd0}};

assign tmp_76_cast_fu_468_p1 = tmp_35_fu_461_p3;

assign tmp_s_fu_279_p3 = {{i39_1_reg_523}, {12'd0}};

assign v478_address0 = grp_Linear_layer_ds2_Pipeline_l_outp_to_float_bias_i44_l_j43_fu_222_v478_address0;

assign v478_ce0 = grp_Linear_layer_ds2_Pipeline_l_outp_to_float_bias_i44_l_j43_fu_222_v478_ce0;

assign v478_d0 = grp_Linear_layer_ds2_Pipeline_l_outp_to_float_bias_i44_l_j43_fu_222_v478_d0;

assign v478_we0 = grp_Linear_layer_ds2_Pipeline_l_outp_to_float_bias_i44_l_j43_fu_222_v478_we0;

assign v564_address0 = grp_Linear_layer_ds2_Pipeline_l_outp_to_float_bias_i44_l_j43_fu_222_v564_address0;

assign v564_ce0 = grp_Linear_layer_ds2_Pipeline_l_outp_to_float_bias_i44_l_j43_fu_222_v564_ce0;

assign zext_ln805_fu_264_p1 = i39_fu_92;

assign zext_ln807_fu_293_p1 = tmp_30_fu_286_p3;

assign zext_ln830_fu_318_p1 = i40_fu_116;

assign zext_ln832_fu_357_p1 = tmp_32_fu_350_p3;

assign zext_ln878_fu_451_p1 = tmp_34_fu_444_p3;

assign zext_ln879_1_fu_506_p1 = tmp_37_fu_499_p3;

assign zext_ln879_fu_478_p1 = select_ln875_reg_604;

always @ (posedge ap_clk) begin
    sub_ln807_reg_545[9:0] <= 10'b0000000000;
    sub_ln832_reg_591[9:0] <= 10'b0000000000;
    sub_ln878_reg_618[9:0] <= 10'b0000000000;
    sub_ln879_reg_633[9:0] <= 10'b0000000000;
end

endmodule //Bert_layer_Linear_layer_ds2
