{
  "schema": "xilinx.com:schema:json_instance:1.0",
  "ip_inst": {
    "xci_name": "processing_core_0_0",
    "component_reference": "xilinx.com:hls:processing_core_0:1.0",
    "ip_revision": "2114432672",
    "gen_directory": "../../../../T4_working.gen/sources_1/ip/processing_core_0_0",
    "parameters": {
      "component_parameters": {
        "Component_Name": [ { "value": "processing_core_0_0", "resolve_type": "user", "usage": "all" } ],
        "clk_period": [ { "value": "10", "enabled": false, "usage": "all" } ],
        "machine": [ { "value": "64", "enabled": false, "usage": "all" } ],
        "combinational": [ { "value": "0", "enabled": false, "usage": "all" } ],
        "latency": [ { "value": "1033", "enabled": false, "usage": "all" } ],
        "II": [ { "value": "1034 ~ 1057", "enabled": false, "usage": "all" } ]
      },
      "project_parameters": {
        "ARCHITECTURE": [ { "value": "artix7" } ],
        "BASE_BOARD_PART": [ { "value": "digilentinc.com:nexys-a7-100t:part0:1.3" } ],
        "BOARD_CONNECTIONS": [ { "value": "" } ],
        "DEVICE": [ { "value": "xc7a100t" } ],
        "PACKAGE": [ { "value": "csg324" } ],
        "PREFHDL": [ { "value": "VERILOG" } ],
        "SILICON_REVISION": [ { "value": "" } ],
        "SIMULATOR_LANGUAGE": [ { "value": "MIXED" } ],
        "SPEEDGRADE": [ { "value": "-1" } ],
        "STATIC_POWER": [ { "value": "" } ],
        "TEMPERATURE_GRADE": [ { "value": "" } ]
      },
      "runtime_parameters": {
        "IPCONTEXT": [ { "value": "IP_Flow" } ],
        "IPREVISION": [ { "value": "2114432672" } ],
        "MANAGED": [ { "value": "TRUE" } ],
        "OUTPUTDIR": [ { "value": "../../../../T4_working.gen/sources_1/ip/processing_core_0_0" } ],
        "SELECTEDSIMMODEL": [ { "value": "" } ],
        "SHAREDDIR": [ { "value": "." } ],
        "SWVERSION": [ { "value": "2025.1" } ],
        "SYNTHESISFLOW": [ { "value": "OUT_OF_CONTEXT" } ]
      }
    },
    "boundary": {
      "ports": {
        "ap_clk": [ { "direction": "in" } ],
        "ap_rst": [ { "direction": "in" } ],
        "ap_done": [ { "direction": "out" } ],
        "ap_idle": [ { "direction": "out" } ],
        "ap_ready": [ { "direction": "out" } ],
        "ap_start": [ { "direction": "in" } ],
        "vectorA_Addr_A": [ { "direction": "out", "size_left": "31", "size_right": "0" } ],
        "vectorA_Clk_A": [ { "direction": "out" } ],
        "vectorA_Din_A": [ { "direction": "out", "size_left": "15", "size_right": "0" } ],
        "vectorA_Dout_A": [ { "direction": "in", "size_left": "15", "size_right": "0" } ],
        "vectorA_EN_A": [ { "direction": "out" } ],
        "vectorA_Rst_A": [ { "direction": "out" } ],
        "vectorA_WEN_A": [ { "direction": "out", "size_left": "1", "size_right": "0" } ],
        "vectorB_Addr_A": [ { "direction": "out", "size_left": "31", "size_right": "0" } ],
        "vectorB_Clk_A": [ { "direction": "out" } ],
        "vectorB_Din_A": [ { "direction": "out", "size_left": "15", "size_right": "0" } ],
        "vectorB_Dout_A": [ { "direction": "in", "size_left": "15", "size_right": "0" } ],
        "vectorB_EN_A": [ { "direction": "out" } ],
        "vectorB_Rst_A": [ { "direction": "out" } ],
        "vectorB_WEN_A": [ { "direction": "out", "size_left": "1", "size_right": "0" } ],
        "result": [ { "direction": "out", "size_left": "31", "size_right": "0" } ],
        "mode": [ { "direction": "in" } ]
      },
      "interfaces": {
        "ap_clk": {
          "vlnv": "xilinx.com:signal:clock:1.0",
          "abstraction_type": "xilinx.com:signal:clock_rtl:1.0",
          "mode": "slave",
          "parameters": {
            "ASSOCIATED_RESET": [ { "value": "ap_rst", "value_src": "constant", "usage": "all" } ],
            "FREQ_HZ": [ { "value": "100000000", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "FREQ_TOLERANCE_HZ": [ { "value": "0", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "PHASE": [ { "value": "0.0", "resolve_type": "generated", "format": "float", "is_ips_inferred": true, "is_static_object": false } ],
            "CLK_DOMAIN": [ { "value": "", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "ASSOCIATED_BUSIF": [ { "value": "", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "ASSOCIATED_PORT": [ { "value": "", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "INSERT_VIP": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "simulation.rtl", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "CLK": [ { "physical_name": "ap_clk" } ]
          }
        },
        "ap_rst": {
          "vlnv": "xilinx.com:signal:reset:1.0",
          "abstraction_type": "xilinx.com:signal:reset_rtl:1.0",
          "mode": "slave",
          "parameters": {
            "POLARITY": [ { "value": "ACTIVE_HIGH", "value_src": "constant", "usage": "all" } ],
            "INSERT_VIP": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "simulation.rtl", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "RST": [ { "physical_name": "ap_rst" } ]
          }
        },
        "ap_ctrl": {
          "vlnv": "xilinx.com:interface:acc_handshake:1.0",
          "abstraction_type": "xilinx.com:interface:acc_handshake_rtl:1.0",
          "mode": "slave",
          "port_maps": {
            "done": [ { "physical_name": "ap_done" } ],
            "idle": [ { "physical_name": "ap_idle" } ],
            "ready": [ { "physical_name": "ap_ready" } ],
            "start": [ { "physical_name": "ap_start" } ]
          }
        },
        "vectorA_PORTA": {
          "vlnv": "xilinx.com:interface:bram:1.0",
          "abstraction_type": "xilinx.com:interface:bram_rtl:1.0",
          "mode": "master",
          "parameters": {
            "MASTER_TYPE": [ { "value": "BRAM_CTRL", "value_src": "constant", "usage": "all" } ],
            "MEM_SIZE": [ { "value": "2048", "value_src": "constant", "usage": "all" } ],
            "MEM_WIDTH": [ { "value": "16", "value_src": "constant", "usage": "all" } ],
            "MEM_ADDRESS_MODE": [ { "value": "BYTE_ADDRESS", "value_src": "constant", "usage": "all" } ],
            "READ_LATENCY": [ { "value": "1", "value_src": "constant", "usage": "all" } ],
            "MEM_ECC": [ { "value": "NONE", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "READ_WRITE_MODE": [ { "value": "", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "ADDR": [ { "physical_name": "vectorA_Addr_A" } ],
            "CLK": [ { "physical_name": "vectorA_Clk_A" } ],
            "DIN": [ { "physical_name": "vectorA_Din_A" } ],
            "DOUT": [ { "physical_name": "vectorA_Dout_A" } ],
            "EN": [ { "physical_name": "vectorA_EN_A" } ],
            "RST": [ { "physical_name": "vectorA_Rst_A" } ],
            "WE": [ { "physical_name": "vectorA_WEN_A" } ]
          }
        },
        "vectorB_PORTA": {
          "vlnv": "xilinx.com:interface:bram:1.0",
          "abstraction_type": "xilinx.com:interface:bram_rtl:1.0",
          "mode": "master",
          "parameters": {
            "MASTER_TYPE": [ { "value": "BRAM_CTRL", "value_src": "constant", "usage": "all" } ],
            "MEM_SIZE": [ { "value": "2048", "value_src": "constant", "usage": "all" } ],
            "MEM_WIDTH": [ { "value": "16", "value_src": "constant", "usage": "all" } ],
            "MEM_ADDRESS_MODE": [ { "value": "BYTE_ADDRESS", "value_src": "constant", "usage": "all" } ],
            "READ_LATENCY": [ { "value": "1", "value_src": "constant", "usage": "all" } ],
            "MEM_ECC": [ { "value": "NONE", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "READ_WRITE_MODE": [ { "value": "", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "ADDR": [ { "physical_name": "vectorB_Addr_A" } ],
            "CLK": [ { "physical_name": "vectorB_Clk_A" } ],
            "DIN": [ { "physical_name": "vectorB_Din_A" } ],
            "DOUT": [ { "physical_name": "vectorB_Dout_A" } ],
            "EN": [ { "physical_name": "vectorB_EN_A" } ],
            "RST": [ { "physical_name": "vectorB_Rst_A" } ],
            "WE": [ { "physical_name": "vectorB_WEN_A" } ]
          }
        },
        "result": {
          "vlnv": "xilinx.com:signal:data:1.0",
          "abstraction_type": "xilinx.com:signal:data_rtl:1.0",
          "mode": "master",
          "parameters": {
            "LAYERED_METADATA": [ { "value": "undef", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "DATA": [ { "physical_name": "result" } ]
          }
        },
        "mode": {
          "vlnv": "xilinx.com:signal:data:1.0",
          "abstraction_type": "xilinx.com:signal:data_rtl:1.0",
          "mode": "slave",
          "parameters": {
            "LAYERED_METADATA": [ { "value": "undef", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "DATA": [ { "physical_name": "mode" } ]
          }
        }
      }
    }
  }
}