timestamp=1603671314664

[~A]
LastVerilogToplevel=SignExtender_tb
ModifyID=1
Version=74
design.sv_testbench.sv=0*756*2339

[~MFT]
0=5|0work.mgf|2339|0
1=3|1work.mgf|2624|0
3=6|3work.mgf|7594|0

[$root]
A/$root=22|||1*0
BinL64/$root=3*0
SLP=3*106
Version=2020.04.130 (Linux64)|00000019789cd32dc9cc4d2d4e4ecc495530cc2bd6076205dde232a36c4b0071ae0864|c73a565f2ade592f8ac1c68f484c92162284832f9b5796d8e77fd35e034e1cec

[SignExtender]
A/SignExtender=22|../design.sv|3|1*390
BinL64/SignExtender=3*174
R=../design.sv|3
SLP=3*2995
Version=2020.04.130 (Linux64)|00000019789cd32dc9cc4d2d4e4ecc495530cc2bd6076205dde232a36c4b0071ae0864|b659e2b1a62e191ba7973a42d1e2c3985afc20965b4fa7b36853951d6bea4d3476225db5629692e4f2d380008c2f4840

[SignExtender_tb]
A/SignExtender_tb=22|../testbench.sv|5|1*2624
BinL64/SignExtender_tb=3*4502
R=../testbench.sv|5
SLP=3*7594
Version=2020.04.130 (Linux64)|00000019789cd32dc9cc4d2d4e4ecc495530cc2bd6076205dde232a36c4b0071ae0864|6019b344b85175feb3c24592ebac8a12e8cbd58615cef39309b0058bb453bfee46ccecb650bcb5f359ddf8f50b53a53a

[~U]
$root=12|0*0|
SignExtender=12|0*182|
SignExtender_tb=12|0*411||0x10
