Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Wed Apr 13 17:13:52 2022
| Host         : red running 64-bit Ubuntu 18.04.6 LTS
| Command      : report_control_sets -verbose -file phywhisperer_top_control_sets_placed.rpt
| Design       : phywhisperer_top
| Device       : xc7s15
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   220 |
|    Minimum number of control sets                        |   220 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    76 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   220 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     4 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |   196 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     0 |
| >= 16              |    16 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             393 |           98 |
| No           | No                    | Yes                    |               3 |            2 |
| No           | Yes                   | No                     |            1263 |          349 |
| Yes          | No                    | No                     |              45 |           22 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            2244 |          743 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------+------------------------------------------------+----------------------------------------------------------------------------------+------------------+----------------+--------------+
|          Clock Signal          |                  Enable Signal                 |                                 Set/Reset Signal                                 | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------------+------------------------------------------------+----------------------------------------------------------------------------------+------------------+----------------+--------------+
|  clk_fe_buf_BUFG               |                                                | U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg2 |                1 |              1 |         1.00 |
|  clk_fe_buf_BUFG               | U_fe_capture_main/timestamp_ctr[15]_i_2_n_0    | U_reg_main/fpga_reset                                                            |                1 |              2 |         2.00 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_address_reg[3]_rep__0_1[0]  | U_reg_main/fpga_reset                                                            |                1 |              4 |         4.00 |
|  U_trigger_clock/inst/clk_out1 | U_trigger/U_match_cdc/FSM_onehot_state_reg[2]  | U_trigger/U_match_cdc/dst_pulse_reg_0                                            |                2 |              4 |         2.00 |
|  U_trigger_clock/inst/clk_out1 | U_trigger/FSM_onehot_state[2]_i_1_n_0          | U_reg_main/fpga_reset                                                            |                2 |              4 |         2.00 |
|  clk_fe_buf_BUFG               | U_reg_usb/U_stat_update_cdc/E[0]               | U_reg_main/fpga_reset                                                            |                2 |              5 |         2.50 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_address_reg[3]_rep__0_2[54] | U_reg_main/fpga_reset                                                            |                2 |              8 |         4.00 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_address_reg[3]_rep__0_2[57] | U_reg_main/fpga_reset                                                            |                2 |              8 |         4.00 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_address_reg[3]_rep__0_2[53] | U_reg_main/fpga_reset                                                            |                2 |              8 |         4.00 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_address_reg[3]_rep__0_2[52] | U_reg_main/fpga_reset                                                            |                2 |              8 |         4.00 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_address_reg[3]_rep__0_2[51] | U_reg_main/fpga_reset                                                            |                3 |              8 |         2.67 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_address_reg[3]_rep__0_2[50] | U_reg_main/fpga_reset                                                            |                1 |              8 |         8.00 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_address_reg[3]_rep__0_2[49] | U_reg_main/fpga_reset                                                            |                2 |              8 |         4.00 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_address_reg[3]_rep__0_2[48] | U_reg_main/fpga_reset                                                            |                2 |              8 |         4.00 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_address_reg[3]_rep__0_2[47] | U_reg_main/fpga_reset                                                            |                3 |              8 |         2.67 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_address_reg[3]_rep__0_2[46] | U_reg_main/fpga_reset                                                            |                2 |              8 |         4.00 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_address_reg[3]_rep__0_2[45] | U_reg_main/fpga_reset                                                            |                2 |              8 |         4.00 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_address_reg[3]_rep__0_2[44] | U_reg_main/fpga_reset                                                            |                2 |              8 |         4.00 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_address_reg[3]_rep__0_2[43] | U_reg_main/fpga_reset                                                            |                2 |              8 |         4.00 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_address_reg[3]_rep__0_2[55] | U_reg_main/fpga_reset                                                            |                2 |              8 |         4.00 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_address_reg[3]_rep__0_2[56] | U_reg_main/fpga_reset                                                            |                1 |              8 |         8.00 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_address_reg[3]_rep__0_2[39] | U_reg_main/fpga_reset                                                            |                1 |              8 |         8.00 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_address_reg[3]_rep__0_2[58] | U_reg_main/fpga_reset                                                            |                1 |              8 |         8.00 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_address_reg[3]_rep__0_2[59] | U_reg_main/fpga_reset                                                            |                2 |              8 |         4.00 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_address_reg[3]_rep__0_2[60] | U_reg_main/fpga_reset                                                            |                1 |              8 |         8.00 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_address_reg[3]_rep__0_2[61] | U_reg_main/fpga_reset                                                            |                3 |              8 |         2.67 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_address_reg[3]_rep__0_2[62] | U_reg_main/fpga_reset                                                            |                3 |              8 |         2.67 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_address_reg[3]_rep__0_2[63] | U_reg_main/fpga_reset                                                            |                2 |              8 |         4.00 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_address_reg[5]_0[0]         | U_reg_main/fpga_reset                                                            |                4 |              8 |         2.00 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_bytecnt_reg[0]_0[0]         | U_reg_main/fpga_reset                                                            |                2 |              8 |         4.00 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_bytecnt_reg[0]_0[1]         | U_reg_main/fpga_reset                                                            |                1 |              8 |         8.00 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_bytecnt_reg[2]_rep__0_0[0]  | U_reg_main/fpga_reset                                                            |                5 |              8 |         1.60 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_address_reg[3]_rep__0_2[30] | U_reg_main/fpga_reset                                                            |                2 |              8 |         4.00 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_address_reg[3]_rep__0_2[18] | U_reg_main/fpga_reset                                                            |                2 |              8 |         4.00 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_address_reg[3]_rep__0_2[19] | U_reg_main/fpga_reset                                                            |                4 |              8 |         2.00 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_address_reg[3]_rep__0_2[20] | U_reg_main/fpga_reset                                                            |                5 |              8 |         1.60 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_address_reg[3]_rep__0_2[21] | U_reg_main/fpga_reset                                                            |                1 |              8 |         8.00 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_address_reg[3]_rep__0_2[22] | U_reg_main/fpga_reset                                                            |                2 |              8 |         4.00 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_address_reg[3]_rep__0_2[23] | U_reg_main/fpga_reset                                                            |                3 |              8 |         2.67 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_address_reg[3]_rep__0_2[24] | U_reg_main/fpga_reset                                                            |                2 |              8 |         4.00 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_address_reg[3]_rep__0_2[25] | U_reg_main/fpga_reset                                                            |                1 |              8 |         8.00 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_address_reg[3]_rep__0_2[26] | U_reg_main/fpga_reset                                                            |                2 |              8 |         4.00 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_address_reg[3]_rep__0_2[27] | U_reg_main/fpga_reset                                                            |                2 |              8 |         4.00 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_address_reg[3]_rep__0_2[28] | U_reg_main/fpga_reset                                                            |                2 |              8 |         4.00 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_address_reg[3]_rep__0_2[29] | U_reg_main/fpga_reset                                                            |                2 |              8 |         4.00 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_address_reg[3]_rep__0_2[42] | U_reg_main/fpga_reset                                                            |                2 |              8 |         4.00 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_address_reg[3]_rep__0_2[31] | U_reg_main/fpga_reset                                                            |                3 |              8 |         2.67 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_address_reg[3]_rep__0_2[32] | U_reg_main/fpga_reset                                                            |                3 |              8 |         2.67 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_address_reg[3]_rep__0_2[33] | U_reg_main/fpga_reset                                                            |                2 |              8 |         4.00 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_address_reg[3]_rep__0_2[34] | U_reg_main/fpga_reset                                                            |                2 |              8 |         4.00 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_address_reg[3]_rep__0_2[35] | U_reg_main/fpga_reset                                                            |                3 |              8 |         2.67 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_address_reg[3]_rep__0_2[36] | U_reg_main/fpga_reset                                                            |                2 |              8 |         4.00 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_address_reg[3]_rep__0_2[37] | U_reg_main/fpga_reset                                                            |                2 |              8 |         4.00 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_address_reg[3]_rep__0_2[38] | U_reg_main/fpga_reset                                                            |                3 |              8 |         2.67 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_bytecnt_reg[2]_rep__0_0[3]  | U_reg_main/fpga_reset                                                            |                2 |              8 |         4.00 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_address_reg[3]_rep__0_2[40] | U_reg_main/fpga_reset                                                            |                2 |              8 |         4.00 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_address_reg[3]_rep__0_2[41] | U_reg_main/fpga_reset                                                            |                2 |              8 |         4.00 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_bytecnt_reg[2]_rep__0_2[15] | U_reg_main/fpga_reset                                                            |                3 |              8 |         2.67 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_bytecnt_reg[2]_rep__0_2[3]  | U_reg_main/fpga_reset                                                            |                5 |              8 |         1.60 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_bytecnt_reg[2]_rep__0_2[4]  | U_reg_main/fpga_reset                                                            |                2 |              8 |         4.00 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_bytecnt_reg[2]_rep__0_2[5]  | U_reg_main/fpga_reset                                                            |                5 |              8 |         1.60 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_bytecnt_reg[2]_rep__0_2[6]  | U_reg_main/fpga_reset                                                            |                3 |              8 |         2.67 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_bytecnt_reg[2]_rep__0_2[9]  | U_reg_main/fpga_reset                                                            |                4 |              8 |         2.00 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_bytecnt_reg[2]_rep__0_2[7]  | U_reg_main/fpga_reset                                                            |                4 |              8 |         2.00 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_bytecnt_reg[2]_rep__0_2[8]  | U_reg_main/fpga_reset                                                            |                3 |              8 |         2.67 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_bytecnt_reg[2]_rep__0_2[10] | U_reg_main/fpga_reset                                                            |                3 |              8 |         2.67 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_bytecnt_reg[2]_rep__0_2[11] | U_reg_main/fpga_reset                                                            |                6 |              8 |         1.33 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_bytecnt_reg[2]_rep__0_2[12] | U_reg_main/fpga_reset                                                            |                3 |              8 |         2.67 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_bytecnt_reg[2]_rep__0_2[13] | U_reg_main/fpga_reset                                                            |                4 |              8 |         2.00 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_bytecnt_reg[2]_rep__0_2[14] | U_reg_main/fpga_reset                                                            |                4 |              8 |         2.00 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_bytecnt_reg[2]_rep__0_2[2]  | U_reg_main/fpga_reset                                                            |                3 |              8 |         2.67 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_bytecnt_reg[2]_rep__0_2[16] | U_reg_main/fpga_reset                                                            |                4 |              8 |         2.00 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_bytecnt_reg[2]_rep__0_2[17] | U_reg_main/fpga_reset                                                            |                3 |              8 |         2.67 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_bytecnt_reg[2]_rep__0_2[18] | U_reg_main/fpga_reset                                                            |                4 |              8 |         2.00 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_bytecnt_reg[2]_rep__0_2[19] | U_reg_main/fpga_reset                                                            |                3 |              8 |         2.67 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_bytecnt_reg[2]_rep__0_2[20] | U_reg_main/fpga_reset                                                            |                5 |              8 |         1.60 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_bytecnt_reg[2]_rep__0_2[21] | U_reg_main/fpga_reset                                                            |                3 |              8 |         2.67 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_bytecnt_reg[2]_rep__0_2[22] | U_reg_main/fpga_reset                                                            |                4 |              8 |         2.00 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_bytecnt_reg[2]_rep__0_2[23] | U_reg_main/fpga_reset                                                            |                3 |              8 |         2.67 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_bytecnt_reg[4]_0[0]         | U_reg_main/fpga_reset                                                            |                3 |              8 |         2.67 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_bytecnt_reg[4]_0[1]         | U_reg_main/fpga_reset                                                            |                1 |              8 |         8.00 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_bytecnt_reg[4]_0[2]         | U_reg_main/fpga_reset                                                            |                3 |              8 |         2.67 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_write_reg_0[0]              | U_reg_main/fpga_reset                                                            |                1 |              8 |         8.00 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_bytecnt_reg[2]_rep__0_0[14] | U_reg_main/fpga_reset                                                            |                7 |              8 |         1.14 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_bytecnt_reg[2]_rep__0_0[2]  | U_reg_main/fpga_reset                                                            |                2 |              8 |         4.00 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_address_reg[3]_rep__0_2[14] | U_reg_main/fpga_reset                                                            |                1 |              8 |         8.00 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_bytecnt_reg[2]_rep__0_0[4]  | U_reg_main/fpga_reset                                                            |                3 |              8 |         2.67 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_bytecnt_reg[2]_rep__0_0[5]  | U_reg_main/fpga_reset                                                            |                6 |              8 |         1.33 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_bytecnt_reg[2]_rep__0_0[6]  | U_reg_main/fpga_reset                                                            |                2 |              8 |         4.00 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_bytecnt_reg[2]_rep__0_0[9]  | U_reg_main/fpga_reset                                                            |                1 |              8 |         8.00 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_bytecnt_reg[2]_rep__0_0[7]  | U_reg_main/fpga_reset                                                            |                5 |              8 |         1.60 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_bytecnt_reg[2]_rep__0_0[8]  | U_reg_main/fpga_reset                                                            |                2 |              8 |         4.00 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_bytecnt_reg[2]_rep__0_0[10] | U_reg_main/fpga_reset                                                            |                4 |              8 |         2.00 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_bytecnt_reg[2]_rep__0_0[11] | U_reg_main/fpga_reset                                                            |                5 |              8 |         1.60 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_bytecnt_reg[2]_rep__0_0[12] | U_reg_main/fpga_reset                                                            |                6 |              8 |         1.33 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_bytecnt_reg[2]_rep__0_0[13] | U_reg_main/fpga_reset                                                            |                6 |              8 |         1.33 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_bytecnt_reg[2]_rep__0_0[1]  | U_reg_main/fpga_reset                                                            |                7 |              8 |         1.14 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_bytecnt_reg[2]_rep__0_0[15] | U_reg_main/fpga_reset                                                            |                5 |              8 |         1.60 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_bytecnt_reg[2]_rep__0_0[16] | U_reg_main/fpga_reset                                                            |                3 |              8 |         2.67 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_bytecnt_reg[2]_rep__0_0[17] | U_reg_main/fpga_reset                                                            |                3 |              8 |         2.67 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_bytecnt_reg[2]_rep__0_0[18] | U_reg_main/fpga_reset                                                            |                3 |              8 |         2.67 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_bytecnt_reg[2]_rep__0_0[19] | U_reg_main/fpga_reset                                                            |                3 |              8 |         2.67 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_bytecnt_reg[2]_rep__0_0[20] | U_reg_main/fpga_reset                                                            |                4 |              8 |         2.00 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_bytecnt_reg[2]_rep__0_0[21] | U_reg_main/fpga_reset                                                            |                3 |              8 |         2.67 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_bytecnt_reg[2]_rep__0_0[22] | U_reg_main/fpga_reset                                                            |                2 |              8 |         4.00 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_bytecnt_reg[2]_rep__0_0[23] | U_reg_main/fpga_reset                                                            |                5 |              8 |         1.60 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_bytecnt_reg[2]_rep__0_2[0]  | U_reg_main/fpga_reset                                                            |                2 |              8 |         4.00 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_bytecnt_reg[2]_rep__0_2[1]  | U_reg_main/fpga_reset                                                            |                4 |              8 |         2.00 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/E[25]                           | U_reg_main/fpga_reset                                                            |                2 |              8 |         4.00 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/E[14]                           | U_reg_main/fpga_reset                                                            |                2 |              8 |         4.00 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/E[15]                           | U_reg_main/fpga_reset                                                            |                2 |              8 |         4.00 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/E[16]                           | U_reg_main/fpga_reset                                                            |                3 |              8 |         2.67 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/E[17]                           | U_reg_main/fpga_reset                                                            |                2 |              8 |         4.00 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/E[18]                           | U_reg_main/fpga_reset                                                            |                2 |              8 |         4.00 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/E[19]                           | U_reg_main/fpga_reset                                                            |                5 |              8 |         1.60 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/E[20]                           | U_reg_main/fpga_reset                                                            |                1 |              8 |         8.00 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/E[21]                           | U_reg_main/fpga_reset                                                            |                2 |              8 |         4.00 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/E[22]                           | U_reg_main/fpga_reset                                                            |                3 |              8 |         2.67 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/E[23]                           | U_reg_main/fpga_reset                                                            |                3 |              8 |         2.67 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/E[24]                           | U_reg_main/fpga_reset                                                            |                3 |              8 |         2.67 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/E[13]                           | U_reg_main/fpga_reset                                                            |                2 |              8 |         4.00 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/E[26]                           | U_reg_main/fpga_reset                                                            |                2 |              8 |         4.00 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/E[27]                           | U_reg_main/fpga_reset                                                            |                2 |              8 |         4.00 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/E[28]                           | U_reg_main/fpga_reset                                                            |                2 |              8 |         4.00 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/E[29]                           | U_reg_main/fpga_reset                                                            |                2 |              8 |         4.00 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/E[30]                           | U_reg_main/fpga_reset                                                            |                3 |              8 |         2.67 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/E[31]                           | U_reg_main/fpga_reset                                                            |                4 |              8 |         2.00 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/E[32]                           | U_reg_main/fpga_reset                                                            |                3 |              8 |         2.67 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/E[33]                           | U_reg_main/fpga_reset                                                            |                2 |              8 |         4.00 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/E[34]                           | U_reg_main/fpga_reset                                                            |                2 |              8 |         4.00 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/E[35]                           | U_reg_main/fpga_reset                                                            |                3 |              8 |         2.67 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/E[36]                           | U_reg_main/fpga_reset                                                            |                4 |              8 |         2.00 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/E[1]                            | U_reg_main/fpga_reset                                                            |                2 |              8 |         4.00 |
|  clk_fe_buf_BUFG               | U_pattern_matcher/bytes_received               | U_reg_main/SR[0]                                                                 |                2 |              8 |         4.00 |
|  clk_fe_buf_BUFG               | fe_rxvalid_IBUF                                | U_reg_main/fpga_reset                                                            |                3 |              8 |         2.67 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_write_reg_1[0]              | U_reg_main/fpga_reset                                                            |                5 |              8 |         1.60 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_write_reg_0[2]              | U_reg_main/fpga_reset                                                            |                2 |              8 |         4.00 |
|  clk_usb_buf_BUFG              |                                                | U_usb_reg_main/SR[0]                                                             |                4 |              8 |         2.00 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_address_reg[2]_3            | U_reg_main/fpga_reset                                                            |                3 |              8 |         2.67 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_address_reg[2]_4            | U_reg_main/fpga_reset                                                            |                3 |              8 |         2.67 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_write_reg_0[1]              | U_reg_main/fpga_reset                                                            |                1 |              8 |         8.00 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_datao0                      |                                                                                  |                6 |              8 |         1.33 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_userio_pwdriven             | U_reg_main/fpga_reset                                                            |                3 |              8 |         2.67 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/E[0]                            | U_reg_main/fpga_reset                                                            |                3 |              8 |         2.67 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_address_reg[3]_rep__0_2[16] | U_reg_main/fpga_reset                                                            |                4 |              8 |         2.00 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/E[2]                            | U_reg_main/fpga_reset                                                            |                1 |              8 |         8.00 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/E[3]                            | U_reg_main/fpga_reset                                                            |                1 |              8 |         8.00 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/E[4]                            | U_reg_main/fpga_reset                                                            |                3 |              8 |         2.67 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/E[5]                            | U_reg_main/fpga_reset                                                            |                3 |              8 |         2.67 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/E[6]                            | U_reg_main/fpga_reset                                                            |                2 |              8 |         4.00 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/E[9]                            | U_reg_main/fpga_reset                                                            |                1 |              8 |         8.00 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/E[7]                            | U_reg_main/fpga_reset                                                            |                3 |              8 |         2.67 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/E[8]                            | U_reg_main/fpga_reset                                                            |                2 |              8 |         4.00 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/E[10]                           | U_reg_main/fpga_reset                                                            |                3 |              8 |         2.67 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/E[11]                           | U_reg_main/fpga_reset                                                            |                4 |              8 |         2.00 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/E[12]                           | U_reg_main/fpga_reset                                                            |                2 |              8 |         4.00 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_address_reg[3]_rep__0_2[5]  | U_reg_main/fpga_reset                                                            |                3 |              8 |         2.67 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/E[61]                           | U_reg_main/fpga_reset                                                            |                2 |              8 |         4.00 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/E[62]                           | U_reg_main/fpga_reset                                                            |                2 |              8 |         4.00 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/E[63]                           | U_reg_main/fpga_reset                                                            |                2 |              8 |         4.00 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_address_reg[0]_1[0]         | U_reg_main/fpga_reset                                                            |                1 |              8 |         8.00 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_address_reg[0]_1[1]         | U_reg_main/fpga_reset                                                            |                2 |              8 |         4.00 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_address_reg[0]_1[2]         | U_reg_main/fpga_reset                                                            |                3 |              8 |         2.67 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_address_reg[3]_rep__0_2[0]  | U_reg_main/fpga_reset                                                            |                3 |              8 |         2.67 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_address_reg[3]_rep__0_2[1]  | U_reg_main/fpga_reset                                                            |                2 |              8 |         4.00 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_address_reg[3]_rep__0_2[2]  | U_reg_main/fpga_reset                                                            |                4 |              8 |         2.00 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_address_reg[3]_rep__0_2[3]  | U_reg_main/fpga_reset                                                            |                2 |              8 |         4.00 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_address_reg[3]_rep__0_2[4]  | U_reg_main/fpga_reset                                                            |                4 |              8 |         2.00 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/E[38]                           | U_reg_main/fpga_reset                                                            |                2 |              8 |         4.00 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_address_reg[3]_rep__0_2[6]  | U_reg_main/fpga_reset                                                            |                3 |              8 |         2.67 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_address_reg[3]_rep__0_2[9]  | U_reg_main/fpga_reset                                                            |                3 |              8 |         2.67 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_address_reg[3]_rep__0_2[7]  | U_reg_main/fpga_reset                                                            |                2 |              8 |         4.00 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_address_reg[3]_rep__0_2[8]  | U_reg_main/fpga_reset                                                            |                2 |              8 |         4.00 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_address_reg[3]_rep__0_2[10] | U_reg_main/fpga_reset                                                            |                2 |              8 |         4.00 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_address_reg[3]_rep__0_2[11] | U_reg_main/fpga_reset                                                            |                3 |              8 |         2.67 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_address_reg[3]_rep__0_2[12] | U_reg_main/fpga_reset                                                            |                3 |              8 |         2.67 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_address_reg[3]_rep__0_2[13] | U_reg_main/fpga_reset                                                            |                2 |              8 |         4.00 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_address_reg[3]_rep__0_2[15] | U_reg_main/fpga_reset                                                            |                1 |              8 |         8.00 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_address_reg[3]_rep__0_2[17] | U_reg_main/fpga_reset                                                            |                2 |              8 |         4.00 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/E[59]                           | U_reg_main/fpga_reset                                                            |                1 |              8 |         8.00 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/E[37]                           | U_reg_main/fpga_reset                                                            |                2 |              8 |         4.00 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/E[39]                           | U_reg_main/fpga_reset                                                            |                2 |              8 |         4.00 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/E[40]                           | U_reg_main/fpga_reset                                                            |                4 |              8 |         2.00 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/E[41]                           | U_reg_main/fpga_reset                                                            |                2 |              8 |         4.00 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/E[42]                           | U_reg_main/fpga_reset                                                            |                2 |              8 |         4.00 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/E[43]                           | U_reg_main/fpga_reset                                                            |                3 |              8 |         2.67 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/E[44]                           | U_reg_main/fpga_reset                                                            |                2 |              8 |         4.00 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/E[45]                           | U_reg_main/fpga_reset                                                            |                3 |              8 |         2.67 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/E[46]                           | U_reg_main/fpga_reset                                                            |                3 |              8 |         2.67 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/E[47]                           | U_reg_main/fpga_reset                                                            |                4 |              8 |         2.00 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/E[48]                           | U_reg_main/fpga_reset                                                            |                2 |              8 |         4.00 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/E[50]                           | U_reg_main/fpga_reset                                                            |                3 |              8 |         2.67 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/E[60]                           | U_reg_main/fpga_reset                                                            |                2 |              8 |         4.00 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/E[58]                           | U_reg_main/fpga_reset                                                            |                2 |              8 |         4.00 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/E[57]                           | U_reg_main/fpga_reset                                                            |                4 |              8 |         2.00 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/E[56]                           | U_reg_main/fpga_reset                                                            |                1 |              8 |         8.00 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/E[55]                           | U_reg_main/fpga_reset                                                            |                3 |              8 |         2.67 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/E[54]                           | U_reg_main/fpga_reset                                                            |                2 |              8 |         4.00 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/E[53]                           | U_reg_main/fpga_reset                                                            |                4 |              8 |         2.00 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/E[52]                           | U_reg_main/fpga_reset                                                            |                2 |              8 |         4.00 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/E[51]                           | U_reg_main/fpga_reset                                                            |                2 |              8 |         4.00 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/E[49]                           | U_reg_main/fpga_reset                                                            |                3 |              8 |         2.67 |
|  clk_fe_buf_BUFG               | U_fe_capture_main/timestamp[15]_i_1_n_0        | U_reg_main/ctr_running_reg[0]                                                    |                4 |             13 |         3.25 |
|  clk_fe_buf_BUFG               | U_fe_capture_main/timestamp_ctr[15]_i_2_n_0    | U_reg_main/ctr_running_reg[0]                                                    |                4 |             13 |         3.25 |
|  clk_fe_buf_BUFG               | U_fe_capture_main/O_fifo_wr_reg_0              | U_reg_main/fpga_reset                                                            |                9 |             16 |         1.78 |
|  U_trigger_clock/inst/clk_out1 | U_trigger/trigger_width[16]_i_1_n_0            |                                                                                  |               10 |             17 |         1.70 |
|  clk_usb_buf_BUFG              | U_reg_main/E[0]                                | U_reg_main/fpga_reset                                                            |                7 |             18 |         2.57 |
|  clk_fe_buf_BUFG               | U_trigger/delay_counter_fe[0]_i_2_n_0          | U_trigger/delay_counter_fe[0]_i_1_n_0                                            |                5 |             18 |         3.60 |
|  U_trigger_clock/inst/clk_out1 | U_trigger/U_match_cdc/E[0]                     |                                                                                  |                6 |             20 |         3.33 |
|  U_trigger_clock/inst/clk_out1 | U_trigger/trigger_delay[19]_i_2_n_0            | U_trigger/trigger_delay[19]_i_1_n_0                                              |                9 |             20 |         2.22 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_bytecnt0                    | U_usb_reg_main/clear                                                             |                9 |             23 |         2.56 |
|  clk_fe_buf_BUFG               | U_usb_autodetect/timer03_out                   | U_usb_autodetect/U_match_cdc/dst_pulse_reg_0                                     |                6 |             24 |         4.00 |
|  clk_fe_buf_BUFG               | U_fe_capture_main/capture_count[0]_i_2_n_0     | U_reg_main/arm_r_reg                                                             |                6 |             24 |         4.00 |
|  clk_usb_buf_BUFG              |                                                |                                                                                  |               15 |             27 |         1.80 |
|  clk_fe_buf_BUFG               |                                                |                                                                                  |               15 |             63 |         4.20 |
|  clk_usb_buf_BUFG              |                                                | U_reg_main/fpga_reset                                                            |               35 |             70 |         2.00 |
|  clk_fe_buf_BUFG               |                                                | U_reg_main/fpga_reset                                                            |               46 |            147 |         3.20 |
|  U_trigger_clock/inst/clk_out1 |                                                |                                                                                  |               68 |            304 |         4.47 |
|  clk_fe_buf_BUFG               | U_pattern_matcher/match_trigger00_out          | U_reg_main/SR[0]                                                                 |              150 |            504 |         3.36 |
|  U_trigger_clock/inst/clk_out1 |                                                | U_reg_main/fpga_reset                                                            |              265 |           1040 |         3.92 |
+--------------------------------+------------------------------------------------+----------------------------------------------------------------------------------+------------------+----------------+--------------+


