{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1602536117493 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1602536117493 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 13 04:55:17 2020 " "Processing started: Tue Oct 13 04:55:17 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1602536117493 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1602536117493 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fft -c fft " "Command: quartus_map --read_settings_files=on --write_settings_files=off fft -c fft" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1602536117493 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1602536118578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/fpga_ti/fft_burst _temp_final _reg/rtl/save.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/fpga_ti/fft_burst _temp_final _reg/rtl/save.v" { { "Info" "ISGN_ENTITY_NAME" "1 save " "Found entity 1: save" {  } { { "../rtl/save.v" "" { Text "F:/Code/FPGA_ti/fft_burst _temp_final _reg/rtl/save.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602536118713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1602536118713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/fpga_ti/fft_burst _temp_final _reg/rtl/trans.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/fpga_ti/fft_burst _temp_final _reg/rtl/trans.v" { { "Info" "ISGN_ENTITY_NAME" "1 trans " "Found entity 1: trans" {  } { { "../rtl/trans.v" "" { Text "F:/Code/FPGA_ti/fft_burst _temp_final _reg/rtl/trans.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602536118718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1602536118718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/fpga_ti/fft_burst _temp_final _reg/rtl/top.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/fpga_ti/fft_burst _temp_final _reg/rtl/top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "../rtl/top.v" "" { Text "F:/Code/FPGA_ti/fft_burst _temp_final _reg/rtl/top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602536118724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1602536118724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/fpga_ti/fft_burst _temp_final _reg/rtl/cnt.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/fpga_ti/fft_burst _temp_final _reg/rtl/cnt.v" { { "Info" "ISGN_ENTITY_NAME" "1 cnt " "Found entity 1: cnt" {  } { { "../rtl/cnt.v" "" { Text "F:/Code/FPGA_ti/fft_burst _temp_final _reg/rtl/cnt.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602536118728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1602536118728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/sub.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/sub.v" { { "Info" "ISGN_ENTITY_NAME" "1 sub " "Found entity 1: sub" {  } { { "ipcore/sub.v" "" { Text "F:/Code/FPGA_ti/fft_burst _temp_final _reg/par/ipcore/sub.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602536118732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1602536118732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/fftcore.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/fftcore.v" { { "Info" "ISGN_ENTITY_NAME" "1 fftcore " "Found entity 1: fftcore" {  } { { "ipcore/fftcore.v" "" { Text "F:/Code/FPGA_ti/fft_burst _temp_final _reg/par/ipcore/fftcore.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602536118736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1602536118736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/fft-library/fft_pack_fft_131.vhd 2 0 " "Found 2 design units, including 0 entities, in source file ipcore/fft-library/fft_pack_fft_131.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fft_pack_fft_131 " "Found design unit 1: fft_pack_fft_131" {  } { { "ipcore/fft-library/fft_pack_fft_131.vhd" "" { Text "F:/Code/FPGA_ti/fft_burst _temp_final _reg/par/ipcore/fft-library/fft_pack_fft_131.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602536119708 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 fft_pack_fft_131-body " "Found design unit 2: fft_pack_fft_131-body" {  } { { "ipcore/fft-library/fft_pack_fft_131.vhd" "" { Text "F:/Code/FPGA_ti/fft_burst _temp_final _reg/par/ipcore/fft-library/fft_pack_fft_131.vhd" 2106 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602536119708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1602536119708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/fft-library/auk_dspip_math_pkg_fft_131.vhd 2 0 " "Found 2 design units, including 0 entities, in source file ipcore/fft-library/auk_dspip_math_pkg_fft_131.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_math_pkg_fft_131 " "Found design unit 1: auk_dspip_math_pkg_fft_131" {  } { { "ipcore/fft-library/auk_dspip_math_pkg_fft_131.vhd" "" { Text "F:/Code/FPGA_ti/fft_burst _temp_final _reg/par/ipcore/fft-library/auk_dspip_math_pkg_fft_131.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602536119756 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 auk_dspip_math_pkg_fft_131-body " "Found design unit 2: auk_dspip_math_pkg_fft_131-body" {  } { { "ipcore/fft-library/auk_dspip_math_pkg_fft_131.vhd" "" { Text "F:/Code/FPGA_ti/fft_burst _temp_final _reg/par/ipcore/fft-library/auk_dspip_math_pkg_fft_131.vhd" 115 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602536119756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1602536119756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/fft-library/auk_dspip_lib_pkg_fft_131.vhd 1 0 " "Found 1 design units, including 0 entities, in source file ipcore/fft-library/auk_dspip_lib_pkg_fft_131.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_lib_pkg_fft_131 " "Found design unit 1: auk_dspip_lib_pkg_fft_131" {  } { { "ipcore/fft-library/auk_dspip_lib_pkg_fft_131.vhd" "" { Text "F:/Code/FPGA_ti/fft_burst _temp_final _reg/par/ipcore/fft-library/auk_dspip_lib_pkg_fft_131.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602536119832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1602536119832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/fft-library/auk_dspip_text_pkg_fft_131.vhd 2 0 " "Found 2 design units, including 0 entities, in source file ipcore/fft-library/auk_dspip_text_pkg_fft_131.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_text_pkg_fft_131 " "Found design unit 1: auk_dspip_text_pkg_fft_131" {  } { { "ipcore/fft-library/auk_dspip_text_pkg_fft_131.vhd" "" { Text "F:/Code/FPGA_ti/fft_burst _temp_final _reg/par/ipcore/fft-library/auk_dspip_text_pkg_fft_131.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602536119855 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 auk_dspip_text_pkg_fft_131-body " "Found design unit 2: auk_dspip_text_pkg_fft_131-body" {  } { { "ipcore/fft-library/auk_dspip_text_pkg_fft_131.vhd" "" { Text "F:/Code/FPGA_ti/fft_burst _temp_final _reg/par/ipcore/fft-library/auk_dspip_text_pkg_fft_131.vhd" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602536119855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1602536119855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/fft-library/auk_dspip_roundsat_fft_131.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ipcore/fft-library/auk_dspip_roundsat_fft_131.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_roundsat_fft_131-beh " "Found design unit 1: auk_dspip_roundsat_fft_131-beh" {  } { { "ipcore/fft-library/auk_dspip_roundsat_fft_131.vhd" "" { Text "F:/Code/FPGA_ti/fft_burst _temp_final _reg/par/ipcore/fft-library/auk_dspip_roundsat_fft_131.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602536119898 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_roundsat_fft_131 " "Found entity 1: auk_dspip_roundsat_fft_131" {  } { { "ipcore/fft-library/auk_dspip_roundsat_fft_131.vhd" "" { Text "F:/Code/FPGA_ti/fft_burst _temp_final _reg/par/ipcore/fft-library/auk_dspip_roundsat_fft_131.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602536119898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1602536119898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/fft-library/auk_dspip_avalon_streaming_source_fft_131.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ipcore/fft-library/auk_dspip_avalon_streaming_source_fft_131.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_source_fft_131-rtl " "Found design unit 1: auk_dspip_avalon_streaming_source_fft_131-rtl" {  } { { "ipcore/fft-library/auk_dspip_avalon_streaming_source_fft_131.vhd" "" { Text "F:/Code/FPGA_ti/fft_burst _temp_final _reg/par/ipcore/fft-library/auk_dspip_avalon_streaming_source_fft_131.vhd" 92 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602536119974 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_source_fft_131 " "Found entity 1: auk_dspip_avalon_streaming_source_fft_131" {  } { { "ipcore/fft-library/auk_dspip_avalon_streaming_source_fft_131.vhd" "" { Text "F:/Code/FPGA_ti/fft_burst _temp_final _reg/par/ipcore/fft-library/auk_dspip_avalon_streaming_source_fft_131.vhd" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602536119974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1602536119974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/fft-library/auk_dspip_avalon_streaming_sink_fft_131.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ipcore/fft-library/auk_dspip_avalon_streaming_sink_fft_131.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_sink_fft_131-rtl " "Found design unit 1: auk_dspip_avalon_streaming_sink_fft_131-rtl" {  } { { "ipcore/fft-library/auk_dspip_avalon_streaming_sink_fft_131.vhd" "" { Text "F:/Code/FPGA_ti/fft_burst _temp_final _reg/par/ipcore/fft-library/auk_dspip_avalon_streaming_sink_fft_131.vhd" 93 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602536120065 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_sink_fft_131 " "Found entity 1: auk_dspip_avalon_streaming_sink_fft_131" {  } { { "ipcore/fft-library/auk_dspip_avalon_streaming_sink_fft_131.vhd" "" { Text "F:/Code/FPGA_ti/fft_burst _temp_final _reg/par/ipcore/fft-library/auk_dspip_avalon_streaming_sink_fft_131.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602536120065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1602536120065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/fft-library/auk_dspip_avalon_streaming_controller_fft_131.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ipcore/fft-library/auk_dspip_avalon_streaming_controller_fft_131.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_controller_fft_131-struct " "Found design unit 1: auk_dspip_avalon_streaming_controller_fft_131-struct" {  } { { "ipcore/fft-library/auk_dspip_avalon_streaming_controller_fft_131.vhd" "" { Text "F:/Code/FPGA_ti/fft_burst _temp_final _reg/par/ipcore/fft-library/auk_dspip_avalon_streaming_controller_fft_131.vhd" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602536120086 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_controller_fft_131 " "Found entity 1: auk_dspip_avalon_streaming_controller_fft_131" {  } { { "ipcore/fft-library/auk_dspip_avalon_streaming_controller_fft_131.vhd" "" { Text "F:/Code/FPGA_ti/fft_burst _temp_final _reg/par/ipcore/fft-library/auk_dspip_avalon_streaming_controller_fft_131.vhd" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602536120086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1602536120086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/fft-library/auk_dspip_fpcompiler_alufp_fft_131.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ipcore/fft-library/auk_dspip_fpcompiler_alufp_fft_131.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_fpcompiler_alufp_fft_131-rtl " "Found design unit 1: auk_dspip_fpcompiler_alufp_fft_131-rtl" {  } { { "ipcore/fft-library/auk_dspip_fpcompiler_alufp_fft_131.vhd" "" { Text "F:/Code/FPGA_ti/fft_burst _temp_final _reg/par/ipcore/fft-library/auk_dspip_fpcompiler_alufp_fft_131.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602536120114 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_fpcompiler_alufp_fft_131 " "Found entity 1: auk_dspip_fpcompiler_alufp_fft_131" {  } { { "ipcore/fft-library/auk_dspip_fpcompiler_alufp_fft_131.vhd" "" { Text "F:/Code/FPGA_ti/fft_burst _temp_final _reg/par/ipcore/fft-library/auk_dspip_fpcompiler_alufp_fft_131.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602536120114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1602536120114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/fft-library/auk_dspip_fpcompiler_aslf_fft_131.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ipcore/fft-library/auk_dspip_fpcompiler_aslf_fft_131.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_fpcompiler_aslf_fft_131-rtl " "Found design unit 1: auk_dspip_fpcompiler_aslf_fft_131-rtl" {  } { { "ipcore/fft-library/auk_dspip_fpcompiler_aslf_fft_131.vhd" "" { Text "F:/Code/FPGA_ti/fft_burst _temp_final _reg/par/ipcore/fft-library/auk_dspip_fpcompiler_aslf_fft_131.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602536120135 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_fpcompiler_aslf_fft_131 " "Found entity 1: auk_dspip_fpcompiler_aslf_fft_131" {  } { { "ipcore/fft-library/auk_dspip_fpcompiler_aslf_fft_131.vhd" "" { Text "F:/Code/FPGA_ti/fft_burst _temp_final _reg/par/ipcore/fft-library/auk_dspip_fpcompiler_aslf_fft_131.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602536120135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1602536120135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/fft-library/auk_dspip_fpcompiler_castftox_fft_131.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ipcore/fft-library/auk_dspip_fpcompiler_castftox_fft_131.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_fpcompiler_castftox_fft_131-rtl " "Found design unit 1: auk_dspip_fpcompiler_castftox_fft_131-rtl" {  } { { "ipcore/fft-library/auk_dspip_fpcompiler_castftox_fft_131.vhd" "" { Text "F:/Code/FPGA_ti/fft_burst _temp_final _reg/par/ipcore/fft-library/auk_dspip_fpcompiler_castftox_fft_131.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602536120155 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_fpcompiler_castftox_fft_131 " "Found entity 1: auk_dspip_fpcompiler_castftox_fft_131" {  } { { "ipcore/fft-library/auk_dspip_fpcompiler_castftox_fft_131.vhd" "" { Text "F:/Code/FPGA_ti/fft_burst _temp_final _reg/par/ipcore/fft-library/auk_dspip_fpcompiler_castftox_fft_131.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602536120155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1602536120155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/fft-library/auk_dspip_fpcompiler_castxtof_fft_131.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ipcore/fft-library/auk_dspip_fpcompiler_castxtof_fft_131.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_fpcompiler_castxtof_fft_131-rtl " "Found design unit 1: auk_dspip_fpcompiler_castxtof_fft_131-rtl" {  } { { "ipcore/fft-library/auk_dspip_fpcompiler_castxtof_fft_131.vhd" "" { Text "F:/Code/FPGA_ti/fft_burst _temp_final _reg/par/ipcore/fft-library/auk_dspip_fpcompiler_castxtof_fft_131.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602536120182 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_fpcompiler_castxtof_fft_131 " "Found entity 1: auk_dspip_fpcompiler_castxtof_fft_131" {  } { { "ipcore/fft-library/auk_dspip_fpcompiler_castxtof_fft_131.vhd" "" { Text "F:/Code/FPGA_ti/fft_burst _temp_final _reg/par/ipcore/fft-library/auk_dspip_fpcompiler_castxtof_fft_131.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602536120182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1602536120182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/fft-library/auk_dspip_fpcompiler_clzf_fft_131.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ipcore/fft-library/auk_dspip_fpcompiler_clzf_fft_131.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_fpcompiler_clzf_fft_131-rtl " "Found design unit 1: auk_dspip_fpcompiler_clzf_fft_131-rtl" {  } { { "ipcore/fft-library/auk_dspip_fpcompiler_clzf_fft_131.vhd" "" { Text "F:/Code/FPGA_ti/fft_burst _temp_final _reg/par/ipcore/fft-library/auk_dspip_fpcompiler_clzf_fft_131.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602536120206 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_fpcompiler_clzf_fft_131 " "Found entity 1: auk_dspip_fpcompiler_clzf_fft_131" {  } { { "ipcore/fft-library/auk_dspip_fpcompiler_clzf_fft_131.vhd" "" { Text "F:/Code/FPGA_ti/fft_burst _temp_final _reg/par/ipcore/fft-library/auk_dspip_fpcompiler_clzf_fft_131.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602536120206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1602536120206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/fft-library/auk_dspip_fpcompiler_mulfp_fft_131.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ipcore/fft-library/auk_dspip_fpcompiler_mulfp_fft_131.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_fpcompiler_mulfp_fft_131-rtl " "Found design unit 1: auk_dspip_fpcompiler_mulfp_fft_131-rtl" {  } { { "ipcore/fft-library/auk_dspip_fpcompiler_mulfp_fft_131.vhd" "" { Text "F:/Code/FPGA_ti/fft_burst _temp_final _reg/par/ipcore/fft-library/auk_dspip_fpcompiler_mulfp_fft_131.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602536120229 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_fpcompiler_mulfp_fft_131 " "Found entity 1: auk_dspip_fpcompiler_mulfp_fft_131" {  } { { "ipcore/fft-library/auk_dspip_fpcompiler_mulfp_fft_131.vhd" "" { Text "F:/Code/FPGA_ti/fft_burst _temp_final _reg/par/ipcore/fft-library/auk_dspip_fpcompiler_mulfp_fft_131.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602536120229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1602536120229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/pll.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "ipcore/pll.v" "" { Text "F:/Code/FPGA_ti/fft_burst _temp_final _reg/par/ipcore/pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602536120235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1602536120235 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk_catch top.v(74) " "Verilog HDL Implicit Net warning at top.v(74): created implicit net for \"clk_catch\"" {  } { { "../rtl/top.v" "" { Text "F:/Code/FPGA_ti/fft_burst _temp_final _reg/rtl/top.v" 74 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1602536120260 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1602536124096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "save save:u_save " "Elaborating entity \"save\" for hierarchy \"save:u_save\"" {  } { { "../rtl/top.v" "u_save" { Text "F:/Code/FPGA_ti/fft_burst _temp_final _reg/rtl/top.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536124102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "trans trans:u_trans " "Elaborating entity \"trans\" for hierarchy \"trans:u_trans\"" {  } { { "../rtl/top.v" "u_trans" { Text "F:/Code/FPGA_ti/fft_burst _temp_final _reg/rtl/top.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536124126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cnt cnt:u_cnt " "Elaborating entity \"cnt\" for hierarchy \"cnt:u_cnt\"" {  } { { "../rtl/top.v" "u_cnt" { Text "F:/Code/FPGA_ti/fft_burst _temp_final _reg/rtl/top.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536124129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fftcore fftcore:u_fftcore " "Elaborating entity \"fftcore\" for hierarchy \"fftcore:u_fftcore\"" {  } { { "../rtl/top.v" "u_fftcore" { Text "F:/Code/FPGA_ti/fft_burst _temp_final _reg/rtl/top.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536124134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/fft-library/asj_fft_si_se_so_b_fft_131.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ipcore/fft-library/asj_fft_si_se_so_b_fft_131.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_si_se_so_b_fft_131-transform " "Found design unit 1: asj_fft_si_se_so_b_fft_131-transform" {  } { { "asj_fft_si_se_so_b_fft_131.vhd" "" { Text "F:/Code/FPGA_ti/fft_burst _temp_final _reg/par/ipcore/fft-library/asj_fft_si_se_so_b_fft_131.vhd" 72 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602536124342 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_si_se_so_b_fft_131 " "Found entity 1: asj_fft_si_se_so_b_fft_131" {  } { { "asj_fft_si_se_so_b_fft_131.vhd" "" { Text "F:/Code/FPGA_ti/fft_burst _temp_final _reg/par/ipcore/fft-library/asj_fft_si_se_so_b_fft_131.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602536124342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1602536124342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_si_se_so_b_fft_131 fftcore:u_fftcore\|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst " "Elaborating entity \"asj_fft_si_se_so_b_fft_131\" for hierarchy \"fftcore:u_fftcore\|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst\"" {  } { { "ipcore/fftcore.v" "asj_fft_si_se_so_b_fft_131_inst" { Text "F:/Code/FPGA_ti/fft_burst _temp_final _reg/par/ipcore/fftcore.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536124361 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "data_in_bfp " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"data_in_bfp\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1602536124376 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "twiddle_data " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"twiddle_data\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1602536124376 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "ram_data_in_sw_debug " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"ram_data_in_sw_debug\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1602536124376 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "ram_data_out_sw_debug " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"ram_data_out_sw_debug\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1602536124376 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "ram_data_out_debug " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"ram_data_out_debug\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1602536124376 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "lpp_ram_data_out_sw_debug " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"lpp_ram_data_out_sw_debug\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1602536124377 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "lpp_ram_data_out_debug " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"lpp_ram_data_out_debug\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1602536124377 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "c_ram_data_in_debug " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"c_ram_data_in_debug\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1602536124377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_sink_fft_131 fftcore:u_fftcore\|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst\|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1 " "Elaborating entity \"auk_dspip_avalon_streaming_sink_fft_131\" for hierarchy \"fftcore:u_fftcore\|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst\|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1\"" {  } { { "asj_fft_si_se_so_b_fft_131.vhd" "auk_dsp_atlantic_sink_1" { Text "F:/Code/FPGA_ti/fft_burst _temp_final _reg/par/ipcore/fft-library/asj_fft_si_se_so_b_fft_131.vhd" 474 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536124392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo fftcore:u_fftcore\|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst\|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo " "Elaborating entity \"scfifo\" for hierarchy \"fftcore:u_fftcore\|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst\|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\"" {  } { { "ipcore/fft-library/auk_dspip_avalon_streaming_sink_fft_131.vhd" "\\normal_fifo:fifo_eab_on:in_fifo" { Text "F:/Code/FPGA_ti/fft_burst _temp_final _reg/par/ipcore/fft-library/auk_dspip_avalon_streaming_sink_fft_131.vhd" 648 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536124502 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fftcore:u_fftcore\|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst\|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo " "Elaborated megafunction instantiation \"fftcore:u_fftcore\|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst\|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\"" {  } { { "ipcore/fft-library/auk_dspip_avalon_streaming_sink_fft_131.vhd" "" { Text "F:/Code/FPGA_ti/fft_burst _temp_final _reg/par/ipcore/fft-library/auk_dspip_avalon_streaming_sink_fft_131.vhd" 648 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1602536124504 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fftcore:u_fftcore\|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst\|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo " "Instantiated megafunction \"fftcore:u_fftcore\|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst\|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536124505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "allow_rwcycle_when_full OFF " "Parameter \"allow_rwcycle_when_full\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536124505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_empty_value 1 " "Parameter \"almost_empty_value\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536124505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 5 " "Parameter \"almost_full_value\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536124505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix II " "Parameter \"intended_device_family\" = \"Stratix II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536124505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 7 " "Parameter \"lpm_numwords\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536124505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536124505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 26 " "Parameter \"lpm_width\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536124505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 3 " "Parameter \"lpm_widthu\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536124505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536124505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536124505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536124505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=Auto " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=Auto\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536124505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536124505 ""}  } { { "ipcore/fft-library/auk_dspip_avalon_streaming_sink_fft_131.vhd" "" { Text "F:/Code/FPGA_ti/fft_burst _temp_final _reg/par/ipcore/fft-library/auk_dspip_avalon_streaming_sink_fft_131.vhd" 648 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1602536124505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_vdh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_vdh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_vdh1 " "Found entity 1: scfifo_vdh1" {  } { { "db/scfifo_vdh1.tdf" "" { Text "F:/Code/FPGA_ti/fft_burst _temp_final _reg/par/db/scfifo_vdh1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602536124606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1602536124606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_vdh1 fftcore:u_fftcore\|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst\|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_vdh1:auto_generated " "Elaborating entity \"scfifo_vdh1\" for hierarchy \"fftcore:u_fftcore\|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst\|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_vdh1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "e:/quartus/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536124607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_oo81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_oo81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_oo81 " "Found entity 1: a_dpfifo_oo81" {  } { { "db/a_dpfifo_oo81.tdf" "" { Text "F:/Code/FPGA_ti/fft_burst _temp_final _reg/par/db/a_dpfifo_oo81.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602536124641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1602536124641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_oo81 fftcore:u_fftcore\|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst\|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_vdh1:auto_generated\|a_dpfifo_oo81:dpfifo " "Elaborating entity \"a_dpfifo_oo81\" for hierarchy \"fftcore:u_fftcore\|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst\|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_vdh1:auto_generated\|a_dpfifo_oo81:dpfifo\"" {  } { { "db/scfifo_vdh1.tdf" "dpfifo" { Text "F:/Code/FPGA_ti/fft_burst _temp_final _reg/par/db/scfifo_vdh1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536124643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_usf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_usf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_usf1 " "Found entity 1: altsyncram_usf1" {  } { { "db/altsyncram_usf1.tdf" "" { Text "F:/Code/FPGA_ti/fft_burst _temp_final _reg/par/db/altsyncram_usf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602536124753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1602536124753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_usf1 fftcore:u_fftcore\|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst\|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_vdh1:auto_generated\|a_dpfifo_oo81:dpfifo\|altsyncram_usf1:FIFOram " "Elaborating entity \"altsyncram_usf1\" for hierarchy \"fftcore:u_fftcore\|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst\|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_vdh1:auto_generated\|a_dpfifo_oo81:dpfifo\|altsyncram_usf1:FIFOram\"" {  } { { "db/a_dpfifo_oo81.tdf" "FIFOram" { Text "F:/Code/FPGA_ti/fft_burst _temp_final _reg/par/db/a_dpfifo_oo81.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536124755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_gs8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_gs8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_gs8 " "Found entity 1: cmpr_gs8" {  } { { "db/cmpr_gs8.tdf" "" { Text "F:/Code/FPGA_ti/fft_burst _temp_final _reg/par/db/cmpr_gs8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602536124869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1602536124869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_gs8 fftcore:u_fftcore\|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst\|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_vdh1:auto_generated\|a_dpfifo_oo81:dpfifo\|cmpr_gs8:almost_full_comparer " "Elaborating entity \"cmpr_gs8\" for hierarchy \"fftcore:u_fftcore\|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst\|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_vdh1:auto_generated\|a_dpfifo_oo81:dpfifo\|cmpr_gs8:almost_full_comparer\"" {  } { { "db/a_dpfifo_oo81.tdf" "almost_full_comparer" { Text "F:/Code/FPGA_ti/fft_burst _temp_final _reg/par/db/a_dpfifo_oo81.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536124871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_gs8 fftcore:u_fftcore\|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst\|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_vdh1:auto_generated\|a_dpfifo_oo81:dpfifo\|cmpr_gs8:two_comparison " "Elaborating entity \"cmpr_gs8\" for hierarchy \"fftcore:u_fftcore\|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst\|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_vdh1:auto_generated\|a_dpfifo_oo81:dpfifo\|cmpr_gs8:two_comparison\"" {  } { { "db/a_dpfifo_oo81.tdf" "two_comparison" { Text "F:/Code/FPGA_ti/fft_burst _temp_final _reg/par/db/a_dpfifo_oo81.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536124875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_tnb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_tnb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_tnb " "Found entity 1: cntr_tnb" {  } { { "db/cntr_tnb.tdf" "" { Text "F:/Code/FPGA_ti/fft_burst _temp_final _reg/par/db/cntr_tnb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602536124982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1602536124982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_tnb fftcore:u_fftcore\|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst\|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_vdh1:auto_generated\|a_dpfifo_oo81:dpfifo\|cntr_tnb:rd_ptr_msb " "Elaborating entity \"cntr_tnb\" for hierarchy \"fftcore:u_fftcore\|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst\|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_vdh1:auto_generated\|a_dpfifo_oo81:dpfifo\|cntr_tnb:rd_ptr_msb\"" {  } { { "db/a_dpfifo_oo81.tdf" "rd_ptr_msb" { Text "F:/Code/FPGA_ti/fft_burst _temp_final _reg/par/db/a_dpfifo_oo81.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536124983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ao7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ao7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ao7 " "Found entity 1: cntr_ao7" {  } { { "db/cntr_ao7.tdf" "" { Text "F:/Code/FPGA_ti/fft_burst _temp_final _reg/par/db/cntr_ao7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602536125086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1602536125086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ao7 fftcore:u_fftcore\|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst\|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_vdh1:auto_generated\|a_dpfifo_oo81:dpfifo\|cntr_ao7:usedw_counter " "Elaborating entity \"cntr_ao7\" for hierarchy \"fftcore:u_fftcore\|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst\|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_vdh1:auto_generated\|a_dpfifo_oo81:dpfifo\|cntr_ao7:usedw_counter\"" {  } { { "db/a_dpfifo_oo81.tdf" "usedw_counter" { Text "F:/Code/FPGA_ti/fft_burst _temp_final _reg/par/db/a_dpfifo_oo81.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536125087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_unb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_unb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_unb " "Found entity 1: cntr_unb" {  } { { "db/cntr_unb.tdf" "" { Text "F:/Code/FPGA_ti/fft_burst _temp_final _reg/par/db/cntr_unb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602536125187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1602536125187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_unb fftcore:u_fftcore\|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst\|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_vdh1:auto_generated\|a_dpfifo_oo81:dpfifo\|cntr_unb:wr_ptr " "Elaborating entity \"cntr_unb\" for hierarchy \"fftcore:u_fftcore\|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst\|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_vdh1:auto_generated\|a_dpfifo_oo81:dpfifo\|cntr_unb:wr_ptr\"" {  } { { "db/a_dpfifo_oo81.tdf" "wr_ptr" { Text "F:/Code/FPGA_ti/fft_burst _temp_final _reg/par/db/a_dpfifo_oo81.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536125189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_source_fft_131 fftcore:u_fftcore\|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst\|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1 " "Elaborating entity \"auk_dspip_avalon_streaming_source_fft_131\" for hierarchy \"fftcore:u_fftcore\|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst\|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1\"" {  } { { "asj_fft_si_se_so_b_fft_131.vhd" "auk_dsp_atlantic_source_1" { Text "F:/Code/FPGA_ti/fft_burst _temp_final _reg/par/ipcore/fft-library/asj_fft_si_se_so_b_fft_131.vhd" 504 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536125201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_controller_fft_131 fftcore:u_fftcore\|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst\|auk_dspip_avalon_streaming_controller_fft_131:auk_dsp_interface_controller_1 " "Elaborating entity \"auk_dspip_avalon_streaming_controller_fft_131\" for hierarchy \"fftcore:u_fftcore\|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst\|auk_dspip_avalon_streaming_controller_fft_131:auk_dsp_interface_controller_1\"" {  } { { "asj_fft_si_se_so_b_fft_131.vhd" "auk_dsp_interface_controller_1" { Text "F:/Code/FPGA_ti/fft_burst _temp_final _reg/par/ipcore/fft-library/asj_fft_si_se_so_b_fft_131.vhd" 536 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536125217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/fft-library/asj_fft_m_k_counter_fft_131.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ipcore/fft-library/asj_fft_m_k_counter_fft_131.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_m_k_counter_fft_131-gen_all " "Found design unit 1: asj_fft_m_k_counter_fft_131-gen_all" {  } { { "asj_fft_m_k_counter_fft_131.vhd" "" { Text "F:/Code/FPGA_ti/fft_burst _temp_final _reg/par/ipcore/fft-library/asj_fft_m_k_counter_fft_131.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602536125313 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_m_k_counter_fft_131 " "Found entity 1: asj_fft_m_k_counter_fft_131" {  } { { "asj_fft_m_k_counter_fft_131.vhd" "" { Text "F:/Code/FPGA_ti/fft_burst _temp_final _reg/par/ipcore/fft-library/asj_fft_m_k_counter_fft_131.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602536125313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1602536125313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_m_k_counter_fft_131 fftcore:u_fftcore\|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst\|asj_fft_m_k_counter_fft_131:ctrl " "Elaborating entity \"asj_fft_m_k_counter_fft_131\" for hierarchy \"fftcore:u_fftcore\|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst\|asj_fft_m_k_counter_fft_131:ctrl\"" {  } { { "asj_fft_si_se_so_b_fft_131.vhd" "ctrl" { Text "F:/Code/FPGA_ti/fft_burst _temp_final _reg/par/ipcore/fft-library/asj_fft_si_se_so_b_fft_131.vhd" 629 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536125324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/fft-library/asj_fft_tdl_bit_rst_fft_131.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ipcore/fft-library/asj_fft_tdl_bit_rst_fft_131.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_tdl_bit_rst_fft_131-syn " "Found design unit 1: asj_fft_tdl_bit_rst_fft_131-syn" {  } { { "asj_fft_tdl_bit_rst_fft_131.vhd" "" { Text "F:/Code/FPGA_ti/fft_burst _temp_final _reg/par/ipcore/fft-library/asj_fft_tdl_bit_rst_fft_131.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602536125377 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_tdl_bit_rst_fft_131 " "Found entity 1: asj_fft_tdl_bit_rst_fft_131" {  } { { "asj_fft_tdl_bit_rst_fft_131.vhd" "" { Text "F:/Code/FPGA_ti/fft_burst _temp_final _reg/par/ipcore/fft-library/asj_fft_tdl_bit_rst_fft_131.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602536125377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1602536125377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_tdl_bit_rst_fft_131 fftcore:u_fftcore\|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst\|asj_fft_tdl_bit_rst_fft_131:delay_np " "Elaborating entity \"asj_fft_tdl_bit_rst_fft_131\" for hierarchy \"fftcore:u_fftcore\|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst\|asj_fft_tdl_bit_rst_fft_131:delay_np\"" {  } { { "asj_fft_si_se_so_b_fft_131.vhd" "delay_np" { Text "F:/Code/FPGA_ti/fft_burst _temp_final _reg/par/ipcore/fft-library/asj_fft_si_se_so_b_fft_131.vhd" 657 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536125386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/fft-library/asj_fft_wrengen_fft_131.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ipcore/fft-library/asj_fft_wrengen_fft_131.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_wrengen_fft_131-gen_all " "Found design unit 1: asj_fft_wrengen_fft_131-gen_all" {  } { { "asj_fft_wrengen_fft_131.vhd" "" { Text "F:/Code/FPGA_ti/fft_burst _temp_final _reg/par/ipcore/fft-library/asj_fft_wrengen_fft_131.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602536125449 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_wrengen_fft_131 " "Found entity 1: asj_fft_wrengen_fft_131" {  } { { "asj_fft_wrengen_fft_131.vhd" "" { Text "F:/Code/FPGA_ti/fft_burst _temp_final _reg/par/ipcore/fft-library/asj_fft_wrengen_fft_131.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602536125449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1602536125449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_wrengen_fft_131 fftcore:u_fftcore\|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst\|asj_fft_wrengen_fft_131:sel_we " "Elaborating entity \"asj_fft_wrengen_fft_131\" for hierarchy \"fftcore:u_fftcore\|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst\|asj_fft_wrengen_fft_131:sel_we\"" {  } { { "asj_fft_si_se_so_b_fft_131.vhd" "sel_we" { Text "F:/Code/FPGA_ti/fft_burst _temp_final _reg/par/ipcore/fft-library/asj_fft_si_se_so_b_fft_131.vhd" 780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536125616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/fft-library/asj_fft_in_write_sgl_fft_131.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ipcore/fft-library/asj_fft_in_write_sgl_fft_131.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_in_write_sgl_fft_131-writer " "Found design unit 1: asj_fft_in_write_sgl_fft_131-writer" {  } { { "asj_fft_in_write_sgl_fft_131.vhd" "" { Text "F:/Code/FPGA_ti/fft_burst _temp_final _reg/par/ipcore/fft-library/asj_fft_in_write_sgl_fft_131.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602536125779 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_in_write_sgl_fft_131 " "Found entity 1: asj_fft_in_write_sgl_fft_131" {  } { { "asj_fft_in_write_sgl_fft_131.vhd" "" { Text "F:/Code/FPGA_ti/fft_burst _temp_final _reg/par/ipcore/fft-library/asj_fft_in_write_sgl_fft_131.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602536125779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1602536125779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_in_write_sgl_fft_131 fftcore:u_fftcore\|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst\|asj_fft_in_write_sgl_fft_131:writer " "Elaborating entity \"asj_fft_in_write_sgl_fft_131\" for hierarchy \"fftcore:u_fftcore\|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst\|asj_fft_in_write_sgl_fft_131:writer\"" {  } { { "asj_fft_si_se_so_b_fft_131.vhd" "writer" { Text "F:/Code/FPGA_ti/fft_burst _temp_final _reg/par/ipcore/fft-library/asj_fft_si_se_so_b_fft_131.vhd" 853 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536125804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_tdl_bit_rst_fft_131 fftcore:u_fftcore\|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst\|asj_fft_in_write_sgl_fft_131:writer\|asj_fft_tdl_bit_rst_fft_131:\\gen_quad:gen_se_writer:gen_burst_rdy:delay_swd " "Elaborating entity \"asj_fft_tdl_bit_rst_fft_131\" for hierarchy \"fftcore:u_fftcore\|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst\|asj_fft_in_write_sgl_fft_131:writer\|asj_fft_tdl_bit_rst_fft_131:\\gen_quad:gen_se_writer:gen_burst_rdy:delay_swd\"" {  } { { "asj_fft_in_write_sgl_fft_131.vhd" "\\gen_quad:gen_se_writer:gen_burst_rdy:delay_swd" { Text "F:/Code/FPGA_ti/fft_burst _temp_final _reg/par/ipcore/fft-library/asj_fft_in_write_sgl_fft_131.vhd" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536125814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/fft-library/asj_fft_unbburst_ctrl_fft_131.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ipcore/fft-library/asj_fft_unbburst_ctrl_fft_131.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_unbburst_ctrl_fft_131-burst_sw " "Found design unit 1: asj_fft_unbburst_ctrl_fft_131-burst_sw" {  } { { "asj_fft_unbburst_ctrl_fft_131.vhd" "" { Text "F:/Code/FPGA_ti/fft_burst _temp_final _reg/par/ipcore/fft-library/asj_fft_unbburst_ctrl_fft_131.vhd" 73 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602536125866 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_unbburst_ctrl_fft_131 " "Found entity 1: asj_fft_unbburst_ctrl_fft_131" {  } { { "asj_fft_unbburst_ctrl_fft_131.vhd" "" { Text "F:/Code/FPGA_ti/fft_burst _temp_final _reg/par/ipcore/fft-library/asj_fft_unbburst_ctrl_fft_131.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602536125866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1602536125866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_unbburst_ctrl_fft_131 fftcore:u_fftcore\|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst\|asj_fft_unbburst_ctrl_fft_131:ccc " "Elaborating entity \"asj_fft_unbburst_ctrl_fft_131\" for hierarchy \"fftcore:u_fftcore\|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst\|asj_fft_unbburst_ctrl_fft_131:ccc\"" {  } { { "asj_fft_si_se_so_b_fft_131.vhd" "ccc" { Text "F:/Code/FPGA_ti/fft_burst _temp_final _reg/par/ipcore/fft-library/asj_fft_si_se_so_b_fft_131.vhd" 888 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536125875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/fft-library/asj_fft_4dp_ram_fft_131.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ipcore/fft-library/asj_fft_4dp_ram_fft_131.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_4dp_ram_fft_131-syn " "Found design unit 1: asj_fft_4dp_ram_fft_131-syn" {  } { { "asj_fft_4dp_ram_fft_131.vhd" "" { Text "F:/Code/FPGA_ti/fft_burst _temp_final _reg/par/ipcore/fft-library/asj_fft_4dp_ram_fft_131.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602536125944 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_4dp_ram_fft_131 " "Found entity 1: asj_fft_4dp_ram_fft_131" {  } { { "asj_fft_4dp_ram_fft_131.vhd" "" { Text "F:/Code/FPGA_ti/fft_burst _temp_final _reg/par/ipcore/fft-library/asj_fft_4dp_ram_fft_131.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602536125944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1602536125944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_4dp_ram_fft_131 fftcore:u_fftcore\|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst\|asj_fft_4dp_ram_fft_131:dat_A " "Elaborating entity \"asj_fft_4dp_ram_fft_131\" for hierarchy \"fftcore:u_fftcore\|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst\|asj_fft_4dp_ram_fft_131:dat_A\"" {  } { { "asj_fft_si_se_so_b_fft_131.vhd" "dat_A" { Text "F:/Code/FPGA_ti/fft_burst _temp_final _reg/par/ipcore/fft-library/asj_fft_si_se_so_b_fft_131.vhd" 969 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536125957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/fft-library/asj_fft_data_ram_fft_131.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ipcore/fft-library/asj_fft_data_ram_fft_131.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_data_ram_fft_131-SYN " "Found design unit 1: asj_fft_data_ram_fft_131-SYN" {  } { { "asj_fft_data_ram_fft_131.vhd" "" { Text "F:/Code/FPGA_ti/fft_burst _temp_final _reg/par/ipcore/fft-library/asj_fft_data_ram_fft_131.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602536126027 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_data_ram_fft_131 " "Found entity 1: asj_fft_data_ram_fft_131" {  } { { "asj_fft_data_ram_fft_131.vhd" "" { Text "F:/Code/FPGA_ti/fft_burst _temp_final _reg/par/ipcore/fft-library/asj_fft_data_ram_fft_131.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602536126027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1602536126027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_data_ram_fft_131 fftcore:u_fftcore\|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst\|asj_fft_4dp_ram_fft_131:dat_A\|asj_fft_data_ram_fft_131:\\gen_rams:0:dat_A " "Elaborating entity \"asj_fft_data_ram_fft_131\" for hierarchy \"fftcore:u_fftcore\|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst\|asj_fft_4dp_ram_fft_131:dat_A\|asj_fft_data_ram_fft_131:\\gen_rams:0:dat_A\"" {  } { { "asj_fft_4dp_ram_fft_131.vhd" "\\gen_rams:0:dat_A" { Text "F:/Code/FPGA_ti/fft_burst _temp_final _reg/par/ipcore/fft-library/asj_fft_4dp_ram_fft_131.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536126035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram fftcore:u_fftcore\|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst\|asj_fft_4dp_ram_fft_131:dat_A\|asj_fft_data_ram_fft_131:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"fftcore:u_fftcore\|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst\|asj_fft_4dp_ram_fft_131:dat_A\|asj_fft_data_ram_fft_131:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\"" {  } { { "asj_fft_data_ram_fft_131.vhd" "\\gen_M4K:altsyncram_component" { Text "F:/Code/FPGA_ti/fft_burst _temp_final _reg/par/ipcore/fft-library/asj_fft_data_ram_fft_131.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536126114 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fftcore:u_fftcore\|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst\|asj_fft_4dp_ram_fft_131:dat_A\|asj_fft_data_ram_fft_131:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component " "Elaborated megafunction instantiation \"fftcore:u_fftcore\|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst\|asj_fft_4dp_ram_fft_131:dat_A\|asj_fft_data_ram_fft_131:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\"" {  } { { "asj_fft_data_ram_fft_131.vhd" "" { Text "F:/Code/FPGA_ti/fft_burst _temp_final _reg/par/ipcore/fft-library/asj_fft_data_ram_fft_131.vhd" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1602536126178 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fftcore:u_fftcore\|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst\|asj_fft_4dp_ram_fft_131:dat_A\|asj_fft_data_ram_fft_131:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component " "Instantiated megafunction \"fftcore:u_fftcore\|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst\|asj_fft_4dp_ram_fft_131:dat_A\|asj_fft_data_ram_fft_131:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536126178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536126178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536126178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536126178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536126178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536126178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536126178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536126178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536126178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536126178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536126178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536126178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536126178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix " "Parameter \"intended_device_family\" = \"Stratix\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536126178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536126178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536126178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536126178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536126178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536126178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536126178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536126178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536126178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536126178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536126178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536126178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536126178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536126178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536126178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536126178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536126178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536126178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536126178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536126178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536126178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536126178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536126178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536126178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536126178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 24 " "Parameter \"width_a\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536126178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 24 " "Parameter \"width_b\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536126178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536126178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536126178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536126178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536126178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536126178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536126178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536126178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536126178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536126178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536126178 ""}  } { { "asj_fft_data_ram_fft_131.vhd" "" { Text "F:/Code/FPGA_ti/fft_burst _temp_final _reg/par/ipcore/fft-library/asj_fft_data_ram_fft_131.vhd" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1602536126178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2ou3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2ou3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2ou3 " "Found entity 1: altsyncram_2ou3" {  } { { "db/altsyncram_2ou3.tdf" "" { Text "F:/Code/FPGA_ti/fft_burst _temp_final _reg/par/db/altsyncram_2ou3.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602536126281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1602536126281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2ou3 fftcore:u_fftcore\|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst\|asj_fft_4dp_ram_fft_131:dat_A\|asj_fft_data_ram_fft_131:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_2ou3:auto_generated " "Elaborating entity \"altsyncram_2ou3\" for hierarchy \"fftcore:u_fftcore\|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst\|asj_fft_4dp_ram_fft_131:dat_A\|asj_fft_data_ram_fft_131:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_2ou3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536126283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/fft-library/asj_fft_dataadgen_fft_131.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ipcore/fft-library/asj_fft_dataadgen_fft_131.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_dataadgen_fft_131-gen_all " "Found design unit 1: asj_fft_dataadgen_fft_131-gen_all" {  } { { "asj_fft_dataadgen_fft_131.vhd" "" { Text "F:/Code/FPGA_ti/fft_burst _temp_final _reg/par/ipcore/fft-library/asj_fft_dataadgen_fft_131.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602536126793 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_dataadgen_fft_131 " "Found entity 1: asj_fft_dataadgen_fft_131" {  } { { "asj_fft_dataadgen_fft_131.vhd" "" { Text "F:/Code/FPGA_ti/fft_burst _temp_final _reg/par/ipcore/fft-library/asj_fft_dataadgen_fft_131.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602536126793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1602536126793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_dataadgen_fft_131 fftcore:u_fftcore\|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst\|asj_fft_dataadgen_fft_131:rd_adgen " "Elaborating entity \"asj_fft_dataadgen_fft_131\" for hierarchy \"fftcore:u_fftcore\|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst\|asj_fft_dataadgen_fft_131:rd_adgen\"" {  } { { "asj_fft_si_se_so_b_fft_131.vhd" "rd_adgen" { Text "F:/Code/FPGA_ti/fft_burst _temp_final _reg/par/ipcore/fft-library/asj_fft_si_se_so_b_fft_131.vhd" 1024 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536126856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/fft-library/asj_fft_cxb_addr_fft_131.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ipcore/fft-library/asj_fft_cxb_addr_fft_131.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_cxb_addr_fft_131-syn " "Found design unit 1: asj_fft_cxb_addr_fft_131-syn" {  } { { "asj_fft_cxb_addr_fft_131.vhd" "" { Text "F:/Code/FPGA_ti/fft_burst _temp_final _reg/par/ipcore/fft-library/asj_fft_cxb_addr_fft_131.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602536126911 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_cxb_addr_fft_131 " "Found entity 1: asj_fft_cxb_addr_fft_131" {  } { { "asj_fft_cxb_addr_fft_131.vhd" "" { Text "F:/Code/FPGA_ti/fft_burst _temp_final _reg/par/ipcore/fft-library/asj_fft_cxb_addr_fft_131.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602536126911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1602536126911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_cxb_addr_fft_131 fftcore:u_fftcore\|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst\|asj_fft_cxb_addr_fft_131:ram_cxb_rd " "Elaborating entity \"asj_fft_cxb_addr_fft_131\" for hierarchy \"fftcore:u_fftcore\|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst\|asj_fft_cxb_addr_fft_131:ram_cxb_rd\"" {  } { { "asj_fft_si_se_so_b_fft_131.vhd" "ram_cxb_rd" { Text "F:/Code/FPGA_ti/fft_burst _temp_final _reg/par/ipcore/fft-library/asj_fft_si_se_so_b_fft_131.vhd" 1046 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536126920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/fft-library/asj_fft_wrswgen_fft_131.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ipcore/fft-library/asj_fft_wrswgen_fft_131.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_wrswgen_fft_131-gen_all " "Found design unit 1: asj_fft_wrswgen_fft_131-gen_all" {  } { { "asj_fft_wrswgen_fft_131.vhd" "" { Text "F:/Code/FPGA_ti/fft_burst _temp_final _reg/par/ipcore/fft-library/asj_fft_wrswgen_fft_131.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602536127135 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_wrswgen_fft_131 " "Found entity 1: asj_fft_wrswgen_fft_131" {  } { { "asj_fft_wrswgen_fft_131.vhd" "" { Text "F:/Code/FPGA_ti/fft_burst _temp_final _reg/par/ipcore/fft-library/asj_fft_wrswgen_fft_131.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602536127135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1602536127135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_wrswgen_fft_131 fftcore:u_fftcore\|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst\|asj_fft_wrswgen_fft_131:get_wr_swtiches " "Elaborating entity \"asj_fft_wrswgen_fft_131\" for hierarchy \"fftcore:u_fftcore\|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst\|asj_fft_wrswgen_fft_131:get_wr_swtiches\"" {  } { { "asj_fft_si_se_so_b_fft_131.vhd" "get_wr_swtiches" { Text "F:/Code/FPGA_ti/fft_burst _temp_final _reg/par/ipcore/fft-library/asj_fft_si_se_so_b_fft_131.vhd" 1067 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536127150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_cxb_addr_fft_131 fftcore:u_fftcore\|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst\|asj_fft_cxb_addr_fft_131:ram_cxb_wr " "Elaborating entity \"asj_fft_cxb_addr_fft_131\" for hierarchy \"fftcore:u_fftcore\|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst\|asj_fft_cxb_addr_fft_131:ram_cxb_wr\"" {  } { { "asj_fft_si_se_so_b_fft_131.vhd" "ram_cxb_wr" { Text "F:/Code/FPGA_ti/fft_burst _temp_final _reg/par/ipcore/fft-library/asj_fft_si_se_so_b_fft_131.vhd" 1088 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536127160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/fft-library/asj_fft_cxb_data_fft_131.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ipcore/fft-library/asj_fft_cxb_data_fft_131.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_cxb_data_fft_131-syn " "Found design unit 1: asj_fft_cxb_data_fft_131-syn" {  } { { "asj_fft_cxb_data_fft_131.vhd" "" { Text "F:/Code/FPGA_ti/fft_burst _temp_final _reg/par/ipcore/fft-library/asj_fft_cxb_data_fft_131.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602536127222 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_cxb_data_fft_131 " "Found entity 1: asj_fft_cxb_data_fft_131" {  } { { "asj_fft_cxb_data_fft_131.vhd" "" { Text "F:/Code/FPGA_ti/fft_burst _temp_final _reg/par/ipcore/fft-library/asj_fft_cxb_data_fft_131.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602536127222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1602536127222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_cxb_data_fft_131 fftcore:u_fftcore\|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst\|asj_fft_cxb_data_fft_131:ram_cxb_wr_data " "Elaborating entity \"asj_fft_cxb_data_fft_131\" for hierarchy \"fftcore:u_fftcore\|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst\|asj_fft_cxb_data_fft_131:ram_cxb_wr_data\"" {  } { { "asj_fft_si_se_so_b_fft_131.vhd" "ram_cxb_wr_data" { Text "F:/Code/FPGA_ti/fft_burst _temp_final _reg/par/ipcore/fft-library/asj_fft_si_se_so_b_fft_131.vhd" 1115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536127232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/fft-library/asj_fft_cxb_data_r_fft_131.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ipcore/fft-library/asj_fft_cxb_data_r_fft_131.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_cxb_data_r_fft_131-syn " "Found design unit 1: asj_fft_cxb_data_r_fft_131-syn" {  } { { "asj_fft_cxb_data_r_fft_131.vhd" "" { Text "F:/Code/FPGA_ti/fft_burst _temp_final _reg/par/ipcore/fft-library/asj_fft_cxb_data_r_fft_131.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602536127309 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_cxb_data_r_fft_131 " "Found entity 1: asj_fft_cxb_data_r_fft_131" {  } { { "asj_fft_cxb_data_r_fft_131.vhd" "" { Text "F:/Code/FPGA_ti/fft_burst _temp_final _reg/par/ipcore/fft-library/asj_fft_cxb_data_r_fft_131.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602536127309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1602536127309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_cxb_data_r_fft_131 fftcore:u_fftcore\|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst\|asj_fft_cxb_data_r_fft_131:ram_cxb_bfp_data " "Elaborating entity \"asj_fft_cxb_data_r_fft_131\" for hierarchy \"fftcore:u_fftcore\|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst\|asj_fft_cxb_data_r_fft_131:ram_cxb_bfp_data\"" {  } { { "asj_fft_si_se_so_b_fft_131.vhd" "ram_cxb_bfp_data" { Text "F:/Code/FPGA_ti/fft_burst _temp_final _reg/par/ipcore/fft-library/asj_fft_si_se_so_b_fft_131.vhd" 1150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536127320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/fft-library/asj_fft_dft_bfp_fft_131.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ipcore/fft-library/asj_fft_dft_bfp_fft_131.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_dft_bfp_fft_131-dft_r4 " "Found design unit 1: asj_fft_dft_bfp_fft_131-dft_r4" {  } { { "asj_fft_dft_bfp_fft_131.vhd" "" { Text "F:/Code/FPGA_ti/fft_burst _temp_final _reg/par/ipcore/fft-library/asj_fft_dft_bfp_fft_131.vhd" 82 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602536127465 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_dft_bfp_fft_131 " "Found entity 1: asj_fft_dft_bfp_fft_131" {  } { { "asj_fft_dft_bfp_fft_131.vhd" "" { Text "F:/Code/FPGA_ti/fft_burst _temp_final _reg/par/ipcore/fft-library/asj_fft_dft_bfp_fft_131.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602536127465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1602536127465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_dft_bfp_fft_131 fftcore:u_fftcore\|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst\|asj_fft_dft_bfp_fft_131:bfpdft " "Elaborating entity \"asj_fft_dft_bfp_fft_131\" for hierarchy \"fftcore:u_fftcore\|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst\|asj_fft_dft_bfp_fft_131:bfpdft\"" {  } { { "asj_fft_si_se_so_b_fft_131.vhd" "bfpdft" { Text "F:/Code/FPGA_ti/fft_burst _temp_final _reg/par/ipcore/fft-library/asj_fft_si_se_so_b_fft_131.vhd" 1198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536127477 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "data_in " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"data_in\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1602536127486 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "data_in_sc " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"data_in_sc\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1602536127486 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "butterfly_st1 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"butterfly_st1\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1602536127486 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "butterfly_st2 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"butterfly_st2\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1602536127486 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "butterfly_out " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"butterfly_out\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1602536127487 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "butterfly_rnd " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"butterfly_rnd\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1602536127487 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "reg_no_twiddle " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"reg_no_twiddle\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1602536127487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/fft-library/asj_fft_pround_fft_131.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ipcore/fft-library/asj_fft_pround_fft_131.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_pround_fft_131-AROUNDPIPE_SYNTH " "Found design unit 1: asj_fft_pround_fft_131-AROUNDPIPE_SYNTH" {  } { { "asj_fft_pround_fft_131.vhd" "" { Text "F:/Code/FPGA_ti/fft_burst _temp_final _reg/par/ipcore/fft-library/asj_fft_pround_fft_131.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602536127536 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_pround_fft_131 " "Found entity 1: asj_fft_pround_fft_131" {  } { { "asj_fft_pround_fft_131.vhd" "" { Text "F:/Code/FPGA_ti/fft_burst _temp_final _reg/par/ipcore/fft-library/asj_fft_pround_fft_131.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602536127536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1602536127536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_pround_fft_131 fftcore:u_fftcore\|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst\|asj_fft_dft_bfp_fft_131:bfpdft\|asj_fft_pround_fft_131:\\gen_full_rnd:gen_rounding_blk:0:u0 " "Elaborating entity \"asj_fft_pround_fft_131\" for hierarchy \"fftcore:u_fftcore\|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst\|asj_fft_dft_bfp_fft_131:bfpdft\|asj_fft_pround_fft_131:\\gen_full_rnd:gen_rounding_blk:0:u0\"" {  } { { "asj_fft_dft_bfp_fft_131.vhd" "\\gen_full_rnd:gen_rounding_blk:0:u0" { Text "F:/Code/FPGA_ti/fft_burst _temp_final _reg/par/ipcore/fft-library/asj_fft_dft_bfp_fft_131.vhd" 269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536127545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ADD_SUB fftcore:u_fftcore\|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst\|asj_fft_dft_bfp_fft_131:bfpdft\|asj_fft_pround_fft_131:\\gen_full_rnd:gen_rounding_blk:0:u0\|LPM_ADD_SUB:\\gbrnd:nev:gp:lpm_add_sub_component " "Elaborating entity \"LPM_ADD_SUB\" for hierarchy \"fftcore:u_fftcore\|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst\|asj_fft_dft_bfp_fft_131:bfpdft\|asj_fft_pround_fft_131:\\gen_full_rnd:gen_rounding_blk:0:u0\|LPM_ADD_SUB:\\gbrnd:nev:gp:lpm_add_sub_component\"" {  } { { "asj_fft_pround_fft_131.vhd" "\\gbrnd:nev:gp:lpm_add_sub_component" { Text "F:/Code/FPGA_ti/fft_burst _temp_final _reg/par/ipcore/fft-library/asj_fft_pround_fft_131.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536127608 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fftcore:u_fftcore\|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst\|asj_fft_dft_bfp_fft_131:bfpdft\|asj_fft_pround_fft_131:\\gen_full_rnd:gen_rounding_blk:0:u0\|LPM_ADD_SUB:\\gbrnd:nev:gp:lpm_add_sub_component " "Elaborated megafunction instantiation \"fftcore:u_fftcore\|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst\|asj_fft_dft_bfp_fft_131:bfpdft\|asj_fft_pround_fft_131:\\gen_full_rnd:gen_rounding_blk:0:u0\|LPM_ADD_SUB:\\gbrnd:nev:gp:lpm_add_sub_component\"" {  } { { "asj_fft_pround_fft_131.vhd" "" { Text "F:/Code/FPGA_ti/fft_burst _temp_final _reg/par/ipcore/fft-library/asj_fft_pround_fft_131.vhd" 134 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1602536127642 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fftcore:u_fftcore\|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst\|asj_fft_dft_bfp_fft_131:bfpdft\|asj_fft_pround_fft_131:\\gen_full_rnd:gen_rounding_blk:0:u0\|LPM_ADD_SUB:\\gbrnd:nev:gp:lpm_add_sub_component " "Instantiated megafunction \"fftcore:u_fftcore\|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst\|asj_fft_dft_bfp_fft_131:bfpdft\|asj_fft_pround_fft_131:\\gen_full_rnd:gen_rounding_blk:0:u0\|LPM_ADD_SUB:\\gbrnd:nev:gp:lpm_add_sub_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 15 " "Parameter \"LPM_WIDTH\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536127642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UNUSED " "Parameter \"LPM_DIRECTION\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536127642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536127642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536127642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ADD_SUB " "Parameter \"LPM_TYPE\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536127642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT ONE_INPUT_IS_CONSTANT=NO " "Parameter \"LPM_HINT\" = \"ONE_INPUT_IS_CONSTANT=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536127642 ""}  } { { "asj_fft_pround_fft_131.vhd" "" { Text "F:/Code/FPGA_ti/fft_burst _temp_final _reg/par/ipcore/fft-library/asj_fft_pround_fft_131.vhd" 134 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1602536127642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_knj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_knj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_knj " "Found entity 1: add_sub_knj" {  } { { "db/add_sub_knj.tdf" "" { Text "F:/Code/FPGA_ti/fft_burst _temp_final _reg/par/db/add_sub_knj.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602536127753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1602536127753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_knj fftcore:u_fftcore\|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst\|asj_fft_dft_bfp_fft_131:bfpdft\|asj_fft_pround_fft_131:\\gen_full_rnd:gen_rounding_blk:0:u0\|LPM_ADD_SUB:\\gbrnd:nev:gp:lpm_add_sub_component\|add_sub_knj:auto_generated " "Elaborating entity \"add_sub_knj\" for hierarchy \"fftcore:u_fftcore\|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst\|asj_fft_dft_bfp_fft_131:bfpdft\|asj_fft_pround_fft_131:\\gen_full_rnd:gen_rounding_blk:0:u0\|LPM_ADD_SUB:\\gbrnd:nev:gp:lpm_add_sub_component\|add_sub_knj:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "e:/quartus/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536127755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/fft-library/asj_fft_tdl_bit_fft_131.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ipcore/fft-library/asj_fft_tdl_bit_fft_131.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_tdl_bit_fft_131-syn " "Found design unit 1: asj_fft_tdl_bit_fft_131-syn" {  } { { "asj_fft_tdl_bit_fft_131.vhd" "" { Text "F:/Code/FPGA_ti/fft_burst _temp_final _reg/par/ipcore/fft-library/asj_fft_tdl_bit_fft_131.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602536127905 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_tdl_bit_fft_131 " "Found entity 1: asj_fft_tdl_bit_fft_131" {  } { { "asj_fft_tdl_bit_fft_131.vhd" "" { Text "F:/Code/FPGA_ti/fft_burst _temp_final _reg/par/ipcore/fft-library/asj_fft_tdl_bit_fft_131.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602536127905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1602536127905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_tdl_bit_fft_131 fftcore:u_fftcore\|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst\|asj_fft_dft_bfp_fft_131:bfpdft\|asj_fft_tdl_bit_fft_131:\\gen_disc:delay_next_pass " "Elaborating entity \"asj_fft_tdl_bit_fft_131\" for hierarchy \"fftcore:u_fftcore\|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst\|asj_fft_dft_bfp_fft_131:bfpdft\|asj_fft_tdl_bit_fft_131:\\gen_disc:delay_next_pass\"" {  } { { "asj_fft_dft_bfp_fft_131.vhd" "\\gen_disc:delay_next_pass" { Text "F:/Code/FPGA_ti/fft_burst _temp_final _reg/par/ipcore/fft-library/asj_fft_dft_bfp_fft_131.vhd" 339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536127914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/fft-library/asj_fft_bfp_o_fft_131.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ipcore/fft-library/asj_fft_bfp_o_fft_131.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_bfp_o_fft_131-output_bfp " "Found design unit 1: asj_fft_bfp_o_fft_131-output_bfp" {  } { { "asj_fft_bfp_o_fft_131.vhd" "" { Text "F:/Code/FPGA_ti/fft_burst _temp_final _reg/par/ipcore/fft-library/asj_fft_bfp_o_fft_131.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602536128063 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_bfp_o_fft_131 " "Found entity 1: asj_fft_bfp_o_fft_131" {  } { { "asj_fft_bfp_o_fft_131.vhd" "" { Text "F:/Code/FPGA_ti/fft_burst _temp_final _reg/par/ipcore/fft-library/asj_fft_bfp_o_fft_131.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602536128063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1602536128063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_bfp_o_fft_131 fftcore:u_fftcore\|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst\|asj_fft_dft_bfp_fft_131:bfpdft\|asj_fft_bfp_o_fft_131:\\gen_disc:bfp_detect " "Elaborating entity \"asj_fft_bfp_o_fft_131\" for hierarchy \"fftcore:u_fftcore\|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst\|asj_fft_dft_bfp_fft_131:bfpdft\|asj_fft_bfp_o_fft_131:\\gen_disc:bfp_detect\"" {  } { { "asj_fft_dft_bfp_fft_131.vhd" "\\gen_disc:bfp_detect" { Text "F:/Code/FPGA_ti/fft_burst _temp_final _reg/par/ipcore/fft-library/asj_fft_dft_bfp_fft_131.vhd" 352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536128075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_tdl_bit_rst_fft_131 fftcore:u_fftcore\|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst\|asj_fft_dft_bfp_fft_131:bfpdft\|asj_fft_bfp_o_fft_131:\\gen_disc:bfp_detect\|asj_fft_tdl_bit_rst_fft_131:\\gen_blk_float:gen_b:delay_next_pass " "Elaborating entity \"asj_fft_tdl_bit_rst_fft_131\" for hierarchy \"fftcore:u_fftcore\|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst\|asj_fft_dft_bfp_fft_131:bfpdft\|asj_fft_bfp_o_fft_131:\\gen_disc:bfp_detect\|asj_fft_tdl_bit_rst_fft_131:\\gen_blk_float:gen_b:delay_next_pass\"" {  } { { "asj_fft_bfp_o_fft_131.vhd" "\\gen_blk_float:gen_b:delay_next_pass" { Text "F:/Code/FPGA_ti/fft_burst _temp_final _reg/par/ipcore/fft-library/asj_fft_bfp_o_fft_131.vhd" 682 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536128084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/fft-library/asj_fft_bfp_i_fft_131.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ipcore/fft-library/asj_fft_bfp_i_fft_131.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_bfp_i_fft_131-input_bfp " "Found design unit 1: asj_fft_bfp_i_fft_131-input_bfp" {  } { { "asj_fft_bfp_i_fft_131.vhd" "" { Text "F:/Code/FPGA_ti/fft_burst _temp_final _reg/par/ipcore/fft-library/asj_fft_bfp_i_fft_131.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602536128155 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_bfp_i_fft_131 " "Found entity 1: asj_fft_bfp_i_fft_131" {  } { { "asj_fft_bfp_i_fft_131.vhd" "" { Text "F:/Code/FPGA_ti/fft_burst _temp_final _reg/par/ipcore/fft-library/asj_fft_bfp_i_fft_131.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602536128155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1602536128155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_bfp_i_fft_131 fftcore:u_fftcore\|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst\|asj_fft_dft_bfp_fft_131:bfpdft\|asj_fft_bfp_i_fft_131:\\gen_disc:bfp_scale " "Elaborating entity \"asj_fft_bfp_i_fft_131\" for hierarchy \"fftcore:u_fftcore\|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst\|asj_fft_dft_bfp_fft_131:bfpdft\|asj_fft_bfp_i_fft_131:\\gen_disc:bfp_scale\"" {  } { { "asj_fft_dft_bfp_fft_131.vhd" "\\gen_disc:bfp_scale" { Text "F:/Code/FPGA_ti/fft_burst _temp_final _reg/par/ipcore/fft-library/asj_fft_dft_bfp_fft_131.vhd" 383 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536128166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/fft-library/asj_fft_cmult_std_fft_131.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ipcore/fft-library/asj_fft_cmult_std_fft_131.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_cmult_std_fft_131-model " "Found design unit 1: asj_fft_cmult_std_fft_131-model" {  } { { "asj_fft_cmult_std_fft_131.vhd" "" { Text "F:/Code/FPGA_ti/fft_burst _temp_final _reg/par/ipcore/fft-library/asj_fft_cmult_std_fft_131.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602536128300 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_cmult_std_fft_131 " "Found entity 1: asj_fft_cmult_std_fft_131" {  } { { "asj_fft_cmult_std_fft_131.vhd" "" { Text "F:/Code/FPGA_ti/fft_burst _temp_final _reg/par/ipcore/fft-library/asj_fft_cmult_std_fft_131.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602536128300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1602536128300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_cmult_std_fft_131 fftcore:u_fftcore\|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst\|asj_fft_dft_bfp_fft_131:bfpdft\|asj_fft_cmult_std_fft_131:\\gen_da0:gen_std:cm1 " "Elaborating entity \"asj_fft_cmult_std_fft_131\" for hierarchy \"fftcore:u_fftcore\|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst\|asj_fft_dft_bfp_fft_131:bfpdft\|asj_fft_cmult_std_fft_131:\\gen_da0:gen_std:cm1\"" {  } { { "asj_fft_dft_bfp_fft_131.vhd" "\\gen_da0:gen_std:cm1" { Text "F:/Code/FPGA_ti/fft_burst _temp_final _reg/par/ipcore/fft-library/asj_fft_dft_bfp_fft_131.vhd" 901 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536128313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/fft-library/asj_fft_mult_add_fft_131.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ipcore/fft-library/asj_fft_mult_add_fft_131.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_mult_add_fft_131-syn " "Found design unit 1: asj_fft_mult_add_fft_131-syn" {  } { { "asj_fft_mult_add_fft_131.vhd" "" { Text "F:/Code/FPGA_ti/fft_burst _temp_final _reg/par/ipcore/fft-library/asj_fft_mult_add_fft_131.vhd" 84 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602536128390 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_mult_add_fft_131 " "Found entity 1: asj_fft_mult_add_fft_131" {  } { { "asj_fft_mult_add_fft_131.vhd" "" { Text "F:/Code/FPGA_ti/fft_burst _temp_final _reg/par/ipcore/fft-library/asj_fft_mult_add_fft_131.vhd" 65 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602536128390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1602536128390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_mult_add_fft_131 fftcore:u_fftcore\|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst\|asj_fft_dft_bfp_fft_131:bfpdft\|asj_fft_cmult_std_fft_131:\\gen_da0:gen_std:cm1\|asj_fft_mult_add_fft_131:\\gen_ma:gen_ma_full:ms " "Elaborating entity \"asj_fft_mult_add_fft_131\" for hierarchy \"fftcore:u_fftcore\|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst\|asj_fft_dft_bfp_fft_131:bfpdft\|asj_fft_cmult_std_fft_131:\\gen_da0:gen_std:cm1\|asj_fft_mult_add_fft_131:\\gen_ma:gen_ma_full:ms\"" {  } { { "asj_fft_cmult_std_fft_131.vhd" "\\gen_ma:gen_ma_full:ms" { Text "F:/Code/FPGA_ti/fft_burst _temp_final _reg/par/ipcore/fft-library/asj_fft_cmult_std_fft_131.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536128399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altmult_add fftcore:u_fftcore\|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst\|asj_fft_dft_bfp_fft_131:bfpdft\|asj_fft_cmult_std_fft_131:\\gen_da0:gen_std:cm1\|asj_fft_mult_add_fft_131:\\gen_ma:gen_ma_full:ms\|altmult_add:ALTMULT_ADD_component " "Elaborating entity \"altmult_add\" for hierarchy \"fftcore:u_fftcore\|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst\|asj_fft_dft_bfp_fft_131:bfpdft\|asj_fft_cmult_std_fft_131:\\gen_da0:gen_std:cm1\|asj_fft_mult_add_fft_131:\\gen_ma:gen_ma_full:ms\|altmult_add:ALTMULT_ADD_component\"" {  } { { "asj_fft_mult_add_fft_131.vhd" "ALTMULT_ADD_component" { Text "F:/Code/FPGA_ti/fft_burst _temp_final _reg/par/ipcore/fft-library/asj_fft_mult_add_fft_131.vhd" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536128490 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fftcore:u_fftcore\|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst\|asj_fft_dft_bfp_fft_131:bfpdft\|asj_fft_cmult_std_fft_131:\\gen_da0:gen_std:cm1\|asj_fft_mult_add_fft_131:\\gen_ma:gen_ma_full:ms\|altmult_add:ALTMULT_ADD_component " "Elaborated megafunction instantiation \"fftcore:u_fftcore\|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst\|asj_fft_dft_bfp_fft_131:bfpdft\|asj_fft_cmult_std_fft_131:\\gen_da0:gen_std:cm1\|asj_fft_mult_add_fft_131:\\gen_ma:gen_ma_full:ms\|altmult_add:ALTMULT_ADD_component\"" {  } { { "asj_fft_mult_add_fft_131.vhd" "" { Text "F:/Code/FPGA_ti/fft_burst _temp_final _reg/par/ipcore/fft-library/asj_fft_mult_add_fft_131.vhd" 164 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1602536128565 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fftcore:u_fftcore\|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst\|asj_fft_dft_bfp_fft_131:bfpdft\|asj_fft_cmult_std_fft_131:\\gen_da0:gen_std:cm1\|asj_fft_mult_add_fft_131:\\gen_ma:gen_ma_full:ms\|altmult_add:ALTMULT_ADD_component " "Instantiated megafunction \"fftcore:u_fftcore\|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst\|asj_fft_dft_bfp_fft_131:bfpdft\|asj_fft_cmult_std_fft_131:\\gen_da0:gen_std:cm1\|asj_fft_mult_add_fft_131:\\gen_ma:gen_ma_full:ms\|altmult_add:ALTMULT_ADD_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a1 CLOCK0 " "Parameter \"input_register_a1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536128565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536128565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_b UNUSED " "Parameter \"signed_pipeline_aclr_b\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536128565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register1 CLOCK0 " "Parameter \"multiplier_register1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536128565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_aclr1 UNUSED " "Parameter \"addnsub_multiplier_pipeline_aclr1\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536128565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_a UNUSED " "Parameter \"signed_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536128565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a CLOCK0 " "Parameter \"signed_register_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536128565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 2 " "Parameter \"number_of_multipliers\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536128565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 UNUSED " "Parameter \"multiplier_aclr0\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536128565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_b UNUSED " "Parameter \"signed_aclr_b\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536128565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b CLOCK0 " "Parameter \"signed_register_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536128565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altmult_add " "Parameter \"lpm_type\" = \"altmult_add\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536128565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr1 UNUSED " "Parameter \"multiplier_aclr1\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536128565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b0 UNUSED " "Parameter \"input_aclr_b0\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536128565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register CLOCK0 " "Parameter \"output_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536128565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a SIGNED " "Parameter \"representation_a\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536128565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_a CLOCK0 " "Parameter \"signed_pipeline_register_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536128565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 25 " "Parameter \"width_result\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536128565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536128565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b1 UNUSED " "Parameter \"input_aclr_b1\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536128565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a0 UNUSED " "Parameter \"input_aclr_a0\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536128565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 CLOCK0 " "Parameter \"addnsub_multiplier_register1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536128565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b SIGNED " "Parameter \"representation_b\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536128565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_b CLOCK0 " "Parameter \"signed_pipeline_register_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536128565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b1 DATAB " "Parameter \"input_source_b1\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536128565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536128565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a1 UNUSED " "Parameter \"input_aclr_a1\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536128565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry AUTO " "Parameter \"dedicated_multiplier_circuitry\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536128565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a1 DATAA " "Parameter \"input_source_a1\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536128565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr1 UNUSED " "Parameter \"addnsub_multiplier_aclr1\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536128565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_aclr UNUSED " "Parameter \"output_aclr\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536128565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_register1 CLOCK0 " "Parameter \"addnsub_multiplier_pipeline_register1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536128565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 12 " "Parameter \"width_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536128565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 CLOCK0 " "Parameter \"input_register_b0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536128565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 12 " "Parameter \"width_b\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536128565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b1 CLOCK0 " "Parameter \"input_register_b1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536128565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 CLOCK0 " "Parameter \"input_register_a0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536128565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction SUB " "Parameter \"multiplier1_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536128565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_a UNUSED " "Parameter \"signed_pipeline_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536128565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536128565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub3 PORT_UNUSED " "Parameter \"port_addnsub3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536128565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_delay1 UNREGISTERED " "Parameter \"systolic_delay1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536128565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_delay3 UNREGISTERED " "Parameter \"systolic_delay3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536128565 ""}  } { { "asj_fft_mult_add_fft_131.vhd" "" { Text "F:/Code/FPGA_ti/fft_burst _temp_final _reg/par/ipcore/fft-library/asj_fft_mult_add_fft_131.vhd" 164 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1602536128565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_add_riq2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_add_riq2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_add_riq2 " "Found entity 1: mult_add_riq2" {  } { { "db/mult_add_riq2.tdf" "" { Text "F:/Code/FPGA_ti/fft_burst _temp_final _reg/par/db/mult_add_riq2.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602536128681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1602536128681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_add_riq2 fftcore:u_fftcore\|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst\|asj_fft_dft_bfp_fft_131:bfpdft\|asj_fft_cmult_std_fft_131:\\gen_da0:gen_std:cm1\|asj_fft_mult_add_fft_131:\\gen_ma:gen_ma_full:ms\|altmult_add:ALTMULT_ADD_component\|mult_add_riq2:auto_generated " "Elaborating entity \"mult_add_riq2\" for hierarchy \"fftcore:u_fftcore\|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst\|asj_fft_dft_bfp_fft_131:bfpdft\|asj_fft_cmult_std_fft_131:\\gen_da0:gen_std:cm1\|asj_fft_mult_add_fft_131:\\gen_ma:gen_ma_full:ms\|altmult_add:ALTMULT_ADD_component\|mult_add_riq2:auto_generated\"" {  } { { "altmult_add.tdf" "auto_generated" { Text "e:/quartus/quartus/libraries/megafunctions/altmult_add.tdf" 594 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536128683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ded_mult_f691.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ded_mult_f691.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ded_mult_f691 " "Found entity 1: ded_mult_f691" {  } { { "db/ded_mult_f691.tdf" "" { Text "F:/Code/FPGA_ti/fft_burst _temp_final _reg/par/db/ded_mult_f691.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602536128718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1602536128718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ded_mult_f691 fftcore:u_fftcore\|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst\|asj_fft_dft_bfp_fft_131:bfpdft\|asj_fft_cmult_std_fft_131:\\gen_da0:gen_std:cm1\|asj_fft_mult_add_fft_131:\\gen_ma:gen_ma_full:ms\|altmult_add:ALTMULT_ADD_component\|mult_add_riq2:auto_generated\|ded_mult_f691:ded_mult1 " "Elaborating entity \"ded_mult_f691\" for hierarchy \"fftcore:u_fftcore\|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst\|asj_fft_dft_bfp_fft_131:bfpdft\|asj_fft_cmult_std_fft_131:\\gen_da0:gen_std:cm1\|asj_fft_mult_add_fft_131:\\gen_ma:gen_ma_full:ms\|altmult_add:ALTMULT_ADD_component\|mult_add_riq2:auto_generated\|ded_mult_f691:ded_mult1\"" {  } { { "db/mult_add_riq2.tdf" "ded_mult1" { Text "F:/Code/FPGA_ti/fft_burst _temp_final _reg/par/db/mult_add_riq2.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536128720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_a3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_a3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_a3c " "Found entity 1: dffpipe_a3c" {  } { { "db/dffpipe_a3c.tdf" "" { Text "F:/Code/FPGA_ti/fft_burst _temp_final _reg/par/db/dffpipe_a3c.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602536128751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1602536128751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_a3c fftcore:u_fftcore\|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst\|asj_fft_dft_bfp_fft_131:bfpdft\|asj_fft_cmult_std_fft_131:\\gen_da0:gen_std:cm1\|asj_fft_mult_add_fft_131:\\gen_ma:gen_ma_full:ms\|altmult_add:ALTMULT_ADD_component\|mult_add_riq2:auto_generated\|ded_mult_f691:ded_mult1\|dffpipe_a3c:pre_result " "Elaborating entity \"dffpipe_a3c\" for hierarchy \"fftcore:u_fftcore\|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst\|asj_fft_dft_bfp_fft_131:bfpdft\|asj_fft_cmult_std_fft_131:\\gen_da0:gen_std:cm1\|asj_fft_mult_add_fft_131:\\gen_ma:gen_ma_full:ms\|altmult_add:ALTMULT_ADD_component\|mult_add_riq2:auto_generated\|ded_mult_f691:ded_mult1\|dffpipe_a3c:pre_result\"" {  } { { "db/ded_mult_f691.tdf" "pre_result" { Text "F:/Code/FPGA_ti/fft_burst _temp_final _reg/par/db/ded_mult_f691.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536128753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_mult_add_fft_131 fftcore:u_fftcore\|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst\|asj_fft_dft_bfp_fft_131:bfpdft\|asj_fft_cmult_std_fft_131:\\gen_da0:gen_std:cm1\|asj_fft_mult_add_fft_131:\\gen_ma:gen_ma_full:ma " "Elaborating entity \"asj_fft_mult_add_fft_131\" for hierarchy \"fftcore:u_fftcore\|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst\|asj_fft_dft_bfp_fft_131:bfpdft\|asj_fft_cmult_std_fft_131:\\gen_da0:gen_std:cm1\|asj_fft_mult_add_fft_131:\\gen_ma:gen_ma_full:ma\"" {  } { { "asj_fft_cmult_std_fft_131.vhd" "\\gen_ma:gen_ma_full:ma" { Text "F:/Code/FPGA_ti/fft_burst _temp_final _reg/par/ipcore/fft-library/asj_fft_cmult_std_fft_131.vhd" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536128770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altmult_add fftcore:u_fftcore\|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst\|asj_fft_dft_bfp_fft_131:bfpdft\|asj_fft_cmult_std_fft_131:\\gen_da0:gen_std:cm1\|asj_fft_mult_add_fft_131:\\gen_ma:gen_ma_full:ma\|altmult_add:ALTMULT_ADD_component " "Elaborating entity \"altmult_add\" for hierarchy \"fftcore:u_fftcore\|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst\|asj_fft_dft_bfp_fft_131:bfpdft\|asj_fft_cmult_std_fft_131:\\gen_da0:gen_std:cm1\|asj_fft_mult_add_fft_131:\\gen_ma:gen_ma_full:ma\|altmult_add:ALTMULT_ADD_component\"" {  } { { "asj_fft_mult_add_fft_131.vhd" "ALTMULT_ADD_component" { Text "F:/Code/FPGA_ti/fft_burst _temp_final _reg/par/ipcore/fft-library/asj_fft_mult_add_fft_131.vhd" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536128810 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fftcore:u_fftcore\|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst\|asj_fft_dft_bfp_fft_131:bfpdft\|asj_fft_cmult_std_fft_131:\\gen_da0:gen_std:cm1\|asj_fft_mult_add_fft_131:\\gen_ma:gen_ma_full:ma\|altmult_add:ALTMULT_ADD_component " "Elaborated megafunction instantiation \"fftcore:u_fftcore\|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst\|asj_fft_dft_bfp_fft_131:bfpdft\|asj_fft_cmult_std_fft_131:\\gen_da0:gen_std:cm1\|asj_fft_mult_add_fft_131:\\gen_ma:gen_ma_full:ma\|altmult_add:ALTMULT_ADD_component\"" {  } { { "asj_fft_mult_add_fft_131.vhd" "" { Text "F:/Code/FPGA_ti/fft_burst _temp_final _reg/par/ipcore/fft-library/asj_fft_mult_add_fft_131.vhd" 164 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1602536128886 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fftcore:u_fftcore\|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst\|asj_fft_dft_bfp_fft_131:bfpdft\|asj_fft_cmult_std_fft_131:\\gen_da0:gen_std:cm1\|asj_fft_mult_add_fft_131:\\gen_ma:gen_ma_full:ma\|altmult_add:ALTMULT_ADD_component " "Instantiated megafunction \"fftcore:u_fftcore\|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst\|asj_fft_dft_bfp_fft_131:bfpdft\|asj_fft_cmult_std_fft_131:\\gen_da0:gen_std:cm1\|asj_fft_mult_add_fft_131:\\gen_ma:gen_ma_full:ma\|altmult_add:ALTMULT_ADD_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a1 CLOCK0 " "Parameter \"input_register_a1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536128887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536128887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_b UNUSED " "Parameter \"signed_pipeline_aclr_b\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536128887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register1 CLOCK0 " "Parameter \"multiplier_register1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536128887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_aclr1 UNUSED " "Parameter \"addnsub_multiplier_pipeline_aclr1\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536128887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_a UNUSED " "Parameter \"signed_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536128887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a CLOCK0 " "Parameter \"signed_register_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536128887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 2 " "Parameter \"number_of_multipliers\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536128887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 UNUSED " "Parameter \"multiplier_aclr0\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536128887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_b UNUSED " "Parameter \"signed_aclr_b\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536128887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b CLOCK0 " "Parameter \"signed_register_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536128887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altmult_add " "Parameter \"lpm_type\" = \"altmult_add\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536128887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr1 UNUSED " "Parameter \"multiplier_aclr1\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536128887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b0 UNUSED " "Parameter \"input_aclr_b0\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536128887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register CLOCK0 " "Parameter \"output_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536128887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a SIGNED " "Parameter \"representation_a\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536128887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_a CLOCK0 " "Parameter \"signed_pipeline_register_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536128887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 25 " "Parameter \"width_result\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536128887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536128887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b1 UNUSED " "Parameter \"input_aclr_b1\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536128887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a0 UNUSED " "Parameter \"input_aclr_a0\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536128887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 CLOCK0 " "Parameter \"addnsub_multiplier_register1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536128887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b SIGNED " "Parameter \"representation_b\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536128887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_b CLOCK0 " "Parameter \"signed_pipeline_register_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536128887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b1 DATAB " "Parameter \"input_source_b1\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536128887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536128887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a1 UNUSED " "Parameter \"input_aclr_a1\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536128887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry AUTO " "Parameter \"dedicated_multiplier_circuitry\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536128887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a1 DATAA " "Parameter \"input_source_a1\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536128887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr1 UNUSED " "Parameter \"addnsub_multiplier_aclr1\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536128887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_aclr UNUSED " "Parameter \"output_aclr\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536128887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_register1 CLOCK0 " "Parameter \"addnsub_multiplier_pipeline_register1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536128887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 12 " "Parameter \"width_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536128887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 CLOCK0 " "Parameter \"input_register_b0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536128887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 12 " "Parameter \"width_b\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536128887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b1 CLOCK0 " "Parameter \"input_register_b1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536128887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 CLOCK0 " "Parameter \"input_register_a0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536128887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536128887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_a UNUSED " "Parameter \"signed_pipeline_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536128887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536128887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub3 PORT_UNUSED " "Parameter \"port_addnsub3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536128887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_delay1 UNREGISTERED " "Parameter \"systolic_delay1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536128887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_delay3 UNREGISTERED " "Parameter \"systolic_delay3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536128887 ""}  } { { "asj_fft_mult_add_fft_131.vhd" "" { Text "F:/Code/FPGA_ti/fft_burst _temp_final _reg/par/ipcore/fft-library/asj_fft_mult_add_fft_131.vhd" 164 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1602536128887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_add_qhq2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_add_qhq2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_add_qhq2 " "Found entity 1: mult_add_qhq2" {  } { { "db/mult_add_qhq2.tdf" "" { Text "F:/Code/FPGA_ti/fft_burst _temp_final _reg/par/db/mult_add_qhq2.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602536129007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1602536129007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_add_qhq2 fftcore:u_fftcore\|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst\|asj_fft_dft_bfp_fft_131:bfpdft\|asj_fft_cmult_std_fft_131:\\gen_da0:gen_std:cm1\|asj_fft_mult_add_fft_131:\\gen_ma:gen_ma_full:ma\|altmult_add:ALTMULT_ADD_component\|mult_add_qhq2:auto_generated " "Elaborating entity \"mult_add_qhq2\" for hierarchy \"fftcore:u_fftcore\|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst\|asj_fft_dft_bfp_fft_131:bfpdft\|asj_fft_cmult_std_fft_131:\\gen_da0:gen_std:cm1\|asj_fft_mult_add_fft_131:\\gen_ma:gen_ma_full:ma\|altmult_add:ALTMULT_ADD_component\|mult_add_qhq2:auto_generated\"" {  } { { "altmult_add.tdf" "auto_generated" { Text "e:/quartus/quartus/libraries/megafunctions/altmult_add.tdf" 594 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536129008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_pround_fft_131 fftcore:u_fftcore\|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst\|asj_fft_dft_bfp_fft_131:bfpdft\|asj_fft_cmult_std_fft_131:\\gen_da0:gen_std:cm1\|asj_fft_pround_fft_131:\\gen_ma:gen_ma_full:u0 " "Elaborating entity \"asj_fft_pround_fft_131\" for hierarchy \"fftcore:u_fftcore\|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst\|asj_fft_dft_bfp_fft_131:bfpdft\|asj_fft_cmult_std_fft_131:\\gen_da0:gen_std:cm1\|asj_fft_pround_fft_131:\\gen_ma:gen_ma_full:u0\"" {  } { { "asj_fft_cmult_std_fft_131.vhd" "\\gen_ma:gen_ma_full:u0" { Text "F:/Code/FPGA_ti/fft_burst _temp_final _reg/par/ipcore/fft-library/asj_fft_cmult_std_fft_131.vhd" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536129030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ADD_SUB fftcore:u_fftcore\|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst\|asj_fft_dft_bfp_fft_131:bfpdft\|asj_fft_cmult_std_fft_131:\\gen_da0:gen_std:cm1\|asj_fft_pround_fft_131:\\gen_ma:gen_ma_full:u0\|LPM_ADD_SUB:\\gbrnd:nev:gp:lpm_add_sub_component " "Elaborating entity \"LPM_ADD_SUB\" for hierarchy \"fftcore:u_fftcore\|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst\|asj_fft_dft_bfp_fft_131:bfpdft\|asj_fft_cmult_std_fft_131:\\gen_da0:gen_std:cm1\|asj_fft_pround_fft_131:\\gen_ma:gen_ma_full:u0\|LPM_ADD_SUB:\\gbrnd:nev:gp:lpm_add_sub_component\"" {  } { { "asj_fft_pround_fft_131.vhd" "\\gbrnd:nev:gp:lpm_add_sub_component" { Text "F:/Code/FPGA_ti/fft_burst _temp_final _reg/par/ipcore/fft-library/asj_fft_pround_fft_131.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536129039 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fftcore:u_fftcore\|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst\|asj_fft_dft_bfp_fft_131:bfpdft\|asj_fft_cmult_std_fft_131:\\gen_da0:gen_std:cm1\|asj_fft_pround_fft_131:\\gen_ma:gen_ma_full:u0\|LPM_ADD_SUB:\\gbrnd:nev:gp:lpm_add_sub_component " "Elaborated megafunction instantiation \"fftcore:u_fftcore\|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst\|asj_fft_dft_bfp_fft_131:bfpdft\|asj_fft_cmult_std_fft_131:\\gen_da0:gen_std:cm1\|asj_fft_pround_fft_131:\\gen_ma:gen_ma_full:u0\|LPM_ADD_SUB:\\gbrnd:nev:gp:lpm_add_sub_component\"" {  } { { "asj_fft_pround_fft_131.vhd" "" { Text "F:/Code/FPGA_ti/fft_burst _temp_final _reg/par/ipcore/fft-library/asj_fft_pround_fft_131.vhd" 134 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1602536129068 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fftcore:u_fftcore\|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst\|asj_fft_dft_bfp_fft_131:bfpdft\|asj_fft_cmult_std_fft_131:\\gen_da0:gen_std:cm1\|asj_fft_pround_fft_131:\\gen_ma:gen_ma_full:u0\|LPM_ADD_SUB:\\gbrnd:nev:gp:lpm_add_sub_component " "Instantiated megafunction \"fftcore:u_fftcore\|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst\|asj_fft_dft_bfp_fft_131:bfpdft\|asj_fft_cmult_std_fft_131:\\gen_da0:gen_std:cm1\|asj_fft_pround_fft_131:\\gen_ma:gen_ma_full:u0\|LPM_ADD_SUB:\\gbrnd:nev:gp:lpm_add_sub_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 25 " "Parameter \"LPM_WIDTH\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536129068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UNUSED " "Parameter \"LPM_DIRECTION\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536129068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536129068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536129068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ADD_SUB " "Parameter \"LPM_TYPE\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536129068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT ONE_INPUT_IS_CONSTANT=NO " "Parameter \"LPM_HINT\" = \"ONE_INPUT_IS_CONSTANT=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536129068 ""}  } { { "asj_fft_pround_fft_131.vhd" "" { Text "F:/Code/FPGA_ti/fft_burst _temp_final _reg/par/ipcore/fft-library/asj_fft_pround_fft_131.vhd" 134 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1602536129068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lnj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lnj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lnj " "Found entity 1: add_sub_lnj" {  } { { "db/add_sub_lnj.tdf" "" { Text "F:/Code/FPGA_ti/fft_burst _temp_final _reg/par/db/add_sub_lnj.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602536129168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1602536129168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_lnj fftcore:u_fftcore\|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst\|asj_fft_dft_bfp_fft_131:bfpdft\|asj_fft_cmult_std_fft_131:\\gen_da0:gen_std:cm1\|asj_fft_pround_fft_131:\\gen_ma:gen_ma_full:u0\|LPM_ADD_SUB:\\gbrnd:nev:gp:lpm_add_sub_component\|add_sub_lnj:auto_generated " "Elaborating entity \"add_sub_lnj\" for hierarchy \"fftcore:u_fftcore\|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst\|asj_fft_dft_bfp_fft_131:bfpdft\|asj_fft_cmult_std_fft_131:\\gen_da0:gen_std:cm1\|asj_fft_pround_fft_131:\\gen_ma:gen_ma_full:u0\|LPM_ADD_SUB:\\gbrnd:nev:gp:lpm_add_sub_component\|add_sub_lnj:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "e:/quartus/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536129170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/fft-library/asj_fft_tdl_fft_131.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ipcore/fft-library/asj_fft_tdl_fft_131.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_tdl_fft_131-syn " "Found design unit 1: asj_fft_tdl_fft_131-syn" {  } { { "asj_fft_tdl_fft_131.vhd" "" { Text "F:/Code/FPGA_ti/fft_burst _temp_final _reg/par/ipcore/fft-library/asj_fft_tdl_fft_131.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602536129238 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_tdl_fft_131 " "Found entity 1: asj_fft_tdl_fft_131" {  } { { "asj_fft_tdl_fft_131.vhd" "" { Text "F:/Code/FPGA_ti/fft_burst _temp_final _reg/par/ipcore/fft-library/asj_fft_tdl_fft_131.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602536129238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1602536129238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_tdl_fft_131 fftcore:u_fftcore\|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst\|asj_fft_dft_bfp_fft_131:bfpdft\|asj_fft_cmult_std_fft_131:\\gen_da0:gen_std:cm1\|asj_fft_tdl_fft_131:\\gen_ma:gen_ma_full:real_delay " "Elaborating entity \"asj_fft_tdl_fft_131\" for hierarchy \"fftcore:u_fftcore\|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst\|asj_fft_dft_bfp_fft_131:bfpdft\|asj_fft_cmult_std_fft_131:\\gen_da0:gen_std:cm1\|asj_fft_tdl_fft_131:\\gen_ma:gen_ma_full:real_delay\"" {  } { { "asj_fft_cmult_std_fft_131.vhd" "\\gen_ma:gen_ma_full:real_delay" { Text "F:/Code/FPGA_ti/fft_burst _temp_final _reg/par/ipcore/fft-library/asj_fft_cmult_std_fft_131.vhd" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536129249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_tdl_bit_fft_131 fftcore:u_fftcore\|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst\|asj_fft_tdl_bit_fft_131:delay_blk_done " "Elaborating entity \"asj_fft_tdl_bit_fft_131\" for hierarchy \"fftcore:u_fftcore\|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst\|asj_fft_tdl_bit_fft_131:delay_blk_done\"" {  } { { "asj_fft_si_se_so_b_fft_131.vhd" "delay_blk_done" { Text "F:/Code/FPGA_ti/fft_burst _temp_final _reg/par/ipcore/fft-library/asj_fft_si_se_so_b_fft_131.vhd" 1259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536129632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/fft-library/asj_fft_bfp_ctrl_fft_131.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ipcore/fft-library/asj_fft_bfp_ctrl_fft_131.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_bfp_ctrl_fft_131-syn " "Found design unit 1: asj_fft_bfp_ctrl_fft_131-syn" {  } { { "asj_fft_bfp_ctrl_fft_131.vhd" "" { Text "F:/Code/FPGA_ti/fft_burst _temp_final _reg/par/ipcore/fft-library/asj_fft_bfp_ctrl_fft_131.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602536129732 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_bfp_ctrl_fft_131 " "Found entity 1: asj_fft_bfp_ctrl_fft_131" {  } { { "asj_fft_bfp_ctrl_fft_131.vhd" "" { Text "F:/Code/FPGA_ti/fft_burst _temp_final _reg/par/ipcore/fft-library/asj_fft_bfp_ctrl_fft_131.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602536129732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1602536129732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_bfp_ctrl_fft_131 fftcore:u_fftcore\|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst\|asj_fft_bfp_ctrl_fft_131:bfpc " "Elaborating entity \"asj_fft_bfp_ctrl_fft_131\" for hierarchy \"fftcore:u_fftcore\|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst\|asj_fft_bfp_ctrl_fft_131:bfpc\"" {  } { { "asj_fft_si_se_so_b_fft_131.vhd" "bfpc" { Text "F:/Code/FPGA_ti/fft_burst _temp_final _reg/par/ipcore/fft-library/asj_fft_si_se_so_b_fft_131.vhd" 1269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536129742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/fft-library/asj_fft_twadgen_fft_131.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ipcore/fft-library/asj_fft_twadgen_fft_131.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_twadgen_fft_131-gen_all " "Found design unit 1: asj_fft_twadgen_fft_131-gen_all" {  } { { "asj_fft_twadgen_fft_131.vhd" "" { Text "F:/Code/FPGA_ti/fft_burst _temp_final _reg/par/ipcore/fft-library/asj_fft_twadgen_fft_131.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602536129847 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_twadgen_fft_131 " "Found entity 1: asj_fft_twadgen_fft_131" {  } { { "asj_fft_twadgen_fft_131.vhd" "" { Text "F:/Code/FPGA_ti/fft_burst _temp_final _reg/par/ipcore/fft-library/asj_fft_twadgen_fft_131.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602536129847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1602536129847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_twadgen_fft_131 fftcore:u_fftcore\|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst\|asj_fft_twadgen_fft_131:twid_factors " "Elaborating entity \"asj_fft_twadgen_fft_131\" for hierarchy \"fftcore:u_fftcore\|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst\|asj_fft_twadgen_fft_131:twid_factors\"" {  } { { "asj_fft_si_se_so_b_fft_131.vhd" "twid_factors" { Text "F:/Code/FPGA_ti/fft_burst _temp_final _reg/par/ipcore/fft-library/asj_fft_si_se_so_b_fft_131.vhd" 1292 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536129863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/fft-library/asj_fft_3dp_rom_fft_131.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ipcore/fft-library/asj_fft_3dp_rom_fft_131.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_3dp_rom_fft_131-syn " "Found design unit 1: asj_fft_3dp_rom_fft_131-syn" {  } { { "asj_fft_3dp_rom_fft_131.vhd" "" { Text "F:/Code/FPGA_ti/fft_burst _temp_final _reg/par/ipcore/fft-library/asj_fft_3dp_rom_fft_131.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602536129924 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_3dp_rom_fft_131 " "Found entity 1: asj_fft_3dp_rom_fft_131" {  } { { "asj_fft_3dp_rom_fft_131.vhd" "" { Text "F:/Code/FPGA_ti/fft_burst _temp_final _reg/par/ipcore/fft-library/asj_fft_3dp_rom_fft_131.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602536129924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1602536129924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_3dp_rom_fft_131 fftcore:u_fftcore\|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst\|asj_fft_3dp_rom_fft_131:twrom " "Elaborating entity \"asj_fft_3dp_rom_fft_131\" for hierarchy \"fftcore:u_fftcore\|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst\|asj_fft_3dp_rom_fft_131:twrom\"" {  } { { "asj_fft_si_se_so_b_fft_131.vhd" "twrom" { Text "F:/Code/FPGA_ti/fft_burst _temp_final _reg/par/ipcore/fft-library/asj_fft_si_se_so_b_fft_131.vhd" 1308 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536129932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/fft-library/twid_rom_fft_131.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ipcore/fft-library/twid_rom_fft_131.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 twid_rom_fft_131-SYN " "Found design unit 1: twid_rom_fft_131-SYN" {  } { { "twid_rom_fft_131.vhd" "" { Text "F:/Code/FPGA_ti/fft_burst _temp_final _reg/par/ipcore/fft-library/twid_rom_fft_131.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602536129993 ""} { "Info" "ISGN_ENTITY_NAME" "1 twid_rom_fft_131 " "Found entity 1: twid_rom_fft_131" {  } { { "twid_rom_fft_131.vhd" "" { Text "F:/Code/FPGA_ti/fft_burst _temp_final _reg/par/ipcore/fft-library/twid_rom_fft_131.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602536129993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1602536129993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "twid_rom_fft_131 fftcore:u_fftcore\|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst\|asj_fft_3dp_rom_fft_131:twrom\|twid_rom_fft_131:\\gen_M4K:sin_1n " "Elaborating entity \"twid_rom_fft_131\" for hierarchy \"fftcore:u_fftcore\|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst\|asj_fft_3dp_rom_fft_131:twrom\|twid_rom_fft_131:\\gen_M4K:sin_1n\"" {  } { { "asj_fft_3dp_rom_fft_131.vhd" "\\gen_M4K:sin_1n" { Text "F:/Code/FPGA_ti/fft_burst _temp_final _reg/par/ipcore/fft-library/asj_fft_3dp_rom_fft_131.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536130001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram fftcore:u_fftcore\|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst\|asj_fft_3dp_rom_fft_131:twrom\|twid_rom_fft_131:\\gen_M4K:sin_1n\|altsyncram:\\gen_auto:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"fftcore:u_fftcore\|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst\|asj_fft_3dp_rom_fft_131:twrom\|twid_rom_fft_131:\\gen_M4K:sin_1n\|altsyncram:\\gen_auto:altsyncram_component\"" {  } { { "twid_rom_fft_131.vhd" "\\gen_auto:altsyncram_component" { Text "F:/Code/FPGA_ti/fft_burst _temp_final _reg/par/ipcore/fft-library/twid_rom_fft_131.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536130017 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fftcore:u_fftcore\|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst\|asj_fft_3dp_rom_fft_131:twrom\|twid_rom_fft_131:\\gen_M4K:sin_1n\|altsyncram:\\gen_auto:altsyncram_component " "Elaborated megafunction instantiation \"fftcore:u_fftcore\|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst\|asj_fft_3dp_rom_fft_131:twrom\|twid_rom_fft_131:\\gen_M4K:sin_1n\|altsyncram:\\gen_auto:altsyncram_component\"" {  } { { "twid_rom_fft_131.vhd" "" { Text "F:/Code/FPGA_ti/fft_burst _temp_final _reg/par/ipcore/fft-library/twid_rom_fft_131.vhd" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1602536130023 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fftcore:u_fftcore\|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst\|asj_fft_3dp_rom_fft_131:twrom\|twid_rom_fft_131:\\gen_M4K:sin_1n\|altsyncram:\\gen_auto:altsyncram_component " "Instantiated megafunction \"fftcore:u_fftcore\|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst\|asj_fft_3dp_rom_fft_131:twrom\|twid_rom_fft_131:\\gen_M4K:sin_1n\|altsyncram:\\gen_auto:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536130023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 12 " "Parameter \"width_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536130023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536130023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536130023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536130023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536130023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536130023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536130023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536130023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536130023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536130023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file fftcore_1n1024sin.hex " "Parameter \"init_file\" = \"fftcore_1n1024sin.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536130023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix " "Parameter \"intended_device_family\" = \"Stratix\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536130023 ""}  } { { "twid_rom_fft_131.vhd" "" { Text "F:/Code/FPGA_ti/fft_burst _temp_final _reg/par/ipcore/fft-library/twid_rom_fft_131.vhd" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1602536130023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vi91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vi91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vi91 " "Found entity 1: altsyncram_vi91" {  } { { "db/altsyncram_vi91.tdf" "" { Text "F:/Code/FPGA_ti/fft_burst _temp_final _reg/par/db/altsyncram_vi91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602536130134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1602536130134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vi91 fftcore:u_fftcore\|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst\|asj_fft_3dp_rom_fft_131:twrom\|twid_rom_fft_131:\\gen_M4K:sin_1n\|altsyncram:\\gen_auto:altsyncram_component\|altsyncram_vi91:auto_generated " "Elaborating entity \"altsyncram_vi91\" for hierarchy \"fftcore:u_fftcore\|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst\|asj_fft_3dp_rom_fft_131:twrom\|twid_rom_fft_131:\\gen_M4K:sin_1n\|altsyncram:\\gen_auto:altsyncram_component\|altsyncram_vi91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536130135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "twid_rom_fft_131 fftcore:u_fftcore\|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst\|asj_fft_3dp_rom_fft_131:twrom\|twid_rom_fft_131:\\gen_M4K:sin_2n " "Elaborating entity \"twid_rom_fft_131\" for hierarchy \"fftcore:u_fftcore\|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst\|asj_fft_3dp_rom_fft_131:twrom\|twid_rom_fft_131:\\gen_M4K:sin_2n\"" {  } { { "asj_fft_3dp_rom_fft_131.vhd" "\\gen_M4K:sin_2n" { Text "F:/Code/FPGA_ti/fft_burst _temp_final _reg/par/ipcore/fft-library/asj_fft_3dp_rom_fft_131.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536130147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram fftcore:u_fftcore\|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst\|asj_fft_3dp_rom_fft_131:twrom\|twid_rom_fft_131:\\gen_M4K:sin_2n\|altsyncram:\\gen_auto:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"fftcore:u_fftcore\|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst\|asj_fft_3dp_rom_fft_131:twrom\|twid_rom_fft_131:\\gen_M4K:sin_2n\|altsyncram:\\gen_auto:altsyncram_component\"" {  } { { "twid_rom_fft_131.vhd" "\\gen_auto:altsyncram_component" { Text "F:/Code/FPGA_ti/fft_burst _temp_final _reg/par/ipcore/fft-library/twid_rom_fft_131.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536130159 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fftcore:u_fftcore\|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst\|asj_fft_3dp_rom_fft_131:twrom\|twid_rom_fft_131:\\gen_M4K:sin_2n\|altsyncram:\\gen_auto:altsyncram_component " "Elaborated megafunction instantiation \"fftcore:u_fftcore\|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst\|asj_fft_3dp_rom_fft_131:twrom\|twid_rom_fft_131:\\gen_M4K:sin_2n\|altsyncram:\\gen_auto:altsyncram_component\"" {  } { { "twid_rom_fft_131.vhd" "" { Text "F:/Code/FPGA_ti/fft_burst _temp_final _reg/par/ipcore/fft-library/twid_rom_fft_131.vhd" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1602536130165 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fftcore:u_fftcore\|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst\|asj_fft_3dp_rom_fft_131:twrom\|twid_rom_fft_131:\\gen_M4K:sin_2n\|altsyncram:\\gen_auto:altsyncram_component " "Instantiated megafunction \"fftcore:u_fftcore\|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst\|asj_fft_3dp_rom_fft_131:twrom\|twid_rom_fft_131:\\gen_M4K:sin_2n\|altsyncram:\\gen_auto:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536130166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 12 " "Parameter \"width_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536130166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536130166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536130166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536130166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536130166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536130166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536130166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536130166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536130166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536130166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file fftcore_2n1024sin.hex " "Parameter \"init_file\" = \"fftcore_2n1024sin.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536130166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix " "Parameter \"intended_device_family\" = \"Stratix\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536130166 ""}  } { { "twid_rom_fft_131.vhd" "" { Text "F:/Code/FPGA_ti/fft_burst _temp_final _reg/par/ipcore/fft-library/twid_rom_fft_131.vhd" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1602536130166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0j91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0j91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0j91 " "Found entity 1: altsyncram_0j91" {  } { { "db/altsyncram_0j91.tdf" "" { Text "F:/Code/FPGA_ti/fft_burst _temp_final _reg/par/db/altsyncram_0j91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602536130276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1602536130276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0j91 fftcore:u_fftcore\|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst\|asj_fft_3dp_rom_fft_131:twrom\|twid_rom_fft_131:\\gen_M4K:sin_2n\|altsyncram:\\gen_auto:altsyncram_component\|altsyncram_0j91:auto_generated " "Elaborating entity \"altsyncram_0j91\" for hierarchy \"fftcore:u_fftcore\|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst\|asj_fft_3dp_rom_fft_131:twrom\|twid_rom_fft_131:\\gen_M4K:sin_2n\|altsyncram:\\gen_auto:altsyncram_component\|altsyncram_0j91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536130278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "twid_rom_fft_131 fftcore:u_fftcore\|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst\|asj_fft_3dp_rom_fft_131:twrom\|twid_rom_fft_131:\\gen_M4K:sin_3n " "Elaborating entity \"twid_rom_fft_131\" for hierarchy \"fftcore:u_fftcore\|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst\|asj_fft_3dp_rom_fft_131:twrom\|twid_rom_fft_131:\\gen_M4K:sin_3n\"" {  } { { "asj_fft_3dp_rom_fft_131.vhd" "\\gen_M4K:sin_3n" { Text "F:/Code/FPGA_ti/fft_burst _temp_final _reg/par/ipcore/fft-library/asj_fft_3dp_rom_fft_131.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536130289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram fftcore:u_fftcore\|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst\|asj_fft_3dp_rom_fft_131:twrom\|twid_rom_fft_131:\\gen_M4K:sin_3n\|altsyncram:\\gen_auto:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"fftcore:u_fftcore\|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst\|asj_fft_3dp_rom_fft_131:twrom\|twid_rom_fft_131:\\gen_M4K:sin_3n\|altsyncram:\\gen_auto:altsyncram_component\"" {  } { { "twid_rom_fft_131.vhd" "\\gen_auto:altsyncram_component" { Text "F:/Code/FPGA_ti/fft_burst _temp_final _reg/par/ipcore/fft-library/twid_rom_fft_131.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536130304 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fftcore:u_fftcore\|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst\|asj_fft_3dp_rom_fft_131:twrom\|twid_rom_fft_131:\\gen_M4K:sin_3n\|altsyncram:\\gen_auto:altsyncram_component " "Elaborated megafunction instantiation \"fftcore:u_fftcore\|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst\|asj_fft_3dp_rom_fft_131:twrom\|twid_rom_fft_131:\\gen_M4K:sin_3n\|altsyncram:\\gen_auto:altsyncram_component\"" {  } { { "twid_rom_fft_131.vhd" "" { Text "F:/Code/FPGA_ti/fft_burst _temp_final _reg/par/ipcore/fft-library/twid_rom_fft_131.vhd" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1602536130312 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fftcore:u_fftcore\|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst\|asj_fft_3dp_rom_fft_131:twrom\|twid_rom_fft_131:\\gen_M4K:sin_3n\|altsyncram:\\gen_auto:altsyncram_component " "Instantiated megafunction \"fftcore:u_fftcore\|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst\|asj_fft_3dp_rom_fft_131:twrom\|twid_rom_fft_131:\\gen_M4K:sin_3n\|altsyncram:\\gen_auto:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536130313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 12 " "Parameter \"width_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536130313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536130313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536130313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536130313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536130313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536130313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536130313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536130313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536130313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536130313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file fftcore_3n1024sin.hex " "Parameter \"init_file\" = \"fftcore_3n1024sin.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536130313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix " "Parameter \"intended_device_family\" = \"Stratix\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536130313 ""}  } { { "twid_rom_fft_131.vhd" "" { Text "F:/Code/FPGA_ti/fft_burst _temp_final _reg/par/ipcore/fft-library/twid_rom_fft_131.vhd" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1602536130313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1j91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1j91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1j91 " "Found entity 1: altsyncram_1j91" {  } { { "db/altsyncram_1j91.tdf" "" { Text "F:/Code/FPGA_ti/fft_burst _temp_final _reg/par/db/altsyncram_1j91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602536130439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1602536130439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1j91 fftcore:u_fftcore\|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst\|asj_fft_3dp_rom_fft_131:twrom\|twid_rom_fft_131:\\gen_M4K:sin_3n\|altsyncram:\\gen_auto:altsyncram_component\|altsyncram_1j91:auto_generated " "Elaborating entity \"altsyncram_1j91\" for hierarchy \"fftcore:u_fftcore\|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst\|asj_fft_3dp_rom_fft_131:twrom\|twid_rom_fft_131:\\gen_M4K:sin_3n\|altsyncram:\\gen_auto:altsyncram_component\|altsyncram_1j91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536130441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "twid_rom_fft_131 fftcore:u_fftcore\|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst\|asj_fft_3dp_rom_fft_131:twrom\|twid_rom_fft_131:\\gen_M4K:cos_1n " "Elaborating entity \"twid_rom_fft_131\" for hierarchy \"fftcore:u_fftcore\|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst\|asj_fft_3dp_rom_fft_131:twrom\|twid_rom_fft_131:\\gen_M4K:cos_1n\"" {  } { { "asj_fft_3dp_rom_fft_131.vhd" "\\gen_M4K:cos_1n" { Text "F:/Code/FPGA_ti/fft_burst _temp_final _reg/par/ipcore/fft-library/asj_fft_3dp_rom_fft_131.vhd" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536130453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram fftcore:u_fftcore\|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst\|asj_fft_3dp_rom_fft_131:twrom\|twid_rom_fft_131:\\gen_M4K:cos_1n\|altsyncram:\\gen_auto:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"fftcore:u_fftcore\|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst\|asj_fft_3dp_rom_fft_131:twrom\|twid_rom_fft_131:\\gen_M4K:cos_1n\|altsyncram:\\gen_auto:altsyncram_component\"" {  } { { "twid_rom_fft_131.vhd" "\\gen_auto:altsyncram_component" { Text "F:/Code/FPGA_ti/fft_burst _temp_final _reg/par/ipcore/fft-library/twid_rom_fft_131.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536130469 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fftcore:u_fftcore\|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst\|asj_fft_3dp_rom_fft_131:twrom\|twid_rom_fft_131:\\gen_M4K:cos_1n\|altsyncram:\\gen_auto:altsyncram_component " "Elaborated megafunction instantiation \"fftcore:u_fftcore\|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst\|asj_fft_3dp_rom_fft_131:twrom\|twid_rom_fft_131:\\gen_M4K:cos_1n\|altsyncram:\\gen_auto:altsyncram_component\"" {  } { { "twid_rom_fft_131.vhd" "" { Text "F:/Code/FPGA_ti/fft_burst _temp_final _reg/par/ipcore/fft-library/twid_rom_fft_131.vhd" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1602536130481 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fftcore:u_fftcore\|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst\|asj_fft_3dp_rom_fft_131:twrom\|twid_rom_fft_131:\\gen_M4K:cos_1n\|altsyncram:\\gen_auto:altsyncram_component " "Instantiated megafunction \"fftcore:u_fftcore\|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst\|asj_fft_3dp_rom_fft_131:twrom\|twid_rom_fft_131:\\gen_M4K:cos_1n\|altsyncram:\\gen_auto:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536130481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 12 " "Parameter \"width_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536130481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536130481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536130481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536130481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536130481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536130481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536130481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536130481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536130481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536130481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file fftcore_1n1024cos.hex " "Parameter \"init_file\" = \"fftcore_1n1024cos.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536130481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix " "Parameter \"intended_device_family\" = \"Stratix\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536130481 ""}  } { { "twid_rom_fft_131.vhd" "" { Text "F:/Code/FPGA_ti/fft_burst _temp_final _reg/par/ipcore/fft-library/twid_rom_fft_131.vhd" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1602536130481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qi91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qi91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qi91 " "Found entity 1: altsyncram_qi91" {  } { { "db/altsyncram_qi91.tdf" "" { Text "F:/Code/FPGA_ti/fft_burst _temp_final _reg/par/db/altsyncram_qi91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602536130600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1602536130600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qi91 fftcore:u_fftcore\|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst\|asj_fft_3dp_rom_fft_131:twrom\|twid_rom_fft_131:\\gen_M4K:cos_1n\|altsyncram:\\gen_auto:altsyncram_component\|altsyncram_qi91:auto_generated " "Elaborating entity \"altsyncram_qi91\" for hierarchy \"fftcore:u_fftcore\|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst\|asj_fft_3dp_rom_fft_131:twrom\|twid_rom_fft_131:\\gen_M4K:cos_1n\|altsyncram:\\gen_auto:altsyncram_component\|altsyncram_qi91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536130602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "twid_rom_fft_131 fftcore:u_fftcore\|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst\|asj_fft_3dp_rom_fft_131:twrom\|twid_rom_fft_131:\\gen_M4K:cos_2n " "Elaborating entity \"twid_rom_fft_131\" for hierarchy \"fftcore:u_fftcore\|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst\|asj_fft_3dp_rom_fft_131:twrom\|twid_rom_fft_131:\\gen_M4K:cos_2n\"" {  } { { "asj_fft_3dp_rom_fft_131.vhd" "\\gen_M4K:cos_2n" { Text "F:/Code/FPGA_ti/fft_burst _temp_final _reg/par/ipcore/fft-library/asj_fft_3dp_rom_fft_131.vhd" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536130612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram fftcore:u_fftcore\|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst\|asj_fft_3dp_rom_fft_131:twrom\|twid_rom_fft_131:\\gen_M4K:cos_2n\|altsyncram:\\gen_auto:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"fftcore:u_fftcore\|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst\|asj_fft_3dp_rom_fft_131:twrom\|twid_rom_fft_131:\\gen_M4K:cos_2n\|altsyncram:\\gen_auto:altsyncram_component\"" {  } { { "twid_rom_fft_131.vhd" "\\gen_auto:altsyncram_component" { Text "F:/Code/FPGA_ti/fft_burst _temp_final _reg/par/ipcore/fft-library/twid_rom_fft_131.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536130628 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fftcore:u_fftcore\|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst\|asj_fft_3dp_rom_fft_131:twrom\|twid_rom_fft_131:\\gen_M4K:cos_2n\|altsyncram:\\gen_auto:altsyncram_component " "Elaborated megafunction instantiation \"fftcore:u_fftcore\|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst\|asj_fft_3dp_rom_fft_131:twrom\|twid_rom_fft_131:\\gen_M4K:cos_2n\|altsyncram:\\gen_auto:altsyncram_component\"" {  } { { "twid_rom_fft_131.vhd" "" { Text "F:/Code/FPGA_ti/fft_burst _temp_final _reg/par/ipcore/fft-library/twid_rom_fft_131.vhd" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1602536130643 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fftcore:u_fftcore\|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst\|asj_fft_3dp_rom_fft_131:twrom\|twid_rom_fft_131:\\gen_M4K:cos_2n\|altsyncram:\\gen_auto:altsyncram_component " "Instantiated megafunction \"fftcore:u_fftcore\|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst\|asj_fft_3dp_rom_fft_131:twrom\|twid_rom_fft_131:\\gen_M4K:cos_2n\|altsyncram:\\gen_auto:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536130644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 12 " "Parameter \"width_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536130644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536130644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536130644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536130644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536130644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536130644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536130644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536130644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536130644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536130644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file fftcore_2n1024cos.hex " "Parameter \"init_file\" = \"fftcore_2n1024cos.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536130644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix " "Parameter \"intended_device_family\" = \"Stratix\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536130644 ""}  } { { "twid_rom_fft_131.vhd" "" { Text "F:/Code/FPGA_ti/fft_burst _temp_final _reg/par/ipcore/fft-library/twid_rom_fft_131.vhd" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1602536130644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ri91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ri91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ri91 " "Found entity 1: altsyncram_ri91" {  } { { "db/altsyncram_ri91.tdf" "" { Text "F:/Code/FPGA_ti/fft_burst _temp_final _reg/par/db/altsyncram_ri91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602536130765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1602536130765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ri91 fftcore:u_fftcore\|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst\|asj_fft_3dp_rom_fft_131:twrom\|twid_rom_fft_131:\\gen_M4K:cos_2n\|altsyncram:\\gen_auto:altsyncram_component\|altsyncram_ri91:auto_generated " "Elaborating entity \"altsyncram_ri91\" for hierarchy \"fftcore:u_fftcore\|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst\|asj_fft_3dp_rom_fft_131:twrom\|twid_rom_fft_131:\\gen_M4K:cos_2n\|altsyncram:\\gen_auto:altsyncram_component\|altsyncram_ri91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536130767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "twid_rom_fft_131 fftcore:u_fftcore\|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst\|asj_fft_3dp_rom_fft_131:twrom\|twid_rom_fft_131:\\gen_M4K:cos_3n " "Elaborating entity \"twid_rom_fft_131\" for hierarchy \"fftcore:u_fftcore\|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst\|asj_fft_3dp_rom_fft_131:twrom\|twid_rom_fft_131:\\gen_M4K:cos_3n\"" {  } { { "asj_fft_3dp_rom_fft_131.vhd" "\\gen_M4K:cos_3n" { Text "F:/Code/FPGA_ti/fft_burst _temp_final _reg/par/ipcore/fft-library/asj_fft_3dp_rom_fft_131.vhd" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536130780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram fftcore:u_fftcore\|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst\|asj_fft_3dp_rom_fft_131:twrom\|twid_rom_fft_131:\\gen_M4K:cos_3n\|altsyncram:\\gen_auto:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"fftcore:u_fftcore\|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst\|asj_fft_3dp_rom_fft_131:twrom\|twid_rom_fft_131:\\gen_M4K:cos_3n\|altsyncram:\\gen_auto:altsyncram_component\"" {  } { { "twid_rom_fft_131.vhd" "\\gen_auto:altsyncram_component" { Text "F:/Code/FPGA_ti/fft_burst _temp_final _reg/par/ipcore/fft-library/twid_rom_fft_131.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536130796 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fftcore:u_fftcore\|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst\|asj_fft_3dp_rom_fft_131:twrom\|twid_rom_fft_131:\\gen_M4K:cos_3n\|altsyncram:\\gen_auto:altsyncram_component " "Elaborated megafunction instantiation \"fftcore:u_fftcore\|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst\|asj_fft_3dp_rom_fft_131:twrom\|twid_rom_fft_131:\\gen_M4K:cos_3n\|altsyncram:\\gen_auto:altsyncram_component\"" {  } { { "twid_rom_fft_131.vhd" "" { Text "F:/Code/FPGA_ti/fft_burst _temp_final _reg/par/ipcore/fft-library/twid_rom_fft_131.vhd" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1602536130808 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fftcore:u_fftcore\|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst\|asj_fft_3dp_rom_fft_131:twrom\|twid_rom_fft_131:\\gen_M4K:cos_3n\|altsyncram:\\gen_auto:altsyncram_component " "Instantiated megafunction \"fftcore:u_fftcore\|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst\|asj_fft_3dp_rom_fft_131:twrom\|twid_rom_fft_131:\\gen_M4K:cos_3n\|altsyncram:\\gen_auto:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536130809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 12 " "Parameter \"width_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536130809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536130809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536130809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536130809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536130809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536130809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536130809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536130809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536130809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536130809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file fftcore_3n1024cos.hex " "Parameter \"init_file\" = \"fftcore_3n1024cos.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536130809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix " "Parameter \"intended_device_family\" = \"Stratix\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536130809 ""}  } { { "twid_rom_fft_131.vhd" "" { Text "F:/Code/FPGA_ti/fft_burst _temp_final _reg/par/ipcore/fft-library/twid_rom_fft_131.vhd" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1602536130809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_si91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_si91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_si91 " "Found entity 1: altsyncram_si91" {  } { { "db/altsyncram_si91.tdf" "" { Text "F:/Code/FPGA_ti/fft_burst _temp_final _reg/par/db/altsyncram_si91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602536130922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1602536130922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_si91 fftcore:u_fftcore\|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst\|asj_fft_3dp_rom_fft_131:twrom\|twid_rom_fft_131:\\gen_M4K:cos_3n\|altsyncram:\\gen_auto:altsyncram_component\|altsyncram_si91:auto_generated " "Elaborating entity \"altsyncram_si91\" for hierarchy \"fftcore:u_fftcore\|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst\|asj_fft_3dp_rom_fft_131:twrom\|twid_rom_fft_131:\\gen_M4K:cos_3n\|altsyncram:\\gen_auto:altsyncram_component\|altsyncram_si91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536130923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/fft-library/asj_fft_lpprdadgen_fft_131.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ipcore/fft-library/asj_fft_lpprdadgen_fft_131.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_lpprdadgen_fft_131-gen_all " "Found design unit 1: asj_fft_lpprdadgen_fft_131-gen_all" {  } { { "asj_fft_lpprdadgen_fft_131.vhd" "" { Text "F:/Code/FPGA_ti/fft_burst _temp_final _reg/par/ipcore/fft-library/asj_fft_lpprdadgen_fft_131.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602536131033 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_lpprdadgen_fft_131 " "Found entity 1: asj_fft_lpprdadgen_fft_131" {  } { { "asj_fft_lpprdadgen_fft_131.vhd" "" { Text "F:/Code/FPGA_ti/fft_burst _temp_final _reg/par/ipcore/fft-library/asj_fft_lpprdadgen_fft_131.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602536131033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1602536131033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_lpprdadgen_fft_131 fftcore:u_fftcore\|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst\|asj_fft_lpprdadgen_fft_131:\\gen_radix_4_last_pass:gen_lpp_addr " "Elaborating entity \"asj_fft_lpprdadgen_fft_131\" for hierarchy \"fftcore:u_fftcore\|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst\|asj_fft_lpprdadgen_fft_131:\\gen_radix_4_last_pass:gen_lpp_addr\"" {  } { { "asj_fft_si_se_so_b_fft_131.vhd" "\\gen_radix_4_last_pass:gen_lpp_addr" { Text "F:/Code/FPGA_ti/fft_burst _temp_final _reg/par/ipcore/fft-library/asj_fft_si_se_so_b_fft_131.vhd" 1381 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536131048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_tdl_bit_rst_fft_131 fftcore:u_fftcore\|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst\|asj_fft_lpprdadgen_fft_131:\\gen_radix_4_last_pass:gen_lpp_addr\|asj_fft_tdl_bit_rst_fft_131:delay_en " "Elaborating entity \"asj_fft_tdl_bit_rst_fft_131\" for hierarchy \"fftcore:u_fftcore\|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst\|asj_fft_lpprdadgen_fft_131:\\gen_radix_4_last_pass:gen_lpp_addr\|asj_fft_tdl_bit_rst_fft_131:delay_en\"" {  } { { "asj_fft_lpprdadgen_fft_131.vhd" "delay_en" { Text "F:/Code/FPGA_ti/fft_burst _temp_final _reg/par/ipcore/fft-library/asj_fft_lpprdadgen_fft_131.vhd" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536131059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/fft-library/asj_fft_tdl_rst_fft_131.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ipcore/fft-library/asj_fft_tdl_rst_fft_131.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_tdl_rst_fft_131-syn " "Found design unit 1: asj_fft_tdl_rst_fft_131-syn" {  } { { "asj_fft_tdl_rst_fft_131.vhd" "" { Text "F:/Code/FPGA_ti/fft_burst _temp_final _reg/par/ipcore/fft-library/asj_fft_tdl_rst_fft_131.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602536131101 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_tdl_rst_fft_131 " "Found entity 1: asj_fft_tdl_rst_fft_131" {  } { { "asj_fft_tdl_rst_fft_131.vhd" "" { Text "F:/Code/FPGA_ti/fft_burst _temp_final _reg/par/ipcore/fft-library/asj_fft_tdl_rst_fft_131.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602536131101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1602536131101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_tdl_rst_fft_131 fftcore:u_fftcore\|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst\|asj_fft_lpprdadgen_fft_131:\\gen_radix_4_last_pass:gen_lpp_addr\|asj_fft_tdl_rst_fft_131:\\gen_M4K:delay_swd " "Elaborating entity \"asj_fft_tdl_rst_fft_131\" for hierarchy \"fftcore:u_fftcore\|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst\|asj_fft_lpprdadgen_fft_131:\\gen_radix_4_last_pass:gen_lpp_addr\|asj_fft_tdl_rst_fft_131:\\gen_M4K:delay_swd\"" {  } { { "asj_fft_lpprdadgen_fft_131.vhd" "\\gen_M4K:delay_swd" { Text "F:/Code/FPGA_ti/fft_burst _temp_final _reg/par/ipcore/fft-library/asj_fft_lpprdadgen_fft_131.vhd" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536131110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/fft-library/asj_fft_lpp_serial_fft_131.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ipcore/fft-library/asj_fft_lpp_serial_fft_131.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_lpp_serial_fft_131-lp " "Found design unit 1: asj_fft_lpp_serial_fft_131-lp" {  } { { "asj_fft_lpp_serial_fft_131.vhd" "" { Text "F:/Code/FPGA_ti/fft_burst _temp_final _reg/par/ipcore/fft-library/asj_fft_lpp_serial_fft_131.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602536131213 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_lpp_serial_fft_131 " "Found entity 1: asj_fft_lpp_serial_fft_131" {  } { { "asj_fft_lpp_serial_fft_131.vhd" "" { Text "F:/Code/FPGA_ti/fft_burst _temp_final _reg/par/ipcore/fft-library/asj_fft_lpp_serial_fft_131.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602536131213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1602536131213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_lpp_serial_fft_131 fftcore:u_fftcore\|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst\|asj_fft_lpp_serial_fft_131:\\gen_radix_4_last_pass:lpp " "Elaborating entity \"asj_fft_lpp_serial_fft_131\" for hierarchy \"fftcore:u_fftcore\|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst\|asj_fft_lpp_serial_fft_131:\\gen_radix_4_last_pass:lpp\"" {  } { { "asj_fft_si_se_so_b_fft_131.vhd" "\\gen_radix_4_last_pass:lpp" { Text "F:/Code/FPGA_ti/fft_burst _temp_final _reg/par/ipcore/fft-library/asj_fft_si_se_so_b_fft_131.vhd" 1454 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536131223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_tdl_bit_fft_131 fftcore:u_fftcore\|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst\|asj_fft_lpp_serial_fft_131:\\gen_radix_4_last_pass:lpp\|asj_fft_tdl_bit_fft_131:\\gen_burst_val:delay_val " "Elaborating entity \"asj_fft_tdl_bit_fft_131\" for hierarchy \"fftcore:u_fftcore\|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst\|asj_fft_lpp_serial_fft_131:\\gen_radix_4_last_pass:lpp\|asj_fft_tdl_bit_fft_131:\\gen_burst_val:delay_val\"" {  } { { "asj_fft_lpp_serial_fft_131.vhd" "\\gen_burst_val:delay_val" { Text "F:/Code/FPGA_ti/fft_burst _temp_final _reg/par/ipcore/fft-library/asj_fft_lpp_serial_fft_131.vhd" 321 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536131237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub sub:u_sub " "Elaborating entity \"sub\" for hierarchy \"sub:u_sub\"" {  } { { "../rtl/top.v" "u_sub" { Text "F:/Code/FPGA_ti/fft_burst _temp_final _reg/rtl/top.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536131278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ADD_SUB sub:u_sub\|LPM_ADD_SUB:LPM_ADD_SUB_component " "Elaborating entity \"LPM_ADD_SUB\" for hierarchy \"sub:u_sub\|LPM_ADD_SUB:LPM_ADD_SUB_component\"" {  } { { "ipcore/sub.v" "LPM_ADD_SUB_component" { Text "F:/Code/FPGA_ti/fft_burst _temp_final _reg/par/ipcore/sub.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536131287 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sub:u_sub\|LPM_ADD_SUB:LPM_ADD_SUB_component " "Elaborated megafunction instantiation \"sub:u_sub\|LPM_ADD_SUB:LPM_ADD_SUB_component\"" {  } { { "ipcore/sub.v" "" { Text "F:/Code/FPGA_ti/fft_burst _temp_final _reg/par/ipcore/sub.v" 64 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1602536131291 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sub:u_sub\|LPM_ADD_SUB:LPM_ADD_SUB_component " "Instantiated megafunction \"sub:u_sub\|LPM_ADD_SUB:LPM_ADD_SUB_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536131291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES,CIN_USED=NO " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES,CIN_USED=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536131291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536131291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536131291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 11 " "Parameter \"lpm_width\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536131291 ""}  } { { "ipcore/sub.v" "" { Text "F:/Code/FPGA_ti/fft_burst _temp_final _reg/par/ipcore/sub.v" 64 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1602536131291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_qnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_qnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_qnh " "Found entity 1: add_sub_qnh" {  } { { "db/add_sub_qnh.tdf" "" { Text "F:/Code/FPGA_ti/fft_burst _temp_final _reg/par/db/add_sub_qnh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602536131398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1602536131398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_qnh sub:u_sub\|LPM_ADD_SUB:LPM_ADD_SUB_component\|add_sub_qnh:auto_generated " "Elaborating entity \"add_sub_qnh\" for hierarchy \"sub:u_sub\|LPM_ADD_SUB:LPM_ADD_SUB_component\|add_sub_qnh:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "e:/quartus/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536131399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:u_pll " "Elaborating entity \"pll\" for hierarchy \"pll:u_pll\"" {  } { { "../rtl/top.v" "u_pll" { Text "F:/Code/FPGA_ti/fft_burst _temp_final _reg/rtl/top.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536131405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:u_pll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:u_pll\|altpll:altpll_component\"" {  } { { "ipcore/pll.v" "altpll_component" { Text "F:/Code/FPGA_ti/fft_burst _temp_final _reg/par/ipcore/pll.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536131481 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:u_pll\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:u_pll\|altpll:altpll_component\"" {  } { { "ipcore/pll.v" "" { Text "F:/Code/FPGA_ti/fft_burst _temp_final _reg/par/ipcore/pll.v" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1602536131489 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:u_pll\|altpll:altpll_component " "Instantiated megafunction \"pll:u_pll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536131490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 3125 " "Parameter \"clk0_divide_by\" = \"3125\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536131490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536131490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 64 " "Parameter \"clk0_multiply_by\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536131490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536131490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 5 " "Parameter \"clk1_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536131490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536131490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536131490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536131490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536131490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536131490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536131490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536131490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536131490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536131490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536131490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536131490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536131490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536131490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536131490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536131490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536131490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536131490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536131490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536131490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536131490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536131490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536131490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536131490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536131490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536131490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536131490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536131490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536131490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536131490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536131490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536131490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536131490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536131490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536131490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536131490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536131490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536131490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536131490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536131490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536131490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536131490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536131490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536131490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536131490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536131490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536131490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536131490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536131490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536131490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536131490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536131490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536131490 ""}  } { { "ipcore/pll.v" "" { Text "F:/Code/FPGA_ti/fft_burst _temp_final _reg/par/ipcore/pll.v" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1602536131490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll " "Found entity 1: pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "F:/Code/FPGA_ti/fft_burst _temp_final _reg/par/db/pll_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602536131628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1602536131628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll pll:u_pll\|altpll:altpll_component\|pll_altpll:auto_generated " "Elaborating entity \"pll_altpll\" for hierarchy \"pll:u_pll\|altpll:altpll_component\|pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "e:/quartus/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536131630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4224.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4224.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4224 " "Found entity 1: altsyncram_4224" {  } { { "db/altsyncram_4224.tdf" "" { Text "F:/Code/FPGA_ti/fft_burst _temp_final _reg/par/db/altsyncram_4224.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602536135068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1602536135068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_0tc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_0tc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_0tc " "Found entity 1: mux_0tc" {  } { { "db/mux_0tc.tdf" "" { Text "F:/Code/FPGA_ti/fft_burst _temp_final _reg/par/db/mux_0tc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602536135641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1602536135641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "F:/Code/FPGA_ti/fft_burst _temp_final _reg/par/db/decode_dvf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602536135807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1602536135807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_dii.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_dii.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_dii " "Found entity 1: cntr_dii" {  } { { "db/cntr_dii.tdf" "" { Text "F:/Code/FPGA_ti/fft_burst _temp_final _reg/par/db/cntr_dii.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602536136112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1602536136112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ugc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ugc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ugc " "Found entity 1: cmpr_ugc" {  } { { "db/cmpr_ugc.tdf" "" { Text "F:/Code/FPGA_ti/fft_burst _temp_final _reg/par/db/cmpr_ugc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602536136221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1602536136221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_h6j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_h6j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_h6j " "Found entity 1: cntr_h6j" {  } { { "db/cntr_h6j.tdf" "" { Text "F:/Code/FPGA_ti/fft_burst _temp_final _reg/par/db/cntr_h6j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602536136419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1602536136419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_pgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_pgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_pgi " "Found entity 1: cntr_pgi" {  } { { "db/cntr_pgi.tdf" "" { Text "F:/Code/FPGA_ti/fft_burst _temp_final _reg/par/db/cntr_pgi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602536136690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1602536136690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "F:/Code/FPGA_ti/fft_burst _temp_final _reg/par/db/cmpr_rgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602536136805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1602536136805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "F:/Code/FPGA_ti/fft_burst _temp_final _reg/par/db/cntr_23j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602536137001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1602536137001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "F:/Code/FPGA_ti/fft_burst _temp_final _reg/par/db/cmpr_ngc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602536137110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1602536137110 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Quartus II" 0 -1 1602536137405 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fftcore:u_fftcore\|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst\|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_vdh1:auto_generated\|a_dpfifo_oo81:dpfifo\|altsyncram_usf1:FIFOram\|q_b\[24\] " "Synthesized away node \"fftcore:u_fftcore\|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst\|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_vdh1:auto_generated\|a_dpfifo_oo81:dpfifo\|altsyncram_usf1:FIFOram\|q_b\[24\]\"" {  } { { "db/altsyncram_usf1.tdf" "" { Text "F:/Code/FPGA_ti/fft_burst _temp_final _reg/par/db/altsyncram_usf1.tdf" 807 2 0 } } { "db/a_dpfifo_oo81.tdf" "" { Text "F:/Code/FPGA_ti/fft_burst _temp_final _reg/par/db/a_dpfifo_oo81.tdf" 45 2 0 } } { "db/scfifo_vdh1.tdf" "" { Text "F:/Code/FPGA_ti/fft_burst _temp_final _reg/par/db/scfifo_vdh1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "ipcore/fft-library/auk_dspip_avalon_streaming_sink_fft_131.vhd" "" { Text "F:/Code/FPGA_ti/fft_burst _temp_final _reg/par/ipcore/fft-library/auk_dspip_avalon_streaming_sink_fft_131.vhd" 648 0 0 } } { "asj_fft_si_se_so_b_fft_131.vhd" "" { Text "F:/Code/FPGA_ti/fft_burst _temp_final _reg/par/ipcore/fft-library/asj_fft_si_se_so_b_fft_131.vhd" 474 0 0 } } { "ipcore/fftcore.v" "" { Text "F:/Code/FPGA_ti/fft_burst _temp_final _reg/par/ipcore/fftcore.v" 92 0 0 } } { "../rtl/top.v" "" { Text "F:/Code/FPGA_ti/fft_burst _temp_final _reg/rtl/top.v" 109 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1602536138597 "|top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_vdh1:auto_generated|a_dpfifo_oo81:dpfifo|altsyncram_usf1:FIFOram|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fftcore:u_fftcore\|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst\|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_vdh1:auto_generated\|a_dpfifo_oo81:dpfifo\|altsyncram_usf1:FIFOram\|q_b\[25\] " "Synthesized away node \"fftcore:u_fftcore\|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst\|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_vdh1:auto_generated\|a_dpfifo_oo81:dpfifo\|altsyncram_usf1:FIFOram\|q_b\[25\]\"" {  } { { "db/altsyncram_usf1.tdf" "" { Text "F:/Code/FPGA_ti/fft_burst _temp_final _reg/par/db/altsyncram_usf1.tdf" 839 2 0 } } { "db/a_dpfifo_oo81.tdf" "" { Text "F:/Code/FPGA_ti/fft_burst _temp_final _reg/par/db/a_dpfifo_oo81.tdf" 45 2 0 } } { "db/scfifo_vdh1.tdf" "" { Text "F:/Code/FPGA_ti/fft_burst _temp_final _reg/par/db/scfifo_vdh1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "ipcore/fft-library/auk_dspip_avalon_streaming_sink_fft_131.vhd" "" { Text "F:/Code/FPGA_ti/fft_burst _temp_final _reg/par/ipcore/fft-library/auk_dspip_avalon_streaming_sink_fft_131.vhd" 648 0 0 } } { "asj_fft_si_se_so_b_fft_131.vhd" "" { Text "F:/Code/FPGA_ti/fft_burst _temp_final _reg/par/ipcore/fft-library/asj_fft_si_se_so_b_fft_131.vhd" 474 0 0 } } { "ipcore/fftcore.v" "" { Text "F:/Code/FPGA_ti/fft_burst _temp_final _reg/par/ipcore/fftcore.v" 92 0 0 } } { "../rtl/top.v" "" { Text "F:/Code/FPGA_ti/fft_burst _temp_final _reg/rtl/top.v" 109 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1602536138597 "|top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_vdh1:auto_generated|a_dpfifo_oo81:dpfifo|altsyncram_usf1:FIFOram|ram_block1a25"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1602536138597 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1602536138597 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "144 " "Ignored 144 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "144 " "Ignored 144 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Quartus II" 0 -1 1602536139131 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1602536139131 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult1\"" {  } { { "../rtl/top.v" "Mult1" { Text "F:/Code/FPGA_ti/fft_burst _temp_final _reg/rtl/top.v" 20 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1602536142395 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult0\"" {  } { { "../rtl/top.v" "Mult0" { Text "F:/Code/FPGA_ti/fft_burst _temp_final _reg/rtl/top.v" 19 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1602536142395 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1602536142395 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult1 " "Elaborated megafunction instantiation \"lpm_mult:Mult1\"" {  } { { "../rtl/top.v" "" { Text "F:/Code/FPGA_ti/fft_burst _temp_final _reg/rtl/top.v" 20 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1602536142490 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult1 " "Instantiated megafunction \"lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 12 " "Parameter \"LPM_WIDTHA\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536142490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536142490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 24 " "Parameter \"LPM_WIDTHP\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536142490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 24 " "Parameter \"LPM_WIDTHR\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536142490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536142490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536142490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536142490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536142490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602536142490 ""}  } { { "../rtl/top.v" "" { Text "F:/Code/FPGA_ti/fft_burst _temp_final _reg/rtl/top.v" 20 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1602536142490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_t5t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_t5t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_t5t " "Found entity 1: mult_t5t" {  } { { "db/mult_t5t.tdf" "" { Text "F:/Code/FPGA_ti/fft_burst _temp_final _reg/par/db/mult_t5t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602536142591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1602536142591 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1602536146337 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "ipcore/fft-library/auk_dspip_avalon_streaming_controller_fft_131.vhd" "" { Text "F:/Code/FPGA_ti/fft_burst _temp_final _reg/par/ipcore/fft-library/auk_dspip_avalon_streaming_controller_fft_131.vhd" 71 -1 0 } } { "ipcore/fft-library/auk_dspip_avalon_streaming_controller_fft_131.vhd" "" { Text "F:/Code/FPGA_ti/fft_burst _temp_final _reg/par/ipcore/fft-library/auk_dspip_avalon_streaming_controller_fft_131.vhd" 72 -1 0 } } { "asj_fft_si_se_so_b_fft_131.vhd" "" { Text "F:/Code/FPGA_ti/fft_burst _temp_final _reg/par/ipcore/fft-library/asj_fft_si_se_so_b_fft_131.vhd" 461 -1 0 } } { "ipcore/fft-library/auk_dspip_avalon_streaming_controller_fft_131.vhd" "" { Text "F:/Code/FPGA_ti/fft_burst _temp_final _reg/par/ipcore/fft-library/auk_dspip_avalon_streaming_controller_fft_131.vhd" 73 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1602536146679 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1602536146680 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ad_oe GND " "Pin \"ad_oe\" is stuck at GND" {  } { { "../rtl/top.v" "" { Text "F:/Code/FPGA_ti/fft_burst _temp_final _reg/rtl/top.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1602536148115 "|top|ad_oe"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1602536148115 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1602536148708 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 " "5 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1602536150664 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_buffer_manager.vhd" "" { Text "e:/quartus/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 350 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1602536151049 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1602536151051 ""}
{ "Warning" "WFTM_IGNORED_NOT_GATE_PUSH_ASSIGNMENT" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|trigger_out_mode_ff " "The assignment to disallow NOT gate push-back on register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|trigger_out_mode_ff\" is ignored" {  } { { "sld_signaltap_impl.vhd" "" { Text "e:/quartus/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 975 -1 0 } }  } 0 18057 "The assignment to disallow NOT gate push-back on register \"%1!s!\" is ignored" 0 0 "Quartus II" 0 -1 1602536152127 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_signaltap:auto_signaltap_0 " "Timing-Driven Synthesis is running on partition \"sld_signaltap:auto_signaltap_0\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1602536152553 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "e:/quartus/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 257 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "e:/quartus/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 389 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1602536154774 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1602536154774 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "e:/quartus/quartus/libraries/megafunctions/sld_hub.vhd" 326 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1602536154855 "|top|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1602536154855 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1602536155062 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 357 " "Succesfully connected in-system debug instance \"auto_signaltap_0\" to all 357 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Succesfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Quartus II" 0 -1 1602536158280 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1602536158518 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1602536158518 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "pll:u_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 CLK\[1\] clk1_multiply_by clk1_divide_by " "PLL \"pll:u_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" has parameters clk1_multiply_by and clk1_divide_by specified but port CLK\[1\] is not connected" {  } { { "db/pll_altpll.v" "" { Text "F:/Code/FPGA_ti/fft_burst _temp_final _reg/par/db/pll_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "ipcore/pll.v" "" { Text "F:/Code/FPGA_ti/fft_burst _temp_final _reg/par/ipcore/pll.v" 94 0 0 } } { "../rtl/top.v" "" { Text "F:/Code/FPGA_ti/fft_burst _temp_final _reg/rtl/top.v" 119 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Quartus II" 0 -1 1602536159199 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7508 " "Implemented 7508 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1602536160350 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1602536160350 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7065 " "Implemented 7065 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1602536160350 ""} { "Info" "ICUT_CUT_TM_RAMS" "370 " "Implemented 370 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1602536160350 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1602536160350 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "28 " "Implemented 28 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1602536160350 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1602536160350 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4836 " "Peak virtual memory: 4836 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1602536160464 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 13 04:56:00 2020 " "Processing ended: Tue Oct 13 04:56:00 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1602536160464 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:43 " "Elapsed time: 00:00:43" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1602536160464 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:42 " "Total CPU time (on all processors): 00:00:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1602536160464 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1602536160464 ""}
