{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1715849835338 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1715849835338 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 16 15:57:15 2024 " "Processing started: Thu May 16 15:57:15 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1715849835338 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715849835338 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab5_task2_FPGA -c lab5_task2_FPGA " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab5_task2_FPGA -c lab5_task2_FPGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715849835338 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1715849835742 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1715849835742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5_task2_fpga.v 5 5 " "Found 5 design units, including 5 entities, in source file lab5_task2_fpga.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab5_task2_FPGA " "Found entity 1: lab5_task2_FPGA" {  } { { "lab5_task2_FPGA.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/lab5/task2/lab5_task2_FPGA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715849841362 ""} { "Info" "ISGN_ENTITY_NAME" "2 Datapath_R_Type " "Found entity 2: Datapath_R_Type" {  } { { "lab5_task2_FPGA.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/lab5/task2/lab5_task2_FPGA.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715849841362 ""} { "Info" "ISGN_ENTITY_NAME" "3 Register_File " "Found entity 3: Register_File" {  } { { "lab5_task2_FPGA.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/lab5/task2/lab5_task2_FPGA.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715849841362 ""} { "Info" "ISGN_ENTITY_NAME" "4 alu " "Found entity 4: alu" {  } { { "lab5_task2_FPGA.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/lab5/task2/lab5_task2_FPGA.v" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715849841362 ""} { "Info" "ISGN_ENTITY_NAME" "5 hex_ssd " "Found entity 5: hex_ssd" {  } { { "lab5_task2_FPGA.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/lab5/task2/lab5_task2_FPGA.v" 109 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715849841362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715849841362 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab5_task2_FPGA " "Elaborating entity \"lab5_task2_FPGA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1715849841392 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[7..1\] lab5_task2_FPGA.v(6) " "Output port \"LEDG\[7..1\]\" at lab5_task2_FPGA.v(6) has no driver" {  } { { "lab5_task2_FPGA.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/lab5/task2/lab5_task2_FPGA.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1715849841396 "|lab5_task2_FPGA"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX7 lab5_task2_FPGA.v(4) " "Output port \"HEX7\" at lab5_task2_FPGA.v(4) has no driver" {  } { { "lab5_task2_FPGA.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/lab5/task2/lab5_task2_FPGA.v" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1715849841396 "|lab5_task2_FPGA"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX6 lab5_task2_FPGA.v(4) " "Output port \"HEX6\" at lab5_task2_FPGA.v(4) has no driver" {  } { { "lab5_task2_FPGA.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/lab5/task2/lab5_task2_FPGA.v" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1715849841396 "|lab5_task2_FPGA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex_ssd hex_ssd:C1 " "Elaborating entity \"hex_ssd\" for hierarchy \"hex_ssd:C1\"" {  } { { "lab5_task2_FPGA.v" "C1" { Text "D:/Year 3/Semester 2/DSD/lab/lab5/task2/lab5_task2_FPGA.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715849841407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Datapath_R_Type Datapath_R_Type:DUT " "Elaborating entity \"Datapath_R_Type\" for hierarchy \"Datapath_R_Type:DUT\"" {  } { { "lab5_task2_FPGA.v" "DUT" { Text "D:/Year 3/Semester 2/DSD/lab/lab5/task2/lab5_task2_FPGA.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715849841412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_File Datapath_R_Type:DUT\|Register_File:C1 " "Elaborating entity \"Register_File\" for hierarchy \"Datapath_R_Type:DUT\|Register_File:C1\"" {  } { { "lab5_task2_FPGA.v" "C1" { Text "D:/Year 3/Semester 2/DSD/lab/lab5/task2/lab5_task2_FPGA.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715849841416 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 lab5_task2_FPGA.v(54) " "Verilog HDL assignment warning at lab5_task2_FPGA.v(54): truncated value with size 32 to match size of target (8)" {  } { { "lab5_task2_FPGA.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/lab5/task2/lab5_task2_FPGA.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715849841417 "|lab5_task2_FPGA|Datapath_R_Type:DUT|Register_File:C1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "k lab5_task2_FPGA.v(48) " "Verilog HDL Always Construct warning at lab5_task2_FPGA.v(48): inferring latch(es) for variable \"k\", which holds its previous value in one or more paths through the always construct" {  } { { "lab5_task2_FPGA.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/lab5/task2/lab5_task2_FPGA.v" 48 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1715849841419 "|lab5_task2_FPGA|Datapath_R_Type:DUT|Register_File:C1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu Datapath_R_Type:DUT\|alu:C2 " "Elaborating entity \"alu\" for hierarchy \"Datapath_R_Type:DUT\|alu:C2\"" {  } { { "lab5_task2_FPGA.v" "C2" { Text "D:/Year 3/Semester 2/DSD/lab/lab5/task2/lab5_task2_FPGA.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715849841435 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "zero lab5_task2_FPGA.v(92) " "Verilog HDL Always Construct warning at lab5_task2_FPGA.v(92): inferring latch(es) for variable \"zero\", which holds its previous value in one or more paths through the always construct" {  } { { "lab5_task2_FPGA.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/lab5/task2/lab5_task2_FPGA.v" 92 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1715849841436 "|lab5_task2_FPGA|Datapath_R_Type:DUT|alu:C2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zero lab5_task2_FPGA.v(92) " "Inferred latch for \"zero\" at lab5_task2_FPGA.v(92)" {  } { { "lab5_task2_FPGA.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/lab5/task2/lab5_task2_FPGA.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715849841437 "|lab5_task2_FPGA|Datapath_R_Type:DUT|alu:C2"}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "lab5_task2_FPGA.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/lab5/task2/lab5_task2_FPGA.v" 67 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1715849841907 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1715849841907 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "lab5_task2_FPGA.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/lab5/task2/lab5_task2_FPGA.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715849842021 "|lab5_task2_FPGA|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "lab5_task2_FPGA.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/lab5/task2/lab5_task2_FPGA.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715849842021 "|lab5_task2_FPGA|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "lab5_task2_FPGA.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/lab5/task2/lab5_task2_FPGA.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715849842021 "|lab5_task2_FPGA|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "lab5_task2_FPGA.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/lab5/task2/lab5_task2_FPGA.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715849842021 "|lab5_task2_FPGA|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "lab5_task2_FPGA.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/lab5/task2/lab5_task2_FPGA.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715849842021 "|lab5_task2_FPGA|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "lab5_task2_FPGA.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/lab5/task2/lab5_task2_FPGA.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715849842021 "|lab5_task2_FPGA|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "lab5_task2_FPGA.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/lab5/task2/lab5_task2_FPGA.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715849842021 "|lab5_task2_FPGA|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[6\] GND " "Pin \"HEX7\[6\]\" is stuck at GND" {  } { { "lab5_task2_FPGA.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/lab5/task2/lab5_task2_FPGA.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715849842021 "|lab5_task2_FPGA|HEX7[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[5\] GND " "Pin \"HEX7\[5\]\" is stuck at GND" {  } { { "lab5_task2_FPGA.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/lab5/task2/lab5_task2_FPGA.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715849842021 "|lab5_task2_FPGA|HEX7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[4\] GND " "Pin \"HEX7\[4\]\" is stuck at GND" {  } { { "lab5_task2_FPGA.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/lab5/task2/lab5_task2_FPGA.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715849842021 "|lab5_task2_FPGA|HEX7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[3\] GND " "Pin \"HEX7\[3\]\" is stuck at GND" {  } { { "lab5_task2_FPGA.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/lab5/task2/lab5_task2_FPGA.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715849842021 "|lab5_task2_FPGA|HEX7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[2\] GND " "Pin \"HEX7\[2\]\" is stuck at GND" {  } { { "lab5_task2_FPGA.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/lab5/task2/lab5_task2_FPGA.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715849842021 "|lab5_task2_FPGA|HEX7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[1\] GND " "Pin \"HEX7\[1\]\" is stuck at GND" {  } { { "lab5_task2_FPGA.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/lab5/task2/lab5_task2_FPGA.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715849842021 "|lab5_task2_FPGA|HEX7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[0\] GND " "Pin \"HEX7\[0\]\" is stuck at GND" {  } { { "lab5_task2_FPGA.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/lab5/task2/lab5_task2_FPGA.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715849842021 "|lab5_task2_FPGA|HEX7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[6\] GND " "Pin \"HEX6\[6\]\" is stuck at GND" {  } { { "lab5_task2_FPGA.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/lab5/task2/lab5_task2_FPGA.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715849842021 "|lab5_task2_FPGA|HEX6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[5\] GND " "Pin \"HEX6\[5\]\" is stuck at GND" {  } { { "lab5_task2_FPGA.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/lab5/task2/lab5_task2_FPGA.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715849842021 "|lab5_task2_FPGA|HEX6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[4\] GND " "Pin \"HEX6\[4\]\" is stuck at GND" {  } { { "lab5_task2_FPGA.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/lab5/task2/lab5_task2_FPGA.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715849842021 "|lab5_task2_FPGA|HEX6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[3\] GND " "Pin \"HEX6\[3\]\" is stuck at GND" {  } { { "lab5_task2_FPGA.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/lab5/task2/lab5_task2_FPGA.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715849842021 "|lab5_task2_FPGA|HEX6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[2\] GND " "Pin \"HEX6\[2\]\" is stuck at GND" {  } { { "lab5_task2_FPGA.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/lab5/task2/lab5_task2_FPGA.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715849842021 "|lab5_task2_FPGA|HEX6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[1\] GND " "Pin \"HEX6\[1\]\" is stuck at GND" {  } { { "lab5_task2_FPGA.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/lab5/task2/lab5_task2_FPGA.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715849842021 "|lab5_task2_FPGA|HEX6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[0\] GND " "Pin \"HEX6\[0\]\" is stuck at GND" {  } { { "lab5_task2_FPGA.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/lab5/task2/lab5_task2_FPGA.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715849842021 "|lab5_task2_FPGA|HEX6[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1715849842021 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1715849842078 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1715849843051 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715849843051 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "lab5_task2_FPGA.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/lab5/task2/lab5_task2_FPGA.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715849843205 "|lab5_task2_FPGA|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1715849843205 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "822 " "Implemented 822 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "22 " "Implemented 22 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1715849843205 ""} { "Info" "ICUT_CUT_TM_OPINS" "82 " "Implemented 82 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1715849843205 ""} { "Info" "ICUT_CUT_TM_LCELLS" "718 " "Implemented 718 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1715849843205 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1715849843205 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 31 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 31 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4806 " "Peak virtual memory: 4806 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1715849843219 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 16 15:57:23 2024 " "Processing ended: Thu May 16 15:57:23 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1715849843219 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1715849843219 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1715849843219 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1715849843219 ""}
