
ElecMag_Car.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006814  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000048  08006920  08006920  00007920  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006968  08006968  00008010  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08006968  08006968  00008010  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08006968  08006968  00008010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006968  08006968  00007968  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800696c  0800696c  0000796c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000010  20000000  08006970  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000be0  20000010  08006980  00008010  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000bf0  08006980  00008bf0  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00008010  2**0
                  CONTENTS, READONLY
 12 .debug_info   00013ab9  00000000  00000000  00008039  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000037f9  00000000  00000000  0001baf2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001318  00000000  00000000  0001f2f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000f27  00000000  00000000  00020608  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001a8b1  00000000  00000000  0002152f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001994c  00000000  00000000  0003bde0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009320f  00000000  00000000  0005572c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000e893b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004f90  00000000  00000000  000e8980  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000004a  00000000  00000000  000ed910  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000010 	.word	0x20000010
 8000128:	00000000 	.word	0x00000000
 800012c:	08006908 	.word	0x08006908

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000014 	.word	0x20000014
 8000148:	08006908 	.word	0x08006908

0800014c <__aeabi_dmul>:
 800014c:	b570      	push	{r4, r5, r6, lr}
 800014e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000152:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000156:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800015a:	bf1d      	ittte	ne
 800015c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000160:	ea94 0f0c 	teqne	r4, ip
 8000164:	ea95 0f0c 	teqne	r5, ip
 8000168:	f000 f8de 	bleq	8000328 <__aeabi_dmul+0x1dc>
 800016c:	442c      	add	r4, r5
 800016e:	ea81 0603 	eor.w	r6, r1, r3
 8000172:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000176:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800017a:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800017e:	bf18      	it	ne
 8000180:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000184:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000188:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800018c:	d038      	beq.n	8000200 <__aeabi_dmul+0xb4>
 800018e:	fba0 ce02 	umull	ip, lr, r0, r2
 8000192:	f04f 0500 	mov.w	r5, #0
 8000196:	fbe1 e502 	umlal	lr, r5, r1, r2
 800019a:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800019e:	fbe0 e503 	umlal	lr, r5, r0, r3
 80001a2:	f04f 0600 	mov.w	r6, #0
 80001a6:	fbe1 5603 	umlal	r5, r6, r1, r3
 80001aa:	f09c 0f00 	teq	ip, #0
 80001ae:	bf18      	it	ne
 80001b0:	f04e 0e01 	orrne.w	lr, lr, #1
 80001b4:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80001b8:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80001bc:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80001c0:	d204      	bcs.n	80001cc <__aeabi_dmul+0x80>
 80001c2:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80001c6:	416d      	adcs	r5, r5
 80001c8:	eb46 0606 	adc.w	r6, r6, r6
 80001cc:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80001d0:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80001d4:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80001d8:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80001dc:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80001e0:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80001e4:	bf88      	it	hi
 80001e6:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80001ea:	d81e      	bhi.n	800022a <__aeabi_dmul+0xde>
 80001ec:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80001f0:	bf08      	it	eq
 80001f2:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80001f6:	f150 0000 	adcs.w	r0, r0, #0
 80001fa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80001fe:	bd70      	pop	{r4, r5, r6, pc}
 8000200:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000204:	ea46 0101 	orr.w	r1, r6, r1
 8000208:	ea40 0002 	orr.w	r0, r0, r2
 800020c:	ea81 0103 	eor.w	r1, r1, r3
 8000210:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000214:	bfc2      	ittt	gt
 8000216:	ebd4 050c 	rsbsgt	r5, r4, ip
 800021a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800021e:	bd70      	popgt	{r4, r5, r6, pc}
 8000220:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000224:	f04f 0e00 	mov.w	lr, #0
 8000228:	3c01      	subs	r4, #1
 800022a:	f300 80ab 	bgt.w	8000384 <__aeabi_dmul+0x238>
 800022e:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000232:	bfde      	ittt	le
 8000234:	2000      	movle	r0, #0
 8000236:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800023a:	bd70      	pople	{r4, r5, r6, pc}
 800023c:	f1c4 0400 	rsb	r4, r4, #0
 8000240:	3c20      	subs	r4, #32
 8000242:	da35      	bge.n	80002b0 <__aeabi_dmul+0x164>
 8000244:	340c      	adds	r4, #12
 8000246:	dc1b      	bgt.n	8000280 <__aeabi_dmul+0x134>
 8000248:	f104 0414 	add.w	r4, r4, #20
 800024c:	f1c4 0520 	rsb	r5, r4, #32
 8000250:	fa00 f305 	lsl.w	r3, r0, r5
 8000254:	fa20 f004 	lsr.w	r0, r0, r4
 8000258:	fa01 f205 	lsl.w	r2, r1, r5
 800025c:	ea40 0002 	orr.w	r0, r0, r2
 8000260:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000264:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000268:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800026c:	fa21 f604 	lsr.w	r6, r1, r4
 8000270:	eb42 0106 	adc.w	r1, r2, r6
 8000274:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000278:	bf08      	it	eq
 800027a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800027e:	bd70      	pop	{r4, r5, r6, pc}
 8000280:	f1c4 040c 	rsb	r4, r4, #12
 8000284:	f1c4 0520 	rsb	r5, r4, #32
 8000288:	fa00 f304 	lsl.w	r3, r0, r4
 800028c:	fa20 f005 	lsr.w	r0, r0, r5
 8000290:	fa01 f204 	lsl.w	r2, r1, r4
 8000294:	ea40 0002 	orr.w	r0, r0, r2
 8000298:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800029c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80002a0:	f141 0100 	adc.w	r1, r1, #0
 80002a4:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80002a8:	bf08      	it	eq
 80002aa:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80002ae:	bd70      	pop	{r4, r5, r6, pc}
 80002b0:	f1c4 0520 	rsb	r5, r4, #32
 80002b4:	fa00 f205 	lsl.w	r2, r0, r5
 80002b8:	ea4e 0e02 	orr.w	lr, lr, r2
 80002bc:	fa20 f304 	lsr.w	r3, r0, r4
 80002c0:	fa01 f205 	lsl.w	r2, r1, r5
 80002c4:	ea43 0302 	orr.w	r3, r3, r2
 80002c8:	fa21 f004 	lsr.w	r0, r1, r4
 80002cc:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80002d0:	fa21 f204 	lsr.w	r2, r1, r4
 80002d4:	ea20 0002 	bic.w	r0, r0, r2
 80002d8:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80002dc:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80002e0:	bf08      	it	eq
 80002e2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80002e6:	bd70      	pop	{r4, r5, r6, pc}
 80002e8:	f094 0f00 	teq	r4, #0
 80002ec:	d10f      	bne.n	800030e <__aeabi_dmul+0x1c2>
 80002ee:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80002f2:	0040      	lsls	r0, r0, #1
 80002f4:	eb41 0101 	adc.w	r1, r1, r1
 80002f8:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80002fc:	bf08      	it	eq
 80002fe:	3c01      	subeq	r4, #1
 8000300:	d0f7      	beq.n	80002f2 <__aeabi_dmul+0x1a6>
 8000302:	ea41 0106 	orr.w	r1, r1, r6
 8000306:	f095 0f00 	teq	r5, #0
 800030a:	bf18      	it	ne
 800030c:	4770      	bxne	lr
 800030e:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000312:	0052      	lsls	r2, r2, #1
 8000314:	eb43 0303 	adc.w	r3, r3, r3
 8000318:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 800031c:	bf08      	it	eq
 800031e:	3d01      	subeq	r5, #1
 8000320:	d0f7      	beq.n	8000312 <__aeabi_dmul+0x1c6>
 8000322:	ea43 0306 	orr.w	r3, r3, r6
 8000326:	4770      	bx	lr
 8000328:	ea94 0f0c 	teq	r4, ip
 800032c:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000330:	bf18      	it	ne
 8000332:	ea95 0f0c 	teqne	r5, ip
 8000336:	d00c      	beq.n	8000352 <__aeabi_dmul+0x206>
 8000338:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800033c:	bf18      	it	ne
 800033e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000342:	d1d1      	bne.n	80002e8 <__aeabi_dmul+0x19c>
 8000344:	ea81 0103 	eor.w	r1, r1, r3
 8000348:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800034c:	f04f 0000 	mov.w	r0, #0
 8000350:	bd70      	pop	{r4, r5, r6, pc}
 8000352:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000356:	bf06      	itte	eq
 8000358:	4610      	moveq	r0, r2
 800035a:	4619      	moveq	r1, r3
 800035c:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000360:	d019      	beq.n	8000396 <__aeabi_dmul+0x24a>
 8000362:	ea94 0f0c 	teq	r4, ip
 8000366:	d102      	bne.n	800036e <__aeabi_dmul+0x222>
 8000368:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 800036c:	d113      	bne.n	8000396 <__aeabi_dmul+0x24a>
 800036e:	ea95 0f0c 	teq	r5, ip
 8000372:	d105      	bne.n	8000380 <__aeabi_dmul+0x234>
 8000374:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000378:	bf1c      	itt	ne
 800037a:	4610      	movne	r0, r2
 800037c:	4619      	movne	r1, r3
 800037e:	d10a      	bne.n	8000396 <__aeabi_dmul+0x24a>
 8000380:	ea81 0103 	eor.w	r1, r1, r3
 8000384:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000388:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800038c:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000390:	f04f 0000 	mov.w	r0, #0
 8000394:	bd70      	pop	{r4, r5, r6, pc}
 8000396:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800039a:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800039e:	bd70      	pop	{r4, r5, r6, pc}

080003a0 <__aeabi_drsub>:
 80003a0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80003a4:	e002      	b.n	80003ac <__adddf3>
 80003a6:	bf00      	nop

080003a8 <__aeabi_dsub>:
 80003a8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080003ac <__adddf3>:
 80003ac:	b530      	push	{r4, r5, lr}
 80003ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80003b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80003b6:	ea94 0f05 	teq	r4, r5
 80003ba:	bf08      	it	eq
 80003bc:	ea90 0f02 	teqeq	r0, r2
 80003c0:	bf1f      	itttt	ne
 80003c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80003c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80003ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80003ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003d2:	f000 80e2 	beq.w	800059a <__adddf3+0x1ee>
 80003d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80003da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80003de:	bfb8      	it	lt
 80003e0:	426d      	neglt	r5, r5
 80003e2:	dd0c      	ble.n	80003fe <__adddf3+0x52>
 80003e4:	442c      	add	r4, r5
 80003e6:	ea80 0202 	eor.w	r2, r0, r2
 80003ea:	ea81 0303 	eor.w	r3, r1, r3
 80003ee:	ea82 0000 	eor.w	r0, r2, r0
 80003f2:	ea83 0101 	eor.w	r1, r3, r1
 80003f6:	ea80 0202 	eor.w	r2, r0, r2
 80003fa:	ea81 0303 	eor.w	r3, r1, r3
 80003fe:	2d36      	cmp	r5, #54	@ 0x36
 8000400:	bf88      	it	hi
 8000402:	bd30      	pophi	{r4, r5, pc}
 8000404:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000408:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800040c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000410:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000414:	d002      	beq.n	800041c <__adddf3+0x70>
 8000416:	4240      	negs	r0, r0
 8000418:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800041c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000420:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000424:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000428:	d002      	beq.n	8000430 <__adddf3+0x84>
 800042a:	4252      	negs	r2, r2
 800042c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000430:	ea94 0f05 	teq	r4, r5
 8000434:	f000 80a7 	beq.w	8000586 <__adddf3+0x1da>
 8000438:	f1a4 0401 	sub.w	r4, r4, #1
 800043c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000440:	db0d      	blt.n	800045e <__adddf3+0xb2>
 8000442:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000446:	fa22 f205 	lsr.w	r2, r2, r5
 800044a:	1880      	adds	r0, r0, r2
 800044c:	f141 0100 	adc.w	r1, r1, #0
 8000450:	fa03 f20e 	lsl.w	r2, r3, lr
 8000454:	1880      	adds	r0, r0, r2
 8000456:	fa43 f305 	asr.w	r3, r3, r5
 800045a:	4159      	adcs	r1, r3
 800045c:	e00e      	b.n	800047c <__adddf3+0xd0>
 800045e:	f1a5 0520 	sub.w	r5, r5, #32
 8000462:	f10e 0e20 	add.w	lr, lr, #32
 8000466:	2a01      	cmp	r2, #1
 8000468:	fa03 fc0e 	lsl.w	ip, r3, lr
 800046c:	bf28      	it	cs
 800046e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000472:	fa43 f305 	asr.w	r3, r3, r5
 8000476:	18c0      	adds	r0, r0, r3
 8000478:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800047c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000480:	d507      	bpl.n	8000492 <__adddf3+0xe6>
 8000482:	f04f 0e00 	mov.w	lr, #0
 8000486:	f1dc 0c00 	rsbs	ip, ip, #0
 800048a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800048e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000492:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000496:	d31b      	bcc.n	80004d0 <__adddf3+0x124>
 8000498:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800049c:	d30c      	bcc.n	80004b8 <__adddf3+0x10c>
 800049e:	0849      	lsrs	r1, r1, #1
 80004a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80004a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80004a8:	f104 0401 	add.w	r4, r4, #1
 80004ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80004b0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80004b4:	f080 809a 	bcs.w	80005ec <__adddf3+0x240>
 80004b8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80004bc:	bf08      	it	eq
 80004be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80004c2:	f150 0000 	adcs.w	r0, r0, #0
 80004c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80004ca:	ea41 0105 	orr.w	r1, r1, r5
 80004ce:	bd30      	pop	{r4, r5, pc}
 80004d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80004d4:	4140      	adcs	r0, r0
 80004d6:	eb41 0101 	adc.w	r1, r1, r1
 80004da:	3c01      	subs	r4, #1
 80004dc:	bf28      	it	cs
 80004de:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80004e2:	d2e9      	bcs.n	80004b8 <__adddf3+0x10c>
 80004e4:	f091 0f00 	teq	r1, #0
 80004e8:	bf04      	itt	eq
 80004ea:	4601      	moveq	r1, r0
 80004ec:	2000      	moveq	r0, #0
 80004ee:	fab1 f381 	clz	r3, r1
 80004f2:	bf08      	it	eq
 80004f4:	3320      	addeq	r3, #32
 80004f6:	f1a3 030b 	sub.w	r3, r3, #11
 80004fa:	f1b3 0220 	subs.w	r2, r3, #32
 80004fe:	da0c      	bge.n	800051a <__adddf3+0x16e>
 8000500:	320c      	adds	r2, #12
 8000502:	dd08      	ble.n	8000516 <__adddf3+0x16a>
 8000504:	f102 0c14 	add.w	ip, r2, #20
 8000508:	f1c2 020c 	rsb	r2, r2, #12
 800050c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000510:	fa21 f102 	lsr.w	r1, r1, r2
 8000514:	e00c      	b.n	8000530 <__adddf3+0x184>
 8000516:	f102 0214 	add.w	r2, r2, #20
 800051a:	bfd8      	it	le
 800051c:	f1c2 0c20 	rsble	ip, r2, #32
 8000520:	fa01 f102 	lsl.w	r1, r1, r2
 8000524:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000528:	bfdc      	itt	le
 800052a:	ea41 010c 	orrle.w	r1, r1, ip
 800052e:	4090      	lslle	r0, r2
 8000530:	1ae4      	subs	r4, r4, r3
 8000532:	bfa2      	ittt	ge
 8000534:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000538:	4329      	orrge	r1, r5
 800053a:	bd30      	popge	{r4, r5, pc}
 800053c:	ea6f 0404 	mvn.w	r4, r4
 8000540:	3c1f      	subs	r4, #31
 8000542:	da1c      	bge.n	800057e <__adddf3+0x1d2>
 8000544:	340c      	adds	r4, #12
 8000546:	dc0e      	bgt.n	8000566 <__adddf3+0x1ba>
 8000548:	f104 0414 	add.w	r4, r4, #20
 800054c:	f1c4 0220 	rsb	r2, r4, #32
 8000550:	fa20 f004 	lsr.w	r0, r0, r4
 8000554:	fa01 f302 	lsl.w	r3, r1, r2
 8000558:	ea40 0003 	orr.w	r0, r0, r3
 800055c:	fa21 f304 	lsr.w	r3, r1, r4
 8000560:	ea45 0103 	orr.w	r1, r5, r3
 8000564:	bd30      	pop	{r4, r5, pc}
 8000566:	f1c4 040c 	rsb	r4, r4, #12
 800056a:	f1c4 0220 	rsb	r2, r4, #32
 800056e:	fa20 f002 	lsr.w	r0, r0, r2
 8000572:	fa01 f304 	lsl.w	r3, r1, r4
 8000576:	ea40 0003 	orr.w	r0, r0, r3
 800057a:	4629      	mov	r1, r5
 800057c:	bd30      	pop	{r4, r5, pc}
 800057e:	fa21 f004 	lsr.w	r0, r1, r4
 8000582:	4629      	mov	r1, r5
 8000584:	bd30      	pop	{r4, r5, pc}
 8000586:	f094 0f00 	teq	r4, #0
 800058a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800058e:	bf06      	itte	eq
 8000590:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000594:	3401      	addeq	r4, #1
 8000596:	3d01      	subne	r5, #1
 8000598:	e74e      	b.n	8000438 <__adddf3+0x8c>
 800059a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800059e:	bf18      	it	ne
 80005a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80005a4:	d029      	beq.n	80005fa <__adddf3+0x24e>
 80005a6:	ea94 0f05 	teq	r4, r5
 80005aa:	bf08      	it	eq
 80005ac:	ea90 0f02 	teqeq	r0, r2
 80005b0:	d005      	beq.n	80005be <__adddf3+0x212>
 80005b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80005b6:	bf04      	itt	eq
 80005b8:	4619      	moveq	r1, r3
 80005ba:	4610      	moveq	r0, r2
 80005bc:	bd30      	pop	{r4, r5, pc}
 80005be:	ea91 0f03 	teq	r1, r3
 80005c2:	bf1e      	ittt	ne
 80005c4:	2100      	movne	r1, #0
 80005c6:	2000      	movne	r0, #0
 80005c8:	bd30      	popne	{r4, r5, pc}
 80005ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80005ce:	d105      	bne.n	80005dc <__adddf3+0x230>
 80005d0:	0040      	lsls	r0, r0, #1
 80005d2:	4149      	adcs	r1, r1
 80005d4:	bf28      	it	cs
 80005d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80005da:	bd30      	pop	{r4, r5, pc}
 80005dc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80005e0:	bf3c      	itt	cc
 80005e2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80005e6:	bd30      	popcc	{r4, r5, pc}
 80005e8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005ec:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80005f0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80005f4:	f04f 0000 	mov.w	r0, #0
 80005f8:	bd30      	pop	{r4, r5, pc}
 80005fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80005fe:	bf1a      	itte	ne
 8000600:	4619      	movne	r1, r3
 8000602:	4610      	movne	r0, r2
 8000604:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000608:	bf1c      	itt	ne
 800060a:	460b      	movne	r3, r1
 800060c:	4602      	movne	r2, r0
 800060e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000612:	bf06      	itte	eq
 8000614:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000618:	ea91 0f03 	teqeq	r1, r3
 800061c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000620:	bd30      	pop	{r4, r5, pc}
 8000622:	bf00      	nop

08000624 <__aeabi_ui2d>:
 8000624:	f090 0f00 	teq	r0, #0
 8000628:	bf04      	itt	eq
 800062a:	2100      	moveq	r1, #0
 800062c:	4770      	bxeq	lr
 800062e:	b530      	push	{r4, r5, lr}
 8000630:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000634:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000638:	f04f 0500 	mov.w	r5, #0
 800063c:	f04f 0100 	mov.w	r1, #0
 8000640:	e750      	b.n	80004e4 <__adddf3+0x138>
 8000642:	bf00      	nop

08000644 <__aeabi_i2d>:
 8000644:	f090 0f00 	teq	r0, #0
 8000648:	bf04      	itt	eq
 800064a:	2100      	moveq	r1, #0
 800064c:	4770      	bxeq	lr
 800064e:	b530      	push	{r4, r5, lr}
 8000650:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000654:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000658:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800065c:	bf48      	it	mi
 800065e:	4240      	negmi	r0, r0
 8000660:	f04f 0100 	mov.w	r1, #0
 8000664:	e73e      	b.n	80004e4 <__adddf3+0x138>
 8000666:	bf00      	nop

08000668 <__aeabi_f2d>:
 8000668:	0042      	lsls	r2, r0, #1
 800066a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800066e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000672:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000676:	bf1f      	itttt	ne
 8000678:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800067c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000680:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000684:	4770      	bxne	lr
 8000686:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800068a:	bf08      	it	eq
 800068c:	4770      	bxeq	lr
 800068e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000692:	bf04      	itt	eq
 8000694:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000698:	4770      	bxeq	lr
 800069a:	b530      	push	{r4, r5, lr}
 800069c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80006a0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80006a4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80006a8:	e71c      	b.n	80004e4 <__adddf3+0x138>
 80006aa:	bf00      	nop

080006ac <__aeabi_ul2d>:
 80006ac:	ea50 0201 	orrs.w	r2, r0, r1
 80006b0:	bf08      	it	eq
 80006b2:	4770      	bxeq	lr
 80006b4:	b530      	push	{r4, r5, lr}
 80006b6:	f04f 0500 	mov.w	r5, #0
 80006ba:	e00a      	b.n	80006d2 <__aeabi_l2d+0x16>

080006bc <__aeabi_l2d>:
 80006bc:	ea50 0201 	orrs.w	r2, r0, r1
 80006c0:	bf08      	it	eq
 80006c2:	4770      	bxeq	lr
 80006c4:	b530      	push	{r4, r5, lr}
 80006c6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80006ca:	d502      	bpl.n	80006d2 <__aeabi_l2d+0x16>
 80006cc:	4240      	negs	r0, r0
 80006ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80006d2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80006d6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80006da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80006de:	f43f aed8 	beq.w	8000492 <__adddf3+0xe6>
 80006e2:	f04f 0203 	mov.w	r2, #3
 80006e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80006ea:	bf18      	it	ne
 80006ec:	3203      	addne	r2, #3
 80006ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80006f2:	bf18      	it	ne
 80006f4:	3203      	addne	r2, #3
 80006f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80006fa:	f1c2 0320 	rsb	r3, r2, #32
 80006fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000702:	fa20 f002 	lsr.w	r0, r0, r2
 8000706:	fa01 fe03 	lsl.w	lr, r1, r3
 800070a:	ea40 000e 	orr.w	r0, r0, lr
 800070e:	fa21 f102 	lsr.w	r1, r1, r2
 8000712:	4414      	add	r4, r2
 8000714:	e6bd      	b.n	8000492 <__adddf3+0xe6>
 8000716:	bf00      	nop

08000718 <__aeabi_d2f>:
 8000718:	ea4f 0241 	mov.w	r2, r1, lsl #1
 800071c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000720:	bf24      	itt	cs
 8000722:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000726:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 800072a:	d90d      	bls.n	8000748 <__aeabi_d2f+0x30>
 800072c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000730:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000734:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000738:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 800073c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000740:	bf08      	it	eq
 8000742:	f020 0001 	biceq.w	r0, r0, #1
 8000746:	4770      	bx	lr
 8000748:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 800074c:	d121      	bne.n	8000792 <__aeabi_d2f+0x7a>
 800074e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000752:	bfbc      	itt	lt
 8000754:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000758:	4770      	bxlt	lr
 800075a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800075e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000762:	f1c2 0218 	rsb	r2, r2, #24
 8000766:	f1c2 0c20 	rsb	ip, r2, #32
 800076a:	fa10 f30c 	lsls.w	r3, r0, ip
 800076e:	fa20 f002 	lsr.w	r0, r0, r2
 8000772:	bf18      	it	ne
 8000774:	f040 0001 	orrne.w	r0, r0, #1
 8000778:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 800077c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000780:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000784:	ea40 000c 	orr.w	r0, r0, ip
 8000788:	fa23 f302 	lsr.w	r3, r3, r2
 800078c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000790:	e7cc      	b.n	800072c <__aeabi_d2f+0x14>
 8000792:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000796:	d107      	bne.n	80007a8 <__aeabi_d2f+0x90>
 8000798:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 800079c:	bf1e      	ittt	ne
 800079e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 80007a2:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 80007a6:	4770      	bxne	lr
 80007a8:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 80007ac:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 80007b0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80007b4:	4770      	bx	lr
 80007b6:	bf00      	nop

080007b8 <__aeabi_frsub>:
 80007b8:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 80007bc:	e002      	b.n	80007c4 <__addsf3>
 80007be:	bf00      	nop

080007c0 <__aeabi_fsub>:
 80007c0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

080007c4 <__addsf3>:
 80007c4:	0042      	lsls	r2, r0, #1
 80007c6:	bf1f      	itttt	ne
 80007c8:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 80007cc:	ea92 0f03 	teqne	r2, r3
 80007d0:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 80007d4:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 80007d8:	d06a      	beq.n	80008b0 <__addsf3+0xec>
 80007da:	ea4f 6212 	mov.w	r2, r2, lsr #24
 80007de:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 80007e2:	bfc1      	itttt	gt
 80007e4:	18d2      	addgt	r2, r2, r3
 80007e6:	4041      	eorgt	r1, r0
 80007e8:	4048      	eorgt	r0, r1
 80007ea:	4041      	eorgt	r1, r0
 80007ec:	bfb8      	it	lt
 80007ee:	425b      	neglt	r3, r3
 80007f0:	2b19      	cmp	r3, #25
 80007f2:	bf88      	it	hi
 80007f4:	4770      	bxhi	lr
 80007f6:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 80007fa:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80007fe:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000802:	bf18      	it	ne
 8000804:	4240      	negne	r0, r0
 8000806:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 800080a:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 800080e:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000812:	bf18      	it	ne
 8000814:	4249      	negne	r1, r1
 8000816:	ea92 0f03 	teq	r2, r3
 800081a:	d03f      	beq.n	800089c <__addsf3+0xd8>
 800081c:	f1a2 0201 	sub.w	r2, r2, #1
 8000820:	fa41 fc03 	asr.w	ip, r1, r3
 8000824:	eb10 000c 	adds.w	r0, r0, ip
 8000828:	f1c3 0320 	rsb	r3, r3, #32
 800082c:	fa01 f103 	lsl.w	r1, r1, r3
 8000830:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000834:	d502      	bpl.n	800083c <__addsf3+0x78>
 8000836:	4249      	negs	r1, r1
 8000838:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 800083c:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000840:	d313      	bcc.n	800086a <__addsf3+0xa6>
 8000842:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000846:	d306      	bcc.n	8000856 <__addsf3+0x92>
 8000848:	0840      	lsrs	r0, r0, #1
 800084a:	ea4f 0131 	mov.w	r1, r1, rrx
 800084e:	f102 0201 	add.w	r2, r2, #1
 8000852:	2afe      	cmp	r2, #254	@ 0xfe
 8000854:	d251      	bcs.n	80008fa <__addsf3+0x136>
 8000856:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 800085a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 800085e:	bf08      	it	eq
 8000860:	f020 0001 	biceq.w	r0, r0, #1
 8000864:	ea40 0003 	orr.w	r0, r0, r3
 8000868:	4770      	bx	lr
 800086a:	0049      	lsls	r1, r1, #1
 800086c:	eb40 0000 	adc.w	r0, r0, r0
 8000870:	3a01      	subs	r2, #1
 8000872:	bf28      	it	cs
 8000874:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000878:	d2ed      	bcs.n	8000856 <__addsf3+0x92>
 800087a:	fab0 fc80 	clz	ip, r0
 800087e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000882:	ebb2 020c 	subs.w	r2, r2, ip
 8000886:	fa00 f00c 	lsl.w	r0, r0, ip
 800088a:	bfaa      	itet	ge
 800088c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000890:	4252      	neglt	r2, r2
 8000892:	4318      	orrge	r0, r3
 8000894:	bfbc      	itt	lt
 8000896:	40d0      	lsrlt	r0, r2
 8000898:	4318      	orrlt	r0, r3
 800089a:	4770      	bx	lr
 800089c:	f092 0f00 	teq	r2, #0
 80008a0:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 80008a4:	bf06      	itte	eq
 80008a6:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 80008aa:	3201      	addeq	r2, #1
 80008ac:	3b01      	subne	r3, #1
 80008ae:	e7b5      	b.n	800081c <__addsf3+0x58>
 80008b0:	ea4f 0341 	mov.w	r3, r1, lsl #1
 80008b4:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 80008b8:	bf18      	it	ne
 80008ba:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 80008be:	d021      	beq.n	8000904 <__addsf3+0x140>
 80008c0:	ea92 0f03 	teq	r2, r3
 80008c4:	d004      	beq.n	80008d0 <__addsf3+0x10c>
 80008c6:	f092 0f00 	teq	r2, #0
 80008ca:	bf08      	it	eq
 80008cc:	4608      	moveq	r0, r1
 80008ce:	4770      	bx	lr
 80008d0:	ea90 0f01 	teq	r0, r1
 80008d4:	bf1c      	itt	ne
 80008d6:	2000      	movne	r0, #0
 80008d8:	4770      	bxne	lr
 80008da:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 80008de:	d104      	bne.n	80008ea <__addsf3+0x126>
 80008e0:	0040      	lsls	r0, r0, #1
 80008e2:	bf28      	it	cs
 80008e4:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 80008e8:	4770      	bx	lr
 80008ea:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 80008ee:	bf3c      	itt	cc
 80008f0:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 80008f4:	4770      	bxcc	lr
 80008f6:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 80008fa:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 80008fe:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000902:	4770      	bx	lr
 8000904:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000908:	bf16      	itet	ne
 800090a:	4608      	movne	r0, r1
 800090c:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000910:	4601      	movne	r1, r0
 8000912:	0242      	lsls	r2, r0, #9
 8000914:	bf06      	itte	eq
 8000916:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 800091a:	ea90 0f01 	teqeq	r0, r1
 800091e:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000922:	4770      	bx	lr

08000924 <__aeabi_ui2f>:
 8000924:	f04f 0300 	mov.w	r3, #0
 8000928:	e004      	b.n	8000934 <__aeabi_i2f+0x8>
 800092a:	bf00      	nop

0800092c <__aeabi_i2f>:
 800092c:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000930:	bf48      	it	mi
 8000932:	4240      	negmi	r0, r0
 8000934:	ea5f 0c00 	movs.w	ip, r0
 8000938:	bf08      	it	eq
 800093a:	4770      	bxeq	lr
 800093c:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000940:	4601      	mov	r1, r0
 8000942:	f04f 0000 	mov.w	r0, #0
 8000946:	e01c      	b.n	8000982 <__aeabi_l2f+0x2a>

08000948 <__aeabi_ul2f>:
 8000948:	ea50 0201 	orrs.w	r2, r0, r1
 800094c:	bf08      	it	eq
 800094e:	4770      	bxeq	lr
 8000950:	f04f 0300 	mov.w	r3, #0
 8000954:	e00a      	b.n	800096c <__aeabi_l2f+0x14>
 8000956:	bf00      	nop

08000958 <__aeabi_l2f>:
 8000958:	ea50 0201 	orrs.w	r2, r0, r1
 800095c:	bf08      	it	eq
 800095e:	4770      	bxeq	lr
 8000960:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000964:	d502      	bpl.n	800096c <__aeabi_l2f+0x14>
 8000966:	4240      	negs	r0, r0
 8000968:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800096c:	ea5f 0c01 	movs.w	ip, r1
 8000970:	bf02      	ittt	eq
 8000972:	4684      	moveq	ip, r0
 8000974:	4601      	moveq	r1, r0
 8000976:	2000      	moveq	r0, #0
 8000978:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 800097c:	bf08      	it	eq
 800097e:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000982:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000986:	fabc f28c 	clz	r2, ip
 800098a:	3a08      	subs	r2, #8
 800098c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000990:	db10      	blt.n	80009b4 <__aeabi_l2f+0x5c>
 8000992:	fa01 fc02 	lsl.w	ip, r1, r2
 8000996:	4463      	add	r3, ip
 8000998:	fa00 fc02 	lsl.w	ip, r0, r2
 800099c:	f1c2 0220 	rsb	r2, r2, #32
 80009a0:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80009a4:	fa20 f202 	lsr.w	r2, r0, r2
 80009a8:	eb43 0002 	adc.w	r0, r3, r2
 80009ac:	bf08      	it	eq
 80009ae:	f020 0001 	biceq.w	r0, r0, #1
 80009b2:	4770      	bx	lr
 80009b4:	f102 0220 	add.w	r2, r2, #32
 80009b8:	fa01 fc02 	lsl.w	ip, r1, r2
 80009bc:	f1c2 0220 	rsb	r2, r2, #32
 80009c0:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 80009c4:	fa21 f202 	lsr.w	r2, r1, r2
 80009c8:	eb43 0002 	adc.w	r0, r3, r2
 80009cc:	bf08      	it	eq
 80009ce:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 80009d2:	4770      	bx	lr

080009d4 <__aeabi_fmul>:
 80009d4:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80009d8:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 80009dc:	bf1e      	ittt	ne
 80009de:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 80009e2:	ea92 0f0c 	teqne	r2, ip
 80009e6:	ea93 0f0c 	teqne	r3, ip
 80009ea:	d06f      	beq.n	8000acc <__aeabi_fmul+0xf8>
 80009ec:	441a      	add	r2, r3
 80009ee:	ea80 0c01 	eor.w	ip, r0, r1
 80009f2:	0240      	lsls	r0, r0, #9
 80009f4:	bf18      	it	ne
 80009f6:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 80009fa:	d01e      	beq.n	8000a3a <__aeabi_fmul+0x66>
 80009fc:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000a00:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000a04:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000a08:	fba0 3101 	umull	r3, r1, r0, r1
 8000a0c:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000a10:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8000a14:	bf3e      	ittt	cc
 8000a16:	0049      	lslcc	r1, r1, #1
 8000a18:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000a1c:	005b      	lslcc	r3, r3, #1
 8000a1e:	ea40 0001 	orr.w	r0, r0, r1
 8000a22:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 8000a26:	2afd      	cmp	r2, #253	@ 0xfd
 8000a28:	d81d      	bhi.n	8000a66 <__aeabi_fmul+0x92>
 8000a2a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8000a2e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000a32:	bf08      	it	eq
 8000a34:	f020 0001 	biceq.w	r0, r0, #1
 8000a38:	4770      	bx	lr
 8000a3a:	f090 0f00 	teq	r0, #0
 8000a3e:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000a42:	bf08      	it	eq
 8000a44:	0249      	lsleq	r1, r1, #9
 8000a46:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000a4a:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000a4e:	3a7f      	subs	r2, #127	@ 0x7f
 8000a50:	bfc2      	ittt	gt
 8000a52:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000a56:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000a5a:	4770      	bxgt	lr
 8000a5c:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000a60:	f04f 0300 	mov.w	r3, #0
 8000a64:	3a01      	subs	r2, #1
 8000a66:	dc5d      	bgt.n	8000b24 <__aeabi_fmul+0x150>
 8000a68:	f112 0f19 	cmn.w	r2, #25
 8000a6c:	bfdc      	itt	le
 8000a6e:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000a72:	4770      	bxle	lr
 8000a74:	f1c2 0200 	rsb	r2, r2, #0
 8000a78:	0041      	lsls	r1, r0, #1
 8000a7a:	fa21 f102 	lsr.w	r1, r1, r2
 8000a7e:	f1c2 0220 	rsb	r2, r2, #32
 8000a82:	fa00 fc02 	lsl.w	ip, r0, r2
 8000a86:	ea5f 0031 	movs.w	r0, r1, rrx
 8000a8a:	f140 0000 	adc.w	r0, r0, #0
 8000a8e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000a92:	bf08      	it	eq
 8000a94:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000a98:	4770      	bx	lr
 8000a9a:	f092 0f00 	teq	r2, #0
 8000a9e:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000aa2:	bf02      	ittt	eq
 8000aa4:	0040      	lsleq	r0, r0, #1
 8000aa6:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000aaa:	3a01      	subeq	r2, #1
 8000aac:	d0f9      	beq.n	8000aa2 <__aeabi_fmul+0xce>
 8000aae:	ea40 000c 	orr.w	r0, r0, ip
 8000ab2:	f093 0f00 	teq	r3, #0
 8000ab6:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000aba:	bf02      	ittt	eq
 8000abc:	0049      	lsleq	r1, r1, #1
 8000abe:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000ac2:	3b01      	subeq	r3, #1
 8000ac4:	d0f9      	beq.n	8000aba <__aeabi_fmul+0xe6>
 8000ac6:	ea41 010c 	orr.w	r1, r1, ip
 8000aca:	e78f      	b.n	80009ec <__aeabi_fmul+0x18>
 8000acc:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000ad0:	ea92 0f0c 	teq	r2, ip
 8000ad4:	bf18      	it	ne
 8000ad6:	ea93 0f0c 	teqne	r3, ip
 8000ada:	d00a      	beq.n	8000af2 <__aeabi_fmul+0x11e>
 8000adc:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000ae0:	bf18      	it	ne
 8000ae2:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000ae6:	d1d8      	bne.n	8000a9a <__aeabi_fmul+0xc6>
 8000ae8:	ea80 0001 	eor.w	r0, r0, r1
 8000aec:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000af0:	4770      	bx	lr
 8000af2:	f090 0f00 	teq	r0, #0
 8000af6:	bf17      	itett	ne
 8000af8:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000afc:	4608      	moveq	r0, r1
 8000afe:	f091 0f00 	teqne	r1, #0
 8000b02:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000b06:	d014      	beq.n	8000b32 <__aeabi_fmul+0x15e>
 8000b08:	ea92 0f0c 	teq	r2, ip
 8000b0c:	d101      	bne.n	8000b12 <__aeabi_fmul+0x13e>
 8000b0e:	0242      	lsls	r2, r0, #9
 8000b10:	d10f      	bne.n	8000b32 <__aeabi_fmul+0x15e>
 8000b12:	ea93 0f0c 	teq	r3, ip
 8000b16:	d103      	bne.n	8000b20 <__aeabi_fmul+0x14c>
 8000b18:	024b      	lsls	r3, r1, #9
 8000b1a:	bf18      	it	ne
 8000b1c:	4608      	movne	r0, r1
 8000b1e:	d108      	bne.n	8000b32 <__aeabi_fmul+0x15e>
 8000b20:	ea80 0001 	eor.w	r0, r0, r1
 8000b24:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000b28:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000b2c:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b30:	4770      	bx	lr
 8000b32:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000b36:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 8000b3a:	4770      	bx	lr

08000b3c <__aeabi_fdiv>:
 8000b3c:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000b40:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000b44:	bf1e      	ittt	ne
 8000b46:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000b4a:	ea92 0f0c 	teqne	r2, ip
 8000b4e:	ea93 0f0c 	teqne	r3, ip
 8000b52:	d069      	beq.n	8000c28 <__aeabi_fdiv+0xec>
 8000b54:	eba2 0203 	sub.w	r2, r2, r3
 8000b58:	ea80 0c01 	eor.w	ip, r0, r1
 8000b5c:	0249      	lsls	r1, r1, #9
 8000b5e:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000b62:	d037      	beq.n	8000bd4 <__aeabi_fdiv+0x98>
 8000b64:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000b68:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000b6c:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000b70:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000b74:	428b      	cmp	r3, r1
 8000b76:	bf38      	it	cc
 8000b78:	005b      	lslcc	r3, r3, #1
 8000b7a:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000b7e:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 8000b82:	428b      	cmp	r3, r1
 8000b84:	bf24      	itt	cs
 8000b86:	1a5b      	subcs	r3, r3, r1
 8000b88:	ea40 000c 	orrcs.w	r0, r0, ip
 8000b8c:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000b90:	bf24      	itt	cs
 8000b92:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000b96:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000b9a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000b9e:	bf24      	itt	cs
 8000ba0:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000ba4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000ba8:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000bac:	bf24      	itt	cs
 8000bae:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000bb2:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000bb6:	011b      	lsls	r3, r3, #4
 8000bb8:	bf18      	it	ne
 8000bba:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000bbe:	d1e0      	bne.n	8000b82 <__aeabi_fdiv+0x46>
 8000bc0:	2afd      	cmp	r2, #253	@ 0xfd
 8000bc2:	f63f af50 	bhi.w	8000a66 <__aeabi_fmul+0x92>
 8000bc6:	428b      	cmp	r3, r1
 8000bc8:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000bcc:	bf08      	it	eq
 8000bce:	f020 0001 	biceq.w	r0, r0, #1
 8000bd2:	4770      	bx	lr
 8000bd4:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000bd8:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000bdc:	327f      	adds	r2, #127	@ 0x7f
 8000bde:	bfc2      	ittt	gt
 8000be0:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000be4:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000be8:	4770      	bxgt	lr
 8000bea:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000bee:	f04f 0300 	mov.w	r3, #0
 8000bf2:	3a01      	subs	r2, #1
 8000bf4:	e737      	b.n	8000a66 <__aeabi_fmul+0x92>
 8000bf6:	f092 0f00 	teq	r2, #0
 8000bfa:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000bfe:	bf02      	ittt	eq
 8000c00:	0040      	lsleq	r0, r0, #1
 8000c02:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000c06:	3a01      	subeq	r2, #1
 8000c08:	d0f9      	beq.n	8000bfe <__aeabi_fdiv+0xc2>
 8000c0a:	ea40 000c 	orr.w	r0, r0, ip
 8000c0e:	f093 0f00 	teq	r3, #0
 8000c12:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c16:	bf02      	ittt	eq
 8000c18:	0049      	lsleq	r1, r1, #1
 8000c1a:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000c1e:	3b01      	subeq	r3, #1
 8000c20:	d0f9      	beq.n	8000c16 <__aeabi_fdiv+0xda>
 8000c22:	ea41 010c 	orr.w	r1, r1, ip
 8000c26:	e795      	b.n	8000b54 <__aeabi_fdiv+0x18>
 8000c28:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000c2c:	ea92 0f0c 	teq	r2, ip
 8000c30:	d108      	bne.n	8000c44 <__aeabi_fdiv+0x108>
 8000c32:	0242      	lsls	r2, r0, #9
 8000c34:	f47f af7d 	bne.w	8000b32 <__aeabi_fmul+0x15e>
 8000c38:	ea93 0f0c 	teq	r3, ip
 8000c3c:	f47f af70 	bne.w	8000b20 <__aeabi_fmul+0x14c>
 8000c40:	4608      	mov	r0, r1
 8000c42:	e776      	b.n	8000b32 <__aeabi_fmul+0x15e>
 8000c44:	ea93 0f0c 	teq	r3, ip
 8000c48:	d104      	bne.n	8000c54 <__aeabi_fdiv+0x118>
 8000c4a:	024b      	lsls	r3, r1, #9
 8000c4c:	f43f af4c 	beq.w	8000ae8 <__aeabi_fmul+0x114>
 8000c50:	4608      	mov	r0, r1
 8000c52:	e76e      	b.n	8000b32 <__aeabi_fmul+0x15e>
 8000c54:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000c58:	bf18      	it	ne
 8000c5a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000c5e:	d1ca      	bne.n	8000bf6 <__aeabi_fdiv+0xba>
 8000c60:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 8000c64:	f47f af5c 	bne.w	8000b20 <__aeabi_fmul+0x14c>
 8000c68:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 8000c6c:	f47f af3c 	bne.w	8000ae8 <__aeabi_fmul+0x114>
 8000c70:	e75f      	b.n	8000b32 <__aeabi_fmul+0x15e>
 8000c72:	bf00      	nop

08000c74 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000c74:	b580      	push	{r7, lr}
 8000c76:	b084      	sub	sp, #16
 8000c78:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000c7a:	1d3b      	adds	r3, r7, #4
 8000c7c:	2200      	movs	r2, #0
 8000c7e:	601a      	str	r2, [r3, #0]
 8000c80:	605a      	str	r2, [r3, #4]
 8000c82:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000c84:	4b36      	ldr	r3, [pc, #216]	@ (8000d60 <MX_ADC1_Init+0xec>)
 8000c86:	4a37      	ldr	r2, [pc, #220]	@ (8000d64 <MX_ADC1_Init+0xf0>)
 8000c88:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8000c8a:	4b35      	ldr	r3, [pc, #212]	@ (8000d60 <MX_ADC1_Init+0xec>)
 8000c8c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000c90:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8000c92:	4b33      	ldr	r3, [pc, #204]	@ (8000d60 <MX_ADC1_Init+0xec>)
 8000c94:	2201      	movs	r2, #1
 8000c96:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000c98:	4b31      	ldr	r3, [pc, #196]	@ (8000d60 <MX_ADC1_Init+0xec>)
 8000c9a:	2200      	movs	r2, #0
 8000c9c:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000c9e:	4b30      	ldr	r3, [pc, #192]	@ (8000d60 <MX_ADC1_Init+0xec>)
 8000ca0:	f44f 2260 	mov.w	r2, #917504	@ 0xe0000
 8000ca4:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000ca6:	4b2e      	ldr	r3, [pc, #184]	@ (8000d60 <MX_ADC1_Init+0xec>)
 8000ca8:	2200      	movs	r2, #0
 8000caa:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 5;
 8000cac:	4b2c      	ldr	r3, [pc, #176]	@ (8000d60 <MX_ADC1_Init+0xec>)
 8000cae:	2205      	movs	r2, #5
 8000cb0:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000cb2:	482b      	ldr	r0, [pc, #172]	@ (8000d60 <MX_ADC1_Init+0xec>)
 8000cb4:	f001 fd38 	bl	8002728 <HAL_ADC_Init>
 8000cb8:	4603      	mov	r3, r0
 8000cba:	2b00      	cmp	r3, #0
 8000cbc:	d001      	beq.n	8000cc2 <MX_ADC1_Init+0x4e>
  {
    Error_Handler();
 8000cbe:	f000 fce0 	bl	8001682 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8000cc2:	2300      	movs	r3, #0
 8000cc4:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000cc6:	2301      	movs	r3, #1
 8000cc8:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000cca:	2300      	movs	r3, #0
 8000ccc:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000cce:	1d3b      	adds	r3, r7, #4
 8000cd0:	4619      	mov	r1, r3
 8000cd2:	4823      	ldr	r0, [pc, #140]	@ (8000d60 <MX_ADC1_Init+0xec>)
 8000cd4:	f001 fefa 	bl	8002acc <HAL_ADC_ConfigChannel>
 8000cd8:	4603      	mov	r3, r0
 8000cda:	2b00      	cmp	r3, #0
 8000cdc:	d001      	beq.n	8000ce2 <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 8000cde:	f000 fcd0 	bl	8001682 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000ce2:	2301      	movs	r3, #1
 8000ce4:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8000ce6:	2302      	movs	r3, #2
 8000ce8:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000cea:	1d3b      	adds	r3, r7, #4
 8000cec:	4619      	mov	r1, r3
 8000cee:	481c      	ldr	r0, [pc, #112]	@ (8000d60 <MX_ADC1_Init+0xec>)
 8000cf0:	f001 feec 	bl	8002acc <HAL_ADC_ConfigChannel>
 8000cf4:	4603      	mov	r3, r0
 8000cf6:	2b00      	cmp	r3, #0
 8000cf8:	d001      	beq.n	8000cfe <MX_ADC1_Init+0x8a>
  {
    Error_Handler();
 8000cfa:	f000 fcc2 	bl	8001682 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8000cfe:	2302      	movs	r3, #2
 8000d00:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8000d02:	2303      	movs	r3, #3
 8000d04:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000d06:	1d3b      	adds	r3, r7, #4
 8000d08:	4619      	mov	r1, r3
 8000d0a:	4815      	ldr	r0, [pc, #84]	@ (8000d60 <MX_ADC1_Init+0xec>)
 8000d0c:	f001 fede 	bl	8002acc <HAL_ADC_ConfigChannel>
 8000d10:	4603      	mov	r3, r0
 8000d12:	2b00      	cmp	r3, #0
 8000d14:	d001      	beq.n	8000d1a <MX_ADC1_Init+0xa6>
  {
    Error_Handler();
 8000d16:	f000 fcb4 	bl	8001682 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8000d1a:	2303      	movs	r3, #3
 8000d1c:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 8000d1e:	2304      	movs	r3, #4
 8000d20:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000d22:	1d3b      	adds	r3, r7, #4
 8000d24:	4619      	mov	r1, r3
 8000d26:	480e      	ldr	r0, [pc, #56]	@ (8000d60 <MX_ADC1_Init+0xec>)
 8000d28:	f001 fed0 	bl	8002acc <HAL_ADC_ConfigChannel>
 8000d2c:	4603      	mov	r3, r0
 8000d2e:	2b00      	cmp	r3, #0
 8000d30:	d001      	beq.n	8000d36 <MX_ADC1_Init+0xc2>
  {
    Error_Handler();
 8000d32:	f000 fca6 	bl	8001682 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_VREFINT;
 8000d36:	2311      	movs	r3, #17
 8000d38:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_5;
 8000d3a:	2305      	movs	r3, #5
 8000d3c:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_71CYCLES_5;
 8000d3e:	2306      	movs	r3, #6
 8000d40:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000d42:	1d3b      	adds	r3, r7, #4
 8000d44:	4619      	mov	r1, r3
 8000d46:	4806      	ldr	r0, [pc, #24]	@ (8000d60 <MX_ADC1_Init+0xec>)
 8000d48:	f001 fec0 	bl	8002acc <HAL_ADC_ConfigChannel>
 8000d4c:	4603      	mov	r3, r0
 8000d4e:	2b00      	cmp	r3, #0
 8000d50:	d001      	beq.n	8000d56 <MX_ADC1_Init+0xe2>
  {
    Error_Handler();
 8000d52:	f000 fc96 	bl	8001682 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000d56:	bf00      	nop
 8000d58:	3710      	adds	r7, #16
 8000d5a:	46bd      	mov	sp, r7
 8000d5c:	bd80      	pop	{r7, pc}
 8000d5e:	bf00      	nop
 8000d60:	2000002c 	.word	0x2000002c
 8000d64:	40012400 	.word	0x40012400

08000d68 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000d68:	b580      	push	{r7, lr}
 8000d6a:	b088      	sub	sp, #32
 8000d6c:	af00      	add	r7, sp, #0
 8000d6e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d70:	f107 0310 	add.w	r3, r7, #16
 8000d74:	2200      	movs	r2, #0
 8000d76:	601a      	str	r2, [r3, #0]
 8000d78:	605a      	str	r2, [r3, #4]
 8000d7a:	609a      	str	r2, [r3, #8]
 8000d7c:	60da      	str	r2, [r3, #12]
  if(adcHandle->Instance==ADC1)
 8000d7e:	687b      	ldr	r3, [r7, #4]
 8000d80:	681b      	ldr	r3, [r3, #0]
 8000d82:	4a28      	ldr	r2, [pc, #160]	@ (8000e24 <HAL_ADC_MspInit+0xbc>)
 8000d84:	4293      	cmp	r3, r2
 8000d86:	d149      	bne.n	8000e1c <HAL_ADC_MspInit+0xb4>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000d88:	4b27      	ldr	r3, [pc, #156]	@ (8000e28 <HAL_ADC_MspInit+0xc0>)
 8000d8a:	699b      	ldr	r3, [r3, #24]
 8000d8c:	4a26      	ldr	r2, [pc, #152]	@ (8000e28 <HAL_ADC_MspInit+0xc0>)
 8000d8e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000d92:	6193      	str	r3, [r2, #24]
 8000d94:	4b24      	ldr	r3, [pc, #144]	@ (8000e28 <HAL_ADC_MspInit+0xc0>)
 8000d96:	699b      	ldr	r3, [r3, #24]
 8000d98:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8000d9c:	60fb      	str	r3, [r7, #12]
 8000d9e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000da0:	4b21      	ldr	r3, [pc, #132]	@ (8000e28 <HAL_ADC_MspInit+0xc0>)
 8000da2:	699b      	ldr	r3, [r3, #24]
 8000da4:	4a20      	ldr	r2, [pc, #128]	@ (8000e28 <HAL_ADC_MspInit+0xc0>)
 8000da6:	f043 0304 	orr.w	r3, r3, #4
 8000daa:	6193      	str	r3, [r2, #24]
 8000dac:	4b1e      	ldr	r3, [pc, #120]	@ (8000e28 <HAL_ADC_MspInit+0xc0>)
 8000dae:	699b      	ldr	r3, [r3, #24]
 8000db0:	f003 0304 	and.w	r3, r3, #4
 8000db4:	60bb      	str	r3, [r7, #8]
 8000db6:	68bb      	ldr	r3, [r7, #8]
    PA0-WKUP     ------> ADC1_IN0
    PA1     ------> ADC1_IN1
    PA2     ------> ADC1_IN2
    PA3     ------> ADC1_IN3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8000db8:	230f      	movs	r3, #15
 8000dba:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000dbc:	2303      	movs	r3, #3
 8000dbe:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000dc0:	f107 0310 	add.w	r3, r7, #16
 8000dc4:	4619      	mov	r1, r3
 8000dc6:	4819      	ldr	r0, [pc, #100]	@ (8000e2c <HAL_ADC_MspInit+0xc4>)
 8000dc8:	f002 fc24 	bl	8003614 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8000dcc:	4b18      	ldr	r3, [pc, #96]	@ (8000e30 <HAL_ADC_MspInit+0xc8>)
 8000dce:	4a19      	ldr	r2, [pc, #100]	@ (8000e34 <HAL_ADC_MspInit+0xcc>)
 8000dd0:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000dd2:	4b17      	ldr	r3, [pc, #92]	@ (8000e30 <HAL_ADC_MspInit+0xc8>)
 8000dd4:	2200      	movs	r2, #0
 8000dd6:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000dd8:	4b15      	ldr	r3, [pc, #84]	@ (8000e30 <HAL_ADC_MspInit+0xc8>)
 8000dda:	2200      	movs	r2, #0
 8000ddc:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8000dde:	4b14      	ldr	r3, [pc, #80]	@ (8000e30 <HAL_ADC_MspInit+0xc8>)
 8000de0:	2280      	movs	r2, #128	@ 0x80
 8000de2:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000de4:	4b12      	ldr	r3, [pc, #72]	@ (8000e30 <HAL_ADC_MspInit+0xc8>)
 8000de6:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000dea:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000dec:	4b10      	ldr	r3, [pc, #64]	@ (8000e30 <HAL_ADC_MspInit+0xc8>)
 8000dee:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000df2:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8000df4:	4b0e      	ldr	r3, [pc, #56]	@ (8000e30 <HAL_ADC_MspInit+0xc8>)
 8000df6:	2220      	movs	r2, #32
 8000df8:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8000dfa:	4b0d      	ldr	r3, [pc, #52]	@ (8000e30 <HAL_ADC_MspInit+0xc8>)
 8000dfc:	2200      	movs	r2, #0
 8000dfe:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8000e00:	480b      	ldr	r0, [pc, #44]	@ (8000e30 <HAL_ADC_MspInit+0xc8>)
 8000e02:	f002 fa19 	bl	8003238 <HAL_DMA_Init>
 8000e06:	4603      	mov	r3, r0
 8000e08:	2b00      	cmp	r3, #0
 8000e0a:	d001      	beq.n	8000e10 <HAL_ADC_MspInit+0xa8>
    {
      Error_Handler();
 8000e0c:	f000 fc39 	bl	8001682 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8000e10:	687b      	ldr	r3, [r7, #4]
 8000e12:	4a07      	ldr	r2, [pc, #28]	@ (8000e30 <HAL_ADC_MspInit+0xc8>)
 8000e14:	621a      	str	r2, [r3, #32]
 8000e16:	4a06      	ldr	r2, [pc, #24]	@ (8000e30 <HAL_ADC_MspInit+0xc8>)
 8000e18:	687b      	ldr	r3, [r7, #4]
 8000e1a:	6253      	str	r3, [r2, #36]	@ 0x24

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8000e1c:	bf00      	nop
 8000e1e:	3720      	adds	r7, #32
 8000e20:	46bd      	mov	sp, r7
 8000e22:	bd80      	pop	{r7, pc}
 8000e24:	40012400 	.word	0x40012400
 8000e28:	40021000 	.word	0x40021000
 8000e2c:	40010800 	.word	0x40010800
 8000e30:	2000005c 	.word	0x2000005c
 8000e34:	40020008 	.word	0x40020008

08000e38 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000e38:	b580      	push	{r7, lr}
 8000e3a:	b082      	sub	sp, #8
 8000e3c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000e3e:	4b0c      	ldr	r3, [pc, #48]	@ (8000e70 <MX_DMA_Init+0x38>)
 8000e40:	695b      	ldr	r3, [r3, #20]
 8000e42:	4a0b      	ldr	r2, [pc, #44]	@ (8000e70 <MX_DMA_Init+0x38>)
 8000e44:	f043 0301 	orr.w	r3, r3, #1
 8000e48:	6153      	str	r3, [r2, #20]
 8000e4a:	4b09      	ldr	r3, [pc, #36]	@ (8000e70 <MX_DMA_Init+0x38>)
 8000e4c:	695b      	ldr	r3, [r3, #20]
 8000e4e:	f003 0301 	and.w	r3, r3, #1
 8000e52:	607b      	str	r3, [r7, #4]
 8000e54:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8000e56:	2200      	movs	r2, #0
 8000e58:	2100      	movs	r1, #0
 8000e5a:	200b      	movs	r0, #11
 8000e5c:	f002 f9b5 	bl	80031ca <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000e60:	200b      	movs	r0, #11
 8000e62:	f002 f9ce 	bl	8003202 <HAL_NVIC_EnableIRQ>

}
 8000e66:	bf00      	nop
 8000e68:	3708      	adds	r7, #8
 8000e6a:	46bd      	mov	sp, r7
 8000e6c:	bd80      	pop	{r7, pc}
 8000e6e:	bf00      	nop
 8000e70:	40021000 	.word	0x40021000

08000e74 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000e74:	b580      	push	{r7, lr}
 8000e76:	b088      	sub	sp, #32
 8000e78:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e7a:	f107 0310 	add.w	r3, r7, #16
 8000e7e:	2200      	movs	r2, #0
 8000e80:	601a      	str	r2, [r3, #0]
 8000e82:	605a      	str	r2, [r3, #4]
 8000e84:	609a      	str	r2, [r3, #8]
 8000e86:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000e88:	4b24      	ldr	r3, [pc, #144]	@ (8000f1c <MX_GPIO_Init+0xa8>)
 8000e8a:	699b      	ldr	r3, [r3, #24]
 8000e8c:	4a23      	ldr	r2, [pc, #140]	@ (8000f1c <MX_GPIO_Init+0xa8>)
 8000e8e:	f043 0310 	orr.w	r3, r3, #16
 8000e92:	6193      	str	r3, [r2, #24]
 8000e94:	4b21      	ldr	r3, [pc, #132]	@ (8000f1c <MX_GPIO_Init+0xa8>)
 8000e96:	699b      	ldr	r3, [r3, #24]
 8000e98:	f003 0310 	and.w	r3, r3, #16
 8000e9c:	60fb      	str	r3, [r7, #12]
 8000e9e:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000ea0:	4b1e      	ldr	r3, [pc, #120]	@ (8000f1c <MX_GPIO_Init+0xa8>)
 8000ea2:	699b      	ldr	r3, [r3, #24]
 8000ea4:	4a1d      	ldr	r2, [pc, #116]	@ (8000f1c <MX_GPIO_Init+0xa8>)
 8000ea6:	f043 0320 	orr.w	r3, r3, #32
 8000eaa:	6193      	str	r3, [r2, #24]
 8000eac:	4b1b      	ldr	r3, [pc, #108]	@ (8000f1c <MX_GPIO_Init+0xa8>)
 8000eae:	699b      	ldr	r3, [r3, #24]
 8000eb0:	f003 0320 	and.w	r3, r3, #32
 8000eb4:	60bb      	str	r3, [r7, #8]
 8000eb6:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000eb8:	4b18      	ldr	r3, [pc, #96]	@ (8000f1c <MX_GPIO_Init+0xa8>)
 8000eba:	699b      	ldr	r3, [r3, #24]
 8000ebc:	4a17      	ldr	r2, [pc, #92]	@ (8000f1c <MX_GPIO_Init+0xa8>)
 8000ebe:	f043 0304 	orr.w	r3, r3, #4
 8000ec2:	6193      	str	r3, [r2, #24]
 8000ec4:	4b15      	ldr	r3, [pc, #84]	@ (8000f1c <MX_GPIO_Init+0xa8>)
 8000ec6:	699b      	ldr	r3, [r3, #24]
 8000ec8:	f003 0304 	and.w	r3, r3, #4
 8000ecc:	607b      	str	r3, [r7, #4]
 8000ece:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ed0:	4b12      	ldr	r3, [pc, #72]	@ (8000f1c <MX_GPIO_Init+0xa8>)
 8000ed2:	699b      	ldr	r3, [r3, #24]
 8000ed4:	4a11      	ldr	r2, [pc, #68]	@ (8000f1c <MX_GPIO_Init+0xa8>)
 8000ed6:	f043 0308 	orr.w	r3, r3, #8
 8000eda:	6193      	str	r3, [r2, #24]
 8000edc:	4b0f      	ldr	r3, [pc, #60]	@ (8000f1c <MX_GPIO_Init+0xa8>)
 8000ede:	699b      	ldr	r3, [r3, #24]
 8000ee0:	f003 0308 	and.w	r3, r3, #8
 8000ee4:	603b      	str	r3, [r7, #0]
 8000ee6:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SYS_WL_GPIO_Port, SYS_WL_Pin, GPIO_PIN_RESET);
 8000ee8:	2200      	movs	r2, #0
 8000eea:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000eee:	480c      	ldr	r0, [pc, #48]	@ (8000f20 <MX_GPIO_Init+0xac>)
 8000ef0:	f002 fd14 	bl	800391c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : SYS_WL_Pin */
  GPIO_InitStruct.Pin = SYS_WL_Pin;
 8000ef4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000ef8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000efa:	2301      	movs	r3, #1
 8000efc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000efe:	2300      	movs	r3, #0
 8000f00:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f02:	2302      	movs	r3, #2
 8000f04:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(SYS_WL_GPIO_Port, &GPIO_InitStruct);
 8000f06:	f107 0310 	add.w	r3, r7, #16
 8000f0a:	4619      	mov	r1, r3
 8000f0c:	4804      	ldr	r0, [pc, #16]	@ (8000f20 <MX_GPIO_Init+0xac>)
 8000f0e:	f002 fb81 	bl	8003614 <HAL_GPIO_Init>

}
 8000f12:	bf00      	nop
 8000f14:	3720      	adds	r7, #32
 8000f16:	46bd      	mov	sp, r7
 8000f18:	bd80      	pop	{r7, pc}
 8000f1a:	bf00      	nop
 8000f1c:	40021000 	.word	0x40021000
 8000f20:	40011000 	.word	0x40011000

08000f24 <MPU6050_Write_Reg>:
 * @param reg 
 * @param data 
 * @retval 0: , 1: 
 */
uint8_t MPU6050_Write_Reg(uint8_t reg, uint8_t data)
{
 8000f24:	b580      	push	{r7, lr}
 8000f26:	b088      	sub	sp, #32
 8000f28:	af04      	add	r7, sp, #16
 8000f2a:	4603      	mov	r3, r0
 8000f2c:	460a      	mov	r2, r1
 8000f2e:	71fb      	strb	r3, [r7, #7]
 8000f30:	4613      	mov	r3, r2
 8000f32:	71bb      	strb	r3, [r7, #6]
    HAL_StatusTypeDef status = HAL_I2C_Mem_Write(&hi2c2, MPU6050_ADDR, reg, 1, &data, 1, MPU6050_TIMEOUT_MS);
 8000f34:	79fb      	ldrb	r3, [r7, #7]
 8000f36:	b29a      	uxth	r2, r3
 8000f38:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000f3c:	9302      	str	r3, [sp, #8]
 8000f3e:	2301      	movs	r3, #1
 8000f40:	9301      	str	r3, [sp, #4]
 8000f42:	1dbb      	adds	r3, r7, #6
 8000f44:	9300      	str	r3, [sp, #0]
 8000f46:	2301      	movs	r3, #1
 8000f48:	21d0      	movs	r1, #208	@ 0xd0
 8000f4a:	4807      	ldr	r0, [pc, #28]	@ (8000f68 <MPU6050_Write_Reg+0x44>)
 8000f4c:	f002 ff40 	bl	8003dd0 <HAL_I2C_Mem_Write>
 8000f50:	4603      	mov	r3, r0
 8000f52:	73fb      	strb	r3, [r7, #15]
    return (status == HAL_OK) ? 0 : 1;
 8000f54:	7bfb      	ldrb	r3, [r7, #15]
 8000f56:	2b00      	cmp	r3, #0
 8000f58:	bf14      	ite	ne
 8000f5a:	2301      	movne	r3, #1
 8000f5c:	2300      	moveq	r3, #0
 8000f5e:	b2db      	uxtb	r3, r3
}
 8000f60:	4618      	mov	r0, r3
 8000f62:	3710      	adds	r7, #16
 8000f64:	46bd      	mov	sp, r7
 8000f66:	bd80      	pop	{r7, pc}
 8000f68:	200000f4 	.word	0x200000f4

08000f6c <MPU6050_Read_Multi_Reg>:
 * @param data 
 * @param length 
 * @retval 0: , 1: 
 */
uint8_t MPU6050_Read_Multi_Reg(uint8_t reg, uint8_t *data, uint8_t length)
{
 8000f6c:	b580      	push	{r7, lr}
 8000f6e:	b088      	sub	sp, #32
 8000f70:	af04      	add	r7, sp, #16
 8000f72:	4603      	mov	r3, r0
 8000f74:	6039      	str	r1, [r7, #0]
 8000f76:	71fb      	strb	r3, [r7, #7]
 8000f78:	4613      	mov	r3, r2
 8000f7a:	71bb      	strb	r3, [r7, #6]
    HAL_StatusTypeDef status = HAL_I2C_Mem_Read(&hi2c2, MPU6050_ADDR, reg, 1, data, length, MPU6050_TIMEOUT_MS);
 8000f7c:	79fb      	ldrb	r3, [r7, #7]
 8000f7e:	b29a      	uxth	r2, r3
 8000f80:	79bb      	ldrb	r3, [r7, #6]
 8000f82:	b29b      	uxth	r3, r3
 8000f84:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8000f88:	9102      	str	r1, [sp, #8]
 8000f8a:	9301      	str	r3, [sp, #4]
 8000f8c:	683b      	ldr	r3, [r7, #0]
 8000f8e:	9300      	str	r3, [sp, #0]
 8000f90:	2301      	movs	r3, #1
 8000f92:	21d0      	movs	r1, #208	@ 0xd0
 8000f94:	4807      	ldr	r0, [pc, #28]	@ (8000fb4 <MPU6050_Read_Multi_Reg+0x48>)
 8000f96:	f003 f815 	bl	8003fc4 <HAL_I2C_Mem_Read>
 8000f9a:	4603      	mov	r3, r0
 8000f9c:	73fb      	strb	r3, [r7, #15]
    return (status == HAL_OK) ? 0 : 1;
 8000f9e:	7bfb      	ldrb	r3, [r7, #15]
 8000fa0:	2b00      	cmp	r3, #0
 8000fa2:	bf14      	ite	ne
 8000fa4:	2301      	movne	r3, #1
 8000fa6:	2300      	moveq	r3, #0
 8000fa8:	b2db      	uxtb	r3, r3
}
 8000faa:	4618      	mov	r0, r3
 8000fac:	3710      	adds	r7, #16
 8000fae:	46bd      	mov	sp, r7
 8000fb0:	bd80      	pop	{r7, pc}
 8000fb2:	bf00      	nop
 8000fb4:	200000f4 	.word	0x200000f4

08000fb8 <MPU6050_Init>:
/**
 * @brief MPU6050
 * @retval 0: , 1: 
 */
uint8_t MPU6050_Init(void)
{
 8000fb8:	b580      	push	{r7, lr}
 8000fba:	b086      	sub	sp, #24
 8000fbc:	af04      	add	r7, sp, #16
    uint8_t check;
    HAL_StatusTypeDef status;
    // MPU6050
    HAL_Delay(MPU6050_STARTUP_DELAY_MS);
 8000fbe:	2064      	movs	r0, #100	@ 0x64
 8000fc0:	f001 fb8e 	bl	80026e0 <HAL_Delay>

    // 
    status = HAL_I2C_Mem_Read(&hi2c2, MPU6050_ADDR, WHO_AM_I_REG, 1, &check, 1, MPU6050_TIMEOUT_MS);
 8000fc4:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000fc8:	9302      	str	r3, [sp, #8]
 8000fca:	2301      	movs	r3, #1
 8000fcc:	9301      	str	r3, [sp, #4]
 8000fce:	1dbb      	adds	r3, r7, #6
 8000fd0:	9300      	str	r3, [sp, #0]
 8000fd2:	2301      	movs	r3, #1
 8000fd4:	2275      	movs	r2, #117	@ 0x75
 8000fd6:	21d0      	movs	r1, #208	@ 0xd0
 8000fd8:	4826      	ldr	r0, [pc, #152]	@ (8001074 <MPU6050_Init+0xbc>)
 8000fda:	f002 fff3 	bl	8003fc4 <HAL_I2C_Mem_Read>
 8000fde:	4603      	mov	r3, r0
 8000fe0:	71fb      	strb	r3, [r7, #7]

    if (status != HAL_OK || check != 0x68)
 8000fe2:	79fb      	ldrb	r3, [r7, #7]
 8000fe4:	2b00      	cmp	r3, #0
 8000fe6:	d102      	bne.n	8000fee <MPU6050_Init+0x36>
 8000fe8:	79bb      	ldrb	r3, [r7, #6]
 8000fea:	2b68      	cmp	r3, #104	@ 0x68
 8000fec:	d001      	beq.n	8000ff2 <MPU6050_Init+0x3a>
    {
        return 1; // 
 8000fee:	2301      	movs	r3, #1
 8000ff0:	e03c      	b.n	800106c <MPU6050_Init+0xb4>
    }

    // MPU6050
    if (MPU6050_Write_Reg(PWR_MGMT_1_REG, MPU6050_PWR_MGMT_1_RESET) != 0)
 8000ff2:	2180      	movs	r1, #128	@ 0x80
 8000ff4:	206b      	movs	r0, #107	@ 0x6b
 8000ff6:	f7ff ff95 	bl	8000f24 <MPU6050_Write_Reg>
 8000ffa:	4603      	mov	r3, r0
 8000ffc:	2b00      	cmp	r3, #0
 8000ffe:	d001      	beq.n	8001004 <MPU6050_Init+0x4c>
    {
        return 2;
 8001000:	2302      	movs	r3, #2
 8001002:	e033      	b.n	800106c <MPU6050_Init+0xb4>
    }
    HAL_Delay(MPU6050_RESET_DELAY_MS); // 
 8001004:	2064      	movs	r0, #100	@ 0x64
 8001006:	f001 fb6b 	bl	80026e0 <HAL_Delay>

    // MPU6050
    if (MPU6050_Write_Reg(PWR_MGMT_1_REG, MPU6050_PWR_MGMT_1_WAKEUP) != 0)
 800100a:	2100      	movs	r1, #0
 800100c:	206b      	movs	r0, #107	@ 0x6b
 800100e:	f7ff ff89 	bl	8000f24 <MPU6050_Write_Reg>
 8001012:	4603      	mov	r3, r0
 8001014:	2b00      	cmp	r3, #0
 8001016:	d001      	beq.n	800101c <MPU6050_Init+0x64>
    {
        return 3;
 8001018:	2303      	movs	r3, #3
 800101a:	e027      	b.n	800106c <MPU6050_Init+0xb4>
    }
    HAL_Delay(10);
 800101c:	200a      	movs	r0, #10
 800101e:	f001 fb5f 	bl	80026e0 <HAL_Delay>

    // 
    if (MPU6050_Write_Reg(CONFIG_REG, MPU6050_DLPF_CFG) != 0)
 8001022:	2106      	movs	r1, #6
 8001024:	201a      	movs	r0, #26
 8001026:	f7ff ff7d 	bl	8000f24 <MPU6050_Write_Reg>
 800102a:	4603      	mov	r3, r0
 800102c:	2b00      	cmp	r3, #0
 800102e:	d001      	beq.n	8001034 <MPU6050_Init+0x7c>
    {
        return 4;
 8001030:	2304      	movs	r3, #4
 8001032:	e01b      	b.n	800106c <MPU6050_Init+0xb4>
    }

    // 
    if (MPU6050_Write_Reg(SMPLRT_DIV_REG, MPU6050_SAMPLE_RATE_DIV) != 0)
 8001034:	2101      	movs	r1, #1
 8001036:	2019      	movs	r0, #25
 8001038:	f7ff ff74 	bl	8000f24 <MPU6050_Write_Reg>
 800103c:	4603      	mov	r3, r0
 800103e:	2b00      	cmp	r3, #0
 8001040:	d001      	beq.n	8001046 <MPU6050_Init+0x8e>
    {
        return 5;
 8001042:	2305      	movs	r3, #5
 8001044:	e012      	b.n	800106c <MPU6050_Init+0xb4>
    }

    // 
    if (MPU6050_Write_Reg(GYRO_CONFIG_REG, (MPU6050_GYRO_SCALE << 3)) != 0)
 8001046:	2100      	movs	r1, #0
 8001048:	201b      	movs	r0, #27
 800104a:	f7ff ff6b 	bl	8000f24 <MPU6050_Write_Reg>
 800104e:	4603      	mov	r3, r0
 8001050:	2b00      	cmp	r3, #0
 8001052:	d001      	beq.n	8001058 <MPU6050_Init+0xa0>
    {
        return 6;
 8001054:	2306      	movs	r3, #6
 8001056:	e009      	b.n	800106c <MPU6050_Init+0xb4>
    }

    // 
    if (MPU6050_Write_Reg(ACCEL_CONFIG_REG, (MPU6050_ACCEL_SCALE << 3)) != 0)
 8001058:	2100      	movs	r1, #0
 800105a:	201c      	movs	r0, #28
 800105c:	f7ff ff62 	bl	8000f24 <MPU6050_Write_Reg>
 8001060:	4603      	mov	r3, r0
 8001062:	2b00      	cmp	r3, #0
 8001064:	d001      	beq.n	800106a <MPU6050_Init+0xb2>
    {
        return 7;
 8001066:	2307      	movs	r3, #7
 8001068:	e000      	b.n	800106c <MPU6050_Init+0xb4>
    }

    return 0;
 800106a:	2300      	movs	r3, #0
}
 800106c:	4618      	mov	r0, r3
 800106e:	3708      	adds	r7, #8
 8001070:	46bd      	mov	sp, r7
 8001072:	bd80      	pop	{r7, pc}
 8001074:	200000f4 	.word	0x200000f4

08001078 <MPU6050_Calibrate>:
/**
 * @brief MPU6050
 * @param DataStruct 
 */
void MPU6050_Calibrate(MPU6050_t *DataStruct)
{
 8001078:	b580      	push	{r7, lr}
 800107a:	b08a      	sub	sp, #40	@ 0x28
 800107c:	af00      	add	r7, sp, #0
 800107e:	6078      	str	r0, [r7, #4]
    int32_t gx_sum = 0, gy_sum = 0, gz_sum = 0;
 8001080:	2300      	movs	r3, #0
 8001082:	627b      	str	r3, [r7, #36]	@ 0x24
 8001084:	2300      	movs	r3, #0
 8001086:	623b      	str	r3, [r7, #32]
 8001088:	2300      	movs	r3, #0
 800108a:	61fb      	str	r3, [r7, #28]
    int32_t ax_sum = 0, ay_sum = 0, az_sum = 0;
 800108c:	2300      	movs	r3, #0
 800108e:	61bb      	str	r3, [r7, #24]
 8001090:	2300      	movs	r3, #0
 8001092:	617b      	str	r3, [r7, #20]
 8001094:	2300      	movs	r3, #0
 8001096:	613b      	str	r3, [r7, #16]
    const int samples = 100;
 8001098:	2364      	movs	r3, #100	@ 0x64
 800109a:	60bb      	str	r3, [r7, #8]

    // 0
    DataStruct->Gyro_X_Offset = 0;
 800109c:	687b      	ldr	r3, [r7, #4]
 800109e:	2200      	movs	r2, #0
 80010a0:	859a      	strh	r2, [r3, #44]	@ 0x2c
    DataStruct->Gyro_Y_Offset = 0;
 80010a2:	687b      	ldr	r3, [r7, #4]
 80010a4:	2200      	movs	r2, #0
 80010a6:	85da      	strh	r2, [r3, #46]	@ 0x2e
    DataStruct->Gyro_Z_Offset = 0;
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	2200      	movs	r2, #0
 80010ac:	861a      	strh	r2, [r3, #48]	@ 0x30
    DataStruct->Accel_X_Offset = 0;
 80010ae:	687b      	ldr	r3, [r7, #4]
 80010b0:	2200      	movs	r2, #0
 80010b2:	865a      	strh	r2, [r3, #50]	@ 0x32
    DataStruct->Accel_Y_Offset = 0;
 80010b4:	687b      	ldr	r3, [r7, #4]
 80010b6:	2200      	movs	r2, #0
 80010b8:	869a      	strh	r2, [r3, #52]	@ 0x34
    DataStruct->Accel_Z_Offset = 0;
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	2200      	movs	r2, #0
 80010be:	86da      	strh	r2, [r3, #54]	@ 0x36

    // 
    for (int i = 0; i < samples; i++)
 80010c0:	2300      	movs	r3, #0
 80010c2:	60fb      	str	r3, [r7, #12]
 80010c4:	e032      	b.n	800112c <MPU6050_Calibrate+0xb4>
    {
        MPU6050_Read_All(DataStruct);
 80010c6:	6878      	ldr	r0, [r7, #4]
 80010c8:	f000 f866 	bl	8001198 <MPU6050_Read_All>

        gx_sum += DataStruct->Gyro_X_RAW;
 80010cc:	687b      	ldr	r3, [r7, #4]
 80010ce:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 80010d2:	461a      	mov	r2, r3
 80010d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80010d6:	4413      	add	r3, r2
 80010d8:	627b      	str	r3, [r7, #36]	@ 0x24
        gy_sum += DataStruct->Gyro_Y_RAW;
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	f9b3 3016 	ldrsh.w	r3, [r3, #22]
 80010e0:	461a      	mov	r2, r3
 80010e2:	6a3b      	ldr	r3, [r7, #32]
 80010e4:	4413      	add	r3, r2
 80010e6:	623b      	str	r3, [r7, #32]
        gz_sum += DataStruct->Gyro_Z_RAW;
 80010e8:	687b      	ldr	r3, [r7, #4]
 80010ea:	f9b3 3018 	ldrsh.w	r3, [r3, #24]
 80010ee:	461a      	mov	r2, r3
 80010f0:	69fb      	ldr	r3, [r7, #28]
 80010f2:	4413      	add	r3, r2
 80010f4:	61fb      	str	r3, [r7, #28]

        ax_sum += DataStruct->Accel_X_RAW;
 80010f6:	687b      	ldr	r3, [r7, #4]
 80010f8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80010fc:	461a      	mov	r2, r3
 80010fe:	69bb      	ldr	r3, [r7, #24]
 8001100:	4413      	add	r3, r2
 8001102:	61bb      	str	r3, [r7, #24]
        ay_sum += DataStruct->Accel_Y_RAW;
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 800110a:	461a      	mov	r2, r3
 800110c:	697b      	ldr	r3, [r7, #20]
 800110e:	4413      	add	r3, r2
 8001110:	617b      	str	r3, [r7, #20]
        az_sum += DataStruct->Accel_Z_RAW;
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001118:	461a      	mov	r2, r3
 800111a:	693b      	ldr	r3, [r7, #16]
 800111c:	4413      	add	r3, r2
 800111e:	613b      	str	r3, [r7, #16]

        HAL_Delay(10);
 8001120:	200a      	movs	r0, #10
 8001122:	f001 fadd 	bl	80026e0 <HAL_Delay>
    for (int i = 0; i < samples; i++)
 8001126:	68fb      	ldr	r3, [r7, #12]
 8001128:	3301      	adds	r3, #1
 800112a:	60fb      	str	r3, [r7, #12]
 800112c:	68fa      	ldr	r2, [r7, #12]
 800112e:	68bb      	ldr	r3, [r7, #8]
 8001130:	429a      	cmp	r2, r3
 8001132:	dbc8      	blt.n	80010c6 <MPU6050_Calibrate+0x4e>
    }

    // 
    DataStruct->Gyro_X_Offset = gx_sum / samples;
 8001134:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001136:	68bb      	ldr	r3, [r7, #8]
 8001138:	fb92 f3f3 	sdiv	r3, r2, r3
 800113c:	b21a      	sxth	r2, r3
 800113e:	687b      	ldr	r3, [r7, #4]
 8001140:	859a      	strh	r2, [r3, #44]	@ 0x2c
    DataStruct->Gyro_Y_Offset = gy_sum / samples;
 8001142:	6a3a      	ldr	r2, [r7, #32]
 8001144:	68bb      	ldr	r3, [r7, #8]
 8001146:	fb92 f3f3 	sdiv	r3, r2, r3
 800114a:	b21a      	sxth	r2, r3
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	85da      	strh	r2, [r3, #46]	@ 0x2e
    DataStruct->Gyro_Z_Offset = gz_sum / samples;
 8001150:	69fa      	ldr	r2, [r7, #28]
 8001152:	68bb      	ldr	r3, [r7, #8]
 8001154:	fb92 f3f3 	sdiv	r3, r2, r3
 8001158:	b21a      	sxth	r2, r3
 800115a:	687b      	ldr	r3, [r7, #4]
 800115c:	861a      	strh	r2, [r3, #48]	@ 0x30

    DataStruct->Accel_X_Offset = ax_sum / samples;
 800115e:	69ba      	ldr	r2, [r7, #24]
 8001160:	68bb      	ldr	r3, [r7, #8]
 8001162:	fb92 f3f3 	sdiv	r3, r2, r3
 8001166:	b21a      	sxth	r2, r3
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	865a      	strh	r2, [r3, #50]	@ 0x32
    DataStruct->Accel_Y_Offset = ay_sum / samples;
 800116c:	697a      	ldr	r2, [r7, #20]
 800116e:	68bb      	ldr	r3, [r7, #8]
 8001170:	fb92 f3f3 	sdiv	r3, r2, r3
 8001174:	b21a      	sxth	r2, r3
 8001176:	687b      	ldr	r3, [r7, #4]
 8001178:	869a      	strh	r2, [r3, #52]	@ 0x34
    DataStruct->Accel_Z_Offset = (az_sum / samples) - (int16_t)MPU6050_ACCEL_SENSITIVITY; // Z1g
 800117a:	693a      	ldr	r2, [r7, #16]
 800117c:	68bb      	ldr	r3, [r7, #8]
 800117e:	fb92 f3f3 	sdiv	r3, r2, r3
 8001182:	b29b      	uxth	r3, r3
 8001184:	f5a3 4380 	sub.w	r3, r3, #16384	@ 0x4000
 8001188:	b29b      	uxth	r3, r3
 800118a:	b21a      	sxth	r2, r3
 800118c:	687b      	ldr	r3, [r7, #4]
 800118e:	86da      	strh	r2, [r3, #54]	@ 0x36
}
 8001190:	bf00      	nop
 8001192:	3728      	adds	r7, #40	@ 0x28
 8001194:	46bd      	mov	sp, r7
 8001196:	bd80      	pop	{r7, pc}

08001198 <MPU6050_Read_All>:
/**
 * @brief 
 * @param DataStruct 
 */
void MPU6050_Read_All(MPU6050_t *DataStruct)
{
 8001198:	b580      	push	{r7, lr}
 800119a:	b086      	sub	sp, #24
 800119c:	af00      	add	r7, sp, #0
 800119e:	6078      	str	r0, [r7, #4]
    uint8_t Rec_Data[14];

    // 0x3B14 +  + 
    if (MPU6050_Read_Multi_Reg(ACCEL_XOUT_H_REG, Rec_Data, 14) == 0)
 80011a0:	f107 0308 	add.w	r3, r7, #8
 80011a4:	220e      	movs	r2, #14
 80011a6:	4619      	mov	r1, r3
 80011a8:	203b      	movs	r0, #59	@ 0x3b
 80011aa:	f7ff fedf 	bl	8000f6c <MPU6050_Read_Multi_Reg>
 80011ae:	4603      	mov	r3, r0
 80011b0:	2b00      	cmp	r3, #0
 80011b2:	f040 80d3 	bne.w	800135c <MPU6050_Read_All+0x1c4>
    {
        // 
        DataStruct->Accel_X_RAW = (int16_t)(Rec_Data[0] << 8 | Rec_Data[1]);
 80011b6:	7a3b      	ldrb	r3, [r7, #8]
 80011b8:	b21b      	sxth	r3, r3
 80011ba:	021b      	lsls	r3, r3, #8
 80011bc:	b21a      	sxth	r2, r3
 80011be:	7a7b      	ldrb	r3, [r7, #9]
 80011c0:	b21b      	sxth	r3, r3
 80011c2:	4313      	orrs	r3, r2
 80011c4:	b21a      	sxth	r2, r3
 80011c6:	687b      	ldr	r3, [r7, #4]
 80011c8:	801a      	strh	r2, [r3, #0]
        DataStruct->Accel_Y_RAW = (int16_t)(Rec_Data[2] << 8 | Rec_Data[3]);        DataStruct->Accel_Z_RAW = (int16_t)(Rec_Data[4] << 8 | Rec_Data[5]);
 80011ca:	7abb      	ldrb	r3, [r7, #10]
 80011cc:	b21b      	sxth	r3, r3
 80011ce:	021b      	lsls	r3, r3, #8
 80011d0:	b21a      	sxth	r2, r3
 80011d2:	7afb      	ldrb	r3, [r7, #11]
 80011d4:	b21b      	sxth	r3, r3
 80011d6:	4313      	orrs	r3, r2
 80011d8:	b21a      	sxth	r2, r3
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	805a      	strh	r2, [r3, #2]
 80011de:	7b3b      	ldrb	r3, [r7, #12]
 80011e0:	b21b      	sxth	r3, r3
 80011e2:	021b      	lsls	r3, r3, #8
 80011e4:	b21a      	sxth	r2, r3
 80011e6:	7b7b      	ldrb	r3, [r7, #13]
 80011e8:	b21b      	sxth	r3, r3
 80011ea:	4313      	orrs	r3, r2
 80011ec:	b21a      	sxth	r2, r3
 80011ee:	687b      	ldr	r3, [r7, #4]
 80011f0:	809a      	strh	r2, [r3, #4]
        
        // 
        int16_t temp = (int16_t)(Rec_Data[6] << 8 | Rec_Data[7]);
 80011f2:	7bbb      	ldrb	r3, [r7, #14]
 80011f4:	b21b      	sxth	r3, r3
 80011f6:	021b      	lsls	r3, r3, #8
 80011f8:	b21a      	sxth	r2, r3
 80011fa:	7bfb      	ldrb	r3, [r7, #15]
 80011fc:	b21b      	sxth	r3, r3
 80011fe:	4313      	orrs	r3, r2
 8001200:	82fb      	strh	r3, [r7, #22]
        // MPU6050: Temperature = (TEMP_OUT/340.0) + 36.53
        // 36.5321.0
        DataStruct->Temperature = ((float)temp / 340.0f) + 21.0f;
 8001202:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8001206:	4618      	mov	r0, r3
 8001208:	f7ff fb90 	bl	800092c <__aeabi_i2f>
 800120c:	4603      	mov	r3, r0
 800120e:	496c      	ldr	r1, [pc, #432]	@ (80013c0 <MPU6050_Read_All+0x228>)
 8001210:	4618      	mov	r0, r3
 8001212:	f7ff fc93 	bl	8000b3c <__aeabi_fdiv>
 8001216:	4603      	mov	r3, r0
 8001218:	496a      	ldr	r1, [pc, #424]	@ (80013c4 <MPU6050_Read_All+0x22c>)
 800121a:	4618      	mov	r0, r3
 800121c:	f7ff fad2 	bl	80007c4 <__addsf3>
 8001220:	4603      	mov	r3, r0
 8001222:	461a      	mov	r2, r3
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	629a      	str	r2, [r3, #40]	@ 0x28

        // 
        DataStruct->Gyro_X_RAW = (int16_t)(Rec_Data[8] << 8 | Rec_Data[9]);
 8001228:	7c3b      	ldrb	r3, [r7, #16]
 800122a:	b21b      	sxth	r3, r3
 800122c:	021b      	lsls	r3, r3, #8
 800122e:	b21a      	sxth	r2, r3
 8001230:	7c7b      	ldrb	r3, [r7, #17]
 8001232:	b21b      	sxth	r3, r3
 8001234:	4313      	orrs	r3, r2
 8001236:	b21a      	sxth	r2, r3
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	829a      	strh	r2, [r3, #20]
        DataStruct->Gyro_Y_RAW = (int16_t)(Rec_Data[10] << 8 | Rec_Data[11]);
 800123c:	7cbb      	ldrb	r3, [r7, #18]
 800123e:	b21b      	sxth	r3, r3
 8001240:	021b      	lsls	r3, r3, #8
 8001242:	b21a      	sxth	r2, r3
 8001244:	7cfb      	ldrb	r3, [r7, #19]
 8001246:	b21b      	sxth	r3, r3
 8001248:	4313      	orrs	r3, r2
 800124a:	b21a      	sxth	r2, r3
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	82da      	strh	r2, [r3, #22]
        DataStruct->Gyro_Z_RAW = (int16_t)(Rec_Data[12] << 8 | Rec_Data[13]);
 8001250:	7d3b      	ldrb	r3, [r7, #20]
 8001252:	b21b      	sxth	r3, r3
 8001254:	021b      	lsls	r3, r3, #8
 8001256:	b21a      	sxth	r2, r3
 8001258:	7d7b      	ldrb	r3, [r7, #21]
 800125a:	b21b      	sxth	r3, r3
 800125c:	4313      	orrs	r3, r2
 800125e:	b21a      	sxth	r2, r3
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	831a      	strh	r2, [r3, #24]

        // 
        // 
        DataStruct->Ax = (DataStruct->Accel_X_RAW - DataStruct->Accel_X_Offset) / MPU6050_ACCEL_SENSITIVITY;
 8001264:	687b      	ldr	r3, [r7, #4]
 8001266:	f9b3 3000 	ldrsh.w	r3, [r3]
 800126a:	461a      	mov	r2, r3
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	f9b3 3032 	ldrsh.w	r3, [r3, #50]	@ 0x32
 8001272:	1ad3      	subs	r3, r2, r3
 8001274:	4618      	mov	r0, r3
 8001276:	f7ff fb59 	bl	800092c <__aeabi_i2f>
 800127a:	4603      	mov	r3, r0
 800127c:	f04f 418d 	mov.w	r1, #1182793728	@ 0x46800000
 8001280:	4618      	mov	r0, r3
 8001282:	f7ff fc5b 	bl	8000b3c <__aeabi_fdiv>
 8001286:	4603      	mov	r3, r0
 8001288:	461a      	mov	r2, r3
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	609a      	str	r2, [r3, #8]
        DataStruct->Ay = (DataStruct->Accel_Y_RAW - DataStruct->Accel_Y_Offset) / MPU6050_ACCEL_SENSITIVITY;
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001294:	461a      	mov	r2, r3
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	f9b3 3034 	ldrsh.w	r3, [r3, #52]	@ 0x34
 800129c:	1ad3      	subs	r3, r2, r3
 800129e:	4618      	mov	r0, r3
 80012a0:	f7ff fb44 	bl	800092c <__aeabi_i2f>
 80012a4:	4603      	mov	r3, r0
 80012a6:	f04f 418d 	mov.w	r1, #1182793728	@ 0x46800000
 80012aa:	4618      	mov	r0, r3
 80012ac:	f7ff fc46 	bl	8000b3c <__aeabi_fdiv>
 80012b0:	4603      	mov	r3, r0
 80012b2:	461a      	mov	r2, r3
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	60da      	str	r2, [r3, #12]
        DataStruct->Az = (DataStruct->Accel_Z_RAW - DataStruct->Accel_Z_Offset) / MPU6050_ACCEL_SENSITIVITY;
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 80012be:	461a      	mov	r2, r3
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	f9b3 3036 	ldrsh.w	r3, [r3, #54]	@ 0x36
 80012c6:	1ad3      	subs	r3, r2, r3
 80012c8:	4618      	mov	r0, r3
 80012ca:	f7ff fb2f 	bl	800092c <__aeabi_i2f>
 80012ce:	4603      	mov	r3, r0
 80012d0:	f04f 418d 	mov.w	r1, #1182793728	@ 0x46800000
 80012d4:	4618      	mov	r0, r3
 80012d6:	f7ff fc31 	bl	8000b3c <__aeabi_fdiv>
 80012da:	4603      	mov	r3, r0
 80012dc:	461a      	mov	r2, r3
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	611a      	str	r2, [r3, #16]

        // 
        DataStruct->Gx = (DataStruct->Gyro_X_RAW - DataStruct->Gyro_X_Offset) / MPU6050_GYRO_SENSITIVITY;
 80012e2:	687b      	ldr	r3, [r7, #4]
 80012e4:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 80012e8:	461a      	mov	r2, r3
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	f9b3 302c 	ldrsh.w	r3, [r3, #44]	@ 0x2c
 80012f0:	1ad3      	subs	r3, r2, r3
 80012f2:	4618      	mov	r0, r3
 80012f4:	f7ff fb1a 	bl	800092c <__aeabi_i2f>
 80012f8:	4603      	mov	r3, r0
 80012fa:	4933      	ldr	r1, [pc, #204]	@ (80013c8 <MPU6050_Read_All+0x230>)
 80012fc:	4618      	mov	r0, r3
 80012fe:	f7ff fc1d 	bl	8000b3c <__aeabi_fdiv>
 8001302:	4603      	mov	r3, r0
 8001304:	461a      	mov	r2, r3
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	61da      	str	r2, [r3, #28]
        DataStruct->Gy = (DataStruct->Gyro_Y_RAW - DataStruct->Gyro_Y_Offset) / MPU6050_GYRO_SENSITIVITY;
 800130a:	687b      	ldr	r3, [r7, #4]
 800130c:	f9b3 3016 	ldrsh.w	r3, [r3, #22]
 8001310:	461a      	mov	r2, r3
 8001312:	687b      	ldr	r3, [r7, #4]
 8001314:	f9b3 302e 	ldrsh.w	r3, [r3, #46]	@ 0x2e
 8001318:	1ad3      	subs	r3, r2, r3
 800131a:	4618      	mov	r0, r3
 800131c:	f7ff fb06 	bl	800092c <__aeabi_i2f>
 8001320:	4603      	mov	r3, r0
 8001322:	4929      	ldr	r1, [pc, #164]	@ (80013c8 <MPU6050_Read_All+0x230>)
 8001324:	4618      	mov	r0, r3
 8001326:	f7ff fc09 	bl	8000b3c <__aeabi_fdiv>
 800132a:	4603      	mov	r3, r0
 800132c:	461a      	mov	r2, r3
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	621a      	str	r2, [r3, #32]
        DataStruct->Gz = (DataStruct->Gyro_Z_RAW - DataStruct->Gyro_Z_Offset) / MPU6050_GYRO_SENSITIVITY;
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	f9b3 3018 	ldrsh.w	r3, [r3, #24]
 8001338:	461a      	mov	r2, r3
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	@ 0x30
 8001340:	1ad3      	subs	r3, r2, r3
 8001342:	4618      	mov	r0, r3
 8001344:	f7ff faf2 	bl	800092c <__aeabi_i2f>
 8001348:	4603      	mov	r3, r0
 800134a:	491f      	ldr	r1, [pc, #124]	@ (80013c8 <MPU6050_Read_All+0x230>)
 800134c:	4618      	mov	r0, r3
 800134e:	f7ff fbf5 	bl	8000b3c <__aeabi_fdiv>
 8001352:	4603      	mov	r3, r0
 8001354:	461a      	mov	r2, r3
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	625a      	str	r2, [r3, #36]	@ 0x24
        DataStruct->Gx = 0;
        DataStruct->Gy = 0;
        DataStruct->Gz = 0;
        DataStruct->Temperature = 0;
    }
}
 800135a:	e02d      	b.n	80013b8 <MPU6050_Read_All+0x220>
        DataStruct->Accel_X_RAW = 0;
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	2200      	movs	r2, #0
 8001360:	801a      	strh	r2, [r3, #0]
        DataStruct->Accel_Y_RAW = 0;
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	2200      	movs	r2, #0
 8001366:	805a      	strh	r2, [r3, #2]
        DataStruct->Accel_Z_RAW = 0;
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	2200      	movs	r2, #0
 800136c:	809a      	strh	r2, [r3, #4]
        DataStruct->Gyro_X_RAW = 0;
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	2200      	movs	r2, #0
 8001372:	829a      	strh	r2, [r3, #20]
        DataStruct->Gyro_Y_RAW = 0;
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	2200      	movs	r2, #0
 8001378:	82da      	strh	r2, [r3, #22]
        DataStruct->Gyro_Z_RAW = 0;
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	2200      	movs	r2, #0
 800137e:	831a      	strh	r2, [r3, #24]
        DataStruct->Ax = 0;
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	f04f 0200 	mov.w	r2, #0
 8001386:	609a      	str	r2, [r3, #8]
        DataStruct->Ay = 0;
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	f04f 0200 	mov.w	r2, #0
 800138e:	60da      	str	r2, [r3, #12]
        DataStruct->Az = 0;
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	f04f 0200 	mov.w	r2, #0
 8001396:	611a      	str	r2, [r3, #16]
        DataStruct->Gx = 0;
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	f04f 0200 	mov.w	r2, #0
 800139e:	61da      	str	r2, [r3, #28]
        DataStruct->Gy = 0;
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	f04f 0200 	mov.w	r2, #0
 80013a6:	621a      	str	r2, [r3, #32]
        DataStruct->Gz = 0;
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	f04f 0200 	mov.w	r2, #0
 80013ae:	625a      	str	r2, [r3, #36]	@ 0x24
        DataStruct->Temperature = 0;
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	f04f 0200 	mov.w	r2, #0
 80013b6:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80013b8:	bf00      	nop
 80013ba:	3718      	adds	r7, #24
 80013bc:	46bd      	mov	sp, r7
 80013be:	bd80      	pop	{r7, pc}
 80013c0:	43aa0000 	.word	0x43aa0000
 80013c4:	41a80000 	.word	0x41a80000
 80013c8:	43030000 	.word	0x43030000

080013cc <MX_I2C1_Init>:
I2C_HandleTypeDef hi2c1;
I2C_HandleTypeDef hi2c2;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 80013cc:	b580      	push	{r7, lr}
 80013ce:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80013d0:	4b12      	ldr	r3, [pc, #72]	@ (800141c <MX_I2C1_Init+0x50>)
 80013d2:	4a13      	ldr	r2, [pc, #76]	@ (8001420 <MX_I2C1_Init+0x54>)
 80013d4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 80013d6:	4b11      	ldr	r3, [pc, #68]	@ (800141c <MX_I2C1_Init+0x50>)
 80013d8:	4a12      	ldr	r2, [pc, #72]	@ (8001424 <MX_I2C1_Init+0x58>)
 80013da:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80013dc:	4b0f      	ldr	r3, [pc, #60]	@ (800141c <MX_I2C1_Init+0x50>)
 80013de:	2200      	movs	r2, #0
 80013e0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80013e2:	4b0e      	ldr	r3, [pc, #56]	@ (800141c <MX_I2C1_Init+0x50>)
 80013e4:	2200      	movs	r2, #0
 80013e6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80013e8:	4b0c      	ldr	r3, [pc, #48]	@ (800141c <MX_I2C1_Init+0x50>)
 80013ea:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80013ee:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80013f0:	4b0a      	ldr	r3, [pc, #40]	@ (800141c <MX_I2C1_Init+0x50>)
 80013f2:	2200      	movs	r2, #0
 80013f4:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80013f6:	4b09      	ldr	r3, [pc, #36]	@ (800141c <MX_I2C1_Init+0x50>)
 80013f8:	2200      	movs	r2, #0
 80013fa:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80013fc:	4b07      	ldr	r3, [pc, #28]	@ (800141c <MX_I2C1_Init+0x50>)
 80013fe:	2200      	movs	r2, #0
 8001400:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001402:	4b06      	ldr	r3, [pc, #24]	@ (800141c <MX_I2C1_Init+0x50>)
 8001404:	2200      	movs	r2, #0
 8001406:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001408:	4804      	ldr	r0, [pc, #16]	@ (800141c <MX_I2C1_Init+0x50>)
 800140a:	f002 fa9f 	bl	800394c <HAL_I2C_Init>
 800140e:	4603      	mov	r3, r0
 8001410:	2b00      	cmp	r3, #0
 8001412:	d001      	beq.n	8001418 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001414:	f000 f935 	bl	8001682 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001418:	bf00      	nop
 800141a:	bd80      	pop	{r7, pc}
 800141c:	200000a0 	.word	0x200000a0
 8001420:	40005400 	.word	0x40005400
 8001424:	00061a80 	.word	0x00061a80

08001428 <MX_I2C2_Init>:
/* I2C2 init function */
void MX_I2C2_Init(void)
{
 8001428:	b580      	push	{r7, lr}
 800142a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 800142c:	4b12      	ldr	r3, [pc, #72]	@ (8001478 <MX_I2C2_Init+0x50>)
 800142e:	4a13      	ldr	r2, [pc, #76]	@ (800147c <MX_I2C2_Init+0x54>)
 8001430:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 8001432:	4b11      	ldr	r3, [pc, #68]	@ (8001478 <MX_I2C2_Init+0x50>)
 8001434:	4a12      	ldr	r2, [pc, #72]	@ (8001480 <MX_I2C2_Init+0x58>)
 8001436:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001438:	4b0f      	ldr	r3, [pc, #60]	@ (8001478 <MX_I2C2_Init+0x50>)
 800143a:	2200      	movs	r2, #0
 800143c:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 800143e:	4b0e      	ldr	r3, [pc, #56]	@ (8001478 <MX_I2C2_Init+0x50>)
 8001440:	2200      	movs	r2, #0
 8001442:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001444:	4b0c      	ldr	r3, [pc, #48]	@ (8001478 <MX_I2C2_Init+0x50>)
 8001446:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800144a:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800144c:	4b0a      	ldr	r3, [pc, #40]	@ (8001478 <MX_I2C2_Init+0x50>)
 800144e:	2200      	movs	r2, #0
 8001450:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8001452:	4b09      	ldr	r3, [pc, #36]	@ (8001478 <MX_I2C2_Init+0x50>)
 8001454:	2200      	movs	r2, #0
 8001456:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001458:	4b07      	ldr	r3, [pc, #28]	@ (8001478 <MX_I2C2_Init+0x50>)
 800145a:	2200      	movs	r2, #0
 800145c:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800145e:	4b06      	ldr	r3, [pc, #24]	@ (8001478 <MX_I2C2_Init+0x50>)
 8001460:	2200      	movs	r2, #0
 8001462:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8001464:	4804      	ldr	r0, [pc, #16]	@ (8001478 <MX_I2C2_Init+0x50>)
 8001466:	f002 fa71 	bl	800394c <HAL_I2C_Init>
 800146a:	4603      	mov	r3, r0
 800146c:	2b00      	cmp	r3, #0
 800146e:	d001      	beq.n	8001474 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8001470:	f000 f907 	bl	8001682 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8001474:	bf00      	nop
 8001476:	bd80      	pop	{r7, pc}
 8001478:	200000f4 	.word	0x200000f4
 800147c:	40005800 	.word	0x40005800
 8001480:	000186a0 	.word	0x000186a0

08001484 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001484:	b580      	push	{r7, lr}
 8001486:	b08c      	sub	sp, #48	@ 0x30
 8001488:	af00      	add	r7, sp, #0
 800148a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800148c:	f107 031c 	add.w	r3, r7, #28
 8001490:	2200      	movs	r2, #0
 8001492:	601a      	str	r2, [r3, #0]
 8001494:	605a      	str	r2, [r3, #4]
 8001496:	609a      	str	r2, [r3, #8]
 8001498:	60da      	str	r2, [r3, #12]
  if(i2cHandle->Instance==I2C1)
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	681b      	ldr	r3, [r3, #0]
 800149e:	4a32      	ldr	r2, [pc, #200]	@ (8001568 <HAL_I2C_MspInit+0xe4>)
 80014a0:	4293      	cmp	r3, r2
 80014a2:	d133      	bne.n	800150c <HAL_I2C_MspInit+0x88>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80014a4:	4b31      	ldr	r3, [pc, #196]	@ (800156c <HAL_I2C_MspInit+0xe8>)
 80014a6:	699b      	ldr	r3, [r3, #24]
 80014a8:	4a30      	ldr	r2, [pc, #192]	@ (800156c <HAL_I2C_MspInit+0xe8>)
 80014aa:	f043 0308 	orr.w	r3, r3, #8
 80014ae:	6193      	str	r3, [r2, #24]
 80014b0:	4b2e      	ldr	r3, [pc, #184]	@ (800156c <HAL_I2C_MspInit+0xe8>)
 80014b2:	699b      	ldr	r3, [r3, #24]
 80014b4:	f003 0308 	and.w	r3, r3, #8
 80014b8:	61bb      	str	r3, [r7, #24]
 80014ba:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80014bc:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80014c0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80014c2:	2312      	movs	r3, #18
 80014c4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80014c6:	2303      	movs	r3, #3
 80014c8:	62bb      	str	r3, [r7, #40]	@ 0x28
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80014ca:	f107 031c 	add.w	r3, r7, #28
 80014ce:	4619      	mov	r1, r3
 80014d0:	4827      	ldr	r0, [pc, #156]	@ (8001570 <HAL_I2C_MspInit+0xec>)
 80014d2:	f002 f89f 	bl	8003614 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_I2C1_ENABLE();
 80014d6:	4b27      	ldr	r3, [pc, #156]	@ (8001574 <HAL_I2C_MspInit+0xf0>)
 80014d8:	685b      	ldr	r3, [r3, #4]
 80014da:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80014dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80014de:	f043 63e0 	orr.w	r3, r3, #117440512	@ 0x7000000
 80014e2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80014e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80014e6:	f043 0302 	orr.w	r3, r3, #2
 80014ea:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80014ec:	4a21      	ldr	r2, [pc, #132]	@ (8001574 <HAL_I2C_MspInit+0xf0>)
 80014ee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80014f0:	6053      	str	r3, [r2, #4]

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80014f2:	4b1e      	ldr	r3, [pc, #120]	@ (800156c <HAL_I2C_MspInit+0xe8>)
 80014f4:	69db      	ldr	r3, [r3, #28]
 80014f6:	4a1d      	ldr	r2, [pc, #116]	@ (800156c <HAL_I2C_MspInit+0xe8>)
 80014f8:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80014fc:	61d3      	str	r3, [r2, #28]
 80014fe:	4b1b      	ldr	r3, [pc, #108]	@ (800156c <HAL_I2C_MspInit+0xe8>)
 8001500:	69db      	ldr	r3, [r3, #28]
 8001502:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001506:	617b      	str	r3, [r7, #20]
 8001508:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_I2C2_CLK_ENABLE();
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }
}
 800150a:	e029      	b.n	8001560 <HAL_I2C_MspInit+0xdc>
  else if(i2cHandle->Instance==I2C2)
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	681b      	ldr	r3, [r3, #0]
 8001510:	4a19      	ldr	r2, [pc, #100]	@ (8001578 <HAL_I2C_MspInit+0xf4>)
 8001512:	4293      	cmp	r3, r2
 8001514:	d124      	bne.n	8001560 <HAL_I2C_MspInit+0xdc>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001516:	4b15      	ldr	r3, [pc, #84]	@ (800156c <HAL_I2C_MspInit+0xe8>)
 8001518:	699b      	ldr	r3, [r3, #24]
 800151a:	4a14      	ldr	r2, [pc, #80]	@ (800156c <HAL_I2C_MspInit+0xe8>)
 800151c:	f043 0308 	orr.w	r3, r3, #8
 8001520:	6193      	str	r3, [r2, #24]
 8001522:	4b12      	ldr	r3, [pc, #72]	@ (800156c <HAL_I2C_MspInit+0xe8>)
 8001524:	699b      	ldr	r3, [r3, #24]
 8001526:	f003 0308 	and.w	r3, r3, #8
 800152a:	613b      	str	r3, [r7, #16]
 800152c:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 800152e:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8001532:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001534:	2312      	movs	r3, #18
 8001536:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001538:	2303      	movs	r3, #3
 800153a:	62bb      	str	r3, [r7, #40]	@ 0x28
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800153c:	f107 031c 	add.w	r3, r7, #28
 8001540:	4619      	mov	r1, r3
 8001542:	480b      	ldr	r0, [pc, #44]	@ (8001570 <HAL_I2C_MspInit+0xec>)
 8001544:	f002 f866 	bl	8003614 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8001548:	4b08      	ldr	r3, [pc, #32]	@ (800156c <HAL_I2C_MspInit+0xe8>)
 800154a:	69db      	ldr	r3, [r3, #28]
 800154c:	4a07      	ldr	r2, [pc, #28]	@ (800156c <HAL_I2C_MspInit+0xe8>)
 800154e:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001552:	61d3      	str	r3, [r2, #28]
 8001554:	4b05      	ldr	r3, [pc, #20]	@ (800156c <HAL_I2C_MspInit+0xe8>)
 8001556:	69db      	ldr	r3, [r3, #28]
 8001558:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800155c:	60fb      	str	r3, [r7, #12]
 800155e:	68fb      	ldr	r3, [r7, #12]
}
 8001560:	bf00      	nop
 8001562:	3730      	adds	r7, #48	@ 0x30
 8001564:	46bd      	mov	sp, r7
 8001566:	bd80      	pop	{r7, pc}
 8001568:	40005400 	.word	0x40005400
 800156c:	40021000 	.word	0x40021000
 8001570:	40010c00 	.word	0x40010c00
 8001574:	40010000 	.word	0x40010000
 8001578:	40005800 	.word	0x40005800

0800157c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800157c:	b580      	push	{r7, lr}
 800157e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001580:	f001 f84c 	bl	800261c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001584:	f000 f822 	bl	80015cc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001588:	f7ff fc74 	bl	8000e74 <MX_GPIO_Init>
  MX_DMA_Init();
 800158c:	f7ff fc54 	bl	8000e38 <MX_DMA_Init>
  MX_TIM1_Init();
 8001590:	f000 fd00 	bl	8001f94 <MX_TIM1_Init>
  MX_I2C1_Init();
 8001594:	f7ff ff1a 	bl	80013cc <MX_I2C1_Init>
  MX_USART1_UART_Init();
 8001598:	f000 ff96 	bl	80024c8 <MX_USART1_UART_Init>
  MX_ADC1_Init();
 800159c:	f7ff fb6a 	bl	8000c74 <MX_ADC1_Init>
  MX_I2C2_Init();
 80015a0:	f7ff ff42 	bl	8001428 <MX_I2C2_Init>
  MX_TIM2_Init();
 80015a4:	f000 fda2 	bl	80020ec <MX_TIM2_Init>
  MX_TIM3_Init();
 80015a8:	f000 fdf4 	bl	8002194 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  #pragma region Initialization
  Sensor_Init();
 80015ac:	f000 fb82 	bl	8001cb4 <Sensor_Init>
  OLED_Init();
 80015b0:	f000 fa02 	bl	80019b8 <OLED_Init>
  Tracker_Init();
 80015b4:	f000 ff2c 	bl	8002410 <Tracker_Init>
  Motor_Init();
 80015b8:	f000 f86a 	bl	8001690 <Motor_Init>
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    #pragma region Sensor
    // 
    Sensor_Updater();
 80015bc:	f000 fbfc 	bl	8001db8 <Sensor_Updater>
    #pragma region Debug

    #pragma endregion

    #pragma region OLED
    OLED_ClearBuffer();
 80015c0:	f000 f940 	bl	8001844 <OLED_ClearBuffer>

    // OLED_SmartUpdate();
    OLED_UpdateDisplayVSync();
 80015c4:	f000 f986 	bl	80018d4 <OLED_UpdateDisplayVSync>
    Sensor_Updater();
 80015c8:	bf00      	nop
 80015ca:	e7f7      	b.n	80015bc <main+0x40>

080015cc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80015cc:	b580      	push	{r7, lr}
 80015ce:	b094      	sub	sp, #80	@ 0x50
 80015d0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80015d2:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80015d6:	2228      	movs	r2, #40	@ 0x28
 80015d8:	2100      	movs	r1, #0
 80015da:	4618      	mov	r0, r3
 80015dc:	f005 f95a 	bl	8006894 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80015e0:	f107 0314 	add.w	r3, r7, #20
 80015e4:	2200      	movs	r2, #0
 80015e6:	601a      	str	r2, [r3, #0]
 80015e8:	605a      	str	r2, [r3, #4]
 80015ea:	609a      	str	r2, [r3, #8]
 80015ec:	60da      	str	r2, [r3, #12]
 80015ee:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80015f0:	1d3b      	adds	r3, r7, #4
 80015f2:	2200      	movs	r2, #0
 80015f4:	601a      	str	r2, [r3, #0]
 80015f6:	605a      	str	r2, [r3, #4]
 80015f8:	609a      	str	r2, [r3, #8]
 80015fa:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80015fc:	2301      	movs	r3, #1
 80015fe:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001600:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001604:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8001606:	2300      	movs	r3, #0
 8001608:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800160a:	2301      	movs	r3, #1
 800160c:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800160e:	2302      	movs	r3, #2
 8001610:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001612:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001616:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8001618:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 800161c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800161e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001622:	4618      	mov	r0, r3
 8001624:	f003 fb78 	bl	8004d18 <HAL_RCC_OscConfig>
 8001628:	4603      	mov	r3, r0
 800162a:	2b00      	cmp	r3, #0
 800162c:	d001      	beq.n	8001632 <SystemClock_Config+0x66>
  {
    Error_Handler();
 800162e:	f000 f828 	bl	8001682 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001632:	230f      	movs	r3, #15
 8001634:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001636:	2302      	movs	r3, #2
 8001638:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800163a:	2300      	movs	r3, #0
 800163c:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800163e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001642:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001644:	2300      	movs	r3, #0
 8001646:	627b      	str	r3, [r7, #36]	@ 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001648:	f107 0314 	add.w	r3, r7, #20
 800164c:	2102      	movs	r1, #2
 800164e:	4618      	mov	r0, r3
 8001650:	f003 fde4 	bl	800521c <HAL_RCC_ClockConfig>
 8001654:	4603      	mov	r3, r0
 8001656:	2b00      	cmp	r3, #0
 8001658:	d001      	beq.n	800165e <SystemClock_Config+0x92>
  {
    Error_Handler();
 800165a:	f000 f812 	bl	8001682 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 800165e:	2302      	movs	r3, #2
 8001660:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 8001662:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001666:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001668:	1d3b      	adds	r3, r7, #4
 800166a:	4618      	mov	r0, r3
 800166c:	f003 ff64 	bl	8005538 <HAL_RCCEx_PeriphCLKConfig>
 8001670:	4603      	mov	r3, r0
 8001672:	2b00      	cmp	r3, #0
 8001674:	d001      	beq.n	800167a <SystemClock_Config+0xae>
  {
    Error_Handler();
 8001676:	f000 f804 	bl	8001682 <Error_Handler>
  }
}
 800167a:	bf00      	nop
 800167c:	3750      	adds	r7, #80	@ 0x50
 800167e:	46bd      	mov	sp, r7
 8001680:	bd80      	pop	{r7, pc}

08001682 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001682:	b480      	push	{r7}
 8001684:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001686:	b672      	cpsid	i
}
 8001688:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800168a:	bf00      	nop
 800168c:	e7fd      	b.n	800168a <Error_Handler+0x8>
	...

08001690 <Motor_Init>:

Motor_DataTypeDef motor_left_data;  // 
Motor_DataTypeDef motor_right_data; // 

void Motor_Init(void)
{
 8001690:	b580      	push	{r7, lr}
 8001692:	af00      	add	r7, sp, #0
    HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1); // 
 8001694:	2100      	movs	r1, #0
 8001696:	481e      	ldr	r0, [pc, #120]	@ (8001710 <Motor_Init+0x80>)
 8001698:	f004 f962 	bl	8005960 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2); // 
 800169c:	2104      	movs	r1, #4
 800169e:	481c      	ldr	r0, [pc, #112]	@ (8001710 <Motor_Init+0x80>)
 80016a0:	f004 f95e 	bl	8005960 <HAL_TIM_PWM_Start>

    HAL_TIM_Encoder_Start(&htim2, TIM_CHANNEL_1); // 
 80016a4:	2100      	movs	r1, #0
 80016a6:	481b      	ldr	r0, [pc, #108]	@ (8001714 <Motor_Init+0x84>)
 80016a8:	f004 fa9e 	bl	8005be8 <HAL_TIM_Encoder_Start>
    HAL_TIM_Encoder_Start(&htim2, TIM_CHANNEL_2); // 
 80016ac:	2104      	movs	r1, #4
 80016ae:	4819      	ldr	r0, [pc, #100]	@ (8001714 <Motor_Init+0x84>)
 80016b0:	f004 fa9a 	bl	8005be8 <HAL_TIM_Encoder_Start>
    HAL_TIM_Encoder_Start(&htim3, TIM_CHANNEL_1); // 
 80016b4:	2100      	movs	r1, #0
 80016b6:	4818      	ldr	r0, [pc, #96]	@ (8001718 <Motor_Init+0x88>)
 80016b8:	f004 fa96 	bl	8005be8 <HAL_TIM_Encoder_Start>
    HAL_TIM_Encoder_Start(&htim3, TIM_CHANNEL_2); // 
 80016bc:	2104      	movs	r1, #4
 80016be:	4816      	ldr	r0, [pc, #88]	@ (8001718 <Motor_Init+0x88>)
 80016c0:	f004 fa92 	bl	8005be8 <HAL_TIM_Encoder_Start>
    __HAL_TIM_SET_COUNTER(&htim2, 0);             // 
 80016c4:	4b13      	ldr	r3, [pc, #76]	@ (8001714 <Motor_Init+0x84>)
 80016c6:	681b      	ldr	r3, [r3, #0]
 80016c8:	2200      	movs	r2, #0
 80016ca:	625a      	str	r2, [r3, #36]	@ 0x24
    __HAL_TIM_SET_COUNTER(&htim3, 0);             // 
 80016cc:	4b12      	ldr	r3, [pc, #72]	@ (8001718 <Motor_Init+0x88>)
 80016ce:	681b      	ldr	r3, [r3, #0]
 80016d0:	2200      	movs	r2, #0
 80016d2:	625a      	str	r2, [r3, #36]	@ 0x24

    // 
    motor_left_data.speed = 0.0f;
 80016d4:	4b11      	ldr	r3, [pc, #68]	@ (800171c <Motor_Init+0x8c>)
 80016d6:	f04f 0200 	mov.w	r2, #0
 80016da:	601a      	str	r2, [r3, #0]
    motor_left_data.angle = 0.0f;
 80016dc:	4b0f      	ldr	r3, [pc, #60]	@ (800171c <Motor_Init+0x8c>)
 80016de:	f04f 0200 	mov.w	r2, #0
 80016e2:	605a      	str	r2, [r3, #4]
    motor_left_data.acceleration = 0.0f;
 80016e4:	4b0d      	ldr	r3, [pc, #52]	@ (800171c <Motor_Init+0x8c>)
 80016e6:	f04f 0200 	mov.w	r2, #0
 80016ea:	609a      	str	r2, [r3, #8]
    motor_right_data.speed = 0.0f;
 80016ec:	4b0c      	ldr	r3, [pc, #48]	@ (8001720 <Motor_Init+0x90>)
 80016ee:	f04f 0200 	mov.w	r2, #0
 80016f2:	601a      	str	r2, [r3, #0]
    motor_right_data.angle = 0.0f;
 80016f4:	4b0a      	ldr	r3, [pc, #40]	@ (8001720 <Motor_Init+0x90>)
 80016f6:	f04f 0200 	mov.w	r2, #0
 80016fa:	605a      	str	r2, [r3, #4]
    motor_right_data.acceleration = 0.0f;
 80016fc:	4b08      	ldr	r3, [pc, #32]	@ (8001720 <Motor_Init+0x90>)
 80016fe:	f04f 0200 	mov.w	r2, #0
 8001702:	609a      	str	r2, [r3, #8]
    Motor_SetSpeed(0, 0);
 8001704:	2100      	movs	r1, #0
 8001706:	2000      	movs	r0, #0
 8001708:	f000 f80c 	bl	8001724 <Motor_SetSpeed>
}
 800170c:	bf00      	nop
 800170e:	bd80      	pop	{r7, pc}
 8001710:	20000a3c 	.word	0x20000a3c
 8001714:	20000a84 	.word	0x20000a84
 8001718:	20000acc 	.word	0x20000acc
 800171c:	20000148 	.word	0x20000148
 8001720:	20000154 	.word	0x20000154

08001724 <Motor_SetSpeed>:
 * @param right_speed: 
 * -1000~1000
 * PWM
 */
void Motor_SetSpeed(int left_speed, int right_speed)
{
 8001724:	b480      	push	{r7}
 8001726:	b083      	sub	sp, #12
 8001728:	af00      	add	r7, sp, #0
 800172a:	6078      	str	r0, [r7, #4]
 800172c:	6039      	str	r1, [r7, #0]
    // 
    if (left_speed > MOTOR_MAX_SPEED)
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001734:	dd03      	ble.n	800173e <Motor_SetSpeed+0x1a>
    {
        left_speed = MOTOR_MAX_SPEED;
 8001736:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800173a:	607b      	str	r3, [r7, #4]
 800173c:	e005      	b.n	800174a <Motor_SetSpeed+0x26>
    }
    else if (left_speed < MOTOR_MIN_SPEED)
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	f513 7f7a 	cmn.w	r3, #1000	@ 0x3e8
 8001744:	da01      	bge.n	800174a <Motor_SetSpeed+0x26>
    {
        left_speed = MOTOR_MIN_SPEED;
 8001746:	4b23      	ldr	r3, [pc, #140]	@ (80017d4 <Motor_SetSpeed+0xb0>)
 8001748:	607b      	str	r3, [r7, #4]
    }

    if (right_speed > MOTOR_MAX_SPEED)
 800174a:	683b      	ldr	r3, [r7, #0]
 800174c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001750:	dd03      	ble.n	800175a <Motor_SetSpeed+0x36>
    {
        right_speed = MOTOR_MAX_SPEED;
 8001752:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001756:	603b      	str	r3, [r7, #0]
 8001758:	e005      	b.n	8001766 <Motor_SetSpeed+0x42>
    }
    else if (right_speed < MOTOR_MIN_SPEED)
 800175a:	683b      	ldr	r3, [r7, #0]
 800175c:	f513 7f7a 	cmn.w	r3, #1000	@ 0x3e8
 8001760:	da01      	bge.n	8001766 <Motor_SetSpeed+0x42>
    {
        right_speed = MOTOR_MIN_SPEED;
 8001762:	4b1c      	ldr	r3, [pc, #112]	@ (80017d4 <Motor_SetSpeed+0xb0>)
 8001764:	603b      	str	r3, [r7, #0]
    }

    if (left_speed < 0)
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	2b00      	cmp	r3, #0
 800176a:	da07      	bge.n	800177c <Motor_SetSpeed+0x58>
    {
        left_speed = -left_speed; // 
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	425b      	negs	r3, r3
 8001770:	607b      	str	r3, [r7, #4]

        __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, Calculate_PWM_Value(left_speed));
 8001772:	4b19      	ldr	r3, [pc, #100]	@ (80017d8 <Motor_SetSpeed+0xb4>)
 8001774:	681b      	ldr	r3, [r3, #0]
 8001776:	687a      	ldr	r2, [r7, #4]
 8001778:	635a      	str	r2, [r3, #52]	@ 0x34
 800177a:	e00d      	b.n	8001798 <Motor_SetSpeed+0x74>
    }
    else if (left_speed > 0)
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	2b00      	cmp	r3, #0
 8001780:	dd04      	ble.n	800178c <Motor_SetSpeed+0x68>
    {

        __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, Calculate_PWM_Value(left_speed));
 8001782:	4b15      	ldr	r3, [pc, #84]	@ (80017d8 <Motor_SetSpeed+0xb4>)
 8001784:	681b      	ldr	r3, [r3, #0]
 8001786:	687a      	ldr	r2, [r7, #4]
 8001788:	635a      	str	r2, [r3, #52]	@ 0x34
 800178a:	e005      	b.n	8001798 <Motor_SetSpeed+0x74>
    }
    else
    {
        left_speed = 0;
 800178c:	2300      	movs	r3, #0
 800178e:	607b      	str	r3, [r7, #4]
        __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, 0); // 
 8001790:	4b11      	ldr	r3, [pc, #68]	@ (80017d8 <Motor_SetSpeed+0xb4>)
 8001792:	681b      	ldr	r3, [r3, #0]
 8001794:	2200      	movs	r2, #0
 8001796:	635a      	str	r2, [r3, #52]	@ 0x34
    }

    if (right_speed < 0)
 8001798:	683b      	ldr	r3, [r7, #0]
 800179a:	2b00      	cmp	r3, #0
 800179c:	da07      	bge.n	80017ae <Motor_SetSpeed+0x8a>
    {
        right_speed = -right_speed; // 
 800179e:	683b      	ldr	r3, [r7, #0]
 80017a0:	425b      	negs	r3, r3
 80017a2:	603b      	str	r3, [r7, #0]

        __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, Calculate_PWM_Value(right_speed));
 80017a4:	4b0c      	ldr	r3, [pc, #48]	@ (80017d8 <Motor_SetSpeed+0xb4>)
 80017a6:	681b      	ldr	r3, [r3, #0]
 80017a8:	683a      	ldr	r2, [r7, #0]
 80017aa:	639a      	str	r2, [r3, #56]	@ 0x38
    else
    {
        right_speed = 0;
        __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, 0); // 
    }    
}
 80017ac:	e00d      	b.n	80017ca <Motor_SetSpeed+0xa6>
    else if (right_speed > 0)
 80017ae:	683b      	ldr	r3, [r7, #0]
 80017b0:	2b00      	cmp	r3, #0
 80017b2:	dd04      	ble.n	80017be <Motor_SetSpeed+0x9a>
        __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, Calculate_PWM_Value(right_speed));
 80017b4:	4b08      	ldr	r3, [pc, #32]	@ (80017d8 <Motor_SetSpeed+0xb4>)
 80017b6:	681b      	ldr	r3, [r3, #0]
 80017b8:	683a      	ldr	r2, [r7, #0]
 80017ba:	639a      	str	r2, [r3, #56]	@ 0x38
}
 80017bc:	e005      	b.n	80017ca <Motor_SetSpeed+0xa6>
        right_speed = 0;
 80017be:	2300      	movs	r3, #0
 80017c0:	603b      	str	r3, [r7, #0]
        __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, 0); // 
 80017c2:	4b05      	ldr	r3, [pc, #20]	@ (80017d8 <Motor_SetSpeed+0xb4>)
 80017c4:	681b      	ldr	r3, [r3, #0]
 80017c6:	2200      	movs	r2, #0
 80017c8:	639a      	str	r2, [r3, #56]	@ 0x38
}
 80017ca:	bf00      	nop
 80017cc:	370c      	adds	r7, #12
 80017ce:	46bd      	mov	sp, r7
 80017d0:	bc80      	pop	{r7}
 80017d2:	4770      	bx	lr
 80017d4:	fffffc18 	.word	0xfffffc18
 80017d8:	20000a3c 	.word	0x20000a3c

080017dc <OLED_InitBuffer>:
        0x22, 0x00, 0x07  // : 0-7
};

// 
void OLED_InitBuffer(void)
{
 80017dc:	b580      	push	{r7, lr}
 80017de:	b082      	sub	sp, #8
 80017e0:	af00      	add	r7, sp, #0
    // 
    memset(OLED_BackBuffer, 0, sizeof(OLED_BackBuffer));
 80017e2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80017e6:	2100      	movs	r1, #0
 80017e8:	4811      	ldr	r0, [pc, #68]	@ (8001830 <OLED_InitBuffer+0x54>)
 80017ea:	f005 f853 	bl	8006894 <memset>
    memset(OLED_FrontBuffer, 0, sizeof(OLED_FrontBuffer));
 80017ee:	f240 4201 	movw	r2, #1025	@ 0x401
 80017f2:	2100      	movs	r1, #0
 80017f4:	480f      	ldr	r0, [pc, #60]	@ (8001834 <OLED_InitBuffer+0x58>)
 80017f6:	f005 f84d 	bl	8006894 <memset>

    // 
    OLED_FrontBuffer[0] = 0x40; // Co=0, D/C#=1 ()
 80017fa:	4b0e      	ldr	r3, [pc, #56]	@ (8001834 <OLED_InitBuffer+0x58>)
 80017fc:	2240      	movs	r2, #64	@ 0x40
 80017fe:	701a      	strb	r2, [r3, #0]

    // 
    oled_update_flag = OLED_READY;
 8001800:	4b0d      	ldr	r3, [pc, #52]	@ (8001838 <OLED_InitBuffer+0x5c>)
 8001802:	2200      	movs	r2, #0
 8001804:	701a      	strb	r2, [r3, #0]
    oled_dma_busy = OLED_READY;
 8001806:	4b0d      	ldr	r3, [pc, #52]	@ (800183c <OLED_InitBuffer+0x60>)
 8001808:	2200      	movs	r2, #0
 800180a:	701a      	strb	r2, [r3, #0]

    // 
    for (uint8_t i = 0; i < OLED_PAGES; i++)
 800180c:	2300      	movs	r3, #0
 800180e:	71fb      	strb	r3, [r7, #7]
 8001810:	e006      	b.n	8001820 <OLED_InitBuffer+0x44>
    {
        oled_dirty_pages[i] = 1;
 8001812:	79fb      	ldrb	r3, [r7, #7]
 8001814:	4a0a      	ldr	r2, [pc, #40]	@ (8001840 <OLED_InitBuffer+0x64>)
 8001816:	2101      	movs	r1, #1
 8001818:	54d1      	strb	r1, [r2, r3]
    for (uint8_t i = 0; i < OLED_PAGES; i++)
 800181a:	79fb      	ldrb	r3, [r7, #7]
 800181c:	3301      	adds	r3, #1
 800181e:	71fb      	strb	r3, [r7, #7]
 8001820:	79fb      	ldrb	r3, [r7, #7]
 8001822:	2b07      	cmp	r3, #7
 8001824:	d9f5      	bls.n	8001812 <OLED_InitBuffer+0x36>
    }
}
 8001826:	bf00      	nop
 8001828:	bf00      	nop
 800182a:	3708      	adds	r7, #8
 800182c:	46bd      	mov	sp, r7
 800182e:	bd80      	pop	{r7, pc}
 8001830:	20000170 	.word	0x20000170
 8001834:	20000570 	.word	0x20000570
 8001838:	20000164 	.word	0x20000164
 800183c:	20000165 	.word	0x20000165
 8001840:	20000168 	.word	0x20000168

08001844 <OLED_ClearBuffer>:

// 
void OLED_ClearBuffer(void)
{
 8001844:	b580      	push	{r7, lr}
 8001846:	b082      	sub	sp, #8
 8001848:	af00      	add	r7, sp, #0
    // 0 ()
    memset(OLED_BackBuffer, 0, sizeof(OLED_BackBuffer));
 800184a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800184e:	2100      	movs	r1, #0
 8001850:	480a      	ldr	r0, [pc, #40]	@ (800187c <OLED_ClearBuffer+0x38>)
 8001852:	f005 f81f 	bl	8006894 <memset>

    // 
    for (uint8_t i = 0; i < OLED_PAGES; i++)
 8001856:	2300      	movs	r3, #0
 8001858:	71fb      	strb	r3, [r7, #7]
 800185a:	e006      	b.n	800186a <OLED_ClearBuffer+0x26>
    {
        oled_dirty_pages[i] = 1;
 800185c:	79fb      	ldrb	r3, [r7, #7]
 800185e:	4a08      	ldr	r2, [pc, #32]	@ (8001880 <OLED_ClearBuffer+0x3c>)
 8001860:	2101      	movs	r1, #1
 8001862:	54d1      	strb	r1, [r2, r3]
    for (uint8_t i = 0; i < OLED_PAGES; i++)
 8001864:	79fb      	ldrb	r3, [r7, #7]
 8001866:	3301      	adds	r3, #1
 8001868:	71fb      	strb	r3, [r7, #7]
 800186a:	79fb      	ldrb	r3, [r7, #7]
 800186c:	2b07      	cmp	r3, #7
 800186e:	d9f5      	bls.n	800185c <OLED_ClearBuffer+0x18>
    }
}
 8001870:	bf00      	nop
 8001872:	bf00      	nop
 8001874:	3708      	adds	r7, #8
 8001876:	46bd      	mov	sp, r7
 8001878:	bd80      	pop	{r7, pc}
 800187a:	bf00      	nop
 800187c:	20000170 	.word	0x20000170
 8001880:	20000168 	.word	0x20000168

08001884 <OLED_IsBusy>:

uint8_t OLED_IsBusy(void)
{
 8001884:	b580      	push	{r7, lr}
 8001886:	b082      	sub	sp, #8
 8001888:	af00      	add	r7, sp, #0
    // 
    if (oled_update_flag)
 800188a:	4b0f      	ldr	r3, [pc, #60]	@ (80018c8 <OLED_IsBusy+0x44>)
 800188c:	781b      	ldrb	r3, [r3, #0]
 800188e:	b2db      	uxtb	r3, r3
 8001890:	2b00      	cmp	r3, #0
 8001892:	d007      	beq.n	80018a4 <OLED_IsBusy+0x20>
    {
        // SSD1315/SSD1306 60Hz16.7ms
        // 
        uint32_t current_time = HAL_GetTick();
 8001894:	f000 ff1a 	bl	80026cc <HAL_GetTick>
 8001898:	6078      	str	r0, [r7, #4]
        if (current_time - oled_last_update_time >= 0)
 800189a:	4b0c      	ldr	r3, [pc, #48]	@ (80018cc <OLED_IsBusy+0x48>)
 800189c:	681b      	ldr	r3, [r3, #0]
        {
            oled_update_flag = OLED_READY; // 
 800189e:	4b0a      	ldr	r3, [pc, #40]	@ (80018c8 <OLED_IsBusy+0x44>)
 80018a0:	2200      	movs	r2, #0
 80018a2:	701a      	strb	r2, [r3, #0]
        }
    }

    // DMA
    return (oled_update_flag || oled_dma_busy);
 80018a4:	4b08      	ldr	r3, [pc, #32]	@ (80018c8 <OLED_IsBusy+0x44>)
 80018a6:	781b      	ldrb	r3, [r3, #0]
 80018a8:	b2db      	uxtb	r3, r3
 80018aa:	2b00      	cmp	r3, #0
 80018ac:	d104      	bne.n	80018b8 <OLED_IsBusy+0x34>
 80018ae:	4b08      	ldr	r3, [pc, #32]	@ (80018d0 <OLED_IsBusy+0x4c>)
 80018b0:	781b      	ldrb	r3, [r3, #0]
 80018b2:	b2db      	uxtb	r3, r3
 80018b4:	2b00      	cmp	r3, #0
 80018b6:	d001      	beq.n	80018bc <OLED_IsBusy+0x38>
 80018b8:	2301      	movs	r3, #1
 80018ba:	e000      	b.n	80018be <OLED_IsBusy+0x3a>
 80018bc:	2300      	movs	r3, #0
 80018be:	b2db      	uxtb	r3, r3
}
 80018c0:	4618      	mov	r0, r3
 80018c2:	3708      	adds	r7, #8
 80018c4:	46bd      	mov	sp, r7
 80018c6:	bd80      	pop	{r7, pc}
 80018c8:	20000164 	.word	0x20000164
 80018cc:	20000160 	.word	0x20000160
 80018d0:	20000165 	.word	0x20000165

080018d4 <OLED_UpdateDisplayVSync>:

void OLED_UpdateDisplayVSync(void)
{
 80018d4:	b580      	push	{r7, lr}
 80018d6:	b084      	sub	sp, #16
 80018d8:	af02      	add	r7, sp, #8
    // 
    while (OLED_IsBusy())
 80018da:	bf00      	nop
 80018dc:	f7ff ffd2 	bl	8001884 <OLED_IsBusy>
 80018e0:	4603      	mov	r3, r0
 80018e2:	2b00      	cmp	r3, #0
 80018e4:	d1fa      	bne.n	80018dc <OLED_UpdateDisplayVSync+0x8>
    {
        // CPU
    }

    oled_update_flag = OLED_BUSY;
 80018e6:	4b1f      	ldr	r3, [pc, #124]	@ (8001964 <OLED_UpdateDisplayVSync+0x90>)
 80018e8:	2201      	movs	r2, #1
 80018ea:	701a      	strb	r2, [r3, #0]
    oled_last_update_time = HAL_GetTick();
 80018ec:	f000 feee 	bl	80026cc <HAL_GetTick>
 80018f0:	4603      	mov	r3, r0
 80018f2:	4a1d      	ldr	r2, [pc, #116]	@ (8001968 <OLED_UpdateDisplayVSync+0x94>)
 80018f4:	6013      	str	r3, [r2, #0]

    OLED_FrontBuffer[0] = 0x40;                                             // Co=0, D/C#=1 ()
 80018f6:	4b1d      	ldr	r3, [pc, #116]	@ (800196c <OLED_UpdateDisplayVSync+0x98>)
 80018f8:	2240      	movs	r2, #64	@ 0x40
 80018fa:	701a      	strb	r2, [r3, #0]
    memcpy(OLED_FrontBuffer + 1, OLED_BackBuffer, OLED_WIDTH * OLED_PAGES); // 
 80018fc:	4a1c      	ldr	r2, [pc, #112]	@ (8001970 <OLED_UpdateDisplayVSync+0x9c>)
 80018fe:	4b1d      	ldr	r3, [pc, #116]	@ (8001974 <OLED_UpdateDisplayVSync+0xa0>)
 8001900:	4610      	mov	r0, r2
 8001902:	4619      	mov	r1, r3
 8001904:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001908:	461a      	mov	r2, r3
 800190a:	f004 ffef 	bl	80068ec <memcpy>

    // 
    for (uint8_t i = 0; i < sizeof(cmds); i++)
 800190e:	2300      	movs	r3, #0
 8001910:	71fb      	strb	r3, [r7, #7]
 8001912:	e008      	b.n	8001926 <OLED_UpdateDisplayVSync+0x52>
    {
        OLED_SendCommand(cmds[i]);
 8001914:	79fb      	ldrb	r3, [r7, #7]
 8001916:	4a18      	ldr	r2, [pc, #96]	@ (8001978 <OLED_UpdateDisplayVSync+0xa4>)
 8001918:	5cd3      	ldrb	r3, [r2, r3]
 800191a:	4618      	mov	r0, r3
 800191c:	f000 f832 	bl	8001984 <OLED_SendCommand>
    for (uint8_t i = 0; i < sizeof(cmds); i++)
 8001920:	79fb      	ldrb	r3, [r7, #7]
 8001922:	3301      	adds	r3, #1
 8001924:	71fb      	strb	r3, [r7, #7]
 8001926:	79fb      	ldrb	r3, [r7, #7]
 8001928:	2b07      	cmp	r3, #7
 800192a:	d9f3      	bls.n	8001914 <OLED_UpdateDisplayVSync+0x40>
    }


    HAL_I2C_Master_Transmit(&hi2c1, OLED_ADDR << 1, OLED_FrontBuffer, OLED_WIDTH * OLED_PAGES + 1, HAL_MAX_DELAY);
 800192c:	f04f 33ff 	mov.w	r3, #4294967295
 8001930:	9300      	str	r3, [sp, #0]
 8001932:	f240 4301 	movw	r3, #1025	@ 0x401
 8001936:	4a0d      	ldr	r2, [pc, #52]	@ (800196c <OLED_UpdateDisplayVSync+0x98>)
 8001938:	2178      	movs	r1, #120	@ 0x78
 800193a:	4810      	ldr	r0, [pc, #64]	@ (800197c <OLED_UpdateDisplayVSync+0xa8>)
 800193c:	f002 f94a 	bl	8003bd4 <HAL_I2C_Master_Transmit>

    // 
    for (uint8_t i = 0; i < OLED_PAGES; i++)
 8001940:	2300      	movs	r3, #0
 8001942:	71bb      	strb	r3, [r7, #6]
 8001944:	e006      	b.n	8001954 <OLED_UpdateDisplayVSync+0x80>
    {
        oled_dirty_pages[i] = 0;
 8001946:	79bb      	ldrb	r3, [r7, #6]
 8001948:	4a0d      	ldr	r2, [pc, #52]	@ (8001980 <OLED_UpdateDisplayVSync+0xac>)
 800194a:	2100      	movs	r1, #0
 800194c:	54d1      	strb	r1, [r2, r3]
    for (uint8_t i = 0; i < OLED_PAGES; i++)
 800194e:	79bb      	ldrb	r3, [r7, #6]
 8001950:	3301      	adds	r3, #1
 8001952:	71bb      	strb	r3, [r7, #6]
 8001954:	79bb      	ldrb	r3, [r7, #6]
 8001956:	2b07      	cmp	r3, #7
 8001958:	d9f5      	bls.n	8001946 <OLED_UpdateDisplayVSync+0x72>
    }
}
 800195a:	bf00      	nop
 800195c:	bf00      	nop
 800195e:	3708      	adds	r7, #8
 8001960:	46bd      	mov	sp, r7
 8001962:	bd80      	pop	{r7, pc}
 8001964:	20000164 	.word	0x20000164
 8001968:	20000160 	.word	0x20000160
 800196c:	20000570 	.word	0x20000570
 8001970:	20000571 	.word	0x20000571
 8001974:	20000170 	.word	0x20000170
 8001978:	08006920 	.word	0x08006920
 800197c:	200000a0 	.word	0x200000a0
 8001980:	20000168 	.word	0x20000168

08001984 <OLED_SendCommand>:
        oled_dirty_pages[page] = 1;
    }
}

void OLED_SendCommand(uint8_t command)
{
 8001984:	b580      	push	{r7, lr}
 8001986:	b086      	sub	sp, #24
 8001988:	af02      	add	r7, sp, #8
 800198a:	4603      	mov	r3, r0
 800198c:	71fb      	strb	r3, [r7, #7]
    uint8_t data[2];
    data[0] = 0x00; // Co = 0, D/C# = 0
 800198e:	2300      	movs	r3, #0
 8001990:	733b      	strb	r3, [r7, #12]
    data[1] = command;
 8001992:	79fb      	ldrb	r3, [r7, #7]
 8001994:	737b      	strb	r3, [r7, #13]
    HAL_I2C_Master_Transmit(&hi2c1, OLED_ADDR << 1, data, 2, HAL_MAX_DELAY);
 8001996:	f107 020c 	add.w	r2, r7, #12
 800199a:	f04f 33ff 	mov.w	r3, #4294967295
 800199e:	9300      	str	r3, [sp, #0]
 80019a0:	2302      	movs	r3, #2
 80019a2:	2178      	movs	r1, #120	@ 0x78
 80019a4:	4803      	ldr	r0, [pc, #12]	@ (80019b4 <OLED_SendCommand+0x30>)
 80019a6:	f002 f915 	bl	8003bd4 <HAL_I2C_Master_Transmit>
}
 80019aa:	bf00      	nop
 80019ac:	3710      	adds	r7, #16
 80019ae:	46bd      	mov	sp, r7
 80019b0:	bd80      	pop	{r7, pc}
 80019b2:	bf00      	nop
 80019b4:	200000a0 	.word	0x200000a0

080019b8 <OLED_Init>:
    OLED_UpdateDisplayVSync();
}

// OLED
void OLED_Init()
{
 80019b8:	b580      	push	{r7, lr}
 80019ba:	af00      	add	r7, sp, #0
    HAL_Delay(100); // OLED
 80019bc:	2064      	movs	r0, #100	@ 0x64
 80019be:	f000 fe8f 	bl	80026e0 <HAL_Delay>

    // 
    OLED_SendCommand(0xAE); // 
 80019c2:	20ae      	movs	r0, #174	@ 0xae
 80019c4:	f7ff ffde 	bl	8001984 <OLED_SendCommand>
    OLED_SendCommand(0xD5); // /
 80019c8:	20d5      	movs	r0, #213	@ 0xd5
 80019ca:	f7ff ffdb 	bl	8001984 <OLED_SendCommand>
    OLED_SendCommand(0x80); // 
 80019ce:	2080      	movs	r0, #128	@ 0x80
 80019d0:	f7ff ffd8 	bl	8001984 <OLED_SendCommand>
    OLED_SendCommand(0xA8); // 
 80019d4:	20a8      	movs	r0, #168	@ 0xa8
 80019d6:	f7ff ffd5 	bl	8001984 <OLED_SendCommand>
    OLED_SendCommand(0x3F); //  0x3F (1/64 duty)
 80019da:	203f      	movs	r0, #63	@ 0x3f
 80019dc:	f7ff ffd2 	bl	8001984 <OLED_SendCommand>
    OLED_SendCommand(0xD3); // 
 80019e0:	20d3      	movs	r0, #211	@ 0xd3
 80019e2:	f7ff ffcf 	bl	8001984 <OLED_SendCommand>
    OLED_SendCommand(0x00); // 
 80019e6:	2000      	movs	r0, #0
 80019e8:	f7ff ffcc 	bl	8001984 <OLED_SendCommand>
    OLED_SendCommand(0x40); //  (0x40-0x7F)
 80019ec:	2040      	movs	r0, #64	@ 0x40
 80019ee:	f7ff ffc9 	bl	8001984 <OLED_SendCommand>
    OLED_SendCommand(0x8D); // 
 80019f2:	208d      	movs	r0, #141	@ 0x8d
 80019f4:	f7ff ffc6 	bl	8001984 <OLED_SendCommand>
    OLED_SendCommand(0x14); // 
 80019f8:	2014      	movs	r0, #20
 80019fa:	f7ff ffc3 	bl	8001984 <OLED_SendCommand>
    OLED_SendCommand(0x20); // 
 80019fe:	2020      	movs	r0, #32
 8001a00:	f7ff ffc0 	bl	8001984 <OLED_SendCommand>
    OLED_SendCommand(0x00); // 
 8001a04:	2000      	movs	r0, #0
 8001a06:	f7ff ffbd 	bl	8001984 <OLED_SendCommand>
    OLED_SendCommand(0xA1); // 127SEG0
 8001a0a:	20a1      	movs	r0, #161	@ 0xa1
 8001a0c:	f7ff ffba 	bl	8001984 <OLED_SendCommand>
    OLED_SendCommand(0xC8); // COMCOM[N-1]COM0
 8001a10:	20c8      	movs	r0, #200	@ 0xc8
 8001a12:	f7ff ffb7 	bl	8001984 <OLED_SendCommand>
    OLED_SendCommand(0xDA); // COM
 8001a16:	20da      	movs	r0, #218	@ 0xda
 8001a18:	f7ff ffb4 	bl	8001984 <OLED_SendCommand>
    OLED_SendCommand(0x12); // COMCOM/
 8001a1c:	2012      	movs	r0, #18
 8001a1e:	f7ff ffb1 	bl	8001984 <OLED_SendCommand>
    OLED_SendCommand(0x81); // 
 8001a22:	2081      	movs	r0, #129	@ 0x81
 8001a24:	f7ff ffae 	bl	8001984 <OLED_SendCommand>
    OLED_SendCommand(0xCF); // (0-255)
 8001a28:	20cf      	movs	r0, #207	@ 0xcf
 8001a2a:	f7ff ffab 	bl	8001984 <OLED_SendCommand>
    OLED_SendCommand(0xD9); // 
 8001a2e:	20d9      	movs	r0, #217	@ 0xd9
 8001a30:	f7ff ffa8 	bl	8001984 <OLED_SendCommand>
    OLED_SendCommand(0xF1); // 12
 8001a34:	20f1      	movs	r0, #241	@ 0xf1
 8001a36:	f7ff ffa5 	bl	8001984 <OLED_SendCommand>
    OLED_SendCommand(0xDB); // VCOMH
 8001a3a:	20db      	movs	r0, #219	@ 0xdb
 8001a3c:	f7ff ffa2 	bl	8001984 <OLED_SendCommand>
    OLED_SendCommand(0x30); // 0.83xVcc
 8001a40:	2030      	movs	r0, #48	@ 0x30
 8001a42:	f7ff ff9f 	bl	8001984 <OLED_SendCommand>
    OLED_SendCommand(0xA4); // RAM
 8001a46:	20a4      	movs	r0, #164	@ 0xa4
 8001a48:	f7ff ff9c 	bl	8001984 <OLED_SendCommand>
    OLED_SendCommand(0xA6); // ()
 8001a4c:	20a6      	movs	r0, #166	@ 0xa6
 8001a4e:	f7ff ff99 	bl	8001984 <OLED_SendCommand>
    OLED_SendCommand(0x2E); // 
 8001a52:	202e      	movs	r0, #46	@ 0x2e
 8001a54:	f7ff ff96 	bl	8001984 <OLED_SendCommand>

    // 
    OLED_InitBuffer();
 8001a58:	f7ff fec0 	bl	80017dc <OLED_InitBuffer>

    // 
    OLED_ClearBuffer();
 8001a5c:	f7ff fef2 	bl	8001844 <OLED_ClearBuffer>

    // 
    OLED_SendCommand(0xAF);
 8001a60:	20af      	movs	r0, #175	@ 0xaf
 8001a62:	f7ff ff8f 	bl	8001984 <OLED_SendCommand>
}
 8001a66:	bf00      	nop
 8001a68:	bd80      	pop	{r7, pc}
	...

08001a6c <PID_Init>:
 * @param ki: 
 * @param kd: 
 * @param dt: ()
 */
void PID_Init(PID_TypeDef *pid, float kp, float ki, float kd, float dt)
{
 8001a6c:	b480      	push	{r7}
 8001a6e:	b085      	sub	sp, #20
 8001a70:	af00      	add	r7, sp, #0
 8001a72:	60f8      	str	r0, [r7, #12]
 8001a74:	60b9      	str	r1, [r7, #8]
 8001a76:	607a      	str	r2, [r7, #4]
 8001a78:	603b      	str	r3, [r7, #0]
    pid->kp = kp;
 8001a7a:	68fb      	ldr	r3, [r7, #12]
 8001a7c:	68ba      	ldr	r2, [r7, #8]
 8001a7e:	601a      	str	r2, [r3, #0]
    pid->ki = ki;
 8001a80:	68fb      	ldr	r3, [r7, #12]
 8001a82:	687a      	ldr	r2, [r7, #4]
 8001a84:	605a      	str	r2, [r3, #4]
    pid->kd = kd;
 8001a86:	68fb      	ldr	r3, [r7, #12]
 8001a88:	683a      	ldr	r2, [r7, #0]
 8001a8a:	609a      	str	r2, [r3, #8]
    pid->dt = dt;
 8001a8c:	68fb      	ldr	r3, [r7, #12]
 8001a8e:	69ba      	ldr	r2, [r7, #24]
 8001a90:	62da      	str	r2, [r3, #44]	@ 0x2c

    pid->setpoint = 0.0f;
 8001a92:	68fb      	ldr	r3, [r7, #12]
 8001a94:	f04f 0200 	mov.w	r2, #0
 8001a98:	60da      	str	r2, [r3, #12]
    pid->last_error = 0.0f;
 8001a9a:	68fb      	ldr	r3, [r7, #12]
 8001a9c:	f04f 0200 	mov.w	r2, #0
 8001aa0:	611a      	str	r2, [r3, #16]
    pid->integral = 0.0f;
 8001aa2:	68fb      	ldr	r3, [r7, #12]
 8001aa4:	f04f 0200 	mov.w	r2, #0
 8001aa8:	615a      	str	r2, [r3, #20]
    pid->derivative = 0.0f;
 8001aaa:	68fb      	ldr	r3, [r7, #12]
 8001aac:	f04f 0200 	mov.w	r2, #0
 8001ab0:	619a      	str	r2, [r3, #24]

    /*  */
    pid->output_max = 1000.0f;
 8001ab2:	68fb      	ldr	r3, [r7, #12]
 8001ab4:	4a07      	ldr	r2, [pc, #28]	@ (8001ad4 <PID_Init+0x68>)
 8001ab6:	61da      	str	r2, [r3, #28]
    pid->output_min = -1000.0f;
 8001ab8:	68fb      	ldr	r3, [r7, #12]
 8001aba:	4a07      	ldr	r2, [pc, #28]	@ (8001ad8 <PID_Init+0x6c>)
 8001abc:	621a      	str	r2, [r3, #32]

    /*  */
    pid->integral_max = 100.0f;
 8001abe:	68fb      	ldr	r3, [r7, #12]
 8001ac0:	4a06      	ldr	r2, [pc, #24]	@ (8001adc <PID_Init+0x70>)
 8001ac2:	625a      	str	r2, [r3, #36]	@ 0x24
    pid->integral_min = -100.0f;
 8001ac4:	68fb      	ldr	r3, [r7, #12]
 8001ac6:	4a06      	ldr	r2, [pc, #24]	@ (8001ae0 <PID_Init+0x74>)
 8001ac8:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001aca:	bf00      	nop
 8001acc:	3714      	adds	r7, #20
 8001ace:	46bd      	mov	sp, r7
 8001ad0:	bc80      	pop	{r7}
 8001ad2:	4770      	bx	lr
 8001ad4:	447a0000 	.word	0x447a0000
 8001ad8:	c47a0000 	.word	0xc47a0000
 8001adc:	42c80000 	.word	0x42c80000
 8001ae0:	c2c80000 	.word	0xc2c80000

08001ae4 <PID_SetOutputLimits>:
{
    pid->setpoint = setpoint;
}

void PID_SetOutputLimits(PID_TypeDef *pid, float min, float max)
{
 8001ae4:	b480      	push	{r7}
 8001ae6:	b085      	sub	sp, #20
 8001ae8:	af00      	add	r7, sp, #0
 8001aea:	60f8      	str	r0, [r7, #12]
 8001aec:	60b9      	str	r1, [r7, #8]
 8001aee:	607a      	str	r2, [r7, #4]
    pid->output_min = min;
 8001af0:	68fb      	ldr	r3, [r7, #12]
 8001af2:	68ba      	ldr	r2, [r7, #8]
 8001af4:	621a      	str	r2, [r3, #32]
    pid->output_max = max;
 8001af6:	68fb      	ldr	r3, [r7, #12]
 8001af8:	687a      	ldr	r2, [r7, #4]
 8001afa:	61da      	str	r2, [r3, #28]
}
 8001afc:	bf00      	nop
 8001afe:	3714      	adds	r7, #20
 8001b00:	46bd      	mov	sp, r7
 8001b02:	bc80      	pop	{r7}
 8001b04:	4770      	bx	lr

08001b06 <PID_SetIntegralLimits>:

void PID_SetIntegralLimits(PID_TypeDef *pid, float min, float max)
{
 8001b06:	b480      	push	{r7}
 8001b08:	b085      	sub	sp, #20
 8001b0a:	af00      	add	r7, sp, #0
 8001b0c:	60f8      	str	r0, [r7, #12]
 8001b0e:	60b9      	str	r1, [r7, #8]
 8001b10:	607a      	str	r2, [r7, #4]
    pid->integral_min = min;
 8001b12:	68fb      	ldr	r3, [r7, #12]
 8001b14:	68ba      	ldr	r2, [r7, #8]
 8001b16:	629a      	str	r2, [r3, #40]	@ 0x28
    pid->integral_max = max;
 8001b18:	68fb      	ldr	r3, [r7, #12]
 8001b1a:	687a      	ldr	r2, [r7, #4]
 8001b1c:	625a      	str	r2, [r3, #36]	@ 0x24
}
 8001b1e:	bf00      	nop
 8001b20:	3714      	adds	r7, #20
 8001b22:	46bd      	mov	sp, r7
 8001b24:	bc80      	pop	{r7}
 8001b26:	4770      	bx	lr

08001b28 <Lowpass_Filter>:


#pragma region  
// for ADC
void Lowpass_Filter(float *dst, float* input, float alpha)
{
 8001b28:	b5b0      	push	{r4, r5, r7, lr}
 8001b2a:	b086      	sub	sp, #24
 8001b2c:	af00      	add	r7, sp, #0
 8001b2e:	60f8      	str	r0, [r7, #12]
 8001b30:	60b9      	str	r1, [r7, #8]
 8001b32:	607a      	str	r2, [r7, #4]
    static float prev_data[4] = {0.0f, 0.0f, 0.0f, 0.0f}; 

    for (int i = 0; i < 4; i++)
 8001b34:	2300      	movs	r3, #0
 8001b36:	617b      	str	r3, [r7, #20]
 8001b38:	e02f      	b.n	8001b9a <Lowpass_Filter+0x72>
    {
        dst[i] = alpha * input[i] + (1 - alpha) * prev_data[i];
 8001b3a:	697b      	ldr	r3, [r7, #20]
 8001b3c:	009b      	lsls	r3, r3, #2
 8001b3e:	68ba      	ldr	r2, [r7, #8]
 8001b40:	4413      	add	r3, r2
 8001b42:	681b      	ldr	r3, [r3, #0]
 8001b44:	6879      	ldr	r1, [r7, #4]
 8001b46:	4618      	mov	r0, r3
 8001b48:	f7fe ff44 	bl	80009d4 <__aeabi_fmul>
 8001b4c:	4603      	mov	r3, r0
 8001b4e:	461d      	mov	r5, r3
 8001b50:	6879      	ldr	r1, [r7, #4]
 8001b52:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 8001b56:	f7fe fe33 	bl	80007c0 <__aeabi_fsub>
 8001b5a:	4603      	mov	r3, r0
 8001b5c:	4618      	mov	r0, r3
 8001b5e:	4a13      	ldr	r2, [pc, #76]	@ (8001bac <Lowpass_Filter+0x84>)
 8001b60:	697b      	ldr	r3, [r7, #20]
 8001b62:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001b66:	4619      	mov	r1, r3
 8001b68:	f7fe ff34 	bl	80009d4 <__aeabi_fmul>
 8001b6c:	4603      	mov	r3, r0
 8001b6e:	4619      	mov	r1, r3
 8001b70:	697b      	ldr	r3, [r7, #20]
 8001b72:	009b      	lsls	r3, r3, #2
 8001b74:	68fa      	ldr	r2, [r7, #12]
 8001b76:	18d4      	adds	r4, r2, r3
 8001b78:	4628      	mov	r0, r5
 8001b7a:	f7fe fe23 	bl	80007c4 <__addsf3>
 8001b7e:	4603      	mov	r3, r0
 8001b80:	6023      	str	r3, [r4, #0]
        prev_data[i] = input[i];
 8001b82:	697b      	ldr	r3, [r7, #20]
 8001b84:	009b      	lsls	r3, r3, #2
 8001b86:	68ba      	ldr	r2, [r7, #8]
 8001b88:	4413      	add	r3, r2
 8001b8a:	681a      	ldr	r2, [r3, #0]
 8001b8c:	4907      	ldr	r1, [pc, #28]	@ (8001bac <Lowpass_Filter+0x84>)
 8001b8e:	697b      	ldr	r3, [r7, #20]
 8001b90:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    for (int i = 0; i < 4; i++)
 8001b94:	697b      	ldr	r3, [r7, #20]
 8001b96:	3301      	adds	r3, #1
 8001b98:	617b      	str	r3, [r7, #20]
 8001b9a:	697b      	ldr	r3, [r7, #20]
 8001b9c:	2b03      	cmp	r3, #3
 8001b9e:	ddcc      	ble.n	8001b3a <Lowpass_Filter+0x12>
    }
}
 8001ba0:	bf00      	nop
 8001ba2:	bf00      	nop
 8001ba4:	3718      	adds	r7, #24
 8001ba6:	46bd      	mov	sp, r7
 8001ba8:	bdb0      	pop	{r4, r5, r7, pc}
 8001baa:	bf00      	nop
 8001bac:	20000a2c 	.word	0x20000a2c

08001bb0 <Kalman_Init>:

void Kalman_Init(DPS_KalmanFilter *filter, float process_noise, float measurement_noise)
{
 8001bb0:	b480      	push	{r7}
 8001bb2:	b085      	sub	sp, #20
 8001bb4:	af00      	add	r7, sp, #0
 8001bb6:	60f8      	str	r0, [r7, #12]
 8001bb8:	60b9      	str	r1, [r7, #8]
 8001bba:	607a      	str	r2, [r7, #4]
    filter->x = 0.0f;              // 0
 8001bbc:	68fb      	ldr	r3, [r7, #12]
 8001bbe:	f04f 0200 	mov.w	r2, #0
 8001bc2:	601a      	str	r2, [r3, #0]
    filter->P = 1.0f;              // 
 8001bc4:	68fb      	ldr	r3, [r7, #12]
 8001bc6:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8001bca:	605a      	str	r2, [r3, #4]
    filter->Q = process_noise;     //  (: 0.001 - 0.01)
 8001bcc:	68fb      	ldr	r3, [r7, #12]
 8001bce:	68ba      	ldr	r2, [r7, #8]
 8001bd0:	609a      	str	r2, [r3, #8]
    filter->R = measurement_noise; //  (: 0.01 - 0.1)
 8001bd2:	68fb      	ldr	r3, [r7, #12]
 8001bd4:	687a      	ldr	r2, [r7, #4]
 8001bd6:	60da      	str	r2, [r3, #12]
    filter->K = 0.0f;              // 
 8001bd8:	68fb      	ldr	r3, [r7, #12]
 8001bda:	f04f 0200 	mov.w	r2, #0
 8001bde:	611a      	str	r2, [r3, #16]
    filter->initialized = 0;       // 
 8001be0:	68fb      	ldr	r3, [r7, #12]
 8001be2:	2200      	movs	r2, #0
 8001be4:	751a      	strb	r2, [r3, #20]
}
 8001be6:	bf00      	nop
 8001be8:	3714      	adds	r7, #20
 8001bea:	46bd      	mov	sp, r7
 8001bec:	bc80      	pop	{r7}
 8001bee:	4770      	bx	lr

08001bf0 <Kalman_Update>:

float Kalman_Update(DPS_KalmanFilter *filter, float measurement)
{
 8001bf0:	b5b0      	push	{r4, r5, r7, lr}
 8001bf2:	b082      	sub	sp, #8
 8001bf4:	af00      	add	r7, sp, #0
 8001bf6:	6078      	str	r0, [r7, #4]
 8001bf8:	6039      	str	r1, [r7, #0]
    if (!filter->initialized)
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	7d1b      	ldrb	r3, [r3, #20]
 8001bfe:	2b00      	cmp	r3, #0
 8001c00:	d108      	bne.n	8001c14 <Kalman_Update+0x24>
    {
        filter->x = measurement;
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	683a      	ldr	r2, [r7, #0]
 8001c06:	601a      	str	r2, [r3, #0]
        filter->initialized = 1;
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	2201      	movs	r2, #1
 8001c0c:	751a      	strb	r2, [r3, #20]
        return filter->x;
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	681b      	ldr	r3, [r3, #0]
 8001c12:	e04b      	b.n	8001cac <Kalman_Update+0xbc>
    }

    //  - ()
    // 
    filter->P = filter->P + filter->Q;
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	685a      	ldr	r2, [r3, #4]
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	689b      	ldr	r3, [r3, #8]
 8001c1c:	4619      	mov	r1, r3
 8001c1e:	4610      	mov	r0, r2
 8001c20:	f7fe fdd0 	bl	80007c4 <__addsf3>
 8001c24:	4603      	mov	r3, r0
 8001c26:	461a      	mov	r2, r3
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	605a      	str	r2, [r3, #4]

    // 
    filter->K = filter->P / (filter->P + filter->R);
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	685c      	ldr	r4, [r3, #4]
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	685a      	ldr	r2, [r3, #4]
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	68db      	ldr	r3, [r3, #12]
 8001c38:	4619      	mov	r1, r3
 8001c3a:	4610      	mov	r0, r2
 8001c3c:	f7fe fdc2 	bl	80007c4 <__addsf3>
 8001c40:	4603      	mov	r3, r0
 8001c42:	4619      	mov	r1, r3
 8001c44:	4620      	mov	r0, r4
 8001c46:	f7fe ff79 	bl	8000b3c <__aeabi_fdiv>
 8001c4a:	4603      	mov	r3, r0
 8001c4c:	461a      	mov	r2, r3
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	611a      	str	r2, [r3, #16]

    // 
    filter->x = filter->x + filter->K * (measurement - filter->x);
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	681c      	ldr	r4, [r3, #0]
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	691d      	ldr	r5, [r3, #16]
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	681b      	ldr	r3, [r3, #0]
 8001c5e:	4619      	mov	r1, r3
 8001c60:	6838      	ldr	r0, [r7, #0]
 8001c62:	f7fe fdad 	bl	80007c0 <__aeabi_fsub>
 8001c66:	4603      	mov	r3, r0
 8001c68:	4619      	mov	r1, r3
 8001c6a:	4628      	mov	r0, r5
 8001c6c:	f7fe feb2 	bl	80009d4 <__aeabi_fmul>
 8001c70:	4603      	mov	r3, r0
 8001c72:	4619      	mov	r1, r3
 8001c74:	4620      	mov	r0, r4
 8001c76:	f7fe fda5 	bl	80007c4 <__addsf3>
 8001c7a:	4603      	mov	r3, r0
 8001c7c:	461a      	mov	r2, r3
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	601a      	str	r2, [r3, #0]

    // 
    filter->P = (1.0f - filter->K) * filter->P;
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	691b      	ldr	r3, [r3, #16]
 8001c86:	4619      	mov	r1, r3
 8001c88:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 8001c8c:	f7fe fd98 	bl	80007c0 <__aeabi_fsub>
 8001c90:	4603      	mov	r3, r0
 8001c92:	461a      	mov	r2, r3
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	685b      	ldr	r3, [r3, #4]
 8001c98:	4619      	mov	r1, r3
 8001c9a:	4610      	mov	r0, r2
 8001c9c:	f7fe fe9a 	bl	80009d4 <__aeabi_fmul>
 8001ca0:	4603      	mov	r3, r0
 8001ca2:	461a      	mov	r2, r3
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	605a      	str	r2, [r3, #4]

    return filter->x;
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	681b      	ldr	r3, [r3, #0]
}
 8001cac:	4618      	mov	r0, r3
 8001cae:	3708      	adds	r7, #8
 8001cb0:	46bd      	mov	sp, r7
 8001cb2:	bdb0      	pop	{r4, r5, r7, pc}

08001cb4 <Sensor_Init>:
}

#pragma endregion

void Sensor_Init(void)
{
 8001cb4:	b580      	push	{r7, lr}
 8001cb6:	b082      	sub	sp, #8
 8001cb8:	af00      	add	r7, sp, #0
    // 
    MPU6050_Init();
 8001cba:	f7ff f97d 	bl	8000fb8 <MPU6050_Init>
    MPU6050_Calibrate(&gyro_data_raw);
 8001cbe:	4831      	ldr	r0, [pc, #196]	@ (8001d84 <Sensor_Init+0xd0>)
 8001cc0:	f7ff f9da 	bl	8001078 <MPU6050_Calibrate>
    Kalman_Init(&gyro_x_filter, 0.001f, 0.01f); // X
 8001cc4:	4a30      	ldr	r2, [pc, #192]	@ (8001d88 <Sensor_Init+0xd4>)
 8001cc6:	4931      	ldr	r1, [pc, #196]	@ (8001d8c <Sensor_Init+0xd8>)
 8001cc8:	4831      	ldr	r0, [pc, #196]	@ (8001d90 <Sensor_Init+0xdc>)
 8001cca:	f7ff ff71 	bl	8001bb0 <Kalman_Init>
    Kalman_Init(&gyro_y_filter, 0.001f, 0.01f); // Y
 8001cce:	4a2e      	ldr	r2, [pc, #184]	@ (8001d88 <Sensor_Init+0xd4>)
 8001cd0:	492e      	ldr	r1, [pc, #184]	@ (8001d8c <Sensor_Init+0xd8>)
 8001cd2:	4830      	ldr	r0, [pc, #192]	@ (8001d94 <Sensor_Init+0xe0>)
 8001cd4:	f7ff ff6c 	bl	8001bb0 <Kalman_Init>
    Kalman_Init(&gyro_z_filter, 0.001f, 0.01f); // Z
 8001cd8:	4a2b      	ldr	r2, [pc, #172]	@ (8001d88 <Sensor_Init+0xd4>)
 8001cda:	492c      	ldr	r1, [pc, #176]	@ (8001d8c <Sensor_Init+0xd8>)
 8001cdc:	482e      	ldr	r0, [pc, #184]	@ (8001d98 <Sensor_Init+0xe4>)
 8001cde:	f7ff ff67 	bl	8001bb0 <Kalman_Init>

    //ADC
    HAL_ADCEx_Calibration_Start(&hadc1);
 8001ce2:	482e      	ldr	r0, [pc, #184]	@ (8001d9c <Sensor_Init+0xe8>)
 8001ce4:	f001 f8ec 	bl	8002ec0 <HAL_ADCEx_Calibration_Start>
    HAL_ADC_Start_DMA(&hadc1, (uint32_t*)raw_adc_data, sizeof(raw_adc_data)/sizeof(uint16_t));
 8001ce8:	2205      	movs	r2, #5
 8001cea:	492d      	ldr	r1, [pc, #180]	@ (8001da0 <Sensor_Init+0xec>)
 8001cec:	482b      	ldr	r0, [pc, #172]	@ (8001d9c <Sensor_Init+0xe8>)
 8001cee:	f000 fdf3 	bl	80028d8 <HAL_ADC_Start_DMA>

    // ADC
    Vref = 1.2 * (4095.0f / (float)raw_adc_data[4]);
 8001cf2:	4b2b      	ldr	r3, [pc, #172]	@ (8001da0 <Sensor_Init+0xec>)
 8001cf4:	891b      	ldrh	r3, [r3, #8]
 8001cf6:	4618      	mov	r0, r3
 8001cf8:	f7fe fe14 	bl	8000924 <__aeabi_ui2f>
 8001cfc:	4603      	mov	r3, r0
 8001cfe:	4619      	mov	r1, r3
 8001d00:	4828      	ldr	r0, [pc, #160]	@ (8001da4 <Sensor_Init+0xf0>)
 8001d02:	f7fe ff1b 	bl	8000b3c <__aeabi_fdiv>
 8001d06:	4603      	mov	r3, r0
 8001d08:	4618      	mov	r0, r3
 8001d0a:	f7fe fcad 	bl	8000668 <__aeabi_f2d>
 8001d0e:	f04f 3233 	mov.w	r2, #858993459	@ 0x33333333
 8001d12:	4b25      	ldr	r3, [pc, #148]	@ (8001da8 <Sensor_Init+0xf4>)
 8001d14:	f7fe fa1a 	bl	800014c <__aeabi_dmul>
 8001d18:	4602      	mov	r2, r0
 8001d1a:	460b      	mov	r3, r1
 8001d1c:	4610      	mov	r0, r2
 8001d1e:	4619      	mov	r1, r3
 8001d20:	f7fe fcfa 	bl	8000718 <__aeabi_d2f>
 8001d24:	4603      	mov	r3, r0
 8001d26:	4a21      	ldr	r2, [pc, #132]	@ (8001dac <Sensor_Init+0xf8>)
 8001d28:	6013      	str	r3, [r2, #0]
    for (int i = 0; i < 4; i++)
 8001d2a:	2300      	movs	r3, #0
 8001d2c:	607b      	str	r3, [r7, #4]
 8001d2e:	e01b      	b.n	8001d68 <Sensor_Init+0xb4>
    {
        adc_raw[i] = (float)raw_adc_data[i] * Vref / 4095.0f;
 8001d30:	4a1b      	ldr	r2, [pc, #108]	@ (8001da0 <Sensor_Init+0xec>)
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001d38:	4618      	mov	r0, r3
 8001d3a:	f7fe fdf3 	bl	8000924 <__aeabi_ui2f>
 8001d3e:	4602      	mov	r2, r0
 8001d40:	4b1a      	ldr	r3, [pc, #104]	@ (8001dac <Sensor_Init+0xf8>)
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	4619      	mov	r1, r3
 8001d46:	4610      	mov	r0, r2
 8001d48:	f7fe fe44 	bl	80009d4 <__aeabi_fmul>
 8001d4c:	4603      	mov	r3, r0
 8001d4e:	4915      	ldr	r1, [pc, #84]	@ (8001da4 <Sensor_Init+0xf0>)
 8001d50:	4618      	mov	r0, r3
 8001d52:	f7fe fef3 	bl	8000b3c <__aeabi_fdiv>
 8001d56:	4603      	mov	r3, r0
 8001d58:	4619      	mov	r1, r3
 8001d5a:	4a15      	ldr	r2, [pc, #84]	@ (8001db0 <Sensor_Init+0xfc>)
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    for (int i = 0; i < 4; i++)
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	3301      	adds	r3, #1
 8001d66:	607b      	str	r3, [r7, #4]
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	2b03      	cmp	r3, #3
 8001d6c:	dde0      	ble.n	8001d30 <Sensor_Init+0x7c>
    }
    Lowpass_Filter(adc_data, adc_raw, LOWPASS_FILTER_ALPHA);
 8001d6e:	f04f 527c 	mov.w	r2, #1056964608	@ 0x3f000000
 8001d72:	490f      	ldr	r1, [pc, #60]	@ (8001db0 <Sensor_Init+0xfc>)
 8001d74:	480f      	ldr	r0, [pc, #60]	@ (8001db4 <Sensor_Init+0x100>)
 8001d76:	f7ff fed7 	bl	8001b28 <Lowpass_Filter>
}
 8001d7a:	bf00      	nop
 8001d7c:	3708      	adds	r7, #8
 8001d7e:	46bd      	mov	sp, r7
 8001d80:	bd80      	pop	{r7, pc}
 8001d82:	bf00      	nop
 8001d84:	20000974 	.word	0x20000974
 8001d88:	3c23d70a 	.word	0x3c23d70a
 8001d8c:	3a83126f 	.word	0x3a83126f
 8001d90:	200009e4 	.word	0x200009e4
 8001d94:	200009fc 	.word	0x200009fc
 8001d98:	20000a14 	.word	0x20000a14
 8001d9c:	2000002c 	.word	0x2000002c
 8001da0:	200009ac 	.word	0x200009ac
 8001da4:	457ff000 	.word	0x457ff000
 8001da8:	3ff33333 	.word	0x3ff33333
 8001dac:	20000000 	.word	0x20000000
 8001db0:	200009b8 	.word	0x200009b8
 8001db4:	200009c8 	.word	0x200009c8

08001db8 <Sensor_Updater>:


void Sensor_Updater(void)
{
 8001db8:	b580      	push	{r7, lr}
 8001dba:	b082      	sub	sp, #8
 8001dbc:	af00      	add	r7, sp, #0
    MPU6050_Read_All(&gyro_data_raw);
 8001dbe:	4833      	ldr	r0, [pc, #204]	@ (8001e8c <Sensor_Updater+0xd4>)
 8001dc0:	f7ff f9ea 	bl	8001198 <MPU6050_Read_All>
    gyro_data[0] = Kalman_Update(&gyro_x_filter, gyro_data_raw.Gx);
 8001dc4:	4b31      	ldr	r3, [pc, #196]	@ (8001e8c <Sensor_Updater+0xd4>)
 8001dc6:	69db      	ldr	r3, [r3, #28]
 8001dc8:	4619      	mov	r1, r3
 8001dca:	4831      	ldr	r0, [pc, #196]	@ (8001e90 <Sensor_Updater+0xd8>)
 8001dcc:	f7ff ff10 	bl	8001bf0 <Kalman_Update>
 8001dd0:	4603      	mov	r3, r0
 8001dd2:	4a30      	ldr	r2, [pc, #192]	@ (8001e94 <Sensor_Updater+0xdc>)
 8001dd4:	6013      	str	r3, [r2, #0]
    gyro_data[1] = Kalman_Update(&gyro_y_filter, gyro_data_raw.Gy);
 8001dd6:	4b2d      	ldr	r3, [pc, #180]	@ (8001e8c <Sensor_Updater+0xd4>)
 8001dd8:	6a1b      	ldr	r3, [r3, #32]
 8001dda:	4619      	mov	r1, r3
 8001ddc:	482e      	ldr	r0, [pc, #184]	@ (8001e98 <Sensor_Updater+0xe0>)
 8001dde:	f7ff ff07 	bl	8001bf0 <Kalman_Update>
 8001de2:	4603      	mov	r3, r0
 8001de4:	4a2b      	ldr	r2, [pc, #172]	@ (8001e94 <Sensor_Updater+0xdc>)
 8001de6:	6053      	str	r3, [r2, #4]
    gyro_data[2] = Kalman_Update(&gyro_z_filter, gyro_data_raw.Gz);
 8001de8:	4b28      	ldr	r3, [pc, #160]	@ (8001e8c <Sensor_Updater+0xd4>)
 8001dea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001dec:	4619      	mov	r1, r3
 8001dee:	482b      	ldr	r0, [pc, #172]	@ (8001e9c <Sensor_Updater+0xe4>)
 8001df0:	f7ff fefe 	bl	8001bf0 <Kalman_Update>
 8001df4:	4603      	mov	r3, r0
 8001df6:	4a27      	ldr	r2, [pc, #156]	@ (8001e94 <Sensor_Updater+0xdc>)
 8001df8:	6093      	str	r3, [r2, #8]

    // ADC
    Vref = 1.2 * (4095.0f / (float)raw_adc_data[4]);
 8001dfa:	4b29      	ldr	r3, [pc, #164]	@ (8001ea0 <Sensor_Updater+0xe8>)
 8001dfc:	891b      	ldrh	r3, [r3, #8]
 8001dfe:	4618      	mov	r0, r3
 8001e00:	f7fe fd90 	bl	8000924 <__aeabi_ui2f>
 8001e04:	4603      	mov	r3, r0
 8001e06:	4619      	mov	r1, r3
 8001e08:	4826      	ldr	r0, [pc, #152]	@ (8001ea4 <Sensor_Updater+0xec>)
 8001e0a:	f7fe fe97 	bl	8000b3c <__aeabi_fdiv>
 8001e0e:	4603      	mov	r3, r0
 8001e10:	4618      	mov	r0, r3
 8001e12:	f7fe fc29 	bl	8000668 <__aeabi_f2d>
 8001e16:	f04f 3233 	mov.w	r2, #858993459	@ 0x33333333
 8001e1a:	4b23      	ldr	r3, [pc, #140]	@ (8001ea8 <Sensor_Updater+0xf0>)
 8001e1c:	f7fe f996 	bl	800014c <__aeabi_dmul>
 8001e20:	4602      	mov	r2, r0
 8001e22:	460b      	mov	r3, r1
 8001e24:	4610      	mov	r0, r2
 8001e26:	4619      	mov	r1, r3
 8001e28:	f7fe fc76 	bl	8000718 <__aeabi_d2f>
 8001e2c:	4603      	mov	r3, r0
 8001e2e:	4a1f      	ldr	r2, [pc, #124]	@ (8001eac <Sensor_Updater+0xf4>)
 8001e30:	6013      	str	r3, [r2, #0]
    for (int i = 0; i < 4; i++)
 8001e32:	2300      	movs	r3, #0
 8001e34:	607b      	str	r3, [r7, #4]
 8001e36:	e01b      	b.n	8001e70 <Sensor_Updater+0xb8>
    {
        adc_raw[i] = (float)raw_adc_data[i] * Vref / 4095.0f;
 8001e38:	4a19      	ldr	r2, [pc, #100]	@ (8001ea0 <Sensor_Updater+0xe8>)
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001e40:	4618      	mov	r0, r3
 8001e42:	f7fe fd6f 	bl	8000924 <__aeabi_ui2f>
 8001e46:	4602      	mov	r2, r0
 8001e48:	4b18      	ldr	r3, [pc, #96]	@ (8001eac <Sensor_Updater+0xf4>)
 8001e4a:	681b      	ldr	r3, [r3, #0]
 8001e4c:	4619      	mov	r1, r3
 8001e4e:	4610      	mov	r0, r2
 8001e50:	f7fe fdc0 	bl	80009d4 <__aeabi_fmul>
 8001e54:	4603      	mov	r3, r0
 8001e56:	4913      	ldr	r1, [pc, #76]	@ (8001ea4 <Sensor_Updater+0xec>)
 8001e58:	4618      	mov	r0, r3
 8001e5a:	f7fe fe6f 	bl	8000b3c <__aeabi_fdiv>
 8001e5e:	4603      	mov	r3, r0
 8001e60:	4619      	mov	r1, r3
 8001e62:	4a13      	ldr	r2, [pc, #76]	@ (8001eb0 <Sensor_Updater+0xf8>)
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    for (int i = 0; i < 4; i++)
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	3301      	adds	r3, #1
 8001e6e:	607b      	str	r3, [r7, #4]
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	2b03      	cmp	r3, #3
 8001e74:	dde0      	ble.n	8001e38 <Sensor_Updater+0x80>
    }
    Lowpass_Filter(adc_data, adc_raw, LOWPASS_FILTER_ALPHA);
 8001e76:	f04f 527c 	mov.w	r2, #1056964608	@ 0x3f000000
 8001e7a:	490d      	ldr	r1, [pc, #52]	@ (8001eb0 <Sensor_Updater+0xf8>)
 8001e7c:	480d      	ldr	r0, [pc, #52]	@ (8001eb4 <Sensor_Updater+0xfc>)
 8001e7e:	f7ff fe53 	bl	8001b28 <Lowpass_Filter>
 8001e82:	bf00      	nop
 8001e84:	3708      	adds	r7, #8
 8001e86:	46bd      	mov	sp, r7
 8001e88:	bd80      	pop	{r7, pc}
 8001e8a:	bf00      	nop
 8001e8c:	20000974 	.word	0x20000974
 8001e90:	200009e4 	.word	0x200009e4
 8001e94:	200009d8 	.word	0x200009d8
 8001e98:	200009fc 	.word	0x200009fc
 8001e9c:	20000a14 	.word	0x20000a14
 8001ea0:	200009ac 	.word	0x200009ac
 8001ea4:	457ff000 	.word	0x457ff000
 8001ea8:	3ff33333 	.word	0x3ff33333
 8001eac:	20000000 	.word	0x20000000
 8001eb0:	200009b8 	.word	0x200009b8
 8001eb4:	200009c8 	.word	0x200009c8

08001eb8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001eb8:	b480      	push	{r7}
 8001eba:	b085      	sub	sp, #20
 8001ebc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001ebe:	4b15      	ldr	r3, [pc, #84]	@ (8001f14 <HAL_MspInit+0x5c>)
 8001ec0:	699b      	ldr	r3, [r3, #24]
 8001ec2:	4a14      	ldr	r2, [pc, #80]	@ (8001f14 <HAL_MspInit+0x5c>)
 8001ec4:	f043 0301 	orr.w	r3, r3, #1
 8001ec8:	6193      	str	r3, [r2, #24]
 8001eca:	4b12      	ldr	r3, [pc, #72]	@ (8001f14 <HAL_MspInit+0x5c>)
 8001ecc:	699b      	ldr	r3, [r3, #24]
 8001ece:	f003 0301 	and.w	r3, r3, #1
 8001ed2:	60bb      	str	r3, [r7, #8]
 8001ed4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001ed6:	4b0f      	ldr	r3, [pc, #60]	@ (8001f14 <HAL_MspInit+0x5c>)
 8001ed8:	69db      	ldr	r3, [r3, #28]
 8001eda:	4a0e      	ldr	r2, [pc, #56]	@ (8001f14 <HAL_MspInit+0x5c>)
 8001edc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001ee0:	61d3      	str	r3, [r2, #28]
 8001ee2:	4b0c      	ldr	r3, [pc, #48]	@ (8001f14 <HAL_MspInit+0x5c>)
 8001ee4:	69db      	ldr	r3, [r3, #28]
 8001ee6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001eea:	607b      	str	r3, [r7, #4]
 8001eec:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001eee:	4b0a      	ldr	r3, [pc, #40]	@ (8001f18 <HAL_MspInit+0x60>)
 8001ef0:	685b      	ldr	r3, [r3, #4]
 8001ef2:	60fb      	str	r3, [r7, #12]
 8001ef4:	68fb      	ldr	r3, [r7, #12]
 8001ef6:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8001efa:	60fb      	str	r3, [r7, #12]
 8001efc:	68fb      	ldr	r3, [r7, #12]
 8001efe:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001f02:	60fb      	str	r3, [r7, #12]
 8001f04:	4a04      	ldr	r2, [pc, #16]	@ (8001f18 <HAL_MspInit+0x60>)
 8001f06:	68fb      	ldr	r3, [r7, #12]
 8001f08:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001f0a:	bf00      	nop
 8001f0c:	3714      	adds	r7, #20
 8001f0e:	46bd      	mov	sp, r7
 8001f10:	bc80      	pop	{r7}
 8001f12:	4770      	bx	lr
 8001f14:	40021000 	.word	0x40021000
 8001f18:	40010000 	.word	0x40010000

08001f1c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001f1c:	b480      	push	{r7}
 8001f1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001f20:	bf00      	nop
 8001f22:	e7fd      	b.n	8001f20 <NMI_Handler+0x4>

08001f24 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001f24:	b480      	push	{r7}
 8001f26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001f28:	bf00      	nop
 8001f2a:	e7fd      	b.n	8001f28 <HardFault_Handler+0x4>

08001f2c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001f2c:	b480      	push	{r7}
 8001f2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001f30:	bf00      	nop
 8001f32:	e7fd      	b.n	8001f30 <MemManage_Handler+0x4>

08001f34 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001f34:	b480      	push	{r7}
 8001f36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001f38:	bf00      	nop
 8001f3a:	e7fd      	b.n	8001f38 <BusFault_Handler+0x4>

08001f3c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001f3c:	b480      	push	{r7}
 8001f3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001f40:	bf00      	nop
 8001f42:	e7fd      	b.n	8001f40 <UsageFault_Handler+0x4>

08001f44 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001f44:	b480      	push	{r7}
 8001f46:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001f48:	bf00      	nop
 8001f4a:	46bd      	mov	sp, r7
 8001f4c:	bc80      	pop	{r7}
 8001f4e:	4770      	bx	lr

08001f50 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001f50:	b480      	push	{r7}
 8001f52:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001f54:	bf00      	nop
 8001f56:	46bd      	mov	sp, r7
 8001f58:	bc80      	pop	{r7}
 8001f5a:	4770      	bx	lr

08001f5c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001f5c:	b480      	push	{r7}
 8001f5e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001f60:	bf00      	nop
 8001f62:	46bd      	mov	sp, r7
 8001f64:	bc80      	pop	{r7}
 8001f66:	4770      	bx	lr

08001f68 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001f68:	b580      	push	{r7, lr}
 8001f6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001f6c:	f000 fb9c 	bl	80026a8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001f70:	bf00      	nop
 8001f72:	bd80      	pop	{r7, pc}

08001f74 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8001f74:	b580      	push	{r7, lr}
 8001f76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001f78:	4802      	ldr	r0, [pc, #8]	@ (8001f84 <DMA1_Channel1_IRQHandler+0x10>)
 8001f7a:	f001 fa17 	bl	80033ac <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8001f7e:	bf00      	nop
 8001f80:	bd80      	pop	{r7, pc}
 8001f82:	bf00      	nop
 8001f84:	2000005c 	.word	0x2000005c

08001f88 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001f88:	b480      	push	{r7}
 8001f8a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001f8c:	bf00      	nop
 8001f8e:	46bd      	mov	sp, r7
 8001f90:	bc80      	pop	{r7}
 8001f92:	4770      	bx	lr

08001f94 <MX_TIM1_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim3;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8001f94:	b580      	push	{r7, lr}
 8001f96:	b096      	sub	sp, #88	@ 0x58
 8001f98:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001f9a:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8001f9e:	2200      	movs	r2, #0
 8001fa0:	601a      	str	r2, [r3, #0]
 8001fa2:	605a      	str	r2, [r3, #4]
 8001fa4:	609a      	str	r2, [r3, #8]
 8001fa6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001fa8:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8001fac:	2200      	movs	r2, #0
 8001fae:	601a      	str	r2, [r3, #0]
 8001fb0:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001fb2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001fb6:	2200      	movs	r2, #0
 8001fb8:	601a      	str	r2, [r3, #0]
 8001fba:	605a      	str	r2, [r3, #4]
 8001fbc:	609a      	str	r2, [r3, #8]
 8001fbe:	60da      	str	r2, [r3, #12]
 8001fc0:	611a      	str	r2, [r3, #16]
 8001fc2:	615a      	str	r2, [r3, #20]
 8001fc4:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001fc6:	1d3b      	adds	r3, r7, #4
 8001fc8:	2220      	movs	r2, #32
 8001fca:	2100      	movs	r1, #0
 8001fcc:	4618      	mov	r0, r3
 8001fce:	f004 fc61 	bl	8006894 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001fd2:	4b44      	ldr	r3, [pc, #272]	@ (80020e4 <MX_TIM1_Init+0x150>)
 8001fd4:	4a44      	ldr	r2, [pc, #272]	@ (80020e8 <MX_TIM1_Init+0x154>)
 8001fd6:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8001fd8:	4b42      	ldr	r3, [pc, #264]	@ (80020e4 <MX_TIM1_Init+0x150>)
 8001fda:	2200      	movs	r2, #0
 8001fdc:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001fde:	4b41      	ldr	r3, [pc, #260]	@ (80020e4 <MX_TIM1_Init+0x150>)
 8001fe0:	2200      	movs	r2, #0
 8001fe2:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8001fe4:	4b3f      	ldr	r3, [pc, #252]	@ (80020e4 <MX_TIM1_Init+0x150>)
 8001fe6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001fea:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001fec:	4b3d      	ldr	r3, [pc, #244]	@ (80020e4 <MX_TIM1_Init+0x150>)
 8001fee:	2200      	movs	r2, #0
 8001ff0:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001ff2:	4b3c      	ldr	r3, [pc, #240]	@ (80020e4 <MX_TIM1_Init+0x150>)
 8001ff4:	2200      	movs	r2, #0
 8001ff6:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001ff8:	4b3a      	ldr	r3, [pc, #232]	@ (80020e4 <MX_TIM1_Init+0x150>)
 8001ffa:	2200      	movs	r2, #0
 8001ffc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001ffe:	4839      	ldr	r0, [pc, #228]	@ (80020e4 <MX_TIM1_Init+0x150>)
 8002000:	f003 fc06 	bl	8005810 <HAL_TIM_Base_Init>
 8002004:	4603      	mov	r3, r0
 8002006:	2b00      	cmp	r3, #0
 8002008:	d001      	beq.n	800200e <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 800200a:	f7ff fb3a 	bl	8001682 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800200e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002012:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8002014:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8002018:	4619      	mov	r1, r3
 800201a:	4832      	ldr	r0, [pc, #200]	@ (80020e4 <MX_TIM1_Init+0x150>)
 800201c:	f003 ff34 	bl	8005e88 <HAL_TIM_ConfigClockSource>
 8002020:	4603      	mov	r3, r0
 8002022:	2b00      	cmp	r3, #0
 8002024:	d001      	beq.n	800202a <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 8002026:	f7ff fb2c 	bl	8001682 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 800202a:	482e      	ldr	r0, [pc, #184]	@ (80020e4 <MX_TIM1_Init+0x150>)
 800202c:	f003 fc3f 	bl	80058ae <HAL_TIM_PWM_Init>
 8002030:	4603      	mov	r3, r0
 8002032:	2b00      	cmp	r3, #0
 8002034:	d001      	beq.n	800203a <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 8002036:	f7ff fb24 	bl	8001682 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800203a:	2300      	movs	r3, #0
 800203c:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800203e:	2300      	movs	r3, #0
 8002040:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8002042:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8002046:	4619      	mov	r1, r3
 8002048:	4826      	ldr	r0, [pc, #152]	@ (80020e4 <MX_TIM1_Init+0x150>)
 800204a:	f004 fa95 	bl	8006578 <HAL_TIMEx_MasterConfigSynchronization>
 800204e:	4603      	mov	r3, r0
 8002050:	2b00      	cmp	r3, #0
 8002052:	d001      	beq.n	8002058 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8002054:	f7ff fb15 	bl	8001682 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002058:	2360      	movs	r3, #96	@ 0x60
 800205a:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 800205c:	2300      	movs	r3, #0
 800205e:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002060:	2300      	movs	r3, #0
 8002062:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8002064:	2300      	movs	r3, #0
 8002066:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002068:	2300      	movs	r3, #0
 800206a:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800206c:	2300      	movs	r3, #0
 800206e:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8002070:	2300      	movs	r3, #0
 8002072:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002074:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002078:	2200      	movs	r2, #0
 800207a:	4619      	mov	r1, r3
 800207c:	4819      	ldr	r0, [pc, #100]	@ (80020e4 <MX_TIM1_Init+0x150>)
 800207e:	f003 fe41 	bl	8005d04 <HAL_TIM_PWM_ConfigChannel>
 8002082:	4603      	mov	r3, r0
 8002084:	2b00      	cmp	r3, #0
 8002086:	d001      	beq.n	800208c <MX_TIM1_Init+0xf8>
  {
    Error_Handler();
 8002088:	f7ff fafb 	bl	8001682 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800208c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002090:	2204      	movs	r2, #4
 8002092:	4619      	mov	r1, r3
 8002094:	4813      	ldr	r0, [pc, #76]	@ (80020e4 <MX_TIM1_Init+0x150>)
 8002096:	f003 fe35 	bl	8005d04 <HAL_TIM_PWM_ConfigChannel>
 800209a:	4603      	mov	r3, r0
 800209c:	2b00      	cmp	r3, #0
 800209e:	d001      	beq.n	80020a4 <MX_TIM1_Init+0x110>
  {
    Error_Handler();
 80020a0:	f7ff faef 	bl	8001682 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80020a4:	2300      	movs	r3, #0
 80020a6:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80020a8:	2300      	movs	r3, #0
 80020aa:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80020ac:	2300      	movs	r3, #0
 80020ae:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80020b0:	2300      	movs	r3, #0
 80020b2:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80020b4:	2300      	movs	r3, #0
 80020b6:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80020b8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80020bc:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80020be:	2300      	movs	r3, #0
 80020c0:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80020c2:	1d3b      	adds	r3, r7, #4
 80020c4:	4619      	mov	r1, r3
 80020c6:	4807      	ldr	r0, [pc, #28]	@ (80020e4 <MX_TIM1_Init+0x150>)
 80020c8:	f004 fab4 	bl	8006634 <HAL_TIMEx_ConfigBreakDeadTime>
 80020cc:	4603      	mov	r3, r0
 80020ce:	2b00      	cmp	r3, #0
 80020d0:	d001      	beq.n	80020d6 <MX_TIM1_Init+0x142>
  {
    Error_Handler();
 80020d2:	f7ff fad6 	bl	8001682 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80020d6:	4803      	ldr	r0, [pc, #12]	@ (80020e4 <MX_TIM1_Init+0x150>)
 80020d8:	f000 f966 	bl	80023a8 <HAL_TIM_MspPostInit>

}
 80020dc:	bf00      	nop
 80020de:	3758      	adds	r7, #88	@ 0x58
 80020e0:	46bd      	mov	sp, r7
 80020e2:	bd80      	pop	{r7, pc}
 80020e4:	20000a3c 	.word	0x20000a3c
 80020e8:	40012c00 	.word	0x40012c00

080020ec <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80020ec:	b580      	push	{r7, lr}
 80020ee:	b08c      	sub	sp, #48	@ 0x30
 80020f0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80020f2:	f107 030c 	add.w	r3, r7, #12
 80020f6:	2224      	movs	r2, #36	@ 0x24
 80020f8:	2100      	movs	r1, #0
 80020fa:	4618      	mov	r0, r3
 80020fc:	f004 fbca 	bl	8006894 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002100:	1d3b      	adds	r3, r7, #4
 8002102:	2200      	movs	r2, #0
 8002104:	601a      	str	r2, [r3, #0]
 8002106:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002108:	4b21      	ldr	r3, [pc, #132]	@ (8002190 <MX_TIM2_Init+0xa4>)
 800210a:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800210e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8002110:	4b1f      	ldr	r3, [pc, #124]	@ (8002190 <MX_TIM2_Init+0xa4>)
 8002112:	2200      	movs	r2, #0
 8002114:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002116:	4b1e      	ldr	r3, [pc, #120]	@ (8002190 <MX_TIM2_Init+0xa4>)
 8002118:	2200      	movs	r2, #0
 800211a:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 500-1;
 800211c:	4b1c      	ldr	r3, [pc, #112]	@ (8002190 <MX_TIM2_Init+0xa4>)
 800211e:	f240 12f3 	movw	r2, #499	@ 0x1f3
 8002122:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002124:	4b1a      	ldr	r3, [pc, #104]	@ (8002190 <MX_TIM2_Init+0xa4>)
 8002126:	2200      	movs	r2, #0
 8002128:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800212a:	4b19      	ldr	r3, [pc, #100]	@ (8002190 <MX_TIM2_Init+0xa4>)
 800212c:	2200      	movs	r2, #0
 800212e:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8002130:	2301      	movs	r3, #1
 8002132:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8002134:	2300      	movs	r3, #0
 8002136:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8002138:	2301      	movs	r3, #1
 800213a:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800213c:	2300      	movs	r3, #0
 800213e:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 2;
 8002140:	2302      	movs	r3, #2
 8002142:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8002144:	2300      	movs	r3, #0
 8002146:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8002148:	2301      	movs	r3, #1
 800214a:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800214c:	2300      	movs	r3, #0
 800214e:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 2;
 8002150:	2302      	movs	r3, #2
 8002152:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 8002154:	f107 030c 	add.w	r3, r7, #12
 8002158:	4619      	mov	r1, r3
 800215a:	480d      	ldr	r0, [pc, #52]	@ (8002190 <MX_TIM2_Init+0xa4>)
 800215c:	f003 fca2 	bl	8005aa4 <HAL_TIM_Encoder_Init>
 8002160:	4603      	mov	r3, r0
 8002162:	2b00      	cmp	r3, #0
 8002164:	d001      	beq.n	800216a <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 8002166:	f7ff fa8c 	bl	8001682 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800216a:	2300      	movs	r3, #0
 800216c:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800216e:	2300      	movs	r3, #0
 8002170:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002172:	1d3b      	adds	r3, r7, #4
 8002174:	4619      	mov	r1, r3
 8002176:	4806      	ldr	r0, [pc, #24]	@ (8002190 <MX_TIM2_Init+0xa4>)
 8002178:	f004 f9fe 	bl	8006578 <HAL_TIMEx_MasterConfigSynchronization>
 800217c:	4603      	mov	r3, r0
 800217e:	2b00      	cmp	r3, #0
 8002180:	d001      	beq.n	8002186 <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 8002182:	f7ff fa7e 	bl	8001682 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8002186:	bf00      	nop
 8002188:	3730      	adds	r7, #48	@ 0x30
 800218a:	46bd      	mov	sp, r7
 800218c:	bd80      	pop	{r7, pc}
 800218e:	bf00      	nop
 8002190:	20000a84 	.word	0x20000a84

08002194 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8002194:	b580      	push	{r7, lr}
 8002196:	b08c      	sub	sp, #48	@ 0x30
 8002198:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800219a:	f107 030c 	add.w	r3, r7, #12
 800219e:	2224      	movs	r2, #36	@ 0x24
 80021a0:	2100      	movs	r1, #0
 80021a2:	4618      	mov	r0, r3
 80021a4:	f004 fb76 	bl	8006894 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80021a8:	1d3b      	adds	r3, r7, #4
 80021aa:	2200      	movs	r2, #0
 80021ac:	601a      	str	r2, [r3, #0]
 80021ae:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80021b0:	4b20      	ldr	r3, [pc, #128]	@ (8002234 <MX_TIM3_Init+0xa0>)
 80021b2:	4a21      	ldr	r2, [pc, #132]	@ (8002238 <MX_TIM3_Init+0xa4>)
 80021b4:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 80021b6:	4b1f      	ldr	r3, [pc, #124]	@ (8002234 <MX_TIM3_Init+0xa0>)
 80021b8:	2200      	movs	r2, #0
 80021ba:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80021bc:	4b1d      	ldr	r3, [pc, #116]	@ (8002234 <MX_TIM3_Init+0xa0>)
 80021be:	2200      	movs	r2, #0
 80021c0:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 500-1;
 80021c2:	4b1c      	ldr	r3, [pc, #112]	@ (8002234 <MX_TIM3_Init+0xa0>)
 80021c4:	f240 12f3 	movw	r2, #499	@ 0x1f3
 80021c8:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80021ca:	4b1a      	ldr	r3, [pc, #104]	@ (8002234 <MX_TIM3_Init+0xa0>)
 80021cc:	2200      	movs	r2, #0
 80021ce:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80021d0:	4b18      	ldr	r3, [pc, #96]	@ (8002234 <MX_TIM3_Init+0xa0>)
 80021d2:	2200      	movs	r2, #0
 80021d4:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 80021d6:	2301      	movs	r3, #1
 80021d8:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80021da:	2300      	movs	r3, #0
 80021dc:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80021de:	2301      	movs	r3, #1
 80021e0:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80021e2:	2300      	movs	r3, #0
 80021e4:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 3;
 80021e6:	2303      	movs	r3, #3
 80021e8:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80021ea:	2300      	movs	r3, #0
 80021ec:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80021ee:	2301      	movs	r3, #1
 80021f0:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80021f2:	2300      	movs	r3, #0
 80021f4:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 3;
 80021f6:	2303      	movs	r3, #3
 80021f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 80021fa:	f107 030c 	add.w	r3, r7, #12
 80021fe:	4619      	mov	r1, r3
 8002200:	480c      	ldr	r0, [pc, #48]	@ (8002234 <MX_TIM3_Init+0xa0>)
 8002202:	f003 fc4f 	bl	8005aa4 <HAL_TIM_Encoder_Init>
 8002206:	4603      	mov	r3, r0
 8002208:	2b00      	cmp	r3, #0
 800220a:	d001      	beq.n	8002210 <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 800220c:	f7ff fa39 	bl	8001682 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002210:	2300      	movs	r3, #0
 8002212:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002214:	2300      	movs	r3, #0
 8002216:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002218:	1d3b      	adds	r3, r7, #4
 800221a:	4619      	mov	r1, r3
 800221c:	4805      	ldr	r0, [pc, #20]	@ (8002234 <MX_TIM3_Init+0xa0>)
 800221e:	f004 f9ab 	bl	8006578 <HAL_TIMEx_MasterConfigSynchronization>
 8002222:	4603      	mov	r3, r0
 8002224:	2b00      	cmp	r3, #0
 8002226:	d001      	beq.n	800222c <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 8002228:	f7ff fa2b 	bl	8001682 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 800222c:	bf00      	nop
 800222e:	3730      	adds	r7, #48	@ 0x30
 8002230:	46bd      	mov	sp, r7
 8002232:	bd80      	pop	{r7, pc}
 8002234:	20000acc 	.word	0x20000acc
 8002238:	40000400 	.word	0x40000400

0800223c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 800223c:	b480      	push	{r7}
 800223e:	b085      	sub	sp, #20
 8002240:	af00      	add	r7, sp, #0
 8002242:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	4a09      	ldr	r2, [pc, #36]	@ (8002270 <HAL_TIM_Base_MspInit+0x34>)
 800224a:	4293      	cmp	r3, r2
 800224c:	d10b      	bne.n	8002266 <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800224e:	4b09      	ldr	r3, [pc, #36]	@ (8002274 <HAL_TIM_Base_MspInit+0x38>)
 8002250:	699b      	ldr	r3, [r3, #24]
 8002252:	4a08      	ldr	r2, [pc, #32]	@ (8002274 <HAL_TIM_Base_MspInit+0x38>)
 8002254:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8002258:	6193      	str	r3, [r2, #24]
 800225a:	4b06      	ldr	r3, [pc, #24]	@ (8002274 <HAL_TIM_Base_MspInit+0x38>)
 800225c:	699b      	ldr	r3, [r3, #24]
 800225e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002262:	60fb      	str	r3, [r7, #12]
 8002264:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 8002266:	bf00      	nop
 8002268:	3714      	adds	r7, #20
 800226a:	46bd      	mov	sp, r7
 800226c:	bc80      	pop	{r7}
 800226e:	4770      	bx	lr
 8002270:	40012c00 	.word	0x40012c00
 8002274:	40021000 	.word	0x40021000

08002278 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8002278:	b580      	push	{r7, lr}
 800227a:	b08c      	sub	sp, #48	@ 0x30
 800227c:	af00      	add	r7, sp, #0
 800227e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002280:	f107 031c 	add.w	r3, r7, #28
 8002284:	2200      	movs	r2, #0
 8002286:	601a      	str	r2, [r3, #0]
 8002288:	605a      	str	r2, [r3, #4]
 800228a:	609a      	str	r2, [r3, #8]
 800228c:	60da      	str	r2, [r3, #12]
  if(tim_encoderHandle->Instance==TIM2)
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002296:	d14f      	bne.n	8002338 <HAL_TIM_Encoder_MspInit+0xc0>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002298:	4b3e      	ldr	r3, [pc, #248]	@ (8002394 <HAL_TIM_Encoder_MspInit+0x11c>)
 800229a:	69db      	ldr	r3, [r3, #28]
 800229c:	4a3d      	ldr	r2, [pc, #244]	@ (8002394 <HAL_TIM_Encoder_MspInit+0x11c>)
 800229e:	f043 0301 	orr.w	r3, r3, #1
 80022a2:	61d3      	str	r3, [r2, #28]
 80022a4:	4b3b      	ldr	r3, [pc, #236]	@ (8002394 <HAL_TIM_Encoder_MspInit+0x11c>)
 80022a6:	69db      	ldr	r3, [r3, #28]
 80022a8:	f003 0301 	and.w	r3, r3, #1
 80022ac:	61bb      	str	r3, [r7, #24]
 80022ae:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80022b0:	4b38      	ldr	r3, [pc, #224]	@ (8002394 <HAL_TIM_Encoder_MspInit+0x11c>)
 80022b2:	699b      	ldr	r3, [r3, #24]
 80022b4:	4a37      	ldr	r2, [pc, #220]	@ (8002394 <HAL_TIM_Encoder_MspInit+0x11c>)
 80022b6:	f043 0304 	orr.w	r3, r3, #4
 80022ba:	6193      	str	r3, [r2, #24]
 80022bc:	4b35      	ldr	r3, [pc, #212]	@ (8002394 <HAL_TIM_Encoder_MspInit+0x11c>)
 80022be:	699b      	ldr	r3, [r3, #24]
 80022c0:	f003 0304 	and.w	r3, r3, #4
 80022c4:	617b      	str	r3, [r7, #20]
 80022c6:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80022c8:	4b32      	ldr	r3, [pc, #200]	@ (8002394 <HAL_TIM_Encoder_MspInit+0x11c>)
 80022ca:	699b      	ldr	r3, [r3, #24]
 80022cc:	4a31      	ldr	r2, [pc, #196]	@ (8002394 <HAL_TIM_Encoder_MspInit+0x11c>)
 80022ce:	f043 0308 	orr.w	r3, r3, #8
 80022d2:	6193      	str	r3, [r2, #24]
 80022d4:	4b2f      	ldr	r3, [pc, #188]	@ (8002394 <HAL_TIM_Encoder_MspInit+0x11c>)
 80022d6:	699b      	ldr	r3, [r3, #24]
 80022d8:	f003 0308 	and.w	r3, r3, #8
 80022dc:	613b      	str	r3, [r7, #16]
 80022de:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PA15     ------> TIM2_CH1
    PB3     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 80022e0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80022e4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80022e6:	2300      	movs	r3, #0
 80022e8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022ea:	2300      	movs	r3, #0
 80022ec:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80022ee:	f107 031c 	add.w	r3, r7, #28
 80022f2:	4619      	mov	r1, r3
 80022f4:	4828      	ldr	r0, [pc, #160]	@ (8002398 <HAL_TIM_Encoder_MspInit+0x120>)
 80022f6:	f001 f98d 	bl	8003614 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80022fa:	2308      	movs	r3, #8
 80022fc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80022fe:	2300      	movs	r3, #0
 8002300:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002302:	2300      	movs	r3, #0
 8002304:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002306:	f107 031c 	add.w	r3, r7, #28
 800230a:	4619      	mov	r1, r3
 800230c:	4823      	ldr	r0, [pc, #140]	@ (800239c <HAL_TIM_Encoder_MspInit+0x124>)
 800230e:	f001 f981 	bl	8003614 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_TIM2_PARTIAL_1();
 8002312:	4b23      	ldr	r3, [pc, #140]	@ (80023a0 <HAL_TIM_Encoder_MspInit+0x128>)
 8002314:	685b      	ldr	r3, [r3, #4]
 8002316:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002318:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800231a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800231e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002320:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002322:	f043 63e0 	orr.w	r3, r3, #117440512	@ 0x7000000
 8002326:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002328:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800232a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800232e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002330:	4a1b      	ldr	r2, [pc, #108]	@ (80023a0 <HAL_TIM_Encoder_MspInit+0x128>)
 8002332:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002334:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8002336:	e028      	b.n	800238a <HAL_TIM_Encoder_MspInit+0x112>
  else if(tim_encoderHandle->Instance==TIM3)
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	4a19      	ldr	r2, [pc, #100]	@ (80023a4 <HAL_TIM_Encoder_MspInit+0x12c>)
 800233e:	4293      	cmp	r3, r2
 8002340:	d123      	bne.n	800238a <HAL_TIM_Encoder_MspInit+0x112>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002342:	4b14      	ldr	r3, [pc, #80]	@ (8002394 <HAL_TIM_Encoder_MspInit+0x11c>)
 8002344:	69db      	ldr	r3, [r3, #28]
 8002346:	4a13      	ldr	r2, [pc, #76]	@ (8002394 <HAL_TIM_Encoder_MspInit+0x11c>)
 8002348:	f043 0302 	orr.w	r3, r3, #2
 800234c:	61d3      	str	r3, [r2, #28]
 800234e:	4b11      	ldr	r3, [pc, #68]	@ (8002394 <HAL_TIM_Encoder_MspInit+0x11c>)
 8002350:	69db      	ldr	r3, [r3, #28]
 8002352:	f003 0302 	and.w	r3, r3, #2
 8002356:	60fb      	str	r3, [r7, #12]
 8002358:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800235a:	4b0e      	ldr	r3, [pc, #56]	@ (8002394 <HAL_TIM_Encoder_MspInit+0x11c>)
 800235c:	699b      	ldr	r3, [r3, #24]
 800235e:	4a0d      	ldr	r2, [pc, #52]	@ (8002394 <HAL_TIM_Encoder_MspInit+0x11c>)
 8002360:	f043 0304 	orr.w	r3, r3, #4
 8002364:	6193      	str	r3, [r2, #24]
 8002366:	4b0b      	ldr	r3, [pc, #44]	@ (8002394 <HAL_TIM_Encoder_MspInit+0x11c>)
 8002368:	699b      	ldr	r3, [r3, #24]
 800236a:	f003 0304 	and.w	r3, r3, #4
 800236e:	60bb      	str	r3, [r7, #8]
 8002370:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002372:	23c0      	movs	r3, #192	@ 0xc0
 8002374:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002376:	2300      	movs	r3, #0
 8002378:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800237a:	2300      	movs	r3, #0
 800237c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800237e:	f107 031c 	add.w	r3, r7, #28
 8002382:	4619      	mov	r1, r3
 8002384:	4804      	ldr	r0, [pc, #16]	@ (8002398 <HAL_TIM_Encoder_MspInit+0x120>)
 8002386:	f001 f945 	bl	8003614 <HAL_GPIO_Init>
}
 800238a:	bf00      	nop
 800238c:	3730      	adds	r7, #48	@ 0x30
 800238e:	46bd      	mov	sp, r7
 8002390:	bd80      	pop	{r7, pc}
 8002392:	bf00      	nop
 8002394:	40021000 	.word	0x40021000
 8002398:	40010800 	.word	0x40010800
 800239c:	40010c00 	.word	0x40010c00
 80023a0:	40010000 	.word	0x40010000
 80023a4:	40000400 	.word	0x40000400

080023a8 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80023a8:	b580      	push	{r7, lr}
 80023aa:	b088      	sub	sp, #32
 80023ac:	af00      	add	r7, sp, #0
 80023ae:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80023b0:	f107 0310 	add.w	r3, r7, #16
 80023b4:	2200      	movs	r2, #0
 80023b6:	601a      	str	r2, [r3, #0]
 80023b8:	605a      	str	r2, [r3, #4]
 80023ba:	609a      	str	r2, [r3, #8]
 80023bc:	60da      	str	r2, [r3, #12]
  if(timHandle->Instance==TIM1)
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	4a10      	ldr	r2, [pc, #64]	@ (8002404 <HAL_TIM_MspPostInit+0x5c>)
 80023c4:	4293      	cmp	r3, r2
 80023c6:	d118      	bne.n	80023fa <HAL_TIM_MspPostInit+0x52>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80023c8:	4b0f      	ldr	r3, [pc, #60]	@ (8002408 <HAL_TIM_MspPostInit+0x60>)
 80023ca:	699b      	ldr	r3, [r3, #24]
 80023cc:	4a0e      	ldr	r2, [pc, #56]	@ (8002408 <HAL_TIM_MspPostInit+0x60>)
 80023ce:	f043 0304 	orr.w	r3, r3, #4
 80023d2:	6193      	str	r3, [r2, #24]
 80023d4:	4b0c      	ldr	r3, [pc, #48]	@ (8002408 <HAL_TIM_MspPostInit+0x60>)
 80023d6:	699b      	ldr	r3, [r3, #24]
 80023d8:	f003 0304 	and.w	r3, r3, #4
 80023dc:	60fb      	str	r3, [r7, #12]
 80023de:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80023e0:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80023e4:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023e6:	2302      	movs	r3, #2
 80023e8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80023ea:	2302      	movs	r3, #2
 80023ec:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80023ee:	f107 0310 	add.w	r3, r7, #16
 80023f2:	4619      	mov	r1, r3
 80023f4:	4805      	ldr	r0, [pc, #20]	@ (800240c <HAL_TIM_MspPostInit+0x64>)
 80023f6:	f001 f90d 	bl	8003614 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 80023fa:	bf00      	nop
 80023fc:	3720      	adds	r7, #32
 80023fe:	46bd      	mov	sp, r7
 8002400:	bd80      	pop	{r7, pc}
 8002402:	bf00      	nop
 8002404:	40012c00 	.word	0x40012c00
 8002408:	40021000 	.word	0x40021000
 800240c:	40010800 	.word	0x40010800

08002410 <Tracker_Init>:
PID_TypeDef motor_right_pid;   // PID

PID_TypeDef direction_pid;     // PID

void Tracker_Init(void)
{
 8002410:	b580      	push	{r7, lr}
 8002412:	b082      	sub	sp, #8
 8002414:	af02      	add	r7, sp, #8
    /* PID -  */
    PID_Init(&motor_left_pid, MOTOR_KP, MOTOR_KI, MOTOR_KD, MOTOR_DT);
 8002416:	4b1d      	ldr	r3, [pc, #116]	@ (800248c <Tracker_Init+0x7c>)
 8002418:	9300      	str	r3, [sp, #0]
 800241a:	4b1d      	ldr	r3, [pc, #116]	@ (8002490 <Tracker_Init+0x80>)
 800241c:	4a1d      	ldr	r2, [pc, #116]	@ (8002494 <Tracker_Init+0x84>)
 800241e:	491e      	ldr	r1, [pc, #120]	@ (8002498 <Tracker_Init+0x88>)
 8002420:	481e      	ldr	r0, [pc, #120]	@ (800249c <Tracker_Init+0x8c>)
 8002422:	f7ff fb23 	bl	8001a6c <PID_Init>
    PID_SetOutputLimits(&motor_left_pid, MOTOR_MIN_OUTPUT, MOTOR_MAX_OUTPUT);
 8002426:	4a1e      	ldr	r2, [pc, #120]	@ (80024a0 <Tracker_Init+0x90>)
 8002428:	491e      	ldr	r1, [pc, #120]	@ (80024a4 <Tracker_Init+0x94>)
 800242a:	481c      	ldr	r0, [pc, #112]	@ (800249c <Tracker_Init+0x8c>)
 800242c:	f7ff fb5a 	bl	8001ae4 <PID_SetOutputLimits>
    PID_SetIntegralLimits(&motor_left_pid, MOTOR_MIN_INTEGRAL, MOTOR_MAX_INTEGRAL);
 8002430:	4a1d      	ldr	r2, [pc, #116]	@ (80024a8 <Tracker_Init+0x98>)
 8002432:	491e      	ldr	r1, [pc, #120]	@ (80024ac <Tracker_Init+0x9c>)
 8002434:	4819      	ldr	r0, [pc, #100]	@ (800249c <Tracker_Init+0x8c>)
 8002436:	f7ff fb66 	bl	8001b06 <PID_SetIntegralLimits>
    
    /* PID -  */
    PID_Init(&motor_right_pid, MOTOR_KP, MOTOR_KI, MOTOR_KD, MOTOR_DT);
 800243a:	4b14      	ldr	r3, [pc, #80]	@ (800248c <Tracker_Init+0x7c>)
 800243c:	9300      	str	r3, [sp, #0]
 800243e:	4b14      	ldr	r3, [pc, #80]	@ (8002490 <Tracker_Init+0x80>)
 8002440:	4a14      	ldr	r2, [pc, #80]	@ (8002494 <Tracker_Init+0x84>)
 8002442:	4915      	ldr	r1, [pc, #84]	@ (8002498 <Tracker_Init+0x88>)
 8002444:	481a      	ldr	r0, [pc, #104]	@ (80024b0 <Tracker_Init+0xa0>)
 8002446:	f7ff fb11 	bl	8001a6c <PID_Init>
    PID_SetOutputLimits(&motor_right_pid, MOTOR_MIN_OUTPUT, MOTOR_MAX_OUTPUT);
 800244a:	4a15      	ldr	r2, [pc, #84]	@ (80024a0 <Tracker_Init+0x90>)
 800244c:	4915      	ldr	r1, [pc, #84]	@ (80024a4 <Tracker_Init+0x94>)
 800244e:	4818      	ldr	r0, [pc, #96]	@ (80024b0 <Tracker_Init+0xa0>)
 8002450:	f7ff fb48 	bl	8001ae4 <PID_SetOutputLimits>
    PID_SetIntegralLimits(&motor_right_pid, MOTOR_MIN_INTEGRAL, MOTOR_MAX_INTEGRAL);
 8002454:	4a14      	ldr	r2, [pc, #80]	@ (80024a8 <Tracker_Init+0x98>)
 8002456:	4915      	ldr	r1, [pc, #84]	@ (80024ac <Tracker_Init+0x9c>)
 8002458:	4815      	ldr	r0, [pc, #84]	@ (80024b0 <Tracker_Init+0xa0>)
 800245a:	f7ff fb54 	bl	8001b06 <PID_SetIntegralLimits>
    
    /* PID */
    PID_Init(&direction_pid, 2.0f, 0.05f, 0.1f, 0.01f);
 800245e:	4b0b      	ldr	r3, [pc, #44]	@ (800248c <Tracker_Init+0x7c>)
 8002460:	9300      	str	r3, [sp, #0]
 8002462:	4b0c      	ldr	r3, [pc, #48]	@ (8002494 <Tracker_Init+0x84>)
 8002464:	4a0a      	ldr	r2, [pc, #40]	@ (8002490 <Tracker_Init+0x80>)
 8002466:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 800246a:	4812      	ldr	r0, [pc, #72]	@ (80024b4 <Tracker_Init+0xa4>)
 800246c:	f7ff fafe 	bl	8001a6c <PID_Init>
    PID_SetOutputLimits(&direction_pid, -500.0f, 500.0f);
 8002470:	4a11      	ldr	r2, [pc, #68]	@ (80024b8 <Tracker_Init+0xa8>)
 8002472:	4912      	ldr	r1, [pc, #72]	@ (80024bc <Tracker_Init+0xac>)
 8002474:	480f      	ldr	r0, [pc, #60]	@ (80024b4 <Tracker_Init+0xa4>)
 8002476:	f7ff fb35 	bl	8001ae4 <PID_SetOutputLimits>
    PID_SetIntegralLimits(&direction_pid, -100.0f, 100.0f);
 800247a:	4a11      	ldr	r2, [pc, #68]	@ (80024c0 <Tracker_Init+0xb0>)
 800247c:	4911      	ldr	r1, [pc, #68]	@ (80024c4 <Tracker_Init+0xb4>)
 800247e:	480d      	ldr	r0, [pc, #52]	@ (80024b4 <Tracker_Init+0xa4>)
 8002480:	f7ff fb41 	bl	8001b06 <PID_SetIntegralLimits>
}
 8002484:	bf00      	nop
 8002486:	46bd      	mov	sp, r7
 8002488:	bd80      	pop	{r7, pc}
 800248a:	bf00      	nop
 800248c:	3c23d70a 	.word	0x3c23d70a
 8002490:	3d4ccccd 	.word	0x3d4ccccd
 8002494:	3dcccccd 	.word	0x3dcccccd
 8002498:	3f99999a 	.word	0x3f99999a
 800249c:	20000b14 	.word	0x20000b14
 80024a0:	447a0000 	.word	0x447a0000
 80024a4:	c47a0000 	.word	0xc47a0000
 80024a8:	43480000 	.word	0x43480000
 80024ac:	c3480000 	.word	0xc3480000
 80024b0:	20000b44 	.word	0x20000b44
 80024b4:	20000b74 	.word	0x20000b74
 80024b8:	43fa0000 	.word	0x43fa0000
 80024bc:	c3fa0000 	.word	0xc3fa0000
 80024c0:	42c80000 	.word	0x42c80000
 80024c4:	c2c80000 	.word	0xc2c80000

080024c8 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 80024c8:	b580      	push	{r7, lr}
 80024ca:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80024cc:	4b11      	ldr	r3, [pc, #68]	@ (8002514 <MX_USART1_UART_Init+0x4c>)
 80024ce:	4a12      	ldr	r2, [pc, #72]	@ (8002518 <MX_USART1_UART_Init+0x50>)
 80024d0:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80024d2:	4b10      	ldr	r3, [pc, #64]	@ (8002514 <MX_USART1_UART_Init+0x4c>)
 80024d4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80024d8:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80024da:	4b0e      	ldr	r3, [pc, #56]	@ (8002514 <MX_USART1_UART_Init+0x4c>)
 80024dc:	2200      	movs	r2, #0
 80024de:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80024e0:	4b0c      	ldr	r3, [pc, #48]	@ (8002514 <MX_USART1_UART_Init+0x4c>)
 80024e2:	2200      	movs	r2, #0
 80024e4:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80024e6:	4b0b      	ldr	r3, [pc, #44]	@ (8002514 <MX_USART1_UART_Init+0x4c>)
 80024e8:	2200      	movs	r2, #0
 80024ea:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80024ec:	4b09      	ldr	r3, [pc, #36]	@ (8002514 <MX_USART1_UART_Init+0x4c>)
 80024ee:	220c      	movs	r2, #12
 80024f0:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80024f2:	4b08      	ldr	r3, [pc, #32]	@ (8002514 <MX_USART1_UART_Init+0x4c>)
 80024f4:	2200      	movs	r2, #0
 80024f6:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80024f8:	4b06      	ldr	r3, [pc, #24]	@ (8002514 <MX_USART1_UART_Init+0x4c>)
 80024fa:	2200      	movs	r2, #0
 80024fc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80024fe:	4805      	ldr	r0, [pc, #20]	@ (8002514 <MX_USART1_UART_Init+0x4c>)
 8002500:	f004 f8e9 	bl	80066d6 <HAL_UART_Init>
 8002504:	4603      	mov	r3, r0
 8002506:	2b00      	cmp	r3, #0
 8002508:	d001      	beq.n	800250e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800250a:	f7ff f8ba 	bl	8001682 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800250e:	bf00      	nop
 8002510:	bd80      	pop	{r7, pc}
 8002512:	bf00      	nop
 8002514:	20000ba4 	.word	0x20000ba4
 8002518:	40013800 	.word	0x40013800

0800251c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800251c:	b580      	push	{r7, lr}
 800251e:	b08a      	sub	sp, #40	@ 0x28
 8002520:	af00      	add	r7, sp, #0
 8002522:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002524:	f107 0314 	add.w	r3, r7, #20
 8002528:	2200      	movs	r2, #0
 800252a:	601a      	str	r2, [r3, #0]
 800252c:	605a      	str	r2, [r3, #4]
 800252e:	609a      	str	r2, [r3, #8]
 8002530:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	4a22      	ldr	r2, [pc, #136]	@ (80025c0 <HAL_UART_MspInit+0xa4>)
 8002538:	4293      	cmp	r3, r2
 800253a:	d13d      	bne.n	80025b8 <HAL_UART_MspInit+0x9c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800253c:	4b21      	ldr	r3, [pc, #132]	@ (80025c4 <HAL_UART_MspInit+0xa8>)
 800253e:	699b      	ldr	r3, [r3, #24]
 8002540:	4a20      	ldr	r2, [pc, #128]	@ (80025c4 <HAL_UART_MspInit+0xa8>)
 8002542:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002546:	6193      	str	r3, [r2, #24]
 8002548:	4b1e      	ldr	r3, [pc, #120]	@ (80025c4 <HAL_UART_MspInit+0xa8>)
 800254a:	699b      	ldr	r3, [r3, #24]
 800254c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002550:	613b      	str	r3, [r7, #16]
 8002552:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002554:	4b1b      	ldr	r3, [pc, #108]	@ (80025c4 <HAL_UART_MspInit+0xa8>)
 8002556:	699b      	ldr	r3, [r3, #24]
 8002558:	4a1a      	ldr	r2, [pc, #104]	@ (80025c4 <HAL_UART_MspInit+0xa8>)
 800255a:	f043 0308 	orr.w	r3, r3, #8
 800255e:	6193      	str	r3, [r2, #24]
 8002560:	4b18      	ldr	r3, [pc, #96]	@ (80025c4 <HAL_UART_MspInit+0xa8>)
 8002562:	699b      	ldr	r3, [r3, #24]
 8002564:	f003 0308 	and.w	r3, r3, #8
 8002568:	60fb      	str	r3, [r7, #12]
 800256a:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 800256c:	2340      	movs	r3, #64	@ 0x40
 800256e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002570:	2302      	movs	r3, #2
 8002572:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002574:	2303      	movs	r3, #3
 8002576:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002578:	f107 0314 	add.w	r3, r7, #20
 800257c:	4619      	mov	r1, r3
 800257e:	4812      	ldr	r0, [pc, #72]	@ (80025c8 <HAL_UART_MspInit+0xac>)
 8002580:	f001 f848 	bl	8003614 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8002584:	2380      	movs	r3, #128	@ 0x80
 8002586:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002588:	2300      	movs	r3, #0
 800258a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800258c:	2300      	movs	r3, #0
 800258e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002590:	f107 0314 	add.w	r3, r7, #20
 8002594:	4619      	mov	r1, r3
 8002596:	480c      	ldr	r0, [pc, #48]	@ (80025c8 <HAL_UART_MspInit+0xac>)
 8002598:	f001 f83c 	bl	8003614 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_USART1_ENABLE();
 800259c:	4b0b      	ldr	r3, [pc, #44]	@ (80025cc <HAL_UART_MspInit+0xb0>)
 800259e:	685b      	ldr	r3, [r3, #4]
 80025a0:	627b      	str	r3, [r7, #36]	@ 0x24
 80025a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025a4:	f043 63e0 	orr.w	r3, r3, #117440512	@ 0x7000000
 80025a8:	627b      	str	r3, [r7, #36]	@ 0x24
 80025aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025ac:	f043 0304 	orr.w	r3, r3, #4
 80025b0:	627b      	str	r3, [r7, #36]	@ 0x24
 80025b2:	4a06      	ldr	r2, [pc, #24]	@ (80025cc <HAL_UART_MspInit+0xb0>)
 80025b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025b6:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 80025b8:	bf00      	nop
 80025ba:	3728      	adds	r7, #40	@ 0x28
 80025bc:	46bd      	mov	sp, r7
 80025be:	bd80      	pop	{r7, pc}
 80025c0:	40013800 	.word	0x40013800
 80025c4:	40021000 	.word	0x40021000
 80025c8:	40010c00 	.word	0x40010c00
 80025cc:	40010000 	.word	0x40010000

080025d0 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80025d0:	f7ff fcda 	bl	8001f88 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80025d4:	480b      	ldr	r0, [pc, #44]	@ (8002604 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80025d6:	490c      	ldr	r1, [pc, #48]	@ (8002608 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80025d8:	4a0c      	ldr	r2, [pc, #48]	@ (800260c <LoopFillZerobss+0x16>)
  movs r3, #0
 80025da:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80025dc:	e002      	b.n	80025e4 <LoopCopyDataInit>

080025de <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80025de:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80025e0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80025e2:	3304      	adds	r3, #4

080025e4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80025e4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80025e6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80025e8:	d3f9      	bcc.n	80025de <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80025ea:	4a09      	ldr	r2, [pc, #36]	@ (8002610 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80025ec:	4c09      	ldr	r4, [pc, #36]	@ (8002614 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80025ee:	2300      	movs	r3, #0
  b LoopFillZerobss
 80025f0:	e001      	b.n	80025f6 <LoopFillZerobss>

080025f2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80025f2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80025f4:	3204      	adds	r2, #4

080025f6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80025f6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80025f8:	d3fb      	bcc.n	80025f2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80025fa:	f004 f953 	bl	80068a4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80025fe:	f7fe ffbd 	bl	800157c <main>
  bx lr
 8002602:	4770      	bx	lr
  ldr r0, =_sdata
 8002604:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002608:	20000010 	.word	0x20000010
  ldr r2, =_sidata
 800260c:	08006970 	.word	0x08006970
  ldr r2, =_sbss
 8002610:	20000010 	.word	0x20000010
  ldr r4, =_ebss
 8002614:	20000bf0 	.word	0x20000bf0

08002618 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002618:	e7fe      	b.n	8002618 <ADC1_2_IRQHandler>
	...

0800261c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800261c:	b580      	push	{r7, lr}
 800261e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002620:	4b08      	ldr	r3, [pc, #32]	@ (8002644 <HAL_Init+0x28>)
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	4a07      	ldr	r2, [pc, #28]	@ (8002644 <HAL_Init+0x28>)
 8002626:	f043 0310 	orr.w	r3, r3, #16
 800262a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800262c:	2003      	movs	r0, #3
 800262e:	f000 fdc1 	bl	80031b4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002632:	200f      	movs	r0, #15
 8002634:	f000 f808 	bl	8002648 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002638:	f7ff fc3e 	bl	8001eb8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800263c:	2300      	movs	r3, #0
}
 800263e:	4618      	mov	r0, r3
 8002640:	bd80      	pop	{r7, pc}
 8002642:	bf00      	nop
 8002644:	40022000 	.word	0x40022000

08002648 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002648:	b580      	push	{r7, lr}
 800264a:	b082      	sub	sp, #8
 800264c:	af00      	add	r7, sp, #0
 800264e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002650:	4b12      	ldr	r3, [pc, #72]	@ (800269c <HAL_InitTick+0x54>)
 8002652:	681a      	ldr	r2, [r3, #0]
 8002654:	4b12      	ldr	r3, [pc, #72]	@ (80026a0 <HAL_InitTick+0x58>)
 8002656:	781b      	ldrb	r3, [r3, #0]
 8002658:	4619      	mov	r1, r3
 800265a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800265e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002662:	fbb2 f3f3 	udiv	r3, r2, r3
 8002666:	4618      	mov	r0, r3
 8002668:	f000 fdd9 	bl	800321e <HAL_SYSTICK_Config>
 800266c:	4603      	mov	r3, r0
 800266e:	2b00      	cmp	r3, #0
 8002670:	d001      	beq.n	8002676 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002672:	2301      	movs	r3, #1
 8002674:	e00e      	b.n	8002694 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	2b0f      	cmp	r3, #15
 800267a:	d80a      	bhi.n	8002692 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800267c:	2200      	movs	r2, #0
 800267e:	6879      	ldr	r1, [r7, #4]
 8002680:	f04f 30ff 	mov.w	r0, #4294967295
 8002684:	f000 fda1 	bl	80031ca <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002688:	4a06      	ldr	r2, [pc, #24]	@ (80026a4 <HAL_InitTick+0x5c>)
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800268e:	2300      	movs	r3, #0
 8002690:	e000      	b.n	8002694 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002692:	2301      	movs	r3, #1
}
 8002694:	4618      	mov	r0, r3
 8002696:	3708      	adds	r7, #8
 8002698:	46bd      	mov	sp, r7
 800269a:	bd80      	pop	{r7, pc}
 800269c:	20000004 	.word	0x20000004
 80026a0:	2000000c 	.word	0x2000000c
 80026a4:	20000008 	.word	0x20000008

080026a8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80026a8:	b480      	push	{r7}
 80026aa:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80026ac:	4b05      	ldr	r3, [pc, #20]	@ (80026c4 <HAL_IncTick+0x1c>)
 80026ae:	781b      	ldrb	r3, [r3, #0]
 80026b0:	461a      	mov	r2, r3
 80026b2:	4b05      	ldr	r3, [pc, #20]	@ (80026c8 <HAL_IncTick+0x20>)
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	4413      	add	r3, r2
 80026b8:	4a03      	ldr	r2, [pc, #12]	@ (80026c8 <HAL_IncTick+0x20>)
 80026ba:	6013      	str	r3, [r2, #0]
}
 80026bc:	bf00      	nop
 80026be:	46bd      	mov	sp, r7
 80026c0:	bc80      	pop	{r7}
 80026c2:	4770      	bx	lr
 80026c4:	2000000c 	.word	0x2000000c
 80026c8:	20000bec 	.word	0x20000bec

080026cc <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80026cc:	b480      	push	{r7}
 80026ce:	af00      	add	r7, sp, #0
  return uwTick;
 80026d0:	4b02      	ldr	r3, [pc, #8]	@ (80026dc <HAL_GetTick+0x10>)
 80026d2:	681b      	ldr	r3, [r3, #0]
}
 80026d4:	4618      	mov	r0, r3
 80026d6:	46bd      	mov	sp, r7
 80026d8:	bc80      	pop	{r7}
 80026da:	4770      	bx	lr
 80026dc:	20000bec 	.word	0x20000bec

080026e0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80026e0:	b580      	push	{r7, lr}
 80026e2:	b084      	sub	sp, #16
 80026e4:	af00      	add	r7, sp, #0
 80026e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80026e8:	f7ff fff0 	bl	80026cc <HAL_GetTick>
 80026ec:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80026f2:	68fb      	ldr	r3, [r7, #12]
 80026f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80026f8:	d005      	beq.n	8002706 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80026fa:	4b0a      	ldr	r3, [pc, #40]	@ (8002724 <HAL_Delay+0x44>)
 80026fc:	781b      	ldrb	r3, [r3, #0]
 80026fe:	461a      	mov	r2, r3
 8002700:	68fb      	ldr	r3, [r7, #12]
 8002702:	4413      	add	r3, r2
 8002704:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002706:	bf00      	nop
 8002708:	f7ff ffe0 	bl	80026cc <HAL_GetTick>
 800270c:	4602      	mov	r2, r0
 800270e:	68bb      	ldr	r3, [r7, #8]
 8002710:	1ad3      	subs	r3, r2, r3
 8002712:	68fa      	ldr	r2, [r7, #12]
 8002714:	429a      	cmp	r2, r3
 8002716:	d8f7      	bhi.n	8002708 <HAL_Delay+0x28>
  {
  }
}
 8002718:	bf00      	nop
 800271a:	bf00      	nop
 800271c:	3710      	adds	r7, #16
 800271e:	46bd      	mov	sp, r7
 8002720:	bd80      	pop	{r7, pc}
 8002722:	bf00      	nop
 8002724:	2000000c 	.word	0x2000000c

08002728 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002728:	b580      	push	{r7, lr}
 800272a:	b086      	sub	sp, #24
 800272c:	af00      	add	r7, sp, #0
 800272e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002730:	2300      	movs	r3, #0
 8002732:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8002734:	2300      	movs	r3, #0
 8002736:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8002738:	2300      	movs	r3, #0
 800273a:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 800273c:	2300      	movs	r3, #0
 800273e:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	2b00      	cmp	r3, #0
 8002744:	d101      	bne.n	800274a <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8002746:	2301      	movs	r3, #1
 8002748:	e0be      	b.n	80028c8 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	689b      	ldr	r3, [r3, #8]
 800274e:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002754:	2b00      	cmp	r3, #0
 8002756:	d109      	bne.n	800276c <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	2200      	movs	r2, #0
 800275c:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	2200      	movs	r2, #0
 8002762:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002766:	6878      	ldr	r0, [r7, #4]
 8002768:	f7fe fafe 	bl	8000d68 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 800276c:	6878      	ldr	r0, [r7, #4]
 800276e:	f000 faff 	bl	8002d70 <ADC_ConversionStop_Disable>
 8002772:	4603      	mov	r3, r0
 8002774:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800277a:	f003 0310 	and.w	r3, r3, #16
 800277e:	2b00      	cmp	r3, #0
 8002780:	f040 8099 	bne.w	80028b6 <HAL_ADC_Init+0x18e>
 8002784:	7dfb      	ldrb	r3, [r7, #23]
 8002786:	2b00      	cmp	r3, #0
 8002788:	f040 8095 	bne.w	80028b6 <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002790:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002794:	f023 0302 	bic.w	r3, r3, #2
 8002798:	f043 0202 	orr.w	r2, r3, #2
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	629a      	str	r2, [r3, #40]	@ 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80027a8:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	7b1b      	ldrb	r3, [r3, #12]
 80027ae:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 80027b0:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80027b2:	68ba      	ldr	r2, [r7, #8]
 80027b4:	4313      	orrs	r3, r2
 80027b6:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	689b      	ldr	r3, [r3, #8]
 80027bc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80027c0:	d003      	beq.n	80027ca <HAL_ADC_Init+0xa2>
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	689b      	ldr	r3, [r3, #8]
 80027c6:	2b01      	cmp	r3, #1
 80027c8:	d102      	bne.n	80027d0 <HAL_ADC_Init+0xa8>
 80027ca:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80027ce:	e000      	b.n	80027d2 <HAL_ADC_Init+0xaa>
 80027d0:	2300      	movs	r3, #0
 80027d2:	693a      	ldr	r2, [r7, #16]
 80027d4:	4313      	orrs	r3, r2
 80027d6:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	7d1b      	ldrb	r3, [r3, #20]
 80027dc:	2b01      	cmp	r3, #1
 80027de:	d119      	bne.n	8002814 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	7b1b      	ldrb	r3, [r3, #12]
 80027e4:	2b00      	cmp	r3, #0
 80027e6:	d109      	bne.n	80027fc <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	699b      	ldr	r3, [r3, #24]
 80027ec:	3b01      	subs	r3, #1
 80027ee:	035a      	lsls	r2, r3, #13
 80027f0:	693b      	ldr	r3, [r7, #16]
 80027f2:	4313      	orrs	r3, r2
 80027f4:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80027f8:	613b      	str	r3, [r7, #16]
 80027fa:	e00b      	b.n	8002814 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002800:	f043 0220 	orr.w	r2, r3, #32
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	629a      	str	r2, [r3, #40]	@ 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800280c:	f043 0201 	orr.w	r2, r3, #1
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	685b      	ldr	r3, [r3, #4]
 800281a:	f423 4169 	bic.w	r1, r3, #59648	@ 0xe900
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	693a      	ldr	r2, [r7, #16]
 8002824:	430a      	orrs	r2, r1
 8002826:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	689a      	ldr	r2, [r3, #8]
 800282e:	4b28      	ldr	r3, [pc, #160]	@ (80028d0 <HAL_ADC_Init+0x1a8>)
 8002830:	4013      	ands	r3, r2
 8002832:	687a      	ldr	r2, [r7, #4]
 8002834:	6812      	ldr	r2, [r2, #0]
 8002836:	68b9      	ldr	r1, [r7, #8]
 8002838:	430b      	orrs	r3, r1
 800283a:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	689b      	ldr	r3, [r3, #8]
 8002840:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002844:	d003      	beq.n	800284e <HAL_ADC_Init+0x126>
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	689b      	ldr	r3, [r3, #8]
 800284a:	2b01      	cmp	r3, #1
 800284c:	d104      	bne.n	8002858 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	691b      	ldr	r3, [r3, #16]
 8002852:	3b01      	subs	r3, #1
 8002854:	051b      	lsls	r3, r3, #20
 8002856:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800285e:	f423 0170 	bic.w	r1, r3, #15728640	@ 0xf00000
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	68fa      	ldr	r2, [r7, #12]
 8002868:	430a      	orrs	r2, r1
 800286a:	62da      	str	r2, [r3, #44]	@ 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	689a      	ldr	r2, [r3, #8]
 8002872:	4b18      	ldr	r3, [pc, #96]	@ (80028d4 <HAL_ADC_Init+0x1ac>)
 8002874:	4013      	ands	r3, r2
 8002876:	68ba      	ldr	r2, [r7, #8]
 8002878:	429a      	cmp	r2, r3
 800287a:	d10b      	bne.n	8002894 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	2200      	movs	r2, #0
 8002880:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002886:	f023 0303 	bic.w	r3, r3, #3
 800288a:	f043 0201 	orr.w	r2, r3, #1
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	629a      	str	r2, [r3, #40]	@ 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002892:	e018      	b.n	80028c6 <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002898:	f023 0312 	bic.w	r3, r3, #18
 800289c:	f043 0210 	orr.w	r2, r3, #16
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80028a8:	f043 0201 	orr.w	r2, r3, #1
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      tmp_hal_status = HAL_ERROR;
 80028b0:	2301      	movs	r3, #1
 80028b2:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80028b4:	e007      	b.n	80028c6 <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80028ba:	f043 0210 	orr.w	r2, r3, #16
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	629a      	str	r2, [r3, #40]	@ 0x28
        
    tmp_hal_status = HAL_ERROR;
 80028c2:	2301      	movs	r3, #1
 80028c4:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80028c6:	7dfb      	ldrb	r3, [r7, #23]
}
 80028c8:	4618      	mov	r0, r3
 80028ca:	3718      	adds	r7, #24
 80028cc:	46bd      	mov	sp, r7
 80028ce:	bd80      	pop	{r7, pc}
 80028d0:	ffe1f7fd 	.word	0xffe1f7fd
 80028d4:	ff1f0efe 	.word	0xff1f0efe

080028d8 <HAL_ADC_Start_DMA>:
  * @param  pData: The destination Buffer address.
  * @param  Length: The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 80028d8:	b580      	push	{r7, lr}
 80028da:	b086      	sub	sp, #24
 80028dc:	af00      	add	r7, sp, #0
 80028de:	60f8      	str	r0, [r7, #12]
 80028e0:	60b9      	str	r1, [r7, #8]
 80028e2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80028e4:	2300      	movs	r3, #0
 80028e6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_ADC_DMA_CAPABILITY_INSTANCE(hadc->Instance));
    
  /* Verification if multimode is disabled (for devices with several ADC)     */
  /* If multimode is enabled, dedicated function multimode conversion         */
  /* start DMA must be used.                                                  */
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 80028e8:	68fb      	ldr	r3, [r7, #12]
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	4a64      	ldr	r2, [pc, #400]	@ (8002a80 <HAL_ADC_Start_DMA+0x1a8>)
 80028ee:	4293      	cmp	r3, r2
 80028f0:	d004      	beq.n	80028fc <HAL_ADC_Start_DMA+0x24>
 80028f2:	68fb      	ldr	r3, [r7, #12]
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	4a63      	ldr	r2, [pc, #396]	@ (8002a84 <HAL_ADC_Start_DMA+0x1ac>)
 80028f8:	4293      	cmp	r3, r2
 80028fa:	d106      	bne.n	800290a <HAL_ADC_Start_DMA+0x32>
 80028fc:	4b60      	ldr	r3, [pc, #384]	@ (8002a80 <HAL_ADC_Start_DMA+0x1a8>)
 80028fe:	685b      	ldr	r3, [r3, #4]
 8002900:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 8002904:	2b00      	cmp	r3, #0
 8002906:	f040 80b3 	bne.w	8002a70 <HAL_ADC_Start_DMA+0x198>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 800290a:	68fb      	ldr	r3, [r7, #12]
 800290c:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002910:	2b01      	cmp	r3, #1
 8002912:	d101      	bne.n	8002918 <HAL_ADC_Start_DMA+0x40>
 8002914:	2302      	movs	r3, #2
 8002916:	e0ae      	b.n	8002a76 <HAL_ADC_Start_DMA+0x19e>
 8002918:	68fb      	ldr	r3, [r7, #12]
 800291a:	2201      	movs	r2, #1
 800291c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8002920:	68f8      	ldr	r0, [r7, #12]
 8002922:	f000 f9cb 	bl	8002cbc <ADC_Enable>
 8002926:	4603      	mov	r3, r0
 8002928:	75fb      	strb	r3, [r7, #23]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 800292a:	7dfb      	ldrb	r3, [r7, #23]
 800292c:	2b00      	cmp	r3, #0
 800292e:	f040 809a 	bne.w	8002a66 <HAL_ADC_Start_DMA+0x18e>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8002932:	68fb      	ldr	r3, [r7, #12]
 8002934:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002936:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800293a:	f023 0301 	bic.w	r3, r3, #1
 800293e:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002942:	68fb      	ldr	r3, [r7, #12]
 8002944:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8002946:	68fb      	ldr	r3, [r7, #12]
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	4a4e      	ldr	r2, [pc, #312]	@ (8002a84 <HAL_ADC_Start_DMA+0x1ac>)
 800294c:	4293      	cmp	r3, r2
 800294e:	d105      	bne.n	800295c <HAL_ADC_Start_DMA+0x84>
 8002950:	4b4b      	ldr	r3, [pc, #300]	@ (8002a80 <HAL_ADC_Start_DMA+0x1a8>)
 8002952:	685b      	ldr	r3, [r3, #4]
 8002954:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 8002958:	2b00      	cmp	r3, #0
 800295a:	d115      	bne.n	8002988 <HAL_ADC_Start_DMA+0xb0>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800295c:	68fb      	ldr	r3, [r7, #12]
 800295e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002960:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8002964:	68fb      	ldr	r3, [r7, #12]
 8002966:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002968:	68fb      	ldr	r3, [r7, #12]
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	685b      	ldr	r3, [r3, #4]
 800296e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002972:	2b00      	cmp	r3, #0
 8002974:	d026      	beq.n	80029c4 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8002976:	68fb      	ldr	r3, [r7, #12]
 8002978:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800297a:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 800297e:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8002982:	68fb      	ldr	r3, [r7, #12]
 8002984:	629a      	str	r2, [r3, #40]	@ 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002986:	e01d      	b.n	80029c4 <HAL_ADC_Start_DMA+0xec>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002988:	68fb      	ldr	r3, [r7, #12]
 800298a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800298c:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8002990:	68fb      	ldr	r3, [r7, #12]
 8002992:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8002994:	68fb      	ldr	r3, [r7, #12]
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	4a39      	ldr	r2, [pc, #228]	@ (8002a80 <HAL_ADC_Start_DMA+0x1a8>)
 800299a:	4293      	cmp	r3, r2
 800299c:	d004      	beq.n	80029a8 <HAL_ADC_Start_DMA+0xd0>
 800299e:	68fb      	ldr	r3, [r7, #12]
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	4a38      	ldr	r2, [pc, #224]	@ (8002a84 <HAL_ADC_Start_DMA+0x1ac>)
 80029a4:	4293      	cmp	r3, r2
 80029a6:	d10d      	bne.n	80029c4 <HAL_ADC_Start_DMA+0xec>
 80029a8:	4b35      	ldr	r3, [pc, #212]	@ (8002a80 <HAL_ADC_Start_DMA+0x1a8>)
 80029aa:	685b      	ldr	r3, [r3, #4]
 80029ac:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80029b0:	2b00      	cmp	r3, #0
 80029b2:	d007      	beq.n	80029c4 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80029b4:	68fb      	ldr	r3, [r7, #12]
 80029b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80029b8:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80029bc:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80029c0:	68fb      	ldr	r3, [r7, #12]
 80029c2:	629a      	str	r2, [r3, #40]	@ 0x28
      }
    }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80029c4:	68fb      	ldr	r3, [r7, #12]
 80029c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80029c8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80029cc:	2b00      	cmp	r3, #0
 80029ce:	d006      	beq.n	80029de <HAL_ADC_Start_DMA+0x106>
      {
        /* Reset ADC error code fields related to conversions on group regular */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80029d0:	68fb      	ldr	r3, [r7, #12]
 80029d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80029d4:	f023 0206 	bic.w	r2, r3, #6
 80029d8:	68fb      	ldr	r3, [r7, #12]
 80029da:	62da      	str	r2, [r3, #44]	@ 0x2c
 80029dc:	e002      	b.n	80029e4 <HAL_ADC_Start_DMA+0x10c>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 80029de:	68fb      	ldr	r3, [r7, #12]
 80029e0:	2200      	movs	r2, #0
 80029e2:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 80029e4:	68fb      	ldr	r3, [r7, #12]
 80029e6:	2200      	movs	r2, #0
 80029e8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
      
      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80029ec:	68fb      	ldr	r3, [r7, #12]
 80029ee:	6a1b      	ldr	r3, [r3, #32]
 80029f0:	4a25      	ldr	r2, [pc, #148]	@ (8002a88 <HAL_ADC_Start_DMA+0x1b0>)
 80029f2:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80029f4:	68fb      	ldr	r3, [r7, #12]
 80029f6:	6a1b      	ldr	r3, [r3, #32]
 80029f8:	4a24      	ldr	r2, [pc, #144]	@ (8002a8c <HAL_ADC_Start_DMA+0x1b4>)
 80029fa:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80029fc:	68fb      	ldr	r3, [r7, #12]
 80029fe:	6a1b      	ldr	r3, [r3, #32]
 8002a00:	4a23      	ldr	r2, [pc, #140]	@ (8002a90 <HAL_ADC_Start_DMA+0x1b8>)
 8002a02:	631a      	str	r2, [r3, #48]	@ 0x30
      /* start (in case of SW start):                                         */
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8002a04:	68fb      	ldr	r3, [r7, #12]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	f06f 0202 	mvn.w	r2, #2
 8002a0c:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC DMA mode */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8002a0e:	68fb      	ldr	r3, [r7, #12]
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	689a      	ldr	r2, [r3, #8]
 8002a14:	68fb      	ldr	r3, [r7, #12]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002a1c:	609a      	str	r2, [r3, #8]
      
      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8002a1e:	68fb      	ldr	r3, [r7, #12]
 8002a20:	6a18      	ldr	r0, [r3, #32]
 8002a22:	68fb      	ldr	r3, [r7, #12]
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	334c      	adds	r3, #76	@ 0x4c
 8002a28:	4619      	mov	r1, r3
 8002a2a:	68ba      	ldr	r2, [r7, #8]
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	f000 fc5d 	bl	80032ec <HAL_DMA_Start_IT>
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 8002a32:	68fb      	ldr	r3, [r7, #12]
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	689b      	ldr	r3, [r3, #8]
 8002a38:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8002a3c:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8002a40:	d108      	bne.n	8002a54 <HAL_ADC_Start_DMA+0x17c>
      {
        /* Start ADC conversion on regular group with SW start */
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8002a42:	68fb      	ldr	r3, [r7, #12]
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	689a      	ldr	r2, [r3, #8]
 8002a48:	68fb      	ldr	r3, [r7, #12]
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	f442 02a0 	orr.w	r2, r2, #5242880	@ 0x500000
 8002a50:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 8002a52:	e00f      	b.n	8002a74 <HAL_ADC_Start_DMA+0x19c>
      }
      else
      {
        /* Start ADC conversion on regular group with external trigger */
        SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8002a54:	68fb      	ldr	r3, [r7, #12]
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	689a      	ldr	r2, [r3, #8]
 8002a5a:	68fb      	ldr	r3, [r7, #12]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 8002a62:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 8002a64:	e006      	b.n	8002a74 <HAL_ADC_Start_DMA+0x19c>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8002a66:	68fb      	ldr	r3, [r7, #12]
 8002a68:	2200      	movs	r2, #0
 8002a6a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    if (tmp_hal_status == HAL_OK)
 8002a6e:	e001      	b.n	8002a74 <HAL_ADC_Start_DMA+0x19c>
    }
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002a70:	2301      	movs	r3, #1
 8002a72:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8002a74:	7dfb      	ldrb	r3, [r7, #23]
}
 8002a76:	4618      	mov	r0, r3
 8002a78:	3718      	adds	r7, #24
 8002a7a:	46bd      	mov	sp, r7
 8002a7c:	bd80      	pop	{r7, pc}
 8002a7e:	bf00      	nop
 8002a80:	40012400 	.word	0x40012400
 8002a84:	40012800 	.word	0x40012800
 8002a88:	08002df3 	.word	0x08002df3
 8002a8c:	08002e6f 	.word	0x08002e6f
 8002a90:	08002e8b 	.word	0x08002e8b

08002a94 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002a94:	b480      	push	{r7}
 8002a96:	b083      	sub	sp, #12
 8002a98:	af00      	add	r7, sp, #0
 8002a9a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8002a9c:	bf00      	nop
 8002a9e:	370c      	adds	r7, #12
 8002aa0:	46bd      	mov	sp, r7
 8002aa2:	bc80      	pop	{r7}
 8002aa4:	4770      	bx	lr

08002aa6 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002aa6:	b480      	push	{r7}
 8002aa8:	b083      	sub	sp, #12
 8002aaa:	af00      	add	r7, sp, #0
 8002aac:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8002aae:	bf00      	nop
 8002ab0:	370c      	adds	r7, #12
 8002ab2:	46bd      	mov	sp, r7
 8002ab4:	bc80      	pop	{r7}
 8002ab6:	4770      	bx	lr

08002ab8 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002ab8:	b480      	push	{r7}
 8002aba:	b083      	sub	sp, #12
 8002abc:	af00      	add	r7, sp, #0
 8002abe:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8002ac0:	bf00      	nop
 8002ac2:	370c      	adds	r7, #12
 8002ac4:	46bd      	mov	sp, r7
 8002ac6:	bc80      	pop	{r7}
 8002ac8:	4770      	bx	lr
	...

08002acc <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8002acc:	b480      	push	{r7}
 8002ace:	b085      	sub	sp, #20
 8002ad0:	af00      	add	r7, sp, #0
 8002ad2:	6078      	str	r0, [r7, #4]
 8002ad4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002ad6:	2300      	movs	r3, #0
 8002ad8:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8002ada:	2300      	movs	r3, #0
 8002adc:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002ae4:	2b01      	cmp	r3, #1
 8002ae6:	d101      	bne.n	8002aec <HAL_ADC_ConfigChannel+0x20>
 8002ae8:	2302      	movs	r3, #2
 8002aea:	e0dc      	b.n	8002ca6 <HAL_ADC_ConfigChannel+0x1da>
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	2201      	movs	r2, #1
 8002af0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002af4:	683b      	ldr	r3, [r7, #0]
 8002af6:	685b      	ldr	r3, [r3, #4]
 8002af8:	2b06      	cmp	r3, #6
 8002afa:	d81c      	bhi.n	8002b36 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002b02:	683b      	ldr	r3, [r7, #0]
 8002b04:	685a      	ldr	r2, [r3, #4]
 8002b06:	4613      	mov	r3, r2
 8002b08:	009b      	lsls	r3, r3, #2
 8002b0a:	4413      	add	r3, r2
 8002b0c:	3b05      	subs	r3, #5
 8002b0e:	221f      	movs	r2, #31
 8002b10:	fa02 f303 	lsl.w	r3, r2, r3
 8002b14:	43db      	mvns	r3, r3
 8002b16:	4019      	ands	r1, r3
 8002b18:	683b      	ldr	r3, [r7, #0]
 8002b1a:	6818      	ldr	r0, [r3, #0]
 8002b1c:	683b      	ldr	r3, [r7, #0]
 8002b1e:	685a      	ldr	r2, [r3, #4]
 8002b20:	4613      	mov	r3, r2
 8002b22:	009b      	lsls	r3, r3, #2
 8002b24:	4413      	add	r3, r2
 8002b26:	3b05      	subs	r3, #5
 8002b28:	fa00 f203 	lsl.w	r2, r0, r3
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	430a      	orrs	r2, r1
 8002b32:	635a      	str	r2, [r3, #52]	@ 0x34
 8002b34:	e03c      	b.n	8002bb0 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002b36:	683b      	ldr	r3, [r7, #0]
 8002b38:	685b      	ldr	r3, [r3, #4]
 8002b3a:	2b0c      	cmp	r3, #12
 8002b3c:	d81c      	bhi.n	8002b78 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002b44:	683b      	ldr	r3, [r7, #0]
 8002b46:	685a      	ldr	r2, [r3, #4]
 8002b48:	4613      	mov	r3, r2
 8002b4a:	009b      	lsls	r3, r3, #2
 8002b4c:	4413      	add	r3, r2
 8002b4e:	3b23      	subs	r3, #35	@ 0x23
 8002b50:	221f      	movs	r2, #31
 8002b52:	fa02 f303 	lsl.w	r3, r2, r3
 8002b56:	43db      	mvns	r3, r3
 8002b58:	4019      	ands	r1, r3
 8002b5a:	683b      	ldr	r3, [r7, #0]
 8002b5c:	6818      	ldr	r0, [r3, #0]
 8002b5e:	683b      	ldr	r3, [r7, #0]
 8002b60:	685a      	ldr	r2, [r3, #4]
 8002b62:	4613      	mov	r3, r2
 8002b64:	009b      	lsls	r3, r3, #2
 8002b66:	4413      	add	r3, r2
 8002b68:	3b23      	subs	r3, #35	@ 0x23
 8002b6a:	fa00 f203 	lsl.w	r2, r0, r3
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	430a      	orrs	r2, r1
 8002b74:	631a      	str	r2, [r3, #48]	@ 0x30
 8002b76:	e01b      	b.n	8002bb0 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002b7e:	683b      	ldr	r3, [r7, #0]
 8002b80:	685a      	ldr	r2, [r3, #4]
 8002b82:	4613      	mov	r3, r2
 8002b84:	009b      	lsls	r3, r3, #2
 8002b86:	4413      	add	r3, r2
 8002b88:	3b41      	subs	r3, #65	@ 0x41
 8002b8a:	221f      	movs	r2, #31
 8002b8c:	fa02 f303 	lsl.w	r3, r2, r3
 8002b90:	43db      	mvns	r3, r3
 8002b92:	4019      	ands	r1, r3
 8002b94:	683b      	ldr	r3, [r7, #0]
 8002b96:	6818      	ldr	r0, [r3, #0]
 8002b98:	683b      	ldr	r3, [r7, #0]
 8002b9a:	685a      	ldr	r2, [r3, #4]
 8002b9c:	4613      	mov	r3, r2
 8002b9e:	009b      	lsls	r3, r3, #2
 8002ba0:	4413      	add	r3, r2
 8002ba2:	3b41      	subs	r3, #65	@ 0x41
 8002ba4:	fa00 f203 	lsl.w	r2, r0, r3
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	430a      	orrs	r2, r1
 8002bae:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8002bb0:	683b      	ldr	r3, [r7, #0]
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	2b09      	cmp	r3, #9
 8002bb6:	d91c      	bls.n	8002bf2 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	68d9      	ldr	r1, [r3, #12]
 8002bbe:	683b      	ldr	r3, [r7, #0]
 8002bc0:	681a      	ldr	r2, [r3, #0]
 8002bc2:	4613      	mov	r3, r2
 8002bc4:	005b      	lsls	r3, r3, #1
 8002bc6:	4413      	add	r3, r2
 8002bc8:	3b1e      	subs	r3, #30
 8002bca:	2207      	movs	r2, #7
 8002bcc:	fa02 f303 	lsl.w	r3, r2, r3
 8002bd0:	43db      	mvns	r3, r3
 8002bd2:	4019      	ands	r1, r3
 8002bd4:	683b      	ldr	r3, [r7, #0]
 8002bd6:	6898      	ldr	r0, [r3, #8]
 8002bd8:	683b      	ldr	r3, [r7, #0]
 8002bda:	681a      	ldr	r2, [r3, #0]
 8002bdc:	4613      	mov	r3, r2
 8002bde:	005b      	lsls	r3, r3, #1
 8002be0:	4413      	add	r3, r2
 8002be2:	3b1e      	subs	r3, #30
 8002be4:	fa00 f203 	lsl.w	r2, r0, r3
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	430a      	orrs	r2, r1
 8002bee:	60da      	str	r2, [r3, #12]
 8002bf0:	e019      	b.n	8002c26 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	6919      	ldr	r1, [r3, #16]
 8002bf8:	683b      	ldr	r3, [r7, #0]
 8002bfa:	681a      	ldr	r2, [r3, #0]
 8002bfc:	4613      	mov	r3, r2
 8002bfe:	005b      	lsls	r3, r3, #1
 8002c00:	4413      	add	r3, r2
 8002c02:	2207      	movs	r2, #7
 8002c04:	fa02 f303 	lsl.w	r3, r2, r3
 8002c08:	43db      	mvns	r3, r3
 8002c0a:	4019      	ands	r1, r3
 8002c0c:	683b      	ldr	r3, [r7, #0]
 8002c0e:	6898      	ldr	r0, [r3, #8]
 8002c10:	683b      	ldr	r3, [r7, #0]
 8002c12:	681a      	ldr	r2, [r3, #0]
 8002c14:	4613      	mov	r3, r2
 8002c16:	005b      	lsls	r3, r3, #1
 8002c18:	4413      	add	r3, r2
 8002c1a:	fa00 f203 	lsl.w	r2, r0, r3
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	430a      	orrs	r2, r1
 8002c24:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8002c26:	683b      	ldr	r3, [r7, #0]
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	2b10      	cmp	r3, #16
 8002c2c:	d003      	beq.n	8002c36 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8002c2e:	683b      	ldr	r3, [r7, #0]
 8002c30:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8002c32:	2b11      	cmp	r3, #17
 8002c34:	d132      	bne.n	8002c9c <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	4a1d      	ldr	r2, [pc, #116]	@ (8002cb0 <HAL_ADC_ConfigChannel+0x1e4>)
 8002c3c:	4293      	cmp	r3, r2
 8002c3e:	d125      	bne.n	8002c8c <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	689b      	ldr	r3, [r3, #8]
 8002c46:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002c4a:	2b00      	cmp	r3, #0
 8002c4c:	d126      	bne.n	8002c9c <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	689a      	ldr	r2, [r3, #8]
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 8002c5c:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002c5e:	683b      	ldr	r3, [r7, #0]
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	2b10      	cmp	r3, #16
 8002c64:	d11a      	bne.n	8002c9c <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002c66:	4b13      	ldr	r3, [pc, #76]	@ (8002cb4 <HAL_ADC_ConfigChannel+0x1e8>)
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	4a13      	ldr	r2, [pc, #76]	@ (8002cb8 <HAL_ADC_ConfigChannel+0x1ec>)
 8002c6c:	fba2 2303 	umull	r2, r3, r2, r3
 8002c70:	0c9a      	lsrs	r2, r3, #18
 8002c72:	4613      	mov	r3, r2
 8002c74:	009b      	lsls	r3, r3, #2
 8002c76:	4413      	add	r3, r2
 8002c78:	005b      	lsls	r3, r3, #1
 8002c7a:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002c7c:	e002      	b.n	8002c84 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8002c7e:	68bb      	ldr	r3, [r7, #8]
 8002c80:	3b01      	subs	r3, #1
 8002c82:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002c84:	68bb      	ldr	r3, [r7, #8]
 8002c86:	2b00      	cmp	r3, #0
 8002c88:	d1f9      	bne.n	8002c7e <HAL_ADC_ConfigChannel+0x1b2>
 8002c8a:	e007      	b.n	8002c9c <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c90:	f043 0220 	orr.w	r2, r3, #32
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	629a      	str	r2, [r3, #40]	@ 0x28
      
      tmp_hal_status = HAL_ERROR;
 8002c98:	2301      	movs	r3, #1
 8002c9a:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	2200      	movs	r2, #0
 8002ca0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8002ca4:	7bfb      	ldrb	r3, [r7, #15]
}
 8002ca6:	4618      	mov	r0, r3
 8002ca8:	3714      	adds	r7, #20
 8002caa:	46bd      	mov	sp, r7
 8002cac:	bc80      	pop	{r7}
 8002cae:	4770      	bx	lr
 8002cb0:	40012400 	.word	0x40012400
 8002cb4:	20000004 	.word	0x20000004
 8002cb8:	431bde83 	.word	0x431bde83

08002cbc <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8002cbc:	b580      	push	{r7, lr}
 8002cbe:	b084      	sub	sp, #16
 8002cc0:	af00      	add	r7, sp, #0
 8002cc2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002cc4:	2300      	movs	r3, #0
 8002cc6:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8002cc8:	2300      	movs	r3, #0
 8002cca:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	689b      	ldr	r3, [r3, #8]
 8002cd2:	f003 0301 	and.w	r3, r3, #1
 8002cd6:	2b01      	cmp	r3, #1
 8002cd8:	d040      	beq.n	8002d5c <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	689a      	ldr	r2, [r3, #8]
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	f042 0201 	orr.w	r2, r2, #1
 8002ce8:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002cea:	4b1f      	ldr	r3, [pc, #124]	@ (8002d68 <ADC_Enable+0xac>)
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	4a1f      	ldr	r2, [pc, #124]	@ (8002d6c <ADC_Enable+0xb0>)
 8002cf0:	fba2 2303 	umull	r2, r3, r2, r3
 8002cf4:	0c9b      	lsrs	r3, r3, #18
 8002cf6:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8002cf8:	e002      	b.n	8002d00 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8002cfa:	68bb      	ldr	r3, [r7, #8]
 8002cfc:	3b01      	subs	r3, #1
 8002cfe:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8002d00:	68bb      	ldr	r3, [r7, #8]
 8002d02:	2b00      	cmp	r3, #0
 8002d04:	d1f9      	bne.n	8002cfa <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002d06:	f7ff fce1 	bl	80026cc <HAL_GetTick>
 8002d0a:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8002d0c:	e01f      	b.n	8002d4e <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002d0e:	f7ff fcdd 	bl	80026cc <HAL_GetTick>
 8002d12:	4602      	mov	r2, r0
 8002d14:	68fb      	ldr	r3, [r7, #12]
 8002d16:	1ad3      	subs	r3, r2, r3
 8002d18:	2b02      	cmp	r3, #2
 8002d1a:	d918      	bls.n	8002d4e <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	689b      	ldr	r3, [r3, #8]
 8002d22:	f003 0301 	and.w	r3, r3, #1
 8002d26:	2b01      	cmp	r3, #1
 8002d28:	d011      	beq.n	8002d4e <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002d2e:	f043 0210 	orr.w	r2, r3, #16
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d3a:	f043 0201 	orr.w	r2, r3, #1
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	62da      	str	r2, [r3, #44]	@ 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	2200      	movs	r2, #0
 8002d46:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 8002d4a:	2301      	movs	r3, #1
 8002d4c:	e007      	b.n	8002d5e <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	689b      	ldr	r3, [r3, #8]
 8002d54:	f003 0301 	and.w	r3, r3, #1
 8002d58:	2b01      	cmp	r3, #1
 8002d5a:	d1d8      	bne.n	8002d0e <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8002d5c:	2300      	movs	r3, #0
}
 8002d5e:	4618      	mov	r0, r3
 8002d60:	3710      	adds	r7, #16
 8002d62:	46bd      	mov	sp, r7
 8002d64:	bd80      	pop	{r7, pc}
 8002d66:	bf00      	nop
 8002d68:	20000004 	.word	0x20000004
 8002d6c:	431bde83 	.word	0x431bde83

08002d70 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8002d70:	b580      	push	{r7, lr}
 8002d72:	b084      	sub	sp, #16
 8002d74:	af00      	add	r7, sp, #0
 8002d76:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002d78:	2300      	movs	r3, #0
 8002d7a:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	689b      	ldr	r3, [r3, #8]
 8002d82:	f003 0301 	and.w	r3, r3, #1
 8002d86:	2b01      	cmp	r3, #1
 8002d88:	d12e      	bne.n	8002de8 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	689a      	ldr	r2, [r3, #8]
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	f022 0201 	bic.w	r2, r2, #1
 8002d98:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002d9a:	f7ff fc97 	bl	80026cc <HAL_GetTick>
 8002d9e:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002da0:	e01b      	b.n	8002dda <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002da2:	f7ff fc93 	bl	80026cc <HAL_GetTick>
 8002da6:	4602      	mov	r2, r0
 8002da8:	68fb      	ldr	r3, [r7, #12]
 8002daa:	1ad3      	subs	r3, r2, r3
 8002dac:	2b02      	cmp	r3, #2
 8002dae:	d914      	bls.n	8002dda <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	689b      	ldr	r3, [r3, #8]
 8002db6:	f003 0301 	and.w	r3, r3, #1
 8002dba:	2b01      	cmp	r3, #1
 8002dbc:	d10d      	bne.n	8002dda <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002dc2:	f043 0210 	orr.w	r2, r3, #16
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002dce:	f043 0201 	orr.w	r2, r3, #1
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	62da      	str	r2, [r3, #44]	@ 0x2c

          return HAL_ERROR;
 8002dd6:	2301      	movs	r3, #1
 8002dd8:	e007      	b.n	8002dea <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	689b      	ldr	r3, [r3, #8]
 8002de0:	f003 0301 	and.w	r3, r3, #1
 8002de4:	2b01      	cmp	r3, #1
 8002de6:	d0dc      	beq.n	8002da2 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8002de8:	2300      	movs	r3, #0
}
 8002dea:	4618      	mov	r0, r3
 8002dec:	3710      	adds	r7, #16
 8002dee:	46bd      	mov	sp, r7
 8002df0:	bd80      	pop	{r7, pc}

08002df2 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8002df2:	b580      	push	{r7, lr}
 8002df4:	b084      	sub	sp, #16
 8002df6:	af00      	add	r7, sp, #0
 8002df8:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002dfe:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8002e00:	68fb      	ldr	r3, [r7, #12]
 8002e02:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e04:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8002e08:	2b00      	cmp	r3, #0
 8002e0a:	d127      	bne.n	8002e5c <ADC_DMAConvCplt+0x6a>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002e0c:	68fb      	ldr	r3, [r7, #12]
 8002e0e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e10:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002e14:	68fb      	ldr	r3, [r7, #12]
 8002e16:	629a      	str	r2, [r3, #40]	@ 0x28
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F1 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002e18:	68fb      	ldr	r3, [r7, #12]
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	689b      	ldr	r3, [r3, #8]
 8002e1e:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8002e22:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8002e26:	d115      	bne.n	8002e54 <ADC_DMAConvCplt+0x62>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 8002e28:	68fb      	ldr	r3, [r7, #12]
 8002e2a:	7b1b      	ldrb	r3, [r3, #12]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002e2c:	2b00      	cmp	r3, #0
 8002e2e:	d111      	bne.n	8002e54 <ADC_DMAConvCplt+0x62>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002e30:	68fb      	ldr	r3, [r7, #12]
 8002e32:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e34:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002e38:	68fb      	ldr	r3, [r7, #12]
 8002e3a:	629a      	str	r2, [r3, #40]	@ 0x28
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002e3c:	68fb      	ldr	r3, [r7, #12]
 8002e3e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e40:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002e44:	2b00      	cmp	r3, #0
 8002e46:	d105      	bne.n	8002e54 <ADC_DMAConvCplt+0x62>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002e48:	68fb      	ldr	r3, [r7, #12]
 8002e4a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e4c:	f043 0201 	orr.w	r2, r3, #1
 8002e50:	68fb      	ldr	r3, [r7, #12]
 8002e52:	629a      	str	r2, [r3, #40]	@ 0x28
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002e54:	68f8      	ldr	r0, [r7, #12]
 8002e56:	f7ff fe1d 	bl	8002a94 <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 8002e5a:	e004      	b.n	8002e66 <ADC_DMAConvCplt+0x74>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8002e5c:	68fb      	ldr	r3, [r7, #12]
 8002e5e:	6a1b      	ldr	r3, [r3, #32]
 8002e60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e62:	6878      	ldr	r0, [r7, #4]
 8002e64:	4798      	blx	r3
}
 8002e66:	bf00      	nop
 8002e68:	3710      	adds	r7, #16
 8002e6a:	46bd      	mov	sp, r7
 8002e6c:	bd80      	pop	{r7, pc}

08002e6e <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8002e6e:	b580      	push	{r7, lr}
 8002e70:	b084      	sub	sp, #16
 8002e72:	af00      	add	r7, sp, #0
 8002e74:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e7a:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8002e7c:	68f8      	ldr	r0, [r7, #12]
 8002e7e:	f7ff fe12 	bl	8002aa6 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002e82:	bf00      	nop
 8002e84:	3710      	adds	r7, #16
 8002e86:	46bd      	mov	sp, r7
 8002e88:	bd80      	pop	{r7, pc}

08002e8a <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8002e8a:	b580      	push	{r7, lr}
 8002e8c:	b084      	sub	sp, #16
 8002e8e:	af00      	add	r7, sp, #0
 8002e90:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e96:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8002e98:	68fb      	ldr	r3, [r7, #12]
 8002e9a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e9c:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8002ea0:	68fb      	ldr	r3, [r7, #12]
 8002ea2:	629a      	str	r2, [r3, #40]	@ 0x28
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8002ea4:	68fb      	ldr	r3, [r7, #12]
 8002ea6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ea8:	f043 0204 	orr.w	r2, r3, #4
 8002eac:	68fb      	ldr	r3, [r7, #12]
 8002eae:	62da      	str	r2, [r3, #44]	@ 0x2c
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8002eb0:	68f8      	ldr	r0, [r7, #12]
 8002eb2:	f7ff fe01 	bl	8002ab8 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002eb6:	bf00      	nop
 8002eb8:	3710      	adds	r7, #16
 8002eba:	46bd      	mov	sp, r7
 8002ebc:	bd80      	pop	{r7, pc}
	...

08002ec0 <HAL_ADCEx_Calibration_Start>:
  *         the completion of this function.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef* hadc)
{
 8002ec0:	b590      	push	{r4, r7, lr}
 8002ec2:	b087      	sub	sp, #28
 8002ec4:	af00      	add	r7, sp, #0
 8002ec6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002ec8:	2300      	movs	r3, #0
 8002eca:	75fb      	strb	r3, [r7, #23]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0U;
 8002ecc:	2300      	movs	r3, #0
 8002ece:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002ed6:	2b01      	cmp	r3, #1
 8002ed8:	d101      	bne.n	8002ede <HAL_ADCEx_Calibration_Start+0x1e>
 8002eda:	2302      	movs	r3, #2
 8002edc:	e097      	b.n	800300e <HAL_ADCEx_Calibration_Start+0x14e>
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	2201      	movs	r2, #1
 8002ee2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
   /* 1. Disable ADC peripheral                                                 */
   tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8002ee6:	6878      	ldr	r0, [r7, #4]
 8002ee8:	f7ff ff42 	bl	8002d70 <ADC_ConversionStop_Disable>
 8002eec:	4603      	mov	r3, r0
 8002eee:	75fb      	strb	r3, [r7, #23]
  
   /* 2. Calibration prerequisite delay before starting the calibration.       */
   /*    - ADC must be enabled for at least two ADC clock cycles               */
   tmp_hal_status = ADC_Enable(hadc);
 8002ef0:	6878      	ldr	r0, [r7, #4]
 8002ef2:	f7ff fee3 	bl	8002cbc <ADC_Enable>
 8002ef6:	4603      	mov	r3, r0
 8002ef8:	75fb      	strb	r3, [r7, #23]

   /* Check if ADC is effectively enabled */
   if (tmp_hal_status == HAL_OK)
 8002efa:	7dfb      	ldrb	r3, [r7, #23]
 8002efc:	2b00      	cmp	r3, #0
 8002efe:	f040 8081 	bne.w	8003004 <HAL_ADCEx_Calibration_Start+0x144>
   {
     /* Set ADC state */
     ADC_STATE_CLR_SET(hadc->State,
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f06:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002f0a:	f023 0302 	bic.w	r3, r3, #2
 8002f0e:	f043 0202 	orr.w	r2, r3, #2
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	629a      	str	r2, [r3, #40]	@ 0x28
    
    /* Hardware prerequisite: delay before starting the calibration.          */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles.  */
    /*  - Wait for the expected ADC clock cycles delay */
    wait_loop_index = ((SystemCoreClock
                        / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 8002f16:	4b40      	ldr	r3, [pc, #256]	@ (8003018 <HAL_ADCEx_Calibration_Start+0x158>)
 8002f18:	681c      	ldr	r4, [r3, #0]
 8002f1a:	2002      	movs	r0, #2
 8002f1c:	f002 fbc2 	bl	80056a4 <HAL_RCCEx_GetPeriphCLKFreq>
 8002f20:	4603      	mov	r3, r0
 8002f22:	fbb4 f3f3 	udiv	r3, r4, r3
                       * ADC_PRECALIBRATION_DELAY_ADCCLOCKCYCLES        );
 8002f26:	005b      	lsls	r3, r3, #1
    wait_loop_index = ((SystemCoreClock
 8002f28:	60fb      	str	r3, [r7, #12]

    while(wait_loop_index != 0U)
 8002f2a:	e002      	b.n	8002f32 <HAL_ADCEx_Calibration_Start+0x72>
    {
      wait_loop_index--;
 8002f2c:	68fb      	ldr	r3, [r7, #12]
 8002f2e:	3b01      	subs	r3, #1
 8002f30:	60fb      	str	r3, [r7, #12]
    while(wait_loop_index != 0U)
 8002f32:	68fb      	ldr	r3, [r7, #12]
 8002f34:	2b00      	cmp	r3, #0
 8002f36:	d1f9      	bne.n	8002f2c <HAL_ADCEx_Calibration_Start+0x6c>
    }

    /* 3. Resets ADC calibration registers */  
    SET_BIT(hadc->Instance->CR2, ADC_CR2_RSTCAL);
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	689a      	ldr	r2, [r3, #8]
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	f042 0208 	orr.w	r2, r2, #8
 8002f46:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 8002f48:	f7ff fbc0 	bl	80026cc <HAL_GetTick>
 8002f4c:	6138      	str	r0, [r7, #16]

    /* Wait for calibration reset completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8002f4e:	e01b      	b.n	8002f88 <HAL_ADCEx_Calibration_Start+0xc8>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8002f50:	f7ff fbbc 	bl	80026cc <HAL_GetTick>
 8002f54:	4602      	mov	r2, r0
 8002f56:	693b      	ldr	r3, [r7, #16]
 8002f58:	1ad3      	subs	r3, r2, r3
 8002f5a:	2b0a      	cmp	r3, #10
 8002f5c:	d914      	bls.n	8002f88 <HAL_ADCEx_Calibration_Start+0xc8>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	689b      	ldr	r3, [r3, #8]
 8002f64:	f003 0308 	and.w	r3, r3, #8
 8002f68:	2b00      	cmp	r3, #0
 8002f6a:	d00d      	beq.n	8002f88 <HAL_ADCEx_Calibration_Start+0xc8>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f70:	f023 0312 	bic.w	r3, r3, #18
 8002f74:	f043 0210 	orr.w	r2, r3, #16
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	629a      	str	r2, [r3, #40]	@ 0x28
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	2200      	movs	r2, #0
 8002f80:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 8002f84:	2301      	movs	r3, #1
 8002f86:	e042      	b.n	800300e <HAL_ADCEx_Calibration_Start+0x14e>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	689b      	ldr	r3, [r3, #8]
 8002f8e:	f003 0308 	and.w	r3, r3, #8
 8002f92:	2b00      	cmp	r3, #0
 8002f94:	d1dc      	bne.n	8002f50 <HAL_ADCEx_Calibration_Start+0x90>
        }
      }
    }
    
    /* 4. Start ADC calibration */
    SET_BIT(hadc->Instance->CR2, ADC_CR2_CAL);
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	689a      	ldr	r2, [r3, #8]
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	f042 0204 	orr.w	r2, r2, #4
 8002fa4:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 8002fa6:	f7ff fb91 	bl	80026cc <HAL_GetTick>
 8002faa:	6138      	str	r0, [r7, #16]

    /* Wait for calibration completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8002fac:	e01b      	b.n	8002fe6 <HAL_ADCEx_Calibration_Start+0x126>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8002fae:	f7ff fb8d 	bl	80026cc <HAL_GetTick>
 8002fb2:	4602      	mov	r2, r0
 8002fb4:	693b      	ldr	r3, [r7, #16]
 8002fb6:	1ad3      	subs	r3, r2, r3
 8002fb8:	2b0a      	cmp	r3, #10
 8002fba:	d914      	bls.n	8002fe6 <HAL_ADCEx_Calibration_Start+0x126>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	689b      	ldr	r3, [r3, #8]
 8002fc2:	f003 0304 	and.w	r3, r3, #4
 8002fc6:	2b00      	cmp	r3, #0
 8002fc8:	d00d      	beq.n	8002fe6 <HAL_ADCEx_Calibration_Start+0x126>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002fce:	f023 0312 	bic.w	r3, r3, #18
 8002fd2:	f043 0210 	orr.w	r2, r3, #16
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	629a      	str	r2, [r3, #40]	@ 0x28
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	2200      	movs	r2, #0
 8002fde:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 8002fe2:	2301      	movs	r3, #1
 8002fe4:	e013      	b.n	800300e <HAL_ADCEx_Calibration_Start+0x14e>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	689b      	ldr	r3, [r3, #8]
 8002fec:	f003 0304 	and.w	r3, r3, #4
 8002ff0:	2b00      	cmp	r3, #0
 8002ff2:	d1dc      	bne.n	8002fae <HAL_ADCEx_Calibration_Start+0xee>
        }
      }
    }
    
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ff8:	f023 0303 	bic.w	r3, r3, #3
 8002ffc:	f043 0201 	orr.w	r2, r3, #1
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	629a      	str	r2, [r3, #40]	@ 0x28
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	2200      	movs	r2, #0
 8003008:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 800300c:	7dfb      	ldrb	r3, [r7, #23]
}
 800300e:	4618      	mov	r0, r3
 8003010:	371c      	adds	r7, #28
 8003012:	46bd      	mov	sp, r7
 8003014:	bd90      	pop	{r4, r7, pc}
 8003016:	bf00      	nop
 8003018:	20000004 	.word	0x20000004

0800301c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800301c:	b480      	push	{r7}
 800301e:	b085      	sub	sp, #20
 8003020:	af00      	add	r7, sp, #0
 8003022:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	f003 0307 	and.w	r3, r3, #7
 800302a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800302c:	4b0c      	ldr	r3, [pc, #48]	@ (8003060 <__NVIC_SetPriorityGrouping+0x44>)
 800302e:	68db      	ldr	r3, [r3, #12]
 8003030:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003032:	68ba      	ldr	r2, [r7, #8]
 8003034:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003038:	4013      	ands	r3, r2
 800303a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800303c:	68fb      	ldr	r3, [r7, #12]
 800303e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003040:	68bb      	ldr	r3, [r7, #8]
 8003042:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003044:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003048:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800304c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800304e:	4a04      	ldr	r2, [pc, #16]	@ (8003060 <__NVIC_SetPriorityGrouping+0x44>)
 8003050:	68bb      	ldr	r3, [r7, #8]
 8003052:	60d3      	str	r3, [r2, #12]
}
 8003054:	bf00      	nop
 8003056:	3714      	adds	r7, #20
 8003058:	46bd      	mov	sp, r7
 800305a:	bc80      	pop	{r7}
 800305c:	4770      	bx	lr
 800305e:	bf00      	nop
 8003060:	e000ed00 	.word	0xe000ed00

08003064 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003064:	b480      	push	{r7}
 8003066:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003068:	4b04      	ldr	r3, [pc, #16]	@ (800307c <__NVIC_GetPriorityGrouping+0x18>)
 800306a:	68db      	ldr	r3, [r3, #12]
 800306c:	0a1b      	lsrs	r3, r3, #8
 800306e:	f003 0307 	and.w	r3, r3, #7
}
 8003072:	4618      	mov	r0, r3
 8003074:	46bd      	mov	sp, r7
 8003076:	bc80      	pop	{r7}
 8003078:	4770      	bx	lr
 800307a:	bf00      	nop
 800307c:	e000ed00 	.word	0xe000ed00

08003080 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003080:	b480      	push	{r7}
 8003082:	b083      	sub	sp, #12
 8003084:	af00      	add	r7, sp, #0
 8003086:	4603      	mov	r3, r0
 8003088:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800308a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800308e:	2b00      	cmp	r3, #0
 8003090:	db0b      	blt.n	80030aa <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003092:	79fb      	ldrb	r3, [r7, #7]
 8003094:	f003 021f 	and.w	r2, r3, #31
 8003098:	4906      	ldr	r1, [pc, #24]	@ (80030b4 <__NVIC_EnableIRQ+0x34>)
 800309a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800309e:	095b      	lsrs	r3, r3, #5
 80030a0:	2001      	movs	r0, #1
 80030a2:	fa00 f202 	lsl.w	r2, r0, r2
 80030a6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80030aa:	bf00      	nop
 80030ac:	370c      	adds	r7, #12
 80030ae:	46bd      	mov	sp, r7
 80030b0:	bc80      	pop	{r7}
 80030b2:	4770      	bx	lr
 80030b4:	e000e100 	.word	0xe000e100

080030b8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80030b8:	b480      	push	{r7}
 80030ba:	b083      	sub	sp, #12
 80030bc:	af00      	add	r7, sp, #0
 80030be:	4603      	mov	r3, r0
 80030c0:	6039      	str	r1, [r7, #0]
 80030c2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80030c4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80030c8:	2b00      	cmp	r3, #0
 80030ca:	db0a      	blt.n	80030e2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80030cc:	683b      	ldr	r3, [r7, #0]
 80030ce:	b2da      	uxtb	r2, r3
 80030d0:	490c      	ldr	r1, [pc, #48]	@ (8003104 <__NVIC_SetPriority+0x4c>)
 80030d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80030d6:	0112      	lsls	r2, r2, #4
 80030d8:	b2d2      	uxtb	r2, r2
 80030da:	440b      	add	r3, r1
 80030dc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80030e0:	e00a      	b.n	80030f8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80030e2:	683b      	ldr	r3, [r7, #0]
 80030e4:	b2da      	uxtb	r2, r3
 80030e6:	4908      	ldr	r1, [pc, #32]	@ (8003108 <__NVIC_SetPriority+0x50>)
 80030e8:	79fb      	ldrb	r3, [r7, #7]
 80030ea:	f003 030f 	and.w	r3, r3, #15
 80030ee:	3b04      	subs	r3, #4
 80030f0:	0112      	lsls	r2, r2, #4
 80030f2:	b2d2      	uxtb	r2, r2
 80030f4:	440b      	add	r3, r1
 80030f6:	761a      	strb	r2, [r3, #24]
}
 80030f8:	bf00      	nop
 80030fa:	370c      	adds	r7, #12
 80030fc:	46bd      	mov	sp, r7
 80030fe:	bc80      	pop	{r7}
 8003100:	4770      	bx	lr
 8003102:	bf00      	nop
 8003104:	e000e100 	.word	0xe000e100
 8003108:	e000ed00 	.word	0xe000ed00

0800310c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800310c:	b480      	push	{r7}
 800310e:	b089      	sub	sp, #36	@ 0x24
 8003110:	af00      	add	r7, sp, #0
 8003112:	60f8      	str	r0, [r7, #12]
 8003114:	60b9      	str	r1, [r7, #8]
 8003116:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003118:	68fb      	ldr	r3, [r7, #12]
 800311a:	f003 0307 	and.w	r3, r3, #7
 800311e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003120:	69fb      	ldr	r3, [r7, #28]
 8003122:	f1c3 0307 	rsb	r3, r3, #7
 8003126:	2b04      	cmp	r3, #4
 8003128:	bf28      	it	cs
 800312a:	2304      	movcs	r3, #4
 800312c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800312e:	69fb      	ldr	r3, [r7, #28]
 8003130:	3304      	adds	r3, #4
 8003132:	2b06      	cmp	r3, #6
 8003134:	d902      	bls.n	800313c <NVIC_EncodePriority+0x30>
 8003136:	69fb      	ldr	r3, [r7, #28]
 8003138:	3b03      	subs	r3, #3
 800313a:	e000      	b.n	800313e <NVIC_EncodePriority+0x32>
 800313c:	2300      	movs	r3, #0
 800313e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003140:	f04f 32ff 	mov.w	r2, #4294967295
 8003144:	69bb      	ldr	r3, [r7, #24]
 8003146:	fa02 f303 	lsl.w	r3, r2, r3
 800314a:	43da      	mvns	r2, r3
 800314c:	68bb      	ldr	r3, [r7, #8]
 800314e:	401a      	ands	r2, r3
 8003150:	697b      	ldr	r3, [r7, #20]
 8003152:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003154:	f04f 31ff 	mov.w	r1, #4294967295
 8003158:	697b      	ldr	r3, [r7, #20]
 800315a:	fa01 f303 	lsl.w	r3, r1, r3
 800315e:	43d9      	mvns	r1, r3
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003164:	4313      	orrs	r3, r2
         );
}
 8003166:	4618      	mov	r0, r3
 8003168:	3724      	adds	r7, #36	@ 0x24
 800316a:	46bd      	mov	sp, r7
 800316c:	bc80      	pop	{r7}
 800316e:	4770      	bx	lr

08003170 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003170:	b580      	push	{r7, lr}
 8003172:	b082      	sub	sp, #8
 8003174:	af00      	add	r7, sp, #0
 8003176:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	3b01      	subs	r3, #1
 800317c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003180:	d301      	bcc.n	8003186 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003182:	2301      	movs	r3, #1
 8003184:	e00f      	b.n	80031a6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003186:	4a0a      	ldr	r2, [pc, #40]	@ (80031b0 <SysTick_Config+0x40>)
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	3b01      	subs	r3, #1
 800318c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800318e:	210f      	movs	r1, #15
 8003190:	f04f 30ff 	mov.w	r0, #4294967295
 8003194:	f7ff ff90 	bl	80030b8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003198:	4b05      	ldr	r3, [pc, #20]	@ (80031b0 <SysTick_Config+0x40>)
 800319a:	2200      	movs	r2, #0
 800319c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800319e:	4b04      	ldr	r3, [pc, #16]	@ (80031b0 <SysTick_Config+0x40>)
 80031a0:	2207      	movs	r2, #7
 80031a2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80031a4:	2300      	movs	r3, #0
}
 80031a6:	4618      	mov	r0, r3
 80031a8:	3708      	adds	r7, #8
 80031aa:	46bd      	mov	sp, r7
 80031ac:	bd80      	pop	{r7, pc}
 80031ae:	bf00      	nop
 80031b0:	e000e010 	.word	0xe000e010

080031b4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80031b4:	b580      	push	{r7, lr}
 80031b6:	b082      	sub	sp, #8
 80031b8:	af00      	add	r7, sp, #0
 80031ba:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80031bc:	6878      	ldr	r0, [r7, #4]
 80031be:	f7ff ff2d 	bl	800301c <__NVIC_SetPriorityGrouping>
}
 80031c2:	bf00      	nop
 80031c4:	3708      	adds	r7, #8
 80031c6:	46bd      	mov	sp, r7
 80031c8:	bd80      	pop	{r7, pc}

080031ca <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80031ca:	b580      	push	{r7, lr}
 80031cc:	b086      	sub	sp, #24
 80031ce:	af00      	add	r7, sp, #0
 80031d0:	4603      	mov	r3, r0
 80031d2:	60b9      	str	r1, [r7, #8]
 80031d4:	607a      	str	r2, [r7, #4]
 80031d6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80031d8:	2300      	movs	r3, #0
 80031da:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80031dc:	f7ff ff42 	bl	8003064 <__NVIC_GetPriorityGrouping>
 80031e0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80031e2:	687a      	ldr	r2, [r7, #4]
 80031e4:	68b9      	ldr	r1, [r7, #8]
 80031e6:	6978      	ldr	r0, [r7, #20]
 80031e8:	f7ff ff90 	bl	800310c <NVIC_EncodePriority>
 80031ec:	4602      	mov	r2, r0
 80031ee:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80031f2:	4611      	mov	r1, r2
 80031f4:	4618      	mov	r0, r3
 80031f6:	f7ff ff5f 	bl	80030b8 <__NVIC_SetPriority>
}
 80031fa:	bf00      	nop
 80031fc:	3718      	adds	r7, #24
 80031fe:	46bd      	mov	sp, r7
 8003200:	bd80      	pop	{r7, pc}

08003202 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003202:	b580      	push	{r7, lr}
 8003204:	b082      	sub	sp, #8
 8003206:	af00      	add	r7, sp, #0
 8003208:	4603      	mov	r3, r0
 800320a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800320c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003210:	4618      	mov	r0, r3
 8003212:	f7ff ff35 	bl	8003080 <__NVIC_EnableIRQ>
}
 8003216:	bf00      	nop
 8003218:	3708      	adds	r7, #8
 800321a:	46bd      	mov	sp, r7
 800321c:	bd80      	pop	{r7, pc}

0800321e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800321e:	b580      	push	{r7, lr}
 8003220:	b082      	sub	sp, #8
 8003222:	af00      	add	r7, sp, #0
 8003224:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003226:	6878      	ldr	r0, [r7, #4]
 8003228:	f7ff ffa2 	bl	8003170 <SysTick_Config>
 800322c:	4603      	mov	r3, r0
}
 800322e:	4618      	mov	r0, r3
 8003230:	3708      	adds	r7, #8
 8003232:	46bd      	mov	sp, r7
 8003234:	bd80      	pop	{r7, pc}
	...

08003238 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003238:	b480      	push	{r7}
 800323a:	b085      	sub	sp, #20
 800323c:	af00      	add	r7, sp, #0
 800323e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003240:	2300      	movs	r3, #0
 8003242:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	2b00      	cmp	r3, #0
 8003248:	d101      	bne.n	800324e <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 800324a:	2301      	movs	r3, #1
 800324c:	e043      	b.n	80032d6 <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	461a      	mov	r2, r3
 8003254:	4b22      	ldr	r3, [pc, #136]	@ (80032e0 <HAL_DMA_Init+0xa8>)
 8003256:	4413      	add	r3, r2
 8003258:	4a22      	ldr	r2, [pc, #136]	@ (80032e4 <HAL_DMA_Init+0xac>)
 800325a:	fba2 2303 	umull	r2, r3, r2, r3
 800325e:	091b      	lsrs	r3, r3, #4
 8003260:	009a      	lsls	r2, r3, #2
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->DmaBaseAddress = DMA1;
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	4a1f      	ldr	r2, [pc, #124]	@ (80032e8 <HAL_DMA_Init+0xb0>)
 800326a:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	2202      	movs	r2, #2
 8003270:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 800327c:	68fb      	ldr	r3, [r7, #12]
 800327e:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8003282:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8003286:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8003290:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	68db      	ldr	r3, [r3, #12]
 8003296:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800329c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	695b      	ldr	r3, [r3, #20]
 80032a2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80032a8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	69db      	ldr	r3, [r3, #28]
 80032ae:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80032b0:	68fa      	ldr	r2, [r7, #12]
 80032b2:	4313      	orrs	r3, r2
 80032b4:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	68fa      	ldr	r2, [r7, #12]
 80032bc:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	2200      	movs	r2, #0
 80032c2:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	2201      	movs	r2, #1
 80032c8:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	2200      	movs	r2, #0
 80032d0:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 80032d4:	2300      	movs	r3, #0
}
 80032d6:	4618      	mov	r0, r3
 80032d8:	3714      	adds	r7, #20
 80032da:	46bd      	mov	sp, r7
 80032dc:	bc80      	pop	{r7}
 80032de:	4770      	bx	lr
 80032e0:	bffdfff8 	.word	0xbffdfff8
 80032e4:	cccccccd 	.word	0xcccccccd
 80032e8:	40020000 	.word	0x40020000

080032ec <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80032ec:	b580      	push	{r7, lr}
 80032ee:	b086      	sub	sp, #24
 80032f0:	af00      	add	r7, sp, #0
 80032f2:	60f8      	str	r0, [r7, #12]
 80032f4:	60b9      	str	r1, [r7, #8]
 80032f6:	607a      	str	r2, [r7, #4]
 80032f8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80032fa:	2300      	movs	r3, #0
 80032fc:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80032fe:	68fb      	ldr	r3, [r7, #12]
 8003300:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003304:	2b01      	cmp	r3, #1
 8003306:	d101      	bne.n	800330c <HAL_DMA_Start_IT+0x20>
 8003308:	2302      	movs	r3, #2
 800330a:	e04b      	b.n	80033a4 <HAL_DMA_Start_IT+0xb8>
 800330c:	68fb      	ldr	r3, [r7, #12]
 800330e:	2201      	movs	r2, #1
 8003310:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003314:	68fb      	ldr	r3, [r7, #12]
 8003316:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800331a:	b2db      	uxtb	r3, r3
 800331c:	2b01      	cmp	r3, #1
 800331e:	d13a      	bne.n	8003396 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003320:	68fb      	ldr	r3, [r7, #12]
 8003322:	2202      	movs	r2, #2
 8003324:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003328:	68fb      	ldr	r3, [r7, #12]
 800332a:	2200      	movs	r2, #0
 800332c:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800332e:	68fb      	ldr	r3, [r7, #12]
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	681a      	ldr	r2, [r3, #0]
 8003334:	68fb      	ldr	r3, [r7, #12]
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	f022 0201 	bic.w	r2, r2, #1
 800333c:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800333e:	683b      	ldr	r3, [r7, #0]
 8003340:	687a      	ldr	r2, [r7, #4]
 8003342:	68b9      	ldr	r1, [r7, #8]
 8003344:	68f8      	ldr	r0, [r7, #12]
 8003346:	f000 f937 	bl	80035b8 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 800334a:	68fb      	ldr	r3, [r7, #12]
 800334c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800334e:	2b00      	cmp	r3, #0
 8003350:	d008      	beq.n	8003364 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003352:	68fb      	ldr	r3, [r7, #12]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	681a      	ldr	r2, [r3, #0]
 8003358:	68fb      	ldr	r3, [r7, #12]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	f042 020e 	orr.w	r2, r2, #14
 8003360:	601a      	str	r2, [r3, #0]
 8003362:	e00f      	b.n	8003384 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003364:	68fb      	ldr	r3, [r7, #12]
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	681a      	ldr	r2, [r3, #0]
 800336a:	68fb      	ldr	r3, [r7, #12]
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	f022 0204 	bic.w	r2, r2, #4
 8003372:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8003374:	68fb      	ldr	r3, [r7, #12]
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	681a      	ldr	r2, [r3, #0]
 800337a:	68fb      	ldr	r3, [r7, #12]
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	f042 020a 	orr.w	r2, r2, #10
 8003382:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003384:	68fb      	ldr	r3, [r7, #12]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	681a      	ldr	r2, [r3, #0]
 800338a:	68fb      	ldr	r3, [r7, #12]
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	f042 0201 	orr.w	r2, r2, #1
 8003392:	601a      	str	r2, [r3, #0]
 8003394:	e005      	b.n	80033a2 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8003396:	68fb      	ldr	r3, [r7, #12]
 8003398:	2200      	movs	r2, #0
 800339a:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 800339e:	2302      	movs	r3, #2
 80033a0:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 80033a2:	7dfb      	ldrb	r3, [r7, #23]
}
 80033a4:	4618      	mov	r0, r3
 80033a6:	3718      	adds	r7, #24
 80033a8:	46bd      	mov	sp, r7
 80033aa:	bd80      	pop	{r7, pc}

080033ac <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80033ac:	b580      	push	{r7, lr}
 80033ae:	b084      	sub	sp, #16
 80033b0:	af00      	add	r7, sp, #0
 80033b2:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033c8:	2204      	movs	r2, #4
 80033ca:	409a      	lsls	r2, r3
 80033cc:	68fb      	ldr	r3, [r7, #12]
 80033ce:	4013      	ands	r3, r2
 80033d0:	2b00      	cmp	r3, #0
 80033d2:	d04f      	beq.n	8003474 <HAL_DMA_IRQHandler+0xc8>
 80033d4:	68bb      	ldr	r3, [r7, #8]
 80033d6:	f003 0304 	and.w	r3, r3, #4
 80033da:	2b00      	cmp	r3, #0
 80033dc:	d04a      	beq.n	8003474 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	f003 0320 	and.w	r3, r3, #32
 80033e8:	2b00      	cmp	r3, #0
 80033ea:	d107      	bne.n	80033fc <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	681a      	ldr	r2, [r3, #0]
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	f022 0204 	bic.w	r2, r2, #4
 80033fa:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	4a66      	ldr	r2, [pc, #408]	@ (800359c <HAL_DMA_IRQHandler+0x1f0>)
 8003402:	4293      	cmp	r3, r2
 8003404:	d029      	beq.n	800345a <HAL_DMA_IRQHandler+0xae>
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	4a65      	ldr	r2, [pc, #404]	@ (80035a0 <HAL_DMA_IRQHandler+0x1f4>)
 800340c:	4293      	cmp	r3, r2
 800340e:	d022      	beq.n	8003456 <HAL_DMA_IRQHandler+0xaa>
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	4a63      	ldr	r2, [pc, #396]	@ (80035a4 <HAL_DMA_IRQHandler+0x1f8>)
 8003416:	4293      	cmp	r3, r2
 8003418:	d01a      	beq.n	8003450 <HAL_DMA_IRQHandler+0xa4>
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	4a62      	ldr	r2, [pc, #392]	@ (80035a8 <HAL_DMA_IRQHandler+0x1fc>)
 8003420:	4293      	cmp	r3, r2
 8003422:	d012      	beq.n	800344a <HAL_DMA_IRQHandler+0x9e>
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	4a60      	ldr	r2, [pc, #384]	@ (80035ac <HAL_DMA_IRQHandler+0x200>)
 800342a:	4293      	cmp	r3, r2
 800342c:	d00a      	beq.n	8003444 <HAL_DMA_IRQHandler+0x98>
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	4a5f      	ldr	r2, [pc, #380]	@ (80035b0 <HAL_DMA_IRQHandler+0x204>)
 8003434:	4293      	cmp	r3, r2
 8003436:	d102      	bne.n	800343e <HAL_DMA_IRQHandler+0x92>
 8003438:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800343c:	e00e      	b.n	800345c <HAL_DMA_IRQHandler+0xb0>
 800343e:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8003442:	e00b      	b.n	800345c <HAL_DMA_IRQHandler+0xb0>
 8003444:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8003448:	e008      	b.n	800345c <HAL_DMA_IRQHandler+0xb0>
 800344a:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800344e:	e005      	b.n	800345c <HAL_DMA_IRQHandler+0xb0>
 8003450:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003454:	e002      	b.n	800345c <HAL_DMA_IRQHandler+0xb0>
 8003456:	2340      	movs	r3, #64	@ 0x40
 8003458:	e000      	b.n	800345c <HAL_DMA_IRQHandler+0xb0>
 800345a:	2304      	movs	r3, #4
 800345c:	4a55      	ldr	r2, [pc, #340]	@ (80035b4 <HAL_DMA_IRQHandler+0x208>)
 800345e:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003464:	2b00      	cmp	r3, #0
 8003466:	f000 8094 	beq.w	8003592 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800346e:	6878      	ldr	r0, [r7, #4]
 8003470:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8003472:	e08e      	b.n	8003592 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003478:	2202      	movs	r2, #2
 800347a:	409a      	lsls	r2, r3
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	4013      	ands	r3, r2
 8003480:	2b00      	cmp	r3, #0
 8003482:	d056      	beq.n	8003532 <HAL_DMA_IRQHandler+0x186>
 8003484:	68bb      	ldr	r3, [r7, #8]
 8003486:	f003 0302 	and.w	r3, r3, #2
 800348a:	2b00      	cmp	r3, #0
 800348c:	d051      	beq.n	8003532 <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	f003 0320 	and.w	r3, r3, #32
 8003498:	2b00      	cmp	r3, #0
 800349a:	d10b      	bne.n	80034b4 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	681a      	ldr	r2, [r3, #0]
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	f022 020a 	bic.w	r2, r2, #10
 80034aa:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	2201      	movs	r2, #1
 80034b0:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	4a38      	ldr	r2, [pc, #224]	@ (800359c <HAL_DMA_IRQHandler+0x1f0>)
 80034ba:	4293      	cmp	r3, r2
 80034bc:	d029      	beq.n	8003512 <HAL_DMA_IRQHandler+0x166>
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	4a37      	ldr	r2, [pc, #220]	@ (80035a0 <HAL_DMA_IRQHandler+0x1f4>)
 80034c4:	4293      	cmp	r3, r2
 80034c6:	d022      	beq.n	800350e <HAL_DMA_IRQHandler+0x162>
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	4a35      	ldr	r2, [pc, #212]	@ (80035a4 <HAL_DMA_IRQHandler+0x1f8>)
 80034ce:	4293      	cmp	r3, r2
 80034d0:	d01a      	beq.n	8003508 <HAL_DMA_IRQHandler+0x15c>
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	4a34      	ldr	r2, [pc, #208]	@ (80035a8 <HAL_DMA_IRQHandler+0x1fc>)
 80034d8:	4293      	cmp	r3, r2
 80034da:	d012      	beq.n	8003502 <HAL_DMA_IRQHandler+0x156>
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	4a32      	ldr	r2, [pc, #200]	@ (80035ac <HAL_DMA_IRQHandler+0x200>)
 80034e2:	4293      	cmp	r3, r2
 80034e4:	d00a      	beq.n	80034fc <HAL_DMA_IRQHandler+0x150>
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	4a31      	ldr	r2, [pc, #196]	@ (80035b0 <HAL_DMA_IRQHandler+0x204>)
 80034ec:	4293      	cmp	r3, r2
 80034ee:	d102      	bne.n	80034f6 <HAL_DMA_IRQHandler+0x14a>
 80034f0:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 80034f4:	e00e      	b.n	8003514 <HAL_DMA_IRQHandler+0x168>
 80034f6:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80034fa:	e00b      	b.n	8003514 <HAL_DMA_IRQHandler+0x168>
 80034fc:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003500:	e008      	b.n	8003514 <HAL_DMA_IRQHandler+0x168>
 8003502:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8003506:	e005      	b.n	8003514 <HAL_DMA_IRQHandler+0x168>
 8003508:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800350c:	e002      	b.n	8003514 <HAL_DMA_IRQHandler+0x168>
 800350e:	2320      	movs	r3, #32
 8003510:	e000      	b.n	8003514 <HAL_DMA_IRQHandler+0x168>
 8003512:	2302      	movs	r3, #2
 8003514:	4a27      	ldr	r2, [pc, #156]	@ (80035b4 <HAL_DMA_IRQHandler+0x208>)
 8003516:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	2200      	movs	r2, #0
 800351c:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003524:	2b00      	cmp	r3, #0
 8003526:	d034      	beq.n	8003592 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800352c:	6878      	ldr	r0, [r7, #4]
 800352e:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8003530:	e02f      	b.n	8003592 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003536:	2208      	movs	r2, #8
 8003538:	409a      	lsls	r2, r3
 800353a:	68fb      	ldr	r3, [r7, #12]
 800353c:	4013      	ands	r3, r2
 800353e:	2b00      	cmp	r3, #0
 8003540:	d028      	beq.n	8003594 <HAL_DMA_IRQHandler+0x1e8>
 8003542:	68bb      	ldr	r3, [r7, #8]
 8003544:	f003 0308 	and.w	r3, r3, #8
 8003548:	2b00      	cmp	r3, #0
 800354a:	d023      	beq.n	8003594 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	681a      	ldr	r2, [r3, #0]
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	f022 020e 	bic.w	r2, r2, #14
 800355a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003564:	2101      	movs	r1, #1
 8003566:	fa01 f202 	lsl.w	r2, r1, r2
 800356a:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	2201      	movs	r2, #1
 8003570:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	2201      	movs	r2, #1
 8003576:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	2200      	movs	r2, #0
 800357e:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003586:	2b00      	cmp	r3, #0
 8003588:	d004      	beq.n	8003594 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800358e:	6878      	ldr	r0, [r7, #4]
 8003590:	4798      	blx	r3
    }
  }
  return;
 8003592:	bf00      	nop
 8003594:	bf00      	nop
}
 8003596:	3710      	adds	r7, #16
 8003598:	46bd      	mov	sp, r7
 800359a:	bd80      	pop	{r7, pc}
 800359c:	40020008 	.word	0x40020008
 80035a0:	4002001c 	.word	0x4002001c
 80035a4:	40020030 	.word	0x40020030
 80035a8:	40020044 	.word	0x40020044
 80035ac:	40020058 	.word	0x40020058
 80035b0:	4002006c 	.word	0x4002006c
 80035b4:	40020000 	.word	0x40020000

080035b8 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80035b8:	b480      	push	{r7}
 80035ba:	b085      	sub	sp, #20
 80035bc:	af00      	add	r7, sp, #0
 80035be:	60f8      	str	r0, [r7, #12]
 80035c0:	60b9      	str	r1, [r7, #8]
 80035c2:	607a      	str	r2, [r7, #4]
 80035c4:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80035c6:	68fb      	ldr	r3, [r7, #12]
 80035c8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80035ca:	68fb      	ldr	r3, [r7, #12]
 80035cc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80035ce:	2101      	movs	r1, #1
 80035d0:	fa01 f202 	lsl.w	r2, r1, r2
 80035d4:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80035d6:	68fb      	ldr	r3, [r7, #12]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	683a      	ldr	r2, [r7, #0]
 80035dc:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80035de:	68fb      	ldr	r3, [r7, #12]
 80035e0:	685b      	ldr	r3, [r3, #4]
 80035e2:	2b10      	cmp	r3, #16
 80035e4:	d108      	bne.n	80035f8 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80035e6:	68fb      	ldr	r3, [r7, #12]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	687a      	ldr	r2, [r7, #4]
 80035ec:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80035ee:	68fb      	ldr	r3, [r7, #12]
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	68ba      	ldr	r2, [r7, #8]
 80035f4:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80035f6:	e007      	b.n	8003608 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	68ba      	ldr	r2, [r7, #8]
 80035fe:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8003600:	68fb      	ldr	r3, [r7, #12]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	687a      	ldr	r2, [r7, #4]
 8003606:	60da      	str	r2, [r3, #12]
}
 8003608:	bf00      	nop
 800360a:	3714      	adds	r7, #20
 800360c:	46bd      	mov	sp, r7
 800360e:	bc80      	pop	{r7}
 8003610:	4770      	bx	lr
	...

08003614 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003614:	b480      	push	{r7}
 8003616:	b08b      	sub	sp, #44	@ 0x2c
 8003618:	af00      	add	r7, sp, #0
 800361a:	6078      	str	r0, [r7, #4]
 800361c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800361e:	2300      	movs	r3, #0
 8003620:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8003622:	2300      	movs	r3, #0
 8003624:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003626:	e169      	b.n	80038fc <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8003628:	2201      	movs	r2, #1
 800362a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800362c:	fa02 f303 	lsl.w	r3, r2, r3
 8003630:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003632:	683b      	ldr	r3, [r7, #0]
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	69fa      	ldr	r2, [r7, #28]
 8003638:	4013      	ands	r3, r2
 800363a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 800363c:	69ba      	ldr	r2, [r7, #24]
 800363e:	69fb      	ldr	r3, [r7, #28]
 8003640:	429a      	cmp	r2, r3
 8003642:	f040 8158 	bne.w	80038f6 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8003646:	683b      	ldr	r3, [r7, #0]
 8003648:	685b      	ldr	r3, [r3, #4]
 800364a:	4a9a      	ldr	r2, [pc, #616]	@ (80038b4 <HAL_GPIO_Init+0x2a0>)
 800364c:	4293      	cmp	r3, r2
 800364e:	d05e      	beq.n	800370e <HAL_GPIO_Init+0xfa>
 8003650:	4a98      	ldr	r2, [pc, #608]	@ (80038b4 <HAL_GPIO_Init+0x2a0>)
 8003652:	4293      	cmp	r3, r2
 8003654:	d875      	bhi.n	8003742 <HAL_GPIO_Init+0x12e>
 8003656:	4a98      	ldr	r2, [pc, #608]	@ (80038b8 <HAL_GPIO_Init+0x2a4>)
 8003658:	4293      	cmp	r3, r2
 800365a:	d058      	beq.n	800370e <HAL_GPIO_Init+0xfa>
 800365c:	4a96      	ldr	r2, [pc, #600]	@ (80038b8 <HAL_GPIO_Init+0x2a4>)
 800365e:	4293      	cmp	r3, r2
 8003660:	d86f      	bhi.n	8003742 <HAL_GPIO_Init+0x12e>
 8003662:	4a96      	ldr	r2, [pc, #600]	@ (80038bc <HAL_GPIO_Init+0x2a8>)
 8003664:	4293      	cmp	r3, r2
 8003666:	d052      	beq.n	800370e <HAL_GPIO_Init+0xfa>
 8003668:	4a94      	ldr	r2, [pc, #592]	@ (80038bc <HAL_GPIO_Init+0x2a8>)
 800366a:	4293      	cmp	r3, r2
 800366c:	d869      	bhi.n	8003742 <HAL_GPIO_Init+0x12e>
 800366e:	4a94      	ldr	r2, [pc, #592]	@ (80038c0 <HAL_GPIO_Init+0x2ac>)
 8003670:	4293      	cmp	r3, r2
 8003672:	d04c      	beq.n	800370e <HAL_GPIO_Init+0xfa>
 8003674:	4a92      	ldr	r2, [pc, #584]	@ (80038c0 <HAL_GPIO_Init+0x2ac>)
 8003676:	4293      	cmp	r3, r2
 8003678:	d863      	bhi.n	8003742 <HAL_GPIO_Init+0x12e>
 800367a:	4a92      	ldr	r2, [pc, #584]	@ (80038c4 <HAL_GPIO_Init+0x2b0>)
 800367c:	4293      	cmp	r3, r2
 800367e:	d046      	beq.n	800370e <HAL_GPIO_Init+0xfa>
 8003680:	4a90      	ldr	r2, [pc, #576]	@ (80038c4 <HAL_GPIO_Init+0x2b0>)
 8003682:	4293      	cmp	r3, r2
 8003684:	d85d      	bhi.n	8003742 <HAL_GPIO_Init+0x12e>
 8003686:	2b12      	cmp	r3, #18
 8003688:	d82a      	bhi.n	80036e0 <HAL_GPIO_Init+0xcc>
 800368a:	2b12      	cmp	r3, #18
 800368c:	d859      	bhi.n	8003742 <HAL_GPIO_Init+0x12e>
 800368e:	a201      	add	r2, pc, #4	@ (adr r2, 8003694 <HAL_GPIO_Init+0x80>)
 8003690:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003694:	0800370f 	.word	0x0800370f
 8003698:	080036e9 	.word	0x080036e9
 800369c:	080036fb 	.word	0x080036fb
 80036a0:	0800373d 	.word	0x0800373d
 80036a4:	08003743 	.word	0x08003743
 80036a8:	08003743 	.word	0x08003743
 80036ac:	08003743 	.word	0x08003743
 80036b0:	08003743 	.word	0x08003743
 80036b4:	08003743 	.word	0x08003743
 80036b8:	08003743 	.word	0x08003743
 80036bc:	08003743 	.word	0x08003743
 80036c0:	08003743 	.word	0x08003743
 80036c4:	08003743 	.word	0x08003743
 80036c8:	08003743 	.word	0x08003743
 80036cc:	08003743 	.word	0x08003743
 80036d0:	08003743 	.word	0x08003743
 80036d4:	08003743 	.word	0x08003743
 80036d8:	080036f1 	.word	0x080036f1
 80036dc:	08003705 	.word	0x08003705
 80036e0:	4a79      	ldr	r2, [pc, #484]	@ (80038c8 <HAL_GPIO_Init+0x2b4>)
 80036e2:	4293      	cmp	r3, r2
 80036e4:	d013      	beq.n	800370e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80036e6:	e02c      	b.n	8003742 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80036e8:	683b      	ldr	r3, [r7, #0]
 80036ea:	68db      	ldr	r3, [r3, #12]
 80036ec:	623b      	str	r3, [r7, #32]
          break;
 80036ee:	e029      	b.n	8003744 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80036f0:	683b      	ldr	r3, [r7, #0]
 80036f2:	68db      	ldr	r3, [r3, #12]
 80036f4:	3304      	adds	r3, #4
 80036f6:	623b      	str	r3, [r7, #32]
          break;
 80036f8:	e024      	b.n	8003744 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80036fa:	683b      	ldr	r3, [r7, #0]
 80036fc:	68db      	ldr	r3, [r3, #12]
 80036fe:	3308      	adds	r3, #8
 8003700:	623b      	str	r3, [r7, #32]
          break;
 8003702:	e01f      	b.n	8003744 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8003704:	683b      	ldr	r3, [r7, #0]
 8003706:	68db      	ldr	r3, [r3, #12]
 8003708:	330c      	adds	r3, #12
 800370a:	623b      	str	r3, [r7, #32]
          break;
 800370c:	e01a      	b.n	8003744 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800370e:	683b      	ldr	r3, [r7, #0]
 8003710:	689b      	ldr	r3, [r3, #8]
 8003712:	2b00      	cmp	r3, #0
 8003714:	d102      	bne.n	800371c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8003716:	2304      	movs	r3, #4
 8003718:	623b      	str	r3, [r7, #32]
          break;
 800371a:	e013      	b.n	8003744 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 800371c:	683b      	ldr	r3, [r7, #0]
 800371e:	689b      	ldr	r3, [r3, #8]
 8003720:	2b01      	cmp	r3, #1
 8003722:	d105      	bne.n	8003730 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003724:	2308      	movs	r3, #8
 8003726:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	69fa      	ldr	r2, [r7, #28]
 800372c:	611a      	str	r2, [r3, #16]
          break;
 800372e:	e009      	b.n	8003744 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003730:	2308      	movs	r3, #8
 8003732:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	69fa      	ldr	r2, [r7, #28]
 8003738:	615a      	str	r2, [r3, #20]
          break;
 800373a:	e003      	b.n	8003744 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 800373c:	2300      	movs	r3, #0
 800373e:	623b      	str	r3, [r7, #32]
          break;
 8003740:	e000      	b.n	8003744 <HAL_GPIO_Init+0x130>
          break;
 8003742:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8003744:	69bb      	ldr	r3, [r7, #24]
 8003746:	2bff      	cmp	r3, #255	@ 0xff
 8003748:	d801      	bhi.n	800374e <HAL_GPIO_Init+0x13a>
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	e001      	b.n	8003752 <HAL_GPIO_Init+0x13e>
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	3304      	adds	r3, #4
 8003752:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8003754:	69bb      	ldr	r3, [r7, #24]
 8003756:	2bff      	cmp	r3, #255	@ 0xff
 8003758:	d802      	bhi.n	8003760 <HAL_GPIO_Init+0x14c>
 800375a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800375c:	009b      	lsls	r3, r3, #2
 800375e:	e002      	b.n	8003766 <HAL_GPIO_Init+0x152>
 8003760:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003762:	3b08      	subs	r3, #8
 8003764:	009b      	lsls	r3, r3, #2
 8003766:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8003768:	697b      	ldr	r3, [r7, #20]
 800376a:	681a      	ldr	r2, [r3, #0]
 800376c:	210f      	movs	r1, #15
 800376e:	693b      	ldr	r3, [r7, #16]
 8003770:	fa01 f303 	lsl.w	r3, r1, r3
 8003774:	43db      	mvns	r3, r3
 8003776:	401a      	ands	r2, r3
 8003778:	6a39      	ldr	r1, [r7, #32]
 800377a:	693b      	ldr	r3, [r7, #16]
 800377c:	fa01 f303 	lsl.w	r3, r1, r3
 8003780:	431a      	orrs	r2, r3
 8003782:	697b      	ldr	r3, [r7, #20]
 8003784:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003786:	683b      	ldr	r3, [r7, #0]
 8003788:	685b      	ldr	r3, [r3, #4]
 800378a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800378e:	2b00      	cmp	r3, #0
 8003790:	f000 80b1 	beq.w	80038f6 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8003794:	4b4d      	ldr	r3, [pc, #308]	@ (80038cc <HAL_GPIO_Init+0x2b8>)
 8003796:	699b      	ldr	r3, [r3, #24]
 8003798:	4a4c      	ldr	r2, [pc, #304]	@ (80038cc <HAL_GPIO_Init+0x2b8>)
 800379a:	f043 0301 	orr.w	r3, r3, #1
 800379e:	6193      	str	r3, [r2, #24]
 80037a0:	4b4a      	ldr	r3, [pc, #296]	@ (80038cc <HAL_GPIO_Init+0x2b8>)
 80037a2:	699b      	ldr	r3, [r3, #24]
 80037a4:	f003 0301 	and.w	r3, r3, #1
 80037a8:	60bb      	str	r3, [r7, #8]
 80037aa:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80037ac:	4a48      	ldr	r2, [pc, #288]	@ (80038d0 <HAL_GPIO_Init+0x2bc>)
 80037ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80037b0:	089b      	lsrs	r3, r3, #2
 80037b2:	3302      	adds	r3, #2
 80037b4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80037b8:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80037ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80037bc:	f003 0303 	and.w	r3, r3, #3
 80037c0:	009b      	lsls	r3, r3, #2
 80037c2:	220f      	movs	r2, #15
 80037c4:	fa02 f303 	lsl.w	r3, r2, r3
 80037c8:	43db      	mvns	r3, r3
 80037ca:	68fa      	ldr	r2, [r7, #12]
 80037cc:	4013      	ands	r3, r2
 80037ce:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	4a40      	ldr	r2, [pc, #256]	@ (80038d4 <HAL_GPIO_Init+0x2c0>)
 80037d4:	4293      	cmp	r3, r2
 80037d6:	d013      	beq.n	8003800 <HAL_GPIO_Init+0x1ec>
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	4a3f      	ldr	r2, [pc, #252]	@ (80038d8 <HAL_GPIO_Init+0x2c4>)
 80037dc:	4293      	cmp	r3, r2
 80037de:	d00d      	beq.n	80037fc <HAL_GPIO_Init+0x1e8>
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	4a3e      	ldr	r2, [pc, #248]	@ (80038dc <HAL_GPIO_Init+0x2c8>)
 80037e4:	4293      	cmp	r3, r2
 80037e6:	d007      	beq.n	80037f8 <HAL_GPIO_Init+0x1e4>
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	4a3d      	ldr	r2, [pc, #244]	@ (80038e0 <HAL_GPIO_Init+0x2cc>)
 80037ec:	4293      	cmp	r3, r2
 80037ee:	d101      	bne.n	80037f4 <HAL_GPIO_Init+0x1e0>
 80037f0:	2303      	movs	r3, #3
 80037f2:	e006      	b.n	8003802 <HAL_GPIO_Init+0x1ee>
 80037f4:	2304      	movs	r3, #4
 80037f6:	e004      	b.n	8003802 <HAL_GPIO_Init+0x1ee>
 80037f8:	2302      	movs	r3, #2
 80037fa:	e002      	b.n	8003802 <HAL_GPIO_Init+0x1ee>
 80037fc:	2301      	movs	r3, #1
 80037fe:	e000      	b.n	8003802 <HAL_GPIO_Init+0x1ee>
 8003800:	2300      	movs	r3, #0
 8003802:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003804:	f002 0203 	and.w	r2, r2, #3
 8003808:	0092      	lsls	r2, r2, #2
 800380a:	4093      	lsls	r3, r2
 800380c:	68fa      	ldr	r2, [r7, #12]
 800380e:	4313      	orrs	r3, r2
 8003810:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8003812:	492f      	ldr	r1, [pc, #188]	@ (80038d0 <HAL_GPIO_Init+0x2bc>)
 8003814:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003816:	089b      	lsrs	r3, r3, #2
 8003818:	3302      	adds	r3, #2
 800381a:	68fa      	ldr	r2, [r7, #12]
 800381c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003820:	683b      	ldr	r3, [r7, #0]
 8003822:	685b      	ldr	r3, [r3, #4]
 8003824:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003828:	2b00      	cmp	r3, #0
 800382a:	d006      	beq.n	800383a <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 800382c:	4b2d      	ldr	r3, [pc, #180]	@ (80038e4 <HAL_GPIO_Init+0x2d0>)
 800382e:	689a      	ldr	r2, [r3, #8]
 8003830:	492c      	ldr	r1, [pc, #176]	@ (80038e4 <HAL_GPIO_Init+0x2d0>)
 8003832:	69bb      	ldr	r3, [r7, #24]
 8003834:	4313      	orrs	r3, r2
 8003836:	608b      	str	r3, [r1, #8]
 8003838:	e006      	b.n	8003848 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800383a:	4b2a      	ldr	r3, [pc, #168]	@ (80038e4 <HAL_GPIO_Init+0x2d0>)
 800383c:	689a      	ldr	r2, [r3, #8]
 800383e:	69bb      	ldr	r3, [r7, #24]
 8003840:	43db      	mvns	r3, r3
 8003842:	4928      	ldr	r1, [pc, #160]	@ (80038e4 <HAL_GPIO_Init+0x2d0>)
 8003844:	4013      	ands	r3, r2
 8003846:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003848:	683b      	ldr	r3, [r7, #0]
 800384a:	685b      	ldr	r3, [r3, #4]
 800384c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003850:	2b00      	cmp	r3, #0
 8003852:	d006      	beq.n	8003862 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8003854:	4b23      	ldr	r3, [pc, #140]	@ (80038e4 <HAL_GPIO_Init+0x2d0>)
 8003856:	68da      	ldr	r2, [r3, #12]
 8003858:	4922      	ldr	r1, [pc, #136]	@ (80038e4 <HAL_GPIO_Init+0x2d0>)
 800385a:	69bb      	ldr	r3, [r7, #24]
 800385c:	4313      	orrs	r3, r2
 800385e:	60cb      	str	r3, [r1, #12]
 8003860:	e006      	b.n	8003870 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8003862:	4b20      	ldr	r3, [pc, #128]	@ (80038e4 <HAL_GPIO_Init+0x2d0>)
 8003864:	68da      	ldr	r2, [r3, #12]
 8003866:	69bb      	ldr	r3, [r7, #24]
 8003868:	43db      	mvns	r3, r3
 800386a:	491e      	ldr	r1, [pc, #120]	@ (80038e4 <HAL_GPIO_Init+0x2d0>)
 800386c:	4013      	ands	r3, r2
 800386e:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003870:	683b      	ldr	r3, [r7, #0]
 8003872:	685b      	ldr	r3, [r3, #4]
 8003874:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003878:	2b00      	cmp	r3, #0
 800387a:	d006      	beq.n	800388a <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 800387c:	4b19      	ldr	r3, [pc, #100]	@ (80038e4 <HAL_GPIO_Init+0x2d0>)
 800387e:	685a      	ldr	r2, [r3, #4]
 8003880:	4918      	ldr	r1, [pc, #96]	@ (80038e4 <HAL_GPIO_Init+0x2d0>)
 8003882:	69bb      	ldr	r3, [r7, #24]
 8003884:	4313      	orrs	r3, r2
 8003886:	604b      	str	r3, [r1, #4]
 8003888:	e006      	b.n	8003898 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800388a:	4b16      	ldr	r3, [pc, #88]	@ (80038e4 <HAL_GPIO_Init+0x2d0>)
 800388c:	685a      	ldr	r2, [r3, #4]
 800388e:	69bb      	ldr	r3, [r7, #24]
 8003890:	43db      	mvns	r3, r3
 8003892:	4914      	ldr	r1, [pc, #80]	@ (80038e4 <HAL_GPIO_Init+0x2d0>)
 8003894:	4013      	ands	r3, r2
 8003896:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003898:	683b      	ldr	r3, [r7, #0]
 800389a:	685b      	ldr	r3, [r3, #4]
 800389c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80038a0:	2b00      	cmp	r3, #0
 80038a2:	d021      	beq.n	80038e8 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80038a4:	4b0f      	ldr	r3, [pc, #60]	@ (80038e4 <HAL_GPIO_Init+0x2d0>)
 80038a6:	681a      	ldr	r2, [r3, #0]
 80038a8:	490e      	ldr	r1, [pc, #56]	@ (80038e4 <HAL_GPIO_Init+0x2d0>)
 80038aa:	69bb      	ldr	r3, [r7, #24]
 80038ac:	4313      	orrs	r3, r2
 80038ae:	600b      	str	r3, [r1, #0]
 80038b0:	e021      	b.n	80038f6 <HAL_GPIO_Init+0x2e2>
 80038b2:	bf00      	nop
 80038b4:	10320000 	.word	0x10320000
 80038b8:	10310000 	.word	0x10310000
 80038bc:	10220000 	.word	0x10220000
 80038c0:	10210000 	.word	0x10210000
 80038c4:	10120000 	.word	0x10120000
 80038c8:	10110000 	.word	0x10110000
 80038cc:	40021000 	.word	0x40021000
 80038d0:	40010000 	.word	0x40010000
 80038d4:	40010800 	.word	0x40010800
 80038d8:	40010c00 	.word	0x40010c00
 80038dc:	40011000 	.word	0x40011000
 80038e0:	40011400 	.word	0x40011400
 80038e4:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80038e8:	4b0b      	ldr	r3, [pc, #44]	@ (8003918 <HAL_GPIO_Init+0x304>)
 80038ea:	681a      	ldr	r2, [r3, #0]
 80038ec:	69bb      	ldr	r3, [r7, #24]
 80038ee:	43db      	mvns	r3, r3
 80038f0:	4909      	ldr	r1, [pc, #36]	@ (8003918 <HAL_GPIO_Init+0x304>)
 80038f2:	4013      	ands	r3, r2
 80038f4:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 80038f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038f8:	3301      	adds	r3, #1
 80038fa:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80038fc:	683b      	ldr	r3, [r7, #0]
 80038fe:	681a      	ldr	r2, [r3, #0]
 8003900:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003902:	fa22 f303 	lsr.w	r3, r2, r3
 8003906:	2b00      	cmp	r3, #0
 8003908:	f47f ae8e 	bne.w	8003628 <HAL_GPIO_Init+0x14>
  }
}
 800390c:	bf00      	nop
 800390e:	bf00      	nop
 8003910:	372c      	adds	r7, #44	@ 0x2c
 8003912:	46bd      	mov	sp, r7
 8003914:	bc80      	pop	{r7}
 8003916:	4770      	bx	lr
 8003918:	40010400 	.word	0x40010400

0800391c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800391c:	b480      	push	{r7}
 800391e:	b083      	sub	sp, #12
 8003920:	af00      	add	r7, sp, #0
 8003922:	6078      	str	r0, [r7, #4]
 8003924:	460b      	mov	r3, r1
 8003926:	807b      	strh	r3, [r7, #2]
 8003928:	4613      	mov	r3, r2
 800392a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800392c:	787b      	ldrb	r3, [r7, #1]
 800392e:	2b00      	cmp	r3, #0
 8003930:	d003      	beq.n	800393a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003932:	887a      	ldrh	r2, [r7, #2]
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8003938:	e003      	b.n	8003942 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800393a:	887b      	ldrh	r3, [r7, #2]
 800393c:	041a      	lsls	r2, r3, #16
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	611a      	str	r2, [r3, #16]
}
 8003942:	bf00      	nop
 8003944:	370c      	adds	r7, #12
 8003946:	46bd      	mov	sp, r7
 8003948:	bc80      	pop	{r7}
 800394a:	4770      	bx	lr

0800394c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800394c:	b580      	push	{r7, lr}
 800394e:	b084      	sub	sp, #16
 8003950:	af00      	add	r7, sp, #0
 8003952:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	2b00      	cmp	r3, #0
 8003958:	d101      	bne.n	800395e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800395a:	2301      	movs	r3, #1
 800395c:	e12b      	b.n	8003bb6 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003964:	b2db      	uxtb	r3, r3
 8003966:	2b00      	cmp	r3, #0
 8003968:	d106      	bne.n	8003978 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	2200      	movs	r2, #0
 800396e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003972:	6878      	ldr	r0, [r7, #4]
 8003974:	f7fd fd86 	bl	8001484 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	2224      	movs	r2, #36	@ 0x24
 800397c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	681a      	ldr	r2, [r3, #0]
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	f022 0201 	bic.w	r2, r2, #1
 800398e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	681a      	ldr	r2, [r3, #0]
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800399e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	681a      	ldr	r2, [r3, #0]
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80039ae:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80039b0:	f001 fd7c 	bl	80054ac <HAL_RCC_GetPCLK1Freq>
 80039b4:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	685b      	ldr	r3, [r3, #4]
 80039ba:	4a81      	ldr	r2, [pc, #516]	@ (8003bc0 <HAL_I2C_Init+0x274>)
 80039bc:	4293      	cmp	r3, r2
 80039be:	d807      	bhi.n	80039d0 <HAL_I2C_Init+0x84>
 80039c0:	68fb      	ldr	r3, [r7, #12]
 80039c2:	4a80      	ldr	r2, [pc, #512]	@ (8003bc4 <HAL_I2C_Init+0x278>)
 80039c4:	4293      	cmp	r3, r2
 80039c6:	bf94      	ite	ls
 80039c8:	2301      	movls	r3, #1
 80039ca:	2300      	movhi	r3, #0
 80039cc:	b2db      	uxtb	r3, r3
 80039ce:	e006      	b.n	80039de <HAL_I2C_Init+0x92>
 80039d0:	68fb      	ldr	r3, [r7, #12]
 80039d2:	4a7d      	ldr	r2, [pc, #500]	@ (8003bc8 <HAL_I2C_Init+0x27c>)
 80039d4:	4293      	cmp	r3, r2
 80039d6:	bf94      	ite	ls
 80039d8:	2301      	movls	r3, #1
 80039da:	2300      	movhi	r3, #0
 80039dc:	b2db      	uxtb	r3, r3
 80039de:	2b00      	cmp	r3, #0
 80039e0:	d001      	beq.n	80039e6 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80039e2:	2301      	movs	r3, #1
 80039e4:	e0e7      	b.n	8003bb6 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80039e6:	68fb      	ldr	r3, [r7, #12]
 80039e8:	4a78      	ldr	r2, [pc, #480]	@ (8003bcc <HAL_I2C_Init+0x280>)
 80039ea:	fba2 2303 	umull	r2, r3, r2, r3
 80039ee:	0c9b      	lsrs	r3, r3, #18
 80039f0:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	685b      	ldr	r3, [r3, #4]
 80039f8:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	68ba      	ldr	r2, [r7, #8]
 8003a02:	430a      	orrs	r2, r1
 8003a04:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	6a1b      	ldr	r3, [r3, #32]
 8003a0c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	685b      	ldr	r3, [r3, #4]
 8003a14:	4a6a      	ldr	r2, [pc, #424]	@ (8003bc0 <HAL_I2C_Init+0x274>)
 8003a16:	4293      	cmp	r3, r2
 8003a18:	d802      	bhi.n	8003a20 <HAL_I2C_Init+0xd4>
 8003a1a:	68bb      	ldr	r3, [r7, #8]
 8003a1c:	3301      	adds	r3, #1
 8003a1e:	e009      	b.n	8003a34 <HAL_I2C_Init+0xe8>
 8003a20:	68bb      	ldr	r3, [r7, #8]
 8003a22:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8003a26:	fb02 f303 	mul.w	r3, r2, r3
 8003a2a:	4a69      	ldr	r2, [pc, #420]	@ (8003bd0 <HAL_I2C_Init+0x284>)
 8003a2c:	fba2 2303 	umull	r2, r3, r2, r3
 8003a30:	099b      	lsrs	r3, r3, #6
 8003a32:	3301      	adds	r3, #1
 8003a34:	687a      	ldr	r2, [r7, #4]
 8003a36:	6812      	ldr	r2, [r2, #0]
 8003a38:	430b      	orrs	r3, r1
 8003a3a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	69db      	ldr	r3, [r3, #28]
 8003a42:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8003a46:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	685b      	ldr	r3, [r3, #4]
 8003a4e:	495c      	ldr	r1, [pc, #368]	@ (8003bc0 <HAL_I2C_Init+0x274>)
 8003a50:	428b      	cmp	r3, r1
 8003a52:	d819      	bhi.n	8003a88 <HAL_I2C_Init+0x13c>
 8003a54:	68fb      	ldr	r3, [r7, #12]
 8003a56:	1e59      	subs	r1, r3, #1
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	685b      	ldr	r3, [r3, #4]
 8003a5c:	005b      	lsls	r3, r3, #1
 8003a5e:	fbb1 f3f3 	udiv	r3, r1, r3
 8003a62:	1c59      	adds	r1, r3, #1
 8003a64:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8003a68:	400b      	ands	r3, r1
 8003a6a:	2b00      	cmp	r3, #0
 8003a6c:	d00a      	beq.n	8003a84 <HAL_I2C_Init+0x138>
 8003a6e:	68fb      	ldr	r3, [r7, #12]
 8003a70:	1e59      	subs	r1, r3, #1
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	685b      	ldr	r3, [r3, #4]
 8003a76:	005b      	lsls	r3, r3, #1
 8003a78:	fbb1 f3f3 	udiv	r3, r1, r3
 8003a7c:	3301      	adds	r3, #1
 8003a7e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003a82:	e051      	b.n	8003b28 <HAL_I2C_Init+0x1dc>
 8003a84:	2304      	movs	r3, #4
 8003a86:	e04f      	b.n	8003b28 <HAL_I2C_Init+0x1dc>
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	689b      	ldr	r3, [r3, #8]
 8003a8c:	2b00      	cmp	r3, #0
 8003a8e:	d111      	bne.n	8003ab4 <HAL_I2C_Init+0x168>
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	1e58      	subs	r0, r3, #1
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	6859      	ldr	r1, [r3, #4]
 8003a98:	460b      	mov	r3, r1
 8003a9a:	005b      	lsls	r3, r3, #1
 8003a9c:	440b      	add	r3, r1
 8003a9e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003aa2:	3301      	adds	r3, #1
 8003aa4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003aa8:	2b00      	cmp	r3, #0
 8003aaa:	bf0c      	ite	eq
 8003aac:	2301      	moveq	r3, #1
 8003aae:	2300      	movne	r3, #0
 8003ab0:	b2db      	uxtb	r3, r3
 8003ab2:	e012      	b.n	8003ada <HAL_I2C_Init+0x18e>
 8003ab4:	68fb      	ldr	r3, [r7, #12]
 8003ab6:	1e58      	subs	r0, r3, #1
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	6859      	ldr	r1, [r3, #4]
 8003abc:	460b      	mov	r3, r1
 8003abe:	009b      	lsls	r3, r3, #2
 8003ac0:	440b      	add	r3, r1
 8003ac2:	0099      	lsls	r1, r3, #2
 8003ac4:	440b      	add	r3, r1
 8003ac6:	fbb0 f3f3 	udiv	r3, r0, r3
 8003aca:	3301      	adds	r3, #1
 8003acc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003ad0:	2b00      	cmp	r3, #0
 8003ad2:	bf0c      	ite	eq
 8003ad4:	2301      	moveq	r3, #1
 8003ad6:	2300      	movne	r3, #0
 8003ad8:	b2db      	uxtb	r3, r3
 8003ada:	2b00      	cmp	r3, #0
 8003adc:	d001      	beq.n	8003ae2 <HAL_I2C_Init+0x196>
 8003ade:	2301      	movs	r3, #1
 8003ae0:	e022      	b.n	8003b28 <HAL_I2C_Init+0x1dc>
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	689b      	ldr	r3, [r3, #8]
 8003ae6:	2b00      	cmp	r3, #0
 8003ae8:	d10e      	bne.n	8003b08 <HAL_I2C_Init+0x1bc>
 8003aea:	68fb      	ldr	r3, [r7, #12]
 8003aec:	1e58      	subs	r0, r3, #1
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	6859      	ldr	r1, [r3, #4]
 8003af2:	460b      	mov	r3, r1
 8003af4:	005b      	lsls	r3, r3, #1
 8003af6:	440b      	add	r3, r1
 8003af8:	fbb0 f3f3 	udiv	r3, r0, r3
 8003afc:	3301      	adds	r3, #1
 8003afe:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003b02:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003b06:	e00f      	b.n	8003b28 <HAL_I2C_Init+0x1dc>
 8003b08:	68fb      	ldr	r3, [r7, #12]
 8003b0a:	1e58      	subs	r0, r3, #1
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	6859      	ldr	r1, [r3, #4]
 8003b10:	460b      	mov	r3, r1
 8003b12:	009b      	lsls	r3, r3, #2
 8003b14:	440b      	add	r3, r1
 8003b16:	0099      	lsls	r1, r3, #2
 8003b18:	440b      	add	r3, r1
 8003b1a:	fbb0 f3f3 	udiv	r3, r0, r3
 8003b1e:	3301      	adds	r3, #1
 8003b20:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003b24:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003b28:	6879      	ldr	r1, [r7, #4]
 8003b2a:	6809      	ldr	r1, [r1, #0]
 8003b2c:	4313      	orrs	r3, r2
 8003b2e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	69da      	ldr	r2, [r3, #28]
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	6a1b      	ldr	r3, [r3, #32]
 8003b42:	431a      	orrs	r2, r3
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	430a      	orrs	r2, r1
 8003b4a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	689b      	ldr	r3, [r3, #8]
 8003b52:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8003b56:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8003b5a:	687a      	ldr	r2, [r7, #4]
 8003b5c:	6911      	ldr	r1, [r2, #16]
 8003b5e:	687a      	ldr	r2, [r7, #4]
 8003b60:	68d2      	ldr	r2, [r2, #12]
 8003b62:	4311      	orrs	r1, r2
 8003b64:	687a      	ldr	r2, [r7, #4]
 8003b66:	6812      	ldr	r2, [r2, #0]
 8003b68:	430b      	orrs	r3, r1
 8003b6a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	68db      	ldr	r3, [r3, #12]
 8003b72:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	695a      	ldr	r2, [r3, #20]
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	699b      	ldr	r3, [r3, #24]
 8003b7e:	431a      	orrs	r2, r3
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	430a      	orrs	r2, r1
 8003b86:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	681a      	ldr	r2, [r3, #0]
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	f042 0201 	orr.w	r2, r2, #1
 8003b96:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	2200      	movs	r2, #0
 8003b9c:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	2220      	movs	r2, #32
 8003ba2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	2200      	movs	r2, #0
 8003baa:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	2200      	movs	r2, #0
 8003bb0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8003bb4:	2300      	movs	r3, #0
}
 8003bb6:	4618      	mov	r0, r3
 8003bb8:	3710      	adds	r7, #16
 8003bba:	46bd      	mov	sp, r7
 8003bbc:	bd80      	pop	{r7, pc}
 8003bbe:	bf00      	nop
 8003bc0:	000186a0 	.word	0x000186a0
 8003bc4:	001e847f 	.word	0x001e847f
 8003bc8:	003d08ff 	.word	0x003d08ff
 8003bcc:	431bde83 	.word	0x431bde83
 8003bd0:	10624dd3 	.word	0x10624dd3

08003bd4 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003bd4:	b580      	push	{r7, lr}
 8003bd6:	b088      	sub	sp, #32
 8003bd8:	af02      	add	r7, sp, #8
 8003bda:	60f8      	str	r0, [r7, #12]
 8003bdc:	607a      	str	r2, [r7, #4]
 8003bde:	461a      	mov	r2, r3
 8003be0:	460b      	mov	r3, r1
 8003be2:	817b      	strh	r3, [r7, #10]
 8003be4:	4613      	mov	r3, r2
 8003be6:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003be8:	f7fe fd70 	bl	80026cc <HAL_GetTick>
 8003bec:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003bee:	68fb      	ldr	r3, [r7, #12]
 8003bf0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003bf4:	b2db      	uxtb	r3, r3
 8003bf6:	2b20      	cmp	r3, #32
 8003bf8:	f040 80e0 	bne.w	8003dbc <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003bfc:	697b      	ldr	r3, [r7, #20]
 8003bfe:	9300      	str	r3, [sp, #0]
 8003c00:	2319      	movs	r3, #25
 8003c02:	2201      	movs	r2, #1
 8003c04:	4970      	ldr	r1, [pc, #448]	@ (8003dc8 <HAL_I2C_Master_Transmit+0x1f4>)
 8003c06:	68f8      	ldr	r0, [r7, #12]
 8003c08:	f000 fe50 	bl	80048ac <I2C_WaitOnFlagUntilTimeout>
 8003c0c:	4603      	mov	r3, r0
 8003c0e:	2b00      	cmp	r3, #0
 8003c10:	d001      	beq.n	8003c16 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8003c12:	2302      	movs	r3, #2
 8003c14:	e0d3      	b.n	8003dbe <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003c16:	68fb      	ldr	r3, [r7, #12]
 8003c18:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003c1c:	2b01      	cmp	r3, #1
 8003c1e:	d101      	bne.n	8003c24 <HAL_I2C_Master_Transmit+0x50>
 8003c20:	2302      	movs	r3, #2
 8003c22:	e0cc      	b.n	8003dbe <HAL_I2C_Master_Transmit+0x1ea>
 8003c24:	68fb      	ldr	r3, [r7, #12]
 8003c26:	2201      	movs	r2, #1
 8003c28:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003c2c:	68fb      	ldr	r3, [r7, #12]
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	f003 0301 	and.w	r3, r3, #1
 8003c36:	2b01      	cmp	r3, #1
 8003c38:	d007      	beq.n	8003c4a <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003c3a:	68fb      	ldr	r3, [r7, #12]
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	681a      	ldr	r2, [r3, #0]
 8003c40:	68fb      	ldr	r3, [r7, #12]
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	f042 0201 	orr.w	r2, r2, #1
 8003c48:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003c4a:	68fb      	ldr	r3, [r7, #12]
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	681a      	ldr	r2, [r3, #0]
 8003c50:	68fb      	ldr	r3, [r7, #12]
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003c58:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8003c5a:	68fb      	ldr	r3, [r7, #12]
 8003c5c:	2221      	movs	r2, #33	@ 0x21
 8003c5e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8003c62:	68fb      	ldr	r3, [r7, #12]
 8003c64:	2210      	movs	r2, #16
 8003c66:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8003c6a:	68fb      	ldr	r3, [r7, #12]
 8003c6c:	2200      	movs	r2, #0
 8003c6e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003c70:	68fb      	ldr	r3, [r7, #12]
 8003c72:	687a      	ldr	r2, [r7, #4]
 8003c74:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8003c76:	68fb      	ldr	r3, [r7, #12]
 8003c78:	893a      	ldrh	r2, [r7, #8]
 8003c7a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003c7c:	68fb      	ldr	r3, [r7, #12]
 8003c7e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003c80:	b29a      	uxth	r2, r3
 8003c82:	68fb      	ldr	r3, [r7, #12]
 8003c84:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003c86:	68fb      	ldr	r3, [r7, #12]
 8003c88:	4a50      	ldr	r2, [pc, #320]	@ (8003dcc <HAL_I2C_Master_Transmit+0x1f8>)
 8003c8a:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8003c8c:	8979      	ldrh	r1, [r7, #10]
 8003c8e:	697b      	ldr	r3, [r7, #20]
 8003c90:	6a3a      	ldr	r2, [r7, #32]
 8003c92:	68f8      	ldr	r0, [r7, #12]
 8003c94:	f000 fc0a 	bl	80044ac <I2C_MasterRequestWrite>
 8003c98:	4603      	mov	r3, r0
 8003c9a:	2b00      	cmp	r3, #0
 8003c9c:	d001      	beq.n	8003ca2 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8003c9e:	2301      	movs	r3, #1
 8003ca0:	e08d      	b.n	8003dbe <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003ca2:	2300      	movs	r3, #0
 8003ca4:	613b      	str	r3, [r7, #16]
 8003ca6:	68fb      	ldr	r3, [r7, #12]
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	695b      	ldr	r3, [r3, #20]
 8003cac:	613b      	str	r3, [r7, #16]
 8003cae:	68fb      	ldr	r3, [r7, #12]
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	699b      	ldr	r3, [r3, #24]
 8003cb4:	613b      	str	r3, [r7, #16]
 8003cb6:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8003cb8:	e066      	b.n	8003d88 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003cba:	697a      	ldr	r2, [r7, #20]
 8003cbc:	6a39      	ldr	r1, [r7, #32]
 8003cbe:	68f8      	ldr	r0, [r7, #12]
 8003cc0:	f000 ff0e 	bl	8004ae0 <I2C_WaitOnTXEFlagUntilTimeout>
 8003cc4:	4603      	mov	r3, r0
 8003cc6:	2b00      	cmp	r3, #0
 8003cc8:	d00d      	beq.n	8003ce6 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003cca:	68fb      	ldr	r3, [r7, #12]
 8003ccc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003cce:	2b04      	cmp	r3, #4
 8003cd0:	d107      	bne.n	8003ce2 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003cd2:	68fb      	ldr	r3, [r7, #12]
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	681a      	ldr	r2, [r3, #0]
 8003cd8:	68fb      	ldr	r3, [r7, #12]
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003ce0:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003ce2:	2301      	movs	r3, #1
 8003ce4:	e06b      	b.n	8003dbe <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003ce6:	68fb      	ldr	r3, [r7, #12]
 8003ce8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003cea:	781a      	ldrb	r2, [r3, #0]
 8003cec:	68fb      	ldr	r3, [r7, #12]
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003cf2:	68fb      	ldr	r3, [r7, #12]
 8003cf4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003cf6:	1c5a      	adds	r2, r3, #1
 8003cf8:	68fb      	ldr	r3, [r7, #12]
 8003cfa:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003cfc:	68fb      	ldr	r3, [r7, #12]
 8003cfe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003d00:	b29b      	uxth	r3, r3
 8003d02:	3b01      	subs	r3, #1
 8003d04:	b29a      	uxth	r2, r3
 8003d06:	68fb      	ldr	r3, [r7, #12]
 8003d08:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8003d0a:	68fb      	ldr	r3, [r7, #12]
 8003d0c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003d0e:	3b01      	subs	r3, #1
 8003d10:	b29a      	uxth	r2, r3
 8003d12:	68fb      	ldr	r3, [r7, #12]
 8003d14:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8003d16:	68fb      	ldr	r3, [r7, #12]
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	695b      	ldr	r3, [r3, #20]
 8003d1c:	f003 0304 	and.w	r3, r3, #4
 8003d20:	2b04      	cmp	r3, #4
 8003d22:	d11b      	bne.n	8003d5c <HAL_I2C_Master_Transmit+0x188>
 8003d24:	68fb      	ldr	r3, [r7, #12]
 8003d26:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003d28:	2b00      	cmp	r3, #0
 8003d2a:	d017      	beq.n	8003d5c <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003d2c:	68fb      	ldr	r3, [r7, #12]
 8003d2e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d30:	781a      	ldrb	r2, [r3, #0]
 8003d32:	68fb      	ldr	r3, [r7, #12]
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003d38:	68fb      	ldr	r3, [r7, #12]
 8003d3a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d3c:	1c5a      	adds	r2, r3, #1
 8003d3e:	68fb      	ldr	r3, [r7, #12]
 8003d40:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 8003d42:	68fb      	ldr	r3, [r7, #12]
 8003d44:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003d46:	b29b      	uxth	r3, r3
 8003d48:	3b01      	subs	r3, #1
 8003d4a:	b29a      	uxth	r2, r3
 8003d4c:	68fb      	ldr	r3, [r7, #12]
 8003d4e:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8003d50:	68fb      	ldr	r3, [r7, #12]
 8003d52:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003d54:	3b01      	subs	r3, #1
 8003d56:	b29a      	uxth	r2, r3
 8003d58:	68fb      	ldr	r3, [r7, #12]
 8003d5a:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003d5c:	697a      	ldr	r2, [r7, #20]
 8003d5e:	6a39      	ldr	r1, [r7, #32]
 8003d60:	68f8      	ldr	r0, [r7, #12]
 8003d62:	f000 ff05 	bl	8004b70 <I2C_WaitOnBTFFlagUntilTimeout>
 8003d66:	4603      	mov	r3, r0
 8003d68:	2b00      	cmp	r3, #0
 8003d6a:	d00d      	beq.n	8003d88 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003d6c:	68fb      	ldr	r3, [r7, #12]
 8003d6e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d70:	2b04      	cmp	r3, #4
 8003d72:	d107      	bne.n	8003d84 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003d74:	68fb      	ldr	r3, [r7, #12]
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	681a      	ldr	r2, [r3, #0]
 8003d7a:	68fb      	ldr	r3, [r7, #12]
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003d82:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003d84:	2301      	movs	r3, #1
 8003d86:	e01a      	b.n	8003dbe <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8003d88:	68fb      	ldr	r3, [r7, #12]
 8003d8a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003d8c:	2b00      	cmp	r3, #0
 8003d8e:	d194      	bne.n	8003cba <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003d90:	68fb      	ldr	r3, [r7, #12]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	681a      	ldr	r2, [r3, #0]
 8003d96:	68fb      	ldr	r3, [r7, #12]
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003d9e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003da0:	68fb      	ldr	r3, [r7, #12]
 8003da2:	2220      	movs	r2, #32
 8003da4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003da8:	68fb      	ldr	r3, [r7, #12]
 8003daa:	2200      	movs	r2, #0
 8003dac:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003db0:	68fb      	ldr	r3, [r7, #12]
 8003db2:	2200      	movs	r2, #0
 8003db4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003db8:	2300      	movs	r3, #0
 8003dba:	e000      	b.n	8003dbe <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8003dbc:	2302      	movs	r3, #2
  }
}
 8003dbe:	4618      	mov	r0, r3
 8003dc0:	3718      	adds	r7, #24
 8003dc2:	46bd      	mov	sp, r7
 8003dc4:	bd80      	pop	{r7, pc}
 8003dc6:	bf00      	nop
 8003dc8:	00100002 	.word	0x00100002
 8003dcc:	ffff0000 	.word	0xffff0000

08003dd0 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003dd0:	b580      	push	{r7, lr}
 8003dd2:	b088      	sub	sp, #32
 8003dd4:	af02      	add	r7, sp, #8
 8003dd6:	60f8      	str	r0, [r7, #12]
 8003dd8:	4608      	mov	r0, r1
 8003dda:	4611      	mov	r1, r2
 8003ddc:	461a      	mov	r2, r3
 8003dde:	4603      	mov	r3, r0
 8003de0:	817b      	strh	r3, [r7, #10]
 8003de2:	460b      	mov	r3, r1
 8003de4:	813b      	strh	r3, [r7, #8]
 8003de6:	4613      	mov	r3, r2
 8003de8:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003dea:	f7fe fc6f 	bl	80026cc <HAL_GetTick>
 8003dee:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003df0:	68fb      	ldr	r3, [r7, #12]
 8003df2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003df6:	b2db      	uxtb	r3, r3
 8003df8:	2b20      	cmp	r3, #32
 8003dfa:	f040 80d9 	bne.w	8003fb0 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003dfe:	697b      	ldr	r3, [r7, #20]
 8003e00:	9300      	str	r3, [sp, #0]
 8003e02:	2319      	movs	r3, #25
 8003e04:	2201      	movs	r2, #1
 8003e06:	496d      	ldr	r1, [pc, #436]	@ (8003fbc <HAL_I2C_Mem_Write+0x1ec>)
 8003e08:	68f8      	ldr	r0, [r7, #12]
 8003e0a:	f000 fd4f 	bl	80048ac <I2C_WaitOnFlagUntilTimeout>
 8003e0e:	4603      	mov	r3, r0
 8003e10:	2b00      	cmp	r3, #0
 8003e12:	d001      	beq.n	8003e18 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8003e14:	2302      	movs	r3, #2
 8003e16:	e0cc      	b.n	8003fb2 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003e18:	68fb      	ldr	r3, [r7, #12]
 8003e1a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003e1e:	2b01      	cmp	r3, #1
 8003e20:	d101      	bne.n	8003e26 <HAL_I2C_Mem_Write+0x56>
 8003e22:	2302      	movs	r3, #2
 8003e24:	e0c5      	b.n	8003fb2 <HAL_I2C_Mem_Write+0x1e2>
 8003e26:	68fb      	ldr	r3, [r7, #12]
 8003e28:	2201      	movs	r2, #1
 8003e2a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003e2e:	68fb      	ldr	r3, [r7, #12]
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	f003 0301 	and.w	r3, r3, #1
 8003e38:	2b01      	cmp	r3, #1
 8003e3a:	d007      	beq.n	8003e4c <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003e3c:	68fb      	ldr	r3, [r7, #12]
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	681a      	ldr	r2, [r3, #0]
 8003e42:	68fb      	ldr	r3, [r7, #12]
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	f042 0201 	orr.w	r2, r2, #1
 8003e4a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003e4c:	68fb      	ldr	r3, [r7, #12]
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	681a      	ldr	r2, [r3, #0]
 8003e52:	68fb      	ldr	r3, [r7, #12]
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003e5a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003e5c:	68fb      	ldr	r3, [r7, #12]
 8003e5e:	2221      	movs	r2, #33	@ 0x21
 8003e60:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003e64:	68fb      	ldr	r3, [r7, #12]
 8003e66:	2240      	movs	r2, #64	@ 0x40
 8003e68:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003e6c:	68fb      	ldr	r3, [r7, #12]
 8003e6e:	2200      	movs	r2, #0
 8003e70:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003e72:	68fb      	ldr	r3, [r7, #12]
 8003e74:	6a3a      	ldr	r2, [r7, #32]
 8003e76:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8003e78:	68fb      	ldr	r3, [r7, #12]
 8003e7a:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8003e7c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003e7e:	68fb      	ldr	r3, [r7, #12]
 8003e80:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003e82:	b29a      	uxth	r2, r3
 8003e84:	68fb      	ldr	r3, [r7, #12]
 8003e86:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003e88:	68fb      	ldr	r3, [r7, #12]
 8003e8a:	4a4d      	ldr	r2, [pc, #308]	@ (8003fc0 <HAL_I2C_Mem_Write+0x1f0>)
 8003e8c:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003e8e:	88f8      	ldrh	r0, [r7, #6]
 8003e90:	893a      	ldrh	r2, [r7, #8]
 8003e92:	8979      	ldrh	r1, [r7, #10]
 8003e94:	697b      	ldr	r3, [r7, #20]
 8003e96:	9301      	str	r3, [sp, #4]
 8003e98:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003e9a:	9300      	str	r3, [sp, #0]
 8003e9c:	4603      	mov	r3, r0
 8003e9e:	68f8      	ldr	r0, [r7, #12]
 8003ea0:	f000 fb86 	bl	80045b0 <I2C_RequestMemoryWrite>
 8003ea4:	4603      	mov	r3, r0
 8003ea6:	2b00      	cmp	r3, #0
 8003ea8:	d052      	beq.n	8003f50 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8003eaa:	2301      	movs	r3, #1
 8003eac:	e081      	b.n	8003fb2 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003eae:	697a      	ldr	r2, [r7, #20]
 8003eb0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003eb2:	68f8      	ldr	r0, [r7, #12]
 8003eb4:	f000 fe14 	bl	8004ae0 <I2C_WaitOnTXEFlagUntilTimeout>
 8003eb8:	4603      	mov	r3, r0
 8003eba:	2b00      	cmp	r3, #0
 8003ebc:	d00d      	beq.n	8003eda <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003ebe:	68fb      	ldr	r3, [r7, #12]
 8003ec0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ec2:	2b04      	cmp	r3, #4
 8003ec4:	d107      	bne.n	8003ed6 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003ec6:	68fb      	ldr	r3, [r7, #12]
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	681a      	ldr	r2, [r3, #0]
 8003ecc:	68fb      	ldr	r3, [r7, #12]
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003ed4:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003ed6:	2301      	movs	r3, #1
 8003ed8:	e06b      	b.n	8003fb2 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003eda:	68fb      	ldr	r3, [r7, #12]
 8003edc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ede:	781a      	ldrb	r2, [r3, #0]
 8003ee0:	68fb      	ldr	r3, [r7, #12]
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003ee6:	68fb      	ldr	r3, [r7, #12]
 8003ee8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003eea:	1c5a      	adds	r2, r3, #1
 8003eec:	68fb      	ldr	r3, [r7, #12]
 8003eee:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8003ef0:	68fb      	ldr	r3, [r7, #12]
 8003ef2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003ef4:	3b01      	subs	r3, #1
 8003ef6:	b29a      	uxth	r2, r3
 8003ef8:	68fb      	ldr	r3, [r7, #12]
 8003efa:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8003efc:	68fb      	ldr	r3, [r7, #12]
 8003efe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003f00:	b29b      	uxth	r3, r3
 8003f02:	3b01      	subs	r3, #1
 8003f04:	b29a      	uxth	r2, r3
 8003f06:	68fb      	ldr	r3, [r7, #12]
 8003f08:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8003f0a:	68fb      	ldr	r3, [r7, #12]
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	695b      	ldr	r3, [r3, #20]
 8003f10:	f003 0304 	and.w	r3, r3, #4
 8003f14:	2b04      	cmp	r3, #4
 8003f16:	d11b      	bne.n	8003f50 <HAL_I2C_Mem_Write+0x180>
 8003f18:	68fb      	ldr	r3, [r7, #12]
 8003f1a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003f1c:	2b00      	cmp	r3, #0
 8003f1e:	d017      	beq.n	8003f50 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003f20:	68fb      	ldr	r3, [r7, #12]
 8003f22:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f24:	781a      	ldrb	r2, [r3, #0]
 8003f26:	68fb      	ldr	r3, [r7, #12]
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003f2c:	68fb      	ldr	r3, [r7, #12]
 8003f2e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f30:	1c5a      	adds	r2, r3, #1
 8003f32:	68fb      	ldr	r3, [r7, #12]
 8003f34:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003f36:	68fb      	ldr	r3, [r7, #12]
 8003f38:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003f3a:	3b01      	subs	r3, #1
 8003f3c:	b29a      	uxth	r2, r3
 8003f3e:	68fb      	ldr	r3, [r7, #12]
 8003f40:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8003f42:	68fb      	ldr	r3, [r7, #12]
 8003f44:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003f46:	b29b      	uxth	r3, r3
 8003f48:	3b01      	subs	r3, #1
 8003f4a:	b29a      	uxth	r2, r3
 8003f4c:	68fb      	ldr	r3, [r7, #12]
 8003f4e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8003f50:	68fb      	ldr	r3, [r7, #12]
 8003f52:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003f54:	2b00      	cmp	r3, #0
 8003f56:	d1aa      	bne.n	8003eae <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003f58:	697a      	ldr	r2, [r7, #20]
 8003f5a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003f5c:	68f8      	ldr	r0, [r7, #12]
 8003f5e:	f000 fe07 	bl	8004b70 <I2C_WaitOnBTFFlagUntilTimeout>
 8003f62:	4603      	mov	r3, r0
 8003f64:	2b00      	cmp	r3, #0
 8003f66:	d00d      	beq.n	8003f84 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003f68:	68fb      	ldr	r3, [r7, #12]
 8003f6a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f6c:	2b04      	cmp	r3, #4
 8003f6e:	d107      	bne.n	8003f80 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003f70:	68fb      	ldr	r3, [r7, #12]
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	681a      	ldr	r2, [r3, #0]
 8003f76:	68fb      	ldr	r3, [r7, #12]
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003f7e:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003f80:	2301      	movs	r3, #1
 8003f82:	e016      	b.n	8003fb2 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003f84:	68fb      	ldr	r3, [r7, #12]
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	681a      	ldr	r2, [r3, #0]
 8003f8a:	68fb      	ldr	r3, [r7, #12]
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003f92:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003f94:	68fb      	ldr	r3, [r7, #12]
 8003f96:	2220      	movs	r2, #32
 8003f98:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003f9c:	68fb      	ldr	r3, [r7, #12]
 8003f9e:	2200      	movs	r2, #0
 8003fa0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003fa4:	68fb      	ldr	r3, [r7, #12]
 8003fa6:	2200      	movs	r2, #0
 8003fa8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003fac:	2300      	movs	r3, #0
 8003fae:	e000      	b.n	8003fb2 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8003fb0:	2302      	movs	r3, #2
  }
}
 8003fb2:	4618      	mov	r0, r3
 8003fb4:	3718      	adds	r7, #24
 8003fb6:	46bd      	mov	sp, r7
 8003fb8:	bd80      	pop	{r7, pc}
 8003fba:	bf00      	nop
 8003fbc:	00100002 	.word	0x00100002
 8003fc0:	ffff0000 	.word	0xffff0000

08003fc4 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003fc4:	b580      	push	{r7, lr}
 8003fc6:	b08c      	sub	sp, #48	@ 0x30
 8003fc8:	af02      	add	r7, sp, #8
 8003fca:	60f8      	str	r0, [r7, #12]
 8003fcc:	4608      	mov	r0, r1
 8003fce:	4611      	mov	r1, r2
 8003fd0:	461a      	mov	r2, r3
 8003fd2:	4603      	mov	r3, r0
 8003fd4:	817b      	strh	r3, [r7, #10]
 8003fd6:	460b      	mov	r3, r1
 8003fd8:	813b      	strh	r3, [r7, #8]
 8003fda:	4613      	mov	r3, r2
 8003fdc:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t count = 0U;
 8003fde:	2300      	movs	r3, #0
 8003fe0:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003fe2:	f7fe fb73 	bl	80026cc <HAL_GetTick>
 8003fe6:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003fe8:	68fb      	ldr	r3, [r7, #12]
 8003fea:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003fee:	b2db      	uxtb	r3, r3
 8003ff0:	2b20      	cmp	r3, #32
 8003ff2:	f040 8250 	bne.w	8004496 <HAL_I2C_Mem_Read+0x4d2>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003ff6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ff8:	9300      	str	r3, [sp, #0]
 8003ffa:	2319      	movs	r3, #25
 8003ffc:	2201      	movs	r2, #1
 8003ffe:	4982      	ldr	r1, [pc, #520]	@ (8004208 <HAL_I2C_Mem_Read+0x244>)
 8004000:	68f8      	ldr	r0, [r7, #12]
 8004002:	f000 fc53 	bl	80048ac <I2C_WaitOnFlagUntilTimeout>
 8004006:	4603      	mov	r3, r0
 8004008:	2b00      	cmp	r3, #0
 800400a:	d001      	beq.n	8004010 <HAL_I2C_Mem_Read+0x4c>
    {
      return HAL_BUSY;
 800400c:	2302      	movs	r3, #2
 800400e:	e243      	b.n	8004498 <HAL_I2C_Mem_Read+0x4d4>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004010:	68fb      	ldr	r3, [r7, #12]
 8004012:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004016:	2b01      	cmp	r3, #1
 8004018:	d101      	bne.n	800401e <HAL_I2C_Mem_Read+0x5a>
 800401a:	2302      	movs	r3, #2
 800401c:	e23c      	b.n	8004498 <HAL_I2C_Mem_Read+0x4d4>
 800401e:	68fb      	ldr	r3, [r7, #12]
 8004020:	2201      	movs	r2, #1
 8004022:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004026:	68fb      	ldr	r3, [r7, #12]
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	f003 0301 	and.w	r3, r3, #1
 8004030:	2b01      	cmp	r3, #1
 8004032:	d007      	beq.n	8004044 <HAL_I2C_Mem_Read+0x80>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004034:	68fb      	ldr	r3, [r7, #12]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	681a      	ldr	r2, [r3, #0]
 800403a:	68fb      	ldr	r3, [r7, #12]
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	f042 0201 	orr.w	r2, r2, #1
 8004042:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004044:	68fb      	ldr	r3, [r7, #12]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	681a      	ldr	r2, [r3, #0]
 800404a:	68fb      	ldr	r3, [r7, #12]
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004052:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8004054:	68fb      	ldr	r3, [r7, #12]
 8004056:	2222      	movs	r2, #34	@ 0x22
 8004058:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800405c:	68fb      	ldr	r3, [r7, #12]
 800405e:	2240      	movs	r2, #64	@ 0x40
 8004060:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004064:	68fb      	ldr	r3, [r7, #12]
 8004066:	2200      	movs	r2, #0
 8004068:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800406a:	68fb      	ldr	r3, [r7, #12]
 800406c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800406e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8004070:	68fb      	ldr	r3, [r7, #12]
 8004072:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8004074:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004076:	68fb      	ldr	r3, [r7, #12]
 8004078:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800407a:	b29a      	uxth	r2, r3
 800407c:	68fb      	ldr	r3, [r7, #12]
 800407e:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004080:	68fb      	ldr	r3, [r7, #12]
 8004082:	4a62      	ldr	r2, [pc, #392]	@ (800420c <HAL_I2C_Mem_Read+0x248>)
 8004084:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004086:	88f8      	ldrh	r0, [r7, #6]
 8004088:	893a      	ldrh	r2, [r7, #8]
 800408a:	8979      	ldrh	r1, [r7, #10]
 800408c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800408e:	9301      	str	r3, [sp, #4]
 8004090:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004092:	9300      	str	r3, [sp, #0]
 8004094:	4603      	mov	r3, r0
 8004096:	68f8      	ldr	r0, [r7, #12]
 8004098:	f000 fb20 	bl	80046dc <I2C_RequestMemoryRead>
 800409c:	4603      	mov	r3, r0
 800409e:	2b00      	cmp	r3, #0
 80040a0:	d001      	beq.n	80040a6 <HAL_I2C_Mem_Read+0xe2>
    {
      return HAL_ERROR;
 80040a2:	2301      	movs	r3, #1
 80040a4:	e1f8      	b.n	8004498 <HAL_I2C_Mem_Read+0x4d4>
    }

    if (hi2c->XferSize == 0U)
 80040a6:	68fb      	ldr	r3, [r7, #12]
 80040a8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80040aa:	2b00      	cmp	r3, #0
 80040ac:	d113      	bne.n	80040d6 <HAL_I2C_Mem_Read+0x112>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80040ae:	2300      	movs	r3, #0
 80040b0:	61fb      	str	r3, [r7, #28]
 80040b2:	68fb      	ldr	r3, [r7, #12]
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	695b      	ldr	r3, [r3, #20]
 80040b8:	61fb      	str	r3, [r7, #28]
 80040ba:	68fb      	ldr	r3, [r7, #12]
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	699b      	ldr	r3, [r3, #24]
 80040c0:	61fb      	str	r3, [r7, #28]
 80040c2:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80040c4:	68fb      	ldr	r3, [r7, #12]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	681a      	ldr	r2, [r3, #0]
 80040ca:	68fb      	ldr	r3, [r7, #12]
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80040d2:	601a      	str	r2, [r3, #0]
 80040d4:	e1cc      	b.n	8004470 <HAL_I2C_Mem_Read+0x4ac>
    }
    else if (hi2c->XferSize == 1U)
 80040d6:	68fb      	ldr	r3, [r7, #12]
 80040d8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80040da:	2b01      	cmp	r3, #1
 80040dc:	d11e      	bne.n	800411c <HAL_I2C_Mem_Read+0x158>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80040de:	68fb      	ldr	r3, [r7, #12]
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	681a      	ldr	r2, [r3, #0]
 80040e4:	68fb      	ldr	r3, [r7, #12]
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80040ec:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 80040ee:	b672      	cpsid	i
}
 80040f0:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80040f2:	2300      	movs	r3, #0
 80040f4:	61bb      	str	r3, [r7, #24]
 80040f6:	68fb      	ldr	r3, [r7, #12]
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	695b      	ldr	r3, [r3, #20]
 80040fc:	61bb      	str	r3, [r7, #24]
 80040fe:	68fb      	ldr	r3, [r7, #12]
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	699b      	ldr	r3, [r3, #24]
 8004104:	61bb      	str	r3, [r7, #24]
 8004106:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004108:	68fb      	ldr	r3, [r7, #12]
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	681a      	ldr	r2, [r3, #0]
 800410e:	68fb      	ldr	r3, [r7, #12]
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004116:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8004118:	b662      	cpsie	i
}
 800411a:	e035      	b.n	8004188 <HAL_I2C_Mem_Read+0x1c4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 800411c:	68fb      	ldr	r3, [r7, #12]
 800411e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004120:	2b02      	cmp	r3, #2
 8004122:	d11e      	bne.n	8004162 <HAL_I2C_Mem_Read+0x19e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004124:	68fb      	ldr	r3, [r7, #12]
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	681a      	ldr	r2, [r3, #0]
 800412a:	68fb      	ldr	r3, [r7, #12]
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004132:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8004134:	b672      	cpsid	i
}
 8004136:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004138:	2300      	movs	r3, #0
 800413a:	617b      	str	r3, [r7, #20]
 800413c:	68fb      	ldr	r3, [r7, #12]
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	695b      	ldr	r3, [r3, #20]
 8004142:	617b      	str	r3, [r7, #20]
 8004144:	68fb      	ldr	r3, [r7, #12]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	699b      	ldr	r3, [r3, #24]
 800414a:	617b      	str	r3, [r7, #20]
 800414c:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800414e:	68fb      	ldr	r3, [r7, #12]
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	681a      	ldr	r2, [r3, #0]
 8004154:	68fb      	ldr	r3, [r7, #12]
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800415c:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 800415e:	b662      	cpsie	i
}
 8004160:	e012      	b.n	8004188 <HAL_I2C_Mem_Read+0x1c4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004162:	68fb      	ldr	r3, [r7, #12]
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	681a      	ldr	r2, [r3, #0]
 8004168:	68fb      	ldr	r3, [r7, #12]
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004170:	601a      	str	r2, [r3, #0]
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004172:	2300      	movs	r3, #0
 8004174:	613b      	str	r3, [r7, #16]
 8004176:	68fb      	ldr	r3, [r7, #12]
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	695b      	ldr	r3, [r3, #20]
 800417c:	613b      	str	r3, [r7, #16]
 800417e:	68fb      	ldr	r3, [r7, #12]
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	699b      	ldr	r3, [r3, #24]
 8004184:	613b      	str	r3, [r7, #16]
 8004186:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 8004188:	e172      	b.n	8004470 <HAL_I2C_Mem_Read+0x4ac>
    {
      if (hi2c->XferSize <= 3U)
 800418a:	68fb      	ldr	r3, [r7, #12]
 800418c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800418e:	2b03      	cmp	r3, #3
 8004190:	f200 811f 	bhi.w	80043d2 <HAL_I2C_Mem_Read+0x40e>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8004194:	68fb      	ldr	r3, [r7, #12]
 8004196:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004198:	2b01      	cmp	r3, #1
 800419a:	d123      	bne.n	80041e4 <HAL_I2C_Mem_Read+0x220>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800419c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800419e:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80041a0:	68f8      	ldr	r0, [r7, #12]
 80041a2:	f000 fd2d 	bl	8004c00 <I2C_WaitOnRXNEFlagUntilTimeout>
 80041a6:	4603      	mov	r3, r0
 80041a8:	2b00      	cmp	r3, #0
 80041aa:	d001      	beq.n	80041b0 <HAL_I2C_Mem_Read+0x1ec>
          {
            return HAL_ERROR;
 80041ac:	2301      	movs	r3, #1
 80041ae:	e173      	b.n	8004498 <HAL_I2C_Mem_Read+0x4d4>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80041b0:	68fb      	ldr	r3, [r7, #12]
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	691a      	ldr	r2, [r3, #16]
 80041b6:	68fb      	ldr	r3, [r7, #12]
 80041b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041ba:	b2d2      	uxtb	r2, r2
 80041bc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80041be:	68fb      	ldr	r3, [r7, #12]
 80041c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041c2:	1c5a      	adds	r2, r3, #1
 80041c4:	68fb      	ldr	r3, [r7, #12]
 80041c6:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80041c8:	68fb      	ldr	r3, [r7, #12]
 80041ca:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80041cc:	3b01      	subs	r3, #1
 80041ce:	b29a      	uxth	r2, r3
 80041d0:	68fb      	ldr	r3, [r7, #12]
 80041d2:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80041d4:	68fb      	ldr	r3, [r7, #12]
 80041d6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80041d8:	b29b      	uxth	r3, r3
 80041da:	3b01      	subs	r3, #1
 80041dc:	b29a      	uxth	r2, r3
 80041de:	68fb      	ldr	r3, [r7, #12]
 80041e0:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80041e2:	e145      	b.n	8004470 <HAL_I2C_Mem_Read+0x4ac>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80041e4:	68fb      	ldr	r3, [r7, #12]
 80041e6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80041e8:	2b02      	cmp	r3, #2
 80041ea:	d152      	bne.n	8004292 <HAL_I2C_Mem_Read+0x2ce>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80041ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041ee:	9300      	str	r3, [sp, #0]
 80041f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80041f2:	2200      	movs	r2, #0
 80041f4:	4906      	ldr	r1, [pc, #24]	@ (8004210 <HAL_I2C_Mem_Read+0x24c>)
 80041f6:	68f8      	ldr	r0, [r7, #12]
 80041f8:	f000 fb58 	bl	80048ac <I2C_WaitOnFlagUntilTimeout>
 80041fc:	4603      	mov	r3, r0
 80041fe:	2b00      	cmp	r3, #0
 8004200:	d008      	beq.n	8004214 <HAL_I2C_Mem_Read+0x250>
          {
            return HAL_ERROR;
 8004202:	2301      	movs	r3, #1
 8004204:	e148      	b.n	8004498 <HAL_I2C_Mem_Read+0x4d4>
 8004206:	bf00      	nop
 8004208:	00100002 	.word	0x00100002
 800420c:	ffff0000 	.word	0xffff0000
 8004210:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 8004214:	b672      	cpsid	i
}
 8004216:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004218:	68fb      	ldr	r3, [r7, #12]
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	681a      	ldr	r2, [r3, #0]
 800421e:	68fb      	ldr	r3, [r7, #12]
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004226:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004228:	68fb      	ldr	r3, [r7, #12]
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	691a      	ldr	r2, [r3, #16]
 800422e:	68fb      	ldr	r3, [r7, #12]
 8004230:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004232:	b2d2      	uxtb	r2, r2
 8004234:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004236:	68fb      	ldr	r3, [r7, #12]
 8004238:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800423a:	1c5a      	adds	r2, r3, #1
 800423c:	68fb      	ldr	r3, [r7, #12]
 800423e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004240:	68fb      	ldr	r3, [r7, #12]
 8004242:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004244:	3b01      	subs	r3, #1
 8004246:	b29a      	uxth	r2, r3
 8004248:	68fb      	ldr	r3, [r7, #12]
 800424a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800424c:	68fb      	ldr	r3, [r7, #12]
 800424e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004250:	b29b      	uxth	r3, r3
 8004252:	3b01      	subs	r3, #1
 8004254:	b29a      	uxth	r2, r3
 8004256:	68fb      	ldr	r3, [r7, #12]
 8004258:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 800425a:	b662      	cpsie	i
}
 800425c:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800425e:	68fb      	ldr	r3, [r7, #12]
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	691a      	ldr	r2, [r3, #16]
 8004264:	68fb      	ldr	r3, [r7, #12]
 8004266:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004268:	b2d2      	uxtb	r2, r2
 800426a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800426c:	68fb      	ldr	r3, [r7, #12]
 800426e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004270:	1c5a      	adds	r2, r3, #1
 8004272:	68fb      	ldr	r3, [r7, #12]
 8004274:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004276:	68fb      	ldr	r3, [r7, #12]
 8004278:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800427a:	3b01      	subs	r3, #1
 800427c:	b29a      	uxth	r2, r3
 800427e:	68fb      	ldr	r3, [r7, #12]
 8004280:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004282:	68fb      	ldr	r3, [r7, #12]
 8004284:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004286:	b29b      	uxth	r3, r3
 8004288:	3b01      	subs	r3, #1
 800428a:	b29a      	uxth	r2, r3
 800428c:	68fb      	ldr	r3, [r7, #12]
 800428e:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8004290:	e0ee      	b.n	8004470 <HAL_I2C_Mem_Read+0x4ac>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004292:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004294:	9300      	str	r3, [sp, #0]
 8004296:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004298:	2200      	movs	r2, #0
 800429a:	4981      	ldr	r1, [pc, #516]	@ (80044a0 <HAL_I2C_Mem_Read+0x4dc>)
 800429c:	68f8      	ldr	r0, [r7, #12]
 800429e:	f000 fb05 	bl	80048ac <I2C_WaitOnFlagUntilTimeout>
 80042a2:	4603      	mov	r3, r0
 80042a4:	2b00      	cmp	r3, #0
 80042a6:	d001      	beq.n	80042ac <HAL_I2C_Mem_Read+0x2e8>
          {
            return HAL_ERROR;
 80042a8:	2301      	movs	r3, #1
 80042aa:	e0f5      	b.n	8004498 <HAL_I2C_Mem_Read+0x4d4>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80042ac:	68fb      	ldr	r3, [r7, #12]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	681a      	ldr	r2, [r3, #0]
 80042b2:	68fb      	ldr	r3, [r7, #12]
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80042ba:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 80042bc:	b672      	cpsid	i
}
 80042be:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80042c0:	68fb      	ldr	r3, [r7, #12]
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	691a      	ldr	r2, [r3, #16]
 80042c6:	68fb      	ldr	r3, [r7, #12]
 80042c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042ca:	b2d2      	uxtb	r2, r2
 80042cc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80042ce:	68fb      	ldr	r3, [r7, #12]
 80042d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042d2:	1c5a      	adds	r2, r3, #1
 80042d4:	68fb      	ldr	r3, [r7, #12]
 80042d6:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80042d8:	68fb      	ldr	r3, [r7, #12]
 80042da:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80042dc:	3b01      	subs	r3, #1
 80042de:	b29a      	uxth	r2, r3
 80042e0:	68fb      	ldr	r3, [r7, #12]
 80042e2:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80042e4:	68fb      	ldr	r3, [r7, #12]
 80042e6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80042e8:	b29b      	uxth	r3, r3
 80042ea:	3b01      	subs	r3, #1
 80042ec:	b29a      	uxth	r2, r3
 80042ee:	68fb      	ldr	r3, [r7, #12]
 80042f0:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 80042f2:	4b6c      	ldr	r3, [pc, #432]	@ (80044a4 <HAL_I2C_Mem_Read+0x4e0>)
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	08db      	lsrs	r3, r3, #3
 80042f8:	4a6b      	ldr	r2, [pc, #428]	@ (80044a8 <HAL_I2C_Mem_Read+0x4e4>)
 80042fa:	fba2 2303 	umull	r2, r3, r2, r3
 80042fe:	0a1a      	lsrs	r2, r3, #8
 8004300:	4613      	mov	r3, r2
 8004302:	009b      	lsls	r3, r3, #2
 8004304:	4413      	add	r3, r2
 8004306:	00da      	lsls	r2, r3, #3
 8004308:	1ad3      	subs	r3, r2, r3
 800430a:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 800430c:	6a3b      	ldr	r3, [r7, #32]
 800430e:	3b01      	subs	r3, #1
 8004310:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 8004312:	6a3b      	ldr	r3, [r7, #32]
 8004314:	2b00      	cmp	r3, #0
 8004316:	d118      	bne.n	800434a <HAL_I2C_Mem_Read+0x386>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 8004318:	68fb      	ldr	r3, [r7, #12]
 800431a:	2200      	movs	r2, #0
 800431c:	631a      	str	r2, [r3, #48]	@ 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 800431e:	68fb      	ldr	r3, [r7, #12]
 8004320:	2220      	movs	r2, #32
 8004322:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004326:	68fb      	ldr	r3, [r7, #12]
 8004328:	2200      	movs	r2, #0
 800432a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800432e:	68fb      	ldr	r3, [r7, #12]
 8004330:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004332:	f043 0220 	orr.w	r2, r3, #32
 8004336:	68fb      	ldr	r3, [r7, #12]
 8004338:	641a      	str	r2, [r3, #64]	@ 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 800433a:	b662      	cpsie	i
}
 800433c:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 800433e:	68fb      	ldr	r3, [r7, #12]
 8004340:	2200      	movs	r2, #0
 8004342:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

              return HAL_ERROR;
 8004346:	2301      	movs	r3, #1
 8004348:	e0a6      	b.n	8004498 <HAL_I2C_Mem_Read+0x4d4>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 800434a:	68fb      	ldr	r3, [r7, #12]
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	695b      	ldr	r3, [r3, #20]
 8004350:	f003 0304 	and.w	r3, r3, #4
 8004354:	2b04      	cmp	r3, #4
 8004356:	d1d9      	bne.n	800430c <HAL_I2C_Mem_Read+0x348>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004358:	68fb      	ldr	r3, [r7, #12]
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	681a      	ldr	r2, [r3, #0]
 800435e:	68fb      	ldr	r3, [r7, #12]
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004366:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004368:	68fb      	ldr	r3, [r7, #12]
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	691a      	ldr	r2, [r3, #16]
 800436e:	68fb      	ldr	r3, [r7, #12]
 8004370:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004372:	b2d2      	uxtb	r2, r2
 8004374:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004376:	68fb      	ldr	r3, [r7, #12]
 8004378:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800437a:	1c5a      	adds	r2, r3, #1
 800437c:	68fb      	ldr	r3, [r7, #12]
 800437e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004380:	68fb      	ldr	r3, [r7, #12]
 8004382:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004384:	3b01      	subs	r3, #1
 8004386:	b29a      	uxth	r2, r3
 8004388:	68fb      	ldr	r3, [r7, #12]
 800438a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800438c:	68fb      	ldr	r3, [r7, #12]
 800438e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004390:	b29b      	uxth	r3, r3
 8004392:	3b01      	subs	r3, #1
 8004394:	b29a      	uxth	r2, r3
 8004396:	68fb      	ldr	r3, [r7, #12]
 8004398:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 800439a:	b662      	cpsie	i
}
 800439c:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800439e:	68fb      	ldr	r3, [r7, #12]
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	691a      	ldr	r2, [r3, #16]
 80043a4:	68fb      	ldr	r3, [r7, #12]
 80043a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043a8:	b2d2      	uxtb	r2, r2
 80043aa:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80043ac:	68fb      	ldr	r3, [r7, #12]
 80043ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043b0:	1c5a      	adds	r2, r3, #1
 80043b2:	68fb      	ldr	r3, [r7, #12]
 80043b4:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80043b6:	68fb      	ldr	r3, [r7, #12]
 80043b8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80043ba:	3b01      	subs	r3, #1
 80043bc:	b29a      	uxth	r2, r3
 80043be:	68fb      	ldr	r3, [r7, #12]
 80043c0:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80043c2:	68fb      	ldr	r3, [r7, #12]
 80043c4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80043c6:	b29b      	uxth	r3, r3
 80043c8:	3b01      	subs	r3, #1
 80043ca:	b29a      	uxth	r2, r3
 80043cc:	68fb      	ldr	r3, [r7, #12]
 80043ce:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80043d0:	e04e      	b.n	8004470 <HAL_I2C_Mem_Read+0x4ac>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80043d2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80043d4:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80043d6:	68f8      	ldr	r0, [r7, #12]
 80043d8:	f000 fc12 	bl	8004c00 <I2C_WaitOnRXNEFlagUntilTimeout>
 80043dc:	4603      	mov	r3, r0
 80043de:	2b00      	cmp	r3, #0
 80043e0:	d001      	beq.n	80043e6 <HAL_I2C_Mem_Read+0x422>
        {
          return HAL_ERROR;
 80043e2:	2301      	movs	r3, #1
 80043e4:	e058      	b.n	8004498 <HAL_I2C_Mem_Read+0x4d4>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80043e6:	68fb      	ldr	r3, [r7, #12]
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	691a      	ldr	r2, [r3, #16]
 80043ec:	68fb      	ldr	r3, [r7, #12]
 80043ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043f0:	b2d2      	uxtb	r2, r2
 80043f2:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80043f4:	68fb      	ldr	r3, [r7, #12]
 80043f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043f8:	1c5a      	adds	r2, r3, #1
 80043fa:	68fb      	ldr	r3, [r7, #12]
 80043fc:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 80043fe:	68fb      	ldr	r3, [r7, #12]
 8004400:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004402:	3b01      	subs	r3, #1
 8004404:	b29a      	uxth	r2, r3
 8004406:	68fb      	ldr	r3, [r7, #12]
 8004408:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 800440a:	68fb      	ldr	r3, [r7, #12]
 800440c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800440e:	b29b      	uxth	r3, r3
 8004410:	3b01      	subs	r3, #1
 8004412:	b29a      	uxth	r2, r3
 8004414:	68fb      	ldr	r3, [r7, #12]
 8004416:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8004418:	68fb      	ldr	r3, [r7, #12]
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	695b      	ldr	r3, [r3, #20]
 800441e:	f003 0304 	and.w	r3, r3, #4
 8004422:	2b04      	cmp	r3, #4
 8004424:	d124      	bne.n	8004470 <HAL_I2C_Mem_Read+0x4ac>
        {
          if (hi2c->XferSize == 3U)
 8004426:	68fb      	ldr	r3, [r7, #12]
 8004428:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800442a:	2b03      	cmp	r3, #3
 800442c:	d107      	bne.n	800443e <HAL_I2C_Mem_Read+0x47a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800442e:	68fb      	ldr	r3, [r7, #12]
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	681a      	ldr	r2, [r3, #0]
 8004434:	68fb      	ldr	r3, [r7, #12]
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800443c:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800443e:	68fb      	ldr	r3, [r7, #12]
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	691a      	ldr	r2, [r3, #16]
 8004444:	68fb      	ldr	r3, [r7, #12]
 8004446:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004448:	b2d2      	uxtb	r2, r2
 800444a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800444c:	68fb      	ldr	r3, [r7, #12]
 800444e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004450:	1c5a      	adds	r2, r3, #1
 8004452:	68fb      	ldr	r3, [r7, #12]
 8004454:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004456:	68fb      	ldr	r3, [r7, #12]
 8004458:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800445a:	3b01      	subs	r3, #1
 800445c:	b29a      	uxth	r2, r3
 800445e:	68fb      	ldr	r3, [r7, #12]
 8004460:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004462:	68fb      	ldr	r3, [r7, #12]
 8004464:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004466:	b29b      	uxth	r3, r3
 8004468:	3b01      	subs	r3, #1
 800446a:	b29a      	uxth	r2, r3
 800446c:	68fb      	ldr	r3, [r7, #12]
 800446e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8004470:	68fb      	ldr	r3, [r7, #12]
 8004472:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004474:	2b00      	cmp	r3, #0
 8004476:	f47f ae88 	bne.w	800418a <HAL_I2C_Mem_Read+0x1c6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800447a:	68fb      	ldr	r3, [r7, #12]
 800447c:	2220      	movs	r2, #32
 800447e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004482:	68fb      	ldr	r3, [r7, #12]
 8004484:	2200      	movs	r2, #0
 8004486:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800448a:	68fb      	ldr	r3, [r7, #12]
 800448c:	2200      	movs	r2, #0
 800448e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8004492:	2300      	movs	r3, #0
 8004494:	e000      	b.n	8004498 <HAL_I2C_Mem_Read+0x4d4>
  }
  else
  {
    return HAL_BUSY;
 8004496:	2302      	movs	r3, #2
  }
}
 8004498:	4618      	mov	r0, r3
 800449a:	3728      	adds	r7, #40	@ 0x28
 800449c:	46bd      	mov	sp, r7
 800449e:	bd80      	pop	{r7, pc}
 80044a0:	00010004 	.word	0x00010004
 80044a4:	20000004 	.word	0x20000004
 80044a8:	14f8b589 	.word	0x14f8b589

080044ac <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80044ac:	b580      	push	{r7, lr}
 80044ae:	b088      	sub	sp, #32
 80044b0:	af02      	add	r7, sp, #8
 80044b2:	60f8      	str	r0, [r7, #12]
 80044b4:	607a      	str	r2, [r7, #4]
 80044b6:	603b      	str	r3, [r7, #0]
 80044b8:	460b      	mov	r3, r1
 80044ba:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80044bc:	68fb      	ldr	r3, [r7, #12]
 80044be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80044c0:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80044c2:	697b      	ldr	r3, [r7, #20]
 80044c4:	2b08      	cmp	r3, #8
 80044c6:	d006      	beq.n	80044d6 <I2C_MasterRequestWrite+0x2a>
 80044c8:	697b      	ldr	r3, [r7, #20]
 80044ca:	2b01      	cmp	r3, #1
 80044cc:	d003      	beq.n	80044d6 <I2C_MasterRequestWrite+0x2a>
 80044ce:	697b      	ldr	r3, [r7, #20]
 80044d0:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80044d4:	d108      	bne.n	80044e8 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80044d6:	68fb      	ldr	r3, [r7, #12]
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	681a      	ldr	r2, [r3, #0]
 80044dc:	68fb      	ldr	r3, [r7, #12]
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80044e4:	601a      	str	r2, [r3, #0]
 80044e6:	e00b      	b.n	8004500 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 80044e8:	68fb      	ldr	r3, [r7, #12]
 80044ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80044ec:	2b12      	cmp	r3, #18
 80044ee:	d107      	bne.n	8004500 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80044f0:	68fb      	ldr	r3, [r7, #12]
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	681a      	ldr	r2, [r3, #0]
 80044f6:	68fb      	ldr	r3, [r7, #12]
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80044fe:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004500:	683b      	ldr	r3, [r7, #0]
 8004502:	9300      	str	r3, [sp, #0]
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	2200      	movs	r2, #0
 8004508:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800450c:	68f8      	ldr	r0, [r7, #12]
 800450e:	f000 f9cd 	bl	80048ac <I2C_WaitOnFlagUntilTimeout>
 8004512:	4603      	mov	r3, r0
 8004514:	2b00      	cmp	r3, #0
 8004516:	d00d      	beq.n	8004534 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004518:	68fb      	ldr	r3, [r7, #12]
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004522:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004526:	d103      	bne.n	8004530 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004528:	68fb      	ldr	r3, [r7, #12]
 800452a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800452e:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8004530:	2303      	movs	r3, #3
 8004532:	e035      	b.n	80045a0 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004534:	68fb      	ldr	r3, [r7, #12]
 8004536:	691b      	ldr	r3, [r3, #16]
 8004538:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800453c:	d108      	bne.n	8004550 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800453e:	897b      	ldrh	r3, [r7, #10]
 8004540:	b2db      	uxtb	r3, r3
 8004542:	461a      	mov	r2, r3
 8004544:	68fb      	ldr	r3, [r7, #12]
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 800454c:	611a      	str	r2, [r3, #16]
 800454e:	e01b      	b.n	8004588 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8004550:	897b      	ldrh	r3, [r7, #10]
 8004552:	11db      	asrs	r3, r3, #7
 8004554:	b2db      	uxtb	r3, r3
 8004556:	f003 0306 	and.w	r3, r3, #6
 800455a:	b2db      	uxtb	r3, r3
 800455c:	f063 030f 	orn	r3, r3, #15
 8004560:	b2da      	uxtb	r2, r3
 8004562:	68fb      	ldr	r3, [r7, #12]
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8004568:	683b      	ldr	r3, [r7, #0]
 800456a:	687a      	ldr	r2, [r7, #4]
 800456c:	490e      	ldr	r1, [pc, #56]	@ (80045a8 <I2C_MasterRequestWrite+0xfc>)
 800456e:	68f8      	ldr	r0, [r7, #12]
 8004570:	f000 fa16 	bl	80049a0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004574:	4603      	mov	r3, r0
 8004576:	2b00      	cmp	r3, #0
 8004578:	d001      	beq.n	800457e <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 800457a:	2301      	movs	r3, #1
 800457c:	e010      	b.n	80045a0 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800457e:	897b      	ldrh	r3, [r7, #10]
 8004580:	b2da      	uxtb	r2, r3
 8004582:	68fb      	ldr	r3, [r7, #12]
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004588:	683b      	ldr	r3, [r7, #0]
 800458a:	687a      	ldr	r2, [r7, #4]
 800458c:	4907      	ldr	r1, [pc, #28]	@ (80045ac <I2C_MasterRequestWrite+0x100>)
 800458e:	68f8      	ldr	r0, [r7, #12]
 8004590:	f000 fa06 	bl	80049a0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004594:	4603      	mov	r3, r0
 8004596:	2b00      	cmp	r3, #0
 8004598:	d001      	beq.n	800459e <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 800459a:	2301      	movs	r3, #1
 800459c:	e000      	b.n	80045a0 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 800459e:	2300      	movs	r3, #0
}
 80045a0:	4618      	mov	r0, r3
 80045a2:	3718      	adds	r7, #24
 80045a4:	46bd      	mov	sp, r7
 80045a6:	bd80      	pop	{r7, pc}
 80045a8:	00010008 	.word	0x00010008
 80045ac:	00010002 	.word	0x00010002

080045b0 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80045b0:	b580      	push	{r7, lr}
 80045b2:	b088      	sub	sp, #32
 80045b4:	af02      	add	r7, sp, #8
 80045b6:	60f8      	str	r0, [r7, #12]
 80045b8:	4608      	mov	r0, r1
 80045ba:	4611      	mov	r1, r2
 80045bc:	461a      	mov	r2, r3
 80045be:	4603      	mov	r3, r0
 80045c0:	817b      	strh	r3, [r7, #10]
 80045c2:	460b      	mov	r3, r1
 80045c4:	813b      	strh	r3, [r7, #8]
 80045c6:	4613      	mov	r3, r2
 80045c8:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80045ca:	68fb      	ldr	r3, [r7, #12]
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	681a      	ldr	r2, [r3, #0]
 80045d0:	68fb      	ldr	r3, [r7, #12]
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80045d8:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80045da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80045dc:	9300      	str	r3, [sp, #0]
 80045de:	6a3b      	ldr	r3, [r7, #32]
 80045e0:	2200      	movs	r2, #0
 80045e2:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80045e6:	68f8      	ldr	r0, [r7, #12]
 80045e8:	f000 f960 	bl	80048ac <I2C_WaitOnFlagUntilTimeout>
 80045ec:	4603      	mov	r3, r0
 80045ee:	2b00      	cmp	r3, #0
 80045f0:	d00d      	beq.n	800460e <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80045f2:	68fb      	ldr	r3, [r7, #12]
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80045fc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004600:	d103      	bne.n	800460a <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004602:	68fb      	ldr	r3, [r7, #12]
 8004604:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004608:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800460a:	2303      	movs	r3, #3
 800460c:	e05f      	b.n	80046ce <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800460e:	897b      	ldrh	r3, [r7, #10]
 8004610:	b2db      	uxtb	r3, r3
 8004612:	461a      	mov	r2, r3
 8004614:	68fb      	ldr	r3, [r7, #12]
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 800461c:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800461e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004620:	6a3a      	ldr	r2, [r7, #32]
 8004622:	492d      	ldr	r1, [pc, #180]	@ (80046d8 <I2C_RequestMemoryWrite+0x128>)
 8004624:	68f8      	ldr	r0, [r7, #12]
 8004626:	f000 f9bb 	bl	80049a0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800462a:	4603      	mov	r3, r0
 800462c:	2b00      	cmp	r3, #0
 800462e:	d001      	beq.n	8004634 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8004630:	2301      	movs	r3, #1
 8004632:	e04c      	b.n	80046ce <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004634:	2300      	movs	r3, #0
 8004636:	617b      	str	r3, [r7, #20]
 8004638:	68fb      	ldr	r3, [r7, #12]
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	695b      	ldr	r3, [r3, #20]
 800463e:	617b      	str	r3, [r7, #20]
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	699b      	ldr	r3, [r3, #24]
 8004646:	617b      	str	r3, [r7, #20]
 8004648:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800464a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800464c:	6a39      	ldr	r1, [r7, #32]
 800464e:	68f8      	ldr	r0, [r7, #12]
 8004650:	f000 fa46 	bl	8004ae0 <I2C_WaitOnTXEFlagUntilTimeout>
 8004654:	4603      	mov	r3, r0
 8004656:	2b00      	cmp	r3, #0
 8004658:	d00d      	beq.n	8004676 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800465a:	68fb      	ldr	r3, [r7, #12]
 800465c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800465e:	2b04      	cmp	r3, #4
 8004660:	d107      	bne.n	8004672 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004662:	68fb      	ldr	r3, [r7, #12]
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	681a      	ldr	r2, [r3, #0]
 8004668:	68fb      	ldr	r3, [r7, #12]
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004670:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004672:	2301      	movs	r3, #1
 8004674:	e02b      	b.n	80046ce <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004676:	88fb      	ldrh	r3, [r7, #6]
 8004678:	2b01      	cmp	r3, #1
 800467a:	d105      	bne.n	8004688 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800467c:	893b      	ldrh	r3, [r7, #8]
 800467e:	b2da      	uxtb	r2, r3
 8004680:	68fb      	ldr	r3, [r7, #12]
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	611a      	str	r2, [r3, #16]
 8004686:	e021      	b.n	80046cc <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8004688:	893b      	ldrh	r3, [r7, #8]
 800468a:	0a1b      	lsrs	r3, r3, #8
 800468c:	b29b      	uxth	r3, r3
 800468e:	b2da      	uxtb	r2, r3
 8004690:	68fb      	ldr	r3, [r7, #12]
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004696:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004698:	6a39      	ldr	r1, [r7, #32]
 800469a:	68f8      	ldr	r0, [r7, #12]
 800469c:	f000 fa20 	bl	8004ae0 <I2C_WaitOnTXEFlagUntilTimeout>
 80046a0:	4603      	mov	r3, r0
 80046a2:	2b00      	cmp	r3, #0
 80046a4:	d00d      	beq.n	80046c2 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80046a6:	68fb      	ldr	r3, [r7, #12]
 80046a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80046aa:	2b04      	cmp	r3, #4
 80046ac:	d107      	bne.n	80046be <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80046ae:	68fb      	ldr	r3, [r7, #12]
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	681a      	ldr	r2, [r3, #0]
 80046b4:	68fb      	ldr	r3, [r7, #12]
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80046bc:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80046be:	2301      	movs	r3, #1
 80046c0:	e005      	b.n	80046ce <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80046c2:	893b      	ldrh	r3, [r7, #8]
 80046c4:	b2da      	uxtb	r2, r3
 80046c6:	68fb      	ldr	r3, [r7, #12]
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 80046cc:	2300      	movs	r3, #0
}
 80046ce:	4618      	mov	r0, r3
 80046d0:	3718      	adds	r7, #24
 80046d2:	46bd      	mov	sp, r7
 80046d4:	bd80      	pop	{r7, pc}
 80046d6:	bf00      	nop
 80046d8:	00010002 	.word	0x00010002

080046dc <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80046dc:	b580      	push	{r7, lr}
 80046de:	b088      	sub	sp, #32
 80046e0:	af02      	add	r7, sp, #8
 80046e2:	60f8      	str	r0, [r7, #12]
 80046e4:	4608      	mov	r0, r1
 80046e6:	4611      	mov	r1, r2
 80046e8:	461a      	mov	r2, r3
 80046ea:	4603      	mov	r3, r0
 80046ec:	817b      	strh	r3, [r7, #10]
 80046ee:	460b      	mov	r3, r1
 80046f0:	813b      	strh	r3, [r7, #8]
 80046f2:	4613      	mov	r3, r2
 80046f4:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80046f6:	68fb      	ldr	r3, [r7, #12]
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	681a      	ldr	r2, [r3, #0]
 80046fc:	68fb      	ldr	r3, [r7, #12]
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004704:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004706:	68fb      	ldr	r3, [r7, #12]
 8004708:	681b      	ldr	r3, [r3, #0]
 800470a:	681a      	ldr	r2, [r3, #0]
 800470c:	68fb      	ldr	r3, [r7, #12]
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004714:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004716:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004718:	9300      	str	r3, [sp, #0]
 800471a:	6a3b      	ldr	r3, [r7, #32]
 800471c:	2200      	movs	r2, #0
 800471e:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8004722:	68f8      	ldr	r0, [r7, #12]
 8004724:	f000 f8c2 	bl	80048ac <I2C_WaitOnFlagUntilTimeout>
 8004728:	4603      	mov	r3, r0
 800472a:	2b00      	cmp	r3, #0
 800472c:	d00d      	beq.n	800474a <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800472e:	68fb      	ldr	r3, [r7, #12]
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004738:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800473c:	d103      	bne.n	8004746 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800473e:	68fb      	ldr	r3, [r7, #12]
 8004740:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004744:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8004746:	2303      	movs	r3, #3
 8004748:	e0aa      	b.n	80048a0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800474a:	897b      	ldrh	r3, [r7, #10]
 800474c:	b2db      	uxtb	r3, r3
 800474e:	461a      	mov	r2, r3
 8004750:	68fb      	ldr	r3, [r7, #12]
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8004758:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800475a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800475c:	6a3a      	ldr	r2, [r7, #32]
 800475e:	4952      	ldr	r1, [pc, #328]	@ (80048a8 <I2C_RequestMemoryRead+0x1cc>)
 8004760:	68f8      	ldr	r0, [r7, #12]
 8004762:	f000 f91d 	bl	80049a0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004766:	4603      	mov	r3, r0
 8004768:	2b00      	cmp	r3, #0
 800476a:	d001      	beq.n	8004770 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 800476c:	2301      	movs	r3, #1
 800476e:	e097      	b.n	80048a0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004770:	2300      	movs	r3, #0
 8004772:	617b      	str	r3, [r7, #20]
 8004774:	68fb      	ldr	r3, [r7, #12]
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	695b      	ldr	r3, [r3, #20]
 800477a:	617b      	str	r3, [r7, #20]
 800477c:	68fb      	ldr	r3, [r7, #12]
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	699b      	ldr	r3, [r3, #24]
 8004782:	617b      	str	r3, [r7, #20]
 8004784:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004786:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004788:	6a39      	ldr	r1, [r7, #32]
 800478a:	68f8      	ldr	r0, [r7, #12]
 800478c:	f000 f9a8 	bl	8004ae0 <I2C_WaitOnTXEFlagUntilTimeout>
 8004790:	4603      	mov	r3, r0
 8004792:	2b00      	cmp	r3, #0
 8004794:	d00d      	beq.n	80047b2 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004796:	68fb      	ldr	r3, [r7, #12]
 8004798:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800479a:	2b04      	cmp	r3, #4
 800479c:	d107      	bne.n	80047ae <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800479e:	68fb      	ldr	r3, [r7, #12]
 80047a0:	681b      	ldr	r3, [r3, #0]
 80047a2:	681a      	ldr	r2, [r3, #0]
 80047a4:	68fb      	ldr	r3, [r7, #12]
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80047ac:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80047ae:	2301      	movs	r3, #1
 80047b0:	e076      	b.n	80048a0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80047b2:	88fb      	ldrh	r3, [r7, #6]
 80047b4:	2b01      	cmp	r3, #1
 80047b6:	d105      	bne.n	80047c4 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80047b8:	893b      	ldrh	r3, [r7, #8]
 80047ba:	b2da      	uxtb	r2, r3
 80047bc:	68fb      	ldr	r3, [r7, #12]
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	611a      	str	r2, [r3, #16]
 80047c2:	e021      	b.n	8004808 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80047c4:	893b      	ldrh	r3, [r7, #8]
 80047c6:	0a1b      	lsrs	r3, r3, #8
 80047c8:	b29b      	uxth	r3, r3
 80047ca:	b2da      	uxtb	r2, r3
 80047cc:	68fb      	ldr	r3, [r7, #12]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80047d2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80047d4:	6a39      	ldr	r1, [r7, #32]
 80047d6:	68f8      	ldr	r0, [r7, #12]
 80047d8:	f000 f982 	bl	8004ae0 <I2C_WaitOnTXEFlagUntilTimeout>
 80047dc:	4603      	mov	r3, r0
 80047de:	2b00      	cmp	r3, #0
 80047e0:	d00d      	beq.n	80047fe <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80047e2:	68fb      	ldr	r3, [r7, #12]
 80047e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80047e6:	2b04      	cmp	r3, #4
 80047e8:	d107      	bne.n	80047fa <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80047ea:	68fb      	ldr	r3, [r7, #12]
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	681a      	ldr	r2, [r3, #0]
 80047f0:	68fb      	ldr	r3, [r7, #12]
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80047f8:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80047fa:	2301      	movs	r3, #1
 80047fc:	e050      	b.n	80048a0 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80047fe:	893b      	ldrh	r3, [r7, #8]
 8004800:	b2da      	uxtb	r2, r3
 8004802:	68fb      	ldr	r3, [r7, #12]
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004808:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800480a:	6a39      	ldr	r1, [r7, #32]
 800480c:	68f8      	ldr	r0, [r7, #12]
 800480e:	f000 f967 	bl	8004ae0 <I2C_WaitOnTXEFlagUntilTimeout>
 8004812:	4603      	mov	r3, r0
 8004814:	2b00      	cmp	r3, #0
 8004816:	d00d      	beq.n	8004834 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004818:	68fb      	ldr	r3, [r7, #12]
 800481a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800481c:	2b04      	cmp	r3, #4
 800481e:	d107      	bne.n	8004830 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004820:	68fb      	ldr	r3, [r7, #12]
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	681a      	ldr	r2, [r3, #0]
 8004826:	68fb      	ldr	r3, [r7, #12]
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800482e:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004830:	2301      	movs	r3, #1
 8004832:	e035      	b.n	80048a0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004834:	68fb      	ldr	r3, [r7, #12]
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	681a      	ldr	r2, [r3, #0]
 800483a:	68fb      	ldr	r3, [r7, #12]
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004842:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004844:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004846:	9300      	str	r3, [sp, #0]
 8004848:	6a3b      	ldr	r3, [r7, #32]
 800484a:	2200      	movs	r2, #0
 800484c:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8004850:	68f8      	ldr	r0, [r7, #12]
 8004852:	f000 f82b 	bl	80048ac <I2C_WaitOnFlagUntilTimeout>
 8004856:	4603      	mov	r3, r0
 8004858:	2b00      	cmp	r3, #0
 800485a:	d00d      	beq.n	8004878 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800485c:	68fb      	ldr	r3, [r7, #12]
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004866:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800486a:	d103      	bne.n	8004874 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800486c:	68fb      	ldr	r3, [r7, #12]
 800486e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004872:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8004874:	2303      	movs	r3, #3
 8004876:	e013      	b.n	80048a0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8004878:	897b      	ldrh	r3, [r7, #10]
 800487a:	b2db      	uxtb	r3, r3
 800487c:	f043 0301 	orr.w	r3, r3, #1
 8004880:	b2da      	uxtb	r2, r3
 8004882:	68fb      	ldr	r3, [r7, #12]
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004888:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800488a:	6a3a      	ldr	r2, [r7, #32]
 800488c:	4906      	ldr	r1, [pc, #24]	@ (80048a8 <I2C_RequestMemoryRead+0x1cc>)
 800488e:	68f8      	ldr	r0, [r7, #12]
 8004890:	f000 f886 	bl	80049a0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004894:	4603      	mov	r3, r0
 8004896:	2b00      	cmp	r3, #0
 8004898:	d001      	beq.n	800489e <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 800489a:	2301      	movs	r3, #1
 800489c:	e000      	b.n	80048a0 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 800489e:	2300      	movs	r3, #0
}
 80048a0:	4618      	mov	r0, r3
 80048a2:	3718      	adds	r7, #24
 80048a4:	46bd      	mov	sp, r7
 80048a6:	bd80      	pop	{r7, pc}
 80048a8:	00010002 	.word	0x00010002

080048ac <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80048ac:	b580      	push	{r7, lr}
 80048ae:	b084      	sub	sp, #16
 80048b0:	af00      	add	r7, sp, #0
 80048b2:	60f8      	str	r0, [r7, #12]
 80048b4:	60b9      	str	r1, [r7, #8]
 80048b6:	603b      	str	r3, [r7, #0]
 80048b8:	4613      	mov	r3, r2
 80048ba:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80048bc:	e048      	b.n	8004950 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80048be:	683b      	ldr	r3, [r7, #0]
 80048c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80048c4:	d044      	beq.n	8004950 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80048c6:	f7fd ff01 	bl	80026cc <HAL_GetTick>
 80048ca:	4602      	mov	r2, r0
 80048cc:	69bb      	ldr	r3, [r7, #24]
 80048ce:	1ad3      	subs	r3, r2, r3
 80048d0:	683a      	ldr	r2, [r7, #0]
 80048d2:	429a      	cmp	r2, r3
 80048d4:	d302      	bcc.n	80048dc <I2C_WaitOnFlagUntilTimeout+0x30>
 80048d6:	683b      	ldr	r3, [r7, #0]
 80048d8:	2b00      	cmp	r3, #0
 80048da:	d139      	bne.n	8004950 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80048dc:	68bb      	ldr	r3, [r7, #8]
 80048de:	0c1b      	lsrs	r3, r3, #16
 80048e0:	b2db      	uxtb	r3, r3
 80048e2:	2b01      	cmp	r3, #1
 80048e4:	d10d      	bne.n	8004902 <I2C_WaitOnFlagUntilTimeout+0x56>
 80048e6:	68fb      	ldr	r3, [r7, #12]
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	695b      	ldr	r3, [r3, #20]
 80048ec:	43da      	mvns	r2, r3
 80048ee:	68bb      	ldr	r3, [r7, #8]
 80048f0:	4013      	ands	r3, r2
 80048f2:	b29b      	uxth	r3, r3
 80048f4:	2b00      	cmp	r3, #0
 80048f6:	bf0c      	ite	eq
 80048f8:	2301      	moveq	r3, #1
 80048fa:	2300      	movne	r3, #0
 80048fc:	b2db      	uxtb	r3, r3
 80048fe:	461a      	mov	r2, r3
 8004900:	e00c      	b.n	800491c <I2C_WaitOnFlagUntilTimeout+0x70>
 8004902:	68fb      	ldr	r3, [r7, #12]
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	699b      	ldr	r3, [r3, #24]
 8004908:	43da      	mvns	r2, r3
 800490a:	68bb      	ldr	r3, [r7, #8]
 800490c:	4013      	ands	r3, r2
 800490e:	b29b      	uxth	r3, r3
 8004910:	2b00      	cmp	r3, #0
 8004912:	bf0c      	ite	eq
 8004914:	2301      	moveq	r3, #1
 8004916:	2300      	movne	r3, #0
 8004918:	b2db      	uxtb	r3, r3
 800491a:	461a      	mov	r2, r3
 800491c:	79fb      	ldrb	r3, [r7, #7]
 800491e:	429a      	cmp	r2, r3
 8004920:	d116      	bne.n	8004950 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8004922:	68fb      	ldr	r3, [r7, #12]
 8004924:	2200      	movs	r2, #0
 8004926:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8004928:	68fb      	ldr	r3, [r7, #12]
 800492a:	2220      	movs	r2, #32
 800492c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8004930:	68fb      	ldr	r3, [r7, #12]
 8004932:	2200      	movs	r2, #0
 8004934:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8004938:	68fb      	ldr	r3, [r7, #12]
 800493a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800493c:	f043 0220 	orr.w	r2, r3, #32
 8004940:	68fb      	ldr	r3, [r7, #12]
 8004942:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004944:	68fb      	ldr	r3, [r7, #12]
 8004946:	2200      	movs	r2, #0
 8004948:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800494c:	2301      	movs	r3, #1
 800494e:	e023      	b.n	8004998 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004950:	68bb      	ldr	r3, [r7, #8]
 8004952:	0c1b      	lsrs	r3, r3, #16
 8004954:	b2db      	uxtb	r3, r3
 8004956:	2b01      	cmp	r3, #1
 8004958:	d10d      	bne.n	8004976 <I2C_WaitOnFlagUntilTimeout+0xca>
 800495a:	68fb      	ldr	r3, [r7, #12]
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	695b      	ldr	r3, [r3, #20]
 8004960:	43da      	mvns	r2, r3
 8004962:	68bb      	ldr	r3, [r7, #8]
 8004964:	4013      	ands	r3, r2
 8004966:	b29b      	uxth	r3, r3
 8004968:	2b00      	cmp	r3, #0
 800496a:	bf0c      	ite	eq
 800496c:	2301      	moveq	r3, #1
 800496e:	2300      	movne	r3, #0
 8004970:	b2db      	uxtb	r3, r3
 8004972:	461a      	mov	r2, r3
 8004974:	e00c      	b.n	8004990 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8004976:	68fb      	ldr	r3, [r7, #12]
 8004978:	681b      	ldr	r3, [r3, #0]
 800497a:	699b      	ldr	r3, [r3, #24]
 800497c:	43da      	mvns	r2, r3
 800497e:	68bb      	ldr	r3, [r7, #8]
 8004980:	4013      	ands	r3, r2
 8004982:	b29b      	uxth	r3, r3
 8004984:	2b00      	cmp	r3, #0
 8004986:	bf0c      	ite	eq
 8004988:	2301      	moveq	r3, #1
 800498a:	2300      	movne	r3, #0
 800498c:	b2db      	uxtb	r3, r3
 800498e:	461a      	mov	r2, r3
 8004990:	79fb      	ldrb	r3, [r7, #7]
 8004992:	429a      	cmp	r2, r3
 8004994:	d093      	beq.n	80048be <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004996:	2300      	movs	r3, #0
}
 8004998:	4618      	mov	r0, r3
 800499a:	3710      	adds	r7, #16
 800499c:	46bd      	mov	sp, r7
 800499e:	bd80      	pop	{r7, pc}

080049a0 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80049a0:	b580      	push	{r7, lr}
 80049a2:	b084      	sub	sp, #16
 80049a4:	af00      	add	r7, sp, #0
 80049a6:	60f8      	str	r0, [r7, #12]
 80049a8:	60b9      	str	r1, [r7, #8]
 80049aa:	607a      	str	r2, [r7, #4]
 80049ac:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80049ae:	e071      	b.n	8004a94 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80049b0:	68fb      	ldr	r3, [r7, #12]
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	695b      	ldr	r3, [r3, #20]
 80049b6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80049ba:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80049be:	d123      	bne.n	8004a08 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80049c0:	68fb      	ldr	r3, [r7, #12]
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	681a      	ldr	r2, [r3, #0]
 80049c6:	68fb      	ldr	r3, [r7, #12]
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80049ce:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80049d0:	68fb      	ldr	r3, [r7, #12]
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80049d8:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80049da:	68fb      	ldr	r3, [r7, #12]
 80049dc:	2200      	movs	r2, #0
 80049de:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80049e0:	68fb      	ldr	r3, [r7, #12]
 80049e2:	2220      	movs	r2, #32
 80049e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80049e8:	68fb      	ldr	r3, [r7, #12]
 80049ea:	2200      	movs	r2, #0
 80049ec:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80049f0:	68fb      	ldr	r3, [r7, #12]
 80049f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80049f4:	f043 0204 	orr.w	r2, r3, #4
 80049f8:	68fb      	ldr	r3, [r7, #12]
 80049fa:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80049fc:	68fb      	ldr	r3, [r7, #12]
 80049fe:	2200      	movs	r2, #0
 8004a00:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8004a04:	2301      	movs	r3, #1
 8004a06:	e067      	b.n	8004ad8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004a0e:	d041      	beq.n	8004a94 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004a10:	f7fd fe5c 	bl	80026cc <HAL_GetTick>
 8004a14:	4602      	mov	r2, r0
 8004a16:	683b      	ldr	r3, [r7, #0]
 8004a18:	1ad3      	subs	r3, r2, r3
 8004a1a:	687a      	ldr	r2, [r7, #4]
 8004a1c:	429a      	cmp	r2, r3
 8004a1e:	d302      	bcc.n	8004a26 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	2b00      	cmp	r3, #0
 8004a24:	d136      	bne.n	8004a94 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8004a26:	68bb      	ldr	r3, [r7, #8]
 8004a28:	0c1b      	lsrs	r3, r3, #16
 8004a2a:	b2db      	uxtb	r3, r3
 8004a2c:	2b01      	cmp	r3, #1
 8004a2e:	d10c      	bne.n	8004a4a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8004a30:	68fb      	ldr	r3, [r7, #12]
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	695b      	ldr	r3, [r3, #20]
 8004a36:	43da      	mvns	r2, r3
 8004a38:	68bb      	ldr	r3, [r7, #8]
 8004a3a:	4013      	ands	r3, r2
 8004a3c:	b29b      	uxth	r3, r3
 8004a3e:	2b00      	cmp	r3, #0
 8004a40:	bf14      	ite	ne
 8004a42:	2301      	movne	r3, #1
 8004a44:	2300      	moveq	r3, #0
 8004a46:	b2db      	uxtb	r3, r3
 8004a48:	e00b      	b.n	8004a62 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8004a4a:	68fb      	ldr	r3, [r7, #12]
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	699b      	ldr	r3, [r3, #24]
 8004a50:	43da      	mvns	r2, r3
 8004a52:	68bb      	ldr	r3, [r7, #8]
 8004a54:	4013      	ands	r3, r2
 8004a56:	b29b      	uxth	r3, r3
 8004a58:	2b00      	cmp	r3, #0
 8004a5a:	bf14      	ite	ne
 8004a5c:	2301      	movne	r3, #1
 8004a5e:	2300      	moveq	r3, #0
 8004a60:	b2db      	uxtb	r3, r3
 8004a62:	2b00      	cmp	r3, #0
 8004a64:	d016      	beq.n	8004a94 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004a66:	68fb      	ldr	r3, [r7, #12]
 8004a68:	2200      	movs	r2, #0
 8004a6a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004a6c:	68fb      	ldr	r3, [r7, #12]
 8004a6e:	2220      	movs	r2, #32
 8004a70:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004a74:	68fb      	ldr	r3, [r7, #12]
 8004a76:	2200      	movs	r2, #0
 8004a78:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004a7c:	68fb      	ldr	r3, [r7, #12]
 8004a7e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a80:	f043 0220 	orr.w	r2, r3, #32
 8004a84:	68fb      	ldr	r3, [r7, #12]
 8004a86:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004a88:	68fb      	ldr	r3, [r7, #12]
 8004a8a:	2200      	movs	r2, #0
 8004a8c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004a90:	2301      	movs	r3, #1
 8004a92:	e021      	b.n	8004ad8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004a94:	68bb      	ldr	r3, [r7, #8]
 8004a96:	0c1b      	lsrs	r3, r3, #16
 8004a98:	b2db      	uxtb	r3, r3
 8004a9a:	2b01      	cmp	r3, #1
 8004a9c:	d10c      	bne.n	8004ab8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8004a9e:	68fb      	ldr	r3, [r7, #12]
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	695b      	ldr	r3, [r3, #20]
 8004aa4:	43da      	mvns	r2, r3
 8004aa6:	68bb      	ldr	r3, [r7, #8]
 8004aa8:	4013      	ands	r3, r2
 8004aaa:	b29b      	uxth	r3, r3
 8004aac:	2b00      	cmp	r3, #0
 8004aae:	bf14      	ite	ne
 8004ab0:	2301      	movne	r3, #1
 8004ab2:	2300      	moveq	r3, #0
 8004ab4:	b2db      	uxtb	r3, r3
 8004ab6:	e00b      	b.n	8004ad0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8004ab8:	68fb      	ldr	r3, [r7, #12]
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	699b      	ldr	r3, [r3, #24]
 8004abe:	43da      	mvns	r2, r3
 8004ac0:	68bb      	ldr	r3, [r7, #8]
 8004ac2:	4013      	ands	r3, r2
 8004ac4:	b29b      	uxth	r3, r3
 8004ac6:	2b00      	cmp	r3, #0
 8004ac8:	bf14      	ite	ne
 8004aca:	2301      	movne	r3, #1
 8004acc:	2300      	moveq	r3, #0
 8004ace:	b2db      	uxtb	r3, r3
 8004ad0:	2b00      	cmp	r3, #0
 8004ad2:	f47f af6d 	bne.w	80049b0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8004ad6:	2300      	movs	r3, #0
}
 8004ad8:	4618      	mov	r0, r3
 8004ada:	3710      	adds	r7, #16
 8004adc:	46bd      	mov	sp, r7
 8004ade:	bd80      	pop	{r7, pc}

08004ae0 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004ae0:	b580      	push	{r7, lr}
 8004ae2:	b084      	sub	sp, #16
 8004ae4:	af00      	add	r7, sp, #0
 8004ae6:	60f8      	str	r0, [r7, #12]
 8004ae8:	60b9      	str	r1, [r7, #8]
 8004aea:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004aec:	e034      	b.n	8004b58 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004aee:	68f8      	ldr	r0, [r7, #12]
 8004af0:	f000 f8e3 	bl	8004cba <I2C_IsAcknowledgeFailed>
 8004af4:	4603      	mov	r3, r0
 8004af6:	2b00      	cmp	r3, #0
 8004af8:	d001      	beq.n	8004afe <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004afa:	2301      	movs	r3, #1
 8004afc:	e034      	b.n	8004b68 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004afe:	68bb      	ldr	r3, [r7, #8]
 8004b00:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b04:	d028      	beq.n	8004b58 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004b06:	f7fd fde1 	bl	80026cc <HAL_GetTick>
 8004b0a:	4602      	mov	r2, r0
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	1ad3      	subs	r3, r2, r3
 8004b10:	68ba      	ldr	r2, [r7, #8]
 8004b12:	429a      	cmp	r2, r3
 8004b14:	d302      	bcc.n	8004b1c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8004b16:	68bb      	ldr	r3, [r7, #8]
 8004b18:	2b00      	cmp	r3, #0
 8004b1a:	d11d      	bne.n	8004b58 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8004b1c:	68fb      	ldr	r3, [r7, #12]
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	695b      	ldr	r3, [r3, #20]
 8004b22:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004b26:	2b80      	cmp	r3, #128	@ 0x80
 8004b28:	d016      	beq.n	8004b58 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004b2a:	68fb      	ldr	r3, [r7, #12]
 8004b2c:	2200      	movs	r2, #0
 8004b2e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004b30:	68fb      	ldr	r3, [r7, #12]
 8004b32:	2220      	movs	r2, #32
 8004b34:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004b38:	68fb      	ldr	r3, [r7, #12]
 8004b3a:	2200      	movs	r2, #0
 8004b3c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004b40:	68fb      	ldr	r3, [r7, #12]
 8004b42:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b44:	f043 0220 	orr.w	r2, r3, #32
 8004b48:	68fb      	ldr	r3, [r7, #12]
 8004b4a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004b4c:	68fb      	ldr	r3, [r7, #12]
 8004b4e:	2200      	movs	r2, #0
 8004b50:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004b54:	2301      	movs	r3, #1
 8004b56:	e007      	b.n	8004b68 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004b58:	68fb      	ldr	r3, [r7, #12]
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	695b      	ldr	r3, [r3, #20]
 8004b5e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004b62:	2b80      	cmp	r3, #128	@ 0x80
 8004b64:	d1c3      	bne.n	8004aee <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004b66:	2300      	movs	r3, #0
}
 8004b68:	4618      	mov	r0, r3
 8004b6a:	3710      	adds	r7, #16
 8004b6c:	46bd      	mov	sp, r7
 8004b6e:	bd80      	pop	{r7, pc}

08004b70 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004b70:	b580      	push	{r7, lr}
 8004b72:	b084      	sub	sp, #16
 8004b74:	af00      	add	r7, sp, #0
 8004b76:	60f8      	str	r0, [r7, #12]
 8004b78:	60b9      	str	r1, [r7, #8]
 8004b7a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004b7c:	e034      	b.n	8004be8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004b7e:	68f8      	ldr	r0, [r7, #12]
 8004b80:	f000 f89b 	bl	8004cba <I2C_IsAcknowledgeFailed>
 8004b84:	4603      	mov	r3, r0
 8004b86:	2b00      	cmp	r3, #0
 8004b88:	d001      	beq.n	8004b8e <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004b8a:	2301      	movs	r3, #1
 8004b8c:	e034      	b.n	8004bf8 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004b8e:	68bb      	ldr	r3, [r7, #8]
 8004b90:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b94:	d028      	beq.n	8004be8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004b96:	f7fd fd99 	bl	80026cc <HAL_GetTick>
 8004b9a:	4602      	mov	r2, r0
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	1ad3      	subs	r3, r2, r3
 8004ba0:	68ba      	ldr	r2, [r7, #8]
 8004ba2:	429a      	cmp	r2, r3
 8004ba4:	d302      	bcc.n	8004bac <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8004ba6:	68bb      	ldr	r3, [r7, #8]
 8004ba8:	2b00      	cmp	r3, #0
 8004baa:	d11d      	bne.n	8004be8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8004bac:	68fb      	ldr	r3, [r7, #12]
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	695b      	ldr	r3, [r3, #20]
 8004bb2:	f003 0304 	and.w	r3, r3, #4
 8004bb6:	2b04      	cmp	r3, #4
 8004bb8:	d016      	beq.n	8004be8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004bba:	68fb      	ldr	r3, [r7, #12]
 8004bbc:	2200      	movs	r2, #0
 8004bbe:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004bc0:	68fb      	ldr	r3, [r7, #12]
 8004bc2:	2220      	movs	r2, #32
 8004bc4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004bc8:	68fb      	ldr	r3, [r7, #12]
 8004bca:	2200      	movs	r2, #0
 8004bcc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004bd0:	68fb      	ldr	r3, [r7, #12]
 8004bd2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004bd4:	f043 0220 	orr.w	r2, r3, #32
 8004bd8:	68fb      	ldr	r3, [r7, #12]
 8004bda:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004bdc:	68fb      	ldr	r3, [r7, #12]
 8004bde:	2200      	movs	r2, #0
 8004be0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004be4:	2301      	movs	r3, #1
 8004be6:	e007      	b.n	8004bf8 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004be8:	68fb      	ldr	r3, [r7, #12]
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	695b      	ldr	r3, [r3, #20]
 8004bee:	f003 0304 	and.w	r3, r3, #4
 8004bf2:	2b04      	cmp	r3, #4
 8004bf4:	d1c3      	bne.n	8004b7e <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004bf6:	2300      	movs	r3, #0
}
 8004bf8:	4618      	mov	r0, r3
 8004bfa:	3710      	adds	r7, #16
 8004bfc:	46bd      	mov	sp, r7
 8004bfe:	bd80      	pop	{r7, pc}

08004c00 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004c00:	b580      	push	{r7, lr}
 8004c02:	b084      	sub	sp, #16
 8004c04:	af00      	add	r7, sp, #0
 8004c06:	60f8      	str	r0, [r7, #12]
 8004c08:	60b9      	str	r1, [r7, #8]
 8004c0a:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004c0c:	e049      	b.n	8004ca2 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8004c0e:	68fb      	ldr	r3, [r7, #12]
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	695b      	ldr	r3, [r3, #20]
 8004c14:	f003 0310 	and.w	r3, r3, #16
 8004c18:	2b10      	cmp	r3, #16
 8004c1a:	d119      	bne.n	8004c50 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004c1c:	68fb      	ldr	r3, [r7, #12]
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	f06f 0210 	mvn.w	r2, #16
 8004c24:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004c26:	68fb      	ldr	r3, [r7, #12]
 8004c28:	2200      	movs	r2, #0
 8004c2a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004c2c:	68fb      	ldr	r3, [r7, #12]
 8004c2e:	2220      	movs	r2, #32
 8004c30:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004c34:	68fb      	ldr	r3, [r7, #12]
 8004c36:	2200      	movs	r2, #0
 8004c38:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8004c3c:	68fb      	ldr	r3, [r7, #12]
 8004c3e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004c40:	68fb      	ldr	r3, [r7, #12]
 8004c42:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004c44:	68fb      	ldr	r3, [r7, #12]
 8004c46:	2200      	movs	r2, #0
 8004c48:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8004c4c:	2301      	movs	r3, #1
 8004c4e:	e030      	b.n	8004cb2 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004c50:	f7fd fd3c 	bl	80026cc <HAL_GetTick>
 8004c54:	4602      	mov	r2, r0
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	1ad3      	subs	r3, r2, r3
 8004c5a:	68ba      	ldr	r2, [r7, #8]
 8004c5c:	429a      	cmp	r2, r3
 8004c5e:	d302      	bcc.n	8004c66 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8004c60:	68bb      	ldr	r3, [r7, #8]
 8004c62:	2b00      	cmp	r3, #0
 8004c64:	d11d      	bne.n	8004ca2 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8004c66:	68fb      	ldr	r3, [r7, #12]
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	695b      	ldr	r3, [r3, #20]
 8004c6c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004c70:	2b40      	cmp	r3, #64	@ 0x40
 8004c72:	d016      	beq.n	8004ca2 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004c74:	68fb      	ldr	r3, [r7, #12]
 8004c76:	2200      	movs	r2, #0
 8004c78:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004c7a:	68fb      	ldr	r3, [r7, #12]
 8004c7c:	2220      	movs	r2, #32
 8004c7e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004c82:	68fb      	ldr	r3, [r7, #12]
 8004c84:	2200      	movs	r2, #0
 8004c86:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004c8a:	68fb      	ldr	r3, [r7, #12]
 8004c8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c8e:	f043 0220 	orr.w	r2, r3, #32
 8004c92:	68fb      	ldr	r3, [r7, #12]
 8004c94:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004c96:	68fb      	ldr	r3, [r7, #12]
 8004c98:	2200      	movs	r2, #0
 8004c9a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8004c9e:	2301      	movs	r3, #1
 8004ca0:	e007      	b.n	8004cb2 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004ca2:	68fb      	ldr	r3, [r7, #12]
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	695b      	ldr	r3, [r3, #20]
 8004ca8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004cac:	2b40      	cmp	r3, #64	@ 0x40
 8004cae:	d1ae      	bne.n	8004c0e <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004cb0:	2300      	movs	r3, #0
}
 8004cb2:	4618      	mov	r0, r3
 8004cb4:	3710      	adds	r7, #16
 8004cb6:	46bd      	mov	sp, r7
 8004cb8:	bd80      	pop	{r7, pc}

08004cba <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8004cba:	b480      	push	{r7}
 8004cbc:	b083      	sub	sp, #12
 8004cbe:	af00      	add	r7, sp, #0
 8004cc0:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	695b      	ldr	r3, [r3, #20]
 8004cc8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004ccc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004cd0:	d11b      	bne.n	8004d0a <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004cda:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	2200      	movs	r2, #0
 8004ce0:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	2220      	movs	r2, #32
 8004ce6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	2200      	movs	r2, #0
 8004cee:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004cf6:	f043 0204 	orr.w	r2, r3, #4
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	2200      	movs	r2, #0
 8004d02:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8004d06:	2301      	movs	r3, #1
 8004d08:	e000      	b.n	8004d0c <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8004d0a:	2300      	movs	r3, #0
}
 8004d0c:	4618      	mov	r0, r3
 8004d0e:	370c      	adds	r7, #12
 8004d10:	46bd      	mov	sp, r7
 8004d12:	bc80      	pop	{r7}
 8004d14:	4770      	bx	lr
	...

08004d18 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004d18:	b580      	push	{r7, lr}
 8004d1a:	b086      	sub	sp, #24
 8004d1c:	af00      	add	r7, sp, #0
 8004d1e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	2b00      	cmp	r3, #0
 8004d24:	d101      	bne.n	8004d2a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004d26:	2301      	movs	r3, #1
 8004d28:	e272      	b.n	8005210 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	681b      	ldr	r3, [r3, #0]
 8004d2e:	f003 0301 	and.w	r3, r3, #1
 8004d32:	2b00      	cmp	r3, #0
 8004d34:	f000 8087 	beq.w	8004e46 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004d38:	4b92      	ldr	r3, [pc, #584]	@ (8004f84 <HAL_RCC_OscConfig+0x26c>)
 8004d3a:	685b      	ldr	r3, [r3, #4]
 8004d3c:	f003 030c 	and.w	r3, r3, #12
 8004d40:	2b04      	cmp	r3, #4
 8004d42:	d00c      	beq.n	8004d5e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8004d44:	4b8f      	ldr	r3, [pc, #572]	@ (8004f84 <HAL_RCC_OscConfig+0x26c>)
 8004d46:	685b      	ldr	r3, [r3, #4]
 8004d48:	f003 030c 	and.w	r3, r3, #12
 8004d4c:	2b08      	cmp	r3, #8
 8004d4e:	d112      	bne.n	8004d76 <HAL_RCC_OscConfig+0x5e>
 8004d50:	4b8c      	ldr	r3, [pc, #560]	@ (8004f84 <HAL_RCC_OscConfig+0x26c>)
 8004d52:	685b      	ldr	r3, [r3, #4]
 8004d54:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004d58:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004d5c:	d10b      	bne.n	8004d76 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004d5e:	4b89      	ldr	r3, [pc, #548]	@ (8004f84 <HAL_RCC_OscConfig+0x26c>)
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004d66:	2b00      	cmp	r3, #0
 8004d68:	d06c      	beq.n	8004e44 <HAL_RCC_OscConfig+0x12c>
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	685b      	ldr	r3, [r3, #4]
 8004d6e:	2b00      	cmp	r3, #0
 8004d70:	d168      	bne.n	8004e44 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8004d72:	2301      	movs	r3, #1
 8004d74:	e24c      	b.n	8005210 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	685b      	ldr	r3, [r3, #4]
 8004d7a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004d7e:	d106      	bne.n	8004d8e <HAL_RCC_OscConfig+0x76>
 8004d80:	4b80      	ldr	r3, [pc, #512]	@ (8004f84 <HAL_RCC_OscConfig+0x26c>)
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	4a7f      	ldr	r2, [pc, #508]	@ (8004f84 <HAL_RCC_OscConfig+0x26c>)
 8004d86:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004d8a:	6013      	str	r3, [r2, #0]
 8004d8c:	e02e      	b.n	8004dec <HAL_RCC_OscConfig+0xd4>
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	685b      	ldr	r3, [r3, #4]
 8004d92:	2b00      	cmp	r3, #0
 8004d94:	d10c      	bne.n	8004db0 <HAL_RCC_OscConfig+0x98>
 8004d96:	4b7b      	ldr	r3, [pc, #492]	@ (8004f84 <HAL_RCC_OscConfig+0x26c>)
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	4a7a      	ldr	r2, [pc, #488]	@ (8004f84 <HAL_RCC_OscConfig+0x26c>)
 8004d9c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004da0:	6013      	str	r3, [r2, #0]
 8004da2:	4b78      	ldr	r3, [pc, #480]	@ (8004f84 <HAL_RCC_OscConfig+0x26c>)
 8004da4:	681b      	ldr	r3, [r3, #0]
 8004da6:	4a77      	ldr	r2, [pc, #476]	@ (8004f84 <HAL_RCC_OscConfig+0x26c>)
 8004da8:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004dac:	6013      	str	r3, [r2, #0]
 8004dae:	e01d      	b.n	8004dec <HAL_RCC_OscConfig+0xd4>
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	685b      	ldr	r3, [r3, #4]
 8004db4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004db8:	d10c      	bne.n	8004dd4 <HAL_RCC_OscConfig+0xbc>
 8004dba:	4b72      	ldr	r3, [pc, #456]	@ (8004f84 <HAL_RCC_OscConfig+0x26c>)
 8004dbc:	681b      	ldr	r3, [r3, #0]
 8004dbe:	4a71      	ldr	r2, [pc, #452]	@ (8004f84 <HAL_RCC_OscConfig+0x26c>)
 8004dc0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004dc4:	6013      	str	r3, [r2, #0]
 8004dc6:	4b6f      	ldr	r3, [pc, #444]	@ (8004f84 <HAL_RCC_OscConfig+0x26c>)
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	4a6e      	ldr	r2, [pc, #440]	@ (8004f84 <HAL_RCC_OscConfig+0x26c>)
 8004dcc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004dd0:	6013      	str	r3, [r2, #0]
 8004dd2:	e00b      	b.n	8004dec <HAL_RCC_OscConfig+0xd4>
 8004dd4:	4b6b      	ldr	r3, [pc, #428]	@ (8004f84 <HAL_RCC_OscConfig+0x26c>)
 8004dd6:	681b      	ldr	r3, [r3, #0]
 8004dd8:	4a6a      	ldr	r2, [pc, #424]	@ (8004f84 <HAL_RCC_OscConfig+0x26c>)
 8004dda:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004dde:	6013      	str	r3, [r2, #0]
 8004de0:	4b68      	ldr	r3, [pc, #416]	@ (8004f84 <HAL_RCC_OscConfig+0x26c>)
 8004de2:	681b      	ldr	r3, [r3, #0]
 8004de4:	4a67      	ldr	r2, [pc, #412]	@ (8004f84 <HAL_RCC_OscConfig+0x26c>)
 8004de6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004dea:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	685b      	ldr	r3, [r3, #4]
 8004df0:	2b00      	cmp	r3, #0
 8004df2:	d013      	beq.n	8004e1c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004df4:	f7fd fc6a 	bl	80026cc <HAL_GetTick>
 8004df8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004dfa:	e008      	b.n	8004e0e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004dfc:	f7fd fc66 	bl	80026cc <HAL_GetTick>
 8004e00:	4602      	mov	r2, r0
 8004e02:	693b      	ldr	r3, [r7, #16]
 8004e04:	1ad3      	subs	r3, r2, r3
 8004e06:	2b64      	cmp	r3, #100	@ 0x64
 8004e08:	d901      	bls.n	8004e0e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8004e0a:	2303      	movs	r3, #3
 8004e0c:	e200      	b.n	8005210 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004e0e:	4b5d      	ldr	r3, [pc, #372]	@ (8004f84 <HAL_RCC_OscConfig+0x26c>)
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004e16:	2b00      	cmp	r3, #0
 8004e18:	d0f0      	beq.n	8004dfc <HAL_RCC_OscConfig+0xe4>
 8004e1a:	e014      	b.n	8004e46 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004e1c:	f7fd fc56 	bl	80026cc <HAL_GetTick>
 8004e20:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004e22:	e008      	b.n	8004e36 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004e24:	f7fd fc52 	bl	80026cc <HAL_GetTick>
 8004e28:	4602      	mov	r2, r0
 8004e2a:	693b      	ldr	r3, [r7, #16]
 8004e2c:	1ad3      	subs	r3, r2, r3
 8004e2e:	2b64      	cmp	r3, #100	@ 0x64
 8004e30:	d901      	bls.n	8004e36 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8004e32:	2303      	movs	r3, #3
 8004e34:	e1ec      	b.n	8005210 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004e36:	4b53      	ldr	r3, [pc, #332]	@ (8004f84 <HAL_RCC_OscConfig+0x26c>)
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004e3e:	2b00      	cmp	r3, #0
 8004e40:	d1f0      	bne.n	8004e24 <HAL_RCC_OscConfig+0x10c>
 8004e42:	e000      	b.n	8004e46 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004e44:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	f003 0302 	and.w	r3, r3, #2
 8004e4e:	2b00      	cmp	r3, #0
 8004e50:	d063      	beq.n	8004f1a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004e52:	4b4c      	ldr	r3, [pc, #304]	@ (8004f84 <HAL_RCC_OscConfig+0x26c>)
 8004e54:	685b      	ldr	r3, [r3, #4]
 8004e56:	f003 030c 	and.w	r3, r3, #12
 8004e5a:	2b00      	cmp	r3, #0
 8004e5c:	d00b      	beq.n	8004e76 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8004e5e:	4b49      	ldr	r3, [pc, #292]	@ (8004f84 <HAL_RCC_OscConfig+0x26c>)
 8004e60:	685b      	ldr	r3, [r3, #4]
 8004e62:	f003 030c 	and.w	r3, r3, #12
 8004e66:	2b08      	cmp	r3, #8
 8004e68:	d11c      	bne.n	8004ea4 <HAL_RCC_OscConfig+0x18c>
 8004e6a:	4b46      	ldr	r3, [pc, #280]	@ (8004f84 <HAL_RCC_OscConfig+0x26c>)
 8004e6c:	685b      	ldr	r3, [r3, #4]
 8004e6e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004e72:	2b00      	cmp	r3, #0
 8004e74:	d116      	bne.n	8004ea4 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004e76:	4b43      	ldr	r3, [pc, #268]	@ (8004f84 <HAL_RCC_OscConfig+0x26c>)
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	f003 0302 	and.w	r3, r3, #2
 8004e7e:	2b00      	cmp	r3, #0
 8004e80:	d005      	beq.n	8004e8e <HAL_RCC_OscConfig+0x176>
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	691b      	ldr	r3, [r3, #16]
 8004e86:	2b01      	cmp	r3, #1
 8004e88:	d001      	beq.n	8004e8e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8004e8a:	2301      	movs	r3, #1
 8004e8c:	e1c0      	b.n	8005210 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004e8e:	4b3d      	ldr	r3, [pc, #244]	@ (8004f84 <HAL_RCC_OscConfig+0x26c>)
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	695b      	ldr	r3, [r3, #20]
 8004e9a:	00db      	lsls	r3, r3, #3
 8004e9c:	4939      	ldr	r1, [pc, #228]	@ (8004f84 <HAL_RCC_OscConfig+0x26c>)
 8004e9e:	4313      	orrs	r3, r2
 8004ea0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004ea2:	e03a      	b.n	8004f1a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	691b      	ldr	r3, [r3, #16]
 8004ea8:	2b00      	cmp	r3, #0
 8004eaa:	d020      	beq.n	8004eee <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004eac:	4b36      	ldr	r3, [pc, #216]	@ (8004f88 <HAL_RCC_OscConfig+0x270>)
 8004eae:	2201      	movs	r2, #1
 8004eb0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004eb2:	f7fd fc0b 	bl	80026cc <HAL_GetTick>
 8004eb6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004eb8:	e008      	b.n	8004ecc <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004eba:	f7fd fc07 	bl	80026cc <HAL_GetTick>
 8004ebe:	4602      	mov	r2, r0
 8004ec0:	693b      	ldr	r3, [r7, #16]
 8004ec2:	1ad3      	subs	r3, r2, r3
 8004ec4:	2b02      	cmp	r3, #2
 8004ec6:	d901      	bls.n	8004ecc <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8004ec8:	2303      	movs	r3, #3
 8004eca:	e1a1      	b.n	8005210 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004ecc:	4b2d      	ldr	r3, [pc, #180]	@ (8004f84 <HAL_RCC_OscConfig+0x26c>)
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	f003 0302 	and.w	r3, r3, #2
 8004ed4:	2b00      	cmp	r3, #0
 8004ed6:	d0f0      	beq.n	8004eba <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004ed8:	4b2a      	ldr	r3, [pc, #168]	@ (8004f84 <HAL_RCC_OscConfig+0x26c>)
 8004eda:	681b      	ldr	r3, [r3, #0]
 8004edc:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	695b      	ldr	r3, [r3, #20]
 8004ee4:	00db      	lsls	r3, r3, #3
 8004ee6:	4927      	ldr	r1, [pc, #156]	@ (8004f84 <HAL_RCC_OscConfig+0x26c>)
 8004ee8:	4313      	orrs	r3, r2
 8004eea:	600b      	str	r3, [r1, #0]
 8004eec:	e015      	b.n	8004f1a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004eee:	4b26      	ldr	r3, [pc, #152]	@ (8004f88 <HAL_RCC_OscConfig+0x270>)
 8004ef0:	2200      	movs	r2, #0
 8004ef2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004ef4:	f7fd fbea 	bl	80026cc <HAL_GetTick>
 8004ef8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004efa:	e008      	b.n	8004f0e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004efc:	f7fd fbe6 	bl	80026cc <HAL_GetTick>
 8004f00:	4602      	mov	r2, r0
 8004f02:	693b      	ldr	r3, [r7, #16]
 8004f04:	1ad3      	subs	r3, r2, r3
 8004f06:	2b02      	cmp	r3, #2
 8004f08:	d901      	bls.n	8004f0e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8004f0a:	2303      	movs	r3, #3
 8004f0c:	e180      	b.n	8005210 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004f0e:	4b1d      	ldr	r3, [pc, #116]	@ (8004f84 <HAL_RCC_OscConfig+0x26c>)
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	f003 0302 	and.w	r3, r3, #2
 8004f16:	2b00      	cmp	r3, #0
 8004f18:	d1f0      	bne.n	8004efc <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	f003 0308 	and.w	r3, r3, #8
 8004f22:	2b00      	cmp	r3, #0
 8004f24:	d03a      	beq.n	8004f9c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	699b      	ldr	r3, [r3, #24]
 8004f2a:	2b00      	cmp	r3, #0
 8004f2c:	d019      	beq.n	8004f62 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004f2e:	4b17      	ldr	r3, [pc, #92]	@ (8004f8c <HAL_RCC_OscConfig+0x274>)
 8004f30:	2201      	movs	r2, #1
 8004f32:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004f34:	f7fd fbca 	bl	80026cc <HAL_GetTick>
 8004f38:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004f3a:	e008      	b.n	8004f4e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004f3c:	f7fd fbc6 	bl	80026cc <HAL_GetTick>
 8004f40:	4602      	mov	r2, r0
 8004f42:	693b      	ldr	r3, [r7, #16]
 8004f44:	1ad3      	subs	r3, r2, r3
 8004f46:	2b02      	cmp	r3, #2
 8004f48:	d901      	bls.n	8004f4e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8004f4a:	2303      	movs	r3, #3
 8004f4c:	e160      	b.n	8005210 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004f4e:	4b0d      	ldr	r3, [pc, #52]	@ (8004f84 <HAL_RCC_OscConfig+0x26c>)
 8004f50:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f52:	f003 0302 	and.w	r3, r3, #2
 8004f56:	2b00      	cmp	r3, #0
 8004f58:	d0f0      	beq.n	8004f3c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8004f5a:	2001      	movs	r0, #1
 8004f5c:	f000 face 	bl	80054fc <RCC_Delay>
 8004f60:	e01c      	b.n	8004f9c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004f62:	4b0a      	ldr	r3, [pc, #40]	@ (8004f8c <HAL_RCC_OscConfig+0x274>)
 8004f64:	2200      	movs	r2, #0
 8004f66:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004f68:	f7fd fbb0 	bl	80026cc <HAL_GetTick>
 8004f6c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004f6e:	e00f      	b.n	8004f90 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004f70:	f7fd fbac 	bl	80026cc <HAL_GetTick>
 8004f74:	4602      	mov	r2, r0
 8004f76:	693b      	ldr	r3, [r7, #16]
 8004f78:	1ad3      	subs	r3, r2, r3
 8004f7a:	2b02      	cmp	r3, #2
 8004f7c:	d908      	bls.n	8004f90 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8004f7e:	2303      	movs	r3, #3
 8004f80:	e146      	b.n	8005210 <HAL_RCC_OscConfig+0x4f8>
 8004f82:	bf00      	nop
 8004f84:	40021000 	.word	0x40021000
 8004f88:	42420000 	.word	0x42420000
 8004f8c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004f90:	4b92      	ldr	r3, [pc, #584]	@ (80051dc <HAL_RCC_OscConfig+0x4c4>)
 8004f92:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f94:	f003 0302 	and.w	r3, r3, #2
 8004f98:	2b00      	cmp	r3, #0
 8004f9a:	d1e9      	bne.n	8004f70 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	f003 0304 	and.w	r3, r3, #4
 8004fa4:	2b00      	cmp	r3, #0
 8004fa6:	f000 80a6 	beq.w	80050f6 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004faa:	2300      	movs	r3, #0
 8004fac:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004fae:	4b8b      	ldr	r3, [pc, #556]	@ (80051dc <HAL_RCC_OscConfig+0x4c4>)
 8004fb0:	69db      	ldr	r3, [r3, #28]
 8004fb2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004fb6:	2b00      	cmp	r3, #0
 8004fb8:	d10d      	bne.n	8004fd6 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004fba:	4b88      	ldr	r3, [pc, #544]	@ (80051dc <HAL_RCC_OscConfig+0x4c4>)
 8004fbc:	69db      	ldr	r3, [r3, #28]
 8004fbe:	4a87      	ldr	r2, [pc, #540]	@ (80051dc <HAL_RCC_OscConfig+0x4c4>)
 8004fc0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004fc4:	61d3      	str	r3, [r2, #28]
 8004fc6:	4b85      	ldr	r3, [pc, #532]	@ (80051dc <HAL_RCC_OscConfig+0x4c4>)
 8004fc8:	69db      	ldr	r3, [r3, #28]
 8004fca:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004fce:	60bb      	str	r3, [r7, #8]
 8004fd0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004fd2:	2301      	movs	r3, #1
 8004fd4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004fd6:	4b82      	ldr	r3, [pc, #520]	@ (80051e0 <HAL_RCC_OscConfig+0x4c8>)
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004fde:	2b00      	cmp	r3, #0
 8004fe0:	d118      	bne.n	8005014 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004fe2:	4b7f      	ldr	r3, [pc, #508]	@ (80051e0 <HAL_RCC_OscConfig+0x4c8>)
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	4a7e      	ldr	r2, [pc, #504]	@ (80051e0 <HAL_RCC_OscConfig+0x4c8>)
 8004fe8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004fec:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004fee:	f7fd fb6d 	bl	80026cc <HAL_GetTick>
 8004ff2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004ff4:	e008      	b.n	8005008 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004ff6:	f7fd fb69 	bl	80026cc <HAL_GetTick>
 8004ffa:	4602      	mov	r2, r0
 8004ffc:	693b      	ldr	r3, [r7, #16]
 8004ffe:	1ad3      	subs	r3, r2, r3
 8005000:	2b64      	cmp	r3, #100	@ 0x64
 8005002:	d901      	bls.n	8005008 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8005004:	2303      	movs	r3, #3
 8005006:	e103      	b.n	8005210 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005008:	4b75      	ldr	r3, [pc, #468]	@ (80051e0 <HAL_RCC_OscConfig+0x4c8>)
 800500a:	681b      	ldr	r3, [r3, #0]
 800500c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005010:	2b00      	cmp	r3, #0
 8005012:	d0f0      	beq.n	8004ff6 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	68db      	ldr	r3, [r3, #12]
 8005018:	2b01      	cmp	r3, #1
 800501a:	d106      	bne.n	800502a <HAL_RCC_OscConfig+0x312>
 800501c:	4b6f      	ldr	r3, [pc, #444]	@ (80051dc <HAL_RCC_OscConfig+0x4c4>)
 800501e:	6a1b      	ldr	r3, [r3, #32]
 8005020:	4a6e      	ldr	r2, [pc, #440]	@ (80051dc <HAL_RCC_OscConfig+0x4c4>)
 8005022:	f043 0301 	orr.w	r3, r3, #1
 8005026:	6213      	str	r3, [r2, #32]
 8005028:	e02d      	b.n	8005086 <HAL_RCC_OscConfig+0x36e>
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	68db      	ldr	r3, [r3, #12]
 800502e:	2b00      	cmp	r3, #0
 8005030:	d10c      	bne.n	800504c <HAL_RCC_OscConfig+0x334>
 8005032:	4b6a      	ldr	r3, [pc, #424]	@ (80051dc <HAL_RCC_OscConfig+0x4c4>)
 8005034:	6a1b      	ldr	r3, [r3, #32]
 8005036:	4a69      	ldr	r2, [pc, #420]	@ (80051dc <HAL_RCC_OscConfig+0x4c4>)
 8005038:	f023 0301 	bic.w	r3, r3, #1
 800503c:	6213      	str	r3, [r2, #32]
 800503e:	4b67      	ldr	r3, [pc, #412]	@ (80051dc <HAL_RCC_OscConfig+0x4c4>)
 8005040:	6a1b      	ldr	r3, [r3, #32]
 8005042:	4a66      	ldr	r2, [pc, #408]	@ (80051dc <HAL_RCC_OscConfig+0x4c4>)
 8005044:	f023 0304 	bic.w	r3, r3, #4
 8005048:	6213      	str	r3, [r2, #32]
 800504a:	e01c      	b.n	8005086 <HAL_RCC_OscConfig+0x36e>
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	68db      	ldr	r3, [r3, #12]
 8005050:	2b05      	cmp	r3, #5
 8005052:	d10c      	bne.n	800506e <HAL_RCC_OscConfig+0x356>
 8005054:	4b61      	ldr	r3, [pc, #388]	@ (80051dc <HAL_RCC_OscConfig+0x4c4>)
 8005056:	6a1b      	ldr	r3, [r3, #32]
 8005058:	4a60      	ldr	r2, [pc, #384]	@ (80051dc <HAL_RCC_OscConfig+0x4c4>)
 800505a:	f043 0304 	orr.w	r3, r3, #4
 800505e:	6213      	str	r3, [r2, #32]
 8005060:	4b5e      	ldr	r3, [pc, #376]	@ (80051dc <HAL_RCC_OscConfig+0x4c4>)
 8005062:	6a1b      	ldr	r3, [r3, #32]
 8005064:	4a5d      	ldr	r2, [pc, #372]	@ (80051dc <HAL_RCC_OscConfig+0x4c4>)
 8005066:	f043 0301 	orr.w	r3, r3, #1
 800506a:	6213      	str	r3, [r2, #32]
 800506c:	e00b      	b.n	8005086 <HAL_RCC_OscConfig+0x36e>
 800506e:	4b5b      	ldr	r3, [pc, #364]	@ (80051dc <HAL_RCC_OscConfig+0x4c4>)
 8005070:	6a1b      	ldr	r3, [r3, #32]
 8005072:	4a5a      	ldr	r2, [pc, #360]	@ (80051dc <HAL_RCC_OscConfig+0x4c4>)
 8005074:	f023 0301 	bic.w	r3, r3, #1
 8005078:	6213      	str	r3, [r2, #32]
 800507a:	4b58      	ldr	r3, [pc, #352]	@ (80051dc <HAL_RCC_OscConfig+0x4c4>)
 800507c:	6a1b      	ldr	r3, [r3, #32]
 800507e:	4a57      	ldr	r2, [pc, #348]	@ (80051dc <HAL_RCC_OscConfig+0x4c4>)
 8005080:	f023 0304 	bic.w	r3, r3, #4
 8005084:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	68db      	ldr	r3, [r3, #12]
 800508a:	2b00      	cmp	r3, #0
 800508c:	d015      	beq.n	80050ba <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800508e:	f7fd fb1d 	bl	80026cc <HAL_GetTick>
 8005092:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005094:	e00a      	b.n	80050ac <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005096:	f7fd fb19 	bl	80026cc <HAL_GetTick>
 800509a:	4602      	mov	r2, r0
 800509c:	693b      	ldr	r3, [r7, #16]
 800509e:	1ad3      	subs	r3, r2, r3
 80050a0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80050a4:	4293      	cmp	r3, r2
 80050a6:	d901      	bls.n	80050ac <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80050a8:	2303      	movs	r3, #3
 80050aa:	e0b1      	b.n	8005210 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80050ac:	4b4b      	ldr	r3, [pc, #300]	@ (80051dc <HAL_RCC_OscConfig+0x4c4>)
 80050ae:	6a1b      	ldr	r3, [r3, #32]
 80050b0:	f003 0302 	and.w	r3, r3, #2
 80050b4:	2b00      	cmp	r3, #0
 80050b6:	d0ee      	beq.n	8005096 <HAL_RCC_OscConfig+0x37e>
 80050b8:	e014      	b.n	80050e4 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80050ba:	f7fd fb07 	bl	80026cc <HAL_GetTick>
 80050be:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80050c0:	e00a      	b.n	80050d8 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80050c2:	f7fd fb03 	bl	80026cc <HAL_GetTick>
 80050c6:	4602      	mov	r2, r0
 80050c8:	693b      	ldr	r3, [r7, #16]
 80050ca:	1ad3      	subs	r3, r2, r3
 80050cc:	f241 3288 	movw	r2, #5000	@ 0x1388
 80050d0:	4293      	cmp	r3, r2
 80050d2:	d901      	bls.n	80050d8 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80050d4:	2303      	movs	r3, #3
 80050d6:	e09b      	b.n	8005210 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80050d8:	4b40      	ldr	r3, [pc, #256]	@ (80051dc <HAL_RCC_OscConfig+0x4c4>)
 80050da:	6a1b      	ldr	r3, [r3, #32]
 80050dc:	f003 0302 	and.w	r3, r3, #2
 80050e0:	2b00      	cmp	r3, #0
 80050e2:	d1ee      	bne.n	80050c2 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80050e4:	7dfb      	ldrb	r3, [r7, #23]
 80050e6:	2b01      	cmp	r3, #1
 80050e8:	d105      	bne.n	80050f6 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80050ea:	4b3c      	ldr	r3, [pc, #240]	@ (80051dc <HAL_RCC_OscConfig+0x4c4>)
 80050ec:	69db      	ldr	r3, [r3, #28]
 80050ee:	4a3b      	ldr	r2, [pc, #236]	@ (80051dc <HAL_RCC_OscConfig+0x4c4>)
 80050f0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80050f4:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	69db      	ldr	r3, [r3, #28]
 80050fa:	2b00      	cmp	r3, #0
 80050fc:	f000 8087 	beq.w	800520e <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005100:	4b36      	ldr	r3, [pc, #216]	@ (80051dc <HAL_RCC_OscConfig+0x4c4>)
 8005102:	685b      	ldr	r3, [r3, #4]
 8005104:	f003 030c 	and.w	r3, r3, #12
 8005108:	2b08      	cmp	r3, #8
 800510a:	d061      	beq.n	80051d0 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	69db      	ldr	r3, [r3, #28]
 8005110:	2b02      	cmp	r3, #2
 8005112:	d146      	bne.n	80051a2 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005114:	4b33      	ldr	r3, [pc, #204]	@ (80051e4 <HAL_RCC_OscConfig+0x4cc>)
 8005116:	2200      	movs	r2, #0
 8005118:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800511a:	f7fd fad7 	bl	80026cc <HAL_GetTick>
 800511e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005120:	e008      	b.n	8005134 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005122:	f7fd fad3 	bl	80026cc <HAL_GetTick>
 8005126:	4602      	mov	r2, r0
 8005128:	693b      	ldr	r3, [r7, #16]
 800512a:	1ad3      	subs	r3, r2, r3
 800512c:	2b02      	cmp	r3, #2
 800512e:	d901      	bls.n	8005134 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8005130:	2303      	movs	r3, #3
 8005132:	e06d      	b.n	8005210 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005134:	4b29      	ldr	r3, [pc, #164]	@ (80051dc <HAL_RCC_OscConfig+0x4c4>)
 8005136:	681b      	ldr	r3, [r3, #0]
 8005138:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800513c:	2b00      	cmp	r3, #0
 800513e:	d1f0      	bne.n	8005122 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	6a1b      	ldr	r3, [r3, #32]
 8005144:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005148:	d108      	bne.n	800515c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800514a:	4b24      	ldr	r3, [pc, #144]	@ (80051dc <HAL_RCC_OscConfig+0x4c4>)
 800514c:	685b      	ldr	r3, [r3, #4]
 800514e:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	689b      	ldr	r3, [r3, #8]
 8005156:	4921      	ldr	r1, [pc, #132]	@ (80051dc <HAL_RCC_OscConfig+0x4c4>)
 8005158:	4313      	orrs	r3, r2
 800515a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800515c:	4b1f      	ldr	r3, [pc, #124]	@ (80051dc <HAL_RCC_OscConfig+0x4c4>)
 800515e:	685b      	ldr	r3, [r3, #4]
 8005160:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	6a19      	ldr	r1, [r3, #32]
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800516c:	430b      	orrs	r3, r1
 800516e:	491b      	ldr	r1, [pc, #108]	@ (80051dc <HAL_RCC_OscConfig+0x4c4>)
 8005170:	4313      	orrs	r3, r2
 8005172:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005174:	4b1b      	ldr	r3, [pc, #108]	@ (80051e4 <HAL_RCC_OscConfig+0x4cc>)
 8005176:	2201      	movs	r2, #1
 8005178:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800517a:	f7fd faa7 	bl	80026cc <HAL_GetTick>
 800517e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005180:	e008      	b.n	8005194 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005182:	f7fd faa3 	bl	80026cc <HAL_GetTick>
 8005186:	4602      	mov	r2, r0
 8005188:	693b      	ldr	r3, [r7, #16]
 800518a:	1ad3      	subs	r3, r2, r3
 800518c:	2b02      	cmp	r3, #2
 800518e:	d901      	bls.n	8005194 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8005190:	2303      	movs	r3, #3
 8005192:	e03d      	b.n	8005210 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005194:	4b11      	ldr	r3, [pc, #68]	@ (80051dc <HAL_RCC_OscConfig+0x4c4>)
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800519c:	2b00      	cmp	r3, #0
 800519e:	d0f0      	beq.n	8005182 <HAL_RCC_OscConfig+0x46a>
 80051a0:	e035      	b.n	800520e <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80051a2:	4b10      	ldr	r3, [pc, #64]	@ (80051e4 <HAL_RCC_OscConfig+0x4cc>)
 80051a4:	2200      	movs	r2, #0
 80051a6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80051a8:	f7fd fa90 	bl	80026cc <HAL_GetTick>
 80051ac:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80051ae:	e008      	b.n	80051c2 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80051b0:	f7fd fa8c 	bl	80026cc <HAL_GetTick>
 80051b4:	4602      	mov	r2, r0
 80051b6:	693b      	ldr	r3, [r7, #16]
 80051b8:	1ad3      	subs	r3, r2, r3
 80051ba:	2b02      	cmp	r3, #2
 80051bc:	d901      	bls.n	80051c2 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80051be:	2303      	movs	r3, #3
 80051c0:	e026      	b.n	8005210 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80051c2:	4b06      	ldr	r3, [pc, #24]	@ (80051dc <HAL_RCC_OscConfig+0x4c4>)
 80051c4:	681b      	ldr	r3, [r3, #0]
 80051c6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80051ca:	2b00      	cmp	r3, #0
 80051cc:	d1f0      	bne.n	80051b0 <HAL_RCC_OscConfig+0x498>
 80051ce:	e01e      	b.n	800520e <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	69db      	ldr	r3, [r3, #28]
 80051d4:	2b01      	cmp	r3, #1
 80051d6:	d107      	bne.n	80051e8 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80051d8:	2301      	movs	r3, #1
 80051da:	e019      	b.n	8005210 <HAL_RCC_OscConfig+0x4f8>
 80051dc:	40021000 	.word	0x40021000
 80051e0:	40007000 	.word	0x40007000
 80051e4:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80051e8:	4b0b      	ldr	r3, [pc, #44]	@ (8005218 <HAL_RCC_OscConfig+0x500>)
 80051ea:	685b      	ldr	r3, [r3, #4]
 80051ec:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80051ee:	68fb      	ldr	r3, [r7, #12]
 80051f0:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	6a1b      	ldr	r3, [r3, #32]
 80051f8:	429a      	cmp	r2, r3
 80051fa:	d106      	bne.n	800520a <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80051fc:	68fb      	ldr	r3, [r7, #12]
 80051fe:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005206:	429a      	cmp	r2, r3
 8005208:	d001      	beq.n	800520e <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 800520a:	2301      	movs	r3, #1
 800520c:	e000      	b.n	8005210 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 800520e:	2300      	movs	r3, #0
}
 8005210:	4618      	mov	r0, r3
 8005212:	3718      	adds	r7, #24
 8005214:	46bd      	mov	sp, r7
 8005216:	bd80      	pop	{r7, pc}
 8005218:	40021000 	.word	0x40021000

0800521c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800521c:	b580      	push	{r7, lr}
 800521e:	b084      	sub	sp, #16
 8005220:	af00      	add	r7, sp, #0
 8005222:	6078      	str	r0, [r7, #4]
 8005224:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	2b00      	cmp	r3, #0
 800522a:	d101      	bne.n	8005230 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800522c:	2301      	movs	r3, #1
 800522e:	e0d0      	b.n	80053d2 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005230:	4b6a      	ldr	r3, [pc, #424]	@ (80053dc <HAL_RCC_ClockConfig+0x1c0>)
 8005232:	681b      	ldr	r3, [r3, #0]
 8005234:	f003 0307 	and.w	r3, r3, #7
 8005238:	683a      	ldr	r2, [r7, #0]
 800523a:	429a      	cmp	r2, r3
 800523c:	d910      	bls.n	8005260 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800523e:	4b67      	ldr	r3, [pc, #412]	@ (80053dc <HAL_RCC_ClockConfig+0x1c0>)
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	f023 0207 	bic.w	r2, r3, #7
 8005246:	4965      	ldr	r1, [pc, #404]	@ (80053dc <HAL_RCC_ClockConfig+0x1c0>)
 8005248:	683b      	ldr	r3, [r7, #0]
 800524a:	4313      	orrs	r3, r2
 800524c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800524e:	4b63      	ldr	r3, [pc, #396]	@ (80053dc <HAL_RCC_ClockConfig+0x1c0>)
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	f003 0307 	and.w	r3, r3, #7
 8005256:	683a      	ldr	r2, [r7, #0]
 8005258:	429a      	cmp	r2, r3
 800525a:	d001      	beq.n	8005260 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 800525c:	2301      	movs	r3, #1
 800525e:	e0b8      	b.n	80053d2 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	681b      	ldr	r3, [r3, #0]
 8005264:	f003 0302 	and.w	r3, r3, #2
 8005268:	2b00      	cmp	r3, #0
 800526a:	d020      	beq.n	80052ae <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	f003 0304 	and.w	r3, r3, #4
 8005274:	2b00      	cmp	r3, #0
 8005276:	d005      	beq.n	8005284 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005278:	4b59      	ldr	r3, [pc, #356]	@ (80053e0 <HAL_RCC_ClockConfig+0x1c4>)
 800527a:	685b      	ldr	r3, [r3, #4]
 800527c:	4a58      	ldr	r2, [pc, #352]	@ (80053e0 <HAL_RCC_ClockConfig+0x1c4>)
 800527e:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8005282:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	f003 0308 	and.w	r3, r3, #8
 800528c:	2b00      	cmp	r3, #0
 800528e:	d005      	beq.n	800529c <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005290:	4b53      	ldr	r3, [pc, #332]	@ (80053e0 <HAL_RCC_ClockConfig+0x1c4>)
 8005292:	685b      	ldr	r3, [r3, #4]
 8005294:	4a52      	ldr	r2, [pc, #328]	@ (80053e0 <HAL_RCC_ClockConfig+0x1c4>)
 8005296:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 800529a:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800529c:	4b50      	ldr	r3, [pc, #320]	@ (80053e0 <HAL_RCC_ClockConfig+0x1c4>)
 800529e:	685b      	ldr	r3, [r3, #4]
 80052a0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	689b      	ldr	r3, [r3, #8]
 80052a8:	494d      	ldr	r1, [pc, #308]	@ (80053e0 <HAL_RCC_ClockConfig+0x1c4>)
 80052aa:	4313      	orrs	r3, r2
 80052ac:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	f003 0301 	and.w	r3, r3, #1
 80052b6:	2b00      	cmp	r3, #0
 80052b8:	d040      	beq.n	800533c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	685b      	ldr	r3, [r3, #4]
 80052be:	2b01      	cmp	r3, #1
 80052c0:	d107      	bne.n	80052d2 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80052c2:	4b47      	ldr	r3, [pc, #284]	@ (80053e0 <HAL_RCC_ClockConfig+0x1c4>)
 80052c4:	681b      	ldr	r3, [r3, #0]
 80052c6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80052ca:	2b00      	cmp	r3, #0
 80052cc:	d115      	bne.n	80052fa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80052ce:	2301      	movs	r3, #1
 80052d0:	e07f      	b.n	80053d2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	685b      	ldr	r3, [r3, #4]
 80052d6:	2b02      	cmp	r3, #2
 80052d8:	d107      	bne.n	80052ea <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80052da:	4b41      	ldr	r3, [pc, #260]	@ (80053e0 <HAL_RCC_ClockConfig+0x1c4>)
 80052dc:	681b      	ldr	r3, [r3, #0]
 80052de:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80052e2:	2b00      	cmp	r3, #0
 80052e4:	d109      	bne.n	80052fa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80052e6:	2301      	movs	r3, #1
 80052e8:	e073      	b.n	80053d2 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80052ea:	4b3d      	ldr	r3, [pc, #244]	@ (80053e0 <HAL_RCC_ClockConfig+0x1c4>)
 80052ec:	681b      	ldr	r3, [r3, #0]
 80052ee:	f003 0302 	and.w	r3, r3, #2
 80052f2:	2b00      	cmp	r3, #0
 80052f4:	d101      	bne.n	80052fa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80052f6:	2301      	movs	r3, #1
 80052f8:	e06b      	b.n	80053d2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80052fa:	4b39      	ldr	r3, [pc, #228]	@ (80053e0 <HAL_RCC_ClockConfig+0x1c4>)
 80052fc:	685b      	ldr	r3, [r3, #4]
 80052fe:	f023 0203 	bic.w	r2, r3, #3
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	685b      	ldr	r3, [r3, #4]
 8005306:	4936      	ldr	r1, [pc, #216]	@ (80053e0 <HAL_RCC_ClockConfig+0x1c4>)
 8005308:	4313      	orrs	r3, r2
 800530a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800530c:	f7fd f9de 	bl	80026cc <HAL_GetTick>
 8005310:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005312:	e00a      	b.n	800532a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005314:	f7fd f9da 	bl	80026cc <HAL_GetTick>
 8005318:	4602      	mov	r2, r0
 800531a:	68fb      	ldr	r3, [r7, #12]
 800531c:	1ad3      	subs	r3, r2, r3
 800531e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005322:	4293      	cmp	r3, r2
 8005324:	d901      	bls.n	800532a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005326:	2303      	movs	r3, #3
 8005328:	e053      	b.n	80053d2 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800532a:	4b2d      	ldr	r3, [pc, #180]	@ (80053e0 <HAL_RCC_ClockConfig+0x1c4>)
 800532c:	685b      	ldr	r3, [r3, #4]
 800532e:	f003 020c 	and.w	r2, r3, #12
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	685b      	ldr	r3, [r3, #4]
 8005336:	009b      	lsls	r3, r3, #2
 8005338:	429a      	cmp	r2, r3
 800533a:	d1eb      	bne.n	8005314 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800533c:	4b27      	ldr	r3, [pc, #156]	@ (80053dc <HAL_RCC_ClockConfig+0x1c0>)
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	f003 0307 	and.w	r3, r3, #7
 8005344:	683a      	ldr	r2, [r7, #0]
 8005346:	429a      	cmp	r2, r3
 8005348:	d210      	bcs.n	800536c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800534a:	4b24      	ldr	r3, [pc, #144]	@ (80053dc <HAL_RCC_ClockConfig+0x1c0>)
 800534c:	681b      	ldr	r3, [r3, #0]
 800534e:	f023 0207 	bic.w	r2, r3, #7
 8005352:	4922      	ldr	r1, [pc, #136]	@ (80053dc <HAL_RCC_ClockConfig+0x1c0>)
 8005354:	683b      	ldr	r3, [r7, #0]
 8005356:	4313      	orrs	r3, r2
 8005358:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800535a:	4b20      	ldr	r3, [pc, #128]	@ (80053dc <HAL_RCC_ClockConfig+0x1c0>)
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	f003 0307 	and.w	r3, r3, #7
 8005362:	683a      	ldr	r2, [r7, #0]
 8005364:	429a      	cmp	r2, r3
 8005366:	d001      	beq.n	800536c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8005368:	2301      	movs	r3, #1
 800536a:	e032      	b.n	80053d2 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	681b      	ldr	r3, [r3, #0]
 8005370:	f003 0304 	and.w	r3, r3, #4
 8005374:	2b00      	cmp	r3, #0
 8005376:	d008      	beq.n	800538a <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005378:	4b19      	ldr	r3, [pc, #100]	@ (80053e0 <HAL_RCC_ClockConfig+0x1c4>)
 800537a:	685b      	ldr	r3, [r3, #4]
 800537c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	68db      	ldr	r3, [r3, #12]
 8005384:	4916      	ldr	r1, [pc, #88]	@ (80053e0 <HAL_RCC_ClockConfig+0x1c4>)
 8005386:	4313      	orrs	r3, r2
 8005388:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	681b      	ldr	r3, [r3, #0]
 800538e:	f003 0308 	and.w	r3, r3, #8
 8005392:	2b00      	cmp	r3, #0
 8005394:	d009      	beq.n	80053aa <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8005396:	4b12      	ldr	r3, [pc, #72]	@ (80053e0 <HAL_RCC_ClockConfig+0x1c4>)
 8005398:	685b      	ldr	r3, [r3, #4]
 800539a:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	691b      	ldr	r3, [r3, #16]
 80053a2:	00db      	lsls	r3, r3, #3
 80053a4:	490e      	ldr	r1, [pc, #56]	@ (80053e0 <HAL_RCC_ClockConfig+0x1c4>)
 80053a6:	4313      	orrs	r3, r2
 80053a8:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80053aa:	f000 f821 	bl	80053f0 <HAL_RCC_GetSysClockFreq>
 80053ae:	4602      	mov	r2, r0
 80053b0:	4b0b      	ldr	r3, [pc, #44]	@ (80053e0 <HAL_RCC_ClockConfig+0x1c4>)
 80053b2:	685b      	ldr	r3, [r3, #4]
 80053b4:	091b      	lsrs	r3, r3, #4
 80053b6:	f003 030f 	and.w	r3, r3, #15
 80053ba:	490a      	ldr	r1, [pc, #40]	@ (80053e4 <HAL_RCC_ClockConfig+0x1c8>)
 80053bc:	5ccb      	ldrb	r3, [r1, r3]
 80053be:	fa22 f303 	lsr.w	r3, r2, r3
 80053c2:	4a09      	ldr	r2, [pc, #36]	@ (80053e8 <HAL_RCC_ClockConfig+0x1cc>)
 80053c4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80053c6:	4b09      	ldr	r3, [pc, #36]	@ (80053ec <HAL_RCC_ClockConfig+0x1d0>)
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	4618      	mov	r0, r3
 80053cc:	f7fd f93c 	bl	8002648 <HAL_InitTick>

  return HAL_OK;
 80053d0:	2300      	movs	r3, #0
}
 80053d2:	4618      	mov	r0, r3
 80053d4:	3710      	adds	r7, #16
 80053d6:	46bd      	mov	sp, r7
 80053d8:	bd80      	pop	{r7, pc}
 80053da:	bf00      	nop
 80053dc:	40022000 	.word	0x40022000
 80053e0:	40021000 	.word	0x40021000
 80053e4:	08006928 	.word	0x08006928
 80053e8:	20000004 	.word	0x20000004
 80053ec:	20000008 	.word	0x20000008

080053f0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80053f0:	b480      	push	{r7}
 80053f2:	b087      	sub	sp, #28
 80053f4:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80053f6:	2300      	movs	r3, #0
 80053f8:	60fb      	str	r3, [r7, #12]
 80053fa:	2300      	movs	r3, #0
 80053fc:	60bb      	str	r3, [r7, #8]
 80053fe:	2300      	movs	r3, #0
 8005400:	617b      	str	r3, [r7, #20]
 8005402:	2300      	movs	r3, #0
 8005404:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8005406:	2300      	movs	r3, #0
 8005408:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800540a:	4b1e      	ldr	r3, [pc, #120]	@ (8005484 <HAL_RCC_GetSysClockFreq+0x94>)
 800540c:	685b      	ldr	r3, [r3, #4]
 800540e:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8005410:	68fb      	ldr	r3, [r7, #12]
 8005412:	f003 030c 	and.w	r3, r3, #12
 8005416:	2b04      	cmp	r3, #4
 8005418:	d002      	beq.n	8005420 <HAL_RCC_GetSysClockFreq+0x30>
 800541a:	2b08      	cmp	r3, #8
 800541c:	d003      	beq.n	8005426 <HAL_RCC_GetSysClockFreq+0x36>
 800541e:	e027      	b.n	8005470 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8005420:	4b19      	ldr	r3, [pc, #100]	@ (8005488 <HAL_RCC_GetSysClockFreq+0x98>)
 8005422:	613b      	str	r3, [r7, #16]
      break;
 8005424:	e027      	b.n	8005476 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8005426:	68fb      	ldr	r3, [r7, #12]
 8005428:	0c9b      	lsrs	r3, r3, #18
 800542a:	f003 030f 	and.w	r3, r3, #15
 800542e:	4a17      	ldr	r2, [pc, #92]	@ (800548c <HAL_RCC_GetSysClockFreq+0x9c>)
 8005430:	5cd3      	ldrb	r3, [r2, r3]
 8005432:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8005434:	68fb      	ldr	r3, [r7, #12]
 8005436:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800543a:	2b00      	cmp	r3, #0
 800543c:	d010      	beq.n	8005460 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800543e:	4b11      	ldr	r3, [pc, #68]	@ (8005484 <HAL_RCC_GetSysClockFreq+0x94>)
 8005440:	685b      	ldr	r3, [r3, #4]
 8005442:	0c5b      	lsrs	r3, r3, #17
 8005444:	f003 0301 	and.w	r3, r3, #1
 8005448:	4a11      	ldr	r2, [pc, #68]	@ (8005490 <HAL_RCC_GetSysClockFreq+0xa0>)
 800544a:	5cd3      	ldrb	r3, [r2, r3]
 800544c:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	4a0d      	ldr	r2, [pc, #52]	@ (8005488 <HAL_RCC_GetSysClockFreq+0x98>)
 8005452:	fb03 f202 	mul.w	r2, r3, r2
 8005456:	68bb      	ldr	r3, [r7, #8]
 8005458:	fbb2 f3f3 	udiv	r3, r2, r3
 800545c:	617b      	str	r3, [r7, #20]
 800545e:	e004      	b.n	800546a <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	4a0c      	ldr	r2, [pc, #48]	@ (8005494 <HAL_RCC_GetSysClockFreq+0xa4>)
 8005464:	fb02 f303 	mul.w	r3, r2, r3
 8005468:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800546a:	697b      	ldr	r3, [r7, #20]
 800546c:	613b      	str	r3, [r7, #16]
      break;
 800546e:	e002      	b.n	8005476 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8005470:	4b05      	ldr	r3, [pc, #20]	@ (8005488 <HAL_RCC_GetSysClockFreq+0x98>)
 8005472:	613b      	str	r3, [r7, #16]
      break;
 8005474:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005476:	693b      	ldr	r3, [r7, #16]
}
 8005478:	4618      	mov	r0, r3
 800547a:	371c      	adds	r7, #28
 800547c:	46bd      	mov	sp, r7
 800547e:	bc80      	pop	{r7}
 8005480:	4770      	bx	lr
 8005482:	bf00      	nop
 8005484:	40021000 	.word	0x40021000
 8005488:	007a1200 	.word	0x007a1200
 800548c:	08006940 	.word	0x08006940
 8005490:	08006950 	.word	0x08006950
 8005494:	003d0900 	.word	0x003d0900

08005498 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005498:	b480      	push	{r7}
 800549a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800549c:	4b02      	ldr	r3, [pc, #8]	@ (80054a8 <HAL_RCC_GetHCLKFreq+0x10>)
 800549e:	681b      	ldr	r3, [r3, #0]
}
 80054a0:	4618      	mov	r0, r3
 80054a2:	46bd      	mov	sp, r7
 80054a4:	bc80      	pop	{r7}
 80054a6:	4770      	bx	lr
 80054a8:	20000004 	.word	0x20000004

080054ac <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80054ac:	b580      	push	{r7, lr}
 80054ae:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80054b0:	f7ff fff2 	bl	8005498 <HAL_RCC_GetHCLKFreq>
 80054b4:	4602      	mov	r2, r0
 80054b6:	4b05      	ldr	r3, [pc, #20]	@ (80054cc <HAL_RCC_GetPCLK1Freq+0x20>)
 80054b8:	685b      	ldr	r3, [r3, #4]
 80054ba:	0a1b      	lsrs	r3, r3, #8
 80054bc:	f003 0307 	and.w	r3, r3, #7
 80054c0:	4903      	ldr	r1, [pc, #12]	@ (80054d0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80054c2:	5ccb      	ldrb	r3, [r1, r3]
 80054c4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80054c8:	4618      	mov	r0, r3
 80054ca:	bd80      	pop	{r7, pc}
 80054cc:	40021000 	.word	0x40021000
 80054d0:	08006938 	.word	0x08006938

080054d4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80054d4:	b580      	push	{r7, lr}
 80054d6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80054d8:	f7ff ffde 	bl	8005498 <HAL_RCC_GetHCLKFreq>
 80054dc:	4602      	mov	r2, r0
 80054de:	4b05      	ldr	r3, [pc, #20]	@ (80054f4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80054e0:	685b      	ldr	r3, [r3, #4]
 80054e2:	0adb      	lsrs	r3, r3, #11
 80054e4:	f003 0307 	and.w	r3, r3, #7
 80054e8:	4903      	ldr	r1, [pc, #12]	@ (80054f8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80054ea:	5ccb      	ldrb	r3, [r1, r3]
 80054ec:	fa22 f303 	lsr.w	r3, r2, r3
}
 80054f0:	4618      	mov	r0, r3
 80054f2:	bd80      	pop	{r7, pc}
 80054f4:	40021000 	.word	0x40021000
 80054f8:	08006938 	.word	0x08006938

080054fc <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80054fc:	b480      	push	{r7}
 80054fe:	b085      	sub	sp, #20
 8005500:	af00      	add	r7, sp, #0
 8005502:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8005504:	4b0a      	ldr	r3, [pc, #40]	@ (8005530 <RCC_Delay+0x34>)
 8005506:	681b      	ldr	r3, [r3, #0]
 8005508:	4a0a      	ldr	r2, [pc, #40]	@ (8005534 <RCC_Delay+0x38>)
 800550a:	fba2 2303 	umull	r2, r3, r2, r3
 800550e:	0a5b      	lsrs	r3, r3, #9
 8005510:	687a      	ldr	r2, [r7, #4]
 8005512:	fb02 f303 	mul.w	r3, r2, r3
 8005516:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8005518:	bf00      	nop
  }
  while (Delay --);
 800551a:	68fb      	ldr	r3, [r7, #12]
 800551c:	1e5a      	subs	r2, r3, #1
 800551e:	60fa      	str	r2, [r7, #12]
 8005520:	2b00      	cmp	r3, #0
 8005522:	d1f9      	bne.n	8005518 <RCC_Delay+0x1c>
}
 8005524:	bf00      	nop
 8005526:	bf00      	nop
 8005528:	3714      	adds	r7, #20
 800552a:	46bd      	mov	sp, r7
 800552c:	bc80      	pop	{r7}
 800552e:	4770      	bx	lr
 8005530:	20000004 	.word	0x20000004
 8005534:	10624dd3 	.word	0x10624dd3

08005538 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005538:	b580      	push	{r7, lr}
 800553a:	b086      	sub	sp, #24
 800553c:	af00      	add	r7, sp, #0
 800553e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8005540:	2300      	movs	r3, #0
 8005542:	613b      	str	r3, [r7, #16]
 8005544:	2300      	movs	r3, #0
 8005546:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	f003 0301 	and.w	r3, r3, #1
 8005550:	2b00      	cmp	r3, #0
 8005552:	d07d      	beq.n	8005650 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8005554:	2300      	movs	r3, #0
 8005556:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005558:	4b4f      	ldr	r3, [pc, #316]	@ (8005698 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800555a:	69db      	ldr	r3, [r3, #28]
 800555c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005560:	2b00      	cmp	r3, #0
 8005562:	d10d      	bne.n	8005580 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005564:	4b4c      	ldr	r3, [pc, #304]	@ (8005698 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005566:	69db      	ldr	r3, [r3, #28]
 8005568:	4a4b      	ldr	r2, [pc, #300]	@ (8005698 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800556a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800556e:	61d3      	str	r3, [r2, #28]
 8005570:	4b49      	ldr	r3, [pc, #292]	@ (8005698 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005572:	69db      	ldr	r3, [r3, #28]
 8005574:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005578:	60bb      	str	r3, [r7, #8]
 800557a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800557c:	2301      	movs	r3, #1
 800557e:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005580:	4b46      	ldr	r3, [pc, #280]	@ (800569c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005582:	681b      	ldr	r3, [r3, #0]
 8005584:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005588:	2b00      	cmp	r3, #0
 800558a:	d118      	bne.n	80055be <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800558c:	4b43      	ldr	r3, [pc, #268]	@ (800569c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	4a42      	ldr	r2, [pc, #264]	@ (800569c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005592:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005596:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005598:	f7fd f898 	bl	80026cc <HAL_GetTick>
 800559c:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800559e:	e008      	b.n	80055b2 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80055a0:	f7fd f894 	bl	80026cc <HAL_GetTick>
 80055a4:	4602      	mov	r2, r0
 80055a6:	693b      	ldr	r3, [r7, #16]
 80055a8:	1ad3      	subs	r3, r2, r3
 80055aa:	2b64      	cmp	r3, #100	@ 0x64
 80055ac:	d901      	bls.n	80055b2 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 80055ae:	2303      	movs	r3, #3
 80055b0:	e06d      	b.n	800568e <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80055b2:	4b3a      	ldr	r3, [pc, #232]	@ (800569c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80055ba:	2b00      	cmp	r3, #0
 80055bc:	d0f0      	beq.n	80055a0 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80055be:	4b36      	ldr	r3, [pc, #216]	@ (8005698 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80055c0:	6a1b      	ldr	r3, [r3, #32]
 80055c2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80055c6:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80055c8:	68fb      	ldr	r3, [r7, #12]
 80055ca:	2b00      	cmp	r3, #0
 80055cc:	d02e      	beq.n	800562c <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	685b      	ldr	r3, [r3, #4]
 80055d2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80055d6:	68fa      	ldr	r2, [r7, #12]
 80055d8:	429a      	cmp	r2, r3
 80055da:	d027      	beq.n	800562c <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80055dc:	4b2e      	ldr	r3, [pc, #184]	@ (8005698 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80055de:	6a1b      	ldr	r3, [r3, #32]
 80055e0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80055e4:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80055e6:	4b2e      	ldr	r3, [pc, #184]	@ (80056a0 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80055e8:	2201      	movs	r2, #1
 80055ea:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80055ec:	4b2c      	ldr	r3, [pc, #176]	@ (80056a0 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80055ee:	2200      	movs	r2, #0
 80055f0:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80055f2:	4a29      	ldr	r2, [pc, #164]	@ (8005698 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80055f4:	68fb      	ldr	r3, [r7, #12]
 80055f6:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80055f8:	68fb      	ldr	r3, [r7, #12]
 80055fa:	f003 0301 	and.w	r3, r3, #1
 80055fe:	2b00      	cmp	r3, #0
 8005600:	d014      	beq.n	800562c <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005602:	f7fd f863 	bl	80026cc <HAL_GetTick>
 8005606:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005608:	e00a      	b.n	8005620 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800560a:	f7fd f85f 	bl	80026cc <HAL_GetTick>
 800560e:	4602      	mov	r2, r0
 8005610:	693b      	ldr	r3, [r7, #16]
 8005612:	1ad3      	subs	r3, r2, r3
 8005614:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005618:	4293      	cmp	r3, r2
 800561a:	d901      	bls.n	8005620 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 800561c:	2303      	movs	r3, #3
 800561e:	e036      	b.n	800568e <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005620:	4b1d      	ldr	r3, [pc, #116]	@ (8005698 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005622:	6a1b      	ldr	r3, [r3, #32]
 8005624:	f003 0302 	and.w	r3, r3, #2
 8005628:	2b00      	cmp	r3, #0
 800562a:	d0ee      	beq.n	800560a <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800562c:	4b1a      	ldr	r3, [pc, #104]	@ (8005698 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800562e:	6a1b      	ldr	r3, [r3, #32]
 8005630:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	685b      	ldr	r3, [r3, #4]
 8005638:	4917      	ldr	r1, [pc, #92]	@ (8005698 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800563a:	4313      	orrs	r3, r2
 800563c:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800563e:	7dfb      	ldrb	r3, [r7, #23]
 8005640:	2b01      	cmp	r3, #1
 8005642:	d105      	bne.n	8005650 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005644:	4b14      	ldr	r3, [pc, #80]	@ (8005698 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005646:	69db      	ldr	r3, [r3, #28]
 8005648:	4a13      	ldr	r2, [pc, #76]	@ (8005698 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800564a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800564e:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	f003 0302 	and.w	r3, r3, #2
 8005658:	2b00      	cmp	r3, #0
 800565a:	d008      	beq.n	800566e <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800565c:	4b0e      	ldr	r3, [pc, #56]	@ (8005698 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800565e:	685b      	ldr	r3, [r3, #4]
 8005660:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	689b      	ldr	r3, [r3, #8]
 8005668:	490b      	ldr	r1, [pc, #44]	@ (8005698 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800566a:	4313      	orrs	r3, r2
 800566c:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	681b      	ldr	r3, [r3, #0]
 8005672:	f003 0310 	and.w	r3, r3, #16
 8005676:	2b00      	cmp	r3, #0
 8005678:	d008      	beq.n	800568c <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800567a:	4b07      	ldr	r3, [pc, #28]	@ (8005698 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800567c:	685b      	ldr	r3, [r3, #4]
 800567e:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	68db      	ldr	r3, [r3, #12]
 8005686:	4904      	ldr	r1, [pc, #16]	@ (8005698 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005688:	4313      	orrs	r3, r2
 800568a:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 800568c:	2300      	movs	r3, #0
}
 800568e:	4618      	mov	r0, r3
 8005690:	3718      	adds	r7, #24
 8005692:	46bd      	mov	sp, r7
 8005694:	bd80      	pop	{r7, pc}
 8005696:	bf00      	nop
 8005698:	40021000 	.word	0x40021000
 800569c:	40007000 	.word	0x40007000
 80056a0:	42420440 	.word	0x42420440

080056a4 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 80056a4:	b580      	push	{r7, lr}
 80056a6:	b088      	sub	sp, #32
 80056a8:	af00      	add	r7, sp, #0
 80056aa:	6078      	str	r0, [r7, #4]
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  static const uint8_t aPLLMULFactorTable[16U] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
  static const uint8_t aPredivFactorTable[2U] = {1, 2};

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 80056ac:	2300      	movs	r3, #0
 80056ae:	617b      	str	r3, [r7, #20]
 80056b0:	2300      	movs	r3, #0
 80056b2:	61fb      	str	r3, [r7, #28]
 80056b4:	2300      	movs	r3, #0
 80056b6:	613b      	str	r3, [r7, #16]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 80056b8:	2300      	movs	r3, #0
 80056ba:	60fb      	str	r3, [r7, #12]
 80056bc:	2300      	movs	r3, #0
 80056be:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	2b10      	cmp	r3, #16
 80056c4:	d00a      	beq.n	80056dc <HAL_RCCEx_GetPeriphCLKFreq+0x38>
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	2b10      	cmp	r3, #16
 80056ca:	f200 808a 	bhi.w	80057e2 <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	2b01      	cmp	r3, #1
 80056d2:	d045      	beq.n	8005760 <HAL_RCCEx_GetPeriphCLKFreq+0xbc>
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	2b02      	cmp	r3, #2
 80056d8:	d075      	beq.n	80057c6 <HAL_RCCEx_GetPeriphCLKFreq+0x122>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 80056da:	e082      	b.n	80057e2 <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
      temp_reg = RCC->CFGR;
 80056dc:	4b46      	ldr	r3, [pc, #280]	@ (80057f8 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80056de:	685b      	ldr	r3, [r3, #4]
 80056e0:	60fb      	str	r3, [r7, #12]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 80056e2:	4b45      	ldr	r3, [pc, #276]	@ (80057f8 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80056ea:	2b00      	cmp	r3, #0
 80056ec:	d07b      	beq.n	80057e6 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80056ee:	68fb      	ldr	r3, [r7, #12]
 80056f0:	0c9b      	lsrs	r3, r3, #18
 80056f2:	f003 030f 	and.w	r3, r3, #15
 80056f6:	4a41      	ldr	r2, [pc, #260]	@ (80057fc <HAL_RCCEx_GetPeriphCLKFreq+0x158>)
 80056f8:	5cd3      	ldrb	r3, [r2, r3]
 80056fa:	613b      	str	r3, [r7, #16]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80056fc:	68fb      	ldr	r3, [r7, #12]
 80056fe:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005702:	2b00      	cmp	r3, #0
 8005704:	d015      	beq.n	8005732 <HAL_RCCEx_GetPeriphCLKFreq+0x8e>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8005706:	4b3c      	ldr	r3, [pc, #240]	@ (80057f8 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8005708:	685b      	ldr	r3, [r3, #4]
 800570a:	0c5b      	lsrs	r3, r3, #17
 800570c:	f003 0301 	and.w	r3, r3, #1
 8005710:	4a3b      	ldr	r2, [pc, #236]	@ (8005800 <HAL_RCCEx_GetPeriphCLKFreq+0x15c>)
 8005712:	5cd3      	ldrb	r3, [r2, r3]
 8005714:	617b      	str	r3, [r7, #20]
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8005716:	68fb      	ldr	r3, [r7, #12]
 8005718:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800571c:	2b00      	cmp	r3, #0
 800571e:	d00d      	beq.n	800573c <HAL_RCCEx_GetPeriphCLKFreq+0x98>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 8005720:	4a38      	ldr	r2, [pc, #224]	@ (8005804 <HAL_RCCEx_GetPeriphCLKFreq+0x160>)
 8005722:	697b      	ldr	r3, [r7, #20]
 8005724:	fbb2 f2f3 	udiv	r2, r2, r3
 8005728:	693b      	ldr	r3, [r7, #16]
 800572a:	fb02 f303 	mul.w	r3, r2, r3
 800572e:	61fb      	str	r3, [r7, #28]
 8005730:	e004      	b.n	800573c <HAL_RCCEx_GetPeriphCLKFreq+0x98>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8005732:	693b      	ldr	r3, [r7, #16]
 8005734:	4a34      	ldr	r2, [pc, #208]	@ (8005808 <HAL_RCCEx_GetPeriphCLKFreq+0x164>)
 8005736:	fb02 f303 	mul.w	r3, r2, r3
 800573a:	61fb      	str	r3, [r7, #28]
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 800573c:	4b2e      	ldr	r3, [pc, #184]	@ (80057f8 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 800573e:	685b      	ldr	r3, [r3, #4]
 8005740:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005744:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005748:	d102      	bne.n	8005750 <HAL_RCCEx_GetPeriphCLKFreq+0xac>
          frequency = pllclk;
 800574a:	69fb      	ldr	r3, [r7, #28]
 800574c:	61bb      	str	r3, [r7, #24]
      break;
 800574e:	e04a      	b.n	80057e6 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
          frequency = (pllclk * 2) / 3;
 8005750:	69fb      	ldr	r3, [r7, #28]
 8005752:	005b      	lsls	r3, r3, #1
 8005754:	4a2d      	ldr	r2, [pc, #180]	@ (800580c <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8005756:	fba2 2303 	umull	r2, r3, r2, r3
 800575a:	085b      	lsrs	r3, r3, #1
 800575c:	61bb      	str	r3, [r7, #24]
      break;
 800575e:	e042      	b.n	80057e6 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
      temp_reg = RCC->BDCR;
 8005760:	4b25      	ldr	r3, [pc, #148]	@ (80057f8 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8005762:	6a1b      	ldr	r3, [r3, #32]
 8005764:	60fb      	str	r3, [r7, #12]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 8005766:	68fb      	ldr	r3, [r7, #12]
 8005768:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800576c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005770:	d108      	bne.n	8005784 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
 8005772:	68fb      	ldr	r3, [r7, #12]
 8005774:	f003 0302 	and.w	r3, r3, #2
 8005778:	2b00      	cmp	r3, #0
 800577a:	d003      	beq.n	8005784 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
        frequency = LSE_VALUE;
 800577c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005780:	61bb      	str	r3, [r7, #24]
 8005782:	e01f      	b.n	80057c4 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8005784:	68fb      	ldr	r3, [r7, #12]
 8005786:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800578a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800578e:	d109      	bne.n	80057a4 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
 8005790:	4b19      	ldr	r3, [pc, #100]	@ (80057f8 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8005792:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005794:	f003 0302 	and.w	r3, r3, #2
 8005798:	2b00      	cmp	r3, #0
 800579a:	d003      	beq.n	80057a4 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
        frequency = LSI_VALUE;
 800579c:	f649 4340 	movw	r3, #40000	@ 0x9c40
 80057a0:	61bb      	str	r3, [r7, #24]
 80057a2:	e00f      	b.n	80057c4 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 80057a4:	68fb      	ldr	r3, [r7, #12]
 80057a6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80057aa:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80057ae:	d11c      	bne.n	80057ea <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 80057b0:	4b11      	ldr	r3, [pc, #68]	@ (80057f8 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80057b8:	2b00      	cmp	r3, #0
 80057ba:	d016      	beq.n	80057ea <HAL_RCCEx_GetPeriphCLKFreq+0x146>
        frequency = HSE_VALUE / 128U;
 80057bc:	f24f 4324 	movw	r3, #62500	@ 0xf424
 80057c0:	61bb      	str	r3, [r7, #24]
      break;
 80057c2:	e012      	b.n	80057ea <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 80057c4:	e011      	b.n	80057ea <HAL_RCCEx_GetPeriphCLKFreq+0x146>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 80057c6:	f7ff fe85 	bl	80054d4 <HAL_RCC_GetPCLK2Freq>
 80057ca:	4602      	mov	r2, r0
 80057cc:	4b0a      	ldr	r3, [pc, #40]	@ (80057f8 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80057ce:	685b      	ldr	r3, [r3, #4]
 80057d0:	0b9b      	lsrs	r3, r3, #14
 80057d2:	f003 0303 	and.w	r3, r3, #3
 80057d6:	3301      	adds	r3, #1
 80057d8:	005b      	lsls	r3, r3, #1
 80057da:	fbb2 f3f3 	udiv	r3, r2, r3
 80057de:	61bb      	str	r3, [r7, #24]
      break;
 80057e0:	e004      	b.n	80057ec <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 80057e2:	bf00      	nop
 80057e4:	e002      	b.n	80057ec <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 80057e6:	bf00      	nop
 80057e8:	e000      	b.n	80057ec <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 80057ea:	bf00      	nop
    }
  }
  return (frequency);
 80057ec:	69bb      	ldr	r3, [r7, #24]
}
 80057ee:	4618      	mov	r0, r3
 80057f0:	3720      	adds	r7, #32
 80057f2:	46bd      	mov	sp, r7
 80057f4:	bd80      	pop	{r7, pc}
 80057f6:	bf00      	nop
 80057f8:	40021000 	.word	0x40021000
 80057fc:	08006954 	.word	0x08006954
 8005800:	08006964 	.word	0x08006964
 8005804:	007a1200 	.word	0x007a1200
 8005808:	003d0900 	.word	0x003d0900
 800580c:	aaaaaaab 	.word	0xaaaaaaab

08005810 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005810:	b580      	push	{r7, lr}
 8005812:	b082      	sub	sp, #8
 8005814:	af00      	add	r7, sp, #0
 8005816:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	2b00      	cmp	r3, #0
 800581c:	d101      	bne.n	8005822 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800581e:	2301      	movs	r3, #1
 8005820:	e041      	b.n	80058a6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005828:	b2db      	uxtb	r3, r3
 800582a:	2b00      	cmp	r3, #0
 800582c:	d106      	bne.n	800583c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	2200      	movs	r2, #0
 8005832:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005836:	6878      	ldr	r0, [r7, #4]
 8005838:	f7fc fd00 	bl	800223c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	2202      	movs	r2, #2
 8005840:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	681a      	ldr	r2, [r3, #0]
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	3304      	adds	r3, #4
 800584c:	4619      	mov	r1, r3
 800584e:	4610      	mov	r0, r2
 8005850:	f000 fbe2 	bl	8006018 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	2201      	movs	r2, #1
 8005858:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	2201      	movs	r2, #1
 8005860:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	2201      	movs	r2, #1
 8005868:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	2201      	movs	r2, #1
 8005870:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	2201      	movs	r2, #1
 8005878:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	2201      	movs	r2, #1
 8005880:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	2201      	movs	r2, #1
 8005888:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	2201      	movs	r2, #1
 8005890:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	2201      	movs	r2, #1
 8005898:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	2201      	movs	r2, #1
 80058a0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80058a4:	2300      	movs	r3, #0
}
 80058a6:	4618      	mov	r0, r3
 80058a8:	3708      	adds	r7, #8
 80058aa:	46bd      	mov	sp, r7
 80058ac:	bd80      	pop	{r7, pc}

080058ae <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80058ae:	b580      	push	{r7, lr}
 80058b0:	b082      	sub	sp, #8
 80058b2:	af00      	add	r7, sp, #0
 80058b4:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	2b00      	cmp	r3, #0
 80058ba:	d101      	bne.n	80058c0 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80058bc:	2301      	movs	r3, #1
 80058be:	e041      	b.n	8005944 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80058c6:	b2db      	uxtb	r3, r3
 80058c8:	2b00      	cmp	r3, #0
 80058ca:	d106      	bne.n	80058da <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	2200      	movs	r2, #0
 80058d0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80058d4:	6878      	ldr	r0, [r7, #4]
 80058d6:	f000 f839 	bl	800594c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	2202      	movs	r2, #2
 80058de:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	681a      	ldr	r2, [r3, #0]
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	3304      	adds	r3, #4
 80058ea:	4619      	mov	r1, r3
 80058ec:	4610      	mov	r0, r2
 80058ee:	f000 fb93 	bl	8006018 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	2201      	movs	r2, #1
 80058f6:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	2201      	movs	r2, #1
 80058fe:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	2201      	movs	r2, #1
 8005906:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	2201      	movs	r2, #1
 800590e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	2201      	movs	r2, #1
 8005916:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	2201      	movs	r2, #1
 800591e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	2201      	movs	r2, #1
 8005926:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	2201      	movs	r2, #1
 800592e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	2201      	movs	r2, #1
 8005936:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	2201      	movs	r2, #1
 800593e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005942:	2300      	movs	r3, #0
}
 8005944:	4618      	mov	r0, r3
 8005946:	3708      	adds	r7, #8
 8005948:	46bd      	mov	sp, r7
 800594a:	bd80      	pop	{r7, pc}

0800594c <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800594c:	b480      	push	{r7}
 800594e:	b083      	sub	sp, #12
 8005950:	af00      	add	r7, sp, #0
 8005952:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8005954:	bf00      	nop
 8005956:	370c      	adds	r7, #12
 8005958:	46bd      	mov	sp, r7
 800595a:	bc80      	pop	{r7}
 800595c:	4770      	bx	lr
	...

08005960 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005960:	b580      	push	{r7, lr}
 8005962:	b084      	sub	sp, #16
 8005964:	af00      	add	r7, sp, #0
 8005966:	6078      	str	r0, [r7, #4]
 8005968:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800596a:	683b      	ldr	r3, [r7, #0]
 800596c:	2b00      	cmp	r3, #0
 800596e:	d109      	bne.n	8005984 <HAL_TIM_PWM_Start+0x24>
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005976:	b2db      	uxtb	r3, r3
 8005978:	2b01      	cmp	r3, #1
 800597a:	bf14      	ite	ne
 800597c:	2301      	movne	r3, #1
 800597e:	2300      	moveq	r3, #0
 8005980:	b2db      	uxtb	r3, r3
 8005982:	e022      	b.n	80059ca <HAL_TIM_PWM_Start+0x6a>
 8005984:	683b      	ldr	r3, [r7, #0]
 8005986:	2b04      	cmp	r3, #4
 8005988:	d109      	bne.n	800599e <HAL_TIM_PWM_Start+0x3e>
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8005990:	b2db      	uxtb	r3, r3
 8005992:	2b01      	cmp	r3, #1
 8005994:	bf14      	ite	ne
 8005996:	2301      	movne	r3, #1
 8005998:	2300      	moveq	r3, #0
 800599a:	b2db      	uxtb	r3, r3
 800599c:	e015      	b.n	80059ca <HAL_TIM_PWM_Start+0x6a>
 800599e:	683b      	ldr	r3, [r7, #0]
 80059a0:	2b08      	cmp	r3, #8
 80059a2:	d109      	bne.n	80059b8 <HAL_TIM_PWM_Start+0x58>
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80059aa:	b2db      	uxtb	r3, r3
 80059ac:	2b01      	cmp	r3, #1
 80059ae:	bf14      	ite	ne
 80059b0:	2301      	movne	r3, #1
 80059b2:	2300      	moveq	r3, #0
 80059b4:	b2db      	uxtb	r3, r3
 80059b6:	e008      	b.n	80059ca <HAL_TIM_PWM_Start+0x6a>
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80059be:	b2db      	uxtb	r3, r3
 80059c0:	2b01      	cmp	r3, #1
 80059c2:	bf14      	ite	ne
 80059c4:	2301      	movne	r3, #1
 80059c6:	2300      	moveq	r3, #0
 80059c8:	b2db      	uxtb	r3, r3
 80059ca:	2b00      	cmp	r3, #0
 80059cc:	d001      	beq.n	80059d2 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80059ce:	2301      	movs	r3, #1
 80059d0:	e05e      	b.n	8005a90 <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80059d2:	683b      	ldr	r3, [r7, #0]
 80059d4:	2b00      	cmp	r3, #0
 80059d6:	d104      	bne.n	80059e2 <HAL_TIM_PWM_Start+0x82>
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	2202      	movs	r2, #2
 80059dc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80059e0:	e013      	b.n	8005a0a <HAL_TIM_PWM_Start+0xaa>
 80059e2:	683b      	ldr	r3, [r7, #0]
 80059e4:	2b04      	cmp	r3, #4
 80059e6:	d104      	bne.n	80059f2 <HAL_TIM_PWM_Start+0x92>
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	2202      	movs	r2, #2
 80059ec:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80059f0:	e00b      	b.n	8005a0a <HAL_TIM_PWM_Start+0xaa>
 80059f2:	683b      	ldr	r3, [r7, #0]
 80059f4:	2b08      	cmp	r3, #8
 80059f6:	d104      	bne.n	8005a02 <HAL_TIM_PWM_Start+0xa2>
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	2202      	movs	r2, #2
 80059fc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005a00:	e003      	b.n	8005a0a <HAL_TIM_PWM_Start+0xaa>
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	2202      	movs	r2, #2
 8005a06:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	681b      	ldr	r3, [r3, #0]
 8005a0e:	2201      	movs	r2, #1
 8005a10:	6839      	ldr	r1, [r7, #0]
 8005a12:	4618      	mov	r0, r3
 8005a14:	f000 fd8c 	bl	8006530 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	681b      	ldr	r3, [r3, #0]
 8005a1c:	4a1e      	ldr	r2, [pc, #120]	@ (8005a98 <HAL_TIM_PWM_Start+0x138>)
 8005a1e:	4293      	cmp	r3, r2
 8005a20:	d107      	bne.n	8005a32 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	681b      	ldr	r3, [r3, #0]
 8005a26:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	681b      	ldr	r3, [r3, #0]
 8005a2c:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005a30:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	681b      	ldr	r3, [r3, #0]
 8005a36:	4a18      	ldr	r2, [pc, #96]	@ (8005a98 <HAL_TIM_PWM_Start+0x138>)
 8005a38:	4293      	cmp	r3, r2
 8005a3a:	d00e      	beq.n	8005a5a <HAL_TIM_PWM_Start+0xfa>
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	681b      	ldr	r3, [r3, #0]
 8005a40:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005a44:	d009      	beq.n	8005a5a <HAL_TIM_PWM_Start+0xfa>
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	4a14      	ldr	r2, [pc, #80]	@ (8005a9c <HAL_TIM_PWM_Start+0x13c>)
 8005a4c:	4293      	cmp	r3, r2
 8005a4e:	d004      	beq.n	8005a5a <HAL_TIM_PWM_Start+0xfa>
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	681b      	ldr	r3, [r3, #0]
 8005a54:	4a12      	ldr	r2, [pc, #72]	@ (8005aa0 <HAL_TIM_PWM_Start+0x140>)
 8005a56:	4293      	cmp	r3, r2
 8005a58:	d111      	bne.n	8005a7e <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	689b      	ldr	r3, [r3, #8]
 8005a60:	f003 0307 	and.w	r3, r3, #7
 8005a64:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005a66:	68fb      	ldr	r3, [r7, #12]
 8005a68:	2b06      	cmp	r3, #6
 8005a6a:	d010      	beq.n	8005a8e <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	681a      	ldr	r2, [r3, #0]
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	681b      	ldr	r3, [r3, #0]
 8005a76:	f042 0201 	orr.w	r2, r2, #1
 8005a7a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005a7c:	e007      	b.n	8005a8e <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	681b      	ldr	r3, [r3, #0]
 8005a82:	681a      	ldr	r2, [r3, #0]
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	681b      	ldr	r3, [r3, #0]
 8005a88:	f042 0201 	orr.w	r2, r2, #1
 8005a8c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005a8e:	2300      	movs	r3, #0
}
 8005a90:	4618      	mov	r0, r3
 8005a92:	3710      	adds	r7, #16
 8005a94:	46bd      	mov	sp, r7
 8005a96:	bd80      	pop	{r7, pc}
 8005a98:	40012c00 	.word	0x40012c00
 8005a9c:	40000400 	.word	0x40000400
 8005aa0:	40000800 	.word	0x40000800

08005aa4 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8005aa4:	b580      	push	{r7, lr}
 8005aa6:	b086      	sub	sp, #24
 8005aa8:	af00      	add	r7, sp, #0
 8005aaa:	6078      	str	r0, [r7, #4]
 8005aac:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	2b00      	cmp	r3, #0
 8005ab2:	d101      	bne.n	8005ab8 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8005ab4:	2301      	movs	r3, #1
 8005ab6:	e093      	b.n	8005be0 <HAL_TIM_Encoder_Init+0x13c>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005abe:	b2db      	uxtb	r3, r3
 8005ac0:	2b00      	cmp	r3, #0
 8005ac2:	d106      	bne.n	8005ad2 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	2200      	movs	r2, #0
 8005ac8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8005acc:	6878      	ldr	r0, [r7, #4]
 8005ace:	f7fc fbd3 	bl	8002278 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	2202      	movs	r2, #2
 8005ad6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	689b      	ldr	r3, [r3, #8]
 8005ae0:	687a      	ldr	r2, [r7, #4]
 8005ae2:	6812      	ldr	r2, [r2, #0]
 8005ae4:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005ae8:	f023 0307 	bic.w	r3, r3, #7
 8005aec:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	681a      	ldr	r2, [r3, #0]
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	3304      	adds	r3, #4
 8005af6:	4619      	mov	r1, r3
 8005af8:	4610      	mov	r0, r2
 8005afa:	f000 fa8d 	bl	8006018 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	681b      	ldr	r3, [r3, #0]
 8005b02:	689b      	ldr	r3, [r3, #8]
 8005b04:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	681b      	ldr	r3, [r3, #0]
 8005b0a:	699b      	ldr	r3, [r3, #24]
 8005b0c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	681b      	ldr	r3, [r3, #0]
 8005b12:	6a1b      	ldr	r3, [r3, #32]
 8005b14:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8005b16:	683b      	ldr	r3, [r7, #0]
 8005b18:	681b      	ldr	r3, [r3, #0]
 8005b1a:	697a      	ldr	r2, [r7, #20]
 8005b1c:	4313      	orrs	r3, r2
 8005b1e:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8005b20:	693b      	ldr	r3, [r7, #16]
 8005b22:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005b26:	f023 0303 	bic.w	r3, r3, #3
 8005b2a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8005b2c:	683b      	ldr	r3, [r7, #0]
 8005b2e:	689a      	ldr	r2, [r3, #8]
 8005b30:	683b      	ldr	r3, [r7, #0]
 8005b32:	699b      	ldr	r3, [r3, #24]
 8005b34:	021b      	lsls	r3, r3, #8
 8005b36:	4313      	orrs	r3, r2
 8005b38:	693a      	ldr	r2, [r7, #16]
 8005b3a:	4313      	orrs	r3, r2
 8005b3c:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8005b3e:	693b      	ldr	r3, [r7, #16]
 8005b40:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8005b44:	f023 030c 	bic.w	r3, r3, #12
 8005b48:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8005b4a:	693b      	ldr	r3, [r7, #16]
 8005b4c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005b50:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005b54:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8005b56:	683b      	ldr	r3, [r7, #0]
 8005b58:	68da      	ldr	r2, [r3, #12]
 8005b5a:	683b      	ldr	r3, [r7, #0]
 8005b5c:	69db      	ldr	r3, [r3, #28]
 8005b5e:	021b      	lsls	r3, r3, #8
 8005b60:	4313      	orrs	r3, r2
 8005b62:	693a      	ldr	r2, [r7, #16]
 8005b64:	4313      	orrs	r3, r2
 8005b66:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8005b68:	683b      	ldr	r3, [r7, #0]
 8005b6a:	691b      	ldr	r3, [r3, #16]
 8005b6c:	011a      	lsls	r2, r3, #4
 8005b6e:	683b      	ldr	r3, [r7, #0]
 8005b70:	6a1b      	ldr	r3, [r3, #32]
 8005b72:	031b      	lsls	r3, r3, #12
 8005b74:	4313      	orrs	r3, r2
 8005b76:	693a      	ldr	r2, [r7, #16]
 8005b78:	4313      	orrs	r3, r2
 8005b7a:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8005b7c:	68fb      	ldr	r3, [r7, #12]
 8005b7e:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 8005b82:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8005b84:	683b      	ldr	r3, [r7, #0]
 8005b86:	685a      	ldr	r2, [r3, #4]
 8005b88:	683b      	ldr	r3, [r7, #0]
 8005b8a:	695b      	ldr	r3, [r3, #20]
 8005b8c:	011b      	lsls	r3, r3, #4
 8005b8e:	4313      	orrs	r3, r2
 8005b90:	68fa      	ldr	r2, [r7, #12]
 8005b92:	4313      	orrs	r3, r2
 8005b94:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	697a      	ldr	r2, [r7, #20]
 8005b9c:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	681b      	ldr	r3, [r3, #0]
 8005ba2:	693a      	ldr	r2, [r7, #16]
 8005ba4:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	681b      	ldr	r3, [r3, #0]
 8005baa:	68fa      	ldr	r2, [r7, #12]
 8005bac:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	2201      	movs	r2, #1
 8005bb2:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	2201      	movs	r2, #1
 8005bba:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	2201      	movs	r2, #1
 8005bc2:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	2201      	movs	r2, #1
 8005bca:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	2201      	movs	r2, #1
 8005bd2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	2201      	movs	r2, #1
 8005bda:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005bde:	2300      	movs	r3, #0
}
 8005be0:	4618      	mov	r0, r3
 8005be2:	3718      	adds	r7, #24
 8005be4:	46bd      	mov	sp, r7
 8005be6:	bd80      	pop	{r7, pc}

08005be8 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005be8:	b580      	push	{r7, lr}
 8005bea:	b084      	sub	sp, #16
 8005bec:	af00      	add	r7, sp, #0
 8005bee:	6078      	str	r0, [r7, #4]
 8005bf0:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005bf8:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8005c00:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005c08:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8005c10:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8005c12:	683b      	ldr	r3, [r7, #0]
 8005c14:	2b00      	cmp	r3, #0
 8005c16:	d110      	bne.n	8005c3a <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8005c18:	7bfb      	ldrb	r3, [r7, #15]
 8005c1a:	2b01      	cmp	r3, #1
 8005c1c:	d102      	bne.n	8005c24 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8005c1e:	7b7b      	ldrb	r3, [r7, #13]
 8005c20:	2b01      	cmp	r3, #1
 8005c22:	d001      	beq.n	8005c28 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8005c24:	2301      	movs	r3, #1
 8005c26:	e069      	b.n	8005cfc <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	2202      	movs	r2, #2
 8005c2c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	2202      	movs	r2, #2
 8005c34:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005c38:	e031      	b.n	8005c9e <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8005c3a:	683b      	ldr	r3, [r7, #0]
 8005c3c:	2b04      	cmp	r3, #4
 8005c3e:	d110      	bne.n	8005c62 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8005c40:	7bbb      	ldrb	r3, [r7, #14]
 8005c42:	2b01      	cmp	r3, #1
 8005c44:	d102      	bne.n	8005c4c <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8005c46:	7b3b      	ldrb	r3, [r7, #12]
 8005c48:	2b01      	cmp	r3, #1
 8005c4a:	d001      	beq.n	8005c50 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8005c4c:	2301      	movs	r3, #1
 8005c4e:	e055      	b.n	8005cfc <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	2202      	movs	r2, #2
 8005c54:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	2202      	movs	r2, #2
 8005c5c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005c60:	e01d      	b.n	8005c9e <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8005c62:	7bfb      	ldrb	r3, [r7, #15]
 8005c64:	2b01      	cmp	r3, #1
 8005c66:	d108      	bne.n	8005c7a <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8005c68:	7bbb      	ldrb	r3, [r7, #14]
 8005c6a:	2b01      	cmp	r3, #1
 8005c6c:	d105      	bne.n	8005c7a <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8005c6e:	7b7b      	ldrb	r3, [r7, #13]
 8005c70:	2b01      	cmp	r3, #1
 8005c72:	d102      	bne.n	8005c7a <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8005c74:	7b3b      	ldrb	r3, [r7, #12]
 8005c76:	2b01      	cmp	r3, #1
 8005c78:	d001      	beq.n	8005c7e <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8005c7a:	2301      	movs	r3, #1
 8005c7c:	e03e      	b.n	8005cfc <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	2202      	movs	r2, #2
 8005c82:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	2202      	movs	r2, #2
 8005c8a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	2202      	movs	r2, #2
 8005c92:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	2202      	movs	r2, #2
 8005c9a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8005c9e:	683b      	ldr	r3, [r7, #0]
 8005ca0:	2b00      	cmp	r3, #0
 8005ca2:	d003      	beq.n	8005cac <HAL_TIM_Encoder_Start+0xc4>
 8005ca4:	683b      	ldr	r3, [r7, #0]
 8005ca6:	2b04      	cmp	r3, #4
 8005ca8:	d008      	beq.n	8005cbc <HAL_TIM_Encoder_Start+0xd4>
 8005caa:	e00f      	b.n	8005ccc <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	681b      	ldr	r3, [r3, #0]
 8005cb0:	2201      	movs	r2, #1
 8005cb2:	2100      	movs	r1, #0
 8005cb4:	4618      	mov	r0, r3
 8005cb6:	f000 fc3b 	bl	8006530 <TIM_CCxChannelCmd>
      break;
 8005cba:	e016      	b.n	8005cea <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	681b      	ldr	r3, [r3, #0]
 8005cc0:	2201      	movs	r2, #1
 8005cc2:	2104      	movs	r1, #4
 8005cc4:	4618      	mov	r0, r3
 8005cc6:	f000 fc33 	bl	8006530 <TIM_CCxChannelCmd>
      break;
 8005cca:	e00e      	b.n	8005cea <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	681b      	ldr	r3, [r3, #0]
 8005cd0:	2201      	movs	r2, #1
 8005cd2:	2100      	movs	r1, #0
 8005cd4:	4618      	mov	r0, r3
 8005cd6:	f000 fc2b 	bl	8006530 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	2201      	movs	r2, #1
 8005ce0:	2104      	movs	r1, #4
 8005ce2:	4618      	mov	r0, r3
 8005ce4:	f000 fc24 	bl	8006530 <TIM_CCxChannelCmd>
      break;
 8005ce8:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	681b      	ldr	r3, [r3, #0]
 8005cee:	681a      	ldr	r2, [r3, #0]
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	681b      	ldr	r3, [r3, #0]
 8005cf4:	f042 0201 	orr.w	r2, r2, #1
 8005cf8:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8005cfa:	2300      	movs	r3, #0
}
 8005cfc:	4618      	mov	r0, r3
 8005cfe:	3710      	adds	r7, #16
 8005d00:	46bd      	mov	sp, r7
 8005d02:	bd80      	pop	{r7, pc}

08005d04 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005d04:	b580      	push	{r7, lr}
 8005d06:	b086      	sub	sp, #24
 8005d08:	af00      	add	r7, sp, #0
 8005d0a:	60f8      	str	r0, [r7, #12]
 8005d0c:	60b9      	str	r1, [r7, #8]
 8005d0e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005d10:	2300      	movs	r3, #0
 8005d12:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005d14:	68fb      	ldr	r3, [r7, #12]
 8005d16:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005d1a:	2b01      	cmp	r3, #1
 8005d1c:	d101      	bne.n	8005d22 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8005d1e:	2302      	movs	r3, #2
 8005d20:	e0ae      	b.n	8005e80 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8005d22:	68fb      	ldr	r3, [r7, #12]
 8005d24:	2201      	movs	r2, #1
 8005d26:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	2b0c      	cmp	r3, #12
 8005d2e:	f200 809f 	bhi.w	8005e70 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8005d32:	a201      	add	r2, pc, #4	@ (adr r2, 8005d38 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8005d34:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005d38:	08005d6d 	.word	0x08005d6d
 8005d3c:	08005e71 	.word	0x08005e71
 8005d40:	08005e71 	.word	0x08005e71
 8005d44:	08005e71 	.word	0x08005e71
 8005d48:	08005dad 	.word	0x08005dad
 8005d4c:	08005e71 	.word	0x08005e71
 8005d50:	08005e71 	.word	0x08005e71
 8005d54:	08005e71 	.word	0x08005e71
 8005d58:	08005def 	.word	0x08005def
 8005d5c:	08005e71 	.word	0x08005e71
 8005d60:	08005e71 	.word	0x08005e71
 8005d64:	08005e71 	.word	0x08005e71
 8005d68:	08005e2f 	.word	0x08005e2f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005d6c:	68fb      	ldr	r3, [r7, #12]
 8005d6e:	681b      	ldr	r3, [r3, #0]
 8005d70:	68b9      	ldr	r1, [r7, #8]
 8005d72:	4618      	mov	r0, r3
 8005d74:	f000 f9be 	bl	80060f4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005d78:	68fb      	ldr	r3, [r7, #12]
 8005d7a:	681b      	ldr	r3, [r3, #0]
 8005d7c:	699a      	ldr	r2, [r3, #24]
 8005d7e:	68fb      	ldr	r3, [r7, #12]
 8005d80:	681b      	ldr	r3, [r3, #0]
 8005d82:	f042 0208 	orr.w	r2, r2, #8
 8005d86:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005d88:	68fb      	ldr	r3, [r7, #12]
 8005d8a:	681b      	ldr	r3, [r3, #0]
 8005d8c:	699a      	ldr	r2, [r3, #24]
 8005d8e:	68fb      	ldr	r3, [r7, #12]
 8005d90:	681b      	ldr	r3, [r3, #0]
 8005d92:	f022 0204 	bic.w	r2, r2, #4
 8005d96:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005d98:	68fb      	ldr	r3, [r7, #12]
 8005d9a:	681b      	ldr	r3, [r3, #0]
 8005d9c:	6999      	ldr	r1, [r3, #24]
 8005d9e:	68bb      	ldr	r3, [r7, #8]
 8005da0:	691a      	ldr	r2, [r3, #16]
 8005da2:	68fb      	ldr	r3, [r7, #12]
 8005da4:	681b      	ldr	r3, [r3, #0]
 8005da6:	430a      	orrs	r2, r1
 8005da8:	619a      	str	r2, [r3, #24]
      break;
 8005daa:	e064      	b.n	8005e76 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005dac:	68fb      	ldr	r3, [r7, #12]
 8005dae:	681b      	ldr	r3, [r3, #0]
 8005db0:	68b9      	ldr	r1, [r7, #8]
 8005db2:	4618      	mov	r0, r3
 8005db4:	f000 fa04 	bl	80061c0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005db8:	68fb      	ldr	r3, [r7, #12]
 8005dba:	681b      	ldr	r3, [r3, #0]
 8005dbc:	699a      	ldr	r2, [r3, #24]
 8005dbe:	68fb      	ldr	r3, [r7, #12]
 8005dc0:	681b      	ldr	r3, [r3, #0]
 8005dc2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005dc6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005dc8:	68fb      	ldr	r3, [r7, #12]
 8005dca:	681b      	ldr	r3, [r3, #0]
 8005dcc:	699a      	ldr	r2, [r3, #24]
 8005dce:	68fb      	ldr	r3, [r7, #12]
 8005dd0:	681b      	ldr	r3, [r3, #0]
 8005dd2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005dd6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005dd8:	68fb      	ldr	r3, [r7, #12]
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	6999      	ldr	r1, [r3, #24]
 8005dde:	68bb      	ldr	r3, [r7, #8]
 8005de0:	691b      	ldr	r3, [r3, #16]
 8005de2:	021a      	lsls	r2, r3, #8
 8005de4:	68fb      	ldr	r3, [r7, #12]
 8005de6:	681b      	ldr	r3, [r3, #0]
 8005de8:	430a      	orrs	r2, r1
 8005dea:	619a      	str	r2, [r3, #24]
      break;
 8005dec:	e043      	b.n	8005e76 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005dee:	68fb      	ldr	r3, [r7, #12]
 8005df0:	681b      	ldr	r3, [r3, #0]
 8005df2:	68b9      	ldr	r1, [r7, #8]
 8005df4:	4618      	mov	r0, r3
 8005df6:	f000 fa4d 	bl	8006294 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005dfa:	68fb      	ldr	r3, [r7, #12]
 8005dfc:	681b      	ldr	r3, [r3, #0]
 8005dfe:	69da      	ldr	r2, [r3, #28]
 8005e00:	68fb      	ldr	r3, [r7, #12]
 8005e02:	681b      	ldr	r3, [r3, #0]
 8005e04:	f042 0208 	orr.w	r2, r2, #8
 8005e08:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005e0a:	68fb      	ldr	r3, [r7, #12]
 8005e0c:	681b      	ldr	r3, [r3, #0]
 8005e0e:	69da      	ldr	r2, [r3, #28]
 8005e10:	68fb      	ldr	r3, [r7, #12]
 8005e12:	681b      	ldr	r3, [r3, #0]
 8005e14:	f022 0204 	bic.w	r2, r2, #4
 8005e18:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005e1a:	68fb      	ldr	r3, [r7, #12]
 8005e1c:	681b      	ldr	r3, [r3, #0]
 8005e1e:	69d9      	ldr	r1, [r3, #28]
 8005e20:	68bb      	ldr	r3, [r7, #8]
 8005e22:	691a      	ldr	r2, [r3, #16]
 8005e24:	68fb      	ldr	r3, [r7, #12]
 8005e26:	681b      	ldr	r3, [r3, #0]
 8005e28:	430a      	orrs	r2, r1
 8005e2a:	61da      	str	r2, [r3, #28]
      break;
 8005e2c:	e023      	b.n	8005e76 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005e2e:	68fb      	ldr	r3, [r7, #12]
 8005e30:	681b      	ldr	r3, [r3, #0]
 8005e32:	68b9      	ldr	r1, [r7, #8]
 8005e34:	4618      	mov	r0, r3
 8005e36:	f000 fa97 	bl	8006368 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005e3a:	68fb      	ldr	r3, [r7, #12]
 8005e3c:	681b      	ldr	r3, [r3, #0]
 8005e3e:	69da      	ldr	r2, [r3, #28]
 8005e40:	68fb      	ldr	r3, [r7, #12]
 8005e42:	681b      	ldr	r3, [r3, #0]
 8005e44:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005e48:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005e4a:	68fb      	ldr	r3, [r7, #12]
 8005e4c:	681b      	ldr	r3, [r3, #0]
 8005e4e:	69da      	ldr	r2, [r3, #28]
 8005e50:	68fb      	ldr	r3, [r7, #12]
 8005e52:	681b      	ldr	r3, [r3, #0]
 8005e54:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005e58:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005e5a:	68fb      	ldr	r3, [r7, #12]
 8005e5c:	681b      	ldr	r3, [r3, #0]
 8005e5e:	69d9      	ldr	r1, [r3, #28]
 8005e60:	68bb      	ldr	r3, [r7, #8]
 8005e62:	691b      	ldr	r3, [r3, #16]
 8005e64:	021a      	lsls	r2, r3, #8
 8005e66:	68fb      	ldr	r3, [r7, #12]
 8005e68:	681b      	ldr	r3, [r3, #0]
 8005e6a:	430a      	orrs	r2, r1
 8005e6c:	61da      	str	r2, [r3, #28]
      break;
 8005e6e:	e002      	b.n	8005e76 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8005e70:	2301      	movs	r3, #1
 8005e72:	75fb      	strb	r3, [r7, #23]
      break;
 8005e74:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005e76:	68fb      	ldr	r3, [r7, #12]
 8005e78:	2200      	movs	r2, #0
 8005e7a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005e7e:	7dfb      	ldrb	r3, [r7, #23]
}
 8005e80:	4618      	mov	r0, r3
 8005e82:	3718      	adds	r7, #24
 8005e84:	46bd      	mov	sp, r7
 8005e86:	bd80      	pop	{r7, pc}

08005e88 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005e88:	b580      	push	{r7, lr}
 8005e8a:	b084      	sub	sp, #16
 8005e8c:	af00      	add	r7, sp, #0
 8005e8e:	6078      	str	r0, [r7, #4]
 8005e90:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005e92:	2300      	movs	r3, #0
 8005e94:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005e9c:	2b01      	cmp	r3, #1
 8005e9e:	d101      	bne.n	8005ea4 <HAL_TIM_ConfigClockSource+0x1c>
 8005ea0:	2302      	movs	r3, #2
 8005ea2:	e0b4      	b.n	800600e <HAL_TIM_ConfigClockSource+0x186>
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	2201      	movs	r2, #1
 8005ea8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	2202      	movs	r2, #2
 8005eb0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	681b      	ldr	r3, [r3, #0]
 8005eb8:	689b      	ldr	r3, [r3, #8]
 8005eba:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005ebc:	68bb      	ldr	r3, [r7, #8]
 8005ebe:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8005ec2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005ec4:	68bb      	ldr	r3, [r7, #8]
 8005ec6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005eca:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	681b      	ldr	r3, [r3, #0]
 8005ed0:	68ba      	ldr	r2, [r7, #8]
 8005ed2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005ed4:	683b      	ldr	r3, [r7, #0]
 8005ed6:	681b      	ldr	r3, [r3, #0]
 8005ed8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005edc:	d03e      	beq.n	8005f5c <HAL_TIM_ConfigClockSource+0xd4>
 8005ede:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005ee2:	f200 8087 	bhi.w	8005ff4 <HAL_TIM_ConfigClockSource+0x16c>
 8005ee6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005eea:	f000 8086 	beq.w	8005ffa <HAL_TIM_ConfigClockSource+0x172>
 8005eee:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005ef2:	d87f      	bhi.n	8005ff4 <HAL_TIM_ConfigClockSource+0x16c>
 8005ef4:	2b70      	cmp	r3, #112	@ 0x70
 8005ef6:	d01a      	beq.n	8005f2e <HAL_TIM_ConfigClockSource+0xa6>
 8005ef8:	2b70      	cmp	r3, #112	@ 0x70
 8005efa:	d87b      	bhi.n	8005ff4 <HAL_TIM_ConfigClockSource+0x16c>
 8005efc:	2b60      	cmp	r3, #96	@ 0x60
 8005efe:	d050      	beq.n	8005fa2 <HAL_TIM_ConfigClockSource+0x11a>
 8005f00:	2b60      	cmp	r3, #96	@ 0x60
 8005f02:	d877      	bhi.n	8005ff4 <HAL_TIM_ConfigClockSource+0x16c>
 8005f04:	2b50      	cmp	r3, #80	@ 0x50
 8005f06:	d03c      	beq.n	8005f82 <HAL_TIM_ConfigClockSource+0xfa>
 8005f08:	2b50      	cmp	r3, #80	@ 0x50
 8005f0a:	d873      	bhi.n	8005ff4 <HAL_TIM_ConfigClockSource+0x16c>
 8005f0c:	2b40      	cmp	r3, #64	@ 0x40
 8005f0e:	d058      	beq.n	8005fc2 <HAL_TIM_ConfigClockSource+0x13a>
 8005f10:	2b40      	cmp	r3, #64	@ 0x40
 8005f12:	d86f      	bhi.n	8005ff4 <HAL_TIM_ConfigClockSource+0x16c>
 8005f14:	2b30      	cmp	r3, #48	@ 0x30
 8005f16:	d064      	beq.n	8005fe2 <HAL_TIM_ConfigClockSource+0x15a>
 8005f18:	2b30      	cmp	r3, #48	@ 0x30
 8005f1a:	d86b      	bhi.n	8005ff4 <HAL_TIM_ConfigClockSource+0x16c>
 8005f1c:	2b20      	cmp	r3, #32
 8005f1e:	d060      	beq.n	8005fe2 <HAL_TIM_ConfigClockSource+0x15a>
 8005f20:	2b20      	cmp	r3, #32
 8005f22:	d867      	bhi.n	8005ff4 <HAL_TIM_ConfigClockSource+0x16c>
 8005f24:	2b00      	cmp	r3, #0
 8005f26:	d05c      	beq.n	8005fe2 <HAL_TIM_ConfigClockSource+0x15a>
 8005f28:	2b10      	cmp	r3, #16
 8005f2a:	d05a      	beq.n	8005fe2 <HAL_TIM_ConfigClockSource+0x15a>
 8005f2c:	e062      	b.n	8005ff4 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005f32:	683b      	ldr	r3, [r7, #0]
 8005f34:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005f36:	683b      	ldr	r3, [r7, #0]
 8005f38:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005f3a:	683b      	ldr	r3, [r7, #0]
 8005f3c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005f3e:	f000 fad8 	bl	80064f2 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	681b      	ldr	r3, [r3, #0]
 8005f46:	689b      	ldr	r3, [r3, #8]
 8005f48:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005f4a:	68bb      	ldr	r3, [r7, #8]
 8005f4c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8005f50:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	681b      	ldr	r3, [r3, #0]
 8005f56:	68ba      	ldr	r2, [r7, #8]
 8005f58:	609a      	str	r2, [r3, #8]
      break;
 8005f5a:	e04f      	b.n	8005ffc <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005f60:	683b      	ldr	r3, [r7, #0]
 8005f62:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005f64:	683b      	ldr	r3, [r7, #0]
 8005f66:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005f68:	683b      	ldr	r3, [r7, #0]
 8005f6a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005f6c:	f000 fac1 	bl	80064f2 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	681b      	ldr	r3, [r3, #0]
 8005f74:	689a      	ldr	r2, [r3, #8]
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	681b      	ldr	r3, [r3, #0]
 8005f7a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005f7e:	609a      	str	r2, [r3, #8]
      break;
 8005f80:	e03c      	b.n	8005ffc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005f86:	683b      	ldr	r3, [r7, #0]
 8005f88:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005f8a:	683b      	ldr	r3, [r7, #0]
 8005f8c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005f8e:	461a      	mov	r2, r3
 8005f90:	f000 fa38 	bl	8006404 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	681b      	ldr	r3, [r3, #0]
 8005f98:	2150      	movs	r1, #80	@ 0x50
 8005f9a:	4618      	mov	r0, r3
 8005f9c:	f000 fa8f 	bl	80064be <TIM_ITRx_SetConfig>
      break;
 8005fa0:	e02c      	b.n	8005ffc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005fa6:	683b      	ldr	r3, [r7, #0]
 8005fa8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005faa:	683b      	ldr	r3, [r7, #0]
 8005fac:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005fae:	461a      	mov	r2, r3
 8005fb0:	f000 fa56 	bl	8006460 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	681b      	ldr	r3, [r3, #0]
 8005fb8:	2160      	movs	r1, #96	@ 0x60
 8005fba:	4618      	mov	r0, r3
 8005fbc:	f000 fa7f 	bl	80064be <TIM_ITRx_SetConfig>
      break;
 8005fc0:	e01c      	b.n	8005ffc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005fc6:	683b      	ldr	r3, [r7, #0]
 8005fc8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005fca:	683b      	ldr	r3, [r7, #0]
 8005fcc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005fce:	461a      	mov	r2, r3
 8005fd0:	f000 fa18 	bl	8006404 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	681b      	ldr	r3, [r3, #0]
 8005fd8:	2140      	movs	r1, #64	@ 0x40
 8005fda:	4618      	mov	r0, r3
 8005fdc:	f000 fa6f 	bl	80064be <TIM_ITRx_SetConfig>
      break;
 8005fe0:	e00c      	b.n	8005ffc <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	681a      	ldr	r2, [r3, #0]
 8005fe6:	683b      	ldr	r3, [r7, #0]
 8005fe8:	681b      	ldr	r3, [r3, #0]
 8005fea:	4619      	mov	r1, r3
 8005fec:	4610      	mov	r0, r2
 8005fee:	f000 fa66 	bl	80064be <TIM_ITRx_SetConfig>
      break;
 8005ff2:	e003      	b.n	8005ffc <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8005ff4:	2301      	movs	r3, #1
 8005ff6:	73fb      	strb	r3, [r7, #15]
      break;
 8005ff8:	e000      	b.n	8005ffc <HAL_TIM_ConfigClockSource+0x174>
      break;
 8005ffa:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	2201      	movs	r2, #1
 8006000:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	2200      	movs	r2, #0
 8006008:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800600c:	7bfb      	ldrb	r3, [r7, #15]
}
 800600e:	4618      	mov	r0, r3
 8006010:	3710      	adds	r7, #16
 8006012:	46bd      	mov	sp, r7
 8006014:	bd80      	pop	{r7, pc}
	...

08006018 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006018:	b480      	push	{r7}
 800601a:	b085      	sub	sp, #20
 800601c:	af00      	add	r7, sp, #0
 800601e:	6078      	str	r0, [r7, #4]
 8006020:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	681b      	ldr	r3, [r3, #0]
 8006026:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	4a2f      	ldr	r2, [pc, #188]	@ (80060e8 <TIM_Base_SetConfig+0xd0>)
 800602c:	4293      	cmp	r3, r2
 800602e:	d00b      	beq.n	8006048 <TIM_Base_SetConfig+0x30>
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006036:	d007      	beq.n	8006048 <TIM_Base_SetConfig+0x30>
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	4a2c      	ldr	r2, [pc, #176]	@ (80060ec <TIM_Base_SetConfig+0xd4>)
 800603c:	4293      	cmp	r3, r2
 800603e:	d003      	beq.n	8006048 <TIM_Base_SetConfig+0x30>
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	4a2b      	ldr	r2, [pc, #172]	@ (80060f0 <TIM_Base_SetConfig+0xd8>)
 8006044:	4293      	cmp	r3, r2
 8006046:	d108      	bne.n	800605a <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006048:	68fb      	ldr	r3, [r7, #12]
 800604a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800604e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006050:	683b      	ldr	r3, [r7, #0]
 8006052:	685b      	ldr	r3, [r3, #4]
 8006054:	68fa      	ldr	r2, [r7, #12]
 8006056:	4313      	orrs	r3, r2
 8006058:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	4a22      	ldr	r2, [pc, #136]	@ (80060e8 <TIM_Base_SetConfig+0xd0>)
 800605e:	4293      	cmp	r3, r2
 8006060:	d00b      	beq.n	800607a <TIM_Base_SetConfig+0x62>
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006068:	d007      	beq.n	800607a <TIM_Base_SetConfig+0x62>
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	4a1f      	ldr	r2, [pc, #124]	@ (80060ec <TIM_Base_SetConfig+0xd4>)
 800606e:	4293      	cmp	r3, r2
 8006070:	d003      	beq.n	800607a <TIM_Base_SetConfig+0x62>
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	4a1e      	ldr	r2, [pc, #120]	@ (80060f0 <TIM_Base_SetConfig+0xd8>)
 8006076:	4293      	cmp	r3, r2
 8006078:	d108      	bne.n	800608c <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800607a:	68fb      	ldr	r3, [r7, #12]
 800607c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006080:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006082:	683b      	ldr	r3, [r7, #0]
 8006084:	68db      	ldr	r3, [r3, #12]
 8006086:	68fa      	ldr	r2, [r7, #12]
 8006088:	4313      	orrs	r3, r2
 800608a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800608c:	68fb      	ldr	r3, [r7, #12]
 800608e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8006092:	683b      	ldr	r3, [r7, #0]
 8006094:	695b      	ldr	r3, [r3, #20]
 8006096:	4313      	orrs	r3, r2
 8006098:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	68fa      	ldr	r2, [r7, #12]
 800609e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80060a0:	683b      	ldr	r3, [r7, #0]
 80060a2:	689a      	ldr	r2, [r3, #8]
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80060a8:	683b      	ldr	r3, [r7, #0]
 80060aa:	681a      	ldr	r2, [r3, #0]
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	4a0d      	ldr	r2, [pc, #52]	@ (80060e8 <TIM_Base_SetConfig+0xd0>)
 80060b4:	4293      	cmp	r3, r2
 80060b6:	d103      	bne.n	80060c0 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80060b8:	683b      	ldr	r3, [r7, #0]
 80060ba:	691a      	ldr	r2, [r3, #16]
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	2201      	movs	r2, #1
 80060c4:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	691b      	ldr	r3, [r3, #16]
 80060ca:	f003 0301 	and.w	r3, r3, #1
 80060ce:	2b00      	cmp	r3, #0
 80060d0:	d005      	beq.n	80060de <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	691b      	ldr	r3, [r3, #16]
 80060d6:	f023 0201 	bic.w	r2, r3, #1
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	611a      	str	r2, [r3, #16]
  }
}
 80060de:	bf00      	nop
 80060e0:	3714      	adds	r7, #20
 80060e2:	46bd      	mov	sp, r7
 80060e4:	bc80      	pop	{r7}
 80060e6:	4770      	bx	lr
 80060e8:	40012c00 	.word	0x40012c00
 80060ec:	40000400 	.word	0x40000400
 80060f0:	40000800 	.word	0x40000800

080060f4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80060f4:	b480      	push	{r7}
 80060f6:	b087      	sub	sp, #28
 80060f8:	af00      	add	r7, sp, #0
 80060fa:	6078      	str	r0, [r7, #4]
 80060fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	6a1b      	ldr	r3, [r3, #32]
 8006102:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	6a1b      	ldr	r3, [r3, #32]
 8006108:	f023 0201 	bic.w	r2, r3, #1
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	685b      	ldr	r3, [r3, #4]
 8006114:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	699b      	ldr	r3, [r3, #24]
 800611a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800611c:	68fb      	ldr	r3, [r7, #12]
 800611e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006122:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006124:	68fb      	ldr	r3, [r7, #12]
 8006126:	f023 0303 	bic.w	r3, r3, #3
 800612a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800612c:	683b      	ldr	r3, [r7, #0]
 800612e:	681b      	ldr	r3, [r3, #0]
 8006130:	68fa      	ldr	r2, [r7, #12]
 8006132:	4313      	orrs	r3, r2
 8006134:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006136:	697b      	ldr	r3, [r7, #20]
 8006138:	f023 0302 	bic.w	r3, r3, #2
 800613c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800613e:	683b      	ldr	r3, [r7, #0]
 8006140:	689b      	ldr	r3, [r3, #8]
 8006142:	697a      	ldr	r2, [r7, #20]
 8006144:	4313      	orrs	r3, r2
 8006146:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	4a1c      	ldr	r2, [pc, #112]	@ (80061bc <TIM_OC1_SetConfig+0xc8>)
 800614c:	4293      	cmp	r3, r2
 800614e:	d10c      	bne.n	800616a <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006150:	697b      	ldr	r3, [r7, #20]
 8006152:	f023 0308 	bic.w	r3, r3, #8
 8006156:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006158:	683b      	ldr	r3, [r7, #0]
 800615a:	68db      	ldr	r3, [r3, #12]
 800615c:	697a      	ldr	r2, [r7, #20]
 800615e:	4313      	orrs	r3, r2
 8006160:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006162:	697b      	ldr	r3, [r7, #20]
 8006164:	f023 0304 	bic.w	r3, r3, #4
 8006168:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	4a13      	ldr	r2, [pc, #76]	@ (80061bc <TIM_OC1_SetConfig+0xc8>)
 800616e:	4293      	cmp	r3, r2
 8006170:	d111      	bne.n	8006196 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006172:	693b      	ldr	r3, [r7, #16]
 8006174:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006178:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800617a:	693b      	ldr	r3, [r7, #16]
 800617c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006180:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006182:	683b      	ldr	r3, [r7, #0]
 8006184:	695b      	ldr	r3, [r3, #20]
 8006186:	693a      	ldr	r2, [r7, #16]
 8006188:	4313      	orrs	r3, r2
 800618a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800618c:	683b      	ldr	r3, [r7, #0]
 800618e:	699b      	ldr	r3, [r3, #24]
 8006190:	693a      	ldr	r2, [r7, #16]
 8006192:	4313      	orrs	r3, r2
 8006194:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	693a      	ldr	r2, [r7, #16]
 800619a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	68fa      	ldr	r2, [r7, #12]
 80061a0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80061a2:	683b      	ldr	r3, [r7, #0]
 80061a4:	685a      	ldr	r2, [r3, #4]
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	697a      	ldr	r2, [r7, #20]
 80061ae:	621a      	str	r2, [r3, #32]
}
 80061b0:	bf00      	nop
 80061b2:	371c      	adds	r7, #28
 80061b4:	46bd      	mov	sp, r7
 80061b6:	bc80      	pop	{r7}
 80061b8:	4770      	bx	lr
 80061ba:	bf00      	nop
 80061bc:	40012c00 	.word	0x40012c00

080061c0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80061c0:	b480      	push	{r7}
 80061c2:	b087      	sub	sp, #28
 80061c4:	af00      	add	r7, sp, #0
 80061c6:	6078      	str	r0, [r7, #4]
 80061c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	6a1b      	ldr	r3, [r3, #32]
 80061ce:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	6a1b      	ldr	r3, [r3, #32]
 80061d4:	f023 0210 	bic.w	r2, r3, #16
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	685b      	ldr	r3, [r3, #4]
 80061e0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	699b      	ldr	r3, [r3, #24]
 80061e6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80061e8:	68fb      	ldr	r3, [r7, #12]
 80061ea:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80061ee:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80061f0:	68fb      	ldr	r3, [r7, #12]
 80061f2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80061f6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80061f8:	683b      	ldr	r3, [r7, #0]
 80061fa:	681b      	ldr	r3, [r3, #0]
 80061fc:	021b      	lsls	r3, r3, #8
 80061fe:	68fa      	ldr	r2, [r7, #12]
 8006200:	4313      	orrs	r3, r2
 8006202:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006204:	697b      	ldr	r3, [r7, #20]
 8006206:	f023 0320 	bic.w	r3, r3, #32
 800620a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800620c:	683b      	ldr	r3, [r7, #0]
 800620e:	689b      	ldr	r3, [r3, #8]
 8006210:	011b      	lsls	r3, r3, #4
 8006212:	697a      	ldr	r2, [r7, #20]
 8006214:	4313      	orrs	r3, r2
 8006216:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	4a1d      	ldr	r2, [pc, #116]	@ (8006290 <TIM_OC2_SetConfig+0xd0>)
 800621c:	4293      	cmp	r3, r2
 800621e:	d10d      	bne.n	800623c <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006220:	697b      	ldr	r3, [r7, #20]
 8006222:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006226:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006228:	683b      	ldr	r3, [r7, #0]
 800622a:	68db      	ldr	r3, [r3, #12]
 800622c:	011b      	lsls	r3, r3, #4
 800622e:	697a      	ldr	r2, [r7, #20]
 8006230:	4313      	orrs	r3, r2
 8006232:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006234:	697b      	ldr	r3, [r7, #20]
 8006236:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800623a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	4a14      	ldr	r2, [pc, #80]	@ (8006290 <TIM_OC2_SetConfig+0xd0>)
 8006240:	4293      	cmp	r3, r2
 8006242:	d113      	bne.n	800626c <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006244:	693b      	ldr	r3, [r7, #16]
 8006246:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800624a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800624c:	693b      	ldr	r3, [r7, #16]
 800624e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006252:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006254:	683b      	ldr	r3, [r7, #0]
 8006256:	695b      	ldr	r3, [r3, #20]
 8006258:	009b      	lsls	r3, r3, #2
 800625a:	693a      	ldr	r2, [r7, #16]
 800625c:	4313      	orrs	r3, r2
 800625e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006260:	683b      	ldr	r3, [r7, #0]
 8006262:	699b      	ldr	r3, [r3, #24]
 8006264:	009b      	lsls	r3, r3, #2
 8006266:	693a      	ldr	r2, [r7, #16]
 8006268:	4313      	orrs	r3, r2
 800626a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	693a      	ldr	r2, [r7, #16]
 8006270:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	68fa      	ldr	r2, [r7, #12]
 8006276:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006278:	683b      	ldr	r3, [r7, #0]
 800627a:	685a      	ldr	r2, [r3, #4]
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	697a      	ldr	r2, [r7, #20]
 8006284:	621a      	str	r2, [r3, #32]
}
 8006286:	bf00      	nop
 8006288:	371c      	adds	r7, #28
 800628a:	46bd      	mov	sp, r7
 800628c:	bc80      	pop	{r7}
 800628e:	4770      	bx	lr
 8006290:	40012c00 	.word	0x40012c00

08006294 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006294:	b480      	push	{r7}
 8006296:	b087      	sub	sp, #28
 8006298:	af00      	add	r7, sp, #0
 800629a:	6078      	str	r0, [r7, #4]
 800629c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	6a1b      	ldr	r3, [r3, #32]
 80062a2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	6a1b      	ldr	r3, [r3, #32]
 80062a8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	685b      	ldr	r3, [r3, #4]
 80062b4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	69db      	ldr	r3, [r3, #28]
 80062ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80062bc:	68fb      	ldr	r3, [r7, #12]
 80062be:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80062c2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80062c4:	68fb      	ldr	r3, [r7, #12]
 80062c6:	f023 0303 	bic.w	r3, r3, #3
 80062ca:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80062cc:	683b      	ldr	r3, [r7, #0]
 80062ce:	681b      	ldr	r3, [r3, #0]
 80062d0:	68fa      	ldr	r2, [r7, #12]
 80062d2:	4313      	orrs	r3, r2
 80062d4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80062d6:	697b      	ldr	r3, [r7, #20]
 80062d8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80062dc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80062de:	683b      	ldr	r3, [r7, #0]
 80062e0:	689b      	ldr	r3, [r3, #8]
 80062e2:	021b      	lsls	r3, r3, #8
 80062e4:	697a      	ldr	r2, [r7, #20]
 80062e6:	4313      	orrs	r3, r2
 80062e8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	4a1d      	ldr	r2, [pc, #116]	@ (8006364 <TIM_OC3_SetConfig+0xd0>)
 80062ee:	4293      	cmp	r3, r2
 80062f0:	d10d      	bne.n	800630e <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80062f2:	697b      	ldr	r3, [r7, #20]
 80062f4:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80062f8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80062fa:	683b      	ldr	r3, [r7, #0]
 80062fc:	68db      	ldr	r3, [r3, #12]
 80062fe:	021b      	lsls	r3, r3, #8
 8006300:	697a      	ldr	r2, [r7, #20]
 8006302:	4313      	orrs	r3, r2
 8006304:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006306:	697b      	ldr	r3, [r7, #20]
 8006308:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800630c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	4a14      	ldr	r2, [pc, #80]	@ (8006364 <TIM_OC3_SetConfig+0xd0>)
 8006312:	4293      	cmp	r3, r2
 8006314:	d113      	bne.n	800633e <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006316:	693b      	ldr	r3, [r7, #16]
 8006318:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800631c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800631e:	693b      	ldr	r3, [r7, #16]
 8006320:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006324:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006326:	683b      	ldr	r3, [r7, #0]
 8006328:	695b      	ldr	r3, [r3, #20]
 800632a:	011b      	lsls	r3, r3, #4
 800632c:	693a      	ldr	r2, [r7, #16]
 800632e:	4313      	orrs	r3, r2
 8006330:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006332:	683b      	ldr	r3, [r7, #0]
 8006334:	699b      	ldr	r3, [r3, #24]
 8006336:	011b      	lsls	r3, r3, #4
 8006338:	693a      	ldr	r2, [r7, #16]
 800633a:	4313      	orrs	r3, r2
 800633c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	693a      	ldr	r2, [r7, #16]
 8006342:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	68fa      	ldr	r2, [r7, #12]
 8006348:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800634a:	683b      	ldr	r3, [r7, #0]
 800634c:	685a      	ldr	r2, [r3, #4]
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	697a      	ldr	r2, [r7, #20]
 8006356:	621a      	str	r2, [r3, #32]
}
 8006358:	bf00      	nop
 800635a:	371c      	adds	r7, #28
 800635c:	46bd      	mov	sp, r7
 800635e:	bc80      	pop	{r7}
 8006360:	4770      	bx	lr
 8006362:	bf00      	nop
 8006364:	40012c00 	.word	0x40012c00

08006368 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006368:	b480      	push	{r7}
 800636a:	b087      	sub	sp, #28
 800636c:	af00      	add	r7, sp, #0
 800636e:	6078      	str	r0, [r7, #4]
 8006370:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	6a1b      	ldr	r3, [r3, #32]
 8006376:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	6a1b      	ldr	r3, [r3, #32]
 800637c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	685b      	ldr	r3, [r3, #4]
 8006388:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	69db      	ldr	r3, [r3, #28]
 800638e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006390:	68fb      	ldr	r3, [r7, #12]
 8006392:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006396:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006398:	68fb      	ldr	r3, [r7, #12]
 800639a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800639e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80063a0:	683b      	ldr	r3, [r7, #0]
 80063a2:	681b      	ldr	r3, [r3, #0]
 80063a4:	021b      	lsls	r3, r3, #8
 80063a6:	68fa      	ldr	r2, [r7, #12]
 80063a8:	4313      	orrs	r3, r2
 80063aa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80063ac:	693b      	ldr	r3, [r7, #16]
 80063ae:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80063b2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80063b4:	683b      	ldr	r3, [r7, #0]
 80063b6:	689b      	ldr	r3, [r3, #8]
 80063b8:	031b      	lsls	r3, r3, #12
 80063ba:	693a      	ldr	r2, [r7, #16]
 80063bc:	4313      	orrs	r3, r2
 80063be:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	4a0f      	ldr	r2, [pc, #60]	@ (8006400 <TIM_OC4_SetConfig+0x98>)
 80063c4:	4293      	cmp	r3, r2
 80063c6:	d109      	bne.n	80063dc <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80063c8:	697b      	ldr	r3, [r7, #20]
 80063ca:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80063ce:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80063d0:	683b      	ldr	r3, [r7, #0]
 80063d2:	695b      	ldr	r3, [r3, #20]
 80063d4:	019b      	lsls	r3, r3, #6
 80063d6:	697a      	ldr	r2, [r7, #20]
 80063d8:	4313      	orrs	r3, r2
 80063da:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	697a      	ldr	r2, [r7, #20]
 80063e0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	68fa      	ldr	r2, [r7, #12]
 80063e6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80063e8:	683b      	ldr	r3, [r7, #0]
 80063ea:	685a      	ldr	r2, [r3, #4]
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	693a      	ldr	r2, [r7, #16]
 80063f4:	621a      	str	r2, [r3, #32]
}
 80063f6:	bf00      	nop
 80063f8:	371c      	adds	r7, #28
 80063fa:	46bd      	mov	sp, r7
 80063fc:	bc80      	pop	{r7}
 80063fe:	4770      	bx	lr
 8006400:	40012c00 	.word	0x40012c00

08006404 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006404:	b480      	push	{r7}
 8006406:	b087      	sub	sp, #28
 8006408:	af00      	add	r7, sp, #0
 800640a:	60f8      	str	r0, [r7, #12]
 800640c:	60b9      	str	r1, [r7, #8]
 800640e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006410:	68fb      	ldr	r3, [r7, #12]
 8006412:	6a1b      	ldr	r3, [r3, #32]
 8006414:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006416:	68fb      	ldr	r3, [r7, #12]
 8006418:	6a1b      	ldr	r3, [r3, #32]
 800641a:	f023 0201 	bic.w	r2, r3, #1
 800641e:	68fb      	ldr	r3, [r7, #12]
 8006420:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006422:	68fb      	ldr	r3, [r7, #12]
 8006424:	699b      	ldr	r3, [r3, #24]
 8006426:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006428:	693b      	ldr	r3, [r7, #16]
 800642a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800642e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	011b      	lsls	r3, r3, #4
 8006434:	693a      	ldr	r2, [r7, #16]
 8006436:	4313      	orrs	r3, r2
 8006438:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800643a:	697b      	ldr	r3, [r7, #20]
 800643c:	f023 030a 	bic.w	r3, r3, #10
 8006440:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006442:	697a      	ldr	r2, [r7, #20]
 8006444:	68bb      	ldr	r3, [r7, #8]
 8006446:	4313      	orrs	r3, r2
 8006448:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800644a:	68fb      	ldr	r3, [r7, #12]
 800644c:	693a      	ldr	r2, [r7, #16]
 800644e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006450:	68fb      	ldr	r3, [r7, #12]
 8006452:	697a      	ldr	r2, [r7, #20]
 8006454:	621a      	str	r2, [r3, #32]
}
 8006456:	bf00      	nop
 8006458:	371c      	adds	r7, #28
 800645a:	46bd      	mov	sp, r7
 800645c:	bc80      	pop	{r7}
 800645e:	4770      	bx	lr

08006460 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006460:	b480      	push	{r7}
 8006462:	b087      	sub	sp, #28
 8006464:	af00      	add	r7, sp, #0
 8006466:	60f8      	str	r0, [r7, #12]
 8006468:	60b9      	str	r1, [r7, #8]
 800646a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800646c:	68fb      	ldr	r3, [r7, #12]
 800646e:	6a1b      	ldr	r3, [r3, #32]
 8006470:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006472:	68fb      	ldr	r3, [r7, #12]
 8006474:	6a1b      	ldr	r3, [r3, #32]
 8006476:	f023 0210 	bic.w	r2, r3, #16
 800647a:	68fb      	ldr	r3, [r7, #12]
 800647c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800647e:	68fb      	ldr	r3, [r7, #12]
 8006480:	699b      	ldr	r3, [r3, #24]
 8006482:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006484:	693b      	ldr	r3, [r7, #16]
 8006486:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800648a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	031b      	lsls	r3, r3, #12
 8006490:	693a      	ldr	r2, [r7, #16]
 8006492:	4313      	orrs	r3, r2
 8006494:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006496:	697b      	ldr	r3, [r7, #20]
 8006498:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800649c:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800649e:	68bb      	ldr	r3, [r7, #8]
 80064a0:	011b      	lsls	r3, r3, #4
 80064a2:	697a      	ldr	r2, [r7, #20]
 80064a4:	4313      	orrs	r3, r2
 80064a6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80064a8:	68fb      	ldr	r3, [r7, #12]
 80064aa:	693a      	ldr	r2, [r7, #16]
 80064ac:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80064ae:	68fb      	ldr	r3, [r7, #12]
 80064b0:	697a      	ldr	r2, [r7, #20]
 80064b2:	621a      	str	r2, [r3, #32]
}
 80064b4:	bf00      	nop
 80064b6:	371c      	adds	r7, #28
 80064b8:	46bd      	mov	sp, r7
 80064ba:	bc80      	pop	{r7}
 80064bc:	4770      	bx	lr

080064be <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80064be:	b480      	push	{r7}
 80064c0:	b085      	sub	sp, #20
 80064c2:	af00      	add	r7, sp, #0
 80064c4:	6078      	str	r0, [r7, #4]
 80064c6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	689b      	ldr	r3, [r3, #8]
 80064cc:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80064ce:	68fb      	ldr	r3, [r7, #12]
 80064d0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80064d4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80064d6:	683a      	ldr	r2, [r7, #0]
 80064d8:	68fb      	ldr	r3, [r7, #12]
 80064da:	4313      	orrs	r3, r2
 80064dc:	f043 0307 	orr.w	r3, r3, #7
 80064e0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	68fa      	ldr	r2, [r7, #12]
 80064e6:	609a      	str	r2, [r3, #8]
}
 80064e8:	bf00      	nop
 80064ea:	3714      	adds	r7, #20
 80064ec:	46bd      	mov	sp, r7
 80064ee:	bc80      	pop	{r7}
 80064f0:	4770      	bx	lr

080064f2 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80064f2:	b480      	push	{r7}
 80064f4:	b087      	sub	sp, #28
 80064f6:	af00      	add	r7, sp, #0
 80064f8:	60f8      	str	r0, [r7, #12]
 80064fa:	60b9      	str	r1, [r7, #8]
 80064fc:	607a      	str	r2, [r7, #4]
 80064fe:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006500:	68fb      	ldr	r3, [r7, #12]
 8006502:	689b      	ldr	r3, [r3, #8]
 8006504:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006506:	697b      	ldr	r3, [r7, #20]
 8006508:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800650c:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800650e:	683b      	ldr	r3, [r7, #0]
 8006510:	021a      	lsls	r2, r3, #8
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	431a      	orrs	r2, r3
 8006516:	68bb      	ldr	r3, [r7, #8]
 8006518:	4313      	orrs	r3, r2
 800651a:	697a      	ldr	r2, [r7, #20]
 800651c:	4313      	orrs	r3, r2
 800651e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006520:	68fb      	ldr	r3, [r7, #12]
 8006522:	697a      	ldr	r2, [r7, #20]
 8006524:	609a      	str	r2, [r3, #8]
}
 8006526:	bf00      	nop
 8006528:	371c      	adds	r7, #28
 800652a:	46bd      	mov	sp, r7
 800652c:	bc80      	pop	{r7}
 800652e:	4770      	bx	lr

08006530 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006530:	b480      	push	{r7}
 8006532:	b087      	sub	sp, #28
 8006534:	af00      	add	r7, sp, #0
 8006536:	60f8      	str	r0, [r7, #12]
 8006538:	60b9      	str	r1, [r7, #8]
 800653a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800653c:	68bb      	ldr	r3, [r7, #8]
 800653e:	f003 031f 	and.w	r3, r3, #31
 8006542:	2201      	movs	r2, #1
 8006544:	fa02 f303 	lsl.w	r3, r2, r3
 8006548:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800654a:	68fb      	ldr	r3, [r7, #12]
 800654c:	6a1a      	ldr	r2, [r3, #32]
 800654e:	697b      	ldr	r3, [r7, #20]
 8006550:	43db      	mvns	r3, r3
 8006552:	401a      	ands	r2, r3
 8006554:	68fb      	ldr	r3, [r7, #12]
 8006556:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006558:	68fb      	ldr	r3, [r7, #12]
 800655a:	6a1a      	ldr	r2, [r3, #32]
 800655c:	68bb      	ldr	r3, [r7, #8]
 800655e:	f003 031f 	and.w	r3, r3, #31
 8006562:	6879      	ldr	r1, [r7, #4]
 8006564:	fa01 f303 	lsl.w	r3, r1, r3
 8006568:	431a      	orrs	r2, r3
 800656a:	68fb      	ldr	r3, [r7, #12]
 800656c:	621a      	str	r2, [r3, #32]
}
 800656e:	bf00      	nop
 8006570:	371c      	adds	r7, #28
 8006572:	46bd      	mov	sp, r7
 8006574:	bc80      	pop	{r7}
 8006576:	4770      	bx	lr

08006578 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006578:	b480      	push	{r7}
 800657a:	b085      	sub	sp, #20
 800657c:	af00      	add	r7, sp, #0
 800657e:	6078      	str	r0, [r7, #4]
 8006580:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006588:	2b01      	cmp	r3, #1
 800658a:	d101      	bne.n	8006590 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800658c:	2302      	movs	r3, #2
 800658e:	e046      	b.n	800661e <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	2201      	movs	r2, #1
 8006594:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	2202      	movs	r2, #2
 800659c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	681b      	ldr	r3, [r3, #0]
 80065a4:	685b      	ldr	r3, [r3, #4]
 80065a6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	681b      	ldr	r3, [r3, #0]
 80065ac:	689b      	ldr	r3, [r3, #8]
 80065ae:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80065b0:	68fb      	ldr	r3, [r7, #12]
 80065b2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80065b6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80065b8:	683b      	ldr	r3, [r7, #0]
 80065ba:	681b      	ldr	r3, [r3, #0]
 80065bc:	68fa      	ldr	r2, [r7, #12]
 80065be:	4313      	orrs	r3, r2
 80065c0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	681b      	ldr	r3, [r3, #0]
 80065c6:	68fa      	ldr	r2, [r7, #12]
 80065c8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	681b      	ldr	r3, [r3, #0]
 80065ce:	4a16      	ldr	r2, [pc, #88]	@ (8006628 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 80065d0:	4293      	cmp	r3, r2
 80065d2:	d00e      	beq.n	80065f2 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	681b      	ldr	r3, [r3, #0]
 80065d8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80065dc:	d009      	beq.n	80065f2 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	681b      	ldr	r3, [r3, #0]
 80065e2:	4a12      	ldr	r2, [pc, #72]	@ (800662c <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 80065e4:	4293      	cmp	r3, r2
 80065e6:	d004      	beq.n	80065f2 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	681b      	ldr	r3, [r3, #0]
 80065ec:	4a10      	ldr	r2, [pc, #64]	@ (8006630 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 80065ee:	4293      	cmp	r3, r2
 80065f0:	d10c      	bne.n	800660c <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80065f2:	68bb      	ldr	r3, [r7, #8]
 80065f4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80065f8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80065fa:	683b      	ldr	r3, [r7, #0]
 80065fc:	685b      	ldr	r3, [r3, #4]
 80065fe:	68ba      	ldr	r2, [r7, #8]
 8006600:	4313      	orrs	r3, r2
 8006602:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	681b      	ldr	r3, [r3, #0]
 8006608:	68ba      	ldr	r2, [r7, #8]
 800660a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	2201      	movs	r2, #1
 8006610:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	2200      	movs	r2, #0
 8006618:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800661c:	2300      	movs	r3, #0
}
 800661e:	4618      	mov	r0, r3
 8006620:	3714      	adds	r7, #20
 8006622:	46bd      	mov	sp, r7
 8006624:	bc80      	pop	{r7}
 8006626:	4770      	bx	lr
 8006628:	40012c00 	.word	0x40012c00
 800662c:	40000400 	.word	0x40000400
 8006630:	40000800 	.word	0x40000800

08006634 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8006634:	b480      	push	{r7}
 8006636:	b085      	sub	sp, #20
 8006638:	af00      	add	r7, sp, #0
 800663a:	6078      	str	r0, [r7, #4]
 800663c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800663e:	2300      	movs	r3, #0
 8006640:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006648:	2b01      	cmp	r3, #1
 800664a:	d101      	bne.n	8006650 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800664c:	2302      	movs	r3, #2
 800664e:	e03d      	b.n	80066cc <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	2201      	movs	r2, #1
 8006654:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8006658:	68fb      	ldr	r3, [r7, #12]
 800665a:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800665e:	683b      	ldr	r3, [r7, #0]
 8006660:	68db      	ldr	r3, [r3, #12]
 8006662:	4313      	orrs	r3, r2
 8006664:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8006666:	68fb      	ldr	r3, [r7, #12]
 8006668:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800666c:	683b      	ldr	r3, [r7, #0]
 800666e:	689b      	ldr	r3, [r3, #8]
 8006670:	4313      	orrs	r3, r2
 8006672:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8006674:	68fb      	ldr	r3, [r7, #12]
 8006676:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800667a:	683b      	ldr	r3, [r7, #0]
 800667c:	685b      	ldr	r3, [r3, #4]
 800667e:	4313      	orrs	r3, r2
 8006680:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8006682:	68fb      	ldr	r3, [r7, #12]
 8006684:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8006688:	683b      	ldr	r3, [r7, #0]
 800668a:	681b      	ldr	r3, [r3, #0]
 800668c:	4313      	orrs	r3, r2
 800668e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8006690:	68fb      	ldr	r3, [r7, #12]
 8006692:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8006696:	683b      	ldr	r3, [r7, #0]
 8006698:	691b      	ldr	r3, [r3, #16]
 800669a:	4313      	orrs	r3, r2
 800669c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800669e:	68fb      	ldr	r3, [r7, #12]
 80066a0:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 80066a4:	683b      	ldr	r3, [r7, #0]
 80066a6:	695b      	ldr	r3, [r3, #20]
 80066a8:	4313      	orrs	r3, r2
 80066aa:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80066ac:	68fb      	ldr	r3, [r7, #12]
 80066ae:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 80066b2:	683b      	ldr	r3, [r7, #0]
 80066b4:	69db      	ldr	r3, [r3, #28]
 80066b6:	4313      	orrs	r3, r2
 80066b8:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	681b      	ldr	r3, [r3, #0]
 80066be:	68fa      	ldr	r2, [r7, #12]
 80066c0:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	2200      	movs	r2, #0
 80066c6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80066ca:	2300      	movs	r3, #0
}
 80066cc:	4618      	mov	r0, r3
 80066ce:	3714      	adds	r7, #20
 80066d0:	46bd      	mov	sp, r7
 80066d2:	bc80      	pop	{r7}
 80066d4:	4770      	bx	lr

080066d6 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80066d6:	b580      	push	{r7, lr}
 80066d8:	b082      	sub	sp, #8
 80066da:	af00      	add	r7, sp, #0
 80066dc:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	2b00      	cmp	r3, #0
 80066e2:	d101      	bne.n	80066e8 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80066e4:	2301      	movs	r3, #1
 80066e6:	e042      	b.n	800676e <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80066ee:	b2db      	uxtb	r3, r3
 80066f0:	2b00      	cmp	r3, #0
 80066f2:	d106      	bne.n	8006702 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	2200      	movs	r2, #0
 80066f8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80066fc:	6878      	ldr	r0, [r7, #4]
 80066fe:	f7fb ff0d 	bl	800251c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	2224      	movs	r2, #36	@ 0x24
 8006706:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	681b      	ldr	r3, [r3, #0]
 800670e:	68da      	ldr	r2, [r3, #12]
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	681b      	ldr	r3, [r3, #0]
 8006714:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006718:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800671a:	6878      	ldr	r0, [r7, #4]
 800671c:	f000 f82c 	bl	8006778 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	681b      	ldr	r3, [r3, #0]
 8006724:	691a      	ldr	r2, [r3, #16]
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	681b      	ldr	r3, [r3, #0]
 800672a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800672e:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	681b      	ldr	r3, [r3, #0]
 8006734:	695a      	ldr	r2, [r3, #20]
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	681b      	ldr	r3, [r3, #0]
 800673a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800673e:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	681b      	ldr	r3, [r3, #0]
 8006744:	68da      	ldr	r2, [r3, #12]
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	681b      	ldr	r3, [r3, #0]
 800674a:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800674e:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	2200      	movs	r2, #0
 8006754:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	2220      	movs	r2, #32
 800675a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	2220      	movs	r2, #32
 8006762:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	2200      	movs	r2, #0
 800676a:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800676c:	2300      	movs	r3, #0
}
 800676e:	4618      	mov	r0, r3
 8006770:	3708      	adds	r7, #8
 8006772:	46bd      	mov	sp, r7
 8006774:	bd80      	pop	{r7, pc}
	...

08006778 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006778:	b580      	push	{r7, lr}
 800677a:	b084      	sub	sp, #16
 800677c:	af00      	add	r7, sp, #0
 800677e:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	681b      	ldr	r3, [r3, #0]
 8006784:	691b      	ldr	r3, [r3, #16]
 8006786:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	68da      	ldr	r2, [r3, #12]
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	681b      	ldr	r3, [r3, #0]
 8006792:	430a      	orrs	r2, r1
 8006794:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	689a      	ldr	r2, [r3, #8]
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	691b      	ldr	r3, [r3, #16]
 800679e:	431a      	orrs	r2, r3
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	695b      	ldr	r3, [r3, #20]
 80067a4:	4313      	orrs	r3, r2
 80067a6:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	681b      	ldr	r3, [r3, #0]
 80067ac:	68db      	ldr	r3, [r3, #12]
 80067ae:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 80067b2:	f023 030c 	bic.w	r3, r3, #12
 80067b6:	687a      	ldr	r2, [r7, #4]
 80067b8:	6812      	ldr	r2, [r2, #0]
 80067ba:	68b9      	ldr	r1, [r7, #8]
 80067bc:	430b      	orrs	r3, r1
 80067be:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	681b      	ldr	r3, [r3, #0]
 80067c4:	695b      	ldr	r3, [r3, #20]
 80067c6:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	699a      	ldr	r2, [r3, #24]
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	681b      	ldr	r3, [r3, #0]
 80067d2:	430a      	orrs	r2, r1
 80067d4:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	681b      	ldr	r3, [r3, #0]
 80067da:	4a2c      	ldr	r2, [pc, #176]	@ (800688c <UART_SetConfig+0x114>)
 80067dc:	4293      	cmp	r3, r2
 80067de:	d103      	bne.n	80067e8 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80067e0:	f7fe fe78 	bl	80054d4 <HAL_RCC_GetPCLK2Freq>
 80067e4:	60f8      	str	r0, [r7, #12]
 80067e6:	e002      	b.n	80067ee <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80067e8:	f7fe fe60 	bl	80054ac <HAL_RCC_GetPCLK1Freq>
 80067ec:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80067ee:	68fa      	ldr	r2, [r7, #12]
 80067f0:	4613      	mov	r3, r2
 80067f2:	009b      	lsls	r3, r3, #2
 80067f4:	4413      	add	r3, r2
 80067f6:	009a      	lsls	r2, r3, #2
 80067f8:	441a      	add	r2, r3
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	685b      	ldr	r3, [r3, #4]
 80067fe:	009b      	lsls	r3, r3, #2
 8006800:	fbb2 f3f3 	udiv	r3, r2, r3
 8006804:	4a22      	ldr	r2, [pc, #136]	@ (8006890 <UART_SetConfig+0x118>)
 8006806:	fba2 2303 	umull	r2, r3, r2, r3
 800680a:	095b      	lsrs	r3, r3, #5
 800680c:	0119      	lsls	r1, r3, #4
 800680e:	68fa      	ldr	r2, [r7, #12]
 8006810:	4613      	mov	r3, r2
 8006812:	009b      	lsls	r3, r3, #2
 8006814:	4413      	add	r3, r2
 8006816:	009a      	lsls	r2, r3, #2
 8006818:	441a      	add	r2, r3
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	685b      	ldr	r3, [r3, #4]
 800681e:	009b      	lsls	r3, r3, #2
 8006820:	fbb2 f2f3 	udiv	r2, r2, r3
 8006824:	4b1a      	ldr	r3, [pc, #104]	@ (8006890 <UART_SetConfig+0x118>)
 8006826:	fba3 0302 	umull	r0, r3, r3, r2
 800682a:	095b      	lsrs	r3, r3, #5
 800682c:	2064      	movs	r0, #100	@ 0x64
 800682e:	fb00 f303 	mul.w	r3, r0, r3
 8006832:	1ad3      	subs	r3, r2, r3
 8006834:	011b      	lsls	r3, r3, #4
 8006836:	3332      	adds	r3, #50	@ 0x32
 8006838:	4a15      	ldr	r2, [pc, #84]	@ (8006890 <UART_SetConfig+0x118>)
 800683a:	fba2 2303 	umull	r2, r3, r2, r3
 800683e:	095b      	lsrs	r3, r3, #5
 8006840:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006844:	4419      	add	r1, r3
 8006846:	68fa      	ldr	r2, [r7, #12]
 8006848:	4613      	mov	r3, r2
 800684a:	009b      	lsls	r3, r3, #2
 800684c:	4413      	add	r3, r2
 800684e:	009a      	lsls	r2, r3, #2
 8006850:	441a      	add	r2, r3
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	685b      	ldr	r3, [r3, #4]
 8006856:	009b      	lsls	r3, r3, #2
 8006858:	fbb2 f2f3 	udiv	r2, r2, r3
 800685c:	4b0c      	ldr	r3, [pc, #48]	@ (8006890 <UART_SetConfig+0x118>)
 800685e:	fba3 0302 	umull	r0, r3, r3, r2
 8006862:	095b      	lsrs	r3, r3, #5
 8006864:	2064      	movs	r0, #100	@ 0x64
 8006866:	fb00 f303 	mul.w	r3, r0, r3
 800686a:	1ad3      	subs	r3, r2, r3
 800686c:	011b      	lsls	r3, r3, #4
 800686e:	3332      	adds	r3, #50	@ 0x32
 8006870:	4a07      	ldr	r2, [pc, #28]	@ (8006890 <UART_SetConfig+0x118>)
 8006872:	fba2 2303 	umull	r2, r3, r2, r3
 8006876:	095b      	lsrs	r3, r3, #5
 8006878:	f003 020f 	and.w	r2, r3, #15
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	681b      	ldr	r3, [r3, #0]
 8006880:	440a      	add	r2, r1
 8006882:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8006884:	bf00      	nop
 8006886:	3710      	adds	r7, #16
 8006888:	46bd      	mov	sp, r7
 800688a:	bd80      	pop	{r7, pc}
 800688c:	40013800 	.word	0x40013800
 8006890:	51eb851f 	.word	0x51eb851f

08006894 <memset>:
 8006894:	4603      	mov	r3, r0
 8006896:	4402      	add	r2, r0
 8006898:	4293      	cmp	r3, r2
 800689a:	d100      	bne.n	800689e <memset+0xa>
 800689c:	4770      	bx	lr
 800689e:	f803 1b01 	strb.w	r1, [r3], #1
 80068a2:	e7f9      	b.n	8006898 <memset+0x4>

080068a4 <__libc_init_array>:
 80068a4:	b570      	push	{r4, r5, r6, lr}
 80068a6:	2600      	movs	r6, #0
 80068a8:	4d0c      	ldr	r5, [pc, #48]	@ (80068dc <__libc_init_array+0x38>)
 80068aa:	4c0d      	ldr	r4, [pc, #52]	@ (80068e0 <__libc_init_array+0x3c>)
 80068ac:	1b64      	subs	r4, r4, r5
 80068ae:	10a4      	asrs	r4, r4, #2
 80068b0:	42a6      	cmp	r6, r4
 80068b2:	d109      	bne.n	80068c8 <__libc_init_array+0x24>
 80068b4:	f000 f828 	bl	8006908 <_init>
 80068b8:	2600      	movs	r6, #0
 80068ba:	4d0a      	ldr	r5, [pc, #40]	@ (80068e4 <__libc_init_array+0x40>)
 80068bc:	4c0a      	ldr	r4, [pc, #40]	@ (80068e8 <__libc_init_array+0x44>)
 80068be:	1b64      	subs	r4, r4, r5
 80068c0:	10a4      	asrs	r4, r4, #2
 80068c2:	42a6      	cmp	r6, r4
 80068c4:	d105      	bne.n	80068d2 <__libc_init_array+0x2e>
 80068c6:	bd70      	pop	{r4, r5, r6, pc}
 80068c8:	f855 3b04 	ldr.w	r3, [r5], #4
 80068cc:	4798      	blx	r3
 80068ce:	3601      	adds	r6, #1
 80068d0:	e7ee      	b.n	80068b0 <__libc_init_array+0xc>
 80068d2:	f855 3b04 	ldr.w	r3, [r5], #4
 80068d6:	4798      	blx	r3
 80068d8:	3601      	adds	r6, #1
 80068da:	e7f2      	b.n	80068c2 <__libc_init_array+0x1e>
 80068dc:	08006968 	.word	0x08006968
 80068e0:	08006968 	.word	0x08006968
 80068e4:	08006968 	.word	0x08006968
 80068e8:	0800696c 	.word	0x0800696c

080068ec <memcpy>:
 80068ec:	440a      	add	r2, r1
 80068ee:	4291      	cmp	r1, r2
 80068f0:	f100 33ff 	add.w	r3, r0, #4294967295
 80068f4:	d100      	bne.n	80068f8 <memcpy+0xc>
 80068f6:	4770      	bx	lr
 80068f8:	b510      	push	{r4, lr}
 80068fa:	f811 4b01 	ldrb.w	r4, [r1], #1
 80068fe:	4291      	cmp	r1, r2
 8006900:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006904:	d1f9      	bne.n	80068fa <memcpy+0xe>
 8006906:	bd10      	pop	{r4, pc}

08006908 <_init>:
 8006908:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800690a:	bf00      	nop
 800690c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800690e:	bc08      	pop	{r3}
 8006910:	469e      	mov	lr, r3
 8006912:	4770      	bx	lr

08006914 <_fini>:
 8006914:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006916:	bf00      	nop
 8006918:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800691a:	bc08      	pop	{r3}
 800691c:	469e      	mov	lr, r3
 800691e:	4770      	bx	lr
