// Seed: 2265066526
module module_0 (
    input tri id_0,
    output wire id_1,
    output supply0 id_2,
    input wire id_3,
    input uwire id_4,
    input wor id_5,
    input supply1 id_6,
    input tri1 id_7,
    output wand id_8,
    output wire id_9,
    input wand id_10,
    input supply0 id_11,
    output supply0 id_12,
    input supply0 id_13,
    output supply1 id_14,
    output tri0 id_15,
    output tri1 id_16,
    output supply1 id_17,
    input wand id_18,
    input tri1 id_19
);
  assign module_1.id_5 = 0;
  wire id_21;
endmodule
module module_1 (
    output supply1 id_0,
    output uwire id_1,
    input supply0 id_2,
    input wor id_3,
    output wire id_4,
    input wor id_5,
    input supply0 id_6
    , id_12,
    output wand id_7,
    output tri0 id_8,
    output logic id_9,
    input wire id_10
);
  for (id_13 = -1; id_2 - -1; id_9 = id_2 !== id_2) begin : LABEL_0
    assign id_0 = id_13 == 1;
  end
  module_0 modCall_1 (
      id_2,
      id_7,
      id_8,
      id_5,
      id_2,
      id_2,
      id_10,
      id_10,
      id_4,
      id_8,
      id_5,
      id_10,
      id_0,
      id_5,
      id_8,
      id_7,
      id_7,
      id_8,
      id_6,
      id_2
  );
endmodule
