Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.16 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.16 secs
 
--> Reading design: ALU.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "ALU.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "ALU"
Output Format                      : NGC
Target Device                      : xc6slx45-3-csg324

---- Source Options
Top Module Name                    : ALU
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "D:\DANESHGAH\term6\FPGA\Lab assignments\LAB 4_8\lab 4\LAB4_PART3_IPCORE\ipcore_dir\MultAdd3.v" into library work
Parsing module <MultAdd3>.
Analyzing Verilog file "D:\DANESHGAH\term6\FPGA\Lab assignments\LAB 4_8\lab 4\LAB4_PART3_IPCORE\ipcore_dir\MultAdd2.v" into library work
Parsing module <MultAdd2>.
Analyzing Verilog file "D:\DANESHGAH\term6\FPGA\Lab assignments\LAB 4_8\lab 4\LAB4_PART3_IPCORE\ipcore_dir\MultAdd1.v" into library work
Parsing module <MultAdd1>.
Analyzing Verilog file "D:\DANESHGAH\term6\FPGA\Lab assignments\LAB 4_8\lab 4\LAB4_PART3_IPCORE\ipcore_dir\CORDIC_sqroot.v" into library work
Parsing module <CORDIC_sqroot>.
Analyzing Verilog file "D:\DANESHGAH\term6\FPGA\Lab assignments\LAB 4_8\lab 4\LAB4_PART3_IPCORE\complexMultiplier.v" into library work
Parsing module <complexMultiplier>.
Analyzing Verilog file "D:\DANESHGAH\term6\FPGA\Lab assignments\LAB 4_8\lab 4\LAB4_PART3_IPCORE\ALU.v" into library work
Parsing module <ALU>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <ALU>.
WARNING:HDLCompiler:413 - "D:\DANESHGAH\term6\FPGA\Lab assignments\LAB 4_8\lab 4\LAB4_PART3_IPCORE\ALU.v" Line 87: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:91 - "D:\DANESHGAH\term6\FPGA\Lab assignments\LAB 4_8\lab 4\LAB4_PART3_IPCORE\ALU.v" Line 97: Signal <Input1> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\DANESHGAH\term6\FPGA\Lab assignments\LAB 4_8\lab 4\LAB4_PART3_IPCORE\ALU.v" Line 98: Signal <Input2> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\DANESHGAH\term6\FPGA\Lab assignments\LAB 4_8\lab 4\LAB4_PART3_IPCORE\ALU.v" Line 102: Signal <Input1> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\DANESHGAH\term6\FPGA\Lab assignments\LAB 4_8\lab 4\LAB4_PART3_IPCORE\ALU.v" Line 103: Signal <Input2> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\DANESHGAH\term6\FPGA\Lab assignments\LAB 4_8\lab 4\LAB4_PART3_IPCORE\ALU.v" Line 107: Signal <Input1> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\DANESHGAH\term6\FPGA\Lab assignments\LAB 4_8\lab 4\LAB4_PART3_IPCORE\ALU.v" Line 108: Signal <Input2> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:1127 - "D:\DANESHGAH\term6\FPGA\Lab assignments\LAB 4_8\lab 4\LAB4_PART3_IPCORE\ALU.v" Line 94: Assignment to a1 ignored, since the identifier is never used

Elaborating module <CORDIC_sqroot>.

Elaborating module <complexMultiplier>.

Elaborating module <MultAdd1>.

Elaborating module <MultAdd2>.
WARNING:HDLCompiler:189 - "D:\DANESHGAH\term6\FPGA\Lab assignments\LAB 4_8\lab 4\LAB4_PART3_IPCORE\ALU.v" Line 150: Size mismatch in connection of port <c>. Formal port size is 48-bit while actual signal size is 33-bit.

Elaborating module <MultAdd3>.
WARNING:HDLCompiler:189 - "D:\DANESHGAH\term6\FPGA\Lab assignments\LAB 4_8\lab 4\LAB4_PART3_IPCORE\ALU.v" Line 163: Size mismatch in connection of port <c>. Formal port size is 48-bit while actual signal size is 34-bit.
WARNING:HDLCompiler:1127 - "D:\DANESHGAH\term6\FPGA\Lab assignments\LAB 4_8\lab 4\LAB4_PART3_IPCORE\ALU.v" Line 167: Assignment to pcout3 ignored, since the identifier is never used

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ALU>.
    Related source file is "D:\DANESHGAH\term6\FPGA\Lab assignments\LAB 4_8\lab 4\LAB4_PART3_IPCORE\ALU.v".
        getting_1st_elements = 4'b0000
        getting_2nd_elements = 4'b0001
        getting_3rd_elements = 4'b0010
        clear_elements = 4'b0011
INFO:Xst:3210 - "D:\DANESHGAH\term6\FPGA\Lab assignments\LAB 4_8\lab 4\LAB4_PART3_IPCORE\ALU.v" line 157: Output port <pcout> of the instance <my_MultAdd3> is unconnected or connected to loadless signal.
    Found 38-bit register for signal <Output1>.
    Found 2-bit register for signal <CS_VM>.
    Found 4-bit register for signal <counter_SM_VM>.
    Found 16-bit register for signal <InputMultiplier1>.
    Found 16-bit register for signal <InputMultiplier2>.
    Found 32-bit register for signal <Input1_sq>.
    Found 32-bit register for signal <Input2_sq>.
    Found 33-bit register for signal <SumOfSquares>.
    Found 33-bit register for signal <p1_reg>.
    Found 34-bit register for signal <p2_reg>.
    Found 35-bit register for signal <p3_reg>.
    Found 33-bit adder for signal <n0146> created at line 70.
    Found 4-bit adder for signal <counter_SM_VM[3]_GND_1_o_add_6_OUT> created at line 87.
    Found 16x16-bit multiplier for signal <Input1[15]_Input1[15]_MuLt_2_OUT> created at line 68.
    Found 16x16-bit multiplier for signal <Input2[15]_Input2[15]_MuLt_3_OUT> created at line 69.
    Found 4x5-bit Read Only RAM for signal <_n0229>
WARNING:Xst:737 - Found 1-bit latch for signal <clear_MultAdd>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a3<15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a3<14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a3<13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a3<12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a3<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a3<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a3<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a3<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a3<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a3<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a3<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a3<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a3<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a3<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a3<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a3<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b3<15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b3<14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b3<13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b3<12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b3<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b3<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b3<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b3<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b3<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b3<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b3<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b3<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b3<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b3<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b3<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b3<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a2<15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a2<14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a2<13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a2<12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a2<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a2<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a2<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a2<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a2<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a2<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a2<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a2<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a2<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a2<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a2<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a2<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b2<15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b2<14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b2<13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b2<12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b2<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b2<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b2<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b2<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b2<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b2<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b2<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b2<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b2<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b2<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b2<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b2<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    WARNING:Xst:2404 -  FFs/Latches <p1_reg<37:33>> (without init value) have a constant value of 0 in block <ALU>.
    WARNING:Xst:2404 -  FFs/Latches <p2_reg<37:34>> (without init value) have a constant value of 0 in block <ALU>.
    WARNING:Xst:2404 -  FFs/Latches <p3_reg<37:35>> (without init value) have a constant value of 0 in block <ALU>.
    HDL ADVISOR - Describing an operational reset or an explicit power-up state for register <CS_VM> would allow inference of a finite state machine and as consequence better performance and smaller area.
    Summary:
	inferred   1 RAM(s).
	inferred   2 Multiplier(s).
	inferred   2 Adder/Subtractor(s).
	inferred 275 D-type flip-flop(s).
	inferred  65 Latch(s).
	inferred   2 Multiplexer(s).
Unit <ALU> synthesized.

Synthesizing Unit <complexMultiplier>.
    Related source file is "D:\DANESHGAH\term6\FPGA\Lab assignments\LAB 4_8\lab 4\LAB4_PART3_IPCORE\complexMultiplier.v".
    Found 32-bit register for signal <MultiplicationResult_reg>.
    Found 16-bit register for signal <MultResult_R1R2>.
    Found 16-bit register for signal <MultResult_R1I2>.
    Found 16-bit register for signal <MultResult_R2I1>.
    Found 16-bit register for signal <MultResult_I1I2>.
    Found 16-bit subtractor for signal <MultResult_R1R2[15]_MultResult_I1I2[15]_sub_6_OUT> created at line 27.
    Found 16-bit adder for signal <MultResult_R1I2[15]_MultResult_R2I1[15]_add_6_OUT> created at line 28.
    Found 8x8-bit multiplier for signal <InputMultiplier1[15]_InputMultiplier2[15]_MuLt_1_OUT> created at line 22.
    Found 8x8-bit multiplier for signal <InputMultiplier1[15]_InputMultiplier2[7]_MuLt_2_OUT> created at line 23.
    Found 8x8-bit multiplier for signal <InputMultiplier1[7]_InputMultiplier2[15]_MuLt_3_OUT> created at line 24.
    Found 8x8-bit multiplier for signal <InputMultiplier1[7]_InputMultiplier2[7]_MuLt_4_OUT> created at line 25.
    Summary:
	inferred   4 Multiplier(s).
	inferred   2 Adder/Subtractor(s).
	inferred  96 D-type flip-flop(s).
Unit <complexMultiplier> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 4x5-bit single-port Read Only RAM                     : 1
# Multipliers                                          : 6
 16x16-bit multiplier                                  : 2
 8x8-bit multiplier                                    : 4
# Adders/Subtractors                                   : 4
 16-bit adder                                          : 1
 16-bit subtractor                                     : 1
 33-bit adder                                          : 1
 4-bit adder                                           : 1
# Registers                                            : 16
 16-bit register                                       : 6
 2-bit register                                        : 1
 32-bit register                                       : 3
 33-bit register                                       : 2
 34-bit register                                       : 1
 35-bit register                                       : 1
 38-bit register                                       : 1
 4-bit register                                        : 1
# Latches                                              : 65
 1-bit latch                                           : 65
# Multiplexers                                         : 2
 38-bit 2-to-1 multiplexer                             : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/CORDIC_sqroot.ngc>.
Reading Secure Unit <blk00000025>.
Reading core <ipcore_dir/MultAdd1.ngc>.
Reading Secure Unit <blk00000001>.
Reading core <ipcore_dir/MultAdd2.ngc>.
Reading Secure Unit <blk00000001>.
Reading core <ipcore_dir/MultAdd3.ngc>.
Reading Secure Unit <blk00000001>.
Loading core <CORDIC_sqroot> for timing and area information for instance <my_CORDIC_sqroot>.
Loading core <MultAdd1> for timing and area information for instance <my_MultAdd1>.
Loading core <MultAdd2> for timing and area information for instance <my_MultAdd2>.
Loading core <MultAdd3> for timing and area information for instance <my_MultAdd3>.
WARNING:Xst:1293 - FF/Latch <clear_MultAdd> has a constant value of 1 in block <ALU>. This FF/Latch will be trimmed during the optimization process.

Synthesizing (advanced) Unit <ALU>.
The following registers are absorbed into counter <counter_SM_VM>: 1 register on signal <counter_SM_VM>.
	Multiplier <Mmult_Input1[15]_Input1[15]_MuLt_2_OUT> in block <ALU> and adder/subtractor <Madd_n0146> in block <ALU> are combined into a MAC<Maddsub_Input1[15]_Input1[15]_MuLt_2_OUT>.
	The following registers are also absorbed by the MAC: <Input1_sq> in block <ALU>, <SumOfSquares> in block <ALU>.
	Found pipelined multiplier on signal <Input2[15]_Input2[15]_MuLt_3_OUT>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
INFO:Xst:3231 - The small RAM <Mram__n0229> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 5-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <CS_VM>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_Input2[15]_Input2[15]_MuLt_3_OUT by adding 1 register level(s).
Unit <ALU> synthesized (advanced).

Synthesizing (advanced) Unit <complexMultiplier>.
	Multiplier <Mmult_InputMultiplier1[7]_InputMultiplier2[7]_MuLt_4_OUT> in block <complexMultiplier> and adder/subtractor <Msub_MultResult_R1R2[15]_MultResult_I1I2[15]_sub_6_OUT> in block <complexMultiplier> are combined into a MAC<Maddsub_InputMultiplier1[7]_InputMultiplier2[7]_MuLt_4_OUT>.
	The following registers are also absorbed by the MAC: <MultResult_I1I2> in block <complexMultiplier>.
	Multiplier <Mmult_InputMultiplier1[15]_InputMultiplier2[7]_MuLt_2_OUT> in block <complexMultiplier> and adder/subtractor <Madd_MultResult_R1I2[15]_MultResult_R2I1[15]_add_6_OUT> in block <complexMultiplier> are combined into a MAC<Maddsub_InputMultiplier1[15]_InputMultiplier2[7]_MuLt_2_OUT>.
	The following registers are also absorbed by the MAC: <MultResult_R1I2> in block <complexMultiplier>.
	Found pipelined multiplier on signal <InputMultiplier1[15]_InputMultiplier2[15]_MuLt_1_OUT>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <InputMultiplier1[7]_InputMultiplier2[15]_MuLt_3_OUT>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_InputMultiplier1[15]_InputMultiplier2[15]_MuLt_1_OUT by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_InputMultiplier1[7]_InputMultiplier2[15]_MuLt_3_OUT by adding 1 register level(s).
Unit <complexMultiplier> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 4x5-bit single-port distributed Read Only RAM         : 1
# MACs                                                 : 3
 16x16-to-33-bit MAC                                   : 1
 8x8-to-16-bit MAC                                     : 2
# Multipliers                                          : 3
 16x16-bit registered multiplier                       : 1
 8x8-bit registered multiplier                         : 2
# Counters                                             : 1
 4-bit up counter                                      : 1
# Registers                                            : 206
 Flip-Flops                                            : 206
# Multiplexers                                         : 2
 38-bit 2-to-1 multiplexer                             : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <clear_MultAdd> has a constant value of 1 in block <ALU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Output1_reg_35> (without init value) has a constant value of 0 in block <ALU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Output1_reg_36> (without init value) has a constant value of 0 in block <ALU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Output1_reg_37> (without init value) has a constant value of 0 in block <ALU>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <ALU> ...

Optimizing unit <complexMultiplier> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ALU, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 175
 Flip-Flops                                            : 175

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : ALU.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 963
#      GND                         : 22
#      INV                         : 68
#      LUT2                        : 163
#      LUT3                        : 79
#      LUT4                        : 16
#      LUT5                        : 107
#      LUT6                        : 1
#      MUXCY                       : 234
#      VCC                         : 22
#      XORCY                       : 251
# FlipFlops/Latches                : 290
#      FD                          : 102
#      FDC                         : 32
#      FDE                         : 54
#      FDR                         : 34
#      FDRE                        : 4
#      LD                          : 64
# Clock Buffers                    : 3
#      BUFG                        : 2
#      BUFGP                       : 1
# IO Buffers                       : 188
#      IBUF                        : 35
#      OBUF                        : 153
# DSPs                             : 9
#      DSP48A1                     : 9

Device utilization summary:
---------------------------

Selected Device : 6slx45csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             290  out of  54576     0%  
 Number of Slice LUTs:                  434  out of  27288     1%  
    Number used as Logic:               434  out of  27288     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    679
   Number with an unused Flip Flop:     389  out of    679    57%  
   Number with an unused LUT:           245  out of    679    36%  
   Number of fully used LUT-FF pairs:    45  out of    679     6%  
   Number of unique control sets:         8

IO Utilization: 
 Number of IOs:                         189
 Number of bonded IOBs:                 189  out of    218    86%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                3  out of     16    18%  
 Number of DSP48A1s:                      9  out of     58    15%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 235   |
Mram__n02292(Mram__n022921:O)      | BUFG(*)(a3_15)         | 32    |
Mram__n02293(Mram__n022931:O)      | BUFG(*)(a2_15)         | 32    |
-----------------------------------+------------------------+-------+
(*) These 2 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 46.057ns (Maximum Frequency: 21.712MHz)
   Minimum input arrival time before clock: 5.920ns
   Maximum output required time after clock: 3.634ns
   Maximum combinational path delay: 4.537ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 46.057ns (frequency: 21.712MHz)
  Total number of paths / destination ports: 2666622433738793000000000 / 376
-------------------------------------------------------------------------
Delay:               46.057ns (Levels of Logic = 249)
  Source:            my_CORDIC_sqroot/blk00000006 (FF)
  Destination:       sec_inst (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: my_CORDIC_sqroot/blk00000006 to sec_inst
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              5   0.447   0.943  blk00000006 (sig00000180)
     LUT3:I0->O           17   0.205   1.028  blk00000373 (sig00000127)
     begin scope: 'my_CORDIC_sqroot/blk00000286:B<2>'
     SEC:in->out           1   0.205   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.172   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out          23   0.180   1.154  sec_inst (sec_net)
     end scope: 'my_CORDIC_sqroot/blk00000286:S<5>'
     LUT3:I2->O            2   0.205   0.617  blk0000035c (sig0000012a)
     begin scope: 'my_CORDIC_sqroot/blk0000022f:A<3>'
     SEC:in->out           1   0.205   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.172   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out          23   0.180   1.154  sec_inst (sec_net)
     end scope: 'my_CORDIC_sqroot/blk0000022f:S<6>'
     LUT3:I2->O            2   0.205   0.617  blk0000035d (sig0000012e)
     begin scope: 'my_CORDIC_sqroot/blk000001d8:A<2>'
     SEC:in->out           1   0.205   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.172   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out          24   0.180   1.173  sec_inst (sec_net)
     end scope: 'my_CORDIC_sqroot/blk000001d8:S<7>'
     LUT3:I2->O            2   0.205   0.617  blk00000360 (sig00000135)
     begin scope: 'my_CORDIC_sqroot/blk00000181:A<3>'
     SEC:in->out           1   0.205   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.172   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out          24   0.180   1.173  sec_inst (sec_net)
     end scope: 'my_CORDIC_sqroot/blk00000181:S<8>'
     LUT3:I2->O            2   0.205   0.617  blk00000362 (sig0000013b)
     begin scope: 'my_CORDIC_sqroot/blk0000012a:A<2>'
     SEC:in->out           1   0.205   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.172   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out          25   0.180   1.193  sec_inst (sec_net)
     end scope: 'my_CORDIC_sqroot/blk0000012a:S<9>'
     LUT3:I2->O            2   0.205   0.617  blk00000366 (sig00000144)
     begin scope: 'my_CORDIC_sqroot/blk000000d3:A<3>'
     SEC:in->out           1   0.205   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.172   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out          25   0.180   1.193  sec_inst (sec_net)
     end scope: 'my_CORDIC_sqroot/blk000000d3:S<10>'
     LUT3:I2->O            2   0.205   0.617  blk00000369 (sig0000014c)
     begin scope: 'my_CORDIC_sqroot/blk0000007c:A<2>'
     SEC:in->out           1   0.205   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.172   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out          26   0.180   1.207  sec_inst (sec_net)
     end scope: 'my_CORDIC_sqroot/blk0000007c:S<11>'
     LUT3:I2->O            2   0.205   0.617  blk00000371 (sig00000156)
     begin scope: 'my_CORDIC_sqroot/blk00000025:A<2>'
     SEC:in->out           1   0.205   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.172   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out          27   0.180   1.221  sec_inst (sec_net)
     end scope: 'my_CORDIC_sqroot/blk00000025:S<12>'
     LUT3:I2->O            1   0.205   0.580  blk0000032c (sig00000123)
     begin scope: 'my_CORDIC_sqroot/blk0000004f:A<2>'
     SEC:in->out           1   0.205   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.172   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out          25   0.180   1.193  sec_inst (sec_net)
     end scope: 'my_CORDIC_sqroot/blk0000004f:S<13>'
     LUT3:I2->O            2   0.205   0.617  blk00000327 (sig0000010c)
     begin scope: 'my_CORDIC_sqroot/blk000000a3:A<2>'
     SEC:in->out           1   0.205   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.172   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out          30   0.180   1.264  sec_inst (sec_net)
     end scope: 'my_CORDIC_sqroot/blk000000a3:S<14>'
     LUT3:I2->O            1   0.205   0.580  blk00000331 (sig000000e9)
     begin scope: 'my_CORDIC_sqroot/blk000000f7:A<2>'
     SEC:in->out           1   0.205   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.172   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out          24   0.180   1.173  sec_inst (sec_net)
     end scope: 'my_CORDIC_sqroot/blk000000f7:S<15>'
     LUT3:I2->O            2   0.205   0.617  blk00000339 (sig000000c5)
     begin scope: 'my_CORDIC_sqroot/blk0000014b:A<2>'
     SEC:in->out           1   0.205   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.172   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out          33   0.180   1.306  sec_inst (sec_net)
     end scope: 'my_CORDIC_sqroot/blk0000014b:S<16>'
     LUT3:I2->O            1   0.205   0.580  blk0000033d (sig000000a0)
     begin scope: 'my_CORDIC_sqroot/blk0000019f:A<2>'
     SEC:in->out           1   0.205   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.172   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out          23   0.180   1.154  sec_inst (sec_net)
     end scope: 'my_CORDIC_sqroot/blk0000019f:S<17>'
     LUT3:I2->O            2   0.205   0.617  blk00000348 (sig0000007a)
     begin scope: 'my_CORDIC_sqroot/blk000001f3:A<2>'
     SEC:in->out           1   0.205   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.172   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out          36   0.180   1.349  sec_inst (sec_net)
     end scope: 'my_CORDIC_sqroot/blk000001f3:S<18>'
     LUT3:I2->O            1   0.205   0.580  blk0000034b (sig00000053)
     begin scope: 'my_CORDIC_sqroot/blk00000247:A<2>'
     SEC:in->out           1   0.205   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.172   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out          20   0.180   1.093  sec_inst (sec_net)
     end scope: 'my_CORDIC_sqroot/blk00000247:S<19>'
     LUT3:I2->O            1   0.205   0.580  blk00000359 (sig0000002b)
     begin scope: 'my_CORDIC_sqroot/blk0000029a:A<2>'
     SEC:in->out           1   0.205   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.172   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.180   0.579  sec_inst (sec_net)
     end scope: 'my_CORDIC_sqroot/blk0000029a:S<20>'
     begin scope: 'my_CORDIC_sqroot/blk000002da:B<0>'
     SEC:in->out           1   0.206   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.172   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.180   0.000  sec_inst (sec_net)
     SEC:in                    0.102          sec_inst
    ----------------------------------------
    Total                     46.057ns (16.434ns logic, 29.623ns route)
                                       (35.7% logic, 64.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 357 / 269
-------------------------------------------------------------------------
Offset:              5.920ns (Levels of Logic = 1)
  Source:            Input1<15> (PAD)
  Destination:       Maddsub_Input1[15]_Input1[15]_MuLt_2_OUT (DSP)
  Destination Clock: clk rising

  Data Path: Input1<15> to Maddsub_Input1[15]_Input1[15]_MuLt_2_OUT
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   1.222   0.744  Input1_15_IBUF (Input1_15_IBUF)
     DSP48A1:B15               3.954          Maddsub_Input1[15]_Input1[15]_MuLt_2_OUT
    ----------------------------------------
    Total                      5.920ns (5.176ns logic, 0.744ns route)
                                       (87.4% logic, 12.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Mram__n02292'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              2.003ns (Levels of Logic = 1)
  Source:            Input1<15> (PAD)
  Destination:       a3_15 (LATCH)
  Destination Clock: Mram__n02292 falling

  Data Path: Input1<15> to a3_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   1.222   0.744  Input1_15_IBUF (Input1_15_IBUF)
     LD:D                      0.037          a3_15
    ----------------------------------------
    Total                      2.003ns (1.259ns logic, 0.744ns route)
                                       (62.9% logic, 37.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Mram__n02293'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              2.003ns (Levels of Logic = 1)
  Source:            Input1<15> (PAD)
  Destination:       a2_15 (LATCH)
  Destination Clock: Mram__n02293 falling

  Data Path: Input1<15> to a2_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   1.222   0.744  Input1_15_IBUF (Input1_15_IBUF)
     LD:D                      0.037          a2_15
    ----------------------------------------
    Total                      2.003ns (1.259ns logic, 0.744ns route)
                                       (62.9% logic, 37.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 137 / 137
-------------------------------------------------------------------------
Offset:              3.634ns (Levels of Logic = 1)
  Source:            p3_reg_34 (FF)
  Destination:       p3_reg<34> (PAD)
  Source Clock:      clk rising

  Data Path: p3_reg_34 to p3_reg<34>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.447   0.616  p3_reg_34 (p3_reg_34)
     OBUF:I->O                 2.571          p3_reg_34_OBUF (p3_reg<34>)
    ----------------------------------------
    Total                      3.634ns (3.018ns logic, 0.616ns route)
                                       (83.0% logic, 17.0% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.537ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       reset_MultAdd (PAD)

  Data Path: reset to reset_MultAdd
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   1.222   0.744  reset_IBUF (reset_IBUF)
     OBUF:I->O                 2.571          reset_MultAdd_OBUF (reset_MultAdd)
    ----------------------------------------
    Total                      4.537ns (3.793ns logic, 0.744ns route)
                                       (83.6% logic, 16.4% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Mram__n02292   |         |    3.380|         |         |
Mram__n02293   |         |    3.380|         |         |
clk            |   46.057|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 11.00 secs
Total CPU time to Xst completion: 10.68 secs
 
--> 

Total memory usage is 4508396 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   84 (   0 filtered)
Number of infos    :    5 (   0 filtered)

