<root><simulation><result_generated_time />2023-05-16 18:37:53<layer><layer_spec />{'B': 1, 'K': 512, 'C': 256, 'OY': 5, 'OX': 5, 'IY': 11, 'IX': 11, 'FY': 3, 'FX': 3, 'SY': 2, 'SX': 2, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />29491200<total_data_size_element />{'W': 1179648, 'I': 30976, 'O': 12800}<total_data_reuse />{'W': 25, 'I': 952.0661157024794, 'O': 2304}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />heuristic search v2<spatial_utilization_threshold />0.0<unrolling_scheme_index />11/24</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />10080</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [192, 1, 1], 'I': [240, 1, 1], 'O': [20, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[('OY', 5)], []], [[('FY', 3), ('K', 2)], [('C', 16), ('K', 2)]], [], []]<I />[[[('K', 2)], [('K', 2)]], [[('FY', 3), ('OY', 5)], [('C', 16)]], [], []]<O />[[[('FY', 3)], [('C', 16)]], [[('OY', 5), ('K', 2)], [('K', 2)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('OX', 5), ('C', 2), ('FX', 3), ('C', 2)], [('K', 4), ('K', 32), ('C', 4)], []]<I />[[('OX', 5), ('C', 2), ('FX', 3), ('C', 2), ('K', 4), ('K', 32)], [('C', 4)], []]<O />[[('OX', 5), ('C', 2), ('FX', 3), ('C', 2)], [('K', 4), ('K', 32), ('C', 4)], []]<fully_PE_level_output_stationary />False</temporal_mapping><data_reuse />{'W': [5.0, 5, 1, 1], 'I': [8.57, 111.07, 1.0, 1.0], 'O': [48.0, 12, 4, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [True, False, False, False]<used_mem_size_bit />{'W': [96, 9437184, 9437184], 'I': [352, 247808, 247808], 'O': [40, 102400, 102400], 'O_partial': [40, 102400, 0], 'O_final': [0, 0, 102400]}<actual_mem_utilization_individual />{'W': [0.19, 0.28, 0.0], 'I': [0.69, 0.01, 0.0], 'O': [0.08, 0.0, 0.0]}<actual_mem_utilization_shared />{'W': [0.19, 0.29, 0.0], 'I': [0.69, 0.29, 0.0], 'O': [0.08, 0.29, 0.0]}<effective_mem_size_bit />{'W': [48, 2359296, 9437184], 'I': [352, 61952, 247808], 'O': [40, 102400, 102400], 'O_partial': [40, 102400, 0], 'O_final': [0, 0, 102400]}<total_unit_count />{'W': [960, 192, 1, 1], 'I': [960, 240, 1, 1], 'O': [960, 20, 1, 1]}<unique_unit_count />{'W': [192, 192, 1, 1], 'I': [112, 176, 1, 1], 'O': [20, 20, 1, 1]}<duplicate_unit_count />{'W': [5.0, 1.0, 1.0, 1.0], 'I': [8.571428571428571, 1.3636363636363635, 1.0, 1.0], 'O': [48.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[1179648, 1179648], [1179648, 1179648], [1179648, 0]]<I />[[4691781, 42240], [30976, 30976], [30976, 0]]<O />[[(601600, 614400), (51200, 38400)], [(38400, 51200), (12800, 0)], [(0, 12800), (0, 0)]]<O_partial />[[(601600, 614400), (51200, 38400)], [(38400, 51200), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (0, 0)], [(0, 0), (12800, 0)], [(0, 12800), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[147456, 147456], [18432, 18432], [4608, 0]]<I />[[586473, 5280], [484, 484], [121, 0]]<O />[[(75200, 76800), (6400, 4800)], [(600, 800), (200, 0)], [(0, 50), (0, 0)]]<O_partial />[([75200, 76800], [6400, 4800]), ([600, 800], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [0, 0]), ([0, 0], [200, 0]), ([0, 50], [0, 0])]</mem_access_count_word><mac_count><active />29491200<idle />1966080</mac_count></basic_info><energy><total_energy />64576699.0<mem_energy_breakdown><W />[103.3, 3653.0, 6137.2]<I />[199.0, 95.9, 161.2]<O />[57.2, 158.5, 66.6]</mem_energy_breakdown><MAC_energy><active_MAC />64467763.2<idle_MAC />98304.0<total />64566067.2</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.5777<utilization_without_data_loading />0.9319<utilization_spatial />0.9375<utilization_temporal_with_data_loading />0.6162<mac_utilize_temporal_without_data_loading />0.9941</mac_array_utilization><latency><latency_cycle_with_data_loading />49855<latency_cycle_without_data_loading />30903<ideal_computing_cycle />30720<data_loading><load_cycle_total />18952<load_cycle_individual />{'W': [36, 18432, 0], 'I': [121, 484, 0]}<load_cycle_combined />{'W': 18432, 'I': 484}</data_loading><mem_stalling><mem_stall_cycle_total />183<mem_stall_cycle_individual />{'W': [[-30719], [-29638, -12264], [-30720, -30720]], 'I': [[-30719], [-162, 183], [-30720, -30720]], 'O': [[-30720], [-30208, -29696], [-30520, -30670]]}<mem_stall_cycle_shared />{'W': [[-30719], [-29638, 183], [0, 0]], 'I': [[-30719], [-162, 183], [0, 0]], 'O': [[-30720], [-30208, -29696], [-30520, -30670]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [96, 9437184, 9437184], 'I': [352, 247808, 247808], 'O': [40, 102400, 102400], 'O_partial': [40, 102400, 0], 'O_final': [0, 0, 102400]}<data_size_each_level_total />{'W': [18432, 9437184, 9437184], 'I': [61952, 247808, 247808], 'O': [800, 102400, 102400]}<loop_cycles_each_level />{'W': [60, 30720, 30720], 'I': [7680, 30720, 30720], 'O': [60, 30720, 30720]}<top_ir_loop_size />{'W': [1, 1, 1], 'I': [128, 1, 1], 'O': [12, 4, 1]}<req_aver_mem_bw />{'W': [[8.0, 1.6], [307.2, 307.2], [307.2, 307.2]], 'I': [[5.1, 0.0], [8.1, 8.1], [8.1, 8.1]], 'O': [[8.0, 0.7], [13.3, 3.3], [3.3, 3.3]]}<req_inst_mem_bw />{'W': [[8.0, 1.6], [307.2, 307.2], [307.2, 307.2]], 'I': [[5.1, 5.9], [1032.5, 8.1], [8.1, 8.1]], 'O': [[8.0, 8.0], [160.0, 13.3], [13.3, 3.3]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 1.6], [307.2, 307.2], [307.2, 0]], 'I': [[5.1, 5.9], [1032.5, 8.1], [8.1, 0]], 'O': [[8.0, 0.7], [13.3, 3.3], [3.3, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 1.6], [1356.4, 328.6], [315.3, 3.3]], 'I': [[5.1, 5.9], [1356.4, 328.6], [315.3, 3.3]], 'O': [[8.0, 0.7], [1356.4, 328.6], [315.3, 3.3]]}<output_distinguish />[('psum', 'psum'), ('psum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, True], [True, True]], 'I': [[True, True], [False, True], [True, True]], 'O': [[True, True], [False, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 30720], [60, 60, 512], [30720, 30720, 1]], 'I': [[1, 1, 30720], [60, 7680, 4], [30720, 30720, 1]], 'O': [[1, 1, 30720], [60, 60, 512], [30720, 30720, 1]]}<trans_time_real />{'W': [[0, 1, 30720], [[2, 60, 512], [36, 60, 512]], [[18432, 30720, 1], [4608, 30720, 1]]], 'I': [[0, 1, 30720], [[6, 7680, 4], [121, 7680, 4]], [[484, 30720, 1], [121, 30720, 1]]], 'O': [[0, 1, 30720], [[1, 60, 512], [2, 60, 512]], [[200, 30720, 1], [50, 30720, 1]]]}<single_stall_cycle />{'W': [[-1], [-58, -24], [-12288, -26112]], 'I': [[-1], [-54, 61], [-30236, -30599]], 'O': [[-1], [-59, -58], [-30520, -30670]]}<single_stall_count />{'W': [30719, 511, 0], 'I': [30719, 3, 0], 'O': [30720, 512, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [200, 0]}, 1: {'W': [18396, 0], 'I': [180, 0], 'O': [1024, 200]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-30720, -30720], [-30520, -30720]], 1: [[-11120, -30720], [-29696, -30520]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />120.6<mem_area />120.6<mem_area_percentage />100.0 %</area></results><elapsed_time_second />1</simulation></root>