
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003395                       # Number of seconds simulated
sim_ticks                                  3394893327                       # Number of ticks simulated
final_tick                               574925931003                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 167414                       # Simulator instruction rate (inst/s)
host_op_rate                                   219585                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 269685                       # Simulator tick rate (ticks/s)
host_mem_usage                               16891432                       # Number of bytes of host memory used
host_seconds                                 12588.38                       # Real time elapsed on the host
sim_insts                                  2107475823                       # Number of instructions simulated
sim_ops                                    2764223267                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5376                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       318464                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         4992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       175744                       # Number of bytes read from this memory
system.physmem.bytes_read::total               504576                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5376                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           10368                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       110080                       # Number of bytes written to this memory
system.physmem.bytes_written::total            110080                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           42                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         2488                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           39                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         1373                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  3942                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             860                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  860                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1583555                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     93806777                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1470444                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     51767164                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               148627939                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1583555                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1470444                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            3053999                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          32425172                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               32425172                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          32425172                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1583555                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     93806777                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1470444                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     51767164                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              181053111                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   8                       # Number of system calls
system.switch_cpus0.numCycles                 8141232                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         2855984                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2490450                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       189268                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1441785                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1384675                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          200543                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         5673                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3500709                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              15867251                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            2855984                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1585218                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3358910                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         876742                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        371033                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles            4                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1721141                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        90871                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      7916974                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.309549                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.288986                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4558064     57.57%     57.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          599758      7.58%     65.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          293608      3.71%     68.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          221854      2.80%     71.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          183089      2.31%     73.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          159709      2.02%     75.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6           54736      0.69%     76.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          196465      2.48%     79.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1649691     20.84%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      7916974                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.350805                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.948999                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3624038                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       347628                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3245488                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        16329                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        683490                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       312640                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         2848                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      17734492                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         4428                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        683490                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3775792                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         163008                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        41047                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3108660                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       144970                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      17172839                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           36                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         70517                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        61814                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     22739041                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     78192899                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     78192899                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     14903406                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         7835599                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         2145                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1147                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           369251                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      2626772                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       595277                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         7636                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       199685                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          16147179                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         2151                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         13771545                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        17956                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      4664023                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     12668270                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          116                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      7916974                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.739496                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.856423                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2850121     36.00%     36.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1680787     21.23%     57.23% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2       855463     10.81%     68.04% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       998304     12.61%     80.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       742687      9.38%     90.03% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       477644      6.03%     96.06% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       204662      2.59%     98.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        60468      0.76%     99.41% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        46838      0.59%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      7916974                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          58682     73.19%     73.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     73.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     73.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     73.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     73.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     73.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     73.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     73.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     73.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     73.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     73.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     73.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     73.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     73.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     73.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     73.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     73.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     73.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     73.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     73.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     73.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     73.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     73.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     73.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     73.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     73.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     73.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     73.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     73.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         12436     15.51%     88.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         9057     11.30%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     10806904     78.47%     78.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       109460      0.79%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc          996      0.01%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      2361099     17.14%     96.42% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       493086      3.58%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      13771545                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.691580                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              80175                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005822                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     35558195                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     20813456                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     13288392                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      13851720                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        22353                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       738695                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          123                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          109                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       155521                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        683490                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          95898                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         7834                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     16149331                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        63462                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      2626772                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       595277                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1136                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          4143                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           62                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          109                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        95650                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       111411                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       207061                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     13469720                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      2258642                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       301825                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2739022                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2017200                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            480380                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.654506                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              13313642                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             13288392                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          7996337                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         19703687                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.632234                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.405829                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000004                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     11370187                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      4779282                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         2035                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       187512                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7233484                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.571883                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.288093                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3397433     46.97%     46.97% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      1532519     21.19%     68.15% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       837543     11.58%     79.73% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       305327      4.22%     83.95% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       262298      3.63%     87.58% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       116738      1.61%     89.19% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       280993      3.88%     93.08% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        77303      1.07%     94.15% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       423330      5.85%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7233484                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000004                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      11370187                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2327830                       # Number of memory references committed
system.switch_cpus0.commit.loads              1888074                       # Number of loads committed
system.switch_cpus0.commit.membars               1012                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1779015                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          9928960                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       154568                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       423330                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            22959519                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           32983315                       # The number of ROB writes
system.switch_cpus0.timesIdled                   4183                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 224258                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000004                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             11370187                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000004                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.814123                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.814123                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.228316                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.228316                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        62369966                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       17440261                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18294733                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          2030                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus1.numCycles                 8141232                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         2991460                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2436155                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       202678                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1228214                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1165918                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          315243                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9022                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3132549                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              16312510                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            2991460                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1481161                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3616086                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1040050                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        489379                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines          1535032                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        82766                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8073540                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.498719                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.320960                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4457454     55.21%     55.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          373462      4.63%     59.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          374262      4.64%     64.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          464805      5.76%     70.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          145090      1.80%     72.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          182136      2.26%     74.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          152074      1.88%     76.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          140437      1.74%     77.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1783820     22.09%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8073540                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.367446                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.003691                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3286244                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       463060                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3456519                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        32498                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        835218                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       506789                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          326                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      19445310                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1930                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        835218                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3435477                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          49919                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       241472                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3337705                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       173740                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      18773153                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           15                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        107099                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        47462                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     26361652                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     87456526                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     87456526                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     16372911                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         9988610                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3492                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1864                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           480668                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1735166                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       899819                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads         8242                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       275659                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          17647886                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3509                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         14217281                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        29792                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      5878787                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     17733940                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          185                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8073540                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.760972                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.909736                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2893483     35.84%     35.84% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1669958     20.68%     56.52% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1115248     13.81%     70.34% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       775276      9.60%     79.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       772540      9.57%     89.51% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       371749      4.60%     94.11% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       351497      4.35%     98.47% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        57200      0.71%     99.18% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        66589      0.82%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8073540                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          90014     75.54%     75.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     75.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     75.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     75.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     75.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     75.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     75.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     75.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     75.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     75.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     75.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     75.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     75.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     75.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     75.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     75.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     75.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     75.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     75.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     75.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     75.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     75.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     75.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     75.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     75.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     75.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     75.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     75.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     75.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         14989     12.58%     88.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        14160     11.88%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     11882992     83.58%     83.58% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       177974      1.25%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1624      0.01%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1405813      9.89%     94.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       748878      5.27%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      14217281                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.746330                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             119163                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008382                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     36657056                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     23530288                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     13820922                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      14336444                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        17609                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       666598                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           13                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          110                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       221347                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        835218                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          28068                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         4219                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     17651395                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        38671                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1735166                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       899819                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1851                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          3307                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           16                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          110                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       122059                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       114887                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       236946                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     13972241                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1313950                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       245039                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2037434                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         1996580                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            723484                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.716232                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              13836835                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             13820922                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          8970363                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         25301344                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.697645                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.354541                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9523394                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     11739413                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      5911959                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3324                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       204128                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7238322                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.621842                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.159651                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2873982     39.71%     39.71% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      1966039     27.16%     66.87% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       799205     11.04%     77.91% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       435724      6.02%     83.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       380539      5.26%     89.18% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       155400      2.15%     91.33% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       174183      2.41%     93.74% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       102462      1.42%     95.15% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       350788      4.85%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7238322                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9523394                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      11739413                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1747040                       # Number of memory references committed
system.switch_cpus1.commit.loads              1068568                       # Number of loads committed
system.switch_cpus1.commit.membars               1652                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1703407                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10568031                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       242670                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       350788                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            24538737                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           36138818                       # The number of ROB writes
system.switch_cpus1.timesIdled                   2123                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                  67692                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9523394                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             11739413                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9523394                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.854867                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.854867                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.169773                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.169773                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        62715548                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       19208961                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       17965483                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3318                       # number of misc regfile writes
system.l2.replacements                           3943                       # number of replacements
system.l2.tagsinuse                       2046.742315                       # Cycle average of tags in use
system.l2.total_refs                            72154                       # Total number of references to valid blocks.
system.l2.sampled_refs                           5991                       # Sample count of references to valid blocks.
system.l2.avg_refs                          12.043732                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks            23.426135                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     15.049918                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    788.736481                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     15.489637                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    458.532185                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data            406.278046                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data            339.229913                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.011439                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.007349                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.385125                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.007563                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.223893                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.198378                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.165640                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999386                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            3                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data         2918                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         2249                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    5171                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             1415                       # number of Writeback hits
system.l2.Writeback_hits::total                  1415                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data           24                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           38                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    62                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            3                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         2942                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         2287                       # number of demand (read+write) hits
system.l2.demand_hits::total                     5233                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            3                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         2942                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         2287                       # number of overall hits
system.l2.overall_hits::total                    5233                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           42                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         2488                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           39                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         1373                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  3942                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           42                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         2488                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           39                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         1373                       # number of demand (read+write) misses
system.l2.demand_misses::total                   3942                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           42                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         2488                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           39                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         1373                       # number of overall misses
system.l2.overall_misses::total                  3942                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      2591875                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    153763475                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2476932                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     84968839                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       243801121                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      2591875                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    153763475                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2476932                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     84968839                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        243801121                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      2591875                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    153763475                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2476932                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     84968839                       # number of overall miss cycles
system.l2.overall_miss_latency::total       243801121                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           45                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         5406                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           40                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         3622                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                9113                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         1415                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              1415                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           24                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data           38                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                62                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           45                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         5430                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           40                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         3660                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 9175                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           45                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         5430                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           40                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         3660                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                9175                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.933333                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.460229                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.975000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.379072                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.432569                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.933333                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.458195                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.975000                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.375137                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.429646                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.933333                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.458195                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.975000                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.375137                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.429646                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 61711.309524                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 61802.039791                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 63511.076923                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 61885.534596                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 61847.062659                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 61711.309524                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 61802.039791                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 63511.076923                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 61885.534596                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 61847.062659                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 61711.309524                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 61802.039791                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 63511.076923                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 61885.534596                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 61847.062659                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                  860                       # number of writebacks
system.l2.writebacks::total                       860                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           42                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         2488                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           39                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         1373                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             3942                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           42                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         2488                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           39                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         1373                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              3942                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           42                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         2488                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           39                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         1373                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             3942                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      2352242                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    139339306                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      2254221                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     77028183                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    220973952                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      2352242                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    139339306                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      2254221                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     77028183                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    220973952                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      2352242                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    139339306                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      2254221                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     77028183                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    220973952                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.933333                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.460229                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.975000                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.379072                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.432569                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.933333                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.458195                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.975000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.375137                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.429646                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.933333                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.458195                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.975000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.375137                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.429646                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 56005.761905                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 56004.544212                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 57800.538462                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 56102.099782                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 56056.304414                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 56005.761905                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 56004.544212                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 57800.538462                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 56102.099782                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 56056.304414                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 56005.761905                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 56004.544212                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 57800.538462                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 56102.099782                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 56056.304414                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     3                       # number of replacements
system.cpu0.icache.tagsinuse               556.641733                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001753608                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   563                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1779313.690941                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    41.267456                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   515.374277                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.066134                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.825920                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.892054                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1721087                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1721087                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1721087                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1721087                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1721087                       # number of overall hits
system.cpu0.icache.overall_hits::total        1721087                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           54                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           54                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           54                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            54                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           54                       # number of overall misses
system.cpu0.icache.overall_misses::total           54                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3578158                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3578158                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3578158                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3578158                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3578158                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3578158                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1721141                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1721141                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1721141                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1721141                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1721141                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1721141                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000031                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000031                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000031                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000031                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000031                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000031                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 66262.185185                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 66262.185185                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 66262.185185                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 66262.185185                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 66262.185185                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 66262.185185                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            9                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            9                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            9                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           45                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           45                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           45                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           45                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           45                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           45                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2998521                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2998521                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2998521                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2998521                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2998521                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2998521                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000026                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000026                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000026                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000026                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 66633.800000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 66633.800000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 66633.800000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 66633.800000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 66633.800000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 66633.800000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  5430                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               223250530                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  5686                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              39263.195568                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   200.798249                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    55.201751                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.784368                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.215632                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      2056083                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        2056083                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       437584                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        437584                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1117                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1117                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1015                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1015                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      2493667                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         2493667                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      2493667                       # number of overall hits
system.cpu0.dcache.overall_hits::total        2493667                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        18577                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        18577                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           72                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           72                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        18649                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         18649                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        18649                       # number of overall misses
system.cpu0.dcache.overall_misses::total        18649                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    989979510                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    989979510                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      2603522                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      2603522                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    992583032                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    992583032                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    992583032                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    992583032                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      2074660                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2074660                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       437656                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       437656                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1117                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1117                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1015                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1015                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      2512316                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      2512316                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      2512316                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      2512316                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.008954                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.008954                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000165                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000165                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.007423                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.007423                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.007423                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.007423                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 53290.601819                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 53290.601819                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 36160.027778                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 36160.027778                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 53224.464154                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 53224.464154                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 53224.464154                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 53224.464154                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          633                       # number of writebacks
system.cpu0.dcache.writebacks::total              633                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        13171                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        13171                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           48                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           48                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        13219                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        13219                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        13219                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        13219                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         5406                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         5406                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           24                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           24                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         5430                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         5430                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         5430                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         5430                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    181704985                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    181704985                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       610538                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       610538                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    182315523                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    182315523                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    182315523                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    182315523                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002606                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002606                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000055                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000055                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002161                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002161                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002161                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002161                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 33611.724935                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 33611.724935                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 25439.083333                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 25439.083333                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 33575.602762                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 33575.602762                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 33575.602762                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 33575.602762                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               506.267557                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1089496290                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   508                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2144677.736220                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    38.267557                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          468                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.061326                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.750000                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.811326                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1534981                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1534981                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1534981                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1534981                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1534981                       # number of overall hits
system.cpu1.icache.overall_hits::total        1534981                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           51                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           51                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           51                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            51                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           51                       # number of overall misses
system.cpu1.icache.overall_misses::total           51                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3486702                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3486702                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3486702                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3486702                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3486702                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3486702                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1535032                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1535032                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1535032                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1535032                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1535032                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1535032                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000033                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000033                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000033                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000033                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000033                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000033                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 68366.705882                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 68366.705882                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 68366.705882                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 68366.705882                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 68366.705882                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 68366.705882                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           11                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           11                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           11                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           40                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           40                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           40                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           40                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           40                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           40                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2693537                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2693537                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2693537                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2693537                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2693537                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2693537                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000026                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000026                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000026                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000026                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 67338.425000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 67338.425000                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 67338.425000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 67338.425000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 67338.425000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 67338.425000                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  3660                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               161226560                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  3916                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              41171.235955                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   220.690746                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    35.309254                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.862073                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.137927                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1029911                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1029911                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       674899                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        674899                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1794                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1794                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1659                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1659                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1704810                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1704810                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1704810                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1704810                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         7333                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         7333                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          147                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          147                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         7480                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          7480                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         7480                       # number of overall misses
system.cpu1.dcache.overall_misses::total         7480                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    303339160                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    303339160                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      4701936                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      4701936                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    308041096                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    308041096                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    308041096                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    308041096                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1037244                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1037244                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       675046                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       675046                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1794                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1794                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1659                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1659                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1712290                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1712290                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1712290                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1712290                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.007070                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.007070                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000218                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000218                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.004368                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.004368                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.004368                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.004368                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 41366.311196                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 41366.311196                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 31985.959184                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 31985.959184                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 41181.964706                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 41181.964706                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 41181.964706                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 41181.964706                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          782                       # number of writebacks
system.cpu1.dcache.writebacks::total              782                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         3711                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         3711                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          109                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          109                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         3820                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         3820                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         3820                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         3820                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         3622                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         3622                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           38                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           38                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         3660                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         3660                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         3660                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         3660                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    108806835                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    108806835                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       849412                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       849412                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    109656247                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    109656247                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    109656247                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    109656247                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003492                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003492                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000056                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000056                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002137                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002137                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002137                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002137                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 30040.539757                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 30040.539757                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 22352.947368                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 22352.947368                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 29960.723224                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 29960.723224                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 29960.723224                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 29960.723224                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
