IP2CPU.v,verilog,xil_defaultlib,../../../bd/IP2CPU/sim/IP2CPU.v,
xlslice_v1_0_vl_rfs.v,verilog,xlslice_v1_0_1,../../../../OExp04-ExtSCPU.srcs/sources_1/bd/IP2CPU/ipshared/f3db/hdl/xlslice_v1_0_vl_rfs.v,
IP2CPU_inst6_2_0.v,verilog,xil_defaultlib,../../../bd/IP2CPU/ip/IP2CPU_inst6_2_0/sim/IP2CPU_inst6_2_0.v,
IP2CPU_inst14_12_0.v,verilog,xil_defaultlib,../../../bd/IP2CPU/ip/IP2CPU_inst14_12_0/sim/IP2CPU_inst14_12_0.v,
IP2CPU_inst30_0.v,verilog,xil_defaultlib,../../../bd/IP2CPU/ip/IP2CPU_inst30_0/sim/IP2CPU_inst30_0.v,
SCPU_ctrl.v,verilog,xil_defaultlib,../../../bd/IP2CPU/ipshared/c095/src/SCPU_ctrl.v,
IP2CPU_SCPU_ctrl_0_1.v,verilog,xil_defaultlib,../../../bd/IP2CPU/ip/IP2CPU_SCPU_ctrl_0_1/sim/IP2CPU_SCPU_ctrl_0_1.v,
util_vector_logic_v2_0_vl_rfs.v,verilog,util_vector_logic_v2_0_1,../../../ipstatic/util_vector_logic_v2_0_1/util_vector_logic_v2_0_vl_rfs.v,
datapath_util_vector_logic_0_0.v,verilog,xil_defaultlib,../../../bd/IP2CPU/ipshared/1524/sim/datapath_util_vector_logic_0_0.v,
xlconstant_v1_1_vl_rfs.v,verilog,xlconstant_v1_1_3,../../../ipstatic/xlconstant_v1_1_3/xlconstant_v1_1_vl_rfs.v,
datapath_xlconstant_0_0.v,verilog,xil_defaultlib,../../../bd/IP2CPU/ipshared/1524/sim/datapath_xlconstant_0_0.v,
datapath_not1_0.v,verilog,xil_defaultlib,../../../bd/IP2CPU/ipshared/1524/sim/datapath_not1_0.v,
datapath_AND3_0.v,verilog,xil_defaultlib,../../../bd/IP2CPU/ipshared/1524/sim/datapath_AND3_0.v,
ImmGen.v,verilog,xil_defaultlib,../../../bd/IP2CPU/ipshared/1524/src/ImmGen.v,
datapath_ImmGen_0_0.v,verilog,xil_defaultlib,../../../bd/IP2CPU/ipshared/1524/sim/datapath_ImmGen_0_0.v,
add_32.v,verilog,xil_defaultlib,../../../bd/IP2CPU/ipshared/1524/src/add_32.v,
datapath_add_32_0_0.v,verilog,xil_defaultlib,../../../bd/IP2CPU/ipshared/1524/sim/datapath_add_32_0_0.v,
datapath_add_32_0_1.v,verilog,xil_defaultlib,../../../bd/IP2CPU/ipshared/1524/sim/datapath_add_32_0_1.v,
datapath_util_vector_logic_0_1.v,verilog,xil_defaultlib,../../../bd/IP2CPU/ipshared/1524/sim/datapath_util_vector_logic_0_1.v,
MUX4T1_32.v,verilog,xil_defaultlib,../../../bd/IP2CPU/ipshared/1524/src/MUX4T1_32.v,
datapath_MUX4T1_32_0_0.v,verilog,xil_defaultlib,../../../bd/IP2CPU/ipshared/1524/sim/datapath_MUX4T1_32_0_0.v,
datapath_xlslice_0_0.v,verilog,xil_defaultlib,../../../bd/IP2CPU/ipshared/1524/sim/datapath_xlslice_0_0.v,
datapath_Rs1_0.v,verilog,xil_defaultlib,../../../bd/IP2CPU/ipshared/1524/sim/datapath_Rs1_0.v,
datapath_Rs1_1.v,verilog,xil_defaultlib,../../../bd/IP2CPU/ipshared/1524/sim/datapath_Rs1_1.v,
MUX2T1_32.v,verilog,xil_defaultlib,../../../bd/IP2CPU/ipshared/1524/src/MUX2T1_32.v,
datapath_MUX2T1_32_0_0.v,verilog,xil_defaultlib,../../../bd/IP2CPU/ipshared/1524/sim/datapath_MUX2T1_32_0_0.v,
datapath_MUX4T1_32_0_1.v,verilog,xil_defaultlib,../../../bd/IP2CPU/ipshared/1524/sim/datapath_MUX4T1_32_0_1.v,
datapath_MUX2T1_32_0_1.v,verilog,xil_defaultlib,../../../bd/IP2CPU/ipshared/1524/sim/datapath_MUX2T1_32_0_1.v,
Regs.v,verilog,xil_defaultlib,../../../bd/IP2CPU/ipshared/1524/src/Regs.v,
datapath_regs_0_0.v,verilog,xil_defaultlib,../../../bd/IP2CPU/ipshared/1524/sim/datapath_regs_0_0.v,
datapath_xlconstant_0_1.v,verilog,xil_defaultlib,../../../bd/IP2CPU/ipshared/1524/sim/datapath_xlconstant_0_1.v,
REG32.v,verilog,xil_defaultlib,../../../bd/IP2CPU/ipshared/1524/src/REG32.v,
datapath_REG32_0_0.v,verilog,xil_defaultlib,../../../bd/IP2CPU/ipshared/1524/sim/datapath_REG32_0_0.v,
ALU.v,verilog,xil_defaultlib,../../../bd/IP2CPU/ipshared/1524/src/ALU.v,
datapath_ALU_0_0.v,verilog,xil_defaultlib,../../../bd/IP2CPU/ipshared/1524/sim/datapath_ALU_0_0.v,
datapath.v,verilog,xil_defaultlib,../../../bd/IP2CPU/ipshared/1524/src/datapath.v,
datapath_wrapper.v,verilog,xil_defaultlib,../../../bd/IP2CPU/ipshared/1524/src/datapath_wrapper.v,
IP2CPU_datapath_wrapper_0_1.v,verilog,xil_defaultlib,../../../bd/IP2CPU/ip/IP2CPU_datapath_wrapper_0_1/sim/IP2CPU_datapath_wrapper_0_1.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
