Analysis & Synthesis report for main
Thu Jun  1 02:28:22 2023
Quartus Prime Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |main|startup_timer:STARTUP_TIMER|state_reg
 11. State Machine - |main|ssm2603_controller:SSM2603_CONTROLLER|state_reg
 12. State Machine - |main|ssm2603_controller:SSM2603_CONTROLLER|i2c_master:I2C_MASTER|state_func_reg
 13. State Machine - |main|ssm2603_controller:SSM2603_CONTROLLER|i2c_master:I2C_MASTER|state_reg
 14. Registers Removed During Synthesis
 15. Removed Registers Triggering Further Register Optimizations
 16. General Register Statistics
 17. Inverted Register Statistics
 18. Multiplexer Restructuring Statistics (Restructuring Performed)
 19. Source assignments for sld_signaltap:auto_signaltap_0
 20. Parameter Settings for User Entity Instance: clock_divider_duty:CLK_DIVIDER_DUTY
 21. Parameter Settings for User Entity Instance: pll_12MHz:CLK_PLL_SSM|pll_12MHz_0002:pll_12mhz_inst|altera_pll:altera_pll_i
 22. Parameter Settings for User Entity Instance: pll_61_44MHz:CLK_PLL_SOUND_IO|pll_61_44MHz_0002:pll_61_44mhz_inst|altera_pll:altera_pll_i
 23. Parameter Settings for User Entity Instance: ssm2603_controller:SSM2603_CONTROLLER|i2c_master:I2C_MASTER
 24. Parameter Settings for User Entity Instance: ssm2603_controller:SSM2603_CONTROLLER|i2c_master:I2C_MASTER|serializer:SERIALIZER_SADDR
 25. Parameter Settings for User Entity Instance: ssm2603_controller:SSM2603_CONTROLLER|i2c_master:I2C_MASTER|serializer:SERIALIZER_BADDR
 26. Parameter Settings for User Entity Instance: ssm2603_controller:SSM2603_CONTROLLER|i2c_master:I2C_MASTER|serializer:SERIALIZER_WDATA
 27. Parameter Settings for User Entity Instance: sound_master:SOUND_IO
 28. Parameter Settings for User Entity Instance: sound_master:SOUND_IO|clock_divider_pulse:CLK_DIV_PULSE
 29. Parameter Settings for User Entity Instance: startup_timer:STARTUP_TIMER
 30. Parameter Settings for User Entity Instance: clock_divider_duty:SOUND_TEST
 31. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 32. Port Connectivity Checks: "clock_divider_duty:SOUND_TEST"
 33. Port Connectivity Checks: "startup_timer:STARTUP_TIMER"
 34. Port Connectivity Checks: "sound_master:SOUND_IO|sipo_register:SIPO"
 35. Port Connectivity Checks: "sound_master:SOUND_IO|piso_register:PISO"
 36. Port Connectivity Checks: "sound_master:SOUND_IO"
 37. Port Connectivity Checks: "ssm2603_controller:SSM2603_CONTROLLER|i2c_master:I2C_MASTER"
 38. Signal Tap Logic Analyzer Settings
 39. Post-Synthesis Netlist Statistics for Top Partition
 40. Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub
 41. Elapsed Time Per Partition
 42. Connections to In-System Debugging Instance "auto_signaltap_0"
 43. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2022  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Thu Jun  1 02:28:22 2023       ;
; Quartus Prime Version           ; 21.1.1 Build 850 06/23/2022 SJ Lite Edition ;
; Revision Name                   ; main                                        ;
; Top-level Entity Name           ; main                                        ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 1598                                        ;
; Total pins                      ; 12                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 655,360                                     ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 2                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; main               ; main               ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; VHDL Show LMF Mapping Messages                                                  ; Off                ;                    ;
; VHDL Version                                                                    ; VHDL_2008          ; VHDL_1993          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 12          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processor 8            ;   0.0%      ;
;     Processors 9-12        ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                        ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------+--------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                             ; Library      ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------+--------------+
; ../src/startup_timer.vhd                                           ; yes             ; User VHDL File                               ; C:/course_work/src/startup_timer.vhd                                                     ;              ;
; ../ip/pll_34_56MHz/pll_34_56MHz/pll_34_56MHz_0002.v                ; yes             ; User Verilog HDL File                        ; C:/course_work/ip/pll_34_56MHz/pll_34_56MHz/pll_34_56MHz_0002.v                          ; pll_34_56MHz ;
; ../src/clock_divider_pulse.vhd                                     ; yes             ; User VHDL File                               ; C:/course_work/src/clock_divider_pulse.vhd                                               ;              ;
; ../libs/rtu/components/sipo_register/src/sipo_register.vhd         ; yes             ; User VHDL File                               ; C:/course_work/libs/rtu/components/sipo_register/src/sipo_register.vhd                   ;              ;
; ../libs/rtu/components/piso_register/src/piso_register.vhd         ; yes             ; User VHDL File                               ; C:/course_work/libs/rtu/components/piso_register/src/piso_register.vhd                   ;              ;
; ../src/sound_master.vhd                                            ; yes             ; User VHDL File                               ; C:/course_work/src/sound_master.vhd                                                      ;              ;
; ../src/ssm2603_controller.vhd                                      ; yes             ; User VHDL File                               ; C:/course_work/src/ssm2603_controller.vhd                                                ;              ;
; ../libs/edi/components/serializer/src/serializer.vhd               ; yes             ; User VHDL File                               ; C:/course_work/libs/edi/components/serializer/src/serializer.vhd                         ;              ;
; ../libs/edi/components/i2c_master/src/i2c_master.vhd               ; yes             ; User VHDL File                               ; C:/course_work/libs/edi/components/i2c_master/src/i2c_master.vhd                         ;              ;
; ../libs/edi/pkg/functions.vhd                                      ; yes             ; User VHDL File                               ; C:/course_work/libs/edi/pkg/functions.vhd                                                ;              ;
; ../libs/edi/pkg/data_types.vhd                                     ; yes             ; User VHDL File                               ; C:/course_work/libs/edi/pkg/data_types.vhd                                               ;              ;
; ../src/main.vhd                                                    ; yes             ; User VHDL File                               ; C:/course_work/src/main.vhd                                                              ;              ;
; ../src/clock_divider_duty.vhd                                      ; yes             ; User VHDL File                               ; C:/course_work/src/clock_divider_duty.vhd                                                ;              ;
; ../ip/pll_12MHz/pll_12MHz.vhd                                      ; yes             ; User Wizard-Generated File                   ; C:/course_work/ip/pll_12MHz/pll_12MHz.vhd                                                ; pll_12MHz    ;
; ../ip/pll_12MHz/pll_12MHz/pll_12MHz_0002.v                         ; yes             ; User Verilog HDL File                        ; C:/course_work/ip/pll_12MHz/pll_12MHz/pll_12MHz_0002.v                                   ; pll_12MHz    ;
; ../ip/pll_61_44MHz/pll_61_44MHz.vhd                                ; yes             ; User Wizard-Generated File                   ; C:/course_work/ip/pll_61_44MHz/pll_61_44MHz.vhd                                          ; pll_61_44MHz ;
; ../ip/pll_61_44MHz/pll_61_44MHz/pll_61_44MHz_0002.v                ; yes             ; User Verilog HDL File                        ; C:/course_work/ip/pll_61_44MHz/pll_61_44MHz/pll_61_44MHz_0002.v                          ; pll_61_44MHz ;
; altera_pll.v                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altera_pll.v                      ;              ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_signaltap.vhd                 ;              ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd            ;              ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_ela_control.vhd               ;              ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                  ;              ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_constant.inc                  ;              ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/dffeea.inc                        ;              ;
; aglobal211.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/aglobal211.inc                    ;              ;
; sld_ela_trigger.tdf                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_ela_trigger.tdf               ;              ;
; db/sld_ela_trigger_muo.tdf                                         ; yes             ; Auto-Generated Megafunction                  ; C:/course_work/prj/db/sld_ela_trigger_muo.tdf                                            ;              ;
; db/sld_reserved_fir_filter_auto_signaltap_0_1_5041.v               ; yes             ; Encrypted Auto-Generated Megafunction        ; C:/course_work/prj/db/sld_reserved_fir_filter_auto_signaltap_0_1_5041.v                  ;              ;
; sld_alt_reduction.vhd                                              ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_alt_reduction.vhd             ;              ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                     ;              ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd      ;              ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd            ;              ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf                    ;              ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/stratix_ram_block.inc             ;              ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mux.inc                       ;              ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_decode.inc                    ;              ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/a_rdenreg.inc                     ;              ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altrom.inc                        ;              ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altram.inc                        ;              ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altdpram.inc                      ;              ;
; db/altsyncram_2i84.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/course_work/prj/db/altsyncram_2i84.tdf                                                ;              ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altdpram.tdf                      ;              ;
; memmodes.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/others/maxplus2/memmodes.inc                    ;              ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/a_hdffe.inc                       ;              ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc               ;              ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.inc                    ;              ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mux.tdf                       ;              ;
; muxlut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/muxlut.inc                        ;              ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/bypassff.inc                      ;              ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altshift.inc                      ;              ;
; db/mux_hlc.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/course_work/prj/db/mux_hlc.tdf                                                        ;              ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_decode.tdf                    ;              ;
; declut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/declut.inc                        ;              ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_compare.inc                   ;              ;
; db/decode_vnf.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/course_work/prj/db/decode_vnf.tdf                                                     ;              ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_counter.tdf                   ;              ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_add_sub.inc                   ;              ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/cmpconst.inc                      ;              ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_counter.inc                   ;              ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/alt_counter_stratix.inc           ;              ;
; db/cntr_59i.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/course_work/prj/db/cntr_59i.tdf                                                       ;              ;
; db/cmpr_f9c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/course_work/prj/db/cmpr_f9c.tdf                                                       ;              ;
; db/cntr_a2j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/course_work/prj/db/cntr_a2j.tdf                                                       ;              ;
; db/cntr_49i.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/course_work/prj/db/cntr_49i.tdf                                                       ;              ;
; db/cmpr_d9c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/course_work/prj/db/cmpr_d9c.tdf                                                       ;              ;
; db/cntr_kri.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/course_work/prj/db/cntr_kri.tdf                                                       ;              ;
; db/cmpr_99c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/course_work/prj/db/cmpr_99c.tdf                                                       ;              ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                    ;              ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd     ;              ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv ;              ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_hub.vhd                       ; altera_sld   ;
; db/ip/sldb2886bd5/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/course_work/prj/db/ip/sldb2886bd5/alt_sld_fab.v                                       ; alt_sld_fab  ;
; db/ip/sldb2886bd5/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/course_work/prj/db/ip/sldb2886bd5/submodules/alt_sld_fab_alt_sld_fab.v                ; alt_sld_fab  ;
; db/ip/sldb2886bd5/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/course_work/prj/db/ip/sldb2886bd5/submodules/alt_sld_fab_alt_sld_fab_ident.sv         ; alt_sld_fab  ;
; db/ip/sldb2886bd5/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/course_work/prj/db/ip/sldb2886bd5/submodules/alt_sld_fab_alt_sld_fab_presplit.sv      ; alt_sld_fab  ;
; db/ip/sldb2886bd5/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; C:/course_work/prj/db/ip/sldb2886bd5/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd    ; alt_sld_fab  ;
; db/ip/sldb2886bd5/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/course_work/prj/db/ip/sldb2886bd5/submodules/alt_sld_fab_alt_sld_fab_splitter.sv      ; alt_sld_fab  ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                  ;              ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------+--------------+


+-----------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                     ;
+---------------------------------------------+-------------------+
; Resource                                    ; Usage             ;
+---------------------------------------------+-------------------+
; Estimate of Logic utilization (ALMs needed) ; 924               ;
;                                             ;                   ;
; Combinational ALUT usage for logic          ; 622               ;
;     -- 7 input functions                    ; 2                 ;
;     -- 6 input functions                    ; 176               ;
;     -- 5 input functions                    ; 129               ;
;     -- 4 input functions                    ; 51                ;
;     -- <=3 input functions                  ; 264               ;
;                                             ;                   ;
; Dedicated logic registers                   ; 1598              ;
;                                             ;                   ;
; I/O pins                                    ; 12                ;
; Total MLAB memory bits                      ; 0                 ;
; Total block memory bits                     ; 655360            ;
;                                             ;                   ;
; Total DSP Blocks                            ; 0                 ;
;                                             ;                   ;
; Total PLLs                                  ; 2                 ;
;     -- PLLs                                 ; 2                 ;
;                                             ;                   ;
; Maximum fan-out node                        ; i_clk_50MHz~input ;
; Maximum fan-out                             ; 843               ;
; Total fan-out                               ; 10284             ;
; Average fan-out                             ; 4.40              ;
+---------------------------------------------+-------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                            ; Entity Name                                     ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+--------------+
; |main                                                                                                                                   ; 622 (2)             ; 1598 (0)                  ; 655360            ; 0          ; 12   ; 0            ; |main                                                                                                                                                                                                                                                                                                                                                                                          ; main                                            ; work         ;
;    |clock_divider_duty:CLK_DIVIDER_DUTY|                                                                                                ; 15 (15)             ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |main|clock_divider_duty:CLK_DIVIDER_DUTY                                                                                                                                                                                                                                                                                                                                                      ; clock_divider_duty                              ; work         ;
;    |pll_12MHz:CLK_PLL_SSM|                                                                                                              ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|pll_12MHz:CLK_PLL_SSM                                                                                                                                                                                                                                                                                                                                                                    ; pll_12MHz                                       ; pll_12mhz    ;
;       |pll_12MHz_0002:pll_12mhz_inst|                                                                                                   ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|pll_12MHz:CLK_PLL_SSM|pll_12MHz_0002:pll_12mhz_inst                                                                                                                                                                                                                                                                                                                                      ; pll_12MHz_0002                                  ; pll_12MHz    ;
;          |altera_pll:altera_pll_i|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|pll_12MHz:CLK_PLL_SSM|pll_12MHz_0002:pll_12mhz_inst|altera_pll:altera_pll_i                                                                                                                                                                                                                                                                                                              ; altera_pll                                      ; work         ;
;    |pll_61_44MHz:CLK_PLL_SOUND_IO|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|pll_61_44MHz:CLK_PLL_SOUND_IO                                                                                                                                                                                                                                                                                                                                                            ; pll_61_44MHz                                    ; pll_61_44mhz ;
;       |pll_61_44MHz_0002:pll_61_44mhz_inst|                                                                                             ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|pll_61_44MHz:CLK_PLL_SOUND_IO|pll_61_44MHz_0002:pll_61_44mhz_inst                                                                                                                                                                                                                                                                                                                        ; pll_61_44MHz_0002                               ; pll_61_44MHz ;
;          |altera_pll:altera_pll_i|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|pll_61_44MHz:CLK_PLL_SOUND_IO|pll_61_44MHz_0002:pll_61_44mhz_inst|altera_pll:altera_pll_i                                                                                                                                                                                                                                                                                                ; altera_pll                                      ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 91 (1)              ; 90 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |main|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                         ; sld_hub                                         ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 90 (0)              ; 90 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |main|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                                         ; alt_sld_fab_with_jtag_input                     ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 90 (0)              ; 90 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |main|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                                      ; alt_sld_fab                                     ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 90 (1)              ; 90 (5)                    ; 0                 ; 0          ; 0    ; 0            ; |main|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                  ; alt_sld_fab_alt_sld_fab                         ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 89 (0)              ; 85 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |main|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                      ; alt_sld_fab_alt_sld_fab_sldfabric               ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 89 (56)             ; 85 (57)                   ; 0                 ; 0          ; 0    ; 0            ; |main|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                         ; sld_jtag_hub                                    ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 15 (15)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                                 ; sld_rom_sr                                      ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |main|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                               ; sld_shadow_jsm                                  ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 393 (2)             ; 1368 (160)                ; 655360            ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                                           ; sld_signaltap                                   ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 391 (0)             ; 1208 (0)                  ; 655360            ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                                                                     ; sld_signaltap_impl                              ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 391 (67)            ; 1208 (406)                ; 655360            ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                                                              ; sld_signaltap_implb                             ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 2 (0)               ; 82 (82)                   ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                                                               ; altdpram                                        ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                                                                           ; lpm_decode                                      ; work         ;
;                   |decode_vnf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated                                                                                                                                                                 ; decode_vnf                                      ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 655360            ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                                                              ; altsyncram                                      ; work         ;
;                |altsyncram_2i84:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 655360            ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2i84:auto_generated                                                                                                                                                                                               ; altsyncram_2i84                                 ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                                                               ; lpm_shiftreg                                    ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                                                                 ; lpm_shiftreg                                    ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 4 (4)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                                                                      ; serial_crc_16                                   ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 89 (89)             ; 74 (74)                   ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                                                                   ; sld_buffer_manager                              ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 148 (1)             ; 435 (1)                   ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                                                                  ; sld_ela_control                                 ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                                                                          ; lpm_shiftreg                                    ; work         ;
;                |sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|                                             ; 146 (0)             ; 419 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper                                                                                                                                                                       ; sld_ela_trigger                                 ; work         ;
;                   |sld_ela_trigger_muo:auto_generated|                                                                                  ; 146 (0)             ; 419 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated                                                                                                                                    ; sld_ela_trigger_muo                             ; work         ;
;                      |sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|                                                        ; 146 (80)            ; 419 (1)                   ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1                                                                          ; sld_reserved_fir_filter_auto_signaltap_0_1_5041 ; work         ;
;                         |lpm_shiftreg:config_shiftreg_101|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|lpm_shiftreg:config_shiftreg_101                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_102|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|lpm_shiftreg:config_shiftreg_102                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_104|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|lpm_shiftreg:config_shiftreg_104                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_105|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|lpm_shiftreg:config_shiftreg_105                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_107|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|lpm_shiftreg:config_shiftreg_107                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_108|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|lpm_shiftreg:config_shiftreg_108                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_10|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|lpm_shiftreg:config_shiftreg_10                                          ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_110|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|lpm_shiftreg:config_shiftreg_110                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_111|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|lpm_shiftreg:config_shiftreg_111                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_113|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|lpm_shiftreg:config_shiftreg_113                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_114|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|lpm_shiftreg:config_shiftreg_114                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_116|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|lpm_shiftreg:config_shiftreg_116                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_117|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|lpm_shiftreg:config_shiftreg_117                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_119|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|lpm_shiftreg:config_shiftreg_119                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_11|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|lpm_shiftreg:config_shiftreg_11                                          ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_120|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|lpm_shiftreg:config_shiftreg_120                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_122|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|lpm_shiftreg:config_shiftreg_122                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_123|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|lpm_shiftreg:config_shiftreg_123                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_125|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|lpm_shiftreg:config_shiftreg_125                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_126|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|lpm_shiftreg:config_shiftreg_126                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_128|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|lpm_shiftreg:config_shiftreg_128                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_129|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|lpm_shiftreg:config_shiftreg_129                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_131|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|lpm_shiftreg:config_shiftreg_131                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_132|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|lpm_shiftreg:config_shiftreg_132                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_134|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|lpm_shiftreg:config_shiftreg_134                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_135|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|lpm_shiftreg:config_shiftreg_135                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_137|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|lpm_shiftreg:config_shiftreg_137                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_138|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|lpm_shiftreg:config_shiftreg_138                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_139|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|lpm_shiftreg:config_shiftreg_139                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_13|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|lpm_shiftreg:config_shiftreg_13                                          ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_142|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|lpm_shiftreg:config_shiftreg_142                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_143|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|lpm_shiftreg:config_shiftreg_143                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_145|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|lpm_shiftreg:config_shiftreg_145                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_146|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|lpm_shiftreg:config_shiftreg_146                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_148|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|lpm_shiftreg:config_shiftreg_148                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_149|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|lpm_shiftreg:config_shiftreg_149                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_14|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|lpm_shiftreg:config_shiftreg_14                                          ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_151|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|lpm_shiftreg:config_shiftreg_151                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_152|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|lpm_shiftreg:config_shiftreg_152                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_154|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|lpm_shiftreg:config_shiftreg_154                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_155|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|lpm_shiftreg:config_shiftreg_155                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_157|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|lpm_shiftreg:config_shiftreg_157                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_158|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|lpm_shiftreg:config_shiftreg_158                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_160|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|lpm_shiftreg:config_shiftreg_160                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_161|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|lpm_shiftreg:config_shiftreg_161                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_163|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|lpm_shiftreg:config_shiftreg_163                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_164|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|lpm_shiftreg:config_shiftreg_164                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_166|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|lpm_shiftreg:config_shiftreg_166                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_167|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|lpm_shiftreg:config_shiftreg_167                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_169|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|lpm_shiftreg:config_shiftreg_169                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_16|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|lpm_shiftreg:config_shiftreg_16                                          ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_170|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|lpm_shiftreg:config_shiftreg_170                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_172|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|lpm_shiftreg:config_shiftreg_172                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_173|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|lpm_shiftreg:config_shiftreg_173                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_175|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|lpm_shiftreg:config_shiftreg_175                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_176|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|lpm_shiftreg:config_shiftreg_176                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_178|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|lpm_shiftreg:config_shiftreg_178                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_179|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|lpm_shiftreg:config_shiftreg_179                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_17|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|lpm_shiftreg:config_shiftreg_17                                          ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_181|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|lpm_shiftreg:config_shiftreg_181                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_182|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|lpm_shiftreg:config_shiftreg_182                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_184|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|lpm_shiftreg:config_shiftreg_184                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_185|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|lpm_shiftreg:config_shiftreg_185                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_187|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|lpm_shiftreg:config_shiftreg_187                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_188|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|lpm_shiftreg:config_shiftreg_188                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_189|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|lpm_shiftreg:config_shiftreg_189                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_192|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|lpm_shiftreg:config_shiftreg_192                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_193|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|lpm_shiftreg:config_shiftreg_193                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_195|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|lpm_shiftreg:config_shiftreg_195                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_196|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|lpm_shiftreg:config_shiftreg_196                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_198|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|lpm_shiftreg:config_shiftreg_198                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_199|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|lpm_shiftreg:config_shiftreg_199                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_19|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|lpm_shiftreg:config_shiftreg_19                                          ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_201|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|lpm_shiftreg:config_shiftreg_201                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_202|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|lpm_shiftreg:config_shiftreg_202                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_204|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|lpm_shiftreg:config_shiftreg_204                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_205|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|lpm_shiftreg:config_shiftreg_205                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_206|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|lpm_shiftreg:config_shiftreg_206                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_208|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|lpm_shiftreg:config_shiftreg_208                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_209|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|lpm_shiftreg:config_shiftreg_209                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_20|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|lpm_shiftreg:config_shiftreg_20                                          ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_211|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|lpm_shiftreg:config_shiftreg_211                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_212|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|lpm_shiftreg:config_shiftreg_212                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_214|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|lpm_shiftreg:config_shiftreg_214                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_215|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|lpm_shiftreg:config_shiftreg_215                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_217|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|lpm_shiftreg:config_shiftreg_217                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_218|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|lpm_shiftreg:config_shiftreg_218                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_220|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|lpm_shiftreg:config_shiftreg_220                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_221|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|lpm_shiftreg:config_shiftreg_221                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_223|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|lpm_shiftreg:config_shiftreg_223                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_224|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|lpm_shiftreg:config_shiftreg_224                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_226|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|lpm_shiftreg:config_shiftreg_226                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_227|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|lpm_shiftreg:config_shiftreg_227                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_229|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|lpm_shiftreg:config_shiftreg_229                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_22|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|lpm_shiftreg:config_shiftreg_22                                          ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_230|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|lpm_shiftreg:config_shiftreg_230                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_232|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|lpm_shiftreg:config_shiftreg_232                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_233|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|lpm_shiftreg:config_shiftreg_233                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_235|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|lpm_shiftreg:config_shiftreg_235                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_236|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|lpm_shiftreg:config_shiftreg_236                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_238|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|lpm_shiftreg:config_shiftreg_238                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_239|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|lpm_shiftreg:config_shiftreg_239                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_23|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|lpm_shiftreg:config_shiftreg_23                                          ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_241|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|lpm_shiftreg:config_shiftreg_241                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_242|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|lpm_shiftreg:config_shiftreg_242                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_244|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|lpm_shiftreg:config_shiftreg_244                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_245|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|lpm_shiftreg:config_shiftreg_245                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_247|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|lpm_shiftreg:config_shiftreg_247                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_248|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|lpm_shiftreg:config_shiftreg_248                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_250|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|lpm_shiftreg:config_shiftreg_250                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_251|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|lpm_shiftreg:config_shiftreg_251                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_252|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|lpm_shiftreg:config_shiftreg_252                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_25|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|lpm_shiftreg:config_shiftreg_25                                          ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_26|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|lpm_shiftreg:config_shiftreg_26                                          ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_28|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|lpm_shiftreg:config_shiftreg_28                                          ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_29|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|lpm_shiftreg:config_shiftreg_29                                          ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_31|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|lpm_shiftreg:config_shiftreg_31                                          ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_32|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|lpm_shiftreg:config_shiftreg_32                                          ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_34|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|lpm_shiftreg:config_shiftreg_34                                          ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_35|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|lpm_shiftreg:config_shiftreg_35                                          ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_37|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|lpm_shiftreg:config_shiftreg_37                                          ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_38|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|lpm_shiftreg:config_shiftreg_38                                          ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_40|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|lpm_shiftreg:config_shiftreg_40                                          ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_41|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|lpm_shiftreg:config_shiftreg_41                                          ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_43|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|lpm_shiftreg:config_shiftreg_43                                          ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_44|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|lpm_shiftreg:config_shiftreg_44                                          ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_45|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|lpm_shiftreg:config_shiftreg_45                                          ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_48|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|lpm_shiftreg:config_shiftreg_48                                          ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_49|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|lpm_shiftreg:config_shiftreg_49                                          ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_4|                                                                                ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|lpm_shiftreg:config_shiftreg_4                                           ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_51|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|lpm_shiftreg:config_shiftreg_51                                          ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_52|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|lpm_shiftreg:config_shiftreg_52                                          ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_54|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|lpm_shiftreg:config_shiftreg_54                                          ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_55|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|lpm_shiftreg:config_shiftreg_55                                          ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_57|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|lpm_shiftreg:config_shiftreg_57                                          ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_58|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|lpm_shiftreg:config_shiftreg_58                                          ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_5|                                                                                ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|lpm_shiftreg:config_shiftreg_5                                           ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_60|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|lpm_shiftreg:config_shiftreg_60                                          ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_61|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|lpm_shiftreg:config_shiftreg_61                                          ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_63|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|lpm_shiftreg:config_shiftreg_63                                          ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_64|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|lpm_shiftreg:config_shiftreg_64                                          ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_66|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|lpm_shiftreg:config_shiftreg_66                                          ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_67|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|lpm_shiftreg:config_shiftreg_67                                          ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_69|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|lpm_shiftreg:config_shiftreg_69                                          ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_70|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|lpm_shiftreg:config_shiftreg_70                                          ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_72|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|lpm_shiftreg:config_shiftreg_72                                          ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_73|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|lpm_shiftreg:config_shiftreg_73                                          ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_75|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|lpm_shiftreg:config_shiftreg_75                                          ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_76|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|lpm_shiftreg:config_shiftreg_76                                          ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_78|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|lpm_shiftreg:config_shiftreg_78                                          ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_79|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|lpm_shiftreg:config_shiftreg_79                                          ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_7|                                                                                ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|lpm_shiftreg:config_shiftreg_7                                           ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_81|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|lpm_shiftreg:config_shiftreg_81                                          ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_82|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|lpm_shiftreg:config_shiftreg_82                                          ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_84|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|lpm_shiftreg:config_shiftreg_84                                          ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_85|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|lpm_shiftreg:config_shiftreg_85                                          ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_87|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|lpm_shiftreg:config_shiftreg_87                                          ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_88|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|lpm_shiftreg:config_shiftreg_88                                          ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_89|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|lpm_shiftreg:config_shiftreg_89                                          ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_8|                                                                                ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|lpm_shiftreg:config_shiftreg_8                                           ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_92|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|lpm_shiftreg:config_shiftreg_92                                          ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_93|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|lpm_shiftreg:config_shiftreg_93                                          ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_95|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|lpm_shiftreg:config_shiftreg_95                                          ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_96|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|lpm_shiftreg:config_shiftreg_96                                          ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_98|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|lpm_shiftreg:config_shiftreg_98                                          ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_99|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|lpm_shiftreg:config_shiftreg_99                                          ; lpm_shiftreg                                    ; work         ;
;                         |sld_alt_reduction:unary_140|                                                                                   ; 13 (13)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|sld_alt_reduction:unary_140                                              ; sld_alt_reduction                               ; work         ;
;                         |sld_alt_reduction:unary_190|                                                                                   ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|sld_alt_reduction:unary_190                                              ; sld_alt_reduction                               ; work         ;
;                         |sld_alt_reduction:unary_1|                                                                                     ; 16 (16)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|sld_alt_reduction:unary_1                                                ; sld_alt_reduction                               ; work         ;
;                         |sld_alt_reduction:unary_2|                                                                                     ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|sld_alt_reduction:unary_2                                                ; sld_alt_reduction                               ; work         ;
;                         |sld_alt_reduction:unary_46|                                                                                    ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|sld_alt_reduction:unary_46                                               ; sld_alt_reduction                               ; work         ;
;                         |sld_alt_reduction:unary_90|                                                                                    ; 13 (13)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|sld_alt_reduction:unary_90                                               ; sld_alt_reduction                               ; work         ;
;                         |sld_mbpmg:mbpm_100|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|sld_mbpmg:mbpm_100                                                       ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|sld_mbpmg:mbpm_100|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_103|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|sld_mbpmg:mbpm_103                                                       ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|sld_mbpmg:mbpm_103|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_106|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|sld_mbpmg:mbpm_106                                                       ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|sld_mbpmg:mbpm_106|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_109|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|sld_mbpmg:mbpm_109                                                       ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|sld_mbpmg:mbpm_109|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_112|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|sld_mbpmg:mbpm_112                                                       ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|sld_mbpmg:mbpm_112|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_115|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|sld_mbpmg:mbpm_115                                                       ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|sld_mbpmg:mbpm_115|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_118|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|sld_mbpmg:mbpm_118                                                       ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|sld_mbpmg:mbpm_118|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_121|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|sld_mbpmg:mbpm_121                                                       ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|sld_mbpmg:mbpm_121|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_124|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|sld_mbpmg:mbpm_124                                                       ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|sld_mbpmg:mbpm_124|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_127|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|sld_mbpmg:mbpm_127                                                       ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|sld_mbpmg:mbpm_127|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_12|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|sld_mbpmg:mbpm_12                                                        ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|sld_mbpmg:mbpm_12|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_130|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|sld_mbpmg:mbpm_130                                                       ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|sld_mbpmg:mbpm_130|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_133|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|sld_mbpmg:mbpm_133                                                       ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|sld_mbpmg:mbpm_133|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_136|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|sld_mbpmg:mbpm_136                                                       ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|sld_mbpmg:mbpm_136|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_141|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|sld_mbpmg:mbpm_141                                                       ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|sld_mbpmg:mbpm_141|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_144|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|sld_mbpmg:mbpm_144                                                       ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|sld_mbpmg:mbpm_144|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_147|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|sld_mbpmg:mbpm_147                                                       ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|sld_mbpmg:mbpm_147|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_150|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|sld_mbpmg:mbpm_150                                                       ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|sld_mbpmg:mbpm_150|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_153|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|sld_mbpmg:mbpm_153                                                       ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|sld_mbpmg:mbpm_153|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_156|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|sld_mbpmg:mbpm_156                                                       ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|sld_mbpmg:mbpm_156|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_159|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|sld_mbpmg:mbpm_159                                                       ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|sld_mbpmg:mbpm_159|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_15|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|sld_mbpmg:mbpm_15                                                        ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|sld_mbpmg:mbpm_15|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_162|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|sld_mbpmg:mbpm_162                                                       ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|sld_mbpmg:mbpm_162|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_165|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|sld_mbpmg:mbpm_165                                                       ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|sld_mbpmg:mbpm_165|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_168|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|sld_mbpmg:mbpm_168                                                       ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|sld_mbpmg:mbpm_168|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_171|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|sld_mbpmg:mbpm_171                                                       ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|sld_mbpmg:mbpm_171|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_174|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|sld_mbpmg:mbpm_174                                                       ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|sld_mbpmg:mbpm_174|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_177|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|sld_mbpmg:mbpm_177                                                       ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|sld_mbpmg:mbpm_177|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_180|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|sld_mbpmg:mbpm_180                                                       ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|sld_mbpmg:mbpm_180|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_183|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|sld_mbpmg:mbpm_183                                                       ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|sld_mbpmg:mbpm_183|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_186|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|sld_mbpmg:mbpm_186                                                       ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|sld_mbpmg:mbpm_186|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_18|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|sld_mbpmg:mbpm_18                                                        ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|sld_mbpmg:mbpm_18|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_191|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|sld_mbpmg:mbpm_191                                                       ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|sld_mbpmg:mbpm_191|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_194|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|sld_mbpmg:mbpm_194                                                       ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|sld_mbpmg:mbpm_194|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_197|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|sld_mbpmg:mbpm_197                                                       ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|sld_mbpmg:mbpm_197|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_200|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|sld_mbpmg:mbpm_200                                                       ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|sld_mbpmg:mbpm_200|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_203|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|sld_mbpmg:mbpm_203                                                       ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|sld_mbpmg:mbpm_203|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_207|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|sld_mbpmg:mbpm_207                                                       ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|sld_mbpmg:mbpm_207|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_210|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|sld_mbpmg:mbpm_210                                                       ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|sld_mbpmg:mbpm_210|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_213|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|sld_mbpmg:mbpm_213                                                       ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|sld_mbpmg:mbpm_213|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_216|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|sld_mbpmg:mbpm_216                                                       ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|sld_mbpmg:mbpm_216|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_219|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|sld_mbpmg:mbpm_219                                                       ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|sld_mbpmg:mbpm_219|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_21|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|sld_mbpmg:mbpm_21                                                        ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|sld_mbpmg:mbpm_21|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_222|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|sld_mbpmg:mbpm_222                                                       ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|sld_mbpmg:mbpm_222|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_225|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|sld_mbpmg:mbpm_225                                                       ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|sld_mbpmg:mbpm_225|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_228|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|sld_mbpmg:mbpm_228                                                       ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|sld_mbpmg:mbpm_228|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_231|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|sld_mbpmg:mbpm_231                                                       ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|sld_mbpmg:mbpm_231|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_234|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|sld_mbpmg:mbpm_234                                                       ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|sld_mbpmg:mbpm_234|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_237|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|sld_mbpmg:mbpm_237                                                       ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|sld_mbpmg:mbpm_237|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_240|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|sld_mbpmg:mbpm_240                                                       ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|sld_mbpmg:mbpm_240|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_243|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|sld_mbpmg:mbpm_243                                                       ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|sld_mbpmg:mbpm_243|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_246|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|sld_mbpmg:mbpm_246                                                       ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|sld_mbpmg:mbpm_246|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_249|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|sld_mbpmg:mbpm_249                                                       ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|sld_mbpmg:mbpm_249|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_24|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|sld_mbpmg:mbpm_24                                                        ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|sld_mbpmg:mbpm_24|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_27|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|sld_mbpmg:mbpm_27                                                        ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|sld_mbpmg:mbpm_27|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_30|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|sld_mbpmg:mbpm_30                                                        ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|sld_mbpmg:mbpm_30|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_33|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|sld_mbpmg:mbpm_33                                                        ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|sld_mbpmg:mbpm_33|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_36|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|sld_mbpmg:mbpm_36                                                        ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|sld_mbpmg:mbpm_36|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_39|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|sld_mbpmg:mbpm_39                                                        ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|sld_mbpmg:mbpm_39|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_3|                                                                                              ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|sld_mbpmg:mbpm_3                                                         ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|sld_mbpmg:mbpm_3|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1   ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_42|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|sld_mbpmg:mbpm_42                                                        ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|sld_mbpmg:mbpm_42|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_47|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|sld_mbpmg:mbpm_47                                                        ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|sld_mbpmg:mbpm_47|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_50|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|sld_mbpmg:mbpm_50                                                        ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|sld_mbpmg:mbpm_50|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_53|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|sld_mbpmg:mbpm_53                                                        ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|sld_mbpmg:mbpm_53|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_56|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|sld_mbpmg:mbpm_56                                                        ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|sld_mbpmg:mbpm_56|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_59|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|sld_mbpmg:mbpm_59                                                        ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|sld_mbpmg:mbpm_59|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_62|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|sld_mbpmg:mbpm_62                                                        ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|sld_mbpmg:mbpm_62|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_65|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|sld_mbpmg:mbpm_65                                                        ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|sld_mbpmg:mbpm_65|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_68|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|sld_mbpmg:mbpm_68                                                        ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|sld_mbpmg:mbpm_68|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_6|                                                                                              ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|sld_mbpmg:mbpm_6                                                         ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|sld_mbpmg:mbpm_6|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1   ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_71|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|sld_mbpmg:mbpm_71                                                        ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|sld_mbpmg:mbpm_71|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_74|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|sld_mbpmg:mbpm_74                                                        ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|sld_mbpmg:mbpm_74|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_77|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|sld_mbpmg:mbpm_77                                                        ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|sld_mbpmg:mbpm_77|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_80|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|sld_mbpmg:mbpm_80                                                        ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|sld_mbpmg:mbpm_80|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_83|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|sld_mbpmg:mbpm_83                                                        ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|sld_mbpmg:mbpm_83|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_86|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|sld_mbpmg:mbpm_86                                                        ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|sld_mbpmg:mbpm_86|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_91|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|sld_mbpmg:mbpm_91                                                        ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|sld_mbpmg:mbpm_91|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_94|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|sld_mbpmg:mbpm_94                                                        ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|sld_mbpmg:mbpm_94|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_97|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|sld_mbpmg:mbpm_97                                                        ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|sld_mbpmg:mbpm_97|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_9|                                                                                              ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|sld_mbpmg:mbpm_9                                                         ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1|sld_mbpmg:mbpm_9|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1   ; sld_sbpmg                                       ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 1 (1)               ; 11 (1)                    ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                                                                    ; sld_ela_trigger_flow_mgr                        ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                                                                            ; lpm_shiftreg                                    ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 44 (10)             ; 160 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                                                                             ; sld_offload_buffer_mgr                          ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 9 (0)               ; 7 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                                                                   ; lpm_counter                                     ; work         ;
;                   |cntr_59i:auto_generated|                                                                                             ; 9 (9)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_59i:auto_generated                                                                                                           ; cntr_59i                                        ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 13 (0)              ; 13 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                                                                            ; lpm_counter                                     ; work         ;
;                   |cntr_a2j:auto_generated|                                                                                             ; 13 (13)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_a2j:auto_generated                                                                                                                                    ; cntr_a2j                                        ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 7 (0)               ; 5 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                                                                  ; lpm_counter                                     ; work         ;
;                   |cntr_49i:auto_generated|                                                                                             ; 7 (7)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_49i:auto_generated                                                                                                                          ; cntr_49i                                        ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                                                                     ; lpm_counter                                     ; work         ;
;                   |cntr_kri:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated                                                                                                                             ; cntr_kri                                        ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 0 (0)               ; 27 (27)                   ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                                                                            ; lpm_shiftreg                                    ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 1 (1)               ; 80 (80)                   ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                                                                             ; lpm_shiftreg                                    ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 1 (1)               ; 27 (27)                   ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                                                                          ; lpm_shiftreg                                    ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 20 (20)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                                                                        ; sld_rom_sr                                      ; work         ;
;    |sound_master:SOUND_IO|                                                                                                              ; 34 (30)             ; 58 (6)                    ; 0                 ; 0          ; 0    ; 0            ; |main|sound_master:SOUND_IO                                                                                                                                                                                                                                                                                                                                                                    ; sound_master                                    ; work         ;
;       |clock_divider_pulse:CLK_DIV_PULSE|                                                                                               ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sound_master:SOUND_IO|clock_divider_pulse:CLK_DIV_PULSE                                                                                                                                                                                                                                                                                                                                  ; clock_divider_pulse                             ; work         ;
;       |piso_register:PISO|                                                                                                              ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |main|sound_master:SOUND_IO|piso_register:PISO                                                                                                                                                                                                                                                                                                                                                 ; piso_register                                   ; work         ;
;       |sipo_register:SIPO|                                                                                                              ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |main|sound_master:SOUND_IO|sipo_register:SIPO                                                                                                                                                                                                                                                                                                                                                 ; sipo_register                                   ; work         ;
;    |ssm2603_controller:SSM2603_CONTROLLER|                                                                                              ; 55 (9)              ; 48 (7)                    ; 0                 ; 0          ; 0    ; 0            ; |main|ssm2603_controller:SSM2603_CONTROLLER                                                                                                                                                                                                                                                                                                                                                    ; ssm2603_controller                              ; work         ;
;       |i2c_master:I2C_MASTER|                                                                                                           ; 46 (22)             ; 41 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |main|ssm2603_controller:SSM2603_CONTROLLER|i2c_master:I2C_MASTER                                                                                                                                                                                                                                                                                                                              ; i2c_master                                      ; edi          ;
;          |serializer:SERIALIZER_BADDR|                                                                                                  ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |main|ssm2603_controller:SSM2603_CONTROLLER|i2c_master:I2C_MASTER|serializer:SERIALIZER_BADDR                                                                                                                                                                                                                                                                                                  ; serializer                                      ; edi          ;
;          |serializer:SERIALIZER_SADDR|                                                                                                  ; 7 (7)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |main|ssm2603_controller:SSM2603_CONTROLLER|i2c_master:I2C_MASTER|serializer:SERIALIZER_SADDR                                                                                                                                                                                                                                                                                                  ; serializer                                      ; edi          ;
;          |serializer:SERIALIZER_WDATA|                                                                                                  ; 9 (9)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |main|ssm2603_controller:SSM2603_CONTROLLER|i2c_master:I2C_MASTER|serializer:SERIALIZER_WDATA                                                                                                                                                                                                                                                                                                  ; serializer                                      ; edi          ;
;    |startup_timer:STARTUP_TIMER|                                                                                                        ; 32 (32)             ; 27 (27)                   ; 0                 ; 0          ; 0    ; 0            ; |main|startup_timer:STARTUP_TIMER                                                                                                                                                                                                                                                                                                                                                              ; startup_timer                                   ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2i84:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 8192         ; 80           ; 8192         ; 80           ; 655360 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                                                       ; IP Include File                     ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |main|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                             ;                                     ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |main|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                         ;                                     ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |main|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit                                               ;                                     ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |main|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                             ;                                     ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |main|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter                                               ;                                     ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_muo:auto_generated|sld_reserved_fir_filter_auto_signaltap_0_1_5041:mgl_prim1 ;                                     ;
; Altera ; altera_pll   ; 21.1    ; N/A          ; N/A          ; |main|pll_61_44MHz:CLK_PLL_SOUND_IO                                                                                                                                                                                                                                                                                   ; ../ip/pll_61_44MHz/pll_61_44MHz.vhd ;
; Altera ; altera_pll   ; 21.1    ; N/A          ; N/A          ; |main|pll_12MHz:CLK_PLL_SSM                                                                                                                                                                                                                                                                                           ; ../ip/pll_12MHz/pll_12MHz.vhd       ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------+
; State Machine - |main|startup_timer:STARTUP_TIMER|state_reg                   ;
+--------------------+------------------+--------------------+------------------+
; Name               ; state_reg.s_stop ; state_reg.s_active ; state_reg.s_idle ;
+--------------------+------------------+--------------------+------------------+
; state_reg.s_idle   ; 0                ; 0                  ; 0                ;
; state_reg.s_active ; 0                ; 1                  ; 1                ;
; state_reg.s_stop   ; 1                ; 0                  ; 1                ;
+--------------------+------------------+--------------------+------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------+
; State Machine - |main|ssm2603_controller:SSM2603_CONTROLLER|state_reg                                             ;
+----------------------------+-------------------+------------------+----------------------------+------------------+
; Name                       ; state_reg.s_error ; state_reg.s_done ; state_reg.s_perform_config ; state_reg.s_idle ;
+----------------------------+-------------------+------------------+----------------------------+------------------+
; state_reg.s_idle           ; 0                 ; 0                ; 0                          ; 0                ;
; state_reg.s_perform_config ; 0                 ; 0                ; 1                          ; 1                ;
; state_reg.s_done           ; 0                 ; 1                ; 0                          ; 1                ;
; state_reg.s_error          ; 1                 ; 0                ; 0                          ; 1                ;
+----------------------------+-------------------+------------------+----------------------------+------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------+
; State Machine - |main|ssm2603_controller:SSM2603_CONTROLLER|i2c_master:I2C_MASTER|state_func_reg                     ;
+-----------------------------+-----------------------------+-----------------------------+----------------------------+
; Name                        ; state_func_reg.s_writeData1 ; state_func_reg.s_writeData0 ; state_func_reg.s_writeAddr ;
+-----------------------------+-----------------------------+-----------------------------+----------------------------+
; state_func_reg.s_writeAddr  ; 0                           ; 0                           ; 0                          ;
; state_func_reg.s_writeData0 ; 0                           ; 1                           ; 1                          ;
; state_func_reg.s_writeData1 ; 1                           ; 0                           ; 1                          ;
+-----------------------------+-----------------------------+-----------------------------+----------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |main|ssm2603_controller:SSM2603_CONTROLLER|i2c_master:I2C_MASTER|state_reg                                                                                                                                                                           ;
+------------------------+------------------------+------------------+-------------------+-------------------+-------------------+-------------------+------------------+------------------+------------------+------------------+-------------------+------------------+
; Name                   ; state_reg.s_stop_error ; state_reg.s_stop ; state_reg.s_clk3a ; state_reg.s_clk2a ; state_reg.s_clk1a ; state_reg.s_clk0a ; state_reg.s_clk3 ; state_reg.s_clk2 ; state_reg.s_clk1 ; state_reg.s_clk0 ; state_reg.s_start ; state_reg.s_idle ;
+------------------------+------------------------+------------------+-------------------+-------------------+-------------------+-------------------+------------------+------------------+------------------+------------------+-------------------+------------------+
; state_reg.s_idle       ; 0                      ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ;
; state_reg.s_start      ; 0                      ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 1                 ; 1                ;
; state_reg.s_clk0       ; 0                      ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 1                ; 0                 ; 1                ;
; state_reg.s_clk1       ; 0                      ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 1                ; 0                ; 0                 ; 1                ;
; state_reg.s_clk2       ; 0                      ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 1                ; 0                ; 0                ; 0                 ; 1                ;
; state_reg.s_clk3       ; 0                      ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 1                ; 0                ; 0                ; 0                ; 0                 ; 1                ;
; state_reg.s_clk0a      ; 0                      ; 0                ; 0                 ; 0                 ; 0                 ; 1                 ; 0                ; 0                ; 0                ; 0                ; 0                 ; 1                ;
; state_reg.s_clk1a      ; 0                      ; 0                ; 0                 ; 0                 ; 1                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                 ; 1                ;
; state_reg.s_clk2a      ; 0                      ; 0                ; 0                 ; 1                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                 ; 1                ;
; state_reg.s_clk3a      ; 0                      ; 0                ; 1                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                 ; 1                ;
; state_reg.s_stop       ; 0                      ; 1                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                 ; 1                ;
; state_reg.s_stop_error ; 1                      ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                 ; 1                ;
+------------------------+------------------------+------------------+-------------------+-------------------+-------------------+-------------------+------------------+------------------+------------------+------------------+-------------------+------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                             ;
+-------------------------------------------------------------------------------------------------------+----------------------------------------+
; Register name                                                                                         ; Reason for Removal                     ;
+-------------------------------------------------------------------------------------------------------+----------------------------------------+
; sound_master:SOUND_IO|piso_register:PISO|data_reg[0..15]                                              ; Stuck at GND due to stuck port data_in ;
; ssm2603_controller:SSM2603_CONTROLLER|i2c_master:I2C_MASTER|serializer:SERIALIZER_BADDR|data_reg[0]   ; Stuck at GND due to stuck port data_in ;
; ssm2603_controller:SSM2603_CONTROLLER|i2c_master:I2C_MASTER|serializer:SERIALIZER_SADDR|data_reg[0,1] ; Stuck at GND due to stuck port data_in ;
; startup_timer:STARTUP_TIMER|state_reg.s_idle                                                          ; Lost fanout                            ;
; ssm2603_controller:SSM2603_CONTROLLER|state_reg.s_error                                               ; Lost fanout                            ;
; Total Number of Removed Registers = 21                                                                ;                                        ;
+-------------------------------------------------------------------------------------------------------+----------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                           ;
+-----------------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------+
; Register name                                                                                       ; Reason for Removal        ; Registers Removed due to This Register                                                              ;
+-----------------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------+
; sound_master:SOUND_IO|piso_register:PISO|data_reg[0]                                                ; Stuck at GND              ; sound_master:SOUND_IO|piso_register:PISO|data_reg[1],                                               ;
;                                                                                                     ; due to stuck port data_in ; sound_master:SOUND_IO|piso_register:PISO|data_reg[2],                                               ;
;                                                                                                     ;                           ; sound_master:SOUND_IO|piso_register:PISO|data_reg[3],                                               ;
;                                                                                                     ;                           ; sound_master:SOUND_IO|piso_register:PISO|data_reg[4],                                               ;
;                                                                                                     ;                           ; sound_master:SOUND_IO|piso_register:PISO|data_reg[5],                                               ;
;                                                                                                     ;                           ; sound_master:SOUND_IO|piso_register:PISO|data_reg[6],                                               ;
;                                                                                                     ;                           ; sound_master:SOUND_IO|piso_register:PISO|data_reg[7],                                               ;
;                                                                                                     ;                           ; sound_master:SOUND_IO|piso_register:PISO|data_reg[8],                                               ;
;                                                                                                     ;                           ; sound_master:SOUND_IO|piso_register:PISO|data_reg[9],                                               ;
;                                                                                                     ;                           ; sound_master:SOUND_IO|piso_register:PISO|data_reg[10],                                              ;
;                                                                                                     ;                           ; sound_master:SOUND_IO|piso_register:PISO|data_reg[11],                                              ;
;                                                                                                     ;                           ; sound_master:SOUND_IO|piso_register:PISO|data_reg[12],                                              ;
;                                                                                                     ;                           ; sound_master:SOUND_IO|piso_register:PISO|data_reg[13],                                              ;
;                                                                                                     ;                           ; sound_master:SOUND_IO|piso_register:PISO|data_reg[14],                                              ;
;                                                                                                     ;                           ; sound_master:SOUND_IO|piso_register:PISO|data_reg[15]                                               ;
; ssm2603_controller:SSM2603_CONTROLLER|i2c_master:I2C_MASTER|serializer:SERIALIZER_SADDR|data_reg[0] ; Stuck at GND              ; ssm2603_controller:SSM2603_CONTROLLER|i2c_master:I2C_MASTER|serializer:SERIALIZER_SADDR|data_reg[1] ;
;                                                                                                     ; due to stuck port data_in ;                                                                                                     ;
+-----------------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1598  ;
; Number of registers using Synchronous Clear  ; 157   ;
; Number of registers using Synchronous Load   ; 242   ;
; Number of registers using Asynchronous Clear ; 740   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 786   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sound_master:SOUND_IO|ctr_reg[0]                                                                                                                                                                                                                                                                                                ; 7       ;
; sound_master:SOUND_IO|ctr_reg[1]                                                                                                                                                                                                                                                                                                ; 6       ;
; sound_master:SOUND_IO|ctr_reg[2]                                                                                                                                                                                                                                                                                                ; 5       ;
; sound_master:SOUND_IO|ctr_reg[3]                                                                                                                                                                                                                                                                                                ; 4       ;
; sound_master:SOUND_IO|ctr_reg[4]                                                                                                                                                                                                                                                                                                ; 3       ;
; ssm2603_controller:SSM2603_CONTROLLER|i2c_master:I2C_MASTER|counter_reg[2]                                                                                                                                                                                                                                                      ; 4       ;
; ssm2603_controller:SSM2603_CONTROLLER|i2c_master:I2C_MASTER|counter_reg[1]                                                                                                                                                                                                                                                      ; 5       ;
; ssm2603_controller:SSM2603_CONTROLLER|i2c_master:I2C_MASTER|counter_reg[0]                                                                                                                                                                                                                                                      ; 6       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[12]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[13]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 24                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |main|ssm2603_controller:SSM2603_CONTROLLER|i2c_master:I2C_MASTER|serializer:SERIALIZER_WDATA|data_reg[7]                                                                                                                                                                                                                                                      ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |main|ssm2603_controller:SSM2603_CONTROLLER|i2c_master:I2C_MASTER|serializer:SERIALIZER_BADDR|data_reg[7]                                                                                                                                                                                                                                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |main|ssm2603_controller:SSM2603_CONTROLLER|i2c_master:I2C_MASTER|serializer:SERIALIZER_SADDR|data_reg[4]                                                                                                                                                                                                                                                      ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |main|ssm2603_controller:SSM2603_CONTROLLER|i2c_master:I2C_MASTER|serializer:SERIALIZER_SADDR|data_reg[7]                                                                                                                                                                                                                                                      ;
; 14:1               ; 4 bits    ; 36 LEs        ; 28 LEs               ; 8 LEs                  ; Yes        ; |main|ssm2603_controller:SSM2603_CONTROLLER|i2c_master:I2C_MASTER|serializer:SERIALIZER_WDATA|data_reg[5]                                                                                                                                                                                                                                                      ;
; 14:1               ; 2 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; Yes        ; |main|ssm2603_controller:SSM2603_CONTROLLER|i2c_master:I2C_MASTER|serializer:SERIALIZER_BADDR|data_reg[3]                                                                                                                                                                                                                                                      ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |main|sound_master:SOUND_IO|ctr_reg[3]                                                                                                                                                                                                                                                                                                                         ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |main|ssm2603_controller:SSM2603_CONTROLLER|i2c_master:I2C_MASTER|counter_reg[2]                                                                                                                                                                                                                                                                               ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |main|ssm2603_controller:SSM2603_CONTROLLER|i2c_master:I2C_MASTER|state_next                                                                                                                                                                                                                                                                                   ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |main|ssm2603_controller:SSM2603_CONTROLLER|Selector3                                                                                                                                                                                                                                                                                                          ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |main|ssm2603_controller:SSM2603_CONTROLLER|i2c_master:I2C_MASTER|Selector11                                                                                                                                                                                                                                                                                   ;
; 3:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |main|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |main|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |main|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                    ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |main|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]              ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |main|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] ;
; 34:1               ; 4 bits    ; 88 LEs        ; 64 LEs               ; 24 LEs                 ; Yes        ; |main|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                      ;
; 20:1               ; 4 bits    ; 52 LEs        ; 32 LEs               ; 20 LEs                 ; Yes        ; |main|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clock_divider_duty:CLK_DIVIDER_DUTY ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; division_ratio ; 125   ; Signed Integer                                          ;
; duty           ; 50    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll_12MHz:CLK_PLL_SSM|pll_12MHz_0002:pll_12mhz_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+----------------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                                     ;
+--------------------------------------+------------------------+----------------------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                                   ;
; fractional_vco_multiplier            ; false                  ; String                                                   ;
; pll_type                             ; General                ; String                                                   ;
; pll_subtype                          ; General                ; String                                                   ;
; number_of_clocks                     ; 1                      ; Signed Integer                                           ;
; operation_mode                       ; direct                 ; String                                                   ;
; deserialization_factor               ; 4                      ; Signed Integer                                           ;
; data_rate                            ; 0                      ; Signed Integer                                           ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                           ;
; output_clock_frequency0              ; 12.000000 MHz          ; String                                                   ;
; phase_shift0                         ; 0 ps                   ; String                                                   ;
; duty_cycle0                          ; 50                     ; Signed Integer                                           ;
; output_clock_frequency1              ; 0 MHz                  ; String                                                   ;
; phase_shift1                         ; 0 ps                   ; String                                                   ;
; duty_cycle1                          ; 50                     ; Signed Integer                                           ;
; output_clock_frequency2              ; 0 MHz                  ; String                                                   ;
; phase_shift2                         ; 0 ps                   ; String                                                   ;
; duty_cycle2                          ; 50                     ; Signed Integer                                           ;
; output_clock_frequency3              ; 0 MHz                  ; String                                                   ;
; phase_shift3                         ; 0 ps                   ; String                                                   ;
; duty_cycle3                          ; 50                     ; Signed Integer                                           ;
; output_clock_frequency4              ; 0 MHz                  ; String                                                   ;
; phase_shift4                         ; 0 ps                   ; String                                                   ;
; duty_cycle4                          ; 50                     ; Signed Integer                                           ;
; output_clock_frequency5              ; 0 MHz                  ; String                                                   ;
; phase_shift5                         ; 0 ps                   ; String                                                   ;
; duty_cycle5                          ; 50                     ; Signed Integer                                           ;
; output_clock_frequency6              ; 0 MHz                  ; String                                                   ;
; phase_shift6                         ; 0 ps                   ; String                                                   ;
; duty_cycle6                          ; 50                     ; Signed Integer                                           ;
; output_clock_frequency7              ; 0 MHz                  ; String                                                   ;
; phase_shift7                         ; 0 ps                   ; String                                                   ;
; duty_cycle7                          ; 50                     ; Signed Integer                                           ;
; output_clock_frequency8              ; 0 MHz                  ; String                                                   ;
; phase_shift8                         ; 0 ps                   ; String                                                   ;
; duty_cycle8                          ; 50                     ; Signed Integer                                           ;
; output_clock_frequency9              ; 0 MHz                  ; String                                                   ;
; phase_shift9                         ; 0 ps                   ; String                                                   ;
; duty_cycle9                          ; 50                     ; Signed Integer                                           ;
; output_clock_frequency10             ; 0 MHz                  ; String                                                   ;
; phase_shift10                        ; 0 ps                   ; String                                                   ;
; duty_cycle10                         ; 50                     ; Signed Integer                                           ;
; output_clock_frequency11             ; 0 MHz                  ; String                                                   ;
; phase_shift11                        ; 0 ps                   ; String                                                   ;
; duty_cycle11                         ; 50                     ; Signed Integer                                           ;
; output_clock_frequency12             ; 0 MHz                  ; String                                                   ;
; phase_shift12                        ; 0 ps                   ; String                                                   ;
; duty_cycle12                         ; 50                     ; Signed Integer                                           ;
; output_clock_frequency13             ; 0 MHz                  ; String                                                   ;
; phase_shift13                        ; 0 ps                   ; String                                                   ;
; duty_cycle13                         ; 50                     ; Signed Integer                                           ;
; output_clock_frequency14             ; 0 MHz                  ; String                                                   ;
; phase_shift14                        ; 0 ps                   ; String                                                   ;
; duty_cycle14                         ; 50                     ; Signed Integer                                           ;
; output_clock_frequency15             ; 0 MHz                  ; String                                                   ;
; phase_shift15                        ; 0 ps                   ; String                                                   ;
; duty_cycle15                         ; 50                     ; Signed Integer                                           ;
; output_clock_frequency16             ; 0 MHz                  ; String                                                   ;
; phase_shift16                        ; 0 ps                   ; String                                                   ;
; duty_cycle16                         ; 50                     ; Signed Integer                                           ;
; output_clock_frequency17             ; 0 MHz                  ; String                                                   ;
; phase_shift17                        ; 0 ps                   ; String                                                   ;
; duty_cycle17                         ; 50                     ; Signed Integer                                           ;
; clock_name_0                         ;                        ; String                                                   ;
; clock_name_1                         ;                        ; String                                                   ;
; clock_name_2                         ;                        ; String                                                   ;
; clock_name_3                         ;                        ; String                                                   ;
; clock_name_4                         ;                        ; String                                                   ;
; clock_name_5                         ;                        ; String                                                   ;
; clock_name_6                         ;                        ; String                                                   ;
; clock_name_7                         ;                        ; String                                                   ;
; clock_name_8                         ;                        ; String                                                   ;
; clock_name_global_0                  ; false                  ; String                                                   ;
; clock_name_global_1                  ; false                  ; String                                                   ;
; clock_name_global_2                  ; false                  ; String                                                   ;
; clock_name_global_3                  ; false                  ; String                                                   ;
; clock_name_global_4                  ; false                  ; String                                                   ;
; clock_name_global_5                  ; false                  ; String                                                   ;
; clock_name_global_6                  ; false                  ; String                                                   ;
; clock_name_global_7                  ; false                  ; String                                                   ;
; clock_name_global_8                  ; false                  ; String                                                   ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                           ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                           ;
; m_cnt_bypass_en                      ; false                  ; String                                                   ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                                   ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                           ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                           ;
; n_cnt_bypass_en                      ; false                  ; String                                                   ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                                   ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                           ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                           ;
; c_cnt_bypass_en0                     ; false                  ; String                                                   ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                                   ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                                   ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                           ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                           ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                           ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                           ;
; c_cnt_bypass_en1                     ; false                  ; String                                                   ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                                   ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                                   ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                           ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                           ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                           ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                           ;
; c_cnt_bypass_en2                     ; false                  ; String                                                   ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                                   ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                                   ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                           ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                           ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                           ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                           ;
; c_cnt_bypass_en3                     ; false                  ; String                                                   ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                                   ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                                   ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                           ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                           ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                           ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                           ;
; c_cnt_bypass_en4                     ; false                  ; String                                                   ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                                   ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                                   ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                           ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                           ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                           ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                           ;
; c_cnt_bypass_en5                     ; false                  ; String                                                   ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                                   ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                                   ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                           ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                           ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                           ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                           ;
; c_cnt_bypass_en6                     ; false                  ; String                                                   ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                                   ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                                   ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                           ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                           ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                           ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                           ;
; c_cnt_bypass_en7                     ; false                  ; String                                                   ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                                   ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                                   ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                           ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                           ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                           ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                           ;
; c_cnt_bypass_en8                     ; false                  ; String                                                   ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                                   ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                                   ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                           ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                           ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                           ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                           ;
; c_cnt_bypass_en9                     ; false                  ; String                                                   ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                                   ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                                   ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                           ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                           ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                           ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                           ;
; c_cnt_bypass_en10                    ; false                  ; String                                                   ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                                   ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                                   ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                           ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                           ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                           ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                           ;
; c_cnt_bypass_en11                    ; false                  ; String                                                   ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                                   ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                                   ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                           ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                           ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                           ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                           ;
; c_cnt_bypass_en12                    ; false                  ; String                                                   ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                                   ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                                   ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                           ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                           ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                           ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                           ;
; c_cnt_bypass_en13                    ; false                  ; String                                                   ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                                   ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                                   ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                           ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                           ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                           ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                           ;
; c_cnt_bypass_en14                    ; false                  ; String                                                   ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                                   ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                                   ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                           ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                           ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                           ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                           ;
; c_cnt_bypass_en15                    ; false                  ; String                                                   ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                                   ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                                   ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                           ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                           ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                           ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                           ;
; c_cnt_bypass_en16                    ; false                  ; String                                                   ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                                   ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                                   ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                           ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                           ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                           ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                           ;
; c_cnt_bypass_en17                    ; false                  ; String                                                   ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                                   ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                                   ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                           ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                           ;
; pll_vco_div                          ; 1                      ; Signed Integer                                           ;
; pll_slf_rst                          ; false                  ; String                                                   ;
; pll_bw_sel                           ; low                    ; String                                                   ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                                   ;
; pll_cp_current                       ; 0                      ; Signed Integer                                           ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                           ;
; pll_fractional_division              ; 1                      ; Signed Integer                                           ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                           ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                                   ;
; mimic_fbclk_type                     ; gclk                   ; String                                                   ;
; pll_fbclk_mux_1                      ; glb                    ; String                                                   ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                                   ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                                   ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                           ;
; refclk1_frequency                    ; 0 MHz                  ; String                                                   ;
; pll_clkin_0_src                      ; clk_0                  ; String                                                   ;
; pll_clkin_1_src                      ; clk_0                  ; String                                                   ;
; pll_clk_loss_sw_en                   ; false                  ; String                                                   ;
; pll_auto_clk_sw_en                   ; false                  ; String                                                   ;
; pll_manu_clk_sw_en                   ; false                  ; String                                                   ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                           ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                   ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                   ;
+--------------------------------------+------------------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll_61_44MHz:CLK_PLL_SOUND_IO|pll_61_44MHz_0002:pll_61_44mhz_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+------------------------------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                                                   ;
+--------------------------------------+------------------------+------------------------------------------------------------------------+
; reference_clock_frequency            ; 100.0 MHz              ; String                                                                 ;
; fractional_vco_multiplier            ; true                   ; String                                                                 ;
; pll_type                             ; General                ; String                                                                 ;
; pll_subtype                          ; General                ; String                                                                 ;
; number_of_clocks                     ; 1                      ; Signed Integer                                                         ;
; operation_mode                       ; direct                 ; String                                                                 ;
; deserialization_factor               ; 4                      ; Signed Integer                                                         ;
; data_rate                            ; 0                      ; Signed Integer                                                         ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                                         ;
; output_clock_frequency0              ; 61.440000 MHz          ; String                                                                 ;
; phase_shift0                         ; 0 ps                   ; String                                                                 ;
; duty_cycle0                          ; 50                     ; Signed Integer                                                         ;
; output_clock_frequency1              ; 0 MHz                  ; String                                                                 ;
; phase_shift1                         ; 0 ps                   ; String                                                                 ;
; duty_cycle1                          ; 50                     ; Signed Integer                                                         ;
; output_clock_frequency2              ; 0 MHz                  ; String                                                                 ;
; phase_shift2                         ; 0 ps                   ; String                                                                 ;
; duty_cycle2                          ; 50                     ; Signed Integer                                                         ;
; output_clock_frequency3              ; 0 MHz                  ; String                                                                 ;
; phase_shift3                         ; 0 ps                   ; String                                                                 ;
; duty_cycle3                          ; 50                     ; Signed Integer                                                         ;
; output_clock_frequency4              ; 0 MHz                  ; String                                                                 ;
; phase_shift4                         ; 0 ps                   ; String                                                                 ;
; duty_cycle4                          ; 50                     ; Signed Integer                                                         ;
; output_clock_frequency5              ; 0 MHz                  ; String                                                                 ;
; phase_shift5                         ; 0 ps                   ; String                                                                 ;
; duty_cycle5                          ; 50                     ; Signed Integer                                                         ;
; output_clock_frequency6              ; 0 MHz                  ; String                                                                 ;
; phase_shift6                         ; 0 ps                   ; String                                                                 ;
; duty_cycle6                          ; 50                     ; Signed Integer                                                         ;
; output_clock_frequency7              ; 0 MHz                  ; String                                                                 ;
; phase_shift7                         ; 0 ps                   ; String                                                                 ;
; duty_cycle7                          ; 50                     ; Signed Integer                                                         ;
; output_clock_frequency8              ; 0 MHz                  ; String                                                                 ;
; phase_shift8                         ; 0 ps                   ; String                                                                 ;
; duty_cycle8                          ; 50                     ; Signed Integer                                                         ;
; output_clock_frequency9              ; 0 MHz                  ; String                                                                 ;
; phase_shift9                         ; 0 ps                   ; String                                                                 ;
; duty_cycle9                          ; 50                     ; Signed Integer                                                         ;
; output_clock_frequency10             ; 0 MHz                  ; String                                                                 ;
; phase_shift10                        ; 0 ps                   ; String                                                                 ;
; duty_cycle10                         ; 50                     ; Signed Integer                                                         ;
; output_clock_frequency11             ; 0 MHz                  ; String                                                                 ;
; phase_shift11                        ; 0 ps                   ; String                                                                 ;
; duty_cycle11                         ; 50                     ; Signed Integer                                                         ;
; output_clock_frequency12             ; 0 MHz                  ; String                                                                 ;
; phase_shift12                        ; 0 ps                   ; String                                                                 ;
; duty_cycle12                         ; 50                     ; Signed Integer                                                         ;
; output_clock_frequency13             ; 0 MHz                  ; String                                                                 ;
; phase_shift13                        ; 0 ps                   ; String                                                                 ;
; duty_cycle13                         ; 50                     ; Signed Integer                                                         ;
; output_clock_frequency14             ; 0 MHz                  ; String                                                                 ;
; phase_shift14                        ; 0 ps                   ; String                                                                 ;
; duty_cycle14                         ; 50                     ; Signed Integer                                                         ;
; output_clock_frequency15             ; 0 MHz                  ; String                                                                 ;
; phase_shift15                        ; 0 ps                   ; String                                                                 ;
; duty_cycle15                         ; 50                     ; Signed Integer                                                         ;
; output_clock_frequency16             ; 0 MHz                  ; String                                                                 ;
; phase_shift16                        ; 0 ps                   ; String                                                                 ;
; duty_cycle16                         ; 50                     ; Signed Integer                                                         ;
; output_clock_frequency17             ; 0 MHz                  ; String                                                                 ;
; phase_shift17                        ; 0 ps                   ; String                                                                 ;
; duty_cycle17                         ; 50                     ; Signed Integer                                                         ;
; clock_name_0                         ;                        ; String                                                                 ;
; clock_name_1                         ;                        ; String                                                                 ;
; clock_name_2                         ;                        ; String                                                                 ;
; clock_name_3                         ;                        ; String                                                                 ;
; clock_name_4                         ;                        ; String                                                                 ;
; clock_name_5                         ;                        ; String                                                                 ;
; clock_name_6                         ;                        ; String                                                                 ;
; clock_name_7                         ;                        ; String                                                                 ;
; clock_name_8                         ;                        ; String                                                                 ;
; clock_name_global_0                  ; false                  ; String                                                                 ;
; clock_name_global_1                  ; false                  ; String                                                                 ;
; clock_name_global_2                  ; false                  ; String                                                                 ;
; clock_name_global_3                  ; false                  ; String                                                                 ;
; clock_name_global_4                  ; false                  ; String                                                                 ;
; clock_name_global_5                  ; false                  ; String                                                                 ;
; clock_name_global_6                  ; false                  ; String                                                                 ;
; clock_name_global_7                  ; false                  ; String                                                                 ;
; clock_name_global_8                  ; false                  ; String                                                                 ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                                         ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                                         ;
; m_cnt_bypass_en                      ; false                  ; String                                                                 ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                                                 ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                                         ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                                         ;
; n_cnt_bypass_en                      ; false                  ; String                                                                 ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                                                 ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                                         ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                                         ;
; c_cnt_bypass_en0                     ; false                  ; String                                                                 ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                                                 ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                                                 ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                                         ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                                         ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                                         ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                                         ;
; c_cnt_bypass_en1                     ; false                  ; String                                                                 ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                                                 ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                                                 ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                                         ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                                         ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                                         ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                                         ;
; c_cnt_bypass_en2                     ; false                  ; String                                                                 ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                                                 ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                                                 ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                                         ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                                         ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                                         ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                                         ;
; c_cnt_bypass_en3                     ; false                  ; String                                                                 ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                                                 ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                                                 ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                                         ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                                         ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                                         ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                                         ;
; c_cnt_bypass_en4                     ; false                  ; String                                                                 ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                                                 ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                                                 ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                                         ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                                         ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                                         ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                                         ;
; c_cnt_bypass_en5                     ; false                  ; String                                                                 ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                                                 ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                                                 ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                                         ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                                         ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                                         ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                                         ;
; c_cnt_bypass_en6                     ; false                  ; String                                                                 ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                                                 ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                                                 ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                                         ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                                         ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                                         ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                                         ;
; c_cnt_bypass_en7                     ; false                  ; String                                                                 ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                                                 ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                                                 ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                                         ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                                         ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                                         ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                                         ;
; c_cnt_bypass_en8                     ; false                  ; String                                                                 ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                                                 ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                                                 ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                                         ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                                         ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                                         ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                                         ;
; c_cnt_bypass_en9                     ; false                  ; String                                                                 ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                                                 ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                                                 ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                                         ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                                         ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                                         ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                                         ;
; c_cnt_bypass_en10                    ; false                  ; String                                                                 ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                                                 ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                                                 ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                                         ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                                         ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                                         ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                                         ;
; c_cnt_bypass_en11                    ; false                  ; String                                                                 ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                                                 ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                                                 ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                                         ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                                         ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                                         ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                                         ;
; c_cnt_bypass_en12                    ; false                  ; String                                                                 ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                                                 ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                                                 ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                                         ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                                         ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                                         ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                                         ;
; c_cnt_bypass_en13                    ; false                  ; String                                                                 ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                                                 ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                                                 ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                                         ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                                         ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                                         ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                                         ;
; c_cnt_bypass_en14                    ; false                  ; String                                                                 ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                                                 ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                                                 ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                                         ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                                         ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                                         ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                                         ;
; c_cnt_bypass_en15                    ; false                  ; String                                                                 ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                                                 ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                                                 ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                                         ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                                         ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                                         ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                                         ;
; c_cnt_bypass_en16                    ; false                  ; String                                                                 ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                                                 ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                                                 ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                                         ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                                         ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                                         ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                                         ;
; c_cnt_bypass_en17                    ; false                  ; String                                                                 ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                                                 ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                                                 ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                                         ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                                         ;
; pll_vco_div                          ; 1                      ; Signed Integer                                                         ;
; pll_slf_rst                          ; false                  ; String                                                                 ;
; pll_bw_sel                           ; low                    ; String                                                                 ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                                                 ;
; pll_cp_current                       ; 0                      ; Signed Integer                                                         ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                                         ;
; pll_fractional_division              ; 1                      ; Signed Integer                                                         ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                                         ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                                                 ;
; mimic_fbclk_type                     ; gclk                   ; String                                                                 ;
; pll_fbclk_mux_1                      ; glb                    ; String                                                                 ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                                                 ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                                                 ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                                         ;
; refclk1_frequency                    ; 0 MHz                  ; String                                                                 ;
; pll_clkin_0_src                      ; clk_0                  ; String                                                                 ;
; pll_clkin_1_src                      ; clk_0                  ; String                                                                 ;
; pll_clk_loss_sw_en                   ; false                  ; String                                                                 ;
; pll_auto_clk_sw_en                   ; false                  ; String                                                                 ;
; pll_manu_clk_sw_en                   ; false                  ; String                                                                 ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                                         ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                                 ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                                 ;
+--------------------------------------+------------------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ssm2603_controller:SSM2603_CONTROLLER|i2c_master:I2C_MASTER ;
+------------------+-------+-------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                          ;
+------------------+-------+-------------------------------------------------------------------------------+
; slave_addr_width ; 7     ; Signed Integer                                                                ;
; data_width       ; 8     ; Signed Integer                                                                ;
+------------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ssm2603_controller:SSM2603_CONTROLLER|i2c_master:I2C_MASTER|serializer:SERIALIZER_SADDR ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; data_width     ; 8     ; Signed Integer                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ssm2603_controller:SSM2603_CONTROLLER|i2c_master:I2C_MASTER|serializer:SERIALIZER_BADDR ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; data_width     ; 8     ; Signed Integer                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ssm2603_controller:SSM2603_CONTROLLER|i2c_master:I2C_MASTER|serializer:SERIALIZER_WDATA ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; data_width     ; 8     ; Signed Integer                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sound_master:SOUND_IO ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; data_width     ; 16    ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sound_master:SOUND_IO|clock_divider_pulse:CLK_DIV_PULSE ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; division_ratio ; 10    ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: startup_timer:STARTUP_TIMER ;
+----------------+----------+----------------------------------------------+
; Parameter Name ; Value    ; Type                                         ;
+----------------+----------+----------------------------------------------+
; counter_max    ; 25000000 ; Signed Integer                               ;
+----------------+----------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clock_divider_duty:SOUND_TEST ;
+----------------+--------+--------------------------------------------------+
; Parameter Name ; Value  ; Type                                             ;
+----------------+--------+--------------------------------------------------+
; division_ratio ; 100000 ; Signed Integer                                   ;
; duty           ; 50     ; Signed Integer                                   ;
+----------------+--------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                     ;
+-------------------------------------------------+--------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                            ; Type           ;
+-------------------------------------------------+--------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                    ; String         ;
; sld_node_info                                   ; 805334528                                        ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                  ; String         ;
; SLD_IP_VERSION                                  ; 6                                                ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                ; Signed Integer ;
; sld_data_bits                                   ; 80                                               ; Untyped        ;
; sld_trigger_bits                                ; 80                                               ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                               ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                            ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                            ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                ; Untyped        ;
; sld_sample_depth                                ; 8192                                             ; Untyped        ;
; sld_segment_size                                ; 8192                                             ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                             ; Untyped        ;
; sld_state_bits                                  ; 11                                               ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                ; Signed Integer ;
; sld_trigger_level                               ; 1                                                ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                ; Signed Integer ;
; sld_advanced_trigger_entity                     ; sld_reserved_fir_filter_auto_signaltap_0_1_5041, ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                ; Untyped        ;
; sld_enable_advanced_trigger                     ; 1                                                ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                             ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                             ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                             ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                             ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                             ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                             ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                             ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                             ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                             ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                             ; String         ;
; sld_inversion_mask_length                       ; 27                                               ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000                      ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                        ; String         ;
; sld_state_flow_use_generated                    ; 0                                                ; Untyped        ;
; sld_current_resource_width                      ; 1                                                ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                              ; Untyped        ;
; sld_storage_qualifier_bits                      ; 80                                               ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                              ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                            ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                ; Signed Integer ;
+-------------------------------------------------+--------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "clock_divider_duty:SOUND_TEST"                                                         ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; clk_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "startup_timer:STARTUP_TIMER" ;
+---------+-------+----------+----------------------------+
; Port    ; Type  ; Severity ; Details                    ;
+---------+-------+----------+----------------------------+
; i_start ; Input ; Info     ; Stuck at VCC               ;
+---------+-------+----------+----------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sound_master:SOUND_IO|sipo_register:SIPO"                                                    ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; i_srst        ; Input  ; Info     ; Stuck at GND                                                                        ;
; o_data[15..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------+
; Port Connectivity Checks: "sound_master:SOUND_IO|piso_register:PISO" ;
+---------------+-------+----------+-----------------------------------+
; Port          ; Type  ; Severity ; Details                           ;
+---------------+-------+----------+-----------------------------------+
; i_data[15..0] ; Input ; Info     ; Stuck at GND                      ;
; i_srst        ; Input ; Info     ; Stuck at GND                      ;
+---------------+-------+----------+-----------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sound_master:SOUND_IO"                                                                 ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; o_ready ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_valid ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_lrc   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ssm2603_controller:SSM2603_CONTROLLER|i2c_master:I2C_MASTER" ;
+---------------+-------+----------+------------------------------------------------------+
; Port          ; Type  ; Severity ; Details                                              ;
+---------------+-------+----------+------------------------------------------------------+
; i_doread      ; Input ; Info     ; Stuck at GND                                         ;
; i_saddr[4..3] ; Input ; Info     ; Stuck at VCC                                         ;
; i_saddr[6..5] ; Input ; Info     ; Stuck at GND                                         ;
; i_saddr[2]    ; Input ; Info     ; Stuck at GND                                         ;
; i_saddr[1]    ; Input ; Info     ; Stuck at VCC                                         ;
; i_saddr[0]    ; Input ; Info     ; Stuck at GND                                         ;
; i_baddr[7..5] ; Input ; Info     ; Stuck at GND                                         ;
; i_baddr[0]    ; Input ; Info     ; Stuck at GND                                         ;
; i_data[7]     ; Input ; Info     ; Stuck at GND                                         ;
; i_data[2]     ; Input ; Info     ; Stuck at GND                                         ;
+---------------+-------+----------+------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 80                  ; 80               ; 8192         ; 1        ; continuous             ; sequential           ; 1                  ; 1                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 140                         ;
;     CLR               ; 36                          ;
;     ENA CLR           ; 63                          ;
;     ENA CLR SCLR      ; 26                          ;
;     ENA CLR SLD       ; 15                          ;
; arriav_io_obuf        ; 2                           ;
; arriav_lcell_comb     ; 137                         ;
;     arith             ; 32                          ;
;         1 data inputs ; 32                          ;
;     extend            ; 1                           ;
;         7 data inputs ; 1                           ;
;     normal            ; 104                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 8                           ;
;         2 data inputs ; 31                          ;
;         3 data inputs ; 11                          ;
;         4 data inputs ; 12                          ;
;         5 data inputs ; 22                          ;
;         6 data inputs ; 19                          ;
; boundary_port         ; 84                          ;
; generic_pll           ; 2                           ;
;                       ;                             ;
; Max LUT depth         ; 3.40                        ;
; Average LUT depth     ; 1.71                        ;
+-----------------------+-----------------------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub ;
+-----------------------+------------------------------------------+
; Type                  ; Count                                    ;
+-----------------------+------------------------------------------+
; arriav_ff             ; 90                                       ;
;     CLR               ; 5                                        ;
;     ENA               ; 30                                       ;
;     ENA CLR           ; 22                                       ;
;     ENA CLR SLD       ; 10                                       ;
;     SCLR              ; 7                                        ;
;     plain             ; 16                                       ;
; arriav_lcell_comb     ; 91                                       ;
;     extend            ; 1                                        ;
;         7 data inputs ; 1                                        ;
;     normal            ; 90                                       ;
;         0 data inputs ; 1                                        ;
;         1 data inputs ; 4                                        ;
;         2 data inputs ; 20                                       ;
;         3 data inputs ; 14                                       ;
;         4 data inputs ; 15                                       ;
;         5 data inputs ; 24                                       ;
;         6 data inputs ; 12                                       ;
; boundary_port         ; 107                                      ;
;                       ;                                          ;
; Max LUT depth         ; 3.00                                     ;
; Average LUT depth     ; 1.33                                     ;
+-----------------------+------------------------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:00:00     ;
; sld_hub:auto_hub ; 00:00:00     ;
+------------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                                                                                                                  ;
+-------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                                  ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                     ; Details                                                                                                                                                        ;
+-------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; i_recdat                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i_recdat                                              ; N/A                                                                                                                                                            ;
; i_recdat                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i_recdat                                              ; N/A                                                                                                                                                            ;
; o_bclk                                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sound_master:SOUND_IO|bclk_reg                        ; N/A                                                                                                                                                            ;
; o_bclk                                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sound_master:SOUND_IO|bclk_reg                        ; N/A                                                                                                                                                            ;
; o_lrc_adc                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                  ; N/A                                                                                                                                                            ;
; o_lrc_adc                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                  ; N/A                                                                                                                                                            ;
; o_lrc_dac                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                  ; N/A                                                                                                                                                            ;
; o_lrc_dac                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                  ; N/A                                                                                                                                                            ;
; o_pbdat                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sound_master:SOUND_IO|piso_register:PISO|data_reg[31] ; N/A                                                                                                                                                            ;
; o_pbdat                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sound_master:SOUND_IO|piso_register:PISO|data_reg[31] ; N/A                                                                                                                                                            ;
; sound_master:SOUND_IO|ctr_reg[0]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sound_master:SOUND_IO|ctr_reg[0]~_wirecell            ; N/A                                                                                                                                                            ;
; sound_master:SOUND_IO|ctr_reg[0]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sound_master:SOUND_IO|ctr_reg[0]~_wirecell            ; N/A                                                                                                                                                            ;
; sound_master:SOUND_IO|ctr_reg[1]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sound_master:SOUND_IO|ctr_reg[1]~_wirecell            ; N/A                                                                                                                                                            ;
; sound_master:SOUND_IO|ctr_reg[1]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sound_master:SOUND_IO|ctr_reg[1]~_wirecell            ; N/A                                                                                                                                                            ;
; sound_master:SOUND_IO|ctr_reg[2]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sound_master:SOUND_IO|ctr_reg[2]~_wirecell            ; N/A                                                                                                                                                            ;
; sound_master:SOUND_IO|ctr_reg[2]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sound_master:SOUND_IO|ctr_reg[2]~_wirecell            ; N/A                                                                                                                                                            ;
; sound_master:SOUND_IO|ctr_reg[3]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sound_master:SOUND_IO|ctr_reg[3]~_wirecell            ; N/A                                                                                                                                                            ;
; sound_master:SOUND_IO|ctr_reg[3]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sound_master:SOUND_IO|ctr_reg[3]~_wirecell            ; N/A                                                                                                                                                            ;
; sound_master:SOUND_IO|ctr_reg[4]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sound_master:SOUND_IO|ctr_reg[4]~_wirecell            ; N/A                                                                                                                                                            ;
; sound_master:SOUND_IO|ctr_reg[4]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sound_master:SOUND_IO|ctr_reg[4]~_wirecell            ; N/A                                                                                                                                                            ;
; sound_master:SOUND_IO|i_data[0]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sound_master:SOUND_IO|o_data[0]~0                     ; N/A                                                                                                                                                            ;
; sound_master:SOUND_IO|i_data[0]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sound_master:SOUND_IO|o_data[0]~0                     ; N/A                                                                                                                                                            ;
; sound_master:SOUND_IO|i_data[10]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sound_master:SOUND_IO|o_data[10]~1                    ; N/A                                                                                                                                                            ;
; sound_master:SOUND_IO|i_data[10]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sound_master:SOUND_IO|o_data[10]~1                    ; N/A                                                                                                                                                            ;
; sound_master:SOUND_IO|i_data[11]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sound_master:SOUND_IO|o_data[11]~2                    ; N/A                                                                                                                                                            ;
; sound_master:SOUND_IO|i_data[11]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sound_master:SOUND_IO|o_data[11]~2                    ; N/A                                                                                                                                                            ;
; sound_master:SOUND_IO|i_data[12]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sound_master:SOUND_IO|o_data[12]~3                    ; N/A                                                                                                                                                            ;
; sound_master:SOUND_IO|i_data[12]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sound_master:SOUND_IO|o_data[12]~3                    ; N/A                                                                                                                                                            ;
; sound_master:SOUND_IO|i_data[13]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sound_master:SOUND_IO|o_data[13]~4                    ; N/A                                                                                                                                                            ;
; sound_master:SOUND_IO|i_data[13]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sound_master:SOUND_IO|o_data[13]~4                    ; N/A                                                                                                                                                            ;
; sound_master:SOUND_IO|i_data[14]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sound_master:SOUND_IO|o_data[14]~5                    ; N/A                                                                                                                                                            ;
; sound_master:SOUND_IO|i_data[14]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sound_master:SOUND_IO|o_data[14]~5                    ; N/A                                                                                                                                                            ;
; sound_master:SOUND_IO|i_data[15]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sound_master:SOUND_IO|o_data[15]~6                    ; N/A                                                                                                                                                            ;
; sound_master:SOUND_IO|i_data[15]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sound_master:SOUND_IO|o_data[15]~6                    ; N/A                                                                                                                                                            ;
; sound_master:SOUND_IO|i_data[1]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sound_master:SOUND_IO|o_data[1]~7                     ; N/A                                                                                                                                                            ;
; sound_master:SOUND_IO|i_data[1]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sound_master:SOUND_IO|o_data[1]~7                     ; N/A                                                                                                                                                            ;
; sound_master:SOUND_IO|i_data[2]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sound_master:SOUND_IO|o_data[2]~8                     ; N/A                                                                                                                                                            ;
; sound_master:SOUND_IO|i_data[2]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sound_master:SOUND_IO|o_data[2]~8                     ; N/A                                                                                                                                                            ;
; sound_master:SOUND_IO|i_data[3]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sound_master:SOUND_IO|o_data[3]~9                     ; N/A                                                                                                                                                            ;
; sound_master:SOUND_IO|i_data[3]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sound_master:SOUND_IO|o_data[3]~9                     ; N/A                                                                                                                                                            ;
; sound_master:SOUND_IO|i_data[4]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sound_master:SOUND_IO|o_data[4]~10                    ; N/A                                                                                                                                                            ;
; sound_master:SOUND_IO|i_data[4]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sound_master:SOUND_IO|o_data[4]~10                    ; N/A                                                                                                                                                            ;
; sound_master:SOUND_IO|i_data[5]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sound_master:SOUND_IO|o_data[5]~11                    ; N/A                                                                                                                                                            ;
; sound_master:SOUND_IO|i_data[5]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sound_master:SOUND_IO|o_data[5]~11                    ; N/A                                                                                                                                                            ;
; sound_master:SOUND_IO|i_data[6]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sound_master:SOUND_IO|o_data[6]~12                    ; N/A                                                                                                                                                            ;
; sound_master:SOUND_IO|i_data[6]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sound_master:SOUND_IO|o_data[6]~12                    ; N/A                                                                                                                                                            ;
; sound_master:SOUND_IO|i_data[7]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sound_master:SOUND_IO|o_data[7]~13                    ; N/A                                                                                                                                                            ;
; sound_master:SOUND_IO|i_data[7]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sound_master:SOUND_IO|o_data[7]~13                    ; N/A                                                                                                                                                            ;
; sound_master:SOUND_IO|i_data[8]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sound_master:SOUND_IO|o_data[8]~14                    ; N/A                                                                                                                                                            ;
; sound_master:SOUND_IO|i_data[8]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sound_master:SOUND_IO|o_data[8]~14                    ; N/A                                                                                                                                                            ;
; sound_master:SOUND_IO|i_data[9]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sound_master:SOUND_IO|o_data[9]~15                    ; N/A                                                                                                                                                            ;
; sound_master:SOUND_IO|i_data[9]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sound_master:SOUND_IO|o_data[9]~15                    ; N/A                                                                                                                                                            ;
; sound_master:SOUND_IO|o_data[0]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sound_master:SOUND_IO|o_data[0]~0                     ; N/A                                                                                                                                                            ;
; sound_master:SOUND_IO|o_data[0]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sound_master:SOUND_IO|o_data[0]~0                     ; N/A                                                                                                                                                            ;
; sound_master:SOUND_IO|o_data[10]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sound_master:SOUND_IO|o_data[10]~1                    ; N/A                                                                                                                                                            ;
; sound_master:SOUND_IO|o_data[10]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sound_master:SOUND_IO|o_data[10]~1                    ; N/A                                                                                                                                                            ;
; sound_master:SOUND_IO|o_data[11]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sound_master:SOUND_IO|o_data[11]~2                    ; N/A                                                                                                                                                            ;
; sound_master:SOUND_IO|o_data[11]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sound_master:SOUND_IO|o_data[11]~2                    ; N/A                                                                                                                                                            ;
; sound_master:SOUND_IO|o_data[12]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sound_master:SOUND_IO|o_data[12]~3                    ; N/A                                                                                                                                                            ;
; sound_master:SOUND_IO|o_data[12]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sound_master:SOUND_IO|o_data[12]~3                    ; N/A                                                                                                                                                            ;
; sound_master:SOUND_IO|o_data[13]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sound_master:SOUND_IO|o_data[13]~4                    ; N/A                                                                                                                                                            ;
; sound_master:SOUND_IO|o_data[13]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sound_master:SOUND_IO|o_data[13]~4                    ; N/A                                                                                                                                                            ;
; sound_master:SOUND_IO|o_data[14]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sound_master:SOUND_IO|o_data[14]~5                    ; N/A                                                                                                                                                            ;
; sound_master:SOUND_IO|o_data[14]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sound_master:SOUND_IO|o_data[14]~5                    ; N/A                                                                                                                                                            ;
; sound_master:SOUND_IO|o_data[15]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sound_master:SOUND_IO|o_data[15]~6                    ; N/A                                                                                                                                                            ;
; sound_master:SOUND_IO|o_data[15]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sound_master:SOUND_IO|o_data[15]~6                    ; N/A                                                                                                                                                            ;
; sound_master:SOUND_IO|o_data[1]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sound_master:SOUND_IO|o_data[1]~7                     ; N/A                                                                                                                                                            ;
; sound_master:SOUND_IO|o_data[1]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sound_master:SOUND_IO|o_data[1]~7                     ; N/A                                                                                                                                                            ;
; sound_master:SOUND_IO|o_data[2]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sound_master:SOUND_IO|o_data[2]~8                     ; N/A                                                                                                                                                            ;
; sound_master:SOUND_IO|o_data[2]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sound_master:SOUND_IO|o_data[2]~8                     ; N/A                                                                                                                                                            ;
; sound_master:SOUND_IO|o_data[3]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sound_master:SOUND_IO|o_data[3]~9                     ; N/A                                                                                                                                                            ;
; sound_master:SOUND_IO|o_data[3]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sound_master:SOUND_IO|o_data[3]~9                     ; N/A                                                                                                                                                            ;
; sound_master:SOUND_IO|o_data[4]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sound_master:SOUND_IO|o_data[4]~10                    ; N/A                                                                                                                                                            ;
; sound_master:SOUND_IO|o_data[4]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sound_master:SOUND_IO|o_data[4]~10                    ; N/A                                                                                                                                                            ;
; sound_master:SOUND_IO|o_data[5]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sound_master:SOUND_IO|o_data[5]~11                    ; N/A                                                                                                                                                            ;
; sound_master:SOUND_IO|o_data[5]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sound_master:SOUND_IO|o_data[5]~11                    ; N/A                                                                                                                                                            ;
; sound_master:SOUND_IO|o_data[6]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sound_master:SOUND_IO|o_data[6]~12                    ; N/A                                                                                                                                                            ;
; sound_master:SOUND_IO|o_data[6]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sound_master:SOUND_IO|o_data[6]~12                    ; N/A                                                                                                                                                            ;
; sound_master:SOUND_IO|o_data[7]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sound_master:SOUND_IO|o_data[7]~13                    ; N/A                                                                                                                                                            ;
; sound_master:SOUND_IO|o_data[7]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sound_master:SOUND_IO|o_data[7]~13                    ; N/A                                                                                                                                                            ;
; sound_master:SOUND_IO|o_data[8]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sound_master:SOUND_IO|o_data[8]~14                    ; N/A                                                                                                                                                            ;
; sound_master:SOUND_IO|o_data[8]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sound_master:SOUND_IO|o_data[8]~14                    ; N/A                                                                                                                                                            ;
; sound_master:SOUND_IO|o_data[9]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sound_master:SOUND_IO|o_data[9]~15                    ; N/A                                                                                                                                                            ;
; sound_master:SOUND_IO|o_data[9]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sound_master:SOUND_IO|o_data[9]~15                    ; N/A                                                                                                                                                            ;
; sound_master:SOUND_IO|o_ready                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sound_master:SOUND_IO|piso_load                       ; N/A                                                                                                                                                            ;
; sound_master:SOUND_IO|o_ready                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sound_master:SOUND_IO|piso_load                       ; N/A                                                                                                                                                            ;
; sound_master:SOUND_IO|o_valid                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sound_master:SOUND_IO|piso_load                       ; N/A                                                                                                                                                            ;
; sound_master:SOUND_IO|o_valid                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sound_master:SOUND_IO|piso_load                       ; N/A                                                                                                                                                            ;
; sound_master:SOUND_IO|piso_en                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sound_master:SOUND_IO|sipo_en                         ; N/A                                                                                                                                                            ;
; sound_master:SOUND_IO|piso_en                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sound_master:SOUND_IO|sipo_en                         ; N/A                                                                                                                                                            ;
; sound_master:SOUND_IO|piso_load                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sound_master:SOUND_IO|piso_load                       ; N/A                                                                                                                                                            ;
; sound_master:SOUND_IO|piso_load                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sound_master:SOUND_IO|piso_load                       ; N/A                                                                                                                                                            ;
; sound_master:SOUND_IO|piso_register:PISO|data_reg[18] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sound_master:SOUND_IO|piso_register:PISO|data_reg[18] ; N/A                                                                                                                                                            ;
; sound_master:SOUND_IO|piso_register:PISO|data_reg[18] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sound_master:SOUND_IO|piso_register:PISO|data_reg[18] ; N/A                                                                                                                                                            ;
; sound_master:SOUND_IO|piso_register:PISO|data_reg[19] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sound_master:SOUND_IO|piso_register:PISO|data_reg[19] ; N/A                                                                                                                                                            ;
; sound_master:SOUND_IO|piso_register:PISO|data_reg[19] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sound_master:SOUND_IO|piso_register:PISO|data_reg[19] ; N/A                                                                                                                                                            ;
; sound_master:SOUND_IO|piso_register:PISO|data_reg[20] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sound_master:SOUND_IO|piso_register:PISO|data_reg[20] ; N/A                                                                                                                                                            ;
; sound_master:SOUND_IO|piso_register:PISO|data_reg[20] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sound_master:SOUND_IO|piso_register:PISO|data_reg[20] ; N/A                                                                                                                                                            ;
; sound_master:SOUND_IO|piso_register:PISO|data_reg[21] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sound_master:SOUND_IO|piso_register:PISO|data_reg[21] ; N/A                                                                                                                                                            ;
; sound_master:SOUND_IO|piso_register:PISO|data_reg[21] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sound_master:SOUND_IO|piso_register:PISO|data_reg[21] ; N/A                                                                                                                                                            ;
; sound_master:SOUND_IO|piso_register:PISO|data_reg[22] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sound_master:SOUND_IO|piso_register:PISO|data_reg[22] ; N/A                                                                                                                                                            ;
; sound_master:SOUND_IO|piso_register:PISO|data_reg[22] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sound_master:SOUND_IO|piso_register:PISO|data_reg[22] ; N/A                                                                                                                                                            ;
; sound_master:SOUND_IO|piso_register:PISO|data_reg[23] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sound_master:SOUND_IO|piso_register:PISO|data_reg[23] ; N/A                                                                                                                                                            ;
; sound_master:SOUND_IO|piso_register:PISO|data_reg[23] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sound_master:SOUND_IO|piso_register:PISO|data_reg[23] ; N/A                                                                                                                                                            ;
; sound_master:SOUND_IO|piso_register:PISO|data_reg[24] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sound_master:SOUND_IO|piso_register:PISO|data_reg[24] ; N/A                                                                                                                                                            ;
; sound_master:SOUND_IO|piso_register:PISO|data_reg[24] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sound_master:SOUND_IO|piso_register:PISO|data_reg[24] ; N/A                                                                                                                                                            ;
; sound_master:SOUND_IO|piso_register:PISO|data_reg[25] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sound_master:SOUND_IO|piso_register:PISO|data_reg[25] ; N/A                                                                                                                                                            ;
; sound_master:SOUND_IO|piso_register:PISO|data_reg[25] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sound_master:SOUND_IO|piso_register:PISO|data_reg[25] ; N/A                                                                                                                                                            ;
; sound_master:SOUND_IO|piso_register:PISO|data_reg[26] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sound_master:SOUND_IO|piso_register:PISO|data_reg[26] ; N/A                                                                                                                                                            ;
; sound_master:SOUND_IO|piso_register:PISO|data_reg[26] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sound_master:SOUND_IO|piso_register:PISO|data_reg[26] ; N/A                                                                                                                                                            ;
; sound_master:SOUND_IO|piso_register:PISO|data_reg[27] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sound_master:SOUND_IO|piso_register:PISO|data_reg[27] ; N/A                                                                                                                                                            ;
; sound_master:SOUND_IO|piso_register:PISO|data_reg[27] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sound_master:SOUND_IO|piso_register:PISO|data_reg[27] ; N/A                                                                                                                                                            ;
; sound_master:SOUND_IO|piso_register:PISO|data_reg[28] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sound_master:SOUND_IO|piso_register:PISO|data_reg[28] ; N/A                                                                                                                                                            ;
; sound_master:SOUND_IO|piso_register:PISO|data_reg[28] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sound_master:SOUND_IO|piso_register:PISO|data_reg[28] ; N/A                                                                                                                                                            ;
; sound_master:SOUND_IO|piso_register:PISO|data_reg[29] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sound_master:SOUND_IO|piso_register:PISO|data_reg[29] ; N/A                                                                                                                                                            ;
; sound_master:SOUND_IO|piso_register:PISO|data_reg[29] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sound_master:SOUND_IO|piso_register:PISO|data_reg[29] ; N/A                                                                                                                                                            ;
; sound_master:SOUND_IO|piso_register:PISO|data_reg[30] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sound_master:SOUND_IO|piso_register:PISO|data_reg[30] ; N/A                                                                                                                                                            ;
; sound_master:SOUND_IO|piso_register:PISO|data_reg[30] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sound_master:SOUND_IO|piso_register:PISO|data_reg[30] ; N/A                                                                                                                                                            ;
; sound_master:SOUND_IO|piso_register:PISO|data_reg[31] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sound_master:SOUND_IO|piso_register:PISO|data_reg[31] ; N/A                                                                                                                                                            ;
; sound_master:SOUND_IO|piso_register:PISO|data_reg[31] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sound_master:SOUND_IO|piso_register:PISO|data_reg[31] ; N/A                                                                                                                                                            ;
; sound_master:SOUND_IO|piso_register:PISO|o_data       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sound_master:SOUND_IO|piso_register:PISO|data_reg[31] ; N/A                                                                                                                                                            ;
; sound_master:SOUND_IO|piso_register:PISO|o_data       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sound_master:SOUND_IO|piso_register:PISO|data_reg[31] ; N/A                                                                                                                                                            ;
; sound_master:SOUND_IO|shift_reg_rst                   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                   ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; sound_master:SOUND_IO|shift_reg_rst                   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                   ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; sound_master:SOUND_IO|sipo_en                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sound_master:SOUND_IO|sipo_en                         ; N/A                                                                                                                                                            ;
; sound_master:SOUND_IO|sipo_en                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sound_master:SOUND_IO|sipo_en                         ; N/A                                                                                                                                                            ;
; sound_master:SOUND_IO|sipo_register:SIPO|data_reg[18] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sound_master:SOUND_IO|sipo_register:SIPO|data_reg[18] ; N/A                                                                                                                                                            ;
; sound_master:SOUND_IO|sipo_register:SIPO|data_reg[18] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sound_master:SOUND_IO|sipo_register:SIPO|data_reg[18] ; N/A                                                                                                                                                            ;
; sound_master:SOUND_IO|sipo_register:SIPO|data_reg[19] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sound_master:SOUND_IO|sipo_register:SIPO|data_reg[19] ; N/A                                                                                                                                                            ;
; sound_master:SOUND_IO|sipo_register:SIPO|data_reg[19] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sound_master:SOUND_IO|sipo_register:SIPO|data_reg[19] ; N/A                                                                                                                                                            ;
; sound_master:SOUND_IO|sipo_register:SIPO|data_reg[20] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sound_master:SOUND_IO|sipo_register:SIPO|data_reg[20] ; N/A                                                                                                                                                            ;
; sound_master:SOUND_IO|sipo_register:SIPO|data_reg[20] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sound_master:SOUND_IO|sipo_register:SIPO|data_reg[20] ; N/A                                                                                                                                                            ;
; sound_master:SOUND_IO|sipo_register:SIPO|data_reg[21] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sound_master:SOUND_IO|sipo_register:SIPO|data_reg[21] ; N/A                                                                                                                                                            ;
; sound_master:SOUND_IO|sipo_register:SIPO|data_reg[21] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sound_master:SOUND_IO|sipo_register:SIPO|data_reg[21] ; N/A                                                                                                                                                            ;
; sound_master:SOUND_IO|sipo_register:SIPO|data_reg[22] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sound_master:SOUND_IO|sipo_register:SIPO|data_reg[22] ; N/A                                                                                                                                                            ;
; sound_master:SOUND_IO|sipo_register:SIPO|data_reg[22] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sound_master:SOUND_IO|sipo_register:SIPO|data_reg[22] ; N/A                                                                                                                                                            ;
; sound_master:SOUND_IO|sipo_register:SIPO|data_reg[23] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sound_master:SOUND_IO|sipo_register:SIPO|data_reg[23] ; N/A                                                                                                                                                            ;
; sound_master:SOUND_IO|sipo_register:SIPO|data_reg[23] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sound_master:SOUND_IO|sipo_register:SIPO|data_reg[23] ; N/A                                                                                                                                                            ;
; sound_master:SOUND_IO|sipo_register:SIPO|data_reg[24] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sound_master:SOUND_IO|sipo_register:SIPO|data_reg[24] ; N/A                                                                                                                                                            ;
; sound_master:SOUND_IO|sipo_register:SIPO|data_reg[24] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sound_master:SOUND_IO|sipo_register:SIPO|data_reg[24] ; N/A                                                                                                                                                            ;
; sound_master:SOUND_IO|sipo_register:SIPO|data_reg[25] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sound_master:SOUND_IO|sipo_register:SIPO|data_reg[25] ; N/A                                                                                                                                                            ;
; sound_master:SOUND_IO|sipo_register:SIPO|data_reg[25] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sound_master:SOUND_IO|sipo_register:SIPO|data_reg[25] ; N/A                                                                                                                                                            ;
; sound_master:SOUND_IO|sipo_register:SIPO|data_reg[26] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sound_master:SOUND_IO|sipo_register:SIPO|data_reg[26] ; N/A                                                                                                                                                            ;
; sound_master:SOUND_IO|sipo_register:SIPO|data_reg[26] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sound_master:SOUND_IO|sipo_register:SIPO|data_reg[26] ; N/A                                                                                                                                                            ;
; sound_master:SOUND_IO|sipo_register:SIPO|data_reg[27] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sound_master:SOUND_IO|sipo_register:SIPO|data_reg[27] ; N/A                                                                                                                                                            ;
; sound_master:SOUND_IO|sipo_register:SIPO|data_reg[27] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sound_master:SOUND_IO|sipo_register:SIPO|data_reg[27] ; N/A                                                                                                                                                            ;
; sound_master:SOUND_IO|sipo_register:SIPO|data_reg[28] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sound_master:SOUND_IO|sipo_register:SIPO|data_reg[28] ; N/A                                                                                                                                                            ;
; sound_master:SOUND_IO|sipo_register:SIPO|data_reg[28] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sound_master:SOUND_IO|sipo_register:SIPO|data_reg[28] ; N/A                                                                                                                                                            ;
; sound_master:SOUND_IO|sipo_register:SIPO|data_reg[29] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sound_master:SOUND_IO|sipo_register:SIPO|data_reg[29] ; N/A                                                                                                                                                            ;
; sound_master:SOUND_IO|sipo_register:SIPO|data_reg[29] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sound_master:SOUND_IO|sipo_register:SIPO|data_reg[29] ; N/A                                                                                                                                                            ;
; sound_master:SOUND_IO|sipo_register:SIPO|data_reg[30] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sound_master:SOUND_IO|sipo_register:SIPO|data_reg[30] ; N/A                                                                                                                                                            ;
; sound_master:SOUND_IO|sipo_register:SIPO|data_reg[30] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sound_master:SOUND_IO|sipo_register:SIPO|data_reg[30] ; N/A                                                                                                                                                            ;
; sound_master:SOUND_IO|sipo_register:SIPO|data_reg[31] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sound_master:SOUND_IO|sipo_register:SIPO|data_reg[31] ; N/A                                                                                                                                                            ;
; sound_master:SOUND_IO|sipo_register:SIPO|data_reg[31] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sound_master:SOUND_IO|sipo_register:SIPO|data_reg[31] ; N/A                                                                                                                                                            ;
; sound_master:SOUND_IO|sipo_register:SIPO|i_data       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i_recdat                                              ; N/A                                                                                                                                                            ;
; sound_master:SOUND_IO|sipo_register:SIPO|i_data       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i_recdat                                              ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                   ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                   ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                   ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                   ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                   ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                   ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                   ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                   ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                   ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                   ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                   ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                   ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                   ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                   ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                   ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                   ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                   ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                   ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                   ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                   ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                   ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                   ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                   ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                   ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                   ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                   ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                   ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                   ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                   ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                   ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                   ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                   ; N/A                                                                                                                                                            ;
; i_clk_50MHz                                           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; i_clk_50MHz                                           ; N/A                                                                                                                                                            ;
; io_scl                                                ; post-fitting  ; connected ; Top                            ; post-synthesis    ; io_scl                                                ; N/A                                                                                                                                                            ;
; io_scl                                                ; post-fitting  ; connected ; Top                            ; post-synthesis    ; io_scl                                                ; N/A                                                                                                                                                            ;
; io_sda                                                ; post-fitting  ; connected ; Top                            ; post-synthesis    ; io_sda                                                ; N/A                                                                                                                                                            ;
; io_sda                                                ; post-fitting  ; connected ; Top                            ; post-synthesis    ; io_sda                                                ; N/A                                                                                                                                                            ;
+-------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition
    Info: Processing started: Thu Jun  1 02:28:06 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off fir_filter -c main
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20032): Parallel compilation is enabled and will use up to 12 processors
Warning (20031): Parallel compilation is enabled for 12 processors, but there are only 8 processors in the system. Runtime may increase due to over usage of the processor space.
Info (12021): Found 2 design units, including 1 entities, in source file /course_work/src/startup_timer.vhd
    Info (12022): Found design unit 1: startup_timer-RTL File: C:/course_work/src/startup_timer.vhd Line: 21
    Info (12023): Found entity 1: startup_timer File: C:/course_work/src/startup_timer.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /course_work/ip/pll_34_56mhz/pll_34_56mhz.vhd
    Info (12022): Found design unit 1: pll_34_56MHz-rtl File: C:/course_work/ip/pll_34_56MHz/pll_34_56MHz.vhd Line: 19
    Info (12023): Found entity 1: pll_34_56MHz File: C:/course_work/ip/pll_34_56MHz/pll_34_56MHz.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file /course_work/ip/pll_34_56mhz/pll_34_56mhz/pll_34_56mhz_0002.v
    Info (12023): Found entity 1: pll_34_56MHz_0002 File: C:/course_work/ip/pll_34_56MHz/pll_34_56MHz/pll_34_56MHz_0002.v Line: 2
Info (12021): Found 2 design units, including 1 entities, in source file /course_work/src/clock_divider_pulse.vhd
    Info (12022): Found design unit 1: clock_divider_pulse-RTL File: C:/course_work/src/clock_divider_pulse.vhd Line: 19
    Info (12023): Found entity 1: clock_divider_pulse File: C:/course_work/src/clock_divider_pulse.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /course_work/libs/rtu/components/sipo_register/src/sipo_register.vhd
    Info (12022): Found design unit 1: sipo_register-RTL File: C:/course_work/libs/rtu/components/sipo_register/src/sipo_register.vhd Line: 18
    Info (12023): Found entity 1: sipo_register File: C:/course_work/libs/rtu/components/sipo_register/src/sipo_register.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /course_work/libs/rtu/components/piso_register/src/piso_register.vhd
    Info (12022): Found design unit 1: piso_register-RTL File: C:/course_work/libs/rtu/components/piso_register/src/piso_register.vhd Line: 17
    Info (12023): Found entity 1: piso_register File: C:/course_work/libs/rtu/components/piso_register/src/piso_register.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /course_work/src/sound_master.vhd
    Info (12022): Found design unit 1: sound_master-RTL File: C:/course_work/src/sound_master.vhd Line: 32
    Info (12023): Found entity 1: sound_master File: C:/course_work/src/sound_master.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file /course_work/src/ssm2603_controller.vhd
    Info (12022): Found design unit 1: ssm2603_controller-RTL File: C:/course_work/src/ssm2603_controller.vhd Line: 23
    Info (12023): Found entity 1: ssm2603_controller File: C:/course_work/src/ssm2603_controller.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /course_work/libs/edi/components/serializer/src/serializer.vhd
    Info (12022): Found design unit 1: serializer-RTL File: C:/course_work/libs/edi/components/serializer/src/serializer.vhd Line: 32
    Info (12023): Found entity 1: serializer File: C:/course_work/libs/edi/components/serializer/src/serializer.vhd Line: 18
Info (12021): Found 2 design units, including 1 entities, in source file /course_work/libs/edi/components/deserializer/src/deserializer.vhd
    Info (12022): Found design unit 1: deserializer-RTL File: C:/course_work/libs/edi/components/deserializer/src/deserializer.vhd Line: 31
    Info (12023): Found entity 1: deserializer File: C:/course_work/libs/edi/components/deserializer/src/deserializer.vhd Line: 18
Info (12021): Found 2 design units, including 1 entities, in source file /course_work/libs/edi/components/i2c_master/src/i2c_master.vhd
    Info (12022): Found design unit 1: i2c_master-RTL File: C:/course_work/libs/edi/components/i2c_master/src/i2c_master.vhd Line: 54
    Info (12023): Found entity 1: i2c_master File: C:/course_work/libs/edi/components/i2c_master/src/i2c_master.vhd Line: 26
Info (12021): Found 2 design units, including 0 entities, in source file /course_work/libs/rtu/pkg/procedures.vhd
    Info (12022): Found design unit 1: procedures File: C:/course_work/libs/rtu/pkg/procedures.vhd Line: 11
    Info (12022): Found design unit 2: procedures-body File: C:/course_work/libs/rtu/pkg/procedures.vhd Line: 15
Info (12021): Found 2 design units, including 0 entities, in source file /course_work/libs/rtu/pkg/functions.vhd
    Info (12022): Found design unit 1: functions File: C:/course_work/libs/rtu/pkg/functions.vhd Line: 11
    Info (12022): Found design unit 2: functions-body File: C:/course_work/libs/rtu/pkg/functions.vhd Line: 21
Info (12021): Found 2 design units, including 0 entities, in source file /course_work/libs/rtu/pkg/data_types.vhd
    Info (12022): Found design unit 1: data_types File: C:/course_work/libs/rtu/pkg/data_types.vhd Line: 11
    Info (12022): Found design unit 2: data_types-body File: C:/course_work/libs/rtu/pkg/data_types.vhd Line: 39
Info (12021): Found 2 design units, including 0 entities, in source file /course_work/libs/edi/pkg/functions.vhd
    Info (12022): Found design unit 1: functions (edi) File: C:/course_work/libs/edi/pkg/functions.vhd Line: 8
    Info (12022): Found design unit 2: functions-body File: C:/course_work/libs/edi/pkg/functions.vhd Line: 22
Info (12021): Found 2 design units, including 0 entities, in source file /course_work/libs/edi/pkg/data_types.vhd
    Info (12022): Found design unit 1: data_types (edi) File: C:/course_work/libs/edi/pkg/data_types.vhd Line: 8
    Info (12022): Found design unit 2: data_types-body File: C:/course_work/libs/edi/pkg/data_types.vhd Line: 62
Info (12021): Found 2 design units, including 1 entities, in source file /course_work/src/main.vhd
    Info (12022): Found design unit 1: main-RTL File: C:/course_work/src/main.vhd Line: 34
    Info (12023): Found entity 1: main File: C:/course_work/src/main.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file /course_work/src/clock_divider_duty.vhd
    Info (12022): Found design unit 1: clock_divider_duty-RTL File: C:/course_work/src/clock_divider_duty.vhd Line: 20
    Info (12023): Found entity 1: clock_divider_duty File: C:/course_work/src/clock_divider_duty.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /course_work/ip/pll_12mhz/pll_12mhz.vhd
    Info (12022): Found design unit 1: pll_12MHz-rtl File: C:/course_work/ip/pll_12MHz/pll_12MHz.vhd Line: 19
    Info (12023): Found entity 1: pll_12MHz File: C:/course_work/ip/pll_12MHz/pll_12MHz.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file /course_work/ip/pll_12mhz/pll_12mhz/pll_12mhz_0002.v
    Info (12023): Found entity 1: pll_12MHz_0002 File: C:/course_work/ip/pll_12MHz/pll_12MHz/pll_12MHz_0002.v Line: 2
Info (12021): Found 2 design units, including 1 entities, in source file /course_work/ip/pll_61_44mhz/pll_61_44mhz.vhd
    Info (12022): Found design unit 1: pll_61_44MHz-rtl File: C:/course_work/ip/pll_61_44MHz/pll_61_44MHz.vhd Line: 19
    Info (12023): Found entity 1: pll_61_44MHz File: C:/course_work/ip/pll_61_44MHz/pll_61_44MHz.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file /course_work/ip/pll_61_44mhz/pll_61_44mhz/pll_61_44mhz_0002.v
    Info (12023): Found entity 1: pll_61_44MHz_0002 File: C:/course_work/ip/pll_61_44MHz/pll_61_44MHz/pll_61_44MHz_0002.v Line: 2
Info (12127): Elaborating entity "main" for the top level hierarchy
Warning (10541): VHDL Signal Declaration warning at main.vhd(28): used implicit default value for signal "o_lrc_dac" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/course_work/src/main.vhd Line: 28
Warning (10541): VHDL Signal Declaration warning at main.vhd(29): used implicit default value for signal "o_lrc_adc" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/course_work/src/main.vhd Line: 29
Warning (10036): Verilog HDL or VHDL warning at main.vhd(47): object "snd_test_bit" assigned a value but never read File: C:/course_work/src/main.vhd Line: 47
Warning (10036): Verilog HDL or VHDL warning at main.vhd(51): object "lrc" assigned a value but never read File: C:/course_work/src/main.vhd Line: 51
Info (12128): Elaborating entity "clock_divider_duty" for hierarchy "clock_divider_duty:CLK_DIVIDER_DUTY" File: C:/course_work/src/main.vhd Line: 56
Warning (10492): VHDL Process Statement warning at clock_divider_duty.vhd(28): signal "rst" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/course_work/src/clock_divider_duty.vhd Line: 28
Warning (10492): VHDL Process Statement warning at clock_divider_duty.vhd(34): signal "ctr_reg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/course_work/src/clock_divider_duty.vhd Line: 34
Info (12128): Elaborating entity "pll_12MHz" for hierarchy "pll_12MHz:CLK_PLL_SSM" File: C:/course_work/src/main.vhd Line: 66
Info (12128): Elaborating entity "pll_12MHz_0002" for hierarchy "pll_12MHz:CLK_PLL_SSM|pll_12MHz_0002:pll_12mhz_inst" File: C:/course_work/ip/pll_12MHz/pll_12MHz.vhd Line: 31
Info (12128): Elaborating entity "altera_pll" for hierarchy "pll_12MHz:CLK_PLL_SSM|pll_12MHz_0002:pll_12mhz_inst|altera_pll:altera_pll_i" File: C:/course_work/ip/pll_12MHz/pll_12MHz/pll_12MHz_0002.v Line: 85
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "pll_12MHz:CLK_PLL_SSM|pll_12MHz_0002:pll_12mhz_inst|altera_pll:altera_pll_i" File: C:/course_work/ip/pll_12MHz/pll_12MHz/pll_12MHz_0002.v Line: 85
Info (12133): Instantiated megafunction "pll_12MHz:CLK_PLL_SSM|pll_12MHz_0002:pll_12mhz_inst|altera_pll:altera_pll_i" with the following parameter: File: C:/course_work/ip/pll_12MHz/pll_12MHz/pll_12MHz_0002.v Line: 85
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "12.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "pll_61_44MHz" for hierarchy "pll_61_44MHz:CLK_PLL_SOUND_IO" File: C:/course_work/src/main.vhd Line: 73
Info (12128): Elaborating entity "pll_61_44MHz_0002" for hierarchy "pll_61_44MHz:CLK_PLL_SOUND_IO|pll_61_44MHz_0002:pll_61_44mhz_inst" File: C:/course_work/ip/pll_61_44MHz/pll_61_44MHz.vhd Line: 31
Info (12128): Elaborating entity "altera_pll" for hierarchy "pll_61_44MHz:CLK_PLL_SOUND_IO|pll_61_44MHz_0002:pll_61_44mhz_inst|altera_pll:altera_pll_i" File: C:/course_work/ip/pll_61_44MHz/pll_61_44MHz/pll_61_44MHz_0002.v Line: 85
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "pll_61_44MHz:CLK_PLL_SOUND_IO|pll_61_44MHz_0002:pll_61_44mhz_inst|altera_pll:altera_pll_i" File: C:/course_work/ip/pll_61_44MHz/pll_61_44MHz/pll_61_44MHz_0002.v Line: 85
Info (12133): Instantiated megafunction "pll_61_44MHz:CLK_PLL_SOUND_IO|pll_61_44MHz_0002:pll_61_44mhz_inst|altera_pll:altera_pll_i" with the following parameter: File: C:/course_work/ip/pll_61_44MHz/pll_61_44MHz/pll_61_44MHz_0002.v Line: 85
    Info (12134): Parameter "fractional_vco_multiplier" = "true"
    Info (12134): Parameter "reference_clock_frequency" = "100.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "61.440000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "ssm2603_controller" for hierarchy "ssm2603_controller:SSM2603_CONTROLLER" File: C:/course_work/src/main.vhd Line: 80
Warning (10492): VHDL Process Statement warning at ssm2603_controller.vhd(95): signal "rst" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/course_work/src/ssm2603_controller.vhd Line: 95
Warning (10492): VHDL Process Statement warning at ssm2603_controller.vhd(103): signal "state_reg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/course_work/src/ssm2603_controller.vhd Line: 103
Warning (10492): VHDL Process Statement warning at ssm2603_controller.vhd(104): signal "ctr_reg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/course_work/src/ssm2603_controller.vhd Line: 104
Info (12128): Elaborating entity "i2c_master" for hierarchy "ssm2603_controller:SSM2603_CONTROLLER|i2c_master:I2C_MASTER" File: C:/course_work/src/ssm2603_controller.vhd Line: 65
Info (12128): Elaborating entity "serializer" for hierarchy "ssm2603_controller:SSM2603_CONTROLLER|i2c_master:I2C_MASTER|serializer:SERIALIZER_SADDR" File: C:/course_work/libs/edi/components/i2c_master/src/i2c_master.vhd Line: 84
Info (12128): Elaborating entity "sound_master" for hierarchy "sound_master:SOUND_IO" File: C:/course_work/src/main.vhd Line: 93
Warning (10492): VHDL Process Statement warning at sound_master.vhd(89): signal "rst" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/course_work/src/sound_master.vhd Line: 89
Info (12128): Elaborating entity "piso_register" for hierarchy "sound_master:SOUND_IO|piso_register:PISO" File: C:/course_work/src/sound_master.vhd Line: 55
Warning (10492): VHDL Process Statement warning at piso_register.vhd(28): signal "rst" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/course_work/libs/rtu/components/piso_register/src/piso_register.vhd Line: 28
Info (12128): Elaborating entity "sipo_register" for hierarchy "sound_master:SOUND_IO|sipo_register:SIPO" File: C:/course_work/src/sound_master.vhd Line: 66
Warning (10492): VHDL Process Statement warning at sipo_register.vhd(27): signal "rst" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/course_work/libs/rtu/components/sipo_register/src/sipo_register.vhd Line: 27
Info (12128): Elaborating entity "clock_divider_pulse" for hierarchy "sound_master:SOUND_IO|clock_divider_pulse:CLK_DIV_PULSE" File: C:/course_work/src/sound_master.vhd Line: 76
Warning (10492): VHDL Process Statement warning at clock_divider_pulse.vhd(27): signal "rst" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/course_work/src/clock_divider_pulse.vhd Line: 27
Warning (10492): VHDL Process Statement warning at clock_divider_pulse.vhd(33): signal "ctr_reg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/course_work/src/clock_divider_pulse.vhd Line: 33
Info (12128): Elaborating entity "startup_timer" for hierarchy "startup_timer:STARTUP_TIMER" File: C:/course_work/src/main.vhd Line: 111
Warning (10492): VHDL Process Statement warning at startup_timer.vhd(30): signal "rst" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/course_work/src/startup_timer.vhd Line: 30
Warning (10492): VHDL Process Statement warning at startup_timer.vhd(38): signal "ctr_reg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/course_work/src/startup_timer.vhd Line: 38
Warning (10492): VHDL Process Statement warning at startup_timer.vhd(39): signal "state_reg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/course_work/src/startup_timer.vhd Line: 39
Warning (10492): VHDL Process Statement warning at startup_timer.vhd(47): signal "state_reg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/course_work/src/startup_timer.vhd Line: 47
Warning (10492): VHDL Process Statement warning at startup_timer.vhd(48): signal "ctr_reg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/course_work/src/startup_timer.vhd Line: 48
Warning (10492): VHDL Process Statement warning at startup_timer.vhd(50): signal "state_reg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/course_work/src/startup_timer.vhd Line: 50
Warning (10492): VHDL Process Statement warning at startup_timer.vhd(52): signal "i_start" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/course_work/src/startup_timer.vhd Line: 52
Warning (10492): VHDL Process Statement warning at startup_timer.vhd(56): signal "ctr_reg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/course_work/src/startup_timer.vhd Line: 56
Warning (10492): VHDL Process Statement warning at startup_timer.vhd(61): signal "ctr_reg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/course_work/src/startup_timer.vhd Line: 61
Info (12128): Elaborating entity "clock_divider_duty" for hierarchy "clock_divider_duty:SOUND_TEST" File: C:/course_work/src/main.vhd Line: 120
Warning (10492): VHDL Process Statement warning at clock_divider_duty.vhd(28): signal "rst" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/course_work/src/clock_divider_duty.vhd Line: 28
Warning (10492): VHDL Process Statement warning at clock_divider_duty.vhd(34): signal "ctr_reg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/course_work/src/clock_divider_duty.vhd Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/sld_ela_trigger_muo.tdf
    Info (12023): Found entity 1: sld_ela_trigger_muo File: C:/course_work/prj/db/sld_ela_trigger_muo.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/sld_reserved_fir_filter_auto_signaltap_0_1_5041.v
    Info (12023): Found entity 1: sld_reserved_fir_filter_auto_signaltap_0_1_5041 File: C:/course_work/prj/db/sld_reserved_fir_filter_auto_signaltap_0_1_5041.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2i84.tdf
    Info (12023): Found entity 1: altsyncram_2i84 File: C:/course_work/prj/db/altsyncram_2i84.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_hlc.tdf
    Info (12023): Found entity 1: mux_hlc File: C:/course_work/prj/db/mux_hlc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf
    Info (12023): Found entity 1: decode_vnf File: C:/course_work/prj/db/decode_vnf.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_59i.tdf
    Info (12023): Found entity 1: cntr_59i File: C:/course_work/prj/db/cntr_59i.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_f9c.tdf
    Info (12023): Found entity 1: cmpr_f9c File: C:/course_work/prj/db/cmpr_f9c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_a2j.tdf
    Info (12023): Found entity 1: cntr_a2j File: C:/course_work/prj/db/cntr_a2j.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_49i.tdf
    Info (12023): Found entity 1: cntr_49i File: C:/course_work/prj/db/cntr_49i.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf
    Info (12023): Found entity 1: cmpr_d9c File: C:/course_work/prj/db/cmpr_d9c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf
    Info (12023): Found entity 1: cntr_kri File: C:/course_work/prj/db/cntr_kri.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf
    Info (12023): Found entity 1: cmpr_99c File: C:/course_work/prj/db/cmpr_99c.tdf Line: 23
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2023.06.01.02:28:16 Progress: Loading sldb2886bd5/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldb2886bd5/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/course_work/prj/db/ip/sldb2886bd5/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldb2886bd5/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/course_work/prj/db/ip/sldb2886bd5/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldb2886bd5/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/course_work/prj/db/ip/sldb2886bd5/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldb2886bd5/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/course_work/prj/db/ip/sldb2886bd5/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sldb2886bd5/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/course_work/prj/db/ip/sldb2886bd5/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/course_work/prj/db/ip/sldb2886bd5/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldb2886bd5/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/course_work/prj/db/ip/sldb2886bd5/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "ssm2603_controller:SSM2603_CONTROLLER|io_scl~synth" File: C:/course_work/src/ssm2603_controller.vhd Line: 17
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "o_lrc_dac" is stuck at GND File: C:/course_work/src/main.vhd Line: 28
    Warning (13410): Pin "o_lrc_adc" is stuck at GND File: C:/course_work/src/main.vhd Line: 29
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 2 registers lost all their fanouts during netlist optimizations.
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Warning (20013): Ignored 13 assignments for entity "pll_34_56MHz" -- entity does not exist in design
Warning (20013): Ignored 317 assignments for entity "pll_34_56MHz_0002" -- entity does not exist in design
Critical Warning (35025): Partially connected in-system debug instance "auto_signaltap_0" to 191 of its 193 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 2 missing sources or connections.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 17 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 2052 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 6 input pins
    Info (21059): Implemented 8 output pins
    Info (21060): Implemented 2 bidirectional pins
    Info (21061): Implemented 1953 logic cells
    Info (21064): Implemented 80 RAM segments
    Info (21065): Implemented 2 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 35 warnings
    Info: Peak virtual memory: 4966 megabytes
    Info: Processing ended: Thu Jun  1 02:28:22 2023
    Info: Elapsed time: 00:00:16
    Info: Total CPU time (on all processors): 00:00:37


