{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"0.997674",
   "Default View_TopLeft":"-347,-130",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.0r6  2020-01-29 bk=1.5227 VDI=41 GEI=36 GUI=JA:10.0 non-TLS-threadsafe
#  -string -flagsOSRD
preplace port port-id_axi_m_aclk_300M -pg 1 -lvl 0 -x -70 -y 230 -defaultsOSRD
preplace port port-id_axi_m_aresetn -pg 1 -lvl 0 -x -70 -y 60 -defaultsOSRD
preplace port port-id_write_data_valid -pg 1 -lvl 0 -x -70 -y 290 -defaultsOSRD
preplace port port-id_read_data_valid -pg 1 -lvl 0 -x -70 -y 320 -defaultsOSRD
preplace port port-id_data_valid -pg 1 -lvl 4 -x 1430 -y 130 -defaultsOSRD
preplace port port-id_axi_m_init -pg 1 -lvl 0 -x -70 -y 200 -defaultsOSRD
preplace port port-id_Trans_done_0 -pg 1 -lvl 4 -x 1430 -y 290 -defaultsOSRD
preplace port port-id_write_done_0 -pg 1 -lvl 4 -x 1430 -y 310 -defaultsOSRD
preplace portBus write_data -pg 1 -lvl 0 -x -70 -y 260 -defaultsOSRD
preplace portBus read_data -pg 1 -lvl 4 -x 1430 -y 110 -defaultsOSRD
preplace inst zynq_ultra_ps_e_0 -pg 1 -lvl 3 -x 1090 -y 230 -defaultsOSRD
preplace inst util_vector_logic_0 -pg 1 -lvl 1 -x 120 -y 70 -defaultsOSRD
preplace inst proc_sys_reset_0 -pg 1 -lvl 2 -x 520 -y 630 -defaultsOSRD
preplace inst system_ila_0 -pg 1 -lvl 3 -x 1090 -y 10 -defaultsOSRD
preplace inst rst_axi_m_aclk_300M_100M -pg 1 -lvl 2 -x 520 -y 450 -defaultsOSRD
preplace inst PL_DDR_v1_0_0 -pg 1 -lvl 2 -x 520 -y 250 -defaultsOSRD
preplace netloc PL_DDR_v1_0_0_Trans_done 1 2 2 730J 320 1400J
preplace netloc PL_DDR_v1_0_0_data_valid 1 2 2 750J 330 1390J
preplace netloc PL_DDR_v1_0_0_read_data 1 2 2 760J 340 1380J
preplace netloc axi_m_aclk_0_1 1 0 3 N 230 330 100 780
preplace netloc axi_m_aresetn_0_1 1 0 1 N 60
preplace netloc axi_m_init_axi_txn_0_1 1 0 3 NJ 200 270J -30 N
preplace netloc proc_sys_reset_0_peripheral_aresetn 1 0 3 -30 140 310J 110 690
preplace netloc read_data_valid_0_1 1 0 3 N 320 280 30 N
preplace netloc rst_axi_m_aclk_300M_100M_peripheral_aresetn 1 2 1 740 90n
preplace netloc util_vector_logic_0_Res 1 1 1 290 70n
preplace netloc write_data_0_1 1 0 3 N 260 320 50 N
preplace netloc write_data_valid_0_1 1 0 3 N 290 300 70 N
preplace netloc zynq_ultra_ps_e_0_pl_clk0 1 1 3 340 120 720J 360 1360
preplace netloc zynq_ultra_ps_e_0_pl_resetn0 1 1 3 350 130 710J 370 1370
preplace netloc PL_DDR_v1_0_0_write_done 1 2 2 700J 350 1410J
preplace netloc PL_DDR_v1_0_0_axi_m 1 2 1 770 -70n
levelinfo -pg 1 -70 120 520 1090 1430
pagesize -pg 1 -db -bbox -sgen -240 -130 1600 1200
"
}
{
   "da_board_cnt":"2",
   "da_clkrst_cnt":"1",
   "da_zynq_ultra_ps_e_cnt":"3"
}
