
spi_teste.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00006c7c  00400000  00400000  00010000  2**6
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  00406c7c  00406c7c  00016c7c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     000009d0  20400000  00406c84  00020000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          000002f8  204009d0  00407654  000209d0  2**2
                  ALLOC
  4 .stack        00002000  20400cc8  0040794c  000209d0  2**0
                  ALLOC
  5 .heap         00000200  20402cc8  0040994c  000209d0  2**0
                  ALLOC
  6 .ARM.attributes 0000002e  00000000  00000000  000209d0  2**0
                  CONTENTS, READONLY
  7 .comment      00000059  00000000  00000000  000209fe  2**0
                  CONTENTS, READONLY
  8 .debug_info   00018505  00000000  00000000  00020a57  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 00003855  00000000  00000000  00038f5c  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00005db2  00000000  00000000  0003c7b1  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000900  00000000  00000000  00042563  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000950  00000000  00000000  00042e63  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  0002176c  00000000  00000000  000437b3  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   0000ef7f  00000000  00000000  00064f1f  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    000901fc  00000000  00000000  00073e9e  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_frame  00001fb8  00000000  00000000  0010409c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	c8 2c 40 20 7d 12 40 00 79 12 40 00 79 12 40 00     .,@ }.@.y.@.y.@.
  400010:	79 12 40 00 79 12 40 00 79 12 40 00 00 00 00 00     y.@.y.@.y.@.....
	...
  40002c:	79 12 40 00 79 12 40 00 00 00 00 00 79 12 40 00     y.@.y.@.....y.@.
  40003c:	79 12 40 00 79 12 40 00 79 12 40 00 55 15 40 00     y.@.y.@.y.@.U.@.
  40004c:	79 12 40 00 79 12 40 00 79 12 40 00 79 12 40 00     y.@.y.@.y.@.y.@.
  40005c:	79 12 40 00 79 12 40 00 00 00 00 00 dd 0d 40 00     y.@.y.@.......@.
  40006c:	f1 0d 40 00 05 0e 40 00 79 12 40 00 79 12 40 00     ..@...@.y.@.y.@.
  40007c:	79 12 40 00 19 0e 40 00 2d 0e 40 00 79 12 40 00     y.@...@.-.@.y.@.
  40008c:	79 12 40 00 79 12 40 00 79 12 40 00 79 12 40 00     y.@.y.@.y.@.y.@.
  40009c:	79 12 40 00 79 12 40 00 79 12 40 00 79 12 40 00     y.@.y.@.y.@.y.@.
  4000ac:	79 12 40 00 79 12 40 00 79 12 40 00 79 12 40 00     y.@.y.@.y.@.y.@.
  4000bc:	79 12 40 00 79 12 40 00 79 12 40 00 79 12 40 00     y.@.y.@.y.@.y.@.
  4000cc:	79 12 40 00 00 00 00 00 79 12 40 00 00 00 00 00     y.@.....y.@.....
  4000dc:	79 12 40 00 79 12 40 00 79 12 40 00 79 12 40 00     y.@.y.@.y.@.y.@.
  4000ec:	79 12 40 00 79 12 40 00 79 12 40 00 79 12 40 00     y.@.y.@.y.@.y.@.
  4000fc:	79 12 40 00 79 12 40 00 79 12 40 00 79 12 40 00     y.@.y.@.y.@.y.@.
  40010c:	79 12 40 00 79 12 40 00 00 00 00 00 00 00 00 00     y.@.y.@.........
  40011c:	00 00 00 00 79 12 40 00 79 12 40 00 79 12 40 00     ....y.@.y.@.y.@.
  40012c:	79 12 40 00 79 12 40 00 00 00 00 00 79 12 40 00     y.@.y.@.....y.@.
  40013c:	79 12 40 00                                         y.@.

00400140 <__do_global_dtors_aux>:
  400140:	b510      	push	{r4, lr}
  400142:	4c05      	ldr	r4, [pc, #20]	; (400158 <__do_global_dtors_aux+0x18>)
  400144:	7823      	ldrb	r3, [r4, #0]
  400146:	b933      	cbnz	r3, 400156 <__do_global_dtors_aux+0x16>
  400148:	4b04      	ldr	r3, [pc, #16]	; (40015c <__do_global_dtors_aux+0x1c>)
  40014a:	b113      	cbz	r3, 400152 <__do_global_dtors_aux+0x12>
  40014c:	4804      	ldr	r0, [pc, #16]	; (400160 <__do_global_dtors_aux+0x20>)
  40014e:	f3af 8000 	nop.w
  400152:	2301      	movs	r3, #1
  400154:	7023      	strb	r3, [r4, #0]
  400156:	bd10      	pop	{r4, pc}
  400158:	204009d0 	.word	0x204009d0
  40015c:	00000000 	.word	0x00000000
  400160:	00406c84 	.word	0x00406c84

00400164 <frame_dummy>:
  400164:	4b0c      	ldr	r3, [pc, #48]	; (400198 <frame_dummy+0x34>)
  400166:	b143      	cbz	r3, 40017a <frame_dummy+0x16>
  400168:	480c      	ldr	r0, [pc, #48]	; (40019c <frame_dummy+0x38>)
  40016a:	490d      	ldr	r1, [pc, #52]	; (4001a0 <frame_dummy+0x3c>)
  40016c:	b510      	push	{r4, lr}
  40016e:	f3af 8000 	nop.w
  400172:	480c      	ldr	r0, [pc, #48]	; (4001a4 <frame_dummy+0x40>)
  400174:	6803      	ldr	r3, [r0, #0]
  400176:	b923      	cbnz	r3, 400182 <frame_dummy+0x1e>
  400178:	bd10      	pop	{r4, pc}
  40017a:	480a      	ldr	r0, [pc, #40]	; (4001a4 <frame_dummy+0x40>)
  40017c:	6803      	ldr	r3, [r0, #0]
  40017e:	b933      	cbnz	r3, 40018e <frame_dummy+0x2a>
  400180:	4770      	bx	lr
  400182:	4b09      	ldr	r3, [pc, #36]	; (4001a8 <frame_dummy+0x44>)
  400184:	2b00      	cmp	r3, #0
  400186:	d0f7      	beq.n	400178 <frame_dummy+0x14>
  400188:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  40018c:	4718      	bx	r3
  40018e:	4b06      	ldr	r3, [pc, #24]	; (4001a8 <frame_dummy+0x44>)
  400190:	2b00      	cmp	r3, #0
  400192:	d0f5      	beq.n	400180 <frame_dummy+0x1c>
  400194:	4718      	bx	r3
  400196:	bf00      	nop
  400198:	00000000 	.word	0x00000000
  40019c:	00406c84 	.word	0x00406c84
  4001a0:	204009d4 	.word	0x204009d4
  4001a4:	00406c84 	.word	0x00406c84
  4001a8:	00000000 	.word	0x00000000

004001ac <rtc_set_hour_mode>:
 * \param p_rtc Pointer to an RTC instance.
 * \param ul_mode 1 for 12-hour mode, 0 for 24-hour mode.
 */
void rtc_set_hour_mode(Rtc *p_rtc, uint32_t ul_mode)
{
	if (ul_mode) {
  4001ac:	b921      	cbnz	r1, 4001b8 <rtc_set_hour_mode+0xc>
		p_rtc->RTC_MR |= RTC_MR_HRMOD;
	} else {
		p_rtc->RTC_MR &= (~RTC_MR_HRMOD);
  4001ae:	6843      	ldr	r3, [r0, #4]
  4001b0:	f023 0301 	bic.w	r3, r3, #1
  4001b4:	6043      	str	r3, [r0, #4]
  4001b6:	4770      	bx	lr
		p_rtc->RTC_MR |= RTC_MR_HRMOD;
  4001b8:	6843      	ldr	r3, [r0, #4]
  4001ba:	f043 0301 	orr.w	r3, r3, #1
  4001be:	6043      	str	r3, [r0, #4]
  4001c0:	4770      	bx	lr

004001c2 <rtc_enable_interrupt>:
 * \param p_rtc Pointer to an RTC instance.
 * \param ul_sources Interrupts to be enabled.
 */
void rtc_enable_interrupt(Rtc *p_rtc, uint32_t ul_sources)
{
	p_rtc->RTC_IER = ul_sources;
  4001c2:	6201      	str	r1, [r0, #32]
  4001c4:	4770      	bx	lr

004001c6 <rtc_get_time>:
 * \param pul_minute Current minute.
 * \param pul_second Current second.
 */
void rtc_get_time(Rtc *p_rtc, uint32_t *pul_hour, uint32_t *pul_minute,
		uint32_t *pul_second)
{
  4001c6:	b430      	push	{r4, r5}
	uint32_t ul_time;
	uint32_t ul_temp;

	/* Get the current RTC time (multiple reads are necessary to insure a stable value). */
	ul_time = p_rtc->RTC_TIMR;
  4001c8:	6885      	ldr	r5, [r0, #8]
	while (ul_time != p_rtc->RTC_TIMR) {
  4001ca:	6884      	ldr	r4, [r0, #8]
  4001cc:	42a5      	cmp	r5, r4
  4001ce:	d003      	beq.n	4001d8 <rtc_get_time+0x12>
		ul_time = p_rtc->RTC_TIMR;
  4001d0:	6885      	ldr	r5, [r0, #8]
	while (ul_time != p_rtc->RTC_TIMR) {
  4001d2:	6884      	ldr	r4, [r0, #8]
  4001d4:	42ac      	cmp	r4, r5
  4001d6:	d1fb      	bne.n	4001d0 <rtc_get_time+0xa>
	}

	/* Hour */
	if (pul_hour) {
  4001d8:	b161      	cbz	r1, 4001f4 <rtc_get_time+0x2e>
		ul_temp = (ul_time & RTC_TIMR_HOUR_Msk) >> RTC_TIMR_HOUR_Pos;
		*pul_hour = (ul_temp >> BCD_SHIFT) * BCD_FACTOR + (ul_temp & BCD_MASK);
  4001da:	f3c4 5001 	ubfx	r0, r4, #20, #2
  4001de:	eb00 0580 	add.w	r5, r0, r0, lsl #2
  4001e2:	f3c4 4003 	ubfx	r0, r4, #16, #4
  4001e6:	eb00 0045 	add.w	r0, r0, r5, lsl #1

		if ((ul_time & RTC_TIMR_AMPM) == RTC_TIMR_AMPM) {
  4001ea:	f414 0f80 	tst.w	r4, #4194304	; 0x400000
			*pul_hour += 12;
  4001ee:	bf18      	it	ne
  4001f0:	300c      	addne	r0, #12
  4001f2:	6008      	str	r0, [r1, #0]
		}
	}

	/* Minute */
	if (pul_minute) {
  4001f4:	b142      	cbz	r2, 400208 <rtc_get_time+0x42>
		ul_temp = (ul_time & RTC_TIMR_MIN_Msk) >> RTC_TIMR_MIN_Pos;
		*pul_minute = (ul_temp >> BCD_SHIFT) * BCD_FACTOR +  (ul_temp & BCD_MASK);
  4001f6:	f3c4 3102 	ubfx	r1, r4, #12, #3
  4001fa:	eb01 0181 	add.w	r1, r1, r1, lsl #2
  4001fe:	f3c4 2003 	ubfx	r0, r4, #8, #4
  400202:	eb00 0141 	add.w	r1, r0, r1, lsl #1
  400206:	6011      	str	r1, [r2, #0]
	}

	/* Second */
	if (pul_second) {
  400208:	b143      	cbz	r3, 40021c <rtc_get_time+0x56>
		ul_temp = (ul_time & RTC_TIMR_SEC_Msk) >> RTC_TIMR_SEC_Pos;
		*pul_second = (ul_temp >> BCD_SHIFT) * BCD_FACTOR + (ul_temp & BCD_MASK);
  40020a:	f3c4 1202 	ubfx	r2, r4, #4, #3
  40020e:	eb02 0282 	add.w	r2, r2, r2, lsl #2
  400212:	f004 040f 	and.w	r4, r4, #15
  400216:	eb04 0442 	add.w	r4, r4, r2, lsl #1
  40021a:	601c      	str	r4, [r3, #0]
	}
}
  40021c:	bc30      	pop	{r4, r5}
  40021e:	4770      	bx	lr

00400220 <rtc_set_time>:
 *
 * \return 0 for OK, else invalid setting.
 */
uint32_t rtc_set_time(Rtc *p_rtc, uint32_t ul_hour, uint32_t ul_minute,
		uint32_t ul_second)
{
  400220:	b4f0      	push	{r4, r5, r6, r7}
	uint32_t ul_time = 0;

	/* If 12-hour mode, set AMPM bit */
	if ((p_rtc->RTC_MR & RTC_MR_HRMOD) == RTC_MR_HRMOD) {
  400222:	6844      	ldr	r4, [r0, #4]
		if (ul_hour > 12) {
  400224:	f014 0f01 	tst.w	r4, #1
  400228:	d005      	beq.n	400236 <rtc_set_time+0x16>
  40022a:	290c      	cmp	r1, #12
  40022c:	d903      	bls.n	400236 <rtc_set_time+0x16>
			ul_hour -= 12;
  40022e:	390c      	subs	r1, #12
			ul_time |= RTC_TIMR_AMPM;
  400230:	f44f 0780 	mov.w	r7, #4194304	; 0x400000
  400234:	e000      	b.n	400238 <rtc_set_time+0x18>
	uint32_t ul_time = 0;
  400236:	2700      	movs	r7, #0
	/* Minute */
	ul_time |= ((ul_minute / BCD_FACTOR) << (RTC_TIMR_MIN_Pos + BCD_SHIFT)) |
			((ul_minute % BCD_FACTOR) << RTC_TIMR_MIN_Pos);

	/* Second */
	ul_time |= ((ul_second / BCD_FACTOR) << (RTC_TIMR_SEC_Pos + BCD_SHIFT)) |
  400238:	4c1c      	ldr	r4, [pc, #112]	; (4002ac <rtc_set_time+0x8c>)
  40023a:	fba4 5603 	umull	r5, r6, r4, r3
  40023e:	08f6      	lsrs	r6, r6, #3
			((ul_second % BCD_FACTOR) << RTC_TIMR_SEC_Pos);
  400240:	eb06 0586 	add.w	r5, r6, r6, lsl #2
  400244:	eba3 0345 	sub.w	r3, r3, r5, lsl #1
  400248:	ea43 1306 	orr.w	r3, r3, r6, lsl #4
	ul_time |= ((ul_minute / BCD_FACTOR) << (RTC_TIMR_MIN_Pos + BCD_SHIFT)) |
  40024c:	fba4 6502 	umull	r6, r5, r4, r2
  400250:	08ed      	lsrs	r5, r5, #3
  400252:	ea43 3305 	orr.w	r3, r3, r5, lsl #12
			((ul_minute % BCD_FACTOR) << RTC_TIMR_MIN_Pos);
  400256:	eb05 0585 	add.w	r5, r5, r5, lsl #2
  40025a:	eba2 0545 	sub.w	r5, r2, r5, lsl #1
  40025e:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
  400262:	433b      	orrs	r3, r7
	ul_time |= ((ul_hour / BCD_FACTOR) << (RTC_TIMR_HOUR_Pos + BCD_SHIFT)) |
  400264:	fba4 4201 	umull	r4, r2, r4, r1
  400268:	08d2      	lsrs	r2, r2, #3
  40026a:	ea43 5302 	orr.w	r3, r3, r2, lsl #20
			((ul_hour % BCD_FACTOR) << RTC_TIMR_HOUR_Pos);
  40026e:	eb02 0282 	add.w	r2, r2, r2, lsl #2
  400272:	eba1 0142 	sub.w	r1, r1, r2, lsl #1
	ul_time |= ((ul_second / BCD_FACTOR) << (RTC_TIMR_SEC_Pos + BCD_SHIFT)) |
  400276:	ea43 4101 	orr.w	r1, r3, r1, lsl #16

	/* Update time register. Check the spec for the flow. */
	while ((p_rtc->RTC_SR & RTC_SR_SEC) != RTC_SR_SEC);
  40027a:	6983      	ldr	r3, [r0, #24]
  40027c:	f013 0f04 	tst.w	r3, #4
  400280:	d0fb      	beq.n	40027a <rtc_set_time+0x5a>
	p_rtc->RTC_CR |= RTC_CR_UPDTIM;
  400282:	6803      	ldr	r3, [r0, #0]
  400284:	f043 0301 	orr.w	r3, r3, #1
  400288:	6003      	str	r3, [r0, #0]
	while ((p_rtc->RTC_SR & RTC_SR_ACKUPD) != RTC_SR_ACKUPD);
  40028a:	6983      	ldr	r3, [r0, #24]
  40028c:	f013 0f01 	tst.w	r3, #1
  400290:	d0fb      	beq.n	40028a <rtc_set_time+0x6a>
	p_rtc->RTC_SCCR = RTC_SCCR_ACKCLR;
  400292:	2301      	movs	r3, #1
  400294:	61c3      	str	r3, [r0, #28]
	p_rtc->RTC_TIMR = ul_time;
  400296:	6081      	str	r1, [r0, #8]
	p_rtc->RTC_CR &= (~RTC_CR_UPDTIM);
  400298:	6803      	ldr	r3, [r0, #0]
  40029a:	f023 0301 	bic.w	r3, r3, #1
  40029e:	6003      	str	r3, [r0, #0]

	return (p_rtc->RTC_VER & RTC_VER_NVTIM);
  4002a0:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
}
  4002a2:	f000 0001 	and.w	r0, r0, #1
  4002a6:	bcf0      	pop	{r4, r5, r6, r7}
  4002a8:	4770      	bx	lr
  4002aa:	bf00      	nop
  4002ac:	cccccccd 	.word	0xcccccccd

004002b0 <rtc_set_date>:
 *
 * \return 0 for OK, else invalid setting.
 */
uint32_t rtc_set_date(Rtc *p_rtc, uint32_t ul_year, uint32_t ul_month,
		uint32_t ul_day, uint32_t ul_week)
{
  4002b0:	b470      	push	{r4, r5, r6}

	/* Week */
	ul_date |= (ul_week << RTC_CALR_DAY_Pos);

	/* Day */
	ul_date |= ((ul_day / BCD_FACTOR) << (RTC_CALR_DATE_Pos + BCD_SHIFT)) |
  4002b2:	4d2a      	ldr	r5, [pc, #168]	; (40035c <rtc_set_date+0xac>)
  4002b4:	fba5 4603 	umull	r4, r6, r5, r3
  4002b8:	08f6      	lsrs	r6, r6, #3
	ul_date |= (ul_week << RTC_CALR_DAY_Pos);
  4002ba:	9c03      	ldr	r4, [sp, #12]
  4002bc:	0564      	lsls	r4, r4, #21
	ul_date |= ((ul_day / BCD_FACTOR) << (RTC_CALR_DATE_Pos + BCD_SHIFT)) |
  4002be:	ea44 7406 	orr.w	r4, r4, r6, lsl #28
			((ul_day % BCD_FACTOR) << RTC_CALR_DATE_Pos);
  4002c2:	eb06 0686 	add.w	r6, r6, r6, lsl #2
  4002c6:	eba3 0346 	sub.w	r3, r3, r6, lsl #1
	ul_date |= ((ul_day / BCD_FACTOR) << (RTC_CALR_DATE_Pos + BCD_SHIFT)) |
  4002ca:	ea44 6303 	orr.w	r3, r4, r3, lsl #24
	ul_date |= ((ul_month / BCD_FACTOR) << (RTC_CALR_MONTH_Pos + BCD_SHIFT)) |
  4002ce:	fba5 6402 	umull	r6, r4, r5, r2
  4002d2:	08e4      	lsrs	r4, r4, #3
	ul_date |= ((ul_day / BCD_FACTOR) << (RTC_CALR_DATE_Pos + BCD_SHIFT)) |
  4002d4:	ea43 5304 	orr.w	r3, r3, r4, lsl #20
			((ul_month % BCD_FACTOR) << RTC_CALR_MONTH_Pos);
  4002d8:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  4002dc:	eba2 0244 	sub.w	r2, r2, r4, lsl #1
	ul_date |= ((ul_day / BCD_FACTOR) << (RTC_CALR_DATE_Pos + BCD_SHIFT)) |
  4002e0:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
	ul_date |= ((ul_year / BCD_FACTOR / BCD_FACTOR / BCD_FACTOR) <<
  4002e4:	4b1e      	ldr	r3, [pc, #120]	; (400360 <rtc_set_date+0xb0>)
  4002e6:	fba3 4301 	umull	r4, r3, r3, r1
  4002ea:	099b      	lsrs	r3, r3, #6
	ul_date |= ((ul_day / BCD_FACTOR) << (RTC_CALR_DATE_Pos + BCD_SHIFT)) |
  4002ec:	ea42 1203 	orr.w	r2, r2, r3, lsl #4
			((ul_year / BCD_FACTOR / BCD_FACTOR) % BCD_FACTOR) <<  RTC_CALR_CENT_Pos);
  4002f0:	4b1c      	ldr	r3, [pc, #112]	; (400364 <rtc_set_date+0xb4>)
  4002f2:	fba3 4301 	umull	r4, r3, r3, r1
  4002f6:	095b      	lsrs	r3, r3, #5
  4002f8:	fba5 6403 	umull	r6, r4, r5, r3
  4002fc:	08e4      	lsrs	r4, r4, #3
  4002fe:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  400302:	eba3 0344 	sub.w	r3, r3, r4, lsl #1
	ul_date |= ((ul_day / BCD_FACTOR) << (RTC_CALR_DATE_Pos + BCD_SHIFT)) |
  400306:	431a      	orrs	r2, r3
			((ul_year % BCD_FACTOR) << RTC_CALR_YEAR_Pos);
  400308:	fba5 4301 	umull	r4, r3, r5, r1
  40030c:	08db      	lsrs	r3, r3, #3
  40030e:	eb03 0483 	add.w	r4, r3, r3, lsl #2
  400312:	eba1 0144 	sub.w	r1, r1, r4, lsl #1
	ul_date |= ((ul_day / BCD_FACTOR) << (RTC_CALR_DATE_Pos + BCD_SHIFT)) |
  400316:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
	ul_date |= (((ul_year / BCD_FACTOR) % BCD_FACTOR) <<
  40031a:	fba5 1503 	umull	r1, r5, r5, r3
  40031e:	08ed      	lsrs	r5, r5, #3
  400320:	eb05 0585 	add.w	r5, r5, r5, lsl #2
  400324:	eba3 0545 	sub.w	r5, r3, r5, lsl #1
	ul_date |= ((ul_day / BCD_FACTOR) << (RTC_CALR_DATE_Pos + BCD_SHIFT)) |
  400328:	ea42 3205 	orr.w	r2, r2, r5, lsl #12

	/* Update calendar register. Check the spec for the flow. */
	while ((p_rtc->RTC_SR & RTC_SR_SEC) != RTC_SR_SEC);
  40032c:	6983      	ldr	r3, [r0, #24]
  40032e:	f013 0f04 	tst.w	r3, #4
  400332:	d0fb      	beq.n	40032c <rtc_set_date+0x7c>
	p_rtc->RTC_CR |= RTC_CR_UPDCAL;
  400334:	6803      	ldr	r3, [r0, #0]
  400336:	f043 0302 	orr.w	r3, r3, #2
  40033a:	6003      	str	r3, [r0, #0]
	while ((p_rtc->RTC_SR & RTC_SR_ACKUPD) != RTC_SR_ACKUPD);
  40033c:	6983      	ldr	r3, [r0, #24]
  40033e:	f013 0f01 	tst.w	r3, #1
  400342:	d0fb      	beq.n	40033c <rtc_set_date+0x8c>
	p_rtc->RTC_SCCR = RTC_SCCR_ACKCLR;
  400344:	2301      	movs	r3, #1
  400346:	61c3      	str	r3, [r0, #28]
	p_rtc->RTC_CALR = ul_date;
  400348:	60c2      	str	r2, [r0, #12]
	p_rtc->RTC_CR &= (~RTC_CR_UPDCAL);
  40034a:	6803      	ldr	r3, [r0, #0]
  40034c:	f023 0302 	bic.w	r3, r3, #2
  400350:	6003      	str	r3, [r0, #0]

	return (p_rtc->RTC_VER & RTC_VER_NVCAL);
  400352:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
}
  400354:	f000 0002 	and.w	r0, r0, #2
  400358:	bc70      	pop	{r4, r5, r6}
  40035a:	4770      	bx	lr
  40035c:	cccccccd 	.word	0xcccccccd
  400360:	10624dd3 	.word	0x10624dd3
  400364:	51eb851f 	.word	0x51eb851f

00400368 <rtc_get_status>:
 *
 * \return Status of the RTC.
 */
uint32_t rtc_get_status(Rtc *p_rtc)
{
	return (p_rtc->RTC_SR);
  400368:	6980      	ldr	r0, [r0, #24]
}
  40036a:	4770      	bx	lr

0040036c <rtc_clear_status>:
 * \param p_rtc Pointer to an RTC instance.
 * \param ul_clear Some flag bits which will be cleared.
 */
void rtc_clear_status(Rtc *p_rtc, uint32_t ul_clear)
{
	p_rtc->RTC_SCCR = ul_clear;
  40036c:	61c1      	str	r1, [r0, #28]
  40036e:	4770      	bx	lr

00400370 <spi_enable_clock>:
 * \brief Enable SPI clock.
 *
 * \param p_spi Pointer to an SPI instance.
 */
void spi_enable_clock(Spi *p_spi)
{
  400370:	b508      	push	{r3, lr}
#if (SAM4S || SAM3S || SAM3N || SAM3U || SAM4E || SAM4N || SAMG51|| SAMG53|| SAMG54)
	UNUSED(p_spi);
	sysclk_enable_peripheral_clock(ID_SPI);
#elif (SAM3XA || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	if (p_spi == SPI0) {
  400372:	4b07      	ldr	r3, [pc, #28]	; (400390 <spi_enable_clock+0x20>)
  400374:	4298      	cmp	r0, r3
  400376:	d003      	beq.n	400380 <spi_enable_clock+0x10>
		sysclk_enable_peripheral_clock(ID_SPI0);
	}
	#ifdef SPI1
	else if (p_spi == SPI1) {
  400378:	4b06      	ldr	r3, [pc, #24]	; (400394 <spi_enable_clock+0x24>)
  40037a:	4298      	cmp	r0, r3
  40037c:	d004      	beq.n	400388 <spi_enable_clock+0x18>
  40037e:	bd08      	pop	{r3, pc}
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
  400380:	2015      	movs	r0, #21
  400382:	4b05      	ldr	r3, [pc, #20]	; (400398 <spi_enable_clock+0x28>)
  400384:	4798      	blx	r3
  400386:	bd08      	pop	{r3, pc}
  400388:	202a      	movs	r0, #42	; 0x2a
  40038a:	4b03      	ldr	r3, [pc, #12]	; (400398 <spi_enable_clock+0x28>)
  40038c:	4798      	blx	r3
	}
	#endif
#elif SAM4L
	sysclk_enable_peripheral_clock(p_spi);
#endif
}
  40038e:	e7f6      	b.n	40037e <spi_enable_clock+0xe>
  400390:	40008000 	.word	0x40008000
  400394:	40058000 	.word	0x40058000
  400398:	00400f61 	.word	0x00400f61

0040039c <spi_set_peripheral_chip_select_value>:
 *                 \ref spi_enable_peripheral_select_decode,
 *                 \ref spi_disable_peripheral_select_decode.
 */
void spi_set_peripheral_chip_select_value(Spi *p_spi, uint32_t ul_value)
{
	p_spi->SPI_MR &= (~SPI_MR_PCS_Msk);
  40039c:	6843      	ldr	r3, [r0, #4]
  40039e:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
  4003a2:	6043      	str	r3, [r0, #4]
	p_spi->SPI_MR |= SPI_MR_PCS(ul_value);
  4003a4:	6843      	ldr	r3, [r0, #4]
  4003a6:	0409      	lsls	r1, r1, #16
  4003a8:	f401 2170 	and.w	r1, r1, #983040	; 0xf0000
  4003ac:	4319      	orrs	r1, r3
  4003ae:	6041      	str	r1, [r0, #4]
  4003b0:	4770      	bx	lr

004003b2 <spi_write>:
 * \retval SPI_OK on Success.
 * \retval SPI_ERROR_TIMEOUT on Time-out.
 */
spi_status_t spi_write(Spi *p_spi, uint16_t us_data,
		uint8_t uc_pcs, uint8_t uc_last)
{
  4003b2:	b430      	push	{r4, r5}
	uint32_t timeout = SPI_TIMEOUT;
	uint32_t value;

	while (!(p_spi->SPI_SR & SPI_SR_TDRE)) {
  4003b4:	f643 2499 	movw	r4, #15001	; 0x3a99
  4003b8:	6905      	ldr	r5, [r0, #16]
  4003ba:	f015 0f02 	tst.w	r5, #2
  4003be:	d103      	bne.n	4003c8 <spi_write+0x16>
		if (!timeout--) {
  4003c0:	3c01      	subs	r4, #1
  4003c2:	d1f9      	bne.n	4003b8 <spi_write+0x6>
			return SPI_ERROR_TIMEOUT;
  4003c4:	2001      	movs	r0, #1
  4003c6:	e00c      	b.n	4003e2 <spi_write+0x30>
 *
 * \return 1 for Variable mode, 0 for fixed mode.
 */
static inline uint32_t spi_get_peripheral_select_mode(Spi *p_spi)
{
	if (p_spi->SPI_MR & SPI_MR_PS) {
  4003c8:	6844      	ldr	r4, [r0, #4]
		}
	}

	if (spi_get_peripheral_select_mode(p_spi)) {
  4003ca:	f014 0f02 	tst.w	r4, #2
  4003ce:	d006      	beq.n	4003de <spi_write+0x2c>
		value = SPI_TDR_TD(us_data) | SPI_TDR_PCS(uc_pcs);
  4003d0:	0412      	lsls	r2, r2, #16
  4003d2:	f402 2270 	and.w	r2, r2, #983040	; 0xf0000
  4003d6:	4311      	orrs	r1, r2
		if (uc_last) {
  4003d8:	b10b      	cbz	r3, 4003de <spi_write+0x2c>
			value |= SPI_TDR_LASTXFER;
  4003da:	f041 7180 	orr.w	r1, r1, #16777216	; 0x1000000
		}
	} else {
		value = SPI_TDR_TD(us_data);
	}

	p_spi->SPI_TDR = value;
  4003de:	60c1      	str	r1, [r0, #12]

	return SPI_OK;
  4003e0:	2000      	movs	r0, #0
}
  4003e2:	bc30      	pop	{r4, r5}
  4003e4:	4770      	bx	lr

004003e6 <spi_set_clock_polarity>:
 * \param ul_polarity Default clock state is logical one(high)/zero(low).
 */
void spi_set_clock_polarity(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_polarity)
{
	if (ul_polarity) {
  4003e6:	b932      	cbnz	r2, 4003f6 <spi_set_clock_polarity+0x10>
  4003e8:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CPOL;
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CPOL);
  4003ec:	6b03      	ldr	r3, [r0, #48]	; 0x30
  4003ee:	f023 0301 	bic.w	r3, r3, #1
  4003f2:	6303      	str	r3, [r0, #48]	; 0x30
  4003f4:	4770      	bx	lr
  4003f6:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CPOL;
  4003fa:	6b03      	ldr	r3, [r0, #48]	; 0x30
  4003fc:	f043 0301 	orr.w	r3, r3, #1
  400400:	6303      	str	r3, [r0, #48]	; 0x30
  400402:	4770      	bx	lr

00400404 <spi_set_clock_phase>:
 *  \param ul_pcs_ch Peripheral Chip Select channel (0~3).
 *  \param ul_phase Data capture on the rising/falling edge of clock.
 */
void spi_set_clock_phase(Spi *p_spi, uint32_t ul_pcs_ch, uint32_t ul_phase)
{
	if (ul_phase) {
  400404:	b932      	cbnz	r2, 400414 <spi_set_clock_phase+0x10>
  400406:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_NCPHA;
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_NCPHA);
  40040a:	6b03      	ldr	r3, [r0, #48]	; 0x30
  40040c:	f023 0302 	bic.w	r3, r3, #2
  400410:	6303      	str	r3, [r0, #48]	; 0x30
  400412:	4770      	bx	lr
  400414:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_NCPHA;
  400418:	6b03      	ldr	r3, [r0, #48]	; 0x30
  40041a:	f043 0302 	orr.w	r3, r3, #2
  40041e:	6303      	str	r3, [r0, #48]	; 0x30
  400420:	4770      	bx	lr

00400422 <spi_configure_cs_behavior>:
 * \param ul_cs_behavior Behavior of the Chip Select after transfer.
 */
void spi_configure_cs_behavior(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_cs_behavior)
{
	if (ul_cs_behavior == SPI_CS_RISE_FORCED) {
  400422:	2a04      	cmp	r2, #4
  400424:	d003      	beq.n	40042e <spi_configure_cs_behavior+0xc>
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSNAAT;
	} else if (ul_cs_behavior == SPI_CS_RISE_NO_TX) {
  400426:	b16a      	cbz	r2, 400444 <spi_configure_cs_behavior+0x22>
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSNAAT);
	} else if (ul_cs_behavior == SPI_CS_KEEP_LOW) {
  400428:	2a08      	cmp	r2, #8
  40042a:	d016      	beq.n	40045a <spi_configure_cs_behavior+0x38>
  40042c:	4770      	bx	lr
  40042e:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
  400432:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400434:	f023 0308 	bic.w	r3, r3, #8
  400438:	6303      	str	r3, [r0, #48]	; 0x30
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSNAAT;
  40043a:	6b03      	ldr	r3, [r0, #48]	; 0x30
  40043c:	f043 0304 	orr.w	r3, r3, #4
  400440:	6303      	str	r3, [r0, #48]	; 0x30
  400442:	4770      	bx	lr
  400444:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
  400448:	6b03      	ldr	r3, [r0, #48]	; 0x30
  40044a:	f023 0308 	bic.w	r3, r3, #8
  40044e:	6303      	str	r3, [r0, #48]	; 0x30
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSNAAT);
  400450:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400452:	f023 0304 	bic.w	r3, r3, #4
  400456:	6303      	str	r3, [r0, #48]	; 0x30
  400458:	4770      	bx	lr
  40045a:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSAAT;
  40045e:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400460:	f043 0308 	orr.w	r3, r3, #8
  400464:	6303      	str	r3, [r0, #48]	; 0x30
	}
}
  400466:	e7e1      	b.n	40042c <spi_configure_cs_behavior+0xa>

00400468 <spi_set_bits_per_transfer>:
 * \param ul_bits Number of bits (8~16), use the pattern defined
 *        in the device header file.
 */
void spi_set_bits_per_transfer(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_bits)
{
  400468:	eb00 0181 	add.w	r1, r0, r1, lsl #2
	p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_BITS_Msk);
  40046c:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  40046e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  400472:	630b      	str	r3, [r1, #48]	; 0x30
	p_spi->SPI_CSR[ul_pcs_ch] |= ul_bits;
  400474:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  400476:	431a      	orrs	r2, r3
  400478:	630a      	str	r2, [r1, #48]	; 0x30
  40047a:	4770      	bx	lr

0040047c <spi_calc_baudrate_div>:
 *   \retval > 0  Success.
 *   \retval < 0  Error.
 */
int16_t spi_calc_baudrate_div(const uint32_t baudrate, uint32_t mck)
{
	int baud_div = div_ceil(mck, baudrate);
  40047c:	1e43      	subs	r3, r0, #1
  40047e:	4419      	add	r1, r3
  400480:	fbb1 f0f0 	udiv	r0, r1, r0

	/* The value of baud_div is from 1 to 255 in the SCBR field. */
	if (baud_div <= 0 || baud_div > 255) {
  400484:	1e43      	subs	r3, r0, #1
  400486:	2bfe      	cmp	r3, #254	; 0xfe
		return -1;
	}

	return baud_div;
  400488:	bf94      	ite	ls
  40048a:	b200      	sxthls	r0, r0
		return -1;
  40048c:	f04f 30ff 	movhi.w	r0, #4294967295
}
  400490:	4770      	bx	lr

00400492 <spi_set_baudrate_div>:
 */
int16_t spi_set_baudrate_div(Spi *p_spi, uint32_t ul_pcs_ch,
		uint8_t uc_baudrate_divider)
{
    /* Programming the SCBR field to 0 is forbidden */
    if (!uc_baudrate_divider)
  400492:	b17a      	cbz	r2, 4004b4 <spi_set_baudrate_div+0x22>
{
  400494:	b410      	push	{r4}
  400496:	4614      	mov	r4, r2
  400498:	eb00 0181 	add.w	r1, r0, r1, lsl #2
        return -1;

	p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_SCBR_Msk);
  40049c:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  40049e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
  4004a2:	630b      	str	r3, [r1, #48]	; 0x30
	p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_SCBR(uc_baudrate_divider);
  4004a4:	6b0a      	ldr	r2, [r1, #48]	; 0x30
  4004a6:	ea42 2204 	orr.w	r2, r2, r4, lsl #8
  4004aa:	630a      	str	r2, [r1, #48]	; 0x30
    return 0;
  4004ac:	2000      	movs	r0, #0
}
  4004ae:	f85d 4b04 	ldr.w	r4, [sp], #4
  4004b2:	4770      	bx	lr
        return -1;
  4004b4:	f04f 30ff 	mov.w	r0, #4294967295
  4004b8:	4770      	bx	lr
	...

004004bc <gfx_mono_set_framebuffer>:
	gfx_mono_set_framebuffer(framebuffer);
\endcode
 */
void gfx_mono_set_framebuffer(uint8_t *framebuffer)
{
	fbpointer = framebuffer;
  4004bc:	4b01      	ldr	r3, [pc, #4]	; (4004c4 <gfx_mono_set_framebuffer+0x8>)
  4004be:	6018      	str	r0, [r3, #0]
  4004c0:	4770      	bx	lr
  4004c2:	bf00      	nop
  4004c4:	204009ec 	.word	0x204009ec

004004c8 <gfx_mono_framebuffer_put_byte>:
\endcode
 */
void gfx_mono_framebuffer_put_byte(gfx_coord_t page, gfx_coord_t column,
		uint8_t data)
{
	*(fbpointer + (page * GFX_MONO_LCD_WIDTH) + column) = data;
  4004c8:	4b02      	ldr	r3, [pc, #8]	; (4004d4 <gfx_mono_framebuffer_put_byte+0xc>)
  4004ca:	681b      	ldr	r3, [r3, #0]
  4004cc:	eb03 10c0 	add.w	r0, r3, r0, lsl #7
  4004d0:	5442      	strb	r2, [r0, r1]
  4004d2:	4770      	bx	lr
  4004d4:	204009ec 	.word	0x204009ec

004004d8 <gfx_mono_framebuffer_get_byte>:
	data = gfx_mono_framebuffer_get_byte(0, 0);
\endcode
 */
uint8_t gfx_mono_framebuffer_get_byte(gfx_coord_t page, gfx_coord_t column)
{
	return *(fbpointer + (page * GFX_MONO_LCD_WIDTH) + column);
  4004d8:	4b02      	ldr	r3, [pc, #8]	; (4004e4 <gfx_mono_framebuffer_get_byte+0xc>)
  4004da:	681b      	ldr	r3, [r3, #0]
  4004dc:	eb03 10c0 	add.w	r0, r3, r0, lsl #7
}
  4004e0:	5c40      	ldrb	r0, [r0, r1]
  4004e2:	4770      	bx	lr
  4004e4:	204009ec 	.word	0x204009ec

004004e8 <gfx_mono_generic_draw_horizontal_line>:
 * \param[in]  length     Length of the line in pixels.
 * \param[in]  color      Pixel operation of the line.
 */
void gfx_mono_generic_draw_horizontal_line(gfx_coord_t x, gfx_coord_t y,
		gfx_coord_t length, enum gfx_mono_color color)
{
  4004e8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	uint8_t page;
	uint8_t pixelmask;
	uint8_t temp;

	/* Clip line length if too long */
	if (x + length > GFX_MONO_LCD_WIDTH) {
  4004ec:	1884      	adds	r4, r0, r2
  4004ee:	2c80      	cmp	r4, #128	; 0x80
  4004f0:	dd02      	ble.n	4004f8 <gfx_mono_generic_draw_horizontal_line+0x10>
		length = GFX_MONO_LCD_WIDTH - x;
  4004f2:	f1c0 0480 	rsb	r4, r0, #128	; 0x80
  4004f6:	b2e2      	uxtb	r2, r4
	}

	page = y / 8;
	pixelmask = (1 << (y - (page * 8)));

	if (length == 0) {
  4004f8:	b322      	cbz	r2, 400544 <gfx_mono_generic_draw_horizontal_line+0x5c>
	page = y / 8;
  4004fa:	08cd      	lsrs	r5, r1, #3
	pixelmask = (1 << (y - (page * 8)));
  4004fc:	eba1 01c5 	sub.w	r1, r1, r5, lsl #3
  400500:	2601      	movs	r6, #1
  400502:	fa06 f101 	lsl.w	r1, r6, r1
  400506:	b2ce      	uxtb	r6, r1
		/* Nothing to do. Move along. */
		return;
	}

	switch (color) {
  400508:	2b01      	cmp	r3, #1
  40050a:	d01d      	beq.n	400548 <gfx_mono_generic_draw_horizontal_line+0x60>
  40050c:	2b00      	cmp	r3, #0
  40050e:	d035      	beq.n	40057c <gfx_mono_generic_draw_horizontal_line+0x94>
  400510:	2b02      	cmp	r3, #2
  400512:	d117      	bne.n	400544 <gfx_mono_generic_draw_horizontal_line+0x5c>
  400514:	3801      	subs	r0, #1
  400516:	b2c7      	uxtb	r7, r0
  400518:	19d4      	adds	r4, r2, r7
  40051a:	b2e4      	uxtb	r4, r4
		}
		break;

	case GFX_PIXEL_XOR:
		while (length-- > 0) {
			temp = gfx_mono_get_byte(page, x + length);
  40051c:	f8df a090 	ldr.w	sl, [pc, #144]	; 4005b0 <gfx_mono_generic_draw_horizontal_line+0xc8>
			temp ^= pixelmask;
			gfx_mono_put_byte(page, x + length, temp);
  400520:	f04f 0900 	mov.w	r9, #0
  400524:	f8df 808c 	ldr.w	r8, [pc, #140]	; 4005b4 <gfx_mono_generic_draw_horizontal_line+0xcc>
			temp = gfx_mono_get_byte(page, x + length);
  400528:	4621      	mov	r1, r4
  40052a:	4628      	mov	r0, r5
  40052c:	47d0      	blx	sl
			temp ^= pixelmask;
  40052e:	ea86 0200 	eor.w	r2, r6, r0
			gfx_mono_put_byte(page, x + length, temp);
  400532:	464b      	mov	r3, r9
  400534:	b2d2      	uxtb	r2, r2
  400536:	4621      	mov	r1, r4
  400538:	4628      	mov	r0, r5
  40053a:	47c0      	blx	r8
  40053c:	3c01      	subs	r4, #1
  40053e:	b2e4      	uxtb	r4, r4
		while (length-- > 0) {
  400540:	42bc      	cmp	r4, r7
  400542:	d1f1      	bne.n	400528 <gfx_mono_generic_draw_horizontal_line+0x40>
  400544:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  400548:	3801      	subs	r0, #1
  40054a:	b2c7      	uxtb	r7, r0
  40054c:	19d4      	adds	r4, r2, r7
  40054e:	b2e4      	uxtb	r4, r4
			temp = gfx_mono_get_byte(page, x + length);
  400550:	f8df a05c 	ldr.w	sl, [pc, #92]	; 4005b0 <gfx_mono_generic_draw_horizontal_line+0xc8>
			gfx_mono_put_byte(page, x + length, temp);
  400554:	f04f 0900 	mov.w	r9, #0
  400558:	f8df 8058 	ldr.w	r8, [pc, #88]	; 4005b4 <gfx_mono_generic_draw_horizontal_line+0xcc>
			temp = gfx_mono_get_byte(page, x + length);
  40055c:	4621      	mov	r1, r4
  40055e:	4628      	mov	r0, r5
  400560:	47d0      	blx	sl
			temp |= pixelmask;
  400562:	ea46 0200 	orr.w	r2, r6, r0
			gfx_mono_put_byte(page, x + length, temp);
  400566:	464b      	mov	r3, r9
  400568:	b2d2      	uxtb	r2, r2
  40056a:	4621      	mov	r1, r4
  40056c:	4628      	mov	r0, r5
  40056e:	47c0      	blx	r8
  400570:	3c01      	subs	r4, #1
  400572:	b2e4      	uxtb	r4, r4
		while (length-- > 0) {
  400574:	42bc      	cmp	r4, r7
  400576:	d1f1      	bne.n	40055c <gfx_mono_generic_draw_horizontal_line+0x74>
  400578:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40057c:	3801      	subs	r0, #1
  40057e:	b2c7      	uxtb	r7, r0
  400580:	19d4      	adds	r4, r2, r7
  400582:	b2e4      	uxtb	r4, r4
			temp = gfx_mono_get_byte(page, x + length);
  400584:	f8df 8028 	ldr.w	r8, [pc, #40]	; 4005b0 <gfx_mono_generic_draw_horizontal_line+0xc8>
			temp &= ~pixelmask;
  400588:	43ce      	mvns	r6, r1
			gfx_mono_put_byte(page, x + length, temp);
  40058a:	f8df 9028 	ldr.w	r9, [pc, #40]	; 4005b4 <gfx_mono_generic_draw_horizontal_line+0xcc>
			temp = gfx_mono_get_byte(page, x + length);
  40058e:	4621      	mov	r1, r4
  400590:	4628      	mov	r0, r5
  400592:	47c0      	blx	r8
			temp &= ~pixelmask;
  400594:	ea06 0200 	and.w	r2, r6, r0
			gfx_mono_put_byte(page, x + length, temp);
  400598:	2300      	movs	r3, #0
  40059a:	b2d2      	uxtb	r2, r2
  40059c:	4621      	mov	r1, r4
  40059e:	4628      	mov	r0, r5
  4005a0:	47c8      	blx	r9
  4005a2:	3c01      	subs	r4, #1
  4005a4:	b2e4      	uxtb	r4, r4
		while (length-- > 0) {
  4005a6:	42bc      	cmp	r4, r7
  4005a8:	d1f1      	bne.n	40058e <gfx_mono_generic_draw_horizontal_line+0xa6>
  4005aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4005ae:	bf00      	nop
  4005b0:	004007e9 	.word	0x004007e9
  4005b4:	004006e5 	.word	0x004006e5

004005b8 <gfx_mono_generic_draw_filled_rect>:
 * \param[in]  color       Pixel operation of the line
 */
void gfx_mono_generic_draw_filled_rect(gfx_coord_t x, gfx_coord_t y,
		gfx_coord_t width, gfx_coord_t height,
		enum gfx_mono_color color)
{
  4005b8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  4005bc:	f89d 7020 	ldrb.w	r7, [sp, #32]
	if (height == 0) {
  4005c0:	b18b      	cbz	r3, 4005e6 <gfx_mono_generic_draw_filled_rect+0x2e>
  4005c2:	461c      	mov	r4, r3
  4005c4:	4690      	mov	r8, r2
  4005c6:	4606      	mov	r6, r0
  4005c8:	1e4d      	subs	r5, r1, #1
  4005ca:	b2ed      	uxtb	r5, r5
  4005cc:	442c      	add	r4, r5
  4005ce:	b2e4      	uxtb	r4, r4
		/* Nothing to do. Move along. */
		return;
	}

	while (height-- > 0) {
		gfx_mono_draw_horizontal_line(x, y + height, width, color);
  4005d0:	f8df 9018 	ldr.w	r9, [pc, #24]	; 4005ec <gfx_mono_generic_draw_filled_rect+0x34>
  4005d4:	463b      	mov	r3, r7
  4005d6:	4642      	mov	r2, r8
  4005d8:	4621      	mov	r1, r4
  4005da:	4630      	mov	r0, r6
  4005dc:	47c8      	blx	r9
  4005de:	3c01      	subs	r4, #1
  4005e0:	b2e4      	uxtb	r4, r4
	while (height-- > 0) {
  4005e2:	42ac      	cmp	r4, r5
  4005e4:	d1f6      	bne.n	4005d4 <gfx_mono_generic_draw_filled_rect+0x1c>
  4005e6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4005ea:	bf00      	nop
  4005ec:	004004e9 	.word	0x004004e9

004005f0 <gfx_mono_draw_char>:
 * \param[in] y        Y coordinate on screen.
 * \param[in] font     Font to draw character in
 */
void gfx_mono_draw_char(const char c, const gfx_coord_t x, const gfx_coord_t y,
		const struct font *font)
{
  4005f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4005f4:	b083      	sub	sp, #12
  4005f6:	4604      	mov	r4, r0
  4005f8:	4688      	mov	r8, r1
  4005fa:	4691      	mov	r9, r2
  4005fc:	469b      	mov	fp, r3
	gfx_mono_draw_filled_rect(x, y, font->width, font->height,
  4005fe:	7a5b      	ldrb	r3, [r3, #9]
  400600:	f89b 2008 	ldrb.w	r2, [fp, #8]
  400604:	2100      	movs	r1, #0
  400606:	9100      	str	r1, [sp, #0]
  400608:	4649      	mov	r1, r9
  40060a:	4640      	mov	r0, r8
  40060c:	4d21      	ldr	r5, [pc, #132]	; (400694 <gfx_mono_draw_char+0xa4>)
  40060e:	47a8      	blx	r5
			GFX_PIXEL_CLR);

	switch (font->type) {
  400610:	f89b 3000 	ldrb.w	r3, [fp]
  400614:	b113      	cbz	r3, 40061c <gfx_mono_draw_char+0x2c>
	default:
		/* Unsupported mode, call assert */
		Assert(false);
		break;
	}
}
  400616:	b003      	add	sp, #12
  400618:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	char_row_size = font->width / CONFIG_FONT_PIXELS_PER_BYTE;
  40061c:	f89b 2008 	ldrb.w	r2, [fp, #8]
  400620:	08d3      	lsrs	r3, r2, #3
	if (font->width % CONFIG_FONT_PIXELS_PER_BYTE) {
  400622:	f012 0f07 	tst.w	r2, #7
		char_row_size++;
  400626:	bf18      	it	ne
  400628:	3301      	addne	r3, #1
	glyph_data_offset = char_row_size * font->height *
  40062a:	f89b a009 	ldrb.w	sl, [fp, #9]
			((uint8_t)ch - font->first_char);
  40062e:	f89b 700a 	ldrb.w	r7, [fp, #10]
  400632:	1be7      	subs	r7, r4, r7
	glyph_data_offset = char_row_size * font->height *
  400634:	fb17 f70a 	smulbb	r7, r7, sl
  400638:	fb17 f703 	smulbb	r7, r7, r3
	glyph_data = font->data.progmem + glyph_data_offset;
  40063c:	f8db 3004 	ldr.w	r3, [fp, #4]
  400640:	fa13 f787 	uxtah	r7, r3, r7
  400644:	e01f      	b.n	400686 <gfx_mono_draw_char+0x96>
			glyph_byte <<= 1;
  400646:	0064      	lsls	r4, r4, #1
  400648:	b2e4      	uxtb	r4, r4
  40064a:	3501      	adds	r5, #1
		for (i = 0; i < pixelsToDraw; i++) {
  40064c:	b2eb      	uxtb	r3, r5
  40064e:	429e      	cmp	r6, r3
  400650:	d910      	bls.n	400674 <gfx_mono_draw_char+0x84>
  400652:	b2eb      	uxtb	r3, r5
  400654:	eb08 0003 	add.w	r0, r8, r3
  400658:	b2c0      	uxtb	r0, r0
			if (i % CONFIG_FONT_PIXELS_PER_BYTE == 0) {
  40065a:	f013 0f07 	tst.w	r3, #7
				glyph_byte = PROGMEM_READ_BYTE(glyph_data);
  40065e:	bf08      	it	eq
  400660:	f817 4b01 	ldrbeq.w	r4, [r7], #1
			if ((glyph_byte & 0x80)) {
  400664:	f014 0f80 	tst.w	r4, #128	; 0x80
  400668:	d0ed      	beq.n	400646 <gfx_mono_draw_char+0x56>
				gfx_mono_draw_pixel(inc_x, inc_y,
  40066a:	2201      	movs	r2, #1
  40066c:	4649      	mov	r1, r9
  40066e:	4b0a      	ldr	r3, [pc, #40]	; (400698 <gfx_mono_draw_char+0xa8>)
  400670:	4798      	blx	r3
  400672:	e7e8      	b.n	400646 <gfx_mono_draw_char+0x56>
		inc_y += 1;
  400674:	f109 0901 	add.w	r9, r9, #1
  400678:	fa5f f989 	uxtb.w	r9, r9
		rows_left--;
  40067c:	f10a 3aff 	add.w	sl, sl, #4294967295
	} while (rows_left > 0);
  400680:	f01a 0aff 	ands.w	sl, sl, #255	; 0xff
  400684:	d0c7      	beq.n	400616 <gfx_mono_draw_char+0x26>
		uint8_t pixelsToDraw = font->width;
  400686:	f89b 6008 	ldrb.w	r6, [fp, #8]
		for (i = 0; i < pixelsToDraw; i++) {
  40068a:	2e00      	cmp	r6, #0
  40068c:	d0f2      	beq.n	400674 <gfx_mono_draw_char+0x84>
  40068e:	2500      	movs	r5, #0
  400690:	462c      	mov	r4, r5
  400692:	e7de      	b.n	400652 <gfx_mono_draw_char+0x62>
  400694:	004005b9 	.word	0x004005b9
  400698:	00400785 	.word	0x00400785

0040069c <gfx_mono_draw_string>:
 * \param[in] y         Y coordinate on screen.
 * \param[in] font      Font to draw string in
 */
void gfx_mono_draw_string(const char *str, gfx_coord_t x, gfx_coord_t y,
		const struct font *font)
{
  40069c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  4006a0:	4604      	mov	r4, r0
  4006a2:	4690      	mov	r8, r2
  4006a4:	461d      	mov	r5, r3
  4006a6:	4689      	mov	r9, r1
			x = start_of_string_position_x;
			y += font->height + 1;
		} else if (*str == '\r') {
			/* Skip '\r' characters. */
		} else {
			gfx_mono_draw_char(*str, x, y, font);
  4006a8:	4f0d      	ldr	r7, [pc, #52]	; (4006e0 <gfx_mono_draw_string+0x44>)
			x = start_of_string_position_x;
  4006aa:	460e      	mov	r6, r1
  4006ac:	e008      	b.n	4006c0 <gfx_mono_draw_string+0x24>
			y += font->height + 1;
  4006ae:	7a6a      	ldrb	r2, [r5, #9]
  4006b0:	3201      	adds	r2, #1
  4006b2:	4442      	add	r2, r8
  4006b4:	fa5f f882 	uxtb.w	r8, r2
			x = start_of_string_position_x;
  4006b8:	46b1      	mov	r9, r6
			x += font->width;
		}
	} while (*(++str));
  4006ba:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  4006be:	b16b      	cbz	r3, 4006dc <gfx_mono_draw_string+0x40>
		if (*str == '\n') {
  4006c0:	7820      	ldrb	r0, [r4, #0]
  4006c2:	280a      	cmp	r0, #10
  4006c4:	d0f3      	beq.n	4006ae <gfx_mono_draw_string+0x12>
		} else if (*str == '\r') {
  4006c6:	280d      	cmp	r0, #13
  4006c8:	d0f7      	beq.n	4006ba <gfx_mono_draw_string+0x1e>
			gfx_mono_draw_char(*str, x, y, font);
  4006ca:	462b      	mov	r3, r5
  4006cc:	4642      	mov	r2, r8
  4006ce:	4649      	mov	r1, r9
  4006d0:	47b8      	blx	r7
			x += font->width;
  4006d2:	7a2b      	ldrb	r3, [r5, #8]
  4006d4:	4499      	add	r9, r3
  4006d6:	fa5f f989 	uxtb.w	r9, r9
  4006da:	e7ee      	b.n	4006ba <gfx_mono_draw_string+0x1e>
}
  4006dc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4006e0:	004005f1 	.word	0x004005f1

004006e4 <gfx_mono_ssd1306_put_byte>:
	gfx_mono_ssd1306_put_byte(0, 0, 0xFF, false);
\endcode
  */
 void gfx_mono_ssd1306_put_byte(gfx_coord_t page, gfx_coord_t column,
		uint8_t data, bool force)
{
  4006e4:	b570      	push	{r4, r5, r6, lr}
  4006e6:	4604      	mov	r4, r0
  4006e8:	460d      	mov	r5, r1
  4006ea:	4616      	mov	r6, r2
#ifdef CONFIG_SSD1306_FRAMEBUFFER
	if (!force && data == gfx_mono_framebuffer_get_byte(page, column)) {
  4006ec:	b91b      	cbnz	r3, 4006f6 <gfx_mono_ssd1306_put_byte+0x12>
  4006ee:	4b0d      	ldr	r3, [pc, #52]	; (400724 <gfx_mono_ssd1306_put_byte+0x40>)
  4006f0:	4798      	blx	r3
  4006f2:	42b0      	cmp	r0, r6
  4006f4:	d015      	beq.n	400722 <gfx_mono_ssd1306_put_byte+0x3e>
		return;
	}
	gfx_mono_framebuffer_put_byte(page, column, data);
  4006f6:	4632      	mov	r2, r6
  4006f8:	4629      	mov	r1, r5
  4006fa:	4620      	mov	r0, r4
  4006fc:	4b0a      	ldr	r3, [pc, #40]	; (400728 <gfx_mono_ssd1306_put_byte+0x44>)
  4006fe:	4798      	blx	r3
 * \param address the page address
 */
static inline void ssd1306_set_page_address(uint8_t address)
{
	// Make sure that the address is 4 bits (only 8 pages)
	address &= 0x0F;
  400700:	f004 000f 	and.w	r0, r4, #15
	ssd1306_write_command(SSD1306_CMD_SET_PAGE_START_ADDRESS(address));
  400704:	f040 00b0 	orr.w	r0, r0, #176	; 0xb0
  400708:	4c08      	ldr	r4, [pc, #32]	; (40072c <gfx_mono_ssd1306_put_byte+0x48>)
  40070a:	47a0      	blx	r4
 */
static inline void ssd1306_set_column_address(uint8_t address)
{
	// Make sure the address is 7 bits
	address &= 0x7F;
	ssd1306_write_command(SSD1306_CMD_COL_ADD_SET_MSB(address >> 4));
  40070c:	f3c5 1002 	ubfx	r0, r5, #4, #3
  400710:	f040 0010 	orr.w	r0, r0, #16
  400714:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_COL_ADD_SET_LSB(address & 0x0F));
  400716:	f005 000f 	and.w	r0, r5, #15
  40071a:	47a0      	blx	r4
#endif

	ssd1306_set_page_address(page);
	ssd1306_set_column_address(column);

	ssd1306_write_data(data);
  40071c:	4630      	mov	r0, r6
  40071e:	4b04      	ldr	r3, [pc, #16]	; (400730 <gfx_mono_ssd1306_put_byte+0x4c>)
  400720:	4798      	blx	r3
  400722:	bd70      	pop	{r4, r5, r6, pc}
  400724:	004004d9 	.word	0x004004d9
  400728:	004004c9 	.word	0x004004c9
  40072c:	004007f5 	.word	0x004007f5
  400730:	00400a15 	.word	0x00400a15

00400734 <gfx_mono_ssd1306_init>:
{
  400734:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	gfx_mono_set_framebuffer(framebuffer);
  400738:	480d      	ldr	r0, [pc, #52]	; (400770 <gfx_mono_ssd1306_init+0x3c>)
  40073a:	4b0e      	ldr	r3, [pc, #56]	; (400774 <gfx_mono_ssd1306_init+0x40>)
  40073c:	4798      	blx	r3
	ssd1306_init();
  40073e:	4b0e      	ldr	r3, [pc, #56]	; (400778 <gfx_mono_ssd1306_init+0x44>)
  400740:	4798      	blx	r3
 */
static inline void ssd1306_set_display_start_line_address(uint8_t address)
{
	// Make sure address is 6 bits
	address &= 0x3F;
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_START_LINE(address));
  400742:	2040      	movs	r0, #64	; 0x40
  400744:	4b0d      	ldr	r3, [pc, #52]	; (40077c <gfx_mono_ssd1306_init+0x48>)
  400746:	4798      	blx	r3
	for (page = 0; page < GFX_MONO_LCD_PAGES; page++) {
  400748:	2500      	movs	r5, #0
			gfx_mono_ssd1306_put_byte(page, column, 0x00, true);
  40074a:	f04f 0801 	mov.w	r8, #1
  40074e:	462f      	mov	r7, r5
  400750:	4e0b      	ldr	r6, [pc, #44]	; (400780 <gfx_mono_ssd1306_init+0x4c>)
{
  400752:	2400      	movs	r4, #0
			gfx_mono_ssd1306_put_byte(page, column, 0x00, true);
  400754:	4643      	mov	r3, r8
  400756:	463a      	mov	r2, r7
  400758:	b2e1      	uxtb	r1, r4
  40075a:	4628      	mov	r0, r5
  40075c:	47b0      	blx	r6
  40075e:	3401      	adds	r4, #1
		for (column = 0; column < GFX_MONO_LCD_WIDTH; column++) {
  400760:	2c80      	cmp	r4, #128	; 0x80
  400762:	d1f7      	bne.n	400754 <gfx_mono_ssd1306_init+0x20>
	for (page = 0; page < GFX_MONO_LCD_PAGES; page++) {
  400764:	3501      	adds	r5, #1
  400766:	b2ed      	uxtb	r5, r5
  400768:	2d04      	cmp	r5, #4
  40076a:	d1f2      	bne.n	400752 <gfx_mono_ssd1306_init+0x1e>
  40076c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400770:	204009f0 	.word	0x204009f0
  400774:	004004bd 	.word	0x004004bd
  400778:	00400835 	.word	0x00400835
  40077c:	004007f5 	.word	0x004007f5
  400780:	004006e5 	.word	0x004006e5

00400784 <gfx_mono_ssd1306_draw_pixel>:
	if ((x > GFX_MONO_LCD_WIDTH - 1) || (y > GFX_MONO_LCD_HEIGHT - 1)) {
  400784:	09c3      	lsrs	r3, r0, #7
  400786:	d12a      	bne.n	4007de <gfx_mono_ssd1306_draw_pixel+0x5a>
  400788:	291f      	cmp	r1, #31
  40078a:	d828      	bhi.n	4007de <gfx_mono_ssd1306_draw_pixel+0x5a>
{
  40078c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400790:	4614      	mov	r4, r2
  400792:	4605      	mov	r5, r0
	page = y / GFX_MONO_LCD_PIXELS_PER_BYTE;
  400794:	08ce      	lsrs	r6, r1, #3
	pixel_mask = (1 << (y - (page * 8)));
  400796:	eba1 01c6 	sub.w	r1, r1, r6, lsl #3
  40079a:	2201      	movs	r2, #1
  40079c:	fa02 f701 	lsl.w	r7, r2, r1
  4007a0:	fa5f f887 	uxtb.w	r8, r7
\endcode
 */
uint8_t gfx_mono_ssd1306_get_byte(gfx_coord_t page, gfx_coord_t column)
{
#ifdef CONFIG_SSD1306_FRAMEBUFFER
	return gfx_mono_framebuffer_get_byte(page, column);
  4007a4:	4601      	mov	r1, r0
  4007a6:	4630      	mov	r0, r6
  4007a8:	4b0d      	ldr	r3, [pc, #52]	; (4007e0 <gfx_mono_ssd1306_draw_pixel+0x5c>)
  4007aa:	4798      	blx	r3
  4007ac:	4602      	mov	r2, r0
	switch (color) {
  4007ae:	2c01      	cmp	r4, #1
  4007b0:	d009      	beq.n	4007c6 <gfx_mono_ssd1306_draw_pixel+0x42>
  4007b2:	b164      	cbz	r4, 4007ce <gfx_mono_ssd1306_draw_pixel+0x4a>
  4007b4:	2c02      	cmp	r4, #2
  4007b6:	d00e      	beq.n	4007d6 <gfx_mono_ssd1306_draw_pixel+0x52>
	gfx_mono_put_byte(page, x, pixel_value);
  4007b8:	2300      	movs	r3, #0
  4007ba:	4629      	mov	r1, r5
  4007bc:	4630      	mov	r0, r6
  4007be:	4c09      	ldr	r4, [pc, #36]	; (4007e4 <gfx_mono_ssd1306_draw_pixel+0x60>)
  4007c0:	47a0      	blx	r4
  4007c2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		pixel_value |= pixel_mask;
  4007c6:	ea48 0200 	orr.w	r2, r8, r0
  4007ca:	b2d2      	uxtb	r2, r2
		break;
  4007cc:	e7f4      	b.n	4007b8 <gfx_mono_ssd1306_draw_pixel+0x34>
		pixel_value &= ~pixel_mask;
  4007ce:	ea20 0207 	bic.w	r2, r0, r7
  4007d2:	b2d2      	uxtb	r2, r2
		break;
  4007d4:	e7f0      	b.n	4007b8 <gfx_mono_ssd1306_draw_pixel+0x34>
		pixel_value ^= pixel_mask;
  4007d6:	ea88 0200 	eor.w	r2, r8, r0
  4007da:	b2d2      	uxtb	r2, r2
		break;
  4007dc:	e7ec      	b.n	4007b8 <gfx_mono_ssd1306_draw_pixel+0x34>
  4007de:	4770      	bx	lr
  4007e0:	004004d9 	.word	0x004004d9
  4007e4:	004006e5 	.word	0x004006e5

004007e8 <gfx_mono_ssd1306_get_byte>:
{
  4007e8:	b508      	push	{r3, lr}
	return gfx_mono_framebuffer_get_byte(page, column);
  4007ea:	4b01      	ldr	r3, [pc, #4]	; (4007f0 <gfx_mono_ssd1306_get_byte+0x8>)
  4007ec:	4798      	blx	r3
	ssd1306_set_column_address(column);

	return ssd1306_read_data();

#endif
}
  4007ee:	bd08      	pop	{r3, pc}
  4007f0:	004004d9 	.word	0x004004d9

004007f4 <ssd1306_write_command>:
 * data write function is called based on the selected interface.
 *
 * \param command the command to write
 */
void ssd1306_write_command(uint8_t command)
{
  4007f4:	b538      	push	{r3, r4, r5, lr}
  4007f6:	4605      	mov	r5, r0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  4007f8:	2208      	movs	r2, #8
  4007fa:	4b09      	ldr	r3, [pc, #36]	; (400820 <ssd1306_write_command+0x2c>)
  4007fc:	635a      	str	r2, [r3, #52]	; 0x34
	ioport_set_pin_level(SSD1306_DC_PIN, false);
	
	spi_set_peripheral_chip_select_value(SPI0, 1);
  4007fe:	4c09      	ldr	r4, [pc, #36]	; (400824 <ssd1306_write_command+0x30>)
  400800:	2101      	movs	r1, #1
  400802:	4620      	mov	r0, r4
  400804:	4b08      	ldr	r3, [pc, #32]	; (400828 <ssd1306_write_command+0x34>)
  400806:	4798      	blx	r3
	spi_write(SPI0, command, 1, 1);
  400808:	2301      	movs	r3, #1
  40080a:	461a      	mov	r2, r3
  40080c:	4629      	mov	r1, r5
  40080e:	4620      	mov	r0, r4
  400810:	4c06      	ldr	r4, [pc, #24]	; (40082c <ssd1306_write_command+0x38>)
  400812:	47a0      	blx	r4
	delay_us(10);
  400814:	f44f 70fd 	mov.w	r0, #506	; 0x1fa
  400818:	4b05      	ldr	r3, [pc, #20]	; (400830 <ssd1306_write_command+0x3c>)
  40081a:	4798      	blx	r3
  40081c:	bd38      	pop	{r3, r4, r5, pc}
  40081e:	bf00      	nop
  400820:	400e1000 	.word	0x400e1000
  400824:	40008000 	.word	0x40008000
  400828:	0040039d 	.word	0x0040039d
  40082c:	004003b3 	.word	0x004003b3
  400830:	20400001 	.word	0x20400001

00400834 <ssd1306_init>:
{
  400834:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  400838:	4d66      	ldr	r5, [pc, #408]	; (4009d4 <ssd1306_init+0x1a0>)
  40083a:	f44f 3600 	mov.w	r6, #131072	; 0x20000
  40083e:	612e      	str	r6, [r5, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400840:	f8c5 60a0 	str.w	r6, [r5, #160]	; 0xa0
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  400844:	4b64      	ldr	r3, [pc, #400]	; (4009d8 <ssd1306_init+0x1a4>)
  400846:	2708      	movs	r7, #8
  400848:	611f      	str	r7, [r3, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  40084a:	f8c3 70a0 	str.w	r7, [r3, #160]	; 0xa0
		base->PIO_PUER = mask;
  40084e:	666e      	str	r6, [r5, #100]	; 0x64
		base->PIO_PPDDR = mask;
  400850:	f8c5 6090 	str.w	r6, [r5, #144]	; 0x90
		base->PIO_MDDR = mask;
  400854:	656e      	str	r6, [r5, #84]	; 0x54
		base->PIO_IFDR = mask;
  400856:	626e      	str	r6, [r5, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  400858:	f8c5 6080 	str.w	r6, [r5, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  40085c:	6f2a      	ldr	r2, [r5, #112]	; 0x70
  40085e:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
  400862:	672a      	str	r2, [r5, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  400864:	6f6a      	ldr	r2, [r5, #116]	; 0x74
  400866:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
  40086a:	676a      	str	r2, [r5, #116]	; 0x74
		base->PIO_PUER = mask;
  40086c:	665f      	str	r7, [r3, #100]	; 0x64
		base->PIO_PPDDR = mask;
  40086e:	f8c3 7090 	str.w	r7, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  400872:	655f      	str	r7, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  400874:	625f      	str	r7, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  400876:	f8c3 7080 	str.w	r7, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  40087a:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  40087c:	f022 0208 	bic.w	r2, r2, #8
  400880:	671a      	str	r2, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  400882:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  400884:	f022 0208 	bic.w	r2, r2, #8
  400888:	675a      	str	r2, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PER = mask;
  40088a:	601f      	str	r7, [r3, #0]
  40088c:	602e      	str	r6, [r5, #0]
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  40088e:	631f      	str	r7, [r3, #48]	; 0x30
  400890:	632e      	str	r6, [r5, #48]	; 0x30
	pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_CLK_MASK, PIO_DEFAULT);
  400892:	f8df 817c 	ldr.w	r8, [pc, #380]	; 400a10 <ssd1306_init+0x1dc>
  400896:	2300      	movs	r3, #0
  400898:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
  40089c:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4008a0:	4640      	mov	r0, r8
  4008a2:	4c4e      	ldr	r4, [pc, #312]	; (4009dc <ssd1306_init+0x1a8>)
  4008a4:	47a0      	blx	r4
	pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_MOSI_MASK, PIO_DEFAULT);
  4008a6:	2300      	movs	r3, #0
  4008a8:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  4008ac:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4008b0:	4640      	mov	r0, r8
  4008b2:	47a0      	blx	r4
	pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_CS_MASK, PIO_DEFAULT);
  4008b4:	2300      	movs	r3, #0
  4008b6:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
  4008ba:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4008be:	4640      	mov	r0, r8
  4008c0:	47a0      	blx	r4
		pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_CLK_MASK, PIO_DEFAULT);
  4008c2:	2300      	movs	r3, #0
  4008c4:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
  4008c8:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4008cc:	4640      	mov	r0, r8
  4008ce:	47a0      	blx	r4
		pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_MOSI_MASK, PIO_DEFAULT);
  4008d0:	2300      	movs	r3, #0
  4008d2:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  4008d6:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4008da:	4640      	mov	r0, r8
  4008dc:	47a0      	blx	r4
		pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_CS_MASK, PIO_DEFAULT);
  4008de:	2300      	movs	r3, #0
  4008e0:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
  4008e4:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4008e8:	4640      	mov	r0, r8
  4008ea:	47a0      	blx	r4
	p_spi->SPI_CR = SPI_CR_SPIDIS;
  4008ec:	4c3c      	ldr	r4, [pc, #240]	; (4009e0 <ssd1306_init+0x1ac>)
  4008ee:	f04f 0902 	mov.w	r9, #2
  4008f2:	f8c4 9000 	str.w	r9, [r4]
	p_spi->SPI_CR = SPI_CR_SWRST;
  4008f6:	f04f 0880 	mov.w	r8, #128	; 0x80
  4008fa:	f8c4 8000 	str.w	r8, [r4]
	p_spi->SPI_MR |= SPI_MR_MSTR;
  4008fe:	6863      	ldr	r3, [r4, #4]
  400900:	f043 0301 	orr.w	r3, r3, #1
  400904:	6063      	str	r3, [r4, #4]
		spi_configure_cs_behavior(SPI0, 1, SPI_CS_KEEP_LOW);
  400906:	463a      	mov	r2, r7
  400908:	2101      	movs	r1, #1
  40090a:	4620      	mov	r0, r4
  40090c:	4b35      	ldr	r3, [pc, #212]	; (4009e4 <ssd1306_init+0x1b0>)
  40090e:	4798      	blx	r3
		spi_set_clock_polarity(SPI0, 1, 0);
  400910:	2200      	movs	r2, #0
  400912:	2101      	movs	r1, #1
  400914:	4620      	mov	r0, r4
  400916:	4b34      	ldr	r3, [pc, #208]	; (4009e8 <ssd1306_init+0x1b4>)
  400918:	4798      	blx	r3
		spi_set_clock_phase(SPI0, 1, 0);
  40091a:	2200      	movs	r2, #0
  40091c:	2101      	movs	r1, #1
  40091e:	4620      	mov	r0, r4
  400920:	4b32      	ldr	r3, [pc, #200]	; (4009ec <ssd1306_init+0x1b8>)
  400922:	4798      	blx	r3
	p_spi->SPI_MR &= (~SPI_MR_PS);
  400924:	6863      	ldr	r3, [r4, #4]
  400926:	f023 0302 	bic.w	r3, r3, #2
  40092a:	6063      	str	r3, [r4, #4]
		spi_set_bits_per_transfer(SPI0, 1, SPI_CSR_BITS_8_BIT);
  40092c:	2200      	movs	r2, #0
  40092e:	2101      	movs	r1, #1
  400930:	4620      	mov	r0, r4
  400932:	4b2f      	ldr	r3, [pc, #188]	; (4009f0 <ssd1306_init+0x1bc>)
  400934:	4798      	blx	r3
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable_loopback(Spi *p_spi)
{
	p_spi->SPI_MR &= (~SPI_MR_LLB);
  400936:	6863      	ldr	r3, [r4, #4]
  400938:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  40093c:	6063      	str	r3, [r4, #4]
	p_spi->SPI_MR |= SPI_MR_MODFDIS;
  40093e:	6863      	ldr	r3, [r4, #4]
  400940:	f043 0310 	orr.w	r3, r3, #16
  400944:	6063      	str	r3, [r4, #4]
		int div = spi_calc_baudrate_div(1000000, sysclk_get_peripheral_hz());
  400946:	492b      	ldr	r1, [pc, #172]	; (4009f4 <ssd1306_init+0x1c0>)
  400948:	482b      	ldr	r0, [pc, #172]	; (4009f8 <ssd1306_init+0x1c4>)
  40094a:	4b2c      	ldr	r3, [pc, #176]	; (4009fc <ssd1306_init+0x1c8>)
  40094c:	4798      	blx	r3
		spi_set_baudrate_div(SPI0,1, div);
  40094e:	b2c2      	uxtb	r2, r0
  400950:	2101      	movs	r1, #1
  400952:	4620      	mov	r0, r4
  400954:	4b2a      	ldr	r3, [pc, #168]	; (400a00 <ssd1306_init+0x1cc>)
  400956:	4798      	blx	r3
		spi_enable_clock(SPI0);
  400958:	4620      	mov	r0, r4
  40095a:	4b2a      	ldr	r3, [pc, #168]	; (400a04 <ssd1306_init+0x1d0>)
  40095c:	4798      	blx	r3
	p_spi->SPI_CR = SPI_CR_SPIEN;
  40095e:	2301      	movs	r3, #1
  400960:	6023      	str	r3, [r4, #0]
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  400962:	636e      	str	r6, [r5, #52]	; 0x34
	delay_cycles(delay_10us); // At lest 10us
  400964:	f640 30b8 	movw	r0, #3000	; 0xbb8
  400968:	4c27      	ldr	r4, [pc, #156]	; (400a08 <ssd1306_init+0x1d4>)
  40096a:	47a0      	blx	r4
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  40096c:	632e      	str	r6, [r5, #48]	; 0x30
	delay_cycles(delay_10us); // At lest 10us
  40096e:	f640 30b8 	movw	r0, #3000	; 0xbb8
  400972:	47a0      	blx	r4
  400974:	632e      	str	r6, [r5, #48]	; 0x30
	ssd1306_write_command(SSD1306_CMD_SET_MULTIPLEX_RATIO);
  400976:	20a8      	movs	r0, #168	; 0xa8
  400978:	4c24      	ldr	r4, [pc, #144]	; (400a0c <ssd1306_init+0x1d8>)
  40097a:	47a0      	blx	r4
	ssd1306_write_command(0x1F);
  40097c:	201f      	movs	r0, #31
  40097e:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_OFFSET);
  400980:	20d3      	movs	r0, #211	; 0xd3
  400982:	47a0      	blx	r4
	ssd1306_write_command(0x00);
  400984:	2000      	movs	r0, #0
  400986:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_START_LINE(0x00));
  400988:	2040      	movs	r0, #64	; 0x40
  40098a:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_SEGMENT_RE_MAP_COL127_SEG0);
  40098c:	20a1      	movs	r0, #161	; 0xa1
  40098e:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_COM_OUTPUT_SCAN_DOWN);
  400990:	20c8      	movs	r0, #200	; 0xc8
  400992:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_COM_PINS);
  400994:	20da      	movs	r0, #218	; 0xda
  400996:	47a0      	blx	r4
	ssd1306_write_command(0x02);
  400998:	4648      	mov	r0, r9
  40099a:	47a0      	blx	r4
 *
 * \retval contrast the contrast value written to the OLED controller
 */
static inline uint8_t ssd1306_set_contrast(uint8_t contrast)
{
	ssd1306_write_command(SSD1306_CMD_SET_CONTRAST_CONTROL_FOR_BANK0);
  40099c:	2081      	movs	r0, #129	; 0x81
  40099e:	47a0      	blx	r4
	ssd1306_write_command(contrast);
  4009a0:	208f      	movs	r0, #143	; 0x8f
  4009a2:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_ENTIRE_DISPLAY_AND_GDDRAM_ON);
  4009a4:	20a4      	movs	r0, #164	; 0xa4
  4009a6:	47a0      	blx	r4
 * This function will disable invert on all pixels on the OLED
 *
 */
static inline void ssd1306_display_invert_disable(void)
{
	ssd1306_write_command(SSD1306_CMD_SET_NORMAL_DISPLAY);
  4009a8:	20a6      	movs	r0, #166	; 0xa6
  4009aa:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_CLOCK_DIVIDE_RATIO);
  4009ac:	20d5      	movs	r0, #213	; 0xd5
  4009ae:	47a0      	blx	r4
	ssd1306_write_command(0x80);
  4009b0:	4640      	mov	r0, r8
  4009b2:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_CHARGE_PUMP_SETTING);
  4009b4:	208d      	movs	r0, #141	; 0x8d
  4009b6:	47a0      	blx	r4
	ssd1306_write_command(0x14);
  4009b8:	2014      	movs	r0, #20
  4009ba:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_VCOMH_DESELECT_LEVEL);
  4009bc:	20db      	movs	r0, #219	; 0xdb
  4009be:	47a0      	blx	r4
	ssd1306_write_command(0x40); // Default => 0x20 (0.77*VCC)
  4009c0:	2040      	movs	r0, #64	; 0x40
  4009c2:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_PRE_CHARGE_PERIOD);
  4009c4:	20d9      	movs	r0, #217	; 0xd9
  4009c6:	47a0      	blx	r4
	ssd1306_write_command(0xF1);
  4009c8:	20f1      	movs	r0, #241	; 0xf1
  4009ca:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_ON);
  4009cc:	20af      	movs	r0, #175	; 0xaf
  4009ce:	47a0      	blx	r4
  4009d0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4009d4:	400e1200 	.word	0x400e1200
  4009d8:	400e1000 	.word	0x400e1000
  4009dc:	00400cf5 	.word	0x00400cf5
  4009e0:	40008000 	.word	0x40008000
  4009e4:	00400423 	.word	0x00400423
  4009e8:	004003e7 	.word	0x004003e7
  4009ec:	00400405 	.word	0x00400405
  4009f0:	00400469 	.word	0x00400469
  4009f4:	08f0d180 	.word	0x08f0d180
  4009f8:	000f4240 	.word	0x000f4240
  4009fc:	0040047d 	.word	0x0040047d
  400a00:	00400493 	.word	0x00400493
  400a04:	00400371 	.word	0x00400371
  400a08:	20400001 	.word	0x20400001
  400a0c:	004007f5 	.word	0x004007f5
  400a10:	400e1400 	.word	0x400e1400

00400a14 <ssd1306_write_data>:
 * data write function is called based on the selected interface.
 *
 * \param data the data to write
 */
void ssd1306_write_data(uint8_t data)
{
  400a14:	b538      	push	{r3, r4, r5, lr}
  400a16:	4605      	mov	r5, r0
  400a18:	2208      	movs	r2, #8
  400a1a:	4b09      	ldr	r3, [pc, #36]	; (400a40 <ssd1306_write_data+0x2c>)
  400a1c:	631a      	str	r2, [r3, #48]	; 0x30
	ioport_set_pin_level(SSD1306_DC_PIN, true);
	
	spi_set_peripheral_chip_select_value(SPI0, 1);
  400a1e:	4c09      	ldr	r4, [pc, #36]	; (400a44 <ssd1306_write_data+0x30>)
  400a20:	2101      	movs	r1, #1
  400a22:	4620      	mov	r0, r4
  400a24:	4b08      	ldr	r3, [pc, #32]	; (400a48 <ssd1306_write_data+0x34>)
  400a26:	4798      	blx	r3
	spi_write(SPI0, data, 1, 1);
  400a28:	2301      	movs	r3, #1
  400a2a:	461a      	mov	r2, r3
  400a2c:	4629      	mov	r1, r5
  400a2e:	4620      	mov	r0, r4
  400a30:	4c06      	ldr	r4, [pc, #24]	; (400a4c <ssd1306_write_data+0x38>)
  400a32:	47a0      	blx	r4
	delay_us(10);
  400a34:	f44f 70fd 	mov.w	r0, #506	; 0x1fa
  400a38:	4b05      	ldr	r3, [pc, #20]	; (400a50 <ssd1306_write_data+0x3c>)
  400a3a:	4798      	blx	r3
  400a3c:	bd38      	pop	{r3, r4, r5, pc}
  400a3e:	bf00      	nop
  400a40:	400e1000 	.word	0x400e1000
  400a44:	40008000 	.word	0x40008000
  400a48:	0040039d 	.word	0x0040039d
  400a4c:	004003b3 	.word	0x004003b3
  400a50:	20400001 	.word	0x20400001

00400a54 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  400a54:	b510      	push	{r4, lr}
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  400a56:	4810      	ldr	r0, [pc, #64]	; (400a98 <sysclk_init+0x44>)
  400a58:	4b10      	ldr	r3, [pc, #64]	; (400a9c <sysclk_init+0x48>)
  400a5a:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  400a5c:	213e      	movs	r1, #62	; 0x3e
  400a5e:	2000      	movs	r0, #0
  400a60:	4b0f      	ldr	r3, [pc, #60]	; (400aa0 <sysclk_init+0x4c>)
  400a62:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  400a64:	4c0f      	ldr	r4, [pc, #60]	; (400aa4 <sysclk_init+0x50>)
  400a66:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
  400a68:	2800      	cmp	r0, #0
  400a6a:	d0fc      	beq.n	400a66 <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
  400a6c:	4b0e      	ldr	r3, [pc, #56]	; (400aa8 <sysclk_init+0x54>)
  400a6e:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  400a70:	4a0e      	ldr	r2, [pc, #56]	; (400aac <sysclk_init+0x58>)
  400a72:	4b0f      	ldr	r3, [pc, #60]	; (400ab0 <sysclk_init+0x5c>)
  400a74:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
	return pmc_is_locked_pllack();
  400a76:	4c0f      	ldr	r4, [pc, #60]	; (400ab4 <sysclk_init+0x60>)
  400a78:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  400a7a:	2800      	cmp	r0, #0
  400a7c:	d0fc      	beq.n	400a78 <sysclk_init+0x24>
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
  400a7e:	2002      	movs	r0, #2
  400a80:	4b0d      	ldr	r3, [pc, #52]	; (400ab8 <sysclk_init+0x64>)
  400a82:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  400a84:	2000      	movs	r0, #0
  400a86:	4b0d      	ldr	r3, [pc, #52]	; (400abc <sysclk_init+0x68>)
  400a88:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}
	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  400a8a:	4b0d      	ldr	r3, [pc, #52]	; (400ac0 <sysclk_init+0x6c>)
  400a8c:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  400a8e:	4802      	ldr	r0, [pc, #8]	; (400a98 <sysclk_init+0x44>)
  400a90:	4b02      	ldr	r3, [pc, #8]	; (400a9c <sysclk_init+0x48>)
  400a92:	4798      	blx	r3
  400a94:	bd10      	pop	{r4, pc}
  400a96:	bf00      	nop
  400a98:	11e1a300 	.word	0x11e1a300
  400a9c:	00401451 	.word	0x00401451
  400aa0:	00400edd 	.word	0x00400edd
  400aa4:	00400f31 	.word	0x00400f31
  400aa8:	00400f41 	.word	0x00400f41
  400aac:	20183f01 	.word	0x20183f01
  400ab0:	400e0600 	.word	0x400e0600
  400ab4:	00400f51 	.word	0x00400f51
  400ab8:	00400e41 	.word	0x00400e41
  400abc:	00400e79 	.word	0x00400e79
  400ac0:	00401345 	.word	0x00401345

00400ac4 <board_init>:
	__ISB();
}
#endif

void board_init(void)
{
  400ac4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  400ac6:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  400aca:	4b48      	ldr	r3, [pc, #288]	; (400bec <board_init+0x128>)
  400acc:	605a      	str	r2, [r3, #4]
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  400ace:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400ad2:	f3bf 8f6f 	isb	sy
__STATIC_INLINE void SCB_EnableICache(void)
{
  #if (__ICACHE_PRESENT == 1)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0;                       // invalidate I-Cache
  400ad6:	4b46      	ldr	r3, [pc, #280]	; (400bf0 <board_init+0x12c>)
  400ad8:	2200      	movs	r2, #0
  400ada:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
    SCB->CCR |=  SCB_CCR_IC_Msk;            // enable I-Cache
  400ade:	695a      	ldr	r2, [r3, #20]
  400ae0:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
  400ae4:	615a      	str	r2, [r3, #20]
  __ASM volatile ("dsb");
  400ae6:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400aea:	f3bf 8f6f 	isb	sy
{
  #if (__DCACHE_PRESENT == 1)
    uint32_t ccsidr, sshift, wshift, sw;
    uint32_t sets, ways;

    ccsidr  = SCB->CCSIDR;
  400aee:	f8d3 7080 	ldr.w	r7, [r3, #128]	; 0x80
    sets    = CCSIDR_SETS(ccsidr);
  400af2:	f3c7 364e 	ubfx	r6, r7, #13, #15
    sshift  = CCSIDR_LSSHIFT(ccsidr) + 4;
  400af6:	f007 0007 	and.w	r0, r7, #7
  400afa:	3004      	adds	r0, #4
    ways    = CCSIDR_WAYS(ccsidr);
  400afc:	f3c7 07c9 	ubfx	r7, r7, #3, #10
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
  400b00:	fab7 fe87 	clz	lr, r7
    wshift  = __CLZ(ways) & 0x1f;
  400b04:	f00e 0e1f 	and.w	lr, lr, #31
  __ASM volatile ("dsb");
  400b08:	f3bf 8f4f 	dsb	sy
  400b0c:	f04f 34ff 	mov.w	r4, #4294967295
  400b10:	fa04 fc00 	lsl.w	ip, r4, r0
  400b14:	fa06 f000 	lsl.w	r0, r6, r0
  400b18:	fa04 f40e 	lsl.w	r4, r4, lr
  400b1c:	fa07 fe0e 	lsl.w	lr, r7, lr

    do {                                    // invalidate D-Cache
         int32_t tmpways = ways;
         do {
              sw = ((tmpways << wshift) | (sets << sshift));
              SCB->DCISW = sw;
  400b20:	461d      	mov	r5, r3
         int32_t tmpways = ways;
  400b22:	463a      	mov	r2, r7
  400b24:	4673      	mov	r3, lr
              sw = ((tmpways << wshift) | (sets << sshift));
  400b26:	ea40 0103 	orr.w	r1, r0, r3
              SCB->DCISW = sw;
  400b2a:	f8c5 1260 	str.w	r1, [r5, #608]	; 0x260
            } while(tmpways--);
  400b2e:	3a01      	subs	r2, #1
  400b30:	4423      	add	r3, r4
  400b32:	f1b2 3fff 	cmp.w	r2, #4294967295
  400b36:	d1f6      	bne.n	400b26 <board_init+0x62>
        } while(sets--);
  400b38:	3e01      	subs	r6, #1
  400b3a:	4460      	add	r0, ip
  400b3c:	f1b6 3fff 	cmp.w	r6, #4294967295
  400b40:	d1ef      	bne.n	400b22 <board_init+0x5e>
  400b42:	f3bf 8f4f 	dsb	sy
    __DSB();

    SCB->CCR |=  SCB_CCR_DC_Msk;            // enable D-Cache
  400b46:	4b2a      	ldr	r3, [pc, #168]	; (400bf0 <board_init+0x12c>)
  400b48:	695a      	ldr	r2, [r3, #20]
  400b4a:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
  400b4e:	615a      	str	r2, [r3, #20]
  400b50:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400b54:	f3bf 8f6f 	isb	sy
		*dst++ = *src++;
	}
#endif
#else
	/* TCM Configuration */
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  400b58:	4a26      	ldr	r2, [pc, #152]	; (400bf4 <board_init+0x130>)
  400b5a:	4927      	ldr	r1, [pc, #156]	; (400bf8 <board_init+0x134>)
  400b5c:	6051      	str	r1, [r2, #4]
					| EEFC_FCR_FARG(8));
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  400b5e:	f5a1 7180 	sub.w	r1, r1, #256	; 0x100
  400b62:	6051      	str	r1, [r2, #4]
  __ASM volatile ("dsb");
  400b64:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400b68:	f3bf 8f6f 	isb	sy
	SCB->ITCMCR &= ~(uint32_t)(1UL);
  400b6c:	f8d3 2290 	ldr.w	r2, [r3, #656]	; 0x290
  400b70:	f022 0201 	bic.w	r2, r2, #1
  400b74:	f8c3 2290 	str.w	r2, [r3, #656]	; 0x290
	SCB->DTCMCR &= ~(uint32_t)SCB_DTCMCR_EN_Msk;
  400b78:	f8d3 2294 	ldr.w	r2, [r3, #660]	; 0x294
  400b7c:	f022 0201 	bic.w	r2, r2, #1
  400b80:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  __ASM volatile ("dsb");
  400b84:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400b88:	f3bf 8f6f 	isb	sy
  400b8c:	200a      	movs	r0, #10
  400b8e:	4c1b      	ldr	r4, [pc, #108]	; (400bfc <board_init+0x138>)
  400b90:	47a0      	blx	r4
  400b92:	200b      	movs	r0, #11
  400b94:	47a0      	blx	r4
  400b96:	200c      	movs	r0, #12
  400b98:	47a0      	blx	r4
  400b9a:	2010      	movs	r0, #16
  400b9c:	47a0      	blx	r4
  400b9e:	2011      	movs	r0, #17
  400ba0:	47a0      	blx	r4
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  400ba2:	4b17      	ldr	r3, [pc, #92]	; (400c00 <board_init+0x13c>)
  400ba4:	f44f 7280 	mov.w	r2, #256	; 0x100
  400ba8:	611a      	str	r2, [r3, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400baa:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  400bae:	631a      	str	r2, [r3, #48]	; 0x30
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  400bb0:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
  400bb4:	f44f 6200 	mov.w	r2, #2048	; 0x800
  400bb8:	615a      	str	r2, [r3, #20]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400bba:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		base->PIO_PUER = mask;
  400bbe:	665a      	str	r2, [r3, #100]	; 0x64
		base->PIO_PPDDR = mask;
  400bc0:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  400bc4:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFER = mask;
  400bc6:	621a      	str	r2, [r3, #32]
		base->PIO_IFSCER = mask;
  400bc8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
		base->PIO_ABCDSR[0] &= ~mask;
  400bcc:	6f19      	ldr	r1, [r3, #112]	; 0x70
  400bce:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
  400bd2:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  400bd4:	6f59      	ldr	r1, [r3, #116]	; 0x74
  400bd6:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
  400bda:	6759      	str	r1, [r3, #116]	; 0x74
	case IOPORT_SENSE_FALLING:
		base->PIO_ESR = mask;
		base->PIO_FELLSR = mask;
		break;
	case IOPORT_SENSE_RISING:
		base->PIO_ESR = mask;
  400bdc:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		base->PIO_REHLSR = mask;
  400be0:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
		break;
	default:
		base->PIO_AIMDR = mask;
		return;
	}
	base->PIO_AIMER = mask;
  400be4:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
  400be8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  400bea:	bf00      	nop
  400bec:	400e1850 	.word	0x400e1850
  400bf0:	e000ed00 	.word	0xe000ed00
  400bf4:	400e0c00 	.word	0x400e0c00
  400bf8:	5a00080c 	.word	0x5a00080c
  400bfc:	00400f61 	.word	0x00400f61
  400c00:	400e1200 	.word	0x400e1200

00400c04 <pio_set_peripheral>:
		const uint32_t ul_mask)
{
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  400c04:	6442      	str	r2, [r0, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  400c06:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  400c0a:	d03a      	beq.n	400c82 <pio_set_peripheral+0x7e>
  400c0c:	d813      	bhi.n	400c36 <pio_set_peripheral+0x32>
  400c0e:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  400c12:	d025      	beq.n	400c60 <pio_set_peripheral+0x5c>
  400c14:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  400c18:	d10a      	bne.n	400c30 <pio_set_peripheral+0x2c>

		ul_sr = p_pio->PIO_ABCDSR[1];
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
		break;
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400c1a:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  400c1c:	4313      	orrs	r3, r2
  400c1e:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400c20:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  400c22:	6f41      	ldr	r1, [r0, #116]	; 0x74
  400c24:	400b      	ands	r3, r1
  400c26:	ea23 0302 	bic.w	r3, r3, r2
  400c2a:	6743      	str	r3, [r0, #116]	; 0x74
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  400c2c:	6042      	str	r2, [r0, #4]
  400c2e:	4770      	bx	lr
	switch (ul_type) {
  400c30:	2900      	cmp	r1, #0
  400c32:	d1fb      	bne.n	400c2c <pio_set_peripheral+0x28>
  400c34:	4770      	bx	lr
  400c36:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  400c3a:	d021      	beq.n	400c80 <pio_set_peripheral+0x7c>
  400c3c:	d809      	bhi.n	400c52 <pio_set_peripheral+0x4e>
  400c3e:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  400c42:	d1f3      	bne.n	400c2c <pio_set_peripheral+0x28>
		ul_sr = p_pio->PIO_ABCDSR[0];
  400c44:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  400c46:	4313      	orrs	r3, r2
  400c48:	6703      	str	r3, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  400c4a:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  400c4c:	4313      	orrs	r3, r2
  400c4e:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  400c50:	e7ec      	b.n	400c2c <pio_set_peripheral+0x28>
	switch (ul_type) {
  400c52:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  400c56:	d013      	beq.n	400c80 <pio_set_peripheral+0x7c>
  400c58:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  400c5c:	d010      	beq.n	400c80 <pio_set_peripheral+0x7c>
  400c5e:	e7e5      	b.n	400c2c <pio_set_peripheral+0x28>
{
  400c60:	b410      	push	{r4}
		ul_sr = p_pio->PIO_ABCDSR[0];
  400c62:	6f01      	ldr	r1, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  400c64:	6f04      	ldr	r4, [r0, #112]	; 0x70
  400c66:	43d3      	mvns	r3, r2
  400c68:	4021      	ands	r1, r4
  400c6a:	461c      	mov	r4, r3
  400c6c:	4019      	ands	r1, r3
  400c6e:	6701      	str	r1, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  400c70:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  400c72:	6f41      	ldr	r1, [r0, #116]	; 0x74
  400c74:	400b      	ands	r3, r1
  400c76:	4023      	ands	r3, r4
  400c78:	6743      	str	r3, [r0, #116]	; 0x74
	p_pio->PIO_PDR = ul_mask;
  400c7a:	6042      	str	r2, [r0, #4]
}
  400c7c:	f85d 4b04 	ldr.w	r4, [sp], #4
  400c80:	4770      	bx	lr
		ul_sr = p_pio->PIO_ABCDSR[0];
  400c82:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  400c84:	6f01      	ldr	r1, [r0, #112]	; 0x70
  400c86:	400b      	ands	r3, r1
  400c88:	ea23 0302 	bic.w	r3, r3, r2
  400c8c:	6703      	str	r3, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  400c8e:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  400c90:	4313      	orrs	r3, r2
  400c92:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  400c94:	e7ca      	b.n	400c2c <pio_set_peripheral+0x28>

00400c96 <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  400c96:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
  400c98:	f012 0f01 	tst.w	r2, #1
  400c9c:	d10d      	bne.n	400cba <pio_set_input+0x24>
		p_pio->PIO_PUDR = ul_mask;
  400c9e:	6601      	str	r1, [r0, #96]	; 0x60
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  400ca0:	f012 0f0a 	tst.w	r2, #10
  400ca4:	d00b      	beq.n	400cbe <pio_set_input+0x28>
		p_pio->PIO_IFER = ul_mask;
  400ca6:	6201      	str	r1, [r0, #32]
	if (ul_attribute & PIO_DEGLITCH) {
  400ca8:	f012 0f02 	tst.w	r2, #2
  400cac:	d109      	bne.n	400cc2 <pio_set_input+0x2c>
		if (ul_attribute & PIO_DEBOUNCE) {
  400cae:	f012 0f08 	tst.w	r2, #8
  400cb2:	d008      	beq.n	400cc6 <pio_set_input+0x30>
			p_pio->PIO_IFSCER = ul_mask;
  400cb4:	f8c0 1084 	str.w	r1, [r0, #132]	; 0x84
  400cb8:	e005      	b.n	400cc6 <pio_set_input+0x30>
		p_pio->PIO_PUER = ul_mask;
  400cba:	6641      	str	r1, [r0, #100]	; 0x64
  400cbc:	e7f0      	b.n	400ca0 <pio_set_input+0xa>
		p_pio->PIO_IFDR = ul_mask;
  400cbe:	6241      	str	r1, [r0, #36]	; 0x24
  400cc0:	e7f2      	b.n	400ca8 <pio_set_input+0x12>
		p_pio->PIO_IFSCDR = ul_mask;
  400cc2:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
	p_pio->PIO_ODR = ul_mask;
  400cc6:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
  400cc8:	6001      	str	r1, [r0, #0]
  400cca:	4770      	bx	lr

00400ccc <pio_set_output>:
{
  400ccc:	b410      	push	{r4}
  400cce:	9c01      	ldr	r4, [sp, #4]
	p_pio->PIO_IDR = ul_mask;
  400cd0:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
  400cd2:	b94c      	cbnz	r4, 400ce8 <pio_set_output+0x1c>
		p_pio->PIO_PUDR = ul_mask;
  400cd4:	6601      	str	r1, [r0, #96]	; 0x60
	if (ul_multidrive_enable) {
  400cd6:	b14b      	cbz	r3, 400cec <pio_set_output+0x20>
		p_pio->PIO_MDER = ul_mask;
  400cd8:	6501      	str	r1, [r0, #80]	; 0x50
	if (ul_default_level) {
  400cda:	b94a      	cbnz	r2, 400cf0 <pio_set_output+0x24>
		p_pio->PIO_CODR = ul_mask;
  400cdc:	6341      	str	r1, [r0, #52]	; 0x34
	p_pio->PIO_OER = ul_mask;
  400cde:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
  400ce0:	6001      	str	r1, [r0, #0]
}
  400ce2:	f85d 4b04 	ldr.w	r4, [sp], #4
  400ce6:	4770      	bx	lr
		p_pio->PIO_PUER = ul_mask;
  400ce8:	6641      	str	r1, [r0, #100]	; 0x64
  400cea:	e7f4      	b.n	400cd6 <pio_set_output+0xa>
		p_pio->PIO_MDDR = ul_mask;
  400cec:	6541      	str	r1, [r0, #84]	; 0x54
  400cee:	e7f4      	b.n	400cda <pio_set_output+0xe>
		p_pio->PIO_SODR = ul_mask;
  400cf0:	6301      	str	r1, [r0, #48]	; 0x30
  400cf2:	e7f4      	b.n	400cde <pio_set_output+0x12>

00400cf4 <pio_configure>:
{
  400cf4:	b570      	push	{r4, r5, r6, lr}
  400cf6:	b082      	sub	sp, #8
  400cf8:	4605      	mov	r5, r0
  400cfa:	4616      	mov	r6, r2
  400cfc:	461c      	mov	r4, r3
	switch (ul_type) {
  400cfe:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  400d02:	d014      	beq.n	400d2e <pio_configure+0x3a>
  400d04:	d90a      	bls.n	400d1c <pio_configure+0x28>
  400d06:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  400d0a:	d024      	beq.n	400d56 <pio_configure+0x62>
  400d0c:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  400d10:	d021      	beq.n	400d56 <pio_configure+0x62>
  400d12:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  400d16:	d017      	beq.n	400d48 <pio_configure+0x54>
		return 0;
  400d18:	2000      	movs	r0, #0
  400d1a:	e01a      	b.n	400d52 <pio_configure+0x5e>
	switch (ul_type) {
  400d1c:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  400d20:	d005      	beq.n	400d2e <pio_configure+0x3a>
  400d22:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  400d26:	d002      	beq.n	400d2e <pio_configure+0x3a>
  400d28:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  400d2c:	d1f4      	bne.n	400d18 <pio_configure+0x24>
		pio_set_peripheral(p_pio, ul_type, ul_mask);
  400d2e:	4632      	mov	r2, r6
  400d30:	4628      	mov	r0, r5
  400d32:	4b11      	ldr	r3, [pc, #68]	; (400d78 <pio_configure+0x84>)
  400d34:	4798      	blx	r3
	if (ul_pull_up_enable) {
  400d36:	f014 0f01 	tst.w	r4, #1
  400d3a:	d102      	bne.n	400d42 <pio_configure+0x4e>
		p_pio->PIO_PUDR = ul_mask;
  400d3c:	662e      	str	r6, [r5, #96]	; 0x60
	return 1;
  400d3e:	2001      	movs	r0, #1
  400d40:	e007      	b.n	400d52 <pio_configure+0x5e>
		p_pio->PIO_PUER = ul_mask;
  400d42:	666e      	str	r6, [r5, #100]	; 0x64
	return 1;
  400d44:	2001      	movs	r0, #1
  400d46:	e004      	b.n	400d52 <pio_configure+0x5e>
		pio_set_input(p_pio, ul_mask, ul_attribute);
  400d48:	461a      	mov	r2, r3
  400d4a:	4631      	mov	r1, r6
  400d4c:	4b0b      	ldr	r3, [pc, #44]	; (400d7c <pio_configure+0x88>)
  400d4e:	4798      	blx	r3
	return 1;
  400d50:	2001      	movs	r0, #1
}
  400d52:	b002      	add	sp, #8
  400d54:	bd70      	pop	{r4, r5, r6, pc}
		pio_set_output(p_pio, ul_mask, (ul_type == PIO_OUTPUT_1),
  400d56:	f004 0301 	and.w	r3, r4, #1
  400d5a:	9300      	str	r3, [sp, #0]
  400d5c:	f3c4 0380 	ubfx	r3, r4, #2, #1
  400d60:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  400d64:	bf14      	ite	ne
  400d66:	2200      	movne	r2, #0
  400d68:	2201      	moveq	r2, #1
  400d6a:	4631      	mov	r1, r6
  400d6c:	4628      	mov	r0, r5
  400d6e:	4c04      	ldr	r4, [pc, #16]	; (400d80 <pio_configure+0x8c>)
  400d70:	47a0      	blx	r4
	return 1;
  400d72:	2001      	movs	r0, #1
		break;
  400d74:	e7ed      	b.n	400d52 <pio_configure+0x5e>
  400d76:	bf00      	nop
  400d78:	00400c05 	.word	0x00400c05
  400d7c:	00400c97 	.word	0x00400c97
  400d80:	00400ccd 	.word	0x00400ccd

00400d84 <pio_get_interrupt_status>:
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
  400d84:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
  400d86:	4770      	bx	lr

00400d88 <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
  400d88:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
  400d8a:	4770      	bx	lr

00400d8c <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  400d8c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400d90:	4604      	mov	r4, r0
  400d92:	4688      	mov	r8, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  400d94:	4b0e      	ldr	r3, [pc, #56]	; (400dd0 <pio_handler_process+0x44>)
  400d96:	4798      	blx	r3
  400d98:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
  400d9a:	4620      	mov	r0, r4
  400d9c:	4b0d      	ldr	r3, [pc, #52]	; (400dd4 <pio_handler_process+0x48>)
  400d9e:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
  400da0:	4005      	ands	r5, r0
  400da2:	d013      	beq.n	400dcc <pio_handler_process+0x40>
  400da4:	4c0c      	ldr	r4, [pc, #48]	; (400dd8 <pio_handler_process+0x4c>)
  400da6:	f104 0660 	add.w	r6, r4, #96	; 0x60
  400daa:	e003      	b.n	400db4 <pio_handler_process+0x28>
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
  400dac:	42b4      	cmp	r4, r6
  400dae:	d00d      	beq.n	400dcc <pio_handler_process+0x40>
  400db0:	3410      	adds	r4, #16
		while (status != 0) {
  400db2:	b15d      	cbz	r5, 400dcc <pio_handler_process+0x40>
			if (gs_interrupt_sources[i].id == ul_id) {
  400db4:	6820      	ldr	r0, [r4, #0]
  400db6:	4540      	cmp	r0, r8
  400db8:	d1f8      	bne.n	400dac <pio_handler_process+0x20>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  400dba:	6861      	ldr	r1, [r4, #4]
  400dbc:	4229      	tst	r1, r5
  400dbe:	d0f5      	beq.n	400dac <pio_handler_process+0x20>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  400dc0:	68e3      	ldr	r3, [r4, #12]
  400dc2:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  400dc4:	6863      	ldr	r3, [r4, #4]
  400dc6:	ea25 0503 	bic.w	r5, r5, r3
  400dca:	e7ef      	b.n	400dac <pio_handler_process+0x20>
  400dcc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400dd0:	00400d85 	.word	0x00400d85
  400dd4:	00400d89 	.word	0x00400d89
  400dd8:	20400bf0 	.word	0x20400bf0

00400ddc <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  400ddc:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
  400dde:	210a      	movs	r1, #10
  400de0:	4801      	ldr	r0, [pc, #4]	; (400de8 <PIOA_Handler+0xc>)
  400de2:	4b02      	ldr	r3, [pc, #8]	; (400dec <PIOA_Handler+0x10>)
  400de4:	4798      	blx	r3
  400de6:	bd08      	pop	{r3, pc}
  400de8:	400e0e00 	.word	0x400e0e00
  400dec:	00400d8d 	.word	0x00400d8d

00400df0 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  400df0:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
  400df2:	210b      	movs	r1, #11
  400df4:	4801      	ldr	r0, [pc, #4]	; (400dfc <PIOB_Handler+0xc>)
  400df6:	4b02      	ldr	r3, [pc, #8]	; (400e00 <PIOB_Handler+0x10>)
  400df8:	4798      	blx	r3
  400dfa:	bd08      	pop	{r3, pc}
  400dfc:	400e1000 	.word	0x400e1000
  400e00:	00400d8d 	.word	0x00400d8d

00400e04 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  400e04:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
  400e06:	210c      	movs	r1, #12
  400e08:	4801      	ldr	r0, [pc, #4]	; (400e10 <PIOC_Handler+0xc>)
  400e0a:	4b02      	ldr	r3, [pc, #8]	; (400e14 <PIOC_Handler+0x10>)
  400e0c:	4798      	blx	r3
  400e0e:	bd08      	pop	{r3, pc}
  400e10:	400e1200 	.word	0x400e1200
  400e14:	00400d8d 	.word	0x00400d8d

00400e18 <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
  400e18:	b508      	push	{r3, lr}
	pio_handler_process(PIOD, ID_PIOD);
  400e1a:	2110      	movs	r1, #16
  400e1c:	4801      	ldr	r0, [pc, #4]	; (400e24 <PIOD_Handler+0xc>)
  400e1e:	4b02      	ldr	r3, [pc, #8]	; (400e28 <PIOD_Handler+0x10>)
  400e20:	4798      	blx	r3
  400e22:	bd08      	pop	{r3, pc}
  400e24:	400e1400 	.word	0x400e1400
  400e28:	00400d8d 	.word	0x00400d8d

00400e2c <PIOE_Handler>:
/**
 * \brief Parallel IO Controller E interrupt handler.
 * Redefined PIOE interrupt handler for NVIC interrupt table.
 */
void PIOE_Handler(void)
{
  400e2c:	b508      	push	{r3, lr}
	pio_handler_process(PIOE, ID_PIOE);
  400e2e:	2111      	movs	r1, #17
  400e30:	4801      	ldr	r0, [pc, #4]	; (400e38 <PIOE_Handler+0xc>)
  400e32:	4b02      	ldr	r3, [pc, #8]	; (400e3c <PIOE_Handler+0x10>)
  400e34:	4798      	blx	r3
  400e36:	bd08      	pop	{r3, pc}
  400e38:	400e1600 	.word	0x400e1600
  400e3c:	00400d8d 	.word	0x00400d8d

00400e40 <pmc_mck_set_division>:
 *
 * \param ul_div Division value.
 */
void pmc_mck_set_division(uint32_t ul_div)
{
	switch (ul_div) {
  400e40:	2803      	cmp	r0, #3
  400e42:	d011      	beq.n	400e68 <pmc_mck_set_division+0x28>
  400e44:	2804      	cmp	r0, #4
  400e46:	d012      	beq.n	400e6e <pmc_mck_set_division+0x2e>
		case 1:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  400e48:	2802      	cmp	r0, #2
  400e4a:	bf0c      	ite	eq
  400e4c:	f44f 7180 	moveq.w	r1, #256	; 0x100
  400e50:	2100      	movne	r1, #0
		default:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
			break;
	}
	PMC->PMC_MCKR =
			(PMC->PMC_MCKR & (~PMC_MCKR_MDIV_Msk)) | ul_div;
  400e52:	4a08      	ldr	r2, [pc, #32]	; (400e74 <pmc_mck_set_division+0x34>)
  400e54:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400e56:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  400e5a:	430b      	orrs	r3, r1
	PMC->PMC_MCKR =
  400e5c:	6313      	str	r3, [r2, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  400e5e:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400e60:	f013 0f08 	tst.w	r3, #8
  400e64:	d0fb      	beq.n	400e5e <pmc_mck_set_division+0x1e>
}
  400e66:	4770      	bx	lr
			ul_div = PMC_MCKR_MDIV_PCK_DIV3;
  400e68:	f44f 7140 	mov.w	r1, #768	; 0x300
			break;
  400e6c:	e7f1      	b.n	400e52 <pmc_mck_set_division+0x12>
			ul_div = PMC_MCKR_MDIV_PCK_DIV4;
  400e6e:	f44f 7100 	mov.w	r1, #512	; 0x200
			break;
  400e72:	e7ee      	b.n	400e52 <pmc_mck_set_division+0x12>
  400e74:	400e0600 	.word	0x400e0600

00400e78 <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  400e78:	4a17      	ldr	r2, [pc, #92]	; (400ed8 <pmc_switch_mck_to_pllack+0x60>)
  400e7a:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400e7c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  400e80:	4318      	orrs	r0, r3
  400e82:	6310      	str	r0, [r2, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400e84:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400e86:	f013 0f08 	tst.w	r3, #8
  400e8a:	d10a      	bne.n	400ea2 <pmc_switch_mck_to_pllack+0x2a>
  400e8c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  400e90:	4911      	ldr	r1, [pc, #68]	; (400ed8 <pmc_switch_mck_to_pllack+0x60>)
  400e92:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  400e94:	f012 0f08 	tst.w	r2, #8
  400e98:	d103      	bne.n	400ea2 <pmc_switch_mck_to_pllack+0x2a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  400e9a:	3b01      	subs	r3, #1
  400e9c:	d1f9      	bne.n	400e92 <pmc_switch_mck_to_pllack+0x1a>
			return 1;
  400e9e:	2001      	movs	r0, #1
  400ea0:	4770      	bx	lr
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  400ea2:	4a0d      	ldr	r2, [pc, #52]	; (400ed8 <pmc_switch_mck_to_pllack+0x60>)
  400ea4:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400ea6:	f023 0303 	bic.w	r3, r3, #3
  400eaa:	f043 0302 	orr.w	r3, r3, #2
  400eae:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400eb0:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400eb2:	f013 0f08 	tst.w	r3, #8
  400eb6:	d10a      	bne.n	400ece <pmc_switch_mck_to_pllack+0x56>
  400eb8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  400ebc:	4906      	ldr	r1, [pc, #24]	; (400ed8 <pmc_switch_mck_to_pllack+0x60>)
  400ebe:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  400ec0:	f012 0f08 	tst.w	r2, #8
  400ec4:	d105      	bne.n	400ed2 <pmc_switch_mck_to_pllack+0x5a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  400ec6:	3b01      	subs	r3, #1
  400ec8:	d1f9      	bne.n	400ebe <pmc_switch_mck_to_pllack+0x46>
			return 1;
  400eca:	2001      	movs	r0, #1
		}
	}

	return 0;
}
  400ecc:	4770      	bx	lr
	return 0;
  400ece:	2000      	movs	r0, #0
  400ed0:	4770      	bx	lr
  400ed2:	2000      	movs	r0, #0
  400ed4:	4770      	bx	lr
  400ed6:	bf00      	nop
  400ed8:	400e0600 	.word	0x400e0600

00400edc <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  400edc:	b9a0      	cbnz	r0, 400f08 <pmc_switch_mainck_to_xtal+0x2c>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  400ede:	480e      	ldr	r0, [pc, #56]	; (400f18 <pmc_switch_mainck_to_xtal+0x3c>)
  400ee0:	6a03      	ldr	r3, [r0, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  400ee2:	0209      	lsls	r1, r1, #8
  400ee4:	b289      	uxth	r1, r1
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  400ee6:	4a0d      	ldr	r2, [pc, #52]	; (400f1c <pmc_switch_mainck_to_xtal+0x40>)
  400ee8:	401a      	ands	r2, r3
  400eea:	4b0d      	ldr	r3, [pc, #52]	; (400f20 <pmc_switch_mainck_to_xtal+0x44>)
  400eec:	4313      	orrs	r3, r2
  400eee:	4319      	orrs	r1, r3
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  400ef0:	6201      	str	r1, [r0, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  400ef2:	4602      	mov	r2, r0
  400ef4:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400ef6:	f013 0f01 	tst.w	r3, #1
  400efa:	d0fb      	beq.n	400ef4 <pmc_switch_mainck_to_xtal+0x18>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  400efc:	4a06      	ldr	r2, [pc, #24]	; (400f18 <pmc_switch_mainck_to_xtal+0x3c>)
  400efe:	6a11      	ldr	r1, [r2, #32]
  400f00:	4b08      	ldr	r3, [pc, #32]	; (400f24 <pmc_switch_mainck_to_xtal+0x48>)
  400f02:	430b      	orrs	r3, r1
  400f04:	6213      	str	r3, [r2, #32]
  400f06:	4770      	bx	lr
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  400f08:	4903      	ldr	r1, [pc, #12]	; (400f18 <pmc_switch_mainck_to_xtal+0x3c>)
  400f0a:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  400f0c:	4a06      	ldr	r2, [pc, #24]	; (400f28 <pmc_switch_mainck_to_xtal+0x4c>)
  400f0e:	401a      	ands	r2, r3
  400f10:	4b06      	ldr	r3, [pc, #24]	; (400f2c <pmc_switch_mainck_to_xtal+0x50>)
  400f12:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  400f14:	620b      	str	r3, [r1, #32]
  400f16:	4770      	bx	lr
  400f18:	400e0600 	.word	0x400e0600
  400f1c:	ffc8fffc 	.word	0xffc8fffc
  400f20:	00370001 	.word	0x00370001
  400f24:	01370000 	.word	0x01370000
  400f28:	fec8fffc 	.word	0xfec8fffc
  400f2c:	01370002 	.word	0x01370002

00400f30 <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  400f30:	4b02      	ldr	r3, [pc, #8]	; (400f3c <pmc_osc_is_ready_mainck+0xc>)
  400f32:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  400f34:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
  400f38:	4770      	bx	lr
  400f3a:	bf00      	nop
  400f3c:	400e0600 	.word	0x400e0600

00400f40 <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  400f40:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  400f44:	4b01      	ldr	r3, [pc, #4]	; (400f4c <pmc_disable_pllack+0xc>)
  400f46:	629a      	str	r2, [r3, #40]	; 0x28
  400f48:	4770      	bx	lr
  400f4a:	bf00      	nop
  400f4c:	400e0600 	.word	0x400e0600

00400f50 <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  400f50:	4b02      	ldr	r3, [pc, #8]	; (400f5c <pmc_is_locked_pllack+0xc>)
  400f52:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  400f54:	f000 0002 	and.w	r0, r0, #2
  400f58:	4770      	bx	lr
  400f5a:	bf00      	nop
  400f5c:	400e0600 	.word	0x400e0600

00400f60 <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
  400f60:	283f      	cmp	r0, #63	; 0x3f
  400f62:	d81e      	bhi.n	400fa2 <pmc_enable_periph_clk+0x42>
		return 1;
	}

	if (ul_id < 32) {
  400f64:	281f      	cmp	r0, #31
  400f66:	d80c      	bhi.n	400f82 <pmc_enable_periph_clk+0x22>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  400f68:	4b11      	ldr	r3, [pc, #68]	; (400fb0 <pmc_enable_periph_clk+0x50>)
  400f6a:	699a      	ldr	r2, [r3, #24]
  400f6c:	2301      	movs	r3, #1
  400f6e:	4083      	lsls	r3, r0
  400f70:	4393      	bics	r3, r2
  400f72:	d018      	beq.n	400fa6 <pmc_enable_periph_clk+0x46>
			PMC->PMC_PCER0 = 1 << ul_id;
  400f74:	2301      	movs	r3, #1
  400f76:	fa03 f000 	lsl.w	r0, r3, r0
  400f7a:	4b0d      	ldr	r3, [pc, #52]	; (400fb0 <pmc_enable_periph_clk+0x50>)
  400f7c:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  400f7e:	2000      	movs	r0, #0
  400f80:	4770      	bx	lr
		ul_id -= 32;
  400f82:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  400f84:	4b0a      	ldr	r3, [pc, #40]	; (400fb0 <pmc_enable_periph_clk+0x50>)
  400f86:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  400f8a:	2301      	movs	r3, #1
  400f8c:	4083      	lsls	r3, r0
  400f8e:	4393      	bics	r3, r2
  400f90:	d00b      	beq.n	400faa <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER1 = 1 << ul_id;
  400f92:	2301      	movs	r3, #1
  400f94:	fa03 f000 	lsl.w	r0, r3, r0
  400f98:	4b05      	ldr	r3, [pc, #20]	; (400fb0 <pmc_enable_periph_clk+0x50>)
  400f9a:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
	return 0;
  400f9e:	2000      	movs	r0, #0
  400fa0:	4770      	bx	lr
		return 1;
  400fa2:	2001      	movs	r0, #1
  400fa4:	4770      	bx	lr
	return 0;
  400fa6:	2000      	movs	r0, #0
  400fa8:	4770      	bx	lr
  400faa:	2000      	movs	r0, #0
}
  400fac:	4770      	bx	lr
  400fae:	bf00      	nop
  400fb0:	400e0600 	.word	0x400e0600

00400fb4 <pmc_set_flash_in_wait_mode>:
 *
 * \param ul_flash_state PMC_WAIT_MODE_FLASH_STANDBY flash in standby mode,
 * PMC_WAIT_MODE_FLASH_DEEP_POWERDOWN flash in deep power down mode.
 */
void pmc_set_flash_in_wait_mode(uint32_t ul_flash_state)
{
  400fb4:	4770      	bx	lr
	...

00400fb8 <pmc_enable_waitmode>:
void pmc_enable_waitmode(void)
{
	uint32_t i;

	/* Flash in wait mode */
	i = PMC->PMC_FSMR;
  400fb8:	4a10      	ldr	r2, [pc, #64]	; (400ffc <pmc_enable_waitmode+0x44>)
  400fba:	6f13      	ldr	r3, [r2, #112]	; 0x70
	i &= ~PMC_FSMR_FLPM_Msk;
  400fbc:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
#if !(SAMV71 || SAMV70 || SAME70 || SAMS70)
	i |= ul_flash_in_wait_mode;
#else
	i |= PMC_WAIT_MODE_FLASH_IDLE;
  400fc0:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
#endif
	PMC->PMC_FSMR = i;
  400fc4:	6713      	str	r3, [r2, #112]	; 0x70

	/* Set the WAITMODE bit = 1 */
	PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_WAITMODE;
  400fc6:	6a11      	ldr	r1, [r2, #32]
  400fc8:	4b0d      	ldr	r3, [pc, #52]	; (401000 <pmc_enable_waitmode+0x48>)
  400fca:	430b      	orrs	r3, r1
  400fcc:	6213      	str	r3, [r2, #32]

	/* Waiting for Master Clock Ready MCKRDY = 1 */
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  400fce:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400fd0:	f013 0f08 	tst.w	r3, #8
  400fd4:	d0fb      	beq.n	400fce <pmc_enable_waitmode+0x16>
  400fd6:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
  __ASM volatile ("nop");
  400fda:	bf00      	nop

	/* Waiting for MOSCRCEN bit cleared is strongly recommended
	 * to ensure that the core will not execute undesired instructions
	 */
	for (i = 0; i < 500; i++) {
  400fdc:	3b01      	subs	r3, #1
  400fde:	d1fc      	bne.n	400fda <pmc_enable_waitmode+0x22>
		__NOP();
	}
	while (!(PMC->CKGR_MOR & CKGR_MOR_MOSCRCEN));
  400fe0:	4a06      	ldr	r2, [pc, #24]	; (400ffc <pmc_enable_waitmode+0x44>)
  400fe2:	6a13      	ldr	r3, [r2, #32]
  400fe4:	f013 0f08 	tst.w	r3, #8
  400fe8:	d0fb      	beq.n	400fe2 <pmc_enable_waitmode+0x2a>

#if (!SAMG)
	/* Restore Flash in idle mode */
	i = PMC->PMC_FSMR;
  400fea:	4a04      	ldr	r2, [pc, #16]	; (400ffc <pmc_enable_waitmode+0x44>)
  400fec:	6f13      	ldr	r3, [r2, #112]	; 0x70
	i &= ~PMC_FSMR_FLPM_Msk;
  400fee:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
	i |= PMC_WAIT_MODE_FLASH_IDLE;
  400ff2:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
	PMC->PMC_FSMR = i;
  400ff6:	6713      	str	r3, [r2, #112]	; 0x70
  400ff8:	4770      	bx	lr
  400ffa:	bf00      	nop
  400ffc:	400e0600 	.word	0x400e0600
  401000:	00370004 	.word	0x00370004

00401004 <pmc_sleep>:
static volatile bool b_is_sleep_clock_used = false;
/** Callback invoked once when clocks are restored */
static pmc_callback_wakeup_clocks_restored_t callback_clocks_restored = NULL;

void pmc_sleep(int sleep_mode)
{
  401004:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	switch (sleep_mode) {
  401008:	1e43      	subs	r3, r0, #1
  40100a:	2b04      	cmp	r3, #4
  40100c:	f200 8107 	bhi.w	40121e <pmc_sleep+0x21a>
  401010:	e8df f013 	tbh	[pc, r3, lsl #1]
  401014:	00050005 	.word	0x00050005
  401018:	00150015 	.word	0x00150015
  40101c:	00f6      	.short	0x00f6
	case SAM_PM_SMODE_SLEEP_WFI:
	case SAM_PM_SMODE_SLEEP_WFE:
#if (SAM4S || SAM4E || SAM4N || SAM4C || SAM4CM || SAM4CP || SAMG || SAMV71 || SAMV70 || SAMS70 || SAME70)
		SCB->SCR &= (uint32_t)~SCR_SLEEPDEEP;
  40101e:	4a81      	ldr	r2, [pc, #516]	; (401224 <pmc_sleep+0x220>)
  401020:	6913      	ldr	r3, [r2, #16]
  401022:	f023 0304 	bic.w	r3, r3, #4
  401026:	6113      	str	r3, [r2, #16]
		cpu_irq_enable();
  401028:	2201      	movs	r2, #1
  40102a:	4b7f      	ldr	r3, [pc, #508]	; (401228 <pmc_sleep+0x224>)
  40102c:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dmb");
  40102e:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
  401032:	b662      	cpsie	i
  __ASM volatile ("dsb");
  401034:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("wfi");
  401038:	bf30      	wfi
  40103a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40103e:	4604      	mov	r4, r0
#if defined(EFC1)
		uint32_t fmr1;
#endif
#if (SAM4S || SAM4E || SAM4N || SAM4C || SAM4CM || SAM4CP || SAMG || SAMV71 || SAMV70 || SAMS70 || SAME70)
		(sleep_mode == SAM_PM_SMODE_WAIT_FAST) ?
				pmc_set_flash_in_wait_mode(PMC_FSMR_FLPM_FLASH_STANDBY) :
  401040:	2803      	cmp	r0, #3
  401042:	bf0c      	ite	eq
  401044:	2000      	moveq	r0, #0
				pmc_set_flash_in_wait_mode(PMC_FSMR_FLPM_FLASH_DEEP_POWERDOWN);
  401046:	f44f 1000 	movne.w	r0, #2097152	; 0x200000
  40104a:	4b78      	ldr	r3, [pc, #480]	; (40122c <pmc_sleep+0x228>)
  40104c:	4798      	blx	r3
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
  40104e:	b672      	cpsid	i
  __ASM volatile ("dmb");
  401050:	f3bf 8f5f 	dmb	sy
#endif
		cpu_irq_disable();
  401054:	2200      	movs	r2, #0
  401056:	4b74      	ldr	r3, [pc, #464]	; (401228 <pmc_sleep+0x224>)
  401058:	701a      	strb	r2, [r3, #0]
		b_is_sleep_clock_used = true;
  40105a:	2201      	movs	r2, #1
  40105c:	4b74      	ldr	r3, [pc, #464]	; (401230 <pmc_sleep+0x22c>)
  40105e:	701a      	strb	r2, [r3, #0]
	uint32_t mor  = PMC->CKGR_MOR;
  401060:	4b74      	ldr	r3, [pc, #464]	; (401234 <pmc_sleep+0x230>)
  401062:	6a1f      	ldr	r7, [r3, #32]
	uint32_t mckr = PMC->PMC_MCKR;
  401064:	6b1d      	ldr	r5, [r3, #48]	; 0x30
	uint32_t fmr  = EFC0->EEFC_FMR;
  401066:	4a74      	ldr	r2, [pc, #464]	; (401238 <pmc_sleep+0x234>)
  401068:	f8d2 8000 	ldr.w	r8, [r2]
		*p_pll0_setting = PMC->CKGR_PLLAR;
  40106c:	6a9e      	ldr	r6, [r3, #40]	; 0x28
	PMC->CKGR_MOR = CKGR_MOR_KEY_PASSWD | mor | CKGR_MOR_MOSCRCEN;
  40106e:	4a73      	ldr	r2, [pc, #460]	; (40123c <pmc_sleep+0x238>)
  401070:	433a      	orrs	r2, r7
  401072:	621a      	str	r2, [r3, #32]
	if ((mckr & PMC_MCKR_CSS_Msk) > PMC_MCKR_CSS_MAIN_CLK) {
  401074:	f005 0903 	and.w	r9, r5, #3
  401078:	f1b9 0f01 	cmp.w	r9, #1
  40107c:	f240 8089 	bls.w	401192 <pmc_sleep+0x18e>
		mckr = (mckr & (~PMC_MCKR_CSS_Msk)) | PMC_MCKR_CSS_MAIN_CLK;
  401080:	f025 0103 	bic.w	r1, r5, #3
  401084:	f041 0101 	orr.w	r1, r1, #1
		PMC->PMC_MCKR = mckr;
  401088:	6319      	str	r1, [r3, #48]	; 0x30
		while(!(PMC->PMC_SR & PMC_SR_MCKRDY));
  40108a:	461a      	mov	r2, r3
  40108c:	6e93      	ldr	r3, [r2, #104]	; 0x68
  40108e:	f013 0f08 	tst.w	r3, #8
  401092:	d0fb      	beq.n	40108c <pmc_sleep+0x88>
	if (mckr & PMC_MCKR_PRES_Msk) {
  401094:	f011 0f70 	tst.w	r1, #112	; 0x70
  401098:	d008      	beq.n	4010ac <pmc_sleep+0xa8>
		mckr = (mckr & (~PMC_MCKR_PRES_Msk));
  40109a:	f021 0170 	bic.w	r1, r1, #112	; 0x70
		PMC->PMC_MCKR = mckr;
  40109e:	4b65      	ldr	r3, [pc, #404]	; (401234 <pmc_sleep+0x230>)
  4010a0:	6319      	str	r1, [r3, #48]	; 0x30
		while(!(PMC->PMC_SR & PMC_SR_MCKRDY));
  4010a2:	461a      	mov	r2, r3
  4010a4:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4010a6:	f013 0f08 	tst.w	r3, #8
  4010aa:	d0fb      	beq.n	4010a4 <pmc_sleep+0xa0>
	pmc_disable_pllack();
  4010ac:	4b64      	ldr	r3, [pc, #400]	; (401240 <pmc_sleep+0x23c>)
  4010ae:	4798      	blx	r3
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  4010b0:	4a60      	ldr	r2, [pc, #384]	; (401234 <pmc_sleep+0x230>)
  4010b2:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4010b4:	f413 3f00 	tst.w	r3, #131072	; 0x20000
  4010b8:	d0fb      	beq.n	4010b2 <pmc_sleep+0xae>
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCSEL) |
  4010ba:	4a5e      	ldr	r2, [pc, #376]	; (401234 <pmc_sleep+0x230>)
  4010bc:	6a11      	ldr	r1, [r2, #32]
  4010be:	4b61      	ldr	r3, [pc, #388]	; (401244 <pmc_sleep+0x240>)
  4010c0:	400b      	ands	r3, r1
  4010c2:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  4010c6:	6213      	str	r3, [r2, #32]
	while (!(PMC->PMC_SR & PMC_SR_MOSCSELS));
  4010c8:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4010ca:	f413 3f80 	tst.w	r3, #65536	; 0x10000
  4010ce:	d0fb      	beq.n	4010c8 <pmc_sleep+0xc4>
	EFC0->EEFC_FMR = fmr & (~EEFC_FMR_FWS_Msk);
  4010d0:	f428 6370 	bic.w	r3, r8, #3840	; 0xf00
  4010d4:	4a58      	ldr	r2, [pc, #352]	; (401238 <pmc_sleep+0x234>)
  4010d6:	6013      	str	r3, [r2, #0]
	if (disable_xtal) {
  4010d8:	2c04      	cmp	r4, #4
  4010da:	d05c      	beq.n	401196 <pmc_sleep+0x192>
				&fmr1,
#endif
				(sleep_mode == SAM_PM_SMODE_WAIT));

		/* Enter wait mode */
		cpu_irq_enable();
  4010dc:	4c52      	ldr	r4, [pc, #328]	; (401228 <pmc_sleep+0x224>)
  4010de:	2301      	movs	r3, #1
  4010e0:	7023      	strb	r3, [r4, #0]
  4010e2:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  4010e6:	b662      	cpsie	i

		pmc_enable_waitmode();
  4010e8:	4b57      	ldr	r3, [pc, #348]	; (401248 <pmc_sleep+0x244>)
  4010ea:	4798      	blx	r3
  __ASM volatile ("cpsid i" : : : "memory");
  4010ec:	b672      	cpsid	i
  4010ee:	f3bf 8f5f 	dmb	sy

		cpu_irq_disable();
  4010f2:	2300      	movs	r3, #0
  4010f4:	7023      	strb	r3, [r4, #0]
	if (CKGR_MOR_MOSCXTBY == (osc_setting & CKGR_MOR_MOSCXTBY)) {
  4010f6:	f017 0f02 	tst.w	r7, #2
  4010fa:	d055      	beq.n	4011a8 <pmc_sleep+0x1a4>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  4010fc:	4a4d      	ldr	r2, [pc, #308]	; (401234 <pmc_sleep+0x230>)
  4010fe:	6a13      	ldr	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  401100:	4952      	ldr	r1, [pc, #328]	; (40124c <pmc_sleep+0x248>)
  401102:	4019      	ands	r1, r3
  401104:	4b52      	ldr	r3, [pc, #328]	; (401250 <pmc_sleep+0x24c>)
  401106:	430b      	orrs	r3, r1
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  401108:	6213      	str	r3, [r2, #32]
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCEN &
  40110a:	6a11      	ldr	r1, [r2, #32]
				| CKGR_MOR_KEY_PASSWD;
  40110c:	4b51      	ldr	r3, [pc, #324]	; (401254 <pmc_sleep+0x250>)
  40110e:	400b      	ands	r3, r1
  401110:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCEN &
  401114:	6213      	str	r3, [r2, #32]
	if (pll0_setting & CKGR_PLLAR_MULA_Msk) {
  401116:	4b50      	ldr	r3, [pc, #320]	; (401258 <pmc_sleep+0x254>)
  401118:	4033      	ands	r3, r6
  40111a:	2b00      	cmp	r3, #0
  40111c:	d06e      	beq.n	4011fc <pmc_sleep+0x1f8>
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | pll0_setting;
  40111e:	f046 5600 	orr.w	r6, r6, #536870912	; 0x20000000
  401122:	4b44      	ldr	r3, [pc, #272]	; (401234 <pmc_sleep+0x230>)
  401124:	629e      	str	r6, [r3, #40]	; 0x28
		pll_sr |= PMC_SR_LOCKA;
  401126:	2102      	movs	r1, #2
	switch(mck_setting & PMC_MCKR_CSS_Msk) {
  401128:	f1b9 0f02 	cmp.w	r9, #2
  40112c:	d104      	bne.n	401138 <pmc_sleep+0x134>
		while (!(PMC->PMC_SR & PMC_SR_LOCKA));
  40112e:	4a41      	ldr	r2, [pc, #260]	; (401234 <pmc_sleep+0x230>)
  401130:	6e93      	ldr	r3, [r2, #104]	; 0x68
  401132:	f013 0f02 	tst.w	r3, #2
  401136:	d0fb      	beq.n	401130 <pmc_sleep+0x12c>
	mckr = PMC->PMC_MCKR;
  401138:	4a3e      	ldr	r2, [pc, #248]	; (401234 <pmc_sleep+0x230>)
  40113a:	6b13      	ldr	r3, [r2, #48]	; 0x30
	PMC->PMC_MCKR = (mckr & ~PMC_MCKR_PRES_Msk)
  40113c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
		| (mck_setting & PMC_MCKR_PRES_Msk);
  401140:	f005 0070 	and.w	r0, r5, #112	; 0x70
  401144:	4303      	orrs	r3, r0
	PMC->PMC_MCKR = (mckr & ~PMC_MCKR_PRES_Msk)
  401146:	6313      	str	r3, [r2, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  401148:	6e93      	ldr	r3, [r2, #104]	; 0x68
  40114a:	f013 0f08 	tst.w	r3, #8
  40114e:	d0fb      	beq.n	401148 <pmc_sleep+0x144>
	EFC0->EEFC_FMR = fmr_setting;
  401150:	4b39      	ldr	r3, [pc, #228]	; (401238 <pmc_sleep+0x234>)
  401152:	f8c3 8000 	str.w	r8, [r3]
	PMC->PMC_MCKR = mck_setting;
  401156:	f5a3 63c0 	sub.w	r3, r3, #1536	; 0x600
  40115a:	631d      	str	r5, [r3, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  40115c:	461a      	mov	r2, r3
  40115e:	6e93      	ldr	r3, [r2, #104]	; 0x68
  401160:	f013 0f08 	tst.w	r3, #8
  401164:	d0fb      	beq.n	40115e <pmc_sleep+0x15a>
	while (!(PMC->PMC_SR & pll_sr));
  401166:	4a33      	ldr	r2, [pc, #204]	; (401234 <pmc_sleep+0x230>)
  401168:	6e93      	ldr	r3, [r2, #104]	; 0x68
  40116a:	420b      	tst	r3, r1
  40116c:	d0fc      	beq.n	401168 <pmc_sleep+0x164>

#if (SAM4C || SAM4CM || SAM4CP)
		/* Restore the sub-system 1 */
		PMC->PMC_SCER = cpclk_backup | PMC_SCER_CPKEY_PASSWD;
#endif
		b_is_sleep_clock_used = false;
  40116e:	2200      	movs	r2, #0
  401170:	4b2f      	ldr	r3, [pc, #188]	; (401230 <pmc_sleep+0x22c>)
  401172:	701a      	strb	r2, [r3, #0]
		if (callback_clocks_restored) {
  401174:	4b39      	ldr	r3, [pc, #228]	; (40125c <pmc_sleep+0x258>)
  401176:	681b      	ldr	r3, [r3, #0]
  401178:	b11b      	cbz	r3, 401182 <pmc_sleep+0x17e>
			callback_clocks_restored();
  40117a:	4798      	blx	r3
			callback_clocks_restored = NULL;
  40117c:	2200      	movs	r2, #0
  40117e:	4b37      	ldr	r3, [pc, #220]	; (40125c <pmc_sleep+0x258>)
  401180:	601a      	str	r2, [r3, #0]
		}
		cpu_irq_enable();
  401182:	2201      	movs	r2, #1
  401184:	4b28      	ldr	r3, [pc, #160]	; (401228 <pmc_sleep+0x224>)
  401186:	701a      	strb	r2, [r3, #0]
  401188:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  40118c:	b662      	cpsie	i
  40118e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	uint32_t mckr = PMC->PMC_MCKR;
  401192:	4629      	mov	r1, r5
  401194:	e77e      	b.n	401094 <pmc_sleep+0x90>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  401196:	f5a2 62c0 	sub.w	r2, r2, #1536	; 0x600
  40119a:	6a11      	ldr	r1, [r2, #32]
  40119c:	4b30      	ldr	r3, [pc, #192]	; (401260 <pmc_sleep+0x25c>)
  40119e:	400b      	ands	r3, r1
  4011a0:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  4011a4:	6213      	str	r3, [r2, #32]
  4011a6:	e799      	b.n	4010dc <pmc_sleep+0xd8>
	} else if (CKGR_MOR_MOSCXTEN == (osc_setting & CKGR_MOR_MOSCXTEN)) {
  4011a8:	f017 0f01 	tst.w	r7, #1
  4011ac:	d0b3      	beq.n	401116 <pmc_sleep+0x112>
		if (!(PMC->CKGR_MOR & CKGR_MOR_MOSCXTEN)) {
  4011ae:	4b21      	ldr	r3, [pc, #132]	; (401234 <pmc_sleep+0x230>)
  4011b0:	6a1b      	ldr	r3, [r3, #32]
  4011b2:	f013 0f01 	tst.w	r3, #1
  4011b6:	d10b      	bne.n	4011d0 <pmc_sleep+0x1cc>
			PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  4011b8:	491e      	ldr	r1, [pc, #120]	; (401234 <pmc_sleep+0x230>)
  4011ba:	6a0b      	ldr	r3, [r1, #32]
					CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN;
  4011bc:	4a29      	ldr	r2, [pc, #164]	; (401264 <pmc_sleep+0x260>)
  4011be:	401a      	ands	r2, r3
  4011c0:	4b29      	ldr	r3, [pc, #164]	; (401268 <pmc_sleep+0x264>)
  4011c2:	4313      	orrs	r3, r2
			PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  4011c4:	620b      	str	r3, [r1, #32]
			while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  4011c6:	460a      	mov	r2, r1
  4011c8:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4011ca:	f013 0f01 	tst.w	r3, #1
  4011ce:	d0fb      	beq.n	4011c8 <pmc_sleep+0x1c4>
		if (!(PMC->CKGR_MOR & CKGR_MOR_MOSCSEL)) {
  4011d0:	4b18      	ldr	r3, [pc, #96]	; (401234 <pmc_sleep+0x230>)
  4011d2:	6a1b      	ldr	r3, [r3, #32]
  4011d4:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  4011d8:	d108      	bne.n	4011ec <pmc_sleep+0x1e8>
			PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  4011da:	4a16      	ldr	r2, [pc, #88]	; (401234 <pmc_sleep+0x230>)
  4011dc:	6a11      	ldr	r1, [r2, #32]
  4011de:	4b23      	ldr	r3, [pc, #140]	; (40126c <pmc_sleep+0x268>)
  4011e0:	430b      	orrs	r3, r1
  4011e2:	6213      	str	r3, [r2, #32]
			while (!(PMC->PMC_SR & PMC_SR_MOSCSELS));
  4011e4:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4011e6:	f413 3f80 	tst.w	r3, #65536	; 0x10000
  4011ea:	d0fb      	beq.n	4011e4 <pmc_sleep+0x1e0>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCEN &
  4011ec:	4a11      	ldr	r2, [pc, #68]	; (401234 <pmc_sleep+0x230>)
  4011ee:	6a11      	ldr	r1, [r2, #32]
					| CKGR_MOR_KEY_PASSWD;
  4011f0:	4b18      	ldr	r3, [pc, #96]	; (401254 <pmc_sleep+0x250>)
  4011f2:	400b      	ands	r3, r1
  4011f4:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCEN &
  4011f8:	6213      	str	r3, [r2, #32]
  4011fa:	e78c      	b.n	401116 <pmc_sleep+0x112>
	uint32_t pll_sr = 0;
  4011fc:	2100      	movs	r1, #0
  4011fe:	e793      	b.n	401128 <pmc_sleep+0x124>

		break;
	}
#if (!(SAMG51 || SAMG53 || SAMG54))
	case SAM_PM_SMODE_BACKUP:
		SCB->SCR |= SCR_SLEEPDEEP;
  401200:	4a08      	ldr	r2, [pc, #32]	; (401224 <pmc_sleep+0x220>)
  401202:	6913      	ldr	r3, [r2, #16]
  401204:	f043 0304 	orr.w	r3, r3, #4
  401208:	6113      	str	r3, [r2, #16]
#if (SAM4S || SAM4E || SAM4N || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAMS70 || SAME70)
		SUPC->SUPC_CR = SUPC_CR_KEY_PASSWD | SUPC_CR_VROFF_STOP_VREG;
  40120a:	4a19      	ldr	r2, [pc, #100]	; (401270 <pmc_sleep+0x26c>)
  40120c:	4b19      	ldr	r3, [pc, #100]	; (401274 <pmc_sleep+0x270>)
  40120e:	601a      	str	r2, [r3, #0]
		cpu_irq_enable();
  401210:	2201      	movs	r2, #1
  401212:	4b05      	ldr	r3, [pc, #20]	; (401228 <pmc_sleep+0x224>)
  401214:	701a      	strb	r2, [r3, #0]
  401216:	f3bf 8f5f 	dmb	sy
  40121a:	b662      	cpsie	i
  __ASM volatile ("wfi");
  40121c:	bf30      	wfi
  40121e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  401222:	bf00      	nop
  401224:	e000ed00 	.word	0xe000ed00
  401228:	20400018 	.word	0x20400018
  40122c:	00400fb5 	.word	0x00400fb5
  401230:	20400c60 	.word	0x20400c60
  401234:	400e0600 	.word	0x400e0600
  401238:	400e0c00 	.word	0x400e0c00
  40123c:	00370008 	.word	0x00370008
  401240:	00400f41 	.word	0x00400f41
  401244:	fec8ffff 	.word	0xfec8ffff
  401248:	00400fb9 	.word	0x00400fb9
  40124c:	fec8fffc 	.word	0xfec8fffc
  401250:	01370002 	.word	0x01370002
  401254:	ffc8ff87 	.word	0xffc8ff87
  401258:	07ff0000 	.word	0x07ff0000
  40125c:	20400c64 	.word	0x20400c64
  401260:	ffc8fffe 	.word	0xffc8fffe
  401264:	ffc8fffc 	.word	0xffc8fffc
  401268:	00370001 	.word	0x00370001
  40126c:	01370000 	.word	0x01370000
  401270:	a5000004 	.word	0xa5000004
  401274:	400e1810 	.word	0x400e1810

00401278 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  401278:	e7fe      	b.n	401278 <Dummy_Handler>
	...

0040127c <Reset_Handler>:
{
  40127c:	b500      	push	{lr}
  40127e:	b083      	sub	sp, #12
        if (pSrc != pDest) {
  401280:	4b25      	ldr	r3, [pc, #148]	; (401318 <Reset_Handler+0x9c>)
  401282:	4a26      	ldr	r2, [pc, #152]	; (40131c <Reset_Handler+0xa0>)
  401284:	429a      	cmp	r2, r3
  401286:	d010      	beq.n	4012aa <Reset_Handler+0x2e>
                for (; pDest < &_erelocate;) {
  401288:	4b25      	ldr	r3, [pc, #148]	; (401320 <Reset_Handler+0xa4>)
  40128a:	4a23      	ldr	r2, [pc, #140]	; (401318 <Reset_Handler+0x9c>)
  40128c:	429a      	cmp	r2, r3
  40128e:	d20c      	bcs.n	4012aa <Reset_Handler+0x2e>
  401290:	3b01      	subs	r3, #1
  401292:	1a9b      	subs	r3, r3, r2
  401294:	f023 0303 	bic.w	r3, r3, #3
  401298:	3304      	adds	r3, #4
  40129a:	4413      	add	r3, r2
  40129c:	491f      	ldr	r1, [pc, #124]	; (40131c <Reset_Handler+0xa0>)
                        *pDest++ = *pSrc++;
  40129e:	f851 0b04 	ldr.w	r0, [r1], #4
  4012a2:	f842 0b04 	str.w	r0, [r2], #4
                for (; pDest < &_erelocate;) {
  4012a6:	429a      	cmp	r2, r3
  4012a8:	d1f9      	bne.n	40129e <Reset_Handler+0x22>
        for (pDest = &_szero; pDest < &_ezero;) {
  4012aa:	4b1e      	ldr	r3, [pc, #120]	; (401324 <Reset_Handler+0xa8>)
  4012ac:	4a1e      	ldr	r2, [pc, #120]	; (401328 <Reset_Handler+0xac>)
  4012ae:	429a      	cmp	r2, r3
  4012b0:	d20a      	bcs.n	4012c8 <Reset_Handler+0x4c>
  4012b2:	3b01      	subs	r3, #1
  4012b4:	1a9b      	subs	r3, r3, r2
  4012b6:	f023 0303 	bic.w	r3, r3, #3
  4012ba:	3304      	adds	r3, #4
  4012bc:	4413      	add	r3, r2
                *pDest++ = 0;
  4012be:	2100      	movs	r1, #0
  4012c0:	f842 1b04 	str.w	r1, [r2], #4
        for (pDest = &_szero; pDest < &_ezero;) {
  4012c4:	4293      	cmp	r3, r2
  4012c6:	d1fb      	bne.n	4012c0 <Reset_Handler+0x44>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  4012c8:	4a18      	ldr	r2, [pc, #96]	; (40132c <Reset_Handler+0xb0>)
  4012ca:	4b19      	ldr	r3, [pc, #100]	; (401330 <Reset_Handler+0xb4>)
  4012cc:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  4012d0:	6093      	str	r3, [r2, #8]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  4012d2:	f3ef 8310 	mrs	r3, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = cpu_irq_is_enabled();
  4012d6:	fab3 f383 	clz	r3, r3
  4012da:	095b      	lsrs	r3, r3, #5
  4012dc:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
  4012de:	b672      	cpsid	i
  __ASM volatile ("dmb");
  4012e0:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  4012e4:	2200      	movs	r2, #0
  4012e6:	4b13      	ldr	r3, [pc, #76]	; (401334 <Reset_Handler+0xb8>)
  4012e8:	701a      	strb	r2, [r3, #0]
	return flags;
  4012ea:	9901      	ldr	r1, [sp, #4]
 */
__always_inline static void fpu_enable(void)
{
	irqflags_t flags;
	flags = cpu_irq_save();
	REG_CPACR |=  (0xFu << 20);
  4012ec:	4a12      	ldr	r2, [pc, #72]	; (401338 <Reset_Handler+0xbc>)
  4012ee:	6813      	ldr	r3, [r2, #0]
  4012f0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
  4012f4:	6013      	str	r3, [r2, #0]
  __ASM volatile ("dsb");
  4012f6:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  4012fa:	f3bf 8f6f 	isb	sy
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
  4012fe:	b129      	cbz	r1, 40130c <Reset_Handler+0x90>
		cpu_irq_enable();
  401300:	2201      	movs	r2, #1
  401302:	4b0c      	ldr	r3, [pc, #48]	; (401334 <Reset_Handler+0xb8>)
  401304:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dmb");
  401306:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  40130a:	b662      	cpsie	i
        __libc_init_array();
  40130c:	4b0b      	ldr	r3, [pc, #44]	; (40133c <Reset_Handler+0xc0>)
  40130e:	4798      	blx	r3
        main();
  401310:	4b0b      	ldr	r3, [pc, #44]	; (401340 <Reset_Handler+0xc4>)
  401312:	4798      	blx	r3
  401314:	e7fe      	b.n	401314 <Reset_Handler+0x98>
  401316:	bf00      	nop
  401318:	20400000 	.word	0x20400000
  40131c:	00406c84 	.word	0x00406c84
  401320:	204009d0 	.word	0x204009d0
  401324:	20400cc8 	.word	0x20400cc8
  401328:	204009d0 	.word	0x204009d0
  40132c:	e000ed00 	.word	0xe000ed00
  401330:	00400000 	.word	0x00400000
  401334:	20400018 	.word	0x20400018
  401338:	e000ed88 	.word	0xe000ed88
  40133c:	00401651 	.word	0x00401651
  401340:	00401629 	.word	0x00401629

00401344 <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate( void )
{
  /* Determine clock frequency according to clock register values */
  switch (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk)
  401344:	4b3b      	ldr	r3, [pc, #236]	; (401434 <SystemCoreClockUpdate+0xf0>)
  401346:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401348:	f003 0303 	and.w	r3, r3, #3
  40134c:	2b01      	cmp	r3, #1
  40134e:	d01d      	beq.n	40138c <SystemCoreClockUpdate+0x48>
  401350:	b183      	cbz	r3, 401374 <SystemCoreClockUpdate+0x30>
  401352:	2b02      	cmp	r3, #2
  401354:	d036      	beq.n	4013c4 <SystemCoreClockUpdate+0x80>

    default:
    break;
  }

  if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 )
  401356:	4b37      	ldr	r3, [pc, #220]	; (401434 <SystemCoreClockUpdate+0xf0>)
  401358:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40135a:	f003 0370 	and.w	r3, r3, #112	; 0x70
  40135e:	2b70      	cmp	r3, #112	; 0x70
  401360:	d05f      	beq.n	401422 <SystemCoreClockUpdate+0xde>
  {
    SystemCoreClock /= 3U;
  }
  else
  {
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  401362:	4b34      	ldr	r3, [pc, #208]	; (401434 <SystemCoreClockUpdate+0xf0>)
  401364:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  401366:	4934      	ldr	r1, [pc, #208]	; (401438 <SystemCoreClockUpdate+0xf4>)
  401368:	f3c2 1202 	ubfx	r2, r2, #4, #3
  40136c:	680b      	ldr	r3, [r1, #0]
  40136e:	40d3      	lsrs	r3, r2
  401370:	600b      	str	r3, [r1, #0]
  401372:	4770      	bx	lr
      if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL )
  401374:	4b31      	ldr	r3, [pc, #196]	; (40143c <SystemCoreClockUpdate+0xf8>)
  401376:	695b      	ldr	r3, [r3, #20]
  401378:	f013 0f80 	tst.w	r3, #128	; 0x80
        SystemCoreClock = CHIP_FREQ_XTAL_32K;
  40137c:	bf14      	ite	ne
  40137e:	f44f 4200 	movne.w	r2, #32768	; 0x8000
        SystemCoreClock = CHIP_FREQ_SLCK_RC;
  401382:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
  401386:	4b2c      	ldr	r3, [pc, #176]	; (401438 <SystemCoreClockUpdate+0xf4>)
  401388:	601a      	str	r2, [r3, #0]
  40138a:	e7e4      	b.n	401356 <SystemCoreClockUpdate+0x12>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  40138c:	4b29      	ldr	r3, [pc, #164]	; (401434 <SystemCoreClockUpdate+0xf0>)
  40138e:	6a1b      	ldr	r3, [r3, #32]
  401390:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  401394:	d003      	beq.n	40139e <SystemCoreClockUpdate+0x5a>
        SystemCoreClock = CHIP_FREQ_XTAL_12M;
  401396:	4a2a      	ldr	r2, [pc, #168]	; (401440 <SystemCoreClockUpdate+0xfc>)
  401398:	4b27      	ldr	r3, [pc, #156]	; (401438 <SystemCoreClockUpdate+0xf4>)
  40139a:	601a      	str	r2, [r3, #0]
  40139c:	e7db      	b.n	401356 <SystemCoreClockUpdate+0x12>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  40139e:	4a29      	ldr	r2, [pc, #164]	; (401444 <SystemCoreClockUpdate+0x100>)
  4013a0:	4b25      	ldr	r3, [pc, #148]	; (401438 <SystemCoreClockUpdate+0xf4>)
  4013a2:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  4013a4:	4b23      	ldr	r3, [pc, #140]	; (401434 <SystemCoreClockUpdate+0xf0>)
  4013a6:	6a1b      	ldr	r3, [r3, #32]
  4013a8:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4013ac:	2b10      	cmp	r3, #16
  4013ae:	d005      	beq.n	4013bc <SystemCoreClockUpdate+0x78>
  4013b0:	2b20      	cmp	r3, #32
  4013b2:	d1d0      	bne.n	401356 <SystemCoreClockUpdate+0x12>
            SystemCoreClock *= 3U;
  4013b4:	4a22      	ldr	r2, [pc, #136]	; (401440 <SystemCoreClockUpdate+0xfc>)
  4013b6:	4b20      	ldr	r3, [pc, #128]	; (401438 <SystemCoreClockUpdate+0xf4>)
  4013b8:	601a      	str	r2, [r3, #0]
          break;
  4013ba:	e7cc      	b.n	401356 <SystemCoreClockUpdate+0x12>
            SystemCoreClock *= 2U;
  4013bc:	4a22      	ldr	r2, [pc, #136]	; (401448 <SystemCoreClockUpdate+0x104>)
  4013be:	4b1e      	ldr	r3, [pc, #120]	; (401438 <SystemCoreClockUpdate+0xf4>)
  4013c0:	601a      	str	r2, [r3, #0]
          break;
  4013c2:	e7c8      	b.n	401356 <SystemCoreClockUpdate+0x12>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  4013c4:	4b1b      	ldr	r3, [pc, #108]	; (401434 <SystemCoreClockUpdate+0xf0>)
  4013c6:	6a1b      	ldr	r3, [r3, #32]
  4013c8:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  4013cc:	d016      	beq.n	4013fc <SystemCoreClockUpdate+0xb8>
        SystemCoreClock = CHIP_FREQ_XTAL_12M ;
  4013ce:	4a1c      	ldr	r2, [pc, #112]	; (401440 <SystemCoreClockUpdate+0xfc>)
  4013d0:	4b19      	ldr	r3, [pc, #100]	; (401438 <SystemCoreClockUpdate+0xf4>)
  4013d2:	601a      	str	r2, [r3, #0]
      if ( (uint32_t) (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK )
  4013d4:	4b17      	ldr	r3, [pc, #92]	; (401434 <SystemCoreClockUpdate+0xf0>)
  4013d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4013d8:	f003 0303 	and.w	r3, r3, #3
  4013dc:	2b02      	cmp	r3, #2
  4013de:	d1ba      	bne.n	401356 <SystemCoreClockUpdate+0x12>
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  4013e0:	4a14      	ldr	r2, [pc, #80]	; (401434 <SystemCoreClockUpdate+0xf0>)
  4013e2:	6a91      	ldr	r1, [r2, #40]	; 0x28
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  4013e4:	6a92      	ldr	r2, [r2, #40]	; 0x28
  4013e6:	4814      	ldr	r0, [pc, #80]	; (401438 <SystemCoreClockUpdate+0xf4>)
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  4013e8:	f3c1 410a 	ubfx	r1, r1, #16, #11
  4013ec:	6803      	ldr	r3, [r0, #0]
  4013ee:	fb01 3303 	mla	r3, r1, r3, r3
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  4013f2:	b2d2      	uxtb	r2, r2
  4013f4:	fbb3 f3f2 	udiv	r3, r3, r2
  4013f8:	6003      	str	r3, [r0, #0]
  4013fa:	e7ac      	b.n	401356 <SystemCoreClockUpdate+0x12>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  4013fc:	4a11      	ldr	r2, [pc, #68]	; (401444 <SystemCoreClockUpdate+0x100>)
  4013fe:	4b0e      	ldr	r3, [pc, #56]	; (401438 <SystemCoreClockUpdate+0xf4>)
  401400:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  401402:	4b0c      	ldr	r3, [pc, #48]	; (401434 <SystemCoreClockUpdate+0xf0>)
  401404:	6a1b      	ldr	r3, [r3, #32]
  401406:	f003 0370 	and.w	r3, r3, #112	; 0x70
  40140a:	2b10      	cmp	r3, #16
  40140c:	d005      	beq.n	40141a <SystemCoreClockUpdate+0xd6>
  40140e:	2b20      	cmp	r3, #32
  401410:	d1e0      	bne.n	4013d4 <SystemCoreClockUpdate+0x90>
            SystemCoreClock *= 3U;
  401412:	4a0b      	ldr	r2, [pc, #44]	; (401440 <SystemCoreClockUpdate+0xfc>)
  401414:	4b08      	ldr	r3, [pc, #32]	; (401438 <SystemCoreClockUpdate+0xf4>)
  401416:	601a      	str	r2, [r3, #0]
          break;
  401418:	e7dc      	b.n	4013d4 <SystemCoreClockUpdate+0x90>
            SystemCoreClock *= 2U;
  40141a:	4a0b      	ldr	r2, [pc, #44]	; (401448 <SystemCoreClockUpdate+0x104>)
  40141c:	4b06      	ldr	r3, [pc, #24]	; (401438 <SystemCoreClockUpdate+0xf4>)
  40141e:	601a      	str	r2, [r3, #0]
          break;
  401420:	e7d8      	b.n	4013d4 <SystemCoreClockUpdate+0x90>
    SystemCoreClock /= 3U;
  401422:	4a05      	ldr	r2, [pc, #20]	; (401438 <SystemCoreClockUpdate+0xf4>)
  401424:	6813      	ldr	r3, [r2, #0]
  401426:	4909      	ldr	r1, [pc, #36]	; (40144c <SystemCoreClockUpdate+0x108>)
  401428:	fba1 1303 	umull	r1, r3, r1, r3
  40142c:	085b      	lsrs	r3, r3, #1
  40142e:	6013      	str	r3, [r2, #0]
  401430:	4770      	bx	lr
  401432:	bf00      	nop
  401434:	400e0600 	.word	0x400e0600
  401438:	2040001c 	.word	0x2040001c
  40143c:	400e1810 	.word	0x400e1810
  401440:	00b71b00 	.word	0x00b71b00
  401444:	003d0900 	.word	0x003d0900
  401448:	007a1200 	.word	0x007a1200
  40144c:	aaaaaaab 	.word	0xaaaaaaab

00401450 <system_init_flash>:
 * Initialize flash.
 */
void system_init_flash( uint32_t ul_clk )
{
  /* Set FWS for embedded Flash access according to operating frequency */
  if ( ul_clk < CHIP_FREQ_FWS_0 )
  401450:	4b16      	ldr	r3, [pc, #88]	; (4014ac <system_init_flash+0x5c>)
  401452:	4298      	cmp	r0, r3
  401454:	d913      	bls.n	40147e <system_init_flash+0x2e>
  {
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  }
  else
  {
    if (ul_clk < CHIP_FREQ_FWS_1)
  401456:	4b16      	ldr	r3, [pc, #88]	; (4014b0 <system_init_flash+0x60>)
  401458:	4298      	cmp	r0, r3
  40145a:	d915      	bls.n	401488 <system_init_flash+0x38>
    {
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
    }
    else
    {
      if (ul_clk < CHIP_FREQ_FWS_2)
  40145c:	4b15      	ldr	r3, [pc, #84]	; (4014b4 <system_init_flash+0x64>)
  40145e:	4298      	cmp	r0, r3
  401460:	d916      	bls.n	401490 <system_init_flash+0x40>
      {
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
      }
      else
      {
        if ( ul_clk < CHIP_FREQ_FWS_3 )
  401462:	4b15      	ldr	r3, [pc, #84]	; (4014b8 <system_init_flash+0x68>)
  401464:	4298      	cmp	r0, r3
  401466:	d917      	bls.n	401498 <system_init_flash+0x48>
        {
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
        }
        else
        {
          if ( ul_clk < CHIP_FREQ_FWS_4 )
  401468:	4b14      	ldr	r3, [pc, #80]	; (4014bc <system_init_flash+0x6c>)
  40146a:	4298      	cmp	r0, r3
  40146c:	d918      	bls.n	4014a0 <system_init_flash+0x50>
          {
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
          }
          else
          {
            if ( ul_clk < CHIP_FREQ_FWS_5 )
  40146e:	4b14      	ldr	r3, [pc, #80]	; (4014c0 <system_init_flash+0x70>)
  401470:	4298      	cmp	r0, r3
            {
              EFC->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  401472:	bf94      	ite	ls
  401474:	4a13      	ldrls	r2, [pc, #76]	; (4014c4 <system_init_flash+0x74>)
            }
            else
            {
              EFC->EEFC_FMR = EEFC_FMR_FWS(6)|EEFC_FMR_CLOE;
  401476:	4a14      	ldrhi	r2, [pc, #80]	; (4014c8 <system_init_flash+0x78>)
  401478:	4b14      	ldr	r3, [pc, #80]	; (4014cc <system_init_flash+0x7c>)
  40147a:	601a      	str	r2, [r3, #0]
  40147c:	4770      	bx	lr
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  40147e:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  401482:	4b12      	ldr	r3, [pc, #72]	; (4014cc <system_init_flash+0x7c>)
  401484:	601a      	str	r2, [r3, #0]
  401486:	4770      	bx	lr
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  401488:	4a11      	ldr	r2, [pc, #68]	; (4014d0 <system_init_flash+0x80>)
  40148a:	4b10      	ldr	r3, [pc, #64]	; (4014cc <system_init_flash+0x7c>)
  40148c:	601a      	str	r2, [r3, #0]
  40148e:	4770      	bx	lr
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  401490:	4a10      	ldr	r2, [pc, #64]	; (4014d4 <system_init_flash+0x84>)
  401492:	4b0e      	ldr	r3, [pc, #56]	; (4014cc <system_init_flash+0x7c>)
  401494:	601a      	str	r2, [r3, #0]
  401496:	4770      	bx	lr
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  401498:	4a0f      	ldr	r2, [pc, #60]	; (4014d8 <system_init_flash+0x88>)
  40149a:	4b0c      	ldr	r3, [pc, #48]	; (4014cc <system_init_flash+0x7c>)
  40149c:	601a      	str	r2, [r3, #0]
  40149e:	4770      	bx	lr
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  4014a0:	f04f 2204 	mov.w	r2, #67109888	; 0x4000400
  4014a4:	4b09      	ldr	r3, [pc, #36]	; (4014cc <system_init_flash+0x7c>)
  4014a6:	601a      	str	r2, [r3, #0]
  4014a8:	4770      	bx	lr
  4014aa:	bf00      	nop
  4014ac:	015ef3bf 	.word	0x015ef3bf
  4014b0:	02bde77f 	.word	0x02bde77f
  4014b4:	041cdb3f 	.word	0x041cdb3f
  4014b8:	057bceff 	.word	0x057bceff
  4014bc:	06dac2bf 	.word	0x06dac2bf
  4014c0:	0839b67f 	.word	0x0839b67f
  4014c4:	04000500 	.word	0x04000500
  4014c8:	04000600 	.word	0x04000600
  4014cc:	400e0c00 	.word	0x400e0c00
  4014d0:	04000100 	.word	0x04000100
  4014d4:	04000200 	.word	0x04000200
  4014d8:	04000300 	.word	0x04000300

004014dc <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
  4014dc:	4b0a      	ldr	r3, [pc, #40]	; (401508 <_sbrk+0x2c>)
  4014de:	681b      	ldr	r3, [r3, #0]
  4014e0:	b153      	cbz	r3, 4014f8 <_sbrk+0x1c>
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;
  4014e2:	4b09      	ldr	r3, [pc, #36]	; (401508 <_sbrk+0x2c>)
  4014e4:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
  4014e6:	181a      	adds	r2, r3, r0
  4014e8:	4908      	ldr	r1, [pc, #32]	; (40150c <_sbrk+0x30>)
  4014ea:	4291      	cmp	r1, r2
  4014ec:	db08      	blt.n	401500 <_sbrk+0x24>
		return (caddr_t) -1;	
	}

	heap += incr;
  4014ee:	4610      	mov	r0, r2
  4014f0:	4a05      	ldr	r2, [pc, #20]	; (401508 <_sbrk+0x2c>)
  4014f2:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
  4014f4:	4618      	mov	r0, r3
  4014f6:	4770      	bx	lr
		heap = (unsigned char *)&_end;
  4014f8:	4a05      	ldr	r2, [pc, #20]	; (401510 <_sbrk+0x34>)
  4014fa:	4b03      	ldr	r3, [pc, #12]	; (401508 <_sbrk+0x2c>)
  4014fc:	601a      	str	r2, [r3, #0]
  4014fe:	e7f0      	b.n	4014e2 <_sbrk+0x6>
		return (caddr_t) -1;	
  401500:	f04f 30ff 	mov.w	r0, #4294967295
}
  401504:	4770      	bx	lr
  401506:	bf00      	nop
  401508:	20400c68 	.word	0x20400c68
  40150c:	2045fffc 	.word	0x2045fffc
  401510:	20402ec8 	.word	0x20402ec8

00401514 <update_screen>:
#define MINUTE      52
#define SECOND      45

void RTC_init(void);

void update_screen(int hora, int minuto, int segundo) {
  401514:	b570      	push	{r4, r5, r6, lr}
  401516:	b092      	sub	sp, #72	; 0x48
  401518:	4604      	mov	r4, r0
  40151a:	460d      	mov	r5, r1
  40151c:	4616      	mov	r6, r2
	gfx_mono_ssd1306_init();
  40151e:	4b08      	ldr	r3, [pc, #32]	; (401540 <update_screen+0x2c>)
  401520:	4798      	blx	r3
	char time[64];
	sprintf(time, "%02d:%02d:%02d", hora, minuto, segundo);
  401522:	9600      	str	r6, [sp, #0]
  401524:	462b      	mov	r3, r5
  401526:	4622      	mov	r2, r4
  401528:	4906      	ldr	r1, [pc, #24]	; (401544 <update_screen+0x30>)
  40152a:	a802      	add	r0, sp, #8
  40152c:	4c06      	ldr	r4, [pc, #24]	; (401548 <update_screen+0x34>)
  40152e:	47a0      	blx	r4
	gfx_mono_draw_string(time, 2,16, &sysfont);
  401530:	4b06      	ldr	r3, [pc, #24]	; (40154c <update_screen+0x38>)
  401532:	2210      	movs	r2, #16
  401534:	2102      	movs	r1, #2
  401536:	a802      	add	r0, sp, #8
  401538:	4c05      	ldr	r4, [pc, #20]	; (401550 <update_screen+0x3c>)
  40153a:	47a0      	blx	r4
}
  40153c:	b012      	add	sp, #72	; 0x48
  40153e:	bd70      	pop	{r4, r5, r6, pc}
  401540:	00400735 	.word	0x00400735
  401544:	004069bc 	.word	0x004069bc
  401548:	0040173d 	.word	0x0040173d
  40154c:	2040000c 	.word	0x2040000c
  401550:	0040069d 	.word	0x0040069d

00401554 <RTC_Handler>:

void RTC_Handler(void)
{
  401554:	b530      	push	{r4, r5, lr}
  401556:	b085      	sub	sp, #20
	uint32_t ul_status = rtc_get_status(RTC);
  401558:	4c13      	ldr	r4, [pc, #76]	; (4015a8 <RTC_Handler+0x54>)
  40155a:	4620      	mov	r0, r4
  40155c:	4b13      	ldr	r3, [pc, #76]	; (4015ac <RTC_Handler+0x58>)
  40155e:	4798      	blx	r3
  401560:	4605      	mov	r5, r0
	unsigned int hora;
	unsigned int minuto;
	unsigned int segundo;
	

	rtc_get_time(RTC, &hora, &minuto , &segundo);
  401562:	ab01      	add	r3, sp, #4
  401564:	aa02      	add	r2, sp, #8
  401566:	a903      	add	r1, sp, #12
  401568:	4620      	mov	r0, r4
  40156a:	4c11      	ldr	r4, [pc, #68]	; (4015b0 <RTC_Handler+0x5c>)
  40156c:	47a0      	blx	r4

	
	if ((ul_status & RTC_SR_SEC) == RTC_SR_SEC) {
  40156e:	f015 0f04 	tst.w	r5, #4
  401572:	d10f      	bne.n	401594 <RTC_Handler+0x40>
		rtc_clear_status(RTC, RTC_SCCR_SECCLR);
	}
	

	
	rtc_clear_status(RTC, RTC_SCCR_ACKCLR);
  401574:	4d0c      	ldr	r5, [pc, #48]	; (4015a8 <RTC_Handler+0x54>)
  401576:	2101      	movs	r1, #1
  401578:	4628      	mov	r0, r5
  40157a:	4c0e      	ldr	r4, [pc, #56]	; (4015b4 <RTC_Handler+0x60>)
  40157c:	47a0      	blx	r4
	rtc_clear_status(RTC, RTC_SCCR_TIMCLR);
  40157e:	2108      	movs	r1, #8
  401580:	4628      	mov	r0, r5
  401582:	47a0      	blx	r4
	rtc_clear_status(RTC, RTC_SCCR_CALCLR);
  401584:	2110      	movs	r1, #16
  401586:	4628      	mov	r0, r5
  401588:	47a0      	blx	r4
	rtc_clear_status(RTC, RTC_SCCR_TDERRCLR);
  40158a:	2120      	movs	r1, #32
  40158c:	4628      	mov	r0, r5
  40158e:	47a0      	blx	r4
	
}
  401590:	b005      	add	sp, #20
  401592:	bd30      	pop	{r4, r5, pc}
		update_screen(hora, minuto, segundo);
  401594:	9a01      	ldr	r2, [sp, #4]
  401596:	9902      	ldr	r1, [sp, #8]
  401598:	9803      	ldr	r0, [sp, #12]
  40159a:	4b07      	ldr	r3, [pc, #28]	; (4015b8 <RTC_Handler+0x64>)
  40159c:	4798      	blx	r3
		rtc_clear_status(RTC, RTC_SCCR_SECCLR);
  40159e:	2104      	movs	r1, #4
  4015a0:	4801      	ldr	r0, [pc, #4]	; (4015a8 <RTC_Handler+0x54>)
  4015a2:	4b04      	ldr	r3, [pc, #16]	; (4015b4 <RTC_Handler+0x60>)
  4015a4:	4798      	blx	r3
  4015a6:	e7e5      	b.n	401574 <RTC_Handler+0x20>
  4015a8:	400e1860 	.word	0x400e1860
  4015ac:	00400369 	.word	0x00400369
  4015b0:	004001c7 	.word	0x004001c7
  4015b4:	0040036d 	.word	0x0040036d
  4015b8:	00401515 	.word	0x00401515

004015bc <RTC_init>:

void RTC_init(){
  4015bc:	b530      	push	{r4, r5, lr}
  4015be:	b083      	sub	sp, #12
	/* Configura o PMC */
	pmc_enable_periph_clk(ID_RTC);
  4015c0:	2002      	movs	r0, #2
  4015c2:	4b12      	ldr	r3, [pc, #72]	; (40160c <RTC_init+0x50>)
  4015c4:	4798      	blx	r3

	/* Default RTC configuration, 24-hour mode */
	rtc_set_hour_mode(RTC, 0);
  4015c6:	4c12      	ldr	r4, [pc, #72]	; (401610 <RTC_init+0x54>)
  4015c8:	2100      	movs	r1, #0
  4015ca:	4620      	mov	r0, r4
  4015cc:	4b11      	ldr	r3, [pc, #68]	; (401614 <RTC_init+0x58>)
  4015ce:	4798      	blx	r3

	/* Configura data e hora manualmente */
	rtc_set_date(RTC, YEAR, MOUNT, DAY, WEEK);
  4015d0:	2328      	movs	r3, #40	; 0x28
  4015d2:	9300      	str	r3, [sp, #0]
  4015d4:	231e      	movs	r3, #30
  4015d6:	2209      	movs	r2, #9
  4015d8:	f240 71e3 	movw	r1, #2019	; 0x7e3
  4015dc:	4620      	mov	r0, r4
  4015de:	4d0e      	ldr	r5, [pc, #56]	; (401618 <RTC_init+0x5c>)
  4015e0:	47a8      	blx	r5
	rtc_set_time(RTC, HOUR, MINUTE, SECOND);
  4015e2:	232d      	movs	r3, #45	; 0x2d
  4015e4:	2234      	movs	r2, #52	; 0x34
  4015e6:	2110      	movs	r1, #16
  4015e8:	4620      	mov	r0, r4
  4015ea:	4d0c      	ldr	r5, [pc, #48]	; (40161c <RTC_init+0x60>)
  4015ec:	47a8      	blx	r5
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
  4015ee:	4b0c      	ldr	r3, [pc, #48]	; (401620 <RTC_init+0x64>)
  4015f0:	2104      	movs	r1, #4
  4015f2:	f8c3 1080 	str.w	r1, [r3, #128]	; 0x80
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  4015f6:	f8c3 1180 	str.w	r1, [r3, #384]	; 0x180
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  4015fa:	2200      	movs	r2, #0
  4015fc:	f883 2302 	strb.w	r2, [r3, #770]	; 0x302
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  401600:	6019      	str	r1, [r3, #0]
	NVIC_ClearPendingIRQ(RTC_IRQn);
	NVIC_SetPriority(RTC_IRQn, 0);
	NVIC_EnableIRQ(RTC_IRQn);

	/* Ativa interrupcao via alarme */
	rtc_enable_interrupt(RTC,  RTC_IER_SECEN);
  401602:	4620      	mov	r0, r4
  401604:	4b07      	ldr	r3, [pc, #28]	; (401624 <RTC_init+0x68>)
  401606:	4798      	blx	r3

}
  401608:	b003      	add	sp, #12
  40160a:	bd30      	pop	{r4, r5, pc}
  40160c:	00400f61 	.word	0x00400f61
  401610:	400e1860 	.word	0x400e1860
  401614:	004001ad 	.word	0x004001ad
  401618:	004002b1 	.word	0x004002b1
  40161c:	00400221 	.word	0x00400221
  401620:	e000e100 	.word	0xe000e100
  401624:	004001c3 	.word	0x004001c3

00401628 <main>:



int main (void)
{
  401628:	b508      	push	{r3, lr}
	/* Insert system clock initialization code here (sysclk_init()). */

	board_init();
  40162a:	4b05      	ldr	r3, [pc, #20]	; (401640 <main+0x18>)
  40162c:	4798      	blx	r3
	sysclk_init();
  40162e:	4b05      	ldr	r3, [pc, #20]	; (401644 <main+0x1c>)
  401630:	4798      	blx	r3
	
	
	delay_init();
	
	RTC_init();
  401632:	4b05      	ldr	r3, [pc, #20]	; (401648 <main+0x20>)
  401634:	4798      	blx	r3
//    gfx_mono_draw_string("mundo", 50,16, &sysfont);


  /* Insert application code here, after the board has been initialized. */
	while(1) {
		pmc_sleep(SAM_PM_SMODE_SLEEP_WFI);
  401636:	2502      	movs	r5, #2
  401638:	4c04      	ldr	r4, [pc, #16]	; (40164c <main+0x24>)
  40163a:	4628      	mov	r0, r5
  40163c:	47a0      	blx	r4
  40163e:	e7fc      	b.n	40163a <main+0x12>
  401640:	00400ac5 	.word	0x00400ac5
  401644:	00400a55 	.word	0x00400a55
  401648:	004015bd 	.word	0x004015bd
  40164c:	00401005 	.word	0x00401005

00401650 <__libc_init_array>:
  401650:	b570      	push	{r4, r5, r6, lr}
  401652:	4e0f      	ldr	r6, [pc, #60]	; (401690 <__libc_init_array+0x40>)
  401654:	4d0f      	ldr	r5, [pc, #60]	; (401694 <__libc_init_array+0x44>)
  401656:	1b76      	subs	r6, r6, r5
  401658:	10b6      	asrs	r6, r6, #2
  40165a:	bf18      	it	ne
  40165c:	2400      	movne	r4, #0
  40165e:	d005      	beq.n	40166c <__libc_init_array+0x1c>
  401660:	3401      	adds	r4, #1
  401662:	f855 3b04 	ldr.w	r3, [r5], #4
  401666:	4798      	blx	r3
  401668:	42a6      	cmp	r6, r4
  40166a:	d1f9      	bne.n	401660 <__libc_init_array+0x10>
  40166c:	4e0a      	ldr	r6, [pc, #40]	; (401698 <__libc_init_array+0x48>)
  40166e:	4d0b      	ldr	r5, [pc, #44]	; (40169c <__libc_init_array+0x4c>)
  401670:	1b76      	subs	r6, r6, r5
  401672:	f005 faf1 	bl	406c58 <_init>
  401676:	10b6      	asrs	r6, r6, #2
  401678:	bf18      	it	ne
  40167a:	2400      	movne	r4, #0
  40167c:	d006      	beq.n	40168c <__libc_init_array+0x3c>
  40167e:	3401      	adds	r4, #1
  401680:	f855 3b04 	ldr.w	r3, [r5], #4
  401684:	4798      	blx	r3
  401686:	42a6      	cmp	r6, r4
  401688:	d1f9      	bne.n	40167e <__libc_init_array+0x2e>
  40168a:	bd70      	pop	{r4, r5, r6, pc}
  40168c:	bd70      	pop	{r4, r5, r6, pc}
  40168e:	bf00      	nop
  401690:	00406c64 	.word	0x00406c64
  401694:	00406c64 	.word	0x00406c64
  401698:	00406c6c 	.word	0x00406c6c
  40169c:	00406c64 	.word	0x00406c64

004016a0 <memset>:
  4016a0:	b470      	push	{r4, r5, r6}
  4016a2:	0786      	lsls	r6, r0, #30
  4016a4:	d046      	beq.n	401734 <memset+0x94>
  4016a6:	1e54      	subs	r4, r2, #1
  4016a8:	2a00      	cmp	r2, #0
  4016aa:	d041      	beq.n	401730 <memset+0x90>
  4016ac:	b2ca      	uxtb	r2, r1
  4016ae:	4603      	mov	r3, r0
  4016b0:	e002      	b.n	4016b8 <memset+0x18>
  4016b2:	f114 34ff 	adds.w	r4, r4, #4294967295
  4016b6:	d33b      	bcc.n	401730 <memset+0x90>
  4016b8:	f803 2b01 	strb.w	r2, [r3], #1
  4016bc:	079d      	lsls	r5, r3, #30
  4016be:	d1f8      	bne.n	4016b2 <memset+0x12>
  4016c0:	2c03      	cmp	r4, #3
  4016c2:	d92e      	bls.n	401722 <memset+0x82>
  4016c4:	b2cd      	uxtb	r5, r1
  4016c6:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  4016ca:	2c0f      	cmp	r4, #15
  4016cc:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  4016d0:	d919      	bls.n	401706 <memset+0x66>
  4016d2:	f103 0210 	add.w	r2, r3, #16
  4016d6:	4626      	mov	r6, r4
  4016d8:	3e10      	subs	r6, #16
  4016da:	2e0f      	cmp	r6, #15
  4016dc:	f842 5c10 	str.w	r5, [r2, #-16]
  4016e0:	f842 5c0c 	str.w	r5, [r2, #-12]
  4016e4:	f842 5c08 	str.w	r5, [r2, #-8]
  4016e8:	f842 5c04 	str.w	r5, [r2, #-4]
  4016ec:	f102 0210 	add.w	r2, r2, #16
  4016f0:	d8f2      	bhi.n	4016d8 <memset+0x38>
  4016f2:	f1a4 0210 	sub.w	r2, r4, #16
  4016f6:	f022 020f 	bic.w	r2, r2, #15
  4016fa:	f004 040f 	and.w	r4, r4, #15
  4016fe:	3210      	adds	r2, #16
  401700:	2c03      	cmp	r4, #3
  401702:	4413      	add	r3, r2
  401704:	d90d      	bls.n	401722 <memset+0x82>
  401706:	461e      	mov	r6, r3
  401708:	4622      	mov	r2, r4
  40170a:	3a04      	subs	r2, #4
  40170c:	2a03      	cmp	r2, #3
  40170e:	f846 5b04 	str.w	r5, [r6], #4
  401712:	d8fa      	bhi.n	40170a <memset+0x6a>
  401714:	1f22      	subs	r2, r4, #4
  401716:	f022 0203 	bic.w	r2, r2, #3
  40171a:	3204      	adds	r2, #4
  40171c:	4413      	add	r3, r2
  40171e:	f004 0403 	and.w	r4, r4, #3
  401722:	b12c      	cbz	r4, 401730 <memset+0x90>
  401724:	b2c9      	uxtb	r1, r1
  401726:	441c      	add	r4, r3
  401728:	f803 1b01 	strb.w	r1, [r3], #1
  40172c:	429c      	cmp	r4, r3
  40172e:	d1fb      	bne.n	401728 <memset+0x88>
  401730:	bc70      	pop	{r4, r5, r6}
  401732:	4770      	bx	lr
  401734:	4614      	mov	r4, r2
  401736:	4603      	mov	r3, r0
  401738:	e7c2      	b.n	4016c0 <memset+0x20>
  40173a:	bf00      	nop

0040173c <sprintf>:
  40173c:	b40e      	push	{r1, r2, r3}
  40173e:	b5f0      	push	{r4, r5, r6, r7, lr}
  401740:	b09c      	sub	sp, #112	; 0x70
  401742:	ab21      	add	r3, sp, #132	; 0x84
  401744:	490f      	ldr	r1, [pc, #60]	; (401784 <sprintf+0x48>)
  401746:	f853 2b04 	ldr.w	r2, [r3], #4
  40174a:	9301      	str	r3, [sp, #4]
  40174c:	4605      	mov	r5, r0
  40174e:	f06f 4400 	mvn.w	r4, #2147483648	; 0x80000000
  401752:	6808      	ldr	r0, [r1, #0]
  401754:	9502      	str	r5, [sp, #8]
  401756:	f44f 7702 	mov.w	r7, #520	; 0x208
  40175a:	f64f 76ff 	movw	r6, #65535	; 0xffff
  40175e:	a902      	add	r1, sp, #8
  401760:	9506      	str	r5, [sp, #24]
  401762:	f8ad 7014 	strh.w	r7, [sp, #20]
  401766:	9404      	str	r4, [sp, #16]
  401768:	9407      	str	r4, [sp, #28]
  40176a:	f8ad 6016 	strh.w	r6, [sp, #22]
  40176e:	f000 f80b 	bl	401788 <_svfprintf_r>
  401772:	9b02      	ldr	r3, [sp, #8]
  401774:	2200      	movs	r2, #0
  401776:	701a      	strb	r2, [r3, #0]
  401778:	b01c      	add	sp, #112	; 0x70
  40177a:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
  40177e:	b003      	add	sp, #12
  401780:	4770      	bx	lr
  401782:	bf00      	nop
  401784:	20400020 	.word	0x20400020

00401788 <_svfprintf_r>:
  401788:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40178c:	b0c3      	sub	sp, #268	; 0x10c
  40178e:	460c      	mov	r4, r1
  401790:	910b      	str	r1, [sp, #44]	; 0x2c
  401792:	4692      	mov	sl, r2
  401794:	930f      	str	r3, [sp, #60]	; 0x3c
  401796:	900c      	str	r0, [sp, #48]	; 0x30
  401798:	f002 fa0e 	bl	403bb8 <_localeconv_r>
  40179c:	6803      	ldr	r3, [r0, #0]
  40179e:	931a      	str	r3, [sp, #104]	; 0x68
  4017a0:	4618      	mov	r0, r3
  4017a2:	f003 f8ed 	bl	404980 <strlen>
  4017a6:	89a3      	ldrh	r3, [r4, #12]
  4017a8:	9019      	str	r0, [sp, #100]	; 0x64
  4017aa:	0619      	lsls	r1, r3, #24
  4017ac:	d503      	bpl.n	4017b6 <_svfprintf_r+0x2e>
  4017ae:	6923      	ldr	r3, [r4, #16]
  4017b0:	2b00      	cmp	r3, #0
  4017b2:	f001 8003 	beq.w	4027bc <_svfprintf_r+0x1034>
  4017b6:	2300      	movs	r3, #0
  4017b8:	f10d 09c8 	add.w	r9, sp, #200	; 0xc8
  4017bc:	9313      	str	r3, [sp, #76]	; 0x4c
  4017be:	9315      	str	r3, [sp, #84]	; 0x54
  4017c0:	9314      	str	r3, [sp, #80]	; 0x50
  4017c2:	9327      	str	r3, [sp, #156]	; 0x9c
  4017c4:	9326      	str	r3, [sp, #152]	; 0x98
  4017c6:	9318      	str	r3, [sp, #96]	; 0x60
  4017c8:	931b      	str	r3, [sp, #108]	; 0x6c
  4017ca:	9309      	str	r3, [sp, #36]	; 0x24
  4017cc:	f8cd 9094 	str.w	r9, [sp, #148]	; 0x94
  4017d0:	46c8      	mov	r8, r9
  4017d2:	9316      	str	r3, [sp, #88]	; 0x58
  4017d4:	9317      	str	r3, [sp, #92]	; 0x5c
  4017d6:	f89a 3000 	ldrb.w	r3, [sl]
  4017da:	4654      	mov	r4, sl
  4017dc:	b1e3      	cbz	r3, 401818 <_svfprintf_r+0x90>
  4017de:	2b25      	cmp	r3, #37	; 0x25
  4017e0:	d102      	bne.n	4017e8 <_svfprintf_r+0x60>
  4017e2:	e019      	b.n	401818 <_svfprintf_r+0x90>
  4017e4:	2b25      	cmp	r3, #37	; 0x25
  4017e6:	d003      	beq.n	4017f0 <_svfprintf_r+0x68>
  4017e8:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  4017ec:	2b00      	cmp	r3, #0
  4017ee:	d1f9      	bne.n	4017e4 <_svfprintf_r+0x5c>
  4017f0:	eba4 050a 	sub.w	r5, r4, sl
  4017f4:	b185      	cbz	r5, 401818 <_svfprintf_r+0x90>
  4017f6:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4017f8:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  4017fa:	f8c8 a000 	str.w	sl, [r8]
  4017fe:	3301      	adds	r3, #1
  401800:	442a      	add	r2, r5
  401802:	2b07      	cmp	r3, #7
  401804:	f8c8 5004 	str.w	r5, [r8, #4]
  401808:	9227      	str	r2, [sp, #156]	; 0x9c
  40180a:	9326      	str	r3, [sp, #152]	; 0x98
  40180c:	dc7f      	bgt.n	40190e <_svfprintf_r+0x186>
  40180e:	f108 0808 	add.w	r8, r8, #8
  401812:	9b09      	ldr	r3, [sp, #36]	; 0x24
  401814:	442b      	add	r3, r5
  401816:	9309      	str	r3, [sp, #36]	; 0x24
  401818:	7823      	ldrb	r3, [r4, #0]
  40181a:	2b00      	cmp	r3, #0
  40181c:	d07f      	beq.n	40191e <_svfprintf_r+0x196>
  40181e:	2300      	movs	r3, #0
  401820:	461a      	mov	r2, r3
  401822:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  401826:	4619      	mov	r1, r3
  401828:	930d      	str	r3, [sp, #52]	; 0x34
  40182a:	469b      	mov	fp, r3
  40182c:	f04f 30ff 	mov.w	r0, #4294967295
  401830:	7863      	ldrb	r3, [r4, #1]
  401832:	900a      	str	r0, [sp, #40]	; 0x28
  401834:	f104 0a01 	add.w	sl, r4, #1
  401838:	f10a 0a01 	add.w	sl, sl, #1
  40183c:	f1a3 0020 	sub.w	r0, r3, #32
  401840:	2858      	cmp	r0, #88	; 0x58
  401842:	f200 83c1 	bhi.w	401fc8 <_svfprintf_r+0x840>
  401846:	e8df f010 	tbh	[pc, r0, lsl #1]
  40184a:	0238      	.short	0x0238
  40184c:	03bf03bf 	.word	0x03bf03bf
  401850:	03bf0240 	.word	0x03bf0240
  401854:	03bf03bf 	.word	0x03bf03bf
  401858:	03bf03bf 	.word	0x03bf03bf
  40185c:	024503bf 	.word	0x024503bf
  401860:	03bf0203 	.word	0x03bf0203
  401864:	026b005d 	.word	0x026b005d
  401868:	028603bf 	.word	0x028603bf
  40186c:	039d039d 	.word	0x039d039d
  401870:	039d039d 	.word	0x039d039d
  401874:	039d039d 	.word	0x039d039d
  401878:	039d039d 	.word	0x039d039d
  40187c:	03bf039d 	.word	0x03bf039d
  401880:	03bf03bf 	.word	0x03bf03bf
  401884:	03bf03bf 	.word	0x03bf03bf
  401888:	03bf03bf 	.word	0x03bf03bf
  40188c:	03bf03bf 	.word	0x03bf03bf
  401890:	033703bf 	.word	0x033703bf
  401894:	03bf0357 	.word	0x03bf0357
  401898:	03bf0357 	.word	0x03bf0357
  40189c:	03bf03bf 	.word	0x03bf03bf
  4018a0:	039803bf 	.word	0x039803bf
  4018a4:	03bf03bf 	.word	0x03bf03bf
  4018a8:	03bf03ad 	.word	0x03bf03ad
  4018ac:	03bf03bf 	.word	0x03bf03bf
  4018b0:	03bf03bf 	.word	0x03bf03bf
  4018b4:	03bf0259 	.word	0x03bf0259
  4018b8:	031e03bf 	.word	0x031e03bf
  4018bc:	03bf03bf 	.word	0x03bf03bf
  4018c0:	03bf03bf 	.word	0x03bf03bf
  4018c4:	03bf03bf 	.word	0x03bf03bf
  4018c8:	03bf03bf 	.word	0x03bf03bf
  4018cc:	03bf03bf 	.word	0x03bf03bf
  4018d0:	02db02c6 	.word	0x02db02c6
  4018d4:	03570357 	.word	0x03570357
  4018d8:	028b0357 	.word	0x028b0357
  4018dc:	03bf02db 	.word	0x03bf02db
  4018e0:	029003bf 	.word	0x029003bf
  4018e4:	029d03bf 	.word	0x029d03bf
  4018e8:	02b401cc 	.word	0x02b401cc
  4018ec:	03bf0208 	.word	0x03bf0208
  4018f0:	03bf01e1 	.word	0x03bf01e1
  4018f4:	03bf007e 	.word	0x03bf007e
  4018f8:	020d03bf 	.word	0x020d03bf
  4018fc:	980d      	ldr	r0, [sp, #52]	; 0x34
  4018fe:	930f      	str	r3, [sp, #60]	; 0x3c
  401900:	4240      	negs	r0, r0
  401902:	900d      	str	r0, [sp, #52]	; 0x34
  401904:	f04b 0b04 	orr.w	fp, fp, #4
  401908:	f89a 3000 	ldrb.w	r3, [sl]
  40190c:	e794      	b.n	401838 <_svfprintf_r+0xb0>
  40190e:	aa25      	add	r2, sp, #148	; 0x94
  401910:	990b      	ldr	r1, [sp, #44]	; 0x2c
  401912:	980c      	ldr	r0, [sp, #48]	; 0x30
  401914:	f003 f8a2 	bl	404a5c <__ssprint_r>
  401918:	b940      	cbnz	r0, 40192c <_svfprintf_r+0x1a4>
  40191a:	46c8      	mov	r8, r9
  40191c:	e779      	b.n	401812 <_svfprintf_r+0x8a>
  40191e:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  401920:	b123      	cbz	r3, 40192c <_svfprintf_r+0x1a4>
  401922:	980c      	ldr	r0, [sp, #48]	; 0x30
  401924:	990b      	ldr	r1, [sp, #44]	; 0x2c
  401926:	aa25      	add	r2, sp, #148	; 0x94
  401928:	f003 f898 	bl	404a5c <__ssprint_r>
  40192c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  40192e:	899b      	ldrh	r3, [r3, #12]
  401930:	f013 0f40 	tst.w	r3, #64	; 0x40
  401934:	9b09      	ldr	r3, [sp, #36]	; 0x24
  401936:	bf18      	it	ne
  401938:	f04f 33ff 	movne.w	r3, #4294967295
  40193c:	9309      	str	r3, [sp, #36]	; 0x24
  40193e:	9809      	ldr	r0, [sp, #36]	; 0x24
  401940:	b043      	add	sp, #268	; 0x10c
  401942:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  401946:	f01b 0f20 	tst.w	fp, #32
  40194a:	9311      	str	r3, [sp, #68]	; 0x44
  40194c:	f040 81dd 	bne.w	401d0a <_svfprintf_r+0x582>
  401950:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  401952:	f01b 0f10 	tst.w	fp, #16
  401956:	4613      	mov	r3, r2
  401958:	f040 856e 	bne.w	402438 <_svfprintf_r+0xcb0>
  40195c:	f01b 0f40 	tst.w	fp, #64	; 0x40
  401960:	f000 856a 	beq.w	402438 <_svfprintf_r+0xcb0>
  401964:	8814      	ldrh	r4, [r2, #0]
  401966:	3204      	adds	r2, #4
  401968:	2500      	movs	r5, #0
  40196a:	2301      	movs	r3, #1
  40196c:	920f      	str	r2, [sp, #60]	; 0x3c
  40196e:	2700      	movs	r7, #0
  401970:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  401974:	990a      	ldr	r1, [sp, #40]	; 0x28
  401976:	1c4a      	adds	r2, r1, #1
  401978:	f000 8265 	beq.w	401e46 <_svfprintf_r+0x6be>
  40197c:	f02b 0280 	bic.w	r2, fp, #128	; 0x80
  401980:	9207      	str	r2, [sp, #28]
  401982:	ea54 0205 	orrs.w	r2, r4, r5
  401986:	f040 8264 	bne.w	401e52 <_svfprintf_r+0x6ca>
  40198a:	2900      	cmp	r1, #0
  40198c:	f040 843c 	bne.w	402208 <_svfprintf_r+0xa80>
  401990:	2b00      	cmp	r3, #0
  401992:	f040 84d7 	bne.w	402344 <_svfprintf_r+0xbbc>
  401996:	f01b 0301 	ands.w	r3, fp, #1
  40199a:	930e      	str	r3, [sp, #56]	; 0x38
  40199c:	f000 8604 	beq.w	4025a8 <_svfprintf_r+0xe20>
  4019a0:	ae42      	add	r6, sp, #264	; 0x108
  4019a2:	2330      	movs	r3, #48	; 0x30
  4019a4:	f806 3d41 	strb.w	r3, [r6, #-65]!
  4019a8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4019aa:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  4019ac:	4293      	cmp	r3, r2
  4019ae:	bfb8      	it	lt
  4019b0:	4613      	movlt	r3, r2
  4019b2:	9308      	str	r3, [sp, #32]
  4019b4:	2300      	movs	r3, #0
  4019b6:	9312      	str	r3, [sp, #72]	; 0x48
  4019b8:	b117      	cbz	r7, 4019c0 <_svfprintf_r+0x238>
  4019ba:	9b08      	ldr	r3, [sp, #32]
  4019bc:	3301      	adds	r3, #1
  4019be:	9308      	str	r3, [sp, #32]
  4019c0:	9b07      	ldr	r3, [sp, #28]
  4019c2:	f013 0302 	ands.w	r3, r3, #2
  4019c6:	9310      	str	r3, [sp, #64]	; 0x40
  4019c8:	d002      	beq.n	4019d0 <_svfprintf_r+0x248>
  4019ca:	9b08      	ldr	r3, [sp, #32]
  4019cc:	3302      	adds	r3, #2
  4019ce:	9308      	str	r3, [sp, #32]
  4019d0:	9b07      	ldr	r3, [sp, #28]
  4019d2:	f013 0584 	ands.w	r5, r3, #132	; 0x84
  4019d6:	f040 830e 	bne.w	401ff6 <_svfprintf_r+0x86e>
  4019da:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4019dc:	9a08      	ldr	r2, [sp, #32]
  4019de:	eba3 0b02 	sub.w	fp, r3, r2
  4019e2:	f1bb 0f00 	cmp.w	fp, #0
  4019e6:	f340 8306 	ble.w	401ff6 <_svfprintf_r+0x86e>
  4019ea:	f1bb 0f10 	cmp.w	fp, #16
  4019ee:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4019f0:	9a26      	ldr	r2, [sp, #152]	; 0x98
  4019f2:	dd29      	ble.n	401a48 <_svfprintf_r+0x2c0>
  4019f4:	4643      	mov	r3, r8
  4019f6:	4621      	mov	r1, r4
  4019f8:	46a8      	mov	r8, r5
  4019fa:	2710      	movs	r7, #16
  4019fc:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  4019fe:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  401a00:	e006      	b.n	401a10 <_svfprintf_r+0x288>
  401a02:	f1ab 0b10 	sub.w	fp, fp, #16
  401a06:	f1bb 0f10 	cmp.w	fp, #16
  401a0a:	f103 0308 	add.w	r3, r3, #8
  401a0e:	dd18      	ble.n	401a42 <_svfprintf_r+0x2ba>
  401a10:	3201      	adds	r2, #1
  401a12:	48b7      	ldr	r0, [pc, #732]	; (401cf0 <_svfprintf_r+0x568>)
  401a14:	9226      	str	r2, [sp, #152]	; 0x98
  401a16:	3110      	adds	r1, #16
  401a18:	2a07      	cmp	r2, #7
  401a1a:	9127      	str	r1, [sp, #156]	; 0x9c
  401a1c:	e883 0081 	stmia.w	r3, {r0, r7}
  401a20:	ddef      	ble.n	401a02 <_svfprintf_r+0x27a>
  401a22:	aa25      	add	r2, sp, #148	; 0x94
  401a24:	4629      	mov	r1, r5
  401a26:	4620      	mov	r0, r4
  401a28:	f003 f818 	bl	404a5c <__ssprint_r>
  401a2c:	2800      	cmp	r0, #0
  401a2e:	f47f af7d 	bne.w	40192c <_svfprintf_r+0x1a4>
  401a32:	f1ab 0b10 	sub.w	fp, fp, #16
  401a36:	f1bb 0f10 	cmp.w	fp, #16
  401a3a:	9927      	ldr	r1, [sp, #156]	; 0x9c
  401a3c:	9a26      	ldr	r2, [sp, #152]	; 0x98
  401a3e:	464b      	mov	r3, r9
  401a40:	dce6      	bgt.n	401a10 <_svfprintf_r+0x288>
  401a42:	4645      	mov	r5, r8
  401a44:	460c      	mov	r4, r1
  401a46:	4698      	mov	r8, r3
  401a48:	3201      	adds	r2, #1
  401a4a:	4ba9      	ldr	r3, [pc, #676]	; (401cf0 <_svfprintf_r+0x568>)
  401a4c:	9226      	str	r2, [sp, #152]	; 0x98
  401a4e:	445c      	add	r4, fp
  401a50:	2a07      	cmp	r2, #7
  401a52:	9427      	str	r4, [sp, #156]	; 0x9c
  401a54:	e888 0808 	stmia.w	r8, {r3, fp}
  401a58:	f300 8498 	bgt.w	40238c <_svfprintf_r+0xc04>
  401a5c:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  401a60:	f108 0808 	add.w	r8, r8, #8
  401a64:	b177      	cbz	r7, 401a84 <_svfprintf_r+0x2fc>
  401a66:	9b26      	ldr	r3, [sp, #152]	; 0x98
  401a68:	3301      	adds	r3, #1
  401a6a:	3401      	adds	r4, #1
  401a6c:	f10d 0177 	add.w	r1, sp, #119	; 0x77
  401a70:	2201      	movs	r2, #1
  401a72:	2b07      	cmp	r3, #7
  401a74:	9427      	str	r4, [sp, #156]	; 0x9c
  401a76:	9326      	str	r3, [sp, #152]	; 0x98
  401a78:	e888 0006 	stmia.w	r8, {r1, r2}
  401a7c:	f300 83db 	bgt.w	402236 <_svfprintf_r+0xaae>
  401a80:	f108 0808 	add.w	r8, r8, #8
  401a84:	9b10      	ldr	r3, [sp, #64]	; 0x40
  401a86:	b16b      	cbz	r3, 401aa4 <_svfprintf_r+0x31c>
  401a88:	9b26      	ldr	r3, [sp, #152]	; 0x98
  401a8a:	3301      	adds	r3, #1
  401a8c:	3402      	adds	r4, #2
  401a8e:	a91e      	add	r1, sp, #120	; 0x78
  401a90:	2202      	movs	r2, #2
  401a92:	2b07      	cmp	r3, #7
  401a94:	9427      	str	r4, [sp, #156]	; 0x9c
  401a96:	9326      	str	r3, [sp, #152]	; 0x98
  401a98:	e888 0006 	stmia.w	r8, {r1, r2}
  401a9c:	f300 83d6 	bgt.w	40224c <_svfprintf_r+0xac4>
  401aa0:	f108 0808 	add.w	r8, r8, #8
  401aa4:	2d80      	cmp	r5, #128	; 0x80
  401aa6:	f000 8315 	beq.w	4020d4 <_svfprintf_r+0x94c>
  401aaa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  401aac:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  401aae:	1a9f      	subs	r7, r3, r2
  401ab0:	2f00      	cmp	r7, #0
  401ab2:	dd36      	ble.n	401b22 <_svfprintf_r+0x39a>
  401ab4:	2f10      	cmp	r7, #16
  401ab6:	9b26      	ldr	r3, [sp, #152]	; 0x98
  401ab8:	4d8e      	ldr	r5, [pc, #568]	; (401cf4 <_svfprintf_r+0x56c>)
  401aba:	dd27      	ble.n	401b0c <_svfprintf_r+0x384>
  401abc:	4642      	mov	r2, r8
  401abe:	4621      	mov	r1, r4
  401ac0:	46b0      	mov	r8, r6
  401ac2:	f04f 0b10 	mov.w	fp, #16
  401ac6:	462e      	mov	r6, r5
  401ac8:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  401aca:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  401acc:	e004      	b.n	401ad8 <_svfprintf_r+0x350>
  401ace:	3f10      	subs	r7, #16
  401ad0:	2f10      	cmp	r7, #16
  401ad2:	f102 0208 	add.w	r2, r2, #8
  401ad6:	dd15      	ble.n	401b04 <_svfprintf_r+0x37c>
  401ad8:	3301      	adds	r3, #1
  401ada:	3110      	adds	r1, #16
  401adc:	2b07      	cmp	r3, #7
  401ade:	9127      	str	r1, [sp, #156]	; 0x9c
  401ae0:	9326      	str	r3, [sp, #152]	; 0x98
  401ae2:	e882 0840 	stmia.w	r2, {r6, fp}
  401ae6:	ddf2      	ble.n	401ace <_svfprintf_r+0x346>
  401ae8:	aa25      	add	r2, sp, #148	; 0x94
  401aea:	4629      	mov	r1, r5
  401aec:	4620      	mov	r0, r4
  401aee:	f002 ffb5 	bl	404a5c <__ssprint_r>
  401af2:	2800      	cmp	r0, #0
  401af4:	f47f af1a 	bne.w	40192c <_svfprintf_r+0x1a4>
  401af8:	3f10      	subs	r7, #16
  401afa:	2f10      	cmp	r7, #16
  401afc:	9927      	ldr	r1, [sp, #156]	; 0x9c
  401afe:	9b26      	ldr	r3, [sp, #152]	; 0x98
  401b00:	464a      	mov	r2, r9
  401b02:	dce9      	bgt.n	401ad8 <_svfprintf_r+0x350>
  401b04:	4635      	mov	r5, r6
  401b06:	460c      	mov	r4, r1
  401b08:	4646      	mov	r6, r8
  401b0a:	4690      	mov	r8, r2
  401b0c:	3301      	adds	r3, #1
  401b0e:	443c      	add	r4, r7
  401b10:	2b07      	cmp	r3, #7
  401b12:	9427      	str	r4, [sp, #156]	; 0x9c
  401b14:	9326      	str	r3, [sp, #152]	; 0x98
  401b16:	e888 00a0 	stmia.w	r8, {r5, r7}
  401b1a:	f300 8381 	bgt.w	402220 <_svfprintf_r+0xa98>
  401b1e:	f108 0808 	add.w	r8, r8, #8
  401b22:	9b07      	ldr	r3, [sp, #28]
  401b24:	05df      	lsls	r7, r3, #23
  401b26:	f100 8268 	bmi.w	401ffa <_svfprintf_r+0x872>
  401b2a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  401b2c:	990e      	ldr	r1, [sp, #56]	; 0x38
  401b2e:	f8c8 6000 	str.w	r6, [r8]
  401b32:	3301      	adds	r3, #1
  401b34:	440c      	add	r4, r1
  401b36:	2b07      	cmp	r3, #7
  401b38:	9427      	str	r4, [sp, #156]	; 0x9c
  401b3a:	f8c8 1004 	str.w	r1, [r8, #4]
  401b3e:	9326      	str	r3, [sp, #152]	; 0x98
  401b40:	f300 834d 	bgt.w	4021de <_svfprintf_r+0xa56>
  401b44:	f108 0808 	add.w	r8, r8, #8
  401b48:	9b07      	ldr	r3, [sp, #28]
  401b4a:	075b      	lsls	r3, r3, #29
  401b4c:	d53a      	bpl.n	401bc4 <_svfprintf_r+0x43c>
  401b4e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  401b50:	9a08      	ldr	r2, [sp, #32]
  401b52:	1a9d      	subs	r5, r3, r2
  401b54:	2d00      	cmp	r5, #0
  401b56:	dd35      	ble.n	401bc4 <_svfprintf_r+0x43c>
  401b58:	2d10      	cmp	r5, #16
  401b5a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  401b5c:	dd20      	ble.n	401ba0 <_svfprintf_r+0x418>
  401b5e:	2610      	movs	r6, #16
  401b60:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  401b62:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
  401b66:	e004      	b.n	401b72 <_svfprintf_r+0x3ea>
  401b68:	3d10      	subs	r5, #16
  401b6a:	2d10      	cmp	r5, #16
  401b6c:	f108 0808 	add.w	r8, r8, #8
  401b70:	dd16      	ble.n	401ba0 <_svfprintf_r+0x418>
  401b72:	3301      	adds	r3, #1
  401b74:	4a5e      	ldr	r2, [pc, #376]	; (401cf0 <_svfprintf_r+0x568>)
  401b76:	9326      	str	r3, [sp, #152]	; 0x98
  401b78:	3410      	adds	r4, #16
  401b7a:	2b07      	cmp	r3, #7
  401b7c:	9427      	str	r4, [sp, #156]	; 0x9c
  401b7e:	e888 0044 	stmia.w	r8, {r2, r6}
  401b82:	ddf1      	ble.n	401b68 <_svfprintf_r+0x3e0>
  401b84:	aa25      	add	r2, sp, #148	; 0x94
  401b86:	4659      	mov	r1, fp
  401b88:	4638      	mov	r0, r7
  401b8a:	f002 ff67 	bl	404a5c <__ssprint_r>
  401b8e:	2800      	cmp	r0, #0
  401b90:	f47f aecc 	bne.w	40192c <_svfprintf_r+0x1a4>
  401b94:	3d10      	subs	r5, #16
  401b96:	2d10      	cmp	r5, #16
  401b98:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  401b9a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  401b9c:	46c8      	mov	r8, r9
  401b9e:	dce8      	bgt.n	401b72 <_svfprintf_r+0x3ea>
  401ba0:	3301      	adds	r3, #1
  401ba2:	4a53      	ldr	r2, [pc, #332]	; (401cf0 <_svfprintf_r+0x568>)
  401ba4:	9326      	str	r3, [sp, #152]	; 0x98
  401ba6:	442c      	add	r4, r5
  401ba8:	2b07      	cmp	r3, #7
  401baa:	9427      	str	r4, [sp, #156]	; 0x9c
  401bac:	e888 0024 	stmia.w	r8, {r2, r5}
  401bb0:	dd08      	ble.n	401bc4 <_svfprintf_r+0x43c>
  401bb2:	aa25      	add	r2, sp, #148	; 0x94
  401bb4:	990b      	ldr	r1, [sp, #44]	; 0x2c
  401bb6:	980c      	ldr	r0, [sp, #48]	; 0x30
  401bb8:	f002 ff50 	bl	404a5c <__ssprint_r>
  401bbc:	2800      	cmp	r0, #0
  401bbe:	f47f aeb5 	bne.w	40192c <_svfprintf_r+0x1a4>
  401bc2:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  401bc4:	9b09      	ldr	r3, [sp, #36]	; 0x24
  401bc6:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  401bc8:	9908      	ldr	r1, [sp, #32]
  401bca:	428a      	cmp	r2, r1
  401bcc:	bfac      	ite	ge
  401bce:	189b      	addge	r3, r3, r2
  401bd0:	185b      	addlt	r3, r3, r1
  401bd2:	9309      	str	r3, [sp, #36]	; 0x24
  401bd4:	2c00      	cmp	r4, #0
  401bd6:	f040 830d 	bne.w	4021f4 <_svfprintf_r+0xa6c>
  401bda:	2300      	movs	r3, #0
  401bdc:	9326      	str	r3, [sp, #152]	; 0x98
  401bde:	46c8      	mov	r8, r9
  401be0:	e5f9      	b.n	4017d6 <_svfprintf_r+0x4e>
  401be2:	9311      	str	r3, [sp, #68]	; 0x44
  401be4:	f01b 0320 	ands.w	r3, fp, #32
  401be8:	f040 81e3 	bne.w	401fb2 <_svfprintf_r+0x82a>
  401bec:	f01b 0210 	ands.w	r2, fp, #16
  401bf0:	f040 842e 	bne.w	402450 <_svfprintf_r+0xcc8>
  401bf4:	f01b 0340 	ands.w	r3, fp, #64	; 0x40
  401bf8:	f000 842a 	beq.w	402450 <_svfprintf_r+0xcc8>
  401bfc:	990f      	ldr	r1, [sp, #60]	; 0x3c
  401bfe:	4613      	mov	r3, r2
  401c00:	460a      	mov	r2, r1
  401c02:	3204      	adds	r2, #4
  401c04:	880c      	ldrh	r4, [r1, #0]
  401c06:	920f      	str	r2, [sp, #60]	; 0x3c
  401c08:	2500      	movs	r5, #0
  401c0a:	e6b0      	b.n	40196e <_svfprintf_r+0x1e6>
  401c0c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  401c0e:	9311      	str	r3, [sp, #68]	; 0x44
  401c10:	6816      	ldr	r6, [r2, #0]
  401c12:	2400      	movs	r4, #0
  401c14:	f88d 4077 	strb.w	r4, [sp, #119]	; 0x77
  401c18:	1d15      	adds	r5, r2, #4
  401c1a:	2e00      	cmp	r6, #0
  401c1c:	f000 86a7 	beq.w	40296e <_svfprintf_r+0x11e6>
  401c20:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  401c22:	1c53      	adds	r3, r2, #1
  401c24:	f000 8609 	beq.w	40283a <_svfprintf_r+0x10b2>
  401c28:	4621      	mov	r1, r4
  401c2a:	4630      	mov	r0, r6
  401c2c:	f002 fa88 	bl	404140 <memchr>
  401c30:	2800      	cmp	r0, #0
  401c32:	f000 86e1 	beq.w	4029f8 <_svfprintf_r+0x1270>
  401c36:	1b83      	subs	r3, r0, r6
  401c38:	930e      	str	r3, [sp, #56]	; 0x38
  401c3a:	940a      	str	r4, [sp, #40]	; 0x28
  401c3c:	950f      	str	r5, [sp, #60]	; 0x3c
  401c3e:	f8cd b01c 	str.w	fp, [sp, #28]
  401c42:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  401c46:	9308      	str	r3, [sp, #32]
  401c48:	9412      	str	r4, [sp, #72]	; 0x48
  401c4a:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  401c4e:	e6b3      	b.n	4019b8 <_svfprintf_r+0x230>
  401c50:	f89a 3000 	ldrb.w	r3, [sl]
  401c54:	2201      	movs	r2, #1
  401c56:	212b      	movs	r1, #43	; 0x2b
  401c58:	e5ee      	b.n	401838 <_svfprintf_r+0xb0>
  401c5a:	f04b 0b20 	orr.w	fp, fp, #32
  401c5e:	f89a 3000 	ldrb.w	r3, [sl]
  401c62:	e5e9      	b.n	401838 <_svfprintf_r+0xb0>
  401c64:	9311      	str	r3, [sp, #68]	; 0x44
  401c66:	2a00      	cmp	r2, #0
  401c68:	f040 8795 	bne.w	402b96 <_svfprintf_r+0x140e>
  401c6c:	4b22      	ldr	r3, [pc, #136]	; (401cf8 <_svfprintf_r+0x570>)
  401c6e:	9318      	str	r3, [sp, #96]	; 0x60
  401c70:	f01b 0f20 	tst.w	fp, #32
  401c74:	f040 8111 	bne.w	401e9a <_svfprintf_r+0x712>
  401c78:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  401c7a:	f01b 0f10 	tst.w	fp, #16
  401c7e:	4613      	mov	r3, r2
  401c80:	f040 83e1 	bne.w	402446 <_svfprintf_r+0xcbe>
  401c84:	f01b 0f40 	tst.w	fp, #64	; 0x40
  401c88:	f000 83dd 	beq.w	402446 <_svfprintf_r+0xcbe>
  401c8c:	3304      	adds	r3, #4
  401c8e:	8814      	ldrh	r4, [r2, #0]
  401c90:	930f      	str	r3, [sp, #60]	; 0x3c
  401c92:	2500      	movs	r5, #0
  401c94:	f01b 0f01 	tst.w	fp, #1
  401c98:	f000 810c 	beq.w	401eb4 <_svfprintf_r+0x72c>
  401c9c:	ea54 0305 	orrs.w	r3, r4, r5
  401ca0:	f000 8108 	beq.w	401eb4 <_svfprintf_r+0x72c>
  401ca4:	2330      	movs	r3, #48	; 0x30
  401ca6:	f89d 2044 	ldrb.w	r2, [sp, #68]	; 0x44
  401caa:	f88d 3078 	strb.w	r3, [sp, #120]	; 0x78
  401cae:	f88d 2079 	strb.w	r2, [sp, #121]	; 0x79
  401cb2:	f04b 0b02 	orr.w	fp, fp, #2
  401cb6:	2302      	movs	r3, #2
  401cb8:	e659      	b.n	40196e <_svfprintf_r+0x1e6>
  401cba:	f89a 3000 	ldrb.w	r3, [sl]
  401cbe:	2900      	cmp	r1, #0
  401cc0:	f47f adba 	bne.w	401838 <_svfprintf_r+0xb0>
  401cc4:	2201      	movs	r2, #1
  401cc6:	2120      	movs	r1, #32
  401cc8:	e5b6      	b.n	401838 <_svfprintf_r+0xb0>
  401cca:	f04b 0b01 	orr.w	fp, fp, #1
  401cce:	f89a 3000 	ldrb.w	r3, [sl]
  401cd2:	e5b1      	b.n	401838 <_svfprintf_r+0xb0>
  401cd4:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
  401cd6:	6823      	ldr	r3, [r4, #0]
  401cd8:	930d      	str	r3, [sp, #52]	; 0x34
  401cda:	4618      	mov	r0, r3
  401cdc:	2800      	cmp	r0, #0
  401cde:	4623      	mov	r3, r4
  401ce0:	f103 0304 	add.w	r3, r3, #4
  401ce4:	f6ff ae0a 	blt.w	4018fc <_svfprintf_r+0x174>
  401ce8:	930f      	str	r3, [sp, #60]	; 0x3c
  401cea:	f89a 3000 	ldrb.w	r3, [sl]
  401cee:	e5a3      	b.n	401838 <_svfprintf_r+0xb0>
  401cf0:	00406a14 	.word	0x00406a14
  401cf4:	00406a24 	.word	0x00406a24
  401cf8:	004069f4 	.word	0x004069f4
  401cfc:	f04b 0b10 	orr.w	fp, fp, #16
  401d00:	f01b 0f20 	tst.w	fp, #32
  401d04:	9311      	str	r3, [sp, #68]	; 0x44
  401d06:	f43f ae23 	beq.w	401950 <_svfprintf_r+0x1c8>
  401d0a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  401d0c:	3507      	adds	r5, #7
  401d0e:	f025 0307 	bic.w	r3, r5, #7
  401d12:	f103 0208 	add.w	r2, r3, #8
  401d16:	e9d3 4500 	ldrd	r4, r5, [r3]
  401d1a:	920f      	str	r2, [sp, #60]	; 0x3c
  401d1c:	2301      	movs	r3, #1
  401d1e:	e626      	b.n	40196e <_svfprintf_r+0x1e6>
  401d20:	f89a 3000 	ldrb.w	r3, [sl]
  401d24:	2b2a      	cmp	r3, #42	; 0x2a
  401d26:	f10a 0401 	add.w	r4, sl, #1
  401d2a:	f000 8727 	beq.w	402b7c <_svfprintf_r+0x13f4>
  401d2e:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  401d32:	2809      	cmp	r0, #9
  401d34:	46a2      	mov	sl, r4
  401d36:	f200 86ad 	bhi.w	402a94 <_svfprintf_r+0x130c>
  401d3a:	2300      	movs	r3, #0
  401d3c:	461c      	mov	r4, r3
  401d3e:	f81a 3b01 	ldrb.w	r3, [sl], #1
  401d42:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  401d46:	eb00 0444 	add.w	r4, r0, r4, lsl #1
  401d4a:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  401d4e:	2809      	cmp	r0, #9
  401d50:	d9f5      	bls.n	401d3e <_svfprintf_r+0x5b6>
  401d52:	940a      	str	r4, [sp, #40]	; 0x28
  401d54:	e572      	b.n	40183c <_svfprintf_r+0xb4>
  401d56:	f04b 0b80 	orr.w	fp, fp, #128	; 0x80
  401d5a:	f89a 3000 	ldrb.w	r3, [sl]
  401d5e:	e56b      	b.n	401838 <_svfprintf_r+0xb0>
  401d60:	f04b 0b40 	orr.w	fp, fp, #64	; 0x40
  401d64:	f89a 3000 	ldrb.w	r3, [sl]
  401d68:	e566      	b.n	401838 <_svfprintf_r+0xb0>
  401d6a:	f89a 3000 	ldrb.w	r3, [sl]
  401d6e:	2b6c      	cmp	r3, #108	; 0x6c
  401d70:	bf03      	ittte	eq
  401d72:	f89a 3001 	ldrbeq.w	r3, [sl, #1]
  401d76:	f04b 0b20 	orreq.w	fp, fp, #32
  401d7a:	f10a 0a01 	addeq.w	sl, sl, #1
  401d7e:	f04b 0b10 	orrne.w	fp, fp, #16
  401d82:	e559      	b.n	401838 <_svfprintf_r+0xb0>
  401d84:	2a00      	cmp	r2, #0
  401d86:	f040 8711 	bne.w	402bac <_svfprintf_r+0x1424>
  401d8a:	f01b 0f20 	tst.w	fp, #32
  401d8e:	f040 84f9 	bne.w	402784 <_svfprintf_r+0xffc>
  401d92:	f01b 0f10 	tst.w	fp, #16
  401d96:	f040 84ac 	bne.w	4026f2 <_svfprintf_r+0xf6a>
  401d9a:	f01b 0f40 	tst.w	fp, #64	; 0x40
  401d9e:	f000 84a8 	beq.w	4026f2 <_svfprintf_r+0xf6a>
  401da2:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  401da4:	6813      	ldr	r3, [r2, #0]
  401da6:	3204      	adds	r2, #4
  401da8:	920f      	str	r2, [sp, #60]	; 0x3c
  401daa:	f8bd 2024 	ldrh.w	r2, [sp, #36]	; 0x24
  401dae:	801a      	strh	r2, [r3, #0]
  401db0:	e511      	b.n	4017d6 <_svfprintf_r+0x4e>
  401db2:	990f      	ldr	r1, [sp, #60]	; 0x3c
  401db4:	4bb3      	ldr	r3, [pc, #716]	; (402084 <_svfprintf_r+0x8fc>)
  401db6:	680c      	ldr	r4, [r1, #0]
  401db8:	9318      	str	r3, [sp, #96]	; 0x60
  401dba:	2230      	movs	r2, #48	; 0x30
  401dbc:	2378      	movs	r3, #120	; 0x78
  401dbe:	3104      	adds	r1, #4
  401dc0:	f88d 3079 	strb.w	r3, [sp, #121]	; 0x79
  401dc4:	9311      	str	r3, [sp, #68]	; 0x44
  401dc6:	f04b 0b02 	orr.w	fp, fp, #2
  401dca:	910f      	str	r1, [sp, #60]	; 0x3c
  401dcc:	2500      	movs	r5, #0
  401dce:	f88d 2078 	strb.w	r2, [sp, #120]	; 0x78
  401dd2:	2302      	movs	r3, #2
  401dd4:	e5cb      	b.n	40196e <_svfprintf_r+0x1e6>
  401dd6:	990f      	ldr	r1, [sp, #60]	; 0x3c
  401dd8:	9311      	str	r3, [sp, #68]	; 0x44
  401dda:	680a      	ldr	r2, [r1, #0]
  401ddc:	f88d 20a0 	strb.w	r2, [sp, #160]	; 0xa0
  401de0:	2300      	movs	r3, #0
  401de2:	460a      	mov	r2, r1
  401de4:	461f      	mov	r7, r3
  401de6:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  401dea:	3204      	adds	r2, #4
  401dec:	2301      	movs	r3, #1
  401dee:	9308      	str	r3, [sp, #32]
  401df0:	f8cd b01c 	str.w	fp, [sp, #28]
  401df4:	970a      	str	r7, [sp, #40]	; 0x28
  401df6:	9712      	str	r7, [sp, #72]	; 0x48
  401df8:	920f      	str	r2, [sp, #60]	; 0x3c
  401dfa:	930e      	str	r3, [sp, #56]	; 0x38
  401dfc:	ae28      	add	r6, sp, #160	; 0xa0
  401dfe:	e5df      	b.n	4019c0 <_svfprintf_r+0x238>
  401e00:	9311      	str	r3, [sp, #68]	; 0x44
  401e02:	2a00      	cmp	r2, #0
  401e04:	f040 86ea 	bne.w	402bdc <_svfprintf_r+0x1454>
  401e08:	f01b 0f20 	tst.w	fp, #32
  401e0c:	d15d      	bne.n	401eca <_svfprintf_r+0x742>
  401e0e:	f01b 0f10 	tst.w	fp, #16
  401e12:	f040 8308 	bne.w	402426 <_svfprintf_r+0xc9e>
  401e16:	f01b 0f40 	tst.w	fp, #64	; 0x40
  401e1a:	f000 8304 	beq.w	402426 <_svfprintf_r+0xc9e>
  401e1e:	990f      	ldr	r1, [sp, #60]	; 0x3c
  401e20:	f9b1 4000 	ldrsh.w	r4, [r1]
  401e24:	3104      	adds	r1, #4
  401e26:	17e5      	asrs	r5, r4, #31
  401e28:	4622      	mov	r2, r4
  401e2a:	462b      	mov	r3, r5
  401e2c:	910f      	str	r1, [sp, #60]	; 0x3c
  401e2e:	2a00      	cmp	r2, #0
  401e30:	f173 0300 	sbcs.w	r3, r3, #0
  401e34:	db58      	blt.n	401ee8 <_svfprintf_r+0x760>
  401e36:	990a      	ldr	r1, [sp, #40]	; 0x28
  401e38:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  401e3c:	1c4a      	adds	r2, r1, #1
  401e3e:	f04f 0301 	mov.w	r3, #1
  401e42:	f47f ad9b 	bne.w	40197c <_svfprintf_r+0x1f4>
  401e46:	ea54 0205 	orrs.w	r2, r4, r5
  401e4a:	f000 81df 	beq.w	40220c <_svfprintf_r+0xa84>
  401e4e:	f8cd b01c 	str.w	fp, [sp, #28]
  401e52:	2b01      	cmp	r3, #1
  401e54:	f000 827b 	beq.w	40234e <_svfprintf_r+0xbc6>
  401e58:	2b02      	cmp	r3, #2
  401e5a:	f040 8206 	bne.w	40226a <_svfprintf_r+0xae2>
  401e5e:	9818      	ldr	r0, [sp, #96]	; 0x60
  401e60:	464e      	mov	r6, r9
  401e62:	0923      	lsrs	r3, r4, #4
  401e64:	f004 010f 	and.w	r1, r4, #15
  401e68:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
  401e6c:	092a      	lsrs	r2, r5, #4
  401e6e:	461c      	mov	r4, r3
  401e70:	4615      	mov	r5, r2
  401e72:	5c43      	ldrb	r3, [r0, r1]
  401e74:	f806 3d01 	strb.w	r3, [r6, #-1]!
  401e78:	ea54 0305 	orrs.w	r3, r4, r5
  401e7c:	d1f1      	bne.n	401e62 <_svfprintf_r+0x6da>
  401e7e:	eba9 0306 	sub.w	r3, r9, r6
  401e82:	930e      	str	r3, [sp, #56]	; 0x38
  401e84:	e590      	b.n	4019a8 <_svfprintf_r+0x220>
  401e86:	9311      	str	r3, [sp, #68]	; 0x44
  401e88:	2a00      	cmp	r2, #0
  401e8a:	f040 86a3 	bne.w	402bd4 <_svfprintf_r+0x144c>
  401e8e:	4b7e      	ldr	r3, [pc, #504]	; (402088 <_svfprintf_r+0x900>)
  401e90:	9318      	str	r3, [sp, #96]	; 0x60
  401e92:	f01b 0f20 	tst.w	fp, #32
  401e96:	f43f aeef 	beq.w	401c78 <_svfprintf_r+0x4f0>
  401e9a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  401e9c:	3507      	adds	r5, #7
  401e9e:	f025 0307 	bic.w	r3, r5, #7
  401ea2:	f103 0208 	add.w	r2, r3, #8
  401ea6:	f01b 0f01 	tst.w	fp, #1
  401eaa:	920f      	str	r2, [sp, #60]	; 0x3c
  401eac:	e9d3 4500 	ldrd	r4, r5, [r3]
  401eb0:	f47f aef4 	bne.w	401c9c <_svfprintf_r+0x514>
  401eb4:	2302      	movs	r3, #2
  401eb6:	e55a      	b.n	40196e <_svfprintf_r+0x1e6>
  401eb8:	9311      	str	r3, [sp, #68]	; 0x44
  401eba:	2a00      	cmp	r2, #0
  401ebc:	f040 8686 	bne.w	402bcc <_svfprintf_r+0x1444>
  401ec0:	f04b 0b10 	orr.w	fp, fp, #16
  401ec4:	f01b 0f20 	tst.w	fp, #32
  401ec8:	d0a1      	beq.n	401e0e <_svfprintf_r+0x686>
  401eca:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  401ecc:	3507      	adds	r5, #7
  401ece:	f025 0507 	bic.w	r5, r5, #7
  401ed2:	e9d5 2300 	ldrd	r2, r3, [r5]
  401ed6:	2a00      	cmp	r2, #0
  401ed8:	f105 0108 	add.w	r1, r5, #8
  401edc:	461d      	mov	r5, r3
  401ede:	f173 0300 	sbcs.w	r3, r3, #0
  401ee2:	910f      	str	r1, [sp, #60]	; 0x3c
  401ee4:	4614      	mov	r4, r2
  401ee6:	daa6      	bge.n	401e36 <_svfprintf_r+0x6ae>
  401ee8:	272d      	movs	r7, #45	; 0x2d
  401eea:	4264      	negs	r4, r4
  401eec:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
  401ef0:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  401ef4:	2301      	movs	r3, #1
  401ef6:	e53d      	b.n	401974 <_svfprintf_r+0x1ec>
  401ef8:	9311      	str	r3, [sp, #68]	; 0x44
  401efa:	2a00      	cmp	r2, #0
  401efc:	f040 8662 	bne.w	402bc4 <_svfprintf_r+0x143c>
  401f00:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  401f02:	3507      	adds	r5, #7
  401f04:	f025 0307 	bic.w	r3, r5, #7
  401f08:	f103 0208 	add.w	r2, r3, #8
  401f0c:	920f      	str	r2, [sp, #60]	; 0x3c
  401f0e:	681a      	ldr	r2, [r3, #0]
  401f10:	9215      	str	r2, [sp, #84]	; 0x54
  401f12:	685b      	ldr	r3, [r3, #4]
  401f14:	9314      	str	r3, [sp, #80]	; 0x50
  401f16:	9b14      	ldr	r3, [sp, #80]	; 0x50
  401f18:	9d15      	ldr	r5, [sp, #84]	; 0x54
  401f1a:	f023 4400 	bic.w	r4, r3, #2147483648	; 0x80000000
  401f1e:	4628      	mov	r0, r5
  401f20:	4621      	mov	r1, r4
  401f22:	f04f 32ff 	mov.w	r2, #4294967295
  401f26:	4b59      	ldr	r3, [pc, #356]	; (40208c <_svfprintf_r+0x904>)
  401f28:	f003 fe5e 	bl	405be8 <__aeabi_dcmpun>
  401f2c:	2800      	cmp	r0, #0
  401f2e:	f040 834a 	bne.w	4025c6 <_svfprintf_r+0xe3e>
  401f32:	4628      	mov	r0, r5
  401f34:	4621      	mov	r1, r4
  401f36:	f04f 32ff 	mov.w	r2, #4294967295
  401f3a:	4b54      	ldr	r3, [pc, #336]	; (40208c <_svfprintf_r+0x904>)
  401f3c:	f003 fe36 	bl	405bac <__aeabi_dcmple>
  401f40:	2800      	cmp	r0, #0
  401f42:	f040 8340 	bne.w	4025c6 <_svfprintf_r+0xe3e>
  401f46:	a815      	add	r0, sp, #84	; 0x54
  401f48:	c80d      	ldmia	r0, {r0, r2, r3}
  401f4a:	9914      	ldr	r1, [sp, #80]	; 0x50
  401f4c:	f003 fe24 	bl	405b98 <__aeabi_dcmplt>
  401f50:	2800      	cmp	r0, #0
  401f52:	f040 8530 	bne.w	4029b6 <_svfprintf_r+0x122e>
  401f56:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  401f5a:	4e4d      	ldr	r6, [pc, #308]	; (402090 <_svfprintf_r+0x908>)
  401f5c:	4b4d      	ldr	r3, [pc, #308]	; (402094 <_svfprintf_r+0x90c>)
  401f5e:	f02b 0080 	bic.w	r0, fp, #128	; 0x80
  401f62:	9007      	str	r0, [sp, #28]
  401f64:	9811      	ldr	r0, [sp, #68]	; 0x44
  401f66:	2203      	movs	r2, #3
  401f68:	2100      	movs	r1, #0
  401f6a:	9208      	str	r2, [sp, #32]
  401f6c:	910a      	str	r1, [sp, #40]	; 0x28
  401f6e:	2847      	cmp	r0, #71	; 0x47
  401f70:	bfd8      	it	le
  401f72:	461e      	movle	r6, r3
  401f74:	920e      	str	r2, [sp, #56]	; 0x38
  401f76:	9112      	str	r1, [sp, #72]	; 0x48
  401f78:	e51e      	b.n	4019b8 <_svfprintf_r+0x230>
  401f7a:	f04b 0b08 	orr.w	fp, fp, #8
  401f7e:	f89a 3000 	ldrb.w	r3, [sl]
  401f82:	e459      	b.n	401838 <_svfprintf_r+0xb0>
  401f84:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  401f88:	2300      	movs	r3, #0
  401f8a:	461c      	mov	r4, r3
  401f8c:	f81a 3b01 	ldrb.w	r3, [sl], #1
  401f90:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  401f94:	eb00 0444 	add.w	r4, r0, r4, lsl #1
  401f98:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  401f9c:	2809      	cmp	r0, #9
  401f9e:	d9f5      	bls.n	401f8c <_svfprintf_r+0x804>
  401fa0:	940d      	str	r4, [sp, #52]	; 0x34
  401fa2:	e44b      	b.n	40183c <_svfprintf_r+0xb4>
  401fa4:	f04b 0b10 	orr.w	fp, fp, #16
  401fa8:	9311      	str	r3, [sp, #68]	; 0x44
  401faa:	f01b 0320 	ands.w	r3, fp, #32
  401fae:	f43f ae1d 	beq.w	401bec <_svfprintf_r+0x464>
  401fb2:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  401fb4:	3507      	adds	r5, #7
  401fb6:	f025 0307 	bic.w	r3, r5, #7
  401fba:	f103 0208 	add.w	r2, r3, #8
  401fbe:	e9d3 4500 	ldrd	r4, r5, [r3]
  401fc2:	920f      	str	r2, [sp, #60]	; 0x3c
  401fc4:	2300      	movs	r3, #0
  401fc6:	e4d2      	b.n	40196e <_svfprintf_r+0x1e6>
  401fc8:	9311      	str	r3, [sp, #68]	; 0x44
  401fca:	2a00      	cmp	r2, #0
  401fcc:	f040 85e7 	bne.w	402b9e <_svfprintf_r+0x1416>
  401fd0:	9a11      	ldr	r2, [sp, #68]	; 0x44
  401fd2:	2a00      	cmp	r2, #0
  401fd4:	f43f aca3 	beq.w	40191e <_svfprintf_r+0x196>
  401fd8:	2300      	movs	r3, #0
  401fda:	2101      	movs	r1, #1
  401fdc:	461f      	mov	r7, r3
  401fde:	9108      	str	r1, [sp, #32]
  401fe0:	f88d 20a0 	strb.w	r2, [sp, #160]	; 0xa0
  401fe4:	f8cd b01c 	str.w	fp, [sp, #28]
  401fe8:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  401fec:	930a      	str	r3, [sp, #40]	; 0x28
  401fee:	9312      	str	r3, [sp, #72]	; 0x48
  401ff0:	910e      	str	r1, [sp, #56]	; 0x38
  401ff2:	ae28      	add	r6, sp, #160	; 0xa0
  401ff4:	e4e4      	b.n	4019c0 <_svfprintf_r+0x238>
  401ff6:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  401ff8:	e534      	b.n	401a64 <_svfprintf_r+0x2dc>
  401ffa:	9b11      	ldr	r3, [sp, #68]	; 0x44
  401ffc:	2b65      	cmp	r3, #101	; 0x65
  401ffe:	f340 80a7 	ble.w	402150 <_svfprintf_r+0x9c8>
  402002:	a815      	add	r0, sp, #84	; 0x54
  402004:	c80d      	ldmia	r0, {r0, r2, r3}
  402006:	9914      	ldr	r1, [sp, #80]	; 0x50
  402008:	f003 fdbc 	bl	405b84 <__aeabi_dcmpeq>
  40200c:	2800      	cmp	r0, #0
  40200e:	f000 8150 	beq.w	4022b2 <_svfprintf_r+0xb2a>
  402012:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402014:	4a20      	ldr	r2, [pc, #128]	; (402098 <_svfprintf_r+0x910>)
  402016:	f8c8 2000 	str.w	r2, [r8]
  40201a:	3301      	adds	r3, #1
  40201c:	3401      	adds	r4, #1
  40201e:	2201      	movs	r2, #1
  402020:	2b07      	cmp	r3, #7
  402022:	9427      	str	r4, [sp, #156]	; 0x9c
  402024:	9326      	str	r3, [sp, #152]	; 0x98
  402026:	f8c8 2004 	str.w	r2, [r8, #4]
  40202a:	f300 836a 	bgt.w	402702 <_svfprintf_r+0xf7a>
  40202e:	f108 0808 	add.w	r8, r8, #8
  402032:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  402034:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  402036:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402038:	4293      	cmp	r3, r2
  40203a:	db03      	blt.n	402044 <_svfprintf_r+0x8bc>
  40203c:	9b07      	ldr	r3, [sp, #28]
  40203e:	07dd      	lsls	r5, r3, #31
  402040:	f57f ad82 	bpl.w	401b48 <_svfprintf_r+0x3c0>
  402044:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402046:	9919      	ldr	r1, [sp, #100]	; 0x64
  402048:	9a1a      	ldr	r2, [sp, #104]	; 0x68
  40204a:	f8c8 2000 	str.w	r2, [r8]
  40204e:	3301      	adds	r3, #1
  402050:	440c      	add	r4, r1
  402052:	2b07      	cmp	r3, #7
  402054:	f8c8 1004 	str.w	r1, [r8, #4]
  402058:	9427      	str	r4, [sp, #156]	; 0x9c
  40205a:	9326      	str	r3, [sp, #152]	; 0x98
  40205c:	f300 839e 	bgt.w	40279c <_svfprintf_r+0x1014>
  402060:	f108 0808 	add.w	r8, r8, #8
  402064:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402066:	1e5e      	subs	r6, r3, #1
  402068:	2e00      	cmp	r6, #0
  40206a:	f77f ad6d 	ble.w	401b48 <_svfprintf_r+0x3c0>
  40206e:	2e10      	cmp	r6, #16
  402070:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402072:	4d0a      	ldr	r5, [pc, #40]	; (40209c <_svfprintf_r+0x914>)
  402074:	f340 81f5 	ble.w	402462 <_svfprintf_r+0xcda>
  402078:	4622      	mov	r2, r4
  40207a:	2710      	movs	r7, #16
  40207c:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  402080:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  402082:	e013      	b.n	4020ac <_svfprintf_r+0x924>
  402084:	004069f4 	.word	0x004069f4
  402088:	004069e0 	.word	0x004069e0
  40208c:	7fefffff 	.word	0x7fefffff
  402090:	004069d4 	.word	0x004069d4
  402094:	004069d0 	.word	0x004069d0
  402098:	00406a10 	.word	0x00406a10
  40209c:	00406a24 	.word	0x00406a24
  4020a0:	f108 0808 	add.w	r8, r8, #8
  4020a4:	3e10      	subs	r6, #16
  4020a6:	2e10      	cmp	r6, #16
  4020a8:	f340 81da 	ble.w	402460 <_svfprintf_r+0xcd8>
  4020ac:	3301      	adds	r3, #1
  4020ae:	3210      	adds	r2, #16
  4020b0:	2b07      	cmp	r3, #7
  4020b2:	9227      	str	r2, [sp, #156]	; 0x9c
  4020b4:	9326      	str	r3, [sp, #152]	; 0x98
  4020b6:	e888 00a0 	stmia.w	r8, {r5, r7}
  4020ba:	ddf1      	ble.n	4020a0 <_svfprintf_r+0x918>
  4020bc:	aa25      	add	r2, sp, #148	; 0x94
  4020be:	4621      	mov	r1, r4
  4020c0:	4658      	mov	r0, fp
  4020c2:	f002 fccb 	bl	404a5c <__ssprint_r>
  4020c6:	2800      	cmp	r0, #0
  4020c8:	f47f ac30 	bne.w	40192c <_svfprintf_r+0x1a4>
  4020cc:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  4020ce:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4020d0:	46c8      	mov	r8, r9
  4020d2:	e7e7      	b.n	4020a4 <_svfprintf_r+0x91c>
  4020d4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4020d6:	9a08      	ldr	r2, [sp, #32]
  4020d8:	1a9f      	subs	r7, r3, r2
  4020da:	2f00      	cmp	r7, #0
  4020dc:	f77f ace5 	ble.w	401aaa <_svfprintf_r+0x322>
  4020e0:	2f10      	cmp	r7, #16
  4020e2:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4020e4:	4db6      	ldr	r5, [pc, #728]	; (4023c0 <_svfprintf_r+0xc38>)
  4020e6:	dd27      	ble.n	402138 <_svfprintf_r+0x9b0>
  4020e8:	4642      	mov	r2, r8
  4020ea:	4621      	mov	r1, r4
  4020ec:	46b0      	mov	r8, r6
  4020ee:	f04f 0b10 	mov.w	fp, #16
  4020f2:	462e      	mov	r6, r5
  4020f4:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  4020f6:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  4020f8:	e004      	b.n	402104 <_svfprintf_r+0x97c>
  4020fa:	3f10      	subs	r7, #16
  4020fc:	2f10      	cmp	r7, #16
  4020fe:	f102 0208 	add.w	r2, r2, #8
  402102:	dd15      	ble.n	402130 <_svfprintf_r+0x9a8>
  402104:	3301      	adds	r3, #1
  402106:	3110      	adds	r1, #16
  402108:	2b07      	cmp	r3, #7
  40210a:	9127      	str	r1, [sp, #156]	; 0x9c
  40210c:	9326      	str	r3, [sp, #152]	; 0x98
  40210e:	e882 0840 	stmia.w	r2, {r6, fp}
  402112:	ddf2      	ble.n	4020fa <_svfprintf_r+0x972>
  402114:	aa25      	add	r2, sp, #148	; 0x94
  402116:	4629      	mov	r1, r5
  402118:	4620      	mov	r0, r4
  40211a:	f002 fc9f 	bl	404a5c <__ssprint_r>
  40211e:	2800      	cmp	r0, #0
  402120:	f47f ac04 	bne.w	40192c <_svfprintf_r+0x1a4>
  402124:	3f10      	subs	r7, #16
  402126:	2f10      	cmp	r7, #16
  402128:	9927      	ldr	r1, [sp, #156]	; 0x9c
  40212a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40212c:	464a      	mov	r2, r9
  40212e:	dce9      	bgt.n	402104 <_svfprintf_r+0x97c>
  402130:	4635      	mov	r5, r6
  402132:	460c      	mov	r4, r1
  402134:	4646      	mov	r6, r8
  402136:	4690      	mov	r8, r2
  402138:	3301      	adds	r3, #1
  40213a:	443c      	add	r4, r7
  40213c:	2b07      	cmp	r3, #7
  40213e:	9427      	str	r4, [sp, #156]	; 0x9c
  402140:	9326      	str	r3, [sp, #152]	; 0x98
  402142:	e888 00a0 	stmia.w	r8, {r5, r7}
  402146:	f300 8232 	bgt.w	4025ae <_svfprintf_r+0xe26>
  40214a:	f108 0808 	add.w	r8, r8, #8
  40214e:	e4ac      	b.n	401aaa <_svfprintf_r+0x322>
  402150:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402152:	9f26      	ldr	r7, [sp, #152]	; 0x98
  402154:	2b01      	cmp	r3, #1
  402156:	f340 81fe 	ble.w	402556 <_svfprintf_r+0xdce>
  40215a:	3701      	adds	r7, #1
  40215c:	3401      	adds	r4, #1
  40215e:	2301      	movs	r3, #1
  402160:	2f07      	cmp	r7, #7
  402162:	9427      	str	r4, [sp, #156]	; 0x9c
  402164:	9726      	str	r7, [sp, #152]	; 0x98
  402166:	f8c8 6000 	str.w	r6, [r8]
  40216a:	f8c8 3004 	str.w	r3, [r8, #4]
  40216e:	f300 8203 	bgt.w	402578 <_svfprintf_r+0xdf0>
  402172:	f108 0808 	add.w	r8, r8, #8
  402176:	9a19      	ldr	r2, [sp, #100]	; 0x64
  402178:	9b1a      	ldr	r3, [sp, #104]	; 0x68
  40217a:	f8c8 3000 	str.w	r3, [r8]
  40217e:	3701      	adds	r7, #1
  402180:	4414      	add	r4, r2
  402182:	2f07      	cmp	r7, #7
  402184:	9427      	str	r4, [sp, #156]	; 0x9c
  402186:	9726      	str	r7, [sp, #152]	; 0x98
  402188:	f8c8 2004 	str.w	r2, [r8, #4]
  40218c:	f300 8200 	bgt.w	402590 <_svfprintf_r+0xe08>
  402190:	f108 0808 	add.w	r8, r8, #8
  402194:	a815      	add	r0, sp, #84	; 0x54
  402196:	c80d      	ldmia	r0, {r0, r2, r3}
  402198:	9914      	ldr	r1, [sp, #80]	; 0x50
  40219a:	f003 fcf3 	bl	405b84 <__aeabi_dcmpeq>
  40219e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4021a0:	2800      	cmp	r0, #0
  4021a2:	f040 8101 	bne.w	4023a8 <_svfprintf_r+0xc20>
  4021a6:	3b01      	subs	r3, #1
  4021a8:	3701      	adds	r7, #1
  4021aa:	3601      	adds	r6, #1
  4021ac:	441c      	add	r4, r3
  4021ae:	2f07      	cmp	r7, #7
  4021b0:	9726      	str	r7, [sp, #152]	; 0x98
  4021b2:	9427      	str	r4, [sp, #156]	; 0x9c
  4021b4:	f8c8 6000 	str.w	r6, [r8]
  4021b8:	f8c8 3004 	str.w	r3, [r8, #4]
  4021bc:	f300 8127 	bgt.w	40240e <_svfprintf_r+0xc86>
  4021c0:	f108 0808 	add.w	r8, r8, #8
  4021c4:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
  4021c6:	f8c8 2004 	str.w	r2, [r8, #4]
  4021ca:	3701      	adds	r7, #1
  4021cc:	4414      	add	r4, r2
  4021ce:	ab21      	add	r3, sp, #132	; 0x84
  4021d0:	2f07      	cmp	r7, #7
  4021d2:	9427      	str	r4, [sp, #156]	; 0x9c
  4021d4:	9726      	str	r7, [sp, #152]	; 0x98
  4021d6:	f8c8 3000 	str.w	r3, [r8]
  4021da:	f77f acb3 	ble.w	401b44 <_svfprintf_r+0x3bc>
  4021de:	aa25      	add	r2, sp, #148	; 0x94
  4021e0:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4021e2:	980c      	ldr	r0, [sp, #48]	; 0x30
  4021e4:	f002 fc3a 	bl	404a5c <__ssprint_r>
  4021e8:	2800      	cmp	r0, #0
  4021ea:	f47f ab9f 	bne.w	40192c <_svfprintf_r+0x1a4>
  4021ee:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4021f0:	46c8      	mov	r8, r9
  4021f2:	e4a9      	b.n	401b48 <_svfprintf_r+0x3c0>
  4021f4:	aa25      	add	r2, sp, #148	; 0x94
  4021f6:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4021f8:	980c      	ldr	r0, [sp, #48]	; 0x30
  4021fa:	f002 fc2f 	bl	404a5c <__ssprint_r>
  4021fe:	2800      	cmp	r0, #0
  402200:	f43f aceb 	beq.w	401bda <_svfprintf_r+0x452>
  402204:	f7ff bb92 	b.w	40192c <_svfprintf_r+0x1a4>
  402208:	f8dd b01c 	ldr.w	fp, [sp, #28]
  40220c:	2b01      	cmp	r3, #1
  40220e:	f000 8134 	beq.w	40247a <_svfprintf_r+0xcf2>
  402212:	2b02      	cmp	r3, #2
  402214:	d125      	bne.n	402262 <_svfprintf_r+0xada>
  402216:	f8cd b01c 	str.w	fp, [sp, #28]
  40221a:	2400      	movs	r4, #0
  40221c:	2500      	movs	r5, #0
  40221e:	e61e      	b.n	401e5e <_svfprintf_r+0x6d6>
  402220:	aa25      	add	r2, sp, #148	; 0x94
  402222:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402224:	980c      	ldr	r0, [sp, #48]	; 0x30
  402226:	f002 fc19 	bl	404a5c <__ssprint_r>
  40222a:	2800      	cmp	r0, #0
  40222c:	f47f ab7e 	bne.w	40192c <_svfprintf_r+0x1a4>
  402230:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402232:	46c8      	mov	r8, r9
  402234:	e475      	b.n	401b22 <_svfprintf_r+0x39a>
  402236:	aa25      	add	r2, sp, #148	; 0x94
  402238:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40223a:	980c      	ldr	r0, [sp, #48]	; 0x30
  40223c:	f002 fc0e 	bl	404a5c <__ssprint_r>
  402240:	2800      	cmp	r0, #0
  402242:	f47f ab73 	bne.w	40192c <_svfprintf_r+0x1a4>
  402246:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402248:	46c8      	mov	r8, r9
  40224a:	e41b      	b.n	401a84 <_svfprintf_r+0x2fc>
  40224c:	aa25      	add	r2, sp, #148	; 0x94
  40224e:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402250:	980c      	ldr	r0, [sp, #48]	; 0x30
  402252:	f002 fc03 	bl	404a5c <__ssprint_r>
  402256:	2800      	cmp	r0, #0
  402258:	f47f ab68 	bne.w	40192c <_svfprintf_r+0x1a4>
  40225c:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40225e:	46c8      	mov	r8, r9
  402260:	e420      	b.n	401aa4 <_svfprintf_r+0x31c>
  402262:	f8cd b01c 	str.w	fp, [sp, #28]
  402266:	2400      	movs	r4, #0
  402268:	2500      	movs	r5, #0
  40226a:	4649      	mov	r1, r9
  40226c:	e000      	b.n	402270 <_svfprintf_r+0xae8>
  40226e:	4631      	mov	r1, r6
  402270:	08e2      	lsrs	r2, r4, #3
  402272:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
  402276:	08e8      	lsrs	r0, r5, #3
  402278:	f004 0307 	and.w	r3, r4, #7
  40227c:	4605      	mov	r5, r0
  40227e:	4614      	mov	r4, r2
  402280:	3330      	adds	r3, #48	; 0x30
  402282:	ea54 0205 	orrs.w	r2, r4, r5
  402286:	f801 3c01 	strb.w	r3, [r1, #-1]
  40228a:	f101 36ff 	add.w	r6, r1, #4294967295
  40228e:	d1ee      	bne.n	40226e <_svfprintf_r+0xae6>
  402290:	9a07      	ldr	r2, [sp, #28]
  402292:	07d2      	lsls	r2, r2, #31
  402294:	f57f adf3 	bpl.w	401e7e <_svfprintf_r+0x6f6>
  402298:	2b30      	cmp	r3, #48	; 0x30
  40229a:	f43f adf0 	beq.w	401e7e <_svfprintf_r+0x6f6>
  40229e:	3902      	subs	r1, #2
  4022a0:	2330      	movs	r3, #48	; 0x30
  4022a2:	f806 3c01 	strb.w	r3, [r6, #-1]
  4022a6:	eba9 0301 	sub.w	r3, r9, r1
  4022aa:	930e      	str	r3, [sp, #56]	; 0x38
  4022ac:	460e      	mov	r6, r1
  4022ae:	f7ff bb7b 	b.w	4019a8 <_svfprintf_r+0x220>
  4022b2:	991f      	ldr	r1, [sp, #124]	; 0x7c
  4022b4:	2900      	cmp	r1, #0
  4022b6:	f340 822e 	ble.w	402716 <_svfprintf_r+0xf8e>
  4022ba:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4022bc:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  4022be:	4293      	cmp	r3, r2
  4022c0:	bfa8      	it	ge
  4022c2:	4613      	movge	r3, r2
  4022c4:	2b00      	cmp	r3, #0
  4022c6:	461f      	mov	r7, r3
  4022c8:	dd0d      	ble.n	4022e6 <_svfprintf_r+0xb5e>
  4022ca:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4022cc:	f8c8 6000 	str.w	r6, [r8]
  4022d0:	3301      	adds	r3, #1
  4022d2:	443c      	add	r4, r7
  4022d4:	2b07      	cmp	r3, #7
  4022d6:	9427      	str	r4, [sp, #156]	; 0x9c
  4022d8:	f8c8 7004 	str.w	r7, [r8, #4]
  4022dc:	9326      	str	r3, [sp, #152]	; 0x98
  4022de:	f300 831f 	bgt.w	402920 <_svfprintf_r+0x1198>
  4022e2:	f108 0808 	add.w	r8, r8, #8
  4022e6:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4022e8:	2f00      	cmp	r7, #0
  4022ea:	bfa8      	it	ge
  4022ec:	1bdb      	subge	r3, r3, r7
  4022ee:	2b00      	cmp	r3, #0
  4022f0:	461f      	mov	r7, r3
  4022f2:	f340 80d6 	ble.w	4024a2 <_svfprintf_r+0xd1a>
  4022f6:	2f10      	cmp	r7, #16
  4022f8:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4022fa:	4d31      	ldr	r5, [pc, #196]	; (4023c0 <_svfprintf_r+0xc38>)
  4022fc:	f340 81ed 	ble.w	4026da <_svfprintf_r+0xf52>
  402300:	4642      	mov	r2, r8
  402302:	4621      	mov	r1, r4
  402304:	46b0      	mov	r8, r6
  402306:	f04f 0b10 	mov.w	fp, #16
  40230a:	462e      	mov	r6, r5
  40230c:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  40230e:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  402310:	e004      	b.n	40231c <_svfprintf_r+0xb94>
  402312:	3208      	adds	r2, #8
  402314:	3f10      	subs	r7, #16
  402316:	2f10      	cmp	r7, #16
  402318:	f340 81db 	ble.w	4026d2 <_svfprintf_r+0xf4a>
  40231c:	3301      	adds	r3, #1
  40231e:	3110      	adds	r1, #16
  402320:	2b07      	cmp	r3, #7
  402322:	9127      	str	r1, [sp, #156]	; 0x9c
  402324:	9326      	str	r3, [sp, #152]	; 0x98
  402326:	e882 0840 	stmia.w	r2, {r6, fp}
  40232a:	ddf2      	ble.n	402312 <_svfprintf_r+0xb8a>
  40232c:	aa25      	add	r2, sp, #148	; 0x94
  40232e:	4629      	mov	r1, r5
  402330:	4620      	mov	r0, r4
  402332:	f002 fb93 	bl	404a5c <__ssprint_r>
  402336:	2800      	cmp	r0, #0
  402338:	f47f aaf8 	bne.w	40192c <_svfprintf_r+0x1a4>
  40233c:	9927      	ldr	r1, [sp, #156]	; 0x9c
  40233e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402340:	464a      	mov	r2, r9
  402342:	e7e7      	b.n	402314 <_svfprintf_r+0xb8c>
  402344:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402346:	930e      	str	r3, [sp, #56]	; 0x38
  402348:	464e      	mov	r6, r9
  40234a:	f7ff bb2d 	b.w	4019a8 <_svfprintf_r+0x220>
  40234e:	2d00      	cmp	r5, #0
  402350:	bf08      	it	eq
  402352:	2c0a      	cmpeq	r4, #10
  402354:	f0c0 808f 	bcc.w	402476 <_svfprintf_r+0xcee>
  402358:	464e      	mov	r6, r9
  40235a:	4620      	mov	r0, r4
  40235c:	4629      	mov	r1, r5
  40235e:	220a      	movs	r2, #10
  402360:	2300      	movs	r3, #0
  402362:	f003 fc7f 	bl	405c64 <__aeabi_uldivmod>
  402366:	3230      	adds	r2, #48	; 0x30
  402368:	f806 2d01 	strb.w	r2, [r6, #-1]!
  40236c:	4620      	mov	r0, r4
  40236e:	4629      	mov	r1, r5
  402370:	2300      	movs	r3, #0
  402372:	220a      	movs	r2, #10
  402374:	f003 fc76 	bl	405c64 <__aeabi_uldivmod>
  402378:	4604      	mov	r4, r0
  40237a:	460d      	mov	r5, r1
  40237c:	ea54 0305 	orrs.w	r3, r4, r5
  402380:	d1eb      	bne.n	40235a <_svfprintf_r+0xbd2>
  402382:	eba9 0306 	sub.w	r3, r9, r6
  402386:	930e      	str	r3, [sp, #56]	; 0x38
  402388:	f7ff bb0e 	b.w	4019a8 <_svfprintf_r+0x220>
  40238c:	aa25      	add	r2, sp, #148	; 0x94
  40238e:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402390:	980c      	ldr	r0, [sp, #48]	; 0x30
  402392:	f002 fb63 	bl	404a5c <__ssprint_r>
  402396:	2800      	cmp	r0, #0
  402398:	f47f aac8 	bne.w	40192c <_svfprintf_r+0x1a4>
  40239c:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  4023a0:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4023a2:	46c8      	mov	r8, r9
  4023a4:	f7ff bb5e 	b.w	401a64 <_svfprintf_r+0x2dc>
  4023a8:	1e5e      	subs	r6, r3, #1
  4023aa:	2e00      	cmp	r6, #0
  4023ac:	f77f af0a 	ble.w	4021c4 <_svfprintf_r+0xa3c>
  4023b0:	2e10      	cmp	r6, #16
  4023b2:	4d03      	ldr	r5, [pc, #12]	; (4023c0 <_svfprintf_r+0xc38>)
  4023b4:	dd22      	ble.n	4023fc <_svfprintf_r+0xc74>
  4023b6:	4622      	mov	r2, r4
  4023b8:	f04f 0b10 	mov.w	fp, #16
  4023bc:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  4023be:	e006      	b.n	4023ce <_svfprintf_r+0xc46>
  4023c0:	00406a24 	.word	0x00406a24
  4023c4:	3e10      	subs	r6, #16
  4023c6:	2e10      	cmp	r6, #16
  4023c8:	f108 0808 	add.w	r8, r8, #8
  4023cc:	dd15      	ble.n	4023fa <_svfprintf_r+0xc72>
  4023ce:	3701      	adds	r7, #1
  4023d0:	3210      	adds	r2, #16
  4023d2:	2f07      	cmp	r7, #7
  4023d4:	9227      	str	r2, [sp, #156]	; 0x9c
  4023d6:	9726      	str	r7, [sp, #152]	; 0x98
  4023d8:	e888 0820 	stmia.w	r8, {r5, fp}
  4023dc:	ddf2      	ble.n	4023c4 <_svfprintf_r+0xc3c>
  4023de:	aa25      	add	r2, sp, #148	; 0x94
  4023e0:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4023e2:	4620      	mov	r0, r4
  4023e4:	f002 fb3a 	bl	404a5c <__ssprint_r>
  4023e8:	2800      	cmp	r0, #0
  4023ea:	f47f aa9f 	bne.w	40192c <_svfprintf_r+0x1a4>
  4023ee:	3e10      	subs	r6, #16
  4023f0:	2e10      	cmp	r6, #16
  4023f2:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  4023f4:	9f26      	ldr	r7, [sp, #152]	; 0x98
  4023f6:	46c8      	mov	r8, r9
  4023f8:	dce9      	bgt.n	4023ce <_svfprintf_r+0xc46>
  4023fa:	4614      	mov	r4, r2
  4023fc:	3701      	adds	r7, #1
  4023fe:	4434      	add	r4, r6
  402400:	2f07      	cmp	r7, #7
  402402:	9427      	str	r4, [sp, #156]	; 0x9c
  402404:	9726      	str	r7, [sp, #152]	; 0x98
  402406:	e888 0060 	stmia.w	r8, {r5, r6}
  40240a:	f77f aed9 	ble.w	4021c0 <_svfprintf_r+0xa38>
  40240e:	aa25      	add	r2, sp, #148	; 0x94
  402410:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402412:	980c      	ldr	r0, [sp, #48]	; 0x30
  402414:	f002 fb22 	bl	404a5c <__ssprint_r>
  402418:	2800      	cmp	r0, #0
  40241a:	f47f aa87 	bne.w	40192c <_svfprintf_r+0x1a4>
  40241e:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402420:	9f26      	ldr	r7, [sp, #152]	; 0x98
  402422:	46c8      	mov	r8, r9
  402424:	e6ce      	b.n	4021c4 <_svfprintf_r+0xa3c>
  402426:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402428:	6814      	ldr	r4, [r2, #0]
  40242a:	4613      	mov	r3, r2
  40242c:	3304      	adds	r3, #4
  40242e:	17e5      	asrs	r5, r4, #31
  402430:	930f      	str	r3, [sp, #60]	; 0x3c
  402432:	4622      	mov	r2, r4
  402434:	462b      	mov	r3, r5
  402436:	e4fa      	b.n	401e2e <_svfprintf_r+0x6a6>
  402438:	3204      	adds	r2, #4
  40243a:	681c      	ldr	r4, [r3, #0]
  40243c:	920f      	str	r2, [sp, #60]	; 0x3c
  40243e:	2301      	movs	r3, #1
  402440:	2500      	movs	r5, #0
  402442:	f7ff ba94 	b.w	40196e <_svfprintf_r+0x1e6>
  402446:	681c      	ldr	r4, [r3, #0]
  402448:	3304      	adds	r3, #4
  40244a:	930f      	str	r3, [sp, #60]	; 0x3c
  40244c:	2500      	movs	r5, #0
  40244e:	e421      	b.n	401c94 <_svfprintf_r+0x50c>
  402450:	990f      	ldr	r1, [sp, #60]	; 0x3c
  402452:	460a      	mov	r2, r1
  402454:	3204      	adds	r2, #4
  402456:	680c      	ldr	r4, [r1, #0]
  402458:	920f      	str	r2, [sp, #60]	; 0x3c
  40245a:	2500      	movs	r5, #0
  40245c:	f7ff ba87 	b.w	40196e <_svfprintf_r+0x1e6>
  402460:	4614      	mov	r4, r2
  402462:	3301      	adds	r3, #1
  402464:	4434      	add	r4, r6
  402466:	2b07      	cmp	r3, #7
  402468:	9427      	str	r4, [sp, #156]	; 0x9c
  40246a:	9326      	str	r3, [sp, #152]	; 0x98
  40246c:	e888 0060 	stmia.w	r8, {r5, r6}
  402470:	f77f ab68 	ble.w	401b44 <_svfprintf_r+0x3bc>
  402474:	e6b3      	b.n	4021de <_svfprintf_r+0xa56>
  402476:	f8dd b01c 	ldr.w	fp, [sp, #28]
  40247a:	f8cd b01c 	str.w	fp, [sp, #28]
  40247e:	ae42      	add	r6, sp, #264	; 0x108
  402480:	3430      	adds	r4, #48	; 0x30
  402482:	2301      	movs	r3, #1
  402484:	f806 4d41 	strb.w	r4, [r6, #-65]!
  402488:	930e      	str	r3, [sp, #56]	; 0x38
  40248a:	f7ff ba8d 	b.w	4019a8 <_svfprintf_r+0x220>
  40248e:	aa25      	add	r2, sp, #148	; 0x94
  402490:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402492:	980c      	ldr	r0, [sp, #48]	; 0x30
  402494:	f002 fae2 	bl	404a5c <__ssprint_r>
  402498:	2800      	cmp	r0, #0
  40249a:	f47f aa47 	bne.w	40192c <_svfprintf_r+0x1a4>
  40249e:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4024a0:	46c8      	mov	r8, r9
  4024a2:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  4024a4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4024a6:	429a      	cmp	r2, r3
  4024a8:	db44      	blt.n	402534 <_svfprintf_r+0xdac>
  4024aa:	9b07      	ldr	r3, [sp, #28]
  4024ac:	07d9      	lsls	r1, r3, #31
  4024ae:	d441      	bmi.n	402534 <_svfprintf_r+0xdac>
  4024b0:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4024b2:	9812      	ldr	r0, [sp, #72]	; 0x48
  4024b4:	1a9a      	subs	r2, r3, r2
  4024b6:	1a1d      	subs	r5, r3, r0
  4024b8:	4295      	cmp	r5, r2
  4024ba:	bfa8      	it	ge
  4024bc:	4615      	movge	r5, r2
  4024be:	2d00      	cmp	r5, #0
  4024c0:	dd0e      	ble.n	4024e0 <_svfprintf_r+0xd58>
  4024c2:	9926      	ldr	r1, [sp, #152]	; 0x98
  4024c4:	f8c8 5004 	str.w	r5, [r8, #4]
  4024c8:	3101      	adds	r1, #1
  4024ca:	4406      	add	r6, r0
  4024cc:	442c      	add	r4, r5
  4024ce:	2907      	cmp	r1, #7
  4024d0:	f8c8 6000 	str.w	r6, [r8]
  4024d4:	9427      	str	r4, [sp, #156]	; 0x9c
  4024d6:	9126      	str	r1, [sp, #152]	; 0x98
  4024d8:	f300 823b 	bgt.w	402952 <_svfprintf_r+0x11ca>
  4024dc:	f108 0808 	add.w	r8, r8, #8
  4024e0:	2d00      	cmp	r5, #0
  4024e2:	bfac      	ite	ge
  4024e4:	1b56      	subge	r6, r2, r5
  4024e6:	4616      	movlt	r6, r2
  4024e8:	2e00      	cmp	r6, #0
  4024ea:	f77f ab2d 	ble.w	401b48 <_svfprintf_r+0x3c0>
  4024ee:	2e10      	cmp	r6, #16
  4024f0:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4024f2:	4db0      	ldr	r5, [pc, #704]	; (4027b4 <_svfprintf_r+0x102c>)
  4024f4:	ddb5      	ble.n	402462 <_svfprintf_r+0xcda>
  4024f6:	4622      	mov	r2, r4
  4024f8:	2710      	movs	r7, #16
  4024fa:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  4024fe:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  402500:	e004      	b.n	40250c <_svfprintf_r+0xd84>
  402502:	f108 0808 	add.w	r8, r8, #8
  402506:	3e10      	subs	r6, #16
  402508:	2e10      	cmp	r6, #16
  40250a:	dda9      	ble.n	402460 <_svfprintf_r+0xcd8>
  40250c:	3301      	adds	r3, #1
  40250e:	3210      	adds	r2, #16
  402510:	2b07      	cmp	r3, #7
  402512:	9227      	str	r2, [sp, #156]	; 0x9c
  402514:	9326      	str	r3, [sp, #152]	; 0x98
  402516:	e888 00a0 	stmia.w	r8, {r5, r7}
  40251a:	ddf2      	ble.n	402502 <_svfprintf_r+0xd7a>
  40251c:	aa25      	add	r2, sp, #148	; 0x94
  40251e:	4621      	mov	r1, r4
  402520:	4658      	mov	r0, fp
  402522:	f002 fa9b 	bl	404a5c <__ssprint_r>
  402526:	2800      	cmp	r0, #0
  402528:	f47f aa00 	bne.w	40192c <_svfprintf_r+0x1a4>
  40252c:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  40252e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402530:	46c8      	mov	r8, r9
  402532:	e7e8      	b.n	402506 <_svfprintf_r+0xd7e>
  402534:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402536:	9819      	ldr	r0, [sp, #100]	; 0x64
  402538:	991a      	ldr	r1, [sp, #104]	; 0x68
  40253a:	f8c8 1000 	str.w	r1, [r8]
  40253e:	3301      	adds	r3, #1
  402540:	4404      	add	r4, r0
  402542:	2b07      	cmp	r3, #7
  402544:	9427      	str	r4, [sp, #156]	; 0x9c
  402546:	f8c8 0004 	str.w	r0, [r8, #4]
  40254a:	9326      	str	r3, [sp, #152]	; 0x98
  40254c:	f300 81f5 	bgt.w	40293a <_svfprintf_r+0x11b2>
  402550:	f108 0808 	add.w	r8, r8, #8
  402554:	e7ac      	b.n	4024b0 <_svfprintf_r+0xd28>
  402556:	9b07      	ldr	r3, [sp, #28]
  402558:	07da      	lsls	r2, r3, #31
  40255a:	f53f adfe 	bmi.w	40215a <_svfprintf_r+0x9d2>
  40255e:	3701      	adds	r7, #1
  402560:	3401      	adds	r4, #1
  402562:	2301      	movs	r3, #1
  402564:	2f07      	cmp	r7, #7
  402566:	9427      	str	r4, [sp, #156]	; 0x9c
  402568:	9726      	str	r7, [sp, #152]	; 0x98
  40256a:	f8c8 6000 	str.w	r6, [r8]
  40256e:	f8c8 3004 	str.w	r3, [r8, #4]
  402572:	f77f ae25 	ble.w	4021c0 <_svfprintf_r+0xa38>
  402576:	e74a      	b.n	40240e <_svfprintf_r+0xc86>
  402578:	aa25      	add	r2, sp, #148	; 0x94
  40257a:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40257c:	980c      	ldr	r0, [sp, #48]	; 0x30
  40257e:	f002 fa6d 	bl	404a5c <__ssprint_r>
  402582:	2800      	cmp	r0, #0
  402584:	f47f a9d2 	bne.w	40192c <_svfprintf_r+0x1a4>
  402588:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40258a:	9f26      	ldr	r7, [sp, #152]	; 0x98
  40258c:	46c8      	mov	r8, r9
  40258e:	e5f2      	b.n	402176 <_svfprintf_r+0x9ee>
  402590:	aa25      	add	r2, sp, #148	; 0x94
  402592:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402594:	980c      	ldr	r0, [sp, #48]	; 0x30
  402596:	f002 fa61 	bl	404a5c <__ssprint_r>
  40259a:	2800      	cmp	r0, #0
  40259c:	f47f a9c6 	bne.w	40192c <_svfprintf_r+0x1a4>
  4025a0:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4025a2:	9f26      	ldr	r7, [sp, #152]	; 0x98
  4025a4:	46c8      	mov	r8, r9
  4025a6:	e5f5      	b.n	402194 <_svfprintf_r+0xa0c>
  4025a8:	464e      	mov	r6, r9
  4025aa:	f7ff b9fd 	b.w	4019a8 <_svfprintf_r+0x220>
  4025ae:	aa25      	add	r2, sp, #148	; 0x94
  4025b0:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4025b2:	980c      	ldr	r0, [sp, #48]	; 0x30
  4025b4:	f002 fa52 	bl	404a5c <__ssprint_r>
  4025b8:	2800      	cmp	r0, #0
  4025ba:	f47f a9b7 	bne.w	40192c <_svfprintf_r+0x1a4>
  4025be:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4025c0:	46c8      	mov	r8, r9
  4025c2:	f7ff ba72 	b.w	401aaa <_svfprintf_r+0x322>
  4025c6:	9c15      	ldr	r4, [sp, #84]	; 0x54
  4025c8:	4622      	mov	r2, r4
  4025ca:	4620      	mov	r0, r4
  4025cc:	9c14      	ldr	r4, [sp, #80]	; 0x50
  4025ce:	4623      	mov	r3, r4
  4025d0:	4621      	mov	r1, r4
  4025d2:	f003 fb09 	bl	405be8 <__aeabi_dcmpun>
  4025d6:	2800      	cmp	r0, #0
  4025d8:	f040 8286 	bne.w	402ae8 <_svfprintf_r+0x1360>
  4025dc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4025de:	3301      	adds	r3, #1
  4025e0:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4025e2:	f023 0320 	bic.w	r3, r3, #32
  4025e6:	930e      	str	r3, [sp, #56]	; 0x38
  4025e8:	f000 81e2 	beq.w	4029b0 <_svfprintf_r+0x1228>
  4025ec:	2b47      	cmp	r3, #71	; 0x47
  4025ee:	f000 811e 	beq.w	40282e <_svfprintf_r+0x10a6>
  4025f2:	f44b 7380 	orr.w	r3, fp, #256	; 0x100
  4025f6:	9307      	str	r3, [sp, #28]
  4025f8:	9b14      	ldr	r3, [sp, #80]	; 0x50
  4025fa:	1e1f      	subs	r7, r3, #0
  4025fc:	9b15      	ldr	r3, [sp, #84]	; 0x54
  4025fe:	9308      	str	r3, [sp, #32]
  402600:	bfbb      	ittet	lt
  402602:	463b      	movlt	r3, r7
  402604:	f103 4700 	addlt.w	r7, r3, #2147483648	; 0x80000000
  402608:	2300      	movge	r3, #0
  40260a:	232d      	movlt	r3, #45	; 0x2d
  40260c:	9310      	str	r3, [sp, #64]	; 0x40
  40260e:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402610:	2b66      	cmp	r3, #102	; 0x66
  402612:	f000 81bb 	beq.w	40298c <_svfprintf_r+0x1204>
  402616:	2b46      	cmp	r3, #70	; 0x46
  402618:	f000 80df 	beq.w	4027da <_svfprintf_r+0x1052>
  40261c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  40261e:	9a08      	ldr	r2, [sp, #32]
  402620:	2b45      	cmp	r3, #69	; 0x45
  402622:	bf0c      	ite	eq
  402624:	9b0a      	ldreq	r3, [sp, #40]	; 0x28
  402626:	9d0a      	ldrne	r5, [sp, #40]	; 0x28
  402628:	a823      	add	r0, sp, #140	; 0x8c
  40262a:	a920      	add	r1, sp, #128	; 0x80
  40262c:	bf08      	it	eq
  40262e:	1c5d      	addeq	r5, r3, #1
  402630:	9004      	str	r0, [sp, #16]
  402632:	9103      	str	r1, [sp, #12]
  402634:	a81f      	add	r0, sp, #124	; 0x7c
  402636:	2102      	movs	r1, #2
  402638:	463b      	mov	r3, r7
  40263a:	9002      	str	r0, [sp, #8]
  40263c:	9501      	str	r5, [sp, #4]
  40263e:	9100      	str	r1, [sp, #0]
  402640:	980c      	ldr	r0, [sp, #48]	; 0x30
  402642:	f000 fb75 	bl	402d30 <_dtoa_r>
  402646:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402648:	2b67      	cmp	r3, #103	; 0x67
  40264a:	4606      	mov	r6, r0
  40264c:	f040 81e0 	bne.w	402a10 <_svfprintf_r+0x1288>
  402650:	f01b 0f01 	tst.w	fp, #1
  402654:	f000 8246 	beq.w	402ae4 <_svfprintf_r+0x135c>
  402658:	1974      	adds	r4, r6, r5
  40265a:	9a16      	ldr	r2, [sp, #88]	; 0x58
  40265c:	9808      	ldr	r0, [sp, #32]
  40265e:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  402660:	4639      	mov	r1, r7
  402662:	f003 fa8f 	bl	405b84 <__aeabi_dcmpeq>
  402666:	2800      	cmp	r0, #0
  402668:	f040 8165 	bne.w	402936 <_svfprintf_r+0x11ae>
  40266c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  40266e:	42a3      	cmp	r3, r4
  402670:	d206      	bcs.n	402680 <_svfprintf_r+0xef8>
  402672:	2130      	movs	r1, #48	; 0x30
  402674:	1c5a      	adds	r2, r3, #1
  402676:	9223      	str	r2, [sp, #140]	; 0x8c
  402678:	7019      	strb	r1, [r3, #0]
  40267a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  40267c:	429c      	cmp	r4, r3
  40267e:	d8f9      	bhi.n	402674 <_svfprintf_r+0xeec>
  402680:	1b9b      	subs	r3, r3, r6
  402682:	9313      	str	r3, [sp, #76]	; 0x4c
  402684:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  402686:	2b47      	cmp	r3, #71	; 0x47
  402688:	f000 80e9 	beq.w	40285e <_svfprintf_r+0x10d6>
  40268c:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40268e:	2b65      	cmp	r3, #101	; 0x65
  402690:	f340 81cd 	ble.w	402a2e <_svfprintf_r+0x12a6>
  402694:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402696:	2b66      	cmp	r3, #102	; 0x66
  402698:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  40269a:	9312      	str	r3, [sp, #72]	; 0x48
  40269c:	f000 819e 	beq.w	4029dc <_svfprintf_r+0x1254>
  4026a0:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4026a2:	9a12      	ldr	r2, [sp, #72]	; 0x48
  4026a4:	4619      	mov	r1, r3
  4026a6:	4291      	cmp	r1, r2
  4026a8:	f300 818a 	bgt.w	4029c0 <_svfprintf_r+0x1238>
  4026ac:	f01b 0f01 	tst.w	fp, #1
  4026b0:	f040 8213 	bne.w	402ada <_svfprintf_r+0x1352>
  4026b4:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  4026b8:	9308      	str	r3, [sp, #32]
  4026ba:	2367      	movs	r3, #103	; 0x67
  4026bc:	920e      	str	r2, [sp, #56]	; 0x38
  4026be:	9311      	str	r3, [sp, #68]	; 0x44
  4026c0:	9b10      	ldr	r3, [sp, #64]	; 0x40
  4026c2:	2b00      	cmp	r3, #0
  4026c4:	f040 80c4 	bne.w	402850 <_svfprintf_r+0x10c8>
  4026c8:	930a      	str	r3, [sp, #40]	; 0x28
  4026ca:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  4026ce:	f7ff b973 	b.w	4019b8 <_svfprintf_r+0x230>
  4026d2:	4635      	mov	r5, r6
  4026d4:	460c      	mov	r4, r1
  4026d6:	4646      	mov	r6, r8
  4026d8:	4690      	mov	r8, r2
  4026da:	3301      	adds	r3, #1
  4026dc:	443c      	add	r4, r7
  4026de:	2b07      	cmp	r3, #7
  4026e0:	9427      	str	r4, [sp, #156]	; 0x9c
  4026e2:	9326      	str	r3, [sp, #152]	; 0x98
  4026e4:	e888 00a0 	stmia.w	r8, {r5, r7}
  4026e8:	f73f aed1 	bgt.w	40248e <_svfprintf_r+0xd06>
  4026ec:	f108 0808 	add.w	r8, r8, #8
  4026f0:	e6d7      	b.n	4024a2 <_svfprintf_r+0xd1a>
  4026f2:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4026f4:	6813      	ldr	r3, [r2, #0]
  4026f6:	3204      	adds	r2, #4
  4026f8:	920f      	str	r2, [sp, #60]	; 0x3c
  4026fa:	9a09      	ldr	r2, [sp, #36]	; 0x24
  4026fc:	601a      	str	r2, [r3, #0]
  4026fe:	f7ff b86a 	b.w	4017d6 <_svfprintf_r+0x4e>
  402702:	aa25      	add	r2, sp, #148	; 0x94
  402704:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402706:	980c      	ldr	r0, [sp, #48]	; 0x30
  402708:	f002 f9a8 	bl	404a5c <__ssprint_r>
  40270c:	2800      	cmp	r0, #0
  40270e:	f47f a90d 	bne.w	40192c <_svfprintf_r+0x1a4>
  402712:	46c8      	mov	r8, r9
  402714:	e48d      	b.n	402032 <_svfprintf_r+0x8aa>
  402716:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402718:	4a27      	ldr	r2, [pc, #156]	; (4027b8 <_svfprintf_r+0x1030>)
  40271a:	f8c8 2000 	str.w	r2, [r8]
  40271e:	3301      	adds	r3, #1
  402720:	3401      	adds	r4, #1
  402722:	2201      	movs	r2, #1
  402724:	2b07      	cmp	r3, #7
  402726:	9427      	str	r4, [sp, #156]	; 0x9c
  402728:	9326      	str	r3, [sp, #152]	; 0x98
  40272a:	f8c8 2004 	str.w	r2, [r8, #4]
  40272e:	dc72      	bgt.n	402816 <_svfprintf_r+0x108e>
  402730:	f108 0808 	add.w	r8, r8, #8
  402734:	b929      	cbnz	r1, 402742 <_svfprintf_r+0xfba>
  402736:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402738:	b91b      	cbnz	r3, 402742 <_svfprintf_r+0xfba>
  40273a:	9b07      	ldr	r3, [sp, #28]
  40273c:	07d8      	lsls	r0, r3, #31
  40273e:	f57f aa03 	bpl.w	401b48 <_svfprintf_r+0x3c0>
  402742:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402744:	9819      	ldr	r0, [sp, #100]	; 0x64
  402746:	9a1a      	ldr	r2, [sp, #104]	; 0x68
  402748:	f8c8 2000 	str.w	r2, [r8]
  40274c:	3301      	adds	r3, #1
  40274e:	4602      	mov	r2, r0
  402750:	4422      	add	r2, r4
  402752:	2b07      	cmp	r3, #7
  402754:	9227      	str	r2, [sp, #156]	; 0x9c
  402756:	f8c8 0004 	str.w	r0, [r8, #4]
  40275a:	9326      	str	r3, [sp, #152]	; 0x98
  40275c:	f300 818d 	bgt.w	402a7a <_svfprintf_r+0x12f2>
  402760:	f108 0808 	add.w	r8, r8, #8
  402764:	2900      	cmp	r1, #0
  402766:	f2c0 8165 	blt.w	402a34 <_svfprintf_r+0x12ac>
  40276a:	9913      	ldr	r1, [sp, #76]	; 0x4c
  40276c:	f8c8 6000 	str.w	r6, [r8]
  402770:	3301      	adds	r3, #1
  402772:	188c      	adds	r4, r1, r2
  402774:	2b07      	cmp	r3, #7
  402776:	9427      	str	r4, [sp, #156]	; 0x9c
  402778:	9326      	str	r3, [sp, #152]	; 0x98
  40277a:	f8c8 1004 	str.w	r1, [r8, #4]
  40277e:	f77f a9e1 	ble.w	401b44 <_svfprintf_r+0x3bc>
  402782:	e52c      	b.n	4021de <_svfprintf_r+0xa56>
  402784:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402786:	9909      	ldr	r1, [sp, #36]	; 0x24
  402788:	6813      	ldr	r3, [r2, #0]
  40278a:	17cd      	asrs	r5, r1, #31
  40278c:	4608      	mov	r0, r1
  40278e:	3204      	adds	r2, #4
  402790:	4629      	mov	r1, r5
  402792:	920f      	str	r2, [sp, #60]	; 0x3c
  402794:	e9c3 0100 	strd	r0, r1, [r3]
  402798:	f7ff b81d 	b.w	4017d6 <_svfprintf_r+0x4e>
  40279c:	aa25      	add	r2, sp, #148	; 0x94
  40279e:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4027a0:	980c      	ldr	r0, [sp, #48]	; 0x30
  4027a2:	f002 f95b 	bl	404a5c <__ssprint_r>
  4027a6:	2800      	cmp	r0, #0
  4027a8:	f47f a8c0 	bne.w	40192c <_svfprintf_r+0x1a4>
  4027ac:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4027ae:	46c8      	mov	r8, r9
  4027b0:	e458      	b.n	402064 <_svfprintf_r+0x8dc>
  4027b2:	bf00      	nop
  4027b4:	00406a24 	.word	0x00406a24
  4027b8:	00406a10 	.word	0x00406a10
  4027bc:	2140      	movs	r1, #64	; 0x40
  4027be:	980c      	ldr	r0, [sp, #48]	; 0x30
  4027c0:	f001 fa0c 	bl	403bdc <_malloc_r>
  4027c4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  4027c6:	6010      	str	r0, [r2, #0]
  4027c8:	6110      	str	r0, [r2, #16]
  4027ca:	2800      	cmp	r0, #0
  4027cc:	f000 81f2 	beq.w	402bb4 <_svfprintf_r+0x142c>
  4027d0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  4027d2:	2340      	movs	r3, #64	; 0x40
  4027d4:	6153      	str	r3, [r2, #20]
  4027d6:	f7fe bfee 	b.w	4017b6 <_svfprintf_r+0x2e>
  4027da:	a823      	add	r0, sp, #140	; 0x8c
  4027dc:	a920      	add	r1, sp, #128	; 0x80
  4027de:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  4027e0:	9004      	str	r0, [sp, #16]
  4027e2:	9103      	str	r1, [sp, #12]
  4027e4:	a81f      	add	r0, sp, #124	; 0x7c
  4027e6:	2103      	movs	r1, #3
  4027e8:	9002      	str	r0, [sp, #8]
  4027ea:	9a08      	ldr	r2, [sp, #32]
  4027ec:	9401      	str	r4, [sp, #4]
  4027ee:	463b      	mov	r3, r7
  4027f0:	9100      	str	r1, [sp, #0]
  4027f2:	980c      	ldr	r0, [sp, #48]	; 0x30
  4027f4:	f000 fa9c 	bl	402d30 <_dtoa_r>
  4027f8:	4625      	mov	r5, r4
  4027fa:	4606      	mov	r6, r0
  4027fc:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4027fe:	2b46      	cmp	r3, #70	; 0x46
  402800:	eb06 0405 	add.w	r4, r6, r5
  402804:	f47f af29 	bne.w	40265a <_svfprintf_r+0xed2>
  402808:	7833      	ldrb	r3, [r6, #0]
  40280a:	2b30      	cmp	r3, #48	; 0x30
  40280c:	f000 8178 	beq.w	402b00 <_svfprintf_r+0x1378>
  402810:	9d1f      	ldr	r5, [sp, #124]	; 0x7c
  402812:	442c      	add	r4, r5
  402814:	e721      	b.n	40265a <_svfprintf_r+0xed2>
  402816:	aa25      	add	r2, sp, #148	; 0x94
  402818:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40281a:	980c      	ldr	r0, [sp, #48]	; 0x30
  40281c:	f002 f91e 	bl	404a5c <__ssprint_r>
  402820:	2800      	cmp	r0, #0
  402822:	f47f a883 	bne.w	40192c <_svfprintf_r+0x1a4>
  402826:	991f      	ldr	r1, [sp, #124]	; 0x7c
  402828:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40282a:	46c8      	mov	r8, r9
  40282c:	e782      	b.n	402734 <_svfprintf_r+0xfac>
  40282e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402830:	2b00      	cmp	r3, #0
  402832:	bf08      	it	eq
  402834:	2301      	moveq	r3, #1
  402836:	930a      	str	r3, [sp, #40]	; 0x28
  402838:	e6db      	b.n	4025f2 <_svfprintf_r+0xe6a>
  40283a:	4630      	mov	r0, r6
  40283c:	940a      	str	r4, [sp, #40]	; 0x28
  40283e:	f002 f89f 	bl	404980 <strlen>
  402842:	950f      	str	r5, [sp, #60]	; 0x3c
  402844:	900e      	str	r0, [sp, #56]	; 0x38
  402846:	f8cd b01c 	str.w	fp, [sp, #28]
  40284a:	4603      	mov	r3, r0
  40284c:	f7ff b9f9 	b.w	401c42 <_svfprintf_r+0x4ba>
  402850:	272d      	movs	r7, #45	; 0x2d
  402852:	2300      	movs	r3, #0
  402854:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  402858:	930a      	str	r3, [sp, #40]	; 0x28
  40285a:	f7ff b8ae 	b.w	4019ba <_svfprintf_r+0x232>
  40285e:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  402860:	9312      	str	r3, [sp, #72]	; 0x48
  402862:	461a      	mov	r2, r3
  402864:	3303      	adds	r3, #3
  402866:	db04      	blt.n	402872 <_svfprintf_r+0x10ea>
  402868:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40286a:	4619      	mov	r1, r3
  40286c:	4291      	cmp	r1, r2
  40286e:	f6bf af17 	bge.w	4026a0 <_svfprintf_r+0xf18>
  402872:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402874:	3b02      	subs	r3, #2
  402876:	9311      	str	r3, [sp, #68]	; 0x44
  402878:	f89d 3044 	ldrb.w	r3, [sp, #68]	; 0x44
  40287c:	f88d 3084 	strb.w	r3, [sp, #132]	; 0x84
  402880:	9b12      	ldr	r3, [sp, #72]	; 0x48
  402882:	3b01      	subs	r3, #1
  402884:	2b00      	cmp	r3, #0
  402886:	931f      	str	r3, [sp, #124]	; 0x7c
  402888:	bfbd      	ittte	lt
  40288a:	9b12      	ldrlt	r3, [sp, #72]	; 0x48
  40288c:	f1c3 0301 	rsblt	r3, r3, #1
  402890:	222d      	movlt	r2, #45	; 0x2d
  402892:	222b      	movge	r2, #43	; 0x2b
  402894:	2b09      	cmp	r3, #9
  402896:	f88d 2085 	strb.w	r2, [sp, #133]	; 0x85
  40289a:	f340 8116 	ble.w	402aca <_svfprintf_r+0x1342>
  40289e:	f10d 0493 	add.w	r4, sp, #147	; 0x93
  4028a2:	4620      	mov	r0, r4
  4028a4:	4dab      	ldr	r5, [pc, #684]	; (402b54 <_svfprintf_r+0x13cc>)
  4028a6:	e000      	b.n	4028aa <_svfprintf_r+0x1122>
  4028a8:	4610      	mov	r0, r2
  4028aa:	fb85 1203 	smull	r1, r2, r5, r3
  4028ae:	17d9      	asrs	r1, r3, #31
  4028b0:	ebc1 01a2 	rsb	r1, r1, r2, asr #2
  4028b4:	eb01 0281 	add.w	r2, r1, r1, lsl #2
  4028b8:	eba3 0242 	sub.w	r2, r3, r2, lsl #1
  4028bc:	3230      	adds	r2, #48	; 0x30
  4028be:	2909      	cmp	r1, #9
  4028c0:	f800 2c01 	strb.w	r2, [r0, #-1]
  4028c4:	460b      	mov	r3, r1
  4028c6:	f100 32ff 	add.w	r2, r0, #4294967295
  4028ca:	dced      	bgt.n	4028a8 <_svfprintf_r+0x1120>
  4028cc:	3330      	adds	r3, #48	; 0x30
  4028ce:	3802      	subs	r0, #2
  4028d0:	b2d9      	uxtb	r1, r3
  4028d2:	4284      	cmp	r4, r0
  4028d4:	f802 1c01 	strb.w	r1, [r2, #-1]
  4028d8:	f240 8165 	bls.w	402ba6 <_svfprintf_r+0x141e>
  4028dc:	f10d 0086 	add.w	r0, sp, #134	; 0x86
  4028e0:	4613      	mov	r3, r2
  4028e2:	e001      	b.n	4028e8 <_svfprintf_r+0x1160>
  4028e4:	f813 1b01 	ldrb.w	r1, [r3], #1
  4028e8:	f800 1b01 	strb.w	r1, [r0], #1
  4028ec:	42a3      	cmp	r3, r4
  4028ee:	d1f9      	bne.n	4028e4 <_svfprintf_r+0x115c>
  4028f0:	3301      	adds	r3, #1
  4028f2:	1a9b      	subs	r3, r3, r2
  4028f4:	f10d 0286 	add.w	r2, sp, #134	; 0x86
  4028f8:	4413      	add	r3, r2
  4028fa:	aa21      	add	r2, sp, #132	; 0x84
  4028fc:	1a9b      	subs	r3, r3, r2
  4028fe:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  402900:	931b      	str	r3, [sp, #108]	; 0x6c
  402902:	2a01      	cmp	r2, #1
  402904:	4413      	add	r3, r2
  402906:	930e      	str	r3, [sp, #56]	; 0x38
  402908:	f340 8119 	ble.w	402b3e <_svfprintf_r+0x13b6>
  40290c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  40290e:	9a19      	ldr	r2, [sp, #100]	; 0x64
  402910:	4413      	add	r3, r2
  402912:	930e      	str	r3, [sp, #56]	; 0x38
  402914:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  402918:	9308      	str	r3, [sp, #32]
  40291a:	2300      	movs	r3, #0
  40291c:	9312      	str	r3, [sp, #72]	; 0x48
  40291e:	e6cf      	b.n	4026c0 <_svfprintf_r+0xf38>
  402920:	aa25      	add	r2, sp, #148	; 0x94
  402922:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402924:	980c      	ldr	r0, [sp, #48]	; 0x30
  402926:	f002 f899 	bl	404a5c <__ssprint_r>
  40292a:	2800      	cmp	r0, #0
  40292c:	f47e affe 	bne.w	40192c <_svfprintf_r+0x1a4>
  402930:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402932:	46c8      	mov	r8, r9
  402934:	e4d7      	b.n	4022e6 <_svfprintf_r+0xb5e>
  402936:	4623      	mov	r3, r4
  402938:	e6a2      	b.n	402680 <_svfprintf_r+0xef8>
  40293a:	aa25      	add	r2, sp, #148	; 0x94
  40293c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40293e:	980c      	ldr	r0, [sp, #48]	; 0x30
  402940:	f002 f88c 	bl	404a5c <__ssprint_r>
  402944:	2800      	cmp	r0, #0
  402946:	f47e aff1 	bne.w	40192c <_svfprintf_r+0x1a4>
  40294a:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  40294c:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40294e:	46c8      	mov	r8, r9
  402950:	e5ae      	b.n	4024b0 <_svfprintf_r+0xd28>
  402952:	aa25      	add	r2, sp, #148	; 0x94
  402954:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402956:	980c      	ldr	r0, [sp, #48]	; 0x30
  402958:	f002 f880 	bl	404a5c <__ssprint_r>
  40295c:	2800      	cmp	r0, #0
  40295e:	f47e afe5 	bne.w	40192c <_svfprintf_r+0x1a4>
  402962:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  402964:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402966:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402968:	1a9a      	subs	r2, r3, r2
  40296a:	46c8      	mov	r8, r9
  40296c:	e5b8      	b.n	4024e0 <_svfprintf_r+0xd58>
  40296e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402970:	9612      	str	r6, [sp, #72]	; 0x48
  402972:	2b06      	cmp	r3, #6
  402974:	bf28      	it	cs
  402976:	2306      	movcs	r3, #6
  402978:	960a      	str	r6, [sp, #40]	; 0x28
  40297a:	4637      	mov	r7, r6
  40297c:	9308      	str	r3, [sp, #32]
  40297e:	950f      	str	r5, [sp, #60]	; 0x3c
  402980:	f8cd b01c 	str.w	fp, [sp, #28]
  402984:	930e      	str	r3, [sp, #56]	; 0x38
  402986:	4e74      	ldr	r6, [pc, #464]	; (402b58 <_svfprintf_r+0x13d0>)
  402988:	f7ff b816 	b.w	4019b8 <_svfprintf_r+0x230>
  40298c:	a823      	add	r0, sp, #140	; 0x8c
  40298e:	a920      	add	r1, sp, #128	; 0x80
  402990:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  402992:	9004      	str	r0, [sp, #16]
  402994:	9103      	str	r1, [sp, #12]
  402996:	a81f      	add	r0, sp, #124	; 0x7c
  402998:	2103      	movs	r1, #3
  40299a:	9002      	str	r0, [sp, #8]
  40299c:	9a08      	ldr	r2, [sp, #32]
  40299e:	9501      	str	r5, [sp, #4]
  4029a0:	463b      	mov	r3, r7
  4029a2:	9100      	str	r1, [sp, #0]
  4029a4:	980c      	ldr	r0, [sp, #48]	; 0x30
  4029a6:	f000 f9c3 	bl	402d30 <_dtoa_r>
  4029aa:	4606      	mov	r6, r0
  4029ac:	1944      	adds	r4, r0, r5
  4029ae:	e72b      	b.n	402808 <_svfprintf_r+0x1080>
  4029b0:	2306      	movs	r3, #6
  4029b2:	930a      	str	r3, [sp, #40]	; 0x28
  4029b4:	e61d      	b.n	4025f2 <_svfprintf_r+0xe6a>
  4029b6:	272d      	movs	r7, #45	; 0x2d
  4029b8:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  4029bc:	f7ff bacd 	b.w	401f5a <_svfprintf_r+0x7d2>
  4029c0:	9a19      	ldr	r2, [sp, #100]	; 0x64
  4029c2:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4029c4:	4413      	add	r3, r2
  4029c6:	9a12      	ldr	r2, [sp, #72]	; 0x48
  4029c8:	930e      	str	r3, [sp, #56]	; 0x38
  4029ca:	2a00      	cmp	r2, #0
  4029cc:	f340 80b0 	ble.w	402b30 <_svfprintf_r+0x13a8>
  4029d0:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  4029d4:	9308      	str	r3, [sp, #32]
  4029d6:	2367      	movs	r3, #103	; 0x67
  4029d8:	9311      	str	r3, [sp, #68]	; 0x44
  4029da:	e671      	b.n	4026c0 <_svfprintf_r+0xf38>
  4029dc:	2b00      	cmp	r3, #0
  4029de:	f340 80c3 	ble.w	402b68 <_svfprintf_r+0x13e0>
  4029e2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  4029e4:	2a00      	cmp	r2, #0
  4029e6:	f040 8099 	bne.w	402b1c <_svfprintf_r+0x1394>
  4029ea:	f01b 0f01 	tst.w	fp, #1
  4029ee:	f040 8095 	bne.w	402b1c <_svfprintf_r+0x1394>
  4029f2:	9308      	str	r3, [sp, #32]
  4029f4:	930e      	str	r3, [sp, #56]	; 0x38
  4029f6:	e663      	b.n	4026c0 <_svfprintf_r+0xf38>
  4029f8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4029fa:	9308      	str	r3, [sp, #32]
  4029fc:	930e      	str	r3, [sp, #56]	; 0x38
  4029fe:	900a      	str	r0, [sp, #40]	; 0x28
  402a00:	950f      	str	r5, [sp, #60]	; 0x3c
  402a02:	f8cd b01c 	str.w	fp, [sp, #28]
  402a06:	9012      	str	r0, [sp, #72]	; 0x48
  402a08:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  402a0c:	f7fe bfd4 	b.w	4019b8 <_svfprintf_r+0x230>
  402a10:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402a12:	2b47      	cmp	r3, #71	; 0x47
  402a14:	f47f ae20 	bne.w	402658 <_svfprintf_r+0xed0>
  402a18:	f01b 0f01 	tst.w	fp, #1
  402a1c:	f47f aeee 	bne.w	4027fc <_svfprintf_r+0x1074>
  402a20:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  402a22:	1b9b      	subs	r3, r3, r6
  402a24:	9313      	str	r3, [sp, #76]	; 0x4c
  402a26:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  402a28:	2b47      	cmp	r3, #71	; 0x47
  402a2a:	f43f af18 	beq.w	40285e <_svfprintf_r+0x10d6>
  402a2e:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  402a30:	9312      	str	r3, [sp, #72]	; 0x48
  402a32:	e721      	b.n	402878 <_svfprintf_r+0x10f0>
  402a34:	424f      	negs	r7, r1
  402a36:	3110      	adds	r1, #16
  402a38:	4d48      	ldr	r5, [pc, #288]	; (402b5c <_svfprintf_r+0x13d4>)
  402a3a:	da2f      	bge.n	402a9c <_svfprintf_r+0x1314>
  402a3c:	2410      	movs	r4, #16
  402a3e:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  402a42:	e004      	b.n	402a4e <_svfprintf_r+0x12c6>
  402a44:	f108 0808 	add.w	r8, r8, #8
  402a48:	3f10      	subs	r7, #16
  402a4a:	2f10      	cmp	r7, #16
  402a4c:	dd26      	ble.n	402a9c <_svfprintf_r+0x1314>
  402a4e:	3301      	adds	r3, #1
  402a50:	3210      	adds	r2, #16
  402a52:	2b07      	cmp	r3, #7
  402a54:	9227      	str	r2, [sp, #156]	; 0x9c
  402a56:	9326      	str	r3, [sp, #152]	; 0x98
  402a58:	f8c8 5000 	str.w	r5, [r8]
  402a5c:	f8c8 4004 	str.w	r4, [r8, #4]
  402a60:	ddf0      	ble.n	402a44 <_svfprintf_r+0x12bc>
  402a62:	aa25      	add	r2, sp, #148	; 0x94
  402a64:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402a66:	4658      	mov	r0, fp
  402a68:	f001 fff8 	bl	404a5c <__ssprint_r>
  402a6c:	2800      	cmp	r0, #0
  402a6e:	f47e af5d 	bne.w	40192c <_svfprintf_r+0x1a4>
  402a72:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  402a74:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402a76:	46c8      	mov	r8, r9
  402a78:	e7e6      	b.n	402a48 <_svfprintf_r+0x12c0>
  402a7a:	aa25      	add	r2, sp, #148	; 0x94
  402a7c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402a7e:	980c      	ldr	r0, [sp, #48]	; 0x30
  402a80:	f001 ffec 	bl	404a5c <__ssprint_r>
  402a84:	2800      	cmp	r0, #0
  402a86:	f47e af51 	bne.w	40192c <_svfprintf_r+0x1a4>
  402a8a:	991f      	ldr	r1, [sp, #124]	; 0x7c
  402a8c:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  402a8e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402a90:	46c8      	mov	r8, r9
  402a92:	e667      	b.n	402764 <_svfprintf_r+0xfdc>
  402a94:	2000      	movs	r0, #0
  402a96:	900a      	str	r0, [sp, #40]	; 0x28
  402a98:	f7fe bed0 	b.w	40183c <_svfprintf_r+0xb4>
  402a9c:	3301      	adds	r3, #1
  402a9e:	443a      	add	r2, r7
  402aa0:	2b07      	cmp	r3, #7
  402aa2:	e888 00a0 	stmia.w	r8, {r5, r7}
  402aa6:	9227      	str	r2, [sp, #156]	; 0x9c
  402aa8:	9326      	str	r3, [sp, #152]	; 0x98
  402aaa:	f108 0808 	add.w	r8, r8, #8
  402aae:	f77f ae5c 	ble.w	40276a <_svfprintf_r+0xfe2>
  402ab2:	aa25      	add	r2, sp, #148	; 0x94
  402ab4:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402ab6:	980c      	ldr	r0, [sp, #48]	; 0x30
  402ab8:	f001 ffd0 	bl	404a5c <__ssprint_r>
  402abc:	2800      	cmp	r0, #0
  402abe:	f47e af35 	bne.w	40192c <_svfprintf_r+0x1a4>
  402ac2:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  402ac4:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402ac6:	46c8      	mov	r8, r9
  402ac8:	e64f      	b.n	40276a <_svfprintf_r+0xfe2>
  402aca:	3330      	adds	r3, #48	; 0x30
  402acc:	2230      	movs	r2, #48	; 0x30
  402ace:	f88d 3087 	strb.w	r3, [sp, #135]	; 0x87
  402ad2:	f88d 2086 	strb.w	r2, [sp, #134]	; 0x86
  402ad6:	ab22      	add	r3, sp, #136	; 0x88
  402ad8:	e70f      	b.n	4028fa <_svfprintf_r+0x1172>
  402ada:	9b12      	ldr	r3, [sp, #72]	; 0x48
  402adc:	9a19      	ldr	r2, [sp, #100]	; 0x64
  402ade:	4413      	add	r3, r2
  402ae0:	930e      	str	r3, [sp, #56]	; 0x38
  402ae2:	e775      	b.n	4029d0 <_svfprintf_r+0x1248>
  402ae4:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  402ae6:	e5cb      	b.n	402680 <_svfprintf_r+0xef8>
  402ae8:	9b14      	ldr	r3, [sp, #80]	; 0x50
  402aea:	4e1d      	ldr	r6, [pc, #116]	; (402b60 <_svfprintf_r+0x13d8>)
  402aec:	2b00      	cmp	r3, #0
  402aee:	bfb6      	itet	lt
  402af0:	272d      	movlt	r7, #45	; 0x2d
  402af2:	f89d 7077 	ldrbge.w	r7, [sp, #119]	; 0x77
  402af6:	f88d 7077 	strblt.w	r7, [sp, #119]	; 0x77
  402afa:	4b1a      	ldr	r3, [pc, #104]	; (402b64 <_svfprintf_r+0x13dc>)
  402afc:	f7ff ba2f 	b.w	401f5e <_svfprintf_r+0x7d6>
  402b00:	9a16      	ldr	r2, [sp, #88]	; 0x58
  402b02:	9808      	ldr	r0, [sp, #32]
  402b04:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  402b06:	4639      	mov	r1, r7
  402b08:	f003 f83c 	bl	405b84 <__aeabi_dcmpeq>
  402b0c:	2800      	cmp	r0, #0
  402b0e:	f47f ae7f 	bne.w	402810 <_svfprintf_r+0x1088>
  402b12:	f1c5 0501 	rsb	r5, r5, #1
  402b16:	951f      	str	r5, [sp, #124]	; 0x7c
  402b18:	442c      	add	r4, r5
  402b1a:	e59e      	b.n	40265a <_svfprintf_r+0xed2>
  402b1c:	9b12      	ldr	r3, [sp, #72]	; 0x48
  402b1e:	9a19      	ldr	r2, [sp, #100]	; 0x64
  402b20:	4413      	add	r3, r2
  402b22:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  402b24:	441a      	add	r2, r3
  402b26:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  402b2a:	920e      	str	r2, [sp, #56]	; 0x38
  402b2c:	9308      	str	r3, [sp, #32]
  402b2e:	e5c7      	b.n	4026c0 <_svfprintf_r+0xf38>
  402b30:	9b12      	ldr	r3, [sp, #72]	; 0x48
  402b32:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  402b34:	f1c3 0301 	rsb	r3, r3, #1
  402b38:	441a      	add	r2, r3
  402b3a:	4613      	mov	r3, r2
  402b3c:	e7d0      	b.n	402ae0 <_svfprintf_r+0x1358>
  402b3e:	f01b 0301 	ands.w	r3, fp, #1
  402b42:	9312      	str	r3, [sp, #72]	; 0x48
  402b44:	f47f aee2 	bne.w	40290c <_svfprintf_r+0x1184>
  402b48:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  402b4a:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  402b4e:	9308      	str	r3, [sp, #32]
  402b50:	e5b6      	b.n	4026c0 <_svfprintf_r+0xf38>
  402b52:	bf00      	nop
  402b54:	66666667 	.word	0x66666667
  402b58:	00406a08 	.word	0x00406a08
  402b5c:	00406a24 	.word	0x00406a24
  402b60:	004069dc 	.word	0x004069dc
  402b64:	004069d8 	.word	0x004069d8
  402b68:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402b6a:	b913      	cbnz	r3, 402b72 <_svfprintf_r+0x13ea>
  402b6c:	f01b 0f01 	tst.w	fp, #1
  402b70:	d002      	beq.n	402b78 <_svfprintf_r+0x13f0>
  402b72:	9b19      	ldr	r3, [sp, #100]	; 0x64
  402b74:	3301      	adds	r3, #1
  402b76:	e7d4      	b.n	402b22 <_svfprintf_r+0x139a>
  402b78:	2301      	movs	r3, #1
  402b7a:	e73a      	b.n	4029f2 <_svfprintf_r+0x126a>
  402b7c:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  402b7e:	f89a 3001 	ldrb.w	r3, [sl, #1]
  402b82:	6828      	ldr	r0, [r5, #0]
  402b84:	ea40 70e0 	orr.w	r0, r0, r0, asr #31
  402b88:	900a      	str	r0, [sp, #40]	; 0x28
  402b8a:	4628      	mov	r0, r5
  402b8c:	3004      	adds	r0, #4
  402b8e:	46a2      	mov	sl, r4
  402b90:	900f      	str	r0, [sp, #60]	; 0x3c
  402b92:	f7fe be51 	b.w	401838 <_svfprintf_r+0xb0>
  402b96:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  402b9a:	f7ff b867 	b.w	401c6c <_svfprintf_r+0x4e4>
  402b9e:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  402ba2:	f7ff ba15 	b.w	401fd0 <_svfprintf_r+0x848>
  402ba6:	f10d 0386 	add.w	r3, sp, #134	; 0x86
  402baa:	e6a6      	b.n	4028fa <_svfprintf_r+0x1172>
  402bac:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  402bb0:	f7ff b8eb 	b.w	401d8a <_svfprintf_r+0x602>
  402bb4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  402bb6:	230c      	movs	r3, #12
  402bb8:	6013      	str	r3, [r2, #0]
  402bba:	f04f 33ff 	mov.w	r3, #4294967295
  402bbe:	9309      	str	r3, [sp, #36]	; 0x24
  402bc0:	f7fe bebd 	b.w	40193e <_svfprintf_r+0x1b6>
  402bc4:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  402bc8:	f7ff b99a 	b.w	401f00 <_svfprintf_r+0x778>
  402bcc:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  402bd0:	f7ff b976 	b.w	401ec0 <_svfprintf_r+0x738>
  402bd4:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  402bd8:	f7ff b959 	b.w	401e8e <_svfprintf_r+0x706>
  402bdc:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  402be0:	f7ff b912 	b.w	401e08 <_svfprintf_r+0x680>

00402be4 <register_fini>:
  402be4:	4b02      	ldr	r3, [pc, #8]	; (402bf0 <register_fini+0xc>)
  402be6:	b113      	cbz	r3, 402bee <register_fini+0xa>
  402be8:	4802      	ldr	r0, [pc, #8]	; (402bf4 <register_fini+0x10>)
  402bea:	f000 b805 	b.w	402bf8 <atexit>
  402bee:	4770      	bx	lr
  402bf0:	00000000 	.word	0x00000000
  402bf4:	00403b85 	.word	0x00403b85

00402bf8 <atexit>:
  402bf8:	2300      	movs	r3, #0
  402bfa:	4601      	mov	r1, r0
  402bfc:	461a      	mov	r2, r3
  402bfe:	4618      	mov	r0, r3
  402c00:	f001 bfaa 	b.w	404b58 <__register_exitproc>

00402c04 <quorem>:
  402c04:	6902      	ldr	r2, [r0, #16]
  402c06:	690b      	ldr	r3, [r1, #16]
  402c08:	4293      	cmp	r3, r2
  402c0a:	f300 808d 	bgt.w	402d28 <quorem+0x124>
  402c0e:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402c12:	f103 38ff 	add.w	r8, r3, #4294967295
  402c16:	f101 0714 	add.w	r7, r1, #20
  402c1a:	f100 0b14 	add.w	fp, r0, #20
  402c1e:	f857 2028 	ldr.w	r2, [r7, r8, lsl #2]
  402c22:	f85b 3028 	ldr.w	r3, [fp, r8, lsl #2]
  402c26:	ea4f 0488 	mov.w	r4, r8, lsl #2
  402c2a:	b083      	sub	sp, #12
  402c2c:	3201      	adds	r2, #1
  402c2e:	fbb3 f9f2 	udiv	r9, r3, r2
  402c32:	eb0b 0304 	add.w	r3, fp, r4
  402c36:	9400      	str	r4, [sp, #0]
  402c38:	eb07 0a04 	add.w	sl, r7, r4
  402c3c:	9301      	str	r3, [sp, #4]
  402c3e:	f1b9 0f00 	cmp.w	r9, #0
  402c42:	d039      	beq.n	402cb8 <quorem+0xb4>
  402c44:	2500      	movs	r5, #0
  402c46:	462e      	mov	r6, r5
  402c48:	46bc      	mov	ip, r7
  402c4a:	46de      	mov	lr, fp
  402c4c:	f85c 4b04 	ldr.w	r4, [ip], #4
  402c50:	f8de 3000 	ldr.w	r3, [lr]
  402c54:	b2a2      	uxth	r2, r4
  402c56:	fb09 5502 	mla	r5, r9, r2, r5
  402c5a:	0c22      	lsrs	r2, r4, #16
  402c5c:	0c2c      	lsrs	r4, r5, #16
  402c5e:	fb09 4202 	mla	r2, r9, r2, r4
  402c62:	b2ad      	uxth	r5, r5
  402c64:	1b75      	subs	r5, r6, r5
  402c66:	b296      	uxth	r6, r2
  402c68:	ebc6 4613 	rsb	r6, r6, r3, lsr #16
  402c6c:	fa15 f383 	uxtah	r3, r5, r3
  402c70:	eb06 4623 	add.w	r6, r6, r3, asr #16
  402c74:	b29b      	uxth	r3, r3
  402c76:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
  402c7a:	45e2      	cmp	sl, ip
  402c7c:	ea4f 4512 	mov.w	r5, r2, lsr #16
  402c80:	f84e 3b04 	str.w	r3, [lr], #4
  402c84:	ea4f 4626 	mov.w	r6, r6, asr #16
  402c88:	d2e0      	bcs.n	402c4c <quorem+0x48>
  402c8a:	9b00      	ldr	r3, [sp, #0]
  402c8c:	f85b 3003 	ldr.w	r3, [fp, r3]
  402c90:	b993      	cbnz	r3, 402cb8 <quorem+0xb4>
  402c92:	9c01      	ldr	r4, [sp, #4]
  402c94:	1f23      	subs	r3, r4, #4
  402c96:	459b      	cmp	fp, r3
  402c98:	d20c      	bcs.n	402cb4 <quorem+0xb0>
  402c9a:	f854 3c04 	ldr.w	r3, [r4, #-4]
  402c9e:	b94b      	cbnz	r3, 402cb4 <quorem+0xb0>
  402ca0:	f1a4 0308 	sub.w	r3, r4, #8
  402ca4:	e002      	b.n	402cac <quorem+0xa8>
  402ca6:	681a      	ldr	r2, [r3, #0]
  402ca8:	3b04      	subs	r3, #4
  402caa:	b91a      	cbnz	r2, 402cb4 <quorem+0xb0>
  402cac:	459b      	cmp	fp, r3
  402cae:	f108 38ff 	add.w	r8, r8, #4294967295
  402cb2:	d3f8      	bcc.n	402ca6 <quorem+0xa2>
  402cb4:	f8c0 8010 	str.w	r8, [r0, #16]
  402cb8:	4604      	mov	r4, r0
  402cba:	f001 fd35 	bl	404728 <__mcmp>
  402cbe:	2800      	cmp	r0, #0
  402cc0:	db2e      	blt.n	402d20 <quorem+0x11c>
  402cc2:	f109 0901 	add.w	r9, r9, #1
  402cc6:	465d      	mov	r5, fp
  402cc8:	2300      	movs	r3, #0
  402cca:	f857 1b04 	ldr.w	r1, [r7], #4
  402cce:	6828      	ldr	r0, [r5, #0]
  402cd0:	b28a      	uxth	r2, r1
  402cd2:	1a9a      	subs	r2, r3, r2
  402cd4:	0c0b      	lsrs	r3, r1, #16
  402cd6:	fa12 f280 	uxtah	r2, r2, r0
  402cda:	ebc3 4310 	rsb	r3, r3, r0, lsr #16
  402cde:	eb03 4322 	add.w	r3, r3, r2, asr #16
  402ce2:	b292      	uxth	r2, r2
  402ce4:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  402ce8:	45ba      	cmp	sl, r7
  402cea:	f845 2b04 	str.w	r2, [r5], #4
  402cee:	ea4f 4323 	mov.w	r3, r3, asr #16
  402cf2:	d2ea      	bcs.n	402cca <quorem+0xc6>
  402cf4:	f85b 2028 	ldr.w	r2, [fp, r8, lsl #2]
  402cf8:	eb0b 0388 	add.w	r3, fp, r8, lsl #2
  402cfc:	b982      	cbnz	r2, 402d20 <quorem+0x11c>
  402cfe:	1f1a      	subs	r2, r3, #4
  402d00:	4593      	cmp	fp, r2
  402d02:	d20b      	bcs.n	402d1c <quorem+0x118>
  402d04:	f853 2c04 	ldr.w	r2, [r3, #-4]
  402d08:	b942      	cbnz	r2, 402d1c <quorem+0x118>
  402d0a:	3b08      	subs	r3, #8
  402d0c:	e002      	b.n	402d14 <quorem+0x110>
  402d0e:	681a      	ldr	r2, [r3, #0]
  402d10:	3b04      	subs	r3, #4
  402d12:	b91a      	cbnz	r2, 402d1c <quorem+0x118>
  402d14:	459b      	cmp	fp, r3
  402d16:	f108 38ff 	add.w	r8, r8, #4294967295
  402d1a:	d3f8      	bcc.n	402d0e <quorem+0x10a>
  402d1c:	f8c4 8010 	str.w	r8, [r4, #16]
  402d20:	4648      	mov	r0, r9
  402d22:	b003      	add	sp, #12
  402d24:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402d28:	2000      	movs	r0, #0
  402d2a:	4770      	bx	lr
  402d2c:	0000      	movs	r0, r0
	...

00402d30 <_dtoa_r>:
  402d30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402d34:	6c01      	ldr	r1, [r0, #64]	; 0x40
  402d36:	b09b      	sub	sp, #108	; 0x6c
  402d38:	4604      	mov	r4, r0
  402d3a:	9e27      	ldr	r6, [sp, #156]	; 0x9c
  402d3c:	4692      	mov	sl, r2
  402d3e:	469b      	mov	fp, r3
  402d40:	b141      	cbz	r1, 402d54 <_dtoa_r+0x24>
  402d42:	6c42      	ldr	r2, [r0, #68]	; 0x44
  402d44:	604a      	str	r2, [r1, #4]
  402d46:	2301      	movs	r3, #1
  402d48:	4093      	lsls	r3, r2
  402d4a:	608b      	str	r3, [r1, #8]
  402d4c:	f001 fb14 	bl	404378 <_Bfree>
  402d50:	2300      	movs	r3, #0
  402d52:	6423      	str	r3, [r4, #64]	; 0x40
  402d54:	f1bb 0f00 	cmp.w	fp, #0
  402d58:	465d      	mov	r5, fp
  402d5a:	db35      	blt.n	402dc8 <_dtoa_r+0x98>
  402d5c:	2300      	movs	r3, #0
  402d5e:	6033      	str	r3, [r6, #0]
  402d60:	4b9d      	ldr	r3, [pc, #628]	; (402fd8 <_dtoa_r+0x2a8>)
  402d62:	43ab      	bics	r3, r5
  402d64:	d015      	beq.n	402d92 <_dtoa_r+0x62>
  402d66:	4650      	mov	r0, sl
  402d68:	4659      	mov	r1, fp
  402d6a:	2200      	movs	r2, #0
  402d6c:	2300      	movs	r3, #0
  402d6e:	f002 ff09 	bl	405b84 <__aeabi_dcmpeq>
  402d72:	4680      	mov	r8, r0
  402d74:	2800      	cmp	r0, #0
  402d76:	d02d      	beq.n	402dd4 <_dtoa_r+0xa4>
  402d78:	9a26      	ldr	r2, [sp, #152]	; 0x98
  402d7a:	2301      	movs	r3, #1
  402d7c:	6013      	str	r3, [r2, #0]
  402d7e:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  402d80:	2b00      	cmp	r3, #0
  402d82:	f000 80bd 	beq.w	402f00 <_dtoa_r+0x1d0>
  402d86:	4895      	ldr	r0, [pc, #596]	; (402fdc <_dtoa_r+0x2ac>)
  402d88:	6018      	str	r0, [r3, #0]
  402d8a:	3801      	subs	r0, #1
  402d8c:	b01b      	add	sp, #108	; 0x6c
  402d8e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402d92:	9a26      	ldr	r2, [sp, #152]	; 0x98
  402d94:	f242 730f 	movw	r3, #9999	; 0x270f
  402d98:	6013      	str	r3, [r2, #0]
  402d9a:	f1ba 0f00 	cmp.w	sl, #0
  402d9e:	d10d      	bne.n	402dbc <_dtoa_r+0x8c>
  402da0:	f3c5 0513 	ubfx	r5, r5, #0, #20
  402da4:	b955      	cbnz	r5, 402dbc <_dtoa_r+0x8c>
  402da6:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  402da8:	488d      	ldr	r0, [pc, #564]	; (402fe0 <_dtoa_r+0x2b0>)
  402daa:	2b00      	cmp	r3, #0
  402dac:	d0ee      	beq.n	402d8c <_dtoa_r+0x5c>
  402dae:	f100 0308 	add.w	r3, r0, #8
  402db2:	9a28      	ldr	r2, [sp, #160]	; 0xa0
  402db4:	6013      	str	r3, [r2, #0]
  402db6:	b01b      	add	sp, #108	; 0x6c
  402db8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402dbc:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  402dbe:	4889      	ldr	r0, [pc, #548]	; (402fe4 <_dtoa_r+0x2b4>)
  402dc0:	2b00      	cmp	r3, #0
  402dc2:	d0e3      	beq.n	402d8c <_dtoa_r+0x5c>
  402dc4:	1cc3      	adds	r3, r0, #3
  402dc6:	e7f4      	b.n	402db2 <_dtoa_r+0x82>
  402dc8:	2301      	movs	r3, #1
  402dca:	f02b 4500 	bic.w	r5, fp, #2147483648	; 0x80000000
  402dce:	6033      	str	r3, [r6, #0]
  402dd0:	46ab      	mov	fp, r5
  402dd2:	e7c5      	b.n	402d60 <_dtoa_r+0x30>
  402dd4:	aa18      	add	r2, sp, #96	; 0x60
  402dd6:	ab19      	add	r3, sp, #100	; 0x64
  402dd8:	9201      	str	r2, [sp, #4]
  402dda:	9300      	str	r3, [sp, #0]
  402ddc:	4652      	mov	r2, sl
  402dde:	465b      	mov	r3, fp
  402de0:	4620      	mov	r0, r4
  402de2:	f001 fd41 	bl	404868 <__d2b>
  402de6:	0d2b      	lsrs	r3, r5, #20
  402de8:	4681      	mov	r9, r0
  402dea:	d071      	beq.n	402ed0 <_dtoa_r+0x1a0>
  402dec:	f3cb 0213 	ubfx	r2, fp, #0, #20
  402df0:	f042 517f 	orr.w	r1, r2, #1069547520	; 0x3fc00000
  402df4:	9f18      	ldr	r7, [sp, #96]	; 0x60
  402df6:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
  402dfa:	4650      	mov	r0, sl
  402dfc:	f2a3 36ff 	subw	r6, r3, #1023	; 0x3ff
  402e00:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
  402e04:	2200      	movs	r2, #0
  402e06:	4b78      	ldr	r3, [pc, #480]	; (402fe8 <_dtoa_r+0x2b8>)
  402e08:	f002 faa0 	bl	40534c <__aeabi_dsub>
  402e0c:	a36c      	add	r3, pc, #432	; (adr r3, 402fc0 <_dtoa_r+0x290>)
  402e0e:	e9d3 2300 	ldrd	r2, r3, [r3]
  402e12:	f002 fc4f 	bl	4056b4 <__aeabi_dmul>
  402e16:	a36c      	add	r3, pc, #432	; (adr r3, 402fc8 <_dtoa_r+0x298>)
  402e18:	e9d3 2300 	ldrd	r2, r3, [r3]
  402e1c:	f002 fa98 	bl	405350 <__adddf3>
  402e20:	e9cd 0102 	strd	r0, r1, [sp, #8]
  402e24:	4630      	mov	r0, r6
  402e26:	f002 fbdf 	bl	4055e8 <__aeabi_i2d>
  402e2a:	a369      	add	r3, pc, #420	; (adr r3, 402fd0 <_dtoa_r+0x2a0>)
  402e2c:	e9d3 2300 	ldrd	r2, r3, [r3]
  402e30:	f002 fc40 	bl	4056b4 <__aeabi_dmul>
  402e34:	4602      	mov	r2, r0
  402e36:	460b      	mov	r3, r1
  402e38:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  402e3c:	f002 fa88 	bl	405350 <__adddf3>
  402e40:	e9cd 0104 	strd	r0, r1, [sp, #16]
  402e44:	f002 fee6 	bl	405c14 <__aeabi_d2iz>
  402e48:	2200      	movs	r2, #0
  402e4a:	9002      	str	r0, [sp, #8]
  402e4c:	2300      	movs	r3, #0
  402e4e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  402e52:	f002 fea1 	bl	405b98 <__aeabi_dcmplt>
  402e56:	2800      	cmp	r0, #0
  402e58:	f040 8173 	bne.w	403142 <_dtoa_r+0x412>
  402e5c:	9d02      	ldr	r5, [sp, #8]
  402e5e:	2d16      	cmp	r5, #22
  402e60:	f200 815d 	bhi.w	40311e <_dtoa_r+0x3ee>
  402e64:	4b61      	ldr	r3, [pc, #388]	; (402fec <_dtoa_r+0x2bc>)
  402e66:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
  402e6a:	e9d3 0100 	ldrd	r0, r1, [r3]
  402e6e:	4652      	mov	r2, sl
  402e70:	465b      	mov	r3, fp
  402e72:	f002 feaf 	bl	405bd4 <__aeabi_dcmpgt>
  402e76:	2800      	cmp	r0, #0
  402e78:	f000 81c5 	beq.w	403206 <_dtoa_r+0x4d6>
  402e7c:	1e6b      	subs	r3, r5, #1
  402e7e:	9302      	str	r3, [sp, #8]
  402e80:	2300      	movs	r3, #0
  402e82:	930e      	str	r3, [sp, #56]	; 0x38
  402e84:	1bbf      	subs	r7, r7, r6
  402e86:	1e7b      	subs	r3, r7, #1
  402e88:	9306      	str	r3, [sp, #24]
  402e8a:	f100 8154 	bmi.w	403136 <_dtoa_r+0x406>
  402e8e:	2300      	movs	r3, #0
  402e90:	9308      	str	r3, [sp, #32]
  402e92:	9b02      	ldr	r3, [sp, #8]
  402e94:	2b00      	cmp	r3, #0
  402e96:	f2c0 8145 	blt.w	403124 <_dtoa_r+0x3f4>
  402e9a:	9a06      	ldr	r2, [sp, #24]
  402e9c:	930d      	str	r3, [sp, #52]	; 0x34
  402e9e:	4611      	mov	r1, r2
  402ea0:	4419      	add	r1, r3
  402ea2:	2300      	movs	r3, #0
  402ea4:	9106      	str	r1, [sp, #24]
  402ea6:	930c      	str	r3, [sp, #48]	; 0x30
  402ea8:	9b24      	ldr	r3, [sp, #144]	; 0x90
  402eaa:	2b09      	cmp	r3, #9
  402eac:	d82a      	bhi.n	402f04 <_dtoa_r+0x1d4>
  402eae:	2b05      	cmp	r3, #5
  402eb0:	f340 865b 	ble.w	403b6a <_dtoa_r+0xe3a>
  402eb4:	3b04      	subs	r3, #4
  402eb6:	9324      	str	r3, [sp, #144]	; 0x90
  402eb8:	2500      	movs	r5, #0
  402eba:	9b24      	ldr	r3, [sp, #144]	; 0x90
  402ebc:	3b02      	subs	r3, #2
  402ebe:	2b03      	cmp	r3, #3
  402ec0:	f200 8642 	bhi.w	403b48 <_dtoa_r+0xe18>
  402ec4:	e8df f013 	tbh	[pc, r3, lsl #1]
  402ec8:	02c903d4 	.word	0x02c903d4
  402ecc:	046103df 	.word	0x046103df
  402ed0:	9f18      	ldr	r7, [sp, #96]	; 0x60
  402ed2:	9e19      	ldr	r6, [sp, #100]	; 0x64
  402ed4:	443e      	add	r6, r7
  402ed6:	f206 4332 	addw	r3, r6, #1074	; 0x432
  402eda:	2b20      	cmp	r3, #32
  402edc:	f340 818e 	ble.w	4031fc <_dtoa_r+0x4cc>
  402ee0:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
  402ee4:	f206 4012 	addw	r0, r6, #1042	; 0x412
  402ee8:	409d      	lsls	r5, r3
  402eea:	fa2a f000 	lsr.w	r0, sl, r0
  402eee:	4328      	orrs	r0, r5
  402ef0:	f002 fb6a 	bl	4055c8 <__aeabi_ui2d>
  402ef4:	2301      	movs	r3, #1
  402ef6:	3e01      	subs	r6, #1
  402ef8:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
  402efc:	9314      	str	r3, [sp, #80]	; 0x50
  402efe:	e781      	b.n	402e04 <_dtoa_r+0xd4>
  402f00:	483b      	ldr	r0, [pc, #236]	; (402ff0 <_dtoa_r+0x2c0>)
  402f02:	e743      	b.n	402d8c <_dtoa_r+0x5c>
  402f04:	2100      	movs	r1, #0
  402f06:	6461      	str	r1, [r4, #68]	; 0x44
  402f08:	4620      	mov	r0, r4
  402f0a:	9125      	str	r1, [sp, #148]	; 0x94
  402f0c:	f001 fa0e 	bl	40432c <_Balloc>
  402f10:	f04f 33ff 	mov.w	r3, #4294967295
  402f14:	930a      	str	r3, [sp, #40]	; 0x28
  402f16:	9a25      	ldr	r2, [sp, #148]	; 0x94
  402f18:	930f      	str	r3, [sp, #60]	; 0x3c
  402f1a:	2301      	movs	r3, #1
  402f1c:	9004      	str	r0, [sp, #16]
  402f1e:	6420      	str	r0, [r4, #64]	; 0x40
  402f20:	9224      	str	r2, [sp, #144]	; 0x90
  402f22:	930b      	str	r3, [sp, #44]	; 0x2c
  402f24:	9b19      	ldr	r3, [sp, #100]	; 0x64
  402f26:	2b00      	cmp	r3, #0
  402f28:	f2c0 80d9 	blt.w	4030de <_dtoa_r+0x3ae>
  402f2c:	9a02      	ldr	r2, [sp, #8]
  402f2e:	2a0e      	cmp	r2, #14
  402f30:	f300 80d5 	bgt.w	4030de <_dtoa_r+0x3ae>
  402f34:	4b2d      	ldr	r3, [pc, #180]	; (402fec <_dtoa_r+0x2bc>)
  402f36:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  402f3a:	e9d3 2300 	ldrd	r2, r3, [r3]
  402f3e:	e9cd 2308 	strd	r2, r3, [sp, #32]
  402f42:	9b25      	ldr	r3, [sp, #148]	; 0x94
  402f44:	2b00      	cmp	r3, #0
  402f46:	f2c0 83ba 	blt.w	4036be <_dtoa_r+0x98e>
  402f4a:	e9dd 5608 	ldrd	r5, r6, [sp, #32]
  402f4e:	4650      	mov	r0, sl
  402f50:	462a      	mov	r2, r5
  402f52:	4633      	mov	r3, r6
  402f54:	4659      	mov	r1, fp
  402f56:	f002 fcd7 	bl	405908 <__aeabi_ddiv>
  402f5a:	f002 fe5b 	bl	405c14 <__aeabi_d2iz>
  402f5e:	4680      	mov	r8, r0
  402f60:	f002 fb42 	bl	4055e8 <__aeabi_i2d>
  402f64:	462a      	mov	r2, r5
  402f66:	4633      	mov	r3, r6
  402f68:	f002 fba4 	bl	4056b4 <__aeabi_dmul>
  402f6c:	460b      	mov	r3, r1
  402f6e:	4602      	mov	r2, r0
  402f70:	4659      	mov	r1, fp
  402f72:	4650      	mov	r0, sl
  402f74:	f002 f9ea 	bl	40534c <__aeabi_dsub>
  402f78:	9d04      	ldr	r5, [sp, #16]
  402f7a:	f108 0330 	add.w	r3, r8, #48	; 0x30
  402f7e:	702b      	strb	r3, [r5, #0]
  402f80:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402f82:	2b01      	cmp	r3, #1
  402f84:	4606      	mov	r6, r0
  402f86:	460f      	mov	r7, r1
  402f88:	f105 0501 	add.w	r5, r5, #1
  402f8c:	d068      	beq.n	403060 <_dtoa_r+0x330>
  402f8e:	2200      	movs	r2, #0
  402f90:	4b18      	ldr	r3, [pc, #96]	; (402ff4 <_dtoa_r+0x2c4>)
  402f92:	f002 fb8f 	bl	4056b4 <__aeabi_dmul>
  402f96:	2200      	movs	r2, #0
  402f98:	2300      	movs	r3, #0
  402f9a:	4606      	mov	r6, r0
  402f9c:	460f      	mov	r7, r1
  402f9e:	f002 fdf1 	bl	405b84 <__aeabi_dcmpeq>
  402fa2:	2800      	cmp	r0, #0
  402fa4:	f040 8088 	bne.w	4030b8 <_dtoa_r+0x388>
  402fa8:	f8cd 902c 	str.w	r9, [sp, #44]	; 0x2c
  402fac:	f04f 0a00 	mov.w	sl, #0
  402fb0:	f8df b040 	ldr.w	fp, [pc, #64]	; 402ff4 <_dtoa_r+0x2c4>
  402fb4:	940c      	str	r4, [sp, #48]	; 0x30
  402fb6:	e9dd 8908 	ldrd	r8, r9, [sp, #32]
  402fba:	e028      	b.n	40300e <_dtoa_r+0x2de>
  402fbc:	f3af 8000 	nop.w
  402fc0:	636f4361 	.word	0x636f4361
  402fc4:	3fd287a7 	.word	0x3fd287a7
  402fc8:	8b60c8b3 	.word	0x8b60c8b3
  402fcc:	3fc68a28 	.word	0x3fc68a28
  402fd0:	509f79fb 	.word	0x509f79fb
  402fd4:	3fd34413 	.word	0x3fd34413
  402fd8:	7ff00000 	.word	0x7ff00000
  402fdc:	00406a11 	.word	0x00406a11
  402fe0:	00406a34 	.word	0x00406a34
  402fe4:	00406a40 	.word	0x00406a40
  402fe8:	3ff80000 	.word	0x3ff80000
  402fec:	00406a70 	.word	0x00406a70
  402ff0:	00406a10 	.word	0x00406a10
  402ff4:	40240000 	.word	0x40240000
  402ff8:	f002 fb5c 	bl	4056b4 <__aeabi_dmul>
  402ffc:	2200      	movs	r2, #0
  402ffe:	2300      	movs	r3, #0
  403000:	4606      	mov	r6, r0
  403002:	460f      	mov	r7, r1
  403004:	f002 fdbe 	bl	405b84 <__aeabi_dcmpeq>
  403008:	2800      	cmp	r0, #0
  40300a:	f040 83c1 	bne.w	403790 <_dtoa_r+0xa60>
  40300e:	4642      	mov	r2, r8
  403010:	464b      	mov	r3, r9
  403012:	4630      	mov	r0, r6
  403014:	4639      	mov	r1, r7
  403016:	f002 fc77 	bl	405908 <__aeabi_ddiv>
  40301a:	f002 fdfb 	bl	405c14 <__aeabi_d2iz>
  40301e:	4604      	mov	r4, r0
  403020:	f002 fae2 	bl	4055e8 <__aeabi_i2d>
  403024:	4642      	mov	r2, r8
  403026:	464b      	mov	r3, r9
  403028:	f002 fb44 	bl	4056b4 <__aeabi_dmul>
  40302c:	4602      	mov	r2, r0
  40302e:	460b      	mov	r3, r1
  403030:	4630      	mov	r0, r6
  403032:	4639      	mov	r1, r7
  403034:	f002 f98a 	bl	40534c <__aeabi_dsub>
  403038:	f104 0e30 	add.w	lr, r4, #48	; 0x30
  40303c:	9e04      	ldr	r6, [sp, #16]
  40303e:	f805 eb01 	strb.w	lr, [r5], #1
  403042:	eba5 0e06 	sub.w	lr, r5, r6
  403046:	9e0a      	ldr	r6, [sp, #40]	; 0x28
  403048:	45b6      	cmp	lr, r6
  40304a:	e9cd 0106 	strd	r0, r1, [sp, #24]
  40304e:	4652      	mov	r2, sl
  403050:	465b      	mov	r3, fp
  403052:	d1d1      	bne.n	402ff8 <_dtoa_r+0x2c8>
  403054:	46a0      	mov	r8, r4
  403056:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
  40305a:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  40305c:	4606      	mov	r6, r0
  40305e:	460f      	mov	r7, r1
  403060:	4632      	mov	r2, r6
  403062:	463b      	mov	r3, r7
  403064:	4630      	mov	r0, r6
  403066:	4639      	mov	r1, r7
  403068:	f002 f972 	bl	405350 <__adddf3>
  40306c:	4606      	mov	r6, r0
  40306e:	460f      	mov	r7, r1
  403070:	4602      	mov	r2, r0
  403072:	460b      	mov	r3, r1
  403074:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  403078:	f002 fd8e 	bl	405b98 <__aeabi_dcmplt>
  40307c:	b948      	cbnz	r0, 403092 <_dtoa_r+0x362>
  40307e:	4632      	mov	r2, r6
  403080:	463b      	mov	r3, r7
  403082:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  403086:	f002 fd7d 	bl	405b84 <__aeabi_dcmpeq>
  40308a:	b1a8      	cbz	r0, 4030b8 <_dtoa_r+0x388>
  40308c:	f018 0f01 	tst.w	r8, #1
  403090:	d012      	beq.n	4030b8 <_dtoa_r+0x388>
  403092:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  403096:	9a04      	ldr	r2, [sp, #16]
  403098:	1e6b      	subs	r3, r5, #1
  40309a:	e004      	b.n	4030a6 <_dtoa_r+0x376>
  40309c:	429a      	cmp	r2, r3
  40309e:	f000 8401 	beq.w	4038a4 <_dtoa_r+0xb74>
  4030a2:	f813 8d01 	ldrb.w	r8, [r3, #-1]!
  4030a6:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
  4030aa:	f103 0501 	add.w	r5, r3, #1
  4030ae:	d0f5      	beq.n	40309c <_dtoa_r+0x36c>
  4030b0:	f108 0801 	add.w	r8, r8, #1
  4030b4:	f883 8000 	strb.w	r8, [r3]
  4030b8:	4649      	mov	r1, r9
  4030ba:	4620      	mov	r0, r4
  4030bc:	f001 f95c 	bl	404378 <_Bfree>
  4030c0:	2200      	movs	r2, #0
  4030c2:	9b02      	ldr	r3, [sp, #8]
  4030c4:	702a      	strb	r2, [r5, #0]
  4030c6:	9a26      	ldr	r2, [sp, #152]	; 0x98
  4030c8:	3301      	adds	r3, #1
  4030ca:	6013      	str	r3, [r2, #0]
  4030cc:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  4030ce:	2b00      	cmp	r3, #0
  4030d0:	f000 839e 	beq.w	403810 <_dtoa_r+0xae0>
  4030d4:	9804      	ldr	r0, [sp, #16]
  4030d6:	601d      	str	r5, [r3, #0]
  4030d8:	b01b      	add	sp, #108	; 0x6c
  4030da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4030de:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  4030e0:	2a00      	cmp	r2, #0
  4030e2:	d03e      	beq.n	403162 <_dtoa_r+0x432>
  4030e4:	9a24      	ldr	r2, [sp, #144]	; 0x90
  4030e6:	2a01      	cmp	r2, #1
  4030e8:	f340 8311 	ble.w	40370e <_dtoa_r+0x9de>
  4030ec:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4030ee:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  4030f0:	1e5f      	subs	r7, r3, #1
  4030f2:	42ba      	cmp	r2, r7
  4030f4:	f2c0 838f 	blt.w	403816 <_dtoa_r+0xae6>
  4030f8:	1bd7      	subs	r7, r2, r7
  4030fa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4030fc:	2b00      	cmp	r3, #0
  4030fe:	f2c0 848b 	blt.w	403a18 <_dtoa_r+0xce8>
  403102:	9d08      	ldr	r5, [sp, #32]
  403104:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403106:	9a08      	ldr	r2, [sp, #32]
  403108:	441a      	add	r2, r3
  40310a:	9208      	str	r2, [sp, #32]
  40310c:	9a06      	ldr	r2, [sp, #24]
  40310e:	2101      	movs	r1, #1
  403110:	441a      	add	r2, r3
  403112:	4620      	mov	r0, r4
  403114:	9206      	str	r2, [sp, #24]
  403116:	f001 f9c9 	bl	4044ac <__i2b>
  40311a:	4606      	mov	r6, r0
  40311c:	e024      	b.n	403168 <_dtoa_r+0x438>
  40311e:	2301      	movs	r3, #1
  403120:	930e      	str	r3, [sp, #56]	; 0x38
  403122:	e6af      	b.n	402e84 <_dtoa_r+0x154>
  403124:	9a08      	ldr	r2, [sp, #32]
  403126:	9b02      	ldr	r3, [sp, #8]
  403128:	1ad2      	subs	r2, r2, r3
  40312a:	425b      	negs	r3, r3
  40312c:	930c      	str	r3, [sp, #48]	; 0x30
  40312e:	2300      	movs	r3, #0
  403130:	9208      	str	r2, [sp, #32]
  403132:	930d      	str	r3, [sp, #52]	; 0x34
  403134:	e6b8      	b.n	402ea8 <_dtoa_r+0x178>
  403136:	f1c7 0301 	rsb	r3, r7, #1
  40313a:	9308      	str	r3, [sp, #32]
  40313c:	2300      	movs	r3, #0
  40313e:	9306      	str	r3, [sp, #24]
  403140:	e6a7      	b.n	402e92 <_dtoa_r+0x162>
  403142:	9d02      	ldr	r5, [sp, #8]
  403144:	4628      	mov	r0, r5
  403146:	f002 fa4f 	bl	4055e8 <__aeabi_i2d>
  40314a:	4602      	mov	r2, r0
  40314c:	460b      	mov	r3, r1
  40314e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  403152:	f002 fd17 	bl	405b84 <__aeabi_dcmpeq>
  403156:	2800      	cmp	r0, #0
  403158:	f47f ae80 	bne.w	402e5c <_dtoa_r+0x12c>
  40315c:	1e6b      	subs	r3, r5, #1
  40315e:	9302      	str	r3, [sp, #8]
  403160:	e67c      	b.n	402e5c <_dtoa_r+0x12c>
  403162:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  403164:	9d08      	ldr	r5, [sp, #32]
  403166:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
  403168:	2d00      	cmp	r5, #0
  40316a:	dd0c      	ble.n	403186 <_dtoa_r+0x456>
  40316c:	9906      	ldr	r1, [sp, #24]
  40316e:	2900      	cmp	r1, #0
  403170:	460b      	mov	r3, r1
  403172:	dd08      	ble.n	403186 <_dtoa_r+0x456>
  403174:	42a9      	cmp	r1, r5
  403176:	9a08      	ldr	r2, [sp, #32]
  403178:	bfa8      	it	ge
  40317a:	462b      	movge	r3, r5
  40317c:	1ad2      	subs	r2, r2, r3
  40317e:	1aed      	subs	r5, r5, r3
  403180:	1acb      	subs	r3, r1, r3
  403182:	9208      	str	r2, [sp, #32]
  403184:	9306      	str	r3, [sp, #24]
  403186:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  403188:	b1d3      	cbz	r3, 4031c0 <_dtoa_r+0x490>
  40318a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  40318c:	2b00      	cmp	r3, #0
  40318e:	f000 82b7 	beq.w	403700 <_dtoa_r+0x9d0>
  403192:	2f00      	cmp	r7, #0
  403194:	dd10      	ble.n	4031b8 <_dtoa_r+0x488>
  403196:	4631      	mov	r1, r6
  403198:	463a      	mov	r2, r7
  40319a:	4620      	mov	r0, r4
  40319c:	f001 fa22 	bl	4045e4 <__pow5mult>
  4031a0:	464a      	mov	r2, r9
  4031a2:	4601      	mov	r1, r0
  4031a4:	4606      	mov	r6, r0
  4031a6:	4620      	mov	r0, r4
  4031a8:	f001 f98a 	bl	4044c0 <__multiply>
  4031ac:	4649      	mov	r1, r9
  4031ae:	4680      	mov	r8, r0
  4031b0:	4620      	mov	r0, r4
  4031b2:	f001 f8e1 	bl	404378 <_Bfree>
  4031b6:	46c1      	mov	r9, r8
  4031b8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  4031ba:	1bda      	subs	r2, r3, r7
  4031bc:	f040 82a1 	bne.w	403702 <_dtoa_r+0x9d2>
  4031c0:	2101      	movs	r1, #1
  4031c2:	4620      	mov	r0, r4
  4031c4:	f001 f972 	bl	4044ac <__i2b>
  4031c8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4031ca:	2b00      	cmp	r3, #0
  4031cc:	4680      	mov	r8, r0
  4031ce:	dd1c      	ble.n	40320a <_dtoa_r+0x4da>
  4031d0:	4601      	mov	r1, r0
  4031d2:	461a      	mov	r2, r3
  4031d4:	4620      	mov	r0, r4
  4031d6:	f001 fa05 	bl	4045e4 <__pow5mult>
  4031da:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4031dc:	2b01      	cmp	r3, #1
  4031de:	4680      	mov	r8, r0
  4031e0:	f340 8254 	ble.w	40368c <_dtoa_r+0x95c>
  4031e4:	2300      	movs	r3, #0
  4031e6:	930c      	str	r3, [sp, #48]	; 0x30
  4031e8:	f8d8 3010 	ldr.w	r3, [r8, #16]
  4031ec:	eb08 0383 	add.w	r3, r8, r3, lsl #2
  4031f0:	6918      	ldr	r0, [r3, #16]
  4031f2:	f001 f90b 	bl	40440c <__hi0bits>
  4031f6:	f1c0 0020 	rsb	r0, r0, #32
  4031fa:	e010      	b.n	40321e <_dtoa_r+0x4ee>
  4031fc:	f1c3 0520 	rsb	r5, r3, #32
  403200:	fa0a f005 	lsl.w	r0, sl, r5
  403204:	e674      	b.n	402ef0 <_dtoa_r+0x1c0>
  403206:	900e      	str	r0, [sp, #56]	; 0x38
  403208:	e63c      	b.n	402e84 <_dtoa_r+0x154>
  40320a:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40320c:	2b01      	cmp	r3, #1
  40320e:	f340 8287 	ble.w	403720 <_dtoa_r+0x9f0>
  403212:	2300      	movs	r3, #0
  403214:	930c      	str	r3, [sp, #48]	; 0x30
  403216:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  403218:	2001      	movs	r0, #1
  40321a:	2b00      	cmp	r3, #0
  40321c:	d1e4      	bne.n	4031e8 <_dtoa_r+0x4b8>
  40321e:	9a06      	ldr	r2, [sp, #24]
  403220:	4410      	add	r0, r2
  403222:	f010 001f 	ands.w	r0, r0, #31
  403226:	f000 80a1 	beq.w	40336c <_dtoa_r+0x63c>
  40322a:	f1c0 0320 	rsb	r3, r0, #32
  40322e:	2b04      	cmp	r3, #4
  403230:	f340 849e 	ble.w	403b70 <_dtoa_r+0xe40>
  403234:	9b08      	ldr	r3, [sp, #32]
  403236:	f1c0 001c 	rsb	r0, r0, #28
  40323a:	4403      	add	r3, r0
  40323c:	9308      	str	r3, [sp, #32]
  40323e:	4613      	mov	r3, r2
  403240:	4403      	add	r3, r0
  403242:	4405      	add	r5, r0
  403244:	9306      	str	r3, [sp, #24]
  403246:	9b08      	ldr	r3, [sp, #32]
  403248:	2b00      	cmp	r3, #0
  40324a:	dd05      	ble.n	403258 <_dtoa_r+0x528>
  40324c:	4649      	mov	r1, r9
  40324e:	461a      	mov	r2, r3
  403250:	4620      	mov	r0, r4
  403252:	f001 fa17 	bl	404684 <__lshift>
  403256:	4681      	mov	r9, r0
  403258:	9b06      	ldr	r3, [sp, #24]
  40325a:	2b00      	cmp	r3, #0
  40325c:	dd05      	ble.n	40326a <_dtoa_r+0x53a>
  40325e:	4641      	mov	r1, r8
  403260:	461a      	mov	r2, r3
  403262:	4620      	mov	r0, r4
  403264:	f001 fa0e 	bl	404684 <__lshift>
  403268:	4680      	mov	r8, r0
  40326a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  40326c:	2b00      	cmp	r3, #0
  40326e:	f040 8086 	bne.w	40337e <_dtoa_r+0x64e>
  403272:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403274:	2b00      	cmp	r3, #0
  403276:	f340 8266 	ble.w	403746 <_dtoa_r+0xa16>
  40327a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  40327c:	2b00      	cmp	r3, #0
  40327e:	f000 8098 	beq.w	4033b2 <_dtoa_r+0x682>
  403282:	2d00      	cmp	r5, #0
  403284:	dd05      	ble.n	403292 <_dtoa_r+0x562>
  403286:	4631      	mov	r1, r6
  403288:	462a      	mov	r2, r5
  40328a:	4620      	mov	r0, r4
  40328c:	f001 f9fa 	bl	404684 <__lshift>
  403290:	4606      	mov	r6, r0
  403292:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  403294:	2b00      	cmp	r3, #0
  403296:	f040 8337 	bne.w	403908 <_dtoa_r+0xbd8>
  40329a:	9606      	str	r6, [sp, #24]
  40329c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40329e:	9a04      	ldr	r2, [sp, #16]
  4032a0:	f8dd b018 	ldr.w	fp, [sp, #24]
  4032a4:	3b01      	subs	r3, #1
  4032a6:	18d3      	adds	r3, r2, r3
  4032a8:	930b      	str	r3, [sp, #44]	; 0x2c
  4032aa:	f00a 0301 	and.w	r3, sl, #1
  4032ae:	930c      	str	r3, [sp, #48]	; 0x30
  4032b0:	4617      	mov	r7, r2
  4032b2:	46c2      	mov	sl, r8
  4032b4:	4651      	mov	r1, sl
  4032b6:	4648      	mov	r0, r9
  4032b8:	f7ff fca4 	bl	402c04 <quorem>
  4032bc:	4631      	mov	r1, r6
  4032be:	4605      	mov	r5, r0
  4032c0:	4648      	mov	r0, r9
  4032c2:	f001 fa31 	bl	404728 <__mcmp>
  4032c6:	465a      	mov	r2, fp
  4032c8:	900a      	str	r0, [sp, #40]	; 0x28
  4032ca:	4651      	mov	r1, sl
  4032cc:	4620      	mov	r0, r4
  4032ce:	f001 fa47 	bl	404760 <__mdiff>
  4032d2:	68c2      	ldr	r2, [r0, #12]
  4032d4:	4680      	mov	r8, r0
  4032d6:	f105 0330 	add.w	r3, r5, #48	; 0x30
  4032da:	2a00      	cmp	r2, #0
  4032dc:	f040 822b 	bne.w	403736 <_dtoa_r+0xa06>
  4032e0:	4601      	mov	r1, r0
  4032e2:	4648      	mov	r0, r9
  4032e4:	9308      	str	r3, [sp, #32]
  4032e6:	f001 fa1f 	bl	404728 <__mcmp>
  4032ea:	4641      	mov	r1, r8
  4032ec:	9006      	str	r0, [sp, #24]
  4032ee:	4620      	mov	r0, r4
  4032f0:	f001 f842 	bl	404378 <_Bfree>
  4032f4:	9a06      	ldr	r2, [sp, #24]
  4032f6:	9b08      	ldr	r3, [sp, #32]
  4032f8:	b932      	cbnz	r2, 403308 <_dtoa_r+0x5d8>
  4032fa:	9924      	ldr	r1, [sp, #144]	; 0x90
  4032fc:	b921      	cbnz	r1, 403308 <_dtoa_r+0x5d8>
  4032fe:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  403300:	2a00      	cmp	r2, #0
  403302:	f000 83ef 	beq.w	403ae4 <_dtoa_r+0xdb4>
  403306:	9a24      	ldr	r2, [sp, #144]	; 0x90
  403308:	990a      	ldr	r1, [sp, #40]	; 0x28
  40330a:	2900      	cmp	r1, #0
  40330c:	f2c0 829f 	blt.w	40384e <_dtoa_r+0xb1e>
  403310:	d105      	bne.n	40331e <_dtoa_r+0x5ee>
  403312:	9924      	ldr	r1, [sp, #144]	; 0x90
  403314:	b919      	cbnz	r1, 40331e <_dtoa_r+0x5ee>
  403316:	990c      	ldr	r1, [sp, #48]	; 0x30
  403318:	2900      	cmp	r1, #0
  40331a:	f000 8298 	beq.w	40384e <_dtoa_r+0xb1e>
  40331e:	2a00      	cmp	r2, #0
  403320:	f300 8306 	bgt.w	403930 <_dtoa_r+0xc00>
  403324:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  403326:	703b      	strb	r3, [r7, #0]
  403328:	f107 0801 	add.w	r8, r7, #1
  40332c:	4297      	cmp	r7, r2
  40332e:	4645      	mov	r5, r8
  403330:	f000 830c 	beq.w	40394c <_dtoa_r+0xc1c>
  403334:	4649      	mov	r1, r9
  403336:	2300      	movs	r3, #0
  403338:	220a      	movs	r2, #10
  40333a:	4620      	mov	r0, r4
  40333c:	f001 f826 	bl	40438c <__multadd>
  403340:	455e      	cmp	r6, fp
  403342:	4681      	mov	r9, r0
  403344:	4631      	mov	r1, r6
  403346:	f04f 0300 	mov.w	r3, #0
  40334a:	f04f 020a 	mov.w	r2, #10
  40334e:	4620      	mov	r0, r4
  403350:	f000 81eb 	beq.w	40372a <_dtoa_r+0x9fa>
  403354:	f001 f81a 	bl	40438c <__multadd>
  403358:	4659      	mov	r1, fp
  40335a:	4606      	mov	r6, r0
  40335c:	2300      	movs	r3, #0
  40335e:	220a      	movs	r2, #10
  403360:	4620      	mov	r0, r4
  403362:	f001 f813 	bl	40438c <__multadd>
  403366:	4647      	mov	r7, r8
  403368:	4683      	mov	fp, r0
  40336a:	e7a3      	b.n	4032b4 <_dtoa_r+0x584>
  40336c:	201c      	movs	r0, #28
  40336e:	9b08      	ldr	r3, [sp, #32]
  403370:	4403      	add	r3, r0
  403372:	9308      	str	r3, [sp, #32]
  403374:	9b06      	ldr	r3, [sp, #24]
  403376:	4403      	add	r3, r0
  403378:	4405      	add	r5, r0
  40337a:	9306      	str	r3, [sp, #24]
  40337c:	e763      	b.n	403246 <_dtoa_r+0x516>
  40337e:	4641      	mov	r1, r8
  403380:	4648      	mov	r0, r9
  403382:	f001 f9d1 	bl	404728 <__mcmp>
  403386:	2800      	cmp	r0, #0
  403388:	f6bf af73 	bge.w	403272 <_dtoa_r+0x542>
  40338c:	9f02      	ldr	r7, [sp, #8]
  40338e:	4649      	mov	r1, r9
  403390:	2300      	movs	r3, #0
  403392:	220a      	movs	r2, #10
  403394:	4620      	mov	r0, r4
  403396:	3f01      	subs	r7, #1
  403398:	9702      	str	r7, [sp, #8]
  40339a:	f000 fff7 	bl	40438c <__multadd>
  40339e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  4033a0:	4681      	mov	r9, r0
  4033a2:	2b00      	cmp	r3, #0
  4033a4:	f040 83b6 	bne.w	403b14 <_dtoa_r+0xde4>
  4033a8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  4033aa:	2b00      	cmp	r3, #0
  4033ac:	f340 83bf 	ble.w	403b2e <_dtoa_r+0xdfe>
  4033b0:	930a      	str	r3, [sp, #40]	; 0x28
  4033b2:	f8dd b010 	ldr.w	fp, [sp, #16]
  4033b6:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  4033b8:	465d      	mov	r5, fp
  4033ba:	e002      	b.n	4033c2 <_dtoa_r+0x692>
  4033bc:	f000 ffe6 	bl	40438c <__multadd>
  4033c0:	4681      	mov	r9, r0
  4033c2:	4641      	mov	r1, r8
  4033c4:	4648      	mov	r0, r9
  4033c6:	f7ff fc1d 	bl	402c04 <quorem>
  4033ca:	f100 0a30 	add.w	sl, r0, #48	; 0x30
  4033ce:	f805 ab01 	strb.w	sl, [r5], #1
  4033d2:	eba5 030b 	sub.w	r3, r5, fp
  4033d6:	42bb      	cmp	r3, r7
  4033d8:	f04f 020a 	mov.w	r2, #10
  4033dc:	f04f 0300 	mov.w	r3, #0
  4033e0:	4649      	mov	r1, r9
  4033e2:	4620      	mov	r0, r4
  4033e4:	dbea      	blt.n	4033bc <_dtoa_r+0x68c>
  4033e6:	9b04      	ldr	r3, [sp, #16]
  4033e8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  4033ea:	2a01      	cmp	r2, #1
  4033ec:	bfac      	ite	ge
  4033ee:	189b      	addge	r3, r3, r2
  4033f0:	3301      	addlt	r3, #1
  4033f2:	461d      	mov	r5, r3
  4033f4:	f04f 0b00 	mov.w	fp, #0
  4033f8:	4649      	mov	r1, r9
  4033fa:	2201      	movs	r2, #1
  4033fc:	4620      	mov	r0, r4
  4033fe:	f001 f941 	bl	404684 <__lshift>
  403402:	4641      	mov	r1, r8
  403404:	4681      	mov	r9, r0
  403406:	f001 f98f 	bl	404728 <__mcmp>
  40340a:	2800      	cmp	r0, #0
  40340c:	f340 823d 	ble.w	40388a <_dtoa_r+0xb5a>
  403410:	f815 2c01 	ldrb.w	r2, [r5, #-1]
  403414:	9904      	ldr	r1, [sp, #16]
  403416:	1e6b      	subs	r3, r5, #1
  403418:	e004      	b.n	403424 <_dtoa_r+0x6f4>
  40341a:	428b      	cmp	r3, r1
  40341c:	f000 81ae 	beq.w	40377c <_dtoa_r+0xa4c>
  403420:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
  403424:	2a39      	cmp	r2, #57	; 0x39
  403426:	f103 0501 	add.w	r5, r3, #1
  40342a:	d0f6      	beq.n	40341a <_dtoa_r+0x6ea>
  40342c:	3201      	adds	r2, #1
  40342e:	701a      	strb	r2, [r3, #0]
  403430:	4641      	mov	r1, r8
  403432:	4620      	mov	r0, r4
  403434:	f000 ffa0 	bl	404378 <_Bfree>
  403438:	2e00      	cmp	r6, #0
  40343a:	f43f ae3d 	beq.w	4030b8 <_dtoa_r+0x388>
  40343e:	f1bb 0f00 	cmp.w	fp, #0
  403442:	d005      	beq.n	403450 <_dtoa_r+0x720>
  403444:	45b3      	cmp	fp, r6
  403446:	d003      	beq.n	403450 <_dtoa_r+0x720>
  403448:	4659      	mov	r1, fp
  40344a:	4620      	mov	r0, r4
  40344c:	f000 ff94 	bl	404378 <_Bfree>
  403450:	4631      	mov	r1, r6
  403452:	4620      	mov	r0, r4
  403454:	f000 ff90 	bl	404378 <_Bfree>
  403458:	e62e      	b.n	4030b8 <_dtoa_r+0x388>
  40345a:	2300      	movs	r3, #0
  40345c:	930b      	str	r3, [sp, #44]	; 0x2c
  40345e:	9b02      	ldr	r3, [sp, #8]
  403460:	9a25      	ldr	r2, [sp, #148]	; 0x94
  403462:	4413      	add	r3, r2
  403464:	930f      	str	r3, [sp, #60]	; 0x3c
  403466:	3301      	adds	r3, #1
  403468:	2b01      	cmp	r3, #1
  40346a:	461f      	mov	r7, r3
  40346c:	461e      	mov	r6, r3
  40346e:	930a      	str	r3, [sp, #40]	; 0x28
  403470:	bfb8      	it	lt
  403472:	2701      	movlt	r7, #1
  403474:	2100      	movs	r1, #0
  403476:	2f17      	cmp	r7, #23
  403478:	6461      	str	r1, [r4, #68]	; 0x44
  40347a:	d90a      	bls.n	403492 <_dtoa_r+0x762>
  40347c:	2201      	movs	r2, #1
  40347e:	2304      	movs	r3, #4
  403480:	005b      	lsls	r3, r3, #1
  403482:	f103 0014 	add.w	r0, r3, #20
  403486:	4287      	cmp	r7, r0
  403488:	4611      	mov	r1, r2
  40348a:	f102 0201 	add.w	r2, r2, #1
  40348e:	d2f7      	bcs.n	403480 <_dtoa_r+0x750>
  403490:	6461      	str	r1, [r4, #68]	; 0x44
  403492:	4620      	mov	r0, r4
  403494:	f000 ff4a 	bl	40432c <_Balloc>
  403498:	2e0e      	cmp	r6, #14
  40349a:	9004      	str	r0, [sp, #16]
  40349c:	6420      	str	r0, [r4, #64]	; 0x40
  40349e:	f63f ad41 	bhi.w	402f24 <_dtoa_r+0x1f4>
  4034a2:	2d00      	cmp	r5, #0
  4034a4:	f43f ad3e 	beq.w	402f24 <_dtoa_r+0x1f4>
  4034a8:	9902      	ldr	r1, [sp, #8]
  4034aa:	2900      	cmp	r1, #0
  4034ac:	e9cd ab10 	strd	sl, fp, [sp, #64]	; 0x40
  4034b0:	f340 8202 	ble.w	4038b8 <_dtoa_r+0xb88>
  4034b4:	4bb8      	ldr	r3, [pc, #736]	; (403798 <_dtoa_r+0xa68>)
  4034b6:	f001 020f 	and.w	r2, r1, #15
  4034ba:	110d      	asrs	r5, r1, #4
  4034bc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  4034c0:	06e9      	lsls	r1, r5, #27
  4034c2:	e9d3 6700 	ldrd	r6, r7, [r3]
  4034c6:	f140 81ae 	bpl.w	403826 <_dtoa_r+0xaf6>
  4034ca:	4bb4      	ldr	r3, [pc, #720]	; (40379c <_dtoa_r+0xa6c>)
  4034cc:	4650      	mov	r0, sl
  4034ce:	4659      	mov	r1, fp
  4034d0:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
  4034d4:	f002 fa18 	bl	405908 <__aeabi_ddiv>
  4034d8:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
  4034dc:	f005 050f 	and.w	r5, r5, #15
  4034e0:	f04f 0a03 	mov.w	sl, #3
  4034e4:	b18d      	cbz	r5, 40350a <_dtoa_r+0x7da>
  4034e6:	f8df 82b4 	ldr.w	r8, [pc, #692]	; 40379c <_dtoa_r+0xa6c>
  4034ea:	07ea      	lsls	r2, r5, #31
  4034ec:	d509      	bpl.n	403502 <_dtoa_r+0x7d2>
  4034ee:	4630      	mov	r0, r6
  4034f0:	4639      	mov	r1, r7
  4034f2:	e9d8 2300 	ldrd	r2, r3, [r8]
  4034f6:	f002 f8dd 	bl	4056b4 <__aeabi_dmul>
  4034fa:	f10a 0a01 	add.w	sl, sl, #1
  4034fe:	4606      	mov	r6, r0
  403500:	460f      	mov	r7, r1
  403502:	106d      	asrs	r5, r5, #1
  403504:	f108 0808 	add.w	r8, r8, #8
  403508:	d1ef      	bne.n	4034ea <_dtoa_r+0x7ba>
  40350a:	463b      	mov	r3, r7
  40350c:	4632      	mov	r2, r6
  40350e:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
  403512:	f002 f9f9 	bl	405908 <__aeabi_ddiv>
  403516:	4607      	mov	r7, r0
  403518:	4688      	mov	r8, r1
  40351a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  40351c:	b143      	cbz	r3, 403530 <_dtoa_r+0x800>
  40351e:	2200      	movs	r2, #0
  403520:	4b9f      	ldr	r3, [pc, #636]	; (4037a0 <_dtoa_r+0xa70>)
  403522:	4638      	mov	r0, r7
  403524:	4641      	mov	r1, r8
  403526:	f002 fb37 	bl	405b98 <__aeabi_dcmplt>
  40352a:	2800      	cmp	r0, #0
  40352c:	f040 8286 	bne.w	403a3c <_dtoa_r+0xd0c>
  403530:	4650      	mov	r0, sl
  403532:	f002 f859 	bl	4055e8 <__aeabi_i2d>
  403536:	463a      	mov	r2, r7
  403538:	4643      	mov	r3, r8
  40353a:	f002 f8bb 	bl	4056b4 <__aeabi_dmul>
  40353e:	4b99      	ldr	r3, [pc, #612]	; (4037a4 <_dtoa_r+0xa74>)
  403540:	2200      	movs	r2, #0
  403542:	f001 ff05 	bl	405350 <__adddf3>
  403546:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403548:	4605      	mov	r5, r0
  40354a:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  40354e:	2b00      	cmp	r3, #0
  403550:	f000 813e 	beq.w	4037d0 <_dtoa_r+0xaa0>
  403554:	9b02      	ldr	r3, [sp, #8]
  403556:	9315      	str	r3, [sp, #84]	; 0x54
  403558:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40355a:	9312      	str	r3, [sp, #72]	; 0x48
  40355c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  40355e:	2b00      	cmp	r3, #0
  403560:	f000 81fa 	beq.w	403958 <_dtoa_r+0xc28>
  403564:	9a12      	ldr	r2, [sp, #72]	; 0x48
  403566:	4b8c      	ldr	r3, [pc, #560]	; (403798 <_dtoa_r+0xa68>)
  403568:	498f      	ldr	r1, [pc, #572]	; (4037a8 <_dtoa_r+0xa78>)
  40356a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  40356e:	e953 2302 	ldrd	r2, r3, [r3, #-8]
  403572:	2000      	movs	r0, #0
  403574:	f002 f9c8 	bl	405908 <__aeabi_ddiv>
  403578:	462a      	mov	r2, r5
  40357a:	4633      	mov	r3, r6
  40357c:	f001 fee6 	bl	40534c <__aeabi_dsub>
  403580:	4682      	mov	sl, r0
  403582:	468b      	mov	fp, r1
  403584:	4638      	mov	r0, r7
  403586:	4641      	mov	r1, r8
  403588:	f002 fb44 	bl	405c14 <__aeabi_d2iz>
  40358c:	4605      	mov	r5, r0
  40358e:	f002 f82b 	bl	4055e8 <__aeabi_i2d>
  403592:	4602      	mov	r2, r0
  403594:	460b      	mov	r3, r1
  403596:	4638      	mov	r0, r7
  403598:	4641      	mov	r1, r8
  40359a:	f001 fed7 	bl	40534c <__aeabi_dsub>
  40359e:	3530      	adds	r5, #48	; 0x30
  4035a0:	fa5f f885 	uxtb.w	r8, r5
  4035a4:	9d04      	ldr	r5, [sp, #16]
  4035a6:	4606      	mov	r6, r0
  4035a8:	460f      	mov	r7, r1
  4035aa:	f885 8000 	strb.w	r8, [r5]
  4035ae:	4602      	mov	r2, r0
  4035b0:	460b      	mov	r3, r1
  4035b2:	4650      	mov	r0, sl
  4035b4:	4659      	mov	r1, fp
  4035b6:	3501      	adds	r5, #1
  4035b8:	f002 fb0c 	bl	405bd4 <__aeabi_dcmpgt>
  4035bc:	2800      	cmp	r0, #0
  4035be:	d154      	bne.n	40366a <_dtoa_r+0x93a>
  4035c0:	4632      	mov	r2, r6
  4035c2:	463b      	mov	r3, r7
  4035c4:	2000      	movs	r0, #0
  4035c6:	4976      	ldr	r1, [pc, #472]	; (4037a0 <_dtoa_r+0xa70>)
  4035c8:	f001 fec0 	bl	40534c <__aeabi_dsub>
  4035cc:	4602      	mov	r2, r0
  4035ce:	460b      	mov	r3, r1
  4035d0:	4650      	mov	r0, sl
  4035d2:	4659      	mov	r1, fp
  4035d4:	f002 fafe 	bl	405bd4 <__aeabi_dcmpgt>
  4035d8:	2800      	cmp	r0, #0
  4035da:	f040 8270 	bne.w	403abe <_dtoa_r+0xd8e>
  4035de:	9a12      	ldr	r2, [sp, #72]	; 0x48
  4035e0:	2a01      	cmp	r2, #1
  4035e2:	f000 8111 	beq.w	403808 <_dtoa_r+0xad8>
  4035e6:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4035e8:	9a04      	ldr	r2, [sp, #16]
  4035ea:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
  4035ee:	4413      	add	r3, r2
  4035f0:	4699      	mov	r9, r3
  4035f2:	e00d      	b.n	403610 <_dtoa_r+0x8e0>
  4035f4:	2000      	movs	r0, #0
  4035f6:	496a      	ldr	r1, [pc, #424]	; (4037a0 <_dtoa_r+0xa70>)
  4035f8:	f001 fea8 	bl	40534c <__aeabi_dsub>
  4035fc:	4652      	mov	r2, sl
  4035fe:	465b      	mov	r3, fp
  403600:	f002 faca 	bl	405b98 <__aeabi_dcmplt>
  403604:	2800      	cmp	r0, #0
  403606:	f040 8258 	bne.w	403aba <_dtoa_r+0xd8a>
  40360a:	454d      	cmp	r5, r9
  40360c:	f000 80fa 	beq.w	403804 <_dtoa_r+0xad4>
  403610:	4650      	mov	r0, sl
  403612:	4659      	mov	r1, fp
  403614:	2200      	movs	r2, #0
  403616:	4b65      	ldr	r3, [pc, #404]	; (4037ac <_dtoa_r+0xa7c>)
  403618:	f002 f84c 	bl	4056b4 <__aeabi_dmul>
  40361c:	2200      	movs	r2, #0
  40361e:	4b63      	ldr	r3, [pc, #396]	; (4037ac <_dtoa_r+0xa7c>)
  403620:	4682      	mov	sl, r0
  403622:	468b      	mov	fp, r1
  403624:	4630      	mov	r0, r6
  403626:	4639      	mov	r1, r7
  403628:	f002 f844 	bl	4056b4 <__aeabi_dmul>
  40362c:	460f      	mov	r7, r1
  40362e:	4606      	mov	r6, r0
  403630:	f002 faf0 	bl	405c14 <__aeabi_d2iz>
  403634:	4680      	mov	r8, r0
  403636:	f001 ffd7 	bl	4055e8 <__aeabi_i2d>
  40363a:	4602      	mov	r2, r0
  40363c:	460b      	mov	r3, r1
  40363e:	4630      	mov	r0, r6
  403640:	4639      	mov	r1, r7
  403642:	f001 fe83 	bl	40534c <__aeabi_dsub>
  403646:	f108 0830 	add.w	r8, r8, #48	; 0x30
  40364a:	fa5f f888 	uxtb.w	r8, r8
  40364e:	4652      	mov	r2, sl
  403650:	465b      	mov	r3, fp
  403652:	f805 8b01 	strb.w	r8, [r5], #1
  403656:	4606      	mov	r6, r0
  403658:	460f      	mov	r7, r1
  40365a:	f002 fa9d 	bl	405b98 <__aeabi_dcmplt>
  40365e:	4632      	mov	r2, r6
  403660:	463b      	mov	r3, r7
  403662:	2800      	cmp	r0, #0
  403664:	d0c6      	beq.n	4035f4 <_dtoa_r+0x8c4>
  403666:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  40366a:	9b15      	ldr	r3, [sp, #84]	; 0x54
  40366c:	9302      	str	r3, [sp, #8]
  40366e:	e523      	b.n	4030b8 <_dtoa_r+0x388>
  403670:	2300      	movs	r3, #0
  403672:	930b      	str	r3, [sp, #44]	; 0x2c
  403674:	9b25      	ldr	r3, [sp, #148]	; 0x94
  403676:	2b00      	cmp	r3, #0
  403678:	f340 80dc 	ble.w	403834 <_dtoa_r+0xb04>
  40367c:	461f      	mov	r7, r3
  40367e:	461e      	mov	r6, r3
  403680:	930f      	str	r3, [sp, #60]	; 0x3c
  403682:	930a      	str	r3, [sp, #40]	; 0x28
  403684:	e6f6      	b.n	403474 <_dtoa_r+0x744>
  403686:	2301      	movs	r3, #1
  403688:	930b      	str	r3, [sp, #44]	; 0x2c
  40368a:	e7f3      	b.n	403674 <_dtoa_r+0x944>
  40368c:	f1ba 0f00 	cmp.w	sl, #0
  403690:	f47f ada8 	bne.w	4031e4 <_dtoa_r+0x4b4>
  403694:	f3cb 0313 	ubfx	r3, fp, #0, #20
  403698:	2b00      	cmp	r3, #0
  40369a:	f47f adba 	bne.w	403212 <_dtoa_r+0x4e2>
  40369e:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
  4036a2:	0d3f      	lsrs	r7, r7, #20
  4036a4:	053f      	lsls	r7, r7, #20
  4036a6:	2f00      	cmp	r7, #0
  4036a8:	f000 820d 	beq.w	403ac6 <_dtoa_r+0xd96>
  4036ac:	9b08      	ldr	r3, [sp, #32]
  4036ae:	3301      	adds	r3, #1
  4036b0:	9308      	str	r3, [sp, #32]
  4036b2:	9b06      	ldr	r3, [sp, #24]
  4036b4:	3301      	adds	r3, #1
  4036b6:	9306      	str	r3, [sp, #24]
  4036b8:	2301      	movs	r3, #1
  4036ba:	930c      	str	r3, [sp, #48]	; 0x30
  4036bc:	e5ab      	b.n	403216 <_dtoa_r+0x4e6>
  4036be:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4036c0:	2b00      	cmp	r3, #0
  4036c2:	f73f ac42 	bgt.w	402f4a <_dtoa_r+0x21a>
  4036c6:	f040 8221 	bne.w	403b0c <_dtoa_r+0xddc>
  4036ca:	2200      	movs	r2, #0
  4036cc:	4b38      	ldr	r3, [pc, #224]	; (4037b0 <_dtoa_r+0xa80>)
  4036ce:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  4036d2:	f001 ffef 	bl	4056b4 <__aeabi_dmul>
  4036d6:	4652      	mov	r2, sl
  4036d8:	465b      	mov	r3, fp
  4036da:	f002 fa71 	bl	405bc0 <__aeabi_dcmpge>
  4036de:	f8dd 8028 	ldr.w	r8, [sp, #40]	; 0x28
  4036e2:	4646      	mov	r6, r8
  4036e4:	2800      	cmp	r0, #0
  4036e6:	d041      	beq.n	40376c <_dtoa_r+0xa3c>
  4036e8:	9b25      	ldr	r3, [sp, #148]	; 0x94
  4036ea:	9d04      	ldr	r5, [sp, #16]
  4036ec:	43db      	mvns	r3, r3
  4036ee:	9302      	str	r3, [sp, #8]
  4036f0:	4641      	mov	r1, r8
  4036f2:	4620      	mov	r0, r4
  4036f4:	f000 fe40 	bl	404378 <_Bfree>
  4036f8:	2e00      	cmp	r6, #0
  4036fa:	f43f acdd 	beq.w	4030b8 <_dtoa_r+0x388>
  4036fe:	e6a7      	b.n	403450 <_dtoa_r+0x720>
  403700:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  403702:	4649      	mov	r1, r9
  403704:	4620      	mov	r0, r4
  403706:	f000 ff6d 	bl	4045e4 <__pow5mult>
  40370a:	4681      	mov	r9, r0
  40370c:	e558      	b.n	4031c0 <_dtoa_r+0x490>
  40370e:	9a14      	ldr	r2, [sp, #80]	; 0x50
  403710:	2a00      	cmp	r2, #0
  403712:	f000 8187 	beq.w	403a24 <_dtoa_r+0xcf4>
  403716:	f203 4333 	addw	r3, r3, #1075	; 0x433
  40371a:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  40371c:	9d08      	ldr	r5, [sp, #32]
  40371e:	e4f2      	b.n	403106 <_dtoa_r+0x3d6>
  403720:	f1ba 0f00 	cmp.w	sl, #0
  403724:	f47f ad75 	bne.w	403212 <_dtoa_r+0x4e2>
  403728:	e7b4      	b.n	403694 <_dtoa_r+0x964>
  40372a:	f000 fe2f 	bl	40438c <__multadd>
  40372e:	4647      	mov	r7, r8
  403730:	4606      	mov	r6, r0
  403732:	4683      	mov	fp, r0
  403734:	e5be      	b.n	4032b4 <_dtoa_r+0x584>
  403736:	4601      	mov	r1, r0
  403738:	4620      	mov	r0, r4
  40373a:	9306      	str	r3, [sp, #24]
  40373c:	f000 fe1c 	bl	404378 <_Bfree>
  403740:	2201      	movs	r2, #1
  403742:	9b06      	ldr	r3, [sp, #24]
  403744:	e5e0      	b.n	403308 <_dtoa_r+0x5d8>
  403746:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403748:	2b02      	cmp	r3, #2
  40374a:	f77f ad96 	ble.w	40327a <_dtoa_r+0x54a>
  40374e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403750:	2b00      	cmp	r3, #0
  403752:	d1c9      	bne.n	4036e8 <_dtoa_r+0x9b8>
  403754:	4641      	mov	r1, r8
  403756:	2205      	movs	r2, #5
  403758:	4620      	mov	r0, r4
  40375a:	f000 fe17 	bl	40438c <__multadd>
  40375e:	4601      	mov	r1, r0
  403760:	4680      	mov	r8, r0
  403762:	4648      	mov	r0, r9
  403764:	f000 ffe0 	bl	404728 <__mcmp>
  403768:	2800      	cmp	r0, #0
  40376a:	ddbd      	ble.n	4036e8 <_dtoa_r+0x9b8>
  40376c:	9a02      	ldr	r2, [sp, #8]
  40376e:	9904      	ldr	r1, [sp, #16]
  403770:	2331      	movs	r3, #49	; 0x31
  403772:	3201      	adds	r2, #1
  403774:	9202      	str	r2, [sp, #8]
  403776:	700b      	strb	r3, [r1, #0]
  403778:	1c4d      	adds	r5, r1, #1
  40377a:	e7b9      	b.n	4036f0 <_dtoa_r+0x9c0>
  40377c:	9a02      	ldr	r2, [sp, #8]
  40377e:	3201      	adds	r2, #1
  403780:	9202      	str	r2, [sp, #8]
  403782:	9a04      	ldr	r2, [sp, #16]
  403784:	2331      	movs	r3, #49	; 0x31
  403786:	7013      	strb	r3, [r2, #0]
  403788:	e652      	b.n	403430 <_dtoa_r+0x700>
  40378a:	2301      	movs	r3, #1
  40378c:	930b      	str	r3, [sp, #44]	; 0x2c
  40378e:	e666      	b.n	40345e <_dtoa_r+0x72e>
  403790:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
  403794:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  403796:	e48f      	b.n	4030b8 <_dtoa_r+0x388>
  403798:	00406a70 	.word	0x00406a70
  40379c:	00406a48 	.word	0x00406a48
  4037a0:	3ff00000 	.word	0x3ff00000
  4037a4:	401c0000 	.word	0x401c0000
  4037a8:	3fe00000 	.word	0x3fe00000
  4037ac:	40240000 	.word	0x40240000
  4037b0:	40140000 	.word	0x40140000
  4037b4:	4650      	mov	r0, sl
  4037b6:	f001 ff17 	bl	4055e8 <__aeabi_i2d>
  4037ba:	463a      	mov	r2, r7
  4037bc:	4643      	mov	r3, r8
  4037be:	f001 ff79 	bl	4056b4 <__aeabi_dmul>
  4037c2:	2200      	movs	r2, #0
  4037c4:	4bc1      	ldr	r3, [pc, #772]	; (403acc <_dtoa_r+0xd9c>)
  4037c6:	f001 fdc3 	bl	405350 <__adddf3>
  4037ca:	4605      	mov	r5, r0
  4037cc:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  4037d0:	4641      	mov	r1, r8
  4037d2:	2200      	movs	r2, #0
  4037d4:	4bbe      	ldr	r3, [pc, #760]	; (403ad0 <_dtoa_r+0xda0>)
  4037d6:	4638      	mov	r0, r7
  4037d8:	f001 fdb8 	bl	40534c <__aeabi_dsub>
  4037dc:	462a      	mov	r2, r5
  4037de:	4633      	mov	r3, r6
  4037e0:	4682      	mov	sl, r0
  4037e2:	468b      	mov	fp, r1
  4037e4:	f002 f9f6 	bl	405bd4 <__aeabi_dcmpgt>
  4037e8:	4680      	mov	r8, r0
  4037ea:	2800      	cmp	r0, #0
  4037ec:	f040 8110 	bne.w	403a10 <_dtoa_r+0xce0>
  4037f0:	462a      	mov	r2, r5
  4037f2:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
  4037f6:	4650      	mov	r0, sl
  4037f8:	4659      	mov	r1, fp
  4037fa:	f002 f9cd 	bl	405b98 <__aeabi_dcmplt>
  4037fe:	b118      	cbz	r0, 403808 <_dtoa_r+0xad8>
  403800:	4646      	mov	r6, r8
  403802:	e771      	b.n	4036e8 <_dtoa_r+0x9b8>
  403804:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  403808:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	; 0x40
  40380c:	f7ff bb8a 	b.w	402f24 <_dtoa_r+0x1f4>
  403810:	9804      	ldr	r0, [sp, #16]
  403812:	f7ff babb 	b.w	402d8c <_dtoa_r+0x5c>
  403816:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  403818:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  40381a:	970c      	str	r7, [sp, #48]	; 0x30
  40381c:	1afb      	subs	r3, r7, r3
  40381e:	441a      	add	r2, r3
  403820:	920d      	str	r2, [sp, #52]	; 0x34
  403822:	2700      	movs	r7, #0
  403824:	e469      	b.n	4030fa <_dtoa_r+0x3ca>
  403826:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
  40382a:	f04f 0a02 	mov.w	sl, #2
  40382e:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
  403832:	e657      	b.n	4034e4 <_dtoa_r+0x7b4>
  403834:	2100      	movs	r1, #0
  403836:	2301      	movs	r3, #1
  403838:	6461      	str	r1, [r4, #68]	; 0x44
  40383a:	4620      	mov	r0, r4
  40383c:	9325      	str	r3, [sp, #148]	; 0x94
  40383e:	f000 fd75 	bl	40432c <_Balloc>
  403842:	9b25      	ldr	r3, [sp, #148]	; 0x94
  403844:	9004      	str	r0, [sp, #16]
  403846:	6420      	str	r0, [r4, #64]	; 0x40
  403848:	930a      	str	r3, [sp, #40]	; 0x28
  40384a:	930f      	str	r3, [sp, #60]	; 0x3c
  40384c:	e629      	b.n	4034a2 <_dtoa_r+0x772>
  40384e:	2a00      	cmp	r2, #0
  403850:	46d0      	mov	r8, sl
  403852:	f8cd b018 	str.w	fp, [sp, #24]
  403856:	469a      	mov	sl, r3
  403858:	dd11      	ble.n	40387e <_dtoa_r+0xb4e>
  40385a:	4649      	mov	r1, r9
  40385c:	2201      	movs	r2, #1
  40385e:	4620      	mov	r0, r4
  403860:	f000 ff10 	bl	404684 <__lshift>
  403864:	4641      	mov	r1, r8
  403866:	4681      	mov	r9, r0
  403868:	f000 ff5e 	bl	404728 <__mcmp>
  40386c:	2800      	cmp	r0, #0
  40386e:	f340 8146 	ble.w	403afe <_dtoa_r+0xdce>
  403872:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
  403876:	f000 8106 	beq.w	403a86 <_dtoa_r+0xd56>
  40387a:	f105 0a31 	add.w	sl, r5, #49	; 0x31
  40387e:	46b3      	mov	fp, r6
  403880:	f887 a000 	strb.w	sl, [r7]
  403884:	1c7d      	adds	r5, r7, #1
  403886:	9e06      	ldr	r6, [sp, #24]
  403888:	e5d2      	b.n	403430 <_dtoa_r+0x700>
  40388a:	d104      	bne.n	403896 <_dtoa_r+0xb66>
  40388c:	f01a 0f01 	tst.w	sl, #1
  403890:	d001      	beq.n	403896 <_dtoa_r+0xb66>
  403892:	e5bd      	b.n	403410 <_dtoa_r+0x6e0>
  403894:	4615      	mov	r5, r2
  403896:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  40389a:	2b30      	cmp	r3, #48	; 0x30
  40389c:	f105 32ff 	add.w	r2, r5, #4294967295
  4038a0:	d0f8      	beq.n	403894 <_dtoa_r+0xb64>
  4038a2:	e5c5      	b.n	403430 <_dtoa_r+0x700>
  4038a4:	9904      	ldr	r1, [sp, #16]
  4038a6:	2230      	movs	r2, #48	; 0x30
  4038a8:	700a      	strb	r2, [r1, #0]
  4038aa:	9a02      	ldr	r2, [sp, #8]
  4038ac:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  4038b0:	3201      	adds	r2, #1
  4038b2:	9202      	str	r2, [sp, #8]
  4038b4:	f7ff bbfc 	b.w	4030b0 <_dtoa_r+0x380>
  4038b8:	f000 80bb 	beq.w	403a32 <_dtoa_r+0xd02>
  4038bc:	9b02      	ldr	r3, [sp, #8]
  4038be:	425d      	negs	r5, r3
  4038c0:	4b84      	ldr	r3, [pc, #528]	; (403ad4 <_dtoa_r+0xda4>)
  4038c2:	f005 020f 	and.w	r2, r5, #15
  4038c6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  4038ca:	e9d3 2300 	ldrd	r2, r3, [r3]
  4038ce:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
  4038d2:	f001 feef 	bl	4056b4 <__aeabi_dmul>
  4038d6:	112d      	asrs	r5, r5, #4
  4038d8:	4607      	mov	r7, r0
  4038da:	4688      	mov	r8, r1
  4038dc:	f000 812c 	beq.w	403b38 <_dtoa_r+0xe08>
  4038e0:	4e7d      	ldr	r6, [pc, #500]	; (403ad8 <_dtoa_r+0xda8>)
  4038e2:	f04f 0a02 	mov.w	sl, #2
  4038e6:	07eb      	lsls	r3, r5, #31
  4038e8:	d509      	bpl.n	4038fe <_dtoa_r+0xbce>
  4038ea:	4638      	mov	r0, r7
  4038ec:	4641      	mov	r1, r8
  4038ee:	e9d6 2300 	ldrd	r2, r3, [r6]
  4038f2:	f001 fedf 	bl	4056b4 <__aeabi_dmul>
  4038f6:	f10a 0a01 	add.w	sl, sl, #1
  4038fa:	4607      	mov	r7, r0
  4038fc:	4688      	mov	r8, r1
  4038fe:	106d      	asrs	r5, r5, #1
  403900:	f106 0608 	add.w	r6, r6, #8
  403904:	d1ef      	bne.n	4038e6 <_dtoa_r+0xbb6>
  403906:	e608      	b.n	40351a <_dtoa_r+0x7ea>
  403908:	6871      	ldr	r1, [r6, #4]
  40390a:	4620      	mov	r0, r4
  40390c:	f000 fd0e 	bl	40432c <_Balloc>
  403910:	6933      	ldr	r3, [r6, #16]
  403912:	3302      	adds	r3, #2
  403914:	009a      	lsls	r2, r3, #2
  403916:	4605      	mov	r5, r0
  403918:	f106 010c 	add.w	r1, r6, #12
  40391c:	300c      	adds	r0, #12
  40391e:	f000 fc5f 	bl	4041e0 <memcpy>
  403922:	4629      	mov	r1, r5
  403924:	2201      	movs	r2, #1
  403926:	4620      	mov	r0, r4
  403928:	f000 feac 	bl	404684 <__lshift>
  40392c:	9006      	str	r0, [sp, #24]
  40392e:	e4b5      	b.n	40329c <_dtoa_r+0x56c>
  403930:	2b39      	cmp	r3, #57	; 0x39
  403932:	f8cd b018 	str.w	fp, [sp, #24]
  403936:	46d0      	mov	r8, sl
  403938:	f000 80a5 	beq.w	403a86 <_dtoa_r+0xd56>
  40393c:	f103 0a01 	add.w	sl, r3, #1
  403940:	46b3      	mov	fp, r6
  403942:	f887 a000 	strb.w	sl, [r7]
  403946:	1c7d      	adds	r5, r7, #1
  403948:	9e06      	ldr	r6, [sp, #24]
  40394a:	e571      	b.n	403430 <_dtoa_r+0x700>
  40394c:	465a      	mov	r2, fp
  40394e:	46d0      	mov	r8, sl
  403950:	46b3      	mov	fp, r6
  403952:	469a      	mov	sl, r3
  403954:	4616      	mov	r6, r2
  403956:	e54f      	b.n	4033f8 <_dtoa_r+0x6c8>
  403958:	9b12      	ldr	r3, [sp, #72]	; 0x48
  40395a:	495e      	ldr	r1, [pc, #376]	; (403ad4 <_dtoa_r+0xda4>)
  40395c:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
  403960:	462a      	mov	r2, r5
  403962:	4633      	mov	r3, r6
  403964:	e951 0102 	ldrd	r0, r1, [r1, #-8]
  403968:	f001 fea4 	bl	4056b4 <__aeabi_dmul>
  40396c:	e9cd 0116 	strd	r0, r1, [sp, #88]	; 0x58
  403970:	4638      	mov	r0, r7
  403972:	4641      	mov	r1, r8
  403974:	f002 f94e 	bl	405c14 <__aeabi_d2iz>
  403978:	4605      	mov	r5, r0
  40397a:	f001 fe35 	bl	4055e8 <__aeabi_i2d>
  40397e:	460b      	mov	r3, r1
  403980:	4602      	mov	r2, r0
  403982:	4641      	mov	r1, r8
  403984:	4638      	mov	r0, r7
  403986:	f001 fce1 	bl	40534c <__aeabi_dsub>
  40398a:	9b12      	ldr	r3, [sp, #72]	; 0x48
  40398c:	460f      	mov	r7, r1
  40398e:	9904      	ldr	r1, [sp, #16]
  403990:	3530      	adds	r5, #48	; 0x30
  403992:	2b01      	cmp	r3, #1
  403994:	700d      	strb	r5, [r1, #0]
  403996:	4606      	mov	r6, r0
  403998:	f101 0501 	add.w	r5, r1, #1
  40399c:	d026      	beq.n	4039ec <_dtoa_r+0xcbc>
  40399e:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4039a0:	9a04      	ldr	r2, [sp, #16]
  4039a2:	f8df b13c 	ldr.w	fp, [pc, #316]	; 403ae0 <_dtoa_r+0xdb0>
  4039a6:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
  4039aa:	4413      	add	r3, r2
  4039ac:	f04f 0a00 	mov.w	sl, #0
  4039b0:	4699      	mov	r9, r3
  4039b2:	4652      	mov	r2, sl
  4039b4:	465b      	mov	r3, fp
  4039b6:	4630      	mov	r0, r6
  4039b8:	4639      	mov	r1, r7
  4039ba:	f001 fe7b 	bl	4056b4 <__aeabi_dmul>
  4039be:	460f      	mov	r7, r1
  4039c0:	4606      	mov	r6, r0
  4039c2:	f002 f927 	bl	405c14 <__aeabi_d2iz>
  4039c6:	4680      	mov	r8, r0
  4039c8:	f001 fe0e 	bl	4055e8 <__aeabi_i2d>
  4039cc:	f108 0830 	add.w	r8, r8, #48	; 0x30
  4039d0:	4602      	mov	r2, r0
  4039d2:	460b      	mov	r3, r1
  4039d4:	4630      	mov	r0, r6
  4039d6:	4639      	mov	r1, r7
  4039d8:	f001 fcb8 	bl	40534c <__aeabi_dsub>
  4039dc:	f805 8b01 	strb.w	r8, [r5], #1
  4039e0:	454d      	cmp	r5, r9
  4039e2:	4606      	mov	r6, r0
  4039e4:	460f      	mov	r7, r1
  4039e6:	d1e4      	bne.n	4039b2 <_dtoa_r+0xc82>
  4039e8:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  4039ec:	4b3b      	ldr	r3, [pc, #236]	; (403adc <_dtoa_r+0xdac>)
  4039ee:	2200      	movs	r2, #0
  4039f0:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
  4039f4:	f001 fcac 	bl	405350 <__adddf3>
  4039f8:	4632      	mov	r2, r6
  4039fa:	463b      	mov	r3, r7
  4039fc:	f002 f8cc 	bl	405b98 <__aeabi_dcmplt>
  403a00:	2800      	cmp	r0, #0
  403a02:	d046      	beq.n	403a92 <_dtoa_r+0xd62>
  403a04:	9b15      	ldr	r3, [sp, #84]	; 0x54
  403a06:	9302      	str	r3, [sp, #8]
  403a08:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  403a0c:	f7ff bb43 	b.w	403096 <_dtoa_r+0x366>
  403a10:	f04f 0800 	mov.w	r8, #0
  403a14:	4646      	mov	r6, r8
  403a16:	e6a9      	b.n	40376c <_dtoa_r+0xa3c>
  403a18:	9b08      	ldr	r3, [sp, #32]
  403a1a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  403a1c:	1a9d      	subs	r5, r3, r2
  403a1e:	2300      	movs	r3, #0
  403a20:	f7ff bb71 	b.w	403106 <_dtoa_r+0x3d6>
  403a24:	9b18      	ldr	r3, [sp, #96]	; 0x60
  403a26:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  403a28:	9d08      	ldr	r5, [sp, #32]
  403a2a:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
  403a2e:	f7ff bb6a 	b.w	403106 <_dtoa_r+0x3d6>
  403a32:	e9dd 7810 	ldrd	r7, r8, [sp, #64]	; 0x40
  403a36:	f04f 0a02 	mov.w	sl, #2
  403a3a:	e56e      	b.n	40351a <_dtoa_r+0x7ea>
  403a3c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403a3e:	2b00      	cmp	r3, #0
  403a40:	f43f aeb8 	beq.w	4037b4 <_dtoa_r+0xa84>
  403a44:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  403a46:	2b00      	cmp	r3, #0
  403a48:	f77f aede 	ble.w	403808 <_dtoa_r+0xad8>
  403a4c:	2200      	movs	r2, #0
  403a4e:	4b24      	ldr	r3, [pc, #144]	; (403ae0 <_dtoa_r+0xdb0>)
  403a50:	4638      	mov	r0, r7
  403a52:	4641      	mov	r1, r8
  403a54:	f001 fe2e 	bl	4056b4 <__aeabi_dmul>
  403a58:	4607      	mov	r7, r0
  403a5a:	4688      	mov	r8, r1
  403a5c:	f10a 0001 	add.w	r0, sl, #1
  403a60:	f001 fdc2 	bl	4055e8 <__aeabi_i2d>
  403a64:	463a      	mov	r2, r7
  403a66:	4643      	mov	r3, r8
  403a68:	f001 fe24 	bl	4056b4 <__aeabi_dmul>
  403a6c:	2200      	movs	r2, #0
  403a6e:	4b17      	ldr	r3, [pc, #92]	; (403acc <_dtoa_r+0xd9c>)
  403a70:	f001 fc6e 	bl	405350 <__adddf3>
  403a74:	9a02      	ldr	r2, [sp, #8]
  403a76:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  403a78:	9312      	str	r3, [sp, #72]	; 0x48
  403a7a:	3a01      	subs	r2, #1
  403a7c:	4605      	mov	r5, r0
  403a7e:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  403a82:	9215      	str	r2, [sp, #84]	; 0x54
  403a84:	e56a      	b.n	40355c <_dtoa_r+0x82c>
  403a86:	2239      	movs	r2, #57	; 0x39
  403a88:	46b3      	mov	fp, r6
  403a8a:	703a      	strb	r2, [r7, #0]
  403a8c:	9e06      	ldr	r6, [sp, #24]
  403a8e:	1c7d      	adds	r5, r7, #1
  403a90:	e4c0      	b.n	403414 <_dtoa_r+0x6e4>
  403a92:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
  403a96:	2000      	movs	r0, #0
  403a98:	4910      	ldr	r1, [pc, #64]	; (403adc <_dtoa_r+0xdac>)
  403a9a:	f001 fc57 	bl	40534c <__aeabi_dsub>
  403a9e:	4632      	mov	r2, r6
  403aa0:	463b      	mov	r3, r7
  403aa2:	f002 f897 	bl	405bd4 <__aeabi_dcmpgt>
  403aa6:	b908      	cbnz	r0, 403aac <_dtoa_r+0xd7c>
  403aa8:	e6ae      	b.n	403808 <_dtoa_r+0xad8>
  403aaa:	4615      	mov	r5, r2
  403aac:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  403ab0:	2b30      	cmp	r3, #48	; 0x30
  403ab2:	f105 32ff 	add.w	r2, r5, #4294967295
  403ab6:	d0f8      	beq.n	403aaa <_dtoa_r+0xd7a>
  403ab8:	e5d7      	b.n	40366a <_dtoa_r+0x93a>
  403aba:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  403abe:	9b15      	ldr	r3, [sp, #84]	; 0x54
  403ac0:	9302      	str	r3, [sp, #8]
  403ac2:	f7ff bae8 	b.w	403096 <_dtoa_r+0x366>
  403ac6:	970c      	str	r7, [sp, #48]	; 0x30
  403ac8:	f7ff bba5 	b.w	403216 <_dtoa_r+0x4e6>
  403acc:	401c0000 	.word	0x401c0000
  403ad0:	40140000 	.word	0x40140000
  403ad4:	00406a70 	.word	0x00406a70
  403ad8:	00406a48 	.word	0x00406a48
  403adc:	3fe00000 	.word	0x3fe00000
  403ae0:	40240000 	.word	0x40240000
  403ae4:	2b39      	cmp	r3, #57	; 0x39
  403ae6:	f8cd b018 	str.w	fp, [sp, #24]
  403aea:	46d0      	mov	r8, sl
  403aec:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  403af0:	469a      	mov	sl, r3
  403af2:	d0c8      	beq.n	403a86 <_dtoa_r+0xd56>
  403af4:	f1bb 0f00 	cmp.w	fp, #0
  403af8:	f73f aebf 	bgt.w	40387a <_dtoa_r+0xb4a>
  403afc:	e6bf      	b.n	40387e <_dtoa_r+0xb4e>
  403afe:	f47f aebe 	bne.w	40387e <_dtoa_r+0xb4e>
  403b02:	f01a 0f01 	tst.w	sl, #1
  403b06:	f43f aeba 	beq.w	40387e <_dtoa_r+0xb4e>
  403b0a:	e6b2      	b.n	403872 <_dtoa_r+0xb42>
  403b0c:	f04f 0800 	mov.w	r8, #0
  403b10:	4646      	mov	r6, r8
  403b12:	e5e9      	b.n	4036e8 <_dtoa_r+0x9b8>
  403b14:	4631      	mov	r1, r6
  403b16:	2300      	movs	r3, #0
  403b18:	220a      	movs	r2, #10
  403b1a:	4620      	mov	r0, r4
  403b1c:	f000 fc36 	bl	40438c <__multadd>
  403b20:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  403b22:	2b00      	cmp	r3, #0
  403b24:	4606      	mov	r6, r0
  403b26:	dd0a      	ble.n	403b3e <_dtoa_r+0xe0e>
  403b28:	930a      	str	r3, [sp, #40]	; 0x28
  403b2a:	f7ff bbaa 	b.w	403282 <_dtoa_r+0x552>
  403b2e:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403b30:	2b02      	cmp	r3, #2
  403b32:	dc23      	bgt.n	403b7c <_dtoa_r+0xe4c>
  403b34:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  403b36:	e43b      	b.n	4033b0 <_dtoa_r+0x680>
  403b38:	f04f 0a02 	mov.w	sl, #2
  403b3c:	e4ed      	b.n	40351a <_dtoa_r+0x7ea>
  403b3e:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403b40:	2b02      	cmp	r3, #2
  403b42:	dc1b      	bgt.n	403b7c <_dtoa_r+0xe4c>
  403b44:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  403b46:	e7ef      	b.n	403b28 <_dtoa_r+0xdf8>
  403b48:	2500      	movs	r5, #0
  403b4a:	6465      	str	r5, [r4, #68]	; 0x44
  403b4c:	4629      	mov	r1, r5
  403b4e:	4620      	mov	r0, r4
  403b50:	f000 fbec 	bl	40432c <_Balloc>
  403b54:	f04f 33ff 	mov.w	r3, #4294967295
  403b58:	930a      	str	r3, [sp, #40]	; 0x28
  403b5a:	930f      	str	r3, [sp, #60]	; 0x3c
  403b5c:	2301      	movs	r3, #1
  403b5e:	9004      	str	r0, [sp, #16]
  403b60:	9525      	str	r5, [sp, #148]	; 0x94
  403b62:	6420      	str	r0, [r4, #64]	; 0x40
  403b64:	930b      	str	r3, [sp, #44]	; 0x2c
  403b66:	f7ff b9dd 	b.w	402f24 <_dtoa_r+0x1f4>
  403b6a:	2501      	movs	r5, #1
  403b6c:	f7ff b9a5 	b.w	402eba <_dtoa_r+0x18a>
  403b70:	f43f ab69 	beq.w	403246 <_dtoa_r+0x516>
  403b74:	f1c0 003c 	rsb	r0, r0, #60	; 0x3c
  403b78:	f7ff bbf9 	b.w	40336e <_dtoa_r+0x63e>
  403b7c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  403b7e:	930a      	str	r3, [sp, #40]	; 0x28
  403b80:	e5e5      	b.n	40374e <_dtoa_r+0xa1e>
  403b82:	bf00      	nop

00403b84 <__libc_fini_array>:
  403b84:	b538      	push	{r3, r4, r5, lr}
  403b86:	4c0a      	ldr	r4, [pc, #40]	; (403bb0 <__libc_fini_array+0x2c>)
  403b88:	4d0a      	ldr	r5, [pc, #40]	; (403bb4 <__libc_fini_array+0x30>)
  403b8a:	1b64      	subs	r4, r4, r5
  403b8c:	10a4      	asrs	r4, r4, #2
  403b8e:	d00a      	beq.n	403ba6 <__libc_fini_array+0x22>
  403b90:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
  403b94:	3b01      	subs	r3, #1
  403b96:	eb05 0583 	add.w	r5, r5, r3, lsl #2
  403b9a:	3c01      	subs	r4, #1
  403b9c:	f855 3904 	ldr.w	r3, [r5], #-4
  403ba0:	4798      	blx	r3
  403ba2:	2c00      	cmp	r4, #0
  403ba4:	d1f9      	bne.n	403b9a <__libc_fini_array+0x16>
  403ba6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  403baa:	f003 b85f 	b.w	406c6c <_fini>
  403bae:	bf00      	nop
  403bb0:	00406c7c 	.word	0x00406c7c
  403bb4:	00406c78 	.word	0x00406c78

00403bb8 <_localeconv_r>:
  403bb8:	4a04      	ldr	r2, [pc, #16]	; (403bcc <_localeconv_r+0x14>)
  403bba:	4b05      	ldr	r3, [pc, #20]	; (403bd0 <_localeconv_r+0x18>)
  403bbc:	6812      	ldr	r2, [r2, #0]
  403bbe:	6b50      	ldr	r0, [r2, #52]	; 0x34
  403bc0:	2800      	cmp	r0, #0
  403bc2:	bf08      	it	eq
  403bc4:	4618      	moveq	r0, r3
  403bc6:	30f0      	adds	r0, #240	; 0xf0
  403bc8:	4770      	bx	lr
  403bca:	bf00      	nop
  403bcc:	20400020 	.word	0x20400020
  403bd0:	20400864 	.word	0x20400864

00403bd4 <__retarget_lock_acquire_recursive>:
  403bd4:	4770      	bx	lr
  403bd6:	bf00      	nop

00403bd8 <__retarget_lock_release_recursive>:
  403bd8:	4770      	bx	lr
  403bda:	bf00      	nop

00403bdc <_malloc_r>:
  403bdc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403be0:	f101 060b 	add.w	r6, r1, #11
  403be4:	2e16      	cmp	r6, #22
  403be6:	b083      	sub	sp, #12
  403be8:	4605      	mov	r5, r0
  403bea:	f240 809e 	bls.w	403d2a <_malloc_r+0x14e>
  403bee:	f036 0607 	bics.w	r6, r6, #7
  403bf2:	f100 80bd 	bmi.w	403d70 <_malloc_r+0x194>
  403bf6:	42b1      	cmp	r1, r6
  403bf8:	f200 80ba 	bhi.w	403d70 <_malloc_r+0x194>
  403bfc:	f000 fb8a 	bl	404314 <__malloc_lock>
  403c00:	f5b6 7ffc 	cmp.w	r6, #504	; 0x1f8
  403c04:	f0c0 8293 	bcc.w	40412e <_malloc_r+0x552>
  403c08:	0a73      	lsrs	r3, r6, #9
  403c0a:	f000 80b8 	beq.w	403d7e <_malloc_r+0x1a2>
  403c0e:	2b04      	cmp	r3, #4
  403c10:	f200 8179 	bhi.w	403f06 <_malloc_r+0x32a>
  403c14:	09b3      	lsrs	r3, r6, #6
  403c16:	f103 0039 	add.w	r0, r3, #57	; 0x39
  403c1a:	f103 0e38 	add.w	lr, r3, #56	; 0x38
  403c1e:	00c3      	lsls	r3, r0, #3
  403c20:	4fbf      	ldr	r7, [pc, #764]	; (403f20 <_malloc_r+0x344>)
  403c22:	443b      	add	r3, r7
  403c24:	f1a3 0108 	sub.w	r1, r3, #8
  403c28:	685c      	ldr	r4, [r3, #4]
  403c2a:	42a1      	cmp	r1, r4
  403c2c:	d106      	bne.n	403c3c <_malloc_r+0x60>
  403c2e:	e00c      	b.n	403c4a <_malloc_r+0x6e>
  403c30:	2a00      	cmp	r2, #0
  403c32:	f280 80aa 	bge.w	403d8a <_malloc_r+0x1ae>
  403c36:	68e4      	ldr	r4, [r4, #12]
  403c38:	42a1      	cmp	r1, r4
  403c3a:	d006      	beq.n	403c4a <_malloc_r+0x6e>
  403c3c:	6863      	ldr	r3, [r4, #4]
  403c3e:	f023 0303 	bic.w	r3, r3, #3
  403c42:	1b9a      	subs	r2, r3, r6
  403c44:	2a0f      	cmp	r2, #15
  403c46:	ddf3      	ble.n	403c30 <_malloc_r+0x54>
  403c48:	4670      	mov	r0, lr
  403c4a:	693c      	ldr	r4, [r7, #16]
  403c4c:	f8df e2e4 	ldr.w	lr, [pc, #740]	; 403f34 <_malloc_r+0x358>
  403c50:	4574      	cmp	r4, lr
  403c52:	f000 81ab 	beq.w	403fac <_malloc_r+0x3d0>
  403c56:	6863      	ldr	r3, [r4, #4]
  403c58:	f023 0303 	bic.w	r3, r3, #3
  403c5c:	1b9a      	subs	r2, r3, r6
  403c5e:	2a0f      	cmp	r2, #15
  403c60:	f300 8190 	bgt.w	403f84 <_malloc_r+0x3a8>
  403c64:	2a00      	cmp	r2, #0
  403c66:	f8c7 e014 	str.w	lr, [r7, #20]
  403c6a:	f8c7 e010 	str.w	lr, [r7, #16]
  403c6e:	f280 809d 	bge.w	403dac <_malloc_r+0x1d0>
  403c72:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  403c76:	f080 8161 	bcs.w	403f3c <_malloc_r+0x360>
  403c7a:	08db      	lsrs	r3, r3, #3
  403c7c:	f103 0c01 	add.w	ip, r3, #1
  403c80:	1099      	asrs	r1, r3, #2
  403c82:	687a      	ldr	r2, [r7, #4]
  403c84:	f857 803c 	ldr.w	r8, [r7, ip, lsl #3]
  403c88:	f8c4 8008 	str.w	r8, [r4, #8]
  403c8c:	2301      	movs	r3, #1
  403c8e:	408b      	lsls	r3, r1
  403c90:	eb07 01cc 	add.w	r1, r7, ip, lsl #3
  403c94:	4313      	orrs	r3, r2
  403c96:	3908      	subs	r1, #8
  403c98:	60e1      	str	r1, [r4, #12]
  403c9a:	607b      	str	r3, [r7, #4]
  403c9c:	f847 403c 	str.w	r4, [r7, ip, lsl #3]
  403ca0:	f8c8 400c 	str.w	r4, [r8, #12]
  403ca4:	1082      	asrs	r2, r0, #2
  403ca6:	2401      	movs	r4, #1
  403ca8:	4094      	lsls	r4, r2
  403caa:	429c      	cmp	r4, r3
  403cac:	f200 808b 	bhi.w	403dc6 <_malloc_r+0x1ea>
  403cb0:	421c      	tst	r4, r3
  403cb2:	d106      	bne.n	403cc2 <_malloc_r+0xe6>
  403cb4:	f020 0003 	bic.w	r0, r0, #3
  403cb8:	0064      	lsls	r4, r4, #1
  403cba:	421c      	tst	r4, r3
  403cbc:	f100 0004 	add.w	r0, r0, #4
  403cc0:	d0fa      	beq.n	403cb8 <_malloc_r+0xdc>
  403cc2:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
  403cc6:	46cc      	mov	ip, r9
  403cc8:	4680      	mov	r8, r0
  403cca:	f8dc 300c 	ldr.w	r3, [ip, #12]
  403cce:	459c      	cmp	ip, r3
  403cd0:	d107      	bne.n	403ce2 <_malloc_r+0x106>
  403cd2:	e16d      	b.n	403fb0 <_malloc_r+0x3d4>
  403cd4:	2a00      	cmp	r2, #0
  403cd6:	f280 817b 	bge.w	403fd0 <_malloc_r+0x3f4>
  403cda:	68db      	ldr	r3, [r3, #12]
  403cdc:	459c      	cmp	ip, r3
  403cde:	f000 8167 	beq.w	403fb0 <_malloc_r+0x3d4>
  403ce2:	6859      	ldr	r1, [r3, #4]
  403ce4:	f021 0103 	bic.w	r1, r1, #3
  403ce8:	1b8a      	subs	r2, r1, r6
  403cea:	2a0f      	cmp	r2, #15
  403cec:	ddf2      	ble.n	403cd4 <_malloc_r+0xf8>
  403cee:	f8d3 c00c 	ldr.w	ip, [r3, #12]
  403cf2:	f8d3 8008 	ldr.w	r8, [r3, #8]
  403cf6:	9300      	str	r3, [sp, #0]
  403cf8:	199c      	adds	r4, r3, r6
  403cfa:	4628      	mov	r0, r5
  403cfc:	f046 0601 	orr.w	r6, r6, #1
  403d00:	f042 0501 	orr.w	r5, r2, #1
  403d04:	605e      	str	r6, [r3, #4]
  403d06:	f8c8 c00c 	str.w	ip, [r8, #12]
  403d0a:	f8cc 8008 	str.w	r8, [ip, #8]
  403d0e:	617c      	str	r4, [r7, #20]
  403d10:	613c      	str	r4, [r7, #16]
  403d12:	f8c4 e00c 	str.w	lr, [r4, #12]
  403d16:	f8c4 e008 	str.w	lr, [r4, #8]
  403d1a:	6065      	str	r5, [r4, #4]
  403d1c:	505a      	str	r2, [r3, r1]
  403d1e:	f000 faff 	bl	404320 <__malloc_unlock>
  403d22:	9b00      	ldr	r3, [sp, #0]
  403d24:	f103 0408 	add.w	r4, r3, #8
  403d28:	e01e      	b.n	403d68 <_malloc_r+0x18c>
  403d2a:	2910      	cmp	r1, #16
  403d2c:	d820      	bhi.n	403d70 <_malloc_r+0x194>
  403d2e:	f000 faf1 	bl	404314 <__malloc_lock>
  403d32:	2610      	movs	r6, #16
  403d34:	2318      	movs	r3, #24
  403d36:	2002      	movs	r0, #2
  403d38:	4f79      	ldr	r7, [pc, #484]	; (403f20 <_malloc_r+0x344>)
  403d3a:	443b      	add	r3, r7
  403d3c:	f1a3 0208 	sub.w	r2, r3, #8
  403d40:	685c      	ldr	r4, [r3, #4]
  403d42:	4294      	cmp	r4, r2
  403d44:	f000 813d 	beq.w	403fc2 <_malloc_r+0x3e6>
  403d48:	6863      	ldr	r3, [r4, #4]
  403d4a:	68e1      	ldr	r1, [r4, #12]
  403d4c:	68a6      	ldr	r6, [r4, #8]
  403d4e:	f023 0303 	bic.w	r3, r3, #3
  403d52:	4423      	add	r3, r4
  403d54:	4628      	mov	r0, r5
  403d56:	685a      	ldr	r2, [r3, #4]
  403d58:	60f1      	str	r1, [r6, #12]
  403d5a:	f042 0201 	orr.w	r2, r2, #1
  403d5e:	608e      	str	r6, [r1, #8]
  403d60:	605a      	str	r2, [r3, #4]
  403d62:	f000 fadd 	bl	404320 <__malloc_unlock>
  403d66:	3408      	adds	r4, #8
  403d68:	4620      	mov	r0, r4
  403d6a:	b003      	add	sp, #12
  403d6c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403d70:	2400      	movs	r4, #0
  403d72:	230c      	movs	r3, #12
  403d74:	4620      	mov	r0, r4
  403d76:	602b      	str	r3, [r5, #0]
  403d78:	b003      	add	sp, #12
  403d7a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403d7e:	2040      	movs	r0, #64	; 0x40
  403d80:	f44f 7300 	mov.w	r3, #512	; 0x200
  403d84:	f04f 0e3f 	mov.w	lr, #63	; 0x3f
  403d88:	e74a      	b.n	403c20 <_malloc_r+0x44>
  403d8a:	4423      	add	r3, r4
  403d8c:	68e1      	ldr	r1, [r4, #12]
  403d8e:	685a      	ldr	r2, [r3, #4]
  403d90:	68a6      	ldr	r6, [r4, #8]
  403d92:	f042 0201 	orr.w	r2, r2, #1
  403d96:	60f1      	str	r1, [r6, #12]
  403d98:	4628      	mov	r0, r5
  403d9a:	608e      	str	r6, [r1, #8]
  403d9c:	605a      	str	r2, [r3, #4]
  403d9e:	f000 fabf 	bl	404320 <__malloc_unlock>
  403da2:	3408      	adds	r4, #8
  403da4:	4620      	mov	r0, r4
  403da6:	b003      	add	sp, #12
  403da8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403dac:	4423      	add	r3, r4
  403dae:	4628      	mov	r0, r5
  403db0:	685a      	ldr	r2, [r3, #4]
  403db2:	f042 0201 	orr.w	r2, r2, #1
  403db6:	605a      	str	r2, [r3, #4]
  403db8:	f000 fab2 	bl	404320 <__malloc_unlock>
  403dbc:	3408      	adds	r4, #8
  403dbe:	4620      	mov	r0, r4
  403dc0:	b003      	add	sp, #12
  403dc2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403dc6:	68bc      	ldr	r4, [r7, #8]
  403dc8:	6863      	ldr	r3, [r4, #4]
  403dca:	f023 0803 	bic.w	r8, r3, #3
  403dce:	45b0      	cmp	r8, r6
  403dd0:	d304      	bcc.n	403ddc <_malloc_r+0x200>
  403dd2:	eba8 0306 	sub.w	r3, r8, r6
  403dd6:	2b0f      	cmp	r3, #15
  403dd8:	f300 8085 	bgt.w	403ee6 <_malloc_r+0x30a>
  403ddc:	f8df 9158 	ldr.w	r9, [pc, #344]	; 403f38 <_malloc_r+0x35c>
  403de0:	4b50      	ldr	r3, [pc, #320]	; (403f24 <_malloc_r+0x348>)
  403de2:	f8d9 2000 	ldr.w	r2, [r9]
  403de6:	681b      	ldr	r3, [r3, #0]
  403de8:	3201      	adds	r2, #1
  403dea:	4433      	add	r3, r6
  403dec:	eb04 0a08 	add.w	sl, r4, r8
  403df0:	f000 8155 	beq.w	40409e <_malloc_r+0x4c2>
  403df4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
  403df8:	330f      	adds	r3, #15
  403dfa:	f423 6b7f 	bic.w	fp, r3, #4080	; 0xff0
  403dfe:	f02b 0b0f 	bic.w	fp, fp, #15
  403e02:	4659      	mov	r1, fp
  403e04:	4628      	mov	r0, r5
  403e06:	f000 fd8b 	bl	404920 <_sbrk_r>
  403e0a:	1c41      	adds	r1, r0, #1
  403e0c:	4602      	mov	r2, r0
  403e0e:	f000 80fc 	beq.w	40400a <_malloc_r+0x42e>
  403e12:	4582      	cmp	sl, r0
  403e14:	f200 80f7 	bhi.w	404006 <_malloc_r+0x42a>
  403e18:	4b43      	ldr	r3, [pc, #268]	; (403f28 <_malloc_r+0x34c>)
  403e1a:	6819      	ldr	r1, [r3, #0]
  403e1c:	4459      	add	r1, fp
  403e1e:	6019      	str	r1, [r3, #0]
  403e20:	f000 814d 	beq.w	4040be <_malloc_r+0x4e2>
  403e24:	f8d9 0000 	ldr.w	r0, [r9]
  403e28:	3001      	adds	r0, #1
  403e2a:	bf1b      	ittet	ne
  403e2c:	eba2 0a0a 	subne.w	sl, r2, sl
  403e30:	4451      	addne	r1, sl
  403e32:	f8c9 2000 	streq.w	r2, [r9]
  403e36:	6019      	strne	r1, [r3, #0]
  403e38:	f012 0107 	ands.w	r1, r2, #7
  403e3c:	f000 8115 	beq.w	40406a <_malloc_r+0x48e>
  403e40:	f1c1 0008 	rsb	r0, r1, #8
  403e44:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  403e48:	4402      	add	r2, r0
  403e4a:	3108      	adds	r1, #8
  403e4c:	eb02 090b 	add.w	r9, r2, fp
  403e50:	f3c9 090b 	ubfx	r9, r9, #0, #12
  403e54:	eba1 0909 	sub.w	r9, r1, r9
  403e58:	4649      	mov	r1, r9
  403e5a:	4628      	mov	r0, r5
  403e5c:	9301      	str	r3, [sp, #4]
  403e5e:	9200      	str	r2, [sp, #0]
  403e60:	f000 fd5e 	bl	404920 <_sbrk_r>
  403e64:	1c43      	adds	r3, r0, #1
  403e66:	e89d 000c 	ldmia.w	sp, {r2, r3}
  403e6a:	f000 8143 	beq.w	4040f4 <_malloc_r+0x518>
  403e6e:	1a80      	subs	r0, r0, r2
  403e70:	4448      	add	r0, r9
  403e72:	f040 0001 	orr.w	r0, r0, #1
  403e76:	6819      	ldr	r1, [r3, #0]
  403e78:	60ba      	str	r2, [r7, #8]
  403e7a:	4449      	add	r1, r9
  403e7c:	42bc      	cmp	r4, r7
  403e7e:	6050      	str	r0, [r2, #4]
  403e80:	6019      	str	r1, [r3, #0]
  403e82:	d017      	beq.n	403eb4 <_malloc_r+0x2d8>
  403e84:	f1b8 0f0f 	cmp.w	r8, #15
  403e88:	f240 80fb 	bls.w	404082 <_malloc_r+0x4a6>
  403e8c:	6860      	ldr	r0, [r4, #4]
  403e8e:	f1a8 020c 	sub.w	r2, r8, #12
  403e92:	f022 0207 	bic.w	r2, r2, #7
  403e96:	eb04 0e02 	add.w	lr, r4, r2
  403e9a:	f000 0001 	and.w	r0, r0, #1
  403e9e:	f04f 0c05 	mov.w	ip, #5
  403ea2:	4310      	orrs	r0, r2
  403ea4:	2a0f      	cmp	r2, #15
  403ea6:	6060      	str	r0, [r4, #4]
  403ea8:	f8ce c004 	str.w	ip, [lr, #4]
  403eac:	f8ce c008 	str.w	ip, [lr, #8]
  403eb0:	f200 8117 	bhi.w	4040e2 <_malloc_r+0x506>
  403eb4:	4b1d      	ldr	r3, [pc, #116]	; (403f2c <_malloc_r+0x350>)
  403eb6:	68bc      	ldr	r4, [r7, #8]
  403eb8:	681a      	ldr	r2, [r3, #0]
  403eba:	4291      	cmp	r1, r2
  403ebc:	bf88      	it	hi
  403ebe:	6019      	strhi	r1, [r3, #0]
  403ec0:	4b1b      	ldr	r3, [pc, #108]	; (403f30 <_malloc_r+0x354>)
  403ec2:	681a      	ldr	r2, [r3, #0]
  403ec4:	4291      	cmp	r1, r2
  403ec6:	6862      	ldr	r2, [r4, #4]
  403ec8:	bf88      	it	hi
  403eca:	6019      	strhi	r1, [r3, #0]
  403ecc:	f022 0203 	bic.w	r2, r2, #3
  403ed0:	4296      	cmp	r6, r2
  403ed2:	eba2 0306 	sub.w	r3, r2, r6
  403ed6:	d801      	bhi.n	403edc <_malloc_r+0x300>
  403ed8:	2b0f      	cmp	r3, #15
  403eda:	dc04      	bgt.n	403ee6 <_malloc_r+0x30a>
  403edc:	4628      	mov	r0, r5
  403ede:	f000 fa1f 	bl	404320 <__malloc_unlock>
  403ee2:	2400      	movs	r4, #0
  403ee4:	e740      	b.n	403d68 <_malloc_r+0x18c>
  403ee6:	19a2      	adds	r2, r4, r6
  403ee8:	f043 0301 	orr.w	r3, r3, #1
  403eec:	f046 0601 	orr.w	r6, r6, #1
  403ef0:	6066      	str	r6, [r4, #4]
  403ef2:	4628      	mov	r0, r5
  403ef4:	60ba      	str	r2, [r7, #8]
  403ef6:	6053      	str	r3, [r2, #4]
  403ef8:	f000 fa12 	bl	404320 <__malloc_unlock>
  403efc:	3408      	adds	r4, #8
  403efe:	4620      	mov	r0, r4
  403f00:	b003      	add	sp, #12
  403f02:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403f06:	2b14      	cmp	r3, #20
  403f08:	d971      	bls.n	403fee <_malloc_r+0x412>
  403f0a:	2b54      	cmp	r3, #84	; 0x54
  403f0c:	f200 80a3 	bhi.w	404056 <_malloc_r+0x47a>
  403f10:	0b33      	lsrs	r3, r6, #12
  403f12:	f103 006f 	add.w	r0, r3, #111	; 0x6f
  403f16:	f103 0e6e 	add.w	lr, r3, #110	; 0x6e
  403f1a:	00c3      	lsls	r3, r0, #3
  403f1c:	e680      	b.n	403c20 <_malloc_r+0x44>
  403f1e:	bf00      	nop
  403f20:	20400454 	.word	0x20400454
  403f24:	20400c9c 	.word	0x20400c9c
  403f28:	20400c6c 	.word	0x20400c6c
  403f2c:	20400c94 	.word	0x20400c94
  403f30:	20400c98 	.word	0x20400c98
  403f34:	2040045c 	.word	0x2040045c
  403f38:	2040085c 	.word	0x2040085c
  403f3c:	0a5a      	lsrs	r2, r3, #9
  403f3e:	2a04      	cmp	r2, #4
  403f40:	d95b      	bls.n	403ffa <_malloc_r+0x41e>
  403f42:	2a14      	cmp	r2, #20
  403f44:	f200 80ae 	bhi.w	4040a4 <_malloc_r+0x4c8>
  403f48:	f102 015c 	add.w	r1, r2, #92	; 0x5c
  403f4c:	00c9      	lsls	r1, r1, #3
  403f4e:	325b      	adds	r2, #91	; 0x5b
  403f50:	eb07 0c01 	add.w	ip, r7, r1
  403f54:	5879      	ldr	r1, [r7, r1]
  403f56:	f1ac 0c08 	sub.w	ip, ip, #8
  403f5a:	458c      	cmp	ip, r1
  403f5c:	f000 8088 	beq.w	404070 <_malloc_r+0x494>
  403f60:	684a      	ldr	r2, [r1, #4]
  403f62:	f022 0203 	bic.w	r2, r2, #3
  403f66:	4293      	cmp	r3, r2
  403f68:	d273      	bcs.n	404052 <_malloc_r+0x476>
  403f6a:	6889      	ldr	r1, [r1, #8]
  403f6c:	458c      	cmp	ip, r1
  403f6e:	d1f7      	bne.n	403f60 <_malloc_r+0x384>
  403f70:	f8dc 200c 	ldr.w	r2, [ip, #12]
  403f74:	687b      	ldr	r3, [r7, #4]
  403f76:	60e2      	str	r2, [r4, #12]
  403f78:	f8c4 c008 	str.w	ip, [r4, #8]
  403f7c:	6094      	str	r4, [r2, #8]
  403f7e:	f8cc 400c 	str.w	r4, [ip, #12]
  403f82:	e68f      	b.n	403ca4 <_malloc_r+0xc8>
  403f84:	19a1      	adds	r1, r4, r6
  403f86:	f046 0c01 	orr.w	ip, r6, #1
  403f8a:	f042 0601 	orr.w	r6, r2, #1
  403f8e:	f8c4 c004 	str.w	ip, [r4, #4]
  403f92:	4628      	mov	r0, r5
  403f94:	6179      	str	r1, [r7, #20]
  403f96:	6139      	str	r1, [r7, #16]
  403f98:	f8c1 e00c 	str.w	lr, [r1, #12]
  403f9c:	f8c1 e008 	str.w	lr, [r1, #8]
  403fa0:	604e      	str	r6, [r1, #4]
  403fa2:	50e2      	str	r2, [r4, r3]
  403fa4:	f000 f9bc 	bl	404320 <__malloc_unlock>
  403fa8:	3408      	adds	r4, #8
  403faa:	e6dd      	b.n	403d68 <_malloc_r+0x18c>
  403fac:	687b      	ldr	r3, [r7, #4]
  403fae:	e679      	b.n	403ca4 <_malloc_r+0xc8>
  403fb0:	f108 0801 	add.w	r8, r8, #1
  403fb4:	f018 0f03 	tst.w	r8, #3
  403fb8:	f10c 0c08 	add.w	ip, ip, #8
  403fbc:	f47f ae85 	bne.w	403cca <_malloc_r+0xee>
  403fc0:	e02d      	b.n	40401e <_malloc_r+0x442>
  403fc2:	68dc      	ldr	r4, [r3, #12]
  403fc4:	42a3      	cmp	r3, r4
  403fc6:	bf08      	it	eq
  403fc8:	3002      	addeq	r0, #2
  403fca:	f43f ae3e 	beq.w	403c4a <_malloc_r+0x6e>
  403fce:	e6bb      	b.n	403d48 <_malloc_r+0x16c>
  403fd0:	4419      	add	r1, r3
  403fd2:	461c      	mov	r4, r3
  403fd4:	684a      	ldr	r2, [r1, #4]
  403fd6:	68db      	ldr	r3, [r3, #12]
  403fd8:	f854 6f08 	ldr.w	r6, [r4, #8]!
  403fdc:	f042 0201 	orr.w	r2, r2, #1
  403fe0:	604a      	str	r2, [r1, #4]
  403fe2:	4628      	mov	r0, r5
  403fe4:	60f3      	str	r3, [r6, #12]
  403fe6:	609e      	str	r6, [r3, #8]
  403fe8:	f000 f99a 	bl	404320 <__malloc_unlock>
  403fec:	e6bc      	b.n	403d68 <_malloc_r+0x18c>
  403fee:	f103 005c 	add.w	r0, r3, #92	; 0x5c
  403ff2:	f103 0e5b 	add.w	lr, r3, #91	; 0x5b
  403ff6:	00c3      	lsls	r3, r0, #3
  403ff8:	e612      	b.n	403c20 <_malloc_r+0x44>
  403ffa:	099a      	lsrs	r2, r3, #6
  403ffc:	f102 0139 	add.w	r1, r2, #57	; 0x39
  404000:	00c9      	lsls	r1, r1, #3
  404002:	3238      	adds	r2, #56	; 0x38
  404004:	e7a4      	b.n	403f50 <_malloc_r+0x374>
  404006:	42bc      	cmp	r4, r7
  404008:	d054      	beq.n	4040b4 <_malloc_r+0x4d8>
  40400a:	68bc      	ldr	r4, [r7, #8]
  40400c:	6862      	ldr	r2, [r4, #4]
  40400e:	f022 0203 	bic.w	r2, r2, #3
  404012:	e75d      	b.n	403ed0 <_malloc_r+0x2f4>
  404014:	f859 3908 	ldr.w	r3, [r9], #-8
  404018:	4599      	cmp	r9, r3
  40401a:	f040 8086 	bne.w	40412a <_malloc_r+0x54e>
  40401e:	f010 0f03 	tst.w	r0, #3
  404022:	f100 30ff 	add.w	r0, r0, #4294967295
  404026:	d1f5      	bne.n	404014 <_malloc_r+0x438>
  404028:	687b      	ldr	r3, [r7, #4]
  40402a:	ea23 0304 	bic.w	r3, r3, r4
  40402e:	607b      	str	r3, [r7, #4]
  404030:	0064      	lsls	r4, r4, #1
  404032:	429c      	cmp	r4, r3
  404034:	f63f aec7 	bhi.w	403dc6 <_malloc_r+0x1ea>
  404038:	2c00      	cmp	r4, #0
  40403a:	f43f aec4 	beq.w	403dc6 <_malloc_r+0x1ea>
  40403e:	421c      	tst	r4, r3
  404040:	4640      	mov	r0, r8
  404042:	f47f ae3e 	bne.w	403cc2 <_malloc_r+0xe6>
  404046:	0064      	lsls	r4, r4, #1
  404048:	421c      	tst	r4, r3
  40404a:	f100 0004 	add.w	r0, r0, #4
  40404e:	d0fa      	beq.n	404046 <_malloc_r+0x46a>
  404050:	e637      	b.n	403cc2 <_malloc_r+0xe6>
  404052:	468c      	mov	ip, r1
  404054:	e78c      	b.n	403f70 <_malloc_r+0x394>
  404056:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  40405a:	d815      	bhi.n	404088 <_malloc_r+0x4ac>
  40405c:	0bf3      	lsrs	r3, r6, #15
  40405e:	f103 0078 	add.w	r0, r3, #120	; 0x78
  404062:	f103 0e77 	add.w	lr, r3, #119	; 0x77
  404066:	00c3      	lsls	r3, r0, #3
  404068:	e5da      	b.n	403c20 <_malloc_r+0x44>
  40406a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  40406e:	e6ed      	b.n	403e4c <_malloc_r+0x270>
  404070:	687b      	ldr	r3, [r7, #4]
  404072:	1092      	asrs	r2, r2, #2
  404074:	2101      	movs	r1, #1
  404076:	fa01 f202 	lsl.w	r2, r1, r2
  40407a:	4313      	orrs	r3, r2
  40407c:	607b      	str	r3, [r7, #4]
  40407e:	4662      	mov	r2, ip
  404080:	e779      	b.n	403f76 <_malloc_r+0x39a>
  404082:	2301      	movs	r3, #1
  404084:	6053      	str	r3, [r2, #4]
  404086:	e729      	b.n	403edc <_malloc_r+0x300>
  404088:	f240 5254 	movw	r2, #1364	; 0x554
  40408c:	4293      	cmp	r3, r2
  40408e:	d822      	bhi.n	4040d6 <_malloc_r+0x4fa>
  404090:	0cb3      	lsrs	r3, r6, #18
  404092:	f103 007d 	add.w	r0, r3, #125	; 0x7d
  404096:	f103 0e7c 	add.w	lr, r3, #124	; 0x7c
  40409a:	00c3      	lsls	r3, r0, #3
  40409c:	e5c0      	b.n	403c20 <_malloc_r+0x44>
  40409e:	f103 0b10 	add.w	fp, r3, #16
  4040a2:	e6ae      	b.n	403e02 <_malloc_r+0x226>
  4040a4:	2a54      	cmp	r2, #84	; 0x54
  4040a6:	d829      	bhi.n	4040fc <_malloc_r+0x520>
  4040a8:	0b1a      	lsrs	r2, r3, #12
  4040aa:	f102 016f 	add.w	r1, r2, #111	; 0x6f
  4040ae:	00c9      	lsls	r1, r1, #3
  4040b0:	326e      	adds	r2, #110	; 0x6e
  4040b2:	e74d      	b.n	403f50 <_malloc_r+0x374>
  4040b4:	4b20      	ldr	r3, [pc, #128]	; (404138 <_malloc_r+0x55c>)
  4040b6:	6819      	ldr	r1, [r3, #0]
  4040b8:	4459      	add	r1, fp
  4040ba:	6019      	str	r1, [r3, #0]
  4040bc:	e6b2      	b.n	403e24 <_malloc_r+0x248>
  4040be:	f3ca 000b 	ubfx	r0, sl, #0, #12
  4040c2:	2800      	cmp	r0, #0
  4040c4:	f47f aeae 	bne.w	403e24 <_malloc_r+0x248>
  4040c8:	eb08 030b 	add.w	r3, r8, fp
  4040cc:	68ba      	ldr	r2, [r7, #8]
  4040ce:	f043 0301 	orr.w	r3, r3, #1
  4040d2:	6053      	str	r3, [r2, #4]
  4040d4:	e6ee      	b.n	403eb4 <_malloc_r+0x2d8>
  4040d6:	207f      	movs	r0, #127	; 0x7f
  4040d8:	f44f 737e 	mov.w	r3, #1016	; 0x3f8
  4040dc:	f04f 0e7e 	mov.w	lr, #126	; 0x7e
  4040e0:	e59e      	b.n	403c20 <_malloc_r+0x44>
  4040e2:	f104 0108 	add.w	r1, r4, #8
  4040e6:	4628      	mov	r0, r5
  4040e8:	9300      	str	r3, [sp, #0]
  4040ea:	f000 fe17 	bl	404d1c <_free_r>
  4040ee:	9b00      	ldr	r3, [sp, #0]
  4040f0:	6819      	ldr	r1, [r3, #0]
  4040f2:	e6df      	b.n	403eb4 <_malloc_r+0x2d8>
  4040f4:	2001      	movs	r0, #1
  4040f6:	f04f 0900 	mov.w	r9, #0
  4040fa:	e6bc      	b.n	403e76 <_malloc_r+0x29a>
  4040fc:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  404100:	d805      	bhi.n	40410e <_malloc_r+0x532>
  404102:	0bda      	lsrs	r2, r3, #15
  404104:	f102 0178 	add.w	r1, r2, #120	; 0x78
  404108:	00c9      	lsls	r1, r1, #3
  40410a:	3277      	adds	r2, #119	; 0x77
  40410c:	e720      	b.n	403f50 <_malloc_r+0x374>
  40410e:	f240 5154 	movw	r1, #1364	; 0x554
  404112:	428a      	cmp	r2, r1
  404114:	d805      	bhi.n	404122 <_malloc_r+0x546>
  404116:	0c9a      	lsrs	r2, r3, #18
  404118:	f102 017d 	add.w	r1, r2, #125	; 0x7d
  40411c:	00c9      	lsls	r1, r1, #3
  40411e:	327c      	adds	r2, #124	; 0x7c
  404120:	e716      	b.n	403f50 <_malloc_r+0x374>
  404122:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
  404126:	227e      	movs	r2, #126	; 0x7e
  404128:	e712      	b.n	403f50 <_malloc_r+0x374>
  40412a:	687b      	ldr	r3, [r7, #4]
  40412c:	e780      	b.n	404030 <_malloc_r+0x454>
  40412e:	08f0      	lsrs	r0, r6, #3
  404130:	f106 0308 	add.w	r3, r6, #8
  404134:	e600      	b.n	403d38 <_malloc_r+0x15c>
  404136:	bf00      	nop
  404138:	20400c6c 	.word	0x20400c6c
  40413c:	00000000 	.word	0x00000000

00404140 <memchr>:
  404140:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  404144:	2a10      	cmp	r2, #16
  404146:	db2b      	blt.n	4041a0 <memchr+0x60>
  404148:	f010 0f07 	tst.w	r0, #7
  40414c:	d008      	beq.n	404160 <memchr+0x20>
  40414e:	f810 3b01 	ldrb.w	r3, [r0], #1
  404152:	3a01      	subs	r2, #1
  404154:	428b      	cmp	r3, r1
  404156:	d02d      	beq.n	4041b4 <memchr+0x74>
  404158:	f010 0f07 	tst.w	r0, #7
  40415c:	b342      	cbz	r2, 4041b0 <memchr+0x70>
  40415e:	d1f6      	bne.n	40414e <memchr+0xe>
  404160:	b4f0      	push	{r4, r5, r6, r7}
  404162:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
  404166:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
  40416a:	f022 0407 	bic.w	r4, r2, #7
  40416e:	f07f 0700 	mvns.w	r7, #0
  404172:	2300      	movs	r3, #0
  404174:	e8f0 5602 	ldrd	r5, r6, [r0], #8
  404178:	3c08      	subs	r4, #8
  40417a:	ea85 0501 	eor.w	r5, r5, r1
  40417e:	ea86 0601 	eor.w	r6, r6, r1
  404182:	fa85 f547 	uadd8	r5, r5, r7
  404186:	faa3 f587 	sel	r5, r3, r7
  40418a:	fa86 f647 	uadd8	r6, r6, r7
  40418e:	faa5 f687 	sel	r6, r5, r7
  404192:	b98e      	cbnz	r6, 4041b8 <memchr+0x78>
  404194:	d1ee      	bne.n	404174 <memchr+0x34>
  404196:	bcf0      	pop	{r4, r5, r6, r7}
  404198:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  40419c:	f002 0207 	and.w	r2, r2, #7
  4041a0:	b132      	cbz	r2, 4041b0 <memchr+0x70>
  4041a2:	f810 3b01 	ldrb.w	r3, [r0], #1
  4041a6:	3a01      	subs	r2, #1
  4041a8:	ea83 0301 	eor.w	r3, r3, r1
  4041ac:	b113      	cbz	r3, 4041b4 <memchr+0x74>
  4041ae:	d1f8      	bne.n	4041a2 <memchr+0x62>
  4041b0:	2000      	movs	r0, #0
  4041b2:	4770      	bx	lr
  4041b4:	3801      	subs	r0, #1
  4041b6:	4770      	bx	lr
  4041b8:	2d00      	cmp	r5, #0
  4041ba:	bf06      	itte	eq
  4041bc:	4635      	moveq	r5, r6
  4041be:	3803      	subeq	r0, #3
  4041c0:	3807      	subne	r0, #7
  4041c2:	f015 0f01 	tst.w	r5, #1
  4041c6:	d107      	bne.n	4041d8 <memchr+0x98>
  4041c8:	3001      	adds	r0, #1
  4041ca:	f415 7f80 	tst.w	r5, #256	; 0x100
  4041ce:	bf02      	ittt	eq
  4041d0:	3001      	addeq	r0, #1
  4041d2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
  4041d6:	3001      	addeq	r0, #1
  4041d8:	bcf0      	pop	{r4, r5, r6, r7}
  4041da:	3801      	subs	r0, #1
  4041dc:	4770      	bx	lr
  4041de:	bf00      	nop

004041e0 <memcpy>:
  4041e0:	4684      	mov	ip, r0
  4041e2:	ea41 0300 	orr.w	r3, r1, r0
  4041e6:	f013 0303 	ands.w	r3, r3, #3
  4041ea:	d16d      	bne.n	4042c8 <memcpy+0xe8>
  4041ec:	3a40      	subs	r2, #64	; 0x40
  4041ee:	d341      	bcc.n	404274 <memcpy+0x94>
  4041f0:	f851 3b04 	ldr.w	r3, [r1], #4
  4041f4:	f840 3b04 	str.w	r3, [r0], #4
  4041f8:	f851 3b04 	ldr.w	r3, [r1], #4
  4041fc:	f840 3b04 	str.w	r3, [r0], #4
  404200:	f851 3b04 	ldr.w	r3, [r1], #4
  404204:	f840 3b04 	str.w	r3, [r0], #4
  404208:	f851 3b04 	ldr.w	r3, [r1], #4
  40420c:	f840 3b04 	str.w	r3, [r0], #4
  404210:	f851 3b04 	ldr.w	r3, [r1], #4
  404214:	f840 3b04 	str.w	r3, [r0], #4
  404218:	f851 3b04 	ldr.w	r3, [r1], #4
  40421c:	f840 3b04 	str.w	r3, [r0], #4
  404220:	f851 3b04 	ldr.w	r3, [r1], #4
  404224:	f840 3b04 	str.w	r3, [r0], #4
  404228:	f851 3b04 	ldr.w	r3, [r1], #4
  40422c:	f840 3b04 	str.w	r3, [r0], #4
  404230:	f851 3b04 	ldr.w	r3, [r1], #4
  404234:	f840 3b04 	str.w	r3, [r0], #4
  404238:	f851 3b04 	ldr.w	r3, [r1], #4
  40423c:	f840 3b04 	str.w	r3, [r0], #4
  404240:	f851 3b04 	ldr.w	r3, [r1], #4
  404244:	f840 3b04 	str.w	r3, [r0], #4
  404248:	f851 3b04 	ldr.w	r3, [r1], #4
  40424c:	f840 3b04 	str.w	r3, [r0], #4
  404250:	f851 3b04 	ldr.w	r3, [r1], #4
  404254:	f840 3b04 	str.w	r3, [r0], #4
  404258:	f851 3b04 	ldr.w	r3, [r1], #4
  40425c:	f840 3b04 	str.w	r3, [r0], #4
  404260:	f851 3b04 	ldr.w	r3, [r1], #4
  404264:	f840 3b04 	str.w	r3, [r0], #4
  404268:	f851 3b04 	ldr.w	r3, [r1], #4
  40426c:	f840 3b04 	str.w	r3, [r0], #4
  404270:	3a40      	subs	r2, #64	; 0x40
  404272:	d2bd      	bcs.n	4041f0 <memcpy+0x10>
  404274:	3230      	adds	r2, #48	; 0x30
  404276:	d311      	bcc.n	40429c <memcpy+0xbc>
  404278:	f851 3b04 	ldr.w	r3, [r1], #4
  40427c:	f840 3b04 	str.w	r3, [r0], #4
  404280:	f851 3b04 	ldr.w	r3, [r1], #4
  404284:	f840 3b04 	str.w	r3, [r0], #4
  404288:	f851 3b04 	ldr.w	r3, [r1], #4
  40428c:	f840 3b04 	str.w	r3, [r0], #4
  404290:	f851 3b04 	ldr.w	r3, [r1], #4
  404294:	f840 3b04 	str.w	r3, [r0], #4
  404298:	3a10      	subs	r2, #16
  40429a:	d2ed      	bcs.n	404278 <memcpy+0x98>
  40429c:	320c      	adds	r2, #12
  40429e:	d305      	bcc.n	4042ac <memcpy+0xcc>
  4042a0:	f851 3b04 	ldr.w	r3, [r1], #4
  4042a4:	f840 3b04 	str.w	r3, [r0], #4
  4042a8:	3a04      	subs	r2, #4
  4042aa:	d2f9      	bcs.n	4042a0 <memcpy+0xc0>
  4042ac:	3204      	adds	r2, #4
  4042ae:	d008      	beq.n	4042c2 <memcpy+0xe2>
  4042b0:	07d2      	lsls	r2, r2, #31
  4042b2:	bf1c      	itt	ne
  4042b4:	f811 3b01 	ldrbne.w	r3, [r1], #1
  4042b8:	f800 3b01 	strbne.w	r3, [r0], #1
  4042bc:	d301      	bcc.n	4042c2 <memcpy+0xe2>
  4042be:	880b      	ldrh	r3, [r1, #0]
  4042c0:	8003      	strh	r3, [r0, #0]
  4042c2:	4660      	mov	r0, ip
  4042c4:	4770      	bx	lr
  4042c6:	bf00      	nop
  4042c8:	2a08      	cmp	r2, #8
  4042ca:	d313      	bcc.n	4042f4 <memcpy+0x114>
  4042cc:	078b      	lsls	r3, r1, #30
  4042ce:	d08d      	beq.n	4041ec <memcpy+0xc>
  4042d0:	f010 0303 	ands.w	r3, r0, #3
  4042d4:	d08a      	beq.n	4041ec <memcpy+0xc>
  4042d6:	f1c3 0304 	rsb	r3, r3, #4
  4042da:	1ad2      	subs	r2, r2, r3
  4042dc:	07db      	lsls	r3, r3, #31
  4042de:	bf1c      	itt	ne
  4042e0:	f811 3b01 	ldrbne.w	r3, [r1], #1
  4042e4:	f800 3b01 	strbne.w	r3, [r0], #1
  4042e8:	d380      	bcc.n	4041ec <memcpy+0xc>
  4042ea:	f831 3b02 	ldrh.w	r3, [r1], #2
  4042ee:	f820 3b02 	strh.w	r3, [r0], #2
  4042f2:	e77b      	b.n	4041ec <memcpy+0xc>
  4042f4:	3a04      	subs	r2, #4
  4042f6:	d3d9      	bcc.n	4042ac <memcpy+0xcc>
  4042f8:	3a01      	subs	r2, #1
  4042fa:	f811 3b01 	ldrb.w	r3, [r1], #1
  4042fe:	f800 3b01 	strb.w	r3, [r0], #1
  404302:	d2f9      	bcs.n	4042f8 <memcpy+0x118>
  404304:	780b      	ldrb	r3, [r1, #0]
  404306:	7003      	strb	r3, [r0, #0]
  404308:	784b      	ldrb	r3, [r1, #1]
  40430a:	7043      	strb	r3, [r0, #1]
  40430c:	788b      	ldrb	r3, [r1, #2]
  40430e:	7083      	strb	r3, [r0, #2]
  404310:	4660      	mov	r0, ip
  404312:	4770      	bx	lr

00404314 <__malloc_lock>:
  404314:	4801      	ldr	r0, [pc, #4]	; (40431c <__malloc_lock+0x8>)
  404316:	f7ff bc5d 	b.w	403bd4 <__retarget_lock_acquire_recursive>
  40431a:	bf00      	nop
  40431c:	20400cb0 	.word	0x20400cb0

00404320 <__malloc_unlock>:
  404320:	4801      	ldr	r0, [pc, #4]	; (404328 <__malloc_unlock+0x8>)
  404322:	f7ff bc59 	b.w	403bd8 <__retarget_lock_release_recursive>
  404326:	bf00      	nop
  404328:	20400cb0 	.word	0x20400cb0

0040432c <_Balloc>:
  40432c:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  40432e:	b570      	push	{r4, r5, r6, lr}
  404330:	4605      	mov	r5, r0
  404332:	460c      	mov	r4, r1
  404334:	b14b      	cbz	r3, 40434a <_Balloc+0x1e>
  404336:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
  40433a:	b180      	cbz	r0, 40435e <_Balloc+0x32>
  40433c:	6802      	ldr	r2, [r0, #0]
  40433e:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
  404342:	2300      	movs	r3, #0
  404344:	6103      	str	r3, [r0, #16]
  404346:	60c3      	str	r3, [r0, #12]
  404348:	bd70      	pop	{r4, r5, r6, pc}
  40434a:	2221      	movs	r2, #33	; 0x21
  40434c:	2104      	movs	r1, #4
  40434e:	f000 fc65 	bl	404c1c <_calloc_r>
  404352:	64e8      	str	r0, [r5, #76]	; 0x4c
  404354:	4603      	mov	r3, r0
  404356:	2800      	cmp	r0, #0
  404358:	d1ed      	bne.n	404336 <_Balloc+0xa>
  40435a:	2000      	movs	r0, #0
  40435c:	bd70      	pop	{r4, r5, r6, pc}
  40435e:	2101      	movs	r1, #1
  404360:	fa01 f604 	lsl.w	r6, r1, r4
  404364:	1d72      	adds	r2, r6, #5
  404366:	4628      	mov	r0, r5
  404368:	0092      	lsls	r2, r2, #2
  40436a:	f000 fc57 	bl	404c1c <_calloc_r>
  40436e:	2800      	cmp	r0, #0
  404370:	d0f3      	beq.n	40435a <_Balloc+0x2e>
  404372:	6044      	str	r4, [r0, #4]
  404374:	6086      	str	r6, [r0, #8]
  404376:	e7e4      	b.n	404342 <_Balloc+0x16>

00404378 <_Bfree>:
  404378:	b131      	cbz	r1, 404388 <_Bfree+0x10>
  40437a:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  40437c:	684a      	ldr	r2, [r1, #4]
  40437e:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
  404382:	6008      	str	r0, [r1, #0]
  404384:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  404388:	4770      	bx	lr
  40438a:	bf00      	nop

0040438c <__multadd>:
  40438c:	b5f0      	push	{r4, r5, r6, r7, lr}
  40438e:	690c      	ldr	r4, [r1, #16]
  404390:	b083      	sub	sp, #12
  404392:	460d      	mov	r5, r1
  404394:	4606      	mov	r6, r0
  404396:	f101 0e14 	add.w	lr, r1, #20
  40439a:	2700      	movs	r7, #0
  40439c:	f8de 0000 	ldr.w	r0, [lr]
  4043a0:	b281      	uxth	r1, r0
  4043a2:	fb02 3301 	mla	r3, r2, r1, r3
  4043a6:	0c01      	lsrs	r1, r0, #16
  4043a8:	0c18      	lsrs	r0, r3, #16
  4043aa:	fb02 0101 	mla	r1, r2, r1, r0
  4043ae:	b29b      	uxth	r3, r3
  4043b0:	3701      	adds	r7, #1
  4043b2:	eb03 4301 	add.w	r3, r3, r1, lsl #16
  4043b6:	42bc      	cmp	r4, r7
  4043b8:	f84e 3b04 	str.w	r3, [lr], #4
  4043bc:	ea4f 4311 	mov.w	r3, r1, lsr #16
  4043c0:	dcec      	bgt.n	40439c <__multadd+0x10>
  4043c2:	b13b      	cbz	r3, 4043d4 <__multadd+0x48>
  4043c4:	68aa      	ldr	r2, [r5, #8]
  4043c6:	4294      	cmp	r4, r2
  4043c8:	da07      	bge.n	4043da <__multadd+0x4e>
  4043ca:	eb05 0284 	add.w	r2, r5, r4, lsl #2
  4043ce:	3401      	adds	r4, #1
  4043d0:	6153      	str	r3, [r2, #20]
  4043d2:	612c      	str	r4, [r5, #16]
  4043d4:	4628      	mov	r0, r5
  4043d6:	b003      	add	sp, #12
  4043d8:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4043da:	6869      	ldr	r1, [r5, #4]
  4043dc:	9301      	str	r3, [sp, #4]
  4043de:	3101      	adds	r1, #1
  4043e0:	4630      	mov	r0, r6
  4043e2:	f7ff ffa3 	bl	40432c <_Balloc>
  4043e6:	692a      	ldr	r2, [r5, #16]
  4043e8:	3202      	adds	r2, #2
  4043ea:	f105 010c 	add.w	r1, r5, #12
  4043ee:	4607      	mov	r7, r0
  4043f0:	0092      	lsls	r2, r2, #2
  4043f2:	300c      	adds	r0, #12
  4043f4:	f7ff fef4 	bl	4041e0 <memcpy>
  4043f8:	6cf2      	ldr	r2, [r6, #76]	; 0x4c
  4043fa:	6869      	ldr	r1, [r5, #4]
  4043fc:	9b01      	ldr	r3, [sp, #4]
  4043fe:	f852 0021 	ldr.w	r0, [r2, r1, lsl #2]
  404402:	6028      	str	r0, [r5, #0]
  404404:	f842 5021 	str.w	r5, [r2, r1, lsl #2]
  404408:	463d      	mov	r5, r7
  40440a:	e7de      	b.n	4043ca <__multadd+0x3e>

0040440c <__hi0bits>:
  40440c:	0c02      	lsrs	r2, r0, #16
  40440e:	0412      	lsls	r2, r2, #16
  404410:	4603      	mov	r3, r0
  404412:	b9b2      	cbnz	r2, 404442 <__hi0bits+0x36>
  404414:	0403      	lsls	r3, r0, #16
  404416:	2010      	movs	r0, #16
  404418:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
  40441c:	bf04      	itt	eq
  40441e:	021b      	lsleq	r3, r3, #8
  404420:	3008      	addeq	r0, #8
  404422:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
  404426:	bf04      	itt	eq
  404428:	011b      	lsleq	r3, r3, #4
  40442a:	3004      	addeq	r0, #4
  40442c:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
  404430:	bf04      	itt	eq
  404432:	009b      	lsleq	r3, r3, #2
  404434:	3002      	addeq	r0, #2
  404436:	2b00      	cmp	r3, #0
  404438:	db02      	blt.n	404440 <__hi0bits+0x34>
  40443a:	005b      	lsls	r3, r3, #1
  40443c:	d403      	bmi.n	404446 <__hi0bits+0x3a>
  40443e:	2020      	movs	r0, #32
  404440:	4770      	bx	lr
  404442:	2000      	movs	r0, #0
  404444:	e7e8      	b.n	404418 <__hi0bits+0xc>
  404446:	3001      	adds	r0, #1
  404448:	4770      	bx	lr
  40444a:	bf00      	nop

0040444c <__lo0bits>:
  40444c:	6803      	ldr	r3, [r0, #0]
  40444e:	f013 0207 	ands.w	r2, r3, #7
  404452:	4601      	mov	r1, r0
  404454:	d007      	beq.n	404466 <__lo0bits+0x1a>
  404456:	07da      	lsls	r2, r3, #31
  404458:	d421      	bmi.n	40449e <__lo0bits+0x52>
  40445a:	0798      	lsls	r0, r3, #30
  40445c:	d421      	bmi.n	4044a2 <__lo0bits+0x56>
  40445e:	089b      	lsrs	r3, r3, #2
  404460:	600b      	str	r3, [r1, #0]
  404462:	2002      	movs	r0, #2
  404464:	4770      	bx	lr
  404466:	b298      	uxth	r0, r3
  404468:	b198      	cbz	r0, 404492 <__lo0bits+0x46>
  40446a:	4610      	mov	r0, r2
  40446c:	f013 0fff 	tst.w	r3, #255	; 0xff
  404470:	bf04      	itt	eq
  404472:	0a1b      	lsreq	r3, r3, #8
  404474:	3008      	addeq	r0, #8
  404476:	071a      	lsls	r2, r3, #28
  404478:	bf04      	itt	eq
  40447a:	091b      	lsreq	r3, r3, #4
  40447c:	3004      	addeq	r0, #4
  40447e:	079a      	lsls	r2, r3, #30
  404480:	bf04      	itt	eq
  404482:	089b      	lsreq	r3, r3, #2
  404484:	3002      	addeq	r0, #2
  404486:	07da      	lsls	r2, r3, #31
  404488:	d407      	bmi.n	40449a <__lo0bits+0x4e>
  40448a:	085b      	lsrs	r3, r3, #1
  40448c:	d104      	bne.n	404498 <__lo0bits+0x4c>
  40448e:	2020      	movs	r0, #32
  404490:	4770      	bx	lr
  404492:	0c1b      	lsrs	r3, r3, #16
  404494:	2010      	movs	r0, #16
  404496:	e7e9      	b.n	40446c <__lo0bits+0x20>
  404498:	3001      	adds	r0, #1
  40449a:	600b      	str	r3, [r1, #0]
  40449c:	4770      	bx	lr
  40449e:	2000      	movs	r0, #0
  4044a0:	4770      	bx	lr
  4044a2:	085b      	lsrs	r3, r3, #1
  4044a4:	600b      	str	r3, [r1, #0]
  4044a6:	2001      	movs	r0, #1
  4044a8:	4770      	bx	lr
  4044aa:	bf00      	nop

004044ac <__i2b>:
  4044ac:	b510      	push	{r4, lr}
  4044ae:	460c      	mov	r4, r1
  4044b0:	2101      	movs	r1, #1
  4044b2:	f7ff ff3b 	bl	40432c <_Balloc>
  4044b6:	2201      	movs	r2, #1
  4044b8:	6144      	str	r4, [r0, #20]
  4044ba:	6102      	str	r2, [r0, #16]
  4044bc:	bd10      	pop	{r4, pc}
  4044be:	bf00      	nop

004044c0 <__multiply>:
  4044c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4044c4:	690c      	ldr	r4, [r1, #16]
  4044c6:	6915      	ldr	r5, [r2, #16]
  4044c8:	42ac      	cmp	r4, r5
  4044ca:	b083      	sub	sp, #12
  4044cc:	468b      	mov	fp, r1
  4044ce:	4616      	mov	r6, r2
  4044d0:	da04      	bge.n	4044dc <__multiply+0x1c>
  4044d2:	4622      	mov	r2, r4
  4044d4:	46b3      	mov	fp, r6
  4044d6:	462c      	mov	r4, r5
  4044d8:	460e      	mov	r6, r1
  4044da:	4615      	mov	r5, r2
  4044dc:	f8db 3008 	ldr.w	r3, [fp, #8]
  4044e0:	f8db 1004 	ldr.w	r1, [fp, #4]
  4044e4:	eb04 0805 	add.w	r8, r4, r5
  4044e8:	4598      	cmp	r8, r3
  4044ea:	bfc8      	it	gt
  4044ec:	3101      	addgt	r1, #1
  4044ee:	f7ff ff1d 	bl	40432c <_Balloc>
  4044f2:	f100 0914 	add.w	r9, r0, #20
  4044f6:	eb09 0a88 	add.w	sl, r9, r8, lsl #2
  4044fa:	45d1      	cmp	r9, sl
  4044fc:	9000      	str	r0, [sp, #0]
  4044fe:	d205      	bcs.n	40450c <__multiply+0x4c>
  404500:	464b      	mov	r3, r9
  404502:	2100      	movs	r1, #0
  404504:	f843 1b04 	str.w	r1, [r3], #4
  404508:	459a      	cmp	sl, r3
  40450a:	d8fb      	bhi.n	404504 <__multiply+0x44>
  40450c:	f106 0c14 	add.w	ip, r6, #20
  404510:	eb0c 0385 	add.w	r3, ip, r5, lsl #2
  404514:	f10b 0b14 	add.w	fp, fp, #20
  404518:	459c      	cmp	ip, r3
  40451a:	eb0b 0e84 	add.w	lr, fp, r4, lsl #2
  40451e:	d24c      	bcs.n	4045ba <__multiply+0xfa>
  404520:	f8cd a004 	str.w	sl, [sp, #4]
  404524:	469a      	mov	sl, r3
  404526:	f8dc 5000 	ldr.w	r5, [ip]
  40452a:	b2af      	uxth	r7, r5
  40452c:	b1ef      	cbz	r7, 40456a <__multiply+0xaa>
  40452e:	2100      	movs	r1, #0
  404530:	464d      	mov	r5, r9
  404532:	465e      	mov	r6, fp
  404534:	460c      	mov	r4, r1
  404536:	f856 2b04 	ldr.w	r2, [r6], #4
  40453a:	6828      	ldr	r0, [r5, #0]
  40453c:	b293      	uxth	r3, r2
  40453e:	b281      	uxth	r1, r0
  404540:	fb07 1303 	mla	r3, r7, r3, r1
  404544:	0c12      	lsrs	r2, r2, #16
  404546:	0c01      	lsrs	r1, r0, #16
  404548:	4423      	add	r3, r4
  40454a:	fb07 1102 	mla	r1, r7, r2, r1
  40454e:	eb01 4113 	add.w	r1, r1, r3, lsr #16
  404552:	b29b      	uxth	r3, r3
  404554:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
  404558:	45b6      	cmp	lr, r6
  40455a:	f845 3b04 	str.w	r3, [r5], #4
  40455e:	ea4f 4411 	mov.w	r4, r1, lsr #16
  404562:	d8e8      	bhi.n	404536 <__multiply+0x76>
  404564:	602c      	str	r4, [r5, #0]
  404566:	f8dc 5000 	ldr.w	r5, [ip]
  40456a:	0c2d      	lsrs	r5, r5, #16
  40456c:	d01d      	beq.n	4045aa <__multiply+0xea>
  40456e:	f8d9 3000 	ldr.w	r3, [r9]
  404572:	4648      	mov	r0, r9
  404574:	461c      	mov	r4, r3
  404576:	4659      	mov	r1, fp
  404578:	2200      	movs	r2, #0
  40457a:	880e      	ldrh	r6, [r1, #0]
  40457c:	0c24      	lsrs	r4, r4, #16
  40457e:	fb05 4406 	mla	r4, r5, r6, r4
  404582:	4422      	add	r2, r4
  404584:	b29b      	uxth	r3, r3
  404586:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  40458a:	f840 3b04 	str.w	r3, [r0], #4
  40458e:	f851 3b04 	ldr.w	r3, [r1], #4
  404592:	6804      	ldr	r4, [r0, #0]
  404594:	0c1b      	lsrs	r3, r3, #16
  404596:	b2a6      	uxth	r6, r4
  404598:	fb05 6303 	mla	r3, r5, r3, r6
  40459c:	eb03 4312 	add.w	r3, r3, r2, lsr #16
  4045a0:	458e      	cmp	lr, r1
  4045a2:	ea4f 4213 	mov.w	r2, r3, lsr #16
  4045a6:	d8e8      	bhi.n	40457a <__multiply+0xba>
  4045a8:	6003      	str	r3, [r0, #0]
  4045aa:	f10c 0c04 	add.w	ip, ip, #4
  4045ae:	45e2      	cmp	sl, ip
  4045b0:	f109 0904 	add.w	r9, r9, #4
  4045b4:	d8b7      	bhi.n	404526 <__multiply+0x66>
  4045b6:	f8dd a004 	ldr.w	sl, [sp, #4]
  4045ba:	f1b8 0f00 	cmp.w	r8, #0
  4045be:	dd0b      	ble.n	4045d8 <__multiply+0x118>
  4045c0:	f85a 3c04 	ldr.w	r3, [sl, #-4]
  4045c4:	f1aa 0a04 	sub.w	sl, sl, #4
  4045c8:	b11b      	cbz	r3, 4045d2 <__multiply+0x112>
  4045ca:	e005      	b.n	4045d8 <__multiply+0x118>
  4045cc:	f85a 3d04 	ldr.w	r3, [sl, #-4]!
  4045d0:	b913      	cbnz	r3, 4045d8 <__multiply+0x118>
  4045d2:	f1b8 0801 	subs.w	r8, r8, #1
  4045d6:	d1f9      	bne.n	4045cc <__multiply+0x10c>
  4045d8:	9800      	ldr	r0, [sp, #0]
  4045da:	f8c0 8010 	str.w	r8, [r0, #16]
  4045de:	b003      	add	sp, #12
  4045e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

004045e4 <__pow5mult>:
  4045e4:	f012 0303 	ands.w	r3, r2, #3
  4045e8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4045ec:	4614      	mov	r4, r2
  4045ee:	4607      	mov	r7, r0
  4045f0:	d12e      	bne.n	404650 <__pow5mult+0x6c>
  4045f2:	460d      	mov	r5, r1
  4045f4:	10a4      	asrs	r4, r4, #2
  4045f6:	d01c      	beq.n	404632 <__pow5mult+0x4e>
  4045f8:	6cbe      	ldr	r6, [r7, #72]	; 0x48
  4045fa:	b396      	cbz	r6, 404662 <__pow5mult+0x7e>
  4045fc:	07e3      	lsls	r3, r4, #31
  4045fe:	f04f 0800 	mov.w	r8, #0
  404602:	d406      	bmi.n	404612 <__pow5mult+0x2e>
  404604:	1064      	asrs	r4, r4, #1
  404606:	d014      	beq.n	404632 <__pow5mult+0x4e>
  404608:	6830      	ldr	r0, [r6, #0]
  40460a:	b1a8      	cbz	r0, 404638 <__pow5mult+0x54>
  40460c:	4606      	mov	r6, r0
  40460e:	07e3      	lsls	r3, r4, #31
  404610:	d5f8      	bpl.n	404604 <__pow5mult+0x20>
  404612:	4632      	mov	r2, r6
  404614:	4629      	mov	r1, r5
  404616:	4638      	mov	r0, r7
  404618:	f7ff ff52 	bl	4044c0 <__multiply>
  40461c:	b1b5      	cbz	r5, 40464c <__pow5mult+0x68>
  40461e:	686a      	ldr	r2, [r5, #4]
  404620:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  404622:	1064      	asrs	r4, r4, #1
  404624:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  404628:	6029      	str	r1, [r5, #0]
  40462a:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
  40462e:	4605      	mov	r5, r0
  404630:	d1ea      	bne.n	404608 <__pow5mult+0x24>
  404632:	4628      	mov	r0, r5
  404634:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  404638:	4632      	mov	r2, r6
  40463a:	4631      	mov	r1, r6
  40463c:	4638      	mov	r0, r7
  40463e:	f7ff ff3f 	bl	4044c0 <__multiply>
  404642:	6030      	str	r0, [r6, #0]
  404644:	f8c0 8000 	str.w	r8, [r0]
  404648:	4606      	mov	r6, r0
  40464a:	e7e0      	b.n	40460e <__pow5mult+0x2a>
  40464c:	4605      	mov	r5, r0
  40464e:	e7d9      	b.n	404604 <__pow5mult+0x20>
  404650:	1e5a      	subs	r2, r3, #1
  404652:	4d0b      	ldr	r5, [pc, #44]	; (404680 <__pow5mult+0x9c>)
  404654:	2300      	movs	r3, #0
  404656:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
  40465a:	f7ff fe97 	bl	40438c <__multadd>
  40465e:	4605      	mov	r5, r0
  404660:	e7c8      	b.n	4045f4 <__pow5mult+0x10>
  404662:	2101      	movs	r1, #1
  404664:	4638      	mov	r0, r7
  404666:	f7ff fe61 	bl	40432c <_Balloc>
  40466a:	f240 2171 	movw	r1, #625	; 0x271
  40466e:	2201      	movs	r2, #1
  404670:	2300      	movs	r3, #0
  404672:	6141      	str	r1, [r0, #20]
  404674:	6102      	str	r2, [r0, #16]
  404676:	4606      	mov	r6, r0
  404678:	64b8      	str	r0, [r7, #72]	; 0x48
  40467a:	6003      	str	r3, [r0, #0]
  40467c:	e7be      	b.n	4045fc <__pow5mult+0x18>
  40467e:	bf00      	nop
  404680:	00406b38 	.word	0x00406b38

00404684 <__lshift>:
  404684:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  404688:	4691      	mov	r9, r2
  40468a:	690a      	ldr	r2, [r1, #16]
  40468c:	688b      	ldr	r3, [r1, #8]
  40468e:	ea4f 1469 	mov.w	r4, r9, asr #5
  404692:	eb04 0802 	add.w	r8, r4, r2
  404696:	f108 0501 	add.w	r5, r8, #1
  40469a:	429d      	cmp	r5, r3
  40469c:	460e      	mov	r6, r1
  40469e:	4607      	mov	r7, r0
  4046a0:	6849      	ldr	r1, [r1, #4]
  4046a2:	dd04      	ble.n	4046ae <__lshift+0x2a>
  4046a4:	005b      	lsls	r3, r3, #1
  4046a6:	429d      	cmp	r5, r3
  4046a8:	f101 0101 	add.w	r1, r1, #1
  4046ac:	dcfa      	bgt.n	4046a4 <__lshift+0x20>
  4046ae:	4638      	mov	r0, r7
  4046b0:	f7ff fe3c 	bl	40432c <_Balloc>
  4046b4:	2c00      	cmp	r4, #0
  4046b6:	f100 0314 	add.w	r3, r0, #20
  4046ba:	dd06      	ble.n	4046ca <__lshift+0x46>
  4046bc:	eb03 0284 	add.w	r2, r3, r4, lsl #2
  4046c0:	2100      	movs	r1, #0
  4046c2:	f843 1b04 	str.w	r1, [r3], #4
  4046c6:	429a      	cmp	r2, r3
  4046c8:	d1fb      	bne.n	4046c2 <__lshift+0x3e>
  4046ca:	6934      	ldr	r4, [r6, #16]
  4046cc:	f106 0114 	add.w	r1, r6, #20
  4046d0:	f019 091f 	ands.w	r9, r9, #31
  4046d4:	eb01 0e84 	add.w	lr, r1, r4, lsl #2
  4046d8:	d01d      	beq.n	404716 <__lshift+0x92>
  4046da:	f1c9 0c20 	rsb	ip, r9, #32
  4046de:	2200      	movs	r2, #0
  4046e0:	680c      	ldr	r4, [r1, #0]
  4046e2:	fa04 f409 	lsl.w	r4, r4, r9
  4046e6:	4314      	orrs	r4, r2
  4046e8:	f843 4b04 	str.w	r4, [r3], #4
  4046ec:	f851 2b04 	ldr.w	r2, [r1], #4
  4046f0:	458e      	cmp	lr, r1
  4046f2:	fa22 f20c 	lsr.w	r2, r2, ip
  4046f6:	d8f3      	bhi.n	4046e0 <__lshift+0x5c>
  4046f8:	601a      	str	r2, [r3, #0]
  4046fa:	b10a      	cbz	r2, 404700 <__lshift+0x7c>
  4046fc:	f108 0502 	add.w	r5, r8, #2
  404700:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  404702:	6872      	ldr	r2, [r6, #4]
  404704:	3d01      	subs	r5, #1
  404706:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  40470a:	6105      	str	r5, [r0, #16]
  40470c:	6031      	str	r1, [r6, #0]
  40470e:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
  404712:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  404716:	3b04      	subs	r3, #4
  404718:	f851 2b04 	ldr.w	r2, [r1], #4
  40471c:	f843 2f04 	str.w	r2, [r3, #4]!
  404720:	458e      	cmp	lr, r1
  404722:	d8f9      	bhi.n	404718 <__lshift+0x94>
  404724:	e7ec      	b.n	404700 <__lshift+0x7c>
  404726:	bf00      	nop

00404728 <__mcmp>:
  404728:	b430      	push	{r4, r5}
  40472a:	690b      	ldr	r3, [r1, #16]
  40472c:	4605      	mov	r5, r0
  40472e:	6900      	ldr	r0, [r0, #16]
  404730:	1ac0      	subs	r0, r0, r3
  404732:	d10f      	bne.n	404754 <__mcmp+0x2c>
  404734:	009b      	lsls	r3, r3, #2
  404736:	3514      	adds	r5, #20
  404738:	3114      	adds	r1, #20
  40473a:	4419      	add	r1, r3
  40473c:	442b      	add	r3, r5
  40473e:	e001      	b.n	404744 <__mcmp+0x1c>
  404740:	429d      	cmp	r5, r3
  404742:	d207      	bcs.n	404754 <__mcmp+0x2c>
  404744:	f853 4d04 	ldr.w	r4, [r3, #-4]!
  404748:	f851 2d04 	ldr.w	r2, [r1, #-4]!
  40474c:	4294      	cmp	r4, r2
  40474e:	d0f7      	beq.n	404740 <__mcmp+0x18>
  404750:	d302      	bcc.n	404758 <__mcmp+0x30>
  404752:	2001      	movs	r0, #1
  404754:	bc30      	pop	{r4, r5}
  404756:	4770      	bx	lr
  404758:	f04f 30ff 	mov.w	r0, #4294967295
  40475c:	e7fa      	b.n	404754 <__mcmp+0x2c>
  40475e:	bf00      	nop

00404760 <__mdiff>:
  404760:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  404764:	690f      	ldr	r7, [r1, #16]
  404766:	460e      	mov	r6, r1
  404768:	6911      	ldr	r1, [r2, #16]
  40476a:	1a7f      	subs	r7, r7, r1
  40476c:	2f00      	cmp	r7, #0
  40476e:	4690      	mov	r8, r2
  404770:	d117      	bne.n	4047a2 <__mdiff+0x42>
  404772:	0089      	lsls	r1, r1, #2
  404774:	f106 0514 	add.w	r5, r6, #20
  404778:	f102 0e14 	add.w	lr, r2, #20
  40477c:	186b      	adds	r3, r5, r1
  40477e:	4471      	add	r1, lr
  404780:	e001      	b.n	404786 <__mdiff+0x26>
  404782:	429d      	cmp	r5, r3
  404784:	d25c      	bcs.n	404840 <__mdiff+0xe0>
  404786:	f853 2d04 	ldr.w	r2, [r3, #-4]!
  40478a:	f851 4d04 	ldr.w	r4, [r1, #-4]!
  40478e:	42a2      	cmp	r2, r4
  404790:	d0f7      	beq.n	404782 <__mdiff+0x22>
  404792:	d25e      	bcs.n	404852 <__mdiff+0xf2>
  404794:	4633      	mov	r3, r6
  404796:	462c      	mov	r4, r5
  404798:	4646      	mov	r6, r8
  40479a:	4675      	mov	r5, lr
  40479c:	4698      	mov	r8, r3
  40479e:	2701      	movs	r7, #1
  4047a0:	e005      	b.n	4047ae <__mdiff+0x4e>
  4047a2:	db58      	blt.n	404856 <__mdiff+0xf6>
  4047a4:	f106 0514 	add.w	r5, r6, #20
  4047a8:	f108 0414 	add.w	r4, r8, #20
  4047ac:	2700      	movs	r7, #0
  4047ae:	6871      	ldr	r1, [r6, #4]
  4047b0:	f7ff fdbc 	bl	40432c <_Balloc>
  4047b4:	f8d8 3010 	ldr.w	r3, [r8, #16]
  4047b8:	6936      	ldr	r6, [r6, #16]
  4047ba:	60c7      	str	r7, [r0, #12]
  4047bc:	eb04 0c83 	add.w	ip, r4, r3, lsl #2
  4047c0:	46a6      	mov	lr, r4
  4047c2:	eb05 0786 	add.w	r7, r5, r6, lsl #2
  4047c6:	f100 0414 	add.w	r4, r0, #20
  4047ca:	2300      	movs	r3, #0
  4047cc:	f85e 1b04 	ldr.w	r1, [lr], #4
  4047d0:	f855 8b04 	ldr.w	r8, [r5], #4
  4047d4:	b28a      	uxth	r2, r1
  4047d6:	fa13 f388 	uxtah	r3, r3, r8
  4047da:	0c09      	lsrs	r1, r1, #16
  4047dc:	1a9a      	subs	r2, r3, r2
  4047de:	ebc1 4318 	rsb	r3, r1, r8, lsr #16
  4047e2:	eb03 4322 	add.w	r3, r3, r2, asr #16
  4047e6:	b292      	uxth	r2, r2
  4047e8:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  4047ec:	45f4      	cmp	ip, lr
  4047ee:	f844 2b04 	str.w	r2, [r4], #4
  4047f2:	ea4f 4323 	mov.w	r3, r3, asr #16
  4047f6:	d8e9      	bhi.n	4047cc <__mdiff+0x6c>
  4047f8:	42af      	cmp	r7, r5
  4047fa:	d917      	bls.n	40482c <__mdiff+0xcc>
  4047fc:	46a4      	mov	ip, r4
  4047fe:	46ae      	mov	lr, r5
  404800:	f85e 2b04 	ldr.w	r2, [lr], #4
  404804:	fa13 f382 	uxtah	r3, r3, r2
  404808:	1419      	asrs	r1, r3, #16
  40480a:	eb01 4112 	add.w	r1, r1, r2, lsr #16
  40480e:	b29b      	uxth	r3, r3
  404810:	ea43 4201 	orr.w	r2, r3, r1, lsl #16
  404814:	4577      	cmp	r7, lr
  404816:	f84c 2b04 	str.w	r2, [ip], #4
  40481a:	ea4f 4321 	mov.w	r3, r1, asr #16
  40481e:	d8ef      	bhi.n	404800 <__mdiff+0xa0>
  404820:	43ed      	mvns	r5, r5
  404822:	442f      	add	r7, r5
  404824:	f027 0703 	bic.w	r7, r7, #3
  404828:	3704      	adds	r7, #4
  40482a:	443c      	add	r4, r7
  40482c:	3c04      	subs	r4, #4
  40482e:	b922      	cbnz	r2, 40483a <__mdiff+0xda>
  404830:	f854 3d04 	ldr.w	r3, [r4, #-4]!
  404834:	3e01      	subs	r6, #1
  404836:	2b00      	cmp	r3, #0
  404838:	d0fa      	beq.n	404830 <__mdiff+0xd0>
  40483a:	6106      	str	r6, [r0, #16]
  40483c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  404840:	2100      	movs	r1, #0
  404842:	f7ff fd73 	bl	40432c <_Balloc>
  404846:	2201      	movs	r2, #1
  404848:	2300      	movs	r3, #0
  40484a:	6102      	str	r2, [r0, #16]
  40484c:	6143      	str	r3, [r0, #20]
  40484e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  404852:	4674      	mov	r4, lr
  404854:	e7ab      	b.n	4047ae <__mdiff+0x4e>
  404856:	4633      	mov	r3, r6
  404858:	f106 0414 	add.w	r4, r6, #20
  40485c:	f102 0514 	add.w	r5, r2, #20
  404860:	4616      	mov	r6, r2
  404862:	2701      	movs	r7, #1
  404864:	4698      	mov	r8, r3
  404866:	e7a2      	b.n	4047ae <__mdiff+0x4e>

00404868 <__d2b>:
  404868:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40486c:	b082      	sub	sp, #8
  40486e:	2101      	movs	r1, #1
  404870:	461c      	mov	r4, r3
  404872:	f3c3 570a 	ubfx	r7, r3, #20, #11
  404876:	4615      	mov	r5, r2
  404878:	9e08      	ldr	r6, [sp, #32]
  40487a:	f7ff fd57 	bl	40432c <_Balloc>
  40487e:	f3c4 0413 	ubfx	r4, r4, #0, #20
  404882:	4680      	mov	r8, r0
  404884:	b10f      	cbz	r7, 40488a <__d2b+0x22>
  404886:	f444 1480 	orr.w	r4, r4, #1048576	; 0x100000
  40488a:	9401      	str	r4, [sp, #4]
  40488c:	b31d      	cbz	r5, 4048d6 <__d2b+0x6e>
  40488e:	a802      	add	r0, sp, #8
  404890:	f840 5d08 	str.w	r5, [r0, #-8]!
  404894:	f7ff fdda 	bl	40444c <__lo0bits>
  404898:	2800      	cmp	r0, #0
  40489a:	d134      	bne.n	404906 <__d2b+0x9e>
  40489c:	e89d 000c 	ldmia.w	sp, {r2, r3}
  4048a0:	f8c8 2014 	str.w	r2, [r8, #20]
  4048a4:	2b00      	cmp	r3, #0
  4048a6:	bf0c      	ite	eq
  4048a8:	2101      	moveq	r1, #1
  4048aa:	2102      	movne	r1, #2
  4048ac:	f8c8 3018 	str.w	r3, [r8, #24]
  4048b0:	f8c8 1010 	str.w	r1, [r8, #16]
  4048b4:	b9df      	cbnz	r7, 4048ee <__d2b+0x86>
  4048b6:	eb08 0381 	add.w	r3, r8, r1, lsl #2
  4048ba:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
  4048be:	6030      	str	r0, [r6, #0]
  4048c0:	6918      	ldr	r0, [r3, #16]
  4048c2:	f7ff fda3 	bl	40440c <__hi0bits>
  4048c6:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4048c8:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
  4048cc:	6018      	str	r0, [r3, #0]
  4048ce:	4640      	mov	r0, r8
  4048d0:	b002      	add	sp, #8
  4048d2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4048d6:	a801      	add	r0, sp, #4
  4048d8:	f7ff fdb8 	bl	40444c <__lo0bits>
  4048dc:	9b01      	ldr	r3, [sp, #4]
  4048de:	f8c8 3014 	str.w	r3, [r8, #20]
  4048e2:	2101      	movs	r1, #1
  4048e4:	3020      	adds	r0, #32
  4048e6:	f8c8 1010 	str.w	r1, [r8, #16]
  4048ea:	2f00      	cmp	r7, #0
  4048ec:	d0e3      	beq.n	4048b6 <__d2b+0x4e>
  4048ee:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4048f0:	f2a7 4733 	subw	r7, r7, #1075	; 0x433
  4048f4:	4407      	add	r7, r0
  4048f6:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
  4048fa:	6037      	str	r7, [r6, #0]
  4048fc:	6018      	str	r0, [r3, #0]
  4048fe:	4640      	mov	r0, r8
  404900:	b002      	add	sp, #8
  404902:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  404906:	e89d 000a 	ldmia.w	sp, {r1, r3}
  40490a:	f1c0 0220 	rsb	r2, r0, #32
  40490e:	fa03 f202 	lsl.w	r2, r3, r2
  404912:	430a      	orrs	r2, r1
  404914:	40c3      	lsrs	r3, r0
  404916:	9301      	str	r3, [sp, #4]
  404918:	f8c8 2014 	str.w	r2, [r8, #20]
  40491c:	e7c2      	b.n	4048a4 <__d2b+0x3c>
  40491e:	bf00      	nop

00404920 <_sbrk_r>:
  404920:	b538      	push	{r3, r4, r5, lr}
  404922:	4c07      	ldr	r4, [pc, #28]	; (404940 <_sbrk_r+0x20>)
  404924:	2300      	movs	r3, #0
  404926:	4605      	mov	r5, r0
  404928:	4608      	mov	r0, r1
  40492a:	6023      	str	r3, [r4, #0]
  40492c:	f7fc fdd6 	bl	4014dc <_sbrk>
  404930:	1c43      	adds	r3, r0, #1
  404932:	d000      	beq.n	404936 <_sbrk_r+0x16>
  404934:	bd38      	pop	{r3, r4, r5, pc}
  404936:	6823      	ldr	r3, [r4, #0]
  404938:	2b00      	cmp	r3, #0
  40493a:	d0fb      	beq.n	404934 <_sbrk_r+0x14>
  40493c:	602b      	str	r3, [r5, #0]
  40493e:	bd38      	pop	{r3, r4, r5, pc}
  404940:	20400cc4 	.word	0x20400cc4
	...

00404980 <strlen>:
  404980:	f890 f000 	pld	[r0]
  404984:	e96d 4502 	strd	r4, r5, [sp, #-8]!
  404988:	f020 0107 	bic.w	r1, r0, #7
  40498c:	f06f 0c00 	mvn.w	ip, #0
  404990:	f010 0407 	ands.w	r4, r0, #7
  404994:	f891 f020 	pld	[r1, #32]
  404998:	f040 8049 	bne.w	404a2e <strlen+0xae>
  40499c:	f04f 0400 	mov.w	r4, #0
  4049a0:	f06f 0007 	mvn.w	r0, #7
  4049a4:	e9d1 2300 	ldrd	r2, r3, [r1]
  4049a8:	f891 f040 	pld	[r1, #64]	; 0x40
  4049ac:	f100 0008 	add.w	r0, r0, #8
  4049b0:	fa82 f24c 	uadd8	r2, r2, ip
  4049b4:	faa4 f28c 	sel	r2, r4, ip
  4049b8:	fa83 f34c 	uadd8	r3, r3, ip
  4049bc:	faa2 f38c 	sel	r3, r2, ip
  4049c0:	bb4b      	cbnz	r3, 404a16 <strlen+0x96>
  4049c2:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
  4049c6:	fa82 f24c 	uadd8	r2, r2, ip
  4049ca:	f100 0008 	add.w	r0, r0, #8
  4049ce:	faa4 f28c 	sel	r2, r4, ip
  4049d2:	fa83 f34c 	uadd8	r3, r3, ip
  4049d6:	faa2 f38c 	sel	r3, r2, ip
  4049da:	b9e3      	cbnz	r3, 404a16 <strlen+0x96>
  4049dc:	e9d1 2304 	ldrd	r2, r3, [r1, #16]
  4049e0:	fa82 f24c 	uadd8	r2, r2, ip
  4049e4:	f100 0008 	add.w	r0, r0, #8
  4049e8:	faa4 f28c 	sel	r2, r4, ip
  4049ec:	fa83 f34c 	uadd8	r3, r3, ip
  4049f0:	faa2 f38c 	sel	r3, r2, ip
  4049f4:	b97b      	cbnz	r3, 404a16 <strlen+0x96>
  4049f6:	e9d1 2306 	ldrd	r2, r3, [r1, #24]
  4049fa:	f101 0120 	add.w	r1, r1, #32
  4049fe:	fa82 f24c 	uadd8	r2, r2, ip
  404a02:	f100 0008 	add.w	r0, r0, #8
  404a06:	faa4 f28c 	sel	r2, r4, ip
  404a0a:	fa83 f34c 	uadd8	r3, r3, ip
  404a0e:	faa2 f38c 	sel	r3, r2, ip
  404a12:	2b00      	cmp	r3, #0
  404a14:	d0c6      	beq.n	4049a4 <strlen+0x24>
  404a16:	2a00      	cmp	r2, #0
  404a18:	bf04      	itt	eq
  404a1a:	3004      	addeq	r0, #4
  404a1c:	461a      	moveq	r2, r3
  404a1e:	ba12      	rev	r2, r2
  404a20:	fab2 f282 	clz	r2, r2
  404a24:	e8fd 4502 	ldrd	r4, r5, [sp], #8
  404a28:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  404a2c:	4770      	bx	lr
  404a2e:	e9d1 2300 	ldrd	r2, r3, [r1]
  404a32:	f004 0503 	and.w	r5, r4, #3
  404a36:	f1c4 0000 	rsb	r0, r4, #0
  404a3a:	ea4f 05c5 	mov.w	r5, r5, lsl #3
  404a3e:	f014 0f04 	tst.w	r4, #4
  404a42:	f891 f040 	pld	[r1, #64]	; 0x40
  404a46:	fa0c f505 	lsl.w	r5, ip, r5
  404a4a:	ea62 0205 	orn	r2, r2, r5
  404a4e:	bf1c      	itt	ne
  404a50:	ea63 0305 	ornne	r3, r3, r5
  404a54:	4662      	movne	r2, ip
  404a56:	f04f 0400 	mov.w	r4, #0
  404a5a:	e7a9      	b.n	4049b0 <strlen+0x30>

00404a5c <__ssprint_r>:
  404a5c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  404a60:	6893      	ldr	r3, [r2, #8]
  404a62:	b083      	sub	sp, #12
  404a64:	4690      	mov	r8, r2
  404a66:	2b00      	cmp	r3, #0
  404a68:	d070      	beq.n	404b4c <__ssprint_r+0xf0>
  404a6a:	4682      	mov	sl, r0
  404a6c:	460c      	mov	r4, r1
  404a6e:	6817      	ldr	r7, [r2, #0]
  404a70:	688d      	ldr	r5, [r1, #8]
  404a72:	6808      	ldr	r0, [r1, #0]
  404a74:	e042      	b.n	404afc <__ssprint_r+0xa0>
  404a76:	89a3      	ldrh	r3, [r4, #12]
  404a78:	f413 6f90 	tst.w	r3, #1152	; 0x480
  404a7c:	d02e      	beq.n	404adc <__ssprint_r+0x80>
  404a7e:	6965      	ldr	r5, [r4, #20]
  404a80:	6921      	ldr	r1, [r4, #16]
  404a82:	eb05 0545 	add.w	r5, r5, r5, lsl #1
  404a86:	eba0 0b01 	sub.w	fp, r0, r1
  404a8a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
  404a8e:	f10b 0001 	add.w	r0, fp, #1
  404a92:	106d      	asrs	r5, r5, #1
  404a94:	4430      	add	r0, r6
  404a96:	42a8      	cmp	r0, r5
  404a98:	462a      	mov	r2, r5
  404a9a:	bf84      	itt	hi
  404a9c:	4605      	movhi	r5, r0
  404a9e:	462a      	movhi	r2, r5
  404aa0:	055b      	lsls	r3, r3, #21
  404aa2:	d538      	bpl.n	404b16 <__ssprint_r+0xba>
  404aa4:	4611      	mov	r1, r2
  404aa6:	4650      	mov	r0, sl
  404aa8:	f7ff f898 	bl	403bdc <_malloc_r>
  404aac:	2800      	cmp	r0, #0
  404aae:	d03c      	beq.n	404b2a <__ssprint_r+0xce>
  404ab0:	465a      	mov	r2, fp
  404ab2:	6921      	ldr	r1, [r4, #16]
  404ab4:	9001      	str	r0, [sp, #4]
  404ab6:	f7ff fb93 	bl	4041e0 <memcpy>
  404aba:	89a2      	ldrh	r2, [r4, #12]
  404abc:	9b01      	ldr	r3, [sp, #4]
  404abe:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
  404ac2:	f042 0280 	orr.w	r2, r2, #128	; 0x80
  404ac6:	81a2      	strh	r2, [r4, #12]
  404ac8:	eba5 020b 	sub.w	r2, r5, fp
  404acc:	eb03 000b 	add.w	r0, r3, fp
  404ad0:	6165      	str	r5, [r4, #20]
  404ad2:	6123      	str	r3, [r4, #16]
  404ad4:	6020      	str	r0, [r4, #0]
  404ad6:	60a2      	str	r2, [r4, #8]
  404ad8:	4635      	mov	r5, r6
  404ada:	46b3      	mov	fp, r6
  404adc:	465a      	mov	r2, fp
  404ade:	4649      	mov	r1, r9
  404ae0:	f000 fa18 	bl	404f14 <memmove>
  404ae4:	f8d8 3008 	ldr.w	r3, [r8, #8]
  404ae8:	68a2      	ldr	r2, [r4, #8]
  404aea:	6820      	ldr	r0, [r4, #0]
  404aec:	1b55      	subs	r5, r2, r5
  404aee:	4458      	add	r0, fp
  404af0:	1b9e      	subs	r6, r3, r6
  404af2:	60a5      	str	r5, [r4, #8]
  404af4:	6020      	str	r0, [r4, #0]
  404af6:	f8c8 6008 	str.w	r6, [r8, #8]
  404afa:	b33e      	cbz	r6, 404b4c <__ssprint_r+0xf0>
  404afc:	687e      	ldr	r6, [r7, #4]
  404afe:	463b      	mov	r3, r7
  404b00:	3708      	adds	r7, #8
  404b02:	2e00      	cmp	r6, #0
  404b04:	d0fa      	beq.n	404afc <__ssprint_r+0xa0>
  404b06:	42ae      	cmp	r6, r5
  404b08:	f8d3 9000 	ldr.w	r9, [r3]
  404b0c:	46ab      	mov	fp, r5
  404b0e:	d2b2      	bcs.n	404a76 <__ssprint_r+0x1a>
  404b10:	4635      	mov	r5, r6
  404b12:	46b3      	mov	fp, r6
  404b14:	e7e2      	b.n	404adc <__ssprint_r+0x80>
  404b16:	4650      	mov	r0, sl
  404b18:	f000 fa60 	bl	404fdc <_realloc_r>
  404b1c:	4603      	mov	r3, r0
  404b1e:	2800      	cmp	r0, #0
  404b20:	d1d2      	bne.n	404ac8 <__ssprint_r+0x6c>
  404b22:	6921      	ldr	r1, [r4, #16]
  404b24:	4650      	mov	r0, sl
  404b26:	f000 f8f9 	bl	404d1c <_free_r>
  404b2a:	230c      	movs	r3, #12
  404b2c:	f8ca 3000 	str.w	r3, [sl]
  404b30:	89a3      	ldrh	r3, [r4, #12]
  404b32:	2200      	movs	r2, #0
  404b34:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  404b38:	f04f 30ff 	mov.w	r0, #4294967295
  404b3c:	81a3      	strh	r3, [r4, #12]
  404b3e:	f8c8 2008 	str.w	r2, [r8, #8]
  404b42:	f8c8 2004 	str.w	r2, [r8, #4]
  404b46:	b003      	add	sp, #12
  404b48:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404b4c:	2000      	movs	r0, #0
  404b4e:	f8c8 0004 	str.w	r0, [r8, #4]
  404b52:	b003      	add	sp, #12
  404b54:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00404b58 <__register_exitproc>:
  404b58:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  404b5c:	4d2c      	ldr	r5, [pc, #176]	; (404c10 <__register_exitproc+0xb8>)
  404b5e:	4606      	mov	r6, r0
  404b60:	6828      	ldr	r0, [r5, #0]
  404b62:	4698      	mov	r8, r3
  404b64:	460f      	mov	r7, r1
  404b66:	4691      	mov	r9, r2
  404b68:	f7ff f834 	bl	403bd4 <__retarget_lock_acquire_recursive>
  404b6c:	4b29      	ldr	r3, [pc, #164]	; (404c14 <__register_exitproc+0xbc>)
  404b6e:	681c      	ldr	r4, [r3, #0]
  404b70:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
  404b74:	2b00      	cmp	r3, #0
  404b76:	d03e      	beq.n	404bf6 <__register_exitproc+0x9e>
  404b78:	685a      	ldr	r2, [r3, #4]
  404b7a:	2a1f      	cmp	r2, #31
  404b7c:	dc1c      	bgt.n	404bb8 <__register_exitproc+0x60>
  404b7e:	f102 0e01 	add.w	lr, r2, #1
  404b82:	b176      	cbz	r6, 404ba2 <__register_exitproc+0x4a>
  404b84:	eb03 0182 	add.w	r1, r3, r2, lsl #2
  404b88:	2401      	movs	r4, #1
  404b8a:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
  404b8e:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
  404b92:	4094      	lsls	r4, r2
  404b94:	4320      	orrs	r0, r4
  404b96:	2e02      	cmp	r6, #2
  404b98:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
  404b9c:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
  404ba0:	d023      	beq.n	404bea <__register_exitproc+0x92>
  404ba2:	3202      	adds	r2, #2
  404ba4:	f8c3 e004 	str.w	lr, [r3, #4]
  404ba8:	6828      	ldr	r0, [r5, #0]
  404baa:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
  404bae:	f7ff f813 	bl	403bd8 <__retarget_lock_release_recursive>
  404bb2:	2000      	movs	r0, #0
  404bb4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  404bb8:	4b17      	ldr	r3, [pc, #92]	; (404c18 <__register_exitproc+0xc0>)
  404bba:	b30b      	cbz	r3, 404c00 <__register_exitproc+0xa8>
  404bbc:	f44f 70c8 	mov.w	r0, #400	; 0x190
  404bc0:	f3af 8000 	nop.w
  404bc4:	4603      	mov	r3, r0
  404bc6:	b1d8      	cbz	r0, 404c00 <__register_exitproc+0xa8>
  404bc8:	f8d4 2148 	ldr.w	r2, [r4, #328]	; 0x148
  404bcc:	6002      	str	r2, [r0, #0]
  404bce:	2100      	movs	r1, #0
  404bd0:	6041      	str	r1, [r0, #4]
  404bd2:	460a      	mov	r2, r1
  404bd4:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
  404bd8:	f04f 0e01 	mov.w	lr, #1
  404bdc:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
  404be0:	f8c0 118c 	str.w	r1, [r0, #396]	; 0x18c
  404be4:	2e00      	cmp	r6, #0
  404be6:	d0dc      	beq.n	404ba2 <__register_exitproc+0x4a>
  404be8:	e7cc      	b.n	404b84 <__register_exitproc+0x2c>
  404bea:	f8d3 118c 	ldr.w	r1, [r3, #396]	; 0x18c
  404bee:	430c      	orrs	r4, r1
  404bf0:	f8c3 418c 	str.w	r4, [r3, #396]	; 0x18c
  404bf4:	e7d5      	b.n	404ba2 <__register_exitproc+0x4a>
  404bf6:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
  404bfa:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
  404bfe:	e7bb      	b.n	404b78 <__register_exitproc+0x20>
  404c00:	6828      	ldr	r0, [r5, #0]
  404c02:	f7fe ffe9 	bl	403bd8 <__retarget_lock_release_recursive>
  404c06:	f04f 30ff 	mov.w	r0, #4294967295
  404c0a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  404c0e:	bf00      	nop
  404c10:	20400450 	.word	0x20400450
  404c14:	004069cc 	.word	0x004069cc
  404c18:	00000000 	.word	0x00000000

00404c1c <_calloc_r>:
  404c1c:	b510      	push	{r4, lr}
  404c1e:	fb02 f101 	mul.w	r1, r2, r1
  404c22:	f7fe ffdb 	bl	403bdc <_malloc_r>
  404c26:	4604      	mov	r4, r0
  404c28:	b1d8      	cbz	r0, 404c62 <_calloc_r+0x46>
  404c2a:	f850 2c04 	ldr.w	r2, [r0, #-4]
  404c2e:	f022 0203 	bic.w	r2, r2, #3
  404c32:	3a04      	subs	r2, #4
  404c34:	2a24      	cmp	r2, #36	; 0x24
  404c36:	d818      	bhi.n	404c6a <_calloc_r+0x4e>
  404c38:	2a13      	cmp	r2, #19
  404c3a:	d914      	bls.n	404c66 <_calloc_r+0x4a>
  404c3c:	2300      	movs	r3, #0
  404c3e:	2a1b      	cmp	r2, #27
  404c40:	6003      	str	r3, [r0, #0]
  404c42:	6043      	str	r3, [r0, #4]
  404c44:	d916      	bls.n	404c74 <_calloc_r+0x58>
  404c46:	2a24      	cmp	r2, #36	; 0x24
  404c48:	6083      	str	r3, [r0, #8]
  404c4a:	60c3      	str	r3, [r0, #12]
  404c4c:	bf11      	iteee	ne
  404c4e:	f100 0210 	addne.w	r2, r0, #16
  404c52:	6103      	streq	r3, [r0, #16]
  404c54:	6143      	streq	r3, [r0, #20]
  404c56:	f100 0218 	addeq.w	r2, r0, #24
  404c5a:	2300      	movs	r3, #0
  404c5c:	6013      	str	r3, [r2, #0]
  404c5e:	6053      	str	r3, [r2, #4]
  404c60:	6093      	str	r3, [r2, #8]
  404c62:	4620      	mov	r0, r4
  404c64:	bd10      	pop	{r4, pc}
  404c66:	4602      	mov	r2, r0
  404c68:	e7f7      	b.n	404c5a <_calloc_r+0x3e>
  404c6a:	2100      	movs	r1, #0
  404c6c:	f7fc fd18 	bl	4016a0 <memset>
  404c70:	4620      	mov	r0, r4
  404c72:	bd10      	pop	{r4, pc}
  404c74:	f100 0208 	add.w	r2, r0, #8
  404c78:	e7ef      	b.n	404c5a <_calloc_r+0x3e>
  404c7a:	bf00      	nop

00404c7c <_malloc_trim_r>:
  404c7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  404c7e:	4f24      	ldr	r7, [pc, #144]	; (404d10 <_malloc_trim_r+0x94>)
  404c80:	460c      	mov	r4, r1
  404c82:	4606      	mov	r6, r0
  404c84:	f7ff fb46 	bl	404314 <__malloc_lock>
  404c88:	68bb      	ldr	r3, [r7, #8]
  404c8a:	685d      	ldr	r5, [r3, #4]
  404c8c:	f5c4 617e 	rsb	r1, r4, #4064	; 0xfe0
  404c90:	310f      	adds	r1, #15
  404c92:	f025 0503 	bic.w	r5, r5, #3
  404c96:	4429      	add	r1, r5
  404c98:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  404c9c:	f021 010f 	bic.w	r1, r1, #15
  404ca0:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  404ca4:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  404ca8:	db07      	blt.n	404cba <_malloc_trim_r+0x3e>
  404caa:	2100      	movs	r1, #0
  404cac:	4630      	mov	r0, r6
  404cae:	f7ff fe37 	bl	404920 <_sbrk_r>
  404cb2:	68bb      	ldr	r3, [r7, #8]
  404cb4:	442b      	add	r3, r5
  404cb6:	4298      	cmp	r0, r3
  404cb8:	d004      	beq.n	404cc4 <_malloc_trim_r+0x48>
  404cba:	4630      	mov	r0, r6
  404cbc:	f7ff fb30 	bl	404320 <__malloc_unlock>
  404cc0:	2000      	movs	r0, #0
  404cc2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  404cc4:	4261      	negs	r1, r4
  404cc6:	4630      	mov	r0, r6
  404cc8:	f7ff fe2a 	bl	404920 <_sbrk_r>
  404ccc:	3001      	adds	r0, #1
  404cce:	d00d      	beq.n	404cec <_malloc_trim_r+0x70>
  404cd0:	4b10      	ldr	r3, [pc, #64]	; (404d14 <_malloc_trim_r+0x98>)
  404cd2:	68ba      	ldr	r2, [r7, #8]
  404cd4:	6819      	ldr	r1, [r3, #0]
  404cd6:	1b2d      	subs	r5, r5, r4
  404cd8:	f045 0501 	orr.w	r5, r5, #1
  404cdc:	4630      	mov	r0, r6
  404cde:	1b09      	subs	r1, r1, r4
  404ce0:	6055      	str	r5, [r2, #4]
  404ce2:	6019      	str	r1, [r3, #0]
  404ce4:	f7ff fb1c 	bl	404320 <__malloc_unlock>
  404ce8:	2001      	movs	r0, #1
  404cea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  404cec:	2100      	movs	r1, #0
  404cee:	4630      	mov	r0, r6
  404cf0:	f7ff fe16 	bl	404920 <_sbrk_r>
  404cf4:	68ba      	ldr	r2, [r7, #8]
  404cf6:	1a83      	subs	r3, r0, r2
  404cf8:	2b0f      	cmp	r3, #15
  404cfa:	ddde      	ble.n	404cba <_malloc_trim_r+0x3e>
  404cfc:	4c06      	ldr	r4, [pc, #24]	; (404d18 <_malloc_trim_r+0x9c>)
  404cfe:	4905      	ldr	r1, [pc, #20]	; (404d14 <_malloc_trim_r+0x98>)
  404d00:	6824      	ldr	r4, [r4, #0]
  404d02:	f043 0301 	orr.w	r3, r3, #1
  404d06:	1b00      	subs	r0, r0, r4
  404d08:	6053      	str	r3, [r2, #4]
  404d0a:	6008      	str	r0, [r1, #0]
  404d0c:	e7d5      	b.n	404cba <_malloc_trim_r+0x3e>
  404d0e:	bf00      	nop
  404d10:	20400454 	.word	0x20400454
  404d14:	20400c6c 	.word	0x20400c6c
  404d18:	2040085c 	.word	0x2040085c

00404d1c <_free_r>:
  404d1c:	2900      	cmp	r1, #0
  404d1e:	d044      	beq.n	404daa <_free_r+0x8e>
  404d20:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  404d24:	460d      	mov	r5, r1
  404d26:	4680      	mov	r8, r0
  404d28:	f7ff faf4 	bl	404314 <__malloc_lock>
  404d2c:	f855 7c04 	ldr.w	r7, [r5, #-4]
  404d30:	4969      	ldr	r1, [pc, #420]	; (404ed8 <_free_r+0x1bc>)
  404d32:	f027 0301 	bic.w	r3, r7, #1
  404d36:	f1a5 0408 	sub.w	r4, r5, #8
  404d3a:	18e2      	adds	r2, r4, r3
  404d3c:	688e      	ldr	r6, [r1, #8]
  404d3e:	6850      	ldr	r0, [r2, #4]
  404d40:	42b2      	cmp	r2, r6
  404d42:	f020 0003 	bic.w	r0, r0, #3
  404d46:	d05e      	beq.n	404e06 <_free_r+0xea>
  404d48:	07fe      	lsls	r6, r7, #31
  404d4a:	6050      	str	r0, [r2, #4]
  404d4c:	d40b      	bmi.n	404d66 <_free_r+0x4a>
  404d4e:	f855 7c08 	ldr.w	r7, [r5, #-8]
  404d52:	1be4      	subs	r4, r4, r7
  404d54:	f101 0e08 	add.w	lr, r1, #8
  404d58:	68a5      	ldr	r5, [r4, #8]
  404d5a:	4575      	cmp	r5, lr
  404d5c:	443b      	add	r3, r7
  404d5e:	d06d      	beq.n	404e3c <_free_r+0x120>
  404d60:	68e7      	ldr	r7, [r4, #12]
  404d62:	60ef      	str	r7, [r5, #12]
  404d64:	60bd      	str	r5, [r7, #8]
  404d66:	1815      	adds	r5, r2, r0
  404d68:	686d      	ldr	r5, [r5, #4]
  404d6a:	07ed      	lsls	r5, r5, #31
  404d6c:	d53e      	bpl.n	404dec <_free_r+0xd0>
  404d6e:	f043 0201 	orr.w	r2, r3, #1
  404d72:	6062      	str	r2, [r4, #4]
  404d74:	50e3      	str	r3, [r4, r3]
  404d76:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  404d7a:	d217      	bcs.n	404dac <_free_r+0x90>
  404d7c:	08db      	lsrs	r3, r3, #3
  404d7e:	1c58      	adds	r0, r3, #1
  404d80:	109a      	asrs	r2, r3, #2
  404d82:	684d      	ldr	r5, [r1, #4]
  404d84:	f851 7030 	ldr.w	r7, [r1, r0, lsl #3]
  404d88:	60a7      	str	r7, [r4, #8]
  404d8a:	2301      	movs	r3, #1
  404d8c:	4093      	lsls	r3, r2
  404d8e:	eb01 02c0 	add.w	r2, r1, r0, lsl #3
  404d92:	432b      	orrs	r3, r5
  404d94:	3a08      	subs	r2, #8
  404d96:	60e2      	str	r2, [r4, #12]
  404d98:	604b      	str	r3, [r1, #4]
  404d9a:	f841 4030 	str.w	r4, [r1, r0, lsl #3]
  404d9e:	60fc      	str	r4, [r7, #12]
  404da0:	4640      	mov	r0, r8
  404da2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  404da6:	f7ff babb 	b.w	404320 <__malloc_unlock>
  404daa:	4770      	bx	lr
  404dac:	0a5a      	lsrs	r2, r3, #9
  404dae:	2a04      	cmp	r2, #4
  404db0:	d852      	bhi.n	404e58 <_free_r+0x13c>
  404db2:	099a      	lsrs	r2, r3, #6
  404db4:	f102 0739 	add.w	r7, r2, #57	; 0x39
  404db8:	00ff      	lsls	r7, r7, #3
  404dba:	f102 0538 	add.w	r5, r2, #56	; 0x38
  404dbe:	19c8      	adds	r0, r1, r7
  404dc0:	59ca      	ldr	r2, [r1, r7]
  404dc2:	3808      	subs	r0, #8
  404dc4:	4290      	cmp	r0, r2
  404dc6:	d04f      	beq.n	404e68 <_free_r+0x14c>
  404dc8:	6851      	ldr	r1, [r2, #4]
  404dca:	f021 0103 	bic.w	r1, r1, #3
  404dce:	428b      	cmp	r3, r1
  404dd0:	d232      	bcs.n	404e38 <_free_r+0x11c>
  404dd2:	6892      	ldr	r2, [r2, #8]
  404dd4:	4290      	cmp	r0, r2
  404dd6:	d1f7      	bne.n	404dc8 <_free_r+0xac>
  404dd8:	68c3      	ldr	r3, [r0, #12]
  404dda:	60a0      	str	r0, [r4, #8]
  404ddc:	60e3      	str	r3, [r4, #12]
  404dde:	609c      	str	r4, [r3, #8]
  404de0:	60c4      	str	r4, [r0, #12]
  404de2:	4640      	mov	r0, r8
  404de4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  404de8:	f7ff ba9a 	b.w	404320 <__malloc_unlock>
  404dec:	6895      	ldr	r5, [r2, #8]
  404dee:	4f3b      	ldr	r7, [pc, #236]	; (404edc <_free_r+0x1c0>)
  404df0:	42bd      	cmp	r5, r7
  404df2:	4403      	add	r3, r0
  404df4:	d040      	beq.n	404e78 <_free_r+0x15c>
  404df6:	68d0      	ldr	r0, [r2, #12]
  404df8:	60e8      	str	r0, [r5, #12]
  404dfa:	f043 0201 	orr.w	r2, r3, #1
  404dfe:	6085      	str	r5, [r0, #8]
  404e00:	6062      	str	r2, [r4, #4]
  404e02:	50e3      	str	r3, [r4, r3]
  404e04:	e7b7      	b.n	404d76 <_free_r+0x5a>
  404e06:	07ff      	lsls	r7, r7, #31
  404e08:	4403      	add	r3, r0
  404e0a:	d407      	bmi.n	404e1c <_free_r+0x100>
  404e0c:	f855 2c08 	ldr.w	r2, [r5, #-8]
  404e10:	1aa4      	subs	r4, r4, r2
  404e12:	4413      	add	r3, r2
  404e14:	68a0      	ldr	r0, [r4, #8]
  404e16:	68e2      	ldr	r2, [r4, #12]
  404e18:	60c2      	str	r2, [r0, #12]
  404e1a:	6090      	str	r0, [r2, #8]
  404e1c:	4a30      	ldr	r2, [pc, #192]	; (404ee0 <_free_r+0x1c4>)
  404e1e:	6812      	ldr	r2, [r2, #0]
  404e20:	f043 0001 	orr.w	r0, r3, #1
  404e24:	4293      	cmp	r3, r2
  404e26:	6060      	str	r0, [r4, #4]
  404e28:	608c      	str	r4, [r1, #8]
  404e2a:	d3b9      	bcc.n	404da0 <_free_r+0x84>
  404e2c:	4b2d      	ldr	r3, [pc, #180]	; (404ee4 <_free_r+0x1c8>)
  404e2e:	4640      	mov	r0, r8
  404e30:	6819      	ldr	r1, [r3, #0]
  404e32:	f7ff ff23 	bl	404c7c <_malloc_trim_r>
  404e36:	e7b3      	b.n	404da0 <_free_r+0x84>
  404e38:	4610      	mov	r0, r2
  404e3a:	e7cd      	b.n	404dd8 <_free_r+0xbc>
  404e3c:	1811      	adds	r1, r2, r0
  404e3e:	6849      	ldr	r1, [r1, #4]
  404e40:	07c9      	lsls	r1, r1, #31
  404e42:	d444      	bmi.n	404ece <_free_r+0x1b2>
  404e44:	6891      	ldr	r1, [r2, #8]
  404e46:	68d2      	ldr	r2, [r2, #12]
  404e48:	60ca      	str	r2, [r1, #12]
  404e4a:	4403      	add	r3, r0
  404e4c:	f043 0001 	orr.w	r0, r3, #1
  404e50:	6091      	str	r1, [r2, #8]
  404e52:	6060      	str	r0, [r4, #4]
  404e54:	50e3      	str	r3, [r4, r3]
  404e56:	e7a3      	b.n	404da0 <_free_r+0x84>
  404e58:	2a14      	cmp	r2, #20
  404e5a:	d816      	bhi.n	404e8a <_free_r+0x16e>
  404e5c:	f102 075c 	add.w	r7, r2, #92	; 0x5c
  404e60:	00ff      	lsls	r7, r7, #3
  404e62:	f102 055b 	add.w	r5, r2, #91	; 0x5b
  404e66:	e7aa      	b.n	404dbe <_free_r+0xa2>
  404e68:	10aa      	asrs	r2, r5, #2
  404e6a:	2301      	movs	r3, #1
  404e6c:	684d      	ldr	r5, [r1, #4]
  404e6e:	4093      	lsls	r3, r2
  404e70:	432b      	orrs	r3, r5
  404e72:	604b      	str	r3, [r1, #4]
  404e74:	4603      	mov	r3, r0
  404e76:	e7b0      	b.n	404dda <_free_r+0xbe>
  404e78:	f043 0201 	orr.w	r2, r3, #1
  404e7c:	614c      	str	r4, [r1, #20]
  404e7e:	610c      	str	r4, [r1, #16]
  404e80:	60e5      	str	r5, [r4, #12]
  404e82:	60a5      	str	r5, [r4, #8]
  404e84:	6062      	str	r2, [r4, #4]
  404e86:	50e3      	str	r3, [r4, r3]
  404e88:	e78a      	b.n	404da0 <_free_r+0x84>
  404e8a:	2a54      	cmp	r2, #84	; 0x54
  404e8c:	d806      	bhi.n	404e9c <_free_r+0x180>
  404e8e:	0b1a      	lsrs	r2, r3, #12
  404e90:	f102 076f 	add.w	r7, r2, #111	; 0x6f
  404e94:	00ff      	lsls	r7, r7, #3
  404e96:	f102 056e 	add.w	r5, r2, #110	; 0x6e
  404e9a:	e790      	b.n	404dbe <_free_r+0xa2>
  404e9c:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  404ea0:	d806      	bhi.n	404eb0 <_free_r+0x194>
  404ea2:	0bda      	lsrs	r2, r3, #15
  404ea4:	f102 0778 	add.w	r7, r2, #120	; 0x78
  404ea8:	00ff      	lsls	r7, r7, #3
  404eaa:	f102 0577 	add.w	r5, r2, #119	; 0x77
  404eae:	e786      	b.n	404dbe <_free_r+0xa2>
  404eb0:	f240 5054 	movw	r0, #1364	; 0x554
  404eb4:	4282      	cmp	r2, r0
  404eb6:	d806      	bhi.n	404ec6 <_free_r+0x1aa>
  404eb8:	0c9a      	lsrs	r2, r3, #18
  404eba:	f102 077d 	add.w	r7, r2, #125	; 0x7d
  404ebe:	00ff      	lsls	r7, r7, #3
  404ec0:	f102 057c 	add.w	r5, r2, #124	; 0x7c
  404ec4:	e77b      	b.n	404dbe <_free_r+0xa2>
  404ec6:	f44f 777e 	mov.w	r7, #1016	; 0x3f8
  404eca:	257e      	movs	r5, #126	; 0x7e
  404ecc:	e777      	b.n	404dbe <_free_r+0xa2>
  404ece:	f043 0101 	orr.w	r1, r3, #1
  404ed2:	6061      	str	r1, [r4, #4]
  404ed4:	6013      	str	r3, [r2, #0]
  404ed6:	e763      	b.n	404da0 <_free_r+0x84>
  404ed8:	20400454 	.word	0x20400454
  404edc:	2040045c 	.word	0x2040045c
  404ee0:	20400860 	.word	0x20400860
  404ee4:	20400c9c 	.word	0x20400c9c

00404ee8 <__ascii_mbtowc>:
  404ee8:	b082      	sub	sp, #8
  404eea:	b149      	cbz	r1, 404f00 <__ascii_mbtowc+0x18>
  404eec:	b15a      	cbz	r2, 404f06 <__ascii_mbtowc+0x1e>
  404eee:	b16b      	cbz	r3, 404f0c <__ascii_mbtowc+0x24>
  404ef0:	7813      	ldrb	r3, [r2, #0]
  404ef2:	600b      	str	r3, [r1, #0]
  404ef4:	7812      	ldrb	r2, [r2, #0]
  404ef6:	1c10      	adds	r0, r2, #0
  404ef8:	bf18      	it	ne
  404efa:	2001      	movne	r0, #1
  404efc:	b002      	add	sp, #8
  404efe:	4770      	bx	lr
  404f00:	a901      	add	r1, sp, #4
  404f02:	2a00      	cmp	r2, #0
  404f04:	d1f3      	bne.n	404eee <__ascii_mbtowc+0x6>
  404f06:	4610      	mov	r0, r2
  404f08:	b002      	add	sp, #8
  404f0a:	4770      	bx	lr
  404f0c:	f06f 0001 	mvn.w	r0, #1
  404f10:	e7f4      	b.n	404efc <__ascii_mbtowc+0x14>
  404f12:	bf00      	nop

00404f14 <memmove>:
  404f14:	4288      	cmp	r0, r1
  404f16:	b5f0      	push	{r4, r5, r6, r7, lr}
  404f18:	d90d      	bls.n	404f36 <memmove+0x22>
  404f1a:	188b      	adds	r3, r1, r2
  404f1c:	4298      	cmp	r0, r3
  404f1e:	d20a      	bcs.n	404f36 <memmove+0x22>
  404f20:	1884      	adds	r4, r0, r2
  404f22:	2a00      	cmp	r2, #0
  404f24:	d051      	beq.n	404fca <memmove+0xb6>
  404f26:	4622      	mov	r2, r4
  404f28:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  404f2c:	f802 4d01 	strb.w	r4, [r2, #-1]!
  404f30:	4299      	cmp	r1, r3
  404f32:	d1f9      	bne.n	404f28 <memmove+0x14>
  404f34:	bdf0      	pop	{r4, r5, r6, r7, pc}
  404f36:	2a0f      	cmp	r2, #15
  404f38:	d948      	bls.n	404fcc <memmove+0xb8>
  404f3a:	ea41 0300 	orr.w	r3, r1, r0
  404f3e:	079b      	lsls	r3, r3, #30
  404f40:	d146      	bne.n	404fd0 <memmove+0xbc>
  404f42:	f100 0410 	add.w	r4, r0, #16
  404f46:	f101 0310 	add.w	r3, r1, #16
  404f4a:	4615      	mov	r5, r2
  404f4c:	f853 6c10 	ldr.w	r6, [r3, #-16]
  404f50:	f844 6c10 	str.w	r6, [r4, #-16]
  404f54:	f853 6c0c 	ldr.w	r6, [r3, #-12]
  404f58:	f844 6c0c 	str.w	r6, [r4, #-12]
  404f5c:	f853 6c08 	ldr.w	r6, [r3, #-8]
  404f60:	f844 6c08 	str.w	r6, [r4, #-8]
  404f64:	3d10      	subs	r5, #16
  404f66:	f853 6c04 	ldr.w	r6, [r3, #-4]
  404f6a:	f844 6c04 	str.w	r6, [r4, #-4]
  404f6e:	2d0f      	cmp	r5, #15
  404f70:	f103 0310 	add.w	r3, r3, #16
  404f74:	f104 0410 	add.w	r4, r4, #16
  404f78:	d8e8      	bhi.n	404f4c <memmove+0x38>
  404f7a:	f1a2 0310 	sub.w	r3, r2, #16
  404f7e:	f023 030f 	bic.w	r3, r3, #15
  404f82:	f002 0e0f 	and.w	lr, r2, #15
  404f86:	3310      	adds	r3, #16
  404f88:	f1be 0f03 	cmp.w	lr, #3
  404f8c:	4419      	add	r1, r3
  404f8e:	4403      	add	r3, r0
  404f90:	d921      	bls.n	404fd6 <memmove+0xc2>
  404f92:	1f1e      	subs	r6, r3, #4
  404f94:	460d      	mov	r5, r1
  404f96:	4674      	mov	r4, lr
  404f98:	3c04      	subs	r4, #4
  404f9a:	f855 7b04 	ldr.w	r7, [r5], #4
  404f9e:	f846 7f04 	str.w	r7, [r6, #4]!
  404fa2:	2c03      	cmp	r4, #3
  404fa4:	d8f8      	bhi.n	404f98 <memmove+0x84>
  404fa6:	f1ae 0404 	sub.w	r4, lr, #4
  404faa:	f024 0403 	bic.w	r4, r4, #3
  404fae:	3404      	adds	r4, #4
  404fb0:	4421      	add	r1, r4
  404fb2:	4423      	add	r3, r4
  404fb4:	f002 0203 	and.w	r2, r2, #3
  404fb8:	b162      	cbz	r2, 404fd4 <memmove+0xc0>
  404fba:	3b01      	subs	r3, #1
  404fbc:	440a      	add	r2, r1
  404fbe:	f811 4b01 	ldrb.w	r4, [r1], #1
  404fc2:	f803 4f01 	strb.w	r4, [r3, #1]!
  404fc6:	428a      	cmp	r2, r1
  404fc8:	d1f9      	bne.n	404fbe <memmove+0xaa>
  404fca:	bdf0      	pop	{r4, r5, r6, r7, pc}
  404fcc:	4603      	mov	r3, r0
  404fce:	e7f3      	b.n	404fb8 <memmove+0xa4>
  404fd0:	4603      	mov	r3, r0
  404fd2:	e7f2      	b.n	404fba <memmove+0xa6>
  404fd4:	bdf0      	pop	{r4, r5, r6, r7, pc}
  404fd6:	4672      	mov	r2, lr
  404fd8:	e7ee      	b.n	404fb8 <memmove+0xa4>
  404fda:	bf00      	nop

00404fdc <_realloc_r>:
  404fdc:	2900      	cmp	r1, #0
  404fde:	f000 8095 	beq.w	40510c <_realloc_r+0x130>
  404fe2:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  404fe6:	460d      	mov	r5, r1
  404fe8:	4616      	mov	r6, r2
  404fea:	b083      	sub	sp, #12
  404fec:	4680      	mov	r8, r0
  404fee:	f106 070b 	add.w	r7, r6, #11
  404ff2:	f7ff f98f 	bl	404314 <__malloc_lock>
  404ff6:	f855 ec04 	ldr.w	lr, [r5, #-4]
  404ffa:	2f16      	cmp	r7, #22
  404ffc:	f02e 0403 	bic.w	r4, lr, #3
  405000:	f1a5 0908 	sub.w	r9, r5, #8
  405004:	d83c      	bhi.n	405080 <_realloc_r+0xa4>
  405006:	2210      	movs	r2, #16
  405008:	4617      	mov	r7, r2
  40500a:	42be      	cmp	r6, r7
  40500c:	d83d      	bhi.n	40508a <_realloc_r+0xae>
  40500e:	4294      	cmp	r4, r2
  405010:	da43      	bge.n	40509a <_realloc_r+0xbe>
  405012:	4bc4      	ldr	r3, [pc, #784]	; (405324 <_realloc_r+0x348>)
  405014:	6899      	ldr	r1, [r3, #8]
  405016:	eb09 0004 	add.w	r0, r9, r4
  40501a:	4288      	cmp	r0, r1
  40501c:	f000 80b4 	beq.w	405188 <_realloc_r+0x1ac>
  405020:	6843      	ldr	r3, [r0, #4]
  405022:	f023 0101 	bic.w	r1, r3, #1
  405026:	4401      	add	r1, r0
  405028:	6849      	ldr	r1, [r1, #4]
  40502a:	07c9      	lsls	r1, r1, #31
  40502c:	d54c      	bpl.n	4050c8 <_realloc_r+0xec>
  40502e:	f01e 0f01 	tst.w	lr, #1
  405032:	f000 809b 	beq.w	40516c <_realloc_r+0x190>
  405036:	4631      	mov	r1, r6
  405038:	4640      	mov	r0, r8
  40503a:	f7fe fdcf 	bl	403bdc <_malloc_r>
  40503e:	4606      	mov	r6, r0
  405040:	2800      	cmp	r0, #0
  405042:	d03a      	beq.n	4050ba <_realloc_r+0xde>
  405044:	f855 3c04 	ldr.w	r3, [r5, #-4]
  405048:	f023 0301 	bic.w	r3, r3, #1
  40504c:	444b      	add	r3, r9
  40504e:	f1a0 0208 	sub.w	r2, r0, #8
  405052:	429a      	cmp	r2, r3
  405054:	f000 8121 	beq.w	40529a <_realloc_r+0x2be>
  405058:	1f22      	subs	r2, r4, #4
  40505a:	2a24      	cmp	r2, #36	; 0x24
  40505c:	f200 8107 	bhi.w	40526e <_realloc_r+0x292>
  405060:	2a13      	cmp	r2, #19
  405062:	f200 80db 	bhi.w	40521c <_realloc_r+0x240>
  405066:	4603      	mov	r3, r0
  405068:	462a      	mov	r2, r5
  40506a:	6811      	ldr	r1, [r2, #0]
  40506c:	6019      	str	r1, [r3, #0]
  40506e:	6851      	ldr	r1, [r2, #4]
  405070:	6059      	str	r1, [r3, #4]
  405072:	6892      	ldr	r2, [r2, #8]
  405074:	609a      	str	r2, [r3, #8]
  405076:	4629      	mov	r1, r5
  405078:	4640      	mov	r0, r8
  40507a:	f7ff fe4f 	bl	404d1c <_free_r>
  40507e:	e01c      	b.n	4050ba <_realloc_r+0xde>
  405080:	f027 0707 	bic.w	r7, r7, #7
  405084:	2f00      	cmp	r7, #0
  405086:	463a      	mov	r2, r7
  405088:	dabf      	bge.n	40500a <_realloc_r+0x2e>
  40508a:	2600      	movs	r6, #0
  40508c:	230c      	movs	r3, #12
  40508e:	4630      	mov	r0, r6
  405090:	f8c8 3000 	str.w	r3, [r8]
  405094:	b003      	add	sp, #12
  405096:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40509a:	462e      	mov	r6, r5
  40509c:	1be3      	subs	r3, r4, r7
  40509e:	2b0f      	cmp	r3, #15
  4050a0:	d81e      	bhi.n	4050e0 <_realloc_r+0x104>
  4050a2:	f8d9 3004 	ldr.w	r3, [r9, #4]
  4050a6:	f003 0301 	and.w	r3, r3, #1
  4050aa:	4323      	orrs	r3, r4
  4050ac:	444c      	add	r4, r9
  4050ae:	f8c9 3004 	str.w	r3, [r9, #4]
  4050b2:	6863      	ldr	r3, [r4, #4]
  4050b4:	f043 0301 	orr.w	r3, r3, #1
  4050b8:	6063      	str	r3, [r4, #4]
  4050ba:	4640      	mov	r0, r8
  4050bc:	f7ff f930 	bl	404320 <__malloc_unlock>
  4050c0:	4630      	mov	r0, r6
  4050c2:	b003      	add	sp, #12
  4050c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4050c8:	f023 0303 	bic.w	r3, r3, #3
  4050cc:	18e1      	adds	r1, r4, r3
  4050ce:	4291      	cmp	r1, r2
  4050d0:	db1f      	blt.n	405112 <_realloc_r+0x136>
  4050d2:	68c3      	ldr	r3, [r0, #12]
  4050d4:	6882      	ldr	r2, [r0, #8]
  4050d6:	462e      	mov	r6, r5
  4050d8:	60d3      	str	r3, [r2, #12]
  4050da:	460c      	mov	r4, r1
  4050dc:	609a      	str	r2, [r3, #8]
  4050de:	e7dd      	b.n	40509c <_realloc_r+0xc0>
  4050e0:	f8d9 2004 	ldr.w	r2, [r9, #4]
  4050e4:	eb09 0107 	add.w	r1, r9, r7
  4050e8:	f002 0201 	and.w	r2, r2, #1
  4050ec:	444c      	add	r4, r9
  4050ee:	f043 0301 	orr.w	r3, r3, #1
  4050f2:	4317      	orrs	r7, r2
  4050f4:	f8c9 7004 	str.w	r7, [r9, #4]
  4050f8:	604b      	str	r3, [r1, #4]
  4050fa:	6863      	ldr	r3, [r4, #4]
  4050fc:	f043 0301 	orr.w	r3, r3, #1
  405100:	3108      	adds	r1, #8
  405102:	6063      	str	r3, [r4, #4]
  405104:	4640      	mov	r0, r8
  405106:	f7ff fe09 	bl	404d1c <_free_r>
  40510a:	e7d6      	b.n	4050ba <_realloc_r+0xde>
  40510c:	4611      	mov	r1, r2
  40510e:	f7fe bd65 	b.w	403bdc <_malloc_r>
  405112:	f01e 0f01 	tst.w	lr, #1
  405116:	d18e      	bne.n	405036 <_realloc_r+0x5a>
  405118:	f855 1c08 	ldr.w	r1, [r5, #-8]
  40511c:	eba9 0a01 	sub.w	sl, r9, r1
  405120:	f8da 1004 	ldr.w	r1, [sl, #4]
  405124:	f021 0103 	bic.w	r1, r1, #3
  405128:	440b      	add	r3, r1
  40512a:	4423      	add	r3, r4
  40512c:	4293      	cmp	r3, r2
  40512e:	db25      	blt.n	40517c <_realloc_r+0x1a0>
  405130:	68c2      	ldr	r2, [r0, #12]
  405132:	6881      	ldr	r1, [r0, #8]
  405134:	4656      	mov	r6, sl
  405136:	60ca      	str	r2, [r1, #12]
  405138:	6091      	str	r1, [r2, #8]
  40513a:	f8da 100c 	ldr.w	r1, [sl, #12]
  40513e:	f856 0f08 	ldr.w	r0, [r6, #8]!
  405142:	1f22      	subs	r2, r4, #4
  405144:	2a24      	cmp	r2, #36	; 0x24
  405146:	60c1      	str	r1, [r0, #12]
  405148:	6088      	str	r0, [r1, #8]
  40514a:	f200 8094 	bhi.w	405276 <_realloc_r+0x29a>
  40514e:	2a13      	cmp	r2, #19
  405150:	d96f      	bls.n	405232 <_realloc_r+0x256>
  405152:	6829      	ldr	r1, [r5, #0]
  405154:	f8ca 1008 	str.w	r1, [sl, #8]
  405158:	6869      	ldr	r1, [r5, #4]
  40515a:	f8ca 100c 	str.w	r1, [sl, #12]
  40515e:	2a1b      	cmp	r2, #27
  405160:	f200 80a2 	bhi.w	4052a8 <_realloc_r+0x2cc>
  405164:	3508      	adds	r5, #8
  405166:	f10a 0210 	add.w	r2, sl, #16
  40516a:	e063      	b.n	405234 <_realloc_r+0x258>
  40516c:	f855 3c08 	ldr.w	r3, [r5, #-8]
  405170:	eba9 0a03 	sub.w	sl, r9, r3
  405174:	f8da 1004 	ldr.w	r1, [sl, #4]
  405178:	f021 0103 	bic.w	r1, r1, #3
  40517c:	1863      	adds	r3, r4, r1
  40517e:	4293      	cmp	r3, r2
  405180:	f6ff af59 	blt.w	405036 <_realloc_r+0x5a>
  405184:	4656      	mov	r6, sl
  405186:	e7d8      	b.n	40513a <_realloc_r+0x15e>
  405188:	6841      	ldr	r1, [r0, #4]
  40518a:	f021 0b03 	bic.w	fp, r1, #3
  40518e:	44a3      	add	fp, r4
  405190:	f107 0010 	add.w	r0, r7, #16
  405194:	4583      	cmp	fp, r0
  405196:	da56      	bge.n	405246 <_realloc_r+0x26a>
  405198:	f01e 0f01 	tst.w	lr, #1
  40519c:	f47f af4b 	bne.w	405036 <_realloc_r+0x5a>
  4051a0:	f855 1c08 	ldr.w	r1, [r5, #-8]
  4051a4:	eba9 0a01 	sub.w	sl, r9, r1
  4051a8:	f8da 1004 	ldr.w	r1, [sl, #4]
  4051ac:	f021 0103 	bic.w	r1, r1, #3
  4051b0:	448b      	add	fp, r1
  4051b2:	4558      	cmp	r0, fp
  4051b4:	dce2      	bgt.n	40517c <_realloc_r+0x1a0>
  4051b6:	4656      	mov	r6, sl
  4051b8:	f8da 100c 	ldr.w	r1, [sl, #12]
  4051bc:	f856 0f08 	ldr.w	r0, [r6, #8]!
  4051c0:	1f22      	subs	r2, r4, #4
  4051c2:	2a24      	cmp	r2, #36	; 0x24
  4051c4:	60c1      	str	r1, [r0, #12]
  4051c6:	6088      	str	r0, [r1, #8]
  4051c8:	f200 808f 	bhi.w	4052ea <_realloc_r+0x30e>
  4051cc:	2a13      	cmp	r2, #19
  4051ce:	f240 808a 	bls.w	4052e6 <_realloc_r+0x30a>
  4051d2:	6829      	ldr	r1, [r5, #0]
  4051d4:	f8ca 1008 	str.w	r1, [sl, #8]
  4051d8:	6869      	ldr	r1, [r5, #4]
  4051da:	f8ca 100c 	str.w	r1, [sl, #12]
  4051de:	2a1b      	cmp	r2, #27
  4051e0:	f200 808a 	bhi.w	4052f8 <_realloc_r+0x31c>
  4051e4:	3508      	adds	r5, #8
  4051e6:	f10a 0210 	add.w	r2, sl, #16
  4051ea:	6829      	ldr	r1, [r5, #0]
  4051ec:	6011      	str	r1, [r2, #0]
  4051ee:	6869      	ldr	r1, [r5, #4]
  4051f0:	6051      	str	r1, [r2, #4]
  4051f2:	68a9      	ldr	r1, [r5, #8]
  4051f4:	6091      	str	r1, [r2, #8]
  4051f6:	eb0a 0107 	add.w	r1, sl, r7
  4051fa:	ebab 0207 	sub.w	r2, fp, r7
  4051fe:	f042 0201 	orr.w	r2, r2, #1
  405202:	6099      	str	r1, [r3, #8]
  405204:	604a      	str	r2, [r1, #4]
  405206:	f8da 3004 	ldr.w	r3, [sl, #4]
  40520a:	f003 0301 	and.w	r3, r3, #1
  40520e:	431f      	orrs	r7, r3
  405210:	4640      	mov	r0, r8
  405212:	f8ca 7004 	str.w	r7, [sl, #4]
  405216:	f7ff f883 	bl	404320 <__malloc_unlock>
  40521a:	e751      	b.n	4050c0 <_realloc_r+0xe4>
  40521c:	682b      	ldr	r3, [r5, #0]
  40521e:	6003      	str	r3, [r0, #0]
  405220:	686b      	ldr	r3, [r5, #4]
  405222:	6043      	str	r3, [r0, #4]
  405224:	2a1b      	cmp	r2, #27
  405226:	d82d      	bhi.n	405284 <_realloc_r+0x2a8>
  405228:	f100 0308 	add.w	r3, r0, #8
  40522c:	f105 0208 	add.w	r2, r5, #8
  405230:	e71b      	b.n	40506a <_realloc_r+0x8e>
  405232:	4632      	mov	r2, r6
  405234:	6829      	ldr	r1, [r5, #0]
  405236:	6011      	str	r1, [r2, #0]
  405238:	6869      	ldr	r1, [r5, #4]
  40523a:	6051      	str	r1, [r2, #4]
  40523c:	68a9      	ldr	r1, [r5, #8]
  40523e:	6091      	str	r1, [r2, #8]
  405240:	461c      	mov	r4, r3
  405242:	46d1      	mov	r9, sl
  405244:	e72a      	b.n	40509c <_realloc_r+0xc0>
  405246:	eb09 0107 	add.w	r1, r9, r7
  40524a:	ebab 0b07 	sub.w	fp, fp, r7
  40524e:	f04b 0201 	orr.w	r2, fp, #1
  405252:	6099      	str	r1, [r3, #8]
  405254:	604a      	str	r2, [r1, #4]
  405256:	f855 3c04 	ldr.w	r3, [r5, #-4]
  40525a:	f003 0301 	and.w	r3, r3, #1
  40525e:	431f      	orrs	r7, r3
  405260:	4640      	mov	r0, r8
  405262:	f845 7c04 	str.w	r7, [r5, #-4]
  405266:	f7ff f85b 	bl	404320 <__malloc_unlock>
  40526a:	462e      	mov	r6, r5
  40526c:	e728      	b.n	4050c0 <_realloc_r+0xe4>
  40526e:	4629      	mov	r1, r5
  405270:	f7ff fe50 	bl	404f14 <memmove>
  405274:	e6ff      	b.n	405076 <_realloc_r+0x9a>
  405276:	4629      	mov	r1, r5
  405278:	4630      	mov	r0, r6
  40527a:	461c      	mov	r4, r3
  40527c:	46d1      	mov	r9, sl
  40527e:	f7ff fe49 	bl	404f14 <memmove>
  405282:	e70b      	b.n	40509c <_realloc_r+0xc0>
  405284:	68ab      	ldr	r3, [r5, #8]
  405286:	6083      	str	r3, [r0, #8]
  405288:	68eb      	ldr	r3, [r5, #12]
  40528a:	60c3      	str	r3, [r0, #12]
  40528c:	2a24      	cmp	r2, #36	; 0x24
  40528e:	d017      	beq.n	4052c0 <_realloc_r+0x2e4>
  405290:	f100 0310 	add.w	r3, r0, #16
  405294:	f105 0210 	add.w	r2, r5, #16
  405298:	e6e7      	b.n	40506a <_realloc_r+0x8e>
  40529a:	f850 3c04 	ldr.w	r3, [r0, #-4]
  40529e:	f023 0303 	bic.w	r3, r3, #3
  4052a2:	441c      	add	r4, r3
  4052a4:	462e      	mov	r6, r5
  4052a6:	e6f9      	b.n	40509c <_realloc_r+0xc0>
  4052a8:	68a9      	ldr	r1, [r5, #8]
  4052aa:	f8ca 1010 	str.w	r1, [sl, #16]
  4052ae:	68e9      	ldr	r1, [r5, #12]
  4052b0:	f8ca 1014 	str.w	r1, [sl, #20]
  4052b4:	2a24      	cmp	r2, #36	; 0x24
  4052b6:	d00c      	beq.n	4052d2 <_realloc_r+0x2f6>
  4052b8:	3510      	adds	r5, #16
  4052ba:	f10a 0218 	add.w	r2, sl, #24
  4052be:	e7b9      	b.n	405234 <_realloc_r+0x258>
  4052c0:	692b      	ldr	r3, [r5, #16]
  4052c2:	6103      	str	r3, [r0, #16]
  4052c4:	696b      	ldr	r3, [r5, #20]
  4052c6:	6143      	str	r3, [r0, #20]
  4052c8:	f105 0218 	add.w	r2, r5, #24
  4052cc:	f100 0318 	add.w	r3, r0, #24
  4052d0:	e6cb      	b.n	40506a <_realloc_r+0x8e>
  4052d2:	692a      	ldr	r2, [r5, #16]
  4052d4:	f8ca 2018 	str.w	r2, [sl, #24]
  4052d8:	696a      	ldr	r2, [r5, #20]
  4052da:	f8ca 201c 	str.w	r2, [sl, #28]
  4052de:	3518      	adds	r5, #24
  4052e0:	f10a 0220 	add.w	r2, sl, #32
  4052e4:	e7a6      	b.n	405234 <_realloc_r+0x258>
  4052e6:	4632      	mov	r2, r6
  4052e8:	e77f      	b.n	4051ea <_realloc_r+0x20e>
  4052ea:	4629      	mov	r1, r5
  4052ec:	4630      	mov	r0, r6
  4052ee:	9301      	str	r3, [sp, #4]
  4052f0:	f7ff fe10 	bl	404f14 <memmove>
  4052f4:	9b01      	ldr	r3, [sp, #4]
  4052f6:	e77e      	b.n	4051f6 <_realloc_r+0x21a>
  4052f8:	68a9      	ldr	r1, [r5, #8]
  4052fa:	f8ca 1010 	str.w	r1, [sl, #16]
  4052fe:	68e9      	ldr	r1, [r5, #12]
  405300:	f8ca 1014 	str.w	r1, [sl, #20]
  405304:	2a24      	cmp	r2, #36	; 0x24
  405306:	d003      	beq.n	405310 <_realloc_r+0x334>
  405308:	3510      	adds	r5, #16
  40530a:	f10a 0218 	add.w	r2, sl, #24
  40530e:	e76c      	b.n	4051ea <_realloc_r+0x20e>
  405310:	692a      	ldr	r2, [r5, #16]
  405312:	f8ca 2018 	str.w	r2, [sl, #24]
  405316:	696a      	ldr	r2, [r5, #20]
  405318:	f8ca 201c 	str.w	r2, [sl, #28]
  40531c:	3518      	adds	r5, #24
  40531e:	f10a 0220 	add.w	r2, sl, #32
  405322:	e762      	b.n	4051ea <_realloc_r+0x20e>
  405324:	20400454 	.word	0x20400454

00405328 <__ascii_wctomb>:
  405328:	b121      	cbz	r1, 405334 <__ascii_wctomb+0xc>
  40532a:	2aff      	cmp	r2, #255	; 0xff
  40532c:	d804      	bhi.n	405338 <__ascii_wctomb+0x10>
  40532e:	700a      	strb	r2, [r1, #0]
  405330:	2001      	movs	r0, #1
  405332:	4770      	bx	lr
  405334:	4608      	mov	r0, r1
  405336:	4770      	bx	lr
  405338:	238a      	movs	r3, #138	; 0x8a
  40533a:	6003      	str	r3, [r0, #0]
  40533c:	f04f 30ff 	mov.w	r0, #4294967295
  405340:	4770      	bx	lr
  405342:	bf00      	nop

00405344 <__aeabi_drsub>:
  405344:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
  405348:	e002      	b.n	405350 <__adddf3>
  40534a:	bf00      	nop

0040534c <__aeabi_dsub>:
  40534c:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00405350 <__adddf3>:
  405350:	b530      	push	{r4, r5, lr}
  405352:	ea4f 0441 	mov.w	r4, r1, lsl #1
  405356:	ea4f 0543 	mov.w	r5, r3, lsl #1
  40535a:	ea94 0f05 	teq	r4, r5
  40535e:	bf08      	it	eq
  405360:	ea90 0f02 	teqeq	r0, r2
  405364:	bf1f      	itttt	ne
  405366:	ea54 0c00 	orrsne.w	ip, r4, r0
  40536a:	ea55 0c02 	orrsne.w	ip, r5, r2
  40536e:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
  405372:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  405376:	f000 80e2 	beq.w	40553e <__adddf3+0x1ee>
  40537a:	ea4f 5454 	mov.w	r4, r4, lsr #21
  40537e:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
  405382:	bfb8      	it	lt
  405384:	426d      	neglt	r5, r5
  405386:	dd0c      	ble.n	4053a2 <__adddf3+0x52>
  405388:	442c      	add	r4, r5
  40538a:	ea80 0202 	eor.w	r2, r0, r2
  40538e:	ea81 0303 	eor.w	r3, r1, r3
  405392:	ea82 0000 	eor.w	r0, r2, r0
  405396:	ea83 0101 	eor.w	r1, r3, r1
  40539a:	ea80 0202 	eor.w	r2, r0, r2
  40539e:	ea81 0303 	eor.w	r3, r1, r3
  4053a2:	2d36      	cmp	r5, #54	; 0x36
  4053a4:	bf88      	it	hi
  4053a6:	bd30      	pophi	{r4, r5, pc}
  4053a8:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  4053ac:	ea4f 3101 	mov.w	r1, r1, lsl #12
  4053b0:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
  4053b4:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
  4053b8:	d002      	beq.n	4053c0 <__adddf3+0x70>
  4053ba:	4240      	negs	r0, r0
  4053bc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  4053c0:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
  4053c4:	ea4f 3303 	mov.w	r3, r3, lsl #12
  4053c8:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
  4053cc:	d002      	beq.n	4053d4 <__adddf3+0x84>
  4053ce:	4252      	negs	r2, r2
  4053d0:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  4053d4:	ea94 0f05 	teq	r4, r5
  4053d8:	f000 80a7 	beq.w	40552a <__adddf3+0x1da>
  4053dc:	f1a4 0401 	sub.w	r4, r4, #1
  4053e0:	f1d5 0e20 	rsbs	lr, r5, #32
  4053e4:	db0d      	blt.n	405402 <__adddf3+0xb2>
  4053e6:	fa02 fc0e 	lsl.w	ip, r2, lr
  4053ea:	fa22 f205 	lsr.w	r2, r2, r5
  4053ee:	1880      	adds	r0, r0, r2
  4053f0:	f141 0100 	adc.w	r1, r1, #0
  4053f4:	fa03 f20e 	lsl.w	r2, r3, lr
  4053f8:	1880      	adds	r0, r0, r2
  4053fa:	fa43 f305 	asr.w	r3, r3, r5
  4053fe:	4159      	adcs	r1, r3
  405400:	e00e      	b.n	405420 <__adddf3+0xd0>
  405402:	f1a5 0520 	sub.w	r5, r5, #32
  405406:	f10e 0e20 	add.w	lr, lr, #32
  40540a:	2a01      	cmp	r2, #1
  40540c:	fa03 fc0e 	lsl.w	ip, r3, lr
  405410:	bf28      	it	cs
  405412:	f04c 0c02 	orrcs.w	ip, ip, #2
  405416:	fa43 f305 	asr.w	r3, r3, r5
  40541a:	18c0      	adds	r0, r0, r3
  40541c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
  405420:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  405424:	d507      	bpl.n	405436 <__adddf3+0xe6>
  405426:	f04f 0e00 	mov.w	lr, #0
  40542a:	f1dc 0c00 	rsbs	ip, ip, #0
  40542e:	eb7e 0000 	sbcs.w	r0, lr, r0
  405432:	eb6e 0101 	sbc.w	r1, lr, r1
  405436:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
  40543a:	d31b      	bcc.n	405474 <__adddf3+0x124>
  40543c:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
  405440:	d30c      	bcc.n	40545c <__adddf3+0x10c>
  405442:	0849      	lsrs	r1, r1, #1
  405444:	ea5f 0030 	movs.w	r0, r0, rrx
  405448:	ea4f 0c3c 	mov.w	ip, ip, rrx
  40544c:	f104 0401 	add.w	r4, r4, #1
  405450:	ea4f 5244 	mov.w	r2, r4, lsl #21
  405454:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
  405458:	f080 809a 	bcs.w	405590 <__adddf3+0x240>
  40545c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  405460:	bf08      	it	eq
  405462:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  405466:	f150 0000 	adcs.w	r0, r0, #0
  40546a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  40546e:	ea41 0105 	orr.w	r1, r1, r5
  405472:	bd30      	pop	{r4, r5, pc}
  405474:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
  405478:	4140      	adcs	r0, r0
  40547a:	eb41 0101 	adc.w	r1, r1, r1
  40547e:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  405482:	f1a4 0401 	sub.w	r4, r4, #1
  405486:	d1e9      	bne.n	40545c <__adddf3+0x10c>
  405488:	f091 0f00 	teq	r1, #0
  40548c:	bf04      	itt	eq
  40548e:	4601      	moveq	r1, r0
  405490:	2000      	moveq	r0, #0
  405492:	fab1 f381 	clz	r3, r1
  405496:	bf08      	it	eq
  405498:	3320      	addeq	r3, #32
  40549a:	f1a3 030b 	sub.w	r3, r3, #11
  40549e:	f1b3 0220 	subs.w	r2, r3, #32
  4054a2:	da0c      	bge.n	4054be <__adddf3+0x16e>
  4054a4:	320c      	adds	r2, #12
  4054a6:	dd08      	ble.n	4054ba <__adddf3+0x16a>
  4054a8:	f102 0c14 	add.w	ip, r2, #20
  4054ac:	f1c2 020c 	rsb	r2, r2, #12
  4054b0:	fa01 f00c 	lsl.w	r0, r1, ip
  4054b4:	fa21 f102 	lsr.w	r1, r1, r2
  4054b8:	e00c      	b.n	4054d4 <__adddf3+0x184>
  4054ba:	f102 0214 	add.w	r2, r2, #20
  4054be:	bfd8      	it	le
  4054c0:	f1c2 0c20 	rsble	ip, r2, #32
  4054c4:	fa01 f102 	lsl.w	r1, r1, r2
  4054c8:	fa20 fc0c 	lsr.w	ip, r0, ip
  4054cc:	bfdc      	itt	le
  4054ce:	ea41 010c 	orrle.w	r1, r1, ip
  4054d2:	4090      	lslle	r0, r2
  4054d4:	1ae4      	subs	r4, r4, r3
  4054d6:	bfa2      	ittt	ge
  4054d8:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
  4054dc:	4329      	orrge	r1, r5
  4054de:	bd30      	popge	{r4, r5, pc}
  4054e0:	ea6f 0404 	mvn.w	r4, r4
  4054e4:	3c1f      	subs	r4, #31
  4054e6:	da1c      	bge.n	405522 <__adddf3+0x1d2>
  4054e8:	340c      	adds	r4, #12
  4054ea:	dc0e      	bgt.n	40550a <__adddf3+0x1ba>
  4054ec:	f104 0414 	add.w	r4, r4, #20
  4054f0:	f1c4 0220 	rsb	r2, r4, #32
  4054f4:	fa20 f004 	lsr.w	r0, r0, r4
  4054f8:	fa01 f302 	lsl.w	r3, r1, r2
  4054fc:	ea40 0003 	orr.w	r0, r0, r3
  405500:	fa21 f304 	lsr.w	r3, r1, r4
  405504:	ea45 0103 	orr.w	r1, r5, r3
  405508:	bd30      	pop	{r4, r5, pc}
  40550a:	f1c4 040c 	rsb	r4, r4, #12
  40550e:	f1c4 0220 	rsb	r2, r4, #32
  405512:	fa20 f002 	lsr.w	r0, r0, r2
  405516:	fa01 f304 	lsl.w	r3, r1, r4
  40551a:	ea40 0003 	orr.w	r0, r0, r3
  40551e:	4629      	mov	r1, r5
  405520:	bd30      	pop	{r4, r5, pc}
  405522:	fa21 f004 	lsr.w	r0, r1, r4
  405526:	4629      	mov	r1, r5
  405528:	bd30      	pop	{r4, r5, pc}
  40552a:	f094 0f00 	teq	r4, #0
  40552e:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
  405532:	bf06      	itte	eq
  405534:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
  405538:	3401      	addeq	r4, #1
  40553a:	3d01      	subne	r5, #1
  40553c:	e74e      	b.n	4053dc <__adddf3+0x8c>
  40553e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  405542:	bf18      	it	ne
  405544:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  405548:	d029      	beq.n	40559e <__adddf3+0x24e>
  40554a:	ea94 0f05 	teq	r4, r5
  40554e:	bf08      	it	eq
  405550:	ea90 0f02 	teqeq	r0, r2
  405554:	d005      	beq.n	405562 <__adddf3+0x212>
  405556:	ea54 0c00 	orrs.w	ip, r4, r0
  40555a:	bf04      	itt	eq
  40555c:	4619      	moveq	r1, r3
  40555e:	4610      	moveq	r0, r2
  405560:	bd30      	pop	{r4, r5, pc}
  405562:	ea91 0f03 	teq	r1, r3
  405566:	bf1e      	ittt	ne
  405568:	2100      	movne	r1, #0
  40556a:	2000      	movne	r0, #0
  40556c:	bd30      	popne	{r4, r5, pc}
  40556e:	ea5f 5c54 	movs.w	ip, r4, lsr #21
  405572:	d105      	bne.n	405580 <__adddf3+0x230>
  405574:	0040      	lsls	r0, r0, #1
  405576:	4149      	adcs	r1, r1
  405578:	bf28      	it	cs
  40557a:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
  40557e:	bd30      	pop	{r4, r5, pc}
  405580:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
  405584:	bf3c      	itt	cc
  405586:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
  40558a:	bd30      	popcc	{r4, r5, pc}
  40558c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  405590:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
  405594:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  405598:	f04f 0000 	mov.w	r0, #0
  40559c:	bd30      	pop	{r4, r5, pc}
  40559e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  4055a2:	bf1a      	itte	ne
  4055a4:	4619      	movne	r1, r3
  4055a6:	4610      	movne	r0, r2
  4055a8:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
  4055ac:	bf1c      	itt	ne
  4055ae:	460b      	movne	r3, r1
  4055b0:	4602      	movne	r2, r0
  4055b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  4055b6:	bf06      	itte	eq
  4055b8:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
  4055bc:	ea91 0f03 	teqeq	r1, r3
  4055c0:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
  4055c4:	bd30      	pop	{r4, r5, pc}
  4055c6:	bf00      	nop

004055c8 <__aeabi_ui2d>:
  4055c8:	f090 0f00 	teq	r0, #0
  4055cc:	bf04      	itt	eq
  4055ce:	2100      	moveq	r1, #0
  4055d0:	4770      	bxeq	lr
  4055d2:	b530      	push	{r4, r5, lr}
  4055d4:	f44f 6480 	mov.w	r4, #1024	; 0x400
  4055d8:	f104 0432 	add.w	r4, r4, #50	; 0x32
  4055dc:	f04f 0500 	mov.w	r5, #0
  4055e0:	f04f 0100 	mov.w	r1, #0
  4055e4:	e750      	b.n	405488 <__adddf3+0x138>
  4055e6:	bf00      	nop

004055e8 <__aeabi_i2d>:
  4055e8:	f090 0f00 	teq	r0, #0
  4055ec:	bf04      	itt	eq
  4055ee:	2100      	moveq	r1, #0
  4055f0:	4770      	bxeq	lr
  4055f2:	b530      	push	{r4, r5, lr}
  4055f4:	f44f 6480 	mov.w	r4, #1024	; 0x400
  4055f8:	f104 0432 	add.w	r4, r4, #50	; 0x32
  4055fc:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
  405600:	bf48      	it	mi
  405602:	4240      	negmi	r0, r0
  405604:	f04f 0100 	mov.w	r1, #0
  405608:	e73e      	b.n	405488 <__adddf3+0x138>
  40560a:	bf00      	nop

0040560c <__aeabi_f2d>:
  40560c:	0042      	lsls	r2, r0, #1
  40560e:	ea4f 01e2 	mov.w	r1, r2, asr #3
  405612:	ea4f 0131 	mov.w	r1, r1, rrx
  405616:	ea4f 7002 	mov.w	r0, r2, lsl #28
  40561a:	bf1f      	itttt	ne
  40561c:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
  405620:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  405624:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
  405628:	4770      	bxne	lr
  40562a:	f092 0f00 	teq	r2, #0
  40562e:	bf14      	ite	ne
  405630:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  405634:	4770      	bxeq	lr
  405636:	b530      	push	{r4, r5, lr}
  405638:	f44f 7460 	mov.w	r4, #896	; 0x380
  40563c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  405640:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  405644:	e720      	b.n	405488 <__adddf3+0x138>
  405646:	bf00      	nop

00405648 <__aeabi_ul2d>:
  405648:	ea50 0201 	orrs.w	r2, r0, r1
  40564c:	bf08      	it	eq
  40564e:	4770      	bxeq	lr
  405650:	b530      	push	{r4, r5, lr}
  405652:	f04f 0500 	mov.w	r5, #0
  405656:	e00a      	b.n	40566e <__aeabi_l2d+0x16>

00405658 <__aeabi_l2d>:
  405658:	ea50 0201 	orrs.w	r2, r0, r1
  40565c:	bf08      	it	eq
  40565e:	4770      	bxeq	lr
  405660:	b530      	push	{r4, r5, lr}
  405662:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
  405666:	d502      	bpl.n	40566e <__aeabi_l2d+0x16>
  405668:	4240      	negs	r0, r0
  40566a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  40566e:	f44f 6480 	mov.w	r4, #1024	; 0x400
  405672:	f104 0432 	add.w	r4, r4, #50	; 0x32
  405676:	ea5f 5c91 	movs.w	ip, r1, lsr #22
  40567a:	f43f aedc 	beq.w	405436 <__adddf3+0xe6>
  40567e:	f04f 0203 	mov.w	r2, #3
  405682:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  405686:	bf18      	it	ne
  405688:	3203      	addne	r2, #3
  40568a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  40568e:	bf18      	it	ne
  405690:	3203      	addne	r2, #3
  405692:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
  405696:	f1c2 0320 	rsb	r3, r2, #32
  40569a:	fa00 fc03 	lsl.w	ip, r0, r3
  40569e:	fa20 f002 	lsr.w	r0, r0, r2
  4056a2:	fa01 fe03 	lsl.w	lr, r1, r3
  4056a6:	ea40 000e 	orr.w	r0, r0, lr
  4056aa:	fa21 f102 	lsr.w	r1, r1, r2
  4056ae:	4414      	add	r4, r2
  4056b0:	e6c1      	b.n	405436 <__adddf3+0xe6>
  4056b2:	bf00      	nop

004056b4 <__aeabi_dmul>:
  4056b4:	b570      	push	{r4, r5, r6, lr}
  4056b6:	f04f 0cff 	mov.w	ip, #255	; 0xff
  4056ba:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  4056be:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  4056c2:	bf1d      	ittte	ne
  4056c4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  4056c8:	ea94 0f0c 	teqne	r4, ip
  4056cc:	ea95 0f0c 	teqne	r5, ip
  4056d0:	f000 f8de 	bleq	405890 <__aeabi_dmul+0x1dc>
  4056d4:	442c      	add	r4, r5
  4056d6:	ea81 0603 	eor.w	r6, r1, r3
  4056da:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
  4056de:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
  4056e2:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
  4056e6:	bf18      	it	ne
  4056e8:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
  4056ec:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  4056f0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  4056f4:	d038      	beq.n	405768 <__aeabi_dmul+0xb4>
  4056f6:	fba0 ce02 	umull	ip, lr, r0, r2
  4056fa:	f04f 0500 	mov.w	r5, #0
  4056fe:	fbe1 e502 	umlal	lr, r5, r1, r2
  405702:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
  405706:	fbe0 e503 	umlal	lr, r5, r0, r3
  40570a:	f04f 0600 	mov.w	r6, #0
  40570e:	fbe1 5603 	umlal	r5, r6, r1, r3
  405712:	f09c 0f00 	teq	ip, #0
  405716:	bf18      	it	ne
  405718:	f04e 0e01 	orrne.w	lr, lr, #1
  40571c:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
  405720:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
  405724:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
  405728:	d204      	bcs.n	405734 <__aeabi_dmul+0x80>
  40572a:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
  40572e:	416d      	adcs	r5, r5
  405730:	eb46 0606 	adc.w	r6, r6, r6
  405734:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
  405738:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
  40573c:	ea4f 20c5 	mov.w	r0, r5, lsl #11
  405740:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
  405744:	ea4f 2ece 	mov.w	lr, lr, lsl #11
  405748:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  40574c:	bf88      	it	hi
  40574e:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  405752:	d81e      	bhi.n	405792 <__aeabi_dmul+0xde>
  405754:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
  405758:	bf08      	it	eq
  40575a:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
  40575e:	f150 0000 	adcs.w	r0, r0, #0
  405762:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  405766:	bd70      	pop	{r4, r5, r6, pc}
  405768:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
  40576c:	ea46 0101 	orr.w	r1, r6, r1
  405770:	ea40 0002 	orr.w	r0, r0, r2
  405774:	ea81 0103 	eor.w	r1, r1, r3
  405778:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
  40577c:	bfc2      	ittt	gt
  40577e:	ebd4 050c 	rsbsgt	r5, r4, ip
  405782:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  405786:	bd70      	popgt	{r4, r5, r6, pc}
  405788:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  40578c:	f04f 0e00 	mov.w	lr, #0
  405790:	3c01      	subs	r4, #1
  405792:	f300 80ab 	bgt.w	4058ec <__aeabi_dmul+0x238>
  405796:	f114 0f36 	cmn.w	r4, #54	; 0x36
  40579a:	bfde      	ittt	le
  40579c:	2000      	movle	r0, #0
  40579e:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
  4057a2:	bd70      	pople	{r4, r5, r6, pc}
  4057a4:	f1c4 0400 	rsb	r4, r4, #0
  4057a8:	3c20      	subs	r4, #32
  4057aa:	da35      	bge.n	405818 <__aeabi_dmul+0x164>
  4057ac:	340c      	adds	r4, #12
  4057ae:	dc1b      	bgt.n	4057e8 <__aeabi_dmul+0x134>
  4057b0:	f104 0414 	add.w	r4, r4, #20
  4057b4:	f1c4 0520 	rsb	r5, r4, #32
  4057b8:	fa00 f305 	lsl.w	r3, r0, r5
  4057bc:	fa20 f004 	lsr.w	r0, r0, r4
  4057c0:	fa01 f205 	lsl.w	r2, r1, r5
  4057c4:	ea40 0002 	orr.w	r0, r0, r2
  4057c8:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
  4057cc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  4057d0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  4057d4:	fa21 f604 	lsr.w	r6, r1, r4
  4057d8:	eb42 0106 	adc.w	r1, r2, r6
  4057dc:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  4057e0:	bf08      	it	eq
  4057e2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  4057e6:	bd70      	pop	{r4, r5, r6, pc}
  4057e8:	f1c4 040c 	rsb	r4, r4, #12
  4057ec:	f1c4 0520 	rsb	r5, r4, #32
  4057f0:	fa00 f304 	lsl.w	r3, r0, r4
  4057f4:	fa20 f005 	lsr.w	r0, r0, r5
  4057f8:	fa01 f204 	lsl.w	r2, r1, r4
  4057fc:	ea40 0002 	orr.w	r0, r0, r2
  405800:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  405804:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  405808:	f141 0100 	adc.w	r1, r1, #0
  40580c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  405810:	bf08      	it	eq
  405812:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  405816:	bd70      	pop	{r4, r5, r6, pc}
  405818:	f1c4 0520 	rsb	r5, r4, #32
  40581c:	fa00 f205 	lsl.w	r2, r0, r5
  405820:	ea4e 0e02 	orr.w	lr, lr, r2
  405824:	fa20 f304 	lsr.w	r3, r0, r4
  405828:	fa01 f205 	lsl.w	r2, r1, r5
  40582c:	ea43 0302 	orr.w	r3, r3, r2
  405830:	fa21 f004 	lsr.w	r0, r1, r4
  405834:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  405838:	fa21 f204 	lsr.w	r2, r1, r4
  40583c:	ea20 0002 	bic.w	r0, r0, r2
  405840:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
  405844:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  405848:	bf08      	it	eq
  40584a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  40584e:	bd70      	pop	{r4, r5, r6, pc}
  405850:	f094 0f00 	teq	r4, #0
  405854:	d10f      	bne.n	405876 <__aeabi_dmul+0x1c2>
  405856:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
  40585a:	0040      	lsls	r0, r0, #1
  40585c:	eb41 0101 	adc.w	r1, r1, r1
  405860:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  405864:	bf08      	it	eq
  405866:	3c01      	subeq	r4, #1
  405868:	d0f7      	beq.n	40585a <__aeabi_dmul+0x1a6>
  40586a:	ea41 0106 	orr.w	r1, r1, r6
  40586e:	f095 0f00 	teq	r5, #0
  405872:	bf18      	it	ne
  405874:	4770      	bxne	lr
  405876:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
  40587a:	0052      	lsls	r2, r2, #1
  40587c:	eb43 0303 	adc.w	r3, r3, r3
  405880:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
  405884:	bf08      	it	eq
  405886:	3d01      	subeq	r5, #1
  405888:	d0f7      	beq.n	40587a <__aeabi_dmul+0x1c6>
  40588a:	ea43 0306 	orr.w	r3, r3, r6
  40588e:	4770      	bx	lr
  405890:	ea94 0f0c 	teq	r4, ip
  405894:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  405898:	bf18      	it	ne
  40589a:	ea95 0f0c 	teqne	r5, ip
  40589e:	d00c      	beq.n	4058ba <__aeabi_dmul+0x206>
  4058a0:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  4058a4:	bf18      	it	ne
  4058a6:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  4058aa:	d1d1      	bne.n	405850 <__aeabi_dmul+0x19c>
  4058ac:	ea81 0103 	eor.w	r1, r1, r3
  4058b0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  4058b4:	f04f 0000 	mov.w	r0, #0
  4058b8:	bd70      	pop	{r4, r5, r6, pc}
  4058ba:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  4058be:	bf06      	itte	eq
  4058c0:	4610      	moveq	r0, r2
  4058c2:	4619      	moveq	r1, r3
  4058c4:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  4058c8:	d019      	beq.n	4058fe <__aeabi_dmul+0x24a>
  4058ca:	ea94 0f0c 	teq	r4, ip
  4058ce:	d102      	bne.n	4058d6 <__aeabi_dmul+0x222>
  4058d0:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
  4058d4:	d113      	bne.n	4058fe <__aeabi_dmul+0x24a>
  4058d6:	ea95 0f0c 	teq	r5, ip
  4058da:	d105      	bne.n	4058e8 <__aeabi_dmul+0x234>
  4058dc:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
  4058e0:	bf1c      	itt	ne
  4058e2:	4610      	movne	r0, r2
  4058e4:	4619      	movne	r1, r3
  4058e6:	d10a      	bne.n	4058fe <__aeabi_dmul+0x24a>
  4058e8:	ea81 0103 	eor.w	r1, r1, r3
  4058ec:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  4058f0:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  4058f4:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  4058f8:	f04f 0000 	mov.w	r0, #0
  4058fc:	bd70      	pop	{r4, r5, r6, pc}
  4058fe:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  405902:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
  405906:	bd70      	pop	{r4, r5, r6, pc}

00405908 <__aeabi_ddiv>:
  405908:	b570      	push	{r4, r5, r6, lr}
  40590a:	f04f 0cff 	mov.w	ip, #255	; 0xff
  40590e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  405912:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  405916:	bf1d      	ittte	ne
  405918:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  40591c:	ea94 0f0c 	teqne	r4, ip
  405920:	ea95 0f0c 	teqne	r5, ip
  405924:	f000 f8a7 	bleq	405a76 <__aeabi_ddiv+0x16e>
  405928:	eba4 0405 	sub.w	r4, r4, r5
  40592c:	ea81 0e03 	eor.w	lr, r1, r3
  405930:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  405934:	ea4f 3101 	mov.w	r1, r1, lsl #12
  405938:	f000 8088 	beq.w	405a4c <__aeabi_ddiv+0x144>
  40593c:	ea4f 3303 	mov.w	r3, r3, lsl #12
  405940:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
  405944:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
  405948:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
  40594c:	ea4f 2202 	mov.w	r2, r2, lsl #8
  405950:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
  405954:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
  405958:	ea4f 2600 	mov.w	r6, r0, lsl #8
  40595c:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
  405960:	429d      	cmp	r5, r3
  405962:	bf08      	it	eq
  405964:	4296      	cmpeq	r6, r2
  405966:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
  40596a:	f504 7440 	add.w	r4, r4, #768	; 0x300
  40596e:	d202      	bcs.n	405976 <__aeabi_ddiv+0x6e>
  405970:	085b      	lsrs	r3, r3, #1
  405972:	ea4f 0232 	mov.w	r2, r2, rrx
  405976:	1ab6      	subs	r6, r6, r2
  405978:	eb65 0503 	sbc.w	r5, r5, r3
  40597c:	085b      	lsrs	r3, r3, #1
  40597e:	ea4f 0232 	mov.w	r2, r2, rrx
  405982:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
  405986:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
  40598a:	ebb6 0e02 	subs.w	lr, r6, r2
  40598e:	eb75 0e03 	sbcs.w	lr, r5, r3
  405992:	bf22      	ittt	cs
  405994:	1ab6      	subcs	r6, r6, r2
  405996:	4675      	movcs	r5, lr
  405998:	ea40 000c 	orrcs.w	r0, r0, ip
  40599c:	085b      	lsrs	r3, r3, #1
  40599e:	ea4f 0232 	mov.w	r2, r2, rrx
  4059a2:	ebb6 0e02 	subs.w	lr, r6, r2
  4059a6:	eb75 0e03 	sbcs.w	lr, r5, r3
  4059aa:	bf22      	ittt	cs
  4059ac:	1ab6      	subcs	r6, r6, r2
  4059ae:	4675      	movcs	r5, lr
  4059b0:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  4059b4:	085b      	lsrs	r3, r3, #1
  4059b6:	ea4f 0232 	mov.w	r2, r2, rrx
  4059ba:	ebb6 0e02 	subs.w	lr, r6, r2
  4059be:	eb75 0e03 	sbcs.w	lr, r5, r3
  4059c2:	bf22      	ittt	cs
  4059c4:	1ab6      	subcs	r6, r6, r2
  4059c6:	4675      	movcs	r5, lr
  4059c8:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  4059cc:	085b      	lsrs	r3, r3, #1
  4059ce:	ea4f 0232 	mov.w	r2, r2, rrx
  4059d2:	ebb6 0e02 	subs.w	lr, r6, r2
  4059d6:	eb75 0e03 	sbcs.w	lr, r5, r3
  4059da:	bf22      	ittt	cs
  4059dc:	1ab6      	subcs	r6, r6, r2
  4059de:	4675      	movcs	r5, lr
  4059e0:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  4059e4:	ea55 0e06 	orrs.w	lr, r5, r6
  4059e8:	d018      	beq.n	405a1c <__aeabi_ddiv+0x114>
  4059ea:	ea4f 1505 	mov.w	r5, r5, lsl #4
  4059ee:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
  4059f2:	ea4f 1606 	mov.w	r6, r6, lsl #4
  4059f6:	ea4f 03c3 	mov.w	r3, r3, lsl #3
  4059fa:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
  4059fe:	ea4f 02c2 	mov.w	r2, r2, lsl #3
  405a02:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
  405a06:	d1c0      	bne.n	40598a <__aeabi_ddiv+0x82>
  405a08:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  405a0c:	d10b      	bne.n	405a26 <__aeabi_ddiv+0x11e>
  405a0e:	ea41 0100 	orr.w	r1, r1, r0
  405a12:	f04f 0000 	mov.w	r0, #0
  405a16:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
  405a1a:	e7b6      	b.n	40598a <__aeabi_ddiv+0x82>
  405a1c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  405a20:	bf04      	itt	eq
  405a22:	4301      	orreq	r1, r0
  405a24:	2000      	moveq	r0, #0
  405a26:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  405a2a:	bf88      	it	hi
  405a2c:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  405a30:	f63f aeaf 	bhi.w	405792 <__aeabi_dmul+0xde>
  405a34:	ebb5 0c03 	subs.w	ip, r5, r3
  405a38:	bf04      	itt	eq
  405a3a:	ebb6 0c02 	subseq.w	ip, r6, r2
  405a3e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  405a42:	f150 0000 	adcs.w	r0, r0, #0
  405a46:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  405a4a:	bd70      	pop	{r4, r5, r6, pc}
  405a4c:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
  405a50:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
  405a54:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
  405a58:	bfc2      	ittt	gt
  405a5a:	ebd4 050c 	rsbsgt	r5, r4, ip
  405a5e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  405a62:	bd70      	popgt	{r4, r5, r6, pc}
  405a64:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  405a68:	f04f 0e00 	mov.w	lr, #0
  405a6c:	3c01      	subs	r4, #1
  405a6e:	e690      	b.n	405792 <__aeabi_dmul+0xde>
  405a70:	ea45 0e06 	orr.w	lr, r5, r6
  405a74:	e68d      	b.n	405792 <__aeabi_dmul+0xde>
  405a76:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  405a7a:	ea94 0f0c 	teq	r4, ip
  405a7e:	bf08      	it	eq
  405a80:	ea95 0f0c 	teqeq	r5, ip
  405a84:	f43f af3b 	beq.w	4058fe <__aeabi_dmul+0x24a>
  405a88:	ea94 0f0c 	teq	r4, ip
  405a8c:	d10a      	bne.n	405aa4 <__aeabi_ddiv+0x19c>
  405a8e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  405a92:	f47f af34 	bne.w	4058fe <__aeabi_dmul+0x24a>
  405a96:	ea95 0f0c 	teq	r5, ip
  405a9a:	f47f af25 	bne.w	4058e8 <__aeabi_dmul+0x234>
  405a9e:	4610      	mov	r0, r2
  405aa0:	4619      	mov	r1, r3
  405aa2:	e72c      	b.n	4058fe <__aeabi_dmul+0x24a>
  405aa4:	ea95 0f0c 	teq	r5, ip
  405aa8:	d106      	bne.n	405ab8 <__aeabi_ddiv+0x1b0>
  405aaa:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  405aae:	f43f aefd 	beq.w	4058ac <__aeabi_dmul+0x1f8>
  405ab2:	4610      	mov	r0, r2
  405ab4:	4619      	mov	r1, r3
  405ab6:	e722      	b.n	4058fe <__aeabi_dmul+0x24a>
  405ab8:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  405abc:	bf18      	it	ne
  405abe:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  405ac2:	f47f aec5 	bne.w	405850 <__aeabi_dmul+0x19c>
  405ac6:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
  405aca:	f47f af0d 	bne.w	4058e8 <__aeabi_dmul+0x234>
  405ace:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
  405ad2:	f47f aeeb 	bne.w	4058ac <__aeabi_dmul+0x1f8>
  405ad6:	e712      	b.n	4058fe <__aeabi_dmul+0x24a>

00405ad8 <__gedf2>:
  405ad8:	f04f 3cff 	mov.w	ip, #4294967295
  405adc:	e006      	b.n	405aec <__cmpdf2+0x4>
  405ade:	bf00      	nop

00405ae0 <__ledf2>:
  405ae0:	f04f 0c01 	mov.w	ip, #1
  405ae4:	e002      	b.n	405aec <__cmpdf2+0x4>
  405ae6:	bf00      	nop

00405ae8 <__cmpdf2>:
  405ae8:	f04f 0c01 	mov.w	ip, #1
  405aec:	f84d cd04 	str.w	ip, [sp, #-4]!
  405af0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  405af4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  405af8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  405afc:	bf18      	it	ne
  405afe:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
  405b02:	d01b      	beq.n	405b3c <__cmpdf2+0x54>
  405b04:	b001      	add	sp, #4
  405b06:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
  405b0a:	bf0c      	ite	eq
  405b0c:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
  405b10:	ea91 0f03 	teqne	r1, r3
  405b14:	bf02      	ittt	eq
  405b16:	ea90 0f02 	teqeq	r0, r2
  405b1a:	2000      	moveq	r0, #0
  405b1c:	4770      	bxeq	lr
  405b1e:	f110 0f00 	cmn.w	r0, #0
  405b22:	ea91 0f03 	teq	r1, r3
  405b26:	bf58      	it	pl
  405b28:	4299      	cmppl	r1, r3
  405b2a:	bf08      	it	eq
  405b2c:	4290      	cmpeq	r0, r2
  405b2e:	bf2c      	ite	cs
  405b30:	17d8      	asrcs	r0, r3, #31
  405b32:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
  405b36:	f040 0001 	orr.w	r0, r0, #1
  405b3a:	4770      	bx	lr
  405b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  405b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  405b44:	d102      	bne.n	405b4c <__cmpdf2+0x64>
  405b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  405b4a:	d107      	bne.n	405b5c <__cmpdf2+0x74>
  405b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  405b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  405b54:	d1d6      	bne.n	405b04 <__cmpdf2+0x1c>
  405b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  405b5a:	d0d3      	beq.n	405b04 <__cmpdf2+0x1c>
  405b5c:	f85d 0b04 	ldr.w	r0, [sp], #4
  405b60:	4770      	bx	lr
  405b62:	bf00      	nop

00405b64 <__aeabi_cdrcmple>:
  405b64:	4684      	mov	ip, r0
  405b66:	4610      	mov	r0, r2
  405b68:	4662      	mov	r2, ip
  405b6a:	468c      	mov	ip, r1
  405b6c:	4619      	mov	r1, r3
  405b6e:	4663      	mov	r3, ip
  405b70:	e000      	b.n	405b74 <__aeabi_cdcmpeq>
  405b72:	bf00      	nop

00405b74 <__aeabi_cdcmpeq>:
  405b74:	b501      	push	{r0, lr}
  405b76:	f7ff ffb7 	bl	405ae8 <__cmpdf2>
  405b7a:	2800      	cmp	r0, #0
  405b7c:	bf48      	it	mi
  405b7e:	f110 0f00 	cmnmi.w	r0, #0
  405b82:	bd01      	pop	{r0, pc}

00405b84 <__aeabi_dcmpeq>:
  405b84:	f84d ed08 	str.w	lr, [sp, #-8]!
  405b88:	f7ff fff4 	bl	405b74 <__aeabi_cdcmpeq>
  405b8c:	bf0c      	ite	eq
  405b8e:	2001      	moveq	r0, #1
  405b90:	2000      	movne	r0, #0
  405b92:	f85d fb08 	ldr.w	pc, [sp], #8
  405b96:	bf00      	nop

00405b98 <__aeabi_dcmplt>:
  405b98:	f84d ed08 	str.w	lr, [sp, #-8]!
  405b9c:	f7ff ffea 	bl	405b74 <__aeabi_cdcmpeq>
  405ba0:	bf34      	ite	cc
  405ba2:	2001      	movcc	r0, #1
  405ba4:	2000      	movcs	r0, #0
  405ba6:	f85d fb08 	ldr.w	pc, [sp], #8
  405baa:	bf00      	nop

00405bac <__aeabi_dcmple>:
  405bac:	f84d ed08 	str.w	lr, [sp, #-8]!
  405bb0:	f7ff ffe0 	bl	405b74 <__aeabi_cdcmpeq>
  405bb4:	bf94      	ite	ls
  405bb6:	2001      	movls	r0, #1
  405bb8:	2000      	movhi	r0, #0
  405bba:	f85d fb08 	ldr.w	pc, [sp], #8
  405bbe:	bf00      	nop

00405bc0 <__aeabi_dcmpge>:
  405bc0:	f84d ed08 	str.w	lr, [sp, #-8]!
  405bc4:	f7ff ffce 	bl	405b64 <__aeabi_cdrcmple>
  405bc8:	bf94      	ite	ls
  405bca:	2001      	movls	r0, #1
  405bcc:	2000      	movhi	r0, #0
  405bce:	f85d fb08 	ldr.w	pc, [sp], #8
  405bd2:	bf00      	nop

00405bd4 <__aeabi_dcmpgt>:
  405bd4:	f84d ed08 	str.w	lr, [sp, #-8]!
  405bd8:	f7ff ffc4 	bl	405b64 <__aeabi_cdrcmple>
  405bdc:	bf34      	ite	cc
  405bde:	2001      	movcc	r0, #1
  405be0:	2000      	movcs	r0, #0
  405be2:	f85d fb08 	ldr.w	pc, [sp], #8
  405be6:	bf00      	nop

00405be8 <__aeabi_dcmpun>:
  405be8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  405bec:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  405bf0:	d102      	bne.n	405bf8 <__aeabi_dcmpun+0x10>
  405bf2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  405bf6:	d10a      	bne.n	405c0e <__aeabi_dcmpun+0x26>
  405bf8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  405bfc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  405c00:	d102      	bne.n	405c08 <__aeabi_dcmpun+0x20>
  405c02:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  405c06:	d102      	bne.n	405c0e <__aeabi_dcmpun+0x26>
  405c08:	f04f 0000 	mov.w	r0, #0
  405c0c:	4770      	bx	lr
  405c0e:	f04f 0001 	mov.w	r0, #1
  405c12:	4770      	bx	lr

00405c14 <__aeabi_d2iz>:
  405c14:	ea4f 0241 	mov.w	r2, r1, lsl #1
  405c18:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  405c1c:	d215      	bcs.n	405c4a <__aeabi_d2iz+0x36>
  405c1e:	d511      	bpl.n	405c44 <__aeabi_d2iz+0x30>
  405c20:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  405c24:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  405c28:	d912      	bls.n	405c50 <__aeabi_d2iz+0x3c>
  405c2a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  405c2e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  405c32:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  405c36:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  405c3a:	fa23 f002 	lsr.w	r0, r3, r2
  405c3e:	bf18      	it	ne
  405c40:	4240      	negne	r0, r0
  405c42:	4770      	bx	lr
  405c44:	f04f 0000 	mov.w	r0, #0
  405c48:	4770      	bx	lr
  405c4a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  405c4e:	d105      	bne.n	405c5c <__aeabi_d2iz+0x48>
  405c50:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
  405c54:	bf08      	it	eq
  405c56:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  405c5a:	4770      	bx	lr
  405c5c:	f04f 0000 	mov.w	r0, #0
  405c60:	4770      	bx	lr
  405c62:	bf00      	nop

00405c64 <__aeabi_uldivmod>:
  405c64:	b953      	cbnz	r3, 405c7c <__aeabi_uldivmod+0x18>
  405c66:	b94a      	cbnz	r2, 405c7c <__aeabi_uldivmod+0x18>
  405c68:	2900      	cmp	r1, #0
  405c6a:	bf08      	it	eq
  405c6c:	2800      	cmpeq	r0, #0
  405c6e:	bf1c      	itt	ne
  405c70:	f04f 31ff 	movne.w	r1, #4294967295
  405c74:	f04f 30ff 	movne.w	r0, #4294967295
  405c78:	f000 b97a 	b.w	405f70 <__aeabi_idiv0>
  405c7c:	f1ad 0c08 	sub.w	ip, sp, #8
  405c80:	e96d ce04 	strd	ip, lr, [sp, #-16]!
  405c84:	f000 f806 	bl	405c94 <__udivmoddi4>
  405c88:	f8dd e004 	ldr.w	lr, [sp, #4]
  405c8c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  405c90:	b004      	add	sp, #16
  405c92:	4770      	bx	lr

00405c94 <__udivmoddi4>:
  405c94:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  405c98:	468c      	mov	ip, r1
  405c9a:	460d      	mov	r5, r1
  405c9c:	4604      	mov	r4, r0
  405c9e:	9e08      	ldr	r6, [sp, #32]
  405ca0:	2b00      	cmp	r3, #0
  405ca2:	d151      	bne.n	405d48 <__udivmoddi4+0xb4>
  405ca4:	428a      	cmp	r2, r1
  405ca6:	4617      	mov	r7, r2
  405ca8:	d96d      	bls.n	405d86 <__udivmoddi4+0xf2>
  405caa:	fab2 fe82 	clz	lr, r2
  405cae:	f1be 0f00 	cmp.w	lr, #0
  405cb2:	d00b      	beq.n	405ccc <__udivmoddi4+0x38>
  405cb4:	f1ce 0c20 	rsb	ip, lr, #32
  405cb8:	fa01 f50e 	lsl.w	r5, r1, lr
  405cbc:	fa20 fc0c 	lsr.w	ip, r0, ip
  405cc0:	fa02 f70e 	lsl.w	r7, r2, lr
  405cc4:	ea4c 0c05 	orr.w	ip, ip, r5
  405cc8:	fa00 f40e 	lsl.w	r4, r0, lr
  405ccc:	ea4f 4a17 	mov.w	sl, r7, lsr #16
  405cd0:	0c25      	lsrs	r5, r4, #16
  405cd2:	fbbc f8fa 	udiv	r8, ip, sl
  405cd6:	fa1f f987 	uxth.w	r9, r7
  405cda:	fb0a cc18 	mls	ip, sl, r8, ip
  405cde:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
  405ce2:	fb08 f309 	mul.w	r3, r8, r9
  405ce6:	42ab      	cmp	r3, r5
  405ce8:	d90a      	bls.n	405d00 <__udivmoddi4+0x6c>
  405cea:	19ed      	adds	r5, r5, r7
  405cec:	f108 32ff 	add.w	r2, r8, #4294967295
  405cf0:	f080 8123 	bcs.w	405f3a <__udivmoddi4+0x2a6>
  405cf4:	42ab      	cmp	r3, r5
  405cf6:	f240 8120 	bls.w	405f3a <__udivmoddi4+0x2a6>
  405cfa:	f1a8 0802 	sub.w	r8, r8, #2
  405cfe:	443d      	add	r5, r7
  405d00:	1aed      	subs	r5, r5, r3
  405d02:	b2a4      	uxth	r4, r4
  405d04:	fbb5 f0fa 	udiv	r0, r5, sl
  405d08:	fb0a 5510 	mls	r5, sl, r0, r5
  405d0c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
  405d10:	fb00 f909 	mul.w	r9, r0, r9
  405d14:	45a1      	cmp	r9, r4
  405d16:	d909      	bls.n	405d2c <__udivmoddi4+0x98>
  405d18:	19e4      	adds	r4, r4, r7
  405d1a:	f100 33ff 	add.w	r3, r0, #4294967295
  405d1e:	f080 810a 	bcs.w	405f36 <__udivmoddi4+0x2a2>
  405d22:	45a1      	cmp	r9, r4
  405d24:	f240 8107 	bls.w	405f36 <__udivmoddi4+0x2a2>
  405d28:	3802      	subs	r0, #2
  405d2a:	443c      	add	r4, r7
  405d2c:	eba4 0409 	sub.w	r4, r4, r9
  405d30:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  405d34:	2100      	movs	r1, #0
  405d36:	2e00      	cmp	r6, #0
  405d38:	d061      	beq.n	405dfe <__udivmoddi4+0x16a>
  405d3a:	fa24 f40e 	lsr.w	r4, r4, lr
  405d3e:	2300      	movs	r3, #0
  405d40:	6034      	str	r4, [r6, #0]
  405d42:	6073      	str	r3, [r6, #4]
  405d44:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  405d48:	428b      	cmp	r3, r1
  405d4a:	d907      	bls.n	405d5c <__udivmoddi4+0xc8>
  405d4c:	2e00      	cmp	r6, #0
  405d4e:	d054      	beq.n	405dfa <__udivmoddi4+0x166>
  405d50:	2100      	movs	r1, #0
  405d52:	e886 0021 	stmia.w	r6, {r0, r5}
  405d56:	4608      	mov	r0, r1
  405d58:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  405d5c:	fab3 f183 	clz	r1, r3
  405d60:	2900      	cmp	r1, #0
  405d62:	f040 808e 	bne.w	405e82 <__udivmoddi4+0x1ee>
  405d66:	42ab      	cmp	r3, r5
  405d68:	d302      	bcc.n	405d70 <__udivmoddi4+0xdc>
  405d6a:	4282      	cmp	r2, r0
  405d6c:	f200 80fa 	bhi.w	405f64 <__udivmoddi4+0x2d0>
  405d70:	1a84      	subs	r4, r0, r2
  405d72:	eb65 0503 	sbc.w	r5, r5, r3
  405d76:	2001      	movs	r0, #1
  405d78:	46ac      	mov	ip, r5
  405d7a:	2e00      	cmp	r6, #0
  405d7c:	d03f      	beq.n	405dfe <__udivmoddi4+0x16a>
  405d7e:	e886 1010 	stmia.w	r6, {r4, ip}
  405d82:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  405d86:	b912      	cbnz	r2, 405d8e <__udivmoddi4+0xfa>
  405d88:	2701      	movs	r7, #1
  405d8a:	fbb7 f7f2 	udiv	r7, r7, r2
  405d8e:	fab7 fe87 	clz	lr, r7
  405d92:	f1be 0f00 	cmp.w	lr, #0
  405d96:	d134      	bne.n	405e02 <__udivmoddi4+0x16e>
  405d98:	1beb      	subs	r3, r5, r7
  405d9a:	0c3a      	lsrs	r2, r7, #16
  405d9c:	fa1f fc87 	uxth.w	ip, r7
  405da0:	2101      	movs	r1, #1
  405da2:	fbb3 f8f2 	udiv	r8, r3, r2
  405da6:	0c25      	lsrs	r5, r4, #16
  405da8:	fb02 3318 	mls	r3, r2, r8, r3
  405dac:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  405db0:	fb0c f308 	mul.w	r3, ip, r8
  405db4:	42ab      	cmp	r3, r5
  405db6:	d907      	bls.n	405dc8 <__udivmoddi4+0x134>
  405db8:	19ed      	adds	r5, r5, r7
  405dba:	f108 30ff 	add.w	r0, r8, #4294967295
  405dbe:	d202      	bcs.n	405dc6 <__udivmoddi4+0x132>
  405dc0:	42ab      	cmp	r3, r5
  405dc2:	f200 80d1 	bhi.w	405f68 <__udivmoddi4+0x2d4>
  405dc6:	4680      	mov	r8, r0
  405dc8:	1aed      	subs	r5, r5, r3
  405dca:	b2a3      	uxth	r3, r4
  405dcc:	fbb5 f0f2 	udiv	r0, r5, r2
  405dd0:	fb02 5510 	mls	r5, r2, r0, r5
  405dd4:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
  405dd8:	fb0c fc00 	mul.w	ip, ip, r0
  405ddc:	45a4      	cmp	ip, r4
  405dde:	d907      	bls.n	405df0 <__udivmoddi4+0x15c>
  405de0:	19e4      	adds	r4, r4, r7
  405de2:	f100 33ff 	add.w	r3, r0, #4294967295
  405de6:	d202      	bcs.n	405dee <__udivmoddi4+0x15a>
  405de8:	45a4      	cmp	ip, r4
  405dea:	f200 80b8 	bhi.w	405f5e <__udivmoddi4+0x2ca>
  405dee:	4618      	mov	r0, r3
  405df0:	eba4 040c 	sub.w	r4, r4, ip
  405df4:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  405df8:	e79d      	b.n	405d36 <__udivmoddi4+0xa2>
  405dfa:	4631      	mov	r1, r6
  405dfc:	4630      	mov	r0, r6
  405dfe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  405e02:	f1ce 0420 	rsb	r4, lr, #32
  405e06:	fa05 f30e 	lsl.w	r3, r5, lr
  405e0a:	fa07 f70e 	lsl.w	r7, r7, lr
  405e0e:	fa20 f804 	lsr.w	r8, r0, r4
  405e12:	0c3a      	lsrs	r2, r7, #16
  405e14:	fa25 f404 	lsr.w	r4, r5, r4
  405e18:	ea48 0803 	orr.w	r8, r8, r3
  405e1c:	fbb4 f1f2 	udiv	r1, r4, r2
  405e20:	ea4f 4518 	mov.w	r5, r8, lsr #16
  405e24:	fb02 4411 	mls	r4, r2, r1, r4
  405e28:	fa1f fc87 	uxth.w	ip, r7
  405e2c:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
  405e30:	fb01 f30c 	mul.w	r3, r1, ip
  405e34:	42ab      	cmp	r3, r5
  405e36:	fa00 f40e 	lsl.w	r4, r0, lr
  405e3a:	d909      	bls.n	405e50 <__udivmoddi4+0x1bc>
  405e3c:	19ed      	adds	r5, r5, r7
  405e3e:	f101 30ff 	add.w	r0, r1, #4294967295
  405e42:	f080 808a 	bcs.w	405f5a <__udivmoddi4+0x2c6>
  405e46:	42ab      	cmp	r3, r5
  405e48:	f240 8087 	bls.w	405f5a <__udivmoddi4+0x2c6>
  405e4c:	3902      	subs	r1, #2
  405e4e:	443d      	add	r5, r7
  405e50:	1aeb      	subs	r3, r5, r3
  405e52:	fa1f f588 	uxth.w	r5, r8
  405e56:	fbb3 f0f2 	udiv	r0, r3, r2
  405e5a:	fb02 3310 	mls	r3, r2, r0, r3
  405e5e:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  405e62:	fb00 f30c 	mul.w	r3, r0, ip
  405e66:	42ab      	cmp	r3, r5
  405e68:	d907      	bls.n	405e7a <__udivmoddi4+0x1e6>
  405e6a:	19ed      	adds	r5, r5, r7
  405e6c:	f100 38ff 	add.w	r8, r0, #4294967295
  405e70:	d26f      	bcs.n	405f52 <__udivmoddi4+0x2be>
  405e72:	42ab      	cmp	r3, r5
  405e74:	d96d      	bls.n	405f52 <__udivmoddi4+0x2be>
  405e76:	3802      	subs	r0, #2
  405e78:	443d      	add	r5, r7
  405e7a:	1aeb      	subs	r3, r5, r3
  405e7c:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
  405e80:	e78f      	b.n	405da2 <__udivmoddi4+0x10e>
  405e82:	f1c1 0720 	rsb	r7, r1, #32
  405e86:	fa22 f807 	lsr.w	r8, r2, r7
  405e8a:	408b      	lsls	r3, r1
  405e8c:	fa05 f401 	lsl.w	r4, r5, r1
  405e90:	ea48 0303 	orr.w	r3, r8, r3
  405e94:	fa20 fe07 	lsr.w	lr, r0, r7
  405e98:	ea4f 4c13 	mov.w	ip, r3, lsr #16
  405e9c:	40fd      	lsrs	r5, r7
  405e9e:	ea4e 0e04 	orr.w	lr, lr, r4
  405ea2:	fbb5 f9fc 	udiv	r9, r5, ip
  405ea6:	ea4f 441e 	mov.w	r4, lr, lsr #16
  405eaa:	fb0c 5519 	mls	r5, ip, r9, r5
  405eae:	fa1f f883 	uxth.w	r8, r3
  405eb2:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
  405eb6:	fb09 f408 	mul.w	r4, r9, r8
  405eba:	42ac      	cmp	r4, r5
  405ebc:	fa02 f201 	lsl.w	r2, r2, r1
  405ec0:	fa00 fa01 	lsl.w	sl, r0, r1
  405ec4:	d908      	bls.n	405ed8 <__udivmoddi4+0x244>
  405ec6:	18ed      	adds	r5, r5, r3
  405ec8:	f109 30ff 	add.w	r0, r9, #4294967295
  405ecc:	d243      	bcs.n	405f56 <__udivmoddi4+0x2c2>
  405ece:	42ac      	cmp	r4, r5
  405ed0:	d941      	bls.n	405f56 <__udivmoddi4+0x2c2>
  405ed2:	f1a9 0902 	sub.w	r9, r9, #2
  405ed6:	441d      	add	r5, r3
  405ed8:	1b2d      	subs	r5, r5, r4
  405eda:	fa1f fe8e 	uxth.w	lr, lr
  405ede:	fbb5 f0fc 	udiv	r0, r5, ip
  405ee2:	fb0c 5510 	mls	r5, ip, r0, r5
  405ee6:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
  405eea:	fb00 f808 	mul.w	r8, r0, r8
  405eee:	45a0      	cmp	r8, r4
  405ef0:	d907      	bls.n	405f02 <__udivmoddi4+0x26e>
  405ef2:	18e4      	adds	r4, r4, r3
  405ef4:	f100 35ff 	add.w	r5, r0, #4294967295
  405ef8:	d229      	bcs.n	405f4e <__udivmoddi4+0x2ba>
  405efa:	45a0      	cmp	r8, r4
  405efc:	d927      	bls.n	405f4e <__udivmoddi4+0x2ba>
  405efe:	3802      	subs	r0, #2
  405f00:	441c      	add	r4, r3
  405f02:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
  405f06:	eba4 0408 	sub.w	r4, r4, r8
  405f0a:	fba0 8902 	umull	r8, r9, r0, r2
  405f0e:	454c      	cmp	r4, r9
  405f10:	46c6      	mov	lr, r8
  405f12:	464d      	mov	r5, r9
  405f14:	d315      	bcc.n	405f42 <__udivmoddi4+0x2ae>
  405f16:	d012      	beq.n	405f3e <__udivmoddi4+0x2aa>
  405f18:	b156      	cbz	r6, 405f30 <__udivmoddi4+0x29c>
  405f1a:	ebba 030e 	subs.w	r3, sl, lr
  405f1e:	eb64 0405 	sbc.w	r4, r4, r5
  405f22:	fa04 f707 	lsl.w	r7, r4, r7
  405f26:	40cb      	lsrs	r3, r1
  405f28:	431f      	orrs	r7, r3
  405f2a:	40cc      	lsrs	r4, r1
  405f2c:	6037      	str	r7, [r6, #0]
  405f2e:	6074      	str	r4, [r6, #4]
  405f30:	2100      	movs	r1, #0
  405f32:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  405f36:	4618      	mov	r0, r3
  405f38:	e6f8      	b.n	405d2c <__udivmoddi4+0x98>
  405f3a:	4690      	mov	r8, r2
  405f3c:	e6e0      	b.n	405d00 <__udivmoddi4+0x6c>
  405f3e:	45c2      	cmp	sl, r8
  405f40:	d2ea      	bcs.n	405f18 <__udivmoddi4+0x284>
  405f42:	ebb8 0e02 	subs.w	lr, r8, r2
  405f46:	eb69 0503 	sbc.w	r5, r9, r3
  405f4a:	3801      	subs	r0, #1
  405f4c:	e7e4      	b.n	405f18 <__udivmoddi4+0x284>
  405f4e:	4628      	mov	r0, r5
  405f50:	e7d7      	b.n	405f02 <__udivmoddi4+0x26e>
  405f52:	4640      	mov	r0, r8
  405f54:	e791      	b.n	405e7a <__udivmoddi4+0x1e6>
  405f56:	4681      	mov	r9, r0
  405f58:	e7be      	b.n	405ed8 <__udivmoddi4+0x244>
  405f5a:	4601      	mov	r1, r0
  405f5c:	e778      	b.n	405e50 <__udivmoddi4+0x1bc>
  405f5e:	3802      	subs	r0, #2
  405f60:	443c      	add	r4, r7
  405f62:	e745      	b.n	405df0 <__udivmoddi4+0x15c>
  405f64:	4608      	mov	r0, r1
  405f66:	e708      	b.n	405d7a <__udivmoddi4+0xe6>
  405f68:	f1a8 0802 	sub.w	r8, r8, #2
  405f6c:	443d      	add	r5, r7
  405f6e:	e72b      	b.n	405dc8 <__udivmoddi4+0x134>

00405f70 <__aeabi_idiv0>:
  405f70:	4770      	bx	lr
  405f72:	bf00      	nop

00405f74 <sysfont_glyphs>:
	...
  405f94:	0030 0030 0030 0030 0030 0030 0000 0030     0.0.0.0.0.0...0.
  405fa4:	0030 0000 0000 0000 0000 0000 006c 006c     0...........l.l.
  405fb4:	006c 006c 0000 0000 0000 0000 0000 0000     l.l.............
	...
  405fcc:	0000 0028 0028 007c 0028 0028 007c 0028     ..(.(.|.(.(.|.(.
  405fdc:	0028 0000 0000 0000 0000 0000 0010 003c     (.............<.
  405fec:	0040 0020 0010 0008 0004 0078 0010 0000     @. .......x.....
	...
  406004:	0000 007c 00a4 00a8 0050 0028 0054 0094     ..|.....P.(.T...
  406014:	0088 0000 0000 0000 0000 0000 0060 0090     ............`...
  406024:	0090 0090 0060 0094 0088 0088 0070 0000     ....`.......p...
	...
  40603c:	0010 0010 0010 0000 0000 0000 0000 0000     ................
	...
  406058:	0008 0010 0020 0020 0020 0020 0020 0020     .... . . . . . .
  406068:	0010 0008 0000 0000 0000 0000 0020 0010     ............ ...
  406078:	0008 0008 0008 0008 0008 0008 0010 0020     .............. .
  406088:	0000 0000 0000 0028 0010 007c 0010 0028     ......(...|...(.
	...
  4060b0:	0010 0010 0010 00fe 0010 0010 0010 0000     ................
	...
  4060d8:	0010 0030 0020 0000 0000 0000 0000 0000     ..0. ...........
  4060e8:	0000 0000 0000 007c 0000 0000 0000 0000     ......|.........
	...
  40610c:	0000 0030 0030 0000 0000 0000 0000 0000     ..0.0...........
  40611c:	0000 0008 0008 0010 0010 0020 0020 0040     .......... . .@.
  40612c:	0040 0000 0000 0000 0000 0000 0000 0078     @.............x.
  40613c:	0084 008c 0094 00a4 00c4 0084 0078 0000     ............x...
	...
  406154:	0000 0010 0030 0050 0010 0010 0010 0010     ....0.P.........
  406164:	007c 0000 0000 0000 0000 0000 0000 0070     |.............p.
  406174:	0088 0008 0010 0020 0040 0080 00f8 0000     ...... .@.......
	...
  40618c:	0000 0070 0088 0008 0030 0008 0008 0088     ..p.....0.......
  40619c:	0070 0000 0000 0000 0000 0000 0000 0008     p...............
  4061ac:	0018 0028 0048 0088 00fc 0008 0008 0000     ..(.H...........
	...
  4061c4:	0000 0078 0080 0080 00f0 0008 0008 0008     ..x.............
  4061d4:	00f0 0000 0000 0000 0000 0000 0000 0030     ..............0.
  4061e4:	0040 0080 00f0 0088 0088 0088 0070 0000     @...........p...
	...
  4061fc:	0000 00f8 0008 0010 0010 0020 0020 0040     .......... . .@.
  40620c:	0040 0000 0000 0000 0000 0000 0000 0070     @.............p.
  40621c:	0088 0088 0070 0088 0088 0088 0070 0000     ....p.......p...
	...
  406234:	0000 0070 0088 0088 0088 0078 0008 0010     ..p.......x.....
  406244:	0060 0000 0000 0000 0000 0000 0000 0000     `...............
  406254:	0000 0030 0030 0000 0000 0030 0030 0000     ..0.0.....0.0...
	...
  406270:	0000 0030 0030 0000 0000 0030 0030 0060     ..0.0.....0.0.`.
  406280:	0040 0000 0000 0000 0000 0000 0008 0010     @...............
  406290:	0020 0040 0020 0010 0008 0000 0000 0000      .@. ...........
	...
  4062ac:	007c 0000 007c 0000 0000 0000 0000 0000     |...|...........
	...
  4062c4:	0040 0020 0010 0008 0010 0020 0040 0000     @. ....... .@...
	...
  4062dc:	0000 0030 0048 0008 0010 0020 0000 0000     ..0.H..... .....
  4062ec:	0020 0000 0000 0000 0000 0000 0000 0000      ...............
  4062fc:	003c 0042 009a 00aa 00aa 00be 0080 0078     <.B...........x.
	...
  406314:	0000 0010 0028 0028 0044 007c 0044 0044     ....(.(.D.|.D.D.
  406324:	0044 0000 0000 0000 0000 0000 0000 00f8     D...............
  406334:	0084 0084 00f8 0084 0084 0084 00f8 0000     ................
	...
  40634c:	0000 003c 0040 0080 0080 0080 0080 0040     ..<.@.........@.
  40635c:	003c 0000 0000 0000 0000 0000 0000 00f0     <...............
  40636c:	0088 0084 0084 0084 0084 0088 00f0 0000     ................
	...
  406384:	0000 00f8 0080 0080 00f0 0080 0080 0080     ................
  406394:	00f8 0000 0000 0000 0000 0000 0000 00f8     ................
  4063a4:	0080 0080 00f8 0080 0080 0080 0080 0000     ................
	...
  4063bc:	0000 003c 0040 0080 0080 009c 0084 0044     ..<.@.........D.
  4063cc:	0038 0000 0000 0000 0000 0000 0000 0088     8...............
  4063dc:	0088 0088 00f8 0088 0088 0088 0088 0000     ................
	...
  4063f4:	0000 00f8 0020 0020 0020 0020 0020 0020     .... . . . . . .
  406404:	00f8 0000 0000 0000 0000 0000 0000 00f8     ................
  406414:	0008 0008 0008 0008 0008 0008 00f0 0000     ................
	...
  40642c:	0000 0084 0088 0090 00a0 00d0 0088 0084     ................
  40643c:	0084 0000 0000 0000 0000 0000 0000 0080     ................
  40644c:	0080 0080 0080 0080 0080 0080 00fc 0000     ................
	...
  406464:	0000 0084 00cc 00cc 00b4 00b4 0084 0084     ................
  406474:	0084 0000 0000 0000 0000 0000 0000 0084     ................
  406484:	00c4 00c4 00a4 00a4 0094 0094 008c 0000     ................
	...
  40649c:	0000 0078 0084 0084 0084 0084 0084 0084     ..x.............
  4064ac:	0078 0000 0000 0000 0000 0000 0000 00f8     x...............
  4064bc:	0084 0084 0084 00f8 0080 0080 0080 0000     ................
	...
  4064d4:	0000 0078 0084 0084 0084 0084 0084 0084     ..x.............
  4064e4:	0078 0020 0018 0000 0000 0000 0000 00f8     x. .............
  4064f4:	0084 0084 0084 00f8 0088 0084 0084 0000     ................
	...
  40650c:	0000 007c 0080 0080 0060 0018 0004 0004     ..|.....`.......
  40651c:	00f8 0000 0000 0000 0000 0000 0000 00f8     ................
  40652c:	0020 0020 0020 0020 0020 0020 0020 0000      . . . . . . ...
	...
  406544:	0000 0084 0084 0084 0084 0084 0084 0084     ................
  406554:	0078 0000 0000 0000 0000 0000 0000 0084     x...............
  406564:	0084 0084 0048 0048 0048 0030 0030 0000     ....H.H.H.0.0...
	...
  40657c:	0000 0088 00a8 00a8 00a8 00a8 00a8 0050     ..............P.
  40658c:	0050 0000 0000 0000 0000 0000 0000 0088     P...............
  40659c:	0088 0050 0020 0020 0050 0088 0088 0000     ..P. . .P.......
	...
  4065b4:	0000 0088 0088 0088 0050 0050 0020 0020     ........P.P. . .
  4065c4:	0020 0000 0000 0000 0000 0000 0000 00fc      ...............
  4065d4:	0004 0008 0010 0020 0040 0080 00fc 0000     ...... .@.......
	...
  4065ec:	0070 0040 0040 0040 0040 0040 0040 0040     p.@.@.@.@.@.@.@.
  4065fc:	0040 0040 0070 0000 0000 0000 0040 0040     @.@.p.......@.@.
  40660c:	0020 0020 0020 0010 0010 0010 0008 0008      . . ...........
	...
  406624:	0038 0008 0008 0008 0008 0008 0008 0008     8...............
  406634:	0008 0008 0038 0000 0000 0000 0010 0028     ....8.........(.
  406644:	0044 0000 0000 0000 0000 0000 0000 0000     D...............
	...
  40666c:	0038 0000 0000 0000 0000 0000 0000 0020     8............. .
  40667c:	0010 0000 0000 0000 0000 0000 0000 0000     ................
	...
  406698:	0000 0070 0008 0008 0078 0088 007c 0000     ..p.....x...|...
	...
  4066b0:	0080 0080 0080 00f8 0084 0084 0084 0084     ................
  4066c0:	00f8 0000 0000 0000 0000 0000 0000 0000     ................
  4066d0:	0000 0078 0080 0080 0080 0080 0078 0000     ..x.........x...
	...
  4066e8:	0004 0004 0004 007c 0084 0084 0084 008c     ......|.........
  4066f8:	0074 0000 0000 0000 0000 0000 0000 0000     t...............
  406708:	0000 0078 0084 00fc 0080 0080 007c 0000     ..x.........|...
	...
  406720:	001c 0020 0020 00fc 0020 0020 0020 0020     .. . ... . . . .
  406730:	00fc 0000 0000 0000 0000 0000 0000 0000     ................
  406740:	0000 007c 0084 0084 0084 0084 007c 0004     ..|.........|...
  406750:	0078 0000 0000 0000 0080 0080 0080 00b8     x...............
  406760:	00c4 0084 0084 0084 0084 0000 0000 0000     ................
  406770:	0000 0000 0000 0010 0000 0070 0010 0010     ..........p.....
  406780:	0010 0010 007c 0000 0000 0000 0000 0000     ....|...........
  406790:	0000 0008 0000 0078 0008 0008 0008 0008     ......x.........
  4067a0:	0008 0008 0008 0070 0000 0000 0080 0080     ......p.........
  4067b0:	0080 0088 0090 00a0 00d0 0088 0088 0000     ................
	...
  4067c8:	00e0 0020 0020 0020 0020 0020 0020 0020     .. . . . . . . .
  4067d8:	00f8 0000 0000 0000 0000 0000 0000 0000     ................
  4067e8:	0000 00a4 00fc 00a4 00a4 00a4 00a4 0000     ................
	...
  406804:	0000 00b8 00c4 0084 0084 0084 0084 0000     ................
	...
  406820:	0000 0078 0084 0084 0084 0084 0078 0000     ..x.........x...
	...
  40683c:	0000 00b8 00c4 0084 0084 0084 00f8 0080     ................
  40684c:	0080 0000 0000 0000 0000 0000 0000 007c     ..............|.
  40685c:	0084 0084 0084 0084 007c 0004 0004 0000     ........|.......
	...
  406874:	0000 00d8 0060 0040 0040 0040 00f0 0000     ....`.@.@.@.....
	...
  406890:	0000 0078 0080 0040 0030 0008 00f0 0000     ..x...@.0.......
	...
  4068ac:	0020 00fc 0020 0020 0020 0020 001c 0000      ... . . . .....
	...
  4068c8:	0000 0088 0088 0088 0088 0088 007c 0000     ............|...
	...
  4068e4:	0000 0084 0084 0084 0048 0048 0030 0000     ........H.H.0...
	...
  406900:	0000 0088 00a8 00a8 00a8 00a8 0050 0000     ............P...
	...
  40691c:	0000 0088 0050 0020 0020 0050 0088 0000     ....P. . .P.....
	...
  406938:	0000 0084 0084 0048 0048 0030 0010 0020     ......H.H.0... .
  406948:	0040 0000 0000 0000 0000 0000 0000 00f8     @...............
  406958:	0008 0010 0020 0040 00f8 0000 0000 0000     .... .@.........
  406968:	0000 0000 0010 0020 0020 0010 0020 0020     ...... . ... . .
  406978:	0010 0020 0020 0010 0000 0000 0000 0000     .. . ...........
  406988:	0010 0010 0010 0010 0000 0000 0010 0010     ................
  406998:	0010 0010 0000 0000 0000 0000 0020 0010     ............ ...
  4069a8:	0010 0020 0010 0010 0020 0010 0010 0020     .. ..... ..... .
  4069b8:	0000 0000 3025 6432 253a 3230 3a64 3025     ....%02d:%02d:%0
  4069c8:	6432 0000                                   2d..

004069cc <_global_impure_ptr>:
  4069cc:	0028 2040 4e49 0046 6e69 0066 414e 004e     (.@ INF.inf.NAN.
  4069dc:	616e 006e 3130 3332 3534 3736 3938 4241     nan.0123456789AB
  4069ec:	4443 4645 0000 0000 3130 3332 3534 3736     CDEF....01234567
  4069fc:	3938 6261 6463 6665 0000 0000 6e28 6c75     89abcdef....(nul
  406a0c:	296c 0000 0030 0000                         l)..0...

00406a14 <blanks.7223>:
  406a14:	2020 2020 2020 2020 2020 2020 2020 2020                     

00406a24 <zeroes.7224>:
  406a24:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000
  406a34:	6e49 6966 696e 7974 0000 0000 614e 004e     Infinity....NaN.
  406a44:	0000 0000                                   ....

00406a48 <__mprec_bigtens>:
  406a48:	8000 37e0 c379 4341 6e17 b505 b8b5 4693     ...7y.AC.n.....F
  406a58:	f9f5 e93f 4f03 4d38 1d32 f930 7748 5a82     ..?..O8M2.0.Hw.Z
  406a68:	bf3c 7f73 4fdd 7515                         <.s..O.u

00406a70 <__mprec_tens>:
  406a70:	0000 0000 0000 3ff0 0000 0000 0000 4024     .......?......$@
  406a80:	0000 0000 0000 4059 0000 0000 4000 408f     ......Y@.....@.@
  406a90:	0000 0000 8800 40c3 0000 0000 6a00 40f8     .......@.....j.@
  406aa0:	0000 0000 8480 412e 0000 0000 12d0 4163     .......A......cA
  406ab0:	0000 0000 d784 4197 0000 0000 cd65 41cd     .......A....e..A
  406ac0:	0000 2000 a05f 4202 0000 e800 4876 4237     ... _..B....vH7B
  406ad0:	0000 a200 1a94 426d 0000 e540 309c 42a2     ......mB..@..0.B
  406ae0:	0000 1e90 bcc4 42d6 0000 2634 6bf5 430c     .......B..4&.k.C
  406af0:	8000 37e0 c379 4341 a000 85d8 3457 4376     ...7y.AC....W4vC
  406b00:	c800 674e c16d 43ab 3d00 6091 58e4 43e1     ..Ngm..C.=.`.X.C
  406b10:	8c40 78b5 af1d 4415 ef50 d6e2 1ae4 444b     @..x...DP.....KD
  406b20:	d592 064d f0cf 4480 4af6 c7e1 2d02 44b5     ..M....D.J...-.D
  406b30:	9db4 79d9 7843 44ea                         ...yCx.D

00406b38 <p05.6055>:
  406b38:	0005 0000 0019 0000 007d 0000 0043 0000     ........}...C...
  406b48:	4f50 4953 0058 0000 002e 0000               POSIX.......

00406b54 <_ctype_>:
  406b54:	2000 2020 2020 2020 2020 2828 2828 2028     .         ((((( 
  406b64:	2020 2020 2020 2020 2020 2020 2020 2020                     
  406b74:	8820 1010 1010 1010 1010 1010 1010 1010      ...............
  406b84:	0410 0404 0404 0404 0404 1004 1010 1010     ................
  406b94:	1010 4141 4141 4141 0101 0101 0101 0101     ..AAAAAA........
  406ba4:	0101 0101 0101 0101 0101 0101 1010 1010     ................
  406bb4:	1010 4242 4242 4242 0202 0202 0202 0202     ..BBBBBB........
  406bc4:	0202 0202 0202 0202 0202 0202 1010 1010     ................
  406bd4:	0020 0000 0000 0000 0000 0000 0000 0000      ...............
	...

00406c58 <_init>:
  406c58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  406c5a:	bf00      	nop
  406c5c:	bcf8      	pop	{r3, r4, r5, r6, r7}
  406c5e:	bc08      	pop	{r3}
  406c60:	469e      	mov	lr, r3
  406c62:	4770      	bx	lr

00406c64 <__init_array_start>:
  406c64:	00402be5 	.word	0x00402be5

00406c68 <__frame_dummy_init_array_entry>:
  406c68:	00400165                                e.@.

00406c6c <_fini>:
  406c6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  406c6e:	bf00      	nop
  406c70:	bcf8      	pop	{r3, r4, r5, r6, r7}
  406c72:	bc08      	pop	{r3}
  406c74:	469e      	mov	lr, r3
  406c76:	4770      	bx	lr

00406c78 <__fini_array_start>:
  406c78:	00400141 	.word	0x00400141

Disassembly of section .relocate:

20400000 <portable_delay_cycles>:
RAMFUNC
void portable_delay_cycles(unsigned long n)
{
	UNUSED(n);

	__asm (
20400000:	f3bf 8f5f 	dmb	sy
20400004:	3801      	subs	r0, #1
20400006:	d1fb      	bne.n	20400000 <portable_delay_cycles>
20400008:	4770      	bx	lr
	...

2040000c <sysfont>:
2040000c:	0000 0000 5f74 0040 0e0a 7d20               ....t_@... }

20400018 <g_interrupt_enabled>:
20400018:	0001 0000                                   ....

2040001c <SystemCoreClock>:
2040001c:	0900 003d                                   ..=.

20400020 <_impure_ptr>:
20400020:	0028 2040 0000 0000                         (.@ ....

20400028 <impure_data>:
20400028:	0000 0000 0314 2040 037c 2040 03e4 2040     ......@ |.@ ..@ 
	...
204000d0:	0001 0000 0000 0000 330e abcd 1234 e66d     .........3..4.m.
204000e0:	deec 0005 000b 0000 0000 0000 0000 0000     ................
	...

20400450 <__atexit_recursive_mutex>:
20400450:	0ca0 2040                                   ..@ 

20400454 <__malloc_av_>:
	...
2040045c:	0454 2040 0454 2040 045c 2040 045c 2040     T.@ T.@ \.@ \.@ 
2040046c:	0464 2040 0464 2040 046c 2040 046c 2040     d.@ d.@ l.@ l.@ 
2040047c:	0474 2040 0474 2040 047c 2040 047c 2040     t.@ t.@ |.@ |.@ 
2040048c:	0484 2040 0484 2040 048c 2040 048c 2040     ..@ ..@ ..@ ..@ 
2040049c:	0494 2040 0494 2040 049c 2040 049c 2040     ..@ ..@ ..@ ..@ 
204004ac:	04a4 2040 04a4 2040 04ac 2040 04ac 2040     ..@ ..@ ..@ ..@ 
204004bc:	04b4 2040 04b4 2040 04bc 2040 04bc 2040     ..@ ..@ ..@ ..@ 
204004cc:	04c4 2040 04c4 2040 04cc 2040 04cc 2040     ..@ ..@ ..@ ..@ 
204004dc:	04d4 2040 04d4 2040 04dc 2040 04dc 2040     ..@ ..@ ..@ ..@ 
204004ec:	04e4 2040 04e4 2040 04ec 2040 04ec 2040     ..@ ..@ ..@ ..@ 
204004fc:	04f4 2040 04f4 2040 04fc 2040 04fc 2040     ..@ ..@ ..@ ..@ 
2040050c:	0504 2040 0504 2040 050c 2040 050c 2040     ..@ ..@ ..@ ..@ 
2040051c:	0514 2040 0514 2040 051c 2040 051c 2040     ..@ ..@ ..@ ..@ 
2040052c:	0524 2040 0524 2040 052c 2040 052c 2040     $.@ $.@ ,.@ ,.@ 
2040053c:	0534 2040 0534 2040 053c 2040 053c 2040     4.@ 4.@ <.@ <.@ 
2040054c:	0544 2040 0544 2040 054c 2040 054c 2040     D.@ D.@ L.@ L.@ 
2040055c:	0554 2040 0554 2040 055c 2040 055c 2040     T.@ T.@ \.@ \.@ 
2040056c:	0564 2040 0564 2040 056c 2040 056c 2040     d.@ d.@ l.@ l.@ 
2040057c:	0574 2040 0574 2040 057c 2040 057c 2040     t.@ t.@ |.@ |.@ 
2040058c:	0584 2040 0584 2040 058c 2040 058c 2040     ..@ ..@ ..@ ..@ 
2040059c:	0594 2040 0594 2040 059c 2040 059c 2040     ..@ ..@ ..@ ..@ 
204005ac:	05a4 2040 05a4 2040 05ac 2040 05ac 2040     ..@ ..@ ..@ ..@ 
204005bc:	05b4 2040 05b4 2040 05bc 2040 05bc 2040     ..@ ..@ ..@ ..@ 
204005cc:	05c4 2040 05c4 2040 05cc 2040 05cc 2040     ..@ ..@ ..@ ..@ 
204005dc:	05d4 2040 05d4 2040 05dc 2040 05dc 2040     ..@ ..@ ..@ ..@ 
204005ec:	05e4 2040 05e4 2040 05ec 2040 05ec 2040     ..@ ..@ ..@ ..@ 
204005fc:	05f4 2040 05f4 2040 05fc 2040 05fc 2040     ..@ ..@ ..@ ..@ 
2040060c:	0604 2040 0604 2040 060c 2040 060c 2040     ..@ ..@ ..@ ..@ 
2040061c:	0614 2040 0614 2040 061c 2040 061c 2040     ..@ ..@ ..@ ..@ 
2040062c:	0624 2040 0624 2040 062c 2040 062c 2040     $.@ $.@ ,.@ ,.@ 
2040063c:	0634 2040 0634 2040 063c 2040 063c 2040     4.@ 4.@ <.@ <.@ 
2040064c:	0644 2040 0644 2040 064c 2040 064c 2040     D.@ D.@ L.@ L.@ 
2040065c:	0654 2040 0654 2040 065c 2040 065c 2040     T.@ T.@ \.@ \.@ 
2040066c:	0664 2040 0664 2040 066c 2040 066c 2040     d.@ d.@ l.@ l.@ 
2040067c:	0674 2040 0674 2040 067c 2040 067c 2040     t.@ t.@ |.@ |.@ 
2040068c:	0684 2040 0684 2040 068c 2040 068c 2040     ..@ ..@ ..@ ..@ 
2040069c:	0694 2040 0694 2040 069c 2040 069c 2040     ..@ ..@ ..@ ..@ 
204006ac:	06a4 2040 06a4 2040 06ac 2040 06ac 2040     ..@ ..@ ..@ ..@ 
204006bc:	06b4 2040 06b4 2040 06bc 2040 06bc 2040     ..@ ..@ ..@ ..@ 
204006cc:	06c4 2040 06c4 2040 06cc 2040 06cc 2040     ..@ ..@ ..@ ..@ 
204006dc:	06d4 2040 06d4 2040 06dc 2040 06dc 2040     ..@ ..@ ..@ ..@ 
204006ec:	06e4 2040 06e4 2040 06ec 2040 06ec 2040     ..@ ..@ ..@ ..@ 
204006fc:	06f4 2040 06f4 2040 06fc 2040 06fc 2040     ..@ ..@ ..@ ..@ 
2040070c:	0704 2040 0704 2040 070c 2040 070c 2040     ..@ ..@ ..@ ..@ 
2040071c:	0714 2040 0714 2040 071c 2040 071c 2040     ..@ ..@ ..@ ..@ 
2040072c:	0724 2040 0724 2040 072c 2040 072c 2040     $.@ $.@ ,.@ ,.@ 
2040073c:	0734 2040 0734 2040 073c 2040 073c 2040     4.@ 4.@ <.@ <.@ 
2040074c:	0744 2040 0744 2040 074c 2040 074c 2040     D.@ D.@ L.@ L.@ 
2040075c:	0754 2040 0754 2040 075c 2040 075c 2040     T.@ T.@ \.@ \.@ 
2040076c:	0764 2040 0764 2040 076c 2040 076c 2040     d.@ d.@ l.@ l.@ 
2040077c:	0774 2040 0774 2040 077c 2040 077c 2040     t.@ t.@ |.@ |.@ 
2040078c:	0784 2040 0784 2040 078c 2040 078c 2040     ..@ ..@ ..@ ..@ 
2040079c:	0794 2040 0794 2040 079c 2040 079c 2040     ..@ ..@ ..@ ..@ 
204007ac:	07a4 2040 07a4 2040 07ac 2040 07ac 2040     ..@ ..@ ..@ ..@ 
204007bc:	07b4 2040 07b4 2040 07bc 2040 07bc 2040     ..@ ..@ ..@ ..@ 
204007cc:	07c4 2040 07c4 2040 07cc 2040 07cc 2040     ..@ ..@ ..@ ..@ 
204007dc:	07d4 2040 07d4 2040 07dc 2040 07dc 2040     ..@ ..@ ..@ ..@ 
204007ec:	07e4 2040 07e4 2040 07ec 2040 07ec 2040     ..@ ..@ ..@ ..@ 
204007fc:	07f4 2040 07f4 2040 07fc 2040 07fc 2040     ..@ ..@ ..@ ..@ 
2040080c:	0804 2040 0804 2040 080c 2040 080c 2040     ..@ ..@ ..@ ..@ 
2040081c:	0814 2040 0814 2040 081c 2040 081c 2040     ..@ ..@ ..@ ..@ 
2040082c:	0824 2040 0824 2040 082c 2040 082c 2040     $.@ $.@ ,.@ ,.@ 
2040083c:	0834 2040 0834 2040 083c 2040 083c 2040     4.@ 4.@ <.@ <.@ 
2040084c:	0844 2040 0844 2040 084c 2040 084c 2040     D.@ D.@ L.@ L.@ 

2040085c <__malloc_sbrk_base>:
2040085c:	ffff ffff                                   ....

20400860 <__malloc_trim_threshold>:
20400860:	0000 0002                                   ....

20400864 <__global_locale>:
20400864:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400884:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204008a4:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204008c4:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204008e4:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400904:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400924:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400944:	5329 0040 4ee9 0040 0000 0000 6b54 0040     )S@..N@.....Tk@.
20400954:	6b50 0040 69f0 0040 69f0 0040 69f0 0040     Pk@..i@..i@..i@.
20400964:	69f0 0040 69f0 0040 69f0 0040 69f0 0040     .i@..i@..i@..i@.
20400974:	69f0 0040 69f0 0040 ffff ffff ffff ffff     .i@..i@.........
20400984:	ffff ffff ffff 0000 0001 5341 4943 0049     ..........ASCII.
	...
204009ac:	0000 5341 4943 0049 0000 0000 0000 0000     ..ASCII.........
	...
