// Generated by CIRCT firtool-1.62.0
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for prints and assertions.

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

module SimpleBusCrossbar1toN(	// src/main/scala/bus/simplebus/Crossbar.scala:25:7
  input         clock,	// src/main/scala/bus/simplebus/Crossbar.scala:25:7
                reset,	// src/main/scala/bus/simplebus/Crossbar.scala:25:7
  output        io_in_req_ready,	// src/main/scala/bus/simplebus/Crossbar.scala:26:14
  input         io_in_req_valid,	// src/main/scala/bus/simplebus/Crossbar.scala:26:14
  input  [31:0] io_in_req_bits_addr,	// src/main/scala/bus/simplebus/Crossbar.scala:26:14
  input  [2:0]  io_in_req_bits_size,	// src/main/scala/bus/simplebus/Crossbar.scala:26:14
  input  [3:0]  io_in_req_bits_cmd,	// src/main/scala/bus/simplebus/Crossbar.scala:26:14
  input  [7:0]  io_in_req_bits_wmask,	// src/main/scala/bus/simplebus/Crossbar.scala:26:14
  input  [63:0] io_in_req_bits_wdata,	// src/main/scala/bus/simplebus/Crossbar.scala:26:14
  output        io_in_resp_valid,	// src/main/scala/bus/simplebus/Crossbar.scala:26:14
  output [3:0]  io_in_resp_bits_cmd,	// src/main/scala/bus/simplebus/Crossbar.scala:26:14
  output [63:0] io_in_resp_bits_rdata,	// src/main/scala/bus/simplebus/Crossbar.scala:26:14
  input         io_out_0_req_ready,	// src/main/scala/bus/simplebus/Crossbar.scala:26:14
  output        io_out_0_req_valid,	// src/main/scala/bus/simplebus/Crossbar.scala:26:14
  output [31:0] io_out_0_req_bits_addr,	// src/main/scala/bus/simplebus/Crossbar.scala:26:14
  output [3:0]  io_out_0_req_bits_cmd,	// src/main/scala/bus/simplebus/Crossbar.scala:26:14
  output [7:0]  io_out_0_req_bits_wmask,	// src/main/scala/bus/simplebus/Crossbar.scala:26:14
  output [63:0] io_out_0_req_bits_wdata,	// src/main/scala/bus/simplebus/Crossbar.scala:26:14
  output        io_out_0_resp_ready,	// src/main/scala/bus/simplebus/Crossbar.scala:26:14
  input         io_out_0_resp_valid,	// src/main/scala/bus/simplebus/Crossbar.scala:26:14
  input  [63:0] io_out_0_resp_bits_rdata,	// src/main/scala/bus/simplebus/Crossbar.scala:26:14
  input         io_out_1_req_ready,	// src/main/scala/bus/simplebus/Crossbar.scala:26:14
  output        io_out_1_req_valid,	// src/main/scala/bus/simplebus/Crossbar.scala:26:14
  output [31:0] io_out_1_req_bits_addr,	// src/main/scala/bus/simplebus/Crossbar.scala:26:14
  output [3:0]  io_out_1_req_bits_cmd,	// src/main/scala/bus/simplebus/Crossbar.scala:26:14
  output [7:0]  io_out_1_req_bits_wmask,	// src/main/scala/bus/simplebus/Crossbar.scala:26:14
  output [63:0] io_out_1_req_bits_wdata,	// src/main/scala/bus/simplebus/Crossbar.scala:26:14
  output        io_out_1_resp_ready,	// src/main/scala/bus/simplebus/Crossbar.scala:26:14
  input         io_out_1_resp_valid,	// src/main/scala/bus/simplebus/Crossbar.scala:26:14
  input  [63:0] io_out_1_resp_bits_rdata,	// src/main/scala/bus/simplebus/Crossbar.scala:26:14
  input         io_out_2_req_ready,	// src/main/scala/bus/simplebus/Crossbar.scala:26:14
  output        io_out_2_req_valid,	// src/main/scala/bus/simplebus/Crossbar.scala:26:14
  output [31:0] io_out_2_req_bits_addr,	// src/main/scala/bus/simplebus/Crossbar.scala:26:14
  output [2:0]  io_out_2_req_bits_size,	// src/main/scala/bus/simplebus/Crossbar.scala:26:14
  output [3:0]  io_out_2_req_bits_cmd,	// src/main/scala/bus/simplebus/Crossbar.scala:26:14
  output [7:0]  io_out_2_req_bits_wmask,	// src/main/scala/bus/simplebus/Crossbar.scala:26:14
  output [63:0] io_out_2_req_bits_wdata,	// src/main/scala/bus/simplebus/Crossbar.scala:26:14
  output        io_out_2_resp_ready,	// src/main/scala/bus/simplebus/Crossbar.scala:26:14
  input         io_out_2_resp_valid,	// src/main/scala/bus/simplebus/Crossbar.scala:26:14
  input  [3:0]  io_out_2_resp_bits_cmd,	// src/main/scala/bus/simplebus/Crossbar.scala:26:14
  input  [63:0] io_out_2_resp_bits_rdata	// src/main/scala/bus/simplebus/Crossbar.scala:26:14
);

  reg  [1:0] state;	// src/main/scala/bus/simplebus/Crossbar.scala:32:22
  wire [2:0] outSelVec_enc =
    io_in_req_bits_addr > 32'h37FFFFFF & io_in_req_bits_addr < 32'h38010000
      ? 3'h1
      : io_in_req_bits_addr > 32'h3BFFFFFF & io_in_req_bits_addr < 32'h40000000
          ? 3'h2
          : {io_in_req_bits_addr > 32'hDFFFFFFF, 2'h0};	// src/main/scala/bus/simplebus/Crossbar.scala:32:22, :37:{20,34,42}, src/main/scala/chisel3/util/Mux.scala:50:70
  reg        outSelRespVec_0;	// src/main/scala/bus/simplebus/Crossbar.scala:39:32
  reg        outSelRespVec_1;	// src/main/scala/bus/simplebus/Crossbar.scala:39:32
  reg        outSelRespVec_2;	// src/main/scala/bus/simplebus/Crossbar.scala:39:32
  wire       reqInvalidAddr = io_in_req_valid & outSelVec_enc == 3'h0;	// src/main/scala/bus/simplebus/Crossbar.scala:42:{40,61}, src/main/scala/chisel3/util/Mux.scala:50:70
  `ifndef SYNTHESIS	// src/main/scala/bus/simplebus/Crossbar.scala:49:9
    always @(posedge clock) begin	// src/main/scala/bus/simplebus/Crossbar.scala:49:9
      if (~reset & reqInvalidAddr) begin	// src/main/scala/bus/simplebus/Crossbar.scala:42:40, :49:9
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/bus/simplebus/Crossbar.scala:49:9
          $error("Assertion failed: address decode error, bad addr = 0x%x\n\n    at Crossbar.scala:49 assert(!reqInvalidAddr, \"address decode error, bad addr = 0x%%%%x\\n\", addr)\n",
                 io_in_req_bits_addr);	// src/main/scala/bus/simplebus/Crossbar.scala:49:9
        if (`STOP_COND_)	// src/main/scala/bus/simplebus/Crossbar.scala:49:9
          $fatal;	// src/main/scala/bus/simplebus/Crossbar.scala:49:9
      end
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire       io_in_req_ready_0 =
    outSelVec_enc[0] & io_out_0_req_ready | outSelVec_enc[1] & io_out_1_req_ready
    | outSelVec_enc[2] & io_out_2_req_ready | reqInvalidAddr;	// src/main/scala/bus/simplebus/Crossbar.scala:42:40, :61:64, src/main/scala/chisel3/util/Mux.scala:30:73, :50:70, src/main/scala/chisel3/util/OneHot.scala:83:30
  wire       _io_out_2_resp_ready_T_1 = state == 2'h1;	// src/main/scala/bus/simplebus/Crossbar.scala:32:22, :53:37, :69:75
  wire       io_in_resp_valid_0 =
    outSelRespVec_0 & io_out_0_resp_valid | outSelRespVec_1 & io_out_1_resp_valid
    | outSelRespVec_2 & io_out_2_resp_valid | state == 2'h2;	// src/main/scala/bus/simplebus/Crossbar.scala:32:22, :39:32, :54:37, :71:{70,79}, src/main/scala/chisel3/util/Mux.scala:30:73
  always @(posedge clock) begin	// src/main/scala/bus/simplebus/Crossbar.scala:25:7
    if (reset) begin	// src/main/scala/bus/simplebus/Crossbar.scala:25:7
      state <= 2'h0;	// src/main/scala/bus/simplebus/Crossbar.scala:32:22
      outSelRespVec_0 <= 1'h0;	// src/main/scala/bus/simplebus/Crossbar.scala:25:7, :39:32
      outSelRespVec_1 <= 1'h0;	// src/main/scala/bus/simplebus/Crossbar.scala:25:7, :39:32
      outSelRespVec_2 <= 1'h0;	// src/main/scala/bus/simplebus/Crossbar.scala:25:7, :39:32
    end
    else begin	// src/main/scala/bus/simplebus/Crossbar.scala:25:7
      automatic logic _outSelRespVec_T;	// src/main/scala/chisel3/util/Decoupled.scala:51:35
      _outSelRespVec_T = io_in_req_ready_0 & io_in_req_valid;	// src/main/scala/bus/simplebus/Crossbar.scala:61:64, src/main/scala/chisel3/util/Decoupled.scala:51:35
      if (|state) begin	// src/main/scala/bus/simplebus/Crossbar.scala:32:22, :41:57
        if ((state == 2'h1 | state == 2'h2) & io_in_resp_valid_0)	// src/main/scala/bus/simplebus/Crossbar.scala:32:22, :51:18, :53:37, :54:37, :56:{42,50}, :57:{43,51}, :71:70
          state <= 2'h0;	// src/main/scala/bus/simplebus/Crossbar.scala:32:22
      end
      else if (reqInvalidAddr)	// src/main/scala/bus/simplebus/Crossbar.scala:42:40
        state <= 2'h2;	// src/main/scala/bus/simplebus/Crossbar.scala:32:22, :54:37
      else if (_outSelRespVec_T)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        state <= 2'h1;	// src/main/scala/bus/simplebus/Crossbar.scala:32:22, :53:37
      if (_outSelRespVec_T & ~(|state)) begin	// src/main/scala/bus/simplebus/Crossbar.scala:32:22, :41:{48,57}, src/main/scala/chisel3/util/Decoupled.scala:51:35
        outSelRespVec_0 <= outSelVec_enc[0];	// src/main/scala/bus/simplebus/Crossbar.scala:39:32, src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/chisel3/util/OneHot.scala:83:30
        outSelRespVec_1 <= outSelVec_enc[1];	// src/main/scala/bus/simplebus/Crossbar.scala:39:32, src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/chisel3/util/OneHot.scala:83:30
        outSelRespVec_2 <= outSelVec_enc[2];	// src/main/scala/bus/simplebus/Crossbar.scala:39:32, src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/chisel3/util/OneHot.scala:83:30
      end
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/bus/simplebus/Crossbar.scala:25:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/bus/simplebus/Crossbar.scala:25:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/bus/simplebus/Crossbar.scala:25:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/bus/simplebus/Crossbar.scala:25:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/bus/simplebus/Crossbar.scala:25:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/bus/simplebus/Crossbar.scala:25:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/bus/simplebus/Crossbar.scala:25:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/bus/simplebus/Crossbar.scala:25:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/bus/simplebus/Crossbar.scala:25:7
        state = _RANDOM[/*Zero width*/ 1'b0][1:0];	// src/main/scala/bus/simplebus/Crossbar.scala:25:7, :32:22
        outSelRespVec_0 = _RANDOM[/*Zero width*/ 1'b0][2];	// src/main/scala/bus/simplebus/Crossbar.scala:25:7, :32:22, :39:32
        outSelRespVec_1 = _RANDOM[/*Zero width*/ 1'b0][3];	// src/main/scala/bus/simplebus/Crossbar.scala:25:7, :32:22, :39:32
        outSelRespVec_2 = _RANDOM[/*Zero width*/ 1'b0][4];	// src/main/scala/bus/simplebus/Crossbar.scala:25:7, :32:22, :39:32
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/bus/simplebus/Crossbar.scala:25:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/bus/simplebus/Crossbar.scala:25:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_in_req_ready = io_in_req_ready_0;	// src/main/scala/bus/simplebus/Crossbar.scala:25:7, :61:64
  assign io_in_resp_valid = io_in_resp_valid_0;	// src/main/scala/bus/simplebus/Crossbar.scala:25:7, :71:70
  assign io_in_resp_bits_cmd =
    (outSelRespVec_0 | outSelRespVec_1 ? 4'h6 : 4'h0)
    | (outSelRespVec_2 ? io_out_2_resp_bits_cmd : 4'h0);	// src/main/scala/bus/simplebus/Crossbar.scala:25:7, :26:14, :39:32, src/main/scala/chisel3/util/Mux.scala:30:73
  assign io_in_resp_bits_rdata =
    (outSelRespVec_0 ? io_out_0_resp_bits_rdata : 64'h0)
    | (outSelRespVec_1 ? io_out_1_resp_bits_rdata : 64'h0)
    | (outSelRespVec_2 ? io_out_2_resp_bits_rdata : 64'h0);	// src/main/scala/bus/simplebus/Crossbar.scala:25:7, :39:32, src/main/scala/chisel3/util/Mux.scala:30:73
  assign io_out_0_req_valid = outSelVec_enc[0] & io_in_req_valid & ~(|state);	// src/main/scala/bus/simplebus/Crossbar.scala:25:7, :32:22, :41:57, :63:60, src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/chisel3/util/OneHot.scala:83:30
  assign io_out_0_req_bits_addr = io_in_req_bits_addr;	// src/main/scala/bus/simplebus/Crossbar.scala:25:7
  assign io_out_0_req_bits_cmd = io_in_req_bits_cmd;	// src/main/scala/bus/simplebus/Crossbar.scala:25:7
  assign io_out_0_req_bits_wmask = io_in_req_bits_wmask;	// src/main/scala/bus/simplebus/Crossbar.scala:25:7
  assign io_out_0_req_bits_wdata = io_in_req_bits_wdata;	// src/main/scala/bus/simplebus/Crossbar.scala:25:7
  assign io_out_0_resp_ready = outSelRespVec_0 & _io_out_2_resp_ready_T_1;	// src/main/scala/bus/simplebus/Crossbar.scala:25:7, :39:32, :69:{66,75}
  assign io_out_1_req_valid = outSelVec_enc[1] & io_in_req_valid & ~(|state);	// src/main/scala/bus/simplebus/Crossbar.scala:25:7, :32:22, :41:57, :63:60, src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/chisel3/util/OneHot.scala:83:30
  assign io_out_1_req_bits_addr = io_in_req_bits_addr;	// src/main/scala/bus/simplebus/Crossbar.scala:25:7
  assign io_out_1_req_bits_cmd = io_in_req_bits_cmd;	// src/main/scala/bus/simplebus/Crossbar.scala:25:7
  assign io_out_1_req_bits_wmask = io_in_req_bits_wmask;	// src/main/scala/bus/simplebus/Crossbar.scala:25:7
  assign io_out_1_req_bits_wdata = io_in_req_bits_wdata;	// src/main/scala/bus/simplebus/Crossbar.scala:25:7
  assign io_out_1_resp_ready = outSelRespVec_1 & _io_out_2_resp_ready_T_1;	// src/main/scala/bus/simplebus/Crossbar.scala:25:7, :39:32, :69:{66,75}
  assign io_out_2_req_valid = outSelVec_enc[2] & io_in_req_valid & ~(|state);	// src/main/scala/bus/simplebus/Crossbar.scala:25:7, :32:22, :41:57, :63:60, src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/chisel3/util/OneHot.scala:83:30
  assign io_out_2_req_bits_addr = io_in_req_bits_addr;	// src/main/scala/bus/simplebus/Crossbar.scala:25:7
  assign io_out_2_req_bits_size = io_in_req_bits_size;	// src/main/scala/bus/simplebus/Crossbar.scala:25:7
  assign io_out_2_req_bits_cmd = io_in_req_bits_cmd;	// src/main/scala/bus/simplebus/Crossbar.scala:25:7
  assign io_out_2_req_bits_wmask = io_in_req_bits_wmask;	// src/main/scala/bus/simplebus/Crossbar.scala:25:7
  assign io_out_2_req_bits_wdata = io_in_req_bits_wdata;	// src/main/scala/bus/simplebus/Crossbar.scala:25:7
  assign io_out_2_resp_ready = outSelRespVec_2 & _io_out_2_resp_ready_T_1;	// src/main/scala/bus/simplebus/Crossbar.scala:25:7, :39:32, :69:{66,75}
endmodule

