// Seed: 165652861
module module_0;
  always @(-1'h0 + id_1) id_2 <= id_1 - 1 - 1'b0;
  supply0 id_3;
  bit id_4;
  bit id_5, id_6;
  assign id_4 = !id_3;
  assign module_2.id_0 = 0;
  assign id_2 = !id_6;
  final id_4 <= id_5;
  wire id_7;
  wire id_8, id_9, id_10, id_11, id_12, id_13;
endmodule
module module_1 (
    input tri1 id_0
);
  assign id_2[-1] = -1;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
module module_2 (
    input wand id_0,
    input wand id_1,
    input wire id_2
);
  assign id_4 = 1'b0 || -1;
  module_0 modCall_1 ();
endmodule
