Drill report for C:/Users/Romain/Documents/Graphismes/testprojet/testprojet.kicad_pcb
Created on 20/03/2019 16:42:23

Copper Layer Stackup:
    =============================================================
    L1 :  F.Cu                      front
    L2 :  B.Cu                      back


Drill file 'testprojet.drl' contains
    plated through holes:
    =============================================================

    Total plated holes count 0


Not plated through holes are merged with plated holes
    unplated through holes:
    =============================================================

    Total unplated holes count 0
