// Seed: 1125792462
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_8;
endmodule
module module_1 (
    id_1
);
  output wire id_1;
  wire id_3;
  module_0(
      id_3, id_3, id_3, id_3, id_3, id_3, id_3
  );
endmodule
module module_2;
  assign id_1 = id_1;
  supply1 id_2, id_3;
  assign {id_3, id_2, id_1 * id_3, id_1, id_3} = id_2;
  wire id_4;
  wire id_5;
  wire id_6;
  module_0(
      id_3, id_1, id_3, id_2, id_1, id_4, id_5
  );
  if (1) wire id_7;
endmodule
