INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 12:38:38 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.475ns  (required time - arrival time)
  Source:                 buffer25/fifo/Empty_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            init8/dataReg_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (clk rise@3.200ns - clk rise@0.000ns)
  Data Path Delay:        3.420ns  (logic 0.474ns (13.858%)  route 2.946ns (86.142%))
  Logic Levels:           6  (LUT5=3 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 3.683 - 3.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1294, unset)         0.508     0.508    buffer25/fifo/clk
    SLICE_X13Y69         FDRE                                         r  buffer25/fifo/Empty_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y69         FDRE (Prop_fdre_C_Q)         0.216     0.724 r  buffer25/fifo/Empty_reg/Q
                         net (fo=7, routed)           0.629     1.353    buffer25/fifo/Empty_reg_0
    SLICE_X12Y65         LUT5 (Prop_lut5_I1_O)        0.043     1.396 f  buffer25/fifo/fullReg_i_2__1/O
                         net (fo=3, routed)           0.348     1.744    buffer14/fifo/buffer25_outs
    SLICE_X14Y65         LUT5 (Prop_lut5_I3_O)        0.043     1.787 r  buffer14/fifo/hist_loadEn_INST_0_i_5/O
                         net (fo=6, routed)           0.346     2.132    buffer40/fifo/transmitValue_reg_0
    SLICE_X17Y62         LUT5 (Prop_lut5_I4_O)        0.043     2.175 f  buffer40/fifo/transmitValue_i_2__24/O
                         net (fo=5, routed)           0.391     2.567    fork13/control/generateBlocks[0].regblock/buffer40_outs_ready
    SLICE_X13Y67         LUT6 (Prop_lut6_I4_O)        0.043     2.610 f  fork13/control/generateBlocks[0].regblock/transmitValue_i_3__13/O
                         net (fo=7, routed)           0.433     3.042    buffer24/fifo/cmpi3_result_ready
    SLICE_X12Y62         LUT6 (Prop_lut6_I3_O)        0.043     3.085 f  buffer24/fifo/fullReg_i_3/O
                         net (fo=4, routed)           0.268     3.353    buffer24/fifo/mux4_outs_ready
    SLICE_X11Y61         LUT6 (Prop_lut6_I0_O)        0.043     3.396 r  buffer24/fifo/dataReg[31]_i_1__1/O
                         net (fo=32, routed)          0.532     3.928    init8/E[0]
    SLICE_X1Y62          FDRE                                         r  init8/dataReg_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.200     3.200 r  
                                                      0.000     3.200 r  clk (IN)
                         net (fo=1294, unset)         0.483     3.683    init8/clk
    SLICE_X1Y62          FDRE                                         r  init8/dataReg_reg[13]/C
                         clock pessimism              0.000     3.683    
                         clock uncertainty           -0.035     3.647    
    SLICE_X1Y62          FDRE (Setup_fdre_C_CE)      -0.194     3.453    init8/dataReg_reg[13]
  -------------------------------------------------------------------
                         required time                          3.453    
                         arrival time                          -3.928    
  -------------------------------------------------------------------
                         slack                                 -0.475    




