0.6
2019.1
May 24 2019
14:51:52
/home/it/Desktop/sv_projects/K2/Instruction_Memory/Instruction_Memory.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
/home/it/Desktop/sv_projects/K2/Instruction_Memory/Instruction_Memory.srcs/sim_1/new/tb_Instruction_Memory.sv,1732299763,systemVerilog,,,,tb_Instruction_Memory,,,,,,,,
/home/it/Desktop/sv_projects/K2/Instruction_Memory/Instruction_Memory.srcs/sources_1/new/Instruction_Memory.sv,1732299541,systemVerilog,,/home/it/Desktop/sv_projects/K2/Instruction_Memory/Instruction_Memory.srcs/sim_1/new/tb_Instruction_Memory.sv,,Instruction_Memory,,,,,,,,
