{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1510895611397 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1510895611397 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 17 00:13:31 2017 " "Processing started: Fri Nov 17 00:13:31 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1510895611397 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1510895611397 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off g21_lab4 -c g21_lab4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off g21_lab4 -c g21_lab4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1510895611397 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1510895611881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g21_rules.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g21_rules.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g21_rules-game_rules " "Found design unit 1: g21_rules-game_rules" {  } { { "g21_rules.vhd" "" { Text "C:/Users/bitta/Documents/GitHub/DSD/Lab 4/g21_rules.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510895612350 ""} { "Info" "ISGN_ENTITY_NAME" "1 g21_rules " "Found entity 1: g21_rules" {  } { { "g21_rules.vhd" "" { Text "C:/Users/bitta/Documents/GitHub/DSD/Lab 4/g21_rules.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510895612350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510895612350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g21_modulo_13.bdf 1 1 " "Found 1 design units, including 1 entities, in source file g21_modulo_13.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 g21_Modulo_13 " "Found entity 1: g21_Modulo_13" {  } { { "g21_Modulo_13.bdf" "" { Schematic "C:/Users/bitta/Documents/GitHub/DSD/Lab 4/g21_Modulo_13.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510895612350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510895612350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g21_7_segment_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g21_7_segment_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g21_7_segment_decoder-g21_7_segment_decoder_arch " "Found design unit 1: g21_7_segment_decoder-g21_7_segment_decoder_arch" {  } { { "g21_7_segment_decoder.vhd" "" { Text "C:/Users/bitta/Documents/GitHub/DSD/Lab 4/g21_7_segment_decoder.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510895612350 ""} { "Info" "ISGN_ENTITY_NAME" "1 g21_7_segment_decoder " "Found entity 1: g21_7_segment_decoder" {  } { { "g21_7_segment_decoder.vhd" "" { Text "C:/Users/bitta/Documents/GitHub/DSD/Lab 4/g21_7_segment_decoder.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510895612350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510895612350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder_6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder_6-SYN " "Found design unit 1: adder_6-SYN" {  } { { "adder_6.vhd" "" { Text "C:/Users/bitta/Documents/GitHub/DSD/Lab 4/adder_6.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510895612366 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder_6 " "Found entity 1: adder_6" {  } { { "adder_6.vhd" "" { Text "C:/Users/bitta/Documents/GitHub/DSD/Lab 4/adder_6.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510895612366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510895612366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g21_1bitadder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file g21_1bitadder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 g21_1bitAdder " "Found entity 1: g21_1bitAdder" {  } { { "g21_1bitAdder.bdf" "" { Schematic "C:/Users/bitta/Documents/GitHub/DSD/Lab 4/g21_1bitAdder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510895612366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510895612366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g21_adder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file g21_adder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 g21_adder " "Found entity 1: g21_adder" {  } { { "g21_adder.bdf" "" { Schematic "C:/Users/bitta/Documents/GitHub/DSD/Lab 4/g21_adder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510895612366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510895612366 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "g21_rules " "Elaborating entity \"g21_rules\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1510895612397 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "suit_top g21_rules.vhd(25) " "Verilog HDL or VHDL warning at g21_rules.vhd(25): object \"suit_top\" assigned a value but never read" {  } { { "g21_rules.vhd" "" { Text "C:/Users/bitta/Documents/GitHub/DSD/Lab 4/g21_rules.vhd" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1510895612397 "|g21_rules"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ace_in_hand g21_rules.vhd(70) " "VHDL Process Statement warning at g21_rules.vhd(70): signal \"ace_in_hand\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g21_rules.vhd" "" { Text "C:/Users/bitta/Documents/GitHub/DSD/Lab 4/g21_rules.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1510895612397 "|g21_rules"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ten_int g21_rules.vhd(71) " "VHDL Process Statement warning at g21_rules.vhd(71): signal \"ten_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g21_rules.vhd" "" { Text "C:/Users/bitta/Documents/GitHub/DSD/Lab 4/g21_rules.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1510895612397 "|g21_rules"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ace_in_hand g21_rules.vhd(73) " "VHDL Process Statement warning at g21_rules.vhd(73): signal \"ace_in_hand\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g21_rules.vhd" "" { Text "C:/Users/bitta/Documents/GitHub/DSD/Lab 4/g21_rules.vhd" 73 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1510895612397 "|g21_rules"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ace_in_hand g21_rules.vhd(84) " "VHDL Process Statement warning at g21_rules.vhd(84): signal \"ace_in_hand\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g21_rules.vhd" "" { Text "C:/Users/bitta/Documents/GitHub/DSD/Lab 4/g21_rules.vhd" 84 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1510895612397 "|g21_rules"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ten_int g21_rules.vhd(85) " "VHDL Process Statement warning at g21_rules.vhd(85): signal \"ten_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g21_rules.vhd" "" { Text "C:/Users/bitta/Documents/GitHub/DSD/Lab 4/g21_rules.vhd" 85 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1510895612397 "|g21_rules"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ace_in_hand g21_rules.vhd(87) " "VHDL Process Statement warning at g21_rules.vhd(87): signal \"ace_in_hand\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g21_rules.vhd" "" { Text "C:/Users/bitta/Documents/GitHub/DSD/Lab 4/g21_rules.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1510895612397 "|g21_rules"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "new_ace g21_rules.vhd(110) " "VHDL Process Statement warning at g21_rules.vhd(110): signal \"new_ace\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g21_rules.vhd" "" { Text "C:/Users/bitta/Documents/GitHub/DSD/Lab 4/g21_rules.vhd" 110 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1510895612397 "|g21_rules"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "new_ace g21_rules.vhd(113) " "VHDL Process Statement warning at g21_rules.vhd(113): signal \"new_ace\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g21_rules.vhd" "" { Text "C:/Users/bitta/Documents/GitHub/DSD/Lab 4/g21_rules.vhd" 113 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1510895612397 "|g21_rules"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "top_val g21_rules.vhd(64) " "VHDL Process Statement warning at g21_rules.vhd(64): inferring latch(es) for signal or variable \"top_val\", which holds its previous value in one or more paths through the process" {  } { { "g21_rules.vhd" "" { Text "C:/Users/bitta/Documents/GitHub/DSD/Lab 4/g21_rules.vhd" 64 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1510895612397 "|g21_rules"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "try_add g21_rules.vhd(64) " "VHDL Process Statement warning at g21_rules.vhd(64): inferring latch(es) for signal or variable \"try_add\", which holds its previous value in one or more paths through the process" {  } { { "g21_rules.vhd" "" { Text "C:/Users/bitta/Documents/GitHub/DSD/Lab 4/g21_rules.vhd" 64 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1510895612397 "|g21_rules"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "total_value_temp g21_rules.vhd(64) " "VHDL Process Statement warning at g21_rules.vhd(64): inferring latch(es) for signal or variable \"total_value_temp\", which holds its previous value in one or more paths through the process" {  } { { "g21_rules.vhd" "" { Text "C:/Users/bitta/Documents/GitHub/DSD/Lab 4/g21_rules.vhd" 64 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1510895612397 "|g21_rules"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "new_ace g21_rules.vhd(64) " "VHDL Process Statement warning at g21_rules.vhd(64): inferring latch(es) for signal or variable \"new_ace\", which holds its previous value in one or more paths through the process" {  } { { "g21_rules.vhd" "" { Text "C:/Users/bitta/Documents/GitHub/DSD/Lab 4/g21_rules.vhd" 64 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1510895612397 "|g21_rules"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "fake_add g21_rules.vhd(64) " "VHDL Process Statement warning at g21_rules.vhd(64): inferring latch(es) for signal or variable \"fake_add\", which holds its previous value in one or more paths through the process" {  } { { "g21_rules.vhd" "" { Text "C:/Users/bitta/Documents/GitHub/DSD/Lab 4/g21_rules.vhd" 64 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1510895612397 "|g21_rules"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fake_add\[0\] g21_rules.vhd(64) " "Inferred latch for \"fake_add\[0\]\" at g21_rules.vhd(64)" {  } { { "g21_rules.vhd" "" { Text "C:/Users/bitta/Documents/GitHub/DSD/Lab 4/g21_rules.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1510895612397 "|g21_rules"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fake_add\[1\] g21_rules.vhd(64) " "Inferred latch for \"fake_add\[1\]\" at g21_rules.vhd(64)" {  } { { "g21_rules.vhd" "" { Text "C:/Users/bitta/Documents/GitHub/DSD/Lab 4/g21_rules.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1510895612397 "|g21_rules"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fake_add\[2\] g21_rules.vhd(64) " "Inferred latch for \"fake_add\[2\]\" at g21_rules.vhd(64)" {  } { { "g21_rules.vhd" "" { Text "C:/Users/bitta/Documents/GitHub/DSD/Lab 4/g21_rules.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1510895612397 "|g21_rules"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fake_add\[3\] g21_rules.vhd(64) " "Inferred latch for \"fake_add\[3\]\" at g21_rules.vhd(64)" {  } { { "g21_rules.vhd" "" { Text "C:/Users/bitta/Documents/GitHub/DSD/Lab 4/g21_rules.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1510895612397 "|g21_rules"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fake_add\[4\] g21_rules.vhd(64) " "Inferred latch for \"fake_add\[4\]\" at g21_rules.vhd(64)" {  } { { "g21_rules.vhd" "" { Text "C:/Users/bitta/Documents/GitHub/DSD/Lab 4/g21_rules.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1510895612397 "|g21_rules"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_ace g21_rules.vhd(64) " "Inferred latch for \"new_ace\" at g21_rules.vhd(64)" {  } { { "g21_rules.vhd" "" { Text "C:/Users/bitta/Documents/GitHub/DSD/Lab 4/g21_rules.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1510895612397 "|g21_rules"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "total_value_temp\[0\] g21_rules.vhd(64) " "Inferred latch for \"total_value_temp\[0\]\" at g21_rules.vhd(64)" {  } { { "g21_rules.vhd" "" { Text "C:/Users/bitta/Documents/GitHub/DSD/Lab 4/g21_rules.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1510895612397 "|g21_rules"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "total_value_temp\[1\] g21_rules.vhd(64) " "Inferred latch for \"total_value_temp\[1\]\" at g21_rules.vhd(64)" {  } { { "g21_rules.vhd" "" { Text "C:/Users/bitta/Documents/GitHub/DSD/Lab 4/g21_rules.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1510895612397 "|g21_rules"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "total_value_temp\[2\] g21_rules.vhd(64) " "Inferred latch for \"total_value_temp\[2\]\" at g21_rules.vhd(64)" {  } { { "g21_rules.vhd" "" { Text "C:/Users/bitta/Documents/GitHub/DSD/Lab 4/g21_rules.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1510895612397 "|g21_rules"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "total_value_temp\[3\] g21_rules.vhd(64) " "Inferred latch for \"total_value_temp\[3\]\" at g21_rules.vhd(64)" {  } { { "g21_rules.vhd" "" { Text "C:/Users/bitta/Documents/GitHub/DSD/Lab 4/g21_rules.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1510895612397 "|g21_rules"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "total_value_temp\[4\] g21_rules.vhd(64) " "Inferred latch for \"total_value_temp\[4\]\" at g21_rules.vhd(64)" {  } { { "g21_rules.vhd" "" { Text "C:/Users/bitta/Documents/GitHub/DSD/Lab 4/g21_rules.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1510895612397 "|g21_rules"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "try_add\[0\] g21_rules.vhd(64) " "Inferred latch for \"try_add\[0\]\" at g21_rules.vhd(64)" {  } { { "g21_rules.vhd" "" { Text "C:/Users/bitta/Documents/GitHub/DSD/Lab 4/g21_rules.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1510895612397 "|g21_rules"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "try_add\[1\] g21_rules.vhd(64) " "Inferred latch for \"try_add\[1\]\" at g21_rules.vhd(64)" {  } { { "g21_rules.vhd" "" { Text "C:/Users/bitta/Documents/GitHub/DSD/Lab 4/g21_rules.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1510895612397 "|g21_rules"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "try_add\[2\] g21_rules.vhd(64) " "Inferred latch for \"try_add\[2\]\" at g21_rules.vhd(64)" {  } { { "g21_rules.vhd" "" { Text "C:/Users/bitta/Documents/GitHub/DSD/Lab 4/g21_rules.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1510895612397 "|g21_rules"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "try_add\[3\] g21_rules.vhd(64) " "Inferred latch for \"try_add\[3\]\" at g21_rules.vhd(64)" {  } { { "g21_rules.vhd" "" { Text "C:/Users/bitta/Documents/GitHub/DSD/Lab 4/g21_rules.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1510895612397 "|g21_rules"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "try_add\[4\] g21_rules.vhd(64) " "Inferred latch for \"try_add\[4\]\" at g21_rules.vhd(64)" {  } { { "g21_rules.vhd" "" { Text "C:/Users/bitta/Documents/GitHub/DSD/Lab 4/g21_rules.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1510895612397 "|g21_rules"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "top_val\[0\] g21_rules.vhd(64) " "Inferred latch for \"top_val\[0\]\" at g21_rules.vhd(64)" {  } { { "g21_rules.vhd" "" { Text "C:/Users/bitta/Documents/GitHub/DSD/Lab 4/g21_rules.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1510895612397 "|g21_rules"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "top_val\[1\] g21_rules.vhd(64) " "Inferred latch for \"top_val\[1\]\" at g21_rules.vhd(64)" {  } { { "g21_rules.vhd" "" { Text "C:/Users/bitta/Documents/GitHub/DSD/Lab 4/g21_rules.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1510895612397 "|g21_rules"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "top_val\[2\] g21_rules.vhd(64) " "Inferred latch for \"top_val\[2\]\" at g21_rules.vhd(64)" {  } { { "g21_rules.vhd" "" { Text "C:/Users/bitta/Documents/GitHub/DSD/Lab 4/g21_rules.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1510895612397 "|g21_rules"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "top_val\[3\] g21_rules.vhd(64) " "Inferred latch for \"top_val\[3\]\" at g21_rules.vhd(64)" {  } { { "g21_rules.vhd" "" { Text "C:/Users/bitta/Documents/GitHub/DSD/Lab 4/g21_rules.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1510895612397 "|g21_rules"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g21_Modulo_13 g21_Modulo_13:modulo_top " "Elaborating entity \"g21_Modulo_13\" for hierarchy \"g21_Modulo_13:modulo_top\"" {  } { { "g21_rules.vhd" "modulo_top" { Text "C:/Users/bitta/Documents/GitHub/DSD/Lab 4/g21_rules.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510895612826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g21_adder g21_Modulo_13:modulo_top\|g21_adder:inst1 " "Elaborating entity \"g21_adder\" for hierarchy \"g21_Modulo_13:modulo_top\|g21_adder:inst1\"" {  } { { "g21_Modulo_13.bdf" "inst1" { Schematic "C:/Users/bitta/Documents/GitHub/DSD/Lab 4/g21_Modulo_13.bdf" { { 80 382 534 176 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510895612826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g21_1bitAdder g21_Modulo_13:modulo_top\|g21_adder:inst1\|g21_1bitAdder:inst30 " "Elaborating entity \"g21_1bitAdder\" for hierarchy \"g21_Modulo_13:modulo_top\|g21_adder:inst1\|g21_1bitAdder:inst30\"" {  } { { "g21_adder.bdf" "inst30" { Schematic "C:/Users/bitta/Documents/GitHub/DSD/Lab 4/g21_adder.bdf" { { 912 600 696 1008 "inst30" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510895612826 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "total_value_temp\[4\] " "LATCH primitive \"total_value_temp\[4\]\" is permanently enabled" {  } { { "g21_rules.vhd" "" { Text "C:/Users/bitta/Documents/GitHub/DSD/Lab 4/g21_rules.vhd" 64 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1510895613154 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "total_value_temp\[3\] " "LATCH primitive \"total_value_temp\[3\]\" is permanently enabled" {  } { { "g21_rules.vhd" "" { Text "C:/Users/bitta/Documents/GitHub/DSD/Lab 4/g21_rules.vhd" 64 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1510895613154 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "total_value_temp\[1\] " "LATCH primitive \"total_value_temp\[1\]\" is permanently enabled" {  } { { "g21_rules.vhd" "" { Text "C:/Users/bitta/Documents/GitHub/DSD/Lab 4/g21_rules.vhd" 64 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1510895613154 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "total_value_temp\[2\] " "LATCH primitive \"total_value_temp\[2\]\" is permanently enabled" {  } { { "g21_rules.vhd" "" { Text "C:/Users/bitta/Documents/GitHub/DSD/Lab 4/g21_rules.vhd" 64 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1510895613154 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "total_value_temp\[0\] " "LATCH primitive \"total_value_temp\[0\]\" is permanently enabled" {  } { { "g21_rules.vhd" "" { Text "C:/Users/bitta/Documents/GitHub/DSD/Lab 4/g21_rules.vhd" 64 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1510895613154 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "new_ace " "LATCH primitive \"new_ace\" is permanently enabled" {  } { { "g21_rules.vhd" "" { Text "C:/Users/bitta/Documents/GitHub/DSD/Lab 4/g21_rules.vhd" 64 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1510895613154 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_val\[3\] " "LATCH primitive \"top_val\[3\]\" is permanently enabled" {  } { { "g21_rules.vhd" "" { Text "C:/Users/bitta/Documents/GitHub/DSD/Lab 4/g21_rules.vhd" 64 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1510895613154 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_val\[2\] " "LATCH primitive \"top_val\[2\]\" is permanently enabled" {  } { { "g21_rules.vhd" "" { Text "C:/Users/bitta/Documents/GitHub/DSD/Lab 4/g21_rules.vhd" 64 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1510895613154 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_val\[1\] " "LATCH primitive \"top_val\[1\]\" is permanently enabled" {  } { { "g21_rules.vhd" "" { Text "C:/Users/bitta/Documents/GitHub/DSD/Lab 4/g21_rules.vhd" 64 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1510895613154 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_val\[0\] " "LATCH primitive \"top_val\[0\]\" is permanently enabled" {  } { { "g21_rules.vhd" "" { Text "C:/Users/bitta/Documents/GitHub/DSD/Lab 4/g21_rules.vhd" 64 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1510895613154 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1510895613873 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510895613873 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "80 " "Implemented 80 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1510895613936 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1510895613936 ""} { "Info" "ICUT_CUT_TM_LCELLS" "61 " "Implemented 61 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1510895613936 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1510895613936 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 25 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "567 " "Peak virtual memory: 567 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1510895613982 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 17 00:13:33 2017 " "Processing ended: Fri Nov 17 00:13:33 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1510895613982 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1510895613982 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1510895613982 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1510895613982 ""}
