.model vmm4x4_test
.inputs net1 clk cs D
.outputs clk_out csn_out Q in1 in2 in3 in4 

#4-bit shift register
.subckt SR4  in[0]=net1 in[1]=clk in[2]=cs in[3]=D out[0]=in1 out[1]=in2 out[2]=in3 out[3]=in4 out[4]=clk_out out[5]=csn_out out[6]=Q #SR_fg =0&vmm_volatile =0

.end
