--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml top_level.twx top_level.ncd -o top_level.twr top_level.pcf
-ucf platform.ucf

Design file:              top_level.ncd
Physical constraint file: top_level.pcf
Device,package,speed:     xc6slx45,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "fx2Clk_in" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3894 paths analyzed, 695 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  11.296ns.
--------------------------------------------------------------------------------

Paths for end point comm_fpga_fx2/count_31 (SLICE_X26Y122.A6), 32 paths
--------------------------------------------------------------------------------
Slack (setup path):     8.704ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga_fx2/count_18 (FF)
  Destination:          comm_fpga_fx2/count_31 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.252ns (Levels of Logic = 5)
  Clock Path Skew:      -0.009ns (0.147 - 0.156)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga_fx2/count_18 to comm_fpga_fx2/count_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y122.AQ     Tcko                  0.391   comm_fpga_fx2/count<19>
                                                       comm_fpga_fx2/count_18
    SLICE_X6Y119.C4      net (fanout=4)        5.033   comm_fpga_fx2/count<18>
    SLICE_X6Y119.COUT    Topcyc                0.277   comm_fpga_fx2/Msub_GND_5_o_GND_5_o_sub_18_OUT<31:0>_cy<19>
                                                       comm_fpga_fx2/Msub_GND_5_o_GND_5_o_sub_18_OUT<31:0>_lut<18>_INV_0
                                                       comm_fpga_fx2/Msub_GND_5_o_GND_5_o_sub_18_OUT<31:0>_cy<19>
    SLICE_X6Y120.CIN     net (fanout=1)        0.082   comm_fpga_fx2/Msub_GND_5_o_GND_5_o_sub_18_OUT<31:0>_cy<19>
    SLICE_X6Y120.COUT    Tbyp                  0.076   comm_fpga_fx2/Msub_GND_5_o_GND_5_o_sub_18_OUT<31:0>_cy<23>
                                                       comm_fpga_fx2/Msub_GND_5_o_GND_5_o_sub_18_OUT<31:0>_cy<23>
    SLICE_X6Y121.CIN     net (fanout=1)        0.003   comm_fpga_fx2/Msub_GND_5_o_GND_5_o_sub_18_OUT<31:0>_cy<23>
    SLICE_X6Y121.COUT    Tbyp                  0.076   comm_fpga_fx2/Msub_GND_5_o_GND_5_o_sub_18_OUT<31:0>_cy<27>
                                                       comm_fpga_fx2/Msub_GND_5_o_GND_5_o_sub_18_OUT<31:0>_cy<27>
    SLICE_X6Y122.CIN     net (fanout=1)        0.003   comm_fpga_fx2/Msub_GND_5_o_GND_5_o_sub_18_OUT<31:0>_cy<27>
    SLICE_X6Y122.DMUX    Tcind                 0.302   comm_fpga_fx2/GND_5_o_GND_5_o_sub_18_OUT<31>
                                                       comm_fpga_fx2/Msub_GND_5_o_GND_5_o_sub_18_OUT<31:0>_xor<31>
    SLICE_X26Y122.A6     net (fanout=1)        4.720   comm_fpga_fx2/GND_5_o_GND_5_o_sub_18_OUT<31>
    SLICE_X26Y122.CLK    Tas                   0.289   comm_fpga_fx2/count<31>
                                                       comm_fpga_fx2/Mmux_count_next39
                                                       comm_fpga_fx2/count_31
    -------------------------------------------------  ---------------------------
    Total                                     11.252ns (1.411ns logic, 9.841ns route)
                                                       (12.5% logic, 87.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.062ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga_fx2/count_20 (FF)
  Destination:          comm_fpga_fx2/count_31 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.897ns (Levels of Logic = 4)
  Clock Path Skew:      -0.006ns (0.147 - 0.153)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga_fx2/count_20 to comm_fpga_fx2/count_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y121.AQ     Tcko                  0.447   comm_fpga_fx2/count<21>
                                                       comm_fpga_fx2/count_20
    SLICE_X6Y120.A2      net (fanout=3)        4.678   comm_fpga_fx2/count<20>
    SLICE_X6Y120.COUT    Topcya                0.379   comm_fpga_fx2/Msub_GND_5_o_GND_5_o_sub_18_OUT<31:0>_cy<23>
                                                       comm_fpga_fx2/Msub_GND_5_o_GND_5_o_sub_18_OUT<31:0>_lut<20>_INV_0
                                                       comm_fpga_fx2/Msub_GND_5_o_GND_5_o_sub_18_OUT<31:0>_cy<23>
    SLICE_X6Y121.CIN     net (fanout=1)        0.003   comm_fpga_fx2/Msub_GND_5_o_GND_5_o_sub_18_OUT<31:0>_cy<23>
    SLICE_X6Y121.COUT    Tbyp                  0.076   comm_fpga_fx2/Msub_GND_5_o_GND_5_o_sub_18_OUT<31:0>_cy<27>
                                                       comm_fpga_fx2/Msub_GND_5_o_GND_5_o_sub_18_OUT<31:0>_cy<27>
    SLICE_X6Y122.CIN     net (fanout=1)        0.003   comm_fpga_fx2/Msub_GND_5_o_GND_5_o_sub_18_OUT<31:0>_cy<27>
    SLICE_X6Y122.DMUX    Tcind                 0.302   comm_fpga_fx2/GND_5_o_GND_5_o_sub_18_OUT<31>
                                                       comm_fpga_fx2/Msub_GND_5_o_GND_5_o_sub_18_OUT<31:0>_xor<31>
    SLICE_X26Y122.A6     net (fanout=1)        4.720   comm_fpga_fx2/GND_5_o_GND_5_o_sub_18_OUT<31>
    SLICE_X26Y122.CLK    Tas                   0.289   comm_fpga_fx2/count<31>
                                                       comm_fpga_fx2/Mmux_count_next39
                                                       comm_fpga_fx2/count_31
    -------------------------------------------------  ---------------------------
    Total                                     10.897ns (1.493ns logic, 9.404ns route)
                                                       (13.7% logic, 86.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.200ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga_fx2/count_13 (FF)
  Destination:          comm_fpga_fx2/count_31 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.761ns (Levels of Logic = 6)
  Clock Path Skew:      -0.004ns (0.147 - 0.151)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga_fx2/count_13 to comm_fpga_fx2/count_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y120.DQ     Tcko                  0.447   comm_fpga_fx2/count<13>
                                                       comm_fpga_fx2/count_13
    SLICE_X6Y118.B2      net (fanout=4)        4.304   comm_fpga_fx2/count<13>
    SLICE_X6Y118.COUT    Topcyb                0.380   comm_fpga_fx2/Msub_GND_5_o_GND_5_o_sub_18_OUT<31:0>_cy<15>
                                                       comm_fpga_fx2/Msub_GND_5_o_GND_5_o_sub_18_OUT<31:0>_lut<13>_INV_0
                                                       comm_fpga_fx2/Msub_GND_5_o_GND_5_o_sub_18_OUT<31:0>_cy<15>
    SLICE_X6Y119.CIN     net (fanout=1)        0.003   comm_fpga_fx2/Msub_GND_5_o_GND_5_o_sub_18_OUT<31:0>_cy<15>
    SLICE_X6Y119.COUT    Tbyp                  0.076   comm_fpga_fx2/Msub_GND_5_o_GND_5_o_sub_18_OUT<31:0>_cy<19>
                                                       comm_fpga_fx2/Msub_GND_5_o_GND_5_o_sub_18_OUT<31:0>_cy<19>
    SLICE_X6Y120.CIN     net (fanout=1)        0.082   comm_fpga_fx2/Msub_GND_5_o_GND_5_o_sub_18_OUT<31:0>_cy<19>
    SLICE_X6Y120.COUT    Tbyp                  0.076   comm_fpga_fx2/Msub_GND_5_o_GND_5_o_sub_18_OUT<31:0>_cy<23>
                                                       comm_fpga_fx2/Msub_GND_5_o_GND_5_o_sub_18_OUT<31:0>_cy<23>
    SLICE_X6Y121.CIN     net (fanout=1)        0.003   comm_fpga_fx2/Msub_GND_5_o_GND_5_o_sub_18_OUT<31:0>_cy<23>
    SLICE_X6Y121.COUT    Tbyp                  0.076   comm_fpga_fx2/Msub_GND_5_o_GND_5_o_sub_18_OUT<31:0>_cy<27>
                                                       comm_fpga_fx2/Msub_GND_5_o_GND_5_o_sub_18_OUT<31:0>_cy<27>
    SLICE_X6Y122.CIN     net (fanout=1)        0.003   comm_fpga_fx2/Msub_GND_5_o_GND_5_o_sub_18_OUT<31:0>_cy<27>
    SLICE_X6Y122.DMUX    Tcind                 0.302   comm_fpga_fx2/GND_5_o_GND_5_o_sub_18_OUT<31>
                                                       comm_fpga_fx2/Msub_GND_5_o_GND_5_o_sub_18_OUT<31:0>_xor<31>
    SLICE_X26Y122.A6     net (fanout=1)        4.720   comm_fpga_fx2/GND_5_o_GND_5_o_sub_18_OUT<31>
    SLICE_X26Y122.CLK    Tas                   0.289   comm_fpga_fx2/count<31>
                                                       comm_fpga_fx2/Mmux_count_next39
                                                       comm_fpga_fx2/count_31
    -------------------------------------------------  ---------------------------
    Total                                     10.761ns (1.646ns logic, 9.115ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------

Paths for end point comm_fpga_fx2/count_22 (SLICE_X6Y125.CE), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     9.019ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga_fx2/chanAddr_4 (FF)
  Destination:          comm_fpga_fx2/count_22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.933ns (Levels of Logic = 3)
  Clock Path Skew:      -0.013ns (0.241 - 0.254)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga_fx2/chanAddr_4 to comm_fpga_fx2/count_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y114.AQ      Tcko                  0.447   comm_fpga_fx2/chanAddr<6>
                                                       comm_fpga_fx2/chanAddr_4
    SLICE_X7Y112.D3      net (fanout=2)        0.512   comm_fpga_fx2/chanAddr<4>
    SLICE_X7Y112.D       Tilo                  0.259   N4
                                                       GND_4_o_chanAddr[6]_equal_7_o<6>_SW0
    SLICE_X24Y111.C2     net (fanout=4)        3.233   N4
    SLICE_X24Y111.C      Tilo                  0.205   N94
                                                       comm_fpga_fx2/fx2GotData_in_h2fReady_in_AND_11_o1
    SLICE_X26Y120.C4     net (fanout=2)        1.088   comm_fpga_fx2/fx2GotData_in_h2fReady_in_AND_11_o
    SLICE_X26Y120.C      Tilo                  0.204   comm_fpga_fx2/count<13>
                                                       comm_fpga_fx2/_n0223_inv1
    SLICE_X6Y125.CE      net (fanout=18)       4.654   comm_fpga_fx2/_n0223_inv
    SLICE_X6Y125.CLK     Tceck                 0.331   comm_fpga_fx2/count<23>
                                                       comm_fpga_fx2/count_22
    -------------------------------------------------  ---------------------------
    Total                                     10.933ns (1.446ns logic, 9.487ns route)
                                                       (13.2% logic, 86.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.100ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga_fx2/chanAddr_5 (FF)
  Destination:          comm_fpga_fx2/count_22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.852ns (Levels of Logic = 3)
  Clock Path Skew:      -0.013ns (0.241 - 0.254)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga_fx2/chanAddr_5 to comm_fpga_fx2/count_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y114.BQ      Tcko                  0.447   comm_fpga_fx2/chanAddr<6>
                                                       comm_fpga_fx2/chanAddr_5
    SLICE_X7Y112.D4      net (fanout=2)        0.431   comm_fpga_fx2/chanAddr<5>
    SLICE_X7Y112.D       Tilo                  0.259   N4
                                                       GND_4_o_chanAddr[6]_equal_7_o<6>_SW0
    SLICE_X24Y111.C2     net (fanout=4)        3.233   N4
    SLICE_X24Y111.C      Tilo                  0.205   N94
                                                       comm_fpga_fx2/fx2GotData_in_h2fReady_in_AND_11_o1
    SLICE_X26Y120.C4     net (fanout=2)        1.088   comm_fpga_fx2/fx2GotData_in_h2fReady_in_AND_11_o
    SLICE_X26Y120.C      Tilo                  0.204   comm_fpga_fx2/count<13>
                                                       comm_fpga_fx2/_n0223_inv1
    SLICE_X6Y125.CE      net (fanout=18)       4.654   comm_fpga_fx2/_n0223_inv
    SLICE_X6Y125.CLK     Tceck                 0.331   comm_fpga_fx2/count<23>
                                                       comm_fpga_fx2/count_22
    -------------------------------------------------  ---------------------------
    Total                                     10.852ns (1.446ns logic, 9.406ns route)
                                                       (13.3% logic, 86.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.178ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga_fx2/chanAddr_6 (FF)
  Destination:          comm_fpga_fx2/count_22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.774ns (Levels of Logic = 3)
  Clock Path Skew:      -0.013ns (0.241 - 0.254)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga_fx2/chanAddr_6 to comm_fpga_fx2/count_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y114.CQ      Tcko                  0.447   comm_fpga_fx2/chanAddr<6>
                                                       comm_fpga_fx2/chanAddr_6
    SLICE_X24Y111.D1     net (fanout=5)        3.522   comm_fpga_fx2/chanAddr<6>
    SLICE_X24Y111.D      Tilo                  0.205   N94
                                                       GND_4_o_chanAddr[6]_equal_7_o<6>_SW3
    SLICE_X24Y111.C6     net (fanout=1)        0.118   N94
    SLICE_X24Y111.C      Tilo                  0.205   N94
                                                       comm_fpga_fx2/fx2GotData_in_h2fReady_in_AND_11_o1
    SLICE_X26Y120.C4     net (fanout=2)        1.088   comm_fpga_fx2/fx2GotData_in_h2fReady_in_AND_11_o
    SLICE_X26Y120.C      Tilo                  0.204   comm_fpga_fx2/count<13>
                                                       comm_fpga_fx2/_n0223_inv1
    SLICE_X6Y125.CE      net (fanout=18)       4.654   comm_fpga_fx2/_n0223_inv
    SLICE_X6Y125.CLK     Tceck                 0.331   comm_fpga_fx2/count<23>
                                                       comm_fpga_fx2/count_22
    -------------------------------------------------  ---------------------------
    Total                                     10.774ns (1.392ns logic, 9.382ns route)
                                                       (12.9% logic, 87.1% route)

--------------------------------------------------------------------------------

Paths for end point comm_fpga_fx2/count_23 (SLICE_X6Y125.CE), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     9.059ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga_fx2/chanAddr_4 (FF)
  Destination:          comm_fpga_fx2/count_23 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.893ns (Levels of Logic = 3)
  Clock Path Skew:      -0.013ns (0.241 - 0.254)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga_fx2/chanAddr_4 to comm_fpga_fx2/count_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y114.AQ      Tcko                  0.447   comm_fpga_fx2/chanAddr<6>
                                                       comm_fpga_fx2/chanAddr_4
    SLICE_X7Y112.D3      net (fanout=2)        0.512   comm_fpga_fx2/chanAddr<4>
    SLICE_X7Y112.D       Tilo                  0.259   N4
                                                       GND_4_o_chanAddr[6]_equal_7_o<6>_SW0
    SLICE_X24Y111.C2     net (fanout=4)        3.233   N4
    SLICE_X24Y111.C      Tilo                  0.205   N94
                                                       comm_fpga_fx2/fx2GotData_in_h2fReady_in_AND_11_o1
    SLICE_X26Y120.C4     net (fanout=2)        1.088   comm_fpga_fx2/fx2GotData_in_h2fReady_in_AND_11_o
    SLICE_X26Y120.C      Tilo                  0.204   comm_fpga_fx2/count<13>
                                                       comm_fpga_fx2/_n0223_inv1
    SLICE_X6Y125.CE      net (fanout=18)       4.654   comm_fpga_fx2/_n0223_inv
    SLICE_X6Y125.CLK     Tceck                 0.291   comm_fpga_fx2/count<23>
                                                       comm_fpga_fx2/count_23
    -------------------------------------------------  ---------------------------
    Total                                     10.893ns (1.406ns logic, 9.487ns route)
                                                       (12.9% logic, 87.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.140ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga_fx2/chanAddr_5 (FF)
  Destination:          comm_fpga_fx2/count_23 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.812ns (Levels of Logic = 3)
  Clock Path Skew:      -0.013ns (0.241 - 0.254)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga_fx2/chanAddr_5 to comm_fpga_fx2/count_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y114.BQ      Tcko                  0.447   comm_fpga_fx2/chanAddr<6>
                                                       comm_fpga_fx2/chanAddr_5
    SLICE_X7Y112.D4      net (fanout=2)        0.431   comm_fpga_fx2/chanAddr<5>
    SLICE_X7Y112.D       Tilo                  0.259   N4
                                                       GND_4_o_chanAddr[6]_equal_7_o<6>_SW0
    SLICE_X24Y111.C2     net (fanout=4)        3.233   N4
    SLICE_X24Y111.C      Tilo                  0.205   N94
                                                       comm_fpga_fx2/fx2GotData_in_h2fReady_in_AND_11_o1
    SLICE_X26Y120.C4     net (fanout=2)        1.088   comm_fpga_fx2/fx2GotData_in_h2fReady_in_AND_11_o
    SLICE_X26Y120.C      Tilo                  0.204   comm_fpga_fx2/count<13>
                                                       comm_fpga_fx2/_n0223_inv1
    SLICE_X6Y125.CE      net (fanout=18)       4.654   comm_fpga_fx2/_n0223_inv
    SLICE_X6Y125.CLK     Tceck                 0.291   comm_fpga_fx2/count<23>
                                                       comm_fpga_fx2/count_23
    -------------------------------------------------  ---------------------------
    Total                                     10.812ns (1.406ns logic, 9.406ns route)
                                                       (13.0% logic, 87.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.218ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga_fx2/chanAddr_6 (FF)
  Destination:          comm_fpga_fx2/count_23 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.734ns (Levels of Logic = 3)
  Clock Path Skew:      -0.013ns (0.241 - 0.254)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga_fx2/chanAddr_6 to comm_fpga_fx2/count_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y114.CQ      Tcko                  0.447   comm_fpga_fx2/chanAddr<6>
                                                       comm_fpga_fx2/chanAddr_6
    SLICE_X24Y111.D1     net (fanout=5)        3.522   comm_fpga_fx2/chanAddr<6>
    SLICE_X24Y111.D      Tilo                  0.205   N94
                                                       GND_4_o_chanAddr[6]_equal_7_o<6>_SW3
    SLICE_X24Y111.C6     net (fanout=1)        0.118   N94
    SLICE_X24Y111.C      Tilo                  0.205   N94
                                                       comm_fpga_fx2/fx2GotData_in_h2fReady_in_AND_11_o1
    SLICE_X26Y120.C4     net (fanout=2)        1.088   comm_fpga_fx2/fx2GotData_in_h2fReady_in_AND_11_o
    SLICE_X26Y120.C      Tilo                  0.204   comm_fpga_fx2/count<13>
                                                       comm_fpga_fx2/_n0223_inv1
    SLICE_X6Y125.CE      net (fanout=18)       4.654   comm_fpga_fx2/_n0223_inv
    SLICE_X6Y125.CLK     Tceck                 0.291   comm_fpga_fx2/count<23>
                                                       comm_fpga_fx2/count_23
    -------------------------------------------------  ---------------------------
    Total                                     10.734ns (1.352ns logic, 9.382ns route)
                                                       (12.6% logic, 87.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "fx2Clk_in" 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAMB8_X0Y49.DIADI9), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.396ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_3 (FF)
  Destination:          read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.401ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.076 - 0.071)
  Source Clock:         fx2Clk_in_BUFGP rising at 20.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_3 to read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y98.BQ       Tcko                  0.198   count<4>
                                                       count_3
    RAMB8_X0Y49.DIADI9   net (fanout=1)        0.256   count<3>
    RAMB8_X0Y49.CLKAWRCLKTrckd_DIA   (-Th)     0.053   read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
                                                       read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.401ns (0.145ns logic, 0.256ns route)
                                                       (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------

Paths for end point read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAMB8_X0Y49.ADDRBRDADDR8), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.431ns (requirement - (clock path skew + uncertainty - data path))
  Source:               read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3 (FF)
  Destination:          read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.435ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.076 - 0.072)
  Source Clock:         fx2Clk_in_BUFGP rising at 20.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3 to read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X7Y98.DQ           Tcko                  0.198   read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<3>
                                                           read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3
    RAMB8_X0Y49.ADDRBRDADDR8 net (fanout=3)        0.303   read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<3>
    RAMB8_X0Y49.CLKBRDCLK    Trckc_ADDRB (-Th)     0.066   read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
                                                           read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    -----------------------------------------------------  ---------------------------
    Total                                          0.435ns (0.132ns logic, 0.303ns route)
                                                           (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------

Paths for end point comm_fpga_fx2/count_27 (SLICE_X7Y122.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.435ns (requirement - (clock path skew + uncertainty - data path))
  Source:               comm_fpga_fx2/count_27 (FF)
  Destination:          comm_fpga_fx2/count_27 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.435ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         fx2Clk_in_BUFGP rising at 20.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: comm_fpga_fx2/count_27 to comm_fpga_fx2/count_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y122.AQ      Tcko                  0.198   comm_fpga_fx2/count<30>
                                                       comm_fpga_fx2/count_27
    SLICE_X7Y122.A6      net (fanout=3)        0.022   comm_fpga_fx2/count<27>
    SLICE_X7Y122.CLK     Tah         (-Th)    -0.215   comm_fpga_fx2/count<30>
                                                       comm_fpga_fx2/Mmux_count_next34
                                                       comm_fpga_fx2/count_27
    -------------------------------------------------  ---------------------------
    Total                                      0.435ns (0.413ns logic, 0.022ns route)
                                                       (94.9% logic, 5.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "fx2Clk_in" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 16.876ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X0Y49.CLKAWRCLK
  Clock network: fx2Clk_in_BUFGP
--------------------------------------------------------------------------------
Slack: 16.876ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKBRDCLK
  Logical resource: read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X0Y49.CLKBRDCLK
  Clock network: fx2Clk_in_BUFGP
--------------------------------------------------------------------------------
Slack: 18.270ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: fx2Clk_in_BUFGP/BUFG/I0
  Logical resource: fx2Clk_in_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y7.I0
  Clock network: fx2Clk_in_BUFGP/IBUFG
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock fx2Clk_in
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
fx2Clk_in      |   11.296|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 3894 paths, 0 nets, and 969 connections

Design statistics:
   Minimum period:  11.296ns{1}   (Maximum frequency:  88.527MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Apr 30 12:59:55 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 451 MB



