
TestModuleFW.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00012aa8  080001e0  080001e0  000101e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000940  08012c88  08012c88  00022c88  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080135c8  080135c8  000301d4  2**0
                  CONTENTS
  4 .ARM          00000008  080135c8  080135c8  000235c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080135d0  080135d0  000301d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080135d0  080135d0  000235d0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080135d4  080135d4  000235d4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001d4  20000000  080135d8  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001258  200001d4  080137ac  000301d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000142c  080137ac  0003142c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000301d4  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00030204  2**0
                  CONTENTS, READONLY
 13 .debug_info   00019836  00000000  00000000  00030247  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003651  00000000  00000000  00049a7d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001618  00000000  00000000  0004d0d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000114a  00000000  00000000  0004e6e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00020c4f  00000000  00000000  0004f832  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001b08a  00000000  00000000  00070481  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000cc838  00000000  00000000  0008b50b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00007204  00000000  00000000  00157d44  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000047  00000000  00000000  0015ef48  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	; (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	; (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	200001d4 	.word	0x200001d4
 80001fc:	00000000 	.word	0x00000000
 8000200:	08012c70 	.word	0x08012c70

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	; (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	; (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	; (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	200001d8 	.word	0x200001d8
 800021c:	08012c70 	.word	0x08012c70

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <strlen>:
 80002c0:	4603      	mov	r3, r0
 80002c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002c6:	2a00      	cmp	r2, #0
 80002c8:	d1fb      	bne.n	80002c2 <strlen+0x2>
 80002ca:	1a18      	subs	r0, r3, r0
 80002cc:	3801      	subs	r0, #1
 80002ce:	4770      	bx	lr

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	; 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_d2uiz>:
 8000bf8:	004a      	lsls	r2, r1, #1
 8000bfa:	d211      	bcs.n	8000c20 <__aeabi_d2uiz+0x28>
 8000bfc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000c00:	d211      	bcs.n	8000c26 <__aeabi_d2uiz+0x2e>
 8000c02:	d50d      	bpl.n	8000c20 <__aeabi_d2uiz+0x28>
 8000c04:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000c08:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c0c:	d40e      	bmi.n	8000c2c <__aeabi_d2uiz+0x34>
 8000c0e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c12:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000c16:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c1a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c1e:	4770      	bx	lr
 8000c20:	f04f 0000 	mov.w	r0, #0
 8000c24:	4770      	bx	lr
 8000c26:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c2a:	d102      	bne.n	8000c32 <__aeabi_d2uiz+0x3a>
 8000c2c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c30:	4770      	bx	lr
 8000c32:	f04f 0000 	mov.w	r0, #0
 8000c36:	4770      	bx	lr

08000c38 <__aeabi_d2f>:
 8000c38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c3c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c40:	bf24      	itt	cs
 8000c42:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c46:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c4a:	d90d      	bls.n	8000c68 <__aeabi_d2f+0x30>
 8000c4c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c50:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c54:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c58:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c5c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c60:	bf08      	it	eq
 8000c62:	f020 0001 	biceq.w	r0, r0, #1
 8000c66:	4770      	bx	lr
 8000c68:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c6c:	d121      	bne.n	8000cb2 <__aeabi_d2f+0x7a>
 8000c6e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c72:	bfbc      	itt	lt
 8000c74:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c78:	4770      	bxlt	lr
 8000c7a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c7e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c82:	f1c2 0218 	rsb	r2, r2, #24
 8000c86:	f1c2 0c20 	rsb	ip, r2, #32
 8000c8a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c8e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c92:	bf18      	it	ne
 8000c94:	f040 0001 	orrne.w	r0, r0, #1
 8000c98:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c9c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000ca0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000ca4:	ea40 000c 	orr.w	r0, r0, ip
 8000ca8:	fa23 f302 	lsr.w	r3, r3, r2
 8000cac:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000cb0:	e7cc      	b.n	8000c4c <__aeabi_d2f+0x14>
 8000cb2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000cb6:	d107      	bne.n	8000cc8 <__aeabi_d2f+0x90>
 8000cb8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cbc:	bf1e      	ittt	ne
 8000cbe:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000cc2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000cc6:	4770      	bxne	lr
 8000cc8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000ccc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000cd0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cd4:	4770      	bx	lr
 8000cd6:	bf00      	nop

08000cd8 <__aeabi_uldivmod>:
 8000cd8:	b953      	cbnz	r3, 8000cf0 <__aeabi_uldivmod+0x18>
 8000cda:	b94a      	cbnz	r2, 8000cf0 <__aeabi_uldivmod+0x18>
 8000cdc:	2900      	cmp	r1, #0
 8000cde:	bf08      	it	eq
 8000ce0:	2800      	cmpeq	r0, #0
 8000ce2:	bf1c      	itt	ne
 8000ce4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ce8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cec:	f000 b9a6 	b.w	800103c <__aeabi_idiv0>
 8000cf0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cf4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cf8:	f000 f83c 	bl	8000d74 <__udivmoddi4>
 8000cfc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d00:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d04:	b004      	add	sp, #16
 8000d06:	4770      	bx	lr

08000d08 <__aeabi_d2lz>:
 8000d08:	b538      	push	{r3, r4, r5, lr}
 8000d0a:	2200      	movs	r2, #0
 8000d0c:	2300      	movs	r3, #0
 8000d0e:	4604      	mov	r4, r0
 8000d10:	460d      	mov	r5, r1
 8000d12:	f7ff ff0b 	bl	8000b2c <__aeabi_dcmplt>
 8000d16:	b928      	cbnz	r0, 8000d24 <__aeabi_d2lz+0x1c>
 8000d18:	4620      	mov	r0, r4
 8000d1a:	4629      	mov	r1, r5
 8000d1c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d20:	f000 b80a 	b.w	8000d38 <__aeabi_d2ulz>
 8000d24:	4620      	mov	r0, r4
 8000d26:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000d2a:	f000 f805 	bl	8000d38 <__aeabi_d2ulz>
 8000d2e:	4240      	negs	r0, r0
 8000d30:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d34:	bd38      	pop	{r3, r4, r5, pc}
 8000d36:	bf00      	nop

08000d38 <__aeabi_d2ulz>:
 8000d38:	b5d0      	push	{r4, r6, r7, lr}
 8000d3a:	4b0c      	ldr	r3, [pc, #48]	; (8000d6c <__aeabi_d2ulz+0x34>)
 8000d3c:	2200      	movs	r2, #0
 8000d3e:	4606      	mov	r6, r0
 8000d40:	460f      	mov	r7, r1
 8000d42:	f7ff fc81 	bl	8000648 <__aeabi_dmul>
 8000d46:	f7ff ff57 	bl	8000bf8 <__aeabi_d2uiz>
 8000d4a:	4604      	mov	r4, r0
 8000d4c:	f7ff fc02 	bl	8000554 <__aeabi_ui2d>
 8000d50:	4b07      	ldr	r3, [pc, #28]	; (8000d70 <__aeabi_d2ulz+0x38>)
 8000d52:	2200      	movs	r2, #0
 8000d54:	f7ff fc78 	bl	8000648 <__aeabi_dmul>
 8000d58:	4602      	mov	r2, r0
 8000d5a:	460b      	mov	r3, r1
 8000d5c:	4630      	mov	r0, r6
 8000d5e:	4639      	mov	r1, r7
 8000d60:	f7ff faba 	bl	80002d8 <__aeabi_dsub>
 8000d64:	f7ff ff48 	bl	8000bf8 <__aeabi_d2uiz>
 8000d68:	4621      	mov	r1, r4
 8000d6a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d6c:	3df00000 	.word	0x3df00000
 8000d70:	41f00000 	.word	0x41f00000

08000d74 <__udivmoddi4>:
 8000d74:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d78:	9e08      	ldr	r6, [sp, #32]
 8000d7a:	460d      	mov	r5, r1
 8000d7c:	4604      	mov	r4, r0
 8000d7e:	460f      	mov	r7, r1
 8000d80:	2b00      	cmp	r3, #0
 8000d82:	d14a      	bne.n	8000e1a <__udivmoddi4+0xa6>
 8000d84:	428a      	cmp	r2, r1
 8000d86:	4694      	mov	ip, r2
 8000d88:	d965      	bls.n	8000e56 <__udivmoddi4+0xe2>
 8000d8a:	fab2 f382 	clz	r3, r2
 8000d8e:	b143      	cbz	r3, 8000da2 <__udivmoddi4+0x2e>
 8000d90:	fa02 fc03 	lsl.w	ip, r2, r3
 8000d94:	f1c3 0220 	rsb	r2, r3, #32
 8000d98:	409f      	lsls	r7, r3
 8000d9a:	fa20 f202 	lsr.w	r2, r0, r2
 8000d9e:	4317      	orrs	r7, r2
 8000da0:	409c      	lsls	r4, r3
 8000da2:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000da6:	fa1f f58c 	uxth.w	r5, ip
 8000daa:	fbb7 f1fe 	udiv	r1, r7, lr
 8000dae:	0c22      	lsrs	r2, r4, #16
 8000db0:	fb0e 7711 	mls	r7, lr, r1, r7
 8000db4:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000db8:	fb01 f005 	mul.w	r0, r1, r5
 8000dbc:	4290      	cmp	r0, r2
 8000dbe:	d90a      	bls.n	8000dd6 <__udivmoddi4+0x62>
 8000dc0:	eb1c 0202 	adds.w	r2, ip, r2
 8000dc4:	f101 37ff 	add.w	r7, r1, #4294967295
 8000dc8:	f080 811c 	bcs.w	8001004 <__udivmoddi4+0x290>
 8000dcc:	4290      	cmp	r0, r2
 8000dce:	f240 8119 	bls.w	8001004 <__udivmoddi4+0x290>
 8000dd2:	3902      	subs	r1, #2
 8000dd4:	4462      	add	r2, ip
 8000dd6:	1a12      	subs	r2, r2, r0
 8000dd8:	b2a4      	uxth	r4, r4
 8000dda:	fbb2 f0fe 	udiv	r0, r2, lr
 8000dde:	fb0e 2210 	mls	r2, lr, r0, r2
 8000de2:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000de6:	fb00 f505 	mul.w	r5, r0, r5
 8000dea:	42a5      	cmp	r5, r4
 8000dec:	d90a      	bls.n	8000e04 <__udivmoddi4+0x90>
 8000dee:	eb1c 0404 	adds.w	r4, ip, r4
 8000df2:	f100 32ff 	add.w	r2, r0, #4294967295
 8000df6:	f080 8107 	bcs.w	8001008 <__udivmoddi4+0x294>
 8000dfa:	42a5      	cmp	r5, r4
 8000dfc:	f240 8104 	bls.w	8001008 <__udivmoddi4+0x294>
 8000e00:	4464      	add	r4, ip
 8000e02:	3802      	subs	r0, #2
 8000e04:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000e08:	1b64      	subs	r4, r4, r5
 8000e0a:	2100      	movs	r1, #0
 8000e0c:	b11e      	cbz	r6, 8000e16 <__udivmoddi4+0xa2>
 8000e0e:	40dc      	lsrs	r4, r3
 8000e10:	2300      	movs	r3, #0
 8000e12:	e9c6 4300 	strd	r4, r3, [r6]
 8000e16:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e1a:	428b      	cmp	r3, r1
 8000e1c:	d908      	bls.n	8000e30 <__udivmoddi4+0xbc>
 8000e1e:	2e00      	cmp	r6, #0
 8000e20:	f000 80ed 	beq.w	8000ffe <__udivmoddi4+0x28a>
 8000e24:	2100      	movs	r1, #0
 8000e26:	e9c6 0500 	strd	r0, r5, [r6]
 8000e2a:	4608      	mov	r0, r1
 8000e2c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e30:	fab3 f183 	clz	r1, r3
 8000e34:	2900      	cmp	r1, #0
 8000e36:	d149      	bne.n	8000ecc <__udivmoddi4+0x158>
 8000e38:	42ab      	cmp	r3, r5
 8000e3a:	d302      	bcc.n	8000e42 <__udivmoddi4+0xce>
 8000e3c:	4282      	cmp	r2, r0
 8000e3e:	f200 80f8 	bhi.w	8001032 <__udivmoddi4+0x2be>
 8000e42:	1a84      	subs	r4, r0, r2
 8000e44:	eb65 0203 	sbc.w	r2, r5, r3
 8000e48:	2001      	movs	r0, #1
 8000e4a:	4617      	mov	r7, r2
 8000e4c:	2e00      	cmp	r6, #0
 8000e4e:	d0e2      	beq.n	8000e16 <__udivmoddi4+0xa2>
 8000e50:	e9c6 4700 	strd	r4, r7, [r6]
 8000e54:	e7df      	b.n	8000e16 <__udivmoddi4+0xa2>
 8000e56:	b902      	cbnz	r2, 8000e5a <__udivmoddi4+0xe6>
 8000e58:	deff      	udf	#255	; 0xff
 8000e5a:	fab2 f382 	clz	r3, r2
 8000e5e:	2b00      	cmp	r3, #0
 8000e60:	f040 8090 	bne.w	8000f84 <__udivmoddi4+0x210>
 8000e64:	1a8a      	subs	r2, r1, r2
 8000e66:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e6a:	fa1f fe8c 	uxth.w	lr, ip
 8000e6e:	2101      	movs	r1, #1
 8000e70:	fbb2 f5f7 	udiv	r5, r2, r7
 8000e74:	fb07 2015 	mls	r0, r7, r5, r2
 8000e78:	0c22      	lsrs	r2, r4, #16
 8000e7a:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000e7e:	fb0e f005 	mul.w	r0, lr, r5
 8000e82:	4290      	cmp	r0, r2
 8000e84:	d908      	bls.n	8000e98 <__udivmoddi4+0x124>
 8000e86:	eb1c 0202 	adds.w	r2, ip, r2
 8000e8a:	f105 38ff 	add.w	r8, r5, #4294967295
 8000e8e:	d202      	bcs.n	8000e96 <__udivmoddi4+0x122>
 8000e90:	4290      	cmp	r0, r2
 8000e92:	f200 80cb 	bhi.w	800102c <__udivmoddi4+0x2b8>
 8000e96:	4645      	mov	r5, r8
 8000e98:	1a12      	subs	r2, r2, r0
 8000e9a:	b2a4      	uxth	r4, r4
 8000e9c:	fbb2 f0f7 	udiv	r0, r2, r7
 8000ea0:	fb07 2210 	mls	r2, r7, r0, r2
 8000ea4:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000ea8:	fb0e fe00 	mul.w	lr, lr, r0
 8000eac:	45a6      	cmp	lr, r4
 8000eae:	d908      	bls.n	8000ec2 <__udivmoddi4+0x14e>
 8000eb0:	eb1c 0404 	adds.w	r4, ip, r4
 8000eb4:	f100 32ff 	add.w	r2, r0, #4294967295
 8000eb8:	d202      	bcs.n	8000ec0 <__udivmoddi4+0x14c>
 8000eba:	45a6      	cmp	lr, r4
 8000ebc:	f200 80bb 	bhi.w	8001036 <__udivmoddi4+0x2c2>
 8000ec0:	4610      	mov	r0, r2
 8000ec2:	eba4 040e 	sub.w	r4, r4, lr
 8000ec6:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000eca:	e79f      	b.n	8000e0c <__udivmoddi4+0x98>
 8000ecc:	f1c1 0720 	rsb	r7, r1, #32
 8000ed0:	408b      	lsls	r3, r1
 8000ed2:	fa22 fc07 	lsr.w	ip, r2, r7
 8000ed6:	ea4c 0c03 	orr.w	ip, ip, r3
 8000eda:	fa05 f401 	lsl.w	r4, r5, r1
 8000ede:	fa20 f307 	lsr.w	r3, r0, r7
 8000ee2:	40fd      	lsrs	r5, r7
 8000ee4:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000ee8:	4323      	orrs	r3, r4
 8000eea:	fbb5 f8f9 	udiv	r8, r5, r9
 8000eee:	fa1f fe8c 	uxth.w	lr, ip
 8000ef2:	fb09 5518 	mls	r5, r9, r8, r5
 8000ef6:	0c1c      	lsrs	r4, r3, #16
 8000ef8:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000efc:	fb08 f50e 	mul.w	r5, r8, lr
 8000f00:	42a5      	cmp	r5, r4
 8000f02:	fa02 f201 	lsl.w	r2, r2, r1
 8000f06:	fa00 f001 	lsl.w	r0, r0, r1
 8000f0a:	d90b      	bls.n	8000f24 <__udivmoddi4+0x1b0>
 8000f0c:	eb1c 0404 	adds.w	r4, ip, r4
 8000f10:	f108 3aff 	add.w	sl, r8, #4294967295
 8000f14:	f080 8088 	bcs.w	8001028 <__udivmoddi4+0x2b4>
 8000f18:	42a5      	cmp	r5, r4
 8000f1a:	f240 8085 	bls.w	8001028 <__udivmoddi4+0x2b4>
 8000f1e:	f1a8 0802 	sub.w	r8, r8, #2
 8000f22:	4464      	add	r4, ip
 8000f24:	1b64      	subs	r4, r4, r5
 8000f26:	b29d      	uxth	r5, r3
 8000f28:	fbb4 f3f9 	udiv	r3, r4, r9
 8000f2c:	fb09 4413 	mls	r4, r9, r3, r4
 8000f30:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000f34:	fb03 fe0e 	mul.w	lr, r3, lr
 8000f38:	45a6      	cmp	lr, r4
 8000f3a:	d908      	bls.n	8000f4e <__udivmoddi4+0x1da>
 8000f3c:	eb1c 0404 	adds.w	r4, ip, r4
 8000f40:	f103 35ff 	add.w	r5, r3, #4294967295
 8000f44:	d26c      	bcs.n	8001020 <__udivmoddi4+0x2ac>
 8000f46:	45a6      	cmp	lr, r4
 8000f48:	d96a      	bls.n	8001020 <__udivmoddi4+0x2ac>
 8000f4a:	3b02      	subs	r3, #2
 8000f4c:	4464      	add	r4, ip
 8000f4e:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000f52:	fba3 9502 	umull	r9, r5, r3, r2
 8000f56:	eba4 040e 	sub.w	r4, r4, lr
 8000f5a:	42ac      	cmp	r4, r5
 8000f5c:	46c8      	mov	r8, r9
 8000f5e:	46ae      	mov	lr, r5
 8000f60:	d356      	bcc.n	8001010 <__udivmoddi4+0x29c>
 8000f62:	d053      	beq.n	800100c <__udivmoddi4+0x298>
 8000f64:	b156      	cbz	r6, 8000f7c <__udivmoddi4+0x208>
 8000f66:	ebb0 0208 	subs.w	r2, r0, r8
 8000f6a:	eb64 040e 	sbc.w	r4, r4, lr
 8000f6e:	fa04 f707 	lsl.w	r7, r4, r7
 8000f72:	40ca      	lsrs	r2, r1
 8000f74:	40cc      	lsrs	r4, r1
 8000f76:	4317      	orrs	r7, r2
 8000f78:	e9c6 7400 	strd	r7, r4, [r6]
 8000f7c:	4618      	mov	r0, r3
 8000f7e:	2100      	movs	r1, #0
 8000f80:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f84:	f1c3 0120 	rsb	r1, r3, #32
 8000f88:	fa02 fc03 	lsl.w	ip, r2, r3
 8000f8c:	fa20 f201 	lsr.w	r2, r0, r1
 8000f90:	fa25 f101 	lsr.w	r1, r5, r1
 8000f94:	409d      	lsls	r5, r3
 8000f96:	432a      	orrs	r2, r5
 8000f98:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f9c:	fa1f fe8c 	uxth.w	lr, ip
 8000fa0:	fbb1 f0f7 	udiv	r0, r1, r7
 8000fa4:	fb07 1510 	mls	r5, r7, r0, r1
 8000fa8:	0c11      	lsrs	r1, r2, #16
 8000faa:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000fae:	fb00 f50e 	mul.w	r5, r0, lr
 8000fb2:	428d      	cmp	r5, r1
 8000fb4:	fa04 f403 	lsl.w	r4, r4, r3
 8000fb8:	d908      	bls.n	8000fcc <__udivmoddi4+0x258>
 8000fba:	eb1c 0101 	adds.w	r1, ip, r1
 8000fbe:	f100 38ff 	add.w	r8, r0, #4294967295
 8000fc2:	d22f      	bcs.n	8001024 <__udivmoddi4+0x2b0>
 8000fc4:	428d      	cmp	r5, r1
 8000fc6:	d92d      	bls.n	8001024 <__udivmoddi4+0x2b0>
 8000fc8:	3802      	subs	r0, #2
 8000fca:	4461      	add	r1, ip
 8000fcc:	1b49      	subs	r1, r1, r5
 8000fce:	b292      	uxth	r2, r2
 8000fd0:	fbb1 f5f7 	udiv	r5, r1, r7
 8000fd4:	fb07 1115 	mls	r1, r7, r5, r1
 8000fd8:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000fdc:	fb05 f10e 	mul.w	r1, r5, lr
 8000fe0:	4291      	cmp	r1, r2
 8000fe2:	d908      	bls.n	8000ff6 <__udivmoddi4+0x282>
 8000fe4:	eb1c 0202 	adds.w	r2, ip, r2
 8000fe8:	f105 38ff 	add.w	r8, r5, #4294967295
 8000fec:	d216      	bcs.n	800101c <__udivmoddi4+0x2a8>
 8000fee:	4291      	cmp	r1, r2
 8000ff0:	d914      	bls.n	800101c <__udivmoddi4+0x2a8>
 8000ff2:	3d02      	subs	r5, #2
 8000ff4:	4462      	add	r2, ip
 8000ff6:	1a52      	subs	r2, r2, r1
 8000ff8:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000ffc:	e738      	b.n	8000e70 <__udivmoddi4+0xfc>
 8000ffe:	4631      	mov	r1, r6
 8001000:	4630      	mov	r0, r6
 8001002:	e708      	b.n	8000e16 <__udivmoddi4+0xa2>
 8001004:	4639      	mov	r1, r7
 8001006:	e6e6      	b.n	8000dd6 <__udivmoddi4+0x62>
 8001008:	4610      	mov	r0, r2
 800100a:	e6fb      	b.n	8000e04 <__udivmoddi4+0x90>
 800100c:	4548      	cmp	r0, r9
 800100e:	d2a9      	bcs.n	8000f64 <__udivmoddi4+0x1f0>
 8001010:	ebb9 0802 	subs.w	r8, r9, r2
 8001014:	eb65 0e0c 	sbc.w	lr, r5, ip
 8001018:	3b01      	subs	r3, #1
 800101a:	e7a3      	b.n	8000f64 <__udivmoddi4+0x1f0>
 800101c:	4645      	mov	r5, r8
 800101e:	e7ea      	b.n	8000ff6 <__udivmoddi4+0x282>
 8001020:	462b      	mov	r3, r5
 8001022:	e794      	b.n	8000f4e <__udivmoddi4+0x1da>
 8001024:	4640      	mov	r0, r8
 8001026:	e7d1      	b.n	8000fcc <__udivmoddi4+0x258>
 8001028:	46d0      	mov	r8, sl
 800102a:	e77b      	b.n	8000f24 <__udivmoddi4+0x1b0>
 800102c:	3d02      	subs	r5, #2
 800102e:	4462      	add	r2, ip
 8001030:	e732      	b.n	8000e98 <__udivmoddi4+0x124>
 8001032:	4608      	mov	r0, r1
 8001034:	e70a      	b.n	8000e4c <__udivmoddi4+0xd8>
 8001036:	4464      	add	r4, ip
 8001038:	3802      	subs	r0, #2
 800103a:	e742      	b.n	8000ec2 <__udivmoddi4+0x14e>

0800103c <__aeabi_idiv0>:
 800103c:	4770      	bx	lr
 800103e:	bf00      	nop

08001040 <Set_A1_PWM>:
#define SET_B3_PWM(x)    TIM3->CCR3 = x

#define SET_B_PWM(x)     TIM3->CCR1 = x; TIM3->CCR2 = x; TIM3->CCR3 = x;

 void Set_A1_PWM (uint8_t val)
 {
 8001040:	b480      	push	{r7}
 8001042:	b083      	sub	sp, #12
 8001044:	af00      	add	r7, sp, #0
 8001046:	4603      	mov	r3, r0
 8001048:	71fb      	strb	r3, [r7, #7]
	SET_A1_PWM(val);
 800104a:	4a04      	ldr	r2, [pc, #16]	; (800105c <Set_A1_PWM+0x1c>)
 800104c:	79fb      	ldrb	r3, [r7, #7]
 800104e:	6353      	str	r3, [r2, #52]	; 0x34
	//On_A1 ();
 }
 8001050:	bf00      	nop
 8001052:	370c      	adds	r7, #12
 8001054:	46bd      	mov	sp, r7
 8001056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800105a:	4770      	bx	lr
 800105c:	40012c00 	.word	0x40012c00

08001060 <Set_A2_PWM>:

 void Set_A2_PWM (uint8_t val)
 {
 8001060:	b480      	push	{r7}
 8001062:	b083      	sub	sp, #12
 8001064:	af00      	add	r7, sp, #0
 8001066:	4603      	mov	r3, r0
 8001068:	71fb      	strb	r3, [r7, #7]
	 SET_A2_PWM(val);
 800106a:	4a04      	ldr	r2, [pc, #16]	; (800107c <Set_A2_PWM+0x1c>)
 800106c:	79fb      	ldrb	r3, [r7, #7]
 800106e:	6393      	str	r3, [r2, #56]	; 0x38
	 //On_A2 ();
 }
 8001070:	bf00      	nop
 8001072:	370c      	adds	r7, #12
 8001074:	46bd      	mov	sp, r7
 8001076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800107a:	4770      	bx	lr
 800107c:	40012c00 	.word	0x40012c00

08001080 <Set_A3_PWM>:


void Set_A3_PWM (uint8_t val)
{
 8001080:	b480      	push	{r7}
 8001082:	b083      	sub	sp, #12
 8001084:	af00      	add	r7, sp, #0
 8001086:	4603      	mov	r3, r0
 8001088:	71fb      	strb	r3, [r7, #7]
	SET_A3_PWM(val);
 800108a:	4a04      	ldr	r2, [pc, #16]	; (800109c <Set_A3_PWM+0x1c>)
 800108c:	79fb      	ldrb	r3, [r7, #7]
 800108e:	63d3      	str	r3, [r2, #60]	; 0x3c
	//On_A3 ();
}
 8001090:	bf00      	nop
 8001092:	370c      	adds	r7, #12
 8001094:	46bd      	mov	sp, r7
 8001096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800109a:	4770      	bx	lr
 800109c:	40012c00 	.word	0x40012c00

080010a0 <Set_B1_PWM>:

void Set_B1_PWM (uint8_t val)
{
 80010a0:	b480      	push	{r7}
 80010a2:	b083      	sub	sp, #12
 80010a4:	af00      	add	r7, sp, #0
 80010a6:	4603      	mov	r3, r0
 80010a8:	71fb      	strb	r3, [r7, #7]
	SET_B1_PWM(val);
 80010aa:	4a04      	ldr	r2, [pc, #16]	; (80010bc <Set_B1_PWM+0x1c>)
 80010ac:	79fb      	ldrb	r3, [r7, #7]
 80010ae:	6353      	str	r3, [r2, #52]	; 0x34
	//On_B1 ();
}
 80010b0:	bf00      	nop
 80010b2:	370c      	adds	r7, #12
 80010b4:	46bd      	mov	sp, r7
 80010b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ba:	4770      	bx	lr
 80010bc:	40000400 	.word	0x40000400

080010c0 <Set_B2_PWM>:

void Set_B2_PWM (uint8_t val)
{
 80010c0:	b480      	push	{r7}
 80010c2:	b083      	sub	sp, #12
 80010c4:	af00      	add	r7, sp, #0
 80010c6:	4603      	mov	r3, r0
 80010c8:	71fb      	strb	r3, [r7, #7]
	SET_B2_PWM(val);
 80010ca:	4a04      	ldr	r2, [pc, #16]	; (80010dc <Set_B2_PWM+0x1c>)
 80010cc:	79fb      	ldrb	r3, [r7, #7]
 80010ce:	6393      	str	r3, [r2, #56]	; 0x38
	//On_B2 ();
}
 80010d0:	bf00      	nop
 80010d2:	370c      	adds	r7, #12
 80010d4:	46bd      	mov	sp, r7
 80010d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010da:	4770      	bx	lr
 80010dc:	40000400 	.word	0x40000400

080010e0 <Set_B3_PWM>:

void Set_B3_PWM (uint8_t val)
{
 80010e0:	b480      	push	{r7}
 80010e2:	b083      	sub	sp, #12
 80010e4:	af00      	add	r7, sp, #0
 80010e6:	4603      	mov	r3, r0
 80010e8:	71fb      	strb	r3, [r7, #7]
	SET_B3_PWM(val);
 80010ea:	4a04      	ldr	r2, [pc, #16]	; (80010fc <Set_B3_PWM+0x1c>)
 80010ec:	79fb      	ldrb	r3, [r7, #7]
 80010ee:	63d3      	str	r3, [r2, #60]	; 0x3c
	//On_B3 ();
}
 80010f0:	bf00      	nop
 80010f2:	370c      	adds	r7, #12
 80010f4:	46bd      	mov	sp, r7
 80010f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010fa:	4770      	bx	lr
 80010fc:	40000400 	.word	0x40000400

08001100 <On_A1>:

void On_A1 (void)
{
 8001100:	b580      	push	{r7, lr}
 8001102:	af00      	add	r7, sp, #0
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8001104:	2100      	movs	r1, #0
 8001106:	4802      	ldr	r0, [pc, #8]	; (8001110 <On_A1+0x10>)
 8001108:	f009 fe2e 	bl	800ad68 <HAL_TIM_PWM_Start>
}
 800110c:	bf00      	nop
 800110e:	bd80      	pop	{r7, pc}
 8001110:	200006cc 	.word	0x200006cc

08001114 <On_A2>:


void On_A2 (void)
{
 8001114:	b580      	push	{r7, lr}
 8001116:	af00      	add	r7, sp, #0
   HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 8001118:	2104      	movs	r1, #4
 800111a:	4802      	ldr	r0, [pc, #8]	; (8001124 <On_A2+0x10>)
 800111c:	f009 fe24 	bl	800ad68 <HAL_TIM_PWM_Start>
}
 8001120:	bf00      	nop
 8001122:	bd80      	pop	{r7, pc}
 8001124:	200006cc 	.word	0x200006cc

08001128 <On_A3>:

void On_A3 (void)
{
 8001128:	b580      	push	{r7, lr}
 800112a:	af00      	add	r7, sp, #0
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 800112c:	2108      	movs	r1, #8
 800112e:	4802      	ldr	r0, [pc, #8]	; (8001138 <On_A3+0x10>)
 8001130:	f009 fe1a 	bl	800ad68 <HAL_TIM_PWM_Start>
}
 8001134:	bf00      	nop
 8001136:	bd80      	pop	{r7, pc}
 8001138:	200006cc 	.word	0x200006cc

0800113c <On_B1>:

void On_B1 (void)
{
 800113c:	b580      	push	{r7, lr}
 800113e:	af00      	add	r7, sp, #0
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 8001140:	2100      	movs	r1, #0
 8001142:	4802      	ldr	r0, [pc, #8]	; (800114c <On_B1+0x10>)
 8001144:	f009 fe10 	bl	800ad68 <HAL_TIM_PWM_Start>
}
 8001148:	bf00      	nop
 800114a:	bd80      	pop	{r7, pc}
 800114c:	20000718 	.word	0x20000718

08001150 <On_B2>:

void On_B2 (void)
{
 8001150:	b580      	push	{r7, lr}
 8001152:	af00      	add	r7, sp, #0
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 8001154:	2104      	movs	r1, #4
 8001156:	4802      	ldr	r0, [pc, #8]	; (8001160 <On_B2+0x10>)
 8001158:	f009 fe06 	bl	800ad68 <HAL_TIM_PWM_Start>
}
 800115c:	bf00      	nop
 800115e:	bd80      	pop	{r7, pc}
 8001160:	20000718 	.word	0x20000718

08001164 <On_B3>:

void On_B3 (void)
{
 8001164:	b580      	push	{r7, lr}
 8001166:	af00      	add	r7, sp, #0
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 8001168:	2108      	movs	r1, #8
 800116a:	4802      	ldr	r0, [pc, #8]	; (8001174 <On_B3+0x10>)
 800116c:	f009 fdfc 	bl	800ad68 <HAL_TIM_PWM_Start>
}
 8001170:	bf00      	nop
 8001172:	bd80      	pop	{r7, pc}
 8001174:	20000718 	.word	0x20000718

08001178 <Off_A1>:

void Off_A1 (void)
{
 8001178:	b580      	push	{r7, lr}
 800117a:	af00      	add	r7, sp, #0
	HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_1);
 800117c:	2100      	movs	r1, #0
 800117e:	4802      	ldr	r0, [pc, #8]	; (8001188 <Off_A1+0x10>)
 8001180:	f009 fef2 	bl	800af68 <HAL_TIM_PWM_Stop>
}
 8001184:	bf00      	nop
 8001186:	bd80      	pop	{r7, pc}
 8001188:	200006cc 	.word	0x200006cc

0800118c <Off_A2>:

void Off_A2 (void)
{
 800118c:	b580      	push	{r7, lr}
 800118e:	af00      	add	r7, sp, #0
	HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_2);
 8001190:	2104      	movs	r1, #4
 8001192:	4802      	ldr	r0, [pc, #8]	; (800119c <Off_A2+0x10>)
 8001194:	f009 fee8 	bl	800af68 <HAL_TIM_PWM_Stop>
}
 8001198:	bf00      	nop
 800119a:	bd80      	pop	{r7, pc}
 800119c:	200006cc 	.word	0x200006cc

080011a0 <Off_A3>:

void Off_A3 (void)
{
 80011a0:	b580      	push	{r7, lr}
 80011a2:	af00      	add	r7, sp, #0
	HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_3);
 80011a4:	2108      	movs	r1, #8
 80011a6:	4802      	ldr	r0, [pc, #8]	; (80011b0 <Off_A3+0x10>)
 80011a8:	f009 fede 	bl	800af68 <HAL_TIM_PWM_Stop>
}
 80011ac:	bf00      	nop
 80011ae:	bd80      	pop	{r7, pc}
 80011b0:	200006cc 	.word	0x200006cc

080011b4 <Off_B1>:

void Off_B1 (void)
{
 80011b4:	b580      	push	{r7, lr}
 80011b6:	af00      	add	r7, sp, #0
    HAL_TIM_PWM_Stop(&htim3, TIM_CHANNEL_1);
 80011b8:	2100      	movs	r1, #0
 80011ba:	4802      	ldr	r0, [pc, #8]	; (80011c4 <Off_B1+0x10>)
 80011bc:	f009 fed4 	bl	800af68 <HAL_TIM_PWM_Stop>
}
 80011c0:	bf00      	nop
 80011c2:	bd80      	pop	{r7, pc}
 80011c4:	20000718 	.word	0x20000718

080011c8 <Off_B2>:

void Off_B2 (void)
{
 80011c8:	b580      	push	{r7, lr}
 80011ca:	af00      	add	r7, sp, #0
	HAL_TIM_PWM_Stop(&htim3, TIM_CHANNEL_2);
 80011cc:	2104      	movs	r1, #4
 80011ce:	4802      	ldr	r0, [pc, #8]	; (80011d8 <Off_B2+0x10>)
 80011d0:	f009 feca 	bl	800af68 <HAL_TIM_PWM_Stop>
}
 80011d4:	bf00      	nop
 80011d6:	bd80      	pop	{r7, pc}
 80011d8:	20000718 	.word	0x20000718

080011dc <Off_B3>:

void Off_B3 (void)
{
 80011dc:	b580      	push	{r7, lr}
 80011de:	af00      	add	r7, sp, #0
	HAL_TIM_PWM_Stop(&htim3, TIM_CHANNEL_3);
 80011e0:	2108      	movs	r1, #8
 80011e2:	4802      	ldr	r0, [pc, #8]	; (80011ec <Off_B3+0x10>)
 80011e4:	f009 fec0 	bl	800af68 <HAL_TIM_PWM_Stop>
}
 80011e8:	bf00      	nop
 80011ea:	bd80      	pop	{r7, pc}
 80011ec:	20000718 	.word	0x20000718

080011f0 <Dis_M1>:

void Dis_M1 (void)
{
 80011f0:	b580      	push	{r7, lr}
 80011f2:	af00      	add	r7, sp, #0
	 HAL_GPIO_WritePin(GPIOA, M1_DIS_Pin, GPIO_PIN_SET);
 80011f4:	2201      	movs	r2, #1
 80011f6:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80011fa:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80011fe:	f008 fd15 	bl	8009c2c <HAL_GPIO_WritePin>
}
 8001202:	bf00      	nop
 8001204:	bd80      	pop	{r7, pc}

08001206 <Dis_M2>:

void Dis_M2 (void)
{
 8001206:	b580      	push	{r7, lr}
 8001208:	af00      	add	r7, sp, #0
	 HAL_GPIO_WritePin(GPIOA, M2_DIS_Pin, GPIO_PIN_SET);
 800120a:	2201      	movs	r2, #1
 800120c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001210:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001214:	f008 fd0a 	bl	8009c2c <HAL_GPIO_WritePin>
}
 8001218:	bf00      	nop
 800121a:	bd80      	pop	{r7, pc}

0800121c <En_M1>:

void En_M1 (void)
{
 800121c:	b580      	push	{r7, lr}
 800121e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOA, M1_DIS_Pin, GPIO_PIN_RESET);
 8001220:	2200      	movs	r2, #0
 8001222:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001226:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800122a:	f008 fcff 	bl	8009c2c <HAL_GPIO_WritePin>
}
 800122e:	bf00      	nop
 8001230:	bd80      	pop	{r7, pc}

08001232 <En_M2>:

void En_M2 (void)
{
 8001232:	b580      	push	{r7, lr}
 8001234:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOA, M2_DIS_Pin, GPIO_PIN_RESET);
 8001236:	2200      	movs	r2, #0
 8001238:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800123c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001240:	f008 fcf4 	bl	8009c2c <HAL_GPIO_WritePin>
}
 8001244:	bf00      	nop
 8001246:	bd80      	pop	{r7, pc}

08001248 <_DoInit>:
*
*/
#define INIT()  do {                                            \
                  if (_SEGGER_RTT.acID[0] == '\0') { _DoInit(); }  \
                } while (0)
static void _DoInit(void) {
 8001248:	b480      	push	{r7}
 800124a:	b083      	sub	sp, #12
 800124c:	af00      	add	r7, sp, #0
  SEGGER_RTT_CB* p;
  //
  // Initialize control block
  //
  p = &_SEGGER_RTT;
 800124e:	4b21      	ldr	r3, [pc, #132]	; (80012d4 <_DoInit+0x8c>)
 8001250:	607b      	str	r3, [r7, #4]
  p->MaxNumUpBuffers    = SEGGER_RTT_MAX_NUM_UP_BUFFERS;
 8001252:	687b      	ldr	r3, [r7, #4]
 8001254:	2203      	movs	r2, #3
 8001256:	611a      	str	r2, [r3, #16]
  p->MaxNumDownBuffers  = SEGGER_RTT_MAX_NUM_DOWN_BUFFERS;
 8001258:	687b      	ldr	r3, [r7, #4]
 800125a:	2203      	movs	r2, #3
 800125c:	615a      	str	r2, [r3, #20]
  //
  // Initialize up buffer 0
  //
  p->aUp[0].sName         = "Terminal";
 800125e:	687b      	ldr	r3, [r7, #4]
 8001260:	4a1d      	ldr	r2, [pc, #116]	; (80012d8 <_DoInit+0x90>)
 8001262:	619a      	str	r2, [r3, #24]
  p->aUp[0].pBuffer       = _acUpBuffer;
 8001264:	687b      	ldr	r3, [r7, #4]
 8001266:	4a1d      	ldr	r2, [pc, #116]	; (80012dc <_DoInit+0x94>)
 8001268:	61da      	str	r2, [r3, #28]
  p->aUp[0].SizeOfBuffer  = sizeof(_acUpBuffer);
 800126a:	687b      	ldr	r3, [r7, #4]
 800126c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001270:	621a      	str	r2, [r3, #32]
  p->aUp[0].RdOff         = 0u;
 8001272:	687b      	ldr	r3, [r7, #4]
 8001274:	2200      	movs	r2, #0
 8001276:	629a      	str	r2, [r3, #40]	; 0x28
  p->aUp[0].WrOff         = 0u;
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	2200      	movs	r2, #0
 800127c:	625a      	str	r2, [r3, #36]	; 0x24
  p->aUp[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	2200      	movs	r2, #0
 8001282:	62da      	str	r2, [r3, #44]	; 0x2c
  //
  // Initialize down buffer 0
  //
  p->aDown[0].sName         = "Terminal";
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	4a14      	ldr	r2, [pc, #80]	; (80012d8 <_DoInit+0x90>)
 8001288:	661a      	str	r2, [r3, #96]	; 0x60
  p->aDown[0].pBuffer       = _acDownBuffer;
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	4a14      	ldr	r2, [pc, #80]	; (80012e0 <_DoInit+0x98>)
 800128e:	665a      	str	r2, [r3, #100]	; 0x64
  p->aDown[0].SizeOfBuffer  = sizeof(_acDownBuffer);
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	2210      	movs	r2, #16
 8001294:	669a      	str	r2, [r3, #104]	; 0x68
  p->aDown[0].RdOff         = 0u;
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	2200      	movs	r2, #0
 800129a:	671a      	str	r2, [r3, #112]	; 0x70
  p->aDown[0].WrOff         = 0u;
 800129c:	687b      	ldr	r3, [r7, #4]
 800129e:	2200      	movs	r2, #0
 80012a0:	66da      	str	r2, [r3, #108]	; 0x6c
  p->aDown[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 80012a2:	687b      	ldr	r3, [r7, #4]
 80012a4:	2200      	movs	r2, #0
 80012a6:	675a      	str	r2, [r3, #116]	; 0x74
  //
  // Finish initialization of the control block.
  // Copy Id string in three steps to make sure "SEGGER RTT" is not found
  // in initializer memory (usually flash) by J-Link
  //
  strcpy(&p->acID[7], "RTT");
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	3307      	adds	r3, #7
 80012ac:	4a0d      	ldr	r2, [pc, #52]	; (80012e4 <_DoInit+0x9c>)
 80012ae:	6810      	ldr	r0, [r2, #0]
 80012b0:	6018      	str	r0, [r3, #0]
  strcpy(&p->acID[0], "SEGGER");
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	4a0c      	ldr	r2, [pc, #48]	; (80012e8 <_DoInit+0xa0>)
 80012b6:	6810      	ldr	r0, [r2, #0]
 80012b8:	6018      	str	r0, [r3, #0]
 80012ba:	8891      	ldrh	r1, [r2, #4]
 80012bc:	7992      	ldrb	r2, [r2, #6]
 80012be:	8099      	strh	r1, [r3, #4]
 80012c0:	719a      	strb	r2, [r3, #6]
  p->acID[6] = ' ';
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	2220      	movs	r2, #32
 80012c6:	719a      	strb	r2, [r3, #6]
}
 80012c8:	bf00      	nop
 80012ca:	370c      	adds	r7, #12
 80012cc:	46bd      	mov	sp, r7
 80012ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012d2:	4770      	bx	lr
 80012d4:	200001f0 	.word	0x200001f0
 80012d8:	08012c88 	.word	0x08012c88
 80012dc:	20000298 	.word	0x20000298
 80012e0:	20000698 	.word	0x20000698
 80012e4:	08012c94 	.word	0x08012c94
 80012e8:	08012c98 	.word	0x08012c98

080012ec <_WriteBlocking>:
*    NumBytes     Number of bytes to be stored in the SEGGER RTT control block.
*
*  Return value
*    >= 0 - Number of bytes written into buffer.
*/
static unsigned _WriteBlocking(SEGGER_RTT_BUFFER_UP* pRing, const char* pBuffer, unsigned NumBytes) {
 80012ec:	b580      	push	{r7, lr}
 80012ee:	b088      	sub	sp, #32
 80012f0:	af00      	add	r7, sp, #0
 80012f2:	60f8      	str	r0, [r7, #12]
 80012f4:	60b9      	str	r1, [r7, #8]
 80012f6:	607a      	str	r2, [r7, #4]
  char*    pDst;
#endif
  //
  // Write data to buffer and handle wrap-around if necessary
  //
  NumBytesWritten = 0u;
 80012f8:	2300      	movs	r3, #0
 80012fa:	61bb      	str	r3, [r7, #24]
  WrOff = pRing->WrOff;
 80012fc:	68fb      	ldr	r3, [r7, #12]
 80012fe:	68db      	ldr	r3, [r3, #12]
 8001300:	617b      	str	r3, [r7, #20]
  do {
    RdOff = pRing->RdOff;                         // May be changed by host (debug probe) in the meantime
 8001302:	68fb      	ldr	r3, [r7, #12]
 8001304:	691b      	ldr	r3, [r3, #16]
 8001306:	613b      	str	r3, [r7, #16]
    if (RdOff > WrOff) {
 8001308:	693a      	ldr	r2, [r7, #16]
 800130a:	697b      	ldr	r3, [r7, #20]
 800130c:	429a      	cmp	r2, r3
 800130e:	d905      	bls.n	800131c <_WriteBlocking+0x30>
      NumBytesToWrite = RdOff - WrOff - 1u;
 8001310:	693a      	ldr	r2, [r7, #16]
 8001312:	697b      	ldr	r3, [r7, #20]
 8001314:	1ad3      	subs	r3, r2, r3
 8001316:	3b01      	subs	r3, #1
 8001318:	61fb      	str	r3, [r7, #28]
 800131a:	e007      	b.n	800132c <_WriteBlocking+0x40>
    } else {
      NumBytesToWrite = pRing->SizeOfBuffer - (WrOff - RdOff + 1u);
 800131c:	68fb      	ldr	r3, [r7, #12]
 800131e:	689a      	ldr	r2, [r3, #8]
 8001320:	6939      	ldr	r1, [r7, #16]
 8001322:	697b      	ldr	r3, [r7, #20]
 8001324:	1acb      	subs	r3, r1, r3
 8001326:	4413      	add	r3, r2
 8001328:	3b01      	subs	r3, #1
 800132a:	61fb      	str	r3, [r7, #28]
    }
    NumBytesToWrite = MIN(NumBytesToWrite, (pRing->SizeOfBuffer - WrOff));      // Number of bytes that can be written until buffer wrap-around
 800132c:	68fb      	ldr	r3, [r7, #12]
 800132e:	689a      	ldr	r2, [r3, #8]
 8001330:	697b      	ldr	r3, [r7, #20]
 8001332:	1ad3      	subs	r3, r2, r3
 8001334:	69fa      	ldr	r2, [r7, #28]
 8001336:	4293      	cmp	r3, r2
 8001338:	bf28      	it	cs
 800133a:	4613      	movcs	r3, r2
 800133c:	61fb      	str	r3, [r7, #28]
    NumBytesToWrite = MIN(NumBytesToWrite, NumBytes);
 800133e:	69fa      	ldr	r2, [r7, #28]
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	4293      	cmp	r3, r2
 8001344:	bf28      	it	cs
 8001346:	4613      	movcs	r3, r2
 8001348:	61fb      	str	r3, [r7, #28]
    WrOff           += NumBytesToWrite;
    while (NumBytesToWrite--) {
      *pDst++ = *pBuffer++;
    };
#else
    SEGGER_RTT_MEMCPY(pRing->pBuffer + WrOff, pBuffer, NumBytesToWrite);
 800134a:	68fb      	ldr	r3, [r7, #12]
 800134c:	685a      	ldr	r2, [r3, #4]
 800134e:	697b      	ldr	r3, [r7, #20]
 8001350:	4413      	add	r3, r2
 8001352:	69fa      	ldr	r2, [r7, #28]
 8001354:	68b9      	ldr	r1, [r7, #8]
 8001356:	4618      	mov	r0, r3
 8001358:	f00e f955 	bl	800f606 <memcpy>
    NumBytesWritten += NumBytesToWrite;
 800135c:	69ba      	ldr	r2, [r7, #24]
 800135e:	69fb      	ldr	r3, [r7, #28]
 8001360:	4413      	add	r3, r2
 8001362:	61bb      	str	r3, [r7, #24]
    pBuffer         += NumBytesToWrite;
 8001364:	68ba      	ldr	r2, [r7, #8]
 8001366:	69fb      	ldr	r3, [r7, #28]
 8001368:	4413      	add	r3, r2
 800136a:	60bb      	str	r3, [r7, #8]
    NumBytes        -= NumBytesToWrite;
 800136c:	687a      	ldr	r2, [r7, #4]
 800136e:	69fb      	ldr	r3, [r7, #28]
 8001370:	1ad3      	subs	r3, r2, r3
 8001372:	607b      	str	r3, [r7, #4]
    WrOff           += NumBytesToWrite;
 8001374:	697a      	ldr	r2, [r7, #20]
 8001376:	69fb      	ldr	r3, [r7, #28]
 8001378:	4413      	add	r3, r2
 800137a:	617b      	str	r3, [r7, #20]
#endif
    if (WrOff == pRing->SizeOfBuffer) {
 800137c:	68fb      	ldr	r3, [r7, #12]
 800137e:	689b      	ldr	r3, [r3, #8]
 8001380:	697a      	ldr	r2, [r7, #20]
 8001382:	429a      	cmp	r2, r3
 8001384:	d101      	bne.n	800138a <_WriteBlocking+0x9e>
      WrOff = 0u;
 8001386:	2300      	movs	r3, #0
 8001388:	617b      	str	r3, [r7, #20]
    }
    pRing->WrOff = WrOff;
 800138a:	68fb      	ldr	r3, [r7, #12]
 800138c:	697a      	ldr	r2, [r7, #20]
 800138e:	60da      	str	r2, [r3, #12]
  } while (NumBytes);
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	2b00      	cmp	r3, #0
 8001394:	d1b5      	bne.n	8001302 <_WriteBlocking+0x16>
  //
  return NumBytesWritten;
 8001396:	69bb      	ldr	r3, [r7, #24]
}
 8001398:	4618      	mov	r0, r3
 800139a:	3720      	adds	r7, #32
 800139c:	46bd      	mov	sp, r7
 800139e:	bd80      	pop	{r7, pc}

080013a0 <_WriteNoCheck>:
*    NumBytes     Number of bytes to be stored in the SEGGER RTT control block.
*
*  Notes
*    (1) If there might not be enough space in the "Up"-buffer, call _WriteBlocking
*/
static void _WriteNoCheck(SEGGER_RTT_BUFFER_UP* pRing, const char* pData, unsigned NumBytes) {
 80013a0:	b580      	push	{r7, lr}
 80013a2:	b088      	sub	sp, #32
 80013a4:	af00      	add	r7, sp, #0
 80013a6:	60f8      	str	r0, [r7, #12]
 80013a8:	60b9      	str	r1, [r7, #8]
 80013aa:	607a      	str	r2, [r7, #4]
  unsigned Rem;
#if SEGGER_RTT_MEMCPY_USE_BYTELOOP
  char*    pDst;
#endif

  WrOff = pRing->WrOff;
 80013ac:	68fb      	ldr	r3, [r7, #12]
 80013ae:	68db      	ldr	r3, [r3, #12]
 80013b0:	61fb      	str	r3, [r7, #28]
  Rem = pRing->SizeOfBuffer - WrOff;
 80013b2:	68fb      	ldr	r3, [r7, #12]
 80013b4:	689a      	ldr	r2, [r3, #8]
 80013b6:	69fb      	ldr	r3, [r7, #28]
 80013b8:	1ad3      	subs	r3, r2, r3
 80013ba:	61bb      	str	r3, [r7, #24]
  if (Rem > NumBytes) {
 80013bc:	69ba      	ldr	r2, [r7, #24]
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	429a      	cmp	r2, r3
 80013c2:	d90e      	bls.n	80013e2 <_WriteNoCheck+0x42>
    while (NumBytes--) {
      *pDst++ = *pData++;
    };
    pRing->WrOff = WrOff;
#else
    SEGGER_RTT_MEMCPY(pRing->pBuffer + WrOff, pData, NumBytes);
 80013c4:	68fb      	ldr	r3, [r7, #12]
 80013c6:	685a      	ldr	r2, [r3, #4]
 80013c8:	69fb      	ldr	r3, [r7, #28]
 80013ca:	4413      	add	r3, r2
 80013cc:	687a      	ldr	r2, [r7, #4]
 80013ce:	68b9      	ldr	r1, [r7, #8]
 80013d0:	4618      	mov	r0, r3
 80013d2:	f00e f918 	bl	800f606 <memcpy>
    pRing->WrOff = WrOff + NumBytes;
 80013d6:	69fa      	ldr	r2, [r7, #28]
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	441a      	add	r2, r3
 80013dc:	68fb      	ldr	r3, [r7, #12]
 80013de:	60da      	str	r2, [r3, #12]
    NumBytesAtOnce = NumBytes - Rem;
    SEGGER_RTT_MEMCPY(pRing->pBuffer, pData + Rem, NumBytesAtOnce);
    pRing->WrOff = NumBytesAtOnce;
#endif
  }
}
 80013e0:	e01a      	b.n	8001418 <_WriteNoCheck+0x78>
    NumBytesAtOnce = Rem;
 80013e2:	69bb      	ldr	r3, [r7, #24]
 80013e4:	617b      	str	r3, [r7, #20]
    SEGGER_RTT_MEMCPY(pRing->pBuffer + WrOff, pData, NumBytesAtOnce);
 80013e6:	68fb      	ldr	r3, [r7, #12]
 80013e8:	685a      	ldr	r2, [r3, #4]
 80013ea:	69fb      	ldr	r3, [r7, #28]
 80013ec:	4413      	add	r3, r2
 80013ee:	697a      	ldr	r2, [r7, #20]
 80013f0:	68b9      	ldr	r1, [r7, #8]
 80013f2:	4618      	mov	r0, r3
 80013f4:	f00e f907 	bl	800f606 <memcpy>
    NumBytesAtOnce = NumBytes - Rem;
 80013f8:	687a      	ldr	r2, [r7, #4]
 80013fa:	69bb      	ldr	r3, [r7, #24]
 80013fc:	1ad3      	subs	r3, r2, r3
 80013fe:	617b      	str	r3, [r7, #20]
    SEGGER_RTT_MEMCPY(pRing->pBuffer, pData + Rem, NumBytesAtOnce);
 8001400:	68fb      	ldr	r3, [r7, #12]
 8001402:	6858      	ldr	r0, [r3, #4]
 8001404:	68ba      	ldr	r2, [r7, #8]
 8001406:	69bb      	ldr	r3, [r7, #24]
 8001408:	4413      	add	r3, r2
 800140a:	697a      	ldr	r2, [r7, #20]
 800140c:	4619      	mov	r1, r3
 800140e:	f00e f8fa 	bl	800f606 <memcpy>
    pRing->WrOff = NumBytesAtOnce;
 8001412:	68fb      	ldr	r3, [r7, #12]
 8001414:	697a      	ldr	r2, [r7, #20]
 8001416:	60da      	str	r2, [r3, #12]
}
 8001418:	bf00      	nop
 800141a:	3720      	adds	r7, #32
 800141c:	46bd      	mov	sp, r7
 800141e:	bd80      	pop	{r7, pc}

08001420 <_GetAvailWriteSpace>:
*    pRing        Ring buffer to check.
*
*  Return value
*    Number of bytes that are free in the buffer.
*/
static unsigned _GetAvailWriteSpace(SEGGER_RTT_BUFFER_UP* pRing) {
 8001420:	b480      	push	{r7}
 8001422:	b087      	sub	sp, #28
 8001424:	af00      	add	r7, sp, #0
 8001426:	6078      	str	r0, [r7, #4]
  unsigned r;
  //
  // Avoid warnings regarding volatile access order.  It's not a problem
  // in this case, but dampen compiler enthusiasm.
  //
  RdOff = pRing->RdOff;
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	691b      	ldr	r3, [r3, #16]
 800142c:	613b      	str	r3, [r7, #16]
  WrOff = pRing->WrOff;
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	68db      	ldr	r3, [r3, #12]
 8001432:	60fb      	str	r3, [r7, #12]
  if (RdOff <= WrOff) {
 8001434:	693a      	ldr	r2, [r7, #16]
 8001436:	68fb      	ldr	r3, [r7, #12]
 8001438:	429a      	cmp	r2, r3
 800143a:	d808      	bhi.n	800144e <_GetAvailWriteSpace+0x2e>
    r = pRing->SizeOfBuffer - 1u - WrOff + RdOff;
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	689a      	ldr	r2, [r3, #8]
 8001440:	68fb      	ldr	r3, [r7, #12]
 8001442:	1ad2      	subs	r2, r2, r3
 8001444:	693b      	ldr	r3, [r7, #16]
 8001446:	4413      	add	r3, r2
 8001448:	3b01      	subs	r3, #1
 800144a:	617b      	str	r3, [r7, #20]
 800144c:	e004      	b.n	8001458 <_GetAvailWriteSpace+0x38>
  } else {
    r = RdOff - WrOff - 1u;
 800144e:	693a      	ldr	r2, [r7, #16]
 8001450:	68fb      	ldr	r3, [r7, #12]
 8001452:	1ad3      	subs	r3, r2, r3
 8001454:	3b01      	subs	r3, #1
 8001456:	617b      	str	r3, [r7, #20]
  }
  return r;
 8001458:	697b      	ldr	r3, [r7, #20]
}
 800145a:	4618      	mov	r0, r3
 800145c:	371c      	adds	r7, #28
 800145e:	46bd      	mov	sp, r7
 8001460:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001464:	4770      	bx	lr
	...

08001468 <SEGGER_RTT_WriteNoLock>:
*    (1) Data is stored according to buffer flags.
*    (2) For performance reasons this function does not call Init()
*        and may only be called after RTT has been initialized.
*        Either by calling SEGGER_RTT_Init() or calling another RTT API function first.
*/
unsigned SEGGER_RTT_WriteNoLock(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
 8001468:	b580      	push	{r7, lr}
 800146a:	b088      	sub	sp, #32
 800146c:	af00      	add	r7, sp, #0
 800146e:	60f8      	str	r0, [r7, #12]
 8001470:	60b9      	str	r1, [r7, #8]
 8001472:	607a      	str	r2, [r7, #4]
  unsigned              Status;
  unsigned              Avail;
  const char*           pData;
  SEGGER_RTT_BUFFER_UP* pRing;

  pData = (const char *)pBuffer;
 8001474:	68bb      	ldr	r3, [r7, #8]
 8001476:	61bb      	str	r3, [r7, #24]
  //
  // Get "to-host" ring buffer.
  //
  pRing = &_SEGGER_RTT.aUp[BufferIndex];
 8001478:	68fb      	ldr	r3, [r7, #12]
 800147a:	1c5a      	adds	r2, r3, #1
 800147c:	4613      	mov	r3, r2
 800147e:	005b      	lsls	r3, r3, #1
 8001480:	4413      	add	r3, r2
 8001482:	00db      	lsls	r3, r3, #3
 8001484:	4a1f      	ldr	r2, [pc, #124]	; (8001504 <SEGGER_RTT_WriteNoLock+0x9c>)
 8001486:	4413      	add	r3, r2
 8001488:	617b      	str	r3, [r7, #20]
  //
  // How we output depends upon the mode...
  //
  switch (pRing->Flags) {
 800148a:	697b      	ldr	r3, [r7, #20]
 800148c:	695b      	ldr	r3, [r3, #20]
 800148e:	2b02      	cmp	r3, #2
 8001490:	d029      	beq.n	80014e6 <SEGGER_RTT_WriteNoLock+0x7e>
 8001492:	2b02      	cmp	r3, #2
 8001494:	d82e      	bhi.n	80014f4 <SEGGER_RTT_WriteNoLock+0x8c>
 8001496:	2b00      	cmp	r3, #0
 8001498:	d002      	beq.n	80014a0 <SEGGER_RTT_WriteNoLock+0x38>
 800149a:	2b01      	cmp	r3, #1
 800149c:	d013      	beq.n	80014c6 <SEGGER_RTT_WriteNoLock+0x5e>
 800149e:	e029      	b.n	80014f4 <SEGGER_RTT_WriteNoLock+0x8c>
  case SEGGER_RTT_MODE_NO_BLOCK_SKIP:
    //
    // If we are in skip mode and there is no space for the whole
    // of this output, don't bother.
    //
    Avail = _GetAvailWriteSpace(pRing);
 80014a0:	6978      	ldr	r0, [r7, #20]
 80014a2:	f7ff ffbd 	bl	8001420 <_GetAvailWriteSpace>
 80014a6:	6138      	str	r0, [r7, #16]
    if (Avail < NumBytes) {
 80014a8:	693a      	ldr	r2, [r7, #16]
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	429a      	cmp	r2, r3
 80014ae:	d202      	bcs.n	80014b6 <SEGGER_RTT_WriteNoLock+0x4e>
      Status = 0u;
 80014b0:	2300      	movs	r3, #0
 80014b2:	61fb      	str	r3, [r7, #28]
    } else {
      Status = NumBytes;
      _WriteNoCheck(pRing, pData, NumBytes);
    }
    break;
 80014b4:	e021      	b.n	80014fa <SEGGER_RTT_WriteNoLock+0x92>
      Status = NumBytes;
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	61fb      	str	r3, [r7, #28]
      _WriteNoCheck(pRing, pData, NumBytes);
 80014ba:	687a      	ldr	r2, [r7, #4]
 80014bc:	69b9      	ldr	r1, [r7, #24]
 80014be:	6978      	ldr	r0, [r7, #20]
 80014c0:	f7ff ff6e 	bl	80013a0 <_WriteNoCheck>
    break;
 80014c4:	e019      	b.n	80014fa <SEGGER_RTT_WriteNoLock+0x92>
  case SEGGER_RTT_MODE_NO_BLOCK_TRIM:
    //
    // If we are in trim mode, trim to what we can output without blocking.
    //
    Avail = _GetAvailWriteSpace(pRing);
 80014c6:	6978      	ldr	r0, [r7, #20]
 80014c8:	f7ff ffaa 	bl	8001420 <_GetAvailWriteSpace>
 80014cc:	6138      	str	r0, [r7, #16]
    Status = Avail < NumBytes ? Avail : NumBytes;
 80014ce:	687a      	ldr	r2, [r7, #4]
 80014d0:	693b      	ldr	r3, [r7, #16]
 80014d2:	4293      	cmp	r3, r2
 80014d4:	bf28      	it	cs
 80014d6:	4613      	movcs	r3, r2
 80014d8:	61fb      	str	r3, [r7, #28]
    _WriteNoCheck(pRing, pData, Status);
 80014da:	69fa      	ldr	r2, [r7, #28]
 80014dc:	69b9      	ldr	r1, [r7, #24]
 80014de:	6978      	ldr	r0, [r7, #20]
 80014e0:	f7ff ff5e 	bl	80013a0 <_WriteNoCheck>
    break;
 80014e4:	e009      	b.n	80014fa <SEGGER_RTT_WriteNoLock+0x92>
  case SEGGER_RTT_MODE_BLOCK_IF_FIFO_FULL:
    //
    // If we are in blocking mode, output everything.
    //
    Status = _WriteBlocking(pRing, pData, NumBytes);
 80014e6:	687a      	ldr	r2, [r7, #4]
 80014e8:	69b9      	ldr	r1, [r7, #24]
 80014ea:	6978      	ldr	r0, [r7, #20]
 80014ec:	f7ff fefe 	bl	80012ec <_WriteBlocking>
 80014f0:	61f8      	str	r0, [r7, #28]
    break;
 80014f2:	e002      	b.n	80014fa <SEGGER_RTT_WriteNoLock+0x92>
  default:
    Status = 0u;
 80014f4:	2300      	movs	r3, #0
 80014f6:	61fb      	str	r3, [r7, #28]
    break;
 80014f8:	bf00      	nop
  }
  //
  // Finish up.
  //
  return Status;
 80014fa:	69fb      	ldr	r3, [r7, #28]
}
 80014fc:	4618      	mov	r0, r3
 80014fe:	3720      	adds	r7, #32
 8001500:	46bd      	mov	sp, r7
 8001502:	bd80      	pop	{r7, pc}
 8001504:	200001f0 	.word	0x200001f0

08001508 <SEGGER_RTT_Write>:
*    Number of bytes which have been stored in the "Up"-buffer.
*
*  Notes
*    (1) Data is stored according to buffer flags.
*/
unsigned SEGGER_RTT_Write(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
 8001508:	b580      	push	{r7, lr}
 800150a:	b086      	sub	sp, #24
 800150c:	af00      	add	r7, sp, #0
 800150e:	60f8      	str	r0, [r7, #12]
 8001510:	60b9      	str	r1, [r7, #8]
 8001512:	607a      	str	r2, [r7, #4]
  unsigned Status;
  //
  INIT();
 8001514:	4b0d      	ldr	r3, [pc, #52]	; (800154c <SEGGER_RTT_Write+0x44>)
 8001516:	781b      	ldrb	r3, [r3, #0]
 8001518:	2b00      	cmp	r3, #0
 800151a:	d101      	bne.n	8001520 <SEGGER_RTT_Write+0x18>
 800151c:	f7ff fe94 	bl	8001248 <_DoInit>
  SEGGER_RTT_LOCK();
 8001520:	f3ef 8311 	mrs	r3, BASEPRI
 8001524:	f04f 0120 	mov.w	r1, #32
 8001528:	f381 8811 	msr	BASEPRI, r1
 800152c:	617b      	str	r3, [r7, #20]
  //
  // Call the non-locking write function
  //
  Status = SEGGER_RTT_WriteNoLock(BufferIndex, pBuffer, NumBytes);
 800152e:	687a      	ldr	r2, [r7, #4]
 8001530:	68b9      	ldr	r1, [r7, #8]
 8001532:	68f8      	ldr	r0, [r7, #12]
 8001534:	f7ff ff98 	bl	8001468 <SEGGER_RTT_WriteNoLock>
 8001538:	6138      	str	r0, [r7, #16]
  //
  // Finish up.
  //
  SEGGER_RTT_UNLOCK();
 800153a:	697b      	ldr	r3, [r7, #20]
 800153c:	f383 8811 	msr	BASEPRI, r3
  //
  return Status;
 8001540:	693b      	ldr	r3, [r7, #16]
}
 8001542:	4618      	mov	r0, r3
 8001544:	3718      	adds	r7, #24
 8001546:	46bd      	mov	sp, r7
 8001548:	bd80      	pop	{r7, pc}
 800154a:	bf00      	nop
 800154c:	200001f0 	.word	0x200001f0

08001550 <_write>:
*   Low-level write function.
*   libc subroutines will use this system routine for output to all files,
*   including stdout.
*   Write data via RTT.
*/
int _write(int file, char *ptr, int len) {
 8001550:	b580      	push	{r7, lr}
 8001552:	b084      	sub	sp, #16
 8001554:	af00      	add	r7, sp, #0
 8001556:	60f8      	str	r0, [r7, #12]
 8001558:	60b9      	str	r1, [r7, #8]
 800155a:	607a      	str	r2, [r7, #4]
  (void) file;  /* Not used, avoid warning */
  SEGGER_RTT_Write(0, ptr, len);
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	461a      	mov	r2, r3
 8001560:	68b9      	ldr	r1, [r7, #8]
 8001562:	2000      	movs	r0, #0
 8001564:	f7ff ffd0 	bl	8001508 <SEGGER_RTT_Write>
  return len;
 8001568:	687b      	ldr	r3, [r7, #4]
}
 800156a:	4618      	mov	r0, r3
 800156c:	3710      	adds	r7, #16
 800156e:	46bd      	mov	sp, r7
 8001570:	bd80      	pop	{r7, pc}
	...

08001574 <test_byte_order>:

/*************************   B Y T E   O R D E R   ****************************/


static int test_byte_order(void)
{
 8001574:	b480      	push	{r7}
 8001576:	b083      	sub	sp, #12
 8001578:	af00      	add	r7, sp, #0
    if (*(uint32_t*)endianness != 0x31323334UL)
        return CWP_RC_WRONG_BYTE_ORDER;
#else

#ifdef COMPILE_FOR_LITTLE_ENDIAN
    const char *endianness = "1234";
 800157a:	4b08      	ldr	r3, [pc, #32]	; (800159c <test_byte_order+0x28>)
 800157c:	607b      	str	r3, [r7, #4]
    if (*(uint32_t*)endianness != 0x34333231UL)
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	681b      	ldr	r3, [r3, #0]
 8001582:	4a07      	ldr	r2, [pc, #28]	; (80015a0 <test_byte_order+0x2c>)
 8001584:	4293      	cmp	r3, r2
 8001586:	d002      	beq.n	800158e <test_byte_order+0x1a>
        return CWP_RC_WRONG_BYTE_ORDER;
 8001588:	f06f 0304 	mvn.w	r3, #4
 800158c:	e000      	b.n	8001590 <test_byte_order+0x1c>
#endif
#endif
    return CWP_RC_OK;
 800158e:	2300      	movs	r3, #0
}
 8001590:	4618      	mov	r0, r3
 8001592:	370c      	adds	r7, #12
 8001594:	46bd      	mov	sp, r7
 8001596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800159a:	4770      	bx	lr
 800159c:	08012ca0 	.word	0x08012ca0
 80015a0:	34333231 	.word	0x34333231

080015a4 <cw_pack_context_init>:
/*******************************   P A C K   **********************************/



int cw_pack_context_init (cw_pack_context* pack_context, void* data, unsigned long length, pack_overflow_handler hpo)
{
 80015a4:	b580      	push	{r7, lr}
 80015a6:	b084      	sub	sp, #16
 80015a8:	af00      	add	r7, sp, #0
 80015aa:	60f8      	str	r0, [r7, #12]
 80015ac:	60b9      	str	r1, [r7, #8]
 80015ae:	607a      	str	r2, [r7, #4]
 80015b0:	603b      	str	r3, [r7, #0]
    pack_context->start = pack_context->current = (uint8_t*)data;
 80015b2:	68fb      	ldr	r3, [r7, #12]
 80015b4:	68ba      	ldr	r2, [r7, #8]
 80015b6:	601a      	str	r2, [r3, #0]
 80015b8:	68fb      	ldr	r3, [r7, #12]
 80015ba:	681a      	ldr	r2, [r3, #0]
 80015bc:	68fb      	ldr	r3, [r7, #12]
 80015be:	605a      	str	r2, [r3, #4]
    pack_context->end = pack_context->start + length;
 80015c0:	68fb      	ldr	r3, [r7, #12]
 80015c2:	685a      	ldr	r2, [r3, #4]
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	441a      	add	r2, r3
 80015c8:	68fb      	ldr	r3, [r7, #12]
 80015ca:	609a      	str	r2, [r3, #8]
    pack_context->be_compatible = false;
 80015cc:	68fb      	ldr	r3, [r7, #12]
 80015ce:	2200      	movs	r2, #0
 80015d0:	731a      	strb	r2, [r3, #12]
    pack_context->err_no = 0;
 80015d2:	68fb      	ldr	r3, [r7, #12]
 80015d4:	2200      	movs	r2, #0
 80015d6:	615a      	str	r2, [r3, #20]
    pack_context->handle_pack_overflow = hpo;
 80015d8:	68fb      	ldr	r3, [r7, #12]
 80015da:	683a      	ldr	r2, [r7, #0]
 80015dc:	619a      	str	r2, [r3, #24]
    pack_context->handle_flush = NULL;
 80015de:	68fb      	ldr	r3, [r7, #12]
 80015e0:	2200      	movs	r2, #0
 80015e2:	61da      	str	r2, [r3, #28]
    pack_context->return_code = test_byte_order();
 80015e4:	f7ff ffc6 	bl	8001574 <test_byte_order>
 80015e8:	4602      	mov	r2, r0
 80015ea:	68fb      	ldr	r3, [r7, #12]
 80015ec:	611a      	str	r2, [r3, #16]
    return pack_context->return_code;
 80015ee:	68fb      	ldr	r3, [r7, #12]
 80015f0:	691b      	ldr	r3, [r3, #16]
}
 80015f2:	4618      	mov	r0, r3
 80015f4:	3710      	adds	r7, #16
 80015f6:	46bd      	mov	sp, r7
 80015f8:	bd80      	pop	{r7, pc}

080015fa <cw_pack_unsigned>:

/*  Packing routines  --------------------------------------------------------------------------------  */


void cw_pack_unsigned(cw_pack_context* pack_context, uint64_t i)
{
 80015fa:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80015fe:	b0a2      	sub	sp, #136	; 0x88
 8001600:	af00      	add	r7, sp, #0
 8001602:	64f8      	str	r0, [r7, #76]	; 0x4c
 8001604:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40
    if (pack_context->return_code)
 8001608:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800160a:	691b      	ldr	r3, [r3, #16]
 800160c:	2b00      	cmp	r3, #0
 800160e:	f040 81b9 	bne.w	8001984 <cw_pack_unsigned+0x38a>
        return;
    
    if (i < 128)
 8001612:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8001616:	2a80      	cmp	r2, #128	; 0x80
 8001618:	f173 0300 	sbcs.w	r3, r3, #0
 800161c:	d224      	bcs.n	8001668 <cw_pack_unsigned+0x6e>
        tryMove0(i);
 800161e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001620:	681a      	ldr	r2, [r3, #0]
 8001622:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001624:	689b      	ldr	r3, [r3, #8]
 8001626:	429a      	cmp	r2, r3
 8001628:	d115      	bne.n	8001656 <cw_pack_unsigned+0x5c>
 800162a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800162c:	699b      	ldr	r3, [r3, #24]
 800162e:	2b00      	cmp	r3, #0
 8001630:	d104      	bne.n	800163c <cw_pack_unsigned+0x42>
 8001632:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001634:	f06f 0201 	mvn.w	r2, #1
 8001638:	611a      	str	r2, [r3, #16]
 800163a:	e1a4      	b.n	8001986 <cw_pack_unsigned+0x38c>
 800163c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800163e:	699b      	ldr	r3, [r3, #24]
 8001640:	2101      	movs	r1, #1
 8001642:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 8001644:	4798      	blx	r3
 8001646:	6578      	str	r0, [r7, #84]	; 0x54
 8001648:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800164a:	2b00      	cmp	r3, #0
 800164c:	d003      	beq.n	8001656 <cw_pack_unsigned+0x5c>
 800164e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001650:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8001652:	611a      	str	r2, [r3, #16]
 8001654:	e197      	b.n	8001986 <cw_pack_unsigned+0x38c>
 8001656:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001658:	681b      	ldr	r3, [r3, #0]
 800165a:	1c59      	adds	r1, r3, #1
 800165c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800165e:	6011      	str	r1, [r2, #0]
 8001660:	f897 2040 	ldrb.w	r2, [r7, #64]	; 0x40
 8001664:	701a      	strb	r2, [r3, #0]
 8001666:	e18e      	b.n	8001986 <cw_pack_unsigned+0x38c>

    if (i < 256)
 8001668:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800166c:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
 8001670:	f173 0300 	sbcs.w	r3, r3, #0
 8001674:	d23e      	bcs.n	80016f4 <cw_pack_unsigned+0xfa>
        tryMove1(0xcc, i);
 8001676:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001678:	681b      	ldr	r3, [r3, #0]
 800167a:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800167e:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8001682:	3302      	adds	r3, #2
 8001684:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8001688:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800168a:	689b      	ldr	r3, [r3, #8]
 800168c:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8001690:	429a      	cmp	r2, r3
 8001692:	d91e      	bls.n	80016d2 <cw_pack_unsigned+0xd8>
 8001694:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001696:	699b      	ldr	r3, [r3, #24]
 8001698:	2b00      	cmp	r3, #0
 800169a:	d104      	bne.n	80016a6 <cw_pack_unsigned+0xac>
 800169c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800169e:	f06f 0201 	mvn.w	r2, #1
 80016a2:	611a      	str	r2, [r3, #16]
 80016a4:	e16f      	b.n	8001986 <cw_pack_unsigned+0x38c>
 80016a6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80016a8:	699b      	ldr	r3, [r3, #24]
 80016aa:	2102      	movs	r1, #2
 80016ac:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 80016ae:	4798      	blx	r3
 80016b0:	65b8      	str	r0, [r7, #88]	; 0x58
 80016b2:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80016b4:	2b00      	cmp	r3, #0
 80016b6:	d003      	beq.n	80016c0 <cw_pack_unsigned+0xc6>
 80016b8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80016ba:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80016bc:	611a      	str	r2, [r3, #16]
 80016be:	e162      	b.n	8001986 <cw_pack_unsigned+0x38c>
 80016c0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80016c2:	681b      	ldr	r3, [r3, #0]
 80016c4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80016c8:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80016cc:	3302      	adds	r3, #2
 80016ce:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80016d2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80016d4:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80016d8:	601a      	str	r2, [r3, #0]
 80016da:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80016de:	1c5a      	adds	r2, r3, #1
 80016e0:	f8c7 2084 	str.w	r2, [r7, #132]	; 0x84
 80016e4:	22cc      	movs	r2, #204	; 0xcc
 80016e6:	701a      	strb	r2, [r3, #0]
 80016e8:	f897 2040 	ldrb.w	r2, [r7, #64]	; 0x40
 80016ec:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80016f0:	701a      	strb	r2, [r3, #0]
 80016f2:	e148      	b.n	8001986 <cw_pack_unsigned+0x38c>

    if (i < 0x10000L)
 80016f4:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80016f8:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 80016fc:	f173 0300 	sbcs.w	r3, r3, #0
 8001700:	d244      	bcs.n	800178c <cw_pack_unsigned+0x192>
    {
        tryMove2(0xcd, i);
 8001702:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001704:	681b      	ldr	r3, [r3, #0]
 8001706:	67fb      	str	r3, [r7, #124]	; 0x7c
 8001708:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800170a:	3303      	adds	r3, #3
 800170c:	67bb      	str	r3, [r7, #120]	; 0x78
 800170e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001710:	689b      	ldr	r3, [r3, #8]
 8001712:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8001714:	429a      	cmp	r2, r3
 8001716:	d91b      	bls.n	8001750 <cw_pack_unsigned+0x156>
 8001718:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800171a:	699b      	ldr	r3, [r3, #24]
 800171c:	2b00      	cmp	r3, #0
 800171e:	d104      	bne.n	800172a <cw_pack_unsigned+0x130>
 8001720:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001722:	f06f 0201 	mvn.w	r2, #1
 8001726:	611a      	str	r2, [r3, #16]
 8001728:	e12d      	b.n	8001986 <cw_pack_unsigned+0x38c>
 800172a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800172c:	699b      	ldr	r3, [r3, #24]
 800172e:	2103      	movs	r1, #3
 8001730:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 8001732:	4798      	blx	r3
 8001734:	65f8      	str	r0, [r7, #92]	; 0x5c
 8001736:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001738:	2b00      	cmp	r3, #0
 800173a:	d003      	beq.n	8001744 <cw_pack_unsigned+0x14a>
 800173c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800173e:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8001740:	611a      	str	r2, [r3, #16]
 8001742:	e120      	b.n	8001986 <cw_pack_unsigned+0x38c>
 8001744:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001746:	681b      	ldr	r3, [r3, #0]
 8001748:	67fb      	str	r3, [r7, #124]	; 0x7c
 800174a:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800174c:	3303      	adds	r3, #3
 800174e:	67bb      	str	r3, [r7, #120]	; 0x78
 8001750:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001752:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8001754:	601a      	str	r2, [r3, #0]
 8001756:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8001758:	1c5a      	adds	r2, r3, #1
 800175a:	67fa      	str	r2, [r7, #124]	; 0x7c
 800175c:	22cd      	movs	r2, #205	; 0xcd
 800175e:	701a      	strb	r2, [r3, #0]
 8001760:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 8001764:	f04f 0200 	mov.w	r2, #0
 8001768:	f04f 0300 	mov.w	r3, #0
 800176c:	0a02      	lsrs	r2, r0, #8
 800176e:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 8001772:	0a0b      	lsrs	r3, r1, #8
 8001774:	b293      	uxth	r3, r2
 8001776:	b2db      	uxtb	r3, r3
 8001778:	b29a      	uxth	r2, r3
 800177a:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 800177e:	021b      	lsls	r3, r3, #8
 8001780:	b29b      	uxth	r3, r3
 8001782:	4313      	orrs	r3, r2
 8001784:	b29a      	uxth	r2, r3
 8001786:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8001788:	801a      	strh	r2, [r3, #0]
 800178a:	e0fc      	b.n	8001986 <cw_pack_unsigned+0x38c>
    }
    if (i < 0x100000000LL)
 800178c:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8001790:	2b01      	cmp	r3, #1
 8001792:	d240      	bcs.n	8001816 <cw_pack_unsigned+0x21c>
        tryMove4(0xce, i);
 8001794:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001796:	681b      	ldr	r3, [r3, #0]
 8001798:	677b      	str	r3, [r7, #116]	; 0x74
 800179a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800179c:	3305      	adds	r3, #5
 800179e:	673b      	str	r3, [r7, #112]	; 0x70
 80017a0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80017a2:	689b      	ldr	r3, [r3, #8]
 80017a4:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 80017a6:	429a      	cmp	r2, r3
 80017a8:	d91b      	bls.n	80017e2 <cw_pack_unsigned+0x1e8>
 80017aa:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80017ac:	699b      	ldr	r3, [r3, #24]
 80017ae:	2b00      	cmp	r3, #0
 80017b0:	d104      	bne.n	80017bc <cw_pack_unsigned+0x1c2>
 80017b2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80017b4:	f06f 0201 	mvn.w	r2, #1
 80017b8:	611a      	str	r2, [r3, #16]
 80017ba:	e0e4      	b.n	8001986 <cw_pack_unsigned+0x38c>
 80017bc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80017be:	699b      	ldr	r3, [r3, #24]
 80017c0:	2105      	movs	r1, #5
 80017c2:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 80017c4:	4798      	blx	r3
 80017c6:	6638      	str	r0, [r7, #96]	; 0x60
 80017c8:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80017ca:	2b00      	cmp	r3, #0
 80017cc:	d003      	beq.n	80017d6 <cw_pack_unsigned+0x1dc>
 80017ce:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80017d0:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80017d2:	611a      	str	r2, [r3, #16]
 80017d4:	e0d7      	b.n	8001986 <cw_pack_unsigned+0x38c>
 80017d6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80017d8:	681b      	ldr	r3, [r3, #0]
 80017da:	677b      	str	r3, [r7, #116]	; 0x74
 80017dc:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80017de:	3305      	adds	r3, #5
 80017e0:	673b      	str	r3, [r7, #112]	; 0x70
 80017e2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80017e4:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 80017e6:	601a      	str	r2, [r3, #0]
 80017e8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80017ea:	1c5a      	adds	r2, r3, #1
 80017ec:	677a      	str	r2, [r7, #116]	; 0x74
 80017ee:	22ce      	movs	r2, #206	; 0xce
 80017f0:	701a      	strb	r2, [r3, #0]
 80017f2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80017f4:	0e1a      	lsrs	r2, r3, #24
 80017f6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80017f8:	0a1b      	lsrs	r3, r3, #8
 80017fa:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 80017fe:	431a      	orrs	r2, r3
 8001800:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001802:	021b      	lsls	r3, r3, #8
 8001804:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8001808:	431a      	orrs	r2, r3
 800180a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800180c:	061b      	lsls	r3, r3, #24
 800180e:	431a      	orrs	r2, r3
 8001810:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001812:	601a      	str	r2, [r3, #0]
 8001814:	e0b7      	b.n	8001986 <cw_pack_unsigned+0x38c>

    tryMove8(0xcf,i);
 8001816:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001818:	681b      	ldr	r3, [r3, #0]
 800181a:	66fb      	str	r3, [r7, #108]	; 0x6c
 800181c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800181e:	3309      	adds	r3, #9
 8001820:	66bb      	str	r3, [r7, #104]	; 0x68
 8001822:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001824:	689a      	ldr	r2, [r3, #8]
 8001826:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001828:	4293      	cmp	r3, r2
 800182a:	d91b      	bls.n	8001864 <cw_pack_unsigned+0x26a>
 800182c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800182e:	699b      	ldr	r3, [r3, #24]
 8001830:	2b00      	cmp	r3, #0
 8001832:	d104      	bne.n	800183e <cw_pack_unsigned+0x244>
 8001834:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001836:	f06f 0201 	mvn.w	r2, #1
 800183a:	611a      	str	r2, [r3, #16]
 800183c:	e0a3      	b.n	8001986 <cw_pack_unsigned+0x38c>
 800183e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001840:	699b      	ldr	r3, [r3, #24]
 8001842:	2109      	movs	r1, #9
 8001844:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 8001846:	4798      	blx	r3
 8001848:	6678      	str	r0, [r7, #100]	; 0x64
 800184a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800184c:	2b00      	cmp	r3, #0
 800184e:	d003      	beq.n	8001858 <cw_pack_unsigned+0x25e>
 8001850:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001852:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8001854:	611a      	str	r2, [r3, #16]
 8001856:	e096      	b.n	8001986 <cw_pack_unsigned+0x38c>
 8001858:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800185a:	681b      	ldr	r3, [r3, #0]
 800185c:	66fb      	str	r3, [r7, #108]	; 0x6c
 800185e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001860:	3309      	adds	r3, #9
 8001862:	66bb      	str	r3, [r7, #104]	; 0x68
 8001864:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8001866:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001868:	6013      	str	r3, [r2, #0]
 800186a:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800186c:	1c53      	adds	r3, r2, #1
 800186e:	66fb      	str	r3, [r7, #108]	; 0x6c
 8001870:	23cf      	movs	r3, #207	; 0xcf
 8001872:	7013      	strb	r3, [r2, #0]
 8001874:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001876:	0a1a      	lsrs	r2, r3, #8
 8001878:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800187a:	061b      	lsls	r3, r3, #24
 800187c:	ea42 0503 	orr.w	r5, r2, r3
 8001880:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001882:	0a1a      	lsrs	r2, r3, #8
 8001884:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001886:	061b      	lsls	r3, r3, #24
 8001888:	ea42 0403 	orr.w	r4, r2, r3
 800188c:	f404 437f 	and.w	r3, r4, #65280	; 0xff00
 8001890:	63bb      	str	r3, [r7, #56]	; 0x38
 8001892:	f405 437f 	and.w	r3, r5, #65280	; 0xff00
 8001896:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001898:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800189a:	021a      	lsls	r2, r3, #8
 800189c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800189e:	0e1b      	lsrs	r3, r3, #24
 80018a0:	ea42 0a03 	orr.w	sl, r2, r3
 80018a4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80018a6:	021a      	lsls	r2, r3, #8
 80018a8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80018aa:	0e1b      	lsrs	r3, r3, #24
 80018ac:	ea42 0b03 	orr.w	fp, r2, r3
 80018b0:	f40a 087f 	and.w	r8, sl, #16711680	; 0xff0000
 80018b4:	f40b 097f 	and.w	r9, fp, #16711680	; 0xff0000
 80018b8:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	; 0x38
 80018bc:	460b      	mov	r3, r1
 80018be:	ea43 0308 	orr.w	r3, r3, r8
 80018c2:	633b      	str	r3, [r7, #48]	; 0x30
 80018c4:	4613      	mov	r3, r2
 80018c6:	ea43 0309 	orr.w	r3, r3, r9
 80018ca:	637b      	str	r3, [r7, #52]	; 0x34
 80018cc:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80018d0:	f04f 0000 	mov.w	r0, #0
 80018d4:	f04f 0100 	mov.w	r1, #0
 80018d8:	0a10      	lsrs	r0, r2, #8
 80018da:	ea40 6003 	orr.w	r0, r0, r3, lsl #24
 80018de:	0a19      	lsrs	r1, r3, #8
 80018e0:	f000 437f 	and.w	r3, r0, #4278190080	; 0xff000000
 80018e4:	62bb      	str	r3, [r7, #40]	; 0x28
 80018e6:	2300      	movs	r3, #0
 80018e8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80018ea:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 80018ee:	4623      	mov	r3, r4
 80018f0:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 80018f4:	4602      	mov	r2, r0
 80018f6:	4313      	orrs	r3, r2
 80018f8:	623b      	str	r3, [r7, #32]
 80018fa:	462b      	mov	r3, r5
 80018fc:	460a      	mov	r2, r1
 80018fe:	4313      	orrs	r3, r2
 8001900:	627b      	str	r3, [r7, #36]	; 0x24
 8001902:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 8001906:	f04f 0200 	mov.w	r2, #0
 800190a:	f04f 0300 	mov.w	r3, #0
 800190e:	020b      	lsls	r3, r1, #8
 8001910:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8001914:	0202      	lsls	r2, r0, #8
 8001916:	2100      	movs	r1, #0
 8001918:	61b9      	str	r1, [r7, #24]
 800191a:	f003 03ff 	and.w	r3, r3, #255	; 0xff
 800191e:	61fb      	str	r3, [r7, #28]
 8001920:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8001924:	4623      	mov	r3, r4
 8001926:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800192a:	4602      	mov	r2, r0
 800192c:	4313      	orrs	r3, r2
 800192e:	613b      	str	r3, [r7, #16]
 8001930:	462b      	mov	r3, r5
 8001932:	460a      	mov	r2, r1
 8001934:	4313      	orrs	r3, r2
 8001936:	617b      	str	r3, [r7, #20]
 8001938:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 800193c:	f04f 0200 	mov.w	r2, #0
 8001940:	f04f 0300 	mov.w	r3, #0
 8001944:	0e0a      	lsrs	r2, r1, #24
 8001946:	2300      	movs	r3, #0
 8001948:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 800194c:	4621      	mov	r1, r4
 800194e:	4311      	orrs	r1, r2
 8001950:	60b9      	str	r1, [r7, #8]
 8001952:	4629      	mov	r1, r5
 8001954:	4319      	orrs	r1, r3
 8001956:	60f9      	str	r1, [r7, #12]
 8001958:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 800195c:	f04f 0200 	mov.w	r2, #0
 8001960:	f04f 0300 	mov.w	r3, #0
 8001964:	0603      	lsls	r3, r0, #24
 8001966:	2200      	movs	r2, #0
 8001968:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800196c:	4621      	mov	r1, r4
 800196e:	4311      	orrs	r1, r2
 8001970:	6039      	str	r1, [r7, #0]
 8001972:	4629      	mov	r1, r5
 8001974:	4319      	orrs	r1, r3
 8001976:	6079      	str	r1, [r7, #4]
 8001978:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800197a:	e9d7 1200 	ldrd	r1, r2, [r7]
 800197e:	e9c3 1200 	strd	r1, r2, [r3]
 8001982:	e000      	b.n	8001986 <cw_pack_unsigned+0x38c>
        return;
 8001984:	bf00      	nop
}
 8001986:	3788      	adds	r7, #136	; 0x88
 8001988:	46bd      	mov	sp, r7
 800198a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

0800198e <cw_pack_float>:
    tryMove8(0xd3,i);
}


void cw_pack_float(cw_pack_context* pack_context, float f)
{
 800198e:	b580      	push	{r7, lr}
 8001990:	b086      	sub	sp, #24
 8001992:	af00      	add	r7, sp, #0
 8001994:	6078      	str	r0, [r7, #4]
 8001996:	ed87 0a00 	vstr	s0, [r7]
    if (pack_context->return_code)
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	691b      	ldr	r3, [r3, #16]
 800199e:	2b00      	cmp	r3, #0
 80019a0:	d143      	bne.n	8001a2a <cw_pack_float+0x9c>
        return;
    
    uint32_t tmp = *((uint32_t*)&f);
 80019a2:	463b      	mov	r3, r7
 80019a4:	681b      	ldr	r3, [r3, #0]
 80019a6:	60fb      	str	r3, [r7, #12]
    tryMove4(0xca,tmp);
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	681b      	ldr	r3, [r3, #0]
 80019ac:	617b      	str	r3, [r7, #20]
 80019ae:	697b      	ldr	r3, [r7, #20]
 80019b0:	3305      	adds	r3, #5
 80019b2:	613b      	str	r3, [r7, #16]
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	689b      	ldr	r3, [r3, #8]
 80019b8:	693a      	ldr	r2, [r7, #16]
 80019ba:	429a      	cmp	r2, r3
 80019bc:	d91b      	bls.n	80019f6 <cw_pack_float+0x68>
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	699b      	ldr	r3, [r3, #24]
 80019c2:	2b00      	cmp	r3, #0
 80019c4:	d104      	bne.n	80019d0 <cw_pack_float+0x42>
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	f06f 0201 	mvn.w	r2, #1
 80019cc:	611a      	str	r2, [r3, #16]
 80019ce:	e02d      	b.n	8001a2c <cw_pack_float+0x9e>
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	699b      	ldr	r3, [r3, #24]
 80019d4:	2105      	movs	r1, #5
 80019d6:	6878      	ldr	r0, [r7, #4]
 80019d8:	4798      	blx	r3
 80019da:	60b8      	str	r0, [r7, #8]
 80019dc:	68bb      	ldr	r3, [r7, #8]
 80019de:	2b00      	cmp	r3, #0
 80019e0:	d003      	beq.n	80019ea <cw_pack_float+0x5c>
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	68ba      	ldr	r2, [r7, #8]
 80019e6:	611a      	str	r2, [r3, #16]
 80019e8:	e020      	b.n	8001a2c <cw_pack_float+0x9e>
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	681b      	ldr	r3, [r3, #0]
 80019ee:	617b      	str	r3, [r7, #20]
 80019f0:	697b      	ldr	r3, [r7, #20]
 80019f2:	3305      	adds	r3, #5
 80019f4:	613b      	str	r3, [r7, #16]
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	693a      	ldr	r2, [r7, #16]
 80019fa:	601a      	str	r2, [r3, #0]
 80019fc:	697b      	ldr	r3, [r7, #20]
 80019fe:	1c5a      	adds	r2, r3, #1
 8001a00:	617a      	str	r2, [r7, #20]
 8001a02:	22ca      	movs	r2, #202	; 0xca
 8001a04:	701a      	strb	r2, [r3, #0]
 8001a06:	68fb      	ldr	r3, [r7, #12]
 8001a08:	0e1a      	lsrs	r2, r3, #24
 8001a0a:	68fb      	ldr	r3, [r7, #12]
 8001a0c:	0a1b      	lsrs	r3, r3, #8
 8001a0e:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 8001a12:	431a      	orrs	r2, r3
 8001a14:	68fb      	ldr	r3, [r7, #12]
 8001a16:	021b      	lsls	r3, r3, #8
 8001a18:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8001a1c:	431a      	orrs	r2, r3
 8001a1e:	68fb      	ldr	r3, [r7, #12]
 8001a20:	061b      	lsls	r3, r3, #24
 8001a22:	431a      	orrs	r2, r3
 8001a24:	697b      	ldr	r3, [r7, #20]
 8001a26:	601a      	str	r2, [r3, #0]
 8001a28:	e000      	b.n	8001a2c <cw_pack_float+0x9e>
        return;
 8001a2a:	bf00      	nop
}
 8001a2c:	3718      	adds	r7, #24
 8001a2e:	46bd      	mov	sp, r7
 8001a30:	bd80      	pop	{r7, pc}

08001a32 <cw_pack_boolean>:
    tryMove0(0xc2);
}


void cw_pack_boolean(cw_pack_context* pack_context, bool b)
{
 8001a32:	b580      	push	{r7, lr}
 8001a34:	b084      	sub	sp, #16
 8001a36:	af00      	add	r7, sp, #0
 8001a38:	6078      	str	r0, [r7, #4]
 8001a3a:	460b      	mov	r3, r1
 8001a3c:	70fb      	strb	r3, [r7, #3]
    if (pack_context->return_code)
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	691b      	ldr	r3, [r3, #16]
 8001a42:	2b00      	cmp	r3, #0
 8001a44:	d129      	bne.n	8001a9a <cw_pack_boolean+0x68>
        return;
    
    tryMove0(b? 0xc3: 0xc2);
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	681a      	ldr	r2, [r3, #0]
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	689b      	ldr	r3, [r3, #8]
 8001a4e:	429a      	cmp	r2, r3
 8001a50:	d115      	bne.n	8001a7e <cw_pack_boolean+0x4c>
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	699b      	ldr	r3, [r3, #24]
 8001a56:	2b00      	cmp	r3, #0
 8001a58:	d104      	bne.n	8001a64 <cw_pack_boolean+0x32>
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	f06f 0201 	mvn.w	r2, #1
 8001a60:	611a      	str	r2, [r3, #16]
 8001a62:	e01b      	b.n	8001a9c <cw_pack_boolean+0x6a>
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	699b      	ldr	r3, [r3, #24]
 8001a68:	2101      	movs	r1, #1
 8001a6a:	6878      	ldr	r0, [r7, #4]
 8001a6c:	4798      	blx	r3
 8001a6e:	60f8      	str	r0, [r7, #12]
 8001a70:	68fb      	ldr	r3, [r7, #12]
 8001a72:	2b00      	cmp	r3, #0
 8001a74:	d003      	beq.n	8001a7e <cw_pack_boolean+0x4c>
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	68fa      	ldr	r2, [r7, #12]
 8001a7a:	611a      	str	r2, [r3, #16]
 8001a7c:	e00e      	b.n	8001a9c <cw_pack_boolean+0x6a>
 8001a7e:	78fb      	ldrb	r3, [r7, #3]
 8001a80:	2b00      	cmp	r3, #0
 8001a82:	d001      	beq.n	8001a88 <cw_pack_boolean+0x56>
 8001a84:	20c3      	movs	r0, #195	; 0xc3
 8001a86:	e000      	b.n	8001a8a <cw_pack_boolean+0x58>
 8001a88:	20c2      	movs	r0, #194	; 0xc2
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	681b      	ldr	r3, [r3, #0]
 8001a8e:	1c59      	adds	r1, r3, #1
 8001a90:	687a      	ldr	r2, [r7, #4]
 8001a92:	6011      	str	r1, [r2, #0]
 8001a94:	4602      	mov	r2, r0
 8001a96:	701a      	strb	r2, [r3, #0]
 8001a98:	e000      	b.n	8001a9c <cw_pack_boolean+0x6a>
        return;
 8001a9a:	bf00      	nop
}
 8001a9c:	3710      	adds	r7, #16
 8001a9e:	46bd      	mov	sp, r7
 8001aa0:	bd80      	pop	{r7, pc}

08001aa2 <cw_unpack_context_init>:

/*******************************   U N P A C K   **********************************/


int cw_unpack_context_init (cw_unpack_context* unpack_context, const void* data, unsigned long length, unpack_underflow_handler huu)
{
 8001aa2:	b580      	push	{r7, lr}
 8001aa4:	b084      	sub	sp, #16
 8001aa6:	af00      	add	r7, sp, #0
 8001aa8:	60f8      	str	r0, [r7, #12]
 8001aaa:	60b9      	str	r1, [r7, #8]
 8001aac:	607a      	str	r2, [r7, #4]
 8001aae:	603b      	str	r3, [r7, #0]
    unpack_context->start = unpack_context->current = (uint8_t*)data;
 8001ab0:	68fb      	ldr	r3, [r7, #12]
 8001ab2:	68ba      	ldr	r2, [r7, #8]
 8001ab4:	61da      	str	r2, [r3, #28]
 8001ab6:	68fb      	ldr	r3, [r7, #12]
 8001ab8:	69da      	ldr	r2, [r3, #28]
 8001aba:	68fb      	ldr	r3, [r7, #12]
 8001abc:	619a      	str	r2, [r3, #24]
    unpack_context->end = unpack_context->start + length;
 8001abe:	68fb      	ldr	r3, [r7, #12]
 8001ac0:	699a      	ldr	r2, [r3, #24]
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	441a      	add	r2, r3
 8001ac6:	68fb      	ldr	r3, [r7, #12]
 8001ac8:	621a      	str	r2, [r3, #32]
    unpack_context->return_code = test_byte_order();
 8001aca:	f7ff fd53 	bl	8001574 <test_byte_order>
 8001ace:	4602      	mov	r2, r0
 8001ad0:	68fb      	ldr	r3, [r7, #12]
 8001ad2:	625a      	str	r2, [r3, #36]	; 0x24
    unpack_context->err_no = 0;
 8001ad4:	68fb      	ldr	r3, [r7, #12]
 8001ad6:	2200      	movs	r2, #0
 8001ad8:	629a      	str	r2, [r3, #40]	; 0x28
    unpack_context->handle_unpack_underflow = huu;
 8001ada:	68fb      	ldr	r3, [r7, #12]
 8001adc:	683a      	ldr	r2, [r7, #0]
 8001ade:	62da      	str	r2, [r3, #44]	; 0x2c
    return unpack_context->return_code;
 8001ae0:	68fb      	ldr	r3, [r7, #12]
 8001ae2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
}
 8001ae4:	4618      	mov	r0, r3
 8001ae6:	3710      	adds	r7, #16
 8001ae8:	46bd      	mov	sp, r7
 8001aea:	bd80      	pop	{r7, pc}

08001aec <cw_unpack_next>:
/*  Unpacking routines  ----------------------------------------------------------  */



void cw_unpack_next (cw_unpack_context* unpack_context)
{
 8001aec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001af0:	f5ad 7d5d 	sub.w	sp, sp, #884	; 0x374
 8001af4:	af00      	add	r7, sp, #0
 8001af6:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8001afa:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8001afe:	6018      	str	r0, [r3, #0]
    if (unpack_context->return_code)
 8001b00:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8001b04:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8001b08:	681b      	ldr	r3, [r3, #0]
 8001b0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b0c:	2b00      	cmp	r3, #0
 8001b0e:	f044 84bc 	bne.w	800648a <cw_unpack_next+0x499e>
    uint32_t    tmpu32;
    uint16_t    tmpu16;
    uint8_t*    p;
    
#define buffer_end_return_code  CWP_RC_END_OF_INPUT;
    cw_unpack_assert_space(1);
 8001b12:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8001b16:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8001b1a:	681b      	ldr	r3, [r3, #0]
 8001b1c:	69db      	ldr	r3, [r3, #28]
 8001b1e:	f8c7 336c 	str.w	r3, [r7, #876]	; 0x36c
 8001b22:	f8d7 336c 	ldr.w	r3, [r7, #876]	; 0x36c
 8001b26:	3301      	adds	r3, #1
 8001b28:	f8c7 32d8 	str.w	r3, [r7, #728]	; 0x2d8
 8001b2c:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8001b30:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8001b34:	681b      	ldr	r3, [r3, #0]
 8001b36:	6a1a      	ldr	r2, [r3, #32]
 8001b38:	f8d7 32d8 	ldr.w	r3, [r7, #728]	; 0x2d8
 8001b3c:	4293      	cmp	r3, r2
 8001b3e:	d962      	bls.n	8001c06 <cw_unpack_next+0x11a>
 8001b40:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8001b44:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8001b48:	681b      	ldr	r3, [r3, #0]
 8001b4a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001b4c:	2b00      	cmp	r3, #0
 8001b4e:	d111      	bne.n	8001b74 <cw_unpack_next+0x88>
 8001b50:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8001b54:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8001b58:	681b      	ldr	r3, [r3, #0]
 8001b5a:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001b5e:	801a      	strh	r2, [r3, #0]
 8001b60:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8001b64:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8001b68:	681b      	ldr	r3, [r3, #0]
 8001b6a:	f04f 32ff 	mov.w	r2, #4294967295
 8001b6e:	625a      	str	r2, [r3, #36]	; 0x24
 8001b70:	f004 bc94 	b.w	800649c <cw_unpack_next+0x49b0>
 8001b74:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8001b78:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8001b7c:	681b      	ldr	r3, [r3, #0]
 8001b7e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001b80:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8001b84:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8001b88:	2101      	movs	r1, #1
 8001b8a:	6818      	ldr	r0, [r3, #0]
 8001b8c:	4790      	blx	r2
 8001b8e:	f8c7 02b8 	str.w	r0, [r7, #696]	; 0x2b8
 8001b92:	f8d7 32b8 	ldr.w	r3, [r7, #696]	; 0x2b8
 8001b96:	2b00      	cmp	r3, #0
 8001b98:	d028      	beq.n	8001bec <cw_unpack_next+0x100>
 8001b9a:	f8d7 32b8 	ldr.w	r3, [r7, #696]	; 0x2b8
 8001b9e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001ba2:	d011      	beq.n	8001bc8 <cw_unpack_next+0xdc>
 8001ba4:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8001ba8:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8001bac:	681b      	ldr	r3, [r3, #0]
 8001bae:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001bb2:	801a      	strh	r2, [r3, #0]
 8001bb4:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8001bb8:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8001bbc:	681b      	ldr	r3, [r3, #0]
 8001bbe:	f8d7 22b8 	ldr.w	r2, [r7, #696]	; 0x2b8
 8001bc2:	625a      	str	r2, [r3, #36]	; 0x24
 8001bc4:	f004 bc6a 	b.w	800649c <cw_unpack_next+0x49b0>
 8001bc8:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8001bcc:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8001bd0:	681b      	ldr	r3, [r3, #0]
 8001bd2:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001bd6:	801a      	strh	r2, [r3, #0]
 8001bd8:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8001bdc:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8001be0:	681b      	ldr	r3, [r3, #0]
 8001be2:	f04f 32ff 	mov.w	r2, #4294967295
 8001be6:	625a      	str	r2, [r3, #36]	; 0x24
 8001be8:	f004 bc58 	b.w	800649c <cw_unpack_next+0x49b0>
 8001bec:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8001bf0:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8001bf4:	681b      	ldr	r3, [r3, #0]
 8001bf6:	69db      	ldr	r3, [r3, #28]
 8001bf8:	f8c7 336c 	str.w	r3, [r7, #876]	; 0x36c
 8001bfc:	f8d7 336c 	ldr.w	r3, [r7, #876]	; 0x36c
 8001c00:	3301      	adds	r3, #1
 8001c02:	f8c7 32d8 	str.w	r3, [r7, #728]	; 0x2d8
 8001c06:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8001c0a:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8001c0e:	681a      	ldr	r2, [r3, #0]
 8001c10:	f8d7 32d8 	ldr.w	r3, [r7, #728]	; 0x2d8
 8001c14:	61d3      	str	r3, [r2, #28]
    uint8_t c = *p;
 8001c16:	f8d7 336c 	ldr.w	r3, [r7, #876]	; 0x36c
 8001c1a:	781b      	ldrb	r3, [r3, #0]
 8001c1c:	f887 32b7 	strb.w	r3, [r7, #695]	; 0x2b7
#undef buffer_end_return_code
#define buffer_end_return_code  CWP_RC_BUFFER_UNDERFLOW;
    switch (c)
 8001c20:	f897 32b7 	ldrb.w	r3, [r7, #695]	; 0x2b7
 8001c24:	2bff      	cmp	r3, #255	; 0xff
 8001c26:	f204 841f 	bhi.w	8006468 <cw_unpack_next+0x497c>
 8001c2a:	a201      	add	r2, pc, #4	; (adr r2, 8001c30 <cw_unpack_next+0x144>)
 8001c2c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001c30:	08002031 	.word	0x08002031
 8001c34:	08002031 	.word	0x08002031
 8001c38:	08002031 	.word	0x08002031
 8001c3c:	08002031 	.word	0x08002031
 8001c40:	08002031 	.word	0x08002031
 8001c44:	08002031 	.word	0x08002031
 8001c48:	08002031 	.word	0x08002031
 8001c4c:	08002031 	.word	0x08002031
 8001c50:	08002031 	.word	0x08002031
 8001c54:	08002031 	.word	0x08002031
 8001c58:	08002031 	.word	0x08002031
 8001c5c:	08002031 	.word	0x08002031
 8001c60:	08002031 	.word	0x08002031
 8001c64:	08002031 	.word	0x08002031
 8001c68:	08002031 	.word	0x08002031
 8001c6c:	08002031 	.word	0x08002031
 8001c70:	08002031 	.word	0x08002031
 8001c74:	08002031 	.word	0x08002031
 8001c78:	08002031 	.word	0x08002031
 8001c7c:	08002031 	.word	0x08002031
 8001c80:	08002031 	.word	0x08002031
 8001c84:	08002031 	.word	0x08002031
 8001c88:	08002031 	.word	0x08002031
 8001c8c:	08002031 	.word	0x08002031
 8001c90:	08002031 	.word	0x08002031
 8001c94:	08002031 	.word	0x08002031
 8001c98:	08002031 	.word	0x08002031
 8001c9c:	08002031 	.word	0x08002031
 8001ca0:	08002031 	.word	0x08002031
 8001ca4:	08002031 	.word	0x08002031
 8001ca8:	08002031 	.word	0x08002031
 8001cac:	08002031 	.word	0x08002031
 8001cb0:	08002031 	.word	0x08002031
 8001cb4:	08002031 	.word	0x08002031
 8001cb8:	08002031 	.word	0x08002031
 8001cbc:	08002031 	.word	0x08002031
 8001cc0:	08002031 	.word	0x08002031
 8001cc4:	08002031 	.word	0x08002031
 8001cc8:	08002031 	.word	0x08002031
 8001ccc:	08002031 	.word	0x08002031
 8001cd0:	08002031 	.word	0x08002031
 8001cd4:	08002031 	.word	0x08002031
 8001cd8:	08002031 	.word	0x08002031
 8001cdc:	08002031 	.word	0x08002031
 8001ce0:	08002031 	.word	0x08002031
 8001ce4:	08002031 	.word	0x08002031
 8001ce8:	08002031 	.word	0x08002031
 8001cec:	08002031 	.word	0x08002031
 8001cf0:	08002031 	.word	0x08002031
 8001cf4:	08002031 	.word	0x08002031
 8001cf8:	08002031 	.word	0x08002031
 8001cfc:	08002031 	.word	0x08002031
 8001d00:	08002031 	.word	0x08002031
 8001d04:	08002031 	.word	0x08002031
 8001d08:	08002031 	.word	0x08002031
 8001d0c:	08002031 	.word	0x08002031
 8001d10:	08002031 	.word	0x08002031
 8001d14:	08002031 	.word	0x08002031
 8001d18:	08002031 	.word	0x08002031
 8001d1c:	08002031 	.word	0x08002031
 8001d20:	08002031 	.word	0x08002031
 8001d24:	08002031 	.word	0x08002031
 8001d28:	08002031 	.word	0x08002031
 8001d2c:	08002031 	.word	0x08002031
 8001d30:	08002031 	.word	0x08002031
 8001d34:	08002031 	.word	0x08002031
 8001d38:	08002031 	.word	0x08002031
 8001d3c:	08002031 	.word	0x08002031
 8001d40:	08002031 	.word	0x08002031
 8001d44:	08002031 	.word	0x08002031
 8001d48:	08002031 	.word	0x08002031
 8001d4c:	08002031 	.word	0x08002031
 8001d50:	08002031 	.word	0x08002031
 8001d54:	08002031 	.word	0x08002031
 8001d58:	08002031 	.word	0x08002031
 8001d5c:	08002031 	.word	0x08002031
 8001d60:	08002031 	.word	0x08002031
 8001d64:	08002031 	.word	0x08002031
 8001d68:	08002031 	.word	0x08002031
 8001d6c:	08002031 	.word	0x08002031
 8001d70:	08002031 	.word	0x08002031
 8001d74:	08002031 	.word	0x08002031
 8001d78:	08002031 	.word	0x08002031
 8001d7c:	08002031 	.word	0x08002031
 8001d80:	08002031 	.word	0x08002031
 8001d84:	08002031 	.word	0x08002031
 8001d88:	08002031 	.word	0x08002031
 8001d8c:	08002031 	.word	0x08002031
 8001d90:	08002031 	.word	0x08002031
 8001d94:	08002031 	.word	0x08002031
 8001d98:	08002031 	.word	0x08002031
 8001d9c:	08002031 	.word	0x08002031
 8001da0:	08002031 	.word	0x08002031
 8001da4:	08002031 	.word	0x08002031
 8001da8:	08002031 	.word	0x08002031
 8001dac:	08002031 	.word	0x08002031
 8001db0:	08002031 	.word	0x08002031
 8001db4:	08002031 	.word	0x08002031
 8001db8:	08002031 	.word	0x08002031
 8001dbc:	08002031 	.word	0x08002031
 8001dc0:	08002031 	.word	0x08002031
 8001dc4:	08002031 	.word	0x08002031
 8001dc8:	08002031 	.word	0x08002031
 8001dcc:	08002031 	.word	0x08002031
 8001dd0:	08002031 	.word	0x08002031
 8001dd4:	08002031 	.word	0x08002031
 8001dd8:	08002031 	.word	0x08002031
 8001ddc:	08002031 	.word	0x08002031
 8001de0:	08002031 	.word	0x08002031
 8001de4:	08002031 	.word	0x08002031
 8001de8:	08002031 	.word	0x08002031
 8001dec:	08002031 	.word	0x08002031
 8001df0:	08002031 	.word	0x08002031
 8001df4:	08002031 	.word	0x08002031
 8001df8:	08002031 	.word	0x08002031
 8001dfc:	08002031 	.word	0x08002031
 8001e00:	08002031 	.word	0x08002031
 8001e04:	08002031 	.word	0x08002031
 8001e08:	08002031 	.word	0x08002031
 8001e0c:	08002031 	.word	0x08002031
 8001e10:	08002031 	.word	0x08002031
 8001e14:	08002031 	.word	0x08002031
 8001e18:	08002031 	.word	0x08002031
 8001e1c:	08002031 	.word	0x08002031
 8001e20:	08002031 	.word	0x08002031
 8001e24:	08002031 	.word	0x08002031
 8001e28:	08002031 	.word	0x08002031
 8001e2c:	08002031 	.word	0x08002031
 8001e30:	08002065 	.word	0x08002065
 8001e34:	08002065 	.word	0x08002065
 8001e38:	08002065 	.word	0x08002065
 8001e3c:	08002065 	.word	0x08002065
 8001e40:	08002065 	.word	0x08002065
 8001e44:	08002065 	.word	0x08002065
 8001e48:	08002065 	.word	0x08002065
 8001e4c:	08002065 	.word	0x08002065
 8001e50:	08002065 	.word	0x08002065
 8001e54:	08002065 	.word	0x08002065
 8001e58:	08002065 	.word	0x08002065
 8001e5c:	08002065 	.word	0x08002065
 8001e60:	08002065 	.word	0x08002065
 8001e64:	08002065 	.word	0x08002065
 8001e68:	08002065 	.word	0x08002065
 8001e6c:	08002065 	.word	0x08002065
 8001e70:	0800208d 	.word	0x0800208d
 8001e74:	0800208d 	.word	0x0800208d
 8001e78:	0800208d 	.word	0x0800208d
 8001e7c:	0800208d 	.word	0x0800208d
 8001e80:	0800208d 	.word	0x0800208d
 8001e84:	0800208d 	.word	0x0800208d
 8001e88:	0800208d 	.word	0x0800208d
 8001e8c:	0800208d 	.word	0x0800208d
 8001e90:	0800208d 	.word	0x0800208d
 8001e94:	0800208d 	.word	0x0800208d
 8001e98:	0800208d 	.word	0x0800208d
 8001e9c:	0800208d 	.word	0x0800208d
 8001ea0:	0800208d 	.word	0x0800208d
 8001ea4:	0800208d 	.word	0x0800208d
 8001ea8:	0800208d 	.word	0x0800208d
 8001eac:	0800208d 	.word	0x0800208d
 8001eb0:	080020b5 	.word	0x080020b5
 8001eb4:	080020b5 	.word	0x080020b5
 8001eb8:	080020b5 	.word	0x080020b5
 8001ebc:	080020b5 	.word	0x080020b5
 8001ec0:	080020b5 	.word	0x080020b5
 8001ec4:	080020b5 	.word	0x080020b5
 8001ec8:	080020b5 	.word	0x080020b5
 8001ecc:	080020b5 	.word	0x080020b5
 8001ed0:	080020b5 	.word	0x080020b5
 8001ed4:	080020b5 	.word	0x080020b5
 8001ed8:	080020b5 	.word	0x080020b5
 8001edc:	080020b5 	.word	0x080020b5
 8001ee0:	080020b5 	.word	0x080020b5
 8001ee4:	080020b5 	.word	0x080020b5
 8001ee8:	080020b5 	.word	0x080020b5
 8001eec:	080020b5 	.word	0x080020b5
 8001ef0:	080020b5 	.word	0x080020b5
 8001ef4:	080020b5 	.word	0x080020b5
 8001ef8:	080020b5 	.word	0x080020b5
 8001efc:	080020b5 	.word	0x080020b5
 8001f00:	080020b5 	.word	0x080020b5
 8001f04:	080020b5 	.word	0x080020b5
 8001f08:	080020b5 	.word	0x080020b5
 8001f0c:	080020b5 	.word	0x080020b5
 8001f10:	080020b5 	.word	0x080020b5
 8001f14:	080020b5 	.word	0x080020b5
 8001f18:	080020b5 	.word	0x080020b5
 8001f1c:	080020b5 	.word	0x080020b5
 8001f20:	080020b5 	.word	0x080020b5
 8001f24:	080020b5 	.word	0x080020b5
 8001f28:	080020b5 	.word	0x080020b5
 8001f2c:	080020b5 	.word	0x080020b5
 8001f30:	0800222b 	.word	0x0800222b
 8001f34:	08006469 	.word	0x08006469
 8001f38:	0800223f 	.word	0x0800223f
 8001f3c:	08002261 	.word	0x08002261
 8001f40:	08002283 	.word	0x08002283
 8001f44:	08002515 	.word	0x08002515
 8001f48:	080027c7 	.word	0x080027c7
 8001f4c:	08002ab3 	.word	0x08002ab3
 8001f50:	080032e7 	.word	0x080032e7
 8001f54:	080036cb 	.word	0x080036cb
 8001f58:	08003ae9 	.word	0x08003ae9
 8001f5c:	08003c83 	.word	0x08003c83
 8001f60:	08003f1d 	.word	0x08003f1d
 8001f64:	08004071 	.word	0x08004071
 8001f68:	080041e5 	.word	0x080041e5
 8001f6c:	08004393 	.word	0x08004393
 8001f70:	0800462d 	.word	0x0800462d
 8001f74:	080047a7 	.word	0x080047a7
 8001f78:	08004941 	.word	0x08004941
 8001f7c:	08004b13 	.word	0x08004b13
 8001f80:	08004dc9 	.word	0x08004dc9
 8001f84:	08004f5b 	.word	0x08004f5b
 8001f88:	080050ed 	.word	0x080050ed
 8001f8c:	080052cf 	.word	0x080052cf
 8001f90:	080055a7 	.word	0x080055a7
 8001f94:	08005721 	.word	0x08005721
 8001f98:	08005983 	.word	0x08005983
 8001f9c:	08005c05 	.word	0x08005c05
 8001fa0:	08005eb5 	.word	0x08005eb5
 8001fa4:	08005ff9 	.word	0x08005ff9
 8001fa8:	08006177 	.word	0x08006177
 8001fac:	080062bb 	.word	0x080062bb
 8001fb0:	08006439 	.word	0x08006439
 8001fb4:	08006439 	.word	0x08006439
 8001fb8:	08006439 	.word	0x08006439
 8001fbc:	08006439 	.word	0x08006439
 8001fc0:	08006439 	.word	0x08006439
 8001fc4:	08006439 	.word	0x08006439
 8001fc8:	08006439 	.word	0x08006439
 8001fcc:	08006439 	.word	0x08006439
 8001fd0:	08006439 	.word	0x08006439
 8001fd4:	08006439 	.word	0x08006439
 8001fd8:	08006439 	.word	0x08006439
 8001fdc:	08006439 	.word	0x08006439
 8001fe0:	08006439 	.word	0x08006439
 8001fe4:	08006439 	.word	0x08006439
 8001fe8:	08006439 	.word	0x08006439
 8001fec:	08006439 	.word	0x08006439
 8001ff0:	08006439 	.word	0x08006439
 8001ff4:	08006439 	.word	0x08006439
 8001ff8:	08006439 	.word	0x08006439
 8001ffc:	08006439 	.word	0x08006439
 8002000:	08006439 	.word	0x08006439
 8002004:	08006439 	.word	0x08006439
 8002008:	08006439 	.word	0x08006439
 800200c:	08006439 	.word	0x08006439
 8002010:	08006439 	.word	0x08006439
 8002014:	08006439 	.word	0x08006439
 8002018:	08006439 	.word	0x08006439
 800201c:	08006439 	.word	0x08006439
 8002020:	08006439 	.word	0x08006439
 8002024:	08006439 	.word	0x08006439
 8002028:	08006439 	.word	0x08006439
 800202c:	08006439 	.word	0x08006439
        case 0x58: case 0x59: case 0x5a: case 0x5b: case 0x5c: case 0x5d: case 0x5e: case 0x5f:
        case 0x60: case 0x61: case 0x62: case 0x63: case 0x64: case 0x65: case 0x66: case 0x67:
        case 0x68: case 0x69: case 0x6a: case 0x6b: case 0x6c: case 0x6d: case 0x6e: case 0x6f:
        case 0x70: case 0x71: case 0x72: case 0x73: case 0x74: case 0x75: case 0x76: case 0x77:
        case 0x78: case 0x79: case 0x7a: case 0x7b: case 0x7c: case 0x7d: case 0x7e: case 0x7f:
                    getDDItem(CWP_ITEM_POSITIVE_INTEGER, i64, c);       return;  // positive fixnum
 8002030:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8002034:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8002038:	681b      	ldr	r3, [r3, #0]
 800203a:	f44f 7297 	mov.w	r2, #302	; 0x12e
 800203e:	801a      	strh	r2, [r3, #0]
 8002040:	f897 32b7 	ldrb.w	r3, [r7, #695]	; 0x2b7
 8002044:	2200      	movs	r2, #0
 8002046:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
 800204a:	f8c7 21ec 	str.w	r2, [r7, #492]	; 0x1ec
 800204e:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8002052:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	e9d7 127a 	ldrd	r1, r2, [r7, #488]	; 0x1e8
 800205c:	e9c3 1202 	strd	r1, r2, [r3, #8]
 8002060:	f004 ba1c 	b.w	800649c <cw_unpack_next+0x49b0>
        case 0x80: case 0x81: case 0x82: case 0x83: case 0x84: case 0x85: case 0x86: case 0x87:
        case 0x88: case 0x89: case 0x8a: case 0x8b: case 0x8c: case 0x8d: case 0x8e: case 0x8f:
                    getDDItem(CWP_ITEM_MAP, map.size, c & 0x0f);        return;  // fixmap
 8002064:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8002068:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	f240 1235 	movw	r2, #309	; 0x135
 8002072:	801a      	strh	r2, [r3, #0]
 8002074:	f897 32b7 	ldrb.w	r3, [r7, #695]	; 0x2b7
 8002078:	f003 020f 	and.w	r2, r3, #15
 800207c:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8002080:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8002084:	681b      	ldr	r3, [r3, #0]
 8002086:	609a      	str	r2, [r3, #8]
 8002088:	f004 ba08 	b.w	800649c <cw_unpack_next+0x49b0>
        case 0x90: case 0x91: case 0x92: case 0x93: case 0x94: case 0x95: case 0x96: case 0x97:
        case 0x98: case 0x99: case 0x9a: case 0x9b: case 0x9c: case 0x9d: case 0x9e: case 0x9f:
                    getDDItem(CWP_ITEM_ARRAY, array.size, c & 0x0f);    return;  // fixarray
 800208c:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8002090:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	f44f 729a 	mov.w	r2, #308	; 0x134
 800209a:	801a      	strh	r2, [r3, #0]
 800209c:	f897 32b7 	ldrb.w	r3, [r7, #695]	; 0x2b7
 80020a0:	f003 020f 	and.w	r2, r3, #15
 80020a4:	f507 735c 	add.w	r3, r7, #880	; 0x370
 80020a8:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	609a      	str	r2, [r3, #8]
 80020b0:	f004 b9f4 	b.w	800649c <cw_unpack_next+0x49b0>
        case 0xa0: case 0xa1: case 0xa2: case 0xa3: case 0xa4: case 0xa5: case 0xa6: case 0xa7:
        case 0xa8: case 0xa9: case 0xaa: case 0xab: case 0xac: case 0xad: case 0xae: case 0xaf:
        case 0xb0: case 0xb1: case 0xb2: case 0xb3: case 0xb4: case 0xb5: case 0xb6: case 0xb7:
        case 0xb8: case 0xb9: case 0xba: case 0xbb: case 0xbc: case 0xbd: case 0xbe: case 0xbf:
                    getDDItem(CWP_ITEM_STR, str.length, c & 0x1f);              // fixraw
 80020b4:	f507 735c 	add.w	r3, r7, #880	; 0x370
 80020b8:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	f44f 7299 	mov.w	r2, #306	; 0x132
 80020c2:	801a      	strh	r2, [r3, #0]
 80020c4:	f897 32b7 	ldrb.w	r3, [r7, #695]	; 0x2b7
 80020c8:	f003 021f 	and.w	r2, r3, #31
 80020cc:	f507 735c 	add.w	r3, r7, #880	; 0x370
 80020d0:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	60da      	str	r2, [r3, #12]
                    cw_unpack_assert_blob(str);
 80020d8:	f507 735c 	add.w	r3, r7, #880	; 0x370
 80020dc:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	69db      	ldr	r3, [r3, #28]
 80020e4:	f8c7 336c 	str.w	r3, [r7, #876]	; 0x36c
 80020e8:	f507 735c 	add.w	r3, r7, #880	; 0x370
 80020ec:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	68db      	ldr	r3, [r3, #12]
 80020f4:	f8d7 236c 	ldr.w	r2, [r7, #876]	; 0x36c
 80020f8:	4413      	add	r3, r2
 80020fa:	f8c7 32d4 	str.w	r3, [r7, #724]	; 0x2d4
 80020fe:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8002102:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	6a1b      	ldr	r3, [r3, #32]
 800210a:	f8d7 22d4 	ldr.w	r2, [r7, #724]	; 0x2d4
 800210e:	429a      	cmp	r2, r3
 8002110:	d979      	bls.n	8002206 <cw_unpack_next+0x71a>
 8002112:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8002116:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800211e:	2b00      	cmp	r3, #0
 8002120:	d111      	bne.n	8002146 <cw_unpack_next+0x65a>
 8002122:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8002126:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	f240 32e7 	movw	r2, #999	; 0x3e7
 8002130:	801a      	strh	r2, [r3, #0]
 8002132:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8002136:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	f06f 0202 	mvn.w	r2, #2
 8002140:	625a      	str	r2, [r3, #36]	; 0x24
 8002142:	f004 b9ab 	b.w	800649c <cw_unpack_next+0x49b0>
 8002146:	f507 735c 	add.w	r3, r7, #880	; 0x370
 800214a:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002152:	f507 725c 	add.w	r2, r7, #880	; 0x370
 8002156:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 800215a:	6812      	ldr	r2, [r2, #0]
 800215c:	68d1      	ldr	r1, [r2, #12]
 800215e:	f507 725c 	add.w	r2, r7, #880	; 0x370
 8002162:	f5a2 74ba 	sub.w	r4, r2, #372	; 0x174
 8002166:	f507 725c 	add.w	r2, r7, #880	; 0x370
 800216a:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 800216e:	6810      	ldr	r0, [r2, #0]
 8002170:	4798      	blx	r3
 8002172:	6020      	str	r0, [r4, #0]
 8002174:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8002178:	f5a3 73ba 	sub.w	r3, r3, #372	; 0x174
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	2b00      	cmp	r3, #0
 8002180:	d02e      	beq.n	80021e0 <cw_unpack_next+0x6f4>
 8002182:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8002186:	f5a3 73ba 	sub.w	r3, r3, #372	; 0x174
 800218a:	681b      	ldr	r3, [r3, #0]
 800218c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002190:	d014      	beq.n	80021bc <cw_unpack_next+0x6d0>
 8002192:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8002196:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	f240 32e7 	movw	r2, #999	; 0x3e7
 80021a0:	801a      	strh	r2, [r3, #0]
 80021a2:	f507 735c 	add.w	r3, r7, #880	; 0x370
 80021a6:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	f507 725c 	add.w	r2, r7, #880	; 0x370
 80021b0:	f5a2 72ba 	sub.w	r2, r2, #372	; 0x174
 80021b4:	6812      	ldr	r2, [r2, #0]
 80021b6:	625a      	str	r2, [r3, #36]	; 0x24
 80021b8:	f004 b970 	b.w	800649c <cw_unpack_next+0x49b0>
 80021bc:	f507 735c 	add.w	r3, r7, #880	; 0x370
 80021c0:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	f240 32e7 	movw	r2, #999	; 0x3e7
 80021ca:	801a      	strh	r2, [r3, #0]
 80021cc:	f507 735c 	add.w	r3, r7, #880	; 0x370
 80021d0:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	f06f 0202 	mvn.w	r2, #2
 80021da:	625a      	str	r2, [r3, #36]	; 0x24
 80021dc:	f004 b95e 	b.w	800649c <cw_unpack_next+0x49b0>
 80021e0:	f507 735c 	add.w	r3, r7, #880	; 0x370
 80021e4:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	69db      	ldr	r3, [r3, #28]
 80021ec:	f8c7 336c 	str.w	r3, [r7, #876]	; 0x36c
 80021f0:	f507 735c 	add.w	r3, r7, #880	; 0x370
 80021f4:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	68db      	ldr	r3, [r3, #12]
 80021fc:	f8d7 236c 	ldr.w	r2, [r7, #876]	; 0x36c
 8002200:	4413      	add	r3, r2
 8002202:	f8c7 32d4 	str.w	r3, [r7, #724]	; 0x2d4
 8002206:	f507 735c 	add.w	r3, r7, #880	; 0x370
 800220a:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	f8d7 22d4 	ldr.w	r2, [r7, #724]	; 0x2d4
 8002214:	61da      	str	r2, [r3, #28]
 8002216:	f507 735c 	add.w	r3, r7, #880	; 0x370
 800221a:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	f8d7 236c 	ldr.w	r2, [r7, #876]	; 0x36c
 8002224:	609a      	str	r2, [r3, #8]
 8002226:	f004 b939 	b.w	800649c <cw_unpack_next+0x49b0>
        case 0xc0:  unpack_context->item.type = CWP_ITEM_NIL;           return;  // nil
 800222a:	f507 735c 	add.w	r3, r7, #880	; 0x370
 800222e:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8002238:	801a      	strh	r2, [r3, #0]
 800223a:	f004 b92f 	b.w	800649c <cw_unpack_next+0x49b0>
        case 0xc2:  getDDItem(CWP_ITEM_BOOLEAN, boolean, false);        return;  // false
 800223e:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8002242:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	f240 122d 	movw	r2, #301	; 0x12d
 800224c:	801a      	strh	r2, [r3, #0]
 800224e:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8002252:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	2200      	movs	r2, #0
 800225a:	721a      	strb	r2, [r3, #8]
 800225c:	f004 b91e 	b.w	800649c <cw_unpack_next+0x49b0>
        case 0xc3:  getDDItem(CWP_ITEM_BOOLEAN, boolean, true);         return;  // true
 8002260:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8002264:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	f240 122d 	movw	r2, #301	; 0x12d
 800226e:	801a      	strh	r2, [r3, #0]
 8002270:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8002274:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	2201      	movs	r2, #1
 800227c:	721a      	strb	r2, [r3, #8]
 800227e:	f004 b90d 	b.w	800649c <cw_unpack_next+0x49b0>
        case 0xc4:  getDDItem1(CWP_ITEM_BIN, bin.length, uint8_t);              // bin 8
 8002282:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8002286:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	f240 1233 	movw	r2, #307	; 0x133
 8002290:	801a      	strh	r2, [r3, #0]
 8002292:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8002296:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	69db      	ldr	r3, [r3, #28]
 800229e:	f8c7 336c 	str.w	r3, [r7, #876]	; 0x36c
 80022a2:	f8d7 336c 	ldr.w	r3, [r7, #876]	; 0x36c
 80022a6:	3301      	adds	r3, #1
 80022a8:	f8c7 32d0 	str.w	r3, [r7, #720]	; 0x2d0
 80022ac:	f507 735c 	add.w	r3, r7, #880	; 0x370
 80022b0:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	6a1b      	ldr	r3, [r3, #32]
 80022b8:	f8d7 22d0 	ldr.w	r2, [r7, #720]	; 0x2d0
 80022bc:	429a      	cmp	r2, r3
 80022be:	d96e      	bls.n	800239e <cw_unpack_next+0x8b2>
 80022c0:	f507 735c 	add.w	r3, r7, #880	; 0x370
 80022c4:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80022cc:	2b00      	cmp	r3, #0
 80022ce:	d111      	bne.n	80022f4 <cw_unpack_next+0x808>
 80022d0:	f507 735c 	add.w	r3, r7, #880	; 0x370
 80022d4:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	f240 32e7 	movw	r2, #999	; 0x3e7
 80022de:	801a      	strh	r2, [r3, #0]
 80022e0:	f507 735c 	add.w	r3, r7, #880	; 0x370
 80022e4:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	f06f 0202 	mvn.w	r2, #2
 80022ee:	625a      	str	r2, [r3, #36]	; 0x24
 80022f0:	f004 b8d4 	b.w	800649c <cw_unpack_next+0x49b0>
 80022f4:	f507 735c 	add.w	r3, r7, #880	; 0x370
 80022f8:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002300:	f507 725c 	add.w	r2, r7, #880	; 0x370
 8002304:	f5a2 74b6 	sub.w	r4, r2, #364	; 0x16c
 8002308:	f507 725c 	add.w	r2, r7, #880	; 0x370
 800230c:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 8002310:	2101      	movs	r1, #1
 8002312:	6810      	ldr	r0, [r2, #0]
 8002314:	4798      	blx	r3
 8002316:	6020      	str	r0, [r4, #0]
 8002318:	f507 735c 	add.w	r3, r7, #880	; 0x370
 800231c:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	2b00      	cmp	r3, #0
 8002324:	d02e      	beq.n	8002384 <cw_unpack_next+0x898>
 8002326:	f507 735c 	add.w	r3, r7, #880	; 0x370
 800232a:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002334:	d014      	beq.n	8002360 <cw_unpack_next+0x874>
 8002336:	f507 735c 	add.w	r3, r7, #880	; 0x370
 800233a:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	f240 32e7 	movw	r2, #999	; 0x3e7
 8002344:	801a      	strh	r2, [r3, #0]
 8002346:	f507 735c 	add.w	r3, r7, #880	; 0x370
 800234a:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	f507 725c 	add.w	r2, r7, #880	; 0x370
 8002354:	f5a2 72b6 	sub.w	r2, r2, #364	; 0x16c
 8002358:	6812      	ldr	r2, [r2, #0]
 800235a:	625a      	str	r2, [r3, #36]	; 0x24
 800235c:	f004 b89e 	b.w	800649c <cw_unpack_next+0x49b0>
 8002360:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8002364:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	f240 32e7 	movw	r2, #999	; 0x3e7
 800236e:	801a      	strh	r2, [r3, #0]
 8002370:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8002374:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	f06f 0202 	mvn.w	r2, #2
 800237e:	625a      	str	r2, [r3, #36]	; 0x24
 8002380:	f004 b88c 	b.w	800649c <cw_unpack_next+0x49b0>
 8002384:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8002388:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	69db      	ldr	r3, [r3, #28]
 8002390:	f8c7 336c 	str.w	r3, [r7, #876]	; 0x36c
 8002394:	f8d7 336c 	ldr.w	r3, [r7, #876]	; 0x36c
 8002398:	3301      	adds	r3, #1
 800239a:	f8c7 32d0 	str.w	r3, [r7, #720]	; 0x2d0
 800239e:	f507 735c 	add.w	r3, r7, #880	; 0x370
 80023a2:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	f8d7 22d0 	ldr.w	r2, [r7, #720]	; 0x2d0
 80023ac:	61da      	str	r2, [r3, #28]
 80023ae:	f8d7 336c 	ldr.w	r3, [r7, #876]	; 0x36c
 80023b2:	781b      	ldrb	r3, [r3, #0]
 80023b4:	461a      	mov	r2, r3
 80023b6:	f507 735c 	add.w	r3, r7, #880	; 0x370
 80023ba:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	60da      	str	r2, [r3, #12]
                    cw_unpack_assert_blob(bin);
 80023c2:	f507 735c 	add.w	r3, r7, #880	; 0x370
 80023c6:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	69db      	ldr	r3, [r3, #28]
 80023ce:	f8c7 336c 	str.w	r3, [r7, #876]	; 0x36c
 80023d2:	f507 735c 	add.w	r3, r7, #880	; 0x370
 80023d6:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	68db      	ldr	r3, [r3, #12]
 80023de:	f8d7 236c 	ldr.w	r2, [r7, #876]	; 0x36c
 80023e2:	4413      	add	r3, r2
 80023e4:	f8c7 32cc 	str.w	r3, [r7, #716]	; 0x2cc
 80023e8:	f507 735c 	add.w	r3, r7, #880	; 0x370
 80023ec:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	6a1b      	ldr	r3, [r3, #32]
 80023f4:	f8d7 22cc 	ldr.w	r2, [r7, #716]	; 0x2cc
 80023f8:	429a      	cmp	r2, r3
 80023fa:	d979      	bls.n	80024f0 <cw_unpack_next+0xa04>
 80023fc:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8002400:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002408:	2b00      	cmp	r3, #0
 800240a:	d111      	bne.n	8002430 <cw_unpack_next+0x944>
 800240c:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8002410:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	f240 32e7 	movw	r2, #999	; 0x3e7
 800241a:	801a      	strh	r2, [r3, #0]
 800241c:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8002420:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	f06f 0202 	mvn.w	r2, #2
 800242a:	625a      	str	r2, [r3, #36]	; 0x24
 800242c:	f004 b836 	b.w	800649c <cw_unpack_next+0x49b0>
 8002430:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8002434:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800243c:	f507 725c 	add.w	r2, r7, #880	; 0x370
 8002440:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 8002444:	6812      	ldr	r2, [r2, #0]
 8002446:	68d1      	ldr	r1, [r2, #12]
 8002448:	f507 725c 	add.w	r2, r7, #880	; 0x370
 800244c:	f5a2 74b8 	sub.w	r4, r2, #368	; 0x170
 8002450:	f507 725c 	add.w	r2, r7, #880	; 0x370
 8002454:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 8002458:	6810      	ldr	r0, [r2, #0]
 800245a:	4798      	blx	r3
 800245c:	6020      	str	r0, [r4, #0]
 800245e:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8002462:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	2b00      	cmp	r3, #0
 800246a:	d02e      	beq.n	80024ca <cw_unpack_next+0x9de>
 800246c:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8002470:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	f1b3 3fff 	cmp.w	r3, #4294967295
 800247a:	d014      	beq.n	80024a6 <cw_unpack_next+0x9ba>
 800247c:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8002480:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	f240 32e7 	movw	r2, #999	; 0x3e7
 800248a:	801a      	strh	r2, [r3, #0]
 800248c:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8002490:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	f507 725c 	add.w	r2, r7, #880	; 0x370
 800249a:	f5a2 72b8 	sub.w	r2, r2, #368	; 0x170
 800249e:	6812      	ldr	r2, [r2, #0]
 80024a0:	625a      	str	r2, [r3, #36]	; 0x24
 80024a2:	f003 bffb 	b.w	800649c <cw_unpack_next+0x49b0>
 80024a6:	f507 735c 	add.w	r3, r7, #880	; 0x370
 80024aa:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	f240 32e7 	movw	r2, #999	; 0x3e7
 80024b4:	801a      	strh	r2, [r3, #0]
 80024b6:	f507 735c 	add.w	r3, r7, #880	; 0x370
 80024ba:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	f06f 0202 	mvn.w	r2, #2
 80024c4:	625a      	str	r2, [r3, #36]	; 0x24
 80024c6:	f003 bfe9 	b.w	800649c <cw_unpack_next+0x49b0>
 80024ca:	f507 735c 	add.w	r3, r7, #880	; 0x370
 80024ce:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	69db      	ldr	r3, [r3, #28]
 80024d6:	f8c7 336c 	str.w	r3, [r7, #876]	; 0x36c
 80024da:	f507 735c 	add.w	r3, r7, #880	; 0x370
 80024de:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	68db      	ldr	r3, [r3, #12]
 80024e6:	f8d7 236c 	ldr.w	r2, [r7, #876]	; 0x36c
 80024ea:	4413      	add	r3, r2
 80024ec:	f8c7 32cc 	str.w	r3, [r7, #716]	; 0x2cc
 80024f0:	f507 735c 	add.w	r3, r7, #880	; 0x370
 80024f4:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	f8d7 22cc 	ldr.w	r2, [r7, #716]	; 0x2cc
 80024fe:	61da      	str	r2, [r3, #28]
 8002500:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8002504:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	f8d7 236c 	ldr.w	r2, [r7, #876]	; 0x36c
 800250e:	609a      	str	r2, [r3, #8]
 8002510:	f003 bfc4 	b.w	800649c <cw_unpack_next+0x49b0>
        case 0xc5:  getDDItem2(CWP_ITEM_BIN, bin.length, uint16_t);             // bin 16
 8002514:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8002518:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	f240 1233 	movw	r2, #307	; 0x133
 8002522:	801a      	strh	r2, [r3, #0]
 8002524:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8002528:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	69db      	ldr	r3, [r3, #28]
 8002530:	f8c7 336c 	str.w	r3, [r7, #876]	; 0x36c
 8002534:	f8d7 336c 	ldr.w	r3, [r7, #876]	; 0x36c
 8002538:	3302      	adds	r3, #2
 800253a:	f8c7 32c8 	str.w	r3, [r7, #712]	; 0x2c8
 800253e:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8002542:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	6a1b      	ldr	r3, [r3, #32]
 800254a:	f8d7 22c8 	ldr.w	r2, [r7, #712]	; 0x2c8
 800254e:	429a      	cmp	r2, r3
 8002550:	d96e      	bls.n	8002630 <cw_unpack_next+0xb44>
 8002552:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8002556:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800255e:	2b00      	cmp	r3, #0
 8002560:	d111      	bne.n	8002586 <cw_unpack_next+0xa9a>
 8002562:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8002566:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	f240 32e7 	movw	r2, #999	; 0x3e7
 8002570:	801a      	strh	r2, [r3, #0]
 8002572:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8002576:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	f06f 0202 	mvn.w	r2, #2
 8002580:	625a      	str	r2, [r3, #36]	; 0x24
 8002582:	f003 bf8b 	b.w	800649c <cw_unpack_next+0x49b0>
 8002586:	f507 735c 	add.w	r3, r7, #880	; 0x370
 800258a:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002592:	f507 725c 	add.w	r2, r7, #880	; 0x370
 8002596:	f5a2 74b2 	sub.w	r4, r2, #356	; 0x164
 800259a:	f507 725c 	add.w	r2, r7, #880	; 0x370
 800259e:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 80025a2:	2102      	movs	r1, #2
 80025a4:	6810      	ldr	r0, [r2, #0]
 80025a6:	4798      	blx	r3
 80025a8:	6020      	str	r0, [r4, #0]
 80025aa:	f507 735c 	add.w	r3, r7, #880	; 0x370
 80025ae:	f5a3 73b2 	sub.w	r3, r3, #356	; 0x164
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	2b00      	cmp	r3, #0
 80025b6:	d02e      	beq.n	8002616 <cw_unpack_next+0xb2a>
 80025b8:	f507 735c 	add.w	r3, r7, #880	; 0x370
 80025bc:	f5a3 73b2 	sub.w	r3, r3, #356	; 0x164
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80025c6:	d014      	beq.n	80025f2 <cw_unpack_next+0xb06>
 80025c8:	f507 735c 	add.w	r3, r7, #880	; 0x370
 80025cc:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	f240 32e7 	movw	r2, #999	; 0x3e7
 80025d6:	801a      	strh	r2, [r3, #0]
 80025d8:	f507 735c 	add.w	r3, r7, #880	; 0x370
 80025dc:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	f507 725c 	add.w	r2, r7, #880	; 0x370
 80025e6:	f5a2 72b2 	sub.w	r2, r2, #356	; 0x164
 80025ea:	6812      	ldr	r2, [r2, #0]
 80025ec:	625a      	str	r2, [r3, #36]	; 0x24
 80025ee:	f003 bf55 	b.w	800649c <cw_unpack_next+0x49b0>
 80025f2:	f507 735c 	add.w	r3, r7, #880	; 0x370
 80025f6:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	f240 32e7 	movw	r2, #999	; 0x3e7
 8002600:	801a      	strh	r2, [r3, #0]
 8002602:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8002606:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	f06f 0202 	mvn.w	r2, #2
 8002610:	625a      	str	r2, [r3, #36]	; 0x24
 8002612:	f003 bf43 	b.w	800649c <cw_unpack_next+0x49b0>
 8002616:	f507 735c 	add.w	r3, r7, #880	; 0x370
 800261a:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	69db      	ldr	r3, [r3, #28]
 8002622:	f8c7 336c 	str.w	r3, [r7, #876]	; 0x36c
 8002626:	f8d7 336c 	ldr.w	r3, [r7, #876]	; 0x36c
 800262a:	3302      	adds	r3, #2
 800262c:	f8c7 32c8 	str.w	r3, [r7, #712]	; 0x2c8
 8002630:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8002634:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	f8d7 22c8 	ldr.w	r2, [r7, #712]	; 0x2c8
 800263e:	61da      	str	r2, [r3, #28]
 8002640:	f8d7 336c 	ldr.w	r3, [r7, #876]	; 0x36c
 8002644:	881b      	ldrh	r3, [r3, #0]
 8002646:	f8a7 32aa 	strh.w	r3, [r7, #682]	; 0x2aa
 800264a:	f8b7 32aa 	ldrh.w	r3, [r7, #682]	; 0x2aa
 800264e:	021b      	lsls	r3, r3, #8
 8002650:	b21a      	sxth	r2, r3
 8002652:	f8b7 32aa 	ldrh.w	r3, [r7, #682]	; 0x2aa
 8002656:	0a1b      	lsrs	r3, r3, #8
 8002658:	b29b      	uxth	r3, r3
 800265a:	b21b      	sxth	r3, r3
 800265c:	4313      	orrs	r3, r2
 800265e:	b21b      	sxth	r3, r3
 8002660:	f8a7 32aa 	strh.w	r3, [r7, #682]	; 0x2aa
 8002664:	f8b7 22aa 	ldrh.w	r2, [r7, #682]	; 0x2aa
 8002668:	f507 735c 	add.w	r3, r7, #880	; 0x370
 800266c:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	60da      	str	r2, [r3, #12]
                    cw_unpack_assert_blob(bin);
 8002674:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8002678:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	69db      	ldr	r3, [r3, #28]
 8002680:	f8c7 336c 	str.w	r3, [r7, #876]	; 0x36c
 8002684:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8002688:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	68db      	ldr	r3, [r3, #12]
 8002690:	f8d7 236c 	ldr.w	r2, [r7, #876]	; 0x36c
 8002694:	4413      	add	r3, r2
 8002696:	f8c7 32c4 	str.w	r3, [r7, #708]	; 0x2c4
 800269a:	f507 735c 	add.w	r3, r7, #880	; 0x370
 800269e:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	6a1b      	ldr	r3, [r3, #32]
 80026a6:	f8d7 22c4 	ldr.w	r2, [r7, #708]	; 0x2c4
 80026aa:	429a      	cmp	r2, r3
 80026ac:	d979      	bls.n	80027a2 <cw_unpack_next+0xcb6>
 80026ae:	f507 735c 	add.w	r3, r7, #880	; 0x370
 80026b2:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80026ba:	2b00      	cmp	r3, #0
 80026bc:	d111      	bne.n	80026e2 <cw_unpack_next+0xbf6>
 80026be:	f507 735c 	add.w	r3, r7, #880	; 0x370
 80026c2:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	f240 32e7 	movw	r2, #999	; 0x3e7
 80026cc:	801a      	strh	r2, [r3, #0]
 80026ce:	f507 735c 	add.w	r3, r7, #880	; 0x370
 80026d2:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	f06f 0202 	mvn.w	r2, #2
 80026dc:	625a      	str	r2, [r3, #36]	; 0x24
 80026de:	f003 bedd 	b.w	800649c <cw_unpack_next+0x49b0>
 80026e2:	f507 735c 	add.w	r3, r7, #880	; 0x370
 80026e6:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80026ee:	f507 725c 	add.w	r2, r7, #880	; 0x370
 80026f2:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 80026f6:	6812      	ldr	r2, [r2, #0]
 80026f8:	68d1      	ldr	r1, [r2, #12]
 80026fa:	f507 725c 	add.w	r2, r7, #880	; 0x370
 80026fe:	f5a2 74b4 	sub.w	r4, r2, #360	; 0x168
 8002702:	f507 725c 	add.w	r2, r7, #880	; 0x370
 8002706:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 800270a:	6810      	ldr	r0, [r2, #0]
 800270c:	4798      	blx	r3
 800270e:	6020      	str	r0, [r4, #0]
 8002710:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8002714:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	2b00      	cmp	r3, #0
 800271c:	d02e      	beq.n	800277c <cw_unpack_next+0xc90>
 800271e:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8002722:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	f1b3 3fff 	cmp.w	r3, #4294967295
 800272c:	d014      	beq.n	8002758 <cw_unpack_next+0xc6c>
 800272e:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8002732:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	f240 32e7 	movw	r2, #999	; 0x3e7
 800273c:	801a      	strh	r2, [r3, #0]
 800273e:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8002742:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	f507 725c 	add.w	r2, r7, #880	; 0x370
 800274c:	f5a2 72b4 	sub.w	r2, r2, #360	; 0x168
 8002750:	6812      	ldr	r2, [r2, #0]
 8002752:	625a      	str	r2, [r3, #36]	; 0x24
 8002754:	f003 bea2 	b.w	800649c <cw_unpack_next+0x49b0>
 8002758:	f507 735c 	add.w	r3, r7, #880	; 0x370
 800275c:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	f240 32e7 	movw	r2, #999	; 0x3e7
 8002766:	801a      	strh	r2, [r3, #0]
 8002768:	f507 735c 	add.w	r3, r7, #880	; 0x370
 800276c:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	f06f 0202 	mvn.w	r2, #2
 8002776:	625a      	str	r2, [r3, #36]	; 0x24
 8002778:	f003 be90 	b.w	800649c <cw_unpack_next+0x49b0>
 800277c:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8002780:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	69db      	ldr	r3, [r3, #28]
 8002788:	f8c7 336c 	str.w	r3, [r7, #876]	; 0x36c
 800278c:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8002790:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	68db      	ldr	r3, [r3, #12]
 8002798:	f8d7 236c 	ldr.w	r2, [r7, #876]	; 0x36c
 800279c:	4413      	add	r3, r2
 800279e:	f8c7 32c4 	str.w	r3, [r7, #708]	; 0x2c4
 80027a2:	f507 735c 	add.w	r3, r7, #880	; 0x370
 80027a6:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	f8d7 22c4 	ldr.w	r2, [r7, #708]	; 0x2c4
 80027b0:	61da      	str	r2, [r3, #28]
 80027b2:	f507 735c 	add.w	r3, r7, #880	; 0x370
 80027b6:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	f8d7 236c 	ldr.w	r2, [r7, #876]	; 0x36c
 80027c0:	609a      	str	r2, [r3, #8]
 80027c2:	f003 be6b 	b.w	800649c <cw_unpack_next+0x49b0>
        case 0xc6:  getDDItem4(CWP_ITEM_BIN, bin.length, uint32_t);             // bin 32
 80027c6:	f507 735c 	add.w	r3, r7, #880	; 0x370
 80027ca:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	f240 1233 	movw	r2, #307	; 0x133
 80027d4:	801a      	strh	r2, [r3, #0]
 80027d6:	f507 735c 	add.w	r3, r7, #880	; 0x370
 80027da:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	69db      	ldr	r3, [r3, #28]
 80027e2:	f8c7 336c 	str.w	r3, [r7, #876]	; 0x36c
 80027e6:	f8d7 336c 	ldr.w	r3, [r7, #876]	; 0x36c
 80027ea:	3304      	adds	r3, #4
 80027ec:	f8c7 32c0 	str.w	r3, [r7, #704]	; 0x2c0
 80027f0:	f507 735c 	add.w	r3, r7, #880	; 0x370
 80027f4:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	6a1b      	ldr	r3, [r3, #32]
 80027fc:	f8d7 22c0 	ldr.w	r2, [r7, #704]	; 0x2c0
 8002800:	429a      	cmp	r2, r3
 8002802:	d96e      	bls.n	80028e2 <cw_unpack_next+0xdf6>
 8002804:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8002808:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002810:	2b00      	cmp	r3, #0
 8002812:	d111      	bne.n	8002838 <cw_unpack_next+0xd4c>
 8002814:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8002818:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	f240 32e7 	movw	r2, #999	; 0x3e7
 8002822:	801a      	strh	r2, [r3, #0]
 8002824:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8002828:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	f06f 0202 	mvn.w	r2, #2
 8002832:	625a      	str	r2, [r3, #36]	; 0x24
 8002834:	f003 be32 	b.w	800649c <cw_unpack_next+0x49b0>
 8002838:	f507 735c 	add.w	r3, r7, #880	; 0x370
 800283c:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002844:	f507 725c 	add.w	r2, r7, #880	; 0x370
 8002848:	f5a2 74ae 	sub.w	r4, r2, #348	; 0x15c
 800284c:	f507 725c 	add.w	r2, r7, #880	; 0x370
 8002850:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 8002854:	2104      	movs	r1, #4
 8002856:	6810      	ldr	r0, [r2, #0]
 8002858:	4798      	blx	r3
 800285a:	6020      	str	r0, [r4, #0]
 800285c:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8002860:	f5a3 73ae 	sub.w	r3, r3, #348	; 0x15c
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	2b00      	cmp	r3, #0
 8002868:	d02e      	beq.n	80028c8 <cw_unpack_next+0xddc>
 800286a:	f507 735c 	add.w	r3, r7, #880	; 0x370
 800286e:	f5a3 73ae 	sub.w	r3, r3, #348	; 0x15c
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002878:	d014      	beq.n	80028a4 <cw_unpack_next+0xdb8>
 800287a:	f507 735c 	add.w	r3, r7, #880	; 0x370
 800287e:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	f240 32e7 	movw	r2, #999	; 0x3e7
 8002888:	801a      	strh	r2, [r3, #0]
 800288a:	f507 735c 	add.w	r3, r7, #880	; 0x370
 800288e:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	f507 725c 	add.w	r2, r7, #880	; 0x370
 8002898:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 800289c:	6812      	ldr	r2, [r2, #0]
 800289e:	625a      	str	r2, [r3, #36]	; 0x24
 80028a0:	f003 bdfc 	b.w	800649c <cw_unpack_next+0x49b0>
 80028a4:	f507 735c 	add.w	r3, r7, #880	; 0x370
 80028a8:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	f240 32e7 	movw	r2, #999	; 0x3e7
 80028b2:	801a      	strh	r2, [r3, #0]
 80028b4:	f507 735c 	add.w	r3, r7, #880	; 0x370
 80028b8:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	f06f 0202 	mvn.w	r2, #2
 80028c2:	625a      	str	r2, [r3, #36]	; 0x24
 80028c4:	f003 bdea 	b.w	800649c <cw_unpack_next+0x49b0>
 80028c8:	f507 735c 	add.w	r3, r7, #880	; 0x370
 80028cc:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	69db      	ldr	r3, [r3, #28]
 80028d4:	f8c7 336c 	str.w	r3, [r7, #876]	; 0x36c
 80028d8:	f8d7 336c 	ldr.w	r3, [r7, #876]	; 0x36c
 80028dc:	3304      	adds	r3, #4
 80028de:	f8c7 32c0 	str.w	r3, [r7, #704]	; 0x2c0
 80028e2:	f507 735c 	add.w	r3, r7, #880	; 0x370
 80028e6:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	f8d7 22c0 	ldr.w	r2, [r7, #704]	; 0x2c0
 80028f0:	61da      	str	r2, [r3, #28]
 80028f2:	f8d7 336c 	ldr.w	r3, [r7, #876]	; 0x36c
 80028f6:	681a      	ldr	r2, [r3, #0]
 80028f8:	f507 735c 	add.w	r3, r7, #880	; 0x370
 80028fc:	f5a3 73bc 	sub.w	r3, r3, #376	; 0x178
 8002900:	601a      	str	r2, [r3, #0]
 8002902:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8002906:	f5a3 73bc 	sub.w	r3, r3, #376	; 0x178
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	061a      	lsls	r2, r3, #24
 800290e:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8002912:	f5a3 73bc 	sub.w	r3, r3, #376	; 0x178
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	021b      	lsls	r3, r3, #8
 800291a:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800291e:	431a      	orrs	r2, r3
 8002920:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8002924:	f5a3 73bc 	sub.w	r3, r3, #376	; 0x178
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	0a1b      	lsrs	r3, r3, #8
 800292c:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 8002930:	431a      	orrs	r2, r3
 8002932:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8002936:	f5a3 73bc 	sub.w	r3, r3, #376	; 0x178
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	0e1b      	lsrs	r3, r3, #24
 800293e:	431a      	orrs	r2, r3
 8002940:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8002944:	f5a3 73bc 	sub.w	r3, r3, #376	; 0x178
 8002948:	601a      	str	r2, [r3, #0]
 800294a:	f507 735c 	add.w	r3, r7, #880	; 0x370
 800294e:	f5a3 73bc 	sub.w	r3, r3, #376	; 0x178
 8002952:	681a      	ldr	r2, [r3, #0]
 8002954:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8002958:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	60da      	str	r2, [r3, #12]
                    cw_unpack_assert_blob(bin);
 8002960:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8002964:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	69db      	ldr	r3, [r3, #28]
 800296c:	f8c7 336c 	str.w	r3, [r7, #876]	; 0x36c
 8002970:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8002974:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	68db      	ldr	r3, [r3, #12]
 800297c:	f8d7 236c 	ldr.w	r2, [r7, #876]	; 0x36c
 8002980:	4413      	add	r3, r2
 8002982:	f8c7 32bc 	str.w	r3, [r7, #700]	; 0x2bc
 8002986:	f507 735c 	add.w	r3, r7, #880	; 0x370
 800298a:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	6a1b      	ldr	r3, [r3, #32]
 8002992:	f8d7 22bc 	ldr.w	r2, [r7, #700]	; 0x2bc
 8002996:	429a      	cmp	r2, r3
 8002998:	d979      	bls.n	8002a8e <cw_unpack_next+0xfa2>
 800299a:	f507 735c 	add.w	r3, r7, #880	; 0x370
 800299e:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80029a6:	2b00      	cmp	r3, #0
 80029a8:	d111      	bne.n	80029ce <cw_unpack_next+0xee2>
 80029aa:	f507 735c 	add.w	r3, r7, #880	; 0x370
 80029ae:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	f240 32e7 	movw	r2, #999	; 0x3e7
 80029b8:	801a      	strh	r2, [r3, #0]
 80029ba:	f507 735c 	add.w	r3, r7, #880	; 0x370
 80029be:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	f06f 0202 	mvn.w	r2, #2
 80029c8:	625a      	str	r2, [r3, #36]	; 0x24
 80029ca:	f003 bd67 	b.w	800649c <cw_unpack_next+0x49b0>
 80029ce:	f507 735c 	add.w	r3, r7, #880	; 0x370
 80029d2:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80029da:	f507 725c 	add.w	r2, r7, #880	; 0x370
 80029de:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 80029e2:	6812      	ldr	r2, [r2, #0]
 80029e4:	68d1      	ldr	r1, [r2, #12]
 80029e6:	f507 725c 	add.w	r2, r7, #880	; 0x370
 80029ea:	f5a2 74b0 	sub.w	r4, r2, #352	; 0x160
 80029ee:	f507 725c 	add.w	r2, r7, #880	; 0x370
 80029f2:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 80029f6:	6810      	ldr	r0, [r2, #0]
 80029f8:	4798      	blx	r3
 80029fa:	6020      	str	r0, [r4, #0]
 80029fc:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8002a00:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	2b00      	cmp	r3, #0
 8002a08:	d02e      	beq.n	8002a68 <cw_unpack_next+0xf7c>
 8002a0a:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8002a0e:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002a18:	d014      	beq.n	8002a44 <cw_unpack_next+0xf58>
 8002a1a:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8002a1e:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	f240 32e7 	movw	r2, #999	; 0x3e7
 8002a28:	801a      	strh	r2, [r3, #0]
 8002a2a:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8002a2e:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	f507 725c 	add.w	r2, r7, #880	; 0x370
 8002a38:	f5a2 72b0 	sub.w	r2, r2, #352	; 0x160
 8002a3c:	6812      	ldr	r2, [r2, #0]
 8002a3e:	625a      	str	r2, [r3, #36]	; 0x24
 8002a40:	f003 bd2c 	b.w	800649c <cw_unpack_next+0x49b0>
 8002a44:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8002a48:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	f240 32e7 	movw	r2, #999	; 0x3e7
 8002a52:	801a      	strh	r2, [r3, #0]
 8002a54:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8002a58:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	f06f 0202 	mvn.w	r2, #2
 8002a62:	625a      	str	r2, [r3, #36]	; 0x24
 8002a64:	f003 bd1a 	b.w	800649c <cw_unpack_next+0x49b0>
 8002a68:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8002a6c:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	69db      	ldr	r3, [r3, #28]
 8002a74:	f8c7 336c 	str.w	r3, [r7, #876]	; 0x36c
 8002a78:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8002a7c:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	68db      	ldr	r3, [r3, #12]
 8002a84:	f8d7 236c 	ldr.w	r2, [r7, #876]	; 0x36c
 8002a88:	4413      	add	r3, r2
 8002a8a:	f8c7 32bc 	str.w	r3, [r7, #700]	; 0x2bc
 8002a8e:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8002a92:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	f8d7 22bc 	ldr.w	r2, [r7, #700]	; 0x2bc
 8002a9c:	61da      	str	r2, [r3, #28]
 8002a9e:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8002aa2:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	f8d7 236c 	ldr.w	r2, [r7, #876]	; 0x36c
 8002aac:	609a      	str	r2, [r3, #8]
 8002aae:	f003 bcf5 	b.w	800649c <cw_unpack_next+0x49b0>
        case 0xc7:  getDDItem1(CWP_ITEM_EXT, ext.length, uint8_t);              // ext 8
 8002ab2:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8002ab6:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8002aba:	681a      	ldr	r2, [r3, #0]
 8002abc:	f44f 739b 	mov.w	r3, #310	; 0x136
 8002ac0:	8013      	strh	r3, [r2, #0]
 8002ac2:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8002ac6:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	69db      	ldr	r3, [r3, #28]
 8002ace:	f8c7 336c 	str.w	r3, [r7, #876]	; 0x36c
 8002ad2:	f8d7 336c 	ldr.w	r3, [r7, #876]	; 0x36c
 8002ad6:	3301      	adds	r3, #1
 8002ad8:	f8c7 3320 	str.w	r3, [r7, #800]	; 0x320
 8002adc:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8002ae0:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	6a1a      	ldr	r2, [r3, #32]
 8002ae8:	f8d7 3320 	ldr.w	r3, [r7, #800]	; 0x320
 8002aec:	4293      	cmp	r3, r2
 8002aee:	d96e      	bls.n	8002bce <cw_unpack_next+0x10e2>
 8002af0:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8002af4:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002afc:	2b00      	cmp	r3, #0
 8002afe:	d111      	bne.n	8002b24 <cw_unpack_next+0x1038>
 8002b00:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8002b04:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	f240 32e7 	movw	r2, #999	; 0x3e7
 8002b0e:	801a      	strh	r2, [r3, #0]
 8002b10:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8002b14:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	f06f 0202 	mvn.w	r2, #2
 8002b1e:	625a      	str	r2, [r3, #36]	; 0x24
 8002b20:	f003 bcbc 	b.w	800649c <cw_unpack_next+0x49b0>
 8002b24:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8002b28:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002b30:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8002b34:	f5a3 74a4 	sub.w	r4, r3, #328	; 0x148
 8002b38:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8002b3c:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8002b40:	2101      	movs	r1, #1
 8002b42:	6818      	ldr	r0, [r3, #0]
 8002b44:	4790      	blx	r2
 8002b46:	6020      	str	r0, [r4, #0]
 8002b48:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8002b4c:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	2b00      	cmp	r3, #0
 8002b54:	d02e      	beq.n	8002bb4 <cw_unpack_next+0x10c8>
 8002b56:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8002b5a:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002b64:	d014      	beq.n	8002b90 <cw_unpack_next+0x10a4>
 8002b66:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8002b6a:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	f240 32e7 	movw	r2, #999	; 0x3e7
 8002b74:	801a      	strh	r2, [r3, #0]
 8002b76:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8002b7a:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	f507 725c 	add.w	r2, r7, #880	; 0x370
 8002b84:	f5a2 72a4 	sub.w	r2, r2, #328	; 0x148
 8002b88:	6812      	ldr	r2, [r2, #0]
 8002b8a:	625a      	str	r2, [r3, #36]	; 0x24
 8002b8c:	f003 bc86 	b.w	800649c <cw_unpack_next+0x49b0>
 8002b90:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8002b94:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	f240 32e7 	movw	r2, #999	; 0x3e7
 8002b9e:	801a      	strh	r2, [r3, #0]
 8002ba0:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8002ba4:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	f06f 0202 	mvn.w	r2, #2
 8002bae:	625a      	str	r2, [r3, #36]	; 0x24
 8002bb0:	f003 bc74 	b.w	800649c <cw_unpack_next+0x49b0>
 8002bb4:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8002bb8:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	69db      	ldr	r3, [r3, #28]
 8002bc0:	f8c7 336c 	str.w	r3, [r7, #876]	; 0x36c
 8002bc4:	f8d7 336c 	ldr.w	r3, [r7, #876]	; 0x36c
 8002bc8:	3301      	adds	r3, #1
 8002bca:	f8c7 3320 	str.w	r3, [r7, #800]	; 0x320
 8002bce:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8002bd2:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8002bd6:	681a      	ldr	r2, [r3, #0]
 8002bd8:	f8d7 3320 	ldr.w	r3, [r7, #800]	; 0x320
 8002bdc:	61d3      	str	r3, [r2, #28]
 8002bde:	f8d7 336c 	ldr.w	r3, [r7, #876]	; 0x36c
 8002be2:	781b      	ldrb	r3, [r3, #0]
 8002be4:	461a      	mov	r2, r3
 8002be6:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8002bea:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	60da      	str	r2, [r3, #12]
                    cw_unpack_assert_space(1);
 8002bf2:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8002bf6:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	69db      	ldr	r3, [r3, #28]
 8002bfe:	f8c7 336c 	str.w	r3, [r7, #876]	; 0x36c
 8002c02:	f8d7 336c 	ldr.w	r3, [r7, #876]	; 0x36c
 8002c06:	3301      	adds	r3, #1
 8002c08:	f8c7 331c 	str.w	r3, [r7, #796]	; 0x31c
 8002c0c:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8002c10:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	6a1a      	ldr	r2, [r3, #32]
 8002c18:	f8d7 331c 	ldr.w	r3, [r7, #796]	; 0x31c
 8002c1c:	4293      	cmp	r3, r2
 8002c1e:	d96e      	bls.n	8002cfe <cw_unpack_next+0x1212>
 8002c20:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8002c24:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c2c:	2b00      	cmp	r3, #0
 8002c2e:	d111      	bne.n	8002c54 <cw_unpack_next+0x1168>
 8002c30:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8002c34:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	f240 32e7 	movw	r2, #999	; 0x3e7
 8002c3e:	801a      	strh	r2, [r3, #0]
 8002c40:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8002c44:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	f06f 0202 	mvn.w	r2, #2
 8002c4e:	625a      	str	r2, [r3, #36]	; 0x24
 8002c50:	f003 bc24 	b.w	800649c <cw_unpack_next+0x49b0>
 8002c54:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8002c58:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002c60:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8002c64:	f5a3 74a6 	sub.w	r4, r3, #332	; 0x14c
 8002c68:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8002c6c:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8002c70:	2101      	movs	r1, #1
 8002c72:	6818      	ldr	r0, [r3, #0]
 8002c74:	4790      	blx	r2
 8002c76:	6020      	str	r0, [r4, #0]
 8002c78:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8002c7c:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	2b00      	cmp	r3, #0
 8002c84:	d02e      	beq.n	8002ce4 <cw_unpack_next+0x11f8>
 8002c86:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8002c8a:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002c94:	d014      	beq.n	8002cc0 <cw_unpack_next+0x11d4>
 8002c96:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8002c9a:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	f240 32e7 	movw	r2, #999	; 0x3e7
 8002ca4:	801a      	strh	r2, [r3, #0]
 8002ca6:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8002caa:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	f507 725c 	add.w	r2, r7, #880	; 0x370
 8002cb4:	f5a2 72a6 	sub.w	r2, r2, #332	; 0x14c
 8002cb8:	6812      	ldr	r2, [r2, #0]
 8002cba:	625a      	str	r2, [r3, #36]	; 0x24
 8002cbc:	f003 bbee 	b.w	800649c <cw_unpack_next+0x49b0>
 8002cc0:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8002cc4:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	f240 32e7 	movw	r2, #999	; 0x3e7
 8002cce:	801a      	strh	r2, [r3, #0]
 8002cd0:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8002cd4:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	f06f 0202 	mvn.w	r2, #2
 8002cde:	625a      	str	r2, [r3, #36]	; 0x24
 8002ce0:	f003 bbdc 	b.w	800649c <cw_unpack_next+0x49b0>
 8002ce4:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8002ce8:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	69db      	ldr	r3, [r3, #28]
 8002cf0:	f8c7 336c 	str.w	r3, [r7, #876]	; 0x36c
 8002cf4:	f8d7 336c 	ldr.w	r3, [r7, #876]	; 0x36c
 8002cf8:	3301      	adds	r3, #1
 8002cfa:	f8c7 331c 	str.w	r3, [r7, #796]	; 0x31c
 8002cfe:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8002d02:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8002d06:	681a      	ldr	r2, [r3, #0]
 8002d08:	f8d7 331c 	ldr.w	r3, [r7, #796]	; 0x31c
 8002d0c:	61d3      	str	r3, [r2, #28]
                    unpack_context->item.type = *(int8_t*)p;
 8002d0e:	f8d7 336c 	ldr.w	r3, [r7, #876]	; 0x36c
 8002d12:	f993 3000 	ldrsb.w	r3, [r3]
 8002d16:	b219      	sxth	r1, r3
 8002d18:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8002d1c:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8002d20:	681a      	ldr	r2, [r3, #0]
 8002d22:	460b      	mov	r3, r1
 8002d24:	8013      	strh	r3, [r2, #0]
                    if (unpack_context->item.type == CWP_ITEM_TIMESTAMP)
 8002d26:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8002d2a:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002d34:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d38:	f040 822c 	bne.w	8003194 <cw_unpack_next+0x16a8>
                    {
                        if (unpack_context->item.as.ext.length == 12)
 8002d3c:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8002d40:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	68db      	ldr	r3, [r3, #12]
 8002d48:	2b0c      	cmp	r3, #12
 8002d4a:	f040 8211 	bne.w	8003170 <cw_unpack_next+0x1684>
                        {
                            cw_unpack_assert_space(4);
 8002d4e:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8002d52:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	69db      	ldr	r3, [r3, #28]
 8002d5a:	f8c7 336c 	str.w	r3, [r7, #876]	; 0x36c
 8002d5e:	f8d7 336c 	ldr.w	r3, [r7, #876]	; 0x36c
 8002d62:	3304      	adds	r3, #4
 8002d64:	f8c7 3318 	str.w	r3, [r7, #792]	; 0x318
 8002d68:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8002d6c:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	6a1a      	ldr	r2, [r3, #32]
 8002d74:	f8d7 3318 	ldr.w	r3, [r7, #792]	; 0x318
 8002d78:	4293      	cmp	r3, r2
 8002d7a:	d96e      	bls.n	8002e5a <cw_unpack_next+0x136e>
 8002d7c:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8002d80:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d88:	2b00      	cmp	r3, #0
 8002d8a:	d111      	bne.n	8002db0 <cw_unpack_next+0x12c4>
 8002d8c:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8002d90:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	f240 32e7 	movw	r2, #999	; 0x3e7
 8002d9a:	801a      	strh	r2, [r3, #0]
 8002d9c:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8002da0:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	f06f 0202 	mvn.w	r2, #2
 8002daa:	625a      	str	r2, [r3, #36]	; 0x24
 8002dac:	f003 bb76 	b.w	800649c <cw_unpack_next+0x49b0>
 8002db0:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8002db4:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002dbc:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8002dc0:	f5a3 74aa 	sub.w	r4, r3, #340	; 0x154
 8002dc4:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8002dc8:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8002dcc:	2104      	movs	r1, #4
 8002dce:	6818      	ldr	r0, [r3, #0]
 8002dd0:	4790      	blx	r2
 8002dd2:	6020      	str	r0, [r4, #0]
 8002dd4:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8002dd8:	f5a3 73aa 	sub.w	r3, r3, #340	; 0x154
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	2b00      	cmp	r3, #0
 8002de0:	d02e      	beq.n	8002e40 <cw_unpack_next+0x1354>
 8002de2:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8002de6:	f5a3 73aa 	sub.w	r3, r3, #340	; 0x154
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002df0:	d014      	beq.n	8002e1c <cw_unpack_next+0x1330>
 8002df2:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8002df6:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	f240 32e7 	movw	r2, #999	; 0x3e7
 8002e00:	801a      	strh	r2, [r3, #0]
 8002e02:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8002e06:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	f507 725c 	add.w	r2, r7, #880	; 0x370
 8002e10:	f5a2 72aa 	sub.w	r2, r2, #340	; 0x154
 8002e14:	6812      	ldr	r2, [r2, #0]
 8002e16:	625a      	str	r2, [r3, #36]	; 0x24
 8002e18:	f003 bb40 	b.w	800649c <cw_unpack_next+0x49b0>
 8002e1c:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8002e20:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	f240 32e7 	movw	r2, #999	; 0x3e7
 8002e2a:	801a      	strh	r2, [r3, #0]
 8002e2c:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8002e30:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	f06f 0202 	mvn.w	r2, #2
 8002e3a:	625a      	str	r2, [r3, #36]	; 0x24
 8002e3c:	f003 bb2e 	b.w	800649c <cw_unpack_next+0x49b0>
 8002e40:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8002e44:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	69db      	ldr	r3, [r3, #28]
 8002e4c:	f8c7 336c 	str.w	r3, [r7, #876]	; 0x36c
 8002e50:	f8d7 336c 	ldr.w	r3, [r7, #876]	; 0x36c
 8002e54:	3304      	adds	r3, #4
 8002e56:	f8c7 3318 	str.w	r3, [r7, #792]	; 0x318
 8002e5a:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8002e5e:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8002e62:	681a      	ldr	r2, [r3, #0]
 8002e64:	f8d7 3318 	ldr.w	r3, [r7, #792]	; 0x318
 8002e68:	61d3      	str	r3, [r2, #28]
                            cw_load32(p);
 8002e6a:	f8d7 336c 	ldr.w	r3, [r7, #876]	; 0x36c
 8002e6e:	681a      	ldr	r2, [r3, #0]
 8002e70:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8002e74:	f5a3 73bc 	sub.w	r3, r3, #376	; 0x178
 8002e78:	601a      	str	r2, [r3, #0]
 8002e7a:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8002e7e:	f5a3 73bc 	sub.w	r3, r3, #376	; 0x178
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	061a      	lsls	r2, r3, #24
 8002e86:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8002e8a:	f5a3 73bc 	sub.w	r3, r3, #376	; 0x178
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	021b      	lsls	r3, r3, #8
 8002e92:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8002e96:	431a      	orrs	r2, r3
 8002e98:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8002e9c:	f5a3 73bc 	sub.w	r3, r3, #376	; 0x178
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	0a1b      	lsrs	r3, r3, #8
 8002ea4:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 8002ea8:	431a      	orrs	r2, r3
 8002eaa:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8002eae:	f5a3 73bc 	sub.w	r3, r3, #376	; 0x178
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	0e1b      	lsrs	r3, r3, #24
 8002eb6:	431a      	orrs	r2, r3
 8002eb8:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8002ebc:	f5a3 73bc 	sub.w	r3, r3, #376	; 0x178
 8002ec0:	601a      	str	r2, [r3, #0]
                            unpack_context->item.as.time.tv_nsec = (long)tmpu32;
 8002ec2:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8002ec6:	f5a3 73bc 	sub.w	r3, r3, #376	; 0x178
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	461a      	mov	r2, r3
 8002ece:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8002ed2:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	611a      	str	r2, [r3, #16]
                            cw_unpack_assert_space(8);
 8002eda:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8002ede:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	69db      	ldr	r3, [r3, #28]
 8002ee6:	f8c7 336c 	str.w	r3, [r7, #876]	; 0x36c
 8002eea:	f8d7 336c 	ldr.w	r3, [r7, #876]	; 0x36c
 8002eee:	3308      	adds	r3, #8
 8002ef0:	f8c7 3314 	str.w	r3, [r7, #788]	; 0x314
 8002ef4:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8002ef8:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	6a1a      	ldr	r2, [r3, #32]
 8002f00:	f8d7 3314 	ldr.w	r3, [r7, #788]	; 0x314
 8002f04:	4293      	cmp	r3, r2
 8002f06:	d96e      	bls.n	8002fe6 <cw_unpack_next+0x14fa>
 8002f08:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8002f0c:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f14:	2b00      	cmp	r3, #0
 8002f16:	d111      	bne.n	8002f3c <cw_unpack_next+0x1450>
 8002f18:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8002f1c:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	f240 32e7 	movw	r2, #999	; 0x3e7
 8002f26:	801a      	strh	r2, [r3, #0]
 8002f28:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8002f2c:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	f06f 0202 	mvn.w	r2, #2
 8002f36:	625a      	str	r2, [r3, #36]	; 0x24
 8002f38:	f003 bab0 	b.w	800649c <cw_unpack_next+0x49b0>
 8002f3c:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8002f40:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002f48:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8002f4c:	f5a3 74ac 	sub.w	r4, r3, #344	; 0x158
 8002f50:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8002f54:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8002f58:	2108      	movs	r1, #8
 8002f5a:	6818      	ldr	r0, [r3, #0]
 8002f5c:	4790      	blx	r2
 8002f5e:	6020      	str	r0, [r4, #0]
 8002f60:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8002f64:	f5a3 73ac 	sub.w	r3, r3, #344	; 0x158
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	2b00      	cmp	r3, #0
 8002f6c:	d02e      	beq.n	8002fcc <cw_unpack_next+0x14e0>
 8002f6e:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8002f72:	f5a3 73ac 	sub.w	r3, r3, #344	; 0x158
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002f7c:	d014      	beq.n	8002fa8 <cw_unpack_next+0x14bc>
 8002f7e:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8002f82:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	f240 32e7 	movw	r2, #999	; 0x3e7
 8002f8c:	801a      	strh	r2, [r3, #0]
 8002f8e:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8002f92:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	f507 725c 	add.w	r2, r7, #880	; 0x370
 8002f9c:	f5a2 72ac 	sub.w	r2, r2, #344	; 0x158
 8002fa0:	6812      	ldr	r2, [r2, #0]
 8002fa2:	625a      	str	r2, [r3, #36]	; 0x24
 8002fa4:	f003 ba7a 	b.w	800649c <cw_unpack_next+0x49b0>
 8002fa8:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8002fac:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	f240 32e7 	movw	r2, #999	; 0x3e7
 8002fb6:	801a      	strh	r2, [r3, #0]
 8002fb8:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8002fbc:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	f06f 0202 	mvn.w	r2, #2
 8002fc6:	625a      	str	r2, [r3, #36]	; 0x24
 8002fc8:	f003 ba68 	b.w	800649c <cw_unpack_next+0x49b0>
 8002fcc:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8002fd0:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	69db      	ldr	r3, [r3, #28]
 8002fd8:	f8c7 336c 	str.w	r3, [r7, #876]	; 0x36c
 8002fdc:	f8d7 336c 	ldr.w	r3, [r7, #876]	; 0x36c
 8002fe0:	3308      	adds	r3, #8
 8002fe2:	f8c7 3314 	str.w	r3, [r7, #788]	; 0x314
 8002fe6:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8002fea:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8002fee:	681a      	ldr	r2, [r3, #0]
 8002ff0:	f8d7 3314 	ldr.w	r3, [r7, #788]	; 0x314
 8002ff4:	61d3      	str	r3, [r2, #28]
                            cw_load64(p,unpack_context->item.as.time.tv_sec);
 8002ff6:	f8d7 336c 	ldr.w	r3, [r7, #876]	; 0x36c
 8002ffa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002ffe:	e9c7 239e 	strd	r2, r3, [r7, #632]	; 0x278
 8003002:	f8d7 3278 	ldr.w	r3, [r7, #632]	; 0x278
 8003006:	0a1a      	lsrs	r2, r3, #8
 8003008:	f8d7 327c 	ldr.w	r3, [r7, #636]	; 0x27c
 800300c:	061b      	lsls	r3, r3, #24
 800300e:	4313      	orrs	r3, r2
 8003010:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 8003014:	f8d7 327c 	ldr.w	r3, [r7, #636]	; 0x27c
 8003018:	0a1a      	lsrs	r2, r3, #8
 800301a:	f8d7 3278 	ldr.w	r3, [r7, #632]	; 0x278
 800301e:	061b      	lsls	r3, r3, #24
 8003020:	4313      	orrs	r3, r2
 8003022:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 8003026:	e9d7 1278 	ldrd	r1, r2, [r7, #480]	; 0x1e0
 800302a:	460b      	mov	r3, r1
 800302c:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 8003030:	f8c7 31d8 	str.w	r3, [r7, #472]	; 0x1d8
 8003034:	4613      	mov	r3, r2
 8003036:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800303a:	f8c7 31dc 	str.w	r3, [r7, #476]	; 0x1dc
 800303e:	f8d7 327c 	ldr.w	r3, [r7, #636]	; 0x27c
 8003042:	021a      	lsls	r2, r3, #8
 8003044:	f8d7 3278 	ldr.w	r3, [r7, #632]	; 0x278
 8003048:	0e1b      	lsrs	r3, r3, #24
 800304a:	4313      	orrs	r3, r2
 800304c:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
 8003050:	f8d7 3278 	ldr.w	r3, [r7, #632]	; 0x278
 8003054:	021a      	lsls	r2, r3, #8
 8003056:	f8d7 327c 	ldr.w	r3, [r7, #636]	; 0x27c
 800305a:	0e1b      	lsrs	r3, r3, #24
 800305c:	4313      	orrs	r3, r2
 800305e:	f8c7 31d4 	str.w	r3, [r7, #468]	; 0x1d4
 8003062:	e9d7 1274 	ldrd	r1, r2, [r7, #464]	; 0x1d0
 8003066:	460b      	mov	r3, r1
 8003068:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800306c:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
 8003070:	4613      	mov	r3, r2
 8003072:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8003076:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
 800307a:	e9d7 4576 	ldrd	r4, r5, [r7, #472]	; 0x1d8
 800307e:	4623      	mov	r3, r4
 8003080:	e9d7 0172 	ldrd	r0, r1, [r7, #456]	; 0x1c8
 8003084:	4602      	mov	r2, r0
 8003086:	4313      	orrs	r3, r2
 8003088:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 800308c:	462b      	mov	r3, r5
 800308e:	460a      	mov	r2, r1
 8003090:	4313      	orrs	r3, r2
 8003092:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 8003096:	e9d7 239e 	ldrd	r2, r3, [r7, #632]	; 0x278
 800309a:	f04f 0000 	mov.w	r0, #0
 800309e:	f04f 0100 	mov.w	r1, #0
 80030a2:	0a10      	lsrs	r0, r2, #8
 80030a4:	ea40 6003 	orr.w	r0, r0, r3, lsl #24
 80030a8:	0a19      	lsrs	r1, r3, #8
 80030aa:	f000 437f 	and.w	r3, r0, #4278190080	; 0xff000000
 80030ae:	f8c7 31b8 	str.w	r3, [r7, #440]	; 0x1b8
 80030b2:	2300      	movs	r3, #0
 80030b4:	f8c7 31bc 	str.w	r3, [r7, #444]	; 0x1bc
 80030b8:	e9d7 4570 	ldrd	r4, r5, [r7, #448]	; 0x1c0
 80030bc:	4623      	mov	r3, r4
 80030be:	e9d7 016e 	ldrd	r0, r1, [r7, #440]	; 0x1b8
 80030c2:	4602      	mov	r2, r0
 80030c4:	4313      	orrs	r3, r2
 80030c6:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
 80030ca:	462b      	mov	r3, r5
 80030cc:	460a      	mov	r2, r1
 80030ce:	4313      	orrs	r3, r2
 80030d0:	f8c7 31b4 	str.w	r3, [r7, #436]	; 0x1b4
 80030d4:	e9d7 019e 	ldrd	r0, r1, [r7, #632]	; 0x278
 80030d8:	f04f 0200 	mov.w	r2, #0
 80030dc:	f04f 0300 	mov.w	r3, #0
 80030e0:	020b      	lsls	r3, r1, #8
 80030e2:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80030e6:	0202      	lsls	r2, r0, #8
 80030e8:	2100      	movs	r1, #0
 80030ea:	f8c7 11a8 	str.w	r1, [r7, #424]	; 0x1a8
 80030ee:	f003 03ff 	and.w	r3, r3, #255	; 0xff
 80030f2:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
 80030f6:	e9d7 456c 	ldrd	r4, r5, [r7, #432]	; 0x1b0
 80030fa:	4623      	mov	r3, r4
 80030fc:	e9d7 016a 	ldrd	r0, r1, [r7, #424]	; 0x1a8
 8003100:	4602      	mov	r2, r0
 8003102:	4313      	orrs	r3, r2
 8003104:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 8003108:	462b      	mov	r3, r5
 800310a:	460a      	mov	r2, r1
 800310c:	4313      	orrs	r3, r2
 800310e:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 8003112:	e9d7 019e 	ldrd	r0, r1, [r7, #632]	; 0x278
 8003116:	f04f 0200 	mov.w	r2, #0
 800311a:	f04f 0300 	mov.w	r3, #0
 800311e:	0e0a      	lsrs	r2, r1, #24
 8003120:	2300      	movs	r3, #0
 8003122:	e9d7 4568 	ldrd	r4, r5, [r7, #416]	; 0x1a0
 8003126:	4621      	mov	r1, r4
 8003128:	4311      	orrs	r1, r2
 800312a:	f8c7 1198 	str.w	r1, [r7, #408]	; 0x198
 800312e:	4629      	mov	r1, r5
 8003130:	4319      	orrs	r1, r3
 8003132:	f8c7 119c 	str.w	r1, [r7, #412]	; 0x19c
 8003136:	e9d7 019e 	ldrd	r0, r1, [r7, #632]	; 0x278
 800313a:	f04f 0200 	mov.w	r2, #0
 800313e:	f04f 0300 	mov.w	r3, #0
 8003142:	0603      	lsls	r3, r0, #24
 8003144:	2200      	movs	r2, #0
 8003146:	e9d7 4566 	ldrd	r4, r5, [r7, #408]	; 0x198
 800314a:	4621      	mov	r1, r4
 800314c:	4311      	orrs	r1, r2
 800314e:	f8c7 1190 	str.w	r1, [r7, #400]	; 0x190
 8003152:	4629      	mov	r1, r5
 8003154:	4319      	orrs	r1, r3
 8003156:	f8c7 1194 	str.w	r1, [r7, #404]	; 0x194
 800315a:	e9d7 2364 	ldrd	r2, r3, [r7, #400]	; 0x190
 800315e:	f507 715c 	add.w	r1, r7, #880	; 0x370
 8003162:	f5a1 71be 	sub.w	r1, r1, #380	; 0x17c
 8003166:	6809      	ldr	r1, [r1, #0]
 8003168:	e9c1 2302 	strd	r2, r3, [r1, #8]
                            return;
 800316c:	f003 b996 	b.w	800649c <cw_unpack_next+0x49b0>
                        }
                        UNPACK_ERROR(CWP_RC_WRONG_TIMESTAMP_LENGTH)
 8003170:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8003174:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	f240 32e7 	movw	r2, #999	; 0x3e7
 800317e:	801a      	strh	r2, [r3, #0]
 8003180:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8003184:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	f06f 020b 	mvn.w	r2, #11
 800318e:	625a      	str	r2, [r3, #36]	; 0x24
 8003190:	f003 b984 	b.w	800649c <cw_unpack_next+0x49b0>
                    }
                    cw_unpack_assert_blob(ext);
 8003194:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8003198:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	69db      	ldr	r3, [r3, #28]
 80031a0:	f8c7 336c 	str.w	r3, [r7, #876]	; 0x36c
 80031a4:	f507 735c 	add.w	r3, r7, #880	; 0x370
 80031a8:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	68db      	ldr	r3, [r3, #12]
 80031b0:	f8d7 236c 	ldr.w	r2, [r7, #876]	; 0x36c
 80031b4:	4413      	add	r3, r2
 80031b6:	f8c7 3310 	str.w	r3, [r7, #784]	; 0x310
 80031ba:	f507 735c 	add.w	r3, r7, #880	; 0x370
 80031be:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	6a1b      	ldr	r3, [r3, #32]
 80031c6:	f8d7 2310 	ldr.w	r2, [r7, #784]	; 0x310
 80031ca:	429a      	cmp	r2, r3
 80031cc:	d979      	bls.n	80032c2 <cw_unpack_next+0x17d6>
 80031ce:	f507 735c 	add.w	r3, r7, #880	; 0x370
 80031d2:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80031da:	2b00      	cmp	r3, #0
 80031dc:	d111      	bne.n	8003202 <cw_unpack_next+0x1716>
 80031de:	f507 735c 	add.w	r3, r7, #880	; 0x370
 80031e2:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	f240 32e7 	movw	r2, #999	; 0x3e7
 80031ec:	801a      	strh	r2, [r3, #0]
 80031ee:	f507 735c 	add.w	r3, r7, #880	; 0x370
 80031f2:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	f06f 0202 	mvn.w	r2, #2
 80031fc:	625a      	str	r2, [r3, #36]	; 0x24
 80031fe:	f003 b94d 	b.w	800649c <cw_unpack_next+0x49b0>
 8003202:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8003206:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800320e:	f507 725c 	add.w	r2, r7, #880	; 0x370
 8003212:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 8003216:	6812      	ldr	r2, [r2, #0]
 8003218:	68d1      	ldr	r1, [r2, #12]
 800321a:	f507 725c 	add.w	r2, r7, #880	; 0x370
 800321e:	f5a2 74a8 	sub.w	r4, r2, #336	; 0x150
 8003222:	f507 725c 	add.w	r2, r7, #880	; 0x370
 8003226:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 800322a:	6810      	ldr	r0, [r2, #0]
 800322c:	4798      	blx	r3
 800322e:	6020      	str	r0, [r4, #0]
 8003230:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8003234:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	2b00      	cmp	r3, #0
 800323c:	d02e      	beq.n	800329c <cw_unpack_next+0x17b0>
 800323e:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8003242:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	f1b3 3fff 	cmp.w	r3, #4294967295
 800324c:	d014      	beq.n	8003278 <cw_unpack_next+0x178c>
 800324e:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8003252:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	f240 32e7 	movw	r2, #999	; 0x3e7
 800325c:	801a      	strh	r2, [r3, #0]
 800325e:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8003262:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	f507 725c 	add.w	r2, r7, #880	; 0x370
 800326c:	f5a2 72a8 	sub.w	r2, r2, #336	; 0x150
 8003270:	6812      	ldr	r2, [r2, #0]
 8003272:	625a      	str	r2, [r3, #36]	; 0x24
 8003274:	f003 b912 	b.w	800649c <cw_unpack_next+0x49b0>
 8003278:	f507 735c 	add.w	r3, r7, #880	; 0x370
 800327c:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	f240 32e7 	movw	r2, #999	; 0x3e7
 8003286:	801a      	strh	r2, [r3, #0]
 8003288:	f507 735c 	add.w	r3, r7, #880	; 0x370
 800328c:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	f06f 0202 	mvn.w	r2, #2
 8003296:	625a      	str	r2, [r3, #36]	; 0x24
 8003298:	f003 b900 	b.w	800649c <cw_unpack_next+0x49b0>
 800329c:	f507 735c 	add.w	r3, r7, #880	; 0x370
 80032a0:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	69db      	ldr	r3, [r3, #28]
 80032a8:	f8c7 336c 	str.w	r3, [r7, #876]	; 0x36c
 80032ac:	f507 735c 	add.w	r3, r7, #880	; 0x370
 80032b0:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	68db      	ldr	r3, [r3, #12]
 80032b8:	f8d7 236c 	ldr.w	r2, [r7, #876]	; 0x36c
 80032bc:	4413      	add	r3, r2
 80032be:	f8c7 3310 	str.w	r3, [r7, #784]	; 0x310
 80032c2:	f507 735c 	add.w	r3, r7, #880	; 0x370
 80032c6:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	f8d7 2310 	ldr.w	r2, [r7, #784]	; 0x310
 80032d0:	61da      	str	r2, [r3, #28]
 80032d2:	f507 735c 	add.w	r3, r7, #880	; 0x370
 80032d6:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	f8d7 236c 	ldr.w	r2, [r7, #876]	; 0x36c
 80032e0:	609a      	str	r2, [r3, #8]
 80032e2:	f003 b8db 	b.w	800649c <cw_unpack_next+0x49b0>
        case 0xc8:  getDDItem2(CWP_ITEM_EXT, ext.length, uint16_t);             // ext 16
 80032e6:	f507 735c 	add.w	r3, r7, #880	; 0x370
 80032ea:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	f44f 729b 	mov.w	r2, #310	; 0x136
 80032f4:	801a      	strh	r2, [r3, #0]
 80032f6:	f507 735c 	add.w	r3, r7, #880	; 0x370
 80032fa:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	69db      	ldr	r3, [r3, #28]
 8003302:	f8c7 336c 	str.w	r3, [r7, #876]	; 0x36c
 8003306:	f8d7 336c 	ldr.w	r3, [r7, #876]	; 0x36c
 800330a:	3302      	adds	r3, #2
 800330c:	f8c7 330c 	str.w	r3, [r7, #780]	; 0x30c
 8003310:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8003314:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	6a1b      	ldr	r3, [r3, #32]
 800331c:	f8d7 230c 	ldr.w	r2, [r7, #780]	; 0x30c
 8003320:	429a      	cmp	r2, r3
 8003322:	d96e      	bls.n	8003402 <cw_unpack_next+0x1916>
 8003324:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8003328:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003330:	2b00      	cmp	r3, #0
 8003332:	d111      	bne.n	8003358 <cw_unpack_next+0x186c>
 8003334:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8003338:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	f240 32e7 	movw	r2, #999	; 0x3e7
 8003342:	801a      	strh	r2, [r3, #0]
 8003344:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8003348:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	f06f 0202 	mvn.w	r2, #2
 8003352:	625a      	str	r2, [r3, #36]	; 0x24
 8003354:	f003 b8a2 	b.w	800649c <cw_unpack_next+0x49b0>
 8003358:	f507 735c 	add.w	r3, r7, #880	; 0x370
 800335c:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003364:	f507 725c 	add.w	r2, r7, #880	; 0x370
 8003368:	f5a2 749e 	sub.w	r4, r2, #316	; 0x13c
 800336c:	f507 725c 	add.w	r2, r7, #880	; 0x370
 8003370:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 8003374:	2102      	movs	r1, #2
 8003376:	6810      	ldr	r0, [r2, #0]
 8003378:	4798      	blx	r3
 800337a:	6020      	str	r0, [r4, #0]
 800337c:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8003380:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	2b00      	cmp	r3, #0
 8003388:	d02e      	beq.n	80033e8 <cw_unpack_next+0x18fc>
 800338a:	f507 735c 	add.w	r3, r7, #880	; 0x370
 800338e:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003398:	d014      	beq.n	80033c4 <cw_unpack_next+0x18d8>
 800339a:	f507 735c 	add.w	r3, r7, #880	; 0x370
 800339e:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	f240 32e7 	movw	r2, #999	; 0x3e7
 80033a8:	801a      	strh	r2, [r3, #0]
 80033aa:	f507 735c 	add.w	r3, r7, #880	; 0x370
 80033ae:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	f507 725c 	add.w	r2, r7, #880	; 0x370
 80033b8:	f5a2 729e 	sub.w	r2, r2, #316	; 0x13c
 80033bc:	6812      	ldr	r2, [r2, #0]
 80033be:	625a      	str	r2, [r3, #36]	; 0x24
 80033c0:	f003 b86c 	b.w	800649c <cw_unpack_next+0x49b0>
 80033c4:	f507 735c 	add.w	r3, r7, #880	; 0x370
 80033c8:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	f240 32e7 	movw	r2, #999	; 0x3e7
 80033d2:	801a      	strh	r2, [r3, #0]
 80033d4:	f507 735c 	add.w	r3, r7, #880	; 0x370
 80033d8:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	f06f 0202 	mvn.w	r2, #2
 80033e2:	625a      	str	r2, [r3, #36]	; 0x24
 80033e4:	f003 b85a 	b.w	800649c <cw_unpack_next+0x49b0>
 80033e8:	f507 735c 	add.w	r3, r7, #880	; 0x370
 80033ec:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	69db      	ldr	r3, [r3, #28]
 80033f4:	f8c7 336c 	str.w	r3, [r7, #876]	; 0x36c
 80033f8:	f8d7 336c 	ldr.w	r3, [r7, #876]	; 0x36c
 80033fc:	3302      	adds	r3, #2
 80033fe:	f8c7 330c 	str.w	r3, [r7, #780]	; 0x30c
 8003402:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8003406:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	f8d7 230c 	ldr.w	r2, [r7, #780]	; 0x30c
 8003410:	61da      	str	r2, [r3, #28]
 8003412:	f8d7 336c 	ldr.w	r3, [r7, #876]	; 0x36c
 8003416:	881b      	ldrh	r3, [r3, #0]
 8003418:	f8a7 32aa 	strh.w	r3, [r7, #682]	; 0x2aa
 800341c:	f8b7 32aa 	ldrh.w	r3, [r7, #682]	; 0x2aa
 8003420:	021b      	lsls	r3, r3, #8
 8003422:	b21a      	sxth	r2, r3
 8003424:	f8b7 32aa 	ldrh.w	r3, [r7, #682]	; 0x2aa
 8003428:	0a1b      	lsrs	r3, r3, #8
 800342a:	b29b      	uxth	r3, r3
 800342c:	b21b      	sxth	r3, r3
 800342e:	4313      	orrs	r3, r2
 8003430:	b21b      	sxth	r3, r3
 8003432:	f8a7 32aa 	strh.w	r3, [r7, #682]	; 0x2aa
 8003436:	f8b7 22aa 	ldrh.w	r2, [r7, #682]	; 0x2aa
 800343a:	f507 735c 	add.w	r3, r7, #880	; 0x370
 800343e:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	60da      	str	r2, [r3, #12]
                    cw_unpack_assert_space(1);
 8003446:	f507 735c 	add.w	r3, r7, #880	; 0x370
 800344a:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	69db      	ldr	r3, [r3, #28]
 8003452:	f8c7 336c 	str.w	r3, [r7, #876]	; 0x36c
 8003456:	f8d7 336c 	ldr.w	r3, [r7, #876]	; 0x36c
 800345a:	3301      	adds	r3, #1
 800345c:	f8c7 3308 	str.w	r3, [r7, #776]	; 0x308
 8003460:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8003464:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	6a1b      	ldr	r3, [r3, #32]
 800346c:	f8d7 2308 	ldr.w	r2, [r7, #776]	; 0x308
 8003470:	429a      	cmp	r2, r3
 8003472:	d96e      	bls.n	8003552 <cw_unpack_next+0x1a66>
 8003474:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8003478:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003480:	2b00      	cmp	r3, #0
 8003482:	d111      	bne.n	80034a8 <cw_unpack_next+0x19bc>
 8003484:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8003488:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	f240 32e7 	movw	r2, #999	; 0x3e7
 8003492:	801a      	strh	r2, [r3, #0]
 8003494:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8003498:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	f06f 0202 	mvn.w	r2, #2
 80034a2:	625a      	str	r2, [r3, #36]	; 0x24
 80034a4:	f002 bffa 	b.w	800649c <cw_unpack_next+0x49b0>
 80034a8:	f507 735c 	add.w	r3, r7, #880	; 0x370
 80034ac:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80034b4:	f507 725c 	add.w	r2, r7, #880	; 0x370
 80034b8:	f5a2 74a0 	sub.w	r4, r2, #320	; 0x140
 80034bc:	f507 725c 	add.w	r2, r7, #880	; 0x370
 80034c0:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 80034c4:	2101      	movs	r1, #1
 80034c6:	6810      	ldr	r0, [r2, #0]
 80034c8:	4798      	blx	r3
 80034ca:	6020      	str	r0, [r4, #0]
 80034cc:	f507 735c 	add.w	r3, r7, #880	; 0x370
 80034d0:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	2b00      	cmp	r3, #0
 80034d8:	d02e      	beq.n	8003538 <cw_unpack_next+0x1a4c>
 80034da:	f507 735c 	add.w	r3, r7, #880	; 0x370
 80034de:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80034e8:	d014      	beq.n	8003514 <cw_unpack_next+0x1a28>
 80034ea:	f507 735c 	add.w	r3, r7, #880	; 0x370
 80034ee:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	f240 32e7 	movw	r2, #999	; 0x3e7
 80034f8:	801a      	strh	r2, [r3, #0]
 80034fa:	f507 735c 	add.w	r3, r7, #880	; 0x370
 80034fe:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	f507 725c 	add.w	r2, r7, #880	; 0x370
 8003508:	f5a2 72a0 	sub.w	r2, r2, #320	; 0x140
 800350c:	6812      	ldr	r2, [r2, #0]
 800350e:	625a      	str	r2, [r3, #36]	; 0x24
 8003510:	f002 bfc4 	b.w	800649c <cw_unpack_next+0x49b0>
 8003514:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8003518:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	f240 32e7 	movw	r2, #999	; 0x3e7
 8003522:	801a      	strh	r2, [r3, #0]
 8003524:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8003528:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	f06f 0202 	mvn.w	r2, #2
 8003532:	625a      	str	r2, [r3, #36]	; 0x24
 8003534:	f002 bfb2 	b.w	800649c <cw_unpack_next+0x49b0>
 8003538:	f507 735c 	add.w	r3, r7, #880	; 0x370
 800353c:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	69db      	ldr	r3, [r3, #28]
 8003544:	f8c7 336c 	str.w	r3, [r7, #876]	; 0x36c
 8003548:	f8d7 336c 	ldr.w	r3, [r7, #876]	; 0x36c
 800354c:	3301      	adds	r3, #1
 800354e:	f8c7 3308 	str.w	r3, [r7, #776]	; 0x308
 8003552:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8003556:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	f8d7 2308 	ldr.w	r2, [r7, #776]	; 0x308
 8003560:	61da      	str	r2, [r3, #28]
                    unpack_context->item.type = *(int8_t*)p;
 8003562:	f8d7 336c 	ldr.w	r3, [r7, #876]	; 0x36c
 8003566:	f993 3000 	ldrsb.w	r3, [r3]
 800356a:	b21a      	sxth	r2, r3
 800356c:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8003570:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	801a      	strh	r2, [r3, #0]
                    cw_unpack_assert_blob(ext);
 8003578:	f507 735c 	add.w	r3, r7, #880	; 0x370
 800357c:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	69db      	ldr	r3, [r3, #28]
 8003584:	f8c7 336c 	str.w	r3, [r7, #876]	; 0x36c
 8003588:	f507 735c 	add.w	r3, r7, #880	; 0x370
 800358c:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	68db      	ldr	r3, [r3, #12]
 8003594:	f8d7 236c 	ldr.w	r2, [r7, #876]	; 0x36c
 8003598:	4413      	add	r3, r2
 800359a:	f8c7 3304 	str.w	r3, [r7, #772]	; 0x304
 800359e:	f507 735c 	add.w	r3, r7, #880	; 0x370
 80035a2:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	6a1b      	ldr	r3, [r3, #32]
 80035aa:	f8d7 2304 	ldr.w	r2, [r7, #772]	; 0x304
 80035ae:	429a      	cmp	r2, r3
 80035b0:	d979      	bls.n	80036a6 <cw_unpack_next+0x1bba>
 80035b2:	f507 735c 	add.w	r3, r7, #880	; 0x370
 80035b6:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80035be:	2b00      	cmp	r3, #0
 80035c0:	d111      	bne.n	80035e6 <cw_unpack_next+0x1afa>
 80035c2:	f507 735c 	add.w	r3, r7, #880	; 0x370
 80035c6:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	f240 32e7 	movw	r2, #999	; 0x3e7
 80035d0:	801a      	strh	r2, [r3, #0]
 80035d2:	f507 735c 	add.w	r3, r7, #880	; 0x370
 80035d6:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	f06f 0202 	mvn.w	r2, #2
 80035e0:	625a      	str	r2, [r3, #36]	; 0x24
 80035e2:	f002 bf5b 	b.w	800649c <cw_unpack_next+0x49b0>
 80035e6:	f507 735c 	add.w	r3, r7, #880	; 0x370
 80035ea:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80035f2:	f507 725c 	add.w	r2, r7, #880	; 0x370
 80035f6:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 80035fa:	6812      	ldr	r2, [r2, #0]
 80035fc:	68d1      	ldr	r1, [r2, #12]
 80035fe:	f507 725c 	add.w	r2, r7, #880	; 0x370
 8003602:	f5a2 74a2 	sub.w	r4, r2, #324	; 0x144
 8003606:	f507 725c 	add.w	r2, r7, #880	; 0x370
 800360a:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 800360e:	6810      	ldr	r0, [r2, #0]
 8003610:	4798      	blx	r3
 8003612:	6020      	str	r0, [r4, #0]
 8003614:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8003618:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	2b00      	cmp	r3, #0
 8003620:	d02e      	beq.n	8003680 <cw_unpack_next+0x1b94>
 8003622:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8003626:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003630:	d014      	beq.n	800365c <cw_unpack_next+0x1b70>
 8003632:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8003636:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	f240 32e7 	movw	r2, #999	; 0x3e7
 8003640:	801a      	strh	r2, [r3, #0]
 8003642:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8003646:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	f507 725c 	add.w	r2, r7, #880	; 0x370
 8003650:	f5a2 72a2 	sub.w	r2, r2, #324	; 0x144
 8003654:	6812      	ldr	r2, [r2, #0]
 8003656:	625a      	str	r2, [r3, #36]	; 0x24
 8003658:	f002 bf20 	b.w	800649c <cw_unpack_next+0x49b0>
 800365c:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8003660:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	f240 32e7 	movw	r2, #999	; 0x3e7
 800366a:	801a      	strh	r2, [r3, #0]
 800366c:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8003670:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	f06f 0202 	mvn.w	r2, #2
 800367a:	625a      	str	r2, [r3, #36]	; 0x24
 800367c:	f002 bf0e 	b.w	800649c <cw_unpack_next+0x49b0>
 8003680:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8003684:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	69db      	ldr	r3, [r3, #28]
 800368c:	f8c7 336c 	str.w	r3, [r7, #876]	; 0x36c
 8003690:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8003694:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	68db      	ldr	r3, [r3, #12]
 800369c:	f8d7 236c 	ldr.w	r2, [r7, #876]	; 0x36c
 80036a0:	4413      	add	r3, r2
 80036a2:	f8c7 3304 	str.w	r3, [r7, #772]	; 0x304
 80036a6:	f507 735c 	add.w	r3, r7, #880	; 0x370
 80036aa:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	f8d7 2304 	ldr.w	r2, [r7, #772]	; 0x304
 80036b4:	61da      	str	r2, [r3, #28]
 80036b6:	f507 735c 	add.w	r3, r7, #880	; 0x370
 80036ba:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	f8d7 236c 	ldr.w	r2, [r7, #876]	; 0x36c
 80036c4:	609a      	str	r2, [r3, #8]
 80036c6:	f002 bee9 	b.w	800649c <cw_unpack_next+0x49b0>
        case 0xc9:  getDDItem4(CWP_ITEM_EXT, ext.length, uint32_t);             // ext 32
 80036ca:	f507 735c 	add.w	r3, r7, #880	; 0x370
 80036ce:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	f44f 729b 	mov.w	r2, #310	; 0x136
 80036d8:	801a      	strh	r2, [r3, #0]
 80036da:	f507 735c 	add.w	r3, r7, #880	; 0x370
 80036de:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	69db      	ldr	r3, [r3, #28]
 80036e6:	f8c7 336c 	str.w	r3, [r7, #876]	; 0x36c
 80036ea:	f8d7 336c 	ldr.w	r3, [r7, #876]	; 0x36c
 80036ee:	3304      	adds	r3, #4
 80036f0:	f8c7 3300 	str.w	r3, [r7, #768]	; 0x300
 80036f4:	f507 735c 	add.w	r3, r7, #880	; 0x370
 80036f8:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	6a1b      	ldr	r3, [r3, #32]
 8003700:	f8d7 2300 	ldr.w	r2, [r7, #768]	; 0x300
 8003704:	429a      	cmp	r2, r3
 8003706:	d96e      	bls.n	80037e6 <cw_unpack_next+0x1cfa>
 8003708:	f507 735c 	add.w	r3, r7, #880	; 0x370
 800370c:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003714:	2b00      	cmp	r3, #0
 8003716:	d111      	bne.n	800373c <cw_unpack_next+0x1c50>
 8003718:	f507 735c 	add.w	r3, r7, #880	; 0x370
 800371c:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	f240 32e7 	movw	r2, #999	; 0x3e7
 8003726:	801a      	strh	r2, [r3, #0]
 8003728:	f507 735c 	add.w	r3, r7, #880	; 0x370
 800372c:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	f06f 0202 	mvn.w	r2, #2
 8003736:	625a      	str	r2, [r3, #36]	; 0x24
 8003738:	f002 beb0 	b.w	800649c <cw_unpack_next+0x49b0>
 800373c:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8003740:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003748:	f507 725c 	add.w	r2, r7, #880	; 0x370
 800374c:	f5a2 7498 	sub.w	r4, r2, #304	; 0x130
 8003750:	f507 725c 	add.w	r2, r7, #880	; 0x370
 8003754:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 8003758:	2104      	movs	r1, #4
 800375a:	6810      	ldr	r0, [r2, #0]
 800375c:	4798      	blx	r3
 800375e:	6020      	str	r0, [r4, #0]
 8003760:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8003764:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	2b00      	cmp	r3, #0
 800376c:	d02e      	beq.n	80037cc <cw_unpack_next+0x1ce0>
 800376e:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8003772:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	f1b3 3fff 	cmp.w	r3, #4294967295
 800377c:	d014      	beq.n	80037a8 <cw_unpack_next+0x1cbc>
 800377e:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8003782:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	f240 32e7 	movw	r2, #999	; 0x3e7
 800378c:	801a      	strh	r2, [r3, #0]
 800378e:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8003792:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	f507 725c 	add.w	r2, r7, #880	; 0x370
 800379c:	f5a2 7298 	sub.w	r2, r2, #304	; 0x130
 80037a0:	6812      	ldr	r2, [r2, #0]
 80037a2:	625a      	str	r2, [r3, #36]	; 0x24
 80037a4:	f002 be7a 	b.w	800649c <cw_unpack_next+0x49b0>
 80037a8:	f507 735c 	add.w	r3, r7, #880	; 0x370
 80037ac:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	f240 32e7 	movw	r2, #999	; 0x3e7
 80037b6:	801a      	strh	r2, [r3, #0]
 80037b8:	f507 735c 	add.w	r3, r7, #880	; 0x370
 80037bc:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	f06f 0202 	mvn.w	r2, #2
 80037c6:	625a      	str	r2, [r3, #36]	; 0x24
 80037c8:	f002 be68 	b.w	800649c <cw_unpack_next+0x49b0>
 80037cc:	f507 735c 	add.w	r3, r7, #880	; 0x370
 80037d0:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	69db      	ldr	r3, [r3, #28]
 80037d8:	f8c7 336c 	str.w	r3, [r7, #876]	; 0x36c
 80037dc:	f8d7 336c 	ldr.w	r3, [r7, #876]	; 0x36c
 80037e0:	3304      	adds	r3, #4
 80037e2:	f8c7 3300 	str.w	r3, [r7, #768]	; 0x300
 80037e6:	f507 735c 	add.w	r3, r7, #880	; 0x370
 80037ea:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	f8d7 2300 	ldr.w	r2, [r7, #768]	; 0x300
 80037f4:	61da      	str	r2, [r3, #28]
 80037f6:	f8d7 336c 	ldr.w	r3, [r7, #876]	; 0x36c
 80037fa:	681a      	ldr	r2, [r3, #0]
 80037fc:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8003800:	f5a3 73bc 	sub.w	r3, r3, #376	; 0x178
 8003804:	601a      	str	r2, [r3, #0]
 8003806:	f507 735c 	add.w	r3, r7, #880	; 0x370
 800380a:	f5a3 73bc 	sub.w	r3, r3, #376	; 0x178
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	061a      	lsls	r2, r3, #24
 8003812:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8003816:	f5a3 73bc 	sub.w	r3, r3, #376	; 0x178
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	021b      	lsls	r3, r3, #8
 800381e:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8003822:	431a      	orrs	r2, r3
 8003824:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8003828:	f5a3 73bc 	sub.w	r3, r3, #376	; 0x178
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	0a1b      	lsrs	r3, r3, #8
 8003830:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 8003834:	431a      	orrs	r2, r3
 8003836:	f507 735c 	add.w	r3, r7, #880	; 0x370
 800383a:	f5a3 73bc 	sub.w	r3, r3, #376	; 0x178
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	0e1b      	lsrs	r3, r3, #24
 8003842:	431a      	orrs	r2, r3
 8003844:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8003848:	f5a3 73bc 	sub.w	r3, r3, #376	; 0x178
 800384c:	601a      	str	r2, [r3, #0]
 800384e:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8003852:	f5a3 73bc 	sub.w	r3, r3, #376	; 0x178
 8003856:	681a      	ldr	r2, [r3, #0]
 8003858:	f507 735c 	add.w	r3, r7, #880	; 0x370
 800385c:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	60da      	str	r2, [r3, #12]
                    cw_unpack_assert_space(1);
 8003864:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8003868:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	69db      	ldr	r3, [r3, #28]
 8003870:	f8c7 336c 	str.w	r3, [r7, #876]	; 0x36c
 8003874:	f8d7 336c 	ldr.w	r3, [r7, #876]	; 0x36c
 8003878:	3301      	adds	r3, #1
 800387a:	f8c7 32fc 	str.w	r3, [r7, #764]	; 0x2fc
 800387e:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8003882:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	6a1b      	ldr	r3, [r3, #32]
 800388a:	f8d7 22fc 	ldr.w	r2, [r7, #764]	; 0x2fc
 800388e:	429a      	cmp	r2, r3
 8003890:	d96e      	bls.n	8003970 <cw_unpack_next+0x1e84>
 8003892:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8003896:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800389e:	2b00      	cmp	r3, #0
 80038a0:	d111      	bne.n	80038c6 <cw_unpack_next+0x1dda>
 80038a2:	f507 735c 	add.w	r3, r7, #880	; 0x370
 80038a6:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	f240 32e7 	movw	r2, #999	; 0x3e7
 80038b0:	801a      	strh	r2, [r3, #0]
 80038b2:	f507 735c 	add.w	r3, r7, #880	; 0x370
 80038b6:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	f06f 0202 	mvn.w	r2, #2
 80038c0:	625a      	str	r2, [r3, #36]	; 0x24
 80038c2:	f002 bdeb 	b.w	800649c <cw_unpack_next+0x49b0>
 80038c6:	f507 735c 	add.w	r3, r7, #880	; 0x370
 80038ca:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80038d2:	f507 725c 	add.w	r2, r7, #880	; 0x370
 80038d6:	f5a2 749a 	sub.w	r4, r2, #308	; 0x134
 80038da:	f507 725c 	add.w	r2, r7, #880	; 0x370
 80038de:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 80038e2:	2101      	movs	r1, #1
 80038e4:	6810      	ldr	r0, [r2, #0]
 80038e6:	4798      	blx	r3
 80038e8:	6020      	str	r0, [r4, #0]
 80038ea:	f507 735c 	add.w	r3, r7, #880	; 0x370
 80038ee:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	2b00      	cmp	r3, #0
 80038f6:	d02e      	beq.n	8003956 <cw_unpack_next+0x1e6a>
 80038f8:	f507 735c 	add.w	r3, r7, #880	; 0x370
 80038fc:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003906:	d014      	beq.n	8003932 <cw_unpack_next+0x1e46>
 8003908:	f507 735c 	add.w	r3, r7, #880	; 0x370
 800390c:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	f240 32e7 	movw	r2, #999	; 0x3e7
 8003916:	801a      	strh	r2, [r3, #0]
 8003918:	f507 735c 	add.w	r3, r7, #880	; 0x370
 800391c:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	f507 725c 	add.w	r2, r7, #880	; 0x370
 8003926:	f5a2 729a 	sub.w	r2, r2, #308	; 0x134
 800392a:	6812      	ldr	r2, [r2, #0]
 800392c:	625a      	str	r2, [r3, #36]	; 0x24
 800392e:	f002 bdb5 	b.w	800649c <cw_unpack_next+0x49b0>
 8003932:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8003936:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	f240 32e7 	movw	r2, #999	; 0x3e7
 8003940:	801a      	strh	r2, [r3, #0]
 8003942:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8003946:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	f06f 0202 	mvn.w	r2, #2
 8003950:	625a      	str	r2, [r3, #36]	; 0x24
 8003952:	f002 bda3 	b.w	800649c <cw_unpack_next+0x49b0>
 8003956:	f507 735c 	add.w	r3, r7, #880	; 0x370
 800395a:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	69db      	ldr	r3, [r3, #28]
 8003962:	f8c7 336c 	str.w	r3, [r7, #876]	; 0x36c
 8003966:	f8d7 336c 	ldr.w	r3, [r7, #876]	; 0x36c
 800396a:	3301      	adds	r3, #1
 800396c:	f8c7 32fc 	str.w	r3, [r7, #764]	; 0x2fc
 8003970:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8003974:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	f8d7 22fc 	ldr.w	r2, [r7, #764]	; 0x2fc
 800397e:	61da      	str	r2, [r3, #28]
                    unpack_context->item.type = *(int8_t*)p;
 8003980:	f8d7 336c 	ldr.w	r3, [r7, #876]	; 0x36c
 8003984:	f993 3000 	ldrsb.w	r3, [r3]
 8003988:	b21a      	sxth	r2, r3
 800398a:	f507 735c 	add.w	r3, r7, #880	; 0x370
 800398e:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	801a      	strh	r2, [r3, #0]
                    cw_unpack_assert_blob(ext);
 8003996:	f507 735c 	add.w	r3, r7, #880	; 0x370
 800399a:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	69db      	ldr	r3, [r3, #28]
 80039a2:	f8c7 336c 	str.w	r3, [r7, #876]	; 0x36c
 80039a6:	f507 735c 	add.w	r3, r7, #880	; 0x370
 80039aa:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	68db      	ldr	r3, [r3, #12]
 80039b2:	f8d7 236c 	ldr.w	r2, [r7, #876]	; 0x36c
 80039b6:	4413      	add	r3, r2
 80039b8:	f8c7 32f8 	str.w	r3, [r7, #760]	; 0x2f8
 80039bc:	f507 735c 	add.w	r3, r7, #880	; 0x370
 80039c0:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	6a1b      	ldr	r3, [r3, #32]
 80039c8:	f8d7 22f8 	ldr.w	r2, [r7, #760]	; 0x2f8
 80039cc:	429a      	cmp	r2, r3
 80039ce:	d979      	bls.n	8003ac4 <cw_unpack_next+0x1fd8>
 80039d0:	f507 735c 	add.w	r3, r7, #880	; 0x370
 80039d4:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80039dc:	2b00      	cmp	r3, #0
 80039de:	d111      	bne.n	8003a04 <cw_unpack_next+0x1f18>
 80039e0:	f507 735c 	add.w	r3, r7, #880	; 0x370
 80039e4:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	f240 32e7 	movw	r2, #999	; 0x3e7
 80039ee:	801a      	strh	r2, [r3, #0]
 80039f0:	f507 735c 	add.w	r3, r7, #880	; 0x370
 80039f4:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	f06f 0202 	mvn.w	r2, #2
 80039fe:	625a      	str	r2, [r3, #36]	; 0x24
 8003a00:	f002 bd4c 	b.w	800649c <cw_unpack_next+0x49b0>
 8003a04:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8003a08:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a10:	f507 725c 	add.w	r2, r7, #880	; 0x370
 8003a14:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 8003a18:	6812      	ldr	r2, [r2, #0]
 8003a1a:	68d1      	ldr	r1, [r2, #12]
 8003a1c:	f507 725c 	add.w	r2, r7, #880	; 0x370
 8003a20:	f5a2 749c 	sub.w	r4, r2, #312	; 0x138
 8003a24:	f507 725c 	add.w	r2, r7, #880	; 0x370
 8003a28:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 8003a2c:	6810      	ldr	r0, [r2, #0]
 8003a2e:	4798      	blx	r3
 8003a30:	6020      	str	r0, [r4, #0]
 8003a32:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8003a36:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	2b00      	cmp	r3, #0
 8003a3e:	d02e      	beq.n	8003a9e <cw_unpack_next+0x1fb2>
 8003a40:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8003a44:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a4e:	d014      	beq.n	8003a7a <cw_unpack_next+0x1f8e>
 8003a50:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8003a54:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	f240 32e7 	movw	r2, #999	; 0x3e7
 8003a5e:	801a      	strh	r2, [r3, #0]
 8003a60:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8003a64:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	f507 725c 	add.w	r2, r7, #880	; 0x370
 8003a6e:	f5a2 729c 	sub.w	r2, r2, #312	; 0x138
 8003a72:	6812      	ldr	r2, [r2, #0]
 8003a74:	625a      	str	r2, [r3, #36]	; 0x24
 8003a76:	f002 bd11 	b.w	800649c <cw_unpack_next+0x49b0>
 8003a7a:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8003a7e:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	f240 32e7 	movw	r2, #999	; 0x3e7
 8003a88:	801a      	strh	r2, [r3, #0]
 8003a8a:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8003a8e:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	f06f 0202 	mvn.w	r2, #2
 8003a98:	625a      	str	r2, [r3, #36]	; 0x24
 8003a9a:	f002 bcff 	b.w	800649c <cw_unpack_next+0x49b0>
 8003a9e:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8003aa2:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	69db      	ldr	r3, [r3, #28]
 8003aaa:	f8c7 336c 	str.w	r3, [r7, #876]	; 0x36c
 8003aae:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8003ab2:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	68db      	ldr	r3, [r3, #12]
 8003aba:	f8d7 236c 	ldr.w	r2, [r7, #876]	; 0x36c
 8003abe:	4413      	add	r3, r2
 8003ac0:	f8c7 32f8 	str.w	r3, [r7, #760]	; 0x2f8
 8003ac4:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8003ac8:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	f8d7 22f8 	ldr.w	r2, [r7, #760]	; 0x2f8
 8003ad2:	61da      	str	r2, [r3, #28]
 8003ad4:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8003ad8:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	f8d7 236c 	ldr.w	r2, [r7, #876]	; 0x36c
 8003ae2:	609a      	str	r2, [r3, #8]
 8003ae4:	f002 bcda 	b.w	800649c <cw_unpack_next+0x49b0>
        case 0xca:  unpack_context->item.type = CWP_ITEM_FLOAT;                 // float
 8003ae8:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8003aec:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	f44f 7298 	mov.w	r2, #304	; 0x130
 8003af6:	801a      	strh	r2, [r3, #0]
                    cw_unpack_assert_space(4);
 8003af8:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8003afc:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	69db      	ldr	r3, [r3, #28]
 8003b04:	f8c7 336c 	str.w	r3, [r7, #876]	; 0x36c
 8003b08:	f8d7 336c 	ldr.w	r3, [r7, #876]	; 0x36c
 8003b0c:	3304      	adds	r3, #4
 8003b0e:	f8c7 32f4 	str.w	r3, [r7, #756]	; 0x2f4
 8003b12:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8003b16:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	6a1b      	ldr	r3, [r3, #32]
 8003b1e:	f8d7 22f4 	ldr.w	r2, [r7, #756]	; 0x2f4
 8003b22:	429a      	cmp	r2, r3
 8003b24:	d96e      	bls.n	8003c04 <cw_unpack_next+0x2118>
 8003b26:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8003b2a:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b32:	2b00      	cmp	r3, #0
 8003b34:	d111      	bne.n	8003b5a <cw_unpack_next+0x206e>
 8003b36:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8003b3a:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	f240 32e7 	movw	r2, #999	; 0x3e7
 8003b44:	801a      	strh	r2, [r3, #0]
 8003b46:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8003b4a:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	f06f 0202 	mvn.w	r2, #2
 8003b54:	625a      	str	r2, [r3, #36]	; 0x24
 8003b56:	f002 bca1 	b.w	800649c <cw_unpack_next+0x49b0>
 8003b5a:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8003b5e:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b66:	f507 725c 	add.w	r2, r7, #880	; 0x370
 8003b6a:	f5a2 7496 	sub.w	r4, r2, #300	; 0x12c
 8003b6e:	f507 725c 	add.w	r2, r7, #880	; 0x370
 8003b72:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 8003b76:	2104      	movs	r1, #4
 8003b78:	6810      	ldr	r0, [r2, #0]
 8003b7a:	4798      	blx	r3
 8003b7c:	6020      	str	r0, [r4, #0]
 8003b7e:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8003b82:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	2b00      	cmp	r3, #0
 8003b8a:	d02e      	beq.n	8003bea <cw_unpack_next+0x20fe>
 8003b8c:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8003b90:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003b9a:	d014      	beq.n	8003bc6 <cw_unpack_next+0x20da>
 8003b9c:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8003ba0:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	f240 32e7 	movw	r2, #999	; 0x3e7
 8003baa:	801a      	strh	r2, [r3, #0]
 8003bac:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8003bb0:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	f507 725c 	add.w	r2, r7, #880	; 0x370
 8003bba:	f5a2 7296 	sub.w	r2, r2, #300	; 0x12c
 8003bbe:	6812      	ldr	r2, [r2, #0]
 8003bc0:	625a      	str	r2, [r3, #36]	; 0x24
 8003bc2:	f002 bc6b 	b.w	800649c <cw_unpack_next+0x49b0>
 8003bc6:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8003bca:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	f240 32e7 	movw	r2, #999	; 0x3e7
 8003bd4:	801a      	strh	r2, [r3, #0]
 8003bd6:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8003bda:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	f06f 0202 	mvn.w	r2, #2
 8003be4:	625a      	str	r2, [r3, #36]	; 0x24
 8003be6:	f002 bc59 	b.w	800649c <cw_unpack_next+0x49b0>
 8003bea:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8003bee:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	69db      	ldr	r3, [r3, #28]
 8003bf6:	f8c7 336c 	str.w	r3, [r7, #876]	; 0x36c
 8003bfa:	f8d7 336c 	ldr.w	r3, [r7, #876]	; 0x36c
 8003bfe:	3304      	adds	r3, #4
 8003c00:	f8c7 32f4 	str.w	r3, [r7, #756]	; 0x2f4
 8003c04:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8003c08:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	f8d7 22f4 	ldr.w	r2, [r7, #756]	; 0x2f4
 8003c12:	61da      	str	r2, [r3, #28]
                    cw_load32(p);
 8003c14:	f8d7 336c 	ldr.w	r3, [r7, #876]	; 0x36c
 8003c18:	681a      	ldr	r2, [r3, #0]
 8003c1a:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8003c1e:	f5a3 73bc 	sub.w	r3, r3, #376	; 0x178
 8003c22:	601a      	str	r2, [r3, #0]
 8003c24:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8003c28:	f5a3 73bc 	sub.w	r3, r3, #376	; 0x178
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	061a      	lsls	r2, r3, #24
 8003c30:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8003c34:	f5a3 73bc 	sub.w	r3, r3, #376	; 0x178
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	021b      	lsls	r3, r3, #8
 8003c3c:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8003c40:	431a      	orrs	r2, r3
 8003c42:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8003c46:	f5a3 73bc 	sub.w	r3, r3, #376	; 0x178
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	0a1b      	lsrs	r3, r3, #8
 8003c4e:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 8003c52:	431a      	orrs	r2, r3
 8003c54:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8003c58:	f5a3 73bc 	sub.w	r3, r3, #376	; 0x178
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	0e1b      	lsrs	r3, r3, #24
 8003c60:	431a      	orrs	r2, r3
 8003c62:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8003c66:	f5a3 73bc 	sub.w	r3, r3, #376	; 0x178
 8003c6a:	601a      	str	r2, [r3, #0]
                    unpack_context->item.as.real = *(float*)&tmpu32;     return;
 8003c6c:	f507 73fc 	add.w	r3, r7, #504	; 0x1f8
 8003c70:	681a      	ldr	r2, [r3, #0]
 8003c72:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8003c76:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	609a      	str	r2, [r3, #8]
 8003c7e:	f002 bc0d 	b.w	800649c <cw_unpack_next+0x49b0>
        case 0xcb:  getDDItem8(CWP_ITEM_DOUBLE);                         return;  // double
 8003c82:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8003c86:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8003c8a:	681a      	ldr	r2, [r3, #0]
 8003c8c:	f240 1331 	movw	r3, #305	; 0x131
 8003c90:	8013      	strh	r3, [r2, #0]
 8003c92:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8003c96:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	69db      	ldr	r3, [r3, #28]
 8003c9e:	f8c7 336c 	str.w	r3, [r7, #876]	; 0x36c
 8003ca2:	f8d7 336c 	ldr.w	r3, [r7, #876]	; 0x36c
 8003ca6:	3308      	adds	r3, #8
 8003ca8:	f8c7 32f0 	str.w	r3, [r7, #752]	; 0x2f0
 8003cac:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8003cb0:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	6a1a      	ldr	r2, [r3, #32]
 8003cb8:	f8d7 32f0 	ldr.w	r3, [r7, #752]	; 0x2f0
 8003cbc:	4293      	cmp	r3, r2
 8003cbe:	d96e      	bls.n	8003d9e <cw_unpack_next+0x22b2>
 8003cc0:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8003cc4:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ccc:	2b00      	cmp	r3, #0
 8003cce:	d111      	bne.n	8003cf4 <cw_unpack_next+0x2208>
 8003cd0:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8003cd4:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	f240 32e7 	movw	r2, #999	; 0x3e7
 8003cde:	801a      	strh	r2, [r3, #0]
 8003ce0:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8003ce4:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	f06f 0202 	mvn.w	r2, #2
 8003cee:	625a      	str	r2, [r3, #36]	; 0x24
 8003cf0:	f002 bbd4 	b.w	800649c <cw_unpack_next+0x49b0>
 8003cf4:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8003cf8:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003d00:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8003d04:	f5a3 7494 	sub.w	r4, r3, #296	; 0x128
 8003d08:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8003d0c:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8003d10:	2108      	movs	r1, #8
 8003d12:	6818      	ldr	r0, [r3, #0]
 8003d14:	4790      	blx	r2
 8003d16:	6020      	str	r0, [r4, #0]
 8003d18:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8003d1c:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	2b00      	cmp	r3, #0
 8003d24:	d02e      	beq.n	8003d84 <cw_unpack_next+0x2298>
 8003d26:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8003d2a:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003d34:	d014      	beq.n	8003d60 <cw_unpack_next+0x2274>
 8003d36:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8003d3a:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	f240 32e7 	movw	r2, #999	; 0x3e7
 8003d44:	801a      	strh	r2, [r3, #0]
 8003d46:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8003d4a:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	f507 725c 	add.w	r2, r7, #880	; 0x370
 8003d54:	f5a2 7294 	sub.w	r2, r2, #296	; 0x128
 8003d58:	6812      	ldr	r2, [r2, #0]
 8003d5a:	625a      	str	r2, [r3, #36]	; 0x24
 8003d5c:	f002 bb9e 	b.w	800649c <cw_unpack_next+0x49b0>
 8003d60:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8003d64:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	f240 32e7 	movw	r2, #999	; 0x3e7
 8003d6e:	801a      	strh	r2, [r3, #0]
 8003d70:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8003d74:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	f06f 0202 	mvn.w	r2, #2
 8003d7e:	625a      	str	r2, [r3, #36]	; 0x24
 8003d80:	f002 bb8c 	b.w	800649c <cw_unpack_next+0x49b0>
 8003d84:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8003d88:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	69db      	ldr	r3, [r3, #28]
 8003d90:	f8c7 336c 	str.w	r3, [r7, #876]	; 0x36c
 8003d94:	f8d7 336c 	ldr.w	r3, [r7, #876]	; 0x36c
 8003d98:	3308      	adds	r3, #8
 8003d9a:	f8c7 32f0 	str.w	r3, [r7, #752]	; 0x2f0
 8003d9e:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8003da2:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8003da6:	681a      	ldr	r2, [r3, #0]
 8003da8:	f8d7 32f0 	ldr.w	r3, [r7, #752]	; 0x2f0
 8003dac:	61d3      	str	r3, [r2, #28]
 8003dae:	f8d7 336c 	ldr.w	r3, [r7, #876]	; 0x36c
 8003db2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003db6:	e9c7 239e 	strd	r2, r3, [r7, #632]	; 0x278
 8003dba:	f8d7 3278 	ldr.w	r3, [r7, #632]	; 0x278
 8003dbe:	0a1a      	lsrs	r2, r3, #8
 8003dc0:	f8d7 327c 	ldr.w	r3, [r7, #636]	; 0x27c
 8003dc4:	061b      	lsls	r3, r3, #24
 8003dc6:	ea42 0603 	orr.w	r6, r2, r3
 8003dca:	f8d7 327c 	ldr.w	r3, [r7, #636]	; 0x27c
 8003dce:	0a1a      	lsrs	r2, r3, #8
 8003dd0:	f8d7 3278 	ldr.w	r3, [r7, #632]	; 0x278
 8003dd4:	061b      	lsls	r3, r3, #24
 8003dd6:	ea42 0503 	orr.w	r5, r2, r3
 8003dda:	f405 437f 	and.w	r3, r5, #65280	; 0xff00
 8003dde:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
 8003de2:	f406 437f 	and.w	r3, r6, #65280	; 0xff00
 8003de6:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
 8003dea:	f8d7 327c 	ldr.w	r3, [r7, #636]	; 0x27c
 8003dee:	021a      	lsls	r2, r3, #8
 8003df0:	f8d7 3278 	ldr.w	r3, [r7, #632]	; 0x278
 8003df4:	0e1b      	lsrs	r3, r3, #24
 8003df6:	4313      	orrs	r3, r2
 8003df8:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 8003dfc:	f8d7 3278 	ldr.w	r3, [r7, #632]	; 0x278
 8003e00:	021a      	lsls	r2, r3, #8
 8003e02:	f8d7 327c 	ldr.w	r3, [r7, #636]	; 0x27c
 8003e06:	0e1b      	lsrs	r3, r3, #24
 8003e08:	4313      	orrs	r3, r2
 8003e0a:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 8003e0e:	e9d7 1260 	ldrd	r1, r2, [r7, #384]	; 0x180
 8003e12:	460b      	mov	r3, r1
 8003e14:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8003e18:	f8c7 3178 	str.w	r3, [r7, #376]	; 0x178
 8003e1c:	4613      	mov	r3, r2
 8003e1e:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8003e22:	f8c7 317c 	str.w	r3, [r7, #380]	; 0x17c
 8003e26:	e9d7 4562 	ldrd	r4, r5, [r7, #392]	; 0x188
 8003e2a:	4623      	mov	r3, r4
 8003e2c:	e9d7 015e 	ldrd	r0, r1, [r7, #376]	; 0x178
 8003e30:	4602      	mov	r2, r0
 8003e32:	4313      	orrs	r3, r2
 8003e34:	f8c7 3170 	str.w	r3, [r7, #368]	; 0x170
 8003e38:	462b      	mov	r3, r5
 8003e3a:	460a      	mov	r2, r1
 8003e3c:	4313      	orrs	r3, r2
 8003e3e:	f8c7 3174 	str.w	r3, [r7, #372]	; 0x174
 8003e42:	e9d7 239e 	ldrd	r2, r3, [r7, #632]	; 0x278
 8003e46:	f04f 0000 	mov.w	r0, #0
 8003e4a:	f04f 0100 	mov.w	r1, #0
 8003e4e:	0a10      	lsrs	r0, r2, #8
 8003e50:	ea40 6003 	orr.w	r0, r0, r3, lsl #24
 8003e54:	0a19      	lsrs	r1, r3, #8
 8003e56:	f000 437f 	and.w	r3, r0, #4278190080	; 0xff000000
 8003e5a:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
 8003e5e:	2300      	movs	r3, #0
 8003e60:	f8c7 316c 	str.w	r3, [r7, #364]	; 0x16c
 8003e64:	e9d7 455c 	ldrd	r4, r5, [r7, #368]	; 0x170
 8003e68:	4623      	mov	r3, r4
 8003e6a:	e9d7 015a 	ldrd	r0, r1, [r7, #360]	; 0x168
 8003e6e:	4602      	mov	r2, r0
 8003e70:	4313      	orrs	r3, r2
 8003e72:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
 8003e76:	462b      	mov	r3, r5
 8003e78:	460a      	mov	r2, r1
 8003e7a:	4313      	orrs	r3, r2
 8003e7c:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
 8003e80:	e9d7 019e 	ldrd	r0, r1, [r7, #632]	; 0x278
 8003e84:	f04f 0200 	mov.w	r2, #0
 8003e88:	f04f 0300 	mov.w	r3, #0
 8003e8c:	020b      	lsls	r3, r1, #8
 8003e8e:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8003e92:	0202      	lsls	r2, r0, #8
 8003e94:	2100      	movs	r1, #0
 8003e96:	f8c7 1158 	str.w	r1, [r7, #344]	; 0x158
 8003e9a:	f003 03ff 	and.w	r3, r3, #255	; 0xff
 8003e9e:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
 8003ea2:	e9d7 4558 	ldrd	r4, r5, [r7, #352]	; 0x160
 8003ea6:	4623      	mov	r3, r4
 8003ea8:	e9d7 0156 	ldrd	r0, r1, [r7, #344]	; 0x158
 8003eac:	4602      	mov	r2, r0
 8003eae:	4313      	orrs	r3, r2
 8003eb0:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 8003eb4:	462b      	mov	r3, r5
 8003eb6:	460a      	mov	r2, r1
 8003eb8:	4313      	orrs	r3, r2
 8003eba:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 8003ebe:	e9d7 019e 	ldrd	r0, r1, [r7, #632]	; 0x278
 8003ec2:	f04f 0200 	mov.w	r2, #0
 8003ec6:	f04f 0300 	mov.w	r3, #0
 8003eca:	0e0a      	lsrs	r2, r1, #24
 8003ecc:	2300      	movs	r3, #0
 8003ece:	e9d7 4554 	ldrd	r4, r5, [r7, #336]	; 0x150
 8003ed2:	4621      	mov	r1, r4
 8003ed4:	4311      	orrs	r1, r2
 8003ed6:	f8c7 1148 	str.w	r1, [r7, #328]	; 0x148
 8003eda:	4629      	mov	r1, r5
 8003edc:	4319      	orrs	r1, r3
 8003ede:	f8c7 114c 	str.w	r1, [r7, #332]	; 0x14c
 8003ee2:	e9d7 019e 	ldrd	r0, r1, [r7, #632]	; 0x278
 8003ee6:	f04f 0200 	mov.w	r2, #0
 8003eea:	f04f 0300 	mov.w	r3, #0
 8003eee:	0603      	lsls	r3, r0, #24
 8003ef0:	2200      	movs	r2, #0
 8003ef2:	e9d7 4552 	ldrd	r4, r5, [r7, #328]	; 0x148
 8003ef6:	4621      	mov	r1, r4
 8003ef8:	4311      	orrs	r1, r2
 8003efa:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
 8003efe:	4629      	mov	r1, r5
 8003f00:	4319      	orrs	r1, r3
 8003f02:	f8c7 1144 	str.w	r1, [r7, #324]	; 0x144
 8003f06:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8003f0a:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	e9d7 1250 	ldrd	r1, r2, [r7, #320]	; 0x140
 8003f14:	e9c3 1202 	strd	r1, r2, [r3, #8]
 8003f18:	f002 bac0 	b.w	800649c <cw_unpack_next+0x49b0>
        case 0xcc:  getDDItem1(CWP_ITEM_POSITIVE_INTEGER, u64, uint8_t); return;  // unsigned int  8
 8003f1c:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8003f20:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	f44f 7297 	mov.w	r2, #302	; 0x12e
 8003f2a:	801a      	strh	r2, [r3, #0]
 8003f2c:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8003f30:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	69db      	ldr	r3, [r3, #28]
 8003f38:	f8c7 336c 	str.w	r3, [r7, #876]	; 0x36c
 8003f3c:	f8d7 336c 	ldr.w	r3, [r7, #876]	; 0x36c
 8003f40:	3301      	adds	r3, #1
 8003f42:	f8c7 32ec 	str.w	r3, [r7, #748]	; 0x2ec
 8003f46:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8003f4a:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	6a1b      	ldr	r3, [r3, #32]
 8003f52:	f8d7 22ec 	ldr.w	r2, [r7, #748]	; 0x2ec
 8003f56:	429a      	cmp	r2, r3
 8003f58:	d96e      	bls.n	8004038 <cw_unpack_next+0x254c>
 8003f5a:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8003f5e:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f66:	2b00      	cmp	r3, #0
 8003f68:	d111      	bne.n	8003f8e <cw_unpack_next+0x24a2>
 8003f6a:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8003f6e:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	f240 32e7 	movw	r2, #999	; 0x3e7
 8003f78:	801a      	strh	r2, [r3, #0]
 8003f7a:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8003f7e:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	f06f 0202 	mvn.w	r2, #2
 8003f88:	625a      	str	r2, [r3, #36]	; 0x24
 8003f8a:	f002 ba87 	b.w	800649c <cw_unpack_next+0x49b0>
 8003f8e:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8003f92:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f9a:	f507 725c 	add.w	r2, r7, #880	; 0x370
 8003f9e:	f5a2 7492 	sub.w	r4, r2, #292	; 0x124
 8003fa2:	f507 725c 	add.w	r2, r7, #880	; 0x370
 8003fa6:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 8003faa:	2101      	movs	r1, #1
 8003fac:	6810      	ldr	r0, [r2, #0]
 8003fae:	4798      	blx	r3
 8003fb0:	6020      	str	r0, [r4, #0]
 8003fb2:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8003fb6:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	2b00      	cmp	r3, #0
 8003fbe:	d02e      	beq.n	800401e <cw_unpack_next+0x2532>
 8003fc0:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8003fc4:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003fce:	d014      	beq.n	8003ffa <cw_unpack_next+0x250e>
 8003fd0:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8003fd4:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	f240 32e7 	movw	r2, #999	; 0x3e7
 8003fde:	801a      	strh	r2, [r3, #0]
 8003fe0:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8003fe4:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	f507 725c 	add.w	r2, r7, #880	; 0x370
 8003fee:	f5a2 7292 	sub.w	r2, r2, #292	; 0x124
 8003ff2:	6812      	ldr	r2, [r2, #0]
 8003ff4:	625a      	str	r2, [r3, #36]	; 0x24
 8003ff6:	f002 ba51 	b.w	800649c <cw_unpack_next+0x49b0>
 8003ffa:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8003ffe:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	f240 32e7 	movw	r2, #999	; 0x3e7
 8004008:	801a      	strh	r2, [r3, #0]
 800400a:	f507 735c 	add.w	r3, r7, #880	; 0x370
 800400e:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	f06f 0202 	mvn.w	r2, #2
 8004018:	625a      	str	r2, [r3, #36]	; 0x24
 800401a:	f002 ba3f 	b.w	800649c <cw_unpack_next+0x49b0>
 800401e:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8004022:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	69db      	ldr	r3, [r3, #28]
 800402a:	f8c7 336c 	str.w	r3, [r7, #876]	; 0x36c
 800402e:	f8d7 336c 	ldr.w	r3, [r7, #876]	; 0x36c
 8004032:	3301      	adds	r3, #1
 8004034:	f8c7 32ec 	str.w	r3, [r7, #748]	; 0x2ec
 8004038:	f507 735c 	add.w	r3, r7, #880	; 0x370
 800403c:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	f8d7 22ec 	ldr.w	r2, [r7, #748]	; 0x2ec
 8004046:	61da      	str	r2, [r3, #28]
 8004048:	f8d7 336c 	ldr.w	r3, [r7, #876]	; 0x36c
 800404c:	781b      	ldrb	r3, [r3, #0]
 800404e:	b2db      	uxtb	r3, r3
 8004050:	2200      	movs	r2, #0
 8004052:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
 8004056:	f8c7 213c 	str.w	r2, [r7, #316]	; 0x13c
 800405a:	f507 735c 	add.w	r3, r7, #880	; 0x370
 800405e:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	e9d7 124e 	ldrd	r1, r2, [r7, #312]	; 0x138
 8004068:	e9c3 1202 	strd	r1, r2, [r3, #8]
 800406c:	f002 ba16 	b.w	800649c <cw_unpack_next+0x49b0>
        case 0xcd:  getDDItem2(CWP_ITEM_POSITIVE_INTEGER, u64, uint16_t); return; // unsigned int 16
 8004070:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8004074:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	f44f 7297 	mov.w	r2, #302	; 0x12e
 800407e:	801a      	strh	r2, [r3, #0]
 8004080:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8004084:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	69db      	ldr	r3, [r3, #28]
 800408c:	f8c7 336c 	str.w	r3, [r7, #876]	; 0x36c
 8004090:	f8d7 336c 	ldr.w	r3, [r7, #876]	; 0x36c
 8004094:	3302      	adds	r3, #2
 8004096:	f8c7 32e8 	str.w	r3, [r7, #744]	; 0x2e8
 800409a:	f507 735c 	add.w	r3, r7, #880	; 0x370
 800409e:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	6a1b      	ldr	r3, [r3, #32]
 80040a6:	f8d7 22e8 	ldr.w	r2, [r7, #744]	; 0x2e8
 80040aa:	429a      	cmp	r2, r3
 80040ac:	d96e      	bls.n	800418c <cw_unpack_next+0x26a0>
 80040ae:	f507 735c 	add.w	r3, r7, #880	; 0x370
 80040b2:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80040ba:	2b00      	cmp	r3, #0
 80040bc:	d111      	bne.n	80040e2 <cw_unpack_next+0x25f6>
 80040be:	f507 735c 	add.w	r3, r7, #880	; 0x370
 80040c2:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	f240 32e7 	movw	r2, #999	; 0x3e7
 80040cc:	801a      	strh	r2, [r3, #0]
 80040ce:	f507 735c 	add.w	r3, r7, #880	; 0x370
 80040d2:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	f06f 0202 	mvn.w	r2, #2
 80040dc:	625a      	str	r2, [r3, #36]	; 0x24
 80040de:	f002 b9dd 	b.w	800649c <cw_unpack_next+0x49b0>
 80040e2:	f507 735c 	add.w	r3, r7, #880	; 0x370
 80040e6:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80040ee:	f507 725c 	add.w	r2, r7, #880	; 0x370
 80040f2:	f5a2 7490 	sub.w	r4, r2, #288	; 0x120
 80040f6:	f507 725c 	add.w	r2, r7, #880	; 0x370
 80040fa:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 80040fe:	2102      	movs	r1, #2
 8004100:	6810      	ldr	r0, [r2, #0]
 8004102:	4798      	blx	r3
 8004104:	6020      	str	r0, [r4, #0]
 8004106:	f507 735c 	add.w	r3, r7, #880	; 0x370
 800410a:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	2b00      	cmp	r3, #0
 8004112:	d02e      	beq.n	8004172 <cw_unpack_next+0x2686>
 8004114:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8004118:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004122:	d014      	beq.n	800414e <cw_unpack_next+0x2662>
 8004124:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8004128:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	f240 32e7 	movw	r2, #999	; 0x3e7
 8004132:	801a      	strh	r2, [r3, #0]
 8004134:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8004138:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	f507 725c 	add.w	r2, r7, #880	; 0x370
 8004142:	f5a2 7290 	sub.w	r2, r2, #288	; 0x120
 8004146:	6812      	ldr	r2, [r2, #0]
 8004148:	625a      	str	r2, [r3, #36]	; 0x24
 800414a:	f002 b9a7 	b.w	800649c <cw_unpack_next+0x49b0>
 800414e:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8004152:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	f240 32e7 	movw	r2, #999	; 0x3e7
 800415c:	801a      	strh	r2, [r3, #0]
 800415e:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8004162:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	f06f 0202 	mvn.w	r2, #2
 800416c:	625a      	str	r2, [r3, #36]	; 0x24
 800416e:	f002 b995 	b.w	800649c <cw_unpack_next+0x49b0>
 8004172:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8004176:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	69db      	ldr	r3, [r3, #28]
 800417e:	f8c7 336c 	str.w	r3, [r7, #876]	; 0x36c
 8004182:	f8d7 336c 	ldr.w	r3, [r7, #876]	; 0x36c
 8004186:	3302      	adds	r3, #2
 8004188:	f8c7 32e8 	str.w	r3, [r7, #744]	; 0x2e8
 800418c:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8004190:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	f8d7 22e8 	ldr.w	r2, [r7, #744]	; 0x2e8
 800419a:	61da      	str	r2, [r3, #28]
 800419c:	f8d7 336c 	ldr.w	r3, [r7, #876]	; 0x36c
 80041a0:	881b      	ldrh	r3, [r3, #0]
 80041a2:	f8a7 32aa 	strh.w	r3, [r7, #682]	; 0x2aa
 80041a6:	f8b7 32aa 	ldrh.w	r3, [r7, #682]	; 0x2aa
 80041aa:	021b      	lsls	r3, r3, #8
 80041ac:	b21a      	sxth	r2, r3
 80041ae:	f8b7 32aa 	ldrh.w	r3, [r7, #682]	; 0x2aa
 80041b2:	0a1b      	lsrs	r3, r3, #8
 80041b4:	b29b      	uxth	r3, r3
 80041b6:	b21b      	sxth	r3, r3
 80041b8:	4313      	orrs	r3, r2
 80041ba:	b21b      	sxth	r3, r3
 80041bc:	f8a7 32aa 	strh.w	r3, [r7, #682]	; 0x2aa
 80041c0:	f8b7 32aa 	ldrh.w	r3, [r7, #682]	; 0x2aa
 80041c4:	2200      	movs	r2, #0
 80041c6:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
 80041ca:	f8c7 2134 	str.w	r2, [r7, #308]	; 0x134
 80041ce:	f507 735c 	add.w	r3, r7, #880	; 0x370
 80041d2:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	e9d7 124c 	ldrd	r1, r2, [r7, #304]	; 0x130
 80041dc:	e9c3 1202 	strd	r1, r2, [r3, #8]
 80041e0:	f002 b95c 	b.w	800649c <cw_unpack_next+0x49b0>
        case 0xce:  getDDItem4(CWP_ITEM_POSITIVE_INTEGER, u64, uint32_t); return; // unsigned int 32
 80041e4:	f507 735c 	add.w	r3, r7, #880	; 0x370
 80041e8:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	f44f 7297 	mov.w	r2, #302	; 0x12e
 80041f2:	801a      	strh	r2, [r3, #0]
 80041f4:	f507 735c 	add.w	r3, r7, #880	; 0x370
 80041f8:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	69db      	ldr	r3, [r3, #28]
 8004200:	f8c7 336c 	str.w	r3, [r7, #876]	; 0x36c
 8004204:	f8d7 336c 	ldr.w	r3, [r7, #876]	; 0x36c
 8004208:	3304      	adds	r3, #4
 800420a:	f8c7 32e4 	str.w	r3, [r7, #740]	; 0x2e4
 800420e:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8004212:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	6a1b      	ldr	r3, [r3, #32]
 800421a:	f8d7 22e4 	ldr.w	r2, [r7, #740]	; 0x2e4
 800421e:	429a      	cmp	r2, r3
 8004220:	d96e      	bls.n	8004300 <cw_unpack_next+0x2814>
 8004222:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8004226:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800422e:	2b00      	cmp	r3, #0
 8004230:	d111      	bne.n	8004256 <cw_unpack_next+0x276a>
 8004232:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8004236:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	f240 32e7 	movw	r2, #999	; 0x3e7
 8004240:	801a      	strh	r2, [r3, #0]
 8004242:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8004246:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	f06f 0202 	mvn.w	r2, #2
 8004250:	625a      	str	r2, [r3, #36]	; 0x24
 8004252:	f002 b923 	b.w	800649c <cw_unpack_next+0x49b0>
 8004256:	f507 735c 	add.w	r3, r7, #880	; 0x370
 800425a:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004262:	f507 725c 	add.w	r2, r7, #880	; 0x370
 8004266:	f5a2 748e 	sub.w	r4, r2, #284	; 0x11c
 800426a:	f507 725c 	add.w	r2, r7, #880	; 0x370
 800426e:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 8004272:	2104      	movs	r1, #4
 8004274:	6810      	ldr	r0, [r2, #0]
 8004276:	4798      	blx	r3
 8004278:	6020      	str	r0, [r4, #0]
 800427a:	f507 735c 	add.w	r3, r7, #880	; 0x370
 800427e:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	2b00      	cmp	r3, #0
 8004286:	d02e      	beq.n	80042e6 <cw_unpack_next+0x27fa>
 8004288:	f507 735c 	add.w	r3, r7, #880	; 0x370
 800428c:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004296:	d014      	beq.n	80042c2 <cw_unpack_next+0x27d6>
 8004298:	f507 735c 	add.w	r3, r7, #880	; 0x370
 800429c:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	f240 32e7 	movw	r2, #999	; 0x3e7
 80042a6:	801a      	strh	r2, [r3, #0]
 80042a8:	f507 735c 	add.w	r3, r7, #880	; 0x370
 80042ac:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	f507 725c 	add.w	r2, r7, #880	; 0x370
 80042b6:	f5a2 728e 	sub.w	r2, r2, #284	; 0x11c
 80042ba:	6812      	ldr	r2, [r2, #0]
 80042bc:	625a      	str	r2, [r3, #36]	; 0x24
 80042be:	f002 b8ed 	b.w	800649c <cw_unpack_next+0x49b0>
 80042c2:	f507 735c 	add.w	r3, r7, #880	; 0x370
 80042c6:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	f240 32e7 	movw	r2, #999	; 0x3e7
 80042d0:	801a      	strh	r2, [r3, #0]
 80042d2:	f507 735c 	add.w	r3, r7, #880	; 0x370
 80042d6:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	f06f 0202 	mvn.w	r2, #2
 80042e0:	625a      	str	r2, [r3, #36]	; 0x24
 80042e2:	f002 b8db 	b.w	800649c <cw_unpack_next+0x49b0>
 80042e6:	f507 735c 	add.w	r3, r7, #880	; 0x370
 80042ea:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	69db      	ldr	r3, [r3, #28]
 80042f2:	f8c7 336c 	str.w	r3, [r7, #876]	; 0x36c
 80042f6:	f8d7 336c 	ldr.w	r3, [r7, #876]	; 0x36c
 80042fa:	3304      	adds	r3, #4
 80042fc:	f8c7 32e4 	str.w	r3, [r7, #740]	; 0x2e4
 8004300:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8004304:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	f8d7 22e4 	ldr.w	r2, [r7, #740]	; 0x2e4
 800430e:	61da      	str	r2, [r3, #28]
 8004310:	f8d7 336c 	ldr.w	r3, [r7, #876]	; 0x36c
 8004314:	681a      	ldr	r2, [r3, #0]
 8004316:	f507 735c 	add.w	r3, r7, #880	; 0x370
 800431a:	f5a3 73bc 	sub.w	r3, r3, #376	; 0x178
 800431e:	601a      	str	r2, [r3, #0]
 8004320:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8004324:	f5a3 73bc 	sub.w	r3, r3, #376	; 0x178
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	061a      	lsls	r2, r3, #24
 800432c:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8004330:	f5a3 73bc 	sub.w	r3, r3, #376	; 0x178
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	021b      	lsls	r3, r3, #8
 8004338:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800433c:	431a      	orrs	r2, r3
 800433e:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8004342:	f5a3 73bc 	sub.w	r3, r3, #376	; 0x178
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	0a1b      	lsrs	r3, r3, #8
 800434a:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800434e:	431a      	orrs	r2, r3
 8004350:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8004354:	f5a3 73bc 	sub.w	r3, r3, #376	; 0x178
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	0e1b      	lsrs	r3, r3, #24
 800435c:	431a      	orrs	r2, r3
 800435e:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8004362:	f5a3 73bc 	sub.w	r3, r3, #376	; 0x178
 8004366:	601a      	str	r2, [r3, #0]
 8004368:	f507 735c 	add.w	r3, r7, #880	; 0x370
 800436c:	f5a3 73bc 	sub.w	r3, r3, #376	; 0x178
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	2200      	movs	r2, #0
 8004374:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 8004378:	f8c7 212c 	str.w	r2, [r7, #300]	; 0x12c
 800437c:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8004380:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	e9d7 124a 	ldrd	r1, r2, [r7, #296]	; 0x128
 800438a:	e9c3 1202 	strd	r1, r2, [r3, #8]
 800438e:	f002 b885 	b.w	800649c <cw_unpack_next+0x49b0>
        case 0xcf:  getDDItem8(CWP_ITEM_POSITIVE_INTEGER);               return;  // unsigned int 64
 8004392:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8004396:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 800439a:	681a      	ldr	r2, [r3, #0]
 800439c:	f44f 7397 	mov.w	r3, #302	; 0x12e
 80043a0:	8013      	strh	r3, [r2, #0]
 80043a2:	f507 735c 	add.w	r3, r7, #880	; 0x370
 80043a6:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	69db      	ldr	r3, [r3, #28]
 80043ae:	f8c7 336c 	str.w	r3, [r7, #876]	; 0x36c
 80043b2:	f8d7 336c 	ldr.w	r3, [r7, #876]	; 0x36c
 80043b6:	3308      	adds	r3, #8
 80043b8:	f8c7 32e0 	str.w	r3, [r7, #736]	; 0x2e0
 80043bc:	f507 735c 	add.w	r3, r7, #880	; 0x370
 80043c0:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	6a1a      	ldr	r2, [r3, #32]
 80043c8:	f8d7 32e0 	ldr.w	r3, [r7, #736]	; 0x2e0
 80043cc:	4293      	cmp	r3, r2
 80043ce:	d96e      	bls.n	80044ae <cw_unpack_next+0x29c2>
 80043d0:	f507 735c 	add.w	r3, r7, #880	; 0x370
 80043d4:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80043dc:	2b00      	cmp	r3, #0
 80043de:	d111      	bne.n	8004404 <cw_unpack_next+0x2918>
 80043e0:	f507 735c 	add.w	r3, r7, #880	; 0x370
 80043e4:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	f240 32e7 	movw	r2, #999	; 0x3e7
 80043ee:	801a      	strh	r2, [r3, #0]
 80043f0:	f507 735c 	add.w	r3, r7, #880	; 0x370
 80043f4:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	f06f 0202 	mvn.w	r2, #2
 80043fe:	625a      	str	r2, [r3, #36]	; 0x24
 8004400:	f002 b84c 	b.w	800649c <cw_unpack_next+0x49b0>
 8004404:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8004408:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004410:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8004414:	f5a3 748c 	sub.w	r4, r3, #280	; 0x118
 8004418:	f507 735c 	add.w	r3, r7, #880	; 0x370
 800441c:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8004420:	2108      	movs	r1, #8
 8004422:	6818      	ldr	r0, [r3, #0]
 8004424:	4790      	blx	r2
 8004426:	6020      	str	r0, [r4, #0]
 8004428:	f507 735c 	add.w	r3, r7, #880	; 0x370
 800442c:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	2b00      	cmp	r3, #0
 8004434:	d02e      	beq.n	8004494 <cw_unpack_next+0x29a8>
 8004436:	f507 735c 	add.w	r3, r7, #880	; 0x370
 800443a:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004444:	d014      	beq.n	8004470 <cw_unpack_next+0x2984>
 8004446:	f507 735c 	add.w	r3, r7, #880	; 0x370
 800444a:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	f240 32e7 	movw	r2, #999	; 0x3e7
 8004454:	801a      	strh	r2, [r3, #0]
 8004456:	f507 735c 	add.w	r3, r7, #880	; 0x370
 800445a:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	f507 725c 	add.w	r2, r7, #880	; 0x370
 8004464:	f5a2 728c 	sub.w	r2, r2, #280	; 0x118
 8004468:	6812      	ldr	r2, [r2, #0]
 800446a:	625a      	str	r2, [r3, #36]	; 0x24
 800446c:	f002 b816 	b.w	800649c <cw_unpack_next+0x49b0>
 8004470:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8004474:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	f240 32e7 	movw	r2, #999	; 0x3e7
 800447e:	801a      	strh	r2, [r3, #0]
 8004480:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8004484:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	f06f 0202 	mvn.w	r2, #2
 800448e:	625a      	str	r2, [r3, #36]	; 0x24
 8004490:	f002 b804 	b.w	800649c <cw_unpack_next+0x49b0>
 8004494:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8004498:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	69db      	ldr	r3, [r3, #28]
 80044a0:	f8c7 336c 	str.w	r3, [r7, #876]	; 0x36c
 80044a4:	f8d7 336c 	ldr.w	r3, [r7, #876]	; 0x36c
 80044a8:	3308      	adds	r3, #8
 80044aa:	f8c7 32e0 	str.w	r3, [r7, #736]	; 0x2e0
 80044ae:	f507 735c 	add.w	r3, r7, #880	; 0x370
 80044b2:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 80044b6:	681a      	ldr	r2, [r3, #0]
 80044b8:	f8d7 32e0 	ldr.w	r3, [r7, #736]	; 0x2e0
 80044bc:	61d3      	str	r3, [r2, #28]
 80044be:	f8d7 336c 	ldr.w	r3, [r7, #876]	; 0x36c
 80044c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80044c6:	e9c7 239e 	strd	r2, r3, [r7, #632]	; 0x278
 80044ca:	f8d7 3278 	ldr.w	r3, [r7, #632]	; 0x278
 80044ce:	0a1a      	lsrs	r2, r3, #8
 80044d0:	f8d7 327c 	ldr.w	r3, [r7, #636]	; 0x27c
 80044d4:	061b      	lsls	r3, r3, #24
 80044d6:	ea42 0b03 	orr.w	fp, r2, r3
 80044da:	f8d7 327c 	ldr.w	r3, [r7, #636]	; 0x27c
 80044de:	0a1a      	lsrs	r2, r3, #8
 80044e0:	f8d7 3278 	ldr.w	r3, [r7, #632]	; 0x278
 80044e4:	061b      	lsls	r3, r3, #24
 80044e6:	ea42 0a03 	orr.w	sl, r2, r3
 80044ea:	f40a 437f 	and.w	r3, sl, #65280	; 0xff00
 80044ee:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 80044f2:	f40b 437f 	and.w	r3, fp, #65280	; 0xff00
 80044f6:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 80044fa:	f8d7 327c 	ldr.w	r3, [r7, #636]	; 0x27c
 80044fe:	021a      	lsls	r2, r3, #8
 8004500:	f8d7 3278 	ldr.w	r3, [r7, #632]	; 0x278
 8004504:	0e1b      	lsrs	r3, r3, #24
 8004506:	4313      	orrs	r3, r2
 8004508:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
 800450c:	f8d7 3278 	ldr.w	r3, [r7, #632]	; 0x278
 8004510:	021a      	lsls	r2, r3, #8
 8004512:	f8d7 327c 	ldr.w	r3, [r7, #636]	; 0x27c
 8004516:	0e1b      	lsrs	r3, r3, #24
 8004518:	4313      	orrs	r3, r2
 800451a:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 800451e:	e9d7 1246 	ldrd	r1, r2, [r7, #280]	; 0x118
 8004522:	460b      	mov	r3, r1
 8004524:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8004528:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
 800452c:	4613      	mov	r3, r2
 800452e:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8004532:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 8004536:	e9d7 4548 	ldrd	r4, r5, [r7, #288]	; 0x120
 800453a:	4623      	mov	r3, r4
 800453c:	e9d7 0144 	ldrd	r0, r1, [r7, #272]	; 0x110
 8004540:	4602      	mov	r2, r0
 8004542:	4313      	orrs	r3, r2
 8004544:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 8004548:	462b      	mov	r3, r5
 800454a:	460a      	mov	r2, r1
 800454c:	4313      	orrs	r3, r2
 800454e:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 8004552:	e9d7 239e 	ldrd	r2, r3, [r7, #632]	; 0x278
 8004556:	f04f 0000 	mov.w	r0, #0
 800455a:	f04f 0100 	mov.w	r1, #0
 800455e:	0a10      	lsrs	r0, r2, #8
 8004560:	ea40 6003 	orr.w	r0, r0, r3, lsl #24
 8004564:	0a19      	lsrs	r1, r3, #8
 8004566:	f000 437f 	and.w	r3, r0, #4278190080	; 0xff000000
 800456a:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 800456e:	2300      	movs	r3, #0
 8004570:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8004574:	e9d7 4542 	ldrd	r4, r5, [r7, #264]	; 0x108
 8004578:	4623      	mov	r3, r4
 800457a:	e9d7 0140 	ldrd	r0, r1, [r7, #256]	; 0x100
 800457e:	4602      	mov	r2, r0
 8004580:	4313      	orrs	r3, r2
 8004582:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 8004586:	462b      	mov	r3, r5
 8004588:	460a      	mov	r2, r1
 800458a:	4313      	orrs	r3, r2
 800458c:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 8004590:	e9d7 019e 	ldrd	r0, r1, [r7, #632]	; 0x278
 8004594:	f04f 0200 	mov.w	r2, #0
 8004598:	f04f 0300 	mov.w	r3, #0
 800459c:	020b      	lsls	r3, r1, #8
 800459e:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80045a2:	0202      	lsls	r2, r0, #8
 80045a4:	2100      	movs	r1, #0
 80045a6:	f8c7 10f0 	str.w	r1, [r7, #240]	; 0xf0
 80045aa:	f003 03ff 	and.w	r3, r3, #255	; 0xff
 80045ae:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 80045b2:	e9d7 453e 	ldrd	r4, r5, [r7, #248]	; 0xf8
 80045b6:	4623      	mov	r3, r4
 80045b8:	e9d7 013c 	ldrd	r0, r1, [r7, #240]	; 0xf0
 80045bc:	4602      	mov	r2, r0
 80045be:	4313      	orrs	r3, r2
 80045c0:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 80045c4:	462b      	mov	r3, r5
 80045c6:	460a      	mov	r2, r1
 80045c8:	4313      	orrs	r3, r2
 80045ca:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 80045ce:	e9d7 019e 	ldrd	r0, r1, [r7, #632]	; 0x278
 80045d2:	f04f 0200 	mov.w	r2, #0
 80045d6:	f04f 0300 	mov.w	r3, #0
 80045da:	0e0a      	lsrs	r2, r1, #24
 80045dc:	2300      	movs	r3, #0
 80045de:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 80045e2:	4621      	mov	r1, r4
 80045e4:	4311      	orrs	r1, r2
 80045e6:	f8c7 10e0 	str.w	r1, [r7, #224]	; 0xe0
 80045ea:	4629      	mov	r1, r5
 80045ec:	4319      	orrs	r1, r3
 80045ee:	f8c7 10e4 	str.w	r1, [r7, #228]	; 0xe4
 80045f2:	e9d7 019e 	ldrd	r0, r1, [r7, #632]	; 0x278
 80045f6:	f04f 0200 	mov.w	r2, #0
 80045fa:	f04f 0300 	mov.w	r3, #0
 80045fe:	0603      	lsls	r3, r0, #24
 8004600:	2200      	movs	r2, #0
 8004602:	e9d7 4538 	ldrd	r4, r5, [r7, #224]	; 0xe0
 8004606:	4621      	mov	r1, r4
 8004608:	4311      	orrs	r1, r2
 800460a:	f8c7 10d8 	str.w	r1, [r7, #216]	; 0xd8
 800460e:	4629      	mov	r1, r5
 8004610:	4319      	orrs	r1, r3
 8004612:	f8c7 10dc 	str.w	r1, [r7, #220]	; 0xdc
 8004616:	f507 735c 	add.w	r3, r7, #880	; 0x370
 800461a:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8004624:	e9c3 1202 	strd	r1, r2, [r3, #8]
 8004628:	f001 bf38 	b.w	800649c <cw_unpack_next+0x49b0>
        case 0xd0:  getDDItem1(CWP_ITEM_NEGATIVE_INTEGER, i64, int8_t);          // signed int  8
 800462c:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8004630:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	f240 122f 	movw	r2, #303	; 0x12f
 800463a:	801a      	strh	r2, [r3, #0]
 800463c:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8004640:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	69db      	ldr	r3, [r3, #28]
 8004648:	f8c7 336c 	str.w	r3, [r7, #876]	; 0x36c
 800464c:	f8d7 336c 	ldr.w	r3, [r7, #876]	; 0x36c
 8004650:	3301      	adds	r3, #1
 8004652:	f8c7 32dc 	str.w	r3, [r7, #732]	; 0x2dc
 8004656:	f507 735c 	add.w	r3, r7, #880	; 0x370
 800465a:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	6a1b      	ldr	r3, [r3, #32]
 8004662:	f8d7 22dc 	ldr.w	r2, [r7, #732]	; 0x2dc
 8004666:	429a      	cmp	r2, r3
 8004668:	d96e      	bls.n	8004748 <cw_unpack_next+0x2c5c>
 800466a:	f507 735c 	add.w	r3, r7, #880	; 0x370
 800466e:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004676:	2b00      	cmp	r3, #0
 8004678:	d111      	bne.n	800469e <cw_unpack_next+0x2bb2>
 800467a:	f507 735c 	add.w	r3, r7, #880	; 0x370
 800467e:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	f240 32e7 	movw	r2, #999	; 0x3e7
 8004688:	801a      	strh	r2, [r3, #0]
 800468a:	f507 735c 	add.w	r3, r7, #880	; 0x370
 800468e:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	f06f 0202 	mvn.w	r2, #2
 8004698:	625a      	str	r2, [r3, #36]	; 0x24
 800469a:	f001 beff 	b.w	800649c <cw_unpack_next+0x49b0>
 800469e:	f507 735c 	add.w	r3, r7, #880	; 0x370
 80046a2:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80046aa:	f507 725c 	add.w	r2, r7, #880	; 0x370
 80046ae:	f5a2 748a 	sub.w	r4, r2, #276	; 0x114
 80046b2:	f507 725c 	add.w	r2, r7, #880	; 0x370
 80046b6:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 80046ba:	2101      	movs	r1, #1
 80046bc:	6810      	ldr	r0, [r2, #0]
 80046be:	4798      	blx	r3
 80046c0:	6020      	str	r0, [r4, #0]
 80046c2:	f507 735c 	add.w	r3, r7, #880	; 0x370
 80046c6:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	2b00      	cmp	r3, #0
 80046ce:	d02e      	beq.n	800472e <cw_unpack_next+0x2c42>
 80046d0:	f507 735c 	add.w	r3, r7, #880	; 0x370
 80046d4:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	f1b3 3fff 	cmp.w	r3, #4294967295
 80046de:	d014      	beq.n	800470a <cw_unpack_next+0x2c1e>
 80046e0:	f507 735c 	add.w	r3, r7, #880	; 0x370
 80046e4:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	f240 32e7 	movw	r2, #999	; 0x3e7
 80046ee:	801a      	strh	r2, [r3, #0]
 80046f0:	f507 735c 	add.w	r3, r7, #880	; 0x370
 80046f4:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	f507 725c 	add.w	r2, r7, #880	; 0x370
 80046fe:	f5a2 728a 	sub.w	r2, r2, #276	; 0x114
 8004702:	6812      	ldr	r2, [r2, #0]
 8004704:	625a      	str	r2, [r3, #36]	; 0x24
 8004706:	f001 bec9 	b.w	800649c <cw_unpack_next+0x49b0>
 800470a:	f507 735c 	add.w	r3, r7, #880	; 0x370
 800470e:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	f240 32e7 	movw	r2, #999	; 0x3e7
 8004718:	801a      	strh	r2, [r3, #0]
 800471a:	f507 735c 	add.w	r3, r7, #880	; 0x370
 800471e:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	f06f 0202 	mvn.w	r2, #2
 8004728:	625a      	str	r2, [r3, #36]	; 0x24
 800472a:	f001 beb7 	b.w	800649c <cw_unpack_next+0x49b0>
 800472e:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8004732:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	69db      	ldr	r3, [r3, #28]
 800473a:	f8c7 336c 	str.w	r3, [r7, #876]	; 0x36c
 800473e:	f8d7 336c 	ldr.w	r3, [r7, #876]	; 0x36c
 8004742:	3301      	adds	r3, #1
 8004744:	f8c7 32dc 	str.w	r3, [r7, #732]	; 0x2dc
 8004748:	f507 735c 	add.w	r3, r7, #880	; 0x370
 800474c:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	f8d7 22dc 	ldr.w	r2, [r7, #732]	; 0x2dc
 8004756:	61da      	str	r2, [r3, #28]
 8004758:	f8d7 336c 	ldr.w	r3, [r7, #876]	; 0x36c
 800475c:	781b      	ldrb	r3, [r3, #0]
 800475e:	b25b      	sxtb	r3, r3
 8004760:	b25b      	sxtb	r3, r3
 8004762:	17da      	asrs	r2, r3, #31
 8004764:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8004768:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 800476c:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8004770:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	; 0xd0
 800477a:	e9c3 1202 	strd	r1, r2, [r3, #8]
                    if (unpack_context->item.as.i64 >= 0)
 800477e:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8004782:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 800478c:	2b00      	cmp	r3, #0
 800478e:	f2c1 867e 	blt.w	800648e <cw_unpack_next+0x49a2>
                        unpack_context->item.type = CWP_ITEM_POSITIVE_INTEGER;
 8004792:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8004796:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	f44f 7297 	mov.w	r2, #302	; 0x12e
 80047a0:	801a      	strh	r2, [r3, #0]
                    return;
 80047a2:	f001 be74 	b.w	800648e <cw_unpack_next+0x49a2>
        case 0xd1:  getDDItem2(CWP_ITEM_NEGATIVE_INTEGER, i64, int16_t);        // signed int 16
 80047a6:	f507 735c 	add.w	r3, r7, #880	; 0x370
 80047aa:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	f240 122f 	movw	r2, #303	; 0x12f
 80047b4:	801a      	strh	r2, [r3, #0]
 80047b6:	f507 735c 	add.w	r3, r7, #880	; 0x370
 80047ba:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	69db      	ldr	r3, [r3, #28]
 80047c2:	f8c7 336c 	str.w	r3, [r7, #876]	; 0x36c
 80047c6:	f8d7 336c 	ldr.w	r3, [r7, #876]	; 0x36c
 80047ca:	3302      	adds	r3, #2
 80047cc:	f8c7 3368 	str.w	r3, [r7, #872]	; 0x368
 80047d0:	f507 735c 	add.w	r3, r7, #880	; 0x370
 80047d4:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	6a1b      	ldr	r3, [r3, #32]
 80047dc:	f8d7 2368 	ldr.w	r2, [r7, #872]	; 0x368
 80047e0:	429a      	cmp	r2, r3
 80047e2:	d96e      	bls.n	80048c2 <cw_unpack_next+0x2dd6>
 80047e4:	f507 735c 	add.w	r3, r7, #880	; 0x370
 80047e8:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80047f0:	2b00      	cmp	r3, #0
 80047f2:	d111      	bne.n	8004818 <cw_unpack_next+0x2d2c>
 80047f4:	f507 735c 	add.w	r3, r7, #880	; 0x370
 80047f8:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	f240 32e7 	movw	r2, #999	; 0x3e7
 8004802:	801a      	strh	r2, [r3, #0]
 8004804:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8004808:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	f06f 0202 	mvn.w	r2, #2
 8004812:	625a      	str	r2, [r3, #36]	; 0x24
 8004814:	f001 be42 	b.w	800649c <cw_unpack_next+0x49b0>
 8004818:	f507 735c 	add.w	r3, r7, #880	; 0x370
 800481c:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004824:	f507 725c 	add.w	r2, r7, #880	; 0x370
 8004828:	f5a2 7488 	sub.w	r4, r2, #272	; 0x110
 800482c:	f507 725c 	add.w	r2, r7, #880	; 0x370
 8004830:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 8004834:	2102      	movs	r1, #2
 8004836:	6810      	ldr	r0, [r2, #0]
 8004838:	4798      	blx	r3
 800483a:	6020      	str	r0, [r4, #0]
 800483c:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8004840:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	2b00      	cmp	r3, #0
 8004848:	d02e      	beq.n	80048a8 <cw_unpack_next+0x2dbc>
 800484a:	f507 735c 	add.w	r3, r7, #880	; 0x370
 800484e:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004858:	d014      	beq.n	8004884 <cw_unpack_next+0x2d98>
 800485a:	f507 735c 	add.w	r3, r7, #880	; 0x370
 800485e:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	f240 32e7 	movw	r2, #999	; 0x3e7
 8004868:	801a      	strh	r2, [r3, #0]
 800486a:	f507 735c 	add.w	r3, r7, #880	; 0x370
 800486e:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	f507 725c 	add.w	r2, r7, #880	; 0x370
 8004878:	f5a2 7288 	sub.w	r2, r2, #272	; 0x110
 800487c:	6812      	ldr	r2, [r2, #0]
 800487e:	625a      	str	r2, [r3, #36]	; 0x24
 8004880:	f001 be0c 	b.w	800649c <cw_unpack_next+0x49b0>
 8004884:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8004888:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	f240 32e7 	movw	r2, #999	; 0x3e7
 8004892:	801a      	strh	r2, [r3, #0]
 8004894:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8004898:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	f06f 0202 	mvn.w	r2, #2
 80048a2:	625a      	str	r2, [r3, #36]	; 0x24
 80048a4:	f001 bdfa 	b.w	800649c <cw_unpack_next+0x49b0>
 80048a8:	f507 735c 	add.w	r3, r7, #880	; 0x370
 80048ac:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	69db      	ldr	r3, [r3, #28]
 80048b4:	f8c7 336c 	str.w	r3, [r7, #876]	; 0x36c
 80048b8:	f8d7 336c 	ldr.w	r3, [r7, #876]	; 0x36c
 80048bc:	3302      	adds	r3, #2
 80048be:	f8c7 3368 	str.w	r3, [r7, #872]	; 0x368
 80048c2:	f507 735c 	add.w	r3, r7, #880	; 0x370
 80048c6:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	f8d7 2368 	ldr.w	r2, [r7, #872]	; 0x368
 80048d0:	61da      	str	r2, [r3, #28]
 80048d2:	f8d7 336c 	ldr.w	r3, [r7, #876]	; 0x36c
 80048d6:	881b      	ldrh	r3, [r3, #0]
 80048d8:	f8a7 32aa 	strh.w	r3, [r7, #682]	; 0x2aa
 80048dc:	f8b7 32aa 	ldrh.w	r3, [r7, #682]	; 0x2aa
 80048e0:	021b      	lsls	r3, r3, #8
 80048e2:	b21a      	sxth	r2, r3
 80048e4:	f8b7 32aa 	ldrh.w	r3, [r7, #682]	; 0x2aa
 80048e8:	0a1b      	lsrs	r3, r3, #8
 80048ea:	b29b      	uxth	r3, r3
 80048ec:	b21b      	sxth	r3, r3
 80048ee:	4313      	orrs	r3, r2
 80048f0:	b21b      	sxth	r3, r3
 80048f2:	f8a7 32aa 	strh.w	r3, [r7, #682]	; 0x2aa
 80048f6:	f9b7 32aa 	ldrsh.w	r3, [r7, #682]	; 0x2aa
 80048fa:	b21b      	sxth	r3, r3
 80048fc:	17da      	asrs	r2, r3, #31
 80048fe:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8004902:	f8c7 20cc 	str.w	r2, [r7, #204]	; 0xcc
 8004906:	f507 735c 	add.w	r3, r7, #880	; 0x370
 800490a:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	; 0xc8
 8004914:	e9c3 1202 	strd	r1, r2, [r3, #8]
                    if (unpack_context->item.as.i64 >= 0)
 8004918:	f507 735c 	add.w	r3, r7, #880	; 0x370
 800491c:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8004926:	2b00      	cmp	r3, #0
 8004928:	f2c1 85b3 	blt.w	8006492 <cw_unpack_next+0x49a6>
                        unpack_context->item.type = CWP_ITEM_POSITIVE_INTEGER;
 800492c:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8004930:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	f44f 7297 	mov.w	r2, #302	; 0x12e
 800493a:	801a      	strh	r2, [r3, #0]
                    return;
 800493c:	f001 bda9 	b.w	8006492 <cw_unpack_next+0x49a6>
        case 0xd2:  getDDItem4(CWP_ITEM_NEGATIVE_INTEGER, i64, int32_t);        // signed int 32
 8004940:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8004944:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	f240 122f 	movw	r2, #303	; 0x12f
 800494e:	801a      	strh	r2, [r3, #0]
 8004950:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8004954:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	69db      	ldr	r3, [r3, #28]
 800495c:	f8c7 336c 	str.w	r3, [r7, #876]	; 0x36c
 8004960:	f8d7 336c 	ldr.w	r3, [r7, #876]	; 0x36c
 8004964:	3304      	adds	r3, #4
 8004966:	f8c7 3364 	str.w	r3, [r7, #868]	; 0x364
 800496a:	f507 735c 	add.w	r3, r7, #880	; 0x370
 800496e:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	6a1b      	ldr	r3, [r3, #32]
 8004976:	f8d7 2364 	ldr.w	r2, [r7, #868]	; 0x364
 800497a:	429a      	cmp	r2, r3
 800497c:	d96e      	bls.n	8004a5c <cw_unpack_next+0x2f70>
 800497e:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8004982:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800498a:	2b00      	cmp	r3, #0
 800498c:	d111      	bne.n	80049b2 <cw_unpack_next+0x2ec6>
 800498e:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8004992:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	f240 32e7 	movw	r2, #999	; 0x3e7
 800499c:	801a      	strh	r2, [r3, #0]
 800499e:	f507 735c 	add.w	r3, r7, #880	; 0x370
 80049a2:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	f06f 0202 	mvn.w	r2, #2
 80049ac:	625a      	str	r2, [r3, #36]	; 0x24
 80049ae:	f001 bd75 	b.w	800649c <cw_unpack_next+0x49b0>
 80049b2:	f507 735c 	add.w	r3, r7, #880	; 0x370
 80049b6:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80049be:	f507 725c 	add.w	r2, r7, #880	; 0x370
 80049c2:	f5a2 7486 	sub.w	r4, r2, #268	; 0x10c
 80049c6:	f507 725c 	add.w	r2, r7, #880	; 0x370
 80049ca:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 80049ce:	2104      	movs	r1, #4
 80049d0:	6810      	ldr	r0, [r2, #0]
 80049d2:	4798      	blx	r3
 80049d4:	6020      	str	r0, [r4, #0]
 80049d6:	f507 735c 	add.w	r3, r7, #880	; 0x370
 80049da:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	2b00      	cmp	r3, #0
 80049e2:	d02e      	beq.n	8004a42 <cw_unpack_next+0x2f56>
 80049e4:	f507 735c 	add.w	r3, r7, #880	; 0x370
 80049e8:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 80049f2:	d014      	beq.n	8004a1e <cw_unpack_next+0x2f32>
 80049f4:	f507 735c 	add.w	r3, r7, #880	; 0x370
 80049f8:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	f240 32e7 	movw	r2, #999	; 0x3e7
 8004a02:	801a      	strh	r2, [r3, #0]
 8004a04:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8004a08:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	f507 725c 	add.w	r2, r7, #880	; 0x370
 8004a12:	f5a2 7286 	sub.w	r2, r2, #268	; 0x10c
 8004a16:	6812      	ldr	r2, [r2, #0]
 8004a18:	625a      	str	r2, [r3, #36]	; 0x24
 8004a1a:	f001 bd3f 	b.w	800649c <cw_unpack_next+0x49b0>
 8004a1e:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8004a22:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	f240 32e7 	movw	r2, #999	; 0x3e7
 8004a2c:	801a      	strh	r2, [r3, #0]
 8004a2e:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8004a32:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	f06f 0202 	mvn.w	r2, #2
 8004a3c:	625a      	str	r2, [r3, #36]	; 0x24
 8004a3e:	f001 bd2d 	b.w	800649c <cw_unpack_next+0x49b0>
 8004a42:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8004a46:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	69db      	ldr	r3, [r3, #28]
 8004a4e:	f8c7 336c 	str.w	r3, [r7, #876]	; 0x36c
 8004a52:	f8d7 336c 	ldr.w	r3, [r7, #876]	; 0x36c
 8004a56:	3304      	adds	r3, #4
 8004a58:	f8c7 3364 	str.w	r3, [r7, #868]	; 0x364
 8004a5c:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8004a60:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	f8d7 2364 	ldr.w	r2, [r7, #868]	; 0x364
 8004a6a:	61da      	str	r2, [r3, #28]
 8004a6c:	f8d7 336c 	ldr.w	r3, [r7, #876]	; 0x36c
 8004a70:	681a      	ldr	r2, [r3, #0]
 8004a72:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8004a76:	f5a3 73bc 	sub.w	r3, r3, #376	; 0x178
 8004a7a:	601a      	str	r2, [r3, #0]
 8004a7c:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8004a80:	f5a3 73bc 	sub.w	r3, r3, #376	; 0x178
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	061a      	lsls	r2, r3, #24
 8004a88:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8004a8c:	f5a3 73bc 	sub.w	r3, r3, #376	; 0x178
 8004a90:	681b      	ldr	r3, [r3, #0]
 8004a92:	021b      	lsls	r3, r3, #8
 8004a94:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8004a98:	431a      	orrs	r2, r3
 8004a9a:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8004a9e:	f5a3 73bc 	sub.w	r3, r3, #376	; 0x178
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	0a1b      	lsrs	r3, r3, #8
 8004aa6:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 8004aaa:	431a      	orrs	r2, r3
 8004aac:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8004ab0:	f5a3 73bc 	sub.w	r3, r3, #376	; 0x178
 8004ab4:	681b      	ldr	r3, [r3, #0]
 8004ab6:	0e1b      	lsrs	r3, r3, #24
 8004ab8:	431a      	orrs	r2, r3
 8004aba:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8004abe:	f5a3 73bc 	sub.w	r3, r3, #376	; 0x178
 8004ac2:	601a      	str	r2, [r3, #0]
 8004ac4:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8004ac8:	f5a3 73bc 	sub.w	r3, r3, #376	; 0x178
 8004acc:	681b      	ldr	r3, [r3, #0]
 8004ace:	17da      	asrs	r2, r3, #31
 8004ad0:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8004ad4:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8004ad8:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8004adc:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8004ae0:	681b      	ldr	r3, [r3, #0]
 8004ae2:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8004ae6:	e9c3 1202 	strd	r1, r2, [r3, #8]
                    if (unpack_context->item.as.i64 >= 0)
 8004aea:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8004aee:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8004af8:	2b00      	cmp	r3, #0
 8004afa:	f2c1 84cc 	blt.w	8006496 <cw_unpack_next+0x49aa>
                        unpack_context->item.type = CWP_ITEM_POSITIVE_INTEGER;
 8004afe:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8004b02:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	f44f 7297 	mov.w	r2, #302	; 0x12e
 8004b0c:	801a      	strh	r2, [r3, #0]
                    return;
 8004b0e:	f001 bcc2 	b.w	8006496 <cw_unpack_next+0x49aa>
        case 0xd3:  getDDItem8(CWP_ITEM_NEGATIVE_INTEGER);                      // signed int 64
 8004b12:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8004b16:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8004b1a:	681a      	ldr	r2, [r3, #0]
 8004b1c:	f240 132f 	movw	r3, #303	; 0x12f
 8004b20:	8013      	strh	r3, [r2, #0]
 8004b22:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8004b26:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	69db      	ldr	r3, [r3, #28]
 8004b2e:	f8c7 336c 	str.w	r3, [r7, #876]	; 0x36c
 8004b32:	f8d7 336c 	ldr.w	r3, [r7, #876]	; 0x36c
 8004b36:	3308      	adds	r3, #8
 8004b38:	f8c7 3360 	str.w	r3, [r7, #864]	; 0x360
 8004b3c:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8004b40:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	6a1a      	ldr	r2, [r3, #32]
 8004b48:	f8d7 3360 	ldr.w	r3, [r7, #864]	; 0x360
 8004b4c:	4293      	cmp	r3, r2
 8004b4e:	d96e      	bls.n	8004c2e <cw_unpack_next+0x3142>
 8004b50:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8004b54:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b5c:	2b00      	cmp	r3, #0
 8004b5e:	d111      	bne.n	8004b84 <cw_unpack_next+0x3098>
 8004b60:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8004b64:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	f240 32e7 	movw	r2, #999	; 0x3e7
 8004b6e:	801a      	strh	r2, [r3, #0]
 8004b70:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8004b74:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	f06f 0202 	mvn.w	r2, #2
 8004b7e:	625a      	str	r2, [r3, #36]	; 0x24
 8004b80:	f001 bc8c 	b.w	800649c <cw_unpack_next+0x49b0>
 8004b84:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8004b88:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004b90:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8004b94:	f5a3 7484 	sub.w	r4, r3, #264	; 0x108
 8004b98:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8004b9c:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8004ba0:	2108      	movs	r1, #8
 8004ba2:	6818      	ldr	r0, [r3, #0]
 8004ba4:	4790      	blx	r2
 8004ba6:	6020      	str	r0, [r4, #0]
 8004ba8:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8004bac:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	2b00      	cmp	r3, #0
 8004bb4:	d02e      	beq.n	8004c14 <cw_unpack_next+0x3128>
 8004bb6:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8004bba:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004bc4:	d014      	beq.n	8004bf0 <cw_unpack_next+0x3104>
 8004bc6:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8004bca:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	f240 32e7 	movw	r2, #999	; 0x3e7
 8004bd4:	801a      	strh	r2, [r3, #0]
 8004bd6:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8004bda:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	f507 725c 	add.w	r2, r7, #880	; 0x370
 8004be4:	f5a2 7284 	sub.w	r2, r2, #264	; 0x108
 8004be8:	6812      	ldr	r2, [r2, #0]
 8004bea:	625a      	str	r2, [r3, #36]	; 0x24
 8004bec:	f001 bc56 	b.w	800649c <cw_unpack_next+0x49b0>
 8004bf0:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8004bf4:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	f240 32e7 	movw	r2, #999	; 0x3e7
 8004bfe:	801a      	strh	r2, [r3, #0]
 8004c00:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8004c04:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	f06f 0202 	mvn.w	r2, #2
 8004c0e:	625a      	str	r2, [r3, #36]	; 0x24
 8004c10:	f001 bc44 	b.w	800649c <cw_unpack_next+0x49b0>
 8004c14:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8004c18:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	69db      	ldr	r3, [r3, #28]
 8004c20:	f8c7 336c 	str.w	r3, [r7, #876]	; 0x36c
 8004c24:	f8d7 336c 	ldr.w	r3, [r7, #876]	; 0x36c
 8004c28:	3308      	adds	r3, #8
 8004c2a:	f8c7 3360 	str.w	r3, [r7, #864]	; 0x360
 8004c2e:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8004c32:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8004c36:	681a      	ldr	r2, [r3, #0]
 8004c38:	f8d7 3360 	ldr.w	r3, [r7, #864]	; 0x360
 8004c3c:	61d3      	str	r3, [r2, #28]
 8004c3e:	f8d7 336c 	ldr.w	r3, [r7, #876]	; 0x36c
 8004c42:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c46:	e9c7 239e 	strd	r2, r3, [r7, #632]	; 0x278
 8004c4a:	f8d7 3278 	ldr.w	r3, [r7, #632]	; 0x278
 8004c4e:	0a1a      	lsrs	r2, r3, #8
 8004c50:	f8d7 327c 	ldr.w	r3, [r7, #636]	; 0x27c
 8004c54:	061b      	lsls	r3, r3, #24
 8004c56:	ea42 0903 	orr.w	r9, r2, r3
 8004c5a:	f8d7 327c 	ldr.w	r3, [r7, #636]	; 0x27c
 8004c5e:	0a1a      	lsrs	r2, r3, #8
 8004c60:	f8d7 3278 	ldr.w	r3, [r7, #632]	; 0x278
 8004c64:	061b      	lsls	r3, r3, #24
 8004c66:	ea42 0803 	orr.w	r8, r2, r3
 8004c6a:	f408 437f 	and.w	r3, r8, #65280	; 0xff00
 8004c6e:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8004c72:	f409 437f 	and.w	r3, r9, #65280	; 0xff00
 8004c76:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 8004c7a:	f8d7 327c 	ldr.w	r3, [r7, #636]	; 0x27c
 8004c7e:	021a      	lsls	r2, r3, #8
 8004c80:	f8d7 3278 	ldr.w	r3, [r7, #632]	; 0x278
 8004c84:	0e1b      	lsrs	r3, r3, #24
 8004c86:	4313      	orrs	r3, r2
 8004c88:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8004c8c:	f8d7 3278 	ldr.w	r3, [r7, #632]	; 0x278
 8004c90:	021a      	lsls	r2, r3, #8
 8004c92:	f8d7 327c 	ldr.w	r3, [r7, #636]	; 0x27c
 8004c96:	0e1b      	lsrs	r3, r3, #24
 8004c98:	4313      	orrs	r3, r2
 8004c9a:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8004c9e:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	; 0xb0
 8004ca2:	460b      	mov	r3, r1
 8004ca4:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8004ca8:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8004cac:	4613      	mov	r3, r2
 8004cae:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8004cb2:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8004cb6:	e9d7 452e 	ldrd	r4, r5, [r7, #184]	; 0xb8
 8004cba:	4623      	mov	r3, r4
 8004cbc:	e9d7 012a 	ldrd	r0, r1, [r7, #168]	; 0xa8
 8004cc0:	4602      	mov	r2, r0
 8004cc2:	4313      	orrs	r3, r2
 8004cc4:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8004cc8:	462b      	mov	r3, r5
 8004cca:	460a      	mov	r2, r1
 8004ccc:	4313      	orrs	r3, r2
 8004cce:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 8004cd2:	e9d7 239e 	ldrd	r2, r3, [r7, #632]	; 0x278
 8004cd6:	f04f 0000 	mov.w	r0, #0
 8004cda:	f04f 0100 	mov.w	r1, #0
 8004cde:	0a10      	lsrs	r0, r2, #8
 8004ce0:	ea40 6003 	orr.w	r0, r0, r3, lsl #24
 8004ce4:	0a19      	lsrs	r1, r3, #8
 8004ce6:	f000 437f 	and.w	r3, r0, #4278190080	; 0xff000000
 8004cea:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8004cee:	2300      	movs	r3, #0
 8004cf0:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8004cf4:	e9d7 4528 	ldrd	r4, r5, [r7, #160]	; 0xa0
 8004cf8:	4623      	mov	r3, r4
 8004cfa:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8004cfe:	4602      	mov	r2, r0
 8004d00:	4313      	orrs	r3, r2
 8004d02:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8004d06:	462b      	mov	r3, r5
 8004d08:	460a      	mov	r2, r1
 8004d0a:	4313      	orrs	r3, r2
 8004d0c:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8004d10:	e9d7 019e 	ldrd	r0, r1, [r7, #632]	; 0x278
 8004d14:	f04f 0200 	mov.w	r2, #0
 8004d18:	f04f 0300 	mov.w	r3, #0
 8004d1c:	020b      	lsls	r3, r1, #8
 8004d1e:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8004d22:	0202      	lsls	r2, r0, #8
 8004d24:	2100      	movs	r1, #0
 8004d26:	f8c7 1088 	str.w	r1, [r7, #136]	; 0x88
 8004d2a:	f003 03ff 	and.w	r3, r3, #255	; 0xff
 8004d2e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 8004d32:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8004d36:	4623      	mov	r3, r4
 8004d38:	e9d7 0122 	ldrd	r0, r1, [r7, #136]	; 0x88
 8004d3c:	4602      	mov	r2, r0
 8004d3e:	4313      	orrs	r3, r2
 8004d40:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8004d44:	462b      	mov	r3, r5
 8004d46:	460a      	mov	r2, r1
 8004d48:	4313      	orrs	r3, r2
 8004d4a:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8004d4e:	e9d7 019e 	ldrd	r0, r1, [r7, #632]	; 0x278
 8004d52:	f04f 0200 	mov.w	r2, #0
 8004d56:	f04f 0300 	mov.w	r3, #0
 8004d5a:	0e0a      	lsrs	r2, r1, #24
 8004d5c:	2300      	movs	r3, #0
 8004d5e:	e9d7 4520 	ldrd	r4, r5, [r7, #128]	; 0x80
 8004d62:	4621      	mov	r1, r4
 8004d64:	4311      	orrs	r1, r2
 8004d66:	67b9      	str	r1, [r7, #120]	; 0x78
 8004d68:	4629      	mov	r1, r5
 8004d6a:	4319      	orrs	r1, r3
 8004d6c:	67f9      	str	r1, [r7, #124]	; 0x7c
 8004d6e:	e9d7 019e 	ldrd	r0, r1, [r7, #632]	; 0x278
 8004d72:	f04f 0200 	mov.w	r2, #0
 8004d76:	f04f 0300 	mov.w	r3, #0
 8004d7a:	0603      	lsls	r3, r0, #24
 8004d7c:	2200      	movs	r2, #0
 8004d7e:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	; 0x78
 8004d82:	4621      	mov	r1, r4
 8004d84:	4311      	orrs	r1, r2
 8004d86:	6739      	str	r1, [r7, #112]	; 0x70
 8004d88:	4629      	mov	r1, r5
 8004d8a:	4319      	orrs	r1, r3
 8004d8c:	6779      	str	r1, [r7, #116]	; 0x74
 8004d8e:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8004d92:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8004d96:	681b      	ldr	r3, [r3, #0]
 8004d98:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	; 0x70
 8004d9c:	e9c3 1202 	strd	r1, r2, [r3, #8]
                    if (unpack_context->item.as.i64 >= 0)
 8004da0:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8004da4:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8004da8:	681b      	ldr	r3, [r3, #0]
 8004daa:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8004dae:	2b00      	cmp	r3, #0
 8004db0:	f2c1 8373 	blt.w	800649a <cw_unpack_next+0x49ae>
                        unpack_context->item.type = CWP_ITEM_POSITIVE_INTEGER;
 8004db4:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8004db8:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8004dbc:	681b      	ldr	r3, [r3, #0]
 8004dbe:	f44f 7297 	mov.w	r2, #302	; 0x12e
 8004dc2:	801a      	strh	r2, [r3, #0]
                    return;
 8004dc4:	f001 bb69 	b.w	800649a <cw_unpack_next+0x49ae>
        case 0xd4:  getDDItemFix(1);                                            // fixext 1
 8004dc8:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8004dcc:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8004dd0:	681b      	ldr	r3, [r3, #0]
 8004dd2:	69db      	ldr	r3, [r3, #28]
 8004dd4:	f8c7 336c 	str.w	r3, [r7, #876]	; 0x36c
 8004dd8:	f8d7 336c 	ldr.w	r3, [r7, #876]	; 0x36c
 8004ddc:	3302      	adds	r3, #2
 8004dde:	f8c7 335c 	str.w	r3, [r7, #860]	; 0x35c
 8004de2:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8004de6:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8004dea:	681b      	ldr	r3, [r3, #0]
 8004dec:	6a1b      	ldr	r3, [r3, #32]
 8004dee:	f8d7 235c 	ldr.w	r2, [r7, #860]	; 0x35c
 8004df2:	429a      	cmp	r2, r3
 8004df4:	d96e      	bls.n	8004ed4 <cw_unpack_next+0x33e8>
 8004df6:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8004dfa:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e02:	2b00      	cmp	r3, #0
 8004e04:	d111      	bne.n	8004e2a <cw_unpack_next+0x333e>
 8004e06:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8004e0a:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	f240 32e7 	movw	r2, #999	; 0x3e7
 8004e14:	801a      	strh	r2, [r3, #0]
 8004e16:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8004e1a:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	f06f 0202 	mvn.w	r2, #2
 8004e24:	625a      	str	r2, [r3, #36]	; 0x24
 8004e26:	f001 bb39 	b.w	800649c <cw_unpack_next+0x49b0>
 8004e2a:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8004e2e:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e36:	f507 725c 	add.w	r2, r7, #880	; 0x370
 8004e3a:	f5a2 7482 	sub.w	r4, r2, #260	; 0x104
 8004e3e:	f507 725c 	add.w	r2, r7, #880	; 0x370
 8004e42:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 8004e46:	2102      	movs	r1, #2
 8004e48:	6810      	ldr	r0, [r2, #0]
 8004e4a:	4798      	blx	r3
 8004e4c:	6020      	str	r0, [r4, #0]
 8004e4e:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8004e52:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	2b00      	cmp	r3, #0
 8004e5a:	d02e      	beq.n	8004eba <cw_unpack_next+0x33ce>
 8004e5c:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8004e60:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004e6a:	d014      	beq.n	8004e96 <cw_unpack_next+0x33aa>
 8004e6c:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8004e70:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	f240 32e7 	movw	r2, #999	; 0x3e7
 8004e7a:	801a      	strh	r2, [r3, #0]
 8004e7c:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8004e80:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	f507 725c 	add.w	r2, r7, #880	; 0x370
 8004e8a:	f5a2 7282 	sub.w	r2, r2, #260	; 0x104
 8004e8e:	6812      	ldr	r2, [r2, #0]
 8004e90:	625a      	str	r2, [r3, #36]	; 0x24
 8004e92:	f001 bb03 	b.w	800649c <cw_unpack_next+0x49b0>
 8004e96:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8004e9a:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	f240 32e7 	movw	r2, #999	; 0x3e7
 8004ea4:	801a      	strh	r2, [r3, #0]
 8004ea6:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8004eaa:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	f06f 0202 	mvn.w	r2, #2
 8004eb4:	625a      	str	r2, [r3, #36]	; 0x24
 8004eb6:	f001 baf1 	b.w	800649c <cw_unpack_next+0x49b0>
 8004eba:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8004ebe:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	69db      	ldr	r3, [r3, #28]
 8004ec6:	f8c7 336c 	str.w	r3, [r7, #876]	; 0x36c
 8004eca:	f8d7 336c 	ldr.w	r3, [r7, #876]	; 0x36c
 8004ece:	3302      	adds	r3, #2
 8004ed0:	f8c7 335c 	str.w	r3, [r7, #860]	; 0x35c
 8004ed4:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8004ed8:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	f8d7 235c 	ldr.w	r2, [r7, #860]	; 0x35c
 8004ee2:	61da      	str	r2, [r3, #28]
 8004ee4:	f8d7 336c 	ldr.w	r3, [r7, #876]	; 0x36c
 8004ee8:	1c5a      	adds	r2, r3, #1
 8004eea:	f8c7 236c 	str.w	r2, [r7, #876]	; 0x36c
 8004eee:	f993 3000 	ldrsb.w	r3, [r3]
 8004ef2:	b21a      	sxth	r2, r3
 8004ef4:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8004ef8:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	801a      	strh	r2, [r3, #0]
 8004f00:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8004f04:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004f0e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004f12:	d111      	bne.n	8004f38 <cw_unpack_next+0x344c>
 8004f14:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8004f18:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	f240 32e7 	movw	r2, #999	; 0x3e7
 8004f22:	801a      	strh	r2, [r3, #0]
 8004f24:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8004f28:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	f06f 020b 	mvn.w	r2, #11
 8004f32:	625a      	str	r2, [r3, #36]	; 0x24
 8004f34:	f001 bab2 	b.w	800649c <cw_unpack_next+0x49b0>
 8004f38:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8004f3c:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8004f40:	681b      	ldr	r3, [r3, #0]
 8004f42:	2201      	movs	r2, #1
 8004f44:	60da      	str	r2, [r3, #12]
 8004f46:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8004f4a:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	f8d7 236c 	ldr.w	r2, [r7, #876]	; 0x36c
 8004f54:	609a      	str	r2, [r3, #8]
 8004f56:	f001 baa1 	b.w	800649c <cw_unpack_next+0x49b0>
        case 0xd5:  getDDItemFix(2);                                            // fixext 2
 8004f5a:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8004f5e:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	69db      	ldr	r3, [r3, #28]
 8004f66:	f8c7 336c 	str.w	r3, [r7, #876]	; 0x36c
 8004f6a:	f8d7 336c 	ldr.w	r3, [r7, #876]	; 0x36c
 8004f6e:	3303      	adds	r3, #3
 8004f70:	f8c7 3358 	str.w	r3, [r7, #856]	; 0x358
 8004f74:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8004f78:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	6a1b      	ldr	r3, [r3, #32]
 8004f80:	f8d7 2358 	ldr.w	r2, [r7, #856]	; 0x358
 8004f84:	429a      	cmp	r2, r3
 8004f86:	d96e      	bls.n	8005066 <cw_unpack_next+0x357a>
 8004f88:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8004f8c:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8004f90:	681b      	ldr	r3, [r3, #0]
 8004f92:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f94:	2b00      	cmp	r3, #0
 8004f96:	d111      	bne.n	8004fbc <cw_unpack_next+0x34d0>
 8004f98:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8004f9c:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	f240 32e7 	movw	r2, #999	; 0x3e7
 8004fa6:	801a      	strh	r2, [r3, #0]
 8004fa8:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8004fac:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	f06f 0202 	mvn.w	r2, #2
 8004fb6:	625a      	str	r2, [r3, #36]	; 0x24
 8004fb8:	f001 ba70 	b.w	800649c <cw_unpack_next+0x49b0>
 8004fbc:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8004fc0:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004fc8:	f507 725c 	add.w	r2, r7, #880	; 0x370
 8004fcc:	f5a2 7480 	sub.w	r4, r2, #256	; 0x100
 8004fd0:	f507 725c 	add.w	r2, r7, #880	; 0x370
 8004fd4:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 8004fd8:	2103      	movs	r1, #3
 8004fda:	6810      	ldr	r0, [r2, #0]
 8004fdc:	4798      	blx	r3
 8004fde:	6020      	str	r0, [r4, #0]
 8004fe0:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8004fe4:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8004fe8:	681b      	ldr	r3, [r3, #0]
 8004fea:	2b00      	cmp	r3, #0
 8004fec:	d02e      	beq.n	800504c <cw_unpack_next+0x3560>
 8004fee:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8004ff2:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8004ff6:	681b      	ldr	r3, [r3, #0]
 8004ff8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004ffc:	d014      	beq.n	8005028 <cw_unpack_next+0x353c>
 8004ffe:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8005002:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	f240 32e7 	movw	r2, #999	; 0x3e7
 800500c:	801a      	strh	r2, [r3, #0]
 800500e:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8005012:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	f507 725c 	add.w	r2, r7, #880	; 0x370
 800501c:	f5a2 7280 	sub.w	r2, r2, #256	; 0x100
 8005020:	6812      	ldr	r2, [r2, #0]
 8005022:	625a      	str	r2, [r3, #36]	; 0x24
 8005024:	f001 ba3a 	b.w	800649c <cw_unpack_next+0x49b0>
 8005028:	f507 735c 	add.w	r3, r7, #880	; 0x370
 800502c:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	f240 32e7 	movw	r2, #999	; 0x3e7
 8005036:	801a      	strh	r2, [r3, #0]
 8005038:	f507 735c 	add.w	r3, r7, #880	; 0x370
 800503c:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8005040:	681b      	ldr	r3, [r3, #0]
 8005042:	f06f 0202 	mvn.w	r2, #2
 8005046:	625a      	str	r2, [r3, #36]	; 0x24
 8005048:	f001 ba28 	b.w	800649c <cw_unpack_next+0x49b0>
 800504c:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8005050:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8005054:	681b      	ldr	r3, [r3, #0]
 8005056:	69db      	ldr	r3, [r3, #28]
 8005058:	f8c7 336c 	str.w	r3, [r7, #876]	; 0x36c
 800505c:	f8d7 336c 	ldr.w	r3, [r7, #876]	; 0x36c
 8005060:	3303      	adds	r3, #3
 8005062:	f8c7 3358 	str.w	r3, [r7, #856]	; 0x358
 8005066:	f507 735c 	add.w	r3, r7, #880	; 0x370
 800506a:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	f8d7 2358 	ldr.w	r2, [r7, #856]	; 0x358
 8005074:	61da      	str	r2, [r3, #28]
 8005076:	f8d7 336c 	ldr.w	r3, [r7, #876]	; 0x36c
 800507a:	1c5a      	adds	r2, r3, #1
 800507c:	f8c7 236c 	str.w	r2, [r7, #876]	; 0x36c
 8005080:	f993 3000 	ldrsb.w	r3, [r3]
 8005084:	b21a      	sxth	r2, r3
 8005086:	f507 735c 	add.w	r3, r7, #880	; 0x370
 800508a:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	801a      	strh	r2, [r3, #0]
 8005092:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8005096:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	f9b3 3000 	ldrsh.w	r3, [r3]
 80050a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80050a4:	d111      	bne.n	80050ca <cw_unpack_next+0x35de>
 80050a6:	f507 735c 	add.w	r3, r7, #880	; 0x370
 80050aa:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	f240 32e7 	movw	r2, #999	; 0x3e7
 80050b4:	801a      	strh	r2, [r3, #0]
 80050b6:	f507 735c 	add.w	r3, r7, #880	; 0x370
 80050ba:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 80050be:	681b      	ldr	r3, [r3, #0]
 80050c0:	f06f 020b 	mvn.w	r2, #11
 80050c4:	625a      	str	r2, [r3, #36]	; 0x24
 80050c6:	f001 b9e9 	b.w	800649c <cw_unpack_next+0x49b0>
 80050ca:	f507 735c 	add.w	r3, r7, #880	; 0x370
 80050ce:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	2202      	movs	r2, #2
 80050d6:	60da      	str	r2, [r3, #12]
 80050d8:	f507 735c 	add.w	r3, r7, #880	; 0x370
 80050dc:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	f8d7 236c 	ldr.w	r2, [r7, #876]	; 0x36c
 80050e6:	609a      	str	r2, [r3, #8]
 80050e8:	f001 b9d8 	b.w	800649c <cw_unpack_next+0x49b0>
        case 0xd6:  getDDItemFix(4);                                            // fixext 4
 80050ec:	f507 735c 	add.w	r3, r7, #880	; 0x370
 80050f0:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	69db      	ldr	r3, [r3, #28]
 80050f8:	f8c7 336c 	str.w	r3, [r7, #876]	; 0x36c
 80050fc:	f8d7 336c 	ldr.w	r3, [r7, #876]	; 0x36c
 8005100:	3305      	adds	r3, #5
 8005102:	f8c7 3354 	str.w	r3, [r7, #852]	; 0x354
 8005106:	f507 735c 	add.w	r3, r7, #880	; 0x370
 800510a:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 800510e:	681b      	ldr	r3, [r3, #0]
 8005110:	6a1b      	ldr	r3, [r3, #32]
 8005112:	f8d7 2354 	ldr.w	r2, [r7, #852]	; 0x354
 8005116:	429a      	cmp	r2, r3
 8005118:	d962      	bls.n	80051e0 <cw_unpack_next+0x36f4>
 800511a:	f507 735c 	add.w	r3, r7, #880	; 0x370
 800511e:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005126:	2b00      	cmp	r3, #0
 8005128:	d111      	bne.n	800514e <cw_unpack_next+0x3662>
 800512a:	f507 735c 	add.w	r3, r7, #880	; 0x370
 800512e:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	f240 32e7 	movw	r2, #999	; 0x3e7
 8005138:	801a      	strh	r2, [r3, #0]
 800513a:	f507 735c 	add.w	r3, r7, #880	; 0x370
 800513e:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8005142:	681b      	ldr	r3, [r3, #0]
 8005144:	f06f 0202 	mvn.w	r2, #2
 8005148:	625a      	str	r2, [r3, #36]	; 0x24
 800514a:	f001 b9a7 	b.w	800649c <cw_unpack_next+0x49b0>
 800514e:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8005152:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800515a:	f507 725c 	add.w	r2, r7, #880	; 0x370
 800515e:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 8005162:	2105      	movs	r1, #5
 8005164:	6810      	ldr	r0, [r2, #0]
 8005166:	4798      	blx	r3
 8005168:	f8c7 0274 	str.w	r0, [r7, #628]	; 0x274
 800516c:	f8d7 3274 	ldr.w	r3, [r7, #628]	; 0x274
 8005170:	2b00      	cmp	r3, #0
 8005172:	d028      	beq.n	80051c6 <cw_unpack_next+0x36da>
 8005174:	f8d7 3274 	ldr.w	r3, [r7, #628]	; 0x274
 8005178:	f1b3 3fff 	cmp.w	r3, #4294967295
 800517c:	d011      	beq.n	80051a2 <cw_unpack_next+0x36b6>
 800517e:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8005182:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	f240 32e7 	movw	r2, #999	; 0x3e7
 800518c:	801a      	strh	r2, [r3, #0]
 800518e:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8005192:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	f8d7 2274 	ldr.w	r2, [r7, #628]	; 0x274
 800519c:	625a      	str	r2, [r3, #36]	; 0x24
 800519e:	f001 b97d 	b.w	800649c <cw_unpack_next+0x49b0>
 80051a2:	f507 735c 	add.w	r3, r7, #880	; 0x370
 80051a6:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	f240 32e7 	movw	r2, #999	; 0x3e7
 80051b0:	801a      	strh	r2, [r3, #0]
 80051b2:	f507 735c 	add.w	r3, r7, #880	; 0x370
 80051b6:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 80051ba:	681b      	ldr	r3, [r3, #0]
 80051bc:	f06f 0202 	mvn.w	r2, #2
 80051c0:	625a      	str	r2, [r3, #36]	; 0x24
 80051c2:	f001 b96b 	b.w	800649c <cw_unpack_next+0x49b0>
 80051c6:	f507 735c 	add.w	r3, r7, #880	; 0x370
 80051ca:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	69db      	ldr	r3, [r3, #28]
 80051d2:	f8c7 336c 	str.w	r3, [r7, #876]	; 0x36c
 80051d6:	f8d7 336c 	ldr.w	r3, [r7, #876]	; 0x36c
 80051da:	3305      	adds	r3, #5
 80051dc:	f8c7 3354 	str.w	r3, [r7, #852]	; 0x354
 80051e0:	f507 735c 	add.w	r3, r7, #880	; 0x370
 80051e4:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 80051e8:	681b      	ldr	r3, [r3, #0]
 80051ea:	f8d7 2354 	ldr.w	r2, [r7, #852]	; 0x354
 80051ee:	61da      	str	r2, [r3, #28]
 80051f0:	f8d7 336c 	ldr.w	r3, [r7, #876]	; 0x36c
 80051f4:	1c5a      	adds	r2, r3, #1
 80051f6:	f8c7 236c 	str.w	r2, [r7, #876]	; 0x36c
 80051fa:	f993 3000 	ldrsb.w	r3, [r3]
 80051fe:	b21a      	sxth	r2, r3
 8005200:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8005204:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	801a      	strh	r2, [r3, #0]
 800520c:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8005210:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8005214:	681b      	ldr	r3, [r3, #0]
 8005216:	f9b3 3000 	ldrsh.w	r3, [r3]
 800521a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800521e:	d145      	bne.n	80052ac <cw_unpack_next+0x37c0>
 8005220:	f8d7 336c 	ldr.w	r3, [r7, #876]	; 0x36c
 8005224:	681a      	ldr	r2, [r3, #0]
 8005226:	f507 735c 	add.w	r3, r7, #880	; 0x370
 800522a:	f5a3 73bc 	sub.w	r3, r3, #376	; 0x178
 800522e:	601a      	str	r2, [r3, #0]
 8005230:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8005234:	f5a3 73bc 	sub.w	r3, r3, #376	; 0x178
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	061a      	lsls	r2, r3, #24
 800523c:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8005240:	f5a3 73bc 	sub.w	r3, r3, #376	; 0x178
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	021b      	lsls	r3, r3, #8
 8005248:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800524c:	431a      	orrs	r2, r3
 800524e:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8005252:	f5a3 73bc 	sub.w	r3, r3, #376	; 0x178
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	0a1b      	lsrs	r3, r3, #8
 800525a:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800525e:	431a      	orrs	r2, r3
 8005260:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8005264:	f5a3 73bc 	sub.w	r3, r3, #376	; 0x178
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	0e1b      	lsrs	r3, r3, #24
 800526c:	431a      	orrs	r2, r3
 800526e:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8005272:	f5a3 73bc 	sub.w	r3, r3, #376	; 0x178
 8005276:	601a      	str	r2, [r3, #0]
 8005278:	f507 735c 	add.w	r3, r7, #880	; 0x370
 800527c:	f5a3 73bc 	sub.w	r3, r3, #376	; 0x178
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	17da      	asrs	r2, r3, #31
 8005284:	66bb      	str	r3, [r7, #104]	; 0x68
 8005286:	66fa      	str	r2, [r7, #108]	; 0x6c
 8005288:	f507 735c 	add.w	r3, r7, #880	; 0x370
 800528c:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8005290:	681b      	ldr	r3, [r3, #0]
 8005292:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	; 0x68
 8005296:	e9c3 1202 	strd	r1, r2, [r3, #8]
 800529a:	f507 735c 	add.w	r3, r7, #880	; 0x370
 800529e:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 80052a2:	681b      	ldr	r3, [r3, #0]
 80052a4:	2200      	movs	r2, #0
 80052a6:	611a      	str	r2, [r3, #16]
 80052a8:	f001 b8f8 	b.w	800649c <cw_unpack_next+0x49b0>
 80052ac:	f507 735c 	add.w	r3, r7, #880	; 0x370
 80052b0:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	2204      	movs	r2, #4
 80052b8:	60da      	str	r2, [r3, #12]
 80052ba:	f507 735c 	add.w	r3, r7, #880	; 0x370
 80052be:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	f8d7 236c 	ldr.w	r2, [r7, #876]	; 0x36c
 80052c8:	609a      	str	r2, [r3, #8]
 80052ca:	f001 b8e7 	b.w	800649c <cw_unpack_next+0x49b0>
        case 0xd7:  getDDItemFix(8);                                            // fixext 8
 80052ce:	f507 735c 	add.w	r3, r7, #880	; 0x370
 80052d2:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	69db      	ldr	r3, [r3, #28]
 80052da:	f8c7 336c 	str.w	r3, [r7, #876]	; 0x36c
 80052de:	f8d7 336c 	ldr.w	r3, [r7, #876]	; 0x36c
 80052e2:	3309      	adds	r3, #9
 80052e4:	f8c7 3350 	str.w	r3, [r7, #848]	; 0x350
 80052e8:	f507 735c 	add.w	r3, r7, #880	; 0x370
 80052ec:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	6a1a      	ldr	r2, [r3, #32]
 80052f4:	f8d7 3350 	ldr.w	r3, [r7, #848]	; 0x350
 80052f8:	4293      	cmp	r3, r2
 80052fa:	d962      	bls.n	80053c2 <cw_unpack_next+0x38d6>
 80052fc:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8005300:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8005304:	681b      	ldr	r3, [r3, #0]
 8005306:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005308:	2b00      	cmp	r3, #0
 800530a:	d111      	bne.n	8005330 <cw_unpack_next+0x3844>
 800530c:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8005310:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	f240 32e7 	movw	r2, #999	; 0x3e7
 800531a:	801a      	strh	r2, [r3, #0]
 800531c:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8005320:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8005324:	681b      	ldr	r3, [r3, #0]
 8005326:	f06f 0202 	mvn.w	r2, #2
 800532a:	625a      	str	r2, [r3, #36]	; 0x24
 800532c:	f001 b8b6 	b.w	800649c <cw_unpack_next+0x49b0>
 8005330:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8005334:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800533c:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8005340:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8005344:	2109      	movs	r1, #9
 8005346:	6818      	ldr	r0, [r3, #0]
 8005348:	4790      	blx	r2
 800534a:	f8c7 0280 	str.w	r0, [r7, #640]	; 0x280
 800534e:	f8d7 3280 	ldr.w	r3, [r7, #640]	; 0x280
 8005352:	2b00      	cmp	r3, #0
 8005354:	d028      	beq.n	80053a8 <cw_unpack_next+0x38bc>
 8005356:	f8d7 3280 	ldr.w	r3, [r7, #640]	; 0x280
 800535a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800535e:	d011      	beq.n	8005384 <cw_unpack_next+0x3898>
 8005360:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8005364:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8005368:	681b      	ldr	r3, [r3, #0]
 800536a:	f240 32e7 	movw	r2, #999	; 0x3e7
 800536e:	801a      	strh	r2, [r3, #0]
 8005370:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8005374:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	f8d7 2280 	ldr.w	r2, [r7, #640]	; 0x280
 800537e:	625a      	str	r2, [r3, #36]	; 0x24
 8005380:	f001 b88c 	b.w	800649c <cw_unpack_next+0x49b0>
 8005384:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8005388:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 800538c:	681b      	ldr	r3, [r3, #0]
 800538e:	f240 32e7 	movw	r2, #999	; 0x3e7
 8005392:	801a      	strh	r2, [r3, #0]
 8005394:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8005398:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 800539c:	681b      	ldr	r3, [r3, #0]
 800539e:	f06f 0202 	mvn.w	r2, #2
 80053a2:	625a      	str	r2, [r3, #36]	; 0x24
 80053a4:	f001 b87a 	b.w	800649c <cw_unpack_next+0x49b0>
 80053a8:	f507 735c 	add.w	r3, r7, #880	; 0x370
 80053ac:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	69db      	ldr	r3, [r3, #28]
 80053b4:	f8c7 336c 	str.w	r3, [r7, #876]	; 0x36c
 80053b8:	f8d7 336c 	ldr.w	r3, [r7, #876]	; 0x36c
 80053bc:	3309      	adds	r3, #9
 80053be:	f8c7 3350 	str.w	r3, [r7, #848]	; 0x350
 80053c2:	f507 735c 	add.w	r3, r7, #880	; 0x370
 80053c6:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 80053ca:	681a      	ldr	r2, [r3, #0]
 80053cc:	f8d7 3350 	ldr.w	r3, [r7, #848]	; 0x350
 80053d0:	61d3      	str	r3, [r2, #28]
 80053d2:	f8d7 236c 	ldr.w	r2, [r7, #876]	; 0x36c
 80053d6:	1c53      	adds	r3, r2, #1
 80053d8:	f8c7 336c 	str.w	r3, [r7, #876]	; 0x36c
 80053dc:	f992 3000 	ldrsb.w	r3, [r2]
 80053e0:	b219      	sxth	r1, r3
 80053e2:	f507 735c 	add.w	r3, r7, #880	; 0x370
 80053e6:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 80053ea:	681a      	ldr	r2, [r3, #0]
 80053ec:	460b      	mov	r3, r1
 80053ee:	8013      	strh	r3, [r2, #0]
 80053f0:	f507 735c 	add.w	r3, r7, #880	; 0x370
 80053f4:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	f9b3 3000 	ldrsh.w	r3, [r3]
 80053fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005402:	f040 80bf 	bne.w	8005584 <cw_unpack_next+0x3a98>
 8005406:	f8d7 336c 	ldr.w	r3, [r7, #876]	; 0x36c
 800540a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800540e:	e9c7 239e 	strd	r2, r3, [r7, #632]	; 0x278
 8005412:	f8d7 3278 	ldr.w	r3, [r7, #632]	; 0x278
 8005416:	0a1a      	lsrs	r2, r3, #8
 8005418:	f8d7 327c 	ldr.w	r3, [r7, #636]	; 0x27c
 800541c:	061b      	lsls	r3, r3, #24
 800541e:	4313      	orrs	r3, r2
 8005420:	667b      	str	r3, [r7, #100]	; 0x64
 8005422:	f8d7 327c 	ldr.w	r3, [r7, #636]	; 0x27c
 8005426:	0a1a      	lsrs	r2, r3, #8
 8005428:	f8d7 3278 	ldr.w	r3, [r7, #632]	; 0x278
 800542c:	061b      	lsls	r3, r3, #24
 800542e:	4313      	orrs	r3, r2
 8005430:	663b      	str	r3, [r7, #96]	; 0x60
 8005432:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	; 0x60
 8005436:	460b      	mov	r3, r1
 8005438:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800543c:	65bb      	str	r3, [r7, #88]	; 0x58
 800543e:	4613      	mov	r3, r2
 8005440:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 8005444:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005446:	f8d7 327c 	ldr.w	r3, [r7, #636]	; 0x27c
 800544a:	021a      	lsls	r2, r3, #8
 800544c:	f8d7 3278 	ldr.w	r3, [r7, #632]	; 0x278
 8005450:	0e1b      	lsrs	r3, r3, #24
 8005452:	4313      	orrs	r3, r2
 8005454:	653b      	str	r3, [r7, #80]	; 0x50
 8005456:	f8d7 3278 	ldr.w	r3, [r7, #632]	; 0x278
 800545a:	021a      	lsls	r2, r3, #8
 800545c:	f8d7 327c 	ldr.w	r3, [r7, #636]	; 0x27c
 8005460:	0e1b      	lsrs	r3, r3, #24
 8005462:	4313      	orrs	r3, r2
 8005464:	657b      	str	r3, [r7, #84]	; 0x54
 8005466:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	; 0x50
 800546a:	460b      	mov	r3, r1
 800546c:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8005470:	64bb      	str	r3, [r7, #72]	; 0x48
 8005472:	4613      	mov	r3, r2
 8005474:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8005478:	64fb      	str	r3, [r7, #76]	; 0x4c
 800547a:	e9d7 4516 	ldrd	r4, r5, [r7, #88]	; 0x58
 800547e:	4623      	mov	r3, r4
 8005480:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8005484:	4602      	mov	r2, r0
 8005486:	4313      	orrs	r3, r2
 8005488:	643b      	str	r3, [r7, #64]	; 0x40
 800548a:	462b      	mov	r3, r5
 800548c:	460a      	mov	r2, r1
 800548e:	4313      	orrs	r3, r2
 8005490:	647b      	str	r3, [r7, #68]	; 0x44
 8005492:	e9d7 239e 	ldrd	r2, r3, [r7, #632]	; 0x278
 8005496:	f04f 0000 	mov.w	r0, #0
 800549a:	f04f 0100 	mov.w	r1, #0
 800549e:	0a10      	lsrs	r0, r2, #8
 80054a0:	ea40 6003 	orr.w	r0, r0, r3, lsl #24
 80054a4:	0a19      	lsrs	r1, r3, #8
 80054a6:	f000 437f 	and.w	r3, r0, #4278190080	; 0xff000000
 80054aa:	63bb      	str	r3, [r7, #56]	; 0x38
 80054ac:	2300      	movs	r3, #0
 80054ae:	63fb      	str	r3, [r7, #60]	; 0x3c
 80054b0:	e9d7 4510 	ldrd	r4, r5, [r7, #64]	; 0x40
 80054b4:	4623      	mov	r3, r4
 80054b6:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 80054ba:	4602      	mov	r2, r0
 80054bc:	4313      	orrs	r3, r2
 80054be:	633b      	str	r3, [r7, #48]	; 0x30
 80054c0:	462b      	mov	r3, r5
 80054c2:	460a      	mov	r2, r1
 80054c4:	4313      	orrs	r3, r2
 80054c6:	637b      	str	r3, [r7, #52]	; 0x34
 80054c8:	e9d7 239e 	ldrd	r2, r3, [r7, #632]	; 0x278
 80054cc:	f04f 0000 	mov.w	r0, #0
 80054d0:	f04f 0100 	mov.w	r1, #0
 80054d4:	0219      	lsls	r1, r3, #8
 80054d6:	ea41 6112 	orr.w	r1, r1, r2, lsr #24
 80054da:	0210      	lsls	r0, r2, #8
 80054dc:	2300      	movs	r3, #0
 80054de:	62bb      	str	r3, [r7, #40]	; 0x28
 80054e0:	f001 03ff 	and.w	r3, r1, #255	; 0xff
 80054e4:	62fb      	str	r3, [r7, #44]	; 0x2c
 80054e6:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 80054ea:	4623      	mov	r3, r4
 80054ec:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 80054f0:	4602      	mov	r2, r0
 80054f2:	4313      	orrs	r3, r2
 80054f4:	623b      	str	r3, [r7, #32]
 80054f6:	462b      	mov	r3, r5
 80054f8:	460a      	mov	r2, r1
 80054fa:	4313      	orrs	r3, r2
 80054fc:	627b      	str	r3, [r7, #36]	; 0x24
 80054fe:	e9d7 019e 	ldrd	r0, r1, [r7, #632]	; 0x278
 8005502:	f04f 0200 	mov.w	r2, #0
 8005506:	f04f 0300 	mov.w	r3, #0
 800550a:	0e0a      	lsrs	r2, r1, #24
 800550c:	2300      	movs	r3, #0
 800550e:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8005512:	4621      	mov	r1, r4
 8005514:	4311      	orrs	r1, r2
 8005516:	61b9      	str	r1, [r7, #24]
 8005518:	4629      	mov	r1, r5
 800551a:	4319      	orrs	r1, r3
 800551c:	61f9      	str	r1, [r7, #28]
 800551e:	e9d7 019e 	ldrd	r0, r1, [r7, #632]	; 0x278
 8005522:	f04f 0200 	mov.w	r2, #0
 8005526:	f04f 0300 	mov.w	r3, #0
 800552a:	0603      	lsls	r3, r0, #24
 800552c:	2200      	movs	r2, #0
 800552e:	e9d7 4506 	ldrd	r4, r5, [r7, #24]
 8005532:	4621      	mov	r1, r4
 8005534:	4311      	orrs	r1, r2
 8005536:	6039      	str	r1, [r7, #0]
 8005538:	4629      	mov	r1, r5
 800553a:	4319      	orrs	r1, r3
 800553c:	6079      	str	r1, [r7, #4]
 800553e:	e9d7 3400 	ldrd	r3, r4, [r7]
 8005542:	e9c7 349e 	strd	r3, r4, [r7, #632]	; 0x278
 8005546:	e9d7 239e 	ldrd	r2, r3, [r7, #632]	; 0x278
 800554a:	613a      	str	r2, [r7, #16]
 800554c:	f003 0303 	and.w	r3, r3, #3
 8005550:	617b      	str	r3, [r7, #20]
 8005552:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8005556:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8005560:	e9c3 1202 	strd	r1, r2, [r3, #8]
 8005564:	e9d7 019e 	ldrd	r0, r1, [r7, #632]	; 0x278
 8005568:	f04f 0200 	mov.w	r2, #0
 800556c:	f04f 0300 	mov.w	r3, #0
 8005570:	088a      	lsrs	r2, r1, #2
 8005572:	2300      	movs	r3, #0
 8005574:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8005578:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	611a      	str	r2, [r3, #16]
 8005580:	f000 bf8c 	b.w	800649c <cw_unpack_next+0x49b0>
 8005584:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8005588:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 800558c:	681b      	ldr	r3, [r3, #0]
 800558e:	2208      	movs	r2, #8
 8005590:	60da      	str	r2, [r3, #12]
 8005592:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8005596:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 800559a:	681b      	ldr	r3, [r3, #0]
 800559c:	f8d7 236c 	ldr.w	r2, [r7, #876]	; 0x36c
 80055a0:	609a      	str	r2, [r3, #8]
 80055a2:	f000 bf7b 	b.w	800649c <cw_unpack_next+0x49b0>
        case 0xd8:  getDDItemFix(16);                                           // fixext 16
 80055a6:	f507 735c 	add.w	r3, r7, #880	; 0x370
 80055aa:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	69db      	ldr	r3, [r3, #28]
 80055b2:	f8c7 336c 	str.w	r3, [r7, #876]	; 0x36c
 80055b6:	f8d7 336c 	ldr.w	r3, [r7, #876]	; 0x36c
 80055ba:	3311      	adds	r3, #17
 80055bc:	f8c7 334c 	str.w	r3, [r7, #844]	; 0x34c
 80055c0:	f507 735c 	add.w	r3, r7, #880	; 0x370
 80055c4:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 80055c8:	681b      	ldr	r3, [r3, #0]
 80055ca:	6a1b      	ldr	r3, [r3, #32]
 80055cc:	f8d7 234c 	ldr.w	r2, [r7, #844]	; 0x34c
 80055d0:	429a      	cmp	r2, r3
 80055d2:	d962      	bls.n	800569a <cw_unpack_next+0x3bae>
 80055d4:	f507 735c 	add.w	r3, r7, #880	; 0x370
 80055d8:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 80055dc:	681b      	ldr	r3, [r3, #0]
 80055de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80055e0:	2b00      	cmp	r3, #0
 80055e2:	d111      	bne.n	8005608 <cw_unpack_next+0x3b1c>
 80055e4:	f507 735c 	add.w	r3, r7, #880	; 0x370
 80055e8:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 80055ec:	681b      	ldr	r3, [r3, #0]
 80055ee:	f240 32e7 	movw	r2, #999	; 0x3e7
 80055f2:	801a      	strh	r2, [r3, #0]
 80055f4:	f507 735c 	add.w	r3, r7, #880	; 0x370
 80055f8:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 80055fc:	681b      	ldr	r3, [r3, #0]
 80055fe:	f06f 0202 	mvn.w	r2, #2
 8005602:	625a      	str	r2, [r3, #36]	; 0x24
 8005604:	f000 bf4a 	b.w	800649c <cw_unpack_next+0x49b0>
 8005608:	f507 735c 	add.w	r3, r7, #880	; 0x370
 800560c:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005614:	f507 725c 	add.w	r2, r7, #880	; 0x370
 8005618:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 800561c:	2111      	movs	r1, #17
 800561e:	6810      	ldr	r0, [r2, #0]
 8005620:	4798      	blx	r3
 8005622:	f8c7 0284 	str.w	r0, [r7, #644]	; 0x284
 8005626:	f8d7 3284 	ldr.w	r3, [r7, #644]	; 0x284
 800562a:	2b00      	cmp	r3, #0
 800562c:	d028      	beq.n	8005680 <cw_unpack_next+0x3b94>
 800562e:	f8d7 3284 	ldr.w	r3, [r7, #644]	; 0x284
 8005632:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005636:	d011      	beq.n	800565c <cw_unpack_next+0x3b70>
 8005638:	f507 735c 	add.w	r3, r7, #880	; 0x370
 800563c:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8005640:	681b      	ldr	r3, [r3, #0]
 8005642:	f240 32e7 	movw	r2, #999	; 0x3e7
 8005646:	801a      	strh	r2, [r3, #0]
 8005648:	f507 735c 	add.w	r3, r7, #880	; 0x370
 800564c:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8005650:	681b      	ldr	r3, [r3, #0]
 8005652:	f8d7 2284 	ldr.w	r2, [r7, #644]	; 0x284
 8005656:	625a      	str	r2, [r3, #36]	; 0x24
 8005658:	f000 bf20 	b.w	800649c <cw_unpack_next+0x49b0>
 800565c:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8005660:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8005664:	681b      	ldr	r3, [r3, #0]
 8005666:	f240 32e7 	movw	r2, #999	; 0x3e7
 800566a:	801a      	strh	r2, [r3, #0]
 800566c:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8005670:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8005674:	681b      	ldr	r3, [r3, #0]
 8005676:	f06f 0202 	mvn.w	r2, #2
 800567a:	625a      	str	r2, [r3, #36]	; 0x24
 800567c:	f000 bf0e 	b.w	800649c <cw_unpack_next+0x49b0>
 8005680:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8005684:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	69db      	ldr	r3, [r3, #28]
 800568c:	f8c7 336c 	str.w	r3, [r7, #876]	; 0x36c
 8005690:	f8d7 336c 	ldr.w	r3, [r7, #876]	; 0x36c
 8005694:	3311      	adds	r3, #17
 8005696:	f8c7 334c 	str.w	r3, [r7, #844]	; 0x34c
 800569a:	f507 735c 	add.w	r3, r7, #880	; 0x370
 800569e:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	f8d7 234c 	ldr.w	r2, [r7, #844]	; 0x34c
 80056a8:	61da      	str	r2, [r3, #28]
 80056aa:	f8d7 336c 	ldr.w	r3, [r7, #876]	; 0x36c
 80056ae:	1c5a      	adds	r2, r3, #1
 80056b0:	f8c7 236c 	str.w	r2, [r7, #876]	; 0x36c
 80056b4:	f993 3000 	ldrsb.w	r3, [r3]
 80056b8:	b21a      	sxth	r2, r3
 80056ba:	f507 735c 	add.w	r3, r7, #880	; 0x370
 80056be:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	801a      	strh	r2, [r3, #0]
 80056c6:	f507 735c 	add.w	r3, r7, #880	; 0x370
 80056ca:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80056d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80056d8:	d111      	bne.n	80056fe <cw_unpack_next+0x3c12>
 80056da:	f507 735c 	add.w	r3, r7, #880	; 0x370
 80056de:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	f240 32e7 	movw	r2, #999	; 0x3e7
 80056e8:	801a      	strh	r2, [r3, #0]
 80056ea:	f507 735c 	add.w	r3, r7, #880	; 0x370
 80056ee:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 80056f2:	681b      	ldr	r3, [r3, #0]
 80056f4:	f06f 020b 	mvn.w	r2, #11
 80056f8:	625a      	str	r2, [r3, #36]	; 0x24
 80056fa:	f000 becf 	b.w	800649c <cw_unpack_next+0x49b0>
 80056fe:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8005702:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	2210      	movs	r2, #16
 800570a:	60da      	str	r2, [r3, #12]
 800570c:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8005710:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	f8d7 236c 	ldr.w	r2, [r7, #876]	; 0x36c
 800571a:	609a      	str	r2, [r3, #8]
 800571c:	f000 bebe 	b.w	800649c <cw_unpack_next+0x49b0>
        case 0xd9:  getDDItem1(CWP_ITEM_STR, str.length, uint8_t);              // str 8
 8005720:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8005724:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8005728:	681b      	ldr	r3, [r3, #0]
 800572a:	f44f 7299 	mov.w	r2, #306	; 0x132
 800572e:	801a      	strh	r2, [r3, #0]
 8005730:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8005734:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8005738:	681b      	ldr	r3, [r3, #0]
 800573a:	69db      	ldr	r3, [r3, #28]
 800573c:	f8c7 336c 	str.w	r3, [r7, #876]	; 0x36c
 8005740:	f8d7 336c 	ldr.w	r3, [r7, #876]	; 0x36c
 8005744:	3301      	adds	r3, #1
 8005746:	f8c7 3348 	str.w	r3, [r7, #840]	; 0x348
 800574a:	f507 735c 	add.w	r3, r7, #880	; 0x370
 800574e:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	6a1b      	ldr	r3, [r3, #32]
 8005756:	f8d7 2348 	ldr.w	r2, [r7, #840]	; 0x348
 800575a:	429a      	cmp	r2, r3
 800575c:	d962      	bls.n	8005824 <cw_unpack_next+0x3d38>
 800575e:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8005762:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8005766:	681b      	ldr	r3, [r3, #0]
 8005768:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800576a:	2b00      	cmp	r3, #0
 800576c:	d111      	bne.n	8005792 <cw_unpack_next+0x3ca6>
 800576e:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8005772:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8005776:	681b      	ldr	r3, [r3, #0]
 8005778:	f240 32e7 	movw	r2, #999	; 0x3e7
 800577c:	801a      	strh	r2, [r3, #0]
 800577e:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8005782:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	f06f 0202 	mvn.w	r2, #2
 800578c:	625a      	str	r2, [r3, #36]	; 0x24
 800578e:	f000 be85 	b.w	800649c <cw_unpack_next+0x49b0>
 8005792:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8005796:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800579e:	f507 725c 	add.w	r2, r7, #880	; 0x370
 80057a2:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 80057a6:	2101      	movs	r1, #1
 80057a8:	6810      	ldr	r0, [r2, #0]
 80057aa:	4798      	blx	r3
 80057ac:	f8c7 028c 	str.w	r0, [r7, #652]	; 0x28c
 80057b0:	f8d7 328c 	ldr.w	r3, [r7, #652]	; 0x28c
 80057b4:	2b00      	cmp	r3, #0
 80057b6:	d028      	beq.n	800580a <cw_unpack_next+0x3d1e>
 80057b8:	f8d7 328c 	ldr.w	r3, [r7, #652]	; 0x28c
 80057bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80057c0:	d011      	beq.n	80057e6 <cw_unpack_next+0x3cfa>
 80057c2:	f507 735c 	add.w	r3, r7, #880	; 0x370
 80057c6:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	f240 32e7 	movw	r2, #999	; 0x3e7
 80057d0:	801a      	strh	r2, [r3, #0]
 80057d2:	f507 735c 	add.w	r3, r7, #880	; 0x370
 80057d6:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 80057da:	681b      	ldr	r3, [r3, #0]
 80057dc:	f8d7 228c 	ldr.w	r2, [r7, #652]	; 0x28c
 80057e0:	625a      	str	r2, [r3, #36]	; 0x24
 80057e2:	f000 be5b 	b.w	800649c <cw_unpack_next+0x49b0>
 80057e6:	f507 735c 	add.w	r3, r7, #880	; 0x370
 80057ea:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	f240 32e7 	movw	r2, #999	; 0x3e7
 80057f4:	801a      	strh	r2, [r3, #0]
 80057f6:	f507 735c 	add.w	r3, r7, #880	; 0x370
 80057fa:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	f06f 0202 	mvn.w	r2, #2
 8005804:	625a      	str	r2, [r3, #36]	; 0x24
 8005806:	f000 be49 	b.w	800649c <cw_unpack_next+0x49b0>
 800580a:	f507 735c 	add.w	r3, r7, #880	; 0x370
 800580e:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8005812:	681b      	ldr	r3, [r3, #0]
 8005814:	69db      	ldr	r3, [r3, #28]
 8005816:	f8c7 336c 	str.w	r3, [r7, #876]	; 0x36c
 800581a:	f8d7 336c 	ldr.w	r3, [r7, #876]	; 0x36c
 800581e:	3301      	adds	r3, #1
 8005820:	f8c7 3348 	str.w	r3, [r7, #840]	; 0x348
 8005824:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8005828:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	f8d7 2348 	ldr.w	r2, [r7, #840]	; 0x348
 8005832:	61da      	str	r2, [r3, #28]
 8005834:	f8d7 336c 	ldr.w	r3, [r7, #876]	; 0x36c
 8005838:	781b      	ldrb	r3, [r3, #0]
 800583a:	461a      	mov	r2, r3
 800583c:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8005840:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8005844:	681b      	ldr	r3, [r3, #0]
 8005846:	60da      	str	r2, [r3, #12]
                    cw_unpack_assert_blob(str);
 8005848:	f507 735c 	add.w	r3, r7, #880	; 0x370
 800584c:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8005850:	681b      	ldr	r3, [r3, #0]
 8005852:	69db      	ldr	r3, [r3, #28]
 8005854:	f8c7 336c 	str.w	r3, [r7, #876]	; 0x36c
 8005858:	f507 735c 	add.w	r3, r7, #880	; 0x370
 800585c:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8005860:	681b      	ldr	r3, [r3, #0]
 8005862:	68db      	ldr	r3, [r3, #12]
 8005864:	f8d7 236c 	ldr.w	r2, [r7, #876]	; 0x36c
 8005868:	4413      	add	r3, r2
 800586a:	f8c7 3344 	str.w	r3, [r7, #836]	; 0x344
 800586e:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8005872:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	6a1b      	ldr	r3, [r3, #32]
 800587a:	f8d7 2344 	ldr.w	r2, [r7, #836]	; 0x344
 800587e:	429a      	cmp	r2, r3
 8005880:	d96d      	bls.n	800595e <cw_unpack_next+0x3e72>
 8005882:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8005886:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 800588a:	681b      	ldr	r3, [r3, #0]
 800588c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800588e:	2b00      	cmp	r3, #0
 8005890:	d111      	bne.n	80058b6 <cw_unpack_next+0x3dca>
 8005892:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8005896:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 800589a:	681b      	ldr	r3, [r3, #0]
 800589c:	f240 32e7 	movw	r2, #999	; 0x3e7
 80058a0:	801a      	strh	r2, [r3, #0]
 80058a2:	f507 735c 	add.w	r3, r7, #880	; 0x370
 80058a6:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 80058aa:	681b      	ldr	r3, [r3, #0]
 80058ac:	f06f 0202 	mvn.w	r2, #2
 80058b0:	625a      	str	r2, [r3, #36]	; 0x24
 80058b2:	f000 bdf3 	b.w	800649c <cw_unpack_next+0x49b0>
 80058b6:	f507 735c 	add.w	r3, r7, #880	; 0x370
 80058ba:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80058c2:	f507 725c 	add.w	r2, r7, #880	; 0x370
 80058c6:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 80058ca:	6812      	ldr	r2, [r2, #0]
 80058cc:	68d1      	ldr	r1, [r2, #12]
 80058ce:	f507 725c 	add.w	r2, r7, #880	; 0x370
 80058d2:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 80058d6:	6810      	ldr	r0, [r2, #0]
 80058d8:	4798      	blx	r3
 80058da:	f8c7 0288 	str.w	r0, [r7, #648]	; 0x288
 80058de:	f8d7 3288 	ldr.w	r3, [r7, #648]	; 0x288
 80058e2:	2b00      	cmp	r3, #0
 80058e4:	d028      	beq.n	8005938 <cw_unpack_next+0x3e4c>
 80058e6:	f8d7 3288 	ldr.w	r3, [r7, #648]	; 0x288
 80058ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 80058ee:	d011      	beq.n	8005914 <cw_unpack_next+0x3e28>
 80058f0:	f507 735c 	add.w	r3, r7, #880	; 0x370
 80058f4:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 80058f8:	681b      	ldr	r3, [r3, #0]
 80058fa:	f240 32e7 	movw	r2, #999	; 0x3e7
 80058fe:	801a      	strh	r2, [r3, #0]
 8005900:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8005904:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8005908:	681b      	ldr	r3, [r3, #0]
 800590a:	f8d7 2288 	ldr.w	r2, [r7, #648]	; 0x288
 800590e:	625a      	str	r2, [r3, #36]	; 0x24
 8005910:	f000 bdc4 	b.w	800649c <cw_unpack_next+0x49b0>
 8005914:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8005918:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 800591c:	681b      	ldr	r3, [r3, #0]
 800591e:	f240 32e7 	movw	r2, #999	; 0x3e7
 8005922:	801a      	strh	r2, [r3, #0]
 8005924:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8005928:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 800592c:	681b      	ldr	r3, [r3, #0]
 800592e:	f06f 0202 	mvn.w	r2, #2
 8005932:	625a      	str	r2, [r3, #36]	; 0x24
 8005934:	f000 bdb2 	b.w	800649c <cw_unpack_next+0x49b0>
 8005938:	f507 735c 	add.w	r3, r7, #880	; 0x370
 800593c:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8005940:	681b      	ldr	r3, [r3, #0]
 8005942:	69db      	ldr	r3, [r3, #28]
 8005944:	f8c7 336c 	str.w	r3, [r7, #876]	; 0x36c
 8005948:	f507 735c 	add.w	r3, r7, #880	; 0x370
 800594c:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8005950:	681b      	ldr	r3, [r3, #0]
 8005952:	68db      	ldr	r3, [r3, #12]
 8005954:	f8d7 236c 	ldr.w	r2, [r7, #876]	; 0x36c
 8005958:	4413      	add	r3, r2
 800595a:	f8c7 3344 	str.w	r3, [r7, #836]	; 0x344
 800595e:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8005962:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8005966:	681b      	ldr	r3, [r3, #0]
 8005968:	f8d7 2344 	ldr.w	r2, [r7, #836]	; 0x344
 800596c:	61da      	str	r2, [r3, #28]
 800596e:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8005972:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8005976:	681b      	ldr	r3, [r3, #0]
 8005978:	f8d7 236c 	ldr.w	r2, [r7, #876]	; 0x36c
 800597c:	609a      	str	r2, [r3, #8]
 800597e:	f000 bd8d 	b.w	800649c <cw_unpack_next+0x49b0>
        case 0xda:  getDDItem2(CWP_ITEM_STR, str.length, uint16_t);             // str 16
 8005982:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8005986:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 800598a:	681b      	ldr	r3, [r3, #0]
 800598c:	f44f 7299 	mov.w	r2, #306	; 0x132
 8005990:	801a      	strh	r2, [r3, #0]
 8005992:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8005996:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 800599a:	681b      	ldr	r3, [r3, #0]
 800599c:	69db      	ldr	r3, [r3, #28]
 800599e:	f8c7 336c 	str.w	r3, [r7, #876]	; 0x36c
 80059a2:	f8d7 336c 	ldr.w	r3, [r7, #876]	; 0x36c
 80059a6:	3302      	adds	r3, #2
 80059a8:	f8c7 3340 	str.w	r3, [r7, #832]	; 0x340
 80059ac:	f507 735c 	add.w	r3, r7, #880	; 0x370
 80059b0:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 80059b4:	681b      	ldr	r3, [r3, #0]
 80059b6:	6a1b      	ldr	r3, [r3, #32]
 80059b8:	f8d7 2340 	ldr.w	r2, [r7, #832]	; 0x340
 80059bc:	429a      	cmp	r2, r3
 80059be:	d962      	bls.n	8005a86 <cw_unpack_next+0x3f9a>
 80059c0:	f507 735c 	add.w	r3, r7, #880	; 0x370
 80059c4:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 80059c8:	681b      	ldr	r3, [r3, #0]
 80059ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80059cc:	2b00      	cmp	r3, #0
 80059ce:	d111      	bne.n	80059f4 <cw_unpack_next+0x3f08>
 80059d0:	f507 735c 	add.w	r3, r7, #880	; 0x370
 80059d4:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 80059d8:	681b      	ldr	r3, [r3, #0]
 80059da:	f240 32e7 	movw	r2, #999	; 0x3e7
 80059de:	801a      	strh	r2, [r3, #0]
 80059e0:	f507 735c 	add.w	r3, r7, #880	; 0x370
 80059e4:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 80059e8:	681b      	ldr	r3, [r3, #0]
 80059ea:	f06f 0202 	mvn.w	r2, #2
 80059ee:	625a      	str	r2, [r3, #36]	; 0x24
 80059f0:	f000 bd54 	b.w	800649c <cw_unpack_next+0x49b0>
 80059f4:	f507 735c 	add.w	r3, r7, #880	; 0x370
 80059f8:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 80059fc:	681b      	ldr	r3, [r3, #0]
 80059fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005a00:	f507 725c 	add.w	r2, r7, #880	; 0x370
 8005a04:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 8005a08:	2102      	movs	r1, #2
 8005a0a:	6810      	ldr	r0, [r2, #0]
 8005a0c:	4798      	blx	r3
 8005a0e:	f8c7 0294 	str.w	r0, [r7, #660]	; 0x294
 8005a12:	f8d7 3294 	ldr.w	r3, [r7, #660]	; 0x294
 8005a16:	2b00      	cmp	r3, #0
 8005a18:	d028      	beq.n	8005a6c <cw_unpack_next+0x3f80>
 8005a1a:	f8d7 3294 	ldr.w	r3, [r7, #660]	; 0x294
 8005a1e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a22:	d011      	beq.n	8005a48 <cw_unpack_next+0x3f5c>
 8005a24:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8005a28:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8005a2c:	681b      	ldr	r3, [r3, #0]
 8005a2e:	f240 32e7 	movw	r2, #999	; 0x3e7
 8005a32:	801a      	strh	r2, [r3, #0]
 8005a34:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8005a38:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8005a3c:	681b      	ldr	r3, [r3, #0]
 8005a3e:	f8d7 2294 	ldr.w	r2, [r7, #660]	; 0x294
 8005a42:	625a      	str	r2, [r3, #36]	; 0x24
 8005a44:	f000 bd2a 	b.w	800649c <cw_unpack_next+0x49b0>
 8005a48:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8005a4c:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8005a50:	681b      	ldr	r3, [r3, #0]
 8005a52:	f240 32e7 	movw	r2, #999	; 0x3e7
 8005a56:	801a      	strh	r2, [r3, #0]
 8005a58:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8005a5c:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8005a60:	681b      	ldr	r3, [r3, #0]
 8005a62:	f06f 0202 	mvn.w	r2, #2
 8005a66:	625a      	str	r2, [r3, #36]	; 0x24
 8005a68:	f000 bd18 	b.w	800649c <cw_unpack_next+0x49b0>
 8005a6c:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8005a70:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8005a74:	681b      	ldr	r3, [r3, #0]
 8005a76:	69db      	ldr	r3, [r3, #28]
 8005a78:	f8c7 336c 	str.w	r3, [r7, #876]	; 0x36c
 8005a7c:	f8d7 336c 	ldr.w	r3, [r7, #876]	; 0x36c
 8005a80:	3302      	adds	r3, #2
 8005a82:	f8c7 3340 	str.w	r3, [r7, #832]	; 0x340
 8005a86:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8005a8a:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8005a8e:	681b      	ldr	r3, [r3, #0]
 8005a90:	f8d7 2340 	ldr.w	r2, [r7, #832]	; 0x340
 8005a94:	61da      	str	r2, [r3, #28]
 8005a96:	f8d7 336c 	ldr.w	r3, [r7, #876]	; 0x36c
 8005a9a:	881b      	ldrh	r3, [r3, #0]
 8005a9c:	f8a7 32aa 	strh.w	r3, [r7, #682]	; 0x2aa
 8005aa0:	f8b7 32aa 	ldrh.w	r3, [r7, #682]	; 0x2aa
 8005aa4:	021b      	lsls	r3, r3, #8
 8005aa6:	b21a      	sxth	r2, r3
 8005aa8:	f8b7 32aa 	ldrh.w	r3, [r7, #682]	; 0x2aa
 8005aac:	0a1b      	lsrs	r3, r3, #8
 8005aae:	b29b      	uxth	r3, r3
 8005ab0:	b21b      	sxth	r3, r3
 8005ab2:	4313      	orrs	r3, r2
 8005ab4:	b21b      	sxth	r3, r3
 8005ab6:	f8a7 32aa 	strh.w	r3, [r7, #682]	; 0x2aa
 8005aba:	f8b7 22aa 	ldrh.w	r2, [r7, #682]	; 0x2aa
 8005abe:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8005ac2:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8005ac6:	681b      	ldr	r3, [r3, #0]
 8005ac8:	60da      	str	r2, [r3, #12]
                    cw_unpack_assert_blob(str);
 8005aca:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8005ace:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	69db      	ldr	r3, [r3, #28]
 8005ad6:	f8c7 336c 	str.w	r3, [r7, #876]	; 0x36c
 8005ada:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8005ade:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8005ae2:	681b      	ldr	r3, [r3, #0]
 8005ae4:	68db      	ldr	r3, [r3, #12]
 8005ae6:	f8d7 236c 	ldr.w	r2, [r7, #876]	; 0x36c
 8005aea:	4413      	add	r3, r2
 8005aec:	f8c7 333c 	str.w	r3, [r7, #828]	; 0x33c
 8005af0:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8005af4:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8005af8:	681b      	ldr	r3, [r3, #0]
 8005afa:	6a1b      	ldr	r3, [r3, #32]
 8005afc:	f8d7 233c 	ldr.w	r2, [r7, #828]	; 0x33c
 8005b00:	429a      	cmp	r2, r3
 8005b02:	d96d      	bls.n	8005be0 <cw_unpack_next+0x40f4>
 8005b04:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8005b08:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8005b0c:	681b      	ldr	r3, [r3, #0]
 8005b0e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005b10:	2b00      	cmp	r3, #0
 8005b12:	d111      	bne.n	8005b38 <cw_unpack_next+0x404c>
 8005b14:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8005b18:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8005b1c:	681b      	ldr	r3, [r3, #0]
 8005b1e:	f240 32e7 	movw	r2, #999	; 0x3e7
 8005b22:	801a      	strh	r2, [r3, #0]
 8005b24:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8005b28:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	f06f 0202 	mvn.w	r2, #2
 8005b32:	625a      	str	r2, [r3, #36]	; 0x24
 8005b34:	f000 bcb2 	b.w	800649c <cw_unpack_next+0x49b0>
 8005b38:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8005b3c:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8005b40:	681b      	ldr	r3, [r3, #0]
 8005b42:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005b44:	f507 725c 	add.w	r2, r7, #880	; 0x370
 8005b48:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 8005b4c:	6812      	ldr	r2, [r2, #0]
 8005b4e:	68d1      	ldr	r1, [r2, #12]
 8005b50:	f507 725c 	add.w	r2, r7, #880	; 0x370
 8005b54:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 8005b58:	6810      	ldr	r0, [r2, #0]
 8005b5a:	4798      	blx	r3
 8005b5c:	f8c7 0290 	str.w	r0, [r7, #656]	; 0x290
 8005b60:	f8d7 3290 	ldr.w	r3, [r7, #656]	; 0x290
 8005b64:	2b00      	cmp	r3, #0
 8005b66:	d028      	beq.n	8005bba <cw_unpack_next+0x40ce>
 8005b68:	f8d7 3290 	ldr.w	r3, [r7, #656]	; 0x290
 8005b6c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005b70:	d011      	beq.n	8005b96 <cw_unpack_next+0x40aa>
 8005b72:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8005b76:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8005b7a:	681b      	ldr	r3, [r3, #0]
 8005b7c:	f240 32e7 	movw	r2, #999	; 0x3e7
 8005b80:	801a      	strh	r2, [r3, #0]
 8005b82:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8005b86:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8005b8a:	681b      	ldr	r3, [r3, #0]
 8005b8c:	f8d7 2290 	ldr.w	r2, [r7, #656]	; 0x290
 8005b90:	625a      	str	r2, [r3, #36]	; 0x24
 8005b92:	f000 bc83 	b.w	800649c <cw_unpack_next+0x49b0>
 8005b96:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8005b9a:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	f240 32e7 	movw	r2, #999	; 0x3e7
 8005ba4:	801a      	strh	r2, [r3, #0]
 8005ba6:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8005baa:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8005bae:	681b      	ldr	r3, [r3, #0]
 8005bb0:	f06f 0202 	mvn.w	r2, #2
 8005bb4:	625a      	str	r2, [r3, #36]	; 0x24
 8005bb6:	f000 bc71 	b.w	800649c <cw_unpack_next+0x49b0>
 8005bba:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8005bbe:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	69db      	ldr	r3, [r3, #28]
 8005bc6:	f8c7 336c 	str.w	r3, [r7, #876]	; 0x36c
 8005bca:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8005bce:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	68db      	ldr	r3, [r3, #12]
 8005bd6:	f8d7 236c 	ldr.w	r2, [r7, #876]	; 0x36c
 8005bda:	4413      	add	r3, r2
 8005bdc:	f8c7 333c 	str.w	r3, [r7, #828]	; 0x33c
 8005be0:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8005be4:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8005be8:	681b      	ldr	r3, [r3, #0]
 8005bea:	f8d7 233c 	ldr.w	r2, [r7, #828]	; 0x33c
 8005bee:	61da      	str	r2, [r3, #28]
 8005bf0:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8005bf4:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8005bf8:	681b      	ldr	r3, [r3, #0]
 8005bfa:	f8d7 236c 	ldr.w	r2, [r7, #876]	; 0x36c
 8005bfe:	609a      	str	r2, [r3, #8]
 8005c00:	f000 bc4c 	b.w	800649c <cw_unpack_next+0x49b0>
        case 0xdb:  getDDItem4(CWP_ITEM_STR, str.length, uint32_t);             // str 32
 8005c04:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8005c08:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8005c0c:	681b      	ldr	r3, [r3, #0]
 8005c0e:	f44f 7299 	mov.w	r2, #306	; 0x132
 8005c12:	801a      	strh	r2, [r3, #0]
 8005c14:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8005c18:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8005c1c:	681b      	ldr	r3, [r3, #0]
 8005c1e:	69db      	ldr	r3, [r3, #28]
 8005c20:	f8c7 336c 	str.w	r3, [r7, #876]	; 0x36c
 8005c24:	f8d7 336c 	ldr.w	r3, [r7, #876]	; 0x36c
 8005c28:	3304      	adds	r3, #4
 8005c2a:	f8c7 3338 	str.w	r3, [r7, #824]	; 0x338
 8005c2e:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8005c32:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8005c36:	681b      	ldr	r3, [r3, #0]
 8005c38:	6a1b      	ldr	r3, [r3, #32]
 8005c3a:	f8d7 2338 	ldr.w	r2, [r7, #824]	; 0x338
 8005c3e:	429a      	cmp	r2, r3
 8005c40:	d960      	bls.n	8005d04 <cw_unpack_next+0x4218>
 8005c42:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8005c46:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8005c4a:	681b      	ldr	r3, [r3, #0]
 8005c4c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005c4e:	2b00      	cmp	r3, #0
 8005c50:	d111      	bne.n	8005c76 <cw_unpack_next+0x418a>
 8005c52:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8005c56:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	f240 32e7 	movw	r2, #999	; 0x3e7
 8005c60:	801a      	strh	r2, [r3, #0]
 8005c62:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8005c66:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8005c6a:	681b      	ldr	r3, [r3, #0]
 8005c6c:	f06f 0202 	mvn.w	r2, #2
 8005c70:	625a      	str	r2, [r3, #36]	; 0x24
 8005c72:	f000 bc13 	b.w	800649c <cw_unpack_next+0x49b0>
 8005c76:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8005c7a:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8005c7e:	681b      	ldr	r3, [r3, #0]
 8005c80:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005c82:	f507 725c 	add.w	r2, r7, #880	; 0x370
 8005c86:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 8005c8a:	2104      	movs	r1, #4
 8005c8c:	6810      	ldr	r0, [r2, #0]
 8005c8e:	4798      	blx	r3
 8005c90:	f8c7 029c 	str.w	r0, [r7, #668]	; 0x29c
 8005c94:	f8d7 329c 	ldr.w	r3, [r7, #668]	; 0x29c
 8005c98:	2b00      	cmp	r3, #0
 8005c9a:	d026      	beq.n	8005cea <cw_unpack_next+0x41fe>
 8005c9c:	f8d7 329c 	ldr.w	r3, [r7, #668]	; 0x29c
 8005ca0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005ca4:	d010      	beq.n	8005cc8 <cw_unpack_next+0x41dc>
 8005ca6:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8005caa:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8005cae:	681b      	ldr	r3, [r3, #0]
 8005cb0:	f240 32e7 	movw	r2, #999	; 0x3e7
 8005cb4:	801a      	strh	r2, [r3, #0]
 8005cb6:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8005cba:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8005cbe:	681b      	ldr	r3, [r3, #0]
 8005cc0:	f8d7 229c 	ldr.w	r2, [r7, #668]	; 0x29c
 8005cc4:	625a      	str	r2, [r3, #36]	; 0x24
 8005cc6:	e3e9      	b.n	800649c <cw_unpack_next+0x49b0>
 8005cc8:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8005ccc:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8005cd0:	681b      	ldr	r3, [r3, #0]
 8005cd2:	f240 32e7 	movw	r2, #999	; 0x3e7
 8005cd6:	801a      	strh	r2, [r3, #0]
 8005cd8:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8005cdc:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8005ce0:	681b      	ldr	r3, [r3, #0]
 8005ce2:	f06f 0202 	mvn.w	r2, #2
 8005ce6:	625a      	str	r2, [r3, #36]	; 0x24
 8005ce8:	e3d8      	b.n	800649c <cw_unpack_next+0x49b0>
 8005cea:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8005cee:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8005cf2:	681b      	ldr	r3, [r3, #0]
 8005cf4:	69db      	ldr	r3, [r3, #28]
 8005cf6:	f8c7 336c 	str.w	r3, [r7, #876]	; 0x36c
 8005cfa:	f8d7 336c 	ldr.w	r3, [r7, #876]	; 0x36c
 8005cfe:	3304      	adds	r3, #4
 8005d00:	f8c7 3338 	str.w	r3, [r7, #824]	; 0x338
 8005d04:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8005d08:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8005d0c:	681b      	ldr	r3, [r3, #0]
 8005d0e:	f8d7 2338 	ldr.w	r2, [r7, #824]	; 0x338
 8005d12:	61da      	str	r2, [r3, #28]
 8005d14:	f8d7 336c 	ldr.w	r3, [r7, #876]	; 0x36c
 8005d18:	681a      	ldr	r2, [r3, #0]
 8005d1a:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8005d1e:	f5a3 73bc 	sub.w	r3, r3, #376	; 0x178
 8005d22:	601a      	str	r2, [r3, #0]
 8005d24:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8005d28:	f5a3 73bc 	sub.w	r3, r3, #376	; 0x178
 8005d2c:	681b      	ldr	r3, [r3, #0]
 8005d2e:	061a      	lsls	r2, r3, #24
 8005d30:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8005d34:	f5a3 73bc 	sub.w	r3, r3, #376	; 0x178
 8005d38:	681b      	ldr	r3, [r3, #0]
 8005d3a:	021b      	lsls	r3, r3, #8
 8005d3c:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8005d40:	431a      	orrs	r2, r3
 8005d42:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8005d46:	f5a3 73bc 	sub.w	r3, r3, #376	; 0x178
 8005d4a:	681b      	ldr	r3, [r3, #0]
 8005d4c:	0a1b      	lsrs	r3, r3, #8
 8005d4e:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 8005d52:	431a      	orrs	r2, r3
 8005d54:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8005d58:	f5a3 73bc 	sub.w	r3, r3, #376	; 0x178
 8005d5c:	681b      	ldr	r3, [r3, #0]
 8005d5e:	0e1b      	lsrs	r3, r3, #24
 8005d60:	431a      	orrs	r2, r3
 8005d62:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8005d66:	f5a3 73bc 	sub.w	r3, r3, #376	; 0x178
 8005d6a:	601a      	str	r2, [r3, #0]
 8005d6c:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8005d70:	f5a3 73bc 	sub.w	r3, r3, #376	; 0x178
 8005d74:	681a      	ldr	r2, [r3, #0]
 8005d76:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8005d7a:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8005d7e:	681b      	ldr	r3, [r3, #0]
 8005d80:	60da      	str	r2, [r3, #12]
                    cw_unpack_assert_blob(str);
 8005d82:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8005d86:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8005d8a:	681b      	ldr	r3, [r3, #0]
 8005d8c:	69db      	ldr	r3, [r3, #28]
 8005d8e:	f8c7 336c 	str.w	r3, [r7, #876]	; 0x36c
 8005d92:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8005d96:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8005d9a:	681b      	ldr	r3, [r3, #0]
 8005d9c:	68db      	ldr	r3, [r3, #12]
 8005d9e:	f8d7 236c 	ldr.w	r2, [r7, #876]	; 0x36c
 8005da2:	4413      	add	r3, r2
 8005da4:	f8c7 3334 	str.w	r3, [r7, #820]	; 0x334
 8005da8:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8005dac:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8005db0:	681b      	ldr	r3, [r3, #0]
 8005db2:	6a1b      	ldr	r3, [r3, #32]
 8005db4:	f8d7 2334 	ldr.w	r2, [r7, #820]	; 0x334
 8005db8:	429a      	cmp	r2, r3
 8005dba:	d96a      	bls.n	8005e92 <cw_unpack_next+0x43a6>
 8005dbc:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8005dc0:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8005dc4:	681b      	ldr	r3, [r3, #0]
 8005dc6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005dc8:	2b00      	cmp	r3, #0
 8005dca:	d110      	bne.n	8005dee <cw_unpack_next+0x4302>
 8005dcc:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8005dd0:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8005dd4:	681b      	ldr	r3, [r3, #0]
 8005dd6:	f240 32e7 	movw	r2, #999	; 0x3e7
 8005dda:	801a      	strh	r2, [r3, #0]
 8005ddc:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8005de0:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8005de4:	681b      	ldr	r3, [r3, #0]
 8005de6:	f06f 0202 	mvn.w	r2, #2
 8005dea:	625a      	str	r2, [r3, #36]	; 0x24
 8005dec:	e356      	b.n	800649c <cw_unpack_next+0x49b0>
 8005dee:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8005df2:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8005df6:	681b      	ldr	r3, [r3, #0]
 8005df8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005dfa:	f507 725c 	add.w	r2, r7, #880	; 0x370
 8005dfe:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 8005e02:	6812      	ldr	r2, [r2, #0]
 8005e04:	68d1      	ldr	r1, [r2, #12]
 8005e06:	f507 725c 	add.w	r2, r7, #880	; 0x370
 8005e0a:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 8005e0e:	6810      	ldr	r0, [r2, #0]
 8005e10:	4798      	blx	r3
 8005e12:	f8c7 0298 	str.w	r0, [r7, #664]	; 0x298
 8005e16:	f8d7 3298 	ldr.w	r3, [r7, #664]	; 0x298
 8005e1a:	2b00      	cmp	r3, #0
 8005e1c:	d026      	beq.n	8005e6c <cw_unpack_next+0x4380>
 8005e1e:	f8d7 3298 	ldr.w	r3, [r7, #664]	; 0x298
 8005e22:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005e26:	d010      	beq.n	8005e4a <cw_unpack_next+0x435e>
 8005e28:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8005e2c:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8005e30:	681b      	ldr	r3, [r3, #0]
 8005e32:	f240 32e7 	movw	r2, #999	; 0x3e7
 8005e36:	801a      	strh	r2, [r3, #0]
 8005e38:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8005e3c:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8005e40:	681b      	ldr	r3, [r3, #0]
 8005e42:	f8d7 2298 	ldr.w	r2, [r7, #664]	; 0x298
 8005e46:	625a      	str	r2, [r3, #36]	; 0x24
 8005e48:	e328      	b.n	800649c <cw_unpack_next+0x49b0>
 8005e4a:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8005e4e:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8005e52:	681b      	ldr	r3, [r3, #0]
 8005e54:	f240 32e7 	movw	r2, #999	; 0x3e7
 8005e58:	801a      	strh	r2, [r3, #0]
 8005e5a:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8005e5e:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8005e62:	681b      	ldr	r3, [r3, #0]
 8005e64:	f06f 0202 	mvn.w	r2, #2
 8005e68:	625a      	str	r2, [r3, #36]	; 0x24
 8005e6a:	e317      	b.n	800649c <cw_unpack_next+0x49b0>
 8005e6c:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8005e70:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8005e74:	681b      	ldr	r3, [r3, #0]
 8005e76:	69db      	ldr	r3, [r3, #28]
 8005e78:	f8c7 336c 	str.w	r3, [r7, #876]	; 0x36c
 8005e7c:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8005e80:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8005e84:	681b      	ldr	r3, [r3, #0]
 8005e86:	68db      	ldr	r3, [r3, #12]
 8005e88:	f8d7 236c 	ldr.w	r2, [r7, #876]	; 0x36c
 8005e8c:	4413      	add	r3, r2
 8005e8e:	f8c7 3334 	str.w	r3, [r7, #820]	; 0x334
 8005e92:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8005e96:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8005e9a:	681b      	ldr	r3, [r3, #0]
 8005e9c:	f8d7 2334 	ldr.w	r2, [r7, #820]	; 0x334
 8005ea0:	61da      	str	r2, [r3, #28]
 8005ea2:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8005ea6:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8005eaa:	681b      	ldr	r3, [r3, #0]
 8005eac:	f8d7 236c 	ldr.w	r2, [r7, #876]	; 0x36c
 8005eb0:	609a      	str	r2, [r3, #8]
 8005eb2:	e2f3      	b.n	800649c <cw_unpack_next+0x49b0>
        case 0xdc:  getDDItem2(CWP_ITEM_ARRAY, array.size, uint16_t);   return;  // array 16
 8005eb4:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8005eb8:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8005ebc:	681b      	ldr	r3, [r3, #0]
 8005ebe:	f44f 729a 	mov.w	r2, #308	; 0x134
 8005ec2:	801a      	strh	r2, [r3, #0]
 8005ec4:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8005ec8:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8005ecc:	681b      	ldr	r3, [r3, #0]
 8005ece:	69db      	ldr	r3, [r3, #28]
 8005ed0:	f8c7 336c 	str.w	r3, [r7, #876]	; 0x36c
 8005ed4:	f8d7 336c 	ldr.w	r3, [r7, #876]	; 0x36c
 8005ed8:	3302      	adds	r3, #2
 8005eda:	f8c7 3330 	str.w	r3, [r7, #816]	; 0x330
 8005ede:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8005ee2:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8005ee6:	681b      	ldr	r3, [r3, #0]
 8005ee8:	6a1b      	ldr	r3, [r3, #32]
 8005eea:	f8d7 2330 	ldr.w	r2, [r7, #816]	; 0x330
 8005eee:	429a      	cmp	r2, r3
 8005ef0:	d95f      	bls.n	8005fb2 <cw_unpack_next+0x44c6>
 8005ef2:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8005ef6:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8005efa:	681b      	ldr	r3, [r3, #0]
 8005efc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005efe:	2b00      	cmp	r3, #0
 8005f00:	d110      	bne.n	8005f24 <cw_unpack_next+0x4438>
 8005f02:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8005f06:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8005f0a:	681b      	ldr	r3, [r3, #0]
 8005f0c:	f240 32e7 	movw	r2, #999	; 0x3e7
 8005f10:	801a      	strh	r2, [r3, #0]
 8005f12:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8005f16:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8005f1a:	681b      	ldr	r3, [r3, #0]
 8005f1c:	f06f 0202 	mvn.w	r2, #2
 8005f20:	625a      	str	r2, [r3, #36]	; 0x24
 8005f22:	e2bb      	b.n	800649c <cw_unpack_next+0x49b0>
 8005f24:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8005f28:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8005f2c:	681b      	ldr	r3, [r3, #0]
 8005f2e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005f30:	f507 725c 	add.w	r2, r7, #880	; 0x370
 8005f34:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 8005f38:	2102      	movs	r1, #2
 8005f3a:	6810      	ldr	r0, [r2, #0]
 8005f3c:	4798      	blx	r3
 8005f3e:	f8c7 02a0 	str.w	r0, [r7, #672]	; 0x2a0
 8005f42:	f8d7 32a0 	ldr.w	r3, [r7, #672]	; 0x2a0
 8005f46:	2b00      	cmp	r3, #0
 8005f48:	d026      	beq.n	8005f98 <cw_unpack_next+0x44ac>
 8005f4a:	f8d7 32a0 	ldr.w	r3, [r7, #672]	; 0x2a0
 8005f4e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005f52:	d010      	beq.n	8005f76 <cw_unpack_next+0x448a>
 8005f54:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8005f58:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8005f5c:	681b      	ldr	r3, [r3, #0]
 8005f5e:	f240 32e7 	movw	r2, #999	; 0x3e7
 8005f62:	801a      	strh	r2, [r3, #0]
 8005f64:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8005f68:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8005f6c:	681b      	ldr	r3, [r3, #0]
 8005f6e:	f8d7 22a0 	ldr.w	r2, [r7, #672]	; 0x2a0
 8005f72:	625a      	str	r2, [r3, #36]	; 0x24
 8005f74:	e292      	b.n	800649c <cw_unpack_next+0x49b0>
 8005f76:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8005f7a:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8005f7e:	681b      	ldr	r3, [r3, #0]
 8005f80:	f240 32e7 	movw	r2, #999	; 0x3e7
 8005f84:	801a      	strh	r2, [r3, #0]
 8005f86:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8005f8a:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8005f8e:	681b      	ldr	r3, [r3, #0]
 8005f90:	f06f 0202 	mvn.w	r2, #2
 8005f94:	625a      	str	r2, [r3, #36]	; 0x24
 8005f96:	e281      	b.n	800649c <cw_unpack_next+0x49b0>
 8005f98:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8005f9c:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8005fa0:	681b      	ldr	r3, [r3, #0]
 8005fa2:	69db      	ldr	r3, [r3, #28]
 8005fa4:	f8c7 336c 	str.w	r3, [r7, #876]	; 0x36c
 8005fa8:	f8d7 336c 	ldr.w	r3, [r7, #876]	; 0x36c
 8005fac:	3302      	adds	r3, #2
 8005fae:	f8c7 3330 	str.w	r3, [r7, #816]	; 0x330
 8005fb2:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8005fb6:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8005fba:	681b      	ldr	r3, [r3, #0]
 8005fbc:	f8d7 2330 	ldr.w	r2, [r7, #816]	; 0x330
 8005fc0:	61da      	str	r2, [r3, #28]
 8005fc2:	f8d7 336c 	ldr.w	r3, [r7, #876]	; 0x36c
 8005fc6:	881b      	ldrh	r3, [r3, #0]
 8005fc8:	f8a7 32aa 	strh.w	r3, [r7, #682]	; 0x2aa
 8005fcc:	f8b7 32aa 	ldrh.w	r3, [r7, #682]	; 0x2aa
 8005fd0:	021b      	lsls	r3, r3, #8
 8005fd2:	b21a      	sxth	r2, r3
 8005fd4:	f8b7 32aa 	ldrh.w	r3, [r7, #682]	; 0x2aa
 8005fd8:	0a1b      	lsrs	r3, r3, #8
 8005fda:	b29b      	uxth	r3, r3
 8005fdc:	b21b      	sxth	r3, r3
 8005fde:	4313      	orrs	r3, r2
 8005fe0:	b21b      	sxth	r3, r3
 8005fe2:	f8a7 32aa 	strh.w	r3, [r7, #682]	; 0x2aa
 8005fe6:	f8b7 22aa 	ldrh.w	r2, [r7, #682]	; 0x2aa
 8005fea:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8005fee:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8005ff2:	681b      	ldr	r3, [r3, #0]
 8005ff4:	609a      	str	r2, [r3, #8]
 8005ff6:	e251      	b.n	800649c <cw_unpack_next+0x49b0>
        case 0xdd:  getDDItem4(CWP_ITEM_ARRAY, array.size, uint32_t);   return;  // array 32
 8005ff8:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8005ffc:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8006000:	681b      	ldr	r3, [r3, #0]
 8006002:	f44f 729a 	mov.w	r2, #308	; 0x134
 8006006:	801a      	strh	r2, [r3, #0]
 8006008:	f507 735c 	add.w	r3, r7, #880	; 0x370
 800600c:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8006010:	681b      	ldr	r3, [r3, #0]
 8006012:	69db      	ldr	r3, [r3, #28]
 8006014:	f8c7 336c 	str.w	r3, [r7, #876]	; 0x36c
 8006018:	f8d7 336c 	ldr.w	r3, [r7, #876]	; 0x36c
 800601c:	3304      	adds	r3, #4
 800601e:	f8c7 332c 	str.w	r3, [r7, #812]	; 0x32c
 8006022:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8006026:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 800602a:	681b      	ldr	r3, [r3, #0]
 800602c:	6a1b      	ldr	r3, [r3, #32]
 800602e:	f8d7 232c 	ldr.w	r2, [r7, #812]	; 0x32c
 8006032:	429a      	cmp	r2, r3
 8006034:	d95f      	bls.n	80060f6 <cw_unpack_next+0x460a>
 8006036:	f507 735c 	add.w	r3, r7, #880	; 0x370
 800603a:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 800603e:	681b      	ldr	r3, [r3, #0]
 8006040:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006042:	2b00      	cmp	r3, #0
 8006044:	d110      	bne.n	8006068 <cw_unpack_next+0x457c>
 8006046:	f507 735c 	add.w	r3, r7, #880	; 0x370
 800604a:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 800604e:	681b      	ldr	r3, [r3, #0]
 8006050:	f240 32e7 	movw	r2, #999	; 0x3e7
 8006054:	801a      	strh	r2, [r3, #0]
 8006056:	f507 735c 	add.w	r3, r7, #880	; 0x370
 800605a:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 800605e:	681b      	ldr	r3, [r3, #0]
 8006060:	f06f 0202 	mvn.w	r2, #2
 8006064:	625a      	str	r2, [r3, #36]	; 0x24
 8006066:	e219      	b.n	800649c <cw_unpack_next+0x49b0>
 8006068:	f507 735c 	add.w	r3, r7, #880	; 0x370
 800606c:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8006070:	681b      	ldr	r3, [r3, #0]
 8006072:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006074:	f507 725c 	add.w	r2, r7, #880	; 0x370
 8006078:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 800607c:	2104      	movs	r1, #4
 800607e:	6810      	ldr	r0, [r2, #0]
 8006080:	4798      	blx	r3
 8006082:	f8c7 02a4 	str.w	r0, [r7, #676]	; 0x2a4
 8006086:	f8d7 32a4 	ldr.w	r3, [r7, #676]	; 0x2a4
 800608a:	2b00      	cmp	r3, #0
 800608c:	d026      	beq.n	80060dc <cw_unpack_next+0x45f0>
 800608e:	f8d7 32a4 	ldr.w	r3, [r7, #676]	; 0x2a4
 8006092:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006096:	d010      	beq.n	80060ba <cw_unpack_next+0x45ce>
 8006098:	f507 735c 	add.w	r3, r7, #880	; 0x370
 800609c:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 80060a0:	681b      	ldr	r3, [r3, #0]
 80060a2:	f240 32e7 	movw	r2, #999	; 0x3e7
 80060a6:	801a      	strh	r2, [r3, #0]
 80060a8:	f507 735c 	add.w	r3, r7, #880	; 0x370
 80060ac:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 80060b0:	681b      	ldr	r3, [r3, #0]
 80060b2:	f8d7 22a4 	ldr.w	r2, [r7, #676]	; 0x2a4
 80060b6:	625a      	str	r2, [r3, #36]	; 0x24
 80060b8:	e1f0      	b.n	800649c <cw_unpack_next+0x49b0>
 80060ba:	f507 735c 	add.w	r3, r7, #880	; 0x370
 80060be:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 80060c2:	681b      	ldr	r3, [r3, #0]
 80060c4:	f240 32e7 	movw	r2, #999	; 0x3e7
 80060c8:	801a      	strh	r2, [r3, #0]
 80060ca:	f507 735c 	add.w	r3, r7, #880	; 0x370
 80060ce:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 80060d2:	681b      	ldr	r3, [r3, #0]
 80060d4:	f06f 0202 	mvn.w	r2, #2
 80060d8:	625a      	str	r2, [r3, #36]	; 0x24
 80060da:	e1df      	b.n	800649c <cw_unpack_next+0x49b0>
 80060dc:	f507 735c 	add.w	r3, r7, #880	; 0x370
 80060e0:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 80060e4:	681b      	ldr	r3, [r3, #0]
 80060e6:	69db      	ldr	r3, [r3, #28]
 80060e8:	f8c7 336c 	str.w	r3, [r7, #876]	; 0x36c
 80060ec:	f8d7 336c 	ldr.w	r3, [r7, #876]	; 0x36c
 80060f0:	3304      	adds	r3, #4
 80060f2:	f8c7 332c 	str.w	r3, [r7, #812]	; 0x32c
 80060f6:	f507 735c 	add.w	r3, r7, #880	; 0x370
 80060fa:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 80060fe:	681b      	ldr	r3, [r3, #0]
 8006100:	f8d7 232c 	ldr.w	r2, [r7, #812]	; 0x32c
 8006104:	61da      	str	r2, [r3, #28]
 8006106:	f8d7 336c 	ldr.w	r3, [r7, #876]	; 0x36c
 800610a:	681a      	ldr	r2, [r3, #0]
 800610c:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8006110:	f5a3 73bc 	sub.w	r3, r3, #376	; 0x178
 8006114:	601a      	str	r2, [r3, #0]
 8006116:	f507 735c 	add.w	r3, r7, #880	; 0x370
 800611a:	f5a3 73bc 	sub.w	r3, r3, #376	; 0x178
 800611e:	681b      	ldr	r3, [r3, #0]
 8006120:	061a      	lsls	r2, r3, #24
 8006122:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8006126:	f5a3 73bc 	sub.w	r3, r3, #376	; 0x178
 800612a:	681b      	ldr	r3, [r3, #0]
 800612c:	021b      	lsls	r3, r3, #8
 800612e:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8006132:	431a      	orrs	r2, r3
 8006134:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8006138:	f5a3 73bc 	sub.w	r3, r3, #376	; 0x178
 800613c:	681b      	ldr	r3, [r3, #0]
 800613e:	0a1b      	lsrs	r3, r3, #8
 8006140:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 8006144:	431a      	orrs	r2, r3
 8006146:	f507 735c 	add.w	r3, r7, #880	; 0x370
 800614a:	f5a3 73bc 	sub.w	r3, r3, #376	; 0x178
 800614e:	681b      	ldr	r3, [r3, #0]
 8006150:	0e1b      	lsrs	r3, r3, #24
 8006152:	431a      	orrs	r2, r3
 8006154:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8006158:	f5a3 73bc 	sub.w	r3, r3, #376	; 0x178
 800615c:	601a      	str	r2, [r3, #0]
 800615e:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8006162:	f5a3 73bc 	sub.w	r3, r3, #376	; 0x178
 8006166:	681a      	ldr	r2, [r3, #0]
 8006168:	f507 735c 	add.w	r3, r7, #880	; 0x370
 800616c:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8006170:	681b      	ldr	r3, [r3, #0]
 8006172:	609a      	str	r2, [r3, #8]
 8006174:	e192      	b.n	800649c <cw_unpack_next+0x49b0>
        case 0xde:  getDDItem2(CWP_ITEM_MAP, map.size, uint16_t);       return;  // map 16
 8006176:	f507 735c 	add.w	r3, r7, #880	; 0x370
 800617a:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 800617e:	681b      	ldr	r3, [r3, #0]
 8006180:	f240 1235 	movw	r2, #309	; 0x135
 8006184:	801a      	strh	r2, [r3, #0]
 8006186:	f507 735c 	add.w	r3, r7, #880	; 0x370
 800618a:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 800618e:	681b      	ldr	r3, [r3, #0]
 8006190:	69db      	ldr	r3, [r3, #28]
 8006192:	f8c7 336c 	str.w	r3, [r7, #876]	; 0x36c
 8006196:	f8d7 336c 	ldr.w	r3, [r7, #876]	; 0x36c
 800619a:	3302      	adds	r3, #2
 800619c:	f8c7 3328 	str.w	r3, [r7, #808]	; 0x328
 80061a0:	f507 735c 	add.w	r3, r7, #880	; 0x370
 80061a4:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 80061a8:	681b      	ldr	r3, [r3, #0]
 80061aa:	6a1b      	ldr	r3, [r3, #32]
 80061ac:	f8d7 2328 	ldr.w	r2, [r7, #808]	; 0x328
 80061b0:	429a      	cmp	r2, r3
 80061b2:	d95f      	bls.n	8006274 <cw_unpack_next+0x4788>
 80061b4:	f507 735c 	add.w	r3, r7, #880	; 0x370
 80061b8:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 80061bc:	681b      	ldr	r3, [r3, #0]
 80061be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80061c0:	2b00      	cmp	r3, #0
 80061c2:	d110      	bne.n	80061e6 <cw_unpack_next+0x46fa>
 80061c4:	f507 735c 	add.w	r3, r7, #880	; 0x370
 80061c8:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 80061cc:	681b      	ldr	r3, [r3, #0]
 80061ce:	f240 32e7 	movw	r2, #999	; 0x3e7
 80061d2:	801a      	strh	r2, [r3, #0]
 80061d4:	f507 735c 	add.w	r3, r7, #880	; 0x370
 80061d8:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 80061dc:	681b      	ldr	r3, [r3, #0]
 80061de:	f06f 0202 	mvn.w	r2, #2
 80061e2:	625a      	str	r2, [r3, #36]	; 0x24
 80061e4:	e15a      	b.n	800649c <cw_unpack_next+0x49b0>
 80061e6:	f507 735c 	add.w	r3, r7, #880	; 0x370
 80061ea:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 80061ee:	681b      	ldr	r3, [r3, #0]
 80061f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80061f2:	f507 725c 	add.w	r2, r7, #880	; 0x370
 80061f6:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 80061fa:	2102      	movs	r1, #2
 80061fc:	6810      	ldr	r0, [r2, #0]
 80061fe:	4798      	blx	r3
 8006200:	f8c7 02ac 	str.w	r0, [r7, #684]	; 0x2ac
 8006204:	f8d7 32ac 	ldr.w	r3, [r7, #684]	; 0x2ac
 8006208:	2b00      	cmp	r3, #0
 800620a:	d026      	beq.n	800625a <cw_unpack_next+0x476e>
 800620c:	f8d7 32ac 	ldr.w	r3, [r7, #684]	; 0x2ac
 8006210:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006214:	d010      	beq.n	8006238 <cw_unpack_next+0x474c>
 8006216:	f507 735c 	add.w	r3, r7, #880	; 0x370
 800621a:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 800621e:	681b      	ldr	r3, [r3, #0]
 8006220:	f240 32e7 	movw	r2, #999	; 0x3e7
 8006224:	801a      	strh	r2, [r3, #0]
 8006226:	f507 735c 	add.w	r3, r7, #880	; 0x370
 800622a:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 800622e:	681b      	ldr	r3, [r3, #0]
 8006230:	f8d7 22ac 	ldr.w	r2, [r7, #684]	; 0x2ac
 8006234:	625a      	str	r2, [r3, #36]	; 0x24
 8006236:	e131      	b.n	800649c <cw_unpack_next+0x49b0>
 8006238:	f507 735c 	add.w	r3, r7, #880	; 0x370
 800623c:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8006240:	681b      	ldr	r3, [r3, #0]
 8006242:	f240 32e7 	movw	r2, #999	; 0x3e7
 8006246:	801a      	strh	r2, [r3, #0]
 8006248:	f507 735c 	add.w	r3, r7, #880	; 0x370
 800624c:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8006250:	681b      	ldr	r3, [r3, #0]
 8006252:	f06f 0202 	mvn.w	r2, #2
 8006256:	625a      	str	r2, [r3, #36]	; 0x24
 8006258:	e120      	b.n	800649c <cw_unpack_next+0x49b0>
 800625a:	f507 735c 	add.w	r3, r7, #880	; 0x370
 800625e:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8006262:	681b      	ldr	r3, [r3, #0]
 8006264:	69db      	ldr	r3, [r3, #28]
 8006266:	f8c7 336c 	str.w	r3, [r7, #876]	; 0x36c
 800626a:	f8d7 336c 	ldr.w	r3, [r7, #876]	; 0x36c
 800626e:	3302      	adds	r3, #2
 8006270:	f8c7 3328 	str.w	r3, [r7, #808]	; 0x328
 8006274:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8006278:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 800627c:	681b      	ldr	r3, [r3, #0]
 800627e:	f8d7 2328 	ldr.w	r2, [r7, #808]	; 0x328
 8006282:	61da      	str	r2, [r3, #28]
 8006284:	f8d7 336c 	ldr.w	r3, [r7, #876]	; 0x36c
 8006288:	881b      	ldrh	r3, [r3, #0]
 800628a:	f8a7 32aa 	strh.w	r3, [r7, #682]	; 0x2aa
 800628e:	f8b7 32aa 	ldrh.w	r3, [r7, #682]	; 0x2aa
 8006292:	021b      	lsls	r3, r3, #8
 8006294:	b21a      	sxth	r2, r3
 8006296:	f8b7 32aa 	ldrh.w	r3, [r7, #682]	; 0x2aa
 800629a:	0a1b      	lsrs	r3, r3, #8
 800629c:	b29b      	uxth	r3, r3
 800629e:	b21b      	sxth	r3, r3
 80062a0:	4313      	orrs	r3, r2
 80062a2:	b21b      	sxth	r3, r3
 80062a4:	f8a7 32aa 	strh.w	r3, [r7, #682]	; 0x2aa
 80062a8:	f8b7 22aa 	ldrh.w	r2, [r7, #682]	; 0x2aa
 80062ac:	f507 735c 	add.w	r3, r7, #880	; 0x370
 80062b0:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 80062b4:	681b      	ldr	r3, [r3, #0]
 80062b6:	609a      	str	r2, [r3, #8]
 80062b8:	e0f0      	b.n	800649c <cw_unpack_next+0x49b0>
        case 0xdf:  getDDItem4(CWP_ITEM_MAP, map.size, uint32_t);       return;  // map 32
 80062ba:	f507 735c 	add.w	r3, r7, #880	; 0x370
 80062be:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 80062c2:	681b      	ldr	r3, [r3, #0]
 80062c4:	f240 1235 	movw	r2, #309	; 0x135
 80062c8:	801a      	strh	r2, [r3, #0]
 80062ca:	f507 735c 	add.w	r3, r7, #880	; 0x370
 80062ce:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 80062d2:	681b      	ldr	r3, [r3, #0]
 80062d4:	69db      	ldr	r3, [r3, #28]
 80062d6:	f8c7 336c 	str.w	r3, [r7, #876]	; 0x36c
 80062da:	f8d7 336c 	ldr.w	r3, [r7, #876]	; 0x36c
 80062de:	3304      	adds	r3, #4
 80062e0:	f8c7 3324 	str.w	r3, [r7, #804]	; 0x324
 80062e4:	f507 735c 	add.w	r3, r7, #880	; 0x370
 80062e8:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 80062ec:	681b      	ldr	r3, [r3, #0]
 80062ee:	6a1b      	ldr	r3, [r3, #32]
 80062f0:	f8d7 2324 	ldr.w	r2, [r7, #804]	; 0x324
 80062f4:	429a      	cmp	r2, r3
 80062f6:	d95f      	bls.n	80063b8 <cw_unpack_next+0x48cc>
 80062f8:	f507 735c 	add.w	r3, r7, #880	; 0x370
 80062fc:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8006300:	681b      	ldr	r3, [r3, #0]
 8006302:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006304:	2b00      	cmp	r3, #0
 8006306:	d110      	bne.n	800632a <cw_unpack_next+0x483e>
 8006308:	f507 735c 	add.w	r3, r7, #880	; 0x370
 800630c:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8006310:	681b      	ldr	r3, [r3, #0]
 8006312:	f240 32e7 	movw	r2, #999	; 0x3e7
 8006316:	801a      	strh	r2, [r3, #0]
 8006318:	f507 735c 	add.w	r3, r7, #880	; 0x370
 800631c:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8006320:	681b      	ldr	r3, [r3, #0]
 8006322:	f06f 0202 	mvn.w	r2, #2
 8006326:	625a      	str	r2, [r3, #36]	; 0x24
 8006328:	e0b8      	b.n	800649c <cw_unpack_next+0x49b0>
 800632a:	f507 735c 	add.w	r3, r7, #880	; 0x370
 800632e:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8006332:	681b      	ldr	r3, [r3, #0]
 8006334:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006336:	f507 725c 	add.w	r2, r7, #880	; 0x370
 800633a:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 800633e:	2104      	movs	r1, #4
 8006340:	6810      	ldr	r0, [r2, #0]
 8006342:	4798      	blx	r3
 8006344:	f8c7 02b0 	str.w	r0, [r7, #688]	; 0x2b0
 8006348:	f8d7 32b0 	ldr.w	r3, [r7, #688]	; 0x2b0
 800634c:	2b00      	cmp	r3, #0
 800634e:	d026      	beq.n	800639e <cw_unpack_next+0x48b2>
 8006350:	f8d7 32b0 	ldr.w	r3, [r7, #688]	; 0x2b0
 8006354:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006358:	d010      	beq.n	800637c <cw_unpack_next+0x4890>
 800635a:	f507 735c 	add.w	r3, r7, #880	; 0x370
 800635e:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8006362:	681b      	ldr	r3, [r3, #0]
 8006364:	f240 32e7 	movw	r2, #999	; 0x3e7
 8006368:	801a      	strh	r2, [r3, #0]
 800636a:	f507 735c 	add.w	r3, r7, #880	; 0x370
 800636e:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8006372:	681b      	ldr	r3, [r3, #0]
 8006374:	f8d7 22b0 	ldr.w	r2, [r7, #688]	; 0x2b0
 8006378:	625a      	str	r2, [r3, #36]	; 0x24
 800637a:	e08f      	b.n	800649c <cw_unpack_next+0x49b0>
 800637c:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8006380:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8006384:	681b      	ldr	r3, [r3, #0]
 8006386:	f240 32e7 	movw	r2, #999	; 0x3e7
 800638a:	801a      	strh	r2, [r3, #0]
 800638c:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8006390:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8006394:	681b      	ldr	r3, [r3, #0]
 8006396:	f06f 0202 	mvn.w	r2, #2
 800639a:	625a      	str	r2, [r3, #36]	; 0x24
 800639c:	e07e      	b.n	800649c <cw_unpack_next+0x49b0>
 800639e:	f507 735c 	add.w	r3, r7, #880	; 0x370
 80063a2:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 80063a6:	681b      	ldr	r3, [r3, #0]
 80063a8:	69db      	ldr	r3, [r3, #28]
 80063aa:	f8c7 336c 	str.w	r3, [r7, #876]	; 0x36c
 80063ae:	f8d7 336c 	ldr.w	r3, [r7, #876]	; 0x36c
 80063b2:	3304      	adds	r3, #4
 80063b4:	f8c7 3324 	str.w	r3, [r7, #804]	; 0x324
 80063b8:	f507 735c 	add.w	r3, r7, #880	; 0x370
 80063bc:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 80063c0:	681b      	ldr	r3, [r3, #0]
 80063c2:	f8d7 2324 	ldr.w	r2, [r7, #804]	; 0x324
 80063c6:	61da      	str	r2, [r3, #28]
 80063c8:	f8d7 336c 	ldr.w	r3, [r7, #876]	; 0x36c
 80063cc:	681a      	ldr	r2, [r3, #0]
 80063ce:	f507 735c 	add.w	r3, r7, #880	; 0x370
 80063d2:	f5a3 73bc 	sub.w	r3, r3, #376	; 0x178
 80063d6:	601a      	str	r2, [r3, #0]
 80063d8:	f507 735c 	add.w	r3, r7, #880	; 0x370
 80063dc:	f5a3 73bc 	sub.w	r3, r3, #376	; 0x178
 80063e0:	681b      	ldr	r3, [r3, #0]
 80063e2:	061a      	lsls	r2, r3, #24
 80063e4:	f507 735c 	add.w	r3, r7, #880	; 0x370
 80063e8:	f5a3 73bc 	sub.w	r3, r3, #376	; 0x178
 80063ec:	681b      	ldr	r3, [r3, #0]
 80063ee:	021b      	lsls	r3, r3, #8
 80063f0:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 80063f4:	431a      	orrs	r2, r3
 80063f6:	f507 735c 	add.w	r3, r7, #880	; 0x370
 80063fa:	f5a3 73bc 	sub.w	r3, r3, #376	; 0x178
 80063fe:	681b      	ldr	r3, [r3, #0]
 8006400:	0a1b      	lsrs	r3, r3, #8
 8006402:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 8006406:	431a      	orrs	r2, r3
 8006408:	f507 735c 	add.w	r3, r7, #880	; 0x370
 800640c:	f5a3 73bc 	sub.w	r3, r3, #376	; 0x178
 8006410:	681b      	ldr	r3, [r3, #0]
 8006412:	0e1b      	lsrs	r3, r3, #24
 8006414:	431a      	orrs	r2, r3
 8006416:	f507 735c 	add.w	r3, r7, #880	; 0x370
 800641a:	f5a3 73bc 	sub.w	r3, r3, #376	; 0x178
 800641e:	601a      	str	r2, [r3, #0]
 8006420:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8006424:	f5a3 73bc 	sub.w	r3, r3, #376	; 0x178
 8006428:	681a      	ldr	r2, [r3, #0]
 800642a:	f507 735c 	add.w	r3, r7, #880	; 0x370
 800642e:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8006432:	681b      	ldr	r3, [r3, #0]
 8006434:	609a      	str	r2, [r3, #8]
 8006436:	e031      	b.n	800649c <cw_unpack_next+0x49b0>
        case 0xe0: case 0xe1: case 0xe2: case 0xe3: case 0xe4: case 0xe5: case 0xe6: case 0xe7:
        case 0xe8: case 0xe9: case 0xea: case 0xeb: case 0xec: case 0xed: case 0xee: case 0xef:
        case 0xf0: case 0xf1: case 0xf2: case 0xf3: case 0xf4: case 0xf5: case 0xf6: case 0xf7:
        case 0xf8: case 0xf9: case 0xfa: case 0xfb: case 0xfc: case 0xfd: case 0xfe: case 0xff:
                    getDDItem(CWP_ITEM_NEGATIVE_INTEGER, i64, (int8_t)c); return;    // negative fixnum
 8006438:	f507 735c 	add.w	r3, r7, #880	; 0x370
 800643c:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8006440:	681b      	ldr	r3, [r3, #0]
 8006442:	f240 122f 	movw	r2, #303	; 0x12f
 8006446:	801a      	strh	r2, [r3, #0]
 8006448:	f997 32b7 	ldrsb.w	r3, [r7, #695]	; 0x2b7
 800644c:	b25b      	sxtb	r3, r3
 800644e:	17da      	asrs	r2, r3, #31
 8006450:	60bb      	str	r3, [r7, #8]
 8006452:	60fa      	str	r2, [r7, #12]
 8006454:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8006458:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 800645c:	681b      	ldr	r3, [r3, #0]
 800645e:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8006462:	e9c3 1202 	strd	r1, r2, [r3, #8]
 8006466:	e019      	b.n	800649c <cw_unpack_next+0x49b0>
        default:
                    UNPACK_ERROR(CWP_RC_MALFORMED_INPUT)
 8006468:	f507 735c 	add.w	r3, r7, #880	; 0x370
 800646c:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8006470:	681b      	ldr	r3, [r3, #0]
 8006472:	f240 32e7 	movw	r2, #999	; 0x3e7
 8006476:	801a      	strh	r2, [r3, #0]
 8006478:	f507 735c 	add.w	r3, r7, #880	; 0x370
 800647c:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8006480:	681b      	ldr	r3, [r3, #0]
 8006482:	f06f 0203 	mvn.w	r2, #3
 8006486:	625a      	str	r2, [r3, #36]	; 0x24
 8006488:	e008      	b.n	800649c <cw_unpack_next+0x49b0>
        return;
 800648a:	bf00      	nop
 800648c:	e006      	b.n	800649c <cw_unpack_next+0x49b0>
                    return;
 800648e:	bf00      	nop
 8006490:	e004      	b.n	800649c <cw_unpack_next+0x49b0>
                    return;
 8006492:	bf00      	nop
 8006494:	e002      	b.n	800649c <cw_unpack_next+0x49b0>
                    return;
 8006496:	bf00      	nop
 8006498:	e000      	b.n	800649c <cw_unpack_next+0x49b0>
                    return;
 800649a:	bf00      	nop
    }
    
    return;
}
 800649c:	f507 775d 	add.w	r7, r7, #884	; 0x374
 80064a0:	46bd      	mov	sp, r7
 80064a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80064a6:	bf00      	nop

080064a8 <cw_unpack_next_boolean>:
bool cw_unpack_next_false (cw_unpack_context* unpack_context){
	CW_EXPECT(CWP_ITEM_BOOLEAN);
	return unpack_context->item.as.boolean == false;
}

bool cw_unpack_next_boolean (cw_unpack_context* unpack_context, bool *b){
 80064a8:	b580      	push	{r7, lr}
 80064aa:	b082      	sub	sp, #8
 80064ac:	af00      	add	r7, sp, #0
 80064ae:	6078      	str	r0, [r7, #4]
 80064b0:	6039      	str	r1, [r7, #0]
	CW_EXPECT(CWP_ITEM_BOOLEAN);
 80064b2:	6878      	ldr	r0, [r7, #4]
 80064b4:	f7fb fb1a 	bl	8001aec <cw_unpack_next>
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80064bc:	2b00      	cmp	r3, #0
 80064be:	d001      	beq.n	80064c4 <cw_unpack_next_boolean+0x1c>
 80064c0:	2300      	movs	r3, #0
 80064c2:	e00d      	b.n	80064e0 <cw_unpack_next_boolean+0x38>
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80064ca:	f240 122d 	movw	r2, #301	; 0x12d
 80064ce:	4293      	cmp	r3, r2
 80064d0:	d001      	beq.n	80064d6 <cw_unpack_next_boolean+0x2e>
 80064d2:	2300      	movs	r3, #0
 80064d4:	e004      	b.n	80064e0 <cw_unpack_next_boolean+0x38>
	*b = unpack_context->item.as.boolean;
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	7a1a      	ldrb	r2, [r3, #8]
 80064da:	683b      	ldr	r3, [r7, #0]
 80064dc:	701a      	strb	r2, [r3, #0]
	return true;
 80064de:	2301      	movs	r3, #1
}
 80064e0:	4618      	mov	r0, r3
 80064e2:	3708      	adds	r7, #8
 80064e4:	46bd      	mov	sp, r7
 80064e6:	bd80      	pop	{r7, pc}

080064e8 <cw_unpack_next_unsigned>:
		return false;
	*i = unpack_context->item.as.i64;
	return true;
}

bool cw_unpack_next_unsigned (cw_unpack_context* unpack_context, uint64_t *ui){
 80064e8:	b580      	push	{r7, lr}
 80064ea:	b082      	sub	sp, #8
 80064ec:	af00      	add	r7, sp, #0
 80064ee:	6078      	str	r0, [r7, #4]
 80064f0:	6039      	str	r1, [r7, #0]
	CW_EXPECT(CWP_ITEM_POSITIVE_INTEGER)
 80064f2:	6878      	ldr	r0, [r7, #4]
 80064f4:	f7fb fafa 	bl	8001aec <cw_unpack_next>
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80064fc:	2b00      	cmp	r3, #0
 80064fe:	d001      	beq.n	8006504 <cw_unpack_next_unsigned+0x1c>
 8006500:	2300      	movs	r3, #0
 8006502:	e00e      	b.n	8006522 <cw_unpack_next_unsigned+0x3a>
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	f9b3 3000 	ldrsh.w	r3, [r3]
 800650a:	f5b3 7f97 	cmp.w	r3, #302	; 0x12e
 800650e:	d001      	beq.n	8006514 <cw_unpack_next_unsigned+0x2c>
 8006510:	2300      	movs	r3, #0
 8006512:	e006      	b.n	8006522 <cw_unpack_next_unsigned+0x3a>
	*ui = unpack_context->item.as.u64;
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 800651a:	6839      	ldr	r1, [r7, #0]
 800651c:	e9c1 2300 	strd	r2, r3, [r1]
	return true;
 8006520:	2301      	movs	r3, #1
}
 8006522:	4618      	mov	r0, r3
 8006524:	3708      	adds	r7, #8
 8006526:	46bd      	mov	sp, r7
 8006528:	bd80      	pop	{r7, pc}

0800652a <cw_unpack_next_float>:

bool cw_unpack_next_float (cw_unpack_context* unpack_context, float *f){
 800652a:	b580      	push	{r7, lr}
 800652c:	b082      	sub	sp, #8
 800652e:	af00      	add	r7, sp, #0
 8006530:	6078      	str	r0, [r7, #4]
 8006532:	6039      	str	r1, [r7, #0]
	CW_EXPECT(CWP_ITEM_FLOAT)
 8006534:	6878      	ldr	r0, [r7, #4]
 8006536:	f7fb fad9 	bl	8001aec <cw_unpack_next>
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800653e:	2b00      	cmp	r3, #0
 8006540:	d001      	beq.n	8006546 <cw_unpack_next_float+0x1c>
 8006542:	2300      	movs	r3, #0
 8006544:	e00c      	b.n	8006560 <cw_unpack_next_float+0x36>
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	f9b3 3000 	ldrsh.w	r3, [r3]
 800654c:	f5b3 7f98 	cmp.w	r3, #304	; 0x130
 8006550:	d001      	beq.n	8006556 <cw_unpack_next_float+0x2c>
 8006552:	2300      	movs	r3, #0
 8006554:	e004      	b.n	8006560 <cw_unpack_next_float+0x36>
	*f = unpack_context->item.as.real;
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	689a      	ldr	r2, [r3, #8]
 800655a:	683b      	ldr	r3, [r7, #0]
 800655c:	601a      	str	r2, [r3, #0]
	return true;
 800655e:	2301      	movs	r3, #1
}
 8006560:	4618      	mov	r0, r3
 8006562:	3708      	adds	r7, #8
 8006564:	46bd      	mov	sp, r7
 8006566:	bd80      	pop	{r7, pc}

08006568 <HAL_UART_RxCpltCallback>:
struct Measurements pm_measurements[2];
struct pm_status_flags pm_current_status_flags[2];
static volatile struct pm_rx_error_counters_s pm_rx_error_stats[2] = {0};

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8006568:	b580      	push	{r7, lr}
 800656a:	b084      	sub	sp, #16
 800656c:	af00      	add	r7, sp, #0
 800656e:	6078      	str	r0, [r7, #4]
	if (huart->Instance == USART1)
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	681b      	ldr	r3, [r3, #0]
 8006574:	4a79      	ldr	r2, [pc, #484]	; (800675c <HAL_UART_RxCpltCallback+0x1f4>)
 8006576:	4293      	cmp	r3, r2
 8006578:	d139      	bne.n	80065ee <HAL_UART_RxCpltCallback+0x86>
	{
		if(M_UART_Data1.getPacket == false)
 800657a:	4b79      	ldr	r3, [pc, #484]	; (8006760 <HAL_UART_RxCpltCallback+0x1f8>)
 800657c:	f893 3103 	ldrb.w	r3, [r3, #259]	; 0x103
 8006580:	2b00      	cmp	r3, #0
 8006582:	d12b      	bne.n	80065dc <HAL_UART_RxCpltCallback+0x74>
		{
			if(M_UART_Data1.rxCntBuff == 0)
 8006584:	4b76      	ldr	r3, [pc, #472]	; (8006760 <HAL_UART_RxCpltCallback+0x1f8>)
 8006586:	f893 3101 	ldrb.w	r3, [r3, #257]	; 0x101
 800658a:	2b00      	cmp	r3, #0
 800658c:	d115      	bne.n	80065ba <HAL_UART_RxCpltCallback+0x52>
			{
				if(rxByteM1 == 'C')
 800658e:	4b75      	ldr	r3, [pc, #468]	; (8006764 <HAL_UART_RxCpltCallback+0x1fc>)
 8006590:	781b      	ldrb	r3, [r3, #0]
 8006592:	2b43      	cmp	r3, #67	; 0x43
 8006594:	d122      	bne.n	80065dc <HAL_UART_RxCpltCallback+0x74>
				{
					M_UART_Data1.rxBuff[M_UART_Data1.rxCntBuff] = rxByteM1;
 8006596:	4b72      	ldr	r3, [pc, #456]	; (8006760 <HAL_UART_RxCpltCallback+0x1f8>)
 8006598:	f893 3101 	ldrb.w	r3, [r3, #257]	; 0x101
 800659c:	4619      	mov	r1, r3
 800659e:	4b71      	ldr	r3, [pc, #452]	; (8006764 <HAL_UART_RxCpltCallback+0x1fc>)
 80065a0:	781a      	ldrb	r2, [r3, #0]
 80065a2:	4b6f      	ldr	r3, [pc, #444]	; (8006760 <HAL_UART_RxCpltCallback+0x1f8>)
 80065a4:	440b      	add	r3, r1
 80065a6:	705a      	strb	r2, [r3, #1]
					M_UART_Data1.rxCntBuff ++;
 80065a8:	4b6d      	ldr	r3, [pc, #436]	; (8006760 <HAL_UART_RxCpltCallback+0x1f8>)
 80065aa:	f893 3101 	ldrb.w	r3, [r3, #257]	; 0x101
 80065ae:	3301      	adds	r3, #1
 80065b0:	b2da      	uxtb	r2, r3
 80065b2:	4b6b      	ldr	r3, [pc, #428]	; (8006760 <HAL_UART_RxCpltCallback+0x1f8>)
 80065b4:	f883 2101 	strb.w	r2, [r3, #257]	; 0x101
 80065b8:	e010      	b.n	80065dc <HAL_UART_RxCpltCallback+0x74>
				}
			}
			else
			{
				M_UART_Data1.rxBuff[M_UART_Data1.rxCntBuff] = rxByteM1;
 80065ba:	4b69      	ldr	r3, [pc, #420]	; (8006760 <HAL_UART_RxCpltCallback+0x1f8>)
 80065bc:	f893 3101 	ldrb.w	r3, [r3, #257]	; 0x101
 80065c0:	4619      	mov	r1, r3
 80065c2:	4b68      	ldr	r3, [pc, #416]	; (8006764 <HAL_UART_RxCpltCallback+0x1fc>)
 80065c4:	781a      	ldrb	r2, [r3, #0]
 80065c6:	4b66      	ldr	r3, [pc, #408]	; (8006760 <HAL_UART_RxCpltCallback+0x1f8>)
 80065c8:	440b      	add	r3, r1
 80065ca:	705a      	strb	r2, [r3, #1]
				M_UART_Data1.rxCntBuff ++;
 80065cc:	4b64      	ldr	r3, [pc, #400]	; (8006760 <HAL_UART_RxCpltCallback+0x1f8>)
 80065ce:	f893 3101 	ldrb.w	r3, [r3, #257]	; 0x101
 80065d2:	3301      	adds	r3, #1
 80065d4:	b2da      	uxtb	r2, r3
 80065d6:	4b62      	ldr	r3, [pc, #392]	; (8006760 <HAL_UART_RxCpltCallback+0x1f8>)
 80065d8:	f883 2101 	strb.w	r2, [r3, #257]	; 0x101
			}
		}
		M_UART_Data1.timeoutCnt =0;
 80065dc:	4b60      	ldr	r3, [pc, #384]	; (8006760 <HAL_UART_RxCpltCallback+0x1f8>)
 80065de:	2200      	movs	r2, #0
 80065e0:	f883 2102 	strb.w	r2, [r3, #258]	; 0x102
		HAL_UART_Receive_IT(&huart1,  &rxByteM1, 1);
 80065e4:	2201      	movs	r2, #1
 80065e6:	495f      	ldr	r1, [pc, #380]	; (8006764 <HAL_UART_RxCpltCallback+0x1fc>)
 80065e8:	485f      	ldr	r0, [pc, #380]	; (8006768 <HAL_UART_RxCpltCallback+0x200>)
 80065ea:	f005 fdb1 	bl	800c150 <HAL_UART_Receive_IT>
	}
	if (huart->Instance == USART2)
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	681b      	ldr	r3, [r3, #0]
 80065f2:	4a5e      	ldr	r2, [pc, #376]	; (800676c <HAL_UART_RxCpltCallback+0x204>)
 80065f4:	4293      	cmp	r3, r2
 80065f6:	d139      	bne.n	800666c <HAL_UART_RxCpltCallback+0x104>
	{
		if(M_UART_Data2.getPacket == false)
 80065f8:	4b5d      	ldr	r3, [pc, #372]	; (8006770 <HAL_UART_RxCpltCallback+0x208>)
 80065fa:	f893 3103 	ldrb.w	r3, [r3, #259]	; 0x103
 80065fe:	2b00      	cmp	r3, #0
 8006600:	d12b      	bne.n	800665a <HAL_UART_RxCpltCallback+0xf2>
		{
			if(M_UART_Data2.rxCntBuff == 0)
 8006602:	4b5b      	ldr	r3, [pc, #364]	; (8006770 <HAL_UART_RxCpltCallback+0x208>)
 8006604:	f893 3101 	ldrb.w	r3, [r3, #257]	; 0x101
 8006608:	2b00      	cmp	r3, #0
 800660a:	d115      	bne.n	8006638 <HAL_UART_RxCpltCallback+0xd0>
			{
				if(rxByteM2 == 'C')
 800660c:	4b59      	ldr	r3, [pc, #356]	; (8006774 <HAL_UART_RxCpltCallback+0x20c>)
 800660e:	781b      	ldrb	r3, [r3, #0]
 8006610:	2b43      	cmp	r3, #67	; 0x43
 8006612:	d122      	bne.n	800665a <HAL_UART_RxCpltCallback+0xf2>
				{
					M_UART_Data2.rxBuff[M_UART_Data2.rxCntBuff] = rxByteM2;
 8006614:	4b56      	ldr	r3, [pc, #344]	; (8006770 <HAL_UART_RxCpltCallback+0x208>)
 8006616:	f893 3101 	ldrb.w	r3, [r3, #257]	; 0x101
 800661a:	4619      	mov	r1, r3
 800661c:	4b55      	ldr	r3, [pc, #340]	; (8006774 <HAL_UART_RxCpltCallback+0x20c>)
 800661e:	781a      	ldrb	r2, [r3, #0]
 8006620:	4b53      	ldr	r3, [pc, #332]	; (8006770 <HAL_UART_RxCpltCallback+0x208>)
 8006622:	440b      	add	r3, r1
 8006624:	705a      	strb	r2, [r3, #1]
					M_UART_Data2.rxCntBuff ++;
 8006626:	4b52      	ldr	r3, [pc, #328]	; (8006770 <HAL_UART_RxCpltCallback+0x208>)
 8006628:	f893 3101 	ldrb.w	r3, [r3, #257]	; 0x101
 800662c:	3301      	adds	r3, #1
 800662e:	b2da      	uxtb	r2, r3
 8006630:	4b4f      	ldr	r3, [pc, #316]	; (8006770 <HAL_UART_RxCpltCallback+0x208>)
 8006632:	f883 2101 	strb.w	r2, [r3, #257]	; 0x101
 8006636:	e010      	b.n	800665a <HAL_UART_RxCpltCallback+0xf2>
				}
			}
			else
			{
				M_UART_Data1.rxBuff[M_UART_Data2.rxCntBuff] = rxByteM2;
 8006638:	4b4d      	ldr	r3, [pc, #308]	; (8006770 <HAL_UART_RxCpltCallback+0x208>)
 800663a:	f893 3101 	ldrb.w	r3, [r3, #257]	; 0x101
 800663e:	4619      	mov	r1, r3
 8006640:	4b4c      	ldr	r3, [pc, #304]	; (8006774 <HAL_UART_RxCpltCallback+0x20c>)
 8006642:	781a      	ldrb	r2, [r3, #0]
 8006644:	4b46      	ldr	r3, [pc, #280]	; (8006760 <HAL_UART_RxCpltCallback+0x1f8>)
 8006646:	440b      	add	r3, r1
 8006648:	705a      	strb	r2, [r3, #1]
				M_UART_Data1.rxCntBuff ++;
 800664a:	4b45      	ldr	r3, [pc, #276]	; (8006760 <HAL_UART_RxCpltCallback+0x1f8>)
 800664c:	f893 3101 	ldrb.w	r3, [r3, #257]	; 0x101
 8006650:	3301      	adds	r3, #1
 8006652:	b2da      	uxtb	r2, r3
 8006654:	4b42      	ldr	r3, [pc, #264]	; (8006760 <HAL_UART_RxCpltCallback+0x1f8>)
 8006656:	f883 2101 	strb.w	r2, [r3, #257]	; 0x101
			}
		}
		M_UART_Data2.timeoutCnt =0;
 800665a:	4b45      	ldr	r3, [pc, #276]	; (8006770 <HAL_UART_RxCpltCallback+0x208>)
 800665c:	2200      	movs	r2, #0
 800665e:	f883 2102 	strb.w	r2, [r3, #258]	; 0x102
		HAL_UART_Receive_IT(&huart2,  &rxByteM2, 1);
 8006662:	2201      	movs	r2, #1
 8006664:	4943      	ldr	r1, [pc, #268]	; (8006774 <HAL_UART_RxCpltCallback+0x20c>)
 8006666:	4844      	ldr	r0, [pc, #272]	; (8006778 <HAL_UART_RxCpltCallback+0x210>)
 8006668:	f005 fd72 	bl	800c150 <HAL_UART_Receive_IT>
	}
	if (huart->Instance == USART3)
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	681b      	ldr	r3, [r3, #0]
 8006670:	4a42      	ldr	r2, [pc, #264]	; (800677c <HAL_UART_RxCpltCallback+0x214>)
 8006672:	4293      	cmp	r3, r2
 8006674:	d16d      	bne.n	8006752 <HAL_UART_RxCpltCallback+0x1ea>
	{
		if (rxByte == '\n')
 8006676:	4b42      	ldr	r3, [pc, #264]	; (8006780 <HAL_UART_RxCpltCallback+0x218>)
 8006678:	781b      	ldrb	r3, [r3, #0]
 800667a:	2b0a      	cmp	r3, #10
 800667c:	d153      	bne.n	8006726 <HAL_UART_RxCpltCallback+0x1be>
		{
			numCMD = 0;
 800667e:	4b41      	ldr	r3, [pc, #260]	; (8006784 <HAL_UART_RxCpltCallback+0x21c>)
 8006680:	2200      	movs	r2, #0
 8006682:	701a      	strb	r2, [r3, #0]
			for (i = 0; i < NUM_CMD; i++)
 8006684:	4b40      	ldr	r3, [pc, #256]	; (8006788 <HAL_UART_RxCpltCallback+0x220>)
 8006686:	2200      	movs	r2, #0
 8006688:	601a      	str	r2, [r3, #0]
 800668a:	e03a      	b.n	8006702 <HAL_UART_RxCpltCallback+0x19a>
			{
				if (strstr((char*)&UART_Data.rxBuff[0], (char*) &listCMD[i][0])!= 0)
 800668c:	4b3e      	ldr	r3, [pc, #248]	; (8006788 <HAL_UART_RxCpltCallback+0x220>)
 800668e:	681a      	ldr	r2, [r3, #0]
 8006690:	4613      	mov	r3, r2
 8006692:	009b      	lsls	r3, r3, #2
 8006694:	4413      	add	r3, r2
 8006696:	005b      	lsls	r3, r3, #1
 8006698:	4a3c      	ldr	r2, [pc, #240]	; (800678c <HAL_UART_RxCpltCallback+0x224>)
 800669a:	4413      	add	r3, r2
 800669c:	4619      	mov	r1, r3
 800669e:	483c      	ldr	r0, [pc, #240]	; (8006790 <HAL_UART_RxCpltCallback+0x228>)
 80066a0:	f008 ff23 	bl	800f4ea <strstr>
 80066a4:	4603      	mov	r3, r0
 80066a6:	2b00      	cmp	r3, #0
 80066a8:	d026      	beq.n	80066f8 <HAL_UART_RxCpltCallback+0x190>
				{
					numCMD = i + 1;
 80066aa:	4b37      	ldr	r3, [pc, #220]	; (8006788 <HAL_UART_RxCpltCallback+0x220>)
 80066ac:	681b      	ldr	r3, [r3, #0]
 80066ae:	b2db      	uxtb	r3, r3
 80066b0:	3301      	adds	r3, #1
 80066b2:	b2da      	uxtb	r2, r3
 80066b4:	4b33      	ldr	r3, [pc, #204]	; (8006784 <HAL_UART_RxCpltCallback+0x21c>)
 80066b6:	701a      	strb	r2, [r3, #0]

				    for(uint8_t pos_val = 0; pos_val < MAX_LEN; pos_val++)
 80066b8:	2300      	movs	r3, #0
 80066ba:	73fb      	strb	r3, [r7, #15]
 80066bc:	e018      	b.n	80066f0 <HAL_UART_RxCpltCallback+0x188>
				    {
				      if(UART_Data.rxBuff[pos_val] == 0x20)
 80066be:	7bfb      	ldrb	r3, [r7, #15]
 80066c0:	4a34      	ldr	r2, [pc, #208]	; (8006794 <HAL_UART_RxCpltCallback+0x22c>)
 80066c2:	4413      	add	r3, r2
 80066c4:	785b      	ldrb	r3, [r3, #1]
 80066c6:	2b20      	cmp	r3, #32
 80066c8:	d10f      	bne.n	80066ea <HAL_UART_RxCpltCallback+0x182>
				      {
				    	  pos_val++;
 80066ca:	7bfb      	ldrb	r3, [r7, #15]
 80066cc:	3301      	adds	r3, #1
 80066ce:	73fb      	strb	r3, [r7, #15]
				    	  getVal = atoi((uint8_t*)&UART_Data.rxBuff[pos_val]);
 80066d0:	7bfb      	ldrb	r3, [r7, #15]
 80066d2:	4a30      	ldr	r2, [pc, #192]	; (8006794 <HAL_UART_RxCpltCallback+0x22c>)
 80066d4:	4413      	add	r3, r2
 80066d6:	3301      	adds	r3, #1
 80066d8:	4618      	mov	r0, r3
 80066da:	f007 fed1 	bl	800e480 <atoi>
 80066de:	4603      	mov	r3, r0
 80066e0:	461a      	mov	r2, r3
 80066e2:	4b2d      	ldr	r3, [pc, #180]	; (8006798 <HAL_UART_RxCpltCallback+0x230>)
 80066e4:	601a      	str	r2, [r3, #0]
				    	  break;
 80066e6:	bf00      	nop
				      }
				    }
					break;
 80066e8:	e00f      	b.n	800670a <HAL_UART_RxCpltCallback+0x1a2>
				    for(uint8_t pos_val = 0; pos_val < MAX_LEN; pos_val++)
 80066ea:	7bfb      	ldrb	r3, [r7, #15]
 80066ec:	3301      	adds	r3, #1
 80066ee:	73fb      	strb	r3, [r7, #15]
 80066f0:	7bfb      	ldrb	r3, [r7, #15]
 80066f2:	2b09      	cmp	r3, #9
 80066f4:	d9e3      	bls.n	80066be <HAL_UART_RxCpltCallback+0x156>
					break;
 80066f6:	e008      	b.n	800670a <HAL_UART_RxCpltCallback+0x1a2>
			for (i = 0; i < NUM_CMD; i++)
 80066f8:	4b23      	ldr	r3, [pc, #140]	; (8006788 <HAL_UART_RxCpltCallback+0x220>)
 80066fa:	681b      	ldr	r3, [r3, #0]
 80066fc:	3301      	adds	r3, #1
 80066fe:	4a22      	ldr	r2, [pc, #136]	; (8006788 <HAL_UART_RxCpltCallback+0x220>)
 8006700:	6013      	str	r3, [r2, #0]
 8006702:	4b21      	ldr	r3, [pc, #132]	; (8006788 <HAL_UART_RxCpltCallback+0x220>)
 8006704:	681b      	ldr	r3, [r3, #0]
 8006706:	2b25      	cmp	r3, #37	; 0x25
 8006708:	ddc0      	ble.n	800668c <HAL_UART_RxCpltCallback+0x124>
				}
			}
			if(numCMD == 0)
 800670a:	4b1e      	ldr	r3, [pc, #120]	; (8006784 <HAL_UART_RxCpltCallback+0x21c>)
 800670c:	781b      	ldrb	r3, [r3, #0]
 800670e:	2b00      	cmp	r3, #0
 8006710:	d102      	bne.n	8006718 <HAL_UART_RxCpltCallback+0x1b0>
			{
				numCMD = 0xFF;
 8006712:	4b1c      	ldr	r3, [pc, #112]	; (8006784 <HAL_UART_RxCpltCallback+0x21c>)
 8006714:	22ff      	movs	r2, #255	; 0xff
 8006716:	701a      	strb	r2, [r3, #0]
			}
			memset((char*) &UART_Data, 0x00, sizeof(UART_Data));
 8006718:	f44f 7281 	mov.w	r2, #258	; 0x102
 800671c:	2100      	movs	r1, #0
 800671e:	481d      	ldr	r0, [pc, #116]	; (8006794 <HAL_UART_RxCpltCallback+0x22c>)
 8006720:	f008 fedb 	bl	800f4da <memset>
 8006724:	e010      	b.n	8006748 <HAL_UART_RxCpltCallback+0x1e0>
		}
		else
		{
			//if(rxByte != '\r')
			{
			  UART_Data.rxBuff[UART_Data.rxCntBuff] = rxByte;
 8006726:	4b1b      	ldr	r3, [pc, #108]	; (8006794 <HAL_UART_RxCpltCallback+0x22c>)
 8006728:	f893 3101 	ldrb.w	r3, [r3, #257]	; 0x101
 800672c:	4619      	mov	r1, r3
 800672e:	4b14      	ldr	r3, [pc, #80]	; (8006780 <HAL_UART_RxCpltCallback+0x218>)
 8006730:	781a      	ldrb	r2, [r3, #0]
 8006732:	4b18      	ldr	r3, [pc, #96]	; (8006794 <HAL_UART_RxCpltCallback+0x22c>)
 8006734:	440b      	add	r3, r1
 8006736:	705a      	strb	r2, [r3, #1]
			  UART_Data.rxCntBuff++;
 8006738:	4b16      	ldr	r3, [pc, #88]	; (8006794 <HAL_UART_RxCpltCallback+0x22c>)
 800673a:	f893 3101 	ldrb.w	r3, [r3, #257]	; 0x101
 800673e:	3301      	adds	r3, #1
 8006740:	b2da      	uxtb	r2, r3
 8006742:	4b14      	ldr	r3, [pc, #80]	; (8006794 <HAL_UART_RxCpltCallback+0x22c>)
 8006744:	f883 2101 	strb.w	r2, [r3, #257]	; 0x101
			}
		}
		HAL_UART_Receive_IT(&huart3,  &rxByte, 1);
 8006748:	2201      	movs	r2, #1
 800674a:	490d      	ldr	r1, [pc, #52]	; (8006780 <HAL_UART_RxCpltCallback+0x218>)
 800674c:	4813      	ldr	r0, [pc, #76]	; (800679c <HAL_UART_RxCpltCallback+0x234>)
 800674e:	f005 fcff 	bl	800c150 <HAL_UART_Receive_IT>
	}
}
 8006752:	bf00      	nop
 8006754:	3710      	adds	r7, #16
 8006756:	46bd      	mov	sp, r7
 8006758:	bd80      	pop	{r7, pc}
 800675a:	bf00      	nop
 800675c:	40013800 	.word	0x40013800
 8006760:	20000ae4 	.word	0x20000ae4
 8006764:	20000ae0 	.word	0x20000ae0
 8006768:	20000764 	.word	0x20000764
 800676c:	40004400 	.word	0x40004400
 8006770:	20000be8 	.word	0x20000be8
 8006774:	20000ae1 	.word	0x20000ae1
 8006778:	200007f4 	.word	0x200007f4
 800677c:	40004800 	.word	0x40004800
 8006780:	20000ad6 	.word	0x20000ad6
 8006784:	20000ad7 	.word	0x20000ad7
 8006788:	20000ad8 	.word	0x20000ad8
 800678c:	08012fe4 	.word	0x08012fe4
 8006790:	200009d5 	.word	0x200009d5
 8006794:	200009d4 	.word	0x200009d4
 8006798:	20000adc 	.word	0x20000adc
 800679c:	20000884 	.word	0x20000884

080067a0 <CountersHandler>:

void CountersHandler (void)
{
 80067a0:	b480      	push	{r7}
 80067a2:	af00      	add	r7, sp, #0
	M_UART_Data1.timeoutCnt++;
 80067a4:	4b0a      	ldr	r3, [pc, #40]	; (80067d0 <CountersHandler+0x30>)
 80067a6:	f893 3102 	ldrb.w	r3, [r3, #258]	; 0x102
 80067aa:	3301      	adds	r3, #1
 80067ac:	b2da      	uxtb	r2, r3
 80067ae:	4b08      	ldr	r3, [pc, #32]	; (80067d0 <CountersHandler+0x30>)
 80067b0:	f883 2102 	strb.w	r2, [r3, #258]	; 0x102
	M_UART_Data2.timeoutCnt++;
 80067b4:	4b07      	ldr	r3, [pc, #28]	; (80067d4 <CountersHandler+0x34>)
 80067b6:	f893 3102 	ldrb.w	r3, [r3, #258]	; 0x102
 80067ba:	3301      	adds	r3, #1
 80067bc:	b2da      	uxtb	r2, r3
 80067be:	4b05      	ldr	r3, [pc, #20]	; (80067d4 <CountersHandler+0x34>)
 80067c0:	f883 2102 	strb.w	r2, [r3, #258]	; 0x102
}
 80067c4:	bf00      	nop
 80067c6:	46bd      	mov	sp, r7
 80067c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067cc:	4770      	bx	lr
 80067ce:	bf00      	nop
 80067d0:	20000ae4 	.word	0x20000ae4
 80067d4:	20000be8 	.word	0x20000be8

080067d8 <ReceiveHandler>:
bool fuse_state[2] = {false, false};
bool save_param[2] = {false, false};


void ReceiveHandler (void)
{
 80067d8:	b580      	push	{r7, lr}
 80067da:	b082      	sub	sp, #8
 80067dc:	af00      	add	r7, sp, #0
    int cnt =0;
 80067de:	2300      	movs	r3, #0
 80067e0:	607b      	str	r3, [r7, #4]

	 if(getPk1 == true)// if(M_UART_Data1.timeoutCnt > TIMEOUT_PKT)
 80067e2:	4b7b      	ldr	r3, [pc, #492]	; (80069d0 <ReceiveHandler+0x1f8>)
 80067e4:	781b      	ldrb	r3, [r3, #0]
 80067e6:	2b01      	cmp	r3, #1
 80067e8:	d173      	bne.n	80068d2 <ReceiveHandler+0xfa>
	 {
		  //M_UART_Data1.getPacket = true;
		  for(; cnt < 250; cnt++ )
 80067ea:	e008      	b.n	80067fe <ReceiveHandler+0x26>
		  {
		     if(rxDataBufRd[cnt] == UART_ESCAPE_SOT)
 80067ec:	4a79      	ldr	r2, [pc, #484]	; (80069d4 <ReceiveHandler+0x1fc>)
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	4413      	add	r3, r2
 80067f2:	781b      	ldrb	r3, [r3, #0]
 80067f4:	2b43      	cmp	r3, #67	; 0x43
 80067f6:	d006      	beq.n	8006806 <ReceiveHandler+0x2e>
		  for(; cnt < 250; cnt++ )
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	3301      	adds	r3, #1
 80067fc:	607b      	str	r3, [r7, #4]
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	2bf9      	cmp	r3, #249	; 0xf9
 8006802:	ddf3      	ble.n	80067ec <ReceiveHandler+0x14>
 8006804:	e000      	b.n	8006808 <ReceiveHandler+0x30>
		     {
		    	break;
 8006806:	bf00      	nop
		     }
		     //cnt++;
		  }
		  while(1)
		  {
				 rxCount = 0;
 8006808:	4b73      	ldr	r3, [pc, #460]	; (80069d8 <ReceiveHandler+0x200>)
 800680a:	2200      	movs	r2, #0
 800680c:	701a      	strb	r2, [r3, #0]
				 uint8_t packetReady = 0;
 800680e:	2300      	movs	r3, #0
 8006810:	70fb      	strb	r3, [r7, #3]

				 memset((uint8_t*)&rxBuff[0], 0x00, sizeof(rxBuff));
 8006812:	2280      	movs	r2, #128	; 0x80
 8006814:	2100      	movs	r1, #0
 8006816:	4871      	ldr	r0, [pc, #452]	; (80069dc <ReceiveHandler+0x204>)
 8006818:	f008 fe5f 	bl	800f4da <memset>
				 for(; cnt < 250; cnt ++ )
 800681c:	e043      	b.n	80068a6 <ReceiveHandler+0xce>
				 {
					 switch(rxDataBufRd[cnt])
 800681e:	4a6d      	ldr	r2, [pc, #436]	; (80069d4 <ReceiveHandler+0x1fc>)
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	4413      	add	r3, r2
 8006824:	781b      	ldrb	r3, [r3, #0]
 8006826:	2b44      	cmp	r3, #68	; 0x44
 8006828:	d01a      	beq.n	8006860 <ReceiveHandler+0x88>
 800682a:	2b44      	cmp	r3, #68	; 0x44
 800682c:	dc1b      	bgt.n	8006866 <ReceiveHandler+0x8e>
 800682e:	2b42      	cmp	r3, #66	; 0x42
 8006830:	d002      	beq.n	8006838 <ReceiveHandler+0x60>
 8006832:	2b43      	cmp	r3, #67	; 0x43
 8006834:	d117      	bne.n	8006866 <ReceiveHandler+0x8e>
					 {
					   case UART_ESCAPE_SOT: break;
 8006836:	e026      	b.n	8006886 <ReceiveHandler+0xae>
					   case UART_ESCAPE_CHAR:
							{
								cnt++;
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	3301      	adds	r3, #1
 800683c:	607b      	str	r3, [r7, #4]
								rxBuff[rxCount] = INVERT(rxDataBufRd[cnt]);
 800683e:	4a65      	ldr	r2, [pc, #404]	; (80069d4 <ReceiveHandler+0x1fc>)
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	4413      	add	r3, r2
 8006844:	781b      	ldrb	r3, [r3, #0]
 8006846:	4a64      	ldr	r2, [pc, #400]	; (80069d8 <ReceiveHandler+0x200>)
 8006848:	7812      	ldrb	r2, [r2, #0]
 800684a:	43db      	mvns	r3, r3
 800684c:	b2d9      	uxtb	r1, r3
 800684e:	4b63      	ldr	r3, [pc, #396]	; (80069dc <ReceiveHandler+0x204>)
 8006850:	5499      	strb	r1, [r3, r2]
								rxCount++;
 8006852:	4b61      	ldr	r3, [pc, #388]	; (80069d8 <ReceiveHandler+0x200>)
 8006854:	781b      	ldrb	r3, [r3, #0]
 8006856:	3301      	adds	r3, #1
 8006858:	b2da      	uxtb	r2, r3
 800685a:	4b5f      	ldr	r3, [pc, #380]	; (80069d8 <ReceiveHandler+0x200>)
 800685c:	701a      	strb	r2, [r3, #0]
							}
					   break;
 800685e:	e012      	b.n	8006886 <ReceiveHandler+0xae>
					   case UART_ESCAPE_EOT:  packetReady= 1; break;
 8006860:	2301      	movs	r3, #1
 8006862:	70fb      	strb	r3, [r7, #3]
 8006864:	e00f      	b.n	8006886 <ReceiveHandler+0xae>
					   default:
						   rxBuff[rxCount] = rxDataBufRd[cnt];
 8006866:	4b5c      	ldr	r3, [pc, #368]	; (80069d8 <ReceiveHandler+0x200>)
 8006868:	781b      	ldrb	r3, [r3, #0]
 800686a:	4619      	mov	r1, r3
 800686c:	4a59      	ldr	r2, [pc, #356]	; (80069d4 <ReceiveHandler+0x1fc>)
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	4413      	add	r3, r2
 8006872:	781a      	ldrb	r2, [r3, #0]
 8006874:	4b59      	ldr	r3, [pc, #356]	; (80069dc <ReceiveHandler+0x204>)
 8006876:	545a      	strb	r2, [r3, r1]
						   rxCount++;
 8006878:	4b57      	ldr	r3, [pc, #348]	; (80069d8 <ReceiveHandler+0x200>)
 800687a:	781b      	ldrb	r3, [r3, #0]
 800687c:	3301      	adds	r3, #1
 800687e:	b2da      	uxtb	r2, r3
 8006880:	4b55      	ldr	r3, [pc, #340]	; (80069d8 <ReceiveHandler+0x200>)
 8006882:	701a      	strb	r2, [r3, #0]
					   break;
 8006884:	bf00      	nop
					 }

					 if(packetReady)
 8006886:	78fb      	ldrb	r3, [r7, #3]
 8006888:	2b00      	cmp	r3, #0
 800688a:	d009      	beq.n	80068a0 <ReceiveHandler+0xc8>
					 {
						 pm_process_rx_message(0, (uint8_t*)&rxBuff[0], rxCount, 0xFFFFFFFF);
 800688c:	4b52      	ldr	r3, [pc, #328]	; (80069d8 <ReceiveHandler+0x200>)
 800688e:	781b      	ldrb	r3, [r3, #0]
 8006890:	461a      	mov	r2, r3
 8006892:	f04f 33ff 	mov.w	r3, #4294967295
 8006896:	4951      	ldr	r1, [pc, #324]	; (80069dc <ReceiveHandler+0x204>)
 8006898:	2000      	movs	r0, #0
 800689a:	f000 fe9b 	bl	80075d4 <pm_process_rx_message>
						 break;
 800689e:	e005      	b.n	80068ac <ReceiveHandler+0xd4>
				 for(; cnt < 250; cnt ++ )
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	3301      	adds	r3, #1
 80068a4:	607b      	str	r3, [r7, #4]
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	2bf9      	cmp	r3, #249	; 0xf9
 80068aa:	ddb8      	ble.n	800681e <ReceiveHandler+0x46>
					 }
				 }
				 cnt++;
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	3301      	adds	r3, #1
 80068b0:	607b      	str	r3, [r7, #4]
				 if(rxDataBufRd[cnt] != UART_ESCAPE_SOT)
 80068b2:	4a48      	ldr	r2, [pc, #288]	; (80069d4 <ReceiveHandler+0x1fc>)
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	4413      	add	r3, r2
 80068b8:	781b      	ldrb	r3, [r3, #0]
 80068ba:	2b43      	cmp	r3, #67	; 0x43
 80068bc:	d100      	bne.n	80068c0 <ReceiveHandler+0xe8>
		  {
 80068be:	e7a3      	b.n	8006808 <ReceiveHandler+0x30>
				 {
					   break;
 80068c0:	bf00      	nop
				 }

			}

		    memset((uint8_t*)&rxDataBufRd[0], 0x00, sizeof(rxDataBufRd));
 80068c2:	22fa      	movs	r2, #250	; 0xfa
 80068c4:	2100      	movs	r1, #0
 80068c6:	4843      	ldr	r0, [pc, #268]	; (80069d4 <ReceiveHandler+0x1fc>)
 80068c8:	f008 fe07 	bl	800f4da <memset>
		    //M_UART_Data1.rxCntBuff = 0;
		    //M_UART_Data1.getPacket = 0;
		    getPk1 = false;
 80068cc:	4b40      	ldr	r3, [pc, #256]	; (80069d0 <ReceiveHandler+0x1f8>)
 80068ce:	2200      	movs	r2, #0
 80068d0:	701a      	strb	r2, [r3, #0]
	 }

	 cnt =0;
 80068d2:	2300      	movs	r3, #0
 80068d4:	607b      	str	r3, [r7, #4]

	 if(getPk2 == true)// if(M_UART_Data1.timeoutCnt > TIMEOUT_PKT)
 80068d6:	4b42      	ldr	r3, [pc, #264]	; (80069e0 <ReceiveHandler+0x208>)
 80068d8:	781b      	ldrb	r3, [r3, #0]
 80068da:	2b01      	cmp	r3, #1
 80068dc:	d173      	bne.n	80069c6 <ReceiveHandler+0x1ee>
	 {
		  //M_UART_Data1.getPacket = true;
		  for(; cnt < 250; cnt++ )
 80068de:	e008      	b.n	80068f2 <ReceiveHandler+0x11a>
		  {
		     if(rxDataBufRd2[cnt] == UART_ESCAPE_SOT)
 80068e0:	4a40      	ldr	r2, [pc, #256]	; (80069e4 <ReceiveHandler+0x20c>)
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	4413      	add	r3, r2
 80068e6:	781b      	ldrb	r3, [r3, #0]
 80068e8:	2b43      	cmp	r3, #67	; 0x43
 80068ea:	d006      	beq.n	80068fa <ReceiveHandler+0x122>
		  for(; cnt < 250; cnt++ )
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	3301      	adds	r3, #1
 80068f0:	607b      	str	r3, [r7, #4]
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	2bf9      	cmp	r3, #249	; 0xf9
 80068f6:	ddf3      	ble.n	80068e0 <ReceiveHandler+0x108>
 80068f8:	e000      	b.n	80068fc <ReceiveHandler+0x124>
		     {
		    	break;
 80068fa:	bf00      	nop
		     }
		     //cnt++;
		  }
		  while(1)
		  {
				 rxCount = 0;
 80068fc:	4b36      	ldr	r3, [pc, #216]	; (80069d8 <ReceiveHandler+0x200>)
 80068fe:	2200      	movs	r2, #0
 8006900:	701a      	strb	r2, [r3, #0]
				 uint8_t packetReady = 0;
 8006902:	2300      	movs	r3, #0
 8006904:	70bb      	strb	r3, [r7, #2]

				 memset((uint8_t*)&rxBuff[0], 0x00, sizeof(rxBuff));
 8006906:	2280      	movs	r2, #128	; 0x80
 8006908:	2100      	movs	r1, #0
 800690a:	4834      	ldr	r0, [pc, #208]	; (80069dc <ReceiveHandler+0x204>)
 800690c:	f008 fde5 	bl	800f4da <memset>
				 for(; cnt < 250; cnt ++ )
 8006910:	e043      	b.n	800699a <ReceiveHandler+0x1c2>
				 {
					 switch(rxDataBufRd2[cnt])
 8006912:	4a34      	ldr	r2, [pc, #208]	; (80069e4 <ReceiveHandler+0x20c>)
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	4413      	add	r3, r2
 8006918:	781b      	ldrb	r3, [r3, #0]
 800691a:	2b44      	cmp	r3, #68	; 0x44
 800691c:	d01a      	beq.n	8006954 <ReceiveHandler+0x17c>
 800691e:	2b44      	cmp	r3, #68	; 0x44
 8006920:	dc1b      	bgt.n	800695a <ReceiveHandler+0x182>
 8006922:	2b42      	cmp	r3, #66	; 0x42
 8006924:	d002      	beq.n	800692c <ReceiveHandler+0x154>
 8006926:	2b43      	cmp	r3, #67	; 0x43
 8006928:	d117      	bne.n	800695a <ReceiveHandler+0x182>
					 {
					   case UART_ESCAPE_SOT: break;
 800692a:	e026      	b.n	800697a <ReceiveHandler+0x1a2>
					   case UART_ESCAPE_CHAR:
							{
								cnt++;
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	3301      	adds	r3, #1
 8006930:	607b      	str	r3, [r7, #4]
								rxBuff[rxCount] = INVERT(rxDataBufRd2[cnt]);
 8006932:	4a2c      	ldr	r2, [pc, #176]	; (80069e4 <ReceiveHandler+0x20c>)
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	4413      	add	r3, r2
 8006938:	781b      	ldrb	r3, [r3, #0]
 800693a:	4a27      	ldr	r2, [pc, #156]	; (80069d8 <ReceiveHandler+0x200>)
 800693c:	7812      	ldrb	r2, [r2, #0]
 800693e:	43db      	mvns	r3, r3
 8006940:	b2d9      	uxtb	r1, r3
 8006942:	4b26      	ldr	r3, [pc, #152]	; (80069dc <ReceiveHandler+0x204>)
 8006944:	5499      	strb	r1, [r3, r2]
								rxCount++;
 8006946:	4b24      	ldr	r3, [pc, #144]	; (80069d8 <ReceiveHandler+0x200>)
 8006948:	781b      	ldrb	r3, [r3, #0]
 800694a:	3301      	adds	r3, #1
 800694c:	b2da      	uxtb	r2, r3
 800694e:	4b22      	ldr	r3, [pc, #136]	; (80069d8 <ReceiveHandler+0x200>)
 8006950:	701a      	strb	r2, [r3, #0]
							}
					   break;
 8006952:	e012      	b.n	800697a <ReceiveHandler+0x1a2>
					   case UART_ESCAPE_EOT:  packetReady= 1; break;
 8006954:	2301      	movs	r3, #1
 8006956:	70bb      	strb	r3, [r7, #2]
 8006958:	e00f      	b.n	800697a <ReceiveHandler+0x1a2>
					   default:
						   rxBuff[rxCount] = rxDataBufRd2[cnt];
 800695a:	4b1f      	ldr	r3, [pc, #124]	; (80069d8 <ReceiveHandler+0x200>)
 800695c:	781b      	ldrb	r3, [r3, #0]
 800695e:	4619      	mov	r1, r3
 8006960:	4a20      	ldr	r2, [pc, #128]	; (80069e4 <ReceiveHandler+0x20c>)
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	4413      	add	r3, r2
 8006966:	781a      	ldrb	r2, [r3, #0]
 8006968:	4b1c      	ldr	r3, [pc, #112]	; (80069dc <ReceiveHandler+0x204>)
 800696a:	545a      	strb	r2, [r3, r1]
						   rxCount++;
 800696c:	4b1a      	ldr	r3, [pc, #104]	; (80069d8 <ReceiveHandler+0x200>)
 800696e:	781b      	ldrb	r3, [r3, #0]
 8006970:	3301      	adds	r3, #1
 8006972:	b2da      	uxtb	r2, r3
 8006974:	4b18      	ldr	r3, [pc, #96]	; (80069d8 <ReceiveHandler+0x200>)
 8006976:	701a      	strb	r2, [r3, #0]
					   break;
 8006978:	bf00      	nop
					 }

					 if(packetReady)
 800697a:	78bb      	ldrb	r3, [r7, #2]
 800697c:	2b00      	cmp	r3, #0
 800697e:	d009      	beq.n	8006994 <ReceiveHandler+0x1bc>
					 {
						 pm_process_rx_message(1, (uint8_t*)&rxBuff[0], rxCount, 0xFFFFFFFF);
 8006980:	4b15      	ldr	r3, [pc, #84]	; (80069d8 <ReceiveHandler+0x200>)
 8006982:	781b      	ldrb	r3, [r3, #0]
 8006984:	461a      	mov	r2, r3
 8006986:	f04f 33ff 	mov.w	r3, #4294967295
 800698a:	4914      	ldr	r1, [pc, #80]	; (80069dc <ReceiveHandler+0x204>)
 800698c:	2001      	movs	r0, #1
 800698e:	f000 fe21 	bl	80075d4 <pm_process_rx_message>
						 break;
 8006992:	e005      	b.n	80069a0 <ReceiveHandler+0x1c8>
				 for(; cnt < 250; cnt ++ )
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	3301      	adds	r3, #1
 8006998:	607b      	str	r3, [r7, #4]
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	2bf9      	cmp	r3, #249	; 0xf9
 800699e:	ddb8      	ble.n	8006912 <ReceiveHandler+0x13a>
					 }
				 }
				 cnt++;
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	3301      	adds	r3, #1
 80069a4:	607b      	str	r3, [r7, #4]
				 if(rxDataBufRd2[cnt] != UART_ESCAPE_SOT)
 80069a6:	4a0f      	ldr	r2, [pc, #60]	; (80069e4 <ReceiveHandler+0x20c>)
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	4413      	add	r3, r2
 80069ac:	781b      	ldrb	r3, [r3, #0]
 80069ae:	2b43      	cmp	r3, #67	; 0x43
 80069b0:	d100      	bne.n	80069b4 <ReceiveHandler+0x1dc>
		  {
 80069b2:	e7a3      	b.n	80068fc <ReceiveHandler+0x124>
				 {
					   break;
 80069b4:	bf00      	nop
				 }

			}

		    memset((uint8_t*)&rxDataBufRd2[0], 0x00, sizeof(rxDataBufRd2));
 80069b6:	22fa      	movs	r2, #250	; 0xfa
 80069b8:	2100      	movs	r1, #0
 80069ba:	480a      	ldr	r0, [pc, #40]	; (80069e4 <ReceiveHandler+0x20c>)
 80069bc:	f008 fd8d 	bl	800f4da <memset>
		    //M_UART_Data1.rxCntBuff = 0;
		    //M_UART_Data1.getPacket = 0;
		    getPk2 = false;
 80069c0:	4b07      	ldr	r3, [pc, #28]	; (80069e0 <ReceiveHandler+0x208>)
 80069c2:	2200      	movs	r2, #0
 80069c4:	701a      	strb	r2, [r3, #0]
	 }


}
 80069c6:	bf00      	nop
 80069c8:	3708      	adds	r7, #8
 80069ca:	46bd      	mov	sp, r7
 80069cc:	bd80      	pop	{r7, pc}
 80069ce:	bf00      	nop
 80069d0:	20000ee2 	.word	0x20000ee2
 80069d4:	20000de8 	.word	0x20000de8
 80069d8:	20001228 	.word	0x20001228
 80069dc:	200011a8 	.word	0x200011a8
 80069e0:	200010da 	.word	0x200010da
 80069e4:	20000fe0 	.word	0x20000fe0

080069e8 <SendRsp>:

void SendRsp( char *str)
{
 80069e8:	b580      	push	{r7, lr}
 80069ea:	b082      	sub	sp, #8
 80069ec:	af00      	add	r7, sp, #0
 80069ee:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart3, (uint8_t*)str, strlen((char*)str), 100);
 80069f0:	6878      	ldr	r0, [r7, #4]
 80069f2:	f7f9 fc65 	bl	80002c0 <strlen>
 80069f6:	4603      	mov	r3, r0
 80069f8:	b29a      	uxth	r2, r3
 80069fa:	2364      	movs	r3, #100	; 0x64
 80069fc:	6879      	ldr	r1, [r7, #4]
 80069fe:	4806      	ldr	r0, [pc, #24]	; (8006a18 <SendRsp+0x30>)
 8006a00:	f005 fb10 	bl	800c024 <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart3, (uint8_t*)"\n", 2, 100);
 8006a04:	2364      	movs	r3, #100	; 0x64
 8006a06:	2202      	movs	r2, #2
 8006a08:	4904      	ldr	r1, [pc, #16]	; (8006a1c <SendRsp+0x34>)
 8006a0a:	4803      	ldr	r0, [pc, #12]	; (8006a18 <SendRsp+0x30>)
 8006a0c:	f005 fb0a 	bl	800c024 <HAL_UART_Transmit>
}
 8006a10:	bf00      	nop
 8006a12:	3708      	adds	r7, #8
 8006a14:	46bd      	mov	sp, r7
 8006a16:	bd80      	pop	{r7, pc}
 8006a18:	20000884 	.word	0x20000884
 8006a1c:	08012ca8 	.word	0x08012ca8

08006a20 <PrintParam>:

void PrintParam (uint8_t ind)
{
 8006a20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006a24:	b0e5      	sub	sp, #404	; 0x194
 8006a26:	af16      	add	r7, sp, #88	; 0x58
 8006a28:	4602      	mov	r2, r0
 8006a2a:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8006a2e:	f2a3 1301 	subw	r3, r3, #257	; 0x101
 8006a32:	701a      	strb	r2, [r3, #0]
	char tempStr[250] = {0x00};
 8006a34:	2300      	movs	r3, #0
 8006a36:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006a38:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8006a3c:	22f6      	movs	r2, #246	; 0xf6
 8006a3e:	2100      	movs	r1, #0
 8006a40:	4618      	mov	r0, r3
 8006a42:	f008 fd4a 	bl	800f4da <memset>
	sprintf(tempStr, " Param%d\n V_HB1 %.2f\n V_OUTA %.2f\n V_OUTB %.2f\n NTC_A %.2f\n NTC_B %.2f\n T_UC %.2f\n fON_OFF_State %d\n ON_PrState %d\n fEnabled: %d\n fProtectionCurrent: %.0f\n fProtectionTime: %.0f\n moduleCurrent: %.2f\n",
 8006a46:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8006a4a:	f2a3 1301 	subw	r3, r3, #257	; 0x101
 8006a4e:	781b      	ldrb	r3, [r3, #0]
 8006a50:	3301      	adds	r3, #1
 8006a52:	633b      	str	r3, [r7, #48]	; 0x30
			ind +1,
			pm_measurements[ind].V_HB_1,
 8006a54:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8006a58:	f2a3 1301 	subw	r3, r3, #257	; 0x101
 8006a5c:	781b      	ldrb	r3, [r3, #0]
 8006a5e:	4a76      	ldr	r2, [pc, #472]	; (8006c38 <PrintParam+0x218>)
 8006a60:	212c      	movs	r1, #44	; 0x2c
 8006a62:	fb01 f303 	mul.w	r3, r1, r3
 8006a66:	4413      	add	r3, r2
 8006a68:	681b      	ldr	r3, [r3, #0]
	sprintf(tempStr, " Param%d\n V_HB1 %.2f\n V_OUTA %.2f\n V_OUTB %.2f\n NTC_A %.2f\n NTC_B %.2f\n T_UC %.2f\n fON_OFF_State %d\n ON_PrState %d\n fEnabled: %d\n fProtectionCurrent: %.0f\n fProtectionTime: %.0f\n moduleCurrent: %.2f\n",
 8006a6a:	4618      	mov	r0, r3
 8006a6c:	f7f9 fd94 	bl	8000598 <__aeabi_f2d>
 8006a70:	e9c7 010a 	strd	r0, r1, [r7, #40]	; 0x28
			pm_measurements[ind].V_OUT_A,
 8006a74:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8006a78:	f2a3 1301 	subw	r3, r3, #257	; 0x101
 8006a7c:	781b      	ldrb	r3, [r3, #0]
 8006a7e:	4a6e      	ldr	r2, [pc, #440]	; (8006c38 <PrintParam+0x218>)
 8006a80:	212c      	movs	r1, #44	; 0x2c
 8006a82:	fb01 f303 	mul.w	r3, r1, r3
 8006a86:	4413      	add	r3, r2
 8006a88:	3304      	adds	r3, #4
 8006a8a:	681b      	ldr	r3, [r3, #0]
	sprintf(tempStr, " Param%d\n V_HB1 %.2f\n V_OUTA %.2f\n V_OUTB %.2f\n NTC_A %.2f\n NTC_B %.2f\n T_UC %.2f\n fON_OFF_State %d\n ON_PrState %d\n fEnabled: %d\n fProtectionCurrent: %.0f\n fProtectionTime: %.0f\n moduleCurrent: %.2f\n",
 8006a8c:	4618      	mov	r0, r3
 8006a8e:	f7f9 fd83 	bl	8000598 <__aeabi_f2d>
 8006a92:	e9c7 0108 	strd	r0, r1, [r7, #32]
	        pm_measurements[ind].V_OUT_B,
 8006a96:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8006a9a:	f2a3 1301 	subw	r3, r3, #257	; 0x101
 8006a9e:	781b      	ldrb	r3, [r3, #0]
 8006aa0:	4a65      	ldr	r2, [pc, #404]	; (8006c38 <PrintParam+0x218>)
 8006aa2:	212c      	movs	r1, #44	; 0x2c
 8006aa4:	fb01 f303 	mul.w	r3, r1, r3
 8006aa8:	4413      	add	r3, r2
 8006aaa:	3308      	adds	r3, #8
 8006aac:	681b      	ldr	r3, [r3, #0]
	sprintf(tempStr, " Param%d\n V_HB1 %.2f\n V_OUTA %.2f\n V_OUTB %.2f\n NTC_A %.2f\n NTC_B %.2f\n T_UC %.2f\n fON_OFF_State %d\n ON_PrState %d\n fEnabled: %d\n fProtectionCurrent: %.0f\n fProtectionTime: %.0f\n moduleCurrent: %.2f\n",
 8006aae:	4618      	mov	r0, r3
 8006ab0:	f7f9 fd72 	bl	8000598 <__aeabi_f2d>
 8006ab4:	e9c7 0106 	strd	r0, r1, [r7, #24]
	        pm_measurements[ind].T_NTC_A,
 8006ab8:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8006abc:	f2a3 1301 	subw	r3, r3, #257	; 0x101
 8006ac0:	781b      	ldrb	r3, [r3, #0]
 8006ac2:	4a5d      	ldr	r2, [pc, #372]	; (8006c38 <PrintParam+0x218>)
 8006ac4:	212c      	movs	r1, #44	; 0x2c
 8006ac6:	fb01 f303 	mul.w	r3, r1, r3
 8006aca:	4413      	add	r3, r2
 8006acc:	330c      	adds	r3, #12
 8006ace:	681b      	ldr	r3, [r3, #0]
	sprintf(tempStr, " Param%d\n V_HB1 %.2f\n V_OUTA %.2f\n V_OUTB %.2f\n NTC_A %.2f\n NTC_B %.2f\n T_UC %.2f\n fON_OFF_State %d\n ON_PrState %d\n fEnabled: %d\n fProtectionCurrent: %.0f\n fProtectionTime: %.0f\n moduleCurrent: %.2f\n",
 8006ad0:	4618      	mov	r0, r3
 8006ad2:	f7f9 fd61 	bl	8000598 <__aeabi_f2d>
 8006ad6:	e9c7 0104 	strd	r0, r1, [r7, #16]
	        pm_measurements[ind].T_NTC_B,
 8006ada:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8006ade:	f2a3 1301 	subw	r3, r3, #257	; 0x101
 8006ae2:	781b      	ldrb	r3, [r3, #0]
 8006ae4:	4a54      	ldr	r2, [pc, #336]	; (8006c38 <PrintParam+0x218>)
 8006ae6:	212c      	movs	r1, #44	; 0x2c
 8006ae8:	fb01 f303 	mul.w	r3, r1, r3
 8006aec:	4413      	add	r3, r2
 8006aee:	3310      	adds	r3, #16
 8006af0:	681b      	ldr	r3, [r3, #0]
	sprintf(tempStr, " Param%d\n V_HB1 %.2f\n V_OUTA %.2f\n V_OUTB %.2f\n NTC_A %.2f\n NTC_B %.2f\n T_UC %.2f\n fON_OFF_State %d\n ON_PrState %d\n fEnabled: %d\n fProtectionCurrent: %.0f\n fProtectionTime: %.0f\n moduleCurrent: %.2f\n",
 8006af2:	4618      	mov	r0, r3
 8006af4:	f7f9 fd50 	bl	8000598 <__aeabi_f2d>
 8006af8:	e9c7 0102 	strd	r0, r1, [r7, #8]
		    pm_measurements[ind].T_UC,
 8006afc:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8006b00:	f2a3 1301 	subw	r3, r3, #257	; 0x101
 8006b04:	781b      	ldrb	r3, [r3, #0]
 8006b06:	4a4c      	ldr	r2, [pc, #304]	; (8006c38 <PrintParam+0x218>)
 8006b08:	212c      	movs	r1, #44	; 0x2c
 8006b0a:	fb01 f303 	mul.w	r3, r1, r3
 8006b0e:	4413      	add	r3, r2
 8006b10:	3314      	adds	r3, #20
 8006b12:	681b      	ldr	r3, [r3, #0]
	sprintf(tempStr, " Param%d\n V_HB1 %.2f\n V_OUTA %.2f\n V_OUTB %.2f\n NTC_A %.2f\n NTC_B %.2f\n T_UC %.2f\n fON_OFF_State %d\n ON_PrState %d\n fEnabled: %d\n fProtectionCurrent: %.0f\n fProtectionTime: %.0f\n moduleCurrent: %.2f\n",
 8006b14:	4618      	mov	r0, r3
 8006b16:	f7f9 fd3f 	bl	8000598 <__aeabi_f2d>
 8006b1a:	4682      	mov	sl, r0
 8006b1c:	468b      	mov	fp, r1
            pm_measurements[ind].fuseON_OFF_State,
 8006b1e:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8006b22:	f2a3 1301 	subw	r3, r3, #257	; 0x101
 8006b26:	781a      	ldrb	r2, [r3, #0]
 8006b28:	4943      	ldr	r1, [pc, #268]	; (8006c38 <PrintParam+0x218>)
 8006b2a:	232c      	movs	r3, #44	; 0x2c
 8006b2c:	fb02 f303 	mul.w	r3, r2, r3
 8006b30:	440b      	add	r3, r1
 8006b32:	3318      	adds	r3, #24
 8006b34:	781b      	ldrb	r3, [r3, #0]
	sprintf(tempStr, " Param%d\n V_HB1 %.2f\n V_OUTA %.2f\n V_OUTB %.2f\n NTC_A %.2f\n NTC_B %.2f\n T_UC %.2f\n fON_OFF_State %d\n ON_PrState %d\n fEnabled: %d\n fProtectionCurrent: %.0f\n fProtectionTime: %.0f\n moduleCurrent: %.2f\n",
 8006b36:	607b      	str	r3, [r7, #4]
	        pm_measurements[ind].fuseON_ProtectionState,
 8006b38:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8006b3c:	f2a3 1301 	subw	r3, r3, #257	; 0x101
 8006b40:	781a      	ldrb	r2, [r3, #0]
 8006b42:	493d      	ldr	r1, [pc, #244]	; (8006c38 <PrintParam+0x218>)
 8006b44:	232c      	movs	r3, #44	; 0x2c
 8006b46:	fb02 f303 	mul.w	r3, r2, r3
 8006b4a:	440b      	add	r3, r1
 8006b4c:	3319      	adds	r3, #25
 8006b4e:	781b      	ldrb	r3, [r3, #0]
	sprintf(tempStr, " Param%d\n V_HB1 %.2f\n V_OUTA %.2f\n V_OUTB %.2f\n NTC_A %.2f\n NTC_B %.2f\n T_UC %.2f\n fON_OFF_State %d\n ON_PrState %d\n fEnabled: %d\n fProtectionCurrent: %.0f\n fProtectionTime: %.0f\n moduleCurrent: %.2f\n",
 8006b50:	603b      	str	r3, [r7, #0]
	        pm_measurements[ind].fuseEnabled,
 8006b52:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8006b56:	f2a3 1301 	subw	r3, r3, #257	; 0x101
 8006b5a:	781a      	ldrb	r2, [r3, #0]
 8006b5c:	4936      	ldr	r1, [pc, #216]	; (8006c38 <PrintParam+0x218>)
 8006b5e:	232c      	movs	r3, #44	; 0x2c
 8006b60:	fb02 f303 	mul.w	r3, r2, r3
 8006b64:	440b      	add	r3, r1
 8006b66:	331a      	adds	r3, #26
 8006b68:	781b      	ldrb	r3, [r3, #0]
	sprintf(tempStr, " Param%d\n V_HB1 %.2f\n V_OUTA %.2f\n V_OUTB %.2f\n NTC_A %.2f\n NTC_B %.2f\n T_UC %.2f\n fON_OFF_State %d\n ON_PrState %d\n fEnabled: %d\n fProtectionCurrent: %.0f\n fProtectionTime: %.0f\n moduleCurrent: %.2f\n",
 8006b6a:	461e      	mov	r6, r3
	        pm_measurements[ind].fuseProtectionCurrent,
 8006b6c:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8006b70:	f2a3 1301 	subw	r3, r3, #257	; 0x101
 8006b74:	781a      	ldrb	r2, [r3, #0]
 8006b76:	4930      	ldr	r1, [pc, #192]	; (8006c38 <PrintParam+0x218>)
 8006b78:	232c      	movs	r3, #44	; 0x2c
 8006b7a:	fb02 f303 	mul.w	r3, r2, r3
 8006b7e:	440b      	add	r3, r1
 8006b80:	331c      	adds	r3, #28
 8006b82:	681b      	ldr	r3, [r3, #0]
	sprintf(tempStr, " Param%d\n V_HB1 %.2f\n V_OUTA %.2f\n V_OUTB %.2f\n NTC_A %.2f\n NTC_B %.2f\n T_UC %.2f\n fON_OFF_State %d\n ON_PrState %d\n fEnabled: %d\n fProtectionCurrent: %.0f\n fProtectionTime: %.0f\n moduleCurrent: %.2f\n",
 8006b84:	4618      	mov	r0, r3
 8006b86:	f7f9 fd07 	bl	8000598 <__aeabi_f2d>
 8006b8a:	4680      	mov	r8, r0
 8006b8c:	4689      	mov	r9, r1
	        pm_measurements[ind].fuseProtectionTime,
 8006b8e:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8006b92:	f2a3 1301 	subw	r3, r3, #257	; 0x101
 8006b96:	781a      	ldrb	r2, [r3, #0]
 8006b98:	4927      	ldr	r1, [pc, #156]	; (8006c38 <PrintParam+0x218>)
 8006b9a:	232c      	movs	r3, #44	; 0x2c
 8006b9c:	fb02 f303 	mul.w	r3, r2, r3
 8006ba0:	440b      	add	r3, r1
 8006ba2:	3320      	adds	r3, #32
 8006ba4:	681b      	ldr	r3, [r3, #0]
	sprintf(tempStr, " Param%d\n V_HB1 %.2f\n V_OUTA %.2f\n V_OUTB %.2f\n NTC_A %.2f\n NTC_B %.2f\n T_UC %.2f\n fON_OFF_State %d\n ON_PrState %d\n fEnabled: %d\n fProtectionCurrent: %.0f\n fProtectionTime: %.0f\n moduleCurrent: %.2f\n",
 8006ba6:	4618      	mov	r0, r3
 8006ba8:	f7f9 fcf6 	bl	8000598 <__aeabi_f2d>
 8006bac:	4604      	mov	r4, r0
 8006bae:	460d      	mov	r5, r1
        	pm_measurements[ind].moduleCurrent);
 8006bb0:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8006bb4:	f2a3 1301 	subw	r3, r3, #257	; 0x101
 8006bb8:	781a      	ldrb	r2, [r3, #0]
 8006bba:	491f      	ldr	r1, [pc, #124]	; (8006c38 <PrintParam+0x218>)
 8006bbc:	232c      	movs	r3, #44	; 0x2c
 8006bbe:	fb02 f303 	mul.w	r3, r2, r3
 8006bc2:	440b      	add	r3, r1
 8006bc4:	3324      	adds	r3, #36	; 0x24
 8006bc6:	681b      	ldr	r3, [r3, #0]
	sprintf(tempStr, " Param%d\n V_HB1 %.2f\n V_OUTA %.2f\n V_OUTB %.2f\n NTC_A %.2f\n NTC_B %.2f\n T_UC %.2f\n fON_OFF_State %d\n ON_PrState %d\n fEnabled: %d\n fProtectionCurrent: %.0f\n fProtectionTime: %.0f\n moduleCurrent: %.2f\n",
 8006bc8:	4618      	mov	r0, r3
 8006bca:	f7f9 fce5 	bl	8000598 <__aeabi_f2d>
 8006bce:	4602      	mov	r2, r0
 8006bd0:	460b      	mov	r3, r1
 8006bd2:	f107 003c 	add.w	r0, r7, #60	; 0x3c
 8006bd6:	e9cd 2314 	strd	r2, r3, [sp, #80]	; 0x50
 8006bda:	e9cd 4512 	strd	r4, r5, [sp, #72]	; 0x48
 8006bde:	e9cd 8910 	strd	r8, r9, [sp, #64]	; 0x40
 8006be2:	960e      	str	r6, [sp, #56]	; 0x38
 8006be4:	6839      	ldr	r1, [r7, #0]
 8006be6:	910d      	str	r1, [sp, #52]	; 0x34
 8006be8:	6879      	ldr	r1, [r7, #4]
 8006bea:	910c      	str	r1, [sp, #48]	; 0x30
 8006bec:	e9cd ab0a 	strd	sl, fp, [sp, #40]	; 0x28
 8006bf0:	ed97 7b02 	vldr	d7, [r7, #8]
 8006bf4:	ed8d 7b08 	vstr	d7, [sp, #32]
 8006bf8:	ed97 7b04 	vldr	d7, [r7, #16]
 8006bfc:	ed8d 7b06 	vstr	d7, [sp, #24]
 8006c00:	ed97 7b06 	vldr	d7, [r7, #24]
 8006c04:	ed8d 7b04 	vstr	d7, [sp, #16]
 8006c08:	ed97 7b08 	vldr	d7, [r7, #32]
 8006c0c:	ed8d 7b02 	vstr	d7, [sp, #8]
 8006c10:	ed97 7b0a 	vldr	d7, [r7, #40]	; 0x28
 8006c14:	ed8d 7b00 	vstr	d7, [sp]
 8006c18:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006c1a:	4908      	ldr	r1, [pc, #32]	; (8006c3c <PrintParam+0x21c>)
 8006c1c:	f008 fbfa 	bl	800f414 <siprintf>
	SendRsp(tempStr);
 8006c20:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8006c24:	4618      	mov	r0, r3
 8006c26:	f7ff fedf 	bl	80069e8 <SendRsp>
}
 8006c2a:	bf00      	nop
 8006c2c:	f507 779e 	add.w	r7, r7, #316	; 0x13c
 8006c30:	46bd      	mov	sp, r7
 8006c32:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006c36:	bf00      	nop
 8006c38:	2000110c 	.word	0x2000110c
 8006c3c:	08012cac 	.word	0x08012cac

08006c40 <getPWM_Val>:

uint8_t getPWM_Val( uint32_t *getPWM_Val)
{
 8006c40:	b580      	push	{r7, lr}
 8006c42:	b082      	sub	sp, #8
 8006c44:	af00      	add	r7, sp, #0
 8006c46:	6078      	str	r0, [r7, #4]

  if(getVal > 100)
 8006c48:	4b08      	ldr	r3, [pc, #32]	; (8006c6c <getPWM_Val+0x2c>)
 8006c4a:	681b      	ldr	r3, [r3, #0]
 8006c4c:	2b64      	cmp	r3, #100	; 0x64
 8006c4e:	d904      	bls.n	8006c5a <getPWM_Val+0x1a>
  {
	  SendRsp("Value must be 0..100 ");
 8006c50:	4807      	ldr	r0, [pc, #28]	; (8006c70 <getPWM_Val+0x30>)
 8006c52:	f7ff fec9 	bl	80069e8 <SendRsp>
	  return 0;
 8006c56:	2300      	movs	r3, #0
 8006c58:	e004      	b.n	8006c64 <getPWM_Val+0x24>
  }

   *getPWM_Val = getVal;
 8006c5a:	4b04      	ldr	r3, [pc, #16]	; (8006c6c <getPWM_Val+0x2c>)
 8006c5c:	681a      	ldr	r2, [r3, #0]
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	601a      	str	r2, [r3, #0]
   return 1;
 8006c62:	2301      	movs	r3, #1
}
 8006c64:	4618      	mov	r0, r3
 8006c66:	3708      	adds	r7, #8
 8006c68:	46bd      	mov	sp, r7
 8006c6a:	bd80      	pop	{r7, pc}
 8006c6c:	20000adc 	.word	0x20000adc
 8006c70:	08012d74 	.word	0x08012d74

08006c74 <getFuse_I>:

uint8_t getFuse_I( uint32_t *getFuseI_Val)
{
 8006c74:	b580      	push	{r7, lr}
 8006c76:	b082      	sub	sp, #8
 8006c78:	af00      	add	r7, sp, #0
 8006c7a:	6078      	str	r0, [r7, #4]

  if(getVal > 50)
 8006c7c:	4b08      	ldr	r3, [pc, #32]	; (8006ca0 <getFuse_I+0x2c>)
 8006c7e:	681b      	ldr	r3, [r3, #0]
 8006c80:	2b32      	cmp	r3, #50	; 0x32
 8006c82:	d904      	bls.n	8006c8e <getFuse_I+0x1a>
  {
	  SendRsp("Value must be 0..50 ");
 8006c84:	4807      	ldr	r0, [pc, #28]	; (8006ca4 <getFuse_I+0x30>)
 8006c86:	f7ff feaf 	bl	80069e8 <SendRsp>
	  return 0;
 8006c8a:	2300      	movs	r3, #0
 8006c8c:	e004      	b.n	8006c98 <getFuse_I+0x24>
  }

   *getFuseI_Val = getVal;
 8006c8e:	4b04      	ldr	r3, [pc, #16]	; (8006ca0 <getFuse_I+0x2c>)
 8006c90:	681a      	ldr	r2, [r3, #0]
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	601a      	str	r2, [r3, #0]
   return 1;
 8006c96:	2301      	movs	r3, #1
}
 8006c98:	4618      	mov	r0, r3
 8006c9a:	3708      	adds	r7, #8
 8006c9c:	46bd      	mov	sp, r7
 8006c9e:	bd80      	pop	{r7, pc}
 8006ca0:	20000adc 	.word	0x20000adc
 8006ca4:	08012d8c 	.word	0x08012d8c

08006ca8 <getFuse_T>:

uint8_t getFuse_T( uint32_t *getFuseI_Val)
{
 8006ca8:	b580      	push	{r7, lr}
 8006caa:	b082      	sub	sp, #8
 8006cac:	af00      	add	r7, sp, #0
 8006cae:	6078      	str	r0, [r7, #4]

  if(getVal > 1000)
 8006cb0:	4b09      	ldr	r3, [pc, #36]	; (8006cd8 <getFuse_T+0x30>)
 8006cb2:	681b      	ldr	r3, [r3, #0]
 8006cb4:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8006cb8:	d904      	bls.n	8006cc4 <getFuse_T+0x1c>
  {
	  SendRsp("Value must be 0..1000 ");
 8006cba:	4808      	ldr	r0, [pc, #32]	; (8006cdc <getFuse_T+0x34>)
 8006cbc:	f7ff fe94 	bl	80069e8 <SendRsp>
	  return 0;
 8006cc0:	2300      	movs	r3, #0
 8006cc2:	e004      	b.n	8006cce <getFuse_T+0x26>
  }

   *getFuseI_Val = getVal;
 8006cc4:	4b04      	ldr	r3, [pc, #16]	; (8006cd8 <getFuse_T+0x30>)
 8006cc6:	681a      	ldr	r2, [r3, #0]
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	601a      	str	r2, [r3, #0]
   return 1;
 8006ccc:	2301      	movs	r3, #1
}
 8006cce:	4618      	mov	r0, r3
 8006cd0:	3708      	adds	r7, #8
 8006cd2:	46bd      	mov	sp, r7
 8006cd4:	bd80      	pop	{r7, pc}
 8006cd6:	bf00      	nop
 8006cd8:	20000adc 	.word	0x20000adc
 8006cdc:	08012da4 	.word	0x08012da4

08006ce0 <CMD_Handler>:
float protetionCurr [2] = {0};
float protectionTime[2] = {0};


void CMD_Handler(void)
{
 8006ce0:	b580      	push	{r7, lr}
 8006ce2:	b0a0      	sub	sp, #128	; 0x80
 8006ce4:	af00      	add	r7, sp, #0
	if(numCMD == 0)
 8006ce6:	4bd9      	ldr	r3, [pc, #868]	; (800704c <CMD_Handler+0x36c>)
 8006ce8:	781b      	ldrb	r3, [r3, #0]
 8006cea:	2b00      	cmp	r3, #0
 8006cec:	f000 82f8 	beq.w	80072e0 <CMD_Handler+0x600>
	{
		return;
	}
    char tempStr[128]= {0};
 8006cf0:	2300      	movs	r3, #0
 8006cf2:	603b      	str	r3, [r7, #0]
 8006cf4:	1d3b      	adds	r3, r7, #4
 8006cf6:	227c      	movs	r2, #124	; 0x7c
 8006cf8:	2100      	movs	r1, #0
 8006cfa:	4618      	mov	r0, r3
 8006cfc:	f008 fbed 	bl	800f4da <memset>
	switch(numCMD)
 8006d00:	4bd2      	ldr	r3, [pc, #840]	; (800704c <CMD_Handler+0x36c>)
 8006d02:	781b      	ldrb	r3, [r3, #0]
 8006d04:	3b01      	subs	r3, #1
 8006d06:	2b25      	cmp	r3, #37	; 0x25
 8006d08:	f200 82cf 	bhi.w	80072aa <CMD_Handler+0x5ca>
 8006d0c:	a201      	add	r2, pc, #4	; (adr r2, 8006d14 <CMD_Handler+0x34>)
 8006d0e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006d12:	bf00      	nop
 8006d14:	08006dad 	.word	0x08006dad
 8006d18:	08006e13 	.word	0x08006e13
 8006d1c:	08006e79 	.word	0x08006e79
 8006d20:	08006edf 	.word	0x08006edf
 8006d24:	08006f45 	.word	0x08006f45
 8006d28:	08006fab 	.word	0x08006fab
 8006d2c:	08007011 	.word	0x08007011
 8006d30:	0800701d 	.word	0x0800701d
 8006d34:	08007029 	.word	0x08007029
 8006d38:	08007035 	.word	0x08007035
 8006d3c:	08007041 	.word	0x08007041
 8006d40:	08007081 	.word	0x08007081
 8006d44:	0800708d 	.word	0x0800708d
 8006d48:	08007099 	.word	0x08007099
 8006d4c:	080070a5 	.word	0x080070a5
 8006d50:	080070b1 	.word	0x080070b1
 8006d54:	080070bd 	.word	0x080070bd
 8006d58:	080070c9 	.word	0x080070c9
 8006d5c:	080070d5 	.word	0x080070d5
 8006d60:	080070e1 	.word	0x080070e1
 8006d64:	080070ed 	.word	0x080070ed
 8006d68:	080070f9 	.word	0x080070f9
 8006d6c:	08007105 	.word	0x08007105
 8006d70:	0800710d 	.word	0x0800710d
 8006d74:	08007115 	.word	0x08007115
 8006d78:	08007123 	.word	0x08007123
 8006d7c:	08007131 	.word	0x08007131
 8006d80:	0800713f 	.word	0x0800713f
 8006d84:	0800714d 	.word	0x0800714d
 8006d88:	08007161 	.word	0x08007161
 8006d8c:	08007175 	.word	0x08007175
 8006d90:	08007189 	.word	0x08007189
 8006d94:	0800719d 	.word	0x0800719d
 8006d98:	080071db 	.word	0x080071db
 8006d9c:	08007217 	.word	0x08007217
 8006da0:	08007253 	.word	0x08007253
 8006da4:	0800728f 	.word	0x0800728f
 8006da8:	0800729d 	.word	0x0800729d
	{
	   case SET_A1:
		   if( getPWM_Val(&setVal))
 8006dac:	48a8      	ldr	r0, [pc, #672]	; (8007050 <CMD_Handler+0x370>)
 8006dae:	f7ff ff47 	bl	8006c40 <getPWM_Val>
 8006db2:	4603      	mov	r3, r0
 8006db4:	2b00      	cmp	r3, #0
 8006db6:	f000 827c 	beq.w	80072b2 <CMD_Handler+0x5d2>
		   {
			   Dis_M1();
 8006dba:	f7fa fa19 	bl	80011f0 <Dis_M1>
			   Dis_M2();
 8006dbe:	f7fa fa22 	bl	8001206 <Dis_M2>
			   HAL_Delay(1);
 8006dc2:	2001      	movs	r0, #1
 8006dc4:	f001 ff4e 	bl	8008c64 <HAL_Delay>
			   Off_A2 ();
 8006dc8:	f7fa f9e0 	bl	800118c <Off_A2>
			   Off_A3 ();
 8006dcc:	f7fa f9e8 	bl	80011a0 <Off_A3>
			   Set_A3_PWM(0);
 8006dd0:	2000      	movs	r0, #0
 8006dd2:	f7fa f955 	bl	8001080 <Set_A3_PWM>
			   Set_A2_PWM(0);
 8006dd6:	2000      	movs	r0, #0
 8006dd8:	f7fa f942 	bl	8001060 <Set_A2_PWM>
			   Set_A1_PWM(setVal);
 8006ddc:	4b9c      	ldr	r3, [pc, #624]	; (8007050 <CMD_Handler+0x370>)
 8006dde:	681b      	ldr	r3, [r3, #0]
 8006de0:	b2db      	uxtb	r3, r3
 8006de2:	4618      	mov	r0, r3
 8006de4:	f7fa f92c 	bl	8001040 <Set_A1_PWM>
			   sprintf(tempStr,"Set PWM A1 to %d \n", setVal );
 8006de8:	4b99      	ldr	r3, [pc, #612]	; (8007050 <CMD_Handler+0x370>)
 8006dea:	681a      	ldr	r2, [r3, #0]
 8006dec:	463b      	mov	r3, r7
 8006dee:	4999      	ldr	r1, [pc, #612]	; (8007054 <CMD_Handler+0x374>)
 8006df0:	4618      	mov	r0, r3
 8006df2:	f008 fb0f 	bl	800f414 <siprintf>
			   SendRsp(tempStr);
 8006df6:	463b      	mov	r3, r7
 8006df8:	4618      	mov	r0, r3
 8006dfa:	f7ff fdf5 	bl	80069e8 <SendRsp>
			   On_A1 ();
 8006dfe:	f7fa f97f 	bl	8001100 <On_A1>
			   HAL_Delay(1);
 8006e02:	2001      	movs	r0, #1
 8006e04:	f001 ff2e 	bl	8008c64 <HAL_Delay>
			   En_M1();
 8006e08:	f7fa fa08 	bl	800121c <En_M1>
			   En_M2();
 8006e0c:	f7fa fa11 	bl	8001232 <En_M2>
		   }
	   break;
 8006e10:	e24f      	b.n	80072b2 <CMD_Handler+0x5d2>

	   case	SET_A2:
		   if( getPWM_Val(&setVal))
 8006e12:	488f      	ldr	r0, [pc, #572]	; (8007050 <CMD_Handler+0x370>)
 8006e14:	f7ff ff14 	bl	8006c40 <getPWM_Val>
 8006e18:	4603      	mov	r3, r0
 8006e1a:	2b00      	cmp	r3, #0
 8006e1c:	f000 824b 	beq.w	80072b6 <CMD_Handler+0x5d6>
		   {
			   Dis_M1();
 8006e20:	f7fa f9e6 	bl	80011f0 <Dis_M1>
			   Dis_M2();
 8006e24:	f7fa f9ef 	bl	8001206 <Dis_M2>
			   HAL_Delay(1);
 8006e28:	2001      	movs	r0, #1
 8006e2a:	f001 ff1b 	bl	8008c64 <HAL_Delay>
			   Off_A1 ();
 8006e2e:	f7fa f9a3 	bl	8001178 <Off_A1>
			   Off_A3 ();
 8006e32:	f7fa f9b5 	bl	80011a0 <Off_A3>
			   Set_A3_PWM(0);
 8006e36:	2000      	movs	r0, #0
 8006e38:	f7fa f922 	bl	8001080 <Set_A3_PWM>
			   Set_A1_PWM(0);
 8006e3c:	2000      	movs	r0, #0
 8006e3e:	f7fa f8ff 	bl	8001040 <Set_A1_PWM>
		  	   Set_A2_PWM(setVal);
 8006e42:	4b83      	ldr	r3, [pc, #524]	; (8007050 <CMD_Handler+0x370>)
 8006e44:	681b      	ldr	r3, [r3, #0]
 8006e46:	b2db      	uxtb	r3, r3
 8006e48:	4618      	mov	r0, r3
 8006e4a:	f7fa f909 	bl	8001060 <Set_A2_PWM>
		  	   sprintf(tempStr, "Set PWM A2 to %d \n", setVal );
 8006e4e:	4b80      	ldr	r3, [pc, #512]	; (8007050 <CMD_Handler+0x370>)
 8006e50:	681a      	ldr	r2, [r3, #0]
 8006e52:	463b      	mov	r3, r7
 8006e54:	4980      	ldr	r1, [pc, #512]	; (8007058 <CMD_Handler+0x378>)
 8006e56:	4618      	mov	r0, r3
 8006e58:	f008 fadc 	bl	800f414 <siprintf>
		  	   SendRsp(tempStr);
 8006e5c:	463b      	mov	r3, r7
 8006e5e:	4618      	mov	r0, r3
 8006e60:	f7ff fdc2 	bl	80069e8 <SendRsp>
		  	   On_A2 ();
 8006e64:	f7fa f956 	bl	8001114 <On_A2>
		  	   HAL_Delay(1);
 8006e68:	2001      	movs	r0, #1
 8006e6a:	f001 fefb 	bl	8008c64 <HAL_Delay>
		  	   En_M1();
 8006e6e:	f7fa f9d5 	bl	800121c <En_M1>
		  	   En_M2();
 8006e72:	f7fa f9de 	bl	8001232 <En_M2>

		   }
	   break;
 8006e76:	e21e      	b.n	80072b6 <CMD_Handler+0x5d6>

	   case SET_A3:
		   if( getPWM_Val(&setVal))
 8006e78:	4875      	ldr	r0, [pc, #468]	; (8007050 <CMD_Handler+0x370>)
 8006e7a:	f7ff fee1 	bl	8006c40 <getPWM_Val>
 8006e7e:	4603      	mov	r3, r0
 8006e80:	2b00      	cmp	r3, #0
 8006e82:	f000 821a 	beq.w	80072ba <CMD_Handler+0x5da>
		   {
			    Dis_M1();
 8006e86:	f7fa f9b3 	bl	80011f0 <Dis_M1>
			    Dis_M2();
 8006e8a:	f7fa f9bc 	bl	8001206 <Dis_M2>
			  	HAL_Delay(1);
 8006e8e:	2001      	movs	r0, #1
 8006e90:	f001 fee8 	bl	8008c64 <HAL_Delay>
			    Off_A1 ();
 8006e94:	f7fa f970 	bl	8001178 <Off_A1>
			    Off_A2 ();
 8006e98:	f7fa f978 	bl	800118c <Off_A2>
			    Set_A1_PWM(0);
 8006e9c:	2000      	movs	r0, #0
 8006e9e:	f7fa f8cf 	bl	8001040 <Set_A1_PWM>
			    Set_A2_PWM(0);
 8006ea2:	2000      	movs	r0, #0
 8006ea4:	f7fa f8dc 	bl	8001060 <Set_A2_PWM>
		     	Set_A3_PWM(setVal);
 8006ea8:	4b69      	ldr	r3, [pc, #420]	; (8007050 <CMD_Handler+0x370>)
 8006eaa:	681b      	ldr	r3, [r3, #0]
 8006eac:	b2db      	uxtb	r3, r3
 8006eae:	4618      	mov	r0, r3
 8006eb0:	f7fa f8e6 	bl	8001080 <Set_A3_PWM>
		   		sprintf(tempStr, "Set PWM A3 to %d \n", setVal );
 8006eb4:	4b66      	ldr	r3, [pc, #408]	; (8007050 <CMD_Handler+0x370>)
 8006eb6:	681a      	ldr	r2, [r3, #0]
 8006eb8:	463b      	mov	r3, r7
 8006eba:	4968      	ldr	r1, [pc, #416]	; (800705c <CMD_Handler+0x37c>)
 8006ebc:	4618      	mov	r0, r3
 8006ebe:	f008 faa9 	bl	800f414 <siprintf>
		   		SendRsp(tempStr);
 8006ec2:	463b      	mov	r3, r7
 8006ec4:	4618      	mov	r0, r3
 8006ec6:	f7ff fd8f 	bl	80069e8 <SendRsp>
		   		On_A3 ();
 8006eca:	f7fa f92d 	bl	8001128 <On_A3>
		   		HAL_Delay(1);
 8006ece:	2001      	movs	r0, #1
 8006ed0:	f001 fec8 	bl	8008c64 <HAL_Delay>
                En_M1();
 8006ed4:	f7fa f9a2 	bl	800121c <En_M1>
		   		En_M2();
 8006ed8:	f7fa f9ab 	bl	8001232 <En_M2>
		   }
	   break;
 8006edc:	e1ed      	b.n	80072ba <CMD_Handler+0x5da>
	   case	SET_B1:
		   if( getPWM_Val(&setVal))
 8006ede:	485c      	ldr	r0, [pc, #368]	; (8007050 <CMD_Handler+0x370>)
 8006ee0:	f7ff feae 	bl	8006c40 <getPWM_Val>
 8006ee4:	4603      	mov	r3, r0
 8006ee6:	2b00      	cmp	r3, #0
 8006ee8:	f000 81e9 	beq.w	80072be <CMD_Handler+0x5de>
		    {
			    Dis_M1();
 8006eec:	f7fa f980 	bl	80011f0 <Dis_M1>
			    Dis_M2();
 8006ef0:	f7fa f989 	bl	8001206 <Dis_M2>
			  	HAL_Delay(1);
 8006ef4:	2001      	movs	r0, #1
 8006ef6:	f001 feb5 	bl	8008c64 <HAL_Delay>

			    Off_B2 ();
 8006efa:	f7fa f965 	bl	80011c8 <Off_B2>
			    Off_B3 ();
 8006efe:	f7fa f96d 	bl	80011dc <Off_B3>
			    Set_B2_PWM(0);
 8006f02:	2000      	movs	r0, #0
 8006f04:	f7fa f8dc 	bl	80010c0 <Set_B2_PWM>
			    Set_B3_PWM(0);
 8006f08:	2000      	movs	r0, #0
 8006f0a:	f7fa f8e9 	bl	80010e0 <Set_B3_PWM>
			    Set_B1_PWM(setVal);
 8006f0e:	4b50      	ldr	r3, [pc, #320]	; (8007050 <CMD_Handler+0x370>)
 8006f10:	681b      	ldr	r3, [r3, #0]
 8006f12:	b2db      	uxtb	r3, r3
 8006f14:	4618      	mov	r0, r3
 8006f16:	f7fa f8c3 	bl	80010a0 <Set_B1_PWM>
		   		sprintf(tempStr, "Set PWM B1 to %d \n", setVal );
 8006f1a:	4b4d      	ldr	r3, [pc, #308]	; (8007050 <CMD_Handler+0x370>)
 8006f1c:	681a      	ldr	r2, [r3, #0]
 8006f1e:	463b      	mov	r3, r7
 8006f20:	494f      	ldr	r1, [pc, #316]	; (8007060 <CMD_Handler+0x380>)
 8006f22:	4618      	mov	r0, r3
 8006f24:	f008 fa76 	bl	800f414 <siprintf>
		   		SendRsp(tempStr);
 8006f28:	463b      	mov	r3, r7
 8006f2a:	4618      	mov	r0, r3
 8006f2c:	f7ff fd5c 	bl	80069e8 <SendRsp>
		   		On_B1 ();
 8006f30:	f7fa f904 	bl	800113c <On_B1>
		   		HAL_Delay(1);
 8006f34:	2001      	movs	r0, #1
 8006f36:	f001 fe95 	bl	8008c64 <HAL_Delay>
                En_M1();
 8006f3a:	f7fa f96f 	bl	800121c <En_M1>
		   		En_M2();
 8006f3e:	f7fa f978 	bl	8001232 <En_M2>
		    }
	   break;
 8006f42:	e1bc      	b.n	80072be <CMD_Handler+0x5de>
	   case	SET_B2:
		   if( getPWM_Val(&setVal))
 8006f44:	4842      	ldr	r0, [pc, #264]	; (8007050 <CMD_Handler+0x370>)
 8006f46:	f7ff fe7b 	bl	8006c40 <getPWM_Val>
 8006f4a:	4603      	mov	r3, r0
 8006f4c:	2b00      	cmp	r3, #0
 8006f4e:	f000 81b8 	beq.w	80072c2 <CMD_Handler+0x5e2>
		    {
			    Dis_M1();
 8006f52:	f7fa f94d 	bl	80011f0 <Dis_M1>
			  	Dis_M2();
 8006f56:	f7fa f956 	bl	8001206 <Dis_M2>
			  	HAL_Delay(1);
 8006f5a:	2001      	movs	r0, #1
 8006f5c:	f001 fe82 	bl	8008c64 <HAL_Delay>
			    Off_B1 ();
 8006f60:	f7fa f928 	bl	80011b4 <Off_B1>
			    Off_B3 ();
 8006f64:	f7fa f93a 	bl	80011dc <Off_B3>
			    Set_B1_PWM(0);
 8006f68:	2000      	movs	r0, #0
 8006f6a:	f7fa f899 	bl	80010a0 <Set_B1_PWM>
			  	Set_B3_PWM(0);
 8006f6e:	2000      	movs	r0, #0
 8006f70:	f7fa f8b6 	bl	80010e0 <Set_B3_PWM>
		   		Set_B2_PWM(setVal);
 8006f74:	4b36      	ldr	r3, [pc, #216]	; (8007050 <CMD_Handler+0x370>)
 8006f76:	681b      	ldr	r3, [r3, #0]
 8006f78:	b2db      	uxtb	r3, r3
 8006f7a:	4618      	mov	r0, r3
 8006f7c:	f7fa f8a0 	bl	80010c0 <Set_B2_PWM>
		   		sprintf(tempStr, "Set PWM B2 to %d \n", setVal );
 8006f80:	4b33      	ldr	r3, [pc, #204]	; (8007050 <CMD_Handler+0x370>)
 8006f82:	681a      	ldr	r2, [r3, #0]
 8006f84:	463b      	mov	r3, r7
 8006f86:	4937      	ldr	r1, [pc, #220]	; (8007064 <CMD_Handler+0x384>)
 8006f88:	4618      	mov	r0, r3
 8006f8a:	f008 fa43 	bl	800f414 <siprintf>
		   		SendRsp(tempStr);
 8006f8e:	463b      	mov	r3, r7
 8006f90:	4618      	mov	r0, r3
 8006f92:	f7ff fd29 	bl	80069e8 <SendRsp>
		   		On_B2 ();
 8006f96:	f7fa f8db 	bl	8001150 <On_B2>
		   		HAL_Delay(1);
 8006f9a:	2001      	movs	r0, #1
 8006f9c:	f001 fe62 	bl	8008c64 <HAL_Delay>
                En_M1();
 8006fa0:	f7fa f93c 	bl	800121c <En_M1>
		   		En_M2();
 8006fa4:	f7fa f945 	bl	8001232 <En_M2>
		    }
	   break;
 8006fa8:	e18b      	b.n	80072c2 <CMD_Handler+0x5e2>
	   case	SET_B3:
		   if( getPWM_Val(&setVal))
 8006faa:	4829      	ldr	r0, [pc, #164]	; (8007050 <CMD_Handler+0x370>)
 8006fac:	f7ff fe48 	bl	8006c40 <getPWM_Val>
 8006fb0:	4603      	mov	r3, r0
 8006fb2:	2b00      	cmp	r3, #0
 8006fb4:	f000 8187 	beq.w	80072c6 <CMD_Handler+0x5e6>
		    {
			    Dis_M1();
 8006fb8:	f7fa f91a 	bl	80011f0 <Dis_M1>
			  	Dis_M2();
 8006fbc:	f7fa f923 	bl	8001206 <Dis_M2>
			  	HAL_Delay(1);
 8006fc0:	2001      	movs	r0, #1
 8006fc2:	f001 fe4f 	bl	8008c64 <HAL_Delay>
			    Off_B1 ();
 8006fc6:	f7fa f8f5 	bl	80011b4 <Off_B1>
			    Off_B2 ();
 8006fca:	f7fa f8fd 	bl	80011c8 <Off_B2>
			    Set_B1_PWM(0);
 8006fce:	2000      	movs	r0, #0
 8006fd0:	f7fa f866 	bl	80010a0 <Set_B1_PWM>
			  	Set_B2_PWM(0);
 8006fd4:	2000      	movs	r0, #0
 8006fd6:	f7fa f873 	bl	80010c0 <Set_B2_PWM>
		   		Set_B3_PWM(setVal);
 8006fda:	4b1d      	ldr	r3, [pc, #116]	; (8007050 <CMD_Handler+0x370>)
 8006fdc:	681b      	ldr	r3, [r3, #0]
 8006fde:	b2db      	uxtb	r3, r3
 8006fe0:	4618      	mov	r0, r3
 8006fe2:	f7fa f87d 	bl	80010e0 <Set_B3_PWM>
		   		sprintf(tempStr, "Set PWM B3 to %d \n", setVal );
 8006fe6:	4b1a      	ldr	r3, [pc, #104]	; (8007050 <CMD_Handler+0x370>)
 8006fe8:	681a      	ldr	r2, [r3, #0]
 8006fea:	463b      	mov	r3, r7
 8006fec:	491e      	ldr	r1, [pc, #120]	; (8007068 <CMD_Handler+0x388>)
 8006fee:	4618      	mov	r0, r3
 8006ff0:	f008 fa10 	bl	800f414 <siprintf>
		   		SendRsp(tempStr);
 8006ff4:	463b      	mov	r3, r7
 8006ff6:	4618      	mov	r0, r3
 8006ff8:	f7ff fcf6 	bl	80069e8 <SendRsp>
		   		On_B3 ();
 8006ffc:	f7fa f8b2 	bl	8001164 <On_B3>
		   		HAL_Delay(1);
 8007000:	2001      	movs	r0, #1
 8007002:	f001 fe2f 	bl	8008c64 <HAL_Delay>
                En_M1();
 8007006:	f7fa f909 	bl	800121c <En_M1>
		   		En_M2();
 800700a:	f7fa f912 	bl	8001232 <En_M2>
		    }
	   break;
 800700e:	e15a      	b.n	80072c6 <CMD_Handler+0x5e6>
	   case	ON_A1:

		    On_A1();
 8007010:	f7fa f876 	bl	8001100 <On_A1>
		    SendRsp("ON PWM A1");
 8007014:	4815      	ldr	r0, [pc, #84]	; (800706c <CMD_Handler+0x38c>)
 8007016:	f7ff fce7 	bl	80069e8 <SendRsp>
	   break;
 800701a:	e15d      	b.n	80072d8 <CMD_Handler+0x5f8>
	   case	ON_A2:
		   On_A2();
 800701c:	f7fa f87a 	bl	8001114 <On_A2>
		   SendRsp("ON PWM A2");
 8007020:	4813      	ldr	r0, [pc, #76]	; (8007070 <CMD_Handler+0x390>)
 8007022:	f7ff fce1 	bl	80069e8 <SendRsp>
	   break;
 8007026:	e157      	b.n	80072d8 <CMD_Handler+0x5f8>
	   case	ON_A3:

		   On_A3();
 8007028:	f7fa f87e 	bl	8001128 <On_A3>
		   SendRsp("ON PWM A3");
 800702c:	4811      	ldr	r0, [pc, #68]	; (8007074 <CMD_Handler+0x394>)
 800702e:	f7ff fcdb 	bl	80069e8 <SendRsp>
	   break;
 8007032:	e151      	b.n	80072d8 <CMD_Handler+0x5f8>
	   case	ON_B1:
		   On_B1();
 8007034:	f7fa f882 	bl	800113c <On_B1>
		   SendRsp("ON PWM B1");
 8007038:	480f      	ldr	r0, [pc, #60]	; (8007078 <CMD_Handler+0x398>)
 800703a:	f7ff fcd5 	bl	80069e8 <SendRsp>

	   break;
 800703e:	e14b      	b.n	80072d8 <CMD_Handler+0x5f8>
	   case	ON_B2:
	   		On_B2();
 8007040:	f7fa f886 	bl	8001150 <On_B2>
	   		SendRsp("ON PWM B2");
 8007044:	480d      	ldr	r0, [pc, #52]	; (800707c <CMD_Handler+0x39c>)
 8007046:	f7ff fccf 	bl	80069e8 <SendRsp>

	   break;
 800704a:	e145      	b.n	80072d8 <CMD_Handler+0x5f8>
 800704c:	20000ad7 	.word	0x20000ad7
 8007050:	20001238 	.word	0x20001238
 8007054:	08012dbc 	.word	0x08012dbc
 8007058:	08012dd0 	.word	0x08012dd0
 800705c:	08012de4 	.word	0x08012de4
 8007060:	08012df8 	.word	0x08012df8
 8007064:	08012e0c 	.word	0x08012e0c
 8007068:	08012e20 	.word	0x08012e20
 800706c:	08012e34 	.word	0x08012e34
 8007070:	08012e40 	.word	0x08012e40
 8007074:	08012e4c 	.word	0x08012e4c
 8007078:	08012e58 	.word	0x08012e58
 800707c:	08012e64 	.word	0x08012e64
	   case	ON_B3:
	   	   	On_B3();
 8007080:	f7fa f870 	bl	8001164 <On_B3>
	   	   	SendRsp("ON PWM B3");
 8007084:	4898      	ldr	r0, [pc, #608]	; (80072e8 <CMD_Handler+0x608>)
 8007086:	f7ff fcaf 	bl	80069e8 <SendRsp>
	   break;
 800708a:	e125      	b.n	80072d8 <CMD_Handler+0x5f8>
	   case	OFF_A1:
		   Off_A1();
 800708c:	f7fa f874 	bl	8001178 <Off_A1>
		   SendRsp("OFF A1");
 8007090:	4896      	ldr	r0, [pc, #600]	; (80072ec <CMD_Handler+0x60c>)
 8007092:	f7ff fca9 	bl	80069e8 <SendRsp>
	   break;
 8007096:	e11f      	b.n	80072d8 <CMD_Handler+0x5f8>
	   case	OFF_A2:
		   Off_A2();
 8007098:	f7fa f878 	bl	800118c <Off_A2>
		   SendRsp("OFF A2");
 800709c:	4894      	ldr	r0, [pc, #592]	; (80072f0 <CMD_Handler+0x610>)
 800709e:	f7ff fca3 	bl	80069e8 <SendRsp>
	   break;
 80070a2:	e119      	b.n	80072d8 <CMD_Handler+0x5f8>
	   case	OFF_A3:
		   Off_A3();
 80070a4:	f7fa f87c 	bl	80011a0 <Off_A3>
		   SendRsp("OFF A3");
 80070a8:	4892      	ldr	r0, [pc, #584]	; (80072f4 <CMD_Handler+0x614>)
 80070aa:	f7ff fc9d 	bl	80069e8 <SendRsp>
	   break;
 80070ae:	e113      	b.n	80072d8 <CMD_Handler+0x5f8>
	   case	OFF_B1:
		    Off_B1();
 80070b0:	f7fa f880 	bl	80011b4 <Off_B1>
		    SendRsp("OFF B1");
 80070b4:	4890      	ldr	r0, [pc, #576]	; (80072f8 <CMD_Handler+0x618>)
 80070b6:	f7ff fc97 	bl	80069e8 <SendRsp>
	   break;
 80070ba:	e10d      	b.n	80072d8 <CMD_Handler+0x5f8>
	   case	OFF_B2:
	   		Off_B2();
 80070bc:	f7fa f884 	bl	80011c8 <Off_B2>
	   		SendRsp("OFF B2");
 80070c0:	488e      	ldr	r0, [pc, #568]	; (80072fc <CMD_Handler+0x61c>)
 80070c2:	f7ff fc91 	bl	80069e8 <SendRsp>
	   break;
 80070c6:	e107      	b.n	80072d8 <CMD_Handler+0x5f8>
	   case	OFF_B3:
	   	   	Off_B3();
 80070c8:	f7fa f888 	bl	80011dc <Off_B3>
	   	   	SendRsp("OFF B3");
 80070cc:	488c      	ldr	r0, [pc, #560]	; (8007300 <CMD_Handler+0x620>)
 80070ce:	f7ff fc8b 	bl	80069e8 <SendRsp>
	   break;
 80070d2:	e101      	b.n	80072d8 <CMD_Handler+0x5f8>
	   case	DIS_M1:
		   Dis_M1();
 80070d4:	f7fa f88c 	bl	80011f0 <Dis_M1>
		   SendRsp("DIS M1");
 80070d8:	488a      	ldr	r0, [pc, #552]	; (8007304 <CMD_Handler+0x624>)
 80070da:	f7ff fc85 	bl	80069e8 <SendRsp>
	   break;
 80070de:	e0fb      	b.n	80072d8 <CMD_Handler+0x5f8>
	   case DIS_M2:
		   Dis_M2();
 80070e0:	f7fa f891 	bl	8001206 <Dis_M2>
		   SendRsp("DIS M2");
 80070e4:	4888      	ldr	r0, [pc, #544]	; (8007308 <CMD_Handler+0x628>)
 80070e6:	f7ff fc7f 	bl	80069e8 <SendRsp>
	   break;
 80070ea:	e0f5      	b.n	80072d8 <CMD_Handler+0x5f8>
	   case EN_M1:
		   En_M1();
 80070ec:	f7fa f896 	bl	800121c <En_M1>
		   SendRsp("EN M1");
 80070f0:	4886      	ldr	r0, [pc, #536]	; (800730c <CMD_Handler+0x62c>)
 80070f2:	f7ff fc79 	bl	80069e8 <SendRsp>
	   break;
 80070f6:	e0ef      	b.n	80072d8 <CMD_Handler+0x5f8>
	   case	EN_M2:
		   En_M2();
 80070f8:	f7fa f89b 	bl	8001232 <En_M2>
		   SendRsp("EN M2");
 80070fc:	4884      	ldr	r0, [pc, #528]	; (8007310 <CMD_Handler+0x630>)
 80070fe:	f7ff fc73 	bl	80069e8 <SendRsp>
	   break;
 8007102:	e0e9      	b.n	80072d8 <CMD_Handler+0x5f8>
	   case G_PARAM1:
		    PrintParam(0);
 8007104:	2000      	movs	r0, #0
 8007106:	f7ff fc8b 	bl	8006a20 <PrintParam>
	   break;
 800710a:	e0e5      	b.n	80072d8 <CMD_Handler+0x5f8>
	   case G_PARAM2:
		    PrintParam(1);
 800710c:	2001      	movs	r0, #1
 800710e:	f7ff fc87 	bl	8006a20 <PrintParam>
	   break;
 8007112:	e0e1      	b.n	80072d8 <CMD_Handler+0x5f8>
	   case  SW1_ON:
		   switch_state[0] = true;
 8007114:	4b7f      	ldr	r3, [pc, #508]	; (8007314 <CMD_Handler+0x634>)
 8007116:	2201      	movs	r2, #1
 8007118:	701a      	strb	r2, [r3, #0]
		   SendRsp("SW1 is ON");
 800711a:	487f      	ldr	r0, [pc, #508]	; (8007318 <CMD_Handler+0x638>)
 800711c:	f7ff fc64 	bl	80069e8 <SendRsp>
	   break;
 8007120:	e0da      	b.n	80072d8 <CMD_Handler+0x5f8>
	   case SW2_ON:
		   switch_state[1] = true;
 8007122:	4b7c      	ldr	r3, [pc, #496]	; (8007314 <CMD_Handler+0x634>)
 8007124:	2201      	movs	r2, #1
 8007126:	705a      	strb	r2, [r3, #1]
		   SendRsp("SW2 is ON");
 8007128:	487c      	ldr	r0, [pc, #496]	; (800731c <CMD_Handler+0x63c>)
 800712a:	f7ff fc5d 	bl	80069e8 <SendRsp>
	   break;
 800712e:	e0d3      	b.n	80072d8 <CMD_Handler+0x5f8>
	   case SW1_OFF:
		   switch_state[0] = false;
 8007130:	4b78      	ldr	r3, [pc, #480]	; (8007314 <CMD_Handler+0x634>)
 8007132:	2200      	movs	r2, #0
 8007134:	701a      	strb	r2, [r3, #0]
		   SendRsp("SW1 is OFF");
 8007136:	487a      	ldr	r0, [pc, #488]	; (8007320 <CMD_Handler+0x640>)
 8007138:	f7ff fc56 	bl	80069e8 <SendRsp>
	   break;
 800713c:	e0cc      	b.n	80072d8 <CMD_Handler+0x5f8>
	   case SW2_OFF:
		   switch_state[1] = false;
 800713e:	4b75      	ldr	r3, [pc, #468]	; (8007314 <CMD_Handler+0x634>)
 8007140:	2200      	movs	r2, #0
 8007142:	705a      	strb	r2, [r3, #1]
		   SendRsp("SW1 is OFF");
 8007144:	4876      	ldr	r0, [pc, #472]	; (8007320 <CMD_Handler+0x640>)
 8007146:	f7ff fc4f 	bl	80069e8 <SendRsp>
	   break;
 800714a:	e0c5      	b.n	80072d8 <CMD_Handler+0x5f8>
	   case ON1:
		       fuse_state[0] = true;
 800714c:	4b75      	ldr	r3, [pc, #468]	; (8007324 <CMD_Handler+0x644>)
 800714e:	2201      	movs	r2, #1
 8007150:	701a      	strb	r2, [r3, #0]
		       save_param[0] = true;
 8007152:	4b75      	ldr	r3, [pc, #468]	; (8007328 <CMD_Handler+0x648>)
 8007154:	2201      	movs	r2, #1
 8007156:	701a      	strb	r2, [r3, #0]
	  		   SendRsp("FUSE 1 is ON");
 8007158:	4874      	ldr	r0, [pc, #464]	; (800732c <CMD_Handler+0x64c>)
 800715a:	f7ff fc45 	bl	80069e8 <SendRsp>
	  	   break;
 800715e:	e0bb      	b.n	80072d8 <CMD_Handler+0x5f8>
	   case ON2:
		       fuse_state[1] = true;
 8007160:	4b70      	ldr	r3, [pc, #448]	; (8007324 <CMD_Handler+0x644>)
 8007162:	2201      	movs	r2, #1
 8007164:	705a      	strb	r2, [r3, #1]
		   	   save_param[1] = true;
 8007166:	4b70      	ldr	r3, [pc, #448]	; (8007328 <CMD_Handler+0x648>)
 8007168:	2201      	movs	r2, #1
 800716a:	705a      	strb	r2, [r3, #1]
	  		   SendRsp("FUSE 2 is ON");
 800716c:	4870      	ldr	r0, [pc, #448]	; (8007330 <CMD_Handler+0x650>)
 800716e:	f7ff fc3b 	bl	80069e8 <SendRsp>
	  	   break;
 8007172:	e0b1      	b.n	80072d8 <CMD_Handler+0x5f8>
	   case OFF1:
		       fuse_state[0] = false;
 8007174:	4b6b      	ldr	r3, [pc, #428]	; (8007324 <CMD_Handler+0x644>)
 8007176:	2200      	movs	r2, #0
 8007178:	701a      	strb	r2, [r3, #0]
		   	   save_param[0] = true;
 800717a:	4b6b      	ldr	r3, [pc, #428]	; (8007328 <CMD_Handler+0x648>)
 800717c:	2201      	movs	r2, #1
 800717e:	701a      	strb	r2, [r3, #0]
	  		   SendRsp("FUSE 1 is OFF");
 8007180:	486c      	ldr	r0, [pc, #432]	; (8007334 <CMD_Handler+0x654>)
 8007182:	f7ff fc31 	bl	80069e8 <SendRsp>
	  	   break;
 8007186:	e0a7      	b.n	80072d8 <CMD_Handler+0x5f8>
	   case OFF2:
		       fuse_state[1] = false;
 8007188:	4b66      	ldr	r3, [pc, #408]	; (8007324 <CMD_Handler+0x644>)
 800718a:	2200      	movs	r2, #0
 800718c:	705a      	strb	r2, [r3, #1]
		   	   save_param[1] = true;
 800718e:	4b66      	ldr	r3, [pc, #408]	; (8007328 <CMD_Handler+0x648>)
 8007190:	2201      	movs	r2, #1
 8007192:	705a      	strb	r2, [r3, #1]
	  		   SendRsp("FUSE 2 is OFF");
 8007194:	4868      	ldr	r0, [pc, #416]	; (8007338 <CMD_Handler+0x658>)
 8007196:	f7ff fc27 	bl	80069e8 <SendRsp>
	   break;
 800719a:	e09d      	b.n	80072d8 <CMD_Handler+0x5f8>

	   case SET1_I:
		        if( getFuse_I(&setVal))
 800719c:	4867      	ldr	r0, [pc, #412]	; (800733c <CMD_Handler+0x65c>)
 800719e:	f7ff fd69 	bl	8006c74 <getFuse_I>
 80071a2:	4603      	mov	r3, r0
 80071a4:	2b00      	cmp	r3, #0
 80071a6:	f000 8090 	beq.w	80072ca <CMD_Handler+0x5ea>
		        {
		        	protetionCurr[0] = setVal;
 80071aa:	4b64      	ldr	r3, [pc, #400]	; (800733c <CMD_Handler+0x65c>)
 80071ac:	681b      	ldr	r3, [r3, #0]
 80071ae:	ee07 3a90 	vmov	s15, r3
 80071b2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80071b6:	4b62      	ldr	r3, [pc, #392]	; (8007340 <CMD_Handler+0x660>)
 80071b8:	edc3 7a00 	vstr	s15, [r3]
		        	savePrtCurr[0] = true;;
 80071bc:	4b61      	ldr	r3, [pc, #388]	; (8007344 <CMD_Handler+0x664>)
 80071be:	2201      	movs	r2, #1
 80071c0:	701a      	strb	r2, [r3, #0]
		        	sprintf(tempStr, "Set Protection Current M1  to %d \n",  setVal);
 80071c2:	4b5e      	ldr	r3, [pc, #376]	; (800733c <CMD_Handler+0x65c>)
 80071c4:	681a      	ldr	r2, [r3, #0]
 80071c6:	463b      	mov	r3, r7
 80071c8:	495f      	ldr	r1, [pc, #380]	; (8007348 <CMD_Handler+0x668>)
 80071ca:	4618      	mov	r0, r3
 80071cc:	f008 f922 	bl	800f414 <siprintf>
		        	SendRsp(tempStr);
 80071d0:	463b      	mov	r3, r7
 80071d2:	4618      	mov	r0, r3
 80071d4:	f7ff fc08 	bl	80069e8 <SendRsp>
		        }
	   break;
 80071d8:	e077      	b.n	80072ca <CMD_Handler+0x5ea>
	   case SET1_T:
		        if(getFuse_T(&setVal))
 80071da:	4858      	ldr	r0, [pc, #352]	; (800733c <CMD_Handler+0x65c>)
 80071dc:	f7ff fd64 	bl	8006ca8 <getFuse_T>
 80071e0:	4603      	mov	r3, r0
 80071e2:	2b00      	cmp	r3, #0
 80071e4:	d073      	beq.n	80072ce <CMD_Handler+0x5ee>
		        {
		        	protectionTime[0] =  setVal;
 80071e6:	4b55      	ldr	r3, [pc, #340]	; (800733c <CMD_Handler+0x65c>)
 80071e8:	681b      	ldr	r3, [r3, #0]
 80071ea:	ee07 3a90 	vmov	s15, r3
 80071ee:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80071f2:	4b56      	ldr	r3, [pc, #344]	; (800734c <CMD_Handler+0x66c>)
 80071f4:	edc3 7a00 	vstr	s15, [r3]
                    saveTime[0] = true;
 80071f8:	4b55      	ldr	r3, [pc, #340]	; (8007350 <CMD_Handler+0x670>)
 80071fa:	2201      	movs	r2, #1
 80071fc:	701a      	strb	r2, [r3, #0]
                    sprintf(tempStr, "Set Protection Time M1  to %d \n",  setVal);
 80071fe:	4b4f      	ldr	r3, [pc, #316]	; (800733c <CMD_Handler+0x65c>)
 8007200:	681a      	ldr	r2, [r3, #0]
 8007202:	463b      	mov	r3, r7
 8007204:	4953      	ldr	r1, [pc, #332]	; (8007354 <CMD_Handler+0x674>)
 8007206:	4618      	mov	r0, r3
 8007208:	f008 f904 	bl	800f414 <siprintf>
                    SendRsp(tempStr);
 800720c:	463b      	mov	r3, r7
 800720e:	4618      	mov	r0, r3
 8007210:	f7ff fbea 	bl	80069e8 <SendRsp>
		        }
	   break;
 8007214:	e05b      	b.n	80072ce <CMD_Handler+0x5ee>
	   case SET2_I:
		          if( getFuse_I(&setVal))
 8007216:	4849      	ldr	r0, [pc, #292]	; (800733c <CMD_Handler+0x65c>)
 8007218:	f7ff fd2c 	bl	8006c74 <getFuse_I>
 800721c:	4603      	mov	r3, r0
 800721e:	2b00      	cmp	r3, #0
 8007220:	d057      	beq.n	80072d2 <CMD_Handler+0x5f2>
				  {
				     protetionCurr[1] = setVal;
 8007222:	4b46      	ldr	r3, [pc, #280]	; (800733c <CMD_Handler+0x65c>)
 8007224:	681b      	ldr	r3, [r3, #0]
 8007226:	ee07 3a90 	vmov	s15, r3
 800722a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800722e:	4b44      	ldr	r3, [pc, #272]	; (8007340 <CMD_Handler+0x660>)
 8007230:	edc3 7a01 	vstr	s15, [r3, #4]
				     savePrtCurr[1] = true;
 8007234:	4b43      	ldr	r3, [pc, #268]	; (8007344 <CMD_Handler+0x664>)
 8007236:	2201      	movs	r2, #1
 8007238:	705a      	strb	r2, [r3, #1]
				     sprintf(tempStr, "Set Protection Current M2  to %d \n",  setVal);
 800723a:	4b40      	ldr	r3, [pc, #256]	; (800733c <CMD_Handler+0x65c>)
 800723c:	681a      	ldr	r2, [r3, #0]
 800723e:	463b      	mov	r3, r7
 8007240:	4945      	ldr	r1, [pc, #276]	; (8007358 <CMD_Handler+0x678>)
 8007242:	4618      	mov	r0, r3
 8007244:	f008 f8e6 	bl	800f414 <siprintf>
                     SendRsp(tempStr);
 8007248:	463b      	mov	r3, r7
 800724a:	4618      	mov	r0, r3
 800724c:	f7ff fbcc 	bl	80069e8 <SendRsp>
				  }
	   break;
 8007250:	e03f      	b.n	80072d2 <CMD_Handler+0x5f2>
	   case SET2_T:
		           if(getFuse_T(&setVal))
 8007252:	483a      	ldr	r0, [pc, #232]	; (800733c <CMD_Handler+0x65c>)
 8007254:	f7ff fd28 	bl	8006ca8 <getFuse_T>
 8007258:	4603      	mov	r3, r0
 800725a:	2b00      	cmp	r3, #0
 800725c:	d03b      	beq.n	80072d6 <CMD_Handler+0x5f6>
		   		   {
		   		      protectionTime[1] =  setVal;
 800725e:	4b37      	ldr	r3, [pc, #220]	; (800733c <CMD_Handler+0x65c>)
 8007260:	681b      	ldr	r3, [r3, #0]
 8007262:	ee07 3a90 	vmov	s15, r3
 8007266:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800726a:	4b38      	ldr	r3, [pc, #224]	; (800734c <CMD_Handler+0x66c>)
 800726c:	edc3 7a01 	vstr	s15, [r3, #4]
		              saveTime[1] = true;
 8007270:	4b37      	ldr	r3, [pc, #220]	; (8007350 <CMD_Handler+0x670>)
 8007272:	2201      	movs	r2, #1
 8007274:	705a      	strb	r2, [r3, #1]
		              sprintf(tempStr, "Set Protection Time M2  to %d \n",  setVal);
 8007276:	4b31      	ldr	r3, [pc, #196]	; (800733c <CMD_Handler+0x65c>)
 8007278:	681a      	ldr	r2, [r3, #0]
 800727a:	463b      	mov	r3, r7
 800727c:	4937      	ldr	r1, [pc, #220]	; (800735c <CMD_Handler+0x67c>)
 800727e:	4618      	mov	r0, r3
 8007280:	f008 f8c8 	bl	800f414 <siprintf>
		              SendRsp(tempStr);
 8007284:	463b      	mov	r3, r7
 8007286:	4618      	mov	r0, r3
 8007288:	f7ff fbae 	bl	80069e8 <SendRsp>
		   		   }

	   break;
 800728c:	e023      	b.n	80072d6 <CMD_Handler+0x5f6>
	   case RESTART1:
             restartFuse[0] = true;
 800728e:	4b34      	ldr	r3, [pc, #208]	; (8007360 <CMD_Handler+0x680>)
 8007290:	2201      	movs	r2, #1
 8007292:	701a      	strb	r2, [r3, #0]
             SendRsp("Restart fuse M1");
 8007294:	4833      	ldr	r0, [pc, #204]	; (8007364 <CMD_Handler+0x684>)
 8007296:	f7ff fba7 	bl	80069e8 <SendRsp>
	   break;
 800729a:	e01d      	b.n	80072d8 <CMD_Handler+0x5f8>
	   case RESTART2:
		     restartFuse[1] = true;
 800729c:	4b30      	ldr	r3, [pc, #192]	; (8007360 <CMD_Handler+0x680>)
 800729e:	2201      	movs	r2, #1
 80072a0:	705a      	strb	r2, [r3, #1]
		     SendRsp("Restart fuse M2");
 80072a2:	4831      	ldr	r0, [pc, #196]	; (8007368 <CMD_Handler+0x688>)
 80072a4:	f7ff fba0 	bl	80069e8 <SendRsp>
	   break;
 80072a8:	e016      	b.n	80072d8 <CMD_Handler+0x5f8>
	   default:     SendRsp("Wrong CMD"); break;
 80072aa:	4830      	ldr	r0, [pc, #192]	; (800736c <CMD_Handler+0x68c>)
 80072ac:	f7ff fb9c 	bl	80069e8 <SendRsp>
 80072b0:	e012      	b.n	80072d8 <CMD_Handler+0x5f8>
	   break;
 80072b2:	bf00      	nop
 80072b4:	e010      	b.n	80072d8 <CMD_Handler+0x5f8>
	   break;
 80072b6:	bf00      	nop
 80072b8:	e00e      	b.n	80072d8 <CMD_Handler+0x5f8>
	   break;
 80072ba:	bf00      	nop
 80072bc:	e00c      	b.n	80072d8 <CMD_Handler+0x5f8>
	   break;
 80072be:	bf00      	nop
 80072c0:	e00a      	b.n	80072d8 <CMD_Handler+0x5f8>
	   break;
 80072c2:	bf00      	nop
 80072c4:	e008      	b.n	80072d8 <CMD_Handler+0x5f8>
	   break;
 80072c6:	bf00      	nop
 80072c8:	e006      	b.n	80072d8 <CMD_Handler+0x5f8>
	   break;
 80072ca:	bf00      	nop
 80072cc:	e004      	b.n	80072d8 <CMD_Handler+0x5f8>
	   break;
 80072ce:	bf00      	nop
 80072d0:	e002      	b.n	80072d8 <CMD_Handler+0x5f8>
	   break;
 80072d2:	bf00      	nop
 80072d4:	e000      	b.n	80072d8 <CMD_Handler+0x5f8>
	   break;
 80072d6:	bf00      	nop
	}

	numCMD = 0;
 80072d8:	4b25      	ldr	r3, [pc, #148]	; (8007370 <CMD_Handler+0x690>)
 80072da:	2200      	movs	r2, #0
 80072dc:	701a      	strb	r2, [r3, #0]
 80072de:	e000      	b.n	80072e2 <CMD_Handler+0x602>
		return;
 80072e0:	bf00      	nop
}
 80072e2:	3780      	adds	r7, #128	; 0x80
 80072e4:	46bd      	mov	sp, r7
 80072e6:	bd80      	pop	{r7, pc}
 80072e8:	08012e70 	.word	0x08012e70
 80072ec:	08012e7c 	.word	0x08012e7c
 80072f0:	08012e84 	.word	0x08012e84
 80072f4:	08012e8c 	.word	0x08012e8c
 80072f8:	08012e94 	.word	0x08012e94
 80072fc:	08012e9c 	.word	0x08012e9c
 8007300:	08012ea4 	.word	0x08012ea4
 8007304:	08012eac 	.word	0x08012eac
 8007308:	08012eb4 	.word	0x08012eb4
 800730c:	08012ebc 	.word	0x08012ebc
 8007310:	08012ec4 	.word	0x08012ec4
 8007314:	2000122c 	.word	0x2000122c
 8007318:	08012ecc 	.word	0x08012ecc
 800731c:	08012ed8 	.word	0x08012ed8
 8007320:	08012ee4 	.word	0x08012ee4
 8007324:	20001230 	.word	0x20001230
 8007328:	20001234 	.word	0x20001234
 800732c:	08012ef0 	.word	0x08012ef0
 8007330:	08012f00 	.word	0x08012f00
 8007334:	08012f10 	.word	0x08012f10
 8007338:	08012f20 	.word	0x08012f20
 800733c:	20001238 	.word	0x20001238
 8007340:	20001248 	.word	0x20001248
 8007344:	2000123c 	.word	0x2000123c
 8007348:	08012f30 	.word	0x08012f30
 800734c:	20001250 	.word	0x20001250
 8007350:	20001240 	.word	0x20001240
 8007354:	08012f54 	.word	0x08012f54
 8007358:	08012f74 	.word	0x08012f74
 800735c:	08012f98 	.word	0x08012f98
 8007360:	20001244 	.word	0x20001244
 8007364:	08012fb8 	.word	0x08012fb8
 8007368:	08012fc8 	.word	0x08012fc8
 800736c:	08012fd8 	.word	0x08012fd8
 8007370:	20000ad7 	.word	0x20000ad7

08007374 <SendReq>:
};*/

#define PM_MAX_UART_MSG_LEN	128
uint8_t tx_buf[PM_MAX_UART_MSG_LEN];
void SendReq (void)
{
 8007374:	b580      	push	{r7, lr}
 8007376:	b086      	sub	sp, #24
 8007378:	af00      	add	r7, sp, #0
	uint8_t msg_len = 0;
 800737a:	2300      	movs	r3, #0
 800737c:	75fb      	strb	r3, [r7, #23]
	struct pm_request_messages req = {.flags = true, .measurements = false}; // org
 800737e:	1d3b      	adds	r3, r7, #4
 8007380:	2200      	movs	r2, #0
 8007382:	601a      	str	r2, [r3, #0]
 8007384:	605a      	str	r2, [r3, #4]
 8007386:	609a      	str	r2, [r3, #8]
 8007388:	60da      	str	r2, [r3, #12]
 800738a:	2301      	movs	r3, #1
 800738c:	717b      	strb	r3, [r7, #5]





	req.fuseRestart = 0;// fuse_set_data[ind].fuseRestart;
 800738e:	2300      	movs	r3, #0
 8007390:	71bb      	strb	r3, [r7, #6]
	req.fuseParamSave = 0;//fuse_set_data[ind].fuseParamSave;
 8007392:	2300      	movs	r3, #0
 8007394:	71fb      	strb	r3, [r7, #7]
	req.fuseON_OFF = pm_measurements[0].fuseON_OFF_State; //fuse_set_data[ind].fuseON_OFF;
 8007396:	4b7a      	ldr	r3, [pc, #488]	; (8007580 <SendReq+0x20c>)
 8007398:	7e1b      	ldrb	r3, [r3, #24]
 800739a:	723b      	strb	r3, [r7, #8]
	req.fuseEN = pm_measurements[0].fuseEnabled;//fuse_set_data[ind].fuseEN;
 800739c:	4b78      	ldr	r3, [pc, #480]	; (8007580 <SendReq+0x20c>)
 800739e:	7e9b      	ldrb	r3, [r3, #26]
 80073a0:	727b      	strb	r3, [r7, #9]
	req.fuseProtectionCurrent = pm_measurements[0].fuseProtectionCurrent;// fuse_set_data[ind].fuseProtectionCurrent;
 80073a2:	4b77      	ldr	r3, [pc, #476]	; (8007580 <SendReq+0x20c>)
 80073a4:	69db      	ldr	r3, [r3, #28]
 80073a6:	60fb      	str	r3, [r7, #12]
	req.fuseProtectionTime = pm_measurements[0].fuseProtectionTime; //fuse_set_data[ind].fuseProtectionTime;
 80073a8:	4b75      	ldr	r3, [pc, #468]	; (8007580 <SendReq+0x20c>)
 80073aa:	6a1b      	ldr	r3, [r3, #32]
 80073ac:	613b      	str	r3, [r7, #16]

	if(restartFuse[0])
 80073ae:	4b75      	ldr	r3, [pc, #468]	; (8007584 <SendReq+0x210>)
 80073b0:	781b      	ldrb	r3, [r3, #0]
 80073b2:	2b00      	cmp	r3, #0
 80073b4:	d004      	beq.n	80073c0 <SendReq+0x4c>
	{
		req.fuseRestart = true;
 80073b6:	2301      	movs	r3, #1
 80073b8:	71bb      	strb	r3, [r7, #6]
		restartFuse[0] = false;
 80073ba:	4b72      	ldr	r3, [pc, #456]	; (8007584 <SendReq+0x210>)
 80073bc:	2200      	movs	r2, #0
 80073be:	701a      	strb	r2, [r3, #0]
	}

	if(save_param[0])
 80073c0:	4b71      	ldr	r3, [pc, #452]	; (8007588 <SendReq+0x214>)
 80073c2:	781b      	ldrb	r3, [r3, #0]
 80073c4:	2b00      	cmp	r3, #0
 80073c6:	d007      	beq.n	80073d8 <SendReq+0x64>
	{
		req.fuseON_OFF = fuse_state[0];
 80073c8:	4b70      	ldr	r3, [pc, #448]	; (800758c <SendReq+0x218>)
 80073ca:	781b      	ldrb	r3, [r3, #0]
 80073cc:	723b      	strb	r3, [r7, #8]
		save_param[0] = false;
 80073ce:	4b6e      	ldr	r3, [pc, #440]	; (8007588 <SendReq+0x214>)
 80073d0:	2200      	movs	r2, #0
 80073d2:	701a      	strb	r2, [r3, #0]
		req.fuseParamSave = true;
 80073d4:	2301      	movs	r3, #1
 80073d6:	71fb      	strb	r3, [r7, #7]

	}

	if(savePrtCurr[0])
 80073d8:	4b6d      	ldr	r3, [pc, #436]	; (8007590 <SendReq+0x21c>)
 80073da:	781b      	ldrb	r3, [r3, #0]
 80073dc:	2b00      	cmp	r3, #0
 80073de:	d007      	beq.n	80073f0 <SendReq+0x7c>
	{
		req.fuseProtectionCurrent = protetionCurr[0];
 80073e0:	4b6c      	ldr	r3, [pc, #432]	; (8007594 <SendReq+0x220>)
 80073e2:	681b      	ldr	r3, [r3, #0]
 80073e4:	60fb      	str	r3, [r7, #12]
		savePrtCurr[0] = false;
 80073e6:	4b6a      	ldr	r3, [pc, #424]	; (8007590 <SendReq+0x21c>)
 80073e8:	2200      	movs	r2, #0
 80073ea:	701a      	strb	r2, [r3, #0]
		req.fuseParamSave = true;
 80073ec:	2301      	movs	r3, #1
 80073ee:	71fb      	strb	r3, [r7, #7]
	}
	if(saveTime[0])
 80073f0:	4b69      	ldr	r3, [pc, #420]	; (8007598 <SendReq+0x224>)
 80073f2:	781b      	ldrb	r3, [r3, #0]
 80073f4:	2b00      	cmp	r3, #0
 80073f6:	d007      	beq.n	8007408 <SendReq+0x94>
	{
		req.fuseProtectionTime = protectionTime[0];
 80073f8:	4b68      	ldr	r3, [pc, #416]	; (800759c <SendReq+0x228>)
 80073fa:	681b      	ldr	r3, [r3, #0]
 80073fc:	613b      	str	r3, [r7, #16]
		saveTime[0] = false;
 80073fe:	4b66      	ldr	r3, [pc, #408]	; (8007598 <SendReq+0x224>)
 8007400:	2200      	movs	r2, #0
 8007402:	701a      	strb	r2, [r3, #0]
		req.fuseParamSave = true;
 8007404:	2301      	movs	r3, #1
 8007406:	71fb      	strb	r3, [r7, #7]
	}

	msg_len = pm_request_messages_encode(&req, &tx_buf[0], PM_MAX_UART_MSG_LEN);
 8007408:	1d3b      	adds	r3, r7, #4
 800740a:	2280      	movs	r2, #128	; 0x80
 800740c:	4964      	ldr	r1, [pc, #400]	; (80075a0 <SendReq+0x22c>)
 800740e:	4618      	mov	r0, r3
 8007410:	f000 febb 	bl	800818a <pm_request_messages_encode>
 8007414:	4603      	mov	r3, r0
 8007416:	75fb      	strb	r3, [r7, #23]
	HAL_UART_Transmit(&huart1, (uint8_t*)&tx_buf[0], msg_len, 100);
 8007418:	7dfb      	ldrb	r3, [r7, #23]
 800741a:	b29a      	uxth	r2, r3
 800741c:	2364      	movs	r3, #100	; 0x64
 800741e:	4960      	ldr	r1, [pc, #384]	; (80075a0 <SendReq+0x22c>)
 8007420:	4860      	ldr	r0, [pc, #384]	; (80075a4 <SendReq+0x230>)
 8007422:	f004 fdff 	bl	800c024 <HAL_UART_Transmit>
	if(req.fuseParamSave == true)
 8007426:	79fb      	ldrb	r3, [r7, #7]
 8007428:	2b00      	cmp	r3, #0
 800742a:	d003      	beq.n	8007434 <SendReq+0xc0>
	{
		HAL_Delay(500);
 800742c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8007430:	f001 fc18 	bl	8008c64 <HAL_Delay>
	}
	HAL_Delay(50);
 8007434:	2032      	movs	r0, #50	; 0x32
 8007436:	f001 fc15 	bl	8008c64 <HAL_Delay>

	req.fuseRestart = 0;// fuse_set_data[ind].fuseRestart;
 800743a:	2300      	movs	r3, #0
 800743c:	71bb      	strb	r3, [r7, #6]
	req.fuseParamSave = 0;//fuse_set_data[ind].fuseParamSave;
 800743e:	2300      	movs	r3, #0
 8007440:	71fb      	strb	r3, [r7, #7]
	req.fuseON_OFF = pm_measurements[1].fuseON_OFF_State; //fuse_set_data[ind].fuseON_OFF;
 8007442:	4b4f      	ldr	r3, [pc, #316]	; (8007580 <SendReq+0x20c>)
 8007444:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8007448:	723b      	strb	r3, [r7, #8]
	req.fuseEN = pm_measurements[1].fuseEnabled;//fuse_set_data[ind].fuseEN;
 800744a:	4b4d      	ldr	r3, [pc, #308]	; (8007580 <SendReq+0x20c>)
 800744c:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 8007450:	727b      	strb	r3, [r7, #9]
	req.fuseProtectionCurrent = pm_measurements[1].fuseProtectionCurrent;// fuse_set_data[ind].fuseProtectionCurrent;
 8007452:	4b4b      	ldr	r3, [pc, #300]	; (8007580 <SendReq+0x20c>)
 8007454:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007456:	60fb      	str	r3, [r7, #12]
	req.fuseProtectionTime = pm_measurements[1].fuseProtectionTime; //fuse_set_data[ind].fuseProtectionTime;
 8007458:	4b49      	ldr	r3, [pc, #292]	; (8007580 <SendReq+0x20c>)
 800745a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800745c:	613b      	str	r3, [r7, #16]

	if(restartFuse[1])
 800745e:	4b49      	ldr	r3, [pc, #292]	; (8007584 <SendReq+0x210>)
 8007460:	785b      	ldrb	r3, [r3, #1]
 8007462:	2b00      	cmp	r3, #0
 8007464:	d004      	beq.n	8007470 <SendReq+0xfc>
	{
		req.fuseRestart = true;
 8007466:	2301      	movs	r3, #1
 8007468:	71bb      	strb	r3, [r7, #6]
		restartFuse[1] = false;
 800746a:	4b46      	ldr	r3, [pc, #280]	; (8007584 <SendReq+0x210>)
 800746c:	2200      	movs	r2, #0
 800746e:	705a      	strb	r2, [r3, #1]
	}


	if(save_param[1] == true)
 8007470:	4b45      	ldr	r3, [pc, #276]	; (8007588 <SendReq+0x214>)
 8007472:	785b      	ldrb	r3, [r3, #1]
 8007474:	2b00      	cmp	r3, #0
 8007476:	d007      	beq.n	8007488 <SendReq+0x114>
    {
		req.fuseON_OFF = fuse_state[1];
 8007478:	4b44      	ldr	r3, [pc, #272]	; (800758c <SendReq+0x218>)
 800747a:	785b      	ldrb	r3, [r3, #1]
 800747c:	723b      	strb	r3, [r7, #8]
		req.fuseParamSave = true;
 800747e:	2301      	movs	r3, #1
 8007480:	71fb      	strb	r3, [r7, #7]
		save_param[1] = false;
 8007482:	4b41      	ldr	r3, [pc, #260]	; (8007588 <SendReq+0x214>)
 8007484:	2200      	movs	r2, #0
 8007486:	705a      	strb	r2, [r3, #1]
	}

	if(savePrtCurr[1])
 8007488:	4b41      	ldr	r3, [pc, #260]	; (8007590 <SendReq+0x21c>)
 800748a:	785b      	ldrb	r3, [r3, #1]
 800748c:	2b00      	cmp	r3, #0
 800748e:	d007      	beq.n	80074a0 <SendReq+0x12c>
	{
		req.fuseProtectionCurrent = protetionCurr[1];
 8007490:	4b40      	ldr	r3, [pc, #256]	; (8007594 <SendReq+0x220>)
 8007492:	685b      	ldr	r3, [r3, #4]
 8007494:	60fb      	str	r3, [r7, #12]
		savePrtCurr[1] = false;
 8007496:	4b3e      	ldr	r3, [pc, #248]	; (8007590 <SendReq+0x21c>)
 8007498:	2200      	movs	r2, #0
 800749a:	705a      	strb	r2, [r3, #1]
		req.fuseParamSave = true;
 800749c:	2301      	movs	r3, #1
 800749e:	71fb      	strb	r3, [r7, #7]
	}
	if(saveTime[1])
 80074a0:	4b3d      	ldr	r3, [pc, #244]	; (8007598 <SendReq+0x224>)
 80074a2:	785b      	ldrb	r3, [r3, #1]
 80074a4:	2b00      	cmp	r3, #0
 80074a6:	d007      	beq.n	80074b8 <SendReq+0x144>
	{
		req.fuseProtectionTime = protectionTime[1];
 80074a8:	4b3c      	ldr	r3, [pc, #240]	; (800759c <SendReq+0x228>)
 80074aa:	685b      	ldr	r3, [r3, #4]
 80074ac:	613b      	str	r3, [r7, #16]
		saveTime[1] = false;
 80074ae:	4b3a      	ldr	r3, [pc, #232]	; (8007598 <SendReq+0x224>)
 80074b0:	2200      	movs	r2, #0
 80074b2:	705a      	strb	r2, [r3, #1]
		req.fuseParamSave = true;
 80074b4:	2301      	movs	r3, #1
 80074b6:	71fb      	strb	r3, [r7, #7]
	}

	msg_len = pm_request_messages_encode(&req, &tx_buf[0], PM_MAX_UART_MSG_LEN);
 80074b8:	1d3b      	adds	r3, r7, #4
 80074ba:	2280      	movs	r2, #128	; 0x80
 80074bc:	4938      	ldr	r1, [pc, #224]	; (80075a0 <SendReq+0x22c>)
 80074be:	4618      	mov	r0, r3
 80074c0:	f000 fe63 	bl	800818a <pm_request_messages_encode>
 80074c4:	4603      	mov	r3, r0
 80074c6:	75fb      	strb	r3, [r7, #23]
    HAL_UART_Transmit(&huart2, (uint8_t*)&tx_buf[0], msg_len, 100);
 80074c8:	7dfb      	ldrb	r3, [r7, #23]
 80074ca:	b29a      	uxth	r2, r3
 80074cc:	2364      	movs	r3, #100	; 0x64
 80074ce:	4934      	ldr	r1, [pc, #208]	; (80075a0 <SendReq+0x22c>)
 80074d0:	4835      	ldr	r0, [pc, #212]	; (80075a8 <SendReq+0x234>)
 80074d2:	f004 fda7 	bl	800c024 <HAL_UART_Transmit>

	HAL_Delay(50);
 80074d6:	2032      	movs	r0, #50	; 0x32
 80074d8:	f001 fbc4 	bl	8008c64 <HAL_Delay>
	if(req.fuseParamSave == true)
 80074dc:	79fb      	ldrb	r3, [r7, #7]
 80074de:	2b00      	cmp	r3, #0
 80074e0:	d003      	beq.n	80074ea <SendReq+0x176>
	{
		HAL_Delay(500);
 80074e2:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80074e6:	f001 fbbd 	bl	8008c64 <HAL_Delay>
	}



	struct pm_control control_data;
	if(switch_state[0])
 80074ea:	4b30      	ldr	r3, [pc, #192]	; (80075ac <SendReq+0x238>)
 80074ec:	781b      	ldrb	r3, [r3, #0]
 80074ee:	2b00      	cmp	r3, #0
 80074f0:	d006      	beq.n	8007500 <SendReq+0x18c>
	{
		control_data.zcd = false;
 80074f2:	2300      	movs	r3, #0
 80074f4:	707b      	strb	r3, [r7, #1]
		control_data.powerswitch = true;
 80074f6:	2301      	movs	r3, #1
 80074f8:	703b      	strb	r3, [r7, #0]
		control_data.clear_fault = false;
 80074fa:	2300      	movs	r3, #0
 80074fc:	70bb      	strb	r3, [r7, #2]
 80074fe:	e005      	b.n	800750c <SendReq+0x198>
	}
	else
	{
		control_data.zcd = false;
 8007500:	2300      	movs	r3, #0
 8007502:	707b      	strb	r3, [r7, #1]
		control_data.powerswitch = false;
 8007504:	2300      	movs	r3, #0
 8007506:	703b      	strb	r3, [r7, #0]
		control_data.clear_fault = false;
 8007508:	2300      	movs	r3, #0
 800750a:	70bb      	strb	r3, [r7, #2]
	}


	msg_len = pm_control_encode(&control_data, (uint8_t*)&tx_buf[0], PM_MAX_UART_MSG_LEN);
 800750c:	463b      	mov	r3, r7
 800750e:	2280      	movs	r2, #128	; 0x80
 8007510:	4923      	ldr	r1, [pc, #140]	; (80075a0 <SendReq+0x22c>)
 8007512:	4618      	mov	r0, r3
 8007514:	f000 fdc2 	bl	800809c <pm_control_encode>
 8007518:	4603      	mov	r3, r0
 800751a:	75fb      	strb	r3, [r7, #23]
	HAL_UART_Transmit(&huart1, (uint8_t*)&tx_buf[0], msg_len, 100);
 800751c:	7dfb      	ldrb	r3, [r7, #23]
 800751e:	b29a      	uxth	r2, r3
 8007520:	2364      	movs	r3, #100	; 0x64
 8007522:	491f      	ldr	r1, [pc, #124]	; (80075a0 <SendReq+0x22c>)
 8007524:	481f      	ldr	r0, [pc, #124]	; (80075a4 <SendReq+0x230>)
 8007526:	f004 fd7d 	bl	800c024 <HAL_UART_Transmit>
	HAL_Delay(50);
 800752a:	2032      	movs	r0, #50	; 0x32
 800752c:	f001 fb9a 	bl	8008c64 <HAL_Delay>
	if(switch_state[1])
 8007530:	4b1e      	ldr	r3, [pc, #120]	; (80075ac <SendReq+0x238>)
 8007532:	785b      	ldrb	r3, [r3, #1]
 8007534:	2b00      	cmp	r3, #0
 8007536:	d006      	beq.n	8007546 <SendReq+0x1d2>
	{
		control_data.zcd = false;
 8007538:	2300      	movs	r3, #0
 800753a:	707b      	strb	r3, [r7, #1]
		control_data.powerswitch = true;
 800753c:	2301      	movs	r3, #1
 800753e:	703b      	strb	r3, [r7, #0]
		control_data.clear_fault = false;
 8007540:	2300      	movs	r3, #0
 8007542:	70bb      	strb	r3, [r7, #2]
 8007544:	e005      	b.n	8007552 <SendReq+0x1de>
	}
	else
	{
		control_data.zcd = false;
 8007546:	2300      	movs	r3, #0
 8007548:	707b      	strb	r3, [r7, #1]
		control_data.powerswitch = false;
 800754a:	2300      	movs	r3, #0
 800754c:	703b      	strb	r3, [r7, #0]
		control_data.clear_fault = false;
 800754e:	2300      	movs	r3, #0
 8007550:	70bb      	strb	r3, [r7, #2]
	}

	msg_len = pm_control_encode(&control_data, (uint8_t*)&tx_buf[0], PM_MAX_UART_MSG_LEN);
 8007552:	463b      	mov	r3, r7
 8007554:	2280      	movs	r2, #128	; 0x80
 8007556:	4912      	ldr	r1, [pc, #72]	; (80075a0 <SendReq+0x22c>)
 8007558:	4618      	mov	r0, r3
 800755a:	f000 fd9f 	bl	800809c <pm_control_encode>
 800755e:	4603      	mov	r3, r0
 8007560:	75fb      	strb	r3, [r7, #23]
	HAL_UART_Transmit(&huart2, (uint8_t*)&tx_buf[0], msg_len, 100);
 8007562:	7dfb      	ldrb	r3, [r7, #23]
 8007564:	b29a      	uxth	r2, r3
 8007566:	2364      	movs	r3, #100	; 0x64
 8007568:	490d      	ldr	r1, [pc, #52]	; (80075a0 <SendReq+0x22c>)
 800756a:	480f      	ldr	r0, [pc, #60]	; (80075a8 <SendReq+0x234>)
 800756c:	f004 fd5a 	bl	800c024 <HAL_UART_Transmit>
	HAL_Delay(50);
 8007570:	2032      	movs	r0, #50	; 0x32
 8007572:	f001 fb77 	bl	8008c64 <HAL_Delay>

}
 8007576:	bf00      	nop
 8007578:	3718      	adds	r7, #24
 800757a:	46bd      	mov	sp, r7
 800757c:	bd80      	pop	{r7, pc}
 800757e:	bf00      	nop
 8007580:	2000110c 	.word	0x2000110c
 8007584:	20001244 	.word	0x20001244
 8007588:	20001234 	.word	0x20001234
 800758c:	20001230 	.word	0x20001230
 8007590:	2000123c 	.word	0x2000123c
 8007594:	20001248 	.word	0x20001248
 8007598:	20001240 	.word	0x20001240
 800759c:	20001250 	.word	0x20001250
 80075a0:	20001258 	.word	0x20001258
 80075a4:	20000764 	.word	0x20000764
 80075a8:	200007f4 	.word	0x200007f4
 80075ac:	2000122c 	.word	0x2000122c

080075b0 <calculate_crc>:

uint32_t calculate_crc(const uint8_t *msg, size_t len){
 80075b0:	b580      	push	{r7, lr}
 80075b2:	b084      	sub	sp, #16
 80075b4:	af00      	add	r7, sp, #0
 80075b6:	6078      	str	r0, [r7, #4]
 80075b8:	6039      	str	r1, [r7, #0]
	uint32_t crc = HAL_CRC_Calculate(&hcrc, (uint32_t *)msg, len);
 80075ba:	683a      	ldr	r2, [r7, #0]
 80075bc:	6879      	ldr	r1, [r7, #4]
 80075be:	4804      	ldr	r0, [pc, #16]	; (80075d0 <calculate_crc+0x20>)
 80075c0:	f001 fce6 	bl	8008f90 <HAL_CRC_Calculate>
 80075c4:	60f8      	str	r0, [r7, #12]
	return crc;
 80075c6:	68fb      	ldr	r3, [r7, #12]
}
 80075c8:	4618      	mov	r0, r3
 80075ca:	3710      	adds	r7, #16
 80075cc:	46bd      	mov	sp, r7
 80075ce:	bd80      	pop	{r7, pc}
 80075d0:	200006a8 	.word	0x200006a8

080075d4 <pm_process_rx_message>:



 void pm_process_rx_message(size_t ind, uint8_t* message_p, size_t length, uint32_t time_stamp)
{
 80075d4:	b5b0      	push	{r4, r5, r7, lr}
 80075d6:	b0a0      	sub	sp, #128	; 0x80
 80075d8:	af00      	add	r7, sp, #0
 80075da:	60f8      	str	r0, [r7, #12]
 80075dc:	60b9      	str	r1, [r7, #8]
 80075de:	607a      	str	r2, [r7, #4]
 80075e0:	603b      	str	r3, [r7, #0]
	//printf("%s: found msg with len = %zu\n", __func__, length);
	//pm_print_message(message_p, length);

	// ignore messages that are too short (we have at least 4 bytes of CRC)
	if (length < 4) {
 80075e2:	687b      	ldr	r3, [r7, #4]
 80075e4:	2b03      	cmp	r3, #3
 80075e6:	d813      	bhi.n	8007610 <pm_process_rx_message+0x3c>
		pm_rx_error_stats[ind].msg_too_short++;
 80075e8:	4998      	ldr	r1, [pc, #608]	; (800784c <pm_process_rx_message+0x278>)
 80075ea:	68fa      	ldr	r2, [r7, #12]
 80075ec:	4613      	mov	r3, r2
 80075ee:	00db      	lsls	r3, r3, #3
 80075f0:	1a9b      	subs	r3, r3, r2
 80075f2:	009b      	lsls	r3, r3, #2
 80075f4:	440b      	add	r3, r1
 80075f6:	330c      	adds	r3, #12
 80075f8:	681b      	ldr	r3, [r3, #0]
 80075fa:	1c59      	adds	r1, r3, #1
 80075fc:	4893      	ldr	r0, [pc, #588]	; (800784c <pm_process_rx_message+0x278>)
 80075fe:	68fa      	ldr	r2, [r7, #12]
 8007600:	4613      	mov	r3, r2
 8007602:	00db      	lsls	r3, r3, #3
 8007604:	1a9b      	subs	r3, r3, r2
 8007606:	009b      	lsls	r3, r3, #2
 8007608:	4403      	add	r3, r0
 800760a:	330c      	adds	r3, #12
 800760c:	6019      	str	r1, [r3, #0]
		return;
 800760e:	e119      	b.n	8007844 <pm_process_rx_message+0x270>
	}

	enum pm_msg_type msg_type = 0;
 8007610:	2300      	movs	r3, #0
 8007612:	f887 307e 	strb.w	r3, [r7, #126]	; 0x7e
	enum INTERFACE_STATUS result;
	// decode the message header
	cw_unpack_context cw_ctx;
	result = pm_decode_start(&msg_type, &cw_ctx, (void*)message_p, length);
 8007616:	f107 0148 	add.w	r1, r7, #72	; 0x48
 800761a:	f107 007e 	add.w	r0, r7, #126	; 0x7e
 800761e:	687b      	ldr	r3, [r7, #4]
 8007620:	68ba      	ldr	r2, [r7, #8]
 8007622:	f000 fc72 	bl	8007f0a <pm_decode_start>
 8007626:	4603      	mov	r3, r0
 8007628:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f

	if (result == INTERFACE_STATUS_CRC_INVALID) {
 800762c:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 8007630:	2b01      	cmp	r3, #1
 8007632:	d112      	bne.n	800765a <pm_process_rx_message+0x86>
		pm_rx_error_stats[ind].msg_crc++;
 8007634:	4985      	ldr	r1, [pc, #532]	; (800784c <pm_process_rx_message+0x278>)
 8007636:	68fa      	ldr	r2, [r7, #12]
 8007638:	4613      	mov	r3, r2
 800763a:	00db      	lsls	r3, r3, #3
 800763c:	1a9b      	subs	r3, r3, r2
 800763e:	009b      	lsls	r3, r3, #2
 8007640:	440b      	add	r3, r1
 8007642:	3310      	adds	r3, #16
 8007644:	681b      	ldr	r3, [r3, #0]
 8007646:	1c59      	adds	r1, r3, #1
 8007648:	4880      	ldr	r0, [pc, #512]	; (800784c <pm_process_rx_message+0x278>)
 800764a:	68fa      	ldr	r2, [r7, #12]
 800764c:	4613      	mov	r3, r2
 800764e:	00db      	lsls	r3, r3, #3
 8007650:	1a9b      	subs	r3, r3, r2
 8007652:	009b      	lsls	r3, r3, #2
 8007654:	4403      	add	r3, r0
 8007656:	3310      	adds	r3, #16
 8007658:	6019      	str	r1, [r3, #0]
	}

	if (result == INTERFACE_STATUS_MSG_MALFORMED) {
 800765a:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 800765e:	2b02      	cmp	r3, #2
 8007660:	d112      	bne.n	8007688 <pm_process_rx_message+0xb4>
		pm_rx_error_stats[ind].msg_format++;
 8007662:	497a      	ldr	r1, [pc, #488]	; (800784c <pm_process_rx_message+0x278>)
 8007664:	68fa      	ldr	r2, [r7, #12]
 8007666:	4613      	mov	r3, r2
 8007668:	00db      	lsls	r3, r3, #3
 800766a:	1a9b      	subs	r3, r3, r2
 800766c:	009b      	lsls	r3, r3, #2
 800766e:	440b      	add	r3, r1
 8007670:	3314      	adds	r3, #20
 8007672:	681b      	ldr	r3, [r3, #0]
 8007674:	1c59      	adds	r1, r3, #1
 8007676:	4875      	ldr	r0, [pc, #468]	; (800784c <pm_process_rx_message+0x278>)
 8007678:	68fa      	ldr	r2, [r7, #12]
 800767a:	4613      	mov	r3, r2
 800767c:	00db      	lsls	r3, r3, #3
 800767e:	1a9b      	subs	r3, r3, r2
 8007680:	009b      	lsls	r3, r3, #2
 8007682:	4403      	add	r3, r0
 8007684:	3314      	adds	r3, #20
 8007686:	6019      	str	r1, [r3, #0]
	}

	if (result != INTERFACE_STATUS_OK) {
 8007688:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 800768c:	2b00      	cmp	r3, #0
 800768e:	f040 80d8 	bne.w	8007842 <pm_process_rx_message+0x26e>
		//printf("%s: module %d: pm_decode_start error %d\n", __func__, (int)ind+1, (int)result);
		//pm_print_message(message_p, length);
		return;
	}

	switch (msg_type) {
 8007692:	f897 307e 	ldrb.w	r3, [r7, #126]	; 0x7e
 8007696:	2b00      	cmp	r3, #0
 8007698:	d003      	beq.n	80076a2 <pm_process_rx_message+0xce>
 800769a:	2b03      	cmp	r3, #3
 800769c:	f000 808b 	beq.w	80077b6 <pm_process_rx_message+0x1e2>
 80076a0:	e0bb      	b.n	800781a <pm_process_rx_message+0x246>
		case PM_MT_MEASUREMENT: {
			struct Measurements meas;
			result = pm_measurement_decode(&meas, &cw_ctx);
 80076a2:	f107 0248 	add.w	r2, r7, #72	; 0x48
 80076a6:	f107 0314 	add.w	r3, r7, #20
 80076aa:	4611      	mov	r1, r2
 80076ac:	4618      	mov	r0, r3
 80076ae:	f000 fc90 	bl	8007fd2 <pm_measurement_decode>
 80076b2:	4603      	mov	r3, r0
 80076b4:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
			if (result == INTERFACE_STATUS_OK) {
 80076b8:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 80076bc:	2b00      	cmp	r3, #0
 80076be:	d166      	bne.n	800778e <pm_process_rx_message+0x1ba>
				pm_measurements[ind] = meas;
 80076c0:	4a63      	ldr	r2, [pc, #396]	; (8007850 <pm_process_rx_message+0x27c>)
 80076c2:	68fb      	ldr	r3, [r7, #12]
 80076c4:	212c      	movs	r1, #44	; 0x2c
 80076c6:	fb01 f303 	mul.w	r3, r1, r3
 80076ca:	4413      	add	r3, r2
 80076cc:	461d      	mov	r5, r3
 80076ce:	f107 0414 	add.w	r4, r7, #20
 80076d2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80076d4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80076d6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80076d8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80076da:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 80076de:	e885 0007 	stmia.w	r5, {r0, r1, r2}

				fuse_rd_data[ind].data_valid = true;
 80076e2:	495c      	ldr	r1, [pc, #368]	; (8007854 <pm_process_rx_message+0x280>)
 80076e4:	68fa      	ldr	r2, [r7, #12]
 80076e6:	4613      	mov	r3, r2
 80076e8:	005b      	lsls	r3, r3, #1
 80076ea:	4413      	add	r3, r2
 80076ec:	00db      	lsls	r3, r3, #3
 80076ee:	440b      	add	r3, r1
 80076f0:	3310      	adds	r3, #16
 80076f2:	2201      	movs	r2, #1
 80076f4:	701a      	strb	r2, [r3, #0]
				fuse_rd_data[ind].on_protection_state = meas.fuseON_ProtectionState;
 80076f6:	f897 002d 	ldrb.w	r0, [r7, #45]	; 0x2d
 80076fa:	4956      	ldr	r1, [pc, #344]	; (8007854 <pm_process_rx_message+0x280>)
 80076fc:	68fa      	ldr	r2, [r7, #12]
 80076fe:	4613      	mov	r3, r2
 8007700:	005b      	lsls	r3, r3, #1
 8007702:	4413      	add	r3, r2
 8007704:	00db      	lsls	r3, r3, #3
 8007706:	440b      	add	r3, r1
 8007708:	3301      	adds	r3, #1
 800770a:	4602      	mov	r2, r0
 800770c:	701a      	strb	r2, [r3, #0]
				fuse_rd_data[ind].enabled = meas.fuseEnabled;
 800770e:	f897 002e 	ldrb.w	r0, [r7, #46]	; 0x2e
 8007712:	4950      	ldr	r1, [pc, #320]	; (8007854 <pm_process_rx_message+0x280>)
 8007714:	68fa      	ldr	r2, [r7, #12]
 8007716:	4613      	mov	r3, r2
 8007718:	005b      	lsls	r3, r3, #1
 800771a:	4413      	add	r3, r2
 800771c:	00db      	lsls	r3, r3, #3
 800771e:	440b      	add	r3, r1
 8007720:	3302      	adds	r3, #2
 8007722:	4602      	mov	r2, r0
 8007724:	701a      	strb	r2, [r3, #0]
				fuse_rd_data[ind].module_current =  meas.moduleCurrent;
 8007726:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8007728:	484a      	ldr	r0, [pc, #296]	; (8007854 <pm_process_rx_message+0x280>)
 800772a:	68fa      	ldr	r2, [r7, #12]
 800772c:	4613      	mov	r3, r2
 800772e:	005b      	lsls	r3, r3, #1
 8007730:	4413      	add	r3, r2
 8007732:	00db      	lsls	r3, r3, #3
 8007734:	4403      	add	r3, r0
 8007736:	330c      	adds	r3, #12
 8007738:	6019      	str	r1, [r3, #0]
				fuse_rd_data[ind].on_off_state = meas.fuseON_OFF_State;
 800773a:	f897 002c 	ldrb.w	r0, [r7, #44]	; 0x2c
 800773e:	4945      	ldr	r1, [pc, #276]	; (8007854 <pm_process_rx_message+0x280>)
 8007740:	68fa      	ldr	r2, [r7, #12]
 8007742:	4613      	mov	r3, r2
 8007744:	005b      	lsls	r3, r3, #1
 8007746:	4413      	add	r3, r2
 8007748:	00db      	lsls	r3, r3, #3
 800774a:	440b      	add	r3, r1
 800774c:	4602      	mov	r2, r0
 800774e:	701a      	strb	r2, [r3, #0]
				fuse_rd_data[ind].protection_current = meas.fuseProtectionCurrent;
 8007750:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8007752:	4840      	ldr	r0, [pc, #256]	; (8007854 <pm_process_rx_message+0x280>)
 8007754:	68fa      	ldr	r2, [r7, #12]
 8007756:	4613      	mov	r3, r2
 8007758:	005b      	lsls	r3, r3, #1
 800775a:	4413      	add	r3, r2
 800775c:	00db      	lsls	r3, r3, #3
 800775e:	4403      	add	r3, r0
 8007760:	3304      	adds	r3, #4
 8007762:	6019      	str	r1, [r3, #0]
				fuse_rd_data[ind].protection_time = meas.fuseProtectionTime;
 8007764:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8007766:	483b      	ldr	r0, [pc, #236]	; (8007854 <pm_process_rx_message+0x280>)
 8007768:	68fa      	ldr	r2, [r7, #12]
 800776a:	4613      	mov	r3, r2
 800776c:	005b      	lsls	r3, r3, #1
 800776e:	4413      	add	r3, r2
 8007770:	00db      	lsls	r3, r3, #3
 8007772:	4403      	add	r3, r0
 8007774:	3308      	adds	r3, #8
 8007776:	6019      	str	r1, [r3, #0]
				fuse_rd_data[ind].id_uC = meas.id_uc;
 8007778:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800777a:	4836      	ldr	r0, [pc, #216]	; (8007854 <pm_process_rx_message+0x280>)
 800777c:	68fa      	ldr	r2, [r7, #12]
 800777e:	4613      	mov	r3, r2
 8007780:	005b      	lsls	r3, r3, #1
 8007782:	4413      	add	r3, r2
 8007784:	00db      	lsls	r3, r3, #3
 8007786:	4403      	add	r3, r0
 8007788:	3314      	adds	r3, #20
 800778a:	6019      	str	r1, [r3, #0]
				//pm_meas_timestamp[ind] = time_stamp;
			} else {
				//printf("%s: module %d: pm_measurement_decode error %d\n", __func__, (int)ind+1, (int)result);
				pm_rx_error_stats[ind].msg_format++;
			}
			break;
 800778c:	e05a      	b.n	8007844 <pm_process_rx_message+0x270>
				pm_rx_error_stats[ind].msg_format++;
 800778e:	492f      	ldr	r1, [pc, #188]	; (800784c <pm_process_rx_message+0x278>)
 8007790:	68fa      	ldr	r2, [r7, #12]
 8007792:	4613      	mov	r3, r2
 8007794:	00db      	lsls	r3, r3, #3
 8007796:	1a9b      	subs	r3, r3, r2
 8007798:	009b      	lsls	r3, r3, #2
 800779a:	440b      	add	r3, r1
 800779c:	3314      	adds	r3, #20
 800779e:	681b      	ldr	r3, [r3, #0]
 80077a0:	1c59      	adds	r1, r3, #1
 80077a2:	482a      	ldr	r0, [pc, #168]	; (800784c <pm_process_rx_message+0x278>)
 80077a4:	68fa      	ldr	r2, [r7, #12]
 80077a6:	4613      	mov	r3, r2
 80077a8:	00db      	lsls	r3, r3, #3
 80077aa:	1a9b      	subs	r3, r3, r2
 80077ac:	009b      	lsls	r3, r3, #2
 80077ae:	4403      	add	r3, r0
 80077b0:	3314      	adds	r3, #20
 80077b2:	6019      	str	r1, [r3, #0]
			break;
 80077b4:	e046      	b.n	8007844 <pm_process_rx_message+0x270>
		}

		case PM_MT_STATUS_FLAGS: {
			struct pm_status_flags flags;
			result = pm_status_flags_decode(&flags, &cw_ctx);
 80077b6:	f107 0248 	add.w	r2, r7, #72	; 0x48
 80077ba:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80077be:	4611      	mov	r1, r2
 80077c0:	4618      	mov	r0, r3
 80077c2:	f000 fd85 	bl	80082d0 <pm_status_flags_decode>
 80077c6:	4603      	mov	r3, r0
 80077c8:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
			if (result == INTERFACE_STATUS_OK) {
 80077cc:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 80077d0:	2b00      	cmp	r3, #0
 80077d2:	d10e      	bne.n	80077f2 <pm_process_rx_message+0x21e>
				pm_current_status_flags[ind] = flags;
 80077d4:	4920      	ldr	r1, [pc, #128]	; (8007858 <pm_process_rx_message+0x284>)
 80077d6:	68fa      	ldr	r2, [r7, #12]
 80077d8:	4613      	mov	r3, r2
 80077da:	005b      	lsls	r3, r3, #1
 80077dc:	4413      	add	r3, r2
 80077de:	005b      	lsls	r3, r3, #1
 80077e0:	440b      	add	r3, r1
 80077e2:	461a      	mov	r2, r3
 80077e4:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80077e8:	6818      	ldr	r0, [r3, #0]
 80077ea:	6010      	str	r0, [r2, #0]
 80077ec:	889b      	ldrh	r3, [r3, #4]
 80077ee:	8093      	strh	r3, [r2, #4]
				//pm_status_timestamps[ind] = time_stamp;
			} else {
				//printf("%s: module %d: pm_status_flags_decode error %d\n", __func__, (int)ind+1, (int)result);
				pm_rx_error_stats[ind].msg_format++;
			}
			break;
 80077f0:	e028      	b.n	8007844 <pm_process_rx_message+0x270>
				pm_rx_error_stats[ind].msg_format++;
 80077f2:	4916      	ldr	r1, [pc, #88]	; (800784c <pm_process_rx_message+0x278>)
 80077f4:	68fa      	ldr	r2, [r7, #12]
 80077f6:	4613      	mov	r3, r2
 80077f8:	00db      	lsls	r3, r3, #3
 80077fa:	1a9b      	subs	r3, r3, r2
 80077fc:	009b      	lsls	r3, r3, #2
 80077fe:	440b      	add	r3, r1
 8007800:	3314      	adds	r3, #20
 8007802:	681b      	ldr	r3, [r3, #0]
 8007804:	1c59      	adds	r1, r3, #1
 8007806:	4811      	ldr	r0, [pc, #68]	; (800784c <pm_process_rx_message+0x278>)
 8007808:	68fa      	ldr	r2, [r7, #12]
 800780a:	4613      	mov	r3, r2
 800780c:	00db      	lsls	r3, r3, #3
 800780e:	1a9b      	subs	r3, r3, r2
 8007810:	009b      	lsls	r3, r3, #2
 8007812:	4403      	add	r3, r0
 8007814:	3314      	adds	r3, #20
 8007816:	6019      	str	r1, [r3, #0]
			break;
 8007818:	e014      	b.n	8007844 <pm_process_rx_message+0x270>
		}

		default: {
			//printf("%s: module %d: received message with unknown type %d\n", __func__, (int)ind+1, (int)msg_type);
			pm_rx_error_stats[ind].msg_type_unknown++;
 800781a:	490c      	ldr	r1, [pc, #48]	; (800784c <pm_process_rx_message+0x278>)
 800781c:	68fa      	ldr	r2, [r7, #12]
 800781e:	4613      	mov	r3, r2
 8007820:	00db      	lsls	r3, r3, #3
 8007822:	1a9b      	subs	r3, r3, r2
 8007824:	009b      	lsls	r3, r3, #2
 8007826:	440b      	add	r3, r1
 8007828:	3318      	adds	r3, #24
 800782a:	681b      	ldr	r3, [r3, #0]
 800782c:	1c59      	adds	r1, r3, #1
 800782e:	4807      	ldr	r0, [pc, #28]	; (800784c <pm_process_rx_message+0x278>)
 8007830:	68fa      	ldr	r2, [r7, #12]
 8007832:	4613      	mov	r3, r2
 8007834:	00db      	lsls	r3, r3, #3
 8007836:	1a9b      	subs	r3, r3, r2
 8007838:	009b      	lsls	r3, r3, #2
 800783a:	4403      	add	r3, r0
 800783c:	3318      	adds	r3, #24
 800783e:	6019      	str	r1, [r3, #0]
			break;
 8007840:	e000      	b.n	8007844 <pm_process_rx_message+0x270>
		return;
 8007842:	bf00      	nop
		}
	}
}
 8007844:	3780      	adds	r7, #128	; 0x80
 8007846:	46bd      	mov	sp, r7
 8007848:	bdb0      	pop	{r4, r5, r7, pc}
 800784a:	bf00      	nop
 800784c:	20001170 	.word	0x20001170
 8007850:	2000110c 	.word	0x2000110c
 8007854:	200010dc 	.word	0x200010dc
 8007858:	20001164 	.word	0x20001164

0800785c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800785c:	b580      	push	{r7, lr}
 800785e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8007860:	f001 f98f 	bl	8008b82 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8007864:	f000 f832 	bl	80078cc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8007868:	f000 faf2 	bl	8007e50 <MX_GPIO_Init>
  MX_DMA_Init();
 800786c:	f000 fabe 	bl	8007dec <MX_DMA_Init>
  MX_USART1_UART_Init();
 8007870:	f000 f9d4 	bl	8007c1c <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 8007874:	f000 fa20 	bl	8007cb8 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 8007878:	f000 fa6c 	bl	8007d54 <MX_USART3_UART_Init>
  MX_TIM1_Init();
 800787c:	f000 f892 	bl	80079a4 <MX_TIM1_Init>
  MX_TIM3_Init();
 8007880:	f000 f95c 	bl	8007b3c <MX_TIM3_Init>
  MX_CRC_Init();
 8007884:	f000 f86c 	bl	8007960 <MX_CRC_Init>
  /* USER CODE BEGIN 2 */
  HAL_UART_Receive_IT(&huart3, &rxByte, 1);
 8007888:	2201      	movs	r2, #1
 800788a:	490a      	ldr	r1, [pc, #40]	; (80078b4 <main+0x58>)
 800788c:	480a      	ldr	r0, [pc, #40]	; (80078b8 <main+0x5c>)
 800788e:	f004 fc5f 	bl	800c150 <HAL_UART_Receive_IT>
  HAL_UART_Receive_DMA (&huart1, (uint8_t*)&rxDataBuf[0], 217);
 8007892:	22d9      	movs	r2, #217	; 0xd9
 8007894:	4909      	ldr	r1, [pc, #36]	; (80078bc <main+0x60>)
 8007896:	480a      	ldr	r0, [pc, #40]	; (80078c0 <main+0x64>)
 8007898:	f004 fcb0 	bl	800c1fc <HAL_UART_Receive_DMA>
  HAL_UART_Receive_DMA (&huart2, (uint8_t*)&rxDataBuf2[0], 217);
 800789c:	22d9      	movs	r2, #217	; 0xd9
 800789e:	4909      	ldr	r1, [pc, #36]	; (80078c4 <main+0x68>)
 80078a0:	4809      	ldr	r0, [pc, #36]	; (80078c8 <main+0x6c>)
 80078a2:	f004 fcab 	bl	800c1fc <HAL_UART_Receive_DMA>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  CMD_Handler();
 80078a6:	f7ff fa1b 	bl	8006ce0 <CMD_Handler>
	  SendReq ();
 80078aa:	f7ff fd63 	bl	8007374 <SendReq>
	  ReceiveHandler ();
 80078ae:	f7fe ff93 	bl	80067d8 <ReceiveHandler>
	  CMD_Handler();
 80078b2:	e7f8      	b.n	80078a6 <main+0x4a>
 80078b4:	20000ad6 	.word	0x20000ad6
 80078b8:	20000884 	.word	0x20000884
 80078bc:	20000cec 	.word	0x20000cec
 80078c0:	20000764 	.word	0x20000764
 80078c4:	20000ee4 	.word	0x20000ee4
 80078c8:	200007f4 	.word	0x200007f4

080078cc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80078cc:	b580      	push	{r7, lr}
 80078ce:	b094      	sub	sp, #80	; 0x50
 80078d0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80078d2:	f107 0318 	add.w	r3, r7, #24
 80078d6:	2238      	movs	r2, #56	; 0x38
 80078d8:	2100      	movs	r1, #0
 80078da:	4618      	mov	r0, r3
 80078dc:	f007 fdfd 	bl	800f4da <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80078e0:	1d3b      	adds	r3, r7, #4
 80078e2:	2200      	movs	r2, #0
 80078e4:	601a      	str	r2, [r3, #0]
 80078e6:	605a      	str	r2, [r3, #4]
 80078e8:	609a      	str	r2, [r3, #8]
 80078ea:	60da      	str	r2, [r3, #12]
 80078ec:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 80078ee:	2000      	movs	r0, #0
 80078f0:	f002 f9b4 	bl	8009c5c <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80078f4:	2301      	movs	r3, #1
 80078f6:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80078f8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80078fc:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80078fe:	2302      	movs	r3, #2
 8007900:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8007902:	2303      	movs	r3, #3
 8007904:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 8007906:	2301      	movs	r3, #1
 8007908:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 40;
 800790a:	2328      	movs	r3, #40	; 0x28
 800790c:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800790e:	2302      	movs	r3, #2
 8007910:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8007912:	2302      	movs	r3, #2
 8007914:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8007916:	2302      	movs	r3, #2
 8007918:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800791a:	f107 0318 	add.w	r3, r7, #24
 800791e:	4618      	mov	r0, r3
 8007920:	f002 fa50 	bl	8009dc4 <HAL_RCC_OscConfig>
 8007924:	4603      	mov	r3, r0
 8007926:	2b00      	cmp	r3, #0
 8007928:	d001      	beq.n	800792e <SystemClock_Config+0x62>
  {
    Error_Handler();
 800792a:	f000 fae9 	bl	8007f00 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800792e:	230f      	movs	r3, #15
 8007930:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8007932:	2303      	movs	r3, #3
 8007934:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8007936:	2300      	movs	r3, #0
 8007938:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800793a:	2300      	movs	r3, #0
 800793c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800793e:	2300      	movs	r3, #0
 8007940:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8007942:	1d3b      	adds	r3, r7, #4
 8007944:	2104      	movs	r1, #4
 8007946:	4618      	mov	r0, r3
 8007948:	f002 fd54 	bl	800a3f4 <HAL_RCC_ClockConfig>
 800794c:	4603      	mov	r3, r0
 800794e:	2b00      	cmp	r3, #0
 8007950:	d001      	beq.n	8007956 <SystemClock_Config+0x8a>
  {
    Error_Handler();
 8007952:	f000 fad5 	bl	8007f00 <Error_Handler>
  }
}
 8007956:	bf00      	nop
 8007958:	3750      	adds	r7, #80	; 0x50
 800795a:	46bd      	mov	sp, r7
 800795c:	bd80      	pop	{r7, pc}
	...

08007960 <MX_CRC_Init>:
  * @brief CRC Initialization Function
  * @param None
  * @retval None
  */
static void MX_CRC_Init(void)
{
 8007960:	b580      	push	{r7, lr}
 8007962:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 8007964:	4b0d      	ldr	r3, [pc, #52]	; (800799c <MX_CRC_Init+0x3c>)
 8007966:	4a0e      	ldr	r2, [pc, #56]	; (80079a0 <MX_CRC_Init+0x40>)
 8007968:	601a      	str	r2, [r3, #0]
  hcrc.Init.DefaultPolynomialUse = DEFAULT_POLYNOMIAL_ENABLE;
 800796a:	4b0c      	ldr	r3, [pc, #48]	; (800799c <MX_CRC_Init+0x3c>)
 800796c:	2200      	movs	r2, #0
 800796e:	711a      	strb	r2, [r3, #4]
  hcrc.Init.DefaultInitValueUse = DEFAULT_INIT_VALUE_ENABLE;
 8007970:	4b0a      	ldr	r3, [pc, #40]	; (800799c <MX_CRC_Init+0x3c>)
 8007972:	2200      	movs	r2, #0
 8007974:	715a      	strb	r2, [r3, #5]
  hcrc.Init.InputDataInversionMode = CRC_INPUTDATA_INVERSION_NONE;
 8007976:	4b09      	ldr	r3, [pc, #36]	; (800799c <MX_CRC_Init+0x3c>)
 8007978:	2200      	movs	r2, #0
 800797a:	615a      	str	r2, [r3, #20]
  hcrc.Init.OutputDataInversionMode = CRC_OUTPUTDATA_INVERSION_DISABLE;
 800797c:	4b07      	ldr	r3, [pc, #28]	; (800799c <MX_CRC_Init+0x3c>)
 800797e:	2200      	movs	r2, #0
 8007980:	619a      	str	r2, [r3, #24]
  hcrc.InputDataFormat = CRC_INPUTDATA_FORMAT_BYTES;
 8007982:	4b06      	ldr	r3, [pc, #24]	; (800799c <MX_CRC_Init+0x3c>)
 8007984:	2201      	movs	r2, #1
 8007986:	621a      	str	r2, [r3, #32]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 8007988:	4804      	ldr	r0, [pc, #16]	; (800799c <MX_CRC_Init+0x3c>)
 800798a:	f001 fa9d 	bl	8008ec8 <HAL_CRC_Init>
 800798e:	4603      	mov	r3, r0
 8007990:	2b00      	cmp	r3, #0
 8007992:	d001      	beq.n	8007998 <MX_CRC_Init+0x38>
  {
    Error_Handler();
 8007994:	f000 fab4 	bl	8007f00 <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 8007998:	bf00      	nop
 800799a:	bd80      	pop	{r7, pc}
 800799c:	200006a8 	.word	0x200006a8
 80079a0:	40023000 	.word	0x40023000

080079a4 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80079a4:	b580      	push	{r7, lr}
 80079a6:	b09c      	sub	sp, #112	; 0x70
 80079a8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80079aa:	f107 0360 	add.w	r3, r7, #96	; 0x60
 80079ae:	2200      	movs	r2, #0
 80079b0:	601a      	str	r2, [r3, #0]
 80079b2:	605a      	str	r2, [r3, #4]
 80079b4:	609a      	str	r2, [r3, #8]
 80079b6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80079b8:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80079bc:	2200      	movs	r2, #0
 80079be:	601a      	str	r2, [r3, #0]
 80079c0:	605a      	str	r2, [r3, #4]
 80079c2:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80079c4:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80079c8:	2200      	movs	r2, #0
 80079ca:	601a      	str	r2, [r3, #0]
 80079cc:	605a      	str	r2, [r3, #4]
 80079ce:	609a      	str	r2, [r3, #8]
 80079d0:	60da      	str	r2, [r3, #12]
 80079d2:	611a      	str	r2, [r3, #16]
 80079d4:	615a      	str	r2, [r3, #20]
 80079d6:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80079d8:	1d3b      	adds	r3, r7, #4
 80079da:	2234      	movs	r2, #52	; 0x34
 80079dc:	2100      	movs	r1, #0
 80079de:	4618      	mov	r0, r3
 80079e0:	f007 fd7b 	bl	800f4da <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80079e4:	4b53      	ldr	r3, [pc, #332]	; (8007b34 <MX_TIM1_Init+0x190>)
 80079e6:	4a54      	ldr	r2, [pc, #336]	; (8007b38 <MX_TIM1_Init+0x194>)
 80079e8:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 4-1;
 80079ea:	4b52      	ldr	r3, [pc, #328]	; (8007b34 <MX_TIM1_Init+0x190>)
 80079ec:	2203      	movs	r2, #3
 80079ee:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80079f0:	4b50      	ldr	r3, [pc, #320]	; (8007b34 <MX_TIM1_Init+0x190>)
 80079f2:	2200      	movs	r2, #0
 80079f4:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 100;
 80079f6:	4b4f      	ldr	r3, [pc, #316]	; (8007b34 <MX_TIM1_Init+0x190>)
 80079f8:	2264      	movs	r2, #100	; 0x64
 80079fa:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80079fc:	4b4d      	ldr	r3, [pc, #308]	; (8007b34 <MX_TIM1_Init+0x190>)
 80079fe:	2200      	movs	r2, #0
 8007a00:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8007a02:	4b4c      	ldr	r3, [pc, #304]	; (8007b34 <MX_TIM1_Init+0x190>)
 8007a04:	2200      	movs	r2, #0
 8007a06:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8007a08:	4b4a      	ldr	r3, [pc, #296]	; (8007b34 <MX_TIM1_Init+0x190>)
 8007a0a:	2200      	movs	r2, #0
 8007a0c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8007a0e:	4849      	ldr	r0, [pc, #292]	; (8007b34 <MX_TIM1_Init+0x190>)
 8007a10:	f003 f8fc 	bl	800ac0c <HAL_TIM_Base_Init>
 8007a14:	4603      	mov	r3, r0
 8007a16:	2b00      	cmp	r3, #0
 8007a18:	d001      	beq.n	8007a1e <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 8007a1a:	f000 fa71 	bl	8007f00 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8007a1e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8007a22:	663b      	str	r3, [r7, #96]	; 0x60
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8007a24:	f107 0360 	add.w	r3, r7, #96	; 0x60
 8007a28:	4619      	mov	r1, r3
 8007a2a:	4842      	ldr	r0, [pc, #264]	; (8007b34 <MX_TIM1_Init+0x190>)
 8007a2c:	f003 fc46 	bl	800b2bc <HAL_TIM_ConfigClockSource>
 8007a30:	4603      	mov	r3, r0
 8007a32:	2b00      	cmp	r3, #0
 8007a34:	d001      	beq.n	8007a3a <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 8007a36:	f000 fa63 	bl	8007f00 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8007a3a:	483e      	ldr	r0, [pc, #248]	; (8007b34 <MX_TIM1_Init+0x190>)
 8007a3c:	f003 f93d 	bl	800acba <HAL_TIM_PWM_Init>
 8007a40:	4603      	mov	r3, r0
 8007a42:	2b00      	cmp	r3, #0
 8007a44:	d001      	beq.n	8007a4a <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 8007a46:	f000 fa5b 	bl	8007f00 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8007a4a:	2300      	movs	r3, #0
 8007a4c:	657b      	str	r3, [r7, #84]	; 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8007a4e:	2300      	movs	r3, #0
 8007a50:	65bb      	str	r3, [r7, #88]	; 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8007a52:	2300      	movs	r3, #0
 8007a54:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8007a56:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8007a5a:	4619      	mov	r1, r3
 8007a5c:	4835      	ldr	r0, [pc, #212]	; (8007b34 <MX_TIM1_Init+0x190>)
 8007a5e:	f004 f96f 	bl	800bd40 <HAL_TIMEx_MasterConfigSynchronization>
 8007a62:	4603      	mov	r3, r0
 8007a64:	2b00      	cmp	r3, #0
 8007a66:	d001      	beq.n	8007a6c <MX_TIM1_Init+0xc8>
  {
    Error_Handler();
 8007a68:	f000 fa4a 	bl	8007f00 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8007a6c:	2360      	movs	r3, #96	; 0x60
 8007a6e:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.Pulse = 25;
 8007a70:	2319      	movs	r3, #25
 8007a72:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8007a74:	2300      	movs	r3, #0
 8007a76:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8007a78:	2300      	movs	r3, #0
 8007a7a:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8007a7c:	2300      	movs	r3, #0
 8007a7e:	64bb      	str	r3, [r7, #72]	; 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8007a80:	2300      	movs	r3, #0
 8007a82:	64fb      	str	r3, [r7, #76]	; 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8007a84:	2300      	movs	r3, #0
 8007a86:	653b      	str	r3, [r7, #80]	; 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8007a88:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8007a8c:	2200      	movs	r2, #0
 8007a8e:	4619      	mov	r1, r3
 8007a90:	4828      	ldr	r0, [pc, #160]	; (8007b34 <MX_TIM1_Init+0x190>)
 8007a92:	f003 faff 	bl	800b094 <HAL_TIM_PWM_ConfigChannel>
 8007a96:	4603      	mov	r3, r0
 8007a98:	2b00      	cmp	r3, #0
 8007a9a:	d001      	beq.n	8007aa0 <MX_TIM1_Init+0xfc>
  {
    Error_Handler();
 8007a9c:	f000 fa30 	bl	8007f00 <Error_Handler>
  }
  sConfigOC.Pulse = 50;
 8007aa0:	2332      	movs	r3, #50	; 0x32
 8007aa2:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8007aa4:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8007aa8:	2204      	movs	r2, #4
 8007aaa:	4619      	mov	r1, r3
 8007aac:	4821      	ldr	r0, [pc, #132]	; (8007b34 <MX_TIM1_Init+0x190>)
 8007aae:	f003 faf1 	bl	800b094 <HAL_TIM_PWM_ConfigChannel>
 8007ab2:	4603      	mov	r3, r0
 8007ab4:	2b00      	cmp	r3, #0
 8007ab6:	d001      	beq.n	8007abc <MX_TIM1_Init+0x118>
  {
    Error_Handler();
 8007ab8:	f000 fa22 	bl	8007f00 <Error_Handler>
  }
  sConfigOC.Pulse = 75;
 8007abc:	234b      	movs	r3, #75	; 0x4b
 8007abe:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8007ac0:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8007ac4:	2208      	movs	r2, #8
 8007ac6:	4619      	mov	r1, r3
 8007ac8:	481a      	ldr	r0, [pc, #104]	; (8007b34 <MX_TIM1_Init+0x190>)
 8007aca:	f003 fae3 	bl	800b094 <HAL_TIM_PWM_ConfigChannel>
 8007ace:	4603      	mov	r3, r0
 8007ad0:	2b00      	cmp	r3, #0
 8007ad2:	d001      	beq.n	8007ad8 <MX_TIM1_Init+0x134>
  {
    Error_Handler();
 8007ad4:	f000 fa14 	bl	8007f00 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8007ad8:	2300      	movs	r3, #0
 8007ada:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8007adc:	2300      	movs	r3, #0
 8007ade:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8007ae0:	2300      	movs	r3, #0
 8007ae2:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8007ae4:	2300      	movs	r3, #0
 8007ae6:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8007ae8:	2300      	movs	r3, #0
 8007aea:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8007aec:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8007af0:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8007af2:	2300      	movs	r3, #0
 8007af4:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8007af6:	2300      	movs	r3, #0
 8007af8:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8007afa:	2300      	movs	r3, #0
 8007afc:	627b      	str	r3, [r7, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8007afe:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8007b02:	62bb      	str	r3, [r7, #40]	; 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 8007b04:	2300      	movs	r3, #0
 8007b06:	62fb      	str	r3, [r7, #44]	; 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8007b08:	2300      	movs	r3, #0
 8007b0a:	633b      	str	r3, [r7, #48]	; 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8007b0c:	2300      	movs	r3, #0
 8007b0e:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8007b10:	1d3b      	adds	r3, r7, #4
 8007b12:	4619      	mov	r1, r3
 8007b14:	4807      	ldr	r0, [pc, #28]	; (8007b34 <MX_TIM1_Init+0x190>)
 8007b16:	f004 f995 	bl	800be44 <HAL_TIMEx_ConfigBreakDeadTime>
 8007b1a:	4603      	mov	r3, r0
 8007b1c:	2b00      	cmp	r3, #0
 8007b1e:	d001      	beq.n	8007b24 <MX_TIM1_Init+0x180>
  {
    Error_Handler();
 8007b20:	f000 f9ee 	bl	8007f00 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8007b24:	4803      	ldr	r0, [pc, #12]	; (8007b34 <MX_TIM1_Init+0x190>)
 8007b26:	f000 fc93 	bl	8008450 <HAL_TIM_MspPostInit>

}
 8007b2a:	bf00      	nop
 8007b2c:	3770      	adds	r7, #112	; 0x70
 8007b2e:	46bd      	mov	sp, r7
 8007b30:	bd80      	pop	{r7, pc}
 8007b32:	bf00      	nop
 8007b34:	200006cc 	.word	0x200006cc
 8007b38:	40012c00 	.word	0x40012c00

08007b3c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8007b3c:	b580      	push	{r7, lr}
 8007b3e:	b08a      	sub	sp, #40	; 0x28
 8007b40:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8007b42:	f107 031c 	add.w	r3, r7, #28
 8007b46:	2200      	movs	r2, #0
 8007b48:	601a      	str	r2, [r3, #0]
 8007b4a:	605a      	str	r2, [r3, #4]
 8007b4c:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8007b4e:	463b      	mov	r3, r7
 8007b50:	2200      	movs	r2, #0
 8007b52:	601a      	str	r2, [r3, #0]
 8007b54:	605a      	str	r2, [r3, #4]
 8007b56:	609a      	str	r2, [r3, #8]
 8007b58:	60da      	str	r2, [r3, #12]
 8007b5a:	611a      	str	r2, [r3, #16]
 8007b5c:	615a      	str	r2, [r3, #20]
 8007b5e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8007b60:	4b2c      	ldr	r3, [pc, #176]	; (8007c14 <MX_TIM3_Init+0xd8>)
 8007b62:	4a2d      	ldr	r2, [pc, #180]	; (8007c18 <MX_TIM3_Init+0xdc>)
 8007b64:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 4-1;
 8007b66:	4b2b      	ldr	r3, [pc, #172]	; (8007c14 <MX_TIM3_Init+0xd8>)
 8007b68:	2203      	movs	r2, #3
 8007b6a:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8007b6c:	4b29      	ldr	r3, [pc, #164]	; (8007c14 <MX_TIM3_Init+0xd8>)
 8007b6e:	2200      	movs	r2, #0
 8007b70:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 100;
 8007b72:	4b28      	ldr	r3, [pc, #160]	; (8007c14 <MX_TIM3_Init+0xd8>)
 8007b74:	2264      	movs	r2, #100	; 0x64
 8007b76:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8007b78:	4b26      	ldr	r3, [pc, #152]	; (8007c14 <MX_TIM3_Init+0xd8>)
 8007b7a:	2200      	movs	r2, #0
 8007b7c:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8007b7e:	4b25      	ldr	r3, [pc, #148]	; (8007c14 <MX_TIM3_Init+0xd8>)
 8007b80:	2200      	movs	r2, #0
 8007b82:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8007b84:	4823      	ldr	r0, [pc, #140]	; (8007c14 <MX_TIM3_Init+0xd8>)
 8007b86:	f003 f898 	bl	800acba <HAL_TIM_PWM_Init>
 8007b8a:	4603      	mov	r3, r0
 8007b8c:	2b00      	cmp	r3, #0
 8007b8e:	d001      	beq.n	8007b94 <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 8007b90:	f000 f9b6 	bl	8007f00 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8007b94:	2300      	movs	r3, #0
 8007b96:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8007b98:	2300      	movs	r3, #0
 8007b9a:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8007b9c:	f107 031c 	add.w	r3, r7, #28
 8007ba0:	4619      	mov	r1, r3
 8007ba2:	481c      	ldr	r0, [pc, #112]	; (8007c14 <MX_TIM3_Init+0xd8>)
 8007ba4:	f004 f8cc 	bl	800bd40 <HAL_TIMEx_MasterConfigSynchronization>
 8007ba8:	4603      	mov	r3, r0
 8007baa:	2b00      	cmp	r3, #0
 8007bac:	d001      	beq.n	8007bb2 <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 8007bae:	f000 f9a7 	bl	8007f00 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8007bb2:	2360      	movs	r3, #96	; 0x60
 8007bb4:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 50;
 8007bb6:	2332      	movs	r3, #50	; 0x32
 8007bb8:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8007bba:	2300      	movs	r3, #0
 8007bbc:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8007bbe:	2300      	movs	r3, #0
 8007bc0:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8007bc2:	463b      	mov	r3, r7
 8007bc4:	2200      	movs	r2, #0
 8007bc6:	4619      	mov	r1, r3
 8007bc8:	4812      	ldr	r0, [pc, #72]	; (8007c14 <MX_TIM3_Init+0xd8>)
 8007bca:	f003 fa63 	bl	800b094 <HAL_TIM_PWM_ConfigChannel>
 8007bce:	4603      	mov	r3, r0
 8007bd0:	2b00      	cmp	r3, #0
 8007bd2:	d001      	beq.n	8007bd8 <MX_TIM3_Init+0x9c>
  {
    Error_Handler();
 8007bd4:	f000 f994 	bl	8007f00 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8007bd8:	463b      	mov	r3, r7
 8007bda:	2204      	movs	r2, #4
 8007bdc:	4619      	mov	r1, r3
 8007bde:	480d      	ldr	r0, [pc, #52]	; (8007c14 <MX_TIM3_Init+0xd8>)
 8007be0:	f003 fa58 	bl	800b094 <HAL_TIM_PWM_ConfigChannel>
 8007be4:	4603      	mov	r3, r0
 8007be6:	2b00      	cmp	r3, #0
 8007be8:	d001      	beq.n	8007bee <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 8007bea:	f000 f989 	bl	8007f00 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8007bee:	463b      	mov	r3, r7
 8007bf0:	2208      	movs	r2, #8
 8007bf2:	4619      	mov	r1, r3
 8007bf4:	4807      	ldr	r0, [pc, #28]	; (8007c14 <MX_TIM3_Init+0xd8>)
 8007bf6:	f003 fa4d 	bl	800b094 <HAL_TIM_PWM_ConfigChannel>
 8007bfa:	4603      	mov	r3, r0
 8007bfc:	2b00      	cmp	r3, #0
 8007bfe:	d001      	beq.n	8007c04 <MX_TIM3_Init+0xc8>
  {
    Error_Handler();
 8007c00:	f000 f97e 	bl	8007f00 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8007c04:	4803      	ldr	r0, [pc, #12]	; (8007c14 <MX_TIM3_Init+0xd8>)
 8007c06:	f000 fc23 	bl	8008450 <HAL_TIM_MspPostInit>

}
 8007c0a:	bf00      	nop
 8007c0c:	3728      	adds	r7, #40	; 0x28
 8007c0e:	46bd      	mov	sp, r7
 8007c10:	bd80      	pop	{r7, pc}
 8007c12:	bf00      	nop
 8007c14:	20000718 	.word	0x20000718
 8007c18:	40000400 	.word	0x40000400

08007c1c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8007c1c:	b580      	push	{r7, lr}
 8007c1e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8007c20:	4b22      	ldr	r3, [pc, #136]	; (8007cac <MX_USART1_UART_Init+0x90>)
 8007c22:	4a23      	ldr	r2, [pc, #140]	; (8007cb0 <MX_USART1_UART_Init+0x94>)
 8007c24:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 250000;
 8007c26:	4b21      	ldr	r3, [pc, #132]	; (8007cac <MX_USART1_UART_Init+0x90>)
 8007c28:	4a22      	ldr	r2, [pc, #136]	; (8007cb4 <MX_USART1_UART_Init+0x98>)
 8007c2a:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8007c2c:	4b1f      	ldr	r3, [pc, #124]	; (8007cac <MX_USART1_UART_Init+0x90>)
 8007c2e:	2200      	movs	r2, #0
 8007c30:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8007c32:	4b1e      	ldr	r3, [pc, #120]	; (8007cac <MX_USART1_UART_Init+0x90>)
 8007c34:	2200      	movs	r2, #0
 8007c36:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8007c38:	4b1c      	ldr	r3, [pc, #112]	; (8007cac <MX_USART1_UART_Init+0x90>)
 8007c3a:	2200      	movs	r2, #0
 8007c3c:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8007c3e:	4b1b      	ldr	r3, [pc, #108]	; (8007cac <MX_USART1_UART_Init+0x90>)
 8007c40:	220c      	movs	r2, #12
 8007c42:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8007c44:	4b19      	ldr	r3, [pc, #100]	; (8007cac <MX_USART1_UART_Init+0x90>)
 8007c46:	2200      	movs	r2, #0
 8007c48:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8007c4a:	4b18      	ldr	r3, [pc, #96]	; (8007cac <MX_USART1_UART_Init+0x90>)
 8007c4c:	2200      	movs	r2, #0
 8007c4e:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8007c50:	4b16      	ldr	r3, [pc, #88]	; (8007cac <MX_USART1_UART_Init+0x90>)
 8007c52:	2200      	movs	r2, #0
 8007c54:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8007c56:	4b15      	ldr	r3, [pc, #84]	; (8007cac <MX_USART1_UART_Init+0x90>)
 8007c58:	2200      	movs	r2, #0
 8007c5a:	625a      	str	r2, [r3, #36]	; 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8007c5c:	4b13      	ldr	r3, [pc, #76]	; (8007cac <MX_USART1_UART_Init+0x90>)
 8007c5e:	2200      	movs	r2, #0
 8007c60:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8007c62:	4812      	ldr	r0, [pc, #72]	; (8007cac <MX_USART1_UART_Init+0x90>)
 8007c64:	f004 f98e 	bl	800bf84 <HAL_UART_Init>
 8007c68:	4603      	mov	r3, r0
 8007c6a:	2b00      	cmp	r3, #0
 8007c6c:	d001      	beq.n	8007c72 <MX_USART1_UART_Init+0x56>
  {
    Error_Handler();
 8007c6e:	f000 f947 	bl	8007f00 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8007c72:	2100      	movs	r1, #0
 8007c74:	480d      	ldr	r0, [pc, #52]	; (8007cac <MX_USART1_UART_Init+0x90>)
 8007c76:	f006 fb38 	bl	800e2ea <HAL_UARTEx_SetTxFifoThreshold>
 8007c7a:	4603      	mov	r3, r0
 8007c7c:	2b00      	cmp	r3, #0
 8007c7e:	d001      	beq.n	8007c84 <MX_USART1_UART_Init+0x68>
  {
    Error_Handler();
 8007c80:	f000 f93e 	bl	8007f00 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8007c84:	2100      	movs	r1, #0
 8007c86:	4809      	ldr	r0, [pc, #36]	; (8007cac <MX_USART1_UART_Init+0x90>)
 8007c88:	f006 fb6d 	bl	800e366 <HAL_UARTEx_SetRxFifoThreshold>
 8007c8c:	4603      	mov	r3, r0
 8007c8e:	2b00      	cmp	r3, #0
 8007c90:	d001      	beq.n	8007c96 <MX_USART1_UART_Init+0x7a>
  {
    Error_Handler();
 8007c92:	f000 f935 	bl	8007f00 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8007c96:	4805      	ldr	r0, [pc, #20]	; (8007cac <MX_USART1_UART_Init+0x90>)
 8007c98:	f006 faee 	bl	800e278 <HAL_UARTEx_DisableFifoMode>
 8007c9c:	4603      	mov	r3, r0
 8007c9e:	2b00      	cmp	r3, #0
 8007ca0:	d001      	beq.n	8007ca6 <MX_USART1_UART_Init+0x8a>
  {
    Error_Handler();
 8007ca2:	f000 f92d 	bl	8007f00 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8007ca6:	bf00      	nop
 8007ca8:	bd80      	pop	{r7, pc}
 8007caa:	bf00      	nop
 8007cac:	20000764 	.word	0x20000764
 8007cb0:	40013800 	.word	0x40013800
 8007cb4:	0003d090 	.word	0x0003d090

08007cb8 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8007cb8:	b580      	push	{r7, lr}
 8007cba:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8007cbc:	4b22      	ldr	r3, [pc, #136]	; (8007d48 <MX_USART2_UART_Init+0x90>)
 8007cbe:	4a23      	ldr	r2, [pc, #140]	; (8007d4c <MX_USART2_UART_Init+0x94>)
 8007cc0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 250000;
 8007cc2:	4b21      	ldr	r3, [pc, #132]	; (8007d48 <MX_USART2_UART_Init+0x90>)
 8007cc4:	4a22      	ldr	r2, [pc, #136]	; (8007d50 <MX_USART2_UART_Init+0x98>)
 8007cc6:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8007cc8:	4b1f      	ldr	r3, [pc, #124]	; (8007d48 <MX_USART2_UART_Init+0x90>)
 8007cca:	2200      	movs	r2, #0
 8007ccc:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8007cce:	4b1e      	ldr	r3, [pc, #120]	; (8007d48 <MX_USART2_UART_Init+0x90>)
 8007cd0:	2200      	movs	r2, #0
 8007cd2:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8007cd4:	4b1c      	ldr	r3, [pc, #112]	; (8007d48 <MX_USART2_UART_Init+0x90>)
 8007cd6:	2200      	movs	r2, #0
 8007cd8:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8007cda:	4b1b      	ldr	r3, [pc, #108]	; (8007d48 <MX_USART2_UART_Init+0x90>)
 8007cdc:	220c      	movs	r2, #12
 8007cde:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8007ce0:	4b19      	ldr	r3, [pc, #100]	; (8007d48 <MX_USART2_UART_Init+0x90>)
 8007ce2:	2200      	movs	r2, #0
 8007ce4:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8007ce6:	4b18      	ldr	r3, [pc, #96]	; (8007d48 <MX_USART2_UART_Init+0x90>)
 8007ce8:	2200      	movs	r2, #0
 8007cea:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8007cec:	4b16      	ldr	r3, [pc, #88]	; (8007d48 <MX_USART2_UART_Init+0x90>)
 8007cee:	2200      	movs	r2, #0
 8007cf0:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8007cf2:	4b15      	ldr	r3, [pc, #84]	; (8007d48 <MX_USART2_UART_Init+0x90>)
 8007cf4:	2200      	movs	r2, #0
 8007cf6:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8007cf8:	4b13      	ldr	r3, [pc, #76]	; (8007d48 <MX_USART2_UART_Init+0x90>)
 8007cfa:	2200      	movs	r2, #0
 8007cfc:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8007cfe:	4812      	ldr	r0, [pc, #72]	; (8007d48 <MX_USART2_UART_Init+0x90>)
 8007d00:	f004 f940 	bl	800bf84 <HAL_UART_Init>
 8007d04:	4603      	mov	r3, r0
 8007d06:	2b00      	cmp	r3, #0
 8007d08:	d001      	beq.n	8007d0e <MX_USART2_UART_Init+0x56>
  {
    Error_Handler();
 8007d0a:	f000 f8f9 	bl	8007f00 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8007d0e:	2100      	movs	r1, #0
 8007d10:	480d      	ldr	r0, [pc, #52]	; (8007d48 <MX_USART2_UART_Init+0x90>)
 8007d12:	f006 faea 	bl	800e2ea <HAL_UARTEx_SetTxFifoThreshold>
 8007d16:	4603      	mov	r3, r0
 8007d18:	2b00      	cmp	r3, #0
 8007d1a:	d001      	beq.n	8007d20 <MX_USART2_UART_Init+0x68>
  {
    Error_Handler();
 8007d1c:	f000 f8f0 	bl	8007f00 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8007d20:	2100      	movs	r1, #0
 8007d22:	4809      	ldr	r0, [pc, #36]	; (8007d48 <MX_USART2_UART_Init+0x90>)
 8007d24:	f006 fb1f 	bl	800e366 <HAL_UARTEx_SetRxFifoThreshold>
 8007d28:	4603      	mov	r3, r0
 8007d2a:	2b00      	cmp	r3, #0
 8007d2c:	d001      	beq.n	8007d32 <MX_USART2_UART_Init+0x7a>
  {
    Error_Handler();
 8007d2e:	f000 f8e7 	bl	8007f00 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8007d32:	4805      	ldr	r0, [pc, #20]	; (8007d48 <MX_USART2_UART_Init+0x90>)
 8007d34:	f006 faa0 	bl	800e278 <HAL_UARTEx_DisableFifoMode>
 8007d38:	4603      	mov	r3, r0
 8007d3a:	2b00      	cmp	r3, #0
 8007d3c:	d001      	beq.n	8007d42 <MX_USART2_UART_Init+0x8a>
  {
    Error_Handler();
 8007d3e:	f000 f8df 	bl	8007f00 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8007d42:	bf00      	nop
 8007d44:	bd80      	pop	{r7, pc}
 8007d46:	bf00      	nop
 8007d48:	200007f4 	.word	0x200007f4
 8007d4c:	40004400 	.word	0x40004400
 8007d50:	0003d090 	.word	0x0003d090

08007d54 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8007d54:	b580      	push	{r7, lr}
 8007d56:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8007d58:	4b22      	ldr	r3, [pc, #136]	; (8007de4 <MX_USART3_UART_Init+0x90>)
 8007d5a:	4a23      	ldr	r2, [pc, #140]	; (8007de8 <MX_USART3_UART_Init+0x94>)
 8007d5c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8007d5e:	4b21      	ldr	r3, [pc, #132]	; (8007de4 <MX_USART3_UART_Init+0x90>)
 8007d60:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8007d64:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8007d66:	4b1f      	ldr	r3, [pc, #124]	; (8007de4 <MX_USART3_UART_Init+0x90>)
 8007d68:	2200      	movs	r2, #0
 8007d6a:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8007d6c:	4b1d      	ldr	r3, [pc, #116]	; (8007de4 <MX_USART3_UART_Init+0x90>)
 8007d6e:	2200      	movs	r2, #0
 8007d70:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8007d72:	4b1c      	ldr	r3, [pc, #112]	; (8007de4 <MX_USART3_UART_Init+0x90>)
 8007d74:	2200      	movs	r2, #0
 8007d76:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8007d78:	4b1a      	ldr	r3, [pc, #104]	; (8007de4 <MX_USART3_UART_Init+0x90>)
 8007d7a:	220c      	movs	r2, #12
 8007d7c:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8007d7e:	4b19      	ldr	r3, [pc, #100]	; (8007de4 <MX_USART3_UART_Init+0x90>)
 8007d80:	2200      	movs	r2, #0
 8007d82:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8007d84:	4b17      	ldr	r3, [pc, #92]	; (8007de4 <MX_USART3_UART_Init+0x90>)
 8007d86:	2200      	movs	r2, #0
 8007d88:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8007d8a:	4b16      	ldr	r3, [pc, #88]	; (8007de4 <MX_USART3_UART_Init+0x90>)
 8007d8c:	2200      	movs	r2, #0
 8007d8e:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8007d90:	4b14      	ldr	r3, [pc, #80]	; (8007de4 <MX_USART3_UART_Init+0x90>)
 8007d92:	2200      	movs	r2, #0
 8007d94:	625a      	str	r2, [r3, #36]	; 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8007d96:	4b13      	ldr	r3, [pc, #76]	; (8007de4 <MX_USART3_UART_Init+0x90>)
 8007d98:	2200      	movs	r2, #0
 8007d9a:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8007d9c:	4811      	ldr	r0, [pc, #68]	; (8007de4 <MX_USART3_UART_Init+0x90>)
 8007d9e:	f004 f8f1 	bl	800bf84 <HAL_UART_Init>
 8007da2:	4603      	mov	r3, r0
 8007da4:	2b00      	cmp	r3, #0
 8007da6:	d001      	beq.n	8007dac <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8007da8:	f000 f8aa 	bl	8007f00 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8007dac:	2100      	movs	r1, #0
 8007dae:	480d      	ldr	r0, [pc, #52]	; (8007de4 <MX_USART3_UART_Init+0x90>)
 8007db0:	f006 fa9b 	bl	800e2ea <HAL_UARTEx_SetTxFifoThreshold>
 8007db4:	4603      	mov	r3, r0
 8007db6:	2b00      	cmp	r3, #0
 8007db8:	d001      	beq.n	8007dbe <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 8007dba:	f000 f8a1 	bl	8007f00 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8007dbe:	2100      	movs	r1, #0
 8007dc0:	4808      	ldr	r0, [pc, #32]	; (8007de4 <MX_USART3_UART_Init+0x90>)
 8007dc2:	f006 fad0 	bl	800e366 <HAL_UARTEx_SetRxFifoThreshold>
 8007dc6:	4603      	mov	r3, r0
 8007dc8:	2b00      	cmp	r3, #0
 8007dca:	d001      	beq.n	8007dd0 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8007dcc:	f000 f898 	bl	8007f00 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8007dd0:	4804      	ldr	r0, [pc, #16]	; (8007de4 <MX_USART3_UART_Init+0x90>)
 8007dd2:	f006 fa51 	bl	800e278 <HAL_UARTEx_DisableFifoMode>
 8007dd6:	4603      	mov	r3, r0
 8007dd8:	2b00      	cmp	r3, #0
 8007dda:	d001      	beq.n	8007de0 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8007ddc:	f000 f890 	bl	8007f00 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8007de0:	bf00      	nop
 8007de2:	bd80      	pop	{r7, pc}
 8007de4:	20000884 	.word	0x20000884
 8007de8:	40004800 	.word	0x40004800

08007dec <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8007dec:	b580      	push	{r7, lr}
 8007dee:	b082      	sub	sp, #8
 8007df0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8007df2:	4b16      	ldr	r3, [pc, #88]	; (8007e4c <MX_DMA_Init+0x60>)
 8007df4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007df6:	4a15      	ldr	r2, [pc, #84]	; (8007e4c <MX_DMA_Init+0x60>)
 8007df8:	f043 0304 	orr.w	r3, r3, #4
 8007dfc:	6493      	str	r3, [r2, #72]	; 0x48
 8007dfe:	4b13      	ldr	r3, [pc, #76]	; (8007e4c <MX_DMA_Init+0x60>)
 8007e00:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007e02:	f003 0304 	and.w	r3, r3, #4
 8007e06:	607b      	str	r3, [r7, #4]
 8007e08:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8007e0a:	4b10      	ldr	r3, [pc, #64]	; (8007e4c <MX_DMA_Init+0x60>)
 8007e0c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007e0e:	4a0f      	ldr	r2, [pc, #60]	; (8007e4c <MX_DMA_Init+0x60>)
 8007e10:	f043 0301 	orr.w	r3, r3, #1
 8007e14:	6493      	str	r3, [r2, #72]	; 0x48
 8007e16:	4b0d      	ldr	r3, [pc, #52]	; (8007e4c <MX_DMA_Init+0x60>)
 8007e18:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007e1a:	f003 0301 	and.w	r3, r3, #1
 8007e1e:	603b      	str	r3, [r7, #0]
 8007e20:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8007e22:	2200      	movs	r2, #0
 8007e24:	2100      	movs	r1, #0
 8007e26:	200b      	movs	r0, #11
 8007e28:	f001 f819 	bl	8008e5e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8007e2c:	200b      	movs	r0, #11
 8007e2e:	f001 f830 	bl	8008e92 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8007e32:	2200      	movs	r2, #0
 8007e34:	2100      	movs	r1, #0
 8007e36:	200c      	movs	r0, #12
 8007e38:	f001 f811 	bl	8008e5e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8007e3c:	200c      	movs	r0, #12
 8007e3e:	f001 f828 	bl	8008e92 <HAL_NVIC_EnableIRQ>

}
 8007e42:	bf00      	nop
 8007e44:	3708      	adds	r7, #8
 8007e46:	46bd      	mov	sp, r7
 8007e48:	bd80      	pop	{r7, pc}
 8007e4a:	bf00      	nop
 8007e4c:	40021000 	.word	0x40021000

08007e50 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8007e50:	b580      	push	{r7, lr}
 8007e52:	b08a      	sub	sp, #40	; 0x28
 8007e54:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007e56:	f107 0314 	add.w	r3, r7, #20
 8007e5a:	2200      	movs	r2, #0
 8007e5c:	601a      	str	r2, [r3, #0]
 8007e5e:	605a      	str	r2, [r3, #4]
 8007e60:	609a      	str	r2, [r3, #8]
 8007e62:	60da      	str	r2, [r3, #12]
 8007e64:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8007e66:	4b25      	ldr	r3, [pc, #148]	; (8007efc <MX_GPIO_Init+0xac>)
 8007e68:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007e6a:	4a24      	ldr	r2, [pc, #144]	; (8007efc <MX_GPIO_Init+0xac>)
 8007e6c:	f043 0320 	orr.w	r3, r3, #32
 8007e70:	64d3      	str	r3, [r2, #76]	; 0x4c
 8007e72:	4b22      	ldr	r3, [pc, #136]	; (8007efc <MX_GPIO_Init+0xac>)
 8007e74:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007e76:	f003 0320 	and.w	r3, r3, #32
 8007e7a:	613b      	str	r3, [r7, #16]
 8007e7c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8007e7e:	4b1f      	ldr	r3, [pc, #124]	; (8007efc <MX_GPIO_Init+0xac>)
 8007e80:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007e82:	4a1e      	ldr	r2, [pc, #120]	; (8007efc <MX_GPIO_Init+0xac>)
 8007e84:	f043 0304 	orr.w	r3, r3, #4
 8007e88:	64d3      	str	r3, [r2, #76]	; 0x4c
 8007e8a:	4b1c      	ldr	r3, [pc, #112]	; (8007efc <MX_GPIO_Init+0xac>)
 8007e8c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007e8e:	f003 0304 	and.w	r3, r3, #4
 8007e92:	60fb      	str	r3, [r7, #12]
 8007e94:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8007e96:	4b19      	ldr	r3, [pc, #100]	; (8007efc <MX_GPIO_Init+0xac>)
 8007e98:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007e9a:	4a18      	ldr	r2, [pc, #96]	; (8007efc <MX_GPIO_Init+0xac>)
 8007e9c:	f043 0301 	orr.w	r3, r3, #1
 8007ea0:	64d3      	str	r3, [r2, #76]	; 0x4c
 8007ea2:	4b16      	ldr	r3, [pc, #88]	; (8007efc <MX_GPIO_Init+0xac>)
 8007ea4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007ea6:	f003 0301 	and.w	r3, r3, #1
 8007eaa:	60bb      	str	r3, [r7, #8]
 8007eac:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8007eae:	4b13      	ldr	r3, [pc, #76]	; (8007efc <MX_GPIO_Init+0xac>)
 8007eb0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007eb2:	4a12      	ldr	r2, [pc, #72]	; (8007efc <MX_GPIO_Init+0xac>)
 8007eb4:	f043 0302 	orr.w	r3, r3, #2
 8007eb8:	64d3      	str	r3, [r2, #76]	; 0x4c
 8007eba:	4b10      	ldr	r3, [pc, #64]	; (8007efc <MX_GPIO_Init+0xac>)
 8007ebc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007ebe:	f003 0302 	and.w	r3, r3, #2
 8007ec2:	607b      	str	r3, [r7, #4]
 8007ec4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, M1_DIS_Pin|M2_DIS_Pin, GPIO_PIN_SET);
 8007ec6:	2201      	movs	r2, #1
 8007ec8:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 8007ecc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8007ed0:	f001 feac 	bl	8009c2c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : M1_DIS_Pin M2_DIS_Pin */
  GPIO_InitStruct.Pin = M1_DIS_Pin|M2_DIS_Pin;
 8007ed4:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8007ed8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8007eda:	2301      	movs	r3, #1
 8007edc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007ede:	2300      	movs	r3, #0
 8007ee0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007ee2:	2300      	movs	r3, #0
 8007ee4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007ee6:	f107 0314 	add.w	r3, r7, #20
 8007eea:	4619      	mov	r1, r3
 8007eec:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8007ef0:	f001 fd1a 	bl	8009928 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8007ef4:	bf00      	nop
 8007ef6:	3728      	adds	r7, #40	; 0x28
 8007ef8:	46bd      	mov	sp, r7
 8007efa:	bd80      	pop	{r7, pc}
 8007efc:	40021000 	.word	0x40021000

08007f00 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8007f00:	b480      	push	{r7}
 8007f02:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8007f04:	b672      	cpsid	i
}
 8007f06:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8007f08:	e7fe      	b.n	8007f08 <Error_Handler+0x8>

08007f0a <pm_decode_start>:
//#define CHK(pc) if(pc==false) return INTERFACE_STATUS_GENERIC_ERROR;



// checks the messages CRC, prepares the cw-pack context and decodes the message type
enum INTERFACE_STATUS pm_decode_start(enum pm_msg_type* msg_type_p, cw_unpack_context* context_p, const uint8_t *buf, size_t len) {
 8007f0a:	b5b0      	push	{r4, r5, r7, lr}
 8007f0c:	b08a      	sub	sp, #40	; 0x28
 8007f0e:	af00      	add	r7, sp, #0
 8007f10:	60f8      	str	r0, [r7, #12]
 8007f12:	60b9      	str	r1, [r7, #8]
 8007f14:	607a      	str	r2, [r7, #4]
 8007f16:	603b      	str	r3, [r7, #0]
	uint64_t prot_version;
	uint64_t message_type;
	CRC_CHECK
 8007f18:	683b      	ldr	r3, [r7, #0]
 8007f1a:	3b04      	subs	r3, #4
 8007f1c:	4619      	mov	r1, r3
 8007f1e:	6878      	ldr	r0, [r7, #4]
 8007f20:	f7ff fb46 	bl	80075b0 <calculate_crc>
 8007f24:	6278      	str	r0, [r7, #36]	; 0x24
 8007f26:	683b      	ldr	r3, [r7, #0]
 8007f28:	3b04      	subs	r3, #4
 8007f2a:	623b      	str	r3, [r7, #32]
 8007f2c:	e010      	b.n	8007f50 <pm_decode_start+0x46>
 8007f2e:	6a3b      	ldr	r3, [r7, #32]
 8007f30:	687a      	ldr	r2, [r7, #4]
 8007f32:	4413      	add	r3, r2
 8007f34:	781b      	ldrb	r3, [r3, #0]
 8007f36:	461a      	mov	r2, r3
 8007f38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007f3a:	b2db      	uxtb	r3, r3
 8007f3c:	429a      	cmp	r2, r3
 8007f3e:	d001      	beq.n	8007f44 <pm_decode_start+0x3a>
 8007f40:	2301      	movs	r3, #1
 8007f42:	e042      	b.n	8007fca <pm_decode_start+0xc0>
 8007f44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007f46:	0a1b      	lsrs	r3, r3, #8
 8007f48:	627b      	str	r3, [r7, #36]	; 0x24
 8007f4a:	6a3b      	ldr	r3, [r7, #32]
 8007f4c:	3301      	adds	r3, #1
 8007f4e:	623b      	str	r3, [r7, #32]
 8007f50:	6a3b      	ldr	r3, [r7, #32]
 8007f52:	683a      	ldr	r2, [r7, #0]
 8007f54:	429a      	cmp	r2, r3
 8007f56:	d8ea      	bhi.n	8007f2e <pm_decode_start+0x24>
 8007f58:	683b      	ldr	r3, [r7, #0]
 8007f5a:	3b04      	subs	r3, #4
 8007f5c:	603b      	str	r3, [r7, #0]

	cw_unpack_context_init(context_p, buf, len, 0);
 8007f5e:	2300      	movs	r3, #0
 8007f60:	683a      	ldr	r2, [r7, #0]
 8007f62:	6879      	ldr	r1, [r7, #4]
 8007f64:	68b8      	ldr	r0, [r7, #8]
 8007f66:	f7f9 fd9c 	bl	8001aa2 <cw_unpack_context_init>
	cw_unpack_next_unsigned(context_p, &prot_version);
 8007f6a:	f107 0318 	add.w	r3, r7, #24
 8007f6e:	4619      	mov	r1, r3
 8007f70:	68b8      	ldr	r0, [r7, #8]
 8007f72:	f7fe fab9 	bl	80064e8 <cw_unpack_next_unsigned>
	cw_unpack_next_unsigned(context_p, &message_type);
 8007f76:	f107 0310 	add.w	r3, r7, #16
 8007f7a:	4619      	mov	r1, r3
 8007f7c:	68b8      	ldr	r0, [r7, #8]
 8007f7e:	f7fe fab3 	bl	80064e8 <cw_unpack_next_unsigned>

	if(context_p->return_code != CWP_RC_OK){
 8007f82:	68bb      	ldr	r3, [r7, #8]
 8007f84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007f86:	2b00      	cmp	r3, #0
 8007f88:	d001      	beq.n	8007f8e <pm_decode_start+0x84>
		return INTERFACE_STATUS_MSG_MALFORMED;
 8007f8a:	2302      	movs	r3, #2
 8007f8c:	e01d      	b.n	8007fca <pm_decode_start+0xc0>
	}

	if (prot_version != protocol_version) {
 8007f8e:	2200      	movs	r2, #0
 8007f90:	2300      	movs	r3, #0
 8007f92:	4614      	mov	r4, r2
 8007f94:	461d      	mov	r5, r3
 8007f96:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8007f9a:	429d      	cmp	r5, r3
 8007f9c:	bf08      	it	eq
 8007f9e:	4294      	cmpeq	r4, r2
 8007fa0:	d001      	beq.n	8007fa6 <pm_decode_start+0x9c>
		return INTERFACE_STATUS_GENERIC_ERROR;
 8007fa2:	2303      	movs	r3, #3
 8007fa4:	e011      	b.n	8007fca <pm_decode_start+0xc0>
	}
	
	if (message_type > 0xFF) {
 8007fa6:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8007faa:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
 8007fae:	f173 0300 	sbcs.w	r3, r3, #0
 8007fb2:	d301      	bcc.n	8007fb8 <pm_decode_start+0xae>
		return INTERFACE_STATUS_GENERIC_ERROR;
 8007fb4:	2303      	movs	r3, #3
 8007fb6:	e008      	b.n	8007fca <pm_decode_start+0xc0>
	}
	
	if (msg_type_p != NULL) {
 8007fb8:	68fb      	ldr	r3, [r7, #12]
 8007fba:	2b00      	cmp	r3, #0
 8007fbc:	d004      	beq.n	8007fc8 <pm_decode_start+0xbe>
		*msg_type_p = message_type;
 8007fbe:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8007fc2:	b2d2      	uxtb	r2, r2
 8007fc4:	68fb      	ldr	r3, [r7, #12]
 8007fc6:	701a      	strb	r2, [r3, #0]
	}
		
	return INTERFACE_STATUS_OK;
 8007fc8:	2300      	movs	r3, #0
}
 8007fca:	4618      	mov	r0, r3
 8007fcc:	3728      	adds	r7, #40	; 0x28
 8007fce:	46bd      	mov	sp, r7
 8007fd0:	bdb0      	pop	{r4, r5, r7, pc}

08007fd2 <pm_measurement_decode>:
	}
	FINISH
}


enum INTERFACE_STATUS pm_measurement_decode(struct Measurements *m, cw_unpack_context* context_p) {
 8007fd2:	b580      	push	{r7, lr}
 8007fd4:	b082      	sub	sp, #8
 8007fd6:	af00      	add	r7, sp, #0
 8007fd8:	6078      	str	r0, [r7, #4]
 8007fda:	6039      	str	r1, [r7, #0]
	if ((context_p == NULL) || (m == NULL)) {
 8007fdc:	683b      	ldr	r3, [r7, #0]
 8007fde:	2b00      	cmp	r3, #0
 8007fe0:	d002      	beq.n	8007fe8 <pm_measurement_decode+0x16>
 8007fe2:	687b      	ldr	r3, [r7, #4]
 8007fe4:	2b00      	cmp	r3, #0
 8007fe6:	d101      	bne.n	8007fec <pm_measurement_decode+0x1a>
		return INTERFACE_STATUS_GENERIC_ERROR;
 8007fe8:	2303      	movs	r3, #3
 8007fea:	e053      	b.n	8008094 <pm_measurement_decode+0xc2>
	}
	
	 cw_unpack_next_float(context_p, &m->T_UC);
 8007fec:	687b      	ldr	r3, [r7, #4]
 8007fee:	3314      	adds	r3, #20
 8007ff0:	4619      	mov	r1, r3
 8007ff2:	6838      	ldr	r0, [r7, #0]
 8007ff4:	f7fe fa99 	bl	800652a <cw_unpack_next_float>
	 cw_unpack_next_float(context_p, &m->T_NTC_A);
 8007ff8:	687b      	ldr	r3, [r7, #4]
 8007ffa:	330c      	adds	r3, #12
 8007ffc:	4619      	mov	r1, r3
 8007ffe:	6838      	ldr	r0, [r7, #0]
 8008000:	f7fe fa93 	bl	800652a <cw_unpack_next_float>
	 cw_unpack_next_float(context_p, &m->T_NTC_B );
 8008004:	687b      	ldr	r3, [r7, #4]
 8008006:	3310      	adds	r3, #16
 8008008:	4619      	mov	r1, r3
 800800a:	6838      	ldr	r0, [r7, #0]
 800800c:	f7fe fa8d 	bl	800652a <cw_unpack_next_float>
	 cw_unpack_next_float(context_p, &m->V_HB_1 );
 8008010:	687b      	ldr	r3, [r7, #4]
 8008012:	4619      	mov	r1, r3
 8008014:	6838      	ldr	r0, [r7, #0]
 8008016:	f7fe fa88 	bl	800652a <cw_unpack_next_float>
	 cw_unpack_next_float(context_p, &m->V_OUT_A );
 800801a:	687b      	ldr	r3, [r7, #4]
 800801c:	3304      	adds	r3, #4
 800801e:	4619      	mov	r1, r3
 8008020:	6838      	ldr	r0, [r7, #0]
 8008022:	f7fe fa82 	bl	800652a <cw_unpack_next_float>
	 cw_unpack_next_float(context_p, &m->V_OUT_B);
 8008026:	687b      	ldr	r3, [r7, #4]
 8008028:	3308      	adds	r3, #8
 800802a:	4619      	mov	r1, r3
 800802c:	6838      	ldr	r0, [r7, #0]
 800802e:	f7fe fa7c 	bl	800652a <cw_unpack_next_float>
	 cw_unpack_next_boolean(context_p, &m->fuseON_OFF_State);
 8008032:	687b      	ldr	r3, [r7, #4]
 8008034:	3318      	adds	r3, #24
 8008036:	4619      	mov	r1, r3
 8008038:	6838      	ldr	r0, [r7, #0]
 800803a:	f7fe fa35 	bl	80064a8 <cw_unpack_next_boolean>
	 cw_unpack_next_boolean(context_p, &m->fuseON_ProtectionState);
 800803e:	687b      	ldr	r3, [r7, #4]
 8008040:	3319      	adds	r3, #25
 8008042:	4619      	mov	r1, r3
 8008044:	6838      	ldr	r0, [r7, #0]
 8008046:	f7fe fa2f 	bl	80064a8 <cw_unpack_next_boolean>
	 cw_unpack_next_boolean(context_p, &m->fuseEnabled);
 800804a:	687b      	ldr	r3, [r7, #4]
 800804c:	331a      	adds	r3, #26
 800804e:	4619      	mov	r1, r3
 8008050:	6838      	ldr	r0, [r7, #0]
 8008052:	f7fe fa29 	bl	80064a8 <cw_unpack_next_boolean>
	 cw_unpack_next_float(context_p, &m->fuseProtectionCurrent);
 8008056:	687b      	ldr	r3, [r7, #4]
 8008058:	331c      	adds	r3, #28
 800805a:	4619      	mov	r1, r3
 800805c:	6838      	ldr	r0, [r7, #0]
 800805e:	f7fe fa64 	bl	800652a <cw_unpack_next_float>
	 cw_unpack_next_float(context_p, &m->fuseProtectionTime );
 8008062:	687b      	ldr	r3, [r7, #4]
 8008064:	3320      	adds	r3, #32
 8008066:	4619      	mov	r1, r3
 8008068:	6838      	ldr	r0, [r7, #0]
 800806a:	f7fe fa5e 	bl	800652a <cw_unpack_next_float>
	 cw_unpack_next_float(context_p, &m->moduleCurrent );
 800806e:	687b      	ldr	r3, [r7, #4]
 8008070:	3324      	adds	r3, #36	; 0x24
 8008072:	4619      	mov	r1, r3
 8008074:	6838      	ldr	r0, [r7, #0]
 8008076:	f7fe fa58 	bl	800652a <cw_unpack_next_float>
	 cw_unpack_next_unsigned(context_p, (uint64_t*)&m->id_uc );
 800807a:	687b      	ldr	r3, [r7, #4]
 800807c:	3328      	adds	r3, #40	; 0x28
 800807e:	4619      	mov	r1, r3
 8008080:	6838      	ldr	r0, [r7, #0]
 8008082:	f7fe fa31 	bl	80064e8 <cw_unpack_next_unsigned>

	if(context_p->return_code != CWP_RC_OK) {
 8008086:	683b      	ldr	r3, [r7, #0]
 8008088:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800808a:	2b00      	cmp	r3, #0
 800808c:	d001      	beq.n	8008092 <pm_measurement_decode+0xc0>
		return INTERFACE_STATUS_MSG_MALFORMED; 
 800808e:	2302      	movs	r3, #2
 8008090:	e000      	b.n	8008094 <pm_measurement_decode+0xc2>
	}

	return INTERFACE_STATUS_OK;
 8008092:	2300      	movs	r3, #0
}
 8008094:	4618      	mov	r0, r3
 8008096:	3708      	adds	r7, #8
 8008098:	46bd      	mov	sp, r7
 800809a:	bd80      	pop	{r7, pc}

0800809c <pm_control_encode>:


_ssize_t pm_control_encode(const struct pm_control *m, uint8_t *buf, size_t len) {
 800809c:	b5b0      	push	{r4, r5, r7, lr}
 800809e:	b098      	sub	sp, #96	; 0x60
 80080a0:	af00      	add	r7, sp, #0
 80080a2:	60f8      	str	r0, [r7, #12]
 80080a4:	60b9      	str	r1, [r7, #8]
 80080a6:	607a      	str	r2, [r7, #4]
	cw_pack_context pc;
	uint8_t buffer[32];
	cw_pack_context_init(&pc, buffer, sizeof(buffer), 0);
 80080a8:	f107 0114 	add.w	r1, r7, #20
 80080ac:	f107 0034 	add.w	r0, r7, #52	; 0x34
 80080b0:	2300      	movs	r3, #0
 80080b2:	2220      	movs	r2, #32
 80080b4:	f7f9 fa76 	bl	80015a4 <cw_pack_context_init>
	cw_pack_unsigned(&pc, protocol_version);
 80080b8:	2200      	movs	r2, #0
 80080ba:	2300      	movs	r3, #0
 80080bc:	4614      	mov	r4, r2
 80080be:	461d      	mov	r5, r3
 80080c0:	f107 0134 	add.w	r1, r7, #52	; 0x34
 80080c4:	4622      	mov	r2, r4
 80080c6:	462b      	mov	r3, r5
 80080c8:	4608      	mov	r0, r1
 80080ca:	f7f9 fa96 	bl	80015fa <cw_pack_unsigned>
	cw_pack_unsigned(&pc, PM_MT_CONTROL);
 80080ce:	f107 0134 	add.w	r1, r7, #52	; 0x34
 80080d2:	f04f 0201 	mov.w	r2, #1
 80080d6:	f04f 0300 	mov.w	r3, #0
 80080da:	4608      	mov	r0, r1
 80080dc:	f7f9 fa8d 	bl	80015fa <cw_pack_unsigned>
	cw_pack_boolean(&pc, m->powerswitch);
 80080e0:	68fb      	ldr	r3, [r7, #12]
 80080e2:	781a      	ldrb	r2, [r3, #0]
 80080e4:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80080e8:	4611      	mov	r1, r2
 80080ea:	4618      	mov	r0, r3
 80080ec:	f7f9 fca1 	bl	8001a32 <cw_pack_boolean>
	cw_pack_boolean(&pc, m->zcd);
 80080f0:	68fb      	ldr	r3, [r7, #12]
 80080f2:	785a      	ldrb	r2, [r3, #1]
 80080f4:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80080f8:	4611      	mov	r1, r2
 80080fa:	4618      	mov	r0, r3
 80080fc:	f7f9 fc99 	bl	8001a32 <cw_pack_boolean>
	cw_pack_boolean(&pc, m->clear_fault);
 8008100:	68fb      	ldr	r3, [r7, #12]
 8008102:	789a      	ldrb	r2, [r3, #2]
 8008104:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8008108:	4611      	mov	r1, r2
 800810a:	4618      	mov	r0, r3
 800810c:	f7f9 fc91 	bl	8001a32 <cw_pack_boolean>

	if(pc.return_code != CWP_RC_OK){
 8008110:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008112:	2b00      	cmp	r3, #0
 8008114:	d002      	beq.n	800811c <pm_control_encode+0x80>
		return -1;
 8008116:	f04f 33ff 	mov.w	r3, #4294967295
 800811a:	e032      	b.n	8008182 <pm_control_encode+0xe6>
	}
	FINISH
 800811c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800811e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008120:	1ad3      	subs	r3, r2, r3
 8008122:	2b03      	cmp	r3, #3
 8008124:	dc02      	bgt.n	800812c <pm_control_encode+0x90>
 8008126:	f04f 33ff 	mov.w	r3, #4294967295
 800812a:	e02a      	b.n	8008182 <pm_control_encode+0xe6>
 800812c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800812e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008130:	1ad3      	subs	r3, r2, r3
 8008132:	461a      	mov	r2, r3
 8008134:	f107 0314 	add.w	r3, r7, #20
 8008138:	4611      	mov	r1, r2
 800813a:	4618      	mov	r0, r3
 800813c:	f7ff fa38 	bl	80075b0 <calculate_crc>
 8008140:	65f8      	str	r0, [r7, #92]	; 0x5c
 8008142:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008144:	65bb      	str	r3, [r7, #88]	; 0x58
 8008146:	2300      	movs	r3, #0
 8008148:	657b      	str	r3, [r7, #84]	; 0x54
 800814a:	e00b      	b.n	8008164 <pm_control_encode+0xc8>
 800814c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800814e:	1c5a      	adds	r2, r3, #1
 8008150:	65ba      	str	r2, [r7, #88]	; 0x58
 8008152:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8008154:	b2d2      	uxtb	r2, r2
 8008156:	701a      	strb	r2, [r3, #0]
 8008158:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800815a:	0a1b      	lsrs	r3, r3, #8
 800815c:	65fb      	str	r3, [r7, #92]	; 0x5c
 800815e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008160:	3301      	adds	r3, #1
 8008162:	657b      	str	r3, [r7, #84]	; 0x54
 8008164:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008166:	2b03      	cmp	r3, #3
 8008168:	ddf0      	ble.n	800814c <pm_control_encode+0xb0>
 800816a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800816c:	1d1a      	adds	r2, r3, #4
 800816e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008170:	1ad3      	subs	r3, r2, r3
 8008172:	4619      	mov	r1, r3
 8008174:	f107 0014 	add.w	r0, r7, #20
 8008178:	687b      	ldr	r3, [r7, #4]
 800817a:	68ba      	ldr	r2, [r7, #8]
 800817c:	f000 fc6e 	bl	8008a5c <uart_escape_encode>
 8008180:	4603      	mov	r3, r0
}
 8008182:	4618      	mov	r0, r3
 8008184:	3760      	adds	r7, #96	; 0x60
 8008186:	46bd      	mov	sp, r7
 8008188:	bdb0      	pop	{r4, r5, r7, pc}

0800818a <pm_request_messages_encode>:
	}
	return INTERFACE_STATUS_OK;
}


_ssize_t pm_request_messages_encode (const struct pm_request_messages *r_m_p, uint8_t *buf, size_t len) {
 800818a:	b5b0      	push	{r4, r5, r7, lr}
 800818c:	b098      	sub	sp, #96	; 0x60
 800818e:	af00      	add	r7, sp, #0
 8008190:	60f8      	str	r0, [r7, #12]
 8008192:	60b9      	str	r1, [r7, #8]
 8008194:	607a      	str	r2, [r7, #4]
	}
	FINISH*/

	cw_pack_context pc;
	uint8_t buffer[32];
	cw_pack_context_init(&pc, buffer, sizeof(buffer), 0);
 8008196:	f107 0114 	add.w	r1, r7, #20
 800819a:	f107 0034 	add.w	r0, r7, #52	; 0x34
 800819e:	2300      	movs	r3, #0
 80081a0:	2220      	movs	r2, #32
 80081a2:	f7f9 f9ff 	bl	80015a4 <cw_pack_context_init>
	cw_pack_unsigned(&pc, protocol_version);
 80081a6:	2200      	movs	r2, #0
 80081a8:	2300      	movs	r3, #0
 80081aa:	4614      	mov	r4, r2
 80081ac:	461d      	mov	r5, r3
 80081ae:	f107 0134 	add.w	r1, r7, #52	; 0x34
 80081b2:	4622      	mov	r2, r4
 80081b4:	462b      	mov	r3, r5
 80081b6:	4608      	mov	r0, r1
 80081b8:	f7f9 fa1f 	bl	80015fa <cw_pack_unsigned>
	cw_pack_unsigned(&pc, PM_MT_REQUEST_MSG);
 80081bc:	f107 0134 	add.w	r1, r7, #52	; 0x34
 80081c0:	f04f 0202 	mov.w	r2, #2
 80081c4:	f04f 0300 	mov.w	r3, #0
 80081c8:	4608      	mov	r0, r1
 80081ca:	f7f9 fa16 	bl	80015fa <cw_pack_unsigned>
	cw_pack_boolean(&pc, r_m_p->measurements);
 80081ce:	68fb      	ldr	r3, [r7, #12]
 80081d0:	781a      	ldrb	r2, [r3, #0]
 80081d2:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80081d6:	4611      	mov	r1, r2
 80081d8:	4618      	mov	r0, r3
 80081da:	f7f9 fc2a 	bl	8001a32 <cw_pack_boolean>
	cw_pack_boolean(&pc, r_m_p->flags);
 80081de:	68fb      	ldr	r3, [r7, #12]
 80081e0:	785a      	ldrb	r2, [r3, #1]
 80081e2:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80081e6:	4611      	mov	r1, r2
 80081e8:	4618      	mov	r0, r3
 80081ea:	f7f9 fc22 	bl	8001a32 <cw_pack_boolean>

	cw_pack_boolean(&pc, r_m_p->fuseRestart);
 80081ee:	68fb      	ldr	r3, [r7, #12]
 80081f0:	789a      	ldrb	r2, [r3, #2]
 80081f2:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80081f6:	4611      	mov	r1, r2
 80081f8:	4618      	mov	r0, r3
 80081fa:	f7f9 fc1a 	bl	8001a32 <cw_pack_boolean>
	cw_pack_boolean(&pc, r_m_p->fuseParamSave);
 80081fe:	68fb      	ldr	r3, [r7, #12]
 8008200:	78da      	ldrb	r2, [r3, #3]
 8008202:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8008206:	4611      	mov	r1, r2
 8008208:	4618      	mov	r0, r3
 800820a:	f7f9 fc12 	bl	8001a32 <cw_pack_boolean>
	cw_pack_boolean(&pc, r_m_p->fuseON_OFF);
 800820e:	68fb      	ldr	r3, [r7, #12]
 8008210:	791a      	ldrb	r2, [r3, #4]
 8008212:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8008216:	4611      	mov	r1, r2
 8008218:	4618      	mov	r0, r3
 800821a:	f7f9 fc0a 	bl	8001a32 <cw_pack_boolean>
	cw_pack_boolean(&pc, r_m_p->fuseEN);
 800821e:	68fb      	ldr	r3, [r7, #12]
 8008220:	795a      	ldrb	r2, [r3, #5]
 8008222:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8008226:	4611      	mov	r1, r2
 8008228:	4618      	mov	r0, r3
 800822a:	f7f9 fc02 	bl	8001a32 <cw_pack_boolean>
	cw_pack_float(&pc,   r_m_p->fuseProtectionCurrent);
 800822e:	68fb      	ldr	r3, [r7, #12]
 8008230:	edd3 7a02 	vldr	s15, [r3, #8]
 8008234:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8008238:	eeb0 0a67 	vmov.f32	s0, s15
 800823c:	4618      	mov	r0, r3
 800823e:	f7f9 fba6 	bl	800198e <cw_pack_float>
	cw_pack_float(&pc,   r_m_p->fuseProtectionTime);
 8008242:	68fb      	ldr	r3, [r7, #12]
 8008244:	edd3 7a03 	vldr	s15, [r3, #12]
 8008248:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800824c:	eeb0 0a67 	vmov.f32	s0, s15
 8008250:	4618      	mov	r0, r3
 8008252:	f7f9 fb9c 	bl	800198e <cw_pack_float>

	if(pc.return_code != CWP_RC_OK){
 8008256:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008258:	2b00      	cmp	r3, #0
 800825a:	d002      	beq.n	8008262 <pm_request_messages_encode+0xd8>
			return -1;
 800825c:	f04f 33ff 	mov.w	r3, #4294967295
 8008260:	e032      	b.n	80082c8 <pm_request_messages_encode+0x13e>
	}
	FINISH
 8008262:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8008264:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008266:	1ad3      	subs	r3, r2, r3
 8008268:	2b03      	cmp	r3, #3
 800826a:	dc02      	bgt.n	8008272 <pm_request_messages_encode+0xe8>
 800826c:	f04f 33ff 	mov.w	r3, #4294967295
 8008270:	e02a      	b.n	80082c8 <pm_request_messages_encode+0x13e>
 8008272:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008274:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008276:	1ad3      	subs	r3, r2, r3
 8008278:	461a      	mov	r2, r3
 800827a:	f107 0314 	add.w	r3, r7, #20
 800827e:	4611      	mov	r1, r2
 8008280:	4618      	mov	r0, r3
 8008282:	f7ff f995 	bl	80075b0 <calculate_crc>
 8008286:	65f8      	str	r0, [r7, #92]	; 0x5c
 8008288:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800828a:	65bb      	str	r3, [r7, #88]	; 0x58
 800828c:	2300      	movs	r3, #0
 800828e:	657b      	str	r3, [r7, #84]	; 0x54
 8008290:	e00b      	b.n	80082aa <pm_request_messages_encode+0x120>
 8008292:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8008294:	1c5a      	adds	r2, r3, #1
 8008296:	65ba      	str	r2, [r7, #88]	; 0x58
 8008298:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800829a:	b2d2      	uxtb	r2, r2
 800829c:	701a      	strb	r2, [r3, #0]
 800829e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80082a0:	0a1b      	lsrs	r3, r3, #8
 80082a2:	65fb      	str	r3, [r7, #92]	; 0x5c
 80082a4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80082a6:	3301      	adds	r3, #1
 80082a8:	657b      	str	r3, [r7, #84]	; 0x54
 80082aa:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80082ac:	2b03      	cmp	r3, #3
 80082ae:	ddf0      	ble.n	8008292 <pm_request_messages_encode+0x108>
 80082b0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80082b2:	1d1a      	adds	r2, r3, #4
 80082b4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80082b6:	1ad3      	subs	r3, r2, r3
 80082b8:	4619      	mov	r1, r3
 80082ba:	f107 0014 	add.w	r0, r7, #20
 80082be:	687b      	ldr	r3, [r7, #4]
 80082c0:	68ba      	ldr	r2, [r7, #8]
 80082c2:	f000 fbcb 	bl	8008a5c <uart_escape_encode>
 80082c6:	4603      	mov	r3, r0
}
 80082c8:	4618      	mov	r0, r3
 80082ca:	3760      	adds	r7, #96	; 0x60
 80082cc:	46bd      	mov	sp, r7
 80082ce:	bdb0      	pop	{r4, r5, r7, pc}

080082d0 <pm_status_flags_decode>:
	}
	FINISH
}


enum INTERFACE_STATUS pm_status_flags_decode(struct pm_status_flags *flags_p, cw_unpack_context* context_p) {
 80082d0:	b580      	push	{r7, lr}
 80082d2:	b082      	sub	sp, #8
 80082d4:	af00      	add	r7, sp, #0
 80082d6:	6078      	str	r0, [r7, #4]
 80082d8:	6039      	str	r1, [r7, #0]
	if ((context_p == NULL) || (flags_p == NULL)) {
 80082da:	683b      	ldr	r3, [r7, #0]
 80082dc:	2b00      	cmp	r3, #0
 80082de:	d002      	beq.n	80082e6 <pm_status_flags_decode+0x16>
 80082e0:	687b      	ldr	r3, [r7, #4]
 80082e2:	2b00      	cmp	r3, #0
 80082e4:	d101      	bne.n	80082ea <pm_status_flags_decode+0x1a>
		return INTERFACE_STATUS_GENERIC_ERROR;
 80082e6:	2303      	movs	r3, #3
 80082e8:	e029      	b.n	800833e <pm_status_flags_decode+0x6e>
	}
			
	cw_unpack_next_boolean(context_p, &flags_p->THW_A);
 80082ea:	687b      	ldr	r3, [r7, #4]
 80082ec:	4619      	mov	r1, r3
 80082ee:	6838      	ldr	r0, [r7, #0]
 80082f0:	f7fe f8da 	bl	80064a8 <cw_unpack_next_boolean>
	cw_unpack_next_boolean(context_p, &flags_p->THW_B);
 80082f4:	687b      	ldr	r3, [r7, #4]
 80082f6:	3301      	adds	r3, #1
 80082f8:	4619      	mov	r1, r3
 80082fa:	6838      	ldr	r0, [r7, #0]
 80082fc:	f7fe f8d4 	bl	80064a8 <cw_unpack_next_boolean>
	cw_unpack_next_boolean(context_p, &flags_p->powerswitch);
 8008300:	687b      	ldr	r3, [r7, #4]
 8008302:	3302      	adds	r3, #2
 8008304:	4619      	mov	r1, r3
 8008306:	6838      	ldr	r0, [r7, #0]
 8008308:	f7fe f8ce 	bl	80064a8 <cw_unpack_next_boolean>
	cw_unpack_next_boolean(context_p, &flags_p->zcd);
 800830c:	687b      	ldr	r3, [r7, #4]
 800830e:	3303      	adds	r3, #3
 8008310:	4619      	mov	r1, r3
 8008312:	6838      	ldr	r0, [r7, #0]
 8008314:	f7fe f8c8 	bl	80064a8 <cw_unpack_next_boolean>
	cw_unpack_next_boolean(context_p, &flags_p->fault_a);
 8008318:	687b      	ldr	r3, [r7, #4]
 800831a:	3304      	adds	r3, #4
 800831c:	4619      	mov	r1, r3
 800831e:	6838      	ldr	r0, [r7, #0]
 8008320:	f7fe f8c2 	bl	80064a8 <cw_unpack_next_boolean>
	cw_unpack_next_boolean(context_p, &flags_p->fault_b);
 8008324:	687b      	ldr	r3, [r7, #4]
 8008326:	3305      	adds	r3, #5
 8008328:	4619      	mov	r1, r3
 800832a:	6838      	ldr	r0, [r7, #0]
 800832c:	f7fe f8bc 	bl	80064a8 <cw_unpack_next_boolean>

	if(context_p->return_code != CWP_RC_OK) {
 8008330:	683b      	ldr	r3, [r7, #0]
 8008332:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008334:	2b00      	cmp	r3, #0
 8008336:	d001      	beq.n	800833c <pm_status_flags_decode+0x6c>
		return INTERFACE_STATUS_MSG_MALFORMED; 
 8008338:	2302      	movs	r3, #2
 800833a:	e000      	b.n	800833e <pm_status_flags_decode+0x6e>
	}
	
	return INTERFACE_STATUS_OK;
 800833c:	2300      	movs	r3, #0
}
 800833e:	4618      	mov	r0, r3
 8008340:	3708      	adds	r7, #8
 8008342:	46bd      	mov	sp, r7
 8008344:	bd80      	pop	{r7, pc}
	...

08008348 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8008348:	b580      	push	{r7, lr}
 800834a:	b082      	sub	sp, #8
 800834c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800834e:	4b0f      	ldr	r3, [pc, #60]	; (800838c <HAL_MspInit+0x44>)
 8008350:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008352:	4a0e      	ldr	r2, [pc, #56]	; (800838c <HAL_MspInit+0x44>)
 8008354:	f043 0301 	orr.w	r3, r3, #1
 8008358:	6613      	str	r3, [r2, #96]	; 0x60
 800835a:	4b0c      	ldr	r3, [pc, #48]	; (800838c <HAL_MspInit+0x44>)
 800835c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800835e:	f003 0301 	and.w	r3, r3, #1
 8008362:	607b      	str	r3, [r7, #4]
 8008364:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8008366:	4b09      	ldr	r3, [pc, #36]	; (800838c <HAL_MspInit+0x44>)
 8008368:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800836a:	4a08      	ldr	r2, [pc, #32]	; (800838c <HAL_MspInit+0x44>)
 800836c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008370:	6593      	str	r3, [r2, #88]	; 0x58
 8008372:	4b06      	ldr	r3, [pc, #24]	; (800838c <HAL_MspInit+0x44>)
 8008374:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008376:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800837a:	603b      	str	r3, [r7, #0]
 800837c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 800837e:	f001 fd11 	bl	8009da4 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8008382:	bf00      	nop
 8008384:	3708      	adds	r7, #8
 8008386:	46bd      	mov	sp, r7
 8008388:	bd80      	pop	{r7, pc}
 800838a:	bf00      	nop
 800838c:	40021000 	.word	0x40021000

08008390 <HAL_CRC_MspInit>:
* This function configures the hardware resources used in this example
* @param hcrc: CRC handle pointer
* @retval None
*/
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 8008390:	b480      	push	{r7}
 8008392:	b085      	sub	sp, #20
 8008394:	af00      	add	r7, sp, #0
 8008396:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 8008398:	687b      	ldr	r3, [r7, #4]
 800839a:	681b      	ldr	r3, [r3, #0]
 800839c:	4a0a      	ldr	r2, [pc, #40]	; (80083c8 <HAL_CRC_MspInit+0x38>)
 800839e:	4293      	cmp	r3, r2
 80083a0:	d10b      	bne.n	80083ba <HAL_CRC_MspInit+0x2a>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 80083a2:	4b0a      	ldr	r3, [pc, #40]	; (80083cc <HAL_CRC_MspInit+0x3c>)
 80083a4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80083a6:	4a09      	ldr	r2, [pc, #36]	; (80083cc <HAL_CRC_MspInit+0x3c>)
 80083a8:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80083ac:	6493      	str	r3, [r2, #72]	; 0x48
 80083ae:	4b07      	ldr	r3, [pc, #28]	; (80083cc <HAL_CRC_MspInit+0x3c>)
 80083b0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80083b2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80083b6:	60fb      	str	r3, [r7, #12]
 80083b8:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }

}
 80083ba:	bf00      	nop
 80083bc:	3714      	adds	r7, #20
 80083be:	46bd      	mov	sp, r7
 80083c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083c4:	4770      	bx	lr
 80083c6:	bf00      	nop
 80083c8:	40023000 	.word	0x40023000
 80083cc:	40021000 	.word	0x40021000

080083d0 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80083d0:	b480      	push	{r7}
 80083d2:	b085      	sub	sp, #20
 80083d4:	af00      	add	r7, sp, #0
 80083d6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 80083d8:	687b      	ldr	r3, [r7, #4]
 80083da:	681b      	ldr	r3, [r3, #0]
 80083dc:	4a0a      	ldr	r2, [pc, #40]	; (8008408 <HAL_TIM_Base_MspInit+0x38>)
 80083de:	4293      	cmp	r3, r2
 80083e0:	d10b      	bne.n	80083fa <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80083e2:	4b0a      	ldr	r3, [pc, #40]	; (800840c <HAL_TIM_Base_MspInit+0x3c>)
 80083e4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80083e6:	4a09      	ldr	r2, [pc, #36]	; (800840c <HAL_TIM_Base_MspInit+0x3c>)
 80083e8:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80083ec:	6613      	str	r3, [r2, #96]	; 0x60
 80083ee:	4b07      	ldr	r3, [pc, #28]	; (800840c <HAL_TIM_Base_MspInit+0x3c>)
 80083f0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80083f2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80083f6:	60fb      	str	r3, [r7, #12]
 80083f8:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 80083fa:	bf00      	nop
 80083fc:	3714      	adds	r7, #20
 80083fe:	46bd      	mov	sp, r7
 8008400:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008404:	4770      	bx	lr
 8008406:	bf00      	nop
 8008408:	40012c00 	.word	0x40012c00
 800840c:	40021000 	.word	0x40021000

08008410 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8008410:	b480      	push	{r7}
 8008412:	b085      	sub	sp, #20
 8008414:	af00      	add	r7, sp, #0
 8008416:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM3)
 8008418:	687b      	ldr	r3, [r7, #4]
 800841a:	681b      	ldr	r3, [r3, #0]
 800841c:	4a0a      	ldr	r2, [pc, #40]	; (8008448 <HAL_TIM_PWM_MspInit+0x38>)
 800841e:	4293      	cmp	r3, r2
 8008420:	d10b      	bne.n	800843a <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8008422:	4b0a      	ldr	r3, [pc, #40]	; (800844c <HAL_TIM_PWM_MspInit+0x3c>)
 8008424:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008426:	4a09      	ldr	r2, [pc, #36]	; (800844c <HAL_TIM_PWM_MspInit+0x3c>)
 8008428:	f043 0302 	orr.w	r3, r3, #2
 800842c:	6593      	str	r3, [r2, #88]	; 0x58
 800842e:	4b07      	ldr	r3, [pc, #28]	; (800844c <HAL_TIM_PWM_MspInit+0x3c>)
 8008430:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008432:	f003 0302 	and.w	r3, r3, #2
 8008436:	60fb      	str	r3, [r7, #12]
 8008438:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 800843a:	bf00      	nop
 800843c:	3714      	adds	r7, #20
 800843e:	46bd      	mov	sp, r7
 8008440:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008444:	4770      	bx	lr
 8008446:	bf00      	nop
 8008448:	40000400 	.word	0x40000400
 800844c:	40021000 	.word	0x40021000

08008450 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8008450:	b580      	push	{r7, lr}
 8008452:	b08a      	sub	sp, #40	; 0x28
 8008454:	af00      	add	r7, sp, #0
 8008456:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8008458:	f107 0314 	add.w	r3, r7, #20
 800845c:	2200      	movs	r2, #0
 800845e:	601a      	str	r2, [r3, #0]
 8008460:	605a      	str	r2, [r3, #4]
 8008462:	609a      	str	r2, [r3, #8]
 8008464:	60da      	str	r2, [r3, #12]
 8008466:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8008468:	687b      	ldr	r3, [r7, #4]
 800846a:	681b      	ldr	r3, [r3, #0]
 800846c:	4a23      	ldr	r2, [pc, #140]	; (80084fc <HAL_TIM_MspPostInit+0xac>)
 800846e:	4293      	cmp	r3, r2
 8008470:	d11e      	bne.n	80084b0 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8008472:	4b23      	ldr	r3, [pc, #140]	; (8008500 <HAL_TIM_MspPostInit+0xb0>)
 8008474:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008476:	4a22      	ldr	r2, [pc, #136]	; (8008500 <HAL_TIM_MspPostInit+0xb0>)
 8008478:	f043 0301 	orr.w	r3, r3, #1
 800847c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800847e:	4b20      	ldr	r3, [pc, #128]	; (8008500 <HAL_TIM_MspPostInit+0xb0>)
 8008480:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008482:	f003 0301 	and.w	r3, r3, #1
 8008486:	613b      	str	r3, [r7, #16]
 8008488:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10;
 800848a:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 800848e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008490:	2302      	movs	r3, #2
 8008492:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008494:	2300      	movs	r3, #0
 8008496:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8008498:	2300      	movs	r3, #0
 800849a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 800849c:	2306      	movs	r3, #6
 800849e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80084a0:	f107 0314 	add.w	r3, r7, #20
 80084a4:	4619      	mov	r1, r3
 80084a6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80084aa:	f001 fa3d 	bl	8009928 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 80084ae:	e021      	b.n	80084f4 <HAL_TIM_MspPostInit+0xa4>
  else if(htim->Instance==TIM3)
 80084b0:	687b      	ldr	r3, [r7, #4]
 80084b2:	681b      	ldr	r3, [r3, #0]
 80084b4:	4a13      	ldr	r2, [pc, #76]	; (8008504 <HAL_TIM_MspPostInit+0xb4>)
 80084b6:	4293      	cmp	r3, r2
 80084b8:	d11c      	bne.n	80084f4 <HAL_TIM_MspPostInit+0xa4>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80084ba:	4b11      	ldr	r3, [pc, #68]	; (8008500 <HAL_TIM_MspPostInit+0xb0>)
 80084bc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80084be:	4a10      	ldr	r2, [pc, #64]	; (8008500 <HAL_TIM_MspPostInit+0xb0>)
 80084c0:	f043 0304 	orr.w	r3, r3, #4
 80084c4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80084c6:	4b0e      	ldr	r3, [pc, #56]	; (8008500 <HAL_TIM_MspPostInit+0xb0>)
 80084c8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80084ca:	f003 0304 	and.w	r3, r3, #4
 80084ce:	60fb      	str	r3, [r7, #12]
 80084d0:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8;
 80084d2:	f44f 73e0 	mov.w	r3, #448	; 0x1c0
 80084d6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80084d8:	2302      	movs	r3, #2
 80084da:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80084dc:	2300      	movs	r3, #0
 80084de:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80084e0:	2300      	movs	r3, #0
 80084e2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80084e4:	2302      	movs	r3, #2
 80084e6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80084e8:	f107 0314 	add.w	r3, r7, #20
 80084ec:	4619      	mov	r1, r3
 80084ee:	4806      	ldr	r0, [pc, #24]	; (8008508 <HAL_TIM_MspPostInit+0xb8>)
 80084f0:	f001 fa1a 	bl	8009928 <HAL_GPIO_Init>
}
 80084f4:	bf00      	nop
 80084f6:	3728      	adds	r7, #40	; 0x28
 80084f8:	46bd      	mov	sp, r7
 80084fa:	bd80      	pop	{r7, pc}
 80084fc:	40012c00 	.word	0x40012c00
 8008500:	40021000 	.word	0x40021000
 8008504:	40000400 	.word	0x40000400
 8008508:	48000800 	.word	0x48000800

0800850c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800850c:	b580      	push	{r7, lr}
 800850e:	b0a0      	sub	sp, #128	; 0x80
 8008510:	af00      	add	r7, sp, #0
 8008512:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8008514:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8008518:	2200      	movs	r2, #0
 800851a:	601a      	str	r2, [r3, #0]
 800851c:	605a      	str	r2, [r3, #4]
 800851e:	609a      	str	r2, [r3, #8]
 8008520:	60da      	str	r2, [r3, #12]
 8008522:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8008524:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8008528:	2244      	movs	r2, #68	; 0x44
 800852a:	2100      	movs	r1, #0
 800852c:	4618      	mov	r0, r3
 800852e:	f006 ffd4 	bl	800f4da <memset>
  if(huart->Instance==USART1)
 8008532:	687b      	ldr	r3, [r7, #4]
 8008534:	681b      	ldr	r3, [r3, #0]
 8008536:	4aa0      	ldr	r2, [pc, #640]	; (80087b8 <HAL_UART_MspInit+0x2ac>)
 8008538:	4293      	cmp	r3, r2
 800853a:	d168      	bne.n	800860e <HAL_UART_MspInit+0x102>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 800853c:	2301      	movs	r3, #1
 800853e:	62bb      	str	r3, [r7, #40]	; 0x28
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8008540:	2300      	movs	r3, #0
 8008542:	62fb      	str	r3, [r7, #44]	; 0x2c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8008544:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8008548:	4618      	mov	r0, r3
 800854a:	f002 f96f 	bl	800a82c <HAL_RCCEx_PeriphCLKConfig>
 800854e:	4603      	mov	r3, r0
 8008550:	2b00      	cmp	r3, #0
 8008552:	d001      	beq.n	8008558 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8008554:	f7ff fcd4 	bl	8007f00 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8008558:	4b98      	ldr	r3, [pc, #608]	; (80087bc <HAL_UART_MspInit+0x2b0>)
 800855a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800855c:	4a97      	ldr	r2, [pc, #604]	; (80087bc <HAL_UART_MspInit+0x2b0>)
 800855e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8008562:	6613      	str	r3, [r2, #96]	; 0x60
 8008564:	4b95      	ldr	r3, [pc, #596]	; (80087bc <HAL_UART_MspInit+0x2b0>)
 8008566:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008568:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800856c:	627b      	str	r3, [r7, #36]	; 0x24
 800856e:	6a7b      	ldr	r3, [r7, #36]	; 0x24

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8008570:	4b92      	ldr	r3, [pc, #584]	; (80087bc <HAL_UART_MspInit+0x2b0>)
 8008572:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008574:	4a91      	ldr	r2, [pc, #580]	; (80087bc <HAL_UART_MspInit+0x2b0>)
 8008576:	f043 0304 	orr.w	r3, r3, #4
 800857a:	64d3      	str	r3, [r2, #76]	; 0x4c
 800857c:	4b8f      	ldr	r3, [pc, #572]	; (80087bc <HAL_UART_MspInit+0x2b0>)
 800857e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008580:	f003 0304 	and.w	r3, r3, #4
 8008584:	623b      	str	r3, [r7, #32]
 8008586:	6a3b      	ldr	r3, [r7, #32]
    /**USART1 GPIO Configuration
    PC4     ------> USART1_TX
    PC5     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = M1_TX_Pin|M1_RX_Pin;
 8008588:	2330      	movs	r3, #48	; 0x30
 800858a:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800858c:	2302      	movs	r3, #2
 800858e:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008590:	2300      	movs	r3, #0
 8008592:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8008594:	2300      	movs	r3, #0
 8008596:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8008598:	2307      	movs	r3, #7
 800859a:	67fb      	str	r3, [r7, #124]	; 0x7c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800859c:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 80085a0:	4619      	mov	r1, r3
 80085a2:	4887      	ldr	r0, [pc, #540]	; (80087c0 <HAL_UART_MspInit+0x2b4>)
 80085a4:	f001 f9c0 	bl	8009928 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel1;
 80085a8:	4b86      	ldr	r3, [pc, #536]	; (80087c4 <HAL_UART_MspInit+0x2b8>)
 80085aa:	4a87      	ldr	r2, [pc, #540]	; (80087c8 <HAL_UART_MspInit+0x2bc>)
 80085ac:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Request = DMA_REQUEST_USART1_RX;
 80085ae:	4b85      	ldr	r3, [pc, #532]	; (80087c4 <HAL_UART_MspInit+0x2b8>)
 80085b0:	2218      	movs	r2, #24
 80085b2:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80085b4:	4b83      	ldr	r3, [pc, #524]	; (80087c4 <HAL_UART_MspInit+0x2b8>)
 80085b6:	2200      	movs	r2, #0
 80085b8:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80085ba:	4b82      	ldr	r3, [pc, #520]	; (80087c4 <HAL_UART_MspInit+0x2b8>)
 80085bc:	2200      	movs	r2, #0
 80085be:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80085c0:	4b80      	ldr	r3, [pc, #512]	; (80087c4 <HAL_UART_MspInit+0x2b8>)
 80085c2:	2280      	movs	r2, #128	; 0x80
 80085c4:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80085c6:	4b7f      	ldr	r3, [pc, #508]	; (80087c4 <HAL_UART_MspInit+0x2b8>)
 80085c8:	2200      	movs	r2, #0
 80085ca:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80085cc:	4b7d      	ldr	r3, [pc, #500]	; (80087c4 <HAL_UART_MspInit+0x2b8>)
 80085ce:	2200      	movs	r2, #0
 80085d0:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 80085d2:	4b7c      	ldr	r3, [pc, #496]	; (80087c4 <HAL_UART_MspInit+0x2b8>)
 80085d4:	2220      	movs	r2, #32
 80085d6:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 80085d8:	4b7a      	ldr	r3, [pc, #488]	; (80087c4 <HAL_UART_MspInit+0x2b8>)
 80085da:	f44f 5240 	mov.w	r2, #12288	; 0x3000
 80085de:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 80085e0:	4878      	ldr	r0, [pc, #480]	; (80087c4 <HAL_UART_MspInit+0x2b8>)
 80085e2:	f000 fe6f 	bl	80092c4 <HAL_DMA_Init>
 80085e6:	4603      	mov	r3, r0
 80085e8:	2b00      	cmp	r3, #0
 80085ea:	d001      	beq.n	80085f0 <HAL_UART_MspInit+0xe4>
    {
      Error_Handler();
 80085ec:	f7ff fc88 	bl	8007f00 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 80085f0:	687b      	ldr	r3, [r7, #4]
 80085f2:	4a74      	ldr	r2, [pc, #464]	; (80087c4 <HAL_UART_MspInit+0x2b8>)
 80085f4:	67da      	str	r2, [r3, #124]	; 0x7c
 80085f6:	4a73      	ldr	r2, [pc, #460]	; (80087c4 <HAL_UART_MspInit+0x2b8>)
 80085f8:	687b      	ldr	r3, [r7, #4]
 80085fa:	6293      	str	r3, [r2, #40]	; 0x28

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80085fc:	2200      	movs	r2, #0
 80085fe:	2100      	movs	r1, #0
 8008600:	2025      	movs	r0, #37	; 0x25
 8008602:	f000 fc2c 	bl	8008e5e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8008606:	2025      	movs	r0, #37	; 0x25
 8008608:	f000 fc43 	bl	8008e92 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 800860c:	e0d0      	b.n	80087b0 <HAL_UART_MspInit+0x2a4>
  else if(huart->Instance==USART2)
 800860e:	687b      	ldr	r3, [r7, #4]
 8008610:	681b      	ldr	r3, [r3, #0]
 8008612:	4a6e      	ldr	r2, [pc, #440]	; (80087cc <HAL_UART_MspInit+0x2c0>)
 8008614:	4293      	cmp	r3, r2
 8008616:	f040 8087 	bne.w	8008728 <HAL_UART_MspInit+0x21c>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 800861a:	2302      	movs	r3, #2
 800861c:	62bb      	str	r3, [r7, #40]	; 0x28
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 800861e:	2300      	movs	r3, #0
 8008620:	633b      	str	r3, [r7, #48]	; 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8008622:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8008626:	4618      	mov	r0, r3
 8008628:	f002 f900 	bl	800a82c <HAL_RCCEx_PeriphCLKConfig>
 800862c:	4603      	mov	r3, r0
 800862e:	2b00      	cmp	r3, #0
 8008630:	d001      	beq.n	8008636 <HAL_UART_MspInit+0x12a>
      Error_Handler();
 8008632:	f7ff fc65 	bl	8007f00 <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 8008636:	4b61      	ldr	r3, [pc, #388]	; (80087bc <HAL_UART_MspInit+0x2b0>)
 8008638:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800863a:	4a60      	ldr	r2, [pc, #384]	; (80087bc <HAL_UART_MspInit+0x2b0>)
 800863c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8008640:	6593      	str	r3, [r2, #88]	; 0x58
 8008642:	4b5e      	ldr	r3, [pc, #376]	; (80087bc <HAL_UART_MspInit+0x2b0>)
 8008644:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008646:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800864a:	61fb      	str	r3, [r7, #28]
 800864c:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800864e:	4b5b      	ldr	r3, [pc, #364]	; (80087bc <HAL_UART_MspInit+0x2b0>)
 8008650:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008652:	4a5a      	ldr	r2, [pc, #360]	; (80087bc <HAL_UART_MspInit+0x2b0>)
 8008654:	f043 0301 	orr.w	r3, r3, #1
 8008658:	64d3      	str	r3, [r2, #76]	; 0x4c
 800865a:	4b58      	ldr	r3, [pc, #352]	; (80087bc <HAL_UART_MspInit+0x2b0>)
 800865c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800865e:	f003 0301 	and.w	r3, r3, #1
 8008662:	61bb      	str	r3, [r7, #24]
 8008664:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8008666:	4b55      	ldr	r3, [pc, #340]	; (80087bc <HAL_UART_MspInit+0x2b0>)
 8008668:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800866a:	4a54      	ldr	r2, [pc, #336]	; (80087bc <HAL_UART_MspInit+0x2b0>)
 800866c:	f043 0302 	orr.w	r3, r3, #2
 8008670:	64d3      	str	r3, [r2, #76]	; 0x4c
 8008672:	4b52      	ldr	r3, [pc, #328]	; (80087bc <HAL_UART_MspInit+0x2b0>)
 8008674:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008676:	f003 0302 	and.w	r3, r3, #2
 800867a:	617b      	str	r3, [r7, #20]
 800867c:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = M_RX_Pin;
 800867e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008682:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008684:	2302      	movs	r3, #2
 8008686:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008688:	2300      	movs	r3, #0
 800868a:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800868c:	2300      	movs	r3, #0
 800868e:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8008690:	2307      	movs	r3, #7
 8008692:	67fb      	str	r3, [r7, #124]	; 0x7c
    HAL_GPIO_Init(M_RX_GPIO_Port, &GPIO_InitStruct);
 8008694:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8008698:	4619      	mov	r1, r3
 800869a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800869e:	f001 f943 	bl	8009928 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = M_TX_Pin;
 80086a2:	2308      	movs	r3, #8
 80086a4:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80086a6:	2302      	movs	r3, #2
 80086a8:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80086aa:	2300      	movs	r3, #0
 80086ac:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80086ae:	2300      	movs	r3, #0
 80086b0:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80086b2:	2307      	movs	r3, #7
 80086b4:	67fb      	str	r3, [r7, #124]	; 0x7c
    HAL_GPIO_Init(M_TX_GPIO_Port, &GPIO_InitStruct);
 80086b6:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 80086ba:	4619      	mov	r1, r3
 80086bc:	4844      	ldr	r0, [pc, #272]	; (80087d0 <HAL_UART_MspInit+0x2c4>)
 80086be:	f001 f933 	bl	8009928 <HAL_GPIO_Init>
    hdma_usart2_rx.Instance = DMA1_Channel2;
 80086c2:	4b44      	ldr	r3, [pc, #272]	; (80087d4 <HAL_UART_MspInit+0x2c8>)
 80086c4:	4a44      	ldr	r2, [pc, #272]	; (80087d8 <HAL_UART_MspInit+0x2cc>)
 80086c6:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Request = DMA_REQUEST_USART2_RX;
 80086c8:	4b42      	ldr	r3, [pc, #264]	; (80087d4 <HAL_UART_MspInit+0x2c8>)
 80086ca:	221a      	movs	r2, #26
 80086cc:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80086ce:	4b41      	ldr	r3, [pc, #260]	; (80087d4 <HAL_UART_MspInit+0x2c8>)
 80086d0:	2200      	movs	r2, #0
 80086d2:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80086d4:	4b3f      	ldr	r3, [pc, #252]	; (80087d4 <HAL_UART_MspInit+0x2c8>)
 80086d6:	2200      	movs	r2, #0
 80086d8:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 80086da:	4b3e      	ldr	r3, [pc, #248]	; (80087d4 <HAL_UART_MspInit+0x2c8>)
 80086dc:	2280      	movs	r2, #128	; 0x80
 80086de:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80086e0:	4b3c      	ldr	r3, [pc, #240]	; (80087d4 <HAL_UART_MspInit+0x2c8>)
 80086e2:	2200      	movs	r2, #0
 80086e4:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80086e6:	4b3b      	ldr	r3, [pc, #236]	; (80087d4 <HAL_UART_MspInit+0x2c8>)
 80086e8:	2200      	movs	r2, #0
 80086ea:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 80086ec:	4b39      	ldr	r3, [pc, #228]	; (80087d4 <HAL_UART_MspInit+0x2c8>)
 80086ee:	2220      	movs	r2, #32
 80086f0:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 80086f2:	4b38      	ldr	r3, [pc, #224]	; (80087d4 <HAL_UART_MspInit+0x2c8>)
 80086f4:	f44f 5240 	mov.w	r2, #12288	; 0x3000
 80086f8:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 80086fa:	4836      	ldr	r0, [pc, #216]	; (80087d4 <HAL_UART_MspInit+0x2c8>)
 80086fc:	f000 fde2 	bl	80092c4 <HAL_DMA_Init>
 8008700:	4603      	mov	r3, r0
 8008702:	2b00      	cmp	r3, #0
 8008704:	d001      	beq.n	800870a <HAL_UART_MspInit+0x1fe>
      Error_Handler();
 8008706:	f7ff fbfb 	bl	8007f00 <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 800870a:	687b      	ldr	r3, [r7, #4]
 800870c:	4a31      	ldr	r2, [pc, #196]	; (80087d4 <HAL_UART_MspInit+0x2c8>)
 800870e:	67da      	str	r2, [r3, #124]	; 0x7c
 8008710:	4a30      	ldr	r2, [pc, #192]	; (80087d4 <HAL_UART_MspInit+0x2c8>)
 8008712:	687b      	ldr	r3, [r7, #4]
 8008714:	6293      	str	r3, [r2, #40]	; 0x28
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8008716:	2200      	movs	r2, #0
 8008718:	2100      	movs	r1, #0
 800871a:	2026      	movs	r0, #38	; 0x26
 800871c:	f000 fb9f 	bl	8008e5e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8008720:	2026      	movs	r0, #38	; 0x26
 8008722:	f000 fbb6 	bl	8008e92 <HAL_NVIC_EnableIRQ>
}
 8008726:	e043      	b.n	80087b0 <HAL_UART_MspInit+0x2a4>
  else if(huart->Instance==USART3)
 8008728:	687b      	ldr	r3, [r7, #4]
 800872a:	681b      	ldr	r3, [r3, #0]
 800872c:	4a2b      	ldr	r2, [pc, #172]	; (80087dc <HAL_UART_MspInit+0x2d0>)
 800872e:	4293      	cmp	r3, r2
 8008730:	d13e      	bne.n	80087b0 <HAL_UART_MspInit+0x2a4>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8008732:	2304      	movs	r3, #4
 8008734:	62bb      	str	r3, [r7, #40]	; 0x28
    PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8008736:	2300      	movs	r3, #0
 8008738:	637b      	str	r3, [r7, #52]	; 0x34
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800873a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800873e:	4618      	mov	r0, r3
 8008740:	f002 f874 	bl	800a82c <HAL_RCCEx_PeriphCLKConfig>
 8008744:	4603      	mov	r3, r0
 8008746:	2b00      	cmp	r3, #0
 8008748:	d001      	beq.n	800874e <HAL_UART_MspInit+0x242>
      Error_Handler();
 800874a:	f7ff fbd9 	bl	8007f00 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 800874e:	4b1b      	ldr	r3, [pc, #108]	; (80087bc <HAL_UART_MspInit+0x2b0>)
 8008750:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008752:	4a1a      	ldr	r2, [pc, #104]	; (80087bc <HAL_UART_MspInit+0x2b0>)
 8008754:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8008758:	6593      	str	r3, [r2, #88]	; 0x58
 800875a:	4b18      	ldr	r3, [pc, #96]	; (80087bc <HAL_UART_MspInit+0x2b0>)
 800875c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800875e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8008762:	613b      	str	r3, [r7, #16]
 8008764:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8008766:	4b15      	ldr	r3, [pc, #84]	; (80087bc <HAL_UART_MspInit+0x2b0>)
 8008768:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800876a:	4a14      	ldr	r2, [pc, #80]	; (80087bc <HAL_UART_MspInit+0x2b0>)
 800876c:	f043 0302 	orr.w	r3, r3, #2
 8008770:	64d3      	str	r3, [r2, #76]	; 0x4c
 8008772:	4b12      	ldr	r3, [pc, #72]	; (80087bc <HAL_UART_MspInit+0x2b0>)
 8008774:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008776:	f003 0302 	and.w	r3, r3, #2
 800877a:	60fb      	str	r3, [r7, #12]
 800877c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = FT_RX_Pin|FT_TX_Pin;
 800877e:	f44f 7340 	mov.w	r3, #768	; 0x300
 8008782:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008784:	2302      	movs	r3, #2
 8008786:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008788:	2300      	movs	r3, #0
 800878a:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800878c:	2300      	movs	r3, #0
 800878e:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8008790:	2307      	movs	r3, #7
 8008792:	67fb      	str	r3, [r7, #124]	; 0x7c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8008794:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8008798:	4619      	mov	r1, r3
 800879a:	480d      	ldr	r0, [pc, #52]	; (80087d0 <HAL_UART_MspInit+0x2c4>)
 800879c:	f001 f8c4 	bl	8009928 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 80087a0:	2200      	movs	r2, #0
 80087a2:	2100      	movs	r1, #0
 80087a4:	2027      	movs	r0, #39	; 0x27
 80087a6:	f000 fb5a 	bl	8008e5e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 80087aa:	2027      	movs	r0, #39	; 0x27
 80087ac:	f000 fb71 	bl	8008e92 <HAL_NVIC_EnableIRQ>
}
 80087b0:	bf00      	nop
 80087b2:	3780      	adds	r7, #128	; 0x80
 80087b4:	46bd      	mov	sp, r7
 80087b6:	bd80      	pop	{r7, pc}
 80087b8:	40013800 	.word	0x40013800
 80087bc:	40021000 	.word	0x40021000
 80087c0:	48000800 	.word	0x48000800
 80087c4:	20000914 	.word	0x20000914
 80087c8:	40020008 	.word	0x40020008
 80087cc:	40004400 	.word	0x40004400
 80087d0:	48000400 	.word	0x48000400
 80087d4:	20000974 	.word	0x20000974
 80087d8:	4002001c 	.word	0x4002001c
 80087dc:	40004800 	.word	0x40004800

080087e0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80087e0:	b480      	push	{r7}
 80087e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80087e4:	e7fe      	b.n	80087e4 <NMI_Handler+0x4>

080087e6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80087e6:	b480      	push	{r7}
 80087e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80087ea:	e7fe      	b.n	80087ea <HardFault_Handler+0x4>

080087ec <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80087ec:	b480      	push	{r7}
 80087ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80087f0:	e7fe      	b.n	80087f0 <MemManage_Handler+0x4>

080087f2 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80087f2:	b480      	push	{r7}
 80087f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80087f6:	e7fe      	b.n	80087f6 <BusFault_Handler+0x4>

080087f8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80087f8:	b480      	push	{r7}
 80087fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80087fc:	e7fe      	b.n	80087fc <UsageFault_Handler+0x4>

080087fe <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80087fe:	b480      	push	{r7}
 8008800:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8008802:	bf00      	nop
 8008804:	46bd      	mov	sp, r7
 8008806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800880a:	4770      	bx	lr

0800880c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800880c:	b480      	push	{r7}
 800880e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8008810:	bf00      	nop
 8008812:	46bd      	mov	sp, r7
 8008814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008818:	4770      	bx	lr

0800881a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800881a:	b480      	push	{r7}
 800881c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800881e:	bf00      	nop
 8008820:	46bd      	mov	sp, r7
 8008822:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008826:	4770      	bx	lr

08008828 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8008828:	b580      	push	{r7, lr}
 800882a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */
   CountersHandler ();
 800882c:	f7fd ffb8 	bl	80067a0 <CountersHandler>
  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8008830:	f000 f9fa 	bl	8008c28 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8008834:	bf00      	nop
 8008836:	bd80      	pop	{r7, pc}

08008838 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8008838:	b580      	push	{r7, lr}
 800883a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */
  if(getPk1 == false)
 800883c:	4b08      	ldr	r3, [pc, #32]	; (8008860 <DMA1_Channel1_IRQHandler+0x28>)
 800883e:	781b      	ldrb	r3, [r3, #0]
 8008840:	2b00      	cmp	r3, #0
 8008842:	d107      	bne.n	8008854 <DMA1_Channel1_IRQHandler+0x1c>
  {
	  memcpy((uint8_t*)&rxDataBufRd[0], (uint8_t*)&rxDataBuf[0], sizeof(rxDataBufRd));
 8008844:	22fa      	movs	r2, #250	; 0xfa
 8008846:	4907      	ldr	r1, [pc, #28]	; (8008864 <DMA1_Channel1_IRQHandler+0x2c>)
 8008848:	4807      	ldr	r0, [pc, #28]	; (8008868 <DMA1_Channel1_IRQHandler+0x30>)
 800884a:	f006 fedc 	bl	800f606 <memcpy>
	  getPk1 = true;
 800884e:	4b04      	ldr	r3, [pc, #16]	; (8008860 <DMA1_Channel1_IRQHandler+0x28>)
 8008850:	2201      	movs	r2, #1
 8008852:	701a      	strb	r2, [r3, #0]
  }
  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8008854:	4805      	ldr	r0, [pc, #20]	; (800886c <DMA1_Channel1_IRQHandler+0x34>)
 8008856:	f000 ff18 	bl	800968a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 800885a:	bf00      	nop
 800885c:	bd80      	pop	{r7, pc}
 800885e:	bf00      	nop
 8008860:	20000ee2 	.word	0x20000ee2
 8008864:	20000cec 	.word	0x20000cec
 8008868:	20000de8 	.word	0x20000de8
 800886c:	20000914 	.word	0x20000914

08008870 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8008870:	b580      	push	{r7, lr}
 8008872:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */
  if(getPk2 == false)
 8008874:	4b08      	ldr	r3, [pc, #32]	; (8008898 <DMA1_Channel2_IRQHandler+0x28>)
 8008876:	781b      	ldrb	r3, [r3, #0]
 8008878:	2b00      	cmp	r3, #0
 800887a:	d107      	bne.n	800888c <DMA1_Channel2_IRQHandler+0x1c>
  {
	  memcpy((uint8_t*)&rxDataBufRd2[0], (uint8_t*)&rxDataBuf2[0], sizeof(rxDataBufRd2));
 800887c:	22fa      	movs	r2, #250	; 0xfa
 800887e:	4907      	ldr	r1, [pc, #28]	; (800889c <DMA1_Channel2_IRQHandler+0x2c>)
 8008880:	4807      	ldr	r0, [pc, #28]	; (80088a0 <DMA1_Channel2_IRQHandler+0x30>)
 8008882:	f006 fec0 	bl	800f606 <memcpy>
	  getPk2 = true;
 8008886:	4b04      	ldr	r3, [pc, #16]	; (8008898 <DMA1_Channel2_IRQHandler+0x28>)
 8008888:	2201      	movs	r2, #1
 800888a:	701a      	strb	r2, [r3, #0]
  }
  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 800888c:	4805      	ldr	r0, [pc, #20]	; (80088a4 <DMA1_Channel2_IRQHandler+0x34>)
 800888e:	f000 fefc 	bl	800968a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8008892:	bf00      	nop
 8008894:	bd80      	pop	{r7, pc}
 8008896:	bf00      	nop
 8008898:	200010da 	.word	0x200010da
 800889c:	20000ee4 	.word	0x20000ee4
 80088a0:	20000fe0 	.word	0x20000fe0
 80088a4:	20000974 	.word	0x20000974

080088a8 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXTI line 25.
  */
void USART1_IRQHandler(void)
{
 80088a8:	b580      	push	{r7, lr}
 80088aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */
  //uart_escape_byte_in((uint8_t)(huart1.Instance->RDR));
  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80088ac:	4802      	ldr	r0, [pc, #8]	; (80088b8 <USART1_IRQHandler+0x10>)
 80088ae:	f003 fcfb 	bl	800c2a8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80088b2:	bf00      	nop
 80088b4:	bd80      	pop	{r7, pc}
 80088b6:	bf00      	nop
 80088b8:	20000764 	.word	0x20000764

080088bc <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 80088bc:	b580      	push	{r7, lr}
 80088be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */
  //uart_escape_byte_in((uint8_t)(huart2.Instance->RDR));
  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80088c0:	4802      	ldr	r0, [pc, #8]	; (80088cc <USART2_IRQHandler+0x10>)
 80088c2:	f003 fcf1 	bl	800c2a8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80088c6:	bf00      	nop
 80088c8:	bd80      	pop	{r7, pc}
 80088ca:	bf00      	nop
 80088cc:	200007f4 	.word	0x200007f4

080088d0 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt / USART3 wake-up interrupt through EXTI line 28.
  */
void USART3_IRQHandler(void)
{
 80088d0:	b580      	push	{r7, lr}
 80088d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 80088d4:	4802      	ldr	r0, [pc, #8]	; (80088e0 <USART3_IRQHandler+0x10>)
 80088d6:	f003 fce7 	bl	800c2a8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 80088da:	bf00      	nop
 80088dc:	bd80      	pop	{r7, pc}
 80088de:	bf00      	nop
 80088e0:	20000884 	.word	0x20000884

080088e4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80088e4:	b480      	push	{r7}
 80088e6:	af00      	add	r7, sp, #0
  return 1;
 80088e8:	2301      	movs	r3, #1
}
 80088ea:	4618      	mov	r0, r3
 80088ec:	46bd      	mov	sp, r7
 80088ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088f2:	4770      	bx	lr

080088f4 <_kill>:

int _kill(int pid, int sig)
{
 80088f4:	b580      	push	{r7, lr}
 80088f6:	b082      	sub	sp, #8
 80088f8:	af00      	add	r7, sp, #0
 80088fa:	6078      	str	r0, [r7, #4]
 80088fc:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80088fe:	f006 fe55 	bl	800f5ac <__errno>
 8008902:	4603      	mov	r3, r0
 8008904:	2216      	movs	r2, #22
 8008906:	601a      	str	r2, [r3, #0]
  return -1;
 8008908:	f04f 33ff 	mov.w	r3, #4294967295
}
 800890c:	4618      	mov	r0, r3
 800890e:	3708      	adds	r7, #8
 8008910:	46bd      	mov	sp, r7
 8008912:	bd80      	pop	{r7, pc}

08008914 <_exit>:

void _exit (int status)
{
 8008914:	b580      	push	{r7, lr}
 8008916:	b082      	sub	sp, #8
 8008918:	af00      	add	r7, sp, #0
 800891a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800891c:	f04f 31ff 	mov.w	r1, #4294967295
 8008920:	6878      	ldr	r0, [r7, #4]
 8008922:	f7ff ffe7 	bl	80088f4 <_kill>
  while (1) {}    /* Make sure we hang here */
 8008926:	e7fe      	b.n	8008926 <_exit+0x12>

08008928 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8008928:	b580      	push	{r7, lr}
 800892a:	b086      	sub	sp, #24
 800892c:	af00      	add	r7, sp, #0
 800892e:	60f8      	str	r0, [r7, #12]
 8008930:	60b9      	str	r1, [r7, #8]
 8008932:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8008934:	2300      	movs	r3, #0
 8008936:	617b      	str	r3, [r7, #20]
 8008938:	e00a      	b.n	8008950 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800893a:	f3af 8000 	nop.w
 800893e:	4601      	mov	r1, r0
 8008940:	68bb      	ldr	r3, [r7, #8]
 8008942:	1c5a      	adds	r2, r3, #1
 8008944:	60ba      	str	r2, [r7, #8]
 8008946:	b2ca      	uxtb	r2, r1
 8008948:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800894a:	697b      	ldr	r3, [r7, #20]
 800894c:	3301      	adds	r3, #1
 800894e:	617b      	str	r3, [r7, #20]
 8008950:	697a      	ldr	r2, [r7, #20]
 8008952:	687b      	ldr	r3, [r7, #4]
 8008954:	429a      	cmp	r2, r3
 8008956:	dbf0      	blt.n	800893a <_read+0x12>
  }

  return len;
 8008958:	687b      	ldr	r3, [r7, #4]
}
 800895a:	4618      	mov	r0, r3
 800895c:	3718      	adds	r7, #24
 800895e:	46bd      	mov	sp, r7
 8008960:	bd80      	pop	{r7, pc}

08008962 <_close>:
  }
  return len;
}

int _close(int file)
{
 8008962:	b480      	push	{r7}
 8008964:	b083      	sub	sp, #12
 8008966:	af00      	add	r7, sp, #0
 8008968:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800896a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800896e:	4618      	mov	r0, r3
 8008970:	370c      	adds	r7, #12
 8008972:	46bd      	mov	sp, r7
 8008974:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008978:	4770      	bx	lr

0800897a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800897a:	b480      	push	{r7}
 800897c:	b083      	sub	sp, #12
 800897e:	af00      	add	r7, sp, #0
 8008980:	6078      	str	r0, [r7, #4]
 8008982:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8008984:	683b      	ldr	r3, [r7, #0]
 8008986:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800898a:	605a      	str	r2, [r3, #4]
  return 0;
 800898c:	2300      	movs	r3, #0
}
 800898e:	4618      	mov	r0, r3
 8008990:	370c      	adds	r7, #12
 8008992:	46bd      	mov	sp, r7
 8008994:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008998:	4770      	bx	lr

0800899a <_isatty>:

int _isatty(int file)
{
 800899a:	b480      	push	{r7}
 800899c:	b083      	sub	sp, #12
 800899e:	af00      	add	r7, sp, #0
 80089a0:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80089a2:	2301      	movs	r3, #1
}
 80089a4:	4618      	mov	r0, r3
 80089a6:	370c      	adds	r7, #12
 80089a8:	46bd      	mov	sp, r7
 80089aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089ae:	4770      	bx	lr

080089b0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80089b0:	b480      	push	{r7}
 80089b2:	b085      	sub	sp, #20
 80089b4:	af00      	add	r7, sp, #0
 80089b6:	60f8      	str	r0, [r7, #12]
 80089b8:	60b9      	str	r1, [r7, #8]
 80089ba:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80089bc:	2300      	movs	r3, #0
}
 80089be:	4618      	mov	r0, r3
 80089c0:	3714      	adds	r7, #20
 80089c2:	46bd      	mov	sp, r7
 80089c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089c8:	4770      	bx	lr
	...

080089cc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80089cc:	b580      	push	{r7, lr}
 80089ce:	b086      	sub	sp, #24
 80089d0:	af00      	add	r7, sp, #0
 80089d2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80089d4:	4a14      	ldr	r2, [pc, #80]	; (8008a28 <_sbrk+0x5c>)
 80089d6:	4b15      	ldr	r3, [pc, #84]	; (8008a2c <_sbrk+0x60>)
 80089d8:	1ad3      	subs	r3, r2, r3
 80089da:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80089dc:	697b      	ldr	r3, [r7, #20]
 80089de:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80089e0:	4b13      	ldr	r3, [pc, #76]	; (8008a30 <_sbrk+0x64>)
 80089e2:	681b      	ldr	r3, [r3, #0]
 80089e4:	2b00      	cmp	r3, #0
 80089e6:	d102      	bne.n	80089ee <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80089e8:	4b11      	ldr	r3, [pc, #68]	; (8008a30 <_sbrk+0x64>)
 80089ea:	4a12      	ldr	r2, [pc, #72]	; (8008a34 <_sbrk+0x68>)
 80089ec:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80089ee:	4b10      	ldr	r3, [pc, #64]	; (8008a30 <_sbrk+0x64>)
 80089f0:	681a      	ldr	r2, [r3, #0]
 80089f2:	687b      	ldr	r3, [r7, #4]
 80089f4:	4413      	add	r3, r2
 80089f6:	693a      	ldr	r2, [r7, #16]
 80089f8:	429a      	cmp	r2, r3
 80089fa:	d207      	bcs.n	8008a0c <_sbrk+0x40>
  {
    errno = ENOMEM;
 80089fc:	f006 fdd6 	bl	800f5ac <__errno>
 8008a00:	4603      	mov	r3, r0
 8008a02:	220c      	movs	r2, #12
 8008a04:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8008a06:	f04f 33ff 	mov.w	r3, #4294967295
 8008a0a:	e009      	b.n	8008a20 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8008a0c:	4b08      	ldr	r3, [pc, #32]	; (8008a30 <_sbrk+0x64>)
 8008a0e:	681b      	ldr	r3, [r3, #0]
 8008a10:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8008a12:	4b07      	ldr	r3, [pc, #28]	; (8008a30 <_sbrk+0x64>)
 8008a14:	681a      	ldr	r2, [r3, #0]
 8008a16:	687b      	ldr	r3, [r7, #4]
 8008a18:	4413      	add	r3, r2
 8008a1a:	4a05      	ldr	r2, [pc, #20]	; (8008a30 <_sbrk+0x64>)
 8008a1c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8008a1e:	68fb      	ldr	r3, [r7, #12]
}
 8008a20:	4618      	mov	r0, r3
 8008a22:	3718      	adds	r7, #24
 8008a24:	46bd      	mov	sp, r7
 8008a26:	bd80      	pop	{r7, pc}
 8008a28:	20008000 	.word	0x20008000
 8008a2c:	00000400 	.word	0x00000400
 8008a30:	200012d8 	.word	0x200012d8
 8008a34:	20001430 	.word	0x20001430

08008a38 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8008a38:	b480      	push	{r7}
 8008a3a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8008a3c:	4b06      	ldr	r3, [pc, #24]	; (8008a58 <SystemInit+0x20>)
 8008a3e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008a42:	4a05      	ldr	r2, [pc, #20]	; (8008a58 <SystemInit+0x20>)
 8008a44:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8008a48:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8008a4c:	bf00      	nop
 8008a4e:	46bd      	mov	sp, r7
 8008a50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a54:	4770      	bx	lr
 8008a56:	bf00      	nop
 8008a58:	e000ed00 	.word	0xe000ed00

08008a5c <uart_escape_encode>:
		}
		
	}
}

_ssize_t uart_escape_encode(const uint8_t *msg, size_t msglen, uint8_t* buf, size_t buflen){
 8008a5c:	b480      	push	{r7}
 8008a5e:	b087      	sub	sp, #28
 8008a60:	af00      	add	r7, sp, #0
 8008a62:	60f8      	str	r0, [r7, #12]
 8008a64:	60b9      	str	r1, [r7, #8]
 8008a66:	607a      	str	r2, [r7, #4]
 8008a68:	603b      	str	r3, [r7, #0]
	_ssize_t encodelen=1;
 8008a6a:	2301      	movs	r3, #1
 8008a6c:	617b      	str	r3, [r7, #20]
	if(encodelen > buflen){
 8008a6e:	697b      	ldr	r3, [r7, #20]
 8008a70:	683a      	ldr	r2, [r7, #0]
 8008a72:	429a      	cmp	r2, r3
 8008a74:	d202      	bcs.n	8008a7c <uart_escape_encode+0x20>
		return -1;
 8008a76:	f04f 33ff 	mov.w	r3, #4294967295
 8008a7a:	e052      	b.n	8008b22 <uart_escape_encode+0xc6>
	}
	*(buf++) = UART_ESCAPE_SOT;
 8008a7c:	687b      	ldr	r3, [r7, #4]
 8008a7e:	1c5a      	adds	r2, r3, #1
 8008a80:	607a      	str	r2, [r7, #4]
 8008a82:	2243      	movs	r2, #67	; 0x43
 8008a84:	701a      	strb	r2, [r3, #0]
	for(int i=0; i<msglen; i++){
 8008a86:	2300      	movs	r3, #0
 8008a88:	613b      	str	r3, [r7, #16]
 8008a8a:	e036      	b.n	8008afa <uart_escape_encode+0x9e>
		switch(msg[i]){
 8008a8c:	693b      	ldr	r3, [r7, #16]
 8008a8e:	68fa      	ldr	r2, [r7, #12]
 8008a90:	4413      	add	r3, r2
 8008a92:	781b      	ldrb	r3, [r3, #0]
 8008a94:	3b42      	subs	r3, #66	; 0x42
 8008a96:	2b03      	cmp	r3, #3
 8008a98:	d819      	bhi.n	8008ace <uart_escape_encode+0x72>
			case UART_ESCAPE_CHAR:
			case UART_ESCAPE_SOT:
			case UART_ESCAPE_EOT:
			case UART_ESCAPE_ALARM:
				encodelen += 2;
 8008a9a:	697b      	ldr	r3, [r7, #20]
 8008a9c:	3302      	adds	r3, #2
 8008a9e:	617b      	str	r3, [r7, #20]
				if(encodelen > buflen){
 8008aa0:	697b      	ldr	r3, [r7, #20]
 8008aa2:	683a      	ldr	r2, [r7, #0]
 8008aa4:	429a      	cmp	r2, r3
 8008aa6:	d202      	bcs.n	8008aae <uart_escape_encode+0x52>
					return -1;
 8008aa8:	f04f 33ff 	mov.w	r3, #4294967295
 8008aac:	e039      	b.n	8008b22 <uart_escape_encode+0xc6>
				}
				(*buf++) = UART_ESCAPE_CHAR;
 8008aae:	687b      	ldr	r3, [r7, #4]
 8008ab0:	1c5a      	adds	r2, r3, #1
 8008ab2:	607a      	str	r2, [r7, #4]
 8008ab4:	2242      	movs	r2, #66	; 0x42
 8008ab6:	701a      	strb	r2, [r3, #0]
				(*buf++) = INVERT(msg[i]);
 8008ab8:	693b      	ldr	r3, [r7, #16]
 8008aba:	68fa      	ldr	r2, [r7, #12]
 8008abc:	4413      	add	r3, r2
 8008abe:	781a      	ldrb	r2, [r3, #0]
 8008ac0:	687b      	ldr	r3, [r7, #4]
 8008ac2:	1c59      	adds	r1, r3, #1
 8008ac4:	6079      	str	r1, [r7, #4]
 8008ac6:	43d2      	mvns	r2, r2
 8008ac8:	b2d2      	uxtb	r2, r2
 8008aca:	701a      	strb	r2, [r3, #0]
			break;
 8008acc:	e012      	b.n	8008af4 <uart_escape_encode+0x98>
			default:
				if(++encodelen > buflen){
 8008ace:	697b      	ldr	r3, [r7, #20]
 8008ad0:	3301      	adds	r3, #1
 8008ad2:	617b      	str	r3, [r7, #20]
 8008ad4:	697b      	ldr	r3, [r7, #20]
 8008ad6:	683a      	ldr	r2, [r7, #0]
 8008ad8:	429a      	cmp	r2, r3
 8008ada:	d202      	bcs.n	8008ae2 <uart_escape_encode+0x86>
					return -1;
 8008adc:	f04f 33ff 	mov.w	r3, #4294967295
 8008ae0:	e01f      	b.n	8008b22 <uart_escape_encode+0xc6>
				}
				(*buf++) = msg[i];
 8008ae2:	693b      	ldr	r3, [r7, #16]
 8008ae4:	68fa      	ldr	r2, [r7, #12]
 8008ae6:	441a      	add	r2, r3
 8008ae8:	687b      	ldr	r3, [r7, #4]
 8008aea:	1c59      	adds	r1, r3, #1
 8008aec:	6079      	str	r1, [r7, #4]
 8008aee:	7812      	ldrb	r2, [r2, #0]
 8008af0:	701a      	strb	r2, [r3, #0]
			break;
 8008af2:	bf00      	nop
	for(int i=0; i<msglen; i++){
 8008af4:	693b      	ldr	r3, [r7, #16]
 8008af6:	3301      	adds	r3, #1
 8008af8:	613b      	str	r3, [r7, #16]
 8008afa:	693b      	ldr	r3, [r7, #16]
 8008afc:	68ba      	ldr	r2, [r7, #8]
 8008afe:	429a      	cmp	r2, r3
 8008b00:	d8c4      	bhi.n	8008a8c <uart_escape_encode+0x30>
			
		}
	}
	encodelen += 1;
 8008b02:	697b      	ldr	r3, [r7, #20]
 8008b04:	3301      	adds	r3, #1
 8008b06:	617b      	str	r3, [r7, #20]
	if(encodelen > buflen){
 8008b08:	697b      	ldr	r3, [r7, #20]
 8008b0a:	683a      	ldr	r2, [r7, #0]
 8008b0c:	429a      	cmp	r2, r3
 8008b0e:	d202      	bcs.n	8008b16 <uart_escape_encode+0xba>
		return -1;
 8008b10:	f04f 33ff 	mov.w	r3, #4294967295
 8008b14:	e005      	b.n	8008b22 <uart_escape_encode+0xc6>
	}
	*(buf++) = UART_ESCAPE_EOT;
 8008b16:	687b      	ldr	r3, [r7, #4]
 8008b18:	1c5a      	adds	r2, r3, #1
 8008b1a:	607a      	str	r2, [r7, #4]
 8008b1c:	2244      	movs	r2, #68	; 0x44
 8008b1e:	701a      	strb	r2, [r3, #0]
	
	return encodelen;
 8008b20:	697b      	ldr	r3, [r7, #20]
}
 8008b22:	4618      	mov	r0, r3
 8008b24:	371c      	adds	r7, #28
 8008b26:	46bd      	mov	sp, r7
 8008b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b2c:	4770      	bx	lr
	...

08008b30 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8008b30:	480d      	ldr	r0, [pc, #52]	; (8008b68 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8008b32:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8008b34:	480d      	ldr	r0, [pc, #52]	; (8008b6c <LoopForever+0x6>)
  ldr r1, =_edata
 8008b36:	490e      	ldr	r1, [pc, #56]	; (8008b70 <LoopForever+0xa>)
  ldr r2, =_sidata
 8008b38:	4a0e      	ldr	r2, [pc, #56]	; (8008b74 <LoopForever+0xe>)
  movs r3, #0
 8008b3a:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8008b3c:	e002      	b.n	8008b44 <LoopCopyDataInit>

08008b3e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8008b3e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8008b40:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8008b42:	3304      	adds	r3, #4

08008b44 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8008b44:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8008b46:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8008b48:	d3f9      	bcc.n	8008b3e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8008b4a:	4a0b      	ldr	r2, [pc, #44]	; (8008b78 <LoopForever+0x12>)
  ldr r4, =_ebss
 8008b4c:	4c0b      	ldr	r4, [pc, #44]	; (8008b7c <LoopForever+0x16>)
  movs r3, #0
 8008b4e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8008b50:	e001      	b.n	8008b56 <LoopFillZerobss>

08008b52 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8008b52:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8008b54:	3204      	adds	r2, #4

08008b56 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8008b56:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8008b58:	d3fb      	bcc.n	8008b52 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8008b5a:	f7ff ff6d 	bl	8008a38 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8008b5e:	f006 fd2b 	bl	800f5b8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8008b62:	f7fe fe7b 	bl	800785c <main>

08008b66 <LoopForever>:

LoopForever:
    b LoopForever
 8008b66:	e7fe      	b.n	8008b66 <LoopForever>
  ldr   r0, =_estack
 8008b68:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8008b6c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8008b70:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8008b74:	080135d8 	.word	0x080135d8
  ldr r2, =_sbss
 8008b78:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8008b7c:	2000142c 	.word	0x2000142c

08008b80 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8008b80:	e7fe      	b.n	8008b80 <ADC1_2_IRQHandler>

08008b82 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8008b82:	b580      	push	{r7, lr}
 8008b84:	b082      	sub	sp, #8
 8008b86:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8008b88:	2300      	movs	r3, #0
 8008b8a:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8008b8c:	2003      	movs	r0, #3
 8008b8e:	f000 f95b 	bl	8008e48 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8008b92:	200f      	movs	r0, #15
 8008b94:	f000 f80e 	bl	8008bb4 <HAL_InitTick>
 8008b98:	4603      	mov	r3, r0
 8008b9a:	2b00      	cmp	r3, #0
 8008b9c:	d002      	beq.n	8008ba4 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8008b9e:	2301      	movs	r3, #1
 8008ba0:	71fb      	strb	r3, [r7, #7]
 8008ba2:	e001      	b.n	8008ba8 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8008ba4:	f7ff fbd0 	bl	8008348 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8008ba8:	79fb      	ldrb	r3, [r7, #7]

}
 8008baa:	4618      	mov	r0, r3
 8008bac:	3708      	adds	r7, #8
 8008bae:	46bd      	mov	sp, r7
 8008bb0:	bd80      	pop	{r7, pc}
	...

08008bb4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8008bb4:	b580      	push	{r7, lr}
 8008bb6:	b084      	sub	sp, #16
 8008bb8:	af00      	add	r7, sp, #0
 8008bba:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8008bbc:	2300      	movs	r3, #0
 8008bbe:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8008bc0:	4b16      	ldr	r3, [pc, #88]	; (8008c1c <HAL_InitTick+0x68>)
 8008bc2:	681b      	ldr	r3, [r3, #0]
 8008bc4:	2b00      	cmp	r3, #0
 8008bc6:	d022      	beq.n	8008c0e <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8008bc8:	4b15      	ldr	r3, [pc, #84]	; (8008c20 <HAL_InitTick+0x6c>)
 8008bca:	681a      	ldr	r2, [r3, #0]
 8008bcc:	4b13      	ldr	r3, [pc, #76]	; (8008c1c <HAL_InitTick+0x68>)
 8008bce:	681b      	ldr	r3, [r3, #0]
 8008bd0:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8008bd4:	fbb1 f3f3 	udiv	r3, r1, r3
 8008bd8:	fbb2 f3f3 	udiv	r3, r2, r3
 8008bdc:	4618      	mov	r0, r3
 8008bde:	f000 f966 	bl	8008eae <HAL_SYSTICK_Config>
 8008be2:	4603      	mov	r3, r0
 8008be4:	2b00      	cmp	r3, #0
 8008be6:	d10f      	bne.n	8008c08 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8008be8:	687b      	ldr	r3, [r7, #4]
 8008bea:	2b0f      	cmp	r3, #15
 8008bec:	d809      	bhi.n	8008c02 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8008bee:	2200      	movs	r2, #0
 8008bf0:	6879      	ldr	r1, [r7, #4]
 8008bf2:	f04f 30ff 	mov.w	r0, #4294967295
 8008bf6:	f000 f932 	bl	8008e5e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8008bfa:	4a0a      	ldr	r2, [pc, #40]	; (8008c24 <HAL_InitTick+0x70>)
 8008bfc:	687b      	ldr	r3, [r7, #4]
 8008bfe:	6013      	str	r3, [r2, #0]
 8008c00:	e007      	b.n	8008c12 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8008c02:	2301      	movs	r3, #1
 8008c04:	73fb      	strb	r3, [r7, #15]
 8008c06:	e004      	b.n	8008c12 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8008c08:	2301      	movs	r3, #1
 8008c0a:	73fb      	strb	r3, [r7, #15]
 8008c0c:	e001      	b.n	8008c12 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8008c0e:	2301      	movs	r3, #1
 8008c10:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8008c12:	7bfb      	ldrb	r3, [r7, #15]
}
 8008c14:	4618      	mov	r0, r3
 8008c16:	3710      	adds	r7, #16
 8008c18:	46bd      	mov	sp, r7
 8008c1a:	bd80      	pop	{r7, pc}
 8008c1c:	20000008 	.word	0x20000008
 8008c20:	20000000 	.word	0x20000000
 8008c24:	20000004 	.word	0x20000004

08008c28 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8008c28:	b480      	push	{r7}
 8008c2a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8008c2c:	4b05      	ldr	r3, [pc, #20]	; (8008c44 <HAL_IncTick+0x1c>)
 8008c2e:	681a      	ldr	r2, [r3, #0]
 8008c30:	4b05      	ldr	r3, [pc, #20]	; (8008c48 <HAL_IncTick+0x20>)
 8008c32:	681b      	ldr	r3, [r3, #0]
 8008c34:	4413      	add	r3, r2
 8008c36:	4a03      	ldr	r2, [pc, #12]	; (8008c44 <HAL_IncTick+0x1c>)
 8008c38:	6013      	str	r3, [r2, #0]
}
 8008c3a:	bf00      	nop
 8008c3c:	46bd      	mov	sp, r7
 8008c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c42:	4770      	bx	lr
 8008c44:	200012dc 	.word	0x200012dc
 8008c48:	20000008 	.word	0x20000008

08008c4c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8008c4c:	b480      	push	{r7}
 8008c4e:	af00      	add	r7, sp, #0
  return uwTick;
 8008c50:	4b03      	ldr	r3, [pc, #12]	; (8008c60 <HAL_GetTick+0x14>)
 8008c52:	681b      	ldr	r3, [r3, #0]
}
 8008c54:	4618      	mov	r0, r3
 8008c56:	46bd      	mov	sp, r7
 8008c58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c5c:	4770      	bx	lr
 8008c5e:	bf00      	nop
 8008c60:	200012dc 	.word	0x200012dc

08008c64 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8008c64:	b580      	push	{r7, lr}
 8008c66:	b084      	sub	sp, #16
 8008c68:	af00      	add	r7, sp, #0
 8008c6a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8008c6c:	f7ff ffee 	bl	8008c4c <HAL_GetTick>
 8008c70:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8008c72:	687b      	ldr	r3, [r7, #4]
 8008c74:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8008c76:	68fb      	ldr	r3, [r7, #12]
 8008c78:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008c7c:	d004      	beq.n	8008c88 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8008c7e:	4b09      	ldr	r3, [pc, #36]	; (8008ca4 <HAL_Delay+0x40>)
 8008c80:	681b      	ldr	r3, [r3, #0]
 8008c82:	68fa      	ldr	r2, [r7, #12]
 8008c84:	4413      	add	r3, r2
 8008c86:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8008c88:	bf00      	nop
 8008c8a:	f7ff ffdf 	bl	8008c4c <HAL_GetTick>
 8008c8e:	4602      	mov	r2, r0
 8008c90:	68bb      	ldr	r3, [r7, #8]
 8008c92:	1ad3      	subs	r3, r2, r3
 8008c94:	68fa      	ldr	r2, [r7, #12]
 8008c96:	429a      	cmp	r2, r3
 8008c98:	d8f7      	bhi.n	8008c8a <HAL_Delay+0x26>
  {
  }
}
 8008c9a:	bf00      	nop
 8008c9c:	bf00      	nop
 8008c9e:	3710      	adds	r7, #16
 8008ca0:	46bd      	mov	sp, r7
 8008ca2:	bd80      	pop	{r7, pc}
 8008ca4:	20000008 	.word	0x20000008

08008ca8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8008ca8:	b480      	push	{r7}
 8008caa:	b085      	sub	sp, #20
 8008cac:	af00      	add	r7, sp, #0
 8008cae:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8008cb0:	687b      	ldr	r3, [r7, #4]
 8008cb2:	f003 0307 	and.w	r3, r3, #7
 8008cb6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8008cb8:	4b0c      	ldr	r3, [pc, #48]	; (8008cec <__NVIC_SetPriorityGrouping+0x44>)
 8008cba:	68db      	ldr	r3, [r3, #12]
 8008cbc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8008cbe:	68ba      	ldr	r2, [r7, #8]
 8008cc0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8008cc4:	4013      	ands	r3, r2
 8008cc6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8008cc8:	68fb      	ldr	r3, [r7, #12]
 8008cca:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8008ccc:	68bb      	ldr	r3, [r7, #8]
 8008cce:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8008cd0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8008cd4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8008cd8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8008cda:	4a04      	ldr	r2, [pc, #16]	; (8008cec <__NVIC_SetPriorityGrouping+0x44>)
 8008cdc:	68bb      	ldr	r3, [r7, #8]
 8008cde:	60d3      	str	r3, [r2, #12]
}
 8008ce0:	bf00      	nop
 8008ce2:	3714      	adds	r7, #20
 8008ce4:	46bd      	mov	sp, r7
 8008ce6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cea:	4770      	bx	lr
 8008cec:	e000ed00 	.word	0xe000ed00

08008cf0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8008cf0:	b480      	push	{r7}
 8008cf2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8008cf4:	4b04      	ldr	r3, [pc, #16]	; (8008d08 <__NVIC_GetPriorityGrouping+0x18>)
 8008cf6:	68db      	ldr	r3, [r3, #12]
 8008cf8:	0a1b      	lsrs	r3, r3, #8
 8008cfa:	f003 0307 	and.w	r3, r3, #7
}
 8008cfe:	4618      	mov	r0, r3
 8008d00:	46bd      	mov	sp, r7
 8008d02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d06:	4770      	bx	lr
 8008d08:	e000ed00 	.word	0xe000ed00

08008d0c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8008d0c:	b480      	push	{r7}
 8008d0e:	b083      	sub	sp, #12
 8008d10:	af00      	add	r7, sp, #0
 8008d12:	4603      	mov	r3, r0
 8008d14:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8008d16:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008d1a:	2b00      	cmp	r3, #0
 8008d1c:	db0b      	blt.n	8008d36 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8008d1e:	79fb      	ldrb	r3, [r7, #7]
 8008d20:	f003 021f 	and.w	r2, r3, #31
 8008d24:	4907      	ldr	r1, [pc, #28]	; (8008d44 <__NVIC_EnableIRQ+0x38>)
 8008d26:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008d2a:	095b      	lsrs	r3, r3, #5
 8008d2c:	2001      	movs	r0, #1
 8008d2e:	fa00 f202 	lsl.w	r2, r0, r2
 8008d32:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8008d36:	bf00      	nop
 8008d38:	370c      	adds	r7, #12
 8008d3a:	46bd      	mov	sp, r7
 8008d3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d40:	4770      	bx	lr
 8008d42:	bf00      	nop
 8008d44:	e000e100 	.word	0xe000e100

08008d48 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8008d48:	b480      	push	{r7}
 8008d4a:	b083      	sub	sp, #12
 8008d4c:	af00      	add	r7, sp, #0
 8008d4e:	4603      	mov	r3, r0
 8008d50:	6039      	str	r1, [r7, #0]
 8008d52:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8008d54:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008d58:	2b00      	cmp	r3, #0
 8008d5a:	db0a      	blt.n	8008d72 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8008d5c:	683b      	ldr	r3, [r7, #0]
 8008d5e:	b2da      	uxtb	r2, r3
 8008d60:	490c      	ldr	r1, [pc, #48]	; (8008d94 <__NVIC_SetPriority+0x4c>)
 8008d62:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008d66:	0112      	lsls	r2, r2, #4
 8008d68:	b2d2      	uxtb	r2, r2
 8008d6a:	440b      	add	r3, r1
 8008d6c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8008d70:	e00a      	b.n	8008d88 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8008d72:	683b      	ldr	r3, [r7, #0]
 8008d74:	b2da      	uxtb	r2, r3
 8008d76:	4908      	ldr	r1, [pc, #32]	; (8008d98 <__NVIC_SetPriority+0x50>)
 8008d78:	79fb      	ldrb	r3, [r7, #7]
 8008d7a:	f003 030f 	and.w	r3, r3, #15
 8008d7e:	3b04      	subs	r3, #4
 8008d80:	0112      	lsls	r2, r2, #4
 8008d82:	b2d2      	uxtb	r2, r2
 8008d84:	440b      	add	r3, r1
 8008d86:	761a      	strb	r2, [r3, #24]
}
 8008d88:	bf00      	nop
 8008d8a:	370c      	adds	r7, #12
 8008d8c:	46bd      	mov	sp, r7
 8008d8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d92:	4770      	bx	lr
 8008d94:	e000e100 	.word	0xe000e100
 8008d98:	e000ed00 	.word	0xe000ed00

08008d9c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8008d9c:	b480      	push	{r7}
 8008d9e:	b089      	sub	sp, #36	; 0x24
 8008da0:	af00      	add	r7, sp, #0
 8008da2:	60f8      	str	r0, [r7, #12]
 8008da4:	60b9      	str	r1, [r7, #8]
 8008da6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8008da8:	68fb      	ldr	r3, [r7, #12]
 8008daa:	f003 0307 	and.w	r3, r3, #7
 8008dae:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8008db0:	69fb      	ldr	r3, [r7, #28]
 8008db2:	f1c3 0307 	rsb	r3, r3, #7
 8008db6:	2b04      	cmp	r3, #4
 8008db8:	bf28      	it	cs
 8008dba:	2304      	movcs	r3, #4
 8008dbc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8008dbe:	69fb      	ldr	r3, [r7, #28]
 8008dc0:	3304      	adds	r3, #4
 8008dc2:	2b06      	cmp	r3, #6
 8008dc4:	d902      	bls.n	8008dcc <NVIC_EncodePriority+0x30>
 8008dc6:	69fb      	ldr	r3, [r7, #28]
 8008dc8:	3b03      	subs	r3, #3
 8008dca:	e000      	b.n	8008dce <NVIC_EncodePriority+0x32>
 8008dcc:	2300      	movs	r3, #0
 8008dce:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8008dd0:	f04f 32ff 	mov.w	r2, #4294967295
 8008dd4:	69bb      	ldr	r3, [r7, #24]
 8008dd6:	fa02 f303 	lsl.w	r3, r2, r3
 8008dda:	43da      	mvns	r2, r3
 8008ddc:	68bb      	ldr	r3, [r7, #8]
 8008dde:	401a      	ands	r2, r3
 8008de0:	697b      	ldr	r3, [r7, #20]
 8008de2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8008de4:	f04f 31ff 	mov.w	r1, #4294967295
 8008de8:	697b      	ldr	r3, [r7, #20]
 8008dea:	fa01 f303 	lsl.w	r3, r1, r3
 8008dee:	43d9      	mvns	r1, r3
 8008df0:	687b      	ldr	r3, [r7, #4]
 8008df2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8008df4:	4313      	orrs	r3, r2
         );
}
 8008df6:	4618      	mov	r0, r3
 8008df8:	3724      	adds	r7, #36	; 0x24
 8008dfa:	46bd      	mov	sp, r7
 8008dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e00:	4770      	bx	lr
	...

08008e04 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8008e04:	b580      	push	{r7, lr}
 8008e06:	b082      	sub	sp, #8
 8008e08:	af00      	add	r7, sp, #0
 8008e0a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8008e0c:	687b      	ldr	r3, [r7, #4]
 8008e0e:	3b01      	subs	r3, #1
 8008e10:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8008e14:	d301      	bcc.n	8008e1a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8008e16:	2301      	movs	r3, #1
 8008e18:	e00f      	b.n	8008e3a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8008e1a:	4a0a      	ldr	r2, [pc, #40]	; (8008e44 <SysTick_Config+0x40>)
 8008e1c:	687b      	ldr	r3, [r7, #4]
 8008e1e:	3b01      	subs	r3, #1
 8008e20:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8008e22:	210f      	movs	r1, #15
 8008e24:	f04f 30ff 	mov.w	r0, #4294967295
 8008e28:	f7ff ff8e 	bl	8008d48 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8008e2c:	4b05      	ldr	r3, [pc, #20]	; (8008e44 <SysTick_Config+0x40>)
 8008e2e:	2200      	movs	r2, #0
 8008e30:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8008e32:	4b04      	ldr	r3, [pc, #16]	; (8008e44 <SysTick_Config+0x40>)
 8008e34:	2207      	movs	r2, #7
 8008e36:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8008e38:	2300      	movs	r3, #0
}
 8008e3a:	4618      	mov	r0, r3
 8008e3c:	3708      	adds	r7, #8
 8008e3e:	46bd      	mov	sp, r7
 8008e40:	bd80      	pop	{r7, pc}
 8008e42:	bf00      	nop
 8008e44:	e000e010 	.word	0xe000e010

08008e48 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8008e48:	b580      	push	{r7, lr}
 8008e4a:	b082      	sub	sp, #8
 8008e4c:	af00      	add	r7, sp, #0
 8008e4e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8008e50:	6878      	ldr	r0, [r7, #4]
 8008e52:	f7ff ff29 	bl	8008ca8 <__NVIC_SetPriorityGrouping>
}
 8008e56:	bf00      	nop
 8008e58:	3708      	adds	r7, #8
 8008e5a:	46bd      	mov	sp, r7
 8008e5c:	bd80      	pop	{r7, pc}

08008e5e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8008e5e:	b580      	push	{r7, lr}
 8008e60:	b086      	sub	sp, #24
 8008e62:	af00      	add	r7, sp, #0
 8008e64:	4603      	mov	r3, r0
 8008e66:	60b9      	str	r1, [r7, #8]
 8008e68:	607a      	str	r2, [r7, #4]
 8008e6a:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8008e6c:	f7ff ff40 	bl	8008cf0 <__NVIC_GetPriorityGrouping>
 8008e70:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8008e72:	687a      	ldr	r2, [r7, #4]
 8008e74:	68b9      	ldr	r1, [r7, #8]
 8008e76:	6978      	ldr	r0, [r7, #20]
 8008e78:	f7ff ff90 	bl	8008d9c <NVIC_EncodePriority>
 8008e7c:	4602      	mov	r2, r0
 8008e7e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008e82:	4611      	mov	r1, r2
 8008e84:	4618      	mov	r0, r3
 8008e86:	f7ff ff5f 	bl	8008d48 <__NVIC_SetPriority>
}
 8008e8a:	bf00      	nop
 8008e8c:	3718      	adds	r7, #24
 8008e8e:	46bd      	mov	sp, r7
 8008e90:	bd80      	pop	{r7, pc}

08008e92 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8008e92:	b580      	push	{r7, lr}
 8008e94:	b082      	sub	sp, #8
 8008e96:	af00      	add	r7, sp, #0
 8008e98:	4603      	mov	r3, r0
 8008e9a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8008e9c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008ea0:	4618      	mov	r0, r3
 8008ea2:	f7ff ff33 	bl	8008d0c <__NVIC_EnableIRQ>
}
 8008ea6:	bf00      	nop
 8008ea8:	3708      	adds	r7, #8
 8008eaa:	46bd      	mov	sp, r7
 8008eac:	bd80      	pop	{r7, pc}

08008eae <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8008eae:	b580      	push	{r7, lr}
 8008eb0:	b082      	sub	sp, #8
 8008eb2:	af00      	add	r7, sp, #0
 8008eb4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8008eb6:	6878      	ldr	r0, [r7, #4]
 8008eb8:	f7ff ffa4 	bl	8008e04 <SysTick_Config>
 8008ebc:	4603      	mov	r3, r0
}
 8008ebe:	4618      	mov	r0, r3
 8008ec0:	3708      	adds	r7, #8
 8008ec2:	46bd      	mov	sp, r7
 8008ec4:	bd80      	pop	{r7, pc}
	...

08008ec8 <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 8008ec8:	b580      	push	{r7, lr}
 8008eca:	b082      	sub	sp, #8
 8008ecc:	af00      	add	r7, sp, #0
 8008ece:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8008ed0:	687b      	ldr	r3, [r7, #4]
 8008ed2:	2b00      	cmp	r3, #0
 8008ed4:	d101      	bne.n	8008eda <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 8008ed6:	2301      	movs	r3, #1
 8008ed8:	e054      	b.n	8008f84 <HAL_CRC_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 8008eda:	687b      	ldr	r3, [r7, #4]
 8008edc:	7f5b      	ldrb	r3, [r3, #29]
 8008ede:	b2db      	uxtb	r3, r3
 8008ee0:	2b00      	cmp	r3, #0
 8008ee2:	d105      	bne.n	8008ef0 <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 8008ee4:	687b      	ldr	r3, [r7, #4]
 8008ee6:	2200      	movs	r2, #0
 8008ee8:	771a      	strb	r2, [r3, #28]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 8008eea:	6878      	ldr	r0, [r7, #4]
 8008eec:	f7ff fa50 	bl	8008390 <HAL_CRC_MspInit>
  }

  hcrc->State = HAL_CRC_STATE_BUSY;
 8008ef0:	687b      	ldr	r3, [r7, #4]
 8008ef2:	2202      	movs	r2, #2
 8008ef4:	775a      	strb	r2, [r3, #29]

  /* check whether or not non-default generating polynomial has been
   * picked up by user */
  assert_param(IS_DEFAULT_POLYNOMIAL(hcrc->Init.DefaultPolynomialUse));
  if (hcrc->Init.DefaultPolynomialUse == DEFAULT_POLYNOMIAL_ENABLE)
 8008ef6:	687b      	ldr	r3, [r7, #4]
 8008ef8:	791b      	ldrb	r3, [r3, #4]
 8008efa:	2b00      	cmp	r3, #0
 8008efc:	d10c      	bne.n	8008f18 <HAL_CRC_Init+0x50>
  {
    /* initialize peripheral with default generating polynomial */
    WRITE_REG(hcrc->Instance->POL, DEFAULT_CRC32_POLY);
 8008efe:	687b      	ldr	r3, [r7, #4]
 8008f00:	681b      	ldr	r3, [r3, #0]
 8008f02:	4a22      	ldr	r2, [pc, #136]	; (8008f8c <HAL_CRC_Init+0xc4>)
 8008f04:	615a      	str	r2, [r3, #20]
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, CRC_POLYLENGTH_32B);
 8008f06:	687b      	ldr	r3, [r7, #4]
 8008f08:	681b      	ldr	r3, [r3, #0]
 8008f0a:	689a      	ldr	r2, [r3, #8]
 8008f0c:	687b      	ldr	r3, [r7, #4]
 8008f0e:	681b      	ldr	r3, [r3, #0]
 8008f10:	f022 0218 	bic.w	r2, r2, #24
 8008f14:	609a      	str	r2, [r3, #8]
 8008f16:	e00c      	b.n	8008f32 <HAL_CRC_Init+0x6a>
  }
  else
  {
    /* initialize CRC peripheral with generating polynomial defined by user */
    if (HAL_CRCEx_Polynomial_Set(hcrc, hcrc->Init.GeneratingPolynomial, hcrc->Init.CRCLength) != HAL_OK)
 8008f18:	687b      	ldr	r3, [r7, #4]
 8008f1a:	6899      	ldr	r1, [r3, #8]
 8008f1c:	687b      	ldr	r3, [r7, #4]
 8008f1e:	68db      	ldr	r3, [r3, #12]
 8008f20:	461a      	mov	r2, r3
 8008f22:	6878      	ldr	r0, [r7, #4]
 8008f24:	f000 f948 	bl	80091b8 <HAL_CRCEx_Polynomial_Set>
 8008f28:	4603      	mov	r3, r0
 8008f2a:	2b00      	cmp	r3, #0
 8008f2c:	d001      	beq.n	8008f32 <HAL_CRC_Init+0x6a>
    {
      return HAL_ERROR;
 8008f2e:	2301      	movs	r3, #1
 8008f30:	e028      	b.n	8008f84 <HAL_CRC_Init+0xbc>
  }

  /* check whether or not non-default CRC initial value has been
   * picked up by user */
  assert_param(IS_DEFAULT_INIT_VALUE(hcrc->Init.DefaultInitValueUse));
  if (hcrc->Init.DefaultInitValueUse == DEFAULT_INIT_VALUE_ENABLE)
 8008f32:	687b      	ldr	r3, [r7, #4]
 8008f34:	795b      	ldrb	r3, [r3, #5]
 8008f36:	2b00      	cmp	r3, #0
 8008f38:	d105      	bne.n	8008f46 <HAL_CRC_Init+0x7e>
  {
    WRITE_REG(hcrc->Instance->INIT, DEFAULT_CRC_INITVALUE);
 8008f3a:	687b      	ldr	r3, [r7, #4]
 8008f3c:	681b      	ldr	r3, [r3, #0]
 8008f3e:	f04f 32ff 	mov.w	r2, #4294967295
 8008f42:	611a      	str	r2, [r3, #16]
 8008f44:	e004      	b.n	8008f50 <HAL_CRC_Init+0x88>
  }
  else
  {
    WRITE_REG(hcrc->Instance->INIT, hcrc->Init.InitValue);
 8008f46:	687b      	ldr	r3, [r7, #4]
 8008f48:	681b      	ldr	r3, [r3, #0]
 8008f4a:	687a      	ldr	r2, [r7, #4]
 8008f4c:	6912      	ldr	r2, [r2, #16]
 8008f4e:	611a      	str	r2, [r3, #16]
  }


  /* set input data inversion mode */
  assert_param(IS_CRC_INPUTDATA_INVERSION_MODE(hcrc->Init.InputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_IN, hcrc->Init.InputDataInversionMode);
 8008f50:	687b      	ldr	r3, [r7, #4]
 8008f52:	681b      	ldr	r3, [r3, #0]
 8008f54:	689b      	ldr	r3, [r3, #8]
 8008f56:	f023 0160 	bic.w	r1, r3, #96	; 0x60
 8008f5a:	687b      	ldr	r3, [r7, #4]
 8008f5c:	695a      	ldr	r2, [r3, #20]
 8008f5e:	687b      	ldr	r3, [r7, #4]
 8008f60:	681b      	ldr	r3, [r3, #0]
 8008f62:	430a      	orrs	r2, r1
 8008f64:	609a      	str	r2, [r3, #8]

  /* set output data inversion mode */
  assert_param(IS_CRC_OUTPUTDATA_INVERSION_MODE(hcrc->Init.OutputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_OUT, hcrc->Init.OutputDataInversionMode);
 8008f66:	687b      	ldr	r3, [r7, #4]
 8008f68:	681b      	ldr	r3, [r3, #0]
 8008f6a:	689b      	ldr	r3, [r3, #8]
 8008f6c:	f023 0180 	bic.w	r1, r3, #128	; 0x80
 8008f70:	687b      	ldr	r3, [r7, #4]
 8008f72:	699a      	ldr	r2, [r3, #24]
 8008f74:	687b      	ldr	r3, [r7, #4]
 8008f76:	681b      	ldr	r3, [r3, #0]
 8008f78:	430a      	orrs	r2, r1
 8008f7a:	609a      	str	r2, [r3, #8]
  /* makes sure the input data format (bytes, halfwords or words stream)
   * is properly specified by user */
  assert_param(IS_CRC_INPUTDATA_FORMAT(hcrc->InputDataFormat));

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8008f7c:	687b      	ldr	r3, [r7, #4]
 8008f7e:	2201      	movs	r2, #1
 8008f80:	775a      	strb	r2, [r3, #29]

  /* Return function status */
  return HAL_OK;
 8008f82:	2300      	movs	r3, #0
}
 8008f84:	4618      	mov	r0, r3
 8008f86:	3708      	adds	r7, #8
 8008f88:	46bd      	mov	sp, r7
 8008f8a:	bd80      	pop	{r7, pc}
 8008f8c:	04c11db7 	.word	0x04c11db7

08008f90 <HAL_CRC_Calculate>:
  *        and the API will internally adjust its input data processing based on the
  *        handle field hcrc->InputDataFormat.
  * @retval uint32_t CRC (returned value LSBs for CRC shorter than 32 bits)
  */
uint32_t HAL_CRC_Calculate(CRC_HandleTypeDef *hcrc, uint32_t pBuffer[], uint32_t BufferLength)
{
 8008f90:	b580      	push	{r7, lr}
 8008f92:	b086      	sub	sp, #24
 8008f94:	af00      	add	r7, sp, #0
 8008f96:	60f8      	str	r0, [r7, #12]
 8008f98:	60b9      	str	r1, [r7, #8]
 8008f9a:	607a      	str	r2, [r7, #4]
  uint32_t index;      /* CRC input data buffer index */
  uint32_t temp = 0U;  /* CRC output (read from hcrc->Instance->DR register) */
 8008f9c:	2300      	movs	r3, #0
 8008f9e:	613b      	str	r3, [r7, #16]

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_BUSY;
 8008fa0:	68fb      	ldr	r3, [r7, #12]
 8008fa2:	2202      	movs	r2, #2
 8008fa4:	775a      	strb	r2, [r3, #29]

  /* Reset CRC Calculation Unit (hcrc->Instance->INIT is
  *  written in hcrc->Instance->DR) */
  __HAL_CRC_DR_RESET(hcrc);
 8008fa6:	68fb      	ldr	r3, [r7, #12]
 8008fa8:	681b      	ldr	r3, [r3, #0]
 8008faa:	689a      	ldr	r2, [r3, #8]
 8008fac:	68fb      	ldr	r3, [r7, #12]
 8008fae:	681b      	ldr	r3, [r3, #0]
 8008fb0:	f042 0201 	orr.w	r2, r2, #1
 8008fb4:	609a      	str	r2, [r3, #8]

  switch (hcrc->InputDataFormat)
 8008fb6:	68fb      	ldr	r3, [r7, #12]
 8008fb8:	6a1b      	ldr	r3, [r3, #32]
 8008fba:	2b03      	cmp	r3, #3
 8008fbc:	d006      	beq.n	8008fcc <HAL_CRC_Calculate+0x3c>
 8008fbe:	2b03      	cmp	r3, #3
 8008fc0:	d829      	bhi.n	8009016 <HAL_CRC_Calculate+0x86>
 8008fc2:	2b01      	cmp	r3, #1
 8008fc4:	d019      	beq.n	8008ffa <HAL_CRC_Calculate+0x6a>
 8008fc6:	2b02      	cmp	r3, #2
 8008fc8:	d01e      	beq.n	8009008 <HAL_CRC_Calculate+0x78>
      /* Specific 16-bit input data handling  */
      temp = CRC_Handle_16(hcrc, (uint16_t *)(void *)pBuffer, BufferLength);    /* Derogation MisraC2012 R.11.5 */
      break;

    default:
      break;
 8008fca:	e024      	b.n	8009016 <HAL_CRC_Calculate+0x86>
      for (index = 0U; index < BufferLength; index++)
 8008fcc:	2300      	movs	r3, #0
 8008fce:	617b      	str	r3, [r7, #20]
 8008fd0:	e00a      	b.n	8008fe8 <HAL_CRC_Calculate+0x58>
        hcrc->Instance->DR = pBuffer[index];
 8008fd2:	697b      	ldr	r3, [r7, #20]
 8008fd4:	009b      	lsls	r3, r3, #2
 8008fd6:	68ba      	ldr	r2, [r7, #8]
 8008fd8:	441a      	add	r2, r3
 8008fda:	68fb      	ldr	r3, [r7, #12]
 8008fdc:	681b      	ldr	r3, [r3, #0]
 8008fde:	6812      	ldr	r2, [r2, #0]
 8008fe0:	601a      	str	r2, [r3, #0]
      for (index = 0U; index < BufferLength; index++)
 8008fe2:	697b      	ldr	r3, [r7, #20]
 8008fe4:	3301      	adds	r3, #1
 8008fe6:	617b      	str	r3, [r7, #20]
 8008fe8:	697a      	ldr	r2, [r7, #20]
 8008fea:	687b      	ldr	r3, [r7, #4]
 8008fec:	429a      	cmp	r2, r3
 8008fee:	d3f0      	bcc.n	8008fd2 <HAL_CRC_Calculate+0x42>
      temp = hcrc->Instance->DR;
 8008ff0:	68fb      	ldr	r3, [r7, #12]
 8008ff2:	681b      	ldr	r3, [r3, #0]
 8008ff4:	681b      	ldr	r3, [r3, #0]
 8008ff6:	613b      	str	r3, [r7, #16]
      break;
 8008ff8:	e00e      	b.n	8009018 <HAL_CRC_Calculate+0x88>
      temp = CRC_Handle_8(hcrc, (uint8_t *)pBuffer, BufferLength);
 8008ffa:	687a      	ldr	r2, [r7, #4]
 8008ffc:	68b9      	ldr	r1, [r7, #8]
 8008ffe:	68f8      	ldr	r0, [r7, #12]
 8009000:	f000 f812 	bl	8009028 <CRC_Handle_8>
 8009004:	6138      	str	r0, [r7, #16]
      break;
 8009006:	e007      	b.n	8009018 <HAL_CRC_Calculate+0x88>
      temp = CRC_Handle_16(hcrc, (uint16_t *)(void *)pBuffer, BufferLength);    /* Derogation MisraC2012 R.11.5 */
 8009008:	687a      	ldr	r2, [r7, #4]
 800900a:	68b9      	ldr	r1, [r7, #8]
 800900c:	68f8      	ldr	r0, [r7, #12]
 800900e:	f000 f899 	bl	8009144 <CRC_Handle_16>
 8009012:	6138      	str	r0, [r7, #16]
      break;
 8009014:	e000      	b.n	8009018 <HAL_CRC_Calculate+0x88>
      break;
 8009016:	bf00      	nop
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8009018:	68fb      	ldr	r3, [r7, #12]
 800901a:	2201      	movs	r2, #1
 800901c:	775a      	strb	r2, [r3, #29]

  /* Return the CRC computed value */
  return temp;
 800901e:	693b      	ldr	r3, [r7, #16]
}
 8009020:	4618      	mov	r0, r3
 8009022:	3718      	adds	r7, #24
 8009024:	46bd      	mov	sp, r7
 8009026:	bd80      	pop	{r7, pc}

08009028 <CRC_Handle_8>:
  * @param  pBuffer pointer to the input data buffer
  * @param  BufferLength input data buffer length
  * @retval uint32_t CRC (returned value LSBs for CRC shorter than 32 bits)
  */
static uint32_t CRC_Handle_8(CRC_HandleTypeDef *hcrc, uint8_t pBuffer[], uint32_t BufferLength)
{
 8009028:	b480      	push	{r7}
 800902a:	b089      	sub	sp, #36	; 0x24
 800902c:	af00      	add	r7, sp, #0
 800902e:	60f8      	str	r0, [r7, #12]
 8009030:	60b9      	str	r1, [r7, #8]
 8009032:	607a      	str	r2, [r7, #4]
  __IO uint16_t *pReg;

  /* Processing time optimization: 4 bytes are entered in a row with a single word write,
   * last bytes must be carefully fed to the CRC calculator to ensure a correct type
   * handling by the peripheral */
  for (i = 0U; i < (BufferLength / 4U); i++)
 8009034:	2300      	movs	r3, #0
 8009036:	61fb      	str	r3, [r7, #28]
 8009038:	e023      	b.n	8009082 <CRC_Handle_8+0x5a>
  {
    hcrc->Instance->DR = ((uint32_t)pBuffer[4U * i] << 24U) | \
 800903a:	69fb      	ldr	r3, [r7, #28]
 800903c:	009b      	lsls	r3, r3, #2
 800903e:	68ba      	ldr	r2, [r7, #8]
 8009040:	4413      	add	r3, r2
 8009042:	781b      	ldrb	r3, [r3, #0]
 8009044:	061a      	lsls	r2, r3, #24
                         ((uint32_t)pBuffer[(4U * i) + 1U] << 16U) | \
 8009046:	69fb      	ldr	r3, [r7, #28]
 8009048:	009b      	lsls	r3, r3, #2
 800904a:	3301      	adds	r3, #1
 800904c:	68b9      	ldr	r1, [r7, #8]
 800904e:	440b      	add	r3, r1
 8009050:	781b      	ldrb	r3, [r3, #0]
 8009052:	041b      	lsls	r3, r3, #16
    hcrc->Instance->DR = ((uint32_t)pBuffer[4U * i] << 24U) | \
 8009054:	431a      	orrs	r2, r3
                         ((uint32_t)pBuffer[(4U * i) + 2U] << 8U)  | \
 8009056:	69fb      	ldr	r3, [r7, #28]
 8009058:	009b      	lsls	r3, r3, #2
 800905a:	3302      	adds	r3, #2
 800905c:	68b9      	ldr	r1, [r7, #8]
 800905e:	440b      	add	r3, r1
 8009060:	781b      	ldrb	r3, [r3, #0]
 8009062:	021b      	lsls	r3, r3, #8
                         ((uint32_t)pBuffer[(4U * i) + 1U] << 16U) | \
 8009064:	431a      	orrs	r2, r3
                         (uint32_t)pBuffer[(4U * i) + 3U];
 8009066:	69fb      	ldr	r3, [r7, #28]
 8009068:	009b      	lsls	r3, r3, #2
 800906a:	3303      	adds	r3, #3
 800906c:	68b9      	ldr	r1, [r7, #8]
 800906e:	440b      	add	r3, r1
 8009070:	781b      	ldrb	r3, [r3, #0]
 8009072:	4619      	mov	r1, r3
    hcrc->Instance->DR = ((uint32_t)pBuffer[4U * i] << 24U) | \
 8009074:	68fb      	ldr	r3, [r7, #12]
 8009076:	681b      	ldr	r3, [r3, #0]
                         ((uint32_t)pBuffer[(4U * i) + 2U] << 8U)  | \
 8009078:	430a      	orrs	r2, r1
    hcrc->Instance->DR = ((uint32_t)pBuffer[4U * i] << 24U) | \
 800907a:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < (BufferLength / 4U); i++)
 800907c:	69fb      	ldr	r3, [r7, #28]
 800907e:	3301      	adds	r3, #1
 8009080:	61fb      	str	r3, [r7, #28]
 8009082:	687b      	ldr	r3, [r7, #4]
 8009084:	089b      	lsrs	r3, r3, #2
 8009086:	69fa      	ldr	r2, [r7, #28]
 8009088:	429a      	cmp	r2, r3
 800908a:	d3d6      	bcc.n	800903a <CRC_Handle_8+0x12>
  }
  /* last bytes specific handling */
  if ((BufferLength % 4U) != 0U)
 800908c:	687b      	ldr	r3, [r7, #4]
 800908e:	f003 0303 	and.w	r3, r3, #3
 8009092:	2b00      	cmp	r3, #0
 8009094:	d04d      	beq.n	8009132 <CRC_Handle_8+0x10a>
  {
    if ((BufferLength % 4U) == 1U)
 8009096:	687b      	ldr	r3, [r7, #4]
 8009098:	f003 0303 	and.w	r3, r3, #3
 800909c:	2b01      	cmp	r3, #1
 800909e:	d107      	bne.n	80090b0 <CRC_Handle_8+0x88>
    {
      *(__IO uint8_t *)(__IO void *)(&hcrc->Instance->DR) = pBuffer[4U * i];         /* Derogation MisraC2012 R.11.5 */
 80090a0:	69fb      	ldr	r3, [r7, #28]
 80090a2:	009b      	lsls	r3, r3, #2
 80090a4:	68ba      	ldr	r2, [r7, #8]
 80090a6:	4413      	add	r3, r2
 80090a8:	68fa      	ldr	r2, [r7, #12]
 80090aa:	6812      	ldr	r2, [r2, #0]
 80090ac:	781b      	ldrb	r3, [r3, #0]
 80090ae:	7013      	strb	r3, [r2, #0]
    }
    if ((BufferLength % 4U) == 2U)
 80090b0:	687b      	ldr	r3, [r7, #4]
 80090b2:	f003 0303 	and.w	r3, r3, #3
 80090b6:	2b02      	cmp	r3, #2
 80090b8:	d116      	bne.n	80090e8 <CRC_Handle_8+0xc0>
    {
      data = ((uint16_t)(pBuffer[4U * i]) << 8U) | (uint16_t)pBuffer[(4U * i) + 1U];
 80090ba:	69fb      	ldr	r3, [r7, #28]
 80090bc:	009b      	lsls	r3, r3, #2
 80090be:	68ba      	ldr	r2, [r7, #8]
 80090c0:	4413      	add	r3, r2
 80090c2:	781b      	ldrb	r3, [r3, #0]
 80090c4:	021b      	lsls	r3, r3, #8
 80090c6:	b21a      	sxth	r2, r3
 80090c8:	69fb      	ldr	r3, [r7, #28]
 80090ca:	009b      	lsls	r3, r3, #2
 80090cc:	3301      	adds	r3, #1
 80090ce:	68b9      	ldr	r1, [r7, #8]
 80090d0:	440b      	add	r3, r1
 80090d2:	781b      	ldrb	r3, [r3, #0]
 80090d4:	b21b      	sxth	r3, r3
 80090d6:	4313      	orrs	r3, r2
 80090d8:	b21b      	sxth	r3, r3
 80090da:	837b      	strh	r3, [r7, #26]
      pReg = (__IO uint16_t *)(__IO void *)(&hcrc->Instance->DR);                    /* Derogation MisraC2012 R.11.5 */
 80090dc:	68fb      	ldr	r3, [r7, #12]
 80090de:	681b      	ldr	r3, [r3, #0]
 80090e0:	617b      	str	r3, [r7, #20]
      *pReg = data;
 80090e2:	697b      	ldr	r3, [r7, #20]
 80090e4:	8b7a      	ldrh	r2, [r7, #26]
 80090e6:	801a      	strh	r2, [r3, #0]
    }
    if ((BufferLength % 4U) == 3U)
 80090e8:	687b      	ldr	r3, [r7, #4]
 80090ea:	f003 0303 	and.w	r3, r3, #3
 80090ee:	2b03      	cmp	r3, #3
 80090f0:	d11f      	bne.n	8009132 <CRC_Handle_8+0x10a>
    {
      data = ((uint16_t)(pBuffer[4U * i]) << 8U) | (uint16_t)pBuffer[(4U * i) + 1U];
 80090f2:	69fb      	ldr	r3, [r7, #28]
 80090f4:	009b      	lsls	r3, r3, #2
 80090f6:	68ba      	ldr	r2, [r7, #8]
 80090f8:	4413      	add	r3, r2
 80090fa:	781b      	ldrb	r3, [r3, #0]
 80090fc:	021b      	lsls	r3, r3, #8
 80090fe:	b21a      	sxth	r2, r3
 8009100:	69fb      	ldr	r3, [r7, #28]
 8009102:	009b      	lsls	r3, r3, #2
 8009104:	3301      	adds	r3, #1
 8009106:	68b9      	ldr	r1, [r7, #8]
 8009108:	440b      	add	r3, r1
 800910a:	781b      	ldrb	r3, [r3, #0]
 800910c:	b21b      	sxth	r3, r3
 800910e:	4313      	orrs	r3, r2
 8009110:	b21b      	sxth	r3, r3
 8009112:	837b      	strh	r3, [r7, #26]
      pReg = (__IO uint16_t *)(__IO void *)(&hcrc->Instance->DR);                    /* Derogation MisraC2012 R.11.5 */
 8009114:	68fb      	ldr	r3, [r7, #12]
 8009116:	681b      	ldr	r3, [r3, #0]
 8009118:	617b      	str	r3, [r7, #20]
      *pReg = data;
 800911a:	697b      	ldr	r3, [r7, #20]
 800911c:	8b7a      	ldrh	r2, [r7, #26]
 800911e:	801a      	strh	r2, [r3, #0]

      *(__IO uint8_t *)(__IO void *)(&hcrc->Instance->DR) = pBuffer[(4U * i) + 2U];  /* Derogation MisraC2012 R.11.5 */
 8009120:	69fb      	ldr	r3, [r7, #28]
 8009122:	009b      	lsls	r3, r3, #2
 8009124:	3302      	adds	r3, #2
 8009126:	68ba      	ldr	r2, [r7, #8]
 8009128:	4413      	add	r3, r2
 800912a:	68fa      	ldr	r2, [r7, #12]
 800912c:	6812      	ldr	r2, [r2, #0]
 800912e:	781b      	ldrb	r3, [r3, #0]
 8009130:	7013      	strb	r3, [r2, #0]
    }
  }

  /* Return the CRC computed value */
  return hcrc->Instance->DR;
 8009132:	68fb      	ldr	r3, [r7, #12]
 8009134:	681b      	ldr	r3, [r3, #0]
 8009136:	681b      	ldr	r3, [r3, #0]
}
 8009138:	4618      	mov	r0, r3
 800913a:	3724      	adds	r7, #36	; 0x24
 800913c:	46bd      	mov	sp, r7
 800913e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009142:	4770      	bx	lr

08009144 <CRC_Handle_16>:
  * @param  pBuffer pointer to the input data buffer
  * @param  BufferLength input data buffer length
  * @retval uint32_t CRC (returned value LSBs for CRC shorter than 32 bits)
  */
static uint32_t CRC_Handle_16(CRC_HandleTypeDef *hcrc, uint16_t pBuffer[], uint32_t BufferLength)
{
 8009144:	b480      	push	{r7}
 8009146:	b087      	sub	sp, #28
 8009148:	af00      	add	r7, sp, #0
 800914a:	60f8      	str	r0, [r7, #12]
 800914c:	60b9      	str	r1, [r7, #8]
 800914e:	607a      	str	r2, [r7, #4]
  __IO uint16_t *pReg;

  /* Processing time optimization: 2 HalfWords are entered in a row with a single word write,
   * in case of odd length, last HalfWord must be carefully fed to the CRC calculator to ensure
   * a correct type handling by the peripheral */
  for (i = 0U; i < (BufferLength / 2U); i++)
 8009150:	2300      	movs	r3, #0
 8009152:	617b      	str	r3, [r7, #20]
 8009154:	e013      	b.n	800917e <CRC_Handle_16+0x3a>
  {
    hcrc->Instance->DR = ((uint32_t)pBuffer[2U * i] << 16U) | (uint32_t)pBuffer[(2U * i) + 1U];
 8009156:	697b      	ldr	r3, [r7, #20]
 8009158:	009b      	lsls	r3, r3, #2
 800915a:	68ba      	ldr	r2, [r7, #8]
 800915c:	4413      	add	r3, r2
 800915e:	881b      	ldrh	r3, [r3, #0]
 8009160:	041a      	lsls	r2, r3, #16
 8009162:	697b      	ldr	r3, [r7, #20]
 8009164:	009b      	lsls	r3, r3, #2
 8009166:	3302      	adds	r3, #2
 8009168:	68b9      	ldr	r1, [r7, #8]
 800916a:	440b      	add	r3, r1
 800916c:	881b      	ldrh	r3, [r3, #0]
 800916e:	4619      	mov	r1, r3
 8009170:	68fb      	ldr	r3, [r7, #12]
 8009172:	681b      	ldr	r3, [r3, #0]
 8009174:	430a      	orrs	r2, r1
 8009176:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < (BufferLength / 2U); i++)
 8009178:	697b      	ldr	r3, [r7, #20]
 800917a:	3301      	adds	r3, #1
 800917c:	617b      	str	r3, [r7, #20]
 800917e:	687b      	ldr	r3, [r7, #4]
 8009180:	085b      	lsrs	r3, r3, #1
 8009182:	697a      	ldr	r2, [r7, #20]
 8009184:	429a      	cmp	r2, r3
 8009186:	d3e6      	bcc.n	8009156 <CRC_Handle_16+0x12>
  }
  if ((BufferLength % 2U) != 0U)
 8009188:	687b      	ldr	r3, [r7, #4]
 800918a:	f003 0301 	and.w	r3, r3, #1
 800918e:	2b00      	cmp	r3, #0
 8009190:	d009      	beq.n	80091a6 <CRC_Handle_16+0x62>
  {
    pReg = (__IO uint16_t *)(__IO void *)(&hcrc->Instance->DR);                 /* Derogation MisraC2012 R.11.5 */
 8009192:	68fb      	ldr	r3, [r7, #12]
 8009194:	681b      	ldr	r3, [r3, #0]
 8009196:	613b      	str	r3, [r7, #16]
    *pReg = pBuffer[2U * i];
 8009198:	697b      	ldr	r3, [r7, #20]
 800919a:	009b      	lsls	r3, r3, #2
 800919c:	68ba      	ldr	r2, [r7, #8]
 800919e:	4413      	add	r3, r2
 80091a0:	881a      	ldrh	r2, [r3, #0]
 80091a2:	693b      	ldr	r3, [r7, #16]
 80091a4:	801a      	strh	r2, [r3, #0]
  }

  /* Return the CRC computed value */
  return hcrc->Instance->DR;
 80091a6:	68fb      	ldr	r3, [r7, #12]
 80091a8:	681b      	ldr	r3, [r3, #0]
 80091aa:	681b      	ldr	r3, [r3, #0]
}
 80091ac:	4618      	mov	r0, r3
 80091ae:	371c      	adds	r7, #28
 80091b0:	46bd      	mov	sp, r7
 80091b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091b6:	4770      	bx	lr

080091b8 <HAL_CRCEx_Polynomial_Set>:
  *          @arg @ref CRC_POLYLENGTH_16B 16-bit long CRC (generating polynomial of degree 16)
  *          @arg @ref CRC_POLYLENGTH_32B 32-bit long CRC (generating polynomial of degree 32)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRCEx_Polynomial_Set(CRC_HandleTypeDef *hcrc, uint32_t Pol, uint32_t PolyLength)
{
 80091b8:	b480      	push	{r7}
 80091ba:	b087      	sub	sp, #28
 80091bc:	af00      	add	r7, sp, #0
 80091be:	60f8      	str	r0, [r7, #12]
 80091c0:	60b9      	str	r1, [r7, #8]
 80091c2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80091c4:	2300      	movs	r3, #0
 80091c6:	75fb      	strb	r3, [r7, #23]
  uint32_t msb = 31U; /* polynomial degree is 32 at most, so msb is initialized to max value */
 80091c8:	231f      	movs	r3, #31
 80091ca:	613b      	str	r3, [r7, #16]
   * definition. HAL_ERROR is reported if Pol degree is
   * larger than that indicated by PolyLength.
   * Look for MSB position: msb will contain the degree of
   *  the second to the largest polynomial member. E.g., for
   *  X^7 + X^6 + X^5 + X^2 + 1, msb = 6. */
  while ((msb-- > 0U) && ((Pol & ((uint32_t)(0x1U) << (msb & 0x1FU))) == 0U))
 80091cc:	bf00      	nop
 80091ce:	693b      	ldr	r3, [r7, #16]
 80091d0:	1e5a      	subs	r2, r3, #1
 80091d2:	613a      	str	r2, [r7, #16]
 80091d4:	2b00      	cmp	r3, #0
 80091d6:	d009      	beq.n	80091ec <HAL_CRCEx_Polynomial_Set+0x34>
 80091d8:	693b      	ldr	r3, [r7, #16]
 80091da:	f003 031f 	and.w	r3, r3, #31
 80091de:	68ba      	ldr	r2, [r7, #8]
 80091e0:	fa22 f303 	lsr.w	r3, r2, r3
 80091e4:	f003 0301 	and.w	r3, r3, #1
 80091e8:	2b00      	cmp	r3, #0
 80091ea:	d0f0      	beq.n	80091ce <HAL_CRCEx_Polynomial_Set+0x16>
  {
  }

  switch (PolyLength)
 80091ec:	687b      	ldr	r3, [r7, #4]
 80091ee:	2b18      	cmp	r3, #24
 80091f0:	d846      	bhi.n	8009280 <HAL_CRCEx_Polynomial_Set+0xc8>
 80091f2:	a201      	add	r2, pc, #4	; (adr r2, 80091f8 <HAL_CRCEx_Polynomial_Set+0x40>)
 80091f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80091f8:	08009287 	.word	0x08009287
 80091fc:	08009281 	.word	0x08009281
 8009200:	08009281 	.word	0x08009281
 8009204:	08009281 	.word	0x08009281
 8009208:	08009281 	.word	0x08009281
 800920c:	08009281 	.word	0x08009281
 8009210:	08009281 	.word	0x08009281
 8009214:	08009281 	.word	0x08009281
 8009218:	08009275 	.word	0x08009275
 800921c:	08009281 	.word	0x08009281
 8009220:	08009281 	.word	0x08009281
 8009224:	08009281 	.word	0x08009281
 8009228:	08009281 	.word	0x08009281
 800922c:	08009281 	.word	0x08009281
 8009230:	08009281 	.word	0x08009281
 8009234:	08009281 	.word	0x08009281
 8009238:	08009269 	.word	0x08009269
 800923c:	08009281 	.word	0x08009281
 8009240:	08009281 	.word	0x08009281
 8009244:	08009281 	.word	0x08009281
 8009248:	08009281 	.word	0x08009281
 800924c:	08009281 	.word	0x08009281
 8009250:	08009281 	.word	0x08009281
 8009254:	08009281 	.word	0x08009281
 8009258:	0800925d 	.word	0x0800925d
  {
    case CRC_POLYLENGTH_7B:
      if (msb >= HAL_CRC_LENGTH_7B)
 800925c:	693b      	ldr	r3, [r7, #16]
 800925e:	2b06      	cmp	r3, #6
 8009260:	d913      	bls.n	800928a <HAL_CRCEx_Polynomial_Set+0xd2>
      {
        status =   HAL_ERROR;
 8009262:	2301      	movs	r3, #1
 8009264:	75fb      	strb	r3, [r7, #23]
      }
      break;
 8009266:	e010      	b.n	800928a <HAL_CRCEx_Polynomial_Set+0xd2>
    case CRC_POLYLENGTH_8B:
      if (msb >= HAL_CRC_LENGTH_8B)
 8009268:	693b      	ldr	r3, [r7, #16]
 800926a:	2b07      	cmp	r3, #7
 800926c:	d90f      	bls.n	800928e <HAL_CRCEx_Polynomial_Set+0xd6>
      {
        status =   HAL_ERROR;
 800926e:	2301      	movs	r3, #1
 8009270:	75fb      	strb	r3, [r7, #23]
      }
      break;
 8009272:	e00c      	b.n	800928e <HAL_CRCEx_Polynomial_Set+0xd6>
    case CRC_POLYLENGTH_16B:
      if (msb >= HAL_CRC_LENGTH_16B)
 8009274:	693b      	ldr	r3, [r7, #16]
 8009276:	2b0f      	cmp	r3, #15
 8009278:	d90b      	bls.n	8009292 <HAL_CRCEx_Polynomial_Set+0xda>
      {
        status =   HAL_ERROR;
 800927a:	2301      	movs	r3, #1
 800927c:	75fb      	strb	r3, [r7, #23]
      }
      break;
 800927e:	e008      	b.n	8009292 <HAL_CRCEx_Polynomial_Set+0xda>

    case CRC_POLYLENGTH_32B:
      /* no polynomial definition vs. polynomial length issue possible */
      break;
    default:
      status =  HAL_ERROR;
 8009280:	2301      	movs	r3, #1
 8009282:	75fb      	strb	r3, [r7, #23]
      break;
 8009284:	e006      	b.n	8009294 <HAL_CRCEx_Polynomial_Set+0xdc>
      break;
 8009286:	bf00      	nop
 8009288:	e004      	b.n	8009294 <HAL_CRCEx_Polynomial_Set+0xdc>
      break;
 800928a:	bf00      	nop
 800928c:	e002      	b.n	8009294 <HAL_CRCEx_Polynomial_Set+0xdc>
      break;
 800928e:	bf00      	nop
 8009290:	e000      	b.n	8009294 <HAL_CRCEx_Polynomial_Set+0xdc>
      break;
 8009292:	bf00      	nop
  }
  if (status == HAL_OK)
 8009294:	7dfb      	ldrb	r3, [r7, #23]
 8009296:	2b00      	cmp	r3, #0
 8009298:	d10d      	bne.n	80092b6 <HAL_CRCEx_Polynomial_Set+0xfe>
  {
    /* set generating polynomial */
    WRITE_REG(hcrc->Instance->POL, Pol);
 800929a:	68fb      	ldr	r3, [r7, #12]
 800929c:	681b      	ldr	r3, [r3, #0]
 800929e:	68ba      	ldr	r2, [r7, #8]
 80092a0:	615a      	str	r2, [r3, #20]

    /* set generating polynomial size */
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, PolyLength);
 80092a2:	68fb      	ldr	r3, [r7, #12]
 80092a4:	681b      	ldr	r3, [r3, #0]
 80092a6:	689b      	ldr	r3, [r3, #8]
 80092a8:	f023 0118 	bic.w	r1, r3, #24
 80092ac:	68fb      	ldr	r3, [r7, #12]
 80092ae:	681b      	ldr	r3, [r3, #0]
 80092b0:	687a      	ldr	r2, [r7, #4]
 80092b2:	430a      	orrs	r2, r1
 80092b4:	609a      	str	r2, [r3, #8]
  }
  /* Return function status */
  return status;
 80092b6:	7dfb      	ldrb	r3, [r7, #23]
}
 80092b8:	4618      	mov	r0, r3
 80092ba:	371c      	adds	r7, #28
 80092bc:	46bd      	mov	sp, r7
 80092be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092c2:	4770      	bx	lr

080092c4 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80092c4:	b580      	push	{r7, lr}
 80092c6:	b084      	sub	sp, #16
 80092c8:	af00      	add	r7, sp, #0
 80092ca:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 80092cc:	687b      	ldr	r3, [r7, #4]
 80092ce:	2b00      	cmp	r3, #0
 80092d0:	d101      	bne.n	80092d6 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 80092d2:	2301      	movs	r3, #1
 80092d4:	e08d      	b.n	80093f2 <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80092d6:	687b      	ldr	r3, [r7, #4]
 80092d8:	681b      	ldr	r3, [r3, #0]
 80092da:	461a      	mov	r2, r3
 80092dc:	4b47      	ldr	r3, [pc, #284]	; (80093fc <HAL_DMA_Init+0x138>)
 80092de:	429a      	cmp	r2, r3
 80092e0:	d80f      	bhi.n	8009302 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80092e2:	687b      	ldr	r3, [r7, #4]
 80092e4:	681b      	ldr	r3, [r3, #0]
 80092e6:	461a      	mov	r2, r3
 80092e8:	4b45      	ldr	r3, [pc, #276]	; (8009400 <HAL_DMA_Init+0x13c>)
 80092ea:	4413      	add	r3, r2
 80092ec:	4a45      	ldr	r2, [pc, #276]	; (8009404 <HAL_DMA_Init+0x140>)
 80092ee:	fba2 2303 	umull	r2, r3, r2, r3
 80092f2:	091b      	lsrs	r3, r3, #4
 80092f4:	009a      	lsls	r2, r3, #2
 80092f6:	687b      	ldr	r3, [r7, #4]
 80092f8:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 80092fa:	687b      	ldr	r3, [r7, #4]
 80092fc:	4a42      	ldr	r2, [pc, #264]	; (8009408 <HAL_DMA_Init+0x144>)
 80092fe:	641a      	str	r2, [r3, #64]	; 0x40
 8009300:	e00e      	b.n	8009320 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8009302:	687b      	ldr	r3, [r7, #4]
 8009304:	681b      	ldr	r3, [r3, #0]
 8009306:	461a      	mov	r2, r3
 8009308:	4b40      	ldr	r3, [pc, #256]	; (800940c <HAL_DMA_Init+0x148>)
 800930a:	4413      	add	r3, r2
 800930c:	4a3d      	ldr	r2, [pc, #244]	; (8009404 <HAL_DMA_Init+0x140>)
 800930e:	fba2 2303 	umull	r2, r3, r2, r3
 8009312:	091b      	lsrs	r3, r3, #4
 8009314:	009a      	lsls	r2, r3, #2
 8009316:	687b      	ldr	r3, [r7, #4]
 8009318:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 800931a:	687b      	ldr	r3, [r7, #4]
 800931c:	4a3c      	ldr	r2, [pc, #240]	; (8009410 <HAL_DMA_Init+0x14c>)
 800931e:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8009320:	687b      	ldr	r3, [r7, #4]
 8009322:	2202      	movs	r2, #2
 8009324:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8009328:	687b      	ldr	r3, [r7, #4]
 800932a:	681b      	ldr	r3, [r3, #0]
 800932c:	681b      	ldr	r3, [r3, #0]
 800932e:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8009330:	68fb      	ldr	r3, [r7, #12]
 8009332:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8009336:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800933a:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800933c:	687b      	ldr	r3, [r7, #4]
 800933e:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8009340:	687b      	ldr	r3, [r7, #4]
 8009342:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8009344:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8009346:	687b      	ldr	r3, [r7, #4]
 8009348:	691b      	ldr	r3, [r3, #16]
 800934a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800934c:	687b      	ldr	r3, [r7, #4]
 800934e:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8009350:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8009352:	687b      	ldr	r3, [r7, #4]
 8009354:	699b      	ldr	r3, [r3, #24]
 8009356:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8009358:	687b      	ldr	r3, [r7, #4]
 800935a:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800935c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800935e:	687b      	ldr	r3, [r7, #4]
 8009360:	6a1b      	ldr	r3, [r3, #32]
 8009362:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8009364:	68fa      	ldr	r2, [r7, #12]
 8009366:	4313      	orrs	r3, r2
 8009368:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800936a:	687b      	ldr	r3, [r7, #4]
 800936c:	681b      	ldr	r3, [r3, #0]
 800936e:	68fa      	ldr	r2, [r7, #12]
 8009370:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8009372:	6878      	ldr	r0, [r7, #4]
 8009374:	f000 fa76 	bl	8009864 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8009378:	687b      	ldr	r3, [r7, #4]
 800937a:	689b      	ldr	r3, [r3, #8]
 800937c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8009380:	d102      	bne.n	8009388 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8009382:	687b      	ldr	r3, [r7, #4]
 8009384:	2200      	movs	r2, #0
 8009386:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8009388:	687b      	ldr	r3, [r7, #4]
 800938a:	685a      	ldr	r2, [r3, #4]
 800938c:	687b      	ldr	r3, [r7, #4]
 800938e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009390:	b2d2      	uxtb	r2, r2
 8009392:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8009394:	687b      	ldr	r3, [r7, #4]
 8009396:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009398:	687a      	ldr	r2, [r7, #4]
 800939a:	6d12      	ldr	r2, [r2, #80]	; 0x50
 800939c:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 800939e:	687b      	ldr	r3, [r7, #4]
 80093a0:	685b      	ldr	r3, [r3, #4]
 80093a2:	2b00      	cmp	r3, #0
 80093a4:	d010      	beq.n	80093c8 <HAL_DMA_Init+0x104>
 80093a6:	687b      	ldr	r3, [r7, #4]
 80093a8:	685b      	ldr	r3, [r3, #4]
 80093aa:	2b04      	cmp	r3, #4
 80093ac:	d80c      	bhi.n	80093c8 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 80093ae:	6878      	ldr	r0, [r7, #4]
 80093b0:	f000 fa96 	bl	80098e0 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 80093b4:	687b      	ldr	r3, [r7, #4]
 80093b6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80093b8:	2200      	movs	r2, #0
 80093ba:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80093bc:	687b      	ldr	r3, [r7, #4]
 80093be:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80093c0:	687a      	ldr	r2, [r7, #4]
 80093c2:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 80093c4:	605a      	str	r2, [r3, #4]
 80093c6:	e008      	b.n	80093da <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 80093c8:	687b      	ldr	r3, [r7, #4]
 80093ca:	2200      	movs	r2, #0
 80093cc:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 80093ce:	687b      	ldr	r3, [r7, #4]
 80093d0:	2200      	movs	r2, #0
 80093d2:	659a      	str	r2, [r3, #88]	; 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 80093d4:	687b      	ldr	r3, [r7, #4]
 80093d6:	2200      	movs	r2, #0
 80093d8:	65da      	str	r2, [r3, #92]	; 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80093da:	687b      	ldr	r3, [r7, #4]
 80093dc:	2200      	movs	r2, #0
 80093de:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 80093e0:	687b      	ldr	r3, [r7, #4]
 80093e2:	2201      	movs	r2, #1
 80093e4:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80093e8:	687b      	ldr	r3, [r7, #4]
 80093ea:	2200      	movs	r2, #0
 80093ec:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 80093f0:	2300      	movs	r3, #0
}
 80093f2:	4618      	mov	r0, r3
 80093f4:	3710      	adds	r7, #16
 80093f6:	46bd      	mov	sp, r7
 80093f8:	bd80      	pop	{r7, pc}
 80093fa:	bf00      	nop
 80093fc:	40020407 	.word	0x40020407
 8009400:	bffdfff8 	.word	0xbffdfff8
 8009404:	cccccccd 	.word	0xcccccccd
 8009408:	40020000 	.word	0x40020000
 800940c:	bffdfbf8 	.word	0xbffdfbf8
 8009410:	40020400 	.word	0x40020400

08009414 <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8009414:	b580      	push	{r7, lr}
 8009416:	b086      	sub	sp, #24
 8009418:	af00      	add	r7, sp, #0
 800941a:	60f8      	str	r0, [r7, #12]
 800941c:	60b9      	str	r1, [r7, #8]
 800941e:	607a      	str	r2, [r7, #4]
 8009420:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8009422:	2300      	movs	r3, #0
 8009424:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8009426:	68fb      	ldr	r3, [r7, #12]
 8009428:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800942c:	2b01      	cmp	r3, #1
 800942e:	d101      	bne.n	8009434 <HAL_DMA_Start_IT+0x20>
 8009430:	2302      	movs	r3, #2
 8009432:	e066      	b.n	8009502 <HAL_DMA_Start_IT+0xee>
 8009434:	68fb      	ldr	r3, [r7, #12]
 8009436:	2201      	movs	r2, #1
 8009438:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 800943c:	68fb      	ldr	r3, [r7, #12]
 800943e:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8009442:	b2db      	uxtb	r3, r3
 8009444:	2b01      	cmp	r3, #1
 8009446:	d155      	bne.n	80094f4 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8009448:	68fb      	ldr	r3, [r7, #12]
 800944a:	2202      	movs	r2, #2
 800944c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8009450:	68fb      	ldr	r3, [r7, #12]
 8009452:	2200      	movs	r2, #0
 8009454:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8009456:	68fb      	ldr	r3, [r7, #12]
 8009458:	681b      	ldr	r3, [r3, #0]
 800945a:	681a      	ldr	r2, [r3, #0]
 800945c:	68fb      	ldr	r3, [r7, #12]
 800945e:	681b      	ldr	r3, [r3, #0]
 8009460:	f022 0201 	bic.w	r2, r2, #1
 8009464:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8009466:	683b      	ldr	r3, [r7, #0]
 8009468:	687a      	ldr	r2, [r7, #4]
 800946a:	68b9      	ldr	r1, [r7, #8]
 800946c:	68f8      	ldr	r0, [r7, #12]
 800946e:	f000 f9bb 	bl	80097e8 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8009472:	68fb      	ldr	r3, [r7, #12]
 8009474:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009476:	2b00      	cmp	r3, #0
 8009478:	d008      	beq.n	800948c <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800947a:	68fb      	ldr	r3, [r7, #12]
 800947c:	681b      	ldr	r3, [r3, #0]
 800947e:	681a      	ldr	r2, [r3, #0]
 8009480:	68fb      	ldr	r3, [r7, #12]
 8009482:	681b      	ldr	r3, [r3, #0]
 8009484:	f042 020e 	orr.w	r2, r2, #14
 8009488:	601a      	str	r2, [r3, #0]
 800948a:	e00f      	b.n	80094ac <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800948c:	68fb      	ldr	r3, [r7, #12]
 800948e:	681b      	ldr	r3, [r3, #0]
 8009490:	681a      	ldr	r2, [r3, #0]
 8009492:	68fb      	ldr	r3, [r7, #12]
 8009494:	681b      	ldr	r3, [r3, #0]
 8009496:	f022 0204 	bic.w	r2, r2, #4
 800949a:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 800949c:	68fb      	ldr	r3, [r7, #12]
 800949e:	681b      	ldr	r3, [r3, #0]
 80094a0:	681a      	ldr	r2, [r3, #0]
 80094a2:	68fb      	ldr	r3, [r7, #12]
 80094a4:	681b      	ldr	r3, [r3, #0]
 80094a6:	f042 020a 	orr.w	r2, r2, #10
 80094aa:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 80094ac:	68fb      	ldr	r3, [r7, #12]
 80094ae:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80094b0:	681b      	ldr	r3, [r3, #0]
 80094b2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80094b6:	2b00      	cmp	r3, #0
 80094b8:	d007      	beq.n	80094ca <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 80094ba:	68fb      	ldr	r3, [r7, #12]
 80094bc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80094be:	681a      	ldr	r2, [r3, #0]
 80094c0:	68fb      	ldr	r3, [r7, #12]
 80094c2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80094c4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80094c8:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 80094ca:	68fb      	ldr	r3, [r7, #12]
 80094cc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80094ce:	2b00      	cmp	r3, #0
 80094d0:	d007      	beq.n	80094e2 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 80094d2:	68fb      	ldr	r3, [r7, #12]
 80094d4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80094d6:	681a      	ldr	r2, [r3, #0]
 80094d8:	68fb      	ldr	r3, [r7, #12]
 80094da:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80094dc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80094e0:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80094e2:	68fb      	ldr	r3, [r7, #12]
 80094e4:	681b      	ldr	r3, [r3, #0]
 80094e6:	681a      	ldr	r2, [r3, #0]
 80094e8:	68fb      	ldr	r3, [r7, #12]
 80094ea:	681b      	ldr	r3, [r3, #0]
 80094ec:	f042 0201 	orr.w	r2, r2, #1
 80094f0:	601a      	str	r2, [r3, #0]
 80094f2:	e005      	b.n	8009500 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80094f4:	68fb      	ldr	r3, [r7, #12]
 80094f6:	2200      	movs	r2, #0
 80094f8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 80094fc:	2302      	movs	r3, #2
 80094fe:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8009500:	7dfb      	ldrb	r3, [r7, #23]
}
 8009502:	4618      	mov	r0, r3
 8009504:	3718      	adds	r7, #24
 8009506:	46bd      	mov	sp, r7
 8009508:	bd80      	pop	{r7, pc}

0800950a <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800950a:	b480      	push	{r7}
 800950c:	b085      	sub	sp, #20
 800950e:	af00      	add	r7, sp, #0
 8009510:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8009512:	2300      	movs	r3, #0
 8009514:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8009516:	687b      	ldr	r3, [r7, #4]
 8009518:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800951c:	b2db      	uxtb	r3, r3
 800951e:	2b02      	cmp	r3, #2
 8009520:	d005      	beq.n	800952e <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8009522:	687b      	ldr	r3, [r7, #4]
 8009524:	2204      	movs	r2, #4
 8009526:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8009528:	2301      	movs	r3, #1
 800952a:	73fb      	strb	r3, [r7, #15]
 800952c:	e037      	b.n	800959e <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800952e:	687b      	ldr	r3, [r7, #4]
 8009530:	681b      	ldr	r3, [r3, #0]
 8009532:	681a      	ldr	r2, [r3, #0]
 8009534:	687b      	ldr	r3, [r7, #4]
 8009536:	681b      	ldr	r3, [r3, #0]
 8009538:	f022 020e 	bic.w	r2, r2, #14
 800953c:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800953e:	687b      	ldr	r3, [r7, #4]
 8009540:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009542:	681a      	ldr	r2, [r3, #0]
 8009544:	687b      	ldr	r3, [r7, #4]
 8009546:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009548:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800954c:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 800954e:	687b      	ldr	r3, [r7, #4]
 8009550:	681b      	ldr	r3, [r3, #0]
 8009552:	681a      	ldr	r2, [r3, #0]
 8009554:	687b      	ldr	r3, [r7, #4]
 8009556:	681b      	ldr	r3, [r3, #0]
 8009558:	f022 0201 	bic.w	r2, r2, #1
 800955c:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800955e:	687b      	ldr	r3, [r7, #4]
 8009560:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009562:	f003 021f 	and.w	r2, r3, #31
 8009566:	687b      	ldr	r3, [r7, #4]
 8009568:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800956a:	2101      	movs	r1, #1
 800956c:	fa01 f202 	lsl.w	r2, r1, r2
 8009570:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8009572:	687b      	ldr	r3, [r7, #4]
 8009574:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009576:	687a      	ldr	r2, [r7, #4]
 8009578:	6d12      	ldr	r2, [r2, #80]	; 0x50
 800957a:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 800957c:	687b      	ldr	r3, [r7, #4]
 800957e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009580:	2b00      	cmp	r3, #0
 8009582:	d00c      	beq.n	800959e <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8009584:	687b      	ldr	r3, [r7, #4]
 8009586:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009588:	681a      	ldr	r2, [r3, #0]
 800958a:	687b      	ldr	r3, [r7, #4]
 800958c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800958e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8009592:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8009594:	687b      	ldr	r3, [r7, #4]
 8009596:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009598:	687a      	ldr	r2, [r7, #4]
 800959a:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 800959c:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800959e:	687b      	ldr	r3, [r7, #4]
 80095a0:	2201      	movs	r2, #1
 80095a2:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 80095a6:	687b      	ldr	r3, [r7, #4]
 80095a8:	2200      	movs	r2, #0
 80095aa:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return status;
 80095ae:	7bfb      	ldrb	r3, [r7, #15]
}
 80095b0:	4618      	mov	r0, r3
 80095b2:	3714      	adds	r7, #20
 80095b4:	46bd      	mov	sp, r7
 80095b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095ba:	4770      	bx	lr

080095bc <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80095bc:	b580      	push	{r7, lr}
 80095be:	b084      	sub	sp, #16
 80095c0:	af00      	add	r7, sp, #0
 80095c2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80095c4:	2300      	movs	r3, #0
 80095c6:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 80095c8:	687b      	ldr	r3, [r7, #4]
 80095ca:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80095ce:	b2db      	uxtb	r3, r3
 80095d0:	2b02      	cmp	r3, #2
 80095d2:	d00d      	beq.n	80095f0 <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80095d4:	687b      	ldr	r3, [r7, #4]
 80095d6:	2204      	movs	r2, #4
 80095d8:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80095da:	687b      	ldr	r3, [r7, #4]
 80095dc:	2201      	movs	r2, #1
 80095de:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80095e2:	687b      	ldr	r3, [r7, #4]
 80095e4:	2200      	movs	r2, #0
 80095e6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    status = HAL_ERROR;
 80095ea:	2301      	movs	r3, #1
 80095ec:	73fb      	strb	r3, [r7, #15]
 80095ee:	e047      	b.n	8009680 <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80095f0:	687b      	ldr	r3, [r7, #4]
 80095f2:	681b      	ldr	r3, [r3, #0]
 80095f4:	681a      	ldr	r2, [r3, #0]
 80095f6:	687b      	ldr	r3, [r7, #4]
 80095f8:	681b      	ldr	r3, [r3, #0]
 80095fa:	f022 020e 	bic.w	r2, r2, #14
 80095fe:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8009600:	687b      	ldr	r3, [r7, #4]
 8009602:	681b      	ldr	r3, [r3, #0]
 8009604:	681a      	ldr	r2, [r3, #0]
 8009606:	687b      	ldr	r3, [r7, #4]
 8009608:	681b      	ldr	r3, [r3, #0]
 800960a:	f022 0201 	bic.w	r2, r2, #1
 800960e:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8009610:	687b      	ldr	r3, [r7, #4]
 8009612:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009614:	681a      	ldr	r2, [r3, #0]
 8009616:	687b      	ldr	r3, [r7, #4]
 8009618:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800961a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800961e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8009620:	687b      	ldr	r3, [r7, #4]
 8009622:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009624:	f003 021f 	and.w	r2, r3, #31
 8009628:	687b      	ldr	r3, [r7, #4]
 800962a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800962c:	2101      	movs	r1, #1
 800962e:	fa01 f202 	lsl.w	r2, r1, r2
 8009632:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8009634:	687b      	ldr	r3, [r7, #4]
 8009636:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009638:	687a      	ldr	r2, [r7, #4]
 800963a:	6d12      	ldr	r2, [r2, #80]	; 0x50
 800963c:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 800963e:	687b      	ldr	r3, [r7, #4]
 8009640:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009642:	2b00      	cmp	r3, #0
 8009644:	d00c      	beq.n	8009660 <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8009646:	687b      	ldr	r3, [r7, #4]
 8009648:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800964a:	681a      	ldr	r2, [r3, #0]
 800964c:	687b      	ldr	r3, [r7, #4]
 800964e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009650:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8009654:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8009656:	687b      	ldr	r3, [r7, #4]
 8009658:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800965a:	687a      	ldr	r2, [r7, #4]
 800965c:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 800965e:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8009660:	687b      	ldr	r3, [r7, #4]
 8009662:	2201      	movs	r2, #1
 8009664:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8009668:	687b      	ldr	r3, [r7, #4]
 800966a:	2200      	movs	r2, #0
 800966c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8009670:	687b      	ldr	r3, [r7, #4]
 8009672:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009674:	2b00      	cmp	r3, #0
 8009676:	d003      	beq.n	8009680 <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 8009678:	687b      	ldr	r3, [r7, #4]
 800967a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800967c:	6878      	ldr	r0, [r7, #4]
 800967e:	4798      	blx	r3
    }
  }
  return status;
 8009680:	7bfb      	ldrb	r3, [r7, #15]
}
 8009682:	4618      	mov	r0, r3
 8009684:	3710      	adds	r7, #16
 8009686:	46bd      	mov	sp, r7
 8009688:	bd80      	pop	{r7, pc}

0800968a <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800968a:	b580      	push	{r7, lr}
 800968c:	b084      	sub	sp, #16
 800968e:	af00      	add	r7, sp, #0
 8009690:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8009692:	687b      	ldr	r3, [r7, #4]
 8009694:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009696:	681b      	ldr	r3, [r3, #0]
 8009698:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800969a:	687b      	ldr	r3, [r7, #4]
 800969c:	681b      	ldr	r3, [r3, #0]
 800969e:	681b      	ldr	r3, [r3, #0]
 80096a0:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 80096a2:	687b      	ldr	r3, [r7, #4]
 80096a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80096a6:	f003 031f 	and.w	r3, r3, #31
 80096aa:	2204      	movs	r2, #4
 80096ac:	409a      	lsls	r2, r3
 80096ae:	68fb      	ldr	r3, [r7, #12]
 80096b0:	4013      	ands	r3, r2
 80096b2:	2b00      	cmp	r3, #0
 80096b4:	d026      	beq.n	8009704 <HAL_DMA_IRQHandler+0x7a>
 80096b6:	68bb      	ldr	r3, [r7, #8]
 80096b8:	f003 0304 	and.w	r3, r3, #4
 80096bc:	2b00      	cmp	r3, #0
 80096be:	d021      	beq.n	8009704 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80096c0:	687b      	ldr	r3, [r7, #4]
 80096c2:	681b      	ldr	r3, [r3, #0]
 80096c4:	681b      	ldr	r3, [r3, #0]
 80096c6:	f003 0320 	and.w	r3, r3, #32
 80096ca:	2b00      	cmp	r3, #0
 80096cc:	d107      	bne.n	80096de <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80096ce:	687b      	ldr	r3, [r7, #4]
 80096d0:	681b      	ldr	r3, [r3, #0]
 80096d2:	681a      	ldr	r2, [r3, #0]
 80096d4:	687b      	ldr	r3, [r7, #4]
 80096d6:	681b      	ldr	r3, [r3, #0]
 80096d8:	f022 0204 	bic.w	r2, r2, #4
 80096dc:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 80096de:	687b      	ldr	r3, [r7, #4]
 80096e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80096e2:	f003 021f 	and.w	r2, r3, #31
 80096e6:	687b      	ldr	r3, [r7, #4]
 80096e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80096ea:	2104      	movs	r1, #4
 80096ec:	fa01 f202 	lsl.w	r2, r1, r2
 80096f0:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 80096f2:	687b      	ldr	r3, [r7, #4]
 80096f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80096f6:	2b00      	cmp	r3, #0
 80096f8:	d071      	beq.n	80097de <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80096fa:	687b      	ldr	r3, [r7, #4]
 80096fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80096fe:	6878      	ldr	r0, [r7, #4]
 8009700:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8009702:	e06c      	b.n	80097de <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 8009704:	687b      	ldr	r3, [r7, #4]
 8009706:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009708:	f003 031f 	and.w	r3, r3, #31
 800970c:	2202      	movs	r2, #2
 800970e:	409a      	lsls	r2, r3
 8009710:	68fb      	ldr	r3, [r7, #12]
 8009712:	4013      	ands	r3, r2
 8009714:	2b00      	cmp	r3, #0
 8009716:	d02e      	beq.n	8009776 <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 8009718:	68bb      	ldr	r3, [r7, #8]
 800971a:	f003 0302 	and.w	r3, r3, #2
 800971e:	2b00      	cmp	r3, #0
 8009720:	d029      	beq.n	8009776 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8009722:	687b      	ldr	r3, [r7, #4]
 8009724:	681b      	ldr	r3, [r3, #0]
 8009726:	681b      	ldr	r3, [r3, #0]
 8009728:	f003 0320 	and.w	r3, r3, #32
 800972c:	2b00      	cmp	r3, #0
 800972e:	d10b      	bne.n	8009748 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8009730:	687b      	ldr	r3, [r7, #4]
 8009732:	681b      	ldr	r3, [r3, #0]
 8009734:	681a      	ldr	r2, [r3, #0]
 8009736:	687b      	ldr	r3, [r7, #4]
 8009738:	681b      	ldr	r3, [r3, #0]
 800973a:	f022 020a 	bic.w	r2, r2, #10
 800973e:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8009740:	687b      	ldr	r3, [r7, #4]
 8009742:	2201      	movs	r2, #1
 8009744:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 8009748:	687b      	ldr	r3, [r7, #4]
 800974a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800974c:	f003 021f 	and.w	r2, r3, #31
 8009750:	687b      	ldr	r3, [r7, #4]
 8009752:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009754:	2102      	movs	r1, #2
 8009756:	fa01 f202 	lsl.w	r2, r1, r2
 800975a:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800975c:	687b      	ldr	r3, [r7, #4]
 800975e:	2200      	movs	r2, #0
 8009760:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferCpltCallback != NULL)
 8009764:	687b      	ldr	r3, [r7, #4]
 8009766:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009768:	2b00      	cmp	r3, #0
 800976a:	d038      	beq.n	80097de <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 800976c:	687b      	ldr	r3, [r7, #4]
 800976e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009770:	6878      	ldr	r0, [r7, #4]
 8009772:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8009774:	e033      	b.n	80097de <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 8009776:	687b      	ldr	r3, [r7, #4]
 8009778:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800977a:	f003 031f 	and.w	r3, r3, #31
 800977e:	2208      	movs	r2, #8
 8009780:	409a      	lsls	r2, r3
 8009782:	68fb      	ldr	r3, [r7, #12]
 8009784:	4013      	ands	r3, r2
 8009786:	2b00      	cmp	r3, #0
 8009788:	d02a      	beq.n	80097e0 <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 800978a:	68bb      	ldr	r3, [r7, #8]
 800978c:	f003 0308 	and.w	r3, r3, #8
 8009790:	2b00      	cmp	r3, #0
 8009792:	d025      	beq.n	80097e0 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8009794:	687b      	ldr	r3, [r7, #4]
 8009796:	681b      	ldr	r3, [r3, #0]
 8009798:	681a      	ldr	r2, [r3, #0]
 800979a:	687b      	ldr	r3, [r7, #4]
 800979c:	681b      	ldr	r3, [r3, #0]
 800979e:	f022 020e 	bic.w	r2, r2, #14
 80097a2:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80097a4:	687b      	ldr	r3, [r7, #4]
 80097a6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80097a8:	f003 021f 	and.w	r2, r3, #31
 80097ac:	687b      	ldr	r3, [r7, #4]
 80097ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80097b0:	2101      	movs	r1, #1
 80097b2:	fa01 f202 	lsl.w	r2, r1, r2
 80097b6:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80097b8:	687b      	ldr	r3, [r7, #4]
 80097ba:	2201      	movs	r2, #1
 80097bc:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80097be:	687b      	ldr	r3, [r7, #4]
 80097c0:	2201      	movs	r2, #1
 80097c2:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80097c6:	687b      	ldr	r3, [r7, #4]
 80097c8:	2200      	movs	r2, #0
 80097ca:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 80097ce:	687b      	ldr	r3, [r7, #4]
 80097d0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80097d2:	2b00      	cmp	r3, #0
 80097d4:	d004      	beq.n	80097e0 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80097d6:	687b      	ldr	r3, [r7, #4]
 80097d8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80097da:	6878      	ldr	r0, [r7, #4]
 80097dc:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 80097de:	bf00      	nop
 80097e0:	bf00      	nop
}
 80097e2:	3710      	adds	r7, #16
 80097e4:	46bd      	mov	sp, r7
 80097e6:	bd80      	pop	{r7, pc}

080097e8 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80097e8:	b480      	push	{r7}
 80097ea:	b085      	sub	sp, #20
 80097ec:	af00      	add	r7, sp, #0
 80097ee:	60f8      	str	r0, [r7, #12]
 80097f0:	60b9      	str	r1, [r7, #8]
 80097f2:	607a      	str	r2, [r7, #4]
 80097f4:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80097f6:	68fb      	ldr	r3, [r7, #12]
 80097f8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80097fa:	68fa      	ldr	r2, [r7, #12]
 80097fc:	6d12      	ldr	r2, [r2, #80]	; 0x50
 80097fe:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8009800:	68fb      	ldr	r3, [r7, #12]
 8009802:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009804:	2b00      	cmp	r3, #0
 8009806:	d004      	beq.n	8009812 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8009808:	68fb      	ldr	r3, [r7, #12]
 800980a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800980c:	68fa      	ldr	r2, [r7, #12]
 800980e:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8009810:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8009812:	68fb      	ldr	r3, [r7, #12]
 8009814:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009816:	f003 021f 	and.w	r2, r3, #31
 800981a:	68fb      	ldr	r3, [r7, #12]
 800981c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800981e:	2101      	movs	r1, #1
 8009820:	fa01 f202 	lsl.w	r2, r1, r2
 8009824:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8009826:	68fb      	ldr	r3, [r7, #12]
 8009828:	681b      	ldr	r3, [r3, #0]
 800982a:	683a      	ldr	r2, [r7, #0]
 800982c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800982e:	68fb      	ldr	r3, [r7, #12]
 8009830:	689b      	ldr	r3, [r3, #8]
 8009832:	2b10      	cmp	r3, #16
 8009834:	d108      	bne.n	8009848 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8009836:	68fb      	ldr	r3, [r7, #12]
 8009838:	681b      	ldr	r3, [r3, #0]
 800983a:	687a      	ldr	r2, [r7, #4]
 800983c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800983e:	68fb      	ldr	r3, [r7, #12]
 8009840:	681b      	ldr	r3, [r3, #0]
 8009842:	68ba      	ldr	r2, [r7, #8]
 8009844:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8009846:	e007      	b.n	8009858 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8009848:	68fb      	ldr	r3, [r7, #12]
 800984a:	681b      	ldr	r3, [r3, #0]
 800984c:	68ba      	ldr	r2, [r7, #8]
 800984e:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8009850:	68fb      	ldr	r3, [r7, #12]
 8009852:	681b      	ldr	r3, [r3, #0]
 8009854:	687a      	ldr	r2, [r7, #4]
 8009856:	60da      	str	r2, [r3, #12]
}
 8009858:	bf00      	nop
 800985a:	3714      	adds	r7, #20
 800985c:	46bd      	mov	sp, r7
 800985e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009862:	4770      	bx	lr

08009864 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8009864:	b480      	push	{r7}
 8009866:	b087      	sub	sp, #28
 8009868:	af00      	add	r7, sp, #0
 800986a:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 800986c:	687b      	ldr	r3, [r7, #4]
 800986e:	681b      	ldr	r3, [r3, #0]
 8009870:	461a      	mov	r2, r3
 8009872:	4b16      	ldr	r3, [pc, #88]	; (80098cc <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 8009874:	429a      	cmp	r2, r3
 8009876:	d802      	bhi.n	800987e <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 8009878:	4b15      	ldr	r3, [pc, #84]	; (80098d0 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 800987a:	617b      	str	r3, [r7, #20]
 800987c:	e001      	b.n	8009882 <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
#elif defined (STM32G431xx) || defined (STM32G441xx) || defined (STM32GBK1CB)
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
 800987e:	4b15      	ldr	r3, [pc, #84]	; (80098d4 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8009880:	617b      	str	r3, [r7, #20]
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 8009882:	697b      	ldr	r3, [r7, #20]
 8009884:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8009886:	687b      	ldr	r3, [r7, #4]
 8009888:	681b      	ldr	r3, [r3, #0]
 800988a:	b2db      	uxtb	r3, r3
 800988c:	3b08      	subs	r3, #8
 800988e:	4a12      	ldr	r2, [pc, #72]	; (80098d8 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8009890:	fba2 2303 	umull	r2, r3, r2, r3
 8009894:	091b      	lsrs	r3, r3, #4
 8009896:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8009898:	687b      	ldr	r3, [r7, #4]
 800989a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800989c:	089b      	lsrs	r3, r3, #2
 800989e:	009a      	lsls	r2, r3, #2
 80098a0:	693b      	ldr	r3, [r7, #16]
 80098a2:	4413      	add	r3, r2
 80098a4:	461a      	mov	r2, r3
 80098a6:	687b      	ldr	r3, [r7, #4]
 80098a8:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 80098aa:	687b      	ldr	r3, [r7, #4]
 80098ac:	4a0b      	ldr	r2, [pc, #44]	; (80098dc <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 80098ae:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 80098b0:	68fb      	ldr	r3, [r7, #12]
 80098b2:	f003 031f 	and.w	r3, r3, #31
 80098b6:	2201      	movs	r2, #1
 80098b8:	409a      	lsls	r2, r3
 80098ba:	687b      	ldr	r3, [r7, #4]
 80098bc:	651a      	str	r2, [r3, #80]	; 0x50
}
 80098be:	bf00      	nop
 80098c0:	371c      	adds	r7, #28
 80098c2:	46bd      	mov	sp, r7
 80098c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098c8:	4770      	bx	lr
 80098ca:	bf00      	nop
 80098cc:	40020407 	.word	0x40020407
 80098d0:	40020800 	.word	0x40020800
 80098d4:	40020820 	.word	0x40020820
 80098d8:	cccccccd 	.word	0xcccccccd
 80098dc:	40020880 	.word	0x40020880

080098e0 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80098e0:	b480      	push	{r7}
 80098e2:	b085      	sub	sp, #20
 80098e4:	af00      	add	r7, sp, #0
 80098e6:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 80098e8:	687b      	ldr	r3, [r7, #4]
 80098ea:	685b      	ldr	r3, [r3, #4]
 80098ec:	b2db      	uxtb	r3, r3
 80098ee:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 80098f0:	68fa      	ldr	r2, [r7, #12]
 80098f2:	4b0b      	ldr	r3, [pc, #44]	; (8009920 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 80098f4:	4413      	add	r3, r2
 80098f6:	009b      	lsls	r3, r3, #2
 80098f8:	461a      	mov	r2, r3
 80098fa:	687b      	ldr	r3, [r7, #4]
 80098fc:	655a      	str	r2, [r3, #84]	; 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 80098fe:	687b      	ldr	r3, [r7, #4]
 8009900:	4a08      	ldr	r2, [pc, #32]	; (8009924 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8009902:	659a      	str	r2, [r3, #88]	; 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8009904:	68fb      	ldr	r3, [r7, #12]
 8009906:	3b01      	subs	r3, #1
 8009908:	f003 031f 	and.w	r3, r3, #31
 800990c:	2201      	movs	r2, #1
 800990e:	409a      	lsls	r2, r3
 8009910:	687b      	ldr	r3, [r7, #4]
 8009912:	65da      	str	r2, [r3, #92]	; 0x5c
}
 8009914:	bf00      	nop
 8009916:	3714      	adds	r7, #20
 8009918:	46bd      	mov	sp, r7
 800991a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800991e:	4770      	bx	lr
 8009920:	1000823f 	.word	0x1000823f
 8009924:	40020940 	.word	0x40020940

08009928 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8009928:	b480      	push	{r7}
 800992a:	b087      	sub	sp, #28
 800992c:	af00      	add	r7, sp, #0
 800992e:	6078      	str	r0, [r7, #4]
 8009930:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8009932:	2300      	movs	r3, #0
 8009934:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8009936:	e15a      	b.n	8009bee <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8009938:	683b      	ldr	r3, [r7, #0]
 800993a:	681a      	ldr	r2, [r3, #0]
 800993c:	2101      	movs	r1, #1
 800993e:	697b      	ldr	r3, [r7, #20]
 8009940:	fa01 f303 	lsl.w	r3, r1, r3
 8009944:	4013      	ands	r3, r2
 8009946:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8009948:	68fb      	ldr	r3, [r7, #12]
 800994a:	2b00      	cmp	r3, #0
 800994c:	f000 814c 	beq.w	8009be8 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8009950:	683b      	ldr	r3, [r7, #0]
 8009952:	685b      	ldr	r3, [r3, #4]
 8009954:	f003 0303 	and.w	r3, r3, #3
 8009958:	2b01      	cmp	r3, #1
 800995a:	d005      	beq.n	8009968 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800995c:	683b      	ldr	r3, [r7, #0]
 800995e:	685b      	ldr	r3, [r3, #4]
 8009960:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8009964:	2b02      	cmp	r3, #2
 8009966:	d130      	bne.n	80099ca <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8009968:	687b      	ldr	r3, [r7, #4]
 800996a:	689b      	ldr	r3, [r3, #8]
 800996c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800996e:	697b      	ldr	r3, [r7, #20]
 8009970:	005b      	lsls	r3, r3, #1
 8009972:	2203      	movs	r2, #3
 8009974:	fa02 f303 	lsl.w	r3, r2, r3
 8009978:	43db      	mvns	r3, r3
 800997a:	693a      	ldr	r2, [r7, #16]
 800997c:	4013      	ands	r3, r2
 800997e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8009980:	683b      	ldr	r3, [r7, #0]
 8009982:	68da      	ldr	r2, [r3, #12]
 8009984:	697b      	ldr	r3, [r7, #20]
 8009986:	005b      	lsls	r3, r3, #1
 8009988:	fa02 f303 	lsl.w	r3, r2, r3
 800998c:	693a      	ldr	r2, [r7, #16]
 800998e:	4313      	orrs	r3, r2
 8009990:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8009992:	687b      	ldr	r3, [r7, #4]
 8009994:	693a      	ldr	r2, [r7, #16]
 8009996:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8009998:	687b      	ldr	r3, [r7, #4]
 800999a:	685b      	ldr	r3, [r3, #4]
 800999c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800999e:	2201      	movs	r2, #1
 80099a0:	697b      	ldr	r3, [r7, #20]
 80099a2:	fa02 f303 	lsl.w	r3, r2, r3
 80099a6:	43db      	mvns	r3, r3
 80099a8:	693a      	ldr	r2, [r7, #16]
 80099aa:	4013      	ands	r3, r2
 80099ac:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80099ae:	683b      	ldr	r3, [r7, #0]
 80099b0:	685b      	ldr	r3, [r3, #4]
 80099b2:	091b      	lsrs	r3, r3, #4
 80099b4:	f003 0201 	and.w	r2, r3, #1
 80099b8:	697b      	ldr	r3, [r7, #20]
 80099ba:	fa02 f303 	lsl.w	r3, r2, r3
 80099be:	693a      	ldr	r2, [r7, #16]
 80099c0:	4313      	orrs	r3, r2
 80099c2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80099c4:	687b      	ldr	r3, [r7, #4]
 80099c6:	693a      	ldr	r2, [r7, #16]
 80099c8:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80099ca:	683b      	ldr	r3, [r7, #0]
 80099cc:	685b      	ldr	r3, [r3, #4]
 80099ce:	f003 0303 	and.w	r3, r3, #3
 80099d2:	2b03      	cmp	r3, #3
 80099d4:	d017      	beq.n	8009a06 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80099d6:	687b      	ldr	r3, [r7, #4]
 80099d8:	68db      	ldr	r3, [r3, #12]
 80099da:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80099dc:	697b      	ldr	r3, [r7, #20]
 80099de:	005b      	lsls	r3, r3, #1
 80099e0:	2203      	movs	r2, #3
 80099e2:	fa02 f303 	lsl.w	r3, r2, r3
 80099e6:	43db      	mvns	r3, r3
 80099e8:	693a      	ldr	r2, [r7, #16]
 80099ea:	4013      	ands	r3, r2
 80099ec:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80099ee:	683b      	ldr	r3, [r7, #0]
 80099f0:	689a      	ldr	r2, [r3, #8]
 80099f2:	697b      	ldr	r3, [r7, #20]
 80099f4:	005b      	lsls	r3, r3, #1
 80099f6:	fa02 f303 	lsl.w	r3, r2, r3
 80099fa:	693a      	ldr	r2, [r7, #16]
 80099fc:	4313      	orrs	r3, r2
 80099fe:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8009a00:	687b      	ldr	r3, [r7, #4]
 8009a02:	693a      	ldr	r2, [r7, #16]
 8009a04:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8009a06:	683b      	ldr	r3, [r7, #0]
 8009a08:	685b      	ldr	r3, [r3, #4]
 8009a0a:	f003 0303 	and.w	r3, r3, #3
 8009a0e:	2b02      	cmp	r3, #2
 8009a10:	d123      	bne.n	8009a5a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8009a12:	697b      	ldr	r3, [r7, #20]
 8009a14:	08da      	lsrs	r2, r3, #3
 8009a16:	687b      	ldr	r3, [r7, #4]
 8009a18:	3208      	adds	r2, #8
 8009a1a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009a1e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8009a20:	697b      	ldr	r3, [r7, #20]
 8009a22:	f003 0307 	and.w	r3, r3, #7
 8009a26:	009b      	lsls	r3, r3, #2
 8009a28:	220f      	movs	r2, #15
 8009a2a:	fa02 f303 	lsl.w	r3, r2, r3
 8009a2e:	43db      	mvns	r3, r3
 8009a30:	693a      	ldr	r2, [r7, #16]
 8009a32:	4013      	ands	r3, r2
 8009a34:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8009a36:	683b      	ldr	r3, [r7, #0]
 8009a38:	691a      	ldr	r2, [r3, #16]
 8009a3a:	697b      	ldr	r3, [r7, #20]
 8009a3c:	f003 0307 	and.w	r3, r3, #7
 8009a40:	009b      	lsls	r3, r3, #2
 8009a42:	fa02 f303 	lsl.w	r3, r2, r3
 8009a46:	693a      	ldr	r2, [r7, #16]
 8009a48:	4313      	orrs	r3, r2
 8009a4a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8009a4c:	697b      	ldr	r3, [r7, #20]
 8009a4e:	08da      	lsrs	r2, r3, #3
 8009a50:	687b      	ldr	r3, [r7, #4]
 8009a52:	3208      	adds	r2, #8
 8009a54:	6939      	ldr	r1, [r7, #16]
 8009a56:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8009a5a:	687b      	ldr	r3, [r7, #4]
 8009a5c:	681b      	ldr	r3, [r3, #0]
 8009a5e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8009a60:	697b      	ldr	r3, [r7, #20]
 8009a62:	005b      	lsls	r3, r3, #1
 8009a64:	2203      	movs	r2, #3
 8009a66:	fa02 f303 	lsl.w	r3, r2, r3
 8009a6a:	43db      	mvns	r3, r3
 8009a6c:	693a      	ldr	r2, [r7, #16]
 8009a6e:	4013      	ands	r3, r2
 8009a70:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8009a72:	683b      	ldr	r3, [r7, #0]
 8009a74:	685b      	ldr	r3, [r3, #4]
 8009a76:	f003 0203 	and.w	r2, r3, #3
 8009a7a:	697b      	ldr	r3, [r7, #20]
 8009a7c:	005b      	lsls	r3, r3, #1
 8009a7e:	fa02 f303 	lsl.w	r3, r2, r3
 8009a82:	693a      	ldr	r2, [r7, #16]
 8009a84:	4313      	orrs	r3, r2
 8009a86:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8009a88:	687b      	ldr	r3, [r7, #4]
 8009a8a:	693a      	ldr	r2, [r7, #16]
 8009a8c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8009a8e:	683b      	ldr	r3, [r7, #0]
 8009a90:	685b      	ldr	r3, [r3, #4]
 8009a92:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8009a96:	2b00      	cmp	r3, #0
 8009a98:	f000 80a6 	beq.w	8009be8 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8009a9c:	4b5b      	ldr	r3, [pc, #364]	; (8009c0c <HAL_GPIO_Init+0x2e4>)
 8009a9e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009aa0:	4a5a      	ldr	r2, [pc, #360]	; (8009c0c <HAL_GPIO_Init+0x2e4>)
 8009aa2:	f043 0301 	orr.w	r3, r3, #1
 8009aa6:	6613      	str	r3, [r2, #96]	; 0x60
 8009aa8:	4b58      	ldr	r3, [pc, #352]	; (8009c0c <HAL_GPIO_Init+0x2e4>)
 8009aaa:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009aac:	f003 0301 	and.w	r3, r3, #1
 8009ab0:	60bb      	str	r3, [r7, #8]
 8009ab2:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8009ab4:	4a56      	ldr	r2, [pc, #344]	; (8009c10 <HAL_GPIO_Init+0x2e8>)
 8009ab6:	697b      	ldr	r3, [r7, #20]
 8009ab8:	089b      	lsrs	r3, r3, #2
 8009aba:	3302      	adds	r3, #2
 8009abc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8009ac0:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8009ac2:	697b      	ldr	r3, [r7, #20]
 8009ac4:	f003 0303 	and.w	r3, r3, #3
 8009ac8:	009b      	lsls	r3, r3, #2
 8009aca:	220f      	movs	r2, #15
 8009acc:	fa02 f303 	lsl.w	r3, r2, r3
 8009ad0:	43db      	mvns	r3, r3
 8009ad2:	693a      	ldr	r2, [r7, #16]
 8009ad4:	4013      	ands	r3, r2
 8009ad6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8009ad8:	687b      	ldr	r3, [r7, #4]
 8009ada:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8009ade:	d01f      	beq.n	8009b20 <HAL_GPIO_Init+0x1f8>
 8009ae0:	687b      	ldr	r3, [r7, #4]
 8009ae2:	4a4c      	ldr	r2, [pc, #304]	; (8009c14 <HAL_GPIO_Init+0x2ec>)
 8009ae4:	4293      	cmp	r3, r2
 8009ae6:	d019      	beq.n	8009b1c <HAL_GPIO_Init+0x1f4>
 8009ae8:	687b      	ldr	r3, [r7, #4]
 8009aea:	4a4b      	ldr	r2, [pc, #300]	; (8009c18 <HAL_GPIO_Init+0x2f0>)
 8009aec:	4293      	cmp	r3, r2
 8009aee:	d013      	beq.n	8009b18 <HAL_GPIO_Init+0x1f0>
 8009af0:	687b      	ldr	r3, [r7, #4]
 8009af2:	4a4a      	ldr	r2, [pc, #296]	; (8009c1c <HAL_GPIO_Init+0x2f4>)
 8009af4:	4293      	cmp	r3, r2
 8009af6:	d00d      	beq.n	8009b14 <HAL_GPIO_Init+0x1ec>
 8009af8:	687b      	ldr	r3, [r7, #4]
 8009afa:	4a49      	ldr	r2, [pc, #292]	; (8009c20 <HAL_GPIO_Init+0x2f8>)
 8009afc:	4293      	cmp	r3, r2
 8009afe:	d007      	beq.n	8009b10 <HAL_GPIO_Init+0x1e8>
 8009b00:	687b      	ldr	r3, [r7, #4]
 8009b02:	4a48      	ldr	r2, [pc, #288]	; (8009c24 <HAL_GPIO_Init+0x2fc>)
 8009b04:	4293      	cmp	r3, r2
 8009b06:	d101      	bne.n	8009b0c <HAL_GPIO_Init+0x1e4>
 8009b08:	2305      	movs	r3, #5
 8009b0a:	e00a      	b.n	8009b22 <HAL_GPIO_Init+0x1fa>
 8009b0c:	2306      	movs	r3, #6
 8009b0e:	e008      	b.n	8009b22 <HAL_GPIO_Init+0x1fa>
 8009b10:	2304      	movs	r3, #4
 8009b12:	e006      	b.n	8009b22 <HAL_GPIO_Init+0x1fa>
 8009b14:	2303      	movs	r3, #3
 8009b16:	e004      	b.n	8009b22 <HAL_GPIO_Init+0x1fa>
 8009b18:	2302      	movs	r3, #2
 8009b1a:	e002      	b.n	8009b22 <HAL_GPIO_Init+0x1fa>
 8009b1c:	2301      	movs	r3, #1
 8009b1e:	e000      	b.n	8009b22 <HAL_GPIO_Init+0x1fa>
 8009b20:	2300      	movs	r3, #0
 8009b22:	697a      	ldr	r2, [r7, #20]
 8009b24:	f002 0203 	and.w	r2, r2, #3
 8009b28:	0092      	lsls	r2, r2, #2
 8009b2a:	4093      	lsls	r3, r2
 8009b2c:	693a      	ldr	r2, [r7, #16]
 8009b2e:	4313      	orrs	r3, r2
 8009b30:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8009b32:	4937      	ldr	r1, [pc, #220]	; (8009c10 <HAL_GPIO_Init+0x2e8>)
 8009b34:	697b      	ldr	r3, [r7, #20]
 8009b36:	089b      	lsrs	r3, r3, #2
 8009b38:	3302      	adds	r3, #2
 8009b3a:	693a      	ldr	r2, [r7, #16]
 8009b3c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8009b40:	4b39      	ldr	r3, [pc, #228]	; (8009c28 <HAL_GPIO_Init+0x300>)
 8009b42:	689b      	ldr	r3, [r3, #8]
 8009b44:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8009b46:	68fb      	ldr	r3, [r7, #12]
 8009b48:	43db      	mvns	r3, r3
 8009b4a:	693a      	ldr	r2, [r7, #16]
 8009b4c:	4013      	ands	r3, r2
 8009b4e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8009b50:	683b      	ldr	r3, [r7, #0]
 8009b52:	685b      	ldr	r3, [r3, #4]
 8009b54:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8009b58:	2b00      	cmp	r3, #0
 8009b5a:	d003      	beq.n	8009b64 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8009b5c:	693a      	ldr	r2, [r7, #16]
 8009b5e:	68fb      	ldr	r3, [r7, #12]
 8009b60:	4313      	orrs	r3, r2
 8009b62:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8009b64:	4a30      	ldr	r2, [pc, #192]	; (8009c28 <HAL_GPIO_Init+0x300>)
 8009b66:	693b      	ldr	r3, [r7, #16]
 8009b68:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8009b6a:	4b2f      	ldr	r3, [pc, #188]	; (8009c28 <HAL_GPIO_Init+0x300>)
 8009b6c:	68db      	ldr	r3, [r3, #12]
 8009b6e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8009b70:	68fb      	ldr	r3, [r7, #12]
 8009b72:	43db      	mvns	r3, r3
 8009b74:	693a      	ldr	r2, [r7, #16]
 8009b76:	4013      	ands	r3, r2
 8009b78:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8009b7a:	683b      	ldr	r3, [r7, #0]
 8009b7c:	685b      	ldr	r3, [r3, #4]
 8009b7e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8009b82:	2b00      	cmp	r3, #0
 8009b84:	d003      	beq.n	8009b8e <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8009b86:	693a      	ldr	r2, [r7, #16]
 8009b88:	68fb      	ldr	r3, [r7, #12]
 8009b8a:	4313      	orrs	r3, r2
 8009b8c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8009b8e:	4a26      	ldr	r2, [pc, #152]	; (8009c28 <HAL_GPIO_Init+0x300>)
 8009b90:	693b      	ldr	r3, [r7, #16]
 8009b92:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8009b94:	4b24      	ldr	r3, [pc, #144]	; (8009c28 <HAL_GPIO_Init+0x300>)
 8009b96:	685b      	ldr	r3, [r3, #4]
 8009b98:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8009b9a:	68fb      	ldr	r3, [r7, #12]
 8009b9c:	43db      	mvns	r3, r3
 8009b9e:	693a      	ldr	r2, [r7, #16]
 8009ba0:	4013      	ands	r3, r2
 8009ba2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8009ba4:	683b      	ldr	r3, [r7, #0]
 8009ba6:	685b      	ldr	r3, [r3, #4]
 8009ba8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009bac:	2b00      	cmp	r3, #0
 8009bae:	d003      	beq.n	8009bb8 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8009bb0:	693a      	ldr	r2, [r7, #16]
 8009bb2:	68fb      	ldr	r3, [r7, #12]
 8009bb4:	4313      	orrs	r3, r2
 8009bb6:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8009bb8:	4a1b      	ldr	r2, [pc, #108]	; (8009c28 <HAL_GPIO_Init+0x300>)
 8009bba:	693b      	ldr	r3, [r7, #16]
 8009bbc:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8009bbe:	4b1a      	ldr	r3, [pc, #104]	; (8009c28 <HAL_GPIO_Init+0x300>)
 8009bc0:	681b      	ldr	r3, [r3, #0]
 8009bc2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8009bc4:	68fb      	ldr	r3, [r7, #12]
 8009bc6:	43db      	mvns	r3, r3
 8009bc8:	693a      	ldr	r2, [r7, #16]
 8009bca:	4013      	ands	r3, r2
 8009bcc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8009bce:	683b      	ldr	r3, [r7, #0]
 8009bd0:	685b      	ldr	r3, [r3, #4]
 8009bd2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8009bd6:	2b00      	cmp	r3, #0
 8009bd8:	d003      	beq.n	8009be2 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8009bda:	693a      	ldr	r2, [r7, #16]
 8009bdc:	68fb      	ldr	r3, [r7, #12]
 8009bde:	4313      	orrs	r3, r2
 8009be0:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8009be2:	4a11      	ldr	r2, [pc, #68]	; (8009c28 <HAL_GPIO_Init+0x300>)
 8009be4:	693b      	ldr	r3, [r7, #16]
 8009be6:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8009be8:	697b      	ldr	r3, [r7, #20]
 8009bea:	3301      	adds	r3, #1
 8009bec:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8009bee:	683b      	ldr	r3, [r7, #0]
 8009bf0:	681a      	ldr	r2, [r3, #0]
 8009bf2:	697b      	ldr	r3, [r7, #20]
 8009bf4:	fa22 f303 	lsr.w	r3, r2, r3
 8009bf8:	2b00      	cmp	r3, #0
 8009bfa:	f47f ae9d 	bne.w	8009938 <HAL_GPIO_Init+0x10>
  }
}
 8009bfe:	bf00      	nop
 8009c00:	bf00      	nop
 8009c02:	371c      	adds	r7, #28
 8009c04:	46bd      	mov	sp, r7
 8009c06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c0a:	4770      	bx	lr
 8009c0c:	40021000 	.word	0x40021000
 8009c10:	40010000 	.word	0x40010000
 8009c14:	48000400 	.word	0x48000400
 8009c18:	48000800 	.word	0x48000800
 8009c1c:	48000c00 	.word	0x48000c00
 8009c20:	48001000 	.word	0x48001000
 8009c24:	48001400 	.word	0x48001400
 8009c28:	40010400 	.word	0x40010400

08009c2c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8009c2c:	b480      	push	{r7}
 8009c2e:	b083      	sub	sp, #12
 8009c30:	af00      	add	r7, sp, #0
 8009c32:	6078      	str	r0, [r7, #4]
 8009c34:	460b      	mov	r3, r1
 8009c36:	807b      	strh	r3, [r7, #2]
 8009c38:	4613      	mov	r3, r2
 8009c3a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8009c3c:	787b      	ldrb	r3, [r7, #1]
 8009c3e:	2b00      	cmp	r3, #0
 8009c40:	d003      	beq.n	8009c4a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8009c42:	887a      	ldrh	r2, [r7, #2]
 8009c44:	687b      	ldr	r3, [r7, #4]
 8009c46:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8009c48:	e002      	b.n	8009c50 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8009c4a:	887a      	ldrh	r2, [r7, #2]
 8009c4c:	687b      	ldr	r3, [r7, #4]
 8009c4e:	629a      	str	r2, [r3, #40]	; 0x28
}
 8009c50:	bf00      	nop
 8009c52:	370c      	adds	r7, #12
 8009c54:	46bd      	mov	sp, r7
 8009c56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c5a:	4770      	bx	lr

08009c5c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8009c5c:	b480      	push	{r7}
 8009c5e:	b085      	sub	sp, #20
 8009c60:	af00      	add	r7, sp, #0
 8009c62:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8009c64:	687b      	ldr	r3, [r7, #4]
 8009c66:	2b00      	cmp	r3, #0
 8009c68:	d141      	bne.n	8009cee <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8009c6a:	4b4b      	ldr	r3, [pc, #300]	; (8009d98 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009c6c:	681b      	ldr	r3, [r3, #0]
 8009c6e:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8009c72:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009c76:	d131      	bne.n	8009cdc <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8009c78:	4b47      	ldr	r3, [pc, #284]	; (8009d98 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009c7a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8009c7e:	4a46      	ldr	r2, [pc, #280]	; (8009d98 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009c80:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8009c84:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8009c88:	4b43      	ldr	r3, [pc, #268]	; (8009d98 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009c8a:	681b      	ldr	r3, [r3, #0]
 8009c8c:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8009c90:	4a41      	ldr	r2, [pc, #260]	; (8009d98 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009c92:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8009c96:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8009c98:	4b40      	ldr	r3, [pc, #256]	; (8009d9c <HAL_PWREx_ControlVoltageScaling+0x140>)
 8009c9a:	681b      	ldr	r3, [r3, #0]
 8009c9c:	2232      	movs	r2, #50	; 0x32
 8009c9e:	fb02 f303 	mul.w	r3, r2, r3
 8009ca2:	4a3f      	ldr	r2, [pc, #252]	; (8009da0 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8009ca4:	fba2 2303 	umull	r2, r3, r2, r3
 8009ca8:	0c9b      	lsrs	r3, r3, #18
 8009caa:	3301      	adds	r3, #1
 8009cac:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8009cae:	e002      	b.n	8009cb6 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8009cb0:	68fb      	ldr	r3, [r7, #12]
 8009cb2:	3b01      	subs	r3, #1
 8009cb4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8009cb6:	4b38      	ldr	r3, [pc, #224]	; (8009d98 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009cb8:	695b      	ldr	r3, [r3, #20]
 8009cba:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8009cbe:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009cc2:	d102      	bne.n	8009cca <HAL_PWREx_ControlVoltageScaling+0x6e>
 8009cc4:	68fb      	ldr	r3, [r7, #12]
 8009cc6:	2b00      	cmp	r3, #0
 8009cc8:	d1f2      	bne.n	8009cb0 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8009cca:	4b33      	ldr	r3, [pc, #204]	; (8009d98 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009ccc:	695b      	ldr	r3, [r3, #20]
 8009cce:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8009cd2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009cd6:	d158      	bne.n	8009d8a <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8009cd8:	2303      	movs	r3, #3
 8009cda:	e057      	b.n	8009d8c <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8009cdc:	4b2e      	ldr	r3, [pc, #184]	; (8009d98 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009cde:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8009ce2:	4a2d      	ldr	r2, [pc, #180]	; (8009d98 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009ce4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8009ce8:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8009cec:	e04d      	b.n	8009d8a <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8009cee:	687b      	ldr	r3, [r7, #4]
 8009cf0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009cf4:	d141      	bne.n	8009d7a <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8009cf6:	4b28      	ldr	r3, [pc, #160]	; (8009d98 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009cf8:	681b      	ldr	r3, [r3, #0]
 8009cfa:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8009cfe:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009d02:	d131      	bne.n	8009d68 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8009d04:	4b24      	ldr	r3, [pc, #144]	; (8009d98 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009d06:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8009d0a:	4a23      	ldr	r2, [pc, #140]	; (8009d98 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009d0c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009d10:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8009d14:	4b20      	ldr	r3, [pc, #128]	; (8009d98 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009d16:	681b      	ldr	r3, [r3, #0]
 8009d18:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8009d1c:	4a1e      	ldr	r2, [pc, #120]	; (8009d98 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009d1e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8009d22:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8009d24:	4b1d      	ldr	r3, [pc, #116]	; (8009d9c <HAL_PWREx_ControlVoltageScaling+0x140>)
 8009d26:	681b      	ldr	r3, [r3, #0]
 8009d28:	2232      	movs	r2, #50	; 0x32
 8009d2a:	fb02 f303 	mul.w	r3, r2, r3
 8009d2e:	4a1c      	ldr	r2, [pc, #112]	; (8009da0 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8009d30:	fba2 2303 	umull	r2, r3, r2, r3
 8009d34:	0c9b      	lsrs	r3, r3, #18
 8009d36:	3301      	adds	r3, #1
 8009d38:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8009d3a:	e002      	b.n	8009d42 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8009d3c:	68fb      	ldr	r3, [r7, #12]
 8009d3e:	3b01      	subs	r3, #1
 8009d40:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8009d42:	4b15      	ldr	r3, [pc, #84]	; (8009d98 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009d44:	695b      	ldr	r3, [r3, #20]
 8009d46:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8009d4a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009d4e:	d102      	bne.n	8009d56 <HAL_PWREx_ControlVoltageScaling+0xfa>
 8009d50:	68fb      	ldr	r3, [r7, #12]
 8009d52:	2b00      	cmp	r3, #0
 8009d54:	d1f2      	bne.n	8009d3c <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8009d56:	4b10      	ldr	r3, [pc, #64]	; (8009d98 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009d58:	695b      	ldr	r3, [r3, #20]
 8009d5a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8009d5e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009d62:	d112      	bne.n	8009d8a <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8009d64:	2303      	movs	r3, #3
 8009d66:	e011      	b.n	8009d8c <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8009d68:	4b0b      	ldr	r3, [pc, #44]	; (8009d98 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009d6a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8009d6e:	4a0a      	ldr	r2, [pc, #40]	; (8009d98 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009d70:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009d74:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8009d78:	e007      	b.n	8009d8a <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8009d7a:	4b07      	ldr	r3, [pc, #28]	; (8009d98 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009d7c:	681b      	ldr	r3, [r3, #0]
 8009d7e:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8009d82:	4a05      	ldr	r2, [pc, #20]	; (8009d98 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009d84:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8009d88:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8009d8a:	2300      	movs	r3, #0
}
 8009d8c:	4618      	mov	r0, r3
 8009d8e:	3714      	adds	r7, #20
 8009d90:	46bd      	mov	sp, r7
 8009d92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d96:	4770      	bx	lr
 8009d98:	40007000 	.word	0x40007000
 8009d9c:	20000000 	.word	0x20000000
 8009da0:	431bde83 	.word	0x431bde83

08009da4 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8009da4:	b480      	push	{r7}
 8009da6:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8009da8:	4b05      	ldr	r3, [pc, #20]	; (8009dc0 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8009daa:	689b      	ldr	r3, [r3, #8]
 8009dac:	4a04      	ldr	r2, [pc, #16]	; (8009dc0 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8009dae:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8009db2:	6093      	str	r3, [r2, #8]
}
 8009db4:	bf00      	nop
 8009db6:	46bd      	mov	sp, r7
 8009db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dbc:	4770      	bx	lr
 8009dbe:	bf00      	nop
 8009dc0:	40007000 	.word	0x40007000

08009dc4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8009dc4:	b580      	push	{r7, lr}
 8009dc6:	b088      	sub	sp, #32
 8009dc8:	af00      	add	r7, sp, #0
 8009dca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8009dcc:	687b      	ldr	r3, [r7, #4]
 8009dce:	2b00      	cmp	r3, #0
 8009dd0:	d101      	bne.n	8009dd6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8009dd2:	2301      	movs	r3, #1
 8009dd4:	e306      	b.n	800a3e4 <HAL_RCC_OscConfig+0x620>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8009dd6:	687b      	ldr	r3, [r7, #4]
 8009dd8:	681b      	ldr	r3, [r3, #0]
 8009dda:	f003 0301 	and.w	r3, r3, #1
 8009dde:	2b00      	cmp	r3, #0
 8009de0:	d075      	beq.n	8009ece <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8009de2:	4b97      	ldr	r3, [pc, #604]	; (800a040 <HAL_RCC_OscConfig+0x27c>)
 8009de4:	689b      	ldr	r3, [r3, #8]
 8009de6:	f003 030c 	and.w	r3, r3, #12
 8009dea:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8009dec:	4b94      	ldr	r3, [pc, #592]	; (800a040 <HAL_RCC_OscConfig+0x27c>)
 8009dee:	68db      	ldr	r3, [r3, #12]
 8009df0:	f003 0303 	and.w	r3, r3, #3
 8009df4:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8009df6:	69bb      	ldr	r3, [r7, #24]
 8009df8:	2b0c      	cmp	r3, #12
 8009dfa:	d102      	bne.n	8009e02 <HAL_RCC_OscConfig+0x3e>
 8009dfc:	697b      	ldr	r3, [r7, #20]
 8009dfe:	2b03      	cmp	r3, #3
 8009e00:	d002      	beq.n	8009e08 <HAL_RCC_OscConfig+0x44>
 8009e02:	69bb      	ldr	r3, [r7, #24]
 8009e04:	2b08      	cmp	r3, #8
 8009e06:	d10b      	bne.n	8009e20 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8009e08:	4b8d      	ldr	r3, [pc, #564]	; (800a040 <HAL_RCC_OscConfig+0x27c>)
 8009e0a:	681b      	ldr	r3, [r3, #0]
 8009e0c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009e10:	2b00      	cmp	r3, #0
 8009e12:	d05b      	beq.n	8009ecc <HAL_RCC_OscConfig+0x108>
 8009e14:	687b      	ldr	r3, [r7, #4]
 8009e16:	685b      	ldr	r3, [r3, #4]
 8009e18:	2b00      	cmp	r3, #0
 8009e1a:	d157      	bne.n	8009ecc <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8009e1c:	2301      	movs	r3, #1
 8009e1e:	e2e1      	b.n	800a3e4 <HAL_RCC_OscConfig+0x620>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8009e20:	687b      	ldr	r3, [r7, #4]
 8009e22:	685b      	ldr	r3, [r3, #4]
 8009e24:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009e28:	d106      	bne.n	8009e38 <HAL_RCC_OscConfig+0x74>
 8009e2a:	4b85      	ldr	r3, [pc, #532]	; (800a040 <HAL_RCC_OscConfig+0x27c>)
 8009e2c:	681b      	ldr	r3, [r3, #0]
 8009e2e:	4a84      	ldr	r2, [pc, #528]	; (800a040 <HAL_RCC_OscConfig+0x27c>)
 8009e30:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8009e34:	6013      	str	r3, [r2, #0]
 8009e36:	e01d      	b.n	8009e74 <HAL_RCC_OscConfig+0xb0>
 8009e38:	687b      	ldr	r3, [r7, #4]
 8009e3a:	685b      	ldr	r3, [r3, #4]
 8009e3c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8009e40:	d10c      	bne.n	8009e5c <HAL_RCC_OscConfig+0x98>
 8009e42:	4b7f      	ldr	r3, [pc, #508]	; (800a040 <HAL_RCC_OscConfig+0x27c>)
 8009e44:	681b      	ldr	r3, [r3, #0]
 8009e46:	4a7e      	ldr	r2, [pc, #504]	; (800a040 <HAL_RCC_OscConfig+0x27c>)
 8009e48:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8009e4c:	6013      	str	r3, [r2, #0]
 8009e4e:	4b7c      	ldr	r3, [pc, #496]	; (800a040 <HAL_RCC_OscConfig+0x27c>)
 8009e50:	681b      	ldr	r3, [r3, #0]
 8009e52:	4a7b      	ldr	r2, [pc, #492]	; (800a040 <HAL_RCC_OscConfig+0x27c>)
 8009e54:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8009e58:	6013      	str	r3, [r2, #0]
 8009e5a:	e00b      	b.n	8009e74 <HAL_RCC_OscConfig+0xb0>
 8009e5c:	4b78      	ldr	r3, [pc, #480]	; (800a040 <HAL_RCC_OscConfig+0x27c>)
 8009e5e:	681b      	ldr	r3, [r3, #0]
 8009e60:	4a77      	ldr	r2, [pc, #476]	; (800a040 <HAL_RCC_OscConfig+0x27c>)
 8009e62:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8009e66:	6013      	str	r3, [r2, #0]
 8009e68:	4b75      	ldr	r3, [pc, #468]	; (800a040 <HAL_RCC_OscConfig+0x27c>)
 8009e6a:	681b      	ldr	r3, [r3, #0]
 8009e6c:	4a74      	ldr	r2, [pc, #464]	; (800a040 <HAL_RCC_OscConfig+0x27c>)
 8009e6e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8009e72:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8009e74:	687b      	ldr	r3, [r7, #4]
 8009e76:	685b      	ldr	r3, [r3, #4]
 8009e78:	2b00      	cmp	r3, #0
 8009e7a:	d013      	beq.n	8009ea4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009e7c:	f7fe fee6 	bl	8008c4c <HAL_GetTick>
 8009e80:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8009e82:	e008      	b.n	8009e96 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8009e84:	f7fe fee2 	bl	8008c4c <HAL_GetTick>
 8009e88:	4602      	mov	r2, r0
 8009e8a:	693b      	ldr	r3, [r7, #16]
 8009e8c:	1ad3      	subs	r3, r2, r3
 8009e8e:	2b64      	cmp	r3, #100	; 0x64
 8009e90:	d901      	bls.n	8009e96 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8009e92:	2303      	movs	r3, #3
 8009e94:	e2a6      	b.n	800a3e4 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8009e96:	4b6a      	ldr	r3, [pc, #424]	; (800a040 <HAL_RCC_OscConfig+0x27c>)
 8009e98:	681b      	ldr	r3, [r3, #0]
 8009e9a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009e9e:	2b00      	cmp	r3, #0
 8009ea0:	d0f0      	beq.n	8009e84 <HAL_RCC_OscConfig+0xc0>
 8009ea2:	e014      	b.n	8009ece <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009ea4:	f7fe fed2 	bl	8008c4c <HAL_GetTick>
 8009ea8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8009eaa:	e008      	b.n	8009ebe <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8009eac:	f7fe fece 	bl	8008c4c <HAL_GetTick>
 8009eb0:	4602      	mov	r2, r0
 8009eb2:	693b      	ldr	r3, [r7, #16]
 8009eb4:	1ad3      	subs	r3, r2, r3
 8009eb6:	2b64      	cmp	r3, #100	; 0x64
 8009eb8:	d901      	bls.n	8009ebe <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8009eba:	2303      	movs	r3, #3
 8009ebc:	e292      	b.n	800a3e4 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8009ebe:	4b60      	ldr	r3, [pc, #384]	; (800a040 <HAL_RCC_OscConfig+0x27c>)
 8009ec0:	681b      	ldr	r3, [r3, #0]
 8009ec2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009ec6:	2b00      	cmp	r3, #0
 8009ec8:	d1f0      	bne.n	8009eac <HAL_RCC_OscConfig+0xe8>
 8009eca:	e000      	b.n	8009ece <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8009ecc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8009ece:	687b      	ldr	r3, [r7, #4]
 8009ed0:	681b      	ldr	r3, [r3, #0]
 8009ed2:	f003 0302 	and.w	r3, r3, #2
 8009ed6:	2b00      	cmp	r3, #0
 8009ed8:	d075      	beq.n	8009fc6 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8009eda:	4b59      	ldr	r3, [pc, #356]	; (800a040 <HAL_RCC_OscConfig+0x27c>)
 8009edc:	689b      	ldr	r3, [r3, #8]
 8009ede:	f003 030c 	and.w	r3, r3, #12
 8009ee2:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8009ee4:	4b56      	ldr	r3, [pc, #344]	; (800a040 <HAL_RCC_OscConfig+0x27c>)
 8009ee6:	68db      	ldr	r3, [r3, #12]
 8009ee8:	f003 0303 	and.w	r3, r3, #3
 8009eec:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8009eee:	69bb      	ldr	r3, [r7, #24]
 8009ef0:	2b0c      	cmp	r3, #12
 8009ef2:	d102      	bne.n	8009efa <HAL_RCC_OscConfig+0x136>
 8009ef4:	697b      	ldr	r3, [r7, #20]
 8009ef6:	2b02      	cmp	r3, #2
 8009ef8:	d002      	beq.n	8009f00 <HAL_RCC_OscConfig+0x13c>
 8009efa:	69bb      	ldr	r3, [r7, #24]
 8009efc:	2b04      	cmp	r3, #4
 8009efe:	d11f      	bne.n	8009f40 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8009f00:	4b4f      	ldr	r3, [pc, #316]	; (800a040 <HAL_RCC_OscConfig+0x27c>)
 8009f02:	681b      	ldr	r3, [r3, #0]
 8009f04:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8009f08:	2b00      	cmp	r3, #0
 8009f0a:	d005      	beq.n	8009f18 <HAL_RCC_OscConfig+0x154>
 8009f0c:	687b      	ldr	r3, [r7, #4]
 8009f0e:	68db      	ldr	r3, [r3, #12]
 8009f10:	2b00      	cmp	r3, #0
 8009f12:	d101      	bne.n	8009f18 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8009f14:	2301      	movs	r3, #1
 8009f16:	e265      	b.n	800a3e4 <HAL_RCC_OscConfig+0x620>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009f18:	4b49      	ldr	r3, [pc, #292]	; (800a040 <HAL_RCC_OscConfig+0x27c>)
 8009f1a:	685b      	ldr	r3, [r3, #4]
 8009f1c:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8009f20:	687b      	ldr	r3, [r7, #4]
 8009f22:	691b      	ldr	r3, [r3, #16]
 8009f24:	061b      	lsls	r3, r3, #24
 8009f26:	4946      	ldr	r1, [pc, #280]	; (800a040 <HAL_RCC_OscConfig+0x27c>)
 8009f28:	4313      	orrs	r3, r2
 8009f2a:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8009f2c:	4b45      	ldr	r3, [pc, #276]	; (800a044 <HAL_RCC_OscConfig+0x280>)
 8009f2e:	681b      	ldr	r3, [r3, #0]
 8009f30:	4618      	mov	r0, r3
 8009f32:	f7fe fe3f 	bl	8008bb4 <HAL_InitTick>
 8009f36:	4603      	mov	r3, r0
 8009f38:	2b00      	cmp	r3, #0
 8009f3a:	d043      	beq.n	8009fc4 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8009f3c:	2301      	movs	r3, #1
 8009f3e:	e251      	b.n	800a3e4 <HAL_RCC_OscConfig+0x620>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8009f40:	687b      	ldr	r3, [r7, #4]
 8009f42:	68db      	ldr	r3, [r3, #12]
 8009f44:	2b00      	cmp	r3, #0
 8009f46:	d023      	beq.n	8009f90 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8009f48:	4b3d      	ldr	r3, [pc, #244]	; (800a040 <HAL_RCC_OscConfig+0x27c>)
 8009f4a:	681b      	ldr	r3, [r3, #0]
 8009f4c:	4a3c      	ldr	r2, [pc, #240]	; (800a040 <HAL_RCC_OscConfig+0x27c>)
 8009f4e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009f52:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009f54:	f7fe fe7a 	bl	8008c4c <HAL_GetTick>
 8009f58:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8009f5a:	e008      	b.n	8009f6e <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8009f5c:	f7fe fe76 	bl	8008c4c <HAL_GetTick>
 8009f60:	4602      	mov	r2, r0
 8009f62:	693b      	ldr	r3, [r7, #16]
 8009f64:	1ad3      	subs	r3, r2, r3
 8009f66:	2b02      	cmp	r3, #2
 8009f68:	d901      	bls.n	8009f6e <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8009f6a:	2303      	movs	r3, #3
 8009f6c:	e23a      	b.n	800a3e4 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8009f6e:	4b34      	ldr	r3, [pc, #208]	; (800a040 <HAL_RCC_OscConfig+0x27c>)
 8009f70:	681b      	ldr	r3, [r3, #0]
 8009f72:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8009f76:	2b00      	cmp	r3, #0
 8009f78:	d0f0      	beq.n	8009f5c <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009f7a:	4b31      	ldr	r3, [pc, #196]	; (800a040 <HAL_RCC_OscConfig+0x27c>)
 8009f7c:	685b      	ldr	r3, [r3, #4]
 8009f7e:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8009f82:	687b      	ldr	r3, [r7, #4]
 8009f84:	691b      	ldr	r3, [r3, #16]
 8009f86:	061b      	lsls	r3, r3, #24
 8009f88:	492d      	ldr	r1, [pc, #180]	; (800a040 <HAL_RCC_OscConfig+0x27c>)
 8009f8a:	4313      	orrs	r3, r2
 8009f8c:	604b      	str	r3, [r1, #4]
 8009f8e:	e01a      	b.n	8009fc6 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8009f90:	4b2b      	ldr	r3, [pc, #172]	; (800a040 <HAL_RCC_OscConfig+0x27c>)
 8009f92:	681b      	ldr	r3, [r3, #0]
 8009f94:	4a2a      	ldr	r2, [pc, #168]	; (800a040 <HAL_RCC_OscConfig+0x27c>)
 8009f96:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8009f9a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009f9c:	f7fe fe56 	bl	8008c4c <HAL_GetTick>
 8009fa0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8009fa2:	e008      	b.n	8009fb6 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8009fa4:	f7fe fe52 	bl	8008c4c <HAL_GetTick>
 8009fa8:	4602      	mov	r2, r0
 8009faa:	693b      	ldr	r3, [r7, #16]
 8009fac:	1ad3      	subs	r3, r2, r3
 8009fae:	2b02      	cmp	r3, #2
 8009fb0:	d901      	bls.n	8009fb6 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8009fb2:	2303      	movs	r3, #3
 8009fb4:	e216      	b.n	800a3e4 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8009fb6:	4b22      	ldr	r3, [pc, #136]	; (800a040 <HAL_RCC_OscConfig+0x27c>)
 8009fb8:	681b      	ldr	r3, [r3, #0]
 8009fba:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8009fbe:	2b00      	cmp	r3, #0
 8009fc0:	d1f0      	bne.n	8009fa4 <HAL_RCC_OscConfig+0x1e0>
 8009fc2:	e000      	b.n	8009fc6 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8009fc4:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8009fc6:	687b      	ldr	r3, [r7, #4]
 8009fc8:	681b      	ldr	r3, [r3, #0]
 8009fca:	f003 0308 	and.w	r3, r3, #8
 8009fce:	2b00      	cmp	r3, #0
 8009fd0:	d041      	beq.n	800a056 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8009fd2:	687b      	ldr	r3, [r7, #4]
 8009fd4:	695b      	ldr	r3, [r3, #20]
 8009fd6:	2b00      	cmp	r3, #0
 8009fd8:	d01c      	beq.n	800a014 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8009fda:	4b19      	ldr	r3, [pc, #100]	; (800a040 <HAL_RCC_OscConfig+0x27c>)
 8009fdc:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8009fe0:	4a17      	ldr	r2, [pc, #92]	; (800a040 <HAL_RCC_OscConfig+0x27c>)
 8009fe2:	f043 0301 	orr.w	r3, r3, #1
 8009fe6:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009fea:	f7fe fe2f 	bl	8008c4c <HAL_GetTick>
 8009fee:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8009ff0:	e008      	b.n	800a004 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8009ff2:	f7fe fe2b 	bl	8008c4c <HAL_GetTick>
 8009ff6:	4602      	mov	r2, r0
 8009ff8:	693b      	ldr	r3, [r7, #16]
 8009ffa:	1ad3      	subs	r3, r2, r3
 8009ffc:	2b02      	cmp	r3, #2
 8009ffe:	d901      	bls.n	800a004 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 800a000:	2303      	movs	r3, #3
 800a002:	e1ef      	b.n	800a3e4 <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800a004:	4b0e      	ldr	r3, [pc, #56]	; (800a040 <HAL_RCC_OscConfig+0x27c>)
 800a006:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800a00a:	f003 0302 	and.w	r3, r3, #2
 800a00e:	2b00      	cmp	r3, #0
 800a010:	d0ef      	beq.n	8009ff2 <HAL_RCC_OscConfig+0x22e>
 800a012:	e020      	b.n	800a056 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800a014:	4b0a      	ldr	r3, [pc, #40]	; (800a040 <HAL_RCC_OscConfig+0x27c>)
 800a016:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800a01a:	4a09      	ldr	r2, [pc, #36]	; (800a040 <HAL_RCC_OscConfig+0x27c>)
 800a01c:	f023 0301 	bic.w	r3, r3, #1
 800a020:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a024:	f7fe fe12 	bl	8008c4c <HAL_GetTick>
 800a028:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800a02a:	e00d      	b.n	800a048 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800a02c:	f7fe fe0e 	bl	8008c4c <HAL_GetTick>
 800a030:	4602      	mov	r2, r0
 800a032:	693b      	ldr	r3, [r7, #16]
 800a034:	1ad3      	subs	r3, r2, r3
 800a036:	2b02      	cmp	r3, #2
 800a038:	d906      	bls.n	800a048 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 800a03a:	2303      	movs	r3, #3
 800a03c:	e1d2      	b.n	800a3e4 <HAL_RCC_OscConfig+0x620>
 800a03e:	bf00      	nop
 800a040:	40021000 	.word	0x40021000
 800a044:	20000004 	.word	0x20000004
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800a048:	4b8c      	ldr	r3, [pc, #560]	; (800a27c <HAL_RCC_OscConfig+0x4b8>)
 800a04a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800a04e:	f003 0302 	and.w	r3, r3, #2
 800a052:	2b00      	cmp	r3, #0
 800a054:	d1ea      	bne.n	800a02c <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800a056:	687b      	ldr	r3, [r7, #4]
 800a058:	681b      	ldr	r3, [r3, #0]
 800a05a:	f003 0304 	and.w	r3, r3, #4
 800a05e:	2b00      	cmp	r3, #0
 800a060:	f000 80a6 	beq.w	800a1b0 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 800a064:	2300      	movs	r3, #0
 800a066:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800a068:	4b84      	ldr	r3, [pc, #528]	; (800a27c <HAL_RCC_OscConfig+0x4b8>)
 800a06a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a06c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800a070:	2b00      	cmp	r3, #0
 800a072:	d101      	bne.n	800a078 <HAL_RCC_OscConfig+0x2b4>
 800a074:	2301      	movs	r3, #1
 800a076:	e000      	b.n	800a07a <HAL_RCC_OscConfig+0x2b6>
 800a078:	2300      	movs	r3, #0
 800a07a:	2b00      	cmp	r3, #0
 800a07c:	d00d      	beq.n	800a09a <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800a07e:	4b7f      	ldr	r3, [pc, #508]	; (800a27c <HAL_RCC_OscConfig+0x4b8>)
 800a080:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a082:	4a7e      	ldr	r2, [pc, #504]	; (800a27c <HAL_RCC_OscConfig+0x4b8>)
 800a084:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800a088:	6593      	str	r3, [r2, #88]	; 0x58
 800a08a:	4b7c      	ldr	r3, [pc, #496]	; (800a27c <HAL_RCC_OscConfig+0x4b8>)
 800a08c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a08e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800a092:	60fb      	str	r3, [r7, #12]
 800a094:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800a096:	2301      	movs	r3, #1
 800a098:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800a09a:	4b79      	ldr	r3, [pc, #484]	; (800a280 <HAL_RCC_OscConfig+0x4bc>)
 800a09c:	681b      	ldr	r3, [r3, #0]
 800a09e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a0a2:	2b00      	cmp	r3, #0
 800a0a4:	d118      	bne.n	800a0d8 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800a0a6:	4b76      	ldr	r3, [pc, #472]	; (800a280 <HAL_RCC_OscConfig+0x4bc>)
 800a0a8:	681b      	ldr	r3, [r3, #0]
 800a0aa:	4a75      	ldr	r2, [pc, #468]	; (800a280 <HAL_RCC_OscConfig+0x4bc>)
 800a0ac:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800a0b0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800a0b2:	f7fe fdcb 	bl	8008c4c <HAL_GetTick>
 800a0b6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800a0b8:	e008      	b.n	800a0cc <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800a0ba:	f7fe fdc7 	bl	8008c4c <HAL_GetTick>
 800a0be:	4602      	mov	r2, r0
 800a0c0:	693b      	ldr	r3, [r7, #16]
 800a0c2:	1ad3      	subs	r3, r2, r3
 800a0c4:	2b02      	cmp	r3, #2
 800a0c6:	d901      	bls.n	800a0cc <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 800a0c8:	2303      	movs	r3, #3
 800a0ca:	e18b      	b.n	800a3e4 <HAL_RCC_OscConfig+0x620>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800a0cc:	4b6c      	ldr	r3, [pc, #432]	; (800a280 <HAL_RCC_OscConfig+0x4bc>)
 800a0ce:	681b      	ldr	r3, [r3, #0]
 800a0d0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a0d4:	2b00      	cmp	r3, #0
 800a0d6:	d0f0      	beq.n	800a0ba <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800a0d8:	687b      	ldr	r3, [r7, #4]
 800a0da:	689b      	ldr	r3, [r3, #8]
 800a0dc:	2b01      	cmp	r3, #1
 800a0de:	d108      	bne.n	800a0f2 <HAL_RCC_OscConfig+0x32e>
 800a0e0:	4b66      	ldr	r3, [pc, #408]	; (800a27c <HAL_RCC_OscConfig+0x4b8>)
 800a0e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a0e6:	4a65      	ldr	r2, [pc, #404]	; (800a27c <HAL_RCC_OscConfig+0x4b8>)
 800a0e8:	f043 0301 	orr.w	r3, r3, #1
 800a0ec:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800a0f0:	e024      	b.n	800a13c <HAL_RCC_OscConfig+0x378>
 800a0f2:	687b      	ldr	r3, [r7, #4]
 800a0f4:	689b      	ldr	r3, [r3, #8]
 800a0f6:	2b05      	cmp	r3, #5
 800a0f8:	d110      	bne.n	800a11c <HAL_RCC_OscConfig+0x358>
 800a0fa:	4b60      	ldr	r3, [pc, #384]	; (800a27c <HAL_RCC_OscConfig+0x4b8>)
 800a0fc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a100:	4a5e      	ldr	r2, [pc, #376]	; (800a27c <HAL_RCC_OscConfig+0x4b8>)
 800a102:	f043 0304 	orr.w	r3, r3, #4
 800a106:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800a10a:	4b5c      	ldr	r3, [pc, #368]	; (800a27c <HAL_RCC_OscConfig+0x4b8>)
 800a10c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a110:	4a5a      	ldr	r2, [pc, #360]	; (800a27c <HAL_RCC_OscConfig+0x4b8>)
 800a112:	f043 0301 	orr.w	r3, r3, #1
 800a116:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800a11a:	e00f      	b.n	800a13c <HAL_RCC_OscConfig+0x378>
 800a11c:	4b57      	ldr	r3, [pc, #348]	; (800a27c <HAL_RCC_OscConfig+0x4b8>)
 800a11e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a122:	4a56      	ldr	r2, [pc, #344]	; (800a27c <HAL_RCC_OscConfig+0x4b8>)
 800a124:	f023 0301 	bic.w	r3, r3, #1
 800a128:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800a12c:	4b53      	ldr	r3, [pc, #332]	; (800a27c <HAL_RCC_OscConfig+0x4b8>)
 800a12e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a132:	4a52      	ldr	r2, [pc, #328]	; (800a27c <HAL_RCC_OscConfig+0x4b8>)
 800a134:	f023 0304 	bic.w	r3, r3, #4
 800a138:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800a13c:	687b      	ldr	r3, [r7, #4]
 800a13e:	689b      	ldr	r3, [r3, #8]
 800a140:	2b00      	cmp	r3, #0
 800a142:	d016      	beq.n	800a172 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a144:	f7fe fd82 	bl	8008c4c <HAL_GetTick>
 800a148:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800a14a:	e00a      	b.n	800a162 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800a14c:	f7fe fd7e 	bl	8008c4c <HAL_GetTick>
 800a150:	4602      	mov	r2, r0
 800a152:	693b      	ldr	r3, [r7, #16]
 800a154:	1ad3      	subs	r3, r2, r3
 800a156:	f241 3288 	movw	r2, #5000	; 0x1388
 800a15a:	4293      	cmp	r3, r2
 800a15c:	d901      	bls.n	800a162 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 800a15e:	2303      	movs	r3, #3
 800a160:	e140      	b.n	800a3e4 <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800a162:	4b46      	ldr	r3, [pc, #280]	; (800a27c <HAL_RCC_OscConfig+0x4b8>)
 800a164:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a168:	f003 0302 	and.w	r3, r3, #2
 800a16c:	2b00      	cmp	r3, #0
 800a16e:	d0ed      	beq.n	800a14c <HAL_RCC_OscConfig+0x388>
 800a170:	e015      	b.n	800a19e <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a172:	f7fe fd6b 	bl	8008c4c <HAL_GetTick>
 800a176:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800a178:	e00a      	b.n	800a190 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800a17a:	f7fe fd67 	bl	8008c4c <HAL_GetTick>
 800a17e:	4602      	mov	r2, r0
 800a180:	693b      	ldr	r3, [r7, #16]
 800a182:	1ad3      	subs	r3, r2, r3
 800a184:	f241 3288 	movw	r2, #5000	; 0x1388
 800a188:	4293      	cmp	r3, r2
 800a18a:	d901      	bls.n	800a190 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 800a18c:	2303      	movs	r3, #3
 800a18e:	e129      	b.n	800a3e4 <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800a190:	4b3a      	ldr	r3, [pc, #232]	; (800a27c <HAL_RCC_OscConfig+0x4b8>)
 800a192:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a196:	f003 0302 	and.w	r3, r3, #2
 800a19a:	2b00      	cmp	r3, #0
 800a19c:	d1ed      	bne.n	800a17a <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800a19e:	7ffb      	ldrb	r3, [r7, #31]
 800a1a0:	2b01      	cmp	r3, #1
 800a1a2:	d105      	bne.n	800a1b0 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800a1a4:	4b35      	ldr	r3, [pc, #212]	; (800a27c <HAL_RCC_OscConfig+0x4b8>)
 800a1a6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a1a8:	4a34      	ldr	r2, [pc, #208]	; (800a27c <HAL_RCC_OscConfig+0x4b8>)
 800a1aa:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800a1ae:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800a1b0:	687b      	ldr	r3, [r7, #4]
 800a1b2:	681b      	ldr	r3, [r3, #0]
 800a1b4:	f003 0320 	and.w	r3, r3, #32
 800a1b8:	2b00      	cmp	r3, #0
 800a1ba:	d03c      	beq.n	800a236 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800a1bc:	687b      	ldr	r3, [r7, #4]
 800a1be:	699b      	ldr	r3, [r3, #24]
 800a1c0:	2b00      	cmp	r3, #0
 800a1c2:	d01c      	beq.n	800a1fe <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800a1c4:	4b2d      	ldr	r3, [pc, #180]	; (800a27c <HAL_RCC_OscConfig+0x4b8>)
 800a1c6:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800a1ca:	4a2c      	ldr	r2, [pc, #176]	; (800a27c <HAL_RCC_OscConfig+0x4b8>)
 800a1cc:	f043 0301 	orr.w	r3, r3, #1
 800a1d0:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a1d4:	f7fe fd3a 	bl	8008c4c <HAL_GetTick>
 800a1d8:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800a1da:	e008      	b.n	800a1ee <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800a1dc:	f7fe fd36 	bl	8008c4c <HAL_GetTick>
 800a1e0:	4602      	mov	r2, r0
 800a1e2:	693b      	ldr	r3, [r7, #16]
 800a1e4:	1ad3      	subs	r3, r2, r3
 800a1e6:	2b02      	cmp	r3, #2
 800a1e8:	d901      	bls.n	800a1ee <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 800a1ea:	2303      	movs	r3, #3
 800a1ec:	e0fa      	b.n	800a3e4 <HAL_RCC_OscConfig+0x620>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800a1ee:	4b23      	ldr	r3, [pc, #140]	; (800a27c <HAL_RCC_OscConfig+0x4b8>)
 800a1f0:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800a1f4:	f003 0302 	and.w	r3, r3, #2
 800a1f8:	2b00      	cmp	r3, #0
 800a1fa:	d0ef      	beq.n	800a1dc <HAL_RCC_OscConfig+0x418>
 800a1fc:	e01b      	b.n	800a236 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800a1fe:	4b1f      	ldr	r3, [pc, #124]	; (800a27c <HAL_RCC_OscConfig+0x4b8>)
 800a200:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800a204:	4a1d      	ldr	r2, [pc, #116]	; (800a27c <HAL_RCC_OscConfig+0x4b8>)
 800a206:	f023 0301 	bic.w	r3, r3, #1
 800a20a:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a20e:	f7fe fd1d 	bl	8008c4c <HAL_GetTick>
 800a212:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800a214:	e008      	b.n	800a228 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800a216:	f7fe fd19 	bl	8008c4c <HAL_GetTick>
 800a21a:	4602      	mov	r2, r0
 800a21c:	693b      	ldr	r3, [r7, #16]
 800a21e:	1ad3      	subs	r3, r2, r3
 800a220:	2b02      	cmp	r3, #2
 800a222:	d901      	bls.n	800a228 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 800a224:	2303      	movs	r3, #3
 800a226:	e0dd      	b.n	800a3e4 <HAL_RCC_OscConfig+0x620>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800a228:	4b14      	ldr	r3, [pc, #80]	; (800a27c <HAL_RCC_OscConfig+0x4b8>)
 800a22a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800a22e:	f003 0302 	and.w	r3, r3, #2
 800a232:	2b00      	cmp	r3, #0
 800a234:	d1ef      	bne.n	800a216 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800a236:	687b      	ldr	r3, [r7, #4]
 800a238:	69db      	ldr	r3, [r3, #28]
 800a23a:	2b00      	cmp	r3, #0
 800a23c:	f000 80d1 	beq.w	800a3e2 <HAL_RCC_OscConfig+0x61e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800a240:	4b0e      	ldr	r3, [pc, #56]	; (800a27c <HAL_RCC_OscConfig+0x4b8>)
 800a242:	689b      	ldr	r3, [r3, #8]
 800a244:	f003 030c 	and.w	r3, r3, #12
 800a248:	2b0c      	cmp	r3, #12
 800a24a:	f000 808b 	beq.w	800a364 <HAL_RCC_OscConfig+0x5a0>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800a24e:	687b      	ldr	r3, [r7, #4]
 800a250:	69db      	ldr	r3, [r3, #28]
 800a252:	2b02      	cmp	r3, #2
 800a254:	d15e      	bne.n	800a314 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800a256:	4b09      	ldr	r3, [pc, #36]	; (800a27c <HAL_RCC_OscConfig+0x4b8>)
 800a258:	681b      	ldr	r3, [r3, #0]
 800a25a:	4a08      	ldr	r2, [pc, #32]	; (800a27c <HAL_RCC_OscConfig+0x4b8>)
 800a25c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800a260:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a262:	f7fe fcf3 	bl	8008c4c <HAL_GetTick>
 800a266:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800a268:	e00c      	b.n	800a284 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800a26a:	f7fe fcef 	bl	8008c4c <HAL_GetTick>
 800a26e:	4602      	mov	r2, r0
 800a270:	693b      	ldr	r3, [r7, #16]
 800a272:	1ad3      	subs	r3, r2, r3
 800a274:	2b02      	cmp	r3, #2
 800a276:	d905      	bls.n	800a284 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 800a278:	2303      	movs	r3, #3
 800a27a:	e0b3      	b.n	800a3e4 <HAL_RCC_OscConfig+0x620>
 800a27c:	40021000 	.word	0x40021000
 800a280:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800a284:	4b59      	ldr	r3, [pc, #356]	; (800a3ec <HAL_RCC_OscConfig+0x628>)
 800a286:	681b      	ldr	r3, [r3, #0]
 800a288:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a28c:	2b00      	cmp	r3, #0
 800a28e:	d1ec      	bne.n	800a26a <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800a290:	4b56      	ldr	r3, [pc, #344]	; (800a3ec <HAL_RCC_OscConfig+0x628>)
 800a292:	68da      	ldr	r2, [r3, #12]
 800a294:	4b56      	ldr	r3, [pc, #344]	; (800a3f0 <HAL_RCC_OscConfig+0x62c>)
 800a296:	4013      	ands	r3, r2
 800a298:	687a      	ldr	r2, [r7, #4]
 800a29a:	6a11      	ldr	r1, [r2, #32]
 800a29c:	687a      	ldr	r2, [r7, #4]
 800a29e:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800a2a0:	3a01      	subs	r2, #1
 800a2a2:	0112      	lsls	r2, r2, #4
 800a2a4:	4311      	orrs	r1, r2
 800a2a6:	687a      	ldr	r2, [r7, #4]
 800a2a8:	6a92      	ldr	r2, [r2, #40]	; 0x28
 800a2aa:	0212      	lsls	r2, r2, #8
 800a2ac:	4311      	orrs	r1, r2
 800a2ae:	687a      	ldr	r2, [r7, #4]
 800a2b0:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800a2b2:	0852      	lsrs	r2, r2, #1
 800a2b4:	3a01      	subs	r2, #1
 800a2b6:	0552      	lsls	r2, r2, #21
 800a2b8:	4311      	orrs	r1, r2
 800a2ba:	687a      	ldr	r2, [r7, #4]
 800a2bc:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800a2be:	0852      	lsrs	r2, r2, #1
 800a2c0:	3a01      	subs	r2, #1
 800a2c2:	0652      	lsls	r2, r2, #25
 800a2c4:	4311      	orrs	r1, r2
 800a2c6:	687a      	ldr	r2, [r7, #4]
 800a2c8:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800a2ca:	06d2      	lsls	r2, r2, #27
 800a2cc:	430a      	orrs	r2, r1
 800a2ce:	4947      	ldr	r1, [pc, #284]	; (800a3ec <HAL_RCC_OscConfig+0x628>)
 800a2d0:	4313      	orrs	r3, r2
 800a2d2:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800a2d4:	4b45      	ldr	r3, [pc, #276]	; (800a3ec <HAL_RCC_OscConfig+0x628>)
 800a2d6:	681b      	ldr	r3, [r3, #0]
 800a2d8:	4a44      	ldr	r2, [pc, #272]	; (800a3ec <HAL_RCC_OscConfig+0x628>)
 800a2da:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800a2de:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800a2e0:	4b42      	ldr	r3, [pc, #264]	; (800a3ec <HAL_RCC_OscConfig+0x628>)
 800a2e2:	68db      	ldr	r3, [r3, #12]
 800a2e4:	4a41      	ldr	r2, [pc, #260]	; (800a3ec <HAL_RCC_OscConfig+0x628>)
 800a2e6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800a2ea:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a2ec:	f7fe fcae 	bl	8008c4c <HAL_GetTick>
 800a2f0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800a2f2:	e008      	b.n	800a306 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800a2f4:	f7fe fcaa 	bl	8008c4c <HAL_GetTick>
 800a2f8:	4602      	mov	r2, r0
 800a2fa:	693b      	ldr	r3, [r7, #16]
 800a2fc:	1ad3      	subs	r3, r2, r3
 800a2fe:	2b02      	cmp	r3, #2
 800a300:	d901      	bls.n	800a306 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 800a302:	2303      	movs	r3, #3
 800a304:	e06e      	b.n	800a3e4 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800a306:	4b39      	ldr	r3, [pc, #228]	; (800a3ec <HAL_RCC_OscConfig+0x628>)
 800a308:	681b      	ldr	r3, [r3, #0]
 800a30a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a30e:	2b00      	cmp	r3, #0
 800a310:	d0f0      	beq.n	800a2f4 <HAL_RCC_OscConfig+0x530>
 800a312:	e066      	b.n	800a3e2 <HAL_RCC_OscConfig+0x61e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800a314:	4b35      	ldr	r3, [pc, #212]	; (800a3ec <HAL_RCC_OscConfig+0x628>)
 800a316:	681b      	ldr	r3, [r3, #0]
 800a318:	4a34      	ldr	r2, [pc, #208]	; (800a3ec <HAL_RCC_OscConfig+0x628>)
 800a31a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800a31e:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 800a320:	4b32      	ldr	r3, [pc, #200]	; (800a3ec <HAL_RCC_OscConfig+0x628>)
 800a322:	68db      	ldr	r3, [r3, #12]
 800a324:	4a31      	ldr	r2, [pc, #196]	; (800a3ec <HAL_RCC_OscConfig+0x628>)
 800a326:	f023 0303 	bic.w	r3, r3, #3
 800a32a:	60d3      	str	r3, [r2, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 800a32c:	4b2f      	ldr	r3, [pc, #188]	; (800a3ec <HAL_RCC_OscConfig+0x628>)
 800a32e:	68db      	ldr	r3, [r3, #12]
 800a330:	4a2e      	ldr	r2, [pc, #184]	; (800a3ec <HAL_RCC_OscConfig+0x628>)
 800a332:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 800a336:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800a33a:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a33c:	f7fe fc86 	bl	8008c4c <HAL_GetTick>
 800a340:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800a342:	e008      	b.n	800a356 <HAL_RCC_OscConfig+0x592>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800a344:	f7fe fc82 	bl	8008c4c <HAL_GetTick>
 800a348:	4602      	mov	r2, r0
 800a34a:	693b      	ldr	r3, [r7, #16]
 800a34c:	1ad3      	subs	r3, r2, r3
 800a34e:	2b02      	cmp	r3, #2
 800a350:	d901      	bls.n	800a356 <HAL_RCC_OscConfig+0x592>
          {
            return HAL_TIMEOUT;
 800a352:	2303      	movs	r3, #3
 800a354:	e046      	b.n	800a3e4 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800a356:	4b25      	ldr	r3, [pc, #148]	; (800a3ec <HAL_RCC_OscConfig+0x628>)
 800a358:	681b      	ldr	r3, [r3, #0]
 800a35a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a35e:	2b00      	cmp	r3, #0
 800a360:	d1f0      	bne.n	800a344 <HAL_RCC_OscConfig+0x580>
 800a362:	e03e      	b.n	800a3e2 <HAL_RCC_OscConfig+0x61e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800a364:	687b      	ldr	r3, [r7, #4]
 800a366:	69db      	ldr	r3, [r3, #28]
 800a368:	2b01      	cmp	r3, #1
 800a36a:	d101      	bne.n	800a370 <HAL_RCC_OscConfig+0x5ac>
      {
        return HAL_ERROR;
 800a36c:	2301      	movs	r3, #1
 800a36e:	e039      	b.n	800a3e4 <HAL_RCC_OscConfig+0x620>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 800a370:	4b1e      	ldr	r3, [pc, #120]	; (800a3ec <HAL_RCC_OscConfig+0x628>)
 800a372:	68db      	ldr	r3, [r3, #12]
 800a374:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800a376:	697b      	ldr	r3, [r7, #20]
 800a378:	f003 0203 	and.w	r2, r3, #3
 800a37c:	687b      	ldr	r3, [r7, #4]
 800a37e:	6a1b      	ldr	r3, [r3, #32]
 800a380:	429a      	cmp	r2, r3
 800a382:	d12c      	bne.n	800a3de <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800a384:	697b      	ldr	r3, [r7, #20]
 800a386:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 800a38a:	687b      	ldr	r3, [r7, #4]
 800a38c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a38e:	3b01      	subs	r3, #1
 800a390:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800a392:	429a      	cmp	r2, r3
 800a394:	d123      	bne.n	800a3de <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800a396:	697b      	ldr	r3, [r7, #20]
 800a398:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 800a39c:	687b      	ldr	r3, [r7, #4]
 800a39e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a3a0:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800a3a2:	429a      	cmp	r2, r3
 800a3a4:	d11b      	bne.n	800a3de <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800a3a6:	697b      	ldr	r3, [r7, #20]
 800a3a8:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 800a3ac:	687b      	ldr	r3, [r7, #4]
 800a3ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a3b0:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800a3b2:	429a      	cmp	r2, r3
 800a3b4:	d113      	bne.n	800a3de <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800a3b6:	697b      	ldr	r3, [r7, #20]
 800a3b8:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 800a3bc:	687b      	ldr	r3, [r7, #4]
 800a3be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a3c0:	085b      	lsrs	r3, r3, #1
 800a3c2:	3b01      	subs	r3, #1
 800a3c4:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800a3c6:	429a      	cmp	r2, r3
 800a3c8:	d109      	bne.n	800a3de <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800a3ca:	697b      	ldr	r3, [r7, #20]
 800a3cc:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 800a3d0:	687b      	ldr	r3, [r7, #4]
 800a3d2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a3d4:	085b      	lsrs	r3, r3, #1
 800a3d6:	3b01      	subs	r3, #1
 800a3d8:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800a3da:	429a      	cmp	r2, r3
 800a3dc:	d001      	beq.n	800a3e2 <HAL_RCC_OscConfig+0x61e>
      {
        return HAL_ERROR;
 800a3de:	2301      	movs	r3, #1
 800a3e0:	e000      	b.n	800a3e4 <HAL_RCC_OscConfig+0x620>
      }
    }
  }
  }

  return HAL_OK;
 800a3e2:	2300      	movs	r3, #0
}
 800a3e4:	4618      	mov	r0, r3
 800a3e6:	3720      	adds	r7, #32
 800a3e8:	46bd      	mov	sp, r7
 800a3ea:	bd80      	pop	{r7, pc}
 800a3ec:	40021000 	.word	0x40021000
 800a3f0:	019f800c 	.word	0x019f800c

0800a3f4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800a3f4:	b580      	push	{r7, lr}
 800a3f6:	b086      	sub	sp, #24
 800a3f8:	af00      	add	r7, sp, #0
 800a3fa:	6078      	str	r0, [r7, #4]
 800a3fc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800a3fe:	2300      	movs	r3, #0
 800a400:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800a402:	687b      	ldr	r3, [r7, #4]
 800a404:	2b00      	cmp	r3, #0
 800a406:	d101      	bne.n	800a40c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800a408:	2301      	movs	r3, #1
 800a40a:	e11e      	b.n	800a64a <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800a40c:	4b91      	ldr	r3, [pc, #580]	; (800a654 <HAL_RCC_ClockConfig+0x260>)
 800a40e:	681b      	ldr	r3, [r3, #0]
 800a410:	f003 030f 	and.w	r3, r3, #15
 800a414:	683a      	ldr	r2, [r7, #0]
 800a416:	429a      	cmp	r2, r3
 800a418:	d910      	bls.n	800a43c <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800a41a:	4b8e      	ldr	r3, [pc, #568]	; (800a654 <HAL_RCC_ClockConfig+0x260>)
 800a41c:	681b      	ldr	r3, [r3, #0]
 800a41e:	f023 020f 	bic.w	r2, r3, #15
 800a422:	498c      	ldr	r1, [pc, #560]	; (800a654 <HAL_RCC_ClockConfig+0x260>)
 800a424:	683b      	ldr	r3, [r7, #0]
 800a426:	4313      	orrs	r3, r2
 800a428:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800a42a:	4b8a      	ldr	r3, [pc, #552]	; (800a654 <HAL_RCC_ClockConfig+0x260>)
 800a42c:	681b      	ldr	r3, [r3, #0]
 800a42e:	f003 030f 	and.w	r3, r3, #15
 800a432:	683a      	ldr	r2, [r7, #0]
 800a434:	429a      	cmp	r2, r3
 800a436:	d001      	beq.n	800a43c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800a438:	2301      	movs	r3, #1
 800a43a:	e106      	b.n	800a64a <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800a43c:	687b      	ldr	r3, [r7, #4]
 800a43e:	681b      	ldr	r3, [r3, #0]
 800a440:	f003 0301 	and.w	r3, r3, #1
 800a444:	2b00      	cmp	r3, #0
 800a446:	d073      	beq.n	800a530 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800a448:	687b      	ldr	r3, [r7, #4]
 800a44a:	685b      	ldr	r3, [r3, #4]
 800a44c:	2b03      	cmp	r3, #3
 800a44e:	d129      	bne.n	800a4a4 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800a450:	4b81      	ldr	r3, [pc, #516]	; (800a658 <HAL_RCC_ClockConfig+0x264>)
 800a452:	681b      	ldr	r3, [r3, #0]
 800a454:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a458:	2b00      	cmp	r3, #0
 800a45a:	d101      	bne.n	800a460 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 800a45c:	2301      	movs	r3, #1
 800a45e:	e0f4      	b.n	800a64a <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 800a460:	f000 f99e 	bl	800a7a0 <RCC_GetSysClockFreqFromPLLSource>
 800a464:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 800a466:	693b      	ldr	r3, [r7, #16]
 800a468:	4a7c      	ldr	r2, [pc, #496]	; (800a65c <HAL_RCC_ClockConfig+0x268>)
 800a46a:	4293      	cmp	r3, r2
 800a46c:	d93f      	bls.n	800a4ee <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800a46e:	4b7a      	ldr	r3, [pc, #488]	; (800a658 <HAL_RCC_ClockConfig+0x264>)
 800a470:	689b      	ldr	r3, [r3, #8]
 800a472:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800a476:	2b00      	cmp	r3, #0
 800a478:	d009      	beq.n	800a48e <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800a47a:	687b      	ldr	r3, [r7, #4]
 800a47c:	681b      	ldr	r3, [r3, #0]
 800a47e:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800a482:	2b00      	cmp	r3, #0
 800a484:	d033      	beq.n	800a4ee <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 800a486:	687b      	ldr	r3, [r7, #4]
 800a488:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800a48a:	2b00      	cmp	r3, #0
 800a48c:	d12f      	bne.n	800a4ee <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800a48e:	4b72      	ldr	r3, [pc, #456]	; (800a658 <HAL_RCC_ClockConfig+0x264>)
 800a490:	689b      	ldr	r3, [r3, #8]
 800a492:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800a496:	4a70      	ldr	r2, [pc, #448]	; (800a658 <HAL_RCC_ClockConfig+0x264>)
 800a498:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a49c:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800a49e:	2380      	movs	r3, #128	; 0x80
 800a4a0:	617b      	str	r3, [r7, #20]
 800a4a2:	e024      	b.n	800a4ee <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800a4a4:	687b      	ldr	r3, [r7, #4]
 800a4a6:	685b      	ldr	r3, [r3, #4]
 800a4a8:	2b02      	cmp	r3, #2
 800a4aa:	d107      	bne.n	800a4bc <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800a4ac:	4b6a      	ldr	r3, [pc, #424]	; (800a658 <HAL_RCC_ClockConfig+0x264>)
 800a4ae:	681b      	ldr	r3, [r3, #0]
 800a4b0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a4b4:	2b00      	cmp	r3, #0
 800a4b6:	d109      	bne.n	800a4cc <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800a4b8:	2301      	movs	r3, #1
 800a4ba:	e0c6      	b.n	800a64a <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800a4bc:	4b66      	ldr	r3, [pc, #408]	; (800a658 <HAL_RCC_ClockConfig+0x264>)
 800a4be:	681b      	ldr	r3, [r3, #0]
 800a4c0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800a4c4:	2b00      	cmp	r3, #0
 800a4c6:	d101      	bne.n	800a4cc <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800a4c8:	2301      	movs	r3, #1
 800a4ca:	e0be      	b.n	800a64a <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 800a4cc:	f000 f8ce 	bl	800a66c <HAL_RCC_GetSysClockFreq>
 800a4d0:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 800a4d2:	693b      	ldr	r3, [r7, #16]
 800a4d4:	4a61      	ldr	r2, [pc, #388]	; (800a65c <HAL_RCC_ClockConfig+0x268>)
 800a4d6:	4293      	cmp	r3, r2
 800a4d8:	d909      	bls.n	800a4ee <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800a4da:	4b5f      	ldr	r3, [pc, #380]	; (800a658 <HAL_RCC_ClockConfig+0x264>)
 800a4dc:	689b      	ldr	r3, [r3, #8]
 800a4de:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800a4e2:	4a5d      	ldr	r2, [pc, #372]	; (800a658 <HAL_RCC_ClockConfig+0x264>)
 800a4e4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a4e8:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 800a4ea:	2380      	movs	r3, #128	; 0x80
 800a4ec:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800a4ee:	4b5a      	ldr	r3, [pc, #360]	; (800a658 <HAL_RCC_ClockConfig+0x264>)
 800a4f0:	689b      	ldr	r3, [r3, #8]
 800a4f2:	f023 0203 	bic.w	r2, r3, #3
 800a4f6:	687b      	ldr	r3, [r7, #4]
 800a4f8:	685b      	ldr	r3, [r3, #4]
 800a4fa:	4957      	ldr	r1, [pc, #348]	; (800a658 <HAL_RCC_ClockConfig+0x264>)
 800a4fc:	4313      	orrs	r3, r2
 800a4fe:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800a500:	f7fe fba4 	bl	8008c4c <HAL_GetTick>
 800a504:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800a506:	e00a      	b.n	800a51e <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800a508:	f7fe fba0 	bl	8008c4c <HAL_GetTick>
 800a50c:	4602      	mov	r2, r0
 800a50e:	68fb      	ldr	r3, [r7, #12]
 800a510:	1ad3      	subs	r3, r2, r3
 800a512:	f241 3288 	movw	r2, #5000	; 0x1388
 800a516:	4293      	cmp	r3, r2
 800a518:	d901      	bls.n	800a51e <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 800a51a:	2303      	movs	r3, #3
 800a51c:	e095      	b.n	800a64a <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800a51e:	4b4e      	ldr	r3, [pc, #312]	; (800a658 <HAL_RCC_ClockConfig+0x264>)
 800a520:	689b      	ldr	r3, [r3, #8]
 800a522:	f003 020c 	and.w	r2, r3, #12
 800a526:	687b      	ldr	r3, [r7, #4]
 800a528:	685b      	ldr	r3, [r3, #4]
 800a52a:	009b      	lsls	r3, r3, #2
 800a52c:	429a      	cmp	r2, r3
 800a52e:	d1eb      	bne.n	800a508 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800a530:	687b      	ldr	r3, [r7, #4]
 800a532:	681b      	ldr	r3, [r3, #0]
 800a534:	f003 0302 	and.w	r3, r3, #2
 800a538:	2b00      	cmp	r3, #0
 800a53a:	d023      	beq.n	800a584 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800a53c:	687b      	ldr	r3, [r7, #4]
 800a53e:	681b      	ldr	r3, [r3, #0]
 800a540:	f003 0304 	and.w	r3, r3, #4
 800a544:	2b00      	cmp	r3, #0
 800a546:	d005      	beq.n	800a554 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800a548:	4b43      	ldr	r3, [pc, #268]	; (800a658 <HAL_RCC_ClockConfig+0x264>)
 800a54a:	689b      	ldr	r3, [r3, #8]
 800a54c:	4a42      	ldr	r2, [pc, #264]	; (800a658 <HAL_RCC_ClockConfig+0x264>)
 800a54e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800a552:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800a554:	687b      	ldr	r3, [r7, #4]
 800a556:	681b      	ldr	r3, [r3, #0]
 800a558:	f003 0308 	and.w	r3, r3, #8
 800a55c:	2b00      	cmp	r3, #0
 800a55e:	d007      	beq.n	800a570 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 800a560:	4b3d      	ldr	r3, [pc, #244]	; (800a658 <HAL_RCC_ClockConfig+0x264>)
 800a562:	689b      	ldr	r3, [r3, #8]
 800a564:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 800a568:	4a3b      	ldr	r2, [pc, #236]	; (800a658 <HAL_RCC_ClockConfig+0x264>)
 800a56a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800a56e:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800a570:	4b39      	ldr	r3, [pc, #228]	; (800a658 <HAL_RCC_ClockConfig+0x264>)
 800a572:	689b      	ldr	r3, [r3, #8]
 800a574:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800a578:	687b      	ldr	r3, [r7, #4]
 800a57a:	689b      	ldr	r3, [r3, #8]
 800a57c:	4936      	ldr	r1, [pc, #216]	; (800a658 <HAL_RCC_ClockConfig+0x264>)
 800a57e:	4313      	orrs	r3, r2
 800a580:	608b      	str	r3, [r1, #8]
 800a582:	e008      	b.n	800a596 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 800a584:	697b      	ldr	r3, [r7, #20]
 800a586:	2b80      	cmp	r3, #128	; 0x80
 800a588:	d105      	bne.n	800a596 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 800a58a:	4b33      	ldr	r3, [pc, #204]	; (800a658 <HAL_RCC_ClockConfig+0x264>)
 800a58c:	689b      	ldr	r3, [r3, #8]
 800a58e:	4a32      	ldr	r2, [pc, #200]	; (800a658 <HAL_RCC_ClockConfig+0x264>)
 800a590:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800a594:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800a596:	4b2f      	ldr	r3, [pc, #188]	; (800a654 <HAL_RCC_ClockConfig+0x260>)
 800a598:	681b      	ldr	r3, [r3, #0]
 800a59a:	f003 030f 	and.w	r3, r3, #15
 800a59e:	683a      	ldr	r2, [r7, #0]
 800a5a0:	429a      	cmp	r2, r3
 800a5a2:	d21d      	bcs.n	800a5e0 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800a5a4:	4b2b      	ldr	r3, [pc, #172]	; (800a654 <HAL_RCC_ClockConfig+0x260>)
 800a5a6:	681b      	ldr	r3, [r3, #0]
 800a5a8:	f023 020f 	bic.w	r2, r3, #15
 800a5ac:	4929      	ldr	r1, [pc, #164]	; (800a654 <HAL_RCC_ClockConfig+0x260>)
 800a5ae:	683b      	ldr	r3, [r7, #0]
 800a5b0:	4313      	orrs	r3, r2
 800a5b2:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800a5b4:	f7fe fb4a 	bl	8008c4c <HAL_GetTick>
 800a5b8:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800a5ba:	e00a      	b.n	800a5d2 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800a5bc:	f7fe fb46 	bl	8008c4c <HAL_GetTick>
 800a5c0:	4602      	mov	r2, r0
 800a5c2:	68fb      	ldr	r3, [r7, #12]
 800a5c4:	1ad3      	subs	r3, r2, r3
 800a5c6:	f241 3288 	movw	r2, #5000	; 0x1388
 800a5ca:	4293      	cmp	r3, r2
 800a5cc:	d901      	bls.n	800a5d2 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 800a5ce:	2303      	movs	r3, #3
 800a5d0:	e03b      	b.n	800a64a <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800a5d2:	4b20      	ldr	r3, [pc, #128]	; (800a654 <HAL_RCC_ClockConfig+0x260>)
 800a5d4:	681b      	ldr	r3, [r3, #0]
 800a5d6:	f003 030f 	and.w	r3, r3, #15
 800a5da:	683a      	ldr	r2, [r7, #0]
 800a5dc:	429a      	cmp	r2, r3
 800a5de:	d1ed      	bne.n	800a5bc <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800a5e0:	687b      	ldr	r3, [r7, #4]
 800a5e2:	681b      	ldr	r3, [r3, #0]
 800a5e4:	f003 0304 	and.w	r3, r3, #4
 800a5e8:	2b00      	cmp	r3, #0
 800a5ea:	d008      	beq.n	800a5fe <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800a5ec:	4b1a      	ldr	r3, [pc, #104]	; (800a658 <HAL_RCC_ClockConfig+0x264>)
 800a5ee:	689b      	ldr	r3, [r3, #8]
 800a5f0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800a5f4:	687b      	ldr	r3, [r7, #4]
 800a5f6:	68db      	ldr	r3, [r3, #12]
 800a5f8:	4917      	ldr	r1, [pc, #92]	; (800a658 <HAL_RCC_ClockConfig+0x264>)
 800a5fa:	4313      	orrs	r3, r2
 800a5fc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800a5fe:	687b      	ldr	r3, [r7, #4]
 800a600:	681b      	ldr	r3, [r3, #0]
 800a602:	f003 0308 	and.w	r3, r3, #8
 800a606:	2b00      	cmp	r3, #0
 800a608:	d009      	beq.n	800a61e <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800a60a:	4b13      	ldr	r3, [pc, #76]	; (800a658 <HAL_RCC_ClockConfig+0x264>)
 800a60c:	689b      	ldr	r3, [r3, #8]
 800a60e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800a612:	687b      	ldr	r3, [r7, #4]
 800a614:	691b      	ldr	r3, [r3, #16]
 800a616:	00db      	lsls	r3, r3, #3
 800a618:	490f      	ldr	r1, [pc, #60]	; (800a658 <HAL_RCC_ClockConfig+0x264>)
 800a61a:	4313      	orrs	r3, r2
 800a61c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800a61e:	f000 f825 	bl	800a66c <HAL_RCC_GetSysClockFreq>
 800a622:	4602      	mov	r2, r0
 800a624:	4b0c      	ldr	r3, [pc, #48]	; (800a658 <HAL_RCC_ClockConfig+0x264>)
 800a626:	689b      	ldr	r3, [r3, #8]
 800a628:	091b      	lsrs	r3, r3, #4
 800a62a:	f003 030f 	and.w	r3, r3, #15
 800a62e:	490c      	ldr	r1, [pc, #48]	; (800a660 <HAL_RCC_ClockConfig+0x26c>)
 800a630:	5ccb      	ldrb	r3, [r1, r3]
 800a632:	f003 031f 	and.w	r3, r3, #31
 800a636:	fa22 f303 	lsr.w	r3, r2, r3
 800a63a:	4a0a      	ldr	r2, [pc, #40]	; (800a664 <HAL_RCC_ClockConfig+0x270>)
 800a63c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800a63e:	4b0a      	ldr	r3, [pc, #40]	; (800a668 <HAL_RCC_ClockConfig+0x274>)
 800a640:	681b      	ldr	r3, [r3, #0]
 800a642:	4618      	mov	r0, r3
 800a644:	f7fe fab6 	bl	8008bb4 <HAL_InitTick>
 800a648:	4603      	mov	r3, r0
}
 800a64a:	4618      	mov	r0, r3
 800a64c:	3718      	adds	r7, #24
 800a64e:	46bd      	mov	sp, r7
 800a650:	bd80      	pop	{r7, pc}
 800a652:	bf00      	nop
 800a654:	40022000 	.word	0x40022000
 800a658:	40021000 	.word	0x40021000
 800a65c:	04c4b400 	.word	0x04c4b400
 800a660:	08013160 	.word	0x08013160
 800a664:	20000000 	.word	0x20000000
 800a668:	20000004 	.word	0x20000004

0800a66c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800a66c:	b480      	push	{r7}
 800a66e:	b087      	sub	sp, #28
 800a670:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800a672:	4b2c      	ldr	r3, [pc, #176]	; (800a724 <HAL_RCC_GetSysClockFreq+0xb8>)
 800a674:	689b      	ldr	r3, [r3, #8]
 800a676:	f003 030c 	and.w	r3, r3, #12
 800a67a:	2b04      	cmp	r3, #4
 800a67c:	d102      	bne.n	800a684 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800a67e:	4b2a      	ldr	r3, [pc, #168]	; (800a728 <HAL_RCC_GetSysClockFreq+0xbc>)
 800a680:	613b      	str	r3, [r7, #16]
 800a682:	e047      	b.n	800a714 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 800a684:	4b27      	ldr	r3, [pc, #156]	; (800a724 <HAL_RCC_GetSysClockFreq+0xb8>)
 800a686:	689b      	ldr	r3, [r3, #8]
 800a688:	f003 030c 	and.w	r3, r3, #12
 800a68c:	2b08      	cmp	r3, #8
 800a68e:	d102      	bne.n	800a696 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800a690:	4b26      	ldr	r3, [pc, #152]	; (800a72c <HAL_RCC_GetSysClockFreq+0xc0>)
 800a692:	613b      	str	r3, [r7, #16]
 800a694:	e03e      	b.n	800a714 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 800a696:	4b23      	ldr	r3, [pc, #140]	; (800a724 <HAL_RCC_GetSysClockFreq+0xb8>)
 800a698:	689b      	ldr	r3, [r3, #8]
 800a69a:	f003 030c 	and.w	r3, r3, #12
 800a69e:	2b0c      	cmp	r3, #12
 800a6a0:	d136      	bne.n	800a710 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800a6a2:	4b20      	ldr	r3, [pc, #128]	; (800a724 <HAL_RCC_GetSysClockFreq+0xb8>)
 800a6a4:	68db      	ldr	r3, [r3, #12]
 800a6a6:	f003 0303 	and.w	r3, r3, #3
 800a6aa:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800a6ac:	4b1d      	ldr	r3, [pc, #116]	; (800a724 <HAL_RCC_GetSysClockFreq+0xb8>)
 800a6ae:	68db      	ldr	r3, [r3, #12]
 800a6b0:	091b      	lsrs	r3, r3, #4
 800a6b2:	f003 030f 	and.w	r3, r3, #15
 800a6b6:	3301      	adds	r3, #1
 800a6b8:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800a6ba:	68fb      	ldr	r3, [r7, #12]
 800a6bc:	2b03      	cmp	r3, #3
 800a6be:	d10c      	bne.n	800a6da <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800a6c0:	4a1a      	ldr	r2, [pc, #104]	; (800a72c <HAL_RCC_GetSysClockFreq+0xc0>)
 800a6c2:	68bb      	ldr	r3, [r7, #8]
 800a6c4:	fbb2 f3f3 	udiv	r3, r2, r3
 800a6c8:	4a16      	ldr	r2, [pc, #88]	; (800a724 <HAL_RCC_GetSysClockFreq+0xb8>)
 800a6ca:	68d2      	ldr	r2, [r2, #12]
 800a6cc:	0a12      	lsrs	r2, r2, #8
 800a6ce:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800a6d2:	fb02 f303 	mul.w	r3, r2, r3
 800a6d6:	617b      	str	r3, [r7, #20]
      break;
 800a6d8:	e00c      	b.n	800a6f4 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800a6da:	4a13      	ldr	r2, [pc, #76]	; (800a728 <HAL_RCC_GetSysClockFreq+0xbc>)
 800a6dc:	68bb      	ldr	r3, [r7, #8]
 800a6de:	fbb2 f3f3 	udiv	r3, r2, r3
 800a6e2:	4a10      	ldr	r2, [pc, #64]	; (800a724 <HAL_RCC_GetSysClockFreq+0xb8>)
 800a6e4:	68d2      	ldr	r2, [r2, #12]
 800a6e6:	0a12      	lsrs	r2, r2, #8
 800a6e8:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800a6ec:	fb02 f303 	mul.w	r3, r2, r3
 800a6f0:	617b      	str	r3, [r7, #20]
      break;
 800a6f2:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800a6f4:	4b0b      	ldr	r3, [pc, #44]	; (800a724 <HAL_RCC_GetSysClockFreq+0xb8>)
 800a6f6:	68db      	ldr	r3, [r3, #12]
 800a6f8:	0e5b      	lsrs	r3, r3, #25
 800a6fa:	f003 0303 	and.w	r3, r3, #3
 800a6fe:	3301      	adds	r3, #1
 800a700:	005b      	lsls	r3, r3, #1
 800a702:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 800a704:	697a      	ldr	r2, [r7, #20]
 800a706:	687b      	ldr	r3, [r7, #4]
 800a708:	fbb2 f3f3 	udiv	r3, r2, r3
 800a70c:	613b      	str	r3, [r7, #16]
 800a70e:	e001      	b.n	800a714 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 800a710:	2300      	movs	r3, #0
 800a712:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 800a714:	693b      	ldr	r3, [r7, #16]
}
 800a716:	4618      	mov	r0, r3
 800a718:	371c      	adds	r7, #28
 800a71a:	46bd      	mov	sp, r7
 800a71c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a720:	4770      	bx	lr
 800a722:	bf00      	nop
 800a724:	40021000 	.word	0x40021000
 800a728:	00f42400 	.word	0x00f42400
 800a72c:	007a1200 	.word	0x007a1200

0800a730 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800a730:	b480      	push	{r7}
 800a732:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800a734:	4b03      	ldr	r3, [pc, #12]	; (800a744 <HAL_RCC_GetHCLKFreq+0x14>)
 800a736:	681b      	ldr	r3, [r3, #0]
}
 800a738:	4618      	mov	r0, r3
 800a73a:	46bd      	mov	sp, r7
 800a73c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a740:	4770      	bx	lr
 800a742:	bf00      	nop
 800a744:	20000000 	.word	0x20000000

0800a748 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800a748:	b580      	push	{r7, lr}
 800a74a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800a74c:	f7ff fff0 	bl	800a730 <HAL_RCC_GetHCLKFreq>
 800a750:	4602      	mov	r2, r0
 800a752:	4b06      	ldr	r3, [pc, #24]	; (800a76c <HAL_RCC_GetPCLK1Freq+0x24>)
 800a754:	689b      	ldr	r3, [r3, #8]
 800a756:	0a1b      	lsrs	r3, r3, #8
 800a758:	f003 0307 	and.w	r3, r3, #7
 800a75c:	4904      	ldr	r1, [pc, #16]	; (800a770 <HAL_RCC_GetPCLK1Freq+0x28>)
 800a75e:	5ccb      	ldrb	r3, [r1, r3]
 800a760:	f003 031f 	and.w	r3, r3, #31
 800a764:	fa22 f303 	lsr.w	r3, r2, r3
}
 800a768:	4618      	mov	r0, r3
 800a76a:	bd80      	pop	{r7, pc}
 800a76c:	40021000 	.word	0x40021000
 800a770:	08013170 	.word	0x08013170

0800a774 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800a774:	b580      	push	{r7, lr}
 800a776:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800a778:	f7ff ffda 	bl	800a730 <HAL_RCC_GetHCLKFreq>
 800a77c:	4602      	mov	r2, r0
 800a77e:	4b06      	ldr	r3, [pc, #24]	; (800a798 <HAL_RCC_GetPCLK2Freq+0x24>)
 800a780:	689b      	ldr	r3, [r3, #8]
 800a782:	0adb      	lsrs	r3, r3, #11
 800a784:	f003 0307 	and.w	r3, r3, #7
 800a788:	4904      	ldr	r1, [pc, #16]	; (800a79c <HAL_RCC_GetPCLK2Freq+0x28>)
 800a78a:	5ccb      	ldrb	r3, [r1, r3]
 800a78c:	f003 031f 	and.w	r3, r3, #31
 800a790:	fa22 f303 	lsr.w	r3, r2, r3
}
 800a794:	4618      	mov	r0, r3
 800a796:	bd80      	pop	{r7, pc}
 800a798:	40021000 	.word	0x40021000
 800a79c:	08013170 	.word	0x08013170

0800a7a0 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 800a7a0:	b480      	push	{r7}
 800a7a2:	b087      	sub	sp, #28
 800a7a4:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800a7a6:	4b1e      	ldr	r3, [pc, #120]	; (800a820 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800a7a8:	68db      	ldr	r3, [r3, #12]
 800a7aa:	f003 0303 	and.w	r3, r3, #3
 800a7ae:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800a7b0:	4b1b      	ldr	r3, [pc, #108]	; (800a820 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800a7b2:	68db      	ldr	r3, [r3, #12]
 800a7b4:	091b      	lsrs	r3, r3, #4
 800a7b6:	f003 030f 	and.w	r3, r3, #15
 800a7ba:	3301      	adds	r3, #1
 800a7bc:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 800a7be:	693b      	ldr	r3, [r7, #16]
 800a7c0:	2b03      	cmp	r3, #3
 800a7c2:	d10c      	bne.n	800a7de <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800a7c4:	4a17      	ldr	r2, [pc, #92]	; (800a824 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 800a7c6:	68fb      	ldr	r3, [r7, #12]
 800a7c8:	fbb2 f3f3 	udiv	r3, r2, r3
 800a7cc:	4a14      	ldr	r2, [pc, #80]	; (800a820 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800a7ce:	68d2      	ldr	r2, [r2, #12]
 800a7d0:	0a12      	lsrs	r2, r2, #8
 800a7d2:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800a7d6:	fb02 f303 	mul.w	r3, r2, r3
 800a7da:	617b      	str	r3, [r7, #20]
    break;
 800a7dc:	e00c      	b.n	800a7f8 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800a7de:	4a12      	ldr	r2, [pc, #72]	; (800a828 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 800a7e0:	68fb      	ldr	r3, [r7, #12]
 800a7e2:	fbb2 f3f3 	udiv	r3, r2, r3
 800a7e6:	4a0e      	ldr	r2, [pc, #56]	; (800a820 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800a7e8:	68d2      	ldr	r2, [r2, #12]
 800a7ea:	0a12      	lsrs	r2, r2, #8
 800a7ec:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800a7f0:	fb02 f303 	mul.w	r3, r2, r3
 800a7f4:	617b      	str	r3, [r7, #20]
    break;
 800a7f6:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800a7f8:	4b09      	ldr	r3, [pc, #36]	; (800a820 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800a7fa:	68db      	ldr	r3, [r3, #12]
 800a7fc:	0e5b      	lsrs	r3, r3, #25
 800a7fe:	f003 0303 	and.w	r3, r3, #3
 800a802:	3301      	adds	r3, #1
 800a804:	005b      	lsls	r3, r3, #1
 800a806:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 800a808:	697a      	ldr	r2, [r7, #20]
 800a80a:	68bb      	ldr	r3, [r7, #8]
 800a80c:	fbb2 f3f3 	udiv	r3, r2, r3
 800a810:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 800a812:	687b      	ldr	r3, [r7, #4]
}
 800a814:	4618      	mov	r0, r3
 800a816:	371c      	adds	r7, #28
 800a818:	46bd      	mov	sp, r7
 800a81a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a81e:	4770      	bx	lr
 800a820:	40021000 	.word	0x40021000
 800a824:	007a1200 	.word	0x007a1200
 800a828:	00f42400 	.word	0x00f42400

0800a82c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800a82c:	b580      	push	{r7, lr}
 800a82e:	b086      	sub	sp, #24
 800a830:	af00      	add	r7, sp, #0
 800a832:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800a834:	2300      	movs	r3, #0
 800a836:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800a838:	2300      	movs	r3, #0
 800a83a:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800a83c:	687b      	ldr	r3, [r7, #4]
 800a83e:	681b      	ldr	r3, [r3, #0]
 800a840:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800a844:	2b00      	cmp	r3, #0
 800a846:	f000 8098 	beq.w	800a97a <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800a84a:	2300      	movs	r3, #0
 800a84c:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800a84e:	4b43      	ldr	r3, [pc, #268]	; (800a95c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a850:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a852:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800a856:	2b00      	cmp	r3, #0
 800a858:	d10d      	bne.n	800a876 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800a85a:	4b40      	ldr	r3, [pc, #256]	; (800a95c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a85c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a85e:	4a3f      	ldr	r2, [pc, #252]	; (800a95c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a860:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800a864:	6593      	str	r3, [r2, #88]	; 0x58
 800a866:	4b3d      	ldr	r3, [pc, #244]	; (800a95c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a868:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a86a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800a86e:	60bb      	str	r3, [r7, #8]
 800a870:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800a872:	2301      	movs	r3, #1
 800a874:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800a876:	4b3a      	ldr	r3, [pc, #232]	; (800a960 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800a878:	681b      	ldr	r3, [r3, #0]
 800a87a:	4a39      	ldr	r2, [pc, #228]	; (800a960 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800a87c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800a880:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800a882:	f7fe f9e3 	bl	8008c4c <HAL_GetTick>
 800a886:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800a888:	e009      	b.n	800a89e <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800a88a:	f7fe f9df 	bl	8008c4c <HAL_GetTick>
 800a88e:	4602      	mov	r2, r0
 800a890:	68fb      	ldr	r3, [r7, #12]
 800a892:	1ad3      	subs	r3, r2, r3
 800a894:	2b02      	cmp	r3, #2
 800a896:	d902      	bls.n	800a89e <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 800a898:	2303      	movs	r3, #3
 800a89a:	74fb      	strb	r3, [r7, #19]
        break;
 800a89c:	e005      	b.n	800a8aa <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800a89e:	4b30      	ldr	r3, [pc, #192]	; (800a960 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800a8a0:	681b      	ldr	r3, [r3, #0]
 800a8a2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a8a6:	2b00      	cmp	r3, #0
 800a8a8:	d0ef      	beq.n	800a88a <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 800a8aa:	7cfb      	ldrb	r3, [r7, #19]
 800a8ac:	2b00      	cmp	r3, #0
 800a8ae:	d159      	bne.n	800a964 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800a8b0:	4b2a      	ldr	r3, [pc, #168]	; (800a95c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a8b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a8b6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800a8ba:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800a8bc:	697b      	ldr	r3, [r7, #20]
 800a8be:	2b00      	cmp	r3, #0
 800a8c0:	d01e      	beq.n	800a900 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800a8c2:	687b      	ldr	r3, [r7, #4]
 800a8c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a8c6:	697a      	ldr	r2, [r7, #20]
 800a8c8:	429a      	cmp	r2, r3
 800a8ca:	d019      	beq.n	800a900 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800a8cc:	4b23      	ldr	r3, [pc, #140]	; (800a95c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a8ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a8d2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a8d6:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800a8d8:	4b20      	ldr	r3, [pc, #128]	; (800a95c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a8da:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a8de:	4a1f      	ldr	r2, [pc, #124]	; (800a95c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a8e0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800a8e4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800a8e8:	4b1c      	ldr	r3, [pc, #112]	; (800a95c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a8ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a8ee:	4a1b      	ldr	r2, [pc, #108]	; (800a95c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a8f0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800a8f4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800a8f8:	4a18      	ldr	r2, [pc, #96]	; (800a95c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a8fa:	697b      	ldr	r3, [r7, #20]
 800a8fc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800a900:	697b      	ldr	r3, [r7, #20]
 800a902:	f003 0301 	and.w	r3, r3, #1
 800a906:	2b00      	cmp	r3, #0
 800a908:	d016      	beq.n	800a938 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a90a:	f7fe f99f 	bl	8008c4c <HAL_GetTick>
 800a90e:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800a910:	e00b      	b.n	800a92a <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800a912:	f7fe f99b 	bl	8008c4c <HAL_GetTick>
 800a916:	4602      	mov	r2, r0
 800a918:	68fb      	ldr	r3, [r7, #12]
 800a91a:	1ad3      	subs	r3, r2, r3
 800a91c:	f241 3288 	movw	r2, #5000	; 0x1388
 800a920:	4293      	cmp	r3, r2
 800a922:	d902      	bls.n	800a92a <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 800a924:	2303      	movs	r3, #3
 800a926:	74fb      	strb	r3, [r7, #19]
            break;
 800a928:	e006      	b.n	800a938 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800a92a:	4b0c      	ldr	r3, [pc, #48]	; (800a95c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a92c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a930:	f003 0302 	and.w	r3, r3, #2
 800a934:	2b00      	cmp	r3, #0
 800a936:	d0ec      	beq.n	800a912 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 800a938:	7cfb      	ldrb	r3, [r7, #19]
 800a93a:	2b00      	cmp	r3, #0
 800a93c:	d10b      	bne.n	800a956 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800a93e:	4b07      	ldr	r3, [pc, #28]	; (800a95c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a940:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a944:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800a948:	687b      	ldr	r3, [r7, #4]
 800a94a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a94c:	4903      	ldr	r1, [pc, #12]	; (800a95c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a94e:	4313      	orrs	r3, r2
 800a950:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 800a954:	e008      	b.n	800a968 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800a956:	7cfb      	ldrb	r3, [r7, #19]
 800a958:	74bb      	strb	r3, [r7, #18]
 800a95a:	e005      	b.n	800a968 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 800a95c:	40021000 	.word	0x40021000
 800a960:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a964:	7cfb      	ldrb	r3, [r7, #19]
 800a966:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800a968:	7c7b      	ldrb	r3, [r7, #17]
 800a96a:	2b01      	cmp	r3, #1
 800a96c:	d105      	bne.n	800a97a <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800a96e:	4ba6      	ldr	r3, [pc, #664]	; (800ac08 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a970:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a972:	4aa5      	ldr	r2, [pc, #660]	; (800ac08 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a974:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800a978:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800a97a:	687b      	ldr	r3, [r7, #4]
 800a97c:	681b      	ldr	r3, [r3, #0]
 800a97e:	f003 0301 	and.w	r3, r3, #1
 800a982:	2b00      	cmp	r3, #0
 800a984:	d00a      	beq.n	800a99c <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800a986:	4ba0      	ldr	r3, [pc, #640]	; (800ac08 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a988:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a98c:	f023 0203 	bic.w	r2, r3, #3
 800a990:	687b      	ldr	r3, [r7, #4]
 800a992:	685b      	ldr	r3, [r3, #4]
 800a994:	499c      	ldr	r1, [pc, #624]	; (800ac08 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a996:	4313      	orrs	r3, r2
 800a998:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800a99c:	687b      	ldr	r3, [r7, #4]
 800a99e:	681b      	ldr	r3, [r3, #0]
 800a9a0:	f003 0302 	and.w	r3, r3, #2
 800a9a4:	2b00      	cmp	r3, #0
 800a9a6:	d00a      	beq.n	800a9be <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800a9a8:	4b97      	ldr	r3, [pc, #604]	; (800ac08 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a9aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a9ae:	f023 020c 	bic.w	r2, r3, #12
 800a9b2:	687b      	ldr	r3, [r7, #4]
 800a9b4:	689b      	ldr	r3, [r3, #8]
 800a9b6:	4994      	ldr	r1, [pc, #592]	; (800ac08 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a9b8:	4313      	orrs	r3, r2
 800a9ba:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800a9be:	687b      	ldr	r3, [r7, #4]
 800a9c0:	681b      	ldr	r3, [r3, #0]
 800a9c2:	f003 0304 	and.w	r3, r3, #4
 800a9c6:	2b00      	cmp	r3, #0
 800a9c8:	d00a      	beq.n	800a9e0 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800a9ca:	4b8f      	ldr	r3, [pc, #572]	; (800ac08 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a9cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a9d0:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 800a9d4:	687b      	ldr	r3, [r7, #4]
 800a9d6:	68db      	ldr	r3, [r3, #12]
 800a9d8:	498b      	ldr	r1, [pc, #556]	; (800ac08 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a9da:	4313      	orrs	r3, r2
 800a9dc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800a9e0:	687b      	ldr	r3, [r7, #4]
 800a9e2:	681b      	ldr	r3, [r3, #0]
 800a9e4:	f003 0308 	and.w	r3, r3, #8
 800a9e8:	2b00      	cmp	r3, #0
 800a9ea:	d00a      	beq.n	800aa02 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800a9ec:	4b86      	ldr	r3, [pc, #536]	; (800ac08 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a9ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a9f2:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800a9f6:	687b      	ldr	r3, [r7, #4]
 800a9f8:	691b      	ldr	r3, [r3, #16]
 800a9fa:	4983      	ldr	r1, [pc, #524]	; (800ac08 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a9fc:	4313      	orrs	r3, r2
 800a9fe:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800aa02:	687b      	ldr	r3, [r7, #4]
 800aa04:	681b      	ldr	r3, [r3, #0]
 800aa06:	f003 0320 	and.w	r3, r3, #32
 800aa0a:	2b00      	cmp	r3, #0
 800aa0c:	d00a      	beq.n	800aa24 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800aa0e:	4b7e      	ldr	r3, [pc, #504]	; (800ac08 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800aa10:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800aa14:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800aa18:	687b      	ldr	r3, [r7, #4]
 800aa1a:	695b      	ldr	r3, [r3, #20]
 800aa1c:	497a      	ldr	r1, [pc, #488]	; (800ac08 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800aa1e:	4313      	orrs	r3, r2
 800aa20:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800aa24:	687b      	ldr	r3, [r7, #4]
 800aa26:	681b      	ldr	r3, [r3, #0]
 800aa28:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800aa2c:	2b00      	cmp	r3, #0
 800aa2e:	d00a      	beq.n	800aa46 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800aa30:	4b75      	ldr	r3, [pc, #468]	; (800ac08 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800aa32:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800aa36:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800aa3a:	687b      	ldr	r3, [r7, #4]
 800aa3c:	699b      	ldr	r3, [r3, #24]
 800aa3e:	4972      	ldr	r1, [pc, #456]	; (800ac08 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800aa40:	4313      	orrs	r3, r2
 800aa42:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800aa46:	687b      	ldr	r3, [r7, #4]
 800aa48:	681b      	ldr	r3, [r3, #0]
 800aa4a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800aa4e:	2b00      	cmp	r3, #0
 800aa50:	d00a      	beq.n	800aa68 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800aa52:	4b6d      	ldr	r3, [pc, #436]	; (800ac08 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800aa54:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800aa58:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800aa5c:	687b      	ldr	r3, [r7, #4]
 800aa5e:	69db      	ldr	r3, [r3, #28]
 800aa60:	4969      	ldr	r1, [pc, #420]	; (800ac08 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800aa62:	4313      	orrs	r3, r2
 800aa64:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800aa68:	687b      	ldr	r3, [r7, #4]
 800aa6a:	681b      	ldr	r3, [r3, #0]
 800aa6c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800aa70:	2b00      	cmp	r3, #0
 800aa72:	d00a      	beq.n	800aa8a <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800aa74:	4b64      	ldr	r3, [pc, #400]	; (800ac08 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800aa76:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800aa7a:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800aa7e:	687b      	ldr	r3, [r7, #4]
 800aa80:	6a1b      	ldr	r3, [r3, #32]
 800aa82:	4961      	ldr	r1, [pc, #388]	; (800ac08 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800aa84:	4313      	orrs	r3, r2
 800aa86:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800aa8a:	687b      	ldr	r3, [r7, #4]
 800aa8c:	681b      	ldr	r3, [r3, #0]
 800aa8e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800aa92:	2b00      	cmp	r3, #0
 800aa94:	d00a      	beq.n	800aaac <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800aa96:	4b5c      	ldr	r3, [pc, #368]	; (800ac08 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800aa98:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800aa9c:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 800aaa0:	687b      	ldr	r3, [r7, #4]
 800aaa2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800aaa4:	4958      	ldr	r1, [pc, #352]	; (800ac08 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800aaa6:	4313      	orrs	r3, r2
 800aaa8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800aaac:	687b      	ldr	r3, [r7, #4]
 800aaae:	681b      	ldr	r3, [r3, #0]
 800aab0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800aab4:	2b00      	cmp	r3, #0
 800aab6:	d015      	beq.n	800aae4 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800aab8:	4b53      	ldr	r3, [pc, #332]	; (800ac08 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800aaba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800aabe:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800aac2:	687b      	ldr	r3, [r7, #4]
 800aac4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800aac6:	4950      	ldr	r1, [pc, #320]	; (800ac08 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800aac8:	4313      	orrs	r3, r2
 800aaca:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 800aace:	687b      	ldr	r3, [r7, #4]
 800aad0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800aad2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800aad6:	d105      	bne.n	800aae4 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800aad8:	4b4b      	ldr	r3, [pc, #300]	; (800ac08 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800aada:	68db      	ldr	r3, [r3, #12]
 800aadc:	4a4a      	ldr	r2, [pc, #296]	; (800ac08 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800aade:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800aae2:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 800aae4:	687b      	ldr	r3, [r7, #4]
 800aae6:	681b      	ldr	r3, [r3, #0]
 800aae8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800aaec:	2b00      	cmp	r3, #0
 800aaee:	d015      	beq.n	800ab1c <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800aaf0:	4b45      	ldr	r3, [pc, #276]	; (800ac08 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800aaf2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800aaf6:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800aafa:	687b      	ldr	r3, [r7, #4]
 800aafc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800aafe:	4942      	ldr	r1, [pc, #264]	; (800ac08 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800ab00:	4313      	orrs	r3, r2
 800ab02:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 800ab06:	687b      	ldr	r3, [r7, #4]
 800ab08:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ab0a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800ab0e:	d105      	bne.n	800ab1c <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800ab10:	4b3d      	ldr	r3, [pc, #244]	; (800ac08 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800ab12:	68db      	ldr	r3, [r3, #12]
 800ab14:	4a3c      	ldr	r2, [pc, #240]	; (800ac08 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800ab16:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800ab1a:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800ab1c:	687b      	ldr	r3, [r7, #4]
 800ab1e:	681b      	ldr	r3, [r3, #0]
 800ab20:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800ab24:	2b00      	cmp	r3, #0
 800ab26:	d015      	beq.n	800ab54 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800ab28:	4b37      	ldr	r3, [pc, #220]	; (800ac08 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800ab2a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800ab2e:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 800ab32:	687b      	ldr	r3, [r7, #4]
 800ab34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ab36:	4934      	ldr	r1, [pc, #208]	; (800ac08 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800ab38:	4313      	orrs	r3, r2
 800ab3a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 800ab3e:	687b      	ldr	r3, [r7, #4]
 800ab40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ab42:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800ab46:	d105      	bne.n	800ab54 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800ab48:	4b2f      	ldr	r3, [pc, #188]	; (800ac08 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800ab4a:	68db      	ldr	r3, [r3, #12]
 800ab4c:	4a2e      	ldr	r2, [pc, #184]	; (800ac08 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800ab4e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800ab52:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800ab54:	687b      	ldr	r3, [r7, #4]
 800ab56:	681b      	ldr	r3, [r3, #0]
 800ab58:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800ab5c:	2b00      	cmp	r3, #0
 800ab5e:	d015      	beq.n	800ab8c <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800ab60:	4b29      	ldr	r3, [pc, #164]	; (800ac08 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800ab62:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800ab66:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800ab6a:	687b      	ldr	r3, [r7, #4]
 800ab6c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ab6e:	4926      	ldr	r1, [pc, #152]	; (800ac08 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800ab70:	4313      	orrs	r3, r2
 800ab72:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800ab76:	687b      	ldr	r3, [r7, #4]
 800ab78:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ab7a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800ab7e:	d105      	bne.n	800ab8c <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800ab80:	4b21      	ldr	r3, [pc, #132]	; (800ac08 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800ab82:	68db      	ldr	r3, [r3, #12]
 800ab84:	4a20      	ldr	r2, [pc, #128]	; (800ac08 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800ab86:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800ab8a:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800ab8c:	687b      	ldr	r3, [r7, #4]
 800ab8e:	681b      	ldr	r3, [r3, #0]
 800ab90:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800ab94:	2b00      	cmp	r3, #0
 800ab96:	d015      	beq.n	800abc4 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800ab98:	4b1b      	ldr	r3, [pc, #108]	; (800ac08 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800ab9a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800ab9e:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800aba2:	687b      	ldr	r3, [r7, #4]
 800aba4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800aba6:	4918      	ldr	r1, [pc, #96]	; (800ac08 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800aba8:	4313      	orrs	r3, r2
 800abaa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800abae:	687b      	ldr	r3, [r7, #4]
 800abb0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800abb2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800abb6:	d105      	bne.n	800abc4 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800abb8:	4b13      	ldr	r3, [pc, #76]	; (800ac08 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800abba:	68db      	ldr	r3, [r3, #12]
 800abbc:	4a12      	ldr	r2, [pc, #72]	; (800ac08 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800abbe:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800abc2:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 800abc4:	687b      	ldr	r3, [r7, #4]
 800abc6:	681b      	ldr	r3, [r3, #0]
 800abc8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800abcc:	2b00      	cmp	r3, #0
 800abce:	d015      	beq.n	800abfc <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 800abd0:	4b0d      	ldr	r3, [pc, #52]	; (800ac08 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800abd2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800abd6:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800abda:	687b      	ldr	r3, [r7, #4]
 800abdc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800abde:	490a      	ldr	r1, [pc, #40]	; (800ac08 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800abe0:	4313      	orrs	r3, r2
 800abe2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 800abe6:	687b      	ldr	r3, [r7, #4]
 800abe8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800abea:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800abee:	d105      	bne.n	800abfc <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800abf0:	4b05      	ldr	r3, [pc, #20]	; (800ac08 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800abf2:	68db      	ldr	r3, [r3, #12]
 800abf4:	4a04      	ldr	r2, [pc, #16]	; (800ac08 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800abf6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800abfa:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 800abfc:	7cbb      	ldrb	r3, [r7, #18]
}
 800abfe:	4618      	mov	r0, r3
 800ac00:	3718      	adds	r7, #24
 800ac02:	46bd      	mov	sp, r7
 800ac04:	bd80      	pop	{r7, pc}
 800ac06:	bf00      	nop
 800ac08:	40021000 	.word	0x40021000

0800ac0c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800ac0c:	b580      	push	{r7, lr}
 800ac0e:	b082      	sub	sp, #8
 800ac10:	af00      	add	r7, sp, #0
 800ac12:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800ac14:	687b      	ldr	r3, [r7, #4]
 800ac16:	2b00      	cmp	r3, #0
 800ac18:	d101      	bne.n	800ac1e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800ac1a:	2301      	movs	r3, #1
 800ac1c:	e049      	b.n	800acb2 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800ac1e:	687b      	ldr	r3, [r7, #4]
 800ac20:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800ac24:	b2db      	uxtb	r3, r3
 800ac26:	2b00      	cmp	r3, #0
 800ac28:	d106      	bne.n	800ac38 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800ac2a:	687b      	ldr	r3, [r7, #4]
 800ac2c:	2200      	movs	r2, #0
 800ac2e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800ac32:	6878      	ldr	r0, [r7, #4]
 800ac34:	f7fd fbcc 	bl	80083d0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800ac38:	687b      	ldr	r3, [r7, #4]
 800ac3a:	2202      	movs	r2, #2
 800ac3c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800ac40:	687b      	ldr	r3, [r7, #4]
 800ac42:	681a      	ldr	r2, [r3, #0]
 800ac44:	687b      	ldr	r3, [r7, #4]
 800ac46:	3304      	adds	r3, #4
 800ac48:	4619      	mov	r1, r3
 800ac4a:	4610      	mov	r0, r2
 800ac4c:	f000 fc30 	bl	800b4b0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800ac50:	687b      	ldr	r3, [r7, #4]
 800ac52:	2201      	movs	r2, #1
 800ac54:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800ac58:	687b      	ldr	r3, [r7, #4]
 800ac5a:	2201      	movs	r2, #1
 800ac5c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800ac60:	687b      	ldr	r3, [r7, #4]
 800ac62:	2201      	movs	r2, #1
 800ac64:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800ac68:	687b      	ldr	r3, [r7, #4]
 800ac6a:	2201      	movs	r2, #1
 800ac6c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800ac70:	687b      	ldr	r3, [r7, #4]
 800ac72:	2201      	movs	r2, #1
 800ac74:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800ac78:	687b      	ldr	r3, [r7, #4]
 800ac7a:	2201      	movs	r2, #1
 800ac7c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800ac80:	687b      	ldr	r3, [r7, #4]
 800ac82:	2201      	movs	r2, #1
 800ac84:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800ac88:	687b      	ldr	r3, [r7, #4]
 800ac8a:	2201      	movs	r2, #1
 800ac8c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800ac90:	687b      	ldr	r3, [r7, #4]
 800ac92:	2201      	movs	r2, #1
 800ac94:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800ac98:	687b      	ldr	r3, [r7, #4]
 800ac9a:	2201      	movs	r2, #1
 800ac9c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800aca0:	687b      	ldr	r3, [r7, #4]
 800aca2:	2201      	movs	r2, #1
 800aca4:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800aca8:	687b      	ldr	r3, [r7, #4]
 800acaa:	2201      	movs	r2, #1
 800acac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800acb0:	2300      	movs	r3, #0
}
 800acb2:	4618      	mov	r0, r3
 800acb4:	3708      	adds	r7, #8
 800acb6:	46bd      	mov	sp, r7
 800acb8:	bd80      	pop	{r7, pc}

0800acba <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800acba:	b580      	push	{r7, lr}
 800acbc:	b082      	sub	sp, #8
 800acbe:	af00      	add	r7, sp, #0
 800acc0:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800acc2:	687b      	ldr	r3, [r7, #4]
 800acc4:	2b00      	cmp	r3, #0
 800acc6:	d101      	bne.n	800accc <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800acc8:	2301      	movs	r3, #1
 800acca:	e049      	b.n	800ad60 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800accc:	687b      	ldr	r3, [r7, #4]
 800acce:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800acd2:	b2db      	uxtb	r3, r3
 800acd4:	2b00      	cmp	r3, #0
 800acd6:	d106      	bne.n	800ace6 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800acd8:	687b      	ldr	r3, [r7, #4]
 800acda:	2200      	movs	r2, #0
 800acdc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800ace0:	6878      	ldr	r0, [r7, #4]
 800ace2:	f7fd fb95 	bl	8008410 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800ace6:	687b      	ldr	r3, [r7, #4]
 800ace8:	2202      	movs	r2, #2
 800acea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800acee:	687b      	ldr	r3, [r7, #4]
 800acf0:	681a      	ldr	r2, [r3, #0]
 800acf2:	687b      	ldr	r3, [r7, #4]
 800acf4:	3304      	adds	r3, #4
 800acf6:	4619      	mov	r1, r3
 800acf8:	4610      	mov	r0, r2
 800acfa:	f000 fbd9 	bl	800b4b0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800acfe:	687b      	ldr	r3, [r7, #4]
 800ad00:	2201      	movs	r2, #1
 800ad02:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800ad06:	687b      	ldr	r3, [r7, #4]
 800ad08:	2201      	movs	r2, #1
 800ad0a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800ad0e:	687b      	ldr	r3, [r7, #4]
 800ad10:	2201      	movs	r2, #1
 800ad12:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800ad16:	687b      	ldr	r3, [r7, #4]
 800ad18:	2201      	movs	r2, #1
 800ad1a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800ad1e:	687b      	ldr	r3, [r7, #4]
 800ad20:	2201      	movs	r2, #1
 800ad22:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800ad26:	687b      	ldr	r3, [r7, #4]
 800ad28:	2201      	movs	r2, #1
 800ad2a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800ad2e:	687b      	ldr	r3, [r7, #4]
 800ad30:	2201      	movs	r2, #1
 800ad32:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800ad36:	687b      	ldr	r3, [r7, #4]
 800ad38:	2201      	movs	r2, #1
 800ad3a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800ad3e:	687b      	ldr	r3, [r7, #4]
 800ad40:	2201      	movs	r2, #1
 800ad42:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800ad46:	687b      	ldr	r3, [r7, #4]
 800ad48:	2201      	movs	r2, #1
 800ad4a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800ad4e:	687b      	ldr	r3, [r7, #4]
 800ad50:	2201      	movs	r2, #1
 800ad52:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800ad56:	687b      	ldr	r3, [r7, #4]
 800ad58:	2201      	movs	r2, #1
 800ad5a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800ad5e:	2300      	movs	r3, #0
}
 800ad60:	4618      	mov	r0, r3
 800ad62:	3708      	adds	r7, #8
 800ad64:	46bd      	mov	sp, r7
 800ad66:	bd80      	pop	{r7, pc}

0800ad68 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800ad68:	b580      	push	{r7, lr}
 800ad6a:	b084      	sub	sp, #16
 800ad6c:	af00      	add	r7, sp, #0
 800ad6e:	6078      	str	r0, [r7, #4]
 800ad70:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800ad72:	683b      	ldr	r3, [r7, #0]
 800ad74:	2b00      	cmp	r3, #0
 800ad76:	d109      	bne.n	800ad8c <HAL_TIM_PWM_Start+0x24>
 800ad78:	687b      	ldr	r3, [r7, #4]
 800ad7a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800ad7e:	b2db      	uxtb	r3, r3
 800ad80:	2b01      	cmp	r3, #1
 800ad82:	bf14      	ite	ne
 800ad84:	2301      	movne	r3, #1
 800ad86:	2300      	moveq	r3, #0
 800ad88:	b2db      	uxtb	r3, r3
 800ad8a:	e03c      	b.n	800ae06 <HAL_TIM_PWM_Start+0x9e>
 800ad8c:	683b      	ldr	r3, [r7, #0]
 800ad8e:	2b04      	cmp	r3, #4
 800ad90:	d109      	bne.n	800ada6 <HAL_TIM_PWM_Start+0x3e>
 800ad92:	687b      	ldr	r3, [r7, #4]
 800ad94:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800ad98:	b2db      	uxtb	r3, r3
 800ad9a:	2b01      	cmp	r3, #1
 800ad9c:	bf14      	ite	ne
 800ad9e:	2301      	movne	r3, #1
 800ada0:	2300      	moveq	r3, #0
 800ada2:	b2db      	uxtb	r3, r3
 800ada4:	e02f      	b.n	800ae06 <HAL_TIM_PWM_Start+0x9e>
 800ada6:	683b      	ldr	r3, [r7, #0]
 800ada8:	2b08      	cmp	r3, #8
 800adaa:	d109      	bne.n	800adc0 <HAL_TIM_PWM_Start+0x58>
 800adac:	687b      	ldr	r3, [r7, #4]
 800adae:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800adb2:	b2db      	uxtb	r3, r3
 800adb4:	2b01      	cmp	r3, #1
 800adb6:	bf14      	ite	ne
 800adb8:	2301      	movne	r3, #1
 800adba:	2300      	moveq	r3, #0
 800adbc:	b2db      	uxtb	r3, r3
 800adbe:	e022      	b.n	800ae06 <HAL_TIM_PWM_Start+0x9e>
 800adc0:	683b      	ldr	r3, [r7, #0]
 800adc2:	2b0c      	cmp	r3, #12
 800adc4:	d109      	bne.n	800adda <HAL_TIM_PWM_Start+0x72>
 800adc6:	687b      	ldr	r3, [r7, #4]
 800adc8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800adcc:	b2db      	uxtb	r3, r3
 800adce:	2b01      	cmp	r3, #1
 800add0:	bf14      	ite	ne
 800add2:	2301      	movne	r3, #1
 800add4:	2300      	moveq	r3, #0
 800add6:	b2db      	uxtb	r3, r3
 800add8:	e015      	b.n	800ae06 <HAL_TIM_PWM_Start+0x9e>
 800adda:	683b      	ldr	r3, [r7, #0]
 800addc:	2b10      	cmp	r3, #16
 800adde:	d109      	bne.n	800adf4 <HAL_TIM_PWM_Start+0x8c>
 800ade0:	687b      	ldr	r3, [r7, #4]
 800ade2:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800ade6:	b2db      	uxtb	r3, r3
 800ade8:	2b01      	cmp	r3, #1
 800adea:	bf14      	ite	ne
 800adec:	2301      	movne	r3, #1
 800adee:	2300      	moveq	r3, #0
 800adf0:	b2db      	uxtb	r3, r3
 800adf2:	e008      	b.n	800ae06 <HAL_TIM_PWM_Start+0x9e>
 800adf4:	687b      	ldr	r3, [r7, #4]
 800adf6:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800adfa:	b2db      	uxtb	r3, r3
 800adfc:	2b01      	cmp	r3, #1
 800adfe:	bf14      	ite	ne
 800ae00:	2301      	movne	r3, #1
 800ae02:	2300      	moveq	r3, #0
 800ae04:	b2db      	uxtb	r3, r3
 800ae06:	2b00      	cmp	r3, #0
 800ae08:	d001      	beq.n	800ae0e <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 800ae0a:	2301      	movs	r3, #1
 800ae0c:	e097      	b.n	800af3e <HAL_TIM_PWM_Start+0x1d6>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800ae0e:	683b      	ldr	r3, [r7, #0]
 800ae10:	2b00      	cmp	r3, #0
 800ae12:	d104      	bne.n	800ae1e <HAL_TIM_PWM_Start+0xb6>
 800ae14:	687b      	ldr	r3, [r7, #4]
 800ae16:	2202      	movs	r2, #2
 800ae18:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800ae1c:	e023      	b.n	800ae66 <HAL_TIM_PWM_Start+0xfe>
 800ae1e:	683b      	ldr	r3, [r7, #0]
 800ae20:	2b04      	cmp	r3, #4
 800ae22:	d104      	bne.n	800ae2e <HAL_TIM_PWM_Start+0xc6>
 800ae24:	687b      	ldr	r3, [r7, #4]
 800ae26:	2202      	movs	r2, #2
 800ae28:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800ae2c:	e01b      	b.n	800ae66 <HAL_TIM_PWM_Start+0xfe>
 800ae2e:	683b      	ldr	r3, [r7, #0]
 800ae30:	2b08      	cmp	r3, #8
 800ae32:	d104      	bne.n	800ae3e <HAL_TIM_PWM_Start+0xd6>
 800ae34:	687b      	ldr	r3, [r7, #4]
 800ae36:	2202      	movs	r2, #2
 800ae38:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800ae3c:	e013      	b.n	800ae66 <HAL_TIM_PWM_Start+0xfe>
 800ae3e:	683b      	ldr	r3, [r7, #0]
 800ae40:	2b0c      	cmp	r3, #12
 800ae42:	d104      	bne.n	800ae4e <HAL_TIM_PWM_Start+0xe6>
 800ae44:	687b      	ldr	r3, [r7, #4]
 800ae46:	2202      	movs	r2, #2
 800ae48:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800ae4c:	e00b      	b.n	800ae66 <HAL_TIM_PWM_Start+0xfe>
 800ae4e:	683b      	ldr	r3, [r7, #0]
 800ae50:	2b10      	cmp	r3, #16
 800ae52:	d104      	bne.n	800ae5e <HAL_TIM_PWM_Start+0xf6>
 800ae54:	687b      	ldr	r3, [r7, #4]
 800ae56:	2202      	movs	r2, #2
 800ae58:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800ae5c:	e003      	b.n	800ae66 <HAL_TIM_PWM_Start+0xfe>
 800ae5e:	687b      	ldr	r3, [r7, #4]
 800ae60:	2202      	movs	r2, #2
 800ae62:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800ae66:	687b      	ldr	r3, [r7, #4]
 800ae68:	681b      	ldr	r3, [r3, #0]
 800ae6a:	2201      	movs	r2, #1
 800ae6c:	6839      	ldr	r1, [r7, #0]
 800ae6e:	4618      	mov	r0, r3
 800ae70:	f000 ff40 	bl	800bcf4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800ae74:	687b      	ldr	r3, [r7, #4]
 800ae76:	681b      	ldr	r3, [r3, #0]
 800ae78:	4a33      	ldr	r2, [pc, #204]	; (800af48 <HAL_TIM_PWM_Start+0x1e0>)
 800ae7a:	4293      	cmp	r3, r2
 800ae7c:	d013      	beq.n	800aea6 <HAL_TIM_PWM_Start+0x13e>
 800ae7e:	687b      	ldr	r3, [r7, #4]
 800ae80:	681b      	ldr	r3, [r3, #0]
 800ae82:	4a32      	ldr	r2, [pc, #200]	; (800af4c <HAL_TIM_PWM_Start+0x1e4>)
 800ae84:	4293      	cmp	r3, r2
 800ae86:	d00e      	beq.n	800aea6 <HAL_TIM_PWM_Start+0x13e>
 800ae88:	687b      	ldr	r3, [r7, #4]
 800ae8a:	681b      	ldr	r3, [r3, #0]
 800ae8c:	4a30      	ldr	r2, [pc, #192]	; (800af50 <HAL_TIM_PWM_Start+0x1e8>)
 800ae8e:	4293      	cmp	r3, r2
 800ae90:	d009      	beq.n	800aea6 <HAL_TIM_PWM_Start+0x13e>
 800ae92:	687b      	ldr	r3, [r7, #4]
 800ae94:	681b      	ldr	r3, [r3, #0]
 800ae96:	4a2f      	ldr	r2, [pc, #188]	; (800af54 <HAL_TIM_PWM_Start+0x1ec>)
 800ae98:	4293      	cmp	r3, r2
 800ae9a:	d004      	beq.n	800aea6 <HAL_TIM_PWM_Start+0x13e>
 800ae9c:	687b      	ldr	r3, [r7, #4]
 800ae9e:	681b      	ldr	r3, [r3, #0]
 800aea0:	4a2d      	ldr	r2, [pc, #180]	; (800af58 <HAL_TIM_PWM_Start+0x1f0>)
 800aea2:	4293      	cmp	r3, r2
 800aea4:	d101      	bne.n	800aeaa <HAL_TIM_PWM_Start+0x142>
 800aea6:	2301      	movs	r3, #1
 800aea8:	e000      	b.n	800aeac <HAL_TIM_PWM_Start+0x144>
 800aeaa:	2300      	movs	r3, #0
 800aeac:	2b00      	cmp	r3, #0
 800aeae:	d007      	beq.n	800aec0 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800aeb0:	687b      	ldr	r3, [r7, #4]
 800aeb2:	681b      	ldr	r3, [r3, #0]
 800aeb4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800aeb6:	687b      	ldr	r3, [r7, #4]
 800aeb8:	681b      	ldr	r3, [r3, #0]
 800aeba:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800aebe:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800aec0:	687b      	ldr	r3, [r7, #4]
 800aec2:	681b      	ldr	r3, [r3, #0]
 800aec4:	4a20      	ldr	r2, [pc, #128]	; (800af48 <HAL_TIM_PWM_Start+0x1e0>)
 800aec6:	4293      	cmp	r3, r2
 800aec8:	d018      	beq.n	800aefc <HAL_TIM_PWM_Start+0x194>
 800aeca:	687b      	ldr	r3, [r7, #4]
 800aecc:	681b      	ldr	r3, [r3, #0]
 800aece:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800aed2:	d013      	beq.n	800aefc <HAL_TIM_PWM_Start+0x194>
 800aed4:	687b      	ldr	r3, [r7, #4]
 800aed6:	681b      	ldr	r3, [r3, #0]
 800aed8:	4a20      	ldr	r2, [pc, #128]	; (800af5c <HAL_TIM_PWM_Start+0x1f4>)
 800aeda:	4293      	cmp	r3, r2
 800aedc:	d00e      	beq.n	800aefc <HAL_TIM_PWM_Start+0x194>
 800aede:	687b      	ldr	r3, [r7, #4]
 800aee0:	681b      	ldr	r3, [r3, #0]
 800aee2:	4a1f      	ldr	r2, [pc, #124]	; (800af60 <HAL_TIM_PWM_Start+0x1f8>)
 800aee4:	4293      	cmp	r3, r2
 800aee6:	d009      	beq.n	800aefc <HAL_TIM_PWM_Start+0x194>
 800aee8:	687b      	ldr	r3, [r7, #4]
 800aeea:	681b      	ldr	r3, [r3, #0]
 800aeec:	4a17      	ldr	r2, [pc, #92]	; (800af4c <HAL_TIM_PWM_Start+0x1e4>)
 800aeee:	4293      	cmp	r3, r2
 800aef0:	d004      	beq.n	800aefc <HAL_TIM_PWM_Start+0x194>
 800aef2:	687b      	ldr	r3, [r7, #4]
 800aef4:	681b      	ldr	r3, [r3, #0]
 800aef6:	4a16      	ldr	r2, [pc, #88]	; (800af50 <HAL_TIM_PWM_Start+0x1e8>)
 800aef8:	4293      	cmp	r3, r2
 800aefa:	d115      	bne.n	800af28 <HAL_TIM_PWM_Start+0x1c0>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800aefc:	687b      	ldr	r3, [r7, #4]
 800aefe:	681b      	ldr	r3, [r3, #0]
 800af00:	689a      	ldr	r2, [r3, #8]
 800af02:	4b18      	ldr	r3, [pc, #96]	; (800af64 <HAL_TIM_PWM_Start+0x1fc>)
 800af04:	4013      	ands	r3, r2
 800af06:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800af08:	68fb      	ldr	r3, [r7, #12]
 800af0a:	2b06      	cmp	r3, #6
 800af0c:	d015      	beq.n	800af3a <HAL_TIM_PWM_Start+0x1d2>
 800af0e:	68fb      	ldr	r3, [r7, #12]
 800af10:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800af14:	d011      	beq.n	800af3a <HAL_TIM_PWM_Start+0x1d2>
    {
      __HAL_TIM_ENABLE(htim);
 800af16:	687b      	ldr	r3, [r7, #4]
 800af18:	681b      	ldr	r3, [r3, #0]
 800af1a:	681a      	ldr	r2, [r3, #0]
 800af1c:	687b      	ldr	r3, [r7, #4]
 800af1e:	681b      	ldr	r3, [r3, #0]
 800af20:	f042 0201 	orr.w	r2, r2, #1
 800af24:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800af26:	e008      	b.n	800af3a <HAL_TIM_PWM_Start+0x1d2>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800af28:	687b      	ldr	r3, [r7, #4]
 800af2a:	681b      	ldr	r3, [r3, #0]
 800af2c:	681a      	ldr	r2, [r3, #0]
 800af2e:	687b      	ldr	r3, [r7, #4]
 800af30:	681b      	ldr	r3, [r3, #0]
 800af32:	f042 0201 	orr.w	r2, r2, #1
 800af36:	601a      	str	r2, [r3, #0]
 800af38:	e000      	b.n	800af3c <HAL_TIM_PWM_Start+0x1d4>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800af3a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800af3c:	2300      	movs	r3, #0
}
 800af3e:	4618      	mov	r0, r3
 800af40:	3710      	adds	r7, #16
 800af42:	46bd      	mov	sp, r7
 800af44:	bd80      	pop	{r7, pc}
 800af46:	bf00      	nop
 800af48:	40012c00 	.word	0x40012c00
 800af4c:	40013400 	.word	0x40013400
 800af50:	40014000 	.word	0x40014000
 800af54:	40014400 	.word	0x40014400
 800af58:	40014800 	.word	0x40014800
 800af5c:	40000400 	.word	0x40000400
 800af60:	40000800 	.word	0x40000800
 800af64:	00010007 	.word	0x00010007

0800af68 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800af68:	b580      	push	{r7, lr}
 800af6a:	b082      	sub	sp, #8
 800af6c:	af00      	add	r7, sp, #0
 800af6e:	6078      	str	r0, [r7, #4]
 800af70:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800af72:	687b      	ldr	r3, [r7, #4]
 800af74:	681b      	ldr	r3, [r3, #0]
 800af76:	2200      	movs	r2, #0
 800af78:	6839      	ldr	r1, [r7, #0]
 800af7a:	4618      	mov	r0, r3
 800af7c:	f000 feba 	bl	800bcf4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800af80:	687b      	ldr	r3, [r7, #4]
 800af82:	681b      	ldr	r3, [r3, #0]
 800af84:	4a3e      	ldr	r2, [pc, #248]	; (800b080 <HAL_TIM_PWM_Stop+0x118>)
 800af86:	4293      	cmp	r3, r2
 800af88:	d013      	beq.n	800afb2 <HAL_TIM_PWM_Stop+0x4a>
 800af8a:	687b      	ldr	r3, [r7, #4]
 800af8c:	681b      	ldr	r3, [r3, #0]
 800af8e:	4a3d      	ldr	r2, [pc, #244]	; (800b084 <HAL_TIM_PWM_Stop+0x11c>)
 800af90:	4293      	cmp	r3, r2
 800af92:	d00e      	beq.n	800afb2 <HAL_TIM_PWM_Stop+0x4a>
 800af94:	687b      	ldr	r3, [r7, #4]
 800af96:	681b      	ldr	r3, [r3, #0]
 800af98:	4a3b      	ldr	r2, [pc, #236]	; (800b088 <HAL_TIM_PWM_Stop+0x120>)
 800af9a:	4293      	cmp	r3, r2
 800af9c:	d009      	beq.n	800afb2 <HAL_TIM_PWM_Stop+0x4a>
 800af9e:	687b      	ldr	r3, [r7, #4]
 800afa0:	681b      	ldr	r3, [r3, #0]
 800afa2:	4a3a      	ldr	r2, [pc, #232]	; (800b08c <HAL_TIM_PWM_Stop+0x124>)
 800afa4:	4293      	cmp	r3, r2
 800afa6:	d004      	beq.n	800afb2 <HAL_TIM_PWM_Stop+0x4a>
 800afa8:	687b      	ldr	r3, [r7, #4]
 800afaa:	681b      	ldr	r3, [r3, #0]
 800afac:	4a38      	ldr	r2, [pc, #224]	; (800b090 <HAL_TIM_PWM_Stop+0x128>)
 800afae:	4293      	cmp	r3, r2
 800afb0:	d101      	bne.n	800afb6 <HAL_TIM_PWM_Stop+0x4e>
 800afb2:	2301      	movs	r3, #1
 800afb4:	e000      	b.n	800afb8 <HAL_TIM_PWM_Stop+0x50>
 800afb6:	2300      	movs	r3, #0
 800afb8:	2b00      	cmp	r3, #0
 800afba:	d017      	beq.n	800afec <HAL_TIM_PWM_Stop+0x84>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 800afbc:	687b      	ldr	r3, [r7, #4]
 800afbe:	681b      	ldr	r3, [r3, #0]
 800afc0:	6a1a      	ldr	r2, [r3, #32]
 800afc2:	f241 1311 	movw	r3, #4369	; 0x1111
 800afc6:	4013      	ands	r3, r2
 800afc8:	2b00      	cmp	r3, #0
 800afca:	d10f      	bne.n	800afec <HAL_TIM_PWM_Stop+0x84>
 800afcc:	687b      	ldr	r3, [r7, #4]
 800afce:	681b      	ldr	r3, [r3, #0]
 800afd0:	6a1a      	ldr	r2, [r3, #32]
 800afd2:	f244 4344 	movw	r3, #17476	; 0x4444
 800afd6:	4013      	ands	r3, r2
 800afd8:	2b00      	cmp	r3, #0
 800afda:	d107      	bne.n	800afec <HAL_TIM_PWM_Stop+0x84>
 800afdc:	687b      	ldr	r3, [r7, #4]
 800afde:	681b      	ldr	r3, [r3, #0]
 800afe0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800afe2:	687b      	ldr	r3, [r7, #4]
 800afe4:	681b      	ldr	r3, [r3, #0]
 800afe6:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800afea:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800afec:	687b      	ldr	r3, [r7, #4]
 800afee:	681b      	ldr	r3, [r3, #0]
 800aff0:	6a1a      	ldr	r2, [r3, #32]
 800aff2:	f241 1311 	movw	r3, #4369	; 0x1111
 800aff6:	4013      	ands	r3, r2
 800aff8:	2b00      	cmp	r3, #0
 800affa:	d10f      	bne.n	800b01c <HAL_TIM_PWM_Stop+0xb4>
 800affc:	687b      	ldr	r3, [r7, #4]
 800affe:	681b      	ldr	r3, [r3, #0]
 800b000:	6a1a      	ldr	r2, [r3, #32]
 800b002:	f244 4344 	movw	r3, #17476	; 0x4444
 800b006:	4013      	ands	r3, r2
 800b008:	2b00      	cmp	r3, #0
 800b00a:	d107      	bne.n	800b01c <HAL_TIM_PWM_Stop+0xb4>
 800b00c:	687b      	ldr	r3, [r7, #4]
 800b00e:	681b      	ldr	r3, [r3, #0]
 800b010:	681a      	ldr	r2, [r3, #0]
 800b012:	687b      	ldr	r3, [r7, #4]
 800b014:	681b      	ldr	r3, [r3, #0]
 800b016:	f022 0201 	bic.w	r2, r2, #1
 800b01a:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800b01c:	683b      	ldr	r3, [r7, #0]
 800b01e:	2b00      	cmp	r3, #0
 800b020:	d104      	bne.n	800b02c <HAL_TIM_PWM_Stop+0xc4>
 800b022:	687b      	ldr	r3, [r7, #4]
 800b024:	2201      	movs	r2, #1
 800b026:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800b02a:	e023      	b.n	800b074 <HAL_TIM_PWM_Stop+0x10c>
 800b02c:	683b      	ldr	r3, [r7, #0]
 800b02e:	2b04      	cmp	r3, #4
 800b030:	d104      	bne.n	800b03c <HAL_TIM_PWM_Stop+0xd4>
 800b032:	687b      	ldr	r3, [r7, #4]
 800b034:	2201      	movs	r2, #1
 800b036:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800b03a:	e01b      	b.n	800b074 <HAL_TIM_PWM_Stop+0x10c>
 800b03c:	683b      	ldr	r3, [r7, #0]
 800b03e:	2b08      	cmp	r3, #8
 800b040:	d104      	bne.n	800b04c <HAL_TIM_PWM_Stop+0xe4>
 800b042:	687b      	ldr	r3, [r7, #4]
 800b044:	2201      	movs	r2, #1
 800b046:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800b04a:	e013      	b.n	800b074 <HAL_TIM_PWM_Stop+0x10c>
 800b04c:	683b      	ldr	r3, [r7, #0]
 800b04e:	2b0c      	cmp	r3, #12
 800b050:	d104      	bne.n	800b05c <HAL_TIM_PWM_Stop+0xf4>
 800b052:	687b      	ldr	r3, [r7, #4]
 800b054:	2201      	movs	r2, #1
 800b056:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800b05a:	e00b      	b.n	800b074 <HAL_TIM_PWM_Stop+0x10c>
 800b05c:	683b      	ldr	r3, [r7, #0]
 800b05e:	2b10      	cmp	r3, #16
 800b060:	d104      	bne.n	800b06c <HAL_TIM_PWM_Stop+0x104>
 800b062:	687b      	ldr	r3, [r7, #4]
 800b064:	2201      	movs	r2, #1
 800b066:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800b06a:	e003      	b.n	800b074 <HAL_TIM_PWM_Stop+0x10c>
 800b06c:	687b      	ldr	r3, [r7, #4]
 800b06e:	2201      	movs	r2, #1
 800b070:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Return function status */
  return HAL_OK;
 800b074:	2300      	movs	r3, #0
}
 800b076:	4618      	mov	r0, r3
 800b078:	3708      	adds	r7, #8
 800b07a:	46bd      	mov	sp, r7
 800b07c:	bd80      	pop	{r7, pc}
 800b07e:	bf00      	nop
 800b080:	40012c00 	.word	0x40012c00
 800b084:	40013400 	.word	0x40013400
 800b088:	40014000 	.word	0x40014000
 800b08c:	40014400 	.word	0x40014400
 800b090:	40014800 	.word	0x40014800

0800b094 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800b094:	b580      	push	{r7, lr}
 800b096:	b086      	sub	sp, #24
 800b098:	af00      	add	r7, sp, #0
 800b09a:	60f8      	str	r0, [r7, #12]
 800b09c:	60b9      	str	r1, [r7, #8]
 800b09e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800b0a0:	2300      	movs	r3, #0
 800b0a2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800b0a4:	68fb      	ldr	r3, [r7, #12]
 800b0a6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800b0aa:	2b01      	cmp	r3, #1
 800b0ac:	d101      	bne.n	800b0b2 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800b0ae:	2302      	movs	r3, #2
 800b0b0:	e0ff      	b.n	800b2b2 <HAL_TIM_PWM_ConfigChannel+0x21e>
 800b0b2:	68fb      	ldr	r3, [r7, #12]
 800b0b4:	2201      	movs	r2, #1
 800b0b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800b0ba:	687b      	ldr	r3, [r7, #4]
 800b0bc:	2b14      	cmp	r3, #20
 800b0be:	f200 80f0 	bhi.w	800b2a2 <HAL_TIM_PWM_ConfigChannel+0x20e>
 800b0c2:	a201      	add	r2, pc, #4	; (adr r2, 800b0c8 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800b0c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b0c8:	0800b11d 	.word	0x0800b11d
 800b0cc:	0800b2a3 	.word	0x0800b2a3
 800b0d0:	0800b2a3 	.word	0x0800b2a3
 800b0d4:	0800b2a3 	.word	0x0800b2a3
 800b0d8:	0800b15d 	.word	0x0800b15d
 800b0dc:	0800b2a3 	.word	0x0800b2a3
 800b0e0:	0800b2a3 	.word	0x0800b2a3
 800b0e4:	0800b2a3 	.word	0x0800b2a3
 800b0e8:	0800b19f 	.word	0x0800b19f
 800b0ec:	0800b2a3 	.word	0x0800b2a3
 800b0f0:	0800b2a3 	.word	0x0800b2a3
 800b0f4:	0800b2a3 	.word	0x0800b2a3
 800b0f8:	0800b1df 	.word	0x0800b1df
 800b0fc:	0800b2a3 	.word	0x0800b2a3
 800b100:	0800b2a3 	.word	0x0800b2a3
 800b104:	0800b2a3 	.word	0x0800b2a3
 800b108:	0800b221 	.word	0x0800b221
 800b10c:	0800b2a3 	.word	0x0800b2a3
 800b110:	0800b2a3 	.word	0x0800b2a3
 800b114:	0800b2a3 	.word	0x0800b2a3
 800b118:	0800b261 	.word	0x0800b261
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800b11c:	68fb      	ldr	r3, [r7, #12]
 800b11e:	681b      	ldr	r3, [r3, #0]
 800b120:	68b9      	ldr	r1, [r7, #8]
 800b122:	4618      	mov	r0, r3
 800b124:	f000 fa54 	bl	800b5d0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800b128:	68fb      	ldr	r3, [r7, #12]
 800b12a:	681b      	ldr	r3, [r3, #0]
 800b12c:	699a      	ldr	r2, [r3, #24]
 800b12e:	68fb      	ldr	r3, [r7, #12]
 800b130:	681b      	ldr	r3, [r3, #0]
 800b132:	f042 0208 	orr.w	r2, r2, #8
 800b136:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800b138:	68fb      	ldr	r3, [r7, #12]
 800b13a:	681b      	ldr	r3, [r3, #0]
 800b13c:	699a      	ldr	r2, [r3, #24]
 800b13e:	68fb      	ldr	r3, [r7, #12]
 800b140:	681b      	ldr	r3, [r3, #0]
 800b142:	f022 0204 	bic.w	r2, r2, #4
 800b146:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800b148:	68fb      	ldr	r3, [r7, #12]
 800b14a:	681b      	ldr	r3, [r3, #0]
 800b14c:	6999      	ldr	r1, [r3, #24]
 800b14e:	68bb      	ldr	r3, [r7, #8]
 800b150:	691a      	ldr	r2, [r3, #16]
 800b152:	68fb      	ldr	r3, [r7, #12]
 800b154:	681b      	ldr	r3, [r3, #0]
 800b156:	430a      	orrs	r2, r1
 800b158:	619a      	str	r2, [r3, #24]
      break;
 800b15a:	e0a5      	b.n	800b2a8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800b15c:	68fb      	ldr	r3, [r7, #12]
 800b15e:	681b      	ldr	r3, [r3, #0]
 800b160:	68b9      	ldr	r1, [r7, #8]
 800b162:	4618      	mov	r0, r3
 800b164:	f000 fac4 	bl	800b6f0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800b168:	68fb      	ldr	r3, [r7, #12]
 800b16a:	681b      	ldr	r3, [r3, #0]
 800b16c:	699a      	ldr	r2, [r3, #24]
 800b16e:	68fb      	ldr	r3, [r7, #12]
 800b170:	681b      	ldr	r3, [r3, #0]
 800b172:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800b176:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800b178:	68fb      	ldr	r3, [r7, #12]
 800b17a:	681b      	ldr	r3, [r3, #0]
 800b17c:	699a      	ldr	r2, [r3, #24]
 800b17e:	68fb      	ldr	r3, [r7, #12]
 800b180:	681b      	ldr	r3, [r3, #0]
 800b182:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800b186:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800b188:	68fb      	ldr	r3, [r7, #12]
 800b18a:	681b      	ldr	r3, [r3, #0]
 800b18c:	6999      	ldr	r1, [r3, #24]
 800b18e:	68bb      	ldr	r3, [r7, #8]
 800b190:	691b      	ldr	r3, [r3, #16]
 800b192:	021a      	lsls	r2, r3, #8
 800b194:	68fb      	ldr	r3, [r7, #12]
 800b196:	681b      	ldr	r3, [r3, #0]
 800b198:	430a      	orrs	r2, r1
 800b19a:	619a      	str	r2, [r3, #24]
      break;
 800b19c:	e084      	b.n	800b2a8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800b19e:	68fb      	ldr	r3, [r7, #12]
 800b1a0:	681b      	ldr	r3, [r3, #0]
 800b1a2:	68b9      	ldr	r1, [r7, #8]
 800b1a4:	4618      	mov	r0, r3
 800b1a6:	f000 fb2d 	bl	800b804 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800b1aa:	68fb      	ldr	r3, [r7, #12]
 800b1ac:	681b      	ldr	r3, [r3, #0]
 800b1ae:	69da      	ldr	r2, [r3, #28]
 800b1b0:	68fb      	ldr	r3, [r7, #12]
 800b1b2:	681b      	ldr	r3, [r3, #0]
 800b1b4:	f042 0208 	orr.w	r2, r2, #8
 800b1b8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800b1ba:	68fb      	ldr	r3, [r7, #12]
 800b1bc:	681b      	ldr	r3, [r3, #0]
 800b1be:	69da      	ldr	r2, [r3, #28]
 800b1c0:	68fb      	ldr	r3, [r7, #12]
 800b1c2:	681b      	ldr	r3, [r3, #0]
 800b1c4:	f022 0204 	bic.w	r2, r2, #4
 800b1c8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800b1ca:	68fb      	ldr	r3, [r7, #12]
 800b1cc:	681b      	ldr	r3, [r3, #0]
 800b1ce:	69d9      	ldr	r1, [r3, #28]
 800b1d0:	68bb      	ldr	r3, [r7, #8]
 800b1d2:	691a      	ldr	r2, [r3, #16]
 800b1d4:	68fb      	ldr	r3, [r7, #12]
 800b1d6:	681b      	ldr	r3, [r3, #0]
 800b1d8:	430a      	orrs	r2, r1
 800b1da:	61da      	str	r2, [r3, #28]
      break;
 800b1dc:	e064      	b.n	800b2a8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800b1de:	68fb      	ldr	r3, [r7, #12]
 800b1e0:	681b      	ldr	r3, [r3, #0]
 800b1e2:	68b9      	ldr	r1, [r7, #8]
 800b1e4:	4618      	mov	r0, r3
 800b1e6:	f000 fb95 	bl	800b914 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800b1ea:	68fb      	ldr	r3, [r7, #12]
 800b1ec:	681b      	ldr	r3, [r3, #0]
 800b1ee:	69da      	ldr	r2, [r3, #28]
 800b1f0:	68fb      	ldr	r3, [r7, #12]
 800b1f2:	681b      	ldr	r3, [r3, #0]
 800b1f4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800b1f8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800b1fa:	68fb      	ldr	r3, [r7, #12]
 800b1fc:	681b      	ldr	r3, [r3, #0]
 800b1fe:	69da      	ldr	r2, [r3, #28]
 800b200:	68fb      	ldr	r3, [r7, #12]
 800b202:	681b      	ldr	r3, [r3, #0]
 800b204:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800b208:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800b20a:	68fb      	ldr	r3, [r7, #12]
 800b20c:	681b      	ldr	r3, [r3, #0]
 800b20e:	69d9      	ldr	r1, [r3, #28]
 800b210:	68bb      	ldr	r3, [r7, #8]
 800b212:	691b      	ldr	r3, [r3, #16]
 800b214:	021a      	lsls	r2, r3, #8
 800b216:	68fb      	ldr	r3, [r7, #12]
 800b218:	681b      	ldr	r3, [r3, #0]
 800b21a:	430a      	orrs	r2, r1
 800b21c:	61da      	str	r2, [r3, #28]
      break;
 800b21e:	e043      	b.n	800b2a8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800b220:	68fb      	ldr	r3, [r7, #12]
 800b222:	681b      	ldr	r3, [r3, #0]
 800b224:	68b9      	ldr	r1, [r7, #8]
 800b226:	4618      	mov	r0, r3
 800b228:	f000 fbfe 	bl	800ba28 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800b22c:	68fb      	ldr	r3, [r7, #12]
 800b22e:	681b      	ldr	r3, [r3, #0]
 800b230:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800b232:	68fb      	ldr	r3, [r7, #12]
 800b234:	681b      	ldr	r3, [r3, #0]
 800b236:	f042 0208 	orr.w	r2, r2, #8
 800b23a:	651a      	str	r2, [r3, #80]	; 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800b23c:	68fb      	ldr	r3, [r7, #12]
 800b23e:	681b      	ldr	r3, [r3, #0]
 800b240:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800b242:	68fb      	ldr	r3, [r7, #12]
 800b244:	681b      	ldr	r3, [r3, #0]
 800b246:	f022 0204 	bic.w	r2, r2, #4
 800b24a:	651a      	str	r2, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800b24c:	68fb      	ldr	r3, [r7, #12]
 800b24e:	681b      	ldr	r3, [r3, #0]
 800b250:	6d19      	ldr	r1, [r3, #80]	; 0x50
 800b252:	68bb      	ldr	r3, [r7, #8]
 800b254:	691a      	ldr	r2, [r3, #16]
 800b256:	68fb      	ldr	r3, [r7, #12]
 800b258:	681b      	ldr	r3, [r3, #0]
 800b25a:	430a      	orrs	r2, r1
 800b25c:	651a      	str	r2, [r3, #80]	; 0x50
      break;
 800b25e:	e023      	b.n	800b2a8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800b260:	68fb      	ldr	r3, [r7, #12]
 800b262:	681b      	ldr	r3, [r3, #0]
 800b264:	68b9      	ldr	r1, [r7, #8]
 800b266:	4618      	mov	r0, r3
 800b268:	f000 fc42 	bl	800baf0 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800b26c:	68fb      	ldr	r3, [r7, #12]
 800b26e:	681b      	ldr	r3, [r3, #0]
 800b270:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800b272:	68fb      	ldr	r3, [r7, #12]
 800b274:	681b      	ldr	r3, [r3, #0]
 800b276:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800b27a:	651a      	str	r2, [r3, #80]	; 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800b27c:	68fb      	ldr	r3, [r7, #12]
 800b27e:	681b      	ldr	r3, [r3, #0]
 800b280:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800b282:	68fb      	ldr	r3, [r7, #12]
 800b284:	681b      	ldr	r3, [r3, #0]
 800b286:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800b28a:	651a      	str	r2, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800b28c:	68fb      	ldr	r3, [r7, #12]
 800b28e:	681b      	ldr	r3, [r3, #0]
 800b290:	6d19      	ldr	r1, [r3, #80]	; 0x50
 800b292:	68bb      	ldr	r3, [r7, #8]
 800b294:	691b      	ldr	r3, [r3, #16]
 800b296:	021a      	lsls	r2, r3, #8
 800b298:	68fb      	ldr	r3, [r7, #12]
 800b29a:	681b      	ldr	r3, [r3, #0]
 800b29c:	430a      	orrs	r2, r1
 800b29e:	651a      	str	r2, [r3, #80]	; 0x50
      break;
 800b2a0:	e002      	b.n	800b2a8 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800b2a2:	2301      	movs	r3, #1
 800b2a4:	75fb      	strb	r3, [r7, #23]
      break;
 800b2a6:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800b2a8:	68fb      	ldr	r3, [r7, #12]
 800b2aa:	2200      	movs	r2, #0
 800b2ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800b2b0:	7dfb      	ldrb	r3, [r7, #23]
}
 800b2b2:	4618      	mov	r0, r3
 800b2b4:	3718      	adds	r7, #24
 800b2b6:	46bd      	mov	sp, r7
 800b2b8:	bd80      	pop	{r7, pc}
 800b2ba:	bf00      	nop

0800b2bc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800b2bc:	b580      	push	{r7, lr}
 800b2be:	b084      	sub	sp, #16
 800b2c0:	af00      	add	r7, sp, #0
 800b2c2:	6078      	str	r0, [r7, #4]
 800b2c4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800b2c6:	2300      	movs	r3, #0
 800b2c8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800b2ca:	687b      	ldr	r3, [r7, #4]
 800b2cc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800b2d0:	2b01      	cmp	r3, #1
 800b2d2:	d101      	bne.n	800b2d8 <HAL_TIM_ConfigClockSource+0x1c>
 800b2d4:	2302      	movs	r3, #2
 800b2d6:	e0de      	b.n	800b496 <HAL_TIM_ConfigClockSource+0x1da>
 800b2d8:	687b      	ldr	r3, [r7, #4]
 800b2da:	2201      	movs	r2, #1
 800b2dc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800b2e0:	687b      	ldr	r3, [r7, #4]
 800b2e2:	2202      	movs	r2, #2
 800b2e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800b2e8:	687b      	ldr	r3, [r7, #4]
 800b2ea:	681b      	ldr	r3, [r3, #0]
 800b2ec:	689b      	ldr	r3, [r3, #8]
 800b2ee:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800b2f0:	68bb      	ldr	r3, [r7, #8]
 800b2f2:	f423 1344 	bic.w	r3, r3, #3211264	; 0x310000
 800b2f6:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800b2fa:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800b2fc:	68bb      	ldr	r3, [r7, #8]
 800b2fe:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800b302:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800b304:	687b      	ldr	r3, [r7, #4]
 800b306:	681b      	ldr	r3, [r3, #0]
 800b308:	68ba      	ldr	r2, [r7, #8]
 800b30a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800b30c:	683b      	ldr	r3, [r7, #0]
 800b30e:	681b      	ldr	r3, [r3, #0]
 800b310:	4a63      	ldr	r2, [pc, #396]	; (800b4a0 <HAL_TIM_ConfigClockSource+0x1e4>)
 800b312:	4293      	cmp	r3, r2
 800b314:	f000 80a9 	beq.w	800b46a <HAL_TIM_ConfigClockSource+0x1ae>
 800b318:	4a61      	ldr	r2, [pc, #388]	; (800b4a0 <HAL_TIM_ConfigClockSource+0x1e4>)
 800b31a:	4293      	cmp	r3, r2
 800b31c:	f200 80ae 	bhi.w	800b47c <HAL_TIM_ConfigClockSource+0x1c0>
 800b320:	4a60      	ldr	r2, [pc, #384]	; (800b4a4 <HAL_TIM_ConfigClockSource+0x1e8>)
 800b322:	4293      	cmp	r3, r2
 800b324:	f000 80a1 	beq.w	800b46a <HAL_TIM_ConfigClockSource+0x1ae>
 800b328:	4a5e      	ldr	r2, [pc, #376]	; (800b4a4 <HAL_TIM_ConfigClockSource+0x1e8>)
 800b32a:	4293      	cmp	r3, r2
 800b32c:	f200 80a6 	bhi.w	800b47c <HAL_TIM_ConfigClockSource+0x1c0>
 800b330:	4a5d      	ldr	r2, [pc, #372]	; (800b4a8 <HAL_TIM_ConfigClockSource+0x1ec>)
 800b332:	4293      	cmp	r3, r2
 800b334:	f000 8099 	beq.w	800b46a <HAL_TIM_ConfigClockSource+0x1ae>
 800b338:	4a5b      	ldr	r2, [pc, #364]	; (800b4a8 <HAL_TIM_ConfigClockSource+0x1ec>)
 800b33a:	4293      	cmp	r3, r2
 800b33c:	f200 809e 	bhi.w	800b47c <HAL_TIM_ConfigClockSource+0x1c0>
 800b340:	4a5a      	ldr	r2, [pc, #360]	; (800b4ac <HAL_TIM_ConfigClockSource+0x1f0>)
 800b342:	4293      	cmp	r3, r2
 800b344:	f000 8091 	beq.w	800b46a <HAL_TIM_ConfigClockSource+0x1ae>
 800b348:	4a58      	ldr	r2, [pc, #352]	; (800b4ac <HAL_TIM_ConfigClockSource+0x1f0>)
 800b34a:	4293      	cmp	r3, r2
 800b34c:	f200 8096 	bhi.w	800b47c <HAL_TIM_ConfigClockSource+0x1c0>
 800b350:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 800b354:	f000 8089 	beq.w	800b46a <HAL_TIM_ConfigClockSource+0x1ae>
 800b358:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 800b35c:	f200 808e 	bhi.w	800b47c <HAL_TIM_ConfigClockSource+0x1c0>
 800b360:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800b364:	d03e      	beq.n	800b3e4 <HAL_TIM_ConfigClockSource+0x128>
 800b366:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800b36a:	f200 8087 	bhi.w	800b47c <HAL_TIM_ConfigClockSource+0x1c0>
 800b36e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b372:	f000 8086 	beq.w	800b482 <HAL_TIM_ConfigClockSource+0x1c6>
 800b376:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b37a:	d87f      	bhi.n	800b47c <HAL_TIM_ConfigClockSource+0x1c0>
 800b37c:	2b70      	cmp	r3, #112	; 0x70
 800b37e:	d01a      	beq.n	800b3b6 <HAL_TIM_ConfigClockSource+0xfa>
 800b380:	2b70      	cmp	r3, #112	; 0x70
 800b382:	d87b      	bhi.n	800b47c <HAL_TIM_ConfigClockSource+0x1c0>
 800b384:	2b60      	cmp	r3, #96	; 0x60
 800b386:	d050      	beq.n	800b42a <HAL_TIM_ConfigClockSource+0x16e>
 800b388:	2b60      	cmp	r3, #96	; 0x60
 800b38a:	d877      	bhi.n	800b47c <HAL_TIM_ConfigClockSource+0x1c0>
 800b38c:	2b50      	cmp	r3, #80	; 0x50
 800b38e:	d03c      	beq.n	800b40a <HAL_TIM_ConfigClockSource+0x14e>
 800b390:	2b50      	cmp	r3, #80	; 0x50
 800b392:	d873      	bhi.n	800b47c <HAL_TIM_ConfigClockSource+0x1c0>
 800b394:	2b40      	cmp	r3, #64	; 0x40
 800b396:	d058      	beq.n	800b44a <HAL_TIM_ConfigClockSource+0x18e>
 800b398:	2b40      	cmp	r3, #64	; 0x40
 800b39a:	d86f      	bhi.n	800b47c <HAL_TIM_ConfigClockSource+0x1c0>
 800b39c:	2b30      	cmp	r3, #48	; 0x30
 800b39e:	d064      	beq.n	800b46a <HAL_TIM_ConfigClockSource+0x1ae>
 800b3a0:	2b30      	cmp	r3, #48	; 0x30
 800b3a2:	d86b      	bhi.n	800b47c <HAL_TIM_ConfigClockSource+0x1c0>
 800b3a4:	2b20      	cmp	r3, #32
 800b3a6:	d060      	beq.n	800b46a <HAL_TIM_ConfigClockSource+0x1ae>
 800b3a8:	2b20      	cmp	r3, #32
 800b3aa:	d867      	bhi.n	800b47c <HAL_TIM_ConfigClockSource+0x1c0>
 800b3ac:	2b00      	cmp	r3, #0
 800b3ae:	d05c      	beq.n	800b46a <HAL_TIM_ConfigClockSource+0x1ae>
 800b3b0:	2b10      	cmp	r3, #16
 800b3b2:	d05a      	beq.n	800b46a <HAL_TIM_ConfigClockSource+0x1ae>
 800b3b4:	e062      	b.n	800b47c <HAL_TIM_ConfigClockSource+0x1c0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800b3b6:	687b      	ldr	r3, [r7, #4]
 800b3b8:	6818      	ldr	r0, [r3, #0]
 800b3ba:	683b      	ldr	r3, [r7, #0]
 800b3bc:	6899      	ldr	r1, [r3, #8]
 800b3be:	683b      	ldr	r3, [r7, #0]
 800b3c0:	685a      	ldr	r2, [r3, #4]
 800b3c2:	683b      	ldr	r3, [r7, #0]
 800b3c4:	68db      	ldr	r3, [r3, #12]
 800b3c6:	f000 fc75 	bl	800bcb4 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800b3ca:	687b      	ldr	r3, [r7, #4]
 800b3cc:	681b      	ldr	r3, [r3, #0]
 800b3ce:	689b      	ldr	r3, [r3, #8]
 800b3d0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800b3d2:	68bb      	ldr	r3, [r7, #8]
 800b3d4:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800b3d8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800b3da:	687b      	ldr	r3, [r7, #4]
 800b3dc:	681b      	ldr	r3, [r3, #0]
 800b3de:	68ba      	ldr	r2, [r7, #8]
 800b3e0:	609a      	str	r2, [r3, #8]
      break;
 800b3e2:	e04f      	b.n	800b484 <HAL_TIM_ConfigClockSource+0x1c8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800b3e4:	687b      	ldr	r3, [r7, #4]
 800b3e6:	6818      	ldr	r0, [r3, #0]
 800b3e8:	683b      	ldr	r3, [r7, #0]
 800b3ea:	6899      	ldr	r1, [r3, #8]
 800b3ec:	683b      	ldr	r3, [r7, #0]
 800b3ee:	685a      	ldr	r2, [r3, #4]
 800b3f0:	683b      	ldr	r3, [r7, #0]
 800b3f2:	68db      	ldr	r3, [r3, #12]
 800b3f4:	f000 fc5e 	bl	800bcb4 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800b3f8:	687b      	ldr	r3, [r7, #4]
 800b3fa:	681b      	ldr	r3, [r3, #0]
 800b3fc:	689a      	ldr	r2, [r3, #8]
 800b3fe:	687b      	ldr	r3, [r7, #4]
 800b400:	681b      	ldr	r3, [r3, #0]
 800b402:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800b406:	609a      	str	r2, [r3, #8]
      break;
 800b408:	e03c      	b.n	800b484 <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800b40a:	687b      	ldr	r3, [r7, #4]
 800b40c:	6818      	ldr	r0, [r3, #0]
 800b40e:	683b      	ldr	r3, [r7, #0]
 800b410:	6859      	ldr	r1, [r3, #4]
 800b412:	683b      	ldr	r3, [r7, #0]
 800b414:	68db      	ldr	r3, [r3, #12]
 800b416:	461a      	mov	r2, r3
 800b418:	f000 fbd0 	bl	800bbbc <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800b41c:	687b      	ldr	r3, [r7, #4]
 800b41e:	681b      	ldr	r3, [r3, #0]
 800b420:	2150      	movs	r1, #80	; 0x50
 800b422:	4618      	mov	r0, r3
 800b424:	f000 fc29 	bl	800bc7a <TIM_ITRx_SetConfig>
      break;
 800b428:	e02c      	b.n	800b484 <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800b42a:	687b      	ldr	r3, [r7, #4]
 800b42c:	6818      	ldr	r0, [r3, #0]
 800b42e:	683b      	ldr	r3, [r7, #0]
 800b430:	6859      	ldr	r1, [r3, #4]
 800b432:	683b      	ldr	r3, [r7, #0]
 800b434:	68db      	ldr	r3, [r3, #12]
 800b436:	461a      	mov	r2, r3
 800b438:	f000 fbef 	bl	800bc1a <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800b43c:	687b      	ldr	r3, [r7, #4]
 800b43e:	681b      	ldr	r3, [r3, #0]
 800b440:	2160      	movs	r1, #96	; 0x60
 800b442:	4618      	mov	r0, r3
 800b444:	f000 fc19 	bl	800bc7a <TIM_ITRx_SetConfig>
      break;
 800b448:	e01c      	b.n	800b484 <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800b44a:	687b      	ldr	r3, [r7, #4]
 800b44c:	6818      	ldr	r0, [r3, #0]
 800b44e:	683b      	ldr	r3, [r7, #0]
 800b450:	6859      	ldr	r1, [r3, #4]
 800b452:	683b      	ldr	r3, [r7, #0]
 800b454:	68db      	ldr	r3, [r3, #12]
 800b456:	461a      	mov	r2, r3
 800b458:	f000 fbb0 	bl	800bbbc <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800b45c:	687b      	ldr	r3, [r7, #4]
 800b45e:	681b      	ldr	r3, [r3, #0]
 800b460:	2140      	movs	r1, #64	; 0x40
 800b462:	4618      	mov	r0, r3
 800b464:	f000 fc09 	bl	800bc7a <TIM_ITRx_SetConfig>
      break;
 800b468:	e00c      	b.n	800b484 <HAL_TIM_ConfigClockSource+0x1c8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800b46a:	687b      	ldr	r3, [r7, #4]
 800b46c:	681a      	ldr	r2, [r3, #0]
 800b46e:	683b      	ldr	r3, [r7, #0]
 800b470:	681b      	ldr	r3, [r3, #0]
 800b472:	4619      	mov	r1, r3
 800b474:	4610      	mov	r0, r2
 800b476:	f000 fc00 	bl	800bc7a <TIM_ITRx_SetConfig>
      break;
 800b47a:	e003      	b.n	800b484 <HAL_TIM_ConfigClockSource+0x1c8>
    }

    default:
      status = HAL_ERROR;
 800b47c:	2301      	movs	r3, #1
 800b47e:	73fb      	strb	r3, [r7, #15]
      break;
 800b480:	e000      	b.n	800b484 <HAL_TIM_ConfigClockSource+0x1c8>
      break;
 800b482:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800b484:	687b      	ldr	r3, [r7, #4]
 800b486:	2201      	movs	r2, #1
 800b488:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800b48c:	687b      	ldr	r3, [r7, #4]
 800b48e:	2200      	movs	r2, #0
 800b490:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800b494:	7bfb      	ldrb	r3, [r7, #15]
}
 800b496:	4618      	mov	r0, r3
 800b498:	3710      	adds	r7, #16
 800b49a:	46bd      	mov	sp, r7
 800b49c:	bd80      	pop	{r7, pc}
 800b49e:	bf00      	nop
 800b4a0:	00100070 	.word	0x00100070
 800b4a4:	00100040 	.word	0x00100040
 800b4a8:	00100030 	.word	0x00100030
 800b4ac:	00100020 	.word	0x00100020

0800b4b0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800b4b0:	b480      	push	{r7}
 800b4b2:	b085      	sub	sp, #20
 800b4b4:	af00      	add	r7, sp, #0
 800b4b6:	6078      	str	r0, [r7, #4]
 800b4b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800b4ba:	687b      	ldr	r3, [r7, #4]
 800b4bc:	681b      	ldr	r3, [r3, #0]
 800b4be:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800b4c0:	687b      	ldr	r3, [r7, #4]
 800b4c2:	4a3c      	ldr	r2, [pc, #240]	; (800b5b4 <TIM_Base_SetConfig+0x104>)
 800b4c4:	4293      	cmp	r3, r2
 800b4c6:	d00f      	beq.n	800b4e8 <TIM_Base_SetConfig+0x38>
 800b4c8:	687b      	ldr	r3, [r7, #4]
 800b4ca:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b4ce:	d00b      	beq.n	800b4e8 <TIM_Base_SetConfig+0x38>
 800b4d0:	687b      	ldr	r3, [r7, #4]
 800b4d2:	4a39      	ldr	r2, [pc, #228]	; (800b5b8 <TIM_Base_SetConfig+0x108>)
 800b4d4:	4293      	cmp	r3, r2
 800b4d6:	d007      	beq.n	800b4e8 <TIM_Base_SetConfig+0x38>
 800b4d8:	687b      	ldr	r3, [r7, #4]
 800b4da:	4a38      	ldr	r2, [pc, #224]	; (800b5bc <TIM_Base_SetConfig+0x10c>)
 800b4dc:	4293      	cmp	r3, r2
 800b4de:	d003      	beq.n	800b4e8 <TIM_Base_SetConfig+0x38>
 800b4e0:	687b      	ldr	r3, [r7, #4]
 800b4e2:	4a37      	ldr	r2, [pc, #220]	; (800b5c0 <TIM_Base_SetConfig+0x110>)
 800b4e4:	4293      	cmp	r3, r2
 800b4e6:	d108      	bne.n	800b4fa <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800b4e8:	68fb      	ldr	r3, [r7, #12]
 800b4ea:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b4ee:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800b4f0:	683b      	ldr	r3, [r7, #0]
 800b4f2:	685b      	ldr	r3, [r3, #4]
 800b4f4:	68fa      	ldr	r2, [r7, #12]
 800b4f6:	4313      	orrs	r3, r2
 800b4f8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800b4fa:	687b      	ldr	r3, [r7, #4]
 800b4fc:	4a2d      	ldr	r2, [pc, #180]	; (800b5b4 <TIM_Base_SetConfig+0x104>)
 800b4fe:	4293      	cmp	r3, r2
 800b500:	d01b      	beq.n	800b53a <TIM_Base_SetConfig+0x8a>
 800b502:	687b      	ldr	r3, [r7, #4]
 800b504:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b508:	d017      	beq.n	800b53a <TIM_Base_SetConfig+0x8a>
 800b50a:	687b      	ldr	r3, [r7, #4]
 800b50c:	4a2a      	ldr	r2, [pc, #168]	; (800b5b8 <TIM_Base_SetConfig+0x108>)
 800b50e:	4293      	cmp	r3, r2
 800b510:	d013      	beq.n	800b53a <TIM_Base_SetConfig+0x8a>
 800b512:	687b      	ldr	r3, [r7, #4]
 800b514:	4a29      	ldr	r2, [pc, #164]	; (800b5bc <TIM_Base_SetConfig+0x10c>)
 800b516:	4293      	cmp	r3, r2
 800b518:	d00f      	beq.n	800b53a <TIM_Base_SetConfig+0x8a>
 800b51a:	687b      	ldr	r3, [r7, #4]
 800b51c:	4a28      	ldr	r2, [pc, #160]	; (800b5c0 <TIM_Base_SetConfig+0x110>)
 800b51e:	4293      	cmp	r3, r2
 800b520:	d00b      	beq.n	800b53a <TIM_Base_SetConfig+0x8a>
 800b522:	687b      	ldr	r3, [r7, #4]
 800b524:	4a27      	ldr	r2, [pc, #156]	; (800b5c4 <TIM_Base_SetConfig+0x114>)
 800b526:	4293      	cmp	r3, r2
 800b528:	d007      	beq.n	800b53a <TIM_Base_SetConfig+0x8a>
 800b52a:	687b      	ldr	r3, [r7, #4]
 800b52c:	4a26      	ldr	r2, [pc, #152]	; (800b5c8 <TIM_Base_SetConfig+0x118>)
 800b52e:	4293      	cmp	r3, r2
 800b530:	d003      	beq.n	800b53a <TIM_Base_SetConfig+0x8a>
 800b532:	687b      	ldr	r3, [r7, #4]
 800b534:	4a25      	ldr	r2, [pc, #148]	; (800b5cc <TIM_Base_SetConfig+0x11c>)
 800b536:	4293      	cmp	r3, r2
 800b538:	d108      	bne.n	800b54c <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800b53a:	68fb      	ldr	r3, [r7, #12]
 800b53c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800b540:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800b542:	683b      	ldr	r3, [r7, #0]
 800b544:	68db      	ldr	r3, [r3, #12]
 800b546:	68fa      	ldr	r2, [r7, #12]
 800b548:	4313      	orrs	r3, r2
 800b54a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800b54c:	68fb      	ldr	r3, [r7, #12]
 800b54e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800b552:	683b      	ldr	r3, [r7, #0]
 800b554:	695b      	ldr	r3, [r3, #20]
 800b556:	4313      	orrs	r3, r2
 800b558:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800b55a:	687b      	ldr	r3, [r7, #4]
 800b55c:	68fa      	ldr	r2, [r7, #12]
 800b55e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800b560:	683b      	ldr	r3, [r7, #0]
 800b562:	689a      	ldr	r2, [r3, #8]
 800b564:	687b      	ldr	r3, [r7, #4]
 800b566:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800b568:	683b      	ldr	r3, [r7, #0]
 800b56a:	681a      	ldr	r2, [r3, #0]
 800b56c:	687b      	ldr	r3, [r7, #4]
 800b56e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800b570:	687b      	ldr	r3, [r7, #4]
 800b572:	4a10      	ldr	r2, [pc, #64]	; (800b5b4 <TIM_Base_SetConfig+0x104>)
 800b574:	4293      	cmp	r3, r2
 800b576:	d00f      	beq.n	800b598 <TIM_Base_SetConfig+0xe8>
 800b578:	687b      	ldr	r3, [r7, #4]
 800b57a:	4a11      	ldr	r2, [pc, #68]	; (800b5c0 <TIM_Base_SetConfig+0x110>)
 800b57c:	4293      	cmp	r3, r2
 800b57e:	d00b      	beq.n	800b598 <TIM_Base_SetConfig+0xe8>
 800b580:	687b      	ldr	r3, [r7, #4]
 800b582:	4a10      	ldr	r2, [pc, #64]	; (800b5c4 <TIM_Base_SetConfig+0x114>)
 800b584:	4293      	cmp	r3, r2
 800b586:	d007      	beq.n	800b598 <TIM_Base_SetConfig+0xe8>
 800b588:	687b      	ldr	r3, [r7, #4]
 800b58a:	4a0f      	ldr	r2, [pc, #60]	; (800b5c8 <TIM_Base_SetConfig+0x118>)
 800b58c:	4293      	cmp	r3, r2
 800b58e:	d003      	beq.n	800b598 <TIM_Base_SetConfig+0xe8>
 800b590:	687b      	ldr	r3, [r7, #4]
 800b592:	4a0e      	ldr	r2, [pc, #56]	; (800b5cc <TIM_Base_SetConfig+0x11c>)
 800b594:	4293      	cmp	r3, r2
 800b596:	d103      	bne.n	800b5a0 <TIM_Base_SetConfig+0xf0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800b598:	683b      	ldr	r3, [r7, #0]
 800b59a:	691a      	ldr	r2, [r3, #16]
 800b59c:	687b      	ldr	r3, [r7, #4]
 800b59e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800b5a0:	687b      	ldr	r3, [r7, #4]
 800b5a2:	2201      	movs	r2, #1
 800b5a4:	615a      	str	r2, [r3, #20]
}
 800b5a6:	bf00      	nop
 800b5a8:	3714      	adds	r7, #20
 800b5aa:	46bd      	mov	sp, r7
 800b5ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5b0:	4770      	bx	lr
 800b5b2:	bf00      	nop
 800b5b4:	40012c00 	.word	0x40012c00
 800b5b8:	40000400 	.word	0x40000400
 800b5bc:	40000800 	.word	0x40000800
 800b5c0:	40013400 	.word	0x40013400
 800b5c4:	40014000 	.word	0x40014000
 800b5c8:	40014400 	.word	0x40014400
 800b5cc:	40014800 	.word	0x40014800

0800b5d0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800b5d0:	b480      	push	{r7}
 800b5d2:	b087      	sub	sp, #28
 800b5d4:	af00      	add	r7, sp, #0
 800b5d6:	6078      	str	r0, [r7, #4]
 800b5d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800b5da:	687b      	ldr	r3, [r7, #4]
 800b5dc:	6a1b      	ldr	r3, [r3, #32]
 800b5de:	f023 0201 	bic.w	r2, r3, #1
 800b5e2:	687b      	ldr	r3, [r7, #4]
 800b5e4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b5e6:	687b      	ldr	r3, [r7, #4]
 800b5e8:	6a1b      	ldr	r3, [r3, #32]
 800b5ea:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b5ec:	687b      	ldr	r3, [r7, #4]
 800b5ee:	685b      	ldr	r3, [r3, #4]
 800b5f0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800b5f2:	687b      	ldr	r3, [r7, #4]
 800b5f4:	699b      	ldr	r3, [r3, #24]
 800b5f6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800b5f8:	68fb      	ldr	r3, [r7, #12]
 800b5fa:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800b5fe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b602:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800b604:	68fb      	ldr	r3, [r7, #12]
 800b606:	f023 0303 	bic.w	r3, r3, #3
 800b60a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800b60c:	683b      	ldr	r3, [r7, #0]
 800b60e:	681b      	ldr	r3, [r3, #0]
 800b610:	68fa      	ldr	r2, [r7, #12]
 800b612:	4313      	orrs	r3, r2
 800b614:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800b616:	697b      	ldr	r3, [r7, #20]
 800b618:	f023 0302 	bic.w	r3, r3, #2
 800b61c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800b61e:	683b      	ldr	r3, [r7, #0]
 800b620:	689b      	ldr	r3, [r3, #8]
 800b622:	697a      	ldr	r2, [r7, #20]
 800b624:	4313      	orrs	r3, r2
 800b626:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800b628:	687b      	ldr	r3, [r7, #4]
 800b62a:	4a2c      	ldr	r2, [pc, #176]	; (800b6dc <TIM_OC1_SetConfig+0x10c>)
 800b62c:	4293      	cmp	r3, r2
 800b62e:	d00f      	beq.n	800b650 <TIM_OC1_SetConfig+0x80>
 800b630:	687b      	ldr	r3, [r7, #4]
 800b632:	4a2b      	ldr	r2, [pc, #172]	; (800b6e0 <TIM_OC1_SetConfig+0x110>)
 800b634:	4293      	cmp	r3, r2
 800b636:	d00b      	beq.n	800b650 <TIM_OC1_SetConfig+0x80>
 800b638:	687b      	ldr	r3, [r7, #4]
 800b63a:	4a2a      	ldr	r2, [pc, #168]	; (800b6e4 <TIM_OC1_SetConfig+0x114>)
 800b63c:	4293      	cmp	r3, r2
 800b63e:	d007      	beq.n	800b650 <TIM_OC1_SetConfig+0x80>
 800b640:	687b      	ldr	r3, [r7, #4]
 800b642:	4a29      	ldr	r2, [pc, #164]	; (800b6e8 <TIM_OC1_SetConfig+0x118>)
 800b644:	4293      	cmp	r3, r2
 800b646:	d003      	beq.n	800b650 <TIM_OC1_SetConfig+0x80>
 800b648:	687b      	ldr	r3, [r7, #4]
 800b64a:	4a28      	ldr	r2, [pc, #160]	; (800b6ec <TIM_OC1_SetConfig+0x11c>)
 800b64c:	4293      	cmp	r3, r2
 800b64e:	d10c      	bne.n	800b66a <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800b650:	697b      	ldr	r3, [r7, #20]
 800b652:	f023 0308 	bic.w	r3, r3, #8
 800b656:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800b658:	683b      	ldr	r3, [r7, #0]
 800b65a:	68db      	ldr	r3, [r3, #12]
 800b65c:	697a      	ldr	r2, [r7, #20]
 800b65e:	4313      	orrs	r3, r2
 800b660:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800b662:	697b      	ldr	r3, [r7, #20]
 800b664:	f023 0304 	bic.w	r3, r3, #4
 800b668:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b66a:	687b      	ldr	r3, [r7, #4]
 800b66c:	4a1b      	ldr	r2, [pc, #108]	; (800b6dc <TIM_OC1_SetConfig+0x10c>)
 800b66e:	4293      	cmp	r3, r2
 800b670:	d00f      	beq.n	800b692 <TIM_OC1_SetConfig+0xc2>
 800b672:	687b      	ldr	r3, [r7, #4]
 800b674:	4a1a      	ldr	r2, [pc, #104]	; (800b6e0 <TIM_OC1_SetConfig+0x110>)
 800b676:	4293      	cmp	r3, r2
 800b678:	d00b      	beq.n	800b692 <TIM_OC1_SetConfig+0xc2>
 800b67a:	687b      	ldr	r3, [r7, #4]
 800b67c:	4a19      	ldr	r2, [pc, #100]	; (800b6e4 <TIM_OC1_SetConfig+0x114>)
 800b67e:	4293      	cmp	r3, r2
 800b680:	d007      	beq.n	800b692 <TIM_OC1_SetConfig+0xc2>
 800b682:	687b      	ldr	r3, [r7, #4]
 800b684:	4a18      	ldr	r2, [pc, #96]	; (800b6e8 <TIM_OC1_SetConfig+0x118>)
 800b686:	4293      	cmp	r3, r2
 800b688:	d003      	beq.n	800b692 <TIM_OC1_SetConfig+0xc2>
 800b68a:	687b      	ldr	r3, [r7, #4]
 800b68c:	4a17      	ldr	r2, [pc, #92]	; (800b6ec <TIM_OC1_SetConfig+0x11c>)
 800b68e:	4293      	cmp	r3, r2
 800b690:	d111      	bne.n	800b6b6 <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800b692:	693b      	ldr	r3, [r7, #16]
 800b694:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800b698:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800b69a:	693b      	ldr	r3, [r7, #16]
 800b69c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800b6a0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800b6a2:	683b      	ldr	r3, [r7, #0]
 800b6a4:	695b      	ldr	r3, [r3, #20]
 800b6a6:	693a      	ldr	r2, [r7, #16]
 800b6a8:	4313      	orrs	r3, r2
 800b6aa:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800b6ac:	683b      	ldr	r3, [r7, #0]
 800b6ae:	699b      	ldr	r3, [r3, #24]
 800b6b0:	693a      	ldr	r2, [r7, #16]
 800b6b2:	4313      	orrs	r3, r2
 800b6b4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b6b6:	687b      	ldr	r3, [r7, #4]
 800b6b8:	693a      	ldr	r2, [r7, #16]
 800b6ba:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800b6bc:	687b      	ldr	r3, [r7, #4]
 800b6be:	68fa      	ldr	r2, [r7, #12]
 800b6c0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800b6c2:	683b      	ldr	r3, [r7, #0]
 800b6c4:	685a      	ldr	r2, [r3, #4]
 800b6c6:	687b      	ldr	r3, [r7, #4]
 800b6c8:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b6ca:	687b      	ldr	r3, [r7, #4]
 800b6cc:	697a      	ldr	r2, [r7, #20]
 800b6ce:	621a      	str	r2, [r3, #32]
}
 800b6d0:	bf00      	nop
 800b6d2:	371c      	adds	r7, #28
 800b6d4:	46bd      	mov	sp, r7
 800b6d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6da:	4770      	bx	lr
 800b6dc:	40012c00 	.word	0x40012c00
 800b6e0:	40013400 	.word	0x40013400
 800b6e4:	40014000 	.word	0x40014000
 800b6e8:	40014400 	.word	0x40014400
 800b6ec:	40014800 	.word	0x40014800

0800b6f0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800b6f0:	b480      	push	{r7}
 800b6f2:	b087      	sub	sp, #28
 800b6f4:	af00      	add	r7, sp, #0
 800b6f6:	6078      	str	r0, [r7, #4]
 800b6f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800b6fa:	687b      	ldr	r3, [r7, #4]
 800b6fc:	6a1b      	ldr	r3, [r3, #32]
 800b6fe:	f023 0210 	bic.w	r2, r3, #16
 800b702:	687b      	ldr	r3, [r7, #4]
 800b704:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b706:	687b      	ldr	r3, [r7, #4]
 800b708:	6a1b      	ldr	r3, [r3, #32]
 800b70a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b70c:	687b      	ldr	r3, [r7, #4]
 800b70e:	685b      	ldr	r3, [r3, #4]
 800b710:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800b712:	687b      	ldr	r3, [r7, #4]
 800b714:	699b      	ldr	r3, [r3, #24]
 800b716:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800b718:	68fb      	ldr	r3, [r7, #12]
 800b71a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800b71e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800b722:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800b724:	68fb      	ldr	r3, [r7, #12]
 800b726:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800b72a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800b72c:	683b      	ldr	r3, [r7, #0]
 800b72e:	681b      	ldr	r3, [r3, #0]
 800b730:	021b      	lsls	r3, r3, #8
 800b732:	68fa      	ldr	r2, [r7, #12]
 800b734:	4313      	orrs	r3, r2
 800b736:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800b738:	697b      	ldr	r3, [r7, #20]
 800b73a:	f023 0320 	bic.w	r3, r3, #32
 800b73e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800b740:	683b      	ldr	r3, [r7, #0]
 800b742:	689b      	ldr	r3, [r3, #8]
 800b744:	011b      	lsls	r3, r3, #4
 800b746:	697a      	ldr	r2, [r7, #20]
 800b748:	4313      	orrs	r3, r2
 800b74a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800b74c:	687b      	ldr	r3, [r7, #4]
 800b74e:	4a28      	ldr	r2, [pc, #160]	; (800b7f0 <TIM_OC2_SetConfig+0x100>)
 800b750:	4293      	cmp	r3, r2
 800b752:	d003      	beq.n	800b75c <TIM_OC2_SetConfig+0x6c>
 800b754:	687b      	ldr	r3, [r7, #4]
 800b756:	4a27      	ldr	r2, [pc, #156]	; (800b7f4 <TIM_OC2_SetConfig+0x104>)
 800b758:	4293      	cmp	r3, r2
 800b75a:	d10d      	bne.n	800b778 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800b75c:	697b      	ldr	r3, [r7, #20]
 800b75e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800b762:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800b764:	683b      	ldr	r3, [r7, #0]
 800b766:	68db      	ldr	r3, [r3, #12]
 800b768:	011b      	lsls	r3, r3, #4
 800b76a:	697a      	ldr	r2, [r7, #20]
 800b76c:	4313      	orrs	r3, r2
 800b76e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800b770:	697b      	ldr	r3, [r7, #20]
 800b772:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800b776:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b778:	687b      	ldr	r3, [r7, #4]
 800b77a:	4a1d      	ldr	r2, [pc, #116]	; (800b7f0 <TIM_OC2_SetConfig+0x100>)
 800b77c:	4293      	cmp	r3, r2
 800b77e:	d00f      	beq.n	800b7a0 <TIM_OC2_SetConfig+0xb0>
 800b780:	687b      	ldr	r3, [r7, #4]
 800b782:	4a1c      	ldr	r2, [pc, #112]	; (800b7f4 <TIM_OC2_SetConfig+0x104>)
 800b784:	4293      	cmp	r3, r2
 800b786:	d00b      	beq.n	800b7a0 <TIM_OC2_SetConfig+0xb0>
 800b788:	687b      	ldr	r3, [r7, #4]
 800b78a:	4a1b      	ldr	r2, [pc, #108]	; (800b7f8 <TIM_OC2_SetConfig+0x108>)
 800b78c:	4293      	cmp	r3, r2
 800b78e:	d007      	beq.n	800b7a0 <TIM_OC2_SetConfig+0xb0>
 800b790:	687b      	ldr	r3, [r7, #4]
 800b792:	4a1a      	ldr	r2, [pc, #104]	; (800b7fc <TIM_OC2_SetConfig+0x10c>)
 800b794:	4293      	cmp	r3, r2
 800b796:	d003      	beq.n	800b7a0 <TIM_OC2_SetConfig+0xb0>
 800b798:	687b      	ldr	r3, [r7, #4]
 800b79a:	4a19      	ldr	r2, [pc, #100]	; (800b800 <TIM_OC2_SetConfig+0x110>)
 800b79c:	4293      	cmp	r3, r2
 800b79e:	d113      	bne.n	800b7c8 <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800b7a0:	693b      	ldr	r3, [r7, #16]
 800b7a2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800b7a6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800b7a8:	693b      	ldr	r3, [r7, #16]
 800b7aa:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800b7ae:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800b7b0:	683b      	ldr	r3, [r7, #0]
 800b7b2:	695b      	ldr	r3, [r3, #20]
 800b7b4:	009b      	lsls	r3, r3, #2
 800b7b6:	693a      	ldr	r2, [r7, #16]
 800b7b8:	4313      	orrs	r3, r2
 800b7ba:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800b7bc:	683b      	ldr	r3, [r7, #0]
 800b7be:	699b      	ldr	r3, [r3, #24]
 800b7c0:	009b      	lsls	r3, r3, #2
 800b7c2:	693a      	ldr	r2, [r7, #16]
 800b7c4:	4313      	orrs	r3, r2
 800b7c6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b7c8:	687b      	ldr	r3, [r7, #4]
 800b7ca:	693a      	ldr	r2, [r7, #16]
 800b7cc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800b7ce:	687b      	ldr	r3, [r7, #4]
 800b7d0:	68fa      	ldr	r2, [r7, #12]
 800b7d2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800b7d4:	683b      	ldr	r3, [r7, #0]
 800b7d6:	685a      	ldr	r2, [r3, #4]
 800b7d8:	687b      	ldr	r3, [r7, #4]
 800b7da:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b7dc:	687b      	ldr	r3, [r7, #4]
 800b7de:	697a      	ldr	r2, [r7, #20]
 800b7e0:	621a      	str	r2, [r3, #32]
}
 800b7e2:	bf00      	nop
 800b7e4:	371c      	adds	r7, #28
 800b7e6:	46bd      	mov	sp, r7
 800b7e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7ec:	4770      	bx	lr
 800b7ee:	bf00      	nop
 800b7f0:	40012c00 	.word	0x40012c00
 800b7f4:	40013400 	.word	0x40013400
 800b7f8:	40014000 	.word	0x40014000
 800b7fc:	40014400 	.word	0x40014400
 800b800:	40014800 	.word	0x40014800

0800b804 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800b804:	b480      	push	{r7}
 800b806:	b087      	sub	sp, #28
 800b808:	af00      	add	r7, sp, #0
 800b80a:	6078      	str	r0, [r7, #4]
 800b80c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800b80e:	687b      	ldr	r3, [r7, #4]
 800b810:	6a1b      	ldr	r3, [r3, #32]
 800b812:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800b816:	687b      	ldr	r3, [r7, #4]
 800b818:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b81a:	687b      	ldr	r3, [r7, #4]
 800b81c:	6a1b      	ldr	r3, [r3, #32]
 800b81e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b820:	687b      	ldr	r3, [r7, #4]
 800b822:	685b      	ldr	r3, [r3, #4]
 800b824:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800b826:	687b      	ldr	r3, [r7, #4]
 800b828:	69db      	ldr	r3, [r3, #28]
 800b82a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800b82c:	68fb      	ldr	r3, [r7, #12]
 800b82e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800b832:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b836:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800b838:	68fb      	ldr	r3, [r7, #12]
 800b83a:	f023 0303 	bic.w	r3, r3, #3
 800b83e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800b840:	683b      	ldr	r3, [r7, #0]
 800b842:	681b      	ldr	r3, [r3, #0]
 800b844:	68fa      	ldr	r2, [r7, #12]
 800b846:	4313      	orrs	r3, r2
 800b848:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800b84a:	697b      	ldr	r3, [r7, #20]
 800b84c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800b850:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800b852:	683b      	ldr	r3, [r7, #0]
 800b854:	689b      	ldr	r3, [r3, #8]
 800b856:	021b      	lsls	r3, r3, #8
 800b858:	697a      	ldr	r2, [r7, #20]
 800b85a:	4313      	orrs	r3, r2
 800b85c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800b85e:	687b      	ldr	r3, [r7, #4]
 800b860:	4a27      	ldr	r2, [pc, #156]	; (800b900 <TIM_OC3_SetConfig+0xfc>)
 800b862:	4293      	cmp	r3, r2
 800b864:	d003      	beq.n	800b86e <TIM_OC3_SetConfig+0x6a>
 800b866:	687b      	ldr	r3, [r7, #4]
 800b868:	4a26      	ldr	r2, [pc, #152]	; (800b904 <TIM_OC3_SetConfig+0x100>)
 800b86a:	4293      	cmp	r3, r2
 800b86c:	d10d      	bne.n	800b88a <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800b86e:	697b      	ldr	r3, [r7, #20]
 800b870:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800b874:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800b876:	683b      	ldr	r3, [r7, #0]
 800b878:	68db      	ldr	r3, [r3, #12]
 800b87a:	021b      	lsls	r3, r3, #8
 800b87c:	697a      	ldr	r2, [r7, #20]
 800b87e:	4313      	orrs	r3, r2
 800b880:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800b882:	697b      	ldr	r3, [r7, #20]
 800b884:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800b888:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b88a:	687b      	ldr	r3, [r7, #4]
 800b88c:	4a1c      	ldr	r2, [pc, #112]	; (800b900 <TIM_OC3_SetConfig+0xfc>)
 800b88e:	4293      	cmp	r3, r2
 800b890:	d00f      	beq.n	800b8b2 <TIM_OC3_SetConfig+0xae>
 800b892:	687b      	ldr	r3, [r7, #4]
 800b894:	4a1b      	ldr	r2, [pc, #108]	; (800b904 <TIM_OC3_SetConfig+0x100>)
 800b896:	4293      	cmp	r3, r2
 800b898:	d00b      	beq.n	800b8b2 <TIM_OC3_SetConfig+0xae>
 800b89a:	687b      	ldr	r3, [r7, #4]
 800b89c:	4a1a      	ldr	r2, [pc, #104]	; (800b908 <TIM_OC3_SetConfig+0x104>)
 800b89e:	4293      	cmp	r3, r2
 800b8a0:	d007      	beq.n	800b8b2 <TIM_OC3_SetConfig+0xae>
 800b8a2:	687b      	ldr	r3, [r7, #4]
 800b8a4:	4a19      	ldr	r2, [pc, #100]	; (800b90c <TIM_OC3_SetConfig+0x108>)
 800b8a6:	4293      	cmp	r3, r2
 800b8a8:	d003      	beq.n	800b8b2 <TIM_OC3_SetConfig+0xae>
 800b8aa:	687b      	ldr	r3, [r7, #4]
 800b8ac:	4a18      	ldr	r2, [pc, #96]	; (800b910 <TIM_OC3_SetConfig+0x10c>)
 800b8ae:	4293      	cmp	r3, r2
 800b8b0:	d113      	bne.n	800b8da <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800b8b2:	693b      	ldr	r3, [r7, #16]
 800b8b4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800b8b8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800b8ba:	693b      	ldr	r3, [r7, #16]
 800b8bc:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800b8c0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800b8c2:	683b      	ldr	r3, [r7, #0]
 800b8c4:	695b      	ldr	r3, [r3, #20]
 800b8c6:	011b      	lsls	r3, r3, #4
 800b8c8:	693a      	ldr	r2, [r7, #16]
 800b8ca:	4313      	orrs	r3, r2
 800b8cc:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800b8ce:	683b      	ldr	r3, [r7, #0]
 800b8d0:	699b      	ldr	r3, [r3, #24]
 800b8d2:	011b      	lsls	r3, r3, #4
 800b8d4:	693a      	ldr	r2, [r7, #16]
 800b8d6:	4313      	orrs	r3, r2
 800b8d8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b8da:	687b      	ldr	r3, [r7, #4]
 800b8dc:	693a      	ldr	r2, [r7, #16]
 800b8de:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800b8e0:	687b      	ldr	r3, [r7, #4]
 800b8e2:	68fa      	ldr	r2, [r7, #12]
 800b8e4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800b8e6:	683b      	ldr	r3, [r7, #0]
 800b8e8:	685a      	ldr	r2, [r3, #4]
 800b8ea:	687b      	ldr	r3, [r7, #4]
 800b8ec:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b8ee:	687b      	ldr	r3, [r7, #4]
 800b8f0:	697a      	ldr	r2, [r7, #20]
 800b8f2:	621a      	str	r2, [r3, #32]
}
 800b8f4:	bf00      	nop
 800b8f6:	371c      	adds	r7, #28
 800b8f8:	46bd      	mov	sp, r7
 800b8fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8fe:	4770      	bx	lr
 800b900:	40012c00 	.word	0x40012c00
 800b904:	40013400 	.word	0x40013400
 800b908:	40014000 	.word	0x40014000
 800b90c:	40014400 	.word	0x40014400
 800b910:	40014800 	.word	0x40014800

0800b914 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800b914:	b480      	push	{r7}
 800b916:	b087      	sub	sp, #28
 800b918:	af00      	add	r7, sp, #0
 800b91a:	6078      	str	r0, [r7, #4]
 800b91c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800b91e:	687b      	ldr	r3, [r7, #4]
 800b920:	6a1b      	ldr	r3, [r3, #32]
 800b922:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800b926:	687b      	ldr	r3, [r7, #4]
 800b928:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b92a:	687b      	ldr	r3, [r7, #4]
 800b92c:	6a1b      	ldr	r3, [r3, #32]
 800b92e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b930:	687b      	ldr	r3, [r7, #4]
 800b932:	685b      	ldr	r3, [r3, #4]
 800b934:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800b936:	687b      	ldr	r3, [r7, #4]
 800b938:	69db      	ldr	r3, [r3, #28]
 800b93a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800b93c:	68fb      	ldr	r3, [r7, #12]
 800b93e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800b942:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800b946:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800b948:	68fb      	ldr	r3, [r7, #12]
 800b94a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800b94e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800b950:	683b      	ldr	r3, [r7, #0]
 800b952:	681b      	ldr	r3, [r3, #0]
 800b954:	021b      	lsls	r3, r3, #8
 800b956:	68fa      	ldr	r2, [r7, #12]
 800b958:	4313      	orrs	r3, r2
 800b95a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800b95c:	697b      	ldr	r3, [r7, #20]
 800b95e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800b962:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800b964:	683b      	ldr	r3, [r7, #0]
 800b966:	689b      	ldr	r3, [r3, #8]
 800b968:	031b      	lsls	r3, r3, #12
 800b96a:	697a      	ldr	r2, [r7, #20]
 800b96c:	4313      	orrs	r3, r2
 800b96e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 800b970:	687b      	ldr	r3, [r7, #4]
 800b972:	4a28      	ldr	r2, [pc, #160]	; (800ba14 <TIM_OC4_SetConfig+0x100>)
 800b974:	4293      	cmp	r3, r2
 800b976:	d003      	beq.n	800b980 <TIM_OC4_SetConfig+0x6c>
 800b978:	687b      	ldr	r3, [r7, #4]
 800b97a:	4a27      	ldr	r2, [pc, #156]	; (800ba18 <TIM_OC4_SetConfig+0x104>)
 800b97c:	4293      	cmp	r3, r2
 800b97e:	d10d      	bne.n	800b99c <TIM_OC4_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 800b980:	697b      	ldr	r3, [r7, #20]
 800b982:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800b986:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 800b988:	683b      	ldr	r3, [r7, #0]
 800b98a:	68db      	ldr	r3, [r3, #12]
 800b98c:	031b      	lsls	r3, r3, #12
 800b98e:	697a      	ldr	r2, [r7, #20]
 800b990:	4313      	orrs	r3, r2
 800b992:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 800b994:	697b      	ldr	r3, [r7, #20]
 800b996:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800b99a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b99c:	687b      	ldr	r3, [r7, #4]
 800b99e:	4a1d      	ldr	r2, [pc, #116]	; (800ba14 <TIM_OC4_SetConfig+0x100>)
 800b9a0:	4293      	cmp	r3, r2
 800b9a2:	d00f      	beq.n	800b9c4 <TIM_OC4_SetConfig+0xb0>
 800b9a4:	687b      	ldr	r3, [r7, #4]
 800b9a6:	4a1c      	ldr	r2, [pc, #112]	; (800ba18 <TIM_OC4_SetConfig+0x104>)
 800b9a8:	4293      	cmp	r3, r2
 800b9aa:	d00b      	beq.n	800b9c4 <TIM_OC4_SetConfig+0xb0>
 800b9ac:	687b      	ldr	r3, [r7, #4]
 800b9ae:	4a1b      	ldr	r2, [pc, #108]	; (800ba1c <TIM_OC4_SetConfig+0x108>)
 800b9b0:	4293      	cmp	r3, r2
 800b9b2:	d007      	beq.n	800b9c4 <TIM_OC4_SetConfig+0xb0>
 800b9b4:	687b      	ldr	r3, [r7, #4]
 800b9b6:	4a1a      	ldr	r2, [pc, #104]	; (800ba20 <TIM_OC4_SetConfig+0x10c>)
 800b9b8:	4293      	cmp	r3, r2
 800b9ba:	d003      	beq.n	800b9c4 <TIM_OC4_SetConfig+0xb0>
 800b9bc:	687b      	ldr	r3, [r7, #4]
 800b9be:	4a19      	ldr	r2, [pc, #100]	; (800ba24 <TIM_OC4_SetConfig+0x110>)
 800b9c0:	4293      	cmp	r3, r2
 800b9c2:	d113      	bne.n	800b9ec <TIM_OC4_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800b9c4:	693b      	ldr	r3, [r7, #16]
 800b9c6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800b9ca:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 800b9cc:	693b      	ldr	r3, [r7, #16]
 800b9ce:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800b9d2:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800b9d4:	683b      	ldr	r3, [r7, #0]
 800b9d6:	695b      	ldr	r3, [r3, #20]
 800b9d8:	019b      	lsls	r3, r3, #6
 800b9da:	693a      	ldr	r2, [r7, #16]
 800b9dc:	4313      	orrs	r3, r2
 800b9de:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 800b9e0:	683b      	ldr	r3, [r7, #0]
 800b9e2:	699b      	ldr	r3, [r3, #24]
 800b9e4:	019b      	lsls	r3, r3, #6
 800b9e6:	693a      	ldr	r2, [r7, #16]
 800b9e8:	4313      	orrs	r3, r2
 800b9ea:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b9ec:	687b      	ldr	r3, [r7, #4]
 800b9ee:	693a      	ldr	r2, [r7, #16]
 800b9f0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800b9f2:	687b      	ldr	r3, [r7, #4]
 800b9f4:	68fa      	ldr	r2, [r7, #12]
 800b9f6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800b9f8:	683b      	ldr	r3, [r7, #0]
 800b9fa:	685a      	ldr	r2, [r3, #4]
 800b9fc:	687b      	ldr	r3, [r7, #4]
 800b9fe:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800ba00:	687b      	ldr	r3, [r7, #4]
 800ba02:	697a      	ldr	r2, [r7, #20]
 800ba04:	621a      	str	r2, [r3, #32]
}
 800ba06:	bf00      	nop
 800ba08:	371c      	adds	r7, #28
 800ba0a:	46bd      	mov	sp, r7
 800ba0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba10:	4770      	bx	lr
 800ba12:	bf00      	nop
 800ba14:	40012c00 	.word	0x40012c00
 800ba18:	40013400 	.word	0x40013400
 800ba1c:	40014000 	.word	0x40014000
 800ba20:	40014400 	.word	0x40014400
 800ba24:	40014800 	.word	0x40014800

0800ba28 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 800ba28:	b480      	push	{r7}
 800ba2a:	b087      	sub	sp, #28
 800ba2c:	af00      	add	r7, sp, #0
 800ba2e:	6078      	str	r0, [r7, #4]
 800ba30:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800ba32:	687b      	ldr	r3, [r7, #4]
 800ba34:	6a1b      	ldr	r3, [r3, #32]
 800ba36:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800ba3a:	687b      	ldr	r3, [r7, #4]
 800ba3c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800ba3e:	687b      	ldr	r3, [r7, #4]
 800ba40:	6a1b      	ldr	r3, [r3, #32]
 800ba42:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800ba44:	687b      	ldr	r3, [r7, #4]
 800ba46:	685b      	ldr	r3, [r3, #4]
 800ba48:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800ba4a:	687b      	ldr	r3, [r7, #4]
 800ba4c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800ba4e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800ba50:	68fb      	ldr	r3, [r7, #12]
 800ba52:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800ba56:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800ba5a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800ba5c:	683b      	ldr	r3, [r7, #0]
 800ba5e:	681b      	ldr	r3, [r3, #0]
 800ba60:	68fa      	ldr	r2, [r7, #12]
 800ba62:	4313      	orrs	r3, r2
 800ba64:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800ba66:	693b      	ldr	r3, [r7, #16]
 800ba68:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 800ba6c:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800ba6e:	683b      	ldr	r3, [r7, #0]
 800ba70:	689b      	ldr	r3, [r3, #8]
 800ba72:	041b      	lsls	r3, r3, #16
 800ba74:	693a      	ldr	r2, [r7, #16]
 800ba76:	4313      	orrs	r3, r2
 800ba78:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800ba7a:	687b      	ldr	r3, [r7, #4]
 800ba7c:	4a17      	ldr	r2, [pc, #92]	; (800badc <TIM_OC5_SetConfig+0xb4>)
 800ba7e:	4293      	cmp	r3, r2
 800ba80:	d00f      	beq.n	800baa2 <TIM_OC5_SetConfig+0x7a>
 800ba82:	687b      	ldr	r3, [r7, #4]
 800ba84:	4a16      	ldr	r2, [pc, #88]	; (800bae0 <TIM_OC5_SetConfig+0xb8>)
 800ba86:	4293      	cmp	r3, r2
 800ba88:	d00b      	beq.n	800baa2 <TIM_OC5_SetConfig+0x7a>
 800ba8a:	687b      	ldr	r3, [r7, #4]
 800ba8c:	4a15      	ldr	r2, [pc, #84]	; (800bae4 <TIM_OC5_SetConfig+0xbc>)
 800ba8e:	4293      	cmp	r3, r2
 800ba90:	d007      	beq.n	800baa2 <TIM_OC5_SetConfig+0x7a>
 800ba92:	687b      	ldr	r3, [r7, #4]
 800ba94:	4a14      	ldr	r2, [pc, #80]	; (800bae8 <TIM_OC5_SetConfig+0xc0>)
 800ba96:	4293      	cmp	r3, r2
 800ba98:	d003      	beq.n	800baa2 <TIM_OC5_SetConfig+0x7a>
 800ba9a:	687b      	ldr	r3, [r7, #4]
 800ba9c:	4a13      	ldr	r2, [pc, #76]	; (800baec <TIM_OC5_SetConfig+0xc4>)
 800ba9e:	4293      	cmp	r3, r2
 800baa0:	d109      	bne.n	800bab6 <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800baa2:	697b      	ldr	r3, [r7, #20]
 800baa4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800baa8:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800baaa:	683b      	ldr	r3, [r7, #0]
 800baac:	695b      	ldr	r3, [r3, #20]
 800baae:	021b      	lsls	r3, r3, #8
 800bab0:	697a      	ldr	r2, [r7, #20]
 800bab2:	4313      	orrs	r3, r2
 800bab4:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800bab6:	687b      	ldr	r3, [r7, #4]
 800bab8:	697a      	ldr	r2, [r7, #20]
 800baba:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800babc:	687b      	ldr	r3, [r7, #4]
 800babe:	68fa      	ldr	r2, [r7, #12]
 800bac0:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800bac2:	683b      	ldr	r3, [r7, #0]
 800bac4:	685a      	ldr	r2, [r3, #4]
 800bac6:	687b      	ldr	r3, [r7, #4]
 800bac8:	649a      	str	r2, [r3, #72]	; 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800baca:	687b      	ldr	r3, [r7, #4]
 800bacc:	693a      	ldr	r2, [r7, #16]
 800bace:	621a      	str	r2, [r3, #32]
}
 800bad0:	bf00      	nop
 800bad2:	371c      	adds	r7, #28
 800bad4:	46bd      	mov	sp, r7
 800bad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bada:	4770      	bx	lr
 800badc:	40012c00 	.word	0x40012c00
 800bae0:	40013400 	.word	0x40013400
 800bae4:	40014000 	.word	0x40014000
 800bae8:	40014400 	.word	0x40014400
 800baec:	40014800 	.word	0x40014800

0800baf0 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 800baf0:	b480      	push	{r7}
 800baf2:	b087      	sub	sp, #28
 800baf4:	af00      	add	r7, sp, #0
 800baf6:	6078      	str	r0, [r7, #4]
 800baf8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800bafa:	687b      	ldr	r3, [r7, #4]
 800bafc:	6a1b      	ldr	r3, [r3, #32]
 800bafe:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800bb02:	687b      	ldr	r3, [r7, #4]
 800bb04:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800bb06:	687b      	ldr	r3, [r7, #4]
 800bb08:	6a1b      	ldr	r3, [r3, #32]
 800bb0a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800bb0c:	687b      	ldr	r3, [r7, #4]
 800bb0e:	685b      	ldr	r3, [r3, #4]
 800bb10:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800bb12:	687b      	ldr	r3, [r7, #4]
 800bb14:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800bb16:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800bb18:	68fb      	ldr	r3, [r7, #12]
 800bb1a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800bb1e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800bb22:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800bb24:	683b      	ldr	r3, [r7, #0]
 800bb26:	681b      	ldr	r3, [r3, #0]
 800bb28:	021b      	lsls	r3, r3, #8
 800bb2a:	68fa      	ldr	r2, [r7, #12]
 800bb2c:	4313      	orrs	r3, r2
 800bb2e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800bb30:	693b      	ldr	r3, [r7, #16]
 800bb32:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800bb36:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800bb38:	683b      	ldr	r3, [r7, #0]
 800bb3a:	689b      	ldr	r3, [r3, #8]
 800bb3c:	051b      	lsls	r3, r3, #20
 800bb3e:	693a      	ldr	r2, [r7, #16]
 800bb40:	4313      	orrs	r3, r2
 800bb42:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800bb44:	687b      	ldr	r3, [r7, #4]
 800bb46:	4a18      	ldr	r2, [pc, #96]	; (800bba8 <TIM_OC6_SetConfig+0xb8>)
 800bb48:	4293      	cmp	r3, r2
 800bb4a:	d00f      	beq.n	800bb6c <TIM_OC6_SetConfig+0x7c>
 800bb4c:	687b      	ldr	r3, [r7, #4]
 800bb4e:	4a17      	ldr	r2, [pc, #92]	; (800bbac <TIM_OC6_SetConfig+0xbc>)
 800bb50:	4293      	cmp	r3, r2
 800bb52:	d00b      	beq.n	800bb6c <TIM_OC6_SetConfig+0x7c>
 800bb54:	687b      	ldr	r3, [r7, #4]
 800bb56:	4a16      	ldr	r2, [pc, #88]	; (800bbb0 <TIM_OC6_SetConfig+0xc0>)
 800bb58:	4293      	cmp	r3, r2
 800bb5a:	d007      	beq.n	800bb6c <TIM_OC6_SetConfig+0x7c>
 800bb5c:	687b      	ldr	r3, [r7, #4]
 800bb5e:	4a15      	ldr	r2, [pc, #84]	; (800bbb4 <TIM_OC6_SetConfig+0xc4>)
 800bb60:	4293      	cmp	r3, r2
 800bb62:	d003      	beq.n	800bb6c <TIM_OC6_SetConfig+0x7c>
 800bb64:	687b      	ldr	r3, [r7, #4]
 800bb66:	4a14      	ldr	r2, [pc, #80]	; (800bbb8 <TIM_OC6_SetConfig+0xc8>)
 800bb68:	4293      	cmp	r3, r2
 800bb6a:	d109      	bne.n	800bb80 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800bb6c:	697b      	ldr	r3, [r7, #20]
 800bb6e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800bb72:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800bb74:	683b      	ldr	r3, [r7, #0]
 800bb76:	695b      	ldr	r3, [r3, #20]
 800bb78:	029b      	lsls	r3, r3, #10
 800bb7a:	697a      	ldr	r2, [r7, #20]
 800bb7c:	4313      	orrs	r3, r2
 800bb7e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800bb80:	687b      	ldr	r3, [r7, #4]
 800bb82:	697a      	ldr	r2, [r7, #20]
 800bb84:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800bb86:	687b      	ldr	r3, [r7, #4]
 800bb88:	68fa      	ldr	r2, [r7, #12]
 800bb8a:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800bb8c:	683b      	ldr	r3, [r7, #0]
 800bb8e:	685a      	ldr	r2, [r3, #4]
 800bb90:	687b      	ldr	r3, [r7, #4]
 800bb92:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800bb94:	687b      	ldr	r3, [r7, #4]
 800bb96:	693a      	ldr	r2, [r7, #16]
 800bb98:	621a      	str	r2, [r3, #32]
}
 800bb9a:	bf00      	nop
 800bb9c:	371c      	adds	r7, #28
 800bb9e:	46bd      	mov	sp, r7
 800bba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bba4:	4770      	bx	lr
 800bba6:	bf00      	nop
 800bba8:	40012c00 	.word	0x40012c00
 800bbac:	40013400 	.word	0x40013400
 800bbb0:	40014000 	.word	0x40014000
 800bbb4:	40014400 	.word	0x40014400
 800bbb8:	40014800 	.word	0x40014800

0800bbbc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800bbbc:	b480      	push	{r7}
 800bbbe:	b087      	sub	sp, #28
 800bbc0:	af00      	add	r7, sp, #0
 800bbc2:	60f8      	str	r0, [r7, #12]
 800bbc4:	60b9      	str	r1, [r7, #8]
 800bbc6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800bbc8:	68fb      	ldr	r3, [r7, #12]
 800bbca:	6a1b      	ldr	r3, [r3, #32]
 800bbcc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800bbce:	68fb      	ldr	r3, [r7, #12]
 800bbd0:	6a1b      	ldr	r3, [r3, #32]
 800bbd2:	f023 0201 	bic.w	r2, r3, #1
 800bbd6:	68fb      	ldr	r3, [r7, #12]
 800bbd8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800bbda:	68fb      	ldr	r3, [r7, #12]
 800bbdc:	699b      	ldr	r3, [r3, #24]
 800bbde:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800bbe0:	693b      	ldr	r3, [r7, #16]
 800bbe2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800bbe6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800bbe8:	687b      	ldr	r3, [r7, #4]
 800bbea:	011b      	lsls	r3, r3, #4
 800bbec:	693a      	ldr	r2, [r7, #16]
 800bbee:	4313      	orrs	r3, r2
 800bbf0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800bbf2:	697b      	ldr	r3, [r7, #20]
 800bbf4:	f023 030a 	bic.w	r3, r3, #10
 800bbf8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800bbfa:	697a      	ldr	r2, [r7, #20]
 800bbfc:	68bb      	ldr	r3, [r7, #8]
 800bbfe:	4313      	orrs	r3, r2
 800bc00:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800bc02:	68fb      	ldr	r3, [r7, #12]
 800bc04:	693a      	ldr	r2, [r7, #16]
 800bc06:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800bc08:	68fb      	ldr	r3, [r7, #12]
 800bc0a:	697a      	ldr	r2, [r7, #20]
 800bc0c:	621a      	str	r2, [r3, #32]
}
 800bc0e:	bf00      	nop
 800bc10:	371c      	adds	r7, #28
 800bc12:	46bd      	mov	sp, r7
 800bc14:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc18:	4770      	bx	lr

0800bc1a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800bc1a:	b480      	push	{r7}
 800bc1c:	b087      	sub	sp, #28
 800bc1e:	af00      	add	r7, sp, #0
 800bc20:	60f8      	str	r0, [r7, #12]
 800bc22:	60b9      	str	r1, [r7, #8]
 800bc24:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800bc26:	68fb      	ldr	r3, [r7, #12]
 800bc28:	6a1b      	ldr	r3, [r3, #32]
 800bc2a:	f023 0210 	bic.w	r2, r3, #16
 800bc2e:	68fb      	ldr	r3, [r7, #12]
 800bc30:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800bc32:	68fb      	ldr	r3, [r7, #12]
 800bc34:	699b      	ldr	r3, [r3, #24]
 800bc36:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800bc38:	68fb      	ldr	r3, [r7, #12]
 800bc3a:	6a1b      	ldr	r3, [r3, #32]
 800bc3c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800bc3e:	697b      	ldr	r3, [r7, #20]
 800bc40:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800bc44:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800bc46:	687b      	ldr	r3, [r7, #4]
 800bc48:	031b      	lsls	r3, r3, #12
 800bc4a:	697a      	ldr	r2, [r7, #20]
 800bc4c:	4313      	orrs	r3, r2
 800bc4e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800bc50:	693b      	ldr	r3, [r7, #16]
 800bc52:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800bc56:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800bc58:	68bb      	ldr	r3, [r7, #8]
 800bc5a:	011b      	lsls	r3, r3, #4
 800bc5c:	693a      	ldr	r2, [r7, #16]
 800bc5e:	4313      	orrs	r3, r2
 800bc60:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800bc62:	68fb      	ldr	r3, [r7, #12]
 800bc64:	697a      	ldr	r2, [r7, #20]
 800bc66:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800bc68:	68fb      	ldr	r3, [r7, #12]
 800bc6a:	693a      	ldr	r2, [r7, #16]
 800bc6c:	621a      	str	r2, [r3, #32]
}
 800bc6e:	bf00      	nop
 800bc70:	371c      	adds	r7, #28
 800bc72:	46bd      	mov	sp, r7
 800bc74:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc78:	4770      	bx	lr

0800bc7a <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800bc7a:	b480      	push	{r7}
 800bc7c:	b085      	sub	sp, #20
 800bc7e:	af00      	add	r7, sp, #0
 800bc80:	6078      	str	r0, [r7, #4]
 800bc82:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800bc84:	687b      	ldr	r3, [r7, #4]
 800bc86:	689b      	ldr	r3, [r3, #8]
 800bc88:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800bc8a:	68fb      	ldr	r3, [r7, #12]
 800bc8c:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 800bc90:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800bc94:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800bc96:	683a      	ldr	r2, [r7, #0]
 800bc98:	68fb      	ldr	r3, [r7, #12]
 800bc9a:	4313      	orrs	r3, r2
 800bc9c:	f043 0307 	orr.w	r3, r3, #7
 800bca0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800bca2:	687b      	ldr	r3, [r7, #4]
 800bca4:	68fa      	ldr	r2, [r7, #12]
 800bca6:	609a      	str	r2, [r3, #8]
}
 800bca8:	bf00      	nop
 800bcaa:	3714      	adds	r7, #20
 800bcac:	46bd      	mov	sp, r7
 800bcae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bcb2:	4770      	bx	lr

0800bcb4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800bcb4:	b480      	push	{r7}
 800bcb6:	b087      	sub	sp, #28
 800bcb8:	af00      	add	r7, sp, #0
 800bcba:	60f8      	str	r0, [r7, #12]
 800bcbc:	60b9      	str	r1, [r7, #8]
 800bcbe:	607a      	str	r2, [r7, #4]
 800bcc0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800bcc2:	68fb      	ldr	r3, [r7, #12]
 800bcc4:	689b      	ldr	r3, [r3, #8]
 800bcc6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800bcc8:	697b      	ldr	r3, [r7, #20]
 800bcca:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800bcce:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800bcd0:	683b      	ldr	r3, [r7, #0]
 800bcd2:	021a      	lsls	r2, r3, #8
 800bcd4:	687b      	ldr	r3, [r7, #4]
 800bcd6:	431a      	orrs	r2, r3
 800bcd8:	68bb      	ldr	r3, [r7, #8]
 800bcda:	4313      	orrs	r3, r2
 800bcdc:	697a      	ldr	r2, [r7, #20]
 800bcde:	4313      	orrs	r3, r2
 800bce0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800bce2:	68fb      	ldr	r3, [r7, #12]
 800bce4:	697a      	ldr	r2, [r7, #20]
 800bce6:	609a      	str	r2, [r3, #8]
}
 800bce8:	bf00      	nop
 800bcea:	371c      	adds	r7, #28
 800bcec:	46bd      	mov	sp, r7
 800bcee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bcf2:	4770      	bx	lr

0800bcf4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800bcf4:	b480      	push	{r7}
 800bcf6:	b087      	sub	sp, #28
 800bcf8:	af00      	add	r7, sp, #0
 800bcfa:	60f8      	str	r0, [r7, #12]
 800bcfc:	60b9      	str	r1, [r7, #8]
 800bcfe:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800bd00:	68bb      	ldr	r3, [r7, #8]
 800bd02:	f003 031f 	and.w	r3, r3, #31
 800bd06:	2201      	movs	r2, #1
 800bd08:	fa02 f303 	lsl.w	r3, r2, r3
 800bd0c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800bd0e:	68fb      	ldr	r3, [r7, #12]
 800bd10:	6a1a      	ldr	r2, [r3, #32]
 800bd12:	697b      	ldr	r3, [r7, #20]
 800bd14:	43db      	mvns	r3, r3
 800bd16:	401a      	ands	r2, r3
 800bd18:	68fb      	ldr	r3, [r7, #12]
 800bd1a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800bd1c:	68fb      	ldr	r3, [r7, #12]
 800bd1e:	6a1a      	ldr	r2, [r3, #32]
 800bd20:	68bb      	ldr	r3, [r7, #8]
 800bd22:	f003 031f 	and.w	r3, r3, #31
 800bd26:	6879      	ldr	r1, [r7, #4]
 800bd28:	fa01 f303 	lsl.w	r3, r1, r3
 800bd2c:	431a      	orrs	r2, r3
 800bd2e:	68fb      	ldr	r3, [r7, #12]
 800bd30:	621a      	str	r2, [r3, #32]
}
 800bd32:	bf00      	nop
 800bd34:	371c      	adds	r7, #28
 800bd36:	46bd      	mov	sp, r7
 800bd38:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd3c:	4770      	bx	lr
	...

0800bd40 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800bd40:	b480      	push	{r7}
 800bd42:	b085      	sub	sp, #20
 800bd44:	af00      	add	r7, sp, #0
 800bd46:	6078      	str	r0, [r7, #4]
 800bd48:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800bd4a:	687b      	ldr	r3, [r7, #4]
 800bd4c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800bd50:	2b01      	cmp	r3, #1
 800bd52:	d101      	bne.n	800bd58 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800bd54:	2302      	movs	r3, #2
 800bd56:	e065      	b.n	800be24 <HAL_TIMEx_MasterConfigSynchronization+0xe4>
 800bd58:	687b      	ldr	r3, [r7, #4]
 800bd5a:	2201      	movs	r2, #1
 800bd5c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800bd60:	687b      	ldr	r3, [r7, #4]
 800bd62:	2202      	movs	r2, #2
 800bd64:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800bd68:	687b      	ldr	r3, [r7, #4]
 800bd6a:	681b      	ldr	r3, [r3, #0]
 800bd6c:	685b      	ldr	r3, [r3, #4]
 800bd6e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800bd70:	687b      	ldr	r3, [r7, #4]
 800bd72:	681b      	ldr	r3, [r3, #0]
 800bd74:	689b      	ldr	r3, [r3, #8]
 800bd76:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800bd78:	687b      	ldr	r3, [r7, #4]
 800bd7a:	681b      	ldr	r3, [r3, #0]
 800bd7c:	4a2c      	ldr	r2, [pc, #176]	; (800be30 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800bd7e:	4293      	cmp	r3, r2
 800bd80:	d004      	beq.n	800bd8c <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800bd82:	687b      	ldr	r3, [r7, #4]
 800bd84:	681b      	ldr	r3, [r3, #0]
 800bd86:	4a2b      	ldr	r2, [pc, #172]	; (800be34 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800bd88:	4293      	cmp	r3, r2
 800bd8a:	d108      	bne.n	800bd9e <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800bd8c:	68fb      	ldr	r3, [r7, #12]
 800bd8e:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800bd92:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800bd94:	683b      	ldr	r3, [r7, #0]
 800bd96:	685b      	ldr	r3, [r3, #4]
 800bd98:	68fa      	ldr	r2, [r7, #12]
 800bd9a:	4313      	orrs	r3, r2
 800bd9c:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800bd9e:	68fb      	ldr	r3, [r7, #12]
 800bda0:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 800bda4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800bda8:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800bdaa:	683b      	ldr	r3, [r7, #0]
 800bdac:	681b      	ldr	r3, [r3, #0]
 800bdae:	68fa      	ldr	r2, [r7, #12]
 800bdb0:	4313      	orrs	r3, r2
 800bdb2:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800bdb4:	687b      	ldr	r3, [r7, #4]
 800bdb6:	681b      	ldr	r3, [r3, #0]
 800bdb8:	68fa      	ldr	r2, [r7, #12]
 800bdba:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800bdbc:	687b      	ldr	r3, [r7, #4]
 800bdbe:	681b      	ldr	r3, [r3, #0]
 800bdc0:	4a1b      	ldr	r2, [pc, #108]	; (800be30 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800bdc2:	4293      	cmp	r3, r2
 800bdc4:	d018      	beq.n	800bdf8 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800bdc6:	687b      	ldr	r3, [r7, #4]
 800bdc8:	681b      	ldr	r3, [r3, #0]
 800bdca:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800bdce:	d013      	beq.n	800bdf8 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800bdd0:	687b      	ldr	r3, [r7, #4]
 800bdd2:	681b      	ldr	r3, [r3, #0]
 800bdd4:	4a18      	ldr	r2, [pc, #96]	; (800be38 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800bdd6:	4293      	cmp	r3, r2
 800bdd8:	d00e      	beq.n	800bdf8 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800bdda:	687b      	ldr	r3, [r7, #4]
 800bddc:	681b      	ldr	r3, [r3, #0]
 800bdde:	4a17      	ldr	r2, [pc, #92]	; (800be3c <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 800bde0:	4293      	cmp	r3, r2
 800bde2:	d009      	beq.n	800bdf8 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800bde4:	687b      	ldr	r3, [r7, #4]
 800bde6:	681b      	ldr	r3, [r3, #0]
 800bde8:	4a12      	ldr	r2, [pc, #72]	; (800be34 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800bdea:	4293      	cmp	r3, r2
 800bdec:	d004      	beq.n	800bdf8 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800bdee:	687b      	ldr	r3, [r7, #4]
 800bdf0:	681b      	ldr	r3, [r3, #0]
 800bdf2:	4a13      	ldr	r2, [pc, #76]	; (800be40 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800bdf4:	4293      	cmp	r3, r2
 800bdf6:	d10c      	bne.n	800be12 <HAL_TIMEx_MasterConfigSynchronization+0xd2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800bdf8:	68bb      	ldr	r3, [r7, #8]
 800bdfa:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800bdfe:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800be00:	683b      	ldr	r3, [r7, #0]
 800be02:	689b      	ldr	r3, [r3, #8]
 800be04:	68ba      	ldr	r2, [r7, #8]
 800be06:	4313      	orrs	r3, r2
 800be08:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800be0a:	687b      	ldr	r3, [r7, #4]
 800be0c:	681b      	ldr	r3, [r3, #0]
 800be0e:	68ba      	ldr	r2, [r7, #8]
 800be10:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800be12:	687b      	ldr	r3, [r7, #4]
 800be14:	2201      	movs	r2, #1
 800be16:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800be1a:	687b      	ldr	r3, [r7, #4]
 800be1c:	2200      	movs	r2, #0
 800be1e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800be22:	2300      	movs	r3, #0
}
 800be24:	4618      	mov	r0, r3
 800be26:	3714      	adds	r7, #20
 800be28:	46bd      	mov	sp, r7
 800be2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be2e:	4770      	bx	lr
 800be30:	40012c00 	.word	0x40012c00
 800be34:	40013400 	.word	0x40013400
 800be38:	40000400 	.word	0x40000400
 800be3c:	40000800 	.word	0x40000800
 800be40:	40014000 	.word	0x40014000

0800be44 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800be44:	b480      	push	{r7}
 800be46:	b085      	sub	sp, #20
 800be48:	af00      	add	r7, sp, #0
 800be4a:	6078      	str	r0, [r7, #4]
 800be4c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800be4e:	2300      	movs	r3, #0
 800be50:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800be52:	687b      	ldr	r3, [r7, #4]
 800be54:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800be58:	2b01      	cmp	r3, #1
 800be5a:	d101      	bne.n	800be60 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800be5c:	2302      	movs	r3, #2
 800be5e:	e087      	b.n	800bf70 <HAL_TIMEx_ConfigBreakDeadTime+0x12c>
 800be60:	687b      	ldr	r3, [r7, #4]
 800be62:	2201      	movs	r2, #1
 800be64:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800be68:	68fb      	ldr	r3, [r7, #12]
 800be6a:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800be6e:	683b      	ldr	r3, [r7, #0]
 800be70:	68db      	ldr	r3, [r3, #12]
 800be72:	4313      	orrs	r3, r2
 800be74:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800be76:	68fb      	ldr	r3, [r7, #12]
 800be78:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800be7c:	683b      	ldr	r3, [r7, #0]
 800be7e:	689b      	ldr	r3, [r3, #8]
 800be80:	4313      	orrs	r3, r2
 800be82:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800be84:	68fb      	ldr	r3, [r7, #12]
 800be86:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800be8a:	683b      	ldr	r3, [r7, #0]
 800be8c:	685b      	ldr	r3, [r3, #4]
 800be8e:	4313      	orrs	r3, r2
 800be90:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800be92:	68fb      	ldr	r3, [r7, #12]
 800be94:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800be98:	683b      	ldr	r3, [r7, #0]
 800be9a:	681b      	ldr	r3, [r3, #0]
 800be9c:	4313      	orrs	r3, r2
 800be9e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800bea0:	68fb      	ldr	r3, [r7, #12]
 800bea2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800bea6:	683b      	ldr	r3, [r7, #0]
 800bea8:	691b      	ldr	r3, [r3, #16]
 800beaa:	4313      	orrs	r3, r2
 800beac:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800beae:	68fb      	ldr	r3, [r7, #12]
 800beb0:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800beb4:	683b      	ldr	r3, [r7, #0]
 800beb6:	695b      	ldr	r3, [r3, #20]
 800beb8:	4313      	orrs	r3, r2
 800beba:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800bebc:	68fb      	ldr	r3, [r7, #12]
 800bebe:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800bec2:	683b      	ldr	r3, [r7, #0]
 800bec4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bec6:	4313      	orrs	r3, r2
 800bec8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800beca:	68fb      	ldr	r3, [r7, #12]
 800becc:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 800bed0:	683b      	ldr	r3, [r7, #0]
 800bed2:	699b      	ldr	r3, [r3, #24]
 800bed4:	041b      	lsls	r3, r3, #16
 800bed6:	4313      	orrs	r3, r2
 800bed8:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 800beda:	687b      	ldr	r3, [r7, #4]
 800bedc:	681b      	ldr	r3, [r3, #0]
 800bede:	4a27      	ldr	r2, [pc, #156]	; (800bf7c <HAL_TIMEx_ConfigBreakDeadTime+0x138>)
 800bee0:	4293      	cmp	r3, r2
 800bee2:	d004      	beq.n	800beee <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 800bee4:	687b      	ldr	r3, [r7, #4]
 800bee6:	681b      	ldr	r3, [r3, #0]
 800bee8:	4a25      	ldr	r2, [pc, #148]	; (800bf80 <HAL_TIMEx_ConfigBreakDeadTime+0x13c>)
 800beea:	4293      	cmp	r3, r2
 800beec:	d106      	bne.n	800befc <HAL_TIMEx_ConfigBreakDeadTime+0xb8>
  {
    /* Check the parameters */
    assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

    /* Set BREAK AF mode */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 800beee:	68fb      	ldr	r3, [r7, #12]
 800bef0:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 800bef4:	683b      	ldr	r3, [r7, #0]
 800bef6:	69db      	ldr	r3, [r3, #28]
 800bef8:	4313      	orrs	r3, r2
 800befa:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800befc:	687b      	ldr	r3, [r7, #4]
 800befe:	681b      	ldr	r3, [r3, #0]
 800bf00:	4a1e      	ldr	r2, [pc, #120]	; (800bf7c <HAL_TIMEx_ConfigBreakDeadTime+0x138>)
 800bf02:	4293      	cmp	r3, r2
 800bf04:	d004      	beq.n	800bf10 <HAL_TIMEx_ConfigBreakDeadTime+0xcc>
 800bf06:	687b      	ldr	r3, [r7, #4]
 800bf08:	681b      	ldr	r3, [r3, #0]
 800bf0a:	4a1d      	ldr	r2, [pc, #116]	; (800bf80 <HAL_TIMEx_ConfigBreakDeadTime+0x13c>)
 800bf0c:	4293      	cmp	r3, r2
 800bf0e:	d126      	bne.n	800bf5e <HAL_TIMEx_ConfigBreakDeadTime+0x11a>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800bf10:	68fb      	ldr	r3, [r7, #12]
 800bf12:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 800bf16:	683b      	ldr	r3, [r7, #0]
 800bf18:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800bf1a:	051b      	lsls	r3, r3, #20
 800bf1c:	4313      	orrs	r3, r2
 800bf1e:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800bf20:	68fb      	ldr	r3, [r7, #12]
 800bf22:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 800bf26:	683b      	ldr	r3, [r7, #0]
 800bf28:	6a1b      	ldr	r3, [r3, #32]
 800bf2a:	4313      	orrs	r3, r2
 800bf2c:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800bf2e:	68fb      	ldr	r3, [r7, #12]
 800bf30:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 800bf34:	683b      	ldr	r3, [r7, #0]
 800bf36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bf38:	4313      	orrs	r3, r2
 800bf3a:	60fb      	str	r3, [r7, #12]

    if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 800bf3c:	687b      	ldr	r3, [r7, #4]
 800bf3e:	681b      	ldr	r3, [r3, #0]
 800bf40:	4a0e      	ldr	r2, [pc, #56]	; (800bf7c <HAL_TIMEx_ConfigBreakDeadTime+0x138>)
 800bf42:	4293      	cmp	r3, r2
 800bf44:	d004      	beq.n	800bf50 <HAL_TIMEx_ConfigBreakDeadTime+0x10c>
 800bf46:	687b      	ldr	r3, [r7, #4]
 800bf48:	681b      	ldr	r3, [r3, #0]
 800bf4a:	4a0d      	ldr	r2, [pc, #52]	; (800bf80 <HAL_TIMEx_ConfigBreakDeadTime+0x13c>)
 800bf4c:	4293      	cmp	r3, r2
 800bf4e:	d106      	bne.n	800bf5e <HAL_TIMEx_ConfigBreakDeadTime+0x11a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

      /* Set BREAK2 AF mode */
      MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 800bf50:	68fb      	ldr	r3, [r7, #12]
 800bf52:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 800bf56:	683b      	ldr	r3, [r7, #0]
 800bf58:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bf5a:	4313      	orrs	r3, r2
 800bf5c:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800bf5e:	687b      	ldr	r3, [r7, #4]
 800bf60:	681b      	ldr	r3, [r3, #0]
 800bf62:	68fa      	ldr	r2, [r7, #12]
 800bf64:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800bf66:	687b      	ldr	r3, [r7, #4]
 800bf68:	2200      	movs	r2, #0
 800bf6a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800bf6e:	2300      	movs	r3, #0
}
 800bf70:	4618      	mov	r0, r3
 800bf72:	3714      	adds	r7, #20
 800bf74:	46bd      	mov	sp, r7
 800bf76:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf7a:	4770      	bx	lr
 800bf7c:	40012c00 	.word	0x40012c00
 800bf80:	40013400 	.word	0x40013400

0800bf84 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800bf84:	b580      	push	{r7, lr}
 800bf86:	b082      	sub	sp, #8
 800bf88:	af00      	add	r7, sp, #0
 800bf8a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800bf8c:	687b      	ldr	r3, [r7, #4]
 800bf8e:	2b00      	cmp	r3, #0
 800bf90:	d101      	bne.n	800bf96 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800bf92:	2301      	movs	r3, #1
 800bf94:	e042      	b.n	800c01c <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800bf96:	687b      	ldr	r3, [r7, #4]
 800bf98:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800bf9c:	2b00      	cmp	r3, #0
 800bf9e:	d106      	bne.n	800bfae <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800bfa0:	687b      	ldr	r3, [r7, #4]
 800bfa2:	2200      	movs	r2, #0
 800bfa4:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800bfa8:	6878      	ldr	r0, [r7, #4]
 800bfaa:	f7fc faaf 	bl	800850c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800bfae:	687b      	ldr	r3, [r7, #4]
 800bfb0:	2224      	movs	r2, #36	; 0x24
 800bfb2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 800bfb6:	687b      	ldr	r3, [r7, #4]
 800bfb8:	681b      	ldr	r3, [r3, #0]
 800bfba:	681a      	ldr	r2, [r3, #0]
 800bfbc:	687b      	ldr	r3, [r7, #4]
 800bfbe:	681b      	ldr	r3, [r3, #0]
 800bfc0:	f022 0201 	bic.w	r2, r2, #1
 800bfc4:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800bfc6:	6878      	ldr	r0, [r7, #4]
 800bfc8:	f000 fcb0 	bl	800c92c <UART_SetConfig>
 800bfcc:	4603      	mov	r3, r0
 800bfce:	2b01      	cmp	r3, #1
 800bfd0:	d101      	bne.n	800bfd6 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 800bfd2:	2301      	movs	r3, #1
 800bfd4:	e022      	b.n	800c01c <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800bfd6:	687b      	ldr	r3, [r7, #4]
 800bfd8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800bfda:	2b00      	cmp	r3, #0
 800bfdc:	d002      	beq.n	800bfe4 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 800bfde:	6878      	ldr	r0, [r7, #4]
 800bfe0:	f000 ff70 	bl	800cec4 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800bfe4:	687b      	ldr	r3, [r7, #4]
 800bfe6:	681b      	ldr	r3, [r3, #0]
 800bfe8:	685a      	ldr	r2, [r3, #4]
 800bfea:	687b      	ldr	r3, [r7, #4]
 800bfec:	681b      	ldr	r3, [r3, #0]
 800bfee:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800bff2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800bff4:	687b      	ldr	r3, [r7, #4]
 800bff6:	681b      	ldr	r3, [r3, #0]
 800bff8:	689a      	ldr	r2, [r3, #8]
 800bffa:	687b      	ldr	r3, [r7, #4]
 800bffc:	681b      	ldr	r3, [r3, #0]
 800bffe:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800c002:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800c004:	687b      	ldr	r3, [r7, #4]
 800c006:	681b      	ldr	r3, [r3, #0]
 800c008:	681a      	ldr	r2, [r3, #0]
 800c00a:	687b      	ldr	r3, [r7, #4]
 800c00c:	681b      	ldr	r3, [r3, #0]
 800c00e:	f042 0201 	orr.w	r2, r2, #1
 800c012:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800c014:	6878      	ldr	r0, [r7, #4]
 800c016:	f000 fff7 	bl	800d008 <UART_CheckIdleState>
 800c01a:	4603      	mov	r3, r0
}
 800c01c:	4618      	mov	r0, r3
 800c01e:	3708      	adds	r7, #8
 800c020:	46bd      	mov	sp, r7
 800c022:	bd80      	pop	{r7, pc}

0800c024 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800c024:	b580      	push	{r7, lr}
 800c026:	b08a      	sub	sp, #40	; 0x28
 800c028:	af02      	add	r7, sp, #8
 800c02a:	60f8      	str	r0, [r7, #12]
 800c02c:	60b9      	str	r1, [r7, #8]
 800c02e:	603b      	str	r3, [r7, #0]
 800c030:	4613      	mov	r3, r2
 800c032:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800c034:	68fb      	ldr	r3, [r7, #12]
 800c036:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800c03a:	2b20      	cmp	r3, #32
 800c03c:	f040 8083 	bne.w	800c146 <HAL_UART_Transmit+0x122>
  {
    if ((pData == NULL) || (Size == 0U))
 800c040:	68bb      	ldr	r3, [r7, #8]
 800c042:	2b00      	cmp	r3, #0
 800c044:	d002      	beq.n	800c04c <HAL_UART_Transmit+0x28>
 800c046:	88fb      	ldrh	r3, [r7, #6]
 800c048:	2b00      	cmp	r3, #0
 800c04a:	d101      	bne.n	800c050 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 800c04c:	2301      	movs	r3, #1
 800c04e:	e07b      	b.n	800c148 <HAL_UART_Transmit+0x124>
    }

    __HAL_LOCK(huart);
 800c050:	68fb      	ldr	r3, [r7, #12]
 800c052:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800c056:	2b01      	cmp	r3, #1
 800c058:	d101      	bne.n	800c05e <HAL_UART_Transmit+0x3a>
 800c05a:	2302      	movs	r3, #2
 800c05c:	e074      	b.n	800c148 <HAL_UART_Transmit+0x124>
 800c05e:	68fb      	ldr	r3, [r7, #12]
 800c060:	2201      	movs	r2, #1
 800c062:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c066:	68fb      	ldr	r3, [r7, #12]
 800c068:	2200      	movs	r2, #0
 800c06a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800c06e:	68fb      	ldr	r3, [r7, #12]
 800c070:	2221      	movs	r2, #33	; 0x21
 800c072:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800c076:	f7fc fde9 	bl	8008c4c <HAL_GetTick>
 800c07a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800c07c:	68fb      	ldr	r3, [r7, #12]
 800c07e:	88fa      	ldrh	r2, [r7, #6]
 800c080:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 800c084:	68fb      	ldr	r3, [r7, #12]
 800c086:	88fa      	ldrh	r2, [r7, #6]
 800c088:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800c08c:	68fb      	ldr	r3, [r7, #12]
 800c08e:	689b      	ldr	r3, [r3, #8]
 800c090:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800c094:	d108      	bne.n	800c0a8 <HAL_UART_Transmit+0x84>
 800c096:	68fb      	ldr	r3, [r7, #12]
 800c098:	691b      	ldr	r3, [r3, #16]
 800c09a:	2b00      	cmp	r3, #0
 800c09c:	d104      	bne.n	800c0a8 <HAL_UART_Transmit+0x84>
    {
      pdata8bits  = NULL;
 800c09e:	2300      	movs	r3, #0
 800c0a0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800c0a2:	68bb      	ldr	r3, [r7, #8]
 800c0a4:	61bb      	str	r3, [r7, #24]
 800c0a6:	e003      	b.n	800c0b0 <HAL_UART_Transmit+0x8c>
    }
    else
    {
      pdata8bits  = pData;
 800c0a8:	68bb      	ldr	r3, [r7, #8]
 800c0aa:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800c0ac:	2300      	movs	r3, #0
 800c0ae:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 800c0b0:	68fb      	ldr	r3, [r7, #12]
 800c0b2:	2200      	movs	r2, #0
 800c0b4:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    while (huart->TxXferCount > 0U)
 800c0b8:	e02c      	b.n	800c114 <HAL_UART_Transmit+0xf0>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800c0ba:	683b      	ldr	r3, [r7, #0]
 800c0bc:	9300      	str	r3, [sp, #0]
 800c0be:	697b      	ldr	r3, [r7, #20]
 800c0c0:	2200      	movs	r2, #0
 800c0c2:	2180      	movs	r1, #128	; 0x80
 800c0c4:	68f8      	ldr	r0, [r7, #12]
 800c0c6:	f000 ffea 	bl	800d09e <UART_WaitOnFlagUntilTimeout>
 800c0ca:	4603      	mov	r3, r0
 800c0cc:	2b00      	cmp	r3, #0
 800c0ce:	d001      	beq.n	800c0d4 <HAL_UART_Transmit+0xb0>
      {
        return HAL_TIMEOUT;
 800c0d0:	2303      	movs	r3, #3
 800c0d2:	e039      	b.n	800c148 <HAL_UART_Transmit+0x124>
      }
      if (pdata8bits == NULL)
 800c0d4:	69fb      	ldr	r3, [r7, #28]
 800c0d6:	2b00      	cmp	r3, #0
 800c0d8:	d10b      	bne.n	800c0f2 <HAL_UART_Transmit+0xce>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800c0da:	69bb      	ldr	r3, [r7, #24]
 800c0dc:	881b      	ldrh	r3, [r3, #0]
 800c0de:	461a      	mov	r2, r3
 800c0e0:	68fb      	ldr	r3, [r7, #12]
 800c0e2:	681b      	ldr	r3, [r3, #0]
 800c0e4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800c0e8:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800c0ea:	69bb      	ldr	r3, [r7, #24]
 800c0ec:	3302      	adds	r3, #2
 800c0ee:	61bb      	str	r3, [r7, #24]
 800c0f0:	e007      	b.n	800c102 <HAL_UART_Transmit+0xde>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800c0f2:	69fb      	ldr	r3, [r7, #28]
 800c0f4:	781a      	ldrb	r2, [r3, #0]
 800c0f6:	68fb      	ldr	r3, [r7, #12]
 800c0f8:	681b      	ldr	r3, [r3, #0]
 800c0fa:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 800c0fc:	69fb      	ldr	r3, [r7, #28]
 800c0fe:	3301      	adds	r3, #1
 800c100:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800c102:	68fb      	ldr	r3, [r7, #12]
 800c104:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 800c108:	b29b      	uxth	r3, r3
 800c10a:	3b01      	subs	r3, #1
 800c10c:	b29a      	uxth	r2, r3
 800c10e:	68fb      	ldr	r3, [r7, #12]
 800c110:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 800c114:	68fb      	ldr	r3, [r7, #12]
 800c116:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 800c11a:	b29b      	uxth	r3, r3
 800c11c:	2b00      	cmp	r3, #0
 800c11e:	d1cc      	bne.n	800c0ba <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800c120:	683b      	ldr	r3, [r7, #0]
 800c122:	9300      	str	r3, [sp, #0]
 800c124:	697b      	ldr	r3, [r7, #20]
 800c126:	2200      	movs	r2, #0
 800c128:	2140      	movs	r1, #64	; 0x40
 800c12a:	68f8      	ldr	r0, [r7, #12]
 800c12c:	f000 ffb7 	bl	800d09e <UART_WaitOnFlagUntilTimeout>
 800c130:	4603      	mov	r3, r0
 800c132:	2b00      	cmp	r3, #0
 800c134:	d001      	beq.n	800c13a <HAL_UART_Transmit+0x116>
    {
      return HAL_TIMEOUT;
 800c136:	2303      	movs	r3, #3
 800c138:	e006      	b.n	800c148 <HAL_UART_Transmit+0x124>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800c13a:	68fb      	ldr	r3, [r7, #12]
 800c13c:	2220      	movs	r2, #32
 800c13e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    return HAL_OK;
 800c142:	2300      	movs	r3, #0
 800c144:	e000      	b.n	800c148 <HAL_UART_Transmit+0x124>
  }
  else
  {
    return HAL_BUSY;
 800c146:	2302      	movs	r3, #2
  }
}
 800c148:	4618      	mov	r0, r3
 800c14a:	3720      	adds	r7, #32
 800c14c:	46bd      	mov	sp, r7
 800c14e:	bd80      	pop	{r7, pc}

0800c150 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800c150:	b580      	push	{r7, lr}
 800c152:	b08a      	sub	sp, #40	; 0x28
 800c154:	af00      	add	r7, sp, #0
 800c156:	60f8      	str	r0, [r7, #12]
 800c158:	60b9      	str	r1, [r7, #8]
 800c15a:	4613      	mov	r3, r2
 800c15c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800c15e:	68fb      	ldr	r3, [r7, #12]
 800c160:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c164:	2b20      	cmp	r3, #32
 800c166:	d142      	bne.n	800c1ee <HAL_UART_Receive_IT+0x9e>
  {
    if ((pData == NULL) || (Size == 0U))
 800c168:	68bb      	ldr	r3, [r7, #8]
 800c16a:	2b00      	cmp	r3, #0
 800c16c:	d002      	beq.n	800c174 <HAL_UART_Receive_IT+0x24>
 800c16e:	88fb      	ldrh	r3, [r7, #6]
 800c170:	2b00      	cmp	r3, #0
 800c172:	d101      	bne.n	800c178 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 800c174:	2301      	movs	r3, #1
 800c176:	e03b      	b.n	800c1f0 <HAL_UART_Receive_IT+0xa0>
    }

    __HAL_LOCK(huart);
 800c178:	68fb      	ldr	r3, [r7, #12]
 800c17a:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800c17e:	2b01      	cmp	r3, #1
 800c180:	d101      	bne.n	800c186 <HAL_UART_Receive_IT+0x36>
 800c182:	2302      	movs	r3, #2
 800c184:	e034      	b.n	800c1f0 <HAL_UART_Receive_IT+0xa0>
 800c186:	68fb      	ldr	r3, [r7, #12]
 800c188:	2201      	movs	r2, #1
 800c18a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c18e:	68fb      	ldr	r3, [r7, #12]
 800c190:	2200      	movs	r2, #0
 800c192:	66da      	str	r2, [r3, #108]	; 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800c194:	68fb      	ldr	r3, [r7, #12]
 800c196:	681b      	ldr	r3, [r3, #0]
 800c198:	4a17      	ldr	r2, [pc, #92]	; (800c1f8 <HAL_UART_Receive_IT+0xa8>)
 800c19a:	4293      	cmp	r3, r2
 800c19c:	d01f      	beq.n	800c1de <HAL_UART_Receive_IT+0x8e>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800c19e:	68fb      	ldr	r3, [r7, #12]
 800c1a0:	681b      	ldr	r3, [r3, #0]
 800c1a2:	685b      	ldr	r3, [r3, #4]
 800c1a4:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800c1a8:	2b00      	cmp	r3, #0
 800c1aa:	d018      	beq.n	800c1de <HAL_UART_Receive_IT+0x8e>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800c1ac:	68fb      	ldr	r3, [r7, #12]
 800c1ae:	681b      	ldr	r3, [r3, #0]
 800c1b0:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c1b2:	697b      	ldr	r3, [r7, #20]
 800c1b4:	e853 3f00 	ldrex	r3, [r3]
 800c1b8:	613b      	str	r3, [r7, #16]
   return(result);
 800c1ba:	693b      	ldr	r3, [r7, #16]
 800c1bc:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800c1c0:	627b      	str	r3, [r7, #36]	; 0x24
 800c1c2:	68fb      	ldr	r3, [r7, #12]
 800c1c4:	681b      	ldr	r3, [r3, #0]
 800c1c6:	461a      	mov	r2, r3
 800c1c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c1ca:	623b      	str	r3, [r7, #32]
 800c1cc:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c1ce:	69f9      	ldr	r1, [r7, #28]
 800c1d0:	6a3a      	ldr	r2, [r7, #32]
 800c1d2:	e841 2300 	strex	r3, r2, [r1]
 800c1d6:	61bb      	str	r3, [r7, #24]
   return(result);
 800c1d8:	69bb      	ldr	r3, [r7, #24]
 800c1da:	2b00      	cmp	r3, #0
 800c1dc:	d1e6      	bne.n	800c1ac <HAL_UART_Receive_IT+0x5c>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 800c1de:	88fb      	ldrh	r3, [r7, #6]
 800c1e0:	461a      	mov	r2, r3
 800c1e2:	68b9      	ldr	r1, [r7, #8]
 800c1e4:	68f8      	ldr	r0, [r7, #12]
 800c1e6:	f001 f823 	bl	800d230 <UART_Start_Receive_IT>
 800c1ea:	4603      	mov	r3, r0
 800c1ec:	e000      	b.n	800c1f0 <HAL_UART_Receive_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 800c1ee:	2302      	movs	r3, #2
  }
}
 800c1f0:	4618      	mov	r0, r3
 800c1f2:	3728      	adds	r7, #40	; 0x28
 800c1f4:	46bd      	mov	sp, r7
 800c1f6:	bd80      	pop	{r7, pc}
 800c1f8:	40008000 	.word	0x40008000

0800c1fc <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800c1fc:	b580      	push	{r7, lr}
 800c1fe:	b08a      	sub	sp, #40	; 0x28
 800c200:	af00      	add	r7, sp, #0
 800c202:	60f8      	str	r0, [r7, #12]
 800c204:	60b9      	str	r1, [r7, #8]
 800c206:	4613      	mov	r3, r2
 800c208:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800c20a:	68fb      	ldr	r3, [r7, #12]
 800c20c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c210:	2b20      	cmp	r3, #32
 800c212:	d142      	bne.n	800c29a <HAL_UART_Receive_DMA+0x9e>
  {
    if ((pData == NULL) || (Size == 0U))
 800c214:	68bb      	ldr	r3, [r7, #8]
 800c216:	2b00      	cmp	r3, #0
 800c218:	d002      	beq.n	800c220 <HAL_UART_Receive_DMA+0x24>
 800c21a:	88fb      	ldrh	r3, [r7, #6]
 800c21c:	2b00      	cmp	r3, #0
 800c21e:	d101      	bne.n	800c224 <HAL_UART_Receive_DMA+0x28>
    {
      return HAL_ERROR;
 800c220:	2301      	movs	r3, #1
 800c222:	e03b      	b.n	800c29c <HAL_UART_Receive_DMA+0xa0>
    }

    __HAL_LOCK(huart);
 800c224:	68fb      	ldr	r3, [r7, #12]
 800c226:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800c22a:	2b01      	cmp	r3, #1
 800c22c:	d101      	bne.n	800c232 <HAL_UART_Receive_DMA+0x36>
 800c22e:	2302      	movs	r3, #2
 800c230:	e034      	b.n	800c29c <HAL_UART_Receive_DMA+0xa0>
 800c232:	68fb      	ldr	r3, [r7, #12]
 800c234:	2201      	movs	r2, #1
 800c236:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c23a:	68fb      	ldr	r3, [r7, #12]
 800c23c:	2200      	movs	r2, #0
 800c23e:	66da      	str	r2, [r3, #108]	; 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800c240:	68fb      	ldr	r3, [r7, #12]
 800c242:	681b      	ldr	r3, [r3, #0]
 800c244:	4a17      	ldr	r2, [pc, #92]	; (800c2a4 <HAL_UART_Receive_DMA+0xa8>)
 800c246:	4293      	cmp	r3, r2
 800c248:	d01f      	beq.n	800c28a <HAL_UART_Receive_DMA+0x8e>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800c24a:	68fb      	ldr	r3, [r7, #12]
 800c24c:	681b      	ldr	r3, [r3, #0]
 800c24e:	685b      	ldr	r3, [r3, #4]
 800c250:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800c254:	2b00      	cmp	r3, #0
 800c256:	d018      	beq.n	800c28a <HAL_UART_Receive_DMA+0x8e>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800c258:	68fb      	ldr	r3, [r7, #12]
 800c25a:	681b      	ldr	r3, [r3, #0]
 800c25c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c25e:	697b      	ldr	r3, [r7, #20]
 800c260:	e853 3f00 	ldrex	r3, [r3]
 800c264:	613b      	str	r3, [r7, #16]
   return(result);
 800c266:	693b      	ldr	r3, [r7, #16]
 800c268:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800c26c:	627b      	str	r3, [r7, #36]	; 0x24
 800c26e:	68fb      	ldr	r3, [r7, #12]
 800c270:	681b      	ldr	r3, [r3, #0]
 800c272:	461a      	mov	r2, r3
 800c274:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c276:	623b      	str	r3, [r7, #32]
 800c278:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c27a:	69f9      	ldr	r1, [r7, #28]
 800c27c:	6a3a      	ldr	r2, [r7, #32]
 800c27e:	e841 2300 	strex	r3, r2, [r1]
 800c282:	61bb      	str	r3, [r7, #24]
   return(result);
 800c284:	69bb      	ldr	r3, [r7, #24]
 800c286:	2b00      	cmp	r3, #0
 800c288:	d1e6      	bne.n	800c258 <HAL_UART_Receive_DMA+0x5c>
      }
    }

    return (UART_Start_Receive_DMA(huart, pData, Size));
 800c28a:	88fb      	ldrh	r3, [r7, #6]
 800c28c:	461a      	mov	r2, r3
 800c28e:	68b9      	ldr	r1, [r7, #8]
 800c290:	68f8      	ldr	r0, [r7, #12]
 800c292:	f001 f8f7 	bl	800d484 <UART_Start_Receive_DMA>
 800c296:	4603      	mov	r3, r0
 800c298:	e000      	b.n	800c29c <HAL_UART_Receive_DMA+0xa0>
  }
  else
  {
    return HAL_BUSY;
 800c29a:	2302      	movs	r3, #2
  }
}
 800c29c:	4618      	mov	r0, r3
 800c29e:	3728      	adds	r7, #40	; 0x28
 800c2a0:	46bd      	mov	sp, r7
 800c2a2:	bd80      	pop	{r7, pc}
 800c2a4:	40008000 	.word	0x40008000

0800c2a8 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800c2a8:	b580      	push	{r7, lr}
 800c2aa:	b0ba      	sub	sp, #232	; 0xe8
 800c2ac:	af00      	add	r7, sp, #0
 800c2ae:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800c2b0:	687b      	ldr	r3, [r7, #4]
 800c2b2:	681b      	ldr	r3, [r3, #0]
 800c2b4:	69db      	ldr	r3, [r3, #28]
 800c2b6:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800c2ba:	687b      	ldr	r3, [r7, #4]
 800c2bc:	681b      	ldr	r3, [r3, #0]
 800c2be:	681b      	ldr	r3, [r3, #0]
 800c2c0:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800c2c4:	687b      	ldr	r3, [r7, #4]
 800c2c6:	681b      	ldr	r3, [r3, #0]
 800c2c8:	689b      	ldr	r3, [r3, #8]
 800c2ca:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800c2ce:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 800c2d2:	f640 030f 	movw	r3, #2063	; 0x80f
 800c2d6:	4013      	ands	r3, r2
 800c2d8:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 800c2dc:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800c2e0:	2b00      	cmp	r3, #0
 800c2e2:	d11b      	bne.n	800c31c <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800c2e4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800c2e8:	f003 0320 	and.w	r3, r3, #32
 800c2ec:	2b00      	cmp	r3, #0
 800c2ee:	d015      	beq.n	800c31c <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800c2f0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800c2f4:	f003 0320 	and.w	r3, r3, #32
 800c2f8:	2b00      	cmp	r3, #0
 800c2fa:	d105      	bne.n	800c308 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800c2fc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800c300:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800c304:	2b00      	cmp	r3, #0
 800c306:	d009      	beq.n	800c31c <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 800c308:	687b      	ldr	r3, [r7, #4]
 800c30a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800c30c:	2b00      	cmp	r3, #0
 800c30e:	f000 82d6 	beq.w	800c8be <HAL_UART_IRQHandler+0x616>
      {
        huart->RxISR(huart);
 800c312:	687b      	ldr	r3, [r7, #4]
 800c314:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800c316:	6878      	ldr	r0, [r7, #4]
 800c318:	4798      	blx	r3
      }
      return;
 800c31a:	e2d0      	b.n	800c8be <HAL_UART_IRQHandler+0x616>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800c31c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800c320:	2b00      	cmp	r3, #0
 800c322:	f000 811f 	beq.w	800c564 <HAL_UART_IRQHandler+0x2bc>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800c326:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 800c32a:	4b8b      	ldr	r3, [pc, #556]	; (800c558 <HAL_UART_IRQHandler+0x2b0>)
 800c32c:	4013      	ands	r3, r2
 800c32e:	2b00      	cmp	r3, #0
 800c330:	d106      	bne.n	800c340 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800c332:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 800c336:	4b89      	ldr	r3, [pc, #548]	; (800c55c <HAL_UART_IRQHandler+0x2b4>)
 800c338:	4013      	ands	r3, r2
 800c33a:	2b00      	cmp	r3, #0
 800c33c:	f000 8112 	beq.w	800c564 <HAL_UART_IRQHandler+0x2bc>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800c340:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800c344:	f003 0301 	and.w	r3, r3, #1
 800c348:	2b00      	cmp	r3, #0
 800c34a:	d011      	beq.n	800c370 <HAL_UART_IRQHandler+0xc8>
 800c34c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800c350:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c354:	2b00      	cmp	r3, #0
 800c356:	d00b      	beq.n	800c370 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800c358:	687b      	ldr	r3, [r7, #4]
 800c35a:	681b      	ldr	r3, [r3, #0]
 800c35c:	2201      	movs	r2, #1
 800c35e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800c360:	687b      	ldr	r3, [r7, #4]
 800c362:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800c366:	f043 0201 	orr.w	r2, r3, #1
 800c36a:	687b      	ldr	r3, [r7, #4]
 800c36c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800c370:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800c374:	f003 0302 	and.w	r3, r3, #2
 800c378:	2b00      	cmp	r3, #0
 800c37a:	d011      	beq.n	800c3a0 <HAL_UART_IRQHandler+0xf8>
 800c37c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800c380:	f003 0301 	and.w	r3, r3, #1
 800c384:	2b00      	cmp	r3, #0
 800c386:	d00b      	beq.n	800c3a0 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800c388:	687b      	ldr	r3, [r7, #4]
 800c38a:	681b      	ldr	r3, [r3, #0]
 800c38c:	2202      	movs	r2, #2
 800c38e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800c390:	687b      	ldr	r3, [r7, #4]
 800c392:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800c396:	f043 0204 	orr.w	r2, r3, #4
 800c39a:	687b      	ldr	r3, [r7, #4]
 800c39c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800c3a0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800c3a4:	f003 0304 	and.w	r3, r3, #4
 800c3a8:	2b00      	cmp	r3, #0
 800c3aa:	d011      	beq.n	800c3d0 <HAL_UART_IRQHandler+0x128>
 800c3ac:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800c3b0:	f003 0301 	and.w	r3, r3, #1
 800c3b4:	2b00      	cmp	r3, #0
 800c3b6:	d00b      	beq.n	800c3d0 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800c3b8:	687b      	ldr	r3, [r7, #4]
 800c3ba:	681b      	ldr	r3, [r3, #0]
 800c3bc:	2204      	movs	r2, #4
 800c3be:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800c3c0:	687b      	ldr	r3, [r7, #4]
 800c3c2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800c3c6:	f043 0202 	orr.w	r2, r3, #2
 800c3ca:	687b      	ldr	r3, [r7, #4]
 800c3cc:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800c3d0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800c3d4:	f003 0308 	and.w	r3, r3, #8
 800c3d8:	2b00      	cmp	r3, #0
 800c3da:	d017      	beq.n	800c40c <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800c3dc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800c3e0:	f003 0320 	and.w	r3, r3, #32
 800c3e4:	2b00      	cmp	r3, #0
 800c3e6:	d105      	bne.n	800c3f4 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800c3e8:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 800c3ec:	4b5a      	ldr	r3, [pc, #360]	; (800c558 <HAL_UART_IRQHandler+0x2b0>)
 800c3ee:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800c3f0:	2b00      	cmp	r3, #0
 800c3f2:	d00b      	beq.n	800c40c <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800c3f4:	687b      	ldr	r3, [r7, #4]
 800c3f6:	681b      	ldr	r3, [r3, #0]
 800c3f8:	2208      	movs	r2, #8
 800c3fa:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800c3fc:	687b      	ldr	r3, [r7, #4]
 800c3fe:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800c402:	f043 0208 	orr.w	r2, r3, #8
 800c406:	687b      	ldr	r3, [r7, #4]
 800c408:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800c40c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800c410:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800c414:	2b00      	cmp	r3, #0
 800c416:	d012      	beq.n	800c43e <HAL_UART_IRQHandler+0x196>
 800c418:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800c41c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800c420:	2b00      	cmp	r3, #0
 800c422:	d00c      	beq.n	800c43e <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800c424:	687b      	ldr	r3, [r7, #4]
 800c426:	681b      	ldr	r3, [r3, #0]
 800c428:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800c42c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800c42e:	687b      	ldr	r3, [r7, #4]
 800c430:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800c434:	f043 0220 	orr.w	r2, r3, #32
 800c438:	687b      	ldr	r3, [r7, #4]
 800c43a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800c43e:	687b      	ldr	r3, [r7, #4]
 800c440:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800c444:	2b00      	cmp	r3, #0
 800c446:	f000 823c 	beq.w	800c8c2 <HAL_UART_IRQHandler+0x61a>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800c44a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800c44e:	f003 0320 	and.w	r3, r3, #32
 800c452:	2b00      	cmp	r3, #0
 800c454:	d013      	beq.n	800c47e <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800c456:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800c45a:	f003 0320 	and.w	r3, r3, #32
 800c45e:	2b00      	cmp	r3, #0
 800c460:	d105      	bne.n	800c46e <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800c462:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800c466:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800c46a:	2b00      	cmp	r3, #0
 800c46c:	d007      	beq.n	800c47e <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800c46e:	687b      	ldr	r3, [r7, #4]
 800c470:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800c472:	2b00      	cmp	r3, #0
 800c474:	d003      	beq.n	800c47e <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800c476:	687b      	ldr	r3, [r7, #4]
 800c478:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800c47a:	6878      	ldr	r0, [r7, #4]
 800c47c:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800c47e:	687b      	ldr	r3, [r7, #4]
 800c480:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800c484:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800c488:	687b      	ldr	r3, [r7, #4]
 800c48a:	681b      	ldr	r3, [r3, #0]
 800c48c:	689b      	ldr	r3, [r3, #8]
 800c48e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c492:	2b40      	cmp	r3, #64	; 0x40
 800c494:	d005      	beq.n	800c4a2 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800c496:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800c49a:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800c49e:	2b00      	cmp	r3, #0
 800c4a0:	d04f      	beq.n	800c542 <HAL_UART_IRQHandler+0x29a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800c4a2:	6878      	ldr	r0, [r7, #4]
 800c4a4:	f001 f8d7 	bl	800d656 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c4a8:	687b      	ldr	r3, [r7, #4]
 800c4aa:	681b      	ldr	r3, [r3, #0]
 800c4ac:	689b      	ldr	r3, [r3, #8]
 800c4ae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c4b2:	2b40      	cmp	r3, #64	; 0x40
 800c4b4:	d141      	bne.n	800c53a <HAL_UART_IRQHandler+0x292>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800c4b6:	687b      	ldr	r3, [r7, #4]
 800c4b8:	681b      	ldr	r3, [r3, #0]
 800c4ba:	3308      	adds	r3, #8
 800c4bc:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c4c0:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800c4c4:	e853 3f00 	ldrex	r3, [r3]
 800c4c8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 800c4cc:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800c4d0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800c4d4:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800c4d8:	687b      	ldr	r3, [r7, #4]
 800c4da:	681b      	ldr	r3, [r3, #0]
 800c4dc:	3308      	adds	r3, #8
 800c4de:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800c4e2:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800c4e6:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c4ea:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800c4ee:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800c4f2:	e841 2300 	strex	r3, r2, [r1]
 800c4f6:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800c4fa:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800c4fe:	2b00      	cmp	r3, #0
 800c500:	d1d9      	bne.n	800c4b6 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800c502:	687b      	ldr	r3, [r7, #4]
 800c504:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800c506:	2b00      	cmp	r3, #0
 800c508:	d013      	beq.n	800c532 <HAL_UART_IRQHandler+0x28a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800c50a:	687b      	ldr	r3, [r7, #4]
 800c50c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800c50e:	4a14      	ldr	r2, [pc, #80]	; (800c560 <HAL_UART_IRQHandler+0x2b8>)
 800c510:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800c512:	687b      	ldr	r3, [r7, #4]
 800c514:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800c516:	4618      	mov	r0, r3
 800c518:	f7fd f850 	bl	80095bc <HAL_DMA_Abort_IT>
 800c51c:	4603      	mov	r3, r0
 800c51e:	2b00      	cmp	r3, #0
 800c520:	d017      	beq.n	800c552 <HAL_UART_IRQHandler+0x2aa>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800c522:	687b      	ldr	r3, [r7, #4]
 800c524:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800c526:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c528:	687a      	ldr	r2, [r7, #4]
 800c52a:	6fd2      	ldr	r2, [r2, #124]	; 0x7c
 800c52c:	4610      	mov	r0, r2
 800c52e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c530:	e00f      	b.n	800c552 <HAL_UART_IRQHandler+0x2aa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800c532:	6878      	ldr	r0, [r7, #4]
 800c534:	f000 f9e4 	bl	800c900 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c538:	e00b      	b.n	800c552 <HAL_UART_IRQHandler+0x2aa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800c53a:	6878      	ldr	r0, [r7, #4]
 800c53c:	f000 f9e0 	bl	800c900 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c540:	e007      	b.n	800c552 <HAL_UART_IRQHandler+0x2aa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800c542:	6878      	ldr	r0, [r7, #4]
 800c544:	f000 f9dc 	bl	800c900 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c548:	687b      	ldr	r3, [r7, #4]
 800c54a:	2200      	movs	r2, #0
 800c54c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      }
    }
    return;
 800c550:	e1b7      	b.n	800c8c2 <HAL_UART_IRQHandler+0x61a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c552:	bf00      	nop
    return;
 800c554:	e1b5      	b.n	800c8c2 <HAL_UART_IRQHandler+0x61a>
 800c556:	bf00      	nop
 800c558:	10000001 	.word	0x10000001
 800c55c:	04000120 	.word	0x04000120
 800c560:	0800d901 	.word	0x0800d901

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c564:	687b      	ldr	r3, [r7, #4]
 800c566:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800c568:	2b01      	cmp	r3, #1
 800c56a:	f040 814a 	bne.w	800c802 <HAL_UART_IRQHandler+0x55a>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800c56e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800c572:	f003 0310 	and.w	r3, r3, #16
 800c576:	2b00      	cmp	r3, #0
 800c578:	f000 8143 	beq.w	800c802 <HAL_UART_IRQHandler+0x55a>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800c57c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800c580:	f003 0310 	and.w	r3, r3, #16
 800c584:	2b00      	cmp	r3, #0
 800c586:	f000 813c 	beq.w	800c802 <HAL_UART_IRQHandler+0x55a>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800c58a:	687b      	ldr	r3, [r7, #4]
 800c58c:	681b      	ldr	r3, [r3, #0]
 800c58e:	2210      	movs	r2, #16
 800c590:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c592:	687b      	ldr	r3, [r7, #4]
 800c594:	681b      	ldr	r3, [r3, #0]
 800c596:	689b      	ldr	r3, [r3, #8]
 800c598:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c59c:	2b40      	cmp	r3, #64	; 0x40
 800c59e:	f040 80b5 	bne.w	800c70c <HAL_UART_IRQHandler+0x464>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800c5a2:	687b      	ldr	r3, [r7, #4]
 800c5a4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800c5a6:	681b      	ldr	r3, [r3, #0]
 800c5a8:	685b      	ldr	r3, [r3, #4]
 800c5aa:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 800c5ae:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 800c5b2:	2b00      	cmp	r3, #0
 800c5b4:	f000 8187 	beq.w	800c8c6 <HAL_UART_IRQHandler+0x61e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800c5b8:	687b      	ldr	r3, [r7, #4]
 800c5ba:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800c5be:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800c5c2:	429a      	cmp	r2, r3
 800c5c4:	f080 817f 	bcs.w	800c8c6 <HAL_UART_IRQHandler+0x61e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800c5c8:	687b      	ldr	r3, [r7, #4]
 800c5ca:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800c5ce:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800c5d2:	687b      	ldr	r3, [r7, #4]
 800c5d4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800c5d6:	681b      	ldr	r3, [r3, #0]
 800c5d8:	681b      	ldr	r3, [r3, #0]
 800c5da:	f003 0320 	and.w	r3, r3, #32
 800c5de:	2b00      	cmp	r3, #0
 800c5e0:	f040 8086 	bne.w	800c6f0 <HAL_UART_IRQHandler+0x448>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800c5e4:	687b      	ldr	r3, [r7, #4]
 800c5e6:	681b      	ldr	r3, [r3, #0]
 800c5e8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c5ec:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800c5f0:	e853 3f00 	ldrex	r3, [r3]
 800c5f4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 800c5f8:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800c5fc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800c600:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800c604:	687b      	ldr	r3, [r7, #4]
 800c606:	681b      	ldr	r3, [r3, #0]
 800c608:	461a      	mov	r2, r3
 800c60a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800c60e:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800c612:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c616:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800c61a:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800c61e:	e841 2300 	strex	r3, r2, [r1]
 800c622:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800c626:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800c62a:	2b00      	cmp	r3, #0
 800c62c:	d1da      	bne.n	800c5e4 <HAL_UART_IRQHandler+0x33c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c62e:	687b      	ldr	r3, [r7, #4]
 800c630:	681b      	ldr	r3, [r3, #0]
 800c632:	3308      	adds	r3, #8
 800c634:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c636:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800c638:	e853 3f00 	ldrex	r3, [r3]
 800c63c:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800c63e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800c640:	f023 0301 	bic.w	r3, r3, #1
 800c644:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800c648:	687b      	ldr	r3, [r7, #4]
 800c64a:	681b      	ldr	r3, [r3, #0]
 800c64c:	3308      	adds	r3, #8
 800c64e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800c652:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800c656:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c658:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800c65a:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800c65e:	e841 2300 	strex	r3, r2, [r1]
 800c662:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 800c664:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800c666:	2b00      	cmp	r3, #0
 800c668:	d1e1      	bne.n	800c62e <HAL_UART_IRQHandler+0x386>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800c66a:	687b      	ldr	r3, [r7, #4]
 800c66c:	681b      	ldr	r3, [r3, #0]
 800c66e:	3308      	adds	r3, #8
 800c670:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c672:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800c674:	e853 3f00 	ldrex	r3, [r3]
 800c678:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800c67a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800c67c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800c680:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800c684:	687b      	ldr	r3, [r7, #4]
 800c686:	681b      	ldr	r3, [r3, #0]
 800c688:	3308      	adds	r3, #8
 800c68a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800c68e:	66fa      	str	r2, [r7, #108]	; 0x6c
 800c690:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c692:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800c694:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800c696:	e841 2300 	strex	r3, r2, [r1]
 800c69a:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 800c69c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800c69e:	2b00      	cmp	r3, #0
 800c6a0:	d1e3      	bne.n	800c66a <HAL_UART_IRQHandler+0x3c2>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800c6a2:	687b      	ldr	r3, [r7, #4]
 800c6a4:	2220      	movs	r2, #32
 800c6a6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c6aa:	687b      	ldr	r3, [r7, #4]
 800c6ac:	2200      	movs	r2, #0
 800c6ae:	66da      	str	r2, [r3, #108]	; 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c6b0:	687b      	ldr	r3, [r7, #4]
 800c6b2:	681b      	ldr	r3, [r3, #0]
 800c6b4:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c6b6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800c6b8:	e853 3f00 	ldrex	r3, [r3]
 800c6bc:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800c6be:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800c6c0:	f023 0310 	bic.w	r3, r3, #16
 800c6c4:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800c6c8:	687b      	ldr	r3, [r7, #4]
 800c6ca:	681b      	ldr	r3, [r3, #0]
 800c6cc:	461a      	mov	r2, r3
 800c6ce:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800c6d2:	65bb      	str	r3, [r7, #88]	; 0x58
 800c6d4:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c6d6:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800c6d8:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800c6da:	e841 2300 	strex	r3, r2, [r1]
 800c6de:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800c6e0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800c6e2:	2b00      	cmp	r3, #0
 800c6e4:	d1e4      	bne.n	800c6b0 <HAL_UART_IRQHandler+0x408>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800c6e6:	687b      	ldr	r3, [r7, #4]
 800c6e8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800c6ea:	4618      	mov	r0, r3
 800c6ec:	f7fc ff0d 	bl	800950a <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800c6f0:	687b      	ldr	r3, [r7, #4]
 800c6f2:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 800c6f6:	687b      	ldr	r3, [r7, #4]
 800c6f8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800c6fc:	b29b      	uxth	r3, r3
 800c6fe:	1ad3      	subs	r3, r2, r3
 800c700:	b29b      	uxth	r3, r3
 800c702:	4619      	mov	r1, r3
 800c704:	6878      	ldr	r0, [r7, #4]
 800c706:	f000 f905 	bl	800c914 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800c70a:	e0dc      	b.n	800c8c6 <HAL_UART_IRQHandler+0x61e>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800c70c:	687b      	ldr	r3, [r7, #4]
 800c70e:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 800c712:	687b      	ldr	r3, [r7, #4]
 800c714:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800c718:	b29b      	uxth	r3, r3
 800c71a:	1ad3      	subs	r3, r2, r3
 800c71c:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 800c720:	687b      	ldr	r3, [r7, #4]
 800c722:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800c726:	b29b      	uxth	r3, r3
 800c728:	2b00      	cmp	r3, #0
 800c72a:	f000 80ce 	beq.w	800c8ca <HAL_UART_IRQHandler+0x622>
          && (nb_rx_data > 0U))
 800c72e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800c732:	2b00      	cmp	r3, #0
 800c734:	f000 80c9 	beq.w	800c8ca <HAL_UART_IRQHandler+0x622>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800c738:	687b      	ldr	r3, [r7, #4]
 800c73a:	681b      	ldr	r3, [r3, #0]
 800c73c:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c73e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c740:	e853 3f00 	ldrex	r3, [r3]
 800c744:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800c746:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c748:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800c74c:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800c750:	687b      	ldr	r3, [r7, #4]
 800c752:	681b      	ldr	r3, [r3, #0]
 800c754:	461a      	mov	r2, r3
 800c756:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800c75a:	647b      	str	r3, [r7, #68]	; 0x44
 800c75c:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c75e:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800c760:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800c762:	e841 2300 	strex	r3, r2, [r1]
 800c766:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800c768:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c76a:	2b00      	cmp	r3, #0
 800c76c:	d1e4      	bne.n	800c738 <HAL_UART_IRQHandler+0x490>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800c76e:	687b      	ldr	r3, [r7, #4]
 800c770:	681b      	ldr	r3, [r3, #0]
 800c772:	3308      	adds	r3, #8
 800c774:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c776:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c778:	e853 3f00 	ldrex	r3, [r3]
 800c77c:	623b      	str	r3, [r7, #32]
   return(result);
 800c77e:	6a3b      	ldr	r3, [r7, #32]
 800c780:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800c784:	f023 0301 	bic.w	r3, r3, #1
 800c788:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800c78c:	687b      	ldr	r3, [r7, #4]
 800c78e:	681b      	ldr	r3, [r3, #0]
 800c790:	3308      	adds	r3, #8
 800c792:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800c796:	633a      	str	r2, [r7, #48]	; 0x30
 800c798:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c79a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800c79c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800c79e:	e841 2300 	strex	r3, r2, [r1]
 800c7a2:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800c7a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c7a6:	2b00      	cmp	r3, #0
 800c7a8:	d1e1      	bne.n	800c76e <HAL_UART_IRQHandler+0x4c6>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800c7aa:	687b      	ldr	r3, [r7, #4]
 800c7ac:	2220      	movs	r2, #32
 800c7ae:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c7b2:	687b      	ldr	r3, [r7, #4]
 800c7b4:	2200      	movs	r2, #0
 800c7b6:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800c7b8:	687b      	ldr	r3, [r7, #4]
 800c7ba:	2200      	movs	r2, #0
 800c7bc:	671a      	str	r2, [r3, #112]	; 0x70

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c7be:	687b      	ldr	r3, [r7, #4]
 800c7c0:	681b      	ldr	r3, [r3, #0]
 800c7c2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c7c4:	693b      	ldr	r3, [r7, #16]
 800c7c6:	e853 3f00 	ldrex	r3, [r3]
 800c7ca:	60fb      	str	r3, [r7, #12]
   return(result);
 800c7cc:	68fb      	ldr	r3, [r7, #12]
 800c7ce:	f023 0310 	bic.w	r3, r3, #16
 800c7d2:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800c7d6:	687b      	ldr	r3, [r7, #4]
 800c7d8:	681b      	ldr	r3, [r3, #0]
 800c7da:	461a      	mov	r2, r3
 800c7dc:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800c7e0:	61fb      	str	r3, [r7, #28]
 800c7e2:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c7e4:	69b9      	ldr	r1, [r7, #24]
 800c7e6:	69fa      	ldr	r2, [r7, #28]
 800c7e8:	e841 2300 	strex	r3, r2, [r1]
 800c7ec:	617b      	str	r3, [r7, #20]
   return(result);
 800c7ee:	697b      	ldr	r3, [r7, #20]
 800c7f0:	2b00      	cmp	r3, #0
 800c7f2:	d1e4      	bne.n	800c7be <HAL_UART_IRQHandler+0x516>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800c7f4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800c7f8:	4619      	mov	r1, r3
 800c7fa:	6878      	ldr	r0, [r7, #4]
 800c7fc:	f000 f88a 	bl	800c914 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800c800:	e063      	b.n	800c8ca <HAL_UART_IRQHandler+0x622>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800c802:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800c806:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800c80a:	2b00      	cmp	r3, #0
 800c80c:	d00e      	beq.n	800c82c <HAL_UART_IRQHandler+0x584>
 800c80e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800c812:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800c816:	2b00      	cmp	r3, #0
 800c818:	d008      	beq.n	800c82c <HAL_UART_IRQHandler+0x584>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800c81a:	687b      	ldr	r3, [r7, #4]
 800c81c:	681b      	ldr	r3, [r3, #0]
 800c81e:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800c822:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800c824:	6878      	ldr	r0, [r7, #4]
 800c826:	f001 fd09 	bl	800e23c <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800c82a:	e051      	b.n	800c8d0 <HAL_UART_IRQHandler+0x628>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800c82c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800c830:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c834:	2b00      	cmp	r3, #0
 800c836:	d014      	beq.n	800c862 <HAL_UART_IRQHandler+0x5ba>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800c838:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800c83c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c840:	2b00      	cmp	r3, #0
 800c842:	d105      	bne.n	800c850 <HAL_UART_IRQHandler+0x5a8>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800c844:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800c848:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800c84c:	2b00      	cmp	r3, #0
 800c84e:	d008      	beq.n	800c862 <HAL_UART_IRQHandler+0x5ba>
  {
    if (huart->TxISR != NULL)
 800c850:	687b      	ldr	r3, [r7, #4]
 800c852:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800c854:	2b00      	cmp	r3, #0
 800c856:	d03a      	beq.n	800c8ce <HAL_UART_IRQHandler+0x626>
    {
      huart->TxISR(huart);
 800c858:	687b      	ldr	r3, [r7, #4]
 800c85a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800c85c:	6878      	ldr	r0, [r7, #4]
 800c85e:	4798      	blx	r3
    }
    return;
 800c860:	e035      	b.n	800c8ce <HAL_UART_IRQHandler+0x626>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800c862:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800c866:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c86a:	2b00      	cmp	r3, #0
 800c86c:	d009      	beq.n	800c882 <HAL_UART_IRQHandler+0x5da>
 800c86e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800c872:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c876:	2b00      	cmp	r3, #0
 800c878:	d003      	beq.n	800c882 <HAL_UART_IRQHandler+0x5da>
  {
    UART_EndTransmit_IT(huart);
 800c87a:	6878      	ldr	r0, [r7, #4]
 800c87c:	f001 f856 	bl	800d92c <UART_EndTransmit_IT>
    return;
 800c880:	e026      	b.n	800c8d0 <HAL_UART_IRQHandler+0x628>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800c882:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800c886:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800c88a:	2b00      	cmp	r3, #0
 800c88c:	d009      	beq.n	800c8a2 <HAL_UART_IRQHandler+0x5fa>
 800c88e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800c892:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800c896:	2b00      	cmp	r3, #0
 800c898:	d003      	beq.n	800c8a2 <HAL_UART_IRQHandler+0x5fa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800c89a:	6878      	ldr	r0, [r7, #4]
 800c89c:	f001 fce2 	bl	800e264 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800c8a0:	e016      	b.n	800c8d0 <HAL_UART_IRQHandler+0x628>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800c8a2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800c8a6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800c8aa:	2b00      	cmp	r3, #0
 800c8ac:	d010      	beq.n	800c8d0 <HAL_UART_IRQHandler+0x628>
 800c8ae:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800c8b2:	2b00      	cmp	r3, #0
 800c8b4:	da0c      	bge.n	800c8d0 <HAL_UART_IRQHandler+0x628>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800c8b6:	6878      	ldr	r0, [r7, #4]
 800c8b8:	f001 fcca 	bl	800e250 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800c8bc:	e008      	b.n	800c8d0 <HAL_UART_IRQHandler+0x628>
      return;
 800c8be:	bf00      	nop
 800c8c0:	e006      	b.n	800c8d0 <HAL_UART_IRQHandler+0x628>
    return;
 800c8c2:	bf00      	nop
 800c8c4:	e004      	b.n	800c8d0 <HAL_UART_IRQHandler+0x628>
      return;
 800c8c6:	bf00      	nop
 800c8c8:	e002      	b.n	800c8d0 <HAL_UART_IRQHandler+0x628>
      return;
 800c8ca:	bf00      	nop
 800c8cc:	e000      	b.n	800c8d0 <HAL_UART_IRQHandler+0x628>
    return;
 800c8ce:	bf00      	nop
  }
}
 800c8d0:	37e8      	adds	r7, #232	; 0xe8
 800c8d2:	46bd      	mov	sp, r7
 800c8d4:	bd80      	pop	{r7, pc}
 800c8d6:	bf00      	nop

0800c8d8 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800c8d8:	b480      	push	{r7}
 800c8da:	b083      	sub	sp, #12
 800c8dc:	af00      	add	r7, sp, #0
 800c8de:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800c8e0:	bf00      	nop
 800c8e2:	370c      	adds	r7, #12
 800c8e4:	46bd      	mov	sp, r7
 800c8e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c8ea:	4770      	bx	lr

0800c8ec <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800c8ec:	b480      	push	{r7}
 800c8ee:	b083      	sub	sp, #12
 800c8f0:	af00      	add	r7, sp, #0
 800c8f2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 800c8f4:	bf00      	nop
 800c8f6:	370c      	adds	r7, #12
 800c8f8:	46bd      	mov	sp, r7
 800c8fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c8fe:	4770      	bx	lr

0800c900 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800c900:	b480      	push	{r7}
 800c902:	b083      	sub	sp, #12
 800c904:	af00      	add	r7, sp, #0
 800c906:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800c908:	bf00      	nop
 800c90a:	370c      	adds	r7, #12
 800c90c:	46bd      	mov	sp, r7
 800c90e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c912:	4770      	bx	lr

0800c914 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800c914:	b480      	push	{r7}
 800c916:	b083      	sub	sp, #12
 800c918:	af00      	add	r7, sp, #0
 800c91a:	6078      	str	r0, [r7, #4]
 800c91c:	460b      	mov	r3, r1
 800c91e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800c920:	bf00      	nop
 800c922:	370c      	adds	r7, #12
 800c924:	46bd      	mov	sp, r7
 800c926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c92a:	4770      	bx	lr

0800c92c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800c92c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800c930:	b08c      	sub	sp, #48	; 0x30
 800c932:	af00      	add	r7, sp, #0
 800c934:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800c936:	2300      	movs	r3, #0
 800c938:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800c93c:	697b      	ldr	r3, [r7, #20]
 800c93e:	689a      	ldr	r2, [r3, #8]
 800c940:	697b      	ldr	r3, [r7, #20]
 800c942:	691b      	ldr	r3, [r3, #16]
 800c944:	431a      	orrs	r2, r3
 800c946:	697b      	ldr	r3, [r7, #20]
 800c948:	695b      	ldr	r3, [r3, #20]
 800c94a:	431a      	orrs	r2, r3
 800c94c:	697b      	ldr	r3, [r7, #20]
 800c94e:	69db      	ldr	r3, [r3, #28]
 800c950:	4313      	orrs	r3, r2
 800c952:	62fb      	str	r3, [r7, #44]	; 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800c954:	697b      	ldr	r3, [r7, #20]
 800c956:	681b      	ldr	r3, [r3, #0]
 800c958:	681a      	ldr	r2, [r3, #0]
 800c95a:	4bab      	ldr	r3, [pc, #684]	; (800cc08 <UART_SetConfig+0x2dc>)
 800c95c:	4013      	ands	r3, r2
 800c95e:	697a      	ldr	r2, [r7, #20]
 800c960:	6812      	ldr	r2, [r2, #0]
 800c962:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800c964:	430b      	orrs	r3, r1
 800c966:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800c968:	697b      	ldr	r3, [r7, #20]
 800c96a:	681b      	ldr	r3, [r3, #0]
 800c96c:	685b      	ldr	r3, [r3, #4]
 800c96e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800c972:	697b      	ldr	r3, [r7, #20]
 800c974:	68da      	ldr	r2, [r3, #12]
 800c976:	697b      	ldr	r3, [r7, #20]
 800c978:	681b      	ldr	r3, [r3, #0]
 800c97a:	430a      	orrs	r2, r1
 800c97c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800c97e:	697b      	ldr	r3, [r7, #20]
 800c980:	699b      	ldr	r3, [r3, #24]
 800c982:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800c984:	697b      	ldr	r3, [r7, #20]
 800c986:	681b      	ldr	r3, [r3, #0]
 800c988:	4aa0      	ldr	r2, [pc, #640]	; (800cc0c <UART_SetConfig+0x2e0>)
 800c98a:	4293      	cmp	r3, r2
 800c98c:	d004      	beq.n	800c998 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800c98e:	697b      	ldr	r3, [r7, #20]
 800c990:	6a1b      	ldr	r3, [r3, #32]
 800c992:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800c994:	4313      	orrs	r3, r2
 800c996:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800c998:	697b      	ldr	r3, [r7, #20]
 800c99a:	681b      	ldr	r3, [r3, #0]
 800c99c:	689b      	ldr	r3, [r3, #8]
 800c99e:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 800c9a2:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 800c9a6:	697a      	ldr	r2, [r7, #20]
 800c9a8:	6812      	ldr	r2, [r2, #0]
 800c9aa:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800c9ac:	430b      	orrs	r3, r1
 800c9ae:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800c9b0:	697b      	ldr	r3, [r7, #20]
 800c9b2:	681b      	ldr	r3, [r3, #0]
 800c9b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c9b6:	f023 010f 	bic.w	r1, r3, #15
 800c9ba:	697b      	ldr	r3, [r7, #20]
 800c9bc:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800c9be:	697b      	ldr	r3, [r7, #20]
 800c9c0:	681b      	ldr	r3, [r3, #0]
 800c9c2:	430a      	orrs	r2, r1
 800c9c4:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800c9c6:	697b      	ldr	r3, [r7, #20]
 800c9c8:	681b      	ldr	r3, [r3, #0]
 800c9ca:	4a91      	ldr	r2, [pc, #580]	; (800cc10 <UART_SetConfig+0x2e4>)
 800c9cc:	4293      	cmp	r3, r2
 800c9ce:	d125      	bne.n	800ca1c <UART_SetConfig+0xf0>
 800c9d0:	4b90      	ldr	r3, [pc, #576]	; (800cc14 <UART_SetConfig+0x2e8>)
 800c9d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c9d6:	f003 0303 	and.w	r3, r3, #3
 800c9da:	2b03      	cmp	r3, #3
 800c9dc:	d81a      	bhi.n	800ca14 <UART_SetConfig+0xe8>
 800c9de:	a201      	add	r2, pc, #4	; (adr r2, 800c9e4 <UART_SetConfig+0xb8>)
 800c9e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c9e4:	0800c9f5 	.word	0x0800c9f5
 800c9e8:	0800ca05 	.word	0x0800ca05
 800c9ec:	0800c9fd 	.word	0x0800c9fd
 800c9f0:	0800ca0d 	.word	0x0800ca0d
 800c9f4:	2301      	movs	r3, #1
 800c9f6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800c9fa:	e0d6      	b.n	800cbaa <UART_SetConfig+0x27e>
 800c9fc:	2302      	movs	r3, #2
 800c9fe:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800ca02:	e0d2      	b.n	800cbaa <UART_SetConfig+0x27e>
 800ca04:	2304      	movs	r3, #4
 800ca06:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800ca0a:	e0ce      	b.n	800cbaa <UART_SetConfig+0x27e>
 800ca0c:	2308      	movs	r3, #8
 800ca0e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800ca12:	e0ca      	b.n	800cbaa <UART_SetConfig+0x27e>
 800ca14:	2310      	movs	r3, #16
 800ca16:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800ca1a:	e0c6      	b.n	800cbaa <UART_SetConfig+0x27e>
 800ca1c:	697b      	ldr	r3, [r7, #20]
 800ca1e:	681b      	ldr	r3, [r3, #0]
 800ca20:	4a7d      	ldr	r2, [pc, #500]	; (800cc18 <UART_SetConfig+0x2ec>)
 800ca22:	4293      	cmp	r3, r2
 800ca24:	d138      	bne.n	800ca98 <UART_SetConfig+0x16c>
 800ca26:	4b7b      	ldr	r3, [pc, #492]	; (800cc14 <UART_SetConfig+0x2e8>)
 800ca28:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800ca2c:	f003 030c 	and.w	r3, r3, #12
 800ca30:	2b0c      	cmp	r3, #12
 800ca32:	d82d      	bhi.n	800ca90 <UART_SetConfig+0x164>
 800ca34:	a201      	add	r2, pc, #4	; (adr r2, 800ca3c <UART_SetConfig+0x110>)
 800ca36:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ca3a:	bf00      	nop
 800ca3c:	0800ca71 	.word	0x0800ca71
 800ca40:	0800ca91 	.word	0x0800ca91
 800ca44:	0800ca91 	.word	0x0800ca91
 800ca48:	0800ca91 	.word	0x0800ca91
 800ca4c:	0800ca81 	.word	0x0800ca81
 800ca50:	0800ca91 	.word	0x0800ca91
 800ca54:	0800ca91 	.word	0x0800ca91
 800ca58:	0800ca91 	.word	0x0800ca91
 800ca5c:	0800ca79 	.word	0x0800ca79
 800ca60:	0800ca91 	.word	0x0800ca91
 800ca64:	0800ca91 	.word	0x0800ca91
 800ca68:	0800ca91 	.word	0x0800ca91
 800ca6c:	0800ca89 	.word	0x0800ca89
 800ca70:	2300      	movs	r3, #0
 800ca72:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800ca76:	e098      	b.n	800cbaa <UART_SetConfig+0x27e>
 800ca78:	2302      	movs	r3, #2
 800ca7a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800ca7e:	e094      	b.n	800cbaa <UART_SetConfig+0x27e>
 800ca80:	2304      	movs	r3, #4
 800ca82:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800ca86:	e090      	b.n	800cbaa <UART_SetConfig+0x27e>
 800ca88:	2308      	movs	r3, #8
 800ca8a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800ca8e:	e08c      	b.n	800cbaa <UART_SetConfig+0x27e>
 800ca90:	2310      	movs	r3, #16
 800ca92:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800ca96:	e088      	b.n	800cbaa <UART_SetConfig+0x27e>
 800ca98:	697b      	ldr	r3, [r7, #20]
 800ca9a:	681b      	ldr	r3, [r3, #0]
 800ca9c:	4a5f      	ldr	r2, [pc, #380]	; (800cc1c <UART_SetConfig+0x2f0>)
 800ca9e:	4293      	cmp	r3, r2
 800caa0:	d125      	bne.n	800caee <UART_SetConfig+0x1c2>
 800caa2:	4b5c      	ldr	r3, [pc, #368]	; (800cc14 <UART_SetConfig+0x2e8>)
 800caa4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800caa8:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800caac:	2b30      	cmp	r3, #48	; 0x30
 800caae:	d016      	beq.n	800cade <UART_SetConfig+0x1b2>
 800cab0:	2b30      	cmp	r3, #48	; 0x30
 800cab2:	d818      	bhi.n	800cae6 <UART_SetConfig+0x1ba>
 800cab4:	2b20      	cmp	r3, #32
 800cab6:	d00a      	beq.n	800cace <UART_SetConfig+0x1a2>
 800cab8:	2b20      	cmp	r3, #32
 800caba:	d814      	bhi.n	800cae6 <UART_SetConfig+0x1ba>
 800cabc:	2b00      	cmp	r3, #0
 800cabe:	d002      	beq.n	800cac6 <UART_SetConfig+0x19a>
 800cac0:	2b10      	cmp	r3, #16
 800cac2:	d008      	beq.n	800cad6 <UART_SetConfig+0x1aa>
 800cac4:	e00f      	b.n	800cae6 <UART_SetConfig+0x1ba>
 800cac6:	2300      	movs	r3, #0
 800cac8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800cacc:	e06d      	b.n	800cbaa <UART_SetConfig+0x27e>
 800cace:	2302      	movs	r3, #2
 800cad0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800cad4:	e069      	b.n	800cbaa <UART_SetConfig+0x27e>
 800cad6:	2304      	movs	r3, #4
 800cad8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800cadc:	e065      	b.n	800cbaa <UART_SetConfig+0x27e>
 800cade:	2308      	movs	r3, #8
 800cae0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800cae4:	e061      	b.n	800cbaa <UART_SetConfig+0x27e>
 800cae6:	2310      	movs	r3, #16
 800cae8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800caec:	e05d      	b.n	800cbaa <UART_SetConfig+0x27e>
 800caee:	697b      	ldr	r3, [r7, #20]
 800caf0:	681b      	ldr	r3, [r3, #0]
 800caf2:	4a4b      	ldr	r2, [pc, #300]	; (800cc20 <UART_SetConfig+0x2f4>)
 800caf4:	4293      	cmp	r3, r2
 800caf6:	d125      	bne.n	800cb44 <UART_SetConfig+0x218>
 800caf8:	4b46      	ldr	r3, [pc, #280]	; (800cc14 <UART_SetConfig+0x2e8>)
 800cafa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800cafe:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800cb02:	2bc0      	cmp	r3, #192	; 0xc0
 800cb04:	d016      	beq.n	800cb34 <UART_SetConfig+0x208>
 800cb06:	2bc0      	cmp	r3, #192	; 0xc0
 800cb08:	d818      	bhi.n	800cb3c <UART_SetConfig+0x210>
 800cb0a:	2b80      	cmp	r3, #128	; 0x80
 800cb0c:	d00a      	beq.n	800cb24 <UART_SetConfig+0x1f8>
 800cb0e:	2b80      	cmp	r3, #128	; 0x80
 800cb10:	d814      	bhi.n	800cb3c <UART_SetConfig+0x210>
 800cb12:	2b00      	cmp	r3, #0
 800cb14:	d002      	beq.n	800cb1c <UART_SetConfig+0x1f0>
 800cb16:	2b40      	cmp	r3, #64	; 0x40
 800cb18:	d008      	beq.n	800cb2c <UART_SetConfig+0x200>
 800cb1a:	e00f      	b.n	800cb3c <UART_SetConfig+0x210>
 800cb1c:	2300      	movs	r3, #0
 800cb1e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800cb22:	e042      	b.n	800cbaa <UART_SetConfig+0x27e>
 800cb24:	2302      	movs	r3, #2
 800cb26:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800cb2a:	e03e      	b.n	800cbaa <UART_SetConfig+0x27e>
 800cb2c:	2304      	movs	r3, #4
 800cb2e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800cb32:	e03a      	b.n	800cbaa <UART_SetConfig+0x27e>
 800cb34:	2308      	movs	r3, #8
 800cb36:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800cb3a:	e036      	b.n	800cbaa <UART_SetConfig+0x27e>
 800cb3c:	2310      	movs	r3, #16
 800cb3e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800cb42:	e032      	b.n	800cbaa <UART_SetConfig+0x27e>
 800cb44:	697b      	ldr	r3, [r7, #20]
 800cb46:	681b      	ldr	r3, [r3, #0]
 800cb48:	4a30      	ldr	r2, [pc, #192]	; (800cc0c <UART_SetConfig+0x2e0>)
 800cb4a:	4293      	cmp	r3, r2
 800cb4c:	d12a      	bne.n	800cba4 <UART_SetConfig+0x278>
 800cb4e:	4b31      	ldr	r3, [pc, #196]	; (800cc14 <UART_SetConfig+0x2e8>)
 800cb50:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800cb54:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800cb58:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800cb5c:	d01a      	beq.n	800cb94 <UART_SetConfig+0x268>
 800cb5e:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800cb62:	d81b      	bhi.n	800cb9c <UART_SetConfig+0x270>
 800cb64:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800cb68:	d00c      	beq.n	800cb84 <UART_SetConfig+0x258>
 800cb6a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800cb6e:	d815      	bhi.n	800cb9c <UART_SetConfig+0x270>
 800cb70:	2b00      	cmp	r3, #0
 800cb72:	d003      	beq.n	800cb7c <UART_SetConfig+0x250>
 800cb74:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800cb78:	d008      	beq.n	800cb8c <UART_SetConfig+0x260>
 800cb7a:	e00f      	b.n	800cb9c <UART_SetConfig+0x270>
 800cb7c:	2300      	movs	r3, #0
 800cb7e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800cb82:	e012      	b.n	800cbaa <UART_SetConfig+0x27e>
 800cb84:	2302      	movs	r3, #2
 800cb86:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800cb8a:	e00e      	b.n	800cbaa <UART_SetConfig+0x27e>
 800cb8c:	2304      	movs	r3, #4
 800cb8e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800cb92:	e00a      	b.n	800cbaa <UART_SetConfig+0x27e>
 800cb94:	2308      	movs	r3, #8
 800cb96:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800cb9a:	e006      	b.n	800cbaa <UART_SetConfig+0x27e>
 800cb9c:	2310      	movs	r3, #16
 800cb9e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800cba2:	e002      	b.n	800cbaa <UART_SetConfig+0x27e>
 800cba4:	2310      	movs	r3, #16
 800cba6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800cbaa:	697b      	ldr	r3, [r7, #20]
 800cbac:	681b      	ldr	r3, [r3, #0]
 800cbae:	4a17      	ldr	r2, [pc, #92]	; (800cc0c <UART_SetConfig+0x2e0>)
 800cbb0:	4293      	cmp	r3, r2
 800cbb2:	f040 80a8 	bne.w	800cd06 <UART_SetConfig+0x3da>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800cbb6:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800cbba:	2b08      	cmp	r3, #8
 800cbbc:	d834      	bhi.n	800cc28 <UART_SetConfig+0x2fc>
 800cbbe:	a201      	add	r2, pc, #4	; (adr r2, 800cbc4 <UART_SetConfig+0x298>)
 800cbc0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cbc4:	0800cbe9 	.word	0x0800cbe9
 800cbc8:	0800cc29 	.word	0x0800cc29
 800cbcc:	0800cbf1 	.word	0x0800cbf1
 800cbd0:	0800cc29 	.word	0x0800cc29
 800cbd4:	0800cbf7 	.word	0x0800cbf7
 800cbd8:	0800cc29 	.word	0x0800cc29
 800cbdc:	0800cc29 	.word	0x0800cc29
 800cbe0:	0800cc29 	.word	0x0800cc29
 800cbe4:	0800cbff 	.word	0x0800cbff
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800cbe8:	f7fd fdae 	bl	800a748 <HAL_RCC_GetPCLK1Freq>
 800cbec:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800cbee:	e021      	b.n	800cc34 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800cbf0:	4b0c      	ldr	r3, [pc, #48]	; (800cc24 <UART_SetConfig+0x2f8>)
 800cbf2:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800cbf4:	e01e      	b.n	800cc34 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800cbf6:	f7fd fd39 	bl	800a66c <HAL_RCC_GetSysClockFreq>
 800cbfa:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800cbfc:	e01a      	b.n	800cc34 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800cbfe:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800cc02:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800cc04:	e016      	b.n	800cc34 <UART_SetConfig+0x308>
 800cc06:	bf00      	nop
 800cc08:	cfff69f3 	.word	0xcfff69f3
 800cc0c:	40008000 	.word	0x40008000
 800cc10:	40013800 	.word	0x40013800
 800cc14:	40021000 	.word	0x40021000
 800cc18:	40004400 	.word	0x40004400
 800cc1c:	40004800 	.word	0x40004800
 800cc20:	40004c00 	.word	0x40004c00
 800cc24:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 800cc28:	2300      	movs	r3, #0
 800cc2a:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 800cc2c:	2301      	movs	r3, #1
 800cc2e:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 800cc32:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800cc34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cc36:	2b00      	cmp	r3, #0
 800cc38:	f000 812a 	beq.w	800ce90 <UART_SetConfig+0x564>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800cc3c:	697b      	ldr	r3, [r7, #20]
 800cc3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800cc40:	4a9e      	ldr	r2, [pc, #632]	; (800cebc <UART_SetConfig+0x590>)
 800cc42:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800cc46:	461a      	mov	r2, r3
 800cc48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cc4a:	fbb3 f3f2 	udiv	r3, r3, r2
 800cc4e:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800cc50:	697b      	ldr	r3, [r7, #20]
 800cc52:	685a      	ldr	r2, [r3, #4]
 800cc54:	4613      	mov	r3, r2
 800cc56:	005b      	lsls	r3, r3, #1
 800cc58:	4413      	add	r3, r2
 800cc5a:	69ba      	ldr	r2, [r7, #24]
 800cc5c:	429a      	cmp	r2, r3
 800cc5e:	d305      	bcc.n	800cc6c <UART_SetConfig+0x340>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800cc60:	697b      	ldr	r3, [r7, #20]
 800cc62:	685b      	ldr	r3, [r3, #4]
 800cc64:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800cc66:	69ba      	ldr	r2, [r7, #24]
 800cc68:	429a      	cmp	r2, r3
 800cc6a:	d903      	bls.n	800cc74 <UART_SetConfig+0x348>
      {
        ret = HAL_ERROR;
 800cc6c:	2301      	movs	r3, #1
 800cc6e:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 800cc72:	e10d      	b.n	800ce90 <UART_SetConfig+0x564>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800cc74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cc76:	2200      	movs	r2, #0
 800cc78:	60bb      	str	r3, [r7, #8]
 800cc7a:	60fa      	str	r2, [r7, #12]
 800cc7c:	697b      	ldr	r3, [r7, #20]
 800cc7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800cc80:	4a8e      	ldr	r2, [pc, #568]	; (800cebc <UART_SetConfig+0x590>)
 800cc82:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800cc86:	b29b      	uxth	r3, r3
 800cc88:	2200      	movs	r2, #0
 800cc8a:	603b      	str	r3, [r7, #0]
 800cc8c:	607a      	str	r2, [r7, #4]
 800cc8e:	e9d7 2300 	ldrd	r2, r3, [r7]
 800cc92:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800cc96:	f7f4 f81f 	bl	8000cd8 <__aeabi_uldivmod>
 800cc9a:	4602      	mov	r2, r0
 800cc9c:	460b      	mov	r3, r1
 800cc9e:	4610      	mov	r0, r2
 800cca0:	4619      	mov	r1, r3
 800cca2:	f04f 0200 	mov.w	r2, #0
 800cca6:	f04f 0300 	mov.w	r3, #0
 800ccaa:	020b      	lsls	r3, r1, #8
 800ccac:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800ccb0:	0202      	lsls	r2, r0, #8
 800ccb2:	6979      	ldr	r1, [r7, #20]
 800ccb4:	6849      	ldr	r1, [r1, #4]
 800ccb6:	0849      	lsrs	r1, r1, #1
 800ccb8:	2000      	movs	r0, #0
 800ccba:	460c      	mov	r4, r1
 800ccbc:	4605      	mov	r5, r0
 800ccbe:	eb12 0804 	adds.w	r8, r2, r4
 800ccc2:	eb43 0905 	adc.w	r9, r3, r5
 800ccc6:	697b      	ldr	r3, [r7, #20]
 800ccc8:	685b      	ldr	r3, [r3, #4]
 800ccca:	2200      	movs	r2, #0
 800cccc:	469a      	mov	sl, r3
 800ccce:	4693      	mov	fp, r2
 800ccd0:	4652      	mov	r2, sl
 800ccd2:	465b      	mov	r3, fp
 800ccd4:	4640      	mov	r0, r8
 800ccd6:	4649      	mov	r1, r9
 800ccd8:	f7f3 fffe 	bl	8000cd8 <__aeabi_uldivmod>
 800ccdc:	4602      	mov	r2, r0
 800ccde:	460b      	mov	r3, r1
 800cce0:	4613      	mov	r3, r2
 800cce2:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800cce4:	6a3b      	ldr	r3, [r7, #32]
 800cce6:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800ccea:	d308      	bcc.n	800ccfe <UART_SetConfig+0x3d2>
 800ccec:	6a3b      	ldr	r3, [r7, #32]
 800ccee:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800ccf2:	d204      	bcs.n	800ccfe <UART_SetConfig+0x3d2>
        {
          huart->Instance->BRR = usartdiv;
 800ccf4:	697b      	ldr	r3, [r7, #20]
 800ccf6:	681b      	ldr	r3, [r3, #0]
 800ccf8:	6a3a      	ldr	r2, [r7, #32]
 800ccfa:	60da      	str	r2, [r3, #12]
 800ccfc:	e0c8      	b.n	800ce90 <UART_SetConfig+0x564>
        }
        else
        {
          ret = HAL_ERROR;
 800ccfe:	2301      	movs	r3, #1
 800cd00:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 800cd04:	e0c4      	b.n	800ce90 <UART_SetConfig+0x564>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800cd06:	697b      	ldr	r3, [r7, #20]
 800cd08:	69db      	ldr	r3, [r3, #28]
 800cd0a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800cd0e:	d167      	bne.n	800cde0 <UART_SetConfig+0x4b4>
  {
    switch (clocksource)
 800cd10:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800cd14:	2b08      	cmp	r3, #8
 800cd16:	d828      	bhi.n	800cd6a <UART_SetConfig+0x43e>
 800cd18:	a201      	add	r2, pc, #4	; (adr r2, 800cd20 <UART_SetConfig+0x3f4>)
 800cd1a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cd1e:	bf00      	nop
 800cd20:	0800cd45 	.word	0x0800cd45
 800cd24:	0800cd4d 	.word	0x0800cd4d
 800cd28:	0800cd55 	.word	0x0800cd55
 800cd2c:	0800cd6b 	.word	0x0800cd6b
 800cd30:	0800cd5b 	.word	0x0800cd5b
 800cd34:	0800cd6b 	.word	0x0800cd6b
 800cd38:	0800cd6b 	.word	0x0800cd6b
 800cd3c:	0800cd6b 	.word	0x0800cd6b
 800cd40:	0800cd63 	.word	0x0800cd63
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800cd44:	f7fd fd00 	bl	800a748 <HAL_RCC_GetPCLK1Freq>
 800cd48:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800cd4a:	e014      	b.n	800cd76 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800cd4c:	f7fd fd12 	bl	800a774 <HAL_RCC_GetPCLK2Freq>
 800cd50:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800cd52:	e010      	b.n	800cd76 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800cd54:	4b5a      	ldr	r3, [pc, #360]	; (800cec0 <UART_SetConfig+0x594>)
 800cd56:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800cd58:	e00d      	b.n	800cd76 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800cd5a:	f7fd fc87 	bl	800a66c <HAL_RCC_GetSysClockFreq>
 800cd5e:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800cd60:	e009      	b.n	800cd76 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800cd62:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800cd66:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800cd68:	e005      	b.n	800cd76 <UART_SetConfig+0x44a>
      default:
        pclk = 0U;
 800cd6a:	2300      	movs	r3, #0
 800cd6c:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 800cd6e:	2301      	movs	r3, #1
 800cd70:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 800cd74:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800cd76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cd78:	2b00      	cmp	r3, #0
 800cd7a:	f000 8089 	beq.w	800ce90 <UART_SetConfig+0x564>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800cd7e:	697b      	ldr	r3, [r7, #20]
 800cd80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800cd82:	4a4e      	ldr	r2, [pc, #312]	; (800cebc <UART_SetConfig+0x590>)
 800cd84:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800cd88:	461a      	mov	r2, r3
 800cd8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cd8c:	fbb3 f3f2 	udiv	r3, r3, r2
 800cd90:	005a      	lsls	r2, r3, #1
 800cd92:	697b      	ldr	r3, [r7, #20]
 800cd94:	685b      	ldr	r3, [r3, #4]
 800cd96:	085b      	lsrs	r3, r3, #1
 800cd98:	441a      	add	r2, r3
 800cd9a:	697b      	ldr	r3, [r7, #20]
 800cd9c:	685b      	ldr	r3, [r3, #4]
 800cd9e:	fbb2 f3f3 	udiv	r3, r2, r3
 800cda2:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800cda4:	6a3b      	ldr	r3, [r7, #32]
 800cda6:	2b0f      	cmp	r3, #15
 800cda8:	d916      	bls.n	800cdd8 <UART_SetConfig+0x4ac>
 800cdaa:	6a3b      	ldr	r3, [r7, #32]
 800cdac:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800cdb0:	d212      	bcs.n	800cdd8 <UART_SetConfig+0x4ac>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800cdb2:	6a3b      	ldr	r3, [r7, #32]
 800cdb4:	b29b      	uxth	r3, r3
 800cdb6:	f023 030f 	bic.w	r3, r3, #15
 800cdba:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800cdbc:	6a3b      	ldr	r3, [r7, #32]
 800cdbe:	085b      	lsrs	r3, r3, #1
 800cdc0:	b29b      	uxth	r3, r3
 800cdc2:	f003 0307 	and.w	r3, r3, #7
 800cdc6:	b29a      	uxth	r2, r3
 800cdc8:	8bfb      	ldrh	r3, [r7, #30]
 800cdca:	4313      	orrs	r3, r2
 800cdcc:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800cdce:	697b      	ldr	r3, [r7, #20]
 800cdd0:	681b      	ldr	r3, [r3, #0]
 800cdd2:	8bfa      	ldrh	r2, [r7, #30]
 800cdd4:	60da      	str	r2, [r3, #12]
 800cdd6:	e05b      	b.n	800ce90 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 800cdd8:	2301      	movs	r3, #1
 800cdda:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 800cdde:	e057      	b.n	800ce90 <UART_SetConfig+0x564>
      }
    }
  }
  else
  {
    switch (clocksource)
 800cde0:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800cde4:	2b08      	cmp	r3, #8
 800cde6:	d828      	bhi.n	800ce3a <UART_SetConfig+0x50e>
 800cde8:	a201      	add	r2, pc, #4	; (adr r2, 800cdf0 <UART_SetConfig+0x4c4>)
 800cdea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cdee:	bf00      	nop
 800cdf0:	0800ce15 	.word	0x0800ce15
 800cdf4:	0800ce1d 	.word	0x0800ce1d
 800cdf8:	0800ce25 	.word	0x0800ce25
 800cdfc:	0800ce3b 	.word	0x0800ce3b
 800ce00:	0800ce2b 	.word	0x0800ce2b
 800ce04:	0800ce3b 	.word	0x0800ce3b
 800ce08:	0800ce3b 	.word	0x0800ce3b
 800ce0c:	0800ce3b 	.word	0x0800ce3b
 800ce10:	0800ce33 	.word	0x0800ce33
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800ce14:	f7fd fc98 	bl	800a748 <HAL_RCC_GetPCLK1Freq>
 800ce18:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800ce1a:	e014      	b.n	800ce46 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800ce1c:	f7fd fcaa 	bl	800a774 <HAL_RCC_GetPCLK2Freq>
 800ce20:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800ce22:	e010      	b.n	800ce46 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800ce24:	4b26      	ldr	r3, [pc, #152]	; (800cec0 <UART_SetConfig+0x594>)
 800ce26:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800ce28:	e00d      	b.n	800ce46 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800ce2a:	f7fd fc1f 	bl	800a66c <HAL_RCC_GetSysClockFreq>
 800ce2e:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800ce30:	e009      	b.n	800ce46 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800ce32:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800ce36:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800ce38:	e005      	b.n	800ce46 <UART_SetConfig+0x51a>
      default:
        pclk = 0U;
 800ce3a:	2300      	movs	r3, #0
 800ce3c:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 800ce3e:	2301      	movs	r3, #1
 800ce40:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 800ce44:	bf00      	nop
    }

    if (pclk != 0U)
 800ce46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ce48:	2b00      	cmp	r3, #0
 800ce4a:	d021      	beq.n	800ce90 <UART_SetConfig+0x564>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800ce4c:	697b      	ldr	r3, [r7, #20]
 800ce4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ce50:	4a1a      	ldr	r2, [pc, #104]	; (800cebc <UART_SetConfig+0x590>)
 800ce52:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800ce56:	461a      	mov	r2, r3
 800ce58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ce5a:	fbb3 f2f2 	udiv	r2, r3, r2
 800ce5e:	697b      	ldr	r3, [r7, #20]
 800ce60:	685b      	ldr	r3, [r3, #4]
 800ce62:	085b      	lsrs	r3, r3, #1
 800ce64:	441a      	add	r2, r3
 800ce66:	697b      	ldr	r3, [r7, #20]
 800ce68:	685b      	ldr	r3, [r3, #4]
 800ce6a:	fbb2 f3f3 	udiv	r3, r2, r3
 800ce6e:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800ce70:	6a3b      	ldr	r3, [r7, #32]
 800ce72:	2b0f      	cmp	r3, #15
 800ce74:	d909      	bls.n	800ce8a <UART_SetConfig+0x55e>
 800ce76:	6a3b      	ldr	r3, [r7, #32]
 800ce78:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800ce7c:	d205      	bcs.n	800ce8a <UART_SetConfig+0x55e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800ce7e:	6a3b      	ldr	r3, [r7, #32]
 800ce80:	b29a      	uxth	r2, r3
 800ce82:	697b      	ldr	r3, [r7, #20]
 800ce84:	681b      	ldr	r3, [r3, #0]
 800ce86:	60da      	str	r2, [r3, #12]
 800ce88:	e002      	b.n	800ce90 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 800ce8a:	2301      	movs	r3, #1
 800ce8c:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800ce90:	697b      	ldr	r3, [r7, #20]
 800ce92:	2201      	movs	r2, #1
 800ce94:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 800ce98:	697b      	ldr	r3, [r7, #20]
 800ce9a:	2201      	movs	r2, #1
 800ce9c:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800cea0:	697b      	ldr	r3, [r7, #20]
 800cea2:	2200      	movs	r2, #0
 800cea4:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 800cea6:	697b      	ldr	r3, [r7, #20]
 800cea8:	2200      	movs	r2, #0
 800ceaa:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 800ceac:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
}
 800ceb0:	4618      	mov	r0, r3
 800ceb2:	3730      	adds	r7, #48	; 0x30
 800ceb4:	46bd      	mov	sp, r7
 800ceb6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800ceba:	bf00      	nop
 800cebc:	08013178 	.word	0x08013178
 800cec0:	00f42400 	.word	0x00f42400

0800cec4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800cec4:	b480      	push	{r7}
 800cec6:	b083      	sub	sp, #12
 800cec8:	af00      	add	r7, sp, #0
 800ceca:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800cecc:	687b      	ldr	r3, [r7, #4]
 800cece:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ced0:	f003 0301 	and.w	r3, r3, #1
 800ced4:	2b00      	cmp	r3, #0
 800ced6:	d00a      	beq.n	800ceee <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800ced8:	687b      	ldr	r3, [r7, #4]
 800ceda:	681b      	ldr	r3, [r3, #0]
 800cedc:	685b      	ldr	r3, [r3, #4]
 800cede:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800cee2:	687b      	ldr	r3, [r7, #4]
 800cee4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800cee6:	687b      	ldr	r3, [r7, #4]
 800cee8:	681b      	ldr	r3, [r3, #0]
 800ceea:	430a      	orrs	r2, r1
 800ceec:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800ceee:	687b      	ldr	r3, [r7, #4]
 800cef0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800cef2:	f003 0302 	and.w	r3, r3, #2
 800cef6:	2b00      	cmp	r3, #0
 800cef8:	d00a      	beq.n	800cf10 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800cefa:	687b      	ldr	r3, [r7, #4]
 800cefc:	681b      	ldr	r3, [r3, #0]
 800cefe:	685b      	ldr	r3, [r3, #4]
 800cf00:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800cf04:	687b      	ldr	r3, [r7, #4]
 800cf06:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800cf08:	687b      	ldr	r3, [r7, #4]
 800cf0a:	681b      	ldr	r3, [r3, #0]
 800cf0c:	430a      	orrs	r2, r1
 800cf0e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800cf10:	687b      	ldr	r3, [r7, #4]
 800cf12:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800cf14:	f003 0304 	and.w	r3, r3, #4
 800cf18:	2b00      	cmp	r3, #0
 800cf1a:	d00a      	beq.n	800cf32 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800cf1c:	687b      	ldr	r3, [r7, #4]
 800cf1e:	681b      	ldr	r3, [r3, #0]
 800cf20:	685b      	ldr	r3, [r3, #4]
 800cf22:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800cf26:	687b      	ldr	r3, [r7, #4]
 800cf28:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800cf2a:	687b      	ldr	r3, [r7, #4]
 800cf2c:	681b      	ldr	r3, [r3, #0]
 800cf2e:	430a      	orrs	r2, r1
 800cf30:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800cf32:	687b      	ldr	r3, [r7, #4]
 800cf34:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800cf36:	f003 0308 	and.w	r3, r3, #8
 800cf3a:	2b00      	cmp	r3, #0
 800cf3c:	d00a      	beq.n	800cf54 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800cf3e:	687b      	ldr	r3, [r7, #4]
 800cf40:	681b      	ldr	r3, [r3, #0]
 800cf42:	685b      	ldr	r3, [r3, #4]
 800cf44:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800cf48:	687b      	ldr	r3, [r7, #4]
 800cf4a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800cf4c:	687b      	ldr	r3, [r7, #4]
 800cf4e:	681b      	ldr	r3, [r3, #0]
 800cf50:	430a      	orrs	r2, r1
 800cf52:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800cf54:	687b      	ldr	r3, [r7, #4]
 800cf56:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800cf58:	f003 0310 	and.w	r3, r3, #16
 800cf5c:	2b00      	cmp	r3, #0
 800cf5e:	d00a      	beq.n	800cf76 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800cf60:	687b      	ldr	r3, [r7, #4]
 800cf62:	681b      	ldr	r3, [r3, #0]
 800cf64:	689b      	ldr	r3, [r3, #8]
 800cf66:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800cf6a:	687b      	ldr	r3, [r7, #4]
 800cf6c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800cf6e:	687b      	ldr	r3, [r7, #4]
 800cf70:	681b      	ldr	r3, [r3, #0]
 800cf72:	430a      	orrs	r2, r1
 800cf74:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800cf76:	687b      	ldr	r3, [r7, #4]
 800cf78:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800cf7a:	f003 0320 	and.w	r3, r3, #32
 800cf7e:	2b00      	cmp	r3, #0
 800cf80:	d00a      	beq.n	800cf98 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800cf82:	687b      	ldr	r3, [r7, #4]
 800cf84:	681b      	ldr	r3, [r3, #0]
 800cf86:	689b      	ldr	r3, [r3, #8]
 800cf88:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800cf8c:	687b      	ldr	r3, [r7, #4]
 800cf8e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800cf90:	687b      	ldr	r3, [r7, #4]
 800cf92:	681b      	ldr	r3, [r3, #0]
 800cf94:	430a      	orrs	r2, r1
 800cf96:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800cf98:	687b      	ldr	r3, [r7, #4]
 800cf9a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800cf9c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800cfa0:	2b00      	cmp	r3, #0
 800cfa2:	d01a      	beq.n	800cfda <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800cfa4:	687b      	ldr	r3, [r7, #4]
 800cfa6:	681b      	ldr	r3, [r3, #0]
 800cfa8:	685b      	ldr	r3, [r3, #4]
 800cfaa:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800cfae:	687b      	ldr	r3, [r7, #4]
 800cfb0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800cfb2:	687b      	ldr	r3, [r7, #4]
 800cfb4:	681b      	ldr	r3, [r3, #0]
 800cfb6:	430a      	orrs	r2, r1
 800cfb8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800cfba:	687b      	ldr	r3, [r7, #4]
 800cfbc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800cfbe:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800cfc2:	d10a      	bne.n	800cfda <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800cfc4:	687b      	ldr	r3, [r7, #4]
 800cfc6:	681b      	ldr	r3, [r3, #0]
 800cfc8:	685b      	ldr	r3, [r3, #4]
 800cfca:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800cfce:	687b      	ldr	r3, [r7, #4]
 800cfd0:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800cfd2:	687b      	ldr	r3, [r7, #4]
 800cfd4:	681b      	ldr	r3, [r3, #0]
 800cfd6:	430a      	orrs	r2, r1
 800cfd8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800cfda:	687b      	ldr	r3, [r7, #4]
 800cfdc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800cfde:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800cfe2:	2b00      	cmp	r3, #0
 800cfe4:	d00a      	beq.n	800cffc <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800cfe6:	687b      	ldr	r3, [r7, #4]
 800cfe8:	681b      	ldr	r3, [r3, #0]
 800cfea:	685b      	ldr	r3, [r3, #4]
 800cfec:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800cff0:	687b      	ldr	r3, [r7, #4]
 800cff2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800cff4:	687b      	ldr	r3, [r7, #4]
 800cff6:	681b      	ldr	r3, [r3, #0]
 800cff8:	430a      	orrs	r2, r1
 800cffa:	605a      	str	r2, [r3, #4]
  }
}
 800cffc:	bf00      	nop
 800cffe:	370c      	adds	r7, #12
 800d000:	46bd      	mov	sp, r7
 800d002:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d006:	4770      	bx	lr

0800d008 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800d008:	b580      	push	{r7, lr}
 800d00a:	b086      	sub	sp, #24
 800d00c:	af02      	add	r7, sp, #8
 800d00e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d010:	687b      	ldr	r3, [r7, #4]
 800d012:	2200      	movs	r2, #0
 800d014:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800d018:	f7fb fe18 	bl	8008c4c <HAL_GetTick>
 800d01c:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800d01e:	687b      	ldr	r3, [r7, #4]
 800d020:	681b      	ldr	r3, [r3, #0]
 800d022:	681b      	ldr	r3, [r3, #0]
 800d024:	f003 0308 	and.w	r3, r3, #8
 800d028:	2b08      	cmp	r3, #8
 800d02a:	d10e      	bne.n	800d04a <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800d02c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800d030:	9300      	str	r3, [sp, #0]
 800d032:	68fb      	ldr	r3, [r7, #12]
 800d034:	2200      	movs	r2, #0
 800d036:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800d03a:	6878      	ldr	r0, [r7, #4]
 800d03c:	f000 f82f 	bl	800d09e <UART_WaitOnFlagUntilTimeout>
 800d040:	4603      	mov	r3, r0
 800d042:	2b00      	cmp	r3, #0
 800d044:	d001      	beq.n	800d04a <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800d046:	2303      	movs	r3, #3
 800d048:	e025      	b.n	800d096 <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800d04a:	687b      	ldr	r3, [r7, #4]
 800d04c:	681b      	ldr	r3, [r3, #0]
 800d04e:	681b      	ldr	r3, [r3, #0]
 800d050:	f003 0304 	and.w	r3, r3, #4
 800d054:	2b04      	cmp	r3, #4
 800d056:	d10e      	bne.n	800d076 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800d058:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800d05c:	9300      	str	r3, [sp, #0]
 800d05e:	68fb      	ldr	r3, [r7, #12]
 800d060:	2200      	movs	r2, #0
 800d062:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800d066:	6878      	ldr	r0, [r7, #4]
 800d068:	f000 f819 	bl	800d09e <UART_WaitOnFlagUntilTimeout>
 800d06c:	4603      	mov	r3, r0
 800d06e:	2b00      	cmp	r3, #0
 800d070:	d001      	beq.n	800d076 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800d072:	2303      	movs	r3, #3
 800d074:	e00f      	b.n	800d096 <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800d076:	687b      	ldr	r3, [r7, #4]
 800d078:	2220      	movs	r2, #32
 800d07a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 800d07e:	687b      	ldr	r3, [r7, #4]
 800d080:	2220      	movs	r2, #32
 800d082:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d086:	687b      	ldr	r3, [r7, #4]
 800d088:	2200      	movs	r2, #0
 800d08a:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 800d08c:	687b      	ldr	r3, [r7, #4]
 800d08e:	2200      	movs	r2, #0
 800d090:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800d094:	2300      	movs	r3, #0
}
 800d096:	4618      	mov	r0, r3
 800d098:	3710      	adds	r7, #16
 800d09a:	46bd      	mov	sp, r7
 800d09c:	bd80      	pop	{r7, pc}

0800d09e <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800d09e:	b580      	push	{r7, lr}
 800d0a0:	b09c      	sub	sp, #112	; 0x70
 800d0a2:	af00      	add	r7, sp, #0
 800d0a4:	60f8      	str	r0, [r7, #12]
 800d0a6:	60b9      	str	r1, [r7, #8]
 800d0a8:	603b      	str	r3, [r7, #0]
 800d0aa:	4613      	mov	r3, r2
 800d0ac:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800d0ae:	e0a9      	b.n	800d204 <UART_WaitOnFlagUntilTimeout+0x166>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800d0b0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800d0b2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d0b6:	f000 80a5 	beq.w	800d204 <UART_WaitOnFlagUntilTimeout+0x166>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800d0ba:	f7fb fdc7 	bl	8008c4c <HAL_GetTick>
 800d0be:	4602      	mov	r2, r0
 800d0c0:	683b      	ldr	r3, [r7, #0]
 800d0c2:	1ad3      	subs	r3, r2, r3
 800d0c4:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800d0c6:	429a      	cmp	r2, r3
 800d0c8:	d302      	bcc.n	800d0d0 <UART_WaitOnFlagUntilTimeout+0x32>
 800d0ca:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800d0cc:	2b00      	cmp	r3, #0
 800d0ce:	d140      	bne.n	800d152 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 800d0d0:	68fb      	ldr	r3, [r7, #12]
 800d0d2:	681b      	ldr	r3, [r3, #0]
 800d0d4:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d0d6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800d0d8:	e853 3f00 	ldrex	r3, [r3]
 800d0dc:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 800d0de:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800d0e0:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800d0e4:	667b      	str	r3, [r7, #100]	; 0x64
 800d0e6:	68fb      	ldr	r3, [r7, #12]
 800d0e8:	681b      	ldr	r3, [r3, #0]
 800d0ea:	461a      	mov	r2, r3
 800d0ec:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800d0ee:	65fb      	str	r3, [r7, #92]	; 0x5c
 800d0f0:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d0f2:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800d0f4:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800d0f6:	e841 2300 	strex	r3, r2, [r1]
 800d0fa:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 800d0fc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800d0fe:	2b00      	cmp	r3, #0
 800d100:	d1e6      	bne.n	800d0d0 <UART_WaitOnFlagUntilTimeout+0x32>
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d102:	68fb      	ldr	r3, [r7, #12]
 800d104:	681b      	ldr	r3, [r3, #0]
 800d106:	3308      	adds	r3, #8
 800d108:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d10a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800d10c:	e853 3f00 	ldrex	r3, [r3]
 800d110:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800d112:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d114:	f023 0301 	bic.w	r3, r3, #1
 800d118:	663b      	str	r3, [r7, #96]	; 0x60
 800d11a:	68fb      	ldr	r3, [r7, #12]
 800d11c:	681b      	ldr	r3, [r3, #0]
 800d11e:	3308      	adds	r3, #8
 800d120:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800d122:	64ba      	str	r2, [r7, #72]	; 0x48
 800d124:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d126:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800d128:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800d12a:	e841 2300 	strex	r3, r2, [r1]
 800d12e:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 800d130:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800d132:	2b00      	cmp	r3, #0
 800d134:	d1e5      	bne.n	800d102 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 800d136:	68fb      	ldr	r3, [r7, #12]
 800d138:	2220      	movs	r2, #32
 800d13a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 800d13e:	68fb      	ldr	r3, [r7, #12]
 800d140:	2220      	movs	r2, #32
 800d142:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 800d146:	68fb      	ldr	r3, [r7, #12]
 800d148:	2200      	movs	r2, #0
 800d14a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 800d14e:	2303      	movs	r3, #3
 800d150:	e069      	b.n	800d226 <UART_WaitOnFlagUntilTimeout+0x188>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800d152:	68fb      	ldr	r3, [r7, #12]
 800d154:	681b      	ldr	r3, [r3, #0]
 800d156:	681b      	ldr	r3, [r3, #0]
 800d158:	f003 0304 	and.w	r3, r3, #4
 800d15c:	2b00      	cmp	r3, #0
 800d15e:	d051      	beq.n	800d204 <UART_WaitOnFlagUntilTimeout+0x166>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800d160:	68fb      	ldr	r3, [r7, #12]
 800d162:	681b      	ldr	r3, [r3, #0]
 800d164:	69db      	ldr	r3, [r3, #28]
 800d166:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800d16a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800d16e:	d149      	bne.n	800d204 <UART_WaitOnFlagUntilTimeout+0x166>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800d170:	68fb      	ldr	r3, [r7, #12]
 800d172:	681b      	ldr	r3, [r3, #0]
 800d174:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800d178:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 800d17a:	68fb      	ldr	r3, [r7, #12]
 800d17c:	681b      	ldr	r3, [r3, #0]
 800d17e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d180:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d182:	e853 3f00 	ldrex	r3, [r3]
 800d186:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800d188:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d18a:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800d18e:	66fb      	str	r3, [r7, #108]	; 0x6c
 800d190:	68fb      	ldr	r3, [r7, #12]
 800d192:	681b      	ldr	r3, [r3, #0]
 800d194:	461a      	mov	r2, r3
 800d196:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800d198:	637b      	str	r3, [r7, #52]	; 0x34
 800d19a:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d19c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800d19e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800d1a0:	e841 2300 	strex	r3, r2, [r1]
 800d1a4:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800d1a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d1a8:	2b00      	cmp	r3, #0
 800d1aa:	d1e6      	bne.n	800d17a <UART_WaitOnFlagUntilTimeout+0xdc>
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d1ac:	68fb      	ldr	r3, [r7, #12]
 800d1ae:	681b      	ldr	r3, [r3, #0]
 800d1b0:	3308      	adds	r3, #8
 800d1b2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d1b4:	697b      	ldr	r3, [r7, #20]
 800d1b6:	e853 3f00 	ldrex	r3, [r3]
 800d1ba:	613b      	str	r3, [r7, #16]
   return(result);
 800d1bc:	693b      	ldr	r3, [r7, #16]
 800d1be:	f023 0301 	bic.w	r3, r3, #1
 800d1c2:	66bb      	str	r3, [r7, #104]	; 0x68
 800d1c4:	68fb      	ldr	r3, [r7, #12]
 800d1c6:	681b      	ldr	r3, [r3, #0]
 800d1c8:	3308      	adds	r3, #8
 800d1ca:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800d1cc:	623a      	str	r2, [r7, #32]
 800d1ce:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d1d0:	69f9      	ldr	r1, [r7, #28]
 800d1d2:	6a3a      	ldr	r2, [r7, #32]
 800d1d4:	e841 2300 	strex	r3, r2, [r1]
 800d1d8:	61bb      	str	r3, [r7, #24]
   return(result);
 800d1da:	69bb      	ldr	r3, [r7, #24]
 800d1dc:	2b00      	cmp	r3, #0
 800d1de:	d1e5      	bne.n	800d1ac <UART_WaitOnFlagUntilTimeout+0x10e>

          huart->gState = HAL_UART_STATE_READY;
 800d1e0:	68fb      	ldr	r3, [r7, #12]
 800d1e2:	2220      	movs	r2, #32
 800d1e4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 800d1e8:	68fb      	ldr	r3, [r7, #12]
 800d1ea:	2220      	movs	r2, #32
 800d1ec:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800d1f0:	68fb      	ldr	r3, [r7, #12]
 800d1f2:	2220      	movs	r2, #32
 800d1f4:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800d1f8:	68fb      	ldr	r3, [r7, #12]
 800d1fa:	2200      	movs	r2, #0
 800d1fc:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 800d200:	2303      	movs	r3, #3
 800d202:	e010      	b.n	800d226 <UART_WaitOnFlagUntilTimeout+0x188>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800d204:	68fb      	ldr	r3, [r7, #12]
 800d206:	681b      	ldr	r3, [r3, #0]
 800d208:	69da      	ldr	r2, [r3, #28]
 800d20a:	68bb      	ldr	r3, [r7, #8]
 800d20c:	4013      	ands	r3, r2
 800d20e:	68ba      	ldr	r2, [r7, #8]
 800d210:	429a      	cmp	r2, r3
 800d212:	bf0c      	ite	eq
 800d214:	2301      	moveq	r3, #1
 800d216:	2300      	movne	r3, #0
 800d218:	b2db      	uxtb	r3, r3
 800d21a:	461a      	mov	r2, r3
 800d21c:	79fb      	ldrb	r3, [r7, #7]
 800d21e:	429a      	cmp	r2, r3
 800d220:	f43f af46 	beq.w	800d0b0 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800d224:	2300      	movs	r3, #0
}
 800d226:	4618      	mov	r0, r3
 800d228:	3770      	adds	r7, #112	; 0x70
 800d22a:	46bd      	mov	sp, r7
 800d22c:	bd80      	pop	{r7, pc}
	...

0800d230 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800d230:	b480      	push	{r7}
 800d232:	b0a3      	sub	sp, #140	; 0x8c
 800d234:	af00      	add	r7, sp, #0
 800d236:	60f8      	str	r0, [r7, #12]
 800d238:	60b9      	str	r1, [r7, #8]
 800d23a:	4613      	mov	r3, r2
 800d23c:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 800d23e:	68fb      	ldr	r3, [r7, #12]
 800d240:	68ba      	ldr	r2, [r7, #8]
 800d242:	659a      	str	r2, [r3, #88]	; 0x58
  huart->RxXferSize  = Size;
 800d244:	68fb      	ldr	r3, [r7, #12]
 800d246:	88fa      	ldrh	r2, [r7, #6]
 800d248:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
  huart->RxXferCount = Size;
 800d24c:	68fb      	ldr	r3, [r7, #12]
 800d24e:	88fa      	ldrh	r2, [r7, #6]
 800d250:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->RxISR       = NULL;
 800d254:	68fb      	ldr	r3, [r7, #12]
 800d256:	2200      	movs	r2, #0
 800d258:	671a      	str	r2, [r3, #112]	; 0x70

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 800d25a:	68fb      	ldr	r3, [r7, #12]
 800d25c:	689b      	ldr	r3, [r3, #8]
 800d25e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800d262:	d10e      	bne.n	800d282 <UART_Start_Receive_IT+0x52>
 800d264:	68fb      	ldr	r3, [r7, #12]
 800d266:	691b      	ldr	r3, [r3, #16]
 800d268:	2b00      	cmp	r3, #0
 800d26a:	d105      	bne.n	800d278 <UART_Start_Receive_IT+0x48>
 800d26c:	68fb      	ldr	r3, [r7, #12]
 800d26e:	f240 12ff 	movw	r2, #511	; 0x1ff
 800d272:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800d276:	e02d      	b.n	800d2d4 <UART_Start_Receive_IT+0xa4>
 800d278:	68fb      	ldr	r3, [r7, #12]
 800d27a:	22ff      	movs	r2, #255	; 0xff
 800d27c:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800d280:	e028      	b.n	800d2d4 <UART_Start_Receive_IT+0xa4>
 800d282:	68fb      	ldr	r3, [r7, #12]
 800d284:	689b      	ldr	r3, [r3, #8]
 800d286:	2b00      	cmp	r3, #0
 800d288:	d10d      	bne.n	800d2a6 <UART_Start_Receive_IT+0x76>
 800d28a:	68fb      	ldr	r3, [r7, #12]
 800d28c:	691b      	ldr	r3, [r3, #16]
 800d28e:	2b00      	cmp	r3, #0
 800d290:	d104      	bne.n	800d29c <UART_Start_Receive_IT+0x6c>
 800d292:	68fb      	ldr	r3, [r7, #12]
 800d294:	22ff      	movs	r2, #255	; 0xff
 800d296:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800d29a:	e01b      	b.n	800d2d4 <UART_Start_Receive_IT+0xa4>
 800d29c:	68fb      	ldr	r3, [r7, #12]
 800d29e:	227f      	movs	r2, #127	; 0x7f
 800d2a0:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800d2a4:	e016      	b.n	800d2d4 <UART_Start_Receive_IT+0xa4>
 800d2a6:	68fb      	ldr	r3, [r7, #12]
 800d2a8:	689b      	ldr	r3, [r3, #8]
 800d2aa:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800d2ae:	d10d      	bne.n	800d2cc <UART_Start_Receive_IT+0x9c>
 800d2b0:	68fb      	ldr	r3, [r7, #12]
 800d2b2:	691b      	ldr	r3, [r3, #16]
 800d2b4:	2b00      	cmp	r3, #0
 800d2b6:	d104      	bne.n	800d2c2 <UART_Start_Receive_IT+0x92>
 800d2b8:	68fb      	ldr	r3, [r7, #12]
 800d2ba:	227f      	movs	r2, #127	; 0x7f
 800d2bc:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800d2c0:	e008      	b.n	800d2d4 <UART_Start_Receive_IT+0xa4>
 800d2c2:	68fb      	ldr	r3, [r7, #12]
 800d2c4:	223f      	movs	r2, #63	; 0x3f
 800d2c6:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800d2ca:	e003      	b.n	800d2d4 <UART_Start_Receive_IT+0xa4>
 800d2cc:	68fb      	ldr	r3, [r7, #12]
 800d2ce:	2200      	movs	r2, #0
 800d2d0:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d2d4:	68fb      	ldr	r3, [r7, #12]
 800d2d6:	2200      	movs	r2, #0
 800d2d8:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800d2dc:	68fb      	ldr	r3, [r7, #12]
 800d2de:	2222      	movs	r2, #34	; 0x22
 800d2e0:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d2e4:	68fb      	ldr	r3, [r7, #12]
 800d2e6:	681b      	ldr	r3, [r3, #0]
 800d2e8:	3308      	adds	r3, #8
 800d2ea:	667b      	str	r3, [r7, #100]	; 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d2ec:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800d2ee:	e853 3f00 	ldrex	r3, [r3]
 800d2f2:	663b      	str	r3, [r7, #96]	; 0x60
   return(result);
 800d2f4:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800d2f6:	f043 0301 	orr.w	r3, r3, #1
 800d2fa:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800d2fe:	68fb      	ldr	r3, [r7, #12]
 800d300:	681b      	ldr	r3, [r3, #0]
 800d302:	3308      	adds	r3, #8
 800d304:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 800d308:	673a      	str	r2, [r7, #112]	; 0x70
 800d30a:	66fb      	str	r3, [r7, #108]	; 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d30c:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 800d30e:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 800d310:	e841 2300 	strex	r3, r2, [r1]
 800d314:	66bb      	str	r3, [r7, #104]	; 0x68
   return(result);
 800d316:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800d318:	2b00      	cmp	r3, #0
 800d31a:	d1e3      	bne.n	800d2e4 <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 800d31c:	68fb      	ldr	r3, [r7, #12]
 800d31e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800d320:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800d324:	d153      	bne.n	800d3ce <UART_Start_Receive_IT+0x19e>
 800d326:	68fb      	ldr	r3, [r7, #12]
 800d328:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 800d32c:	88fa      	ldrh	r2, [r7, #6]
 800d32e:	429a      	cmp	r2, r3
 800d330:	d34d      	bcc.n	800d3ce <UART_Start_Receive_IT+0x19e>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800d332:	68fb      	ldr	r3, [r7, #12]
 800d334:	689b      	ldr	r3, [r3, #8]
 800d336:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800d33a:	d107      	bne.n	800d34c <UART_Start_Receive_IT+0x11c>
 800d33c:	68fb      	ldr	r3, [r7, #12]
 800d33e:	691b      	ldr	r3, [r3, #16]
 800d340:	2b00      	cmp	r3, #0
 800d342:	d103      	bne.n	800d34c <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 800d344:	68fb      	ldr	r3, [r7, #12]
 800d346:	4a4b      	ldr	r2, [pc, #300]	; (800d474 <UART_Start_Receive_IT+0x244>)
 800d348:	671a      	str	r2, [r3, #112]	; 0x70
 800d34a:	e002      	b.n	800d352 <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 800d34c:	68fb      	ldr	r3, [r7, #12]
 800d34e:	4a4a      	ldr	r2, [pc, #296]	; (800d478 <UART_Start_Receive_IT+0x248>)
 800d350:	671a      	str	r2, [r3, #112]	; 0x70
    }

    __HAL_UNLOCK(huart);
 800d352:	68fb      	ldr	r3, [r7, #12]
 800d354:	2200      	movs	r2, #0
 800d356:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 800d35a:	68fb      	ldr	r3, [r7, #12]
 800d35c:	691b      	ldr	r3, [r3, #16]
 800d35e:	2b00      	cmp	r3, #0
 800d360:	d01a      	beq.n	800d398 <UART_Start_Receive_IT+0x168>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800d362:	68fb      	ldr	r3, [r7, #12]
 800d364:	681b      	ldr	r3, [r3, #0]
 800d366:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d368:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800d36a:	e853 3f00 	ldrex	r3, [r3]
 800d36e:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 800d370:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800d372:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800d376:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800d37a:	68fb      	ldr	r3, [r7, #12]
 800d37c:	681b      	ldr	r3, [r3, #0]
 800d37e:	461a      	mov	r2, r3
 800d380:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800d384:	65fb      	str	r3, [r7, #92]	; 0x5c
 800d386:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d388:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800d38a:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800d38c:	e841 2300 	strex	r3, r2, [r1]
 800d390:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 800d392:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800d394:	2b00      	cmp	r3, #0
 800d396:	d1e4      	bne.n	800d362 <UART_Start_Receive_IT+0x132>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800d398:	68fb      	ldr	r3, [r7, #12]
 800d39a:	681b      	ldr	r3, [r3, #0]
 800d39c:	3308      	adds	r3, #8
 800d39e:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d3a0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800d3a2:	e853 3f00 	ldrex	r3, [r3]
 800d3a6:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800d3a8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d3aa:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800d3ae:	67fb      	str	r3, [r7, #124]	; 0x7c
 800d3b0:	68fb      	ldr	r3, [r7, #12]
 800d3b2:	681b      	ldr	r3, [r3, #0]
 800d3b4:	3308      	adds	r3, #8
 800d3b6:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 800d3b8:	64ba      	str	r2, [r7, #72]	; 0x48
 800d3ba:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d3bc:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800d3be:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800d3c0:	e841 2300 	strex	r3, r2, [r1]
 800d3c4:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 800d3c6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800d3c8:	2b00      	cmp	r3, #0
 800d3ca:	d1e5      	bne.n	800d398 <UART_Start_Receive_IT+0x168>
 800d3cc:	e04a      	b.n	800d464 <UART_Start_Receive_IT+0x234>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800d3ce:	68fb      	ldr	r3, [r7, #12]
 800d3d0:	689b      	ldr	r3, [r3, #8]
 800d3d2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800d3d6:	d107      	bne.n	800d3e8 <UART_Start_Receive_IT+0x1b8>
 800d3d8:	68fb      	ldr	r3, [r7, #12]
 800d3da:	691b      	ldr	r3, [r3, #16]
 800d3dc:	2b00      	cmp	r3, #0
 800d3de:	d103      	bne.n	800d3e8 <UART_Start_Receive_IT+0x1b8>
    {
      huart->RxISR = UART_RxISR_16BIT;
 800d3e0:	68fb      	ldr	r3, [r7, #12]
 800d3e2:	4a26      	ldr	r2, [pc, #152]	; (800d47c <UART_Start_Receive_IT+0x24c>)
 800d3e4:	671a      	str	r2, [r3, #112]	; 0x70
 800d3e6:	e002      	b.n	800d3ee <UART_Start_Receive_IT+0x1be>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 800d3e8:	68fb      	ldr	r3, [r7, #12]
 800d3ea:	4a25      	ldr	r2, [pc, #148]	; (800d480 <UART_Start_Receive_IT+0x250>)
 800d3ec:	671a      	str	r2, [r3, #112]	; 0x70
    }

    __HAL_UNLOCK(huart);
 800d3ee:	68fb      	ldr	r3, [r7, #12]
 800d3f0:	2200      	movs	r2, #0
 800d3f2:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 800d3f6:	68fb      	ldr	r3, [r7, #12]
 800d3f8:	691b      	ldr	r3, [r3, #16]
 800d3fa:	2b00      	cmp	r3, #0
 800d3fc:	d019      	beq.n	800d432 <UART_Start_Receive_IT+0x202>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 800d3fe:	68fb      	ldr	r3, [r7, #12]
 800d400:	681b      	ldr	r3, [r3, #0]
 800d402:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d404:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d406:	e853 3f00 	ldrex	r3, [r3]
 800d40a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800d40c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d40e:	f443 7390 	orr.w	r3, r3, #288	; 0x120
 800d412:	677b      	str	r3, [r7, #116]	; 0x74
 800d414:	68fb      	ldr	r3, [r7, #12]
 800d416:	681b      	ldr	r3, [r3, #0]
 800d418:	461a      	mov	r2, r3
 800d41a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800d41c:	637b      	str	r3, [r7, #52]	; 0x34
 800d41e:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d420:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800d422:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800d424:	e841 2300 	strex	r3, r2, [r1]
 800d428:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800d42a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d42c:	2b00      	cmp	r3, #0
 800d42e:	d1e6      	bne.n	800d3fe <UART_Start_Receive_IT+0x1ce>
 800d430:	e018      	b.n	800d464 <UART_Start_Receive_IT+0x234>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800d432:	68fb      	ldr	r3, [r7, #12]
 800d434:	681b      	ldr	r3, [r3, #0]
 800d436:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d438:	697b      	ldr	r3, [r7, #20]
 800d43a:	e853 3f00 	ldrex	r3, [r3]
 800d43e:	613b      	str	r3, [r7, #16]
   return(result);
 800d440:	693b      	ldr	r3, [r7, #16]
 800d442:	f043 0320 	orr.w	r3, r3, #32
 800d446:	67bb      	str	r3, [r7, #120]	; 0x78
 800d448:	68fb      	ldr	r3, [r7, #12]
 800d44a:	681b      	ldr	r3, [r3, #0]
 800d44c:	461a      	mov	r2, r3
 800d44e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800d450:	623b      	str	r3, [r7, #32]
 800d452:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d454:	69f9      	ldr	r1, [r7, #28]
 800d456:	6a3a      	ldr	r2, [r7, #32]
 800d458:	e841 2300 	strex	r3, r2, [r1]
 800d45c:	61bb      	str	r3, [r7, #24]
   return(result);
 800d45e:	69bb      	ldr	r3, [r7, #24]
 800d460:	2b00      	cmp	r3, #0
 800d462:	d1e6      	bne.n	800d432 <UART_Start_Receive_IT+0x202>
    }  
  }
  return HAL_OK;
 800d464:	2300      	movs	r3, #0
}
 800d466:	4618      	mov	r0, r3
 800d468:	378c      	adds	r7, #140	; 0x8c
 800d46a:	46bd      	mov	sp, r7
 800d46c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d470:	4770      	bx	lr
 800d472:	bf00      	nop
 800d474:	0800df3d 	.word	0x0800df3d
 800d478:	0800dc45 	.word	0x0800dc45
 800d47c:	0800dae3 	.word	0x0800dae3
 800d480:	0800d983 	.word	0x0800d983

0800d484 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800d484:	b580      	push	{r7, lr}
 800d486:	b096      	sub	sp, #88	; 0x58
 800d488:	af00      	add	r7, sp, #0
 800d48a:	60f8      	str	r0, [r7, #12]
 800d48c:	60b9      	str	r1, [r7, #8]
 800d48e:	4613      	mov	r3, r2
 800d490:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800d492:	68fb      	ldr	r3, [r7, #12]
 800d494:	68ba      	ldr	r2, [r7, #8]
 800d496:	659a      	str	r2, [r3, #88]	; 0x58
  huart->RxXferSize = Size;
 800d498:	68fb      	ldr	r3, [r7, #12]
 800d49a:	88fa      	ldrh	r2, [r7, #6]
 800d49c:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d4a0:	68fb      	ldr	r3, [r7, #12]
 800d4a2:	2200      	movs	r2, #0
 800d4a4:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800d4a8:	68fb      	ldr	r3, [r7, #12]
 800d4aa:	2222      	movs	r2, #34	; 0x22
 800d4ac:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  if (huart->hdmarx != NULL)
 800d4b0:	68fb      	ldr	r3, [r7, #12]
 800d4b2:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800d4b4:	2b00      	cmp	r3, #0
 800d4b6:	d02c      	beq.n	800d512 <UART_Start_Receive_DMA+0x8e>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800d4b8:	68fb      	ldr	r3, [r7, #12]
 800d4ba:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800d4bc:	4a42      	ldr	r2, [pc, #264]	; (800d5c8 <UART_Start_Receive_DMA+0x144>)
 800d4be:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800d4c0:	68fb      	ldr	r3, [r7, #12]
 800d4c2:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800d4c4:	4a41      	ldr	r2, [pc, #260]	; (800d5cc <UART_Start_Receive_DMA+0x148>)
 800d4c6:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 800d4c8:	68fb      	ldr	r3, [r7, #12]
 800d4ca:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800d4cc:	4a40      	ldr	r2, [pc, #256]	; (800d5d0 <UART_Start_Receive_DMA+0x14c>)
 800d4ce:	635a      	str	r2, [r3, #52]	; 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 800d4d0:	68fb      	ldr	r3, [r7, #12]
 800d4d2:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800d4d4:	2200      	movs	r2, #0
 800d4d6:	639a      	str	r2, [r3, #56]	; 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 800d4d8:	68fb      	ldr	r3, [r7, #12]
 800d4da:	6fd8      	ldr	r0, [r3, #124]	; 0x7c
 800d4dc:	68fb      	ldr	r3, [r7, #12]
 800d4de:	681b      	ldr	r3, [r3, #0]
 800d4e0:	3324      	adds	r3, #36	; 0x24
 800d4e2:	4619      	mov	r1, r3
 800d4e4:	68fb      	ldr	r3, [r7, #12]
 800d4e6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d4e8:	461a      	mov	r2, r3
 800d4ea:	88fb      	ldrh	r3, [r7, #6]
 800d4ec:	f7fb ff92 	bl	8009414 <HAL_DMA_Start_IT>
 800d4f0:	4603      	mov	r3, r0
 800d4f2:	2b00      	cmp	r3, #0
 800d4f4:	d00d      	beq.n	800d512 <UART_Start_Receive_DMA+0x8e>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 800d4f6:	68fb      	ldr	r3, [r7, #12]
 800d4f8:	2210      	movs	r2, #16
 800d4fa:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

      __HAL_UNLOCK(huart);
 800d4fe:	68fb      	ldr	r3, [r7, #12]
 800d500:	2200      	movs	r2, #0
 800d502:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 800d506:	68fb      	ldr	r3, [r7, #12]
 800d508:	2220      	movs	r2, #32
 800d50a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      return HAL_ERROR;
 800d50e:	2301      	movs	r3, #1
 800d510:	e055      	b.n	800d5be <UART_Start_Receive_DMA+0x13a>
    }
  }
  __HAL_UNLOCK(huart);
 800d512:	68fb      	ldr	r3, [r7, #12]
 800d514:	2200      	movs	r2, #0
 800d516:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 800d51a:	68fb      	ldr	r3, [r7, #12]
 800d51c:	691b      	ldr	r3, [r3, #16]
 800d51e:	2b00      	cmp	r3, #0
 800d520:	d018      	beq.n	800d554 <UART_Start_Receive_DMA+0xd0>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800d522:	68fb      	ldr	r3, [r7, #12]
 800d524:	681b      	ldr	r3, [r3, #0]
 800d526:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d528:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800d52a:	e853 3f00 	ldrex	r3, [r3]
 800d52e:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800d530:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d532:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800d536:	657b      	str	r3, [r7, #84]	; 0x54
 800d538:	68fb      	ldr	r3, [r7, #12]
 800d53a:	681b      	ldr	r3, [r3, #0]
 800d53c:	461a      	mov	r2, r3
 800d53e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800d540:	64bb      	str	r3, [r7, #72]	; 0x48
 800d542:	647a      	str	r2, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d544:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800d546:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800d548:	e841 2300 	strex	r3, r2, [r1]
 800d54c:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 800d54e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800d550:	2b00      	cmp	r3, #0
 800d552:	d1e6      	bne.n	800d522 <UART_Start_Receive_DMA+0x9e>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d554:	68fb      	ldr	r3, [r7, #12]
 800d556:	681b      	ldr	r3, [r3, #0]
 800d558:	3308      	adds	r3, #8
 800d55a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d55c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d55e:	e853 3f00 	ldrex	r3, [r3]
 800d562:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800d564:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d566:	f043 0301 	orr.w	r3, r3, #1
 800d56a:	653b      	str	r3, [r7, #80]	; 0x50
 800d56c:	68fb      	ldr	r3, [r7, #12]
 800d56e:	681b      	ldr	r3, [r3, #0]
 800d570:	3308      	adds	r3, #8
 800d572:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800d574:	637a      	str	r2, [r7, #52]	; 0x34
 800d576:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d578:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800d57a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800d57c:	e841 2300 	strex	r3, r2, [r1]
 800d580:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800d582:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d584:	2b00      	cmp	r3, #0
 800d586:	d1e5      	bne.n	800d554 <UART_Start_Receive_DMA+0xd0>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800d588:	68fb      	ldr	r3, [r7, #12]
 800d58a:	681b      	ldr	r3, [r3, #0]
 800d58c:	3308      	adds	r3, #8
 800d58e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d590:	697b      	ldr	r3, [r7, #20]
 800d592:	e853 3f00 	ldrex	r3, [r3]
 800d596:	613b      	str	r3, [r7, #16]
   return(result);
 800d598:	693b      	ldr	r3, [r7, #16]
 800d59a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d59e:	64fb      	str	r3, [r7, #76]	; 0x4c
 800d5a0:	68fb      	ldr	r3, [r7, #12]
 800d5a2:	681b      	ldr	r3, [r3, #0]
 800d5a4:	3308      	adds	r3, #8
 800d5a6:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800d5a8:	623a      	str	r2, [r7, #32]
 800d5aa:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d5ac:	69f9      	ldr	r1, [r7, #28]
 800d5ae:	6a3a      	ldr	r2, [r7, #32]
 800d5b0:	e841 2300 	strex	r3, r2, [r1]
 800d5b4:	61bb      	str	r3, [r7, #24]
   return(result);
 800d5b6:	69bb      	ldr	r3, [r7, #24]
 800d5b8:	2b00      	cmp	r3, #0
 800d5ba:	d1e5      	bne.n	800d588 <UART_Start_Receive_DMA+0x104>

  return HAL_OK;
 800d5bc:	2300      	movs	r3, #0
}
 800d5be:	4618      	mov	r0, r3
 800d5c0:	3758      	adds	r7, #88	; 0x58
 800d5c2:	46bd      	mov	sp, r7
 800d5c4:	bd80      	pop	{r7, pc}
 800d5c6:	bf00      	nop
 800d5c8:	0800d723 	.word	0x0800d723
 800d5cc:	0800d849 	.word	0x0800d849
 800d5d0:	0800d881 	.word	0x0800d881

0800d5d4 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800d5d4:	b480      	push	{r7}
 800d5d6:	b08f      	sub	sp, #60	; 0x3c
 800d5d8:	af00      	add	r7, sp, #0
 800d5da:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 800d5dc:	687b      	ldr	r3, [r7, #4]
 800d5de:	681b      	ldr	r3, [r3, #0]
 800d5e0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d5e2:	6a3b      	ldr	r3, [r7, #32]
 800d5e4:	e853 3f00 	ldrex	r3, [r3]
 800d5e8:	61fb      	str	r3, [r7, #28]
   return(result);
 800d5ea:	69fb      	ldr	r3, [r7, #28]
 800d5ec:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800d5f0:	637b      	str	r3, [r7, #52]	; 0x34
 800d5f2:	687b      	ldr	r3, [r7, #4]
 800d5f4:	681b      	ldr	r3, [r3, #0]
 800d5f6:	461a      	mov	r2, r3
 800d5f8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d5fa:	62fb      	str	r3, [r7, #44]	; 0x2c
 800d5fc:	62ba      	str	r2, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d5fe:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800d600:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800d602:	e841 2300 	strex	r3, r2, [r1]
 800d606:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800d608:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d60a:	2b00      	cmp	r3, #0
 800d60c:	d1e6      	bne.n	800d5dc <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 800d60e:	687b      	ldr	r3, [r7, #4]
 800d610:	681b      	ldr	r3, [r3, #0]
 800d612:	3308      	adds	r3, #8
 800d614:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d616:	68fb      	ldr	r3, [r7, #12]
 800d618:	e853 3f00 	ldrex	r3, [r3]
 800d61c:	60bb      	str	r3, [r7, #8]
   return(result);
 800d61e:	68bb      	ldr	r3, [r7, #8]
 800d620:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 800d624:	633b      	str	r3, [r7, #48]	; 0x30
 800d626:	687b      	ldr	r3, [r7, #4]
 800d628:	681b      	ldr	r3, [r3, #0]
 800d62a:	3308      	adds	r3, #8
 800d62c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800d62e:	61ba      	str	r2, [r7, #24]
 800d630:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d632:	6979      	ldr	r1, [r7, #20]
 800d634:	69ba      	ldr	r2, [r7, #24]
 800d636:	e841 2300 	strex	r3, r2, [r1]
 800d63a:	613b      	str	r3, [r7, #16]
   return(result);
 800d63c:	693b      	ldr	r3, [r7, #16]
 800d63e:	2b00      	cmp	r3, #0
 800d640:	d1e5      	bne.n	800d60e <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800d642:	687b      	ldr	r3, [r7, #4]
 800d644:	2220      	movs	r2, #32
 800d646:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
}
 800d64a:	bf00      	nop
 800d64c:	373c      	adds	r7, #60	; 0x3c
 800d64e:	46bd      	mov	sp, r7
 800d650:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d654:	4770      	bx	lr

0800d656 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800d656:	b480      	push	{r7}
 800d658:	b095      	sub	sp, #84	; 0x54
 800d65a:	af00      	add	r7, sp, #0
 800d65c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800d65e:	687b      	ldr	r3, [r7, #4]
 800d660:	681b      	ldr	r3, [r3, #0]
 800d662:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d664:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d666:	e853 3f00 	ldrex	r3, [r3]
 800d66a:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800d66c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d66e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800d672:	64fb      	str	r3, [r7, #76]	; 0x4c
 800d674:	687b      	ldr	r3, [r7, #4]
 800d676:	681b      	ldr	r3, [r3, #0]
 800d678:	461a      	mov	r2, r3
 800d67a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800d67c:	643b      	str	r3, [r7, #64]	; 0x40
 800d67e:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d680:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800d682:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800d684:	e841 2300 	strex	r3, r2, [r1]
 800d688:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800d68a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d68c:	2b00      	cmp	r3, #0
 800d68e:	d1e6      	bne.n	800d65e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800d690:	687b      	ldr	r3, [r7, #4]
 800d692:	681b      	ldr	r3, [r3, #0]
 800d694:	3308      	adds	r3, #8
 800d696:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d698:	6a3b      	ldr	r3, [r7, #32]
 800d69a:	e853 3f00 	ldrex	r3, [r3]
 800d69e:	61fb      	str	r3, [r7, #28]
   return(result);
 800d6a0:	69fb      	ldr	r3, [r7, #28]
 800d6a2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800d6a6:	f023 0301 	bic.w	r3, r3, #1
 800d6aa:	64bb      	str	r3, [r7, #72]	; 0x48
 800d6ac:	687b      	ldr	r3, [r7, #4]
 800d6ae:	681b      	ldr	r3, [r3, #0]
 800d6b0:	3308      	adds	r3, #8
 800d6b2:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800d6b4:	62fa      	str	r2, [r7, #44]	; 0x2c
 800d6b6:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d6b8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800d6ba:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800d6bc:	e841 2300 	strex	r3, r2, [r1]
 800d6c0:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800d6c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d6c4:	2b00      	cmp	r3, #0
 800d6c6:	d1e3      	bne.n	800d690 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d6c8:	687b      	ldr	r3, [r7, #4]
 800d6ca:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800d6cc:	2b01      	cmp	r3, #1
 800d6ce:	d118      	bne.n	800d702 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800d6d0:	687b      	ldr	r3, [r7, #4]
 800d6d2:	681b      	ldr	r3, [r3, #0]
 800d6d4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d6d6:	68fb      	ldr	r3, [r7, #12]
 800d6d8:	e853 3f00 	ldrex	r3, [r3]
 800d6dc:	60bb      	str	r3, [r7, #8]
   return(result);
 800d6de:	68bb      	ldr	r3, [r7, #8]
 800d6e0:	f023 0310 	bic.w	r3, r3, #16
 800d6e4:	647b      	str	r3, [r7, #68]	; 0x44
 800d6e6:	687b      	ldr	r3, [r7, #4]
 800d6e8:	681b      	ldr	r3, [r3, #0]
 800d6ea:	461a      	mov	r2, r3
 800d6ec:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800d6ee:	61bb      	str	r3, [r7, #24]
 800d6f0:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d6f2:	6979      	ldr	r1, [r7, #20]
 800d6f4:	69ba      	ldr	r2, [r7, #24]
 800d6f6:	e841 2300 	strex	r3, r2, [r1]
 800d6fa:	613b      	str	r3, [r7, #16]
   return(result);
 800d6fc:	693b      	ldr	r3, [r7, #16]
 800d6fe:	2b00      	cmp	r3, #0
 800d700:	d1e6      	bne.n	800d6d0 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800d702:	687b      	ldr	r3, [r7, #4]
 800d704:	2220      	movs	r2, #32
 800d706:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d70a:	687b      	ldr	r3, [r7, #4]
 800d70c:	2200      	movs	r2, #0
 800d70e:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800d710:	687b      	ldr	r3, [r7, #4]
 800d712:	2200      	movs	r2, #0
 800d714:	671a      	str	r2, [r3, #112]	; 0x70
}
 800d716:	bf00      	nop
 800d718:	3754      	adds	r7, #84	; 0x54
 800d71a:	46bd      	mov	sp, r7
 800d71c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d720:	4770      	bx	lr

0800d722 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800d722:	b580      	push	{r7, lr}
 800d724:	b09c      	sub	sp, #112	; 0x70
 800d726:	af00      	add	r7, sp, #0
 800d728:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800d72a:	687b      	ldr	r3, [r7, #4]
 800d72c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d72e:	66fb      	str	r3, [r7, #108]	; 0x6c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800d730:	687b      	ldr	r3, [r7, #4]
 800d732:	681b      	ldr	r3, [r3, #0]
 800d734:	681b      	ldr	r3, [r3, #0]
 800d736:	f003 0320 	and.w	r3, r3, #32
 800d73a:	2b00      	cmp	r3, #0
 800d73c:	d171      	bne.n	800d822 <UART_DMAReceiveCplt+0x100>
  {
    huart->RxXferCount = 0U;
 800d73e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800d740:	2200      	movs	r2, #0
 800d742:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800d746:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800d748:	681b      	ldr	r3, [r3, #0]
 800d74a:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d74c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800d74e:	e853 3f00 	ldrex	r3, [r3]
 800d752:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800d754:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800d756:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800d75a:	66bb      	str	r3, [r7, #104]	; 0x68
 800d75c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800d75e:	681b      	ldr	r3, [r3, #0]
 800d760:	461a      	mov	r2, r3
 800d762:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800d764:	65bb      	str	r3, [r7, #88]	; 0x58
 800d766:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d768:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800d76a:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800d76c:	e841 2300 	strex	r3, r2, [r1]
 800d770:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800d772:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800d774:	2b00      	cmp	r3, #0
 800d776:	d1e6      	bne.n	800d746 <UART_DMAReceiveCplt+0x24>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d778:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800d77a:	681b      	ldr	r3, [r3, #0]
 800d77c:	3308      	adds	r3, #8
 800d77e:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d780:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d782:	e853 3f00 	ldrex	r3, [r3]
 800d786:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800d788:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d78a:	f023 0301 	bic.w	r3, r3, #1
 800d78e:	667b      	str	r3, [r7, #100]	; 0x64
 800d790:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800d792:	681b      	ldr	r3, [r3, #0]
 800d794:	3308      	adds	r3, #8
 800d796:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800d798:	647a      	str	r2, [r7, #68]	; 0x44
 800d79a:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d79c:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800d79e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800d7a0:	e841 2300 	strex	r3, r2, [r1]
 800d7a4:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800d7a6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800d7a8:	2b00      	cmp	r3, #0
 800d7aa:	d1e5      	bne.n	800d778 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800d7ac:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800d7ae:	681b      	ldr	r3, [r3, #0]
 800d7b0:	3308      	adds	r3, #8
 800d7b2:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d7b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d7b6:	e853 3f00 	ldrex	r3, [r3]
 800d7ba:	623b      	str	r3, [r7, #32]
   return(result);
 800d7bc:	6a3b      	ldr	r3, [r7, #32]
 800d7be:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800d7c2:	663b      	str	r3, [r7, #96]	; 0x60
 800d7c4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800d7c6:	681b      	ldr	r3, [r3, #0]
 800d7c8:	3308      	adds	r3, #8
 800d7ca:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800d7cc:	633a      	str	r2, [r7, #48]	; 0x30
 800d7ce:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d7d0:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800d7d2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800d7d4:	e841 2300 	strex	r3, r2, [r1]
 800d7d8:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800d7da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d7dc:	2b00      	cmp	r3, #0
 800d7de:	d1e5      	bne.n	800d7ac <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800d7e0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800d7e2:	2220      	movs	r2, #32
 800d7e4:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d7e8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800d7ea:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800d7ec:	2b01      	cmp	r3, #1
 800d7ee:	d118      	bne.n	800d822 <UART_DMAReceiveCplt+0x100>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800d7f0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800d7f2:	681b      	ldr	r3, [r3, #0]
 800d7f4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d7f6:	693b      	ldr	r3, [r7, #16]
 800d7f8:	e853 3f00 	ldrex	r3, [r3]
 800d7fc:	60fb      	str	r3, [r7, #12]
   return(result);
 800d7fe:	68fb      	ldr	r3, [r7, #12]
 800d800:	f023 0310 	bic.w	r3, r3, #16
 800d804:	65fb      	str	r3, [r7, #92]	; 0x5c
 800d806:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800d808:	681b      	ldr	r3, [r3, #0]
 800d80a:	461a      	mov	r2, r3
 800d80c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800d80e:	61fb      	str	r3, [r7, #28]
 800d810:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d812:	69b9      	ldr	r1, [r7, #24]
 800d814:	69fa      	ldr	r2, [r7, #28]
 800d816:	e841 2300 	strex	r3, r2, [r1]
 800d81a:	617b      	str	r3, [r7, #20]
   return(result);
 800d81c:	697b      	ldr	r3, [r7, #20]
 800d81e:	2b00      	cmp	r3, #0
 800d820:	d1e6      	bne.n	800d7f0 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d822:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800d824:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800d826:	2b01      	cmp	r3, #1
 800d828:	d107      	bne.n	800d83a <UART_DMAReceiveCplt+0x118>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800d82a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800d82c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800d830:	4619      	mov	r1, r3
 800d832:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 800d834:	f7ff f86e 	bl	800c914 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800d838:	e002      	b.n	800d840 <UART_DMAReceiveCplt+0x11e>
    HAL_UART_RxCpltCallback(huart);
 800d83a:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 800d83c:	f7f8 fe94 	bl	8006568 <HAL_UART_RxCpltCallback>
}
 800d840:	bf00      	nop
 800d842:	3770      	adds	r7, #112	; 0x70
 800d844:	46bd      	mov	sp, r7
 800d846:	bd80      	pop	{r7, pc}

0800d848 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800d848:	b580      	push	{r7, lr}
 800d84a:	b084      	sub	sp, #16
 800d84c:	af00      	add	r7, sp, #0
 800d84e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800d850:	687b      	ldr	r3, [r7, #4]
 800d852:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d854:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d856:	68fb      	ldr	r3, [r7, #12]
 800d858:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800d85a:	2b01      	cmp	r3, #1
 800d85c:	d109      	bne.n	800d872 <UART_DMARxHalfCplt+0x2a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 800d85e:	68fb      	ldr	r3, [r7, #12]
 800d860:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800d864:	085b      	lsrs	r3, r3, #1
 800d866:	b29b      	uxth	r3, r3
 800d868:	4619      	mov	r1, r3
 800d86a:	68f8      	ldr	r0, [r7, #12]
 800d86c:	f7ff f852 	bl	800c914 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800d870:	e002      	b.n	800d878 <UART_DMARxHalfCplt+0x30>
    HAL_UART_RxHalfCpltCallback(huart);
 800d872:	68f8      	ldr	r0, [r7, #12]
 800d874:	f7ff f83a 	bl	800c8ec <HAL_UART_RxHalfCpltCallback>
}
 800d878:	bf00      	nop
 800d87a:	3710      	adds	r7, #16
 800d87c:	46bd      	mov	sp, r7
 800d87e:	bd80      	pop	{r7, pc}

0800d880 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800d880:	b580      	push	{r7, lr}
 800d882:	b086      	sub	sp, #24
 800d884:	af00      	add	r7, sp, #0
 800d886:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800d888:	687b      	ldr	r3, [r7, #4]
 800d88a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d88c:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 800d88e:	697b      	ldr	r3, [r7, #20]
 800d890:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800d894:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800d896:	697b      	ldr	r3, [r7, #20]
 800d898:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d89c:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800d89e:	697b      	ldr	r3, [r7, #20]
 800d8a0:	681b      	ldr	r3, [r3, #0]
 800d8a2:	689b      	ldr	r3, [r3, #8]
 800d8a4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800d8a8:	2b80      	cmp	r3, #128	; 0x80
 800d8aa:	d109      	bne.n	800d8c0 <UART_DMAError+0x40>
 800d8ac:	693b      	ldr	r3, [r7, #16]
 800d8ae:	2b21      	cmp	r3, #33	; 0x21
 800d8b0:	d106      	bne.n	800d8c0 <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 800d8b2:	697b      	ldr	r3, [r7, #20]
 800d8b4:	2200      	movs	r2, #0
 800d8b6:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    UART_EndTxTransfer(huart);
 800d8ba:	6978      	ldr	r0, [r7, #20]
 800d8bc:	f7ff fe8a 	bl	800d5d4 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800d8c0:	697b      	ldr	r3, [r7, #20]
 800d8c2:	681b      	ldr	r3, [r3, #0]
 800d8c4:	689b      	ldr	r3, [r3, #8]
 800d8c6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d8ca:	2b40      	cmp	r3, #64	; 0x40
 800d8cc:	d109      	bne.n	800d8e2 <UART_DMAError+0x62>
 800d8ce:	68fb      	ldr	r3, [r7, #12]
 800d8d0:	2b22      	cmp	r3, #34	; 0x22
 800d8d2:	d106      	bne.n	800d8e2 <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 800d8d4:	697b      	ldr	r3, [r7, #20]
 800d8d6:	2200      	movs	r2, #0
 800d8d8:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
    UART_EndRxTransfer(huart);
 800d8dc:	6978      	ldr	r0, [r7, #20]
 800d8de:	f7ff feba 	bl	800d656 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800d8e2:	697b      	ldr	r3, [r7, #20]
 800d8e4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800d8e8:	f043 0210 	orr.w	r2, r3, #16
 800d8ec:	697b      	ldr	r3, [r7, #20]
 800d8ee:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800d8f2:	6978      	ldr	r0, [r7, #20]
 800d8f4:	f7ff f804 	bl	800c900 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800d8f8:	bf00      	nop
 800d8fa:	3718      	adds	r7, #24
 800d8fc:	46bd      	mov	sp, r7
 800d8fe:	bd80      	pop	{r7, pc}

0800d900 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800d900:	b580      	push	{r7, lr}
 800d902:	b084      	sub	sp, #16
 800d904:	af00      	add	r7, sp, #0
 800d906:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800d908:	687b      	ldr	r3, [r7, #4]
 800d90a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d90c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800d90e:	68fb      	ldr	r3, [r7, #12]
 800d910:	2200      	movs	r2, #0
 800d912:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->TxXferCount = 0U;
 800d916:	68fb      	ldr	r3, [r7, #12]
 800d918:	2200      	movs	r2, #0
 800d91a:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800d91e:	68f8      	ldr	r0, [r7, #12]
 800d920:	f7fe ffee 	bl	800c900 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800d924:	bf00      	nop
 800d926:	3710      	adds	r7, #16
 800d928:	46bd      	mov	sp, r7
 800d92a:	bd80      	pop	{r7, pc}

0800d92c <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800d92c:	b580      	push	{r7, lr}
 800d92e:	b088      	sub	sp, #32
 800d930:	af00      	add	r7, sp, #0
 800d932:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800d934:	687b      	ldr	r3, [r7, #4]
 800d936:	681b      	ldr	r3, [r3, #0]
 800d938:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d93a:	68fb      	ldr	r3, [r7, #12]
 800d93c:	e853 3f00 	ldrex	r3, [r3]
 800d940:	60bb      	str	r3, [r7, #8]
   return(result);
 800d942:	68bb      	ldr	r3, [r7, #8]
 800d944:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800d948:	61fb      	str	r3, [r7, #28]
 800d94a:	687b      	ldr	r3, [r7, #4]
 800d94c:	681b      	ldr	r3, [r3, #0]
 800d94e:	461a      	mov	r2, r3
 800d950:	69fb      	ldr	r3, [r7, #28]
 800d952:	61bb      	str	r3, [r7, #24]
 800d954:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d956:	6979      	ldr	r1, [r7, #20]
 800d958:	69ba      	ldr	r2, [r7, #24]
 800d95a:	e841 2300 	strex	r3, r2, [r1]
 800d95e:	613b      	str	r3, [r7, #16]
   return(result);
 800d960:	693b      	ldr	r3, [r7, #16]
 800d962:	2b00      	cmp	r3, #0
 800d964:	d1e6      	bne.n	800d934 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800d966:	687b      	ldr	r3, [r7, #4]
 800d968:	2220      	movs	r2, #32
 800d96a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800d96e:	687b      	ldr	r3, [r7, #4]
 800d970:	2200      	movs	r2, #0
 800d972:	675a      	str	r2, [r3, #116]	; 0x74
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800d974:	6878      	ldr	r0, [r7, #4]
 800d976:	f7fe ffaf 	bl	800c8d8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800d97a:	bf00      	nop
 800d97c:	3720      	adds	r7, #32
 800d97e:	46bd      	mov	sp, r7
 800d980:	bd80      	pop	{r7, pc}

0800d982 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 800d982:	b580      	push	{r7, lr}
 800d984:	b096      	sub	sp, #88	; 0x58
 800d986:	af00      	add	r7, sp, #0
 800d988:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 800d98a:	687b      	ldr	r3, [r7, #4]
 800d98c:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 800d990:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800d994:	687b      	ldr	r3, [r7, #4]
 800d996:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d99a:	2b22      	cmp	r3, #34	; 0x22
 800d99c:	f040 8095 	bne.w	800daca <UART_RxISR_8BIT+0x148>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800d9a0:	687b      	ldr	r3, [r7, #4]
 800d9a2:	681b      	ldr	r3, [r3, #0]
 800d9a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d9a6:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800d9aa:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 800d9ae:	b2d9      	uxtb	r1, r3
 800d9b0:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 800d9b4:	b2da      	uxtb	r2, r3
 800d9b6:	687b      	ldr	r3, [r7, #4]
 800d9b8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d9ba:	400a      	ands	r2, r1
 800d9bc:	b2d2      	uxtb	r2, r2
 800d9be:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800d9c0:	687b      	ldr	r3, [r7, #4]
 800d9c2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d9c4:	1c5a      	adds	r2, r3, #1
 800d9c6:	687b      	ldr	r3, [r7, #4]
 800d9c8:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 800d9ca:	687b      	ldr	r3, [r7, #4]
 800d9cc:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800d9d0:	b29b      	uxth	r3, r3
 800d9d2:	3b01      	subs	r3, #1
 800d9d4:	b29a      	uxth	r2, r3
 800d9d6:	687b      	ldr	r3, [r7, #4]
 800d9d8:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    if (huart->RxXferCount == 0U)
 800d9dc:	687b      	ldr	r3, [r7, #4]
 800d9de:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800d9e2:	b29b      	uxth	r3, r3
 800d9e4:	2b00      	cmp	r3, #0
 800d9e6:	d178      	bne.n	800dada <UART_RxISR_8BIT+0x158>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800d9e8:	687b      	ldr	r3, [r7, #4]
 800d9ea:	681b      	ldr	r3, [r3, #0]
 800d9ec:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d9ee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d9f0:	e853 3f00 	ldrex	r3, [r3]
 800d9f4:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800d9f6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d9f8:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800d9fc:	653b      	str	r3, [r7, #80]	; 0x50
 800d9fe:	687b      	ldr	r3, [r7, #4]
 800da00:	681b      	ldr	r3, [r3, #0]
 800da02:	461a      	mov	r2, r3
 800da04:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800da06:	647b      	str	r3, [r7, #68]	; 0x44
 800da08:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800da0a:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800da0c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800da0e:	e841 2300 	strex	r3, r2, [r1]
 800da12:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800da14:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800da16:	2b00      	cmp	r3, #0
 800da18:	d1e6      	bne.n	800d9e8 <UART_RxISR_8BIT+0x66>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800da1a:	687b      	ldr	r3, [r7, #4]
 800da1c:	681b      	ldr	r3, [r3, #0]
 800da1e:	3308      	adds	r3, #8
 800da20:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800da22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800da24:	e853 3f00 	ldrex	r3, [r3]
 800da28:	623b      	str	r3, [r7, #32]
   return(result);
 800da2a:	6a3b      	ldr	r3, [r7, #32]
 800da2c:	f023 0301 	bic.w	r3, r3, #1
 800da30:	64fb      	str	r3, [r7, #76]	; 0x4c
 800da32:	687b      	ldr	r3, [r7, #4]
 800da34:	681b      	ldr	r3, [r3, #0]
 800da36:	3308      	adds	r3, #8
 800da38:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800da3a:	633a      	str	r2, [r7, #48]	; 0x30
 800da3c:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800da3e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800da40:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800da42:	e841 2300 	strex	r3, r2, [r1]
 800da46:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800da48:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800da4a:	2b00      	cmp	r3, #0
 800da4c:	d1e5      	bne.n	800da1a <UART_RxISR_8BIT+0x98>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800da4e:	687b      	ldr	r3, [r7, #4]
 800da50:	2220      	movs	r2, #32
 800da52:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800da56:	687b      	ldr	r3, [r7, #4]
 800da58:	2200      	movs	r2, #0
 800da5a:	671a      	str	r2, [r3, #112]	; 0x70

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800da5c:	687b      	ldr	r3, [r7, #4]
 800da5e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800da60:	2b01      	cmp	r3, #1
 800da62:	d12e      	bne.n	800dac2 <UART_RxISR_8BIT+0x140>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800da64:	687b      	ldr	r3, [r7, #4]
 800da66:	2200      	movs	r2, #0
 800da68:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800da6a:	687b      	ldr	r3, [r7, #4]
 800da6c:	681b      	ldr	r3, [r3, #0]
 800da6e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800da70:	693b      	ldr	r3, [r7, #16]
 800da72:	e853 3f00 	ldrex	r3, [r3]
 800da76:	60fb      	str	r3, [r7, #12]
   return(result);
 800da78:	68fb      	ldr	r3, [r7, #12]
 800da7a:	f023 0310 	bic.w	r3, r3, #16
 800da7e:	64bb      	str	r3, [r7, #72]	; 0x48
 800da80:	687b      	ldr	r3, [r7, #4]
 800da82:	681b      	ldr	r3, [r3, #0]
 800da84:	461a      	mov	r2, r3
 800da86:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800da88:	61fb      	str	r3, [r7, #28]
 800da8a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800da8c:	69b9      	ldr	r1, [r7, #24]
 800da8e:	69fa      	ldr	r2, [r7, #28]
 800da90:	e841 2300 	strex	r3, r2, [r1]
 800da94:	617b      	str	r3, [r7, #20]
   return(result);
 800da96:	697b      	ldr	r3, [r7, #20]
 800da98:	2b00      	cmp	r3, #0
 800da9a:	d1e6      	bne.n	800da6a <UART_RxISR_8BIT+0xe8>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800da9c:	687b      	ldr	r3, [r7, #4]
 800da9e:	681b      	ldr	r3, [r3, #0]
 800daa0:	69db      	ldr	r3, [r3, #28]
 800daa2:	f003 0310 	and.w	r3, r3, #16
 800daa6:	2b10      	cmp	r3, #16
 800daa8:	d103      	bne.n	800dab2 <UART_RxISR_8BIT+0x130>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800daaa:	687b      	ldr	r3, [r7, #4]
 800daac:	681b      	ldr	r3, [r3, #0]
 800daae:	2210      	movs	r2, #16
 800dab0:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800dab2:	687b      	ldr	r3, [r7, #4]
 800dab4:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800dab8:	4619      	mov	r1, r3
 800daba:	6878      	ldr	r0, [r7, #4]
 800dabc:	f7fe ff2a 	bl	800c914 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800dac0:	e00b      	b.n	800dada <UART_RxISR_8BIT+0x158>
        HAL_UART_RxCpltCallback(huart);
 800dac2:	6878      	ldr	r0, [r7, #4]
 800dac4:	f7f8 fd50 	bl	8006568 <HAL_UART_RxCpltCallback>
}
 800dac8:	e007      	b.n	800dada <UART_RxISR_8BIT+0x158>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800daca:	687b      	ldr	r3, [r7, #4]
 800dacc:	681b      	ldr	r3, [r3, #0]
 800dace:	699a      	ldr	r2, [r3, #24]
 800dad0:	687b      	ldr	r3, [r7, #4]
 800dad2:	681b      	ldr	r3, [r3, #0]
 800dad4:	f042 0208 	orr.w	r2, r2, #8
 800dad8:	619a      	str	r2, [r3, #24]
}
 800dada:	bf00      	nop
 800dadc:	3758      	adds	r7, #88	; 0x58
 800dade:	46bd      	mov	sp, r7
 800dae0:	bd80      	pop	{r7, pc}

0800dae2 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 800dae2:	b580      	push	{r7, lr}
 800dae4:	b096      	sub	sp, #88	; 0x58
 800dae6:	af00      	add	r7, sp, #0
 800dae8:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 800daea:	687b      	ldr	r3, [r7, #4]
 800daec:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 800daf0:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800daf4:	687b      	ldr	r3, [r7, #4]
 800daf6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800dafa:	2b22      	cmp	r3, #34	; 0x22
 800dafc:	f040 8095 	bne.w	800dc2a <UART_RxISR_16BIT+0x148>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800db00:	687b      	ldr	r3, [r7, #4]
 800db02:	681b      	ldr	r3, [r3, #0]
 800db04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800db06:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 800db0a:	687b      	ldr	r3, [r7, #4]
 800db0c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800db0e:	653b      	str	r3, [r7, #80]	; 0x50
    *tmp = (uint16_t)(uhdata & uhMask);
 800db10:	f8b7 2054 	ldrh.w	r2, [r7, #84]	; 0x54
 800db14:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 800db18:	4013      	ands	r3, r2
 800db1a:	b29a      	uxth	r2, r3
 800db1c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800db1e:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800db20:	687b      	ldr	r3, [r7, #4]
 800db22:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800db24:	1c9a      	adds	r2, r3, #2
 800db26:	687b      	ldr	r3, [r7, #4]
 800db28:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 800db2a:	687b      	ldr	r3, [r7, #4]
 800db2c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800db30:	b29b      	uxth	r3, r3
 800db32:	3b01      	subs	r3, #1
 800db34:	b29a      	uxth	r2, r3
 800db36:	687b      	ldr	r3, [r7, #4]
 800db38:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    if (huart->RxXferCount == 0U)
 800db3c:	687b      	ldr	r3, [r7, #4]
 800db3e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800db42:	b29b      	uxth	r3, r3
 800db44:	2b00      	cmp	r3, #0
 800db46:	d178      	bne.n	800dc3a <UART_RxISR_16BIT+0x158>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800db48:	687b      	ldr	r3, [r7, #4]
 800db4a:	681b      	ldr	r3, [r3, #0]
 800db4c:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800db4e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800db50:	e853 3f00 	ldrex	r3, [r3]
 800db54:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800db56:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800db58:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800db5c:	64fb      	str	r3, [r7, #76]	; 0x4c
 800db5e:	687b      	ldr	r3, [r7, #4]
 800db60:	681b      	ldr	r3, [r3, #0]
 800db62:	461a      	mov	r2, r3
 800db64:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800db66:	643b      	str	r3, [r7, #64]	; 0x40
 800db68:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800db6a:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800db6c:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800db6e:	e841 2300 	strex	r3, r2, [r1]
 800db72:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800db74:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800db76:	2b00      	cmp	r3, #0
 800db78:	d1e6      	bne.n	800db48 <UART_RxISR_16BIT+0x66>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800db7a:	687b      	ldr	r3, [r7, #4]
 800db7c:	681b      	ldr	r3, [r3, #0]
 800db7e:	3308      	adds	r3, #8
 800db80:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800db82:	6a3b      	ldr	r3, [r7, #32]
 800db84:	e853 3f00 	ldrex	r3, [r3]
 800db88:	61fb      	str	r3, [r7, #28]
   return(result);
 800db8a:	69fb      	ldr	r3, [r7, #28]
 800db8c:	f023 0301 	bic.w	r3, r3, #1
 800db90:	64bb      	str	r3, [r7, #72]	; 0x48
 800db92:	687b      	ldr	r3, [r7, #4]
 800db94:	681b      	ldr	r3, [r3, #0]
 800db96:	3308      	adds	r3, #8
 800db98:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800db9a:	62fa      	str	r2, [r7, #44]	; 0x2c
 800db9c:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800db9e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800dba0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800dba2:	e841 2300 	strex	r3, r2, [r1]
 800dba6:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800dba8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dbaa:	2b00      	cmp	r3, #0
 800dbac:	d1e5      	bne.n	800db7a <UART_RxISR_16BIT+0x98>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800dbae:	687b      	ldr	r3, [r7, #4]
 800dbb0:	2220      	movs	r2, #32
 800dbb2:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800dbb6:	687b      	ldr	r3, [r7, #4]
 800dbb8:	2200      	movs	r2, #0
 800dbba:	671a      	str	r2, [r3, #112]	; 0x70

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800dbbc:	687b      	ldr	r3, [r7, #4]
 800dbbe:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800dbc0:	2b01      	cmp	r3, #1
 800dbc2:	d12e      	bne.n	800dc22 <UART_RxISR_16BIT+0x140>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800dbc4:	687b      	ldr	r3, [r7, #4]
 800dbc6:	2200      	movs	r2, #0
 800dbc8:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800dbca:	687b      	ldr	r3, [r7, #4]
 800dbcc:	681b      	ldr	r3, [r3, #0]
 800dbce:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dbd0:	68fb      	ldr	r3, [r7, #12]
 800dbd2:	e853 3f00 	ldrex	r3, [r3]
 800dbd6:	60bb      	str	r3, [r7, #8]
   return(result);
 800dbd8:	68bb      	ldr	r3, [r7, #8]
 800dbda:	f023 0310 	bic.w	r3, r3, #16
 800dbde:	647b      	str	r3, [r7, #68]	; 0x44
 800dbe0:	687b      	ldr	r3, [r7, #4]
 800dbe2:	681b      	ldr	r3, [r3, #0]
 800dbe4:	461a      	mov	r2, r3
 800dbe6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800dbe8:	61bb      	str	r3, [r7, #24]
 800dbea:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dbec:	6979      	ldr	r1, [r7, #20]
 800dbee:	69ba      	ldr	r2, [r7, #24]
 800dbf0:	e841 2300 	strex	r3, r2, [r1]
 800dbf4:	613b      	str	r3, [r7, #16]
   return(result);
 800dbf6:	693b      	ldr	r3, [r7, #16]
 800dbf8:	2b00      	cmp	r3, #0
 800dbfa:	d1e6      	bne.n	800dbca <UART_RxISR_16BIT+0xe8>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800dbfc:	687b      	ldr	r3, [r7, #4]
 800dbfe:	681b      	ldr	r3, [r3, #0]
 800dc00:	69db      	ldr	r3, [r3, #28]
 800dc02:	f003 0310 	and.w	r3, r3, #16
 800dc06:	2b10      	cmp	r3, #16
 800dc08:	d103      	bne.n	800dc12 <UART_RxISR_16BIT+0x130>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800dc0a:	687b      	ldr	r3, [r7, #4]
 800dc0c:	681b      	ldr	r3, [r3, #0]
 800dc0e:	2210      	movs	r2, #16
 800dc10:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800dc12:	687b      	ldr	r3, [r7, #4]
 800dc14:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800dc18:	4619      	mov	r1, r3
 800dc1a:	6878      	ldr	r0, [r7, #4]
 800dc1c:	f7fe fe7a 	bl	800c914 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800dc20:	e00b      	b.n	800dc3a <UART_RxISR_16BIT+0x158>
        HAL_UART_RxCpltCallback(huart);
 800dc22:	6878      	ldr	r0, [r7, #4]
 800dc24:	f7f8 fca0 	bl	8006568 <HAL_UART_RxCpltCallback>
}
 800dc28:	e007      	b.n	800dc3a <UART_RxISR_16BIT+0x158>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800dc2a:	687b      	ldr	r3, [r7, #4]
 800dc2c:	681b      	ldr	r3, [r3, #0]
 800dc2e:	699a      	ldr	r2, [r3, #24]
 800dc30:	687b      	ldr	r3, [r7, #4]
 800dc32:	681b      	ldr	r3, [r3, #0]
 800dc34:	f042 0208 	orr.w	r2, r2, #8
 800dc38:	619a      	str	r2, [r3, #24]
}
 800dc3a:	bf00      	nop
 800dc3c:	3758      	adds	r7, #88	; 0x58
 800dc3e:	46bd      	mov	sp, r7
 800dc40:	bd80      	pop	{r7, pc}
	...

0800dc44 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800dc44:	b580      	push	{r7, lr}
 800dc46:	b0a6      	sub	sp, #152	; 0x98
 800dc48:	af00      	add	r7, sp, #0
 800dc4a:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 800dc4c:	687b      	ldr	r3, [r7, #4]
 800dc4e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 800dc52:	f8a7 3092 	strh.w	r3, [r7, #146]	; 0x92
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800dc56:	687b      	ldr	r3, [r7, #4]
 800dc58:	681b      	ldr	r3, [r3, #0]
 800dc5a:	69db      	ldr	r3, [r3, #28]
 800dc5c:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800dc60:	687b      	ldr	r3, [r7, #4]
 800dc62:	681b      	ldr	r3, [r3, #0]
 800dc64:	681b      	ldr	r3, [r3, #0]
 800dc66:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800dc6a:	687b      	ldr	r3, [r7, #4]
 800dc6c:	681b      	ldr	r3, [r3, #0]
 800dc6e:	689b      	ldr	r3, [r3, #8]
 800dc70:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800dc74:	687b      	ldr	r3, [r7, #4]
 800dc76:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800dc7a:	2b22      	cmp	r3, #34	; 0x22
 800dc7c:	f040 814f 	bne.w	800df1e <UART_RxISR_8BIT_FIFOEN+0x2da>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800dc80:	687b      	ldr	r3, [r7, #4]
 800dc82:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 800dc86:	f8a7 3086 	strh.w	r3, [r7, #134]	; 0x86
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800dc8a:	e0f6      	b.n	800de7a <UART_RxISR_8BIT_FIFOEN+0x236>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800dc8c:	687b      	ldr	r3, [r7, #4]
 800dc8e:	681b      	ldr	r3, [r3, #0]
 800dc90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800dc92:	f8a7 3084 	strh.w	r3, [r7, #132]	; 0x84
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800dc96:	f8b7 3084 	ldrh.w	r3, [r7, #132]	; 0x84
 800dc9a:	b2d9      	uxtb	r1, r3
 800dc9c:	f8b7 3092 	ldrh.w	r3, [r7, #146]	; 0x92
 800dca0:	b2da      	uxtb	r2, r3
 800dca2:	687b      	ldr	r3, [r7, #4]
 800dca4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800dca6:	400a      	ands	r2, r1
 800dca8:	b2d2      	uxtb	r2, r2
 800dcaa:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 800dcac:	687b      	ldr	r3, [r7, #4]
 800dcae:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800dcb0:	1c5a      	adds	r2, r3, #1
 800dcb2:	687b      	ldr	r3, [r7, #4]
 800dcb4:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 800dcb6:	687b      	ldr	r3, [r7, #4]
 800dcb8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800dcbc:	b29b      	uxth	r3, r3
 800dcbe:	3b01      	subs	r3, #1
 800dcc0:	b29a      	uxth	r2, r3
 800dcc2:	687b      	ldr	r3, [r7, #4]
 800dcc4:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800dcc8:	687b      	ldr	r3, [r7, #4]
 800dcca:	681b      	ldr	r3, [r3, #0]
 800dccc:	69db      	ldr	r3, [r3, #28]
 800dcce:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800dcd2:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800dcd6:	f003 0307 	and.w	r3, r3, #7
 800dcda:	2b00      	cmp	r3, #0
 800dcdc:	d053      	beq.n	800dd86 <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800dcde:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800dce2:	f003 0301 	and.w	r3, r3, #1
 800dce6:	2b00      	cmp	r3, #0
 800dce8:	d011      	beq.n	800dd0e <UART_RxISR_8BIT_FIFOEN+0xca>
 800dcea:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800dcee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800dcf2:	2b00      	cmp	r3, #0
 800dcf4:	d00b      	beq.n	800dd0e <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800dcf6:	687b      	ldr	r3, [r7, #4]
 800dcf8:	681b      	ldr	r3, [r3, #0]
 800dcfa:	2201      	movs	r2, #1
 800dcfc:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800dcfe:	687b      	ldr	r3, [r7, #4]
 800dd00:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800dd04:	f043 0201 	orr.w	r2, r3, #1
 800dd08:	687b      	ldr	r3, [r7, #4]
 800dd0a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800dd0e:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800dd12:	f003 0302 	and.w	r3, r3, #2
 800dd16:	2b00      	cmp	r3, #0
 800dd18:	d011      	beq.n	800dd3e <UART_RxISR_8BIT_FIFOEN+0xfa>
 800dd1a:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800dd1e:	f003 0301 	and.w	r3, r3, #1
 800dd22:	2b00      	cmp	r3, #0
 800dd24:	d00b      	beq.n	800dd3e <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800dd26:	687b      	ldr	r3, [r7, #4]
 800dd28:	681b      	ldr	r3, [r3, #0]
 800dd2a:	2202      	movs	r2, #2
 800dd2c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800dd2e:	687b      	ldr	r3, [r7, #4]
 800dd30:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800dd34:	f043 0204 	orr.w	r2, r3, #4
 800dd38:	687b      	ldr	r3, [r7, #4]
 800dd3a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800dd3e:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800dd42:	f003 0304 	and.w	r3, r3, #4
 800dd46:	2b00      	cmp	r3, #0
 800dd48:	d011      	beq.n	800dd6e <UART_RxISR_8BIT_FIFOEN+0x12a>
 800dd4a:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800dd4e:	f003 0301 	and.w	r3, r3, #1
 800dd52:	2b00      	cmp	r3, #0
 800dd54:	d00b      	beq.n	800dd6e <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800dd56:	687b      	ldr	r3, [r7, #4]
 800dd58:	681b      	ldr	r3, [r3, #0]
 800dd5a:	2204      	movs	r2, #4
 800dd5c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800dd5e:	687b      	ldr	r3, [r7, #4]
 800dd60:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800dd64:	f043 0202 	orr.w	r2, r3, #2
 800dd68:	687b      	ldr	r3, [r7, #4]
 800dd6a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800dd6e:	687b      	ldr	r3, [r7, #4]
 800dd70:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800dd74:	2b00      	cmp	r3, #0
 800dd76:	d006      	beq.n	800dd86 <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800dd78:	6878      	ldr	r0, [r7, #4]
 800dd7a:	f7fe fdc1 	bl	800c900 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800dd7e:	687b      	ldr	r3, [r7, #4]
 800dd80:	2200      	movs	r2, #0
 800dd82:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }
      }

      if (huart->RxXferCount == 0U)
 800dd86:	687b      	ldr	r3, [r7, #4]
 800dd88:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800dd8c:	b29b      	uxth	r3, r3
 800dd8e:	2b00      	cmp	r3, #0
 800dd90:	d173      	bne.n	800de7a <UART_RxISR_8BIT_FIFOEN+0x236>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800dd92:	687b      	ldr	r3, [r7, #4]
 800dd94:	681b      	ldr	r3, [r3, #0]
 800dd96:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dd98:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800dd9a:	e853 3f00 	ldrex	r3, [r3]
 800dd9e:	65bb      	str	r3, [r7, #88]	; 0x58
   return(result);
 800dda0:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800dda2:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800dda6:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800ddaa:	687b      	ldr	r3, [r7, #4]
 800ddac:	681b      	ldr	r3, [r3, #0]
 800ddae:	461a      	mov	r2, r3
 800ddb0:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800ddb4:	66bb      	str	r3, [r7, #104]	; 0x68
 800ddb6:	667a      	str	r2, [r7, #100]	; 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ddb8:	6e79      	ldr	r1, [r7, #100]	; 0x64
 800ddba:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800ddbc:	e841 2300 	strex	r3, r2, [r1]
 800ddc0:	663b      	str	r3, [r7, #96]	; 0x60
   return(result);
 800ddc2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800ddc4:	2b00      	cmp	r3, #0
 800ddc6:	d1e4      	bne.n	800dd92 <UART_RxISR_8BIT_FIFOEN+0x14e>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800ddc8:	687b      	ldr	r3, [r7, #4]
 800ddca:	681b      	ldr	r3, [r3, #0]
 800ddcc:	3308      	adds	r3, #8
 800ddce:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ddd0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800ddd2:	e853 3f00 	ldrex	r3, [r3]
 800ddd6:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 800ddd8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800ddda:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800ddde:	f023 0301 	bic.w	r3, r3, #1
 800dde2:	67fb      	str	r3, [r7, #124]	; 0x7c
 800dde4:	687b      	ldr	r3, [r7, #4]
 800dde6:	681b      	ldr	r3, [r3, #0]
 800dde8:	3308      	adds	r3, #8
 800ddea:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 800ddec:	657a      	str	r2, [r7, #84]	; 0x54
 800ddee:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ddf0:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800ddf2:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800ddf4:	e841 2300 	strex	r3, r2, [r1]
 800ddf8:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 800ddfa:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800ddfc:	2b00      	cmp	r3, #0
 800ddfe:	d1e3      	bne.n	800ddc8 <UART_RxISR_8BIT_FIFOEN+0x184>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800de00:	687b      	ldr	r3, [r7, #4]
 800de02:	2220      	movs	r2, #32
 800de04:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800de08:	687b      	ldr	r3, [r7, #4]
 800de0a:	2200      	movs	r2, #0
 800de0c:	671a      	str	r2, [r3, #112]	; 0x70

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800de0e:	687b      	ldr	r3, [r7, #4]
 800de10:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800de12:	2b01      	cmp	r3, #1
 800de14:	d12e      	bne.n	800de74 <UART_RxISR_8BIT_FIFOEN+0x230>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800de16:	687b      	ldr	r3, [r7, #4]
 800de18:	2200      	movs	r2, #0
 800de1a:	66da      	str	r2, [r3, #108]	; 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800de1c:	687b      	ldr	r3, [r7, #4]
 800de1e:	681b      	ldr	r3, [r3, #0]
 800de20:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800de22:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800de24:	e853 3f00 	ldrex	r3, [r3]
 800de28:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800de2a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800de2c:	f023 0310 	bic.w	r3, r3, #16
 800de30:	67bb      	str	r3, [r7, #120]	; 0x78
 800de32:	687b      	ldr	r3, [r7, #4]
 800de34:	681b      	ldr	r3, [r3, #0]
 800de36:	461a      	mov	r2, r3
 800de38:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800de3a:	643b      	str	r3, [r7, #64]	; 0x40
 800de3c:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800de3e:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800de40:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800de42:	e841 2300 	strex	r3, r2, [r1]
 800de46:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800de48:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800de4a:	2b00      	cmp	r3, #0
 800de4c:	d1e6      	bne.n	800de1c <UART_RxISR_8BIT_FIFOEN+0x1d8>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800de4e:	687b      	ldr	r3, [r7, #4]
 800de50:	681b      	ldr	r3, [r3, #0]
 800de52:	69db      	ldr	r3, [r3, #28]
 800de54:	f003 0310 	and.w	r3, r3, #16
 800de58:	2b10      	cmp	r3, #16
 800de5a:	d103      	bne.n	800de64 <UART_RxISR_8BIT_FIFOEN+0x220>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800de5c:	687b      	ldr	r3, [r7, #4]
 800de5e:	681b      	ldr	r3, [r3, #0]
 800de60:	2210      	movs	r2, #16
 800de62:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800de64:	687b      	ldr	r3, [r7, #4]
 800de66:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800de6a:	4619      	mov	r1, r3
 800de6c:	6878      	ldr	r0, [r7, #4]
 800de6e:	f7fe fd51 	bl	800c914 <HAL_UARTEx_RxEventCallback>
 800de72:	e002      	b.n	800de7a <UART_RxISR_8BIT_FIFOEN+0x236>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 800de74:	6878      	ldr	r0, [r7, #4]
 800de76:	f7f8 fb77 	bl	8006568 <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800de7a:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 800de7e:	2b00      	cmp	r3, #0
 800de80:	d006      	beq.n	800de90 <UART_RxISR_8BIT_FIFOEN+0x24c>
 800de82:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800de86:	f003 0320 	and.w	r3, r3, #32
 800de8a:	2b00      	cmp	r3, #0
 800de8c:	f47f aefe 	bne.w	800dc8c <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800de90:	687b      	ldr	r3, [r7, #4]
 800de92:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800de96:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800de9a:	f8b7 3076 	ldrh.w	r3, [r7, #118]	; 0x76
 800de9e:	2b00      	cmp	r3, #0
 800dea0:	d045      	beq.n	800df2e <UART_RxISR_8BIT_FIFOEN+0x2ea>
 800dea2:	687b      	ldr	r3, [r7, #4]
 800dea4:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 800dea8:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 800deac:	429a      	cmp	r2, r3
 800deae:	d23e      	bcs.n	800df2e <UART_RxISR_8BIT_FIFOEN+0x2ea>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800deb0:	687b      	ldr	r3, [r7, #4]
 800deb2:	681b      	ldr	r3, [r3, #0]
 800deb4:	3308      	adds	r3, #8
 800deb6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800deb8:	6a3b      	ldr	r3, [r7, #32]
 800deba:	e853 3f00 	ldrex	r3, [r3]
 800debe:	61fb      	str	r3, [r7, #28]
   return(result);
 800dec0:	69fb      	ldr	r3, [r7, #28]
 800dec2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800dec6:	673b      	str	r3, [r7, #112]	; 0x70
 800dec8:	687b      	ldr	r3, [r7, #4]
 800deca:	681b      	ldr	r3, [r3, #0]
 800decc:	3308      	adds	r3, #8
 800dece:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 800ded0:	62fa      	str	r2, [r7, #44]	; 0x2c
 800ded2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ded4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800ded6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800ded8:	e841 2300 	strex	r3, r2, [r1]
 800dedc:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800dede:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dee0:	2b00      	cmp	r3, #0
 800dee2:	d1e5      	bne.n	800deb0 <UART_RxISR_8BIT_FIFOEN+0x26c>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 800dee4:	687b      	ldr	r3, [r7, #4]
 800dee6:	4a14      	ldr	r2, [pc, #80]	; (800df38 <UART_RxISR_8BIT_FIFOEN+0x2f4>)
 800dee8:	671a      	str	r2, [r3, #112]	; 0x70

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800deea:	687b      	ldr	r3, [r7, #4]
 800deec:	681b      	ldr	r3, [r3, #0]
 800deee:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800def0:	68fb      	ldr	r3, [r7, #12]
 800def2:	e853 3f00 	ldrex	r3, [r3]
 800def6:	60bb      	str	r3, [r7, #8]
   return(result);
 800def8:	68bb      	ldr	r3, [r7, #8]
 800defa:	f043 0320 	orr.w	r3, r3, #32
 800defe:	66fb      	str	r3, [r7, #108]	; 0x6c
 800df00:	687b      	ldr	r3, [r7, #4]
 800df02:	681b      	ldr	r3, [r3, #0]
 800df04:	461a      	mov	r2, r3
 800df06:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800df08:	61bb      	str	r3, [r7, #24]
 800df0a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800df0c:	6979      	ldr	r1, [r7, #20]
 800df0e:	69ba      	ldr	r2, [r7, #24]
 800df10:	e841 2300 	strex	r3, r2, [r1]
 800df14:	613b      	str	r3, [r7, #16]
   return(result);
 800df16:	693b      	ldr	r3, [r7, #16]
 800df18:	2b00      	cmp	r3, #0
 800df1a:	d1e6      	bne.n	800deea <UART_RxISR_8BIT_FIFOEN+0x2a6>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800df1c:	e007      	b.n	800df2e <UART_RxISR_8BIT_FIFOEN+0x2ea>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800df1e:	687b      	ldr	r3, [r7, #4]
 800df20:	681b      	ldr	r3, [r3, #0]
 800df22:	699a      	ldr	r2, [r3, #24]
 800df24:	687b      	ldr	r3, [r7, #4]
 800df26:	681b      	ldr	r3, [r3, #0]
 800df28:	f042 0208 	orr.w	r2, r2, #8
 800df2c:	619a      	str	r2, [r3, #24]
}
 800df2e:	bf00      	nop
 800df30:	3798      	adds	r7, #152	; 0x98
 800df32:	46bd      	mov	sp, r7
 800df34:	bd80      	pop	{r7, pc}
 800df36:	bf00      	nop
 800df38:	0800d983 	.word	0x0800d983

0800df3c <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800df3c:	b580      	push	{r7, lr}
 800df3e:	b0a8      	sub	sp, #160	; 0xa0
 800df40:	af00      	add	r7, sp, #0
 800df42:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 800df44:	687b      	ldr	r3, [r7, #4]
 800df46:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 800df4a:	f8a7 309a 	strh.w	r3, [r7, #154]	; 0x9a
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800df4e:	687b      	ldr	r3, [r7, #4]
 800df50:	681b      	ldr	r3, [r3, #0]
 800df52:	69db      	ldr	r3, [r3, #28]
 800df54:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800df58:	687b      	ldr	r3, [r7, #4]
 800df5a:	681b      	ldr	r3, [r3, #0]
 800df5c:	681b      	ldr	r3, [r3, #0]
 800df5e:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800df62:	687b      	ldr	r3, [r7, #4]
 800df64:	681b      	ldr	r3, [r3, #0]
 800df66:	689b      	ldr	r3, [r3, #8]
 800df68:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800df6c:	687b      	ldr	r3, [r7, #4]
 800df6e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800df72:	2b22      	cmp	r3, #34	; 0x22
 800df74:	f040 8153 	bne.w	800e21e <UART_RxISR_16BIT_FIFOEN+0x2e2>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800df78:	687b      	ldr	r3, [r7, #4]
 800df7a:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 800df7e:	f8a7 308e 	strh.w	r3, [r7, #142]	; 0x8e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800df82:	e0fa      	b.n	800e17a <UART_RxISR_16BIT_FIFOEN+0x23e>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800df84:	687b      	ldr	r3, [r7, #4]
 800df86:	681b      	ldr	r3, [r3, #0]
 800df88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800df8a:	f8a7 308c 	strh.w	r3, [r7, #140]	; 0x8c
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 800df8e:	687b      	ldr	r3, [r7, #4]
 800df90:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800df92:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
      *tmp = (uint16_t)(uhdata & uhMask);
 800df96:	f8b7 208c 	ldrh.w	r2, [r7, #140]	; 0x8c
 800df9a:	f8b7 309a 	ldrh.w	r3, [r7, #154]	; 0x9a
 800df9e:	4013      	ands	r3, r2
 800dfa0:	b29a      	uxth	r2, r3
 800dfa2:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800dfa6:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800dfa8:	687b      	ldr	r3, [r7, #4]
 800dfaa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800dfac:	1c9a      	adds	r2, r3, #2
 800dfae:	687b      	ldr	r3, [r7, #4]
 800dfb0:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 800dfb2:	687b      	ldr	r3, [r7, #4]
 800dfb4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800dfb8:	b29b      	uxth	r3, r3
 800dfba:	3b01      	subs	r3, #1
 800dfbc:	b29a      	uxth	r2, r3
 800dfbe:	687b      	ldr	r3, [r7, #4]
 800dfc0:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800dfc4:	687b      	ldr	r3, [r7, #4]
 800dfc6:	681b      	ldr	r3, [r3, #0]
 800dfc8:	69db      	ldr	r3, [r3, #28]
 800dfca:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800dfce:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800dfd2:	f003 0307 	and.w	r3, r3, #7
 800dfd6:	2b00      	cmp	r3, #0
 800dfd8:	d053      	beq.n	800e082 <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800dfda:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800dfde:	f003 0301 	and.w	r3, r3, #1
 800dfe2:	2b00      	cmp	r3, #0
 800dfe4:	d011      	beq.n	800e00a <UART_RxISR_16BIT_FIFOEN+0xce>
 800dfe6:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800dfea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800dfee:	2b00      	cmp	r3, #0
 800dff0:	d00b      	beq.n	800e00a <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800dff2:	687b      	ldr	r3, [r7, #4]
 800dff4:	681b      	ldr	r3, [r3, #0]
 800dff6:	2201      	movs	r2, #1
 800dff8:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800dffa:	687b      	ldr	r3, [r7, #4]
 800dffc:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800e000:	f043 0201 	orr.w	r2, r3, #1
 800e004:	687b      	ldr	r3, [r7, #4]
 800e006:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800e00a:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800e00e:	f003 0302 	and.w	r3, r3, #2
 800e012:	2b00      	cmp	r3, #0
 800e014:	d011      	beq.n	800e03a <UART_RxISR_16BIT_FIFOEN+0xfe>
 800e016:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800e01a:	f003 0301 	and.w	r3, r3, #1
 800e01e:	2b00      	cmp	r3, #0
 800e020:	d00b      	beq.n	800e03a <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800e022:	687b      	ldr	r3, [r7, #4]
 800e024:	681b      	ldr	r3, [r3, #0]
 800e026:	2202      	movs	r2, #2
 800e028:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800e02a:	687b      	ldr	r3, [r7, #4]
 800e02c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800e030:	f043 0204 	orr.w	r2, r3, #4
 800e034:	687b      	ldr	r3, [r7, #4]
 800e036:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800e03a:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800e03e:	f003 0304 	and.w	r3, r3, #4
 800e042:	2b00      	cmp	r3, #0
 800e044:	d011      	beq.n	800e06a <UART_RxISR_16BIT_FIFOEN+0x12e>
 800e046:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800e04a:	f003 0301 	and.w	r3, r3, #1
 800e04e:	2b00      	cmp	r3, #0
 800e050:	d00b      	beq.n	800e06a <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800e052:	687b      	ldr	r3, [r7, #4]
 800e054:	681b      	ldr	r3, [r3, #0]
 800e056:	2204      	movs	r2, #4
 800e058:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800e05a:	687b      	ldr	r3, [r7, #4]
 800e05c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800e060:	f043 0202 	orr.w	r2, r3, #2
 800e064:	687b      	ldr	r3, [r7, #4]
 800e066:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800e06a:	687b      	ldr	r3, [r7, #4]
 800e06c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800e070:	2b00      	cmp	r3, #0
 800e072:	d006      	beq.n	800e082 <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800e074:	6878      	ldr	r0, [r7, #4]
 800e076:	f7fe fc43 	bl	800c900 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800e07a:	687b      	ldr	r3, [r7, #4]
 800e07c:	2200      	movs	r2, #0
 800e07e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }
      }

      if (huart->RxXferCount == 0U)
 800e082:	687b      	ldr	r3, [r7, #4]
 800e084:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800e088:	b29b      	uxth	r3, r3
 800e08a:	2b00      	cmp	r3, #0
 800e08c:	d175      	bne.n	800e17a <UART_RxISR_16BIT_FIFOEN+0x23e>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800e08e:	687b      	ldr	r3, [r7, #4]
 800e090:	681b      	ldr	r3, [r3, #0]
 800e092:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e094:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800e096:	e853 3f00 	ldrex	r3, [r3]
 800e09a:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800e09c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800e09e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800e0a2:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800e0a6:	687b      	ldr	r3, [r7, #4]
 800e0a8:	681b      	ldr	r3, [r3, #0]
 800e0aa:	461a      	mov	r2, r3
 800e0ac:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800e0b0:	66fb      	str	r3, [r7, #108]	; 0x6c
 800e0b2:	66ba      	str	r2, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e0b4:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800e0b6:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800e0b8:	e841 2300 	strex	r3, r2, [r1]
 800e0bc:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 800e0be:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800e0c0:	2b00      	cmp	r3, #0
 800e0c2:	d1e4      	bne.n	800e08e <UART_RxISR_16BIT_FIFOEN+0x152>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800e0c4:	687b      	ldr	r3, [r7, #4]
 800e0c6:	681b      	ldr	r3, [r3, #0]
 800e0c8:	3308      	adds	r3, #8
 800e0ca:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e0cc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800e0ce:	e853 3f00 	ldrex	r3, [r3]
 800e0d2:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800e0d4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800e0d6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800e0da:	f023 0301 	bic.w	r3, r3, #1
 800e0de:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800e0e2:	687b      	ldr	r3, [r7, #4]
 800e0e4:	681b      	ldr	r3, [r3, #0]
 800e0e6:	3308      	adds	r3, #8
 800e0e8:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800e0ec:	65ba      	str	r2, [r7, #88]	; 0x58
 800e0ee:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e0f0:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800e0f2:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800e0f4:	e841 2300 	strex	r3, r2, [r1]
 800e0f8:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800e0fa:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800e0fc:	2b00      	cmp	r3, #0
 800e0fe:	d1e1      	bne.n	800e0c4 <UART_RxISR_16BIT_FIFOEN+0x188>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800e100:	687b      	ldr	r3, [r7, #4]
 800e102:	2220      	movs	r2, #32
 800e104:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800e108:	687b      	ldr	r3, [r7, #4]
 800e10a:	2200      	movs	r2, #0
 800e10c:	671a      	str	r2, [r3, #112]	; 0x70

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800e10e:	687b      	ldr	r3, [r7, #4]
 800e110:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800e112:	2b01      	cmp	r3, #1
 800e114:	d12e      	bne.n	800e174 <UART_RxISR_16BIT_FIFOEN+0x238>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e116:	687b      	ldr	r3, [r7, #4]
 800e118:	2200      	movs	r2, #0
 800e11a:	66da      	str	r2, [r3, #108]	; 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800e11c:	687b      	ldr	r3, [r7, #4]
 800e11e:	681b      	ldr	r3, [r3, #0]
 800e120:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e122:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e124:	e853 3f00 	ldrex	r3, [r3]
 800e128:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800e12a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e12c:	f023 0310 	bic.w	r3, r3, #16
 800e130:	67fb      	str	r3, [r7, #124]	; 0x7c
 800e132:	687b      	ldr	r3, [r7, #4]
 800e134:	681b      	ldr	r3, [r3, #0]
 800e136:	461a      	mov	r2, r3
 800e138:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800e13a:	647b      	str	r3, [r7, #68]	; 0x44
 800e13c:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e13e:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800e140:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800e142:	e841 2300 	strex	r3, r2, [r1]
 800e146:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800e148:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e14a:	2b00      	cmp	r3, #0
 800e14c:	d1e6      	bne.n	800e11c <UART_RxISR_16BIT_FIFOEN+0x1e0>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800e14e:	687b      	ldr	r3, [r7, #4]
 800e150:	681b      	ldr	r3, [r3, #0]
 800e152:	69db      	ldr	r3, [r3, #28]
 800e154:	f003 0310 	and.w	r3, r3, #16
 800e158:	2b10      	cmp	r3, #16
 800e15a:	d103      	bne.n	800e164 <UART_RxISR_16BIT_FIFOEN+0x228>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800e15c:	687b      	ldr	r3, [r7, #4]
 800e15e:	681b      	ldr	r3, [r3, #0]
 800e160:	2210      	movs	r2, #16
 800e162:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800e164:	687b      	ldr	r3, [r7, #4]
 800e166:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800e16a:	4619      	mov	r1, r3
 800e16c:	6878      	ldr	r0, [r7, #4]
 800e16e:	f7fe fbd1 	bl	800c914 <HAL_UARTEx_RxEventCallback>
 800e172:	e002      	b.n	800e17a <UART_RxISR_16BIT_FIFOEN+0x23e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 800e174:	6878      	ldr	r0, [r7, #4]
 800e176:	f7f8 f9f7 	bl	8006568 <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800e17a:	f8b7 308e 	ldrh.w	r3, [r7, #142]	; 0x8e
 800e17e:	2b00      	cmp	r3, #0
 800e180:	d006      	beq.n	800e190 <UART_RxISR_16BIT_FIFOEN+0x254>
 800e182:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800e186:	f003 0320 	and.w	r3, r3, #32
 800e18a:	2b00      	cmp	r3, #0
 800e18c:	f47f aefa 	bne.w	800df84 <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800e190:	687b      	ldr	r3, [r7, #4]
 800e192:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800e196:	f8a7 307a 	strh.w	r3, [r7, #122]	; 0x7a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800e19a:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 800e19e:	2b00      	cmp	r3, #0
 800e1a0:	d045      	beq.n	800e22e <UART_RxISR_16BIT_FIFOEN+0x2f2>
 800e1a2:	687b      	ldr	r3, [r7, #4]
 800e1a4:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 800e1a8:	f8b7 207a 	ldrh.w	r2, [r7, #122]	; 0x7a
 800e1ac:	429a      	cmp	r2, r3
 800e1ae:	d23e      	bcs.n	800e22e <UART_RxISR_16BIT_FIFOEN+0x2f2>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800e1b0:	687b      	ldr	r3, [r7, #4]
 800e1b2:	681b      	ldr	r3, [r3, #0]
 800e1b4:	3308      	adds	r3, #8
 800e1b6:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e1b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e1ba:	e853 3f00 	ldrex	r3, [r3]
 800e1be:	623b      	str	r3, [r7, #32]
   return(result);
 800e1c0:	6a3b      	ldr	r3, [r7, #32]
 800e1c2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800e1c6:	677b      	str	r3, [r7, #116]	; 0x74
 800e1c8:	687b      	ldr	r3, [r7, #4]
 800e1ca:	681b      	ldr	r3, [r3, #0]
 800e1cc:	3308      	adds	r3, #8
 800e1ce:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 800e1d0:	633a      	str	r2, [r7, #48]	; 0x30
 800e1d2:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e1d4:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800e1d6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800e1d8:	e841 2300 	strex	r3, r2, [r1]
 800e1dc:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800e1de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e1e0:	2b00      	cmp	r3, #0
 800e1e2:	d1e5      	bne.n	800e1b0 <UART_RxISR_16BIT_FIFOEN+0x274>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 800e1e4:	687b      	ldr	r3, [r7, #4]
 800e1e6:	4a14      	ldr	r2, [pc, #80]	; (800e238 <UART_RxISR_16BIT_FIFOEN+0x2fc>)
 800e1e8:	671a      	str	r2, [r3, #112]	; 0x70

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800e1ea:	687b      	ldr	r3, [r7, #4]
 800e1ec:	681b      	ldr	r3, [r3, #0]
 800e1ee:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e1f0:	693b      	ldr	r3, [r7, #16]
 800e1f2:	e853 3f00 	ldrex	r3, [r3]
 800e1f6:	60fb      	str	r3, [r7, #12]
   return(result);
 800e1f8:	68fb      	ldr	r3, [r7, #12]
 800e1fa:	f043 0320 	orr.w	r3, r3, #32
 800e1fe:	673b      	str	r3, [r7, #112]	; 0x70
 800e200:	687b      	ldr	r3, [r7, #4]
 800e202:	681b      	ldr	r3, [r3, #0]
 800e204:	461a      	mov	r2, r3
 800e206:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800e208:	61fb      	str	r3, [r7, #28]
 800e20a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e20c:	69b9      	ldr	r1, [r7, #24]
 800e20e:	69fa      	ldr	r2, [r7, #28]
 800e210:	e841 2300 	strex	r3, r2, [r1]
 800e214:	617b      	str	r3, [r7, #20]
   return(result);
 800e216:	697b      	ldr	r3, [r7, #20]
 800e218:	2b00      	cmp	r3, #0
 800e21a:	d1e6      	bne.n	800e1ea <UART_RxISR_16BIT_FIFOEN+0x2ae>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800e21c:	e007      	b.n	800e22e <UART_RxISR_16BIT_FIFOEN+0x2f2>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800e21e:	687b      	ldr	r3, [r7, #4]
 800e220:	681b      	ldr	r3, [r3, #0]
 800e222:	699a      	ldr	r2, [r3, #24]
 800e224:	687b      	ldr	r3, [r7, #4]
 800e226:	681b      	ldr	r3, [r3, #0]
 800e228:	f042 0208 	orr.w	r2, r2, #8
 800e22c:	619a      	str	r2, [r3, #24]
}
 800e22e:	bf00      	nop
 800e230:	37a0      	adds	r7, #160	; 0xa0
 800e232:	46bd      	mov	sp, r7
 800e234:	bd80      	pop	{r7, pc}
 800e236:	bf00      	nop
 800e238:	0800dae3 	.word	0x0800dae3

0800e23c <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800e23c:	b480      	push	{r7}
 800e23e:	b083      	sub	sp, #12
 800e240:	af00      	add	r7, sp, #0
 800e242:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800e244:	bf00      	nop
 800e246:	370c      	adds	r7, #12
 800e248:	46bd      	mov	sp, r7
 800e24a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e24e:	4770      	bx	lr

0800e250 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800e250:	b480      	push	{r7}
 800e252:	b083      	sub	sp, #12
 800e254:	af00      	add	r7, sp, #0
 800e256:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800e258:	bf00      	nop
 800e25a:	370c      	adds	r7, #12
 800e25c:	46bd      	mov	sp, r7
 800e25e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e262:	4770      	bx	lr

0800e264 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800e264:	b480      	push	{r7}
 800e266:	b083      	sub	sp, #12
 800e268:	af00      	add	r7, sp, #0
 800e26a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800e26c:	bf00      	nop
 800e26e:	370c      	adds	r7, #12
 800e270:	46bd      	mov	sp, r7
 800e272:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e276:	4770      	bx	lr

0800e278 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800e278:	b480      	push	{r7}
 800e27a:	b085      	sub	sp, #20
 800e27c:	af00      	add	r7, sp, #0
 800e27e:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800e280:	687b      	ldr	r3, [r7, #4]
 800e282:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800e286:	2b01      	cmp	r3, #1
 800e288:	d101      	bne.n	800e28e <HAL_UARTEx_DisableFifoMode+0x16>
 800e28a:	2302      	movs	r3, #2
 800e28c:	e027      	b.n	800e2de <HAL_UARTEx_DisableFifoMode+0x66>
 800e28e:	687b      	ldr	r3, [r7, #4]
 800e290:	2201      	movs	r2, #1
 800e292:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800e296:	687b      	ldr	r3, [r7, #4]
 800e298:	2224      	movs	r2, #36	; 0x24
 800e29a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800e29e:	687b      	ldr	r3, [r7, #4]
 800e2a0:	681b      	ldr	r3, [r3, #0]
 800e2a2:	681b      	ldr	r3, [r3, #0]
 800e2a4:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800e2a6:	687b      	ldr	r3, [r7, #4]
 800e2a8:	681b      	ldr	r3, [r3, #0]
 800e2aa:	681a      	ldr	r2, [r3, #0]
 800e2ac:	687b      	ldr	r3, [r7, #4]
 800e2ae:	681b      	ldr	r3, [r3, #0]
 800e2b0:	f022 0201 	bic.w	r2, r2, #1
 800e2b4:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800e2b6:	68fb      	ldr	r3, [r7, #12]
 800e2b8:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 800e2bc:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800e2be:	687b      	ldr	r3, [r7, #4]
 800e2c0:	2200      	movs	r2, #0
 800e2c2:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800e2c4:	687b      	ldr	r3, [r7, #4]
 800e2c6:	681b      	ldr	r3, [r3, #0]
 800e2c8:	68fa      	ldr	r2, [r7, #12]
 800e2ca:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800e2cc:	687b      	ldr	r3, [r7, #4]
 800e2ce:	2220      	movs	r2, #32
 800e2d0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800e2d4:	687b      	ldr	r3, [r7, #4]
 800e2d6:	2200      	movs	r2, #0
 800e2d8:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800e2dc:	2300      	movs	r3, #0
}
 800e2de:	4618      	mov	r0, r3
 800e2e0:	3714      	adds	r7, #20
 800e2e2:	46bd      	mov	sp, r7
 800e2e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e2e8:	4770      	bx	lr

0800e2ea <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800e2ea:	b580      	push	{r7, lr}
 800e2ec:	b084      	sub	sp, #16
 800e2ee:	af00      	add	r7, sp, #0
 800e2f0:	6078      	str	r0, [r7, #4]
 800e2f2:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800e2f4:	687b      	ldr	r3, [r7, #4]
 800e2f6:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800e2fa:	2b01      	cmp	r3, #1
 800e2fc:	d101      	bne.n	800e302 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800e2fe:	2302      	movs	r3, #2
 800e300:	e02d      	b.n	800e35e <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800e302:	687b      	ldr	r3, [r7, #4]
 800e304:	2201      	movs	r2, #1
 800e306:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800e30a:	687b      	ldr	r3, [r7, #4]
 800e30c:	2224      	movs	r2, #36	; 0x24
 800e30e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800e312:	687b      	ldr	r3, [r7, #4]
 800e314:	681b      	ldr	r3, [r3, #0]
 800e316:	681b      	ldr	r3, [r3, #0]
 800e318:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800e31a:	687b      	ldr	r3, [r7, #4]
 800e31c:	681b      	ldr	r3, [r3, #0]
 800e31e:	681a      	ldr	r2, [r3, #0]
 800e320:	687b      	ldr	r3, [r7, #4]
 800e322:	681b      	ldr	r3, [r3, #0]
 800e324:	f022 0201 	bic.w	r2, r2, #1
 800e328:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800e32a:	687b      	ldr	r3, [r7, #4]
 800e32c:	681b      	ldr	r3, [r3, #0]
 800e32e:	689b      	ldr	r3, [r3, #8]
 800e330:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 800e334:	687b      	ldr	r3, [r7, #4]
 800e336:	681b      	ldr	r3, [r3, #0]
 800e338:	683a      	ldr	r2, [r7, #0]
 800e33a:	430a      	orrs	r2, r1
 800e33c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800e33e:	6878      	ldr	r0, [r7, #4]
 800e340:	f000 f850 	bl	800e3e4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800e344:	687b      	ldr	r3, [r7, #4]
 800e346:	681b      	ldr	r3, [r3, #0]
 800e348:	68fa      	ldr	r2, [r7, #12]
 800e34a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800e34c:	687b      	ldr	r3, [r7, #4]
 800e34e:	2220      	movs	r2, #32
 800e350:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800e354:	687b      	ldr	r3, [r7, #4]
 800e356:	2200      	movs	r2, #0
 800e358:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800e35c:	2300      	movs	r3, #0
}
 800e35e:	4618      	mov	r0, r3
 800e360:	3710      	adds	r7, #16
 800e362:	46bd      	mov	sp, r7
 800e364:	bd80      	pop	{r7, pc}

0800e366 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800e366:	b580      	push	{r7, lr}
 800e368:	b084      	sub	sp, #16
 800e36a:	af00      	add	r7, sp, #0
 800e36c:	6078      	str	r0, [r7, #4]
 800e36e:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800e370:	687b      	ldr	r3, [r7, #4]
 800e372:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800e376:	2b01      	cmp	r3, #1
 800e378:	d101      	bne.n	800e37e <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800e37a:	2302      	movs	r3, #2
 800e37c:	e02d      	b.n	800e3da <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800e37e:	687b      	ldr	r3, [r7, #4]
 800e380:	2201      	movs	r2, #1
 800e382:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800e386:	687b      	ldr	r3, [r7, #4]
 800e388:	2224      	movs	r2, #36	; 0x24
 800e38a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800e38e:	687b      	ldr	r3, [r7, #4]
 800e390:	681b      	ldr	r3, [r3, #0]
 800e392:	681b      	ldr	r3, [r3, #0]
 800e394:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800e396:	687b      	ldr	r3, [r7, #4]
 800e398:	681b      	ldr	r3, [r3, #0]
 800e39a:	681a      	ldr	r2, [r3, #0]
 800e39c:	687b      	ldr	r3, [r7, #4]
 800e39e:	681b      	ldr	r3, [r3, #0]
 800e3a0:	f022 0201 	bic.w	r2, r2, #1
 800e3a4:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800e3a6:	687b      	ldr	r3, [r7, #4]
 800e3a8:	681b      	ldr	r3, [r3, #0]
 800e3aa:	689b      	ldr	r3, [r3, #8]
 800e3ac:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 800e3b0:	687b      	ldr	r3, [r7, #4]
 800e3b2:	681b      	ldr	r3, [r3, #0]
 800e3b4:	683a      	ldr	r2, [r7, #0]
 800e3b6:	430a      	orrs	r2, r1
 800e3b8:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800e3ba:	6878      	ldr	r0, [r7, #4]
 800e3bc:	f000 f812 	bl	800e3e4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800e3c0:	687b      	ldr	r3, [r7, #4]
 800e3c2:	681b      	ldr	r3, [r3, #0]
 800e3c4:	68fa      	ldr	r2, [r7, #12]
 800e3c6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800e3c8:	687b      	ldr	r3, [r7, #4]
 800e3ca:	2220      	movs	r2, #32
 800e3cc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800e3d0:	687b      	ldr	r3, [r7, #4]
 800e3d2:	2200      	movs	r2, #0
 800e3d4:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800e3d8:	2300      	movs	r3, #0
}
 800e3da:	4618      	mov	r0, r3
 800e3dc:	3710      	adds	r7, #16
 800e3de:	46bd      	mov	sp, r7
 800e3e0:	bd80      	pop	{r7, pc}
	...

0800e3e4 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800e3e4:	b480      	push	{r7}
 800e3e6:	b085      	sub	sp, #20
 800e3e8:	af00      	add	r7, sp, #0
 800e3ea:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800e3ec:	687b      	ldr	r3, [r7, #4]
 800e3ee:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800e3f0:	2b00      	cmp	r3, #0
 800e3f2:	d108      	bne.n	800e406 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800e3f4:	687b      	ldr	r3, [r7, #4]
 800e3f6:	2201      	movs	r2, #1
 800e3f8:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 800e3fc:	687b      	ldr	r3, [r7, #4]
 800e3fe:	2201      	movs	r2, #1
 800e400:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800e404:	e031      	b.n	800e46a <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800e406:	2308      	movs	r3, #8
 800e408:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800e40a:	2308      	movs	r3, #8
 800e40c:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800e40e:	687b      	ldr	r3, [r7, #4]
 800e410:	681b      	ldr	r3, [r3, #0]
 800e412:	689b      	ldr	r3, [r3, #8]
 800e414:	0e5b      	lsrs	r3, r3, #25
 800e416:	b2db      	uxtb	r3, r3
 800e418:	f003 0307 	and.w	r3, r3, #7
 800e41c:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800e41e:	687b      	ldr	r3, [r7, #4]
 800e420:	681b      	ldr	r3, [r3, #0]
 800e422:	689b      	ldr	r3, [r3, #8]
 800e424:	0f5b      	lsrs	r3, r3, #29
 800e426:	b2db      	uxtb	r3, r3
 800e428:	f003 0307 	and.w	r3, r3, #7
 800e42c:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800e42e:	7bbb      	ldrb	r3, [r7, #14]
 800e430:	7b3a      	ldrb	r2, [r7, #12]
 800e432:	4911      	ldr	r1, [pc, #68]	; (800e478 <UARTEx_SetNbDataToProcess+0x94>)
 800e434:	5c8a      	ldrb	r2, [r1, r2]
 800e436:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800e43a:	7b3a      	ldrb	r2, [r7, #12]
 800e43c:	490f      	ldr	r1, [pc, #60]	; (800e47c <UARTEx_SetNbDataToProcess+0x98>)
 800e43e:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800e440:	fb93 f3f2 	sdiv	r3, r3, r2
 800e444:	b29a      	uxth	r2, r3
 800e446:	687b      	ldr	r3, [r7, #4]
 800e448:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800e44c:	7bfb      	ldrb	r3, [r7, #15]
 800e44e:	7b7a      	ldrb	r2, [r7, #13]
 800e450:	4909      	ldr	r1, [pc, #36]	; (800e478 <UARTEx_SetNbDataToProcess+0x94>)
 800e452:	5c8a      	ldrb	r2, [r1, r2]
 800e454:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800e458:	7b7a      	ldrb	r2, [r7, #13]
 800e45a:	4908      	ldr	r1, [pc, #32]	; (800e47c <UARTEx_SetNbDataToProcess+0x98>)
 800e45c:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800e45e:	fb93 f3f2 	sdiv	r3, r3, r2
 800e462:	b29a      	uxth	r2, r3
 800e464:	687b      	ldr	r3, [r7, #4]
 800e466:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 800e46a:	bf00      	nop
 800e46c:	3714      	adds	r7, #20
 800e46e:	46bd      	mov	sp, r7
 800e470:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e474:	4770      	bx	lr
 800e476:	bf00      	nop
 800e478:	08013190 	.word	0x08013190
 800e47c:	08013198 	.word	0x08013198

0800e480 <atoi>:
 800e480:	220a      	movs	r2, #10
 800e482:	2100      	movs	r1, #0
 800e484:	f000 b884 	b.w	800e590 <strtol>

0800e488 <_strtol_l.constprop.0>:
 800e488:	2b01      	cmp	r3, #1
 800e48a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e48e:	d001      	beq.n	800e494 <_strtol_l.constprop.0+0xc>
 800e490:	2b24      	cmp	r3, #36	; 0x24
 800e492:	d906      	bls.n	800e4a2 <_strtol_l.constprop.0+0x1a>
 800e494:	f001 f88a 	bl	800f5ac <__errno>
 800e498:	2316      	movs	r3, #22
 800e49a:	6003      	str	r3, [r0, #0]
 800e49c:	2000      	movs	r0, #0
 800e49e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e4a2:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 800e588 <_strtol_l.constprop.0+0x100>
 800e4a6:	460d      	mov	r5, r1
 800e4a8:	462e      	mov	r6, r5
 800e4aa:	f815 4b01 	ldrb.w	r4, [r5], #1
 800e4ae:	f81c 7004 	ldrb.w	r7, [ip, r4]
 800e4b2:	f017 0708 	ands.w	r7, r7, #8
 800e4b6:	d1f7      	bne.n	800e4a8 <_strtol_l.constprop.0+0x20>
 800e4b8:	2c2d      	cmp	r4, #45	; 0x2d
 800e4ba:	d132      	bne.n	800e522 <_strtol_l.constprop.0+0x9a>
 800e4bc:	782c      	ldrb	r4, [r5, #0]
 800e4be:	2701      	movs	r7, #1
 800e4c0:	1cb5      	adds	r5, r6, #2
 800e4c2:	2b00      	cmp	r3, #0
 800e4c4:	d05b      	beq.n	800e57e <_strtol_l.constprop.0+0xf6>
 800e4c6:	2b10      	cmp	r3, #16
 800e4c8:	d109      	bne.n	800e4de <_strtol_l.constprop.0+0x56>
 800e4ca:	2c30      	cmp	r4, #48	; 0x30
 800e4cc:	d107      	bne.n	800e4de <_strtol_l.constprop.0+0x56>
 800e4ce:	782c      	ldrb	r4, [r5, #0]
 800e4d0:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 800e4d4:	2c58      	cmp	r4, #88	; 0x58
 800e4d6:	d14d      	bne.n	800e574 <_strtol_l.constprop.0+0xec>
 800e4d8:	786c      	ldrb	r4, [r5, #1]
 800e4da:	2310      	movs	r3, #16
 800e4dc:	3502      	adds	r5, #2
 800e4de:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 800e4e2:	f108 38ff 	add.w	r8, r8, #4294967295
 800e4e6:	f04f 0e00 	mov.w	lr, #0
 800e4ea:	fbb8 f9f3 	udiv	r9, r8, r3
 800e4ee:	4676      	mov	r6, lr
 800e4f0:	fb03 8a19 	mls	sl, r3, r9, r8
 800e4f4:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 800e4f8:	f1bc 0f09 	cmp.w	ip, #9
 800e4fc:	d816      	bhi.n	800e52c <_strtol_l.constprop.0+0xa4>
 800e4fe:	4664      	mov	r4, ip
 800e500:	42a3      	cmp	r3, r4
 800e502:	dd24      	ble.n	800e54e <_strtol_l.constprop.0+0xc6>
 800e504:	f1be 3fff 	cmp.w	lr, #4294967295
 800e508:	d008      	beq.n	800e51c <_strtol_l.constprop.0+0x94>
 800e50a:	45b1      	cmp	r9, r6
 800e50c:	d31c      	bcc.n	800e548 <_strtol_l.constprop.0+0xc0>
 800e50e:	d101      	bne.n	800e514 <_strtol_l.constprop.0+0x8c>
 800e510:	45a2      	cmp	sl, r4
 800e512:	db19      	blt.n	800e548 <_strtol_l.constprop.0+0xc0>
 800e514:	fb06 4603 	mla	r6, r6, r3, r4
 800e518:	f04f 0e01 	mov.w	lr, #1
 800e51c:	f815 4b01 	ldrb.w	r4, [r5], #1
 800e520:	e7e8      	b.n	800e4f4 <_strtol_l.constprop.0+0x6c>
 800e522:	2c2b      	cmp	r4, #43	; 0x2b
 800e524:	bf04      	itt	eq
 800e526:	782c      	ldrbeq	r4, [r5, #0]
 800e528:	1cb5      	addeq	r5, r6, #2
 800e52a:	e7ca      	b.n	800e4c2 <_strtol_l.constprop.0+0x3a>
 800e52c:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 800e530:	f1bc 0f19 	cmp.w	ip, #25
 800e534:	d801      	bhi.n	800e53a <_strtol_l.constprop.0+0xb2>
 800e536:	3c37      	subs	r4, #55	; 0x37
 800e538:	e7e2      	b.n	800e500 <_strtol_l.constprop.0+0x78>
 800e53a:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 800e53e:	f1bc 0f19 	cmp.w	ip, #25
 800e542:	d804      	bhi.n	800e54e <_strtol_l.constprop.0+0xc6>
 800e544:	3c57      	subs	r4, #87	; 0x57
 800e546:	e7db      	b.n	800e500 <_strtol_l.constprop.0+0x78>
 800e548:	f04f 3eff 	mov.w	lr, #4294967295
 800e54c:	e7e6      	b.n	800e51c <_strtol_l.constprop.0+0x94>
 800e54e:	f1be 3fff 	cmp.w	lr, #4294967295
 800e552:	d105      	bne.n	800e560 <_strtol_l.constprop.0+0xd8>
 800e554:	2322      	movs	r3, #34	; 0x22
 800e556:	6003      	str	r3, [r0, #0]
 800e558:	4646      	mov	r6, r8
 800e55a:	b942      	cbnz	r2, 800e56e <_strtol_l.constprop.0+0xe6>
 800e55c:	4630      	mov	r0, r6
 800e55e:	e79e      	b.n	800e49e <_strtol_l.constprop.0+0x16>
 800e560:	b107      	cbz	r7, 800e564 <_strtol_l.constprop.0+0xdc>
 800e562:	4276      	negs	r6, r6
 800e564:	2a00      	cmp	r2, #0
 800e566:	d0f9      	beq.n	800e55c <_strtol_l.constprop.0+0xd4>
 800e568:	f1be 0f00 	cmp.w	lr, #0
 800e56c:	d000      	beq.n	800e570 <_strtol_l.constprop.0+0xe8>
 800e56e:	1e69      	subs	r1, r5, #1
 800e570:	6011      	str	r1, [r2, #0]
 800e572:	e7f3      	b.n	800e55c <_strtol_l.constprop.0+0xd4>
 800e574:	2430      	movs	r4, #48	; 0x30
 800e576:	2b00      	cmp	r3, #0
 800e578:	d1b1      	bne.n	800e4de <_strtol_l.constprop.0+0x56>
 800e57a:	2308      	movs	r3, #8
 800e57c:	e7af      	b.n	800e4de <_strtol_l.constprop.0+0x56>
 800e57e:	2c30      	cmp	r4, #48	; 0x30
 800e580:	d0a5      	beq.n	800e4ce <_strtol_l.constprop.0+0x46>
 800e582:	230a      	movs	r3, #10
 800e584:	e7ab      	b.n	800e4de <_strtol_l.constprop.0+0x56>
 800e586:	bf00      	nop
 800e588:	080131a1 	.word	0x080131a1

0800e58c <_strtol_r>:
 800e58c:	f7ff bf7c 	b.w	800e488 <_strtol_l.constprop.0>

0800e590 <strtol>:
 800e590:	4613      	mov	r3, r2
 800e592:	460a      	mov	r2, r1
 800e594:	4601      	mov	r1, r0
 800e596:	4802      	ldr	r0, [pc, #8]	; (800e5a0 <strtol+0x10>)
 800e598:	6800      	ldr	r0, [r0, #0]
 800e59a:	f7ff bf75 	b.w	800e488 <_strtol_l.constprop.0>
 800e59e:	bf00      	nop
 800e5a0:	20000064 	.word	0x20000064

0800e5a4 <__cvt>:
 800e5a4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800e5a8:	ec55 4b10 	vmov	r4, r5, d0
 800e5ac:	2d00      	cmp	r5, #0
 800e5ae:	460e      	mov	r6, r1
 800e5b0:	4619      	mov	r1, r3
 800e5b2:	462b      	mov	r3, r5
 800e5b4:	bfbb      	ittet	lt
 800e5b6:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800e5ba:	461d      	movlt	r5, r3
 800e5bc:	2300      	movge	r3, #0
 800e5be:	232d      	movlt	r3, #45	; 0x2d
 800e5c0:	700b      	strb	r3, [r1, #0]
 800e5c2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800e5c4:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800e5c8:	4691      	mov	r9, r2
 800e5ca:	f023 0820 	bic.w	r8, r3, #32
 800e5ce:	bfbc      	itt	lt
 800e5d0:	4622      	movlt	r2, r4
 800e5d2:	4614      	movlt	r4, r2
 800e5d4:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800e5d8:	d005      	beq.n	800e5e6 <__cvt+0x42>
 800e5da:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800e5de:	d100      	bne.n	800e5e2 <__cvt+0x3e>
 800e5e0:	3601      	adds	r6, #1
 800e5e2:	2102      	movs	r1, #2
 800e5e4:	e000      	b.n	800e5e8 <__cvt+0x44>
 800e5e6:	2103      	movs	r1, #3
 800e5e8:	ab03      	add	r3, sp, #12
 800e5ea:	9301      	str	r3, [sp, #4]
 800e5ec:	ab02      	add	r3, sp, #8
 800e5ee:	9300      	str	r3, [sp, #0]
 800e5f0:	ec45 4b10 	vmov	d0, r4, r5
 800e5f4:	4653      	mov	r3, sl
 800e5f6:	4632      	mov	r2, r6
 800e5f8:	f001 f8a2 	bl	800f740 <_dtoa_r>
 800e5fc:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800e600:	4607      	mov	r7, r0
 800e602:	d102      	bne.n	800e60a <__cvt+0x66>
 800e604:	f019 0f01 	tst.w	r9, #1
 800e608:	d022      	beq.n	800e650 <__cvt+0xac>
 800e60a:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800e60e:	eb07 0906 	add.w	r9, r7, r6
 800e612:	d110      	bne.n	800e636 <__cvt+0x92>
 800e614:	783b      	ldrb	r3, [r7, #0]
 800e616:	2b30      	cmp	r3, #48	; 0x30
 800e618:	d10a      	bne.n	800e630 <__cvt+0x8c>
 800e61a:	2200      	movs	r2, #0
 800e61c:	2300      	movs	r3, #0
 800e61e:	4620      	mov	r0, r4
 800e620:	4629      	mov	r1, r5
 800e622:	f7f2 fa79 	bl	8000b18 <__aeabi_dcmpeq>
 800e626:	b918      	cbnz	r0, 800e630 <__cvt+0x8c>
 800e628:	f1c6 0601 	rsb	r6, r6, #1
 800e62c:	f8ca 6000 	str.w	r6, [sl]
 800e630:	f8da 3000 	ldr.w	r3, [sl]
 800e634:	4499      	add	r9, r3
 800e636:	2200      	movs	r2, #0
 800e638:	2300      	movs	r3, #0
 800e63a:	4620      	mov	r0, r4
 800e63c:	4629      	mov	r1, r5
 800e63e:	f7f2 fa6b 	bl	8000b18 <__aeabi_dcmpeq>
 800e642:	b108      	cbz	r0, 800e648 <__cvt+0xa4>
 800e644:	f8cd 900c 	str.w	r9, [sp, #12]
 800e648:	2230      	movs	r2, #48	; 0x30
 800e64a:	9b03      	ldr	r3, [sp, #12]
 800e64c:	454b      	cmp	r3, r9
 800e64e:	d307      	bcc.n	800e660 <__cvt+0xbc>
 800e650:	9b03      	ldr	r3, [sp, #12]
 800e652:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800e654:	1bdb      	subs	r3, r3, r7
 800e656:	4638      	mov	r0, r7
 800e658:	6013      	str	r3, [r2, #0]
 800e65a:	b004      	add	sp, #16
 800e65c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e660:	1c59      	adds	r1, r3, #1
 800e662:	9103      	str	r1, [sp, #12]
 800e664:	701a      	strb	r2, [r3, #0]
 800e666:	e7f0      	b.n	800e64a <__cvt+0xa6>

0800e668 <__exponent>:
 800e668:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800e66a:	4603      	mov	r3, r0
 800e66c:	2900      	cmp	r1, #0
 800e66e:	bfb8      	it	lt
 800e670:	4249      	neglt	r1, r1
 800e672:	f803 2b02 	strb.w	r2, [r3], #2
 800e676:	bfb4      	ite	lt
 800e678:	222d      	movlt	r2, #45	; 0x2d
 800e67a:	222b      	movge	r2, #43	; 0x2b
 800e67c:	2909      	cmp	r1, #9
 800e67e:	7042      	strb	r2, [r0, #1]
 800e680:	dd2a      	ble.n	800e6d8 <__exponent+0x70>
 800e682:	f10d 0207 	add.w	r2, sp, #7
 800e686:	4617      	mov	r7, r2
 800e688:	260a      	movs	r6, #10
 800e68a:	4694      	mov	ip, r2
 800e68c:	fb91 f5f6 	sdiv	r5, r1, r6
 800e690:	fb06 1415 	mls	r4, r6, r5, r1
 800e694:	3430      	adds	r4, #48	; 0x30
 800e696:	f80c 4c01 	strb.w	r4, [ip, #-1]
 800e69a:	460c      	mov	r4, r1
 800e69c:	2c63      	cmp	r4, #99	; 0x63
 800e69e:	f102 32ff 	add.w	r2, r2, #4294967295
 800e6a2:	4629      	mov	r1, r5
 800e6a4:	dcf1      	bgt.n	800e68a <__exponent+0x22>
 800e6a6:	3130      	adds	r1, #48	; 0x30
 800e6a8:	f1ac 0402 	sub.w	r4, ip, #2
 800e6ac:	f802 1c01 	strb.w	r1, [r2, #-1]
 800e6b0:	1c41      	adds	r1, r0, #1
 800e6b2:	4622      	mov	r2, r4
 800e6b4:	42ba      	cmp	r2, r7
 800e6b6:	d30a      	bcc.n	800e6ce <__exponent+0x66>
 800e6b8:	f10d 0209 	add.w	r2, sp, #9
 800e6bc:	eba2 020c 	sub.w	r2, r2, ip
 800e6c0:	42bc      	cmp	r4, r7
 800e6c2:	bf88      	it	hi
 800e6c4:	2200      	movhi	r2, #0
 800e6c6:	4413      	add	r3, r2
 800e6c8:	1a18      	subs	r0, r3, r0
 800e6ca:	b003      	add	sp, #12
 800e6cc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e6ce:	f812 5b01 	ldrb.w	r5, [r2], #1
 800e6d2:	f801 5f01 	strb.w	r5, [r1, #1]!
 800e6d6:	e7ed      	b.n	800e6b4 <__exponent+0x4c>
 800e6d8:	2330      	movs	r3, #48	; 0x30
 800e6da:	3130      	adds	r1, #48	; 0x30
 800e6dc:	7083      	strb	r3, [r0, #2]
 800e6de:	70c1      	strb	r1, [r0, #3]
 800e6e0:	1d03      	adds	r3, r0, #4
 800e6e2:	e7f1      	b.n	800e6c8 <__exponent+0x60>

0800e6e4 <_printf_float>:
 800e6e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e6e8:	ed2d 8b02 	vpush	{d8}
 800e6ec:	b08d      	sub	sp, #52	; 0x34
 800e6ee:	460c      	mov	r4, r1
 800e6f0:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800e6f4:	4616      	mov	r6, r2
 800e6f6:	461f      	mov	r7, r3
 800e6f8:	4605      	mov	r5, r0
 800e6fa:	f000 ff0d 	bl	800f518 <_localeconv_r>
 800e6fe:	f8d0 a000 	ldr.w	sl, [r0]
 800e702:	4650      	mov	r0, sl
 800e704:	f7f1 fddc 	bl	80002c0 <strlen>
 800e708:	2300      	movs	r3, #0
 800e70a:	930a      	str	r3, [sp, #40]	; 0x28
 800e70c:	6823      	ldr	r3, [r4, #0]
 800e70e:	9305      	str	r3, [sp, #20]
 800e710:	f8d8 3000 	ldr.w	r3, [r8]
 800e714:	f894 b018 	ldrb.w	fp, [r4, #24]
 800e718:	3307      	adds	r3, #7
 800e71a:	f023 0307 	bic.w	r3, r3, #7
 800e71e:	f103 0208 	add.w	r2, r3, #8
 800e722:	f8c8 2000 	str.w	r2, [r8]
 800e726:	e9d3 8900 	ldrd	r8, r9, [r3]
 800e72a:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800e72e:	9307      	str	r3, [sp, #28]
 800e730:	f8cd 8018 	str.w	r8, [sp, #24]
 800e734:	ee08 0a10 	vmov	s16, r0
 800e738:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 800e73c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800e740:	4b9e      	ldr	r3, [pc, #632]	; (800e9bc <_printf_float+0x2d8>)
 800e742:	f04f 32ff 	mov.w	r2, #4294967295
 800e746:	f7f2 fa19 	bl	8000b7c <__aeabi_dcmpun>
 800e74a:	bb88      	cbnz	r0, 800e7b0 <_printf_float+0xcc>
 800e74c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800e750:	4b9a      	ldr	r3, [pc, #616]	; (800e9bc <_printf_float+0x2d8>)
 800e752:	f04f 32ff 	mov.w	r2, #4294967295
 800e756:	f7f2 f9f3 	bl	8000b40 <__aeabi_dcmple>
 800e75a:	bb48      	cbnz	r0, 800e7b0 <_printf_float+0xcc>
 800e75c:	2200      	movs	r2, #0
 800e75e:	2300      	movs	r3, #0
 800e760:	4640      	mov	r0, r8
 800e762:	4649      	mov	r1, r9
 800e764:	f7f2 f9e2 	bl	8000b2c <__aeabi_dcmplt>
 800e768:	b110      	cbz	r0, 800e770 <_printf_float+0x8c>
 800e76a:	232d      	movs	r3, #45	; 0x2d
 800e76c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800e770:	4a93      	ldr	r2, [pc, #588]	; (800e9c0 <_printf_float+0x2dc>)
 800e772:	4b94      	ldr	r3, [pc, #592]	; (800e9c4 <_printf_float+0x2e0>)
 800e774:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800e778:	bf94      	ite	ls
 800e77a:	4690      	movls	r8, r2
 800e77c:	4698      	movhi	r8, r3
 800e77e:	2303      	movs	r3, #3
 800e780:	6123      	str	r3, [r4, #16]
 800e782:	9b05      	ldr	r3, [sp, #20]
 800e784:	f023 0304 	bic.w	r3, r3, #4
 800e788:	6023      	str	r3, [r4, #0]
 800e78a:	f04f 0900 	mov.w	r9, #0
 800e78e:	9700      	str	r7, [sp, #0]
 800e790:	4633      	mov	r3, r6
 800e792:	aa0b      	add	r2, sp, #44	; 0x2c
 800e794:	4621      	mov	r1, r4
 800e796:	4628      	mov	r0, r5
 800e798:	f000 f9da 	bl	800eb50 <_printf_common>
 800e79c:	3001      	adds	r0, #1
 800e79e:	f040 8090 	bne.w	800e8c2 <_printf_float+0x1de>
 800e7a2:	f04f 30ff 	mov.w	r0, #4294967295
 800e7a6:	b00d      	add	sp, #52	; 0x34
 800e7a8:	ecbd 8b02 	vpop	{d8}
 800e7ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e7b0:	4642      	mov	r2, r8
 800e7b2:	464b      	mov	r3, r9
 800e7b4:	4640      	mov	r0, r8
 800e7b6:	4649      	mov	r1, r9
 800e7b8:	f7f2 f9e0 	bl	8000b7c <__aeabi_dcmpun>
 800e7bc:	b140      	cbz	r0, 800e7d0 <_printf_float+0xec>
 800e7be:	464b      	mov	r3, r9
 800e7c0:	2b00      	cmp	r3, #0
 800e7c2:	bfbc      	itt	lt
 800e7c4:	232d      	movlt	r3, #45	; 0x2d
 800e7c6:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800e7ca:	4a7f      	ldr	r2, [pc, #508]	; (800e9c8 <_printf_float+0x2e4>)
 800e7cc:	4b7f      	ldr	r3, [pc, #508]	; (800e9cc <_printf_float+0x2e8>)
 800e7ce:	e7d1      	b.n	800e774 <_printf_float+0x90>
 800e7d0:	6863      	ldr	r3, [r4, #4]
 800e7d2:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800e7d6:	9206      	str	r2, [sp, #24]
 800e7d8:	1c5a      	adds	r2, r3, #1
 800e7da:	d13f      	bne.n	800e85c <_printf_float+0x178>
 800e7dc:	2306      	movs	r3, #6
 800e7de:	6063      	str	r3, [r4, #4]
 800e7e0:	9b05      	ldr	r3, [sp, #20]
 800e7e2:	6861      	ldr	r1, [r4, #4]
 800e7e4:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800e7e8:	2300      	movs	r3, #0
 800e7ea:	9303      	str	r3, [sp, #12]
 800e7ec:	ab0a      	add	r3, sp, #40	; 0x28
 800e7ee:	e9cd b301 	strd	fp, r3, [sp, #4]
 800e7f2:	ab09      	add	r3, sp, #36	; 0x24
 800e7f4:	ec49 8b10 	vmov	d0, r8, r9
 800e7f8:	9300      	str	r3, [sp, #0]
 800e7fa:	6022      	str	r2, [r4, #0]
 800e7fc:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800e800:	4628      	mov	r0, r5
 800e802:	f7ff fecf 	bl	800e5a4 <__cvt>
 800e806:	9b06      	ldr	r3, [sp, #24]
 800e808:	9909      	ldr	r1, [sp, #36]	; 0x24
 800e80a:	2b47      	cmp	r3, #71	; 0x47
 800e80c:	4680      	mov	r8, r0
 800e80e:	d108      	bne.n	800e822 <_printf_float+0x13e>
 800e810:	1cc8      	adds	r0, r1, #3
 800e812:	db02      	blt.n	800e81a <_printf_float+0x136>
 800e814:	6863      	ldr	r3, [r4, #4]
 800e816:	4299      	cmp	r1, r3
 800e818:	dd41      	ble.n	800e89e <_printf_float+0x1ba>
 800e81a:	f1ab 0302 	sub.w	r3, fp, #2
 800e81e:	fa5f fb83 	uxtb.w	fp, r3
 800e822:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800e826:	d820      	bhi.n	800e86a <_printf_float+0x186>
 800e828:	3901      	subs	r1, #1
 800e82a:	465a      	mov	r2, fp
 800e82c:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800e830:	9109      	str	r1, [sp, #36]	; 0x24
 800e832:	f7ff ff19 	bl	800e668 <__exponent>
 800e836:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800e838:	1813      	adds	r3, r2, r0
 800e83a:	2a01      	cmp	r2, #1
 800e83c:	4681      	mov	r9, r0
 800e83e:	6123      	str	r3, [r4, #16]
 800e840:	dc02      	bgt.n	800e848 <_printf_float+0x164>
 800e842:	6822      	ldr	r2, [r4, #0]
 800e844:	07d2      	lsls	r2, r2, #31
 800e846:	d501      	bpl.n	800e84c <_printf_float+0x168>
 800e848:	3301      	adds	r3, #1
 800e84a:	6123      	str	r3, [r4, #16]
 800e84c:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800e850:	2b00      	cmp	r3, #0
 800e852:	d09c      	beq.n	800e78e <_printf_float+0xaa>
 800e854:	232d      	movs	r3, #45	; 0x2d
 800e856:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800e85a:	e798      	b.n	800e78e <_printf_float+0xaa>
 800e85c:	9a06      	ldr	r2, [sp, #24]
 800e85e:	2a47      	cmp	r2, #71	; 0x47
 800e860:	d1be      	bne.n	800e7e0 <_printf_float+0xfc>
 800e862:	2b00      	cmp	r3, #0
 800e864:	d1bc      	bne.n	800e7e0 <_printf_float+0xfc>
 800e866:	2301      	movs	r3, #1
 800e868:	e7b9      	b.n	800e7de <_printf_float+0xfa>
 800e86a:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800e86e:	d118      	bne.n	800e8a2 <_printf_float+0x1be>
 800e870:	2900      	cmp	r1, #0
 800e872:	6863      	ldr	r3, [r4, #4]
 800e874:	dd0b      	ble.n	800e88e <_printf_float+0x1aa>
 800e876:	6121      	str	r1, [r4, #16]
 800e878:	b913      	cbnz	r3, 800e880 <_printf_float+0x19c>
 800e87a:	6822      	ldr	r2, [r4, #0]
 800e87c:	07d0      	lsls	r0, r2, #31
 800e87e:	d502      	bpl.n	800e886 <_printf_float+0x1a2>
 800e880:	3301      	adds	r3, #1
 800e882:	440b      	add	r3, r1
 800e884:	6123      	str	r3, [r4, #16]
 800e886:	65a1      	str	r1, [r4, #88]	; 0x58
 800e888:	f04f 0900 	mov.w	r9, #0
 800e88c:	e7de      	b.n	800e84c <_printf_float+0x168>
 800e88e:	b913      	cbnz	r3, 800e896 <_printf_float+0x1b2>
 800e890:	6822      	ldr	r2, [r4, #0]
 800e892:	07d2      	lsls	r2, r2, #31
 800e894:	d501      	bpl.n	800e89a <_printf_float+0x1b6>
 800e896:	3302      	adds	r3, #2
 800e898:	e7f4      	b.n	800e884 <_printf_float+0x1a0>
 800e89a:	2301      	movs	r3, #1
 800e89c:	e7f2      	b.n	800e884 <_printf_float+0x1a0>
 800e89e:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800e8a2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e8a4:	4299      	cmp	r1, r3
 800e8a6:	db05      	blt.n	800e8b4 <_printf_float+0x1d0>
 800e8a8:	6823      	ldr	r3, [r4, #0]
 800e8aa:	6121      	str	r1, [r4, #16]
 800e8ac:	07d8      	lsls	r0, r3, #31
 800e8ae:	d5ea      	bpl.n	800e886 <_printf_float+0x1a2>
 800e8b0:	1c4b      	adds	r3, r1, #1
 800e8b2:	e7e7      	b.n	800e884 <_printf_float+0x1a0>
 800e8b4:	2900      	cmp	r1, #0
 800e8b6:	bfd4      	ite	le
 800e8b8:	f1c1 0202 	rsble	r2, r1, #2
 800e8bc:	2201      	movgt	r2, #1
 800e8be:	4413      	add	r3, r2
 800e8c0:	e7e0      	b.n	800e884 <_printf_float+0x1a0>
 800e8c2:	6823      	ldr	r3, [r4, #0]
 800e8c4:	055a      	lsls	r2, r3, #21
 800e8c6:	d407      	bmi.n	800e8d8 <_printf_float+0x1f4>
 800e8c8:	6923      	ldr	r3, [r4, #16]
 800e8ca:	4642      	mov	r2, r8
 800e8cc:	4631      	mov	r1, r6
 800e8ce:	4628      	mov	r0, r5
 800e8d0:	47b8      	blx	r7
 800e8d2:	3001      	adds	r0, #1
 800e8d4:	d12c      	bne.n	800e930 <_printf_float+0x24c>
 800e8d6:	e764      	b.n	800e7a2 <_printf_float+0xbe>
 800e8d8:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800e8dc:	f240 80e0 	bls.w	800eaa0 <_printf_float+0x3bc>
 800e8e0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800e8e4:	2200      	movs	r2, #0
 800e8e6:	2300      	movs	r3, #0
 800e8e8:	f7f2 f916 	bl	8000b18 <__aeabi_dcmpeq>
 800e8ec:	2800      	cmp	r0, #0
 800e8ee:	d034      	beq.n	800e95a <_printf_float+0x276>
 800e8f0:	4a37      	ldr	r2, [pc, #220]	; (800e9d0 <_printf_float+0x2ec>)
 800e8f2:	2301      	movs	r3, #1
 800e8f4:	4631      	mov	r1, r6
 800e8f6:	4628      	mov	r0, r5
 800e8f8:	47b8      	blx	r7
 800e8fa:	3001      	adds	r0, #1
 800e8fc:	f43f af51 	beq.w	800e7a2 <_printf_float+0xbe>
 800e900:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800e904:	429a      	cmp	r2, r3
 800e906:	db02      	blt.n	800e90e <_printf_float+0x22a>
 800e908:	6823      	ldr	r3, [r4, #0]
 800e90a:	07d8      	lsls	r0, r3, #31
 800e90c:	d510      	bpl.n	800e930 <_printf_float+0x24c>
 800e90e:	ee18 3a10 	vmov	r3, s16
 800e912:	4652      	mov	r2, sl
 800e914:	4631      	mov	r1, r6
 800e916:	4628      	mov	r0, r5
 800e918:	47b8      	blx	r7
 800e91a:	3001      	adds	r0, #1
 800e91c:	f43f af41 	beq.w	800e7a2 <_printf_float+0xbe>
 800e920:	f04f 0800 	mov.w	r8, #0
 800e924:	f104 091a 	add.w	r9, r4, #26
 800e928:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e92a:	3b01      	subs	r3, #1
 800e92c:	4543      	cmp	r3, r8
 800e92e:	dc09      	bgt.n	800e944 <_printf_float+0x260>
 800e930:	6823      	ldr	r3, [r4, #0]
 800e932:	079b      	lsls	r3, r3, #30
 800e934:	f100 8107 	bmi.w	800eb46 <_printf_float+0x462>
 800e938:	68e0      	ldr	r0, [r4, #12]
 800e93a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800e93c:	4298      	cmp	r0, r3
 800e93e:	bfb8      	it	lt
 800e940:	4618      	movlt	r0, r3
 800e942:	e730      	b.n	800e7a6 <_printf_float+0xc2>
 800e944:	2301      	movs	r3, #1
 800e946:	464a      	mov	r2, r9
 800e948:	4631      	mov	r1, r6
 800e94a:	4628      	mov	r0, r5
 800e94c:	47b8      	blx	r7
 800e94e:	3001      	adds	r0, #1
 800e950:	f43f af27 	beq.w	800e7a2 <_printf_float+0xbe>
 800e954:	f108 0801 	add.w	r8, r8, #1
 800e958:	e7e6      	b.n	800e928 <_printf_float+0x244>
 800e95a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e95c:	2b00      	cmp	r3, #0
 800e95e:	dc39      	bgt.n	800e9d4 <_printf_float+0x2f0>
 800e960:	4a1b      	ldr	r2, [pc, #108]	; (800e9d0 <_printf_float+0x2ec>)
 800e962:	2301      	movs	r3, #1
 800e964:	4631      	mov	r1, r6
 800e966:	4628      	mov	r0, r5
 800e968:	47b8      	blx	r7
 800e96a:	3001      	adds	r0, #1
 800e96c:	f43f af19 	beq.w	800e7a2 <_printf_float+0xbe>
 800e970:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800e974:	4313      	orrs	r3, r2
 800e976:	d102      	bne.n	800e97e <_printf_float+0x29a>
 800e978:	6823      	ldr	r3, [r4, #0]
 800e97a:	07d9      	lsls	r1, r3, #31
 800e97c:	d5d8      	bpl.n	800e930 <_printf_float+0x24c>
 800e97e:	ee18 3a10 	vmov	r3, s16
 800e982:	4652      	mov	r2, sl
 800e984:	4631      	mov	r1, r6
 800e986:	4628      	mov	r0, r5
 800e988:	47b8      	blx	r7
 800e98a:	3001      	adds	r0, #1
 800e98c:	f43f af09 	beq.w	800e7a2 <_printf_float+0xbe>
 800e990:	f04f 0900 	mov.w	r9, #0
 800e994:	f104 0a1a 	add.w	sl, r4, #26
 800e998:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e99a:	425b      	negs	r3, r3
 800e99c:	454b      	cmp	r3, r9
 800e99e:	dc01      	bgt.n	800e9a4 <_printf_float+0x2c0>
 800e9a0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e9a2:	e792      	b.n	800e8ca <_printf_float+0x1e6>
 800e9a4:	2301      	movs	r3, #1
 800e9a6:	4652      	mov	r2, sl
 800e9a8:	4631      	mov	r1, r6
 800e9aa:	4628      	mov	r0, r5
 800e9ac:	47b8      	blx	r7
 800e9ae:	3001      	adds	r0, #1
 800e9b0:	f43f aef7 	beq.w	800e7a2 <_printf_float+0xbe>
 800e9b4:	f109 0901 	add.w	r9, r9, #1
 800e9b8:	e7ee      	b.n	800e998 <_printf_float+0x2b4>
 800e9ba:	bf00      	nop
 800e9bc:	7fefffff 	.word	0x7fefffff
 800e9c0:	080132a1 	.word	0x080132a1
 800e9c4:	080132a5 	.word	0x080132a5
 800e9c8:	080132a9 	.word	0x080132a9
 800e9cc:	080132ad 	.word	0x080132ad
 800e9d0:	080132b1 	.word	0x080132b1
 800e9d4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800e9d6:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800e9d8:	429a      	cmp	r2, r3
 800e9da:	bfa8      	it	ge
 800e9dc:	461a      	movge	r2, r3
 800e9de:	2a00      	cmp	r2, #0
 800e9e0:	4691      	mov	r9, r2
 800e9e2:	dc37      	bgt.n	800ea54 <_printf_float+0x370>
 800e9e4:	f04f 0b00 	mov.w	fp, #0
 800e9e8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800e9ec:	f104 021a 	add.w	r2, r4, #26
 800e9f0:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800e9f2:	9305      	str	r3, [sp, #20]
 800e9f4:	eba3 0309 	sub.w	r3, r3, r9
 800e9f8:	455b      	cmp	r3, fp
 800e9fa:	dc33      	bgt.n	800ea64 <_printf_float+0x380>
 800e9fc:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800ea00:	429a      	cmp	r2, r3
 800ea02:	db3b      	blt.n	800ea7c <_printf_float+0x398>
 800ea04:	6823      	ldr	r3, [r4, #0]
 800ea06:	07da      	lsls	r2, r3, #31
 800ea08:	d438      	bmi.n	800ea7c <_printf_float+0x398>
 800ea0a:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800ea0e:	eba2 0903 	sub.w	r9, r2, r3
 800ea12:	9b05      	ldr	r3, [sp, #20]
 800ea14:	1ad2      	subs	r2, r2, r3
 800ea16:	4591      	cmp	r9, r2
 800ea18:	bfa8      	it	ge
 800ea1a:	4691      	movge	r9, r2
 800ea1c:	f1b9 0f00 	cmp.w	r9, #0
 800ea20:	dc35      	bgt.n	800ea8e <_printf_float+0x3aa>
 800ea22:	f04f 0800 	mov.w	r8, #0
 800ea26:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800ea2a:	f104 0a1a 	add.w	sl, r4, #26
 800ea2e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800ea32:	1a9b      	subs	r3, r3, r2
 800ea34:	eba3 0309 	sub.w	r3, r3, r9
 800ea38:	4543      	cmp	r3, r8
 800ea3a:	f77f af79 	ble.w	800e930 <_printf_float+0x24c>
 800ea3e:	2301      	movs	r3, #1
 800ea40:	4652      	mov	r2, sl
 800ea42:	4631      	mov	r1, r6
 800ea44:	4628      	mov	r0, r5
 800ea46:	47b8      	blx	r7
 800ea48:	3001      	adds	r0, #1
 800ea4a:	f43f aeaa 	beq.w	800e7a2 <_printf_float+0xbe>
 800ea4e:	f108 0801 	add.w	r8, r8, #1
 800ea52:	e7ec      	b.n	800ea2e <_printf_float+0x34a>
 800ea54:	4613      	mov	r3, r2
 800ea56:	4631      	mov	r1, r6
 800ea58:	4642      	mov	r2, r8
 800ea5a:	4628      	mov	r0, r5
 800ea5c:	47b8      	blx	r7
 800ea5e:	3001      	adds	r0, #1
 800ea60:	d1c0      	bne.n	800e9e4 <_printf_float+0x300>
 800ea62:	e69e      	b.n	800e7a2 <_printf_float+0xbe>
 800ea64:	2301      	movs	r3, #1
 800ea66:	4631      	mov	r1, r6
 800ea68:	4628      	mov	r0, r5
 800ea6a:	9205      	str	r2, [sp, #20]
 800ea6c:	47b8      	blx	r7
 800ea6e:	3001      	adds	r0, #1
 800ea70:	f43f ae97 	beq.w	800e7a2 <_printf_float+0xbe>
 800ea74:	9a05      	ldr	r2, [sp, #20]
 800ea76:	f10b 0b01 	add.w	fp, fp, #1
 800ea7a:	e7b9      	b.n	800e9f0 <_printf_float+0x30c>
 800ea7c:	ee18 3a10 	vmov	r3, s16
 800ea80:	4652      	mov	r2, sl
 800ea82:	4631      	mov	r1, r6
 800ea84:	4628      	mov	r0, r5
 800ea86:	47b8      	blx	r7
 800ea88:	3001      	adds	r0, #1
 800ea8a:	d1be      	bne.n	800ea0a <_printf_float+0x326>
 800ea8c:	e689      	b.n	800e7a2 <_printf_float+0xbe>
 800ea8e:	9a05      	ldr	r2, [sp, #20]
 800ea90:	464b      	mov	r3, r9
 800ea92:	4442      	add	r2, r8
 800ea94:	4631      	mov	r1, r6
 800ea96:	4628      	mov	r0, r5
 800ea98:	47b8      	blx	r7
 800ea9a:	3001      	adds	r0, #1
 800ea9c:	d1c1      	bne.n	800ea22 <_printf_float+0x33e>
 800ea9e:	e680      	b.n	800e7a2 <_printf_float+0xbe>
 800eaa0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800eaa2:	2a01      	cmp	r2, #1
 800eaa4:	dc01      	bgt.n	800eaaa <_printf_float+0x3c6>
 800eaa6:	07db      	lsls	r3, r3, #31
 800eaa8:	d53a      	bpl.n	800eb20 <_printf_float+0x43c>
 800eaaa:	2301      	movs	r3, #1
 800eaac:	4642      	mov	r2, r8
 800eaae:	4631      	mov	r1, r6
 800eab0:	4628      	mov	r0, r5
 800eab2:	47b8      	blx	r7
 800eab4:	3001      	adds	r0, #1
 800eab6:	f43f ae74 	beq.w	800e7a2 <_printf_float+0xbe>
 800eaba:	ee18 3a10 	vmov	r3, s16
 800eabe:	4652      	mov	r2, sl
 800eac0:	4631      	mov	r1, r6
 800eac2:	4628      	mov	r0, r5
 800eac4:	47b8      	blx	r7
 800eac6:	3001      	adds	r0, #1
 800eac8:	f43f ae6b 	beq.w	800e7a2 <_printf_float+0xbe>
 800eacc:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800ead0:	2200      	movs	r2, #0
 800ead2:	2300      	movs	r3, #0
 800ead4:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 800ead8:	f7f2 f81e 	bl	8000b18 <__aeabi_dcmpeq>
 800eadc:	b9d8      	cbnz	r0, 800eb16 <_printf_float+0x432>
 800eade:	f10a 33ff 	add.w	r3, sl, #4294967295
 800eae2:	f108 0201 	add.w	r2, r8, #1
 800eae6:	4631      	mov	r1, r6
 800eae8:	4628      	mov	r0, r5
 800eaea:	47b8      	blx	r7
 800eaec:	3001      	adds	r0, #1
 800eaee:	d10e      	bne.n	800eb0e <_printf_float+0x42a>
 800eaf0:	e657      	b.n	800e7a2 <_printf_float+0xbe>
 800eaf2:	2301      	movs	r3, #1
 800eaf4:	4652      	mov	r2, sl
 800eaf6:	4631      	mov	r1, r6
 800eaf8:	4628      	mov	r0, r5
 800eafa:	47b8      	blx	r7
 800eafc:	3001      	adds	r0, #1
 800eafe:	f43f ae50 	beq.w	800e7a2 <_printf_float+0xbe>
 800eb02:	f108 0801 	add.w	r8, r8, #1
 800eb06:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800eb08:	3b01      	subs	r3, #1
 800eb0a:	4543      	cmp	r3, r8
 800eb0c:	dcf1      	bgt.n	800eaf2 <_printf_float+0x40e>
 800eb0e:	464b      	mov	r3, r9
 800eb10:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800eb14:	e6da      	b.n	800e8cc <_printf_float+0x1e8>
 800eb16:	f04f 0800 	mov.w	r8, #0
 800eb1a:	f104 0a1a 	add.w	sl, r4, #26
 800eb1e:	e7f2      	b.n	800eb06 <_printf_float+0x422>
 800eb20:	2301      	movs	r3, #1
 800eb22:	4642      	mov	r2, r8
 800eb24:	e7df      	b.n	800eae6 <_printf_float+0x402>
 800eb26:	2301      	movs	r3, #1
 800eb28:	464a      	mov	r2, r9
 800eb2a:	4631      	mov	r1, r6
 800eb2c:	4628      	mov	r0, r5
 800eb2e:	47b8      	blx	r7
 800eb30:	3001      	adds	r0, #1
 800eb32:	f43f ae36 	beq.w	800e7a2 <_printf_float+0xbe>
 800eb36:	f108 0801 	add.w	r8, r8, #1
 800eb3a:	68e3      	ldr	r3, [r4, #12]
 800eb3c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800eb3e:	1a5b      	subs	r3, r3, r1
 800eb40:	4543      	cmp	r3, r8
 800eb42:	dcf0      	bgt.n	800eb26 <_printf_float+0x442>
 800eb44:	e6f8      	b.n	800e938 <_printf_float+0x254>
 800eb46:	f04f 0800 	mov.w	r8, #0
 800eb4a:	f104 0919 	add.w	r9, r4, #25
 800eb4e:	e7f4      	b.n	800eb3a <_printf_float+0x456>

0800eb50 <_printf_common>:
 800eb50:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800eb54:	4616      	mov	r6, r2
 800eb56:	4699      	mov	r9, r3
 800eb58:	688a      	ldr	r2, [r1, #8]
 800eb5a:	690b      	ldr	r3, [r1, #16]
 800eb5c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800eb60:	4293      	cmp	r3, r2
 800eb62:	bfb8      	it	lt
 800eb64:	4613      	movlt	r3, r2
 800eb66:	6033      	str	r3, [r6, #0]
 800eb68:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800eb6c:	4607      	mov	r7, r0
 800eb6e:	460c      	mov	r4, r1
 800eb70:	b10a      	cbz	r2, 800eb76 <_printf_common+0x26>
 800eb72:	3301      	adds	r3, #1
 800eb74:	6033      	str	r3, [r6, #0]
 800eb76:	6823      	ldr	r3, [r4, #0]
 800eb78:	0699      	lsls	r1, r3, #26
 800eb7a:	bf42      	ittt	mi
 800eb7c:	6833      	ldrmi	r3, [r6, #0]
 800eb7e:	3302      	addmi	r3, #2
 800eb80:	6033      	strmi	r3, [r6, #0]
 800eb82:	6825      	ldr	r5, [r4, #0]
 800eb84:	f015 0506 	ands.w	r5, r5, #6
 800eb88:	d106      	bne.n	800eb98 <_printf_common+0x48>
 800eb8a:	f104 0a19 	add.w	sl, r4, #25
 800eb8e:	68e3      	ldr	r3, [r4, #12]
 800eb90:	6832      	ldr	r2, [r6, #0]
 800eb92:	1a9b      	subs	r3, r3, r2
 800eb94:	42ab      	cmp	r3, r5
 800eb96:	dc26      	bgt.n	800ebe6 <_printf_common+0x96>
 800eb98:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800eb9c:	1e13      	subs	r3, r2, #0
 800eb9e:	6822      	ldr	r2, [r4, #0]
 800eba0:	bf18      	it	ne
 800eba2:	2301      	movne	r3, #1
 800eba4:	0692      	lsls	r2, r2, #26
 800eba6:	d42b      	bmi.n	800ec00 <_printf_common+0xb0>
 800eba8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800ebac:	4649      	mov	r1, r9
 800ebae:	4638      	mov	r0, r7
 800ebb0:	47c0      	blx	r8
 800ebb2:	3001      	adds	r0, #1
 800ebb4:	d01e      	beq.n	800ebf4 <_printf_common+0xa4>
 800ebb6:	6823      	ldr	r3, [r4, #0]
 800ebb8:	6922      	ldr	r2, [r4, #16]
 800ebba:	f003 0306 	and.w	r3, r3, #6
 800ebbe:	2b04      	cmp	r3, #4
 800ebc0:	bf02      	ittt	eq
 800ebc2:	68e5      	ldreq	r5, [r4, #12]
 800ebc4:	6833      	ldreq	r3, [r6, #0]
 800ebc6:	1aed      	subeq	r5, r5, r3
 800ebc8:	68a3      	ldr	r3, [r4, #8]
 800ebca:	bf0c      	ite	eq
 800ebcc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800ebd0:	2500      	movne	r5, #0
 800ebd2:	4293      	cmp	r3, r2
 800ebd4:	bfc4      	itt	gt
 800ebd6:	1a9b      	subgt	r3, r3, r2
 800ebd8:	18ed      	addgt	r5, r5, r3
 800ebda:	2600      	movs	r6, #0
 800ebdc:	341a      	adds	r4, #26
 800ebde:	42b5      	cmp	r5, r6
 800ebe0:	d11a      	bne.n	800ec18 <_printf_common+0xc8>
 800ebe2:	2000      	movs	r0, #0
 800ebe4:	e008      	b.n	800ebf8 <_printf_common+0xa8>
 800ebe6:	2301      	movs	r3, #1
 800ebe8:	4652      	mov	r2, sl
 800ebea:	4649      	mov	r1, r9
 800ebec:	4638      	mov	r0, r7
 800ebee:	47c0      	blx	r8
 800ebf0:	3001      	adds	r0, #1
 800ebf2:	d103      	bne.n	800ebfc <_printf_common+0xac>
 800ebf4:	f04f 30ff 	mov.w	r0, #4294967295
 800ebf8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ebfc:	3501      	adds	r5, #1
 800ebfe:	e7c6      	b.n	800eb8e <_printf_common+0x3e>
 800ec00:	18e1      	adds	r1, r4, r3
 800ec02:	1c5a      	adds	r2, r3, #1
 800ec04:	2030      	movs	r0, #48	; 0x30
 800ec06:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800ec0a:	4422      	add	r2, r4
 800ec0c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800ec10:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800ec14:	3302      	adds	r3, #2
 800ec16:	e7c7      	b.n	800eba8 <_printf_common+0x58>
 800ec18:	2301      	movs	r3, #1
 800ec1a:	4622      	mov	r2, r4
 800ec1c:	4649      	mov	r1, r9
 800ec1e:	4638      	mov	r0, r7
 800ec20:	47c0      	blx	r8
 800ec22:	3001      	adds	r0, #1
 800ec24:	d0e6      	beq.n	800ebf4 <_printf_common+0xa4>
 800ec26:	3601      	adds	r6, #1
 800ec28:	e7d9      	b.n	800ebde <_printf_common+0x8e>
	...

0800ec2c <_printf_i>:
 800ec2c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800ec30:	7e0f      	ldrb	r7, [r1, #24]
 800ec32:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800ec34:	2f78      	cmp	r7, #120	; 0x78
 800ec36:	4691      	mov	r9, r2
 800ec38:	4680      	mov	r8, r0
 800ec3a:	460c      	mov	r4, r1
 800ec3c:	469a      	mov	sl, r3
 800ec3e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800ec42:	d807      	bhi.n	800ec54 <_printf_i+0x28>
 800ec44:	2f62      	cmp	r7, #98	; 0x62
 800ec46:	d80a      	bhi.n	800ec5e <_printf_i+0x32>
 800ec48:	2f00      	cmp	r7, #0
 800ec4a:	f000 80d4 	beq.w	800edf6 <_printf_i+0x1ca>
 800ec4e:	2f58      	cmp	r7, #88	; 0x58
 800ec50:	f000 80c0 	beq.w	800edd4 <_printf_i+0x1a8>
 800ec54:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800ec58:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800ec5c:	e03a      	b.n	800ecd4 <_printf_i+0xa8>
 800ec5e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800ec62:	2b15      	cmp	r3, #21
 800ec64:	d8f6      	bhi.n	800ec54 <_printf_i+0x28>
 800ec66:	a101      	add	r1, pc, #4	; (adr r1, 800ec6c <_printf_i+0x40>)
 800ec68:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800ec6c:	0800ecc5 	.word	0x0800ecc5
 800ec70:	0800ecd9 	.word	0x0800ecd9
 800ec74:	0800ec55 	.word	0x0800ec55
 800ec78:	0800ec55 	.word	0x0800ec55
 800ec7c:	0800ec55 	.word	0x0800ec55
 800ec80:	0800ec55 	.word	0x0800ec55
 800ec84:	0800ecd9 	.word	0x0800ecd9
 800ec88:	0800ec55 	.word	0x0800ec55
 800ec8c:	0800ec55 	.word	0x0800ec55
 800ec90:	0800ec55 	.word	0x0800ec55
 800ec94:	0800ec55 	.word	0x0800ec55
 800ec98:	0800eddd 	.word	0x0800eddd
 800ec9c:	0800ed05 	.word	0x0800ed05
 800eca0:	0800ed97 	.word	0x0800ed97
 800eca4:	0800ec55 	.word	0x0800ec55
 800eca8:	0800ec55 	.word	0x0800ec55
 800ecac:	0800edff 	.word	0x0800edff
 800ecb0:	0800ec55 	.word	0x0800ec55
 800ecb4:	0800ed05 	.word	0x0800ed05
 800ecb8:	0800ec55 	.word	0x0800ec55
 800ecbc:	0800ec55 	.word	0x0800ec55
 800ecc0:	0800ed9f 	.word	0x0800ed9f
 800ecc4:	682b      	ldr	r3, [r5, #0]
 800ecc6:	1d1a      	adds	r2, r3, #4
 800ecc8:	681b      	ldr	r3, [r3, #0]
 800ecca:	602a      	str	r2, [r5, #0]
 800eccc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800ecd0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800ecd4:	2301      	movs	r3, #1
 800ecd6:	e09f      	b.n	800ee18 <_printf_i+0x1ec>
 800ecd8:	6820      	ldr	r0, [r4, #0]
 800ecda:	682b      	ldr	r3, [r5, #0]
 800ecdc:	0607      	lsls	r7, r0, #24
 800ecde:	f103 0104 	add.w	r1, r3, #4
 800ece2:	6029      	str	r1, [r5, #0]
 800ece4:	d501      	bpl.n	800ecea <_printf_i+0xbe>
 800ece6:	681e      	ldr	r6, [r3, #0]
 800ece8:	e003      	b.n	800ecf2 <_printf_i+0xc6>
 800ecea:	0646      	lsls	r6, r0, #25
 800ecec:	d5fb      	bpl.n	800ece6 <_printf_i+0xba>
 800ecee:	f9b3 6000 	ldrsh.w	r6, [r3]
 800ecf2:	2e00      	cmp	r6, #0
 800ecf4:	da03      	bge.n	800ecfe <_printf_i+0xd2>
 800ecf6:	232d      	movs	r3, #45	; 0x2d
 800ecf8:	4276      	negs	r6, r6
 800ecfa:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800ecfe:	485a      	ldr	r0, [pc, #360]	; (800ee68 <_printf_i+0x23c>)
 800ed00:	230a      	movs	r3, #10
 800ed02:	e012      	b.n	800ed2a <_printf_i+0xfe>
 800ed04:	682b      	ldr	r3, [r5, #0]
 800ed06:	6820      	ldr	r0, [r4, #0]
 800ed08:	1d19      	adds	r1, r3, #4
 800ed0a:	6029      	str	r1, [r5, #0]
 800ed0c:	0605      	lsls	r5, r0, #24
 800ed0e:	d501      	bpl.n	800ed14 <_printf_i+0xe8>
 800ed10:	681e      	ldr	r6, [r3, #0]
 800ed12:	e002      	b.n	800ed1a <_printf_i+0xee>
 800ed14:	0641      	lsls	r1, r0, #25
 800ed16:	d5fb      	bpl.n	800ed10 <_printf_i+0xe4>
 800ed18:	881e      	ldrh	r6, [r3, #0]
 800ed1a:	4853      	ldr	r0, [pc, #332]	; (800ee68 <_printf_i+0x23c>)
 800ed1c:	2f6f      	cmp	r7, #111	; 0x6f
 800ed1e:	bf0c      	ite	eq
 800ed20:	2308      	moveq	r3, #8
 800ed22:	230a      	movne	r3, #10
 800ed24:	2100      	movs	r1, #0
 800ed26:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800ed2a:	6865      	ldr	r5, [r4, #4]
 800ed2c:	60a5      	str	r5, [r4, #8]
 800ed2e:	2d00      	cmp	r5, #0
 800ed30:	bfa2      	ittt	ge
 800ed32:	6821      	ldrge	r1, [r4, #0]
 800ed34:	f021 0104 	bicge.w	r1, r1, #4
 800ed38:	6021      	strge	r1, [r4, #0]
 800ed3a:	b90e      	cbnz	r6, 800ed40 <_printf_i+0x114>
 800ed3c:	2d00      	cmp	r5, #0
 800ed3e:	d04b      	beq.n	800edd8 <_printf_i+0x1ac>
 800ed40:	4615      	mov	r5, r2
 800ed42:	fbb6 f1f3 	udiv	r1, r6, r3
 800ed46:	fb03 6711 	mls	r7, r3, r1, r6
 800ed4a:	5dc7      	ldrb	r7, [r0, r7]
 800ed4c:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800ed50:	4637      	mov	r7, r6
 800ed52:	42bb      	cmp	r3, r7
 800ed54:	460e      	mov	r6, r1
 800ed56:	d9f4      	bls.n	800ed42 <_printf_i+0x116>
 800ed58:	2b08      	cmp	r3, #8
 800ed5a:	d10b      	bne.n	800ed74 <_printf_i+0x148>
 800ed5c:	6823      	ldr	r3, [r4, #0]
 800ed5e:	07de      	lsls	r6, r3, #31
 800ed60:	d508      	bpl.n	800ed74 <_printf_i+0x148>
 800ed62:	6923      	ldr	r3, [r4, #16]
 800ed64:	6861      	ldr	r1, [r4, #4]
 800ed66:	4299      	cmp	r1, r3
 800ed68:	bfde      	ittt	le
 800ed6a:	2330      	movle	r3, #48	; 0x30
 800ed6c:	f805 3c01 	strble.w	r3, [r5, #-1]
 800ed70:	f105 35ff 	addle.w	r5, r5, #4294967295
 800ed74:	1b52      	subs	r2, r2, r5
 800ed76:	6122      	str	r2, [r4, #16]
 800ed78:	f8cd a000 	str.w	sl, [sp]
 800ed7c:	464b      	mov	r3, r9
 800ed7e:	aa03      	add	r2, sp, #12
 800ed80:	4621      	mov	r1, r4
 800ed82:	4640      	mov	r0, r8
 800ed84:	f7ff fee4 	bl	800eb50 <_printf_common>
 800ed88:	3001      	adds	r0, #1
 800ed8a:	d14a      	bne.n	800ee22 <_printf_i+0x1f6>
 800ed8c:	f04f 30ff 	mov.w	r0, #4294967295
 800ed90:	b004      	add	sp, #16
 800ed92:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ed96:	6823      	ldr	r3, [r4, #0]
 800ed98:	f043 0320 	orr.w	r3, r3, #32
 800ed9c:	6023      	str	r3, [r4, #0]
 800ed9e:	4833      	ldr	r0, [pc, #204]	; (800ee6c <_printf_i+0x240>)
 800eda0:	2778      	movs	r7, #120	; 0x78
 800eda2:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800eda6:	6823      	ldr	r3, [r4, #0]
 800eda8:	6829      	ldr	r1, [r5, #0]
 800edaa:	061f      	lsls	r7, r3, #24
 800edac:	f851 6b04 	ldr.w	r6, [r1], #4
 800edb0:	d402      	bmi.n	800edb8 <_printf_i+0x18c>
 800edb2:	065f      	lsls	r7, r3, #25
 800edb4:	bf48      	it	mi
 800edb6:	b2b6      	uxthmi	r6, r6
 800edb8:	07df      	lsls	r7, r3, #31
 800edba:	bf48      	it	mi
 800edbc:	f043 0320 	orrmi.w	r3, r3, #32
 800edc0:	6029      	str	r1, [r5, #0]
 800edc2:	bf48      	it	mi
 800edc4:	6023      	strmi	r3, [r4, #0]
 800edc6:	b91e      	cbnz	r6, 800edd0 <_printf_i+0x1a4>
 800edc8:	6823      	ldr	r3, [r4, #0]
 800edca:	f023 0320 	bic.w	r3, r3, #32
 800edce:	6023      	str	r3, [r4, #0]
 800edd0:	2310      	movs	r3, #16
 800edd2:	e7a7      	b.n	800ed24 <_printf_i+0xf8>
 800edd4:	4824      	ldr	r0, [pc, #144]	; (800ee68 <_printf_i+0x23c>)
 800edd6:	e7e4      	b.n	800eda2 <_printf_i+0x176>
 800edd8:	4615      	mov	r5, r2
 800edda:	e7bd      	b.n	800ed58 <_printf_i+0x12c>
 800eddc:	682b      	ldr	r3, [r5, #0]
 800edde:	6826      	ldr	r6, [r4, #0]
 800ede0:	6961      	ldr	r1, [r4, #20]
 800ede2:	1d18      	adds	r0, r3, #4
 800ede4:	6028      	str	r0, [r5, #0]
 800ede6:	0635      	lsls	r5, r6, #24
 800ede8:	681b      	ldr	r3, [r3, #0]
 800edea:	d501      	bpl.n	800edf0 <_printf_i+0x1c4>
 800edec:	6019      	str	r1, [r3, #0]
 800edee:	e002      	b.n	800edf6 <_printf_i+0x1ca>
 800edf0:	0670      	lsls	r0, r6, #25
 800edf2:	d5fb      	bpl.n	800edec <_printf_i+0x1c0>
 800edf4:	8019      	strh	r1, [r3, #0]
 800edf6:	2300      	movs	r3, #0
 800edf8:	6123      	str	r3, [r4, #16]
 800edfa:	4615      	mov	r5, r2
 800edfc:	e7bc      	b.n	800ed78 <_printf_i+0x14c>
 800edfe:	682b      	ldr	r3, [r5, #0]
 800ee00:	1d1a      	adds	r2, r3, #4
 800ee02:	602a      	str	r2, [r5, #0]
 800ee04:	681d      	ldr	r5, [r3, #0]
 800ee06:	6862      	ldr	r2, [r4, #4]
 800ee08:	2100      	movs	r1, #0
 800ee0a:	4628      	mov	r0, r5
 800ee0c:	f7f1 fa08 	bl	8000220 <memchr>
 800ee10:	b108      	cbz	r0, 800ee16 <_printf_i+0x1ea>
 800ee12:	1b40      	subs	r0, r0, r5
 800ee14:	6060      	str	r0, [r4, #4]
 800ee16:	6863      	ldr	r3, [r4, #4]
 800ee18:	6123      	str	r3, [r4, #16]
 800ee1a:	2300      	movs	r3, #0
 800ee1c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800ee20:	e7aa      	b.n	800ed78 <_printf_i+0x14c>
 800ee22:	6923      	ldr	r3, [r4, #16]
 800ee24:	462a      	mov	r2, r5
 800ee26:	4649      	mov	r1, r9
 800ee28:	4640      	mov	r0, r8
 800ee2a:	47d0      	blx	sl
 800ee2c:	3001      	adds	r0, #1
 800ee2e:	d0ad      	beq.n	800ed8c <_printf_i+0x160>
 800ee30:	6823      	ldr	r3, [r4, #0]
 800ee32:	079b      	lsls	r3, r3, #30
 800ee34:	d413      	bmi.n	800ee5e <_printf_i+0x232>
 800ee36:	68e0      	ldr	r0, [r4, #12]
 800ee38:	9b03      	ldr	r3, [sp, #12]
 800ee3a:	4298      	cmp	r0, r3
 800ee3c:	bfb8      	it	lt
 800ee3e:	4618      	movlt	r0, r3
 800ee40:	e7a6      	b.n	800ed90 <_printf_i+0x164>
 800ee42:	2301      	movs	r3, #1
 800ee44:	4632      	mov	r2, r6
 800ee46:	4649      	mov	r1, r9
 800ee48:	4640      	mov	r0, r8
 800ee4a:	47d0      	blx	sl
 800ee4c:	3001      	adds	r0, #1
 800ee4e:	d09d      	beq.n	800ed8c <_printf_i+0x160>
 800ee50:	3501      	adds	r5, #1
 800ee52:	68e3      	ldr	r3, [r4, #12]
 800ee54:	9903      	ldr	r1, [sp, #12]
 800ee56:	1a5b      	subs	r3, r3, r1
 800ee58:	42ab      	cmp	r3, r5
 800ee5a:	dcf2      	bgt.n	800ee42 <_printf_i+0x216>
 800ee5c:	e7eb      	b.n	800ee36 <_printf_i+0x20a>
 800ee5e:	2500      	movs	r5, #0
 800ee60:	f104 0619 	add.w	r6, r4, #25
 800ee64:	e7f5      	b.n	800ee52 <_printf_i+0x226>
 800ee66:	bf00      	nop
 800ee68:	080132b3 	.word	0x080132b3
 800ee6c:	080132c4 	.word	0x080132c4

0800ee70 <_scanf_float>:
 800ee70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ee74:	b087      	sub	sp, #28
 800ee76:	4617      	mov	r7, r2
 800ee78:	9303      	str	r3, [sp, #12]
 800ee7a:	688b      	ldr	r3, [r1, #8]
 800ee7c:	1e5a      	subs	r2, r3, #1
 800ee7e:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 800ee82:	bf83      	ittte	hi
 800ee84:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 800ee88:	195b      	addhi	r3, r3, r5
 800ee8a:	9302      	strhi	r3, [sp, #8]
 800ee8c:	2300      	movls	r3, #0
 800ee8e:	bf86      	itte	hi
 800ee90:	f240 135d 	movwhi	r3, #349	; 0x15d
 800ee94:	608b      	strhi	r3, [r1, #8]
 800ee96:	9302      	strls	r3, [sp, #8]
 800ee98:	680b      	ldr	r3, [r1, #0]
 800ee9a:	468b      	mov	fp, r1
 800ee9c:	2500      	movs	r5, #0
 800ee9e:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 800eea2:	f84b 3b1c 	str.w	r3, [fp], #28
 800eea6:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800eeaa:	4680      	mov	r8, r0
 800eeac:	460c      	mov	r4, r1
 800eeae:	465e      	mov	r6, fp
 800eeb0:	46aa      	mov	sl, r5
 800eeb2:	46a9      	mov	r9, r5
 800eeb4:	9501      	str	r5, [sp, #4]
 800eeb6:	68a2      	ldr	r2, [r4, #8]
 800eeb8:	b152      	cbz	r2, 800eed0 <_scanf_float+0x60>
 800eeba:	683b      	ldr	r3, [r7, #0]
 800eebc:	781b      	ldrb	r3, [r3, #0]
 800eebe:	2b4e      	cmp	r3, #78	; 0x4e
 800eec0:	d864      	bhi.n	800ef8c <_scanf_float+0x11c>
 800eec2:	2b40      	cmp	r3, #64	; 0x40
 800eec4:	d83c      	bhi.n	800ef40 <_scanf_float+0xd0>
 800eec6:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 800eeca:	b2c8      	uxtb	r0, r1
 800eecc:	280e      	cmp	r0, #14
 800eece:	d93a      	bls.n	800ef46 <_scanf_float+0xd6>
 800eed0:	f1b9 0f00 	cmp.w	r9, #0
 800eed4:	d003      	beq.n	800eede <_scanf_float+0x6e>
 800eed6:	6823      	ldr	r3, [r4, #0]
 800eed8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800eedc:	6023      	str	r3, [r4, #0]
 800eede:	f10a 3aff 	add.w	sl, sl, #4294967295
 800eee2:	f1ba 0f01 	cmp.w	sl, #1
 800eee6:	f200 8113 	bhi.w	800f110 <_scanf_float+0x2a0>
 800eeea:	455e      	cmp	r6, fp
 800eeec:	f200 8105 	bhi.w	800f0fa <_scanf_float+0x28a>
 800eef0:	2501      	movs	r5, #1
 800eef2:	4628      	mov	r0, r5
 800eef4:	b007      	add	sp, #28
 800eef6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800eefa:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 800eefe:	2a0d      	cmp	r2, #13
 800ef00:	d8e6      	bhi.n	800eed0 <_scanf_float+0x60>
 800ef02:	a101      	add	r1, pc, #4	; (adr r1, 800ef08 <_scanf_float+0x98>)
 800ef04:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800ef08:	0800f047 	.word	0x0800f047
 800ef0c:	0800eed1 	.word	0x0800eed1
 800ef10:	0800eed1 	.word	0x0800eed1
 800ef14:	0800eed1 	.word	0x0800eed1
 800ef18:	0800f0a7 	.word	0x0800f0a7
 800ef1c:	0800f07f 	.word	0x0800f07f
 800ef20:	0800eed1 	.word	0x0800eed1
 800ef24:	0800eed1 	.word	0x0800eed1
 800ef28:	0800f055 	.word	0x0800f055
 800ef2c:	0800eed1 	.word	0x0800eed1
 800ef30:	0800eed1 	.word	0x0800eed1
 800ef34:	0800eed1 	.word	0x0800eed1
 800ef38:	0800eed1 	.word	0x0800eed1
 800ef3c:	0800f00d 	.word	0x0800f00d
 800ef40:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 800ef44:	e7db      	b.n	800eefe <_scanf_float+0x8e>
 800ef46:	290e      	cmp	r1, #14
 800ef48:	d8c2      	bhi.n	800eed0 <_scanf_float+0x60>
 800ef4a:	a001      	add	r0, pc, #4	; (adr r0, 800ef50 <_scanf_float+0xe0>)
 800ef4c:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800ef50:	0800efff 	.word	0x0800efff
 800ef54:	0800eed1 	.word	0x0800eed1
 800ef58:	0800efff 	.word	0x0800efff
 800ef5c:	0800f093 	.word	0x0800f093
 800ef60:	0800eed1 	.word	0x0800eed1
 800ef64:	0800efad 	.word	0x0800efad
 800ef68:	0800efe9 	.word	0x0800efe9
 800ef6c:	0800efe9 	.word	0x0800efe9
 800ef70:	0800efe9 	.word	0x0800efe9
 800ef74:	0800efe9 	.word	0x0800efe9
 800ef78:	0800efe9 	.word	0x0800efe9
 800ef7c:	0800efe9 	.word	0x0800efe9
 800ef80:	0800efe9 	.word	0x0800efe9
 800ef84:	0800efe9 	.word	0x0800efe9
 800ef88:	0800efe9 	.word	0x0800efe9
 800ef8c:	2b6e      	cmp	r3, #110	; 0x6e
 800ef8e:	d809      	bhi.n	800efa4 <_scanf_float+0x134>
 800ef90:	2b60      	cmp	r3, #96	; 0x60
 800ef92:	d8b2      	bhi.n	800eefa <_scanf_float+0x8a>
 800ef94:	2b54      	cmp	r3, #84	; 0x54
 800ef96:	d077      	beq.n	800f088 <_scanf_float+0x218>
 800ef98:	2b59      	cmp	r3, #89	; 0x59
 800ef9a:	d199      	bne.n	800eed0 <_scanf_float+0x60>
 800ef9c:	2d07      	cmp	r5, #7
 800ef9e:	d197      	bne.n	800eed0 <_scanf_float+0x60>
 800efa0:	2508      	movs	r5, #8
 800efa2:	e029      	b.n	800eff8 <_scanf_float+0x188>
 800efa4:	2b74      	cmp	r3, #116	; 0x74
 800efa6:	d06f      	beq.n	800f088 <_scanf_float+0x218>
 800efa8:	2b79      	cmp	r3, #121	; 0x79
 800efaa:	e7f6      	b.n	800ef9a <_scanf_float+0x12a>
 800efac:	6821      	ldr	r1, [r4, #0]
 800efae:	05c8      	lsls	r0, r1, #23
 800efb0:	d51a      	bpl.n	800efe8 <_scanf_float+0x178>
 800efb2:	9b02      	ldr	r3, [sp, #8]
 800efb4:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 800efb8:	6021      	str	r1, [r4, #0]
 800efba:	f109 0901 	add.w	r9, r9, #1
 800efbe:	b11b      	cbz	r3, 800efc8 <_scanf_float+0x158>
 800efc0:	3b01      	subs	r3, #1
 800efc2:	3201      	adds	r2, #1
 800efc4:	9302      	str	r3, [sp, #8]
 800efc6:	60a2      	str	r2, [r4, #8]
 800efc8:	68a3      	ldr	r3, [r4, #8]
 800efca:	3b01      	subs	r3, #1
 800efcc:	60a3      	str	r3, [r4, #8]
 800efce:	6923      	ldr	r3, [r4, #16]
 800efd0:	3301      	adds	r3, #1
 800efd2:	6123      	str	r3, [r4, #16]
 800efd4:	687b      	ldr	r3, [r7, #4]
 800efd6:	3b01      	subs	r3, #1
 800efd8:	2b00      	cmp	r3, #0
 800efda:	607b      	str	r3, [r7, #4]
 800efdc:	f340 8084 	ble.w	800f0e8 <_scanf_float+0x278>
 800efe0:	683b      	ldr	r3, [r7, #0]
 800efe2:	3301      	adds	r3, #1
 800efe4:	603b      	str	r3, [r7, #0]
 800efe6:	e766      	b.n	800eeb6 <_scanf_float+0x46>
 800efe8:	eb1a 0f05 	cmn.w	sl, r5
 800efec:	f47f af70 	bne.w	800eed0 <_scanf_float+0x60>
 800eff0:	6822      	ldr	r2, [r4, #0]
 800eff2:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 800eff6:	6022      	str	r2, [r4, #0]
 800eff8:	f806 3b01 	strb.w	r3, [r6], #1
 800effc:	e7e4      	b.n	800efc8 <_scanf_float+0x158>
 800effe:	6822      	ldr	r2, [r4, #0]
 800f000:	0610      	lsls	r0, r2, #24
 800f002:	f57f af65 	bpl.w	800eed0 <_scanf_float+0x60>
 800f006:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800f00a:	e7f4      	b.n	800eff6 <_scanf_float+0x186>
 800f00c:	f1ba 0f00 	cmp.w	sl, #0
 800f010:	d10e      	bne.n	800f030 <_scanf_float+0x1c0>
 800f012:	f1b9 0f00 	cmp.w	r9, #0
 800f016:	d10e      	bne.n	800f036 <_scanf_float+0x1c6>
 800f018:	6822      	ldr	r2, [r4, #0]
 800f01a:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800f01e:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800f022:	d108      	bne.n	800f036 <_scanf_float+0x1c6>
 800f024:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800f028:	6022      	str	r2, [r4, #0]
 800f02a:	f04f 0a01 	mov.w	sl, #1
 800f02e:	e7e3      	b.n	800eff8 <_scanf_float+0x188>
 800f030:	f1ba 0f02 	cmp.w	sl, #2
 800f034:	d055      	beq.n	800f0e2 <_scanf_float+0x272>
 800f036:	2d01      	cmp	r5, #1
 800f038:	d002      	beq.n	800f040 <_scanf_float+0x1d0>
 800f03a:	2d04      	cmp	r5, #4
 800f03c:	f47f af48 	bne.w	800eed0 <_scanf_float+0x60>
 800f040:	3501      	adds	r5, #1
 800f042:	b2ed      	uxtb	r5, r5
 800f044:	e7d8      	b.n	800eff8 <_scanf_float+0x188>
 800f046:	f1ba 0f01 	cmp.w	sl, #1
 800f04a:	f47f af41 	bne.w	800eed0 <_scanf_float+0x60>
 800f04e:	f04f 0a02 	mov.w	sl, #2
 800f052:	e7d1      	b.n	800eff8 <_scanf_float+0x188>
 800f054:	b97d      	cbnz	r5, 800f076 <_scanf_float+0x206>
 800f056:	f1b9 0f00 	cmp.w	r9, #0
 800f05a:	f47f af3c 	bne.w	800eed6 <_scanf_float+0x66>
 800f05e:	6822      	ldr	r2, [r4, #0]
 800f060:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800f064:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800f068:	f47f af39 	bne.w	800eede <_scanf_float+0x6e>
 800f06c:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800f070:	6022      	str	r2, [r4, #0]
 800f072:	2501      	movs	r5, #1
 800f074:	e7c0      	b.n	800eff8 <_scanf_float+0x188>
 800f076:	2d03      	cmp	r5, #3
 800f078:	d0e2      	beq.n	800f040 <_scanf_float+0x1d0>
 800f07a:	2d05      	cmp	r5, #5
 800f07c:	e7de      	b.n	800f03c <_scanf_float+0x1cc>
 800f07e:	2d02      	cmp	r5, #2
 800f080:	f47f af26 	bne.w	800eed0 <_scanf_float+0x60>
 800f084:	2503      	movs	r5, #3
 800f086:	e7b7      	b.n	800eff8 <_scanf_float+0x188>
 800f088:	2d06      	cmp	r5, #6
 800f08a:	f47f af21 	bne.w	800eed0 <_scanf_float+0x60>
 800f08e:	2507      	movs	r5, #7
 800f090:	e7b2      	b.n	800eff8 <_scanf_float+0x188>
 800f092:	6822      	ldr	r2, [r4, #0]
 800f094:	0591      	lsls	r1, r2, #22
 800f096:	f57f af1b 	bpl.w	800eed0 <_scanf_float+0x60>
 800f09a:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 800f09e:	6022      	str	r2, [r4, #0]
 800f0a0:	f8cd 9004 	str.w	r9, [sp, #4]
 800f0a4:	e7a8      	b.n	800eff8 <_scanf_float+0x188>
 800f0a6:	6822      	ldr	r2, [r4, #0]
 800f0a8:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 800f0ac:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 800f0b0:	d006      	beq.n	800f0c0 <_scanf_float+0x250>
 800f0b2:	0550      	lsls	r0, r2, #21
 800f0b4:	f57f af0c 	bpl.w	800eed0 <_scanf_float+0x60>
 800f0b8:	f1b9 0f00 	cmp.w	r9, #0
 800f0bc:	f43f af0f 	beq.w	800eede <_scanf_float+0x6e>
 800f0c0:	0591      	lsls	r1, r2, #22
 800f0c2:	bf58      	it	pl
 800f0c4:	9901      	ldrpl	r1, [sp, #4]
 800f0c6:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800f0ca:	bf58      	it	pl
 800f0cc:	eba9 0101 	subpl.w	r1, r9, r1
 800f0d0:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 800f0d4:	bf58      	it	pl
 800f0d6:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800f0da:	6022      	str	r2, [r4, #0]
 800f0dc:	f04f 0900 	mov.w	r9, #0
 800f0e0:	e78a      	b.n	800eff8 <_scanf_float+0x188>
 800f0e2:	f04f 0a03 	mov.w	sl, #3
 800f0e6:	e787      	b.n	800eff8 <_scanf_float+0x188>
 800f0e8:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800f0ec:	4639      	mov	r1, r7
 800f0ee:	4640      	mov	r0, r8
 800f0f0:	4798      	blx	r3
 800f0f2:	2800      	cmp	r0, #0
 800f0f4:	f43f aedf 	beq.w	800eeb6 <_scanf_float+0x46>
 800f0f8:	e6ea      	b.n	800eed0 <_scanf_float+0x60>
 800f0fa:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800f0fe:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800f102:	463a      	mov	r2, r7
 800f104:	4640      	mov	r0, r8
 800f106:	4798      	blx	r3
 800f108:	6923      	ldr	r3, [r4, #16]
 800f10a:	3b01      	subs	r3, #1
 800f10c:	6123      	str	r3, [r4, #16]
 800f10e:	e6ec      	b.n	800eeea <_scanf_float+0x7a>
 800f110:	1e6b      	subs	r3, r5, #1
 800f112:	2b06      	cmp	r3, #6
 800f114:	d825      	bhi.n	800f162 <_scanf_float+0x2f2>
 800f116:	2d02      	cmp	r5, #2
 800f118:	d836      	bhi.n	800f188 <_scanf_float+0x318>
 800f11a:	455e      	cmp	r6, fp
 800f11c:	f67f aee8 	bls.w	800eef0 <_scanf_float+0x80>
 800f120:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800f124:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800f128:	463a      	mov	r2, r7
 800f12a:	4640      	mov	r0, r8
 800f12c:	4798      	blx	r3
 800f12e:	6923      	ldr	r3, [r4, #16]
 800f130:	3b01      	subs	r3, #1
 800f132:	6123      	str	r3, [r4, #16]
 800f134:	e7f1      	b.n	800f11a <_scanf_float+0x2aa>
 800f136:	9802      	ldr	r0, [sp, #8]
 800f138:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800f13c:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 800f140:	9002      	str	r0, [sp, #8]
 800f142:	463a      	mov	r2, r7
 800f144:	4640      	mov	r0, r8
 800f146:	4798      	blx	r3
 800f148:	6923      	ldr	r3, [r4, #16]
 800f14a:	3b01      	subs	r3, #1
 800f14c:	6123      	str	r3, [r4, #16]
 800f14e:	f10a 3aff 	add.w	sl, sl, #4294967295
 800f152:	fa5f fa8a 	uxtb.w	sl, sl
 800f156:	f1ba 0f02 	cmp.w	sl, #2
 800f15a:	d1ec      	bne.n	800f136 <_scanf_float+0x2c6>
 800f15c:	3d03      	subs	r5, #3
 800f15e:	b2ed      	uxtb	r5, r5
 800f160:	1b76      	subs	r6, r6, r5
 800f162:	6823      	ldr	r3, [r4, #0]
 800f164:	05da      	lsls	r2, r3, #23
 800f166:	d52f      	bpl.n	800f1c8 <_scanf_float+0x358>
 800f168:	055b      	lsls	r3, r3, #21
 800f16a:	d510      	bpl.n	800f18e <_scanf_float+0x31e>
 800f16c:	455e      	cmp	r6, fp
 800f16e:	f67f aebf 	bls.w	800eef0 <_scanf_float+0x80>
 800f172:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800f176:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800f17a:	463a      	mov	r2, r7
 800f17c:	4640      	mov	r0, r8
 800f17e:	4798      	blx	r3
 800f180:	6923      	ldr	r3, [r4, #16]
 800f182:	3b01      	subs	r3, #1
 800f184:	6123      	str	r3, [r4, #16]
 800f186:	e7f1      	b.n	800f16c <_scanf_float+0x2fc>
 800f188:	46aa      	mov	sl, r5
 800f18a:	9602      	str	r6, [sp, #8]
 800f18c:	e7df      	b.n	800f14e <_scanf_float+0x2de>
 800f18e:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800f192:	6923      	ldr	r3, [r4, #16]
 800f194:	2965      	cmp	r1, #101	; 0x65
 800f196:	f103 33ff 	add.w	r3, r3, #4294967295
 800f19a:	f106 35ff 	add.w	r5, r6, #4294967295
 800f19e:	6123      	str	r3, [r4, #16]
 800f1a0:	d00c      	beq.n	800f1bc <_scanf_float+0x34c>
 800f1a2:	2945      	cmp	r1, #69	; 0x45
 800f1a4:	d00a      	beq.n	800f1bc <_scanf_float+0x34c>
 800f1a6:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800f1aa:	463a      	mov	r2, r7
 800f1ac:	4640      	mov	r0, r8
 800f1ae:	4798      	blx	r3
 800f1b0:	6923      	ldr	r3, [r4, #16]
 800f1b2:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800f1b6:	3b01      	subs	r3, #1
 800f1b8:	1eb5      	subs	r5, r6, #2
 800f1ba:	6123      	str	r3, [r4, #16]
 800f1bc:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800f1c0:	463a      	mov	r2, r7
 800f1c2:	4640      	mov	r0, r8
 800f1c4:	4798      	blx	r3
 800f1c6:	462e      	mov	r6, r5
 800f1c8:	6825      	ldr	r5, [r4, #0]
 800f1ca:	f015 0510 	ands.w	r5, r5, #16
 800f1ce:	d158      	bne.n	800f282 <_scanf_float+0x412>
 800f1d0:	7035      	strb	r5, [r6, #0]
 800f1d2:	6823      	ldr	r3, [r4, #0]
 800f1d4:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800f1d8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800f1dc:	d11c      	bne.n	800f218 <_scanf_float+0x3a8>
 800f1de:	9b01      	ldr	r3, [sp, #4]
 800f1e0:	454b      	cmp	r3, r9
 800f1e2:	eba3 0209 	sub.w	r2, r3, r9
 800f1e6:	d124      	bne.n	800f232 <_scanf_float+0x3c2>
 800f1e8:	2200      	movs	r2, #0
 800f1ea:	4659      	mov	r1, fp
 800f1ec:	4640      	mov	r0, r8
 800f1ee:	f002 fc53 	bl	8011a98 <_strtod_r>
 800f1f2:	9b03      	ldr	r3, [sp, #12]
 800f1f4:	6821      	ldr	r1, [r4, #0]
 800f1f6:	681b      	ldr	r3, [r3, #0]
 800f1f8:	f011 0f02 	tst.w	r1, #2
 800f1fc:	ec57 6b10 	vmov	r6, r7, d0
 800f200:	f103 0204 	add.w	r2, r3, #4
 800f204:	d020      	beq.n	800f248 <_scanf_float+0x3d8>
 800f206:	9903      	ldr	r1, [sp, #12]
 800f208:	600a      	str	r2, [r1, #0]
 800f20a:	681b      	ldr	r3, [r3, #0]
 800f20c:	e9c3 6700 	strd	r6, r7, [r3]
 800f210:	68e3      	ldr	r3, [r4, #12]
 800f212:	3301      	adds	r3, #1
 800f214:	60e3      	str	r3, [r4, #12]
 800f216:	e66c      	b.n	800eef2 <_scanf_float+0x82>
 800f218:	9b04      	ldr	r3, [sp, #16]
 800f21a:	2b00      	cmp	r3, #0
 800f21c:	d0e4      	beq.n	800f1e8 <_scanf_float+0x378>
 800f21e:	9905      	ldr	r1, [sp, #20]
 800f220:	230a      	movs	r3, #10
 800f222:	462a      	mov	r2, r5
 800f224:	3101      	adds	r1, #1
 800f226:	4640      	mov	r0, r8
 800f228:	f7ff f9b0 	bl	800e58c <_strtol_r>
 800f22c:	9b04      	ldr	r3, [sp, #16]
 800f22e:	9e05      	ldr	r6, [sp, #20]
 800f230:	1ac2      	subs	r2, r0, r3
 800f232:	f204 136f 	addw	r3, r4, #367	; 0x16f
 800f236:	429e      	cmp	r6, r3
 800f238:	bf28      	it	cs
 800f23a:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 800f23e:	4912      	ldr	r1, [pc, #72]	; (800f288 <_scanf_float+0x418>)
 800f240:	4630      	mov	r0, r6
 800f242:	f000 f8e7 	bl	800f414 <siprintf>
 800f246:	e7cf      	b.n	800f1e8 <_scanf_float+0x378>
 800f248:	f011 0f04 	tst.w	r1, #4
 800f24c:	9903      	ldr	r1, [sp, #12]
 800f24e:	600a      	str	r2, [r1, #0]
 800f250:	d1db      	bne.n	800f20a <_scanf_float+0x39a>
 800f252:	f8d3 8000 	ldr.w	r8, [r3]
 800f256:	ee10 2a10 	vmov	r2, s0
 800f25a:	ee10 0a10 	vmov	r0, s0
 800f25e:	463b      	mov	r3, r7
 800f260:	4639      	mov	r1, r7
 800f262:	f7f1 fc8b 	bl	8000b7c <__aeabi_dcmpun>
 800f266:	b128      	cbz	r0, 800f274 <_scanf_float+0x404>
 800f268:	4808      	ldr	r0, [pc, #32]	; (800f28c <_scanf_float+0x41c>)
 800f26a:	f000 f9db 	bl	800f624 <nanf>
 800f26e:	ed88 0a00 	vstr	s0, [r8]
 800f272:	e7cd      	b.n	800f210 <_scanf_float+0x3a0>
 800f274:	4630      	mov	r0, r6
 800f276:	4639      	mov	r1, r7
 800f278:	f7f1 fcde 	bl	8000c38 <__aeabi_d2f>
 800f27c:	f8c8 0000 	str.w	r0, [r8]
 800f280:	e7c6      	b.n	800f210 <_scanf_float+0x3a0>
 800f282:	2500      	movs	r5, #0
 800f284:	e635      	b.n	800eef2 <_scanf_float+0x82>
 800f286:	bf00      	nop
 800f288:	080132d5 	.word	0x080132d5
 800f28c:	08013564 	.word	0x08013564

0800f290 <std>:
 800f290:	2300      	movs	r3, #0
 800f292:	b510      	push	{r4, lr}
 800f294:	4604      	mov	r4, r0
 800f296:	e9c0 3300 	strd	r3, r3, [r0]
 800f29a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800f29e:	6083      	str	r3, [r0, #8]
 800f2a0:	8181      	strh	r1, [r0, #12]
 800f2a2:	6643      	str	r3, [r0, #100]	; 0x64
 800f2a4:	81c2      	strh	r2, [r0, #14]
 800f2a6:	6183      	str	r3, [r0, #24]
 800f2a8:	4619      	mov	r1, r3
 800f2aa:	2208      	movs	r2, #8
 800f2ac:	305c      	adds	r0, #92	; 0x5c
 800f2ae:	f000 f914 	bl	800f4da <memset>
 800f2b2:	4b0d      	ldr	r3, [pc, #52]	; (800f2e8 <std+0x58>)
 800f2b4:	6263      	str	r3, [r4, #36]	; 0x24
 800f2b6:	4b0d      	ldr	r3, [pc, #52]	; (800f2ec <std+0x5c>)
 800f2b8:	62a3      	str	r3, [r4, #40]	; 0x28
 800f2ba:	4b0d      	ldr	r3, [pc, #52]	; (800f2f0 <std+0x60>)
 800f2bc:	62e3      	str	r3, [r4, #44]	; 0x2c
 800f2be:	4b0d      	ldr	r3, [pc, #52]	; (800f2f4 <std+0x64>)
 800f2c0:	6323      	str	r3, [r4, #48]	; 0x30
 800f2c2:	4b0d      	ldr	r3, [pc, #52]	; (800f2f8 <std+0x68>)
 800f2c4:	6224      	str	r4, [r4, #32]
 800f2c6:	429c      	cmp	r4, r3
 800f2c8:	d006      	beq.n	800f2d8 <std+0x48>
 800f2ca:	f103 0268 	add.w	r2, r3, #104	; 0x68
 800f2ce:	4294      	cmp	r4, r2
 800f2d0:	d002      	beq.n	800f2d8 <std+0x48>
 800f2d2:	33d0      	adds	r3, #208	; 0xd0
 800f2d4:	429c      	cmp	r4, r3
 800f2d6:	d105      	bne.n	800f2e4 <std+0x54>
 800f2d8:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800f2dc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800f2e0:	f000 b98e 	b.w	800f600 <__retarget_lock_init_recursive>
 800f2e4:	bd10      	pop	{r4, pc}
 800f2e6:	bf00      	nop
 800f2e8:	0800f455 	.word	0x0800f455
 800f2ec:	0800f477 	.word	0x0800f477
 800f2f0:	0800f4af 	.word	0x0800f4af
 800f2f4:	0800f4d3 	.word	0x0800f4d3
 800f2f8:	200012e0 	.word	0x200012e0

0800f2fc <stdio_exit_handler>:
 800f2fc:	4a02      	ldr	r2, [pc, #8]	; (800f308 <stdio_exit_handler+0xc>)
 800f2fe:	4903      	ldr	r1, [pc, #12]	; (800f30c <stdio_exit_handler+0x10>)
 800f300:	4803      	ldr	r0, [pc, #12]	; (800f310 <stdio_exit_handler+0x14>)
 800f302:	f000 b869 	b.w	800f3d8 <_fwalk_sglue>
 800f306:	bf00      	nop
 800f308:	2000000c 	.word	0x2000000c
 800f30c:	08011e61 	.word	0x08011e61
 800f310:	20000018 	.word	0x20000018

0800f314 <cleanup_stdio>:
 800f314:	6841      	ldr	r1, [r0, #4]
 800f316:	4b0c      	ldr	r3, [pc, #48]	; (800f348 <cleanup_stdio+0x34>)
 800f318:	4299      	cmp	r1, r3
 800f31a:	b510      	push	{r4, lr}
 800f31c:	4604      	mov	r4, r0
 800f31e:	d001      	beq.n	800f324 <cleanup_stdio+0x10>
 800f320:	f002 fd9e 	bl	8011e60 <_fflush_r>
 800f324:	68a1      	ldr	r1, [r4, #8]
 800f326:	4b09      	ldr	r3, [pc, #36]	; (800f34c <cleanup_stdio+0x38>)
 800f328:	4299      	cmp	r1, r3
 800f32a:	d002      	beq.n	800f332 <cleanup_stdio+0x1e>
 800f32c:	4620      	mov	r0, r4
 800f32e:	f002 fd97 	bl	8011e60 <_fflush_r>
 800f332:	68e1      	ldr	r1, [r4, #12]
 800f334:	4b06      	ldr	r3, [pc, #24]	; (800f350 <cleanup_stdio+0x3c>)
 800f336:	4299      	cmp	r1, r3
 800f338:	d004      	beq.n	800f344 <cleanup_stdio+0x30>
 800f33a:	4620      	mov	r0, r4
 800f33c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800f340:	f002 bd8e 	b.w	8011e60 <_fflush_r>
 800f344:	bd10      	pop	{r4, pc}
 800f346:	bf00      	nop
 800f348:	200012e0 	.word	0x200012e0
 800f34c:	20001348 	.word	0x20001348
 800f350:	200013b0 	.word	0x200013b0

0800f354 <global_stdio_init.part.0>:
 800f354:	b510      	push	{r4, lr}
 800f356:	4b0b      	ldr	r3, [pc, #44]	; (800f384 <global_stdio_init.part.0+0x30>)
 800f358:	4c0b      	ldr	r4, [pc, #44]	; (800f388 <global_stdio_init.part.0+0x34>)
 800f35a:	4a0c      	ldr	r2, [pc, #48]	; (800f38c <global_stdio_init.part.0+0x38>)
 800f35c:	601a      	str	r2, [r3, #0]
 800f35e:	4620      	mov	r0, r4
 800f360:	2200      	movs	r2, #0
 800f362:	2104      	movs	r1, #4
 800f364:	f7ff ff94 	bl	800f290 <std>
 800f368:	f104 0068 	add.w	r0, r4, #104	; 0x68
 800f36c:	2201      	movs	r2, #1
 800f36e:	2109      	movs	r1, #9
 800f370:	f7ff ff8e 	bl	800f290 <std>
 800f374:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 800f378:	2202      	movs	r2, #2
 800f37a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800f37e:	2112      	movs	r1, #18
 800f380:	f7ff bf86 	b.w	800f290 <std>
 800f384:	20001418 	.word	0x20001418
 800f388:	200012e0 	.word	0x200012e0
 800f38c:	0800f2fd 	.word	0x0800f2fd

0800f390 <__sfp_lock_acquire>:
 800f390:	4801      	ldr	r0, [pc, #4]	; (800f398 <__sfp_lock_acquire+0x8>)
 800f392:	f000 b936 	b.w	800f602 <__retarget_lock_acquire_recursive>
 800f396:	bf00      	nop
 800f398:	20001421 	.word	0x20001421

0800f39c <__sfp_lock_release>:
 800f39c:	4801      	ldr	r0, [pc, #4]	; (800f3a4 <__sfp_lock_release+0x8>)
 800f39e:	f000 b931 	b.w	800f604 <__retarget_lock_release_recursive>
 800f3a2:	bf00      	nop
 800f3a4:	20001421 	.word	0x20001421

0800f3a8 <__sinit>:
 800f3a8:	b510      	push	{r4, lr}
 800f3aa:	4604      	mov	r4, r0
 800f3ac:	f7ff fff0 	bl	800f390 <__sfp_lock_acquire>
 800f3b0:	6a23      	ldr	r3, [r4, #32]
 800f3b2:	b11b      	cbz	r3, 800f3bc <__sinit+0x14>
 800f3b4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800f3b8:	f7ff bff0 	b.w	800f39c <__sfp_lock_release>
 800f3bc:	4b04      	ldr	r3, [pc, #16]	; (800f3d0 <__sinit+0x28>)
 800f3be:	6223      	str	r3, [r4, #32]
 800f3c0:	4b04      	ldr	r3, [pc, #16]	; (800f3d4 <__sinit+0x2c>)
 800f3c2:	681b      	ldr	r3, [r3, #0]
 800f3c4:	2b00      	cmp	r3, #0
 800f3c6:	d1f5      	bne.n	800f3b4 <__sinit+0xc>
 800f3c8:	f7ff ffc4 	bl	800f354 <global_stdio_init.part.0>
 800f3cc:	e7f2      	b.n	800f3b4 <__sinit+0xc>
 800f3ce:	bf00      	nop
 800f3d0:	0800f315 	.word	0x0800f315
 800f3d4:	20001418 	.word	0x20001418

0800f3d8 <_fwalk_sglue>:
 800f3d8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f3dc:	4607      	mov	r7, r0
 800f3de:	4688      	mov	r8, r1
 800f3e0:	4614      	mov	r4, r2
 800f3e2:	2600      	movs	r6, #0
 800f3e4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800f3e8:	f1b9 0901 	subs.w	r9, r9, #1
 800f3ec:	d505      	bpl.n	800f3fa <_fwalk_sglue+0x22>
 800f3ee:	6824      	ldr	r4, [r4, #0]
 800f3f0:	2c00      	cmp	r4, #0
 800f3f2:	d1f7      	bne.n	800f3e4 <_fwalk_sglue+0xc>
 800f3f4:	4630      	mov	r0, r6
 800f3f6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f3fa:	89ab      	ldrh	r3, [r5, #12]
 800f3fc:	2b01      	cmp	r3, #1
 800f3fe:	d907      	bls.n	800f410 <_fwalk_sglue+0x38>
 800f400:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800f404:	3301      	adds	r3, #1
 800f406:	d003      	beq.n	800f410 <_fwalk_sglue+0x38>
 800f408:	4629      	mov	r1, r5
 800f40a:	4638      	mov	r0, r7
 800f40c:	47c0      	blx	r8
 800f40e:	4306      	orrs	r6, r0
 800f410:	3568      	adds	r5, #104	; 0x68
 800f412:	e7e9      	b.n	800f3e8 <_fwalk_sglue+0x10>

0800f414 <siprintf>:
 800f414:	b40e      	push	{r1, r2, r3}
 800f416:	b500      	push	{lr}
 800f418:	b09c      	sub	sp, #112	; 0x70
 800f41a:	ab1d      	add	r3, sp, #116	; 0x74
 800f41c:	9002      	str	r0, [sp, #8]
 800f41e:	9006      	str	r0, [sp, #24]
 800f420:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800f424:	4809      	ldr	r0, [pc, #36]	; (800f44c <siprintf+0x38>)
 800f426:	9107      	str	r1, [sp, #28]
 800f428:	9104      	str	r1, [sp, #16]
 800f42a:	4909      	ldr	r1, [pc, #36]	; (800f450 <siprintf+0x3c>)
 800f42c:	f853 2b04 	ldr.w	r2, [r3], #4
 800f430:	9105      	str	r1, [sp, #20]
 800f432:	6800      	ldr	r0, [r0, #0]
 800f434:	9301      	str	r3, [sp, #4]
 800f436:	a902      	add	r1, sp, #8
 800f438:	f002 fb8e 	bl	8011b58 <_svfiprintf_r>
 800f43c:	9b02      	ldr	r3, [sp, #8]
 800f43e:	2200      	movs	r2, #0
 800f440:	701a      	strb	r2, [r3, #0]
 800f442:	b01c      	add	sp, #112	; 0x70
 800f444:	f85d eb04 	ldr.w	lr, [sp], #4
 800f448:	b003      	add	sp, #12
 800f44a:	4770      	bx	lr
 800f44c:	20000064 	.word	0x20000064
 800f450:	ffff0208 	.word	0xffff0208

0800f454 <__sread>:
 800f454:	b510      	push	{r4, lr}
 800f456:	460c      	mov	r4, r1
 800f458:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f45c:	f000 f882 	bl	800f564 <_read_r>
 800f460:	2800      	cmp	r0, #0
 800f462:	bfab      	itete	ge
 800f464:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800f466:	89a3      	ldrhlt	r3, [r4, #12]
 800f468:	181b      	addge	r3, r3, r0
 800f46a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800f46e:	bfac      	ite	ge
 800f470:	6563      	strge	r3, [r4, #84]	; 0x54
 800f472:	81a3      	strhlt	r3, [r4, #12]
 800f474:	bd10      	pop	{r4, pc}

0800f476 <__swrite>:
 800f476:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f47a:	461f      	mov	r7, r3
 800f47c:	898b      	ldrh	r3, [r1, #12]
 800f47e:	05db      	lsls	r3, r3, #23
 800f480:	4605      	mov	r5, r0
 800f482:	460c      	mov	r4, r1
 800f484:	4616      	mov	r6, r2
 800f486:	d505      	bpl.n	800f494 <__swrite+0x1e>
 800f488:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f48c:	2302      	movs	r3, #2
 800f48e:	2200      	movs	r2, #0
 800f490:	f000 f856 	bl	800f540 <_lseek_r>
 800f494:	89a3      	ldrh	r3, [r4, #12]
 800f496:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800f49a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800f49e:	81a3      	strh	r3, [r4, #12]
 800f4a0:	4632      	mov	r2, r6
 800f4a2:	463b      	mov	r3, r7
 800f4a4:	4628      	mov	r0, r5
 800f4a6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800f4aa:	f000 b86d 	b.w	800f588 <_write_r>

0800f4ae <__sseek>:
 800f4ae:	b510      	push	{r4, lr}
 800f4b0:	460c      	mov	r4, r1
 800f4b2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f4b6:	f000 f843 	bl	800f540 <_lseek_r>
 800f4ba:	1c43      	adds	r3, r0, #1
 800f4bc:	89a3      	ldrh	r3, [r4, #12]
 800f4be:	bf15      	itete	ne
 800f4c0:	6560      	strne	r0, [r4, #84]	; 0x54
 800f4c2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800f4c6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800f4ca:	81a3      	strheq	r3, [r4, #12]
 800f4cc:	bf18      	it	ne
 800f4ce:	81a3      	strhne	r3, [r4, #12]
 800f4d0:	bd10      	pop	{r4, pc}

0800f4d2 <__sclose>:
 800f4d2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f4d6:	f000 b823 	b.w	800f520 <_close_r>

0800f4da <memset>:
 800f4da:	4402      	add	r2, r0
 800f4dc:	4603      	mov	r3, r0
 800f4de:	4293      	cmp	r3, r2
 800f4e0:	d100      	bne.n	800f4e4 <memset+0xa>
 800f4e2:	4770      	bx	lr
 800f4e4:	f803 1b01 	strb.w	r1, [r3], #1
 800f4e8:	e7f9      	b.n	800f4de <memset+0x4>

0800f4ea <strstr>:
 800f4ea:	780a      	ldrb	r2, [r1, #0]
 800f4ec:	b570      	push	{r4, r5, r6, lr}
 800f4ee:	b96a      	cbnz	r2, 800f50c <strstr+0x22>
 800f4f0:	bd70      	pop	{r4, r5, r6, pc}
 800f4f2:	429a      	cmp	r2, r3
 800f4f4:	d109      	bne.n	800f50a <strstr+0x20>
 800f4f6:	460c      	mov	r4, r1
 800f4f8:	4605      	mov	r5, r0
 800f4fa:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 800f4fe:	2b00      	cmp	r3, #0
 800f500:	d0f6      	beq.n	800f4f0 <strstr+0x6>
 800f502:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 800f506:	429e      	cmp	r6, r3
 800f508:	d0f7      	beq.n	800f4fa <strstr+0x10>
 800f50a:	3001      	adds	r0, #1
 800f50c:	7803      	ldrb	r3, [r0, #0]
 800f50e:	2b00      	cmp	r3, #0
 800f510:	d1ef      	bne.n	800f4f2 <strstr+0x8>
 800f512:	4618      	mov	r0, r3
 800f514:	e7ec      	b.n	800f4f0 <strstr+0x6>
	...

0800f518 <_localeconv_r>:
 800f518:	4800      	ldr	r0, [pc, #0]	; (800f51c <_localeconv_r+0x4>)
 800f51a:	4770      	bx	lr
 800f51c:	20000158 	.word	0x20000158

0800f520 <_close_r>:
 800f520:	b538      	push	{r3, r4, r5, lr}
 800f522:	4d06      	ldr	r5, [pc, #24]	; (800f53c <_close_r+0x1c>)
 800f524:	2300      	movs	r3, #0
 800f526:	4604      	mov	r4, r0
 800f528:	4608      	mov	r0, r1
 800f52a:	602b      	str	r3, [r5, #0]
 800f52c:	f7f9 fa19 	bl	8008962 <_close>
 800f530:	1c43      	adds	r3, r0, #1
 800f532:	d102      	bne.n	800f53a <_close_r+0x1a>
 800f534:	682b      	ldr	r3, [r5, #0]
 800f536:	b103      	cbz	r3, 800f53a <_close_r+0x1a>
 800f538:	6023      	str	r3, [r4, #0]
 800f53a:	bd38      	pop	{r3, r4, r5, pc}
 800f53c:	2000141c 	.word	0x2000141c

0800f540 <_lseek_r>:
 800f540:	b538      	push	{r3, r4, r5, lr}
 800f542:	4d07      	ldr	r5, [pc, #28]	; (800f560 <_lseek_r+0x20>)
 800f544:	4604      	mov	r4, r0
 800f546:	4608      	mov	r0, r1
 800f548:	4611      	mov	r1, r2
 800f54a:	2200      	movs	r2, #0
 800f54c:	602a      	str	r2, [r5, #0]
 800f54e:	461a      	mov	r2, r3
 800f550:	f7f9 fa2e 	bl	80089b0 <_lseek>
 800f554:	1c43      	adds	r3, r0, #1
 800f556:	d102      	bne.n	800f55e <_lseek_r+0x1e>
 800f558:	682b      	ldr	r3, [r5, #0]
 800f55a:	b103      	cbz	r3, 800f55e <_lseek_r+0x1e>
 800f55c:	6023      	str	r3, [r4, #0]
 800f55e:	bd38      	pop	{r3, r4, r5, pc}
 800f560:	2000141c 	.word	0x2000141c

0800f564 <_read_r>:
 800f564:	b538      	push	{r3, r4, r5, lr}
 800f566:	4d07      	ldr	r5, [pc, #28]	; (800f584 <_read_r+0x20>)
 800f568:	4604      	mov	r4, r0
 800f56a:	4608      	mov	r0, r1
 800f56c:	4611      	mov	r1, r2
 800f56e:	2200      	movs	r2, #0
 800f570:	602a      	str	r2, [r5, #0]
 800f572:	461a      	mov	r2, r3
 800f574:	f7f9 f9d8 	bl	8008928 <_read>
 800f578:	1c43      	adds	r3, r0, #1
 800f57a:	d102      	bne.n	800f582 <_read_r+0x1e>
 800f57c:	682b      	ldr	r3, [r5, #0]
 800f57e:	b103      	cbz	r3, 800f582 <_read_r+0x1e>
 800f580:	6023      	str	r3, [r4, #0]
 800f582:	bd38      	pop	{r3, r4, r5, pc}
 800f584:	2000141c 	.word	0x2000141c

0800f588 <_write_r>:
 800f588:	b538      	push	{r3, r4, r5, lr}
 800f58a:	4d07      	ldr	r5, [pc, #28]	; (800f5a8 <_write_r+0x20>)
 800f58c:	4604      	mov	r4, r0
 800f58e:	4608      	mov	r0, r1
 800f590:	4611      	mov	r1, r2
 800f592:	2200      	movs	r2, #0
 800f594:	602a      	str	r2, [r5, #0]
 800f596:	461a      	mov	r2, r3
 800f598:	f7f1 ffda 	bl	8001550 <_write>
 800f59c:	1c43      	adds	r3, r0, #1
 800f59e:	d102      	bne.n	800f5a6 <_write_r+0x1e>
 800f5a0:	682b      	ldr	r3, [r5, #0]
 800f5a2:	b103      	cbz	r3, 800f5a6 <_write_r+0x1e>
 800f5a4:	6023      	str	r3, [r4, #0]
 800f5a6:	bd38      	pop	{r3, r4, r5, pc}
 800f5a8:	2000141c 	.word	0x2000141c

0800f5ac <__errno>:
 800f5ac:	4b01      	ldr	r3, [pc, #4]	; (800f5b4 <__errno+0x8>)
 800f5ae:	6818      	ldr	r0, [r3, #0]
 800f5b0:	4770      	bx	lr
 800f5b2:	bf00      	nop
 800f5b4:	20000064 	.word	0x20000064

0800f5b8 <__libc_init_array>:
 800f5b8:	b570      	push	{r4, r5, r6, lr}
 800f5ba:	4d0d      	ldr	r5, [pc, #52]	; (800f5f0 <__libc_init_array+0x38>)
 800f5bc:	4c0d      	ldr	r4, [pc, #52]	; (800f5f4 <__libc_init_array+0x3c>)
 800f5be:	1b64      	subs	r4, r4, r5
 800f5c0:	10a4      	asrs	r4, r4, #2
 800f5c2:	2600      	movs	r6, #0
 800f5c4:	42a6      	cmp	r6, r4
 800f5c6:	d109      	bne.n	800f5dc <__libc_init_array+0x24>
 800f5c8:	4d0b      	ldr	r5, [pc, #44]	; (800f5f8 <__libc_init_array+0x40>)
 800f5ca:	4c0c      	ldr	r4, [pc, #48]	; (800f5fc <__libc_init_array+0x44>)
 800f5cc:	f003 fb50 	bl	8012c70 <_init>
 800f5d0:	1b64      	subs	r4, r4, r5
 800f5d2:	10a4      	asrs	r4, r4, #2
 800f5d4:	2600      	movs	r6, #0
 800f5d6:	42a6      	cmp	r6, r4
 800f5d8:	d105      	bne.n	800f5e6 <__libc_init_array+0x2e>
 800f5da:	bd70      	pop	{r4, r5, r6, pc}
 800f5dc:	f855 3b04 	ldr.w	r3, [r5], #4
 800f5e0:	4798      	blx	r3
 800f5e2:	3601      	adds	r6, #1
 800f5e4:	e7ee      	b.n	800f5c4 <__libc_init_array+0xc>
 800f5e6:	f855 3b04 	ldr.w	r3, [r5], #4
 800f5ea:	4798      	blx	r3
 800f5ec:	3601      	adds	r6, #1
 800f5ee:	e7f2      	b.n	800f5d6 <__libc_init_array+0x1e>
 800f5f0:	080135d0 	.word	0x080135d0
 800f5f4:	080135d0 	.word	0x080135d0
 800f5f8:	080135d0 	.word	0x080135d0
 800f5fc:	080135d4 	.word	0x080135d4

0800f600 <__retarget_lock_init_recursive>:
 800f600:	4770      	bx	lr

0800f602 <__retarget_lock_acquire_recursive>:
 800f602:	4770      	bx	lr

0800f604 <__retarget_lock_release_recursive>:
 800f604:	4770      	bx	lr

0800f606 <memcpy>:
 800f606:	440a      	add	r2, r1
 800f608:	4291      	cmp	r1, r2
 800f60a:	f100 33ff 	add.w	r3, r0, #4294967295
 800f60e:	d100      	bne.n	800f612 <memcpy+0xc>
 800f610:	4770      	bx	lr
 800f612:	b510      	push	{r4, lr}
 800f614:	f811 4b01 	ldrb.w	r4, [r1], #1
 800f618:	f803 4f01 	strb.w	r4, [r3, #1]!
 800f61c:	4291      	cmp	r1, r2
 800f61e:	d1f9      	bne.n	800f614 <memcpy+0xe>
 800f620:	bd10      	pop	{r4, pc}
	...

0800f624 <nanf>:
 800f624:	ed9f 0a01 	vldr	s0, [pc, #4]	; 800f62c <nanf+0x8>
 800f628:	4770      	bx	lr
 800f62a:	bf00      	nop
 800f62c:	7fc00000 	.word	0x7fc00000

0800f630 <quorem>:
 800f630:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f634:	6903      	ldr	r3, [r0, #16]
 800f636:	690c      	ldr	r4, [r1, #16]
 800f638:	42a3      	cmp	r3, r4
 800f63a:	4607      	mov	r7, r0
 800f63c:	db7e      	blt.n	800f73c <quorem+0x10c>
 800f63e:	3c01      	subs	r4, #1
 800f640:	f101 0814 	add.w	r8, r1, #20
 800f644:	f100 0514 	add.w	r5, r0, #20
 800f648:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800f64c:	9301      	str	r3, [sp, #4]
 800f64e:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800f652:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800f656:	3301      	adds	r3, #1
 800f658:	429a      	cmp	r2, r3
 800f65a:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800f65e:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800f662:	fbb2 f6f3 	udiv	r6, r2, r3
 800f666:	d331      	bcc.n	800f6cc <quorem+0x9c>
 800f668:	f04f 0e00 	mov.w	lr, #0
 800f66c:	4640      	mov	r0, r8
 800f66e:	46ac      	mov	ip, r5
 800f670:	46f2      	mov	sl, lr
 800f672:	f850 2b04 	ldr.w	r2, [r0], #4
 800f676:	b293      	uxth	r3, r2
 800f678:	fb06 e303 	mla	r3, r6, r3, lr
 800f67c:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800f680:	0c1a      	lsrs	r2, r3, #16
 800f682:	b29b      	uxth	r3, r3
 800f684:	ebaa 0303 	sub.w	r3, sl, r3
 800f688:	f8dc a000 	ldr.w	sl, [ip]
 800f68c:	fa13 f38a 	uxtah	r3, r3, sl
 800f690:	fb06 220e 	mla	r2, r6, lr, r2
 800f694:	9300      	str	r3, [sp, #0]
 800f696:	9b00      	ldr	r3, [sp, #0]
 800f698:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800f69c:	b292      	uxth	r2, r2
 800f69e:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800f6a2:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800f6a6:	f8bd 3000 	ldrh.w	r3, [sp]
 800f6aa:	4581      	cmp	r9, r0
 800f6ac:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800f6b0:	f84c 3b04 	str.w	r3, [ip], #4
 800f6b4:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800f6b8:	d2db      	bcs.n	800f672 <quorem+0x42>
 800f6ba:	f855 300b 	ldr.w	r3, [r5, fp]
 800f6be:	b92b      	cbnz	r3, 800f6cc <quorem+0x9c>
 800f6c0:	9b01      	ldr	r3, [sp, #4]
 800f6c2:	3b04      	subs	r3, #4
 800f6c4:	429d      	cmp	r5, r3
 800f6c6:	461a      	mov	r2, r3
 800f6c8:	d32c      	bcc.n	800f724 <quorem+0xf4>
 800f6ca:	613c      	str	r4, [r7, #16]
 800f6cc:	4638      	mov	r0, r7
 800f6ce:	f001 f9ef 	bl	8010ab0 <__mcmp>
 800f6d2:	2800      	cmp	r0, #0
 800f6d4:	db22      	blt.n	800f71c <quorem+0xec>
 800f6d6:	3601      	adds	r6, #1
 800f6d8:	4629      	mov	r1, r5
 800f6da:	2000      	movs	r0, #0
 800f6dc:	f858 2b04 	ldr.w	r2, [r8], #4
 800f6e0:	f8d1 c000 	ldr.w	ip, [r1]
 800f6e4:	b293      	uxth	r3, r2
 800f6e6:	1ac3      	subs	r3, r0, r3
 800f6e8:	0c12      	lsrs	r2, r2, #16
 800f6ea:	fa13 f38c 	uxtah	r3, r3, ip
 800f6ee:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 800f6f2:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800f6f6:	b29b      	uxth	r3, r3
 800f6f8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800f6fc:	45c1      	cmp	r9, r8
 800f6fe:	f841 3b04 	str.w	r3, [r1], #4
 800f702:	ea4f 4022 	mov.w	r0, r2, asr #16
 800f706:	d2e9      	bcs.n	800f6dc <quorem+0xac>
 800f708:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800f70c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800f710:	b922      	cbnz	r2, 800f71c <quorem+0xec>
 800f712:	3b04      	subs	r3, #4
 800f714:	429d      	cmp	r5, r3
 800f716:	461a      	mov	r2, r3
 800f718:	d30a      	bcc.n	800f730 <quorem+0x100>
 800f71a:	613c      	str	r4, [r7, #16]
 800f71c:	4630      	mov	r0, r6
 800f71e:	b003      	add	sp, #12
 800f720:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f724:	6812      	ldr	r2, [r2, #0]
 800f726:	3b04      	subs	r3, #4
 800f728:	2a00      	cmp	r2, #0
 800f72a:	d1ce      	bne.n	800f6ca <quorem+0x9a>
 800f72c:	3c01      	subs	r4, #1
 800f72e:	e7c9      	b.n	800f6c4 <quorem+0x94>
 800f730:	6812      	ldr	r2, [r2, #0]
 800f732:	3b04      	subs	r3, #4
 800f734:	2a00      	cmp	r2, #0
 800f736:	d1f0      	bne.n	800f71a <quorem+0xea>
 800f738:	3c01      	subs	r4, #1
 800f73a:	e7eb      	b.n	800f714 <quorem+0xe4>
 800f73c:	2000      	movs	r0, #0
 800f73e:	e7ee      	b.n	800f71e <quorem+0xee>

0800f740 <_dtoa_r>:
 800f740:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f744:	ed2d 8b04 	vpush	{d8-d9}
 800f748:	69c5      	ldr	r5, [r0, #28]
 800f74a:	b093      	sub	sp, #76	; 0x4c
 800f74c:	ed8d 0b02 	vstr	d0, [sp, #8]
 800f750:	ec57 6b10 	vmov	r6, r7, d0
 800f754:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800f758:	9107      	str	r1, [sp, #28]
 800f75a:	4604      	mov	r4, r0
 800f75c:	920a      	str	r2, [sp, #40]	; 0x28
 800f75e:	930d      	str	r3, [sp, #52]	; 0x34
 800f760:	b975      	cbnz	r5, 800f780 <_dtoa_r+0x40>
 800f762:	2010      	movs	r0, #16
 800f764:	f000 fe2a 	bl	80103bc <malloc>
 800f768:	4602      	mov	r2, r0
 800f76a:	61e0      	str	r0, [r4, #28]
 800f76c:	b920      	cbnz	r0, 800f778 <_dtoa_r+0x38>
 800f76e:	4bae      	ldr	r3, [pc, #696]	; (800fa28 <_dtoa_r+0x2e8>)
 800f770:	21ef      	movs	r1, #239	; 0xef
 800f772:	48ae      	ldr	r0, [pc, #696]	; (800fa2c <_dtoa_r+0x2ec>)
 800f774:	f002 fbe0 	bl	8011f38 <__assert_func>
 800f778:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800f77c:	6005      	str	r5, [r0, #0]
 800f77e:	60c5      	str	r5, [r0, #12]
 800f780:	69e3      	ldr	r3, [r4, #28]
 800f782:	6819      	ldr	r1, [r3, #0]
 800f784:	b151      	cbz	r1, 800f79c <_dtoa_r+0x5c>
 800f786:	685a      	ldr	r2, [r3, #4]
 800f788:	604a      	str	r2, [r1, #4]
 800f78a:	2301      	movs	r3, #1
 800f78c:	4093      	lsls	r3, r2
 800f78e:	608b      	str	r3, [r1, #8]
 800f790:	4620      	mov	r0, r4
 800f792:	f000 ff07 	bl	80105a4 <_Bfree>
 800f796:	69e3      	ldr	r3, [r4, #28]
 800f798:	2200      	movs	r2, #0
 800f79a:	601a      	str	r2, [r3, #0]
 800f79c:	1e3b      	subs	r3, r7, #0
 800f79e:	bfbb      	ittet	lt
 800f7a0:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800f7a4:	9303      	strlt	r3, [sp, #12]
 800f7a6:	2300      	movge	r3, #0
 800f7a8:	2201      	movlt	r2, #1
 800f7aa:	bfac      	ite	ge
 800f7ac:	f8c8 3000 	strge.w	r3, [r8]
 800f7b0:	f8c8 2000 	strlt.w	r2, [r8]
 800f7b4:	4b9e      	ldr	r3, [pc, #632]	; (800fa30 <_dtoa_r+0x2f0>)
 800f7b6:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800f7ba:	ea33 0308 	bics.w	r3, r3, r8
 800f7be:	d11b      	bne.n	800f7f8 <_dtoa_r+0xb8>
 800f7c0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800f7c2:	f242 730f 	movw	r3, #9999	; 0x270f
 800f7c6:	6013      	str	r3, [r2, #0]
 800f7c8:	f3c8 0313 	ubfx	r3, r8, #0, #20
 800f7cc:	4333      	orrs	r3, r6
 800f7ce:	f000 8593 	beq.w	80102f8 <_dtoa_r+0xbb8>
 800f7d2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800f7d4:	b963      	cbnz	r3, 800f7f0 <_dtoa_r+0xb0>
 800f7d6:	4b97      	ldr	r3, [pc, #604]	; (800fa34 <_dtoa_r+0x2f4>)
 800f7d8:	e027      	b.n	800f82a <_dtoa_r+0xea>
 800f7da:	4b97      	ldr	r3, [pc, #604]	; (800fa38 <_dtoa_r+0x2f8>)
 800f7dc:	9300      	str	r3, [sp, #0]
 800f7de:	3308      	adds	r3, #8
 800f7e0:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800f7e2:	6013      	str	r3, [r2, #0]
 800f7e4:	9800      	ldr	r0, [sp, #0]
 800f7e6:	b013      	add	sp, #76	; 0x4c
 800f7e8:	ecbd 8b04 	vpop	{d8-d9}
 800f7ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f7f0:	4b90      	ldr	r3, [pc, #576]	; (800fa34 <_dtoa_r+0x2f4>)
 800f7f2:	9300      	str	r3, [sp, #0]
 800f7f4:	3303      	adds	r3, #3
 800f7f6:	e7f3      	b.n	800f7e0 <_dtoa_r+0xa0>
 800f7f8:	ed9d 7b02 	vldr	d7, [sp, #8]
 800f7fc:	2200      	movs	r2, #0
 800f7fe:	ec51 0b17 	vmov	r0, r1, d7
 800f802:	eeb0 8a47 	vmov.f32	s16, s14
 800f806:	eef0 8a67 	vmov.f32	s17, s15
 800f80a:	2300      	movs	r3, #0
 800f80c:	f7f1 f984 	bl	8000b18 <__aeabi_dcmpeq>
 800f810:	4681      	mov	r9, r0
 800f812:	b160      	cbz	r0, 800f82e <_dtoa_r+0xee>
 800f814:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800f816:	2301      	movs	r3, #1
 800f818:	6013      	str	r3, [r2, #0]
 800f81a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800f81c:	2b00      	cmp	r3, #0
 800f81e:	f000 8568 	beq.w	80102f2 <_dtoa_r+0xbb2>
 800f822:	4b86      	ldr	r3, [pc, #536]	; (800fa3c <_dtoa_r+0x2fc>)
 800f824:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800f826:	6013      	str	r3, [r2, #0]
 800f828:	3b01      	subs	r3, #1
 800f82a:	9300      	str	r3, [sp, #0]
 800f82c:	e7da      	b.n	800f7e4 <_dtoa_r+0xa4>
 800f82e:	aa10      	add	r2, sp, #64	; 0x40
 800f830:	a911      	add	r1, sp, #68	; 0x44
 800f832:	4620      	mov	r0, r4
 800f834:	eeb0 0a48 	vmov.f32	s0, s16
 800f838:	eef0 0a68 	vmov.f32	s1, s17
 800f83c:	f001 fa4e 	bl	8010cdc <__d2b>
 800f840:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800f844:	4682      	mov	sl, r0
 800f846:	2d00      	cmp	r5, #0
 800f848:	d07f      	beq.n	800f94a <_dtoa_r+0x20a>
 800f84a:	ee18 3a90 	vmov	r3, s17
 800f84e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800f852:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 800f856:	ec51 0b18 	vmov	r0, r1, d8
 800f85a:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800f85e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800f862:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 800f866:	4619      	mov	r1, r3
 800f868:	2200      	movs	r2, #0
 800f86a:	4b75      	ldr	r3, [pc, #468]	; (800fa40 <_dtoa_r+0x300>)
 800f86c:	f7f0 fd34 	bl	80002d8 <__aeabi_dsub>
 800f870:	a367      	add	r3, pc, #412	; (adr r3, 800fa10 <_dtoa_r+0x2d0>)
 800f872:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f876:	f7f0 fee7 	bl	8000648 <__aeabi_dmul>
 800f87a:	a367      	add	r3, pc, #412	; (adr r3, 800fa18 <_dtoa_r+0x2d8>)
 800f87c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f880:	f7f0 fd2c 	bl	80002dc <__adddf3>
 800f884:	4606      	mov	r6, r0
 800f886:	4628      	mov	r0, r5
 800f888:	460f      	mov	r7, r1
 800f88a:	f7f0 fe73 	bl	8000574 <__aeabi_i2d>
 800f88e:	a364      	add	r3, pc, #400	; (adr r3, 800fa20 <_dtoa_r+0x2e0>)
 800f890:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f894:	f7f0 fed8 	bl	8000648 <__aeabi_dmul>
 800f898:	4602      	mov	r2, r0
 800f89a:	460b      	mov	r3, r1
 800f89c:	4630      	mov	r0, r6
 800f89e:	4639      	mov	r1, r7
 800f8a0:	f7f0 fd1c 	bl	80002dc <__adddf3>
 800f8a4:	4606      	mov	r6, r0
 800f8a6:	460f      	mov	r7, r1
 800f8a8:	f7f1 f97e 	bl	8000ba8 <__aeabi_d2iz>
 800f8ac:	2200      	movs	r2, #0
 800f8ae:	4683      	mov	fp, r0
 800f8b0:	2300      	movs	r3, #0
 800f8b2:	4630      	mov	r0, r6
 800f8b4:	4639      	mov	r1, r7
 800f8b6:	f7f1 f939 	bl	8000b2c <__aeabi_dcmplt>
 800f8ba:	b148      	cbz	r0, 800f8d0 <_dtoa_r+0x190>
 800f8bc:	4658      	mov	r0, fp
 800f8be:	f7f0 fe59 	bl	8000574 <__aeabi_i2d>
 800f8c2:	4632      	mov	r2, r6
 800f8c4:	463b      	mov	r3, r7
 800f8c6:	f7f1 f927 	bl	8000b18 <__aeabi_dcmpeq>
 800f8ca:	b908      	cbnz	r0, 800f8d0 <_dtoa_r+0x190>
 800f8cc:	f10b 3bff 	add.w	fp, fp, #4294967295
 800f8d0:	f1bb 0f16 	cmp.w	fp, #22
 800f8d4:	d857      	bhi.n	800f986 <_dtoa_r+0x246>
 800f8d6:	4b5b      	ldr	r3, [pc, #364]	; (800fa44 <_dtoa_r+0x304>)
 800f8d8:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800f8dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f8e0:	ec51 0b18 	vmov	r0, r1, d8
 800f8e4:	f7f1 f922 	bl	8000b2c <__aeabi_dcmplt>
 800f8e8:	2800      	cmp	r0, #0
 800f8ea:	d04e      	beq.n	800f98a <_dtoa_r+0x24a>
 800f8ec:	f10b 3bff 	add.w	fp, fp, #4294967295
 800f8f0:	2300      	movs	r3, #0
 800f8f2:	930c      	str	r3, [sp, #48]	; 0x30
 800f8f4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800f8f6:	1b5b      	subs	r3, r3, r5
 800f8f8:	1e5a      	subs	r2, r3, #1
 800f8fa:	bf45      	ittet	mi
 800f8fc:	f1c3 0301 	rsbmi	r3, r3, #1
 800f900:	9305      	strmi	r3, [sp, #20]
 800f902:	2300      	movpl	r3, #0
 800f904:	2300      	movmi	r3, #0
 800f906:	9206      	str	r2, [sp, #24]
 800f908:	bf54      	ite	pl
 800f90a:	9305      	strpl	r3, [sp, #20]
 800f90c:	9306      	strmi	r3, [sp, #24]
 800f90e:	f1bb 0f00 	cmp.w	fp, #0
 800f912:	db3c      	blt.n	800f98e <_dtoa_r+0x24e>
 800f914:	9b06      	ldr	r3, [sp, #24]
 800f916:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 800f91a:	445b      	add	r3, fp
 800f91c:	9306      	str	r3, [sp, #24]
 800f91e:	2300      	movs	r3, #0
 800f920:	9308      	str	r3, [sp, #32]
 800f922:	9b07      	ldr	r3, [sp, #28]
 800f924:	2b09      	cmp	r3, #9
 800f926:	d868      	bhi.n	800f9fa <_dtoa_r+0x2ba>
 800f928:	2b05      	cmp	r3, #5
 800f92a:	bfc4      	itt	gt
 800f92c:	3b04      	subgt	r3, #4
 800f92e:	9307      	strgt	r3, [sp, #28]
 800f930:	9b07      	ldr	r3, [sp, #28]
 800f932:	f1a3 0302 	sub.w	r3, r3, #2
 800f936:	bfcc      	ite	gt
 800f938:	2500      	movgt	r5, #0
 800f93a:	2501      	movle	r5, #1
 800f93c:	2b03      	cmp	r3, #3
 800f93e:	f200 8085 	bhi.w	800fa4c <_dtoa_r+0x30c>
 800f942:	e8df f003 	tbb	[pc, r3]
 800f946:	3b2e      	.short	0x3b2e
 800f948:	5839      	.short	0x5839
 800f94a:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800f94e:	441d      	add	r5, r3
 800f950:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800f954:	2b20      	cmp	r3, #32
 800f956:	bfc1      	itttt	gt
 800f958:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800f95c:	fa08 f803 	lslgt.w	r8, r8, r3
 800f960:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 800f964:	fa26 f303 	lsrgt.w	r3, r6, r3
 800f968:	bfd6      	itet	le
 800f96a:	f1c3 0320 	rsble	r3, r3, #32
 800f96e:	ea48 0003 	orrgt.w	r0, r8, r3
 800f972:	fa06 f003 	lslle.w	r0, r6, r3
 800f976:	f7f0 fded 	bl	8000554 <__aeabi_ui2d>
 800f97a:	2201      	movs	r2, #1
 800f97c:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 800f980:	3d01      	subs	r5, #1
 800f982:	920e      	str	r2, [sp, #56]	; 0x38
 800f984:	e76f      	b.n	800f866 <_dtoa_r+0x126>
 800f986:	2301      	movs	r3, #1
 800f988:	e7b3      	b.n	800f8f2 <_dtoa_r+0x1b2>
 800f98a:	900c      	str	r0, [sp, #48]	; 0x30
 800f98c:	e7b2      	b.n	800f8f4 <_dtoa_r+0x1b4>
 800f98e:	9b05      	ldr	r3, [sp, #20]
 800f990:	eba3 030b 	sub.w	r3, r3, fp
 800f994:	9305      	str	r3, [sp, #20]
 800f996:	f1cb 0300 	rsb	r3, fp, #0
 800f99a:	9308      	str	r3, [sp, #32]
 800f99c:	2300      	movs	r3, #0
 800f99e:	930b      	str	r3, [sp, #44]	; 0x2c
 800f9a0:	e7bf      	b.n	800f922 <_dtoa_r+0x1e2>
 800f9a2:	2300      	movs	r3, #0
 800f9a4:	9309      	str	r3, [sp, #36]	; 0x24
 800f9a6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f9a8:	2b00      	cmp	r3, #0
 800f9aa:	dc52      	bgt.n	800fa52 <_dtoa_r+0x312>
 800f9ac:	2301      	movs	r3, #1
 800f9ae:	9301      	str	r3, [sp, #4]
 800f9b0:	9304      	str	r3, [sp, #16]
 800f9b2:	461a      	mov	r2, r3
 800f9b4:	920a      	str	r2, [sp, #40]	; 0x28
 800f9b6:	e00b      	b.n	800f9d0 <_dtoa_r+0x290>
 800f9b8:	2301      	movs	r3, #1
 800f9ba:	e7f3      	b.n	800f9a4 <_dtoa_r+0x264>
 800f9bc:	2300      	movs	r3, #0
 800f9be:	9309      	str	r3, [sp, #36]	; 0x24
 800f9c0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f9c2:	445b      	add	r3, fp
 800f9c4:	9301      	str	r3, [sp, #4]
 800f9c6:	3301      	adds	r3, #1
 800f9c8:	2b01      	cmp	r3, #1
 800f9ca:	9304      	str	r3, [sp, #16]
 800f9cc:	bfb8      	it	lt
 800f9ce:	2301      	movlt	r3, #1
 800f9d0:	69e0      	ldr	r0, [r4, #28]
 800f9d2:	2100      	movs	r1, #0
 800f9d4:	2204      	movs	r2, #4
 800f9d6:	f102 0614 	add.w	r6, r2, #20
 800f9da:	429e      	cmp	r6, r3
 800f9dc:	d93d      	bls.n	800fa5a <_dtoa_r+0x31a>
 800f9de:	6041      	str	r1, [r0, #4]
 800f9e0:	4620      	mov	r0, r4
 800f9e2:	f000 fd9f 	bl	8010524 <_Balloc>
 800f9e6:	9000      	str	r0, [sp, #0]
 800f9e8:	2800      	cmp	r0, #0
 800f9ea:	d139      	bne.n	800fa60 <_dtoa_r+0x320>
 800f9ec:	4b16      	ldr	r3, [pc, #88]	; (800fa48 <_dtoa_r+0x308>)
 800f9ee:	4602      	mov	r2, r0
 800f9f0:	f240 11af 	movw	r1, #431	; 0x1af
 800f9f4:	e6bd      	b.n	800f772 <_dtoa_r+0x32>
 800f9f6:	2301      	movs	r3, #1
 800f9f8:	e7e1      	b.n	800f9be <_dtoa_r+0x27e>
 800f9fa:	2501      	movs	r5, #1
 800f9fc:	2300      	movs	r3, #0
 800f9fe:	9307      	str	r3, [sp, #28]
 800fa00:	9509      	str	r5, [sp, #36]	; 0x24
 800fa02:	f04f 33ff 	mov.w	r3, #4294967295
 800fa06:	9301      	str	r3, [sp, #4]
 800fa08:	9304      	str	r3, [sp, #16]
 800fa0a:	2200      	movs	r2, #0
 800fa0c:	2312      	movs	r3, #18
 800fa0e:	e7d1      	b.n	800f9b4 <_dtoa_r+0x274>
 800fa10:	636f4361 	.word	0x636f4361
 800fa14:	3fd287a7 	.word	0x3fd287a7
 800fa18:	8b60c8b3 	.word	0x8b60c8b3
 800fa1c:	3fc68a28 	.word	0x3fc68a28
 800fa20:	509f79fb 	.word	0x509f79fb
 800fa24:	3fd34413 	.word	0x3fd34413
 800fa28:	080132e7 	.word	0x080132e7
 800fa2c:	080132fe 	.word	0x080132fe
 800fa30:	7ff00000 	.word	0x7ff00000
 800fa34:	080132e3 	.word	0x080132e3
 800fa38:	080132da 	.word	0x080132da
 800fa3c:	080132b2 	.word	0x080132b2
 800fa40:	3ff80000 	.word	0x3ff80000
 800fa44:	080133e8 	.word	0x080133e8
 800fa48:	08013356 	.word	0x08013356
 800fa4c:	2301      	movs	r3, #1
 800fa4e:	9309      	str	r3, [sp, #36]	; 0x24
 800fa50:	e7d7      	b.n	800fa02 <_dtoa_r+0x2c2>
 800fa52:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800fa54:	9301      	str	r3, [sp, #4]
 800fa56:	9304      	str	r3, [sp, #16]
 800fa58:	e7ba      	b.n	800f9d0 <_dtoa_r+0x290>
 800fa5a:	3101      	adds	r1, #1
 800fa5c:	0052      	lsls	r2, r2, #1
 800fa5e:	e7ba      	b.n	800f9d6 <_dtoa_r+0x296>
 800fa60:	69e3      	ldr	r3, [r4, #28]
 800fa62:	9a00      	ldr	r2, [sp, #0]
 800fa64:	601a      	str	r2, [r3, #0]
 800fa66:	9b04      	ldr	r3, [sp, #16]
 800fa68:	2b0e      	cmp	r3, #14
 800fa6a:	f200 80a8 	bhi.w	800fbbe <_dtoa_r+0x47e>
 800fa6e:	2d00      	cmp	r5, #0
 800fa70:	f000 80a5 	beq.w	800fbbe <_dtoa_r+0x47e>
 800fa74:	f1bb 0f00 	cmp.w	fp, #0
 800fa78:	dd38      	ble.n	800faec <_dtoa_r+0x3ac>
 800fa7a:	4bc0      	ldr	r3, [pc, #768]	; (800fd7c <_dtoa_r+0x63c>)
 800fa7c:	f00b 020f 	and.w	r2, fp, #15
 800fa80:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800fa84:	f41b 7f80 	tst.w	fp, #256	; 0x100
 800fa88:	e9d3 6700 	ldrd	r6, r7, [r3]
 800fa8c:	ea4f 182b 	mov.w	r8, fp, asr #4
 800fa90:	d019      	beq.n	800fac6 <_dtoa_r+0x386>
 800fa92:	4bbb      	ldr	r3, [pc, #748]	; (800fd80 <_dtoa_r+0x640>)
 800fa94:	ec51 0b18 	vmov	r0, r1, d8
 800fa98:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800fa9c:	f7f0 fefe 	bl	800089c <__aeabi_ddiv>
 800faa0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800faa4:	f008 080f 	and.w	r8, r8, #15
 800faa8:	2503      	movs	r5, #3
 800faaa:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 800fd80 <_dtoa_r+0x640>
 800faae:	f1b8 0f00 	cmp.w	r8, #0
 800fab2:	d10a      	bne.n	800faca <_dtoa_r+0x38a>
 800fab4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800fab8:	4632      	mov	r2, r6
 800faba:	463b      	mov	r3, r7
 800fabc:	f7f0 feee 	bl	800089c <__aeabi_ddiv>
 800fac0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800fac4:	e02b      	b.n	800fb1e <_dtoa_r+0x3de>
 800fac6:	2502      	movs	r5, #2
 800fac8:	e7ef      	b.n	800faaa <_dtoa_r+0x36a>
 800faca:	f018 0f01 	tst.w	r8, #1
 800face:	d008      	beq.n	800fae2 <_dtoa_r+0x3a2>
 800fad0:	4630      	mov	r0, r6
 800fad2:	4639      	mov	r1, r7
 800fad4:	e9d9 2300 	ldrd	r2, r3, [r9]
 800fad8:	f7f0 fdb6 	bl	8000648 <__aeabi_dmul>
 800fadc:	3501      	adds	r5, #1
 800fade:	4606      	mov	r6, r0
 800fae0:	460f      	mov	r7, r1
 800fae2:	ea4f 0868 	mov.w	r8, r8, asr #1
 800fae6:	f109 0908 	add.w	r9, r9, #8
 800faea:	e7e0      	b.n	800faae <_dtoa_r+0x36e>
 800faec:	f000 809f 	beq.w	800fc2e <_dtoa_r+0x4ee>
 800faf0:	f1cb 0600 	rsb	r6, fp, #0
 800faf4:	4ba1      	ldr	r3, [pc, #644]	; (800fd7c <_dtoa_r+0x63c>)
 800faf6:	4fa2      	ldr	r7, [pc, #648]	; (800fd80 <_dtoa_r+0x640>)
 800faf8:	f006 020f 	and.w	r2, r6, #15
 800fafc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800fb00:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fb04:	ec51 0b18 	vmov	r0, r1, d8
 800fb08:	f7f0 fd9e 	bl	8000648 <__aeabi_dmul>
 800fb0c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800fb10:	1136      	asrs	r6, r6, #4
 800fb12:	2300      	movs	r3, #0
 800fb14:	2502      	movs	r5, #2
 800fb16:	2e00      	cmp	r6, #0
 800fb18:	d17e      	bne.n	800fc18 <_dtoa_r+0x4d8>
 800fb1a:	2b00      	cmp	r3, #0
 800fb1c:	d1d0      	bne.n	800fac0 <_dtoa_r+0x380>
 800fb1e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800fb20:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800fb24:	2b00      	cmp	r3, #0
 800fb26:	f000 8084 	beq.w	800fc32 <_dtoa_r+0x4f2>
 800fb2a:	4b96      	ldr	r3, [pc, #600]	; (800fd84 <_dtoa_r+0x644>)
 800fb2c:	2200      	movs	r2, #0
 800fb2e:	4640      	mov	r0, r8
 800fb30:	4649      	mov	r1, r9
 800fb32:	f7f0 fffb 	bl	8000b2c <__aeabi_dcmplt>
 800fb36:	2800      	cmp	r0, #0
 800fb38:	d07b      	beq.n	800fc32 <_dtoa_r+0x4f2>
 800fb3a:	9b04      	ldr	r3, [sp, #16]
 800fb3c:	2b00      	cmp	r3, #0
 800fb3e:	d078      	beq.n	800fc32 <_dtoa_r+0x4f2>
 800fb40:	9b01      	ldr	r3, [sp, #4]
 800fb42:	2b00      	cmp	r3, #0
 800fb44:	dd39      	ble.n	800fbba <_dtoa_r+0x47a>
 800fb46:	4b90      	ldr	r3, [pc, #576]	; (800fd88 <_dtoa_r+0x648>)
 800fb48:	2200      	movs	r2, #0
 800fb4a:	4640      	mov	r0, r8
 800fb4c:	4649      	mov	r1, r9
 800fb4e:	f7f0 fd7b 	bl	8000648 <__aeabi_dmul>
 800fb52:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800fb56:	9e01      	ldr	r6, [sp, #4]
 800fb58:	f10b 37ff 	add.w	r7, fp, #4294967295
 800fb5c:	3501      	adds	r5, #1
 800fb5e:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800fb62:	4628      	mov	r0, r5
 800fb64:	f7f0 fd06 	bl	8000574 <__aeabi_i2d>
 800fb68:	4642      	mov	r2, r8
 800fb6a:	464b      	mov	r3, r9
 800fb6c:	f7f0 fd6c 	bl	8000648 <__aeabi_dmul>
 800fb70:	4b86      	ldr	r3, [pc, #536]	; (800fd8c <_dtoa_r+0x64c>)
 800fb72:	2200      	movs	r2, #0
 800fb74:	f7f0 fbb2 	bl	80002dc <__adddf3>
 800fb78:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 800fb7c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800fb80:	9303      	str	r3, [sp, #12]
 800fb82:	2e00      	cmp	r6, #0
 800fb84:	d158      	bne.n	800fc38 <_dtoa_r+0x4f8>
 800fb86:	4b82      	ldr	r3, [pc, #520]	; (800fd90 <_dtoa_r+0x650>)
 800fb88:	2200      	movs	r2, #0
 800fb8a:	4640      	mov	r0, r8
 800fb8c:	4649      	mov	r1, r9
 800fb8e:	f7f0 fba3 	bl	80002d8 <__aeabi_dsub>
 800fb92:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800fb96:	4680      	mov	r8, r0
 800fb98:	4689      	mov	r9, r1
 800fb9a:	f7f0 ffe5 	bl	8000b68 <__aeabi_dcmpgt>
 800fb9e:	2800      	cmp	r0, #0
 800fba0:	f040 8296 	bne.w	80100d0 <_dtoa_r+0x990>
 800fba4:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 800fba8:	4640      	mov	r0, r8
 800fbaa:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800fbae:	4649      	mov	r1, r9
 800fbb0:	f7f0 ffbc 	bl	8000b2c <__aeabi_dcmplt>
 800fbb4:	2800      	cmp	r0, #0
 800fbb6:	f040 8289 	bne.w	80100cc <_dtoa_r+0x98c>
 800fbba:	ed8d 8b02 	vstr	d8, [sp, #8]
 800fbbe:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800fbc0:	2b00      	cmp	r3, #0
 800fbc2:	f2c0 814e 	blt.w	800fe62 <_dtoa_r+0x722>
 800fbc6:	f1bb 0f0e 	cmp.w	fp, #14
 800fbca:	f300 814a 	bgt.w	800fe62 <_dtoa_r+0x722>
 800fbce:	4b6b      	ldr	r3, [pc, #428]	; (800fd7c <_dtoa_r+0x63c>)
 800fbd0:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800fbd4:	e9d3 8900 	ldrd	r8, r9, [r3]
 800fbd8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800fbda:	2b00      	cmp	r3, #0
 800fbdc:	f280 80dc 	bge.w	800fd98 <_dtoa_r+0x658>
 800fbe0:	9b04      	ldr	r3, [sp, #16]
 800fbe2:	2b00      	cmp	r3, #0
 800fbe4:	f300 80d8 	bgt.w	800fd98 <_dtoa_r+0x658>
 800fbe8:	f040 826f 	bne.w	80100ca <_dtoa_r+0x98a>
 800fbec:	4b68      	ldr	r3, [pc, #416]	; (800fd90 <_dtoa_r+0x650>)
 800fbee:	2200      	movs	r2, #0
 800fbf0:	4640      	mov	r0, r8
 800fbf2:	4649      	mov	r1, r9
 800fbf4:	f7f0 fd28 	bl	8000648 <__aeabi_dmul>
 800fbf8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800fbfc:	f7f0 ffaa 	bl	8000b54 <__aeabi_dcmpge>
 800fc00:	9e04      	ldr	r6, [sp, #16]
 800fc02:	4637      	mov	r7, r6
 800fc04:	2800      	cmp	r0, #0
 800fc06:	f040 8245 	bne.w	8010094 <_dtoa_r+0x954>
 800fc0a:	9d00      	ldr	r5, [sp, #0]
 800fc0c:	2331      	movs	r3, #49	; 0x31
 800fc0e:	f805 3b01 	strb.w	r3, [r5], #1
 800fc12:	f10b 0b01 	add.w	fp, fp, #1
 800fc16:	e241      	b.n	801009c <_dtoa_r+0x95c>
 800fc18:	07f2      	lsls	r2, r6, #31
 800fc1a:	d505      	bpl.n	800fc28 <_dtoa_r+0x4e8>
 800fc1c:	e9d7 2300 	ldrd	r2, r3, [r7]
 800fc20:	f7f0 fd12 	bl	8000648 <__aeabi_dmul>
 800fc24:	3501      	adds	r5, #1
 800fc26:	2301      	movs	r3, #1
 800fc28:	1076      	asrs	r6, r6, #1
 800fc2a:	3708      	adds	r7, #8
 800fc2c:	e773      	b.n	800fb16 <_dtoa_r+0x3d6>
 800fc2e:	2502      	movs	r5, #2
 800fc30:	e775      	b.n	800fb1e <_dtoa_r+0x3de>
 800fc32:	9e04      	ldr	r6, [sp, #16]
 800fc34:	465f      	mov	r7, fp
 800fc36:	e792      	b.n	800fb5e <_dtoa_r+0x41e>
 800fc38:	9900      	ldr	r1, [sp, #0]
 800fc3a:	4b50      	ldr	r3, [pc, #320]	; (800fd7c <_dtoa_r+0x63c>)
 800fc3c:	ed9d 7b02 	vldr	d7, [sp, #8]
 800fc40:	4431      	add	r1, r6
 800fc42:	9102      	str	r1, [sp, #8]
 800fc44:	9909      	ldr	r1, [sp, #36]	; 0x24
 800fc46:	eeb0 9a47 	vmov.f32	s18, s14
 800fc4a:	eef0 9a67 	vmov.f32	s19, s15
 800fc4e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800fc52:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800fc56:	2900      	cmp	r1, #0
 800fc58:	d044      	beq.n	800fce4 <_dtoa_r+0x5a4>
 800fc5a:	494e      	ldr	r1, [pc, #312]	; (800fd94 <_dtoa_r+0x654>)
 800fc5c:	2000      	movs	r0, #0
 800fc5e:	f7f0 fe1d 	bl	800089c <__aeabi_ddiv>
 800fc62:	ec53 2b19 	vmov	r2, r3, d9
 800fc66:	f7f0 fb37 	bl	80002d8 <__aeabi_dsub>
 800fc6a:	9d00      	ldr	r5, [sp, #0]
 800fc6c:	ec41 0b19 	vmov	d9, r0, r1
 800fc70:	4649      	mov	r1, r9
 800fc72:	4640      	mov	r0, r8
 800fc74:	f7f0 ff98 	bl	8000ba8 <__aeabi_d2iz>
 800fc78:	4606      	mov	r6, r0
 800fc7a:	f7f0 fc7b 	bl	8000574 <__aeabi_i2d>
 800fc7e:	4602      	mov	r2, r0
 800fc80:	460b      	mov	r3, r1
 800fc82:	4640      	mov	r0, r8
 800fc84:	4649      	mov	r1, r9
 800fc86:	f7f0 fb27 	bl	80002d8 <__aeabi_dsub>
 800fc8a:	3630      	adds	r6, #48	; 0x30
 800fc8c:	f805 6b01 	strb.w	r6, [r5], #1
 800fc90:	ec53 2b19 	vmov	r2, r3, d9
 800fc94:	4680      	mov	r8, r0
 800fc96:	4689      	mov	r9, r1
 800fc98:	f7f0 ff48 	bl	8000b2c <__aeabi_dcmplt>
 800fc9c:	2800      	cmp	r0, #0
 800fc9e:	d164      	bne.n	800fd6a <_dtoa_r+0x62a>
 800fca0:	4642      	mov	r2, r8
 800fca2:	464b      	mov	r3, r9
 800fca4:	4937      	ldr	r1, [pc, #220]	; (800fd84 <_dtoa_r+0x644>)
 800fca6:	2000      	movs	r0, #0
 800fca8:	f7f0 fb16 	bl	80002d8 <__aeabi_dsub>
 800fcac:	ec53 2b19 	vmov	r2, r3, d9
 800fcb0:	f7f0 ff3c 	bl	8000b2c <__aeabi_dcmplt>
 800fcb4:	2800      	cmp	r0, #0
 800fcb6:	f040 80b6 	bne.w	800fe26 <_dtoa_r+0x6e6>
 800fcba:	9b02      	ldr	r3, [sp, #8]
 800fcbc:	429d      	cmp	r5, r3
 800fcbe:	f43f af7c 	beq.w	800fbba <_dtoa_r+0x47a>
 800fcc2:	4b31      	ldr	r3, [pc, #196]	; (800fd88 <_dtoa_r+0x648>)
 800fcc4:	ec51 0b19 	vmov	r0, r1, d9
 800fcc8:	2200      	movs	r2, #0
 800fcca:	f7f0 fcbd 	bl	8000648 <__aeabi_dmul>
 800fcce:	4b2e      	ldr	r3, [pc, #184]	; (800fd88 <_dtoa_r+0x648>)
 800fcd0:	ec41 0b19 	vmov	d9, r0, r1
 800fcd4:	2200      	movs	r2, #0
 800fcd6:	4640      	mov	r0, r8
 800fcd8:	4649      	mov	r1, r9
 800fcda:	f7f0 fcb5 	bl	8000648 <__aeabi_dmul>
 800fcde:	4680      	mov	r8, r0
 800fce0:	4689      	mov	r9, r1
 800fce2:	e7c5      	b.n	800fc70 <_dtoa_r+0x530>
 800fce4:	ec51 0b17 	vmov	r0, r1, d7
 800fce8:	f7f0 fcae 	bl	8000648 <__aeabi_dmul>
 800fcec:	9b02      	ldr	r3, [sp, #8]
 800fcee:	9d00      	ldr	r5, [sp, #0]
 800fcf0:	930f      	str	r3, [sp, #60]	; 0x3c
 800fcf2:	ec41 0b19 	vmov	d9, r0, r1
 800fcf6:	4649      	mov	r1, r9
 800fcf8:	4640      	mov	r0, r8
 800fcfa:	f7f0 ff55 	bl	8000ba8 <__aeabi_d2iz>
 800fcfe:	4606      	mov	r6, r0
 800fd00:	f7f0 fc38 	bl	8000574 <__aeabi_i2d>
 800fd04:	3630      	adds	r6, #48	; 0x30
 800fd06:	4602      	mov	r2, r0
 800fd08:	460b      	mov	r3, r1
 800fd0a:	4640      	mov	r0, r8
 800fd0c:	4649      	mov	r1, r9
 800fd0e:	f7f0 fae3 	bl	80002d8 <__aeabi_dsub>
 800fd12:	f805 6b01 	strb.w	r6, [r5], #1
 800fd16:	9b02      	ldr	r3, [sp, #8]
 800fd18:	429d      	cmp	r5, r3
 800fd1a:	4680      	mov	r8, r0
 800fd1c:	4689      	mov	r9, r1
 800fd1e:	f04f 0200 	mov.w	r2, #0
 800fd22:	d124      	bne.n	800fd6e <_dtoa_r+0x62e>
 800fd24:	4b1b      	ldr	r3, [pc, #108]	; (800fd94 <_dtoa_r+0x654>)
 800fd26:	ec51 0b19 	vmov	r0, r1, d9
 800fd2a:	f7f0 fad7 	bl	80002dc <__adddf3>
 800fd2e:	4602      	mov	r2, r0
 800fd30:	460b      	mov	r3, r1
 800fd32:	4640      	mov	r0, r8
 800fd34:	4649      	mov	r1, r9
 800fd36:	f7f0 ff17 	bl	8000b68 <__aeabi_dcmpgt>
 800fd3a:	2800      	cmp	r0, #0
 800fd3c:	d173      	bne.n	800fe26 <_dtoa_r+0x6e6>
 800fd3e:	ec53 2b19 	vmov	r2, r3, d9
 800fd42:	4914      	ldr	r1, [pc, #80]	; (800fd94 <_dtoa_r+0x654>)
 800fd44:	2000      	movs	r0, #0
 800fd46:	f7f0 fac7 	bl	80002d8 <__aeabi_dsub>
 800fd4a:	4602      	mov	r2, r0
 800fd4c:	460b      	mov	r3, r1
 800fd4e:	4640      	mov	r0, r8
 800fd50:	4649      	mov	r1, r9
 800fd52:	f7f0 feeb 	bl	8000b2c <__aeabi_dcmplt>
 800fd56:	2800      	cmp	r0, #0
 800fd58:	f43f af2f 	beq.w	800fbba <_dtoa_r+0x47a>
 800fd5c:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800fd5e:	1e6b      	subs	r3, r5, #1
 800fd60:	930f      	str	r3, [sp, #60]	; 0x3c
 800fd62:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800fd66:	2b30      	cmp	r3, #48	; 0x30
 800fd68:	d0f8      	beq.n	800fd5c <_dtoa_r+0x61c>
 800fd6a:	46bb      	mov	fp, r7
 800fd6c:	e04a      	b.n	800fe04 <_dtoa_r+0x6c4>
 800fd6e:	4b06      	ldr	r3, [pc, #24]	; (800fd88 <_dtoa_r+0x648>)
 800fd70:	f7f0 fc6a 	bl	8000648 <__aeabi_dmul>
 800fd74:	4680      	mov	r8, r0
 800fd76:	4689      	mov	r9, r1
 800fd78:	e7bd      	b.n	800fcf6 <_dtoa_r+0x5b6>
 800fd7a:	bf00      	nop
 800fd7c:	080133e8 	.word	0x080133e8
 800fd80:	080133c0 	.word	0x080133c0
 800fd84:	3ff00000 	.word	0x3ff00000
 800fd88:	40240000 	.word	0x40240000
 800fd8c:	401c0000 	.word	0x401c0000
 800fd90:	40140000 	.word	0x40140000
 800fd94:	3fe00000 	.word	0x3fe00000
 800fd98:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800fd9c:	9d00      	ldr	r5, [sp, #0]
 800fd9e:	4642      	mov	r2, r8
 800fda0:	464b      	mov	r3, r9
 800fda2:	4630      	mov	r0, r6
 800fda4:	4639      	mov	r1, r7
 800fda6:	f7f0 fd79 	bl	800089c <__aeabi_ddiv>
 800fdaa:	f7f0 fefd 	bl	8000ba8 <__aeabi_d2iz>
 800fdae:	9001      	str	r0, [sp, #4]
 800fdb0:	f7f0 fbe0 	bl	8000574 <__aeabi_i2d>
 800fdb4:	4642      	mov	r2, r8
 800fdb6:	464b      	mov	r3, r9
 800fdb8:	f7f0 fc46 	bl	8000648 <__aeabi_dmul>
 800fdbc:	4602      	mov	r2, r0
 800fdbe:	460b      	mov	r3, r1
 800fdc0:	4630      	mov	r0, r6
 800fdc2:	4639      	mov	r1, r7
 800fdc4:	f7f0 fa88 	bl	80002d8 <__aeabi_dsub>
 800fdc8:	9e01      	ldr	r6, [sp, #4]
 800fdca:	9f04      	ldr	r7, [sp, #16]
 800fdcc:	3630      	adds	r6, #48	; 0x30
 800fdce:	f805 6b01 	strb.w	r6, [r5], #1
 800fdd2:	9e00      	ldr	r6, [sp, #0]
 800fdd4:	1bae      	subs	r6, r5, r6
 800fdd6:	42b7      	cmp	r7, r6
 800fdd8:	4602      	mov	r2, r0
 800fdda:	460b      	mov	r3, r1
 800fddc:	d134      	bne.n	800fe48 <_dtoa_r+0x708>
 800fdde:	f7f0 fa7d 	bl	80002dc <__adddf3>
 800fde2:	4642      	mov	r2, r8
 800fde4:	464b      	mov	r3, r9
 800fde6:	4606      	mov	r6, r0
 800fde8:	460f      	mov	r7, r1
 800fdea:	f7f0 febd 	bl	8000b68 <__aeabi_dcmpgt>
 800fdee:	b9c8      	cbnz	r0, 800fe24 <_dtoa_r+0x6e4>
 800fdf0:	4642      	mov	r2, r8
 800fdf2:	464b      	mov	r3, r9
 800fdf4:	4630      	mov	r0, r6
 800fdf6:	4639      	mov	r1, r7
 800fdf8:	f7f0 fe8e 	bl	8000b18 <__aeabi_dcmpeq>
 800fdfc:	b110      	cbz	r0, 800fe04 <_dtoa_r+0x6c4>
 800fdfe:	9b01      	ldr	r3, [sp, #4]
 800fe00:	07db      	lsls	r3, r3, #31
 800fe02:	d40f      	bmi.n	800fe24 <_dtoa_r+0x6e4>
 800fe04:	4651      	mov	r1, sl
 800fe06:	4620      	mov	r0, r4
 800fe08:	f000 fbcc 	bl	80105a4 <_Bfree>
 800fe0c:	2300      	movs	r3, #0
 800fe0e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800fe10:	702b      	strb	r3, [r5, #0]
 800fe12:	f10b 0301 	add.w	r3, fp, #1
 800fe16:	6013      	str	r3, [r2, #0]
 800fe18:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800fe1a:	2b00      	cmp	r3, #0
 800fe1c:	f43f ace2 	beq.w	800f7e4 <_dtoa_r+0xa4>
 800fe20:	601d      	str	r5, [r3, #0]
 800fe22:	e4df      	b.n	800f7e4 <_dtoa_r+0xa4>
 800fe24:	465f      	mov	r7, fp
 800fe26:	462b      	mov	r3, r5
 800fe28:	461d      	mov	r5, r3
 800fe2a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800fe2e:	2a39      	cmp	r2, #57	; 0x39
 800fe30:	d106      	bne.n	800fe40 <_dtoa_r+0x700>
 800fe32:	9a00      	ldr	r2, [sp, #0]
 800fe34:	429a      	cmp	r2, r3
 800fe36:	d1f7      	bne.n	800fe28 <_dtoa_r+0x6e8>
 800fe38:	9900      	ldr	r1, [sp, #0]
 800fe3a:	2230      	movs	r2, #48	; 0x30
 800fe3c:	3701      	adds	r7, #1
 800fe3e:	700a      	strb	r2, [r1, #0]
 800fe40:	781a      	ldrb	r2, [r3, #0]
 800fe42:	3201      	adds	r2, #1
 800fe44:	701a      	strb	r2, [r3, #0]
 800fe46:	e790      	b.n	800fd6a <_dtoa_r+0x62a>
 800fe48:	4ba3      	ldr	r3, [pc, #652]	; (80100d8 <_dtoa_r+0x998>)
 800fe4a:	2200      	movs	r2, #0
 800fe4c:	f7f0 fbfc 	bl	8000648 <__aeabi_dmul>
 800fe50:	2200      	movs	r2, #0
 800fe52:	2300      	movs	r3, #0
 800fe54:	4606      	mov	r6, r0
 800fe56:	460f      	mov	r7, r1
 800fe58:	f7f0 fe5e 	bl	8000b18 <__aeabi_dcmpeq>
 800fe5c:	2800      	cmp	r0, #0
 800fe5e:	d09e      	beq.n	800fd9e <_dtoa_r+0x65e>
 800fe60:	e7d0      	b.n	800fe04 <_dtoa_r+0x6c4>
 800fe62:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800fe64:	2a00      	cmp	r2, #0
 800fe66:	f000 80ca 	beq.w	800fffe <_dtoa_r+0x8be>
 800fe6a:	9a07      	ldr	r2, [sp, #28]
 800fe6c:	2a01      	cmp	r2, #1
 800fe6e:	f300 80ad 	bgt.w	800ffcc <_dtoa_r+0x88c>
 800fe72:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800fe74:	2a00      	cmp	r2, #0
 800fe76:	f000 80a5 	beq.w	800ffc4 <_dtoa_r+0x884>
 800fe7a:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800fe7e:	9e08      	ldr	r6, [sp, #32]
 800fe80:	9d05      	ldr	r5, [sp, #20]
 800fe82:	9a05      	ldr	r2, [sp, #20]
 800fe84:	441a      	add	r2, r3
 800fe86:	9205      	str	r2, [sp, #20]
 800fe88:	9a06      	ldr	r2, [sp, #24]
 800fe8a:	2101      	movs	r1, #1
 800fe8c:	441a      	add	r2, r3
 800fe8e:	4620      	mov	r0, r4
 800fe90:	9206      	str	r2, [sp, #24]
 800fe92:	f000 fc87 	bl	80107a4 <__i2b>
 800fe96:	4607      	mov	r7, r0
 800fe98:	b165      	cbz	r5, 800feb4 <_dtoa_r+0x774>
 800fe9a:	9b06      	ldr	r3, [sp, #24]
 800fe9c:	2b00      	cmp	r3, #0
 800fe9e:	dd09      	ble.n	800feb4 <_dtoa_r+0x774>
 800fea0:	42ab      	cmp	r3, r5
 800fea2:	9a05      	ldr	r2, [sp, #20]
 800fea4:	bfa8      	it	ge
 800fea6:	462b      	movge	r3, r5
 800fea8:	1ad2      	subs	r2, r2, r3
 800feaa:	9205      	str	r2, [sp, #20]
 800feac:	9a06      	ldr	r2, [sp, #24]
 800feae:	1aed      	subs	r5, r5, r3
 800feb0:	1ad3      	subs	r3, r2, r3
 800feb2:	9306      	str	r3, [sp, #24]
 800feb4:	9b08      	ldr	r3, [sp, #32]
 800feb6:	b1f3      	cbz	r3, 800fef6 <_dtoa_r+0x7b6>
 800feb8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800feba:	2b00      	cmp	r3, #0
 800febc:	f000 80a3 	beq.w	8010006 <_dtoa_r+0x8c6>
 800fec0:	2e00      	cmp	r6, #0
 800fec2:	dd10      	ble.n	800fee6 <_dtoa_r+0x7a6>
 800fec4:	4639      	mov	r1, r7
 800fec6:	4632      	mov	r2, r6
 800fec8:	4620      	mov	r0, r4
 800feca:	f000 fd2b 	bl	8010924 <__pow5mult>
 800fece:	4652      	mov	r2, sl
 800fed0:	4601      	mov	r1, r0
 800fed2:	4607      	mov	r7, r0
 800fed4:	4620      	mov	r0, r4
 800fed6:	f000 fc7b 	bl	80107d0 <__multiply>
 800feda:	4651      	mov	r1, sl
 800fedc:	4680      	mov	r8, r0
 800fede:	4620      	mov	r0, r4
 800fee0:	f000 fb60 	bl	80105a4 <_Bfree>
 800fee4:	46c2      	mov	sl, r8
 800fee6:	9b08      	ldr	r3, [sp, #32]
 800fee8:	1b9a      	subs	r2, r3, r6
 800feea:	d004      	beq.n	800fef6 <_dtoa_r+0x7b6>
 800feec:	4651      	mov	r1, sl
 800feee:	4620      	mov	r0, r4
 800fef0:	f000 fd18 	bl	8010924 <__pow5mult>
 800fef4:	4682      	mov	sl, r0
 800fef6:	2101      	movs	r1, #1
 800fef8:	4620      	mov	r0, r4
 800fefa:	f000 fc53 	bl	80107a4 <__i2b>
 800fefe:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ff00:	2b00      	cmp	r3, #0
 800ff02:	4606      	mov	r6, r0
 800ff04:	f340 8081 	ble.w	801000a <_dtoa_r+0x8ca>
 800ff08:	461a      	mov	r2, r3
 800ff0a:	4601      	mov	r1, r0
 800ff0c:	4620      	mov	r0, r4
 800ff0e:	f000 fd09 	bl	8010924 <__pow5mult>
 800ff12:	9b07      	ldr	r3, [sp, #28]
 800ff14:	2b01      	cmp	r3, #1
 800ff16:	4606      	mov	r6, r0
 800ff18:	dd7a      	ble.n	8010010 <_dtoa_r+0x8d0>
 800ff1a:	f04f 0800 	mov.w	r8, #0
 800ff1e:	6933      	ldr	r3, [r6, #16]
 800ff20:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800ff24:	6918      	ldr	r0, [r3, #16]
 800ff26:	f000 fbef 	bl	8010708 <__hi0bits>
 800ff2a:	f1c0 0020 	rsb	r0, r0, #32
 800ff2e:	9b06      	ldr	r3, [sp, #24]
 800ff30:	4418      	add	r0, r3
 800ff32:	f010 001f 	ands.w	r0, r0, #31
 800ff36:	f000 8094 	beq.w	8010062 <_dtoa_r+0x922>
 800ff3a:	f1c0 0320 	rsb	r3, r0, #32
 800ff3e:	2b04      	cmp	r3, #4
 800ff40:	f340 8085 	ble.w	801004e <_dtoa_r+0x90e>
 800ff44:	9b05      	ldr	r3, [sp, #20]
 800ff46:	f1c0 001c 	rsb	r0, r0, #28
 800ff4a:	4403      	add	r3, r0
 800ff4c:	9305      	str	r3, [sp, #20]
 800ff4e:	9b06      	ldr	r3, [sp, #24]
 800ff50:	4403      	add	r3, r0
 800ff52:	4405      	add	r5, r0
 800ff54:	9306      	str	r3, [sp, #24]
 800ff56:	9b05      	ldr	r3, [sp, #20]
 800ff58:	2b00      	cmp	r3, #0
 800ff5a:	dd05      	ble.n	800ff68 <_dtoa_r+0x828>
 800ff5c:	4651      	mov	r1, sl
 800ff5e:	461a      	mov	r2, r3
 800ff60:	4620      	mov	r0, r4
 800ff62:	f000 fd39 	bl	80109d8 <__lshift>
 800ff66:	4682      	mov	sl, r0
 800ff68:	9b06      	ldr	r3, [sp, #24]
 800ff6a:	2b00      	cmp	r3, #0
 800ff6c:	dd05      	ble.n	800ff7a <_dtoa_r+0x83a>
 800ff6e:	4631      	mov	r1, r6
 800ff70:	461a      	mov	r2, r3
 800ff72:	4620      	mov	r0, r4
 800ff74:	f000 fd30 	bl	80109d8 <__lshift>
 800ff78:	4606      	mov	r6, r0
 800ff7a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800ff7c:	2b00      	cmp	r3, #0
 800ff7e:	d072      	beq.n	8010066 <_dtoa_r+0x926>
 800ff80:	4631      	mov	r1, r6
 800ff82:	4650      	mov	r0, sl
 800ff84:	f000 fd94 	bl	8010ab0 <__mcmp>
 800ff88:	2800      	cmp	r0, #0
 800ff8a:	da6c      	bge.n	8010066 <_dtoa_r+0x926>
 800ff8c:	2300      	movs	r3, #0
 800ff8e:	4651      	mov	r1, sl
 800ff90:	220a      	movs	r2, #10
 800ff92:	4620      	mov	r0, r4
 800ff94:	f000 fb28 	bl	80105e8 <__multadd>
 800ff98:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ff9a:	f10b 3bff 	add.w	fp, fp, #4294967295
 800ff9e:	4682      	mov	sl, r0
 800ffa0:	2b00      	cmp	r3, #0
 800ffa2:	f000 81b0 	beq.w	8010306 <_dtoa_r+0xbc6>
 800ffa6:	2300      	movs	r3, #0
 800ffa8:	4639      	mov	r1, r7
 800ffaa:	220a      	movs	r2, #10
 800ffac:	4620      	mov	r0, r4
 800ffae:	f000 fb1b 	bl	80105e8 <__multadd>
 800ffb2:	9b01      	ldr	r3, [sp, #4]
 800ffb4:	2b00      	cmp	r3, #0
 800ffb6:	4607      	mov	r7, r0
 800ffb8:	f300 8096 	bgt.w	80100e8 <_dtoa_r+0x9a8>
 800ffbc:	9b07      	ldr	r3, [sp, #28]
 800ffbe:	2b02      	cmp	r3, #2
 800ffc0:	dc59      	bgt.n	8010076 <_dtoa_r+0x936>
 800ffc2:	e091      	b.n	80100e8 <_dtoa_r+0x9a8>
 800ffc4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800ffc6:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800ffca:	e758      	b.n	800fe7e <_dtoa_r+0x73e>
 800ffcc:	9b04      	ldr	r3, [sp, #16]
 800ffce:	1e5e      	subs	r6, r3, #1
 800ffd0:	9b08      	ldr	r3, [sp, #32]
 800ffd2:	42b3      	cmp	r3, r6
 800ffd4:	bfbf      	itttt	lt
 800ffd6:	9b08      	ldrlt	r3, [sp, #32]
 800ffd8:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 800ffda:	9608      	strlt	r6, [sp, #32]
 800ffdc:	1af3      	sublt	r3, r6, r3
 800ffde:	bfb4      	ite	lt
 800ffe0:	18d2      	addlt	r2, r2, r3
 800ffe2:	1b9e      	subge	r6, r3, r6
 800ffe4:	9b04      	ldr	r3, [sp, #16]
 800ffe6:	bfbc      	itt	lt
 800ffe8:	920b      	strlt	r2, [sp, #44]	; 0x2c
 800ffea:	2600      	movlt	r6, #0
 800ffec:	2b00      	cmp	r3, #0
 800ffee:	bfb7      	itett	lt
 800fff0:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 800fff4:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 800fff8:	1a9d      	sublt	r5, r3, r2
 800fffa:	2300      	movlt	r3, #0
 800fffc:	e741      	b.n	800fe82 <_dtoa_r+0x742>
 800fffe:	9e08      	ldr	r6, [sp, #32]
 8010000:	9d05      	ldr	r5, [sp, #20]
 8010002:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8010004:	e748      	b.n	800fe98 <_dtoa_r+0x758>
 8010006:	9a08      	ldr	r2, [sp, #32]
 8010008:	e770      	b.n	800feec <_dtoa_r+0x7ac>
 801000a:	9b07      	ldr	r3, [sp, #28]
 801000c:	2b01      	cmp	r3, #1
 801000e:	dc19      	bgt.n	8010044 <_dtoa_r+0x904>
 8010010:	9b02      	ldr	r3, [sp, #8]
 8010012:	b9bb      	cbnz	r3, 8010044 <_dtoa_r+0x904>
 8010014:	9b03      	ldr	r3, [sp, #12]
 8010016:	f3c3 0313 	ubfx	r3, r3, #0, #20
 801001a:	b99b      	cbnz	r3, 8010044 <_dtoa_r+0x904>
 801001c:	9b03      	ldr	r3, [sp, #12]
 801001e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8010022:	0d1b      	lsrs	r3, r3, #20
 8010024:	051b      	lsls	r3, r3, #20
 8010026:	b183      	cbz	r3, 801004a <_dtoa_r+0x90a>
 8010028:	9b05      	ldr	r3, [sp, #20]
 801002a:	3301      	adds	r3, #1
 801002c:	9305      	str	r3, [sp, #20]
 801002e:	9b06      	ldr	r3, [sp, #24]
 8010030:	3301      	adds	r3, #1
 8010032:	9306      	str	r3, [sp, #24]
 8010034:	f04f 0801 	mov.w	r8, #1
 8010038:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801003a:	2b00      	cmp	r3, #0
 801003c:	f47f af6f 	bne.w	800ff1e <_dtoa_r+0x7de>
 8010040:	2001      	movs	r0, #1
 8010042:	e774      	b.n	800ff2e <_dtoa_r+0x7ee>
 8010044:	f04f 0800 	mov.w	r8, #0
 8010048:	e7f6      	b.n	8010038 <_dtoa_r+0x8f8>
 801004a:	4698      	mov	r8, r3
 801004c:	e7f4      	b.n	8010038 <_dtoa_r+0x8f8>
 801004e:	d082      	beq.n	800ff56 <_dtoa_r+0x816>
 8010050:	9a05      	ldr	r2, [sp, #20]
 8010052:	331c      	adds	r3, #28
 8010054:	441a      	add	r2, r3
 8010056:	9205      	str	r2, [sp, #20]
 8010058:	9a06      	ldr	r2, [sp, #24]
 801005a:	441a      	add	r2, r3
 801005c:	441d      	add	r5, r3
 801005e:	9206      	str	r2, [sp, #24]
 8010060:	e779      	b.n	800ff56 <_dtoa_r+0x816>
 8010062:	4603      	mov	r3, r0
 8010064:	e7f4      	b.n	8010050 <_dtoa_r+0x910>
 8010066:	9b04      	ldr	r3, [sp, #16]
 8010068:	2b00      	cmp	r3, #0
 801006a:	dc37      	bgt.n	80100dc <_dtoa_r+0x99c>
 801006c:	9b07      	ldr	r3, [sp, #28]
 801006e:	2b02      	cmp	r3, #2
 8010070:	dd34      	ble.n	80100dc <_dtoa_r+0x99c>
 8010072:	9b04      	ldr	r3, [sp, #16]
 8010074:	9301      	str	r3, [sp, #4]
 8010076:	9b01      	ldr	r3, [sp, #4]
 8010078:	b963      	cbnz	r3, 8010094 <_dtoa_r+0x954>
 801007a:	4631      	mov	r1, r6
 801007c:	2205      	movs	r2, #5
 801007e:	4620      	mov	r0, r4
 8010080:	f000 fab2 	bl	80105e8 <__multadd>
 8010084:	4601      	mov	r1, r0
 8010086:	4606      	mov	r6, r0
 8010088:	4650      	mov	r0, sl
 801008a:	f000 fd11 	bl	8010ab0 <__mcmp>
 801008e:	2800      	cmp	r0, #0
 8010090:	f73f adbb 	bgt.w	800fc0a <_dtoa_r+0x4ca>
 8010094:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8010096:	9d00      	ldr	r5, [sp, #0]
 8010098:	ea6f 0b03 	mvn.w	fp, r3
 801009c:	f04f 0800 	mov.w	r8, #0
 80100a0:	4631      	mov	r1, r6
 80100a2:	4620      	mov	r0, r4
 80100a4:	f000 fa7e 	bl	80105a4 <_Bfree>
 80100a8:	2f00      	cmp	r7, #0
 80100aa:	f43f aeab 	beq.w	800fe04 <_dtoa_r+0x6c4>
 80100ae:	f1b8 0f00 	cmp.w	r8, #0
 80100b2:	d005      	beq.n	80100c0 <_dtoa_r+0x980>
 80100b4:	45b8      	cmp	r8, r7
 80100b6:	d003      	beq.n	80100c0 <_dtoa_r+0x980>
 80100b8:	4641      	mov	r1, r8
 80100ba:	4620      	mov	r0, r4
 80100bc:	f000 fa72 	bl	80105a4 <_Bfree>
 80100c0:	4639      	mov	r1, r7
 80100c2:	4620      	mov	r0, r4
 80100c4:	f000 fa6e 	bl	80105a4 <_Bfree>
 80100c8:	e69c      	b.n	800fe04 <_dtoa_r+0x6c4>
 80100ca:	2600      	movs	r6, #0
 80100cc:	4637      	mov	r7, r6
 80100ce:	e7e1      	b.n	8010094 <_dtoa_r+0x954>
 80100d0:	46bb      	mov	fp, r7
 80100d2:	4637      	mov	r7, r6
 80100d4:	e599      	b.n	800fc0a <_dtoa_r+0x4ca>
 80100d6:	bf00      	nop
 80100d8:	40240000 	.word	0x40240000
 80100dc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80100de:	2b00      	cmp	r3, #0
 80100e0:	f000 80c8 	beq.w	8010274 <_dtoa_r+0xb34>
 80100e4:	9b04      	ldr	r3, [sp, #16]
 80100e6:	9301      	str	r3, [sp, #4]
 80100e8:	2d00      	cmp	r5, #0
 80100ea:	dd05      	ble.n	80100f8 <_dtoa_r+0x9b8>
 80100ec:	4639      	mov	r1, r7
 80100ee:	462a      	mov	r2, r5
 80100f0:	4620      	mov	r0, r4
 80100f2:	f000 fc71 	bl	80109d8 <__lshift>
 80100f6:	4607      	mov	r7, r0
 80100f8:	f1b8 0f00 	cmp.w	r8, #0
 80100fc:	d05b      	beq.n	80101b6 <_dtoa_r+0xa76>
 80100fe:	6879      	ldr	r1, [r7, #4]
 8010100:	4620      	mov	r0, r4
 8010102:	f000 fa0f 	bl	8010524 <_Balloc>
 8010106:	4605      	mov	r5, r0
 8010108:	b928      	cbnz	r0, 8010116 <_dtoa_r+0x9d6>
 801010a:	4b83      	ldr	r3, [pc, #524]	; (8010318 <_dtoa_r+0xbd8>)
 801010c:	4602      	mov	r2, r0
 801010e:	f240 21ef 	movw	r1, #751	; 0x2ef
 8010112:	f7ff bb2e 	b.w	800f772 <_dtoa_r+0x32>
 8010116:	693a      	ldr	r2, [r7, #16]
 8010118:	3202      	adds	r2, #2
 801011a:	0092      	lsls	r2, r2, #2
 801011c:	f107 010c 	add.w	r1, r7, #12
 8010120:	300c      	adds	r0, #12
 8010122:	f7ff fa70 	bl	800f606 <memcpy>
 8010126:	2201      	movs	r2, #1
 8010128:	4629      	mov	r1, r5
 801012a:	4620      	mov	r0, r4
 801012c:	f000 fc54 	bl	80109d8 <__lshift>
 8010130:	9b00      	ldr	r3, [sp, #0]
 8010132:	3301      	adds	r3, #1
 8010134:	9304      	str	r3, [sp, #16]
 8010136:	e9dd 2300 	ldrd	r2, r3, [sp]
 801013a:	4413      	add	r3, r2
 801013c:	9308      	str	r3, [sp, #32]
 801013e:	9b02      	ldr	r3, [sp, #8]
 8010140:	f003 0301 	and.w	r3, r3, #1
 8010144:	46b8      	mov	r8, r7
 8010146:	9306      	str	r3, [sp, #24]
 8010148:	4607      	mov	r7, r0
 801014a:	9b04      	ldr	r3, [sp, #16]
 801014c:	4631      	mov	r1, r6
 801014e:	3b01      	subs	r3, #1
 8010150:	4650      	mov	r0, sl
 8010152:	9301      	str	r3, [sp, #4]
 8010154:	f7ff fa6c 	bl	800f630 <quorem>
 8010158:	4641      	mov	r1, r8
 801015a:	9002      	str	r0, [sp, #8]
 801015c:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8010160:	4650      	mov	r0, sl
 8010162:	f000 fca5 	bl	8010ab0 <__mcmp>
 8010166:	463a      	mov	r2, r7
 8010168:	9005      	str	r0, [sp, #20]
 801016a:	4631      	mov	r1, r6
 801016c:	4620      	mov	r0, r4
 801016e:	f000 fcbb 	bl	8010ae8 <__mdiff>
 8010172:	68c2      	ldr	r2, [r0, #12]
 8010174:	4605      	mov	r5, r0
 8010176:	bb02      	cbnz	r2, 80101ba <_dtoa_r+0xa7a>
 8010178:	4601      	mov	r1, r0
 801017a:	4650      	mov	r0, sl
 801017c:	f000 fc98 	bl	8010ab0 <__mcmp>
 8010180:	4602      	mov	r2, r0
 8010182:	4629      	mov	r1, r5
 8010184:	4620      	mov	r0, r4
 8010186:	9209      	str	r2, [sp, #36]	; 0x24
 8010188:	f000 fa0c 	bl	80105a4 <_Bfree>
 801018c:	9b07      	ldr	r3, [sp, #28]
 801018e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8010190:	9d04      	ldr	r5, [sp, #16]
 8010192:	ea43 0102 	orr.w	r1, r3, r2
 8010196:	9b06      	ldr	r3, [sp, #24]
 8010198:	4319      	orrs	r1, r3
 801019a:	d110      	bne.n	80101be <_dtoa_r+0xa7e>
 801019c:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 80101a0:	d029      	beq.n	80101f6 <_dtoa_r+0xab6>
 80101a2:	9b05      	ldr	r3, [sp, #20]
 80101a4:	2b00      	cmp	r3, #0
 80101a6:	dd02      	ble.n	80101ae <_dtoa_r+0xa6e>
 80101a8:	9b02      	ldr	r3, [sp, #8]
 80101aa:	f103 0931 	add.w	r9, r3, #49	; 0x31
 80101ae:	9b01      	ldr	r3, [sp, #4]
 80101b0:	f883 9000 	strb.w	r9, [r3]
 80101b4:	e774      	b.n	80100a0 <_dtoa_r+0x960>
 80101b6:	4638      	mov	r0, r7
 80101b8:	e7ba      	b.n	8010130 <_dtoa_r+0x9f0>
 80101ba:	2201      	movs	r2, #1
 80101bc:	e7e1      	b.n	8010182 <_dtoa_r+0xa42>
 80101be:	9b05      	ldr	r3, [sp, #20]
 80101c0:	2b00      	cmp	r3, #0
 80101c2:	db04      	blt.n	80101ce <_dtoa_r+0xa8e>
 80101c4:	9907      	ldr	r1, [sp, #28]
 80101c6:	430b      	orrs	r3, r1
 80101c8:	9906      	ldr	r1, [sp, #24]
 80101ca:	430b      	orrs	r3, r1
 80101cc:	d120      	bne.n	8010210 <_dtoa_r+0xad0>
 80101ce:	2a00      	cmp	r2, #0
 80101d0:	dded      	ble.n	80101ae <_dtoa_r+0xa6e>
 80101d2:	4651      	mov	r1, sl
 80101d4:	2201      	movs	r2, #1
 80101d6:	4620      	mov	r0, r4
 80101d8:	f000 fbfe 	bl	80109d8 <__lshift>
 80101dc:	4631      	mov	r1, r6
 80101de:	4682      	mov	sl, r0
 80101e0:	f000 fc66 	bl	8010ab0 <__mcmp>
 80101e4:	2800      	cmp	r0, #0
 80101e6:	dc03      	bgt.n	80101f0 <_dtoa_r+0xab0>
 80101e8:	d1e1      	bne.n	80101ae <_dtoa_r+0xa6e>
 80101ea:	f019 0f01 	tst.w	r9, #1
 80101ee:	d0de      	beq.n	80101ae <_dtoa_r+0xa6e>
 80101f0:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 80101f4:	d1d8      	bne.n	80101a8 <_dtoa_r+0xa68>
 80101f6:	9a01      	ldr	r2, [sp, #4]
 80101f8:	2339      	movs	r3, #57	; 0x39
 80101fa:	7013      	strb	r3, [r2, #0]
 80101fc:	462b      	mov	r3, r5
 80101fe:	461d      	mov	r5, r3
 8010200:	3b01      	subs	r3, #1
 8010202:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8010206:	2a39      	cmp	r2, #57	; 0x39
 8010208:	d06c      	beq.n	80102e4 <_dtoa_r+0xba4>
 801020a:	3201      	adds	r2, #1
 801020c:	701a      	strb	r2, [r3, #0]
 801020e:	e747      	b.n	80100a0 <_dtoa_r+0x960>
 8010210:	2a00      	cmp	r2, #0
 8010212:	dd07      	ble.n	8010224 <_dtoa_r+0xae4>
 8010214:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8010218:	d0ed      	beq.n	80101f6 <_dtoa_r+0xab6>
 801021a:	9a01      	ldr	r2, [sp, #4]
 801021c:	f109 0301 	add.w	r3, r9, #1
 8010220:	7013      	strb	r3, [r2, #0]
 8010222:	e73d      	b.n	80100a0 <_dtoa_r+0x960>
 8010224:	9b04      	ldr	r3, [sp, #16]
 8010226:	9a08      	ldr	r2, [sp, #32]
 8010228:	f803 9c01 	strb.w	r9, [r3, #-1]
 801022c:	4293      	cmp	r3, r2
 801022e:	d043      	beq.n	80102b8 <_dtoa_r+0xb78>
 8010230:	4651      	mov	r1, sl
 8010232:	2300      	movs	r3, #0
 8010234:	220a      	movs	r2, #10
 8010236:	4620      	mov	r0, r4
 8010238:	f000 f9d6 	bl	80105e8 <__multadd>
 801023c:	45b8      	cmp	r8, r7
 801023e:	4682      	mov	sl, r0
 8010240:	f04f 0300 	mov.w	r3, #0
 8010244:	f04f 020a 	mov.w	r2, #10
 8010248:	4641      	mov	r1, r8
 801024a:	4620      	mov	r0, r4
 801024c:	d107      	bne.n	801025e <_dtoa_r+0xb1e>
 801024e:	f000 f9cb 	bl	80105e8 <__multadd>
 8010252:	4680      	mov	r8, r0
 8010254:	4607      	mov	r7, r0
 8010256:	9b04      	ldr	r3, [sp, #16]
 8010258:	3301      	adds	r3, #1
 801025a:	9304      	str	r3, [sp, #16]
 801025c:	e775      	b.n	801014a <_dtoa_r+0xa0a>
 801025e:	f000 f9c3 	bl	80105e8 <__multadd>
 8010262:	4639      	mov	r1, r7
 8010264:	4680      	mov	r8, r0
 8010266:	2300      	movs	r3, #0
 8010268:	220a      	movs	r2, #10
 801026a:	4620      	mov	r0, r4
 801026c:	f000 f9bc 	bl	80105e8 <__multadd>
 8010270:	4607      	mov	r7, r0
 8010272:	e7f0      	b.n	8010256 <_dtoa_r+0xb16>
 8010274:	9b04      	ldr	r3, [sp, #16]
 8010276:	9301      	str	r3, [sp, #4]
 8010278:	9d00      	ldr	r5, [sp, #0]
 801027a:	4631      	mov	r1, r6
 801027c:	4650      	mov	r0, sl
 801027e:	f7ff f9d7 	bl	800f630 <quorem>
 8010282:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8010286:	9b00      	ldr	r3, [sp, #0]
 8010288:	f805 9b01 	strb.w	r9, [r5], #1
 801028c:	1aea      	subs	r2, r5, r3
 801028e:	9b01      	ldr	r3, [sp, #4]
 8010290:	4293      	cmp	r3, r2
 8010292:	dd07      	ble.n	80102a4 <_dtoa_r+0xb64>
 8010294:	4651      	mov	r1, sl
 8010296:	2300      	movs	r3, #0
 8010298:	220a      	movs	r2, #10
 801029a:	4620      	mov	r0, r4
 801029c:	f000 f9a4 	bl	80105e8 <__multadd>
 80102a0:	4682      	mov	sl, r0
 80102a2:	e7ea      	b.n	801027a <_dtoa_r+0xb3a>
 80102a4:	9b01      	ldr	r3, [sp, #4]
 80102a6:	2b00      	cmp	r3, #0
 80102a8:	bfc8      	it	gt
 80102aa:	461d      	movgt	r5, r3
 80102ac:	9b00      	ldr	r3, [sp, #0]
 80102ae:	bfd8      	it	le
 80102b0:	2501      	movle	r5, #1
 80102b2:	441d      	add	r5, r3
 80102b4:	f04f 0800 	mov.w	r8, #0
 80102b8:	4651      	mov	r1, sl
 80102ba:	2201      	movs	r2, #1
 80102bc:	4620      	mov	r0, r4
 80102be:	f000 fb8b 	bl	80109d8 <__lshift>
 80102c2:	4631      	mov	r1, r6
 80102c4:	4682      	mov	sl, r0
 80102c6:	f000 fbf3 	bl	8010ab0 <__mcmp>
 80102ca:	2800      	cmp	r0, #0
 80102cc:	dc96      	bgt.n	80101fc <_dtoa_r+0xabc>
 80102ce:	d102      	bne.n	80102d6 <_dtoa_r+0xb96>
 80102d0:	f019 0f01 	tst.w	r9, #1
 80102d4:	d192      	bne.n	80101fc <_dtoa_r+0xabc>
 80102d6:	462b      	mov	r3, r5
 80102d8:	461d      	mov	r5, r3
 80102da:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80102de:	2a30      	cmp	r2, #48	; 0x30
 80102e0:	d0fa      	beq.n	80102d8 <_dtoa_r+0xb98>
 80102e2:	e6dd      	b.n	80100a0 <_dtoa_r+0x960>
 80102e4:	9a00      	ldr	r2, [sp, #0]
 80102e6:	429a      	cmp	r2, r3
 80102e8:	d189      	bne.n	80101fe <_dtoa_r+0xabe>
 80102ea:	f10b 0b01 	add.w	fp, fp, #1
 80102ee:	2331      	movs	r3, #49	; 0x31
 80102f0:	e796      	b.n	8010220 <_dtoa_r+0xae0>
 80102f2:	4b0a      	ldr	r3, [pc, #40]	; (801031c <_dtoa_r+0xbdc>)
 80102f4:	f7ff ba99 	b.w	800f82a <_dtoa_r+0xea>
 80102f8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80102fa:	2b00      	cmp	r3, #0
 80102fc:	f47f aa6d 	bne.w	800f7da <_dtoa_r+0x9a>
 8010300:	4b07      	ldr	r3, [pc, #28]	; (8010320 <_dtoa_r+0xbe0>)
 8010302:	f7ff ba92 	b.w	800f82a <_dtoa_r+0xea>
 8010306:	9b01      	ldr	r3, [sp, #4]
 8010308:	2b00      	cmp	r3, #0
 801030a:	dcb5      	bgt.n	8010278 <_dtoa_r+0xb38>
 801030c:	9b07      	ldr	r3, [sp, #28]
 801030e:	2b02      	cmp	r3, #2
 8010310:	f73f aeb1 	bgt.w	8010076 <_dtoa_r+0x936>
 8010314:	e7b0      	b.n	8010278 <_dtoa_r+0xb38>
 8010316:	bf00      	nop
 8010318:	08013356 	.word	0x08013356
 801031c:	080132b1 	.word	0x080132b1
 8010320:	080132da 	.word	0x080132da

08010324 <_free_r>:
 8010324:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8010326:	2900      	cmp	r1, #0
 8010328:	d044      	beq.n	80103b4 <_free_r+0x90>
 801032a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801032e:	9001      	str	r0, [sp, #4]
 8010330:	2b00      	cmp	r3, #0
 8010332:	f1a1 0404 	sub.w	r4, r1, #4
 8010336:	bfb8      	it	lt
 8010338:	18e4      	addlt	r4, r4, r3
 801033a:	f000 f8e7 	bl	801050c <__malloc_lock>
 801033e:	4a1e      	ldr	r2, [pc, #120]	; (80103b8 <_free_r+0x94>)
 8010340:	9801      	ldr	r0, [sp, #4]
 8010342:	6813      	ldr	r3, [r2, #0]
 8010344:	b933      	cbnz	r3, 8010354 <_free_r+0x30>
 8010346:	6063      	str	r3, [r4, #4]
 8010348:	6014      	str	r4, [r2, #0]
 801034a:	b003      	add	sp, #12
 801034c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8010350:	f000 b8e2 	b.w	8010518 <__malloc_unlock>
 8010354:	42a3      	cmp	r3, r4
 8010356:	d908      	bls.n	801036a <_free_r+0x46>
 8010358:	6825      	ldr	r5, [r4, #0]
 801035a:	1961      	adds	r1, r4, r5
 801035c:	428b      	cmp	r3, r1
 801035e:	bf01      	itttt	eq
 8010360:	6819      	ldreq	r1, [r3, #0]
 8010362:	685b      	ldreq	r3, [r3, #4]
 8010364:	1949      	addeq	r1, r1, r5
 8010366:	6021      	streq	r1, [r4, #0]
 8010368:	e7ed      	b.n	8010346 <_free_r+0x22>
 801036a:	461a      	mov	r2, r3
 801036c:	685b      	ldr	r3, [r3, #4]
 801036e:	b10b      	cbz	r3, 8010374 <_free_r+0x50>
 8010370:	42a3      	cmp	r3, r4
 8010372:	d9fa      	bls.n	801036a <_free_r+0x46>
 8010374:	6811      	ldr	r1, [r2, #0]
 8010376:	1855      	adds	r5, r2, r1
 8010378:	42a5      	cmp	r5, r4
 801037a:	d10b      	bne.n	8010394 <_free_r+0x70>
 801037c:	6824      	ldr	r4, [r4, #0]
 801037e:	4421      	add	r1, r4
 8010380:	1854      	adds	r4, r2, r1
 8010382:	42a3      	cmp	r3, r4
 8010384:	6011      	str	r1, [r2, #0]
 8010386:	d1e0      	bne.n	801034a <_free_r+0x26>
 8010388:	681c      	ldr	r4, [r3, #0]
 801038a:	685b      	ldr	r3, [r3, #4]
 801038c:	6053      	str	r3, [r2, #4]
 801038e:	440c      	add	r4, r1
 8010390:	6014      	str	r4, [r2, #0]
 8010392:	e7da      	b.n	801034a <_free_r+0x26>
 8010394:	d902      	bls.n	801039c <_free_r+0x78>
 8010396:	230c      	movs	r3, #12
 8010398:	6003      	str	r3, [r0, #0]
 801039a:	e7d6      	b.n	801034a <_free_r+0x26>
 801039c:	6825      	ldr	r5, [r4, #0]
 801039e:	1961      	adds	r1, r4, r5
 80103a0:	428b      	cmp	r3, r1
 80103a2:	bf04      	itt	eq
 80103a4:	6819      	ldreq	r1, [r3, #0]
 80103a6:	685b      	ldreq	r3, [r3, #4]
 80103a8:	6063      	str	r3, [r4, #4]
 80103aa:	bf04      	itt	eq
 80103ac:	1949      	addeq	r1, r1, r5
 80103ae:	6021      	streq	r1, [r4, #0]
 80103b0:	6054      	str	r4, [r2, #4]
 80103b2:	e7ca      	b.n	801034a <_free_r+0x26>
 80103b4:	b003      	add	sp, #12
 80103b6:	bd30      	pop	{r4, r5, pc}
 80103b8:	20001424 	.word	0x20001424

080103bc <malloc>:
 80103bc:	4b02      	ldr	r3, [pc, #8]	; (80103c8 <malloc+0xc>)
 80103be:	4601      	mov	r1, r0
 80103c0:	6818      	ldr	r0, [r3, #0]
 80103c2:	f000 b823 	b.w	801040c <_malloc_r>
 80103c6:	bf00      	nop
 80103c8:	20000064 	.word	0x20000064

080103cc <sbrk_aligned>:
 80103cc:	b570      	push	{r4, r5, r6, lr}
 80103ce:	4e0e      	ldr	r6, [pc, #56]	; (8010408 <sbrk_aligned+0x3c>)
 80103d0:	460c      	mov	r4, r1
 80103d2:	6831      	ldr	r1, [r6, #0]
 80103d4:	4605      	mov	r5, r0
 80103d6:	b911      	cbnz	r1, 80103de <sbrk_aligned+0x12>
 80103d8:	f001 fd96 	bl	8011f08 <_sbrk_r>
 80103dc:	6030      	str	r0, [r6, #0]
 80103de:	4621      	mov	r1, r4
 80103e0:	4628      	mov	r0, r5
 80103e2:	f001 fd91 	bl	8011f08 <_sbrk_r>
 80103e6:	1c43      	adds	r3, r0, #1
 80103e8:	d00a      	beq.n	8010400 <sbrk_aligned+0x34>
 80103ea:	1cc4      	adds	r4, r0, #3
 80103ec:	f024 0403 	bic.w	r4, r4, #3
 80103f0:	42a0      	cmp	r0, r4
 80103f2:	d007      	beq.n	8010404 <sbrk_aligned+0x38>
 80103f4:	1a21      	subs	r1, r4, r0
 80103f6:	4628      	mov	r0, r5
 80103f8:	f001 fd86 	bl	8011f08 <_sbrk_r>
 80103fc:	3001      	adds	r0, #1
 80103fe:	d101      	bne.n	8010404 <sbrk_aligned+0x38>
 8010400:	f04f 34ff 	mov.w	r4, #4294967295
 8010404:	4620      	mov	r0, r4
 8010406:	bd70      	pop	{r4, r5, r6, pc}
 8010408:	20001428 	.word	0x20001428

0801040c <_malloc_r>:
 801040c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010410:	1ccd      	adds	r5, r1, #3
 8010412:	f025 0503 	bic.w	r5, r5, #3
 8010416:	3508      	adds	r5, #8
 8010418:	2d0c      	cmp	r5, #12
 801041a:	bf38      	it	cc
 801041c:	250c      	movcc	r5, #12
 801041e:	2d00      	cmp	r5, #0
 8010420:	4607      	mov	r7, r0
 8010422:	db01      	blt.n	8010428 <_malloc_r+0x1c>
 8010424:	42a9      	cmp	r1, r5
 8010426:	d905      	bls.n	8010434 <_malloc_r+0x28>
 8010428:	230c      	movs	r3, #12
 801042a:	603b      	str	r3, [r7, #0]
 801042c:	2600      	movs	r6, #0
 801042e:	4630      	mov	r0, r6
 8010430:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8010434:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8010508 <_malloc_r+0xfc>
 8010438:	f000 f868 	bl	801050c <__malloc_lock>
 801043c:	f8d8 3000 	ldr.w	r3, [r8]
 8010440:	461c      	mov	r4, r3
 8010442:	bb5c      	cbnz	r4, 801049c <_malloc_r+0x90>
 8010444:	4629      	mov	r1, r5
 8010446:	4638      	mov	r0, r7
 8010448:	f7ff ffc0 	bl	80103cc <sbrk_aligned>
 801044c:	1c43      	adds	r3, r0, #1
 801044e:	4604      	mov	r4, r0
 8010450:	d155      	bne.n	80104fe <_malloc_r+0xf2>
 8010452:	f8d8 4000 	ldr.w	r4, [r8]
 8010456:	4626      	mov	r6, r4
 8010458:	2e00      	cmp	r6, #0
 801045a:	d145      	bne.n	80104e8 <_malloc_r+0xdc>
 801045c:	2c00      	cmp	r4, #0
 801045e:	d048      	beq.n	80104f2 <_malloc_r+0xe6>
 8010460:	6823      	ldr	r3, [r4, #0]
 8010462:	4631      	mov	r1, r6
 8010464:	4638      	mov	r0, r7
 8010466:	eb04 0903 	add.w	r9, r4, r3
 801046a:	f001 fd4d 	bl	8011f08 <_sbrk_r>
 801046e:	4581      	cmp	r9, r0
 8010470:	d13f      	bne.n	80104f2 <_malloc_r+0xe6>
 8010472:	6821      	ldr	r1, [r4, #0]
 8010474:	1a6d      	subs	r5, r5, r1
 8010476:	4629      	mov	r1, r5
 8010478:	4638      	mov	r0, r7
 801047a:	f7ff ffa7 	bl	80103cc <sbrk_aligned>
 801047e:	3001      	adds	r0, #1
 8010480:	d037      	beq.n	80104f2 <_malloc_r+0xe6>
 8010482:	6823      	ldr	r3, [r4, #0]
 8010484:	442b      	add	r3, r5
 8010486:	6023      	str	r3, [r4, #0]
 8010488:	f8d8 3000 	ldr.w	r3, [r8]
 801048c:	2b00      	cmp	r3, #0
 801048e:	d038      	beq.n	8010502 <_malloc_r+0xf6>
 8010490:	685a      	ldr	r2, [r3, #4]
 8010492:	42a2      	cmp	r2, r4
 8010494:	d12b      	bne.n	80104ee <_malloc_r+0xe2>
 8010496:	2200      	movs	r2, #0
 8010498:	605a      	str	r2, [r3, #4]
 801049a:	e00f      	b.n	80104bc <_malloc_r+0xb0>
 801049c:	6822      	ldr	r2, [r4, #0]
 801049e:	1b52      	subs	r2, r2, r5
 80104a0:	d41f      	bmi.n	80104e2 <_malloc_r+0xd6>
 80104a2:	2a0b      	cmp	r2, #11
 80104a4:	d917      	bls.n	80104d6 <_malloc_r+0xca>
 80104a6:	1961      	adds	r1, r4, r5
 80104a8:	42a3      	cmp	r3, r4
 80104aa:	6025      	str	r5, [r4, #0]
 80104ac:	bf18      	it	ne
 80104ae:	6059      	strne	r1, [r3, #4]
 80104b0:	6863      	ldr	r3, [r4, #4]
 80104b2:	bf08      	it	eq
 80104b4:	f8c8 1000 	streq.w	r1, [r8]
 80104b8:	5162      	str	r2, [r4, r5]
 80104ba:	604b      	str	r3, [r1, #4]
 80104bc:	4638      	mov	r0, r7
 80104be:	f104 060b 	add.w	r6, r4, #11
 80104c2:	f000 f829 	bl	8010518 <__malloc_unlock>
 80104c6:	f026 0607 	bic.w	r6, r6, #7
 80104ca:	1d23      	adds	r3, r4, #4
 80104cc:	1af2      	subs	r2, r6, r3
 80104ce:	d0ae      	beq.n	801042e <_malloc_r+0x22>
 80104d0:	1b9b      	subs	r3, r3, r6
 80104d2:	50a3      	str	r3, [r4, r2]
 80104d4:	e7ab      	b.n	801042e <_malloc_r+0x22>
 80104d6:	42a3      	cmp	r3, r4
 80104d8:	6862      	ldr	r2, [r4, #4]
 80104da:	d1dd      	bne.n	8010498 <_malloc_r+0x8c>
 80104dc:	f8c8 2000 	str.w	r2, [r8]
 80104e0:	e7ec      	b.n	80104bc <_malloc_r+0xb0>
 80104e2:	4623      	mov	r3, r4
 80104e4:	6864      	ldr	r4, [r4, #4]
 80104e6:	e7ac      	b.n	8010442 <_malloc_r+0x36>
 80104e8:	4634      	mov	r4, r6
 80104ea:	6876      	ldr	r6, [r6, #4]
 80104ec:	e7b4      	b.n	8010458 <_malloc_r+0x4c>
 80104ee:	4613      	mov	r3, r2
 80104f0:	e7cc      	b.n	801048c <_malloc_r+0x80>
 80104f2:	230c      	movs	r3, #12
 80104f4:	603b      	str	r3, [r7, #0]
 80104f6:	4638      	mov	r0, r7
 80104f8:	f000 f80e 	bl	8010518 <__malloc_unlock>
 80104fc:	e797      	b.n	801042e <_malloc_r+0x22>
 80104fe:	6025      	str	r5, [r4, #0]
 8010500:	e7dc      	b.n	80104bc <_malloc_r+0xb0>
 8010502:	605b      	str	r3, [r3, #4]
 8010504:	deff      	udf	#255	; 0xff
 8010506:	bf00      	nop
 8010508:	20001424 	.word	0x20001424

0801050c <__malloc_lock>:
 801050c:	4801      	ldr	r0, [pc, #4]	; (8010514 <__malloc_lock+0x8>)
 801050e:	f7ff b878 	b.w	800f602 <__retarget_lock_acquire_recursive>
 8010512:	bf00      	nop
 8010514:	20001420 	.word	0x20001420

08010518 <__malloc_unlock>:
 8010518:	4801      	ldr	r0, [pc, #4]	; (8010520 <__malloc_unlock+0x8>)
 801051a:	f7ff b873 	b.w	800f604 <__retarget_lock_release_recursive>
 801051e:	bf00      	nop
 8010520:	20001420 	.word	0x20001420

08010524 <_Balloc>:
 8010524:	b570      	push	{r4, r5, r6, lr}
 8010526:	69c6      	ldr	r6, [r0, #28]
 8010528:	4604      	mov	r4, r0
 801052a:	460d      	mov	r5, r1
 801052c:	b976      	cbnz	r6, 801054c <_Balloc+0x28>
 801052e:	2010      	movs	r0, #16
 8010530:	f7ff ff44 	bl	80103bc <malloc>
 8010534:	4602      	mov	r2, r0
 8010536:	61e0      	str	r0, [r4, #28]
 8010538:	b920      	cbnz	r0, 8010544 <_Balloc+0x20>
 801053a:	4b18      	ldr	r3, [pc, #96]	; (801059c <_Balloc+0x78>)
 801053c:	4818      	ldr	r0, [pc, #96]	; (80105a0 <_Balloc+0x7c>)
 801053e:	216b      	movs	r1, #107	; 0x6b
 8010540:	f001 fcfa 	bl	8011f38 <__assert_func>
 8010544:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8010548:	6006      	str	r6, [r0, #0]
 801054a:	60c6      	str	r6, [r0, #12]
 801054c:	69e6      	ldr	r6, [r4, #28]
 801054e:	68f3      	ldr	r3, [r6, #12]
 8010550:	b183      	cbz	r3, 8010574 <_Balloc+0x50>
 8010552:	69e3      	ldr	r3, [r4, #28]
 8010554:	68db      	ldr	r3, [r3, #12]
 8010556:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 801055a:	b9b8      	cbnz	r0, 801058c <_Balloc+0x68>
 801055c:	2101      	movs	r1, #1
 801055e:	fa01 f605 	lsl.w	r6, r1, r5
 8010562:	1d72      	adds	r2, r6, #5
 8010564:	0092      	lsls	r2, r2, #2
 8010566:	4620      	mov	r0, r4
 8010568:	f001 fd04 	bl	8011f74 <_calloc_r>
 801056c:	b160      	cbz	r0, 8010588 <_Balloc+0x64>
 801056e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8010572:	e00e      	b.n	8010592 <_Balloc+0x6e>
 8010574:	2221      	movs	r2, #33	; 0x21
 8010576:	2104      	movs	r1, #4
 8010578:	4620      	mov	r0, r4
 801057a:	f001 fcfb 	bl	8011f74 <_calloc_r>
 801057e:	69e3      	ldr	r3, [r4, #28]
 8010580:	60f0      	str	r0, [r6, #12]
 8010582:	68db      	ldr	r3, [r3, #12]
 8010584:	2b00      	cmp	r3, #0
 8010586:	d1e4      	bne.n	8010552 <_Balloc+0x2e>
 8010588:	2000      	movs	r0, #0
 801058a:	bd70      	pop	{r4, r5, r6, pc}
 801058c:	6802      	ldr	r2, [r0, #0]
 801058e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8010592:	2300      	movs	r3, #0
 8010594:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8010598:	e7f7      	b.n	801058a <_Balloc+0x66>
 801059a:	bf00      	nop
 801059c:	080132e7 	.word	0x080132e7
 80105a0:	08013367 	.word	0x08013367

080105a4 <_Bfree>:
 80105a4:	b570      	push	{r4, r5, r6, lr}
 80105a6:	69c6      	ldr	r6, [r0, #28]
 80105a8:	4605      	mov	r5, r0
 80105aa:	460c      	mov	r4, r1
 80105ac:	b976      	cbnz	r6, 80105cc <_Bfree+0x28>
 80105ae:	2010      	movs	r0, #16
 80105b0:	f7ff ff04 	bl	80103bc <malloc>
 80105b4:	4602      	mov	r2, r0
 80105b6:	61e8      	str	r0, [r5, #28]
 80105b8:	b920      	cbnz	r0, 80105c4 <_Bfree+0x20>
 80105ba:	4b09      	ldr	r3, [pc, #36]	; (80105e0 <_Bfree+0x3c>)
 80105bc:	4809      	ldr	r0, [pc, #36]	; (80105e4 <_Bfree+0x40>)
 80105be:	218f      	movs	r1, #143	; 0x8f
 80105c0:	f001 fcba 	bl	8011f38 <__assert_func>
 80105c4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80105c8:	6006      	str	r6, [r0, #0]
 80105ca:	60c6      	str	r6, [r0, #12]
 80105cc:	b13c      	cbz	r4, 80105de <_Bfree+0x3a>
 80105ce:	69eb      	ldr	r3, [r5, #28]
 80105d0:	6862      	ldr	r2, [r4, #4]
 80105d2:	68db      	ldr	r3, [r3, #12]
 80105d4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80105d8:	6021      	str	r1, [r4, #0]
 80105da:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80105de:	bd70      	pop	{r4, r5, r6, pc}
 80105e0:	080132e7 	.word	0x080132e7
 80105e4:	08013367 	.word	0x08013367

080105e8 <__multadd>:
 80105e8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80105ec:	690d      	ldr	r5, [r1, #16]
 80105ee:	4607      	mov	r7, r0
 80105f0:	460c      	mov	r4, r1
 80105f2:	461e      	mov	r6, r3
 80105f4:	f101 0c14 	add.w	ip, r1, #20
 80105f8:	2000      	movs	r0, #0
 80105fa:	f8dc 3000 	ldr.w	r3, [ip]
 80105fe:	b299      	uxth	r1, r3
 8010600:	fb02 6101 	mla	r1, r2, r1, r6
 8010604:	0c1e      	lsrs	r6, r3, #16
 8010606:	0c0b      	lsrs	r3, r1, #16
 8010608:	fb02 3306 	mla	r3, r2, r6, r3
 801060c:	b289      	uxth	r1, r1
 801060e:	3001      	adds	r0, #1
 8010610:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8010614:	4285      	cmp	r5, r0
 8010616:	f84c 1b04 	str.w	r1, [ip], #4
 801061a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 801061e:	dcec      	bgt.n	80105fa <__multadd+0x12>
 8010620:	b30e      	cbz	r6, 8010666 <__multadd+0x7e>
 8010622:	68a3      	ldr	r3, [r4, #8]
 8010624:	42ab      	cmp	r3, r5
 8010626:	dc19      	bgt.n	801065c <__multadd+0x74>
 8010628:	6861      	ldr	r1, [r4, #4]
 801062a:	4638      	mov	r0, r7
 801062c:	3101      	adds	r1, #1
 801062e:	f7ff ff79 	bl	8010524 <_Balloc>
 8010632:	4680      	mov	r8, r0
 8010634:	b928      	cbnz	r0, 8010642 <__multadd+0x5a>
 8010636:	4602      	mov	r2, r0
 8010638:	4b0c      	ldr	r3, [pc, #48]	; (801066c <__multadd+0x84>)
 801063a:	480d      	ldr	r0, [pc, #52]	; (8010670 <__multadd+0x88>)
 801063c:	21ba      	movs	r1, #186	; 0xba
 801063e:	f001 fc7b 	bl	8011f38 <__assert_func>
 8010642:	6922      	ldr	r2, [r4, #16]
 8010644:	3202      	adds	r2, #2
 8010646:	f104 010c 	add.w	r1, r4, #12
 801064a:	0092      	lsls	r2, r2, #2
 801064c:	300c      	adds	r0, #12
 801064e:	f7fe ffda 	bl	800f606 <memcpy>
 8010652:	4621      	mov	r1, r4
 8010654:	4638      	mov	r0, r7
 8010656:	f7ff ffa5 	bl	80105a4 <_Bfree>
 801065a:	4644      	mov	r4, r8
 801065c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8010660:	3501      	adds	r5, #1
 8010662:	615e      	str	r6, [r3, #20]
 8010664:	6125      	str	r5, [r4, #16]
 8010666:	4620      	mov	r0, r4
 8010668:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801066c:	08013356 	.word	0x08013356
 8010670:	08013367 	.word	0x08013367

08010674 <__s2b>:
 8010674:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010678:	460c      	mov	r4, r1
 801067a:	4615      	mov	r5, r2
 801067c:	461f      	mov	r7, r3
 801067e:	2209      	movs	r2, #9
 8010680:	3308      	adds	r3, #8
 8010682:	4606      	mov	r6, r0
 8010684:	fb93 f3f2 	sdiv	r3, r3, r2
 8010688:	2100      	movs	r1, #0
 801068a:	2201      	movs	r2, #1
 801068c:	429a      	cmp	r2, r3
 801068e:	db09      	blt.n	80106a4 <__s2b+0x30>
 8010690:	4630      	mov	r0, r6
 8010692:	f7ff ff47 	bl	8010524 <_Balloc>
 8010696:	b940      	cbnz	r0, 80106aa <__s2b+0x36>
 8010698:	4602      	mov	r2, r0
 801069a:	4b19      	ldr	r3, [pc, #100]	; (8010700 <__s2b+0x8c>)
 801069c:	4819      	ldr	r0, [pc, #100]	; (8010704 <__s2b+0x90>)
 801069e:	21d3      	movs	r1, #211	; 0xd3
 80106a0:	f001 fc4a 	bl	8011f38 <__assert_func>
 80106a4:	0052      	lsls	r2, r2, #1
 80106a6:	3101      	adds	r1, #1
 80106a8:	e7f0      	b.n	801068c <__s2b+0x18>
 80106aa:	9b08      	ldr	r3, [sp, #32]
 80106ac:	6143      	str	r3, [r0, #20]
 80106ae:	2d09      	cmp	r5, #9
 80106b0:	f04f 0301 	mov.w	r3, #1
 80106b4:	6103      	str	r3, [r0, #16]
 80106b6:	dd16      	ble.n	80106e6 <__s2b+0x72>
 80106b8:	f104 0909 	add.w	r9, r4, #9
 80106bc:	46c8      	mov	r8, r9
 80106be:	442c      	add	r4, r5
 80106c0:	f818 3b01 	ldrb.w	r3, [r8], #1
 80106c4:	4601      	mov	r1, r0
 80106c6:	3b30      	subs	r3, #48	; 0x30
 80106c8:	220a      	movs	r2, #10
 80106ca:	4630      	mov	r0, r6
 80106cc:	f7ff ff8c 	bl	80105e8 <__multadd>
 80106d0:	45a0      	cmp	r8, r4
 80106d2:	d1f5      	bne.n	80106c0 <__s2b+0x4c>
 80106d4:	f1a5 0408 	sub.w	r4, r5, #8
 80106d8:	444c      	add	r4, r9
 80106da:	1b2d      	subs	r5, r5, r4
 80106dc:	1963      	adds	r3, r4, r5
 80106de:	42bb      	cmp	r3, r7
 80106e0:	db04      	blt.n	80106ec <__s2b+0x78>
 80106e2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80106e6:	340a      	adds	r4, #10
 80106e8:	2509      	movs	r5, #9
 80106ea:	e7f6      	b.n	80106da <__s2b+0x66>
 80106ec:	f814 3b01 	ldrb.w	r3, [r4], #1
 80106f0:	4601      	mov	r1, r0
 80106f2:	3b30      	subs	r3, #48	; 0x30
 80106f4:	220a      	movs	r2, #10
 80106f6:	4630      	mov	r0, r6
 80106f8:	f7ff ff76 	bl	80105e8 <__multadd>
 80106fc:	e7ee      	b.n	80106dc <__s2b+0x68>
 80106fe:	bf00      	nop
 8010700:	08013356 	.word	0x08013356
 8010704:	08013367 	.word	0x08013367

08010708 <__hi0bits>:
 8010708:	0c03      	lsrs	r3, r0, #16
 801070a:	041b      	lsls	r3, r3, #16
 801070c:	b9d3      	cbnz	r3, 8010744 <__hi0bits+0x3c>
 801070e:	0400      	lsls	r0, r0, #16
 8010710:	2310      	movs	r3, #16
 8010712:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8010716:	bf04      	itt	eq
 8010718:	0200      	lsleq	r0, r0, #8
 801071a:	3308      	addeq	r3, #8
 801071c:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8010720:	bf04      	itt	eq
 8010722:	0100      	lsleq	r0, r0, #4
 8010724:	3304      	addeq	r3, #4
 8010726:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 801072a:	bf04      	itt	eq
 801072c:	0080      	lsleq	r0, r0, #2
 801072e:	3302      	addeq	r3, #2
 8010730:	2800      	cmp	r0, #0
 8010732:	db05      	blt.n	8010740 <__hi0bits+0x38>
 8010734:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8010738:	f103 0301 	add.w	r3, r3, #1
 801073c:	bf08      	it	eq
 801073e:	2320      	moveq	r3, #32
 8010740:	4618      	mov	r0, r3
 8010742:	4770      	bx	lr
 8010744:	2300      	movs	r3, #0
 8010746:	e7e4      	b.n	8010712 <__hi0bits+0xa>

08010748 <__lo0bits>:
 8010748:	6803      	ldr	r3, [r0, #0]
 801074a:	f013 0207 	ands.w	r2, r3, #7
 801074e:	d00c      	beq.n	801076a <__lo0bits+0x22>
 8010750:	07d9      	lsls	r1, r3, #31
 8010752:	d422      	bmi.n	801079a <__lo0bits+0x52>
 8010754:	079a      	lsls	r2, r3, #30
 8010756:	bf49      	itett	mi
 8010758:	085b      	lsrmi	r3, r3, #1
 801075a:	089b      	lsrpl	r3, r3, #2
 801075c:	6003      	strmi	r3, [r0, #0]
 801075e:	2201      	movmi	r2, #1
 8010760:	bf5c      	itt	pl
 8010762:	6003      	strpl	r3, [r0, #0]
 8010764:	2202      	movpl	r2, #2
 8010766:	4610      	mov	r0, r2
 8010768:	4770      	bx	lr
 801076a:	b299      	uxth	r1, r3
 801076c:	b909      	cbnz	r1, 8010772 <__lo0bits+0x2a>
 801076e:	0c1b      	lsrs	r3, r3, #16
 8010770:	2210      	movs	r2, #16
 8010772:	b2d9      	uxtb	r1, r3
 8010774:	b909      	cbnz	r1, 801077a <__lo0bits+0x32>
 8010776:	3208      	adds	r2, #8
 8010778:	0a1b      	lsrs	r3, r3, #8
 801077a:	0719      	lsls	r1, r3, #28
 801077c:	bf04      	itt	eq
 801077e:	091b      	lsreq	r3, r3, #4
 8010780:	3204      	addeq	r2, #4
 8010782:	0799      	lsls	r1, r3, #30
 8010784:	bf04      	itt	eq
 8010786:	089b      	lsreq	r3, r3, #2
 8010788:	3202      	addeq	r2, #2
 801078a:	07d9      	lsls	r1, r3, #31
 801078c:	d403      	bmi.n	8010796 <__lo0bits+0x4e>
 801078e:	085b      	lsrs	r3, r3, #1
 8010790:	f102 0201 	add.w	r2, r2, #1
 8010794:	d003      	beq.n	801079e <__lo0bits+0x56>
 8010796:	6003      	str	r3, [r0, #0]
 8010798:	e7e5      	b.n	8010766 <__lo0bits+0x1e>
 801079a:	2200      	movs	r2, #0
 801079c:	e7e3      	b.n	8010766 <__lo0bits+0x1e>
 801079e:	2220      	movs	r2, #32
 80107a0:	e7e1      	b.n	8010766 <__lo0bits+0x1e>
	...

080107a4 <__i2b>:
 80107a4:	b510      	push	{r4, lr}
 80107a6:	460c      	mov	r4, r1
 80107a8:	2101      	movs	r1, #1
 80107aa:	f7ff febb 	bl	8010524 <_Balloc>
 80107ae:	4602      	mov	r2, r0
 80107b0:	b928      	cbnz	r0, 80107be <__i2b+0x1a>
 80107b2:	4b05      	ldr	r3, [pc, #20]	; (80107c8 <__i2b+0x24>)
 80107b4:	4805      	ldr	r0, [pc, #20]	; (80107cc <__i2b+0x28>)
 80107b6:	f240 1145 	movw	r1, #325	; 0x145
 80107ba:	f001 fbbd 	bl	8011f38 <__assert_func>
 80107be:	2301      	movs	r3, #1
 80107c0:	6144      	str	r4, [r0, #20]
 80107c2:	6103      	str	r3, [r0, #16]
 80107c4:	bd10      	pop	{r4, pc}
 80107c6:	bf00      	nop
 80107c8:	08013356 	.word	0x08013356
 80107cc:	08013367 	.word	0x08013367

080107d0 <__multiply>:
 80107d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80107d4:	4691      	mov	r9, r2
 80107d6:	690a      	ldr	r2, [r1, #16]
 80107d8:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80107dc:	429a      	cmp	r2, r3
 80107de:	bfb8      	it	lt
 80107e0:	460b      	movlt	r3, r1
 80107e2:	460c      	mov	r4, r1
 80107e4:	bfbc      	itt	lt
 80107e6:	464c      	movlt	r4, r9
 80107e8:	4699      	movlt	r9, r3
 80107ea:	6927      	ldr	r7, [r4, #16]
 80107ec:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80107f0:	68a3      	ldr	r3, [r4, #8]
 80107f2:	6861      	ldr	r1, [r4, #4]
 80107f4:	eb07 060a 	add.w	r6, r7, sl
 80107f8:	42b3      	cmp	r3, r6
 80107fa:	b085      	sub	sp, #20
 80107fc:	bfb8      	it	lt
 80107fe:	3101      	addlt	r1, #1
 8010800:	f7ff fe90 	bl	8010524 <_Balloc>
 8010804:	b930      	cbnz	r0, 8010814 <__multiply+0x44>
 8010806:	4602      	mov	r2, r0
 8010808:	4b44      	ldr	r3, [pc, #272]	; (801091c <__multiply+0x14c>)
 801080a:	4845      	ldr	r0, [pc, #276]	; (8010920 <__multiply+0x150>)
 801080c:	f44f 71b1 	mov.w	r1, #354	; 0x162
 8010810:	f001 fb92 	bl	8011f38 <__assert_func>
 8010814:	f100 0514 	add.w	r5, r0, #20
 8010818:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 801081c:	462b      	mov	r3, r5
 801081e:	2200      	movs	r2, #0
 8010820:	4543      	cmp	r3, r8
 8010822:	d321      	bcc.n	8010868 <__multiply+0x98>
 8010824:	f104 0314 	add.w	r3, r4, #20
 8010828:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 801082c:	f109 0314 	add.w	r3, r9, #20
 8010830:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8010834:	9202      	str	r2, [sp, #8]
 8010836:	1b3a      	subs	r2, r7, r4
 8010838:	3a15      	subs	r2, #21
 801083a:	f022 0203 	bic.w	r2, r2, #3
 801083e:	3204      	adds	r2, #4
 8010840:	f104 0115 	add.w	r1, r4, #21
 8010844:	428f      	cmp	r7, r1
 8010846:	bf38      	it	cc
 8010848:	2204      	movcc	r2, #4
 801084a:	9201      	str	r2, [sp, #4]
 801084c:	9a02      	ldr	r2, [sp, #8]
 801084e:	9303      	str	r3, [sp, #12]
 8010850:	429a      	cmp	r2, r3
 8010852:	d80c      	bhi.n	801086e <__multiply+0x9e>
 8010854:	2e00      	cmp	r6, #0
 8010856:	dd03      	ble.n	8010860 <__multiply+0x90>
 8010858:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 801085c:	2b00      	cmp	r3, #0
 801085e:	d05b      	beq.n	8010918 <__multiply+0x148>
 8010860:	6106      	str	r6, [r0, #16]
 8010862:	b005      	add	sp, #20
 8010864:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010868:	f843 2b04 	str.w	r2, [r3], #4
 801086c:	e7d8      	b.n	8010820 <__multiply+0x50>
 801086e:	f8b3 a000 	ldrh.w	sl, [r3]
 8010872:	f1ba 0f00 	cmp.w	sl, #0
 8010876:	d024      	beq.n	80108c2 <__multiply+0xf2>
 8010878:	f104 0e14 	add.w	lr, r4, #20
 801087c:	46a9      	mov	r9, r5
 801087e:	f04f 0c00 	mov.w	ip, #0
 8010882:	f85e 2b04 	ldr.w	r2, [lr], #4
 8010886:	f8d9 1000 	ldr.w	r1, [r9]
 801088a:	fa1f fb82 	uxth.w	fp, r2
 801088e:	b289      	uxth	r1, r1
 8010890:	fb0a 110b 	mla	r1, sl, fp, r1
 8010894:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8010898:	f8d9 2000 	ldr.w	r2, [r9]
 801089c:	4461      	add	r1, ip
 801089e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80108a2:	fb0a c20b 	mla	r2, sl, fp, ip
 80108a6:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 80108aa:	b289      	uxth	r1, r1
 80108ac:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80108b0:	4577      	cmp	r7, lr
 80108b2:	f849 1b04 	str.w	r1, [r9], #4
 80108b6:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80108ba:	d8e2      	bhi.n	8010882 <__multiply+0xb2>
 80108bc:	9a01      	ldr	r2, [sp, #4]
 80108be:	f845 c002 	str.w	ip, [r5, r2]
 80108c2:	9a03      	ldr	r2, [sp, #12]
 80108c4:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 80108c8:	3304      	adds	r3, #4
 80108ca:	f1b9 0f00 	cmp.w	r9, #0
 80108ce:	d021      	beq.n	8010914 <__multiply+0x144>
 80108d0:	6829      	ldr	r1, [r5, #0]
 80108d2:	f104 0c14 	add.w	ip, r4, #20
 80108d6:	46ae      	mov	lr, r5
 80108d8:	f04f 0a00 	mov.w	sl, #0
 80108dc:	f8bc b000 	ldrh.w	fp, [ip]
 80108e0:	f8be 2002 	ldrh.w	r2, [lr, #2]
 80108e4:	fb09 220b 	mla	r2, r9, fp, r2
 80108e8:	4452      	add	r2, sl
 80108ea:	b289      	uxth	r1, r1
 80108ec:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80108f0:	f84e 1b04 	str.w	r1, [lr], #4
 80108f4:	f85c 1b04 	ldr.w	r1, [ip], #4
 80108f8:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 80108fc:	f8be 1000 	ldrh.w	r1, [lr]
 8010900:	fb09 110a 	mla	r1, r9, sl, r1
 8010904:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 8010908:	4567      	cmp	r7, ip
 801090a:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 801090e:	d8e5      	bhi.n	80108dc <__multiply+0x10c>
 8010910:	9a01      	ldr	r2, [sp, #4]
 8010912:	50a9      	str	r1, [r5, r2]
 8010914:	3504      	adds	r5, #4
 8010916:	e799      	b.n	801084c <__multiply+0x7c>
 8010918:	3e01      	subs	r6, #1
 801091a:	e79b      	b.n	8010854 <__multiply+0x84>
 801091c:	08013356 	.word	0x08013356
 8010920:	08013367 	.word	0x08013367

08010924 <__pow5mult>:
 8010924:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010928:	4615      	mov	r5, r2
 801092a:	f012 0203 	ands.w	r2, r2, #3
 801092e:	4606      	mov	r6, r0
 8010930:	460f      	mov	r7, r1
 8010932:	d007      	beq.n	8010944 <__pow5mult+0x20>
 8010934:	4c25      	ldr	r4, [pc, #148]	; (80109cc <__pow5mult+0xa8>)
 8010936:	3a01      	subs	r2, #1
 8010938:	2300      	movs	r3, #0
 801093a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 801093e:	f7ff fe53 	bl	80105e8 <__multadd>
 8010942:	4607      	mov	r7, r0
 8010944:	10ad      	asrs	r5, r5, #2
 8010946:	d03d      	beq.n	80109c4 <__pow5mult+0xa0>
 8010948:	69f4      	ldr	r4, [r6, #28]
 801094a:	b97c      	cbnz	r4, 801096c <__pow5mult+0x48>
 801094c:	2010      	movs	r0, #16
 801094e:	f7ff fd35 	bl	80103bc <malloc>
 8010952:	4602      	mov	r2, r0
 8010954:	61f0      	str	r0, [r6, #28]
 8010956:	b928      	cbnz	r0, 8010964 <__pow5mult+0x40>
 8010958:	4b1d      	ldr	r3, [pc, #116]	; (80109d0 <__pow5mult+0xac>)
 801095a:	481e      	ldr	r0, [pc, #120]	; (80109d4 <__pow5mult+0xb0>)
 801095c:	f240 11b3 	movw	r1, #435	; 0x1b3
 8010960:	f001 faea 	bl	8011f38 <__assert_func>
 8010964:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8010968:	6004      	str	r4, [r0, #0]
 801096a:	60c4      	str	r4, [r0, #12]
 801096c:	f8d6 801c 	ldr.w	r8, [r6, #28]
 8010970:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8010974:	b94c      	cbnz	r4, 801098a <__pow5mult+0x66>
 8010976:	f240 2171 	movw	r1, #625	; 0x271
 801097a:	4630      	mov	r0, r6
 801097c:	f7ff ff12 	bl	80107a4 <__i2b>
 8010980:	2300      	movs	r3, #0
 8010982:	f8c8 0008 	str.w	r0, [r8, #8]
 8010986:	4604      	mov	r4, r0
 8010988:	6003      	str	r3, [r0, #0]
 801098a:	f04f 0900 	mov.w	r9, #0
 801098e:	07eb      	lsls	r3, r5, #31
 8010990:	d50a      	bpl.n	80109a8 <__pow5mult+0x84>
 8010992:	4639      	mov	r1, r7
 8010994:	4622      	mov	r2, r4
 8010996:	4630      	mov	r0, r6
 8010998:	f7ff ff1a 	bl	80107d0 <__multiply>
 801099c:	4639      	mov	r1, r7
 801099e:	4680      	mov	r8, r0
 80109a0:	4630      	mov	r0, r6
 80109a2:	f7ff fdff 	bl	80105a4 <_Bfree>
 80109a6:	4647      	mov	r7, r8
 80109a8:	106d      	asrs	r5, r5, #1
 80109aa:	d00b      	beq.n	80109c4 <__pow5mult+0xa0>
 80109ac:	6820      	ldr	r0, [r4, #0]
 80109ae:	b938      	cbnz	r0, 80109c0 <__pow5mult+0x9c>
 80109b0:	4622      	mov	r2, r4
 80109b2:	4621      	mov	r1, r4
 80109b4:	4630      	mov	r0, r6
 80109b6:	f7ff ff0b 	bl	80107d0 <__multiply>
 80109ba:	6020      	str	r0, [r4, #0]
 80109bc:	f8c0 9000 	str.w	r9, [r0]
 80109c0:	4604      	mov	r4, r0
 80109c2:	e7e4      	b.n	801098e <__pow5mult+0x6a>
 80109c4:	4638      	mov	r0, r7
 80109c6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80109ca:	bf00      	nop
 80109cc:	080134b0 	.word	0x080134b0
 80109d0:	080132e7 	.word	0x080132e7
 80109d4:	08013367 	.word	0x08013367

080109d8 <__lshift>:
 80109d8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80109dc:	460c      	mov	r4, r1
 80109de:	6849      	ldr	r1, [r1, #4]
 80109e0:	6923      	ldr	r3, [r4, #16]
 80109e2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80109e6:	68a3      	ldr	r3, [r4, #8]
 80109e8:	4607      	mov	r7, r0
 80109ea:	4691      	mov	r9, r2
 80109ec:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80109f0:	f108 0601 	add.w	r6, r8, #1
 80109f4:	42b3      	cmp	r3, r6
 80109f6:	db0b      	blt.n	8010a10 <__lshift+0x38>
 80109f8:	4638      	mov	r0, r7
 80109fa:	f7ff fd93 	bl	8010524 <_Balloc>
 80109fe:	4605      	mov	r5, r0
 8010a00:	b948      	cbnz	r0, 8010a16 <__lshift+0x3e>
 8010a02:	4602      	mov	r2, r0
 8010a04:	4b28      	ldr	r3, [pc, #160]	; (8010aa8 <__lshift+0xd0>)
 8010a06:	4829      	ldr	r0, [pc, #164]	; (8010aac <__lshift+0xd4>)
 8010a08:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 8010a0c:	f001 fa94 	bl	8011f38 <__assert_func>
 8010a10:	3101      	adds	r1, #1
 8010a12:	005b      	lsls	r3, r3, #1
 8010a14:	e7ee      	b.n	80109f4 <__lshift+0x1c>
 8010a16:	2300      	movs	r3, #0
 8010a18:	f100 0114 	add.w	r1, r0, #20
 8010a1c:	f100 0210 	add.w	r2, r0, #16
 8010a20:	4618      	mov	r0, r3
 8010a22:	4553      	cmp	r3, sl
 8010a24:	db33      	blt.n	8010a8e <__lshift+0xb6>
 8010a26:	6920      	ldr	r0, [r4, #16]
 8010a28:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8010a2c:	f104 0314 	add.w	r3, r4, #20
 8010a30:	f019 091f 	ands.w	r9, r9, #31
 8010a34:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8010a38:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8010a3c:	d02b      	beq.n	8010a96 <__lshift+0xbe>
 8010a3e:	f1c9 0e20 	rsb	lr, r9, #32
 8010a42:	468a      	mov	sl, r1
 8010a44:	2200      	movs	r2, #0
 8010a46:	6818      	ldr	r0, [r3, #0]
 8010a48:	fa00 f009 	lsl.w	r0, r0, r9
 8010a4c:	4310      	orrs	r0, r2
 8010a4e:	f84a 0b04 	str.w	r0, [sl], #4
 8010a52:	f853 2b04 	ldr.w	r2, [r3], #4
 8010a56:	459c      	cmp	ip, r3
 8010a58:	fa22 f20e 	lsr.w	r2, r2, lr
 8010a5c:	d8f3      	bhi.n	8010a46 <__lshift+0x6e>
 8010a5e:	ebac 0304 	sub.w	r3, ip, r4
 8010a62:	3b15      	subs	r3, #21
 8010a64:	f023 0303 	bic.w	r3, r3, #3
 8010a68:	3304      	adds	r3, #4
 8010a6a:	f104 0015 	add.w	r0, r4, #21
 8010a6e:	4584      	cmp	ip, r0
 8010a70:	bf38      	it	cc
 8010a72:	2304      	movcc	r3, #4
 8010a74:	50ca      	str	r2, [r1, r3]
 8010a76:	b10a      	cbz	r2, 8010a7c <__lshift+0xa4>
 8010a78:	f108 0602 	add.w	r6, r8, #2
 8010a7c:	3e01      	subs	r6, #1
 8010a7e:	4638      	mov	r0, r7
 8010a80:	612e      	str	r6, [r5, #16]
 8010a82:	4621      	mov	r1, r4
 8010a84:	f7ff fd8e 	bl	80105a4 <_Bfree>
 8010a88:	4628      	mov	r0, r5
 8010a8a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010a8e:	f842 0f04 	str.w	r0, [r2, #4]!
 8010a92:	3301      	adds	r3, #1
 8010a94:	e7c5      	b.n	8010a22 <__lshift+0x4a>
 8010a96:	3904      	subs	r1, #4
 8010a98:	f853 2b04 	ldr.w	r2, [r3], #4
 8010a9c:	f841 2f04 	str.w	r2, [r1, #4]!
 8010aa0:	459c      	cmp	ip, r3
 8010aa2:	d8f9      	bhi.n	8010a98 <__lshift+0xc0>
 8010aa4:	e7ea      	b.n	8010a7c <__lshift+0xa4>
 8010aa6:	bf00      	nop
 8010aa8:	08013356 	.word	0x08013356
 8010aac:	08013367 	.word	0x08013367

08010ab0 <__mcmp>:
 8010ab0:	b530      	push	{r4, r5, lr}
 8010ab2:	6902      	ldr	r2, [r0, #16]
 8010ab4:	690c      	ldr	r4, [r1, #16]
 8010ab6:	1b12      	subs	r2, r2, r4
 8010ab8:	d10e      	bne.n	8010ad8 <__mcmp+0x28>
 8010aba:	f100 0314 	add.w	r3, r0, #20
 8010abe:	3114      	adds	r1, #20
 8010ac0:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8010ac4:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8010ac8:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8010acc:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8010ad0:	42a5      	cmp	r5, r4
 8010ad2:	d003      	beq.n	8010adc <__mcmp+0x2c>
 8010ad4:	d305      	bcc.n	8010ae2 <__mcmp+0x32>
 8010ad6:	2201      	movs	r2, #1
 8010ad8:	4610      	mov	r0, r2
 8010ada:	bd30      	pop	{r4, r5, pc}
 8010adc:	4283      	cmp	r3, r0
 8010ade:	d3f3      	bcc.n	8010ac8 <__mcmp+0x18>
 8010ae0:	e7fa      	b.n	8010ad8 <__mcmp+0x28>
 8010ae2:	f04f 32ff 	mov.w	r2, #4294967295
 8010ae6:	e7f7      	b.n	8010ad8 <__mcmp+0x28>

08010ae8 <__mdiff>:
 8010ae8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010aec:	460c      	mov	r4, r1
 8010aee:	4606      	mov	r6, r0
 8010af0:	4611      	mov	r1, r2
 8010af2:	4620      	mov	r0, r4
 8010af4:	4690      	mov	r8, r2
 8010af6:	f7ff ffdb 	bl	8010ab0 <__mcmp>
 8010afa:	1e05      	subs	r5, r0, #0
 8010afc:	d110      	bne.n	8010b20 <__mdiff+0x38>
 8010afe:	4629      	mov	r1, r5
 8010b00:	4630      	mov	r0, r6
 8010b02:	f7ff fd0f 	bl	8010524 <_Balloc>
 8010b06:	b930      	cbnz	r0, 8010b16 <__mdiff+0x2e>
 8010b08:	4b3a      	ldr	r3, [pc, #232]	; (8010bf4 <__mdiff+0x10c>)
 8010b0a:	4602      	mov	r2, r0
 8010b0c:	f240 2137 	movw	r1, #567	; 0x237
 8010b10:	4839      	ldr	r0, [pc, #228]	; (8010bf8 <__mdiff+0x110>)
 8010b12:	f001 fa11 	bl	8011f38 <__assert_func>
 8010b16:	2301      	movs	r3, #1
 8010b18:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8010b1c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010b20:	bfa4      	itt	ge
 8010b22:	4643      	movge	r3, r8
 8010b24:	46a0      	movge	r8, r4
 8010b26:	4630      	mov	r0, r6
 8010b28:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8010b2c:	bfa6      	itte	ge
 8010b2e:	461c      	movge	r4, r3
 8010b30:	2500      	movge	r5, #0
 8010b32:	2501      	movlt	r5, #1
 8010b34:	f7ff fcf6 	bl	8010524 <_Balloc>
 8010b38:	b920      	cbnz	r0, 8010b44 <__mdiff+0x5c>
 8010b3a:	4b2e      	ldr	r3, [pc, #184]	; (8010bf4 <__mdiff+0x10c>)
 8010b3c:	4602      	mov	r2, r0
 8010b3e:	f240 2145 	movw	r1, #581	; 0x245
 8010b42:	e7e5      	b.n	8010b10 <__mdiff+0x28>
 8010b44:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8010b48:	6926      	ldr	r6, [r4, #16]
 8010b4a:	60c5      	str	r5, [r0, #12]
 8010b4c:	f104 0914 	add.w	r9, r4, #20
 8010b50:	f108 0514 	add.w	r5, r8, #20
 8010b54:	f100 0e14 	add.w	lr, r0, #20
 8010b58:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8010b5c:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8010b60:	f108 0210 	add.w	r2, r8, #16
 8010b64:	46f2      	mov	sl, lr
 8010b66:	2100      	movs	r1, #0
 8010b68:	f859 3b04 	ldr.w	r3, [r9], #4
 8010b6c:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8010b70:	fa11 f88b 	uxtah	r8, r1, fp
 8010b74:	b299      	uxth	r1, r3
 8010b76:	0c1b      	lsrs	r3, r3, #16
 8010b78:	eba8 0801 	sub.w	r8, r8, r1
 8010b7c:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8010b80:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8010b84:	fa1f f888 	uxth.w	r8, r8
 8010b88:	1419      	asrs	r1, r3, #16
 8010b8a:	454e      	cmp	r6, r9
 8010b8c:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8010b90:	f84a 3b04 	str.w	r3, [sl], #4
 8010b94:	d8e8      	bhi.n	8010b68 <__mdiff+0x80>
 8010b96:	1b33      	subs	r3, r6, r4
 8010b98:	3b15      	subs	r3, #21
 8010b9a:	f023 0303 	bic.w	r3, r3, #3
 8010b9e:	3304      	adds	r3, #4
 8010ba0:	3415      	adds	r4, #21
 8010ba2:	42a6      	cmp	r6, r4
 8010ba4:	bf38      	it	cc
 8010ba6:	2304      	movcc	r3, #4
 8010ba8:	441d      	add	r5, r3
 8010baa:	4473      	add	r3, lr
 8010bac:	469e      	mov	lr, r3
 8010bae:	462e      	mov	r6, r5
 8010bb0:	4566      	cmp	r6, ip
 8010bb2:	d30e      	bcc.n	8010bd2 <__mdiff+0xea>
 8010bb4:	f10c 0203 	add.w	r2, ip, #3
 8010bb8:	1b52      	subs	r2, r2, r5
 8010bba:	f022 0203 	bic.w	r2, r2, #3
 8010bbe:	3d03      	subs	r5, #3
 8010bc0:	45ac      	cmp	ip, r5
 8010bc2:	bf38      	it	cc
 8010bc4:	2200      	movcc	r2, #0
 8010bc6:	4413      	add	r3, r2
 8010bc8:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8010bcc:	b17a      	cbz	r2, 8010bee <__mdiff+0x106>
 8010bce:	6107      	str	r7, [r0, #16]
 8010bd0:	e7a4      	b.n	8010b1c <__mdiff+0x34>
 8010bd2:	f856 8b04 	ldr.w	r8, [r6], #4
 8010bd6:	fa11 f288 	uxtah	r2, r1, r8
 8010bda:	1414      	asrs	r4, r2, #16
 8010bdc:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8010be0:	b292      	uxth	r2, r2
 8010be2:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8010be6:	f84e 2b04 	str.w	r2, [lr], #4
 8010bea:	1421      	asrs	r1, r4, #16
 8010bec:	e7e0      	b.n	8010bb0 <__mdiff+0xc8>
 8010bee:	3f01      	subs	r7, #1
 8010bf0:	e7ea      	b.n	8010bc8 <__mdiff+0xe0>
 8010bf2:	bf00      	nop
 8010bf4:	08013356 	.word	0x08013356
 8010bf8:	08013367 	.word	0x08013367

08010bfc <__ulp>:
 8010bfc:	b082      	sub	sp, #8
 8010bfe:	ed8d 0b00 	vstr	d0, [sp]
 8010c02:	9a01      	ldr	r2, [sp, #4]
 8010c04:	4b0f      	ldr	r3, [pc, #60]	; (8010c44 <__ulp+0x48>)
 8010c06:	4013      	ands	r3, r2
 8010c08:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 8010c0c:	2b00      	cmp	r3, #0
 8010c0e:	dc08      	bgt.n	8010c22 <__ulp+0x26>
 8010c10:	425b      	negs	r3, r3
 8010c12:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 8010c16:	ea4f 5223 	mov.w	r2, r3, asr #20
 8010c1a:	da04      	bge.n	8010c26 <__ulp+0x2a>
 8010c1c:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8010c20:	4113      	asrs	r3, r2
 8010c22:	2200      	movs	r2, #0
 8010c24:	e008      	b.n	8010c38 <__ulp+0x3c>
 8010c26:	f1a2 0314 	sub.w	r3, r2, #20
 8010c2a:	2b1e      	cmp	r3, #30
 8010c2c:	bfda      	itte	le
 8010c2e:	f04f 4200 	movle.w	r2, #2147483648	; 0x80000000
 8010c32:	40da      	lsrle	r2, r3
 8010c34:	2201      	movgt	r2, #1
 8010c36:	2300      	movs	r3, #0
 8010c38:	4619      	mov	r1, r3
 8010c3a:	4610      	mov	r0, r2
 8010c3c:	ec41 0b10 	vmov	d0, r0, r1
 8010c40:	b002      	add	sp, #8
 8010c42:	4770      	bx	lr
 8010c44:	7ff00000 	.word	0x7ff00000

08010c48 <__b2d>:
 8010c48:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010c4c:	6906      	ldr	r6, [r0, #16]
 8010c4e:	f100 0814 	add.w	r8, r0, #20
 8010c52:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 8010c56:	1f37      	subs	r7, r6, #4
 8010c58:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8010c5c:	4610      	mov	r0, r2
 8010c5e:	f7ff fd53 	bl	8010708 <__hi0bits>
 8010c62:	f1c0 0320 	rsb	r3, r0, #32
 8010c66:	280a      	cmp	r0, #10
 8010c68:	600b      	str	r3, [r1, #0]
 8010c6a:	491b      	ldr	r1, [pc, #108]	; (8010cd8 <__b2d+0x90>)
 8010c6c:	dc15      	bgt.n	8010c9a <__b2d+0x52>
 8010c6e:	f1c0 0c0b 	rsb	ip, r0, #11
 8010c72:	fa22 f30c 	lsr.w	r3, r2, ip
 8010c76:	45b8      	cmp	r8, r7
 8010c78:	ea43 0501 	orr.w	r5, r3, r1
 8010c7c:	bf34      	ite	cc
 8010c7e:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8010c82:	2300      	movcs	r3, #0
 8010c84:	3015      	adds	r0, #21
 8010c86:	fa02 f000 	lsl.w	r0, r2, r0
 8010c8a:	fa23 f30c 	lsr.w	r3, r3, ip
 8010c8e:	4303      	orrs	r3, r0
 8010c90:	461c      	mov	r4, r3
 8010c92:	ec45 4b10 	vmov	d0, r4, r5
 8010c96:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010c9a:	45b8      	cmp	r8, r7
 8010c9c:	bf3a      	itte	cc
 8010c9e:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8010ca2:	f1a6 0708 	subcc.w	r7, r6, #8
 8010ca6:	2300      	movcs	r3, #0
 8010ca8:	380b      	subs	r0, #11
 8010caa:	d012      	beq.n	8010cd2 <__b2d+0x8a>
 8010cac:	f1c0 0120 	rsb	r1, r0, #32
 8010cb0:	fa23 f401 	lsr.w	r4, r3, r1
 8010cb4:	4082      	lsls	r2, r0
 8010cb6:	4322      	orrs	r2, r4
 8010cb8:	4547      	cmp	r7, r8
 8010cba:	f042 557f 	orr.w	r5, r2, #1069547520	; 0x3fc00000
 8010cbe:	bf8c      	ite	hi
 8010cc0:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 8010cc4:	2200      	movls	r2, #0
 8010cc6:	4083      	lsls	r3, r0
 8010cc8:	40ca      	lsrs	r2, r1
 8010cca:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 8010cce:	4313      	orrs	r3, r2
 8010cd0:	e7de      	b.n	8010c90 <__b2d+0x48>
 8010cd2:	ea42 0501 	orr.w	r5, r2, r1
 8010cd6:	e7db      	b.n	8010c90 <__b2d+0x48>
 8010cd8:	3ff00000 	.word	0x3ff00000

08010cdc <__d2b>:
 8010cdc:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8010ce0:	460f      	mov	r7, r1
 8010ce2:	2101      	movs	r1, #1
 8010ce4:	ec59 8b10 	vmov	r8, r9, d0
 8010ce8:	4616      	mov	r6, r2
 8010cea:	f7ff fc1b 	bl	8010524 <_Balloc>
 8010cee:	4604      	mov	r4, r0
 8010cf0:	b930      	cbnz	r0, 8010d00 <__d2b+0x24>
 8010cf2:	4602      	mov	r2, r0
 8010cf4:	4b24      	ldr	r3, [pc, #144]	; (8010d88 <__d2b+0xac>)
 8010cf6:	4825      	ldr	r0, [pc, #148]	; (8010d8c <__d2b+0xb0>)
 8010cf8:	f240 310f 	movw	r1, #783	; 0x30f
 8010cfc:	f001 f91c 	bl	8011f38 <__assert_func>
 8010d00:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8010d04:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8010d08:	bb2d      	cbnz	r5, 8010d56 <__d2b+0x7a>
 8010d0a:	9301      	str	r3, [sp, #4]
 8010d0c:	f1b8 0300 	subs.w	r3, r8, #0
 8010d10:	d026      	beq.n	8010d60 <__d2b+0x84>
 8010d12:	4668      	mov	r0, sp
 8010d14:	9300      	str	r3, [sp, #0]
 8010d16:	f7ff fd17 	bl	8010748 <__lo0bits>
 8010d1a:	e9dd 1200 	ldrd	r1, r2, [sp]
 8010d1e:	b1e8      	cbz	r0, 8010d5c <__d2b+0x80>
 8010d20:	f1c0 0320 	rsb	r3, r0, #32
 8010d24:	fa02 f303 	lsl.w	r3, r2, r3
 8010d28:	430b      	orrs	r3, r1
 8010d2a:	40c2      	lsrs	r2, r0
 8010d2c:	6163      	str	r3, [r4, #20]
 8010d2e:	9201      	str	r2, [sp, #4]
 8010d30:	9b01      	ldr	r3, [sp, #4]
 8010d32:	61a3      	str	r3, [r4, #24]
 8010d34:	2b00      	cmp	r3, #0
 8010d36:	bf14      	ite	ne
 8010d38:	2202      	movne	r2, #2
 8010d3a:	2201      	moveq	r2, #1
 8010d3c:	6122      	str	r2, [r4, #16]
 8010d3e:	b1bd      	cbz	r5, 8010d70 <__d2b+0x94>
 8010d40:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8010d44:	4405      	add	r5, r0
 8010d46:	603d      	str	r5, [r7, #0]
 8010d48:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8010d4c:	6030      	str	r0, [r6, #0]
 8010d4e:	4620      	mov	r0, r4
 8010d50:	b003      	add	sp, #12
 8010d52:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8010d56:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8010d5a:	e7d6      	b.n	8010d0a <__d2b+0x2e>
 8010d5c:	6161      	str	r1, [r4, #20]
 8010d5e:	e7e7      	b.n	8010d30 <__d2b+0x54>
 8010d60:	a801      	add	r0, sp, #4
 8010d62:	f7ff fcf1 	bl	8010748 <__lo0bits>
 8010d66:	9b01      	ldr	r3, [sp, #4]
 8010d68:	6163      	str	r3, [r4, #20]
 8010d6a:	3020      	adds	r0, #32
 8010d6c:	2201      	movs	r2, #1
 8010d6e:	e7e5      	b.n	8010d3c <__d2b+0x60>
 8010d70:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8010d74:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8010d78:	6038      	str	r0, [r7, #0]
 8010d7a:	6918      	ldr	r0, [r3, #16]
 8010d7c:	f7ff fcc4 	bl	8010708 <__hi0bits>
 8010d80:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8010d84:	e7e2      	b.n	8010d4c <__d2b+0x70>
 8010d86:	bf00      	nop
 8010d88:	08013356 	.word	0x08013356
 8010d8c:	08013367 	.word	0x08013367

08010d90 <__ratio>:
 8010d90:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010d94:	4688      	mov	r8, r1
 8010d96:	4669      	mov	r1, sp
 8010d98:	4681      	mov	r9, r0
 8010d9a:	f7ff ff55 	bl	8010c48 <__b2d>
 8010d9e:	a901      	add	r1, sp, #4
 8010da0:	4640      	mov	r0, r8
 8010da2:	ec55 4b10 	vmov	r4, r5, d0
 8010da6:	f7ff ff4f 	bl	8010c48 <__b2d>
 8010daa:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8010dae:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8010db2:	eba3 0c02 	sub.w	ip, r3, r2
 8010db6:	e9dd 3200 	ldrd	r3, r2, [sp]
 8010dba:	1a9b      	subs	r3, r3, r2
 8010dbc:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8010dc0:	ec51 0b10 	vmov	r0, r1, d0
 8010dc4:	2b00      	cmp	r3, #0
 8010dc6:	bfd6      	itet	le
 8010dc8:	460a      	movle	r2, r1
 8010dca:	462a      	movgt	r2, r5
 8010dcc:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8010dd0:	468b      	mov	fp, r1
 8010dd2:	462f      	mov	r7, r5
 8010dd4:	bfd4      	ite	le
 8010dd6:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 8010dda:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8010dde:	4620      	mov	r0, r4
 8010de0:	ee10 2a10 	vmov	r2, s0
 8010de4:	465b      	mov	r3, fp
 8010de6:	4639      	mov	r1, r7
 8010de8:	f7ef fd58 	bl	800089c <__aeabi_ddiv>
 8010dec:	ec41 0b10 	vmov	d0, r0, r1
 8010df0:	b003      	add	sp, #12
 8010df2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08010df6 <__copybits>:
 8010df6:	3901      	subs	r1, #1
 8010df8:	b570      	push	{r4, r5, r6, lr}
 8010dfa:	1149      	asrs	r1, r1, #5
 8010dfc:	6914      	ldr	r4, [r2, #16]
 8010dfe:	3101      	adds	r1, #1
 8010e00:	f102 0314 	add.w	r3, r2, #20
 8010e04:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8010e08:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8010e0c:	1f05      	subs	r5, r0, #4
 8010e0e:	42a3      	cmp	r3, r4
 8010e10:	d30c      	bcc.n	8010e2c <__copybits+0x36>
 8010e12:	1aa3      	subs	r3, r4, r2
 8010e14:	3b11      	subs	r3, #17
 8010e16:	f023 0303 	bic.w	r3, r3, #3
 8010e1a:	3211      	adds	r2, #17
 8010e1c:	42a2      	cmp	r2, r4
 8010e1e:	bf88      	it	hi
 8010e20:	2300      	movhi	r3, #0
 8010e22:	4418      	add	r0, r3
 8010e24:	2300      	movs	r3, #0
 8010e26:	4288      	cmp	r0, r1
 8010e28:	d305      	bcc.n	8010e36 <__copybits+0x40>
 8010e2a:	bd70      	pop	{r4, r5, r6, pc}
 8010e2c:	f853 6b04 	ldr.w	r6, [r3], #4
 8010e30:	f845 6f04 	str.w	r6, [r5, #4]!
 8010e34:	e7eb      	b.n	8010e0e <__copybits+0x18>
 8010e36:	f840 3b04 	str.w	r3, [r0], #4
 8010e3a:	e7f4      	b.n	8010e26 <__copybits+0x30>

08010e3c <__any_on>:
 8010e3c:	f100 0214 	add.w	r2, r0, #20
 8010e40:	6900      	ldr	r0, [r0, #16]
 8010e42:	114b      	asrs	r3, r1, #5
 8010e44:	4298      	cmp	r0, r3
 8010e46:	b510      	push	{r4, lr}
 8010e48:	db11      	blt.n	8010e6e <__any_on+0x32>
 8010e4a:	dd0a      	ble.n	8010e62 <__any_on+0x26>
 8010e4c:	f011 011f 	ands.w	r1, r1, #31
 8010e50:	d007      	beq.n	8010e62 <__any_on+0x26>
 8010e52:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8010e56:	fa24 f001 	lsr.w	r0, r4, r1
 8010e5a:	fa00 f101 	lsl.w	r1, r0, r1
 8010e5e:	428c      	cmp	r4, r1
 8010e60:	d10b      	bne.n	8010e7a <__any_on+0x3e>
 8010e62:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8010e66:	4293      	cmp	r3, r2
 8010e68:	d803      	bhi.n	8010e72 <__any_on+0x36>
 8010e6a:	2000      	movs	r0, #0
 8010e6c:	bd10      	pop	{r4, pc}
 8010e6e:	4603      	mov	r3, r0
 8010e70:	e7f7      	b.n	8010e62 <__any_on+0x26>
 8010e72:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8010e76:	2900      	cmp	r1, #0
 8010e78:	d0f5      	beq.n	8010e66 <__any_on+0x2a>
 8010e7a:	2001      	movs	r0, #1
 8010e7c:	e7f6      	b.n	8010e6c <__any_on+0x30>

08010e7e <sulp>:
 8010e7e:	b570      	push	{r4, r5, r6, lr}
 8010e80:	4604      	mov	r4, r0
 8010e82:	460d      	mov	r5, r1
 8010e84:	ec45 4b10 	vmov	d0, r4, r5
 8010e88:	4616      	mov	r6, r2
 8010e8a:	f7ff feb7 	bl	8010bfc <__ulp>
 8010e8e:	ec51 0b10 	vmov	r0, r1, d0
 8010e92:	b17e      	cbz	r6, 8010eb4 <sulp+0x36>
 8010e94:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8010e98:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8010e9c:	2b00      	cmp	r3, #0
 8010e9e:	dd09      	ble.n	8010eb4 <sulp+0x36>
 8010ea0:	051b      	lsls	r3, r3, #20
 8010ea2:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8010ea6:	2400      	movs	r4, #0
 8010ea8:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8010eac:	4622      	mov	r2, r4
 8010eae:	462b      	mov	r3, r5
 8010eb0:	f7ef fbca 	bl	8000648 <__aeabi_dmul>
 8010eb4:	bd70      	pop	{r4, r5, r6, pc}
	...

08010eb8 <_strtod_l>:
 8010eb8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010ebc:	ed2d 8b02 	vpush	{d8}
 8010ec0:	b09b      	sub	sp, #108	; 0x6c
 8010ec2:	4604      	mov	r4, r0
 8010ec4:	9213      	str	r2, [sp, #76]	; 0x4c
 8010ec6:	2200      	movs	r2, #0
 8010ec8:	9216      	str	r2, [sp, #88]	; 0x58
 8010eca:	460d      	mov	r5, r1
 8010ecc:	f04f 0800 	mov.w	r8, #0
 8010ed0:	f04f 0900 	mov.w	r9, #0
 8010ed4:	460a      	mov	r2, r1
 8010ed6:	9215      	str	r2, [sp, #84]	; 0x54
 8010ed8:	7811      	ldrb	r1, [r2, #0]
 8010eda:	292b      	cmp	r1, #43	; 0x2b
 8010edc:	d04c      	beq.n	8010f78 <_strtod_l+0xc0>
 8010ede:	d83a      	bhi.n	8010f56 <_strtod_l+0x9e>
 8010ee0:	290d      	cmp	r1, #13
 8010ee2:	d834      	bhi.n	8010f4e <_strtod_l+0x96>
 8010ee4:	2908      	cmp	r1, #8
 8010ee6:	d834      	bhi.n	8010f52 <_strtod_l+0x9a>
 8010ee8:	2900      	cmp	r1, #0
 8010eea:	d03d      	beq.n	8010f68 <_strtod_l+0xb0>
 8010eec:	2200      	movs	r2, #0
 8010eee:	920a      	str	r2, [sp, #40]	; 0x28
 8010ef0:	9e15      	ldr	r6, [sp, #84]	; 0x54
 8010ef2:	7832      	ldrb	r2, [r6, #0]
 8010ef4:	2a30      	cmp	r2, #48	; 0x30
 8010ef6:	f040 80b4 	bne.w	8011062 <_strtod_l+0x1aa>
 8010efa:	7872      	ldrb	r2, [r6, #1]
 8010efc:	f002 02df 	and.w	r2, r2, #223	; 0xdf
 8010f00:	2a58      	cmp	r2, #88	; 0x58
 8010f02:	d170      	bne.n	8010fe6 <_strtod_l+0x12e>
 8010f04:	9302      	str	r3, [sp, #8]
 8010f06:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8010f08:	9301      	str	r3, [sp, #4]
 8010f0a:	ab16      	add	r3, sp, #88	; 0x58
 8010f0c:	9300      	str	r3, [sp, #0]
 8010f0e:	4a8e      	ldr	r2, [pc, #568]	; (8011148 <_strtod_l+0x290>)
 8010f10:	ab17      	add	r3, sp, #92	; 0x5c
 8010f12:	a915      	add	r1, sp, #84	; 0x54
 8010f14:	4620      	mov	r0, r4
 8010f16:	f001 f8ab 	bl	8012070 <__gethex>
 8010f1a:	f010 070f 	ands.w	r7, r0, #15
 8010f1e:	4605      	mov	r5, r0
 8010f20:	d005      	beq.n	8010f2e <_strtod_l+0x76>
 8010f22:	2f06      	cmp	r7, #6
 8010f24:	d12a      	bne.n	8010f7c <_strtod_l+0xc4>
 8010f26:	3601      	adds	r6, #1
 8010f28:	2300      	movs	r3, #0
 8010f2a:	9615      	str	r6, [sp, #84]	; 0x54
 8010f2c:	930a      	str	r3, [sp, #40]	; 0x28
 8010f2e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8010f30:	2b00      	cmp	r3, #0
 8010f32:	f040 857f 	bne.w	8011a34 <_strtod_l+0xb7c>
 8010f36:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8010f38:	b1db      	cbz	r3, 8010f72 <_strtod_l+0xba>
 8010f3a:	4642      	mov	r2, r8
 8010f3c:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8010f40:	ec43 2b10 	vmov	d0, r2, r3
 8010f44:	b01b      	add	sp, #108	; 0x6c
 8010f46:	ecbd 8b02 	vpop	{d8}
 8010f4a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010f4e:	2920      	cmp	r1, #32
 8010f50:	d1cc      	bne.n	8010eec <_strtod_l+0x34>
 8010f52:	3201      	adds	r2, #1
 8010f54:	e7bf      	b.n	8010ed6 <_strtod_l+0x1e>
 8010f56:	292d      	cmp	r1, #45	; 0x2d
 8010f58:	d1c8      	bne.n	8010eec <_strtod_l+0x34>
 8010f5a:	2101      	movs	r1, #1
 8010f5c:	910a      	str	r1, [sp, #40]	; 0x28
 8010f5e:	1c51      	adds	r1, r2, #1
 8010f60:	9115      	str	r1, [sp, #84]	; 0x54
 8010f62:	7852      	ldrb	r2, [r2, #1]
 8010f64:	2a00      	cmp	r2, #0
 8010f66:	d1c3      	bne.n	8010ef0 <_strtod_l+0x38>
 8010f68:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8010f6a:	9515      	str	r5, [sp, #84]	; 0x54
 8010f6c:	2b00      	cmp	r3, #0
 8010f6e:	f040 855f 	bne.w	8011a30 <_strtod_l+0xb78>
 8010f72:	4642      	mov	r2, r8
 8010f74:	464b      	mov	r3, r9
 8010f76:	e7e3      	b.n	8010f40 <_strtod_l+0x88>
 8010f78:	2100      	movs	r1, #0
 8010f7a:	e7ef      	b.n	8010f5c <_strtod_l+0xa4>
 8010f7c:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8010f7e:	b13a      	cbz	r2, 8010f90 <_strtod_l+0xd8>
 8010f80:	2135      	movs	r1, #53	; 0x35
 8010f82:	a818      	add	r0, sp, #96	; 0x60
 8010f84:	f7ff ff37 	bl	8010df6 <__copybits>
 8010f88:	9916      	ldr	r1, [sp, #88]	; 0x58
 8010f8a:	4620      	mov	r0, r4
 8010f8c:	f7ff fb0a 	bl	80105a4 <_Bfree>
 8010f90:	3f01      	subs	r7, #1
 8010f92:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8010f94:	2f04      	cmp	r7, #4
 8010f96:	d806      	bhi.n	8010fa6 <_strtod_l+0xee>
 8010f98:	e8df f007 	tbb	[pc, r7]
 8010f9c:	201d0314 	.word	0x201d0314
 8010fa0:	14          	.byte	0x14
 8010fa1:	00          	.byte	0x00
 8010fa2:	e9dd 8918 	ldrd	r8, r9, [sp, #96]	; 0x60
 8010fa6:	05e9      	lsls	r1, r5, #23
 8010fa8:	bf48      	it	mi
 8010faa:	f049 4900 	orrmi.w	r9, r9, #2147483648	; 0x80000000
 8010fae:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8010fb2:	0d1b      	lsrs	r3, r3, #20
 8010fb4:	051b      	lsls	r3, r3, #20
 8010fb6:	2b00      	cmp	r3, #0
 8010fb8:	d1b9      	bne.n	8010f2e <_strtod_l+0x76>
 8010fba:	f7fe faf7 	bl	800f5ac <__errno>
 8010fbe:	2322      	movs	r3, #34	; 0x22
 8010fc0:	6003      	str	r3, [r0, #0]
 8010fc2:	e7b4      	b.n	8010f2e <_strtod_l+0x76>
 8010fc4:	e9dd 8318 	ldrd	r8, r3, [sp, #96]	; 0x60
 8010fc8:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8010fcc:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8010fd0:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 8010fd4:	e7e7      	b.n	8010fa6 <_strtod_l+0xee>
 8010fd6:	f8df 9178 	ldr.w	r9, [pc, #376]	; 8011150 <_strtod_l+0x298>
 8010fda:	e7e4      	b.n	8010fa6 <_strtod_l+0xee>
 8010fdc:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 8010fe0:	f04f 38ff 	mov.w	r8, #4294967295
 8010fe4:	e7df      	b.n	8010fa6 <_strtod_l+0xee>
 8010fe6:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8010fe8:	1c5a      	adds	r2, r3, #1
 8010fea:	9215      	str	r2, [sp, #84]	; 0x54
 8010fec:	785b      	ldrb	r3, [r3, #1]
 8010fee:	2b30      	cmp	r3, #48	; 0x30
 8010ff0:	d0f9      	beq.n	8010fe6 <_strtod_l+0x12e>
 8010ff2:	2b00      	cmp	r3, #0
 8010ff4:	d09b      	beq.n	8010f2e <_strtod_l+0x76>
 8010ff6:	2301      	movs	r3, #1
 8010ff8:	f04f 0a00 	mov.w	sl, #0
 8010ffc:	9304      	str	r3, [sp, #16]
 8010ffe:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8011000:	930b      	str	r3, [sp, #44]	; 0x2c
 8011002:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 8011006:	46d3      	mov	fp, sl
 8011008:	220a      	movs	r2, #10
 801100a:	9815      	ldr	r0, [sp, #84]	; 0x54
 801100c:	7806      	ldrb	r6, [r0, #0]
 801100e:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 8011012:	b2d9      	uxtb	r1, r3
 8011014:	2909      	cmp	r1, #9
 8011016:	d926      	bls.n	8011066 <_strtod_l+0x1ae>
 8011018:	494c      	ldr	r1, [pc, #304]	; (801114c <_strtod_l+0x294>)
 801101a:	2201      	movs	r2, #1
 801101c:	f000 ff62 	bl	8011ee4 <strncmp>
 8011020:	2800      	cmp	r0, #0
 8011022:	d030      	beq.n	8011086 <_strtod_l+0x1ce>
 8011024:	2000      	movs	r0, #0
 8011026:	4632      	mov	r2, r6
 8011028:	9005      	str	r0, [sp, #20]
 801102a:	465e      	mov	r6, fp
 801102c:	4603      	mov	r3, r0
 801102e:	2a65      	cmp	r2, #101	; 0x65
 8011030:	d001      	beq.n	8011036 <_strtod_l+0x17e>
 8011032:	2a45      	cmp	r2, #69	; 0x45
 8011034:	d113      	bne.n	801105e <_strtod_l+0x1a6>
 8011036:	b91e      	cbnz	r6, 8011040 <_strtod_l+0x188>
 8011038:	9a04      	ldr	r2, [sp, #16]
 801103a:	4302      	orrs	r2, r0
 801103c:	d094      	beq.n	8010f68 <_strtod_l+0xb0>
 801103e:	2600      	movs	r6, #0
 8011040:	9d15      	ldr	r5, [sp, #84]	; 0x54
 8011042:	1c6a      	adds	r2, r5, #1
 8011044:	9215      	str	r2, [sp, #84]	; 0x54
 8011046:	786a      	ldrb	r2, [r5, #1]
 8011048:	2a2b      	cmp	r2, #43	; 0x2b
 801104a:	d074      	beq.n	8011136 <_strtod_l+0x27e>
 801104c:	2a2d      	cmp	r2, #45	; 0x2d
 801104e:	d078      	beq.n	8011142 <_strtod_l+0x28a>
 8011050:	f04f 0c00 	mov.w	ip, #0
 8011054:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 8011058:	2909      	cmp	r1, #9
 801105a:	d97f      	bls.n	801115c <_strtod_l+0x2a4>
 801105c:	9515      	str	r5, [sp, #84]	; 0x54
 801105e:	2700      	movs	r7, #0
 8011060:	e09e      	b.n	80111a0 <_strtod_l+0x2e8>
 8011062:	2300      	movs	r3, #0
 8011064:	e7c8      	b.n	8010ff8 <_strtod_l+0x140>
 8011066:	f1bb 0f08 	cmp.w	fp, #8
 801106a:	bfd8      	it	le
 801106c:	9909      	ldrle	r1, [sp, #36]	; 0x24
 801106e:	f100 0001 	add.w	r0, r0, #1
 8011072:	bfda      	itte	le
 8011074:	fb02 3301 	mlale	r3, r2, r1, r3
 8011078:	9309      	strle	r3, [sp, #36]	; 0x24
 801107a:	fb02 3a0a 	mlagt	sl, r2, sl, r3
 801107e:	f10b 0b01 	add.w	fp, fp, #1
 8011082:	9015      	str	r0, [sp, #84]	; 0x54
 8011084:	e7c1      	b.n	801100a <_strtod_l+0x152>
 8011086:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8011088:	1c5a      	adds	r2, r3, #1
 801108a:	9215      	str	r2, [sp, #84]	; 0x54
 801108c:	785a      	ldrb	r2, [r3, #1]
 801108e:	f1bb 0f00 	cmp.w	fp, #0
 8011092:	d037      	beq.n	8011104 <_strtod_l+0x24c>
 8011094:	9005      	str	r0, [sp, #20]
 8011096:	465e      	mov	r6, fp
 8011098:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 801109c:	2b09      	cmp	r3, #9
 801109e:	d912      	bls.n	80110c6 <_strtod_l+0x20e>
 80110a0:	2301      	movs	r3, #1
 80110a2:	e7c4      	b.n	801102e <_strtod_l+0x176>
 80110a4:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80110a6:	1c5a      	adds	r2, r3, #1
 80110a8:	9215      	str	r2, [sp, #84]	; 0x54
 80110aa:	785a      	ldrb	r2, [r3, #1]
 80110ac:	3001      	adds	r0, #1
 80110ae:	2a30      	cmp	r2, #48	; 0x30
 80110b0:	d0f8      	beq.n	80110a4 <_strtod_l+0x1ec>
 80110b2:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 80110b6:	2b08      	cmp	r3, #8
 80110b8:	f200 84c1 	bhi.w	8011a3e <_strtod_l+0xb86>
 80110bc:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80110be:	9005      	str	r0, [sp, #20]
 80110c0:	2000      	movs	r0, #0
 80110c2:	930b      	str	r3, [sp, #44]	; 0x2c
 80110c4:	4606      	mov	r6, r0
 80110c6:	3a30      	subs	r2, #48	; 0x30
 80110c8:	f100 0301 	add.w	r3, r0, #1
 80110cc:	d014      	beq.n	80110f8 <_strtod_l+0x240>
 80110ce:	9905      	ldr	r1, [sp, #20]
 80110d0:	4419      	add	r1, r3
 80110d2:	9105      	str	r1, [sp, #20]
 80110d4:	4633      	mov	r3, r6
 80110d6:	eb00 0c06 	add.w	ip, r0, r6
 80110da:	210a      	movs	r1, #10
 80110dc:	4563      	cmp	r3, ip
 80110de:	d113      	bne.n	8011108 <_strtod_l+0x250>
 80110e0:	1833      	adds	r3, r6, r0
 80110e2:	2b08      	cmp	r3, #8
 80110e4:	f106 0601 	add.w	r6, r6, #1
 80110e8:	4406      	add	r6, r0
 80110ea:	dc1a      	bgt.n	8011122 <_strtod_l+0x26a>
 80110ec:	9909      	ldr	r1, [sp, #36]	; 0x24
 80110ee:	230a      	movs	r3, #10
 80110f0:	fb03 2301 	mla	r3, r3, r1, r2
 80110f4:	9309      	str	r3, [sp, #36]	; 0x24
 80110f6:	2300      	movs	r3, #0
 80110f8:	9a15      	ldr	r2, [sp, #84]	; 0x54
 80110fa:	1c51      	adds	r1, r2, #1
 80110fc:	9115      	str	r1, [sp, #84]	; 0x54
 80110fe:	7852      	ldrb	r2, [r2, #1]
 8011100:	4618      	mov	r0, r3
 8011102:	e7c9      	b.n	8011098 <_strtod_l+0x1e0>
 8011104:	4658      	mov	r0, fp
 8011106:	e7d2      	b.n	80110ae <_strtod_l+0x1f6>
 8011108:	2b08      	cmp	r3, #8
 801110a:	f103 0301 	add.w	r3, r3, #1
 801110e:	dc03      	bgt.n	8011118 <_strtod_l+0x260>
 8011110:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8011112:	434f      	muls	r7, r1
 8011114:	9709      	str	r7, [sp, #36]	; 0x24
 8011116:	e7e1      	b.n	80110dc <_strtod_l+0x224>
 8011118:	2b10      	cmp	r3, #16
 801111a:	bfd8      	it	le
 801111c:	fb01 fa0a 	mulle.w	sl, r1, sl
 8011120:	e7dc      	b.n	80110dc <_strtod_l+0x224>
 8011122:	2e10      	cmp	r6, #16
 8011124:	bfdc      	itt	le
 8011126:	230a      	movle	r3, #10
 8011128:	fb03 2a0a 	mlale	sl, r3, sl, r2
 801112c:	e7e3      	b.n	80110f6 <_strtod_l+0x23e>
 801112e:	2300      	movs	r3, #0
 8011130:	9305      	str	r3, [sp, #20]
 8011132:	2301      	movs	r3, #1
 8011134:	e780      	b.n	8011038 <_strtod_l+0x180>
 8011136:	f04f 0c00 	mov.w	ip, #0
 801113a:	1caa      	adds	r2, r5, #2
 801113c:	9215      	str	r2, [sp, #84]	; 0x54
 801113e:	78aa      	ldrb	r2, [r5, #2]
 8011140:	e788      	b.n	8011054 <_strtod_l+0x19c>
 8011142:	f04f 0c01 	mov.w	ip, #1
 8011146:	e7f8      	b.n	801113a <_strtod_l+0x282>
 8011148:	080134c0 	.word	0x080134c0
 801114c:	080134bc 	.word	0x080134bc
 8011150:	7ff00000 	.word	0x7ff00000
 8011154:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8011156:	1c51      	adds	r1, r2, #1
 8011158:	9115      	str	r1, [sp, #84]	; 0x54
 801115a:	7852      	ldrb	r2, [r2, #1]
 801115c:	2a30      	cmp	r2, #48	; 0x30
 801115e:	d0f9      	beq.n	8011154 <_strtod_l+0x29c>
 8011160:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 8011164:	2908      	cmp	r1, #8
 8011166:	f63f af7a 	bhi.w	801105e <_strtod_l+0x1a6>
 801116a:	3a30      	subs	r2, #48	; 0x30
 801116c:	9208      	str	r2, [sp, #32]
 801116e:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8011170:	920c      	str	r2, [sp, #48]	; 0x30
 8011172:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8011174:	1c57      	adds	r7, r2, #1
 8011176:	9715      	str	r7, [sp, #84]	; 0x54
 8011178:	7852      	ldrb	r2, [r2, #1]
 801117a:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 801117e:	f1be 0f09 	cmp.w	lr, #9
 8011182:	d938      	bls.n	80111f6 <_strtod_l+0x33e>
 8011184:	990c      	ldr	r1, [sp, #48]	; 0x30
 8011186:	1a7f      	subs	r7, r7, r1
 8011188:	2f08      	cmp	r7, #8
 801118a:	f644 671f 	movw	r7, #19999	; 0x4e1f
 801118e:	dc03      	bgt.n	8011198 <_strtod_l+0x2e0>
 8011190:	9908      	ldr	r1, [sp, #32]
 8011192:	428f      	cmp	r7, r1
 8011194:	bfa8      	it	ge
 8011196:	460f      	movge	r7, r1
 8011198:	f1bc 0f00 	cmp.w	ip, #0
 801119c:	d000      	beq.n	80111a0 <_strtod_l+0x2e8>
 801119e:	427f      	negs	r7, r7
 80111a0:	2e00      	cmp	r6, #0
 80111a2:	d14f      	bne.n	8011244 <_strtod_l+0x38c>
 80111a4:	9904      	ldr	r1, [sp, #16]
 80111a6:	4301      	orrs	r1, r0
 80111a8:	f47f aec1 	bne.w	8010f2e <_strtod_l+0x76>
 80111ac:	2b00      	cmp	r3, #0
 80111ae:	f47f aedb 	bne.w	8010f68 <_strtod_l+0xb0>
 80111b2:	2a69      	cmp	r2, #105	; 0x69
 80111b4:	d029      	beq.n	801120a <_strtod_l+0x352>
 80111b6:	dc26      	bgt.n	8011206 <_strtod_l+0x34e>
 80111b8:	2a49      	cmp	r2, #73	; 0x49
 80111ba:	d026      	beq.n	801120a <_strtod_l+0x352>
 80111bc:	2a4e      	cmp	r2, #78	; 0x4e
 80111be:	f47f aed3 	bne.w	8010f68 <_strtod_l+0xb0>
 80111c2:	499b      	ldr	r1, [pc, #620]	; (8011430 <_strtod_l+0x578>)
 80111c4:	a815      	add	r0, sp, #84	; 0x54
 80111c6:	f001 f993 	bl	80124f0 <__match>
 80111ca:	2800      	cmp	r0, #0
 80111cc:	f43f aecc 	beq.w	8010f68 <_strtod_l+0xb0>
 80111d0:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80111d2:	781b      	ldrb	r3, [r3, #0]
 80111d4:	2b28      	cmp	r3, #40	; 0x28
 80111d6:	d12f      	bne.n	8011238 <_strtod_l+0x380>
 80111d8:	4996      	ldr	r1, [pc, #600]	; (8011434 <_strtod_l+0x57c>)
 80111da:	aa18      	add	r2, sp, #96	; 0x60
 80111dc:	a815      	add	r0, sp, #84	; 0x54
 80111de:	f001 f99b 	bl	8012518 <__hexnan>
 80111e2:	2805      	cmp	r0, #5
 80111e4:	d128      	bne.n	8011238 <_strtod_l+0x380>
 80111e6:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80111e8:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 80111ec:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 80111f0:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 80111f4:	e69b      	b.n	8010f2e <_strtod_l+0x76>
 80111f6:	9f08      	ldr	r7, [sp, #32]
 80111f8:	210a      	movs	r1, #10
 80111fa:	fb01 2107 	mla	r1, r1, r7, r2
 80111fe:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
 8011202:	9208      	str	r2, [sp, #32]
 8011204:	e7b5      	b.n	8011172 <_strtod_l+0x2ba>
 8011206:	2a6e      	cmp	r2, #110	; 0x6e
 8011208:	e7d9      	b.n	80111be <_strtod_l+0x306>
 801120a:	498b      	ldr	r1, [pc, #556]	; (8011438 <_strtod_l+0x580>)
 801120c:	a815      	add	r0, sp, #84	; 0x54
 801120e:	f001 f96f 	bl	80124f0 <__match>
 8011212:	2800      	cmp	r0, #0
 8011214:	f43f aea8 	beq.w	8010f68 <_strtod_l+0xb0>
 8011218:	9b15      	ldr	r3, [sp, #84]	; 0x54
 801121a:	4988      	ldr	r1, [pc, #544]	; (801143c <_strtod_l+0x584>)
 801121c:	3b01      	subs	r3, #1
 801121e:	a815      	add	r0, sp, #84	; 0x54
 8011220:	9315      	str	r3, [sp, #84]	; 0x54
 8011222:	f001 f965 	bl	80124f0 <__match>
 8011226:	b910      	cbnz	r0, 801122e <_strtod_l+0x376>
 8011228:	9b15      	ldr	r3, [sp, #84]	; 0x54
 801122a:	3301      	adds	r3, #1
 801122c:	9315      	str	r3, [sp, #84]	; 0x54
 801122e:	f8df 921c 	ldr.w	r9, [pc, #540]	; 801144c <_strtod_l+0x594>
 8011232:	f04f 0800 	mov.w	r8, #0
 8011236:	e67a      	b.n	8010f2e <_strtod_l+0x76>
 8011238:	4881      	ldr	r0, [pc, #516]	; (8011440 <_strtod_l+0x588>)
 801123a:	f000 fe75 	bl	8011f28 <nan>
 801123e:	ec59 8b10 	vmov	r8, r9, d0
 8011242:	e674      	b.n	8010f2e <_strtod_l+0x76>
 8011244:	9b05      	ldr	r3, [sp, #20]
 8011246:	9809      	ldr	r0, [sp, #36]	; 0x24
 8011248:	1afb      	subs	r3, r7, r3
 801124a:	f1bb 0f00 	cmp.w	fp, #0
 801124e:	bf08      	it	eq
 8011250:	46b3      	moveq	fp, r6
 8011252:	2e10      	cmp	r6, #16
 8011254:	9308      	str	r3, [sp, #32]
 8011256:	4635      	mov	r5, r6
 8011258:	bfa8      	it	ge
 801125a:	2510      	movge	r5, #16
 801125c:	f7ef f97a 	bl	8000554 <__aeabi_ui2d>
 8011260:	2e09      	cmp	r6, #9
 8011262:	4680      	mov	r8, r0
 8011264:	4689      	mov	r9, r1
 8011266:	dd13      	ble.n	8011290 <_strtod_l+0x3d8>
 8011268:	4b76      	ldr	r3, [pc, #472]	; (8011444 <_strtod_l+0x58c>)
 801126a:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 801126e:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8011272:	f7ef f9e9 	bl	8000648 <__aeabi_dmul>
 8011276:	4680      	mov	r8, r0
 8011278:	4650      	mov	r0, sl
 801127a:	4689      	mov	r9, r1
 801127c:	f7ef f96a 	bl	8000554 <__aeabi_ui2d>
 8011280:	4602      	mov	r2, r0
 8011282:	460b      	mov	r3, r1
 8011284:	4640      	mov	r0, r8
 8011286:	4649      	mov	r1, r9
 8011288:	f7ef f828 	bl	80002dc <__adddf3>
 801128c:	4680      	mov	r8, r0
 801128e:	4689      	mov	r9, r1
 8011290:	2e0f      	cmp	r6, #15
 8011292:	dc38      	bgt.n	8011306 <_strtod_l+0x44e>
 8011294:	9b08      	ldr	r3, [sp, #32]
 8011296:	2b00      	cmp	r3, #0
 8011298:	f43f ae49 	beq.w	8010f2e <_strtod_l+0x76>
 801129c:	dd24      	ble.n	80112e8 <_strtod_l+0x430>
 801129e:	2b16      	cmp	r3, #22
 80112a0:	dc0b      	bgt.n	80112ba <_strtod_l+0x402>
 80112a2:	4968      	ldr	r1, [pc, #416]	; (8011444 <_strtod_l+0x58c>)
 80112a4:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80112a8:	e9d1 0100 	ldrd	r0, r1, [r1]
 80112ac:	4642      	mov	r2, r8
 80112ae:	464b      	mov	r3, r9
 80112b0:	f7ef f9ca 	bl	8000648 <__aeabi_dmul>
 80112b4:	4680      	mov	r8, r0
 80112b6:	4689      	mov	r9, r1
 80112b8:	e639      	b.n	8010f2e <_strtod_l+0x76>
 80112ba:	9a08      	ldr	r2, [sp, #32]
 80112bc:	f1c6 0325 	rsb	r3, r6, #37	; 0x25
 80112c0:	4293      	cmp	r3, r2
 80112c2:	db20      	blt.n	8011306 <_strtod_l+0x44e>
 80112c4:	4c5f      	ldr	r4, [pc, #380]	; (8011444 <_strtod_l+0x58c>)
 80112c6:	f1c6 060f 	rsb	r6, r6, #15
 80112ca:	eb04 01c6 	add.w	r1, r4, r6, lsl #3
 80112ce:	4642      	mov	r2, r8
 80112d0:	464b      	mov	r3, r9
 80112d2:	e9d1 0100 	ldrd	r0, r1, [r1]
 80112d6:	f7ef f9b7 	bl	8000648 <__aeabi_dmul>
 80112da:	9b08      	ldr	r3, [sp, #32]
 80112dc:	1b9e      	subs	r6, r3, r6
 80112de:	eb04 04c6 	add.w	r4, r4, r6, lsl #3
 80112e2:	e9d4 2300 	ldrd	r2, r3, [r4]
 80112e6:	e7e3      	b.n	80112b0 <_strtod_l+0x3f8>
 80112e8:	9b08      	ldr	r3, [sp, #32]
 80112ea:	3316      	adds	r3, #22
 80112ec:	db0b      	blt.n	8011306 <_strtod_l+0x44e>
 80112ee:	9b05      	ldr	r3, [sp, #20]
 80112f0:	1bdf      	subs	r7, r3, r7
 80112f2:	4b54      	ldr	r3, [pc, #336]	; (8011444 <_strtod_l+0x58c>)
 80112f4:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 80112f8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80112fc:	4640      	mov	r0, r8
 80112fe:	4649      	mov	r1, r9
 8011300:	f7ef facc 	bl	800089c <__aeabi_ddiv>
 8011304:	e7d6      	b.n	80112b4 <_strtod_l+0x3fc>
 8011306:	9b08      	ldr	r3, [sp, #32]
 8011308:	1b75      	subs	r5, r6, r5
 801130a:	441d      	add	r5, r3
 801130c:	2d00      	cmp	r5, #0
 801130e:	dd70      	ble.n	80113f2 <_strtod_l+0x53a>
 8011310:	f015 030f 	ands.w	r3, r5, #15
 8011314:	d00a      	beq.n	801132c <_strtod_l+0x474>
 8011316:	494b      	ldr	r1, [pc, #300]	; (8011444 <_strtod_l+0x58c>)
 8011318:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 801131c:	4642      	mov	r2, r8
 801131e:	464b      	mov	r3, r9
 8011320:	e9d1 0100 	ldrd	r0, r1, [r1]
 8011324:	f7ef f990 	bl	8000648 <__aeabi_dmul>
 8011328:	4680      	mov	r8, r0
 801132a:	4689      	mov	r9, r1
 801132c:	f035 050f 	bics.w	r5, r5, #15
 8011330:	d04d      	beq.n	80113ce <_strtod_l+0x516>
 8011332:	f5b5 7f9a 	cmp.w	r5, #308	; 0x134
 8011336:	dd22      	ble.n	801137e <_strtod_l+0x4c6>
 8011338:	2500      	movs	r5, #0
 801133a:	46ab      	mov	fp, r5
 801133c:	9509      	str	r5, [sp, #36]	; 0x24
 801133e:	9505      	str	r5, [sp, #20]
 8011340:	2322      	movs	r3, #34	; 0x22
 8011342:	f8df 9108 	ldr.w	r9, [pc, #264]	; 801144c <_strtod_l+0x594>
 8011346:	6023      	str	r3, [r4, #0]
 8011348:	f04f 0800 	mov.w	r8, #0
 801134c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801134e:	2b00      	cmp	r3, #0
 8011350:	f43f aded 	beq.w	8010f2e <_strtod_l+0x76>
 8011354:	9916      	ldr	r1, [sp, #88]	; 0x58
 8011356:	4620      	mov	r0, r4
 8011358:	f7ff f924 	bl	80105a4 <_Bfree>
 801135c:	9905      	ldr	r1, [sp, #20]
 801135e:	4620      	mov	r0, r4
 8011360:	f7ff f920 	bl	80105a4 <_Bfree>
 8011364:	4659      	mov	r1, fp
 8011366:	4620      	mov	r0, r4
 8011368:	f7ff f91c 	bl	80105a4 <_Bfree>
 801136c:	9909      	ldr	r1, [sp, #36]	; 0x24
 801136e:	4620      	mov	r0, r4
 8011370:	f7ff f918 	bl	80105a4 <_Bfree>
 8011374:	4629      	mov	r1, r5
 8011376:	4620      	mov	r0, r4
 8011378:	f7ff f914 	bl	80105a4 <_Bfree>
 801137c:	e5d7      	b.n	8010f2e <_strtod_l+0x76>
 801137e:	4b32      	ldr	r3, [pc, #200]	; (8011448 <_strtod_l+0x590>)
 8011380:	9304      	str	r3, [sp, #16]
 8011382:	2300      	movs	r3, #0
 8011384:	112d      	asrs	r5, r5, #4
 8011386:	4640      	mov	r0, r8
 8011388:	4649      	mov	r1, r9
 801138a:	469a      	mov	sl, r3
 801138c:	2d01      	cmp	r5, #1
 801138e:	dc21      	bgt.n	80113d4 <_strtod_l+0x51c>
 8011390:	b10b      	cbz	r3, 8011396 <_strtod_l+0x4de>
 8011392:	4680      	mov	r8, r0
 8011394:	4689      	mov	r9, r1
 8011396:	492c      	ldr	r1, [pc, #176]	; (8011448 <_strtod_l+0x590>)
 8011398:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 801139c:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 80113a0:	4642      	mov	r2, r8
 80113a2:	464b      	mov	r3, r9
 80113a4:	e9d1 0100 	ldrd	r0, r1, [r1]
 80113a8:	f7ef f94e 	bl	8000648 <__aeabi_dmul>
 80113ac:	4b27      	ldr	r3, [pc, #156]	; (801144c <_strtod_l+0x594>)
 80113ae:	460a      	mov	r2, r1
 80113b0:	400b      	ands	r3, r1
 80113b2:	4927      	ldr	r1, [pc, #156]	; (8011450 <_strtod_l+0x598>)
 80113b4:	428b      	cmp	r3, r1
 80113b6:	4680      	mov	r8, r0
 80113b8:	d8be      	bhi.n	8011338 <_strtod_l+0x480>
 80113ba:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 80113be:	428b      	cmp	r3, r1
 80113c0:	bf86      	itte	hi
 80113c2:	f8df 9090 	ldrhi.w	r9, [pc, #144]	; 8011454 <_strtod_l+0x59c>
 80113c6:	f04f 38ff 	movhi.w	r8, #4294967295
 80113ca:	f102 7954 	addls.w	r9, r2, #55574528	; 0x3500000
 80113ce:	2300      	movs	r3, #0
 80113d0:	9304      	str	r3, [sp, #16]
 80113d2:	e07b      	b.n	80114cc <_strtod_l+0x614>
 80113d4:	07ea      	lsls	r2, r5, #31
 80113d6:	d505      	bpl.n	80113e4 <_strtod_l+0x52c>
 80113d8:	9b04      	ldr	r3, [sp, #16]
 80113da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80113de:	f7ef f933 	bl	8000648 <__aeabi_dmul>
 80113e2:	2301      	movs	r3, #1
 80113e4:	9a04      	ldr	r2, [sp, #16]
 80113e6:	3208      	adds	r2, #8
 80113e8:	f10a 0a01 	add.w	sl, sl, #1
 80113ec:	106d      	asrs	r5, r5, #1
 80113ee:	9204      	str	r2, [sp, #16]
 80113f0:	e7cc      	b.n	801138c <_strtod_l+0x4d4>
 80113f2:	d0ec      	beq.n	80113ce <_strtod_l+0x516>
 80113f4:	426d      	negs	r5, r5
 80113f6:	f015 020f 	ands.w	r2, r5, #15
 80113fa:	d00a      	beq.n	8011412 <_strtod_l+0x55a>
 80113fc:	4b11      	ldr	r3, [pc, #68]	; (8011444 <_strtod_l+0x58c>)
 80113fe:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8011402:	4640      	mov	r0, r8
 8011404:	4649      	mov	r1, r9
 8011406:	e9d3 2300 	ldrd	r2, r3, [r3]
 801140a:	f7ef fa47 	bl	800089c <__aeabi_ddiv>
 801140e:	4680      	mov	r8, r0
 8011410:	4689      	mov	r9, r1
 8011412:	112d      	asrs	r5, r5, #4
 8011414:	d0db      	beq.n	80113ce <_strtod_l+0x516>
 8011416:	2d1f      	cmp	r5, #31
 8011418:	dd1e      	ble.n	8011458 <_strtod_l+0x5a0>
 801141a:	2500      	movs	r5, #0
 801141c:	46ab      	mov	fp, r5
 801141e:	9509      	str	r5, [sp, #36]	; 0x24
 8011420:	9505      	str	r5, [sp, #20]
 8011422:	2322      	movs	r3, #34	; 0x22
 8011424:	f04f 0800 	mov.w	r8, #0
 8011428:	f04f 0900 	mov.w	r9, #0
 801142c:	6023      	str	r3, [r4, #0]
 801142e:	e78d      	b.n	801134c <_strtod_l+0x494>
 8011430:	080132ae 	.word	0x080132ae
 8011434:	080134d4 	.word	0x080134d4
 8011438:	080132a6 	.word	0x080132a6
 801143c:	080132dd 	.word	0x080132dd
 8011440:	08013564 	.word	0x08013564
 8011444:	080133e8 	.word	0x080133e8
 8011448:	080133c0 	.word	0x080133c0
 801144c:	7ff00000 	.word	0x7ff00000
 8011450:	7ca00000 	.word	0x7ca00000
 8011454:	7fefffff 	.word	0x7fefffff
 8011458:	f015 0310 	ands.w	r3, r5, #16
 801145c:	bf18      	it	ne
 801145e:	236a      	movne	r3, #106	; 0x6a
 8011460:	f8df a3a0 	ldr.w	sl, [pc, #928]	; 8011804 <_strtod_l+0x94c>
 8011464:	9304      	str	r3, [sp, #16]
 8011466:	4640      	mov	r0, r8
 8011468:	4649      	mov	r1, r9
 801146a:	2300      	movs	r3, #0
 801146c:	07ea      	lsls	r2, r5, #31
 801146e:	d504      	bpl.n	801147a <_strtod_l+0x5c2>
 8011470:	e9da 2300 	ldrd	r2, r3, [sl]
 8011474:	f7ef f8e8 	bl	8000648 <__aeabi_dmul>
 8011478:	2301      	movs	r3, #1
 801147a:	106d      	asrs	r5, r5, #1
 801147c:	f10a 0a08 	add.w	sl, sl, #8
 8011480:	d1f4      	bne.n	801146c <_strtod_l+0x5b4>
 8011482:	b10b      	cbz	r3, 8011488 <_strtod_l+0x5d0>
 8011484:	4680      	mov	r8, r0
 8011486:	4689      	mov	r9, r1
 8011488:	9b04      	ldr	r3, [sp, #16]
 801148a:	b1bb      	cbz	r3, 80114bc <_strtod_l+0x604>
 801148c:	f3c9 520a 	ubfx	r2, r9, #20, #11
 8011490:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8011494:	2b00      	cmp	r3, #0
 8011496:	4649      	mov	r1, r9
 8011498:	dd10      	ble.n	80114bc <_strtod_l+0x604>
 801149a:	2b1f      	cmp	r3, #31
 801149c:	f340 811e 	ble.w	80116dc <_strtod_l+0x824>
 80114a0:	2b34      	cmp	r3, #52	; 0x34
 80114a2:	bfde      	ittt	le
 80114a4:	f04f 33ff 	movle.w	r3, #4294967295
 80114a8:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 80114ac:	4093      	lslle	r3, r2
 80114ae:	f04f 0800 	mov.w	r8, #0
 80114b2:	bfcc      	ite	gt
 80114b4:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 80114b8:	ea03 0901 	andle.w	r9, r3, r1
 80114bc:	2200      	movs	r2, #0
 80114be:	2300      	movs	r3, #0
 80114c0:	4640      	mov	r0, r8
 80114c2:	4649      	mov	r1, r9
 80114c4:	f7ef fb28 	bl	8000b18 <__aeabi_dcmpeq>
 80114c8:	2800      	cmp	r0, #0
 80114ca:	d1a6      	bne.n	801141a <_strtod_l+0x562>
 80114cc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80114ce:	9300      	str	r3, [sp, #0]
 80114d0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80114d2:	4633      	mov	r3, r6
 80114d4:	465a      	mov	r2, fp
 80114d6:	4620      	mov	r0, r4
 80114d8:	f7ff f8cc 	bl	8010674 <__s2b>
 80114dc:	9009      	str	r0, [sp, #36]	; 0x24
 80114de:	2800      	cmp	r0, #0
 80114e0:	f43f af2a 	beq.w	8011338 <_strtod_l+0x480>
 80114e4:	9a08      	ldr	r2, [sp, #32]
 80114e6:	9b05      	ldr	r3, [sp, #20]
 80114e8:	2a00      	cmp	r2, #0
 80114ea:	eba3 0307 	sub.w	r3, r3, r7
 80114ee:	bfa8      	it	ge
 80114f0:	2300      	movge	r3, #0
 80114f2:	930c      	str	r3, [sp, #48]	; 0x30
 80114f4:	2500      	movs	r5, #0
 80114f6:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 80114fa:	9312      	str	r3, [sp, #72]	; 0x48
 80114fc:	46ab      	mov	fp, r5
 80114fe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011500:	4620      	mov	r0, r4
 8011502:	6859      	ldr	r1, [r3, #4]
 8011504:	f7ff f80e 	bl	8010524 <_Balloc>
 8011508:	9005      	str	r0, [sp, #20]
 801150a:	2800      	cmp	r0, #0
 801150c:	f43f af18 	beq.w	8011340 <_strtod_l+0x488>
 8011510:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011512:	691a      	ldr	r2, [r3, #16]
 8011514:	3202      	adds	r2, #2
 8011516:	f103 010c 	add.w	r1, r3, #12
 801151a:	0092      	lsls	r2, r2, #2
 801151c:	300c      	adds	r0, #12
 801151e:	f7fe f872 	bl	800f606 <memcpy>
 8011522:	ec49 8b10 	vmov	d0, r8, r9
 8011526:	aa18      	add	r2, sp, #96	; 0x60
 8011528:	a917      	add	r1, sp, #92	; 0x5c
 801152a:	4620      	mov	r0, r4
 801152c:	f7ff fbd6 	bl	8010cdc <__d2b>
 8011530:	ec49 8b18 	vmov	d8, r8, r9
 8011534:	9016      	str	r0, [sp, #88]	; 0x58
 8011536:	2800      	cmp	r0, #0
 8011538:	f43f af02 	beq.w	8011340 <_strtod_l+0x488>
 801153c:	2101      	movs	r1, #1
 801153e:	4620      	mov	r0, r4
 8011540:	f7ff f930 	bl	80107a4 <__i2b>
 8011544:	4683      	mov	fp, r0
 8011546:	2800      	cmp	r0, #0
 8011548:	f43f aefa 	beq.w	8011340 <_strtod_l+0x488>
 801154c:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 801154e:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8011550:	2e00      	cmp	r6, #0
 8011552:	bfab      	itete	ge
 8011554:	9b0c      	ldrge	r3, [sp, #48]	; 0x30
 8011556:	9b12      	ldrlt	r3, [sp, #72]	; 0x48
 8011558:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 801155a:	f8dd a030 	ldrlt.w	sl, [sp, #48]	; 0x30
 801155e:	bfac      	ite	ge
 8011560:	eb06 0a03 	addge.w	sl, r6, r3
 8011564:	1b9f      	sublt	r7, r3, r6
 8011566:	9b04      	ldr	r3, [sp, #16]
 8011568:	1af6      	subs	r6, r6, r3
 801156a:	4416      	add	r6, r2
 801156c:	4ba0      	ldr	r3, [pc, #640]	; (80117f0 <_strtod_l+0x938>)
 801156e:	3e01      	subs	r6, #1
 8011570:	429e      	cmp	r6, r3
 8011572:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8011576:	f280 80c4 	bge.w	8011702 <_strtod_l+0x84a>
 801157a:	1b9b      	subs	r3, r3, r6
 801157c:	2b1f      	cmp	r3, #31
 801157e:	eba2 0203 	sub.w	r2, r2, r3
 8011582:	f04f 0101 	mov.w	r1, #1
 8011586:	f300 80b0 	bgt.w	80116ea <_strtod_l+0x832>
 801158a:	fa01 f303 	lsl.w	r3, r1, r3
 801158e:	930e      	str	r3, [sp, #56]	; 0x38
 8011590:	2300      	movs	r3, #0
 8011592:	930d      	str	r3, [sp, #52]	; 0x34
 8011594:	eb0a 0602 	add.w	r6, sl, r2
 8011598:	9b04      	ldr	r3, [sp, #16]
 801159a:	45b2      	cmp	sl, r6
 801159c:	4417      	add	r7, r2
 801159e:	441f      	add	r7, r3
 80115a0:	4653      	mov	r3, sl
 80115a2:	bfa8      	it	ge
 80115a4:	4633      	movge	r3, r6
 80115a6:	42bb      	cmp	r3, r7
 80115a8:	bfa8      	it	ge
 80115aa:	463b      	movge	r3, r7
 80115ac:	2b00      	cmp	r3, #0
 80115ae:	bfc2      	ittt	gt
 80115b0:	1af6      	subgt	r6, r6, r3
 80115b2:	1aff      	subgt	r7, r7, r3
 80115b4:	ebaa 0a03 	subgt.w	sl, sl, r3
 80115b8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80115ba:	2b00      	cmp	r3, #0
 80115bc:	dd17      	ble.n	80115ee <_strtod_l+0x736>
 80115be:	4659      	mov	r1, fp
 80115c0:	461a      	mov	r2, r3
 80115c2:	4620      	mov	r0, r4
 80115c4:	f7ff f9ae 	bl	8010924 <__pow5mult>
 80115c8:	4683      	mov	fp, r0
 80115ca:	2800      	cmp	r0, #0
 80115cc:	f43f aeb8 	beq.w	8011340 <_strtod_l+0x488>
 80115d0:	4601      	mov	r1, r0
 80115d2:	9a16      	ldr	r2, [sp, #88]	; 0x58
 80115d4:	4620      	mov	r0, r4
 80115d6:	f7ff f8fb 	bl	80107d0 <__multiply>
 80115da:	900b      	str	r0, [sp, #44]	; 0x2c
 80115dc:	2800      	cmp	r0, #0
 80115de:	f43f aeaf 	beq.w	8011340 <_strtod_l+0x488>
 80115e2:	9916      	ldr	r1, [sp, #88]	; 0x58
 80115e4:	4620      	mov	r0, r4
 80115e6:	f7fe ffdd 	bl	80105a4 <_Bfree>
 80115ea:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80115ec:	9316      	str	r3, [sp, #88]	; 0x58
 80115ee:	2e00      	cmp	r6, #0
 80115f0:	f300 808c 	bgt.w	801170c <_strtod_l+0x854>
 80115f4:	9b08      	ldr	r3, [sp, #32]
 80115f6:	2b00      	cmp	r3, #0
 80115f8:	dd08      	ble.n	801160c <_strtod_l+0x754>
 80115fa:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80115fc:	9905      	ldr	r1, [sp, #20]
 80115fe:	4620      	mov	r0, r4
 8011600:	f7ff f990 	bl	8010924 <__pow5mult>
 8011604:	9005      	str	r0, [sp, #20]
 8011606:	2800      	cmp	r0, #0
 8011608:	f43f ae9a 	beq.w	8011340 <_strtod_l+0x488>
 801160c:	2f00      	cmp	r7, #0
 801160e:	dd08      	ble.n	8011622 <_strtod_l+0x76a>
 8011610:	9905      	ldr	r1, [sp, #20]
 8011612:	463a      	mov	r2, r7
 8011614:	4620      	mov	r0, r4
 8011616:	f7ff f9df 	bl	80109d8 <__lshift>
 801161a:	9005      	str	r0, [sp, #20]
 801161c:	2800      	cmp	r0, #0
 801161e:	f43f ae8f 	beq.w	8011340 <_strtod_l+0x488>
 8011622:	f1ba 0f00 	cmp.w	sl, #0
 8011626:	dd08      	ble.n	801163a <_strtod_l+0x782>
 8011628:	4659      	mov	r1, fp
 801162a:	4652      	mov	r2, sl
 801162c:	4620      	mov	r0, r4
 801162e:	f7ff f9d3 	bl	80109d8 <__lshift>
 8011632:	4683      	mov	fp, r0
 8011634:	2800      	cmp	r0, #0
 8011636:	f43f ae83 	beq.w	8011340 <_strtod_l+0x488>
 801163a:	9a05      	ldr	r2, [sp, #20]
 801163c:	9916      	ldr	r1, [sp, #88]	; 0x58
 801163e:	4620      	mov	r0, r4
 8011640:	f7ff fa52 	bl	8010ae8 <__mdiff>
 8011644:	4605      	mov	r5, r0
 8011646:	2800      	cmp	r0, #0
 8011648:	f43f ae7a 	beq.w	8011340 <_strtod_l+0x488>
 801164c:	68c3      	ldr	r3, [r0, #12]
 801164e:	930b      	str	r3, [sp, #44]	; 0x2c
 8011650:	2300      	movs	r3, #0
 8011652:	60c3      	str	r3, [r0, #12]
 8011654:	4659      	mov	r1, fp
 8011656:	f7ff fa2b 	bl	8010ab0 <__mcmp>
 801165a:	2800      	cmp	r0, #0
 801165c:	da60      	bge.n	8011720 <_strtod_l+0x868>
 801165e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8011660:	ea53 0308 	orrs.w	r3, r3, r8
 8011664:	f040 8084 	bne.w	8011770 <_strtod_l+0x8b8>
 8011668:	f3c9 0313 	ubfx	r3, r9, #0, #20
 801166c:	2b00      	cmp	r3, #0
 801166e:	d17f      	bne.n	8011770 <_strtod_l+0x8b8>
 8011670:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8011674:	0d1b      	lsrs	r3, r3, #20
 8011676:	051b      	lsls	r3, r3, #20
 8011678:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 801167c:	d978      	bls.n	8011770 <_strtod_l+0x8b8>
 801167e:	696b      	ldr	r3, [r5, #20]
 8011680:	b913      	cbnz	r3, 8011688 <_strtod_l+0x7d0>
 8011682:	692b      	ldr	r3, [r5, #16]
 8011684:	2b01      	cmp	r3, #1
 8011686:	dd73      	ble.n	8011770 <_strtod_l+0x8b8>
 8011688:	4629      	mov	r1, r5
 801168a:	2201      	movs	r2, #1
 801168c:	4620      	mov	r0, r4
 801168e:	f7ff f9a3 	bl	80109d8 <__lshift>
 8011692:	4659      	mov	r1, fp
 8011694:	4605      	mov	r5, r0
 8011696:	f7ff fa0b 	bl	8010ab0 <__mcmp>
 801169a:	2800      	cmp	r0, #0
 801169c:	dd68      	ble.n	8011770 <_strtod_l+0x8b8>
 801169e:	9904      	ldr	r1, [sp, #16]
 80116a0:	4a54      	ldr	r2, [pc, #336]	; (80117f4 <_strtod_l+0x93c>)
 80116a2:	464b      	mov	r3, r9
 80116a4:	2900      	cmp	r1, #0
 80116a6:	f000 8084 	beq.w	80117b2 <_strtod_l+0x8fa>
 80116aa:	ea02 0109 	and.w	r1, r2, r9
 80116ae:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 80116b2:	dc7e      	bgt.n	80117b2 <_strtod_l+0x8fa>
 80116b4:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 80116b8:	f77f aeb3 	ble.w	8011422 <_strtod_l+0x56a>
 80116bc:	4b4e      	ldr	r3, [pc, #312]	; (80117f8 <_strtod_l+0x940>)
 80116be:	4640      	mov	r0, r8
 80116c0:	4649      	mov	r1, r9
 80116c2:	2200      	movs	r2, #0
 80116c4:	f7ee ffc0 	bl	8000648 <__aeabi_dmul>
 80116c8:	4b4a      	ldr	r3, [pc, #296]	; (80117f4 <_strtod_l+0x93c>)
 80116ca:	400b      	ands	r3, r1
 80116cc:	4680      	mov	r8, r0
 80116ce:	4689      	mov	r9, r1
 80116d0:	2b00      	cmp	r3, #0
 80116d2:	f47f ae3f 	bne.w	8011354 <_strtod_l+0x49c>
 80116d6:	2322      	movs	r3, #34	; 0x22
 80116d8:	6023      	str	r3, [r4, #0]
 80116da:	e63b      	b.n	8011354 <_strtod_l+0x49c>
 80116dc:	f04f 32ff 	mov.w	r2, #4294967295
 80116e0:	fa02 f303 	lsl.w	r3, r2, r3
 80116e4:	ea03 0808 	and.w	r8, r3, r8
 80116e8:	e6e8      	b.n	80114bc <_strtod_l+0x604>
 80116ea:	f1c6 467f 	rsb	r6, r6, #4278190080	; 0xff000000
 80116ee:	f506 067f 	add.w	r6, r6, #16711680	; 0xff0000
 80116f2:	f506 467b 	add.w	r6, r6, #64256	; 0xfb00
 80116f6:	36e2      	adds	r6, #226	; 0xe2
 80116f8:	fa01 f306 	lsl.w	r3, r1, r6
 80116fc:	e9cd 310d 	strd	r3, r1, [sp, #52]	; 0x34
 8011700:	e748      	b.n	8011594 <_strtod_l+0x6dc>
 8011702:	2100      	movs	r1, #0
 8011704:	2301      	movs	r3, #1
 8011706:	e9cd 130d 	strd	r1, r3, [sp, #52]	; 0x34
 801170a:	e743      	b.n	8011594 <_strtod_l+0x6dc>
 801170c:	9916      	ldr	r1, [sp, #88]	; 0x58
 801170e:	4632      	mov	r2, r6
 8011710:	4620      	mov	r0, r4
 8011712:	f7ff f961 	bl	80109d8 <__lshift>
 8011716:	9016      	str	r0, [sp, #88]	; 0x58
 8011718:	2800      	cmp	r0, #0
 801171a:	f47f af6b 	bne.w	80115f4 <_strtod_l+0x73c>
 801171e:	e60f      	b.n	8011340 <_strtod_l+0x488>
 8011720:	46ca      	mov	sl, r9
 8011722:	d171      	bne.n	8011808 <_strtod_l+0x950>
 8011724:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8011726:	f3c9 0313 	ubfx	r3, r9, #0, #20
 801172a:	b352      	cbz	r2, 8011782 <_strtod_l+0x8ca>
 801172c:	4a33      	ldr	r2, [pc, #204]	; (80117fc <_strtod_l+0x944>)
 801172e:	4293      	cmp	r3, r2
 8011730:	d12a      	bne.n	8011788 <_strtod_l+0x8d0>
 8011732:	9b04      	ldr	r3, [sp, #16]
 8011734:	4641      	mov	r1, r8
 8011736:	b1fb      	cbz	r3, 8011778 <_strtod_l+0x8c0>
 8011738:	4b2e      	ldr	r3, [pc, #184]	; (80117f4 <_strtod_l+0x93c>)
 801173a:	ea09 0303 	and.w	r3, r9, r3
 801173e:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8011742:	f04f 32ff 	mov.w	r2, #4294967295
 8011746:	d81a      	bhi.n	801177e <_strtod_l+0x8c6>
 8011748:	0d1b      	lsrs	r3, r3, #20
 801174a:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 801174e:	fa02 f303 	lsl.w	r3, r2, r3
 8011752:	4299      	cmp	r1, r3
 8011754:	d118      	bne.n	8011788 <_strtod_l+0x8d0>
 8011756:	4b2a      	ldr	r3, [pc, #168]	; (8011800 <_strtod_l+0x948>)
 8011758:	459a      	cmp	sl, r3
 801175a:	d102      	bne.n	8011762 <_strtod_l+0x8aa>
 801175c:	3101      	adds	r1, #1
 801175e:	f43f adef 	beq.w	8011340 <_strtod_l+0x488>
 8011762:	4b24      	ldr	r3, [pc, #144]	; (80117f4 <_strtod_l+0x93c>)
 8011764:	ea0a 0303 	and.w	r3, sl, r3
 8011768:	f503 1980 	add.w	r9, r3, #1048576	; 0x100000
 801176c:	f04f 0800 	mov.w	r8, #0
 8011770:	9b04      	ldr	r3, [sp, #16]
 8011772:	2b00      	cmp	r3, #0
 8011774:	d1a2      	bne.n	80116bc <_strtod_l+0x804>
 8011776:	e5ed      	b.n	8011354 <_strtod_l+0x49c>
 8011778:	f04f 33ff 	mov.w	r3, #4294967295
 801177c:	e7e9      	b.n	8011752 <_strtod_l+0x89a>
 801177e:	4613      	mov	r3, r2
 8011780:	e7e7      	b.n	8011752 <_strtod_l+0x89a>
 8011782:	ea53 0308 	orrs.w	r3, r3, r8
 8011786:	d08a      	beq.n	801169e <_strtod_l+0x7e6>
 8011788:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801178a:	b1e3      	cbz	r3, 80117c6 <_strtod_l+0x90e>
 801178c:	ea13 0f0a 	tst.w	r3, sl
 8011790:	d0ee      	beq.n	8011770 <_strtod_l+0x8b8>
 8011792:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8011794:	9a04      	ldr	r2, [sp, #16]
 8011796:	4640      	mov	r0, r8
 8011798:	4649      	mov	r1, r9
 801179a:	b1c3      	cbz	r3, 80117ce <_strtod_l+0x916>
 801179c:	f7ff fb6f 	bl	8010e7e <sulp>
 80117a0:	4602      	mov	r2, r0
 80117a2:	460b      	mov	r3, r1
 80117a4:	ec51 0b18 	vmov	r0, r1, d8
 80117a8:	f7ee fd98 	bl	80002dc <__adddf3>
 80117ac:	4680      	mov	r8, r0
 80117ae:	4689      	mov	r9, r1
 80117b0:	e7de      	b.n	8011770 <_strtod_l+0x8b8>
 80117b2:	4013      	ands	r3, r2
 80117b4:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 80117b8:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 80117bc:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 80117c0:	f04f 38ff 	mov.w	r8, #4294967295
 80117c4:	e7d4      	b.n	8011770 <_strtod_l+0x8b8>
 80117c6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80117c8:	ea13 0f08 	tst.w	r3, r8
 80117cc:	e7e0      	b.n	8011790 <_strtod_l+0x8d8>
 80117ce:	f7ff fb56 	bl	8010e7e <sulp>
 80117d2:	4602      	mov	r2, r0
 80117d4:	460b      	mov	r3, r1
 80117d6:	ec51 0b18 	vmov	r0, r1, d8
 80117da:	f7ee fd7d 	bl	80002d8 <__aeabi_dsub>
 80117de:	2200      	movs	r2, #0
 80117e0:	2300      	movs	r3, #0
 80117e2:	4680      	mov	r8, r0
 80117e4:	4689      	mov	r9, r1
 80117e6:	f7ef f997 	bl	8000b18 <__aeabi_dcmpeq>
 80117ea:	2800      	cmp	r0, #0
 80117ec:	d0c0      	beq.n	8011770 <_strtod_l+0x8b8>
 80117ee:	e618      	b.n	8011422 <_strtod_l+0x56a>
 80117f0:	fffffc02 	.word	0xfffffc02
 80117f4:	7ff00000 	.word	0x7ff00000
 80117f8:	39500000 	.word	0x39500000
 80117fc:	000fffff 	.word	0x000fffff
 8011800:	7fefffff 	.word	0x7fefffff
 8011804:	080134e8 	.word	0x080134e8
 8011808:	4659      	mov	r1, fp
 801180a:	4628      	mov	r0, r5
 801180c:	f7ff fac0 	bl	8010d90 <__ratio>
 8011810:	ec57 6b10 	vmov	r6, r7, d0
 8011814:	ee10 0a10 	vmov	r0, s0
 8011818:	2200      	movs	r2, #0
 801181a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 801181e:	4639      	mov	r1, r7
 8011820:	f7ef f98e 	bl	8000b40 <__aeabi_dcmple>
 8011824:	2800      	cmp	r0, #0
 8011826:	d071      	beq.n	801190c <_strtod_l+0xa54>
 8011828:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801182a:	2b00      	cmp	r3, #0
 801182c:	d17c      	bne.n	8011928 <_strtod_l+0xa70>
 801182e:	f1b8 0f00 	cmp.w	r8, #0
 8011832:	d15a      	bne.n	80118ea <_strtod_l+0xa32>
 8011834:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8011838:	2b00      	cmp	r3, #0
 801183a:	d15d      	bne.n	80118f8 <_strtod_l+0xa40>
 801183c:	4b90      	ldr	r3, [pc, #576]	; (8011a80 <_strtod_l+0xbc8>)
 801183e:	2200      	movs	r2, #0
 8011840:	4630      	mov	r0, r6
 8011842:	4639      	mov	r1, r7
 8011844:	f7ef f972 	bl	8000b2c <__aeabi_dcmplt>
 8011848:	2800      	cmp	r0, #0
 801184a:	d15c      	bne.n	8011906 <_strtod_l+0xa4e>
 801184c:	4630      	mov	r0, r6
 801184e:	4639      	mov	r1, r7
 8011850:	4b8c      	ldr	r3, [pc, #560]	; (8011a84 <_strtod_l+0xbcc>)
 8011852:	2200      	movs	r2, #0
 8011854:	f7ee fef8 	bl	8000648 <__aeabi_dmul>
 8011858:	4606      	mov	r6, r0
 801185a:	460f      	mov	r7, r1
 801185c:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 8011860:	9606      	str	r6, [sp, #24]
 8011862:	9307      	str	r3, [sp, #28]
 8011864:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8011868:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 801186c:	4b86      	ldr	r3, [pc, #536]	; (8011a88 <_strtod_l+0xbd0>)
 801186e:	ea0a 0303 	and.w	r3, sl, r3
 8011872:	930d      	str	r3, [sp, #52]	; 0x34
 8011874:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8011876:	4b85      	ldr	r3, [pc, #532]	; (8011a8c <_strtod_l+0xbd4>)
 8011878:	429a      	cmp	r2, r3
 801187a:	f040 8090 	bne.w	801199e <_strtod_l+0xae6>
 801187e:	f1aa 7954 	sub.w	r9, sl, #55574528	; 0x3500000
 8011882:	ec49 8b10 	vmov	d0, r8, r9
 8011886:	f7ff f9b9 	bl	8010bfc <__ulp>
 801188a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 801188e:	ec51 0b10 	vmov	r0, r1, d0
 8011892:	f7ee fed9 	bl	8000648 <__aeabi_dmul>
 8011896:	4642      	mov	r2, r8
 8011898:	464b      	mov	r3, r9
 801189a:	f7ee fd1f 	bl	80002dc <__adddf3>
 801189e:	460b      	mov	r3, r1
 80118a0:	4979      	ldr	r1, [pc, #484]	; (8011a88 <_strtod_l+0xbd0>)
 80118a2:	4a7b      	ldr	r2, [pc, #492]	; (8011a90 <_strtod_l+0xbd8>)
 80118a4:	4019      	ands	r1, r3
 80118a6:	4291      	cmp	r1, r2
 80118a8:	4680      	mov	r8, r0
 80118aa:	d944      	bls.n	8011936 <_strtod_l+0xa7e>
 80118ac:	ee18 2a90 	vmov	r2, s17
 80118b0:	4b78      	ldr	r3, [pc, #480]	; (8011a94 <_strtod_l+0xbdc>)
 80118b2:	429a      	cmp	r2, r3
 80118b4:	d104      	bne.n	80118c0 <_strtod_l+0xa08>
 80118b6:	ee18 3a10 	vmov	r3, s16
 80118ba:	3301      	adds	r3, #1
 80118bc:	f43f ad40 	beq.w	8011340 <_strtod_l+0x488>
 80118c0:	f8df 91d0 	ldr.w	r9, [pc, #464]	; 8011a94 <_strtod_l+0xbdc>
 80118c4:	f04f 38ff 	mov.w	r8, #4294967295
 80118c8:	9916      	ldr	r1, [sp, #88]	; 0x58
 80118ca:	4620      	mov	r0, r4
 80118cc:	f7fe fe6a 	bl	80105a4 <_Bfree>
 80118d0:	9905      	ldr	r1, [sp, #20]
 80118d2:	4620      	mov	r0, r4
 80118d4:	f7fe fe66 	bl	80105a4 <_Bfree>
 80118d8:	4659      	mov	r1, fp
 80118da:	4620      	mov	r0, r4
 80118dc:	f7fe fe62 	bl	80105a4 <_Bfree>
 80118e0:	4629      	mov	r1, r5
 80118e2:	4620      	mov	r0, r4
 80118e4:	f7fe fe5e 	bl	80105a4 <_Bfree>
 80118e8:	e609      	b.n	80114fe <_strtod_l+0x646>
 80118ea:	f1b8 0f01 	cmp.w	r8, #1
 80118ee:	d103      	bne.n	80118f8 <_strtod_l+0xa40>
 80118f0:	f1b9 0f00 	cmp.w	r9, #0
 80118f4:	f43f ad95 	beq.w	8011422 <_strtod_l+0x56a>
 80118f8:	ed9f 7b55 	vldr	d7, [pc, #340]	; 8011a50 <_strtod_l+0xb98>
 80118fc:	4f60      	ldr	r7, [pc, #384]	; (8011a80 <_strtod_l+0xbc8>)
 80118fe:	ed8d 7b06 	vstr	d7, [sp, #24]
 8011902:	2600      	movs	r6, #0
 8011904:	e7ae      	b.n	8011864 <_strtod_l+0x9ac>
 8011906:	4f5f      	ldr	r7, [pc, #380]	; (8011a84 <_strtod_l+0xbcc>)
 8011908:	2600      	movs	r6, #0
 801190a:	e7a7      	b.n	801185c <_strtod_l+0x9a4>
 801190c:	4b5d      	ldr	r3, [pc, #372]	; (8011a84 <_strtod_l+0xbcc>)
 801190e:	4630      	mov	r0, r6
 8011910:	4639      	mov	r1, r7
 8011912:	2200      	movs	r2, #0
 8011914:	f7ee fe98 	bl	8000648 <__aeabi_dmul>
 8011918:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801191a:	4606      	mov	r6, r0
 801191c:	460f      	mov	r7, r1
 801191e:	2b00      	cmp	r3, #0
 8011920:	d09c      	beq.n	801185c <_strtod_l+0x9a4>
 8011922:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8011926:	e79d      	b.n	8011864 <_strtod_l+0x9ac>
 8011928:	ed9f 7b4b 	vldr	d7, [pc, #300]	; 8011a58 <_strtod_l+0xba0>
 801192c:	ed8d 7b06 	vstr	d7, [sp, #24]
 8011930:	ec57 6b17 	vmov	r6, r7, d7
 8011934:	e796      	b.n	8011864 <_strtod_l+0x9ac>
 8011936:	f103 7954 	add.w	r9, r3, #55574528	; 0x3500000
 801193a:	9b04      	ldr	r3, [sp, #16]
 801193c:	46ca      	mov	sl, r9
 801193e:	2b00      	cmp	r3, #0
 8011940:	d1c2      	bne.n	80118c8 <_strtod_l+0xa10>
 8011942:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8011946:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8011948:	0d1b      	lsrs	r3, r3, #20
 801194a:	051b      	lsls	r3, r3, #20
 801194c:	429a      	cmp	r2, r3
 801194e:	d1bb      	bne.n	80118c8 <_strtod_l+0xa10>
 8011950:	4630      	mov	r0, r6
 8011952:	4639      	mov	r1, r7
 8011954:	f7ef f9d8 	bl	8000d08 <__aeabi_d2lz>
 8011958:	f7ee fe48 	bl	80005ec <__aeabi_l2d>
 801195c:	4602      	mov	r2, r0
 801195e:	460b      	mov	r3, r1
 8011960:	4630      	mov	r0, r6
 8011962:	4639      	mov	r1, r7
 8011964:	f7ee fcb8 	bl	80002d8 <__aeabi_dsub>
 8011968:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 801196a:	f3c9 0313 	ubfx	r3, r9, #0, #20
 801196e:	ea43 0308 	orr.w	r3, r3, r8
 8011972:	4313      	orrs	r3, r2
 8011974:	4606      	mov	r6, r0
 8011976:	460f      	mov	r7, r1
 8011978:	d054      	beq.n	8011a24 <_strtod_l+0xb6c>
 801197a:	a339      	add	r3, pc, #228	; (adr r3, 8011a60 <_strtod_l+0xba8>)
 801197c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011980:	f7ef f8d4 	bl	8000b2c <__aeabi_dcmplt>
 8011984:	2800      	cmp	r0, #0
 8011986:	f47f ace5 	bne.w	8011354 <_strtod_l+0x49c>
 801198a:	a337      	add	r3, pc, #220	; (adr r3, 8011a68 <_strtod_l+0xbb0>)
 801198c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011990:	4630      	mov	r0, r6
 8011992:	4639      	mov	r1, r7
 8011994:	f7ef f8e8 	bl	8000b68 <__aeabi_dcmpgt>
 8011998:	2800      	cmp	r0, #0
 801199a:	d095      	beq.n	80118c8 <_strtod_l+0xa10>
 801199c:	e4da      	b.n	8011354 <_strtod_l+0x49c>
 801199e:	9b04      	ldr	r3, [sp, #16]
 80119a0:	b333      	cbz	r3, 80119f0 <_strtod_l+0xb38>
 80119a2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80119a4:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 80119a8:	d822      	bhi.n	80119f0 <_strtod_l+0xb38>
 80119aa:	a331      	add	r3, pc, #196	; (adr r3, 8011a70 <_strtod_l+0xbb8>)
 80119ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80119b0:	4630      	mov	r0, r6
 80119b2:	4639      	mov	r1, r7
 80119b4:	f7ef f8c4 	bl	8000b40 <__aeabi_dcmple>
 80119b8:	b1a0      	cbz	r0, 80119e4 <_strtod_l+0xb2c>
 80119ba:	4639      	mov	r1, r7
 80119bc:	4630      	mov	r0, r6
 80119be:	f7ef f91b 	bl	8000bf8 <__aeabi_d2uiz>
 80119c2:	2801      	cmp	r0, #1
 80119c4:	bf38      	it	cc
 80119c6:	2001      	movcc	r0, #1
 80119c8:	f7ee fdc4 	bl	8000554 <__aeabi_ui2d>
 80119cc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80119ce:	4606      	mov	r6, r0
 80119d0:	460f      	mov	r7, r1
 80119d2:	bb23      	cbnz	r3, 8011a1e <_strtod_l+0xb66>
 80119d4:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80119d8:	9010      	str	r0, [sp, #64]	; 0x40
 80119da:	9311      	str	r3, [sp, #68]	; 0x44
 80119dc:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80119e0:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 80119e4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80119e6:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80119e8:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 80119ec:	1a9b      	subs	r3, r3, r2
 80119ee:	930f      	str	r3, [sp, #60]	; 0x3c
 80119f0:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 80119f4:	eeb0 0a48 	vmov.f32	s0, s16
 80119f8:	eef0 0a68 	vmov.f32	s1, s17
 80119fc:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 8011a00:	f7ff f8fc 	bl	8010bfc <__ulp>
 8011a04:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8011a08:	ec53 2b10 	vmov	r2, r3, d0
 8011a0c:	f7ee fe1c 	bl	8000648 <__aeabi_dmul>
 8011a10:	ec53 2b18 	vmov	r2, r3, d8
 8011a14:	f7ee fc62 	bl	80002dc <__adddf3>
 8011a18:	4680      	mov	r8, r0
 8011a1a:	4689      	mov	r9, r1
 8011a1c:	e78d      	b.n	801193a <_strtod_l+0xa82>
 8011a1e:	e9cd 6710 	strd	r6, r7, [sp, #64]	; 0x40
 8011a22:	e7db      	b.n	80119dc <_strtod_l+0xb24>
 8011a24:	a314      	add	r3, pc, #80	; (adr r3, 8011a78 <_strtod_l+0xbc0>)
 8011a26:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011a2a:	f7ef f87f 	bl	8000b2c <__aeabi_dcmplt>
 8011a2e:	e7b3      	b.n	8011998 <_strtod_l+0xae0>
 8011a30:	2300      	movs	r3, #0
 8011a32:	930a      	str	r3, [sp, #40]	; 0x28
 8011a34:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8011a36:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8011a38:	6013      	str	r3, [r2, #0]
 8011a3a:	f7ff ba7c 	b.w	8010f36 <_strtod_l+0x7e>
 8011a3e:	2a65      	cmp	r2, #101	; 0x65
 8011a40:	f43f ab75 	beq.w	801112e <_strtod_l+0x276>
 8011a44:	2a45      	cmp	r2, #69	; 0x45
 8011a46:	f43f ab72 	beq.w	801112e <_strtod_l+0x276>
 8011a4a:	2301      	movs	r3, #1
 8011a4c:	f7ff bbaa 	b.w	80111a4 <_strtod_l+0x2ec>
 8011a50:	00000000 	.word	0x00000000
 8011a54:	bff00000 	.word	0xbff00000
 8011a58:	00000000 	.word	0x00000000
 8011a5c:	3ff00000 	.word	0x3ff00000
 8011a60:	94a03595 	.word	0x94a03595
 8011a64:	3fdfffff 	.word	0x3fdfffff
 8011a68:	35afe535 	.word	0x35afe535
 8011a6c:	3fe00000 	.word	0x3fe00000
 8011a70:	ffc00000 	.word	0xffc00000
 8011a74:	41dfffff 	.word	0x41dfffff
 8011a78:	94a03595 	.word	0x94a03595
 8011a7c:	3fcfffff 	.word	0x3fcfffff
 8011a80:	3ff00000 	.word	0x3ff00000
 8011a84:	3fe00000 	.word	0x3fe00000
 8011a88:	7ff00000 	.word	0x7ff00000
 8011a8c:	7fe00000 	.word	0x7fe00000
 8011a90:	7c9fffff 	.word	0x7c9fffff
 8011a94:	7fefffff 	.word	0x7fefffff

08011a98 <_strtod_r>:
 8011a98:	4b01      	ldr	r3, [pc, #4]	; (8011aa0 <_strtod_r+0x8>)
 8011a9a:	f7ff ba0d 	b.w	8010eb8 <_strtod_l>
 8011a9e:	bf00      	nop
 8011aa0:	20000068 	.word	0x20000068

08011aa4 <__ssputs_r>:
 8011aa4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011aa8:	688e      	ldr	r6, [r1, #8]
 8011aaa:	461f      	mov	r7, r3
 8011aac:	42be      	cmp	r6, r7
 8011aae:	680b      	ldr	r3, [r1, #0]
 8011ab0:	4682      	mov	sl, r0
 8011ab2:	460c      	mov	r4, r1
 8011ab4:	4690      	mov	r8, r2
 8011ab6:	d82c      	bhi.n	8011b12 <__ssputs_r+0x6e>
 8011ab8:	898a      	ldrh	r2, [r1, #12]
 8011aba:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8011abe:	d026      	beq.n	8011b0e <__ssputs_r+0x6a>
 8011ac0:	6965      	ldr	r5, [r4, #20]
 8011ac2:	6909      	ldr	r1, [r1, #16]
 8011ac4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8011ac8:	eba3 0901 	sub.w	r9, r3, r1
 8011acc:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8011ad0:	1c7b      	adds	r3, r7, #1
 8011ad2:	444b      	add	r3, r9
 8011ad4:	106d      	asrs	r5, r5, #1
 8011ad6:	429d      	cmp	r5, r3
 8011ad8:	bf38      	it	cc
 8011ada:	461d      	movcc	r5, r3
 8011adc:	0553      	lsls	r3, r2, #21
 8011ade:	d527      	bpl.n	8011b30 <__ssputs_r+0x8c>
 8011ae0:	4629      	mov	r1, r5
 8011ae2:	f7fe fc93 	bl	801040c <_malloc_r>
 8011ae6:	4606      	mov	r6, r0
 8011ae8:	b360      	cbz	r0, 8011b44 <__ssputs_r+0xa0>
 8011aea:	6921      	ldr	r1, [r4, #16]
 8011aec:	464a      	mov	r2, r9
 8011aee:	f7fd fd8a 	bl	800f606 <memcpy>
 8011af2:	89a3      	ldrh	r3, [r4, #12]
 8011af4:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8011af8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8011afc:	81a3      	strh	r3, [r4, #12]
 8011afe:	6126      	str	r6, [r4, #16]
 8011b00:	6165      	str	r5, [r4, #20]
 8011b02:	444e      	add	r6, r9
 8011b04:	eba5 0509 	sub.w	r5, r5, r9
 8011b08:	6026      	str	r6, [r4, #0]
 8011b0a:	60a5      	str	r5, [r4, #8]
 8011b0c:	463e      	mov	r6, r7
 8011b0e:	42be      	cmp	r6, r7
 8011b10:	d900      	bls.n	8011b14 <__ssputs_r+0x70>
 8011b12:	463e      	mov	r6, r7
 8011b14:	6820      	ldr	r0, [r4, #0]
 8011b16:	4632      	mov	r2, r6
 8011b18:	4641      	mov	r1, r8
 8011b1a:	f000 f9c9 	bl	8011eb0 <memmove>
 8011b1e:	68a3      	ldr	r3, [r4, #8]
 8011b20:	1b9b      	subs	r3, r3, r6
 8011b22:	60a3      	str	r3, [r4, #8]
 8011b24:	6823      	ldr	r3, [r4, #0]
 8011b26:	4433      	add	r3, r6
 8011b28:	6023      	str	r3, [r4, #0]
 8011b2a:	2000      	movs	r0, #0
 8011b2c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011b30:	462a      	mov	r2, r5
 8011b32:	f000 fd9e 	bl	8012672 <_realloc_r>
 8011b36:	4606      	mov	r6, r0
 8011b38:	2800      	cmp	r0, #0
 8011b3a:	d1e0      	bne.n	8011afe <__ssputs_r+0x5a>
 8011b3c:	6921      	ldr	r1, [r4, #16]
 8011b3e:	4650      	mov	r0, sl
 8011b40:	f7fe fbf0 	bl	8010324 <_free_r>
 8011b44:	230c      	movs	r3, #12
 8011b46:	f8ca 3000 	str.w	r3, [sl]
 8011b4a:	89a3      	ldrh	r3, [r4, #12]
 8011b4c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8011b50:	81a3      	strh	r3, [r4, #12]
 8011b52:	f04f 30ff 	mov.w	r0, #4294967295
 8011b56:	e7e9      	b.n	8011b2c <__ssputs_r+0x88>

08011b58 <_svfiprintf_r>:
 8011b58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011b5c:	4698      	mov	r8, r3
 8011b5e:	898b      	ldrh	r3, [r1, #12]
 8011b60:	061b      	lsls	r3, r3, #24
 8011b62:	b09d      	sub	sp, #116	; 0x74
 8011b64:	4607      	mov	r7, r0
 8011b66:	460d      	mov	r5, r1
 8011b68:	4614      	mov	r4, r2
 8011b6a:	d50e      	bpl.n	8011b8a <_svfiprintf_r+0x32>
 8011b6c:	690b      	ldr	r3, [r1, #16]
 8011b6e:	b963      	cbnz	r3, 8011b8a <_svfiprintf_r+0x32>
 8011b70:	2140      	movs	r1, #64	; 0x40
 8011b72:	f7fe fc4b 	bl	801040c <_malloc_r>
 8011b76:	6028      	str	r0, [r5, #0]
 8011b78:	6128      	str	r0, [r5, #16]
 8011b7a:	b920      	cbnz	r0, 8011b86 <_svfiprintf_r+0x2e>
 8011b7c:	230c      	movs	r3, #12
 8011b7e:	603b      	str	r3, [r7, #0]
 8011b80:	f04f 30ff 	mov.w	r0, #4294967295
 8011b84:	e0d0      	b.n	8011d28 <_svfiprintf_r+0x1d0>
 8011b86:	2340      	movs	r3, #64	; 0x40
 8011b88:	616b      	str	r3, [r5, #20]
 8011b8a:	2300      	movs	r3, #0
 8011b8c:	9309      	str	r3, [sp, #36]	; 0x24
 8011b8e:	2320      	movs	r3, #32
 8011b90:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8011b94:	f8cd 800c 	str.w	r8, [sp, #12]
 8011b98:	2330      	movs	r3, #48	; 0x30
 8011b9a:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8011d40 <_svfiprintf_r+0x1e8>
 8011b9e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8011ba2:	f04f 0901 	mov.w	r9, #1
 8011ba6:	4623      	mov	r3, r4
 8011ba8:	469a      	mov	sl, r3
 8011baa:	f813 2b01 	ldrb.w	r2, [r3], #1
 8011bae:	b10a      	cbz	r2, 8011bb4 <_svfiprintf_r+0x5c>
 8011bb0:	2a25      	cmp	r2, #37	; 0x25
 8011bb2:	d1f9      	bne.n	8011ba8 <_svfiprintf_r+0x50>
 8011bb4:	ebba 0b04 	subs.w	fp, sl, r4
 8011bb8:	d00b      	beq.n	8011bd2 <_svfiprintf_r+0x7a>
 8011bba:	465b      	mov	r3, fp
 8011bbc:	4622      	mov	r2, r4
 8011bbe:	4629      	mov	r1, r5
 8011bc0:	4638      	mov	r0, r7
 8011bc2:	f7ff ff6f 	bl	8011aa4 <__ssputs_r>
 8011bc6:	3001      	adds	r0, #1
 8011bc8:	f000 80a9 	beq.w	8011d1e <_svfiprintf_r+0x1c6>
 8011bcc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8011bce:	445a      	add	r2, fp
 8011bd0:	9209      	str	r2, [sp, #36]	; 0x24
 8011bd2:	f89a 3000 	ldrb.w	r3, [sl]
 8011bd6:	2b00      	cmp	r3, #0
 8011bd8:	f000 80a1 	beq.w	8011d1e <_svfiprintf_r+0x1c6>
 8011bdc:	2300      	movs	r3, #0
 8011bde:	f04f 32ff 	mov.w	r2, #4294967295
 8011be2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8011be6:	f10a 0a01 	add.w	sl, sl, #1
 8011bea:	9304      	str	r3, [sp, #16]
 8011bec:	9307      	str	r3, [sp, #28]
 8011bee:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8011bf2:	931a      	str	r3, [sp, #104]	; 0x68
 8011bf4:	4654      	mov	r4, sl
 8011bf6:	2205      	movs	r2, #5
 8011bf8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011bfc:	4850      	ldr	r0, [pc, #320]	; (8011d40 <_svfiprintf_r+0x1e8>)
 8011bfe:	f7ee fb0f 	bl	8000220 <memchr>
 8011c02:	9a04      	ldr	r2, [sp, #16]
 8011c04:	b9d8      	cbnz	r0, 8011c3e <_svfiprintf_r+0xe6>
 8011c06:	06d0      	lsls	r0, r2, #27
 8011c08:	bf44      	itt	mi
 8011c0a:	2320      	movmi	r3, #32
 8011c0c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8011c10:	0711      	lsls	r1, r2, #28
 8011c12:	bf44      	itt	mi
 8011c14:	232b      	movmi	r3, #43	; 0x2b
 8011c16:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8011c1a:	f89a 3000 	ldrb.w	r3, [sl]
 8011c1e:	2b2a      	cmp	r3, #42	; 0x2a
 8011c20:	d015      	beq.n	8011c4e <_svfiprintf_r+0xf6>
 8011c22:	9a07      	ldr	r2, [sp, #28]
 8011c24:	4654      	mov	r4, sl
 8011c26:	2000      	movs	r0, #0
 8011c28:	f04f 0c0a 	mov.w	ip, #10
 8011c2c:	4621      	mov	r1, r4
 8011c2e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8011c32:	3b30      	subs	r3, #48	; 0x30
 8011c34:	2b09      	cmp	r3, #9
 8011c36:	d94d      	bls.n	8011cd4 <_svfiprintf_r+0x17c>
 8011c38:	b1b0      	cbz	r0, 8011c68 <_svfiprintf_r+0x110>
 8011c3a:	9207      	str	r2, [sp, #28]
 8011c3c:	e014      	b.n	8011c68 <_svfiprintf_r+0x110>
 8011c3e:	eba0 0308 	sub.w	r3, r0, r8
 8011c42:	fa09 f303 	lsl.w	r3, r9, r3
 8011c46:	4313      	orrs	r3, r2
 8011c48:	9304      	str	r3, [sp, #16]
 8011c4a:	46a2      	mov	sl, r4
 8011c4c:	e7d2      	b.n	8011bf4 <_svfiprintf_r+0x9c>
 8011c4e:	9b03      	ldr	r3, [sp, #12]
 8011c50:	1d19      	adds	r1, r3, #4
 8011c52:	681b      	ldr	r3, [r3, #0]
 8011c54:	9103      	str	r1, [sp, #12]
 8011c56:	2b00      	cmp	r3, #0
 8011c58:	bfbb      	ittet	lt
 8011c5a:	425b      	neglt	r3, r3
 8011c5c:	f042 0202 	orrlt.w	r2, r2, #2
 8011c60:	9307      	strge	r3, [sp, #28]
 8011c62:	9307      	strlt	r3, [sp, #28]
 8011c64:	bfb8      	it	lt
 8011c66:	9204      	strlt	r2, [sp, #16]
 8011c68:	7823      	ldrb	r3, [r4, #0]
 8011c6a:	2b2e      	cmp	r3, #46	; 0x2e
 8011c6c:	d10c      	bne.n	8011c88 <_svfiprintf_r+0x130>
 8011c6e:	7863      	ldrb	r3, [r4, #1]
 8011c70:	2b2a      	cmp	r3, #42	; 0x2a
 8011c72:	d134      	bne.n	8011cde <_svfiprintf_r+0x186>
 8011c74:	9b03      	ldr	r3, [sp, #12]
 8011c76:	1d1a      	adds	r2, r3, #4
 8011c78:	681b      	ldr	r3, [r3, #0]
 8011c7a:	9203      	str	r2, [sp, #12]
 8011c7c:	2b00      	cmp	r3, #0
 8011c7e:	bfb8      	it	lt
 8011c80:	f04f 33ff 	movlt.w	r3, #4294967295
 8011c84:	3402      	adds	r4, #2
 8011c86:	9305      	str	r3, [sp, #20]
 8011c88:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 8011d50 <_svfiprintf_r+0x1f8>
 8011c8c:	7821      	ldrb	r1, [r4, #0]
 8011c8e:	2203      	movs	r2, #3
 8011c90:	4650      	mov	r0, sl
 8011c92:	f7ee fac5 	bl	8000220 <memchr>
 8011c96:	b138      	cbz	r0, 8011ca8 <_svfiprintf_r+0x150>
 8011c98:	9b04      	ldr	r3, [sp, #16]
 8011c9a:	eba0 000a 	sub.w	r0, r0, sl
 8011c9e:	2240      	movs	r2, #64	; 0x40
 8011ca0:	4082      	lsls	r2, r0
 8011ca2:	4313      	orrs	r3, r2
 8011ca4:	3401      	adds	r4, #1
 8011ca6:	9304      	str	r3, [sp, #16]
 8011ca8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011cac:	4825      	ldr	r0, [pc, #148]	; (8011d44 <_svfiprintf_r+0x1ec>)
 8011cae:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8011cb2:	2206      	movs	r2, #6
 8011cb4:	f7ee fab4 	bl	8000220 <memchr>
 8011cb8:	2800      	cmp	r0, #0
 8011cba:	d038      	beq.n	8011d2e <_svfiprintf_r+0x1d6>
 8011cbc:	4b22      	ldr	r3, [pc, #136]	; (8011d48 <_svfiprintf_r+0x1f0>)
 8011cbe:	bb1b      	cbnz	r3, 8011d08 <_svfiprintf_r+0x1b0>
 8011cc0:	9b03      	ldr	r3, [sp, #12]
 8011cc2:	3307      	adds	r3, #7
 8011cc4:	f023 0307 	bic.w	r3, r3, #7
 8011cc8:	3308      	adds	r3, #8
 8011cca:	9303      	str	r3, [sp, #12]
 8011ccc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011cce:	4433      	add	r3, r6
 8011cd0:	9309      	str	r3, [sp, #36]	; 0x24
 8011cd2:	e768      	b.n	8011ba6 <_svfiprintf_r+0x4e>
 8011cd4:	fb0c 3202 	mla	r2, ip, r2, r3
 8011cd8:	460c      	mov	r4, r1
 8011cda:	2001      	movs	r0, #1
 8011cdc:	e7a6      	b.n	8011c2c <_svfiprintf_r+0xd4>
 8011cde:	2300      	movs	r3, #0
 8011ce0:	3401      	adds	r4, #1
 8011ce2:	9305      	str	r3, [sp, #20]
 8011ce4:	4619      	mov	r1, r3
 8011ce6:	f04f 0c0a 	mov.w	ip, #10
 8011cea:	4620      	mov	r0, r4
 8011cec:	f810 2b01 	ldrb.w	r2, [r0], #1
 8011cf0:	3a30      	subs	r2, #48	; 0x30
 8011cf2:	2a09      	cmp	r2, #9
 8011cf4:	d903      	bls.n	8011cfe <_svfiprintf_r+0x1a6>
 8011cf6:	2b00      	cmp	r3, #0
 8011cf8:	d0c6      	beq.n	8011c88 <_svfiprintf_r+0x130>
 8011cfa:	9105      	str	r1, [sp, #20]
 8011cfc:	e7c4      	b.n	8011c88 <_svfiprintf_r+0x130>
 8011cfe:	fb0c 2101 	mla	r1, ip, r1, r2
 8011d02:	4604      	mov	r4, r0
 8011d04:	2301      	movs	r3, #1
 8011d06:	e7f0      	b.n	8011cea <_svfiprintf_r+0x192>
 8011d08:	ab03      	add	r3, sp, #12
 8011d0a:	9300      	str	r3, [sp, #0]
 8011d0c:	462a      	mov	r2, r5
 8011d0e:	4b0f      	ldr	r3, [pc, #60]	; (8011d4c <_svfiprintf_r+0x1f4>)
 8011d10:	a904      	add	r1, sp, #16
 8011d12:	4638      	mov	r0, r7
 8011d14:	f7fc fce6 	bl	800e6e4 <_printf_float>
 8011d18:	1c42      	adds	r2, r0, #1
 8011d1a:	4606      	mov	r6, r0
 8011d1c:	d1d6      	bne.n	8011ccc <_svfiprintf_r+0x174>
 8011d1e:	89ab      	ldrh	r3, [r5, #12]
 8011d20:	065b      	lsls	r3, r3, #25
 8011d22:	f53f af2d 	bmi.w	8011b80 <_svfiprintf_r+0x28>
 8011d26:	9809      	ldr	r0, [sp, #36]	; 0x24
 8011d28:	b01d      	add	sp, #116	; 0x74
 8011d2a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011d2e:	ab03      	add	r3, sp, #12
 8011d30:	9300      	str	r3, [sp, #0]
 8011d32:	462a      	mov	r2, r5
 8011d34:	4b05      	ldr	r3, [pc, #20]	; (8011d4c <_svfiprintf_r+0x1f4>)
 8011d36:	a904      	add	r1, sp, #16
 8011d38:	4638      	mov	r0, r7
 8011d3a:	f7fc ff77 	bl	800ec2c <_printf_i>
 8011d3e:	e7eb      	b.n	8011d18 <_svfiprintf_r+0x1c0>
 8011d40:	08013510 	.word	0x08013510
 8011d44:	0801351a 	.word	0x0801351a
 8011d48:	0800e6e5 	.word	0x0800e6e5
 8011d4c:	08011aa5 	.word	0x08011aa5
 8011d50:	08013516 	.word	0x08013516

08011d54 <__sflush_r>:
 8011d54:	898a      	ldrh	r2, [r1, #12]
 8011d56:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011d5a:	4605      	mov	r5, r0
 8011d5c:	0710      	lsls	r0, r2, #28
 8011d5e:	460c      	mov	r4, r1
 8011d60:	d458      	bmi.n	8011e14 <__sflush_r+0xc0>
 8011d62:	684b      	ldr	r3, [r1, #4]
 8011d64:	2b00      	cmp	r3, #0
 8011d66:	dc05      	bgt.n	8011d74 <__sflush_r+0x20>
 8011d68:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8011d6a:	2b00      	cmp	r3, #0
 8011d6c:	dc02      	bgt.n	8011d74 <__sflush_r+0x20>
 8011d6e:	2000      	movs	r0, #0
 8011d70:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011d74:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8011d76:	2e00      	cmp	r6, #0
 8011d78:	d0f9      	beq.n	8011d6e <__sflush_r+0x1a>
 8011d7a:	2300      	movs	r3, #0
 8011d7c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8011d80:	682f      	ldr	r7, [r5, #0]
 8011d82:	6a21      	ldr	r1, [r4, #32]
 8011d84:	602b      	str	r3, [r5, #0]
 8011d86:	d032      	beq.n	8011dee <__sflush_r+0x9a>
 8011d88:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8011d8a:	89a3      	ldrh	r3, [r4, #12]
 8011d8c:	075a      	lsls	r2, r3, #29
 8011d8e:	d505      	bpl.n	8011d9c <__sflush_r+0x48>
 8011d90:	6863      	ldr	r3, [r4, #4]
 8011d92:	1ac0      	subs	r0, r0, r3
 8011d94:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8011d96:	b10b      	cbz	r3, 8011d9c <__sflush_r+0x48>
 8011d98:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8011d9a:	1ac0      	subs	r0, r0, r3
 8011d9c:	2300      	movs	r3, #0
 8011d9e:	4602      	mov	r2, r0
 8011da0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8011da2:	6a21      	ldr	r1, [r4, #32]
 8011da4:	4628      	mov	r0, r5
 8011da6:	47b0      	blx	r6
 8011da8:	1c43      	adds	r3, r0, #1
 8011daa:	89a3      	ldrh	r3, [r4, #12]
 8011dac:	d106      	bne.n	8011dbc <__sflush_r+0x68>
 8011dae:	6829      	ldr	r1, [r5, #0]
 8011db0:	291d      	cmp	r1, #29
 8011db2:	d82b      	bhi.n	8011e0c <__sflush_r+0xb8>
 8011db4:	4a29      	ldr	r2, [pc, #164]	; (8011e5c <__sflush_r+0x108>)
 8011db6:	410a      	asrs	r2, r1
 8011db8:	07d6      	lsls	r6, r2, #31
 8011dba:	d427      	bmi.n	8011e0c <__sflush_r+0xb8>
 8011dbc:	2200      	movs	r2, #0
 8011dbe:	6062      	str	r2, [r4, #4]
 8011dc0:	04d9      	lsls	r1, r3, #19
 8011dc2:	6922      	ldr	r2, [r4, #16]
 8011dc4:	6022      	str	r2, [r4, #0]
 8011dc6:	d504      	bpl.n	8011dd2 <__sflush_r+0x7e>
 8011dc8:	1c42      	adds	r2, r0, #1
 8011dca:	d101      	bne.n	8011dd0 <__sflush_r+0x7c>
 8011dcc:	682b      	ldr	r3, [r5, #0]
 8011dce:	b903      	cbnz	r3, 8011dd2 <__sflush_r+0x7e>
 8011dd0:	6560      	str	r0, [r4, #84]	; 0x54
 8011dd2:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8011dd4:	602f      	str	r7, [r5, #0]
 8011dd6:	2900      	cmp	r1, #0
 8011dd8:	d0c9      	beq.n	8011d6e <__sflush_r+0x1a>
 8011dda:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8011dde:	4299      	cmp	r1, r3
 8011de0:	d002      	beq.n	8011de8 <__sflush_r+0x94>
 8011de2:	4628      	mov	r0, r5
 8011de4:	f7fe fa9e 	bl	8010324 <_free_r>
 8011de8:	2000      	movs	r0, #0
 8011dea:	6360      	str	r0, [r4, #52]	; 0x34
 8011dec:	e7c0      	b.n	8011d70 <__sflush_r+0x1c>
 8011dee:	2301      	movs	r3, #1
 8011df0:	4628      	mov	r0, r5
 8011df2:	47b0      	blx	r6
 8011df4:	1c41      	adds	r1, r0, #1
 8011df6:	d1c8      	bne.n	8011d8a <__sflush_r+0x36>
 8011df8:	682b      	ldr	r3, [r5, #0]
 8011dfa:	2b00      	cmp	r3, #0
 8011dfc:	d0c5      	beq.n	8011d8a <__sflush_r+0x36>
 8011dfe:	2b1d      	cmp	r3, #29
 8011e00:	d001      	beq.n	8011e06 <__sflush_r+0xb2>
 8011e02:	2b16      	cmp	r3, #22
 8011e04:	d101      	bne.n	8011e0a <__sflush_r+0xb6>
 8011e06:	602f      	str	r7, [r5, #0]
 8011e08:	e7b1      	b.n	8011d6e <__sflush_r+0x1a>
 8011e0a:	89a3      	ldrh	r3, [r4, #12]
 8011e0c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8011e10:	81a3      	strh	r3, [r4, #12]
 8011e12:	e7ad      	b.n	8011d70 <__sflush_r+0x1c>
 8011e14:	690f      	ldr	r7, [r1, #16]
 8011e16:	2f00      	cmp	r7, #0
 8011e18:	d0a9      	beq.n	8011d6e <__sflush_r+0x1a>
 8011e1a:	0793      	lsls	r3, r2, #30
 8011e1c:	680e      	ldr	r6, [r1, #0]
 8011e1e:	bf08      	it	eq
 8011e20:	694b      	ldreq	r3, [r1, #20]
 8011e22:	600f      	str	r7, [r1, #0]
 8011e24:	bf18      	it	ne
 8011e26:	2300      	movne	r3, #0
 8011e28:	eba6 0807 	sub.w	r8, r6, r7
 8011e2c:	608b      	str	r3, [r1, #8]
 8011e2e:	f1b8 0f00 	cmp.w	r8, #0
 8011e32:	dd9c      	ble.n	8011d6e <__sflush_r+0x1a>
 8011e34:	6a21      	ldr	r1, [r4, #32]
 8011e36:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8011e38:	4643      	mov	r3, r8
 8011e3a:	463a      	mov	r2, r7
 8011e3c:	4628      	mov	r0, r5
 8011e3e:	47b0      	blx	r6
 8011e40:	2800      	cmp	r0, #0
 8011e42:	dc06      	bgt.n	8011e52 <__sflush_r+0xfe>
 8011e44:	89a3      	ldrh	r3, [r4, #12]
 8011e46:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8011e4a:	81a3      	strh	r3, [r4, #12]
 8011e4c:	f04f 30ff 	mov.w	r0, #4294967295
 8011e50:	e78e      	b.n	8011d70 <__sflush_r+0x1c>
 8011e52:	4407      	add	r7, r0
 8011e54:	eba8 0800 	sub.w	r8, r8, r0
 8011e58:	e7e9      	b.n	8011e2e <__sflush_r+0xda>
 8011e5a:	bf00      	nop
 8011e5c:	dfbffffe 	.word	0xdfbffffe

08011e60 <_fflush_r>:
 8011e60:	b538      	push	{r3, r4, r5, lr}
 8011e62:	690b      	ldr	r3, [r1, #16]
 8011e64:	4605      	mov	r5, r0
 8011e66:	460c      	mov	r4, r1
 8011e68:	b913      	cbnz	r3, 8011e70 <_fflush_r+0x10>
 8011e6a:	2500      	movs	r5, #0
 8011e6c:	4628      	mov	r0, r5
 8011e6e:	bd38      	pop	{r3, r4, r5, pc}
 8011e70:	b118      	cbz	r0, 8011e7a <_fflush_r+0x1a>
 8011e72:	6a03      	ldr	r3, [r0, #32]
 8011e74:	b90b      	cbnz	r3, 8011e7a <_fflush_r+0x1a>
 8011e76:	f7fd fa97 	bl	800f3a8 <__sinit>
 8011e7a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011e7e:	2b00      	cmp	r3, #0
 8011e80:	d0f3      	beq.n	8011e6a <_fflush_r+0xa>
 8011e82:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8011e84:	07d0      	lsls	r0, r2, #31
 8011e86:	d404      	bmi.n	8011e92 <_fflush_r+0x32>
 8011e88:	0599      	lsls	r1, r3, #22
 8011e8a:	d402      	bmi.n	8011e92 <_fflush_r+0x32>
 8011e8c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8011e8e:	f7fd fbb8 	bl	800f602 <__retarget_lock_acquire_recursive>
 8011e92:	4628      	mov	r0, r5
 8011e94:	4621      	mov	r1, r4
 8011e96:	f7ff ff5d 	bl	8011d54 <__sflush_r>
 8011e9a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8011e9c:	07da      	lsls	r2, r3, #31
 8011e9e:	4605      	mov	r5, r0
 8011ea0:	d4e4      	bmi.n	8011e6c <_fflush_r+0xc>
 8011ea2:	89a3      	ldrh	r3, [r4, #12]
 8011ea4:	059b      	lsls	r3, r3, #22
 8011ea6:	d4e1      	bmi.n	8011e6c <_fflush_r+0xc>
 8011ea8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8011eaa:	f7fd fbab 	bl	800f604 <__retarget_lock_release_recursive>
 8011eae:	e7dd      	b.n	8011e6c <_fflush_r+0xc>

08011eb0 <memmove>:
 8011eb0:	4288      	cmp	r0, r1
 8011eb2:	b510      	push	{r4, lr}
 8011eb4:	eb01 0402 	add.w	r4, r1, r2
 8011eb8:	d902      	bls.n	8011ec0 <memmove+0x10>
 8011eba:	4284      	cmp	r4, r0
 8011ebc:	4623      	mov	r3, r4
 8011ebe:	d807      	bhi.n	8011ed0 <memmove+0x20>
 8011ec0:	1e43      	subs	r3, r0, #1
 8011ec2:	42a1      	cmp	r1, r4
 8011ec4:	d008      	beq.n	8011ed8 <memmove+0x28>
 8011ec6:	f811 2b01 	ldrb.w	r2, [r1], #1
 8011eca:	f803 2f01 	strb.w	r2, [r3, #1]!
 8011ece:	e7f8      	b.n	8011ec2 <memmove+0x12>
 8011ed0:	4402      	add	r2, r0
 8011ed2:	4601      	mov	r1, r0
 8011ed4:	428a      	cmp	r2, r1
 8011ed6:	d100      	bne.n	8011eda <memmove+0x2a>
 8011ed8:	bd10      	pop	{r4, pc}
 8011eda:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8011ede:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8011ee2:	e7f7      	b.n	8011ed4 <memmove+0x24>

08011ee4 <strncmp>:
 8011ee4:	b510      	push	{r4, lr}
 8011ee6:	b16a      	cbz	r2, 8011f04 <strncmp+0x20>
 8011ee8:	3901      	subs	r1, #1
 8011eea:	1884      	adds	r4, r0, r2
 8011eec:	f810 2b01 	ldrb.w	r2, [r0], #1
 8011ef0:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8011ef4:	429a      	cmp	r2, r3
 8011ef6:	d103      	bne.n	8011f00 <strncmp+0x1c>
 8011ef8:	42a0      	cmp	r0, r4
 8011efa:	d001      	beq.n	8011f00 <strncmp+0x1c>
 8011efc:	2a00      	cmp	r2, #0
 8011efe:	d1f5      	bne.n	8011eec <strncmp+0x8>
 8011f00:	1ad0      	subs	r0, r2, r3
 8011f02:	bd10      	pop	{r4, pc}
 8011f04:	4610      	mov	r0, r2
 8011f06:	e7fc      	b.n	8011f02 <strncmp+0x1e>

08011f08 <_sbrk_r>:
 8011f08:	b538      	push	{r3, r4, r5, lr}
 8011f0a:	4d06      	ldr	r5, [pc, #24]	; (8011f24 <_sbrk_r+0x1c>)
 8011f0c:	2300      	movs	r3, #0
 8011f0e:	4604      	mov	r4, r0
 8011f10:	4608      	mov	r0, r1
 8011f12:	602b      	str	r3, [r5, #0]
 8011f14:	f7f6 fd5a 	bl	80089cc <_sbrk>
 8011f18:	1c43      	adds	r3, r0, #1
 8011f1a:	d102      	bne.n	8011f22 <_sbrk_r+0x1a>
 8011f1c:	682b      	ldr	r3, [r5, #0]
 8011f1e:	b103      	cbz	r3, 8011f22 <_sbrk_r+0x1a>
 8011f20:	6023      	str	r3, [r4, #0]
 8011f22:	bd38      	pop	{r3, r4, r5, pc}
 8011f24:	2000141c 	.word	0x2000141c

08011f28 <nan>:
 8011f28:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8011f30 <nan+0x8>
 8011f2c:	4770      	bx	lr
 8011f2e:	bf00      	nop
 8011f30:	00000000 	.word	0x00000000
 8011f34:	7ff80000 	.word	0x7ff80000

08011f38 <__assert_func>:
 8011f38:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8011f3a:	4614      	mov	r4, r2
 8011f3c:	461a      	mov	r2, r3
 8011f3e:	4b09      	ldr	r3, [pc, #36]	; (8011f64 <__assert_func+0x2c>)
 8011f40:	681b      	ldr	r3, [r3, #0]
 8011f42:	4605      	mov	r5, r0
 8011f44:	68d8      	ldr	r0, [r3, #12]
 8011f46:	b14c      	cbz	r4, 8011f5c <__assert_func+0x24>
 8011f48:	4b07      	ldr	r3, [pc, #28]	; (8011f68 <__assert_func+0x30>)
 8011f4a:	9100      	str	r1, [sp, #0]
 8011f4c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8011f50:	4906      	ldr	r1, [pc, #24]	; (8011f6c <__assert_func+0x34>)
 8011f52:	462b      	mov	r3, r5
 8011f54:	f000 fbca 	bl	80126ec <fiprintf>
 8011f58:	f000 fbda 	bl	8012710 <abort>
 8011f5c:	4b04      	ldr	r3, [pc, #16]	; (8011f70 <__assert_func+0x38>)
 8011f5e:	461c      	mov	r4, r3
 8011f60:	e7f3      	b.n	8011f4a <__assert_func+0x12>
 8011f62:	bf00      	nop
 8011f64:	20000064 	.word	0x20000064
 8011f68:	08013529 	.word	0x08013529
 8011f6c:	08013536 	.word	0x08013536
 8011f70:	08013564 	.word	0x08013564

08011f74 <_calloc_r>:
 8011f74:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8011f76:	fba1 2402 	umull	r2, r4, r1, r2
 8011f7a:	b94c      	cbnz	r4, 8011f90 <_calloc_r+0x1c>
 8011f7c:	4611      	mov	r1, r2
 8011f7e:	9201      	str	r2, [sp, #4]
 8011f80:	f7fe fa44 	bl	801040c <_malloc_r>
 8011f84:	9a01      	ldr	r2, [sp, #4]
 8011f86:	4605      	mov	r5, r0
 8011f88:	b930      	cbnz	r0, 8011f98 <_calloc_r+0x24>
 8011f8a:	4628      	mov	r0, r5
 8011f8c:	b003      	add	sp, #12
 8011f8e:	bd30      	pop	{r4, r5, pc}
 8011f90:	220c      	movs	r2, #12
 8011f92:	6002      	str	r2, [r0, #0]
 8011f94:	2500      	movs	r5, #0
 8011f96:	e7f8      	b.n	8011f8a <_calloc_r+0x16>
 8011f98:	4621      	mov	r1, r4
 8011f9a:	f7fd fa9e 	bl	800f4da <memset>
 8011f9e:	e7f4      	b.n	8011f8a <_calloc_r+0x16>

08011fa0 <rshift>:
 8011fa0:	6903      	ldr	r3, [r0, #16]
 8011fa2:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8011fa6:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8011faa:	ea4f 1261 	mov.w	r2, r1, asr #5
 8011fae:	f100 0414 	add.w	r4, r0, #20
 8011fb2:	dd45      	ble.n	8012040 <rshift+0xa0>
 8011fb4:	f011 011f 	ands.w	r1, r1, #31
 8011fb8:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8011fbc:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8011fc0:	d10c      	bne.n	8011fdc <rshift+0x3c>
 8011fc2:	f100 0710 	add.w	r7, r0, #16
 8011fc6:	4629      	mov	r1, r5
 8011fc8:	42b1      	cmp	r1, r6
 8011fca:	d334      	bcc.n	8012036 <rshift+0x96>
 8011fcc:	1a9b      	subs	r3, r3, r2
 8011fce:	009b      	lsls	r3, r3, #2
 8011fd0:	1eea      	subs	r2, r5, #3
 8011fd2:	4296      	cmp	r6, r2
 8011fd4:	bf38      	it	cc
 8011fd6:	2300      	movcc	r3, #0
 8011fd8:	4423      	add	r3, r4
 8011fda:	e015      	b.n	8012008 <rshift+0x68>
 8011fdc:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8011fe0:	f1c1 0820 	rsb	r8, r1, #32
 8011fe4:	40cf      	lsrs	r7, r1
 8011fe6:	f105 0e04 	add.w	lr, r5, #4
 8011fea:	46a1      	mov	r9, r4
 8011fec:	4576      	cmp	r6, lr
 8011fee:	46f4      	mov	ip, lr
 8011ff0:	d815      	bhi.n	801201e <rshift+0x7e>
 8011ff2:	1a9a      	subs	r2, r3, r2
 8011ff4:	0092      	lsls	r2, r2, #2
 8011ff6:	3a04      	subs	r2, #4
 8011ff8:	3501      	adds	r5, #1
 8011ffa:	42ae      	cmp	r6, r5
 8011ffc:	bf38      	it	cc
 8011ffe:	2200      	movcc	r2, #0
 8012000:	18a3      	adds	r3, r4, r2
 8012002:	50a7      	str	r7, [r4, r2]
 8012004:	b107      	cbz	r7, 8012008 <rshift+0x68>
 8012006:	3304      	adds	r3, #4
 8012008:	1b1a      	subs	r2, r3, r4
 801200a:	42a3      	cmp	r3, r4
 801200c:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8012010:	bf08      	it	eq
 8012012:	2300      	moveq	r3, #0
 8012014:	6102      	str	r2, [r0, #16]
 8012016:	bf08      	it	eq
 8012018:	6143      	streq	r3, [r0, #20]
 801201a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801201e:	f8dc c000 	ldr.w	ip, [ip]
 8012022:	fa0c fc08 	lsl.w	ip, ip, r8
 8012026:	ea4c 0707 	orr.w	r7, ip, r7
 801202a:	f849 7b04 	str.w	r7, [r9], #4
 801202e:	f85e 7b04 	ldr.w	r7, [lr], #4
 8012032:	40cf      	lsrs	r7, r1
 8012034:	e7da      	b.n	8011fec <rshift+0x4c>
 8012036:	f851 cb04 	ldr.w	ip, [r1], #4
 801203a:	f847 cf04 	str.w	ip, [r7, #4]!
 801203e:	e7c3      	b.n	8011fc8 <rshift+0x28>
 8012040:	4623      	mov	r3, r4
 8012042:	e7e1      	b.n	8012008 <rshift+0x68>

08012044 <__hexdig_fun>:
 8012044:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8012048:	2b09      	cmp	r3, #9
 801204a:	d802      	bhi.n	8012052 <__hexdig_fun+0xe>
 801204c:	3820      	subs	r0, #32
 801204e:	b2c0      	uxtb	r0, r0
 8012050:	4770      	bx	lr
 8012052:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8012056:	2b05      	cmp	r3, #5
 8012058:	d801      	bhi.n	801205e <__hexdig_fun+0x1a>
 801205a:	3847      	subs	r0, #71	; 0x47
 801205c:	e7f7      	b.n	801204e <__hexdig_fun+0xa>
 801205e:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8012062:	2b05      	cmp	r3, #5
 8012064:	d801      	bhi.n	801206a <__hexdig_fun+0x26>
 8012066:	3827      	subs	r0, #39	; 0x27
 8012068:	e7f1      	b.n	801204e <__hexdig_fun+0xa>
 801206a:	2000      	movs	r0, #0
 801206c:	4770      	bx	lr
	...

08012070 <__gethex>:
 8012070:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012074:	4617      	mov	r7, r2
 8012076:	680a      	ldr	r2, [r1, #0]
 8012078:	b085      	sub	sp, #20
 801207a:	f102 0b02 	add.w	fp, r2, #2
 801207e:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 8012082:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 8012086:	4681      	mov	r9, r0
 8012088:	468a      	mov	sl, r1
 801208a:	9302      	str	r3, [sp, #8]
 801208c:	32fe      	adds	r2, #254	; 0xfe
 801208e:	eb02 030b 	add.w	r3, r2, fp
 8012092:	46d8      	mov	r8, fp
 8012094:	f81b 0b01 	ldrb.w	r0, [fp], #1
 8012098:	9301      	str	r3, [sp, #4]
 801209a:	2830      	cmp	r0, #48	; 0x30
 801209c:	d0f7      	beq.n	801208e <__gethex+0x1e>
 801209e:	f7ff ffd1 	bl	8012044 <__hexdig_fun>
 80120a2:	4604      	mov	r4, r0
 80120a4:	2800      	cmp	r0, #0
 80120a6:	d138      	bne.n	801211a <__gethex+0xaa>
 80120a8:	49a7      	ldr	r1, [pc, #668]	; (8012348 <__gethex+0x2d8>)
 80120aa:	2201      	movs	r2, #1
 80120ac:	4640      	mov	r0, r8
 80120ae:	f7ff ff19 	bl	8011ee4 <strncmp>
 80120b2:	4606      	mov	r6, r0
 80120b4:	2800      	cmp	r0, #0
 80120b6:	d169      	bne.n	801218c <__gethex+0x11c>
 80120b8:	f898 0001 	ldrb.w	r0, [r8, #1]
 80120bc:	465d      	mov	r5, fp
 80120be:	f7ff ffc1 	bl	8012044 <__hexdig_fun>
 80120c2:	2800      	cmp	r0, #0
 80120c4:	d064      	beq.n	8012190 <__gethex+0x120>
 80120c6:	465a      	mov	r2, fp
 80120c8:	7810      	ldrb	r0, [r2, #0]
 80120ca:	2830      	cmp	r0, #48	; 0x30
 80120cc:	4690      	mov	r8, r2
 80120ce:	f102 0201 	add.w	r2, r2, #1
 80120d2:	d0f9      	beq.n	80120c8 <__gethex+0x58>
 80120d4:	f7ff ffb6 	bl	8012044 <__hexdig_fun>
 80120d8:	2301      	movs	r3, #1
 80120da:	fab0 f480 	clz	r4, r0
 80120de:	0964      	lsrs	r4, r4, #5
 80120e0:	465e      	mov	r6, fp
 80120e2:	9301      	str	r3, [sp, #4]
 80120e4:	4642      	mov	r2, r8
 80120e6:	4615      	mov	r5, r2
 80120e8:	3201      	adds	r2, #1
 80120ea:	7828      	ldrb	r0, [r5, #0]
 80120ec:	f7ff ffaa 	bl	8012044 <__hexdig_fun>
 80120f0:	2800      	cmp	r0, #0
 80120f2:	d1f8      	bne.n	80120e6 <__gethex+0x76>
 80120f4:	4994      	ldr	r1, [pc, #592]	; (8012348 <__gethex+0x2d8>)
 80120f6:	2201      	movs	r2, #1
 80120f8:	4628      	mov	r0, r5
 80120fa:	f7ff fef3 	bl	8011ee4 <strncmp>
 80120fe:	b978      	cbnz	r0, 8012120 <__gethex+0xb0>
 8012100:	b946      	cbnz	r6, 8012114 <__gethex+0xa4>
 8012102:	1c6e      	adds	r6, r5, #1
 8012104:	4632      	mov	r2, r6
 8012106:	4615      	mov	r5, r2
 8012108:	3201      	adds	r2, #1
 801210a:	7828      	ldrb	r0, [r5, #0]
 801210c:	f7ff ff9a 	bl	8012044 <__hexdig_fun>
 8012110:	2800      	cmp	r0, #0
 8012112:	d1f8      	bne.n	8012106 <__gethex+0x96>
 8012114:	1b73      	subs	r3, r6, r5
 8012116:	009e      	lsls	r6, r3, #2
 8012118:	e004      	b.n	8012124 <__gethex+0xb4>
 801211a:	2400      	movs	r4, #0
 801211c:	4626      	mov	r6, r4
 801211e:	e7e1      	b.n	80120e4 <__gethex+0x74>
 8012120:	2e00      	cmp	r6, #0
 8012122:	d1f7      	bne.n	8012114 <__gethex+0xa4>
 8012124:	782b      	ldrb	r3, [r5, #0]
 8012126:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 801212a:	2b50      	cmp	r3, #80	; 0x50
 801212c:	d13d      	bne.n	80121aa <__gethex+0x13a>
 801212e:	786b      	ldrb	r3, [r5, #1]
 8012130:	2b2b      	cmp	r3, #43	; 0x2b
 8012132:	d02f      	beq.n	8012194 <__gethex+0x124>
 8012134:	2b2d      	cmp	r3, #45	; 0x2d
 8012136:	d031      	beq.n	801219c <__gethex+0x12c>
 8012138:	1c69      	adds	r1, r5, #1
 801213a:	f04f 0b00 	mov.w	fp, #0
 801213e:	7808      	ldrb	r0, [r1, #0]
 8012140:	f7ff ff80 	bl	8012044 <__hexdig_fun>
 8012144:	1e42      	subs	r2, r0, #1
 8012146:	b2d2      	uxtb	r2, r2
 8012148:	2a18      	cmp	r2, #24
 801214a:	d82e      	bhi.n	80121aa <__gethex+0x13a>
 801214c:	f1a0 0210 	sub.w	r2, r0, #16
 8012150:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8012154:	f7ff ff76 	bl	8012044 <__hexdig_fun>
 8012158:	f100 3cff 	add.w	ip, r0, #4294967295
 801215c:	fa5f fc8c 	uxtb.w	ip, ip
 8012160:	f1bc 0f18 	cmp.w	ip, #24
 8012164:	d91d      	bls.n	80121a2 <__gethex+0x132>
 8012166:	f1bb 0f00 	cmp.w	fp, #0
 801216a:	d000      	beq.n	801216e <__gethex+0xfe>
 801216c:	4252      	negs	r2, r2
 801216e:	4416      	add	r6, r2
 8012170:	f8ca 1000 	str.w	r1, [sl]
 8012174:	b1dc      	cbz	r4, 80121ae <__gethex+0x13e>
 8012176:	9b01      	ldr	r3, [sp, #4]
 8012178:	2b00      	cmp	r3, #0
 801217a:	bf14      	ite	ne
 801217c:	f04f 0800 	movne.w	r8, #0
 8012180:	f04f 0806 	moveq.w	r8, #6
 8012184:	4640      	mov	r0, r8
 8012186:	b005      	add	sp, #20
 8012188:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801218c:	4645      	mov	r5, r8
 801218e:	4626      	mov	r6, r4
 8012190:	2401      	movs	r4, #1
 8012192:	e7c7      	b.n	8012124 <__gethex+0xb4>
 8012194:	f04f 0b00 	mov.w	fp, #0
 8012198:	1ca9      	adds	r1, r5, #2
 801219a:	e7d0      	b.n	801213e <__gethex+0xce>
 801219c:	f04f 0b01 	mov.w	fp, #1
 80121a0:	e7fa      	b.n	8012198 <__gethex+0x128>
 80121a2:	230a      	movs	r3, #10
 80121a4:	fb03 0002 	mla	r0, r3, r2, r0
 80121a8:	e7d0      	b.n	801214c <__gethex+0xdc>
 80121aa:	4629      	mov	r1, r5
 80121ac:	e7e0      	b.n	8012170 <__gethex+0x100>
 80121ae:	eba5 0308 	sub.w	r3, r5, r8
 80121b2:	3b01      	subs	r3, #1
 80121b4:	4621      	mov	r1, r4
 80121b6:	2b07      	cmp	r3, #7
 80121b8:	dc0a      	bgt.n	80121d0 <__gethex+0x160>
 80121ba:	4648      	mov	r0, r9
 80121bc:	f7fe f9b2 	bl	8010524 <_Balloc>
 80121c0:	4604      	mov	r4, r0
 80121c2:	b940      	cbnz	r0, 80121d6 <__gethex+0x166>
 80121c4:	4b61      	ldr	r3, [pc, #388]	; (801234c <__gethex+0x2dc>)
 80121c6:	4602      	mov	r2, r0
 80121c8:	21e4      	movs	r1, #228	; 0xe4
 80121ca:	4861      	ldr	r0, [pc, #388]	; (8012350 <__gethex+0x2e0>)
 80121cc:	f7ff feb4 	bl	8011f38 <__assert_func>
 80121d0:	3101      	adds	r1, #1
 80121d2:	105b      	asrs	r3, r3, #1
 80121d4:	e7ef      	b.n	80121b6 <__gethex+0x146>
 80121d6:	f100 0a14 	add.w	sl, r0, #20
 80121da:	2300      	movs	r3, #0
 80121dc:	495a      	ldr	r1, [pc, #360]	; (8012348 <__gethex+0x2d8>)
 80121de:	f8cd a004 	str.w	sl, [sp, #4]
 80121e2:	469b      	mov	fp, r3
 80121e4:	45a8      	cmp	r8, r5
 80121e6:	d342      	bcc.n	801226e <__gethex+0x1fe>
 80121e8:	9801      	ldr	r0, [sp, #4]
 80121ea:	f840 bb04 	str.w	fp, [r0], #4
 80121ee:	eba0 000a 	sub.w	r0, r0, sl
 80121f2:	1080      	asrs	r0, r0, #2
 80121f4:	6120      	str	r0, [r4, #16]
 80121f6:	ea4f 1840 	mov.w	r8, r0, lsl #5
 80121fa:	4658      	mov	r0, fp
 80121fc:	f7fe fa84 	bl	8010708 <__hi0bits>
 8012200:	683d      	ldr	r5, [r7, #0]
 8012202:	eba8 0000 	sub.w	r0, r8, r0
 8012206:	42a8      	cmp	r0, r5
 8012208:	dd59      	ble.n	80122be <__gethex+0x24e>
 801220a:	eba0 0805 	sub.w	r8, r0, r5
 801220e:	4641      	mov	r1, r8
 8012210:	4620      	mov	r0, r4
 8012212:	f7fe fe13 	bl	8010e3c <__any_on>
 8012216:	4683      	mov	fp, r0
 8012218:	b1b8      	cbz	r0, 801224a <__gethex+0x1da>
 801221a:	f108 33ff 	add.w	r3, r8, #4294967295
 801221e:	1159      	asrs	r1, r3, #5
 8012220:	f003 021f 	and.w	r2, r3, #31
 8012224:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8012228:	f04f 0b01 	mov.w	fp, #1
 801222c:	fa0b f202 	lsl.w	r2, fp, r2
 8012230:	420a      	tst	r2, r1
 8012232:	d00a      	beq.n	801224a <__gethex+0x1da>
 8012234:	455b      	cmp	r3, fp
 8012236:	dd06      	ble.n	8012246 <__gethex+0x1d6>
 8012238:	f1a8 0102 	sub.w	r1, r8, #2
 801223c:	4620      	mov	r0, r4
 801223e:	f7fe fdfd 	bl	8010e3c <__any_on>
 8012242:	2800      	cmp	r0, #0
 8012244:	d138      	bne.n	80122b8 <__gethex+0x248>
 8012246:	f04f 0b02 	mov.w	fp, #2
 801224a:	4641      	mov	r1, r8
 801224c:	4620      	mov	r0, r4
 801224e:	f7ff fea7 	bl	8011fa0 <rshift>
 8012252:	4446      	add	r6, r8
 8012254:	68bb      	ldr	r3, [r7, #8]
 8012256:	42b3      	cmp	r3, r6
 8012258:	da41      	bge.n	80122de <__gethex+0x26e>
 801225a:	4621      	mov	r1, r4
 801225c:	4648      	mov	r0, r9
 801225e:	f7fe f9a1 	bl	80105a4 <_Bfree>
 8012262:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8012264:	2300      	movs	r3, #0
 8012266:	6013      	str	r3, [r2, #0]
 8012268:	f04f 08a3 	mov.w	r8, #163	; 0xa3
 801226c:	e78a      	b.n	8012184 <__gethex+0x114>
 801226e:	f815 2d01 	ldrb.w	r2, [r5, #-1]!
 8012272:	2a2e      	cmp	r2, #46	; 0x2e
 8012274:	d014      	beq.n	80122a0 <__gethex+0x230>
 8012276:	2b20      	cmp	r3, #32
 8012278:	d106      	bne.n	8012288 <__gethex+0x218>
 801227a:	9b01      	ldr	r3, [sp, #4]
 801227c:	f843 bb04 	str.w	fp, [r3], #4
 8012280:	f04f 0b00 	mov.w	fp, #0
 8012284:	9301      	str	r3, [sp, #4]
 8012286:	465b      	mov	r3, fp
 8012288:	7828      	ldrb	r0, [r5, #0]
 801228a:	9303      	str	r3, [sp, #12]
 801228c:	f7ff feda 	bl	8012044 <__hexdig_fun>
 8012290:	9b03      	ldr	r3, [sp, #12]
 8012292:	f000 000f 	and.w	r0, r0, #15
 8012296:	4098      	lsls	r0, r3
 8012298:	ea4b 0b00 	orr.w	fp, fp, r0
 801229c:	3304      	adds	r3, #4
 801229e:	e7a1      	b.n	80121e4 <__gethex+0x174>
 80122a0:	45a8      	cmp	r8, r5
 80122a2:	d8e8      	bhi.n	8012276 <__gethex+0x206>
 80122a4:	2201      	movs	r2, #1
 80122a6:	4628      	mov	r0, r5
 80122a8:	9303      	str	r3, [sp, #12]
 80122aa:	f7ff fe1b 	bl	8011ee4 <strncmp>
 80122ae:	4926      	ldr	r1, [pc, #152]	; (8012348 <__gethex+0x2d8>)
 80122b0:	9b03      	ldr	r3, [sp, #12]
 80122b2:	2800      	cmp	r0, #0
 80122b4:	d1df      	bne.n	8012276 <__gethex+0x206>
 80122b6:	e795      	b.n	80121e4 <__gethex+0x174>
 80122b8:	f04f 0b03 	mov.w	fp, #3
 80122bc:	e7c5      	b.n	801224a <__gethex+0x1da>
 80122be:	da0b      	bge.n	80122d8 <__gethex+0x268>
 80122c0:	eba5 0800 	sub.w	r8, r5, r0
 80122c4:	4621      	mov	r1, r4
 80122c6:	4642      	mov	r2, r8
 80122c8:	4648      	mov	r0, r9
 80122ca:	f7fe fb85 	bl	80109d8 <__lshift>
 80122ce:	eba6 0608 	sub.w	r6, r6, r8
 80122d2:	4604      	mov	r4, r0
 80122d4:	f100 0a14 	add.w	sl, r0, #20
 80122d8:	f04f 0b00 	mov.w	fp, #0
 80122dc:	e7ba      	b.n	8012254 <__gethex+0x1e4>
 80122de:	687b      	ldr	r3, [r7, #4]
 80122e0:	42b3      	cmp	r3, r6
 80122e2:	dd73      	ble.n	80123cc <__gethex+0x35c>
 80122e4:	1b9e      	subs	r6, r3, r6
 80122e6:	42b5      	cmp	r5, r6
 80122e8:	dc34      	bgt.n	8012354 <__gethex+0x2e4>
 80122ea:	68fb      	ldr	r3, [r7, #12]
 80122ec:	2b02      	cmp	r3, #2
 80122ee:	d023      	beq.n	8012338 <__gethex+0x2c8>
 80122f0:	2b03      	cmp	r3, #3
 80122f2:	d025      	beq.n	8012340 <__gethex+0x2d0>
 80122f4:	2b01      	cmp	r3, #1
 80122f6:	d115      	bne.n	8012324 <__gethex+0x2b4>
 80122f8:	42b5      	cmp	r5, r6
 80122fa:	d113      	bne.n	8012324 <__gethex+0x2b4>
 80122fc:	2d01      	cmp	r5, #1
 80122fe:	d10b      	bne.n	8012318 <__gethex+0x2a8>
 8012300:	9a02      	ldr	r2, [sp, #8]
 8012302:	687b      	ldr	r3, [r7, #4]
 8012304:	6013      	str	r3, [r2, #0]
 8012306:	2301      	movs	r3, #1
 8012308:	6123      	str	r3, [r4, #16]
 801230a:	f8ca 3000 	str.w	r3, [sl]
 801230e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8012310:	f04f 0862 	mov.w	r8, #98	; 0x62
 8012314:	601c      	str	r4, [r3, #0]
 8012316:	e735      	b.n	8012184 <__gethex+0x114>
 8012318:	1e69      	subs	r1, r5, #1
 801231a:	4620      	mov	r0, r4
 801231c:	f7fe fd8e 	bl	8010e3c <__any_on>
 8012320:	2800      	cmp	r0, #0
 8012322:	d1ed      	bne.n	8012300 <__gethex+0x290>
 8012324:	4621      	mov	r1, r4
 8012326:	4648      	mov	r0, r9
 8012328:	f7fe f93c 	bl	80105a4 <_Bfree>
 801232c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 801232e:	2300      	movs	r3, #0
 8012330:	6013      	str	r3, [r2, #0]
 8012332:	f04f 0850 	mov.w	r8, #80	; 0x50
 8012336:	e725      	b.n	8012184 <__gethex+0x114>
 8012338:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 801233a:	2b00      	cmp	r3, #0
 801233c:	d1f2      	bne.n	8012324 <__gethex+0x2b4>
 801233e:	e7df      	b.n	8012300 <__gethex+0x290>
 8012340:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8012342:	2b00      	cmp	r3, #0
 8012344:	d1dc      	bne.n	8012300 <__gethex+0x290>
 8012346:	e7ed      	b.n	8012324 <__gethex+0x2b4>
 8012348:	080134bc 	.word	0x080134bc
 801234c:	08013356 	.word	0x08013356
 8012350:	08013565 	.word	0x08013565
 8012354:	f106 38ff 	add.w	r8, r6, #4294967295
 8012358:	f1bb 0f00 	cmp.w	fp, #0
 801235c:	d133      	bne.n	80123c6 <__gethex+0x356>
 801235e:	f1b8 0f00 	cmp.w	r8, #0
 8012362:	d004      	beq.n	801236e <__gethex+0x2fe>
 8012364:	4641      	mov	r1, r8
 8012366:	4620      	mov	r0, r4
 8012368:	f7fe fd68 	bl	8010e3c <__any_on>
 801236c:	4683      	mov	fp, r0
 801236e:	ea4f 1268 	mov.w	r2, r8, asr #5
 8012372:	2301      	movs	r3, #1
 8012374:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8012378:	f008 081f 	and.w	r8, r8, #31
 801237c:	fa03 f308 	lsl.w	r3, r3, r8
 8012380:	4213      	tst	r3, r2
 8012382:	4631      	mov	r1, r6
 8012384:	4620      	mov	r0, r4
 8012386:	bf18      	it	ne
 8012388:	f04b 0b02 	orrne.w	fp, fp, #2
 801238c:	1bad      	subs	r5, r5, r6
 801238e:	f7ff fe07 	bl	8011fa0 <rshift>
 8012392:	687e      	ldr	r6, [r7, #4]
 8012394:	f04f 0802 	mov.w	r8, #2
 8012398:	f1bb 0f00 	cmp.w	fp, #0
 801239c:	d04a      	beq.n	8012434 <__gethex+0x3c4>
 801239e:	68fb      	ldr	r3, [r7, #12]
 80123a0:	2b02      	cmp	r3, #2
 80123a2:	d016      	beq.n	80123d2 <__gethex+0x362>
 80123a4:	2b03      	cmp	r3, #3
 80123a6:	d018      	beq.n	80123da <__gethex+0x36a>
 80123a8:	2b01      	cmp	r3, #1
 80123aa:	d109      	bne.n	80123c0 <__gethex+0x350>
 80123ac:	f01b 0f02 	tst.w	fp, #2
 80123b0:	d006      	beq.n	80123c0 <__gethex+0x350>
 80123b2:	f8da 3000 	ldr.w	r3, [sl]
 80123b6:	ea4b 0b03 	orr.w	fp, fp, r3
 80123ba:	f01b 0f01 	tst.w	fp, #1
 80123be:	d10f      	bne.n	80123e0 <__gethex+0x370>
 80123c0:	f048 0810 	orr.w	r8, r8, #16
 80123c4:	e036      	b.n	8012434 <__gethex+0x3c4>
 80123c6:	f04f 0b01 	mov.w	fp, #1
 80123ca:	e7d0      	b.n	801236e <__gethex+0x2fe>
 80123cc:	f04f 0801 	mov.w	r8, #1
 80123d0:	e7e2      	b.n	8012398 <__gethex+0x328>
 80123d2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80123d4:	f1c3 0301 	rsb	r3, r3, #1
 80123d8:	930f      	str	r3, [sp, #60]	; 0x3c
 80123da:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80123dc:	2b00      	cmp	r3, #0
 80123de:	d0ef      	beq.n	80123c0 <__gethex+0x350>
 80123e0:	f8d4 b010 	ldr.w	fp, [r4, #16]
 80123e4:	f104 0214 	add.w	r2, r4, #20
 80123e8:	ea4f 038b 	mov.w	r3, fp, lsl #2
 80123ec:	9301      	str	r3, [sp, #4]
 80123ee:	eb02 008b 	add.w	r0, r2, fp, lsl #2
 80123f2:	2300      	movs	r3, #0
 80123f4:	4694      	mov	ip, r2
 80123f6:	f852 1b04 	ldr.w	r1, [r2], #4
 80123fa:	f1b1 3fff 	cmp.w	r1, #4294967295
 80123fe:	d01e      	beq.n	801243e <__gethex+0x3ce>
 8012400:	3101      	adds	r1, #1
 8012402:	f8cc 1000 	str.w	r1, [ip]
 8012406:	f1b8 0f02 	cmp.w	r8, #2
 801240a:	f104 0214 	add.w	r2, r4, #20
 801240e:	d13d      	bne.n	801248c <__gethex+0x41c>
 8012410:	683b      	ldr	r3, [r7, #0]
 8012412:	3b01      	subs	r3, #1
 8012414:	42ab      	cmp	r3, r5
 8012416:	d10b      	bne.n	8012430 <__gethex+0x3c0>
 8012418:	1169      	asrs	r1, r5, #5
 801241a:	2301      	movs	r3, #1
 801241c:	f005 051f 	and.w	r5, r5, #31
 8012420:	fa03 f505 	lsl.w	r5, r3, r5
 8012424:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8012428:	421d      	tst	r5, r3
 801242a:	bf18      	it	ne
 801242c:	f04f 0801 	movne.w	r8, #1
 8012430:	f048 0820 	orr.w	r8, r8, #32
 8012434:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8012436:	601c      	str	r4, [r3, #0]
 8012438:	9b02      	ldr	r3, [sp, #8]
 801243a:	601e      	str	r6, [r3, #0]
 801243c:	e6a2      	b.n	8012184 <__gethex+0x114>
 801243e:	4290      	cmp	r0, r2
 8012440:	f842 3c04 	str.w	r3, [r2, #-4]
 8012444:	d8d6      	bhi.n	80123f4 <__gethex+0x384>
 8012446:	68a2      	ldr	r2, [r4, #8]
 8012448:	4593      	cmp	fp, r2
 801244a:	db17      	blt.n	801247c <__gethex+0x40c>
 801244c:	6861      	ldr	r1, [r4, #4]
 801244e:	4648      	mov	r0, r9
 8012450:	3101      	adds	r1, #1
 8012452:	f7fe f867 	bl	8010524 <_Balloc>
 8012456:	4682      	mov	sl, r0
 8012458:	b918      	cbnz	r0, 8012462 <__gethex+0x3f2>
 801245a:	4b1b      	ldr	r3, [pc, #108]	; (80124c8 <__gethex+0x458>)
 801245c:	4602      	mov	r2, r0
 801245e:	2184      	movs	r1, #132	; 0x84
 8012460:	e6b3      	b.n	80121ca <__gethex+0x15a>
 8012462:	6922      	ldr	r2, [r4, #16]
 8012464:	3202      	adds	r2, #2
 8012466:	f104 010c 	add.w	r1, r4, #12
 801246a:	0092      	lsls	r2, r2, #2
 801246c:	300c      	adds	r0, #12
 801246e:	f7fd f8ca 	bl	800f606 <memcpy>
 8012472:	4621      	mov	r1, r4
 8012474:	4648      	mov	r0, r9
 8012476:	f7fe f895 	bl	80105a4 <_Bfree>
 801247a:	4654      	mov	r4, sl
 801247c:	6922      	ldr	r2, [r4, #16]
 801247e:	1c51      	adds	r1, r2, #1
 8012480:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8012484:	6121      	str	r1, [r4, #16]
 8012486:	2101      	movs	r1, #1
 8012488:	6151      	str	r1, [r2, #20]
 801248a:	e7bc      	b.n	8012406 <__gethex+0x396>
 801248c:	6921      	ldr	r1, [r4, #16]
 801248e:	4559      	cmp	r1, fp
 8012490:	dd0b      	ble.n	80124aa <__gethex+0x43a>
 8012492:	2101      	movs	r1, #1
 8012494:	4620      	mov	r0, r4
 8012496:	f7ff fd83 	bl	8011fa0 <rshift>
 801249a:	68bb      	ldr	r3, [r7, #8]
 801249c:	3601      	adds	r6, #1
 801249e:	42b3      	cmp	r3, r6
 80124a0:	f6ff aedb 	blt.w	801225a <__gethex+0x1ea>
 80124a4:	f04f 0801 	mov.w	r8, #1
 80124a8:	e7c2      	b.n	8012430 <__gethex+0x3c0>
 80124aa:	f015 051f 	ands.w	r5, r5, #31
 80124ae:	d0f9      	beq.n	80124a4 <__gethex+0x434>
 80124b0:	9b01      	ldr	r3, [sp, #4]
 80124b2:	441a      	add	r2, r3
 80124b4:	f1c5 0520 	rsb	r5, r5, #32
 80124b8:	f852 0c04 	ldr.w	r0, [r2, #-4]
 80124bc:	f7fe f924 	bl	8010708 <__hi0bits>
 80124c0:	42a8      	cmp	r0, r5
 80124c2:	dbe6      	blt.n	8012492 <__gethex+0x422>
 80124c4:	e7ee      	b.n	80124a4 <__gethex+0x434>
 80124c6:	bf00      	nop
 80124c8:	08013356 	.word	0x08013356

080124cc <L_shift>:
 80124cc:	f1c2 0208 	rsb	r2, r2, #8
 80124d0:	0092      	lsls	r2, r2, #2
 80124d2:	b570      	push	{r4, r5, r6, lr}
 80124d4:	f1c2 0620 	rsb	r6, r2, #32
 80124d8:	6843      	ldr	r3, [r0, #4]
 80124da:	6804      	ldr	r4, [r0, #0]
 80124dc:	fa03 f506 	lsl.w	r5, r3, r6
 80124e0:	432c      	orrs	r4, r5
 80124e2:	40d3      	lsrs	r3, r2
 80124e4:	6004      	str	r4, [r0, #0]
 80124e6:	f840 3f04 	str.w	r3, [r0, #4]!
 80124ea:	4288      	cmp	r0, r1
 80124ec:	d3f4      	bcc.n	80124d8 <L_shift+0xc>
 80124ee:	bd70      	pop	{r4, r5, r6, pc}

080124f0 <__match>:
 80124f0:	b530      	push	{r4, r5, lr}
 80124f2:	6803      	ldr	r3, [r0, #0]
 80124f4:	3301      	adds	r3, #1
 80124f6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80124fa:	b914      	cbnz	r4, 8012502 <__match+0x12>
 80124fc:	6003      	str	r3, [r0, #0]
 80124fe:	2001      	movs	r0, #1
 8012500:	bd30      	pop	{r4, r5, pc}
 8012502:	f813 2b01 	ldrb.w	r2, [r3], #1
 8012506:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 801250a:	2d19      	cmp	r5, #25
 801250c:	bf98      	it	ls
 801250e:	3220      	addls	r2, #32
 8012510:	42a2      	cmp	r2, r4
 8012512:	d0f0      	beq.n	80124f6 <__match+0x6>
 8012514:	2000      	movs	r0, #0
 8012516:	e7f3      	b.n	8012500 <__match+0x10>

08012518 <__hexnan>:
 8012518:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801251c:	680b      	ldr	r3, [r1, #0]
 801251e:	6801      	ldr	r1, [r0, #0]
 8012520:	115e      	asrs	r6, r3, #5
 8012522:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8012526:	f013 031f 	ands.w	r3, r3, #31
 801252a:	b087      	sub	sp, #28
 801252c:	bf18      	it	ne
 801252e:	3604      	addne	r6, #4
 8012530:	2500      	movs	r5, #0
 8012532:	1f37      	subs	r7, r6, #4
 8012534:	4682      	mov	sl, r0
 8012536:	4690      	mov	r8, r2
 8012538:	9301      	str	r3, [sp, #4]
 801253a:	f846 5c04 	str.w	r5, [r6, #-4]
 801253e:	46b9      	mov	r9, r7
 8012540:	463c      	mov	r4, r7
 8012542:	9502      	str	r5, [sp, #8]
 8012544:	46ab      	mov	fp, r5
 8012546:	784a      	ldrb	r2, [r1, #1]
 8012548:	1c4b      	adds	r3, r1, #1
 801254a:	9303      	str	r3, [sp, #12]
 801254c:	b342      	cbz	r2, 80125a0 <__hexnan+0x88>
 801254e:	4610      	mov	r0, r2
 8012550:	9105      	str	r1, [sp, #20]
 8012552:	9204      	str	r2, [sp, #16]
 8012554:	f7ff fd76 	bl	8012044 <__hexdig_fun>
 8012558:	2800      	cmp	r0, #0
 801255a:	d14f      	bne.n	80125fc <__hexnan+0xe4>
 801255c:	9a04      	ldr	r2, [sp, #16]
 801255e:	9905      	ldr	r1, [sp, #20]
 8012560:	2a20      	cmp	r2, #32
 8012562:	d818      	bhi.n	8012596 <__hexnan+0x7e>
 8012564:	9b02      	ldr	r3, [sp, #8]
 8012566:	459b      	cmp	fp, r3
 8012568:	dd13      	ble.n	8012592 <__hexnan+0x7a>
 801256a:	454c      	cmp	r4, r9
 801256c:	d206      	bcs.n	801257c <__hexnan+0x64>
 801256e:	2d07      	cmp	r5, #7
 8012570:	dc04      	bgt.n	801257c <__hexnan+0x64>
 8012572:	462a      	mov	r2, r5
 8012574:	4649      	mov	r1, r9
 8012576:	4620      	mov	r0, r4
 8012578:	f7ff ffa8 	bl	80124cc <L_shift>
 801257c:	4544      	cmp	r4, r8
 801257e:	d950      	bls.n	8012622 <__hexnan+0x10a>
 8012580:	2300      	movs	r3, #0
 8012582:	f1a4 0904 	sub.w	r9, r4, #4
 8012586:	f844 3c04 	str.w	r3, [r4, #-4]
 801258a:	f8cd b008 	str.w	fp, [sp, #8]
 801258e:	464c      	mov	r4, r9
 8012590:	461d      	mov	r5, r3
 8012592:	9903      	ldr	r1, [sp, #12]
 8012594:	e7d7      	b.n	8012546 <__hexnan+0x2e>
 8012596:	2a29      	cmp	r2, #41	; 0x29
 8012598:	d155      	bne.n	8012646 <__hexnan+0x12e>
 801259a:	3102      	adds	r1, #2
 801259c:	f8ca 1000 	str.w	r1, [sl]
 80125a0:	f1bb 0f00 	cmp.w	fp, #0
 80125a4:	d04f      	beq.n	8012646 <__hexnan+0x12e>
 80125a6:	454c      	cmp	r4, r9
 80125a8:	d206      	bcs.n	80125b8 <__hexnan+0xa0>
 80125aa:	2d07      	cmp	r5, #7
 80125ac:	dc04      	bgt.n	80125b8 <__hexnan+0xa0>
 80125ae:	462a      	mov	r2, r5
 80125b0:	4649      	mov	r1, r9
 80125b2:	4620      	mov	r0, r4
 80125b4:	f7ff ff8a 	bl	80124cc <L_shift>
 80125b8:	4544      	cmp	r4, r8
 80125ba:	d934      	bls.n	8012626 <__hexnan+0x10e>
 80125bc:	f1a8 0204 	sub.w	r2, r8, #4
 80125c0:	4623      	mov	r3, r4
 80125c2:	f853 1b04 	ldr.w	r1, [r3], #4
 80125c6:	f842 1f04 	str.w	r1, [r2, #4]!
 80125ca:	429f      	cmp	r7, r3
 80125cc:	d2f9      	bcs.n	80125c2 <__hexnan+0xaa>
 80125ce:	1b3b      	subs	r3, r7, r4
 80125d0:	f023 0303 	bic.w	r3, r3, #3
 80125d4:	3304      	adds	r3, #4
 80125d6:	3e03      	subs	r6, #3
 80125d8:	3401      	adds	r4, #1
 80125da:	42a6      	cmp	r6, r4
 80125dc:	bf38      	it	cc
 80125de:	2304      	movcc	r3, #4
 80125e0:	4443      	add	r3, r8
 80125e2:	2200      	movs	r2, #0
 80125e4:	f843 2b04 	str.w	r2, [r3], #4
 80125e8:	429f      	cmp	r7, r3
 80125ea:	d2fb      	bcs.n	80125e4 <__hexnan+0xcc>
 80125ec:	683b      	ldr	r3, [r7, #0]
 80125ee:	b91b      	cbnz	r3, 80125f8 <__hexnan+0xe0>
 80125f0:	4547      	cmp	r7, r8
 80125f2:	d126      	bne.n	8012642 <__hexnan+0x12a>
 80125f4:	2301      	movs	r3, #1
 80125f6:	603b      	str	r3, [r7, #0]
 80125f8:	2005      	movs	r0, #5
 80125fa:	e025      	b.n	8012648 <__hexnan+0x130>
 80125fc:	3501      	adds	r5, #1
 80125fe:	2d08      	cmp	r5, #8
 8012600:	f10b 0b01 	add.w	fp, fp, #1
 8012604:	dd06      	ble.n	8012614 <__hexnan+0xfc>
 8012606:	4544      	cmp	r4, r8
 8012608:	d9c3      	bls.n	8012592 <__hexnan+0x7a>
 801260a:	2300      	movs	r3, #0
 801260c:	f844 3c04 	str.w	r3, [r4, #-4]
 8012610:	2501      	movs	r5, #1
 8012612:	3c04      	subs	r4, #4
 8012614:	6822      	ldr	r2, [r4, #0]
 8012616:	f000 000f 	and.w	r0, r0, #15
 801261a:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 801261e:	6020      	str	r0, [r4, #0]
 8012620:	e7b7      	b.n	8012592 <__hexnan+0x7a>
 8012622:	2508      	movs	r5, #8
 8012624:	e7b5      	b.n	8012592 <__hexnan+0x7a>
 8012626:	9b01      	ldr	r3, [sp, #4]
 8012628:	2b00      	cmp	r3, #0
 801262a:	d0df      	beq.n	80125ec <__hexnan+0xd4>
 801262c:	f1c3 0320 	rsb	r3, r3, #32
 8012630:	f04f 32ff 	mov.w	r2, #4294967295
 8012634:	40da      	lsrs	r2, r3
 8012636:	f856 3c04 	ldr.w	r3, [r6, #-4]
 801263a:	4013      	ands	r3, r2
 801263c:	f846 3c04 	str.w	r3, [r6, #-4]
 8012640:	e7d4      	b.n	80125ec <__hexnan+0xd4>
 8012642:	3f04      	subs	r7, #4
 8012644:	e7d2      	b.n	80125ec <__hexnan+0xd4>
 8012646:	2004      	movs	r0, #4
 8012648:	b007      	add	sp, #28
 801264a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0801264e <__ascii_mbtowc>:
 801264e:	b082      	sub	sp, #8
 8012650:	b901      	cbnz	r1, 8012654 <__ascii_mbtowc+0x6>
 8012652:	a901      	add	r1, sp, #4
 8012654:	b142      	cbz	r2, 8012668 <__ascii_mbtowc+0x1a>
 8012656:	b14b      	cbz	r3, 801266c <__ascii_mbtowc+0x1e>
 8012658:	7813      	ldrb	r3, [r2, #0]
 801265a:	600b      	str	r3, [r1, #0]
 801265c:	7812      	ldrb	r2, [r2, #0]
 801265e:	1e10      	subs	r0, r2, #0
 8012660:	bf18      	it	ne
 8012662:	2001      	movne	r0, #1
 8012664:	b002      	add	sp, #8
 8012666:	4770      	bx	lr
 8012668:	4610      	mov	r0, r2
 801266a:	e7fb      	b.n	8012664 <__ascii_mbtowc+0x16>
 801266c:	f06f 0001 	mvn.w	r0, #1
 8012670:	e7f8      	b.n	8012664 <__ascii_mbtowc+0x16>

08012672 <_realloc_r>:
 8012672:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012676:	4680      	mov	r8, r0
 8012678:	4614      	mov	r4, r2
 801267a:	460e      	mov	r6, r1
 801267c:	b921      	cbnz	r1, 8012688 <_realloc_r+0x16>
 801267e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8012682:	4611      	mov	r1, r2
 8012684:	f7fd bec2 	b.w	801040c <_malloc_r>
 8012688:	b92a      	cbnz	r2, 8012696 <_realloc_r+0x24>
 801268a:	f7fd fe4b 	bl	8010324 <_free_r>
 801268e:	4625      	mov	r5, r4
 8012690:	4628      	mov	r0, r5
 8012692:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012696:	f000 f842 	bl	801271e <_malloc_usable_size_r>
 801269a:	4284      	cmp	r4, r0
 801269c:	4607      	mov	r7, r0
 801269e:	d802      	bhi.n	80126a6 <_realloc_r+0x34>
 80126a0:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80126a4:	d812      	bhi.n	80126cc <_realloc_r+0x5a>
 80126a6:	4621      	mov	r1, r4
 80126a8:	4640      	mov	r0, r8
 80126aa:	f7fd feaf 	bl	801040c <_malloc_r>
 80126ae:	4605      	mov	r5, r0
 80126b0:	2800      	cmp	r0, #0
 80126b2:	d0ed      	beq.n	8012690 <_realloc_r+0x1e>
 80126b4:	42bc      	cmp	r4, r7
 80126b6:	4622      	mov	r2, r4
 80126b8:	4631      	mov	r1, r6
 80126ba:	bf28      	it	cs
 80126bc:	463a      	movcs	r2, r7
 80126be:	f7fc ffa2 	bl	800f606 <memcpy>
 80126c2:	4631      	mov	r1, r6
 80126c4:	4640      	mov	r0, r8
 80126c6:	f7fd fe2d 	bl	8010324 <_free_r>
 80126ca:	e7e1      	b.n	8012690 <_realloc_r+0x1e>
 80126cc:	4635      	mov	r5, r6
 80126ce:	e7df      	b.n	8012690 <_realloc_r+0x1e>

080126d0 <__ascii_wctomb>:
 80126d0:	b149      	cbz	r1, 80126e6 <__ascii_wctomb+0x16>
 80126d2:	2aff      	cmp	r2, #255	; 0xff
 80126d4:	bf85      	ittet	hi
 80126d6:	238a      	movhi	r3, #138	; 0x8a
 80126d8:	6003      	strhi	r3, [r0, #0]
 80126da:	700a      	strbls	r2, [r1, #0]
 80126dc:	f04f 30ff 	movhi.w	r0, #4294967295
 80126e0:	bf98      	it	ls
 80126e2:	2001      	movls	r0, #1
 80126e4:	4770      	bx	lr
 80126e6:	4608      	mov	r0, r1
 80126e8:	4770      	bx	lr
	...

080126ec <fiprintf>:
 80126ec:	b40e      	push	{r1, r2, r3}
 80126ee:	b503      	push	{r0, r1, lr}
 80126f0:	4601      	mov	r1, r0
 80126f2:	ab03      	add	r3, sp, #12
 80126f4:	4805      	ldr	r0, [pc, #20]	; (801270c <fiprintf+0x20>)
 80126f6:	f853 2b04 	ldr.w	r2, [r3], #4
 80126fa:	6800      	ldr	r0, [r0, #0]
 80126fc:	9301      	str	r3, [sp, #4]
 80126fe:	f000 f83f 	bl	8012780 <_vfiprintf_r>
 8012702:	b002      	add	sp, #8
 8012704:	f85d eb04 	ldr.w	lr, [sp], #4
 8012708:	b003      	add	sp, #12
 801270a:	4770      	bx	lr
 801270c:	20000064 	.word	0x20000064

08012710 <abort>:
 8012710:	b508      	push	{r3, lr}
 8012712:	2006      	movs	r0, #6
 8012714:	f000 fa0c 	bl	8012b30 <raise>
 8012718:	2001      	movs	r0, #1
 801271a:	f7f6 f8fb 	bl	8008914 <_exit>

0801271e <_malloc_usable_size_r>:
 801271e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8012722:	1f18      	subs	r0, r3, #4
 8012724:	2b00      	cmp	r3, #0
 8012726:	bfbc      	itt	lt
 8012728:	580b      	ldrlt	r3, [r1, r0]
 801272a:	18c0      	addlt	r0, r0, r3
 801272c:	4770      	bx	lr

0801272e <__sfputc_r>:
 801272e:	6893      	ldr	r3, [r2, #8]
 8012730:	3b01      	subs	r3, #1
 8012732:	2b00      	cmp	r3, #0
 8012734:	b410      	push	{r4}
 8012736:	6093      	str	r3, [r2, #8]
 8012738:	da08      	bge.n	801274c <__sfputc_r+0x1e>
 801273a:	6994      	ldr	r4, [r2, #24]
 801273c:	42a3      	cmp	r3, r4
 801273e:	db01      	blt.n	8012744 <__sfputc_r+0x16>
 8012740:	290a      	cmp	r1, #10
 8012742:	d103      	bne.n	801274c <__sfputc_r+0x1e>
 8012744:	f85d 4b04 	ldr.w	r4, [sp], #4
 8012748:	f000 b934 	b.w	80129b4 <__swbuf_r>
 801274c:	6813      	ldr	r3, [r2, #0]
 801274e:	1c58      	adds	r0, r3, #1
 8012750:	6010      	str	r0, [r2, #0]
 8012752:	7019      	strb	r1, [r3, #0]
 8012754:	4608      	mov	r0, r1
 8012756:	f85d 4b04 	ldr.w	r4, [sp], #4
 801275a:	4770      	bx	lr

0801275c <__sfputs_r>:
 801275c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801275e:	4606      	mov	r6, r0
 8012760:	460f      	mov	r7, r1
 8012762:	4614      	mov	r4, r2
 8012764:	18d5      	adds	r5, r2, r3
 8012766:	42ac      	cmp	r4, r5
 8012768:	d101      	bne.n	801276e <__sfputs_r+0x12>
 801276a:	2000      	movs	r0, #0
 801276c:	e007      	b.n	801277e <__sfputs_r+0x22>
 801276e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012772:	463a      	mov	r2, r7
 8012774:	4630      	mov	r0, r6
 8012776:	f7ff ffda 	bl	801272e <__sfputc_r>
 801277a:	1c43      	adds	r3, r0, #1
 801277c:	d1f3      	bne.n	8012766 <__sfputs_r+0xa>
 801277e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08012780 <_vfiprintf_r>:
 8012780:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012784:	460d      	mov	r5, r1
 8012786:	b09d      	sub	sp, #116	; 0x74
 8012788:	4614      	mov	r4, r2
 801278a:	4698      	mov	r8, r3
 801278c:	4606      	mov	r6, r0
 801278e:	b118      	cbz	r0, 8012798 <_vfiprintf_r+0x18>
 8012790:	6a03      	ldr	r3, [r0, #32]
 8012792:	b90b      	cbnz	r3, 8012798 <_vfiprintf_r+0x18>
 8012794:	f7fc fe08 	bl	800f3a8 <__sinit>
 8012798:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 801279a:	07d9      	lsls	r1, r3, #31
 801279c:	d405      	bmi.n	80127aa <_vfiprintf_r+0x2a>
 801279e:	89ab      	ldrh	r3, [r5, #12]
 80127a0:	059a      	lsls	r2, r3, #22
 80127a2:	d402      	bmi.n	80127aa <_vfiprintf_r+0x2a>
 80127a4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80127a6:	f7fc ff2c 	bl	800f602 <__retarget_lock_acquire_recursive>
 80127aa:	89ab      	ldrh	r3, [r5, #12]
 80127ac:	071b      	lsls	r3, r3, #28
 80127ae:	d501      	bpl.n	80127b4 <_vfiprintf_r+0x34>
 80127b0:	692b      	ldr	r3, [r5, #16]
 80127b2:	b99b      	cbnz	r3, 80127dc <_vfiprintf_r+0x5c>
 80127b4:	4629      	mov	r1, r5
 80127b6:	4630      	mov	r0, r6
 80127b8:	f000 f93a 	bl	8012a30 <__swsetup_r>
 80127bc:	b170      	cbz	r0, 80127dc <_vfiprintf_r+0x5c>
 80127be:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80127c0:	07dc      	lsls	r4, r3, #31
 80127c2:	d504      	bpl.n	80127ce <_vfiprintf_r+0x4e>
 80127c4:	f04f 30ff 	mov.w	r0, #4294967295
 80127c8:	b01d      	add	sp, #116	; 0x74
 80127ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80127ce:	89ab      	ldrh	r3, [r5, #12]
 80127d0:	0598      	lsls	r0, r3, #22
 80127d2:	d4f7      	bmi.n	80127c4 <_vfiprintf_r+0x44>
 80127d4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80127d6:	f7fc ff15 	bl	800f604 <__retarget_lock_release_recursive>
 80127da:	e7f3      	b.n	80127c4 <_vfiprintf_r+0x44>
 80127dc:	2300      	movs	r3, #0
 80127de:	9309      	str	r3, [sp, #36]	; 0x24
 80127e0:	2320      	movs	r3, #32
 80127e2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80127e6:	f8cd 800c 	str.w	r8, [sp, #12]
 80127ea:	2330      	movs	r3, #48	; 0x30
 80127ec:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 80129a0 <_vfiprintf_r+0x220>
 80127f0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80127f4:	f04f 0901 	mov.w	r9, #1
 80127f8:	4623      	mov	r3, r4
 80127fa:	469a      	mov	sl, r3
 80127fc:	f813 2b01 	ldrb.w	r2, [r3], #1
 8012800:	b10a      	cbz	r2, 8012806 <_vfiprintf_r+0x86>
 8012802:	2a25      	cmp	r2, #37	; 0x25
 8012804:	d1f9      	bne.n	80127fa <_vfiprintf_r+0x7a>
 8012806:	ebba 0b04 	subs.w	fp, sl, r4
 801280a:	d00b      	beq.n	8012824 <_vfiprintf_r+0xa4>
 801280c:	465b      	mov	r3, fp
 801280e:	4622      	mov	r2, r4
 8012810:	4629      	mov	r1, r5
 8012812:	4630      	mov	r0, r6
 8012814:	f7ff ffa2 	bl	801275c <__sfputs_r>
 8012818:	3001      	adds	r0, #1
 801281a:	f000 80a9 	beq.w	8012970 <_vfiprintf_r+0x1f0>
 801281e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8012820:	445a      	add	r2, fp
 8012822:	9209      	str	r2, [sp, #36]	; 0x24
 8012824:	f89a 3000 	ldrb.w	r3, [sl]
 8012828:	2b00      	cmp	r3, #0
 801282a:	f000 80a1 	beq.w	8012970 <_vfiprintf_r+0x1f0>
 801282e:	2300      	movs	r3, #0
 8012830:	f04f 32ff 	mov.w	r2, #4294967295
 8012834:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8012838:	f10a 0a01 	add.w	sl, sl, #1
 801283c:	9304      	str	r3, [sp, #16]
 801283e:	9307      	str	r3, [sp, #28]
 8012840:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8012844:	931a      	str	r3, [sp, #104]	; 0x68
 8012846:	4654      	mov	r4, sl
 8012848:	2205      	movs	r2, #5
 801284a:	f814 1b01 	ldrb.w	r1, [r4], #1
 801284e:	4854      	ldr	r0, [pc, #336]	; (80129a0 <_vfiprintf_r+0x220>)
 8012850:	f7ed fce6 	bl	8000220 <memchr>
 8012854:	9a04      	ldr	r2, [sp, #16]
 8012856:	b9d8      	cbnz	r0, 8012890 <_vfiprintf_r+0x110>
 8012858:	06d1      	lsls	r1, r2, #27
 801285a:	bf44      	itt	mi
 801285c:	2320      	movmi	r3, #32
 801285e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8012862:	0713      	lsls	r3, r2, #28
 8012864:	bf44      	itt	mi
 8012866:	232b      	movmi	r3, #43	; 0x2b
 8012868:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801286c:	f89a 3000 	ldrb.w	r3, [sl]
 8012870:	2b2a      	cmp	r3, #42	; 0x2a
 8012872:	d015      	beq.n	80128a0 <_vfiprintf_r+0x120>
 8012874:	9a07      	ldr	r2, [sp, #28]
 8012876:	4654      	mov	r4, sl
 8012878:	2000      	movs	r0, #0
 801287a:	f04f 0c0a 	mov.w	ip, #10
 801287e:	4621      	mov	r1, r4
 8012880:	f811 3b01 	ldrb.w	r3, [r1], #1
 8012884:	3b30      	subs	r3, #48	; 0x30
 8012886:	2b09      	cmp	r3, #9
 8012888:	d94d      	bls.n	8012926 <_vfiprintf_r+0x1a6>
 801288a:	b1b0      	cbz	r0, 80128ba <_vfiprintf_r+0x13a>
 801288c:	9207      	str	r2, [sp, #28]
 801288e:	e014      	b.n	80128ba <_vfiprintf_r+0x13a>
 8012890:	eba0 0308 	sub.w	r3, r0, r8
 8012894:	fa09 f303 	lsl.w	r3, r9, r3
 8012898:	4313      	orrs	r3, r2
 801289a:	9304      	str	r3, [sp, #16]
 801289c:	46a2      	mov	sl, r4
 801289e:	e7d2      	b.n	8012846 <_vfiprintf_r+0xc6>
 80128a0:	9b03      	ldr	r3, [sp, #12]
 80128a2:	1d19      	adds	r1, r3, #4
 80128a4:	681b      	ldr	r3, [r3, #0]
 80128a6:	9103      	str	r1, [sp, #12]
 80128a8:	2b00      	cmp	r3, #0
 80128aa:	bfbb      	ittet	lt
 80128ac:	425b      	neglt	r3, r3
 80128ae:	f042 0202 	orrlt.w	r2, r2, #2
 80128b2:	9307      	strge	r3, [sp, #28]
 80128b4:	9307      	strlt	r3, [sp, #28]
 80128b6:	bfb8      	it	lt
 80128b8:	9204      	strlt	r2, [sp, #16]
 80128ba:	7823      	ldrb	r3, [r4, #0]
 80128bc:	2b2e      	cmp	r3, #46	; 0x2e
 80128be:	d10c      	bne.n	80128da <_vfiprintf_r+0x15a>
 80128c0:	7863      	ldrb	r3, [r4, #1]
 80128c2:	2b2a      	cmp	r3, #42	; 0x2a
 80128c4:	d134      	bne.n	8012930 <_vfiprintf_r+0x1b0>
 80128c6:	9b03      	ldr	r3, [sp, #12]
 80128c8:	1d1a      	adds	r2, r3, #4
 80128ca:	681b      	ldr	r3, [r3, #0]
 80128cc:	9203      	str	r2, [sp, #12]
 80128ce:	2b00      	cmp	r3, #0
 80128d0:	bfb8      	it	lt
 80128d2:	f04f 33ff 	movlt.w	r3, #4294967295
 80128d6:	3402      	adds	r4, #2
 80128d8:	9305      	str	r3, [sp, #20]
 80128da:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 80129b0 <_vfiprintf_r+0x230>
 80128de:	7821      	ldrb	r1, [r4, #0]
 80128e0:	2203      	movs	r2, #3
 80128e2:	4650      	mov	r0, sl
 80128e4:	f7ed fc9c 	bl	8000220 <memchr>
 80128e8:	b138      	cbz	r0, 80128fa <_vfiprintf_r+0x17a>
 80128ea:	9b04      	ldr	r3, [sp, #16]
 80128ec:	eba0 000a 	sub.w	r0, r0, sl
 80128f0:	2240      	movs	r2, #64	; 0x40
 80128f2:	4082      	lsls	r2, r0
 80128f4:	4313      	orrs	r3, r2
 80128f6:	3401      	adds	r4, #1
 80128f8:	9304      	str	r3, [sp, #16]
 80128fa:	f814 1b01 	ldrb.w	r1, [r4], #1
 80128fe:	4829      	ldr	r0, [pc, #164]	; (80129a4 <_vfiprintf_r+0x224>)
 8012900:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8012904:	2206      	movs	r2, #6
 8012906:	f7ed fc8b 	bl	8000220 <memchr>
 801290a:	2800      	cmp	r0, #0
 801290c:	d03f      	beq.n	801298e <_vfiprintf_r+0x20e>
 801290e:	4b26      	ldr	r3, [pc, #152]	; (80129a8 <_vfiprintf_r+0x228>)
 8012910:	bb1b      	cbnz	r3, 801295a <_vfiprintf_r+0x1da>
 8012912:	9b03      	ldr	r3, [sp, #12]
 8012914:	3307      	adds	r3, #7
 8012916:	f023 0307 	bic.w	r3, r3, #7
 801291a:	3308      	adds	r3, #8
 801291c:	9303      	str	r3, [sp, #12]
 801291e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8012920:	443b      	add	r3, r7
 8012922:	9309      	str	r3, [sp, #36]	; 0x24
 8012924:	e768      	b.n	80127f8 <_vfiprintf_r+0x78>
 8012926:	fb0c 3202 	mla	r2, ip, r2, r3
 801292a:	460c      	mov	r4, r1
 801292c:	2001      	movs	r0, #1
 801292e:	e7a6      	b.n	801287e <_vfiprintf_r+0xfe>
 8012930:	2300      	movs	r3, #0
 8012932:	3401      	adds	r4, #1
 8012934:	9305      	str	r3, [sp, #20]
 8012936:	4619      	mov	r1, r3
 8012938:	f04f 0c0a 	mov.w	ip, #10
 801293c:	4620      	mov	r0, r4
 801293e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8012942:	3a30      	subs	r2, #48	; 0x30
 8012944:	2a09      	cmp	r2, #9
 8012946:	d903      	bls.n	8012950 <_vfiprintf_r+0x1d0>
 8012948:	2b00      	cmp	r3, #0
 801294a:	d0c6      	beq.n	80128da <_vfiprintf_r+0x15a>
 801294c:	9105      	str	r1, [sp, #20]
 801294e:	e7c4      	b.n	80128da <_vfiprintf_r+0x15a>
 8012950:	fb0c 2101 	mla	r1, ip, r1, r2
 8012954:	4604      	mov	r4, r0
 8012956:	2301      	movs	r3, #1
 8012958:	e7f0      	b.n	801293c <_vfiprintf_r+0x1bc>
 801295a:	ab03      	add	r3, sp, #12
 801295c:	9300      	str	r3, [sp, #0]
 801295e:	462a      	mov	r2, r5
 8012960:	4b12      	ldr	r3, [pc, #72]	; (80129ac <_vfiprintf_r+0x22c>)
 8012962:	a904      	add	r1, sp, #16
 8012964:	4630      	mov	r0, r6
 8012966:	f7fb febd 	bl	800e6e4 <_printf_float>
 801296a:	4607      	mov	r7, r0
 801296c:	1c78      	adds	r0, r7, #1
 801296e:	d1d6      	bne.n	801291e <_vfiprintf_r+0x19e>
 8012970:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8012972:	07d9      	lsls	r1, r3, #31
 8012974:	d405      	bmi.n	8012982 <_vfiprintf_r+0x202>
 8012976:	89ab      	ldrh	r3, [r5, #12]
 8012978:	059a      	lsls	r2, r3, #22
 801297a:	d402      	bmi.n	8012982 <_vfiprintf_r+0x202>
 801297c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801297e:	f7fc fe41 	bl	800f604 <__retarget_lock_release_recursive>
 8012982:	89ab      	ldrh	r3, [r5, #12]
 8012984:	065b      	lsls	r3, r3, #25
 8012986:	f53f af1d 	bmi.w	80127c4 <_vfiprintf_r+0x44>
 801298a:	9809      	ldr	r0, [sp, #36]	; 0x24
 801298c:	e71c      	b.n	80127c8 <_vfiprintf_r+0x48>
 801298e:	ab03      	add	r3, sp, #12
 8012990:	9300      	str	r3, [sp, #0]
 8012992:	462a      	mov	r2, r5
 8012994:	4b05      	ldr	r3, [pc, #20]	; (80129ac <_vfiprintf_r+0x22c>)
 8012996:	a904      	add	r1, sp, #16
 8012998:	4630      	mov	r0, r6
 801299a:	f7fc f947 	bl	800ec2c <_printf_i>
 801299e:	e7e4      	b.n	801296a <_vfiprintf_r+0x1ea>
 80129a0:	08013510 	.word	0x08013510
 80129a4:	0801351a 	.word	0x0801351a
 80129a8:	0800e6e5 	.word	0x0800e6e5
 80129ac:	0801275d 	.word	0x0801275d
 80129b0:	08013516 	.word	0x08013516

080129b4 <__swbuf_r>:
 80129b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80129b6:	460e      	mov	r6, r1
 80129b8:	4614      	mov	r4, r2
 80129ba:	4605      	mov	r5, r0
 80129bc:	b118      	cbz	r0, 80129c6 <__swbuf_r+0x12>
 80129be:	6a03      	ldr	r3, [r0, #32]
 80129c0:	b90b      	cbnz	r3, 80129c6 <__swbuf_r+0x12>
 80129c2:	f7fc fcf1 	bl	800f3a8 <__sinit>
 80129c6:	69a3      	ldr	r3, [r4, #24]
 80129c8:	60a3      	str	r3, [r4, #8]
 80129ca:	89a3      	ldrh	r3, [r4, #12]
 80129cc:	071a      	lsls	r2, r3, #28
 80129ce:	d525      	bpl.n	8012a1c <__swbuf_r+0x68>
 80129d0:	6923      	ldr	r3, [r4, #16]
 80129d2:	b31b      	cbz	r3, 8012a1c <__swbuf_r+0x68>
 80129d4:	6823      	ldr	r3, [r4, #0]
 80129d6:	6922      	ldr	r2, [r4, #16]
 80129d8:	1a98      	subs	r0, r3, r2
 80129da:	6963      	ldr	r3, [r4, #20]
 80129dc:	b2f6      	uxtb	r6, r6
 80129de:	4283      	cmp	r3, r0
 80129e0:	4637      	mov	r7, r6
 80129e2:	dc04      	bgt.n	80129ee <__swbuf_r+0x3a>
 80129e4:	4621      	mov	r1, r4
 80129e6:	4628      	mov	r0, r5
 80129e8:	f7ff fa3a 	bl	8011e60 <_fflush_r>
 80129ec:	b9e0      	cbnz	r0, 8012a28 <__swbuf_r+0x74>
 80129ee:	68a3      	ldr	r3, [r4, #8]
 80129f0:	3b01      	subs	r3, #1
 80129f2:	60a3      	str	r3, [r4, #8]
 80129f4:	6823      	ldr	r3, [r4, #0]
 80129f6:	1c5a      	adds	r2, r3, #1
 80129f8:	6022      	str	r2, [r4, #0]
 80129fa:	701e      	strb	r6, [r3, #0]
 80129fc:	6962      	ldr	r2, [r4, #20]
 80129fe:	1c43      	adds	r3, r0, #1
 8012a00:	429a      	cmp	r2, r3
 8012a02:	d004      	beq.n	8012a0e <__swbuf_r+0x5a>
 8012a04:	89a3      	ldrh	r3, [r4, #12]
 8012a06:	07db      	lsls	r3, r3, #31
 8012a08:	d506      	bpl.n	8012a18 <__swbuf_r+0x64>
 8012a0a:	2e0a      	cmp	r6, #10
 8012a0c:	d104      	bne.n	8012a18 <__swbuf_r+0x64>
 8012a0e:	4621      	mov	r1, r4
 8012a10:	4628      	mov	r0, r5
 8012a12:	f7ff fa25 	bl	8011e60 <_fflush_r>
 8012a16:	b938      	cbnz	r0, 8012a28 <__swbuf_r+0x74>
 8012a18:	4638      	mov	r0, r7
 8012a1a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8012a1c:	4621      	mov	r1, r4
 8012a1e:	4628      	mov	r0, r5
 8012a20:	f000 f806 	bl	8012a30 <__swsetup_r>
 8012a24:	2800      	cmp	r0, #0
 8012a26:	d0d5      	beq.n	80129d4 <__swbuf_r+0x20>
 8012a28:	f04f 37ff 	mov.w	r7, #4294967295
 8012a2c:	e7f4      	b.n	8012a18 <__swbuf_r+0x64>
	...

08012a30 <__swsetup_r>:
 8012a30:	b538      	push	{r3, r4, r5, lr}
 8012a32:	4b2a      	ldr	r3, [pc, #168]	; (8012adc <__swsetup_r+0xac>)
 8012a34:	4605      	mov	r5, r0
 8012a36:	6818      	ldr	r0, [r3, #0]
 8012a38:	460c      	mov	r4, r1
 8012a3a:	b118      	cbz	r0, 8012a44 <__swsetup_r+0x14>
 8012a3c:	6a03      	ldr	r3, [r0, #32]
 8012a3e:	b90b      	cbnz	r3, 8012a44 <__swsetup_r+0x14>
 8012a40:	f7fc fcb2 	bl	800f3a8 <__sinit>
 8012a44:	89a3      	ldrh	r3, [r4, #12]
 8012a46:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8012a4a:	0718      	lsls	r0, r3, #28
 8012a4c:	d422      	bmi.n	8012a94 <__swsetup_r+0x64>
 8012a4e:	06d9      	lsls	r1, r3, #27
 8012a50:	d407      	bmi.n	8012a62 <__swsetup_r+0x32>
 8012a52:	2309      	movs	r3, #9
 8012a54:	602b      	str	r3, [r5, #0]
 8012a56:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8012a5a:	81a3      	strh	r3, [r4, #12]
 8012a5c:	f04f 30ff 	mov.w	r0, #4294967295
 8012a60:	e034      	b.n	8012acc <__swsetup_r+0x9c>
 8012a62:	0758      	lsls	r0, r3, #29
 8012a64:	d512      	bpl.n	8012a8c <__swsetup_r+0x5c>
 8012a66:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8012a68:	b141      	cbz	r1, 8012a7c <__swsetup_r+0x4c>
 8012a6a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8012a6e:	4299      	cmp	r1, r3
 8012a70:	d002      	beq.n	8012a78 <__swsetup_r+0x48>
 8012a72:	4628      	mov	r0, r5
 8012a74:	f7fd fc56 	bl	8010324 <_free_r>
 8012a78:	2300      	movs	r3, #0
 8012a7a:	6363      	str	r3, [r4, #52]	; 0x34
 8012a7c:	89a3      	ldrh	r3, [r4, #12]
 8012a7e:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8012a82:	81a3      	strh	r3, [r4, #12]
 8012a84:	2300      	movs	r3, #0
 8012a86:	6063      	str	r3, [r4, #4]
 8012a88:	6923      	ldr	r3, [r4, #16]
 8012a8a:	6023      	str	r3, [r4, #0]
 8012a8c:	89a3      	ldrh	r3, [r4, #12]
 8012a8e:	f043 0308 	orr.w	r3, r3, #8
 8012a92:	81a3      	strh	r3, [r4, #12]
 8012a94:	6923      	ldr	r3, [r4, #16]
 8012a96:	b94b      	cbnz	r3, 8012aac <__swsetup_r+0x7c>
 8012a98:	89a3      	ldrh	r3, [r4, #12]
 8012a9a:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8012a9e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8012aa2:	d003      	beq.n	8012aac <__swsetup_r+0x7c>
 8012aa4:	4621      	mov	r1, r4
 8012aa6:	4628      	mov	r0, r5
 8012aa8:	f000 f884 	bl	8012bb4 <__smakebuf_r>
 8012aac:	89a0      	ldrh	r0, [r4, #12]
 8012aae:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8012ab2:	f010 0301 	ands.w	r3, r0, #1
 8012ab6:	d00a      	beq.n	8012ace <__swsetup_r+0x9e>
 8012ab8:	2300      	movs	r3, #0
 8012aba:	60a3      	str	r3, [r4, #8]
 8012abc:	6963      	ldr	r3, [r4, #20]
 8012abe:	425b      	negs	r3, r3
 8012ac0:	61a3      	str	r3, [r4, #24]
 8012ac2:	6923      	ldr	r3, [r4, #16]
 8012ac4:	b943      	cbnz	r3, 8012ad8 <__swsetup_r+0xa8>
 8012ac6:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8012aca:	d1c4      	bne.n	8012a56 <__swsetup_r+0x26>
 8012acc:	bd38      	pop	{r3, r4, r5, pc}
 8012ace:	0781      	lsls	r1, r0, #30
 8012ad0:	bf58      	it	pl
 8012ad2:	6963      	ldrpl	r3, [r4, #20]
 8012ad4:	60a3      	str	r3, [r4, #8]
 8012ad6:	e7f4      	b.n	8012ac2 <__swsetup_r+0x92>
 8012ad8:	2000      	movs	r0, #0
 8012ada:	e7f7      	b.n	8012acc <__swsetup_r+0x9c>
 8012adc:	20000064 	.word	0x20000064

08012ae0 <_raise_r>:
 8012ae0:	291f      	cmp	r1, #31
 8012ae2:	b538      	push	{r3, r4, r5, lr}
 8012ae4:	4604      	mov	r4, r0
 8012ae6:	460d      	mov	r5, r1
 8012ae8:	d904      	bls.n	8012af4 <_raise_r+0x14>
 8012aea:	2316      	movs	r3, #22
 8012aec:	6003      	str	r3, [r0, #0]
 8012aee:	f04f 30ff 	mov.w	r0, #4294967295
 8012af2:	bd38      	pop	{r3, r4, r5, pc}
 8012af4:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 8012af6:	b112      	cbz	r2, 8012afe <_raise_r+0x1e>
 8012af8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8012afc:	b94b      	cbnz	r3, 8012b12 <_raise_r+0x32>
 8012afe:	4620      	mov	r0, r4
 8012b00:	f000 f830 	bl	8012b64 <_getpid_r>
 8012b04:	462a      	mov	r2, r5
 8012b06:	4601      	mov	r1, r0
 8012b08:	4620      	mov	r0, r4
 8012b0a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8012b0e:	f000 b817 	b.w	8012b40 <_kill_r>
 8012b12:	2b01      	cmp	r3, #1
 8012b14:	d00a      	beq.n	8012b2c <_raise_r+0x4c>
 8012b16:	1c59      	adds	r1, r3, #1
 8012b18:	d103      	bne.n	8012b22 <_raise_r+0x42>
 8012b1a:	2316      	movs	r3, #22
 8012b1c:	6003      	str	r3, [r0, #0]
 8012b1e:	2001      	movs	r0, #1
 8012b20:	e7e7      	b.n	8012af2 <_raise_r+0x12>
 8012b22:	2400      	movs	r4, #0
 8012b24:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8012b28:	4628      	mov	r0, r5
 8012b2a:	4798      	blx	r3
 8012b2c:	2000      	movs	r0, #0
 8012b2e:	e7e0      	b.n	8012af2 <_raise_r+0x12>

08012b30 <raise>:
 8012b30:	4b02      	ldr	r3, [pc, #8]	; (8012b3c <raise+0xc>)
 8012b32:	4601      	mov	r1, r0
 8012b34:	6818      	ldr	r0, [r3, #0]
 8012b36:	f7ff bfd3 	b.w	8012ae0 <_raise_r>
 8012b3a:	bf00      	nop
 8012b3c:	20000064 	.word	0x20000064

08012b40 <_kill_r>:
 8012b40:	b538      	push	{r3, r4, r5, lr}
 8012b42:	4d07      	ldr	r5, [pc, #28]	; (8012b60 <_kill_r+0x20>)
 8012b44:	2300      	movs	r3, #0
 8012b46:	4604      	mov	r4, r0
 8012b48:	4608      	mov	r0, r1
 8012b4a:	4611      	mov	r1, r2
 8012b4c:	602b      	str	r3, [r5, #0]
 8012b4e:	f7f5 fed1 	bl	80088f4 <_kill>
 8012b52:	1c43      	adds	r3, r0, #1
 8012b54:	d102      	bne.n	8012b5c <_kill_r+0x1c>
 8012b56:	682b      	ldr	r3, [r5, #0]
 8012b58:	b103      	cbz	r3, 8012b5c <_kill_r+0x1c>
 8012b5a:	6023      	str	r3, [r4, #0]
 8012b5c:	bd38      	pop	{r3, r4, r5, pc}
 8012b5e:	bf00      	nop
 8012b60:	2000141c 	.word	0x2000141c

08012b64 <_getpid_r>:
 8012b64:	f7f5 bebe 	b.w	80088e4 <_getpid>

08012b68 <__swhatbuf_r>:
 8012b68:	b570      	push	{r4, r5, r6, lr}
 8012b6a:	460c      	mov	r4, r1
 8012b6c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012b70:	2900      	cmp	r1, #0
 8012b72:	b096      	sub	sp, #88	; 0x58
 8012b74:	4615      	mov	r5, r2
 8012b76:	461e      	mov	r6, r3
 8012b78:	da0d      	bge.n	8012b96 <__swhatbuf_r+0x2e>
 8012b7a:	89a3      	ldrh	r3, [r4, #12]
 8012b7c:	f013 0f80 	tst.w	r3, #128	; 0x80
 8012b80:	f04f 0100 	mov.w	r1, #0
 8012b84:	bf0c      	ite	eq
 8012b86:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8012b8a:	2340      	movne	r3, #64	; 0x40
 8012b8c:	2000      	movs	r0, #0
 8012b8e:	6031      	str	r1, [r6, #0]
 8012b90:	602b      	str	r3, [r5, #0]
 8012b92:	b016      	add	sp, #88	; 0x58
 8012b94:	bd70      	pop	{r4, r5, r6, pc}
 8012b96:	466a      	mov	r2, sp
 8012b98:	f000 f848 	bl	8012c2c <_fstat_r>
 8012b9c:	2800      	cmp	r0, #0
 8012b9e:	dbec      	blt.n	8012b7a <__swhatbuf_r+0x12>
 8012ba0:	9901      	ldr	r1, [sp, #4]
 8012ba2:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8012ba6:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8012baa:	4259      	negs	r1, r3
 8012bac:	4159      	adcs	r1, r3
 8012bae:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8012bb2:	e7eb      	b.n	8012b8c <__swhatbuf_r+0x24>

08012bb4 <__smakebuf_r>:
 8012bb4:	898b      	ldrh	r3, [r1, #12]
 8012bb6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8012bb8:	079d      	lsls	r5, r3, #30
 8012bba:	4606      	mov	r6, r0
 8012bbc:	460c      	mov	r4, r1
 8012bbe:	d507      	bpl.n	8012bd0 <__smakebuf_r+0x1c>
 8012bc0:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8012bc4:	6023      	str	r3, [r4, #0]
 8012bc6:	6123      	str	r3, [r4, #16]
 8012bc8:	2301      	movs	r3, #1
 8012bca:	6163      	str	r3, [r4, #20]
 8012bcc:	b002      	add	sp, #8
 8012bce:	bd70      	pop	{r4, r5, r6, pc}
 8012bd0:	ab01      	add	r3, sp, #4
 8012bd2:	466a      	mov	r2, sp
 8012bd4:	f7ff ffc8 	bl	8012b68 <__swhatbuf_r>
 8012bd8:	9900      	ldr	r1, [sp, #0]
 8012bda:	4605      	mov	r5, r0
 8012bdc:	4630      	mov	r0, r6
 8012bde:	f7fd fc15 	bl	801040c <_malloc_r>
 8012be2:	b948      	cbnz	r0, 8012bf8 <__smakebuf_r+0x44>
 8012be4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012be8:	059a      	lsls	r2, r3, #22
 8012bea:	d4ef      	bmi.n	8012bcc <__smakebuf_r+0x18>
 8012bec:	f023 0303 	bic.w	r3, r3, #3
 8012bf0:	f043 0302 	orr.w	r3, r3, #2
 8012bf4:	81a3      	strh	r3, [r4, #12]
 8012bf6:	e7e3      	b.n	8012bc0 <__smakebuf_r+0xc>
 8012bf8:	89a3      	ldrh	r3, [r4, #12]
 8012bfa:	6020      	str	r0, [r4, #0]
 8012bfc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8012c00:	81a3      	strh	r3, [r4, #12]
 8012c02:	9b00      	ldr	r3, [sp, #0]
 8012c04:	6163      	str	r3, [r4, #20]
 8012c06:	9b01      	ldr	r3, [sp, #4]
 8012c08:	6120      	str	r0, [r4, #16]
 8012c0a:	b15b      	cbz	r3, 8012c24 <__smakebuf_r+0x70>
 8012c0c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8012c10:	4630      	mov	r0, r6
 8012c12:	f000 f81d 	bl	8012c50 <_isatty_r>
 8012c16:	b128      	cbz	r0, 8012c24 <__smakebuf_r+0x70>
 8012c18:	89a3      	ldrh	r3, [r4, #12]
 8012c1a:	f023 0303 	bic.w	r3, r3, #3
 8012c1e:	f043 0301 	orr.w	r3, r3, #1
 8012c22:	81a3      	strh	r3, [r4, #12]
 8012c24:	89a3      	ldrh	r3, [r4, #12]
 8012c26:	431d      	orrs	r5, r3
 8012c28:	81a5      	strh	r5, [r4, #12]
 8012c2a:	e7cf      	b.n	8012bcc <__smakebuf_r+0x18>

08012c2c <_fstat_r>:
 8012c2c:	b538      	push	{r3, r4, r5, lr}
 8012c2e:	4d07      	ldr	r5, [pc, #28]	; (8012c4c <_fstat_r+0x20>)
 8012c30:	2300      	movs	r3, #0
 8012c32:	4604      	mov	r4, r0
 8012c34:	4608      	mov	r0, r1
 8012c36:	4611      	mov	r1, r2
 8012c38:	602b      	str	r3, [r5, #0]
 8012c3a:	f7f5 fe9e 	bl	800897a <_fstat>
 8012c3e:	1c43      	adds	r3, r0, #1
 8012c40:	d102      	bne.n	8012c48 <_fstat_r+0x1c>
 8012c42:	682b      	ldr	r3, [r5, #0]
 8012c44:	b103      	cbz	r3, 8012c48 <_fstat_r+0x1c>
 8012c46:	6023      	str	r3, [r4, #0]
 8012c48:	bd38      	pop	{r3, r4, r5, pc}
 8012c4a:	bf00      	nop
 8012c4c:	2000141c 	.word	0x2000141c

08012c50 <_isatty_r>:
 8012c50:	b538      	push	{r3, r4, r5, lr}
 8012c52:	4d06      	ldr	r5, [pc, #24]	; (8012c6c <_isatty_r+0x1c>)
 8012c54:	2300      	movs	r3, #0
 8012c56:	4604      	mov	r4, r0
 8012c58:	4608      	mov	r0, r1
 8012c5a:	602b      	str	r3, [r5, #0]
 8012c5c:	f7f5 fe9d 	bl	800899a <_isatty>
 8012c60:	1c43      	adds	r3, r0, #1
 8012c62:	d102      	bne.n	8012c6a <_isatty_r+0x1a>
 8012c64:	682b      	ldr	r3, [r5, #0]
 8012c66:	b103      	cbz	r3, 8012c6a <_isatty_r+0x1a>
 8012c68:	6023      	str	r3, [r4, #0]
 8012c6a:	bd38      	pop	{r3, r4, r5, pc}
 8012c6c:	2000141c 	.word	0x2000141c

08012c70 <_init>:
 8012c70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012c72:	bf00      	nop
 8012c74:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8012c76:	bc08      	pop	{r3}
 8012c78:	469e      	mov	lr, r3
 8012c7a:	4770      	bx	lr

08012c7c <_fini>:
 8012c7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012c7e:	bf00      	nop
 8012c80:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8012c82:	bc08      	pop	{r3}
 8012c84:	469e      	mov	lr, r3
 8012c86:	4770      	bx	lr
