{"Source Block": ["hdl/library/common/up_dac_common.v@151:161@HdlStmAssign", "  wire            up_drp_rwn_s;\n  wire    [31:0]  up_drp_rdata_hold_s;\n\n  // decode block select\n\n  assign up_wreq_s = ({up_waddr[13:7],1'b0} == COMMON_ID) ? up_wreq : 1'b0;\n  assign up_rreq_s = ({up_raddr[13:7],1'b0} == COMMON_ID) ? up_rreq : 1'b0;\n\n  assign  up_dac_ce = up_dac_clk_enb_int;\n\n  // processor write interface\n"], "Clone Blocks": [["hdl/library/common/up_dac_common.v@154:164", "  // decode block select\n\n  assign up_wreq_s = ({up_waddr[13:7],1'b0} == COMMON_ID) ? up_wreq : 1'b0;\n  assign up_rreq_s = ({up_raddr[13:7],1'b0} == COMMON_ID) ? up_rreq : 1'b0;\n\n  assign  up_dac_ce = up_dac_clk_enb_int;\n\n  // processor write interface\n\n  assign up_wack = up_wack_int;\n\n"], ["hdl/library/common/up_dac_common.v@152:162", "  wire    [31:0]  up_drp_rdata_hold_s;\n\n  // decode block select\n\n  assign up_wreq_s = ({up_waddr[13:7],1'b0} == COMMON_ID) ? up_wreq : 1'b0;\n  assign up_rreq_s = ({up_raddr[13:7],1'b0} == COMMON_ID) ? up_rreq : 1'b0;\n\n  assign  up_dac_ce = up_dac_clk_enb_int;\n\n  // processor write interface\n\n"], ["hdl/library/common/up_dac_common.v@147:157", "  wire            dac_sync_s;\n  wire            dac_frame_s;\n  wire    [31:0]  up_dac_clk_count_s;\n  wire            up_drp_status_s;\n  wire            up_drp_rwn_s;\n  wire    [31:0]  up_drp_rdata_hold_s;\n\n  // decode block select\n\n  assign up_wreq_s = ({up_waddr[13:7],1'b0} == COMMON_ID) ? up_wreq : 1'b0;\n  assign up_rreq_s = ({up_raddr[13:7],1'b0} == COMMON_ID) ? up_rreq : 1'b0;\n"], ["hdl/library/common/up_adc_common.v@146:156", "  wire                up_drp_rwn_s;\n  wire        [31:0]  up_drp_rdata_hold_s;\n\n  // decode block select\n\n  assign up_wreq_s = (up_waddr[13:7] == {COMMON_ID,1'b0}) ? up_wreq : 1'b0;\n  assign up_rreq_s = (up_raddr[13:7] == {COMMON_ID,1'b0}) ? up_rreq : 1'b0;\n\n  // processor write interface\n\n  assign up_wack = up_wack_int;\n"], ["hdl/library/common/up_adc_common.v@147:157", "  wire        [31:0]  up_drp_rdata_hold_s;\n\n  // decode block select\n\n  assign up_wreq_s = (up_waddr[13:7] == {COMMON_ID,1'b0}) ? up_wreq : 1'b0;\n  assign up_rreq_s = (up_raddr[13:7] == {COMMON_ID,1'b0}) ? up_rreq : 1'b0;\n\n  // processor write interface\n\n  assign up_wack = up_wack_int;\n  assign up_adc_ce = up_adc_clk_enb_int;\n"]], "Diff Content": {"Delete": [[156, "  assign up_wreq_s = ({up_waddr[13:7],1'b0} == COMMON_ID) ? up_wreq : 1'b0;\n"]], "Add": []}}